#Build: Synplify Pro L-2016.09M-2, Build 065R, Nov 16 2016
#install: C:\Microsemi\Libero_SoC_v11.8\SynplifyPro
#OS: Windows 8 6.2
#Hostname: GCALLSEN

# Tue Aug 22 13:24:26 2017

#Implementation: rev_Col_Debug

$ Running Identify Instrumentor. See log file:
@N::"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\synthesis\rev_Col_Debug\synlog\m2s010_som_identify_compile.log"|
#Tue Aug 22 13:24:26 2017

Synopsys VHDL Compiler, version comp2016q3p1, Build 127R, built Nov 24 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\lib\vhd2008\std.vhd":146:18:146:21|Setting time resolution to ps
@N:"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\work\m2s010_som\m2s010_som.vhd":20:7:20:16|Top entity is set to m2s010_som.
Parsing C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_doubleSync.vhd
Parsing C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_grayToBinConv.vhd
Parsing C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\Actel\DirectCore\COREFIFO\2.5.106\rtl\vhdl\core\fifo_pkg.vhd
Parsing C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_fwft.vhd
Parsing C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top.vhd
Parsing C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_doubleSync.vhd
Parsing C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_grayToBinConv.vhd
Parsing C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_fwft.vhd
Parsing C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top.vhd
Parsing C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\hdl\AFE_RX_SM.vhd
Parsing C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\hdl\IdleLineDetector.vhd
Parsing C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\hdl\CRC16_Generator.vhd
Parsing C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\hdl\TX_Collision_Detector.vhd
Parsing C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\hdl\Debounce.vhd
Parsing C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\hdl\Interrupts.vhd
Parsing C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\work\m2s010_som\CommsFPGA_CCC_0\m2s010_som_CommsFPGA_CCC_0_FCCC.vhd
Parsing C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\work\m2s010_som\ID_RES_0\m2s010_som_ID_RES_0_IO.vhd
Parsing C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\Actel\DirectCore\CoreConfigP\7.0.105\rtl\vhdl\core\coreconfigp.vhd
Parsing C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp_pcie_hotreset.vhd
Parsing C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\work\m2s010_som_sb\CAM_SPI_1_CLK\m2s010_som_sb_CAM_SPI_1_CLK_IO.vhd
Parsing C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\work\m2s010_som_sb\CAM_SPI_1_SS0\m2s010_som_sb_CAM_SPI_1_SS0_IO.vhd
Parsing C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\work\m2s010_som_sb\CCC_0\m2s010_som_sb_CCC_0_FCCC.vhd
Parsing C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\Actel\SgCore\OSC\1.0.105\osc_comps.vhd
Parsing C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\work\m2s010_som_sb\GPIO_1\m2s010_som_sb_GPIO_1_IO.vhd
Parsing C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\work\m2s010_som_sb\GPIO_6\m2s010_som_sb_GPIO_6_IO.vhd
Parsing C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\work\m2s010_som_sb\GPIO_7\m2s010_som_sb_GPIO_7_IO.vhd
Parsing C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\work\m2s010_som_sb_MSS\m2s010_som_sb_MSS_syn.vhd
Parsing C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\work\m2s010_som_sb\OTH_SPI_1_SS0\m2s010_som_sb_OTH_SPI_1_SS0_IO.vhd
Parsing C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3_muxptob3.vhd
Parsing C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3_iaddr_reg.vhd
Parsing C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\components.vhd
Parsing C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd
Parsing C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_sync.vhd
Parsing C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_sync_scntr.vhd
Parsing C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\FIFO_2Kx8_FIFO_2Kx8_0_ram_wrapper.vhd
Parsing C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd
Parsing C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\work\FIFO_2Kx8\FIFO_2Kx8.vhd
Parsing C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd
Parsing C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_sync.vhd
Parsing C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_sync_scntr.vhd
Parsing C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\FIFO_8Kx9_FIFO_8Kx9_0_ram_wrapper.vhd
Parsing C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd
Parsing C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\work\FIFO_8Kx9\FIFO_8Kx9.vhd
Parsing C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\hdl\FIFOs.vhd
Parsing C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\hdl\ManchesDecoder_Adapter.vhd
Parsing C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\hdl\ReadFIFO_Write_SM.vhd
Parsing C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\hdl\ManchesDecoder.vhd
Parsing C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\hdl\TX_SM.vhd
Parsing C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\hdl\ManchesEncoder.vhd
Parsing C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\hdl\TriDebounce.vhd
Parsing C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\hdl\uP_if.vhd
Parsing C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\hdl\CommsFPGA_top.vhd
Parsing C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd
Parsing C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\work\m2s010_som_sb\FABOSC_0\m2s010_som_sb_FABOSC_0_OSC.vhd
Parsing C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\work\m2s010_som_sb_MSS\m2s010_som_sb_MSS.vhd
Parsing C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\work\m2s010_som_sb\m2s010_som_sb.vhd
Parsing C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd
Parsing C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\work\m2s010_som\m2s010_som.vhd
VHDL syntax check successful!

Identify db is up to date. No re-compile necessary

@END

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 90MB peak: 91MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Aug 22 13:24:26 2017

###########################################################]
Running in restricted mode: identify_job

Starting:    C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\bin64\mbin\identify_instrumentor_shell.exe
Install:     C:\Microsemi\Libero_SoC_v11.8\SynplifyPro
Hostname:    GCALLSEN
Date:        Tue Aug 22 13:24:27 2017
Version:     L-2016.09M-2

Arguments:   -product identify_instrumentor -tsl QbkNHqfh -af _CMD_.CML
ProductType: identify_instrumentor




*** Integrated Instrumentor ***
Added instrumentation 'rev_4' to the project
"design_flow" is unrecognized option for current device
Added instrumentation 'rev_Col_Debug' to the project
"design_flow" is unrecognized option for current device
Warning: CommsFPGA_top.vhd(265): Process `bit_clock_gen' contains an inner conditional statement which is sensitive to a clock edge
Warning: No breakpoints will be detected in this process
Warning: CommsFPGA_top.vhd(279): Process `clock_gen' contains an inner conditional statement which is sensitive to a clock edge
Warning: No breakpoints will be detected in this process
Warning: uP_if.vhd(289): Process `ready_delay_proc' contains an inner conditional statement which is sensitive to a clock edge
Warning: No breakpoints will be detected in this process
Warning: coreresetp.vhd(1368): Process `process_1368' is sensitive to a clock edge, but contains multiple top-level conditional statements
Warning: No breakpoints will be detected in this process
Current design is m2s010_som
Loading instrumentation 'rev_Col_Debug'
Source IDC file C:/Users/gcallsen/Documents/Projects/FPGA/v1_6-082217/synthesis/rev_Col_Debug/identify.idc
Setting IICE sampler (sampledepth) to 4096 for IICE named 'IICE'(previous value: 128)
Setting IICE sampler (set IICE clock) to '/rtl/CommsFPGA_top_0/clk' for IICE named 'IICE' (previous value: '')
Instrumenting design `m2s010_som' in directory C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\synthesis\rev_Col_Debug
The target device family is 'SmartFusion2' (and considered a ProAsic3-based family; hence we do care about UJTAG / UJTAG_WRAPPER instances).
The design does not contain a UJTAG_WRAPPER instance.
OK, the design does not contain a UJTAG instance.
Current instrumentation information: 	IICE=IICE 
		Total instrumentation in bits: Sample Only 0, Trigger Only 0, Sample and trigger 99
		Group wise instrumentation in bits: 
					Groupdefault:Sample Only 0, Sample and trigger 99

exit status=0
Synopsys HDL Compiler, version comp2016q3p1, Build 117R, built Nov 17 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 127R, built Nov 24 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N::Reading compiler constraint file C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\synthesis\rev_Col_Debug\instr_sources\syn_dics.cdc
@N: CD720 :"C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\lib\vhd2008\std.vhd":146:18:146:21|Setting time resolution to ps
@N:"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\work\m2s010_som\m2s010_som.vhd":20:7:20:16|Top entity is set to m2s010_som.
Options changed - recompiling
VHDL syntax check successful!
Options changed - recompiling
@N: CD231 :"C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\lib\vhd2008\std1164.vhd":890:16:890:17|Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".
@N: CD630 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\work\m2s010_som\m2s010_som.vhd":20:7:20:16|Synthesizing work.m2s010_som.rtl.
@N: CD630 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\work\m2s010_som_sb\m2s010_som_sb.vhd":17:7:17:19|Synthesizing work.m2s010_som_sb.rtl.
@N: CD630 :"C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\lib\generic\smartfusion2.vhd":434:10:434:14|Synthesizing smartfusion2.bibuf.syn_black_box.
Post processing for smartfusion2.bibuf.syn_black_box
@N: CD630 :"C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\lib\generic\smartfusion2.vhd":413:10:413:15|Synthesizing smartfusion2.outbuf.syn_black_box.
Post processing for smartfusion2.outbuf.syn_black_box
@N: CD630 :"C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\lib\generic\smartfusion2.vhd":786:10:786:17|Synthesizing smartfusion2.sysreset.syn_black_box.
Post processing for smartfusion2.sysreset.syn_black_box
@N: CD630 :"C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\lib\generic\smartfusion2.vhd":276:10:276:12|Synthesizing smartfusion2.mx2.syn_black_box.
Post processing for smartfusion2.mx2.syn_black_box
@N: CD630 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\work\m2s010_som_sb\OTH_SPI_1_SS0\m2s010_som_sb_OTH_SPI_1_SS0_IO.vhd":8:7:8:36|Synthesizing work.m2s010_som_sb_oth_spi_1_ss0_io.def_arch.
Post processing for work.m2s010_som_sb_oth_spi_1_ss0_io.def_arch
@N: CD630 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\work\m2s010_som_sb_MSS\m2s010_som_sb_MSS.vhd":17:7:17:23|Synthesizing work.m2s010_som_sb_mss.rtl.
@N: CD630 :"C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\lib\generic\smartfusion2.vhd":503:10:503:20|Synthesizing smartfusion2.outbuf_diff.syn_black_box.
Post processing for smartfusion2.outbuf_diff.syn_black_box
@N: CD630 :"C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\lib\generic\smartfusion2.vhd":403:10:403:14|Synthesizing smartfusion2.inbuf.syn_black_box.
Post processing for smartfusion2.inbuf.syn_black_box
@N: CD630 :"C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\lib\generic\smartfusion2.vhd":423:10:423:16|Synthesizing smartfusion2.tribuff.syn_black_box.
Post processing for smartfusion2.tribuff.syn_black_box
@N: CD630 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\work\m2s010_som_sb_MSS\m2s010_som_sb_MSS_syn.vhd":10:7:10:13|Synthesizing work.mss_060.def_arch.
Post processing for work.mss_060.def_arch
Post processing for work.m2s010_som_sb_mss.rtl
@N: CD630 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\work\m2s010_som_sb\GPIO_7\m2s010_som_sb_GPIO_7_IO.vhd":8:7:8:29|Synthesizing work.m2s010_som_sb_gpio_7_io.def_arch.
Post processing for work.m2s010_som_sb_gpio_7_io.def_arch
@N: CD630 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\work\m2s010_som_sb\GPIO_6\m2s010_som_sb_GPIO_6_IO.vhd":8:7:8:29|Synthesizing work.m2s010_som_sb_gpio_6_io.def_arch.
Post processing for work.m2s010_som_sb_gpio_6_io.def_arch
@N: CD630 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\work\m2s010_som_sb\GPIO_1\m2s010_som_sb_GPIO_1_IO.vhd":8:7:8:29|Synthesizing work.m2s010_som_sb_gpio_1_io.def_arch.
Post processing for work.m2s010_som_sb_gpio_1_io.def_arch
@N: CD630 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\work\m2s010_som_sb\FABOSC_0\m2s010_som_sb_FABOSC_0_OSC.vhd":8:7:8:32|Synthesizing work.m2s010_som_sb_fabosc_0_osc.def_arch.
@N: CD630 :"C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\lib\generic\smartfusion2.vhd":562:10:562:15|Synthesizing smartfusion2.clkint.syn_black_box.
Post processing for smartfusion2.clkint.syn_black_box
@N: CD630 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\Actel\SgCore\OSC\1.0.105\osc_comps.vhd":39:7:39:12|Synthesizing work.xtlosc.def_arch.
Post processing for work.xtlosc.def_arch
@N: CD630 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\Actel\SgCore\OSC\1.0.105\osc_comps.vhd":19:7:19:20|Synthesizing work.rcosc_25_50mhz.def_arch.
Post processing for work.rcosc_25_50mhz.def_arch
@N: CD630 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\Actel\SgCore\OSC\1.0.105\osc_comps.vhd":79:7:79:24|Synthesizing work.rcosc_25_50mhz_fab.def_arch.
Post processing for work.rcosc_25_50mhz_fab.def_arch
Post processing for work.m2s010_som_sb_fabosc_0_osc.def_arch
@W: CL240 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\work\m2s010_som_sb\FABOSC_0\m2s010_som_sb_FABOSC_0_OSC.vhd":16:10:16:19|Signal XTLOSC_O2F is floating; a simulation mismatch is possible.
@W: CL240 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\work\m2s010_som_sb\FABOSC_0\m2s010_som_sb_FABOSC_0_OSC.vhd":14:10:14:23|Signal RCOSC_1MHZ_O2F is floating; a simulation mismatch is possible.
@W: CL240 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\work\m2s010_som_sb\FABOSC_0\m2s010_som_sb_FABOSC_0_OSC.vhd":13:10:13:23|Signal RCOSC_1MHZ_CCC is floating; a simulation mismatch is possible.
@W: CL240 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\work\m2s010_som_sb\FABOSC_0\m2s010_som_sb_FABOSC_0_OSC.vhd":11:10:11:27|Signal RCOSC_25_50MHZ_CCC is floating; a simulation mismatch is possible.
@N: CD630 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":27:7:27:16|Synthesizing work.coreresetp.rtl.
@W: CD434 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":477:8:477:25|Signal soft_ext_reset_out in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":478:8:478:21|Signal soft_reset_f2m in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":479:8:479:20|Signal soft_m3_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":480:8:480:37|Signal soft_mddr_ddr_axi_s_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":481:8:481:27|Signal soft_fddr_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":482:8:482:27|Signal soft_sdif0_phy_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":483:8:483:28|Signal soft_sdif0_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":484:8:484:27|Signal soft_sdif1_phy_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":485:8:485:28|Signal soft_sdif1_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":486:8:486:27|Signal soft_sdif2_phy_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":487:8:487:28|Signal soft_sdif2_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":488:8:488:27|Signal soft_sdif3_phy_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":489:8:489:28|Signal soft_sdif3_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":490:8:490:30|Signal soft_sdif0_0_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":491:8:491:30|Signal soft_sdif0_1_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
Post processing for work.coreresetp.rtl
@W: CL169 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":1495:8:1495:9|Pruning unused register count_sdif3_1(12 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":1471:8:1471:9|Pruning unused register count_sdif2_1(12 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":1447:8:1447:9|Pruning unused register count_sdif1_1(12 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":1423:8:1423:9|Pruning unused register count_sdif0_2(12 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":1395:8:1395:9|Pruning unused register count_sdif3_enable_rcosc_2. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":1395:8:1395:9|Pruning unused register count_sdif2_enable_rcosc_2. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":1395:8:1395:9|Pruning unused register count_sdif1_enable_rcosc_2. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":1395:8:1395:9|Pruning unused register count_sdif0_enable_rcosc_2. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":1395:8:1395:9|Pruning unused register count_sdif3_enable_q1_2. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":1395:8:1395:9|Pruning unused register count_sdif2_enable_q1_2. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":1395:8:1395:9|Pruning unused register count_sdif1_enable_q1_2. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":1395:8:1395:9|Pruning unused register count_sdif0_enable_q1_2. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":1311:8:1311:9|Pruning unused register count_sdif3_enable_3. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":1252:8:1252:9|Pruning unused register count_sdif2_enable_3. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":1193:8:1193:9|Pruning unused register count_sdif1_enable_3. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":1134:8:1134:9|Pruning unused register count_sdif0_enable_3. Make sure that there are no unused intermediate registers.
@W: CL177 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":1331:8:1331:9|Sharing sequential element M3_RESET_N_int. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":936:8:936:9|Sharing sequential element sdif2_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":936:8:936:9|Sharing sequential element sdif1_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":936:8:936:9|Sharing sequential element sdif0_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":936:8:936:9|Sharing sequential element fpll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.
@N: CD630 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\Actel\DirectCore\CoreConfigP\7.0.105\rtl\vhdl\core\coreconfigp.vhd":26:7:26:17|Synthesizing work.coreconfigp.rtl.
Post processing for work.coreconfigp.rtl
@N: CD630 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\work\m2s010_som_sb\CCC_0\m2s010_som_sb_CCC_0_FCCC.vhd":8:7:8:30|Synthesizing work.m2s010_som_sb_ccc_0_fccc.def_arch.
@N: CD630 :"C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\lib\generic\smartfusion2.vhd":794:10:794:12|Synthesizing smartfusion2.ccc.syn_black_box.
Post processing for smartfusion2.ccc.syn_black_box
@N: CD630 :"C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\lib\generic\smartfusion2.vhd":576:10:576:12|Synthesizing smartfusion2.gnd.syn_black_box.
Post processing for smartfusion2.gnd.syn_black_box
@N: CD630 :"C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\lib\generic\smartfusion2.vhd":582:10:582:12|Synthesizing smartfusion2.vcc.syn_black_box.
Post processing for smartfusion2.vcc.syn_black_box
Post processing for work.m2s010_som_sb_ccc_0_fccc.def_arch
@N: CD630 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\work\m2s010_som_sb\CAM_SPI_1_SS0\m2s010_som_sb_CAM_SPI_1_SS0_IO.vhd":8:7:8:36|Synthesizing work.m2s010_som_sb_cam_spi_1_ss0_io.def_arch.
Post processing for work.m2s010_som_sb_cam_spi_1_ss0_io.def_arch
@N: CD630 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\work\m2s010_som_sb\CAM_SPI_1_CLK\m2s010_som_sb_CAM_SPI_1_CLK_IO.vhd":8:7:8:36|Synthesizing work.m2s010_som_sb_cam_spi_1_clk_io.def_arch.
Post processing for work.m2s010_som_sb_cam_spi_1_clk_io.def_arch
Post processing for work.m2s010_som_sb.rtl
@N: CD630 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\work\m2s010_som\ID_RES_0\m2s010_som_ID_RES_0_IO.vhd":8:7:8:28|Synthesizing work.m2s010_som_id_res_0_io.def_arch.
Post processing for work.m2s010_som_id_res_0_io.def_arch
@N: CD630 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":34:7:34:14|Synthesizing coreapb3_lib.coreapb3.coreapb3_arch.
@N: CD604 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":665:16:665:29|OTHERS clause is not synthesized.
@W: CD434 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":1453:41:1453:46|Signal infill in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD638 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":616:7:616:15|Signal ia_prdata is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3_muxptob3.vhd":33:7:33:23|Synthesizing coreapb3_lib.coreapb3_muxptob3.coreapb3_muxptob3_arch.
Post processing for coreapb3_lib.coreapb3_muxptob3.coreapb3_muxptob3_arch
Post processing for coreapb3_lib.coreapb3.coreapb3_arch
@N: CD630 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\hdl\CommsFPGA_top.vhd":75:7:75:19|Synthesizing work.commsfpga_top.behavioral.
@N: CD364 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\hdl\CommsFPGA_top.vhd":226:10:226:24|Removing redundant assignment.
@W: CD638 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\hdl\CommsFPGA_top.vhd":177:9:177:18|Signal idata_fail is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\hdl\ManchesDecoder.vhd":41:7:41:20|Synthesizing work.manchesdecoder.v1.
@N: CD630 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\hdl\ReadFIFO_Write_SM.vhd":49:7:49:23|Synthesizing work.readfifo_write_sm.behavioral.
@N: CD231 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\hdl\ReadFIFO_Write_SM.vhd":113:30:113:31|Using onehot encoding for type readfifo_wr_state_type. For example, enumeration idle is mapped to "10000000000".
@N: CD364 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\hdl\ReadFIFO_Write_SM.vhd":148:6:148:19|Removing redundant assignment.
@W: CG296 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\hdl\ReadFIFO_Write_SM.vhd":141:17:141:23|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\hdl\ReadFIFO_Write_SM.vhd":145:42:145:57|Referenced variable tx_col_detect_en is not in sensitivity list.
@N: CD364 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\hdl\ReadFIFO_Write_SM.vhd":175:3:175:16|Removing redundant assignment.
@N: CD364 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\hdl\ReadFIFO_Write_SM.vhd":252:8:252:24|Removing redundant assignment.
@W: CG296 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\hdl\ReadFIFO_Write_SM.vhd":260:27:260:33|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\hdl\ReadFIFO_Write_SM.vhd":266:35:266:44|Referenced variable sm_advance is not in sensitivity list.
@N: CD364 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\hdl\ReadFIFO_Write_SM.vhd":305:14:305:25|Removing redundant assignment.
@N: CD364 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\hdl\ReadFIFO_Write_SM.vhd":343:14:343:25|Removing redundant assignment.
@N: CD364 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\hdl\ReadFIFO_Write_SM.vhd":373:14:373:25|Removing redundant assignment.
@N: CD364 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\hdl\ReadFIFO_Write_SM.vhd":374:14:374:26|Removing redundant assignment.
@N: CD364 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\hdl\ReadFIFO_Write_SM.vhd":397:14:397:26|Removing redundant assignment.
@N: CD364 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\hdl\ReadFIFO_Write_SM.vhd":434:14:434:26|Removing redundant assignment.
@N: CD364 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\hdl\ReadFIFO_Write_SM.vhd":436:14:436:29|Removing redundant assignment.
@N: CD364 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\hdl\ReadFIFO_Write_SM.vhd":453:14:453:26|Removing redundant assignment.
@N: CD364 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\hdl\ReadFIFO_Write_SM.vhd":455:14:455:29|Removing redundant assignment.
@N: CD364 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\hdl\ReadFIFO_Write_SM.vhd":513:14:513:25|Removing redundant assignment.
@N: CD364 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\hdl\ReadFIFO_Write_SM.vhd":531:14:531:25|Removing redundant assignment.
@N: CD364 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\hdl\ReadFIFO_Write_SM.vhd":550:14:550:25|Removing redundant assignment.
@N: CD364 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\hdl\ReadFIFO_Write_SM.vhd":564:14:564:25|Removing redundant assignment.
@N: CD630 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\hdl\CRC16_Generator.vhd":43:7:43:21|Synthesizing work.crc16_generator.imp_crc.
Post processing for work.crc16_generator.imp_crc
@W: CL113 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\hdl\CRC16_Generator.vhd":79:6:79:7|Feedback mux created for signal lfsr_q[15:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@N: CD231 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\hdl\ReadFIFO_Write_SM.vhd":113:30:113:31|Using onehot encoding for type readfifo_wr_state_type. For example, enumeration idle is mapped to "10000000000".
Post processing for work.readfifo_write_sm.behavioral
@W: CL169 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\hdl\ReadFIFO_Write_SM.vhd":170:4:170:5|Pruning unused register First_time_reg_1. Make sure that there are no unused intermediate registers.
@W: CL113 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\hdl\ReadFIFO_Write_SM.vhd":207:4:207:5|Feedback mux created for signal bit_cntr[2:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL113 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\hdl\ReadFIFO_Write_SM.vhd":207:4:207:5|Feedback mux created for signal iRX_FIFO_wr_en. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL117 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\hdl\ReadFIFO_Write_SM.vhd":143:4:143:5|Latch generated from process for signal hold_collision; possible missing assignment in an if or case statement.
@W: CL113 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\hdl\ReadFIFO_Write_SM.vhd":262:4:262:5|Feedback mux created for signal rx_fifo_din_d3[7:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL113 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\hdl\ReadFIFO_Write_SM.vhd":262:4:262:5|Feedback mux created for signal rx_fifo_din_d2[7:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL113 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\hdl\ReadFIFO_Write_SM.vhd":262:4:262:5|Feedback mux created for signal rx_fifo_din_d1[7:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL113 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\hdl\ReadFIFO_Write_SM.vhd":186:4:186:5|Feedback mux created for signal SM_advancebit_cntr[2:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL113 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\hdl\ReadFIFO_Write_SM.vhd":186:4:186:5|Feedback mux created for signal SM_advance_i. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL113 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\hdl\ReadFIFO_Write_SM.vhd":242:4:242:5|Feedback mux created for signal rx_crc_data_store[15:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL190 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\hdl\ReadFIFO_Write_SM.vhd":278:6:278:7|Optimizing register bit rx_packet_length(11) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL260 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\hdl\ReadFIFO_Write_SM.vhd":278:6:278:7|Pruning register bit 11 of rx_packet_length(11 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CD630 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\hdl\AFE_RX_SM.vhd":34:7:34:15|Synthesizing work.afe_rx_sm.behavioral.
@N: CD231 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\hdl\AFE_RX_SM.vhd":73:25:73:26|Using onehot encoding for type afe_rx_state_type. For example, enumeration idle is mapped to "100000".
@N: CD364 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\hdl\AFE_RX_SM.vhd":119:8:119:21|Removing redundant assignment.
@N: CD364 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\hdl\AFE_RX_SM.vhd":122:8:122:21|Removing redundant assignment.
@N: CD364 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\hdl\AFE_RX_SM.vhd":123:8:123:21|Removing redundant assignment.
@N: CD231 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\hdl\AFE_RX_SM.vhd":73:25:73:26|Using onehot encoding for type afe_rx_state_type. For example, enumeration idle is mapped to "100000".
Post processing for work.afe_rx_sm.behavioral
@W: CL169 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\hdl\AFE_RX_SM.vhd":91:4:91:5|Pruning unused register RX_FIFO_Empty_s_4. Make sure that there are no unused intermediate registers.
@N: CD630 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\hdl\ManchesDecoder_Adapter.vhd":42:7:42:28|Synthesizing work.manchesdecoder_adapter.v1.
@W: CG296 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\hdl\ManchesDecoder_Adapter.vhd":206:2:206:8|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\hdl\ManchesDecoder_Adapter.vhd":210:36:210:47|Referenced variable clock_adjust is not in sensitivity list.
@W: CG296 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\hdl\ManchesDecoder_Adapter.vhd":223:25:223:31|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\hdl\ManchesDecoder_Adapter.vhd":227:38:227:49|Referenced variable clock_adjust is not in sensitivity list.
@W: CG296 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\hdl\ManchesDecoder_Adapter.vhd":235:26:235:32|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\hdl\ManchesDecoder_Adapter.vhd":239:38:239:49|Referenced variable clock_adjust is not in sensitivity list.
@W: CD638 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\hdl\ManchesDecoder_Adapter.vhd":75:9:75:22|Signal idle_line_cntr is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\hdl\IdleLineDetector.vhd":39:7:39:22|Synthesizing work.idlelinedetector.behavioral.
@N: CD364 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\hdl\IdleLineDetector.vhd":78:10:78:23|Removing redundant assignment.
Post processing for work.idlelinedetector.behavioral
Post processing for work.manchesdecoder_adapter.v1
@W: CL169 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\hdl\ManchesDecoder_Adapter.vhd":98:4:98:5|Pruning unused register manches_Transition_d_3(3 downto 0). Make sure that there are no unused intermediate registers.
@W: CL265 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\hdl\ManchesDecoder_Adapter.vhd":98:4:98:5|Removing unused bit 3 of decoder_Transition_d_4(3 downto 0). Either assign all bits or reduce the width of the signal.
@W: CL271 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\hdl\ManchesDecoder_Adapter.vhd":98:4:98:5|Pruning unused bits 7 to 1 of decoder_ShiftReg_3(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\hdl\ManchesDecoder_Adapter.vhd":98:4:98:5|Pruning unused bits 7 to 1 of manches_ShiftReg_4(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL113 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\hdl\ManchesDecoder_Adapter.vhd":264:4:264:5|Feedback mux created for signal s2p_data[7:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL113 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\hdl\ManchesDecoder_Adapter.vhd":237:4:237:5|Feedback mux created for signal irx_center_sample. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL113 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\hdl\ManchesDecoder_Adapter.vhd":225:4:225:5|Feedback mux created for signal isampler_clk1x_en. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL113 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\hdl\ManchesDecoder_Adapter.vhd":208:4:208:5|Feedback mux created for signal clkdiv[3:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
Post processing for work.manchesdecoder.v1
@N: CD630 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\hdl\ManchesEncoder.vhd":40:7:40:20|Synthesizing work.manchesencoder.behavioral.
@W: CD638 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\hdl\ManchesEncoder.vhd":78:7:78:14|Signal man_data is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\hdl\TX_SM.vhd":48:7:48:11|Synthesizing work.tx_sm.behavioral.
@N: CD231 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\hdl\TX_SM.vhd":101:21:101:22|Using onehot encoding for type tx_state_type. For example, enumeration idle is mapped to "100000000".
@N: CD364 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\hdl\TX_SM.vhd":287:14:287:26|Removing redundant assignment.
@N: CD364 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\hdl\TX_SM.vhd":316:14:316:29|Removing redundant assignment.
@N: CD364 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\hdl\TX_SM.vhd":372:14:372:29|Removing redundant assignment.
@N: CD364 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\hdl\TX_SM.vhd":389:14:389:29|Removing redundant assignment.
@N: CD364 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\hdl\TX_SM.vhd":409:14:409:29|Removing redundant assignment.
@N: CD364 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\hdl\TX_SM.vhd":429:14:429:29|Removing redundant assignment.
@W: CD638 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\hdl\TX_SM.vhd":95:9:95:25|Signal tx_idle_line_cntr is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.tx_sm.behavioral
@W: CL113 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\hdl\TX_SM.vhd":149:6:149:7|Feedback mux created for signal txen_early_cntr[11:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL113 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\hdl\TX_SM.vhd":149:6:149:7|Feedback mux created for signal tx_packet_length[11:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL113 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\hdl\TX_SM.vhd":149:6:149:7|Feedback mux created for signal tx_byte_cntr[11:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL113 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\hdl\TX_SM.vhd":149:6:149:7|Feedback mux created for signal PostAmble_cntr[11:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL113 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\hdl\TX_SM.vhd":149:6:149:7|Feedback mux created for signal PreAmble_cntr[6:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL113 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\hdl\TX_SM.vhd":149:6:149:7|Feedback mux created for signal tx_preamble_pat_en. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL113 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\hdl\TX_SM.vhd":149:6:149:7|Feedback mux created for signal tx_packet_complt. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL113 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\hdl\TX_SM.vhd":149:6:149:7|Feedback mux created for signal tx_crc_gen. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL113 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\hdl\TX_SM.vhd":149:6:149:7|Feedback mux created for signal tx_crc_byte2_en. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL113 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\hdl\TX_SM.vhd":149:6:149:7|Feedback mux created for signal tx_crc_byte1_en. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL111 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\hdl\TX_SM.vhd":149:6:149:7|All reachable assignments to iTX_PostAmble are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL113 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\hdl\TX_SM.vhd":149:6:149:7|Feedback mux created for signal iTX_FIFO_rd_en. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL113 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\hdl\TX_SM.vhd":149:6:149:7|Feedback mux created for signal iTX_Enable. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL113 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\hdl\TX_SM.vhd":149:6:149:7|Feedback mux created for signal TX_STATE[0:8]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL113 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\hdl\TX_SM.vhd":149:6:149:7|Feedback mux created for signal TX_PreAmble. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL113 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\hdl\TX_SM.vhd":149:6:149:7|Feedback mux created for signal TX_DataEn. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL113 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\hdl\TX_SM.vhd":120:4:120:5|Feedback mux created for signal tx_idle_line_s. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL113 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\hdl\TX_SM.vhd":120:4:120:5|Feedback mux created for signal start_tx_FIFO_s. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL190 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\hdl\TX_SM.vhd":149:6:149:7|Optimizing register bit tx_packet_length(11) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL260 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\hdl\TX_SM.vhd":149:6:149:7|Pruning register bit 11 of tx_packet_length(11 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CD630 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\hdl\TX_Collision_Detector.vhd":41:7:41:27|Synthesizing work.tx_collision_detector.behavioral.
@W: CG296 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\hdl\TX_Collision_Detector.vhd":177:26:177:32|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\hdl\TX_Collision_Detector.vhd":184:16:184:29|Referenced variable rx_crc_byte_en is not in sensitivity list.
Post processing for work.tx_collision_detector.behavioral
@W: CL169 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\hdl\TX_Collision_Detector.vhd":165:4:165:5|Pruning unused register TX_FIFO_DOUT_d2_syncCompare_2(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\hdl\TX_Collision_Detector.vhd":150:4:150:5|Pruning unused register RX_FIFO_DIN_d1_2(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\hdl\TX_Collision_Detector.vhd":133:4:133:5|Pruning unused register TX_FIFO_DOUT_d2_sync2RX_2(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\hdl\TX_Collision_Detector.vhd":97:4:97:5|Pruning unused register TX_FIFO_DOUT_d2_2(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\hdl\TX_Collision_Detector.vhd":97:4:97:5|Pruning unused register TX_FIFO_DOUT_d1_3(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL111 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\hdl\TX_Collision_Detector.vhd":180:4:180:5|All reachable assignments to TX_collision_detect are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL169 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\hdl\TX_Collision_Detector.vhd":133:4:133:5|Pruning unused register RX_FIFO_wr_en_d(7 downto 0). Make sure that there are no unused intermediate registers.
Post processing for work.manchesencoder.behavioral
@W: CL265 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\hdl\ManchesEncoder.vhd":157:4:157:5|Removing unused bit 2 of TX_PreAmble_d_3(2 downto 0). Either assign all bits or reduce the width of the signal.
@N: CD630 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\hdl\FIFOs.vhd":48:7:48:11|Synthesizing work.fifos.behavioral.
@N: CD364 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\hdl\FIFOs.vhd":229:5:229:22|Removing redundant assignment.
@N: CD364 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\hdl\FIFOs.vhd":234:5:234:21|Removing redundant assignment.
@N: CD364 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\hdl\FIFOs.vhd":259:3:259:28|Removing redundant assignment.
@W: CD638 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\hdl\FIFOs.vhd":91:9:91:18|Signal rx_fifo_af is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\hdl\FIFOs.vhd":92:9:92:18|Signal rx_fifo_ae is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\work\FIFO_8Kx9\FIFO_8Kx9.vhd":19:7:19:15|Synthesizing work.fifo_8kx9.rtl.
@N: CD630 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd":34:7:34:36|Synthesizing corefifo_lib.fifo_8kx9_fifo_8kx9_0_corefifo.translated.
@W: CD638 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd":400:10:400:18|Signal reg_valid is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd":401:10:401:15|Signal reg_rd is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd":404:10:404:22|Signal fwft_memraddr is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd":405:10:405:16|Signal pf_dvld is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd":406:10:406:20|Signal pf_memraddr is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd":410:10:410:13|Signal pf_q is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd":413:10:413:15|Signal fwft_q is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd":430:10:430:17|Signal xhdl_122 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd":434:10:434:15|Signal empty2 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd":435:10:435:16|Signal aempty2 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd":444:10:444:26|Signal dvld_xhdl10_scntr is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd":445:10:445:25|Signal dvld_xhdl10_sync is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd":447:10:447:18|Signal fwft_dvld is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd":456:10:456:23|Signal int_memrd_sig1 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd":457:10:457:23|Signal int_memrd_sig2 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd":470:10:470:23|Signal ext_memrd_sig2 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd":504:10:504:19|Signal fifo_rd_en is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd":505:10:505:23|Signal fwft_reg_valid is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd":524:10:524:26|Signal temp_a_sb_correct is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd":525:10:525:26|Signal temp_b_sb_correct is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd":526:10:526:25|Signal temp_a_db_detect is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd":527:10:527:25|Signal temp_b_db_detect is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd":530:10:530:25|Signal sb_correct_xhdl1 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd":531:10:531:25|Signal sb_correct_xhdl2 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd":532:10:532:24|Signal db_detect_xhdl1 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd":533:10:533:24|Signal db_detect_xhdl2 is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\FIFO_8Kx9_FIFO_8Kx9_0_ram_wrapper.vhd":8:7:8:39|Synthesizing corefifo_lib.fifo_8kx9_fifo_8kx9_0_ram_wrapper.generated.
@N: CD630 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top.vhd":8:7:8:37|Synthesizing corefifo_lib.fifo_8kx9_fifo_8kx9_0_lsram_top.def_arch.
@N: CD630 :"C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\lib\generic\smartfusion2.vhd":588:10:588:16|Synthesizing smartfusion2.ram1k18.syn_black_box.
Post processing for smartfusion2.ram1k18.syn_black_box
Post processing for corefifo_lib.fifo_8kx9_fifo_8kx9_0_lsram_top.def_arch
Post processing for corefifo_lib.fifo_8kx9_fifo_8kx9_0_ram_wrapper.generated
@W: CL240 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\FIFO_8Kx9_FIFO_8Kx9_0_ram_wrapper.vhd":29:0:29:10|Signal B_DB_DETECT is floating; a simulation mismatch is possible.
@W: CL240 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\FIFO_8Kx9_FIFO_8Kx9_0_ram_wrapper.vhd":28:0:28:10|Signal A_DB_DETECT is floating; a simulation mismatch is possible.
@W: CL240 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\FIFO_8Kx9_FIFO_8Kx9_0_ram_wrapper.vhd":27:0:27:11|Signal B_SB_CORRECT is floating; a simulation mismatch is possible.
@W: CL240 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\FIFO_8Kx9_FIFO_8Kx9_0_ram_wrapper.vhd":26:0:26:11|Signal A_SB_CORRECT is floating; a simulation mismatch is possible.
@N: CD630 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd":33:7:33:42|Synthesizing corefifo_lib.fifo_8kx9_fifo_8kx9_0_corefifo_async.translated.
@W: CD434 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd":629:33:629:46|Signal wptr_bin_sync2 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@N: CD364 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd":821:14:821:20|Removing redundant assignment.
@N: CD364 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd":866:12:866:18|Removing redundant assignment.
@W: CD638 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd":174:10:174:26|Signal almostemptyi_fwft is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd":177:10:177:20|Signal temp_xhdl15 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd":185:10:185:24|Signal temp_xhdl22_top is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd":186:10:186:17|Signal re_top_p is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_grayToBinConv.vhd":32:7:32:50|Synthesizing corefifo_lib.fifo_8kx9_fifo_8kx9_0_corefifo_graytobinconv.translated.
@W: CD434 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_grayToBinConv.vhd":73:36:73:36|Signal i in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD638 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_grayToBinConv.vhd":59:10:59:10|Signal i is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for corefifo_lib.fifo_8kx9_fifo_8kx9_0_corefifo_graytobinconv.translated
@N: CD630 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_doubleSync.vhd":31:7:31:47|Synthesizing corefifo_lib.fifo_8kx9_fifo_8kx9_0_corefifo_doublesync.translated.
Post processing for corefifo_lib.fifo_8kx9_fifo_8kx9_0_corefifo_doublesync.translated
Post processing for corefifo_lib.fifo_8kx9_fifo_8kx9_0_corefifo_async.translated
@W: CL240 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd":186:10:186:17|Signal re_top_p is floating; a simulation mismatch is possible.
@W: CL240 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd":174:10:174:26|Signal almostemptyi_fwft is floating; a simulation mismatch is possible.
@W: CL169 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd":775:6:775:7|Pruning unused register aempty_r_fwft_3. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd":775:6:775:7|Pruning unused register empty_r_fwft_5. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd":751:6:751:7|Pruning unused register rptr_gray_fwft_3(11 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd":751:6:751:7|Pruning unused register rptr_fwft_3(11 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd":673:6:673:7|Pruning unused register we_p_r_3. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd":673:6:673:7|Pruning unused register full_reg_3. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd":658:6:658:7|Pruning unused register empty_reg_3. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd":658:6:658:7|Pruning unused register dvld_r2_2. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd":645:6:645:7|Pruning unused register re_p_d1_4. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd":595:6:595:7|Pruning unused register rptr_bin_sync2_fwft_3(11 downto 0). Make sure that there are no unused intermediate registers.
@W: CL168 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd":582:3:582:23|Removing instance Rd_grayToBinConv_fwft because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd":568:3:568:20|Removing instance Rd_doubleSync_fwft because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL111 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd":844:6:844:7|All reachable assignments to wrcnt_r(0) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd":844:6:844:7|All reachable assignments to wrcnt_r(1) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd":844:6:844:7|All reachable assignments to wrcnt_r(2) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd":844:6:844:7|All reachable assignments to wrcnt_r(3) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd":844:6:844:7|All reachable assignments to wrcnt_r(4) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd":844:6:844:7|All reachable assignments to wrcnt_r(5) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd":844:6:844:7|All reachable assignments to wrcnt_r(6) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd":844:6:844:7|All reachable assignments to wrcnt_r(7) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd":844:6:844:7|All reachable assignments to wrcnt_r(8) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd":844:6:844:7|All reachable assignments to wrcnt_r(9) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd":844:6:844:7|All reachable assignments to wrcnt_r(10) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd":844:6:844:7|All reachable assignments to wrcnt_r(11) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd":844:6:844:7|All reachable assignments to wack_r are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd":775:6:775:7|All reachable assignments to rdcnt_r(0) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd":775:6:775:7|All reachable assignments to rdcnt_r(1) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd":775:6:775:7|All reachable assignments to rdcnt_r(2) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd":775:6:775:7|All reachable assignments to rdcnt_r(3) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd":775:6:775:7|All reachable assignments to rdcnt_r(4) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd":775:6:775:7|All reachable assignments to rdcnt_r(5) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd":775:6:775:7|All reachable assignments to rdcnt_r(6) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd":775:6:775:7|All reachable assignments to rdcnt_r(7) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd":775:6:775:7|All reachable assignments to rdcnt_r(8) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd":775:6:775:7|All reachable assignments to rdcnt_r(9) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd":775:6:775:7|All reachable assignments to rdcnt_r(10) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd":775:6:775:7|All reachable assignments to rdcnt_r(11) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd":775:6:775:7|All reachable assignments to dvld_r are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
Post processing for corefifo_lib.fifo_8kx9_fifo_8kx9_0_corefifo.translated
@W: CL240 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd":532:10:532:24|Signal DB_DETECT_xhdl1 is floating; a simulation mismatch is possible.
@W: CL240 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd":530:10:530:25|Signal SB_CORRECT_xhdl1 is floating; a simulation mismatch is possible.
@W: CL240 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd":527:10:527:25|Signal temp_B_DB_DETECT is floating; a simulation mismatch is possible.
@W: CL240 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd":526:10:526:25|Signal temp_A_DB_DETECT is floating; a simulation mismatch is possible.
@W: CL240 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd":525:10:525:26|Signal temp_B_SB_CORRECT is floating; a simulation mismatch is possible.
@W: CL240 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd":524:10:524:26|Signal temp_A_SB_CORRECT is floating; a simulation mismatch is possible.
@W: CL240 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd":445:10:445:25|Signal DVLD_xhdl10_sync is floating; a simulation mismatch is possible.
@W: CL240 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd":444:10:444:26|Signal DVLD_xhdl10_scntr is floating; a simulation mismatch is possible.
@W: CL169 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd":1240:6:1240:7|Pruning unused register RDATA_ext_r1_2(8 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd":1226:6:1226:7|Pruning unused register RDATA_ext_r_2(8 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd":1142:6:1142:7|Pruning unused register re_pulse_d3_3. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd":1142:6:1142:7|Pruning unused register re_pulse_d2_3. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd":1142:6:1142:7|Pruning unused register RE_d3_3. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd":1142:6:1142:7|Pruning unused register RE_d2_3. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd":1142:6:1142:7|Pruning unused register REN_d3_3. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd":1142:6:1142:7|Pruning unused register REN_d2_3. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd":1129:6:1129:7|Pruning unused register fwft_Q_r_2(8 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd":1114:6:1114:7|Pruning unused register RDATA_r2_2(8 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd":1100:6:1100:7|Pruning unused register RDATA_r1_2(8 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd":1087:6:1087:7|Pruning unused register RDATA_r_pre_3(8 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd":1042:6:1042:7|Pruning unused register AEMPTY1_r1_3. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd":1042:6:1042:7|Pruning unused register AEMPTY1_r_3. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd":642:6:642:7|Pruning unused register DVLD_scntr_ecc_3. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd":642:6:642:7|Pruning unused register DVLD_sync_ecc_3. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd":642:6:642:7|Pruning unused register DVLD_async_ecc_4. Make sure that there are no unused intermediate registers.
Post processing for work.fifo_8kx9.rtl
@N: CD630 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\work\FIFO_2Kx8\FIFO_2Kx8.vhd":19:7:19:15|Synthesizing work.fifo_2kx8.rtl.
@N: CD630 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd":34:7:34:36|Synthesizing corefifo_lib.fifo_2kx8_fifo_2kx8_0_corefifo.translated.
@W: CD638 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd":400:10:400:18|Signal reg_valid is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd":401:10:401:15|Signal reg_rd is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd":404:10:404:22|Signal fwft_memraddr is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd":405:10:405:16|Signal pf_dvld is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd":406:10:406:20|Signal pf_memraddr is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd":410:10:410:13|Signal pf_q is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd":413:10:413:15|Signal fwft_q is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd":430:10:430:17|Signal xhdl_122 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd":434:10:434:15|Signal empty2 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd":435:10:435:16|Signal aempty2 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd":444:10:444:26|Signal dvld_xhdl10_scntr is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd":445:10:445:25|Signal dvld_xhdl10_sync is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd":447:10:447:18|Signal fwft_dvld is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd":456:10:456:23|Signal int_memrd_sig1 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd":457:10:457:23|Signal int_memrd_sig2 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd":470:10:470:23|Signal ext_memrd_sig2 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd":504:10:504:19|Signal fifo_rd_en is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd":505:10:505:23|Signal fwft_reg_valid is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd":524:10:524:26|Signal temp_a_sb_correct is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd":525:10:525:26|Signal temp_b_sb_correct is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd":526:10:526:25|Signal temp_a_db_detect is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd":527:10:527:25|Signal temp_b_db_detect is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd":530:10:530:25|Signal sb_correct_xhdl1 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd":531:10:531:25|Signal sb_correct_xhdl2 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd":532:10:532:24|Signal db_detect_xhdl1 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd":533:10:533:24|Signal db_detect_xhdl2 is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\FIFO_2Kx8_FIFO_2Kx8_0_ram_wrapper.vhd":8:7:8:39|Synthesizing corefifo_lib.fifo_2kx8_fifo_2kx8_0_ram_wrapper.generated.
@N: CD630 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top.vhd":8:7:8:37|Synthesizing corefifo_lib.fifo_2kx8_fifo_2kx8_0_lsram_top.def_arch.
Post processing for corefifo_lib.fifo_2kx8_fifo_2kx8_0_lsram_top.def_arch
Post processing for corefifo_lib.fifo_2kx8_fifo_2kx8_0_ram_wrapper.generated
@W: CL240 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\FIFO_2Kx8_FIFO_2Kx8_0_ram_wrapper.vhd":29:0:29:10|Signal B_DB_DETECT is floating; a simulation mismatch is possible.
@W: CL240 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\FIFO_2Kx8_FIFO_2Kx8_0_ram_wrapper.vhd":28:0:28:10|Signal A_DB_DETECT is floating; a simulation mismatch is possible.
@W: CL240 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\FIFO_2Kx8_FIFO_2Kx8_0_ram_wrapper.vhd":27:0:27:11|Signal B_SB_CORRECT is floating; a simulation mismatch is possible.
@W: CL240 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\FIFO_2Kx8_FIFO_2Kx8_0_ram_wrapper.vhd":26:0:26:11|Signal A_SB_CORRECT is floating; a simulation mismatch is possible.
@N: CD630 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd":33:7:33:42|Synthesizing corefifo_lib.fifo_2kx8_fifo_2kx8_0_corefifo_async.translated.
@W: CD434 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd":629:33:629:46|Signal wptr_bin_sync2 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@N: CD364 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd":821:14:821:20|Removing redundant assignment.
@N: CD364 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd":866:12:866:18|Removing redundant assignment.
@W: CD638 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd":174:10:174:26|Signal almostemptyi_fwft is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd":177:10:177:20|Signal temp_xhdl15 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd":185:10:185:24|Signal temp_xhdl22_top is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd":186:10:186:17|Signal re_top_p is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_grayToBinConv.vhd":32:7:32:50|Synthesizing corefifo_lib.fifo_2kx8_fifo_2kx8_0_corefifo_graytobinconv.translated.
@W: CD434 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_grayToBinConv.vhd":73:36:73:36|Signal i in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD638 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_grayToBinConv.vhd":59:10:59:10|Signal i is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for corefifo_lib.fifo_2kx8_fifo_2kx8_0_corefifo_graytobinconv.translated
@N: CD630 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_doubleSync.vhd":31:7:31:47|Synthesizing corefifo_lib.fifo_2kx8_fifo_2kx8_0_corefifo_doublesync.translated.
Post processing for corefifo_lib.fifo_2kx8_fifo_2kx8_0_corefifo_doublesync.translated
Post processing for corefifo_lib.fifo_2kx8_fifo_2kx8_0_corefifo_async.translated
@W: CL240 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd":186:10:186:17|Signal re_top_p is floating; a simulation mismatch is possible.
@W: CL240 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd":174:10:174:26|Signal almostemptyi_fwft is floating; a simulation mismatch is possible.
@W: CL169 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd":775:6:775:7|Pruning unused register aempty_r_fwft_3. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd":775:6:775:7|Pruning unused register empty_r_fwft_5. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd":751:6:751:7|Pruning unused register rptr_gray_fwft_3(11 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd":751:6:751:7|Pruning unused register rptr_fwft_3(11 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd":673:6:673:7|Pruning unused register we_p_r_3. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd":673:6:673:7|Pruning unused register full_reg_3. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd":658:6:658:7|Pruning unused register empty_reg_3. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd":658:6:658:7|Pruning unused register dvld_r2_2. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd":645:6:645:7|Pruning unused register re_p_d1_4. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd":595:6:595:7|Pruning unused register rptr_bin_sync2_fwft_3(11 downto 0). Make sure that there are no unused intermediate registers.
@W: CL168 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd":582:3:582:23|Removing instance Rd_grayToBinConv_fwft because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd":568:3:568:20|Removing instance Rd_doubleSync_fwft because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL111 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd":844:6:844:7|All reachable assignments to wrcnt_r(0) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd":844:6:844:7|All reachable assignments to wrcnt_r(1) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd":844:6:844:7|All reachable assignments to wrcnt_r(2) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd":844:6:844:7|All reachable assignments to wrcnt_r(3) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd":844:6:844:7|All reachable assignments to wrcnt_r(4) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd":844:6:844:7|All reachable assignments to wrcnt_r(5) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd":844:6:844:7|All reachable assignments to wrcnt_r(6) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd":844:6:844:7|All reachable assignments to wrcnt_r(7) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd":844:6:844:7|All reachable assignments to wrcnt_r(8) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd":844:6:844:7|All reachable assignments to wrcnt_r(9) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd":844:6:844:7|All reachable assignments to wrcnt_r(10) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd":844:6:844:7|All reachable assignments to wrcnt_r(11) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd":844:6:844:7|All reachable assignments to wack_r are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd":775:6:775:7|All reachable assignments to rdcnt_r(0) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd":775:6:775:7|All reachable assignments to rdcnt_r(1) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd":775:6:775:7|All reachable assignments to rdcnt_r(2) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd":775:6:775:7|All reachable assignments to rdcnt_r(3) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd":775:6:775:7|All reachable assignments to rdcnt_r(4) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd":775:6:775:7|All reachable assignments to rdcnt_r(5) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd":775:6:775:7|All reachable assignments to rdcnt_r(6) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd":775:6:775:7|All reachable assignments to rdcnt_r(7) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd":775:6:775:7|All reachable assignments to rdcnt_r(8) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd":775:6:775:7|All reachable assignments to rdcnt_r(9) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd":775:6:775:7|All reachable assignments to rdcnt_r(10) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd":775:6:775:7|All reachable assignments to rdcnt_r(11) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd":775:6:775:7|All reachable assignments to dvld_r are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
Post processing for corefifo_lib.fifo_2kx8_fifo_2kx8_0_corefifo.translated
@W: CL240 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd":532:10:532:24|Signal DB_DETECT_xhdl1 is floating; a simulation mismatch is possible.
@W: CL240 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd":530:10:530:25|Signal SB_CORRECT_xhdl1 is floating; a simulation mismatch is possible.
@W: CL240 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd":527:10:527:25|Signal temp_B_DB_DETECT is floating; a simulation mismatch is possible.
@W: CL240 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd":526:10:526:25|Signal temp_A_DB_DETECT is floating; a simulation mismatch is possible.
@W: CL240 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd":525:10:525:26|Signal temp_B_SB_CORRECT is floating; a simulation mismatch is possible.
@W: CL240 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd":524:10:524:26|Signal temp_A_SB_CORRECT is floating; a simulation mismatch is possible.
@W: CL240 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd":445:10:445:25|Signal DVLD_xhdl10_sync is floating; a simulation mismatch is possible.
@W: CL240 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd":444:10:444:26|Signal DVLD_xhdl10_scntr is floating; a simulation mismatch is possible.
@W: CL169 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd":1240:6:1240:7|Pruning unused register RDATA_ext_r1_2(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd":1226:6:1226:7|Pruning unused register RDATA_ext_r_2(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd":1142:6:1142:7|Pruning unused register re_pulse_d3_3. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd":1142:6:1142:7|Pruning unused register re_pulse_d2_3. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd":1142:6:1142:7|Pruning unused register RE_d3_3. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd":1142:6:1142:7|Pruning unused register RE_d2_3. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd":1142:6:1142:7|Pruning unused register REN_d3_3. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd":1142:6:1142:7|Pruning unused register REN_d2_3. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd":1129:6:1129:7|Pruning unused register fwft_Q_r_2(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd":1114:6:1114:7|Pruning unused register RDATA_r2_2(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd":1100:6:1100:7|Pruning unused register RDATA_r1_2(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd":1087:6:1087:7|Pruning unused register RDATA_r_pre_3(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd":1042:6:1042:7|Pruning unused register AEMPTY1_r1_3. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd":1042:6:1042:7|Pruning unused register AEMPTY1_r_3. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd":642:6:642:7|Pruning unused register DVLD_scntr_ecc_3. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd":642:6:642:7|Pruning unused register DVLD_sync_ecc_3. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd":642:6:642:7|Pruning unused register DVLD_async_ecc_4. Make sure that there are no unused intermediate registers.
Post processing for work.fifo_2kx8.rtl
Post processing for work.fifos.behavioral
@W: CL169 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\hdl\FIFOs.vhd":254:4:254:5|Pruning unused register packet_available_clear_reg_3(2 downto 0). Make sure that there are no unused intermediate registers.
@N: CD630 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\hdl\uP_if.vhd":56:7:56:11|Synthesizing work.up_if.behavioral.
@N: CD364 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\hdl\uP_if.vhd":312:8:312:19|Removing redundant assignment.
@N: CD364 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\hdl\uP_if.vhd":414:10:414:29|Removing redundant assignment.
@N: CD364 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\hdl\uP_if.vhd":415:10:415:23|Removing redundant assignment.
@N: CD364 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\hdl\uP_if.vhd":416:10:416:23|Removing redundant assignment.
@N: CD364 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\hdl\uP_if.vhd":417:10:417:24|Removing redundant assignment.
@N: CD364 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\hdl\uP_if.vhd":418:10:418:28|Removing redundant assignment.
@N: CD364 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\hdl\uP_if.vhd":419:10:419:28|Removing redundant assignment.
@N: CD364 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\hdl\uP_if.vhd":420:10:420:28|Removing redundant assignment.
@N: CD364 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\hdl\uP_if.vhd":421:10:421:28|Removing redundant assignment.
@N: CD364 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\hdl\uP_if.vhd":422:10:422:28|Removing redundant assignment.
@N: CD364 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\hdl\uP_if.vhd":423:10:423:28|Removing redundant assignment.
@N: CD364 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\hdl\uP_if.vhd":424:10:424:28|Removing redundant assignment.
@N: CD364 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\hdl\uP_if.vhd":425:10:425:28|Removing redundant assignment.
@N: CD364 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\hdl\uP_if.vhd":426:10:426:28|Removing redundant assignment.
@N: CD364 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\hdl\uP_if.vhd":427:10:427:28|Removing redundant assignment.
@N: CD364 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\hdl\uP_if.vhd":428:10:428:28|Removing redundant assignment.
@N: CD364 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\hdl\uP_if.vhd":429:10:429:28|Removing redundant assignment.
@N: CD364 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\hdl\uP_if.vhd":430:10:430:28|Removing redundant assignment.
@N: CD364 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\hdl\uP_if.vhd":431:10:431:28|Removing redundant assignment.
@N: CD364 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\hdl\uP_if.vhd":432:10:432:28|Removing redundant assignment.
@N: CD364 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\hdl\uP_if.vhd":433:10:433:28|Removing redundant assignment.
@N: CD364 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\hdl\uP_if.vhd":434:10:434:28|Removing redundant assignment.
@N: CD364 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\hdl\uP_if.vhd":435:10:435:28|Removing redundant assignment.
@N: CD364 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\hdl\uP_if.vhd":436:10:436:28|Removing redundant assignment.
@N: CD364 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\hdl\uP_if.vhd":437:10:437:28|Removing redundant assignment.
@N: CD364 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\hdl\uP_if.vhd":438:10:438:28|Removing redundant assignment.
@N: CD364 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\hdl\uP_if.vhd":439:10:439:28|Removing redundant assignment.
@N: CD364 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\hdl\uP_if.vhd":440:10:440:28|Removing redundant assignment.
@N: CD364 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\hdl\uP_if.vhd":441:10:441:28|Removing redundant assignment.
@N: CD364 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\hdl\uP_if.vhd":535:12:535:26|Removing redundant assignment.
@N: CD364 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\hdl\uP_if.vhd":539:14:539:24|Removing redundant assignment.
@N: CD364 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\hdl\uP_if.vhd":561:8:561:18|Removing redundant assignment.
@N: CD364 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\hdl\uP_if.vhd":576:10:576:23|Removing redundant assignment.
@W: CG296 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\hdl\uP_if.vhd":584:19:584:25|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\hdl\uP_if.vhd":599:28:599:38|Referenced variable control_reg is not in sensitivity list.
@W: CG290 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\hdl\uP_if.vhd":627:28:627:43|Referenced variable mac_2_byte_5_reg is not in sensitivity list.
@W: CG290 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\hdl\uP_if.vhd":625:28:625:43|Referenced variable mac_2_byte_4_reg is not in sensitivity list.
@W: CG290 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\hdl\uP_if.vhd":623:28:623:43|Referenced variable mac_2_byte_3_reg is not in sensitivity list.
@W: CG290 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\hdl\uP_if.vhd":653:28:653:43|Referenced variable mac_4_byte_6_reg is not in sensitivity list.
@W: CG290 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\hdl\uP_if.vhd":621:28:621:43|Referenced variable mac_2_byte_2_reg is not in sensitivity list.
@W: CG290 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\hdl\uP_if.vhd":651:28:651:43|Referenced variable mac_4_byte_5_reg is not in sensitivity list.
@W: CG290 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\hdl\uP_if.vhd":619:28:619:43|Referenced variable mac_2_byte_1_reg is not in sensitivity list.
@W: CG290 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\hdl\uP_if.vhd":649:28:649:43|Referenced variable mac_4_byte_4_reg is not in sensitivity list.
@W: CG290 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\hdl\uP_if.vhd":617:28:617:43|Referenced variable mac_1_byte_6_reg is not in sensitivity list.
@W: CG290 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\hdl\uP_if.vhd":647:28:647:43|Referenced variable mac_4_byte_3_reg is not in sensitivity list.
@W: CG290 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\hdl\uP_if.vhd":615:28:615:43|Referenced variable mac_1_byte_5_reg is not in sensitivity list.
@W: CG290 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\hdl\uP_if.vhd":645:28:645:43|Referenced variable mac_4_byte_2_reg is not in sensitivity list.
@W: CG290 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\hdl\uP_if.vhd":613:28:613:43|Referenced variable mac_1_byte_4_reg is not in sensitivity list.
@W: CG290 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\hdl\uP_if.vhd":643:28:643:43|Referenced variable mac_4_byte_1_reg is not in sensitivity list.
@W: CG290 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\hdl\uP_if.vhd":611:28:611:43|Referenced variable mac_1_byte_3_reg is not in sensitivity list.
@W: CG290 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\hdl\uP_if.vhd":641:28:641:43|Referenced variable mac_3_byte_6_reg is not in sensitivity list.
@W: CG290 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\hdl\uP_if.vhd":609:28:609:43|Referenced variable mac_1_byte_2_reg is not in sensitivity list.
@W: CG290 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\hdl\uP_if.vhd":639:28:639:43|Referenced variable mac_3_byte_5_reg is not in sensitivity list.
@W: CG290 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\hdl\uP_if.vhd":607:28:607:43|Referenced variable mac_1_byte_1_reg is not in sensitivity list.
@W: CG290 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\hdl\uP_if.vhd":637:28:637:43|Referenced variable mac_3_byte_4_reg is not in sensitivity list.
@W: CG290 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\hdl\uP_if.vhd":601:28:601:34|Referenced variable int_reg is not in sensitivity list.
@W: CG290 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\hdl\uP_if.vhd":603:28:603:41|Referenced variable i_int_mask_reg is not in sensitivity list.
@W: CG290 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\hdl\uP_if.vhd":635:28:635:43|Referenced variable mac_3_byte_3_reg is not in sensitivity list.
@W: CG290 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\hdl\uP_if.vhd":633:28:633:43|Referenced variable mac_3_byte_2_reg is not in sensitivity list.
@W: CG290 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\hdl\uP_if.vhd":631:28:631:43|Referenced variable mac_3_byte_1_reg is not in sensitivity list.
@W: CG290 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\hdl\uP_if.vhd":605:28:605:37|Referenced variable status_reg is not in sensitivity list.
@W: CG290 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\hdl\uP_if.vhd":629:28:629:43|Referenced variable mac_2_byte_6_reg is not in sensitivity list.
@N: CD364 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\hdl\uP_if.vhd":702:10:702:24|Removing redundant assignment.
@N: CD364 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\hdl\uP_if.vhd":708:10:708:24|Removing redundant assignment.
@N: CD630 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\hdl\Interrupts.vhd":50:7:50:16|Synthesizing work.interrupts.behavioral.
@N: CD364 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\hdl\Interrupts.vhd":202:10:202:29|Removing redundant assignment.
@N: CD364 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\hdl\Interrupts.vhd":205:8:205:27|Removing redundant assignment.
@N: CD364 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\hdl\Interrupts.vhd":235:4:235:23|Removing redundant assignment.
@N: CD364 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\hdl\Interrupts.vhd":236:4:236:21|Removing redundant assignment.
@N: CD364 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\hdl\Interrupts.vhd":239:2:239:21|Removing redundant assignment.
@N: CD364 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\hdl\Interrupts.vhd":240:2:240:19|Removing redundant assignment.
@W: CD434 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\hdl\Interrupts.vhd":215:62:215:77|Signal rx_crc_error_int in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\hdl\Interrupts.vhd":216:38:216:57|Signal rx_fifo_overflow_int in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\hdl\Interrupts.vhd":216:60:216:79|Signal rx_fifo_underrun_int in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@N: CD364 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\hdl\Interrupts.vhd":271:4:271:23|Removing redundant assignment.
@N: CD364 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\hdl\Interrupts.vhd":274:8:274:27|Removing redundant assignment.
@N: CD364 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\hdl\Interrupts.vhd":292:10:292:29|Removing redundant assignment.
@N: CD364 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\hdl\Interrupts.vhd":295:8:295:27|Removing redundant assignment.
@N: CD364 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\hdl\Interrupts.vhd":313:4:313:23|Removing redundant assignment.
@N: CD364 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\hdl\Interrupts.vhd":316:8:316:27|Removing redundant assignment.
@N: CD364 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\hdl\Interrupts.vhd":334:10:334:29|Removing redundant assignment.
@N: CD364 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\hdl\Interrupts.vhd":337:8:337:27|Removing redundant assignment.
@N: CD364 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\hdl\Interrupts.vhd":355:4:355:19|Removing redundant assignment.
@N: CD364 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\hdl\Interrupts.vhd":358:8:358:23|Removing redundant assignment.
@N: CD364 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\hdl\Interrupts.vhd":376:4:376:17|Removing redundant assignment.
@N: CD364 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\hdl\Interrupts.vhd":379:8:379:21|Removing redundant assignment.
@W: CD638 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\hdl\Interrupts.vhd":103:9:103:26|Signal rx_fifo_overflow_c is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\hdl\Interrupts.vhd":105:9:105:26|Signal tx_fifo_underrun_c is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\hdl\Interrupts.vhd":107:9:107:26|Signal tx_fifo_overflow_c is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.interrupts.behavioral
@W: CL240 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\hdl\Interrupts.vhd":107:9:107:26|Signal TX_FIFO_OVERFLOW_c is floating; a simulation mismatch is possible.
@W: CL240 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\hdl\Interrupts.vhd":105:9:105:26|Signal TX_FIFO_UNDERRUN_c is floating; a simulation mismatch is possible.
@W: CL240 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\hdl\Interrupts.vhd":103:9:103:26|Signal RX_FIFO_OVERFLOW_c is floating; a simulation mismatch is possible.
@W: CL169 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\hdl\Interrupts.vhd":390:6:390:7|Pruning unused register TX_FIFO_OVERFLOW_d_2(2 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\hdl\Interrupts.vhd":390:6:390:7|Pruning unused register TX_FIFO_UNDERRUN_d_2(2 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\hdl\Interrupts.vhd":390:6:390:7|Pruning unused register RX_FIFO_OVERFLOW_d_2(2 downto 0). Make sure that there are no unused intermediate registers.
@A: CL282 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\hdl\Interrupts.vhd":390:6:390:7|Feedback mux created for signal tx_FIFO_UNDERRUN_int_d[2:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\hdl\Interrupts.vhd":390:6:390:7|Feedback mux created for signal col_detect_int_d[2:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@W: CL190 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\hdl\Interrupts.vhd":263:6:263:7|Optimizing register bit tx_FIFO_UNDERRUN_int to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\hdl\Interrupts.vhd":284:6:284:7|Optimizing register bit tx_FIFO_OVERFLOW_int to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\hdl\Interrupts.vhd":326:6:326:7|Optimizing register bit rx_FIFO_OVERFLOW_int to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\hdl\Interrupts.vhd":390:6:390:7|Optimizing register bit rx_FIFO_OVERFLOW_int_d(0) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL169 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\hdl\Interrupts.vhd":263:6:263:7|Pruning unused register tx_FIFO_UNDERRUN_int. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\hdl\Interrupts.vhd":284:6:284:7|Pruning unused register tx_FIFO_OVERFLOW_int. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\hdl\Interrupts.vhd":326:6:326:7|Pruning unused register rx_FIFO_OVERFLOW_int. Make sure that there are no unused intermediate registers.
@W: CL260 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\hdl\Interrupts.vhd":390:6:390:7|Pruning register bit 0 of rx_FIFO_OVERFLOW_int_d(2 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
Post processing for work.up_if.behavioral
@W: CL117 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\hdl\uP_if.vhd":587:8:587:9|Latch generated from process for signal APB3_RDATA(7 downto 0); possible missing assignment in an if or case statement.
@N: CD630 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\hdl\TriDebounce.vhd":22:7:22:17|Synthesizing work.tridebounce.behavioral.
@N: CD630 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\hdl\Debounce.vhd":22:7:22:14|Synthesizing work.debounce.behavioral.
@W: CG296 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\hdl\Debounce.vhd":47:17:47:23|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\hdl\Debounce.vhd":52:11:52:21|Referenced variable debounce_in is not in sensitivity list.
Post processing for work.debounce.behavioral
Post processing for work.tridebounce.behavioral
Post processing for work.commsfpga_top.behavioral
@W: CL240 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\hdl\CommsFPGA_top.vhd":177:9:177:18|Signal iData_FAIL is floating; a simulation mismatch is possible.
@N: CD630 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\work\m2s010_som\CommsFPGA_CCC_0\m2s010_som_CommsFPGA_CCC_0_FCCC.vhd":8:7:8:37|Synthesizing work.m2s010_som_commsfpga_ccc_0_fccc.def_arch.
Post processing for work.m2s010_som_commsfpga_ccc_0_fccc.def_arch
Post processing for work.m2s010_som.rtl
@N: CL189 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\hdl\Interrupts.vhd":390:6:390:7|Register bit tx_FIFO_UNDERRUN_int_d(0) is always 0.
@W: CL260 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\hdl\Interrupts.vhd":390:6:390:7|Pruning register bit 0 of tx_FIFO_UNDERRUN_int_d(2 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL169 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\hdl\Interrupts.vhd":390:6:390:7|Pruning unused register rx_FIFO_OVERFLOW_int_d(2 downto 1). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\hdl\Interrupts.vhd":390:6:390:7|Pruning unused register tx_FIFO_UNDERRUN_int_d(2 downto 1). Make sure that there are no unused intermediate registers.
@W: CL246 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\hdl\Interrupts.vhd":57:4:57:13|Input port bits 5 to 4 of apb3_wdata(7 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL247 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\hdl\Interrupts.vhd":57:4:57:13|Input port bit 2 of apb3_wdata(7 downto 0) is unused 
@W: CL246 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\hdl\Interrupts.vhd":67:4:67:15|Input port bits 5 to 4 of int_mask_reg(7 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL247 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\hdl\Interrupts.vhd":67:4:67:15|Input port bit 2 of int_mask_reg(7 downto 0) is unused 
@N: CL159 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\hdl\Interrupts.vhd":53:4:53:9|Input clk16x is unused.
@N: CL159 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\hdl\Interrupts.vhd":61:4:61:19|Input TX_FIFO_UNDERRUN is unused.
@N: CL159 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\hdl\Interrupts.vhd":62:4:62:19|Input TX_FIFO_OVERFLOW is unused.
@N: CL159 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\hdl\Interrupts.vhd":64:4:64:19|Input RX_FIFO_OVERFLOW is unused.
@N: CL159 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd":81:6:81:11|Input re_top is unused.
@N: CL159 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\FIFO_2Kx8_FIFO_2Kx8_0_ram_wrapper.vhd":23:4:23:10|Input RESET_N is unused.
@N: CL159 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\FIFO_2Kx8_FIFO_2Kx8_0_ram_wrapper.vhd":24:4:24:8|Input CLOCK is unused.
@N: CL159 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd":109:6:109:10|Input MEMRD is unused.
@N: CL159 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd":81:6:81:11|Input re_top is unused.
@N: CL159 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\FIFO_8Kx9_FIFO_8Kx9_0_ram_wrapper.vhd":23:4:23:10|Input RESET_N is unused.
@N: CL159 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\FIFO_8Kx9_FIFO_8Kx9_0_ram_wrapper.vhd":24:4:24:8|Input CLOCK is unused.
@N: CL159 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd":109:6:109:10|Input MEMRD is unused.
@N: CL159 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\hdl\FIFOs.vhd":77:1:77:19|Input rx_packet_avail_int is unused.
@N: CL159 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\hdl\TX_Collision_Detector.vhd":45:4:45:16|Input RX_FIFO_wr_en is unused.
@N: CL159 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\hdl\TX_Collision_Detector.vhd":46:4:46:14|Input RX_FIFO_DIN is unused.
@N: CL159 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\hdl\TX_Collision_Detector.vhd":47:4:47:17|Input rx_crc_Byte_en is unused.
@N: CL159 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\hdl\TX_Collision_Detector.vhd":48:4:48:17|Input TX_FIFO_rd_clk is unused.
@N: CL159 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\hdl\TX_Collision_Detector.vhd":49:4:49:15|Input TX_FIFO_DOUT is unused.
@N: CL159 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\hdl\TX_Collision_Detector.vhd":51:4:51:14|Input byte_clk_en is unused.
@N: CL159 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\hdl\TX_Collision_Detector.vhd":52:4:52:19|Input tx_packet_complt is unused.
@N: CL201 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\hdl\TX_SM.vhd":149:6:149:7|Trying to extract state machine for register TX_STATE.
Extracted state machine for register TX_STATE
State machine has 9 reachable states with original encodings of:
   000000001
   000000010
   000000100
   000001000
   000010000
   000100000
   001000000
   010000000
   100000000
@N: CL159 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\hdl\IdleLineDetector.vhd":48:1:48:9|Input TX_Enable is unused.
@N: CL201 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\hdl\AFE_RX_SM.vhd":149:6:149:7|Trying to extract state machine for register AFE_RX_STATE.
Extracted state machine for register AFE_RX_STATE
State machine has 5 reachable states with original encodings of:
   000001
   000010
   000100
   001000
   100000
@N: CL159 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\hdl\AFE_RX_SM.vhd":44:4:44:16|Input RX_FIFO_Empty is unused.
@N: CL159 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\hdl\AFE_RX_SM.vhd":48:4:48:16|Input rx_packet_end is unused.
@N: CL135 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\hdl\ReadFIFO_Write_SM.vhd":262:4:262:5|Found sequential shift rx_fifo_din_d3 with address depth of 3 words and data bit width of 8.
@N: CL201 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\hdl\ReadFIFO_Write_SM.vhd":278:6:278:7|Trying to extract state machine for register ReadFIFO_WR_STATE.
Extracted state machine for register ReadFIFO_WR_STATE
State machine has 10 reachable states with original encodings of:
   00000000001
   00000000010
   00000000100
   00000001000
   00000100000
   00001000000
   00010000000
   00100000000
   01000000000
   10000000000
@W: CL247 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\hdl\CommsFPGA_top.vhd":94:6:94:11|Input port bit 0 of id_res(3 downto 0) is unused 
@N: CL159 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":75:0:75:4|Input IADDR is unused.
@N: CL159 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":76:0:76:6|Input PRESETN is unused.
@N: CL159 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":77:0:77:3|Input PCLK is unused.
@N: CL159 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":108:0:108:7|Input PRDATAS1 is unused.
@N: CL159 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":109:0:109:7|Input PRDATAS2 is unused.
@N: CL159 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":110:0:110:7|Input PRDATAS3 is unused.
@N: CL159 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":111:0:111:7|Input PRDATAS4 is unused.
@N: CL159 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":112:0:112:7|Input PRDATAS5 is unused.
@N: CL159 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":113:0:113:7|Input PRDATAS6 is unused.
@N: CL159 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":114:0:114:7|Input PRDATAS7 is unused.
@N: CL159 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":115:0:115:7|Input PRDATAS8 is unused.
@N: CL159 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":116:0:116:7|Input PRDATAS9 is unused.
@N: CL159 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":117:0:117:8|Input PRDATAS10 is unused.
@N: CL159 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":118:0:118:8|Input PRDATAS11 is unused.
@N: CL159 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":119:0:119:8|Input PRDATAS12 is unused.
@N: CL159 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":120:0:120:8|Input PRDATAS13 is unused.
@N: CL159 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":121:0:121:8|Input PRDATAS14 is unused.
@N: CL159 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":122:0:122:8|Input PRDATAS15 is unused.
@N: CL159 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":125:0:125:7|Input PREADYS1 is unused.
@N: CL159 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":126:0:126:7|Input PREADYS2 is unused.
@N: CL159 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":127:0:127:7|Input PREADYS3 is unused.
@N: CL159 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":128:0:128:7|Input PREADYS4 is unused.
@N: CL159 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":129:0:129:7|Input PREADYS5 is unused.
@N: CL159 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":130:0:130:7|Input PREADYS6 is unused.
@N: CL159 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":131:0:131:7|Input PREADYS7 is unused.
@N: CL159 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":132:0:132:7|Input PREADYS8 is unused.
@N: CL159 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":133:0:133:7|Input PREADYS9 is unused.
@N: CL159 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":134:0:134:8|Input PREADYS10 is unused.
@N: CL159 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":135:0:135:8|Input PREADYS11 is unused.
@N: CL159 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":136:0:136:8|Input PREADYS12 is unused.
@N: CL159 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":137:0:137:8|Input PREADYS13 is unused.
@N: CL159 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":138:0:138:8|Input PREADYS14 is unused.
@N: CL159 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":139:0:139:8|Input PREADYS15 is unused.
@N: CL159 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":142:0:142:8|Input PSLVERRS1 is unused.
@N: CL159 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":143:0:143:8|Input PSLVERRS2 is unused.
@N: CL159 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":144:0:144:8|Input PSLVERRS3 is unused.
@N: CL159 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":145:0:145:8|Input PSLVERRS4 is unused.
@N: CL159 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":146:0:146:8|Input PSLVERRS5 is unused.
@N: CL159 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":147:0:147:8|Input PSLVERRS6 is unused.
@N: CL159 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":148:0:148:8|Input PSLVERRS7 is unused.
@N: CL159 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":149:0:149:8|Input PSLVERRS8 is unused.
@N: CL159 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":150:0:150:8|Input PSLVERRS9 is unused.
@N: CL159 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":151:0:151:9|Input PSLVERRS10 is unused.
@N: CL159 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":152:0:152:9|Input PSLVERRS11 is unused.
@N: CL159 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":153:0:153:9|Input PSLVERRS12 is unused.
@N: CL159 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":154:0:154:9|Input PSLVERRS13 is unused.
@N: CL159 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":155:0:155:9|Input PSLVERRS14 is unused.
@N: CL159 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":156:0:156:9|Input PSLVERRS15 is unused.
@N: CL201 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\Actel\DirectCore\CoreConfigP\7.0.105\rtl\vhdl\core\coreconfigp.vhd":517:8:517:9|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 3 reachable states with original encodings of:
   00
   01
   10
@W: CL177 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":936:8:936:9|Sharing sequential element sdif0_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":936:8:936:9|Sharing sequential element fpll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":936:8:936:9|Sharing sequential element sdif1_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":936:8:936:9|Sharing sequential element sdif2_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.
@N: CL201 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":1376:8:1376:9|Trying to extract state machine for register sm2_state.
Extracted state machine for register sm2_state
State machine has 2 reachable states with original encodings of:
   000
   001
@N: CL201 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":1311:8:1311:9|Trying to extract state machine for register sdif3_state.
Extracted state machine for register sdif3_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@N: CL201 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":1252:8:1252:9|Trying to extract state machine for register sdif2_state.
Extracted state machine for register sdif2_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@N: CL201 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":1193:8:1193:9|Trying to extract state machine for register sdif1_state.
Extracted state machine for register sdif1_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@N: CL201 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":1134:8:1134:9|Trying to extract state machine for register sdif0_state.
Extracted state machine for register sdif0_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@N: CL201 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":1059:8:1059:9|Trying to extract state machine for register sm0_state.
Extracted state machine for register sm0_state
State machine has 7 reachable states with original encodings of:
   000
   001
   010
   011
   100
   101
   110
@N: CL159 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":96:4:96:12|Input CLK_LTSSM is unused.
@N: CL159 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":123:4:123:12|Input FPLL_LOCK is unused.
@N: CL159 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":126:4:126:18|Input SDIF0_SPLL_LOCK is unused.
@N: CL159 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":135:4:135:18|Input SDIF1_SPLL_LOCK is unused.
@N: CL159 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":139:4:139:18|Input SDIF2_SPLL_LOCK is unused.
@N: CL159 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":143:4:143:18|Input SDIF3_SPLL_LOCK is unused.
@N: CL159 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":157:4:157:13|Input SDIF0_PSEL is unused.
@N: CL159 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":158:4:158:15|Input SDIF0_PWRITE is unused.
@N: CL159 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":159:4:159:15|Input SDIF0_PRDATA is unused.
@N: CL159 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":160:4:160:13|Input SDIF1_PSEL is unused.
@N: CL159 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":161:4:161:15|Input SDIF1_PWRITE is unused.
@N: CL159 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":162:4:162:15|Input SDIF1_PRDATA is unused.
@N: CL159 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":163:4:163:13|Input SDIF2_PSEL is unused.
@N: CL159 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":164:4:164:15|Input SDIF2_PWRITE is unused.
@N: CL159 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":165:4:165:15|Input SDIF2_PRDATA is unused.
@N: CL159 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":166:4:166:13|Input SDIF3_PSEL is unused.
@N: CL159 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":167:4:167:15|Input SDIF3_PWRITE is unused.
@N: CL159 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":168:4:168:15|Input SDIF3_PRDATA is unused.
@N: CL159 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":174:4:174:21|Input SOFT_EXT_RESET_OUT is unused.
@N: CL159 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":175:4:175:17|Input SOFT_RESET_F2M is unused.
@N: CL159 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":176:4:176:16|Input SOFT_M3_RESET is unused.
@N: CL159 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":177:4:177:33|Input SOFT_MDDR_DDR_AXI_S_CORE_RESET is unused.
@N: CL159 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":178:4:178:23|Input SOFT_FDDR_CORE_RESET is unused.
@N: CL159 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":179:4:179:23|Input SOFT_SDIF0_PHY_RESET is unused.
@N: CL159 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":180:4:180:24|Input SOFT_SDIF0_CORE_RESET is unused.
@N: CL159 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":181:4:181:23|Input SOFT_SDIF1_PHY_RESET is unused.
@N: CL159 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":182:4:182:24|Input SOFT_SDIF1_CORE_RESET is unused.
@N: CL159 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":183:4:183:23|Input SOFT_SDIF2_PHY_RESET is unused.
@N: CL159 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":184:4:184:24|Input SOFT_SDIF2_CORE_RESET is unused.
@N: CL159 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":185:4:185:23|Input SOFT_SDIF3_PHY_RESET is unused.
@N: CL159 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":186:4:186:24|Input SOFT_SDIF3_CORE_RESET is unused.
@N: CL159 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":190:4:190:26|Input SOFT_SDIF0_0_CORE_RESET is unused.
@N: CL159 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":191:4:191:26|Input SOFT_SDIF0_1_CORE_RESET is unused.
@W: CL158 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\work\m2s010_som\m2s010_som.vhd":88:8:88:18|Inout GPIO_1_BIDI is unused

At c_vhdl Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 116MB peak: 118MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Aug 22 13:24:30 2017

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 117R, built Nov 17 2016
@N|Running in 64-bit mode
File C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\synthesis\rev_4\synwork\layer0.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 75MB peak: 75MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Aug 22 13:24:30 2017

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Aug 22 13:24:30 2017

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 117R, built Nov 17 2016
@N|Running in 64-bit mode
File C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\synthesis\rev_4\synwork\m2s010_som_comp.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 78MB peak: 79MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Aug 22 13:24:32 2017

###########################################################]
Pre-mapping Report

# Tue Aug 22 13:24:32 2017

Synopsys Generic Technology Pre-mapping, Version map201609actrcp1, Build 005R, Built Jan 25 2017 01:01:33
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09M-2

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

Reading constraint file: C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\synthesis\rev_Col_Debug\instr_sources\syn_dics.sdc
@L: C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\synthesis\rev_Col_Debug\m2s010_som_scck.rpt 
Printing clock  summary report in "C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\synthesis\rev_Col_Debug\m2s010_som_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF667 |Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 114MB peak: 119MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 114MB peak: 119MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 115MB peak: 119MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 115MB peak: 119MB)

@W: BN132 :"c:\users\gcallsen\documents\projects\fpga\v1_6-082217\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd":1059:8:1059:9|Removing sequential instance m2s010_som_sb_0.CORERESETP_0.release_ext_reset because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.SDIF_READY_int. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\gcallsen\documents\projects\fpga\v1_6-082217\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd":1059:8:1059:9|Removing sequential instance m2s010_som_sb_0.CORERESETP_0.MDDR_DDR_AXI_S_CORE_RESET_N_int because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.FDDR_CORE_RESET_N_int. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: MF625 |Insert Identify debug core
*** Launch instrumentor shell: "C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\bin\identify_instrumentor_shell.exe" -srs_gen_hw "C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\synthesis\rev_Col_Debug\instr_sources\syn_dics.v" -prj "C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\synthesis\m2s010_som_syn.prj" -idb "C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\synthesis\rev_Col_Debug\identify.db" -curimpl rev_Col_Debug -write_sdc -log C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\synthesis\rev_Col_Debug\identify.log -tsl QbkNHqfh -idc C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\synthesis\rev_Col_Debug\identify.idc
Reading constraint file: C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\synthesis\rev_Col_Debug\instr_sources\syn_dics.sdc

Making connections to hyper_source modules
@N: BN397 :"c:\users\gcallsen\documents\projects\fpga\v1_6-082217\synthesis\rev_col_debug\instr_sources\syn_dics.v":5861:28:5861:59|Connected syn_hyper_connect ident_coreinst.ident_hyperc_tx_preamble_IICE_98, tag CommsFPGA_top_0.tx_preamble
@N: BN397 :"c:\users\gcallsen\documents\projects\fpga\v1_6-082217\synthesis\rev_col_debug\instr_sources\syn_dics.v":5854:28:5854:61|Connected syn_hyper_connect ident_coreinst.ident_hyperc_tx_fifo_wr_en_IICE_97, tag CommsFPGA_top_0.tx_fifo_wr_en
@N: BN397 :"c:\users\gcallsen\documents\projects\fpga\v1_6-082217\synthesis\rev_col_debug\instr_sources\syn_dics.v":5847:28:5847:64|Connected syn_hyper_connect ident_coreinst.ident_hyperc_tx_fifo_underrun_IICE_96, tag CommsFPGA_top_0.tx_fifo_underrun
@N: BN397 :"c:\users\gcallsen\documents\projects\fpga\v1_6-082217\synthesis\rev_col_debug\instr_sources\syn_dics.v":5840:28:5840:61|Connected syn_hyper_connect ident_coreinst.ident_hyperc_tx_fifo_rd_en_IICE_95, tag CommsFPGA_top_0.tx_fifo_rd_en
@N: BN397 :"c:\users\gcallsen\documents\projects\fpga\v1_6-082217\synthesis\rev_col_debug\instr_sources\syn_dics.v":5833:28:5833:64|Connected syn_hyper_connect ident_coreinst.ident_hyperc_tx_fifo_overflow_IICE_94, tag CommsFPGA_top_0.tx_fifo_overflow
@N: BN397 :"c:\users\gcallsen\documents\projects\fpga\v1_6-082217\synthesis\rev_col_debug\instr_sources\syn_dics.v":5826:28:5826:60|Connected syn_hyper_connect ident_coreinst.ident_hyperc_tx_fifo_full_IICE_93, tag CommsFPGA_top_0.tx_fifo_full
@N: BN397 :"c:\users\gcallsen\documents\projects\fpga\v1_6-082217\synthesis\rev_col_debug\instr_sources\syn_dics.v":5819:28:5819:61|Connected syn_hyper_connect ident_coreinst.ident_hyperc_tx_fifo_empty_IICE_92, tag CommsFPGA_top_0.tx_fifo_empty
@N: BN397 :"c:\users\gcallsen\documents\projects\fpga\v1_6-082217\synthesis\rev_col_debug\instr_sources\syn_dics.v":5812:28:5812:60|Connected syn_hyper_connect ident_coreinst.ident_hyperc_tx_fifo_dout_IICE_84, tag CommsFPGA_top_0.tx_fifo_dout
@N: BN397 :"c:\users\gcallsen\documents\projects\fpga\v1_6-082217\synthesis\rev_col_debug\instr_sources\syn_dics.v":5805:28:5805:57|Connected syn_hyper_connect ident_coreinst.ident_hyperc_tx_enable_IICE_83, tag CommsFPGA_top_0.tx_enable
@N: BN397 :"c:\users\gcallsen\documents\projects\fpga\v1_6-082217\synthesis\rev_col_debug\instr_sources\syn_dics.v":5798:28:5798:67|Connected syn_hyper_connect ident_coreinst.ident_hyperc_tx_collision_detect_IICE_82, tag CommsFPGA_top_0.tx_collision_detect
@N: BN397 :"c:\users\gcallsen\documents\projects\fpga\v1_6-082217\synthesis\rev_col_debug\instr_sources\syn_dics.v":5791:28:5791:63|Connected syn_hyper_connect ident_coreinst.ident_hyperc_rx_packet_avail_IICE_81, tag CommsFPGA_top_0.rx_packet_avail
@N: BN397 :"c:\users\gcallsen\documents\projects\fpga\v1_6-082217\synthesis\rev_col_debug\instr_sources\syn_dics.v":5784:28:5784:61|Connected syn_hyper_connect ident_coreinst.ident_hyperc_rx_fifo_wr_en_IICE_80, tag CommsFPGA_top_0.rx_fifo_wr_en
@N: BN397 :"c:\users\gcallsen\documents\projects\fpga\v1_6-082217\synthesis\rev_col_debug\instr_sources\syn_dics.v":5777:28:5777:64|Connected syn_hyper_connect ident_coreinst.ident_hyperc_rx_fifo_underrun_IICE_79, tag CommsFPGA_top_0.rx_fifo_underrun
@N: BN397 :"c:\users\gcallsen\documents\projects\fpga\v1_6-082217\synthesis\rev_col_debug\instr_sources\syn_dics.v":5770:28:5770:73|Connected syn_hyper_connect ident_coreinst.ident_hyperc_rx_fifo_txcoldetdis_wr_en_IICE_77, tag CommsFPGA_top_0.rx_fifo_txcoldetdis_wr_en
@N: BN397 :"c:\users\gcallsen\documents\projects\fpga\v1_6-082217\synthesis\rev_col_debug\instr_sources\syn_dics.v":5763:28:5763:61|Connected syn_hyper_connect ident_coreinst.ident_hyperc_rx_fifo_rd_en_IICE_76, tag CommsFPGA_top_0.rx_fifo_rd_en
@N: BN397 :"c:\users\gcallsen\documents\projects\fpga\v1_6-082217\synthesis\rev_col_debug\instr_sources\syn_dics.v":5756:28:5756:64|Connected syn_hyper_connect ident_coreinst.ident_hyperc_rx_fifo_overflow_IICE_75, tag CommsFPGA_top_0.rx_fifo_overflow
@N: BN397 :"c:\users\gcallsen\documents\projects\fpga\v1_6-082217\synthesis\rev_col_debug\instr_sources\syn_dics.v":5749:28:5749:60|Connected syn_hyper_connect ident_coreinst.ident_hyperc_rx_fifo_full_IICE_73, tag CommsFPGA_top_0.rx_fifo_full
@N: BN397 :"c:\users\gcallsen\documents\projects\fpga\v1_6-082217\synthesis\rev_col_debug\instr_sources\syn_dics.v":5742:28:5742:61|Connected syn_hyper_connect ident_coreinst.ident_hyperc_rx_fifo_empty_IICE_71, tag CommsFPGA_top_0.rx_fifo_empty
@N: BN397 :"c:\users\gcallsen\documents\projects\fpga\v1_6-082217\synthesis\rev_col_debug\instr_sources\syn_dics.v":5735:28:5735:60|Connected syn_hyper_connect ident_coreinst.ident_hyperc_rx_fifo_dout_IICE_61, tag CommsFPGA_top_0.rx_fifo_dout
@N: BN397 :"c:\users\gcallsen\documents\projects\fpga\v1_6-082217\synthesis\rev_col_debug\instr_sources\syn_dics.v":5728:28:5728:64|Connected syn_hyper_connect ident_coreinst.ident_hyperc_rx_fifo_din_pipe_IICE_43, tag CommsFPGA_top_0.rx_fifo_din_pipe
@N: BN397 :"c:\users\gcallsen\documents\projects\fpga\v1_6-082217\synthesis\rev_col_debug\instr_sources\syn_dics.v":5721:28:5721:59|Connected syn_hyper_connect ident_coreinst.ident_hyperc_imanch_out_p_IICE_6, tag CommsFPGA_top_0.imanch_out_p
@N: BN397 :"c:\users\gcallsen\documents\projects\fpga\v1_6-082217\synthesis\rev_col_debug\instr_sources\syn_dics.v":5714:28:5714:65|Connected syn_hyper_connect ident_coreinst.ident_hyperc_readfifo_wr_state_IICE_30, tag CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.readfifo_wr_state
@N: BN397 :"c:\users\gcallsen\documents\projects\fpga\v1_6-082217\synthesis\rev_col_debug\instr_sources\syn_dics.v":5707:28:5707:59|Connected syn_hyper_connect ident_coreinst.ident_hyperc_afe_rx_state_IICE_0, tag CommsFPGA_top_0.MANCHESTER_DECODER_INST.AFE_RX_STATE_MACHINE.afe_rx_state
@N: BN397 :"c:\users\gcallsen\documents\projects\fpga\v1_6-082217\synthesis\rev_col_debug\instr_sources\syn_dics.v":5700:28:5700:64|Connected syn_hyper_connect ident_coreinst.ident_hyperc_rx_fifo_underrun_IICE_78, tag CommsFPGA_top_0.FIFOS_INST.rx_fifo_underrun
@N: BN397 :"c:\users\gcallsen\documents\projects\fpga\v1_6-082217\synthesis\rev_col_debug\instr_sources\syn_dics.v":5693:28:5693:64|Connected syn_hyper_connect ident_coreinst.ident_hyperc_rx_fifo_overflow_IICE_74, tag CommsFPGA_top_0.FIFOS_INST.rx_fifo_overflow
@N: BN397 :"c:\users\gcallsen\documents\projects\fpga\v1_6-082217\synthesis\rev_col_debug\instr_sources\syn_dics.v":5686:28:5686:60|Connected syn_hyper_connect ident_coreinst.ident_hyperc_rx_fifo_full_IICE_72, tag CommsFPGA_top_0.FIFOS_INST.rx_fifo_full
@N: BN397 :"c:\users\gcallsen\documents\projects\fpga\v1_6-082217\synthesis\rev_col_debug\instr_sources\syn_dics.v":5679:28:5679:61|Connected syn_hyper_connect ident_coreinst.ident_hyperc_rx_fifo_empty_IICE_70, tag CommsFPGA_top_0.FIFOS_INST.rx_fifo_empty
@N: BN397 :"c:\users\gcallsen\documents\projects\fpga\v1_6-082217\synthesis\rev_col_debug\instr_sources\syn_dics.v":5672:28:5672:60|Connected syn_hyper_connect ident_coreinst.ident_hyperc_rx_fifo_dout_IICE_52, tag CommsFPGA_top_0.FIFOS_INST.rx_fifo_dout
@N: BN397 :"c:\users\gcallsen\documents\projects\fpga\v1_6-082217\synthesis\rev_col_debug\instr_sources\syn_dics.v":5665:28:5665:66|Connected syn_hyper_connect ident_coreinst.ident_hyperc_readfifo_write_ptr_IICE_41, tag CommsFPGA_top_0.FIFOS_INST.readfifo_write_ptr
@N: BN397 :"c:\users\gcallsen\documents\projects\fpga\v1_6-082217\synthesis\rev_col_debug\instr_sources\syn_dics.v":5658:28:5658:65|Connected syn_hyper_connect ident_coreinst.ident_hyperc_readfifo_read_ptr_IICE_28, tag CommsFPGA_top_0.FIFOS_INST.readfifo_read_ptr
@N: BN397 :"c:\users\gcallsen\documents\projects\fpga\v1_6-082217\synthesis\rev_col_debug\instr_sources\syn_dics.v":5651:28:5651:62|Connected syn_hyper_connect ident_coreinst.ident_hyperc_itx_fifo_empty_IICE_27, tag CommsFPGA_top_0.FIFOS_INST.itx_fifo_empty
@N: BN397 :"c:\users\gcallsen\documents\projects\fpga\v1_6-082217\synthesis\rev_col_debug\instr_sources\syn_dics.v":5644:28:5644:65|Connected syn_hyper_connect ident_coreinst.ident_hyperc_irx_fifo_underrun_IICE_23, tag CommsFPGA_top_0.FIFOS_INST.irx_fifo_underrun
@N: BN397 :"c:\users\gcallsen\documents\projects\fpga\v1_6-082217\synthesis\rev_col_debug\instr_sources\syn_dics.v":5637:28:5637:62|Connected syn_hyper_connect ident_coreinst.ident_hyperc_irx_fifo_rd_en_IICE_19, tag CommsFPGA_top_0.FIFOS_INST.irx_fifo_rd_en
@N: BN397 :"c:\users\gcallsen\documents\projects\fpga\v1_6-082217\synthesis\rev_col_debug\instr_sources\syn_dics.v":5630:28:5630:65|Connected syn_hyper_connect ident_coreinst.ident_hyperc_irx_fifo_overflow_IICE_15, tag CommsFPGA_top_0.FIFOS_INST.irx_fifo_overflow
@N: BN397 :"c:\users\gcallsen\documents\projects\fpga\v1_6-082217\synthesis\rev_col_debug\instr_sources\syn_dics.v":5623:28:5623:61|Connected syn_hyper_connect ident_coreinst.ident_hyperc_irx_fifo_full_IICE_11, tag CommsFPGA_top_0.FIFOS_INST.irx_fifo_full
@N: BN397 :"c:\users\gcallsen\documents\projects\fpga\v1_6-082217\synthesis\rev_col_debug\instr_sources\syn_dics.v":5616:28:5616:61|Connected syn_hyper_connect ident_coreinst.ident_hyperc_irx_fifo_empty_IICE_7, tag CommsFPGA_top_0.FIFOS_INST.irx_fifo_empty
@N: BN397 :"c:\users\gcallsen\documents\projects\fpga\v1_6-082217\synthesis\rev_col_debug\instr_sources\syn_dics.v":5609:28:5609:43|Connected syn_hyper_connect ident_coreinst.ident_hyperc_clk, tag CommsFPGA_top_0.clk
@W: MO129 :"c:\users\gcallsen\documents\projects\fpga\v1_6-082217\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd":781:8:781:9|Sequential instance m2s010_som_sb_0.CORERESETP_0.sm1_areset_n_q1 is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\gcallsen\documents\projects\fpga\v1_6-082217\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd":703:8:703:9|Sequential instance m2s010_som_sb_0.CORERESETP_0.SDIF0_PERST_N_q1 is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\gcallsen\documents\projects\fpga\v1_6-082217\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd":719:8:719:9|Sequential instance m2s010_som_sb_0.CORERESETP_0.SDIF1_PERST_N_q1 is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\gcallsen\documents\projects\fpga\v1_6-082217\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd":735:8:735:9|Sequential instance m2s010_som_sb_0.CORERESETP_0.SDIF2_PERST_N_q1 is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\gcallsen\documents\projects\fpga\v1_6-082217\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd":751:8:751:9|Sequential instance m2s010_som_sb_0.CORERESETP_0.SDIF3_PERST_N_q1 is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\gcallsen\documents\projects\fpga\v1_6-082217\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd":781:8:781:9|Sequential instance m2s010_som_sb_0.CORERESETP_0.sm1_areset_n_clk_base is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\gcallsen\documents\projects\fpga\v1_6-082217\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd":703:8:703:9|Sequential instance m2s010_som_sb_0.CORERESETP_0.SDIF0_PERST_N_q2 is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\gcallsen\documents\projects\fpga\v1_6-082217\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd":719:8:719:9|Sequential instance m2s010_som_sb_0.CORERESETP_0.SDIF1_PERST_N_q2 is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\gcallsen\documents\projects\fpga\v1_6-082217\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd":735:8:735:9|Sequential instance m2s010_som_sb_0.CORERESETP_0.SDIF2_PERST_N_q2 is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\gcallsen\documents\projects\fpga\v1_6-082217\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd":751:8:751:9|Sequential instance m2s010_som_sb_0.CORERESETP_0.SDIF3_PERST_N_q2 is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\gcallsen\documents\projects\fpga\v1_6-082217\hdl\readfifo_write_sm.vhd":143:4:143:5|Sequential instance CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.hold_collision is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\gcallsen\documents\projects\fpga\v1_6-082217\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd":703:8:703:9|Sequential instance m2s010_som_sb_0.CORERESETP_0.SDIF0_PERST_N_q3 is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\gcallsen\documents\projects\fpga\v1_6-082217\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd":719:8:719:9|Sequential instance m2s010_som_sb_0.CORERESETP_0.SDIF1_PERST_N_q3 is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\gcallsen\documents\projects\fpga\v1_6-082217\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd":735:8:735:9|Sequential instance m2s010_som_sb_0.CORERESETP_0.SDIF2_PERST_N_q3 is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\gcallsen\documents\projects\fpga\v1_6-082217\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd":751:8:751:9|Sequential instance m2s010_som_sb_0.CORERESETP_0.SDIF3_PERST_N_q3 is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\gcallsen\documents\projects\fpga\v1_6-082217\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd":1331:8:1331:9|Sequential instance m2s010_som_sb_0.CORERESETP_0.RESET_N_F2M_int is reduced to a combinational gate by constant propagation.
@N: BN362 :"c:\users\gcallsen\documents\projects\fpga\v1_6-082217\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd":528:8:528:9|Removing sequential instance FDDR_PENABLE_0 (in view: work.CoreConfigP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\gcallsen\documents\projects\fpga\v1_6-082217\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd":528:8:528:9|Removing sequential instance SDIF0_PENABLE_0 (in view: work.CoreConfigP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\gcallsen\documents\projects\fpga\v1_6-082217\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd":528:8:528:9|Removing sequential instance SDIF1_PENABLE_0 (in view: work.CoreConfigP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\gcallsen\documents\projects\fpga\v1_6-082217\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd":528:8:528:9|Removing sequential instance SDIF2_PENABLE_0 (in view: work.CoreConfigP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\gcallsen\documents\projects\fpga\v1_6-082217\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd":528:8:528:9|Removing sequential instance SDIF3_PENABLE_0 (in view: work.CoreConfigP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\gcallsen\documents\projects\fpga\v1_6-082217\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd":1376:8:1376:9|Removing sequential instance EXT_RESET_OUT_int (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\gcallsen\documents\projects\fpga\v1_6-082217\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd":1059:8:1059:9|Removing sequential instance DDR_READY_int (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\gcallsen\documents\projects\fpga\v1_6-082217\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd":1059:8:1059:9|Removing sequential instance SDIF_RELEASED_int (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\gcallsen\documents\projects\fpga\v1_6-082217\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd":1059:8:1059:9|Removing sequential instance FDDR_CORE_RESET_N_int (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\gcallsen\documents\projects\fpga\v1_6-082217\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd":1134:8:1134:9|Removing sequential instance SDIF0_PHY_RESET_N_int (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\gcallsen\documents\projects\fpga\v1_6-082217\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd":1134:8:1134:9|Removing sequential instance SDIF0_CORE_RESET_N_0 (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\gcallsen\documents\projects\fpga\v1_6-082217\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd":1193:8:1193:9|Removing sequential instance SDIF1_PHY_RESET_N_int (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\gcallsen\documents\projects\fpga\v1_6-082217\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd":1193:8:1193:9|Removing sequential instance SDIF1_CORE_RESET_N_0 (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\gcallsen\documents\projects\fpga\v1_6-082217\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd":1252:8:1252:9|Removing sequential instance SDIF2_PHY_RESET_N_int (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\gcallsen\documents\projects\fpga\v1_6-082217\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd":1252:8:1252:9|Removing sequential instance SDIF2_CORE_RESET_N_0 (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\gcallsen\documents\projects\fpga\v1_6-082217\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd":1311:8:1311:9|Removing sequential instance SDIF3_PHY_RESET_N_int (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\gcallsen\documents\projects\fpga\v1_6-082217\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd":1311:8:1311:9|Removing sequential instance SDIF3_CORE_RESET_N_0 (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\gcallsen\documents\projects\fpga\v1_6-082217\synthesis\rev_col_debug\instr_sources\syn_dics.v":5175:6:5175:11|Removing sequential instance genblk4\.b9_ibScJX_E2 (in view: VhdlGenLib.b8_nR_ymqrG_12s_5s_0_0s_0s_1_2046_x(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\gcallsen\documents\projects\fpga\v1_6-082217\synthesis\rev_col_debug\instr_sources\syn_dics.v":4883:2:4883:7|Removing sequential instance b13_xYTFKCkrt_FH9 (in view: VhdlGenLib.b7_OCByLXC_Z1_x(verilog)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N: BN362 :"c:\users\gcallsen\documents\projects\fpga\v1_6-082217\synthesis\rev_col_debug\instr_sources\syn_dics.v":5199:2:5199:7|Removing sequential instance b11_ibScJX_E2_P (in view: VhdlGenLib.b8_nR_ymqrG_12s_5s_0_0s_0s_1_2046_x(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\gcallsen\documents\projects\fpga\v1_6-082217\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd":1376:8:1376:9|Removing sequential instance sm2_state[0:1] (in view: work.CoreResetP(rtl)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.
@N: BN362 :"c:\users\gcallsen\documents\projects\fpga\v1_6-082217\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd":1059:8:1059:9|Removing sequential instance SDIF_READY_int (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\gcallsen\documents\projects\fpga\v1_6-082217\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd":1134:8:1134:9|Removing sequential instance sdif0_state[0:3] (in view: work.CoreResetP(rtl)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.
@N: BN362 :"c:\users\gcallsen\documents\projects\fpga\v1_6-082217\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd":1193:8:1193:9|Removing sequential instance sdif1_state[0:3] (in view: work.CoreResetP(rtl)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.
@N: BN362 :"c:\users\gcallsen\documents\projects\fpga\v1_6-082217\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd":1252:8:1252:9|Removing sequential instance sdif2_state[0:3] (in view: work.CoreResetP(rtl)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.
@N: BN362 :"c:\users\gcallsen\documents\projects\fpga\v1_6-082217\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd":1311:8:1311:9|Removing sequential instance sdif3_state[0:3] (in view: work.CoreResetP(rtl)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.
@N: BN362 :"c:\users\gcallsen\documents\projects\fpga\v1_6-082217\component\work\fifo_8kx9\fifo_8kx9_0\rtl\vhdl\core\corefifo_async.vhd":844:6:844:7|Removing sequential instance afull_r (in view: corefifo_lib.FIFO_8Kx9_FIFO_8Kx9_0_corefifo_async_0(translated)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\gcallsen\documents\projects\fpga\v1_6-082217\component\work\fifo_8kx9\fifo_8kx9_0\rtl\vhdl\core\corefifo_async.vhd":844:6:844:7|Removing sequential instance afull_r (in view: corefifo_lib.FIFO_8Kx9_FIFO_8Kx9_0_corefifo_async_1(translated)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\gcallsen\documents\projects\fpga\v1_6-082217\component\work\fifo_8kx9\fifo_8kx9_0\rtl\vhdl\core\corefifo_async.vhd":844:6:844:7|Removing sequential instance afull_r (in view: corefifo_lib.FIFO_8Kx9_FIFO_8Kx9_0_corefifo_async_2(translated)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\gcallsen\documents\projects\fpga\v1_6-082217\component\work\fifo_8kx9\fifo_8kx9_0\rtl\vhdl\core\corefifo_async.vhd":844:6:844:7|Removing sequential instance afull_r (in view: corefifo_lib.FIFO_8Kx9_FIFO_8Kx9_0_corefifo_async_3(translated)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\gcallsen\documents\projects\fpga\v1_6-082217\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd":792:8:792:9|Removing sequential instance sm2_areset_n_clk_base (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\gcallsen\documents\projects\fpga\v1_6-082217\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd":803:8:803:9|Removing sequential instance sdif0_areset_n_clk_base (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\gcallsen\documents\projects\fpga\v1_6-082217\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd":814:8:814:9|Removing sequential instance sdif1_areset_n_clk_base (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\gcallsen\documents\projects\fpga\v1_6-082217\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd":825:8:825:9|Removing sequential instance sdif2_areset_n_clk_base (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\gcallsen\documents\projects\fpga\v1_6-082217\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd":836:8:836:9|Removing sequential instance sdif3_areset_n_clk_base (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\gcallsen\documents\projects\fpga\v1_6-082217\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd":792:8:792:9|Removing sequential instance sm2_areset_n_q1 (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\gcallsen\documents\projects\fpga\v1_6-082217\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd":803:8:803:9|Removing sequential instance sdif0_areset_n_q1 (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\gcallsen\documents\projects\fpga\v1_6-082217\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd":814:8:814:9|Removing sequential instance sdif1_areset_n_q1 (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\gcallsen\documents\projects\fpga\v1_6-082217\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd":825:8:825:9|Removing sequential instance sdif2_areset_n_q1 (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\gcallsen\documents\projects\fpga\v1_6-082217\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd":836:8:836:9|Removing sequential instance sdif3_areset_n_q1 (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: MT480 :"c:/users/gcallsen/documents/projects/fpga/v1_6-082217/synthesis/rev_col_debug/instr_sources/syn_dics.sdc":2:0:2:0|Assigning clock "ident_coreinst.comm_block_INST.dr2_tck" to command: define_clock n:ident_coreinst.comm_block_INST.dr2_tck -period 1000.0 -clockgroup identify_jtag_group1 
syn_allowed_resources : blockrams=69  set on top level netlist m2s010_som

Finished netlist restructuring (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:01s; Memory used current: 152MB peak: 153MB)



Clock Summary
*****************

Start                                                                 Requested     Requested     Clock        Clock                    Clock
Clock                                                                 Frequency     Period        Type         Group                    Load 
---------------------------------------------------------------------------------------------------------------------------------------------
CommsFPGA_top|BIT_CLK_inferred_clock                                  100.0 MHz     10.000        inferred     Inferred_clkgroup_2      253  
System                                                                100.0 MHz     10.000        system       system_clkgroup          8    
ident_coreinst.comm_block_INST.dr2_tck                                1.0 MHz       1000.000      declared     identify_jtag_group1     8    
jtag_interface_x|b9_nv_oQwfYF                                         100.0 MHz     10.000        inferred     Inferred_clkgroup_10     18   
jtag_interface_x|b10_8Kz_rKlrtX                                       100.0 MHz     10.000        inferred     Inferred_clkgroup_9      8    
jtag_interface_x|identify_clk_int_inferred_clock                      100.0 MHz     10.000        inferred     Inferred_clkgroup_8      828  
m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock                100.0 MHz     10.000        inferred     Inferred_clkgroup_0      998  
m2s010_som_CommsFPGA_CCC_0_FCCC|GL1_net_inferred_clock                100.0 MHz     10.000        inferred     Inferred_clkgroup_1      4    
m2s010_som_sb_CAM_SPI_1_CLK_IO|Y_inferred_clock[0]                    100.0 MHz     10.000        inferred     Inferred_clkgroup_11     1    
m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock                       100.0 MHz     10.000        inferred     Inferred_clkgroup_3      754  
m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock     100.0 MHz     10.000        inferred     Inferred_clkgroup_7      31   
m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock                     100.0 MHz     10.000        inferred     Inferred_clkgroup_4      109  
m2s010_som|MAC_MII_RX_CLK                                             100.0 MHz     10.000        inferred     Inferred_clkgroup_6      1    
m2s010_som|MAC_MII_TX_CLK                                             100.0 MHz     10.000        inferred     Inferred_clkgroup_5      1    
=============================================================================================================================================

@W: MT532 :"c:\users\gcallsen\documents\projects\fpga\v1_6-082217\hdl\up_if.vhd":587:8:587:9|Found signal identified as System clock which controls 8 sequential elements including CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA[7:0].  Using this clock, which has no specified timing constraint, can adversely impact design performance. 
@W: MT530 :"c:\users\gcallsen\documents\projects\fpga\v1_6-082217\hdl\up_if.vhd":698:6:698:7|Found inferred clock m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock which controls 998 sequential elements including CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.RX_packet_depth[7:0]. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"c:\users\gcallsen\documents\projects\fpga\v1_6-082217\hdl\manchesencoder.vhd":157:4:157:5|Found inferred clock m2s010_som_CommsFPGA_CCC_0_FCCC|GL1_net_inferred_clock which controls 4 sequential elements including CommsFPGA_top_0.MANCHESTER_ENCODER_INST.MANCHESTER_OUT. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"c:\users\gcallsen\documents\projects\fpga\v1_6-082217\hdl\debounce.vhd":49:4:49:5|Found inferred clock CommsFPGA_top|BIT_CLK_inferred_clock which controls 253 sequential elements including CommsFPGA_top_0.TRIPLE_DEBOUNCE_INST.DEBOUNCE_0_INST.debounce_cntr_0[1:0]. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"c:\users\gcallsen\documents\projects\fpga\v1_6-082217\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd":1059:8:1059:9|Found inferred clock m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock which controls 754 sequential elements including m2s010_som_sb_0.CORERESETP_0.sm0_state[0:6]. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"c:\users\gcallsen\documents\projects\fpga\v1_6-082217\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd":517:8:517:9|Found inferred clock m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock which controls 109 sequential elements including m2s010_som_sb_0.CORECONFIGP_0.FIC_2_APB_M_PREADY_0. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"c:\users\gcallsen\documents\projects\fpga\v1_6-082217\component\work\m2s010_som_sb_mss\m2s010_som_sb_mss.vhd":2268:0:2268:13|Found inferred clock m2s010_som|MAC_MII_TX_CLK which controls 1 sequential elements including m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"c:\users\gcallsen\documents\projects\fpga\v1_6-082217\component\work\m2s010_som_sb_mss\m2s010_som_sb_mss.vhd":2268:0:2268:13|Found inferred clock m2s010_som|MAC_MII_RX_CLK which controls 1 sequential elements including m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"c:\users\gcallsen\documents\projects\fpga\v1_6-082217\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd":1519:8:1519:9|Found inferred clock m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock which controls 31 sequential elements including m2s010_som_sb_0.CORERESETP_0.count_ddr[13:0]. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"c:\users\gcallsen\documents\projects\fpga\v1_6-082217\synthesis\rev_col_debug\instr_sources\syn_dics.v":4738:3:4738:8|Found inferred clock jtag_interface_x|identify_clk_int_inferred_clock which controls 828 sequential elements including ident_coreinst.IICE_INST.b5_nUTGT.iclksync.dout[4:0]. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"c:\users\gcallsen\documents\projects\fpga\v1_6-082217\synthesis\rev_col_debug\instr_sources\syn_dics.v":344:6:344:11|Found inferred clock jtag_interface_x|b10_8Kz_rKlrtX which controls 8 sequential elements including ident_coreinst.comm_block_INST.b7_Rcmi_ql.genblk1\.b10_dZst39_EF3[7:0]. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"c:\users\gcallsen\documents\projects\fpga\v1_6-082217\synthesis\rev_col_debug\instr_sources\syn_dics.v":5146:6:5146:11|Found inferred clock jtag_interface_x|b9_nv_oQwfYF which controls 18 sequential elements including ident_coreinst.IICE_INST.b5_nUTGT.b11_nUTGT_khWqH.genblk3\.b8_vABZ3qsY. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"c:\users\gcallsen\documents\projects\fpga\v1_6-082217\component\work\m2s010_som_sb_mss\m2s010_som_sb_mss.vhd":2268:0:2268:13|Found inferred clock m2s010_som_sb_CAM_SPI_1_CLK_IO|Y_inferred_clock[0] which controls 1 sequential elements including m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST. This clock has no specified timing constraint which may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: MT480 :"c:/users/gcallsen/documents/projects/fpga/v1_6-082217/synthesis/rev_col_debug/instr_sources/syn_dics.sdc":2:0:2:0|Assigning clock "ident_coreinst.comm_block_INST.dr2_tck" to command: define_clock n:ident_coreinst.comm_block_INST.dr2_tck -period 1000.0 -clockgroup identify_jtag_group1 
@N: BN225 |Writing default property annotation file C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\synthesis\rev_Col_Debug\m2s010_som.sap.

Starting constraint checker (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:01s; Memory used current: 150MB peak: 153MB)

Encoding state machine state[0:2] (in view: work.CoreConfigP(rtl))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine sm0_state[0:6] (in view: work.CoreResetP(rtl))
original code -> new code
   000 -> 0000001
   001 -> 0000010
   010 -> 0000100
   011 -> 0001000
   100 -> 0010000
   101 -> 0100000
   110 -> 1000000
Encoding state machine TX_STATE[0:8] (in view: work.TX_SM(behavioral))
original code -> new code
   000000001 -> 000000001
   000000010 -> 000000010
   000000100 -> 000000100
   000001000 -> 000001000
   000010000 -> 000010000
   000100000 -> 000100000
   001000000 -> 001000000
   010000000 -> 010000000
   100000000 -> 100000000
Encoding state machine ReadFIFO_WR_STATE[0:9] (in view: work.ReadFIFO_Write_SM(behavioral))
original code -> new code
   00000000001 -> 0000000001
   00000000010 -> 0000000010
   00000000100 -> 0000000100
   00000001000 -> 0000001000
   00000100000 -> 0000010000
   00001000000 -> 0000100000
   00010000000 -> 0001000000
   00100000000 -> 0010000000
   01000000000 -> 0100000000
   10000000000 -> 1000000000
Encoding state machine AFE_RX_STATE[0:4] (in view: work.AFE_RX_SM(behavioral))
original code -> new code
   000001 -> 00001
   000010 -> 00010
   000100 -> 00100
   001000 -> 01000
   100000 -> 10000
Encoding state machine b13_nAzGfFM_sLsv3[5:0] (in view: VhdlGenLib.b7_OCByLXC_Z1_x(verilog))
original code -> new code
   0000 -> 000001
   0001 -> 000010
   0010 -> 000100
   0011 -> 001000
   0100 -> 010000
   1101 -> 100000
@N: BN362 :"c:\users\gcallsen\documents\projects\fpga\v1_6-082217\hdl\manchesencoder.vhd":113:4:113:5|Removing sequential instance byte_clk_en_d[1] (in view: work.ManchesEncoder(behavioral)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\gcallsen\documents\projects\fpga\v1_6-082217\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd":341:8:341:9|Removing sequential instance paddr[11] (in view: work.CoreConfigP(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\gcallsen\documents\projects\fpga\v1_6-082217\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd":341:8:341:9|Removing sequential instance pwdata[16] (in view: work.CoreConfigP(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\gcallsen\documents\projects\fpga\v1_6-082217\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd":341:8:341:9|Removing sequential instance pwdata[17] (in view: work.CoreConfigP(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\gcallsen\documents\projects\fpga\v1_6-082217\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd":341:8:341:9|Removing sequential instance pwdata[18] (in view: work.CoreConfigP(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\gcallsen\documents\projects\fpga\v1_6-082217\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd":341:8:341:9|Removing sequential instance pwdata[19] (in view: work.CoreConfigP(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\gcallsen\documents\projects\fpga\v1_6-082217\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd":341:8:341:9|Removing sequential instance pwdata[20] (in view: work.CoreConfigP(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\gcallsen\documents\projects\fpga\v1_6-082217\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd":341:8:341:9|Removing sequential instance pwdata[21] (in view: work.CoreConfigP(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\gcallsen\documents\projects\fpga\v1_6-082217\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd":341:8:341:9|Removing sequential instance pwdata[22] (in view: work.CoreConfigP(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\gcallsen\documents\projects\fpga\v1_6-082217\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd":341:8:341:9|Removing sequential instance pwdata[23] (in view: work.CoreConfigP(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\gcallsen\documents\projects\fpga\v1_6-082217\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd":341:8:341:9|Removing sequential instance pwdata[24] (in view: work.CoreConfigP(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\gcallsen\documents\projects\fpga\v1_6-082217\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd":341:8:341:9|Removing sequential instance pwdata[25] (in view: work.CoreConfigP(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\gcallsen\documents\projects\fpga\v1_6-082217\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd":341:8:341:9|Removing sequential instance pwdata[26] (in view: work.CoreConfigP(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\gcallsen\documents\projects\fpga\v1_6-082217\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd":341:8:341:9|Removing sequential instance pwdata[27] (in view: work.CoreConfigP(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\gcallsen\documents\projects\fpga\v1_6-082217\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd":341:8:341:9|Removing sequential instance pwdata[28] (in view: work.CoreConfigP(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\gcallsen\documents\projects\fpga\v1_6-082217\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd":341:8:341:9|Removing sequential instance pwdata[29] (in view: work.CoreConfigP(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\gcallsen\documents\projects\fpga\v1_6-082217\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd":341:8:341:9|Removing sequential instance pwdata[30] (in view: work.CoreConfigP(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\gcallsen\documents\projects\fpga\v1_6-082217\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd":341:8:341:9|Removing sequential instance pwdata[31] (in view: work.CoreConfigP(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:01s; Memory used current: 153MB peak: 156MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:01s; Memory used current: 67MB peak: 156MB)

Process took 0h:00m:04s realtime, 0h:00m:01s cputime
# Tue Aug 22 13:24:36 2017

###########################################################]
Map & Optimize Report

# Tue Aug 22 13:24:36 2017

Synopsys Generic Technology Mapper, Version map201609actrcp1, Build 005R, Built Jan 25 2017 01:01:33
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09M-2

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF667 |Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 104MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 145MB peak: 147MB)

@W: BN132 :"c:\users\gcallsen\documents\projects\fpga\v1_6-082217\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd":894:8:894:9|Removing sequential instance m2s010_som_sb_0.CORERESETP_0.sdif3_areset_n_rcosc_q1 because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.sdif2_areset_n_rcosc_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\gcallsen\documents\projects\fpga\v1_6-082217\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd":883:8:883:9|Removing sequential instance m2s010_som_sb_0.CORERESETP_0.sdif2_areset_n_rcosc_q1 because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.sdif1_areset_n_rcosc_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\gcallsen\documents\projects\fpga\v1_6-082217\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd":872:8:872:9|Removing sequential instance m2s010_som_sb_0.CORERESETP_0.sdif1_areset_n_rcosc_q1 because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.sdif0_areset_n_rcosc_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\gcallsen\documents\projects\fpga\v1_6-082217\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd":850:8:850:9|Removing sequential instance m2s010_som_sb_0.CORERESETP_0.sm0_areset_n_rcosc_q1 because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.sdif0_areset_n_rcosc_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\gcallsen\documents\projects\fpga\v1_6-082217\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd":883:8:883:9|Removing sequential instance m2s010_som_sb_0.CORERESETP_0.sdif2_areset_n_rcosc because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.sm0_areset_n_rcosc. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\gcallsen\documents\projects\fpga\v1_6-082217\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd":894:8:894:9|Removing sequential instance m2s010_som_sb_0.CORERESETP_0.sdif3_areset_n_rcosc because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.sm0_areset_n_rcosc. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\gcallsen\documents\projects\fpga\v1_6-082217\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd":872:8:872:9|Removing sequential instance m2s010_som_sb_0.CORERESETP_0.sdif1_areset_n_rcosc because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.sm0_areset_n_rcosc. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\gcallsen\documents\projects\fpga\v1_6-082217\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd":861:8:861:9|Removing sequential instance m2s010_som_sb_0.CORERESETP_0.sdif0_areset_n_rcosc because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.sm0_areset_n_rcosc. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\gcallsen\documents\projects\fpga\v1_6-082217\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd":1495:8:1495:9|Removing sequential instance m2s010_som_sb_0.CORERESETP_0.release_sdif3_core because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.release_sdif2_core. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\gcallsen\documents\projects\fpga\v1_6-082217\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd":1471:8:1471:9|Removing sequential instance m2s010_som_sb_0.CORERESETP_0.release_sdif2_core because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.release_sdif1_core. To keep the instance, apply constraint syn_preserve=1 on the instance.
Dissolving instances under view:VhdlGenLib.b11_OFWNT9s_8tZ_Z3_x(verilog) (flattening)

@N: BN362 :"c:\users\gcallsen\documents\projects\fpga\v1_6-082217\component\work\fifo_8kx9\fifo_8kx9_0\rtl\vhdl\core\corefifo_async.vhd":775:6:775:7|Removing sequential instance aempty_r (in view: corefifo_lib.FIFO_8Kx9_FIFO_8Kx9_0_corefifo_async(translated)) of type view:PrimLib.dffse(prim) because it does not drive other instances.

Available hyper_sources - for debug and ip models
HyperSrc tag CommsFPGA_top_0.clk
HyperSrc tag CommsFPGA_top_0.rx_fifo_din_pipe
HyperSrc tag CommsFPGA_top_0.rx_fifo_dout
HyperSrc tag CommsFPGA_top_0.FIFOS_INST.rx_fifo_dout
HyperSrc tag CommsFPGA_top_0.rx_fifo_empty
HyperSrc tag CommsFPGA_top_0.FIFOS_INST.rx_fifo_empty
HyperSrc tag CommsFPGA_top_0.rx_fifo_full
HyperSrc tag CommsFPGA_top_0.FIFOS_INST.rx_fifo_full
HyperSrc tag CommsFPGA_top_0.rx_fifo_overflow
HyperSrc tag CommsFPGA_top_0.FIFOS_INST.rx_fifo_overflow
HyperSrc tag CommsFPGA_top_0.rx_fifo_txcoldetdis_wr_en
HyperSrc tag CommsFPGA_top_0.rx_fifo_underrun
HyperSrc tag CommsFPGA_top_0.FIFOS_INST.rx_fifo_underrun
HyperSrc tag CommsFPGA_top_0.rx_fifo_rd_en
HyperSrc tag CommsFPGA_top_0.rx_fifo_wr_en
HyperSrc tag CommsFPGA_top_0.tx_enable
HyperSrc tag CommsFPGA_top_0.tx_fifo_dout
HyperSrc tag CommsFPGA_top_0.tx_fifo_empty
HyperSrc tag CommsFPGA_top_0.tx_fifo_full
HyperSrc tag CommsFPGA_top_0.tx_fifo_overflow
HyperSrc tag CommsFPGA_top_0.tx_fifo_underrun
HyperSrc tag CommsFPGA_top_0.tx_fifo_rd_en
HyperSrc tag CommsFPGA_top_0.tx_fifo_wr_en
HyperSrc tag CommsFPGA_top_0.tx_preamble
HyperSrc tag CommsFPGA_top_0.tx_collision_detect
HyperSrc tag CommsFPGA_top_0.imanch_out_p
HyperSrc tag CommsFPGA_top_0.rx_packet_avail
HyperSrc tag CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.readfifo_wr_state
HyperSrc tag CommsFPGA_top_0.MANCHESTER_DECODER_INST.AFE_RX_STATE_MACHINE.afe_rx_state
HyperSrc tag CommsFPGA_top_0.FIFOS_INST.readfifo_read_ptr
HyperSrc tag CommsFPGA_top_0.FIFOS_INST.readfifo_write_ptr
HyperSrc tag CommsFPGA_top_0.FIFOS_INST.irx_fifo_empty
HyperSrc tag CommsFPGA_top_0.FIFOS_INST.irx_fifo_full
HyperSrc tag CommsFPGA_top_0.FIFOS_INST.irx_fifo_overflow
HyperSrc tag CommsFPGA_top_0.FIFOS_INST.irx_fifo_underrun
HyperSrc tag CommsFPGA_top_0.FIFOS_INST.irx_fifo_rd_en
HyperSrc tag CommsFPGA_top_0.FIFOS_INST.itx_fifo_empty
HyperSrc tag ident_coreinst.IICE_INST.b3_SoW.identify_sampler_ready
HyperSrc tag ident_coreinst.IICE_INST.Identify_IICE_trigger_ext
HyperSrc tag ident_coreinst.comm_block_INST.jtagi.ujtag_wrapper_uireg
HyperSrc tag ident_coreinst.comm_block_INST.jtagi.ujtag_wrapper_urstb
HyperSrc tag ident_coreinst.comm_block_INST.jtagi.ujtag_wrapper_udrupd
HyperSrc tag ident_coreinst.comm_block_INST.jtagi.ujtag_wrapper_udrck
HyperSrc tag ident_coreinst.comm_block_INST.jtagi.ujtag_wrapper_udrcap
HyperSrc tag ident_coreinst.comm_block_INST.jtagi.ujtag_wrapper_udrsh
HyperSrc tag ident_coreinst.comm_block_INST.jtagi.ujtag_wrapper_utdi

Making connections to hyper_source modules
@W: BN401 :"c:\users\gcallsen\documents\projects\fpga\v1_6-082217\synthesis\rev_col_debug\instr_sources\syn_dics.v":212:20:212:44|Missing syn_hyper_source with tag ujtag_wrapper_utdo. Connecting to default value '0'
Deleting unused hyper source hypers_sampler_ready (in view: VhdlGenLib.b11_OFWNT9s_8tZ_Z3_x(verilog))
Deleting unused hyper source trigger_hs (in view: VhdlGenLib.IICE_x(verilog))
Deleting unused hyper source jtagi.hypers_ujtag_wrapper_uireg (in view: VhdlGenLib.comm_block_x(verilog))
Deleting unused hyper source jtagi.hypers_ujtag_wrapper_urstb (in view: VhdlGenLib.comm_block_x(verilog))
Deleting unused hyper source jtagi.hypers_ujtag_wrapper_udrupd (in view: VhdlGenLib.comm_block_x(verilog))
Deleting unused hyper source jtagi.hypers_ujtag_wrapper_udrck (in view: VhdlGenLib.comm_block_x(verilog))
Deleting unused hyper source jtagi.hypers_ujtag_wrapper_udrcap (in view: VhdlGenLib.comm_block_x(verilog))
Deleting unused hyper source jtagi.hypers_ujtag_wrapper_udrsh (in view: VhdlGenLib.comm_block_x(verilog))
Deleting unused hyper source jtagi.hypers_ujtag_wrapper_utdi (in view: VhdlGenLib.comm_block_x(verilog))
@N: BN362 :"c:\users\gcallsen\documents\projects\fpga\v1_6-082217\synthesis\rev_col_debug\instr_sources\syn_dics.v":5514:2:5514:7|Removing sequential instance b13_PSyil9s_99H_L (in view: VhdlGenLib.IICE_x(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: MT480 :"c:/users/gcallsen/documents/projects/fpga/v1_6-082217/synthesis/rev_col_debug/instr_sources/syn_dics.sdc":2:0:2:0|Assigning clock "ident_coreinst.comm_block_INST.dr2_tck" to command: define_clock n:ident_coreinst.comm_block_INST.dr2_tck -period 1000.0 -clockgroup identify_jtag_group1 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 151MB peak: 155MB)

Encoding state machine state[0:2] (in view: work.CoreConfigP(rtl))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
@N: BN362 :"c:\users\gcallsen\documents\projects\fpga\v1_6-082217\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd":341:8:341:9|Removing sequential instance pwdata[16] (in view: work.CoreConfigP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\gcallsen\documents\projects\fpga\v1_6-082217\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd":341:8:341:9|Removing sequential instance pwdata[17] (in view: work.CoreConfigP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\gcallsen\documents\projects\fpga\v1_6-082217\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd":341:8:341:9|Removing sequential instance pwdata[18] (in view: work.CoreConfigP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\gcallsen\documents\projects\fpga\v1_6-082217\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd":341:8:341:9|Removing sequential instance pwdata[19] (in view: work.CoreConfigP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\gcallsen\documents\projects\fpga\v1_6-082217\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd":341:8:341:9|Removing sequential instance pwdata[20] (in view: work.CoreConfigP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\gcallsen\documents\projects\fpga\v1_6-082217\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd":341:8:341:9|Removing sequential instance pwdata[21] (in view: work.CoreConfigP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\gcallsen\documents\projects\fpga\v1_6-082217\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd":341:8:341:9|Removing sequential instance pwdata[22] (in view: work.CoreConfigP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\gcallsen\documents\projects\fpga\v1_6-082217\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd":341:8:341:9|Removing sequential instance pwdata[23] (in view: work.CoreConfigP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\gcallsen\documents\projects\fpga\v1_6-082217\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd":341:8:341:9|Removing sequential instance pwdata[24] (in view: work.CoreConfigP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\gcallsen\documents\projects\fpga\v1_6-082217\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd":341:8:341:9|Removing sequential instance pwdata[25] (in view: work.CoreConfigP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\gcallsen\documents\projects\fpga\v1_6-082217\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd":341:8:341:9|Removing sequential instance pwdata[26] (in view: work.CoreConfigP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\gcallsen\documents\projects\fpga\v1_6-082217\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd":341:8:341:9|Removing sequential instance pwdata[27] (in view: work.CoreConfigP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\gcallsen\documents\projects\fpga\v1_6-082217\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd":341:8:341:9|Removing sequential instance pwdata[28] (in view: work.CoreConfigP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\gcallsen\documents\projects\fpga\v1_6-082217\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd":341:8:341:9|Removing sequential instance pwdata[29] (in view: work.CoreConfigP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\gcallsen\documents\projects\fpga\v1_6-082217\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd":341:8:341:9|Removing sequential instance pwdata[30] (in view: work.CoreConfigP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\gcallsen\documents\projects\fpga\v1_6-082217\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd":341:8:341:9|Removing sequential instance pwdata[31] (in view: work.CoreConfigP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\gcallsen\documents\projects\fpga\v1_6-082217\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd":341:8:341:9|Removing sequential instance paddr[11] (in view: work.CoreConfigP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@W: MO160 :"c:\users\gcallsen\documents\projects\fpga\v1_6-082217\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd":341:8:341:9|Register bit paddr[16] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\gcallsen\documents\projects\fpga\v1_6-082217\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd":622:8:622:9|Register bit FIC_2_APB_M_PRDATA_0[31] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\gcallsen\documents\projects\fpga\v1_6-082217\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd":622:8:622:9|Register bit FIC_2_APB_M_PRDATA_0[30] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\gcallsen\documents\projects\fpga\v1_6-082217\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd":622:8:622:9|Register bit FIC_2_APB_M_PRDATA_0[29] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\gcallsen\documents\projects\fpga\v1_6-082217\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd":622:8:622:9|Register bit FIC_2_APB_M_PRDATA_0[28] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\gcallsen\documents\projects\fpga\v1_6-082217\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd":622:8:622:9|Register bit FIC_2_APB_M_PRDATA_0[27] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\gcallsen\documents\projects\fpga\v1_6-082217\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd":622:8:622:9|Register bit FIC_2_APB_M_PRDATA_0[26] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\gcallsen\documents\projects\fpga\v1_6-082217\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd":622:8:622:9|Register bit FIC_2_APB_M_PRDATA_0[25] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\gcallsen\documents\projects\fpga\v1_6-082217\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd":622:8:622:9|Register bit FIC_2_APB_M_PRDATA_0[24] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\gcallsen\documents\projects\fpga\v1_6-082217\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd":622:8:622:9|Register bit FIC_2_APB_M_PRDATA_0[23] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\gcallsen\documents\projects\fpga\v1_6-082217\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd":622:8:622:9|Register bit FIC_2_APB_M_PRDATA_0[22] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\gcallsen\documents\projects\fpga\v1_6-082217\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd":622:8:622:9|Register bit FIC_2_APB_M_PRDATA_0[21] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\gcallsen\documents\projects\fpga\v1_6-082217\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd":622:8:622:9|Register bit FIC_2_APB_M_PRDATA_0[20] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\gcallsen\documents\projects\fpga\v1_6-082217\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd":622:8:622:9|Register bit FIC_2_APB_M_PRDATA_0[19] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
Encoding state machine sm0_state[0:6] (in view: work.CoreResetP(rtl))
original code -> new code
   000 -> 0000001
   001 -> 0000010
   010 -> 0000100
   011 -> 0001000
   100 -> 0010000
   101 -> 0100000
   110 -> 1000000
@N: MO231 :"c:\users\gcallsen\documents\projects\fpga\v1_6-082217\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd":1519:8:1519:9|Found counter in view:work.CoreResetP(rtl) instance count_ddr[13:0] 
@N: MO230 :"c:\users\gcallsen\documents\projects\fpga\v1_6-082217\hdl\up_if.vhd":698:6:698:7|Found up-down counter in view:work.uP_if(behavioral) instance RX_packet_depth[7:0]  
@W: MO129 :"c:\users\gcallsen\documents\projects\fpga\v1_6-082217\hdl\interrupts.vhd":390:6:390:7|Sequential instance CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.INTERRUPT_INST.col_detect_d[0] is reduced to a combinational gate by constant propagation.
@W: MO160 :"c:\users\gcallsen\documents\projects\fpga\v1_6-082217\hdl\interrupts.vhd":368:6:368:7|Register bit INTERRUPT_INST.col_detect_int (in view view:work.uP_if(behavioral)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\gcallsen\documents\projects\fpga\v1_6-082217\hdl\interrupts.vhd":390:6:390:7|Register bit INTERRUPT_INST.col_detect_int_d[0] (in view view:work.uP_if(behavioral)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\gcallsen\documents\projects\fpga\v1_6-082217\hdl\interrupts.vhd":390:6:390:7|Register bit INTERRUPT_INST.col_detect_int_d[1] (in view view:work.uP_if(behavioral)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\gcallsen\documents\projects\fpga\v1_6-082217\hdl\interrupts.vhd":390:6:390:7|Register bit INTERRUPT_INST.col_detect_int_d[2] (in view view:work.uP_if(behavioral)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@N: BN362 :"c:\users\gcallsen\documents\projects\fpga\v1_6-082217\hdl\manchesencoder.vhd":113:4:113:5|Removing sequential instance byte_clk_en_d[1] (in view: work.ManchesEncoder(behavioral)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
Encoding state machine TX_STATE[0:8] (in view: work.TX_SM(behavioral))
original code -> new code
   000000001 -> 000000001
   000000010 -> 000000010
   000000100 -> 000000100
   000001000 -> 000001000
   000010000 -> 000010000
   000100000 -> 000100000
   001000000 -> 001000000
   010000000 -> 010000000
   100000000 -> 100000000
@N: MO231 :"c:\users\gcallsen\documents\projects\fpga\v1_6-082217\hdl\tx_sm.vhd":149:6:149:7|Found counter in view:work.TX_SM(behavioral) instance PostAmble_cntr[11:0] 
@N: MO231 :"c:\users\gcallsen\documents\projects\fpga\v1_6-082217\hdl\tx_sm.vhd":149:6:149:7|Found counter in view:work.TX_SM(behavioral) instance txen_early_cntr[11:0] 
@N: MO231 :"c:\users\gcallsen\documents\projects\fpga\v1_6-082217\hdl\tx_sm.vhd":149:6:149:7|Found counter in view:work.TX_SM(behavioral) instance tx_byte_cntr[11:0] 
@N: MO231 :"c:\users\gcallsen\documents\projects\fpga\v1_6-082217\hdl\tx_sm.vhd":149:6:149:7|Found counter in view:work.TX_SM(behavioral) instance PreAmble_cntr[6:0] 
@N: MF179 :|Found 12 by 12 bit equality operator ('==') TX_SM\.un25_tx_byte_cntr (in view: work.TX_SM(behavioral))
@N: MO231 :"c:\users\gcallsen\documents\projects\fpga\v1_6-082217\hdl\idlelinedetector.vhd":71:4:71:5|Found counter in view:work.IdleLineDetector_0(behavioral) instance idle_line_cntr[15:0] 
@N: MO231 :"c:\users\gcallsen\documents\projects\fpga\v1_6-082217\hdl\idlelinedetector.vhd":71:4:71:5|Found counter in view:work.IdleLineDetector_1(behavioral) instance idle_line_cntr[15:0] 
Encoding state machine ReadFIFO_WR_STATE[0:9] (in view: work.ReadFIFO_Write_SM(behavioral))
original code -> new code
   00000000001 -> 0000000001
   00000000010 -> 0000000010
   00000000100 -> 0000000100
   00000001000 -> 0000001000
   00000100000 -> 0000010000
   00001000000 -> 0000100000
   00010000000 -> 0001000000
   00100000000 -> 0010000000
   01000000000 -> 0100000000
   10000000000 -> 1000000000
@N: MO231 :"c:\users\gcallsen\documents\projects\fpga\v1_6-082217\hdl\readfifo_write_sm.vhd":278:6:278:7|Found counter in view:work.ReadFIFO_Write_SM(behavioral) instance rx_byte_cntr[11:0] 
@N: MF179 :"c:\users\gcallsen\documents\projects\fpga\v1_6-082217\hdl\readfifo_write_sm.vhd":499:20:499:56|Found 16 by 16 bit equality operator ('==') ReadFIFO_WR_SM\.un1_sampler_clk1x_en (in view: work.ReadFIFO_Write_SM(behavioral))
@N: MF179 :"c:\users\gcallsen\documents\projects\fpga\v1_6-082217\hdl\readfifo_write_sm.vhd":363:29:363:66|Found 10 by 10 bit equality operator ('==') ReadFIFO_WR_SM\.un32_sm_advance_i (in view: work.ReadFIFO_Write_SM(behavioral))
@N: MF179 :"c:\users\gcallsen\documents\projects\fpga\v1_6-082217\hdl\readfifo_write_sm.vhd":364:29:364:66|Found 10 by 10 bit equality operator ('==') ReadFIFO_WR_SM\.un35_sm_advance_i (in view: work.ReadFIFO_Write_SM(behavioral))
@N: MF179 :"c:\users\gcallsen\documents\projects\fpga\v1_6-082217\hdl\readfifo_write_sm.vhd":365:29:365:66|Found 10 by 10 bit equality operator ('==') ReadFIFO_WR_SM\.un38_sm_advance_i (in view: work.ReadFIFO_Write_SM(behavioral))
@N: MF179 :"c:\users\gcallsen\documents\projects\fpga\v1_6-082217\hdl\readfifo_write_sm.vhd":362:29:362:66|Found 10 by 10 bit equality operator ('==') ReadFIFO_WR_SM\.un29_sm_advance_i (in view: work.ReadFIFO_Write_SM(behavioral))
@N: MF179 :"c:\users\gcallsen\documents\projects\fpga\v1_6-082217\hdl\readfifo_write_sm.vhd":419:22:419:57|Found 12 by 12 bit equality operator ('==') ReadFIFO_WR_SM\.un58_sm_advance_i (in view: work.ReadFIFO_Write_SM(behavioral))
Encoding state machine AFE_RX_STATE[0:4] (in view: work.AFE_RX_SM(behavioral))
original code -> new code
   000001 -> 00001
   000010 -> 00010
   000100 -> 00100
   001000 -> 01000
   100000 -> 10000
@N: MO231 :"c:\users\gcallsen\documents\projects\fpga\v1_6-082217\hdl\afe_rx_sm.vhd":111:4:111:5|Found counter in view:work.AFE_RX_SM(behavioral) instance start_bit_cntr[7:0] 
@N: MO231 :"c:\users\gcallsen\documents\projects\fpga\v1_6-082217\component\work\fifo_2kx8\fifo_2kx8_0\rtl\vhdl\core\corefifo_async.vhd":730:6:730:7|Found counter in view:corefifo_lib.FIFO_2Kx8_FIFO_2Kx8_0_corefifo_async(translated) instance rptr[11:0] 
@N: MO231 :"c:\users\gcallsen\documents\projects\fpga\v1_6-082217\component\work\fifo_2kx8\fifo_2kx8_0\rtl\vhdl\core\corefifo_async.vhd":910:6:910:7|Found counter in view:corefifo_lib.FIFO_2Kx8_FIFO_2Kx8_0_corefifo_async(translated) instance memraddr_r[10:0] 
@N: MO231 :"c:\users\gcallsen\documents\projects\fpga\v1_6-082217\component\work\fifo_2kx8\fifo_2kx8_0\rtl\vhdl\core\corefifo_async.vhd":888:6:888:7|Found counter in view:corefifo_lib.FIFO_2Kx8_FIFO_2Kx8_0_corefifo_async(translated) instance memwaddr_r[10:0] 
@N: MO231 :"c:\users\gcallsen\documents\projects\fpga\v1_6-082217\component\work\fifo_2kx8\fifo_2kx8_0\rtl\vhdl\core\corefifo_async.vhd":706:6:706:7|Found counter in view:corefifo_lib.FIFO_2Kx8_FIFO_2Kx8_0_corefifo_async(translated) instance wptr[11:0] 
@N: MO231 :"c:\users\gcallsen\documents\projects\fpga\v1_6-082217\component\work\fifo_8kx9\fifo_8kx9_0\rtl\vhdl\core\corefifo_async.vhd":706:6:706:7|Found counter in view:corefifo_lib.FIFO_8Kx9_FIFO_8Kx9_0_corefifo_async(translated) instance wptr[11:0] 
@N: MO231 :"c:\users\gcallsen\documents\projects\fpga\v1_6-082217\component\work\fifo_8kx9\fifo_8kx9_0\rtl\vhdl\core\corefifo_async.vhd":910:6:910:7|Found counter in view:corefifo_lib.FIFO_8Kx9_FIFO_8Kx9_0_corefifo_async(translated) instance memraddr_r[10:0] 
@N: MO231 :"c:\users\gcallsen\documents\projects\fpga\v1_6-082217\component\work\fifo_8kx9\fifo_8kx9_0\rtl\vhdl\core\corefifo_async.vhd":888:6:888:7|Found counter in view:corefifo_lib.FIFO_8Kx9_FIFO_8Kx9_0_corefifo_async(translated) instance memwaddr_r[10:0] 
@N: MO231 :"c:\users\gcallsen\documents\projects\fpga\v1_6-082217\component\work\fifo_8kx9\fifo_8kx9_0\rtl\vhdl\core\corefifo_async.vhd":730:6:730:7|Found counter in view:corefifo_lib.FIFO_8Kx9_FIFO_8Kx9_0_corefifo_async(translated) instance rptr[11:0] 
Encoding state machine b13_nAzGfFM_sLsv3[5:0] (in view: VhdlGenLib.b7_OCByLXC_Z1_x(verilog))
original code -> new code
   0000 -> 000001
   0001 -> 000010
   0010 -> 000100
   0011 -> 001000
   0100 -> 010000
   1101 -> 100000
@N: MO231 :"c:\users\gcallsen\documents\projects\fpga\v1_6-082217\synthesis\rev_col_debug\instr_sources\syn_dics.v":4853:2:4853:7|Found counter in view:VhdlGenLib.b7_OCByLXC_Z1_x(verilog) instance b7_nYhI39s[11:0] 
@W: MO160 :"c:\users\gcallsen\documents\projects\fpga\v1_6-082217\synthesis\rev_col_debug\instr_sources\syn_dics.v":4710:3:4710:8|Register bit iclksync.int_data[4] (in view view:VhdlGenLib.b7_OCByLXC_Z1_x(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\gcallsen\documents\projects\fpga\v1_6-082217\synthesis\rev_col_debug\instr_sources\syn_dics.v":4738:3:4738:8|Register bit iclksync.dout[4] (in view view:VhdlGenLib.b7_OCByLXC_Z1_x(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO129 :"c:\users\gcallsen\documents\projects\fpga\v1_6-082217\synthesis\rev_col_debug\instr_sources\syn_dics.v":2653:2:2653:7|Sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1.b8_oFTt_JaY[99] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\gcallsen\documents\projects\fpga\v1_6-082217\synthesis\rev_col_debug\instr_sources\syn_dics.v":2653:2:2653:7|Sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1.b8_oFTt_JaY[100] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\gcallsen\documents\projects\fpga\v1_6-082217\synthesis\rev_col_debug\instr_sources\syn_dics.v":2653:2:2653:7|Sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1.b8_oFTt_JaY[101] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\gcallsen\documents\projects\fpga\v1_6-082217\synthesis\rev_col_debug\instr_sources\syn_dics.v":2653:2:2653:7|Sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1.b8_oFTt_JaY[102] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\gcallsen\documents\projects\fpga\v1_6-082217\synthesis\rev_col_debug\instr_sources\syn_dics.v":2653:2:2653:7|Sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1.b8_oFTt_JaY[103] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\gcallsen\documents\projects\fpga\v1_6-082217\synthesis\rev_col_debug\instr_sources\syn_dics.v":2653:2:2653:7|Sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1.b8_oFTt_JaY[104] is reduced to a combinational gate by constant propagation.
@N: FX403 :"c:\users\gcallsen\documents\projects\fpga\v1_6-082217\synthesis\rev_col_debug\instr_sources\syn_dics.v":2649:3:2649:8|Property "block_ram" or "no_rw_check" found for RAM b3_SoW.b3_SoW[98:0] with specified coding style. Inferring block RAM.
@W: FX107 :"c:\users\gcallsen\documents\projects\fpga\v1_6-082217\synthesis\rev_col_debug\instr_sources\syn_dics.v":2649:3:2649:8|RAM b3_SoW.b3_SoW[98:0] (in view: VhdlGenLib.b11_OFWNT9s_8tZ_Z3_x(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@N: MO231 :"c:\users\gcallsen\documents\projects\fpga\v1_6-082217\synthesis\rev_col_debug\instr_sources\syn_dics.v":2497:10:2497:15|Found counter in view:VhdlGenLib.b11_OFWNT9s_8tZ_Z3_x(verilog) instance genblk9\.b9_v_mzCDYXs[11:0] 
@N: MO231 :"c:\users\gcallsen\documents\projects\fpga\v1_6-082217\synthesis\rev_col_debug\instr_sources\syn_dics.v":2446:2:2446:7|Found counter in view:VhdlGenLib.b11_OFWNT9s_8tZ_Z3_x(verilog) instance b12_2_St6KCa_jHv[11:0] 
@W: MO160 :"c:\users\gcallsen\documents\projects\fpga\v1_6-082217\synthesis\rev_col_debug\instr_sources\syn_dics.v":2516:10:2516:15|Register bit genblk9\.b3_PfG[105] (in view view:VhdlGenLib.b11_OFWNT9s_8tZ_Z3_x(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\gcallsen\documents\projects\fpga\v1_6-082217\synthesis\rev_col_debug\instr_sources\syn_dics.v":2516:10:2516:15|Register bit genblk9\.b3_PfG[104] (in view view:VhdlGenLib.b11_OFWNT9s_8tZ_Z3_x(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\gcallsen\documents\projects\fpga\v1_6-082217\synthesis\rev_col_debug\instr_sources\syn_dics.v":2516:10:2516:15|Register bit genblk9\.b3_PfG[103] (in view view:VhdlGenLib.b11_OFWNT9s_8tZ_Z3_x(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\gcallsen\documents\projects\fpga\v1_6-082217\synthesis\rev_col_debug\instr_sources\syn_dics.v":2516:10:2516:15|Register bit genblk9\.b3_PfG[102] (in view view:VhdlGenLib.b11_OFWNT9s_8tZ_Z3_x(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\gcallsen\documents\projects\fpga\v1_6-082217\synthesis\rev_col_debug\instr_sources\syn_dics.v":2516:10:2516:15|Register bit genblk9\.b3_PfG[101] (in view view:VhdlGenLib.b11_OFWNT9s_8tZ_Z3_x(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\gcallsen\documents\projects\fpga\v1_6-082217\synthesis\rev_col_debug\instr_sources\syn_dics.v":2516:10:2516:15|Register bit genblk9\.b3_PfG[100] (in view view:VhdlGenLib.b11_OFWNT9s_8tZ_Z3_x(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.

Starting factoring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 154MB peak: 155MB)

Auto Dissolve of FIFOS_INST.RECEIVE_FIFO_3.FIFO_8Kx9_0 (inst of view:corefifo_lib.FIFO_8Kx9_FIFO_8Kx9_0_COREFIFO(translated))
Auto Dissolve of FIFOS_INST.RECEIVE_FIFO_2.FIFO_8Kx9_0 (inst of view:corefifo_lib.FIFO_8Kx9_FIFO_8Kx9_0_COREFIFO(translated))
Auto Dissolve of FIFOS_INST.RECEIVE_FIFO_1.FIFO_8Kx9_0 (inst of view:corefifo_lib.FIFO_8Kx9_FIFO_8Kx9_0_COREFIFO(translated))
Auto Dissolve of FIFOS_INST.RECEIVE_FIFO_0.FIFO_8Kx9_0 (inst of view:corefifo_lib.FIFO_8Kx9_FIFO_8Kx9_0_COREFIFO(translated))
@N: BN362 :"c:\users\gcallsen\documents\projects\fpga\v1_6-082217\component\work\fifo_2kx8\fifo_2kx8_0\rtl\vhdl\core\corefifo_async.vhd":844:6:844:7|Removing sequential instance FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.L31\.U_corefifo_async.afull_r (in view: work.CommsFPGA_top(behavioral)) because it does not drive other instances.

Finished factoring (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 178MB peak: 179MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 171MB peak: 183MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 173MB peak: 187MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 175MB peak: 187MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 177MB peak: 187MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 175MB peak: 187MB)

@N: BN362 :"c:\users\gcallsen\documents\projects\fpga\v1_6-082217\component\work\fifo_2kx8\fifo_2kx8_0\rtl\vhdl\core\corefifo_async.vhd":775:6:775:7|Removing sequential instance CommsFPGA_top_0.FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.L31\.U_corefifo_async.aempty_r (in view: work.m2s010_som(rtl)) because it does not drive other instances.

Finished preparing to map (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:06s; Memory used current: 176MB peak: 187MB)


Finished technology mapping (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:06s; Memory used current: 192MB peak: 195MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:06s		    -4.44ns		3208 /      2657
   2		0h:00m:06s		    -4.44ns		2781 /      2665
   3		0h:00m:06s		    -4.44ns		2781 /      2665
   4		0h:00m:06s		    -4.44ns		2781 /      2665

   5		0h:00m:08s		    -4.44ns		2783 /      2665
   6		0h:00m:08s		    -4.44ns		2783 /      2665


   7		0h:00m:08s		    -4.44ns		2780 /      2665
   8		0h:00m:08s		    -4.44ns		2781 /      2665
@N: MF322 |Retiming summary: 4 registers retimed to 47 

		#####  BEGIN RETIMING REPORT  #####

Retiming summary : 4 registers retimed to 47

Original and Pipelined registers replaced by retiming :
		CommsFPGA_top_0.FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.L31\.U_corefifo_async.aempty_r
		CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.INTERRUPT_INST.col_detect_d[0]
		m2s010_som_sb_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA_0[0]
		m2s010_som_sb_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA_0[5]

New registers created by retiming :
		CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.rx_packet_length_ret[0]
		CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.rx_packet_length_ret[1]
		CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.rx_packet_length_ret[2]
		CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.rx_packet_length_ret[3]
		CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.rx_packet_length_ret[4]
		CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.rx_packet_length_ret[5]
		CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.rx_packet_length_ret[6]
		CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.rx_packet_length_ret[7]
		CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.rx_packet_length_ret[8]
		CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.rx_packet_length_ret[9]
		CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.rx_packet_length_ret[10]
		CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.rx_packet_length_ret_0
		CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.rx_packet_length_ret_1[0]
		CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.rx_packet_length_ret_1[1]
		CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.rx_packet_length_ret_1[2]
		CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.rx_packet_length_ret_1[3]
		CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.rx_packet_length_ret_1[4]
		CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.rx_packet_length_ret_1[5]
		CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.rx_packet_length_ret_1[6]
		CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.rx_packet_length_ret_1[7]
		CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.rx_packet_length_ret_1[8]
		CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TRANSMIT_SM.tx_packet_length_ret_0[0]
		CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TRANSMIT_SM.tx_packet_length_ret_0[1]
		CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TRANSMIT_SM.tx_packet_length_ret_0[2]
		CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TRANSMIT_SM.tx_packet_length_ret_0[3]
		CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TRANSMIT_SM.tx_packet_length_ret_0[4]
		CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TRANSMIT_SM.tx_packet_length_ret_0[5]
		CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TRANSMIT_SM.tx_packet_length_ret_0[6]
		CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TRANSMIT_SM.tx_packet_length_ret_0[7]
		CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TRANSMIT_SM.tx_packet_length_ret_0[8]
		CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TRANSMIT_SM.tx_packet_length_ret_0[9]
		CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TRANSMIT_SM.tx_packet_length_ret_0[10]
		CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.control_reg_en_ret
		CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.control_reg_en_ret_0
		CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.mac_1_byte_1_reg_en_ret
		CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.mac_1_byte_2_reg_en_ret
		CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.mac_2_byte_1_reg_en_ret_1
		CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.mac_2_byte_1_reg_en_ret_2
		CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.mac_2_byte_1_reg_en_ret_3
		CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.mac_2_byte_1_reg_en_ret_4
		m2s010_som_sb_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA_0_ret
		m2s010_som_sb_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA_0_ret_1
		m2s010_som_sb_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA_0_ret_2
		m2s010_som_sb_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA_0_ret_3
		m2s010_som_sb_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA_0_ret_4
		m2s010_som_sb_0.m2s010_som_sb_MSS_0.FIC_2_APB_M_PRDATA_0_ret
		m2s010_som_sb_0.m2s010_som_sb_MSS_0.FIC_2_APB_M_PRDATA_0_ret_1


		#####   END RETIMING REPORT  #####

@N: BN362 :"c:\users\gcallsen\documents\projects\fpga\v1_6-082217\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd":341:8:341:9|Removing sequential instance m2s010_som_sb_0.CORECONFIGP_0.paddr[14] (in view: work.m2s010_som(rtl)) because it does not drive other instances.
@N: FP130 |Promoting Net N_114 on CLKINT  I_5 
@N: FP130 |Promoting Net CommsFPGA_top_0.FIFOS_INST.irx_fifo_rst_i on CLKINT  I_622 
@N: FP130 |Promoting Net CommsFPGA_top_0.RESET on CLKINT  I_623 
@N: FP130 |Promoting Net CommsFPGA_top_0.BIT_CLK on CLKINT  I_624 
@N: FP130 |Promoting Net CommsFPGA_top_0.long_reset on CLKINT  I_625 
@N: FP130 |Promoting Net CommsFPGA_top_0.N_444_i_i on CLKINT  I_626 
@N: FP130 |Promoting Net ident_coreinst.IICE_INST.b5_voSc3 on CLKINT  I_627 
@N: FP130 |Promoting Net m2s010_som_sb_0.CORECONFIGP_0_APB_S_PRESET_N on CLKINT  I_628 
@N: FP130 |Promoting Net m2s010_som_sb_0.CORECONFIGP_0_APB_S_PCLK on CLKINT  I_629 
@N: FP130 |Promoting Net CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.WRITE_REGISTER_GEN_PROC\.un3_apb3_reset_i on CLKINT  I_630 
@N: FP130 |Promoting Net ident_coreinst.IICE_INST.b5_nUTGT.b6_nfs_IF[1] on CLKINT  I_631 
@N: FP130 |Promoting Net m2s010_som_sb_0.CORERESETP_0.sm0_areset_n_clk_base on CLKINT  I_632 
@N: FP130 |Promoting Net m2s010_som_sb_0.CORERESETP_0.sm0_areset_n_rcosc on CLKINT  I_633 
@N: FP130 |Promoting Net CommsFPGA_top_0.MANCHESTER_ENCODER_INST.tx_crc_reset_i on CLKINT  I_634 
@N: FP130 |Promoting Net CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.rx_crc_reset_i on CLKINT  I_635 
@N: FP130 |Promoting Net CommsFPGA_top_0.bd_reset_i on CLKINT  I_636 
@N: FP130 |Promoting Net hcr_update on CLKINT  I_20 

Added 0 Buffers
Added 0 Cells via replication
	Added 0 Sequential Cells via replication
	Added 0 Combinational Cells via replication

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:09s; CPU Time elapsed 0h:00m:09s; Memory used current: 204MB peak: 207MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:09s; CPU Time elapsed 0h:00m:09s; Memory used current: 206MB peak: 207MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

Clock optimization not enabled
5 non-gated/non-generated clock tree(s) driving 750 clock pin(s) of sequential element(s)
11 gated/generated clock tree(s) driving 1993 clock pin(s) of sequential element(s)
0 instances converted, 1993 sequential instances remain driven by gated/generated clocks

====================================================================== Non-Gated/Non-Generated Clocks ======================================================================
Clock Tree ID     Driving Element                                       Drive Element Type              Fanout     Sample Instance                                          
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0012       ident_coreinst.comm_block_INST.jtagi.b9_Rcmi_KsDw     UJTAG                           739        ident_coreinst.comm_block_INST.b9_ORb_xNywD.b3_ORb[1]    
@K:CKID0013       MAC_MII_TX_CLK                                        port                            1          m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST       
@K:CKID0014       m2s010_som_sb_0.CAM_SPI_1_CLK.U0_0                    BIBUF                           1          m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST       
@K:CKID0015       MAC_MII_RX_CLK                                        port                            1          m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST       
@K:CKID0016       ident_coreinst.comm_block_INST.dr2_tck_keep           clock definition on keepbuf     8          ident_coreinst.comm_block_INST.b7_Rcmi_ql.b9_OvyH3_saL[7]
============================================================================================================================================================================
========================================================================================================================== Gated/Generated Clocks ===========================================================================================================================
Clock Tree ID     Driving Element                                                     Drive Element Type     Fanout     Sample Instance                                                                           Explanation                                                
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA_31_sqmuxa_i     CFG4                   8          CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA[0]                                    No gated clock conversion method for cell cell:ACG4.SLE    
@K:CKID0002       CommsFPGA_top_0.FIFOS_INST.RESET                                    CFG2                   3          CommsFPGA_top_0.TRIPLE_DEBOUNCE_INST.DEBOUNCE_2_INST.DEBOUNCE_PROC.un3_debounce_in_rs     No gated clock conversion method for cell cell:ACG4.SLE    
@K:CKID0003       CommsFPGA_CCC_0.CCC_INST                                            CCC                    844        CommsFPGA_top_0.RX_FIFO_RST                                                               No gated clock conversion method for cell cell:ACG4.SLE    
@K:CKID0004       m2s010_som_sb_0.CCC_0.CCC_INST                                      CCC                    745        m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST                                        No gated clock conversion method for cell cell:work.MSS_060
@K:CKID0005       CommsFPGA_top_0.BIT_CLK                                             SLE                    262        CommsFPGA_top_0.byte_clk_en                                                               No gated clock conversion method for cell cell:ACG4.SLE    
@K:CKID0006       m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST                  MSS_060                80         m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST                                        No gated clock conversion method for cell cell:work.MSS_060
@K:CKID0007       m2s010_som_sb_0.FABOSC_0.I_RCOSC_25_50MHZ                           RCOSC_25_50MHZ         20         m2s010_som_sb_0.CORERESETP_0.count_ddr[13]                                                No gated clock conversion method for cell cell:ACG4.SLE    
@K:CKID0008       CommsFPGA_CCC_0.CCC_INST                                            CCC                    4          CommsFPGA_top_0.BIT_CLK                                                                   No gated clock conversion method for cell cell:ACG4.SLE    
@K:CKID0009       CommsFPGA_top_0.long_reset                                          SLE                    1          CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.READY_DELAY_PROC.un5_apb3_rst_rs                 No gated clock conversion method for cell cell:ACG4.SLE    
@K:CKID0010       ident_coreinst.comm_block_INST.jtagi.b9_nv_oQwfYF_3_0_a2            CFG3                   18         ident_coreinst.IICE_INST.b5_nUTGT.b11_nUTGT_khWqH.genblk3.b8_vABZ3qsY                     No gated clock conversion method for cell cell:ACG4.SLE    
@K:CKID0011       ident_coreinst.comm_block_INST.jtagi.b10_8Kz_rKlrtX_RNO             CFG2                   8          ident_coreinst.comm_block_INST.b7_Rcmi_ql.genblk1.b10_dZst39_EF3[4]                       No gated clock conversion method for cell cell:ACG4.SLE    
=============================================================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:10s; CPU Time elapsed 0h:00m:09s; Memory used current: 157MB peak: 207MB)

Writing Analyst data base C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\synthesis\rev_Col_Debug\synwork\m2s010_som_m.srm
@N: MT480 :"c:/users/gcallsen/documents/projects/fpga/v1_6-082217/synthesis/rev_col_debug/instr_sources/syn_dics.sdc":2:0:2:0|Assigning clock "ident_coreinst.comm_block_INST.dr2_tck" to command: define_clock n:ident_coreinst.comm_block_INST.dr2_tck -period 1000.0 -clockgroup identify_jtag_group1 

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:11s; CPU Time elapsed 0h:00m:10s; Memory used current: 190MB peak: 207MB)

Writing EDIF Netlist and constraint files
@N: MT480 :"c:/users/gcallsen/documents/projects/fpga/v1_6-082217/synthesis/rev_col_debug/instr_sources/syn_dics.sdc":2:0:2:0|Assigning clock "ident_coreinst.comm_block_INST.dr2_tck" to command: define_clock n:ident_coreinst.comm_block_INST.dr2_tck -period 1000.0 -clockgroup identify_jtag_group1 
@N: FX1056 |Writing EDF file: C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\synthesis\rev_Col_Debug\m2s010_som.edn
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
L-2016.09M-2

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:11s; CPU Time elapsed 0h:00m:11s; Memory used current: 191MB peak: 207MB)


Start final timing analysis (Real Time elapsed 0h:00m:12s; CPU Time elapsed 0h:00m:11s; Memory used current: 189MB peak: 207MB)

@W: MT246 :"c:\users\gcallsen\documents\projects\fpga\v1_6-082217\component\work\m2s010_som_sb\fabosc_0\m2s010_som_sb_fabosc_0_osc.vhd":66:4:66:11|Blackbox XTLOSC is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 
@W: MT246 :"c:\users\gcallsen\documents\projects\fpga\v1_6-082217\component\work\m2s010_som_sb\ccc_0\m2s010_som_sb_ccc_0_fccc.vhd":106:4:106:11|Blackbox CCC is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 
@N: MT480 :"c:/users/gcallsen/documents/projects/fpga/v1_6-082217/synthesis/rev_col_debug/instr_sources/syn_dics.sdc":2:0:2:0|Assigning clock "ident_coreinst.comm_block_INST.dr2_tck" to command: define_clock n:ident_coreinst.comm_block_INST.dr2_tck -period 1000.0 -clockgroup identify_jtag_group1 
@W: MT420 |Found inferred clock m2s010_som|MAC_MII_RX_CLK with period 10.00ns. Please declare a user-defined clock on object "p:MAC_MII_RX_CLK"
@W: MT420 |Found inferred clock m2s010_som|MAC_MII_TX_CLK with period 10.00ns. Please declare a user-defined clock on object "p:MAC_MII_TX_CLK"
@N: MT615 |Found clock ident_coreinst.comm_block_INST.dr2_tck with period 1000.00ns 
@W: MT420 |Found inferred clock jtag_interface_x|identify_clk_int_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:ident_coreinst.comm_block_INST.jtagi.identify_clk_int"
@W: MT420 |Found inferred clock jtag_interface_x|b10_8Kz_rKlrtX with period 10.00ns. Please declare a user-defined clock on object "n:ident_coreinst.comm_block_INST.jtagi.b10_8Kz_rKlrtX"
@W: MT420 |Found inferred clock jtag_interface_x|b9_nv_oQwfYF with period 10.00ns. Please declare a user-defined clock on object "n:ident_coreinst.comm_block_INST.jtagi.b9_nv_oQwfYF"
@W: MT420 |Found inferred clock CommsFPGA_top|BIT_CLK_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:CommsFPGA_top_0.BIT_CLK"
@W: MT420 |Found inferred clock m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:m2s010_som_sb_0.m2s010_som_sb_MSS_0.FIC_2_APB_M_PCLK"
@W: MT420 |Found inferred clock m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:m2s010_som_sb_0.FABOSC_0.N_RCOSC_25_50MHZ_CLKOUT"
@W: MT420 |Found inferred clock m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:m2s010_som_sb_0.CCC_0.GL0_net"
@W: MT420 |Found inferred clock m2s010_som_sb_CAM_SPI_1_CLK_IO|Y_inferred_clock[0] with period 10.00ns. Please declare a user-defined clock on object "n:m2s010_som_sb_0.CAM_SPI_1_CLK.Y[0]"
@W: MT420 |Found inferred clock m2s010_som_CommsFPGA_CCC_0_FCCC|GL1_net_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:CommsFPGA_CCC_0.GL1_net"
@W: MT420 |Found inferred clock m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:CommsFPGA_CCC_0.GL0_net"


##### START OF TIMING REPORT #####[
# Timing Report written on Tue Aug 22 13:24:49 2017
#


Top view:               m2s010_som
Requested Frequency:    1.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\synthesis\rev_Col_Debug\instr_sources\syn_dics.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 0.319

                                                                      Requested     Estimated     Requested     Estimated                 Clock        Clock               
Starting Clock                                                        Frequency     Frequency     Period        Period        Slack       Type         Group               
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
CommsFPGA_top|BIT_CLK_inferred_clock                                  100.0 MHz     143.9 MHz     10.000        6.948         3.052       inferred     Inferred_clkgroup_2 
ident_coreinst.comm_block_INST.dr2_tck                                1.0 MHz       883.6 MHz     1000.000      1.132         998.868     declared     identify_jtag_group1
jtag_interface_x|b9_nv_oQwfYF                                         100.0 MHz     NA            10.000        NA            NA          inferred     Inferred_clkgroup_10
jtag_interface_x|b10_8Kz_rKlrtX                                       100.0 MHz     737.2 MHz     10.000        1.357         8.643       inferred     Inferred_clkgroup_9 
jtag_interface_x|identify_clk_int_inferred_clock                      100.0 MHz     250.2 MHz     10.000        3.997         6.003       inferred     Inferred_clkgroup_8 
m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock                100.0 MHz     159.0 MHz     10.000        6.291         3.709       inferred     Inferred_clkgroup_0 
m2s010_som_CommsFPGA_CCC_0_FCCC|GL1_net_inferred_clock                100.0 MHz     322.5 MHz     10.000        3.101         6.899       inferred     Inferred_clkgroup_1 
m2s010_som_sb_CAM_SPI_1_CLK_IO|Y_inferred_clock[0]                    100.0 MHz     NA            10.000        NA            NA          inferred     Inferred_clkgroup_11
m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock                       100.0 MHz     118.4 MHz     10.000        8.449         1.551       inferred     Inferred_clkgroup_3 
m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock     100.0 MHz     372.7 MHz     10.000        2.683         7.317       inferred     Inferred_clkgroup_7 
m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock                     100.0 MHz     123.9 MHz     10.000        8.069         1.356       inferred     Inferred_clkgroup_4 
m2s010_som|MAC_MII_RX_CLK                                             100.0 MHz     NA            10.000        NA            NA          inferred     Inferred_clkgroup_6 
m2s010_som|MAC_MII_TX_CLK                                             100.0 MHz     NA            10.000        NA            NA          inferred     Inferred_clkgroup_5 
System                                                                100.0 MHz     170.7 MHz     10.000        5.857         4.143       system       system_clkgroup     
===========================================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                                                                                                |    rise  to  rise     |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                                                           Ending                                                             |  constraint  slack    |  constraint  slack  |  constraint  slack  |  constraint  slack
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                                             System                                                             |  10.000      4.143    |  No paths    -      |  No paths    -      |  No paths    -    
System                                                             m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock             |  10.000      4.860    |  No paths    -      |  No paths    -      |  No paths    -    
System                                                             CommsFPGA_top|BIT_CLK_inferred_clock                               |  10.000      5.904    |  No paths    -      |  No paths    -      |  No paths    -    
System                                                             m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock                    |  10.000      5.362    |  No paths    -      |  No paths    -      |  No paths    -    
System                                                             jtag_interface_x|identify_clk_int_inferred_clock                   |  10.000      3.864    |  No paths    -      |  No paths    -      |  No paths    -    
System                                                             jtag_interface_x|b10_8Kz_rKlrtX                                    |  10.000      5.996    |  No paths    -      |  No paths    -      |  No paths    -    
System                                                             jtag_interface_x|b9_nv_oQwfYF                                      |  10.000      5.158    |  No paths    -      |  No paths    -      |  No paths    -    
System                                                             ident_coreinst.comm_block_INST.dr2_tck                             |  1000.000    995.058  |  No paths    -      |  No paths    -      |  No paths    -    
m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock             System                                                             |  10.000      2.465    |  No paths    -      |  No paths    -      |  No paths    -    
m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock             m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock             |  10.000      3.709    |  No paths    -      |  No paths    -      |  No paths    -    
m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock             CommsFPGA_top|BIT_CLK_inferred_clock                               |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock             m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock                    |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock             jtag_interface_x|identify_clk_int_inferred_clock                   |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
m2s010_som_CommsFPGA_CCC_0_FCCC|GL1_net_inferred_clock             m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock             |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
m2s010_som_CommsFPGA_CCC_0_FCCC|GL1_net_inferred_clock             m2s010_som_CommsFPGA_CCC_0_FCCC|GL1_net_inferred_clock             |  10.000      6.899    |  No paths    -      |  No paths    -      |  No paths    -    
m2s010_som_CommsFPGA_CCC_0_FCCC|GL1_net_inferred_clock             CommsFPGA_top|BIT_CLK_inferred_clock                               |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
CommsFPGA_top|BIT_CLK_inferred_clock                               System                                                             |  10.000      4.684    |  No paths    -      |  No paths    -      |  No paths    -    
CommsFPGA_top|BIT_CLK_inferred_clock                               m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock             |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
CommsFPGA_top|BIT_CLK_inferred_clock                               m2s010_som_CommsFPGA_CCC_0_FCCC|GL1_net_inferred_clock             |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
CommsFPGA_top|BIT_CLK_inferred_clock                               CommsFPGA_top|BIT_CLK_inferred_clock                               |  10.000      3.052    |  No paths    -      |  No paths    -      |  No paths    -    
CommsFPGA_top|BIT_CLK_inferred_clock                               m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock                    |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock                    System                                                             |  10.000      0.319    |  No paths    -      |  No paths    -      |  No paths    -    
m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock                    m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock             |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock                    CommsFPGA_top|BIT_CLK_inferred_clock                               |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock                    m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock                    |  10.000      1.551    |  No paths    -      |  No paths    -      |  No paths    -    
m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock                    m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock                  |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock                    m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock  |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock                  m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock                    |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock                  m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock                  |  10.000      1.931    |  No paths    -      |  5.000       2.647  |  5.000       1.356
m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock  m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock                    |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock  m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock  |  10.000      7.317    |  No paths    -      |  No paths    -      |  No paths    -    
jtag_interface_x|identify_clk_int_inferred_clock                   System                                                             |  10.000      3.618    |  No paths    -      |  No paths    -      |  No paths    -    
jtag_interface_x|identify_clk_int_inferred_clock                   m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock             |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
jtag_interface_x|identify_clk_int_inferred_clock                   jtag_interface_x|identify_clk_int_inferred_clock                   |  10.000      6.003    |  No paths    -      |  No paths    -      |  No paths    -    
jtag_interface_x|identify_clk_int_inferred_clock                   jtag_interface_x|b9_nv_oQwfYF                                      |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
jtag_interface_x|b10_8Kz_rKlrtX                                    System                                                             |  10.000      3.593    |  No paths    -      |  No paths    -      |  No paths    -    
jtag_interface_x|b10_8Kz_rKlrtX                                    jtag_interface_x|identify_clk_int_inferred_clock                   |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
jtag_interface_x|b10_8Kz_rKlrtX                                    jtag_interface_x|b10_8Kz_rKlrtX                                    |  10.000      8.644    |  No paths    -      |  No paths    -      |  No paths    -    
jtag_interface_x|b10_8Kz_rKlrtX                                    jtag_interface_x|b9_nv_oQwfYF                                      |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
jtag_interface_x|b9_nv_oQwfYF                                      m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock             |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
jtag_interface_x|b9_nv_oQwfYF                                      jtag_interface_x|identify_clk_int_inferred_clock                   |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
ident_coreinst.comm_block_INST.dr2_tck                             System                                                             |  1000.000    997.776  |  No paths    -      |  No paths    -      |  No paths    -    
ident_coreinst.comm_block_INST.dr2_tck                             jtag_interface_x|b10_8Kz_rKlrtX                                    |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
ident_coreinst.comm_block_INST.dr2_tck                             ident_coreinst.comm_block_INST.dr2_tck                             |  1000.000    998.868  |  No paths    -      |  No paths    -      |  No paths    -    
==============================================================================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: CommsFPGA_top|BIT_CLK_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                                                                                                                    Starting                                                                                  Arrival          
Instance                                                                                                                            Reference                                Type        Pin           Net                    Time        Slack
                                                                                                                                    Clock                                                                                                      
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
CommsFPGA_top_0.FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.RW1\.UI_ram_wrapper_1.L1_asyncnonpipe.FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0     CommsFPGA_top|BIT_CLK_inferred_clock     RAM1K18     A_DOUT[5]     RDATA_int[5]           2.263       3.052
CommsFPGA_top_0.FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.RW1\.UI_ram_wrapper_1.L1_asyncnonpipe.FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0     CommsFPGA_top|BIT_CLK_inferred_clock     RAM1K18     A_DOUT[1]     RDATA_int[1]           2.263       3.064
CommsFPGA_top_0.FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.RW1\.UI_ram_wrapper_1.L1_asyncnonpipe.FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0     CommsFPGA_top|BIT_CLK_inferred_clock     RAM1K18     A_DOUT[6]     RDATA_int[6]           2.263       3.153
CommsFPGA_top_0.FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.RW1\.UI_ram_wrapper_1.L1_asyncnonpipe.FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0     CommsFPGA_top|BIT_CLK_inferred_clock     RAM1K18     A_DOUT[2]     RDATA_int[2]           2.263       3.164
CommsFPGA_top_0.FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.RW1\.UI_ram_wrapper_1.L1_asyncnonpipe.FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0     CommsFPGA_top|BIT_CLK_inferred_clock     RAM1K18     A_DOUT[3]     RDATA_int[3]           2.263       3.278
CommsFPGA_top_0.FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.RW1\.UI_ram_wrapper_1.L1_asyncnonpipe.FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0     CommsFPGA_top|BIT_CLK_inferred_clock     RAM1K18     A_DOUT[4]     RDATA_int[4]           2.263       3.379
CommsFPGA_top_0.FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.RW1\.UI_ram_wrapper_1.L1_asyncnonpipe.FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0     CommsFPGA_top|BIT_CLK_inferred_clock     RAM1K18     A_DOUT[7]     RDATA_int[7]           2.263       3.405
CommsFPGA_top_0.FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.RW1\.UI_ram_wrapper_1.L1_asyncnonpipe.FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0     CommsFPGA_top|BIT_CLK_inferred_clock     RAM1K18     A_DOUT[0]     RDATA_int[0]           2.263       3.824
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TRANSMIT_SM.tx_preamble_pat_en                                                              CommsFPGA_top|BIT_CLK_inferred_clock     SLE         Q             tx_preamble_pat_en     0.087       4.074
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TRANSMIT_SM.tx_byte_cntr[3]                                                                 CommsFPGA_top|BIT_CLK_inferred_clock     SLE         Q             tx_byte_cntr[3]        0.087       4.217
===============================================================================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                                   Starting                                                                                  Required          
Instance                                                                           Reference                                Type     Pin     Net                             Time         Slack
                                                                                   Clock                                                                                                       
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TX_CRC_GEN_INST.lfsr_q[0]                  CommsFPGA_top|BIT_CLK_inferred_clock     SLE      D       lfsr_c[0]                       9.745        3.052
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TX_CRC_GEN_INST.lfsr_q[15]                 CommsFPGA_top|BIT_CLK_inferred_clock     SLE      D       lfsr_N_2_0_i                    9.745        3.052
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TX_CRC_GEN_INST.lfsr_q[1]                  CommsFPGA_top|BIT_CLK_inferred_clock     SLE      D       lfsr_c[1]                       9.745        3.375
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.p2s_data[3]                                CommsFPGA_top|BIT_CLK_inferred_clock     SLE      D       p2s_data_9[3]                   9.745        3.405
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.p2s_data[4]                                CommsFPGA_top|BIT_CLK_inferred_clock     SLE      D       N_370_i                         9.745        3.405
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.p2s_data[7]                                CommsFPGA_top|BIT_CLK_inferred_clock     SLE      D       N_368_i                         9.745        3.480
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TRANSMIT_SM.tx_packet_length_ret_0[10]     CommsFPGA_top|BIT_CLK_inferred_clock     SLE      D       un25_tx_byte_cntr_a_4_i[11]     9.745        3.721
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TRANSMIT_SM.tx_packet_length_ret_0[9]      CommsFPGA_top|BIT_CLK_inferred_clock     SLE      D       un25_tx_byte_cntr_a_4_i[10]     9.745        3.770
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TRANSMIT_SM.tx_packet_length_ret_0[8]      CommsFPGA_top|BIT_CLK_inferred_clock     SLE      D       un25_tx_byte_cntr_a_4_i[9]      9.745        3.784
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TRANSMIT_SM.tx_packet_length_ret_0[7]      CommsFPGA_top|BIT_CLK_inferred_clock     SLE      D       un25_tx_byte_cntr_a_4_i[8]      9.745        3.799
===============================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.255
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.745

    - Propagation time:                      6.693
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 3.052

    Number of logic level(s):                4
    Starting point:                          CommsFPGA_top_0.FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.RW1\.UI_ram_wrapper_1.L1_asyncnonpipe.FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0 / A_DOUT[5]
    Ending point:                            CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TX_CRC_GEN_INST.lfsr_q[0] / D
    The start point is clocked by            CommsFPGA_top|BIT_CLK_inferred_clock [rising] on pin A_CLK
    The end   point is clocked by            CommsFPGA_top|BIT_CLK_inferred_clock [rising] on pin CLK

Instance / Net                                                                                                                                  Pin           Pin               Arrival     No. of    
Name                                                                                                                                Type        Name          Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
CommsFPGA_top_0.FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.RW1\.UI_ram_wrapper_1.L1_asyncnonpipe.FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0     RAM1K18     A_DOUT[5]     Out     2.263     2.263       -         
RDATA_int[5]                                                                                                                        Net         -             -       1.123     -           2         
CommsFPGA_top_0.FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.Q_i_m2_i_m2[5]                                                                 CFG4        C             In      -         3.386       -         
CommsFPGA_top_0.FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.Q_i_m2_i_m2[5]                                                                 CFG4        Y             Out     0.203     3.589       -         
TX_FIFO_DOUT[5]                                                                                                                     Net         -             -       0.820     -           6         
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TX_CRC_GEN_INST.lfsr_c_0_a2_0_x2_2_x2[7]                                                    CFG4        D             In      -         4.408       -         
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TX_CRC_GEN_INST.lfsr_c_0_a2_0_x2_2_x2[7]                                                    CFG4        Y             Out     0.326     4.735       -         
N_166_i                                                                                                                             Net         -             -       0.630     -           2         
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TX_CRC_GEN_INST.lfsr_c_0_a2[1]                                                              CFG4        D             In      -         5.365       -         
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TX_CRC_GEN_INST.lfsr_c_0_a2[1]                                                              CFG4        Y             Out     0.326     5.691       -         
lfsr_c[1]                                                                                                                           Net         -             -       0.678     -           3         
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TX_CRC_GEN_INST.lfsr_c_0_a2[0]                                                              CFG3        B             In      -         6.370       -         
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TX_CRC_GEN_INST.lfsr_c_0_a2[0]                                                              CFG3        Y             Out     0.165     6.534       -         
lfsr_c[0]                                                                                                                           Net         -             -       0.159     -           1         
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TX_CRC_GEN_INST.lfsr_q[0]                                                                   SLE         D             In      -         6.693       -         
======================================================================================================================================================================================================
Total path delay (propagation time + setup) of 6.948 is 3.538(50.9%) logic and 3.410(49.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: ident_coreinst.comm_block_INST.dr2_tck
====================================



Starting Points with Worst Slack
********************************

                                                              Starting                                                                        Arrival            
Instance                                                      Reference                                  Type     Pin     Net                 Time        Slack  
                                                              Clock                                                                                              
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
ident_coreinst.comm_block_INST.b7_Rcmi_ql.b9_OvyH3_saL[0]     ident_coreinst.comm_block_INST.dr2_tck     SLE      Q       b9_OvyH3_saL[0]     0.108       997.776
ident_coreinst.comm_block_INST.b7_Rcmi_ql.b9_OvyH3_saL[1]     ident_coreinst.comm_block_INST.dr2_tck     SLE      Q       b9_OvyH3_saL[1]     0.087       998.868
ident_coreinst.comm_block_INST.b7_Rcmi_ql.b9_OvyH3_saL[2]     ident_coreinst.comm_block_INST.dr2_tck     SLE      Q       b9_OvyH3_saL[2]     0.087       998.868
ident_coreinst.comm_block_INST.b7_Rcmi_ql.b9_OvyH3_saL[3]     ident_coreinst.comm_block_INST.dr2_tck     SLE      Q       b9_OvyH3_saL[3]     0.087       998.868
ident_coreinst.comm_block_INST.b7_Rcmi_ql.b9_OvyH3_saL[4]     ident_coreinst.comm_block_INST.dr2_tck     SLE      Q       b9_OvyH3_saL[4]     0.087       998.868
ident_coreinst.comm_block_INST.b7_Rcmi_ql.b9_OvyH3_saL[5]     ident_coreinst.comm_block_INST.dr2_tck     SLE      Q       b9_OvyH3_saL[5]     0.087       998.868
ident_coreinst.comm_block_INST.b7_Rcmi_ql.b9_OvyH3_saL[6]     ident_coreinst.comm_block_INST.dr2_tck     SLE      Q       b9_OvyH3_saL[6]     0.087       998.868
ident_coreinst.comm_block_INST.b7_Rcmi_ql.b9_OvyH3_saL[7]     ident_coreinst.comm_block_INST.dr2_tck     SLE      Q       b9_OvyH3_saL[7]     0.087       998.868
=================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                              Starting                                                                          Required            
Instance                                                      Reference                                  Type      Pin      Net                 Time         Slack  
                                                              Clock                                                                                                 
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
ident_coreinst.comm_block_INST.jtagi.b9_Rcmi_KsDw             ident_coreinst.comm_block_INST.dr2_tck     UJTAG     UTDO     b9_PLF_6lNa2        1000.000     997.776
ident_coreinst.comm_block_INST.b7_Rcmi_ql.b9_OvyH3_saL[0]     ident_coreinst.comm_block_INST.dr2_tck     SLE       D        b9_OvyH3_saL[1]     999.745      998.868
ident_coreinst.comm_block_INST.b7_Rcmi_ql.b9_OvyH3_saL[1]     ident_coreinst.comm_block_INST.dr2_tck     SLE       D        b9_OvyH3_saL[2]     999.745      998.868
ident_coreinst.comm_block_INST.b7_Rcmi_ql.b9_OvyH3_saL[2]     ident_coreinst.comm_block_INST.dr2_tck     SLE       D        b9_OvyH3_saL[3]     999.745      998.868
ident_coreinst.comm_block_INST.b7_Rcmi_ql.b9_OvyH3_saL[3]     ident_coreinst.comm_block_INST.dr2_tck     SLE       D        b9_OvyH3_saL[4]     999.745      998.868
ident_coreinst.comm_block_INST.b7_Rcmi_ql.b9_OvyH3_saL[4]     ident_coreinst.comm_block_INST.dr2_tck     SLE       D        b9_OvyH3_saL[5]     999.745      998.868
ident_coreinst.comm_block_INST.b7_Rcmi_ql.b9_OvyH3_saL[5]     ident_coreinst.comm_block_INST.dr2_tck     SLE       D        b9_OvyH3_saL[6]     999.745      998.868
ident_coreinst.comm_block_INST.b7_Rcmi_ql.b9_OvyH3_saL[6]     ident_coreinst.comm_block_INST.dr2_tck     SLE       D        b9_OvyH3_saL[7]     999.745      998.868
====================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1000.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         1000.000

    - Propagation time:                      2.224
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 997.776

    Number of logic level(s):                1
    Starting point:                          ident_coreinst.comm_block_INST.b7_Rcmi_ql.b9_OvyH3_saL[0] / Q
    Ending point:                            ident_coreinst.comm_block_INST.jtagi.b9_Rcmi_KsDw / UTDO
    The start point is clocked by            ident_coreinst.comm_block_INST.dr2_tck [rising] on pin CLK
    The end   point is clocked by            System [rising]

Instance / Net                                                          Pin      Pin               Arrival     No. of    
Name                                                          Type      Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------
ident_coreinst.comm_block_INST.b7_Rcmi_ql.b9_OvyH3_saL[0]     SLE       Q        Out     0.108     0.108       -         
b9_OvyH3_saL[0]                                               Net       -        -       0.789     -           2         
ident_coreinst.comm_block_INST.jtagi.b9_PLF_6lNa2_0_a2_1      CFG4      C        In      -         0.897       -         
ident_coreinst.comm_block_INST.jtagi.b9_PLF_6lNa2_0_a2_1      CFG4      Y        Out     0.210     1.107       -         
b9_PLF_6lNa2                                                  Net       -        -       1.117     -           1         
ident_coreinst.comm_block_INST.jtagi.b9_Rcmi_KsDw             UJTAG     UTDO     In      -         2.224       -         
=========================================================================================================================
Total path delay (propagation time + setup) of 2.224 is 0.318(14.3%) logic and 1.906(85.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: jtag_interface_x|b10_8Kz_rKlrtX
====================================



Starting Points with Worst Slack
********************************

                                                                         Starting                                                                      Arrival          
Instance                                                                 Reference                           Type     Pin     Net                      Time        Slack
                                                                         Clock                                                                                          
------------------------------------------------------------------------------------------------------------------------------------------------------------------------
ident_coreinst.comm_block_INST.b7_Rcmi_ql.genblk1\.b10_dZst39_EF3[3]     jtag_interface_x|b10_8Kz_rKlrtX     SLE      Q       b13_nvmFL_fx2rbuQ[2]     0.108       3.593
ident_coreinst.comm_block_INST.b7_Rcmi_ql.genblk1\.b10_dZst39_EF3[1]     jtag_interface_x|b10_8Kz_rKlrtX     SLE      Q       b13_nvmFL_fx2rbuQ[0]     0.108       3.618
ident_coreinst.comm_block_INST.b7_Rcmi_ql.genblk1\.b10_dZst39_EF3[5]     jtag_interface_x|b10_8Kz_rKlrtX     SLE      Q       b13_nvmFL_fx2rbuQ[4]     0.108       3.809
ident_coreinst.comm_block_INST.b7_Rcmi_ql.genblk1\.b10_dZst39_EF3[6]     jtag_interface_x|b10_8Kz_rKlrtX     SLE      Q       b13_nvmFL_fx2rbuQ[5]     0.108       3.931
ident_coreinst.comm_block_INST.b7_Rcmi_ql.genblk1\.b10_dZst39_EF3[4]     jtag_interface_x|b10_8Kz_rKlrtX     SLE      Q       b13_nvmFL_fx2rbuQ[3]     0.108       3.951
ident_coreinst.comm_block_INST.b7_Rcmi_ql.genblk1\.b10_dZst39_EF3[2]     jtag_interface_x|b10_8Kz_rKlrtX     SLE      Q       b13_nvmFL_fx2rbuQ[1]     0.108       4.019
ident_coreinst.comm_block_INST.b7_Rcmi_ql.genblk1\.b10_dZst39_EF3[0]     jtag_interface_x|b10_8Kz_rKlrtX     SLE      Q       b11_uRrc_WYOFjZ[0]       0.108       5.602
ident_coreinst.comm_block_INST.b7_Rcmi_ql.genblk1\.b10_dZst39_EF3[7]     jtag_interface_x|b10_8Kz_rKlrtX     SLE      Q       b12_ORbIwXaEF_bd         0.108       7.067
========================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                         Starting                                                                     Required          
Instance                                                                 Reference                           Type      Pin      Net                   Time         Slack
                                                                         Clock                                                                                          
------------------------------------------------------------------------------------------------------------------------------------------------------------------------
ident_coreinst.comm_block_INST.jtagi.b9_Rcmi_KsDw                        jtag_interface_x|b10_8Kz_rKlrtX     UJTAG     UTDO     b9_PLF_6lNa2          10.000       3.593
ident_coreinst.comm_block_INST.b7_Rcmi_ql.genblk1\.b10_dZst39_EF3[7]     jtag_interface_x|b10_8Kz_rKlrtX     SLE       D        b10_dZst39_EF3_18     9.745        8.643
========================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         10.000

    - Propagation time:                      6.407
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 3.593

    Number of logic level(s):                6
    Starting point:                          ident_coreinst.comm_block_INST.b7_Rcmi_ql.genblk1\.b10_dZst39_EF3[3] / Q
    Ending point:                            ident_coreinst.comm_block_INST.jtagi.b9_Rcmi_KsDw / UTDO
    The start point is clocked by            jtag_interface_x|b10_8Kz_rKlrtX [rising] on pin CLK
    The end   point is clocked by            System [rising]

Instance / Net                                                                     Pin      Pin               Arrival     No. of    
Name                                                                     Type      Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------
ident_coreinst.comm_block_INST.b7_Rcmi_ql.genblk1\.b10_dZst39_EF3[3]     SLE       Q        Out     0.108     0.108       -         
b13_nvmFL_fx2rbuQ[2]                                                     Net       -        -       0.919     -           9         
ident_coreinst.IICE_INST.b8_uKr_IFLY.b3_PLF_5_i_m2_0_0_wmux              ARI1      B        In      -         1.028       -         
ident_coreinst.IICE_INST.b8_uKr_IFLY.b3_PLF_5_i_m2_0_0_wmux              ARI1      Y        Out     0.165     1.192       -         
b3_PLF_5_i_m2_0_0_y0                                                     Net       -        -       0.372     -           1         
ident_coreinst.IICE_INST.b8_uKr_IFLY.b3_PLF_5_i_m2_0_0_wmux_0            ARI1      A        In      -         1.564       -         
ident_coreinst.IICE_INST.b8_uKr_IFLY.b3_PLF_5_i_m2_0_0_wmux_0            ARI1      Y        Out     0.100     1.665       -         
N_29                                                                     Net       -        -       1.117     -           1         
ident_coreinst.IICE_INST.b8_uKr_IFLY.b3_PLF_u_0_N_3L3                    CFG4      D        In      -         2.782       -         
ident_coreinst.IICE_INST.b8_uKr_IFLY.b3_PLF_u_0_N_3L3                    CFG4      Y        Out     0.326     3.108       -         
b3_PLF_u_0_N_3L3                                                         Net       -        -       0.556     -           1         
ident_coreinst.IICE_INST.b8_uKr_IFLY.b3_PLF_u_0                          CFG4      C        In      -         3.664       -         
ident_coreinst.IICE_INST.b8_uKr_IFLY.b3_PLF_u_0                          CFG4      Y        Out     0.223     3.887       -         
b3_PLF                                                                   Net       -        -       0.556     -           1         
ident_coreinst.comm_block_INST.jtagi.b9_PLF_6lNa2_0_a2_1_1               CFG3      B        In      -         4.442       -         
ident_coreinst.comm_block_INST.jtagi.b9_PLF_6lNa2_0_a2_1_1               CFG3      Y        Out     0.143     4.586       -         
b9_PLF_6lNa2_0_a2_1_1                                                    Net       -        -       0.556     -           1         
ident_coreinst.comm_block_INST.jtagi.b9_PLF_6lNa2_0_a2_1                 CFG4      B        In      -         5.141       -         
ident_coreinst.comm_block_INST.jtagi.b9_PLF_6lNa2_0_a2_1                 CFG4      Y        Out     0.148     5.290       -         
b9_PLF_6lNa2                                                             Net       -        -       1.117     -           1         
ident_coreinst.comm_block_INST.jtagi.b9_Rcmi_KsDw                        UJTAG     UTDO     In      -         6.407       -         
====================================================================================================================================
Total path delay (propagation time + setup) of 6.407 is 1.214(19.0%) logic and 5.193(81.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: jtag_interface_x|identify_clk_int_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                                                                Starting                                                                                            Arrival          
Instance                                                                        Reference                                            Type        Pin           Net                  Time        Slack
                                                                                Clock                                                                                                                
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
ident_coreinst.IICE_INST.b4_PfFz.b5_PbrtL.b6_OKctIF[0]                          jtag_interface_x|identify_clk_int_inferred_clock     SLE         Q             b12_PSyi_XlK_qHv     0.108       3.618
ident_coreinst.IICE_INST.b5_nUTGT.b11_nUTGT_khWqH.b10_nfs_M9kYfr[0]             jtag_interface_x|identify_clk_int_inferred_clock     SLE         Q             b8_nUTQ_XlK          0.108       3.662
ident_coreinst.IICE_INST.b5_nUTGT.b11_nUTGT_khWqH.b15_vABZ3qsY_ub3Rme           jtag_interface_x|identify_clk_int_inferred_clock     SLE         Q             b10_vbTtJX_Y2x       0.108       4.034
ident_coreinst.IICE_INST.b5_nUTGT.b11_nUTGT_khWqH.b10_nUT_M9kYfr[0]             jtag_interface_x|identify_clk_int_inferred_clock     SLE         Q             b10_PKFoLX_Y2x       0.108       4.135
ident_coreinst.IICE_INST.b5_nUTGT.b12_uRrc2XfY_rbN[0]                           jtag_interface_x|identify_clk_int_inferred_clock     SLE         Q             b9_ubTt3_Mxf         0.108       4.210
ident_coreinst.IICE_INST.b3_SoW.genblk9\.b3_PfG[0]                              jtag_interface_x|identify_clk_int_inferred_clock     SLE         Q             b10_OFWNT9_Y2x       0.108       4.287
ident_coreinst.IICE_INST.b3_SoW.virOut.genblk1\.b13_PLF_2grFt_FH9[0]            jtag_interface_x|identify_clk_int_inferred_clock     SLE         Q             b4_ycsM              0.108       5.656
ident_coreinst.IICE_INST.b3_SoW.samplerStatus.genblk1\.b13_PLF_2grFt_FH9[0]     jtag_interface_x|identify_clk_int_inferred_clock     SLE         Q             ttdo                 0.108       5.734
ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_0                        jtag_interface_x|identify_clk_int_inferred_clock     RAM1K18     A_DOUT[0]     b7_vFW_PlM[0]        2.263       6.003
ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_0                        jtag_interface_x|identify_clk_int_inferred_clock     RAM1K18     A_DOUT[1]     b7_vFW_PlM[1]        2.263       6.003
=====================================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                       Starting                                                                                 Required          
Instance                                               Reference                                            Type      Pin      Net              Time         Slack
                                                       Clock                                                                                                      
------------------------------------------------------------------------------------------------------------------------------------------------------------------
ident_coreinst.comm_block_INST.jtagi.b9_Rcmi_KsDw      jtag_interface_x|identify_clk_int_inferred_clock     UJTAG     UTDO     b9_PLF_6lNa2     10.000       3.618
ident_coreinst.IICE_INST.b3_SoW.genblk9\.b3_PfG[1]     jtag_interface_x|identify_clk_int_inferred_clock     SLE       D        b3_PfG_6[1]      9.745        6.003
ident_coreinst.IICE_INST.b3_SoW.genblk9\.b3_PfG[2]     jtag_interface_x|identify_clk_int_inferred_clock     SLE       D        b3_PfG_6[2]      9.745        6.003
ident_coreinst.IICE_INST.b3_SoW.genblk9\.b3_PfG[3]     jtag_interface_x|identify_clk_int_inferred_clock     SLE       D        b3_PfG_6[3]      9.745        6.003
ident_coreinst.IICE_INST.b3_SoW.genblk9\.b3_PfG[4]     jtag_interface_x|identify_clk_int_inferred_clock     SLE       D        b3_PfG_6[4]      9.745        6.003
ident_coreinst.IICE_INST.b3_SoW.genblk9\.b3_PfG[5]     jtag_interface_x|identify_clk_int_inferred_clock     SLE       D        b3_PfG_6[5]      9.745        6.003
ident_coreinst.IICE_INST.b3_SoW.genblk9\.b3_PfG[6]     jtag_interface_x|identify_clk_int_inferred_clock     SLE       D        b3_PfG_6[6]      9.745        6.003
ident_coreinst.IICE_INST.b3_SoW.genblk9\.b3_PfG[7]     jtag_interface_x|identify_clk_int_inferred_clock     SLE       D        b3_PfG_6[7]      9.745        6.003
ident_coreinst.IICE_INST.b3_SoW.genblk9\.b3_PfG[8]     jtag_interface_x|identify_clk_int_inferred_clock     SLE       D        b3_PfG_6[8]      9.745        6.003
ident_coreinst.IICE_INST.b3_SoW.genblk9\.b3_PfG[9]     jtag_interface_x|identify_clk_int_inferred_clock     SLE       D        b3_PfG_6[9]      9.745        6.003
==================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         10.000

    - Propagation time:                      6.382
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 3.618

    Number of logic level(s):                6
    Starting point:                          ident_coreinst.IICE_INST.b4_PfFz.b5_PbrtL.b6_OKctIF[0] / Q
    Ending point:                            ident_coreinst.comm_block_INST.jtagi.b9_Rcmi_KsDw / UTDO
    The start point is clocked by            jtag_interface_x|identify_clk_int_inferred_clock [rising] on pin CLK
    The end   point is clocked by            System [rising]

Instance / Net                                                              Pin      Pin               Arrival     No. of    
Name                                                              Type      Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------
ident_coreinst.IICE_INST.b4_PfFz.b5_PbrtL.b6_OKctIF[0]            SLE       Q        Out     0.108     0.108       -         
b12_PSyi_XlK_qHv                                                  Net       -        -       0.733     -           3         
ident_coreinst.IICE_INST.b8_uKr_IFLY.b3_PLF_5_i_m2_0_0_wmux       ARI1      D        In      -         0.841       -         
ident_coreinst.IICE_INST.b8_uKr_IFLY.b3_PLF_5_i_m2_0_0_wmux       ARI1      Y        Out     0.326     1.168       -         
b3_PLF_5_i_m2_0_0_y0                                              Net       -        -       0.372     -           1         
ident_coreinst.IICE_INST.b8_uKr_IFLY.b3_PLF_5_i_m2_0_0_wmux_0     ARI1      A        In      -         1.540       -         
ident_coreinst.IICE_INST.b8_uKr_IFLY.b3_PLF_5_i_m2_0_0_wmux_0     ARI1      Y        Out     0.100     1.640       -         
N_29                                                              Net       -        -       1.117     -           1         
ident_coreinst.IICE_INST.b8_uKr_IFLY.b3_PLF_u_0_N_3L3             CFG4      D        In      -         2.757       -         
ident_coreinst.IICE_INST.b8_uKr_IFLY.b3_PLF_u_0_N_3L3             CFG4      Y        Out     0.326     3.084       -         
b3_PLF_u_0_N_3L3                                                  Net       -        -       0.556     -           1         
ident_coreinst.IICE_INST.b8_uKr_IFLY.b3_PLF_u_0                   CFG4      C        In      -         3.639       -         
ident_coreinst.IICE_INST.b8_uKr_IFLY.b3_PLF_u_0                   CFG4      Y        Out     0.223     3.862       -         
b3_PLF                                                            Net       -        -       0.556     -           1         
ident_coreinst.comm_block_INST.jtagi.b9_PLF_6lNa2_0_a2_1_1        CFG3      B        In      -         4.418       -         
ident_coreinst.comm_block_INST.jtagi.b9_PLF_6lNa2_0_a2_1_1        CFG3      Y        Out     0.143     4.561       -         
b9_PLF_6lNa2_0_a2_1_1                                             Net       -        -       0.556     -           1         
ident_coreinst.comm_block_INST.jtagi.b9_PLF_6lNa2_0_a2_1          CFG4      B        In      -         5.117       -         
ident_coreinst.comm_block_INST.jtagi.b9_PLF_6lNa2_0_a2_1          CFG4      Y        Out     0.148     5.265       -         
b9_PLF_6lNa2                                                      Net       -        -       1.117     -           1         
ident_coreinst.comm_block_INST.jtagi.b9_Rcmi_KsDw                 UJTAG     UTDO     In      -         6.382       -         
=============================================================================================================================
Total path delay (propagation time + setup) of 6.382 is 1.376(21.6%) logic and 5.006(78.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                                                                                                     Starting                                                                                             Arrival          
Instance                                                                                                             Reference                                                  Type     Pin     Net                      Time        Slack
                                                                                                                     Clock                                                                                                                 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
CommsFPGA_top_0.FIFOS_INST.ReadFIFO_Read_Ptr[1]                                                                      m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock     SLE      Q       ReadFIFO_Read_Ptr[1]     0.108       2.465
CommsFPGA_top_0.FIFOS_INST.ReadFIFO_Read_Ptr[0]                                                                      m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock     SLE      Q       ReadFIFO_Read_Ptr[0]     0.108       2.636
CommsFPGA_top_0.FIFOS_INST.RECEIVE_FIFO_1.FIFO_8Kx9_0.L31\.U_corefifo_async.full_r                                   m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock     SLE      Q       iRX_FIFO_Full[1]         0.108       2.948
CommsFPGA_top_0.FIFOS_INST.RECEIVE_FIFO_0.FIFO_8Kx9_0.L31\.U_corefifo_async.full_r                                   m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock     SLE      Q       iRX_FIFO_Full[0]         0.108       3.049
CommsFPGA_top_0.FIFOS_INST.RECEIVE_FIFO_3.FIFO_8Kx9_0.L31\.U_corefifo_async.full_r                                   m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock     SLE      Q       iRX_FIFO_Full[3]         0.108       3.421
CommsFPGA_top_0.FIFOS_INST.RECEIVE_FIFO_2.FIFO_8Kx9_0.L31\.U_corefifo_async.full_r                                   m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock     SLE      Q       iRX_FIFO_Full[2]         0.108       3.521
CommsFPGA_top_0.MANCHESTER_DECODER_INST.MANCHESTER_DECODER_ADAPTER_INST.isampler_clk1x_en                            m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock     SLE      Q       sampler_clk1x_en         0.087       3.709
CommsFPGA_top_0.MANCHESTER_DECODER_INST.MANCHESTER_DECODER_ADAPTER_INST.RX_IDLE_LINE_DETECTOR.idle_line_cntr[12]     m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock     SLE      Q       idle_line_cntr[12]       0.087       4.097
CommsFPGA_top_0.MANCHESTER_DECODER_INST.MANCHESTER_DECODER_ADAPTER_INST.RX_IDLE_LINE_DETECTOR.idle_line_cntr[13]     m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock     SLE      Q       idle_line_cntr[13]       0.108       4.196
CommsFPGA_top_0.MANCHESTER_DECODER_INST.MANCHESTER_DECODER_ADAPTER_INST.RX_IDLE_LINE_DETECTOR.idle_line_cntr[14]     m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock     SLE      Q       idle_line_cntr[14]       0.108       4.270
===========================================================================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                                   Starting                                                                                        Required          
Instance                                                                           Reference                                                  Type     Pin     Net                 Time         Slack
                                                                                   Clock                                                                                                             
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA[1]                             m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock     SLE      D       N_675_i             9.745        2.465
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA[0]                             m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock     SLE      D       APB3_RDATA_1[0]     9.745        2.922
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA[2]                             m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock     SLE      D       APB3_RDATA_1[2]     9.745        2.960
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA[5]                             m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock     SLE      D       APB3_RDATA_1[5]     9.745        3.274
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA[6]                             m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock     SLE      D       APB3_RDATA_1[6]     9.745        3.274
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA[3]                             m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock     SLE      D       APB3_RDATA_1[3]     9.745        3.342
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA[4]                             m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock     SLE      D       APB3_RDATA_1[4]     9.745        3.342
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA[7]                             m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock     SLE      D       APB3_RDATA_1[7]     9.745        3.342
CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.rx_byte_cntr[0]     m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock     SLE      EN      rx_byte_cntre       9.662        3.709
CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.rx_byte_cntr[1]     m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock     SLE      EN      rx_byte_cntre       9.662        3.709
=====================================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.255
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         9.745

    - Propagation time:                      7.279
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 2.465

    Number of logic level(s):                7
    Starting point:                          CommsFPGA_top_0.FIFOS_INST.ReadFIFO_Read_Ptr[1] / Q
    Ending point:                            CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA[1] / D
    The start point is clocked by            m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock [rising] on pin CLK
    The end   point is clocked by            System [rising] on pin CLK

Instance / Net                                                                    Pin      Pin               Arrival     No. of    
Name                                                                     Type     Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------
CommsFPGA_top_0.FIFOS_INST.ReadFIFO_Read_Ptr[1]                          SLE      Q        Out     0.108     0.108       -         
ReadFIFO_Read_Ptr[1]                                                     Net      -        -       1.595     -           32        
CommsFPGA_top_0.FIFOS_INST.RX_FIFO_Full_3_i_m2_0_0_wmux                  ARI1     B        In      -         1.703       -         
CommsFPGA_top_0.FIFOS_INST.RX_FIFO_Full_3_i_m2_0_0_wmux                  ARI1     Y        Out     0.165     1.868       -         
RX_FIFO_Full_3_i_m2_0_0_y0                                               Net      -        -       0.372     -           1         
CommsFPGA_top_0.FIFOS_INST.RX_FIFO_Full_3_i_m2_0_0_wmux_0                ARI1     A        In      -         2.240       -         
CommsFPGA_top_0.FIFOS_INST.RX_FIFO_Full_3_i_m2_0_0_wmux_0                ARI1     Y        Out     0.100     2.341       -         
RX_FIFO_Full                                                             Net      -        -       1.126     -           3         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA_1_20_0_0_wmux[1]     ARI1     D        In      -         3.467       -         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA_1_20_0_0_wmux[1]     ARI1     Y        Out     0.326     3.793       -         
APB3_RDATA_1_20_0_0_y0[1]                                                Net      -        -       0.372     -           1         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA_1_20_0_wmux_0[1]     ARI1     A        In      -         4.165       -         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA_1_20_0_wmux_0[1]     ARI1     Y        Out     0.100     4.266       -         
N_1633                                                                   Net      -        -       1.117     -           1         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA_1_26_i_m2[1]         CFG3     A        In      -         5.383       -         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA_1_26_i_m2[1]         CFG3     Y        Out     0.077     5.460       -         
N_743                                                                    Net      -        -       0.556     -           1         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA_RNO_0[1]             CFG4     D        In      -         6.016       -         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA_RNO_0[1]             CFG4     Y        Out     0.326     6.342       -         
N_675_i_1                                                                Net      -        -       0.556     -           1         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA_RNO[1]               CFG4     C        In      -         6.898       -         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA_RNO[1]               CFG4     Y        Out     0.223     7.121       -         
N_675_i                                                                  Net      -        -       0.159     -           1         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA[1]                   SLE      D        In      -         7.279       -         
===================================================================================================================================
Total path delay (propagation time + setup) of 7.535 is 1.682(22.3%) logic and 5.853(77.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: m2s010_som_CommsFPGA_CCC_0_FCCC|GL1_net_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                                             Starting                                                                                         Arrival          
Instance                                                     Reference                                                  Type     Pin     Net                  Time        Slack
                                                             Clock                                                                                                             
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TX_PreAmble_d[1]     m2s010_som_CommsFPGA_CCC_0_FCCC|GL1_net_inferred_clock     SLE      Q       TX_PreAmble_d[1]     0.108       6.899
CommsFPGA_top_0.BIT_CLK                                      m2s010_som_CommsFPGA_CCC_0_FCCC|GL1_net_inferred_clock     SLE      Q       BIT_CLK_i            0.108       7.879
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TX_PreAmble_d[0]     m2s010_som_CommsFPGA_CCC_0_FCCC|GL1_net_inferred_clock     SLE      Q       TX_PreAmble_d[0]     0.087       8.972
===============================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                             Starting                                                                                         Required          
Instance                                                     Reference                                                  Type     Pin     Net                  Time         Slack
                                                             Clock                                                                                                              
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.MANCHESTER_OUT       m2s010_som_CommsFPGA_CCC_0_FCCC|GL1_net_inferred_clock     SLE      D       MANCHESTER_OUT_5     9.745        6.899
CommsFPGA_top_0.BIT_CLK                                      m2s010_som_CommsFPGA_CCC_0_FCCC|GL1_net_inferred_clock     SLE      D       BIT_CLK_i_i          9.745        8.255
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TX_PreAmble_d[1]     m2s010_som_CommsFPGA_CCC_0_FCCC|GL1_net_inferred_clock     SLE      D       TX_PreAmble_d[0]     9.745        8.972
================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.255
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.745

    - Propagation time:                      2.846
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 6.899

    Number of logic level(s):                3
    Starting point:                          CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TX_PreAmble_d[1] / Q
    Ending point:                            CommsFPGA_top_0.MANCHESTER_ENCODER_INST.MANCHESTER_OUT / D
    The start point is clocked by            m2s010_som_CommsFPGA_CCC_0_FCCC|GL1_net_inferred_clock [rising] on pin CLK
    The end   point is clocked by            m2s010_som_CommsFPGA_CCC_0_FCCC|GL1_net_inferred_clock [rising] on pin CLK

Instance / Net                                                                                       Pin      Pin               Arrival     No. of    
Name                                                                                        Type     Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------------------
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TX_PreAmble_d[1]                                    SLE      Q        Out     0.108     0.108       -         
TX_PreAmble_d[1]                                                                            Net      -        -       0.778     -           4         
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.PARALLEL_2_SERIAL_PROC\.p2s_data_9_ss0_i_0_a2_2     CFG2     B        In      -         0.886       -         
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.PARALLEL_2_SERIAL_PROC\.p2s_data_9_ss0_i_0_a2_2     CFG2     Y        Out     0.164     1.050       -         
N_837                                                                                       Net      -        -       0.830     -           9         
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.un1_TX_PreAmble_d_0_o2_0_o2[0]                      CFG3     A        In      -         1.880       -         
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.un1_TX_PreAmble_d_0_o2_0_o2[0]                      CFG3     Y        Out     0.087     1.967       -         
un1_TX_PreAmble_d_i[0]                                                                      Net      -        -       0.556     -           1         
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.MAN_OUT_DATA_PROC\.MANCHESTER_OUT_5_u               CFG4     B        In      -         2.523       -         
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.MAN_OUT_DATA_PROC\.MANCHESTER_OUT_5_u               CFG4     Y        Out     0.165     2.687       -         
MANCHESTER_OUT_5                                                                            Net      -        -       0.159     -           1         
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.MANCHESTER_OUT                                      SLE      D        In      -         2.846       -         
======================================================================================================================================================
Total path delay (propagation time + setup) of 3.101 is 0.779(25.1%) logic and 2.322(74.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                                                                                                                     Starting                                                                                       Arrival          
Instance                                                                                                                             Reference                                           Type        Pin           Net              Time        Slack
                                                                                                                                     Clock                                                                                                           
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
CommsFPGA_top_0.FIFOS_INST.RECEIVE_FIFO_1.FIFO_8Kx9_0.RW1\.UI_ram_wrapper_1.L1_asyncnonpipe.FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0     m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock     RAM1K18     A_DOUT[0]     RDATA_int[0]     2.263       0.319
CommsFPGA_top_0.FIFOS_INST.RECEIVE_FIFO_1.FIFO_8Kx9_0.RW1\.UI_ram_wrapper_1.L1_asyncnonpipe.FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0     m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock     RAM1K18     A_DOUT[2]     RDATA_int[2]     2.263       0.357
CommsFPGA_top_0.FIFOS_INST.RECEIVE_FIFO_0.FIFO_8Kx9_0.RW1\.UI_ram_wrapper_1.L1_asyncnonpipe.FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0     m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock     RAM1K18     A_DOUT[0]     RDATA_int[0]     2.263       0.420
CommsFPGA_top_0.FIFOS_INST.RECEIVE_FIFO_0.FIFO_8Kx9_0.RW1\.UI_ram_wrapper_1.L1_asyncnonpipe.FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0     m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock     RAM1K18     A_DOUT[2]     RDATA_int[2]     2.263       0.458
CommsFPGA_top_0.FIFOS_INST.RECEIVE_FIFO_1.FIFO_8Kx9_0.RW1\.UI_ram_wrapper_1.L1_asyncnonpipe.FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0     m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock     RAM1K18     A_DOUT[5]     RDATA_int[5]     2.263       0.671
CommsFPGA_top_0.FIFOS_INST.RECEIVE_FIFO_1.FIFO_8Kx9_0.RW1\.UI_ram_wrapper_1.L1_asyncnonpipe.FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0     m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock     RAM1K18     A_DOUT[6]     RDATA_int[6]     2.263       0.671
CommsFPGA_top_0.FIFOS_INST.RECEIVE_FIFO_1.FIFO_8Kx9_0.RW1\.UI_ram_wrapper_1.L1_asyncnonpipe.FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0     m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock     RAM1K18     A_DOUT[3]     RDATA_int[3]     2.263       0.739
CommsFPGA_top_0.FIFOS_INST.RECEIVE_FIFO_1.FIFO_8Kx9_0.RW1\.UI_ram_wrapper_1.L1_asyncnonpipe.FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0     m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock     RAM1K18     A_DOUT[4]     RDATA_int[4]     2.263       0.739
CommsFPGA_top_0.FIFOS_INST.RECEIVE_FIFO_1.FIFO_8Kx9_0.RW1\.UI_ram_wrapper_1.L1_asyncnonpipe.FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0     m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock     RAM1K18     A_DOUT[7]     RDATA_int[7]     2.263       0.739
CommsFPGA_top_0.FIFOS_INST.RECEIVE_FIFO_0.FIFO_8Kx9_0.RW1\.UI_ram_wrapper_1.L1_asyncnonpipe.FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0     m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock     RAM1K18     A_DOUT[5]     RDATA_int[5]     2.263       0.771
=====================================================================================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                       Starting                                                                                 Required          
Instance                                                               Reference                                           Type     Pin     Net                 Time         Slack
                                                                       Clock                                                                                                      
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA[0]                 m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE      D       APB3_RDATA_1[0]     9.745        0.319
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA[2]                 m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE      D       APB3_RDATA_1[2]     9.745        0.357
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA[5]                 m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE      D       APB3_RDATA_1[5]     9.745        0.671
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA[6]                 m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE      D       APB3_RDATA_1[6]     9.745        0.671
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA[3]                 m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE      D       APB3_RDATA_1[3]     9.745        0.739
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA[4]                 m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE      D       APB3_RDATA_1[4]     9.745        0.739
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA[7]                 m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE      D       APB3_RDATA_1[7]     9.745        0.739
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA[1]                 m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE      D       N_675_i             9.745        1.310
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.mac_1_byte_1_reg_en_ret       m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE      D       N_730               9.745        1.551
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.mac_2_byte_1_reg_en_ret_1     m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE      D       N_730               9.745        1.551
==================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.255
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         9.745

    - Propagation time:                      9.425
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     0.319

    Number of logic level(s):                8
    Starting point:                          CommsFPGA_top_0.FIFOS_INST.RECEIVE_FIFO_1.FIFO_8Kx9_0.RW1\.UI_ram_wrapper_1.L1_asyncnonpipe.FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0 / A_DOUT[0]
    Ending point:                            CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA[0] / D
    The start point is clocked by            m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock [rising] on pin A_CLK
    The end   point is clocked by            System [rising] on pin CLK

Instance / Net                                                                                                                                   Pin           Pin               Arrival     No. of    
Name                                                                                                                                 Type        Name          Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
CommsFPGA_top_0.FIFOS_INST.RECEIVE_FIFO_1.FIFO_8Kx9_0.RW1\.UI_ram_wrapper_1.L1_asyncnonpipe.FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0     RAM1K18     A_DOUT[0]     Out     2.263     2.263       -         
RDATA_int[0]                                                                                                                         Net         -             -       1.123     -           2         
CommsFPGA_top_0.FIFOS_INST.RECEIVE_FIFO_1.FIFO_8Kx9_0.Q[0]                                                                           CFG4        C             In      -         3.386       -         
CommsFPGA_top_0.FIFOS_INST.RECEIVE_FIFO_1.FIFO_8Kx9_0.Q[0]                                                                           CFG4        Y             Out     0.203     3.589       -         
RX_FIFO_DOUT_1[0]                                                                                                                    Net         -             -       0.556     -           1         
CommsFPGA_top_0.FIFOS_INST.RX_FIFO_DOUT_3_0_0_wmux[0]                                                                                ARI1        D             In      -         4.144       -         
CommsFPGA_top_0.FIFOS_INST.RX_FIFO_DOUT_3_0_0_wmux[0]                                                                                ARI1        Y             Out     0.326     4.471       -         
RX_FIFO_DOUT_3_0_0_y0[0]                                                                                                             Net         -             -       0.372     -           1         
CommsFPGA_top_0.FIFOS_INST.RX_FIFO_DOUT_3_0_0_wmux_0[0]                                                                              ARI1        A             In      -         4.843       -         
CommsFPGA_top_0.FIFOS_INST.RX_FIFO_DOUT_3_0_0_wmux_0[0]                                                                              ARI1        Y             Out     0.100     4.943       -         
RX_FIFO_DOUT[0]                                                                                                                      Net         -             -       1.126     -           3         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA_RNO_4[0]                                                                         CFG4        C             In      -         6.070       -         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA_RNO_4[0]                                                                         CFG4        Y             Out     0.226     6.295       -         
APB3_RDATA_RNO_4[0]                                                                                                                  Net         -             -       0.556     -           1         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA_RNO_3[0]                                                                         CFG4        B             In      -         6.851       -         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA_RNO_3[0]                                                                         CFG4        Y             Out     0.165     7.016       -         
APB3_N_13_0                                                                                                                          Net         -             -       0.556     -           1         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA_RNO_2[0]                                                                         CFG4        B             In      -         7.571       -         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA_RNO_2[0]                                                                         CFG4        Y             Out     0.148     7.720       -         
APB3_N_14_0                                                                                                                          Net         -             -       0.556     -           1         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA_RNO_1[0]                                                                         CFG4        D             In      -         8.275       -         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA_RNO_1[0]                                                                         CFG4        Y             Out     0.271     8.547       -         
APB3_m8_i_0_2                                                                                                                        Net         -             -       0.556     -           1         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA_RNO[0]                                                                           CFG4        B             In      -         9.102       -         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA_RNO[0]                                                                           CFG4        Y             Out     0.165     9.267       -         
APB3_RDATA_1[0]                                                                                                                      Net         -             -       0.159     -           1         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA[0]                                                                               SLE         D             In      -         9.425       -         
=======================================================================================================================================================================================================
Total path delay (propagation time + setup) of 9.681 is 4.122(42.6%) logic and 5.558(57.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                              Starting                                                                                                Arrival          
Instance                                      Reference                                                             Type     Pin     Net              Time        Slack
                                              Clock                                                                                                                    
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
m2s010_som_sb_0.CORERESETP_0.count_ddr[0]     m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock     SLE      Q       count_ddr[0]     0.108       7.317
m2s010_som_sb_0.CORERESETP_0.count_ddr[1]     m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock     SLE      Q       count_ddr[1]     0.108       7.392
m2s010_som_sb_0.CORERESETP_0.count_ddr[2]     m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock     SLE      Q       count_ddr[2]     0.108       7.408
m2s010_som_sb_0.CORERESETP_0.count_ddr[3]     m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock     SLE      Q       count_ddr[3]     0.108       7.425
m2s010_som_sb_0.CORERESETP_0.count_ddr[4]     m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock     SLE      Q       count_ddr[4]     0.108       7.441
m2s010_som_sb_0.CORERESETP_0.count_ddr[5]     m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock     SLE      Q       count_ddr[5]     0.108       7.457
m2s010_som_sb_0.CORERESETP_0.count_ddr[6]     m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock     SLE      Q       count_ddr[6]     0.108       7.473
m2s010_som_sb_0.CORERESETP_0.count_ddr[7]     m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock     SLE      Q       count_ddr[7]     0.108       7.490
m2s010_som_sb_0.CORERESETP_0.count_ddr[8]     m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock     SLE      Q       count_ddr[8]     0.108       7.506
m2s010_som_sb_0.CORERESETP_0.count_ddr[9]     m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock     SLE      Q       count_ddr[9]     0.108       7.522
=======================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                               Starting                                                                                                   Required          
Instance                                       Reference                                                             Type     Pin     Net                 Time         Slack
                                               Clock                                                                                                                        
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
m2s010_som_sb_0.CORERESETP_0.count_ddr[13]     m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock     SLE      D       count_ddr_s[13]     9.745        7.317
m2s010_som_sb_0.CORERESETP_0.count_ddr[12]     m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock     SLE      D       count_ddr_s[12]     9.745        7.333
m2s010_som_sb_0.CORERESETP_0.count_ddr[11]     m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock     SLE      D       count_ddr_s[11]     9.745        7.350
m2s010_som_sb_0.CORERESETP_0.count_ddr[10]     m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock     SLE      D       count_ddr_s[10]     9.745        7.366
m2s010_som_sb_0.CORERESETP_0.count_ddr[9]      m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock     SLE      D       count_ddr_s[9]      9.745        7.382
m2s010_som_sb_0.CORERESETP_0.count_ddr[8]      m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock     SLE      D       count_ddr_s[8]      9.745        7.399
m2s010_som_sb_0.CORERESETP_0.count_ddr[7]      m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock     SLE      D       count_ddr_s[7]      9.745        7.415
m2s010_som_sb_0.CORERESETP_0.count_ddr[6]      m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock     SLE      D       count_ddr_s[6]      9.745        7.431
m2s010_som_sb_0.CORERESETP_0.count_ddr[5]      m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock     SLE      D       count_ddr_s[5]      9.745        7.447
m2s010_som_sb_0.CORERESETP_0.count_ddr[4]      m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock     SLE      D       count_ddr_s[4]      9.745        7.464
============================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.255
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.745

    - Propagation time:                      2.428
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 7.317

    Number of logic level(s):                14
    Starting point:                          m2s010_som_sb_0.CORERESETP_0.count_ddr[0] / Q
    Ending point:                            m2s010_som_sb_0.CORERESETP_0.count_ddr[13] / D
    The start point is clocked by            m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock [rising] on pin CLK
    The end   point is clocked by            m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock [rising] on pin CLK

Instance / Net                                              Pin      Pin               Arrival     No. of    
Name                                               Type     Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------
m2s010_som_sb_0.CORERESETP_0.count_ddr[0]          SLE      Q        Out     0.108     0.108       -         
count_ddr[0]                                       Net      -        -       0.733     -           3         
m2s010_som_sb_0.CORERESETP_0.count_ddr_s_614       ARI1     B        In      -         0.841       -         
m2s010_som_sb_0.CORERESETP_0.count_ddr_s_614       ARI1     FCO      Out     0.201     1.042       -         
count_ddr_s_614_FCO                                Net      -        -       0.000     -           1         
m2s010_som_sb_0.CORERESETP_0.count_ddr_cry[1]      ARI1     FCI      In      -         1.042       -         
m2s010_som_sb_0.CORERESETP_0.count_ddr_cry[1]      ARI1     FCO      Out     0.016     1.058       -         
count_ddr_cry[1]                                   Net      -        -       0.000     -           1         
m2s010_som_sb_0.CORERESETP_0.count_ddr_cry[2]      ARI1     FCI      In      -         1.058       -         
m2s010_som_sb_0.CORERESETP_0.count_ddr_cry[2]      ARI1     FCO      Out     0.016     1.075       -         
count_ddr_cry[2]                                   Net      -        -       0.000     -           1         
m2s010_som_sb_0.CORERESETP_0.count_ddr_cry[3]      ARI1     FCI      In      -         1.075       -         
m2s010_som_sb_0.CORERESETP_0.count_ddr_cry[3]      ARI1     FCO      Out     0.016     1.091       -         
count_ddr_cry[3]                                   Net      -        -       0.000     -           1         
m2s010_som_sb_0.CORERESETP_0.count_ddr_cry[4]      ARI1     FCI      In      -         1.091       -         
m2s010_som_sb_0.CORERESETP_0.count_ddr_cry[4]      ARI1     FCO      Out     0.016     1.107       -         
count_ddr_cry[4]                                   Net      -        -       0.000     -           1         
m2s010_som_sb_0.CORERESETP_0.count_ddr_cry[5]      ARI1     FCI      In      -         1.107       -         
m2s010_som_sb_0.CORERESETP_0.count_ddr_cry[5]      ARI1     FCO      Out     0.016     1.123       -         
count_ddr_cry[5]                                   Net      -        -       0.000     -           1         
m2s010_som_sb_0.CORERESETP_0.count_ddr_cry[6]      ARI1     FCI      In      -         1.123       -         
m2s010_som_sb_0.CORERESETP_0.count_ddr_cry[6]      ARI1     FCO      Out     0.016     1.140       -         
count_ddr_cry[6]                                   Net      -        -       0.000     -           1         
m2s010_som_sb_0.CORERESETP_0.count_ddr_cry[7]      ARI1     FCI      In      -         1.140       -         
m2s010_som_sb_0.CORERESETP_0.count_ddr_cry[7]      ARI1     FCO      Out     0.016     1.156       -         
count_ddr_cry[7]                                   Net      -        -       0.000     -           1         
m2s010_som_sb_0.CORERESETP_0.count_ddr_cry[8]      ARI1     FCI      In      -         1.156       -         
m2s010_som_sb_0.CORERESETP_0.count_ddr_cry[8]      ARI1     FCO      Out     0.016     1.172       -         
count_ddr_cry[8]                                   Net      -        -       0.000     -           1         
m2s010_som_sb_0.CORERESETP_0.count_ddr_cry[9]      ARI1     FCI      In      -         1.172       -         
m2s010_som_sb_0.CORERESETP_0.count_ddr_cry[9]      ARI1     FCO      Out     0.016     1.189       -         
count_ddr_cry[9]                                   Net      -        -       0.000     -           1         
m2s010_som_sb_0.CORERESETP_0.count_ddr_cry[10]     ARI1     FCI      In      -         1.189       -         
m2s010_som_sb_0.CORERESETP_0.count_ddr_cry[10]     ARI1     FCO      Out     0.016     1.205       -         
count_ddr_cry[10]                                  Net      -        -       0.000     -           1         
m2s010_som_sb_0.CORERESETP_0.count_ddr_cry[11]     ARI1     FCI      In      -         1.205       -         
m2s010_som_sb_0.CORERESETP_0.count_ddr_cry[11]     ARI1     FCO      Out     0.016     1.221       -         
count_ddr_cry[11]                                  Net      -        -       0.000     -           1         
m2s010_som_sb_0.CORERESETP_0.count_ddr_cry[12]     ARI1     FCI      In      -         1.221       -         
m2s010_som_sb_0.CORERESETP_0.count_ddr_cry[12]     ARI1     FCO      Out     0.016     1.238       -         
count_ddr_cry[12]                                  Net      -        -       0.000     -           1         
m2s010_som_sb_0.CORERESETP_0.count_ddr_s[13]       ARI1     FCI      In      -         1.238       -         
m2s010_som_sb_0.CORERESETP_0.count_ddr_s[13]       ARI1     S        Out     0.073     1.311       -         
count_ddr_s[13]                                    Net      -        -       1.117     -           1         
m2s010_som_sb_0.CORERESETP_0.count_ddr[13]         SLE      D        In      -         2.428       -         
=============================================================================================================
Total path delay (propagation time + setup) of 2.683 is 0.833(31.0%) logic and 1.850(69.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                                       Starting                                                                                                                                 Arrival          
Instance                                               Reference                                             Type        Pin                        Net                                         Time        Slack
                                                       Clock                                                                                                                                                     
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
m2s010_som_sb_0.CORECONFIGP_0.psel                     m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock     SLE         Q                          psel                                        0.108       1.356
m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST     m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock     MSS_060     MDDR_FABRIC_PREADY         CORECONFIGP_0_MDDR_APBmslave_PREADY         5.374       1.931
m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST     m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock     MSS_060     MDDR_FABRIC_PRDATA[3]      CORECONFIGP_0_MDDR_APBmslave_PRDATA[3]      5.850       2.454
m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST     m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock     MSS_060     MDDR_FABRIC_PRDATA[7]      CORECONFIGP_0_MDDR_APBmslave_PRDATA[7]      5.885       2.507
m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST     m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock     MSS_060     MDDR_FABRIC_PRDATA[1]      CORECONFIGP_0_MDDR_APBmslave_PRDATA[1]      5.657       2.541
m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST     m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock     MSS_060     MDDR_FABRIC_PRDATA[14]     CORECONFIGP_0_MDDR_APBmslave_PRDATA[14]     5.822       2.570
m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST     m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock     MSS_060     MDDR_FABRIC_PRDATA[15]     CORECONFIGP_0_MDDR_APBmslave_PRDATA[15]     5.729       2.575
m2s010_som_sb_0.CORECONFIGP_0.state[1]                 m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock     SLE         Q                          state[1]                                    0.087       2.647
m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST     m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock     MSS_060     MDDR_FABRIC_PRDATA[12]     CORECONFIGP_0_MDDR_APBmslave_PRDATA[12]     5.666       2.726
m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST     m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock     MSS_060     MDDR_FABRIC_PRDATA[9]      CORECONFIGP_0_MDDR_APBmslave_PRDATA[9]      5.576       2.728
=================================================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                           Starting                                                                                                                      Required          
Instance                                                   Reference                                             Type        Pin                  Net                                    Time         Slack
                                                           Clock                                                                                                                                           
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
m2s010_som_sb_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA_0[16]     m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock     SLE         D                    prdata[16]                             4.745        1.356
m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST         m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock     MSS_060     MDDR_FABRIC_PSEL     CORECONFIGP_0_MDDR_APBmslave_PSELx     4.005        1.528
m2s010_som_sb_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA_0[1]      m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock     SLE         D                    prdata[1]                              4.745        1.560
m2s010_som_sb_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA_0[2]      m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock     SLE         D                    prdata[2]                              4.745        1.560
m2s010_som_sb_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA_0[6]      m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock     SLE         D                    prdata[6]                              4.745        1.560
m2s010_som_sb_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA_0[7]      m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock     SLE         D                    prdata[7]                              4.745        1.560
m2s010_som_sb_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA_0[10]     m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock     SLE         D                    prdata[10]                             4.745        1.560
m2s010_som_sb_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA_0[12]     m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock     SLE         D                    prdata[12]                             4.745        1.560
m2s010_som_sb_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA_0[13]     m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock     SLE         D                    prdata[13]                             4.745        1.560
m2s010_som_sb_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA_0[14]     m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock     SLE         D                    prdata[14]                             4.745        1.560
===========================================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.000
    - Setup time:                            0.255
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.745

    - Propagation time:                      3.389
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 1.356

    Number of logic level(s):                3
    Starting point:                          m2s010_som_sb_0.CORECONFIGP_0.psel / Q
    Ending point:                            m2s010_som_sb_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA_0[16] / D
    The start point is clocked by            m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock [falling] on pin CLK
    The end   point is clocked by            m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock [rising] on pin CLK

Instance / Net                                                      Pin      Pin               Arrival     No. of    
Name                                                       Type     Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------
m2s010_som_sb_0.CORECONFIGP_0.psel                         SLE      Q        Out     0.108     0.108       -         
psel                                                       Net      -        -       0.940     -           10        
m2s010_som_sb_0.CORECONFIGP_0.int_sel_1_sqmuxa_1           CFG3     C        In      -         1.048       -         
m2s010_som_sb_0.CORECONFIGP_0.int_sel_1_sqmuxa_1           CFG3     Y        Out     0.210     1.258       -         
N_486                                                      Net      -        -       0.861     -           11        
m2s010_som_sb_0.CORECONFIGP_0.int_prdata_5_sqmuxa          CFG4     D        In      -         2.119       -         
m2s010_som_sb_0.CORECONFIGP_0.int_prdata_5_sqmuxa          CFG4     Y        Out     0.317     2.436       -         
prdata_0_iv_1[16]                                          Net      -        -       0.630     -           2         
m2s010_som_sb_0.CORECONFIGP_0.prdata_0_iv[16]              CFG4     B        In      -         3.066       -         
m2s010_som_sb_0.CORECONFIGP_0.prdata_0_iv[16]              CFG4     Y        Out     0.165     3.231       -         
prdata[16]                                                 Net      -        -       0.159     -           1         
m2s010_som_sb_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA_0[16]     SLE      D        In      -         3.389       -         
=====================================================================================================================
Total path delay (propagation time + setup) of 3.644 is 1.055(28.9%) logic and 2.589(71.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                                                                               Starting                                                      Arrival          
Instance                                                                       Reference     Type      Pin          Net                      Time        Slack
                                                                               Clock                                                                          
--------------------------------------------------------------------------------------------------------------------------------------------------------------
ident_coreinst.comm_block_INST.jtagi.b9_Rcmi_KsDw                              System        UJTAG     UIREG[6]     b3_1Um                   0.000       3.864
ident_coreinst.comm_block_INST.jtagi.b9_Rcmi_KsDw                              System        UJTAG     UIREG[3]     b6_uS_MrX[2]             0.000       3.926
ident_coreinst.comm_block_INST.jtagi.b9_Rcmi_KsDw                              System        UJTAG     UIREG[4]     b6_uS_MrX[3]             0.000       4.008
ident_coreinst.comm_block_INST.jtagi.b9_Rcmi_KsDw                              System        UJTAG     UIREG[5]     b6_uS_MrX[4]             0.000       4.051
ident_coreinst.comm_block_INST.jtagi.b9_Rcmi_KsDw                              System        UJTAG     UIREG[2]     b6_uS_MrX[1]             0.000       4.166
ident_coreinst.comm_block_INST.jtagi.b9_Rcmi_KsDw                              System        UJTAG     UIREG[1]     b6_uS_MrX[0]             0.000       4.223
CommsFPGA_CCC_0.CCC_INST                                                       System        CCC       LOCK         CommsFPGA_CCC_0_LOCK     0.000       4.860
ident_coreinst.comm_block_INST.jtagi.b9_Rcmi_KsDw                              System        UJTAG     UDRCAP       b7_nFG0rDY               0.000       4.905
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.READY_DELAY_PROC\.un5_apb3_rst_rs     System        SLE       Q            un5_apb3_rst_rs          0.108       5.362
ident_coreinst.comm_block_INST.jtagi.b9_Rcmi_KsDw                              System        UJTAG     UDRSH        b5_OvyH3                 0.000       5.604
==============================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                           Starting                                      Required          
Instance                                                   Reference     Type     Pin     Net            Time         Slack
                                                           Clock                                                           
---------------------------------------------------------------------------------------------------------------------------
ident_coreinst.IICE_INST.b4_PfFz.b5_PbrtL.b6_OKctIF[0]     System        SLE      EN      b6_OKctIF4     9.662        3.864
ident_coreinst.IICE_INST.b4_PfFz.b5_PbrtL.b6_OKctIF[1]     System        SLE      EN      b6_OKctIF4     9.662        3.864
ident_coreinst.IICE_INST.b4_PfFz.b5_PbrtL.b6_OKctIF[2]     System        SLE      EN      b6_OKctIF4     9.662        3.864
ident_coreinst.IICE_INST.b4_PfFz.b5_PbrtL.b6_OKctIF[3]     System        SLE      EN      b6_OKctIF4     9.662        3.864
ident_coreinst.IICE_INST.b4_PfFz.b5_PbrtL.b6_OKctIF[4]     System        SLE      EN      b6_OKctIF4     9.662        3.864
ident_coreinst.IICE_INST.b4_PfFz.b5_PbrtL.b6_OKctIF[5]     System        SLE      EN      b6_OKctIF4     9.662        3.864
ident_coreinst.IICE_INST.b4_PfFz.b5_PbrtL.b6_OKctIF[6]     System        SLE      EN      b6_OKctIF4     9.662        3.864
ident_coreinst.IICE_INST.b4_PfFz.b5_PbrtL.b6_OKctIF[7]     System        SLE      EN      b6_OKctIF4     9.662        3.864
ident_coreinst.IICE_INST.b4_PfFz.b5_PbrtL.b6_OKctIF[8]     System        SLE      EN      b6_OKctIF4     9.662        3.864
ident_coreinst.IICE_INST.b4_PfFz.b5_PbrtL.b6_OKctIF[9]     System        SLE      EN      b6_OKctIF4     9.662        3.864
===========================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.338
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.662

    - Propagation time:                      5.799
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 3.863

    Number of logic level(s):                4
    Starting point:                          ident_coreinst.comm_block_INST.jtagi.b9_Rcmi_KsDw / UIREG[6]
    Ending point:                            ident_coreinst.IICE_INST.b4_PfFz.b5_PbrtL.b6_OKctIF[0] / EN
    The start point is clocked by            System [rising]
    The end   point is clocked by            jtag_interface_x|identify_clk_int_inferred_clock [rising] on pin CLK

Instance / Net                                                             Pin          Pin               Arrival     No. of    
Name                                                             Type      Name         Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------
ident_coreinst.comm_block_INST.jtagi.b9_Rcmi_KsDw                UJTAG     UIREG[6]     Out     0.000     0.000       -         
b3_1Um                                                           Net       -            -       1.117     -           1         
ident_coreinst.comm_block_INST.jtagi.b9_PLF_6lNa2_0_a2_0         CFG4      D            In      -         1.117       -         
ident_coreinst.comm_block_INST.jtagi.b9_PLF_6lNa2_0_a2_0         CFG4      Y            Out     0.288     1.405       -         
b9_PLF_6lNa2_0_a2_0_0                                            Net       -            -       0.792     -           7         
ident_coreinst.comm_block_INST.b11_uRrc_9urXBb[0]                CFG4      B            In      -         2.197       -         
ident_coreinst.comm_block_INST.b11_uRrc_9urXBb[0]                CFG4      Y            Out     0.164     2.361       -         
b11_uRrc_9urXBb[0]                                               Net       -            -       0.888     -           13        
ident_coreinst.IICE_INST.b8_uKr_IFLY.b7_PSyi_9u_0_a2_m1_0_a2     CFG4      C            In      -         3.249       -         
ident_coreinst.IICE_INST.b8_uKr_IFLY.b7_PSyi_9u_0_a2_m1_0_a2     CFG4      Y            Out     0.210     3.459       -         
b7_PSyi_9u                                                       Net       -            -       0.556     -           1         
ident_coreinst.IICE_INST.b4_PfFz.b5_PbrtL.b6_OKctIF4             CFG2      A            In      -         4.015       -         
ident_coreinst.IICE_INST.b4_PfFz.b5_PbrtL.b6_OKctIF4             CFG2      Y            Out     0.087     4.102       -         
b6_OKctIF4                                                       Net       -            -       1.697     -           297       
ident_coreinst.IICE_INST.b4_PfFz.b5_PbrtL.b6_OKctIF[0]           SLE       EN           In      -         5.799       -         
================================================================================================================================
Total path delay (propagation time + setup) of 6.137 is 1.086(17.7%) logic and 5.050(82.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:12s; CPU Time elapsed 0h:00m:12s; Memory used current: 190MB peak: 207MB)


Finished timing report (Real Time elapsed 0h:00m:12s; CPU Time elapsed 0h:00m:12s; Memory used current: 190MB peak: 207MB)

---------------------------------------
Resource Usage Report for m2s010_som 

Mapping to part: m2s060tfcsbga325std
Cell usage:
CCC             2 uses
CLKINT          21 uses
MSS_060         1 use
MX2             2 uses
RCOSC_25_50MHZ  1 use
RCOSC_25_50MHZ_FAB  1 use
SYSRESET        1 use
UJTAG           1 use
XTLOSC          1 use
CFG1           34 uses
CFG2           365 uses
CFG3           419 uses
CFG4           1107 uses

Carry cells:
ARI1            635 uses - used for arithmetic functions
ARI1            104 uses - used for Wide-Mux implementation
Total ARI1      739 uses


Sequential Cells: 
SLE            2678 uses

DSP Blocks:    0 of 72 (0%)

I/O ports: 131
I/O primitives: 122
BIBUF          43 uses
INBUF          25 uses
OUTBUF         50 uses
OUTBUF_DIFF    1 use
TRIBUFF        3 uses


Global Clock Buffers: 21 of 8 (262%)


RAM/ROM usage summary
Total Block RAMs (RAM1K18) : 30 of 69 (43%)

Total LUTs:    2664

Extra resources required for RAM and MACC interface logic during P&R:

RAM64x18 Interface Logic : SLEs = 0; LUTs = 0;
RAM1K18  Interface Logic : SLEs = 1080; LUTs = 1080;
MACC     Interface Logic : SLEs = 0; LUTs = 0;

Total number of SLEs after P&R:  2678 + 0 + 1080 + 0 = 3758;
Total number of LUTs after P&R:  2664 + 0 + 1080 + 0 = 3744;

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:12s; CPU Time elapsed 0h:00m:12s; Memory used current: 41MB peak: 207MB)

Process took 0h:00m:12s realtime, 0h:00m:12s cputime
# Tue Aug 22 13:24:49 2017

###########################################################]
