In mode: Internal_scan...
  Design has scan chains in this mode
  Design is scan routed
  Post-DFT DRC enabled

Information: Starting test design rule checking. (TEST-222)
  Loading test protocol
  ...basic checks...
  ...basic sequential cell checks...
  ...checking vector rules...
  ...checking clock rules...
  ...checking scan chain rules...
  ...checking scan compression rules...
  ...checking X-state rules...
  ...checking tristate rules...
  ...extracting scan details...

-----------------------------------------------------------------
Begin Clock violations...

 Warning: Clock scan_rst used as data is different than capture clock scan_clk for inputs CK/D of stable DFF (A0/rx_d_vld_tt_reg). (C26-1)
 Warning: Clock scan_rst used as data is different than capture clock scan_clk for inputs CK/D of stable DFF (A0/current_state_reg[1]). (C26-2)
 Warning: Clock scan_rst used as data is different than capture clock scan_clk for inputs CK/D of stable DFF (A0/current_state_reg[2]). (C26-3)
 Warning: Clock scan_rst used as data is different than capture clock scan_clk for inputs CK/D of stable DFF (A0/current_state_reg[0]). (C26-4)
 Warning: Clock scan_rst used as data is different than capture clock scan_clk for inputs CK/D of stable DFF (A3/RdData_reg[7]). (C26-5)
 Warning: Clock scan_rst used as data is different than capture clock scan_clk for inputs CK/D of stable DFF (A3/RdData_reg[6]). (C26-6)
 Warning: Clock scan_rst used as data is different than capture clock scan_clk for inputs CK/D of stable DFF (A3/RdData_reg[5]). (C26-7)
 Warning: Clock scan_rst used as data is different than capture clock scan_clk for inputs CK/D of stable DFF (A3/RdData_reg[4]). (C26-8)
 Warning: Clock scan_rst used as data is different than capture clock scan_clk for inputs CK/D of stable DFF (A3/RdData_reg[3]). (C26-9)
 Warning: Clock scan_rst used as data is different than capture clock scan_clk for inputs CK/D of stable DFF (A3/RdData_reg[2]). (C26-10)
 Warning: Clock scan_rst used as data is different than capture clock scan_clk for inputs CK/D of stable DFF (A3/RdData_reg[1]). (C26-11)
 Warning: Clock scan_rst used as data is different than capture clock scan_clk for inputs CK/D of stable DFF (A3/RdData_reg[0]). (C26-12)
 Warning: Clock scan_rst used as data is different than capture clock scan_clk for inputs CK/D of stable DFF (A3/Regfile_reg[0][7]). (C26-13)
 Warning: Clock scan_rst used as data is different than capture clock scan_clk for inputs CK/D of stable DFF (A3/Regfile_reg[0][6]). (C26-14)
 Warning: Clock scan_rst used as data is different than capture clock scan_clk for inputs CK/D of stable DFF (A3/Regfile_reg[0][5]). (C26-15)
 Warning: Clock scan_rst used as data is different than capture clock scan_clk for inputs CK/D of stable DFF (A3/Regfile_reg[0][4]). (C26-16)
 Warning: Clock scan_rst used as data is different than capture clock scan_clk for inputs CK/D of stable DFF (A3/Regfile_reg[0][3]). (C26-17)
 Warning: Clock scan_rst used as data is different than capture clock scan_clk for inputs CK/D of stable DFF (A3/Regfile_reg[0][2]). (C26-18)
 Warning: Clock scan_rst used as data is different than capture clock scan_clk for inputs CK/D of stable DFF (A3/Regfile_reg[0][1]). (C26-19)
 Warning: Clock scan_rst used as data is different than capture clock scan_clk for inputs CK/D of stable DFF (A3/Regfile_reg[0][0]). (C26-20)
 Warning: Clock scan_rst used as data is different than capture clock scan_clk for inputs CK/D of stable DFF (A6/A2/rd_ptr_reg[3]). (C26-21)
 Warning: Clock scan_rst used as data is different than capture clock scan_clk for inputs CK/D of stable DFF (A6/A2/rd_ptr_reg[2]). (C26-22)
 Warning: Clock scan_rst used as data is different than capture clock scan_clk for inputs CK/D of stable DFF (A6/A2/rd_ptr_reg[1]). (C26-23)
 Warning: Clock scan_rst used as data is different than capture clock scan_clk for inputs CK/D of stable DFF (A6/A2/rd_ptr_reg[0]). (C26-24)

Clock violations completed...
-----------------------------------------------------------------

-----------------------------------------------------------------
Begin Other violations...

Warning: Cell A2/U0_TLATNCAX4M has constant 1 value. (TEST-505)

Other violations completed...
-----------------------------------------------------------------

-----------------------------------------------------------------
  DRC Report

  Total violations: 25

-----------------------------------------------------------------

24 CLOCK VIOLATIONS
    24 Clock as data different from capture clock for stable cell violations (C26)

1 OTHER VIOLATION
     1 Cell is constant 1 violation (TEST-505)


Warning: Violations occurred during test design rule checking. (TEST-124)

-----------------------------------------------------------------
  Sequential Cell Report

  1 out of 272 sequential cells have violations

-----------------------------------------------------------------

SEQUENTIAL CELLS WITH VIOLATIONS
      *   1 cell has constant 1 value
         A2/U0_TLATNCAX4M
SEQUENTIAL CELLS WITHOUT VIOLATIONS
      * 271 cells are valid scan cells
         A0/rx_d_vld_tt_reg
         A0/current_state_reg[1]
         A0/current_state_reg[2]
         A0/current_state_reg[0]
         A1/out_valid_reg
         A1/alu_out_reg[6]
         A1/alu_out_reg[5]
         A1/alu_out_reg[4]
         A1/alu_out_reg[3]
         A1/alu_out_reg[2]
         A1/alu_out_reg[1]
         A1/alu_out_reg[0]
         A1/alu_out_reg[7]
         A3/RdData_reg[7]
         A3/RdData_reg[6]
         A3/RdData_reg[5]
         A3/RdData_reg[4]
         A3/RdData_reg[3]
         A3/RdData_reg[2]
         A3/RdData_reg[1]
         A3/RdData_reg[0]
         A3/Regfile_reg[3][0]
         A3/Regfile_reg[2][0]
         A3/Regfile_reg[1][6]
         A3/Regfile_reg[0][7]
         A3/Regfile_reg[0][6]
         A3/Regfile_reg[0][5]
         A3/Regfile_reg[0][4]
         A3/Regfile_reg[0][3]
         A3/Regfile_reg[0][2]
         A3/Regfile_reg[0][1]
         A3/Regfile_reg[0][0]
         A3/Regfile_reg[2][1]
         A3/Regfile_reg[7][7]
         A3/Regfile_reg[7][6]
         A3/Regfile_reg[7][5]
         A3/Regfile_reg[7][4]
         A3/Regfile_reg[7][3]
         A3/Regfile_reg[7][2]
         A3/Regfile_reg[7][1]
         A3/Regfile_reg[7][0]
         A3/Regfile_reg[6][7]
         A3/Regfile_reg[6][6]
         A3/Regfile_reg[6][5]
         A3/Regfile_reg[6][4]
         A3/Regfile_reg[6][3]
         A3/Regfile_reg[6][2]
         A3/Regfile_reg[6][1]
         A3/Regfile_reg[6][0]
         A3/Regfile_reg[5][7]
         A3/Regfile_reg[5][6]
         A3/Regfile_reg[5][5]
         A3/Regfile_reg[5][4]
         A3/Regfile_reg[5][3]
         A3/Regfile_reg[5][2]
         A3/Regfile_reg[5][1]
         A3/Regfile_reg[5][0]
         A3/Regfile_reg[4][6]
         A3/Regfile_reg[4][5]
         A3/Regfile_reg[4][4]
         A3/Regfile_reg[4][3]
         A3/Regfile_reg[4][2]
         A3/Regfile_reg[4][1]
         A3/Regfile_reg[4][0]
         A3/Regfile_reg[1][1]
         A3/Regfile_reg[1][5]
         A3/Regfile_reg[1][4]
         A3/Regfile_reg[1][7]
         A3/Regfile_reg[1][3]
         A3/Regfile_reg[1][2]
         A3/Regfile_reg[1][0]
         A3/Regfile_reg[3][6]
         A3/Regfile_reg[3][7]
         A3/Regfile_reg[3][5]
         A3/RdData_valid_reg
         A3/Regfile_reg[3][4]
         A3/Regfile_reg[3][2]
         A3/Regfile_reg[3][3]
         A3/Regfile_reg[3][1]
         A3/Regfile_reg[2][2]
         A3/Regfile_reg[2][4]
         A3/Regfile_reg[2][6]
         A3/Regfile_reg[2][3]
         A3/Regfile_reg[2][5]
         A3/Regfile_reg[4][7]
         A3/Regfile_reg[2][7]
         A4/stages_reg[1]
         A4/stages_reg[0]
         A5/reg_enable_bus_reg
         A5/reg_stage_reg[1]
         A5/reg_sync_bus_reg[7]
         A5/reg_sync_bus_reg[4]
         A5/reg_sync_bus_reg[3]
         A5/reg_stage_reg[0]
         A5/reg_sync_bus_reg[6]
         A5/reg_sync_bus_reg[5]
         A5/reg_sync_bus_reg[2]
         A5/reg_sync_bus_reg[1]
         A5/reg_sync_bus_reg[0]
         A7/stages_reg[0]
         A7/stages_reg[1]
         A8/process_reg[1]
         A8/process_reg[0]
         A10/div_clk_reg
         A10/odd_edge_tog_reg
         A10/count_reg[6]
         A10/count_reg[0]
         A10/count_reg[5]
         A10/count_reg[4]
         A10/count_reg[3]
         A10/count_reg[2]
         A10/count_reg[1]
         A11/div_clk_reg
         A11/count_reg[6]
         A11/count_reg[0]
         A11/count_reg[5]
         A11/count_reg[4]
         A11/count_reg[3]
         A11/count_reg[2]
         A11/count_reg[1]
         A11/odd_edge_tog_reg
         A6/A0/c_counter_reg[3]
         A6/A0/wptr_reg[0]
         A6/A0/wptr_reg[1]
         A6/A0/wptr_reg[3]
         A6/A0/wptr_reg[2]
         A6/A0/c_counter_reg[2]
         A6/A0/w_addr_reg[2]
         A6/A0/c_counter_reg[1]
         A6/A0/c_counter_reg[0]
         A6/A0/w_addr_reg[1]
         A6/A0/w_addr_reg[0]
         A6/A0/w_full_reg
         A6/A1/memory_reg[5][7]
         A6/A1/memory_reg[5][6]
         A6/A1/memory_reg[5][5]
         A6/A1/memory_reg[5][4]
         A6/A1/memory_reg[5][3]
         A6/A1/memory_reg[5][2]
         A6/A1/memory_reg[5][1]
         A6/A1/memory_reg[5][0]
         A6/A1/memory_reg[1][7]
         A6/A1/memory_reg[1][6]
         A6/A1/memory_reg[1][5]
         A6/A1/memory_reg[1][4]
         A6/A1/memory_reg[1][3]
         A6/A1/memory_reg[1][2]
         A6/A1/memory_reg[1][1]
         A6/A1/memory_reg[1][0]
         A6/A1/memory_reg[7][7]
         A6/A1/memory_reg[7][6]
         A6/A1/memory_reg[7][5]
         A6/A1/memory_reg[7][4]
         A6/A1/memory_reg[7][3]
         A6/A1/memory_reg[7][2]
         A6/A1/memory_reg[7][1]
         A6/A1/memory_reg[7][0]
         A6/A1/memory_reg[3][7]
         A6/A1/memory_reg[3][6]
         A6/A1/memory_reg[3][5]
         A6/A1/memory_reg[3][4]
         A6/A1/memory_reg[3][3]
         A6/A1/memory_reg[3][2]
         A6/A1/memory_reg[3][1]
         A6/A1/memory_reg[3][0]
         A6/A1/memory_reg[6][7]
         A6/A1/memory_reg[6][6]
         A6/A1/memory_reg[6][5]
         A6/A1/memory_reg[6][4]
         A6/A1/memory_reg[6][3]
         A6/A1/memory_reg[6][2]
         A6/A1/memory_reg[6][1]
         A6/A1/memory_reg[6][0]
         A6/A1/memory_reg[2][7]
         A6/A1/memory_reg[2][6]
         A6/A1/memory_reg[2][5]
         A6/A1/memory_reg[2][4]
         A6/A1/memory_reg[2][3]
         A6/A1/memory_reg[2][2]
         A6/A1/memory_reg[2][1]
         A6/A1/memory_reg[2][0]
         A6/A1/memory_reg[4][7]
         A6/A1/memory_reg[4][6]
         A6/A1/memory_reg[4][5]
         A6/A1/memory_reg[4][4]
         A6/A1/memory_reg[4][3]
         A6/A1/memory_reg[4][2]
         A6/A1/memory_reg[4][1]
         A6/A1/memory_reg[4][0]
         A6/A1/memory_reg[0][7]
         A6/A1/memory_reg[0][6]
         A6/A1/memory_reg[0][5]
         A6/A1/memory_reg[0][4]
         A6/A1/memory_reg[0][3]
         A6/A1/memory_reg[0][2]
         A6/A1/memory_reg[0][1]
         A6/A1/memory_reg[0][0]
         A6/A2/rd_ptr_reg[3]
         A6/A2/rd_ptr_reg[2]
         A6/A2/gray_rd_ptr_reg[3]
         A6/A2/gray_rd_ptr_reg[2]
         A6/A2/gray_rd_ptr_reg[1]
         A6/A2/gray_rd_ptr_reg[0]
         A6/A2/rd_ptr_reg[1]
         A6/A2/rd_ptr_reg[0]
         A6/A3/sync_reg_reg[1][1]
         A6/A3/sync_reg_reg[0][1]
         A6/A3/sync_reg_reg[3][1]
         A6/A3/sync_reg_reg[2][1]
         A6/A3/sync_reg_reg[3][0]
         A6/A3/sync_reg_reg[2][0]
         A6/A3/sync_reg_reg[1][0]
         A6/A3/sync_reg_reg[0][0]
         A6/A4/sync_reg_reg[3][1]
         A6/A4/sync_reg_reg[2][1]
         A6/A4/sync_reg_reg[1][1]
         A6/A4/sync_reg_reg[0][1]
         A6/A4/sync_reg_reg[3][0]
         A6/A4/sync_reg_reg[2][0]
         A6/A4/sync_reg_reg[1][0]
         A6/A4/sync_reg_reg[0][0]
         A9/U0_uart_fsm/current_state_reg[2]
         A9/U0_uart_fsm/current_state_reg[0]
         A9/U0_uart_fsm/current_state_reg[1]
         A9/U0_edge_bit_counter/bit_count_reg[3]
         A9/U0_edge_bit_counter/bit_count_reg[2]
         A9/U0_edge_bit_counter/bit_count_reg[1]
         A9/U0_edge_bit_counter/bit_count_reg[0]
         A9/U0_edge_bit_counter/edge_count_reg[5]
         A9/U0_edge_bit_counter/edge_count_reg[4]
         A9/U0_edge_bit_counter/edge_count_reg[0]
         A9/U0_edge_bit_counter/edge_count_reg[3]
         A9/U0_edge_bit_counter/edge_count_reg[2]
         A9/U0_edge_bit_counter/edge_count_reg[1]
         A9/U0_data_sampling/Samples_reg[2]
         A9/U0_data_sampling/Samples_reg[1]
         A9/U0_data_sampling/Samples_reg[0]
         A9/U0_data_sampling/sampled_bit_reg
         A9/U0_deserializer/P_DATA_reg[0]
         A9/U0_deserializer/P_DATA_reg[5]
         A9/U0_deserializer/P_DATA_reg[1]
         A9/U0_deserializer/P_DATA_reg[4]
         A9/U0_deserializer/P_DATA_reg[7]
         A9/U0_deserializer/P_DATA_reg[3]
         A9/U0_deserializer/P_DATA_reg[6]
         A9/U0_deserializer/P_DATA_reg[2]
         A9/U0_strt_chk/strt_glitch_reg
         A9/U0_par_chk/par_err_reg
         A9/U0_stp_chk/stp_err_reg
         A12/a0/mux_sel_reg[1]
         A12/a0/ser_en_reg
         A12/a0/mux_sel_reg[0]
         A12/a0/current_state_reg[2]
         A12/a0/current_state_reg[0]
         A12/a0/current_state_reg[1]
         A12/a0/busy_reg
         A12/a1/tx_out_reg
         A12/a2/par_bit_reg
         A12/a3/ser_data_reg
         A12/a3/data_set_reg[5]
         A12/a3/data_set_reg[1]
         A12/a3/data_set_reg[7]
         A12/a3/data_set_reg[3]
         A12/a3/data_set_reg[6]
         A12/a3/data_set_reg[2]
         A12/a3/data_set_reg[4]
         A12/a3/data_set_reg[0]
         A12/a3/counter_reg[2]
         A12/a3/counter_reg[1]
         A12/a3/counter_reg[0]
         A12/a3/ser_done_reg

....Inferring feed-through connections....
Information: Test design rule checking completed. (TEST-123)
  Running test coverage estimation...
 12446 faults were added to fault list.
 0            4569   2496         2/0/0    72.78%      0.00
 0            1044   1450         3/0/0    83.84%      0.00
 0             615    831         6/0/1    90.38%      0.00
 0             266    539        14/0/1    93.45%      0.00
 0             162    357        25/0/1    95.37%      0.00
 0              95    246        37/0/2    96.55%      0.01
 0              73    153        52/0/3    97.53%      0.01
 0              53     71        74/0/4    98.40%      0.01
 0              32      7       100/0/4    99.09%      0.01
 
            Pattern Summary Report
 -----------------------------------------------
 #internal patterns                           0
 -----------------------------------------------
 

     Uncollapsed Stuck Fault Summary Report
 -----------------------------------------------
 fault class                     code   #faults
 ------------------------------  ----  ---------
 Detected                         DT       9223
 Possibly detected                PT          0
 Undetectable                     UD       3138
 ATPG untestable                  AU         78
 Not detected                     ND          7
 -----------------------------------------------
 total faults                             12446
 test coverage                            99.09%
 -----------------------------------------------
  Information: The test coverage above may be inferior
               than the real test coverage with customized
               protocol and test simulation library.
1
