0.6
2018.1
Apr  4 2018
19:30:32
C:/Temp/lucaspeacock/FPGA/Lab2/lab2_2_1/lab2_2_1.sim/sim_1/behav/xsim/glbl.v,1522801934,verilog,,,,glbl,,,,,,,,
C:/Temp/lucaspeacock/FPGA/Lab2/lab2_2_1/lab2_2_1.srcs/sources_1/imports/new/mux2.v,1579744676,verilog,,C:/Temp/lucaspeacock/FPGA/Lab2/lab2_2_1/lab2_2_1.srcs/sources_1/new/lab2_2_1.v,,mux2,,,,,,,,
C:/Temp/lucaspeacock/FPGA/Lab2/lab2_2_1/lab2_2_1.srcs/sources_1/new/comparator_dataflow.v,1580342183,verilog,,C:/Temp/lucaspeacock/FPGA/Lab2/lab2_2_1/lab2_2_1.srcs/sources_1/new/lab2_2_1_partA.v,,comparator_dataflow,,,,,,,,
C:/Temp/lucaspeacock/FPGA/Lab2/lab2_2_1/lab2_2_1.srcs/sources_1/new/lab2_2_1.v,1580394123,verilog,,,,lab2_2_1,,,,,,,,
C:/Temp/lucaspeacock/FPGA/Lab2/lab2_2_1/lab2_2_1.srcs/sources_1/new/lab2_2_1_partA.v,1580343780,verilog,,C:/Temp/lucaspeacock/FPGA/Lab2/lab2_2_1/lab2_2_1.srcs/sources_1/imports/new/mux2.v,,lab2_2_1_partA,,,,,,,,
