
---------- Begin Simulation Statistics ----------
final_tick                               395935737000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  79640                       # Simulator instruction rate (inst/s)
host_mem_usage                                1036660                       # Number of bytes of host memory used
host_op_rate                                    82999                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1255.65                       # Real time elapsed on the host
host_tick_rate                              315323584                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     104217524                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.395936                       # Number of seconds simulated
sim_ticks                                395935737000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             98.520330                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                10851107                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             11014079                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect             368471                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect          17852939                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          27120770                       # Number of conditional branches predicted
system.cpu.branchPred.condPredictedNotTaken     18394456                       # RE: number of conditional branches predicted not taken
system.cpu.branchPred.condPredictedTaken     17669518                       # RE: Number of conditional branches predicted taken
system.cpu.branchPred.indirectHits             110199                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          112219                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             2020                       # Number of indirect misses.
system.cpu.branchPred.lookups                36063974                       # Number of BP lookups
system.cpu.branchPred.uncondPredicted         8943204                       # RE: number of unconditional branches
system.cpu.branchPred.usedRAS                 6708212                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        42418                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     104217524                       # Number of ops (including micro ops) committed
system.cpu.cpi                               7.918715                       # CPI: cycles per instruction
system.cpu.discardedOps                      53001246                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch1.degraded_predictions        3184772                       # RE: Number of predictions degraded
system.cpu.fetch1.other_incorrect_predictions     49301377                       # RE: Number of other incorrect predictions
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.correct_branch_predictions      3184838                       # RE: Number of correct predictions
system.cpu.fetch2.degraded_branch_predictions      3184772                       # RE: Number of flipped predictions
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.incorrect_branch_predictions     14668167                       # RE: Number of incorrect predictions
system.cpu.fetch2.int_instructions           90798167                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          15557993                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.no_branch_predictions             0                       # RE: no branch case
system.cpu.fetch2.not_taken_branch_predictions     18394456                       # RE: Number of not taken branch predictions
system.cpu.fetch2.store_instructions         15890305                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.taken_branch_predictions     17669518                       # RE: Number of taken branch predictions
system.cpu.fetch2.vec_instructions              16237                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                       274738791                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.126283                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        791871474                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                 934      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                77777462     74.63%     74.63% # Class of committed instruction
system.cpu.op_class_0::IntMult                 316058      0.30%     74.93% # Class of committed instruction
system.cpu.op_class_0::IntDiv                   31070      0.03%     74.96% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     74.96% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     5      0.00%     74.96% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                    15      0.00%     74.96% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    5      0.00%     74.96% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     74.96% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     5      0.00%     74.96% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                   41      0.00%     74.96% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     74.96% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                   1896      0.00%     74.97% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     74.97% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                   3756      0.00%     74.97% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                   3728      0.00%     74.97% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     74.97% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                  2850      0.00%     74.98% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     74.98% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     74.98% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     74.98% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     74.98% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     74.98% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     74.98% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     74.98% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     74.98% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     74.98% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     74.98% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     74.98% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     74.98% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     74.98% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     74.98% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     74.98% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     74.98% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     74.98% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     74.98% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     74.98% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     74.98% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     74.98% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     74.98% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     74.98% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     74.98% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     74.98% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     74.98% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     74.98% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     74.98% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     74.98% # Class of committed instruction
system.cpu.op_class_0::MemRead               12406465     11.90%     86.88% # Class of committed instruction
system.cpu.op_class_0::MemWrite              13673234     13.12%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                104217524                       # Class of committed instruction
system.cpu.tickCycles                       517132683                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                   144                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      8276654                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      16586076                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           12                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      9512946                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          665                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     19027172                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            665                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp              19007                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      8275493                       # Transaction distribution
system.membus.trans_dist::CleanEvict             1161                       # Transaction distribution
system.membus.trans_dist::ReadExReq             38717                       # Transaction distribution
system.membus.trans_dist::ReadExResp            38717                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         19007                       # Transaction distribution
system.membus.trans_dist::InvalidateReq       8251698                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     16643800                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               16643800                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    533325888                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               533325888                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           8309422                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 8309422    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             8309422                       # Request fanout histogram
system.membus.reqLayer0.occupancy         53820685000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              13.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy          308634500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 395935737000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           1197971                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     16618246                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      1154587                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           17430                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            64549                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           64549                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       1154843                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        43128                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq      8251706                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp      8251706                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side      3464273                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     25077125                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              28541398                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side    147803520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    540827520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              688631040                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         8277317                       # Total snoops (count)
system.tol2bus.snoopTraffic                 529631552                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         17791543                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000038                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.006168                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               17790866    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    677      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           17791543                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        19010926000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              4.8                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        4287369997                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        1732264500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.4                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 395935737000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst              1153026                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                51770                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1204796                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst             1153026                       # number of overall hits
system.l2.overall_hits::.cpu.data               51770                       # number of overall hits
system.l2.overall_hits::total                 1204796                       # number of overall hits
system.l2.demand_misses::.cpu.inst               1817                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              55907                       # number of demand (read+write) misses
system.l2.demand_misses::total                  57724                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1817                       # number of overall misses
system.l2.overall_misses::.cpu.data             55907                       # number of overall misses
system.l2.overall_misses::total                 57724                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    151561000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   4642946500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       4794507500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    151561000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   4642946500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      4794507500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst          1154843                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           107677                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1262520                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst         1154843                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          107677                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1262520                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.001573                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.519210                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.045721                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.001573                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.519210                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.045721                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 83412.768299                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 83047.677393                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 83059.169496                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 83412.768299                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 83047.677393                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 83059.169496                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             8275493                       # number of writebacks
system.l2.writebacks::total                   8275493                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst          1817                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         55907                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             57724                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1817                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        55907                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            57724                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    133391000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   4083876500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   4217267500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    133391000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   4083876500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   4217267500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.001573                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.519210                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.045721                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.001573                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.519210                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.045721                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 73412.768299                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 73047.677393                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 73059.169496                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 73412.768299                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 73047.677393                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 73059.169496                       # average overall mshr miss latency
system.l2.replacements                        8277317                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      8342753                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          8342753                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      8342753                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      8342753                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      1154577                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          1154577                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      1154577                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      1154577                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks            2                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             2                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data             25832                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 25832                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           38717                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               38717                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   3108330000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    3108330000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         64549                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             64549                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.599808                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.599808                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 80283.338069                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 80283.338069                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        38717                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          38717                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   2721160000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2721160000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.599808                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.599808                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 70283.338069                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 70283.338069                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst        1153026                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            1153026                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         1817                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1817                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    151561000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    151561000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst      1154843                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        1154843                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.001573                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.001573                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 83412.768299                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 83412.768299                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1817                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1817                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    133391000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    133391000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.001573                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.001573                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 73412.768299                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 73412.768299                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         25938                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             25938                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        17190                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           17190                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   1534616500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   1534616500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        43128                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         43128                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.398581                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.398581                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 89273.792903                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 89273.792903                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data        17190                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        17190                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   1362716500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   1362716500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.398581                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.398581                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 79273.792903                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 79273.792903                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu.data             8                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                 8                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu.data      8251698                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total         8251698                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data      8251706                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total       8251706                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data     0.999999                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.999999                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data      8251698                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total      8251698                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data 156782312500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total 156782312500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data     0.999999                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.999999                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 19000.006120                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19000.006120                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 395935737000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 32657.295325                       # Cycle average of tags in use
system.l2.tags.total_refs                    10775460                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   8310093                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.296671                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks   22484.288947                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       238.071357                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      9934.935021                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.686166                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.007265                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.303190                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.996622                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            8                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           88                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1335                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        31337                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 160527373                       # Number of tag accesses
system.l2.tags.data_accesses                160527373                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 395935737000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst         116288                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        3578048                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            3694336                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst       116288                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        116288                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    529631552                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       529631552                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst            1817                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           55907                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               57724                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      8275493                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            8275493                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            293704                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           9036941                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total               9330645                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       293704                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           293704                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks     1337670492                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1337670492                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks     1337670492                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           293704                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          9036941                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1347001137                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   8275493.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1817.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     55907.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.004077428500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       375035                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       375035                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             6911721                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            7999323                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       57724                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    8275493                       # Number of write requests accepted
system.mem_ctrls.readBursts                     57724                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  8275493                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              3543                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              3550                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              3314                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              3571                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              3873                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              3719                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              3612                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              3507                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              3831                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              3661                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             3621                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             3528                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             3531                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             3545                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             3684                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             3634                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            517171                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            517136                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            516841                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            517094                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            517385                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            517416                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            517337                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            517272                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            517557                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            517369                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           517201                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           517103                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           517100                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           517169                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           517137                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           517184                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.32                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    761520000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  288620000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              1843845000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13192.43                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                31942.43                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    35589                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 7705512                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 61.65                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.11                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 57724                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              8275493                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   57404                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     320                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                 372649                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                 663824                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 420556                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 476982                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 411828                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 456313                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 680411                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 436936                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 464180                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 422230                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 408069                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 512146                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 405996                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 409380                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 405985                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 395995                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 392774                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 383807                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  35323                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  32048                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  27160                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  23567                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                  16994                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                  11585                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   6653                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   2071                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       592095                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    900.741509                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   767.938279                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   291.616578                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        42108      7.11%      7.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         9404      1.59%      8.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        12514      2.11%     10.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         9473      1.60%     12.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         4015      0.68%     13.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        11742      1.98%     15.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        10127      1.71%     16.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        12487      2.11%     18.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       480225     81.11%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       592095                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       375035                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean       0.153906                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      5.623883                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127        375034    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3200-3327            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        375035                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       375035                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      22.065866                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     21.909166                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      2.781804                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             2289      0.61%      0.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               64      0.02%      0.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1034      0.28%      0.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19            69987     18.66%     19.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20            28535      7.61%     27.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21            13334      3.56%     30.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22           174972     46.65%     77.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23             1759      0.47%     77.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24            54015     14.40%     92.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25             2820      0.75%     93.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26             3065      0.82%     93.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27             3550      0.95%     94.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28             3246      0.87%     95.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29             3523      0.94%     96.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30             2694      0.72%     97.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::31             3176      0.85%     98.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32             1972      0.53%     98.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::33             1675      0.45%     99.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::34              669      0.18%     99.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::35             2645      0.71%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::37                9      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::38                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        375035                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                3694336                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               529630208                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 3694336                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            529631552                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                         9.33                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1337.67                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      9.33                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1337.67                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        10.52                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.07                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                   10.45                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  395902034000                       # Total gap between requests
system.mem_ctrls.avgGap                      47508.91                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst       116288                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      3578048                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    529630208                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 293704.228067697783                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 9036941.265041705221                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1337667097.223911285400                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1817                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        55907                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      8275493                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     58750750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   1785094250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 9696778968250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     32333.93                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     31929.71                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   1171746.38                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    92.89                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           2112040560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1122576180                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           207309900                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        21599420400                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     31254444000.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      82314752790                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      82721636640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       221332180470                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        559.010364                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 213300544750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  13221000000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 169414192250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           2115517740                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           1124424345                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           204839460                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        21598543440                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     31254444000.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      82515668100                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      82552444800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       221365881885                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        559.095482                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 212855269250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  13221000000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 169859467750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 395935737000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst    125285488                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        125285488                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst    125285488                       # number of overall hits
system.cpu.icache.overall_hits::total       125285488                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst      1154843                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        1154843                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst      1154843                       # number of overall misses
system.cpu.icache.overall_misses::total       1154843                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  15153619500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  15153619500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  15153619500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  15153619500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst    126440331                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    126440331                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst    126440331                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    126440331                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.009134                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.009134                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.009134                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.009134                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 13121.800539                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13121.800539                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 13121.800539                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13121.800539                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks      1154587                       # number of writebacks
system.cpu.icache.writebacks::total           1154587                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst      1154843                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      1154843                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst      1154843                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      1154843                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  13998776500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  13998776500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  13998776500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  13998776500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.009134                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.009134                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.009134                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.009134                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 12121.800539                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12121.800539                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 12121.800539                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12121.800539                       # average overall mshr miss latency
system.cpu.icache.replacements                1154587                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst    125285488                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       125285488                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst      1154843                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       1154843                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  15153619500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  15153619500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst    126440331                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    126440331                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.009134                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.009134                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 13121.800539                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13121.800539                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst      1154843                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      1154843                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  13998776500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  13998776500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.009134                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.009134                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 12121.800539                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12121.800539                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 395935737000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           255.524016                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           126440331                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           1154843                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            109.487031                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   255.524016                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.998141                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.998141                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           45                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          136                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           37                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           28                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           10                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         254035505                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        254035505                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 395935737000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 395935737000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 395935737000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     17787205                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         17787205                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     17787222                       # number of overall hits
system.cpu.dcache.overall_hits::total        17787222                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      8359381                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        8359381                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      8359384                       # number of overall misses
system.cpu.dcache.overall_misses::total       8359384                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 265407201500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 265407201500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 265407201500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 265407201500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     26146586                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     26146586                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     26146606                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     26146606                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.319712                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.319712                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.319712                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.319712                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 31749.623746                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 31749.623746                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 31749.612352                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 31749.612352                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      8342753                       # number of writebacks
system.cpu.dcache.writebacks::total           8342753                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data            2                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data            2                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      8359379                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      8359379                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      8359382                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      8359382                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 257047692500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 257047692500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 257047952000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 257047952000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.319712                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.319712                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.319712                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.319712                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 30749.615791                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 30749.615791                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 30749.635798                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 30749.635798                       # average overall mshr miss latency
system.cpu.dcache.replacements                8358359                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     12463332                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        12463332                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        43126                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         43126                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1914849000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1914849000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     12506458                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     12506458                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003448                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003448                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 44401.266058                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 44401.266058                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            2                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        43124                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        43124                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1871595000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1871595000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003448                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003448                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 43400.310732                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 43400.310732                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      5323866                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        5323866                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        64549                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        64549                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   3541320000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3541320000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      5388415                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      5388415                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.011979                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.011979                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 54862.507552                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 54862.507552                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        64549                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        64549                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   3476771000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   3476771000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.011979                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.011979                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 53862.507552                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 53862.507552                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           17                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            17                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            3                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            3                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           20                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           20                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.150000                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.150000                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            3                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            3                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       259500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       259500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.150000                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.150000                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data        86500                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        86500                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_hits::.cpu.data            7                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_hits::total            7                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_misses::.cpu.data      8251706                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total      8251706                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data 259951032500                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total 259951032500                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data      8251713                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total      8251713                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data     0.999999                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total     0.999999                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 31502.701684                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 31502.701684                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data      8251706                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total      8251706                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data 251699326500                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total 251699326500                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data     0.999999                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total     0.999999                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 30502.701684                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 30502.701684                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data          297                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          297                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       100000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       100000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data          298                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          298                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.003356                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.003356                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data       100000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total       100000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        99000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        99000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.003356                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.003356                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        99000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        99000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data          298                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          298                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data          298                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          298                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 395935737000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1023.648661                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            26147200                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           8359383                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              3.127886                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            268500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1023.648661                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999657                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999657                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           45                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          109                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          690                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          180                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          60653787                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         60653787                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 395935737000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 395935737000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 395935737000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 395935737000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
