//
// Copyright 2021-2022 Western Digital Corporation or its affiliates
// Copyright 2021-2022 Antmicro
//
// SPDX-License-Identifier: Apache-2.0

//////////////////////////////////////////////////////////////////////////////////
// Company: 
// Engineer: 
// 
// Create Date: 04/04/2022 11:20:37 PM
// Design Name: 
// Module Name: defines
// Project Name: 
// Target Devices: 
// Tool Versions: 
// Description: 
// 
// Dependencies: 
// 
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
// 
//////////////////////////////////////////////////////////////////////////////////

`define PS_DDR0_OFFSET   32'h4500_0000
`define PS_DDR1_OFFSET   32'h4600_0000
`define PS_DDR0_MSB      32'h0000_0000
`define PS_DDR1_MSB      32'h0000_0000
`define VTA_OFFSET       32'hB000_2000
`define NVME_OFFSET      32'hB001_0000
`define UART0_OFFSET     32'hB002_0000
`define UART2_OFFSET     32'hB004_0000
`define FASTCNN_OFFSET   32'hB00A_0000
`define SYSMON_OFFSET    32'hB003_0000 
`define GPIO_DDR0_OFFSET 32'hB005_0000
`define GPIO_DDR1_OFFSET 32'hB006_0000
`define MAX_RANGE_PS_DDR 32'h7fff_ffff
`define EIGHT_BIT_MASK   32'b0000_0000_1111_1111_1111_1111_1111_1111
`define ELEVEN_BIT_MASK  32'b0000_0000_0001_1111_1111_1111_1111_1111
`define NINE_BIT_MASK    32'b0000_0000_0111_1111_1111_1111_1111_1111

