Reading timing models for corner nom_tt_025C_1v80…
Reading timing library for the 'nom_tt_025C_1v80' corner at '/home/davidsales/.ciel/ciel/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib'…
Reading timing models for corner nom_ff_n40C_1v95…
Reading timing library for the 'nom_ff_n40C_1v95' corner at '/home/davidsales/.ciel/ciel/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ff_n40C_1v95.lib'…
Reading timing models for corner nom_ss_100C_1v60…
Reading timing library for the 'nom_ss_100C_1v60' corner at '/home/davidsales/.ciel/ciel/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ss_100C_1v60.lib'…
Reading OpenROAD database at '/home/davidsales/Documentos/Coding/Main_HDL/Synthesis/designs/i2c_master/runs/RUN_2026-02-24_21-34-25/27-openroad-globalplacement/i2c_master_controller.odb'…
Reading design constraints file at '/nix/store/41c5n1rfapbw2k2daig2yag6mbsifckg-python3-3.11.9-env/lib/python3.11/site-packages/librelane/scripts/base.sdc'…
[INFO] Using clock clk…
[INFO] Setting output delay to: 4.0
[INFO] Setting input delay to: 4.0
[INFO] Setting load to: 0.033442
[INFO] Setting clock uncertainty to: 0.25
[INFO] Setting clock transition to: 0.1499999999999999944488848768742172978818416595458984375
[INFO] Setting timing derate to: 5%
[INFO] Setting RC values…
[INFO RSZ-0027] Inserted 18 input buffers.
[INFO RSZ-0028] Inserted 9 output buffers.
[INFO RSZ-0058] Using max wire length 6335um.
Iteration | Resized | Buffers | Nets repaired | Remaining
---------------------------------------------------------
        0 |       0 |       0 |             0 |       231
       10 |       7 |       0 |             0 |       221
       20 |      17 |       0 |             0 |       211
       30 |      26 |       0 |             0 |       201
       40 |      34 |       0 |             0 |       191
       50 |      44 |       0 |             0 |       181
       60 |      44 |       0 |             0 |       171
       70 |      48 |       0 |             0 |       161
       80 |      57 |       0 |             0 |       151
       90 |      65 |       0 |             0 |       141
      100 |      76 |       2 |             1 |       131
      110 |      81 |       4 |             2 |       121
      120 |      85 |       4 |             2 |       111
      130 |      95 |       4 |             2 |       101
      140 |     105 |       4 |             2 |        91
      150 |     116 |       5 |             3 |        81
      160 |     125 |       5 |             3 |        71
      170 |     132 |       6 |             4 |        61
      180 |     141 |      11 |             5 |        51
      190 |     141 |      11 |             5 |        41
      200 |     148 |      11 |             5 |        31
      210 |     158 |      13 |             6 |        21
      220 |     159 |      13 |             7 |        11
      230 |     159 |      13 |             7 |         1
    final |     159 |      13 |             7 |         0
---------------------------------------------------------
[INFO RSZ-0034] Found 2 slew violations.
[INFO RSZ-0035] Found 5 fanout violations.
[INFO RSZ-0038] Inserted 13 buffers in 7 nets.
[INFO RSZ-0039] Resized 159 instances.
Placement Analysis
---------------------------------
total displacement        600.3 u
average displacement        1.8 u
max displacement           10.0 u
original HPWL            3045.8 u
legalized HPWL           3611.3 u
delta HPWL                   19 %

[INFO DPL-0020] Mirrored 83 instances
[INFO DPL-0021] HPWL before            3611.3 u
[INFO DPL-0022] HPWL after             3492.3 u
[INFO DPL-0023] HPWL delta               -3.3 %
[INFO] Setting RC values…
Setting global connections for newly added cells…
[INFO] Setting global connections...
Updating metrics…
Cell type report:                       Count       Area
  Fill cell                                50     187.68
  Tap cell                                 67      83.83
  Timing Repair Buffer                     40     182.68
  Inverter                                 30     112.61
  Sequential cell                          45     998.46
  Multi-Input combinational cell          108     919.63
  Total                                   340    2484.88
Writing OpenROAD database to '/home/davidsales/Documentos/Coding/Main_HDL/Synthesis/designs/i2c_master/runs/RUN_2026-02-24_21-34-25/31-openroad-repairdesignpostgpl/i2c_master_controller.odb'…
Writing netlist to '/home/davidsales/Documentos/Coding/Main_HDL/Synthesis/designs/i2c_master/runs/RUN_2026-02-24_21-34-25/31-openroad-repairdesignpostgpl/i2c_master_controller.nl.v'…
Writing powered netlist to '/home/davidsales/Documentos/Coding/Main_HDL/Synthesis/designs/i2c_master/runs/RUN_2026-02-24_21-34-25/31-openroad-repairdesignpostgpl/i2c_master_controller.pnl.v'…
Writing layout to '/home/davidsales/Documentos/Coding/Main_HDL/Synthesis/designs/i2c_master/runs/RUN_2026-02-24_21-34-25/31-openroad-repairdesignpostgpl/i2c_master_controller.def'…
Writing timing constraints to '/home/davidsales/Documentos/Coding/Main_HDL/Synthesis/designs/i2c_master/runs/RUN_2026-02-24_21-34-25/31-openroad-repairdesignpostgpl/i2c_master_controller.sdc'…
