# Introduction
The intent of this project is to give you an understanding of blah blah

## Features

1
2
3

*Note* Care must  be taken to....

<details>
<summary><b>Click here for details</b></summary>

This is the stuff under

1. First item
2. Second item

   Indented text within a list - just add spaces
3. three


</details>

* Step 1
* Step 2
* Step 3

Back to plain text - add a table next.

This API call retrieves the image data from the XDNN image memory and performs a max or average pooling on the image volume. The result is written back to XDNN image memory at the specified output image memory address. The associated registers are programmed into the script memory so a Script Memory Push command is required as the last CSR write.
For the last average-pool layer before classification in the GoogLeNet v1 network, the fully-connected mode bit must be set in the command-options register field to indicate this average pool will map a 7x7 channel down to a 1x1 channel.

**:pushpin: NOTE** Make sure the table used Aman's template:

<div style="page-break-after: always;"></div>
<div style="display: none;" media="print">
<table style="width:100%">
  <tr>
    <th width="100%" colspan="6"><img src="https://www.xilinx.com/content/dam/xilinx/imgs/press/media-kits/corporate/xilinx-logo.png" width="30%"/><h1>SDSoC Platform Creation Labs</h2>
</th>
  </tr>
  <tr>
    <td align="center"><a href="readme.md">Introduction</a></td>
    <td align="center">Lab 1: Creating DSA for a Zynq-7000 SoC Processor Design</td>
    <td align="center"><a href="Lab2-Creating-All Software-Components.md">Lab 2: Creating all Software Components for the Platform</a></td>
    <td align="center"><a href="Lab3-Creating-Custom-Platform-Using-the-SDx-IDE.md">Lab 3: Creating a Custom Platform Using the SDx IDE</a></td>
  </tr>
</table>
</div>





<hr/>
<p align="center"><sup>Copyright&copy; 2018 Xilinx</sup></p>
