Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Mon Apr 02 17:03:10 2018
| Host         : Jack-GL552VW running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file countdown_control_sets_placed.rpt
| Design       : countdown
| Device       : xc7a35t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     7 |
| Unused register locations in slices containing registers |    32 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              40 |           13 |
| No           | Yes                   | No                     |               2 |            2 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               6 |            1 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-----------------------------+---------------+----------------------------+------------------+----------------+
|         Clock Signal        | Enable Signal |      Set/Reset Signal      | Slice Load Count | Bel Load Count |
+-----------------------------+---------------+----------------------------+------------------+----------------+
|  U_sw/Udc0/value_reg[0]_C_0 |               | U_sw/Udc0/value_reg[0]_P_0 |                1 |              1 |
|  U_sw/Udc0/value_reg[0]_P_0 |               | U_sw/Udc0/value_reg[0]_C_0 |                1 |              1 |
|  U_FD/clk_d                 |               | U_sw/Udc0/value_reg[0]_C_0 |                2 |              3 |
|  U_FD/clk_d                 |               | U_sw/Udc0/value_reg[0]_P_0 |                1 |              3 |
|  U_FD/clk_d                 | U_fsm/E[0]    | rst_IBUF                   |                1 |              6 |
|  U_FD/clk_d                 |               | rst_IBUF                   |                3 |              8 |
|  clk_IBUF_BUFG              |               | rst_IBUF                   |                7 |             26 |
+-----------------------------+---------------+----------------------------+------------------+----------------+


