### File Name: D:\Documents\DVBS2\DVBS2\src\transmitter\3-FEC\hdl_prj\fil_prj\bch_encoder_fil.log
### Created: 21-Jan-2021 00:38:38
### Generated by MATLAB 9.9 

### FPGA-in-the-Loop Summary
###    Board: ZedBoard
###    DUT frequency: 25.0000MHz

### Generating Vivado project and running HDL compilation ...
###    Project:
###       D:\Documents\DVBS2\DVBS2\src\transmitter\3-FEC\hdl_prj\fil_prj\fpgaproj\bch_encoder_fil.xpr
###    Target Device:
###       Zynq xc7z020-1clg484
###    Property Settings:
###    User design files:
###       D:\Documents\DVBS2\DVBS2\src\transmitter\3-FEC\hdl_prj\hdlsrc\bch_encoder_model\output_mask.vhd
###       D:\Documents\DVBS2\DVBS2\src\transmitter\3-FEC\hdl_prj\hdlsrc\bch_encoder_model\registers.vhd
###       D:\Documents\DVBS2\DVBS2\src\transmitter\3-FEC\hdl_prj\hdlsrc\bch_encoder_model\shift_and_xor.vhd
###       D:\Documents\DVBS2\DVBS2\src\transmitter\3-FEC\hdl_prj\hdlsrc\bch_encoder_model\bch_encoder.vhd
###    Generating Xilinx DCM and FIFO IP
###    Generated files:
###       D:\Documents\DVBS2\DVBS2\src\transmitter\3-FEC\hdl_prj\fil_prj\filsrc\jtag_mac.v
###       D:\Documents\DVBS2\DVBS2\src\transmitter\3-FEC\hdl_prj\fil_prj\filsrc\jtag_mac_fifo_wrapper.vhd
###       D:\Documents\DVBS2\DVBS2\src\transmitter\3-FEC\hdl_prj\fil_prj\filsrc\simcycle_fifo_wrapper.vhd
###       D:\Documents\DVBS2\DVBS2\src\transmitter\3-FEC\hdl_prj\fil_prj\filsrc\mwfil_dpscram.vhd
###       D:\Documents\DVBS2\DVBS2\src\transmitter\3-FEC\hdl_prj\fil_prj\filsrc\mwfil_udfifo.vhd
###       D:\Documents\DVBS2\DVBS2\src\transmitter\3-FEC\hdl_prj\fil_prj\filsrc\mwfil_bus2dut.vhd
###       D:\Documents\DVBS2\DVBS2\src\transmitter\3-FEC\hdl_prj\fil_prj\filsrc\mwfil_chifcore.vhd
###       D:\Documents\DVBS2\DVBS2\src\transmitter\3-FEC\hdl_prj\fil_prj\filsrc\mwfil_controller.vhd
###       D:\Documents\DVBS2\DVBS2\src\transmitter\3-FEC\hdl_prj\fil_prj\filsrc\mwfil_dut2bus.vhd
###       D:\Documents\DVBS2\DVBS2\src\transmitter\3-FEC\hdl_prj\fil_prj\filsrc\bch_encoder_wrapper.vhd
###       D:\Documents\DVBS2\DVBS2\src\transmitter\3-FEC\hdl_prj\fil_prj\filsrc\mwfil_chiftop.vhd
###       D:\Documents\DVBS2\DVBS2\src\transmitter\3-FEC\hdl_prj\fil_prj\filsrc\bch_encoder_fil.vhd
###       D:\Documents\DVBS2\DVBS2\src\transmitter\3-FEC\hdl_prj\fil_prj\filsrc\bch_encoder_fil.xdc
### Running HDL Compilation

### HDL compilation completed.

### Running programming file generation outside MATLAB.
### Check external shell for programming file generation progress.
### Programming file location (when process is completed):
###    D:\Documents\DVBS2\DVBS2\src\transmitter\3-FEC\hdl_prj\fil_prj\bch_encoder_fil.bit

