
CRASH_TEST.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006560  08000198  08000198  00001198  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000018  080066f8  080066f8  000076f8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006710  08006710  00008014  2**0
                  CONTENTS
  4 .ARM          00000008  08006710  08006710  00007710  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006718  08006718  00008014  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006718  08006718  00007718  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800671c  0800671c  0000771c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000014  20000000  08006720  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000258  20000014  08006734  00008014  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000026c  08006734  0000826c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00008014  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000f6ca  00000000  00000000  00008044  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000211d  00000000  00000000  0001770e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000e88  00000000  00000000  00019830  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000b78  00000000  00000000  0001a6b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00016de2  00000000  00000000  0001b230  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00010c8e  00000000  00000000  00032012  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00096bad  00000000  00000000  00042ca0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000d984d  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003e60  00000000  00000000  000d9890  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000065  00000000  00000000  000dd6f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000198 <__do_global_dtors_aux>:
 8000198:	b510      	push	{r4, lr}
 800019a:	4c05      	ldr	r4, [pc, #20]	@ (80001b0 <__do_global_dtors_aux+0x18>)
 800019c:	7823      	ldrb	r3, [r4, #0]
 800019e:	b933      	cbnz	r3, 80001ae <__do_global_dtors_aux+0x16>
 80001a0:	4b04      	ldr	r3, [pc, #16]	@ (80001b4 <__do_global_dtors_aux+0x1c>)
 80001a2:	b113      	cbz	r3, 80001aa <__do_global_dtors_aux+0x12>
 80001a4:	4804      	ldr	r0, [pc, #16]	@ (80001b8 <__do_global_dtors_aux+0x20>)
 80001a6:	f3af 8000 	nop.w
 80001aa:	2301      	movs	r3, #1
 80001ac:	7023      	strb	r3, [r4, #0]
 80001ae:	bd10      	pop	{r4, pc}
 80001b0:	20000014 	.word	0x20000014
 80001b4:	00000000 	.word	0x00000000
 80001b8:	080066e0 	.word	0x080066e0

080001bc <frame_dummy>:
 80001bc:	b508      	push	{r3, lr}
 80001be:	4b03      	ldr	r3, [pc, #12]	@ (80001cc <frame_dummy+0x10>)
 80001c0:	b11b      	cbz	r3, 80001ca <frame_dummy+0xe>
 80001c2:	4903      	ldr	r1, [pc, #12]	@ (80001d0 <frame_dummy+0x14>)
 80001c4:	4803      	ldr	r0, [pc, #12]	@ (80001d4 <frame_dummy+0x18>)
 80001c6:	f3af 8000 	nop.w
 80001ca:	bd08      	pop	{r3, pc}
 80001cc:	00000000 	.word	0x00000000
 80001d0:	20000018 	.word	0x20000018
 80001d4:	080066e0 	.word	0x080066e0

080001d8 <__aeabi_drsub>:
 80001d8:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80001dc:	e002      	b.n	80001e4 <__adddf3>
 80001de:	bf00      	nop

080001e0 <__aeabi_dsub>:
 80001e0:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080001e4 <__adddf3>:
 80001e4:	b530      	push	{r4, r5, lr}
 80001e6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001ea:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001ee:	ea94 0f05 	teq	r4, r5
 80001f2:	bf08      	it	eq
 80001f4:	ea90 0f02 	teqeq	r0, r2
 80001f8:	bf1f      	itttt	ne
 80001fa:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001fe:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000202:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000206:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800020a:	f000 80e2 	beq.w	80003d2 <__adddf3+0x1ee>
 800020e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000212:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000216:	bfb8      	it	lt
 8000218:	426d      	neglt	r5, r5
 800021a:	dd0c      	ble.n	8000236 <__adddf3+0x52>
 800021c:	442c      	add	r4, r5
 800021e:	ea80 0202 	eor.w	r2, r0, r2
 8000222:	ea81 0303 	eor.w	r3, r1, r3
 8000226:	ea82 0000 	eor.w	r0, r2, r0
 800022a:	ea83 0101 	eor.w	r1, r3, r1
 800022e:	ea80 0202 	eor.w	r2, r0, r2
 8000232:	ea81 0303 	eor.w	r3, r1, r3
 8000236:	2d36      	cmp	r5, #54	@ 0x36
 8000238:	bf88      	it	hi
 800023a:	bd30      	pophi	{r4, r5, pc}
 800023c:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000240:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000244:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000248:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800024c:	d002      	beq.n	8000254 <__adddf3+0x70>
 800024e:	4240      	negs	r0, r0
 8000250:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000254:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000258:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800025c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000260:	d002      	beq.n	8000268 <__adddf3+0x84>
 8000262:	4252      	negs	r2, r2
 8000264:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000268:	ea94 0f05 	teq	r4, r5
 800026c:	f000 80a7 	beq.w	80003be <__adddf3+0x1da>
 8000270:	f1a4 0401 	sub.w	r4, r4, #1
 8000274:	f1d5 0e20 	rsbs	lr, r5, #32
 8000278:	db0d      	blt.n	8000296 <__adddf3+0xb2>
 800027a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800027e:	fa22 f205 	lsr.w	r2, r2, r5
 8000282:	1880      	adds	r0, r0, r2
 8000284:	f141 0100 	adc.w	r1, r1, #0
 8000288:	fa03 f20e 	lsl.w	r2, r3, lr
 800028c:	1880      	adds	r0, r0, r2
 800028e:	fa43 f305 	asr.w	r3, r3, r5
 8000292:	4159      	adcs	r1, r3
 8000294:	e00e      	b.n	80002b4 <__adddf3+0xd0>
 8000296:	f1a5 0520 	sub.w	r5, r5, #32
 800029a:	f10e 0e20 	add.w	lr, lr, #32
 800029e:	2a01      	cmp	r2, #1
 80002a0:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002a4:	bf28      	it	cs
 80002a6:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002aa:	fa43 f305 	asr.w	r3, r3, r5
 80002ae:	18c0      	adds	r0, r0, r3
 80002b0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002b4:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80002b8:	d507      	bpl.n	80002ca <__adddf3+0xe6>
 80002ba:	f04f 0e00 	mov.w	lr, #0
 80002be:	f1dc 0c00 	rsbs	ip, ip, #0
 80002c2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002c6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002ca:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80002ce:	d31b      	bcc.n	8000308 <__adddf3+0x124>
 80002d0:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80002d4:	d30c      	bcc.n	80002f0 <__adddf3+0x10c>
 80002d6:	0849      	lsrs	r1, r1, #1
 80002d8:	ea5f 0030 	movs.w	r0, r0, rrx
 80002dc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002e0:	f104 0401 	add.w	r4, r4, #1
 80002e4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002e8:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80002ec:	f080 809a 	bcs.w	8000424 <__adddf3+0x240>
 80002f0:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80002f4:	bf08      	it	eq
 80002f6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002fa:	f150 0000 	adcs.w	r0, r0, #0
 80002fe:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000302:	ea41 0105 	orr.w	r1, r1, r5
 8000306:	bd30      	pop	{r4, r5, pc}
 8000308:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800030c:	4140      	adcs	r0, r0
 800030e:	eb41 0101 	adc.w	r1, r1, r1
 8000312:	3c01      	subs	r4, #1
 8000314:	bf28      	it	cs
 8000316:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 800031a:	d2e9      	bcs.n	80002f0 <__adddf3+0x10c>
 800031c:	f091 0f00 	teq	r1, #0
 8000320:	bf04      	itt	eq
 8000322:	4601      	moveq	r1, r0
 8000324:	2000      	moveq	r0, #0
 8000326:	fab1 f381 	clz	r3, r1
 800032a:	bf08      	it	eq
 800032c:	3320      	addeq	r3, #32
 800032e:	f1a3 030b 	sub.w	r3, r3, #11
 8000332:	f1b3 0220 	subs.w	r2, r3, #32
 8000336:	da0c      	bge.n	8000352 <__adddf3+0x16e>
 8000338:	320c      	adds	r2, #12
 800033a:	dd08      	ble.n	800034e <__adddf3+0x16a>
 800033c:	f102 0c14 	add.w	ip, r2, #20
 8000340:	f1c2 020c 	rsb	r2, r2, #12
 8000344:	fa01 f00c 	lsl.w	r0, r1, ip
 8000348:	fa21 f102 	lsr.w	r1, r1, r2
 800034c:	e00c      	b.n	8000368 <__adddf3+0x184>
 800034e:	f102 0214 	add.w	r2, r2, #20
 8000352:	bfd8      	it	le
 8000354:	f1c2 0c20 	rsble	ip, r2, #32
 8000358:	fa01 f102 	lsl.w	r1, r1, r2
 800035c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000360:	bfdc      	itt	le
 8000362:	ea41 010c 	orrle.w	r1, r1, ip
 8000366:	4090      	lslle	r0, r2
 8000368:	1ae4      	subs	r4, r4, r3
 800036a:	bfa2      	ittt	ge
 800036c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000370:	4329      	orrge	r1, r5
 8000372:	bd30      	popge	{r4, r5, pc}
 8000374:	ea6f 0404 	mvn.w	r4, r4
 8000378:	3c1f      	subs	r4, #31
 800037a:	da1c      	bge.n	80003b6 <__adddf3+0x1d2>
 800037c:	340c      	adds	r4, #12
 800037e:	dc0e      	bgt.n	800039e <__adddf3+0x1ba>
 8000380:	f104 0414 	add.w	r4, r4, #20
 8000384:	f1c4 0220 	rsb	r2, r4, #32
 8000388:	fa20 f004 	lsr.w	r0, r0, r4
 800038c:	fa01 f302 	lsl.w	r3, r1, r2
 8000390:	ea40 0003 	orr.w	r0, r0, r3
 8000394:	fa21 f304 	lsr.w	r3, r1, r4
 8000398:	ea45 0103 	orr.w	r1, r5, r3
 800039c:	bd30      	pop	{r4, r5, pc}
 800039e:	f1c4 040c 	rsb	r4, r4, #12
 80003a2:	f1c4 0220 	rsb	r2, r4, #32
 80003a6:	fa20 f002 	lsr.w	r0, r0, r2
 80003aa:	fa01 f304 	lsl.w	r3, r1, r4
 80003ae:	ea40 0003 	orr.w	r0, r0, r3
 80003b2:	4629      	mov	r1, r5
 80003b4:	bd30      	pop	{r4, r5, pc}
 80003b6:	fa21 f004 	lsr.w	r0, r1, r4
 80003ba:	4629      	mov	r1, r5
 80003bc:	bd30      	pop	{r4, r5, pc}
 80003be:	f094 0f00 	teq	r4, #0
 80003c2:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80003c6:	bf06      	itte	eq
 80003c8:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80003cc:	3401      	addeq	r4, #1
 80003ce:	3d01      	subne	r5, #1
 80003d0:	e74e      	b.n	8000270 <__adddf3+0x8c>
 80003d2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003d6:	bf18      	it	ne
 80003d8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003dc:	d029      	beq.n	8000432 <__adddf3+0x24e>
 80003de:	ea94 0f05 	teq	r4, r5
 80003e2:	bf08      	it	eq
 80003e4:	ea90 0f02 	teqeq	r0, r2
 80003e8:	d005      	beq.n	80003f6 <__adddf3+0x212>
 80003ea:	ea54 0c00 	orrs.w	ip, r4, r0
 80003ee:	bf04      	itt	eq
 80003f0:	4619      	moveq	r1, r3
 80003f2:	4610      	moveq	r0, r2
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	ea91 0f03 	teq	r1, r3
 80003fa:	bf1e      	ittt	ne
 80003fc:	2100      	movne	r1, #0
 80003fe:	2000      	movne	r0, #0
 8000400:	bd30      	popne	{r4, r5, pc}
 8000402:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000406:	d105      	bne.n	8000414 <__adddf3+0x230>
 8000408:	0040      	lsls	r0, r0, #1
 800040a:	4149      	adcs	r1, r1
 800040c:	bf28      	it	cs
 800040e:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 8000412:	bd30      	pop	{r4, r5, pc}
 8000414:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000418:	bf3c      	itt	cc
 800041a:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 800041e:	bd30      	popcc	{r4, r5, pc}
 8000420:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000424:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000428:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800042c:	f04f 0000 	mov.w	r0, #0
 8000430:	bd30      	pop	{r4, r5, pc}
 8000432:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000436:	bf1a      	itte	ne
 8000438:	4619      	movne	r1, r3
 800043a:	4610      	movne	r0, r2
 800043c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000440:	bf1c      	itt	ne
 8000442:	460b      	movne	r3, r1
 8000444:	4602      	movne	r2, r0
 8000446:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800044a:	bf06      	itte	eq
 800044c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000450:	ea91 0f03 	teqeq	r1, r3
 8000454:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000458:	bd30      	pop	{r4, r5, pc}
 800045a:	bf00      	nop

0800045c <__aeabi_ui2d>:
 800045c:	f090 0f00 	teq	r0, #0
 8000460:	bf04      	itt	eq
 8000462:	2100      	moveq	r1, #0
 8000464:	4770      	bxeq	lr
 8000466:	b530      	push	{r4, r5, lr}
 8000468:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800046c:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000470:	f04f 0500 	mov.w	r5, #0
 8000474:	f04f 0100 	mov.w	r1, #0
 8000478:	e750      	b.n	800031c <__adddf3+0x138>
 800047a:	bf00      	nop

0800047c <__aeabi_i2d>:
 800047c:	f090 0f00 	teq	r0, #0
 8000480:	bf04      	itt	eq
 8000482:	2100      	moveq	r1, #0
 8000484:	4770      	bxeq	lr
 8000486:	b530      	push	{r4, r5, lr}
 8000488:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800048c:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000490:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 8000494:	bf48      	it	mi
 8000496:	4240      	negmi	r0, r0
 8000498:	f04f 0100 	mov.w	r1, #0
 800049c:	e73e      	b.n	800031c <__adddf3+0x138>
 800049e:	bf00      	nop

080004a0 <__aeabi_f2d>:
 80004a0:	0042      	lsls	r2, r0, #1
 80004a2:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004a6:	ea4f 0131 	mov.w	r1, r1, rrx
 80004aa:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004ae:	bf1f      	itttt	ne
 80004b0:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80004b4:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80004b8:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80004bc:	4770      	bxne	lr
 80004be:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80004c2:	bf08      	it	eq
 80004c4:	4770      	bxeq	lr
 80004c6:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80004ca:	bf04      	itt	eq
 80004cc:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80004d0:	4770      	bxeq	lr
 80004d2:	b530      	push	{r4, r5, lr}
 80004d4:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004dc:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80004e0:	e71c      	b.n	800031c <__adddf3+0x138>
 80004e2:	bf00      	nop

080004e4 <__aeabi_ul2d>:
 80004e4:	ea50 0201 	orrs.w	r2, r0, r1
 80004e8:	bf08      	it	eq
 80004ea:	4770      	bxeq	lr
 80004ec:	b530      	push	{r4, r5, lr}
 80004ee:	f04f 0500 	mov.w	r5, #0
 80004f2:	e00a      	b.n	800050a <__aeabi_l2d+0x16>

080004f4 <__aeabi_l2d>:
 80004f4:	ea50 0201 	orrs.w	r2, r0, r1
 80004f8:	bf08      	it	eq
 80004fa:	4770      	bxeq	lr
 80004fc:	b530      	push	{r4, r5, lr}
 80004fe:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 8000502:	d502      	bpl.n	800050a <__aeabi_l2d+0x16>
 8000504:	4240      	negs	r0, r0
 8000506:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800050a:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800050e:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000512:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000516:	f43f aed8 	beq.w	80002ca <__adddf3+0xe6>
 800051a:	f04f 0203 	mov.w	r2, #3
 800051e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000522:	bf18      	it	ne
 8000524:	3203      	addne	r2, #3
 8000526:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800052a:	bf18      	it	ne
 800052c:	3203      	addne	r2, #3
 800052e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000532:	f1c2 0320 	rsb	r3, r2, #32
 8000536:	fa00 fc03 	lsl.w	ip, r0, r3
 800053a:	fa20 f002 	lsr.w	r0, r0, r2
 800053e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000542:	ea40 000e 	orr.w	r0, r0, lr
 8000546:	fa21 f102 	lsr.w	r1, r1, r2
 800054a:	4414      	add	r4, r2
 800054c:	e6bd      	b.n	80002ca <__adddf3+0xe6>
 800054e:	bf00      	nop

08000550 <__aeabi_dmul>:
 8000550:	b570      	push	{r4, r5, r6, lr}
 8000552:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000556:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800055a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800055e:	bf1d      	ittte	ne
 8000560:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000564:	ea94 0f0c 	teqne	r4, ip
 8000568:	ea95 0f0c 	teqne	r5, ip
 800056c:	f000 f8de 	bleq	800072c <__aeabi_dmul+0x1dc>
 8000570:	442c      	add	r4, r5
 8000572:	ea81 0603 	eor.w	r6, r1, r3
 8000576:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800057a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800057e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000582:	bf18      	it	ne
 8000584:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000588:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800058c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000590:	d038      	beq.n	8000604 <__aeabi_dmul+0xb4>
 8000592:	fba0 ce02 	umull	ip, lr, r0, r2
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800059e:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 80005a2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005a6:	f04f 0600 	mov.w	r6, #0
 80005aa:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005ae:	f09c 0f00 	teq	ip, #0
 80005b2:	bf18      	it	ne
 80005b4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005b8:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80005bc:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80005c0:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80005c4:	d204      	bcs.n	80005d0 <__aeabi_dmul+0x80>
 80005c6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005ca:	416d      	adcs	r5, r5
 80005cc:	eb46 0606 	adc.w	r6, r6, r6
 80005d0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005d4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005d8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005dc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005e0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005e4:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80005e8:	bf88      	it	hi
 80005ea:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80005ee:	d81e      	bhi.n	800062e <__aeabi_dmul+0xde>
 80005f0:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80005f4:	bf08      	it	eq
 80005f6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005fa:	f150 0000 	adcs.w	r0, r0, #0
 80005fe:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000602:	bd70      	pop	{r4, r5, r6, pc}
 8000604:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000608:	ea46 0101 	orr.w	r1, r6, r1
 800060c:	ea40 0002 	orr.w	r0, r0, r2
 8000610:	ea81 0103 	eor.w	r1, r1, r3
 8000614:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000618:	bfc2      	ittt	gt
 800061a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800061e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000622:	bd70      	popgt	{r4, r5, r6, pc}
 8000624:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000628:	f04f 0e00 	mov.w	lr, #0
 800062c:	3c01      	subs	r4, #1
 800062e:	f300 80ab 	bgt.w	8000788 <__aeabi_dmul+0x238>
 8000632:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 8000636:	bfde      	ittt	le
 8000638:	2000      	movle	r0, #0
 800063a:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 800063e:	bd70      	pople	{r4, r5, r6, pc}
 8000640:	f1c4 0400 	rsb	r4, r4, #0
 8000644:	3c20      	subs	r4, #32
 8000646:	da35      	bge.n	80006b4 <__aeabi_dmul+0x164>
 8000648:	340c      	adds	r4, #12
 800064a:	dc1b      	bgt.n	8000684 <__aeabi_dmul+0x134>
 800064c:	f104 0414 	add.w	r4, r4, #20
 8000650:	f1c4 0520 	rsb	r5, r4, #32
 8000654:	fa00 f305 	lsl.w	r3, r0, r5
 8000658:	fa20 f004 	lsr.w	r0, r0, r4
 800065c:	fa01 f205 	lsl.w	r2, r1, r5
 8000660:	ea40 0002 	orr.w	r0, r0, r2
 8000664:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000668:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 800066c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000670:	fa21 f604 	lsr.w	r6, r1, r4
 8000674:	eb42 0106 	adc.w	r1, r2, r6
 8000678:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800067c:	bf08      	it	eq
 800067e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000682:	bd70      	pop	{r4, r5, r6, pc}
 8000684:	f1c4 040c 	rsb	r4, r4, #12
 8000688:	f1c4 0520 	rsb	r5, r4, #32
 800068c:	fa00 f304 	lsl.w	r3, r0, r4
 8000690:	fa20 f005 	lsr.w	r0, r0, r5
 8000694:	fa01 f204 	lsl.w	r2, r1, r4
 8000698:	ea40 0002 	orr.w	r0, r0, r2
 800069c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006a0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006a4:	f141 0100 	adc.w	r1, r1, #0
 80006a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006ac:	bf08      	it	eq
 80006ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006b2:	bd70      	pop	{r4, r5, r6, pc}
 80006b4:	f1c4 0520 	rsb	r5, r4, #32
 80006b8:	fa00 f205 	lsl.w	r2, r0, r5
 80006bc:	ea4e 0e02 	orr.w	lr, lr, r2
 80006c0:	fa20 f304 	lsr.w	r3, r0, r4
 80006c4:	fa01 f205 	lsl.w	r2, r1, r5
 80006c8:	ea43 0302 	orr.w	r3, r3, r2
 80006cc:	fa21 f004 	lsr.w	r0, r1, r4
 80006d0:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006d4:	fa21 f204 	lsr.w	r2, r1, r4
 80006d8:	ea20 0002 	bic.w	r0, r0, r2
 80006dc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006e0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006e4:	bf08      	it	eq
 80006e6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f094 0f00 	teq	r4, #0
 80006f0:	d10f      	bne.n	8000712 <__aeabi_dmul+0x1c2>
 80006f2:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80006f6:	0040      	lsls	r0, r0, #1
 80006f8:	eb41 0101 	adc.w	r1, r1, r1
 80006fc:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000700:	bf08      	it	eq
 8000702:	3c01      	subeq	r4, #1
 8000704:	d0f7      	beq.n	80006f6 <__aeabi_dmul+0x1a6>
 8000706:	ea41 0106 	orr.w	r1, r1, r6
 800070a:	f095 0f00 	teq	r5, #0
 800070e:	bf18      	it	ne
 8000710:	4770      	bxne	lr
 8000712:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 8000716:	0052      	lsls	r2, r2, #1
 8000718:	eb43 0303 	adc.w	r3, r3, r3
 800071c:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000720:	bf08      	it	eq
 8000722:	3d01      	subeq	r5, #1
 8000724:	d0f7      	beq.n	8000716 <__aeabi_dmul+0x1c6>
 8000726:	ea43 0306 	orr.w	r3, r3, r6
 800072a:	4770      	bx	lr
 800072c:	ea94 0f0c 	teq	r4, ip
 8000730:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000734:	bf18      	it	ne
 8000736:	ea95 0f0c 	teqne	r5, ip
 800073a:	d00c      	beq.n	8000756 <__aeabi_dmul+0x206>
 800073c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000740:	bf18      	it	ne
 8000742:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000746:	d1d1      	bne.n	80006ec <__aeabi_dmul+0x19c>
 8000748:	ea81 0103 	eor.w	r1, r1, r3
 800074c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000750:	f04f 0000 	mov.w	r0, #0
 8000754:	bd70      	pop	{r4, r5, r6, pc}
 8000756:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800075a:	bf06      	itte	eq
 800075c:	4610      	moveq	r0, r2
 800075e:	4619      	moveq	r1, r3
 8000760:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000764:	d019      	beq.n	800079a <__aeabi_dmul+0x24a>
 8000766:	ea94 0f0c 	teq	r4, ip
 800076a:	d102      	bne.n	8000772 <__aeabi_dmul+0x222>
 800076c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000770:	d113      	bne.n	800079a <__aeabi_dmul+0x24a>
 8000772:	ea95 0f0c 	teq	r5, ip
 8000776:	d105      	bne.n	8000784 <__aeabi_dmul+0x234>
 8000778:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800077c:	bf1c      	itt	ne
 800077e:	4610      	movne	r0, r2
 8000780:	4619      	movne	r1, r3
 8000782:	d10a      	bne.n	800079a <__aeabi_dmul+0x24a>
 8000784:	ea81 0103 	eor.w	r1, r1, r3
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800078c:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000790:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000794:	f04f 0000 	mov.w	r0, #0
 8000798:	bd70      	pop	{r4, r5, r6, pc}
 800079a:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 800079e:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 80007a2:	bd70      	pop	{r4, r5, r6, pc}

080007a4 <__aeabi_ddiv>:
 80007a4:	b570      	push	{r4, r5, r6, lr}
 80007a6:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80007aa:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80007ae:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007b2:	bf1d      	ittte	ne
 80007b4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007b8:	ea94 0f0c 	teqne	r4, ip
 80007bc:	ea95 0f0c 	teqne	r5, ip
 80007c0:	f000 f8a7 	bleq	8000912 <__aeabi_ddiv+0x16e>
 80007c4:	eba4 0405 	sub.w	r4, r4, r5
 80007c8:	ea81 0e03 	eor.w	lr, r1, r3
 80007cc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007d0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007d4:	f000 8088 	beq.w	80008e8 <__aeabi_ddiv+0x144>
 80007d8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007dc:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80007e0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007e4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007e8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007ec:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007f0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007f4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007f8:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80007fc:	429d      	cmp	r5, r3
 80007fe:	bf08      	it	eq
 8000800:	4296      	cmpeq	r6, r2
 8000802:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 8000806:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 800080a:	d202      	bcs.n	8000812 <__aeabi_ddiv+0x6e>
 800080c:	085b      	lsrs	r3, r3, #1
 800080e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000812:	1ab6      	subs	r6, r6, r2
 8000814:	eb65 0503 	sbc.w	r5, r5, r3
 8000818:	085b      	lsrs	r3, r3, #1
 800081a:	ea4f 0232 	mov.w	r2, r2, rrx
 800081e:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 8000822:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 8000826:	ebb6 0e02 	subs.w	lr, r6, r2
 800082a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800082e:	bf22      	ittt	cs
 8000830:	1ab6      	subcs	r6, r6, r2
 8000832:	4675      	movcs	r5, lr
 8000834:	ea40 000c 	orrcs.w	r0, r0, ip
 8000838:	085b      	lsrs	r3, r3, #1
 800083a:	ea4f 0232 	mov.w	r2, r2, rrx
 800083e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000842:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000846:	bf22      	ittt	cs
 8000848:	1ab6      	subcs	r6, r6, r2
 800084a:	4675      	movcs	r5, lr
 800084c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000850:	085b      	lsrs	r3, r3, #1
 8000852:	ea4f 0232 	mov.w	r2, r2, rrx
 8000856:	ebb6 0e02 	subs.w	lr, r6, r2
 800085a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800085e:	bf22      	ittt	cs
 8000860:	1ab6      	subcs	r6, r6, r2
 8000862:	4675      	movcs	r5, lr
 8000864:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000868:	085b      	lsrs	r3, r3, #1
 800086a:	ea4f 0232 	mov.w	r2, r2, rrx
 800086e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000872:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000876:	bf22      	ittt	cs
 8000878:	1ab6      	subcs	r6, r6, r2
 800087a:	4675      	movcs	r5, lr
 800087c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000880:	ea55 0e06 	orrs.w	lr, r5, r6
 8000884:	d018      	beq.n	80008b8 <__aeabi_ddiv+0x114>
 8000886:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800088a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800088e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000892:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000896:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800089a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800089e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008a2:	d1c0      	bne.n	8000826 <__aeabi_ddiv+0x82>
 80008a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008a8:	d10b      	bne.n	80008c2 <__aeabi_ddiv+0x11e>
 80008aa:	ea41 0100 	orr.w	r1, r1, r0
 80008ae:	f04f 0000 	mov.w	r0, #0
 80008b2:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80008b6:	e7b6      	b.n	8000826 <__aeabi_ddiv+0x82>
 80008b8:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008bc:	bf04      	itt	eq
 80008be:	4301      	orreq	r1, r0
 80008c0:	2000      	moveq	r0, #0
 80008c2:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80008c6:	bf88      	it	hi
 80008c8:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80008cc:	f63f aeaf 	bhi.w	800062e <__aeabi_dmul+0xde>
 80008d0:	ebb5 0c03 	subs.w	ip, r5, r3
 80008d4:	bf04      	itt	eq
 80008d6:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008da:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008de:	f150 0000 	adcs.w	r0, r0, #0
 80008e2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008e6:	bd70      	pop	{r4, r5, r6, pc}
 80008e8:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80008ec:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008f0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008f4:	bfc2      	ittt	gt
 80008f6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008fa:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008fe:	bd70      	popgt	{r4, r5, r6, pc}
 8000900:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000904:	f04f 0e00 	mov.w	lr, #0
 8000908:	3c01      	subs	r4, #1
 800090a:	e690      	b.n	800062e <__aeabi_dmul+0xde>
 800090c:	ea45 0e06 	orr.w	lr, r5, r6
 8000910:	e68d      	b.n	800062e <__aeabi_dmul+0xde>
 8000912:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000916:	ea94 0f0c 	teq	r4, ip
 800091a:	bf08      	it	eq
 800091c:	ea95 0f0c 	teqeq	r5, ip
 8000920:	f43f af3b 	beq.w	800079a <__aeabi_dmul+0x24a>
 8000924:	ea94 0f0c 	teq	r4, ip
 8000928:	d10a      	bne.n	8000940 <__aeabi_ddiv+0x19c>
 800092a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800092e:	f47f af34 	bne.w	800079a <__aeabi_dmul+0x24a>
 8000932:	ea95 0f0c 	teq	r5, ip
 8000936:	f47f af25 	bne.w	8000784 <__aeabi_dmul+0x234>
 800093a:	4610      	mov	r0, r2
 800093c:	4619      	mov	r1, r3
 800093e:	e72c      	b.n	800079a <__aeabi_dmul+0x24a>
 8000940:	ea95 0f0c 	teq	r5, ip
 8000944:	d106      	bne.n	8000954 <__aeabi_ddiv+0x1b0>
 8000946:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800094a:	f43f aefd 	beq.w	8000748 <__aeabi_dmul+0x1f8>
 800094e:	4610      	mov	r0, r2
 8000950:	4619      	mov	r1, r3
 8000952:	e722      	b.n	800079a <__aeabi_dmul+0x24a>
 8000954:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000958:	bf18      	it	ne
 800095a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800095e:	f47f aec5 	bne.w	80006ec <__aeabi_dmul+0x19c>
 8000962:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000966:	f47f af0d 	bne.w	8000784 <__aeabi_dmul+0x234>
 800096a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800096e:	f47f aeeb 	bne.w	8000748 <__aeabi_dmul+0x1f8>
 8000972:	e712      	b.n	800079a <__aeabi_dmul+0x24a>

08000974 <__aeabi_d2f>:
 8000974:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000978:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 800097c:	bf24      	itt	cs
 800097e:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000982:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000986:	d90d      	bls.n	80009a4 <__aeabi_d2f+0x30>
 8000988:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 800098c:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000990:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000994:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000998:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 800099c:	bf08      	it	eq
 800099e:	f020 0001 	biceq.w	r0, r0, #1
 80009a2:	4770      	bx	lr
 80009a4:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 80009a8:	d121      	bne.n	80009ee <__aeabi_d2f+0x7a>
 80009aa:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 80009ae:	bfbc      	itt	lt
 80009b0:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 80009b4:	4770      	bxlt	lr
 80009b6:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ba:	ea4f 5252 	mov.w	r2, r2, lsr #21
 80009be:	f1c2 0218 	rsb	r2, r2, #24
 80009c2:	f1c2 0c20 	rsb	ip, r2, #32
 80009c6:	fa10 f30c 	lsls.w	r3, r0, ip
 80009ca:	fa20 f002 	lsr.w	r0, r0, r2
 80009ce:	bf18      	it	ne
 80009d0:	f040 0001 	orrne.w	r0, r0, #1
 80009d4:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 80009d8:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 80009dc:	fa03 fc0c 	lsl.w	ip, r3, ip
 80009e0:	ea40 000c 	orr.w	r0, r0, ip
 80009e4:	fa23 f302 	lsr.w	r3, r3, r2
 80009e8:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80009ec:	e7cc      	b.n	8000988 <__aeabi_d2f+0x14>
 80009ee:	ea7f 5362 	mvns.w	r3, r2, asr #21
 80009f2:	d107      	bne.n	8000a04 <__aeabi_d2f+0x90>
 80009f4:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 80009f8:	bf1e      	ittt	ne
 80009fa:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 80009fe:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000a02:	4770      	bxne	lr
 8000a04:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000a08:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000a0c:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000a10:	4770      	bx	lr
 8000a12:	bf00      	nop

08000a14 <__aeabi_uldivmod>:
 8000a14:	b953      	cbnz	r3, 8000a2c <__aeabi_uldivmod+0x18>
 8000a16:	b94a      	cbnz	r2, 8000a2c <__aeabi_uldivmod+0x18>
 8000a18:	2900      	cmp	r1, #0
 8000a1a:	bf08      	it	eq
 8000a1c:	2800      	cmpeq	r0, #0
 8000a1e:	bf1c      	itt	ne
 8000a20:	f04f 31ff 	movne.w	r1, #4294967295
 8000a24:	f04f 30ff 	movne.w	r0, #4294967295
 8000a28:	f000 b96a 	b.w	8000d00 <__aeabi_idiv0>
 8000a2c:	f1ad 0c08 	sub.w	ip, sp, #8
 8000a30:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000a34:	f000 f806 	bl	8000a44 <__udivmoddi4>
 8000a38:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000a3c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000a40:	b004      	add	sp, #16
 8000a42:	4770      	bx	lr

08000a44 <__udivmoddi4>:
 8000a44:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000a48:	9d08      	ldr	r5, [sp, #32]
 8000a4a:	460c      	mov	r4, r1
 8000a4c:	2b00      	cmp	r3, #0
 8000a4e:	d14e      	bne.n	8000aee <__udivmoddi4+0xaa>
 8000a50:	4694      	mov	ip, r2
 8000a52:	458c      	cmp	ip, r1
 8000a54:	4686      	mov	lr, r0
 8000a56:	fab2 f282 	clz	r2, r2
 8000a5a:	d962      	bls.n	8000b22 <__udivmoddi4+0xde>
 8000a5c:	b14a      	cbz	r2, 8000a72 <__udivmoddi4+0x2e>
 8000a5e:	f1c2 0320 	rsb	r3, r2, #32
 8000a62:	4091      	lsls	r1, r2
 8000a64:	fa20 f303 	lsr.w	r3, r0, r3
 8000a68:	fa0c fc02 	lsl.w	ip, ip, r2
 8000a6c:	4319      	orrs	r1, r3
 8000a6e:	fa00 fe02 	lsl.w	lr, r0, r2
 8000a72:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000a76:	fa1f f68c 	uxth.w	r6, ip
 8000a7a:	fbb1 f4f7 	udiv	r4, r1, r7
 8000a7e:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000a82:	fb07 1114 	mls	r1, r7, r4, r1
 8000a86:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000a8a:	fb04 f106 	mul.w	r1, r4, r6
 8000a8e:	4299      	cmp	r1, r3
 8000a90:	d90a      	bls.n	8000aa8 <__udivmoddi4+0x64>
 8000a92:	eb1c 0303 	adds.w	r3, ip, r3
 8000a96:	f104 30ff 	add.w	r0, r4, #4294967295
 8000a9a:	f080 8112 	bcs.w	8000cc2 <__udivmoddi4+0x27e>
 8000a9e:	4299      	cmp	r1, r3
 8000aa0:	f240 810f 	bls.w	8000cc2 <__udivmoddi4+0x27e>
 8000aa4:	3c02      	subs	r4, #2
 8000aa6:	4463      	add	r3, ip
 8000aa8:	1a59      	subs	r1, r3, r1
 8000aaa:	fa1f f38e 	uxth.w	r3, lr
 8000aae:	fbb1 f0f7 	udiv	r0, r1, r7
 8000ab2:	fb07 1110 	mls	r1, r7, r0, r1
 8000ab6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000aba:	fb00 f606 	mul.w	r6, r0, r6
 8000abe:	429e      	cmp	r6, r3
 8000ac0:	d90a      	bls.n	8000ad8 <__udivmoddi4+0x94>
 8000ac2:	eb1c 0303 	adds.w	r3, ip, r3
 8000ac6:	f100 31ff 	add.w	r1, r0, #4294967295
 8000aca:	f080 80fc 	bcs.w	8000cc6 <__udivmoddi4+0x282>
 8000ace:	429e      	cmp	r6, r3
 8000ad0:	f240 80f9 	bls.w	8000cc6 <__udivmoddi4+0x282>
 8000ad4:	4463      	add	r3, ip
 8000ad6:	3802      	subs	r0, #2
 8000ad8:	1b9b      	subs	r3, r3, r6
 8000ada:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000ade:	2100      	movs	r1, #0
 8000ae0:	b11d      	cbz	r5, 8000aea <__udivmoddi4+0xa6>
 8000ae2:	40d3      	lsrs	r3, r2
 8000ae4:	2200      	movs	r2, #0
 8000ae6:	e9c5 3200 	strd	r3, r2, [r5]
 8000aea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000aee:	428b      	cmp	r3, r1
 8000af0:	d905      	bls.n	8000afe <__udivmoddi4+0xba>
 8000af2:	b10d      	cbz	r5, 8000af8 <__udivmoddi4+0xb4>
 8000af4:	e9c5 0100 	strd	r0, r1, [r5]
 8000af8:	2100      	movs	r1, #0
 8000afa:	4608      	mov	r0, r1
 8000afc:	e7f5      	b.n	8000aea <__udivmoddi4+0xa6>
 8000afe:	fab3 f183 	clz	r1, r3
 8000b02:	2900      	cmp	r1, #0
 8000b04:	d146      	bne.n	8000b94 <__udivmoddi4+0x150>
 8000b06:	42a3      	cmp	r3, r4
 8000b08:	d302      	bcc.n	8000b10 <__udivmoddi4+0xcc>
 8000b0a:	4290      	cmp	r0, r2
 8000b0c:	f0c0 80f0 	bcc.w	8000cf0 <__udivmoddi4+0x2ac>
 8000b10:	1a86      	subs	r6, r0, r2
 8000b12:	eb64 0303 	sbc.w	r3, r4, r3
 8000b16:	2001      	movs	r0, #1
 8000b18:	2d00      	cmp	r5, #0
 8000b1a:	d0e6      	beq.n	8000aea <__udivmoddi4+0xa6>
 8000b1c:	e9c5 6300 	strd	r6, r3, [r5]
 8000b20:	e7e3      	b.n	8000aea <__udivmoddi4+0xa6>
 8000b22:	2a00      	cmp	r2, #0
 8000b24:	f040 8090 	bne.w	8000c48 <__udivmoddi4+0x204>
 8000b28:	eba1 040c 	sub.w	r4, r1, ip
 8000b2c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000b30:	fa1f f78c 	uxth.w	r7, ip
 8000b34:	2101      	movs	r1, #1
 8000b36:	fbb4 f6f8 	udiv	r6, r4, r8
 8000b3a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000b3e:	fb08 4416 	mls	r4, r8, r6, r4
 8000b42:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000b46:	fb07 f006 	mul.w	r0, r7, r6
 8000b4a:	4298      	cmp	r0, r3
 8000b4c:	d908      	bls.n	8000b60 <__udivmoddi4+0x11c>
 8000b4e:	eb1c 0303 	adds.w	r3, ip, r3
 8000b52:	f106 34ff 	add.w	r4, r6, #4294967295
 8000b56:	d202      	bcs.n	8000b5e <__udivmoddi4+0x11a>
 8000b58:	4298      	cmp	r0, r3
 8000b5a:	f200 80cd 	bhi.w	8000cf8 <__udivmoddi4+0x2b4>
 8000b5e:	4626      	mov	r6, r4
 8000b60:	1a1c      	subs	r4, r3, r0
 8000b62:	fa1f f38e 	uxth.w	r3, lr
 8000b66:	fbb4 f0f8 	udiv	r0, r4, r8
 8000b6a:	fb08 4410 	mls	r4, r8, r0, r4
 8000b6e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000b72:	fb00 f707 	mul.w	r7, r0, r7
 8000b76:	429f      	cmp	r7, r3
 8000b78:	d908      	bls.n	8000b8c <__udivmoddi4+0x148>
 8000b7a:	eb1c 0303 	adds.w	r3, ip, r3
 8000b7e:	f100 34ff 	add.w	r4, r0, #4294967295
 8000b82:	d202      	bcs.n	8000b8a <__udivmoddi4+0x146>
 8000b84:	429f      	cmp	r7, r3
 8000b86:	f200 80b0 	bhi.w	8000cea <__udivmoddi4+0x2a6>
 8000b8a:	4620      	mov	r0, r4
 8000b8c:	1bdb      	subs	r3, r3, r7
 8000b8e:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000b92:	e7a5      	b.n	8000ae0 <__udivmoddi4+0x9c>
 8000b94:	f1c1 0620 	rsb	r6, r1, #32
 8000b98:	408b      	lsls	r3, r1
 8000b9a:	fa22 f706 	lsr.w	r7, r2, r6
 8000b9e:	431f      	orrs	r7, r3
 8000ba0:	fa20 fc06 	lsr.w	ip, r0, r6
 8000ba4:	fa04 f301 	lsl.w	r3, r4, r1
 8000ba8:	ea43 030c 	orr.w	r3, r3, ip
 8000bac:	40f4      	lsrs	r4, r6
 8000bae:	fa00 f801 	lsl.w	r8, r0, r1
 8000bb2:	0c38      	lsrs	r0, r7, #16
 8000bb4:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000bb8:	fbb4 fef0 	udiv	lr, r4, r0
 8000bbc:	fa1f fc87 	uxth.w	ip, r7
 8000bc0:	fb00 441e 	mls	r4, r0, lr, r4
 8000bc4:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000bc8:	fb0e f90c 	mul.w	r9, lr, ip
 8000bcc:	45a1      	cmp	r9, r4
 8000bce:	fa02 f201 	lsl.w	r2, r2, r1
 8000bd2:	d90a      	bls.n	8000bea <__udivmoddi4+0x1a6>
 8000bd4:	193c      	adds	r4, r7, r4
 8000bd6:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000bda:	f080 8084 	bcs.w	8000ce6 <__udivmoddi4+0x2a2>
 8000bde:	45a1      	cmp	r9, r4
 8000be0:	f240 8081 	bls.w	8000ce6 <__udivmoddi4+0x2a2>
 8000be4:	f1ae 0e02 	sub.w	lr, lr, #2
 8000be8:	443c      	add	r4, r7
 8000bea:	eba4 0409 	sub.w	r4, r4, r9
 8000bee:	fa1f f983 	uxth.w	r9, r3
 8000bf2:	fbb4 f3f0 	udiv	r3, r4, r0
 8000bf6:	fb00 4413 	mls	r4, r0, r3, r4
 8000bfa:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000bfe:	fb03 fc0c 	mul.w	ip, r3, ip
 8000c02:	45a4      	cmp	ip, r4
 8000c04:	d907      	bls.n	8000c16 <__udivmoddi4+0x1d2>
 8000c06:	193c      	adds	r4, r7, r4
 8000c08:	f103 30ff 	add.w	r0, r3, #4294967295
 8000c0c:	d267      	bcs.n	8000cde <__udivmoddi4+0x29a>
 8000c0e:	45a4      	cmp	ip, r4
 8000c10:	d965      	bls.n	8000cde <__udivmoddi4+0x29a>
 8000c12:	3b02      	subs	r3, #2
 8000c14:	443c      	add	r4, r7
 8000c16:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000c1a:	fba0 9302 	umull	r9, r3, r0, r2
 8000c1e:	eba4 040c 	sub.w	r4, r4, ip
 8000c22:	429c      	cmp	r4, r3
 8000c24:	46ce      	mov	lr, r9
 8000c26:	469c      	mov	ip, r3
 8000c28:	d351      	bcc.n	8000cce <__udivmoddi4+0x28a>
 8000c2a:	d04e      	beq.n	8000cca <__udivmoddi4+0x286>
 8000c2c:	b155      	cbz	r5, 8000c44 <__udivmoddi4+0x200>
 8000c2e:	ebb8 030e 	subs.w	r3, r8, lr
 8000c32:	eb64 040c 	sbc.w	r4, r4, ip
 8000c36:	fa04 f606 	lsl.w	r6, r4, r6
 8000c3a:	40cb      	lsrs	r3, r1
 8000c3c:	431e      	orrs	r6, r3
 8000c3e:	40cc      	lsrs	r4, r1
 8000c40:	e9c5 6400 	strd	r6, r4, [r5]
 8000c44:	2100      	movs	r1, #0
 8000c46:	e750      	b.n	8000aea <__udivmoddi4+0xa6>
 8000c48:	f1c2 0320 	rsb	r3, r2, #32
 8000c4c:	fa20 f103 	lsr.w	r1, r0, r3
 8000c50:	fa0c fc02 	lsl.w	ip, ip, r2
 8000c54:	fa24 f303 	lsr.w	r3, r4, r3
 8000c58:	4094      	lsls	r4, r2
 8000c5a:	430c      	orrs	r4, r1
 8000c5c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000c60:	fa00 fe02 	lsl.w	lr, r0, r2
 8000c64:	fa1f f78c 	uxth.w	r7, ip
 8000c68:	fbb3 f0f8 	udiv	r0, r3, r8
 8000c6c:	fb08 3110 	mls	r1, r8, r0, r3
 8000c70:	0c23      	lsrs	r3, r4, #16
 8000c72:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c76:	fb00 f107 	mul.w	r1, r0, r7
 8000c7a:	4299      	cmp	r1, r3
 8000c7c:	d908      	bls.n	8000c90 <__udivmoddi4+0x24c>
 8000c7e:	eb1c 0303 	adds.w	r3, ip, r3
 8000c82:	f100 36ff 	add.w	r6, r0, #4294967295
 8000c86:	d22c      	bcs.n	8000ce2 <__udivmoddi4+0x29e>
 8000c88:	4299      	cmp	r1, r3
 8000c8a:	d92a      	bls.n	8000ce2 <__udivmoddi4+0x29e>
 8000c8c:	3802      	subs	r0, #2
 8000c8e:	4463      	add	r3, ip
 8000c90:	1a5b      	subs	r3, r3, r1
 8000c92:	b2a4      	uxth	r4, r4
 8000c94:	fbb3 f1f8 	udiv	r1, r3, r8
 8000c98:	fb08 3311 	mls	r3, r8, r1, r3
 8000c9c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000ca0:	fb01 f307 	mul.w	r3, r1, r7
 8000ca4:	42a3      	cmp	r3, r4
 8000ca6:	d908      	bls.n	8000cba <__udivmoddi4+0x276>
 8000ca8:	eb1c 0404 	adds.w	r4, ip, r4
 8000cac:	f101 36ff 	add.w	r6, r1, #4294967295
 8000cb0:	d213      	bcs.n	8000cda <__udivmoddi4+0x296>
 8000cb2:	42a3      	cmp	r3, r4
 8000cb4:	d911      	bls.n	8000cda <__udivmoddi4+0x296>
 8000cb6:	3902      	subs	r1, #2
 8000cb8:	4464      	add	r4, ip
 8000cba:	1ae4      	subs	r4, r4, r3
 8000cbc:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000cc0:	e739      	b.n	8000b36 <__udivmoddi4+0xf2>
 8000cc2:	4604      	mov	r4, r0
 8000cc4:	e6f0      	b.n	8000aa8 <__udivmoddi4+0x64>
 8000cc6:	4608      	mov	r0, r1
 8000cc8:	e706      	b.n	8000ad8 <__udivmoddi4+0x94>
 8000cca:	45c8      	cmp	r8, r9
 8000ccc:	d2ae      	bcs.n	8000c2c <__udivmoddi4+0x1e8>
 8000cce:	ebb9 0e02 	subs.w	lr, r9, r2
 8000cd2:	eb63 0c07 	sbc.w	ip, r3, r7
 8000cd6:	3801      	subs	r0, #1
 8000cd8:	e7a8      	b.n	8000c2c <__udivmoddi4+0x1e8>
 8000cda:	4631      	mov	r1, r6
 8000cdc:	e7ed      	b.n	8000cba <__udivmoddi4+0x276>
 8000cde:	4603      	mov	r3, r0
 8000ce0:	e799      	b.n	8000c16 <__udivmoddi4+0x1d2>
 8000ce2:	4630      	mov	r0, r6
 8000ce4:	e7d4      	b.n	8000c90 <__udivmoddi4+0x24c>
 8000ce6:	46d6      	mov	lr, sl
 8000ce8:	e77f      	b.n	8000bea <__udivmoddi4+0x1a6>
 8000cea:	4463      	add	r3, ip
 8000cec:	3802      	subs	r0, #2
 8000cee:	e74d      	b.n	8000b8c <__udivmoddi4+0x148>
 8000cf0:	4606      	mov	r6, r0
 8000cf2:	4623      	mov	r3, r4
 8000cf4:	4608      	mov	r0, r1
 8000cf6:	e70f      	b.n	8000b18 <__udivmoddi4+0xd4>
 8000cf8:	3e02      	subs	r6, #2
 8000cfa:	4463      	add	r3, ip
 8000cfc:	e730      	b.n	8000b60 <__udivmoddi4+0x11c>
 8000cfe:	bf00      	nop

08000d00 <__aeabi_idiv0>:
 8000d00:	4770      	bx	lr
 8000d02:	bf00      	nop

08000d04 <check_dust_data>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

void check_dust_data(void) {
 8000d04:	b480      	push	{r7}
 8000d06:	af00      	add	r7, sp, #0
  pm1_0_grimm = ((uint32_t) receive_data[3] << 24) | ((uint32_t) receive_data[4] << 16) | ((uint32_t) receive_data[5] << 8) | receive_data[6];
 8000d08:	4b83      	ldr	r3, [pc, #524]	@ (8000f18 <check_dust_data+0x214>)
 8000d0a:	78db      	ldrb	r3, [r3, #3]
 8000d0c:	b2db      	uxtb	r3, r3
 8000d0e:	061a      	lsls	r2, r3, #24
 8000d10:	4b81      	ldr	r3, [pc, #516]	@ (8000f18 <check_dust_data+0x214>)
 8000d12:	791b      	ldrb	r3, [r3, #4]
 8000d14:	b2db      	uxtb	r3, r3
 8000d16:	041b      	lsls	r3, r3, #16
 8000d18:	431a      	orrs	r2, r3
 8000d1a:	4b7f      	ldr	r3, [pc, #508]	@ (8000f18 <check_dust_data+0x214>)
 8000d1c:	795b      	ldrb	r3, [r3, #5]
 8000d1e:	b2db      	uxtb	r3, r3
 8000d20:	021b      	lsls	r3, r3, #8
 8000d22:	4313      	orrs	r3, r2
 8000d24:	4a7c      	ldr	r2, [pc, #496]	@ (8000f18 <check_dust_data+0x214>)
 8000d26:	7992      	ldrb	r2, [r2, #6]
 8000d28:	b2d2      	uxtb	r2, r2
 8000d2a:	4313      	orrs	r3, r2
 8000d2c:	4a7b      	ldr	r2, [pc, #492]	@ (8000f1c <check_dust_data+0x218>)
 8000d2e:	6013      	str	r3, [r2, #0]
  pm2_5_grimm = ((uint32_t) receive_data[7] << 24) | ((uint32_t) receive_data[8] << 16) | ((uint32_t) receive_data[9] << 8) | receive_data[10];
 8000d30:	4b79      	ldr	r3, [pc, #484]	@ (8000f18 <check_dust_data+0x214>)
 8000d32:	79db      	ldrb	r3, [r3, #7]
 8000d34:	b2db      	uxtb	r3, r3
 8000d36:	061a      	lsls	r2, r3, #24
 8000d38:	4b77      	ldr	r3, [pc, #476]	@ (8000f18 <check_dust_data+0x214>)
 8000d3a:	7a1b      	ldrb	r3, [r3, #8]
 8000d3c:	b2db      	uxtb	r3, r3
 8000d3e:	041b      	lsls	r3, r3, #16
 8000d40:	431a      	orrs	r2, r3
 8000d42:	4b75      	ldr	r3, [pc, #468]	@ (8000f18 <check_dust_data+0x214>)
 8000d44:	7a5b      	ldrb	r3, [r3, #9]
 8000d46:	b2db      	uxtb	r3, r3
 8000d48:	021b      	lsls	r3, r3, #8
 8000d4a:	4313      	orrs	r3, r2
 8000d4c:	4a72      	ldr	r2, [pc, #456]	@ (8000f18 <check_dust_data+0x214>)
 8000d4e:	7a92      	ldrb	r2, [r2, #10]
 8000d50:	b2d2      	uxtb	r2, r2
 8000d52:	4313      	orrs	r3, r2
 8000d54:	4a72      	ldr	r2, [pc, #456]	@ (8000f20 <check_dust_data+0x21c>)
 8000d56:	6013      	str	r3, [r2, #0]
  pm10_grimm = ((uint32_t) receive_data[11] << 24) | ((uint32_t) receive_data[12] << 16) | ((uint32_t) receive_data[13] << 8) | receive_data[14];
 8000d58:	4b6f      	ldr	r3, [pc, #444]	@ (8000f18 <check_dust_data+0x214>)
 8000d5a:	7adb      	ldrb	r3, [r3, #11]
 8000d5c:	b2db      	uxtb	r3, r3
 8000d5e:	061a      	lsls	r2, r3, #24
 8000d60:	4b6d      	ldr	r3, [pc, #436]	@ (8000f18 <check_dust_data+0x214>)
 8000d62:	7b1b      	ldrb	r3, [r3, #12]
 8000d64:	b2db      	uxtb	r3, r3
 8000d66:	041b      	lsls	r3, r3, #16
 8000d68:	431a      	orrs	r2, r3
 8000d6a:	4b6b      	ldr	r3, [pc, #428]	@ (8000f18 <check_dust_data+0x214>)
 8000d6c:	7b5b      	ldrb	r3, [r3, #13]
 8000d6e:	b2db      	uxtb	r3, r3
 8000d70:	021b      	lsls	r3, r3, #8
 8000d72:	4313      	orrs	r3, r2
 8000d74:	4a68      	ldr	r2, [pc, #416]	@ (8000f18 <check_dust_data+0x214>)
 8000d76:	7b92      	ldrb	r2, [r2, #14]
 8000d78:	b2d2      	uxtb	r2, r2
 8000d7a:	4313      	orrs	r3, r2
 8000d7c:	4a69      	ldr	r2, [pc, #420]	@ (8000f24 <check_dust_data+0x220>)
 8000d7e:	6013      	str	r3, [r2, #0]

  pm1_0_tsi = ((uint32_t) receive_data[15] << 24) | ((uint32_t) receive_data[16] << 16) | ((uint32_t) receive_data[17] << 8) | receive_data[18];
 8000d80:	4b65      	ldr	r3, [pc, #404]	@ (8000f18 <check_dust_data+0x214>)
 8000d82:	7bdb      	ldrb	r3, [r3, #15]
 8000d84:	b2db      	uxtb	r3, r3
 8000d86:	061a      	lsls	r2, r3, #24
 8000d88:	4b63      	ldr	r3, [pc, #396]	@ (8000f18 <check_dust_data+0x214>)
 8000d8a:	7c1b      	ldrb	r3, [r3, #16]
 8000d8c:	b2db      	uxtb	r3, r3
 8000d8e:	041b      	lsls	r3, r3, #16
 8000d90:	431a      	orrs	r2, r3
 8000d92:	4b61      	ldr	r3, [pc, #388]	@ (8000f18 <check_dust_data+0x214>)
 8000d94:	7c5b      	ldrb	r3, [r3, #17]
 8000d96:	b2db      	uxtb	r3, r3
 8000d98:	021b      	lsls	r3, r3, #8
 8000d9a:	4313      	orrs	r3, r2
 8000d9c:	4a5e      	ldr	r2, [pc, #376]	@ (8000f18 <check_dust_data+0x214>)
 8000d9e:	7c92      	ldrb	r2, [r2, #18]
 8000da0:	b2d2      	uxtb	r2, r2
 8000da2:	4313      	orrs	r3, r2
 8000da4:	4a60      	ldr	r2, [pc, #384]	@ (8000f28 <check_dust_data+0x224>)
 8000da6:	6013      	str	r3, [r2, #0]
  pm2_5_tsi = ((uint32_t) receive_data[19] << 24) | ((uint32_t) receive_data[20] << 16) | ((uint32_t) receive_data[21] << 8) | receive_data[22];
 8000da8:	4b5b      	ldr	r3, [pc, #364]	@ (8000f18 <check_dust_data+0x214>)
 8000daa:	7cdb      	ldrb	r3, [r3, #19]
 8000dac:	b2db      	uxtb	r3, r3
 8000dae:	061a      	lsls	r2, r3, #24
 8000db0:	4b59      	ldr	r3, [pc, #356]	@ (8000f18 <check_dust_data+0x214>)
 8000db2:	7d1b      	ldrb	r3, [r3, #20]
 8000db4:	b2db      	uxtb	r3, r3
 8000db6:	041b      	lsls	r3, r3, #16
 8000db8:	431a      	orrs	r2, r3
 8000dba:	4b57      	ldr	r3, [pc, #348]	@ (8000f18 <check_dust_data+0x214>)
 8000dbc:	7d5b      	ldrb	r3, [r3, #21]
 8000dbe:	b2db      	uxtb	r3, r3
 8000dc0:	021b      	lsls	r3, r3, #8
 8000dc2:	4313      	orrs	r3, r2
 8000dc4:	4a54      	ldr	r2, [pc, #336]	@ (8000f18 <check_dust_data+0x214>)
 8000dc6:	7d92      	ldrb	r2, [r2, #22]
 8000dc8:	b2d2      	uxtb	r2, r2
 8000dca:	4313      	orrs	r3, r2
 8000dcc:	4a57      	ldr	r2, [pc, #348]	@ (8000f2c <check_dust_data+0x228>)
 8000dce:	6013      	str	r3, [r2, #0]
  pm10_tsi = ((uint32_t) receive_data[23] << 24) | ((uint32_t) receive_data[24] << 16) | ((uint32_t) receive_data[25] << 8) | receive_data[26];
 8000dd0:	4b51      	ldr	r3, [pc, #324]	@ (8000f18 <check_dust_data+0x214>)
 8000dd2:	7ddb      	ldrb	r3, [r3, #23]
 8000dd4:	b2db      	uxtb	r3, r3
 8000dd6:	061a      	lsls	r2, r3, #24
 8000dd8:	4b4f      	ldr	r3, [pc, #316]	@ (8000f18 <check_dust_data+0x214>)
 8000dda:	7e1b      	ldrb	r3, [r3, #24]
 8000ddc:	b2db      	uxtb	r3, r3
 8000dde:	041b      	lsls	r3, r3, #16
 8000de0:	431a      	orrs	r2, r3
 8000de2:	4b4d      	ldr	r3, [pc, #308]	@ (8000f18 <check_dust_data+0x214>)
 8000de4:	7e5b      	ldrb	r3, [r3, #25]
 8000de6:	b2db      	uxtb	r3, r3
 8000de8:	021b      	lsls	r3, r3, #8
 8000dea:	4313      	orrs	r3, r2
 8000dec:	4a4a      	ldr	r2, [pc, #296]	@ (8000f18 <check_dust_data+0x214>)
 8000dee:	7e92      	ldrb	r2, [r2, #26]
 8000df0:	b2d2      	uxtb	r2, r2
 8000df2:	4313      	orrs	r3, r2
 8000df4:	4a4e      	ldr	r2, [pc, #312]	@ (8000f30 <check_dust_data+0x22c>)
 8000df6:	6013      	str	r3, [r2, #0]

  dust_0_3 = ((uint32_t) receive_data[27] << 24) | ((uint32_t) receive_data[28] << 16) | ((uint32_t) receive_data[29] << 8) | receive_data[30];
 8000df8:	4b47      	ldr	r3, [pc, #284]	@ (8000f18 <check_dust_data+0x214>)
 8000dfa:	7edb      	ldrb	r3, [r3, #27]
 8000dfc:	b2db      	uxtb	r3, r3
 8000dfe:	061a      	lsls	r2, r3, #24
 8000e00:	4b45      	ldr	r3, [pc, #276]	@ (8000f18 <check_dust_data+0x214>)
 8000e02:	7f1b      	ldrb	r3, [r3, #28]
 8000e04:	b2db      	uxtb	r3, r3
 8000e06:	041b      	lsls	r3, r3, #16
 8000e08:	431a      	orrs	r2, r3
 8000e0a:	4b43      	ldr	r3, [pc, #268]	@ (8000f18 <check_dust_data+0x214>)
 8000e0c:	7f5b      	ldrb	r3, [r3, #29]
 8000e0e:	b2db      	uxtb	r3, r3
 8000e10:	021b      	lsls	r3, r3, #8
 8000e12:	4313      	orrs	r3, r2
 8000e14:	4a40      	ldr	r2, [pc, #256]	@ (8000f18 <check_dust_data+0x214>)
 8000e16:	7f92      	ldrb	r2, [r2, #30]
 8000e18:	b2d2      	uxtb	r2, r2
 8000e1a:	4313      	orrs	r3, r2
 8000e1c:	4a45      	ldr	r2, [pc, #276]	@ (8000f34 <check_dust_data+0x230>)
 8000e1e:	6013      	str	r3, [r2, #0]
  dust_0_5 = ((uint32_t) receive_data[31] << 24) | ((uint32_t) receive_data[32] << 16) | ((uint32_t) receive_data[33] << 8) | receive_data[34];
 8000e20:	4b3d      	ldr	r3, [pc, #244]	@ (8000f18 <check_dust_data+0x214>)
 8000e22:	7fdb      	ldrb	r3, [r3, #31]
 8000e24:	b2db      	uxtb	r3, r3
 8000e26:	061a      	lsls	r2, r3, #24
 8000e28:	4b3b      	ldr	r3, [pc, #236]	@ (8000f18 <check_dust_data+0x214>)
 8000e2a:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000e2e:	b2db      	uxtb	r3, r3
 8000e30:	041b      	lsls	r3, r3, #16
 8000e32:	431a      	orrs	r2, r3
 8000e34:	4b38      	ldr	r3, [pc, #224]	@ (8000f18 <check_dust_data+0x214>)
 8000e36:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8000e3a:	b2db      	uxtb	r3, r3
 8000e3c:	021b      	lsls	r3, r3, #8
 8000e3e:	4313      	orrs	r3, r2
 8000e40:	4a35      	ldr	r2, [pc, #212]	@ (8000f18 <check_dust_data+0x214>)
 8000e42:	f892 2022 	ldrb.w	r2, [r2, #34]	@ 0x22
 8000e46:	b2d2      	uxtb	r2, r2
 8000e48:	4313      	orrs	r3, r2
 8000e4a:	4a3b      	ldr	r2, [pc, #236]	@ (8000f38 <check_dust_data+0x234>)
 8000e4c:	6013      	str	r3, [r2, #0]
  dust_1_0 = ((uint32_t) receive_data[35] << 24) | ((uint32_t) receive_data[36] << 16) | ((uint32_t) receive_data[37] << 8) | receive_data[38];
 8000e4e:	4b32      	ldr	r3, [pc, #200]	@ (8000f18 <check_dust_data+0x214>)
 8000e50:	f893 3023 	ldrb.w	r3, [r3, #35]	@ 0x23
 8000e54:	b2db      	uxtb	r3, r3
 8000e56:	061a      	lsls	r2, r3, #24
 8000e58:	4b2f      	ldr	r3, [pc, #188]	@ (8000f18 <check_dust_data+0x214>)
 8000e5a:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8000e5e:	b2db      	uxtb	r3, r3
 8000e60:	041b      	lsls	r3, r3, #16
 8000e62:	431a      	orrs	r2, r3
 8000e64:	4b2c      	ldr	r3, [pc, #176]	@ (8000f18 <check_dust_data+0x214>)
 8000e66:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8000e6a:	b2db      	uxtb	r3, r3
 8000e6c:	021b      	lsls	r3, r3, #8
 8000e6e:	4313      	orrs	r3, r2
 8000e70:	4a29      	ldr	r2, [pc, #164]	@ (8000f18 <check_dust_data+0x214>)
 8000e72:	f892 2026 	ldrb.w	r2, [r2, #38]	@ 0x26
 8000e76:	b2d2      	uxtb	r2, r2
 8000e78:	4313      	orrs	r3, r2
 8000e7a:	4a30      	ldr	r2, [pc, #192]	@ (8000f3c <check_dust_data+0x238>)
 8000e7c:	6013      	str	r3, [r2, #0]
  dust_2_5 = ((uint32_t) receive_data[39] << 24) | ((uint32_t) receive_data[40] << 16) | ((uint32_t) receive_data[41] << 8) | receive_data[42];
 8000e7e:	4b26      	ldr	r3, [pc, #152]	@ (8000f18 <check_dust_data+0x214>)
 8000e80:	f893 3027 	ldrb.w	r3, [r3, #39]	@ 0x27
 8000e84:	b2db      	uxtb	r3, r3
 8000e86:	061a      	lsls	r2, r3, #24
 8000e88:	4b23      	ldr	r3, [pc, #140]	@ (8000f18 <check_dust_data+0x214>)
 8000e8a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8000e8e:	b2db      	uxtb	r3, r3
 8000e90:	041b      	lsls	r3, r3, #16
 8000e92:	431a      	orrs	r2, r3
 8000e94:	4b20      	ldr	r3, [pc, #128]	@ (8000f18 <check_dust_data+0x214>)
 8000e96:	f893 3029 	ldrb.w	r3, [r3, #41]	@ 0x29
 8000e9a:	b2db      	uxtb	r3, r3
 8000e9c:	021b      	lsls	r3, r3, #8
 8000e9e:	4313      	orrs	r3, r2
 8000ea0:	4a1d      	ldr	r2, [pc, #116]	@ (8000f18 <check_dust_data+0x214>)
 8000ea2:	f892 202a 	ldrb.w	r2, [r2, #42]	@ 0x2a
 8000ea6:	b2d2      	uxtb	r2, r2
 8000ea8:	4313      	orrs	r3, r2
 8000eaa:	4a25      	ldr	r2, [pc, #148]	@ (8000f40 <check_dust_data+0x23c>)
 8000eac:	6013      	str	r3, [r2, #0]
  dust_5_0 = ((uint32_t) receive_data[43] << 24) | ((uint32_t) receive_data[44] << 16) | ((uint32_t) receive_data[45] << 8) | receive_data[46];
 8000eae:	4b1a      	ldr	r3, [pc, #104]	@ (8000f18 <check_dust_data+0x214>)
 8000eb0:	f893 302b 	ldrb.w	r3, [r3, #43]	@ 0x2b
 8000eb4:	b2db      	uxtb	r3, r3
 8000eb6:	061a      	lsls	r2, r3, #24
 8000eb8:	4b17      	ldr	r3, [pc, #92]	@ (8000f18 <check_dust_data+0x214>)
 8000eba:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 8000ebe:	b2db      	uxtb	r3, r3
 8000ec0:	041b      	lsls	r3, r3, #16
 8000ec2:	431a      	orrs	r2, r3
 8000ec4:	4b14      	ldr	r3, [pc, #80]	@ (8000f18 <check_dust_data+0x214>)
 8000ec6:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8000eca:	b2db      	uxtb	r3, r3
 8000ecc:	021b      	lsls	r3, r3, #8
 8000ece:	4313      	orrs	r3, r2
 8000ed0:	4a11      	ldr	r2, [pc, #68]	@ (8000f18 <check_dust_data+0x214>)
 8000ed2:	f892 202e 	ldrb.w	r2, [r2, #46]	@ 0x2e
 8000ed6:	b2d2      	uxtb	r2, r2
 8000ed8:	4313      	orrs	r3, r2
 8000eda:	4a1a      	ldr	r2, [pc, #104]	@ (8000f44 <check_dust_data+0x240>)
 8000edc:	6013      	str	r3, [r2, #0]
  dust_10_0 = ((uint32_t) receive_data[47] << 24) | ((uint32_t) receive_data[48] << 16) | ((uint32_t) receive_data[49] << 8) | receive_data[50];
 8000ede:	4b0e      	ldr	r3, [pc, #56]	@ (8000f18 <check_dust_data+0x214>)
 8000ee0:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 8000ee4:	b2db      	uxtb	r3, r3
 8000ee6:	061a      	lsls	r2, r3, #24
 8000ee8:	4b0b      	ldr	r3, [pc, #44]	@ (8000f18 <check_dust_data+0x214>)
 8000eea:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8000eee:	b2db      	uxtb	r3, r3
 8000ef0:	041b      	lsls	r3, r3, #16
 8000ef2:	431a      	orrs	r2, r3
 8000ef4:	4b08      	ldr	r3, [pc, #32]	@ (8000f18 <check_dust_data+0x214>)
 8000ef6:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 8000efa:	b2db      	uxtb	r3, r3
 8000efc:	021b      	lsls	r3, r3, #8
 8000efe:	4313      	orrs	r3, r2
 8000f00:	4a05      	ldr	r2, [pc, #20]	@ (8000f18 <check_dust_data+0x214>)
 8000f02:	f892 2032 	ldrb.w	r2, [r2, #50]	@ 0x32
 8000f06:	b2d2      	uxtb	r2, r2
 8000f08:	4313      	orrs	r3, r2
 8000f0a:	4a0f      	ldr	r2, [pc, #60]	@ (8000f48 <check_dust_data+0x244>)
 8000f0c:	6013      	str	r3, [r2, #0]
}
 8000f0e:	bf00      	nop
 8000f10:	46bd      	mov	sp, r7
 8000f12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f16:	4770      	bx	lr
 8000f18:	2000006c 	.word	0x2000006c
 8000f1c:	200000bc 	.word	0x200000bc
 8000f20:	200000c0 	.word	0x200000c0
 8000f24:	200000c4 	.word	0x200000c4
 8000f28:	200000c8 	.word	0x200000c8
 8000f2c:	200000cc 	.word	0x200000cc
 8000f30:	200000d0 	.word	0x200000d0
 8000f34:	200000a4 	.word	0x200000a4
 8000f38:	200000a8 	.word	0x200000a8
 8000f3c:	200000ac 	.word	0x200000ac
 8000f40:	200000b0 	.word	0x200000b0
 8000f44:	200000b4 	.word	0x200000b4
 8000f48:	200000b8 	.word	0x200000b8

08000f4c <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 8000f4c:	b580      	push	{r7, lr}
 8000f4e:	b082      	sub	sp, #8
 8000f50:	af00      	add	r7, sp, #0
 8000f52:	4603      	mov	r3, r0
 8000f54:	80fb      	strh	r3, [r7, #6]
  // Start/Stop Button
  if (GPIO_Pin == start_key_Pin) {
 8000f56:	88fb      	ldrh	r3, [r7, #6]
 8000f58:	2b04      	cmp	r3, #4
 8000f5a:	d160      	bne.n	800101e <HAL_GPIO_EXTI_Callback+0xd2>

	  if(start_charge == 1)
 8000f5c:	4b6d      	ldr	r3, [pc, #436]	@ (8001114 <HAL_GPIO_EXTI_Callback+0x1c8>)
 8000f5e:	781b      	ldrb	r3, [r3, #0]
 8000f60:	b2db      	uxtb	r3, r3
 8000f62:	2b01      	cmp	r3, #1
 8000f64:	d105      	bne.n	8000f72 <HAL_GPIO_EXTI_Callback+0x26>
	  {
		  start_charge = 0;
 8000f66:	4b6b      	ldr	r3, [pc, #428]	@ (8001114 <HAL_GPIO_EXTI_Callback+0x1c8>)
 8000f68:	2200      	movs	r2, #0
 8000f6a:	701a      	strb	r2, [r3, #0]
		  charge_state = 0;
 8000f6c:	4b6a      	ldr	r3, [pc, #424]	@ (8001118 <HAL_GPIO_EXTI_Callback+0x1cc>)
 8000f6e:	2200      	movs	r2, #0
 8000f70:	701a      	strb	r2, [r3, #0]
	  }

    start = !start;
 8000f72:	4b6a      	ldr	r3, [pc, #424]	@ (800111c <HAL_GPIO_EXTI_Callback+0x1d0>)
 8000f74:	781b      	ldrb	r3, [r3, #0]
 8000f76:	b2db      	uxtb	r3, r3
 8000f78:	2b00      	cmp	r3, #0
 8000f7a:	bf0c      	ite	eq
 8000f7c:	2301      	moveq	r3, #1
 8000f7e:	2300      	movne	r3, #0
 8000f80:	b2db      	uxtb	r3, r3
 8000f82:	461a      	mov	r2, r3
 8000f84:	4b65      	ldr	r3, [pc, #404]	@ (800111c <HAL_GPIO_EXTI_Callback+0x1d0>)
 8000f86:	701a      	strb	r2, [r3, #0]

    if (start == 1)
 8000f88:	4b64      	ldr	r3, [pc, #400]	@ (800111c <HAL_GPIO_EXTI_Callback+0x1d0>)
 8000f8a:	781b      	ldrb	r3, [r3, #0]
 8000f8c:	b2db      	uxtb	r3, r3
 8000f8e:	2b01      	cmp	r3, #1
 8000f90:	d11c      	bne.n	8000fcc <HAL_GPIO_EXTI_Callback+0x80>
    {
      trig_flag = 1;
 8000f92:	4b63      	ldr	r3, [pc, #396]	@ (8001120 <HAL_GPIO_EXTI_Callback+0x1d4>)
 8000f94:	2201      	movs	r2, #1
 8000f96:	701a      	strb	r2, [r3, #0]
      duty_sensor = 750;
 8000f98:	4b62      	ldr	r3, [pc, #392]	@ (8001124 <HAL_GPIO_EXTI_Callback+0x1d8>)
 8000f9a:	f240 22ee 	movw	r2, #750	@ 0x2ee
 8000f9e:	601a      	str	r2, [r3, #0]
      sec_count = 0;
 8000fa0:	4b61      	ldr	r3, [pc, #388]	@ (8001128 <HAL_GPIO_EXTI_Callback+0x1dc>)
 8000fa2:	2200      	movs	r2, #0
 8000fa4:	801a      	strh	r2, [r3, #0]
      stop_flag = 0;
 8000fa6:	4b61      	ldr	r3, [pc, #388]	@ (800112c <HAL_GPIO_EXTI_Callback+0x1e0>)
 8000fa8:	2200      	movs	r2, #0
 8000faa:	701a      	strb	r2, [r3, #0]
      finsh_crash = 0;
 8000fac:	4b60      	ldr	r3, [pc, #384]	@ (8001130 <HAL_GPIO_EXTI_Callback+0x1e4>)
 8000fae:	2200      	movs	r2, #0
 8000fb0:	701a      	strb	r2, [r3, #0]

      charge_state = 0;
 8000fb2:	4b59      	ldr	r3, [pc, #356]	@ (8001118 <HAL_GPIO_EXTI_Callback+0x1cc>)
 8000fb4:	2200      	movs	r2, #0
 8000fb6:	701a      	strb	r2, [r3, #0]
      adc_time = 0;
 8000fb8:	4b5e      	ldr	r3, [pc, #376]	@ (8001134 <HAL_GPIO_EXTI_Callback+0x1e8>)
 8000fba:	2200      	movs	r2, #0
 8000fbc:	601a      	str	r2, [r3, #0]
      best_adc = 0;
 8000fbe:	4b5e      	ldr	r3, [pc, #376]	@ (8001138 <HAL_GPIO_EXTI_Callback+0x1ec>)
 8000fc0:	2200      	movs	r2, #0
 8000fc2:	601a      	str	r2, [r3, #0]
      best_time = 0;
 8000fc4:	4b5d      	ldr	r3, [pc, #372]	@ (800113c <HAL_GPIO_EXTI_Callback+0x1f0>)
 8000fc6:	2200      	movs	r2, #0
 8000fc8:	601a      	str	r2, [r3, #0]
 8000fca:	e028      	b.n	800101e <HAL_GPIO_EXTI_Callback+0xd2>
    }
    else
    {
      duty_left = 0;
 8000fcc:	4b5c      	ldr	r3, [pc, #368]	@ (8001140 <HAL_GPIO_EXTI_Callback+0x1f4>)
 8000fce:	2200      	movs	r2, #0
 8000fd0:	801a      	strh	r2, [r3, #0]
      duty_right = 0;
 8000fd2:	4b5c      	ldr	r3, [pc, #368]	@ (8001144 <HAL_GPIO_EXTI_Callback+0x1f8>)
 8000fd4:	2200      	movs	r2, #0
 8000fd6:	801a      	strh	r2, [r3, #0]
      htim1.Instance->CCR1 = 0;
 8000fd8:	4b5b      	ldr	r3, [pc, #364]	@ (8001148 <HAL_GPIO_EXTI_Callback+0x1fc>)
 8000fda:	681b      	ldr	r3, [r3, #0]
 8000fdc:	2200      	movs	r2, #0
 8000fde:	635a      	str	r2, [r3, #52]	@ 0x34
      htim1.Instance->CCR2 = 0;
 8000fe0:	4b59      	ldr	r3, [pc, #356]	@ (8001148 <HAL_GPIO_EXTI_Callback+0x1fc>)
 8000fe2:	681b      	ldr	r3, [r3, #0]
 8000fe4:	2200      	movs	r2, #0
 8000fe6:	639a      	str	r2, [r3, #56]	@ 0x38
      duty_sensor = 750;
 8000fe8:	4b4e      	ldr	r3, [pc, #312]	@ (8001124 <HAL_GPIO_EXTI_Callback+0x1d8>)
 8000fea:	f240 22ee 	movw	r2, #750	@ 0x2ee
 8000fee:	601a      	str	r2, [r3, #0]
      htim3.Instance->CCR2 = duty_sensor;
 8000ff0:	4b56      	ldr	r3, [pc, #344]	@ (800114c <HAL_GPIO_EXTI_Callback+0x200>)
 8000ff2:	681b      	ldr	r3, [r3, #0]
 8000ff4:	4a4b      	ldr	r2, [pc, #300]	@ (8001124 <HAL_GPIO_EXTI_Callback+0x1d8>)
 8000ff6:	6812      	ldr	r2, [r2, #0]
 8000ff8:	639a      	str	r2, [r3, #56]	@ 0x38

      stop_flag = 4;
 8000ffa:	4b4c      	ldr	r3, [pc, #304]	@ (800112c <HAL_GPIO_EXTI_Callback+0x1e0>)
 8000ffc:	2204      	movs	r2, #4
 8000ffe:	701a      	strb	r2, [r3, #0]
      finsh_crash = 0;
 8001000:	4b4b      	ldr	r3, [pc, #300]	@ (8001130 <HAL_GPIO_EXTI_Callback+0x1e4>)
 8001002:	2200      	movs	r2, #0
 8001004:	701a      	strb	r2, [r3, #0]
      scan_step = 0;
 8001006:	4b52      	ldr	r3, [pc, #328]	@ (8001150 <HAL_GPIO_EXTI_Callback+0x204>)
 8001008:	2200      	movs	r2, #0
 800100a:	701a      	strb	r2, [r3, #0]
      trig_flag = 0;
 800100c:	4b44      	ldr	r3, [pc, #272]	@ (8001120 <HAL_GPIO_EXTI_Callback+0x1d4>)
 800100e:	2200      	movs	r2, #0
 8001010:	701a      	strb	r2, [r3, #0]
      pwm_flag = 0;
 8001012:	4b50      	ldr	r3, [pc, #320]	@ (8001154 <HAL_GPIO_EXTI_Callback+0x208>)
 8001014:	2200      	movs	r2, #0
 8001016:	701a      	strb	r2, [r3, #0]
      boot_once = 0;
 8001018:	4b4f      	ldr	r3, [pc, #316]	@ (8001158 <HAL_GPIO_EXTI_Callback+0x20c>)
 800101a:	2200      	movs	r2, #0
 800101c:	701a      	strb	r2, [r3, #0]
    }
  }

  if (GPIO_Pin == start_charge_Pin) {
 800101e:	88fb      	ldrh	r3, [r7, #6]
 8001020:	2b02      	cmp	r3, #2
 8001022:	d13b      	bne.n	800109c <HAL_GPIO_EXTI_Callback+0x150>
	  if(start == 1)
 8001024:	4b3d      	ldr	r3, [pc, #244]	@ (800111c <HAL_GPIO_EXTI_Callback+0x1d0>)
 8001026:	781b      	ldrb	r3, [r3, #0]
 8001028:	b2db      	uxtb	r3, r3
 800102a:	2b01      	cmp	r3, #1
 800102c:	d105      	bne.n	800103a <HAL_GPIO_EXTI_Callback+0xee>
	  {
		  start = 0;
 800102e:	4b3b      	ldr	r3, [pc, #236]	@ (800111c <HAL_GPIO_EXTI_Callback+0x1d0>)
 8001030:	2200      	movs	r2, #0
 8001032:	701a      	strb	r2, [r3, #0]
		  stop_flag = 4;
 8001034:	4b3d      	ldr	r3, [pc, #244]	@ (800112c <HAL_GPIO_EXTI_Callback+0x1e0>)
 8001036:	2204      	movs	r2, #4
 8001038:	701a      	strb	r2, [r3, #0]
	  }

    duty_left = 0;
 800103a:	4b41      	ldr	r3, [pc, #260]	@ (8001140 <HAL_GPIO_EXTI_Callback+0x1f4>)
 800103c:	2200      	movs	r2, #0
 800103e:	801a      	strh	r2, [r3, #0]
    duty_right = 0;
 8001040:	4b40      	ldr	r3, [pc, #256]	@ (8001144 <HAL_GPIO_EXTI_Callback+0x1f8>)
 8001042:	2200      	movs	r2, #0
 8001044:	801a      	strh	r2, [r3, #0]
    htim1.Instance->CCR1 = 0;
 8001046:	4b40      	ldr	r3, [pc, #256]	@ (8001148 <HAL_GPIO_EXTI_Callback+0x1fc>)
 8001048:	681b      	ldr	r3, [r3, #0]
 800104a:	2200      	movs	r2, #0
 800104c:	635a      	str	r2, [r3, #52]	@ 0x34
    htim1.Instance->CCR2 = 0;
 800104e:	4b3e      	ldr	r3, [pc, #248]	@ (8001148 <HAL_GPIO_EXTI_Callback+0x1fc>)
 8001050:	681b      	ldr	r3, [r3, #0]
 8001052:	2200      	movs	r2, #0
 8001054:	639a      	str	r2, [r3, #56]	@ 0x38

    start_charge = !start_charge;
 8001056:	4b2f      	ldr	r3, [pc, #188]	@ (8001114 <HAL_GPIO_EXTI_Callback+0x1c8>)
 8001058:	781b      	ldrb	r3, [r3, #0]
 800105a:	b2db      	uxtb	r3, r3
 800105c:	2b00      	cmp	r3, #0
 800105e:	bf0c      	ite	eq
 8001060:	2301      	moveq	r3, #1
 8001062:	2300      	movne	r3, #0
 8001064:	b2db      	uxtb	r3, r3
 8001066:	461a      	mov	r2, r3
 8001068:	4b2a      	ldr	r3, [pc, #168]	@ (8001114 <HAL_GPIO_EXTI_Callback+0x1c8>)
 800106a:	701a      	strb	r2, [r3, #0]

    if (start_charge == 1)
 800106c:	4b29      	ldr	r3, [pc, #164]	@ (8001114 <HAL_GPIO_EXTI_Callback+0x1c8>)
 800106e:	781b      	ldrb	r3, [r3, #0]
 8001070:	b2db      	uxtb	r3, r3
 8001072:	2b01      	cmp	r3, #1
 8001074:	d10f      	bne.n	8001096 <HAL_GPIO_EXTI_Callback+0x14a>
    {
      duty_sensor = 750;
 8001076:	4b2b      	ldr	r3, [pc, #172]	@ (8001124 <HAL_GPIO_EXTI_Callback+0x1d8>)
 8001078:	f240 22ee 	movw	r2, #750	@ 0x2ee
 800107c:	601a      	str	r2, [r3, #0]
      htim3.Instance->CCR2 = duty_sensor;
 800107e:	4b33      	ldr	r3, [pc, #204]	@ (800114c <HAL_GPIO_EXTI_Callback+0x200>)
 8001080:	681b      	ldr	r3, [r3, #0]
 8001082:	4a28      	ldr	r2, [pc, #160]	@ (8001124 <HAL_GPIO_EXTI_Callback+0x1d8>)
 8001084:	6812      	ldr	r2, [r2, #0]
 8001086:	639a      	str	r2, [r3, #56]	@ 0x38
      sec_count = 0;
 8001088:	4b27      	ldr	r3, [pc, #156]	@ (8001128 <HAL_GPIO_EXTI_Callback+0x1dc>)
 800108a:	2200      	movs	r2, #0
 800108c:	801a      	strh	r2, [r3, #0]
      stop_flag = 6;
 800108e:	4b27      	ldr	r3, [pc, #156]	@ (800112c <HAL_GPIO_EXTI_Callback+0x1e0>)
 8001090:	2206      	movs	r2, #6
 8001092:	701a      	strb	r2, [r3, #0]
 8001094:	e002      	b.n	800109c <HAL_GPIO_EXTI_Callback+0x150>
    }
    else
    {
    	charge_state = 0;
 8001096:	4b20      	ldr	r3, [pc, #128]	@ (8001118 <HAL_GPIO_EXTI_Callback+0x1cc>)
 8001098:	2200      	movs	r2, #0
 800109a:	701a      	strb	r2, [r3, #0]
    }
  }

  if (GPIO_Pin == Echo_Pin) {
 800109c:	88fb      	ldrh	r3, [r7, #6]
 800109e:	2b40      	cmp	r3, #64	@ 0x40
 80010a0:	d134      	bne.n	800110c <HAL_GPIO_EXTI_Callback+0x1c0>
    if (HAL_GPIO_ReadPin(Echo_GPIO_Port, Echo_Pin) == 1) {
 80010a2:	2140      	movs	r1, #64	@ 0x40
 80010a4:	482d      	ldr	r0, [pc, #180]	@ (800115c <HAL_GPIO_EXTI_Callback+0x210>)
 80010a6:	f002 fddb 	bl	8003c60 <HAL_GPIO_ReadPin>
 80010aa:	4603      	mov	r3, r0
 80010ac:	2b01      	cmp	r3, #1
 80010ae:	d108      	bne.n	80010c2 <HAL_GPIO_EXTI_Callback+0x176>
      t_rise = TIM2->CNT;
 80010b0:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80010b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80010b6:	4a2a      	ldr	r2, [pc, #168]	@ (8001160 <HAL_GPIO_EXTI_Callback+0x214>)
 80010b8:	6013      	str	r3, [r2, #0]
      waiting_fall = 1;
 80010ba:	4b2a      	ldr	r3, [pc, #168]	@ (8001164 <HAL_GPIO_EXTI_Callback+0x218>)
 80010bc:	2201      	movs	r2, #1
 80010be:	701a      	strb	r2, [r3, #0]
        distance_ready = 1;
        waiting_fall = 0;
      }
    }
  }
}
 80010c0:	e024      	b.n	800110c <HAL_GPIO_EXTI_Callback+0x1c0>
      if (waiting_fall == 1) {
 80010c2:	4b28      	ldr	r3, [pc, #160]	@ (8001164 <HAL_GPIO_EXTI_Callback+0x218>)
 80010c4:	781b      	ldrb	r3, [r3, #0]
 80010c6:	b2db      	uxtb	r3, r3
 80010c8:	2b01      	cmp	r3, #1
 80010ca:	d11f      	bne.n	800110c <HAL_GPIO_EXTI_Callback+0x1c0>
        t_fall = TIM2->CNT;
 80010cc:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80010d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80010d2:	4a25      	ldr	r2, [pc, #148]	@ (8001168 <HAL_GPIO_EXTI_Callback+0x21c>)
 80010d4:	6013      	str	r3, [r2, #0]
        if (t_fall >= t_rise) {
 80010d6:	4b24      	ldr	r3, [pc, #144]	@ (8001168 <HAL_GPIO_EXTI_Callback+0x21c>)
 80010d8:	681a      	ldr	r2, [r3, #0]
 80010da:	4b21      	ldr	r3, [pc, #132]	@ (8001160 <HAL_GPIO_EXTI_Callback+0x214>)
 80010dc:	681b      	ldr	r3, [r3, #0]
 80010de:	429a      	cmp	r2, r3
 80010e0:	d307      	bcc.n	80010f2 <HAL_GPIO_EXTI_Callback+0x1a6>
          echo_width = t_fall - t_rise;
 80010e2:	4b21      	ldr	r3, [pc, #132]	@ (8001168 <HAL_GPIO_EXTI_Callback+0x21c>)
 80010e4:	681a      	ldr	r2, [r3, #0]
 80010e6:	4b1e      	ldr	r3, [pc, #120]	@ (8001160 <HAL_GPIO_EXTI_Callback+0x214>)
 80010e8:	681b      	ldr	r3, [r3, #0]
 80010ea:	1ad3      	subs	r3, r2, r3
 80010ec:	4a1f      	ldr	r2, [pc, #124]	@ (800116c <HAL_GPIO_EXTI_Callback+0x220>)
 80010ee:	6013      	str	r3, [r2, #0]
 80010f0:	e006      	b.n	8001100 <HAL_GPIO_EXTI_Callback+0x1b4>
          echo_width = (0xFFFFFFFF - t_rise) + t_fall + 1;
 80010f2:	4b1d      	ldr	r3, [pc, #116]	@ (8001168 <HAL_GPIO_EXTI_Callback+0x21c>)
 80010f4:	681a      	ldr	r2, [r3, #0]
 80010f6:	4b1a      	ldr	r3, [pc, #104]	@ (8001160 <HAL_GPIO_EXTI_Callback+0x214>)
 80010f8:	681b      	ldr	r3, [r3, #0]
 80010fa:	1ad3      	subs	r3, r2, r3
 80010fc:	4a1b      	ldr	r2, [pc, #108]	@ (800116c <HAL_GPIO_EXTI_Callback+0x220>)
 80010fe:	6013      	str	r3, [r2, #0]
        distance_ready = 1;
 8001100:	4b1b      	ldr	r3, [pc, #108]	@ (8001170 <HAL_GPIO_EXTI_Callback+0x224>)
 8001102:	2201      	movs	r2, #1
 8001104:	701a      	strb	r2, [r3, #0]
        waiting_fall = 0;
 8001106:	4b17      	ldr	r3, [pc, #92]	@ (8001164 <HAL_GPIO_EXTI_Callback+0x218>)
 8001108:	2200      	movs	r2, #0
 800110a:	701a      	strb	r2, [r3, #0]
}
 800110c:	bf00      	nop
 800110e:	3708      	adds	r7, #8
 8001110:	46bd      	mov	sp, r7
 8001112:	bd80      	pop	{r7, pc}
 8001114:	20000031 	.word	0x20000031
 8001118:	200000f0 	.word	0x200000f0
 800111c:	20000030 	.word	0x20000030
 8001120:	20000040 	.word	0x20000040
 8001124:	2000003c 	.word	0x2000003c
 8001128:	200000d4 	.word	0x200000d4
 800112c:	20000032 	.word	0x20000032
 8001130:	20000033 	.word	0x20000033
 8001134:	200000dc 	.word	0x200000dc
 8001138:	200000ec 	.word	0x200000ec
 800113c:	200000e0 	.word	0x200000e0
 8001140:	20000038 	.word	0x20000038
 8001144:	20000036 	.word	0x20000036
 8001148:	20000144 	.word	0x20000144
 800114c:	200001d4 	.word	0x200001d4
 8001150:	20000060 	.word	0x20000060
 8001154:	20000041 	.word	0x20000041
 8001158:	20000034 	.word	0x20000034
 800115c:	40020000 	.word	0x40020000
 8001160:	2000004c 	.word	0x2000004c
 8001164:	20000042 	.word	0x20000042
 8001168:	20000050 	.word	0x20000050
 800116c:	20000054 	.word	0x20000054
 8001170:	20000043 	.word	0x20000043

08001174 <dust>:

void dust(void)
{
 8001174:	b580      	push	{r7, lr}
 8001176:	af00      	add	r7, sp, #0
  if (dust_ready == 0)
 8001178:	4b06      	ldr	r3, [pc, #24]	@ (8001194 <dust+0x20>)
 800117a:	781b      	ldrb	r3, [r3, #0]
 800117c:	b2db      	uxtb	r3, r3
 800117e:	2b00      	cmp	r3, #0
 8001180:	d105      	bne.n	800118e <dust+0x1a>
  {
    HAL_UART_Transmit(&huart6, call_data, sizeof(call_data), 100);
 8001182:	2364      	movs	r3, #100	@ 0x64
 8001184:	2205      	movs	r2, #5
 8001186:	4904      	ldr	r1, [pc, #16]	@ (8001198 <dust+0x24>)
 8001188:	4804      	ldr	r0, [pc, #16]	@ (800119c <dust+0x28>)
 800118a:	f004 fa61 	bl	8005650 <HAL_UART_Transmit>
  }
}
 800118e:	bf00      	nop
 8001190:	bd80      	pop	{r7, pc}
 8001192:	bf00      	nop
 8001194:	20000069 	.word	0x20000069
 8001198:	20000000 	.word	0x20000000
 800119c:	2000021c 	.word	0x2000021c

080011a0 <HAL_IncTick>:

void HAL_IncTick(void) {
 80011a0:	b580      	push	{r7, lr}
 80011a2:	af00      	add	r7, sp, #0
  uwTick++;
 80011a4:	4b2a      	ldr	r3, [pc, #168]	@ (8001250 <HAL_IncTick+0xb0>)
 80011a6:	681b      	ldr	r3, [r3, #0]
 80011a8:	3301      	adds	r3, #1
 80011aa:	4a29      	ldr	r2, [pc, #164]	@ (8001250 <HAL_IncTick+0xb0>)
 80011ac:	6013      	str	r3, [r2, #0]
  if ((uwTick % 10) == 0)
 80011ae:	4b28      	ldr	r3, [pc, #160]	@ (8001250 <HAL_IncTick+0xb0>)
 80011b0:	6819      	ldr	r1, [r3, #0]
 80011b2:	4b28      	ldr	r3, [pc, #160]	@ (8001254 <HAL_IncTick+0xb4>)
 80011b4:	fba3 2301 	umull	r2, r3, r3, r1
 80011b8:	08da      	lsrs	r2, r3, #3
 80011ba:	4613      	mov	r3, r2
 80011bc:	009b      	lsls	r3, r3, #2
 80011be:	4413      	add	r3, r2
 80011c0:	005b      	lsls	r3, r3, #1
 80011c2:	1aca      	subs	r2, r1, r3
 80011c4:	2a00      	cmp	r2, #0
 80011c6:	d11f      	bne.n	8001208 <HAL_IncTick+0x68>
  {
    pwm_10msec++;
 80011c8:	4b23      	ldr	r3, [pc, #140]	@ (8001258 <HAL_IncTick+0xb8>)
 80011ca:	881b      	ldrh	r3, [r3, #0]
 80011cc:	b29b      	uxth	r3, r3
 80011ce:	3301      	adds	r3, #1
 80011d0:	b29a      	uxth	r2, r3
 80011d2:	4b21      	ldr	r3, [pc, #132]	@ (8001258 <HAL_IncTick+0xb8>)
 80011d4:	801a      	strh	r2, [r3, #0]
    if (charge_state == 2)
 80011d6:	4b21      	ldr	r3, [pc, #132]	@ (800125c <HAL_IncTick+0xbc>)
 80011d8:	781b      	ldrb	r3, [r3, #0]
 80011da:	2b02      	cmp	r3, #2
 80011dc:	d104      	bne.n	80011e8 <HAL_IncTick+0x48>
      ir_10msec++;
 80011de:	4b20      	ldr	r3, [pc, #128]	@ (8001260 <HAL_IncTick+0xc0>)
 80011e0:	681b      	ldr	r3, [r3, #0]
 80011e2:	3301      	adds	r3, #1
 80011e4:	4a1e      	ldr	r2, [pc, #120]	@ (8001260 <HAL_IncTick+0xc0>)
 80011e6:	6013      	str	r3, [r2, #0]

    if (charge_state == 1 || charge_state == 4) {
 80011e8:	4b1c      	ldr	r3, [pc, #112]	@ (800125c <HAL_IncTick+0xbc>)
 80011ea:	781b      	ldrb	r3, [r3, #0]
 80011ec:	2b01      	cmp	r3, #1
 80011ee:	d003      	beq.n	80011f8 <HAL_IncTick+0x58>
 80011f0:	4b1a      	ldr	r3, [pc, #104]	@ (800125c <HAL_IncTick+0xbc>)
 80011f2:	781b      	ldrb	r3, [r3, #0]
 80011f4:	2b04      	cmp	r3, #4
 80011f6:	d107      	bne.n	8001208 <HAL_IncTick+0x68>
      HAL_ADC_Start_IT(&hadc1);
 80011f8:	481a      	ldr	r0, [pc, #104]	@ (8001264 <HAL_IncTick+0xc4>)
 80011fa:	f001 fde1 	bl	8002dc0 <HAL_ADC_Start_IT>
      adc_time++;
 80011fe:	4b1a      	ldr	r3, [pc, #104]	@ (8001268 <HAL_IncTick+0xc8>)
 8001200:	681b      	ldr	r3, [r3, #0]
 8001202:	3301      	adds	r3, #1
 8001204:	4a18      	ldr	r2, [pc, #96]	@ (8001268 <HAL_IncTick+0xc8>)
 8001206:	6013      	str	r3, [r2, #0]
    }
  }

  if ((uwTick % 1000) == 0) {
 8001208:	4b11      	ldr	r3, [pc, #68]	@ (8001250 <HAL_IncTick+0xb0>)
 800120a:	681a      	ldr	r2, [r3, #0]
 800120c:	4b17      	ldr	r3, [pc, #92]	@ (800126c <HAL_IncTick+0xcc>)
 800120e:	fba3 1302 	umull	r1, r3, r3, r2
 8001212:	099b      	lsrs	r3, r3, #6
 8001214:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8001218:	fb01 f303 	mul.w	r3, r1, r3
 800121c:	1ad3      	subs	r3, r2, r3
 800121e:	2b00      	cmp	r3, #0
 8001220:	d113      	bne.n	800124a <HAL_IncTick+0xaa>
    sec_count++;
 8001222:	4b13      	ldr	r3, [pc, #76]	@ (8001270 <HAL_IncTick+0xd0>)
 8001224:	881b      	ldrh	r3, [r3, #0]
 8001226:	b29b      	uxth	r3, r3
 8001228:	3301      	adds	r3, #1
 800122a:	b29a      	uxth	r2, r3
 800122c:	4b10      	ldr	r3, [pc, #64]	@ (8001270 <HAL_IncTick+0xd0>)
 800122e:	801a      	strh	r2, [r3, #0]

    if (start == 1) {
 8001230:	4b10      	ldr	r3, [pc, #64]	@ (8001274 <HAL_IncTick+0xd4>)
 8001232:	781b      	ldrb	r3, [r3, #0]
 8001234:	b2db      	uxtb	r3, r3
 8001236:	2b01      	cmp	r3, #1
 8001238:	d107      	bne.n	800124a <HAL_IncTick+0xaa>
      if (sec_count > 10) {
 800123a:	4b0d      	ldr	r3, [pc, #52]	@ (8001270 <HAL_IncTick+0xd0>)
 800123c:	881b      	ldrh	r3, [r3, #0]
 800123e:	b29b      	uxth	r3, r3
 8001240:	2b0a      	cmp	r3, #10
 8001242:	d902      	bls.n	800124a <HAL_IncTick+0xaa>
        dust_flag = 1;
 8001244:	4b0c      	ldr	r3, [pc, #48]	@ (8001278 <HAL_IncTick+0xd8>)
 8001246:	2201      	movs	r2, #1
 8001248:	701a      	strb	r2, [r3, #0]
      }
    }
  }
}
 800124a:	bf00      	nop
 800124c:	bd80      	pop	{r7, pc}
 800124e:	bf00      	nop
 8001250:	20000268 	.word	0x20000268
 8001254:	cccccccd 	.word	0xcccccccd
 8001258:	200000d6 	.word	0x200000d6
 800125c:	200000f0 	.word	0x200000f0
 8001260:	200000d8 	.word	0x200000d8
 8001264:	200000fc 	.word	0x200000fc
 8001268:	200000dc 	.word	0x200000dc
 800126c:	10624dd3 	.word	0x10624dd3
 8001270:	200000d4 	.word	0x200000d4
 8001274:	20000030 	.word	0x20000030
 8001278:	2000006a 	.word	0x2000006a
 800127c:	00000000 	.word	0x00000000

08001280 <HAL_ADC_ConvCpltCallback>:

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc) {
 8001280:	b580      	push	{r7, lr}
 8001282:	b082      	sub	sp, #8
 8001284:	af00      	add	r7, sp, #0
 8001286:	6078      	str	r0, [r7, #4]

  if (hadc->Instance == ADC1) {
 8001288:	687b      	ldr	r3, [r7, #4]
 800128a:	681b      	ldr	r3, [r3, #0]
 800128c:	4a22      	ldr	r2, [pc, #136]	@ (8001318 <HAL_ADC_ConvCpltCallback+0x98>)
 800128e:	4293      	cmp	r3, r2
 8001290:	d139      	bne.n	8001306 <HAL_ADC_ConvCpltCallback+0x86>
    old_adc = new_adc;
 8001292:	4b22      	ldr	r3, [pc, #136]	@ (800131c <HAL_ADC_ConvCpltCallback+0x9c>)
 8001294:	681b      	ldr	r3, [r3, #0]
 8001296:	4a22      	ldr	r2, [pc, #136]	@ (8001320 <HAL_ADC_ConvCpltCallback+0xa0>)
 8001298:	6013      	str	r3, [r2, #0]
    new_adc = HAL_ADC_GetValue(hadc);
 800129a:	6878      	ldr	r0, [r7, #4]
 800129c:	f001 ff5e 	bl	800315c <HAL_ADC_GetValue>
 80012a0:	4603      	mov	r3, r0
 80012a2:	4a1e      	ldr	r2, [pc, #120]	@ (800131c <HAL_ADC_ConvCpltCallback+0x9c>)
 80012a4:	6013      	str	r3, [r2, #0]
    vol=(3.295*new_adc)/4096;
 80012a6:	4b1d      	ldr	r3, [pc, #116]	@ (800131c <HAL_ADC_ConvCpltCallback+0x9c>)
 80012a8:	681b      	ldr	r3, [r3, #0]
 80012aa:	4618      	mov	r0, r3
 80012ac:	f7ff f8d6 	bl	800045c <__aeabi_ui2d>
 80012b0:	a317      	add	r3, pc, #92	@ (adr r3, 8001310 <HAL_ADC_ConvCpltCallback+0x90>)
 80012b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80012b6:	f7ff f94b 	bl	8000550 <__aeabi_dmul>
 80012ba:	4602      	mov	r2, r0
 80012bc:	460b      	mov	r3, r1
 80012be:	4610      	mov	r0, r2
 80012c0:	4619      	mov	r1, r3
 80012c2:	f04f 0200 	mov.w	r2, #0
 80012c6:	4b17      	ldr	r3, [pc, #92]	@ (8001324 <HAL_ADC_ConvCpltCallback+0xa4>)
 80012c8:	f7ff fa6c 	bl	80007a4 <__aeabi_ddiv>
 80012cc:	4602      	mov	r2, r0
 80012ce:	460b      	mov	r3, r1
 80012d0:	4610      	mov	r0, r2
 80012d2:	4619      	mov	r1, r3
 80012d4:	f7ff fb4e 	bl	8000974 <__aeabi_d2f>
 80012d8:	4603      	mov	r3, r0
 80012da:	4a13      	ldr	r2, [pc, #76]	@ (8001328 <HAL_ADC_ConvCpltCallback+0xa8>)
 80012dc:	6013      	str	r3, [r2, #0]

    if (new_adc >= old_adc) {
 80012de:	4b0f      	ldr	r3, [pc, #60]	@ (800131c <HAL_ADC_ConvCpltCallback+0x9c>)
 80012e0:	681a      	ldr	r2, [r3, #0]
 80012e2:	4b0f      	ldr	r3, [pc, #60]	@ (8001320 <HAL_ADC_ConvCpltCallback+0xa0>)
 80012e4:	681b      	ldr	r3, [r3, #0]
 80012e6:	429a      	cmp	r2, r3
 80012e8:	d30d      	bcc.n	8001306 <HAL_ADC_ConvCpltCallback+0x86>
      if (new_adc > best_adc) {
 80012ea:	4b0c      	ldr	r3, [pc, #48]	@ (800131c <HAL_ADC_ConvCpltCallback+0x9c>)
 80012ec:	681a      	ldr	r2, [r3, #0]
 80012ee:	4b0f      	ldr	r3, [pc, #60]	@ (800132c <HAL_ADC_ConvCpltCallback+0xac>)
 80012f0:	681b      	ldr	r3, [r3, #0]
 80012f2:	429a      	cmp	r2, r3
 80012f4:	d907      	bls.n	8001306 <HAL_ADC_ConvCpltCallback+0x86>
        best_adc = new_adc;
 80012f6:	4b09      	ldr	r3, [pc, #36]	@ (800131c <HAL_ADC_ConvCpltCallback+0x9c>)
 80012f8:	681b      	ldr	r3, [r3, #0]
 80012fa:	4a0c      	ldr	r2, [pc, #48]	@ (800132c <HAL_ADC_ConvCpltCallback+0xac>)
 80012fc:	6013      	str	r3, [r2, #0]
        best_time = adc_time;
 80012fe:	4b0c      	ldr	r3, [pc, #48]	@ (8001330 <HAL_ADC_ConvCpltCallback+0xb0>)
 8001300:	681b      	ldr	r3, [r3, #0]
 8001302:	4a0c      	ldr	r2, [pc, #48]	@ (8001334 <HAL_ADC_ConvCpltCallback+0xb4>)
 8001304:	6013      	str	r3, [r2, #0]
      }
    }
  }
}
 8001306:	bf00      	nop
 8001308:	3708      	adds	r7, #8
 800130a:	46bd      	mov	sp, r7
 800130c:	bd80      	pop	{r7, pc}
 800130e:	bf00      	nop
 8001310:	f5c28f5c 	.word	0xf5c28f5c
 8001314:	400a5c28 	.word	0x400a5c28
 8001318:	40012000 	.word	0x40012000
 800131c:	200000e8 	.word	0x200000e8
 8001320:	200000e4 	.word	0x200000e4
 8001324:	40b00000 	.word	0x40b00000
 8001328:	200000f4 	.word	0x200000f4
 800132c:	200000ec 	.word	0x200000ec
 8001330:	200000dc 	.word	0x200000dc
 8001334:	200000e0 	.word	0x200000e0

08001338 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)  // 
{
 8001338:	b580      	push	{r7, lr}
 800133a:	b082      	sub	sp, #8
 800133c:	af00      	add	r7, sp, #0
 800133e:	6078      	str	r0, [r7, #4]
  if (huart->Instance == USART6)
 8001340:	687b      	ldr	r3, [r7, #4]
 8001342:	681b      	ldr	r3, [r3, #0]
 8001344:	4a3c      	ldr	r2, [pc, #240]	@ (8001438 <HAL_UART_RxCpltCallback+0x100>)
 8001346:	4293      	cmp	r3, r2
 8001348:	d173      	bne.n	8001432 <HAL_UART_RxCpltCallback+0xfa>
  {
    if (dust_ready == 1)
 800134a:	4b3c      	ldr	r3, [pc, #240]	@ (800143c <HAL_UART_RxCpltCallback+0x104>)
 800134c:	781b      	ldrb	r3, [r3, #0]
 800134e:	b2db      	uxtb	r3, r3
 8001350:	2b01      	cmp	r3, #1
 8001352:	d105      	bne.n	8001360 <HAL_UART_RxCpltCallback+0x28>
    {
      HAL_UART_Receive_IT(&huart6, (uint8_t*) &rx_byte, 1);
 8001354:	2201      	movs	r2, #1
 8001356:	493a      	ldr	r1, [pc, #232]	@ (8001440 <HAL_UART_RxCpltCallback+0x108>)
 8001358:	483a      	ldr	r0, [pc, #232]	@ (8001444 <HAL_UART_RxCpltCallback+0x10c>)
 800135a:	f004 fa04 	bl	8005766 <HAL_UART_Receive_IT>
      return;
 800135e:	e068      	b.n	8001432 <HAL_UART_RxCpltCallback+0xfa>
    }

    if (i == 0)
 8001360:	4b39      	ldr	r3, [pc, #228]	@ (8001448 <HAL_UART_RxCpltCallback+0x110>)
 8001362:	881b      	ldrh	r3, [r3, #0]
 8001364:	2b00      	cmp	r3, #0
 8001366:	d111      	bne.n	800138c <HAL_UART_RxCpltCallback+0x54>
    {
      if (rx_byte == 0x16)
 8001368:	4b35      	ldr	r3, [pc, #212]	@ (8001440 <HAL_UART_RxCpltCallback+0x108>)
 800136a:	781b      	ldrb	r3, [r3, #0]
 800136c:	b2db      	uxtb	r3, r3
 800136e:	2b16      	cmp	r3, #22
 8001370:	d150      	bne.n	8001414 <HAL_UART_RxCpltCallback+0xdc>
      {
        receive_data[i++] = rx_byte;
 8001372:	4b35      	ldr	r3, [pc, #212]	@ (8001448 <HAL_UART_RxCpltCallback+0x110>)
 8001374:	881b      	ldrh	r3, [r3, #0]
 8001376:	1c5a      	adds	r2, r3, #1
 8001378:	b291      	uxth	r1, r2
 800137a:	4a33      	ldr	r2, [pc, #204]	@ (8001448 <HAL_UART_RxCpltCallback+0x110>)
 800137c:	8011      	strh	r1, [r2, #0]
 800137e:	461a      	mov	r2, r3
 8001380:	4b2f      	ldr	r3, [pc, #188]	@ (8001440 <HAL_UART_RxCpltCallback+0x108>)
 8001382:	781b      	ldrb	r3, [r3, #0]
 8001384:	b2d9      	uxtb	r1, r3
 8001386:	4b31      	ldr	r3, [pc, #196]	@ (800144c <HAL_UART_RxCpltCallback+0x114>)
 8001388:	5499      	strb	r1, [r3, r2]
 800138a:	e043      	b.n	8001414 <HAL_UART_RxCpltCallback+0xdc>
      }
    }
    else if (i == 1)
 800138c:	4b2e      	ldr	r3, [pc, #184]	@ (8001448 <HAL_UART_RxCpltCallback+0x110>)
 800138e:	881b      	ldrh	r3, [r3, #0]
 8001390:	2b01      	cmp	r3, #1
 8001392:	d115      	bne.n	80013c0 <HAL_UART_RxCpltCallback+0x88>
    {
      if (rx_byte == 0x35)
 8001394:	4b2a      	ldr	r3, [pc, #168]	@ (8001440 <HAL_UART_RxCpltCallback+0x108>)
 8001396:	781b      	ldrb	r3, [r3, #0]
 8001398:	b2db      	uxtb	r3, r3
 800139a:	2b35      	cmp	r3, #53	@ 0x35
 800139c:	d10c      	bne.n	80013b8 <HAL_UART_RxCpltCallback+0x80>
      {
        receive_data[i++] = rx_byte;
 800139e:	4b2a      	ldr	r3, [pc, #168]	@ (8001448 <HAL_UART_RxCpltCallback+0x110>)
 80013a0:	881b      	ldrh	r3, [r3, #0]
 80013a2:	1c5a      	adds	r2, r3, #1
 80013a4:	b291      	uxth	r1, r2
 80013a6:	4a28      	ldr	r2, [pc, #160]	@ (8001448 <HAL_UART_RxCpltCallback+0x110>)
 80013a8:	8011      	strh	r1, [r2, #0]
 80013aa:	461a      	mov	r2, r3
 80013ac:	4b24      	ldr	r3, [pc, #144]	@ (8001440 <HAL_UART_RxCpltCallback+0x108>)
 80013ae:	781b      	ldrb	r3, [r3, #0]
 80013b0:	b2d9      	uxtb	r1, r3
 80013b2:	4b26      	ldr	r3, [pc, #152]	@ (800144c <HAL_UART_RxCpltCallback+0x114>)
 80013b4:	5499      	strb	r1, [r3, r2]
 80013b6:	e02d      	b.n	8001414 <HAL_UART_RxCpltCallback+0xdc>
      }
      else
      {
        i = 0;
 80013b8:	4b23      	ldr	r3, [pc, #140]	@ (8001448 <HAL_UART_RxCpltCallback+0x110>)
 80013ba:	2200      	movs	r2, #0
 80013bc:	801a      	strh	r2, [r3, #0]
 80013be:	e029      	b.n	8001414 <HAL_UART_RxCpltCallback+0xdc>
      }
    } else if (i == 2) {
 80013c0:	4b21      	ldr	r3, [pc, #132]	@ (8001448 <HAL_UART_RxCpltCallback+0x110>)
 80013c2:	881b      	ldrh	r3, [r3, #0]
 80013c4:	2b02      	cmp	r3, #2
 80013c6:	d115      	bne.n	80013f4 <HAL_UART_RxCpltCallback+0xbc>
      if (rx_byte == 0x0B)
 80013c8:	4b1d      	ldr	r3, [pc, #116]	@ (8001440 <HAL_UART_RxCpltCallback+0x108>)
 80013ca:	781b      	ldrb	r3, [r3, #0]
 80013cc:	b2db      	uxtb	r3, r3
 80013ce:	2b0b      	cmp	r3, #11
 80013d0:	d10c      	bne.n	80013ec <HAL_UART_RxCpltCallback+0xb4>
      {
        receive_data[i++] = rx_byte;
 80013d2:	4b1d      	ldr	r3, [pc, #116]	@ (8001448 <HAL_UART_RxCpltCallback+0x110>)
 80013d4:	881b      	ldrh	r3, [r3, #0]
 80013d6:	1c5a      	adds	r2, r3, #1
 80013d8:	b291      	uxth	r1, r2
 80013da:	4a1b      	ldr	r2, [pc, #108]	@ (8001448 <HAL_UART_RxCpltCallback+0x110>)
 80013dc:	8011      	strh	r1, [r2, #0]
 80013de:	461a      	mov	r2, r3
 80013e0:	4b17      	ldr	r3, [pc, #92]	@ (8001440 <HAL_UART_RxCpltCallback+0x108>)
 80013e2:	781b      	ldrb	r3, [r3, #0]
 80013e4:	b2d9      	uxtb	r1, r3
 80013e6:	4b19      	ldr	r3, [pc, #100]	@ (800144c <HAL_UART_RxCpltCallback+0x114>)
 80013e8:	5499      	strb	r1, [r3, r2]
 80013ea:	e013      	b.n	8001414 <HAL_UART_RxCpltCallback+0xdc>
      }
      else
      {
        i = 0;
 80013ec:	4b16      	ldr	r3, [pc, #88]	@ (8001448 <HAL_UART_RxCpltCallback+0x110>)
 80013ee:	2200      	movs	r2, #0
 80013f0:	801a      	strh	r2, [r3, #0]
 80013f2:	e00f      	b.n	8001414 <HAL_UART_RxCpltCallback+0xdc>
      }
    }
    else if (i < 56)
 80013f4:	4b14      	ldr	r3, [pc, #80]	@ (8001448 <HAL_UART_RxCpltCallback+0x110>)
 80013f6:	881b      	ldrh	r3, [r3, #0]
 80013f8:	2b37      	cmp	r3, #55	@ 0x37
 80013fa:	d80b      	bhi.n	8001414 <HAL_UART_RxCpltCallback+0xdc>
    {
      receive_data[i++] = rx_byte;
 80013fc:	4b12      	ldr	r3, [pc, #72]	@ (8001448 <HAL_UART_RxCpltCallback+0x110>)
 80013fe:	881b      	ldrh	r3, [r3, #0]
 8001400:	1c5a      	adds	r2, r3, #1
 8001402:	b291      	uxth	r1, r2
 8001404:	4a10      	ldr	r2, [pc, #64]	@ (8001448 <HAL_UART_RxCpltCallback+0x110>)
 8001406:	8011      	strh	r1, [r2, #0]
 8001408:	461a      	mov	r2, r3
 800140a:	4b0d      	ldr	r3, [pc, #52]	@ (8001440 <HAL_UART_RxCpltCallback+0x108>)
 800140c:	781b      	ldrb	r3, [r3, #0]
 800140e:	b2d9      	uxtb	r1, r3
 8001410:	4b0e      	ldr	r3, [pc, #56]	@ (800144c <HAL_UART_RxCpltCallback+0x114>)
 8001412:	5499      	strb	r1, [r3, r2]
    }

    if (i >= 56) {
 8001414:	4b0c      	ldr	r3, [pc, #48]	@ (8001448 <HAL_UART_RxCpltCallback+0x110>)
 8001416:	881b      	ldrh	r3, [r3, #0]
 8001418:	2b37      	cmp	r3, #55	@ 0x37
 800141a:	d905      	bls.n	8001428 <HAL_UART_RxCpltCallback+0xf0>
      dust_ready = 1;
 800141c:	4b07      	ldr	r3, [pc, #28]	@ (800143c <HAL_UART_RxCpltCallback+0x104>)
 800141e:	2201      	movs	r2, #1
 8001420:	701a      	strb	r2, [r3, #0]
      i = 0;
 8001422:	4b09      	ldr	r3, [pc, #36]	@ (8001448 <HAL_UART_RxCpltCallback+0x110>)
 8001424:	2200      	movs	r2, #0
 8001426:	801a      	strh	r2, [r3, #0]
    }
    HAL_UART_Receive_IT(&huart6, (uint8_t*) &rx_byte, 1);
 8001428:	2201      	movs	r2, #1
 800142a:	4905      	ldr	r1, [pc, #20]	@ (8001440 <HAL_UART_RxCpltCallback+0x108>)
 800142c:	4805      	ldr	r0, [pc, #20]	@ (8001444 <HAL_UART_RxCpltCallback+0x10c>)
 800142e:	f004 f99a 	bl	8005766 <HAL_UART_Receive_IT>
  }
}
 8001432:	3708      	adds	r7, #8
 8001434:	46bd      	mov	sp, r7
 8001436:	bd80      	pop	{r7, pc}
 8001438:	40011400 	.word	0x40011400
 800143c:	20000069 	.word	0x20000069
 8001440:	2000006b 	.word	0x2000006b
 8001444:	2000021c 	.word	0x2000021c
 8001448:	200000f8 	.word	0x200000f8
 800144c:	2000006c 	.word	0x2000006c

08001450 <trigger>:

void trigger(void) {
 8001450:	b580      	push	{r7, lr}
 8001452:	af00      	add	r7, sp, #0
  if (trig_flag == 1 && trig_rise == 0) {
 8001454:	4b29      	ldr	r3, [pc, #164]	@ (80014fc <trigger+0xac>)
 8001456:	781b      	ldrb	r3, [r3, #0]
 8001458:	b2db      	uxtb	r3, r3
 800145a:	2b01      	cmp	r3, #1
 800145c:	d115      	bne.n	800148a <trigger+0x3a>
 800145e:	4b28      	ldr	r3, [pc, #160]	@ (8001500 <trigger+0xb0>)
 8001460:	781b      	ldrb	r3, [r3, #0]
 8001462:	b2db      	uxtb	r3, r3
 8001464:	2b00      	cmp	r3, #0
 8001466:	d110      	bne.n	800148a <trigger+0x3a>
    HAL_GPIO_WritePin(Trig_GPIO_Port, Trig_Pin, 1);
 8001468:	2201      	movs	r2, #1
 800146a:	2120      	movs	r1, #32
 800146c:	4825      	ldr	r0, [pc, #148]	@ (8001504 <trigger+0xb4>)
 800146e:	f002 fc0f 	bl	8003c90 <HAL_GPIO_WritePin>
    trig_start = TIM2->CNT;
 8001472:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8001476:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001478:	4a23      	ldr	r2, [pc, #140]	@ (8001508 <trigger+0xb8>)
 800147a:	6013      	str	r3, [r2, #0]
    trig_rise = 2;
 800147c:	4b20      	ldr	r3, [pc, #128]	@ (8001500 <trigger+0xb0>)
 800147e:	2202      	movs	r2, #2
 8001480:	701a      	strb	r2, [r3, #0]
    trig_flag = 0;
 8001482:	4b1e      	ldr	r3, [pc, #120]	@ (80014fc <trigger+0xac>)
 8001484:	2200      	movs	r2, #0
 8001486:	701a      	strb	r2, [r3, #0]
      trig_rise = 0;
      waiting_fall = 0;
      pwm_flag = 1;
    }
  }
}
 8001488:	e036      	b.n	80014f8 <trigger+0xa8>
  } else if (trig_rise == 2)
 800148a:	4b1d      	ldr	r3, [pc, #116]	@ (8001500 <trigger+0xb0>)
 800148c:	781b      	ldrb	r3, [r3, #0]
 800148e:	b2db      	uxtb	r3, r3
 8001490:	2b02      	cmp	r3, #2
 8001492:	d119      	bne.n	80014c8 <trigger+0x78>
    trig_end = TIM2->CNT;
 8001494:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8001498:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800149a:	4a1c      	ldr	r2, [pc, #112]	@ (800150c <trigger+0xbc>)
 800149c:	6013      	str	r3, [r2, #0]
    if ((trig_end - trig_start) >= 10) {
 800149e:	4b1b      	ldr	r3, [pc, #108]	@ (800150c <trigger+0xbc>)
 80014a0:	681a      	ldr	r2, [r3, #0]
 80014a2:	4b19      	ldr	r3, [pc, #100]	@ (8001508 <trigger+0xb8>)
 80014a4:	681b      	ldr	r3, [r3, #0]
 80014a6:	1ad3      	subs	r3, r2, r3
 80014a8:	2b09      	cmp	r3, #9
 80014aa:	d925      	bls.n	80014f8 <trigger+0xa8>
      HAL_GPIO_WritePin(Trig_GPIO_Port, Trig_Pin, 0);
 80014ac:	2200      	movs	r2, #0
 80014ae:	2120      	movs	r1, #32
 80014b0:	4814      	ldr	r0, [pc, #80]	@ (8001504 <trigger+0xb4>)
 80014b2:	f002 fbed 	bl	8003c90 <HAL_GPIO_WritePin>
      trig_start = TIM2->CNT;
 80014b6:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80014ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80014bc:	4a12      	ldr	r2, [pc, #72]	@ (8001508 <trigger+0xb8>)
 80014be:	6013      	str	r3, [r2, #0]
      trig_rise = 1;
 80014c0:	4b0f      	ldr	r3, [pc, #60]	@ (8001500 <trigger+0xb0>)
 80014c2:	2201      	movs	r2, #1
 80014c4:	701a      	strb	r2, [r3, #0]
}
 80014c6:	e017      	b.n	80014f8 <trigger+0xa8>
  } else if (trig_rise == 1)  // 
 80014c8:	4b0d      	ldr	r3, [pc, #52]	@ (8001500 <trigger+0xb0>)
 80014ca:	781b      	ldrb	r3, [r3, #0]
 80014cc:	b2db      	uxtb	r3, r3
 80014ce:	2b01      	cmp	r3, #1
 80014d0:	d112      	bne.n	80014f8 <trigger+0xa8>
    if ((TIM2->CNT - trig_start) > 10000)  // 10ms 
 80014d2:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80014d6:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80014d8:	4b0b      	ldr	r3, [pc, #44]	@ (8001508 <trigger+0xb8>)
 80014da:	681b      	ldr	r3, [r3, #0]
 80014dc:	1ad3      	subs	r3, r2, r3
 80014de:	f242 7210 	movw	r2, #10000	@ 0x2710
 80014e2:	4293      	cmp	r3, r2
 80014e4:	d908      	bls.n	80014f8 <trigger+0xa8>
      trig_rise = 0;
 80014e6:	4b06      	ldr	r3, [pc, #24]	@ (8001500 <trigger+0xb0>)
 80014e8:	2200      	movs	r2, #0
 80014ea:	701a      	strb	r2, [r3, #0]
      waiting_fall = 0;
 80014ec:	4b08      	ldr	r3, [pc, #32]	@ (8001510 <trigger+0xc0>)
 80014ee:	2200      	movs	r2, #0
 80014f0:	701a      	strb	r2, [r3, #0]
      pwm_flag = 1;
 80014f2:	4b08      	ldr	r3, [pc, #32]	@ (8001514 <trigger+0xc4>)
 80014f4:	2201      	movs	r2, #1
 80014f6:	701a      	strb	r2, [r3, #0]
}
 80014f8:	bf00      	nop
 80014fa:	bd80      	pop	{r7, pc}
 80014fc:	20000040 	.word	0x20000040
 8001500:	20000048 	.word	0x20000048
 8001504:	40020000 	.word	0x40020000
 8001508:	20000058 	.word	0x20000058
 800150c:	2000005c 	.word	0x2000005c
 8001510:	20000042 	.word	0x20000042
 8001514:	20000041 	.word	0x20000041

08001518 <crash_PWM>:

void crash_PWM(void) {
 8001518:	b480      	push	{r7}
 800151a:	af00      	add	r7, sp, #0
  if (stop_flag != 0)
 800151c:	4b2c      	ldr	r3, [pc, #176]	@ (80015d0 <crash_PWM+0xb8>)
 800151e:	781b      	ldrb	r3, [r3, #0]
 8001520:	b2db      	uxtb	r3, r3
 8001522:	2b00      	cmp	r3, #0
 8001524:	d14e      	bne.n	80015c4 <crash_PWM+0xac>
    return;
  if (pwm_flag == 1) {
 8001526:	4b2b      	ldr	r3, [pc, #172]	@ (80015d4 <crash_PWM+0xbc>)
 8001528:	781b      	ldrb	r3, [r3, #0]
 800152a:	b2db      	uxtb	r3, r3
 800152c:	2b01      	cmp	r3, #1
 800152e:	d138      	bne.n	80015a2 <crash_PWM+0x8a>
    if (duty_sensor <= 750 + 50 * 8 && sweep_dir == 0)
 8001530:	4b29      	ldr	r3, [pc, #164]	@ (80015d8 <crash_PWM+0xc0>)
 8001532:	681b      	ldr	r3, [r3, #0]
 8001534:	f240 427e 	movw	r2, #1150	@ 0x47e
 8001538:	4293      	cmp	r3, r2
 800153a:	d808      	bhi.n	800154e <crash_PWM+0x36>
 800153c:	4b27      	ldr	r3, [pc, #156]	@ (80015dc <crash_PWM+0xc4>)
 800153e:	781b      	ldrb	r3, [r3, #0]
 8001540:	2b00      	cmp	r3, #0
 8001542:	d104      	bne.n	800154e <crash_PWM+0x36>
      duty_sensor += 25;
 8001544:	4b24      	ldr	r3, [pc, #144]	@ (80015d8 <crash_PWM+0xc0>)
 8001546:	681b      	ldr	r3, [r3, #0]
 8001548:	3319      	adds	r3, #25
 800154a:	4a23      	ldr	r2, [pc, #140]	@ (80015d8 <crash_PWM+0xc0>)
 800154c:	6013      	str	r3, [r2, #0]
    if (duty_sensor > 750 + 50 * 8 && sweep_dir == 0)
 800154e:	4b22      	ldr	r3, [pc, #136]	@ (80015d8 <crash_PWM+0xc0>)
 8001550:	681b      	ldr	r3, [r3, #0]
 8001552:	f240 427e 	movw	r2, #1150	@ 0x47e
 8001556:	4293      	cmp	r3, r2
 8001558:	d906      	bls.n	8001568 <crash_PWM+0x50>
 800155a:	4b20      	ldr	r3, [pc, #128]	@ (80015dc <crash_PWM+0xc4>)
 800155c:	781b      	ldrb	r3, [r3, #0]
 800155e:	2b00      	cmp	r3, #0
 8001560:	d102      	bne.n	8001568 <crash_PWM+0x50>
      sweep_dir = 1;
 8001562:	4b1e      	ldr	r3, [pc, #120]	@ (80015dc <crash_PWM+0xc4>)
 8001564:	2201      	movs	r2, #1
 8001566:	701a      	strb	r2, [r3, #0]
    if (duty_sensor >= 750 - 50 * 8 && sweep_dir == 1)
 8001568:	4b1b      	ldr	r3, [pc, #108]	@ (80015d8 <crash_PWM+0xc0>)
 800156a:	681b      	ldr	r3, [r3, #0]
 800156c:	f5b3 7faf 	cmp.w	r3, #350	@ 0x15e
 8001570:	d308      	bcc.n	8001584 <crash_PWM+0x6c>
 8001572:	4b1a      	ldr	r3, [pc, #104]	@ (80015dc <crash_PWM+0xc4>)
 8001574:	781b      	ldrb	r3, [r3, #0]
 8001576:	2b01      	cmp	r3, #1
 8001578:	d104      	bne.n	8001584 <crash_PWM+0x6c>
      duty_sensor -= 25;
 800157a:	4b17      	ldr	r3, [pc, #92]	@ (80015d8 <crash_PWM+0xc0>)
 800157c:	681b      	ldr	r3, [r3, #0]
 800157e:	3b19      	subs	r3, #25
 8001580:	4a15      	ldr	r2, [pc, #84]	@ (80015d8 <crash_PWM+0xc0>)
 8001582:	6013      	str	r3, [r2, #0]
    if (duty_sensor < 750 - 50 * 8 && sweep_dir == 1)
 8001584:	4b14      	ldr	r3, [pc, #80]	@ (80015d8 <crash_PWM+0xc0>)
 8001586:	681b      	ldr	r3, [r3, #0]
 8001588:	f5b3 7faf 	cmp.w	r3, #350	@ 0x15e
 800158c:	d206      	bcs.n	800159c <crash_PWM+0x84>
 800158e:	4b13      	ldr	r3, [pc, #76]	@ (80015dc <crash_PWM+0xc4>)
 8001590:	781b      	ldrb	r3, [r3, #0]
 8001592:	2b01      	cmp	r3, #1
 8001594:	d102      	bne.n	800159c <crash_PWM+0x84>
      sweep_dir = 0;
 8001596:	4b11      	ldr	r3, [pc, #68]	@ (80015dc <crash_PWM+0xc4>)
 8001598:	2200      	movs	r2, #0
 800159a:	701a      	strb	r2, [r3, #0]
    pwm_flag = 2;
 800159c:	4b0d      	ldr	r3, [pc, #52]	@ (80015d4 <crash_PWM+0xbc>)
 800159e:	2202      	movs	r2, #2
 80015a0:	701a      	strb	r2, [r3, #0]
  }

  if (pwm_10msec >= 15 && pwm_flag == 2) {
 80015a2:	4b0f      	ldr	r3, [pc, #60]	@ (80015e0 <crash_PWM+0xc8>)
 80015a4:	881b      	ldrh	r3, [r3, #0]
 80015a6:	b29b      	uxth	r3, r3
 80015a8:	2b0e      	cmp	r3, #14
 80015aa:	d90c      	bls.n	80015c6 <crash_PWM+0xae>
 80015ac:	4b09      	ldr	r3, [pc, #36]	@ (80015d4 <crash_PWM+0xbc>)
 80015ae:	781b      	ldrb	r3, [r3, #0]
 80015b0:	b2db      	uxtb	r3, r3
 80015b2:	2b02      	cmp	r3, #2
 80015b4:	d107      	bne.n	80015c6 <crash_PWM+0xae>
    pwm_flag = 0;
 80015b6:	4b07      	ldr	r3, [pc, #28]	@ (80015d4 <crash_PWM+0xbc>)
 80015b8:	2200      	movs	r2, #0
 80015ba:	701a      	strb	r2, [r3, #0]
    trig_flag = 1;
 80015bc:	4b09      	ldr	r3, [pc, #36]	@ (80015e4 <crash_PWM+0xcc>)
 80015be:	2201      	movs	r2, #1
 80015c0:	701a      	strb	r2, [r3, #0]
 80015c2:	e000      	b.n	80015c6 <crash_PWM+0xae>
    return;
 80015c4:	bf00      	nop
  }
}
 80015c6:	46bd      	mov	sp, r7
 80015c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015cc:	4770      	bx	lr
 80015ce:	bf00      	nop
 80015d0:	20000032 	.word	0x20000032
 80015d4:	20000041 	.word	0x20000041
 80015d8:	2000003c 	.word	0x2000003c
 80015dc:	20000068 	.word	0x20000068
 80015e0:	200000d6 	.word	0x200000d6
 80015e4:	20000040 	.word	0x20000040

080015e8 <scan>:

void scan(void) {
 80015e8:	b480      	push	{r7}
 80015ea:	af00      	add	r7, sp, #0
  duty_right = 100;
 80015ec:	4b91      	ldr	r3, [pc, #580]	@ (8001834 <scan+0x24c>)
 80015ee:	2264      	movs	r2, #100	@ 0x64
 80015f0:	801a      	strh	r2, [r3, #0]
  duty_left = 100;
 80015f2:	4b91      	ldr	r3, [pc, #580]	@ (8001838 <scan+0x250>)
 80015f4:	2264      	movs	r2, #100	@ 0x64
 80015f6:	801a      	strh	r2, [r3, #0]
  finsh_crash = 1;
 80015f8:	4b90      	ldr	r3, [pc, #576]	@ (800183c <scan+0x254>)
 80015fa:	2201      	movs	r2, #1
 80015fc:	701a      	strb	r2, [r3, #0]

  if (scan_step == 1)
 80015fe:	4b90      	ldr	r3, [pc, #576]	@ (8001840 <scan+0x258>)
 8001600:	781b      	ldrb	r3, [r3, #0]
 8001602:	b2db      	uxtb	r3, r3
 8001604:	2b01      	cmp	r3, #1
 8001606:	d10d      	bne.n	8001624 <scan+0x3c>
  {
    duty_sensor = 350;
 8001608:	4b8e      	ldr	r3, [pc, #568]	@ (8001844 <scan+0x25c>)
 800160a:	f44f 72af 	mov.w	r2, #350	@ 0x15e
 800160e:	601a      	str	r2, [r3, #0]
    pwm_10msec = 0;
 8001610:	4b8d      	ldr	r3, [pc, #564]	@ (8001848 <scan+0x260>)
 8001612:	2200      	movs	r2, #0
 8001614:	801a      	strh	r2, [r3, #0]
    pwm_flag = 0;
 8001616:	4b8d      	ldr	r3, [pc, #564]	@ (800184c <scan+0x264>)
 8001618:	2200      	movs	r2, #0
 800161a:	701a      	strb	r2, [r3, #0]
    scan_step = 2;
 800161c:	4b88      	ldr	r3, [pc, #544]	@ (8001840 <scan+0x258>)
 800161e:	2202      	movs	r2, #2
 8001620:	701a      	strb	r2, [r3, #0]

    finsh_crash = 0;
    scan_step = 0;
    pwm_flag = 1;
  }
}
 8001622:	e101      	b.n	8001828 <scan+0x240>
  else if (scan_step == 2)
 8001624:	4b86      	ldr	r3, [pc, #536]	@ (8001840 <scan+0x258>)
 8001626:	781b      	ldrb	r3, [r3, #0]
 8001628:	b2db      	uxtb	r3, r3
 800162a:	2b02      	cmp	r3, #2
 800162c:	d10f      	bne.n	800164e <scan+0x66>
    if (pwm_10msec > 60) {
 800162e:	4b86      	ldr	r3, [pc, #536]	@ (8001848 <scan+0x260>)
 8001630:	881b      	ldrh	r3, [r3, #0]
 8001632:	b29b      	uxth	r3, r3
 8001634:	2b3c      	cmp	r3, #60	@ 0x3c
 8001636:	f240 80f7 	bls.w	8001828 <scan+0x240>
      trig_flag = 1;
 800163a:	4b85      	ldr	r3, [pc, #532]	@ (8001850 <scan+0x268>)
 800163c:	2201      	movs	r2, #1
 800163e:	701a      	strb	r2, [r3, #0]
      pwm_flag = 0;
 8001640:	4b82      	ldr	r3, [pc, #520]	@ (800184c <scan+0x264>)
 8001642:	2200      	movs	r2, #0
 8001644:	701a      	strb	r2, [r3, #0]
      scan_step = 3;
 8001646:	4b7e      	ldr	r3, [pc, #504]	@ (8001840 <scan+0x258>)
 8001648:	2203      	movs	r2, #3
 800164a:	701a      	strb	r2, [r3, #0]
}
 800164c:	e0ec      	b.n	8001828 <scan+0x240>
  } else if (scan_step == 3)
 800164e:	4b7c      	ldr	r3, [pc, #496]	@ (8001840 <scan+0x258>)
 8001650:	781b      	ldrb	r3, [r3, #0]
 8001652:	b2db      	uxtb	r3, r3
 8001654:	2b03      	cmp	r3, #3
 8001656:	d11d      	bne.n	8001694 <scan+0xac>
    if (pwm_flag == 1) {
 8001658:	4b7c      	ldr	r3, [pc, #496]	@ (800184c <scan+0x264>)
 800165a:	781b      	ldrb	r3, [r3, #0]
 800165c:	b2db      	uxtb	r3, r3
 800165e:	2b01      	cmp	r3, #1
 8001660:	f040 80e2 	bne.w	8001828 <scan+0x240>
      scan_L = distance_cm;
 8001664:	4b7b      	ldr	r3, [pc, #492]	@ (8001854 <scan+0x26c>)
 8001666:	edd3 7a00 	vldr	s15, [r3]
 800166a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800166e:	ee17 3a90 	vmov	r3, s15
 8001672:	b29a      	uxth	r2, r3
 8001674:	4b78      	ldr	r3, [pc, #480]	@ (8001858 <scan+0x270>)
 8001676:	801a      	strh	r2, [r3, #0]
      duty_sensor = 750;
 8001678:	4b72      	ldr	r3, [pc, #456]	@ (8001844 <scan+0x25c>)
 800167a:	f240 22ee 	movw	r2, #750	@ 0x2ee
 800167e:	601a      	str	r2, [r3, #0]
      pwm_10msec = 0;
 8001680:	4b71      	ldr	r3, [pc, #452]	@ (8001848 <scan+0x260>)
 8001682:	2200      	movs	r2, #0
 8001684:	801a      	strh	r2, [r3, #0]
      pwm_flag = 0;
 8001686:	4b71      	ldr	r3, [pc, #452]	@ (800184c <scan+0x264>)
 8001688:	2200      	movs	r2, #0
 800168a:	701a      	strb	r2, [r3, #0]
      scan_step = 4;
 800168c:	4b6c      	ldr	r3, [pc, #432]	@ (8001840 <scan+0x258>)
 800168e:	2204      	movs	r2, #4
 8001690:	701a      	strb	r2, [r3, #0]
}
 8001692:	e0c9      	b.n	8001828 <scan+0x240>
  } else if (scan_step == 4)
 8001694:	4b6a      	ldr	r3, [pc, #424]	@ (8001840 <scan+0x258>)
 8001696:	781b      	ldrb	r3, [r3, #0]
 8001698:	b2db      	uxtb	r3, r3
 800169a:	2b04      	cmp	r3, #4
 800169c:	d10f      	bne.n	80016be <scan+0xd6>
    if (pwm_10msec > 60) {
 800169e:	4b6a      	ldr	r3, [pc, #424]	@ (8001848 <scan+0x260>)
 80016a0:	881b      	ldrh	r3, [r3, #0]
 80016a2:	b29b      	uxth	r3, r3
 80016a4:	2b3c      	cmp	r3, #60	@ 0x3c
 80016a6:	f240 80bf 	bls.w	8001828 <scan+0x240>
      trig_flag = 1;
 80016aa:	4b69      	ldr	r3, [pc, #420]	@ (8001850 <scan+0x268>)
 80016ac:	2201      	movs	r2, #1
 80016ae:	701a      	strb	r2, [r3, #0]
      pwm_flag = 0;
 80016b0:	4b66      	ldr	r3, [pc, #408]	@ (800184c <scan+0x264>)
 80016b2:	2200      	movs	r2, #0
 80016b4:	701a      	strb	r2, [r3, #0]
      scan_step = 5;
 80016b6:	4b62      	ldr	r3, [pc, #392]	@ (8001840 <scan+0x258>)
 80016b8:	2205      	movs	r2, #5
 80016ba:	701a      	strb	r2, [r3, #0]
}
 80016bc:	e0b4      	b.n	8001828 <scan+0x240>
  } else if (scan_step == 5)
 80016be:	4b60      	ldr	r3, [pc, #384]	@ (8001840 <scan+0x258>)
 80016c0:	781b      	ldrb	r3, [r3, #0]
 80016c2:	b2db      	uxtb	r3, r3
 80016c4:	2b05      	cmp	r3, #5
 80016c6:	d11d      	bne.n	8001704 <scan+0x11c>
    if (pwm_flag == 1) {
 80016c8:	4b60      	ldr	r3, [pc, #384]	@ (800184c <scan+0x264>)
 80016ca:	781b      	ldrb	r3, [r3, #0]
 80016cc:	b2db      	uxtb	r3, r3
 80016ce:	2b01      	cmp	r3, #1
 80016d0:	f040 80aa 	bne.w	8001828 <scan+0x240>
      scan_C = distance_cm;
 80016d4:	4b5f      	ldr	r3, [pc, #380]	@ (8001854 <scan+0x26c>)
 80016d6:	edd3 7a00 	vldr	s15, [r3]
 80016da:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80016de:	ee17 3a90 	vmov	r3, s15
 80016e2:	b29a      	uxth	r2, r3
 80016e4:	4b5d      	ldr	r3, [pc, #372]	@ (800185c <scan+0x274>)
 80016e6:	801a      	strh	r2, [r3, #0]
      duty_sensor = 1150;
 80016e8:	4b56      	ldr	r3, [pc, #344]	@ (8001844 <scan+0x25c>)
 80016ea:	f240 427e 	movw	r2, #1150	@ 0x47e
 80016ee:	601a      	str	r2, [r3, #0]
      pwm_10msec = 0;
 80016f0:	4b55      	ldr	r3, [pc, #340]	@ (8001848 <scan+0x260>)
 80016f2:	2200      	movs	r2, #0
 80016f4:	801a      	strh	r2, [r3, #0]
      pwm_flag = 0;
 80016f6:	4b55      	ldr	r3, [pc, #340]	@ (800184c <scan+0x264>)
 80016f8:	2200      	movs	r2, #0
 80016fa:	701a      	strb	r2, [r3, #0]
      scan_step = 6;
 80016fc:	4b50      	ldr	r3, [pc, #320]	@ (8001840 <scan+0x258>)
 80016fe:	2206      	movs	r2, #6
 8001700:	701a      	strb	r2, [r3, #0]
}
 8001702:	e091      	b.n	8001828 <scan+0x240>
  } else if (scan_step == 6)
 8001704:	4b4e      	ldr	r3, [pc, #312]	@ (8001840 <scan+0x258>)
 8001706:	781b      	ldrb	r3, [r3, #0]
 8001708:	b2db      	uxtb	r3, r3
 800170a:	2b06      	cmp	r3, #6
 800170c:	d10f      	bne.n	800172e <scan+0x146>
    if (pwm_10msec > 60) {
 800170e:	4b4e      	ldr	r3, [pc, #312]	@ (8001848 <scan+0x260>)
 8001710:	881b      	ldrh	r3, [r3, #0]
 8001712:	b29b      	uxth	r3, r3
 8001714:	2b3c      	cmp	r3, #60	@ 0x3c
 8001716:	f240 8087 	bls.w	8001828 <scan+0x240>
      trig_flag = 1;
 800171a:	4b4d      	ldr	r3, [pc, #308]	@ (8001850 <scan+0x268>)
 800171c:	2201      	movs	r2, #1
 800171e:	701a      	strb	r2, [r3, #0]
      pwm_flag = 0;
 8001720:	4b4a      	ldr	r3, [pc, #296]	@ (800184c <scan+0x264>)
 8001722:	2200      	movs	r2, #0
 8001724:	701a      	strb	r2, [r3, #0]
      scan_step = 7;
 8001726:	4b46      	ldr	r3, [pc, #280]	@ (8001840 <scan+0x258>)
 8001728:	2207      	movs	r2, #7
 800172a:	701a      	strb	r2, [r3, #0]
}
 800172c:	e07c      	b.n	8001828 <scan+0x240>
  } else if (scan_step == 7)
 800172e:	4b44      	ldr	r3, [pc, #272]	@ (8001840 <scan+0x258>)
 8001730:	781b      	ldrb	r3, [r3, #0]
 8001732:	b2db      	uxtb	r3, r3
 8001734:	2b07      	cmp	r3, #7
 8001736:	d11c      	bne.n	8001772 <scan+0x18a>
    if (pwm_flag == 1) {
 8001738:	4b44      	ldr	r3, [pc, #272]	@ (800184c <scan+0x264>)
 800173a:	781b      	ldrb	r3, [r3, #0]
 800173c:	b2db      	uxtb	r3, r3
 800173e:	2b01      	cmp	r3, #1
 8001740:	d172      	bne.n	8001828 <scan+0x240>
      scan_R = distance_cm;
 8001742:	4b44      	ldr	r3, [pc, #272]	@ (8001854 <scan+0x26c>)
 8001744:	edd3 7a00 	vldr	s15, [r3]
 8001748:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800174c:	ee17 3a90 	vmov	r3, s15
 8001750:	b29a      	uxth	r2, r3
 8001752:	4b43      	ldr	r3, [pc, #268]	@ (8001860 <scan+0x278>)
 8001754:	801a      	strh	r2, [r3, #0]
      duty_sensor = 750;
 8001756:	4b3b      	ldr	r3, [pc, #236]	@ (8001844 <scan+0x25c>)
 8001758:	f240 22ee 	movw	r2, #750	@ 0x2ee
 800175c:	601a      	str	r2, [r3, #0]
      pwm_10msec = 0;
 800175e:	4b3a      	ldr	r3, [pc, #232]	@ (8001848 <scan+0x260>)
 8001760:	2200      	movs	r2, #0
 8001762:	801a      	strh	r2, [r3, #0]
      pwm_flag = 0;
 8001764:	4b39      	ldr	r3, [pc, #228]	@ (800184c <scan+0x264>)
 8001766:	2200      	movs	r2, #0
 8001768:	701a      	strb	r2, [r3, #0]
      scan_step = 8;
 800176a:	4b35      	ldr	r3, [pc, #212]	@ (8001840 <scan+0x258>)
 800176c:	2208      	movs	r2, #8
 800176e:	701a      	strb	r2, [r3, #0]
}
 8001770:	e05a      	b.n	8001828 <scan+0x240>
  } else if (scan_step == 8)  //        
 8001772:	4b33      	ldr	r3, [pc, #204]	@ (8001840 <scan+0x258>)
 8001774:	781b      	ldrb	r3, [r3, #0]
 8001776:	b2db      	uxtb	r3, r3
 8001778:	2b08      	cmp	r3, #8
 800177a:	d155      	bne.n	8001828 <scan+0x240>
    sec_count = 0;
 800177c:	4b39      	ldr	r3, [pc, #228]	@ (8001864 <scan+0x27c>)
 800177e:	2200      	movs	r2, #0
 8001780:	801a      	strh	r2, [r3, #0]
    if (scan_L < 20 && scan_C < 20 && scan_R < 20)  //    20  
 8001782:	4b35      	ldr	r3, [pc, #212]	@ (8001858 <scan+0x270>)
 8001784:	881b      	ldrh	r3, [r3, #0]
 8001786:	b29b      	uxth	r3, r3
 8001788:	2b13      	cmp	r3, #19
 800178a:	d80d      	bhi.n	80017a8 <scan+0x1c0>
 800178c:	4b33      	ldr	r3, [pc, #204]	@ (800185c <scan+0x274>)
 800178e:	881b      	ldrh	r3, [r3, #0]
 8001790:	b29b      	uxth	r3, r3
 8001792:	2b13      	cmp	r3, #19
 8001794:	d808      	bhi.n	80017a8 <scan+0x1c0>
 8001796:	4b32      	ldr	r3, [pc, #200]	@ (8001860 <scan+0x278>)
 8001798:	881b      	ldrh	r3, [r3, #0]
 800179a:	b29b      	uxth	r3, r3
 800179c:	2b13      	cmp	r3, #19
 800179e:	d803      	bhi.n	80017a8 <scan+0x1c0>
      stop_flag = 1;  // turn around
 80017a0:	4b31      	ldr	r3, [pc, #196]	@ (8001868 <scan+0x280>)
 80017a2:	2201      	movs	r2, #1
 80017a4:	701a      	strb	r2, [r3, #0]
 80017a6:	e036      	b.n	8001816 <scan+0x22e>
    } else if (scan_L > scan_C && scan_L > scan_R)  //   
 80017a8:	4b2b      	ldr	r3, [pc, #172]	@ (8001858 <scan+0x270>)
 80017aa:	881b      	ldrh	r3, [r3, #0]
 80017ac:	b29a      	uxth	r2, r3
 80017ae:	4b2b      	ldr	r3, [pc, #172]	@ (800185c <scan+0x274>)
 80017b0:	881b      	ldrh	r3, [r3, #0]
 80017b2:	b29b      	uxth	r3, r3
 80017b4:	429a      	cmp	r2, r3
 80017b6:	d90b      	bls.n	80017d0 <scan+0x1e8>
 80017b8:	4b27      	ldr	r3, [pc, #156]	@ (8001858 <scan+0x270>)
 80017ba:	881b      	ldrh	r3, [r3, #0]
 80017bc:	b29a      	uxth	r2, r3
 80017be:	4b28      	ldr	r3, [pc, #160]	@ (8001860 <scan+0x278>)
 80017c0:	881b      	ldrh	r3, [r3, #0]
 80017c2:	b29b      	uxth	r3, r3
 80017c4:	429a      	cmp	r2, r3
 80017c6:	d903      	bls.n	80017d0 <scan+0x1e8>
      stop_flag = 2;  // turn left
 80017c8:	4b27      	ldr	r3, [pc, #156]	@ (8001868 <scan+0x280>)
 80017ca:	2202      	movs	r2, #2
 80017cc:	701a      	strb	r2, [r3, #0]
 80017ce:	e022      	b.n	8001816 <scan+0x22e>
    } else if (scan_R > scan_C && scan_R >= scan_L)  //    
 80017d0:	4b23      	ldr	r3, [pc, #140]	@ (8001860 <scan+0x278>)
 80017d2:	881b      	ldrh	r3, [r3, #0]
 80017d4:	b29a      	uxth	r2, r3
 80017d6:	4b21      	ldr	r3, [pc, #132]	@ (800185c <scan+0x274>)
 80017d8:	881b      	ldrh	r3, [r3, #0]
 80017da:	b29b      	uxth	r3, r3
 80017dc:	429a      	cmp	r2, r3
 80017de:	d90b      	bls.n	80017f8 <scan+0x210>
 80017e0:	4b1f      	ldr	r3, [pc, #124]	@ (8001860 <scan+0x278>)
 80017e2:	881b      	ldrh	r3, [r3, #0]
 80017e4:	b29a      	uxth	r2, r3
 80017e6:	4b1c      	ldr	r3, [pc, #112]	@ (8001858 <scan+0x270>)
 80017e8:	881b      	ldrh	r3, [r3, #0]
 80017ea:	b29b      	uxth	r3, r3
 80017ec:	429a      	cmp	r2, r3
 80017ee:	d303      	bcc.n	80017f8 <scan+0x210>
      stop_flag = 3;  // turn right
 80017f0:	4b1d      	ldr	r3, [pc, #116]	@ (8001868 <scan+0x280>)
 80017f2:	2203      	movs	r2, #3
 80017f4:	701a      	strb	r2, [r3, #0]
 80017f6:	e00e      	b.n	8001816 <scan+0x22e>
      if (scan_L >= scan_R) {
 80017f8:	4b17      	ldr	r3, [pc, #92]	@ (8001858 <scan+0x270>)
 80017fa:	881b      	ldrh	r3, [r3, #0]
 80017fc:	b29a      	uxth	r2, r3
 80017fe:	4b18      	ldr	r3, [pc, #96]	@ (8001860 <scan+0x278>)
 8001800:	881b      	ldrh	r3, [r3, #0]
 8001802:	b29b      	uxth	r3, r3
 8001804:	429a      	cmp	r2, r3
 8001806:	d303      	bcc.n	8001810 <scan+0x228>
        stop_flag = 7;
 8001808:	4b17      	ldr	r3, [pc, #92]	@ (8001868 <scan+0x280>)
 800180a:	2207      	movs	r2, #7
 800180c:	701a      	strb	r2, [r3, #0]
 800180e:	e002      	b.n	8001816 <scan+0x22e>
        stop_flag = 8;
 8001810:	4b15      	ldr	r3, [pc, #84]	@ (8001868 <scan+0x280>)
 8001812:	2208      	movs	r2, #8
 8001814:	701a      	strb	r2, [r3, #0]
    finsh_crash = 0;
 8001816:	4b09      	ldr	r3, [pc, #36]	@ (800183c <scan+0x254>)
 8001818:	2200      	movs	r2, #0
 800181a:	701a      	strb	r2, [r3, #0]
    scan_step = 0;
 800181c:	4b08      	ldr	r3, [pc, #32]	@ (8001840 <scan+0x258>)
 800181e:	2200      	movs	r2, #0
 8001820:	701a      	strb	r2, [r3, #0]
    pwm_flag = 1;
 8001822:	4b0a      	ldr	r3, [pc, #40]	@ (800184c <scan+0x264>)
 8001824:	2201      	movs	r2, #1
 8001826:	701a      	strb	r2, [r3, #0]
}
 8001828:	bf00      	nop
 800182a:	46bd      	mov	sp, r7
 800182c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001830:	4770      	bx	lr
 8001832:	bf00      	nop
 8001834:	20000036 	.word	0x20000036
 8001838:	20000038 	.word	0x20000038
 800183c:	20000033 	.word	0x20000033
 8001840:	20000060 	.word	0x20000060
 8001844:	2000003c 	.word	0x2000003c
 8001848:	200000d6 	.word	0x200000d6
 800184c:	20000041 	.word	0x20000041
 8001850:	20000040 	.word	0x20000040
 8001854:	20000044 	.word	0x20000044
 8001858:	20000062 	.word	0x20000062
 800185c:	20000066 	.word	0x20000066
 8001860:	20000064 	.word	0x20000064
 8001864:	200000d4 	.word	0x200000d4
 8001868:	20000032 	.word	0x20000032

0800186c <move_forward>:

void move_forward(void) {
 800186c:	b580      	push	{r7, lr}
 800186e:	af00      	add	r7, sp, #0
  duty_right = 700;
 8001870:	4b0e      	ldr	r3, [pc, #56]	@ (80018ac <move_forward+0x40>)
 8001872:	f44f 722f 	mov.w	r2, #700	@ 0x2bc
 8001876:	801a      	strh	r2, [r3, #0]
  duty_left = 700;
 8001878:	4b0d      	ldr	r3, [pc, #52]	@ (80018b0 <move_forward+0x44>)
 800187a:	f44f 722f 	mov.w	r2, #700	@ 0x2bc
 800187e:	801a      	strh	r2, [r3, #0]

  HAL_GPIO_WritePin(IN1_GPIO_Port, IN1_Pin, 0);  // IN1 , 4 1 
 8001880:	2200      	movs	r2, #0
 8001882:	2110      	movs	r1, #16
 8001884:	480b      	ldr	r0, [pc, #44]	@ (80018b4 <move_forward+0x48>)
 8001886:	f002 fa03 	bl	8003c90 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(IN2_GPIO_Port, IN2_Pin, 1);  // IN2 , 3 1 
 800188a:	2201      	movs	r2, #1
 800188c:	2120      	movs	r1, #32
 800188e:	4809      	ldr	r0, [pc, #36]	@ (80018b4 <move_forward+0x48>)
 8001890:	f002 f9fe 	bl	8003c90 <HAL_GPIO_WritePin>

  HAL_GPIO_WritePin(IN3_GPIO_Port, IN3_Pin, 1);
 8001894:	2201      	movs	r2, #1
 8001896:	2140      	movs	r1, #64	@ 0x40
 8001898:	4806      	ldr	r0, [pc, #24]	@ (80018b4 <move_forward+0x48>)
 800189a:	f002 f9f9 	bl	8003c90 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(IN4_GPIO_Port, IN4_Pin, 0);
 800189e:	2200      	movs	r2, #0
 80018a0:	2180      	movs	r1, #128	@ 0x80
 80018a2:	4804      	ldr	r0, [pc, #16]	@ (80018b4 <move_forward+0x48>)
 80018a4:	f002 f9f4 	bl	8003c90 <HAL_GPIO_WritePin>
}
 80018a8:	bf00      	nop
 80018aa:	bd80      	pop	{r7, pc}
 80018ac:	20000036 	.word	0x20000036
 80018b0:	20000038 	.word	0x20000038
 80018b4:	40020400 	.word	0x40020400

080018b8 <move_backward>:

void move_backward(void) {
 80018b8:	b580      	push	{r7, lr}
 80018ba:	af00      	add	r7, sp, #0
  duty_right = 700;
 80018bc:	4b0e      	ldr	r3, [pc, #56]	@ (80018f8 <move_backward+0x40>)
 80018be:	f44f 722f 	mov.w	r2, #700	@ 0x2bc
 80018c2:	801a      	strh	r2, [r3, #0]
  duty_left = 700;
 80018c4:	4b0d      	ldr	r3, [pc, #52]	@ (80018fc <move_backward+0x44>)
 80018c6:	f44f 722f 	mov.w	r2, #700	@ 0x2bc
 80018ca:	801a      	strh	r2, [r3, #0]

  HAL_GPIO_WritePin(IN1_GPIO_Port, IN1_Pin, 1);  // IN1 , 4 1 
 80018cc:	2201      	movs	r2, #1
 80018ce:	2110      	movs	r1, #16
 80018d0:	480b      	ldr	r0, [pc, #44]	@ (8001900 <move_backward+0x48>)
 80018d2:	f002 f9dd 	bl	8003c90 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(IN2_GPIO_Port, IN2_Pin, 0);  // IN2 , 3 1 
 80018d6:	2200      	movs	r2, #0
 80018d8:	2120      	movs	r1, #32
 80018da:	4809      	ldr	r0, [pc, #36]	@ (8001900 <move_backward+0x48>)
 80018dc:	f002 f9d8 	bl	8003c90 <HAL_GPIO_WritePin>

  HAL_GPIO_WritePin(IN3_GPIO_Port, IN3_Pin, 0);
 80018e0:	2200      	movs	r2, #0
 80018e2:	2140      	movs	r1, #64	@ 0x40
 80018e4:	4806      	ldr	r0, [pc, #24]	@ (8001900 <move_backward+0x48>)
 80018e6:	f002 f9d3 	bl	8003c90 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(IN4_GPIO_Port, IN4_Pin, 1);
 80018ea:	2201      	movs	r2, #1
 80018ec:	2180      	movs	r1, #128	@ 0x80
 80018ee:	4804      	ldr	r0, [pc, #16]	@ (8001900 <move_backward+0x48>)
 80018f0:	f002 f9ce 	bl	8003c90 <HAL_GPIO_WritePin>
}
 80018f4:	bf00      	nop
 80018f6:	bd80      	pop	{r7, pc}
 80018f8:	20000036 	.word	0x20000036
 80018fc:	20000038 	.word	0x20000038
 8001900:	40020400 	.word	0x40020400

08001904 <stop>:

void stop(void) {
 8001904:	b480      	push	{r7}
 8001906:	af00      	add	r7, sp, #0
  duty_right = 0;
 8001908:	4b06      	ldr	r3, [pc, #24]	@ (8001924 <stop+0x20>)
 800190a:	2200      	movs	r2, #0
 800190c:	801a      	strh	r2, [r3, #0]
  duty_left = 0;
 800190e:	4b06      	ldr	r3, [pc, #24]	@ (8001928 <stop+0x24>)
 8001910:	2200      	movs	r2, #0
 8001912:	801a      	strh	r2, [r3, #0]
  finsh_crash = 0;
 8001914:	4b05      	ldr	r3, [pc, #20]	@ (800192c <stop+0x28>)
 8001916:	2200      	movs	r2, #0
 8001918:	701a      	strb	r2, [r3, #0]
}
 800191a:	bf00      	nop
 800191c:	46bd      	mov	sp, r7
 800191e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001922:	4770      	bx	lr
 8001924:	20000036 	.word	0x20000036
 8001928:	20000038 	.word	0x20000038
 800192c:	20000033 	.word	0x20000033

08001930 <turn_around>:

void turn_around(void) {
 8001930:	b580      	push	{r7, lr}
 8001932:	af00      	add	r7, sp, #0
  if (sec_count < 2) {
 8001934:	4b2b      	ldr	r3, [pc, #172]	@ (80019e4 <turn_around+0xb4>)
 8001936:	881b      	ldrh	r3, [r3, #0]
 8001938:	b29b      	uxth	r3, r3
 800193a:	2b01      	cmp	r3, #1
 800193c:	d81f      	bhi.n	800197e <turn_around+0x4e>
    finsh_crash = 1;
 800193e:	4b2a      	ldr	r3, [pc, #168]	@ (80019e8 <turn_around+0xb8>)
 8001940:	2201      	movs	r2, #1
 8001942:	701a      	strb	r2, [r3, #0]
    duty_right = 500;
 8001944:	4b29      	ldr	r3, [pc, #164]	@ (80019ec <turn_around+0xbc>)
 8001946:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 800194a:	801a      	strh	r2, [r3, #0]
    duty_left = 500;
 800194c:	4b28      	ldr	r3, [pc, #160]	@ (80019f0 <turn_around+0xc0>)
 800194e:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 8001952:	801a      	strh	r2, [r3, #0]

    HAL_GPIO_WritePin(IN1_GPIO_Port, IN1_Pin, 1);
 8001954:	2201      	movs	r2, #1
 8001956:	2110      	movs	r1, #16
 8001958:	4826      	ldr	r0, [pc, #152]	@ (80019f4 <turn_around+0xc4>)
 800195a:	f002 f999 	bl	8003c90 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(IN2_GPIO_Port, IN2_Pin, 0);
 800195e:	2200      	movs	r2, #0
 8001960:	2120      	movs	r1, #32
 8001962:	4824      	ldr	r0, [pc, #144]	@ (80019f4 <turn_around+0xc4>)
 8001964:	f002 f994 	bl	8003c90 <HAL_GPIO_WritePin>

    HAL_GPIO_WritePin(IN3_GPIO_Port, IN3_Pin, 0);
 8001968:	2200      	movs	r2, #0
 800196a:	2140      	movs	r1, #64	@ 0x40
 800196c:	4821      	ldr	r0, [pc, #132]	@ (80019f4 <turn_around+0xc4>)
 800196e:	f002 f98f 	bl	8003c90 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(IN4_GPIO_Port, IN4_Pin, 1);
 8001972:	2201      	movs	r2, #1
 8001974:	2180      	movs	r1, #128	@ 0x80
 8001976:	481f      	ldr	r0, [pc, #124]	@ (80019f4 <turn_around+0xc4>)
 8001978:	f002 f98a 	bl	8003c90 <HAL_GPIO_WritePin>
    stop_flag = 0;
    finsh_crash = 0;
    scan_step = 0;
    pwm_flag = 1;
  }
}
 800197c:	e030      	b.n	80019e0 <turn_around+0xb0>
  } else if (sec_count < 8) {
 800197e:	4b19      	ldr	r3, [pc, #100]	@ (80019e4 <turn_around+0xb4>)
 8001980:	881b      	ldrh	r3, [r3, #0]
 8001982:	b29b      	uxth	r3, r3
 8001984:	2b07      	cmp	r3, #7
 8001986:	d81c      	bhi.n	80019c2 <turn_around+0x92>
    duty_right = 800;
 8001988:	4b18      	ldr	r3, [pc, #96]	@ (80019ec <turn_around+0xbc>)
 800198a:	f44f 7248 	mov.w	r2, #800	@ 0x320
 800198e:	801a      	strh	r2, [r3, #0]
    duty_left = 800;
 8001990:	4b17      	ldr	r3, [pc, #92]	@ (80019f0 <turn_around+0xc0>)
 8001992:	f44f 7248 	mov.w	r2, #800	@ 0x320
 8001996:	801a      	strh	r2, [r3, #0]
    HAL_GPIO_WritePin(IN1_GPIO_Port, IN1_Pin, 0);
 8001998:	2200      	movs	r2, #0
 800199a:	2110      	movs	r1, #16
 800199c:	4815      	ldr	r0, [pc, #84]	@ (80019f4 <turn_around+0xc4>)
 800199e:	f002 f977 	bl	8003c90 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(IN2_GPIO_Port, IN2_Pin, 1);
 80019a2:	2201      	movs	r2, #1
 80019a4:	2120      	movs	r1, #32
 80019a6:	4813      	ldr	r0, [pc, #76]	@ (80019f4 <turn_around+0xc4>)
 80019a8:	f002 f972 	bl	8003c90 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(IN3_GPIO_Port, IN3_Pin, 0);
 80019ac:	2200      	movs	r2, #0
 80019ae:	2140      	movs	r1, #64	@ 0x40
 80019b0:	4810      	ldr	r0, [pc, #64]	@ (80019f4 <turn_around+0xc4>)
 80019b2:	f002 f96d 	bl	8003c90 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(IN4_GPIO_Port, IN4_Pin, 1);
 80019b6:	2201      	movs	r2, #1
 80019b8:	2180      	movs	r1, #128	@ 0x80
 80019ba:	480e      	ldr	r0, [pc, #56]	@ (80019f4 <turn_around+0xc4>)
 80019bc:	f002 f968 	bl	8003c90 <HAL_GPIO_WritePin>
}
 80019c0:	e00e      	b.n	80019e0 <turn_around+0xb0>
    sec_count = 0;
 80019c2:	4b08      	ldr	r3, [pc, #32]	@ (80019e4 <turn_around+0xb4>)
 80019c4:	2200      	movs	r2, #0
 80019c6:	801a      	strh	r2, [r3, #0]
    stop_flag = 0;
 80019c8:	4b0b      	ldr	r3, [pc, #44]	@ (80019f8 <turn_around+0xc8>)
 80019ca:	2200      	movs	r2, #0
 80019cc:	701a      	strb	r2, [r3, #0]
    finsh_crash = 0;
 80019ce:	4b06      	ldr	r3, [pc, #24]	@ (80019e8 <turn_around+0xb8>)
 80019d0:	2200      	movs	r2, #0
 80019d2:	701a      	strb	r2, [r3, #0]
    scan_step = 0;
 80019d4:	4b09      	ldr	r3, [pc, #36]	@ (80019fc <turn_around+0xcc>)
 80019d6:	2200      	movs	r2, #0
 80019d8:	701a      	strb	r2, [r3, #0]
    pwm_flag = 1;
 80019da:	4b09      	ldr	r3, [pc, #36]	@ (8001a00 <turn_around+0xd0>)
 80019dc:	2201      	movs	r2, #1
 80019de:	701a      	strb	r2, [r3, #0]
}
 80019e0:	bf00      	nop
 80019e2:	bd80      	pop	{r7, pc}
 80019e4:	200000d4 	.word	0x200000d4
 80019e8:	20000033 	.word	0x20000033
 80019ec:	20000036 	.word	0x20000036
 80019f0:	20000038 	.word	0x20000038
 80019f4:	40020400 	.word	0x40020400
 80019f8:	20000032 	.word	0x20000032
 80019fc:	20000060 	.word	0x20000060
 8001a00:	20000041 	.word	0x20000041

08001a04 <turn_right>:

void turn_right(void) {
 8001a04:	b580      	push	{r7, lr}
 8001a06:	af00      	add	r7, sp, #0
  if (sec_count < 2) {
 8001a08:	4b2b      	ldr	r3, [pc, #172]	@ (8001ab8 <turn_right+0xb4>)
 8001a0a:	881b      	ldrh	r3, [r3, #0]
 8001a0c:	b29b      	uxth	r3, r3
 8001a0e:	2b01      	cmp	r3, #1
 8001a10:	d81f      	bhi.n	8001a52 <turn_right+0x4e>
    finsh_crash = 1;
 8001a12:	4b2a      	ldr	r3, [pc, #168]	@ (8001abc <turn_right+0xb8>)
 8001a14:	2201      	movs	r2, #1
 8001a16:	701a      	strb	r2, [r3, #0]

    duty_right = 500;
 8001a18:	4b29      	ldr	r3, [pc, #164]	@ (8001ac0 <turn_right+0xbc>)
 8001a1a:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 8001a1e:	801a      	strh	r2, [r3, #0]
    duty_left = 500;
 8001a20:	4b28      	ldr	r3, [pc, #160]	@ (8001ac4 <turn_right+0xc0>)
 8001a22:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 8001a26:	801a      	strh	r2, [r3, #0]

    HAL_GPIO_WritePin(IN1_GPIO_Port, IN1_Pin, 1);
 8001a28:	2201      	movs	r2, #1
 8001a2a:	2110      	movs	r1, #16
 8001a2c:	4826      	ldr	r0, [pc, #152]	@ (8001ac8 <turn_right+0xc4>)
 8001a2e:	f002 f92f 	bl	8003c90 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(IN2_GPIO_Port, IN2_Pin, 0);
 8001a32:	2200      	movs	r2, #0
 8001a34:	2120      	movs	r1, #32
 8001a36:	4824      	ldr	r0, [pc, #144]	@ (8001ac8 <turn_right+0xc4>)
 8001a38:	f002 f92a 	bl	8003c90 <HAL_GPIO_WritePin>

    HAL_GPIO_WritePin(IN3_GPIO_Port, IN3_Pin, 0);
 8001a3c:	2200      	movs	r2, #0
 8001a3e:	2140      	movs	r1, #64	@ 0x40
 8001a40:	4821      	ldr	r0, [pc, #132]	@ (8001ac8 <turn_right+0xc4>)
 8001a42:	f002 f925 	bl	8003c90 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(IN4_GPIO_Port, IN4_Pin, 1);
 8001a46:	2201      	movs	r2, #1
 8001a48:	2180      	movs	r1, #128	@ 0x80
 8001a4a:	481f      	ldr	r0, [pc, #124]	@ (8001ac8 <turn_right+0xc4>)
 8001a4c:	f002 f920 	bl	8003c90 <HAL_GPIO_WritePin>
    stop_flag = 0;
    finsh_crash = 0;
    scan_step = 0;
    pwm_flag = 1;
  }
}
 8001a50:	e030      	b.n	8001ab4 <turn_right+0xb0>
  } else if (sec_count < 4) {
 8001a52:	4b19      	ldr	r3, [pc, #100]	@ (8001ab8 <turn_right+0xb4>)
 8001a54:	881b      	ldrh	r3, [r3, #0]
 8001a56:	b29b      	uxth	r3, r3
 8001a58:	2b03      	cmp	r3, #3
 8001a5a:	d81c      	bhi.n	8001a96 <turn_right+0x92>
    duty_right = 500;
 8001a5c:	4b18      	ldr	r3, [pc, #96]	@ (8001ac0 <turn_right+0xbc>)
 8001a5e:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 8001a62:	801a      	strh	r2, [r3, #0]
    duty_left = 500;
 8001a64:	4b17      	ldr	r3, [pc, #92]	@ (8001ac4 <turn_right+0xc0>)
 8001a66:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 8001a6a:	801a      	strh	r2, [r3, #0]
    HAL_GPIO_WritePin(IN1_GPIO_Port, IN1_Pin, 1);
 8001a6c:	2201      	movs	r2, #1
 8001a6e:	2110      	movs	r1, #16
 8001a70:	4815      	ldr	r0, [pc, #84]	@ (8001ac8 <turn_right+0xc4>)
 8001a72:	f002 f90d 	bl	8003c90 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(IN2_GPIO_Port, IN2_Pin, 0);
 8001a76:	2200      	movs	r2, #0
 8001a78:	2120      	movs	r1, #32
 8001a7a:	4813      	ldr	r0, [pc, #76]	@ (8001ac8 <turn_right+0xc4>)
 8001a7c:	f002 f908 	bl	8003c90 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(IN3_GPIO_Port, IN3_Pin, 1);
 8001a80:	2201      	movs	r2, #1
 8001a82:	2140      	movs	r1, #64	@ 0x40
 8001a84:	4810      	ldr	r0, [pc, #64]	@ (8001ac8 <turn_right+0xc4>)
 8001a86:	f002 f903 	bl	8003c90 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(IN4_GPIO_Port, IN4_Pin, 0);
 8001a8a:	2200      	movs	r2, #0
 8001a8c:	2180      	movs	r1, #128	@ 0x80
 8001a8e:	480e      	ldr	r0, [pc, #56]	@ (8001ac8 <turn_right+0xc4>)
 8001a90:	f002 f8fe 	bl	8003c90 <HAL_GPIO_WritePin>
}
 8001a94:	e00e      	b.n	8001ab4 <turn_right+0xb0>
    sec_count = 0;
 8001a96:	4b08      	ldr	r3, [pc, #32]	@ (8001ab8 <turn_right+0xb4>)
 8001a98:	2200      	movs	r2, #0
 8001a9a:	801a      	strh	r2, [r3, #0]
    stop_flag = 0;
 8001a9c:	4b0b      	ldr	r3, [pc, #44]	@ (8001acc <turn_right+0xc8>)
 8001a9e:	2200      	movs	r2, #0
 8001aa0:	701a      	strb	r2, [r3, #0]
    finsh_crash = 0;
 8001aa2:	4b06      	ldr	r3, [pc, #24]	@ (8001abc <turn_right+0xb8>)
 8001aa4:	2200      	movs	r2, #0
 8001aa6:	701a      	strb	r2, [r3, #0]
    scan_step = 0;
 8001aa8:	4b09      	ldr	r3, [pc, #36]	@ (8001ad0 <turn_right+0xcc>)
 8001aaa:	2200      	movs	r2, #0
 8001aac:	701a      	strb	r2, [r3, #0]
    pwm_flag = 1;
 8001aae:	4b09      	ldr	r3, [pc, #36]	@ (8001ad4 <turn_right+0xd0>)
 8001ab0:	2201      	movs	r2, #1
 8001ab2:	701a      	strb	r2, [r3, #0]
}
 8001ab4:	bf00      	nop
 8001ab6:	bd80      	pop	{r7, pc}
 8001ab8:	200000d4 	.word	0x200000d4
 8001abc:	20000033 	.word	0x20000033
 8001ac0:	20000036 	.word	0x20000036
 8001ac4:	20000038 	.word	0x20000038
 8001ac8:	40020400 	.word	0x40020400
 8001acc:	20000032 	.word	0x20000032
 8001ad0:	20000060 	.word	0x20000060
 8001ad4:	20000041 	.word	0x20000041

08001ad8 <turn_left>:

void turn_left(void) {
 8001ad8:	b580      	push	{r7, lr}
 8001ada:	af00      	add	r7, sp, #0
  if (sec_count < 2) {
 8001adc:	4b2b      	ldr	r3, [pc, #172]	@ (8001b8c <turn_left+0xb4>)
 8001ade:	881b      	ldrh	r3, [r3, #0]
 8001ae0:	b29b      	uxth	r3, r3
 8001ae2:	2b01      	cmp	r3, #1
 8001ae4:	d81f      	bhi.n	8001b26 <turn_left+0x4e>
    finsh_crash = 1;
 8001ae6:	4b2a      	ldr	r3, [pc, #168]	@ (8001b90 <turn_left+0xb8>)
 8001ae8:	2201      	movs	r2, #1
 8001aea:	701a      	strb	r2, [r3, #0]

    duty_right = 500;
 8001aec:	4b29      	ldr	r3, [pc, #164]	@ (8001b94 <turn_left+0xbc>)
 8001aee:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 8001af2:	801a      	strh	r2, [r3, #0]
    duty_left = 500;
 8001af4:	4b28      	ldr	r3, [pc, #160]	@ (8001b98 <turn_left+0xc0>)
 8001af6:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 8001afa:	801a      	strh	r2, [r3, #0]

    HAL_GPIO_WritePin(IN1_GPIO_Port, IN1_Pin, 1);
 8001afc:	2201      	movs	r2, #1
 8001afe:	2110      	movs	r1, #16
 8001b00:	4826      	ldr	r0, [pc, #152]	@ (8001b9c <turn_left+0xc4>)
 8001b02:	f002 f8c5 	bl	8003c90 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(IN2_GPIO_Port, IN2_Pin, 0);
 8001b06:	2200      	movs	r2, #0
 8001b08:	2120      	movs	r1, #32
 8001b0a:	4824      	ldr	r0, [pc, #144]	@ (8001b9c <turn_left+0xc4>)
 8001b0c:	f002 f8c0 	bl	8003c90 <HAL_GPIO_WritePin>

    HAL_GPIO_WritePin(IN3_GPIO_Port, IN3_Pin, 0);
 8001b10:	2200      	movs	r2, #0
 8001b12:	2140      	movs	r1, #64	@ 0x40
 8001b14:	4821      	ldr	r0, [pc, #132]	@ (8001b9c <turn_left+0xc4>)
 8001b16:	f002 f8bb 	bl	8003c90 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(IN4_GPIO_Port, IN4_Pin, 1);
 8001b1a:	2201      	movs	r2, #1
 8001b1c:	2180      	movs	r1, #128	@ 0x80
 8001b1e:	481f      	ldr	r0, [pc, #124]	@ (8001b9c <turn_left+0xc4>)
 8001b20:	f002 f8b6 	bl	8003c90 <HAL_GPIO_WritePin>
    stop_flag = 0;
    finsh_crash = 0;
    scan_step = 0;
    pwm_flag = 1;
  }
}
 8001b24:	e030      	b.n	8001b88 <turn_left+0xb0>
  } else if (sec_count < 4) {
 8001b26:	4b19      	ldr	r3, [pc, #100]	@ (8001b8c <turn_left+0xb4>)
 8001b28:	881b      	ldrh	r3, [r3, #0]
 8001b2a:	b29b      	uxth	r3, r3
 8001b2c:	2b03      	cmp	r3, #3
 8001b2e:	d81c      	bhi.n	8001b6a <turn_left+0x92>
    duty_right = 500;
 8001b30:	4b18      	ldr	r3, [pc, #96]	@ (8001b94 <turn_left+0xbc>)
 8001b32:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 8001b36:	801a      	strh	r2, [r3, #0]
    duty_left = 500;
 8001b38:	4b17      	ldr	r3, [pc, #92]	@ (8001b98 <turn_left+0xc0>)
 8001b3a:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 8001b3e:	801a      	strh	r2, [r3, #0]
    HAL_GPIO_WritePin(IN1_GPIO_Port, IN1_Pin, 0);
 8001b40:	2200      	movs	r2, #0
 8001b42:	2110      	movs	r1, #16
 8001b44:	4815      	ldr	r0, [pc, #84]	@ (8001b9c <turn_left+0xc4>)
 8001b46:	f002 f8a3 	bl	8003c90 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(IN2_GPIO_Port, IN2_Pin, 1);
 8001b4a:	2201      	movs	r2, #1
 8001b4c:	2120      	movs	r1, #32
 8001b4e:	4813      	ldr	r0, [pc, #76]	@ (8001b9c <turn_left+0xc4>)
 8001b50:	f002 f89e 	bl	8003c90 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(IN3_GPIO_Port, IN3_Pin, 0);
 8001b54:	2200      	movs	r2, #0
 8001b56:	2140      	movs	r1, #64	@ 0x40
 8001b58:	4810      	ldr	r0, [pc, #64]	@ (8001b9c <turn_left+0xc4>)
 8001b5a:	f002 f899 	bl	8003c90 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(IN4_GPIO_Port, IN4_Pin, 1);
 8001b5e:	2201      	movs	r2, #1
 8001b60:	2180      	movs	r1, #128	@ 0x80
 8001b62:	480e      	ldr	r0, [pc, #56]	@ (8001b9c <turn_left+0xc4>)
 8001b64:	f002 f894 	bl	8003c90 <HAL_GPIO_WritePin>
}
 8001b68:	e00e      	b.n	8001b88 <turn_left+0xb0>
    sec_count = 0;
 8001b6a:	4b08      	ldr	r3, [pc, #32]	@ (8001b8c <turn_left+0xb4>)
 8001b6c:	2200      	movs	r2, #0
 8001b6e:	801a      	strh	r2, [r3, #0]
    stop_flag = 0;
 8001b70:	4b0b      	ldr	r3, [pc, #44]	@ (8001ba0 <turn_left+0xc8>)
 8001b72:	2200      	movs	r2, #0
 8001b74:	701a      	strb	r2, [r3, #0]
    finsh_crash = 0;
 8001b76:	4b06      	ldr	r3, [pc, #24]	@ (8001b90 <turn_left+0xb8>)
 8001b78:	2200      	movs	r2, #0
 8001b7a:	701a      	strb	r2, [r3, #0]
    scan_step = 0;
 8001b7c:	4b09      	ldr	r3, [pc, #36]	@ (8001ba4 <turn_left+0xcc>)
 8001b7e:	2200      	movs	r2, #0
 8001b80:	701a      	strb	r2, [r3, #0]
    pwm_flag = 1;
 8001b82:	4b09      	ldr	r3, [pc, #36]	@ (8001ba8 <turn_left+0xd0>)
 8001b84:	2201      	movs	r2, #1
 8001b86:	701a      	strb	r2, [r3, #0]
}
 8001b88:	bf00      	nop
 8001b8a:	bd80      	pop	{r7, pc}
 8001b8c:	200000d4 	.word	0x200000d4
 8001b90:	20000033 	.word	0x20000033
 8001b94:	20000036 	.word	0x20000036
 8001b98:	20000038 	.word	0x20000038
 8001b9c:	40020400 	.word	0x40020400
 8001ba0:	20000032 	.word	0x20000032
 8001ba4:	20000060 	.word	0x20000060
 8001ba8:	20000041 	.word	0x20000041

08001bac <small_turn_left>:

void small_turn_left(void) {
 8001bac:	b580      	push	{r7, lr}
 8001bae:	af00      	add	r7, sp, #0
  if (sec_count < 2) {
 8001bb0:	4b1a      	ldr	r3, [pc, #104]	@ (8001c1c <small_turn_left+0x70>)
 8001bb2:	881b      	ldrh	r3, [r3, #0]
 8001bb4:	b29b      	uxth	r3, r3
 8001bb6:	2b01      	cmp	r3, #1
 8001bb8:	d81f      	bhi.n	8001bfa <small_turn_left+0x4e>
    finsh_crash = 1;
 8001bba:	4b19      	ldr	r3, [pc, #100]	@ (8001c20 <small_turn_left+0x74>)
 8001bbc:	2201      	movs	r2, #1
 8001bbe:	701a      	strb	r2, [r3, #0]

    duty_right = 500;
 8001bc0:	4b18      	ldr	r3, [pc, #96]	@ (8001c24 <small_turn_left+0x78>)
 8001bc2:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 8001bc6:	801a      	strh	r2, [r3, #0]
    duty_left = 500;
 8001bc8:	4b17      	ldr	r3, [pc, #92]	@ (8001c28 <small_turn_left+0x7c>)
 8001bca:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 8001bce:	801a      	strh	r2, [r3, #0]

    HAL_GPIO_WritePin(IN1_GPIO_Port, IN1_Pin, 0);
 8001bd0:	2200      	movs	r2, #0
 8001bd2:	2110      	movs	r1, #16
 8001bd4:	4815      	ldr	r0, [pc, #84]	@ (8001c2c <small_turn_left+0x80>)
 8001bd6:	f002 f85b 	bl	8003c90 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(IN2_GPIO_Port, IN2_Pin, 1);
 8001bda:	2201      	movs	r2, #1
 8001bdc:	2120      	movs	r1, #32
 8001bde:	4813      	ldr	r0, [pc, #76]	@ (8001c2c <small_turn_left+0x80>)
 8001be0:	f002 f856 	bl	8003c90 <HAL_GPIO_WritePin>

    HAL_GPIO_WritePin(IN3_GPIO_Port, IN3_Pin, 0);
 8001be4:	2200      	movs	r2, #0
 8001be6:	2140      	movs	r1, #64	@ 0x40
 8001be8:	4810      	ldr	r0, [pc, #64]	@ (8001c2c <small_turn_left+0x80>)
 8001bea:	f002 f851 	bl	8003c90 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(IN4_GPIO_Port, IN4_Pin, 1);
 8001bee:	2201      	movs	r2, #1
 8001bf0:	2180      	movs	r1, #128	@ 0x80
 8001bf2:	480e      	ldr	r0, [pc, #56]	@ (8001c2c <small_turn_left+0x80>)
 8001bf4:	f002 f84c 	bl	8003c90 <HAL_GPIO_WritePin>
    stop_flag = 0;
    finsh_crash = 0;
    scan_step = 0;
    pwm_flag = 1;
  }
}
 8001bf8:	e00e      	b.n	8001c18 <small_turn_left+0x6c>
    sec_count = 0;
 8001bfa:	4b08      	ldr	r3, [pc, #32]	@ (8001c1c <small_turn_left+0x70>)
 8001bfc:	2200      	movs	r2, #0
 8001bfe:	801a      	strh	r2, [r3, #0]
    stop_flag = 0;
 8001c00:	4b0b      	ldr	r3, [pc, #44]	@ (8001c30 <small_turn_left+0x84>)
 8001c02:	2200      	movs	r2, #0
 8001c04:	701a      	strb	r2, [r3, #0]
    finsh_crash = 0;
 8001c06:	4b06      	ldr	r3, [pc, #24]	@ (8001c20 <small_turn_left+0x74>)
 8001c08:	2200      	movs	r2, #0
 8001c0a:	701a      	strb	r2, [r3, #0]
    scan_step = 0;
 8001c0c:	4b09      	ldr	r3, [pc, #36]	@ (8001c34 <small_turn_left+0x88>)
 8001c0e:	2200      	movs	r2, #0
 8001c10:	701a      	strb	r2, [r3, #0]
    pwm_flag = 1;
 8001c12:	4b09      	ldr	r3, [pc, #36]	@ (8001c38 <small_turn_left+0x8c>)
 8001c14:	2201      	movs	r2, #1
 8001c16:	701a      	strb	r2, [r3, #0]
}
 8001c18:	bf00      	nop
 8001c1a:	bd80      	pop	{r7, pc}
 8001c1c:	200000d4 	.word	0x200000d4
 8001c20:	20000033 	.word	0x20000033
 8001c24:	20000036 	.word	0x20000036
 8001c28:	20000038 	.word	0x20000038
 8001c2c:	40020400 	.word	0x40020400
 8001c30:	20000032 	.word	0x20000032
 8001c34:	20000060 	.word	0x20000060
 8001c38:	20000041 	.word	0x20000041

08001c3c <small_turn_right>:

void small_turn_right(void) {
 8001c3c:	b580      	push	{r7, lr}
 8001c3e:	af00      	add	r7, sp, #0
  if (sec_count < 2) {
 8001c40:	4b19      	ldr	r3, [pc, #100]	@ (8001ca8 <small_turn_right+0x6c>)
 8001c42:	881b      	ldrh	r3, [r3, #0]
 8001c44:	b29b      	uxth	r3, r3
 8001c46:	2b01      	cmp	r3, #1
 8001c48:	d81c      	bhi.n	8001c84 <small_turn_right+0x48>
    duty_right = 500;
 8001c4a:	4b18      	ldr	r3, [pc, #96]	@ (8001cac <small_turn_right+0x70>)
 8001c4c:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 8001c50:	801a      	strh	r2, [r3, #0]
    duty_left = 500;
 8001c52:	4b17      	ldr	r3, [pc, #92]	@ (8001cb0 <small_turn_right+0x74>)
 8001c54:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 8001c58:	801a      	strh	r2, [r3, #0]

    HAL_GPIO_WritePin(IN1_GPIO_Port, IN1_Pin, 1);
 8001c5a:	2201      	movs	r2, #1
 8001c5c:	2110      	movs	r1, #16
 8001c5e:	4815      	ldr	r0, [pc, #84]	@ (8001cb4 <small_turn_right+0x78>)
 8001c60:	f002 f816 	bl	8003c90 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(IN2_GPIO_Port, IN2_Pin, 0);
 8001c64:	2200      	movs	r2, #0
 8001c66:	2120      	movs	r1, #32
 8001c68:	4812      	ldr	r0, [pc, #72]	@ (8001cb4 <small_turn_right+0x78>)
 8001c6a:	f002 f811 	bl	8003c90 <HAL_GPIO_WritePin>

    HAL_GPIO_WritePin(IN3_GPIO_Port, IN3_Pin, 1);
 8001c6e:	2201      	movs	r2, #1
 8001c70:	2140      	movs	r1, #64	@ 0x40
 8001c72:	4810      	ldr	r0, [pc, #64]	@ (8001cb4 <small_turn_right+0x78>)
 8001c74:	f002 f80c 	bl	8003c90 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(IN4_GPIO_Port, IN4_Pin, 0);
 8001c78:	2200      	movs	r2, #0
 8001c7a:	2180      	movs	r1, #128	@ 0x80
 8001c7c:	480d      	ldr	r0, [pc, #52]	@ (8001cb4 <small_turn_right+0x78>)
 8001c7e:	f002 f807 	bl	8003c90 <HAL_GPIO_WritePin>
    stop_flag = 0;
    finsh_crash = 0;
    scan_step = 0;
    pwm_flag = 1;
  }
}
 8001c82:	e00e      	b.n	8001ca2 <small_turn_right+0x66>
    sec_count = 0;
 8001c84:	4b08      	ldr	r3, [pc, #32]	@ (8001ca8 <small_turn_right+0x6c>)
 8001c86:	2200      	movs	r2, #0
 8001c88:	801a      	strh	r2, [r3, #0]
    stop_flag = 0;
 8001c8a:	4b0b      	ldr	r3, [pc, #44]	@ (8001cb8 <small_turn_right+0x7c>)
 8001c8c:	2200      	movs	r2, #0
 8001c8e:	701a      	strb	r2, [r3, #0]
    finsh_crash = 0;
 8001c90:	4b0a      	ldr	r3, [pc, #40]	@ (8001cbc <small_turn_right+0x80>)
 8001c92:	2200      	movs	r2, #0
 8001c94:	701a      	strb	r2, [r3, #0]
    scan_step = 0;
 8001c96:	4b0a      	ldr	r3, [pc, #40]	@ (8001cc0 <small_turn_right+0x84>)
 8001c98:	2200      	movs	r2, #0
 8001c9a:	701a      	strb	r2, [r3, #0]
    pwm_flag = 1;
 8001c9c:	4b09      	ldr	r3, [pc, #36]	@ (8001cc4 <small_turn_right+0x88>)
 8001c9e:	2201      	movs	r2, #1
 8001ca0:	701a      	strb	r2, [r3, #0]
}
 8001ca2:	bf00      	nop
 8001ca4:	bd80      	pop	{r7, pc}
 8001ca6:	bf00      	nop
 8001ca8:	200000d4 	.word	0x200000d4
 8001cac:	20000036 	.word	0x20000036
 8001cb0:	20000038 	.word	0x20000038
 8001cb4:	40020400 	.word	0x40020400
 8001cb8:	20000032 	.word	0x20000032
 8001cbc:	20000033 	.word	0x20000033
 8001cc0:	20000060 	.word	0x20000060
 8001cc4:	20000041 	.word	0x20000041

08001cc8 <ir_turn_around>:

void ir_turn_around(void) {
 8001cc8:	b580      	push	{r7, lr}
 8001cca:	af00      	add	r7, sp, #0
  duty_right = 770;
 8001ccc:	4b0e      	ldr	r3, [pc, #56]	@ (8001d08 <ir_turn_around+0x40>)
 8001cce:	f240 3202 	movw	r2, #770	@ 0x302
 8001cd2:	801a      	strh	r2, [r3, #0]
  duty_left = 770;
 8001cd4:	4b0d      	ldr	r3, [pc, #52]	@ (8001d0c <ir_turn_around+0x44>)
 8001cd6:	f240 3202 	movw	r2, #770	@ 0x302
 8001cda:	801a      	strh	r2, [r3, #0]

  HAL_GPIO_WritePin(IN1_GPIO_Port, IN1_Pin, 1);
 8001cdc:	2201      	movs	r2, #1
 8001cde:	2110      	movs	r1, #16
 8001ce0:	480b      	ldr	r0, [pc, #44]	@ (8001d10 <ir_turn_around+0x48>)
 8001ce2:	f001 ffd5 	bl	8003c90 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(IN2_GPIO_Port, IN2_Pin, 0);
 8001ce6:	2200      	movs	r2, #0
 8001ce8:	2120      	movs	r1, #32
 8001cea:	4809      	ldr	r0, [pc, #36]	@ (8001d10 <ir_turn_around+0x48>)
 8001cec:	f001 ffd0 	bl	8003c90 <HAL_GPIO_WritePin>

  HAL_GPIO_WritePin(IN3_GPIO_Port, IN3_Pin, 1);
 8001cf0:	2201      	movs	r2, #1
 8001cf2:	2140      	movs	r1, #64	@ 0x40
 8001cf4:	4806      	ldr	r0, [pc, #24]	@ (8001d10 <ir_turn_around+0x48>)
 8001cf6:	f001 ffcb 	bl	8003c90 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(IN4_GPIO_Port, IN4_Pin, 0);
 8001cfa:	2200      	movs	r2, #0
 8001cfc:	2180      	movs	r1, #128	@ 0x80
 8001cfe:	4804      	ldr	r0, [pc, #16]	@ (8001d10 <ir_turn_around+0x48>)
 8001d00:	f001 ffc6 	bl	8003c90 <HAL_GPIO_WritePin>
}
 8001d04:	bf00      	nop
 8001d06:	bd80      	pop	{r7, pc}
 8001d08:	20000036 	.word	0x20000036
 8001d0c:	20000038 	.word	0x20000038
 8001d10:	40020400 	.word	0x40020400

08001d14 <charge>:

void charge(void) {
 8001d14:	b580      	push	{r7, lr}
 8001d16:	af00      	add	r7, sp, #0
  static uint8_t charge_flag = 0;
  static uint8_t fail_count = 0;

  if (start_charge == 1 && charge_flag == 0) {
 8001d18:	4b92      	ldr	r3, [pc, #584]	@ (8001f64 <charge+0x250>)
 8001d1a:	781b      	ldrb	r3, [r3, #0]
 8001d1c:	b2db      	uxtb	r3, r3
 8001d1e:	2b01      	cmp	r3, #1
 8001d20:	d10c      	bne.n	8001d3c <charge+0x28>
 8001d22:	4b91      	ldr	r3, [pc, #580]	@ (8001f68 <charge+0x254>)
 8001d24:	781b      	ldrb	r3, [r3, #0]
 8001d26:	2b00      	cmp	r3, #0
 8001d28:	d108      	bne.n	8001d3c <charge+0x28>
    charge_state = 0;
 8001d2a:	4b90      	ldr	r3, [pc, #576]	@ (8001f6c <charge+0x258>)
 8001d2c:	2200      	movs	r2, #0
 8001d2e:	701a      	strb	r2, [r3, #0]
    fail_count = 0;
 8001d30:	4b8f      	ldr	r3, [pc, #572]	@ (8001f70 <charge+0x25c>)
 8001d32:	2200      	movs	r2, #0
 8001d34:	701a      	strb	r2, [r3, #0]
    ir_10msec = 0;
 8001d36:	4b8f      	ldr	r3, [pc, #572]	@ (8001f74 <charge+0x260>)
 8001d38:	2200      	movs	r2, #0
 8001d3a:	601a      	str	r2, [r3, #0]
  }

  charge_flag = start_charge;
 8001d3c:	4b89      	ldr	r3, [pc, #548]	@ (8001f64 <charge+0x250>)
 8001d3e:	781b      	ldrb	r3, [r3, #0]
 8001d40:	b2da      	uxtb	r2, r3
 8001d42:	4b89      	ldr	r3, [pc, #548]	@ (8001f68 <charge+0x254>)
 8001d44:	701a      	strb	r2, [r3, #0]

  if (charge_state == 0)  //  
 8001d46:	4b89      	ldr	r3, [pc, #548]	@ (8001f6c <charge+0x258>)
 8001d48:	781b      	ldrb	r3, [r3, #0]
 8001d4a:	2b00      	cmp	r3, #0
 8001d4c:	d120      	bne.n	8001d90 <charge+0x7c>
  {
    stop();
 8001d4e:	f7ff fdd9 	bl	8001904 <stop>
    ir_10msec = 0;
 8001d52:	4b88      	ldr	r3, [pc, #544]	@ (8001f74 <charge+0x260>)
 8001d54:	2200      	movs	r2, #0
 8001d56:	601a      	str	r2, [r3, #0]
	adc_time  = 0;
 8001d58:	4b87      	ldr	r3, [pc, #540]	@ (8001f78 <charge+0x264>)
 8001d5a:	2200      	movs	r2, #0
 8001d5c:	601a      	str	r2, [r3, #0]
	best_time = 0;
 8001d5e:	4b87      	ldr	r3, [pc, #540]	@ (8001f7c <charge+0x268>)
 8001d60:	2200      	movs	r2, #0
 8001d62:	601a      	str	r2, [r3, #0]
	old_adc   = 0;
 8001d64:	4b86      	ldr	r3, [pc, #536]	@ (8001f80 <charge+0x26c>)
 8001d66:	2200      	movs	r2, #0
 8001d68:	601a      	str	r2, [r3, #0]
	new_adc   = 0;
 8001d6a:	4b86      	ldr	r3, [pc, #536]	@ (8001f84 <charge+0x270>)
 8001d6c:	2200      	movs	r2, #0
 8001d6e:	601a      	str	r2, [r3, #0]
	best_adc  = 0;
 8001d70:	4b85      	ldr	r3, [pc, #532]	@ (8001f88 <charge+0x274>)
 8001d72:	2200      	movs	r2, #0
 8001d74:	601a      	str	r2, [r3, #0]

    if (sec_count >= 2) {
 8001d76:	4b85      	ldr	r3, [pc, #532]	@ (8001f8c <charge+0x278>)
 8001d78:	881b      	ldrh	r3, [r3, #0]
 8001d7a:	b29b      	uxth	r3, r3
 8001d7c:	2b01      	cmp	r3, #1
 8001d7e:	f240 80ef 	bls.w	8001f60 <charge+0x24c>
      sec_count = 0;
 8001d82:	4b82      	ldr	r3, [pc, #520]	@ (8001f8c <charge+0x278>)
 8001d84:	2200      	movs	r2, #0
 8001d86:	801a      	strh	r2, [r3, #0]
      charge_state = 1;
 8001d88:	4b78      	ldr	r3, [pc, #480]	@ (8001f6c <charge+0x258>)
 8001d8a:	2201      	movs	r2, #1
 8001d8c:	701a      	strb	r2, [r3, #0]
 8001d8e:	e0e7      	b.n	8001f60 <charge+0x24c>
    }
  }
  else if (charge_state == 1)  //  ir ,    
 8001d90:	4b76      	ldr	r3, [pc, #472]	@ (8001f6c <charge+0x258>)
 8001d92:	781b      	ldrb	r3, [r3, #0]
 8001d94:	2b01      	cmp	r3, #1
 8001d96:	d152      	bne.n	8001e3e <charge+0x12a>
  {
    ir_turn_around();
 8001d98:	f7ff ff96 	bl	8001cc8 <ir_turn_around>

    if (sec_count >= 12)  //      ? 
 8001d9c:	4b7b      	ldr	r3, [pc, #492]	@ (8001f8c <charge+0x278>)
 8001d9e:	881b      	ldrh	r3, [r3, #0]
 8001da0:	b29b      	uxth	r3, r3
 8001da2:	2b0b      	cmp	r3, #11
 8001da4:	f240 80dc 	bls.w	8001f60 <charge+0x24c>
    {
      stop();
 8001da8:	f7ff fdac 	bl	8001904 <stop>
      sec_count = 0;
 8001dac:	4b77      	ldr	r3, [pc, #476]	@ (8001f8c <charge+0x278>)
 8001dae:	2200      	movs	r2, #0
 8001db0:	801a      	strh	r2, [r3, #0]

      if (best_adc > 400)
 8001db2:	4b75      	ldr	r3, [pc, #468]	@ (8001f88 <charge+0x274>)
 8001db4:	681b      	ldr	r3, [r3, #0]
 8001db6:	f5b3 7fc8 	cmp.w	r3, #400	@ 0x190
 8001dba:	d909      	bls.n	8001dd0 <charge+0xbc>
      {
        fail_count = 0;
 8001dbc:	4b6c      	ldr	r3, [pc, #432]	@ (8001f70 <charge+0x25c>)
 8001dbe:	2200      	movs	r2, #0
 8001dc0:	701a      	strb	r2, [r3, #0]
        ir_10msec = 0;
 8001dc2:	4b6c      	ldr	r3, [pc, #432]	@ (8001f74 <charge+0x260>)
 8001dc4:	2200      	movs	r2, #0
 8001dc6:	601a      	str	r2, [r3, #0]
        charge_state = 2;
 8001dc8:	4b68      	ldr	r3, [pc, #416]	@ (8001f6c <charge+0x258>)
 8001dca:	2202      	movs	r2, #2
 8001dcc:	701a      	strb	r2, [r3, #0]
 8001dce:	e0c7      	b.n	8001f60 <charge+0x24c>
      }
      else
      {
        fail_count++;
 8001dd0:	4b67      	ldr	r3, [pc, #412]	@ (8001f70 <charge+0x25c>)
 8001dd2:	781b      	ldrb	r3, [r3, #0]
 8001dd4:	3301      	adds	r3, #1
 8001dd6:	b2da      	uxtb	r2, r3
 8001dd8:	4b65      	ldr	r3, [pc, #404]	@ (8001f70 <charge+0x25c>)
 8001dda:	701a      	strb	r2, [r3, #0]
        sec_count = 0;
 8001ddc:	4b6b      	ldr	r3, [pc, #428]	@ (8001f8c <charge+0x278>)
 8001dde:	2200      	movs	r2, #0
 8001de0:	801a      	strh	r2, [r3, #0]

        if (fail_count == 1)
 8001de2:	4b63      	ldr	r3, [pc, #396]	@ (8001f70 <charge+0x25c>)
 8001de4:	781b      	ldrb	r3, [r3, #0]
 8001de6:	2b01      	cmp	r3, #1
 8001de8:	d103      	bne.n	8001df2 <charge+0xde>
        {
        	charge_state = 10;
 8001dea:	4b60      	ldr	r3, [pc, #384]	@ (8001f6c <charge+0x258>)
 8001dec:	220a      	movs	r2, #10
 8001dee:	701a      	strb	r2, [r3, #0]
 8001df0:	e0b6      	b.n	8001f60 <charge+0x24c>
        }

        else if (fail_count == 2)
 8001df2:	4b5f      	ldr	r3, [pc, #380]	@ (8001f70 <charge+0x25c>)
 8001df4:	781b      	ldrb	r3, [r3, #0]
 8001df6:	2b02      	cmp	r3, #2
 8001df8:	d103      	bne.n	8001e02 <charge+0xee>
        {
        	charge_state = 11;
 8001dfa:	4b5c      	ldr	r3, [pc, #368]	@ (8001f6c <charge+0x258>)
 8001dfc:	220b      	movs	r2, #11
 8001dfe:	701a      	strb	r2, [r3, #0]
 8001e00:	e0ae      	b.n	8001f60 <charge+0x24c>
        }

        else if (fail_count >= 3)
 8001e02:	4b5b      	ldr	r3, [pc, #364]	@ (8001f70 <charge+0x25c>)
 8001e04:	781b      	ldrb	r3, [r3, #0]
 8001e06:	2b02      	cmp	r3, #2
 8001e08:	d912      	bls.n	8001e30 <charge+0x11c>
        {
          start_charge = 0;
 8001e0a:	4b56      	ldr	r3, [pc, #344]	@ (8001f64 <charge+0x250>)
 8001e0c:	2200      	movs	r2, #0
 8001e0e:	701a      	strb	r2, [r3, #0]
          start = 1;
 8001e10:	4b5f      	ldr	r3, [pc, #380]	@ (8001f90 <charge+0x27c>)
 8001e12:	2201      	movs	r2, #1
 8001e14:	701a      	strb	r2, [r3, #0]
          stop_flag = 0;
 8001e16:	4b5f      	ldr	r3, [pc, #380]	@ (8001f94 <charge+0x280>)
 8001e18:	2200      	movs	r2, #0
 8001e1a:	701a      	strb	r2, [r3, #0]
          fail_count = 0;
 8001e1c:	4b54      	ldr	r3, [pc, #336]	@ (8001f70 <charge+0x25c>)
 8001e1e:	2200      	movs	r2, #0
 8001e20:	701a      	strb	r2, [r3, #0]
          charge_state = 0;
 8001e22:	4b52      	ldr	r3, [pc, #328]	@ (8001f6c <charge+0x258>)
 8001e24:	2200      	movs	r2, #0
 8001e26:	701a      	strb	r2, [r3, #0]
          trig_flag = 1;
 8001e28:	4b5b      	ldr	r3, [pc, #364]	@ (8001f98 <charge+0x284>)
 8001e2a:	2201      	movs	r2, #1
 8001e2c:	701a      	strb	r2, [r3, #0]
          return;
 8001e2e:	e097      	b.n	8001f60 <charge+0x24c>
        }
        else
        {
          charge_state = 0;
 8001e30:	4b4e      	ldr	r3, [pc, #312]	@ (8001f6c <charge+0x258>)
 8001e32:	2200      	movs	r2, #0
 8001e34:	701a      	strb	r2, [r3, #0]
          new_adc = 0;
 8001e36:	4b53      	ldr	r3, [pc, #332]	@ (8001f84 <charge+0x270>)
 8001e38:	2200      	movs	r2, #0
 8001e3a:	601a      	str	r2, [r3, #0]
 8001e3c:	e090      	b.n	8001f60 <charge+0x24c>
        }
      }
    }
  } else if (charge_state == 2)  //      
 8001e3e:	4b4b      	ldr	r3, [pc, #300]	@ (8001f6c <charge+0x258>)
 8001e40:	781b      	ldrb	r3, [r3, #0]
 8001e42:	2b02      	cmp	r3, #2
 8001e44:	d111      	bne.n	8001e6a <charge+0x156>
  {
    ir_turn_around();
 8001e46:	f7ff ff3f 	bl	8001cc8 <ir_turn_around>
    if (ir_10msec >= best_time) {
 8001e4a:	4b4a      	ldr	r3, [pc, #296]	@ (8001f74 <charge+0x260>)
 8001e4c:	681a      	ldr	r2, [r3, #0]
 8001e4e:	4b4b      	ldr	r3, [pc, #300]	@ (8001f7c <charge+0x268>)
 8001e50:	681b      	ldr	r3, [r3, #0]
 8001e52:	429a      	cmp	r2, r3
 8001e54:	f0c0 8084 	bcc.w	8001f60 <charge+0x24c>
      stop();
 8001e58:	f7ff fd54 	bl	8001904 <stop>
      sec_count = 0;
 8001e5c:	4b4b      	ldr	r3, [pc, #300]	@ (8001f8c <charge+0x278>)
 8001e5e:	2200      	movs	r2, #0
 8001e60:	801a      	strh	r2, [r3, #0]
      charge_state = 3;
 8001e62:	4b42      	ldr	r3, [pc, #264]	@ (8001f6c <charge+0x258>)
 8001e64:	2203      	movs	r2, #3
 8001e66:	701a      	strb	r2, [r3, #0]
 8001e68:	e07a      	b.n	8001f60 <charge+0x24c>
    }
  } else if (charge_state == 3)  // n 
 8001e6a:	4b40      	ldr	r3, [pc, #256]	@ (8001f6c <charge+0x258>)
 8001e6c:	781b      	ldrb	r3, [r3, #0]
 8001e6e:	2b03      	cmp	r3, #3
 8001e70:	d10f      	bne.n	8001e92 <charge+0x17e>
  {
    move_backward();
 8001e72:	f7ff fd21 	bl	80018b8 <move_backward>
    if (sec_count >= 3) {
 8001e76:	4b45      	ldr	r3, [pc, #276]	@ (8001f8c <charge+0x278>)
 8001e78:	881b      	ldrh	r3, [r3, #0]
 8001e7a:	b29b      	uxth	r3, r3
 8001e7c:	2b02      	cmp	r3, #2
 8001e7e:	d96f      	bls.n	8001f60 <charge+0x24c>
      stop();
 8001e80:	f7ff fd40 	bl	8001904 <stop>
      sec_count = 0;
 8001e84:	4b41      	ldr	r3, [pc, #260]	@ (8001f8c <charge+0x278>)
 8001e86:	2200      	movs	r2, #0
 8001e88:	801a      	strh	r2, [r3, #0]
      charge_state = 4;
 8001e8a:	4b38      	ldr	r3, [pc, #224]	@ (8001f6c <charge+0x258>)
 8001e8c:	2204      	movs	r2, #4
 8001e8e:	701a      	strb	r2, [r3, #0]
 8001e90:	e066      	b.n	8001f60 <charge+0x24c>
    }
  } else if (charge_state == 4)  // ir     
 8001e92:	4b36      	ldr	r3, [pc, #216]	@ (8001f6c <charge+0x258>)
 8001e94:	781b      	ldrb	r3, [r3, #0]
 8001e96:	2b04      	cmp	r3, #4
 8001e98:	d110      	bne.n	8001ebc <charge+0x1a8>
  {
    if (best_adc > 2500) {
 8001e9a:	4b3b      	ldr	r3, [pc, #236]	@ (8001f88 <charge+0x274>)
 8001e9c:	681b      	ldr	r3, [r3, #0]
 8001e9e:	f640 12c4 	movw	r2, #2500	@ 0x9c4
 8001ea2:	4293      	cmp	r3, r2
 8001ea4:	d903      	bls.n	8001eae <charge+0x19a>
      charge_state = 5;
 8001ea6:	4b31      	ldr	r3, [pc, #196]	@ (8001f6c <charge+0x258>)
 8001ea8:	2205      	movs	r2, #5
 8001eaa:	701a      	strb	r2, [r3, #0]
 8001eac:	e002      	b.n	8001eb4 <charge+0x1a0>
    } else {
      charge_state = 0;
 8001eae:	4b2f      	ldr	r3, [pc, #188]	@ (8001f6c <charge+0x258>)
 8001eb0:	2200      	movs	r2, #0
 8001eb2:	701a      	strb	r2, [r3, #0]
    }
    sec_count = 0;
 8001eb4:	4b35      	ldr	r3, [pc, #212]	@ (8001f8c <charge+0x278>)
 8001eb6:	2200      	movs	r2, #0
 8001eb8:	801a      	strh	r2, [r3, #0]
 8001eba:	e051      	b.n	8001f60 <charge+0x24c>
  }
  else if (charge_state == 5)
 8001ebc:	4b2b      	ldr	r3, [pc, #172]	@ (8001f6c <charge+0x258>)
 8001ebe:	781b      	ldrb	r3, [r3, #0]
 8001ec0:	2b05      	cmp	r3, #5
 8001ec2:	d10d      	bne.n	8001ee0 <charge+0x1cc>
  {
    if (sec_count < 5)
 8001ec4:	4b31      	ldr	r3, [pc, #196]	@ (8001f8c <charge+0x278>)
 8001ec6:	881b      	ldrh	r3, [r3, #0]
 8001ec8:	b29b      	uxth	r3, r3
 8001eca:	2b04      	cmp	r3, #4
 8001ecc:	d802      	bhi.n	8001ed4 <charge+0x1c0>
    {
    	move_backward();
 8001ece:	f7ff fcf3 	bl	80018b8 <move_backward>
 8001ed2:	e045      	b.n	8001f60 <charge+0x24c>
    }

    else
    {
      stop();
 8001ed4:	f7ff fd16 	bl	8001904 <stop>
      charge_state = 6;
 8001ed8:	4b24      	ldr	r3, [pc, #144]	@ (8001f6c <charge+0x258>)
 8001eda:	2206      	movs	r2, #6
 8001edc:	701a      	strb	r2, [r3, #0]
 8001ede:	e03f      	b.n	8001f60 <charge+0x24c>
    }
  }
  else if (charge_state == 6)
 8001ee0:	4b22      	ldr	r3, [pc, #136]	@ (8001f6c <charge+0x258>)
 8001ee2:	781b      	ldrb	r3, [r3, #0]
 8001ee4:	2b06      	cmp	r3, #6
 8001ee6:	d102      	bne.n	8001eee <charge+0x1da>
  {
    stop();
 8001ee8:	f7ff fd0c 	bl	8001904 <stop>
 8001eec:	e038      	b.n	8001f60 <charge+0x24c>
  }

  else if (charge_state == 10)
 8001eee:	4b1f      	ldr	r3, [pc, #124]	@ (8001f6c <charge+0x258>)
 8001ef0:	781b      	ldrb	r3, [r3, #0]
 8001ef2:	2b0a      	cmp	r3, #10
 8001ef4:	d10f      	bne.n	8001f16 <charge+0x202>
  {
	 move_forward();
 8001ef6:	f7ff fcb9 	bl	800186c <move_forward>

	 if(sec_count >= 4)
 8001efa:	4b24      	ldr	r3, [pc, #144]	@ (8001f8c <charge+0x278>)
 8001efc:	881b      	ldrh	r3, [r3, #0]
 8001efe:	b29b      	uxth	r3, r3
 8001f00:	2b03      	cmp	r3, #3
 8001f02:	d92d      	bls.n	8001f60 <charge+0x24c>
	 {
		 stop();
 8001f04:	f7ff fcfe 	bl	8001904 <stop>
		 sec_count = 0;
 8001f08:	4b20      	ldr	r3, [pc, #128]	@ (8001f8c <charge+0x278>)
 8001f0a:	2200      	movs	r2, #0
 8001f0c:	801a      	strh	r2, [r3, #0]
		 charge_state = 0;
 8001f0e:	4b17      	ldr	r3, [pc, #92]	@ (8001f6c <charge+0x258>)
 8001f10:	2200      	movs	r2, #0
 8001f12:	701a      	strb	r2, [r3, #0]
 8001f14:	e024      	b.n	8001f60 <charge+0x24c>
	 }
  }

  else if (charge_state == 11)
 8001f16:	4b15      	ldr	r3, [pc, #84]	@ (8001f6c <charge+0x258>)
 8001f18:	781b      	ldrb	r3, [r3, #0]
 8001f1a:	2b0b      	cmp	r3, #11
 8001f1c:	d10d      	bne.n	8001f3a <charge+0x226>
  {
	  turn_right();
 8001f1e:	f7ff fd71 	bl	8001a04 <turn_right>
	  if(sec_count >= 4)
 8001f22:	4b1a      	ldr	r3, [pc, #104]	@ (8001f8c <charge+0x278>)
 8001f24:	881b      	ldrh	r3, [r3, #0]
 8001f26:	b29b      	uxth	r3, r3
 8001f28:	2b03      	cmp	r3, #3
 8001f2a:	d919      	bls.n	8001f60 <charge+0x24c>
	  {
		 sec_count = 0;
 8001f2c:	4b17      	ldr	r3, [pc, #92]	@ (8001f8c <charge+0x278>)
 8001f2e:	2200      	movs	r2, #0
 8001f30:	801a      	strh	r2, [r3, #0]
		 charge_state = 12;
 8001f32:	4b0e      	ldr	r3, [pc, #56]	@ (8001f6c <charge+0x258>)
 8001f34:	220c      	movs	r2, #12
 8001f36:	701a      	strb	r2, [r3, #0]
 8001f38:	e012      	b.n	8001f60 <charge+0x24c>
	  }
  }

  else if (charge_state == 12)
 8001f3a:	4b0c      	ldr	r3, [pc, #48]	@ (8001f6c <charge+0x258>)
 8001f3c:	781b      	ldrb	r3, [r3, #0]
 8001f3e:	2b0c      	cmp	r3, #12
 8001f40:	d10e      	bne.n	8001f60 <charge+0x24c>
  {
	  move_forward();
 8001f42:	f7ff fc93 	bl	800186c <move_forward>
	  if(sec_count >= 4)
 8001f46:	4b11      	ldr	r3, [pc, #68]	@ (8001f8c <charge+0x278>)
 8001f48:	881b      	ldrh	r3, [r3, #0]
 8001f4a:	b29b      	uxth	r3, r3
 8001f4c:	2b03      	cmp	r3, #3
 8001f4e:	d907      	bls.n	8001f60 <charge+0x24c>
	  {
		  stop();
 8001f50:	f7ff fcd8 	bl	8001904 <stop>
		  sec_count = 0;
 8001f54:	4b0d      	ldr	r3, [pc, #52]	@ (8001f8c <charge+0x278>)
 8001f56:	2200      	movs	r2, #0
 8001f58:	801a      	strh	r2, [r3, #0]
		  charge_state = 0;
 8001f5a:	4b04      	ldr	r3, [pc, #16]	@ (8001f6c <charge+0x258>)
 8001f5c:	2200      	movs	r2, #0
 8001f5e:	701a      	strb	r2, [r3, #0]
	  }
  }
}
 8001f60:	bd80      	pop	{r7, pc}
 8001f62:	bf00      	nop
 8001f64:	20000031 	.word	0x20000031
 8001f68:	20000264 	.word	0x20000264
 8001f6c:	200000f0 	.word	0x200000f0
 8001f70:	20000265 	.word	0x20000265
 8001f74:	200000d8 	.word	0x200000d8
 8001f78:	200000dc 	.word	0x200000dc
 8001f7c:	200000e0 	.word	0x200000e0
 8001f80:	200000e4 	.word	0x200000e4
 8001f84:	200000e8 	.word	0x200000e8
 8001f88:	200000ec 	.word	0x200000ec
 8001f8c:	200000d4 	.word	0x200000d4
 8001f90:	20000030 	.word	0x20000030
 8001f94:	20000032 	.word	0x20000032
 8001f98:	20000040 	.word	0x20000040

08001f9c <distance_data>:

void distance_data(void) {
 8001f9c:	b480      	push	{r7}
 8001f9e:	af00      	add	r7, sp, #0
  if (distance_ready == 1) {
 8001fa0:	4b23      	ldr	r3, [pc, #140]	@ (8002030 <distance_data+0x94>)
 8001fa2:	781b      	ldrb	r3, [r3, #0]
 8001fa4:	b2db      	uxtb	r3, r3
 8001fa6:	2b01      	cmp	r3, #1
 8001fa8:	d13d      	bne.n	8002026 <distance_data+0x8a>
    distance_cm = (float) echo_width / 58.0f;
 8001faa:	4b22      	ldr	r3, [pc, #136]	@ (8002034 <distance_data+0x98>)
 8001fac:	681b      	ldr	r3, [r3, #0]
 8001fae:	ee07 3a90 	vmov	s15, r3
 8001fb2:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001fb6:	eddf 6a20 	vldr	s13, [pc, #128]	@ 8002038 <distance_data+0x9c>
 8001fba:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001fbe:	4b1f      	ldr	r3, [pc, #124]	@ (800203c <distance_data+0xa0>)
 8001fc0:	edc3 7a00 	vstr	s15, [r3]
    // ( ,    ,  15cm ,    )
    if (start_charge == 0 && stop_flag != 5 && finsh_crash == 0 && distance_cm < 15 && dust_0_3 <= 5000) {
 8001fc4:	4b1e      	ldr	r3, [pc, #120]	@ (8002040 <distance_data+0xa4>)
 8001fc6:	781b      	ldrb	r3, [r3, #0]
 8001fc8:	b2db      	uxtb	r3, r3
 8001fca:	2b00      	cmp	r3, #0
 8001fcc:	d122      	bne.n	8002014 <distance_data+0x78>
 8001fce:	4b1d      	ldr	r3, [pc, #116]	@ (8002044 <distance_data+0xa8>)
 8001fd0:	781b      	ldrb	r3, [r3, #0]
 8001fd2:	b2db      	uxtb	r3, r3
 8001fd4:	2b05      	cmp	r3, #5
 8001fd6:	d01d      	beq.n	8002014 <distance_data+0x78>
 8001fd8:	4b1b      	ldr	r3, [pc, #108]	@ (8002048 <distance_data+0xac>)
 8001fda:	781b      	ldrb	r3, [r3, #0]
 8001fdc:	b2db      	uxtb	r3, r3
 8001fde:	2b00      	cmp	r3, #0
 8001fe0:	d118      	bne.n	8002014 <distance_data+0x78>
 8001fe2:	4b16      	ldr	r3, [pc, #88]	@ (800203c <distance_data+0xa0>)
 8001fe4:	edd3 7a00 	vldr	s15, [r3]
 8001fe8:	eeb2 7a0e 	vmov.f32	s14, #46	@ 0x41700000  15.0
 8001fec:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001ff0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001ff4:	d50e      	bpl.n	8002014 <distance_data+0x78>
 8001ff6:	4b15      	ldr	r3, [pc, #84]	@ (800204c <distance_data+0xb0>)
 8001ff8:	681b      	ldr	r3, [r3, #0]
 8001ffa:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001ffe:	4293      	cmp	r3, r2
 8002000:	d808      	bhi.n	8002014 <distance_data+0x78>
      stop_flag = 5;
 8002002:	4b10      	ldr	r3, [pc, #64]	@ (8002044 <distance_data+0xa8>)
 8002004:	2205      	movs	r2, #5
 8002006:	701a      	strb	r2, [r3, #0]
      scan_step = 1;
 8002008:	4b11      	ldr	r3, [pc, #68]	@ (8002050 <distance_data+0xb4>)
 800200a:	2201      	movs	r2, #1
 800200c:	701a      	strb	r2, [r3, #0]
      pwm_10msec = 0;
 800200e:	4b11      	ldr	r3, [pc, #68]	@ (8002054 <distance_data+0xb8>)
 8002010:	2200      	movs	r2, #0
 8002012:	801a      	strh	r2, [r3, #0]
    }

    pwm_flag = 1;
 8002014:	4b10      	ldr	r3, [pc, #64]	@ (8002058 <distance_data+0xbc>)
 8002016:	2201      	movs	r2, #1
 8002018:	701a      	strb	r2, [r3, #0]
    pwm_10msec = 0;
 800201a:	4b0e      	ldr	r3, [pc, #56]	@ (8002054 <distance_data+0xb8>)
 800201c:	2200      	movs	r2, #0
 800201e:	801a      	strh	r2, [r3, #0]
    distance_ready = 0;
 8002020:	4b03      	ldr	r3, [pc, #12]	@ (8002030 <distance_data+0x94>)
 8002022:	2200      	movs	r2, #0
 8002024:	701a      	strb	r2, [r3, #0]
  }
}
 8002026:	bf00      	nop
 8002028:	46bd      	mov	sp, r7
 800202a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800202e:	4770      	bx	lr
 8002030:	20000043 	.word	0x20000043
 8002034:	20000054 	.word	0x20000054
 8002038:	42680000 	.word	0x42680000
 800203c:	20000044 	.word	0x20000044
 8002040:	20000031 	.word	0x20000031
 8002044:	20000032 	.word	0x20000032
 8002048:	20000033 	.word	0x20000033
 800204c:	200000a4 	.word	0x200000a4
 8002050:	20000060 	.word	0x20000060
 8002054:	200000d6 	.word	0x200000d6
 8002058:	20000041 	.word	0x20000041

0800205c <dust_data>:

void dust_data(void) {
 800205c:	b580      	push	{r7, lr}
 800205e:	b084      	sub	sp, #16
 8002060:	af00      	add	r7, sp, #0
  if (dust_ready == 1) {
 8002062:	4b1e      	ldr	r3, [pc, #120]	@ (80020dc <dust_data+0x80>)
 8002064:	781b      	ldrb	r3, [r3, #0]
 8002066:	b2db      	uxtb	r3, r3
 8002068:	2b01      	cmp	r3, #1
 800206a:	d133      	bne.n	80020d4 <dust_data+0x78>
    uint8_t sum = 0;
 800206c:	2300      	movs	r3, #0
 800206e:	73fb      	strb	r3, [r7, #15]

    for (int j = 0; j < 55; j++) {
 8002070:	2300      	movs	r3, #0
 8002072:	60bb      	str	r3, [r7, #8]
 8002074:	e00a      	b.n	800208c <dust_data+0x30>
      sum += receive_data[j];
 8002076:	4a1a      	ldr	r2, [pc, #104]	@ (80020e0 <dust_data+0x84>)
 8002078:	68bb      	ldr	r3, [r7, #8]
 800207a:	4413      	add	r3, r2
 800207c:	781b      	ldrb	r3, [r3, #0]
 800207e:	b2da      	uxtb	r2, r3
 8002080:	7bfb      	ldrb	r3, [r7, #15]
 8002082:	4413      	add	r3, r2
 8002084:	73fb      	strb	r3, [r7, #15]
    for (int j = 0; j < 55; j++) {
 8002086:	68bb      	ldr	r3, [r7, #8]
 8002088:	3301      	adds	r3, #1
 800208a:	60bb      	str	r3, [r7, #8]
 800208c:	68bb      	ldr	r3, [r7, #8]
 800208e:	2b36      	cmp	r3, #54	@ 0x36
 8002090:	ddf1      	ble.n	8002076 <dust_data+0x1a>
    }

    uint8_t checksum = 256 - sum;
 8002092:	7bfb      	ldrb	r3, [r7, #15]
 8002094:	425b      	negs	r3, r3
 8002096:	71fb      	strb	r3, [r7, #7]

    if (checksum == receive_data[55]) {
 8002098:	4b11      	ldr	r3, [pc, #68]	@ (80020e0 <dust_data+0x84>)
 800209a:	f893 3037 	ldrb.w	r3, [r3, #55]	@ 0x37
 800209e:	b2db      	uxtb	r3, r3
 80020a0:	79fa      	ldrb	r2, [r7, #7]
 80020a2:	429a      	cmp	r2, r3
 80020a4:	d113      	bne.n	80020ce <dust_data+0x72>
      check_dust_data();
 80020a6:	f7fe fe2d 	bl	8000d04 <check_dust_data>

      if (dust_0_3 > 5000) {
 80020aa:	4b0e      	ldr	r3, [pc, #56]	@ (80020e4 <dust_data+0x88>)
 80020ac:	681b      	ldr	r3, [r3, #0]
 80020ae:	f241 3288 	movw	r2, #5000	@ 0x1388
 80020b2:	4293      	cmp	r3, r2
 80020b4:	d903      	bls.n	80020be <dust_data+0x62>
        stop_flag = 4;
 80020b6:	4b0c      	ldr	r3, [pc, #48]	@ (80020e8 <dust_data+0x8c>)
 80020b8:	2204      	movs	r2, #4
 80020ba:	701a      	strb	r2, [r3, #0]
 80020bc:	e007      	b.n	80020ce <dust_data+0x72>

      } else if (stop_flag == 4) {
 80020be:	4b0a      	ldr	r3, [pc, #40]	@ (80020e8 <dust_data+0x8c>)
 80020c0:	781b      	ldrb	r3, [r3, #0]
 80020c2:	b2db      	uxtb	r3, r3
 80020c4:	2b04      	cmp	r3, #4
 80020c6:	d102      	bne.n	80020ce <dust_data+0x72>
        stop_flag = 0;
 80020c8:	4b07      	ldr	r3, [pc, #28]	@ (80020e8 <dust_data+0x8c>)
 80020ca:	2200      	movs	r2, #0
 80020cc:	701a      	strb	r2, [r3, #0]
      }
    }
    dust_ready = 0;
 80020ce:	4b03      	ldr	r3, [pc, #12]	@ (80020dc <dust_data+0x80>)
 80020d0:	2200      	movs	r2, #0
 80020d2:	701a      	strb	r2, [r3, #0]
  }
}
 80020d4:	bf00      	nop
 80020d6:	3710      	adds	r7, #16
 80020d8:	46bd      	mov	sp, r7
 80020da:	bd80      	pop	{r7, pc}
 80020dc:	20000069 	.word	0x20000069
 80020e0:	2000006c 	.word	0x2000006c
 80020e4:	200000a4 	.word	0x200000a4
 80020e8:	20000032 	.word	0x20000032

080020ec <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80020ec:	b580      	push	{r7, lr}
 80020ee:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
   HAL_Init();
 80020f0:	f000 fdc4 	bl	8002c7c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80020f4:	f000 f8c6 	bl	8002284 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80020f8:	f000 fb0c 	bl	8002714 <MX_GPIO_Init>
  MX_TIM1_Init();
 80020fc:	f000 f972 	bl	80023e4 <MX_TIM1_Init>
  MX_TIM2_Init();
 8002100:	f000 fa1c 	bl	800253c <MX_TIM2_Init>
  MX_TIM3_Init();
 8002104:	f000 fa66 	bl	80025d4 <MX_TIM3_Init>
  MX_USART6_UART_Init();
 8002108:	f000 fada 	bl	80026c0 <MX_USART6_UART_Init>
  MX_ADC1_Init();
 800210c:	f000 f918 	bl	8002340 <MX_ADC1_Init>
  /* USER CODE BEGIN 2 */

  HAL_TIM_Base_Start(&htim2);
 8002110:	484f      	ldr	r0, [pc, #316]	@ (8002250 <main+0x164>)
 8002112:	f002 fa97 	bl	8004644 <HAL_TIM_Base_Start>
  HAL_GPIO_WritePin(Trig_GPIO_Port, Trig_Pin, 0);
 8002116:	2200      	movs	r2, #0
 8002118:	2120      	movs	r1, #32
 800211a:	484e      	ldr	r0, [pc, #312]	@ (8002254 <main+0x168>)
 800211c:	f001 fdb8 	bl	8003c90 <HAL_GPIO_WritePin>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 8002120:	2100      	movs	r1, #0
 8002122:	484d      	ldr	r0, [pc, #308]	@ (8002258 <main+0x16c>)
 8002124:	f002 fb42 	bl	80047ac <HAL_TIM_PWM_Start>
  htim1.Instance->CCR1 = 0;
 8002128:	4b4b      	ldr	r3, [pc, #300]	@ (8002258 <main+0x16c>)
 800212a:	681b      	ldr	r3, [r3, #0]
 800212c:	2200      	movs	r2, #0
 800212e:	635a      	str	r2, [r3, #52]	@ 0x34
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 8002130:	2104      	movs	r1, #4
 8002132:	4849      	ldr	r0, [pc, #292]	@ (8002258 <main+0x16c>)
 8002134:	f002 fb3a 	bl	80047ac <HAL_TIM_PWM_Start>
  htim1.Instance->CCR2 = 0;
 8002138:	4b47      	ldr	r3, [pc, #284]	@ (8002258 <main+0x16c>)
 800213a:	681b      	ldr	r3, [r3, #0]
 800213c:	2200      	movs	r2, #0
 800213e:	639a      	str	r2, [r3, #56]	@ 0x38
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2);
 8002140:	2104      	movs	r1, #4
 8002142:	4846      	ldr	r0, [pc, #280]	@ (800225c <main+0x170>)
 8002144:	f002 fb32 	bl	80047ac <HAL_TIM_PWM_Start>
  htim3.Instance->CCR2 = 0;
 8002148:	4b44      	ldr	r3, [pc, #272]	@ (800225c <main+0x170>)
 800214a:	681b      	ldr	r3, [r3, #0]
 800214c:	2200      	movs	r2, #0
 800214e:	639a      	str	r2, [r3, #56]	@ 0x38

  HAL_UART_Receive_IT(&huart6, (uint8_t*) &rx_byte, 1);
 8002150:	2201      	movs	r2, #1
 8002152:	4943      	ldr	r1, [pc, #268]	@ (8002260 <main+0x174>)
 8002154:	4843      	ldr	r0, [pc, #268]	@ (8002264 <main+0x178>)
 8002156:	f003 fb06 	bl	8005766 <HAL_UART_Receive_IT>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1) {
    if (start == 1 || start_charge == 1) {
 800215a:	4b43      	ldr	r3, [pc, #268]	@ (8002268 <main+0x17c>)
 800215c:	781b      	ldrb	r3, [r3, #0]
 800215e:	b2db      	uxtb	r3, r3
 8002160:	2b01      	cmp	r3, #1
 8002162:	d004      	beq.n	800216e <main+0x82>
 8002164:	4b41      	ldr	r3, [pc, #260]	@ (800226c <main+0x180>)
 8002166:	781b      	ldrb	r3, [r3, #0]
 8002168:	b2db      	uxtb	r3, r3
 800216a:	2b01      	cmp	r3, #1
 800216c:	d1f5      	bne.n	800215a <main+0x6e>
      htim1.Instance->CCR1 = duty_left;
 800216e:	4b40      	ldr	r3, [pc, #256]	@ (8002270 <main+0x184>)
 8002170:	881b      	ldrh	r3, [r3, #0]
 8002172:	b29a      	uxth	r2, r3
 8002174:	4b38      	ldr	r3, [pc, #224]	@ (8002258 <main+0x16c>)
 8002176:	681b      	ldr	r3, [r3, #0]
 8002178:	635a      	str	r2, [r3, #52]	@ 0x34
      htim1.Instance->CCR2 = duty_right;
 800217a:	4b3e      	ldr	r3, [pc, #248]	@ (8002274 <main+0x188>)
 800217c:	881b      	ldrh	r3, [r3, #0]
 800217e:	b29a      	uxth	r2, r3
 8002180:	4b35      	ldr	r3, [pc, #212]	@ (8002258 <main+0x16c>)
 8002182:	681b      	ldr	r3, [r3, #0]
 8002184:	639a      	str	r2, [r3, #56]	@ 0x38
      htim3.Instance->CCR2 = duty_sensor;
 8002186:	4b35      	ldr	r3, [pc, #212]	@ (800225c <main+0x170>)
 8002188:	681b      	ldr	r3, [r3, #0]
 800218a:	4a3b      	ldr	r2, [pc, #236]	@ (8002278 <main+0x18c>)
 800218c:	6812      	ldr	r2, [r2, #0]
 800218e:	639a      	str	r2, [r3, #56]	@ 0x38

      dust_data();
 8002190:	f7ff ff64 	bl	800205c <dust_data>
      distance_data();
 8002194:	f7ff ff02 	bl	8001f9c <distance_data>

      if (dust_flag == 1) {
 8002198:	4b38      	ldr	r3, [pc, #224]	@ (800227c <main+0x190>)
 800219a:	781b      	ldrb	r3, [r3, #0]
 800219c:	b2db      	uxtb	r3, r3
 800219e:	2b01      	cmp	r3, #1
 80021a0:	d104      	bne.n	80021ac <main+0xc0>
        dust();
 80021a2:	f7fe ffe7 	bl	8001174 <dust>
        dust_flag = 0;
 80021a6:	4b35      	ldr	r3, [pc, #212]	@ (800227c <main+0x190>)
 80021a8:	2200      	movs	r2, #0
 80021aa:	701a      	strb	r2, [r3, #0]
      }

      if (start_charge == 0) {
 80021ac:	4b2f      	ldr	r3, [pc, #188]	@ (800226c <main+0x180>)
 80021ae:	781b      	ldrb	r3, [r3, #0]
 80021b0:	b2db      	uxtb	r3, r3
 80021b2:	2b00      	cmp	r3, #0
 80021b4:	d103      	bne.n	80021be <main+0xd2>
        crash_PWM();
 80021b6:	f7ff f9af 	bl	8001518 <crash_PWM>
        trigger();
 80021ba:	f7ff f949 	bl	8001450 <trigger>
      }

      if (stop_flag == 0)
 80021be:	4b30      	ldr	r3, [pc, #192]	@ (8002280 <main+0x194>)
 80021c0:	781b      	ldrb	r3, [r3, #0]
 80021c2:	b2db      	uxtb	r3, r3
 80021c4:	2b00      	cmp	r3, #0
 80021c6:	d102      	bne.n	80021ce <main+0xe2>
        move_forward();
 80021c8:	f7ff fb50 	bl	800186c <move_forward>
 80021cc:	e7c5      	b.n	800215a <main+0x6e>
      else if (stop_flag == 1)
 80021ce:	4b2c      	ldr	r3, [pc, #176]	@ (8002280 <main+0x194>)
 80021d0:	781b      	ldrb	r3, [r3, #0]
 80021d2:	b2db      	uxtb	r3, r3
 80021d4:	2b01      	cmp	r3, #1
 80021d6:	d102      	bne.n	80021de <main+0xf2>
        turn_around();
 80021d8:	f7ff fbaa 	bl	8001930 <turn_around>
 80021dc:	e7bd      	b.n	800215a <main+0x6e>
      else if (stop_flag == 2)
 80021de:	4b28      	ldr	r3, [pc, #160]	@ (8002280 <main+0x194>)
 80021e0:	781b      	ldrb	r3, [r3, #0]
 80021e2:	b2db      	uxtb	r3, r3
 80021e4:	2b02      	cmp	r3, #2
 80021e6:	d102      	bne.n	80021ee <main+0x102>
        turn_left();
 80021e8:	f7ff fc76 	bl	8001ad8 <turn_left>
 80021ec:	e7b5      	b.n	800215a <main+0x6e>
      else if (stop_flag == 3)
 80021ee:	4b24      	ldr	r3, [pc, #144]	@ (8002280 <main+0x194>)
 80021f0:	781b      	ldrb	r3, [r3, #0]
 80021f2:	b2db      	uxtb	r3, r3
 80021f4:	2b03      	cmp	r3, #3
 80021f6:	d102      	bne.n	80021fe <main+0x112>
        turn_right();
 80021f8:	f7ff fc04 	bl	8001a04 <turn_right>
 80021fc:	e7ad      	b.n	800215a <main+0x6e>
      else if (stop_flag == 4)
 80021fe:	4b20      	ldr	r3, [pc, #128]	@ (8002280 <main+0x194>)
 8002200:	781b      	ldrb	r3, [r3, #0]
 8002202:	b2db      	uxtb	r3, r3
 8002204:	2b04      	cmp	r3, #4
 8002206:	d102      	bne.n	800220e <main+0x122>
        stop();
 8002208:	f7ff fb7c 	bl	8001904 <stop>
 800220c:	e7a5      	b.n	800215a <main+0x6e>
      else if (stop_flag == 5)
 800220e:	4b1c      	ldr	r3, [pc, #112]	@ (8002280 <main+0x194>)
 8002210:	781b      	ldrb	r3, [r3, #0]
 8002212:	b2db      	uxtb	r3, r3
 8002214:	2b05      	cmp	r3, #5
 8002216:	d102      	bne.n	800221e <main+0x132>
        scan();
 8002218:	f7ff f9e6 	bl	80015e8 <scan>
 800221c:	e79d      	b.n	800215a <main+0x6e>
      else if (stop_flag == 6)
 800221e:	4b18      	ldr	r3, [pc, #96]	@ (8002280 <main+0x194>)
 8002220:	781b      	ldrb	r3, [r3, #0]
 8002222:	b2db      	uxtb	r3, r3
 8002224:	2b06      	cmp	r3, #6
 8002226:	d102      	bne.n	800222e <main+0x142>
        charge();
 8002228:	f7ff fd74 	bl	8001d14 <charge>
 800222c:	e795      	b.n	800215a <main+0x6e>
      else if (stop_flag == 7)
 800222e:	4b14      	ldr	r3, [pc, #80]	@ (8002280 <main+0x194>)
 8002230:	781b      	ldrb	r3, [r3, #0]
 8002232:	b2db      	uxtb	r3, r3
 8002234:	2b07      	cmp	r3, #7
 8002236:	d102      	bne.n	800223e <main+0x152>
        small_turn_left();
 8002238:	f7ff fcb8 	bl	8001bac <small_turn_left>
 800223c:	e78d      	b.n	800215a <main+0x6e>
      else if (stop_flag == 8)
 800223e:	4b10      	ldr	r3, [pc, #64]	@ (8002280 <main+0x194>)
 8002240:	781b      	ldrb	r3, [r3, #0]
 8002242:	b2db      	uxtb	r3, r3
 8002244:	2b08      	cmp	r3, #8
 8002246:	d188      	bne.n	800215a <main+0x6e>
        small_turn_right();
 8002248:	f7ff fcf8 	bl	8001c3c <small_turn_right>
    if (start == 1 || start_charge == 1) {
 800224c:	e785      	b.n	800215a <main+0x6e>
 800224e:	bf00      	nop
 8002250:	2000018c 	.word	0x2000018c
 8002254:	40020000 	.word	0x40020000
 8002258:	20000144 	.word	0x20000144
 800225c:	200001d4 	.word	0x200001d4
 8002260:	2000006b 	.word	0x2000006b
 8002264:	2000021c 	.word	0x2000021c
 8002268:	20000030 	.word	0x20000030
 800226c:	20000031 	.word	0x20000031
 8002270:	20000038 	.word	0x20000038
 8002274:	20000036 	.word	0x20000036
 8002278:	2000003c 	.word	0x2000003c
 800227c:	2000006a 	.word	0x2000006a
 8002280:	20000032 	.word	0x20000032

08002284 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002284:	b580      	push	{r7, lr}
 8002286:	b094      	sub	sp, #80	@ 0x50
 8002288:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800228a:	f107 0320 	add.w	r3, r7, #32
 800228e:	2230      	movs	r2, #48	@ 0x30
 8002290:	2100      	movs	r1, #0
 8002292:	4618      	mov	r0, r3
 8002294:	f004 f9f8 	bl	8006688 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002298:	f107 030c 	add.w	r3, r7, #12
 800229c:	2200      	movs	r2, #0
 800229e:	601a      	str	r2, [r3, #0]
 80022a0:	605a      	str	r2, [r3, #4]
 80022a2:	609a      	str	r2, [r3, #8]
 80022a4:	60da      	str	r2, [r3, #12]
 80022a6:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80022a8:	2300      	movs	r3, #0
 80022aa:	60bb      	str	r3, [r7, #8]
 80022ac:	4b22      	ldr	r3, [pc, #136]	@ (8002338 <SystemClock_Config+0xb4>)
 80022ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022b0:	4a21      	ldr	r2, [pc, #132]	@ (8002338 <SystemClock_Config+0xb4>)
 80022b2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80022b6:	6413      	str	r3, [r2, #64]	@ 0x40
 80022b8:	4b1f      	ldr	r3, [pc, #124]	@ (8002338 <SystemClock_Config+0xb4>)
 80022ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022bc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80022c0:	60bb      	str	r3, [r7, #8]
 80022c2:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80022c4:	2300      	movs	r3, #0
 80022c6:	607b      	str	r3, [r7, #4]
 80022c8:	4b1c      	ldr	r3, [pc, #112]	@ (800233c <SystemClock_Config+0xb8>)
 80022ca:	681b      	ldr	r3, [r3, #0]
 80022cc:	4a1b      	ldr	r2, [pc, #108]	@ (800233c <SystemClock_Config+0xb8>)
 80022ce:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80022d2:	6013      	str	r3, [r2, #0]
 80022d4:	4b19      	ldr	r3, [pc, #100]	@ (800233c <SystemClock_Config+0xb8>)
 80022d6:	681b      	ldr	r3, [r3, #0]
 80022d8:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80022dc:	607b      	str	r3, [r7, #4]
 80022de:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80022e0:	2302      	movs	r3, #2
 80022e2:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80022e4:	2301      	movs	r3, #1
 80022e6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80022e8:	2310      	movs	r3, #16
 80022ea:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80022ec:	2300      	movs	r3, #0
 80022ee:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80022f0:	f107 0320 	add.w	r3, r7, #32
 80022f4:	4618      	mov	r0, r3
 80022f6:	f001 fcfd 	bl	8003cf4 <HAL_RCC_OscConfig>
 80022fa:	4603      	mov	r3, r0
 80022fc:	2b00      	cmp	r3, #0
 80022fe:	d001      	beq.n	8002304 <SystemClock_Config+0x80>
  {
    Error_Handler();
 8002300:	f000 faa0 	bl	8002844 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002304:	230f      	movs	r3, #15
 8002306:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8002308:	2300      	movs	r3, #0
 800230a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800230c:	2300      	movs	r3, #0
 800230e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8002310:	2300      	movs	r3, #0
 8002312:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002314:	2300      	movs	r3, #0
 8002316:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8002318:	f107 030c 	add.w	r3, r7, #12
 800231c:	2100      	movs	r1, #0
 800231e:	4618      	mov	r0, r3
 8002320:	f001 ff60 	bl	80041e4 <HAL_RCC_ClockConfig>
 8002324:	4603      	mov	r3, r0
 8002326:	2b00      	cmp	r3, #0
 8002328:	d001      	beq.n	800232e <SystemClock_Config+0xaa>
  {
    Error_Handler();
 800232a:	f000 fa8b 	bl	8002844 <Error_Handler>
  }
}
 800232e:	bf00      	nop
 8002330:	3750      	adds	r7, #80	@ 0x50
 8002332:	46bd      	mov	sp, r7
 8002334:	bd80      	pop	{r7, pc}
 8002336:	bf00      	nop
 8002338:	40023800 	.word	0x40023800
 800233c:	40007000 	.word	0x40007000

08002340 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8002340:	b580      	push	{r7, lr}
 8002342:	b084      	sub	sp, #16
 8002344:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8002346:	463b      	mov	r3, r7
 8002348:	2200      	movs	r2, #0
 800234a:	601a      	str	r2, [r3, #0]
 800234c:	605a      	str	r2, [r3, #4]
 800234e:	609a      	str	r2, [r3, #8]
 8002350:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8002352:	4b21      	ldr	r3, [pc, #132]	@ (80023d8 <MX_ADC1_Init+0x98>)
 8002354:	4a21      	ldr	r2, [pc, #132]	@ (80023dc <MX_ADC1_Init+0x9c>)
 8002356:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8002358:	4b1f      	ldr	r3, [pc, #124]	@ (80023d8 <MX_ADC1_Init+0x98>)
 800235a:	2200      	movs	r2, #0
 800235c:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800235e:	4b1e      	ldr	r3, [pc, #120]	@ (80023d8 <MX_ADC1_Init+0x98>)
 8002360:	2200      	movs	r2, #0
 8002362:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 8002364:	4b1c      	ldr	r3, [pc, #112]	@ (80023d8 <MX_ADC1_Init+0x98>)
 8002366:	2200      	movs	r2, #0
 8002368:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 800236a:	4b1b      	ldr	r3, [pc, #108]	@ (80023d8 <MX_ADC1_Init+0x98>)
 800236c:	2200      	movs	r2, #0
 800236e:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8002370:	4b19      	ldr	r3, [pc, #100]	@ (80023d8 <MX_ADC1_Init+0x98>)
 8002372:	2200      	movs	r2, #0
 8002374:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8002378:	4b17      	ldr	r3, [pc, #92]	@ (80023d8 <MX_ADC1_Init+0x98>)
 800237a:	2200      	movs	r2, #0
 800237c:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800237e:	4b16      	ldr	r3, [pc, #88]	@ (80023d8 <MX_ADC1_Init+0x98>)
 8002380:	4a17      	ldr	r2, [pc, #92]	@ (80023e0 <MX_ADC1_Init+0xa0>)
 8002382:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8002384:	4b14      	ldr	r3, [pc, #80]	@ (80023d8 <MX_ADC1_Init+0x98>)
 8002386:	2200      	movs	r2, #0
 8002388:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 800238a:	4b13      	ldr	r3, [pc, #76]	@ (80023d8 <MX_ADC1_Init+0x98>)
 800238c:	2201      	movs	r2, #1
 800238e:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8002390:	4b11      	ldr	r3, [pc, #68]	@ (80023d8 <MX_ADC1_Init+0x98>)
 8002392:	2200      	movs	r2, #0
 8002394:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8002398:	4b0f      	ldr	r3, [pc, #60]	@ (80023d8 <MX_ADC1_Init+0x98>)
 800239a:	2201      	movs	r2, #1
 800239c:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800239e:	480e      	ldr	r0, [pc, #56]	@ (80023d8 <MX_ADC1_Init+0x98>)
 80023a0:	f000 fcca 	bl	8002d38 <HAL_ADC_Init>
 80023a4:	4603      	mov	r3, r0
 80023a6:	2b00      	cmp	r3, #0
 80023a8:	d001      	beq.n	80023ae <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 80023aa:	f000 fa4b 	bl	8002844 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 80023ae:	2300      	movs	r3, #0
 80023b0:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 80023b2:	2301      	movs	r3, #1
 80023b4:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_144CYCLES;
 80023b6:	2306      	movs	r3, #6
 80023b8:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80023ba:	463b      	mov	r3, r7
 80023bc:	4619      	mov	r1, r3
 80023be:	4806      	ldr	r0, [pc, #24]	@ (80023d8 <MX_ADC1_Init+0x98>)
 80023c0:	f000 feee 	bl	80031a0 <HAL_ADC_ConfigChannel>
 80023c4:	4603      	mov	r3, r0
 80023c6:	2b00      	cmp	r3, #0
 80023c8:	d001      	beq.n	80023ce <MX_ADC1_Init+0x8e>
  {
    Error_Handler();
 80023ca:	f000 fa3b 	bl	8002844 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80023ce:	bf00      	nop
 80023d0:	3710      	adds	r7, #16
 80023d2:	46bd      	mov	sp, r7
 80023d4:	bd80      	pop	{r7, pc}
 80023d6:	bf00      	nop
 80023d8:	200000fc 	.word	0x200000fc
 80023dc:	40012000 	.word	0x40012000
 80023e0:	0f000001 	.word	0x0f000001

080023e4 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 80023e4:	b580      	push	{r7, lr}
 80023e6:	b096      	sub	sp, #88	@ 0x58
 80023e8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80023ea:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 80023ee:	2200      	movs	r2, #0
 80023f0:	601a      	str	r2, [r3, #0]
 80023f2:	605a      	str	r2, [r3, #4]
 80023f4:	609a      	str	r2, [r3, #8]
 80023f6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80023f8:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 80023fc:	2200      	movs	r2, #0
 80023fe:	601a      	str	r2, [r3, #0]
 8002400:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002402:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002406:	2200      	movs	r2, #0
 8002408:	601a      	str	r2, [r3, #0]
 800240a:	605a      	str	r2, [r3, #4]
 800240c:	609a      	str	r2, [r3, #8]
 800240e:	60da      	str	r2, [r3, #12]
 8002410:	611a      	str	r2, [r3, #16]
 8002412:	615a      	str	r2, [r3, #20]
 8002414:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8002416:	1d3b      	adds	r3, r7, #4
 8002418:	2220      	movs	r2, #32
 800241a:	2100      	movs	r1, #0
 800241c:	4618      	mov	r0, r3
 800241e:	f004 f933 	bl	8006688 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8002422:	4b44      	ldr	r3, [pc, #272]	@ (8002534 <MX_TIM1_Init+0x150>)
 8002424:	4a44      	ldr	r2, [pc, #272]	@ (8002538 <MX_TIM1_Init+0x154>)
 8002426:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 16-1;
 8002428:	4b42      	ldr	r3, [pc, #264]	@ (8002534 <MX_TIM1_Init+0x150>)
 800242a:	220f      	movs	r2, #15
 800242c:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800242e:	4b41      	ldr	r3, [pc, #260]	@ (8002534 <MX_TIM1_Init+0x150>)
 8002430:	2200      	movs	r2, #0
 8002432:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 1000-1;
 8002434:	4b3f      	ldr	r3, [pc, #252]	@ (8002534 <MX_TIM1_Init+0x150>)
 8002436:	f240 32e7 	movw	r2, #999	@ 0x3e7
 800243a:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800243c:	4b3d      	ldr	r3, [pc, #244]	@ (8002534 <MX_TIM1_Init+0x150>)
 800243e:	2200      	movs	r2, #0
 8002440:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8002442:	4b3c      	ldr	r3, [pc, #240]	@ (8002534 <MX_TIM1_Init+0x150>)
 8002444:	2200      	movs	r2, #0
 8002446:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002448:	4b3a      	ldr	r3, [pc, #232]	@ (8002534 <MX_TIM1_Init+0x150>)
 800244a:	2200      	movs	r2, #0
 800244c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 800244e:	4839      	ldr	r0, [pc, #228]	@ (8002534 <MX_TIM1_Init+0x150>)
 8002450:	f002 f8a8 	bl	80045a4 <HAL_TIM_Base_Init>
 8002454:	4603      	mov	r3, r0
 8002456:	2b00      	cmp	r3, #0
 8002458:	d001      	beq.n	800245e <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 800245a:	f000 f9f3 	bl	8002844 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800245e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002462:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8002464:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8002468:	4619      	mov	r1, r3
 800246a:	4832      	ldr	r0, [pc, #200]	@ (8002534 <MX_TIM1_Init+0x150>)
 800246c:	f002 fc00 	bl	8004c70 <HAL_TIM_ConfigClockSource>
 8002470:	4603      	mov	r3, r0
 8002472:	2b00      	cmp	r3, #0
 8002474:	d001      	beq.n	800247a <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 8002476:	f000 f9e5 	bl	8002844 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 800247a:	482e      	ldr	r0, [pc, #184]	@ (8002534 <MX_TIM1_Init+0x150>)
 800247c:	f002 f93c 	bl	80046f8 <HAL_TIM_PWM_Init>
 8002480:	4603      	mov	r3, r0
 8002482:	2b00      	cmp	r3, #0
 8002484:	d001      	beq.n	800248a <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 8002486:	f000 f9dd 	bl	8002844 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800248a:	2300      	movs	r3, #0
 800248c:	643b      	str	r3, [r7, #64]	@ 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800248e:	2300      	movs	r3, #0
 8002490:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8002492:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8002496:	4619      	mov	r1, r3
 8002498:	4826      	ldr	r0, [pc, #152]	@ (8002534 <MX_TIM1_Init+0x150>)
 800249a:	f002 ffb5 	bl	8005408 <HAL_TIMEx_MasterConfigSynchronization>
 800249e:	4603      	mov	r3, r0
 80024a0:	2b00      	cmp	r3, #0
 80024a2:	d001      	beq.n	80024a8 <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 80024a4:	f000 f9ce 	bl	8002844 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80024a8:	2360      	movs	r3, #96	@ 0x60
 80024aa:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigOC.Pulse = 0;
 80024ac:	2300      	movs	r3, #0
 80024ae:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80024b0:	2300      	movs	r3, #0
 80024b2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80024b4:	2300      	movs	r3, #0
 80024b6:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80024b8:	2300      	movs	r3, #0
 80024ba:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80024bc:	2300      	movs	r3, #0
 80024be:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80024c0:	2300      	movs	r3, #0
 80024c2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80024c4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80024c8:	2200      	movs	r2, #0
 80024ca:	4619      	mov	r1, r3
 80024cc:	4819      	ldr	r0, [pc, #100]	@ (8002534 <MX_TIM1_Init+0x150>)
 80024ce:	f002 fb0d 	bl	8004aec <HAL_TIM_PWM_ConfigChannel>
 80024d2:	4603      	mov	r3, r0
 80024d4:	2b00      	cmp	r3, #0
 80024d6:	d001      	beq.n	80024dc <MX_TIM1_Init+0xf8>
  {
    Error_Handler();
 80024d8:	f000 f9b4 	bl	8002844 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80024dc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80024e0:	2204      	movs	r2, #4
 80024e2:	4619      	mov	r1, r3
 80024e4:	4813      	ldr	r0, [pc, #76]	@ (8002534 <MX_TIM1_Init+0x150>)
 80024e6:	f002 fb01 	bl	8004aec <HAL_TIM_PWM_ConfigChannel>
 80024ea:	4603      	mov	r3, r0
 80024ec:	2b00      	cmp	r3, #0
 80024ee:	d001      	beq.n	80024f4 <MX_TIM1_Init+0x110>
  {
    Error_Handler();
 80024f0:	f000 f9a8 	bl	8002844 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80024f4:	2300      	movs	r3, #0
 80024f6:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80024f8:	2300      	movs	r3, #0
 80024fa:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80024fc:	2300      	movs	r3, #0
 80024fe:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8002500:	2300      	movs	r3, #0
 8002502:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8002504:	2300      	movs	r3, #0
 8002506:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8002508:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800250c:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800250e:	2300      	movs	r3, #0
 8002510:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8002512:	1d3b      	adds	r3, r7, #4
 8002514:	4619      	mov	r1, r3
 8002516:	4807      	ldr	r0, [pc, #28]	@ (8002534 <MX_TIM1_Init+0x150>)
 8002518:	f002 ffe4 	bl	80054e4 <HAL_TIMEx_ConfigBreakDeadTime>
 800251c:	4603      	mov	r3, r0
 800251e:	2b00      	cmp	r3, #0
 8002520:	d001      	beq.n	8002526 <MX_TIM1_Init+0x142>
  {
    Error_Handler();
 8002522:	f000 f98f 	bl	8002844 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8002526:	4803      	ldr	r0, [pc, #12]	@ (8002534 <MX_TIM1_Init+0x150>)
 8002528:	f000 fa58 	bl	80029dc <HAL_TIM_MspPostInit>

}
 800252c:	bf00      	nop
 800252e:	3758      	adds	r7, #88	@ 0x58
 8002530:	46bd      	mov	sp, r7
 8002532:	bd80      	pop	{r7, pc}
 8002534:	20000144 	.word	0x20000144
 8002538:	40010000 	.word	0x40010000

0800253c <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 800253c:	b580      	push	{r7, lr}
 800253e:	b086      	sub	sp, #24
 8002540:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002542:	f107 0308 	add.w	r3, r7, #8
 8002546:	2200      	movs	r2, #0
 8002548:	601a      	str	r2, [r3, #0]
 800254a:	605a      	str	r2, [r3, #4]
 800254c:	609a      	str	r2, [r3, #8]
 800254e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002550:	463b      	mov	r3, r7
 8002552:	2200      	movs	r2, #0
 8002554:	601a      	str	r2, [r3, #0]
 8002556:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8002558:	4b1d      	ldr	r3, [pc, #116]	@ (80025d0 <MX_TIM2_Init+0x94>)
 800255a:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800255e:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 16-1;
 8002560:	4b1b      	ldr	r3, [pc, #108]	@ (80025d0 <MX_TIM2_Init+0x94>)
 8002562:	220f      	movs	r2, #15
 8002564:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002566:	4b1a      	ldr	r3, [pc, #104]	@ (80025d0 <MX_TIM2_Init+0x94>)
 8002568:	2200      	movs	r2, #0
 800256a:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 800256c:	4b18      	ldr	r3, [pc, #96]	@ (80025d0 <MX_TIM2_Init+0x94>)
 800256e:	f04f 32ff 	mov.w	r2, #4294967295
 8002572:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002574:	4b16      	ldr	r3, [pc, #88]	@ (80025d0 <MX_TIM2_Init+0x94>)
 8002576:	2200      	movs	r2, #0
 8002578:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800257a:	4b15      	ldr	r3, [pc, #84]	@ (80025d0 <MX_TIM2_Init+0x94>)
 800257c:	2200      	movs	r2, #0
 800257e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8002580:	4813      	ldr	r0, [pc, #76]	@ (80025d0 <MX_TIM2_Init+0x94>)
 8002582:	f002 f80f 	bl	80045a4 <HAL_TIM_Base_Init>
 8002586:	4603      	mov	r3, r0
 8002588:	2b00      	cmp	r3, #0
 800258a:	d001      	beq.n	8002590 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 800258c:	f000 f95a 	bl	8002844 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002590:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002594:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8002596:	f107 0308 	add.w	r3, r7, #8
 800259a:	4619      	mov	r1, r3
 800259c:	480c      	ldr	r0, [pc, #48]	@ (80025d0 <MX_TIM2_Init+0x94>)
 800259e:	f002 fb67 	bl	8004c70 <HAL_TIM_ConfigClockSource>
 80025a2:	4603      	mov	r3, r0
 80025a4:	2b00      	cmp	r3, #0
 80025a6:	d001      	beq.n	80025ac <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 80025a8:	f000 f94c 	bl	8002844 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80025ac:	2300      	movs	r3, #0
 80025ae:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80025b0:	2300      	movs	r3, #0
 80025b2:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80025b4:	463b      	mov	r3, r7
 80025b6:	4619      	mov	r1, r3
 80025b8:	4805      	ldr	r0, [pc, #20]	@ (80025d0 <MX_TIM2_Init+0x94>)
 80025ba:	f002 ff25 	bl	8005408 <HAL_TIMEx_MasterConfigSynchronization>
 80025be:	4603      	mov	r3, r0
 80025c0:	2b00      	cmp	r3, #0
 80025c2:	d001      	beq.n	80025c8 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 80025c4:	f000 f93e 	bl	8002844 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80025c8:	bf00      	nop
 80025ca:	3718      	adds	r7, #24
 80025cc:	46bd      	mov	sp, r7
 80025ce:	bd80      	pop	{r7, pc}
 80025d0:	2000018c 	.word	0x2000018c

080025d4 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80025d4:	b580      	push	{r7, lr}
 80025d6:	b08e      	sub	sp, #56	@ 0x38
 80025d8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80025da:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80025de:	2200      	movs	r2, #0
 80025e0:	601a      	str	r2, [r3, #0]
 80025e2:	605a      	str	r2, [r3, #4]
 80025e4:	609a      	str	r2, [r3, #8]
 80025e6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80025e8:	f107 0320 	add.w	r3, r7, #32
 80025ec:	2200      	movs	r2, #0
 80025ee:	601a      	str	r2, [r3, #0]
 80025f0:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80025f2:	1d3b      	adds	r3, r7, #4
 80025f4:	2200      	movs	r2, #0
 80025f6:	601a      	str	r2, [r3, #0]
 80025f8:	605a      	str	r2, [r3, #4]
 80025fa:	609a      	str	r2, [r3, #8]
 80025fc:	60da      	str	r2, [r3, #12]
 80025fe:	611a      	str	r2, [r3, #16]
 8002600:	615a      	str	r2, [r3, #20]
 8002602:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8002604:	4b2c      	ldr	r3, [pc, #176]	@ (80026b8 <MX_TIM3_Init+0xe4>)
 8002606:	4a2d      	ldr	r2, [pc, #180]	@ (80026bc <MX_TIM3_Init+0xe8>)
 8002608:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 32-1;
 800260a:	4b2b      	ldr	r3, [pc, #172]	@ (80026b8 <MX_TIM3_Init+0xe4>)
 800260c:	221f      	movs	r2, #31
 800260e:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002610:	4b29      	ldr	r3, [pc, #164]	@ (80026b8 <MX_TIM3_Init+0xe4>)
 8002612:	2200      	movs	r2, #0
 8002614:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 10000-1;
 8002616:	4b28      	ldr	r3, [pc, #160]	@ (80026b8 <MX_TIM3_Init+0xe4>)
 8002618:	f242 720f 	movw	r2, #9999	@ 0x270f
 800261c:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800261e:	4b26      	ldr	r3, [pc, #152]	@ (80026b8 <MX_TIM3_Init+0xe4>)
 8002620:	2200      	movs	r2, #0
 8002622:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002624:	4b24      	ldr	r3, [pc, #144]	@ (80026b8 <MX_TIM3_Init+0xe4>)
 8002626:	2200      	movs	r2, #0
 8002628:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 800262a:	4823      	ldr	r0, [pc, #140]	@ (80026b8 <MX_TIM3_Init+0xe4>)
 800262c:	f001 ffba 	bl	80045a4 <HAL_TIM_Base_Init>
 8002630:	4603      	mov	r3, r0
 8002632:	2b00      	cmp	r3, #0
 8002634:	d001      	beq.n	800263a <MX_TIM3_Init+0x66>
  {
    Error_Handler();
 8002636:	f000 f905 	bl	8002844 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800263a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800263e:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8002640:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8002644:	4619      	mov	r1, r3
 8002646:	481c      	ldr	r0, [pc, #112]	@ (80026b8 <MX_TIM3_Init+0xe4>)
 8002648:	f002 fb12 	bl	8004c70 <HAL_TIM_ConfigClockSource>
 800264c:	4603      	mov	r3, r0
 800264e:	2b00      	cmp	r3, #0
 8002650:	d001      	beq.n	8002656 <MX_TIM3_Init+0x82>
  {
    Error_Handler();
 8002652:	f000 f8f7 	bl	8002844 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8002656:	4818      	ldr	r0, [pc, #96]	@ (80026b8 <MX_TIM3_Init+0xe4>)
 8002658:	f002 f84e 	bl	80046f8 <HAL_TIM_PWM_Init>
 800265c:	4603      	mov	r3, r0
 800265e:	2b00      	cmp	r3, #0
 8002660:	d001      	beq.n	8002666 <MX_TIM3_Init+0x92>
  {
    Error_Handler();
 8002662:	f000 f8ef 	bl	8002844 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002666:	2300      	movs	r3, #0
 8002668:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800266a:	2300      	movs	r3, #0
 800266c:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800266e:	f107 0320 	add.w	r3, r7, #32
 8002672:	4619      	mov	r1, r3
 8002674:	4810      	ldr	r0, [pc, #64]	@ (80026b8 <MX_TIM3_Init+0xe4>)
 8002676:	f002 fec7 	bl	8005408 <HAL_TIMEx_MasterConfigSynchronization>
 800267a:	4603      	mov	r3, r0
 800267c:	2b00      	cmp	r3, #0
 800267e:	d001      	beq.n	8002684 <MX_TIM3_Init+0xb0>
  {
    Error_Handler();
 8002680:	f000 f8e0 	bl	8002844 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002684:	2360      	movs	r3, #96	@ 0x60
 8002686:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8002688:	2300      	movs	r3, #0
 800268a:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800268c:	2300      	movs	r3, #0
 800268e:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002690:	2300      	movs	r3, #0
 8002692:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8002694:	1d3b      	adds	r3, r7, #4
 8002696:	2204      	movs	r2, #4
 8002698:	4619      	mov	r1, r3
 800269a:	4807      	ldr	r0, [pc, #28]	@ (80026b8 <MX_TIM3_Init+0xe4>)
 800269c:	f002 fa26 	bl	8004aec <HAL_TIM_PWM_ConfigChannel>
 80026a0:	4603      	mov	r3, r0
 80026a2:	2b00      	cmp	r3, #0
 80026a4:	d001      	beq.n	80026aa <MX_TIM3_Init+0xd6>
  {
    Error_Handler();
 80026a6:	f000 f8cd 	bl	8002844 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 80026aa:	4803      	ldr	r0, [pc, #12]	@ (80026b8 <MX_TIM3_Init+0xe4>)
 80026ac:	f000 f996 	bl	80029dc <HAL_TIM_MspPostInit>

}
 80026b0:	bf00      	nop
 80026b2:	3738      	adds	r7, #56	@ 0x38
 80026b4:	46bd      	mov	sp, r7
 80026b6:	bd80      	pop	{r7, pc}
 80026b8:	200001d4 	.word	0x200001d4
 80026bc:	40000400 	.word	0x40000400

080026c0 <MX_USART6_UART_Init>:
  * @brief USART6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART6_UART_Init(void)
{
 80026c0:	b580      	push	{r7, lr}
 80026c2:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 80026c4:	4b11      	ldr	r3, [pc, #68]	@ (800270c <MX_USART6_UART_Init+0x4c>)
 80026c6:	4a12      	ldr	r2, [pc, #72]	@ (8002710 <MX_USART6_UART_Init+0x50>)
 80026c8:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 9600;
 80026ca:	4b10      	ldr	r3, [pc, #64]	@ (800270c <MX_USART6_UART_Init+0x4c>)
 80026cc:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 80026d0:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 80026d2:	4b0e      	ldr	r3, [pc, #56]	@ (800270c <MX_USART6_UART_Init+0x4c>)
 80026d4:	2200      	movs	r2, #0
 80026d6:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 80026d8:	4b0c      	ldr	r3, [pc, #48]	@ (800270c <MX_USART6_UART_Init+0x4c>)
 80026da:	2200      	movs	r2, #0
 80026dc:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 80026de:	4b0b      	ldr	r3, [pc, #44]	@ (800270c <MX_USART6_UART_Init+0x4c>)
 80026e0:	2200      	movs	r2, #0
 80026e2:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 80026e4:	4b09      	ldr	r3, [pc, #36]	@ (800270c <MX_USART6_UART_Init+0x4c>)
 80026e6:	220c      	movs	r2, #12
 80026e8:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80026ea:	4b08      	ldr	r3, [pc, #32]	@ (800270c <MX_USART6_UART_Init+0x4c>)
 80026ec:	2200      	movs	r2, #0
 80026ee:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 80026f0:	4b06      	ldr	r3, [pc, #24]	@ (800270c <MX_USART6_UART_Init+0x4c>)
 80026f2:	2200      	movs	r2, #0
 80026f4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 80026f6:	4805      	ldr	r0, [pc, #20]	@ (800270c <MX_USART6_UART_Init+0x4c>)
 80026f8:	f002 ff5a 	bl	80055b0 <HAL_UART_Init>
 80026fc:	4603      	mov	r3, r0
 80026fe:	2b00      	cmp	r3, #0
 8002700:	d001      	beq.n	8002706 <MX_USART6_UART_Init+0x46>
  {
    Error_Handler();
 8002702:	f000 f89f 	bl	8002844 <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 8002706:	bf00      	nop
 8002708:	bd80      	pop	{r7, pc}
 800270a:	bf00      	nop
 800270c:	2000021c 	.word	0x2000021c
 8002710:	40011400 	.word	0x40011400

08002714 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002714:	b580      	push	{r7, lr}
 8002716:	b088      	sub	sp, #32
 8002718:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800271a:	f107 030c 	add.w	r3, r7, #12
 800271e:	2200      	movs	r2, #0
 8002720:	601a      	str	r2, [r3, #0]
 8002722:	605a      	str	r2, [r3, #4]
 8002724:	609a      	str	r2, [r3, #8]
 8002726:	60da      	str	r2, [r3, #12]
 8002728:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800272a:	2300      	movs	r3, #0
 800272c:	60bb      	str	r3, [r7, #8]
 800272e:	4b42      	ldr	r3, [pc, #264]	@ (8002838 <MX_GPIO_Init+0x124>)
 8002730:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002732:	4a41      	ldr	r2, [pc, #260]	@ (8002838 <MX_GPIO_Init+0x124>)
 8002734:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002738:	6313      	str	r3, [r2, #48]	@ 0x30
 800273a:	4b3f      	ldr	r3, [pc, #252]	@ (8002838 <MX_GPIO_Init+0x124>)
 800273c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800273e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002742:	60bb      	str	r3, [r7, #8]
 8002744:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002746:	2300      	movs	r3, #0
 8002748:	607b      	str	r3, [r7, #4]
 800274a:	4b3b      	ldr	r3, [pc, #236]	@ (8002838 <MX_GPIO_Init+0x124>)
 800274c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800274e:	4a3a      	ldr	r2, [pc, #232]	@ (8002838 <MX_GPIO_Init+0x124>)
 8002750:	f043 0301 	orr.w	r3, r3, #1
 8002754:	6313      	str	r3, [r2, #48]	@ 0x30
 8002756:	4b38      	ldr	r3, [pc, #224]	@ (8002838 <MX_GPIO_Init+0x124>)
 8002758:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800275a:	f003 0301 	and.w	r3, r3, #1
 800275e:	607b      	str	r3, [r7, #4]
 8002760:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002762:	2300      	movs	r3, #0
 8002764:	603b      	str	r3, [r7, #0]
 8002766:	4b34      	ldr	r3, [pc, #208]	@ (8002838 <MX_GPIO_Init+0x124>)
 8002768:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800276a:	4a33      	ldr	r2, [pc, #204]	@ (8002838 <MX_GPIO_Init+0x124>)
 800276c:	f043 0302 	orr.w	r3, r3, #2
 8002770:	6313      	str	r3, [r2, #48]	@ 0x30
 8002772:	4b31      	ldr	r3, [pc, #196]	@ (8002838 <MX_GPIO_Init+0x124>)
 8002774:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002776:	f003 0302 	and.w	r3, r3, #2
 800277a:	603b      	str	r3, [r7, #0]
 800277c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(Trig_GPIO_Port, Trig_Pin, GPIO_PIN_RESET);
 800277e:	2200      	movs	r2, #0
 8002780:	2120      	movs	r1, #32
 8002782:	482e      	ldr	r0, [pc, #184]	@ (800283c <MX_GPIO_Init+0x128>)
 8002784:	f001 fa84 	bl	8003c90 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, IN1_Pin|IN2_Pin|IN3_Pin|IN4_Pin, GPIO_PIN_RESET);
 8002788:	2200      	movs	r2, #0
 800278a:	21f0      	movs	r1, #240	@ 0xf0
 800278c:	482c      	ldr	r0, [pc, #176]	@ (8002840 <MX_GPIO_Init+0x12c>)
 800278e:	f001 fa7f 	bl	8003c90 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : Trig_Pin */
  GPIO_InitStruct.Pin = Trig_Pin;
 8002792:	2320      	movs	r3, #32
 8002794:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002796:	2301      	movs	r3, #1
 8002798:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800279a:	2300      	movs	r3, #0
 800279c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800279e:	2300      	movs	r3, #0
 80027a0:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(Trig_GPIO_Port, &GPIO_InitStruct);
 80027a2:	f107 030c 	add.w	r3, r7, #12
 80027a6:	4619      	mov	r1, r3
 80027a8:	4824      	ldr	r0, [pc, #144]	@ (800283c <MX_GPIO_Init+0x128>)
 80027aa:	f001 f8d5 	bl	8003958 <HAL_GPIO_Init>

  /*Configure GPIO pin : Echo_Pin */
  GPIO_InitStruct.Pin = Echo_Pin;
 80027ae:	2340      	movs	r3, #64	@ 0x40
 80027b0:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 80027b2:	f44f 1344 	mov.w	r3, #3211264	@ 0x310000
 80027b6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027b8:	2300      	movs	r3, #0
 80027ba:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(Echo_GPIO_Port, &GPIO_InitStruct);
 80027bc:	f107 030c 	add.w	r3, r7, #12
 80027c0:	4619      	mov	r1, r3
 80027c2:	481e      	ldr	r0, [pc, #120]	@ (800283c <MX_GPIO_Init+0x128>)
 80027c4:	f001 f8c8 	bl	8003958 <HAL_GPIO_Init>

  /*Configure GPIO pins : start_charge_Pin start_key_Pin */
  GPIO_InitStruct.Pin = start_charge_Pin|start_key_Pin;
 80027c8:	2306      	movs	r3, #6
 80027ca:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80027cc:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 80027d0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80027d2:	2301      	movs	r3, #1
 80027d4:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80027d6:	f107 030c 	add.w	r3, r7, #12
 80027da:	4619      	mov	r1, r3
 80027dc:	4818      	ldr	r0, [pc, #96]	@ (8002840 <MX_GPIO_Init+0x12c>)
 80027de:	f001 f8bb 	bl	8003958 <HAL_GPIO_Init>

  /*Configure GPIO pins : IN1_Pin IN2_Pin IN3_Pin IN4_Pin */
  GPIO_InitStruct.Pin = IN1_Pin|IN2_Pin|IN3_Pin|IN4_Pin;
 80027e2:	23f0      	movs	r3, #240	@ 0xf0
 80027e4:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80027e6:	2301      	movs	r3, #1
 80027e8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80027ea:	2301      	movs	r3, #1
 80027ec:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80027ee:	2300      	movs	r3, #0
 80027f0:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80027f2:	f107 030c 	add.w	r3, r7, #12
 80027f6:	4619      	mov	r1, r3
 80027f8:	4811      	ldr	r0, [pc, #68]	@ (8002840 <MX_GPIO_Init+0x12c>)
 80027fa:	f001 f8ad 	bl	8003958 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI1_IRQn, 0, 0);
 80027fe:	2200      	movs	r2, #0
 8002800:	2100      	movs	r1, #0
 8002802:	2007      	movs	r0, #7
 8002804:	f000 ffdf 	bl	80037c6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 8002808:	2007      	movs	r0, #7
 800280a:	f000 fff8 	bl	80037fe <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI2_IRQn, 0, 0);
 800280e:	2200      	movs	r2, #0
 8002810:	2100      	movs	r1, #0
 8002812:	2008      	movs	r0, #8
 8002814:	f000 ffd7 	bl	80037c6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 8002818:	2008      	movs	r0, #8
 800281a:	f000 fff0 	bl	80037fe <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 800281e:	2200      	movs	r2, #0
 8002820:	2100      	movs	r1, #0
 8002822:	2017      	movs	r0, #23
 8002824:	f000 ffcf 	bl	80037c6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8002828:	2017      	movs	r0, #23
 800282a:	f000 ffe8 	bl	80037fe <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800282e:	bf00      	nop
 8002830:	3720      	adds	r7, #32
 8002832:	46bd      	mov	sp, r7
 8002834:	bd80      	pop	{r7, pc}
 8002836:	bf00      	nop
 8002838:	40023800 	.word	0x40023800
 800283c:	40020000 	.word	0x40020000
 8002840:	40020400 	.word	0x40020400

08002844 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002844:	b480      	push	{r7}
 8002846:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002848:	b672      	cpsid	i
}
 800284a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1) {
 800284c:	bf00      	nop
 800284e:	e7fd      	b.n	800284c <Error_Handler+0x8>

08002850 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002850:	b480      	push	{r7}
 8002852:	b083      	sub	sp, #12
 8002854:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002856:	2300      	movs	r3, #0
 8002858:	607b      	str	r3, [r7, #4]
 800285a:	4b10      	ldr	r3, [pc, #64]	@ (800289c <HAL_MspInit+0x4c>)
 800285c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800285e:	4a0f      	ldr	r2, [pc, #60]	@ (800289c <HAL_MspInit+0x4c>)
 8002860:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002864:	6453      	str	r3, [r2, #68]	@ 0x44
 8002866:	4b0d      	ldr	r3, [pc, #52]	@ (800289c <HAL_MspInit+0x4c>)
 8002868:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800286a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800286e:	607b      	str	r3, [r7, #4]
 8002870:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002872:	2300      	movs	r3, #0
 8002874:	603b      	str	r3, [r7, #0]
 8002876:	4b09      	ldr	r3, [pc, #36]	@ (800289c <HAL_MspInit+0x4c>)
 8002878:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800287a:	4a08      	ldr	r2, [pc, #32]	@ (800289c <HAL_MspInit+0x4c>)
 800287c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002880:	6413      	str	r3, [r2, #64]	@ 0x40
 8002882:	4b06      	ldr	r3, [pc, #24]	@ (800289c <HAL_MspInit+0x4c>)
 8002884:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002886:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800288a:	603b      	str	r3, [r7, #0]
 800288c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800288e:	bf00      	nop
 8002890:	370c      	adds	r7, #12
 8002892:	46bd      	mov	sp, r7
 8002894:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002898:	4770      	bx	lr
 800289a:	bf00      	nop
 800289c:	40023800 	.word	0x40023800

080028a0 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80028a0:	b580      	push	{r7, lr}
 80028a2:	b08a      	sub	sp, #40	@ 0x28
 80028a4:	af00      	add	r7, sp, #0
 80028a6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80028a8:	f107 0314 	add.w	r3, r7, #20
 80028ac:	2200      	movs	r2, #0
 80028ae:	601a      	str	r2, [r3, #0]
 80028b0:	605a      	str	r2, [r3, #4]
 80028b2:	609a      	str	r2, [r3, #8]
 80028b4:	60da      	str	r2, [r3, #12]
 80028b6:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	681b      	ldr	r3, [r3, #0]
 80028bc:	4a1b      	ldr	r2, [pc, #108]	@ (800292c <HAL_ADC_MspInit+0x8c>)
 80028be:	4293      	cmp	r3, r2
 80028c0:	d12f      	bne.n	8002922 <HAL_ADC_MspInit+0x82>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80028c2:	2300      	movs	r3, #0
 80028c4:	613b      	str	r3, [r7, #16]
 80028c6:	4b1a      	ldr	r3, [pc, #104]	@ (8002930 <HAL_ADC_MspInit+0x90>)
 80028c8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80028ca:	4a19      	ldr	r2, [pc, #100]	@ (8002930 <HAL_ADC_MspInit+0x90>)
 80028cc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80028d0:	6453      	str	r3, [r2, #68]	@ 0x44
 80028d2:	4b17      	ldr	r3, [pc, #92]	@ (8002930 <HAL_ADC_MspInit+0x90>)
 80028d4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80028d6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80028da:	613b      	str	r3, [r7, #16]
 80028dc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80028de:	2300      	movs	r3, #0
 80028e0:	60fb      	str	r3, [r7, #12]
 80028e2:	4b13      	ldr	r3, [pc, #76]	@ (8002930 <HAL_ADC_MspInit+0x90>)
 80028e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028e6:	4a12      	ldr	r2, [pc, #72]	@ (8002930 <HAL_ADC_MspInit+0x90>)
 80028e8:	f043 0301 	orr.w	r3, r3, #1
 80028ec:	6313      	str	r3, [r2, #48]	@ 0x30
 80028ee:	4b10      	ldr	r3, [pc, #64]	@ (8002930 <HAL_ADC_MspInit+0x90>)
 80028f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028f2:	f003 0301 	and.w	r3, r3, #1
 80028f6:	60fb      	str	r3, [r7, #12]
 80028f8:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80028fa:	2301      	movs	r3, #1
 80028fc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80028fe:	2303      	movs	r3, #3
 8002900:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002902:	2300      	movs	r3, #0
 8002904:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002906:	f107 0314 	add.w	r3, r7, #20
 800290a:	4619      	mov	r1, r3
 800290c:	4809      	ldr	r0, [pc, #36]	@ (8002934 <HAL_ADC_MspInit+0x94>)
 800290e:	f001 f823 	bl	8003958 <HAL_GPIO_Init>

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 8002912:	2200      	movs	r2, #0
 8002914:	2100      	movs	r1, #0
 8002916:	2012      	movs	r0, #18
 8002918:	f000 ff55 	bl	80037c6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 800291c:	2012      	movs	r0, #18
 800291e:	f000 ff6e 	bl	80037fe <HAL_NVIC_EnableIRQ>

  /* USER CODE END ADC1_MspInit 1 */

  }

}
 8002922:	bf00      	nop
 8002924:	3728      	adds	r7, #40	@ 0x28
 8002926:	46bd      	mov	sp, r7
 8002928:	bd80      	pop	{r7, pc}
 800292a:	bf00      	nop
 800292c:	40012000 	.word	0x40012000
 8002930:	40023800 	.word	0x40023800
 8002934:	40020000 	.word	0x40020000

08002938 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002938:	b580      	push	{r7, lr}
 800293a:	b086      	sub	sp, #24
 800293c:	af00      	add	r7, sp, #0
 800293e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	681b      	ldr	r3, [r3, #0]
 8002944:	4a22      	ldr	r2, [pc, #136]	@ (80029d0 <HAL_TIM_Base_MspInit+0x98>)
 8002946:	4293      	cmp	r3, r2
 8002948:	d10e      	bne.n	8002968 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800294a:	2300      	movs	r3, #0
 800294c:	617b      	str	r3, [r7, #20]
 800294e:	4b21      	ldr	r3, [pc, #132]	@ (80029d4 <HAL_TIM_Base_MspInit+0x9c>)
 8002950:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002952:	4a20      	ldr	r2, [pc, #128]	@ (80029d4 <HAL_TIM_Base_MspInit+0x9c>)
 8002954:	f043 0301 	orr.w	r3, r3, #1
 8002958:	6453      	str	r3, [r2, #68]	@ 0x44
 800295a:	4b1e      	ldr	r3, [pc, #120]	@ (80029d4 <HAL_TIM_Base_MspInit+0x9c>)
 800295c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800295e:	f003 0301 	and.w	r3, r3, #1
 8002962:	617b      	str	r3, [r7, #20]
 8002964:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8002966:	e02e      	b.n	80029c6 <HAL_TIM_Base_MspInit+0x8e>
  else if(htim_base->Instance==TIM2)
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	681b      	ldr	r3, [r3, #0]
 800296c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002970:	d10e      	bne.n	8002990 <HAL_TIM_Base_MspInit+0x58>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002972:	2300      	movs	r3, #0
 8002974:	613b      	str	r3, [r7, #16]
 8002976:	4b17      	ldr	r3, [pc, #92]	@ (80029d4 <HAL_TIM_Base_MspInit+0x9c>)
 8002978:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800297a:	4a16      	ldr	r2, [pc, #88]	@ (80029d4 <HAL_TIM_Base_MspInit+0x9c>)
 800297c:	f043 0301 	orr.w	r3, r3, #1
 8002980:	6413      	str	r3, [r2, #64]	@ 0x40
 8002982:	4b14      	ldr	r3, [pc, #80]	@ (80029d4 <HAL_TIM_Base_MspInit+0x9c>)
 8002984:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002986:	f003 0301 	and.w	r3, r3, #1
 800298a:	613b      	str	r3, [r7, #16]
 800298c:	693b      	ldr	r3, [r7, #16]
}
 800298e:	e01a      	b.n	80029c6 <HAL_TIM_Base_MspInit+0x8e>
  else if(htim_base->Instance==TIM3)
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	681b      	ldr	r3, [r3, #0]
 8002994:	4a10      	ldr	r2, [pc, #64]	@ (80029d8 <HAL_TIM_Base_MspInit+0xa0>)
 8002996:	4293      	cmp	r3, r2
 8002998:	d115      	bne.n	80029c6 <HAL_TIM_Base_MspInit+0x8e>
    __HAL_RCC_TIM3_CLK_ENABLE();
 800299a:	2300      	movs	r3, #0
 800299c:	60fb      	str	r3, [r7, #12]
 800299e:	4b0d      	ldr	r3, [pc, #52]	@ (80029d4 <HAL_TIM_Base_MspInit+0x9c>)
 80029a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80029a2:	4a0c      	ldr	r2, [pc, #48]	@ (80029d4 <HAL_TIM_Base_MspInit+0x9c>)
 80029a4:	f043 0302 	orr.w	r3, r3, #2
 80029a8:	6413      	str	r3, [r2, #64]	@ 0x40
 80029aa:	4b0a      	ldr	r3, [pc, #40]	@ (80029d4 <HAL_TIM_Base_MspInit+0x9c>)
 80029ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80029ae:	f003 0302 	and.w	r3, r3, #2
 80029b2:	60fb      	str	r3, [r7, #12]
 80029b4:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 80029b6:	2200      	movs	r2, #0
 80029b8:	2100      	movs	r1, #0
 80029ba:	201d      	movs	r0, #29
 80029bc:	f000 ff03 	bl	80037c6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 80029c0:	201d      	movs	r0, #29
 80029c2:	f000 ff1c 	bl	80037fe <HAL_NVIC_EnableIRQ>
}
 80029c6:	bf00      	nop
 80029c8:	3718      	adds	r7, #24
 80029ca:	46bd      	mov	sp, r7
 80029cc:	bd80      	pop	{r7, pc}
 80029ce:	bf00      	nop
 80029d0:	40010000 	.word	0x40010000
 80029d4:	40023800 	.word	0x40023800
 80029d8:	40000400 	.word	0x40000400

080029dc <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80029dc:	b580      	push	{r7, lr}
 80029de:	b08a      	sub	sp, #40	@ 0x28
 80029e0:	af00      	add	r7, sp, #0
 80029e2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80029e4:	f107 0314 	add.w	r3, r7, #20
 80029e8:	2200      	movs	r2, #0
 80029ea:	601a      	str	r2, [r3, #0]
 80029ec:	605a      	str	r2, [r3, #4]
 80029ee:	609a      	str	r2, [r3, #8]
 80029f0:	60da      	str	r2, [r3, #12]
 80029f2:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	681b      	ldr	r3, [r3, #0]
 80029f8:	4a24      	ldr	r2, [pc, #144]	@ (8002a8c <HAL_TIM_MspPostInit+0xb0>)
 80029fa:	4293      	cmp	r3, r2
 80029fc:	d11f      	bne.n	8002a3e <HAL_TIM_MspPostInit+0x62>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80029fe:	2300      	movs	r3, #0
 8002a00:	613b      	str	r3, [r7, #16]
 8002a02:	4b23      	ldr	r3, [pc, #140]	@ (8002a90 <HAL_TIM_MspPostInit+0xb4>)
 8002a04:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a06:	4a22      	ldr	r2, [pc, #136]	@ (8002a90 <HAL_TIM_MspPostInit+0xb4>)
 8002a08:	f043 0301 	orr.w	r3, r3, #1
 8002a0c:	6313      	str	r3, [r2, #48]	@ 0x30
 8002a0e:	4b20      	ldr	r3, [pc, #128]	@ (8002a90 <HAL_TIM_MspPostInit+0xb4>)
 8002a10:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a12:	f003 0301 	and.w	r3, r3, #1
 8002a16:	613b      	str	r3, [r7, #16]
 8002a18:	693b      	ldr	r3, [r7, #16]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8002a1a:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8002a1e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002a20:	2302      	movs	r3, #2
 8002a22:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a24:	2300      	movs	r3, #0
 8002a26:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002a28:	2300      	movs	r3, #0
 8002a2a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8002a2c:	2301      	movs	r3, #1
 8002a2e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002a30:	f107 0314 	add.w	r3, r7, #20
 8002a34:	4619      	mov	r1, r3
 8002a36:	4817      	ldr	r0, [pc, #92]	@ (8002a94 <HAL_TIM_MspPostInit+0xb8>)
 8002a38:	f000 ff8e 	bl	8003958 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8002a3c:	e022      	b.n	8002a84 <HAL_TIM_MspPostInit+0xa8>
  else if(htim->Instance==TIM3)
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	681b      	ldr	r3, [r3, #0]
 8002a42:	4a15      	ldr	r2, [pc, #84]	@ (8002a98 <HAL_TIM_MspPostInit+0xbc>)
 8002a44:	4293      	cmp	r3, r2
 8002a46:	d11d      	bne.n	8002a84 <HAL_TIM_MspPostInit+0xa8>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002a48:	2300      	movs	r3, #0
 8002a4a:	60fb      	str	r3, [r7, #12]
 8002a4c:	4b10      	ldr	r3, [pc, #64]	@ (8002a90 <HAL_TIM_MspPostInit+0xb4>)
 8002a4e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a50:	4a0f      	ldr	r2, [pc, #60]	@ (8002a90 <HAL_TIM_MspPostInit+0xb4>)
 8002a52:	f043 0301 	orr.w	r3, r3, #1
 8002a56:	6313      	str	r3, [r2, #48]	@ 0x30
 8002a58:	4b0d      	ldr	r3, [pc, #52]	@ (8002a90 <HAL_TIM_MspPostInit+0xb4>)
 8002a5a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a5c:	f003 0301 	and.w	r3, r3, #1
 8002a60:	60fb      	str	r3, [r7, #12]
 8002a62:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = Sensor_PWM_Pin;
 8002a64:	2380      	movs	r3, #128	@ 0x80
 8002a66:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002a68:	2302      	movs	r3, #2
 8002a6a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a6c:	2300      	movs	r3, #0
 8002a6e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002a70:	2300      	movs	r3, #0
 8002a72:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8002a74:	2302      	movs	r3, #2
 8002a76:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(Sensor_PWM_GPIO_Port, &GPIO_InitStruct);
 8002a78:	f107 0314 	add.w	r3, r7, #20
 8002a7c:	4619      	mov	r1, r3
 8002a7e:	4805      	ldr	r0, [pc, #20]	@ (8002a94 <HAL_TIM_MspPostInit+0xb8>)
 8002a80:	f000 ff6a 	bl	8003958 <HAL_GPIO_Init>
}
 8002a84:	bf00      	nop
 8002a86:	3728      	adds	r7, #40	@ 0x28
 8002a88:	46bd      	mov	sp, r7
 8002a8a:	bd80      	pop	{r7, pc}
 8002a8c:	40010000 	.word	0x40010000
 8002a90:	40023800 	.word	0x40023800
 8002a94:	40020000 	.word	0x40020000
 8002a98:	40000400 	.word	0x40000400

08002a9c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002a9c:	b580      	push	{r7, lr}
 8002a9e:	b08a      	sub	sp, #40	@ 0x28
 8002aa0:	af00      	add	r7, sp, #0
 8002aa2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002aa4:	f107 0314 	add.w	r3, r7, #20
 8002aa8:	2200      	movs	r2, #0
 8002aaa:	601a      	str	r2, [r3, #0]
 8002aac:	605a      	str	r2, [r3, #4]
 8002aae:	609a      	str	r2, [r3, #8]
 8002ab0:	60da      	str	r2, [r3, #12]
 8002ab2:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART6)
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	681b      	ldr	r3, [r3, #0]
 8002ab8:	4a1d      	ldr	r2, [pc, #116]	@ (8002b30 <HAL_UART_MspInit+0x94>)
 8002aba:	4293      	cmp	r3, r2
 8002abc:	d134      	bne.n	8002b28 <HAL_UART_MspInit+0x8c>
  {
  /* USER CODE BEGIN USART6_MspInit 0 */

  /* USER CODE END USART6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART6_CLK_ENABLE();
 8002abe:	2300      	movs	r3, #0
 8002ac0:	613b      	str	r3, [r7, #16]
 8002ac2:	4b1c      	ldr	r3, [pc, #112]	@ (8002b34 <HAL_UART_MspInit+0x98>)
 8002ac4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002ac6:	4a1b      	ldr	r2, [pc, #108]	@ (8002b34 <HAL_UART_MspInit+0x98>)
 8002ac8:	f043 0320 	orr.w	r3, r3, #32
 8002acc:	6453      	str	r3, [r2, #68]	@ 0x44
 8002ace:	4b19      	ldr	r3, [pc, #100]	@ (8002b34 <HAL_UART_MspInit+0x98>)
 8002ad0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002ad2:	f003 0320 	and.w	r3, r3, #32
 8002ad6:	613b      	str	r3, [r7, #16]
 8002ad8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002ada:	2300      	movs	r3, #0
 8002adc:	60fb      	str	r3, [r7, #12]
 8002ade:	4b15      	ldr	r3, [pc, #84]	@ (8002b34 <HAL_UART_MspInit+0x98>)
 8002ae0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ae2:	4a14      	ldr	r2, [pc, #80]	@ (8002b34 <HAL_UART_MspInit+0x98>)
 8002ae4:	f043 0301 	orr.w	r3, r3, #1
 8002ae8:	6313      	str	r3, [r2, #48]	@ 0x30
 8002aea:	4b12      	ldr	r3, [pc, #72]	@ (8002b34 <HAL_UART_MspInit+0x98>)
 8002aec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002aee:	f003 0301 	and.w	r3, r3, #1
 8002af2:	60fb      	str	r3, [r7, #12]
 8002af4:	68fb      	ldr	r3, [r7, #12]
    /**USART6 GPIO Configuration
    PA11     ------> USART6_TX
    PA12     ------> USART6_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8002af6:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8002afa:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002afc:	2302      	movs	r3, #2
 8002afe:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b00:	2300      	movs	r3, #0
 8002b02:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002b04:	2303      	movs	r3, #3
 8002b06:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 8002b08:	2308      	movs	r3, #8
 8002b0a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002b0c:	f107 0314 	add.w	r3, r7, #20
 8002b10:	4619      	mov	r1, r3
 8002b12:	4809      	ldr	r0, [pc, #36]	@ (8002b38 <HAL_UART_MspInit+0x9c>)
 8002b14:	f000 ff20 	bl	8003958 <HAL_GPIO_Init>

    /* USART6 interrupt Init */
    HAL_NVIC_SetPriority(USART6_IRQn, 0, 0);
 8002b18:	2200      	movs	r2, #0
 8002b1a:	2100      	movs	r1, #0
 8002b1c:	2047      	movs	r0, #71	@ 0x47
 8002b1e:	f000 fe52 	bl	80037c6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART6_IRQn);
 8002b22:	2047      	movs	r0, #71	@ 0x47
 8002b24:	f000 fe6b 	bl	80037fe <HAL_NVIC_EnableIRQ>

  /* USER CODE END USART6_MspInit 1 */

  }

}
 8002b28:	bf00      	nop
 8002b2a:	3728      	adds	r7, #40	@ 0x28
 8002b2c:	46bd      	mov	sp, r7
 8002b2e:	bd80      	pop	{r7, pc}
 8002b30:	40011400 	.word	0x40011400
 8002b34:	40023800 	.word	0x40023800
 8002b38:	40020000 	.word	0x40020000

08002b3c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002b3c:	b480      	push	{r7}
 8002b3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002b40:	bf00      	nop
 8002b42:	e7fd      	b.n	8002b40 <NMI_Handler+0x4>

08002b44 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002b44:	b480      	push	{r7}
 8002b46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002b48:	bf00      	nop
 8002b4a:	e7fd      	b.n	8002b48 <HardFault_Handler+0x4>

08002b4c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002b4c:	b480      	push	{r7}
 8002b4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002b50:	bf00      	nop
 8002b52:	e7fd      	b.n	8002b50 <MemManage_Handler+0x4>

08002b54 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002b54:	b480      	push	{r7}
 8002b56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002b58:	bf00      	nop
 8002b5a:	e7fd      	b.n	8002b58 <BusFault_Handler+0x4>

08002b5c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002b5c:	b480      	push	{r7}
 8002b5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002b60:	bf00      	nop
 8002b62:	e7fd      	b.n	8002b60 <UsageFault_Handler+0x4>

08002b64 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002b64:	b480      	push	{r7}
 8002b66:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002b68:	bf00      	nop
 8002b6a:	46bd      	mov	sp, r7
 8002b6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b70:	4770      	bx	lr

08002b72 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002b72:	b480      	push	{r7}
 8002b74:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002b76:	bf00      	nop
 8002b78:	46bd      	mov	sp, r7
 8002b7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b7e:	4770      	bx	lr

08002b80 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002b80:	b480      	push	{r7}
 8002b82:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002b84:	bf00      	nop
 8002b86:	46bd      	mov	sp, r7
 8002b88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b8c:	4770      	bx	lr

08002b8e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002b8e:	b580      	push	{r7, lr}
 8002b90:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002b92:	f7fe fb05 	bl	80011a0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002b96:	bf00      	nop
 8002b98:	bd80      	pop	{r7, pc}

08002b9a <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 8002b9a:	b580      	push	{r7, lr}
 8002b9c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(start_charge_Pin);
 8002b9e:	2002      	movs	r0, #2
 8002ba0:	f001 f890 	bl	8003cc4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 8002ba4:	bf00      	nop
 8002ba6:	bd80      	pop	{r7, pc}

08002ba8 <EXTI2_IRQHandler>:

/**
  * @brief This function handles EXTI line2 interrupt.
  */
void EXTI2_IRQHandler(void)
{
 8002ba8:	b580      	push	{r7, lr}
 8002baa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_IRQn 0 */

  /* USER CODE END EXTI2_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(start_key_Pin);
 8002bac:	2004      	movs	r0, #4
 8002bae:	f001 f889 	bl	8003cc4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_IRQn 1 */

  /* USER CODE END EXTI2_IRQn 1 */
}
 8002bb2:	bf00      	nop
 8002bb4:	bd80      	pop	{r7, pc}
	...

08002bb8 <ADC_IRQHandler>:

/**
  * @brief This function handles ADC1 global interrupt.
  */
void ADC_IRQHandler(void)
{
 8002bb8:	b580      	push	{r7, lr}
 8002bba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8002bbc:	4802      	ldr	r0, [pc, #8]	@ (8002bc8 <ADC_IRQHandler+0x10>)
 8002bbe:	f000 f9bd 	bl	8002f3c <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC_IRQn 1 */

  /* USER CODE END ADC_IRQn 1 */
}
 8002bc2:	bf00      	nop
 8002bc4:	bd80      	pop	{r7, pc}
 8002bc6:	bf00      	nop
 8002bc8:	200000fc 	.word	0x200000fc

08002bcc <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8002bcc:	b580      	push	{r7, lr}
 8002bce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(Echo_Pin);
 8002bd0:	2040      	movs	r0, #64	@ 0x40
 8002bd2:	f001 f877 	bl	8003cc4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8002bd6:	bf00      	nop
 8002bd8:	bd80      	pop	{r7, pc}
	...

08002bdc <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8002bdc:	b580      	push	{r7, lr}
 8002bde:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8002be0:	4802      	ldr	r0, [pc, #8]	@ (8002bec <TIM3_IRQHandler+0x10>)
 8002be2:	f001 fe93 	bl	800490c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8002be6:	bf00      	nop
 8002be8:	bd80      	pop	{r7, pc}
 8002bea:	bf00      	nop
 8002bec:	200001d4 	.word	0x200001d4

08002bf0 <USART6_IRQHandler>:

/**
  * @brief This function handles USART6 global interrupt.
  */
void USART6_IRQHandler(void)
{
 8002bf0:	b580      	push	{r7, lr}
 8002bf2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART6_IRQn 0 */

  /* USER CODE END USART6_IRQn 0 */
  HAL_UART_IRQHandler(&huart6);
 8002bf4:	4802      	ldr	r0, [pc, #8]	@ (8002c00 <USART6_IRQHandler+0x10>)
 8002bf6:	f002 fddb 	bl	80057b0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART6_IRQn 1 */

  /* USER CODE END USART6_IRQn 1 */
}
 8002bfa:	bf00      	nop
 8002bfc:	bd80      	pop	{r7, pc}
 8002bfe:	bf00      	nop
 8002c00:	2000021c 	.word	0x2000021c

08002c04 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002c04:	b480      	push	{r7}
 8002c06:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002c08:	4b06      	ldr	r3, [pc, #24]	@ (8002c24 <SystemInit+0x20>)
 8002c0a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002c0e:	4a05      	ldr	r2, [pc, #20]	@ (8002c24 <SystemInit+0x20>)
 8002c10:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002c14:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002c18:	bf00      	nop
 8002c1a:	46bd      	mov	sp, r7
 8002c1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c20:	4770      	bx	lr
 8002c22:	bf00      	nop
 8002c24:	e000ed00 	.word	0xe000ed00

08002c28 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8002c28:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002c60 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8002c2c:	f7ff ffea 	bl	8002c04 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002c30:	480c      	ldr	r0, [pc, #48]	@ (8002c64 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8002c32:	490d      	ldr	r1, [pc, #52]	@ (8002c68 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002c34:	4a0d      	ldr	r2, [pc, #52]	@ (8002c6c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8002c36:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002c38:	e002      	b.n	8002c40 <LoopCopyDataInit>

08002c3a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002c3a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002c3c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002c3e:	3304      	adds	r3, #4

08002c40 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002c40:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002c42:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002c44:	d3f9      	bcc.n	8002c3a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002c46:	4a0a      	ldr	r2, [pc, #40]	@ (8002c70 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002c48:	4c0a      	ldr	r4, [pc, #40]	@ (8002c74 <LoopFillZerobss+0x22>)
  movs r3, #0
 8002c4a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002c4c:	e001      	b.n	8002c52 <LoopFillZerobss>

08002c4e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002c4e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002c50:	3204      	adds	r2, #4

08002c52 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002c52:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002c54:	d3fb      	bcc.n	8002c4e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002c56:	f003 fd1f 	bl	8006698 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002c5a:	f7ff fa47 	bl	80020ec <main>
  bx  lr    
 8002c5e:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8002c60:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002c64:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002c68:	20000014 	.word	0x20000014
  ldr r2, =_sidata
 8002c6c:	08006720 	.word	0x08006720
  ldr r2, =_sbss
 8002c70:	20000014 	.word	0x20000014
  ldr r4, =_ebss
 8002c74:	2000026c 	.word	0x2000026c

08002c78 <DMA1_Stream0_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002c78:	e7fe      	b.n	8002c78 <DMA1_Stream0_IRQHandler>
	...

08002c7c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002c7c:	b580      	push	{r7, lr}
 8002c7e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002c80:	4b0e      	ldr	r3, [pc, #56]	@ (8002cbc <HAL_Init+0x40>)
 8002c82:	681b      	ldr	r3, [r3, #0]
 8002c84:	4a0d      	ldr	r2, [pc, #52]	@ (8002cbc <HAL_Init+0x40>)
 8002c86:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002c8a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002c8c:	4b0b      	ldr	r3, [pc, #44]	@ (8002cbc <HAL_Init+0x40>)
 8002c8e:	681b      	ldr	r3, [r3, #0]
 8002c90:	4a0a      	ldr	r2, [pc, #40]	@ (8002cbc <HAL_Init+0x40>)
 8002c92:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002c96:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002c98:	4b08      	ldr	r3, [pc, #32]	@ (8002cbc <HAL_Init+0x40>)
 8002c9a:	681b      	ldr	r3, [r3, #0]
 8002c9c:	4a07      	ldr	r2, [pc, #28]	@ (8002cbc <HAL_Init+0x40>)
 8002c9e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002ca2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002ca4:	2003      	movs	r0, #3
 8002ca6:	f000 fd83 	bl	80037b0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002caa:	200f      	movs	r0, #15
 8002cac:	f000 f808 	bl	8002cc0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002cb0:	f7ff fdce 	bl	8002850 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002cb4:	2300      	movs	r3, #0
}
 8002cb6:	4618      	mov	r0, r3
 8002cb8:	bd80      	pop	{r7, pc}
 8002cba:	bf00      	nop
 8002cbc:	40023c00 	.word	0x40023c00

08002cc0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002cc0:	b580      	push	{r7, lr}
 8002cc2:	b082      	sub	sp, #8
 8002cc4:	af00      	add	r7, sp, #0
 8002cc6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002cc8:	4b12      	ldr	r3, [pc, #72]	@ (8002d14 <HAL_InitTick+0x54>)
 8002cca:	681a      	ldr	r2, [r3, #0]
 8002ccc:	4b12      	ldr	r3, [pc, #72]	@ (8002d18 <HAL_InitTick+0x58>)
 8002cce:	781b      	ldrb	r3, [r3, #0]
 8002cd0:	4619      	mov	r1, r3
 8002cd2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002cd6:	fbb3 f3f1 	udiv	r3, r3, r1
 8002cda:	fbb2 f3f3 	udiv	r3, r2, r3
 8002cde:	4618      	mov	r0, r3
 8002ce0:	f000 fd9b 	bl	800381a <HAL_SYSTICK_Config>
 8002ce4:	4603      	mov	r3, r0
 8002ce6:	2b00      	cmp	r3, #0
 8002ce8:	d001      	beq.n	8002cee <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002cea:	2301      	movs	r3, #1
 8002cec:	e00e      	b.n	8002d0c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	2b0f      	cmp	r3, #15
 8002cf2:	d80a      	bhi.n	8002d0a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002cf4:	2200      	movs	r2, #0
 8002cf6:	6879      	ldr	r1, [r7, #4]
 8002cf8:	f04f 30ff 	mov.w	r0, #4294967295
 8002cfc:	f000 fd63 	bl	80037c6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002d00:	4a06      	ldr	r2, [pc, #24]	@ (8002d1c <HAL_InitTick+0x5c>)
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002d06:	2300      	movs	r3, #0
 8002d08:	e000      	b.n	8002d0c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002d0a:	2301      	movs	r3, #1
}
 8002d0c:	4618      	mov	r0, r3
 8002d0e:	3708      	adds	r7, #8
 8002d10:	46bd      	mov	sp, r7
 8002d12:	bd80      	pop	{r7, pc}
 8002d14:	20000008 	.word	0x20000008
 8002d18:	20000010 	.word	0x20000010
 8002d1c:	2000000c 	.word	0x2000000c

08002d20 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002d20:	b480      	push	{r7}
 8002d22:	af00      	add	r7, sp, #0
  return uwTick;
 8002d24:	4b03      	ldr	r3, [pc, #12]	@ (8002d34 <HAL_GetTick+0x14>)
 8002d26:	681b      	ldr	r3, [r3, #0]
}
 8002d28:	4618      	mov	r0, r3
 8002d2a:	46bd      	mov	sp, r7
 8002d2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d30:	4770      	bx	lr
 8002d32:	bf00      	nop
 8002d34:	20000268 	.word	0x20000268

08002d38 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002d38:	b580      	push	{r7, lr}
 8002d3a:	b084      	sub	sp, #16
 8002d3c:	af00      	add	r7, sp, #0
 8002d3e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002d40:	2300      	movs	r3, #0
 8002d42:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	2b00      	cmp	r3, #0
 8002d48:	d101      	bne.n	8002d4e <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8002d4a:	2301      	movs	r3, #1
 8002d4c:	e033      	b.n	8002db6 <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d52:	2b00      	cmp	r3, #0
 8002d54:	d109      	bne.n	8002d6a <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002d56:	6878      	ldr	r0, [r7, #4]
 8002d58:	f7ff fda2 	bl	80028a0 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	2200      	movs	r2, #0
 8002d60:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	2200      	movs	r2, #0
 8002d66:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d6e:	f003 0310 	and.w	r3, r3, #16
 8002d72:	2b00      	cmp	r3, #0
 8002d74:	d118      	bne.n	8002da8 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d7a:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8002d7e:	f023 0302 	bic.w	r3, r3, #2
 8002d82:	f043 0202 	orr.w	r2, r3, #2
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 8002d8a:	6878      	ldr	r0, [r7, #4]
 8002d8c:	f000 fb3a 	bl	8003404 <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	2200      	movs	r2, #0
 8002d94:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d9a:	f023 0303 	bic.w	r3, r3, #3
 8002d9e:	f043 0201 	orr.w	r2, r3, #1
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	641a      	str	r2, [r3, #64]	@ 0x40
 8002da6:	e001      	b.n	8002dac <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8002da8:	2301      	movs	r3, #1
 8002daa:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	2200      	movs	r2, #0
 8002db0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 8002db4:	7bfb      	ldrb	r3, [r7, #15]
}
 8002db6:	4618      	mov	r0, r3
 8002db8:	3710      	adds	r7, #16
 8002dba:	46bd      	mov	sp, r7
 8002dbc:	bd80      	pop	{r7, pc}
	...

08002dc0 <HAL_ADC_Start_IT>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_IT(ADC_HandleTypeDef *hadc)
{
 8002dc0:	b480      	push	{r7}
 8002dc2:	b085      	sub	sp, #20
 8002dc4:	af00      	add	r7, sp, #0
 8002dc6:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 8002dc8:	2300      	movs	r3, #0
 8002dca:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002dd2:	2b01      	cmp	r3, #1
 8002dd4:	d101      	bne.n	8002dda <HAL_ADC_Start_IT+0x1a>
 8002dd6:	2302      	movs	r3, #2
 8002dd8:	e0a1      	b.n	8002f1e <HAL_ADC_Start_IT+0x15e>
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	2201      	movs	r2, #1
 8002dde:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	681b      	ldr	r3, [r3, #0]
 8002de6:	689b      	ldr	r3, [r3, #8]
 8002de8:	f003 0301 	and.w	r3, r3, #1
 8002dec:	2b01      	cmp	r3, #1
 8002dee:	d018      	beq.n	8002e22 <HAL_ADC_Start_IT+0x62>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	681b      	ldr	r3, [r3, #0]
 8002df4:	689a      	ldr	r2, [r3, #8]
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	681b      	ldr	r3, [r3, #0]
 8002dfa:	f042 0201 	orr.w	r2, r2, #1
 8002dfe:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8002e00:	4b4a      	ldr	r3, [pc, #296]	@ (8002f2c <HAL_ADC_Start_IT+0x16c>)
 8002e02:	681b      	ldr	r3, [r3, #0]
 8002e04:	4a4a      	ldr	r2, [pc, #296]	@ (8002f30 <HAL_ADC_Start_IT+0x170>)
 8002e06:	fba2 2303 	umull	r2, r3, r2, r3
 8002e0a:	0c9a      	lsrs	r2, r3, #18
 8002e0c:	4613      	mov	r3, r2
 8002e0e:	005b      	lsls	r3, r3, #1
 8002e10:	4413      	add	r3, r2
 8002e12:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 8002e14:	e002      	b.n	8002e1c <HAL_ADC_Start_IT+0x5c>
    {
      counter--;
 8002e16:	68bb      	ldr	r3, [r7, #8]
 8002e18:	3b01      	subs	r3, #1
 8002e1a:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 8002e1c:	68bb      	ldr	r3, [r7, #8]
 8002e1e:	2b00      	cmp	r3, #0
 8002e20:	d1f9      	bne.n	8002e16 <HAL_ADC_Start_IT+0x56>
    }
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	681b      	ldr	r3, [r3, #0]
 8002e26:	689b      	ldr	r3, [r3, #8]
 8002e28:	f003 0301 	and.w	r3, r3, #1
 8002e2c:	2b01      	cmp	r3, #1
 8002e2e:	d169      	bne.n	8002f04 <HAL_ADC_Start_IT+0x144>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e34:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8002e38:	f023 0301 	bic.w	r3, r3, #1
 8002e3c:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	681b      	ldr	r3, [r3, #0]
 8002e48:	685b      	ldr	r3, [r3, #4]
 8002e4a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002e4e:	2b00      	cmp	r3, #0
 8002e50:	d007      	beq.n	8002e62 <HAL_ADC_Start_IT+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e56:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8002e5a:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e66:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002e6a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002e6e:	d106      	bne.n	8002e7e <HAL_ADC_Start_IT+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002e74:	f023 0206 	bic.w	r2, r3, #6
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	645a      	str	r2, [r3, #68]	@ 0x44
 8002e7c:	e002      	b.n	8002e84 <HAL_ADC_Start_IT+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	2200      	movs	r2, #0
 8002e82:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	2200      	movs	r2, #0
 8002e88:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002e8c:	4b29      	ldr	r3, [pc, #164]	@ (8002f34 <HAL_ADC_Start_IT+0x174>)
 8002e8e:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	681b      	ldr	r3, [r3, #0]
 8002e94:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 8002e98:	601a      	str	r2, [r3, #0]

    /* Enable end of conversion interrupt for regular group */
    __HAL_ADC_ENABLE_IT(hadc, (ADC_IT_EOC | ADC_IT_OVR));
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	681b      	ldr	r3, [r3, #0]
 8002e9e:	685b      	ldr	r3, [r3, #4]
 8002ea0:	687a      	ldr	r2, [r7, #4]
 8002ea2:	6812      	ldr	r2, [r2, #0]
 8002ea4:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8002ea8:	f043 0320 	orr.w	r3, r3, #32
 8002eac:	6053      	str	r3, [r2, #4]

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8002eae:	68fb      	ldr	r3, [r7, #12]
 8002eb0:	685b      	ldr	r3, [r3, #4]
 8002eb2:	f003 031f 	and.w	r3, r3, #31
 8002eb6:	2b00      	cmp	r3, #0
 8002eb8:	d10f      	bne.n	8002eda <HAL_ADC_Start_IT+0x11a>
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	681b      	ldr	r3, [r3, #0]
 8002ebe:	689b      	ldr	r3, [r3, #8]
 8002ec0:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8002ec4:	2b00      	cmp	r3, #0
 8002ec6:	d129      	bne.n	8002f1c <HAL_ADC_Start_IT+0x15c>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	681b      	ldr	r3, [r3, #0]
 8002ecc:	689a      	ldr	r2, [r3, #8]
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	681b      	ldr	r3, [r3, #0]
 8002ed2:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8002ed6:	609a      	str	r2, [r3, #8]
 8002ed8:	e020      	b.n	8002f1c <HAL_ADC_Start_IT+0x15c>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	681b      	ldr	r3, [r3, #0]
 8002ede:	4a16      	ldr	r2, [pc, #88]	@ (8002f38 <HAL_ADC_Start_IT+0x178>)
 8002ee0:	4293      	cmp	r3, r2
 8002ee2:	d11b      	bne.n	8002f1c <HAL_ADC_Start_IT+0x15c>
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	681b      	ldr	r3, [r3, #0]
 8002ee8:	689b      	ldr	r3, [r3, #8]
 8002eea:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8002eee:	2b00      	cmp	r3, #0
 8002ef0:	d114      	bne.n	8002f1c <HAL_ADC_Start_IT+0x15c>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	681b      	ldr	r3, [r3, #0]
 8002ef6:	689a      	ldr	r2, [r3, #8]
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	681b      	ldr	r3, [r3, #0]
 8002efc:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8002f00:	609a      	str	r2, [r3, #8]
 8002f02:	e00b      	b.n	8002f1c <HAL_ADC_Start_IT+0x15c>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f08:	f043 0210 	orr.w	r2, r3, #16
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002f14:	f043 0201 	orr.w	r2, r3, #1
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return HAL_OK;
 8002f1c:	2300      	movs	r3, #0
}
 8002f1e:	4618      	mov	r0, r3
 8002f20:	3714      	adds	r7, #20
 8002f22:	46bd      	mov	sp, r7
 8002f24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f28:	4770      	bx	lr
 8002f2a:	bf00      	nop
 8002f2c:	20000008 	.word	0x20000008
 8002f30:	431bde83 	.word	0x431bde83
 8002f34:	40012300 	.word	0x40012300
 8002f38:	40012000 	.word	0x40012000

08002f3c <HAL_ADC_IRQHandler>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 8002f3c:	b580      	push	{r7, lr}
 8002f3e:	b086      	sub	sp, #24
 8002f40:	af00      	add	r7, sp, #0
 8002f42:	6078      	str	r0, [r7, #4]
  uint32_t tmp1 = 0U, tmp2 = 0U;
 8002f44:	2300      	movs	r3, #0
 8002f46:	617b      	str	r3, [r7, #20]
 8002f48:	2300      	movs	r3, #0
 8002f4a:	613b      	str	r3, [r7, #16]

  uint32_t tmp_sr = hadc->Instance->SR;
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	681b      	ldr	r3, [r3, #0]
 8002f50:	681b      	ldr	r3, [r3, #0]
 8002f52:	60fb      	str	r3, [r7, #12]
  uint32_t tmp_cr1 = hadc->Instance->CR1;
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	685b      	ldr	r3, [r3, #4]
 8002f5a:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));

  tmp1 = tmp_sr & ADC_FLAG_EOC;
 8002f5c:	68fb      	ldr	r3, [r7, #12]
 8002f5e:	f003 0302 	and.w	r3, r3, #2
 8002f62:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_EOC;
 8002f64:	68bb      	ldr	r3, [r7, #8]
 8002f66:	f003 0320 	and.w	r3, r3, #32
 8002f6a:	613b      	str	r3, [r7, #16]
  /* Check End of conversion flag for regular channels */
  if (tmp1 && tmp2)
 8002f6c:	697b      	ldr	r3, [r7, #20]
 8002f6e:	2b00      	cmp	r3, #0
 8002f70:	d049      	beq.n	8003006 <HAL_ADC_IRQHandler+0xca>
 8002f72:	693b      	ldr	r3, [r7, #16]
 8002f74:	2b00      	cmp	r3, #0
 8002f76:	d046      	beq.n	8003006 <HAL_ADC_IRQHandler+0xca>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f7c:	f003 0310 	and.w	r3, r3, #16
 8002f80:	2b00      	cmp	r3, #0
 8002f82:	d105      	bne.n	8002f90 <HAL_ADC_IRQHandler+0x54>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f88:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	641a      	str	r2, [r3, #64]	@ 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	681b      	ldr	r3, [r3, #0]
 8002f94:	689b      	ldr	r3, [r3, #8]
 8002f96:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8002f9a:	2b00      	cmp	r3, #0
 8002f9c:	d12b      	bne.n	8002ff6 <HAL_ADC_IRQHandler+0xba>
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	7e1b      	ldrb	r3, [r3, #24]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002fa2:	2b00      	cmp	r3, #0
 8002fa4:	d127      	bne.n	8002ff6 <HAL_ADC_IRQHandler+0xba>
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	681b      	ldr	r3, [r3, #0]
 8002faa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002fac:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002fb0:	2b00      	cmp	r3, #0
 8002fb2:	d006      	beq.n	8002fc2 <HAL_ADC_IRQHandler+0x86>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	681b      	ldr	r3, [r3, #0]
 8002fb8:	689b      	ldr	r3, [r3, #8]
 8002fba:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8002fbe:	2b00      	cmp	r3, #0
 8002fc0:	d119      	bne.n	8002ff6 <HAL_ADC_IRQHandler+0xba>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	681b      	ldr	r3, [r3, #0]
 8002fc6:	685a      	ldr	r2, [r3, #4]
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	681b      	ldr	r3, [r3, #0]
 8002fcc:	f022 0220 	bic.w	r2, r2, #32
 8002fd0:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002fd6:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	641a      	str	r2, [r3, #64]	@ 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002fe2:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002fe6:	2b00      	cmp	r3, #0
 8002fe8:	d105      	bne.n	8002ff6 <HAL_ADC_IRQHandler+0xba>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002fee:	f043 0201 	orr.w	r2, r3, #1
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8002ff6:	6878      	ldr	r0, [r7, #4]
 8002ff8:	f7fe f942 	bl	8001280 <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	681b      	ldr	r3, [r3, #0]
 8003000:	f06f 0212 	mvn.w	r2, #18
 8003004:	601a      	str	r2, [r3, #0]
  }

  tmp1 = tmp_sr & ADC_FLAG_JEOC;
 8003006:	68fb      	ldr	r3, [r7, #12]
 8003008:	f003 0304 	and.w	r3, r3, #4
 800300c:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_JEOC;
 800300e:	68bb      	ldr	r3, [r7, #8]
 8003010:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003014:	613b      	str	r3, [r7, #16]
  /* Check End of conversion flag for injected channels */
  if (tmp1 && tmp2)
 8003016:	697b      	ldr	r3, [r7, #20]
 8003018:	2b00      	cmp	r3, #0
 800301a:	d057      	beq.n	80030cc <HAL_ADC_IRQHandler+0x190>
 800301c:	693b      	ldr	r3, [r7, #16]
 800301e:	2b00      	cmp	r3, #0
 8003020:	d054      	beq.n	80030cc <HAL_ADC_IRQHandler+0x190>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003026:	f003 0310 	and.w	r3, r3, #16
 800302a:	2b00      	cmp	r3, #0
 800302c:	d105      	bne.n	800303a <HAL_ADC_IRQHandler+0xfe>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003032:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Determine whether any further conversion upcoming on group injected  */
    /* by external trigger, scan sequence on going or by automatic injected */
    /* conversion from group regular (same conditions as group regular      */
    /* interruption disabling above).                                       */
    if (ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	681b      	ldr	r3, [r3, #0]
 800303e:	689b      	ldr	r3, [r3, #8]
 8003040:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 8003044:	2b00      	cmp	r3, #0
 8003046:	d139      	bne.n	80030bc <HAL_ADC_IRQHandler+0x180>
        (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	681b      	ldr	r3, [r3, #0]
 800304c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800304e:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
    if (ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8003052:	2b00      	cmp	r3, #0
 8003054:	d006      	beq.n	8003064 <HAL_ADC_IRQHandler+0x128>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)) &&
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	681b      	ldr	r3, [r3, #0]
 800305a:	689b      	ldr	r3, [r3, #8]
 800305c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 8003060:	2b00      	cmp	r3, #0
 8003062:	d12b      	bne.n	80030bc <HAL_ADC_IRQHandler+0x180>
        (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	681b      	ldr	r3, [r3, #0]
 8003068:	685b      	ldr	r3, [r3, #4]
 800306a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)) &&
 800306e:	2b00      	cmp	r3, #0
 8003070:	d124      	bne.n	80030bc <HAL_ADC_IRQHandler+0x180>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	681b      	ldr	r3, [r3, #0]
 8003076:	689b      	ldr	r3, [r3, #8]
 8003078:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
        (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 800307c:	2b00      	cmp	r3, #0
 800307e:	d11d      	bne.n	80030bc <HAL_ADC_IRQHandler+0x180>
          (hadc->Init.ContinuousConvMode == DISABLE))))
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	7e1b      	ldrb	r3, [r3, #24]
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8003084:	2b00      	cmp	r3, #0
 8003086:	d119      	bne.n	80030bc <HAL_ADC_IRQHandler+0x180>
    {
      /* Disable ADC end of single conversion interrupt on group injected */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	681b      	ldr	r3, [r3, #0]
 800308c:	685a      	ldr	r2, [r3, #4]
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	681b      	ldr	r3, [r3, #0]
 8003092:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003096:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800309c:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	641a      	str	r2, [r3, #64]	@ 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80030a8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80030ac:	2b00      	cmp	r3, #0
 80030ae:	d105      	bne.n	80030bc <HAL_ADC_IRQHandler+0x180>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80030b4:	f043 0201 	orr.w	r2, r3, #1
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	641a      	str	r2, [r3, #64]	@ 0x40
    /* Conversion complete callback */
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 80030bc:	6878      	ldr	r0, [r7, #4]
 80030be:	f000 fa9d 	bl	80035fc <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	681b      	ldr	r3, [r3, #0]
 80030c6:	f06f 020c 	mvn.w	r2, #12
 80030ca:	601a      	str	r2, [r3, #0]
  }

  tmp1 = tmp_sr & ADC_FLAG_AWD;
 80030cc:	68fb      	ldr	r3, [r7, #12]
 80030ce:	f003 0301 	and.w	r3, r3, #1
 80030d2:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_AWD;
 80030d4:	68bb      	ldr	r3, [r7, #8]
 80030d6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80030da:	613b      	str	r3, [r7, #16]
  /* Check Analog watchdog flag */
  if (tmp1 && tmp2)
 80030dc:	697b      	ldr	r3, [r7, #20]
 80030de:	2b00      	cmp	r3, #0
 80030e0:	d017      	beq.n	8003112 <HAL_ADC_IRQHandler+0x1d6>
 80030e2:	693b      	ldr	r3, [r7, #16]
 80030e4:	2b00      	cmp	r3, #0
 80030e6:	d014      	beq.n	8003112 <HAL_ADC_IRQHandler+0x1d6>
  {
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	681b      	ldr	r3, [r3, #0]
 80030ec:	681b      	ldr	r3, [r3, #0]
 80030ee:	f003 0301 	and.w	r3, r3, #1
 80030f2:	2b01      	cmp	r3, #1
 80030f4:	d10d      	bne.n	8003112 <HAL_ADC_IRQHandler+0x1d6>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80030fa:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Level out of window callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 8003102:	6878      	ldr	r0, [r7, #4]
 8003104:	f000 f837 	bl	8003176 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	681b      	ldr	r3, [r3, #0]
 800310c:	f06f 0201 	mvn.w	r2, #1
 8003110:	601a      	str	r2, [r3, #0]
    }
  }

  tmp1 = tmp_sr & ADC_FLAG_OVR;
 8003112:	68fb      	ldr	r3, [r7, #12]
 8003114:	f003 0320 	and.w	r3, r3, #32
 8003118:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_OVR;
 800311a:	68bb      	ldr	r3, [r7, #8]
 800311c:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8003120:	613b      	str	r3, [r7, #16]
  /* Check Overrun flag */
  if (tmp1 && tmp2)
 8003122:	697b      	ldr	r3, [r7, #20]
 8003124:	2b00      	cmp	r3, #0
 8003126:	d015      	beq.n	8003154 <HAL_ADC_IRQHandler+0x218>
 8003128:	693b      	ldr	r3, [r7, #16]
 800312a:	2b00      	cmp	r3, #0
 800312c:	d012      	beq.n	8003154 <HAL_ADC_IRQHandler+0x218>
    /* Note: On STM32F4, ADC overrun can be set through other parameters    */
    /*       refer to description of parameter "EOCSelection" for more      */
    /*       details.                                                       */

    /* Set ADC error code to overrun */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003132:	f043 0202 	orr.w	r2, r3, #2
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	681b      	ldr	r3, [r3, #0]
 800313e:	f06f 0220 	mvn.w	r2, #32
 8003142:	601a      	str	r2, [r3, #0]

    /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ErrorCallback(hadc);
#else
    HAL_ADC_ErrorCallback(hadc);
 8003144:	6878      	ldr	r0, [r7, #4]
 8003146:	f000 f820 	bl	800318a <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	681b      	ldr	r3, [r3, #0]
 800314e:	f06f 0220 	mvn.w	r2, #32
 8003152:	601a      	str	r2, [r3, #0]
  }
}
 8003154:	bf00      	nop
 8003156:	3718      	adds	r7, #24
 8003158:	46bd      	mov	sp, r7
 800315a:	bd80      	pop	{r7, pc}

0800315c <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 800315c:	b480      	push	{r7}
 800315e:	b083      	sub	sp, #12
 8003160:	af00      	add	r7, sp, #0
 8003162:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */
  return hadc->Instance->DR;
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	681b      	ldr	r3, [r3, #0]
 8003168:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 800316a:	4618      	mov	r0, r3
 800316c:	370c      	adds	r7, #12
 800316e:	46bd      	mov	sp, r7
 8003170:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003174:	4770      	bx	lr

08003176 <HAL_ADC_LevelOutOfWindowCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 8003176:	b480      	push	{r7}
 8003178:	b083      	sub	sp, #12
 800317a:	af00      	add	r7, sp, #0
 800317c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_LevelOoutOfWindowCallback could be implemented in the user file
   */
}
 800317e:	bf00      	nop
 8003180:	370c      	adds	r7, #12
 8003182:	46bd      	mov	sp, r7
 8003184:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003188:	4770      	bx	lr

0800318a <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 800318a:	b480      	push	{r7}
 800318c:	b083      	sub	sp, #12
 800318e:	af00      	add	r7, sp, #0
 8003190:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8003192:	bf00      	nop
 8003194:	370c      	adds	r7, #12
 8003196:	46bd      	mov	sp, r7
 8003198:	f85d 7b04 	ldr.w	r7, [sp], #4
 800319c:	4770      	bx	lr
	...

080031a0 <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 80031a0:	b480      	push	{r7}
 80031a2:	b085      	sub	sp, #20
 80031a4:	af00      	add	r7, sp, #0
 80031a6:	6078      	str	r0, [r7, #4]
 80031a8:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 80031aa:	2300      	movs	r3, #0
 80031ac:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80031b4:	2b01      	cmp	r3, #1
 80031b6:	d101      	bne.n	80031bc <HAL_ADC_ConfigChannel+0x1c>
 80031b8:	2302      	movs	r3, #2
 80031ba:	e113      	b.n	80033e4 <HAL_ADC_ConfigChannel+0x244>
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	2201      	movs	r2, #1
 80031c0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 80031c4:	683b      	ldr	r3, [r7, #0]
 80031c6:	681b      	ldr	r3, [r3, #0]
 80031c8:	2b09      	cmp	r3, #9
 80031ca:	d925      	bls.n	8003218 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	681b      	ldr	r3, [r3, #0]
 80031d0:	68d9      	ldr	r1, [r3, #12]
 80031d2:	683b      	ldr	r3, [r7, #0]
 80031d4:	681b      	ldr	r3, [r3, #0]
 80031d6:	b29b      	uxth	r3, r3
 80031d8:	461a      	mov	r2, r3
 80031da:	4613      	mov	r3, r2
 80031dc:	005b      	lsls	r3, r3, #1
 80031de:	4413      	add	r3, r2
 80031e0:	3b1e      	subs	r3, #30
 80031e2:	2207      	movs	r2, #7
 80031e4:	fa02 f303 	lsl.w	r3, r2, r3
 80031e8:	43da      	mvns	r2, r3
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	681b      	ldr	r3, [r3, #0]
 80031ee:	400a      	ands	r2, r1
 80031f0:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	681b      	ldr	r3, [r3, #0]
 80031f6:	68d9      	ldr	r1, [r3, #12]
 80031f8:	683b      	ldr	r3, [r7, #0]
 80031fa:	689a      	ldr	r2, [r3, #8]
 80031fc:	683b      	ldr	r3, [r7, #0]
 80031fe:	681b      	ldr	r3, [r3, #0]
 8003200:	b29b      	uxth	r3, r3
 8003202:	4618      	mov	r0, r3
 8003204:	4603      	mov	r3, r0
 8003206:	005b      	lsls	r3, r3, #1
 8003208:	4403      	add	r3, r0
 800320a:	3b1e      	subs	r3, #30
 800320c:	409a      	lsls	r2, r3
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	681b      	ldr	r3, [r3, #0]
 8003212:	430a      	orrs	r2, r1
 8003214:	60da      	str	r2, [r3, #12]
 8003216:	e022      	b.n	800325e <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	681b      	ldr	r3, [r3, #0]
 800321c:	6919      	ldr	r1, [r3, #16]
 800321e:	683b      	ldr	r3, [r7, #0]
 8003220:	681b      	ldr	r3, [r3, #0]
 8003222:	b29b      	uxth	r3, r3
 8003224:	461a      	mov	r2, r3
 8003226:	4613      	mov	r3, r2
 8003228:	005b      	lsls	r3, r3, #1
 800322a:	4413      	add	r3, r2
 800322c:	2207      	movs	r2, #7
 800322e:	fa02 f303 	lsl.w	r3, r2, r3
 8003232:	43da      	mvns	r2, r3
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	681b      	ldr	r3, [r3, #0]
 8003238:	400a      	ands	r2, r1
 800323a:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	681b      	ldr	r3, [r3, #0]
 8003240:	6919      	ldr	r1, [r3, #16]
 8003242:	683b      	ldr	r3, [r7, #0]
 8003244:	689a      	ldr	r2, [r3, #8]
 8003246:	683b      	ldr	r3, [r7, #0]
 8003248:	681b      	ldr	r3, [r3, #0]
 800324a:	b29b      	uxth	r3, r3
 800324c:	4618      	mov	r0, r3
 800324e:	4603      	mov	r3, r0
 8003250:	005b      	lsls	r3, r3, #1
 8003252:	4403      	add	r3, r0
 8003254:	409a      	lsls	r2, r3
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	681b      	ldr	r3, [r3, #0]
 800325a:	430a      	orrs	r2, r1
 800325c:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 800325e:	683b      	ldr	r3, [r7, #0]
 8003260:	685b      	ldr	r3, [r3, #4]
 8003262:	2b06      	cmp	r3, #6
 8003264:	d824      	bhi.n	80032b0 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	681b      	ldr	r3, [r3, #0]
 800326a:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 800326c:	683b      	ldr	r3, [r7, #0]
 800326e:	685a      	ldr	r2, [r3, #4]
 8003270:	4613      	mov	r3, r2
 8003272:	009b      	lsls	r3, r3, #2
 8003274:	4413      	add	r3, r2
 8003276:	3b05      	subs	r3, #5
 8003278:	221f      	movs	r2, #31
 800327a:	fa02 f303 	lsl.w	r3, r2, r3
 800327e:	43da      	mvns	r2, r3
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	681b      	ldr	r3, [r3, #0]
 8003284:	400a      	ands	r2, r1
 8003286:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	681b      	ldr	r3, [r3, #0]
 800328c:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 800328e:	683b      	ldr	r3, [r7, #0]
 8003290:	681b      	ldr	r3, [r3, #0]
 8003292:	b29b      	uxth	r3, r3
 8003294:	4618      	mov	r0, r3
 8003296:	683b      	ldr	r3, [r7, #0]
 8003298:	685a      	ldr	r2, [r3, #4]
 800329a:	4613      	mov	r3, r2
 800329c:	009b      	lsls	r3, r3, #2
 800329e:	4413      	add	r3, r2
 80032a0:	3b05      	subs	r3, #5
 80032a2:	fa00 f203 	lsl.w	r2, r0, r3
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	681b      	ldr	r3, [r3, #0]
 80032aa:	430a      	orrs	r2, r1
 80032ac:	635a      	str	r2, [r3, #52]	@ 0x34
 80032ae:	e04c      	b.n	800334a <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80032b0:	683b      	ldr	r3, [r7, #0]
 80032b2:	685b      	ldr	r3, [r3, #4]
 80032b4:	2b0c      	cmp	r3, #12
 80032b6:	d824      	bhi.n	8003302 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	681b      	ldr	r3, [r3, #0]
 80032bc:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80032be:	683b      	ldr	r3, [r7, #0]
 80032c0:	685a      	ldr	r2, [r3, #4]
 80032c2:	4613      	mov	r3, r2
 80032c4:	009b      	lsls	r3, r3, #2
 80032c6:	4413      	add	r3, r2
 80032c8:	3b23      	subs	r3, #35	@ 0x23
 80032ca:	221f      	movs	r2, #31
 80032cc:	fa02 f303 	lsl.w	r3, r2, r3
 80032d0:	43da      	mvns	r2, r3
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	681b      	ldr	r3, [r3, #0]
 80032d6:	400a      	ands	r2, r1
 80032d8:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	681b      	ldr	r3, [r3, #0]
 80032de:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80032e0:	683b      	ldr	r3, [r7, #0]
 80032e2:	681b      	ldr	r3, [r3, #0]
 80032e4:	b29b      	uxth	r3, r3
 80032e6:	4618      	mov	r0, r3
 80032e8:	683b      	ldr	r3, [r7, #0]
 80032ea:	685a      	ldr	r2, [r3, #4]
 80032ec:	4613      	mov	r3, r2
 80032ee:	009b      	lsls	r3, r3, #2
 80032f0:	4413      	add	r3, r2
 80032f2:	3b23      	subs	r3, #35	@ 0x23
 80032f4:	fa00 f203 	lsl.w	r2, r0, r3
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	681b      	ldr	r3, [r3, #0]
 80032fc:	430a      	orrs	r2, r1
 80032fe:	631a      	str	r2, [r3, #48]	@ 0x30
 8003300:	e023      	b.n	800334a <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	681b      	ldr	r3, [r3, #0]
 8003306:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8003308:	683b      	ldr	r3, [r7, #0]
 800330a:	685a      	ldr	r2, [r3, #4]
 800330c:	4613      	mov	r3, r2
 800330e:	009b      	lsls	r3, r3, #2
 8003310:	4413      	add	r3, r2
 8003312:	3b41      	subs	r3, #65	@ 0x41
 8003314:	221f      	movs	r2, #31
 8003316:	fa02 f303 	lsl.w	r3, r2, r3
 800331a:	43da      	mvns	r2, r3
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	681b      	ldr	r3, [r3, #0]
 8003320:	400a      	ands	r2, r1
 8003322:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	681b      	ldr	r3, [r3, #0]
 8003328:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800332a:	683b      	ldr	r3, [r7, #0]
 800332c:	681b      	ldr	r3, [r3, #0]
 800332e:	b29b      	uxth	r3, r3
 8003330:	4618      	mov	r0, r3
 8003332:	683b      	ldr	r3, [r7, #0]
 8003334:	685a      	ldr	r2, [r3, #4]
 8003336:	4613      	mov	r3, r2
 8003338:	009b      	lsls	r3, r3, #2
 800333a:	4413      	add	r3, r2
 800333c:	3b41      	subs	r3, #65	@ 0x41
 800333e:	fa00 f203 	lsl.w	r2, r0, r3
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	681b      	ldr	r3, [r3, #0]
 8003346:	430a      	orrs	r2, r1
 8003348:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800334a:	4b29      	ldr	r3, [pc, #164]	@ (80033f0 <HAL_ADC_ConfigChannel+0x250>)
 800334c:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	681b      	ldr	r3, [r3, #0]
 8003352:	4a28      	ldr	r2, [pc, #160]	@ (80033f4 <HAL_ADC_ConfigChannel+0x254>)
 8003354:	4293      	cmp	r3, r2
 8003356:	d10f      	bne.n	8003378 <HAL_ADC_ConfigChannel+0x1d8>
 8003358:	683b      	ldr	r3, [r7, #0]
 800335a:	681b      	ldr	r3, [r3, #0]
 800335c:	2b12      	cmp	r3, #18
 800335e:	d10b      	bne.n	8003378 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8003360:	68fb      	ldr	r3, [r7, #12]
 8003362:	685b      	ldr	r3, [r3, #4]
 8003364:	f423 0200 	bic.w	r2, r3, #8388608	@ 0x800000
 8003368:	68fb      	ldr	r3, [r7, #12]
 800336a:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 800336c:	68fb      	ldr	r3, [r7, #12]
 800336e:	685b      	ldr	r3, [r3, #4]
 8003370:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 8003374:	68fb      	ldr	r3, [r7, #12]
 8003376:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	681b      	ldr	r3, [r3, #0]
 800337c:	4a1d      	ldr	r2, [pc, #116]	@ (80033f4 <HAL_ADC_ConfigChannel+0x254>)
 800337e:	4293      	cmp	r3, r2
 8003380:	d12b      	bne.n	80033da <HAL_ADC_ConfigChannel+0x23a>
 8003382:	683b      	ldr	r3, [r7, #0]
 8003384:	681b      	ldr	r3, [r3, #0]
 8003386:	4a1c      	ldr	r2, [pc, #112]	@ (80033f8 <HAL_ADC_ConfigChannel+0x258>)
 8003388:	4293      	cmp	r3, r2
 800338a:	d003      	beq.n	8003394 <HAL_ADC_ConfigChannel+0x1f4>
 800338c:	683b      	ldr	r3, [r7, #0]
 800338e:	681b      	ldr	r3, [r3, #0]
 8003390:	2b11      	cmp	r3, #17
 8003392:	d122      	bne.n	80033da <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8003394:	68fb      	ldr	r3, [r7, #12]
 8003396:	685b      	ldr	r3, [r3, #4]
 8003398:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 800339c:	68fb      	ldr	r3, [r7, #12]
 800339e:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 80033a0:	68fb      	ldr	r3, [r7, #12]
 80033a2:	685b      	ldr	r3, [r3, #4]
 80033a4:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 80033a8:	68fb      	ldr	r3, [r7, #12]
 80033aa:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80033ac:	683b      	ldr	r3, [r7, #0]
 80033ae:	681b      	ldr	r3, [r3, #0]
 80033b0:	4a11      	ldr	r2, [pc, #68]	@ (80033f8 <HAL_ADC_ConfigChannel+0x258>)
 80033b2:	4293      	cmp	r3, r2
 80033b4:	d111      	bne.n	80033da <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80033b6:	4b11      	ldr	r3, [pc, #68]	@ (80033fc <HAL_ADC_ConfigChannel+0x25c>)
 80033b8:	681b      	ldr	r3, [r3, #0]
 80033ba:	4a11      	ldr	r2, [pc, #68]	@ (8003400 <HAL_ADC_ConfigChannel+0x260>)
 80033bc:	fba2 2303 	umull	r2, r3, r2, r3
 80033c0:	0c9a      	lsrs	r2, r3, #18
 80033c2:	4613      	mov	r3, r2
 80033c4:	009b      	lsls	r3, r3, #2
 80033c6:	4413      	add	r3, r2
 80033c8:	005b      	lsls	r3, r3, #1
 80033ca:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 80033cc:	e002      	b.n	80033d4 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 80033ce:	68bb      	ldr	r3, [r7, #8]
 80033d0:	3b01      	subs	r3, #1
 80033d2:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 80033d4:	68bb      	ldr	r3, [r7, #8]
 80033d6:	2b00      	cmp	r3, #0
 80033d8:	d1f9      	bne.n	80033ce <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	2200      	movs	r2, #0
 80033de:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 80033e2:	2300      	movs	r3, #0
}
 80033e4:	4618      	mov	r0, r3
 80033e6:	3714      	adds	r7, #20
 80033e8:	46bd      	mov	sp, r7
 80033ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033ee:	4770      	bx	lr
 80033f0:	40012300 	.word	0x40012300
 80033f4:	40012000 	.word	0x40012000
 80033f8:	10000012 	.word	0x10000012
 80033fc:	20000008 	.word	0x20000008
 8003400:	431bde83 	.word	0x431bde83

08003404 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 8003404:	b480      	push	{r7}
 8003406:	b085      	sub	sp, #20
 8003408:	af00      	add	r7, sp, #0
 800340a:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800340c:	4b79      	ldr	r3, [pc, #484]	@ (80035f4 <ADC_Init+0x1f0>)
 800340e:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8003410:	68fb      	ldr	r3, [r7, #12]
 8003412:	685b      	ldr	r3, [r3, #4]
 8003414:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8003418:	68fb      	ldr	r3, [r7, #12]
 800341a:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 800341c:	68fb      	ldr	r3, [r7, #12]
 800341e:	685a      	ldr	r2, [r3, #4]
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	685b      	ldr	r3, [r3, #4]
 8003424:	431a      	orrs	r2, r3
 8003426:	68fb      	ldr	r3, [r7, #12]
 8003428:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	681b      	ldr	r3, [r3, #0]
 800342e:	685a      	ldr	r2, [r3, #4]
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	681b      	ldr	r3, [r3, #0]
 8003434:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003438:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	681b      	ldr	r3, [r3, #0]
 800343e:	6859      	ldr	r1, [r3, #4]
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	691b      	ldr	r3, [r3, #16]
 8003444:	021a      	lsls	r2, r3, #8
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	681b      	ldr	r3, [r3, #0]
 800344a:	430a      	orrs	r2, r1
 800344c:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	681b      	ldr	r3, [r3, #0]
 8003452:	685a      	ldr	r2, [r3, #4]
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	681b      	ldr	r3, [r3, #0]
 8003458:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 800345c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	681b      	ldr	r3, [r3, #0]
 8003462:	6859      	ldr	r1, [r3, #4]
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	689a      	ldr	r2, [r3, #8]
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	681b      	ldr	r3, [r3, #0]
 800346c:	430a      	orrs	r2, r1
 800346e:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	681b      	ldr	r3, [r3, #0]
 8003474:	689a      	ldr	r2, [r3, #8]
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	681b      	ldr	r3, [r3, #0]
 800347a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800347e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	6899      	ldr	r1, [r3, #8]
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	68da      	ldr	r2, [r3, #12]
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	681b      	ldr	r3, [r3, #0]
 800348e:	430a      	orrs	r2, r1
 8003490:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003496:	4a58      	ldr	r2, [pc, #352]	@ (80035f8 <ADC_Init+0x1f4>)
 8003498:	4293      	cmp	r3, r2
 800349a:	d022      	beq.n	80034e2 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	681b      	ldr	r3, [r3, #0]
 80034a0:	689a      	ldr	r2, [r3, #8]
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	681b      	ldr	r3, [r3, #0]
 80034a6:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80034aa:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	6899      	ldr	r1, [r3, #8]
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	681b      	ldr	r3, [r3, #0]
 80034ba:	430a      	orrs	r2, r1
 80034bc:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	681b      	ldr	r3, [r3, #0]
 80034c2:	689a      	ldr	r2, [r3, #8]
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	681b      	ldr	r3, [r3, #0]
 80034c8:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 80034cc:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	681b      	ldr	r3, [r3, #0]
 80034d2:	6899      	ldr	r1, [r3, #8]
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	681b      	ldr	r3, [r3, #0]
 80034dc:	430a      	orrs	r2, r1
 80034de:	609a      	str	r2, [r3, #8]
 80034e0:	e00f      	b.n	8003502 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	681b      	ldr	r3, [r3, #0]
 80034e6:	689a      	ldr	r2, [r3, #8]
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80034f0:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	681b      	ldr	r3, [r3, #0]
 80034f6:	689a      	ldr	r2, [r3, #8]
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8003500:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	681b      	ldr	r3, [r3, #0]
 8003506:	689a      	ldr	r2, [r3, #8]
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	f022 0202 	bic.w	r2, r2, #2
 8003510:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	681b      	ldr	r3, [r3, #0]
 8003516:	6899      	ldr	r1, [r3, #8]
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	7e1b      	ldrb	r3, [r3, #24]
 800351c:	005a      	lsls	r2, r3, #1
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	681b      	ldr	r3, [r3, #0]
 8003522:	430a      	orrs	r2, r1
 8003524:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	f893 3020 	ldrb.w	r3, [r3, #32]
 800352c:	2b00      	cmp	r3, #0
 800352e:	d01b      	beq.n	8003568 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	681b      	ldr	r3, [r3, #0]
 8003534:	685a      	ldr	r2, [r3, #4]
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	681b      	ldr	r3, [r3, #0]
 800353a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800353e:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	681b      	ldr	r3, [r3, #0]
 8003544:	685a      	ldr	r2, [r3, #4]
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	681b      	ldr	r3, [r3, #0]
 800354a:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 800354e:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	681b      	ldr	r3, [r3, #0]
 8003554:	6859      	ldr	r1, [r3, #4]
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800355a:	3b01      	subs	r3, #1
 800355c:	035a      	lsls	r2, r3, #13
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	681b      	ldr	r3, [r3, #0]
 8003562:	430a      	orrs	r2, r1
 8003564:	605a      	str	r2, [r3, #4]
 8003566:	e007      	b.n	8003578 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	681b      	ldr	r3, [r3, #0]
 800356c:	685a      	ldr	r2, [r3, #4]
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	681b      	ldr	r3, [r3, #0]
 8003572:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003576:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	681b      	ldr	r3, [r3, #0]
 800357c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	681b      	ldr	r3, [r3, #0]
 8003582:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 8003586:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	681b      	ldr	r3, [r3, #0]
 800358c:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	69db      	ldr	r3, [r3, #28]
 8003592:	3b01      	subs	r3, #1
 8003594:	051a      	lsls	r2, r3, #20
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	681b      	ldr	r3, [r3, #0]
 800359a:	430a      	orrs	r2, r1
 800359c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	681b      	ldr	r3, [r3, #0]
 80035a2:	689a      	ldr	r2, [r3, #8]
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	681b      	ldr	r3, [r3, #0]
 80035a8:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 80035ac:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	681b      	ldr	r3, [r3, #0]
 80035b2:	6899      	ldr	r1, [r3, #8]
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80035ba:	025a      	lsls	r2, r3, #9
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	681b      	ldr	r3, [r3, #0]
 80035c0:	430a      	orrs	r2, r1
 80035c2:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	681b      	ldr	r3, [r3, #0]
 80035c8:	689a      	ldr	r2, [r3, #8]
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	681b      	ldr	r3, [r3, #0]
 80035ce:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80035d2:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	681b      	ldr	r3, [r3, #0]
 80035d8:	6899      	ldr	r1, [r3, #8]
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	695b      	ldr	r3, [r3, #20]
 80035de:	029a      	lsls	r2, r3, #10
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	430a      	orrs	r2, r1
 80035e6:	609a      	str	r2, [r3, #8]
}
 80035e8:	bf00      	nop
 80035ea:	3714      	adds	r7, #20
 80035ec:	46bd      	mov	sp, r7
 80035ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035f2:	4770      	bx	lr
 80035f4:	40012300 	.word	0x40012300
 80035f8:	0f000001 	.word	0x0f000001

080035fc <HAL_ADCEx_InjectedConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 80035fc:	b480      	push	{r7}
 80035fe:	b083      	sub	sp, #12
 8003600:	af00      	add	r7, sp, #0
 8003602:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_InjectedConvCpltCallback could be implemented in the user file
   */
}
 8003604:	bf00      	nop
 8003606:	370c      	adds	r7, #12
 8003608:	46bd      	mov	sp, r7
 800360a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800360e:	4770      	bx	lr

08003610 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003610:	b480      	push	{r7}
 8003612:	b085      	sub	sp, #20
 8003614:	af00      	add	r7, sp, #0
 8003616:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	f003 0307 	and.w	r3, r3, #7
 800361e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003620:	4b0c      	ldr	r3, [pc, #48]	@ (8003654 <__NVIC_SetPriorityGrouping+0x44>)
 8003622:	68db      	ldr	r3, [r3, #12]
 8003624:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003626:	68ba      	ldr	r2, [r7, #8]
 8003628:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800362c:	4013      	ands	r3, r2
 800362e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003630:	68fb      	ldr	r3, [r7, #12]
 8003632:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003634:	68bb      	ldr	r3, [r7, #8]
 8003636:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003638:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800363c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003640:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003642:	4a04      	ldr	r2, [pc, #16]	@ (8003654 <__NVIC_SetPriorityGrouping+0x44>)
 8003644:	68bb      	ldr	r3, [r7, #8]
 8003646:	60d3      	str	r3, [r2, #12]
}
 8003648:	bf00      	nop
 800364a:	3714      	adds	r7, #20
 800364c:	46bd      	mov	sp, r7
 800364e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003652:	4770      	bx	lr
 8003654:	e000ed00 	.word	0xe000ed00

08003658 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003658:	b480      	push	{r7}
 800365a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800365c:	4b04      	ldr	r3, [pc, #16]	@ (8003670 <__NVIC_GetPriorityGrouping+0x18>)
 800365e:	68db      	ldr	r3, [r3, #12]
 8003660:	0a1b      	lsrs	r3, r3, #8
 8003662:	f003 0307 	and.w	r3, r3, #7
}
 8003666:	4618      	mov	r0, r3
 8003668:	46bd      	mov	sp, r7
 800366a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800366e:	4770      	bx	lr
 8003670:	e000ed00 	.word	0xe000ed00

08003674 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003674:	b480      	push	{r7}
 8003676:	b083      	sub	sp, #12
 8003678:	af00      	add	r7, sp, #0
 800367a:	4603      	mov	r3, r0
 800367c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800367e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003682:	2b00      	cmp	r3, #0
 8003684:	db0b      	blt.n	800369e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003686:	79fb      	ldrb	r3, [r7, #7]
 8003688:	f003 021f 	and.w	r2, r3, #31
 800368c:	4907      	ldr	r1, [pc, #28]	@ (80036ac <__NVIC_EnableIRQ+0x38>)
 800368e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003692:	095b      	lsrs	r3, r3, #5
 8003694:	2001      	movs	r0, #1
 8003696:	fa00 f202 	lsl.w	r2, r0, r2
 800369a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800369e:	bf00      	nop
 80036a0:	370c      	adds	r7, #12
 80036a2:	46bd      	mov	sp, r7
 80036a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036a8:	4770      	bx	lr
 80036aa:	bf00      	nop
 80036ac:	e000e100 	.word	0xe000e100

080036b0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80036b0:	b480      	push	{r7}
 80036b2:	b083      	sub	sp, #12
 80036b4:	af00      	add	r7, sp, #0
 80036b6:	4603      	mov	r3, r0
 80036b8:	6039      	str	r1, [r7, #0]
 80036ba:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80036bc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80036c0:	2b00      	cmp	r3, #0
 80036c2:	db0a      	blt.n	80036da <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80036c4:	683b      	ldr	r3, [r7, #0]
 80036c6:	b2da      	uxtb	r2, r3
 80036c8:	490c      	ldr	r1, [pc, #48]	@ (80036fc <__NVIC_SetPriority+0x4c>)
 80036ca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80036ce:	0112      	lsls	r2, r2, #4
 80036d0:	b2d2      	uxtb	r2, r2
 80036d2:	440b      	add	r3, r1
 80036d4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80036d8:	e00a      	b.n	80036f0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80036da:	683b      	ldr	r3, [r7, #0]
 80036dc:	b2da      	uxtb	r2, r3
 80036de:	4908      	ldr	r1, [pc, #32]	@ (8003700 <__NVIC_SetPriority+0x50>)
 80036e0:	79fb      	ldrb	r3, [r7, #7]
 80036e2:	f003 030f 	and.w	r3, r3, #15
 80036e6:	3b04      	subs	r3, #4
 80036e8:	0112      	lsls	r2, r2, #4
 80036ea:	b2d2      	uxtb	r2, r2
 80036ec:	440b      	add	r3, r1
 80036ee:	761a      	strb	r2, [r3, #24]
}
 80036f0:	bf00      	nop
 80036f2:	370c      	adds	r7, #12
 80036f4:	46bd      	mov	sp, r7
 80036f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036fa:	4770      	bx	lr
 80036fc:	e000e100 	.word	0xe000e100
 8003700:	e000ed00 	.word	0xe000ed00

08003704 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003704:	b480      	push	{r7}
 8003706:	b089      	sub	sp, #36	@ 0x24
 8003708:	af00      	add	r7, sp, #0
 800370a:	60f8      	str	r0, [r7, #12]
 800370c:	60b9      	str	r1, [r7, #8]
 800370e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003710:	68fb      	ldr	r3, [r7, #12]
 8003712:	f003 0307 	and.w	r3, r3, #7
 8003716:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003718:	69fb      	ldr	r3, [r7, #28]
 800371a:	f1c3 0307 	rsb	r3, r3, #7
 800371e:	2b04      	cmp	r3, #4
 8003720:	bf28      	it	cs
 8003722:	2304      	movcs	r3, #4
 8003724:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003726:	69fb      	ldr	r3, [r7, #28]
 8003728:	3304      	adds	r3, #4
 800372a:	2b06      	cmp	r3, #6
 800372c:	d902      	bls.n	8003734 <NVIC_EncodePriority+0x30>
 800372e:	69fb      	ldr	r3, [r7, #28]
 8003730:	3b03      	subs	r3, #3
 8003732:	e000      	b.n	8003736 <NVIC_EncodePriority+0x32>
 8003734:	2300      	movs	r3, #0
 8003736:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003738:	f04f 32ff 	mov.w	r2, #4294967295
 800373c:	69bb      	ldr	r3, [r7, #24]
 800373e:	fa02 f303 	lsl.w	r3, r2, r3
 8003742:	43da      	mvns	r2, r3
 8003744:	68bb      	ldr	r3, [r7, #8]
 8003746:	401a      	ands	r2, r3
 8003748:	697b      	ldr	r3, [r7, #20]
 800374a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800374c:	f04f 31ff 	mov.w	r1, #4294967295
 8003750:	697b      	ldr	r3, [r7, #20]
 8003752:	fa01 f303 	lsl.w	r3, r1, r3
 8003756:	43d9      	mvns	r1, r3
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800375c:	4313      	orrs	r3, r2
         );
}
 800375e:	4618      	mov	r0, r3
 8003760:	3724      	adds	r7, #36	@ 0x24
 8003762:	46bd      	mov	sp, r7
 8003764:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003768:	4770      	bx	lr
	...

0800376c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800376c:	b580      	push	{r7, lr}
 800376e:	b082      	sub	sp, #8
 8003770:	af00      	add	r7, sp, #0
 8003772:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	3b01      	subs	r3, #1
 8003778:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800377c:	d301      	bcc.n	8003782 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800377e:	2301      	movs	r3, #1
 8003780:	e00f      	b.n	80037a2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003782:	4a0a      	ldr	r2, [pc, #40]	@ (80037ac <SysTick_Config+0x40>)
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	3b01      	subs	r3, #1
 8003788:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800378a:	210f      	movs	r1, #15
 800378c:	f04f 30ff 	mov.w	r0, #4294967295
 8003790:	f7ff ff8e 	bl	80036b0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003794:	4b05      	ldr	r3, [pc, #20]	@ (80037ac <SysTick_Config+0x40>)
 8003796:	2200      	movs	r2, #0
 8003798:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800379a:	4b04      	ldr	r3, [pc, #16]	@ (80037ac <SysTick_Config+0x40>)
 800379c:	2207      	movs	r2, #7
 800379e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80037a0:	2300      	movs	r3, #0
}
 80037a2:	4618      	mov	r0, r3
 80037a4:	3708      	adds	r7, #8
 80037a6:	46bd      	mov	sp, r7
 80037a8:	bd80      	pop	{r7, pc}
 80037aa:	bf00      	nop
 80037ac:	e000e010 	.word	0xe000e010

080037b0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80037b0:	b580      	push	{r7, lr}
 80037b2:	b082      	sub	sp, #8
 80037b4:	af00      	add	r7, sp, #0
 80037b6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80037b8:	6878      	ldr	r0, [r7, #4]
 80037ba:	f7ff ff29 	bl	8003610 <__NVIC_SetPriorityGrouping>
}
 80037be:	bf00      	nop
 80037c0:	3708      	adds	r7, #8
 80037c2:	46bd      	mov	sp, r7
 80037c4:	bd80      	pop	{r7, pc}

080037c6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80037c6:	b580      	push	{r7, lr}
 80037c8:	b086      	sub	sp, #24
 80037ca:	af00      	add	r7, sp, #0
 80037cc:	4603      	mov	r3, r0
 80037ce:	60b9      	str	r1, [r7, #8]
 80037d0:	607a      	str	r2, [r7, #4]
 80037d2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80037d4:	2300      	movs	r3, #0
 80037d6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80037d8:	f7ff ff3e 	bl	8003658 <__NVIC_GetPriorityGrouping>
 80037dc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80037de:	687a      	ldr	r2, [r7, #4]
 80037e0:	68b9      	ldr	r1, [r7, #8]
 80037e2:	6978      	ldr	r0, [r7, #20]
 80037e4:	f7ff ff8e 	bl	8003704 <NVIC_EncodePriority>
 80037e8:	4602      	mov	r2, r0
 80037ea:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80037ee:	4611      	mov	r1, r2
 80037f0:	4618      	mov	r0, r3
 80037f2:	f7ff ff5d 	bl	80036b0 <__NVIC_SetPriority>
}
 80037f6:	bf00      	nop
 80037f8:	3718      	adds	r7, #24
 80037fa:	46bd      	mov	sp, r7
 80037fc:	bd80      	pop	{r7, pc}

080037fe <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80037fe:	b580      	push	{r7, lr}
 8003800:	b082      	sub	sp, #8
 8003802:	af00      	add	r7, sp, #0
 8003804:	4603      	mov	r3, r0
 8003806:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003808:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800380c:	4618      	mov	r0, r3
 800380e:	f7ff ff31 	bl	8003674 <__NVIC_EnableIRQ>
}
 8003812:	bf00      	nop
 8003814:	3708      	adds	r7, #8
 8003816:	46bd      	mov	sp, r7
 8003818:	bd80      	pop	{r7, pc}

0800381a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800381a:	b580      	push	{r7, lr}
 800381c:	b082      	sub	sp, #8
 800381e:	af00      	add	r7, sp, #0
 8003820:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003822:	6878      	ldr	r0, [r7, #4]
 8003824:	f7ff ffa2 	bl	800376c <SysTick_Config>
 8003828:	4603      	mov	r3, r0
}
 800382a:	4618      	mov	r0, r3
 800382c:	3708      	adds	r7, #8
 800382e:	46bd      	mov	sp, r7
 8003830:	bd80      	pop	{r7, pc}

08003832 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003832:	b580      	push	{r7, lr}
 8003834:	b084      	sub	sp, #16
 8003836:	af00      	add	r7, sp, #0
 8003838:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800383e:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8003840:	f7ff fa6e 	bl	8002d20 <HAL_GetTick>
 8003844:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800384c:	b2db      	uxtb	r3, r3
 800384e:	2b02      	cmp	r3, #2
 8003850:	d008      	beq.n	8003864 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	2280      	movs	r2, #128	@ 0x80
 8003856:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	2200      	movs	r2, #0
 800385c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8003860:	2301      	movs	r3, #1
 8003862:	e052      	b.n	800390a <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	681b      	ldr	r3, [r3, #0]
 8003868:	681a      	ldr	r2, [r3, #0]
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	681b      	ldr	r3, [r3, #0]
 800386e:	f022 0216 	bic.w	r2, r2, #22
 8003872:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	681b      	ldr	r3, [r3, #0]
 8003878:	695a      	ldr	r2, [r3, #20]
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	681b      	ldr	r3, [r3, #0]
 800387e:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003882:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003888:	2b00      	cmp	r3, #0
 800388a:	d103      	bne.n	8003894 <HAL_DMA_Abort+0x62>
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003890:	2b00      	cmp	r3, #0
 8003892:	d007      	beq.n	80038a4 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	681b      	ldr	r3, [r3, #0]
 8003898:	681a      	ldr	r2, [r3, #0]
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	681b      	ldr	r3, [r3, #0]
 800389e:	f022 0208 	bic.w	r2, r2, #8
 80038a2:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	681b      	ldr	r3, [r3, #0]
 80038a8:	681a      	ldr	r2, [r3, #0]
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	681b      	ldr	r3, [r3, #0]
 80038ae:	f022 0201 	bic.w	r2, r2, #1
 80038b2:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80038b4:	e013      	b.n	80038de <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80038b6:	f7ff fa33 	bl	8002d20 <HAL_GetTick>
 80038ba:	4602      	mov	r2, r0
 80038bc:	68bb      	ldr	r3, [r7, #8]
 80038be:	1ad3      	subs	r3, r2, r3
 80038c0:	2b05      	cmp	r3, #5
 80038c2:	d90c      	bls.n	80038de <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	2220      	movs	r2, #32
 80038c8:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	2203      	movs	r2, #3
 80038ce:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	2200      	movs	r2, #0
 80038d6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 80038da:	2303      	movs	r3, #3
 80038dc:	e015      	b.n	800390a <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	681b      	ldr	r3, [r3, #0]
 80038e2:	681b      	ldr	r3, [r3, #0]
 80038e4:	f003 0301 	and.w	r3, r3, #1
 80038e8:	2b00      	cmp	r3, #0
 80038ea:	d1e4      	bne.n	80038b6 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80038f0:	223f      	movs	r2, #63	@ 0x3f
 80038f2:	409a      	lsls	r2, r3
 80038f4:	68fb      	ldr	r3, [r7, #12]
 80038f6:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	2201      	movs	r2, #1
 80038fc:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	2200      	movs	r2, #0
 8003904:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8003908:	2300      	movs	r3, #0
}
 800390a:	4618      	mov	r0, r3
 800390c:	3710      	adds	r7, #16
 800390e:	46bd      	mov	sp, r7
 8003910:	bd80      	pop	{r7, pc}

08003912 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003912:	b480      	push	{r7}
 8003914:	b083      	sub	sp, #12
 8003916:	af00      	add	r7, sp, #0
 8003918:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003920:	b2db      	uxtb	r3, r3
 8003922:	2b02      	cmp	r3, #2
 8003924:	d004      	beq.n	8003930 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	2280      	movs	r2, #128	@ 0x80
 800392a:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 800392c:	2301      	movs	r3, #1
 800392e:	e00c      	b.n	800394a <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	2205      	movs	r2, #5
 8003934:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	681b      	ldr	r3, [r3, #0]
 800393c:	681a      	ldr	r2, [r3, #0]
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	681b      	ldr	r3, [r3, #0]
 8003942:	f022 0201 	bic.w	r2, r2, #1
 8003946:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8003948:	2300      	movs	r3, #0
}
 800394a:	4618      	mov	r0, r3
 800394c:	370c      	adds	r7, #12
 800394e:	46bd      	mov	sp, r7
 8003950:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003954:	4770      	bx	lr
	...

08003958 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003958:	b480      	push	{r7}
 800395a:	b089      	sub	sp, #36	@ 0x24
 800395c:	af00      	add	r7, sp, #0
 800395e:	6078      	str	r0, [r7, #4]
 8003960:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003962:	2300      	movs	r3, #0
 8003964:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003966:	2300      	movs	r3, #0
 8003968:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800396a:	2300      	movs	r3, #0
 800396c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800396e:	2300      	movs	r3, #0
 8003970:	61fb      	str	r3, [r7, #28]
 8003972:	e159      	b.n	8003c28 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003974:	2201      	movs	r2, #1
 8003976:	69fb      	ldr	r3, [r7, #28]
 8003978:	fa02 f303 	lsl.w	r3, r2, r3
 800397c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800397e:	683b      	ldr	r3, [r7, #0]
 8003980:	681b      	ldr	r3, [r3, #0]
 8003982:	697a      	ldr	r2, [r7, #20]
 8003984:	4013      	ands	r3, r2
 8003986:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003988:	693a      	ldr	r2, [r7, #16]
 800398a:	697b      	ldr	r3, [r7, #20]
 800398c:	429a      	cmp	r2, r3
 800398e:	f040 8148 	bne.w	8003c22 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003992:	683b      	ldr	r3, [r7, #0]
 8003994:	685b      	ldr	r3, [r3, #4]
 8003996:	f003 0303 	and.w	r3, r3, #3
 800399a:	2b01      	cmp	r3, #1
 800399c:	d005      	beq.n	80039aa <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800399e:	683b      	ldr	r3, [r7, #0]
 80039a0:	685b      	ldr	r3, [r3, #4]
 80039a2:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80039a6:	2b02      	cmp	r3, #2
 80039a8:	d130      	bne.n	8003a0c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	689b      	ldr	r3, [r3, #8]
 80039ae:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80039b0:	69fb      	ldr	r3, [r7, #28]
 80039b2:	005b      	lsls	r3, r3, #1
 80039b4:	2203      	movs	r2, #3
 80039b6:	fa02 f303 	lsl.w	r3, r2, r3
 80039ba:	43db      	mvns	r3, r3
 80039bc:	69ba      	ldr	r2, [r7, #24]
 80039be:	4013      	ands	r3, r2
 80039c0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80039c2:	683b      	ldr	r3, [r7, #0]
 80039c4:	68da      	ldr	r2, [r3, #12]
 80039c6:	69fb      	ldr	r3, [r7, #28]
 80039c8:	005b      	lsls	r3, r3, #1
 80039ca:	fa02 f303 	lsl.w	r3, r2, r3
 80039ce:	69ba      	ldr	r2, [r7, #24]
 80039d0:	4313      	orrs	r3, r2
 80039d2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	69ba      	ldr	r2, [r7, #24]
 80039d8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	685b      	ldr	r3, [r3, #4]
 80039de:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80039e0:	2201      	movs	r2, #1
 80039e2:	69fb      	ldr	r3, [r7, #28]
 80039e4:	fa02 f303 	lsl.w	r3, r2, r3
 80039e8:	43db      	mvns	r3, r3
 80039ea:	69ba      	ldr	r2, [r7, #24]
 80039ec:	4013      	ands	r3, r2
 80039ee:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80039f0:	683b      	ldr	r3, [r7, #0]
 80039f2:	685b      	ldr	r3, [r3, #4]
 80039f4:	091b      	lsrs	r3, r3, #4
 80039f6:	f003 0201 	and.w	r2, r3, #1
 80039fa:	69fb      	ldr	r3, [r7, #28]
 80039fc:	fa02 f303 	lsl.w	r3, r2, r3
 8003a00:	69ba      	ldr	r2, [r7, #24]
 8003a02:	4313      	orrs	r3, r2
 8003a04:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	69ba      	ldr	r2, [r7, #24]
 8003a0a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003a0c:	683b      	ldr	r3, [r7, #0]
 8003a0e:	685b      	ldr	r3, [r3, #4]
 8003a10:	f003 0303 	and.w	r3, r3, #3
 8003a14:	2b03      	cmp	r3, #3
 8003a16:	d017      	beq.n	8003a48 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	68db      	ldr	r3, [r3, #12]
 8003a1c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003a1e:	69fb      	ldr	r3, [r7, #28]
 8003a20:	005b      	lsls	r3, r3, #1
 8003a22:	2203      	movs	r2, #3
 8003a24:	fa02 f303 	lsl.w	r3, r2, r3
 8003a28:	43db      	mvns	r3, r3
 8003a2a:	69ba      	ldr	r2, [r7, #24]
 8003a2c:	4013      	ands	r3, r2
 8003a2e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003a30:	683b      	ldr	r3, [r7, #0]
 8003a32:	689a      	ldr	r2, [r3, #8]
 8003a34:	69fb      	ldr	r3, [r7, #28]
 8003a36:	005b      	lsls	r3, r3, #1
 8003a38:	fa02 f303 	lsl.w	r3, r2, r3
 8003a3c:	69ba      	ldr	r2, [r7, #24]
 8003a3e:	4313      	orrs	r3, r2
 8003a40:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	69ba      	ldr	r2, [r7, #24]
 8003a46:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003a48:	683b      	ldr	r3, [r7, #0]
 8003a4a:	685b      	ldr	r3, [r3, #4]
 8003a4c:	f003 0303 	and.w	r3, r3, #3
 8003a50:	2b02      	cmp	r3, #2
 8003a52:	d123      	bne.n	8003a9c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003a54:	69fb      	ldr	r3, [r7, #28]
 8003a56:	08da      	lsrs	r2, r3, #3
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	3208      	adds	r2, #8
 8003a5c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003a60:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003a62:	69fb      	ldr	r3, [r7, #28]
 8003a64:	f003 0307 	and.w	r3, r3, #7
 8003a68:	009b      	lsls	r3, r3, #2
 8003a6a:	220f      	movs	r2, #15
 8003a6c:	fa02 f303 	lsl.w	r3, r2, r3
 8003a70:	43db      	mvns	r3, r3
 8003a72:	69ba      	ldr	r2, [r7, #24]
 8003a74:	4013      	ands	r3, r2
 8003a76:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003a78:	683b      	ldr	r3, [r7, #0]
 8003a7a:	691a      	ldr	r2, [r3, #16]
 8003a7c:	69fb      	ldr	r3, [r7, #28]
 8003a7e:	f003 0307 	and.w	r3, r3, #7
 8003a82:	009b      	lsls	r3, r3, #2
 8003a84:	fa02 f303 	lsl.w	r3, r2, r3
 8003a88:	69ba      	ldr	r2, [r7, #24]
 8003a8a:	4313      	orrs	r3, r2
 8003a8c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003a8e:	69fb      	ldr	r3, [r7, #28]
 8003a90:	08da      	lsrs	r2, r3, #3
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	3208      	adds	r2, #8
 8003a96:	69b9      	ldr	r1, [r7, #24]
 8003a98:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	681b      	ldr	r3, [r3, #0]
 8003aa0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003aa2:	69fb      	ldr	r3, [r7, #28]
 8003aa4:	005b      	lsls	r3, r3, #1
 8003aa6:	2203      	movs	r2, #3
 8003aa8:	fa02 f303 	lsl.w	r3, r2, r3
 8003aac:	43db      	mvns	r3, r3
 8003aae:	69ba      	ldr	r2, [r7, #24]
 8003ab0:	4013      	ands	r3, r2
 8003ab2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003ab4:	683b      	ldr	r3, [r7, #0]
 8003ab6:	685b      	ldr	r3, [r3, #4]
 8003ab8:	f003 0203 	and.w	r2, r3, #3
 8003abc:	69fb      	ldr	r3, [r7, #28]
 8003abe:	005b      	lsls	r3, r3, #1
 8003ac0:	fa02 f303 	lsl.w	r3, r2, r3
 8003ac4:	69ba      	ldr	r2, [r7, #24]
 8003ac6:	4313      	orrs	r3, r2
 8003ac8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	69ba      	ldr	r2, [r7, #24]
 8003ace:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003ad0:	683b      	ldr	r3, [r7, #0]
 8003ad2:	685b      	ldr	r3, [r3, #4]
 8003ad4:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003ad8:	2b00      	cmp	r3, #0
 8003ada:	f000 80a2 	beq.w	8003c22 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003ade:	2300      	movs	r3, #0
 8003ae0:	60fb      	str	r3, [r7, #12]
 8003ae2:	4b57      	ldr	r3, [pc, #348]	@ (8003c40 <HAL_GPIO_Init+0x2e8>)
 8003ae4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003ae6:	4a56      	ldr	r2, [pc, #344]	@ (8003c40 <HAL_GPIO_Init+0x2e8>)
 8003ae8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003aec:	6453      	str	r3, [r2, #68]	@ 0x44
 8003aee:	4b54      	ldr	r3, [pc, #336]	@ (8003c40 <HAL_GPIO_Init+0x2e8>)
 8003af0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003af2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003af6:	60fb      	str	r3, [r7, #12]
 8003af8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003afa:	4a52      	ldr	r2, [pc, #328]	@ (8003c44 <HAL_GPIO_Init+0x2ec>)
 8003afc:	69fb      	ldr	r3, [r7, #28]
 8003afe:	089b      	lsrs	r3, r3, #2
 8003b00:	3302      	adds	r3, #2
 8003b02:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003b06:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003b08:	69fb      	ldr	r3, [r7, #28]
 8003b0a:	f003 0303 	and.w	r3, r3, #3
 8003b0e:	009b      	lsls	r3, r3, #2
 8003b10:	220f      	movs	r2, #15
 8003b12:	fa02 f303 	lsl.w	r3, r2, r3
 8003b16:	43db      	mvns	r3, r3
 8003b18:	69ba      	ldr	r2, [r7, #24]
 8003b1a:	4013      	ands	r3, r2
 8003b1c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	4a49      	ldr	r2, [pc, #292]	@ (8003c48 <HAL_GPIO_Init+0x2f0>)
 8003b22:	4293      	cmp	r3, r2
 8003b24:	d019      	beq.n	8003b5a <HAL_GPIO_Init+0x202>
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	4a48      	ldr	r2, [pc, #288]	@ (8003c4c <HAL_GPIO_Init+0x2f4>)
 8003b2a:	4293      	cmp	r3, r2
 8003b2c:	d013      	beq.n	8003b56 <HAL_GPIO_Init+0x1fe>
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	4a47      	ldr	r2, [pc, #284]	@ (8003c50 <HAL_GPIO_Init+0x2f8>)
 8003b32:	4293      	cmp	r3, r2
 8003b34:	d00d      	beq.n	8003b52 <HAL_GPIO_Init+0x1fa>
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	4a46      	ldr	r2, [pc, #280]	@ (8003c54 <HAL_GPIO_Init+0x2fc>)
 8003b3a:	4293      	cmp	r3, r2
 8003b3c:	d007      	beq.n	8003b4e <HAL_GPIO_Init+0x1f6>
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	4a45      	ldr	r2, [pc, #276]	@ (8003c58 <HAL_GPIO_Init+0x300>)
 8003b42:	4293      	cmp	r3, r2
 8003b44:	d101      	bne.n	8003b4a <HAL_GPIO_Init+0x1f2>
 8003b46:	2304      	movs	r3, #4
 8003b48:	e008      	b.n	8003b5c <HAL_GPIO_Init+0x204>
 8003b4a:	2307      	movs	r3, #7
 8003b4c:	e006      	b.n	8003b5c <HAL_GPIO_Init+0x204>
 8003b4e:	2303      	movs	r3, #3
 8003b50:	e004      	b.n	8003b5c <HAL_GPIO_Init+0x204>
 8003b52:	2302      	movs	r3, #2
 8003b54:	e002      	b.n	8003b5c <HAL_GPIO_Init+0x204>
 8003b56:	2301      	movs	r3, #1
 8003b58:	e000      	b.n	8003b5c <HAL_GPIO_Init+0x204>
 8003b5a:	2300      	movs	r3, #0
 8003b5c:	69fa      	ldr	r2, [r7, #28]
 8003b5e:	f002 0203 	and.w	r2, r2, #3
 8003b62:	0092      	lsls	r2, r2, #2
 8003b64:	4093      	lsls	r3, r2
 8003b66:	69ba      	ldr	r2, [r7, #24]
 8003b68:	4313      	orrs	r3, r2
 8003b6a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003b6c:	4935      	ldr	r1, [pc, #212]	@ (8003c44 <HAL_GPIO_Init+0x2ec>)
 8003b6e:	69fb      	ldr	r3, [r7, #28]
 8003b70:	089b      	lsrs	r3, r3, #2
 8003b72:	3302      	adds	r3, #2
 8003b74:	69ba      	ldr	r2, [r7, #24]
 8003b76:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003b7a:	4b38      	ldr	r3, [pc, #224]	@ (8003c5c <HAL_GPIO_Init+0x304>)
 8003b7c:	689b      	ldr	r3, [r3, #8]
 8003b7e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003b80:	693b      	ldr	r3, [r7, #16]
 8003b82:	43db      	mvns	r3, r3
 8003b84:	69ba      	ldr	r2, [r7, #24]
 8003b86:	4013      	ands	r3, r2
 8003b88:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003b8a:	683b      	ldr	r3, [r7, #0]
 8003b8c:	685b      	ldr	r3, [r3, #4]
 8003b8e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003b92:	2b00      	cmp	r3, #0
 8003b94:	d003      	beq.n	8003b9e <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8003b96:	69ba      	ldr	r2, [r7, #24]
 8003b98:	693b      	ldr	r3, [r7, #16]
 8003b9a:	4313      	orrs	r3, r2
 8003b9c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003b9e:	4a2f      	ldr	r2, [pc, #188]	@ (8003c5c <HAL_GPIO_Init+0x304>)
 8003ba0:	69bb      	ldr	r3, [r7, #24]
 8003ba2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003ba4:	4b2d      	ldr	r3, [pc, #180]	@ (8003c5c <HAL_GPIO_Init+0x304>)
 8003ba6:	68db      	ldr	r3, [r3, #12]
 8003ba8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003baa:	693b      	ldr	r3, [r7, #16]
 8003bac:	43db      	mvns	r3, r3
 8003bae:	69ba      	ldr	r2, [r7, #24]
 8003bb0:	4013      	ands	r3, r2
 8003bb2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003bb4:	683b      	ldr	r3, [r7, #0]
 8003bb6:	685b      	ldr	r3, [r3, #4]
 8003bb8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003bbc:	2b00      	cmp	r3, #0
 8003bbe:	d003      	beq.n	8003bc8 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8003bc0:	69ba      	ldr	r2, [r7, #24]
 8003bc2:	693b      	ldr	r3, [r7, #16]
 8003bc4:	4313      	orrs	r3, r2
 8003bc6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003bc8:	4a24      	ldr	r2, [pc, #144]	@ (8003c5c <HAL_GPIO_Init+0x304>)
 8003bca:	69bb      	ldr	r3, [r7, #24]
 8003bcc:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003bce:	4b23      	ldr	r3, [pc, #140]	@ (8003c5c <HAL_GPIO_Init+0x304>)
 8003bd0:	685b      	ldr	r3, [r3, #4]
 8003bd2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003bd4:	693b      	ldr	r3, [r7, #16]
 8003bd6:	43db      	mvns	r3, r3
 8003bd8:	69ba      	ldr	r2, [r7, #24]
 8003bda:	4013      	ands	r3, r2
 8003bdc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003bde:	683b      	ldr	r3, [r7, #0]
 8003be0:	685b      	ldr	r3, [r3, #4]
 8003be2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003be6:	2b00      	cmp	r3, #0
 8003be8:	d003      	beq.n	8003bf2 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8003bea:	69ba      	ldr	r2, [r7, #24]
 8003bec:	693b      	ldr	r3, [r7, #16]
 8003bee:	4313      	orrs	r3, r2
 8003bf0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003bf2:	4a1a      	ldr	r2, [pc, #104]	@ (8003c5c <HAL_GPIO_Init+0x304>)
 8003bf4:	69bb      	ldr	r3, [r7, #24]
 8003bf6:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003bf8:	4b18      	ldr	r3, [pc, #96]	@ (8003c5c <HAL_GPIO_Init+0x304>)
 8003bfa:	681b      	ldr	r3, [r3, #0]
 8003bfc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003bfe:	693b      	ldr	r3, [r7, #16]
 8003c00:	43db      	mvns	r3, r3
 8003c02:	69ba      	ldr	r2, [r7, #24]
 8003c04:	4013      	ands	r3, r2
 8003c06:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003c08:	683b      	ldr	r3, [r7, #0]
 8003c0a:	685b      	ldr	r3, [r3, #4]
 8003c0c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003c10:	2b00      	cmp	r3, #0
 8003c12:	d003      	beq.n	8003c1c <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8003c14:	69ba      	ldr	r2, [r7, #24]
 8003c16:	693b      	ldr	r3, [r7, #16]
 8003c18:	4313      	orrs	r3, r2
 8003c1a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003c1c:	4a0f      	ldr	r2, [pc, #60]	@ (8003c5c <HAL_GPIO_Init+0x304>)
 8003c1e:	69bb      	ldr	r3, [r7, #24]
 8003c20:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003c22:	69fb      	ldr	r3, [r7, #28]
 8003c24:	3301      	adds	r3, #1
 8003c26:	61fb      	str	r3, [r7, #28]
 8003c28:	69fb      	ldr	r3, [r7, #28]
 8003c2a:	2b0f      	cmp	r3, #15
 8003c2c:	f67f aea2 	bls.w	8003974 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003c30:	bf00      	nop
 8003c32:	bf00      	nop
 8003c34:	3724      	adds	r7, #36	@ 0x24
 8003c36:	46bd      	mov	sp, r7
 8003c38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c3c:	4770      	bx	lr
 8003c3e:	bf00      	nop
 8003c40:	40023800 	.word	0x40023800
 8003c44:	40013800 	.word	0x40013800
 8003c48:	40020000 	.word	0x40020000
 8003c4c:	40020400 	.word	0x40020400
 8003c50:	40020800 	.word	0x40020800
 8003c54:	40020c00 	.word	0x40020c00
 8003c58:	40021000 	.word	0x40021000
 8003c5c:	40013c00 	.word	0x40013c00

08003c60 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003c60:	b480      	push	{r7}
 8003c62:	b085      	sub	sp, #20
 8003c64:	af00      	add	r7, sp, #0
 8003c66:	6078      	str	r0, [r7, #4]
 8003c68:	460b      	mov	r3, r1
 8003c6a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	691a      	ldr	r2, [r3, #16]
 8003c70:	887b      	ldrh	r3, [r7, #2]
 8003c72:	4013      	ands	r3, r2
 8003c74:	2b00      	cmp	r3, #0
 8003c76:	d002      	beq.n	8003c7e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8003c78:	2301      	movs	r3, #1
 8003c7a:	73fb      	strb	r3, [r7, #15]
 8003c7c:	e001      	b.n	8003c82 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8003c7e:	2300      	movs	r3, #0
 8003c80:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8003c82:	7bfb      	ldrb	r3, [r7, #15]
}
 8003c84:	4618      	mov	r0, r3
 8003c86:	3714      	adds	r7, #20
 8003c88:	46bd      	mov	sp, r7
 8003c8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c8e:	4770      	bx	lr

08003c90 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003c90:	b480      	push	{r7}
 8003c92:	b083      	sub	sp, #12
 8003c94:	af00      	add	r7, sp, #0
 8003c96:	6078      	str	r0, [r7, #4]
 8003c98:	460b      	mov	r3, r1
 8003c9a:	807b      	strh	r3, [r7, #2]
 8003c9c:	4613      	mov	r3, r2
 8003c9e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003ca0:	787b      	ldrb	r3, [r7, #1]
 8003ca2:	2b00      	cmp	r3, #0
 8003ca4:	d003      	beq.n	8003cae <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003ca6:	887a      	ldrh	r2, [r7, #2]
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003cac:	e003      	b.n	8003cb6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003cae:	887b      	ldrh	r3, [r7, #2]
 8003cb0:	041a      	lsls	r2, r3, #16
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	619a      	str	r2, [r3, #24]
}
 8003cb6:	bf00      	nop
 8003cb8:	370c      	adds	r7, #12
 8003cba:	46bd      	mov	sp, r7
 8003cbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cc0:	4770      	bx	lr
	...

08003cc4 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003cc4:	b580      	push	{r7, lr}
 8003cc6:	b082      	sub	sp, #8
 8003cc8:	af00      	add	r7, sp, #0
 8003cca:	4603      	mov	r3, r0
 8003ccc:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8003cce:	4b08      	ldr	r3, [pc, #32]	@ (8003cf0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003cd0:	695a      	ldr	r2, [r3, #20]
 8003cd2:	88fb      	ldrh	r3, [r7, #6]
 8003cd4:	4013      	ands	r3, r2
 8003cd6:	2b00      	cmp	r3, #0
 8003cd8:	d006      	beq.n	8003ce8 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8003cda:	4a05      	ldr	r2, [pc, #20]	@ (8003cf0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003cdc:	88fb      	ldrh	r3, [r7, #6]
 8003cde:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003ce0:	88fb      	ldrh	r3, [r7, #6]
 8003ce2:	4618      	mov	r0, r3
 8003ce4:	f7fd f932 	bl	8000f4c <HAL_GPIO_EXTI_Callback>
  }
}
 8003ce8:	bf00      	nop
 8003cea:	3708      	adds	r7, #8
 8003cec:	46bd      	mov	sp, r7
 8003cee:	bd80      	pop	{r7, pc}
 8003cf0:	40013c00 	.word	0x40013c00

08003cf4 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003cf4:	b580      	push	{r7, lr}
 8003cf6:	b086      	sub	sp, #24
 8003cf8:	af00      	add	r7, sp, #0
 8003cfa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	2b00      	cmp	r3, #0
 8003d00:	d101      	bne.n	8003d06 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003d02:	2301      	movs	r3, #1
 8003d04:	e267      	b.n	80041d6 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	681b      	ldr	r3, [r3, #0]
 8003d0a:	f003 0301 	and.w	r3, r3, #1
 8003d0e:	2b00      	cmp	r3, #0
 8003d10:	d075      	beq.n	8003dfe <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8003d12:	4b88      	ldr	r3, [pc, #544]	@ (8003f34 <HAL_RCC_OscConfig+0x240>)
 8003d14:	689b      	ldr	r3, [r3, #8]
 8003d16:	f003 030c 	and.w	r3, r3, #12
 8003d1a:	2b04      	cmp	r3, #4
 8003d1c:	d00c      	beq.n	8003d38 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003d1e:	4b85      	ldr	r3, [pc, #532]	@ (8003f34 <HAL_RCC_OscConfig+0x240>)
 8003d20:	689b      	ldr	r3, [r3, #8]
 8003d22:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8003d26:	2b08      	cmp	r3, #8
 8003d28:	d112      	bne.n	8003d50 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003d2a:	4b82      	ldr	r3, [pc, #520]	@ (8003f34 <HAL_RCC_OscConfig+0x240>)
 8003d2c:	685b      	ldr	r3, [r3, #4]
 8003d2e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003d32:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003d36:	d10b      	bne.n	8003d50 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003d38:	4b7e      	ldr	r3, [pc, #504]	@ (8003f34 <HAL_RCC_OscConfig+0x240>)
 8003d3a:	681b      	ldr	r3, [r3, #0]
 8003d3c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003d40:	2b00      	cmp	r3, #0
 8003d42:	d05b      	beq.n	8003dfc <HAL_RCC_OscConfig+0x108>
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	685b      	ldr	r3, [r3, #4]
 8003d48:	2b00      	cmp	r3, #0
 8003d4a:	d157      	bne.n	8003dfc <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003d4c:	2301      	movs	r3, #1
 8003d4e:	e242      	b.n	80041d6 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	685b      	ldr	r3, [r3, #4]
 8003d54:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003d58:	d106      	bne.n	8003d68 <HAL_RCC_OscConfig+0x74>
 8003d5a:	4b76      	ldr	r3, [pc, #472]	@ (8003f34 <HAL_RCC_OscConfig+0x240>)
 8003d5c:	681b      	ldr	r3, [r3, #0]
 8003d5e:	4a75      	ldr	r2, [pc, #468]	@ (8003f34 <HAL_RCC_OscConfig+0x240>)
 8003d60:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003d64:	6013      	str	r3, [r2, #0]
 8003d66:	e01d      	b.n	8003da4 <HAL_RCC_OscConfig+0xb0>
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	685b      	ldr	r3, [r3, #4]
 8003d6c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003d70:	d10c      	bne.n	8003d8c <HAL_RCC_OscConfig+0x98>
 8003d72:	4b70      	ldr	r3, [pc, #448]	@ (8003f34 <HAL_RCC_OscConfig+0x240>)
 8003d74:	681b      	ldr	r3, [r3, #0]
 8003d76:	4a6f      	ldr	r2, [pc, #444]	@ (8003f34 <HAL_RCC_OscConfig+0x240>)
 8003d78:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003d7c:	6013      	str	r3, [r2, #0]
 8003d7e:	4b6d      	ldr	r3, [pc, #436]	@ (8003f34 <HAL_RCC_OscConfig+0x240>)
 8003d80:	681b      	ldr	r3, [r3, #0]
 8003d82:	4a6c      	ldr	r2, [pc, #432]	@ (8003f34 <HAL_RCC_OscConfig+0x240>)
 8003d84:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003d88:	6013      	str	r3, [r2, #0]
 8003d8a:	e00b      	b.n	8003da4 <HAL_RCC_OscConfig+0xb0>
 8003d8c:	4b69      	ldr	r3, [pc, #420]	@ (8003f34 <HAL_RCC_OscConfig+0x240>)
 8003d8e:	681b      	ldr	r3, [r3, #0]
 8003d90:	4a68      	ldr	r2, [pc, #416]	@ (8003f34 <HAL_RCC_OscConfig+0x240>)
 8003d92:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003d96:	6013      	str	r3, [r2, #0]
 8003d98:	4b66      	ldr	r3, [pc, #408]	@ (8003f34 <HAL_RCC_OscConfig+0x240>)
 8003d9a:	681b      	ldr	r3, [r3, #0]
 8003d9c:	4a65      	ldr	r2, [pc, #404]	@ (8003f34 <HAL_RCC_OscConfig+0x240>)
 8003d9e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003da2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	685b      	ldr	r3, [r3, #4]
 8003da8:	2b00      	cmp	r3, #0
 8003daa:	d013      	beq.n	8003dd4 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003dac:	f7fe ffb8 	bl	8002d20 <HAL_GetTick>
 8003db0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003db2:	e008      	b.n	8003dc6 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003db4:	f7fe ffb4 	bl	8002d20 <HAL_GetTick>
 8003db8:	4602      	mov	r2, r0
 8003dba:	693b      	ldr	r3, [r7, #16]
 8003dbc:	1ad3      	subs	r3, r2, r3
 8003dbe:	2b64      	cmp	r3, #100	@ 0x64
 8003dc0:	d901      	bls.n	8003dc6 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003dc2:	2303      	movs	r3, #3
 8003dc4:	e207      	b.n	80041d6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003dc6:	4b5b      	ldr	r3, [pc, #364]	@ (8003f34 <HAL_RCC_OscConfig+0x240>)
 8003dc8:	681b      	ldr	r3, [r3, #0]
 8003dca:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003dce:	2b00      	cmp	r3, #0
 8003dd0:	d0f0      	beq.n	8003db4 <HAL_RCC_OscConfig+0xc0>
 8003dd2:	e014      	b.n	8003dfe <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003dd4:	f7fe ffa4 	bl	8002d20 <HAL_GetTick>
 8003dd8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003dda:	e008      	b.n	8003dee <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003ddc:	f7fe ffa0 	bl	8002d20 <HAL_GetTick>
 8003de0:	4602      	mov	r2, r0
 8003de2:	693b      	ldr	r3, [r7, #16]
 8003de4:	1ad3      	subs	r3, r2, r3
 8003de6:	2b64      	cmp	r3, #100	@ 0x64
 8003de8:	d901      	bls.n	8003dee <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003dea:	2303      	movs	r3, #3
 8003dec:	e1f3      	b.n	80041d6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003dee:	4b51      	ldr	r3, [pc, #324]	@ (8003f34 <HAL_RCC_OscConfig+0x240>)
 8003df0:	681b      	ldr	r3, [r3, #0]
 8003df2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003df6:	2b00      	cmp	r3, #0
 8003df8:	d1f0      	bne.n	8003ddc <HAL_RCC_OscConfig+0xe8>
 8003dfa:	e000      	b.n	8003dfe <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003dfc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	681b      	ldr	r3, [r3, #0]
 8003e02:	f003 0302 	and.w	r3, r3, #2
 8003e06:	2b00      	cmp	r3, #0
 8003e08:	d063      	beq.n	8003ed2 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8003e0a:	4b4a      	ldr	r3, [pc, #296]	@ (8003f34 <HAL_RCC_OscConfig+0x240>)
 8003e0c:	689b      	ldr	r3, [r3, #8]
 8003e0e:	f003 030c 	and.w	r3, r3, #12
 8003e12:	2b00      	cmp	r3, #0
 8003e14:	d00b      	beq.n	8003e2e <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003e16:	4b47      	ldr	r3, [pc, #284]	@ (8003f34 <HAL_RCC_OscConfig+0x240>)
 8003e18:	689b      	ldr	r3, [r3, #8]
 8003e1a:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8003e1e:	2b08      	cmp	r3, #8
 8003e20:	d11c      	bne.n	8003e5c <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003e22:	4b44      	ldr	r3, [pc, #272]	@ (8003f34 <HAL_RCC_OscConfig+0x240>)
 8003e24:	685b      	ldr	r3, [r3, #4]
 8003e26:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003e2a:	2b00      	cmp	r3, #0
 8003e2c:	d116      	bne.n	8003e5c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003e2e:	4b41      	ldr	r3, [pc, #260]	@ (8003f34 <HAL_RCC_OscConfig+0x240>)
 8003e30:	681b      	ldr	r3, [r3, #0]
 8003e32:	f003 0302 	and.w	r3, r3, #2
 8003e36:	2b00      	cmp	r3, #0
 8003e38:	d005      	beq.n	8003e46 <HAL_RCC_OscConfig+0x152>
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	68db      	ldr	r3, [r3, #12]
 8003e3e:	2b01      	cmp	r3, #1
 8003e40:	d001      	beq.n	8003e46 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8003e42:	2301      	movs	r3, #1
 8003e44:	e1c7      	b.n	80041d6 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003e46:	4b3b      	ldr	r3, [pc, #236]	@ (8003f34 <HAL_RCC_OscConfig+0x240>)
 8003e48:	681b      	ldr	r3, [r3, #0]
 8003e4a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	691b      	ldr	r3, [r3, #16]
 8003e52:	00db      	lsls	r3, r3, #3
 8003e54:	4937      	ldr	r1, [pc, #220]	@ (8003f34 <HAL_RCC_OscConfig+0x240>)
 8003e56:	4313      	orrs	r3, r2
 8003e58:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003e5a:	e03a      	b.n	8003ed2 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	68db      	ldr	r3, [r3, #12]
 8003e60:	2b00      	cmp	r3, #0
 8003e62:	d020      	beq.n	8003ea6 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003e64:	4b34      	ldr	r3, [pc, #208]	@ (8003f38 <HAL_RCC_OscConfig+0x244>)
 8003e66:	2201      	movs	r2, #1
 8003e68:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003e6a:	f7fe ff59 	bl	8002d20 <HAL_GetTick>
 8003e6e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003e70:	e008      	b.n	8003e84 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003e72:	f7fe ff55 	bl	8002d20 <HAL_GetTick>
 8003e76:	4602      	mov	r2, r0
 8003e78:	693b      	ldr	r3, [r7, #16]
 8003e7a:	1ad3      	subs	r3, r2, r3
 8003e7c:	2b02      	cmp	r3, #2
 8003e7e:	d901      	bls.n	8003e84 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003e80:	2303      	movs	r3, #3
 8003e82:	e1a8      	b.n	80041d6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003e84:	4b2b      	ldr	r3, [pc, #172]	@ (8003f34 <HAL_RCC_OscConfig+0x240>)
 8003e86:	681b      	ldr	r3, [r3, #0]
 8003e88:	f003 0302 	and.w	r3, r3, #2
 8003e8c:	2b00      	cmp	r3, #0
 8003e8e:	d0f0      	beq.n	8003e72 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003e90:	4b28      	ldr	r3, [pc, #160]	@ (8003f34 <HAL_RCC_OscConfig+0x240>)
 8003e92:	681b      	ldr	r3, [r3, #0]
 8003e94:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	691b      	ldr	r3, [r3, #16]
 8003e9c:	00db      	lsls	r3, r3, #3
 8003e9e:	4925      	ldr	r1, [pc, #148]	@ (8003f34 <HAL_RCC_OscConfig+0x240>)
 8003ea0:	4313      	orrs	r3, r2
 8003ea2:	600b      	str	r3, [r1, #0]
 8003ea4:	e015      	b.n	8003ed2 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003ea6:	4b24      	ldr	r3, [pc, #144]	@ (8003f38 <HAL_RCC_OscConfig+0x244>)
 8003ea8:	2200      	movs	r2, #0
 8003eaa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003eac:	f7fe ff38 	bl	8002d20 <HAL_GetTick>
 8003eb0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003eb2:	e008      	b.n	8003ec6 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003eb4:	f7fe ff34 	bl	8002d20 <HAL_GetTick>
 8003eb8:	4602      	mov	r2, r0
 8003eba:	693b      	ldr	r3, [r7, #16]
 8003ebc:	1ad3      	subs	r3, r2, r3
 8003ebe:	2b02      	cmp	r3, #2
 8003ec0:	d901      	bls.n	8003ec6 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8003ec2:	2303      	movs	r3, #3
 8003ec4:	e187      	b.n	80041d6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003ec6:	4b1b      	ldr	r3, [pc, #108]	@ (8003f34 <HAL_RCC_OscConfig+0x240>)
 8003ec8:	681b      	ldr	r3, [r3, #0]
 8003eca:	f003 0302 	and.w	r3, r3, #2
 8003ece:	2b00      	cmp	r3, #0
 8003ed0:	d1f0      	bne.n	8003eb4 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	681b      	ldr	r3, [r3, #0]
 8003ed6:	f003 0308 	and.w	r3, r3, #8
 8003eda:	2b00      	cmp	r3, #0
 8003edc:	d036      	beq.n	8003f4c <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	695b      	ldr	r3, [r3, #20]
 8003ee2:	2b00      	cmp	r3, #0
 8003ee4:	d016      	beq.n	8003f14 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003ee6:	4b15      	ldr	r3, [pc, #84]	@ (8003f3c <HAL_RCC_OscConfig+0x248>)
 8003ee8:	2201      	movs	r2, #1
 8003eea:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003eec:	f7fe ff18 	bl	8002d20 <HAL_GetTick>
 8003ef0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003ef2:	e008      	b.n	8003f06 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003ef4:	f7fe ff14 	bl	8002d20 <HAL_GetTick>
 8003ef8:	4602      	mov	r2, r0
 8003efa:	693b      	ldr	r3, [r7, #16]
 8003efc:	1ad3      	subs	r3, r2, r3
 8003efe:	2b02      	cmp	r3, #2
 8003f00:	d901      	bls.n	8003f06 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8003f02:	2303      	movs	r3, #3
 8003f04:	e167      	b.n	80041d6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003f06:	4b0b      	ldr	r3, [pc, #44]	@ (8003f34 <HAL_RCC_OscConfig+0x240>)
 8003f08:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003f0a:	f003 0302 	and.w	r3, r3, #2
 8003f0e:	2b00      	cmp	r3, #0
 8003f10:	d0f0      	beq.n	8003ef4 <HAL_RCC_OscConfig+0x200>
 8003f12:	e01b      	b.n	8003f4c <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003f14:	4b09      	ldr	r3, [pc, #36]	@ (8003f3c <HAL_RCC_OscConfig+0x248>)
 8003f16:	2200      	movs	r2, #0
 8003f18:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003f1a:	f7fe ff01 	bl	8002d20 <HAL_GetTick>
 8003f1e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003f20:	e00e      	b.n	8003f40 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003f22:	f7fe fefd 	bl	8002d20 <HAL_GetTick>
 8003f26:	4602      	mov	r2, r0
 8003f28:	693b      	ldr	r3, [r7, #16]
 8003f2a:	1ad3      	subs	r3, r2, r3
 8003f2c:	2b02      	cmp	r3, #2
 8003f2e:	d907      	bls.n	8003f40 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8003f30:	2303      	movs	r3, #3
 8003f32:	e150      	b.n	80041d6 <HAL_RCC_OscConfig+0x4e2>
 8003f34:	40023800 	.word	0x40023800
 8003f38:	42470000 	.word	0x42470000
 8003f3c:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003f40:	4b88      	ldr	r3, [pc, #544]	@ (8004164 <HAL_RCC_OscConfig+0x470>)
 8003f42:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003f44:	f003 0302 	and.w	r3, r3, #2
 8003f48:	2b00      	cmp	r3, #0
 8003f4a:	d1ea      	bne.n	8003f22 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	681b      	ldr	r3, [r3, #0]
 8003f50:	f003 0304 	and.w	r3, r3, #4
 8003f54:	2b00      	cmp	r3, #0
 8003f56:	f000 8097 	beq.w	8004088 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003f5a:	2300      	movs	r3, #0
 8003f5c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003f5e:	4b81      	ldr	r3, [pc, #516]	@ (8004164 <HAL_RCC_OscConfig+0x470>)
 8003f60:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f62:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003f66:	2b00      	cmp	r3, #0
 8003f68:	d10f      	bne.n	8003f8a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003f6a:	2300      	movs	r3, #0
 8003f6c:	60bb      	str	r3, [r7, #8]
 8003f6e:	4b7d      	ldr	r3, [pc, #500]	@ (8004164 <HAL_RCC_OscConfig+0x470>)
 8003f70:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f72:	4a7c      	ldr	r2, [pc, #496]	@ (8004164 <HAL_RCC_OscConfig+0x470>)
 8003f74:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003f78:	6413      	str	r3, [r2, #64]	@ 0x40
 8003f7a:	4b7a      	ldr	r3, [pc, #488]	@ (8004164 <HAL_RCC_OscConfig+0x470>)
 8003f7c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f7e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003f82:	60bb      	str	r3, [r7, #8]
 8003f84:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003f86:	2301      	movs	r3, #1
 8003f88:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003f8a:	4b77      	ldr	r3, [pc, #476]	@ (8004168 <HAL_RCC_OscConfig+0x474>)
 8003f8c:	681b      	ldr	r3, [r3, #0]
 8003f8e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003f92:	2b00      	cmp	r3, #0
 8003f94:	d118      	bne.n	8003fc8 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003f96:	4b74      	ldr	r3, [pc, #464]	@ (8004168 <HAL_RCC_OscConfig+0x474>)
 8003f98:	681b      	ldr	r3, [r3, #0]
 8003f9a:	4a73      	ldr	r2, [pc, #460]	@ (8004168 <HAL_RCC_OscConfig+0x474>)
 8003f9c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003fa0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003fa2:	f7fe febd 	bl	8002d20 <HAL_GetTick>
 8003fa6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003fa8:	e008      	b.n	8003fbc <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003faa:	f7fe feb9 	bl	8002d20 <HAL_GetTick>
 8003fae:	4602      	mov	r2, r0
 8003fb0:	693b      	ldr	r3, [r7, #16]
 8003fb2:	1ad3      	subs	r3, r2, r3
 8003fb4:	2b02      	cmp	r3, #2
 8003fb6:	d901      	bls.n	8003fbc <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8003fb8:	2303      	movs	r3, #3
 8003fba:	e10c      	b.n	80041d6 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003fbc:	4b6a      	ldr	r3, [pc, #424]	@ (8004168 <HAL_RCC_OscConfig+0x474>)
 8003fbe:	681b      	ldr	r3, [r3, #0]
 8003fc0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003fc4:	2b00      	cmp	r3, #0
 8003fc6:	d0f0      	beq.n	8003faa <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	689b      	ldr	r3, [r3, #8]
 8003fcc:	2b01      	cmp	r3, #1
 8003fce:	d106      	bne.n	8003fde <HAL_RCC_OscConfig+0x2ea>
 8003fd0:	4b64      	ldr	r3, [pc, #400]	@ (8004164 <HAL_RCC_OscConfig+0x470>)
 8003fd2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003fd4:	4a63      	ldr	r2, [pc, #396]	@ (8004164 <HAL_RCC_OscConfig+0x470>)
 8003fd6:	f043 0301 	orr.w	r3, r3, #1
 8003fda:	6713      	str	r3, [r2, #112]	@ 0x70
 8003fdc:	e01c      	b.n	8004018 <HAL_RCC_OscConfig+0x324>
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	689b      	ldr	r3, [r3, #8]
 8003fe2:	2b05      	cmp	r3, #5
 8003fe4:	d10c      	bne.n	8004000 <HAL_RCC_OscConfig+0x30c>
 8003fe6:	4b5f      	ldr	r3, [pc, #380]	@ (8004164 <HAL_RCC_OscConfig+0x470>)
 8003fe8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003fea:	4a5e      	ldr	r2, [pc, #376]	@ (8004164 <HAL_RCC_OscConfig+0x470>)
 8003fec:	f043 0304 	orr.w	r3, r3, #4
 8003ff0:	6713      	str	r3, [r2, #112]	@ 0x70
 8003ff2:	4b5c      	ldr	r3, [pc, #368]	@ (8004164 <HAL_RCC_OscConfig+0x470>)
 8003ff4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003ff6:	4a5b      	ldr	r2, [pc, #364]	@ (8004164 <HAL_RCC_OscConfig+0x470>)
 8003ff8:	f043 0301 	orr.w	r3, r3, #1
 8003ffc:	6713      	str	r3, [r2, #112]	@ 0x70
 8003ffe:	e00b      	b.n	8004018 <HAL_RCC_OscConfig+0x324>
 8004000:	4b58      	ldr	r3, [pc, #352]	@ (8004164 <HAL_RCC_OscConfig+0x470>)
 8004002:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004004:	4a57      	ldr	r2, [pc, #348]	@ (8004164 <HAL_RCC_OscConfig+0x470>)
 8004006:	f023 0301 	bic.w	r3, r3, #1
 800400a:	6713      	str	r3, [r2, #112]	@ 0x70
 800400c:	4b55      	ldr	r3, [pc, #340]	@ (8004164 <HAL_RCC_OscConfig+0x470>)
 800400e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004010:	4a54      	ldr	r2, [pc, #336]	@ (8004164 <HAL_RCC_OscConfig+0x470>)
 8004012:	f023 0304 	bic.w	r3, r3, #4
 8004016:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	689b      	ldr	r3, [r3, #8]
 800401c:	2b00      	cmp	r3, #0
 800401e:	d015      	beq.n	800404c <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004020:	f7fe fe7e 	bl	8002d20 <HAL_GetTick>
 8004024:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004026:	e00a      	b.n	800403e <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004028:	f7fe fe7a 	bl	8002d20 <HAL_GetTick>
 800402c:	4602      	mov	r2, r0
 800402e:	693b      	ldr	r3, [r7, #16]
 8004030:	1ad3      	subs	r3, r2, r3
 8004032:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004036:	4293      	cmp	r3, r2
 8004038:	d901      	bls.n	800403e <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800403a:	2303      	movs	r3, #3
 800403c:	e0cb      	b.n	80041d6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800403e:	4b49      	ldr	r3, [pc, #292]	@ (8004164 <HAL_RCC_OscConfig+0x470>)
 8004040:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004042:	f003 0302 	and.w	r3, r3, #2
 8004046:	2b00      	cmp	r3, #0
 8004048:	d0ee      	beq.n	8004028 <HAL_RCC_OscConfig+0x334>
 800404a:	e014      	b.n	8004076 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800404c:	f7fe fe68 	bl	8002d20 <HAL_GetTick>
 8004050:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004052:	e00a      	b.n	800406a <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004054:	f7fe fe64 	bl	8002d20 <HAL_GetTick>
 8004058:	4602      	mov	r2, r0
 800405a:	693b      	ldr	r3, [r7, #16]
 800405c:	1ad3      	subs	r3, r2, r3
 800405e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004062:	4293      	cmp	r3, r2
 8004064:	d901      	bls.n	800406a <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8004066:	2303      	movs	r3, #3
 8004068:	e0b5      	b.n	80041d6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800406a:	4b3e      	ldr	r3, [pc, #248]	@ (8004164 <HAL_RCC_OscConfig+0x470>)
 800406c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800406e:	f003 0302 	and.w	r3, r3, #2
 8004072:	2b00      	cmp	r3, #0
 8004074:	d1ee      	bne.n	8004054 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8004076:	7dfb      	ldrb	r3, [r7, #23]
 8004078:	2b01      	cmp	r3, #1
 800407a:	d105      	bne.n	8004088 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800407c:	4b39      	ldr	r3, [pc, #228]	@ (8004164 <HAL_RCC_OscConfig+0x470>)
 800407e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004080:	4a38      	ldr	r2, [pc, #224]	@ (8004164 <HAL_RCC_OscConfig+0x470>)
 8004082:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004086:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	699b      	ldr	r3, [r3, #24]
 800408c:	2b00      	cmp	r3, #0
 800408e:	f000 80a1 	beq.w	80041d4 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004092:	4b34      	ldr	r3, [pc, #208]	@ (8004164 <HAL_RCC_OscConfig+0x470>)
 8004094:	689b      	ldr	r3, [r3, #8]
 8004096:	f003 030c 	and.w	r3, r3, #12
 800409a:	2b08      	cmp	r3, #8
 800409c:	d05c      	beq.n	8004158 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	699b      	ldr	r3, [r3, #24]
 80040a2:	2b02      	cmp	r3, #2
 80040a4:	d141      	bne.n	800412a <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80040a6:	4b31      	ldr	r3, [pc, #196]	@ (800416c <HAL_RCC_OscConfig+0x478>)
 80040a8:	2200      	movs	r2, #0
 80040aa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80040ac:	f7fe fe38 	bl	8002d20 <HAL_GetTick>
 80040b0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80040b2:	e008      	b.n	80040c6 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80040b4:	f7fe fe34 	bl	8002d20 <HAL_GetTick>
 80040b8:	4602      	mov	r2, r0
 80040ba:	693b      	ldr	r3, [r7, #16]
 80040bc:	1ad3      	subs	r3, r2, r3
 80040be:	2b02      	cmp	r3, #2
 80040c0:	d901      	bls.n	80040c6 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80040c2:	2303      	movs	r3, #3
 80040c4:	e087      	b.n	80041d6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80040c6:	4b27      	ldr	r3, [pc, #156]	@ (8004164 <HAL_RCC_OscConfig+0x470>)
 80040c8:	681b      	ldr	r3, [r3, #0]
 80040ca:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80040ce:	2b00      	cmp	r3, #0
 80040d0:	d1f0      	bne.n	80040b4 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	69da      	ldr	r2, [r3, #28]
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	6a1b      	ldr	r3, [r3, #32]
 80040da:	431a      	orrs	r2, r3
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80040e0:	019b      	lsls	r3, r3, #6
 80040e2:	431a      	orrs	r2, r3
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80040e8:	085b      	lsrs	r3, r3, #1
 80040ea:	3b01      	subs	r3, #1
 80040ec:	041b      	lsls	r3, r3, #16
 80040ee:	431a      	orrs	r2, r3
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80040f4:	061b      	lsls	r3, r3, #24
 80040f6:	491b      	ldr	r1, [pc, #108]	@ (8004164 <HAL_RCC_OscConfig+0x470>)
 80040f8:	4313      	orrs	r3, r2
 80040fa:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80040fc:	4b1b      	ldr	r3, [pc, #108]	@ (800416c <HAL_RCC_OscConfig+0x478>)
 80040fe:	2201      	movs	r2, #1
 8004100:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004102:	f7fe fe0d 	bl	8002d20 <HAL_GetTick>
 8004106:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004108:	e008      	b.n	800411c <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800410a:	f7fe fe09 	bl	8002d20 <HAL_GetTick>
 800410e:	4602      	mov	r2, r0
 8004110:	693b      	ldr	r3, [r7, #16]
 8004112:	1ad3      	subs	r3, r2, r3
 8004114:	2b02      	cmp	r3, #2
 8004116:	d901      	bls.n	800411c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8004118:	2303      	movs	r3, #3
 800411a:	e05c      	b.n	80041d6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800411c:	4b11      	ldr	r3, [pc, #68]	@ (8004164 <HAL_RCC_OscConfig+0x470>)
 800411e:	681b      	ldr	r3, [r3, #0]
 8004120:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004124:	2b00      	cmp	r3, #0
 8004126:	d0f0      	beq.n	800410a <HAL_RCC_OscConfig+0x416>
 8004128:	e054      	b.n	80041d4 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800412a:	4b10      	ldr	r3, [pc, #64]	@ (800416c <HAL_RCC_OscConfig+0x478>)
 800412c:	2200      	movs	r2, #0
 800412e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004130:	f7fe fdf6 	bl	8002d20 <HAL_GetTick>
 8004134:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004136:	e008      	b.n	800414a <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004138:	f7fe fdf2 	bl	8002d20 <HAL_GetTick>
 800413c:	4602      	mov	r2, r0
 800413e:	693b      	ldr	r3, [r7, #16]
 8004140:	1ad3      	subs	r3, r2, r3
 8004142:	2b02      	cmp	r3, #2
 8004144:	d901      	bls.n	800414a <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8004146:	2303      	movs	r3, #3
 8004148:	e045      	b.n	80041d6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800414a:	4b06      	ldr	r3, [pc, #24]	@ (8004164 <HAL_RCC_OscConfig+0x470>)
 800414c:	681b      	ldr	r3, [r3, #0]
 800414e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004152:	2b00      	cmp	r3, #0
 8004154:	d1f0      	bne.n	8004138 <HAL_RCC_OscConfig+0x444>
 8004156:	e03d      	b.n	80041d4 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	699b      	ldr	r3, [r3, #24]
 800415c:	2b01      	cmp	r3, #1
 800415e:	d107      	bne.n	8004170 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8004160:	2301      	movs	r3, #1
 8004162:	e038      	b.n	80041d6 <HAL_RCC_OscConfig+0x4e2>
 8004164:	40023800 	.word	0x40023800
 8004168:	40007000 	.word	0x40007000
 800416c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004170:	4b1b      	ldr	r3, [pc, #108]	@ (80041e0 <HAL_RCC_OscConfig+0x4ec>)
 8004172:	685b      	ldr	r3, [r3, #4]
 8004174:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	699b      	ldr	r3, [r3, #24]
 800417a:	2b01      	cmp	r3, #1
 800417c:	d028      	beq.n	80041d0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800417e:	68fb      	ldr	r3, [r7, #12]
 8004180:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004188:	429a      	cmp	r2, r3
 800418a:	d121      	bne.n	80041d0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800418c:	68fb      	ldr	r3, [r7, #12]
 800418e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004196:	429a      	cmp	r2, r3
 8004198:	d11a      	bne.n	80041d0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800419a:	68fa      	ldr	r2, [r7, #12]
 800419c:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80041a0:	4013      	ands	r3, r2
 80041a2:	687a      	ldr	r2, [r7, #4]
 80041a4:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80041a6:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80041a8:	4293      	cmp	r3, r2
 80041aa:	d111      	bne.n	80041d0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80041ac:	68fb      	ldr	r3, [r7, #12]
 80041ae:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80041b6:	085b      	lsrs	r3, r3, #1
 80041b8:	3b01      	subs	r3, #1
 80041ba:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80041bc:	429a      	cmp	r2, r3
 80041be:	d107      	bne.n	80041d0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80041c0:	68fb      	ldr	r3, [r7, #12]
 80041c2:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80041ca:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80041cc:	429a      	cmp	r2, r3
 80041ce:	d001      	beq.n	80041d4 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 80041d0:	2301      	movs	r3, #1
 80041d2:	e000      	b.n	80041d6 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80041d4:	2300      	movs	r3, #0
}
 80041d6:	4618      	mov	r0, r3
 80041d8:	3718      	adds	r7, #24
 80041da:	46bd      	mov	sp, r7
 80041dc:	bd80      	pop	{r7, pc}
 80041de:	bf00      	nop
 80041e0:	40023800 	.word	0x40023800

080041e4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80041e4:	b580      	push	{r7, lr}
 80041e6:	b084      	sub	sp, #16
 80041e8:	af00      	add	r7, sp, #0
 80041ea:	6078      	str	r0, [r7, #4]
 80041ec:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	2b00      	cmp	r3, #0
 80041f2:	d101      	bne.n	80041f8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80041f4:	2301      	movs	r3, #1
 80041f6:	e0cc      	b.n	8004392 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80041f8:	4b68      	ldr	r3, [pc, #416]	@ (800439c <HAL_RCC_ClockConfig+0x1b8>)
 80041fa:	681b      	ldr	r3, [r3, #0]
 80041fc:	f003 0307 	and.w	r3, r3, #7
 8004200:	683a      	ldr	r2, [r7, #0]
 8004202:	429a      	cmp	r2, r3
 8004204:	d90c      	bls.n	8004220 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004206:	4b65      	ldr	r3, [pc, #404]	@ (800439c <HAL_RCC_ClockConfig+0x1b8>)
 8004208:	683a      	ldr	r2, [r7, #0]
 800420a:	b2d2      	uxtb	r2, r2
 800420c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800420e:	4b63      	ldr	r3, [pc, #396]	@ (800439c <HAL_RCC_ClockConfig+0x1b8>)
 8004210:	681b      	ldr	r3, [r3, #0]
 8004212:	f003 0307 	and.w	r3, r3, #7
 8004216:	683a      	ldr	r2, [r7, #0]
 8004218:	429a      	cmp	r2, r3
 800421a:	d001      	beq.n	8004220 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800421c:	2301      	movs	r3, #1
 800421e:	e0b8      	b.n	8004392 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	681b      	ldr	r3, [r3, #0]
 8004224:	f003 0302 	and.w	r3, r3, #2
 8004228:	2b00      	cmp	r3, #0
 800422a:	d020      	beq.n	800426e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	681b      	ldr	r3, [r3, #0]
 8004230:	f003 0304 	and.w	r3, r3, #4
 8004234:	2b00      	cmp	r3, #0
 8004236:	d005      	beq.n	8004244 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004238:	4b59      	ldr	r3, [pc, #356]	@ (80043a0 <HAL_RCC_ClockConfig+0x1bc>)
 800423a:	689b      	ldr	r3, [r3, #8]
 800423c:	4a58      	ldr	r2, [pc, #352]	@ (80043a0 <HAL_RCC_ClockConfig+0x1bc>)
 800423e:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8004242:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	681b      	ldr	r3, [r3, #0]
 8004248:	f003 0308 	and.w	r3, r3, #8
 800424c:	2b00      	cmp	r3, #0
 800424e:	d005      	beq.n	800425c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004250:	4b53      	ldr	r3, [pc, #332]	@ (80043a0 <HAL_RCC_ClockConfig+0x1bc>)
 8004252:	689b      	ldr	r3, [r3, #8]
 8004254:	4a52      	ldr	r2, [pc, #328]	@ (80043a0 <HAL_RCC_ClockConfig+0x1bc>)
 8004256:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800425a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800425c:	4b50      	ldr	r3, [pc, #320]	@ (80043a0 <HAL_RCC_ClockConfig+0x1bc>)
 800425e:	689b      	ldr	r3, [r3, #8]
 8004260:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	689b      	ldr	r3, [r3, #8]
 8004268:	494d      	ldr	r1, [pc, #308]	@ (80043a0 <HAL_RCC_ClockConfig+0x1bc>)
 800426a:	4313      	orrs	r3, r2
 800426c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	681b      	ldr	r3, [r3, #0]
 8004272:	f003 0301 	and.w	r3, r3, #1
 8004276:	2b00      	cmp	r3, #0
 8004278:	d044      	beq.n	8004304 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	685b      	ldr	r3, [r3, #4]
 800427e:	2b01      	cmp	r3, #1
 8004280:	d107      	bne.n	8004292 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004282:	4b47      	ldr	r3, [pc, #284]	@ (80043a0 <HAL_RCC_ClockConfig+0x1bc>)
 8004284:	681b      	ldr	r3, [r3, #0]
 8004286:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800428a:	2b00      	cmp	r3, #0
 800428c:	d119      	bne.n	80042c2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800428e:	2301      	movs	r3, #1
 8004290:	e07f      	b.n	8004392 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	685b      	ldr	r3, [r3, #4]
 8004296:	2b02      	cmp	r3, #2
 8004298:	d003      	beq.n	80042a2 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800429e:	2b03      	cmp	r3, #3
 80042a0:	d107      	bne.n	80042b2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80042a2:	4b3f      	ldr	r3, [pc, #252]	@ (80043a0 <HAL_RCC_ClockConfig+0x1bc>)
 80042a4:	681b      	ldr	r3, [r3, #0]
 80042a6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80042aa:	2b00      	cmp	r3, #0
 80042ac:	d109      	bne.n	80042c2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80042ae:	2301      	movs	r3, #1
 80042b0:	e06f      	b.n	8004392 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80042b2:	4b3b      	ldr	r3, [pc, #236]	@ (80043a0 <HAL_RCC_ClockConfig+0x1bc>)
 80042b4:	681b      	ldr	r3, [r3, #0]
 80042b6:	f003 0302 	and.w	r3, r3, #2
 80042ba:	2b00      	cmp	r3, #0
 80042bc:	d101      	bne.n	80042c2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80042be:	2301      	movs	r3, #1
 80042c0:	e067      	b.n	8004392 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80042c2:	4b37      	ldr	r3, [pc, #220]	@ (80043a0 <HAL_RCC_ClockConfig+0x1bc>)
 80042c4:	689b      	ldr	r3, [r3, #8]
 80042c6:	f023 0203 	bic.w	r2, r3, #3
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	685b      	ldr	r3, [r3, #4]
 80042ce:	4934      	ldr	r1, [pc, #208]	@ (80043a0 <HAL_RCC_ClockConfig+0x1bc>)
 80042d0:	4313      	orrs	r3, r2
 80042d2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80042d4:	f7fe fd24 	bl	8002d20 <HAL_GetTick>
 80042d8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80042da:	e00a      	b.n	80042f2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80042dc:	f7fe fd20 	bl	8002d20 <HAL_GetTick>
 80042e0:	4602      	mov	r2, r0
 80042e2:	68fb      	ldr	r3, [r7, #12]
 80042e4:	1ad3      	subs	r3, r2, r3
 80042e6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80042ea:	4293      	cmp	r3, r2
 80042ec:	d901      	bls.n	80042f2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80042ee:	2303      	movs	r3, #3
 80042f0:	e04f      	b.n	8004392 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80042f2:	4b2b      	ldr	r3, [pc, #172]	@ (80043a0 <HAL_RCC_ClockConfig+0x1bc>)
 80042f4:	689b      	ldr	r3, [r3, #8]
 80042f6:	f003 020c 	and.w	r2, r3, #12
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	685b      	ldr	r3, [r3, #4]
 80042fe:	009b      	lsls	r3, r3, #2
 8004300:	429a      	cmp	r2, r3
 8004302:	d1eb      	bne.n	80042dc <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004304:	4b25      	ldr	r3, [pc, #148]	@ (800439c <HAL_RCC_ClockConfig+0x1b8>)
 8004306:	681b      	ldr	r3, [r3, #0]
 8004308:	f003 0307 	and.w	r3, r3, #7
 800430c:	683a      	ldr	r2, [r7, #0]
 800430e:	429a      	cmp	r2, r3
 8004310:	d20c      	bcs.n	800432c <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004312:	4b22      	ldr	r3, [pc, #136]	@ (800439c <HAL_RCC_ClockConfig+0x1b8>)
 8004314:	683a      	ldr	r2, [r7, #0]
 8004316:	b2d2      	uxtb	r2, r2
 8004318:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800431a:	4b20      	ldr	r3, [pc, #128]	@ (800439c <HAL_RCC_ClockConfig+0x1b8>)
 800431c:	681b      	ldr	r3, [r3, #0]
 800431e:	f003 0307 	and.w	r3, r3, #7
 8004322:	683a      	ldr	r2, [r7, #0]
 8004324:	429a      	cmp	r2, r3
 8004326:	d001      	beq.n	800432c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004328:	2301      	movs	r3, #1
 800432a:	e032      	b.n	8004392 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	681b      	ldr	r3, [r3, #0]
 8004330:	f003 0304 	and.w	r3, r3, #4
 8004334:	2b00      	cmp	r3, #0
 8004336:	d008      	beq.n	800434a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004338:	4b19      	ldr	r3, [pc, #100]	@ (80043a0 <HAL_RCC_ClockConfig+0x1bc>)
 800433a:	689b      	ldr	r3, [r3, #8]
 800433c:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	68db      	ldr	r3, [r3, #12]
 8004344:	4916      	ldr	r1, [pc, #88]	@ (80043a0 <HAL_RCC_ClockConfig+0x1bc>)
 8004346:	4313      	orrs	r3, r2
 8004348:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	681b      	ldr	r3, [r3, #0]
 800434e:	f003 0308 	and.w	r3, r3, #8
 8004352:	2b00      	cmp	r3, #0
 8004354:	d009      	beq.n	800436a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004356:	4b12      	ldr	r3, [pc, #72]	@ (80043a0 <HAL_RCC_ClockConfig+0x1bc>)
 8004358:	689b      	ldr	r3, [r3, #8]
 800435a:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	691b      	ldr	r3, [r3, #16]
 8004362:	00db      	lsls	r3, r3, #3
 8004364:	490e      	ldr	r1, [pc, #56]	@ (80043a0 <HAL_RCC_ClockConfig+0x1bc>)
 8004366:	4313      	orrs	r3, r2
 8004368:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800436a:	f000 f821 	bl	80043b0 <HAL_RCC_GetSysClockFreq>
 800436e:	4602      	mov	r2, r0
 8004370:	4b0b      	ldr	r3, [pc, #44]	@ (80043a0 <HAL_RCC_ClockConfig+0x1bc>)
 8004372:	689b      	ldr	r3, [r3, #8]
 8004374:	091b      	lsrs	r3, r3, #4
 8004376:	f003 030f 	and.w	r3, r3, #15
 800437a:	490a      	ldr	r1, [pc, #40]	@ (80043a4 <HAL_RCC_ClockConfig+0x1c0>)
 800437c:	5ccb      	ldrb	r3, [r1, r3]
 800437e:	fa22 f303 	lsr.w	r3, r2, r3
 8004382:	4a09      	ldr	r2, [pc, #36]	@ (80043a8 <HAL_RCC_ClockConfig+0x1c4>)
 8004384:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8004386:	4b09      	ldr	r3, [pc, #36]	@ (80043ac <HAL_RCC_ClockConfig+0x1c8>)
 8004388:	681b      	ldr	r3, [r3, #0]
 800438a:	4618      	mov	r0, r3
 800438c:	f7fe fc98 	bl	8002cc0 <HAL_InitTick>

  return HAL_OK;
 8004390:	2300      	movs	r3, #0
}
 8004392:	4618      	mov	r0, r3
 8004394:	3710      	adds	r7, #16
 8004396:	46bd      	mov	sp, r7
 8004398:	bd80      	pop	{r7, pc}
 800439a:	bf00      	nop
 800439c:	40023c00 	.word	0x40023c00
 80043a0:	40023800 	.word	0x40023800
 80043a4:	080066f8 	.word	0x080066f8
 80043a8:	20000008 	.word	0x20000008
 80043ac:	2000000c 	.word	0x2000000c

080043b0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80043b0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80043b4:	b090      	sub	sp, #64	@ 0x40
 80043b6:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80043b8:	2300      	movs	r3, #0
 80043ba:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 80043bc:	2300      	movs	r3, #0
 80043be:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 80043c0:	2300      	movs	r3, #0
 80043c2:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 80043c4:	2300      	movs	r3, #0
 80043c6:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80043c8:	4b59      	ldr	r3, [pc, #356]	@ (8004530 <HAL_RCC_GetSysClockFreq+0x180>)
 80043ca:	689b      	ldr	r3, [r3, #8]
 80043cc:	f003 030c 	and.w	r3, r3, #12
 80043d0:	2b08      	cmp	r3, #8
 80043d2:	d00d      	beq.n	80043f0 <HAL_RCC_GetSysClockFreq+0x40>
 80043d4:	2b08      	cmp	r3, #8
 80043d6:	f200 80a1 	bhi.w	800451c <HAL_RCC_GetSysClockFreq+0x16c>
 80043da:	2b00      	cmp	r3, #0
 80043dc:	d002      	beq.n	80043e4 <HAL_RCC_GetSysClockFreq+0x34>
 80043de:	2b04      	cmp	r3, #4
 80043e0:	d003      	beq.n	80043ea <HAL_RCC_GetSysClockFreq+0x3a>
 80043e2:	e09b      	b.n	800451c <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80043e4:	4b53      	ldr	r3, [pc, #332]	@ (8004534 <HAL_RCC_GetSysClockFreq+0x184>)
 80043e6:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80043e8:	e09b      	b.n	8004522 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80043ea:	4b53      	ldr	r3, [pc, #332]	@ (8004538 <HAL_RCC_GetSysClockFreq+0x188>)
 80043ec:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80043ee:	e098      	b.n	8004522 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80043f0:	4b4f      	ldr	r3, [pc, #316]	@ (8004530 <HAL_RCC_GetSysClockFreq+0x180>)
 80043f2:	685b      	ldr	r3, [r3, #4]
 80043f4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80043f8:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80043fa:	4b4d      	ldr	r3, [pc, #308]	@ (8004530 <HAL_RCC_GetSysClockFreq+0x180>)
 80043fc:	685b      	ldr	r3, [r3, #4]
 80043fe:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004402:	2b00      	cmp	r3, #0
 8004404:	d028      	beq.n	8004458 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004406:	4b4a      	ldr	r3, [pc, #296]	@ (8004530 <HAL_RCC_GetSysClockFreq+0x180>)
 8004408:	685b      	ldr	r3, [r3, #4]
 800440a:	099b      	lsrs	r3, r3, #6
 800440c:	2200      	movs	r2, #0
 800440e:	623b      	str	r3, [r7, #32]
 8004410:	627a      	str	r2, [r7, #36]	@ 0x24
 8004412:	6a3b      	ldr	r3, [r7, #32]
 8004414:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8004418:	2100      	movs	r1, #0
 800441a:	4b47      	ldr	r3, [pc, #284]	@ (8004538 <HAL_RCC_GetSysClockFreq+0x188>)
 800441c:	fb03 f201 	mul.w	r2, r3, r1
 8004420:	2300      	movs	r3, #0
 8004422:	fb00 f303 	mul.w	r3, r0, r3
 8004426:	4413      	add	r3, r2
 8004428:	4a43      	ldr	r2, [pc, #268]	@ (8004538 <HAL_RCC_GetSysClockFreq+0x188>)
 800442a:	fba0 1202 	umull	r1, r2, r0, r2
 800442e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004430:	460a      	mov	r2, r1
 8004432:	62ba      	str	r2, [r7, #40]	@ 0x28
 8004434:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004436:	4413      	add	r3, r2
 8004438:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800443a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800443c:	2200      	movs	r2, #0
 800443e:	61bb      	str	r3, [r7, #24]
 8004440:	61fa      	str	r2, [r7, #28]
 8004442:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004446:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 800444a:	f7fc fae3 	bl	8000a14 <__aeabi_uldivmod>
 800444e:	4602      	mov	r2, r0
 8004450:	460b      	mov	r3, r1
 8004452:	4613      	mov	r3, r2
 8004454:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004456:	e053      	b.n	8004500 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004458:	4b35      	ldr	r3, [pc, #212]	@ (8004530 <HAL_RCC_GetSysClockFreq+0x180>)
 800445a:	685b      	ldr	r3, [r3, #4]
 800445c:	099b      	lsrs	r3, r3, #6
 800445e:	2200      	movs	r2, #0
 8004460:	613b      	str	r3, [r7, #16]
 8004462:	617a      	str	r2, [r7, #20]
 8004464:	693b      	ldr	r3, [r7, #16]
 8004466:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 800446a:	f04f 0b00 	mov.w	fp, #0
 800446e:	4652      	mov	r2, sl
 8004470:	465b      	mov	r3, fp
 8004472:	f04f 0000 	mov.w	r0, #0
 8004476:	f04f 0100 	mov.w	r1, #0
 800447a:	0159      	lsls	r1, r3, #5
 800447c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004480:	0150      	lsls	r0, r2, #5
 8004482:	4602      	mov	r2, r0
 8004484:	460b      	mov	r3, r1
 8004486:	ebb2 080a 	subs.w	r8, r2, sl
 800448a:	eb63 090b 	sbc.w	r9, r3, fp
 800448e:	f04f 0200 	mov.w	r2, #0
 8004492:	f04f 0300 	mov.w	r3, #0
 8004496:	ea4f 1389 	mov.w	r3, r9, lsl #6
 800449a:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 800449e:	ea4f 1288 	mov.w	r2, r8, lsl #6
 80044a2:	ebb2 0408 	subs.w	r4, r2, r8
 80044a6:	eb63 0509 	sbc.w	r5, r3, r9
 80044aa:	f04f 0200 	mov.w	r2, #0
 80044ae:	f04f 0300 	mov.w	r3, #0
 80044b2:	00eb      	lsls	r3, r5, #3
 80044b4:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80044b8:	00e2      	lsls	r2, r4, #3
 80044ba:	4614      	mov	r4, r2
 80044bc:	461d      	mov	r5, r3
 80044be:	eb14 030a 	adds.w	r3, r4, sl
 80044c2:	603b      	str	r3, [r7, #0]
 80044c4:	eb45 030b 	adc.w	r3, r5, fp
 80044c8:	607b      	str	r3, [r7, #4]
 80044ca:	f04f 0200 	mov.w	r2, #0
 80044ce:	f04f 0300 	mov.w	r3, #0
 80044d2:	e9d7 4500 	ldrd	r4, r5, [r7]
 80044d6:	4629      	mov	r1, r5
 80044d8:	028b      	lsls	r3, r1, #10
 80044da:	4621      	mov	r1, r4
 80044dc:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80044e0:	4621      	mov	r1, r4
 80044e2:	028a      	lsls	r2, r1, #10
 80044e4:	4610      	mov	r0, r2
 80044e6:	4619      	mov	r1, r3
 80044e8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80044ea:	2200      	movs	r2, #0
 80044ec:	60bb      	str	r3, [r7, #8]
 80044ee:	60fa      	str	r2, [r7, #12]
 80044f0:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80044f4:	f7fc fa8e 	bl	8000a14 <__aeabi_uldivmod>
 80044f8:	4602      	mov	r2, r0
 80044fa:	460b      	mov	r3, r1
 80044fc:	4613      	mov	r3, r2
 80044fe:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8004500:	4b0b      	ldr	r3, [pc, #44]	@ (8004530 <HAL_RCC_GetSysClockFreq+0x180>)
 8004502:	685b      	ldr	r3, [r3, #4]
 8004504:	0c1b      	lsrs	r3, r3, #16
 8004506:	f003 0303 	and.w	r3, r3, #3
 800450a:	3301      	adds	r3, #1
 800450c:	005b      	lsls	r3, r3, #1
 800450e:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 8004510:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8004512:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004514:	fbb2 f3f3 	udiv	r3, r2, r3
 8004518:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800451a:	e002      	b.n	8004522 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800451c:	4b05      	ldr	r3, [pc, #20]	@ (8004534 <HAL_RCC_GetSysClockFreq+0x184>)
 800451e:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8004520:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004522:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8004524:	4618      	mov	r0, r3
 8004526:	3740      	adds	r7, #64	@ 0x40
 8004528:	46bd      	mov	sp, r7
 800452a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800452e:	bf00      	nop
 8004530:	40023800 	.word	0x40023800
 8004534:	00f42400 	.word	0x00f42400
 8004538:	017d7840 	.word	0x017d7840

0800453c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800453c:	b480      	push	{r7}
 800453e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004540:	4b03      	ldr	r3, [pc, #12]	@ (8004550 <HAL_RCC_GetHCLKFreq+0x14>)
 8004542:	681b      	ldr	r3, [r3, #0]
}
 8004544:	4618      	mov	r0, r3
 8004546:	46bd      	mov	sp, r7
 8004548:	f85d 7b04 	ldr.w	r7, [sp], #4
 800454c:	4770      	bx	lr
 800454e:	bf00      	nop
 8004550:	20000008 	.word	0x20000008

08004554 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004554:	b580      	push	{r7, lr}
 8004556:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004558:	f7ff fff0 	bl	800453c <HAL_RCC_GetHCLKFreq>
 800455c:	4602      	mov	r2, r0
 800455e:	4b05      	ldr	r3, [pc, #20]	@ (8004574 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004560:	689b      	ldr	r3, [r3, #8]
 8004562:	0a9b      	lsrs	r3, r3, #10
 8004564:	f003 0307 	and.w	r3, r3, #7
 8004568:	4903      	ldr	r1, [pc, #12]	@ (8004578 <HAL_RCC_GetPCLK1Freq+0x24>)
 800456a:	5ccb      	ldrb	r3, [r1, r3]
 800456c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004570:	4618      	mov	r0, r3
 8004572:	bd80      	pop	{r7, pc}
 8004574:	40023800 	.word	0x40023800
 8004578:	08006708 	.word	0x08006708

0800457c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800457c:	b580      	push	{r7, lr}
 800457e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004580:	f7ff ffdc 	bl	800453c <HAL_RCC_GetHCLKFreq>
 8004584:	4602      	mov	r2, r0
 8004586:	4b05      	ldr	r3, [pc, #20]	@ (800459c <HAL_RCC_GetPCLK2Freq+0x20>)
 8004588:	689b      	ldr	r3, [r3, #8]
 800458a:	0b5b      	lsrs	r3, r3, #13
 800458c:	f003 0307 	and.w	r3, r3, #7
 8004590:	4903      	ldr	r1, [pc, #12]	@ (80045a0 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004592:	5ccb      	ldrb	r3, [r1, r3]
 8004594:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004598:	4618      	mov	r0, r3
 800459a:	bd80      	pop	{r7, pc}
 800459c:	40023800 	.word	0x40023800
 80045a0:	08006708 	.word	0x08006708

080045a4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80045a4:	b580      	push	{r7, lr}
 80045a6:	b082      	sub	sp, #8
 80045a8:	af00      	add	r7, sp, #0
 80045aa:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	2b00      	cmp	r3, #0
 80045b0:	d101      	bne.n	80045b6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80045b2:	2301      	movs	r3, #1
 80045b4:	e041      	b.n	800463a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80045bc:	b2db      	uxtb	r3, r3
 80045be:	2b00      	cmp	r3, #0
 80045c0:	d106      	bne.n	80045d0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	2200      	movs	r2, #0
 80045c6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80045ca:	6878      	ldr	r0, [r7, #4]
 80045cc:	f7fe f9b4 	bl	8002938 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	2202      	movs	r2, #2
 80045d4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	681a      	ldr	r2, [r3, #0]
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	3304      	adds	r3, #4
 80045e0:	4619      	mov	r1, r3
 80045e2:	4610      	mov	r0, r2
 80045e4:	f000 fc3e 	bl	8004e64 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	2201      	movs	r2, #1
 80045ec:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	2201      	movs	r2, #1
 80045f4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	2201      	movs	r2, #1
 80045fc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	2201      	movs	r2, #1
 8004604:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	2201      	movs	r2, #1
 800460c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	2201      	movs	r2, #1
 8004614:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	2201      	movs	r2, #1
 800461c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	2201      	movs	r2, #1
 8004624:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	2201      	movs	r2, #1
 800462c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	2201      	movs	r2, #1
 8004634:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004638:	2300      	movs	r3, #0
}
 800463a:	4618      	mov	r0, r3
 800463c:	3708      	adds	r7, #8
 800463e:	46bd      	mov	sp, r7
 8004640:	bd80      	pop	{r7, pc}
	...

08004644 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8004644:	b480      	push	{r7}
 8004646:	b085      	sub	sp, #20
 8004648:	af00      	add	r7, sp, #0
 800464a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004652:	b2db      	uxtb	r3, r3
 8004654:	2b01      	cmp	r3, #1
 8004656:	d001      	beq.n	800465c <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8004658:	2301      	movs	r3, #1
 800465a:	e03c      	b.n	80046d6 <HAL_TIM_Base_Start+0x92>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	2202      	movs	r2, #2
 8004660:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	681b      	ldr	r3, [r3, #0]
 8004668:	4a1e      	ldr	r2, [pc, #120]	@ (80046e4 <HAL_TIM_Base_Start+0xa0>)
 800466a:	4293      	cmp	r3, r2
 800466c:	d018      	beq.n	80046a0 <HAL_TIM_Base_Start+0x5c>
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	681b      	ldr	r3, [r3, #0]
 8004672:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004676:	d013      	beq.n	80046a0 <HAL_TIM_Base_Start+0x5c>
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	681b      	ldr	r3, [r3, #0]
 800467c:	4a1a      	ldr	r2, [pc, #104]	@ (80046e8 <HAL_TIM_Base_Start+0xa4>)
 800467e:	4293      	cmp	r3, r2
 8004680:	d00e      	beq.n	80046a0 <HAL_TIM_Base_Start+0x5c>
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	681b      	ldr	r3, [r3, #0]
 8004686:	4a19      	ldr	r2, [pc, #100]	@ (80046ec <HAL_TIM_Base_Start+0xa8>)
 8004688:	4293      	cmp	r3, r2
 800468a:	d009      	beq.n	80046a0 <HAL_TIM_Base_Start+0x5c>
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	681b      	ldr	r3, [r3, #0]
 8004690:	4a17      	ldr	r2, [pc, #92]	@ (80046f0 <HAL_TIM_Base_Start+0xac>)
 8004692:	4293      	cmp	r3, r2
 8004694:	d004      	beq.n	80046a0 <HAL_TIM_Base_Start+0x5c>
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	681b      	ldr	r3, [r3, #0]
 800469a:	4a16      	ldr	r2, [pc, #88]	@ (80046f4 <HAL_TIM_Base_Start+0xb0>)
 800469c:	4293      	cmp	r3, r2
 800469e:	d111      	bne.n	80046c4 <HAL_TIM_Base_Start+0x80>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	681b      	ldr	r3, [r3, #0]
 80046a4:	689b      	ldr	r3, [r3, #8]
 80046a6:	f003 0307 	and.w	r3, r3, #7
 80046aa:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80046ac:	68fb      	ldr	r3, [r7, #12]
 80046ae:	2b06      	cmp	r3, #6
 80046b0:	d010      	beq.n	80046d4 <HAL_TIM_Base_Start+0x90>
    {
      __HAL_TIM_ENABLE(htim);
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	681b      	ldr	r3, [r3, #0]
 80046b6:	681a      	ldr	r2, [r3, #0]
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	681b      	ldr	r3, [r3, #0]
 80046bc:	f042 0201 	orr.w	r2, r2, #1
 80046c0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80046c2:	e007      	b.n	80046d4 <HAL_TIM_Base_Start+0x90>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	681b      	ldr	r3, [r3, #0]
 80046c8:	681a      	ldr	r2, [r3, #0]
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	681b      	ldr	r3, [r3, #0]
 80046ce:	f042 0201 	orr.w	r2, r2, #1
 80046d2:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80046d4:	2300      	movs	r3, #0
}
 80046d6:	4618      	mov	r0, r3
 80046d8:	3714      	adds	r7, #20
 80046da:	46bd      	mov	sp, r7
 80046dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046e0:	4770      	bx	lr
 80046e2:	bf00      	nop
 80046e4:	40010000 	.word	0x40010000
 80046e8:	40000400 	.word	0x40000400
 80046ec:	40000800 	.word	0x40000800
 80046f0:	40000c00 	.word	0x40000c00
 80046f4:	40014000 	.word	0x40014000

080046f8 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80046f8:	b580      	push	{r7, lr}
 80046fa:	b082      	sub	sp, #8
 80046fc:	af00      	add	r7, sp, #0
 80046fe:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	2b00      	cmp	r3, #0
 8004704:	d101      	bne.n	800470a <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8004706:	2301      	movs	r3, #1
 8004708:	e041      	b.n	800478e <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004710:	b2db      	uxtb	r3, r3
 8004712:	2b00      	cmp	r3, #0
 8004714:	d106      	bne.n	8004724 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	2200      	movs	r2, #0
 800471a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800471e:	6878      	ldr	r0, [r7, #4]
 8004720:	f000 f839 	bl	8004796 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	2202      	movs	r2, #2
 8004728:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	681a      	ldr	r2, [r3, #0]
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	3304      	adds	r3, #4
 8004734:	4619      	mov	r1, r3
 8004736:	4610      	mov	r0, r2
 8004738:	f000 fb94 	bl	8004e64 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	2201      	movs	r2, #1
 8004740:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	2201      	movs	r2, #1
 8004748:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	2201      	movs	r2, #1
 8004750:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	2201      	movs	r2, #1
 8004758:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	2201      	movs	r2, #1
 8004760:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	2201      	movs	r2, #1
 8004768:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	2201      	movs	r2, #1
 8004770:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	2201      	movs	r2, #1
 8004778:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	2201      	movs	r2, #1
 8004780:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	2201      	movs	r2, #1
 8004788:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800478c:	2300      	movs	r3, #0
}
 800478e:	4618      	mov	r0, r3
 8004790:	3708      	adds	r7, #8
 8004792:	46bd      	mov	sp, r7
 8004794:	bd80      	pop	{r7, pc}

08004796 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8004796:	b480      	push	{r7}
 8004798:	b083      	sub	sp, #12
 800479a:	af00      	add	r7, sp, #0
 800479c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800479e:	bf00      	nop
 80047a0:	370c      	adds	r7, #12
 80047a2:	46bd      	mov	sp, r7
 80047a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047a8:	4770      	bx	lr
	...

080047ac <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80047ac:	b580      	push	{r7, lr}
 80047ae:	b084      	sub	sp, #16
 80047b0:	af00      	add	r7, sp, #0
 80047b2:	6078      	str	r0, [r7, #4]
 80047b4:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80047b6:	683b      	ldr	r3, [r7, #0]
 80047b8:	2b00      	cmp	r3, #0
 80047ba:	d109      	bne.n	80047d0 <HAL_TIM_PWM_Start+0x24>
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80047c2:	b2db      	uxtb	r3, r3
 80047c4:	2b01      	cmp	r3, #1
 80047c6:	bf14      	ite	ne
 80047c8:	2301      	movne	r3, #1
 80047ca:	2300      	moveq	r3, #0
 80047cc:	b2db      	uxtb	r3, r3
 80047ce:	e022      	b.n	8004816 <HAL_TIM_PWM_Start+0x6a>
 80047d0:	683b      	ldr	r3, [r7, #0]
 80047d2:	2b04      	cmp	r3, #4
 80047d4:	d109      	bne.n	80047ea <HAL_TIM_PWM_Start+0x3e>
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80047dc:	b2db      	uxtb	r3, r3
 80047de:	2b01      	cmp	r3, #1
 80047e0:	bf14      	ite	ne
 80047e2:	2301      	movne	r3, #1
 80047e4:	2300      	moveq	r3, #0
 80047e6:	b2db      	uxtb	r3, r3
 80047e8:	e015      	b.n	8004816 <HAL_TIM_PWM_Start+0x6a>
 80047ea:	683b      	ldr	r3, [r7, #0]
 80047ec:	2b08      	cmp	r3, #8
 80047ee:	d109      	bne.n	8004804 <HAL_TIM_PWM_Start+0x58>
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80047f6:	b2db      	uxtb	r3, r3
 80047f8:	2b01      	cmp	r3, #1
 80047fa:	bf14      	ite	ne
 80047fc:	2301      	movne	r3, #1
 80047fe:	2300      	moveq	r3, #0
 8004800:	b2db      	uxtb	r3, r3
 8004802:	e008      	b.n	8004816 <HAL_TIM_PWM_Start+0x6a>
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800480a:	b2db      	uxtb	r3, r3
 800480c:	2b01      	cmp	r3, #1
 800480e:	bf14      	ite	ne
 8004810:	2301      	movne	r3, #1
 8004812:	2300      	moveq	r3, #0
 8004814:	b2db      	uxtb	r3, r3
 8004816:	2b00      	cmp	r3, #0
 8004818:	d001      	beq.n	800481e <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 800481a:	2301      	movs	r3, #1
 800481c:	e068      	b.n	80048f0 <HAL_TIM_PWM_Start+0x144>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800481e:	683b      	ldr	r3, [r7, #0]
 8004820:	2b00      	cmp	r3, #0
 8004822:	d104      	bne.n	800482e <HAL_TIM_PWM_Start+0x82>
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	2202      	movs	r2, #2
 8004828:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800482c:	e013      	b.n	8004856 <HAL_TIM_PWM_Start+0xaa>
 800482e:	683b      	ldr	r3, [r7, #0]
 8004830:	2b04      	cmp	r3, #4
 8004832:	d104      	bne.n	800483e <HAL_TIM_PWM_Start+0x92>
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	2202      	movs	r2, #2
 8004838:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800483c:	e00b      	b.n	8004856 <HAL_TIM_PWM_Start+0xaa>
 800483e:	683b      	ldr	r3, [r7, #0]
 8004840:	2b08      	cmp	r3, #8
 8004842:	d104      	bne.n	800484e <HAL_TIM_PWM_Start+0xa2>
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	2202      	movs	r2, #2
 8004848:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800484c:	e003      	b.n	8004856 <HAL_TIM_PWM_Start+0xaa>
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	2202      	movs	r2, #2
 8004852:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	681b      	ldr	r3, [r3, #0]
 800485a:	2201      	movs	r2, #1
 800485c:	6839      	ldr	r1, [r7, #0]
 800485e:	4618      	mov	r0, r3
 8004860:	f000 fdac 	bl	80053bc <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	681b      	ldr	r3, [r3, #0]
 8004868:	4a23      	ldr	r2, [pc, #140]	@ (80048f8 <HAL_TIM_PWM_Start+0x14c>)
 800486a:	4293      	cmp	r3, r2
 800486c:	d107      	bne.n	800487e <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	681b      	ldr	r3, [r3, #0]
 8004872:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	681b      	ldr	r3, [r3, #0]
 8004878:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800487c:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	681b      	ldr	r3, [r3, #0]
 8004882:	4a1d      	ldr	r2, [pc, #116]	@ (80048f8 <HAL_TIM_PWM_Start+0x14c>)
 8004884:	4293      	cmp	r3, r2
 8004886:	d018      	beq.n	80048ba <HAL_TIM_PWM_Start+0x10e>
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	681b      	ldr	r3, [r3, #0]
 800488c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004890:	d013      	beq.n	80048ba <HAL_TIM_PWM_Start+0x10e>
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	681b      	ldr	r3, [r3, #0]
 8004896:	4a19      	ldr	r2, [pc, #100]	@ (80048fc <HAL_TIM_PWM_Start+0x150>)
 8004898:	4293      	cmp	r3, r2
 800489a:	d00e      	beq.n	80048ba <HAL_TIM_PWM_Start+0x10e>
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	681b      	ldr	r3, [r3, #0]
 80048a0:	4a17      	ldr	r2, [pc, #92]	@ (8004900 <HAL_TIM_PWM_Start+0x154>)
 80048a2:	4293      	cmp	r3, r2
 80048a4:	d009      	beq.n	80048ba <HAL_TIM_PWM_Start+0x10e>
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	681b      	ldr	r3, [r3, #0]
 80048aa:	4a16      	ldr	r2, [pc, #88]	@ (8004904 <HAL_TIM_PWM_Start+0x158>)
 80048ac:	4293      	cmp	r3, r2
 80048ae:	d004      	beq.n	80048ba <HAL_TIM_PWM_Start+0x10e>
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	681b      	ldr	r3, [r3, #0]
 80048b4:	4a14      	ldr	r2, [pc, #80]	@ (8004908 <HAL_TIM_PWM_Start+0x15c>)
 80048b6:	4293      	cmp	r3, r2
 80048b8:	d111      	bne.n	80048de <HAL_TIM_PWM_Start+0x132>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	681b      	ldr	r3, [r3, #0]
 80048be:	689b      	ldr	r3, [r3, #8]
 80048c0:	f003 0307 	and.w	r3, r3, #7
 80048c4:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80048c6:	68fb      	ldr	r3, [r7, #12]
 80048c8:	2b06      	cmp	r3, #6
 80048ca:	d010      	beq.n	80048ee <HAL_TIM_PWM_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	681b      	ldr	r3, [r3, #0]
 80048d0:	681a      	ldr	r2, [r3, #0]
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	681b      	ldr	r3, [r3, #0]
 80048d6:	f042 0201 	orr.w	r2, r2, #1
 80048da:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80048dc:	e007      	b.n	80048ee <HAL_TIM_PWM_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	681b      	ldr	r3, [r3, #0]
 80048e2:	681a      	ldr	r2, [r3, #0]
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	681b      	ldr	r3, [r3, #0]
 80048e8:	f042 0201 	orr.w	r2, r2, #1
 80048ec:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80048ee:	2300      	movs	r3, #0
}
 80048f0:	4618      	mov	r0, r3
 80048f2:	3710      	adds	r7, #16
 80048f4:	46bd      	mov	sp, r7
 80048f6:	bd80      	pop	{r7, pc}
 80048f8:	40010000 	.word	0x40010000
 80048fc:	40000400 	.word	0x40000400
 8004900:	40000800 	.word	0x40000800
 8004904:	40000c00 	.word	0x40000c00
 8004908:	40014000 	.word	0x40014000

0800490c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800490c:	b580      	push	{r7, lr}
 800490e:	b084      	sub	sp, #16
 8004910:	af00      	add	r7, sp, #0
 8004912:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	681b      	ldr	r3, [r3, #0]
 8004918:	68db      	ldr	r3, [r3, #12]
 800491a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	681b      	ldr	r3, [r3, #0]
 8004920:	691b      	ldr	r3, [r3, #16]
 8004922:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8004924:	68bb      	ldr	r3, [r7, #8]
 8004926:	f003 0302 	and.w	r3, r3, #2
 800492a:	2b00      	cmp	r3, #0
 800492c:	d020      	beq.n	8004970 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800492e:	68fb      	ldr	r3, [r7, #12]
 8004930:	f003 0302 	and.w	r3, r3, #2
 8004934:	2b00      	cmp	r3, #0
 8004936:	d01b      	beq.n	8004970 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	681b      	ldr	r3, [r3, #0]
 800493c:	f06f 0202 	mvn.w	r2, #2
 8004940:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	2201      	movs	r2, #1
 8004946:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	681b      	ldr	r3, [r3, #0]
 800494c:	699b      	ldr	r3, [r3, #24]
 800494e:	f003 0303 	and.w	r3, r3, #3
 8004952:	2b00      	cmp	r3, #0
 8004954:	d003      	beq.n	800495e <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004956:	6878      	ldr	r0, [r7, #4]
 8004958:	f000 fa65 	bl	8004e26 <HAL_TIM_IC_CaptureCallback>
 800495c:	e005      	b.n	800496a <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800495e:	6878      	ldr	r0, [r7, #4]
 8004960:	f000 fa57 	bl	8004e12 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004964:	6878      	ldr	r0, [r7, #4]
 8004966:	f000 fa68 	bl	8004e3a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	2200      	movs	r2, #0
 800496e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8004970:	68bb      	ldr	r3, [r7, #8]
 8004972:	f003 0304 	and.w	r3, r3, #4
 8004976:	2b00      	cmp	r3, #0
 8004978:	d020      	beq.n	80049bc <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800497a:	68fb      	ldr	r3, [r7, #12]
 800497c:	f003 0304 	and.w	r3, r3, #4
 8004980:	2b00      	cmp	r3, #0
 8004982:	d01b      	beq.n	80049bc <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	681b      	ldr	r3, [r3, #0]
 8004988:	f06f 0204 	mvn.w	r2, #4
 800498c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	2202      	movs	r2, #2
 8004992:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	681b      	ldr	r3, [r3, #0]
 8004998:	699b      	ldr	r3, [r3, #24]
 800499a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800499e:	2b00      	cmp	r3, #0
 80049a0:	d003      	beq.n	80049aa <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80049a2:	6878      	ldr	r0, [r7, #4]
 80049a4:	f000 fa3f 	bl	8004e26 <HAL_TIM_IC_CaptureCallback>
 80049a8:	e005      	b.n	80049b6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80049aa:	6878      	ldr	r0, [r7, #4]
 80049ac:	f000 fa31 	bl	8004e12 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80049b0:	6878      	ldr	r0, [r7, #4]
 80049b2:	f000 fa42 	bl	8004e3a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	2200      	movs	r2, #0
 80049ba:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80049bc:	68bb      	ldr	r3, [r7, #8]
 80049be:	f003 0308 	and.w	r3, r3, #8
 80049c2:	2b00      	cmp	r3, #0
 80049c4:	d020      	beq.n	8004a08 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80049c6:	68fb      	ldr	r3, [r7, #12]
 80049c8:	f003 0308 	and.w	r3, r3, #8
 80049cc:	2b00      	cmp	r3, #0
 80049ce:	d01b      	beq.n	8004a08 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	681b      	ldr	r3, [r3, #0]
 80049d4:	f06f 0208 	mvn.w	r2, #8
 80049d8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	2204      	movs	r2, #4
 80049de:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	681b      	ldr	r3, [r3, #0]
 80049e4:	69db      	ldr	r3, [r3, #28]
 80049e6:	f003 0303 	and.w	r3, r3, #3
 80049ea:	2b00      	cmp	r3, #0
 80049ec:	d003      	beq.n	80049f6 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80049ee:	6878      	ldr	r0, [r7, #4]
 80049f0:	f000 fa19 	bl	8004e26 <HAL_TIM_IC_CaptureCallback>
 80049f4:	e005      	b.n	8004a02 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80049f6:	6878      	ldr	r0, [r7, #4]
 80049f8:	f000 fa0b 	bl	8004e12 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80049fc:	6878      	ldr	r0, [r7, #4]
 80049fe:	f000 fa1c 	bl	8004e3a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	2200      	movs	r2, #0
 8004a06:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8004a08:	68bb      	ldr	r3, [r7, #8]
 8004a0a:	f003 0310 	and.w	r3, r3, #16
 8004a0e:	2b00      	cmp	r3, #0
 8004a10:	d020      	beq.n	8004a54 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8004a12:	68fb      	ldr	r3, [r7, #12]
 8004a14:	f003 0310 	and.w	r3, r3, #16
 8004a18:	2b00      	cmp	r3, #0
 8004a1a:	d01b      	beq.n	8004a54 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	681b      	ldr	r3, [r3, #0]
 8004a20:	f06f 0210 	mvn.w	r2, #16
 8004a24:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	2208      	movs	r2, #8
 8004a2a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	681b      	ldr	r3, [r3, #0]
 8004a30:	69db      	ldr	r3, [r3, #28]
 8004a32:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004a36:	2b00      	cmp	r3, #0
 8004a38:	d003      	beq.n	8004a42 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004a3a:	6878      	ldr	r0, [r7, #4]
 8004a3c:	f000 f9f3 	bl	8004e26 <HAL_TIM_IC_CaptureCallback>
 8004a40:	e005      	b.n	8004a4e <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004a42:	6878      	ldr	r0, [r7, #4]
 8004a44:	f000 f9e5 	bl	8004e12 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004a48:	6878      	ldr	r0, [r7, #4]
 8004a4a:	f000 f9f6 	bl	8004e3a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	2200      	movs	r2, #0
 8004a52:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8004a54:	68bb      	ldr	r3, [r7, #8]
 8004a56:	f003 0301 	and.w	r3, r3, #1
 8004a5a:	2b00      	cmp	r3, #0
 8004a5c:	d00c      	beq.n	8004a78 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8004a5e:	68fb      	ldr	r3, [r7, #12]
 8004a60:	f003 0301 	and.w	r3, r3, #1
 8004a64:	2b00      	cmp	r3, #0
 8004a66:	d007      	beq.n	8004a78 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	681b      	ldr	r3, [r3, #0]
 8004a6c:	f06f 0201 	mvn.w	r2, #1
 8004a70:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004a72:	6878      	ldr	r0, [r7, #4]
 8004a74:	f000 f9c3 	bl	8004dfe <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8004a78:	68bb      	ldr	r3, [r7, #8]
 8004a7a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004a7e:	2b00      	cmp	r3, #0
 8004a80:	d00c      	beq.n	8004a9c <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004a82:	68fb      	ldr	r3, [r7, #12]
 8004a84:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004a88:	2b00      	cmp	r3, #0
 8004a8a:	d007      	beq.n	8004a9c <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	681b      	ldr	r3, [r3, #0]
 8004a90:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8004a94:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004a96:	6878      	ldr	r0, [r7, #4]
 8004a98:	f000 fd80 	bl	800559c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8004a9c:	68bb      	ldr	r3, [r7, #8]
 8004a9e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004aa2:	2b00      	cmp	r3, #0
 8004aa4:	d00c      	beq.n	8004ac0 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8004aa6:	68fb      	ldr	r3, [r7, #12]
 8004aa8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004aac:	2b00      	cmp	r3, #0
 8004aae:	d007      	beq.n	8004ac0 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	681b      	ldr	r3, [r3, #0]
 8004ab4:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8004ab8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004aba:	6878      	ldr	r0, [r7, #4]
 8004abc:	f000 f9c7 	bl	8004e4e <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8004ac0:	68bb      	ldr	r3, [r7, #8]
 8004ac2:	f003 0320 	and.w	r3, r3, #32
 8004ac6:	2b00      	cmp	r3, #0
 8004ac8:	d00c      	beq.n	8004ae4 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8004aca:	68fb      	ldr	r3, [r7, #12]
 8004acc:	f003 0320 	and.w	r3, r3, #32
 8004ad0:	2b00      	cmp	r3, #0
 8004ad2:	d007      	beq.n	8004ae4 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	681b      	ldr	r3, [r3, #0]
 8004ad8:	f06f 0220 	mvn.w	r2, #32
 8004adc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004ade:	6878      	ldr	r0, [r7, #4]
 8004ae0:	f000 fd52 	bl	8005588 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004ae4:	bf00      	nop
 8004ae6:	3710      	adds	r7, #16
 8004ae8:	46bd      	mov	sp, r7
 8004aea:	bd80      	pop	{r7, pc}

08004aec <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8004aec:	b580      	push	{r7, lr}
 8004aee:	b086      	sub	sp, #24
 8004af0:	af00      	add	r7, sp, #0
 8004af2:	60f8      	str	r0, [r7, #12]
 8004af4:	60b9      	str	r1, [r7, #8]
 8004af6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004af8:	2300      	movs	r3, #0
 8004afa:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004afc:	68fb      	ldr	r3, [r7, #12]
 8004afe:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004b02:	2b01      	cmp	r3, #1
 8004b04:	d101      	bne.n	8004b0a <HAL_TIM_PWM_ConfigChannel+0x1e>
 8004b06:	2302      	movs	r3, #2
 8004b08:	e0ae      	b.n	8004c68 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8004b0a:	68fb      	ldr	r3, [r7, #12]
 8004b0c:	2201      	movs	r2, #1
 8004b0e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	2b0c      	cmp	r3, #12
 8004b16:	f200 809f 	bhi.w	8004c58 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8004b1a:	a201      	add	r2, pc, #4	@ (adr r2, 8004b20 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8004b1c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004b20:	08004b55 	.word	0x08004b55
 8004b24:	08004c59 	.word	0x08004c59
 8004b28:	08004c59 	.word	0x08004c59
 8004b2c:	08004c59 	.word	0x08004c59
 8004b30:	08004b95 	.word	0x08004b95
 8004b34:	08004c59 	.word	0x08004c59
 8004b38:	08004c59 	.word	0x08004c59
 8004b3c:	08004c59 	.word	0x08004c59
 8004b40:	08004bd7 	.word	0x08004bd7
 8004b44:	08004c59 	.word	0x08004c59
 8004b48:	08004c59 	.word	0x08004c59
 8004b4c:	08004c59 	.word	0x08004c59
 8004b50:	08004c17 	.word	0x08004c17
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004b54:	68fb      	ldr	r3, [r7, #12]
 8004b56:	681b      	ldr	r3, [r3, #0]
 8004b58:	68b9      	ldr	r1, [r7, #8]
 8004b5a:	4618      	mov	r0, r3
 8004b5c:	f000 fa08 	bl	8004f70 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004b60:	68fb      	ldr	r3, [r7, #12]
 8004b62:	681b      	ldr	r3, [r3, #0]
 8004b64:	699a      	ldr	r2, [r3, #24]
 8004b66:	68fb      	ldr	r3, [r7, #12]
 8004b68:	681b      	ldr	r3, [r3, #0]
 8004b6a:	f042 0208 	orr.w	r2, r2, #8
 8004b6e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004b70:	68fb      	ldr	r3, [r7, #12]
 8004b72:	681b      	ldr	r3, [r3, #0]
 8004b74:	699a      	ldr	r2, [r3, #24]
 8004b76:	68fb      	ldr	r3, [r7, #12]
 8004b78:	681b      	ldr	r3, [r3, #0]
 8004b7a:	f022 0204 	bic.w	r2, r2, #4
 8004b7e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004b80:	68fb      	ldr	r3, [r7, #12]
 8004b82:	681b      	ldr	r3, [r3, #0]
 8004b84:	6999      	ldr	r1, [r3, #24]
 8004b86:	68bb      	ldr	r3, [r7, #8]
 8004b88:	691a      	ldr	r2, [r3, #16]
 8004b8a:	68fb      	ldr	r3, [r7, #12]
 8004b8c:	681b      	ldr	r3, [r3, #0]
 8004b8e:	430a      	orrs	r2, r1
 8004b90:	619a      	str	r2, [r3, #24]
      break;
 8004b92:	e064      	b.n	8004c5e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004b94:	68fb      	ldr	r3, [r7, #12]
 8004b96:	681b      	ldr	r3, [r3, #0]
 8004b98:	68b9      	ldr	r1, [r7, #8]
 8004b9a:	4618      	mov	r0, r3
 8004b9c:	f000 fa4e 	bl	800503c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004ba0:	68fb      	ldr	r3, [r7, #12]
 8004ba2:	681b      	ldr	r3, [r3, #0]
 8004ba4:	699a      	ldr	r2, [r3, #24]
 8004ba6:	68fb      	ldr	r3, [r7, #12]
 8004ba8:	681b      	ldr	r3, [r3, #0]
 8004baa:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004bae:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004bb0:	68fb      	ldr	r3, [r7, #12]
 8004bb2:	681b      	ldr	r3, [r3, #0]
 8004bb4:	699a      	ldr	r2, [r3, #24]
 8004bb6:	68fb      	ldr	r3, [r7, #12]
 8004bb8:	681b      	ldr	r3, [r3, #0]
 8004bba:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004bbe:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004bc0:	68fb      	ldr	r3, [r7, #12]
 8004bc2:	681b      	ldr	r3, [r3, #0]
 8004bc4:	6999      	ldr	r1, [r3, #24]
 8004bc6:	68bb      	ldr	r3, [r7, #8]
 8004bc8:	691b      	ldr	r3, [r3, #16]
 8004bca:	021a      	lsls	r2, r3, #8
 8004bcc:	68fb      	ldr	r3, [r7, #12]
 8004bce:	681b      	ldr	r3, [r3, #0]
 8004bd0:	430a      	orrs	r2, r1
 8004bd2:	619a      	str	r2, [r3, #24]
      break;
 8004bd4:	e043      	b.n	8004c5e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004bd6:	68fb      	ldr	r3, [r7, #12]
 8004bd8:	681b      	ldr	r3, [r3, #0]
 8004bda:	68b9      	ldr	r1, [r7, #8]
 8004bdc:	4618      	mov	r0, r3
 8004bde:	f000 fa99 	bl	8005114 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8004be2:	68fb      	ldr	r3, [r7, #12]
 8004be4:	681b      	ldr	r3, [r3, #0]
 8004be6:	69da      	ldr	r2, [r3, #28]
 8004be8:	68fb      	ldr	r3, [r7, #12]
 8004bea:	681b      	ldr	r3, [r3, #0]
 8004bec:	f042 0208 	orr.w	r2, r2, #8
 8004bf0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8004bf2:	68fb      	ldr	r3, [r7, #12]
 8004bf4:	681b      	ldr	r3, [r3, #0]
 8004bf6:	69da      	ldr	r2, [r3, #28]
 8004bf8:	68fb      	ldr	r3, [r7, #12]
 8004bfa:	681b      	ldr	r3, [r3, #0]
 8004bfc:	f022 0204 	bic.w	r2, r2, #4
 8004c00:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8004c02:	68fb      	ldr	r3, [r7, #12]
 8004c04:	681b      	ldr	r3, [r3, #0]
 8004c06:	69d9      	ldr	r1, [r3, #28]
 8004c08:	68bb      	ldr	r3, [r7, #8]
 8004c0a:	691a      	ldr	r2, [r3, #16]
 8004c0c:	68fb      	ldr	r3, [r7, #12]
 8004c0e:	681b      	ldr	r3, [r3, #0]
 8004c10:	430a      	orrs	r2, r1
 8004c12:	61da      	str	r2, [r3, #28]
      break;
 8004c14:	e023      	b.n	8004c5e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004c16:	68fb      	ldr	r3, [r7, #12]
 8004c18:	681b      	ldr	r3, [r3, #0]
 8004c1a:	68b9      	ldr	r1, [r7, #8]
 8004c1c:	4618      	mov	r0, r3
 8004c1e:	f000 fae3 	bl	80051e8 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8004c22:	68fb      	ldr	r3, [r7, #12]
 8004c24:	681b      	ldr	r3, [r3, #0]
 8004c26:	69da      	ldr	r2, [r3, #28]
 8004c28:	68fb      	ldr	r3, [r7, #12]
 8004c2a:	681b      	ldr	r3, [r3, #0]
 8004c2c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004c30:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8004c32:	68fb      	ldr	r3, [r7, #12]
 8004c34:	681b      	ldr	r3, [r3, #0]
 8004c36:	69da      	ldr	r2, [r3, #28]
 8004c38:	68fb      	ldr	r3, [r7, #12]
 8004c3a:	681b      	ldr	r3, [r3, #0]
 8004c3c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004c40:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8004c42:	68fb      	ldr	r3, [r7, #12]
 8004c44:	681b      	ldr	r3, [r3, #0]
 8004c46:	69d9      	ldr	r1, [r3, #28]
 8004c48:	68bb      	ldr	r3, [r7, #8]
 8004c4a:	691b      	ldr	r3, [r3, #16]
 8004c4c:	021a      	lsls	r2, r3, #8
 8004c4e:	68fb      	ldr	r3, [r7, #12]
 8004c50:	681b      	ldr	r3, [r3, #0]
 8004c52:	430a      	orrs	r2, r1
 8004c54:	61da      	str	r2, [r3, #28]
      break;
 8004c56:	e002      	b.n	8004c5e <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8004c58:	2301      	movs	r3, #1
 8004c5a:	75fb      	strb	r3, [r7, #23]
      break;
 8004c5c:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8004c5e:	68fb      	ldr	r3, [r7, #12]
 8004c60:	2200      	movs	r2, #0
 8004c62:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004c66:	7dfb      	ldrb	r3, [r7, #23]
}
 8004c68:	4618      	mov	r0, r3
 8004c6a:	3718      	adds	r7, #24
 8004c6c:	46bd      	mov	sp, r7
 8004c6e:	bd80      	pop	{r7, pc}

08004c70 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004c70:	b580      	push	{r7, lr}
 8004c72:	b084      	sub	sp, #16
 8004c74:	af00      	add	r7, sp, #0
 8004c76:	6078      	str	r0, [r7, #4]
 8004c78:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004c7a:	2300      	movs	r3, #0
 8004c7c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004c84:	2b01      	cmp	r3, #1
 8004c86:	d101      	bne.n	8004c8c <HAL_TIM_ConfigClockSource+0x1c>
 8004c88:	2302      	movs	r3, #2
 8004c8a:	e0b4      	b.n	8004df6 <HAL_TIM_ConfigClockSource+0x186>
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	2201      	movs	r2, #1
 8004c90:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	2202      	movs	r2, #2
 8004c98:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	681b      	ldr	r3, [r3, #0]
 8004ca0:	689b      	ldr	r3, [r3, #8]
 8004ca2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004ca4:	68bb      	ldr	r3, [r7, #8]
 8004ca6:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8004caa:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004cac:	68bb      	ldr	r3, [r7, #8]
 8004cae:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004cb2:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	681b      	ldr	r3, [r3, #0]
 8004cb8:	68ba      	ldr	r2, [r7, #8]
 8004cba:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004cbc:	683b      	ldr	r3, [r7, #0]
 8004cbe:	681b      	ldr	r3, [r3, #0]
 8004cc0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004cc4:	d03e      	beq.n	8004d44 <HAL_TIM_ConfigClockSource+0xd4>
 8004cc6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004cca:	f200 8087 	bhi.w	8004ddc <HAL_TIM_ConfigClockSource+0x16c>
 8004cce:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004cd2:	f000 8086 	beq.w	8004de2 <HAL_TIM_ConfigClockSource+0x172>
 8004cd6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004cda:	d87f      	bhi.n	8004ddc <HAL_TIM_ConfigClockSource+0x16c>
 8004cdc:	2b70      	cmp	r3, #112	@ 0x70
 8004cde:	d01a      	beq.n	8004d16 <HAL_TIM_ConfigClockSource+0xa6>
 8004ce0:	2b70      	cmp	r3, #112	@ 0x70
 8004ce2:	d87b      	bhi.n	8004ddc <HAL_TIM_ConfigClockSource+0x16c>
 8004ce4:	2b60      	cmp	r3, #96	@ 0x60
 8004ce6:	d050      	beq.n	8004d8a <HAL_TIM_ConfigClockSource+0x11a>
 8004ce8:	2b60      	cmp	r3, #96	@ 0x60
 8004cea:	d877      	bhi.n	8004ddc <HAL_TIM_ConfigClockSource+0x16c>
 8004cec:	2b50      	cmp	r3, #80	@ 0x50
 8004cee:	d03c      	beq.n	8004d6a <HAL_TIM_ConfigClockSource+0xfa>
 8004cf0:	2b50      	cmp	r3, #80	@ 0x50
 8004cf2:	d873      	bhi.n	8004ddc <HAL_TIM_ConfigClockSource+0x16c>
 8004cf4:	2b40      	cmp	r3, #64	@ 0x40
 8004cf6:	d058      	beq.n	8004daa <HAL_TIM_ConfigClockSource+0x13a>
 8004cf8:	2b40      	cmp	r3, #64	@ 0x40
 8004cfa:	d86f      	bhi.n	8004ddc <HAL_TIM_ConfigClockSource+0x16c>
 8004cfc:	2b30      	cmp	r3, #48	@ 0x30
 8004cfe:	d064      	beq.n	8004dca <HAL_TIM_ConfigClockSource+0x15a>
 8004d00:	2b30      	cmp	r3, #48	@ 0x30
 8004d02:	d86b      	bhi.n	8004ddc <HAL_TIM_ConfigClockSource+0x16c>
 8004d04:	2b20      	cmp	r3, #32
 8004d06:	d060      	beq.n	8004dca <HAL_TIM_ConfigClockSource+0x15a>
 8004d08:	2b20      	cmp	r3, #32
 8004d0a:	d867      	bhi.n	8004ddc <HAL_TIM_ConfigClockSource+0x16c>
 8004d0c:	2b00      	cmp	r3, #0
 8004d0e:	d05c      	beq.n	8004dca <HAL_TIM_ConfigClockSource+0x15a>
 8004d10:	2b10      	cmp	r3, #16
 8004d12:	d05a      	beq.n	8004dca <HAL_TIM_ConfigClockSource+0x15a>
 8004d14:	e062      	b.n	8004ddc <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004d1a:	683b      	ldr	r3, [r7, #0]
 8004d1c:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004d1e:	683b      	ldr	r3, [r7, #0]
 8004d20:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004d22:	683b      	ldr	r3, [r7, #0]
 8004d24:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004d26:	f000 fb29 	bl	800537c <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	681b      	ldr	r3, [r3, #0]
 8004d2e:	689b      	ldr	r3, [r3, #8]
 8004d30:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004d32:	68bb      	ldr	r3, [r7, #8]
 8004d34:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8004d38:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	681b      	ldr	r3, [r3, #0]
 8004d3e:	68ba      	ldr	r2, [r7, #8]
 8004d40:	609a      	str	r2, [r3, #8]
      break;
 8004d42:	e04f      	b.n	8004de4 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004d48:	683b      	ldr	r3, [r7, #0]
 8004d4a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004d4c:	683b      	ldr	r3, [r7, #0]
 8004d4e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004d50:	683b      	ldr	r3, [r7, #0]
 8004d52:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004d54:	f000 fb12 	bl	800537c <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	681b      	ldr	r3, [r3, #0]
 8004d5c:	689a      	ldr	r2, [r3, #8]
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	681b      	ldr	r3, [r3, #0]
 8004d62:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004d66:	609a      	str	r2, [r3, #8]
      break;
 8004d68:	e03c      	b.n	8004de4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004d6e:	683b      	ldr	r3, [r7, #0]
 8004d70:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004d72:	683b      	ldr	r3, [r7, #0]
 8004d74:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004d76:	461a      	mov	r2, r3
 8004d78:	f000 fa86 	bl	8005288 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	681b      	ldr	r3, [r3, #0]
 8004d80:	2150      	movs	r1, #80	@ 0x50
 8004d82:	4618      	mov	r0, r3
 8004d84:	f000 fadf 	bl	8005346 <TIM_ITRx_SetConfig>
      break;
 8004d88:	e02c      	b.n	8004de4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004d8e:	683b      	ldr	r3, [r7, #0]
 8004d90:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004d92:	683b      	ldr	r3, [r7, #0]
 8004d94:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004d96:	461a      	mov	r2, r3
 8004d98:	f000 faa5 	bl	80052e6 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	681b      	ldr	r3, [r3, #0]
 8004da0:	2160      	movs	r1, #96	@ 0x60
 8004da2:	4618      	mov	r0, r3
 8004da4:	f000 facf 	bl	8005346 <TIM_ITRx_SetConfig>
      break;
 8004da8:	e01c      	b.n	8004de4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004dae:	683b      	ldr	r3, [r7, #0]
 8004db0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004db2:	683b      	ldr	r3, [r7, #0]
 8004db4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004db6:	461a      	mov	r2, r3
 8004db8:	f000 fa66 	bl	8005288 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	681b      	ldr	r3, [r3, #0]
 8004dc0:	2140      	movs	r1, #64	@ 0x40
 8004dc2:	4618      	mov	r0, r3
 8004dc4:	f000 fabf 	bl	8005346 <TIM_ITRx_SetConfig>
      break;
 8004dc8:	e00c      	b.n	8004de4 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	681a      	ldr	r2, [r3, #0]
 8004dce:	683b      	ldr	r3, [r7, #0]
 8004dd0:	681b      	ldr	r3, [r3, #0]
 8004dd2:	4619      	mov	r1, r3
 8004dd4:	4610      	mov	r0, r2
 8004dd6:	f000 fab6 	bl	8005346 <TIM_ITRx_SetConfig>
      break;
 8004dda:	e003      	b.n	8004de4 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8004ddc:	2301      	movs	r3, #1
 8004dde:	73fb      	strb	r3, [r7, #15]
      break;
 8004de0:	e000      	b.n	8004de4 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8004de2:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	2201      	movs	r2, #1
 8004de8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	2200      	movs	r2, #0
 8004df0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004df4:	7bfb      	ldrb	r3, [r7, #15]
}
 8004df6:	4618      	mov	r0, r3
 8004df8:	3710      	adds	r7, #16
 8004dfa:	46bd      	mov	sp, r7
 8004dfc:	bd80      	pop	{r7, pc}

08004dfe <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004dfe:	b480      	push	{r7}
 8004e00:	b083      	sub	sp, #12
 8004e02:	af00      	add	r7, sp, #0
 8004e04:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8004e06:	bf00      	nop
 8004e08:	370c      	adds	r7, #12
 8004e0a:	46bd      	mov	sp, r7
 8004e0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e10:	4770      	bx	lr

08004e12 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004e12:	b480      	push	{r7}
 8004e14:	b083      	sub	sp, #12
 8004e16:	af00      	add	r7, sp, #0
 8004e18:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004e1a:	bf00      	nop
 8004e1c:	370c      	adds	r7, #12
 8004e1e:	46bd      	mov	sp, r7
 8004e20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e24:	4770      	bx	lr

08004e26 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004e26:	b480      	push	{r7}
 8004e28:	b083      	sub	sp, #12
 8004e2a:	af00      	add	r7, sp, #0
 8004e2c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004e2e:	bf00      	nop
 8004e30:	370c      	adds	r7, #12
 8004e32:	46bd      	mov	sp, r7
 8004e34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e38:	4770      	bx	lr

08004e3a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004e3a:	b480      	push	{r7}
 8004e3c:	b083      	sub	sp, #12
 8004e3e:	af00      	add	r7, sp, #0
 8004e40:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004e42:	bf00      	nop
 8004e44:	370c      	adds	r7, #12
 8004e46:	46bd      	mov	sp, r7
 8004e48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e4c:	4770      	bx	lr

08004e4e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004e4e:	b480      	push	{r7}
 8004e50:	b083      	sub	sp, #12
 8004e52:	af00      	add	r7, sp, #0
 8004e54:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004e56:	bf00      	nop
 8004e58:	370c      	adds	r7, #12
 8004e5a:	46bd      	mov	sp, r7
 8004e5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e60:	4770      	bx	lr
	...

08004e64 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004e64:	b480      	push	{r7}
 8004e66:	b085      	sub	sp, #20
 8004e68:	af00      	add	r7, sp, #0
 8004e6a:	6078      	str	r0, [r7, #4]
 8004e6c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	681b      	ldr	r3, [r3, #0]
 8004e72:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	4a37      	ldr	r2, [pc, #220]	@ (8004f54 <TIM_Base_SetConfig+0xf0>)
 8004e78:	4293      	cmp	r3, r2
 8004e7a:	d00f      	beq.n	8004e9c <TIM_Base_SetConfig+0x38>
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004e82:	d00b      	beq.n	8004e9c <TIM_Base_SetConfig+0x38>
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	4a34      	ldr	r2, [pc, #208]	@ (8004f58 <TIM_Base_SetConfig+0xf4>)
 8004e88:	4293      	cmp	r3, r2
 8004e8a:	d007      	beq.n	8004e9c <TIM_Base_SetConfig+0x38>
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	4a33      	ldr	r2, [pc, #204]	@ (8004f5c <TIM_Base_SetConfig+0xf8>)
 8004e90:	4293      	cmp	r3, r2
 8004e92:	d003      	beq.n	8004e9c <TIM_Base_SetConfig+0x38>
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	4a32      	ldr	r2, [pc, #200]	@ (8004f60 <TIM_Base_SetConfig+0xfc>)
 8004e98:	4293      	cmp	r3, r2
 8004e9a:	d108      	bne.n	8004eae <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004e9c:	68fb      	ldr	r3, [r7, #12]
 8004e9e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004ea2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004ea4:	683b      	ldr	r3, [r7, #0]
 8004ea6:	685b      	ldr	r3, [r3, #4]
 8004ea8:	68fa      	ldr	r2, [r7, #12]
 8004eaa:	4313      	orrs	r3, r2
 8004eac:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	4a28      	ldr	r2, [pc, #160]	@ (8004f54 <TIM_Base_SetConfig+0xf0>)
 8004eb2:	4293      	cmp	r3, r2
 8004eb4:	d01b      	beq.n	8004eee <TIM_Base_SetConfig+0x8a>
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004ebc:	d017      	beq.n	8004eee <TIM_Base_SetConfig+0x8a>
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	4a25      	ldr	r2, [pc, #148]	@ (8004f58 <TIM_Base_SetConfig+0xf4>)
 8004ec2:	4293      	cmp	r3, r2
 8004ec4:	d013      	beq.n	8004eee <TIM_Base_SetConfig+0x8a>
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	4a24      	ldr	r2, [pc, #144]	@ (8004f5c <TIM_Base_SetConfig+0xf8>)
 8004eca:	4293      	cmp	r3, r2
 8004ecc:	d00f      	beq.n	8004eee <TIM_Base_SetConfig+0x8a>
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	4a23      	ldr	r2, [pc, #140]	@ (8004f60 <TIM_Base_SetConfig+0xfc>)
 8004ed2:	4293      	cmp	r3, r2
 8004ed4:	d00b      	beq.n	8004eee <TIM_Base_SetConfig+0x8a>
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	4a22      	ldr	r2, [pc, #136]	@ (8004f64 <TIM_Base_SetConfig+0x100>)
 8004eda:	4293      	cmp	r3, r2
 8004edc:	d007      	beq.n	8004eee <TIM_Base_SetConfig+0x8a>
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	4a21      	ldr	r2, [pc, #132]	@ (8004f68 <TIM_Base_SetConfig+0x104>)
 8004ee2:	4293      	cmp	r3, r2
 8004ee4:	d003      	beq.n	8004eee <TIM_Base_SetConfig+0x8a>
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	4a20      	ldr	r2, [pc, #128]	@ (8004f6c <TIM_Base_SetConfig+0x108>)
 8004eea:	4293      	cmp	r3, r2
 8004eec:	d108      	bne.n	8004f00 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004eee:	68fb      	ldr	r3, [r7, #12]
 8004ef0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004ef4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004ef6:	683b      	ldr	r3, [r7, #0]
 8004ef8:	68db      	ldr	r3, [r3, #12]
 8004efa:	68fa      	ldr	r2, [r7, #12]
 8004efc:	4313      	orrs	r3, r2
 8004efe:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004f00:	68fb      	ldr	r3, [r7, #12]
 8004f02:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8004f06:	683b      	ldr	r3, [r7, #0]
 8004f08:	695b      	ldr	r3, [r3, #20]
 8004f0a:	4313      	orrs	r3, r2
 8004f0c:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004f0e:	683b      	ldr	r3, [r7, #0]
 8004f10:	689a      	ldr	r2, [r3, #8]
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004f16:	683b      	ldr	r3, [r7, #0]
 8004f18:	681a      	ldr	r2, [r3, #0]
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	4a0c      	ldr	r2, [pc, #48]	@ (8004f54 <TIM_Base_SetConfig+0xf0>)
 8004f22:	4293      	cmp	r3, r2
 8004f24:	d103      	bne.n	8004f2e <TIM_Base_SetConfig+0xca>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004f26:	683b      	ldr	r3, [r7, #0]
 8004f28:	691a      	ldr	r2, [r3, #16]
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	681b      	ldr	r3, [r3, #0]
 8004f32:	f043 0204 	orr.w	r2, r3, #4
 8004f36:	687b      	ldr	r3, [r7, #4]
 8004f38:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	2201      	movs	r2, #1
 8004f3e:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	68fa      	ldr	r2, [r7, #12]
 8004f44:	601a      	str	r2, [r3, #0]
}
 8004f46:	bf00      	nop
 8004f48:	3714      	adds	r7, #20
 8004f4a:	46bd      	mov	sp, r7
 8004f4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f50:	4770      	bx	lr
 8004f52:	bf00      	nop
 8004f54:	40010000 	.word	0x40010000
 8004f58:	40000400 	.word	0x40000400
 8004f5c:	40000800 	.word	0x40000800
 8004f60:	40000c00 	.word	0x40000c00
 8004f64:	40014000 	.word	0x40014000
 8004f68:	40014400 	.word	0x40014400
 8004f6c:	40014800 	.word	0x40014800

08004f70 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004f70:	b480      	push	{r7}
 8004f72:	b087      	sub	sp, #28
 8004f74:	af00      	add	r7, sp, #0
 8004f76:	6078      	str	r0, [r7, #4]
 8004f78:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	6a1b      	ldr	r3, [r3, #32]
 8004f7e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	6a1b      	ldr	r3, [r3, #32]
 8004f84:	f023 0201 	bic.w	r2, r3, #1
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	685b      	ldr	r3, [r3, #4]
 8004f90:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	699b      	ldr	r3, [r3, #24]
 8004f96:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8004f98:	68fb      	ldr	r3, [r7, #12]
 8004f9a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004f9e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004fa0:	68fb      	ldr	r3, [r7, #12]
 8004fa2:	f023 0303 	bic.w	r3, r3, #3
 8004fa6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004fa8:	683b      	ldr	r3, [r7, #0]
 8004faa:	681b      	ldr	r3, [r3, #0]
 8004fac:	68fa      	ldr	r2, [r7, #12]
 8004fae:	4313      	orrs	r3, r2
 8004fb0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8004fb2:	697b      	ldr	r3, [r7, #20]
 8004fb4:	f023 0302 	bic.w	r3, r3, #2
 8004fb8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8004fba:	683b      	ldr	r3, [r7, #0]
 8004fbc:	689b      	ldr	r3, [r3, #8]
 8004fbe:	697a      	ldr	r2, [r7, #20]
 8004fc0:	4313      	orrs	r3, r2
 8004fc2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	4a1c      	ldr	r2, [pc, #112]	@ (8005038 <TIM_OC1_SetConfig+0xc8>)
 8004fc8:	4293      	cmp	r3, r2
 8004fca:	d10c      	bne.n	8004fe6 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8004fcc:	697b      	ldr	r3, [r7, #20]
 8004fce:	f023 0308 	bic.w	r3, r3, #8
 8004fd2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8004fd4:	683b      	ldr	r3, [r7, #0]
 8004fd6:	68db      	ldr	r3, [r3, #12]
 8004fd8:	697a      	ldr	r2, [r7, #20]
 8004fda:	4313      	orrs	r3, r2
 8004fdc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8004fde:	697b      	ldr	r3, [r7, #20]
 8004fe0:	f023 0304 	bic.w	r3, r3, #4
 8004fe4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	4a13      	ldr	r2, [pc, #76]	@ (8005038 <TIM_OC1_SetConfig+0xc8>)
 8004fea:	4293      	cmp	r3, r2
 8004fec:	d111      	bne.n	8005012 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8004fee:	693b      	ldr	r3, [r7, #16]
 8004ff0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004ff4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8004ff6:	693b      	ldr	r3, [r7, #16]
 8004ff8:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8004ffc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8004ffe:	683b      	ldr	r3, [r7, #0]
 8005000:	695b      	ldr	r3, [r3, #20]
 8005002:	693a      	ldr	r2, [r7, #16]
 8005004:	4313      	orrs	r3, r2
 8005006:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005008:	683b      	ldr	r3, [r7, #0]
 800500a:	699b      	ldr	r3, [r3, #24]
 800500c:	693a      	ldr	r2, [r7, #16]
 800500e:	4313      	orrs	r3, r2
 8005010:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005012:	687b      	ldr	r3, [r7, #4]
 8005014:	693a      	ldr	r2, [r7, #16]
 8005016:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	68fa      	ldr	r2, [r7, #12]
 800501c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800501e:	683b      	ldr	r3, [r7, #0]
 8005020:	685a      	ldr	r2, [r3, #4]
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	697a      	ldr	r2, [r7, #20]
 800502a:	621a      	str	r2, [r3, #32]
}
 800502c:	bf00      	nop
 800502e:	371c      	adds	r7, #28
 8005030:	46bd      	mov	sp, r7
 8005032:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005036:	4770      	bx	lr
 8005038:	40010000 	.word	0x40010000

0800503c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800503c:	b480      	push	{r7}
 800503e:	b087      	sub	sp, #28
 8005040:	af00      	add	r7, sp, #0
 8005042:	6078      	str	r0, [r7, #4]
 8005044:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005046:	687b      	ldr	r3, [r7, #4]
 8005048:	6a1b      	ldr	r3, [r3, #32]
 800504a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	6a1b      	ldr	r3, [r3, #32]
 8005050:	f023 0210 	bic.w	r2, r3, #16
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	685b      	ldr	r3, [r3, #4]
 800505c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	699b      	ldr	r3, [r3, #24]
 8005062:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005064:	68fb      	ldr	r3, [r7, #12]
 8005066:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800506a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800506c:	68fb      	ldr	r3, [r7, #12]
 800506e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005072:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005074:	683b      	ldr	r3, [r7, #0]
 8005076:	681b      	ldr	r3, [r3, #0]
 8005078:	021b      	lsls	r3, r3, #8
 800507a:	68fa      	ldr	r2, [r7, #12]
 800507c:	4313      	orrs	r3, r2
 800507e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005080:	697b      	ldr	r3, [r7, #20]
 8005082:	f023 0320 	bic.w	r3, r3, #32
 8005086:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005088:	683b      	ldr	r3, [r7, #0]
 800508a:	689b      	ldr	r3, [r3, #8]
 800508c:	011b      	lsls	r3, r3, #4
 800508e:	697a      	ldr	r2, [r7, #20]
 8005090:	4313      	orrs	r3, r2
 8005092:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	4a1e      	ldr	r2, [pc, #120]	@ (8005110 <TIM_OC2_SetConfig+0xd4>)
 8005098:	4293      	cmp	r3, r2
 800509a:	d10d      	bne.n	80050b8 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800509c:	697b      	ldr	r3, [r7, #20]
 800509e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80050a2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80050a4:	683b      	ldr	r3, [r7, #0]
 80050a6:	68db      	ldr	r3, [r3, #12]
 80050a8:	011b      	lsls	r3, r3, #4
 80050aa:	697a      	ldr	r2, [r7, #20]
 80050ac:	4313      	orrs	r3, r2
 80050ae:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80050b0:	697b      	ldr	r3, [r7, #20]
 80050b2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80050b6:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	4a15      	ldr	r2, [pc, #84]	@ (8005110 <TIM_OC2_SetConfig+0xd4>)
 80050bc:	4293      	cmp	r3, r2
 80050be:	d113      	bne.n	80050e8 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80050c0:	693b      	ldr	r3, [r7, #16]
 80050c2:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80050c6:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80050c8:	693b      	ldr	r3, [r7, #16]
 80050ca:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80050ce:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80050d0:	683b      	ldr	r3, [r7, #0]
 80050d2:	695b      	ldr	r3, [r3, #20]
 80050d4:	009b      	lsls	r3, r3, #2
 80050d6:	693a      	ldr	r2, [r7, #16]
 80050d8:	4313      	orrs	r3, r2
 80050da:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80050dc:	683b      	ldr	r3, [r7, #0]
 80050de:	699b      	ldr	r3, [r3, #24]
 80050e0:	009b      	lsls	r3, r3, #2
 80050e2:	693a      	ldr	r2, [r7, #16]
 80050e4:	4313      	orrs	r3, r2
 80050e6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	693a      	ldr	r2, [r7, #16]
 80050ec:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	68fa      	ldr	r2, [r7, #12]
 80050f2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80050f4:	683b      	ldr	r3, [r7, #0]
 80050f6:	685a      	ldr	r2, [r3, #4]
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	697a      	ldr	r2, [r7, #20]
 8005100:	621a      	str	r2, [r3, #32]
}
 8005102:	bf00      	nop
 8005104:	371c      	adds	r7, #28
 8005106:	46bd      	mov	sp, r7
 8005108:	f85d 7b04 	ldr.w	r7, [sp], #4
 800510c:	4770      	bx	lr
 800510e:	bf00      	nop
 8005110:	40010000 	.word	0x40010000

08005114 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005114:	b480      	push	{r7}
 8005116:	b087      	sub	sp, #28
 8005118:	af00      	add	r7, sp, #0
 800511a:	6078      	str	r0, [r7, #4]
 800511c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	6a1b      	ldr	r3, [r3, #32]
 8005122:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	6a1b      	ldr	r3, [r3, #32]
 8005128:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	685b      	ldr	r3, [r3, #4]
 8005134:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	69db      	ldr	r3, [r3, #28]
 800513a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800513c:	68fb      	ldr	r3, [r7, #12]
 800513e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005142:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005144:	68fb      	ldr	r3, [r7, #12]
 8005146:	f023 0303 	bic.w	r3, r3, #3
 800514a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800514c:	683b      	ldr	r3, [r7, #0]
 800514e:	681b      	ldr	r3, [r3, #0]
 8005150:	68fa      	ldr	r2, [r7, #12]
 8005152:	4313      	orrs	r3, r2
 8005154:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8005156:	697b      	ldr	r3, [r7, #20]
 8005158:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800515c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800515e:	683b      	ldr	r3, [r7, #0]
 8005160:	689b      	ldr	r3, [r3, #8]
 8005162:	021b      	lsls	r3, r3, #8
 8005164:	697a      	ldr	r2, [r7, #20]
 8005166:	4313      	orrs	r3, r2
 8005168:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	4a1d      	ldr	r2, [pc, #116]	@ (80051e4 <TIM_OC3_SetConfig+0xd0>)
 800516e:	4293      	cmp	r3, r2
 8005170:	d10d      	bne.n	800518e <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8005172:	697b      	ldr	r3, [r7, #20]
 8005174:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8005178:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800517a:	683b      	ldr	r3, [r7, #0]
 800517c:	68db      	ldr	r3, [r3, #12]
 800517e:	021b      	lsls	r3, r3, #8
 8005180:	697a      	ldr	r2, [r7, #20]
 8005182:	4313      	orrs	r3, r2
 8005184:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8005186:	697b      	ldr	r3, [r7, #20]
 8005188:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800518c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	4a14      	ldr	r2, [pc, #80]	@ (80051e4 <TIM_OC3_SetConfig+0xd0>)
 8005192:	4293      	cmp	r3, r2
 8005194:	d113      	bne.n	80051be <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8005196:	693b      	ldr	r3, [r7, #16]
 8005198:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800519c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800519e:	693b      	ldr	r3, [r7, #16]
 80051a0:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80051a4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80051a6:	683b      	ldr	r3, [r7, #0]
 80051a8:	695b      	ldr	r3, [r3, #20]
 80051aa:	011b      	lsls	r3, r3, #4
 80051ac:	693a      	ldr	r2, [r7, #16]
 80051ae:	4313      	orrs	r3, r2
 80051b0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80051b2:	683b      	ldr	r3, [r7, #0]
 80051b4:	699b      	ldr	r3, [r3, #24]
 80051b6:	011b      	lsls	r3, r3, #4
 80051b8:	693a      	ldr	r2, [r7, #16]
 80051ba:	4313      	orrs	r3, r2
 80051bc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	693a      	ldr	r2, [r7, #16]
 80051c2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	68fa      	ldr	r2, [r7, #12]
 80051c8:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80051ca:	683b      	ldr	r3, [r7, #0]
 80051cc:	685a      	ldr	r2, [r3, #4]
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	697a      	ldr	r2, [r7, #20]
 80051d6:	621a      	str	r2, [r3, #32]
}
 80051d8:	bf00      	nop
 80051da:	371c      	adds	r7, #28
 80051dc:	46bd      	mov	sp, r7
 80051de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051e2:	4770      	bx	lr
 80051e4:	40010000 	.word	0x40010000

080051e8 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80051e8:	b480      	push	{r7}
 80051ea:	b087      	sub	sp, #28
 80051ec:	af00      	add	r7, sp, #0
 80051ee:	6078      	str	r0, [r7, #4]
 80051f0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	6a1b      	ldr	r3, [r3, #32]
 80051f6:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	6a1b      	ldr	r3, [r3, #32]
 80051fc:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	685b      	ldr	r3, [r3, #4]
 8005208:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	69db      	ldr	r3, [r3, #28]
 800520e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005210:	68fb      	ldr	r3, [r7, #12]
 8005212:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005216:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005218:	68fb      	ldr	r3, [r7, #12]
 800521a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800521e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005220:	683b      	ldr	r3, [r7, #0]
 8005222:	681b      	ldr	r3, [r3, #0]
 8005224:	021b      	lsls	r3, r3, #8
 8005226:	68fa      	ldr	r2, [r7, #12]
 8005228:	4313      	orrs	r3, r2
 800522a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800522c:	693b      	ldr	r3, [r7, #16]
 800522e:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8005232:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005234:	683b      	ldr	r3, [r7, #0]
 8005236:	689b      	ldr	r3, [r3, #8]
 8005238:	031b      	lsls	r3, r3, #12
 800523a:	693a      	ldr	r2, [r7, #16]
 800523c:	4313      	orrs	r3, r2
 800523e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	4a10      	ldr	r2, [pc, #64]	@ (8005284 <TIM_OC4_SetConfig+0x9c>)
 8005244:	4293      	cmp	r3, r2
 8005246:	d109      	bne.n	800525c <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005248:	697b      	ldr	r3, [r7, #20]
 800524a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800524e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005250:	683b      	ldr	r3, [r7, #0]
 8005252:	695b      	ldr	r3, [r3, #20]
 8005254:	019b      	lsls	r3, r3, #6
 8005256:	697a      	ldr	r2, [r7, #20]
 8005258:	4313      	orrs	r3, r2
 800525a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	697a      	ldr	r2, [r7, #20]
 8005260:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005262:	687b      	ldr	r3, [r7, #4]
 8005264:	68fa      	ldr	r2, [r7, #12]
 8005266:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005268:	683b      	ldr	r3, [r7, #0]
 800526a:	685a      	ldr	r2, [r3, #4]
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	693a      	ldr	r2, [r7, #16]
 8005274:	621a      	str	r2, [r3, #32]
}
 8005276:	bf00      	nop
 8005278:	371c      	adds	r7, #28
 800527a:	46bd      	mov	sp, r7
 800527c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005280:	4770      	bx	lr
 8005282:	bf00      	nop
 8005284:	40010000 	.word	0x40010000

08005288 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005288:	b480      	push	{r7}
 800528a:	b087      	sub	sp, #28
 800528c:	af00      	add	r7, sp, #0
 800528e:	60f8      	str	r0, [r7, #12]
 8005290:	60b9      	str	r1, [r7, #8]
 8005292:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005294:	68fb      	ldr	r3, [r7, #12]
 8005296:	6a1b      	ldr	r3, [r3, #32]
 8005298:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800529a:	68fb      	ldr	r3, [r7, #12]
 800529c:	6a1b      	ldr	r3, [r3, #32]
 800529e:	f023 0201 	bic.w	r2, r3, #1
 80052a2:	68fb      	ldr	r3, [r7, #12]
 80052a4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80052a6:	68fb      	ldr	r3, [r7, #12]
 80052a8:	699b      	ldr	r3, [r3, #24]
 80052aa:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80052ac:	693b      	ldr	r3, [r7, #16]
 80052ae:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80052b2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	011b      	lsls	r3, r3, #4
 80052b8:	693a      	ldr	r2, [r7, #16]
 80052ba:	4313      	orrs	r3, r2
 80052bc:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80052be:	697b      	ldr	r3, [r7, #20]
 80052c0:	f023 030a 	bic.w	r3, r3, #10
 80052c4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80052c6:	697a      	ldr	r2, [r7, #20]
 80052c8:	68bb      	ldr	r3, [r7, #8]
 80052ca:	4313      	orrs	r3, r2
 80052cc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80052ce:	68fb      	ldr	r3, [r7, #12]
 80052d0:	693a      	ldr	r2, [r7, #16]
 80052d2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80052d4:	68fb      	ldr	r3, [r7, #12]
 80052d6:	697a      	ldr	r2, [r7, #20]
 80052d8:	621a      	str	r2, [r3, #32]
}
 80052da:	bf00      	nop
 80052dc:	371c      	adds	r7, #28
 80052de:	46bd      	mov	sp, r7
 80052e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052e4:	4770      	bx	lr

080052e6 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80052e6:	b480      	push	{r7}
 80052e8:	b087      	sub	sp, #28
 80052ea:	af00      	add	r7, sp, #0
 80052ec:	60f8      	str	r0, [r7, #12]
 80052ee:	60b9      	str	r1, [r7, #8]
 80052f0:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80052f2:	68fb      	ldr	r3, [r7, #12]
 80052f4:	6a1b      	ldr	r3, [r3, #32]
 80052f6:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80052f8:	68fb      	ldr	r3, [r7, #12]
 80052fa:	6a1b      	ldr	r3, [r3, #32]
 80052fc:	f023 0210 	bic.w	r2, r3, #16
 8005300:	68fb      	ldr	r3, [r7, #12]
 8005302:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005304:	68fb      	ldr	r3, [r7, #12]
 8005306:	699b      	ldr	r3, [r3, #24]
 8005308:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800530a:	693b      	ldr	r3, [r7, #16]
 800530c:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8005310:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	031b      	lsls	r3, r3, #12
 8005316:	693a      	ldr	r2, [r7, #16]
 8005318:	4313      	orrs	r3, r2
 800531a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800531c:	697b      	ldr	r3, [r7, #20]
 800531e:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8005322:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005324:	68bb      	ldr	r3, [r7, #8]
 8005326:	011b      	lsls	r3, r3, #4
 8005328:	697a      	ldr	r2, [r7, #20]
 800532a:	4313      	orrs	r3, r2
 800532c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800532e:	68fb      	ldr	r3, [r7, #12]
 8005330:	693a      	ldr	r2, [r7, #16]
 8005332:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005334:	68fb      	ldr	r3, [r7, #12]
 8005336:	697a      	ldr	r2, [r7, #20]
 8005338:	621a      	str	r2, [r3, #32]
}
 800533a:	bf00      	nop
 800533c:	371c      	adds	r7, #28
 800533e:	46bd      	mov	sp, r7
 8005340:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005344:	4770      	bx	lr

08005346 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005346:	b480      	push	{r7}
 8005348:	b085      	sub	sp, #20
 800534a:	af00      	add	r7, sp, #0
 800534c:	6078      	str	r0, [r7, #4]
 800534e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	689b      	ldr	r3, [r3, #8]
 8005354:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005356:	68fb      	ldr	r3, [r7, #12]
 8005358:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800535c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800535e:	683a      	ldr	r2, [r7, #0]
 8005360:	68fb      	ldr	r3, [r7, #12]
 8005362:	4313      	orrs	r3, r2
 8005364:	f043 0307 	orr.w	r3, r3, #7
 8005368:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	68fa      	ldr	r2, [r7, #12]
 800536e:	609a      	str	r2, [r3, #8]
}
 8005370:	bf00      	nop
 8005372:	3714      	adds	r7, #20
 8005374:	46bd      	mov	sp, r7
 8005376:	f85d 7b04 	ldr.w	r7, [sp], #4
 800537a:	4770      	bx	lr

0800537c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800537c:	b480      	push	{r7}
 800537e:	b087      	sub	sp, #28
 8005380:	af00      	add	r7, sp, #0
 8005382:	60f8      	str	r0, [r7, #12]
 8005384:	60b9      	str	r1, [r7, #8]
 8005386:	607a      	str	r2, [r7, #4]
 8005388:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800538a:	68fb      	ldr	r3, [r7, #12]
 800538c:	689b      	ldr	r3, [r3, #8]
 800538e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005390:	697b      	ldr	r3, [r7, #20]
 8005392:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005396:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005398:	683b      	ldr	r3, [r7, #0]
 800539a:	021a      	lsls	r2, r3, #8
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	431a      	orrs	r2, r3
 80053a0:	68bb      	ldr	r3, [r7, #8]
 80053a2:	4313      	orrs	r3, r2
 80053a4:	697a      	ldr	r2, [r7, #20]
 80053a6:	4313      	orrs	r3, r2
 80053a8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80053aa:	68fb      	ldr	r3, [r7, #12]
 80053ac:	697a      	ldr	r2, [r7, #20]
 80053ae:	609a      	str	r2, [r3, #8]
}
 80053b0:	bf00      	nop
 80053b2:	371c      	adds	r7, #28
 80053b4:	46bd      	mov	sp, r7
 80053b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053ba:	4770      	bx	lr

080053bc <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80053bc:	b480      	push	{r7}
 80053be:	b087      	sub	sp, #28
 80053c0:	af00      	add	r7, sp, #0
 80053c2:	60f8      	str	r0, [r7, #12]
 80053c4:	60b9      	str	r1, [r7, #8]
 80053c6:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80053c8:	68bb      	ldr	r3, [r7, #8]
 80053ca:	f003 031f 	and.w	r3, r3, #31
 80053ce:	2201      	movs	r2, #1
 80053d0:	fa02 f303 	lsl.w	r3, r2, r3
 80053d4:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80053d6:	68fb      	ldr	r3, [r7, #12]
 80053d8:	6a1a      	ldr	r2, [r3, #32]
 80053da:	697b      	ldr	r3, [r7, #20]
 80053dc:	43db      	mvns	r3, r3
 80053de:	401a      	ands	r2, r3
 80053e0:	68fb      	ldr	r3, [r7, #12]
 80053e2:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80053e4:	68fb      	ldr	r3, [r7, #12]
 80053e6:	6a1a      	ldr	r2, [r3, #32]
 80053e8:	68bb      	ldr	r3, [r7, #8]
 80053ea:	f003 031f 	and.w	r3, r3, #31
 80053ee:	6879      	ldr	r1, [r7, #4]
 80053f0:	fa01 f303 	lsl.w	r3, r1, r3
 80053f4:	431a      	orrs	r2, r3
 80053f6:	68fb      	ldr	r3, [r7, #12]
 80053f8:	621a      	str	r2, [r3, #32]
}
 80053fa:	bf00      	nop
 80053fc:	371c      	adds	r7, #28
 80053fe:	46bd      	mov	sp, r7
 8005400:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005404:	4770      	bx	lr
	...

08005408 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005408:	b480      	push	{r7}
 800540a:	b085      	sub	sp, #20
 800540c:	af00      	add	r7, sp, #0
 800540e:	6078      	str	r0, [r7, #4]
 8005410:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005412:	687b      	ldr	r3, [r7, #4]
 8005414:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005418:	2b01      	cmp	r3, #1
 800541a:	d101      	bne.n	8005420 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800541c:	2302      	movs	r3, #2
 800541e:	e050      	b.n	80054c2 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	2201      	movs	r2, #1
 8005424:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	2202      	movs	r2, #2
 800542c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	681b      	ldr	r3, [r3, #0]
 8005434:	685b      	ldr	r3, [r3, #4]
 8005436:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	681b      	ldr	r3, [r3, #0]
 800543c:	689b      	ldr	r3, [r3, #8]
 800543e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005440:	68fb      	ldr	r3, [r7, #12]
 8005442:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005446:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005448:	683b      	ldr	r3, [r7, #0]
 800544a:	681b      	ldr	r3, [r3, #0]
 800544c:	68fa      	ldr	r2, [r7, #12]
 800544e:	4313      	orrs	r3, r2
 8005450:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	681b      	ldr	r3, [r3, #0]
 8005456:	68fa      	ldr	r2, [r7, #12]
 8005458:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	681b      	ldr	r3, [r3, #0]
 800545e:	4a1c      	ldr	r2, [pc, #112]	@ (80054d0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8005460:	4293      	cmp	r3, r2
 8005462:	d018      	beq.n	8005496 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	681b      	ldr	r3, [r3, #0]
 8005468:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800546c:	d013      	beq.n	8005496 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	681b      	ldr	r3, [r3, #0]
 8005472:	4a18      	ldr	r2, [pc, #96]	@ (80054d4 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8005474:	4293      	cmp	r3, r2
 8005476:	d00e      	beq.n	8005496 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	681b      	ldr	r3, [r3, #0]
 800547c:	4a16      	ldr	r2, [pc, #88]	@ (80054d8 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 800547e:	4293      	cmp	r3, r2
 8005480:	d009      	beq.n	8005496 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	681b      	ldr	r3, [r3, #0]
 8005486:	4a15      	ldr	r2, [pc, #84]	@ (80054dc <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8005488:	4293      	cmp	r3, r2
 800548a:	d004      	beq.n	8005496 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	681b      	ldr	r3, [r3, #0]
 8005490:	4a13      	ldr	r2, [pc, #76]	@ (80054e0 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8005492:	4293      	cmp	r3, r2
 8005494:	d10c      	bne.n	80054b0 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005496:	68bb      	ldr	r3, [r7, #8]
 8005498:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800549c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800549e:	683b      	ldr	r3, [r7, #0]
 80054a0:	685b      	ldr	r3, [r3, #4]
 80054a2:	68ba      	ldr	r2, [r7, #8]
 80054a4:	4313      	orrs	r3, r2
 80054a6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	681b      	ldr	r3, [r3, #0]
 80054ac:	68ba      	ldr	r2, [r7, #8]
 80054ae:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	2201      	movs	r2, #1
 80054b4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	2200      	movs	r2, #0
 80054bc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80054c0:	2300      	movs	r3, #0
}
 80054c2:	4618      	mov	r0, r3
 80054c4:	3714      	adds	r7, #20
 80054c6:	46bd      	mov	sp, r7
 80054c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054cc:	4770      	bx	lr
 80054ce:	bf00      	nop
 80054d0:	40010000 	.word	0x40010000
 80054d4:	40000400 	.word	0x40000400
 80054d8:	40000800 	.word	0x40000800
 80054dc:	40000c00 	.word	0x40000c00
 80054e0:	40014000 	.word	0x40014000

080054e4 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 80054e4:	b480      	push	{r7}
 80054e6:	b085      	sub	sp, #20
 80054e8:	af00      	add	r7, sp, #0
 80054ea:	6078      	str	r0, [r7, #4]
 80054ec:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 80054ee:	2300      	movs	r3, #0
 80054f0:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 80054f2:	687b      	ldr	r3, [r7, #4]
 80054f4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80054f8:	2b01      	cmp	r3, #1
 80054fa:	d101      	bne.n	8005500 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 80054fc:	2302      	movs	r3, #2
 80054fe:	e03d      	b.n	800557c <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	2201      	movs	r2, #1
 8005504:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8005508:	68fb      	ldr	r3, [r7, #12]
 800550a:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 800550e:	683b      	ldr	r3, [r7, #0]
 8005510:	68db      	ldr	r3, [r3, #12]
 8005512:	4313      	orrs	r3, r2
 8005514:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8005516:	68fb      	ldr	r3, [r7, #12]
 8005518:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800551c:	683b      	ldr	r3, [r7, #0]
 800551e:	689b      	ldr	r3, [r3, #8]
 8005520:	4313      	orrs	r3, r2
 8005522:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8005524:	68fb      	ldr	r3, [r7, #12]
 8005526:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 800552a:	683b      	ldr	r3, [r7, #0]
 800552c:	685b      	ldr	r3, [r3, #4]
 800552e:	4313      	orrs	r3, r2
 8005530:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8005532:	68fb      	ldr	r3, [r7, #12]
 8005534:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8005538:	683b      	ldr	r3, [r7, #0]
 800553a:	681b      	ldr	r3, [r3, #0]
 800553c:	4313      	orrs	r3, r2
 800553e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8005540:	68fb      	ldr	r3, [r7, #12]
 8005542:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8005546:	683b      	ldr	r3, [r7, #0]
 8005548:	691b      	ldr	r3, [r3, #16]
 800554a:	4313      	orrs	r3, r2
 800554c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800554e:	68fb      	ldr	r3, [r7, #12]
 8005550:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8005554:	683b      	ldr	r3, [r7, #0]
 8005556:	695b      	ldr	r3, [r3, #20]
 8005558:	4313      	orrs	r3, r2
 800555a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800555c:	68fb      	ldr	r3, [r7, #12]
 800555e:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 8005562:	683b      	ldr	r3, [r7, #0]
 8005564:	69db      	ldr	r3, [r3, #28]
 8005566:	4313      	orrs	r3, r2
 8005568:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	681b      	ldr	r3, [r3, #0]
 800556e:	68fa      	ldr	r2, [r7, #12]
 8005570:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	2200      	movs	r2, #0
 8005576:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800557a:	2300      	movs	r3, #0
}
 800557c:	4618      	mov	r0, r3
 800557e:	3714      	adds	r7, #20
 8005580:	46bd      	mov	sp, r7
 8005582:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005586:	4770      	bx	lr

08005588 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005588:	b480      	push	{r7}
 800558a:	b083      	sub	sp, #12
 800558c:	af00      	add	r7, sp, #0
 800558e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005590:	bf00      	nop
 8005592:	370c      	adds	r7, #12
 8005594:	46bd      	mov	sp, r7
 8005596:	f85d 7b04 	ldr.w	r7, [sp], #4
 800559a:	4770      	bx	lr

0800559c <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800559c:	b480      	push	{r7}
 800559e:	b083      	sub	sp, #12
 80055a0:	af00      	add	r7, sp, #0
 80055a2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80055a4:	bf00      	nop
 80055a6:	370c      	adds	r7, #12
 80055a8:	46bd      	mov	sp, r7
 80055aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055ae:	4770      	bx	lr

080055b0 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80055b0:	b580      	push	{r7, lr}
 80055b2:	b082      	sub	sp, #8
 80055b4:	af00      	add	r7, sp, #0
 80055b6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	2b00      	cmp	r3, #0
 80055bc:	d101      	bne.n	80055c2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80055be:	2301      	movs	r3, #1
 80055c0:	e042      	b.n	8005648 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80055c8:	b2db      	uxtb	r3, r3
 80055ca:	2b00      	cmp	r3, #0
 80055cc:	d106      	bne.n	80055dc <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	2200      	movs	r2, #0
 80055d2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80055d6:	6878      	ldr	r0, [r7, #4]
 80055d8:	f7fd fa60 	bl	8002a9c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	2224      	movs	r2, #36	@ 0x24
 80055e0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	681b      	ldr	r3, [r3, #0]
 80055e8:	68da      	ldr	r2, [r3, #12]
 80055ea:	687b      	ldr	r3, [r7, #4]
 80055ec:	681b      	ldr	r3, [r3, #0]
 80055ee:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80055f2:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80055f4:	6878      	ldr	r0, [r7, #4]
 80055f6:	f000 fdd3 	bl	80061a0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	681b      	ldr	r3, [r3, #0]
 80055fe:	691a      	ldr	r2, [r3, #16]
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	681b      	ldr	r3, [r3, #0]
 8005604:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8005608:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800560a:	687b      	ldr	r3, [r7, #4]
 800560c:	681b      	ldr	r3, [r3, #0]
 800560e:	695a      	ldr	r2, [r3, #20]
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	681b      	ldr	r3, [r3, #0]
 8005614:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8005618:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	681b      	ldr	r3, [r3, #0]
 800561e:	68da      	ldr	r2, [r3, #12]
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	681b      	ldr	r3, [r3, #0]
 8005624:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8005628:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800562a:	687b      	ldr	r3, [r7, #4]
 800562c:	2200      	movs	r2, #0
 800562e:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	2220      	movs	r2, #32
 8005634:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	2220      	movs	r2, #32
 800563c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	2200      	movs	r2, #0
 8005644:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8005646:	2300      	movs	r3, #0
}
 8005648:	4618      	mov	r0, r3
 800564a:	3708      	adds	r7, #8
 800564c:	46bd      	mov	sp, r7
 800564e:	bd80      	pop	{r7, pc}

08005650 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005650:	b580      	push	{r7, lr}
 8005652:	b08a      	sub	sp, #40	@ 0x28
 8005654:	af02      	add	r7, sp, #8
 8005656:	60f8      	str	r0, [r7, #12]
 8005658:	60b9      	str	r1, [r7, #8]
 800565a:	603b      	str	r3, [r7, #0]
 800565c:	4613      	mov	r3, r2
 800565e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8005660:	2300      	movs	r3, #0
 8005662:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005664:	68fb      	ldr	r3, [r7, #12]
 8005666:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800566a:	b2db      	uxtb	r3, r3
 800566c:	2b20      	cmp	r3, #32
 800566e:	d175      	bne.n	800575c <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8005670:	68bb      	ldr	r3, [r7, #8]
 8005672:	2b00      	cmp	r3, #0
 8005674:	d002      	beq.n	800567c <HAL_UART_Transmit+0x2c>
 8005676:	88fb      	ldrh	r3, [r7, #6]
 8005678:	2b00      	cmp	r3, #0
 800567a:	d101      	bne.n	8005680 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800567c:	2301      	movs	r3, #1
 800567e:	e06e      	b.n	800575e <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005680:	68fb      	ldr	r3, [r7, #12]
 8005682:	2200      	movs	r2, #0
 8005684:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005686:	68fb      	ldr	r3, [r7, #12]
 8005688:	2221      	movs	r2, #33	@ 0x21
 800568a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800568e:	f7fd fb47 	bl	8002d20 <HAL_GetTick>
 8005692:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8005694:	68fb      	ldr	r3, [r7, #12]
 8005696:	88fa      	ldrh	r2, [r7, #6]
 8005698:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 800569a:	68fb      	ldr	r3, [r7, #12]
 800569c:	88fa      	ldrh	r2, [r7, #6]
 800569e:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80056a0:	68fb      	ldr	r3, [r7, #12]
 80056a2:	689b      	ldr	r3, [r3, #8]
 80056a4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80056a8:	d108      	bne.n	80056bc <HAL_UART_Transmit+0x6c>
 80056aa:	68fb      	ldr	r3, [r7, #12]
 80056ac:	691b      	ldr	r3, [r3, #16]
 80056ae:	2b00      	cmp	r3, #0
 80056b0:	d104      	bne.n	80056bc <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80056b2:	2300      	movs	r3, #0
 80056b4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80056b6:	68bb      	ldr	r3, [r7, #8]
 80056b8:	61bb      	str	r3, [r7, #24]
 80056ba:	e003      	b.n	80056c4 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80056bc:	68bb      	ldr	r3, [r7, #8]
 80056be:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80056c0:	2300      	movs	r3, #0
 80056c2:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80056c4:	e02e      	b.n	8005724 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80056c6:	683b      	ldr	r3, [r7, #0]
 80056c8:	9300      	str	r3, [sp, #0]
 80056ca:	697b      	ldr	r3, [r7, #20]
 80056cc:	2200      	movs	r2, #0
 80056ce:	2180      	movs	r1, #128	@ 0x80
 80056d0:	68f8      	ldr	r0, [r7, #12]
 80056d2:	f000 fb37 	bl	8005d44 <UART_WaitOnFlagUntilTimeout>
 80056d6:	4603      	mov	r3, r0
 80056d8:	2b00      	cmp	r3, #0
 80056da:	d005      	beq.n	80056e8 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 80056dc:	68fb      	ldr	r3, [r7, #12]
 80056de:	2220      	movs	r2, #32
 80056e0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 80056e4:	2303      	movs	r3, #3
 80056e6:	e03a      	b.n	800575e <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 80056e8:	69fb      	ldr	r3, [r7, #28]
 80056ea:	2b00      	cmp	r3, #0
 80056ec:	d10b      	bne.n	8005706 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80056ee:	69bb      	ldr	r3, [r7, #24]
 80056f0:	881b      	ldrh	r3, [r3, #0]
 80056f2:	461a      	mov	r2, r3
 80056f4:	68fb      	ldr	r3, [r7, #12]
 80056f6:	681b      	ldr	r3, [r3, #0]
 80056f8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80056fc:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80056fe:	69bb      	ldr	r3, [r7, #24]
 8005700:	3302      	adds	r3, #2
 8005702:	61bb      	str	r3, [r7, #24]
 8005704:	e007      	b.n	8005716 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8005706:	69fb      	ldr	r3, [r7, #28]
 8005708:	781a      	ldrb	r2, [r3, #0]
 800570a:	68fb      	ldr	r3, [r7, #12]
 800570c:	681b      	ldr	r3, [r3, #0]
 800570e:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8005710:	69fb      	ldr	r3, [r7, #28]
 8005712:	3301      	adds	r3, #1
 8005714:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005716:	68fb      	ldr	r3, [r7, #12]
 8005718:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800571a:	b29b      	uxth	r3, r3
 800571c:	3b01      	subs	r3, #1
 800571e:	b29a      	uxth	r2, r3
 8005720:	68fb      	ldr	r3, [r7, #12]
 8005722:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8005724:	68fb      	ldr	r3, [r7, #12]
 8005726:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8005728:	b29b      	uxth	r3, r3
 800572a:	2b00      	cmp	r3, #0
 800572c:	d1cb      	bne.n	80056c6 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800572e:	683b      	ldr	r3, [r7, #0]
 8005730:	9300      	str	r3, [sp, #0]
 8005732:	697b      	ldr	r3, [r7, #20]
 8005734:	2200      	movs	r2, #0
 8005736:	2140      	movs	r1, #64	@ 0x40
 8005738:	68f8      	ldr	r0, [r7, #12]
 800573a:	f000 fb03 	bl	8005d44 <UART_WaitOnFlagUntilTimeout>
 800573e:	4603      	mov	r3, r0
 8005740:	2b00      	cmp	r3, #0
 8005742:	d005      	beq.n	8005750 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8005744:	68fb      	ldr	r3, [r7, #12]
 8005746:	2220      	movs	r2, #32
 8005748:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 800574c:	2303      	movs	r3, #3
 800574e:	e006      	b.n	800575e <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005750:	68fb      	ldr	r3, [r7, #12]
 8005752:	2220      	movs	r2, #32
 8005754:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8005758:	2300      	movs	r3, #0
 800575a:	e000      	b.n	800575e <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 800575c:	2302      	movs	r3, #2
  }
}
 800575e:	4618      	mov	r0, r3
 8005760:	3720      	adds	r7, #32
 8005762:	46bd      	mov	sp, r7
 8005764:	bd80      	pop	{r7, pc}

08005766 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005766:	b580      	push	{r7, lr}
 8005768:	b084      	sub	sp, #16
 800576a:	af00      	add	r7, sp, #0
 800576c:	60f8      	str	r0, [r7, #12]
 800576e:	60b9      	str	r1, [r7, #8]
 8005770:	4613      	mov	r3, r2
 8005772:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8005774:	68fb      	ldr	r3, [r7, #12]
 8005776:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800577a:	b2db      	uxtb	r3, r3
 800577c:	2b20      	cmp	r3, #32
 800577e:	d112      	bne.n	80057a6 <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8005780:	68bb      	ldr	r3, [r7, #8]
 8005782:	2b00      	cmp	r3, #0
 8005784:	d002      	beq.n	800578c <HAL_UART_Receive_IT+0x26>
 8005786:	88fb      	ldrh	r3, [r7, #6]
 8005788:	2b00      	cmp	r3, #0
 800578a:	d101      	bne.n	8005790 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 800578c:	2301      	movs	r3, #1
 800578e:	e00b      	b.n	80057a8 <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005790:	68fb      	ldr	r3, [r7, #12]
 8005792:	2200      	movs	r2, #0
 8005794:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8005796:	88fb      	ldrh	r3, [r7, #6]
 8005798:	461a      	mov	r2, r3
 800579a:	68b9      	ldr	r1, [r7, #8]
 800579c:	68f8      	ldr	r0, [r7, #12]
 800579e:	f000 fb2a 	bl	8005df6 <UART_Start_Receive_IT>
 80057a2:	4603      	mov	r3, r0
 80057a4:	e000      	b.n	80057a8 <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 80057a6:	2302      	movs	r3, #2
  }
}
 80057a8:	4618      	mov	r0, r3
 80057aa:	3710      	adds	r7, #16
 80057ac:	46bd      	mov	sp, r7
 80057ae:	bd80      	pop	{r7, pc}

080057b0 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80057b0:	b580      	push	{r7, lr}
 80057b2:	b0ba      	sub	sp, #232	@ 0xe8
 80057b4:	af00      	add	r7, sp, #0
 80057b6:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	681b      	ldr	r3, [r3, #0]
 80057bc:	681b      	ldr	r3, [r3, #0]
 80057be:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80057c2:	687b      	ldr	r3, [r7, #4]
 80057c4:	681b      	ldr	r3, [r3, #0]
 80057c6:	68db      	ldr	r3, [r3, #12]
 80057c8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	681b      	ldr	r3, [r3, #0]
 80057d0:	695b      	ldr	r3, [r3, #20]
 80057d2:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 80057d6:	2300      	movs	r3, #0
 80057d8:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 80057dc:	2300      	movs	r3, #0
 80057de:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80057e2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80057e6:	f003 030f 	and.w	r3, r3, #15
 80057ea:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 80057ee:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80057f2:	2b00      	cmp	r3, #0
 80057f4:	d10f      	bne.n	8005816 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80057f6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80057fa:	f003 0320 	and.w	r3, r3, #32
 80057fe:	2b00      	cmp	r3, #0
 8005800:	d009      	beq.n	8005816 <HAL_UART_IRQHandler+0x66>
 8005802:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005806:	f003 0320 	and.w	r3, r3, #32
 800580a:	2b00      	cmp	r3, #0
 800580c:	d003      	beq.n	8005816 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800580e:	6878      	ldr	r0, [r7, #4]
 8005810:	f000 fc07 	bl	8006022 <UART_Receive_IT>
      return;
 8005814:	e273      	b.n	8005cfe <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8005816:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800581a:	2b00      	cmp	r3, #0
 800581c:	f000 80de 	beq.w	80059dc <HAL_UART_IRQHandler+0x22c>
 8005820:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005824:	f003 0301 	and.w	r3, r3, #1
 8005828:	2b00      	cmp	r3, #0
 800582a:	d106      	bne.n	800583a <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800582c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005830:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8005834:	2b00      	cmp	r3, #0
 8005836:	f000 80d1 	beq.w	80059dc <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800583a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800583e:	f003 0301 	and.w	r3, r3, #1
 8005842:	2b00      	cmp	r3, #0
 8005844:	d00b      	beq.n	800585e <HAL_UART_IRQHandler+0xae>
 8005846:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800584a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800584e:	2b00      	cmp	r3, #0
 8005850:	d005      	beq.n	800585e <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005856:	f043 0201 	orr.w	r2, r3, #1
 800585a:	687b      	ldr	r3, [r7, #4]
 800585c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800585e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005862:	f003 0304 	and.w	r3, r3, #4
 8005866:	2b00      	cmp	r3, #0
 8005868:	d00b      	beq.n	8005882 <HAL_UART_IRQHandler+0xd2>
 800586a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800586e:	f003 0301 	and.w	r3, r3, #1
 8005872:	2b00      	cmp	r3, #0
 8005874:	d005      	beq.n	8005882 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800587a:	f043 0202 	orr.w	r2, r3, #2
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005882:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005886:	f003 0302 	and.w	r3, r3, #2
 800588a:	2b00      	cmp	r3, #0
 800588c:	d00b      	beq.n	80058a6 <HAL_UART_IRQHandler+0xf6>
 800588e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005892:	f003 0301 	and.w	r3, r3, #1
 8005896:	2b00      	cmp	r3, #0
 8005898:	d005      	beq.n	80058a6 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800589e:	f043 0204 	orr.w	r2, r3, #4
 80058a2:	687b      	ldr	r3, [r7, #4]
 80058a4:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 80058a6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80058aa:	f003 0308 	and.w	r3, r3, #8
 80058ae:	2b00      	cmp	r3, #0
 80058b0:	d011      	beq.n	80058d6 <HAL_UART_IRQHandler+0x126>
 80058b2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80058b6:	f003 0320 	and.w	r3, r3, #32
 80058ba:	2b00      	cmp	r3, #0
 80058bc:	d105      	bne.n	80058ca <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 80058be:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80058c2:	f003 0301 	and.w	r3, r3, #1
 80058c6:	2b00      	cmp	r3, #0
 80058c8:	d005      	beq.n	80058d6 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80058ca:	687b      	ldr	r3, [r7, #4]
 80058cc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80058ce:	f043 0208 	orr.w	r2, r3, #8
 80058d2:	687b      	ldr	r3, [r7, #4]
 80058d4:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80058d6:	687b      	ldr	r3, [r7, #4]
 80058d8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80058da:	2b00      	cmp	r3, #0
 80058dc:	f000 820a 	beq.w	8005cf4 <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80058e0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80058e4:	f003 0320 	and.w	r3, r3, #32
 80058e8:	2b00      	cmp	r3, #0
 80058ea:	d008      	beq.n	80058fe <HAL_UART_IRQHandler+0x14e>
 80058ec:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80058f0:	f003 0320 	and.w	r3, r3, #32
 80058f4:	2b00      	cmp	r3, #0
 80058f6:	d002      	beq.n	80058fe <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80058f8:	6878      	ldr	r0, [r7, #4]
 80058fa:	f000 fb92 	bl	8006022 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80058fe:	687b      	ldr	r3, [r7, #4]
 8005900:	681b      	ldr	r3, [r3, #0]
 8005902:	695b      	ldr	r3, [r3, #20]
 8005904:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005908:	2b40      	cmp	r3, #64	@ 0x40
 800590a:	bf0c      	ite	eq
 800590c:	2301      	moveq	r3, #1
 800590e:	2300      	movne	r3, #0
 8005910:	b2db      	uxtb	r3, r3
 8005912:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8005916:	687b      	ldr	r3, [r7, #4]
 8005918:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800591a:	f003 0308 	and.w	r3, r3, #8
 800591e:	2b00      	cmp	r3, #0
 8005920:	d103      	bne.n	800592a <HAL_UART_IRQHandler+0x17a>
 8005922:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8005926:	2b00      	cmp	r3, #0
 8005928:	d04f      	beq.n	80059ca <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800592a:	6878      	ldr	r0, [r7, #4]
 800592c:	f000 fa9d 	bl	8005e6a <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	681b      	ldr	r3, [r3, #0]
 8005934:	695b      	ldr	r3, [r3, #20]
 8005936:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800593a:	2b40      	cmp	r3, #64	@ 0x40
 800593c:	d141      	bne.n	80059c2 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800593e:	687b      	ldr	r3, [r7, #4]
 8005940:	681b      	ldr	r3, [r3, #0]
 8005942:	3314      	adds	r3, #20
 8005944:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005948:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800594c:	e853 3f00 	ldrex	r3, [r3]
 8005950:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8005954:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8005958:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800595c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	681b      	ldr	r3, [r3, #0]
 8005964:	3314      	adds	r3, #20
 8005966:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800596a:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800596e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005972:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8005976:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800597a:	e841 2300 	strex	r3, r2, [r1]
 800597e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8005982:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8005986:	2b00      	cmp	r3, #0
 8005988:	d1d9      	bne.n	800593e <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800598a:	687b      	ldr	r3, [r7, #4]
 800598c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800598e:	2b00      	cmp	r3, #0
 8005990:	d013      	beq.n	80059ba <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8005992:	687b      	ldr	r3, [r7, #4]
 8005994:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005996:	4a8a      	ldr	r2, [pc, #552]	@ (8005bc0 <HAL_UART_IRQHandler+0x410>)
 8005998:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800599a:	687b      	ldr	r3, [r7, #4]
 800599c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800599e:	4618      	mov	r0, r3
 80059a0:	f7fd ffb7 	bl	8003912 <HAL_DMA_Abort_IT>
 80059a4:	4603      	mov	r3, r0
 80059a6:	2b00      	cmp	r3, #0
 80059a8:	d016      	beq.n	80059d8 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80059ae:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80059b0:	687a      	ldr	r2, [r7, #4]
 80059b2:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80059b4:	4610      	mov	r0, r2
 80059b6:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80059b8:	e00e      	b.n	80059d8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80059ba:	6878      	ldr	r0, [r7, #4]
 80059bc:	f000 f9ac 	bl	8005d18 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80059c0:	e00a      	b.n	80059d8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80059c2:	6878      	ldr	r0, [r7, #4]
 80059c4:	f000 f9a8 	bl	8005d18 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80059c8:	e006      	b.n	80059d8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80059ca:	6878      	ldr	r0, [r7, #4]
 80059cc:	f000 f9a4 	bl	8005d18 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	2200      	movs	r2, #0
 80059d4:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 80059d6:	e18d      	b.n	8005cf4 <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80059d8:	bf00      	nop
    return;
 80059da:	e18b      	b.n	8005cf4 <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80059e0:	2b01      	cmp	r3, #1
 80059e2:	f040 8167 	bne.w	8005cb4 <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80059e6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80059ea:	f003 0310 	and.w	r3, r3, #16
 80059ee:	2b00      	cmp	r3, #0
 80059f0:	f000 8160 	beq.w	8005cb4 <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 80059f4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80059f8:	f003 0310 	and.w	r3, r3, #16
 80059fc:	2b00      	cmp	r3, #0
 80059fe:	f000 8159 	beq.w	8005cb4 <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005a02:	2300      	movs	r3, #0
 8005a04:	60bb      	str	r3, [r7, #8]
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	681b      	ldr	r3, [r3, #0]
 8005a0a:	681b      	ldr	r3, [r3, #0]
 8005a0c:	60bb      	str	r3, [r7, #8]
 8005a0e:	687b      	ldr	r3, [r7, #4]
 8005a10:	681b      	ldr	r3, [r3, #0]
 8005a12:	685b      	ldr	r3, [r3, #4]
 8005a14:	60bb      	str	r3, [r7, #8]
 8005a16:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	681b      	ldr	r3, [r3, #0]
 8005a1c:	695b      	ldr	r3, [r3, #20]
 8005a1e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005a22:	2b40      	cmp	r3, #64	@ 0x40
 8005a24:	f040 80ce 	bne.w	8005bc4 <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005a2c:	681b      	ldr	r3, [r3, #0]
 8005a2e:	685b      	ldr	r3, [r3, #4]
 8005a30:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8005a34:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8005a38:	2b00      	cmp	r3, #0
 8005a3a:	f000 80a9 	beq.w	8005b90 <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8005a3e:	687b      	ldr	r3, [r7, #4]
 8005a40:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8005a42:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8005a46:	429a      	cmp	r2, r3
 8005a48:	f080 80a2 	bcs.w	8005b90 <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8005a4c:	687b      	ldr	r3, [r7, #4]
 8005a4e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8005a52:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005a58:	69db      	ldr	r3, [r3, #28]
 8005a5a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005a5e:	f000 8088 	beq.w	8005b72 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	681b      	ldr	r3, [r3, #0]
 8005a66:	330c      	adds	r3, #12
 8005a68:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a6c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8005a70:	e853 3f00 	ldrex	r3, [r3]
 8005a74:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8005a78:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8005a7c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005a80:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	681b      	ldr	r3, [r3, #0]
 8005a88:	330c      	adds	r3, #12
 8005a8a:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8005a8e:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8005a92:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a96:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8005a9a:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8005a9e:	e841 2300 	strex	r3, r2, [r1]
 8005aa2:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8005aa6:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8005aaa:	2b00      	cmp	r3, #0
 8005aac:	d1d9      	bne.n	8005a62 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	681b      	ldr	r3, [r3, #0]
 8005ab2:	3314      	adds	r3, #20
 8005ab4:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005ab6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005ab8:	e853 3f00 	ldrex	r3, [r3]
 8005abc:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8005abe:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8005ac0:	f023 0301 	bic.w	r3, r3, #1
 8005ac4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	681b      	ldr	r3, [r3, #0]
 8005acc:	3314      	adds	r3, #20
 8005ace:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8005ad2:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8005ad6:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005ad8:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8005ada:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8005ade:	e841 2300 	strex	r3, r2, [r1]
 8005ae2:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8005ae4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8005ae6:	2b00      	cmp	r3, #0
 8005ae8:	d1e1      	bne.n	8005aae <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	681b      	ldr	r3, [r3, #0]
 8005aee:	3314      	adds	r3, #20
 8005af0:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005af2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8005af4:	e853 3f00 	ldrex	r3, [r3]
 8005af8:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8005afa:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005afc:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005b00:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	681b      	ldr	r3, [r3, #0]
 8005b08:	3314      	adds	r3, #20
 8005b0a:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8005b0e:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8005b10:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b12:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8005b14:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8005b16:	e841 2300 	strex	r3, r2, [r1]
 8005b1a:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8005b1c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005b1e:	2b00      	cmp	r3, #0
 8005b20:	d1e3      	bne.n	8005aea <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8005b22:	687b      	ldr	r3, [r7, #4]
 8005b24:	2220      	movs	r2, #32
 8005b26:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	2200      	movs	r2, #0
 8005b2e:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	681b      	ldr	r3, [r3, #0]
 8005b34:	330c      	adds	r3, #12
 8005b36:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b38:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005b3a:	e853 3f00 	ldrex	r3, [r3]
 8005b3e:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8005b40:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005b42:	f023 0310 	bic.w	r3, r3, #16
 8005b46:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	681b      	ldr	r3, [r3, #0]
 8005b4e:	330c      	adds	r3, #12
 8005b50:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8005b54:	65ba      	str	r2, [r7, #88]	@ 0x58
 8005b56:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b58:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8005b5a:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8005b5c:	e841 2300 	strex	r3, r2, [r1]
 8005b60:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8005b62:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005b64:	2b00      	cmp	r3, #0
 8005b66:	d1e3      	bne.n	8005b30 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005b6c:	4618      	mov	r0, r3
 8005b6e:	f7fd fe60 	bl	8003832 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005b72:	687b      	ldr	r3, [r7, #4]
 8005b74:	2202      	movs	r2, #2
 8005b76:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8005b7c:	687b      	ldr	r3, [r7, #4]
 8005b7e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005b80:	b29b      	uxth	r3, r3
 8005b82:	1ad3      	subs	r3, r2, r3
 8005b84:	b29b      	uxth	r3, r3
 8005b86:	4619      	mov	r1, r3
 8005b88:	6878      	ldr	r0, [r7, #4]
 8005b8a:	f000 f8cf 	bl	8005d2c <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8005b8e:	e0b3      	b.n	8005cf8 <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8005b94:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8005b98:	429a      	cmp	r2, r3
 8005b9a:	f040 80ad 	bne.w	8005cf8 <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 8005b9e:	687b      	ldr	r3, [r7, #4]
 8005ba0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005ba2:	69db      	ldr	r3, [r3, #28]
 8005ba4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005ba8:	f040 80a6 	bne.w	8005cf8 <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	2202      	movs	r2, #2
 8005bb0:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8005bb6:	4619      	mov	r1, r3
 8005bb8:	6878      	ldr	r0, [r7, #4]
 8005bba:	f000 f8b7 	bl	8005d2c <HAL_UARTEx_RxEventCallback>
      return;
 8005bbe:	e09b      	b.n	8005cf8 <HAL_UART_IRQHandler+0x548>
 8005bc0:	08005f31 	.word	0x08005f31
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8005bc4:	687b      	ldr	r3, [r7, #4]
 8005bc6:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005bcc:	b29b      	uxth	r3, r3
 8005bce:	1ad3      	subs	r3, r2, r3
 8005bd0:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005bd8:	b29b      	uxth	r3, r3
 8005bda:	2b00      	cmp	r3, #0
 8005bdc:	f000 808e 	beq.w	8005cfc <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 8005be0:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8005be4:	2b00      	cmp	r3, #0
 8005be6:	f000 8089 	beq.w	8005cfc <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	681b      	ldr	r3, [r3, #0]
 8005bee:	330c      	adds	r3, #12
 8005bf0:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005bf2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005bf4:	e853 3f00 	ldrex	r3, [r3]
 8005bf8:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8005bfa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005bfc:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005c00:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	681b      	ldr	r3, [r3, #0]
 8005c08:	330c      	adds	r3, #12
 8005c0a:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8005c0e:	647a      	str	r2, [r7, #68]	@ 0x44
 8005c10:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c12:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8005c14:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005c16:	e841 2300 	strex	r3, r2, [r1]
 8005c1a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8005c1c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005c1e:	2b00      	cmp	r3, #0
 8005c20:	d1e3      	bne.n	8005bea <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005c22:	687b      	ldr	r3, [r7, #4]
 8005c24:	681b      	ldr	r3, [r3, #0]
 8005c26:	3314      	adds	r3, #20
 8005c28:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c2c:	e853 3f00 	ldrex	r3, [r3]
 8005c30:	623b      	str	r3, [r7, #32]
   return(result);
 8005c32:	6a3b      	ldr	r3, [r7, #32]
 8005c34:	f023 0301 	bic.w	r3, r3, #1
 8005c38:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	681b      	ldr	r3, [r3, #0]
 8005c40:	3314      	adds	r3, #20
 8005c42:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8005c46:	633a      	str	r2, [r7, #48]	@ 0x30
 8005c48:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c4a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005c4c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005c4e:	e841 2300 	strex	r3, r2, [r1]
 8005c52:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005c54:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005c56:	2b00      	cmp	r3, #0
 8005c58:	d1e3      	bne.n	8005c22 <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	2220      	movs	r2, #32
 8005c5e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005c62:	687b      	ldr	r3, [r7, #4]
 8005c64:	2200      	movs	r2, #0
 8005c66:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	681b      	ldr	r3, [r3, #0]
 8005c6c:	330c      	adds	r3, #12
 8005c6e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c70:	693b      	ldr	r3, [r7, #16]
 8005c72:	e853 3f00 	ldrex	r3, [r3]
 8005c76:	60fb      	str	r3, [r7, #12]
   return(result);
 8005c78:	68fb      	ldr	r3, [r7, #12]
 8005c7a:	f023 0310 	bic.w	r3, r3, #16
 8005c7e:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8005c82:	687b      	ldr	r3, [r7, #4]
 8005c84:	681b      	ldr	r3, [r3, #0]
 8005c86:	330c      	adds	r3, #12
 8005c88:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8005c8c:	61fa      	str	r2, [r7, #28]
 8005c8e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c90:	69b9      	ldr	r1, [r7, #24]
 8005c92:	69fa      	ldr	r2, [r7, #28]
 8005c94:	e841 2300 	strex	r3, r2, [r1]
 8005c98:	617b      	str	r3, [r7, #20]
   return(result);
 8005c9a:	697b      	ldr	r3, [r7, #20]
 8005c9c:	2b00      	cmp	r3, #0
 8005c9e:	d1e3      	bne.n	8005c68 <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	2202      	movs	r2, #2
 8005ca4:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8005ca6:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8005caa:	4619      	mov	r1, r3
 8005cac:	6878      	ldr	r0, [r7, #4]
 8005cae:	f000 f83d 	bl	8005d2c <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8005cb2:	e023      	b.n	8005cfc <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8005cb4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005cb8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005cbc:	2b00      	cmp	r3, #0
 8005cbe:	d009      	beq.n	8005cd4 <HAL_UART_IRQHandler+0x524>
 8005cc0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005cc4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005cc8:	2b00      	cmp	r3, #0
 8005cca:	d003      	beq.n	8005cd4 <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 8005ccc:	6878      	ldr	r0, [r7, #4]
 8005cce:	f000 f940 	bl	8005f52 <UART_Transmit_IT>
    return;
 8005cd2:	e014      	b.n	8005cfe <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8005cd4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005cd8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005cdc:	2b00      	cmp	r3, #0
 8005cde:	d00e      	beq.n	8005cfe <HAL_UART_IRQHandler+0x54e>
 8005ce0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005ce4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005ce8:	2b00      	cmp	r3, #0
 8005cea:	d008      	beq.n	8005cfe <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 8005cec:	6878      	ldr	r0, [r7, #4]
 8005cee:	f000 f980 	bl	8005ff2 <UART_EndTransmit_IT>
    return;
 8005cf2:	e004      	b.n	8005cfe <HAL_UART_IRQHandler+0x54e>
    return;
 8005cf4:	bf00      	nop
 8005cf6:	e002      	b.n	8005cfe <HAL_UART_IRQHandler+0x54e>
      return;
 8005cf8:	bf00      	nop
 8005cfa:	e000      	b.n	8005cfe <HAL_UART_IRQHandler+0x54e>
      return;
 8005cfc:	bf00      	nop
  }
}
 8005cfe:	37e8      	adds	r7, #232	@ 0xe8
 8005d00:	46bd      	mov	sp, r7
 8005d02:	bd80      	pop	{r7, pc}

08005d04 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8005d04:	b480      	push	{r7}
 8005d06:	b083      	sub	sp, #12
 8005d08:	af00      	add	r7, sp, #0
 8005d0a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8005d0c:	bf00      	nop
 8005d0e:	370c      	adds	r7, #12
 8005d10:	46bd      	mov	sp, r7
 8005d12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d16:	4770      	bx	lr

08005d18 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8005d18:	b480      	push	{r7}
 8005d1a:	b083      	sub	sp, #12
 8005d1c:	af00      	add	r7, sp, #0
 8005d1e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8005d20:	bf00      	nop
 8005d22:	370c      	adds	r7, #12
 8005d24:	46bd      	mov	sp, r7
 8005d26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d2a:	4770      	bx	lr

08005d2c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8005d2c:	b480      	push	{r7}
 8005d2e:	b083      	sub	sp, #12
 8005d30:	af00      	add	r7, sp, #0
 8005d32:	6078      	str	r0, [r7, #4]
 8005d34:	460b      	mov	r3, r1
 8005d36:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8005d38:	bf00      	nop
 8005d3a:	370c      	adds	r7, #12
 8005d3c:	46bd      	mov	sp, r7
 8005d3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d42:	4770      	bx	lr

08005d44 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8005d44:	b580      	push	{r7, lr}
 8005d46:	b086      	sub	sp, #24
 8005d48:	af00      	add	r7, sp, #0
 8005d4a:	60f8      	str	r0, [r7, #12]
 8005d4c:	60b9      	str	r1, [r7, #8]
 8005d4e:	603b      	str	r3, [r7, #0]
 8005d50:	4613      	mov	r3, r2
 8005d52:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005d54:	e03b      	b.n	8005dce <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005d56:	6a3b      	ldr	r3, [r7, #32]
 8005d58:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005d5c:	d037      	beq.n	8005dce <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005d5e:	f7fc ffdf 	bl	8002d20 <HAL_GetTick>
 8005d62:	4602      	mov	r2, r0
 8005d64:	683b      	ldr	r3, [r7, #0]
 8005d66:	1ad3      	subs	r3, r2, r3
 8005d68:	6a3a      	ldr	r2, [r7, #32]
 8005d6a:	429a      	cmp	r2, r3
 8005d6c:	d302      	bcc.n	8005d74 <UART_WaitOnFlagUntilTimeout+0x30>
 8005d6e:	6a3b      	ldr	r3, [r7, #32]
 8005d70:	2b00      	cmp	r3, #0
 8005d72:	d101      	bne.n	8005d78 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8005d74:	2303      	movs	r3, #3
 8005d76:	e03a      	b.n	8005dee <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8005d78:	68fb      	ldr	r3, [r7, #12]
 8005d7a:	681b      	ldr	r3, [r3, #0]
 8005d7c:	68db      	ldr	r3, [r3, #12]
 8005d7e:	f003 0304 	and.w	r3, r3, #4
 8005d82:	2b00      	cmp	r3, #0
 8005d84:	d023      	beq.n	8005dce <UART_WaitOnFlagUntilTimeout+0x8a>
 8005d86:	68bb      	ldr	r3, [r7, #8]
 8005d88:	2b80      	cmp	r3, #128	@ 0x80
 8005d8a:	d020      	beq.n	8005dce <UART_WaitOnFlagUntilTimeout+0x8a>
 8005d8c:	68bb      	ldr	r3, [r7, #8]
 8005d8e:	2b40      	cmp	r3, #64	@ 0x40
 8005d90:	d01d      	beq.n	8005dce <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8005d92:	68fb      	ldr	r3, [r7, #12]
 8005d94:	681b      	ldr	r3, [r3, #0]
 8005d96:	681b      	ldr	r3, [r3, #0]
 8005d98:	f003 0308 	and.w	r3, r3, #8
 8005d9c:	2b08      	cmp	r3, #8
 8005d9e:	d116      	bne.n	8005dce <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8005da0:	2300      	movs	r3, #0
 8005da2:	617b      	str	r3, [r7, #20]
 8005da4:	68fb      	ldr	r3, [r7, #12]
 8005da6:	681b      	ldr	r3, [r3, #0]
 8005da8:	681b      	ldr	r3, [r3, #0]
 8005daa:	617b      	str	r3, [r7, #20]
 8005dac:	68fb      	ldr	r3, [r7, #12]
 8005dae:	681b      	ldr	r3, [r3, #0]
 8005db0:	685b      	ldr	r3, [r3, #4]
 8005db2:	617b      	str	r3, [r7, #20]
 8005db4:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005db6:	68f8      	ldr	r0, [r7, #12]
 8005db8:	f000 f857 	bl	8005e6a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8005dbc:	68fb      	ldr	r3, [r7, #12]
 8005dbe:	2208      	movs	r2, #8
 8005dc0:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005dc2:	68fb      	ldr	r3, [r7, #12]
 8005dc4:	2200      	movs	r2, #0
 8005dc6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8005dca:	2301      	movs	r3, #1
 8005dcc:	e00f      	b.n	8005dee <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005dce:	68fb      	ldr	r3, [r7, #12]
 8005dd0:	681b      	ldr	r3, [r3, #0]
 8005dd2:	681a      	ldr	r2, [r3, #0]
 8005dd4:	68bb      	ldr	r3, [r7, #8]
 8005dd6:	4013      	ands	r3, r2
 8005dd8:	68ba      	ldr	r2, [r7, #8]
 8005dda:	429a      	cmp	r2, r3
 8005ddc:	bf0c      	ite	eq
 8005dde:	2301      	moveq	r3, #1
 8005de0:	2300      	movne	r3, #0
 8005de2:	b2db      	uxtb	r3, r3
 8005de4:	461a      	mov	r2, r3
 8005de6:	79fb      	ldrb	r3, [r7, #7]
 8005de8:	429a      	cmp	r2, r3
 8005dea:	d0b4      	beq.n	8005d56 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005dec:	2300      	movs	r3, #0
}
 8005dee:	4618      	mov	r0, r3
 8005df0:	3718      	adds	r7, #24
 8005df2:	46bd      	mov	sp, r7
 8005df4:	bd80      	pop	{r7, pc}

08005df6 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005df6:	b480      	push	{r7}
 8005df8:	b085      	sub	sp, #20
 8005dfa:	af00      	add	r7, sp, #0
 8005dfc:	60f8      	str	r0, [r7, #12]
 8005dfe:	60b9      	str	r1, [r7, #8]
 8005e00:	4613      	mov	r3, r2
 8005e02:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8005e04:	68fb      	ldr	r3, [r7, #12]
 8005e06:	68ba      	ldr	r2, [r7, #8]
 8005e08:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8005e0a:	68fb      	ldr	r3, [r7, #12]
 8005e0c:	88fa      	ldrh	r2, [r7, #6]
 8005e0e:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 8005e10:	68fb      	ldr	r3, [r7, #12]
 8005e12:	88fa      	ldrh	r2, [r7, #6]
 8005e14:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005e16:	68fb      	ldr	r3, [r7, #12]
 8005e18:	2200      	movs	r2, #0
 8005e1a:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8005e1c:	68fb      	ldr	r3, [r7, #12]
 8005e1e:	2222      	movs	r2, #34	@ 0x22
 8005e20:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 8005e24:	68fb      	ldr	r3, [r7, #12]
 8005e26:	691b      	ldr	r3, [r3, #16]
 8005e28:	2b00      	cmp	r3, #0
 8005e2a:	d007      	beq.n	8005e3c <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8005e2c:	68fb      	ldr	r3, [r7, #12]
 8005e2e:	681b      	ldr	r3, [r3, #0]
 8005e30:	68da      	ldr	r2, [r3, #12]
 8005e32:	68fb      	ldr	r3, [r7, #12]
 8005e34:	681b      	ldr	r3, [r3, #0]
 8005e36:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005e3a:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8005e3c:	68fb      	ldr	r3, [r7, #12]
 8005e3e:	681b      	ldr	r3, [r3, #0]
 8005e40:	695a      	ldr	r2, [r3, #20]
 8005e42:	68fb      	ldr	r3, [r7, #12]
 8005e44:	681b      	ldr	r3, [r3, #0]
 8005e46:	f042 0201 	orr.w	r2, r2, #1
 8005e4a:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8005e4c:	68fb      	ldr	r3, [r7, #12]
 8005e4e:	681b      	ldr	r3, [r3, #0]
 8005e50:	68da      	ldr	r2, [r3, #12]
 8005e52:	68fb      	ldr	r3, [r7, #12]
 8005e54:	681b      	ldr	r3, [r3, #0]
 8005e56:	f042 0220 	orr.w	r2, r2, #32
 8005e5a:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8005e5c:	2300      	movs	r3, #0
}
 8005e5e:	4618      	mov	r0, r3
 8005e60:	3714      	adds	r7, #20
 8005e62:	46bd      	mov	sp, r7
 8005e64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e68:	4770      	bx	lr

08005e6a <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005e6a:	b480      	push	{r7}
 8005e6c:	b095      	sub	sp, #84	@ 0x54
 8005e6e:	af00      	add	r7, sp, #0
 8005e70:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005e72:	687b      	ldr	r3, [r7, #4]
 8005e74:	681b      	ldr	r3, [r3, #0]
 8005e76:	330c      	adds	r3, #12
 8005e78:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005e7a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005e7c:	e853 3f00 	ldrex	r3, [r3]
 8005e80:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005e82:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005e84:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005e88:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005e8a:	687b      	ldr	r3, [r7, #4]
 8005e8c:	681b      	ldr	r3, [r3, #0]
 8005e8e:	330c      	adds	r3, #12
 8005e90:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8005e92:	643a      	str	r2, [r7, #64]	@ 0x40
 8005e94:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005e96:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8005e98:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005e9a:	e841 2300 	strex	r3, r2, [r1]
 8005e9e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005ea0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005ea2:	2b00      	cmp	r3, #0
 8005ea4:	d1e5      	bne.n	8005e72 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005ea6:	687b      	ldr	r3, [r7, #4]
 8005ea8:	681b      	ldr	r3, [r3, #0]
 8005eaa:	3314      	adds	r3, #20
 8005eac:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005eae:	6a3b      	ldr	r3, [r7, #32]
 8005eb0:	e853 3f00 	ldrex	r3, [r3]
 8005eb4:	61fb      	str	r3, [r7, #28]
   return(result);
 8005eb6:	69fb      	ldr	r3, [r7, #28]
 8005eb8:	f023 0301 	bic.w	r3, r3, #1
 8005ebc:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005ebe:	687b      	ldr	r3, [r7, #4]
 8005ec0:	681b      	ldr	r3, [r3, #0]
 8005ec2:	3314      	adds	r3, #20
 8005ec4:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005ec6:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005ec8:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005eca:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005ecc:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005ece:	e841 2300 	strex	r3, r2, [r1]
 8005ed2:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005ed4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ed6:	2b00      	cmp	r3, #0
 8005ed8:	d1e5      	bne.n	8005ea6 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005eda:	687b      	ldr	r3, [r7, #4]
 8005edc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005ede:	2b01      	cmp	r3, #1
 8005ee0:	d119      	bne.n	8005f16 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005ee2:	687b      	ldr	r3, [r7, #4]
 8005ee4:	681b      	ldr	r3, [r3, #0]
 8005ee6:	330c      	adds	r3, #12
 8005ee8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005eea:	68fb      	ldr	r3, [r7, #12]
 8005eec:	e853 3f00 	ldrex	r3, [r3]
 8005ef0:	60bb      	str	r3, [r7, #8]
   return(result);
 8005ef2:	68bb      	ldr	r3, [r7, #8]
 8005ef4:	f023 0310 	bic.w	r3, r3, #16
 8005ef8:	647b      	str	r3, [r7, #68]	@ 0x44
 8005efa:	687b      	ldr	r3, [r7, #4]
 8005efc:	681b      	ldr	r3, [r3, #0]
 8005efe:	330c      	adds	r3, #12
 8005f00:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005f02:	61ba      	str	r2, [r7, #24]
 8005f04:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005f06:	6979      	ldr	r1, [r7, #20]
 8005f08:	69ba      	ldr	r2, [r7, #24]
 8005f0a:	e841 2300 	strex	r3, r2, [r1]
 8005f0e:	613b      	str	r3, [r7, #16]
   return(result);
 8005f10:	693b      	ldr	r3, [r7, #16]
 8005f12:	2b00      	cmp	r3, #0
 8005f14:	d1e5      	bne.n	8005ee2 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005f16:	687b      	ldr	r3, [r7, #4]
 8005f18:	2220      	movs	r2, #32
 8005f1a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005f1e:	687b      	ldr	r3, [r7, #4]
 8005f20:	2200      	movs	r2, #0
 8005f22:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8005f24:	bf00      	nop
 8005f26:	3754      	adds	r7, #84	@ 0x54
 8005f28:	46bd      	mov	sp, r7
 8005f2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f2e:	4770      	bx	lr

08005f30 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005f30:	b580      	push	{r7, lr}
 8005f32:	b084      	sub	sp, #16
 8005f34:	af00      	add	r7, sp, #0
 8005f36:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005f38:	687b      	ldr	r3, [r7, #4]
 8005f3a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005f3c:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8005f3e:	68fb      	ldr	r3, [r7, #12]
 8005f40:	2200      	movs	r2, #0
 8005f42:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005f44:	68f8      	ldr	r0, [r7, #12]
 8005f46:	f7ff fee7 	bl	8005d18 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005f4a:	bf00      	nop
 8005f4c:	3710      	adds	r7, #16
 8005f4e:	46bd      	mov	sp, r7
 8005f50:	bd80      	pop	{r7, pc}

08005f52 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8005f52:	b480      	push	{r7}
 8005f54:	b085      	sub	sp, #20
 8005f56:	af00      	add	r7, sp, #0
 8005f58:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8005f5a:	687b      	ldr	r3, [r7, #4]
 8005f5c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005f60:	b2db      	uxtb	r3, r3
 8005f62:	2b21      	cmp	r3, #33	@ 0x21
 8005f64:	d13e      	bne.n	8005fe4 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005f66:	687b      	ldr	r3, [r7, #4]
 8005f68:	689b      	ldr	r3, [r3, #8]
 8005f6a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005f6e:	d114      	bne.n	8005f9a <UART_Transmit_IT+0x48>
 8005f70:	687b      	ldr	r3, [r7, #4]
 8005f72:	691b      	ldr	r3, [r3, #16]
 8005f74:	2b00      	cmp	r3, #0
 8005f76:	d110      	bne.n	8005f9a <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8005f78:	687b      	ldr	r3, [r7, #4]
 8005f7a:	6a1b      	ldr	r3, [r3, #32]
 8005f7c:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8005f7e:	68fb      	ldr	r3, [r7, #12]
 8005f80:	881b      	ldrh	r3, [r3, #0]
 8005f82:	461a      	mov	r2, r3
 8005f84:	687b      	ldr	r3, [r7, #4]
 8005f86:	681b      	ldr	r3, [r3, #0]
 8005f88:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005f8c:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8005f8e:	687b      	ldr	r3, [r7, #4]
 8005f90:	6a1b      	ldr	r3, [r3, #32]
 8005f92:	1c9a      	adds	r2, r3, #2
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	621a      	str	r2, [r3, #32]
 8005f98:	e008      	b.n	8005fac <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8005f9a:	687b      	ldr	r3, [r7, #4]
 8005f9c:	6a1b      	ldr	r3, [r3, #32]
 8005f9e:	1c59      	adds	r1, r3, #1
 8005fa0:	687a      	ldr	r2, [r7, #4]
 8005fa2:	6211      	str	r1, [r2, #32]
 8005fa4:	781a      	ldrb	r2, [r3, #0]
 8005fa6:	687b      	ldr	r3, [r7, #4]
 8005fa8:	681b      	ldr	r3, [r3, #0]
 8005faa:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8005fb0:	b29b      	uxth	r3, r3
 8005fb2:	3b01      	subs	r3, #1
 8005fb4:	b29b      	uxth	r3, r3
 8005fb6:	687a      	ldr	r2, [r7, #4]
 8005fb8:	4619      	mov	r1, r3
 8005fba:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8005fbc:	2b00      	cmp	r3, #0
 8005fbe:	d10f      	bne.n	8005fe0 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8005fc0:	687b      	ldr	r3, [r7, #4]
 8005fc2:	681b      	ldr	r3, [r3, #0]
 8005fc4:	68da      	ldr	r2, [r3, #12]
 8005fc6:	687b      	ldr	r3, [r7, #4]
 8005fc8:	681b      	ldr	r3, [r3, #0]
 8005fca:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8005fce:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8005fd0:	687b      	ldr	r3, [r7, #4]
 8005fd2:	681b      	ldr	r3, [r3, #0]
 8005fd4:	68da      	ldr	r2, [r3, #12]
 8005fd6:	687b      	ldr	r3, [r7, #4]
 8005fd8:	681b      	ldr	r3, [r3, #0]
 8005fda:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005fde:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8005fe0:	2300      	movs	r3, #0
 8005fe2:	e000      	b.n	8005fe6 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8005fe4:	2302      	movs	r3, #2
  }
}
 8005fe6:	4618      	mov	r0, r3
 8005fe8:	3714      	adds	r7, #20
 8005fea:	46bd      	mov	sp, r7
 8005fec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ff0:	4770      	bx	lr

08005ff2 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8005ff2:	b580      	push	{r7, lr}
 8005ff4:	b082      	sub	sp, #8
 8005ff6:	af00      	add	r7, sp, #0
 8005ff8:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8005ffa:	687b      	ldr	r3, [r7, #4]
 8005ffc:	681b      	ldr	r3, [r3, #0]
 8005ffe:	68da      	ldr	r2, [r3, #12]
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	681b      	ldr	r3, [r3, #0]
 8006004:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006008:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800600a:	687b      	ldr	r3, [r7, #4]
 800600c:	2220      	movs	r2, #32
 800600e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8006012:	6878      	ldr	r0, [r7, #4]
 8006014:	f7ff fe76 	bl	8005d04 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8006018:	2300      	movs	r3, #0
}
 800601a:	4618      	mov	r0, r3
 800601c:	3708      	adds	r7, #8
 800601e:	46bd      	mov	sp, r7
 8006020:	bd80      	pop	{r7, pc}

08006022 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8006022:	b580      	push	{r7, lr}
 8006024:	b08c      	sub	sp, #48	@ 0x30
 8006026:	af00      	add	r7, sp, #0
 8006028:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 800602a:	2300      	movs	r3, #0
 800602c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 800602e:	2300      	movs	r3, #0
 8006030:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8006032:	687b      	ldr	r3, [r7, #4]
 8006034:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8006038:	b2db      	uxtb	r3, r3
 800603a:	2b22      	cmp	r3, #34	@ 0x22
 800603c:	f040 80aa 	bne.w	8006194 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006040:	687b      	ldr	r3, [r7, #4]
 8006042:	689b      	ldr	r3, [r3, #8]
 8006044:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006048:	d115      	bne.n	8006076 <UART_Receive_IT+0x54>
 800604a:	687b      	ldr	r3, [r7, #4]
 800604c:	691b      	ldr	r3, [r3, #16]
 800604e:	2b00      	cmp	r3, #0
 8006050:	d111      	bne.n	8006076 <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8006052:	687b      	ldr	r3, [r7, #4]
 8006054:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006056:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8006058:	687b      	ldr	r3, [r7, #4]
 800605a:	681b      	ldr	r3, [r3, #0]
 800605c:	685b      	ldr	r3, [r3, #4]
 800605e:	b29b      	uxth	r3, r3
 8006060:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006064:	b29a      	uxth	r2, r3
 8006066:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006068:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800606a:	687b      	ldr	r3, [r7, #4]
 800606c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800606e:	1c9a      	adds	r2, r3, #2
 8006070:	687b      	ldr	r3, [r7, #4]
 8006072:	629a      	str	r2, [r3, #40]	@ 0x28
 8006074:	e024      	b.n	80060c0 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8006076:	687b      	ldr	r3, [r7, #4]
 8006078:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800607a:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	689b      	ldr	r3, [r3, #8]
 8006080:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006084:	d007      	beq.n	8006096 <UART_Receive_IT+0x74>
 8006086:	687b      	ldr	r3, [r7, #4]
 8006088:	689b      	ldr	r3, [r3, #8]
 800608a:	2b00      	cmp	r3, #0
 800608c:	d10a      	bne.n	80060a4 <UART_Receive_IT+0x82>
 800608e:	687b      	ldr	r3, [r7, #4]
 8006090:	691b      	ldr	r3, [r3, #16]
 8006092:	2b00      	cmp	r3, #0
 8006094:	d106      	bne.n	80060a4 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8006096:	687b      	ldr	r3, [r7, #4]
 8006098:	681b      	ldr	r3, [r3, #0]
 800609a:	685b      	ldr	r3, [r3, #4]
 800609c:	b2da      	uxtb	r2, r3
 800609e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80060a0:	701a      	strb	r2, [r3, #0]
 80060a2:	e008      	b.n	80060b6 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80060a4:	687b      	ldr	r3, [r7, #4]
 80060a6:	681b      	ldr	r3, [r3, #0]
 80060a8:	685b      	ldr	r3, [r3, #4]
 80060aa:	b2db      	uxtb	r3, r3
 80060ac:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80060b0:	b2da      	uxtb	r2, r3
 80060b2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80060b4:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 80060b6:	687b      	ldr	r3, [r7, #4]
 80060b8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80060ba:	1c5a      	adds	r2, r3, #1
 80060bc:	687b      	ldr	r3, [r7, #4]
 80060be:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80060c4:	b29b      	uxth	r3, r3
 80060c6:	3b01      	subs	r3, #1
 80060c8:	b29b      	uxth	r3, r3
 80060ca:	687a      	ldr	r2, [r7, #4]
 80060cc:	4619      	mov	r1, r3
 80060ce:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 80060d0:	2b00      	cmp	r3, #0
 80060d2:	d15d      	bne.n	8006190 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80060d4:	687b      	ldr	r3, [r7, #4]
 80060d6:	681b      	ldr	r3, [r3, #0]
 80060d8:	68da      	ldr	r2, [r3, #12]
 80060da:	687b      	ldr	r3, [r7, #4]
 80060dc:	681b      	ldr	r3, [r3, #0]
 80060de:	f022 0220 	bic.w	r2, r2, #32
 80060e2:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80060e4:	687b      	ldr	r3, [r7, #4]
 80060e6:	681b      	ldr	r3, [r3, #0]
 80060e8:	68da      	ldr	r2, [r3, #12]
 80060ea:	687b      	ldr	r3, [r7, #4]
 80060ec:	681b      	ldr	r3, [r3, #0]
 80060ee:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80060f2:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80060f4:	687b      	ldr	r3, [r7, #4]
 80060f6:	681b      	ldr	r3, [r3, #0]
 80060f8:	695a      	ldr	r2, [r3, #20]
 80060fa:	687b      	ldr	r3, [r7, #4]
 80060fc:	681b      	ldr	r3, [r3, #0]
 80060fe:	f022 0201 	bic.w	r2, r2, #1
 8006102:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8006104:	687b      	ldr	r3, [r7, #4]
 8006106:	2220      	movs	r2, #32
 8006108:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800610c:	687b      	ldr	r3, [r7, #4]
 800610e:	2200      	movs	r2, #0
 8006110:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006112:	687b      	ldr	r3, [r7, #4]
 8006114:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006116:	2b01      	cmp	r3, #1
 8006118:	d135      	bne.n	8006186 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800611a:	687b      	ldr	r3, [r7, #4]
 800611c:	2200      	movs	r2, #0
 800611e:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006120:	687b      	ldr	r3, [r7, #4]
 8006122:	681b      	ldr	r3, [r3, #0]
 8006124:	330c      	adds	r3, #12
 8006126:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006128:	697b      	ldr	r3, [r7, #20]
 800612a:	e853 3f00 	ldrex	r3, [r3]
 800612e:	613b      	str	r3, [r7, #16]
   return(result);
 8006130:	693b      	ldr	r3, [r7, #16]
 8006132:	f023 0310 	bic.w	r3, r3, #16
 8006136:	627b      	str	r3, [r7, #36]	@ 0x24
 8006138:	687b      	ldr	r3, [r7, #4]
 800613a:	681b      	ldr	r3, [r3, #0]
 800613c:	330c      	adds	r3, #12
 800613e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006140:	623a      	str	r2, [r7, #32]
 8006142:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006144:	69f9      	ldr	r1, [r7, #28]
 8006146:	6a3a      	ldr	r2, [r7, #32]
 8006148:	e841 2300 	strex	r3, r2, [r1]
 800614c:	61bb      	str	r3, [r7, #24]
   return(result);
 800614e:	69bb      	ldr	r3, [r7, #24]
 8006150:	2b00      	cmp	r3, #0
 8006152:	d1e5      	bne.n	8006120 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8006154:	687b      	ldr	r3, [r7, #4]
 8006156:	681b      	ldr	r3, [r3, #0]
 8006158:	681b      	ldr	r3, [r3, #0]
 800615a:	f003 0310 	and.w	r3, r3, #16
 800615e:	2b10      	cmp	r3, #16
 8006160:	d10a      	bne.n	8006178 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8006162:	2300      	movs	r3, #0
 8006164:	60fb      	str	r3, [r7, #12]
 8006166:	687b      	ldr	r3, [r7, #4]
 8006168:	681b      	ldr	r3, [r3, #0]
 800616a:	681b      	ldr	r3, [r3, #0]
 800616c:	60fb      	str	r3, [r7, #12]
 800616e:	687b      	ldr	r3, [r7, #4]
 8006170:	681b      	ldr	r3, [r3, #0]
 8006172:	685b      	ldr	r3, [r3, #4]
 8006174:	60fb      	str	r3, [r7, #12]
 8006176:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006178:	687b      	ldr	r3, [r7, #4]
 800617a:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800617c:	4619      	mov	r1, r3
 800617e:	6878      	ldr	r0, [r7, #4]
 8006180:	f7ff fdd4 	bl	8005d2c <HAL_UARTEx_RxEventCallback>
 8006184:	e002      	b.n	800618c <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8006186:	6878      	ldr	r0, [r7, #4]
 8006188:	f7fb f8d6 	bl	8001338 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800618c:	2300      	movs	r3, #0
 800618e:	e002      	b.n	8006196 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8006190:	2300      	movs	r3, #0
 8006192:	e000      	b.n	8006196 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8006194:	2302      	movs	r3, #2
  }
}
 8006196:	4618      	mov	r0, r3
 8006198:	3730      	adds	r7, #48	@ 0x30
 800619a:	46bd      	mov	sp, r7
 800619c:	bd80      	pop	{r7, pc}
	...

080061a0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80061a0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80061a4:	b0c0      	sub	sp, #256	@ 0x100
 80061a6:	af00      	add	r7, sp, #0
 80061a8:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80061ac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80061b0:	681b      	ldr	r3, [r3, #0]
 80061b2:	691b      	ldr	r3, [r3, #16]
 80061b4:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 80061b8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80061bc:	68d9      	ldr	r1, [r3, #12]
 80061be:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80061c2:	681a      	ldr	r2, [r3, #0]
 80061c4:	ea40 0301 	orr.w	r3, r0, r1
 80061c8:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80061ca:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80061ce:	689a      	ldr	r2, [r3, #8]
 80061d0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80061d4:	691b      	ldr	r3, [r3, #16]
 80061d6:	431a      	orrs	r2, r3
 80061d8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80061dc:	695b      	ldr	r3, [r3, #20]
 80061de:	431a      	orrs	r2, r3
 80061e0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80061e4:	69db      	ldr	r3, [r3, #28]
 80061e6:	4313      	orrs	r3, r2
 80061e8:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80061ec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80061f0:	681b      	ldr	r3, [r3, #0]
 80061f2:	68db      	ldr	r3, [r3, #12]
 80061f4:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 80061f8:	f021 010c 	bic.w	r1, r1, #12
 80061fc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006200:	681a      	ldr	r2, [r3, #0]
 8006202:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8006206:	430b      	orrs	r3, r1
 8006208:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800620a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800620e:	681b      	ldr	r3, [r3, #0]
 8006210:	695b      	ldr	r3, [r3, #20]
 8006212:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8006216:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800621a:	6999      	ldr	r1, [r3, #24]
 800621c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006220:	681a      	ldr	r2, [r3, #0]
 8006222:	ea40 0301 	orr.w	r3, r0, r1
 8006226:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8006228:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800622c:	681a      	ldr	r2, [r3, #0]
 800622e:	4b8f      	ldr	r3, [pc, #572]	@ (800646c <UART_SetConfig+0x2cc>)
 8006230:	429a      	cmp	r2, r3
 8006232:	d005      	beq.n	8006240 <UART_SetConfig+0xa0>
 8006234:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006238:	681a      	ldr	r2, [r3, #0]
 800623a:	4b8d      	ldr	r3, [pc, #564]	@ (8006470 <UART_SetConfig+0x2d0>)
 800623c:	429a      	cmp	r2, r3
 800623e:	d104      	bne.n	800624a <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8006240:	f7fe f99c 	bl	800457c <HAL_RCC_GetPCLK2Freq>
 8006244:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8006248:	e003      	b.n	8006252 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800624a:	f7fe f983 	bl	8004554 <HAL_RCC_GetPCLK1Freq>
 800624e:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006252:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006256:	69db      	ldr	r3, [r3, #28]
 8006258:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800625c:	f040 810c 	bne.w	8006478 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8006260:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006264:	2200      	movs	r2, #0
 8006266:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800626a:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 800626e:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8006272:	4622      	mov	r2, r4
 8006274:	462b      	mov	r3, r5
 8006276:	1891      	adds	r1, r2, r2
 8006278:	65b9      	str	r1, [r7, #88]	@ 0x58
 800627a:	415b      	adcs	r3, r3
 800627c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800627e:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8006282:	4621      	mov	r1, r4
 8006284:	eb12 0801 	adds.w	r8, r2, r1
 8006288:	4629      	mov	r1, r5
 800628a:	eb43 0901 	adc.w	r9, r3, r1
 800628e:	f04f 0200 	mov.w	r2, #0
 8006292:	f04f 0300 	mov.w	r3, #0
 8006296:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800629a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800629e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80062a2:	4690      	mov	r8, r2
 80062a4:	4699      	mov	r9, r3
 80062a6:	4623      	mov	r3, r4
 80062a8:	eb18 0303 	adds.w	r3, r8, r3
 80062ac:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80062b0:	462b      	mov	r3, r5
 80062b2:	eb49 0303 	adc.w	r3, r9, r3
 80062b6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80062ba:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80062be:	685b      	ldr	r3, [r3, #4]
 80062c0:	2200      	movs	r2, #0
 80062c2:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80062c6:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 80062ca:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 80062ce:	460b      	mov	r3, r1
 80062d0:	18db      	adds	r3, r3, r3
 80062d2:	653b      	str	r3, [r7, #80]	@ 0x50
 80062d4:	4613      	mov	r3, r2
 80062d6:	eb42 0303 	adc.w	r3, r2, r3
 80062da:	657b      	str	r3, [r7, #84]	@ 0x54
 80062dc:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 80062e0:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 80062e4:	f7fa fb96 	bl	8000a14 <__aeabi_uldivmod>
 80062e8:	4602      	mov	r2, r0
 80062ea:	460b      	mov	r3, r1
 80062ec:	4b61      	ldr	r3, [pc, #388]	@ (8006474 <UART_SetConfig+0x2d4>)
 80062ee:	fba3 2302 	umull	r2, r3, r3, r2
 80062f2:	095b      	lsrs	r3, r3, #5
 80062f4:	011c      	lsls	r4, r3, #4
 80062f6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80062fa:	2200      	movs	r2, #0
 80062fc:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8006300:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8006304:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8006308:	4642      	mov	r2, r8
 800630a:	464b      	mov	r3, r9
 800630c:	1891      	adds	r1, r2, r2
 800630e:	64b9      	str	r1, [r7, #72]	@ 0x48
 8006310:	415b      	adcs	r3, r3
 8006312:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006314:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8006318:	4641      	mov	r1, r8
 800631a:	eb12 0a01 	adds.w	sl, r2, r1
 800631e:	4649      	mov	r1, r9
 8006320:	eb43 0b01 	adc.w	fp, r3, r1
 8006324:	f04f 0200 	mov.w	r2, #0
 8006328:	f04f 0300 	mov.w	r3, #0
 800632c:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8006330:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8006334:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8006338:	4692      	mov	sl, r2
 800633a:	469b      	mov	fp, r3
 800633c:	4643      	mov	r3, r8
 800633e:	eb1a 0303 	adds.w	r3, sl, r3
 8006342:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8006346:	464b      	mov	r3, r9
 8006348:	eb4b 0303 	adc.w	r3, fp, r3
 800634c:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8006350:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006354:	685b      	ldr	r3, [r3, #4]
 8006356:	2200      	movs	r2, #0
 8006358:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800635c:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8006360:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8006364:	460b      	mov	r3, r1
 8006366:	18db      	adds	r3, r3, r3
 8006368:	643b      	str	r3, [r7, #64]	@ 0x40
 800636a:	4613      	mov	r3, r2
 800636c:	eb42 0303 	adc.w	r3, r2, r3
 8006370:	647b      	str	r3, [r7, #68]	@ 0x44
 8006372:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8006376:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 800637a:	f7fa fb4b 	bl	8000a14 <__aeabi_uldivmod>
 800637e:	4602      	mov	r2, r0
 8006380:	460b      	mov	r3, r1
 8006382:	4611      	mov	r1, r2
 8006384:	4b3b      	ldr	r3, [pc, #236]	@ (8006474 <UART_SetConfig+0x2d4>)
 8006386:	fba3 2301 	umull	r2, r3, r3, r1
 800638a:	095b      	lsrs	r3, r3, #5
 800638c:	2264      	movs	r2, #100	@ 0x64
 800638e:	fb02 f303 	mul.w	r3, r2, r3
 8006392:	1acb      	subs	r3, r1, r3
 8006394:	00db      	lsls	r3, r3, #3
 8006396:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 800639a:	4b36      	ldr	r3, [pc, #216]	@ (8006474 <UART_SetConfig+0x2d4>)
 800639c:	fba3 2302 	umull	r2, r3, r3, r2
 80063a0:	095b      	lsrs	r3, r3, #5
 80063a2:	005b      	lsls	r3, r3, #1
 80063a4:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 80063a8:	441c      	add	r4, r3
 80063aa:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80063ae:	2200      	movs	r2, #0
 80063b0:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80063b4:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 80063b8:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 80063bc:	4642      	mov	r2, r8
 80063be:	464b      	mov	r3, r9
 80063c0:	1891      	adds	r1, r2, r2
 80063c2:	63b9      	str	r1, [r7, #56]	@ 0x38
 80063c4:	415b      	adcs	r3, r3
 80063c6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80063c8:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 80063cc:	4641      	mov	r1, r8
 80063ce:	1851      	adds	r1, r2, r1
 80063d0:	6339      	str	r1, [r7, #48]	@ 0x30
 80063d2:	4649      	mov	r1, r9
 80063d4:	414b      	adcs	r3, r1
 80063d6:	637b      	str	r3, [r7, #52]	@ 0x34
 80063d8:	f04f 0200 	mov.w	r2, #0
 80063dc:	f04f 0300 	mov.w	r3, #0
 80063e0:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 80063e4:	4659      	mov	r1, fp
 80063e6:	00cb      	lsls	r3, r1, #3
 80063e8:	4651      	mov	r1, sl
 80063ea:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80063ee:	4651      	mov	r1, sl
 80063f0:	00ca      	lsls	r2, r1, #3
 80063f2:	4610      	mov	r0, r2
 80063f4:	4619      	mov	r1, r3
 80063f6:	4603      	mov	r3, r0
 80063f8:	4642      	mov	r2, r8
 80063fa:	189b      	adds	r3, r3, r2
 80063fc:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8006400:	464b      	mov	r3, r9
 8006402:	460a      	mov	r2, r1
 8006404:	eb42 0303 	adc.w	r3, r2, r3
 8006408:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800640c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006410:	685b      	ldr	r3, [r3, #4]
 8006412:	2200      	movs	r2, #0
 8006414:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8006418:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 800641c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8006420:	460b      	mov	r3, r1
 8006422:	18db      	adds	r3, r3, r3
 8006424:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006426:	4613      	mov	r3, r2
 8006428:	eb42 0303 	adc.w	r3, r2, r3
 800642c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800642e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8006432:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8006436:	f7fa faed 	bl	8000a14 <__aeabi_uldivmod>
 800643a:	4602      	mov	r2, r0
 800643c:	460b      	mov	r3, r1
 800643e:	4b0d      	ldr	r3, [pc, #52]	@ (8006474 <UART_SetConfig+0x2d4>)
 8006440:	fba3 1302 	umull	r1, r3, r3, r2
 8006444:	095b      	lsrs	r3, r3, #5
 8006446:	2164      	movs	r1, #100	@ 0x64
 8006448:	fb01 f303 	mul.w	r3, r1, r3
 800644c:	1ad3      	subs	r3, r2, r3
 800644e:	00db      	lsls	r3, r3, #3
 8006450:	3332      	adds	r3, #50	@ 0x32
 8006452:	4a08      	ldr	r2, [pc, #32]	@ (8006474 <UART_SetConfig+0x2d4>)
 8006454:	fba2 2303 	umull	r2, r3, r2, r3
 8006458:	095b      	lsrs	r3, r3, #5
 800645a:	f003 0207 	and.w	r2, r3, #7
 800645e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006462:	681b      	ldr	r3, [r3, #0]
 8006464:	4422      	add	r2, r4
 8006466:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8006468:	e106      	b.n	8006678 <UART_SetConfig+0x4d8>
 800646a:	bf00      	nop
 800646c:	40011000 	.word	0x40011000
 8006470:	40011400 	.word	0x40011400
 8006474:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8006478:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800647c:	2200      	movs	r2, #0
 800647e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8006482:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8006486:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 800648a:	4642      	mov	r2, r8
 800648c:	464b      	mov	r3, r9
 800648e:	1891      	adds	r1, r2, r2
 8006490:	6239      	str	r1, [r7, #32]
 8006492:	415b      	adcs	r3, r3
 8006494:	627b      	str	r3, [r7, #36]	@ 0x24
 8006496:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800649a:	4641      	mov	r1, r8
 800649c:	1854      	adds	r4, r2, r1
 800649e:	4649      	mov	r1, r9
 80064a0:	eb43 0501 	adc.w	r5, r3, r1
 80064a4:	f04f 0200 	mov.w	r2, #0
 80064a8:	f04f 0300 	mov.w	r3, #0
 80064ac:	00eb      	lsls	r3, r5, #3
 80064ae:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80064b2:	00e2      	lsls	r2, r4, #3
 80064b4:	4614      	mov	r4, r2
 80064b6:	461d      	mov	r5, r3
 80064b8:	4643      	mov	r3, r8
 80064ba:	18e3      	adds	r3, r4, r3
 80064bc:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80064c0:	464b      	mov	r3, r9
 80064c2:	eb45 0303 	adc.w	r3, r5, r3
 80064c6:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80064ca:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80064ce:	685b      	ldr	r3, [r3, #4]
 80064d0:	2200      	movs	r2, #0
 80064d2:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80064d6:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80064da:	f04f 0200 	mov.w	r2, #0
 80064de:	f04f 0300 	mov.w	r3, #0
 80064e2:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 80064e6:	4629      	mov	r1, r5
 80064e8:	008b      	lsls	r3, r1, #2
 80064ea:	4621      	mov	r1, r4
 80064ec:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80064f0:	4621      	mov	r1, r4
 80064f2:	008a      	lsls	r2, r1, #2
 80064f4:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 80064f8:	f7fa fa8c 	bl	8000a14 <__aeabi_uldivmod>
 80064fc:	4602      	mov	r2, r0
 80064fe:	460b      	mov	r3, r1
 8006500:	4b60      	ldr	r3, [pc, #384]	@ (8006684 <UART_SetConfig+0x4e4>)
 8006502:	fba3 2302 	umull	r2, r3, r3, r2
 8006506:	095b      	lsrs	r3, r3, #5
 8006508:	011c      	lsls	r4, r3, #4
 800650a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800650e:	2200      	movs	r2, #0
 8006510:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8006514:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8006518:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 800651c:	4642      	mov	r2, r8
 800651e:	464b      	mov	r3, r9
 8006520:	1891      	adds	r1, r2, r2
 8006522:	61b9      	str	r1, [r7, #24]
 8006524:	415b      	adcs	r3, r3
 8006526:	61fb      	str	r3, [r7, #28]
 8006528:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800652c:	4641      	mov	r1, r8
 800652e:	1851      	adds	r1, r2, r1
 8006530:	6139      	str	r1, [r7, #16]
 8006532:	4649      	mov	r1, r9
 8006534:	414b      	adcs	r3, r1
 8006536:	617b      	str	r3, [r7, #20]
 8006538:	f04f 0200 	mov.w	r2, #0
 800653c:	f04f 0300 	mov.w	r3, #0
 8006540:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8006544:	4659      	mov	r1, fp
 8006546:	00cb      	lsls	r3, r1, #3
 8006548:	4651      	mov	r1, sl
 800654a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800654e:	4651      	mov	r1, sl
 8006550:	00ca      	lsls	r2, r1, #3
 8006552:	4610      	mov	r0, r2
 8006554:	4619      	mov	r1, r3
 8006556:	4603      	mov	r3, r0
 8006558:	4642      	mov	r2, r8
 800655a:	189b      	adds	r3, r3, r2
 800655c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8006560:	464b      	mov	r3, r9
 8006562:	460a      	mov	r2, r1
 8006564:	eb42 0303 	adc.w	r3, r2, r3
 8006568:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800656c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006570:	685b      	ldr	r3, [r3, #4]
 8006572:	2200      	movs	r2, #0
 8006574:	67bb      	str	r3, [r7, #120]	@ 0x78
 8006576:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8006578:	f04f 0200 	mov.w	r2, #0
 800657c:	f04f 0300 	mov.w	r3, #0
 8006580:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8006584:	4649      	mov	r1, r9
 8006586:	008b      	lsls	r3, r1, #2
 8006588:	4641      	mov	r1, r8
 800658a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800658e:	4641      	mov	r1, r8
 8006590:	008a      	lsls	r2, r1, #2
 8006592:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8006596:	f7fa fa3d 	bl	8000a14 <__aeabi_uldivmod>
 800659a:	4602      	mov	r2, r0
 800659c:	460b      	mov	r3, r1
 800659e:	4611      	mov	r1, r2
 80065a0:	4b38      	ldr	r3, [pc, #224]	@ (8006684 <UART_SetConfig+0x4e4>)
 80065a2:	fba3 2301 	umull	r2, r3, r3, r1
 80065a6:	095b      	lsrs	r3, r3, #5
 80065a8:	2264      	movs	r2, #100	@ 0x64
 80065aa:	fb02 f303 	mul.w	r3, r2, r3
 80065ae:	1acb      	subs	r3, r1, r3
 80065b0:	011b      	lsls	r3, r3, #4
 80065b2:	3332      	adds	r3, #50	@ 0x32
 80065b4:	4a33      	ldr	r2, [pc, #204]	@ (8006684 <UART_SetConfig+0x4e4>)
 80065b6:	fba2 2303 	umull	r2, r3, r2, r3
 80065ba:	095b      	lsrs	r3, r3, #5
 80065bc:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80065c0:	441c      	add	r4, r3
 80065c2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80065c6:	2200      	movs	r2, #0
 80065c8:	673b      	str	r3, [r7, #112]	@ 0x70
 80065ca:	677a      	str	r2, [r7, #116]	@ 0x74
 80065cc:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 80065d0:	4642      	mov	r2, r8
 80065d2:	464b      	mov	r3, r9
 80065d4:	1891      	adds	r1, r2, r2
 80065d6:	60b9      	str	r1, [r7, #8]
 80065d8:	415b      	adcs	r3, r3
 80065da:	60fb      	str	r3, [r7, #12]
 80065dc:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80065e0:	4641      	mov	r1, r8
 80065e2:	1851      	adds	r1, r2, r1
 80065e4:	6039      	str	r1, [r7, #0]
 80065e6:	4649      	mov	r1, r9
 80065e8:	414b      	adcs	r3, r1
 80065ea:	607b      	str	r3, [r7, #4]
 80065ec:	f04f 0200 	mov.w	r2, #0
 80065f0:	f04f 0300 	mov.w	r3, #0
 80065f4:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80065f8:	4659      	mov	r1, fp
 80065fa:	00cb      	lsls	r3, r1, #3
 80065fc:	4651      	mov	r1, sl
 80065fe:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006602:	4651      	mov	r1, sl
 8006604:	00ca      	lsls	r2, r1, #3
 8006606:	4610      	mov	r0, r2
 8006608:	4619      	mov	r1, r3
 800660a:	4603      	mov	r3, r0
 800660c:	4642      	mov	r2, r8
 800660e:	189b      	adds	r3, r3, r2
 8006610:	66bb      	str	r3, [r7, #104]	@ 0x68
 8006612:	464b      	mov	r3, r9
 8006614:	460a      	mov	r2, r1
 8006616:	eb42 0303 	adc.w	r3, r2, r3
 800661a:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800661c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006620:	685b      	ldr	r3, [r3, #4]
 8006622:	2200      	movs	r2, #0
 8006624:	663b      	str	r3, [r7, #96]	@ 0x60
 8006626:	667a      	str	r2, [r7, #100]	@ 0x64
 8006628:	f04f 0200 	mov.w	r2, #0
 800662c:	f04f 0300 	mov.w	r3, #0
 8006630:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8006634:	4649      	mov	r1, r9
 8006636:	008b      	lsls	r3, r1, #2
 8006638:	4641      	mov	r1, r8
 800663a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800663e:	4641      	mov	r1, r8
 8006640:	008a      	lsls	r2, r1, #2
 8006642:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8006646:	f7fa f9e5 	bl	8000a14 <__aeabi_uldivmod>
 800664a:	4602      	mov	r2, r0
 800664c:	460b      	mov	r3, r1
 800664e:	4b0d      	ldr	r3, [pc, #52]	@ (8006684 <UART_SetConfig+0x4e4>)
 8006650:	fba3 1302 	umull	r1, r3, r3, r2
 8006654:	095b      	lsrs	r3, r3, #5
 8006656:	2164      	movs	r1, #100	@ 0x64
 8006658:	fb01 f303 	mul.w	r3, r1, r3
 800665c:	1ad3      	subs	r3, r2, r3
 800665e:	011b      	lsls	r3, r3, #4
 8006660:	3332      	adds	r3, #50	@ 0x32
 8006662:	4a08      	ldr	r2, [pc, #32]	@ (8006684 <UART_SetConfig+0x4e4>)
 8006664:	fba2 2303 	umull	r2, r3, r2, r3
 8006668:	095b      	lsrs	r3, r3, #5
 800666a:	f003 020f 	and.w	r2, r3, #15
 800666e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006672:	681b      	ldr	r3, [r3, #0]
 8006674:	4422      	add	r2, r4
 8006676:	609a      	str	r2, [r3, #8]
}
 8006678:	bf00      	nop
 800667a:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 800667e:	46bd      	mov	sp, r7
 8006680:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006684:	51eb851f 	.word	0x51eb851f

08006688 <memset>:
 8006688:	4402      	add	r2, r0
 800668a:	4603      	mov	r3, r0
 800668c:	4293      	cmp	r3, r2
 800668e:	d100      	bne.n	8006692 <memset+0xa>
 8006690:	4770      	bx	lr
 8006692:	f803 1b01 	strb.w	r1, [r3], #1
 8006696:	e7f9      	b.n	800668c <memset+0x4>

08006698 <__libc_init_array>:
 8006698:	b570      	push	{r4, r5, r6, lr}
 800669a:	4d0d      	ldr	r5, [pc, #52]	@ (80066d0 <__libc_init_array+0x38>)
 800669c:	4c0d      	ldr	r4, [pc, #52]	@ (80066d4 <__libc_init_array+0x3c>)
 800669e:	1b64      	subs	r4, r4, r5
 80066a0:	10a4      	asrs	r4, r4, #2
 80066a2:	2600      	movs	r6, #0
 80066a4:	42a6      	cmp	r6, r4
 80066a6:	d109      	bne.n	80066bc <__libc_init_array+0x24>
 80066a8:	4d0b      	ldr	r5, [pc, #44]	@ (80066d8 <__libc_init_array+0x40>)
 80066aa:	4c0c      	ldr	r4, [pc, #48]	@ (80066dc <__libc_init_array+0x44>)
 80066ac:	f000 f818 	bl	80066e0 <_init>
 80066b0:	1b64      	subs	r4, r4, r5
 80066b2:	10a4      	asrs	r4, r4, #2
 80066b4:	2600      	movs	r6, #0
 80066b6:	42a6      	cmp	r6, r4
 80066b8:	d105      	bne.n	80066c6 <__libc_init_array+0x2e>
 80066ba:	bd70      	pop	{r4, r5, r6, pc}
 80066bc:	f855 3b04 	ldr.w	r3, [r5], #4
 80066c0:	4798      	blx	r3
 80066c2:	3601      	adds	r6, #1
 80066c4:	e7ee      	b.n	80066a4 <__libc_init_array+0xc>
 80066c6:	f855 3b04 	ldr.w	r3, [r5], #4
 80066ca:	4798      	blx	r3
 80066cc:	3601      	adds	r6, #1
 80066ce:	e7f2      	b.n	80066b6 <__libc_init_array+0x1e>
 80066d0:	08006718 	.word	0x08006718
 80066d4:	08006718 	.word	0x08006718
 80066d8:	08006718 	.word	0x08006718
 80066dc:	0800671c 	.word	0x0800671c

080066e0 <_init>:
 80066e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80066e2:	bf00      	nop
 80066e4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80066e6:	bc08      	pop	{r3}
 80066e8:	469e      	mov	lr, r3
 80066ea:	4770      	bx	lr

080066ec <_fini>:
 80066ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80066ee:	bf00      	nop
 80066f0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80066f2:	bc08      	pop	{r3}
 80066f4:	469e      	mov	lr, r3
 80066f6:	4770      	bx	lr
