INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 17:09:32 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : histogram
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.011ns  (required time - arrival time)
  Source:                 lsq1/handshake_lsq_lsq1_core/ldq_head_q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            addf0/operator/expDiff_c1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.120ns  (clk rise@5.120ns - clk rise@0.000ns)
  Data Path Delay:        5.147ns  (logic 1.927ns (37.441%)  route 3.220ns (62.559%))
  Logic Levels:           15  (CARRY4=7 LUT3=1 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 5.603 - 5.120 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1720, unset)         0.508     0.508    lsq1/handshake_lsq_lsq1_core/clk
    SLICE_X18Y199        FDCE                                         r  lsq1/handshake_lsq_lsq1_core/ldq_head_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y199        FDCE (Prop_fdce_C_Q)         0.254     0.762 r  lsq1/handshake_lsq_lsq1_core/ldq_head_q_reg[1]/Q
                         net (fo=25, routed)          0.338     1.100    lsq1/handshake_lsq_lsq1_core/ldq_head_q[1]
    SLICE_X19Y198        LUT4 (Prop_lut4_I3_O)        0.043     1.143 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_i_8/O
                         net (fo=1, routed)           0.000     1.143    lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_i_8_n_0
    SLICE_X19Y198        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251     1.394 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.394    lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_3_n_0
    SLICE_X19Y199        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.153     1.547 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_7_q_reg_i_3/O[1]
                         net (fo=5, routed)           0.340     1.887    lsq1/handshake_lsq_lsq1_core/ldq_alloc_7_q_reg_i_3_n_6
    SLICE_X18Y201        LUT3 (Prop_lut3_I1_O)        0.119     2.006 f  lsq1/handshake_lsq_lsq1_core/dataReg[31]_i_7/O
                         net (fo=33, routed)          0.490     2.496    lsq1/handshake_lsq_lsq1_core/dataReg[31]_i_7_n_0
    SLICE_X23Y202        LUT6 (Prop_lut6_I5_O)        0.043     2.539 f  lsq1/handshake_lsq_lsq1_core/dataReg[24]_i_2/O
                         net (fo=3, routed)           0.311     2.850    lsq1/handshake_lsq_lsq1_core/dataReg[24]_i_2_n_0
    SLICE_X23Y204        LUT5 (Prop_lut5_I1_O)        0.043     2.893 f  lsq1/handshake_lsq_lsq1_core/expX_c1[1]_i_3/O
                         net (fo=6, routed)           0.414     3.307    lsq1/handshake_lsq_lsq1_core/dataReg_reg[24]
    SLICE_X21Y204        LUT4 (Prop_lut4_I0_O)        0.043     3.350 f  lsq1/handshake_lsq_lsq1_core/newY_c1[22]_i_7/O
                         net (fo=24, routed)          0.187     3.536    lsq1/handshake_lsq_lsq1_core/newY_c1[22]_i_7_n_0
    SLICE_X23Y203        LUT6 (Prop_lut6_I0_O)        0.043     3.579 r  lsq1/handshake_lsq_lsq1_core/newY_c1[0]_i_3/O
                         net (fo=24, routed)          0.313     3.892    lsq1/handshake_lsq_lsq1_core/dataReg_reg[29]
    SLICE_X24Y204        LUT6 (Prop_lut6_I3_O)        0.043     3.935 r  lsq1/handshake_lsq_lsq1_core/ltOp_carry__1_i_2/O
                         net (fo=1, routed)           0.310     4.245    addf0/operator/ltOp_carry__2_0[2]
    SLICE_X20Y204        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.196     4.441 r  addf0/operator/ltOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.441    addf0/operator/ltOp_carry__1_n_0
    SLICE_X20Y205        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     4.491 r  addf0/operator/ltOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.491    addf0/operator/ltOp_carry__2_n_0
    SLICE_X20Y206        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.122     4.613 r  addf0/operator/ltOp_carry__3/CO[0]
                         net (fo=67, routed)          0.211     4.824    lsq1/handshake_lsq_lsq1_core/CO[0]
    SLICE_X20Y208        LUT6 (Prop_lut6_I5_O)        0.127     4.951 r  lsq1/handshake_lsq_lsq1_core/i__carry_i_3/O
                         net (fo=1, routed)           0.306     5.258    addf0/operator/expDiff_c1_reg[3]_0[1]
    SLICE_X18Y204        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.245     5.503 r  addf0/operator/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     5.503    addf0/operator/_inferred__1/i__carry_n_0
    SLICE_X18Y205        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.152     5.655 r  addf0/operator/_inferred__1/i__carry__0/O[1]
                         net (fo=1, routed)           0.000     5.655    addf0/operator/expDiff_c0[5]
    SLICE_X18Y205        FDRE                                         r  addf0/operator/expDiff_c1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.120     5.120 r  
                                                      0.000     5.120 r  clk (IN)
                         net (fo=1720, unset)         0.483     5.603    addf0/operator/clk
    SLICE_X18Y205        FDRE                                         r  addf0/operator/expDiff_c1_reg[5]/C
                         clock pessimism              0.000     5.603    
                         clock uncertainty           -0.035     5.567    
    SLICE_X18Y205        FDRE (Setup_fdre_C_D)        0.076     5.643    addf0/operator/expDiff_c1_reg[5]
  -------------------------------------------------------------------
                         required time                          5.643    
                         arrival time                          -5.655    
  -------------------------------------------------------------------
                         slack                                 -0.011    




