Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Mon Mar 10 21:56:25 2025
| Host         : LAPTOP-A8S441H4 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file DSP48A1_timing_summary_routed.rpt -pb DSP48A1_timing_summary_routed.pb -rpx DSP48A1_timing_summary_routed.rpx -warn_on_violation
| Design       : DSP48A1
| Device       : 7a200t-ffg1156
| Speed File   : -3  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 174 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 152 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.920        0.000                      0                  125        0.273        0.000                      0                  125        4.500        0.000                       0                   181  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.920        0.000                      0                  125        0.273        0.000                      0                  125        4.500        0.000                       0                   181  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.920ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.273ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.920ns  (required time - arrival time)
  Source:                 OPMODE_REG/stage_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CYO/stage_reg_reg[0]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.900ns  (logic 2.415ns (40.929%)  route 3.485ns (59.071%))
  Logic Levels:           12  (CARRY4=9 LUT4=1 LUT5=2)
  Clock Path Skew:        0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.177ns = ( 14.177 - 10.000 ) 
    Source Clock Delay      (SCD):    4.370ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.371     1.371 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.969    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     3.045 r  CLK_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.325     4.370    OPMODE_REG/CLK
    SLICE_X155Y185       FDRE                                         r  OPMODE_REG/stage_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y185       FDRE (Prop_fdre_C_Q)         0.341     4.711 r  OPMODE_REG/stage_reg_reg[0]/Q
                         net (fo=96, routed)          1.847     6.558    OPMODE_REG/stage_reg_reg_n_0_[0]
    SLICE_X160Y190       LUT5 (Prop_lut5_I2_O)        0.097     6.655 r  OPMODE_REG/stage_reg[27]_i_22/O
                         net (fo=1, routed)           0.000     6.655    OPMODE_REG/outX_mux[20]
    SLICE_X160Y190       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     7.050 r  OPMODE_REG/stage_reg_reg[27]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.050    OPMODE_REG/stage_reg_reg[27]_i_17_n_0
    SLICE_X160Y191       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.139 r  OPMODE_REG/stage_reg_reg[31]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.139    OPMODE_REG/stage_reg_reg[31]_i_17_n_0
    SLICE_X160Y192       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.228 r  OPMODE_REG/stage_reg_reg[35]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.228    OPMODE_REG/stage_reg_reg[35]_i_17_n_0
    SLICE_X160Y193       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.317 r  OPMODE_REG/stage_reg_reg[39]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.317    OPMODE_REG/stage_reg_reg[39]_i_17_n_0
    SLICE_X160Y194       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     7.498 f  OPMODE_REG/stage_reg_reg[43]_i_17/O[2]
                         net (fo=2, routed)           0.581     8.080    OPMODE_REG/Post_addSub_out1[38]
    SLICE_X161Y194       LUT4 (Prop_lut4_I1_O)        0.247     8.327 r  OPMODE_REG/stage_reg[39]_i_2/O
                         net (fo=2, routed)           0.507     8.834    OPMODE_REG/stage_reg[39]_i_2_n_0
    SLICE_X161Y194       LUT5 (Prop_lut5_I4_O)        0.240     9.074 r  OPMODE_REG/stage_reg[39]_i_6/O
                         net (fo=1, routed)           0.000     9.074    OPMODE_REG/stage_reg[39]_i_6_n_0
    SLICE_X161Y194       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     9.373 r  OPMODE_REG/stage_reg_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.373    OPMODE_REG/stage_reg_reg[39]_i_1_n_0
    SLICE_X161Y195       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.462 r  OPMODE_REG/stage_reg_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.462    OPMODE_REG/stage_reg_reg[43]_i_1_n_0
    SLICE_X161Y196       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.551 r  OPMODE_REG/stage_reg_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.551    OPMODE_REG/stage_reg_reg[47]_i_1_n_0
    SLICE_X161Y197       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.170     9.721 r  OPMODE_REG/stage_reg_reg[0]_i_1/O[0]
                         net (fo=2, routed)           0.550    10.271    CYO/O2[0]
    SLICE_X156Y194       FDRE                                         r  CYO/stage_reg_reg[0]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.304    11.304 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.514    12.817    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.889 r  CLK_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.287    14.177    CYO/CLK
    SLICE_X156Y194       FDRE                                         r  CYO/stage_reg_reg[0]_lopt_replica/C
                         clock pessimism              0.215    14.392    
                         clock uncertainty           -0.035    14.357    
    SLICE_X156Y194       FDRE (Setup_fdre_C_D)       -0.166    14.191    CYO/stage_reg_reg[0]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.191    
                         arrival time                         -10.271    
  -------------------------------------------------------------------
                         slack                                  3.920    

Slack (MET) :             4.686ns  (required time - arrival time)
  Source:                 OPMODE_REG/stage_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CYO/stage_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.350ns  (logic 2.415ns (45.136%)  route 2.935ns (54.864%))
  Logic Levels:           12  (CARRY4=9 LUT4=1 LUT5=2)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.178ns = ( 14.178 - 10.000 ) 
    Source Clock Delay      (SCD):    4.370ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.371     1.371 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.969    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     3.045 r  CLK_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.325     4.370    OPMODE_REG/CLK
    SLICE_X155Y185       FDRE                                         r  OPMODE_REG/stage_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y185       FDRE (Prop_fdre_C_Q)         0.341     4.711 r  OPMODE_REG/stage_reg_reg[0]/Q
                         net (fo=96, routed)          1.847     6.558    OPMODE_REG/stage_reg_reg_n_0_[0]
    SLICE_X160Y190       LUT5 (Prop_lut5_I2_O)        0.097     6.655 r  OPMODE_REG/stage_reg[27]_i_22/O
                         net (fo=1, routed)           0.000     6.655    OPMODE_REG/outX_mux[20]
    SLICE_X160Y190       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     7.050 r  OPMODE_REG/stage_reg_reg[27]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.050    OPMODE_REG/stage_reg_reg[27]_i_17_n_0
    SLICE_X160Y191       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.139 r  OPMODE_REG/stage_reg_reg[31]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.139    OPMODE_REG/stage_reg_reg[31]_i_17_n_0
    SLICE_X160Y192       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.228 r  OPMODE_REG/stage_reg_reg[35]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.228    OPMODE_REG/stage_reg_reg[35]_i_17_n_0
    SLICE_X160Y193       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.317 r  OPMODE_REG/stage_reg_reg[39]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.317    OPMODE_REG/stage_reg_reg[39]_i_17_n_0
    SLICE_X160Y194       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     7.498 f  OPMODE_REG/stage_reg_reg[43]_i_17/O[2]
                         net (fo=2, routed)           0.581     8.080    OPMODE_REG/Post_addSub_out1[38]
    SLICE_X161Y194       LUT4 (Prop_lut4_I1_O)        0.247     8.327 r  OPMODE_REG/stage_reg[39]_i_2/O
                         net (fo=2, routed)           0.507     8.834    OPMODE_REG/stage_reg[39]_i_2_n_0
    SLICE_X161Y194       LUT5 (Prop_lut5_I4_O)        0.240     9.074 r  OPMODE_REG/stage_reg[39]_i_6/O
                         net (fo=1, routed)           0.000     9.074    OPMODE_REG/stage_reg[39]_i_6_n_0
    SLICE_X161Y194       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     9.373 r  OPMODE_REG/stage_reg_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.373    OPMODE_REG/stage_reg_reg[39]_i_1_n_0
    SLICE_X161Y195       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.462 r  OPMODE_REG/stage_reg_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.462    OPMODE_REG/stage_reg_reg[43]_i_1_n_0
    SLICE_X161Y196       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.551 r  OPMODE_REG/stage_reg_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.551    OPMODE_REG/stage_reg_reg[47]_i_1_n_0
    SLICE_X161Y197       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.170     9.721 r  OPMODE_REG/stage_reg_reg[0]_i_1/O[0]
                         net (fo=2, routed)           0.000     9.721    CYO/O2[0]
    SLICE_X161Y197       FDRE                                         r  CYO/stage_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.304    11.304 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.514    12.817    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.889 r  CLK_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.288    14.178    CYO/CLK
    SLICE_X161Y197       FDRE                                         r  CYO/stage_reg_reg[0]/C
                         clock pessimism              0.215    14.393    
                         clock uncertainty           -0.035    14.358    
    SLICE_X161Y197       FDRE (Setup_fdre_C_D)        0.049    14.407    CYO/stage_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         14.407    
                         arrival time                          -9.721    
  -------------------------------------------------------------------
                         slack                                  4.686    

Slack (MET) :             4.718ns  (required time - arrival time)
  Source:                 OPMODE_REG/stage_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P_REG/stage_reg_reg[47]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.325ns  (logic 2.390ns (44.879%)  route 2.935ns (55.121%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT5=2)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.178ns = ( 14.178 - 10.000 ) 
    Source Clock Delay      (SCD):    4.370ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.371     1.371 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.969    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     3.045 r  CLK_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.325     4.370    OPMODE_REG/CLK
    SLICE_X155Y185       FDRE                                         r  OPMODE_REG/stage_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y185       FDRE (Prop_fdre_C_Q)         0.341     4.711 r  OPMODE_REG/stage_reg_reg[0]/Q
                         net (fo=96, routed)          1.847     6.558    OPMODE_REG/stage_reg_reg_n_0_[0]
    SLICE_X160Y190       LUT5 (Prop_lut5_I2_O)        0.097     6.655 r  OPMODE_REG/stage_reg[27]_i_22/O
                         net (fo=1, routed)           0.000     6.655    OPMODE_REG/outX_mux[20]
    SLICE_X160Y190       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     7.050 r  OPMODE_REG/stage_reg_reg[27]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.050    OPMODE_REG/stage_reg_reg[27]_i_17_n_0
    SLICE_X160Y191       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.139 r  OPMODE_REG/stage_reg_reg[31]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.139    OPMODE_REG/stage_reg_reg[31]_i_17_n_0
    SLICE_X160Y192       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.228 r  OPMODE_REG/stage_reg_reg[35]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.228    OPMODE_REG/stage_reg_reg[35]_i_17_n_0
    SLICE_X160Y193       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.317 r  OPMODE_REG/stage_reg_reg[39]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.317    OPMODE_REG/stage_reg_reg[39]_i_17_n_0
    SLICE_X160Y194       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     7.498 f  OPMODE_REG/stage_reg_reg[43]_i_17/O[2]
                         net (fo=2, routed)           0.581     8.080    OPMODE_REG/Post_addSub_out1[38]
    SLICE_X161Y194       LUT4 (Prop_lut4_I1_O)        0.247     8.327 r  OPMODE_REG/stage_reg[39]_i_2/O
                         net (fo=2, routed)           0.507     8.834    OPMODE_REG/stage_reg[39]_i_2_n_0
    SLICE_X161Y194       LUT5 (Prop_lut5_I4_O)        0.240     9.074 r  OPMODE_REG/stage_reg[39]_i_6/O
                         net (fo=1, routed)           0.000     9.074    OPMODE_REG/stage_reg[39]_i_6_n_0
    SLICE_X161Y194       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     9.373 r  OPMODE_REG/stage_reg_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.373    OPMODE_REG/stage_reg_reg[39]_i_1_n_0
    SLICE_X161Y195       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.462 r  OPMODE_REG/stage_reg_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.462    OPMODE_REG/stage_reg_reg[43]_i_1_n_0
    SLICE_X161Y196       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     9.696 r  OPMODE_REG/stage_reg_reg[47]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.696    P_REG/D[47]
    SLICE_X161Y196       FDRE                                         r  P_REG/stage_reg_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.304    11.304 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.514    12.817    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.889 r  CLK_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.288    14.178    P_REG/CLK
    SLICE_X161Y196       FDRE                                         r  P_REG/stage_reg_reg[47]/C
                         clock pessimism              0.215    14.393    
                         clock uncertainty           -0.035    14.358    
    SLICE_X161Y196       FDRE (Setup_fdre_C_D)        0.056    14.414    P_REG/stage_reg_reg[47]
  -------------------------------------------------------------------
                         required time                         14.414    
                         arrival time                          -9.696    
  -------------------------------------------------------------------
                         slack                                  4.718    

Slack (MET) :             4.722ns  (required time - arrival time)
  Source:                 OPMODE_REG/stage_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P_REG/stage_reg_reg[45]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.321ns  (logic 2.386ns (44.837%)  route 2.935ns (55.163%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT5=2)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.178ns = ( 14.178 - 10.000 ) 
    Source Clock Delay      (SCD):    4.370ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.371     1.371 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.969    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     3.045 r  CLK_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.325     4.370    OPMODE_REG/CLK
    SLICE_X155Y185       FDRE                                         r  OPMODE_REG/stage_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y185       FDRE (Prop_fdre_C_Q)         0.341     4.711 r  OPMODE_REG/stage_reg_reg[0]/Q
                         net (fo=96, routed)          1.847     6.558    OPMODE_REG/stage_reg_reg_n_0_[0]
    SLICE_X160Y190       LUT5 (Prop_lut5_I2_O)        0.097     6.655 r  OPMODE_REG/stage_reg[27]_i_22/O
                         net (fo=1, routed)           0.000     6.655    OPMODE_REG/outX_mux[20]
    SLICE_X160Y190       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     7.050 r  OPMODE_REG/stage_reg_reg[27]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.050    OPMODE_REG/stage_reg_reg[27]_i_17_n_0
    SLICE_X160Y191       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.139 r  OPMODE_REG/stage_reg_reg[31]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.139    OPMODE_REG/stage_reg_reg[31]_i_17_n_0
    SLICE_X160Y192       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.228 r  OPMODE_REG/stage_reg_reg[35]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.228    OPMODE_REG/stage_reg_reg[35]_i_17_n_0
    SLICE_X160Y193       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.317 r  OPMODE_REG/stage_reg_reg[39]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.317    OPMODE_REG/stage_reg_reg[39]_i_17_n_0
    SLICE_X160Y194       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     7.498 f  OPMODE_REG/stage_reg_reg[43]_i_17/O[2]
                         net (fo=2, routed)           0.581     8.080    OPMODE_REG/Post_addSub_out1[38]
    SLICE_X161Y194       LUT4 (Prop_lut4_I1_O)        0.247     8.327 r  OPMODE_REG/stage_reg[39]_i_2/O
                         net (fo=2, routed)           0.507     8.834    OPMODE_REG/stage_reg[39]_i_2_n_0
    SLICE_X161Y194       LUT5 (Prop_lut5_I4_O)        0.240     9.074 r  OPMODE_REG/stage_reg[39]_i_6/O
                         net (fo=1, routed)           0.000     9.074    OPMODE_REG/stage_reg[39]_i_6_n_0
    SLICE_X161Y194       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     9.373 r  OPMODE_REG/stage_reg_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.373    OPMODE_REG/stage_reg_reg[39]_i_1_n_0
    SLICE_X161Y195       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.462 r  OPMODE_REG/stage_reg_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.462    OPMODE_REG/stage_reg_reg[43]_i_1_n_0
    SLICE_X161Y196       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     9.692 r  OPMODE_REG/stage_reg_reg[47]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.692    P_REG/D[45]
    SLICE_X161Y196       FDRE                                         r  P_REG/stage_reg_reg[45]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.304    11.304 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.514    12.817    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.889 r  CLK_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.288    14.178    P_REG/CLK
    SLICE_X161Y196       FDRE                                         r  P_REG/stage_reg_reg[45]/C
                         clock pessimism              0.215    14.393    
                         clock uncertainty           -0.035    14.358    
    SLICE_X161Y196       FDRE (Setup_fdre_C_D)        0.056    14.414    P_REG/stage_reg_reg[45]
  -------------------------------------------------------------------
                         required time                         14.414    
                         arrival time                          -9.692    
  -------------------------------------------------------------------
                         slack                                  4.722    

Slack (MET) :             4.771ns  (required time - arrival time)
  Source:                 OPMODE_REG/stage_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P_REG/stage_reg_reg[46]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.272ns  (logic 2.337ns (44.325%)  route 2.935ns (55.675%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT5=2)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.178ns = ( 14.178 - 10.000 ) 
    Source Clock Delay      (SCD):    4.370ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.371     1.371 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.969    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     3.045 r  CLK_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.325     4.370    OPMODE_REG/CLK
    SLICE_X155Y185       FDRE                                         r  OPMODE_REG/stage_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y185       FDRE (Prop_fdre_C_Q)         0.341     4.711 r  OPMODE_REG/stage_reg_reg[0]/Q
                         net (fo=96, routed)          1.847     6.558    OPMODE_REG/stage_reg_reg_n_0_[0]
    SLICE_X160Y190       LUT5 (Prop_lut5_I2_O)        0.097     6.655 r  OPMODE_REG/stage_reg[27]_i_22/O
                         net (fo=1, routed)           0.000     6.655    OPMODE_REG/outX_mux[20]
    SLICE_X160Y190       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     7.050 r  OPMODE_REG/stage_reg_reg[27]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.050    OPMODE_REG/stage_reg_reg[27]_i_17_n_0
    SLICE_X160Y191       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.139 r  OPMODE_REG/stage_reg_reg[31]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.139    OPMODE_REG/stage_reg_reg[31]_i_17_n_0
    SLICE_X160Y192       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.228 r  OPMODE_REG/stage_reg_reg[35]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.228    OPMODE_REG/stage_reg_reg[35]_i_17_n_0
    SLICE_X160Y193       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.317 r  OPMODE_REG/stage_reg_reg[39]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.317    OPMODE_REG/stage_reg_reg[39]_i_17_n_0
    SLICE_X160Y194       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     7.498 f  OPMODE_REG/stage_reg_reg[43]_i_17/O[2]
                         net (fo=2, routed)           0.581     8.080    OPMODE_REG/Post_addSub_out1[38]
    SLICE_X161Y194       LUT4 (Prop_lut4_I1_O)        0.247     8.327 r  OPMODE_REG/stage_reg[39]_i_2/O
                         net (fo=2, routed)           0.507     8.834    OPMODE_REG/stage_reg[39]_i_2_n_0
    SLICE_X161Y194       LUT5 (Prop_lut5_I4_O)        0.240     9.074 r  OPMODE_REG/stage_reg[39]_i_6/O
                         net (fo=1, routed)           0.000     9.074    OPMODE_REG/stage_reg[39]_i_6_n_0
    SLICE_X161Y194       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     9.373 r  OPMODE_REG/stage_reg_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.373    OPMODE_REG/stage_reg_reg[39]_i_1_n_0
    SLICE_X161Y195       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.462 r  OPMODE_REG/stage_reg_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.462    OPMODE_REG/stage_reg_reg[43]_i_1_n_0
    SLICE_X161Y196       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     9.643 r  OPMODE_REG/stage_reg_reg[47]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.643    P_REG/D[46]
    SLICE_X161Y196       FDRE                                         r  P_REG/stage_reg_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.304    11.304 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.514    12.817    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.889 r  CLK_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.288    14.178    P_REG/CLK
    SLICE_X161Y196       FDRE                                         r  P_REG/stage_reg_reg[46]/C
                         clock pessimism              0.215    14.393    
                         clock uncertainty           -0.035    14.358    
    SLICE_X161Y196       FDRE (Setup_fdre_C_D)        0.056    14.414    P_REG/stage_reg_reg[46]
  -------------------------------------------------------------------
                         required time                         14.414    
                         arrival time                          -9.643    
  -------------------------------------------------------------------
                         slack                                  4.771    

Slack (MET) :             4.793ns  (required time - arrival time)
  Source:                 OPMODE_REG/stage_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P_REG/stage_reg_reg[44]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.250ns  (logic 2.315ns (44.092%)  route 2.935ns (55.908%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT5=2)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.178ns = ( 14.178 - 10.000 ) 
    Source Clock Delay      (SCD):    4.370ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.371     1.371 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.969    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     3.045 r  CLK_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.325     4.370    OPMODE_REG/CLK
    SLICE_X155Y185       FDRE                                         r  OPMODE_REG/stage_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y185       FDRE (Prop_fdre_C_Q)         0.341     4.711 r  OPMODE_REG/stage_reg_reg[0]/Q
                         net (fo=96, routed)          1.847     6.558    OPMODE_REG/stage_reg_reg_n_0_[0]
    SLICE_X160Y190       LUT5 (Prop_lut5_I2_O)        0.097     6.655 r  OPMODE_REG/stage_reg[27]_i_22/O
                         net (fo=1, routed)           0.000     6.655    OPMODE_REG/outX_mux[20]
    SLICE_X160Y190       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     7.050 r  OPMODE_REG/stage_reg_reg[27]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.050    OPMODE_REG/stage_reg_reg[27]_i_17_n_0
    SLICE_X160Y191       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.139 r  OPMODE_REG/stage_reg_reg[31]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.139    OPMODE_REG/stage_reg_reg[31]_i_17_n_0
    SLICE_X160Y192       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.228 r  OPMODE_REG/stage_reg_reg[35]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.228    OPMODE_REG/stage_reg_reg[35]_i_17_n_0
    SLICE_X160Y193       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.317 r  OPMODE_REG/stage_reg_reg[39]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.317    OPMODE_REG/stage_reg_reg[39]_i_17_n_0
    SLICE_X160Y194       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     7.498 f  OPMODE_REG/stage_reg_reg[43]_i_17/O[2]
                         net (fo=2, routed)           0.581     8.080    OPMODE_REG/Post_addSub_out1[38]
    SLICE_X161Y194       LUT4 (Prop_lut4_I1_O)        0.247     8.327 r  OPMODE_REG/stage_reg[39]_i_2/O
                         net (fo=2, routed)           0.507     8.834    OPMODE_REG/stage_reg[39]_i_2_n_0
    SLICE_X161Y194       LUT5 (Prop_lut5_I4_O)        0.240     9.074 r  OPMODE_REG/stage_reg[39]_i_6/O
                         net (fo=1, routed)           0.000     9.074    OPMODE_REG/stage_reg[39]_i_6_n_0
    SLICE_X161Y194       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     9.373 r  OPMODE_REG/stage_reg_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.373    OPMODE_REG/stage_reg_reg[39]_i_1_n_0
    SLICE_X161Y195       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.462 r  OPMODE_REG/stage_reg_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.462    OPMODE_REG/stage_reg_reg[43]_i_1_n_0
    SLICE_X161Y196       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     9.621 r  OPMODE_REG/stage_reg_reg[47]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.621    P_REG/D[44]
    SLICE_X161Y196       FDRE                                         r  P_REG/stage_reg_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.304    11.304 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.514    12.817    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.889 r  CLK_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.288    14.178    P_REG/CLK
    SLICE_X161Y196       FDRE                                         r  P_REG/stage_reg_reg[44]/C
                         clock pessimism              0.215    14.393    
                         clock uncertainty           -0.035    14.358    
    SLICE_X161Y196       FDRE (Setup_fdre_C_D)        0.056    14.414    P_REG/stage_reg_reg[44]
  -------------------------------------------------------------------
                         required time                         14.414    
                         arrival time                          -9.621    
  -------------------------------------------------------------------
                         slack                                  4.793    

Slack (MET) :             4.807ns  (required time - arrival time)
  Source:                 OPMODE_REG/stage_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P_REG/stage_reg_reg[43]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.236ns  (logic 2.301ns (43.942%)  route 2.935ns (56.058%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=2)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.178ns = ( 14.178 - 10.000 ) 
    Source Clock Delay      (SCD):    4.370ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.371     1.371 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.969    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     3.045 r  CLK_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.325     4.370    OPMODE_REG/CLK
    SLICE_X155Y185       FDRE                                         r  OPMODE_REG/stage_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y185       FDRE (Prop_fdre_C_Q)         0.341     4.711 r  OPMODE_REG/stage_reg_reg[0]/Q
                         net (fo=96, routed)          1.847     6.558    OPMODE_REG/stage_reg_reg_n_0_[0]
    SLICE_X160Y190       LUT5 (Prop_lut5_I2_O)        0.097     6.655 r  OPMODE_REG/stage_reg[27]_i_22/O
                         net (fo=1, routed)           0.000     6.655    OPMODE_REG/outX_mux[20]
    SLICE_X160Y190       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     7.050 r  OPMODE_REG/stage_reg_reg[27]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.050    OPMODE_REG/stage_reg_reg[27]_i_17_n_0
    SLICE_X160Y191       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.139 r  OPMODE_REG/stage_reg_reg[31]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.139    OPMODE_REG/stage_reg_reg[31]_i_17_n_0
    SLICE_X160Y192       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.228 r  OPMODE_REG/stage_reg_reg[35]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.228    OPMODE_REG/stage_reg_reg[35]_i_17_n_0
    SLICE_X160Y193       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.317 r  OPMODE_REG/stage_reg_reg[39]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.317    OPMODE_REG/stage_reg_reg[39]_i_17_n_0
    SLICE_X160Y194       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     7.498 f  OPMODE_REG/stage_reg_reg[43]_i_17/O[2]
                         net (fo=2, routed)           0.581     8.080    OPMODE_REG/Post_addSub_out1[38]
    SLICE_X161Y194       LUT4 (Prop_lut4_I1_O)        0.247     8.327 r  OPMODE_REG/stage_reg[39]_i_2/O
                         net (fo=2, routed)           0.507     8.834    OPMODE_REG/stage_reg[39]_i_2_n_0
    SLICE_X161Y194       LUT5 (Prop_lut5_I4_O)        0.240     9.074 r  OPMODE_REG/stage_reg[39]_i_6/O
                         net (fo=1, routed)           0.000     9.074    OPMODE_REG/stage_reg[39]_i_6_n_0
    SLICE_X161Y194       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     9.373 r  OPMODE_REG/stage_reg_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.373    OPMODE_REG/stage_reg_reg[39]_i_1_n_0
    SLICE_X161Y195       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     9.607 r  OPMODE_REG/stage_reg_reg[43]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.607    P_REG/D[43]
    SLICE_X161Y195       FDRE                                         r  P_REG/stage_reg_reg[43]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.304    11.304 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.514    12.817    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.889 r  CLK_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.288    14.178    P_REG/CLK
    SLICE_X161Y195       FDRE                                         r  P_REG/stage_reg_reg[43]/C
                         clock pessimism              0.215    14.393    
                         clock uncertainty           -0.035    14.358    
    SLICE_X161Y195       FDRE (Setup_fdre_C_D)        0.056    14.414    P_REG/stage_reg_reg[43]
  -------------------------------------------------------------------
                         required time                         14.414    
                         arrival time                          -9.607    
  -------------------------------------------------------------------
                         slack                                  4.807    

Slack (MET) :             4.811ns  (required time - arrival time)
  Source:                 OPMODE_REG/stage_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P_REG/stage_reg_reg[41]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.232ns  (logic 2.297ns (43.899%)  route 2.935ns (56.101%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=2)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.178ns = ( 14.178 - 10.000 ) 
    Source Clock Delay      (SCD):    4.370ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.371     1.371 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.969    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     3.045 r  CLK_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.325     4.370    OPMODE_REG/CLK
    SLICE_X155Y185       FDRE                                         r  OPMODE_REG/stage_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y185       FDRE (Prop_fdre_C_Q)         0.341     4.711 r  OPMODE_REG/stage_reg_reg[0]/Q
                         net (fo=96, routed)          1.847     6.558    OPMODE_REG/stage_reg_reg_n_0_[0]
    SLICE_X160Y190       LUT5 (Prop_lut5_I2_O)        0.097     6.655 r  OPMODE_REG/stage_reg[27]_i_22/O
                         net (fo=1, routed)           0.000     6.655    OPMODE_REG/outX_mux[20]
    SLICE_X160Y190       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     7.050 r  OPMODE_REG/stage_reg_reg[27]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.050    OPMODE_REG/stage_reg_reg[27]_i_17_n_0
    SLICE_X160Y191       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.139 r  OPMODE_REG/stage_reg_reg[31]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.139    OPMODE_REG/stage_reg_reg[31]_i_17_n_0
    SLICE_X160Y192       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.228 r  OPMODE_REG/stage_reg_reg[35]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.228    OPMODE_REG/stage_reg_reg[35]_i_17_n_0
    SLICE_X160Y193       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.317 r  OPMODE_REG/stage_reg_reg[39]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.317    OPMODE_REG/stage_reg_reg[39]_i_17_n_0
    SLICE_X160Y194       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     7.498 f  OPMODE_REG/stage_reg_reg[43]_i_17/O[2]
                         net (fo=2, routed)           0.581     8.080    OPMODE_REG/Post_addSub_out1[38]
    SLICE_X161Y194       LUT4 (Prop_lut4_I1_O)        0.247     8.327 r  OPMODE_REG/stage_reg[39]_i_2/O
                         net (fo=2, routed)           0.507     8.834    OPMODE_REG/stage_reg[39]_i_2_n_0
    SLICE_X161Y194       LUT5 (Prop_lut5_I4_O)        0.240     9.074 r  OPMODE_REG/stage_reg[39]_i_6/O
                         net (fo=1, routed)           0.000     9.074    OPMODE_REG/stage_reg[39]_i_6_n_0
    SLICE_X161Y194       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     9.373 r  OPMODE_REG/stage_reg_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.373    OPMODE_REG/stage_reg_reg[39]_i_1_n_0
    SLICE_X161Y195       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     9.603 r  OPMODE_REG/stage_reg_reg[43]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.603    P_REG/D[41]
    SLICE_X161Y195       FDRE                                         r  P_REG/stage_reg_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.304    11.304 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.514    12.817    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.889 r  CLK_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.288    14.178    P_REG/CLK
    SLICE_X161Y195       FDRE                                         r  P_REG/stage_reg_reg[41]/C
                         clock pessimism              0.215    14.393    
                         clock uncertainty           -0.035    14.358    
    SLICE_X161Y195       FDRE (Setup_fdre_C_D)        0.056    14.414    P_REG/stage_reg_reg[41]
  -------------------------------------------------------------------
                         required time                         14.414    
                         arrival time                          -9.603    
  -------------------------------------------------------------------
                         slack                                  4.811    

Slack (MET) :             4.860ns  (required time - arrival time)
  Source:                 OPMODE_REG/stage_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P_REG/stage_reg_reg[42]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.183ns  (logic 2.248ns (43.369%)  route 2.935ns (56.631%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=2)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.178ns = ( 14.178 - 10.000 ) 
    Source Clock Delay      (SCD):    4.370ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.371     1.371 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.969    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     3.045 r  CLK_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.325     4.370    OPMODE_REG/CLK
    SLICE_X155Y185       FDRE                                         r  OPMODE_REG/stage_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y185       FDRE (Prop_fdre_C_Q)         0.341     4.711 r  OPMODE_REG/stage_reg_reg[0]/Q
                         net (fo=96, routed)          1.847     6.558    OPMODE_REG/stage_reg_reg_n_0_[0]
    SLICE_X160Y190       LUT5 (Prop_lut5_I2_O)        0.097     6.655 r  OPMODE_REG/stage_reg[27]_i_22/O
                         net (fo=1, routed)           0.000     6.655    OPMODE_REG/outX_mux[20]
    SLICE_X160Y190       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     7.050 r  OPMODE_REG/stage_reg_reg[27]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.050    OPMODE_REG/stage_reg_reg[27]_i_17_n_0
    SLICE_X160Y191       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.139 r  OPMODE_REG/stage_reg_reg[31]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.139    OPMODE_REG/stage_reg_reg[31]_i_17_n_0
    SLICE_X160Y192       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.228 r  OPMODE_REG/stage_reg_reg[35]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.228    OPMODE_REG/stage_reg_reg[35]_i_17_n_0
    SLICE_X160Y193       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.317 r  OPMODE_REG/stage_reg_reg[39]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.317    OPMODE_REG/stage_reg_reg[39]_i_17_n_0
    SLICE_X160Y194       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     7.498 f  OPMODE_REG/stage_reg_reg[43]_i_17/O[2]
                         net (fo=2, routed)           0.581     8.080    OPMODE_REG/Post_addSub_out1[38]
    SLICE_X161Y194       LUT4 (Prop_lut4_I1_O)        0.247     8.327 r  OPMODE_REG/stage_reg[39]_i_2/O
                         net (fo=2, routed)           0.507     8.834    OPMODE_REG/stage_reg[39]_i_2_n_0
    SLICE_X161Y194       LUT5 (Prop_lut5_I4_O)        0.240     9.074 r  OPMODE_REG/stage_reg[39]_i_6/O
                         net (fo=1, routed)           0.000     9.074    OPMODE_REG/stage_reg[39]_i_6_n_0
    SLICE_X161Y194       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     9.373 r  OPMODE_REG/stage_reg_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.373    OPMODE_REG/stage_reg_reg[39]_i_1_n_0
    SLICE_X161Y195       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     9.554 r  OPMODE_REG/stage_reg_reg[43]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.554    P_REG/D[42]
    SLICE_X161Y195       FDRE                                         r  P_REG/stage_reg_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.304    11.304 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.514    12.817    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.889 r  CLK_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.288    14.178    P_REG/CLK
    SLICE_X161Y195       FDRE                                         r  P_REG/stage_reg_reg[42]/C
                         clock pessimism              0.215    14.393    
                         clock uncertainty           -0.035    14.358    
    SLICE_X161Y195       FDRE (Setup_fdre_C_D)        0.056    14.414    P_REG/stage_reg_reg[42]
  -------------------------------------------------------------------
                         required time                         14.414    
                         arrival time                          -9.554    
  -------------------------------------------------------------------
                         slack                                  4.860    

Slack (MET) :             4.882ns  (required time - arrival time)
  Source:                 OPMODE_REG/stage_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P_REG/stage_reg_reg[40]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.161ns  (logic 2.226ns (43.127%)  route 2.935ns (56.873%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=2)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.178ns = ( 14.178 - 10.000 ) 
    Source Clock Delay      (SCD):    4.370ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.371     1.371 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.969    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     3.045 r  CLK_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.325     4.370    OPMODE_REG/CLK
    SLICE_X155Y185       FDRE                                         r  OPMODE_REG/stage_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y185       FDRE (Prop_fdre_C_Q)         0.341     4.711 r  OPMODE_REG/stage_reg_reg[0]/Q
                         net (fo=96, routed)          1.847     6.558    OPMODE_REG/stage_reg_reg_n_0_[0]
    SLICE_X160Y190       LUT5 (Prop_lut5_I2_O)        0.097     6.655 r  OPMODE_REG/stage_reg[27]_i_22/O
                         net (fo=1, routed)           0.000     6.655    OPMODE_REG/outX_mux[20]
    SLICE_X160Y190       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     7.050 r  OPMODE_REG/stage_reg_reg[27]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.050    OPMODE_REG/stage_reg_reg[27]_i_17_n_0
    SLICE_X160Y191       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.139 r  OPMODE_REG/stage_reg_reg[31]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.139    OPMODE_REG/stage_reg_reg[31]_i_17_n_0
    SLICE_X160Y192       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.228 r  OPMODE_REG/stage_reg_reg[35]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.228    OPMODE_REG/stage_reg_reg[35]_i_17_n_0
    SLICE_X160Y193       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.317 r  OPMODE_REG/stage_reg_reg[39]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.317    OPMODE_REG/stage_reg_reg[39]_i_17_n_0
    SLICE_X160Y194       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     7.498 f  OPMODE_REG/stage_reg_reg[43]_i_17/O[2]
                         net (fo=2, routed)           0.581     8.080    OPMODE_REG/Post_addSub_out1[38]
    SLICE_X161Y194       LUT4 (Prop_lut4_I1_O)        0.247     8.327 r  OPMODE_REG/stage_reg[39]_i_2/O
                         net (fo=2, routed)           0.507     8.834    OPMODE_REG/stage_reg[39]_i_2_n_0
    SLICE_X161Y194       LUT5 (Prop_lut5_I4_O)        0.240     9.074 r  OPMODE_REG/stage_reg[39]_i_6/O
                         net (fo=1, routed)           0.000     9.074    OPMODE_REG/stage_reg[39]_i_6_n_0
    SLICE_X161Y194       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     9.373 r  OPMODE_REG/stage_reg_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.373    OPMODE_REG/stage_reg_reg[39]_i_1_n_0
    SLICE_X161Y195       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     9.532 r  OPMODE_REG/stage_reg_reg[43]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.532    P_REG/D[40]
    SLICE_X161Y195       FDRE                                         r  P_REG/stage_reg_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.304    11.304 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.514    12.817    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.889 r  CLK_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.288    14.178    P_REG/CLK
    SLICE_X161Y195       FDRE                                         r  P_REG/stage_reg_reg[40]/C
                         clock pessimism              0.215    14.393    
                         clock uncertainty           -0.035    14.358    
    SLICE_X161Y195       FDRE (Setup_fdre_C_D)        0.056    14.414    P_REG/stage_reg_reg[40]
  -------------------------------------------------------------------
                         required time                         14.414    
                         arrival time                          -9.532    
  -------------------------------------------------------------------
                         slack                                  4.882    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 CYI/stage_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CYI/stage_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.186ns (51.166%)  route 0.178ns (48.834%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.154ns
    Source Clock Delay      (SCD):    1.633ns
    Clock Pessimism Removal (CPR):    0.521ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.291     0.291 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.967    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.993 r  CLK_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.641     1.633    CYI/CLK
    SLICE_X159Y185       FDRE                                         r  CYI/stage_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y185       FDRE (Prop_fdre_C_Q)         0.141     1.774 r  CYI/stage_reg_reg[0]/Q
                         net (fo=5, routed)           0.178     1.952    CYI/stage_reg
    SLICE_X159Y185       LUT4 (Prop_lut4_I0_O)        0.045     1.997 r  CYI/stage_reg[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.997    CYI/stage_reg[0]_i_1__0_n_0
    SLICE_X159Y185       FDRE                                         r  CYI/stage_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.479     0.479 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.213    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.242 r  CLK_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.912     2.154    CYI/CLK
    SLICE_X159Y185       FDRE                                         r  CYI/stage_reg_reg[0]/C
                         clock pessimism             -0.521     1.633    
    SLICE_X159Y185       FDRE (Hold_fdre_C_D)         0.091     1.724    CYI/stage_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.724    
                         arrival time                           1.997    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.450ns  (arrival time - required time)
  Source:                 B1_REG/stage_reg_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P_REG/stage_reg_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.595ns  (logic 0.301ns (50.612%)  route 0.294ns (49.388%))
  Logic Levels:           3  (CARRY4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.158ns
    Source Clock Delay      (SCD):    1.635ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.291     0.291 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.967    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.993 r  CLK_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.643     1.635    B1_REG/CLK
    SLICE_X157Y189       FDRE                                         r  B1_REG/stage_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y189       FDRE (Prop_fdre_C_Q)         0.141     1.776 r  B1_REG/stage_reg_reg[16]/Q
                         net (fo=2, routed)           0.104     1.880    OPMODE_REG/O3[16]
    SLICE_X159Y189       LUT6 (Prop_lut6_I4_O)        0.045     1.925 r  OPMODE_REG/stage_reg[19]_i_15/O
                         net (fo=2, routed)           0.190     2.115    OPMODE_REG/p_1_in__0[16]
    SLICE_X161Y189       LUT5 (Prop_lut5_I3_O)        0.045     2.160 r  OPMODE_REG/stage_reg[19]_i_9/O
                         net (fo=1, routed)           0.000     2.160    OPMODE_REG/stage_reg[19]_i_9_n_0
    SLICE_X161Y189       CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.230 r  OPMODE_REG/stage_reg_reg[19]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.230    P_REG/D[16]
    SLICE_X161Y189       FDRE                                         r  P_REG/stage_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.479     0.479 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.213    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.242 r  CLK_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.916     2.158    P_REG/CLK
    SLICE_X161Y189       FDRE                                         r  P_REG/stage_reg_reg[16]/C
                         clock pessimism             -0.483     1.675    
    SLICE_X161Y189       FDRE (Hold_fdre_C_D)         0.105     1.780    P_REG/stage_reg_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.780    
                         arrival time                           2.230    
  -------------------------------------------------------------------
                         slack                                  0.450    

Slack (MET) :             0.460ns  (arrival time - required time)
  Source:                 CYI/stage_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P_REG/stage_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.604ns  (logic 0.256ns (42.363%)  route 0.348ns (57.637%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.155ns
    Source Clock Delay      (SCD):    1.633ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.291     0.291 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.967    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.993 r  CLK_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.641     1.633    CYI/CLK
    SLICE_X159Y185       FDRE                                         r  CYI/stage_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y185       FDRE (Prop_fdre_C_Q)         0.141     1.774 r  CYI/stage_reg_reg[0]/Q
                         net (fo=5, routed)           0.348     2.123    OPMODE_REG/stage_reg
    SLICE_X161Y185       LUT5 (Prop_lut5_I2_O)        0.045     2.168 r  OPMODE_REG/stage_reg[3]_i_8/O
                         net (fo=1, routed)           0.000     2.168    OPMODE_REG/stage_reg[3]_i_8_n_0
    SLICE_X161Y185       CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.238 r  OPMODE_REG/stage_reg_reg[3]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.238    P_REG/D[0]
    SLICE_X161Y185       FDRE                                         r  P_REG/stage_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.479     0.479 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.213    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.242 r  CLK_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.913     2.155    P_REG/CLK
    SLICE_X161Y185       FDRE                                         r  P_REG/stage_reg_reg[0]/C
                         clock pessimism             -0.483     1.672    
    SLICE_X161Y185       FDRE (Hold_fdre_C_D)         0.105     1.777    P_REG/stage_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.777    
                         arrival time                           2.238    
  -------------------------------------------------------------------
                         slack                                  0.460    

Slack (MET) :             0.486ns  (arrival time - required time)
  Source:                 B1_REG/stage_reg_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P_REG/stage_reg_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.631ns  (logic 0.337ns (53.431%)  route 0.294ns (46.569%))
  Logic Levels:           3  (CARRY4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.158ns
    Source Clock Delay      (SCD):    1.635ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.291     0.291 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.967    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.993 r  CLK_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.643     1.635    B1_REG/CLK
    SLICE_X157Y189       FDRE                                         r  B1_REG/stage_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y189       FDRE (Prop_fdre_C_Q)         0.141     1.776 r  B1_REG/stage_reg_reg[16]/Q
                         net (fo=2, routed)           0.104     1.880    OPMODE_REG/O3[16]
    SLICE_X159Y189       LUT6 (Prop_lut6_I4_O)        0.045     1.925 r  OPMODE_REG/stage_reg[19]_i_15/O
                         net (fo=2, routed)           0.190     2.115    OPMODE_REG/p_1_in__0[16]
    SLICE_X161Y189       LUT5 (Prop_lut5_I3_O)        0.045     2.160 r  OPMODE_REG/stage_reg[19]_i_9/O
                         net (fo=1, routed)           0.000     2.160    OPMODE_REG/stage_reg[19]_i_9_n_0
    SLICE_X161Y189       CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106     2.266 r  OPMODE_REG/stage_reg_reg[19]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.266    P_REG/D[17]
    SLICE_X161Y189       FDRE                                         r  P_REG/stage_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.479     0.479 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.213    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.242 r  CLK_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.916     2.158    P_REG/CLK
    SLICE_X161Y189       FDRE                                         r  P_REG/stage_reg_reg[17]/C
                         clock pessimism             -0.483     1.675    
    SLICE_X161Y189       FDRE (Hold_fdre_C_D)         0.105     1.780    P_REG/stage_reg_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.780    
                         arrival time                           2.266    
  -------------------------------------------------------------------
                         slack                                  0.486    

Slack (MET) :             0.496ns  (arrival time - required time)
  Source:                 CYI/stage_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P_REG/stage_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.640ns  (logic 0.292ns (45.603%)  route 0.348ns (54.397%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.155ns
    Source Clock Delay      (SCD):    1.633ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.291     0.291 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.967    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.993 r  CLK_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.641     1.633    CYI/CLK
    SLICE_X159Y185       FDRE                                         r  CYI/stage_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y185       FDRE (Prop_fdre_C_Q)         0.141     1.774 r  CYI/stage_reg_reg[0]/Q
                         net (fo=5, routed)           0.348     2.123    OPMODE_REG/stage_reg
    SLICE_X161Y185       LUT5 (Prop_lut5_I2_O)        0.045     2.168 r  OPMODE_REG/stage_reg[3]_i_8/O
                         net (fo=1, routed)           0.000     2.168    OPMODE_REG/stage_reg[3]_i_8_n_0
    SLICE_X161Y185       CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106     2.274 r  OPMODE_REG/stage_reg_reg[3]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.274    P_REG/D[1]
    SLICE_X161Y185       FDRE                                         r  P_REG/stage_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.479     0.479 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.213    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.242 r  CLK_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.913     2.155    P_REG/CLK
    SLICE_X161Y185       FDRE                                         r  P_REG/stage_reg_reg[1]/C
                         clock pessimism             -0.483     1.672    
    SLICE_X161Y185       FDRE (Hold_fdre_C_D)         0.105     1.777    P_REG/stage_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.777    
                         arrival time                           2.274    
  -------------------------------------------------------------------
                         slack                                  0.496    

Slack (MET) :             0.520ns  (arrival time - required time)
  Source:                 A1_REG/stage_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P_REG/stage_reg_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.664ns  (logic 0.294ns (44.276%)  route 0.370ns (55.724%))
  Logic Levels:           3  (CARRY4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.158ns
    Source Clock Delay      (SCD):    1.636ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.291     0.291 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.967    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.993 r  CLK_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.644     1.636    A1_REG/CLK
    SLICE_X157Y190       FDRE                                         r  A1_REG/stage_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y190       FDRE (Prop_fdre_C_Q)         0.141     1.777 r  A1_REG/stage_reg_reg[1]/Q
                         net (fo=2, routed)           0.101     1.879    OPMODE_REG/stage_reg_reg[1]_0
    SLICE_X159Y189       LUT6 (Prop_lut6_I4_O)        0.045     1.924 r  OPMODE_REG/stage_reg[23]_i_18/O
                         net (fo=2, routed)           0.269     2.192    OPMODE_REG/p_1_in__0[19]
    SLICE_X161Y189       LUT5 (Prop_lut5_I3_O)        0.045     2.237 r  OPMODE_REG/stage_reg[19]_i_6/O
                         net (fo=1, routed)           0.000     2.237    OPMODE_REG/stage_reg[19]_i_6_n_0
    SLICE_X161Y189       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     2.300 r  OPMODE_REG/stage_reg_reg[19]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.300    P_REG/D[19]
    SLICE_X161Y189       FDRE                                         r  P_REG/stage_reg_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.479     0.479 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.213    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.242 r  CLK_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.916     2.158    P_REG/CLK
    SLICE_X161Y189       FDRE                                         r  P_REG/stage_reg_reg[19]/C
                         clock pessimism             -0.483     1.675    
    SLICE_X161Y189       FDRE (Hold_fdre_C_D)         0.105     1.780    P_REG/stage_reg_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.780    
                         arrival time                           2.300    
  -------------------------------------------------------------------
                         slack                                  0.520    

Slack (MET) :             0.526ns  (arrival time - required time)
  Source:                 B1_REG/stage_reg_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P_REG/stage_reg_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.671ns  (logic 0.377ns (56.209%)  route 0.294ns (43.791%))
  Logic Levels:           3  (CARRY4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.158ns
    Source Clock Delay      (SCD):    1.635ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.291     0.291 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.967    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.993 r  CLK_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.643     1.635    B1_REG/CLK
    SLICE_X157Y189       FDRE                                         r  B1_REG/stage_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y189       FDRE (Prop_fdre_C_Q)         0.141     1.776 r  B1_REG/stage_reg_reg[16]/Q
                         net (fo=2, routed)           0.104     1.880    OPMODE_REG/O3[16]
    SLICE_X159Y189       LUT6 (Prop_lut6_I4_O)        0.045     1.925 r  OPMODE_REG/stage_reg[19]_i_15/O
                         net (fo=2, routed)           0.190     2.115    OPMODE_REG/p_1_in__0[16]
    SLICE_X161Y189       LUT5 (Prop_lut5_I3_O)        0.045     2.160 r  OPMODE_REG/stage_reg[19]_i_9/O
                         net (fo=1, routed)           0.000     2.160    OPMODE_REG/stage_reg[19]_i_9_n_0
    SLICE_X161Y189       CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.146     2.306 r  OPMODE_REG/stage_reg_reg[19]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.306    P_REG/D[18]
    SLICE_X161Y189       FDRE                                         r  P_REG/stage_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.479     0.479 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.213    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.242 r  CLK_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.916     2.158    P_REG/CLK
    SLICE_X161Y189       FDRE                                         r  P_REG/stage_reg_reg[18]/C
                         clock pessimism             -0.483     1.675    
    SLICE_X161Y189       FDRE (Hold_fdre_C_D)         0.105     1.780    P_REG/stage_reg_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.780    
                         arrival time                           2.306    
  -------------------------------------------------------------------
                         slack                                  0.526    

Slack (MET) :             0.536ns  (arrival time - required time)
  Source:                 CYI/stage_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P_REG/stage_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.680ns  (logic 0.332ns (48.802%)  route 0.348ns (51.198%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.155ns
    Source Clock Delay      (SCD):    1.633ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.291     0.291 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.967    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.993 r  CLK_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.641     1.633    CYI/CLK
    SLICE_X159Y185       FDRE                                         r  CYI/stage_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y185       FDRE (Prop_fdre_C_Q)         0.141     1.774 r  CYI/stage_reg_reg[0]/Q
                         net (fo=5, routed)           0.348     2.123    OPMODE_REG/stage_reg
    SLICE_X161Y185       LUT5 (Prop_lut5_I2_O)        0.045     2.168 r  OPMODE_REG/stage_reg[3]_i_8/O
                         net (fo=1, routed)           0.000     2.168    OPMODE_REG/stage_reg[3]_i_8_n_0
    SLICE_X161Y185       CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.146     2.314 r  OPMODE_REG/stage_reg_reg[3]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.314    P_REG/D[2]
    SLICE_X161Y185       FDRE                                         r  P_REG/stage_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.479     0.479 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.213    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.242 r  CLK_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.913     2.155    P_REG/CLK
    SLICE_X161Y185       FDRE                                         r  P_REG/stage_reg_reg[2]/C
                         clock pessimism             -0.483     1.672    
    SLICE_X161Y185       FDRE (Hold_fdre_C_D)         0.105     1.777    P_REG/stage_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.777    
                         arrival time                           2.314    
  -------------------------------------------------------------------
                         slack                                  0.536    

Slack (MET) :             0.552ns  (arrival time - required time)
  Source:                 B1_REG/stage_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P_REG/stage_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.696ns  (logic 0.301ns (43.227%)  route 0.395ns (56.773%))
  Logic Levels:           3  (CARRY4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.156ns
    Source Clock Delay      (SCD):    1.634ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.291     0.291 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.967    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.993 r  CLK_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.642     1.634    B1_REG/CLK
    SLICE_X156Y187       FDRE                                         r  B1_REG/stage_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y187       FDRE (Prop_fdre_C_Q)         0.141     1.775 r  B1_REG/stage_reg_reg[8]/Q
                         net (fo=2, routed)           0.273     2.049    OPMODE_REG/O3[8]
    SLICE_X162Y187       LUT6 (Prop_lut6_I4_O)        0.045     2.094 r  OPMODE_REG/stage_reg[11]_i_15/O
                         net (fo=2, routed)           0.122     2.216    OPMODE_REG/p_1_in__0[8]
    SLICE_X161Y187       LUT5 (Prop_lut5_I3_O)        0.045     2.261 r  OPMODE_REG/stage_reg[11]_i_9/O
                         net (fo=1, routed)           0.000     2.261    OPMODE_REG/stage_reg[11]_i_9_n_0
    SLICE_X161Y187       CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.331 r  OPMODE_REG/stage_reg_reg[11]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.331    P_REG/D[8]
    SLICE_X161Y187       FDRE                                         r  P_REG/stage_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.479     0.479 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.213    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.242 r  CLK_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.914     2.156    P_REG/CLK
    SLICE_X161Y187       FDRE                                         r  P_REG/stage_reg_reg[8]/C
                         clock pessimism             -0.483     1.673    
    SLICE_X161Y187       FDRE (Hold_fdre_C_D)         0.105     1.778    P_REG/stage_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.778    
                         arrival time                           2.331    
  -------------------------------------------------------------------
                         slack                                  0.552    

Slack (MET) :             0.554ns  (arrival time - required time)
  Source:                 C_REG/stage_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P_REG/stage_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.701ns  (logic 0.296ns (42.226%)  route 0.405ns (57.774%))
  Logic Levels:           3  (CARRY4=1 LUT5=2)
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.155ns
    Source Clock Delay      (SCD):    1.630ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.291     0.291 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.967    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.993 r  CLK_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.638     1.630    C_REG/CLK
    SLICE_X156Y181       FDRE                                         r  C_REG/stage_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y181       FDRE (Prop_fdre_C_Q)         0.141     1.771 r  C_REG/stage_reg_reg[5]/Q
                         net (fo=1, routed)           0.131     1.903    OPMODE_REG/stage_reg_reg[47][5]
    SLICE_X158Y181       LUT5 (Prop_lut5_I0_O)        0.045     1.948 r  OPMODE_REG/stage_reg[7]_i_12/O
                         net (fo=2, routed)           0.274     2.221    OPMODE_REG/outZ_mux[5]
    SLICE_X161Y186       LUT5 (Prop_lut5_I0_O)        0.045     2.266 r  OPMODE_REG/stage_reg[7]_i_8/O
                         net (fo=1, routed)           0.000     2.266    OPMODE_REG/stage_reg[7]_i_8_n_0
    SLICE_X161Y186       CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     2.331 r  OPMODE_REG/stage_reg_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.331    P_REG/D[5]
    SLICE_X161Y186       FDRE                                         r  P_REG/stage_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.479     0.479 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.213    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.242 r  CLK_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.913     2.155    P_REG/CLK
    SLICE_X161Y186       FDRE                                         r  P_REG/stage_reg_reg[5]/C
                         clock pessimism             -0.483     1.672    
    SLICE_X161Y186       FDRE (Hold_fdre_C_D)         0.105     1.777    P_REG/stage_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.777    
                         arrival time                           2.331    
  -------------------------------------------------------------------
                         slack                                  0.554    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     DSP48E1/CLK  n/a            2.863         10.000      7.137      DSP48_X8Y76     inM_reg/CLK
Min Period        n/a     BUFG/I       n/a            1.592         10.000      8.408      BUFGCTRL_X0Y0   CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X152Y189  A1_REG/stage_reg_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X156Y193  A1_REG/stage_reg_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X156Y193  A1_REG/stage_reg_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X156Y193  A1_REG/stage_reg_reg[12]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X157Y192  A1_REG/stage_reg_reg[13]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X157Y192  A1_REG/stage_reg_reg[14]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X157Y192  A1_REG/stage_reg_reg[15]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X157Y192  A1_REG/stage_reg_reg[16]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X157Y181  C_REG/stage_reg_reg[3]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X156Y181  C_REG/stage_reg_reg[4]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X156Y181  C_REG/stage_reg_reg[5]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X156Y181  C_REG/stage_reg_reg[6]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X156Y181  C_REG/stage_reg_reg[8]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X156Y193  A1_REG/stage_reg_reg[10]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X156Y193  A1_REG/stage_reg_reg[11]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X156Y193  A1_REG/stage_reg_reg[12]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X157Y192  A1_REG/stage_reg_reg[13]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X157Y192  A1_REG/stage_reg_reg[14]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X152Y189  A1_REG/stage_reg_reg[0]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X156Y193  A1_REG/stage_reg_reg[10]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X156Y193  A1_REG/stage_reg_reg[11]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X156Y193  A1_REG/stage_reg_reg[12]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X157Y192  A1_REG/stage_reg_reg[13]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X157Y192  A1_REG/stage_reg_reg[14]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X157Y192  A1_REG/stage_reg_reg[15]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X157Y192  A1_REG/stage_reg_reg[16]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X157Y190  A1_REG/stage_reg_reg[1]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X157Y190  A1_REG/stage_reg_reg[4]/C



