// Seed: 2338592369
module module_0;
  assign id_1 = id_1[1'b0];
  assign module_3.id_6 = 0;
endmodule
module module_1 (
    id_1
);
  output wire id_1;
  assign id_1 = "";
  module_0 modCall_1 ();
endmodule
module module_2 (
    output supply1 id_0,
    input tri id_1,
    input tri0 id_2
);
  module_0 modCall_1 ();
  id_4(
      1
  );
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  tri id_5, id_6, id_7 = 1;
  module_0 modCall_1 ();
  assign id_4 = 1;
  nor primCall (id_1, id_5, id_6, id_7);
endmodule
