Release 11.1 - xst L.33 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.20 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.20 secs
 
--> Reading design: top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "top"
Output Format                      : NGC
Target Device                      : xc3s50an-4-tqg144

---- Source Options
Top Module Name                    : top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : lut
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : YES
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : YES
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Library Search Order               : top.lso
Keep Hierarchy                     : NO
Netlist Hierarchy                  : as_optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "ipcore_dir/dual_port_ram1024.v" in library work
Compiling verilog file "../src/data_proc.v" in library work
Module <dual_port_ram1024> compiled
Compiling verilog file "../src/cmos_ctrl.v" in library work
Module <data_proc> compiled
Compiling verilog file "clock_gene.v" in library work
Module <cmos_ctrl> compiled
Compiling verilog file "../src/top.v" in library work
Module <clock_gene> compiled
Module <top> compiled
No errors in compilation
Analysis of file <"top.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <top> in library <work>.

Analyzing hierarchy for module <clock_gene> in library <work>.

Analyzing hierarchy for module <cmos_ctrl> in library <work> with parameters.
	COL_PARTA = "0"
	COL_PARTB = "1"
	FALSE = "0"
	MODE_IMAGE = "0"
	TRUE = "1"

Analyzing hierarchy for module <data_proc> in library <work> with parameters.
	FPGA_REG_ADDR = "00010010"
	FPGA_SLAVE_ADDR = "01000001"
	PIC_TRANSFER = "01010110"
	POINT_DETECT = "01111000"


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <top>.
Module <top> is correct for synthesis.
 
Analyzing module <clock_gene> in library <work>.
Module <clock_gene> is correct for synthesis.
 
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <CLKIN_IBUFG_INST> in unit <clock_gene>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <CLKIN_IBUFG_INST> in unit <clock_gene>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <CLKIN_IBUFG_INST> in unit <clock_gene>.
    Set user-defined property "CLKDV_DIVIDE =  16.0000000000000000" for instance <DCM_SP_INST> in unit <clock_gene>.
    Set user-defined property "CLKFX_DIVIDE =  4" for instance <DCM_SP_INST> in unit <clock_gene>.
    Set user-defined property "CLKFX_MULTIPLY =  2" for instance <DCM_SP_INST> in unit <clock_gene>.
    Set user-defined property "CLKIN_DIVIDE_BY_2 =  FALSE" for instance <DCM_SP_INST> in unit <clock_gene>.
    Set user-defined property "CLKIN_PERIOD =  20.8329999999999980" for instance <DCM_SP_INST> in unit <clock_gene>.
    Set user-defined property "CLKOUT_PHASE_SHIFT =  NONE" for instance <DCM_SP_INST> in unit <clock_gene>.
    Set user-defined property "CLK_FEEDBACK =  1X" for instance <DCM_SP_INST> in unit <clock_gene>.
    Set user-defined property "DESKEW_ADJUST =  SYSTEM_SYNCHRONOUS" for instance <DCM_SP_INST> in unit <clock_gene>.
    Set user-defined property "DFS_FREQUENCY_MODE =  LOW" for instance <DCM_SP_INST> in unit <clock_gene>.
    Set user-defined property "DLL_FREQUENCY_MODE =  LOW" for instance <DCM_SP_INST> in unit <clock_gene>.
    Set user-defined property "DSS_MODE =  NONE" for instance <DCM_SP_INST> in unit <clock_gene>.
    Set user-defined property "DUTY_CYCLE_CORRECTION =  TRUE" for instance <DCM_SP_INST> in unit <clock_gene>.
    Set user-defined property "FACTORY_JF =  C080" for instance <DCM_SP_INST> in unit <clock_gene>.
    Set user-defined property "PHASE_SHIFT =  0" for instance <DCM_SP_INST> in unit <clock_gene>.
    Set user-defined property "STARTUP_WAIT =  FALSE" for instance <DCM_SP_INST> in unit <clock_gene>.
Analyzing module <cmos_ctrl> in library <work>.
	COL_PARTA = 1'b0
	COL_PARTB = 1'b1
	FALSE = 1'b0
	MODE_IMAGE = 1'b0
	TRUE = 1'b1
Module <cmos_ctrl> is correct for synthesis.
 
Analyzing module <data_proc> in library <work>.
	FPGA_REG_ADDR = 8'b00010010
	FPGA_SLAVE_ADDR = 8'b01000001
	PIC_TRANSFER = 8'b01010110
	POINT_DETECT = 8'b01111000
Module <data_proc> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <data_proc>.
    Related source file is "../src/data_proc.v".
WARNING:Xst:646 - Signal <work_mode> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 8-bit tristate buffer for signal <mcu_data>.
    Found 3-bit up counter for signal <spot_info_addr>.
    Found 1-bit register for signal <mcu_rd_clk_pre>.
    Found 1-bit register for signal <mcu_rd_clk_r>.
    Found 1-bit register for signal <mcu_rd_en_r>.
    Found 1-bit register for signal <mcu_wr_en_r>.
    Found 10-bit up counter for signal <rd_addr_pic_tr>.
    Summary:
	inferred   2 Counter(s).
	inferred   4 D-type flip-flop(s).
	inferred   8 Tristate(s).
Unit <data_proc> synthesized.


Synthesizing Unit <clock_gene>.
    Related source file is "clock_gene.v".
Unit <clock_gene> synthesized.


Synthesizing Unit <cmos_ctrl>.
    Related source file is "../src/cmos_ctrl.v".
WARNING:Xst:647 - Input <nRst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <mode_sw> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <rd_out2> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <rd_out1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <psum_m> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <psum_l> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <frame_start>.
    Found 1-bit register for signal <column_start>.
    Found 1-bit register for signal <clk03_r>.
    Found 1-bit register for signal <clk24_r>.
    Found 10-bit up counter for signal <col_cnt>.
    Found 1-bit register for signal <col_sel>.
    Found 16-bit up counter for signal <hlight_pix_cnt>.
    Found 16-bit register for signal <hlight_pix_cnt_r>.
    Found 1-bit register for signal <hsync_r>.
    Found 1-bit register for signal <rd_en_r>.
    Found 10-bit up counter for signal <row_cnt>.
    Found 8-bit 8-to-1 multiplexer for signal <spot_info_data>.
    Found 1-bit register for signal <spot_info_sel>.
    Found 1-bit register for signal <vsync_r>.
    Found 11-bit up counter for signal <wr_addr>.
    Found 8-bit register for signal <wr_din>.
    Found 24-bit up accumulator for signal <xcoordinate_sum>.
    Found 8-bit comparator greater for signal <xcoordinate_sum$cmp_gt0000> created at line 244.
    Found 24-bit register for signal <xcoordinate_sum_r>.
    Found 24-bit up accumulator for signal <ycoordinate_sum>.
    Found 24-bit register for signal <ycoordinate_sum_r>.
    Summary:
	inferred   4 Counter(s).
	inferred   2 Accumulator(s).
	inferred  81 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   8 Multiplexer(s).
Unit <cmos_ctrl> synthesized.


Synthesizing Unit <top>.
    Related source file is "../src/top.v".
WARNING:Xst:1306 - Output <led<2:1>> is never assigned.
WARNING:Xst:646 - Signal <dmc_lock> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <dcm_lock> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <CLK_03MHZ> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <top> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                                             : 6
 10-bit up counter                                     : 3
 11-bit up counter                                     : 1
 16-bit up counter                                     : 1
 3-bit up counter                                      : 1
# Accumulators                                         : 2
 24-bit up accumulator                                 : 2
# Registers                                            : 17
 1-bit register                                        : 13
 16-bit register                                       : 1
 24-bit register                                       : 2
 8-bit register                                        : 1
# Comparators                                          : 1
 8-bit comparator greater                              : 1
# Multiplexers                                         : 1
 8-bit 8-to-1 multiplexer                              : 1
# Tristates                                            : 1
 8-bit tristate buffer                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 6
 10-bit up counter                                     : 3
 11-bit up counter                                     : 1
 16-bit up counter                                     : 1
 3-bit up counter                                      : 1
# Accumulators                                         : 2
 24-bit up accumulator                                 : 2
# Registers                                            : 85
 Flip-Flops                                            : 85
# Comparators                                          : 1
 8-bit comparator greater                              : 1
# Multiplexers                                         : 1
 8-bit 8-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2146 - In block <data_proc>, Counter <rd_addr_pic_tr> <spot_info_addr> are equivalent, XST will keep only <rd_addr_pic_tr>.

Optimizing unit <top> ...

Optimizing unit <cmos_ctrl> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block top, actual ratio is 18.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 190
 Flip-Flops                                            : 190

=========================================================================

=========================================================================
*                           Partition Report                             *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : top.ngr
Top Level Output File Name         : top
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : NO

Design Statistics
# IOs                              : 34

Cell Usage :
# BELS                             : 403
#      GND                         : 1
#      INV                         : 9
#      LUT1                        : 80
#      LUT2                        : 30
#      LUT3                        : 44
#      LUT3_D                      : 1
#      LUT4                        : 1
#      LUT4_D                      : 1
#      MUXCY                       : 98
#      MUXF5                       : 24
#      MUXF6                       : 8
#      VCC                         : 1
#      XORCY                       : 105
# FlipFlops/Latches                : 190
#      FD                          : 17
#      FDE                         : 64
#      FDRE                        : 106
#      FDSE                        : 3
# Clock Buffers                    : 4
#      BUFG                        : 4
# IO Buffers                       : 31
#      IBUF                        : 16
#      IBUFG                       : 1
#      OBUF                        : 6
#      OBUFT                       : 8
# DCMs                             : 1
#      DCM_SP                      : 1
# Others                           : 2
#      dual_port_ram1024           : 2
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s50antqg144-4 

 Number of Slices:                      140  out of    704    19%  
 Number of Slice Flip Flops:            190  out of   1408    13%  
 Number of 4 input LUTs:                166  out of   1408    11%  
 Number of IOs:                          34
 Number of bonded IOBs:                  31  out of    108    28%  
 Number of GCLKs:                         4  out of     24    16%  
 Number of DCMs:                          1  out of      2    50%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+---------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)           | Load  |
-----------------------------------+---------------------------------+-------+
clk                                | clock_gene_ins/DCM_SP_INST:CLK2X| 190   |
-----------------------------------+---------------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 11.128ns (Maximum Frequency: 89.863MHz)
   Minimum input arrival time before clock: 5.075ns
   Maximum output required time after clock: 8.428ns
   Maximum combinational path delay: 6.359ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 11.128ns (frequency: 89.863MHz)
  Total number of paths / destination ports: 2610 / 454
-------------------------------------------------------------------------
Delay:               5.564ns (Levels of Logic = 3)
  Source:            cmos_ctrl_ins/wr_din_0 (FF)
  Destination:       cmos_ctrl_ins/xcoordinate_sum_23 (FF)
  Source Clock:      clk rising 2.0X
  Destination Clock: clk rising 2.0X

  Data Path: cmos_ctrl_ins/wr_din_0 to cmos_ctrl_ins/xcoordinate_sum_23
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.591   0.563  cmos_ctrl_ins/wr_din_0 (cmos_ctrl_ins/wr_din_0)
     LUT4:I0->O            1   0.648   0.423  cmos_ctrl_ins/xcoordinate_sum_and000011_SW0 (N24)
     LUT4_D:I3->O          2   0.648   0.479  cmos_ctrl_ins/xcoordinate_sum_and000011 (cmos_ctrl_ins/xcoordinate_sum_and000011)
     LUT3:I2->O           24   0.648   1.252  cmos_ctrl_ins/xcoordinate_sum_and000028_1 (cmos_ctrl_ins/xcoordinate_sum_and000028)
     FDRE:CE                   0.312          cmos_ctrl_ins/xcoordinate_sum_0
    ----------------------------------------
    Total                      5.564ns (2.847ns logic, 2.717ns route)
                                       (51.2% logic, 48.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 253 / 253
-------------------------------------------------------------------------
Offset:              5.075ns (Levels of Logic = 3)
  Source:            cmos_hsync (PAD)
  Destination:       cmos_ctrl_ins/ycoordinate_sum_23 (FF)
  Destination Clock: clk rising 2.0X

  Data Path: cmos_hsync to cmos_ctrl_ins/ycoordinate_sum_23
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             5   0.849   0.776  cmos_hsync_IBUF (cmos_hsync_IBUF)
     LUT3_D:I0->O          2   0.648   0.590  cmos_ctrl_ins/xcoordinate_sum_and000026 (cmos_ctrl_ins/xcoordinate_sum_and000026)
     LUT3:I0->O           24   0.648   1.252  cmos_ctrl_ins/xcoordinate_sum_and000028 (cmos_ctrl_ins/xcoordinate_sum_and0000)
     FDRE:CE                   0.312          cmos_ctrl_ins/ycoordinate_sum_0
    ----------------------------------------
    Total                      5.075ns (2.457ns logic, 2.618ns route)
                                       (48.4% logic, 51.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 210 / 72
-------------------------------------------------------------------------
Offset:              8.428ns (Levels of Logic = 5)
  Source:            data_proc_ins/rd_addr_pic_tr_0 (FF)
  Destination:       mcu_data<7> (PAD)
  Source Clock:      clk rising 2.0X

  Data Path: data_proc_ins/rd_addr_pic_tr_0 to mcu_data<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            33   0.591   1.406  data_proc_ins/rd_addr_pic_tr_0 (data_proc_ins/rd_addr_pic_tr_0)
     LUT3:I0->O            1   0.648   0.000  cmos_ctrl_ins/Mmux_spot_info_data_4 (cmos_ctrl_ins/Mmux_spot_info_data_4)
     MUXF5:I1->O           1   0.276   0.000  cmos_ctrl_ins/Mmux_spot_info_data_3_f5 (cmos_ctrl_ins/Mmux_spot_info_data_3_f5)
     MUXF6:I1->O           1   0.291   0.000  cmos_ctrl_ins/Mmux_spot_info_data_2_f6 (cmos_ctrl_ins/spot_info_data<0>)
     MUXF5:I1->O           1   0.276   0.420  cmos_ctrl_ins/rd_dout<0>_f5 (ram_rd_dout<0>)
     OBUFT:I->O                4.520          mcu_data_0_OBUFT (mcu_data<0>)
    ----------------------------------------
    Total                      8.428ns (6.602ns logic, 1.826ns route)
                                       (78.3% logic, 21.7% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 22 / 14
-------------------------------------------------------------------------
Delay:               6.359ns (Levels of Logic = 3)
  Source:            cmos_ctrl_ins/dual_port_ram1024_ins2:doutb<7> (PAD)
  Destination:       mcu_data<7> (PAD)

  Data Path: cmos_ctrl_ins/dual_port_ram1024_ins2:doutb<7> to mcu_data<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    dual_port_ram1024:doutb<7>    1   0.000   0.500  cmos_ctrl_ins/dual_port_ram1024_ins2 (cmos_ctrl_ins/rd_dout2<7>)
     LUT3:I1->O            1   0.643   0.000  cmos_ctrl_ins/rd_dout<7>1 (cmos_ctrl_ins/rd_dout<7>)
     MUXF5:I0->O           1   0.276   0.420  cmos_ctrl_ins/rd_dout<7>_f5 (ram_rd_dout<7>)
     OBUFT:I->O                4.520          mcu_data_7_OBUFT (mcu_data<7>)
    ----------------------------------------
    Total                      6.359ns (5.439ns logic, 0.920ns route)
                                       (85.5% logic, 14.5% route)

=========================================================================


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 5.06 secs
 
--> 

Total memory usage is 156772 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   11 (   0 filtered)
Number of infos    :    1 (   0 filtered)

                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      