% !TEX root = ../Thesis.tex
\section*{List of Abbreviations}
\addcontentsline{toc}{section}{List of Abbreviations}

\small
\renewcommand{\arraystretch}{1.15}

\begin{longtable}{p{2.4cm} p{5.2cm} p{2.4cm} p{5.2cm}}
\toprule
\textbf{Abbreviation} & \textbf{Description} &
\textbf{Abbreviation} & \textbf{Description} \\
\midrule
\endfirsthead

\toprule
\textbf{Abbreviation} & \textbf{Description} &
\textbf{Abbreviation} & \textbf{Description} \\
\midrule
\endhead

ADAS & Advanced Driver Assistance Systems &
AI & Artificial Intelligence \\

ANN & Approximate Nearest Neighbor &
API & Application Programming Interface \\

ASIC & Application-Specific Integrated Circuit &
AVL & Application Vector Length \\

AVX & Advanced Vector Extensions &
AXI & Advanced eXtensible Interface \\

BERT & Bidirectional Encoder Representations from Transformers &
CHI & Coherent Hub Interface \\

CLINT & Core-Local Interrupt Controller &
CNN & Convolutional Neural Network \\

CPU & Central Processing Unit &
CSR & Control and Status Register \\

CUDA & Compute Unified Device Architecture &
CV32E40X & CORE-V 32-bit Embedded Processor 40X \\

CVA6 & CORE-V Application-class 64-bit Processor &
DMA & Direct Memory Access \\

DNN & Deep Neural Network &
DP & Double Precision \\

DPI & Direct Programming Interface &
DSP & Digital Signal Processing \\

ELF & Executable and Linkable Format &
ELEN & Element Length \\

FD-SOI & Fully Depleted Silicon On Insulator &
FFT & Fast Fourier Transform \\

FIR & Finite Impulse Response &
FLOPS & Floating-Point Operations Per Second \\

FMA & Fused Multiply-Add &
FO4 & Fan-Out of 4 \\

FP16 & 16-bit Floating Point &
FP32 & 32-bit Floating Point \\

FP64 & 64-bit Floating Point &
FPGA & Field-Programmable Gate Array \\

FPU & Floating-Point Unit &
GCC & GNU Compiler Collection \\

GDB & GNU Debugger &
GELU & Gaussian Error Linear Unit \\

GEMM & General Matrix Multiply &
GFLOPS & Giga Floating-Point Operations Per Second \\

GPT & Generative Pre-trained Transformer &
GPU & Graphics Processing Unit \\

HPC & High-Performance Computing &
HNSW & Hierarchical Navigable Small World \\

ID & Instruction Decode &
IEEE & Institute of Electrical and Electronics Engineers \\

IF & Instruction Fetch &
IIR & Infinite Impulse Response \\

INT8 & 8-bit Integer &
INT16 & 16-bit Integer \\

INT32 & 32-bit Integer &
INT64 & 64-bit Integer \\

IoU & Intersection over Union &
ISA & Instruction Set Architecture \\

ISS & Instruction Set Simulator &
IVFFLAT & Inverted File Flat \\

IVFPQ & Inverted File Product Quantization &
LLVM & Low Level Virtual Machine \\

LMUL & Length Multiplier &
LRU & Least Recently Used \\

LUT & Look-Up Table &
M1 & LMUL = 1 \\

M2 & LMUL = 2 &
M4 & LMUL = 4 \\

M8 & LMUL = 8 &
MAC & Multiply-Accumulate \\

MASKU & Mask Unit &
MCP & Model Context Protocol \\

MNIST & Modified National Institute of Standards and Technology &
NEON & Advanced SIMD Extension (ARM) \\

NMS & Non-Maximum Suppression &
OCR & Optical Character Recognition \\

ONNX & Open Neural Network Exchange &
OpenCL & Open Computing Language \\

OVI & Open Virtual Interface &
PCIe & Peripheral Component Interconnect Express \\

PLIC & Platform-Level Interrupt Controller &
PPA & Power, Performance, and Area \\

QEMU & Quick Emulator &
ReLU & Rectified Linear Unit \\

RISC-V & Reduced Instruction Set Computer â€“ Five &
RTL & Register Transfer Level \\

RVV & RISC-V Vector Extension &
RVV64 & RISC-V Vector Extension 64-bit \\

SEW & Selected Element Width &
SIMD & Single Instruction, Multiple Data \\

SLDU & Slide Unit &
SNR & Signal-to-Noise Ratio \\

SRAM & Static Random-Access Memory &
SVG & Scalable Vector Graphics \\

TLM & Transaction-Level Modeling &
TSVC & Test Suite for Vectorizing Compilers \\

UVM & Universal Verification Methodology &
VALU & Vector Arithmetic Logic Unit \\

VELEM & Vector Element Unit &
VEU & Vector Execution Unit \\

VFPU & Vector Floating-Point Unit &
VLA & Vector-Length Agnostic \\

VLEN & Vector Length &
VLS & Vector Length Specific \\

VLSU & Vector Load/Store Unit &
VMUL & Vector Multiplier \\

VOC & Visual Object Classes &
VP & Virtual Prototype \\

VPIPE\_W & Vector Pipeline Width &
VQ & Vector Queue \\

VRF & Vector Register File &
VSLD & Vector Slide Unit \\

WCET & Worst-Case Execution Time &
XIF & eXtension Interface \\

YOLO & You Only Look Once & & \\

\bottomrule
\end{longtable}
