#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_0000027ea41394b0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0000027ea42fe700 .scope module, "hardware_receiver_tb" "hardware_receiver_tb" 3 4;
 .timescale -9 -12;
v0000027ea419ffe0_0 .var "clk", 0 0;
v0000027ea41a0080_0 .var "data", 59 0;
v0000027ea41a0120_0 .var "din", 0 0;
v0000027ea41a01c0_0 .net "dout", 0 0, v0000027ea41416f0_0;  1 drivers
v0000027ea41a0260_0 .var "rst", 0 0;
v0000027ea41a0300_0 .net "vout", 0 0, v0000027ea4141830_0;  1 drivers
S_0000027ea42fe890 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 33, 3 33 0, S_0000027ea42fe700;
 .timescale -9 -12;
v0000027ea4136180_0 .var/2s "i", 31 0;
S_0000027ea41414c0 .scope module, "my_receiver" "hardware_receiver" 3 11, 4 46 0, S_0000027ea42fe700;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "din";
    .port_info 3 /OUTPUT 1 "dout";
    .port_info 4 /OUTPUT 1 "vout";
v0000027ea4112b20_0 .net "clk", 0 0, v0000027ea419ffe0_0;  1 drivers
v0000027ea42fea20_0 .var "counter0", 8 0;
v0000027ea42feac0_0 .var "counter1", 8 0;
v0000027ea4141650_0 .net "din", 0 0, v0000027ea41a0120_0;  1 drivers
v0000027ea41416f0_0 .var "dout", 0 0;
v0000027ea4141790_0 .net "rst", 0 0, v0000027ea41a0260_0;  1 drivers
v0000027ea4141830_0 .var "vout", 0 0;
E_0000027ea42fabe0 .event posedge, v0000027ea4112b20_0;
    .scope S_0000027ea41414c0;
T_0 ;
    %wait E_0000027ea42fabe0;
    %load/vec4 v0000027ea4141790_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027ea41416f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027ea4141830_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000027ea4141650_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0000027ea42fea20_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.6, 4;
    %load/vec4 v0000027ea42feac0_0;
    %pad/u 32;
    %cmpi/u 8, 0, 32;
    %flag_get/vec4 5;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0000027ea42feac0_0;
    %addi 1, 0, 9;
    %assign/vec4 v0000027ea42feac0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027ea4141830_0, 0;
    %jmp T_0.5;
T_0.4 ;
    %load/vec4 v0000027ea42fea20_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.9, 4;
    %load/vec4 v0000027ea42feac0_0;
    %pad/u 32;
    %pushi/vec4 8, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.7, 8;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0000027ea42feac0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027ea4141830_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027ea41416f0_0, 0;
    %jmp T_0.8;
T_0.7 ;
    %load/vec4 v0000027ea42feac0_0;
    %addi 1, 0, 9;
    %assign/vec4 v0000027ea42feac0_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0000027ea42fea20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027ea4141830_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027ea41416f0_0, 0;
T_0.8 ;
T_0.5 ;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0000027ea42feac0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.12, 4;
    %load/vec4 v0000027ea42fea20_0;
    %pad/u 32;
    %cmpi/u 8, 0, 32;
    %flag_get/vec4 5;
    %and;
T_0.12;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.10, 8;
    %load/vec4 v0000027ea42fea20_0;
    %addi 1, 0, 9;
    %assign/vec4 v0000027ea42fea20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027ea4141830_0, 0;
    %jmp T_0.11;
T_0.10 ;
    %load/vec4 v0000027ea42feac0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.15, 4;
    %load/vec4 v0000027ea42fea20_0;
    %pad/u 32;
    %pushi/vec4 8, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.15;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.13, 8;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0000027ea42fea20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027ea4141830_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027ea41416f0_0, 0;
    %jmp T_0.14;
T_0.13 ;
    %load/vec4 v0000027ea42fea20_0;
    %addi 1, 0, 9;
    %assign/vec4 v0000027ea42fea20_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0000027ea42feac0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027ea4141830_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027ea41416f0_0, 0;
T_0.14 ;
T_0.11 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000027ea42fe700;
T_1 ;
    %pushi/vec4 2147485692, 0, 32;
    %concati/vec4 524287, 0, 28;
    %store/vec4 v0000027ea41a0080_0, 0, 60;
    %end;
    .thread T_1, $init;
    .scope S_0000027ea42fe700;
T_2 ;
    %delay 10000, 0;
    %load/vec4 v0000027ea419ffe0_0;
    %nor/r;
    %store/vec4 v0000027ea419ffe0_0, 0, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_0000027ea42fe700;
T_3 ;
    %vpi_call/w 3 20 "$dumpfile", "hardware_receiver.vcd" {0 0 0};
    %vpi_call/w 3 21 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000027ea42fe700 {0 0 0};
    %vpi_call/w 3 22 "$display", "Starting Sim" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027ea419ffe0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027ea41a0260_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027ea41a0260_0, 0, 1;
    %delay 30000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027ea41a0260_0, 0, 1;
    %fork t_1, S_0000027ea42fe890;
    %jmp t_0;
    .scope S_0000027ea42fe890;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000027ea4136180_0, 0, 32;
T_3.0 ;
    %load/vec4 v0000027ea4136180_0;
    %cmpi/s 60, 0, 32;
    %jmp/0xz T_3.1, 5;
    %load/vec4 v0000027ea41a0080_0;
    %pushi/vec4 59, 0, 32;
    %load/vec4 v0000027ea4136180_0;
    %sub;
    %part/s 1;
    %store/vec4 v0000027ea41a0120_0, 0, 1;
    %delay 20000, 0;
    %load/vec4 v0000027ea4136180_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0000027ea4136180_0, 0, 32;
    %jmp T_3.0;
T_3.1 ;
    %end;
    .scope S_0000027ea42fe700;
t_0 %join;
    %vpi_call/w 3 39 "$display", "Finishing Sim" {0 0 0};
    %vpi_call/w 3 40 "$finish" {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "sim/hardware_receiver_tb.sv";
    "src/hardware_receiver.sv";
