//
// Written by Synplify
// Product Version "I-2013.09-SP1 "
// Program "Synplify Premier", Mapper "maprc, Build 1911R"
// Sun Mar 20 20:53:21 2016
//
// Source file index table:
// Object locations will have the form <file>:<line>
// file 0 "\c:\eee\synopsys\fpga_i-2013.09-sp1\lib\vhd\std.vhd "
// file 1 "\c:\eee\synopsys\fpga_i-2013.09-sp1\lib\vhd\snps_haps_pkg.vhd "
// file 2 "\c:\eee\synopsys\fpga_i-2013.09-sp1\lib\vhd\std1164.vhd "
// file 3 "\c:\eee\synopsys\fpga_i-2013.09-sp1\lib\vhd\numeric.vhd "
// file 4 "\c:\eee\synopsys\fpga_i-2013.09-sp1\lib\vhd\umr_capim.vhd "
// file 5 "\c:\eee\synopsys\fpga_i-2013.09-sp1\lib\vhd\arith.vhd "
// file 6 "\c:\eee\synopsys\fpga_i-2013.09-sp1\lib\vhd\unsigned.vhd "
// file 7 "\\icnas4.cc.ic.ac.uk\mh1613\git\vhdl_cwk\hardware_files\config_pack.vhd "
// file 8 "\c:\eee\synopsys\fpga_i-2013.09-sp1\lib\vhd\std_textio.vhd "
// file 9 "\\icnas4.cc.ic.ac.uk\mh1613\git\vhdl_cwk\hardware_files\project_pack.vhd "
// file 10 "\\icnas4.cc.ic.ac.uk\mh1613\git\vhdl_cwk\hardware_files\exercises.vhd "
// file 11 "\\icnas4.cc.ic.ac.uk\mh1613\git\vhdl_cwk\hardware_files\db.vhd "
// file 12 "\\icnas4.cc.ic.ac.uk\mh1613\git\vhdl_cwk\hardware_files\rcb.vhd "
// file 13 "\\icnas4.cc.ic.ac.uk\mh1613\git\vhdl_cwk\hardware_files\vdp.vhd "

// VQM4.1+ 
module rd (
  db_fsm_state_0,
  db_fsm_state_1,
  db_fsm_state_2,
  negx,
  negx1,
  clk_c,
  negy,
  negy1,
  swapxy,
  swapxy1,
  cmd_1_0_2__g5
)
;
input db_fsm_state_0 ;
input db_fsm_state_1 ;
input db_fsm_state_2 ;
output negx ;
input negx1 ;
input clk_c ;
output negy ;
input negy1 ;
output swapxy ;
input swapxy1 ;
input cmd_1_0_2__g5 ;
wire db_fsm_state_0 ;
wire db_fsm_state_1 ;
wire db_fsm_state_2 ;
wire negx ;
wire negx1 ;
wire clk_c ;
wire negy ;
wire negy1 ;
wire swapxy ;
wire swapxy1 ;
wire cmd_1_0_2__g5 ;
wire negx_0_0_g2_i ;
wire GND ;
wire VCC ;
//@0:1
  assign VCC = 1'b1;
//@0:1
  assign GND = 1'b0;
// @10:326
  cycloneii_lcell_ff R1_negx (
	.regout(negx),
	.datain(negx1),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(negx_0_0_g2_i)
);
// @10:326
  cycloneii_lcell_ff R1_negy (
	.regout(negy),
	.datain(negy1),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(negx_0_0_g2_i)
);
// @10:326
  cycloneii_lcell_ff R1_swapxy (
	.regout(swapxy),
	.datain(swapxy1),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(negx_0_0_g2_i)
);
  cycloneii_lcell_comb R1_negx_0_0_g2 (
	.combout(negx_0_0_g2_i),
	.dataa(db_fsm_state_0),
	.datab(db_fsm_state_1),
	.datac(db_fsm_state_2),
	.datad(cmd_1_0_2__g5)
);
defparam R1_negx_0_0_g2.lut_mask=16'hfcfe;
defparam R1_negx_0_0_g2.sum_lutc_input="datac";
endmodule /* rd */

// VQM4.1+ 
module inv_signal (
  b_0,
  b_5,
  b_1,
  b_2,
  b_3,
  b_4,
  yin_0,
  yin_5,
  yin_1,
  yin_2,
  yin_3,
  yin_4,
  xin_0,
  xin_5,
  xin_1,
  xin_2,
  xin_3,
  xin_4,
  swapxy1,
  negx1
)
;
output b_0 ;
output b_5 ;
output b_1 ;
output b_2 ;
output b_3 ;
output b_4 ;
input yin_0 ;
input yin_5 ;
input yin_1 ;
input yin_2 ;
input yin_3 ;
input yin_4 ;
input xin_0 ;
input xin_5 ;
input xin_1 ;
input xin_2 ;
input xin_3 ;
input xin_4 ;
input swapxy1 ;
input negx1 ;
wire b_0 ;
wire b_5 ;
wire b_1 ;
wire b_2 ;
wire b_3 ;
wire b_4 ;
wire yin_0 ;
wire yin_5 ;
wire yin_1 ;
wire yin_2 ;
wire yin_3 ;
wire yin_4 ;
wire xin_0 ;
wire xin_5 ;
wire xin_1 ;
wire xin_2 ;
wire xin_3 ;
wire xin_4 ;
wire swapxy1 ;
wire negx1 ;
wire GND ;
wire VCC ;
//@0:1
  assign VCC = 1'b1;
//@0:1
  assign GND = 1'b0;
// @10:299
  cycloneii_lcell_comb b_0_ (
	.combout(b_0),
	.dataa(swapxy1),
	.datab(negx1),
	.datac(xin_0),
	.datad(yin_0)
);
defparam b_0_.lut_mask=16'h369c;
defparam b_0_.sum_lutc_input="datac";
// @10:299
  cycloneii_lcell_comb b_5_ (
	.combout(b_5),
	.dataa(swapxy1),
	.datab(negx1),
	.datac(yin_5),
	.datad(xin_5)
);
defparam b_5_.lut_mask=16'h396c;
defparam b_5_.sum_lutc_input="datac";
// @10:299
  cycloneii_lcell_comb b_1_ (
	.combout(b_1),
	.dataa(swapxy1),
	.datab(negx1),
	.datac(xin_1),
	.datad(yin_1)
);
defparam b_1_.lut_mask=16'h369c;
defparam b_1_.sum_lutc_input="datac";
// @10:299
  cycloneii_lcell_comb b_2_ (
	.combout(b_2),
	.dataa(swapxy1),
	.datab(negx1),
	.datac(xin_2),
	.datad(yin_2)
);
defparam b_2_.lut_mask=16'h369c;
defparam b_2_.sum_lutc_input="datac";
// @10:299
  cycloneii_lcell_comb b_3_ (
	.combout(b_3),
	.dataa(swapxy1),
	.datab(negx1),
	.datac(xin_3),
	.datad(yin_3)
);
defparam b_3_.lut_mask=16'h369c;
defparam b_3_.sum_lutc_input="datac";
// @10:299
  cycloneii_lcell_comb b_4_ (
	.combout(b_4),
	.dataa(swapxy1),
	.datab(negx1),
	.datac(yin_4),
	.datad(xin_4)
);
defparam b_4_.lut_mask=16'h396c;
defparam b_4_.sum_lutc_input="datac";
endmodule /* inv_signal */

// VQM4.1+ 
module inv_signal_0 (
  b_0,
  b_5,
  b_1,
  b_2,
  b_3,
  b_4,
  yin_0,
  yin_5,
  yin_1,
  yin_2,
  yin_3,
  yin_4,
  xin_0,
  xin_5,
  xin_1,
  xin_2,
  xin_3,
  xin_4,
  swapxy1,
  negy1
)
;
output b_0 ;
output b_5 ;
output b_1 ;
output b_2 ;
output b_3 ;
output b_4 ;
input yin_0 ;
input yin_5 ;
input yin_1 ;
input yin_2 ;
input yin_3 ;
input yin_4 ;
input xin_0 ;
input xin_5 ;
input xin_1 ;
input xin_2 ;
input xin_3 ;
input xin_4 ;
input swapxy1 ;
input negy1 ;
wire b_0 ;
wire b_5 ;
wire b_1 ;
wire b_2 ;
wire b_3 ;
wire b_4 ;
wire yin_0 ;
wire yin_5 ;
wire yin_1 ;
wire yin_2 ;
wire yin_3 ;
wire yin_4 ;
wire xin_0 ;
wire xin_5 ;
wire xin_1 ;
wire xin_2 ;
wire xin_3 ;
wire xin_4 ;
wire swapxy1 ;
wire negy1 ;
wire GND ;
wire VCC ;
//@0:1
  assign VCC = 1'b1;
//@0:1
  assign GND = 1'b0;
// @10:299
  cycloneii_lcell_comb b_0_ (
	.combout(b_0),
	.dataa(swapxy1),
	.datab(negy1),
	.datac(yin_0),
	.datad(xin_0)
);
defparam b_0_.lut_mask=16'h369c;
defparam b_0_.sum_lutc_input="datac";
// @10:299
  cycloneii_lcell_comb b_5_ (
	.combout(b_5),
	.dataa(swapxy1),
	.datab(negy1),
	.datac(yin_5),
	.datad(xin_5)
);
defparam b_5_.lut_mask=16'h369c;
defparam b_5_.sum_lutc_input="datac";
// @10:299
  cycloneii_lcell_comb b_1_ (
	.combout(b_1),
	.dataa(swapxy1),
	.datab(negy1),
	.datac(yin_1),
	.datad(xin_1)
);
defparam b_1_.lut_mask=16'h369c;
defparam b_1_.sum_lutc_input="datac";
// @10:299
  cycloneii_lcell_comb b_2_ (
	.combout(b_2),
	.dataa(swapxy1),
	.datab(negy1),
	.datac(yin_2),
	.datad(xin_2)
);
defparam b_2_.lut_mask=16'h369c;
defparam b_2_.sum_lutc_input="datac";
// @10:299
  cycloneii_lcell_comb b_3_ (
	.combout(b_3),
	.dataa(swapxy1),
	.datab(negy1),
	.datac(yin_3),
	.datad(xin_3)
);
defparam b_3_.lut_mask=16'h369c;
defparam b_3_.sum_lutc_input="datac";
// @10:299
  cycloneii_lcell_comb b_4_ (
	.combout(b_4),
	.dataa(swapxy1),
	.datab(negy1),
	.datac(yin_4),
	.datad(xin_4)
);
defparam b_4_.lut_mask=16'h369c;
defparam b_4_.sum_lutc_input="datac";
endmodule /* inv_signal_0 */

// VQM4.1+ 
module draw_octant (
  y1_5,
  y1_4,
  y1_3,
  y1_2,
  y1_1,
  y1_0,
  b_5,
  b_4,
  b_3,
  b_2,
  b_1,
  b_0,
  b_0_5,
  b_0_4,
  b_0_3,
  b_0_2,
  b_0_1,
  b_0_0,
  x1_5,
  x1_0,
  x1_1,
  x1_2,
  x1_3,
  x1_4,
  db_fsm_state_2,
  db_fsm_state_1,
  db_fsm_state_0,
  clk_c,
  un7_state,
  un3_x1,
  disable_i_a2,
  is_same,
  vram_write_i7lto31,
  m3,
  word_reg_delayed_6,
  vram_write_i_4_0,
  vram_write_i_6,
  xbias1,
  swapxy1
)
;
output y1_5 ;
output y1_4 ;
output y1_3 ;
output y1_2 ;
output y1_1 ;
output y1_0 ;
input b_5 ;
input b_4 ;
input b_3 ;
input b_2 ;
input b_1 ;
input b_0 ;
input b_0_5 ;
input b_0_4 ;
input b_0_3 ;
input b_0_2 ;
input b_0_1 ;
input b_0_0 ;
output x1_5 ;
output x1_0 ;
output x1_1 ;
output x1_2 ;
output x1_3 ;
output x1_4 ;
input db_fsm_state_2 ;
input db_fsm_state_1 ;
input db_fsm_state_0 ;
input clk_c ;
input un7_state ;
output un3_x1 ;
input disable_i_a2 ;
input is_same ;
input vram_write_i7lto31 ;
input m3 ;
input word_reg_delayed_6 ;
input vram_write_i_4_0 ;
input vram_write_i_6 ;
input xbias1 ;
input swapxy1 ;
wire y1_5 ;
wire y1_4 ;
wire y1_3 ;
wire y1_2 ;
wire y1_1 ;
wire y1_0 ;
wire b_5 ;
wire b_4 ;
wire b_3 ;
wire b_2 ;
wire b_1 ;
wire b_0 ;
wire b_0_5 ;
wire b_0_4 ;
wire b_0_3 ;
wire b_0_2 ;
wire b_0_1 ;
wire b_0_0 ;
wire x1_5 ;
wire x1_0 ;
wire x1_1 ;
wire x1_2 ;
wire x1_3 ;
wire x1_4 ;
wire db_fsm_state_2 ;
wire db_fsm_state_1 ;
wire db_fsm_state_0 ;
wire clk_c ;
wire un7_state ;
wire un3_x1 ;
wire disable_i_a2 ;
wire is_same ;
wire vram_write_i7lto31 ;
wire m3 ;
wire word_reg_delayed_6 ;
wire vram_write_i_4_0 ;
wire vram_write_i_6 ;
wire xbias1 ;
wire swapxy1 ;
wire [5:0] error;
wire [5:0] yincr;
wire [5:0] xincr;
wire [5:0] ynew;
wire [5:0] xnew;
wire [6:1] inf_abs1;
wire [6:1] inf_abs0;
wire [5:0] un4_0_a2;
wire [5:0] un1_error_2_v;
wire [5:0] un1_error_2_v_0;
wire [5:5] un4_0_a2_1;
wire [5:5] un4_0_a2_0_a1_2;
wire [5:5] un4_0_a2_0_a1_1;
wire [5:5] un4_0_a2_0_a0_2_2;
wire [5:5] un4_0_a2_0_a0;
wire y1_e5_0_m5 ;
wire y1_e4_0_g3 ;
wire y1_e4_0_g4 ;
wire y1_e0_0_g0_i_o4 ;
wire y1_e3_0_m5 ;
wire y1_e2_0_m5 ;
wire y1_e1_0_m5 ;
wire y1_e0_0_g0_i_x4 ;
wire x1_e5_0_g8 ;
wire x1_e5_0_g1 ;
wire x1_e0_0_g0x ;
wire x1_e0_0_g0_e_i ;
wire un1_error_2_add5 ;
wire un1_error_2_add4 ;
wire un1_error_2_add3 ;
wire un1_error_2_add2 ;
wire un1_error_2_add1 ;
wire un1_error_2_add0 ;
wire yincr_2_add5 ;
wire xincr_2_0_0__g0_e ;
wire yincr_2_add4 ;
wire yincr_2_add3 ;
wire yincr_2_add2 ;
wire yincr_2_add1 ;
wire yincr_2_add0 ;
wire xincr_3_add5 ;
wire xincr_3_add4 ;
wire xincr_3_add3 ;
wire xincr_3_add2 ;
wire xincr_3_add1 ;
wire xincr_3_add0 ;
wire x1_e1_0_g4 ;
wire x1_e1_0_g1 ;
wire x1_e2_0_g4 ;
wire x1_e2_0_g1 ;
wire x1_e3_0_g4 ;
wire x1_e3_0_g1 ;
wire x1_e4_0_g4 ;
wire x1_e4_0_g1 ;
wire un15_disable_1 ;
wire lt_0 ;
wire un9_err1_add0 ;
wire result_1_add0 ;
wire un15_disable_2 ;
wire lt_1 ;
wire un15_disable_3 ;
wire lt_2 ;
wire un15_disable_4 ;
wire lt_3 ;
wire un15_disable_5 ;
wire lt_4 ;
wire un15_disable_6 ;
wire lt_5 ;
wire un15_disable_7 ;
wire un15_disable_7_cout ;
wire un1_error_2_0_add0 ;
wire un1_error_2_0_carry_0 ;
wire y1_2_sqmuxa ;
wire un1_error_2_0_add0_start_cout ;
wire un1_error_2_0_add1 ;
wire un1_error_2_0_carry_1 ;
wire un1_error_2_0_add2 ;
wire un1_error_2_0_carry_2 ;
wire un1_error_2_0_add3 ;
wire un1_error_2_0_carry_3 ;
wire un1_error_2_0_add4 ;
wire un1_error_2_0_carry_4 ;
wire un1_error_2_0_add5 ;
wire un1_error_2_carry_0 ;
wire un1_error_2_carry_1 ;
wire un1_error_2_carry_2 ;
wire un1_error_2_carry_3 ;
wire un1_error_2_carry_4 ;
wire result_1_carry_0 ;
wire un2_err2_add0 ;
wire result_1_add1 ;
wire result_1_carry_1 ;
wire un2_err2_add1 ;
wire result_1_add2 ;
wire result_1_carry_2 ;
wire un2_err2_add2 ;
wire result_1_add3 ;
wire result_1_carry_3 ;
wire un2_err2_add3 ;
wire result_1_add4 ;
wire result_1_carry_4 ;
wire un2_err2_add4 ;
wire result_1_add5 ;
wire result_1_carry_5 ;
wire un2_err2_add5 ;
wire result_1_add6 ;
wire GND ;
wire yincr_2_carry_0 ;
wire yincr_2_add0_start_cout ;
wire yincr_2_carry_1 ;
wire yincr_2_carry_2 ;
wire yincr_2_carry_3 ;
wire yincr_2_carry_4 ;
wire un9_err1_carry_0 ;
wire un9_err1_add1 ;
wire un9_err1_carry_1 ;
wire un9_err1_add2 ;
wire un9_err1_carry_2 ;
wire un9_err1_add3 ;
wire un9_err1_carry_3 ;
wire un9_err1_add4 ;
wire un9_err1_carry_4 ;
wire un9_err1_add5 ;
wire un9_err1_carry_5 ;
wire un9_err1_add6 ;
wire un2_err2_carry_0 ;
wire un2_err2_add0_start_cout ;
wire un2_err2_carry_1 ;
wire un2_err2_carry_2 ;
wire un2_err2_carry_3 ;
wire un2_err2_carry_4 ;
wire xincr_3_carry_0 ;
wire xincr_3_add0_start_cout ;
wire xincr_3_carry_1 ;
wire xincr_3_carry_2 ;
wire xincr_3_carry_3 ;
wire xincr_3_carry_4 ;
wire un2_x1_0 ;
wire inf_abs0_a_0_anc2 ;
wire inf_abs1_a_1_anc2 ;
wire x1_c2 ;
wire y1_c2 ;
wire un3_x1_1 ;
wire un3_x1_2 ;
wire un3_x1_4 ;
wire un3_x1_8 ;
wire inf_abs0_a_0_anc4 ;
wire inf_abs1_a_1_anc4 ;
wire x1_e5_0_g6 ;
wire y1_e5_0_g4 ;
wire un3_x1_10 ;
wire y1_e5_0_m2 ;
wire un12_disable ;
wire un12_disable_5 ;
wire un1_disable_1 ;
wire y1_e1_0_m3 ;
wire un7_disable ;
wire y1_e3_0_m3 ;
wire y1_e2_0_m5_a ;
wire un15_disable ;
wire g0_3_0 ;
wire g0_3_1 ;
wire g3_4 ;
wire g3_0 ;
wire g3_5 ;
wire g0_2 ;
wire VCC ;
wire db_fsm_state_2_i ;
//@0:1
  assign VCC = 1'b1;
//@0:1
  assign GND = 1'b0;
// @10:128
  cycloneii_lcell_ff R1_y1_5_ (
	.regout(y1_5),
	.datain(y1_e5_0_m5),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @10:128
  cycloneii_lcell_ff R1_y1_4_ (
	.regout(y1_4),
	.datain(y1_e4_0_g3),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(db_fsm_state_2_i),
	.sdata(y1_e4_0_g4),
	.ena(y1_e0_0_g0_i_o4)
);
// @10:128
  cycloneii_lcell_ff R1_y1_3_ (
	.regout(y1_3),
	.datain(y1_e3_0_m5),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @10:128
  cycloneii_lcell_ff R1_y1_2_ (
	.regout(y1_2),
	.datain(y1_e2_0_m5),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @10:128
  cycloneii_lcell_ff R1_y1_1_ (
	.regout(y1_1),
	.datain(y1_e1_0_m5),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @10:128
  cycloneii_lcell_ff R1_y1_0_ (
	.regout(y1_0),
	.datain(y1_e0_0_g0_i_x4),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(y1_e0_0_g0_i_o4)
);
// @10:128
  cycloneii_lcell_ff R1_x1_5_ (
	.regout(x1_5),
	.datain(x1_e5_0_g8),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(db_fsm_state_2_i),
	.sdata(x1_e5_0_g1),
	.ena(VCC)
);
// @10:128
  cycloneii_lcell_ff R1_x1_0_ (
	.regout(x1_0),
	.datain(x1_e0_0_g0x),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(x1_e0_0_g0_e_i)
);
// @10:133
  cycloneii_lcell_ff R1_error_5_ (
	.regout(error[5]),
	.datain(un1_error_2_add5),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @10:133
  cycloneii_lcell_ff R1_error_4_ (
	.regout(error[4]),
	.datain(un1_error_2_add4),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @10:133
  cycloneii_lcell_ff R1_error_3_ (
	.regout(error[3]),
	.datain(un1_error_2_add3),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @10:133
  cycloneii_lcell_ff R1_error_2_ (
	.regout(error[2]),
	.datain(un1_error_2_add2),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @10:133
  cycloneii_lcell_ff R1_error_1_ (
	.regout(error[1]),
	.datain(un1_error_2_add1),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @10:133
  cycloneii_lcell_ff R1_error_0_ (
	.regout(error[0]),
	.datain(un1_error_2_add0),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @10:129
  cycloneii_lcell_ff R1_yincr_5_ (
	.regout(yincr[5]),
	.datain(yincr_2_add5),
	.clk(clk_c),
	.aclr(GND),
	.sclr(db_fsm_state_2),
	.sload(GND),
	.sdata(GND),
	.ena(xincr_2_0_0__g0_e)
);
// @10:129
  cycloneii_lcell_ff R1_yincr_4_ (
	.regout(yincr[4]),
	.datain(yincr_2_add4),
	.clk(clk_c),
	.aclr(GND),
	.sclr(db_fsm_state_2),
	.sload(GND),
	.sdata(GND),
	.ena(xincr_2_0_0__g0_e)
);
// @10:129
  cycloneii_lcell_ff R1_yincr_3_ (
	.regout(yincr[3]),
	.datain(yincr_2_add3),
	.clk(clk_c),
	.aclr(GND),
	.sclr(db_fsm_state_2),
	.sload(GND),
	.sdata(GND),
	.ena(xincr_2_0_0__g0_e)
);
// @10:129
  cycloneii_lcell_ff R1_yincr_2_ (
	.regout(yincr[2]),
	.datain(yincr_2_add2),
	.clk(clk_c),
	.aclr(GND),
	.sclr(db_fsm_state_2),
	.sload(GND),
	.sdata(GND),
	.ena(xincr_2_0_0__g0_e)
);
// @10:129
  cycloneii_lcell_ff R1_yincr_1_ (
	.regout(yincr[1]),
	.datain(yincr_2_add1),
	.clk(clk_c),
	.aclr(GND),
	.sclr(db_fsm_state_2),
	.sload(GND),
	.sdata(GND),
	.ena(xincr_2_0_0__g0_e)
);
// @10:129
  cycloneii_lcell_ff R1_yincr_0_ (
	.regout(yincr[0]),
	.datain(yincr_2_add0),
	.clk(clk_c),
	.aclr(GND),
	.sclr(db_fsm_state_2),
	.sload(GND),
	.sdata(GND),
	.ena(xincr_2_0_0__g0_e)
);
// @10:129
  cycloneii_lcell_ff R1_xincr_5_ (
	.regout(xincr[5]),
	.datain(xincr_3_add5),
	.clk(clk_c),
	.aclr(GND),
	.sclr(db_fsm_state_2),
	.sload(GND),
	.sdata(GND),
	.ena(xincr_2_0_0__g0_e)
);
// @10:129
  cycloneii_lcell_ff R1_xincr_4_ (
	.regout(xincr[4]),
	.datain(xincr_3_add4),
	.clk(clk_c),
	.aclr(GND),
	.sclr(db_fsm_state_2),
	.sload(GND),
	.sdata(GND),
	.ena(xincr_2_0_0__g0_e)
);
// @10:129
  cycloneii_lcell_ff R1_xincr_3_ (
	.regout(xincr[3]),
	.datain(xincr_3_add3),
	.clk(clk_c),
	.aclr(GND),
	.sclr(db_fsm_state_2),
	.sload(GND),
	.sdata(GND),
	.ena(xincr_2_0_0__g0_e)
);
// @10:129
  cycloneii_lcell_ff R1_xincr_2_ (
	.regout(xincr[2]),
	.datain(xincr_3_add2),
	.clk(clk_c),
	.aclr(GND),
	.sclr(db_fsm_state_2),
	.sload(GND),
	.sdata(GND),
	.ena(xincr_2_0_0__g0_e)
);
// @10:129
  cycloneii_lcell_ff R1_xincr_1_ (
	.regout(xincr[1]),
	.datain(xincr_3_add1),
	.clk(clk_c),
	.aclr(GND),
	.sclr(db_fsm_state_2),
	.sload(GND),
	.sdata(GND),
	.ena(xincr_2_0_0__g0_e)
);
// @10:129
  cycloneii_lcell_ff R1_xincr_0_ (
	.regout(xincr[0]),
	.datain(xincr_3_add0),
	.clk(clk_c),
	.aclr(GND),
	.sclr(db_fsm_state_2),
	.sload(GND),
	.sdata(GND),
	.ena(xincr_2_0_0__g0_e)
);
// @10:129
  cycloneii_lcell_ff R1_ynew_5_ (
	.regout(ynew[5]),
	.datain(b_5),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(xincr_2_0_0__g0_e)
);
// @10:129
  cycloneii_lcell_ff R1_ynew_4_ (
	.regout(ynew[4]),
	.datain(b_4),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(xincr_2_0_0__g0_e)
);
// @10:129
  cycloneii_lcell_ff R1_ynew_3_ (
	.regout(ynew[3]),
	.datain(b_3),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(xincr_2_0_0__g0_e)
);
// @10:129
  cycloneii_lcell_ff R1_ynew_2_ (
	.regout(ynew[2]),
	.datain(b_2),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(xincr_2_0_0__g0_e)
);
// @10:129
  cycloneii_lcell_ff R1_ynew_1_ (
	.regout(ynew[1]),
	.datain(b_1),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(xincr_2_0_0__g0_e)
);
// @10:129
  cycloneii_lcell_ff R1_ynew_0_ (
	.regout(ynew[0]),
	.datain(b_0),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(xincr_2_0_0__g0_e)
);
// @10:129
  cycloneii_lcell_ff R1_xnew_5_ (
	.regout(xnew[5]),
	.datain(b_0_5),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(xincr_2_0_0__g0_e)
);
// @10:129
  cycloneii_lcell_ff R1_xnew_4_ (
	.regout(xnew[4]),
	.datain(b_0_4),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(xincr_2_0_0__g0_e)
);
// @10:129
  cycloneii_lcell_ff R1_xnew_3_ (
	.regout(xnew[3]),
	.datain(b_0_3),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(xincr_2_0_0__g0_e)
);
// @10:129
  cycloneii_lcell_ff R1_xnew_2_ (
	.regout(xnew[2]),
	.datain(b_0_2),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(xincr_2_0_0__g0_e)
);
// @10:129
  cycloneii_lcell_ff R1_xnew_1_ (
	.regout(xnew[1]),
	.datain(b_0_1),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(xincr_2_0_0__g0_e)
);
// @10:129
  cycloneii_lcell_ff R1_xnew_0_ (
	.regout(xnew[0]),
	.datain(b_0_0),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(xincr_2_0_0__g0_e)
);
// @10:128
  cycloneii_lcell_ff R1_x1_1_ (
	.regout(x1_1),
	.datain(x1_e1_0_g4),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(db_fsm_state_2),
	.sdata(x1_e1_0_g1),
	.ena(x1_e0_0_g0_e_i)
);
// @10:128
  cycloneii_lcell_ff R1_x1_2_ (
	.regout(x1_2),
	.datain(x1_e2_0_g4),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(db_fsm_state_2),
	.sdata(x1_e2_0_g1),
	.ena(x1_e0_0_g0_e_i)
);
// @10:128
  cycloneii_lcell_ff R1_x1_3_ (
	.regout(x1_3),
	.datain(x1_e3_0_g4),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(db_fsm_state_2),
	.sdata(x1_e3_0_g1),
	.ena(x1_e0_0_g0_e_i)
);
// @10:128
  cycloneii_lcell_ff R1_x1_4_ (
	.regout(x1_4),
	.datain(x1_e4_0_g4),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(db_fsm_state_2),
	.sdata(x1_e4_0_g1),
	.ena(x1_e0_0_g0_e_i)
);
// @10:206
  cycloneii_lcell_comb R1_un15_disable_R1_un15_disable_1 (
	.combout(un15_disable_1),
	.cout(lt_0),
	.dataa(un9_err1_add0),
	.datab(result_1_add0),
	.datac(VCC),
	.datad(VCC)
);
defparam R1_un15_disable_R1_un15_disable_1.lut_mask=16'h6688;
defparam R1_un15_disable_R1_un15_disable_1.sum_lutc_input="cin";
// @10:206
  cycloneii_lcell_comb R1_un15_disable_R1_un15_disable_2 (
	.combout(un15_disable_2),
	.cout(lt_1),
	.dataa(inf_abs1[1]),
	.datab(inf_abs0[1]),
	.datac(VCC),
	.datad(VCC),
	.cin(lt_0)
);
defparam R1_un15_disable_R1_un15_disable_2.lut_mask=16'h99d4;
defparam R1_un15_disable_R1_un15_disable_2.sum_lutc_input="cin";
// @10:206
  cycloneii_lcell_comb R1_un15_disable_R1_un15_disable_3 (
	.combout(un15_disable_3),
	.cout(lt_2),
	.dataa(inf_abs1[2]),
	.datab(inf_abs0[2]),
	.datac(VCC),
	.datad(VCC),
	.cin(lt_1)
);
defparam R1_un15_disable_R1_un15_disable_3.lut_mask=16'h99d4;
defparam R1_un15_disable_R1_un15_disable_3.sum_lutc_input="cin";
// @10:206
  cycloneii_lcell_comb R1_un15_disable_R1_un15_disable_4 (
	.combout(un15_disable_4),
	.cout(lt_3),
	.dataa(inf_abs1[3]),
	.datab(inf_abs0[3]),
	.datac(VCC),
	.datad(VCC),
	.cin(lt_2)
);
defparam R1_un15_disable_R1_un15_disable_4.lut_mask=16'h99d4;
defparam R1_un15_disable_R1_un15_disable_4.sum_lutc_input="cin";
// @10:206
  cycloneii_lcell_comb R1_un15_disable_R1_un15_disable_5 (
	.combout(un15_disable_5),
	.cout(lt_4),
	.dataa(inf_abs1[4]),
	.datab(inf_abs0[4]),
	.datac(VCC),
	.datad(VCC),
	.cin(lt_3)
);
defparam R1_un15_disable_R1_un15_disable_5.lut_mask=16'h99d4;
defparam R1_un15_disable_R1_un15_disable_5.sum_lutc_input="cin";
// @10:206
  cycloneii_lcell_comb R1_un15_disable_R1_un15_disable_6 (
	.combout(un15_disable_6),
	.cout(lt_5),
	.dataa(inf_abs1[5]),
	.datab(inf_abs0[5]),
	.datac(VCC),
	.datad(VCC),
	.cin(lt_4)
);
defparam R1_un15_disable_R1_un15_disable_6.lut_mask=16'h99d4;
defparam R1_un15_disable_R1_un15_disable_6.sum_lutc_input="cin";
// @10:206
  cycloneii_lcell_comb R1_un15_disable_R1_un15_disable_7 (
	.combout(un15_disable_7),
	.cout(un15_disable_7_cout),
	.dataa(inf_abs1[6]),
	.datab(inf_abs0[6]),
	.datac(VCC),
	.datad(VCC),
	.cin(lt_5)
);
defparam R1_un15_disable_R1_un15_disable_7.lut_mask=16'h99d4;
defparam R1_un15_disable_R1_un15_disable_7.sum_lutc_input="cin";
// @10:185
  cycloneii_lcell_comb un1_error_2_0_add0_cZ (
	.combout(un1_error_2_0_add0),
	.cout(un1_error_2_0_carry_0),
	.dataa(y1_2_sqmuxa),
	.datab(un4_0_a2[5]),
	.datac(VCC),
	.datad(VCC),
	.cin(un1_error_2_0_add0_start_cout)
);
defparam un1_error_2_0_add0_cZ.lut_mask=16'h96e8;
defparam un1_error_2_0_add0_cZ.sum_lutc_input="cin";
// @10:185
  cycloneii_lcell_comb un1_error_2_0_add1_cZ (
	.combout(un1_error_2_0_add1),
	.cout(un1_error_2_0_carry_1),
	.dataa(un4_0_a2[4]),
	.datab(un1_error_2_v[1]),
	.datac(VCC),
	.datad(VCC),
	.cin(un1_error_2_0_carry_0)
);
defparam un1_error_2_0_add1_cZ.lut_mask=16'h96e8;
defparam un1_error_2_0_add1_cZ.sum_lutc_input="cin";
// @10:185
  cycloneii_lcell_comb un1_error_2_0_add2_cZ (
	.combout(un1_error_2_0_add2),
	.cout(un1_error_2_0_carry_2),
	.dataa(un4_0_a2[3]),
	.datab(un1_error_2_v[2]),
	.datac(VCC),
	.datad(VCC),
	.cin(un1_error_2_0_carry_1)
);
defparam un1_error_2_0_add2_cZ.lut_mask=16'h96e8;
defparam un1_error_2_0_add2_cZ.sum_lutc_input="cin";
// @10:185
  cycloneii_lcell_comb un1_error_2_0_add3_cZ (
	.combout(un1_error_2_0_add3),
	.cout(un1_error_2_0_carry_3),
	.dataa(un4_0_a2[2]),
	.datab(un1_error_2_v[3]),
	.datac(VCC),
	.datad(VCC),
	.cin(un1_error_2_0_carry_2)
);
defparam un1_error_2_0_add3_cZ.lut_mask=16'h96e8;
defparam un1_error_2_0_add3_cZ.sum_lutc_input="cin";
// @10:185
  cycloneii_lcell_comb un1_error_2_0_add4_cZ (
	.combout(un1_error_2_0_add4),
	.cout(un1_error_2_0_carry_4),
	.dataa(un4_0_a2[1]),
	.datab(un1_error_2_v[4]),
	.datac(VCC),
	.datad(VCC),
	.cin(un1_error_2_0_carry_3)
);
defparam un1_error_2_0_add4_cZ.lut_mask=16'h96e8;
defparam un1_error_2_0_add4_cZ.sum_lutc_input="cin";
// @10:185
  cycloneii_lcell_comb un1_error_2_0_add5_cZ (
	.combout(un1_error_2_0_add5),
	.dataa(un4_0_a2[0]),
	.datab(un1_error_2_v[5]),
	.datac(VCC),
	.datad(VCC),
	.cin(un1_error_2_0_carry_4)
);
defparam un1_error_2_0_add5_cZ.lut_mask=16'h9696;
defparam un1_error_2_0_add5_cZ.sum_lutc_input="cin";
// @10:185
  cycloneii_lcell_comb un1_error_2_add0_cZ (
	.combout(un1_error_2_add0),
	.cout(un1_error_2_carry_0),
	.dataa(un1_error_2_0_add0),
	.datab(un1_error_2_v_0[0]),
	.datac(VCC),
	.datad(VCC)
);
defparam un1_error_2_add0_cZ.lut_mask=16'h6688;
defparam un1_error_2_add0_cZ.sum_lutc_input="cin";
// @10:185
  cycloneii_lcell_comb un1_error_2_add1_cZ (
	.combout(un1_error_2_add1),
	.cout(un1_error_2_carry_1),
	.dataa(un1_error_2_0_add1),
	.datab(un1_error_2_v_0[1]),
	.datac(VCC),
	.datad(VCC),
	.cin(un1_error_2_carry_0)
);
defparam un1_error_2_add1_cZ.lut_mask=16'h96e8;
defparam un1_error_2_add1_cZ.sum_lutc_input="cin";
// @10:185
  cycloneii_lcell_comb un1_error_2_add2_cZ (
	.combout(un1_error_2_add2),
	.cout(un1_error_2_carry_2),
	.dataa(un1_error_2_0_add2),
	.datab(un1_error_2_v_0[2]),
	.datac(VCC),
	.datad(VCC),
	.cin(un1_error_2_carry_1)
);
defparam un1_error_2_add2_cZ.lut_mask=16'h96e8;
defparam un1_error_2_add2_cZ.sum_lutc_input="cin";
// @10:185
  cycloneii_lcell_comb un1_error_2_add3_cZ (
	.combout(un1_error_2_add3),
	.cout(un1_error_2_carry_3),
	.dataa(un1_error_2_0_add3),
	.datab(un1_error_2_v_0[3]),
	.datac(VCC),
	.datad(VCC),
	.cin(un1_error_2_carry_2)
);
defparam un1_error_2_add3_cZ.lut_mask=16'h96e8;
defparam un1_error_2_add3_cZ.sum_lutc_input="cin";
// @10:185
  cycloneii_lcell_comb un1_error_2_add4_cZ (
	.combout(un1_error_2_add4),
	.cout(un1_error_2_carry_4),
	.dataa(un1_error_2_0_add4),
	.datab(un1_error_2_v_0[4]),
	.datac(VCC),
	.datad(VCC),
	.cin(un1_error_2_carry_3)
);
defparam un1_error_2_add4_cZ.lut_mask=16'h96e8;
defparam un1_error_2_add4_cZ.sum_lutc_input="cin";
// @10:185
  cycloneii_lcell_comb un1_error_2_add5_cZ (
	.combout(un1_error_2_add5),
	.dataa(un1_error_2_0_add5),
	.datab(un1_error_2_v_0[5]),
	.datac(VCC),
	.datad(VCC),
	.cin(un1_error_2_carry_4)
);
defparam un1_error_2_add5_cZ.lut_mask=16'h9696;
defparam un1_error_2_add5_cZ.sum_lutc_input="cin";
// @10:172
  cycloneii_lcell_comb result_1_add0_cZ (
	.combout(result_1_add0),
	.cout(result_1_carry_0),
	.dataa(un2_err2_add0),
	.datab(error[0]),
	.datac(VCC),
	.datad(VCC)
);
defparam result_1_add0_cZ.lut_mask=16'h9922;
defparam result_1_add0_cZ.sum_lutc_input="cin";
// @10:172
  cycloneii_lcell_comb result_1_add1_cZ (
	.combout(result_1_add1),
	.cout(result_1_carry_1),
	.dataa(un2_err2_add1),
	.datab(error[1]),
	.datac(VCC),
	.datad(VCC),
	.cin(result_1_carry_0)
);
defparam result_1_add1_cZ.lut_mask=16'h69b2;
defparam result_1_add1_cZ.sum_lutc_input="cin";
// @10:172
  cycloneii_lcell_comb result_1_add2_cZ (
	.combout(result_1_add2),
	.cout(result_1_carry_2),
	.dataa(un2_err2_add2),
	.datab(error[2]),
	.datac(VCC),
	.datad(VCC),
	.cin(result_1_carry_1)
);
defparam result_1_add2_cZ.lut_mask=16'h69b2;
defparam result_1_add2_cZ.sum_lutc_input="cin";
// @10:172
  cycloneii_lcell_comb result_1_add3_cZ (
	.combout(result_1_add3),
	.cout(result_1_carry_3),
	.dataa(un2_err2_add3),
	.datab(error[3]),
	.datac(VCC),
	.datad(VCC),
	.cin(result_1_carry_2)
);
defparam result_1_add3_cZ.lut_mask=16'h69b2;
defparam result_1_add3_cZ.sum_lutc_input="cin";
// @10:172
  cycloneii_lcell_comb result_1_add4_cZ (
	.combout(result_1_add4),
	.cout(result_1_carry_4),
	.dataa(un2_err2_add4),
	.datab(error[4]),
	.datac(VCC),
	.datad(VCC),
	.cin(result_1_carry_3)
);
defparam result_1_add4_cZ.lut_mask=16'h69b2;
defparam result_1_add4_cZ.sum_lutc_input="cin";
// @10:172
  cycloneii_lcell_comb result_1_add5_cZ (
	.combout(result_1_add5),
	.cout(result_1_carry_5),
	.dataa(un2_err2_add5),
	.datab(error[5]),
	.datac(VCC),
	.datad(VCC),
	.cin(result_1_carry_4)
);
defparam result_1_add5_cZ.lut_mask=16'h69b2;
defparam result_1_add5_cZ.sum_lutc_input="cin";
// @10:172
  cycloneii_lcell_comb result_1_add6_cZ (
	.combout(result_1_add6),
	.dataa(error[5]),
	.datab(GND),
	.datac(VCC),
	.datad(VCC),
	.cin(result_1_carry_5)
);
defparam result_1_add6_cZ.lut_mask=16'ha5a5;
defparam result_1_add6_cZ.sum_lutc_input="cin";
// @10:197
  cycloneii_lcell_comb R1_yincr_2_add0 (
	.combout(yincr_2_add0),
	.cout(yincr_2_carry_0),
	.dataa(y1_0),
	.datab(b_0),
	.datac(VCC),
	.datad(VCC),
	.cin(yincr_2_add0_start_cout)
);
defparam R1_yincr_2_add0.lut_mask=16'h69d4;
defparam R1_yincr_2_add0.sum_lutc_input="cin";
// @10:197
  cycloneii_lcell_comb R1_yincr_2_add1 (
	.combout(yincr_2_add1),
	.cout(yincr_2_carry_1),
	.dataa(y1_1),
	.datab(b_1),
	.datac(VCC),
	.datad(VCC),
	.cin(yincr_2_carry_0)
);
defparam R1_yincr_2_add1.lut_mask=16'h69d4;
defparam R1_yincr_2_add1.sum_lutc_input="cin";
// @10:197
  cycloneii_lcell_comb R1_yincr_2_add2 (
	.combout(yincr_2_add2),
	.cout(yincr_2_carry_2),
	.dataa(y1_2),
	.datab(b_2),
	.datac(VCC),
	.datad(VCC),
	.cin(yincr_2_carry_1)
);
defparam R1_yincr_2_add2.lut_mask=16'h69d4;
defparam R1_yincr_2_add2.sum_lutc_input="cin";
// @10:197
  cycloneii_lcell_comb R1_yincr_2_add3 (
	.combout(yincr_2_add3),
	.cout(yincr_2_carry_3),
	.dataa(y1_3),
	.datab(b_3),
	.datac(VCC),
	.datad(VCC),
	.cin(yincr_2_carry_2)
);
defparam R1_yincr_2_add3.lut_mask=16'h69d4;
defparam R1_yincr_2_add3.sum_lutc_input="cin";
// @10:197
  cycloneii_lcell_comb R1_yincr_2_add4 (
	.combout(yincr_2_add4),
	.cout(yincr_2_carry_4),
	.dataa(y1_4),
	.datab(b_4),
	.datac(VCC),
	.datad(VCC),
	.cin(yincr_2_carry_3)
);
defparam R1_yincr_2_add4.lut_mask=16'h69d4;
defparam R1_yincr_2_add4.sum_lutc_input="cin";
// @10:197
  cycloneii_lcell_comb R1_yincr_2_add5 (
	.combout(yincr_2_add5),
	.dataa(y1_5),
	.datab(b_5),
	.datac(VCC),
	.datad(VCC),
	.cin(yincr_2_carry_4)
);
defparam R1_yincr_2_add5.lut_mask=16'h6969;
defparam R1_yincr_2_add5.sum_lutc_input="cin";
// @10:171
  cycloneii_lcell_comb un9_err1_add0_cZ (
	.combout(un9_err1_add0),
	.cout(un9_err1_carry_0),
	.dataa(yincr[0]),
	.datab(error[0]),
	.datac(VCC),
	.datad(VCC)
);
defparam un9_err1_add0_cZ.lut_mask=16'h6688;
defparam un9_err1_add0_cZ.sum_lutc_input="cin";
// @10:171
  cycloneii_lcell_comb un9_err1_add1_cZ (
	.combout(un9_err1_add1),
	.cout(un9_err1_carry_1),
	.dataa(yincr[1]),
	.datab(error[1]),
	.datac(VCC),
	.datad(VCC),
	.cin(un9_err1_carry_0)
);
defparam un9_err1_add1_cZ.lut_mask=16'h96e8;
defparam un9_err1_add1_cZ.sum_lutc_input="cin";
// @10:171
  cycloneii_lcell_comb un9_err1_add2_cZ (
	.combout(un9_err1_add2),
	.cout(un9_err1_carry_2),
	.dataa(yincr[2]),
	.datab(error[2]),
	.datac(VCC),
	.datad(VCC),
	.cin(un9_err1_carry_1)
);
defparam un9_err1_add2_cZ.lut_mask=16'h96e8;
defparam un9_err1_add2_cZ.sum_lutc_input="cin";
// @10:171
  cycloneii_lcell_comb un9_err1_add3_cZ (
	.combout(un9_err1_add3),
	.cout(un9_err1_carry_3),
	.dataa(yincr[3]),
	.datab(error[3]),
	.datac(VCC),
	.datad(VCC),
	.cin(un9_err1_carry_2)
);
defparam un9_err1_add3_cZ.lut_mask=16'h96e8;
defparam un9_err1_add3_cZ.sum_lutc_input="cin";
// @10:171
  cycloneii_lcell_comb un9_err1_add4_cZ (
	.combout(un9_err1_add4),
	.cout(un9_err1_carry_4),
	.dataa(yincr[4]),
	.datab(error[4]),
	.datac(VCC),
	.datad(VCC),
	.cin(un9_err1_carry_3)
);
defparam un9_err1_add4_cZ.lut_mask=16'h96e8;
defparam un9_err1_add4_cZ.sum_lutc_input="cin";
// @10:171
  cycloneii_lcell_comb un9_err1_add5_cZ (
	.combout(un9_err1_add5),
	.cout(un9_err1_carry_5),
	.dataa(yincr[5]),
	.datab(error[5]),
	.datac(VCC),
	.datad(VCC),
	.cin(un9_err1_carry_4)
);
defparam un9_err1_add5_cZ.lut_mask=16'h96e8;
defparam un9_err1_add5_cZ.sum_lutc_input="cin";
// @10:171
  cycloneii_lcell_comb un9_err1_add6_cZ (
	.combout(un9_err1_add6),
	.dataa(GND),
	.datab(error[5]),
	.datac(VCC),
	.datad(VCC),
	.cin(un9_err1_carry_5)
);
defparam un9_err1_add6_cZ.lut_mask=16'h3c3c;
defparam un9_err1_add6_cZ.sum_lutc_input="cin";
// @10:172
  cycloneii_lcell_comb C1_un2_err2_add0 (
	.combout(un2_err2_add0),
	.cout(un2_err2_carry_0),
	.dataa(yincr[0]),
	.datab(xincr[0]),
	.datac(VCC),
	.datad(VCC),
	.cin(un2_err2_add0_start_cout)
);
defparam C1_un2_err2_add0.lut_mask=16'h69d4;
defparam C1_un2_err2_add0.sum_lutc_input="cin";
// @10:172
  cycloneii_lcell_comb C1_un2_err2_add1 (
	.combout(un2_err2_add1),
	.cout(un2_err2_carry_1),
	.dataa(yincr[1]),
	.datab(xincr[1]),
	.datac(VCC),
	.datad(VCC),
	.cin(un2_err2_carry_0)
);
defparam C1_un2_err2_add1.lut_mask=16'h69d4;
defparam C1_un2_err2_add1.sum_lutc_input="cin";
// @10:172
  cycloneii_lcell_comb C1_un2_err2_add2 (
	.combout(un2_err2_add2),
	.cout(un2_err2_carry_2),
	.dataa(yincr[2]),
	.datab(xincr[2]),
	.datac(VCC),
	.datad(VCC),
	.cin(un2_err2_carry_1)
);
defparam C1_un2_err2_add2.lut_mask=16'h69d4;
defparam C1_un2_err2_add2.sum_lutc_input="cin";
// @10:172
  cycloneii_lcell_comb C1_un2_err2_add3 (
	.combout(un2_err2_add3),
	.cout(un2_err2_carry_3),
	.dataa(yincr[3]),
	.datab(xincr[3]),
	.datac(VCC),
	.datad(VCC),
	.cin(un2_err2_carry_2)
);
defparam C1_un2_err2_add3.lut_mask=16'h69d4;
defparam C1_un2_err2_add3.sum_lutc_input="cin";
// @10:172
  cycloneii_lcell_comb C1_un2_err2_add4 (
	.combout(un2_err2_add4),
	.cout(un2_err2_carry_4),
	.dataa(yincr[4]),
	.datab(xincr[4]),
	.datac(VCC),
	.datad(VCC),
	.cin(un2_err2_carry_3)
);
defparam C1_un2_err2_add4.lut_mask=16'h69d4;
defparam C1_un2_err2_add4.sum_lutc_input="cin";
// @10:172
  cycloneii_lcell_comb C1_un2_err2_add5 (
	.combout(un2_err2_add5),
	.dataa(yincr[5]),
	.datab(xincr[5]),
	.datac(VCC),
	.datad(VCC),
	.cin(un2_err2_carry_4)
);
defparam C1_un2_err2_add5.lut_mask=16'h6969;
defparam C1_un2_err2_add5.sum_lutc_input="cin";
// @10:196
  cycloneii_lcell_comb R1_xincr_3_add0 (
	.combout(xincr_3_add0),
	.cout(xincr_3_carry_0),
	.dataa(x1_0),
	.datab(b_0_0),
	.datac(VCC),
	.datad(VCC),
	.cin(xincr_3_add0_start_cout)
);
defparam R1_xincr_3_add0.lut_mask=16'h69d4;
defparam R1_xincr_3_add0.sum_lutc_input="cin";
// @10:196
  cycloneii_lcell_comb R1_xincr_3_add1 (
	.combout(xincr_3_add1),
	.cout(xincr_3_carry_1),
	.dataa(x1_1),
	.datab(b_0_1),
	.datac(VCC),
	.datad(VCC),
	.cin(xincr_3_carry_0)
);
defparam R1_xincr_3_add1.lut_mask=16'h69d4;
defparam R1_xincr_3_add1.sum_lutc_input="cin";
// @10:196
  cycloneii_lcell_comb R1_xincr_3_add2 (
	.combout(xincr_3_add2),
	.cout(xincr_3_carry_2),
	.dataa(x1_2),
	.datab(b_0_2),
	.datac(VCC),
	.datad(VCC),
	.cin(xincr_3_carry_1)
);
defparam R1_xincr_3_add2.lut_mask=16'h69d4;
defparam R1_xincr_3_add2.sum_lutc_input="cin";
// @10:196
  cycloneii_lcell_comb R1_xincr_3_add3 (
	.combout(xincr_3_add3),
	.cout(xincr_3_carry_3),
	.dataa(x1_3),
	.datab(b_0_3),
	.datac(VCC),
	.datad(VCC),
	.cin(xincr_3_carry_2)
);
defparam R1_xincr_3_add3.lut_mask=16'h69d4;
defparam R1_xincr_3_add3.sum_lutc_input="cin";
// @10:196
  cycloneii_lcell_comb R1_xincr_3_add4 (
	.combout(xincr_3_add4),
	.cout(xincr_3_carry_4),
	.dataa(x1_4),
	.datab(b_0_4),
	.datac(VCC),
	.datad(VCC),
	.cin(xincr_3_carry_3)
);
defparam R1_xincr_3_add4.lut_mask=16'h69d4;
defparam R1_xincr_3_add4.sum_lutc_input="cin";
// @10:196
  cycloneii_lcell_comb R1_xincr_3_add5 (
	.combout(xincr_3_add5),
	.dataa(x1_5),
	.datab(b_0_5),
	.datac(VCC),
	.datad(VCC),
	.cin(xincr_3_carry_4)
);
defparam R1_xincr_3_add5.lut_mask=16'h6969;
defparam R1_xincr_3_add5.sum_lutc_input="cin";
  cycloneii_lcell_comb R1_xincr_2_0_0__g0_e (
	.combout(xincr_2_0_0__g0_e),
	.dataa(db_fsm_state_2),
	.datab(db_fsm_state_1),
	.datac(VCC),
	.datad(VCC)
);
defparam R1_xincr_2_0_0__g0_e.lut_mask=16'heeee;
defparam R1_xincr_2_0_0__g0_e.sum_lutc_input="datac";
// @10:185
  cycloneii_lcell_comb un1_error_2_v_0_5_ (
	.combout(un1_error_2_v_0[5]),
	.dataa(xincr[5]),
	.datab(y1_2_sqmuxa),
	.datac(VCC),
	.datad(VCC)
);
defparam un1_error_2_v_0_5_.lut_mask=16'h4444;
defparam un1_error_2_v_0_5_.sum_lutc_input="datac";
// @10:185
  cycloneii_lcell_comb un1_error_2_v_0_4_ (
	.combout(un1_error_2_v_0[4]),
	.dataa(xincr[4]),
	.datab(y1_2_sqmuxa),
	.datac(VCC),
	.datad(VCC)
);
defparam un1_error_2_v_0_4_.lut_mask=16'h4444;
defparam un1_error_2_v_0_4_.sum_lutc_input="datac";
// @10:185
  cycloneii_lcell_comb un1_error_2_v_0_3_ (
	.combout(un1_error_2_v_0[3]),
	.dataa(xincr[3]),
	.datab(y1_2_sqmuxa),
	.datac(VCC),
	.datad(VCC)
);
defparam un1_error_2_v_0_3_.lut_mask=16'h4444;
defparam un1_error_2_v_0_3_.sum_lutc_input="datac";
// @10:185
  cycloneii_lcell_comb un1_error_2_v_0_2_ (
	.combout(un1_error_2_v_0[2]),
	.dataa(xincr[2]),
	.datab(y1_2_sqmuxa),
	.datac(VCC),
	.datad(VCC)
);
defparam un1_error_2_v_0_2_.lut_mask=16'h4444;
defparam un1_error_2_v_0_2_.sum_lutc_input="datac";
// @10:185
  cycloneii_lcell_comb un1_error_2_v_0_1_ (
	.combout(un1_error_2_v_0[1]),
	.dataa(xincr[1]),
	.datab(y1_2_sqmuxa),
	.datac(VCC),
	.datad(VCC)
);
defparam un1_error_2_v_0_1_.lut_mask=16'h4444;
defparam un1_error_2_v_0_1_.sum_lutc_input="datac";
// @10:185
  cycloneii_lcell_comb un1_error_2_v_0_0_ (
	.combout(un1_error_2_v_0[0]),
	.dataa(xincr[0]),
	.datab(y1_2_sqmuxa),
	.datac(VCC),
	.datad(VCC)
);
defparam un1_error_2_v_0_0_.lut_mask=16'h4444;
defparam un1_error_2_v_0_0_.sum_lutc_input="datac";
// @10:185
  cycloneii_lcell_comb un1_error_2_v_2_ (
	.combout(un1_error_2_v[2]),
	.dataa(db_fsm_state_2),
	.datab(error[2]),
	.datac(VCC),
	.datad(VCC)
);
defparam un1_error_2_v_2_.lut_mask=16'h4444;
defparam un1_error_2_v_2_.sum_lutc_input="datac";
// @10:185
  cycloneii_lcell_comb un1_error_2_v_0_ (
	.combout(un1_error_2_v[0]),
	.dataa(db_fsm_state_2),
	.datab(error[0]),
	.datac(VCC),
	.datad(VCC)
);
defparam un1_error_2_v_0_.lut_mask=16'h4444;
defparam un1_error_2_v_0_.sum_lutc_input="datac";
// @10:185
  cycloneii_lcell_comb un4_0_a2_5_ (
	.combout(un4_0_a2[5]),
	.dataa(yincr[0]),
	.datab(un4_0_a2_1[5]),
	.datac(VCC),
	.datad(VCC)
);
defparam un4_0_a2_5_.lut_mask=16'h8888;
defparam un4_0_a2_5_.sum_lutc_input="datac";
// @10:185
  cycloneii_lcell_comb un4_0_a2_4_ (
	.combout(un4_0_a2[4]),
	.dataa(yincr[1]),
	.datab(un4_0_a2_1[5]),
	.datac(VCC),
	.datad(VCC)
);
defparam un4_0_a2_4_.lut_mask=16'h8888;
defparam un4_0_a2_4_.sum_lutc_input="datac";
// @10:185
  cycloneii_lcell_comb un4_0_a2_3_ (
	.combout(un4_0_a2[3]),
	.dataa(yincr[2]),
	.datab(un4_0_a2_1[5]),
	.datac(VCC),
	.datad(VCC)
);
defparam un4_0_a2_3_.lut_mask=16'h8888;
defparam un4_0_a2_3_.sum_lutc_input="datac";
// @10:185
  cycloneii_lcell_comb un4_0_a2_2_ (
	.combout(un4_0_a2[2]),
	.dataa(yincr[3]),
	.datab(un4_0_a2_1[5]),
	.datac(VCC),
	.datad(VCC)
);
defparam un4_0_a2_2_.lut_mask=16'h8888;
defparam un4_0_a2_2_.sum_lutc_input="datac";
// @10:185
  cycloneii_lcell_comb un4_0_a2_1_ (
	.combout(un4_0_a2[1]),
	.dataa(yincr[4]),
	.datab(un4_0_a2_1[5]),
	.datac(VCC),
	.datad(VCC)
);
defparam un4_0_a2_1_.lut_mask=16'h8888;
defparam un4_0_a2_1_.sum_lutc_input="datac";
// @10:185
  cycloneii_lcell_comb un4_0_a2_0_ (
	.combout(un4_0_a2[0]),
	.dataa(yincr[5]),
	.datab(un4_0_a2_1[5]),
	.datac(VCC),
	.datad(VCC)
);
defparam un4_0_a2_0_.lut_mask=16'h8888;
defparam un4_0_a2_0_.sum_lutc_input="datac";
// @10:175
  cycloneii_lcell_comb C1_un2_x1_0 (
	.combout(un2_x1_0),
	.dataa(ynew[0]),
	.datab(y1_0),
	.datac(VCC),
	.datad(VCC)
);
defparam C1_un2_x1_0.lut_mask=16'h6666;
defparam C1_un2_x1_0.sum_lutc_input="datac";
// @10:185
  cycloneii_lcell_comb un1_error_2_v_1_ (
	.combout(un1_error_2_v[1]),
	.dataa(db_fsm_state_2),
	.datab(error[1]),
	.datac(VCC),
	.datad(VCC)
);
defparam un1_error_2_v_1_.lut_mask=16'h4444;
defparam un1_error_2_v_1_.sum_lutc_input="datac";
// @10:185
  cycloneii_lcell_comb un1_error_2_v_3_ (
	.combout(un1_error_2_v[3]),
	.dataa(db_fsm_state_2),
	.datab(error[3]),
	.datac(VCC),
	.datad(VCC)
);
defparam un1_error_2_v_3_.lut_mask=16'h4444;
defparam un1_error_2_v_3_.sum_lutc_input="datac";
// @10:185
  cycloneii_lcell_comb un1_error_2_v_4_ (
	.combout(un1_error_2_v[4]),
	.dataa(db_fsm_state_2),
	.datab(error[4]),
	.datac(VCC),
	.datad(VCC)
);
defparam un1_error_2_v_4_.lut_mask=16'h4444;
defparam un1_error_2_v_4_.sum_lutc_input="datac";
// @10:185
  cycloneii_lcell_comb un1_error_2_v_5_ (
	.combout(un1_error_2_v[5]),
	.dataa(db_fsm_state_2),
	.datab(error[5]),
	.datac(VCC),
	.datad(VCC)
);
defparam un1_error_2_v_5_.lut_mask=16'h4444;
defparam un1_error_2_v_5_.sum_lutc_input="datac";
// @3:903
  cycloneii_lcell_comb C1_op_abs_inf_abs0_1_ (
	.combout(inf_abs0[1]),
	.dataa(un9_err1_add0),
	.datab(un9_err1_add1),
	.datac(un9_err1_add6),
	.datad(VCC)
);
defparam C1_op_abs_inf_abs0_1_.lut_mask=16'h6c6c;
defparam C1_op_abs_inf_abs0_1_.sum_lutc_input="datac";
// @10:128
  cycloneii_lcell_comb inf_abs0_a_0_anc2_cZ (
	.combout(inf_abs0_a_0_anc2),
	.dataa(un9_err1_add0),
	.datab(un9_err1_add1),
	.datac(un9_err1_add2),
	.datad(VCC)
);
defparam inf_abs0_a_0_anc2_cZ.lut_mask=16'h0101;
defparam inf_abs0_a_0_anc2_cZ.sum_lutc_input="datac";
// @3:903
  cycloneii_lcell_comb C1_op_abs_inf_abs1_1_ (
	.combout(inf_abs1[1]),
	.dataa(result_1_add0),
	.datab(result_1_add1),
	.datac(result_1_add6),
	.datad(VCC)
);
defparam C1_op_abs_inf_abs1_1_.lut_mask=16'h3636;
defparam C1_op_abs_inf_abs1_1_.sum_lutc_input="datac";
// @10:128
  cycloneii_lcell_comb inf_abs1_a_1_anc2_cZ (
	.combout(inf_abs1_a_1_anc2),
	.dataa(result_1_add0),
	.datab(result_1_add1),
	.datac(result_1_add2),
	.datad(VCC)
);
defparam inf_abs1_a_1_anc2_cZ.lut_mask=16'h8080;
defparam inf_abs1_a_1_anc2_cZ.sum_lutc_input="datac";
// @10:128
  cycloneii_lcell_comb R1_x1_c2 (
	.combout(x1_c2),
	.dataa(x1_0),
	.datab(x1_1),
	.datac(x1_2),
	.datad(VCC)
);
defparam R1_x1_c2.lut_mask=16'h8080;
defparam R1_x1_c2.sum_lutc_input="datac";
// @10:128
  cycloneii_lcell_comb R1_y1_c2 (
	.combout(y1_c2),
	.dataa(y1_0),
	.datab(y1_1),
	.datac(y1_2),
	.datad(VCC)
);
defparam R1_y1_c2.lut_mask=16'h8080;
defparam R1_y1_c2.sum_lutc_input="datac";
// @10:175
  cycloneii_lcell_comb C1_un3_x1_1 (
	.combout(un3_x1_1),
	.dataa(xnew[5]),
	.datab(xnew[4]),
	.datac(x1_5),
	.datad(x1_4)
);
defparam C1_un3_x1_1.lut_mask=16'h8421;
defparam C1_un3_x1_1.sum_lutc_input="datac";
// @10:175
  cycloneii_lcell_comb C1_un3_x1_2 (
	.combout(un3_x1_2),
	.dataa(ynew[3]),
	.datab(ynew[2]),
	.datac(y1_3),
	.datad(y1_2)
);
defparam C1_un3_x1_2.lut_mask=16'h8421;
defparam C1_un3_x1_2.sum_lutc_input="datac";
// @10:175
  cycloneii_lcell_comb C1_un3_x1_4 (
	.combout(un3_x1_4),
	.dataa(xnew[1]),
	.datab(ynew[4]),
	.datac(x1_1),
	.datad(y1_4)
);
defparam C1_un3_x1_4.lut_mask=16'h8421;
defparam C1_un3_x1_4.sum_lutc_input="datac";
// @3:903
  cycloneii_lcell_comb C1_op_abs_inf_abs0_2_ (
	.combout(inf_abs0[2]),
	.dataa(un9_err1_add0),
	.datab(un9_err1_add1),
	.datac(un9_err1_add2),
	.datad(un9_err1_add6)
);
defparam C1_op_abs_inf_abs0_2_.lut_mask=16'h1ef0;
defparam C1_op_abs_inf_abs0_2_.sum_lutc_input="datac";
// @3:903
  cycloneii_lcell_comb C1_op_abs_inf_abs1_2_ (
	.combout(inf_abs1[2]),
	.dataa(result_1_add0),
	.datab(result_1_add1),
	.datac(result_1_add2),
	.datad(result_1_add6)
);
defparam C1_op_abs_inf_abs1_2_.lut_mask=16'h0f78;
defparam C1_op_abs_inf_abs1_2_.sum_lutc_input="datac";
// @10:185
  cycloneii_lcell_comb un4_0_a2_0_a0_2_5_ (
	.combout(un4_0_a2_0_a1_2[5]),
	.dataa(db_fsm_state_0),
	.datab(db_fsm_state_1),
	.datac(db_fsm_state_2),
	.datad(un7_state)
);
defparam un4_0_a2_0_a0_2_5_.lut_mask=16'h0200;
defparam un4_0_a2_0_a0_2_5_.sum_lutc_input="datac";
// @10:175
  cycloneii_lcell_comb C1_un3_x1_8 (
	.combout(un3_x1_8),
	.dataa(xnew[2]),
	.datab(x1_2),
	.datac(un2_x1_0),
	.datad(un3_x1_4)
);
defparam C1_un3_x1_8.lut_mask=16'h0900;
defparam C1_un3_x1_8.sum_lutc_input="datac";
// @3:903
  cycloneii_lcell_comb C1_op_abs_inf_abs0_3_ (
	.combout(inf_abs0[3]),
	.dataa(un9_err1_add3),
	.datab(un9_err1_add6),
	.datac(inf_abs0_a_0_anc2),
	.datad(VCC)
);
defparam C1_op_abs_inf_abs0_3_.lut_mask=16'ha6a6;
defparam C1_op_abs_inf_abs0_3_.sum_lutc_input="datac";
// @10:128
  cycloneii_lcell_comb inf_abs0_a_0_anc4_cZ (
	.combout(inf_abs0_a_0_anc4),
	.dataa(un9_err1_add3),
	.datab(un9_err1_add4),
	.datac(inf_abs0_a_0_anc2),
	.datad(VCC)
);
defparam inf_abs0_a_0_anc4_cZ.lut_mask=16'h1010;
defparam inf_abs0_a_0_anc4_cZ.sum_lutc_input="datac";
// @3:903
  cycloneii_lcell_comb C1_op_abs_inf_abs1_3_ (
	.combout(inf_abs1[3]),
	.dataa(result_1_add3),
	.datab(result_1_add6),
	.datac(inf_abs1_a_1_anc2),
	.datad(VCC)
);
defparam C1_op_abs_inf_abs1_3_.lut_mask=16'h5656;
defparam C1_op_abs_inf_abs1_3_.sum_lutc_input="datac";
// @10:128
  cycloneii_lcell_comb inf_abs1_a_1_anc4_cZ (
	.combout(inf_abs1_a_1_anc4),
	.dataa(result_1_add3),
	.datab(result_1_add4),
	.datac(inf_abs1_a_1_anc2),
	.datad(VCC)
);
defparam inf_abs1_a_1_anc4_cZ.lut_mask=16'h8080;
defparam inf_abs1_a_1_anc4_cZ.sum_lutc_input="datac";
  cycloneii_lcell_comb R1_x1_c2_RNIAC7P (
	.combout(x1_e5_0_g6),
	.dataa(x1_4),
	.datab(db_fsm_state_2),
	.datac(x1_3),
	.datad(x1_c2)
);
defparam R1_x1_c2_RNIAC7P.lut_mask=16'h2000;
defparam R1_x1_c2_RNIAC7P.sum_lutc_input="datac";
  cycloneii_lcell_comb R1_y1_RNO_0_5_ (
	.combout(y1_e5_0_g4),
	.dataa(y1_4),
	.datab(db_fsm_state_2),
	.datac(y1_3),
	.datad(y1_c2)
);
defparam R1_y1_RNO_0_5_.lut_mask=16'h2000;
defparam R1_y1_RNO_0_5_.sum_lutc_input="datac";
// @10:175
  cycloneii_lcell_comb C1_un3_x1_10 (
	.combout(un3_x1_10),
	.dataa(xnew[3]),
	.datab(x1_3),
	.datac(un3_x1_1),
	.datad(un3_x1_8)
);
defparam C1_un3_x1_10.lut_mask=16'h9000;
defparam C1_un3_x1_10.sum_lutc_input="datac";
// @3:903
  cycloneii_lcell_comb C1_op_abs_inf_abs0_4_ (
	.combout(inf_abs0[4]),
	.dataa(un9_err1_add3),
	.datab(un9_err1_add4),
	.datac(un9_err1_add6),
	.datad(inf_abs0_a_0_anc2)
);
defparam C1_op_abs_inf_abs0_4_.lut_mask=16'h6c3c;
defparam C1_op_abs_inf_abs0_4_.sum_lutc_input="datac";
// @3:903
  cycloneii_lcell_comb C1_op_abs_inf_abs1_4_ (
	.combout(inf_abs1[4]),
	.dataa(result_1_add3),
	.datab(result_1_add4),
	.datac(result_1_add6),
	.datad(inf_abs1_a_1_anc2)
);
defparam C1_op_abs_inf_abs1_4_.lut_mask=16'h363c;
defparam C1_op_abs_inf_abs1_4_.sum_lutc_input="datac";
// @3:903
  cycloneii_lcell_comb C1_op_abs_inf_abs0_6_ (
	.combout(inf_abs0[6]),
	.dataa(un9_err1_add5),
	.datab(un9_err1_add6),
	.datac(inf_abs0_a_0_anc4),
	.datad(VCC)
);
defparam C1_op_abs_inf_abs0_6_.lut_mask=16'h4040;
defparam C1_op_abs_inf_abs0_6_.sum_lutc_input="datac";
// @3:903
  cycloneii_lcell_comb C1_op_abs_inf_abs1_6_ (
	.combout(inf_abs1[6]),
	.dataa(result_1_add5),
	.datab(result_1_add6),
	.datac(inf_abs1_a_1_anc4),
	.datad(VCC)
);
defparam C1_op_abs_inf_abs1_6_.lut_mask=16'h2020;
defparam C1_op_abs_inf_abs1_6_.sum_lutc_input="datac";
// @3:903
  cycloneii_lcell_comb C1_op_abs_inf_abs0_5_ (
	.combout(inf_abs0[5]),
	.dataa(un9_err1_add5),
	.datab(un9_err1_add6),
	.datac(inf_abs0_a_0_anc4),
	.datad(VCC)
);
defparam C1_op_abs_inf_abs0_5_.lut_mask=16'ha6a6;
defparam C1_op_abs_inf_abs0_5_.sum_lutc_input="datac";
// @3:903
  cycloneii_lcell_comb C1_op_abs_inf_abs1_5_ (
	.combout(inf_abs1[5]),
	.dataa(result_1_add5),
	.datab(result_1_add6),
	.datac(inf_abs1_a_1_anc4),
	.datad(VCC)
);
defparam C1_op_abs_inf_abs1_5_.lut_mask=16'h5656;
defparam C1_op_abs_inf_abs1_5_.sum_lutc_input="datac";
  cycloneii_lcell_comb R1_x1_RNIP07D_2_ (
	.combout(x1_e2_0_g1),
	.dataa(db_fsm_state_2),
	.datab(x1_2),
	.datac(b_0_2),
	.datad(VCC)
);
defparam R1_x1_RNIP07D_2_.lut_mask=16'he4e4;
defparam R1_x1_RNIP07D_2_.sum_lutc_input="datac";
  cycloneii_lcell_comb R1_x1_RNIR27D_3_ (
	.combout(x1_e3_0_g1),
	.dataa(db_fsm_state_2),
	.datab(x1_3),
	.datac(b_0_3),
	.datad(VCC)
);
defparam R1_x1_RNIR27D_3_.lut_mask=16'he4e4;
defparam R1_x1_RNIR27D_3_.sum_lutc_input="datac";
  cycloneii_lcell_comb R1_x1_RNIT47D_4_ (
	.combout(x1_e4_0_g1),
	.dataa(db_fsm_state_2),
	.datab(x1_4),
	.datac(b_0_4),
	.datad(VCC)
);
defparam R1_x1_RNIT47D_4_.lut_mask=16'he4e4;
defparam R1_x1_RNIT47D_4_.sum_lutc_input="datac";
  cycloneii_lcell_comb R1_x1_RNINU6D_1_ (
	.combout(x1_e1_0_g1),
	.dataa(db_fsm_state_2),
	.datab(x1_1),
	.datac(b_0_1),
	.datad(VCC)
);
defparam R1_x1_RNINU6D_1_.lut_mask=16'he4e4;
defparam R1_x1_RNINU6D_1_.sum_lutc_input="datac";
  cycloneii_lcell_comb R1_x1_RNO_5_ (
	.combout(x1_e5_0_g8),
	.dataa(x1_e5_0_g6),
	.datab(b_0_5),
	.datac(VCC),
	.datad(VCC)
);
defparam R1_x1_RNO_5_.lut_mask=16'h6666;
defparam R1_x1_RNO_5_.sum_lutc_input="datac";
  cycloneii_lcell_comb R1_y1_RNO_1_5_ (
	.combout(y1_e5_0_m2),
	.dataa(db_fsm_state_2),
	.datab(y1_5),
	.datac(b_5),
	.datad(VCC)
);
defparam R1_y1_RNO_1_5_.lut_mask=16'h1b1b;
defparam R1_y1_RNO_1_5_.sum_lutc_input="datac";
  cycloneii_lcell_comb R1_y1_RNIVDNR_4_ (
	.combout(y1_e4_0_g3),
	.dataa(db_fsm_state_2),
	.datab(y1_4),
	.datac(b_4),
	.datad(VCC)
);
defparam R1_y1_RNIVDNR_4_.lut_mask=16'he4e4;
defparam R1_y1_RNIVDNR_4_.sum_lutc_input="datac";
// @10:206
  cycloneii_lcell_comb R1_un12_disable (
	.combout(un12_disable),
	.dataa(un15_disable_6),
	.datab(un12_disable_5),
	.datac(VCC),
	.datad(VCC)
);
defparam R1_un12_disable.lut_mask=16'h8888;
defparam R1_un12_disable.sum_lutc_input="datac";
// @10:185
  cycloneii_lcell_comb un1_disable_1_cZ (
	.combout(un1_disable_1),
	.dataa(db_fsm_state_2),
	.datab(db_fsm_state_1),
	.datac(un3_x1),
	.datad(disable_i_a2)
);
defparam un1_disable_1_cZ.lut_mask=16'h7475;
defparam un1_disable_1_cZ.sum_lutc_input="datac";
  cycloneii_lcell_comb R1_x1_RNO_2_ (
	.combout(x1_e2_0_g4),
	.dataa(x1_0),
	.datab(x1_1),
	.datac(x1_e2_0_g1),
	.datad(VCC)
);
defparam R1_x1_RNO_2_.lut_mask=16'h7878;
defparam R1_x1_RNO_2_.sum_lutc_input="datac";
  cycloneii_lcell_comb R1_x1_RNO_3_ (
	.combout(x1_e3_0_g4),
	.dataa(x1_c2),
	.datab(x1_e3_0_g1),
	.datac(VCC),
	.datad(VCC)
);
defparam R1_x1_RNO_3_.lut_mask=16'h6666;
defparam R1_x1_RNO_3_.sum_lutc_input="datac";
  cycloneii_lcell_comb R1_x1_RNO_4_ (
	.combout(x1_e4_0_g4),
	.dataa(x1_3),
	.datab(x1_c2),
	.datac(x1_e4_0_g1),
	.datad(VCC)
);
defparam R1_x1_RNO_4_.lut_mask=16'h7878;
defparam R1_x1_RNO_4_.sum_lutc_input="datac";
  cycloneii_lcell_comb R1_y1_RNO_0_1_ (
	.combout(y1_e1_0_m3),
	.dataa(y1_0),
	.datab(y1_1),
	.datac(db_fsm_state_2),
	.datad(b_1)
);
defparam R1_y1_RNO_0_1_.lut_mask=16'h09f9;
defparam R1_y1_RNO_0_1_.sum_lutc_input="datac";
  cycloneii_lcell_comb R1_x1_RNO_0_ (
	.combout(x1_e0_0_g0x),
	.dataa(x1_0),
	.datab(db_fsm_state_2),
	.datac(b_0_0),
	.datad(VCC)
);
defparam R1_x1_RNO_0_.lut_mask=16'hd1d1;
defparam R1_x1_RNO_0_.sum_lutc_input="datac";
  cycloneii_lcell_comb R1_x1_RNO_1_ (
	.combout(x1_e1_0_g4),
	.dataa(x1_0),
	.datab(x1_e1_0_g1),
	.datac(VCC),
	.datad(VCC)
);
defparam R1_x1_RNO_1_.lut_mask=16'h6666;
defparam R1_x1_RNO_1_.sum_lutc_input="datac";
// @10:201
  cycloneii_lcell_comb R1_un7_disable (
	.combout(un7_disable),
	.dataa(db_fsm_state_1),
	.datab(xincr_2_0_0__g0_e),
	.datac(un3_x1),
	.datad(VCC)
);
defparam R1_un7_disable.lut_mask=16'hdcdc;
defparam R1_un7_disable.sum_lutc_input="datac";
  cycloneii_lcell_comb R1_y1_RNO_4_ (
	.combout(y1_e4_0_g4),
	.dataa(y1_3),
	.datab(y1_c2),
	.datac(y1_e4_0_g3),
	.datad(VCC)
);
defparam R1_y1_RNO_4_.lut_mask=16'h7878;
defparam R1_y1_RNO_4_.sum_lutc_input="datac";
  cycloneii_lcell_comb R1_y1_RNO_0_3_ (
	.combout(y1_e3_0_m3),
	.dataa(y1_3),
	.datab(db_fsm_state_2),
	.datac(y1_c2),
	.datad(b_3)
);
defparam R1_y1_RNO_0_3_.lut_mask=16'h21ed;
defparam R1_y1_RNO_0_3_.sum_lutc_input="datac";
  cycloneii_lcell_comb R1_y1_RNO_0_ (
	.combout(y1_e0_0_g0_i_x4),
	.dataa(y1_0),
	.datab(db_fsm_state_2),
	.datac(b_0),
	.datad(VCC)
);
defparam R1_y1_RNO_0_.lut_mask=16'hd1d1;
defparam R1_y1_RNO_0_.sum_lutc_input="datac";
// @10:185
  cycloneii_lcell_comb un4_0_a2_0_a1_1_5_ (
	.combout(un4_0_a2_0_a1_1[5]),
	.dataa(un4_0_a2_0_a1_2[5]),
	.datab(is_same),
	.datac(un3_x1),
	.datad(VCC)
);
defparam un4_0_a2_0_a1_1_5_.lut_mask=16'h0808;
defparam un4_0_a2_0_a1_1_5_.sum_lutc_input="datac";
  cycloneii_lcell_comb R1_y1_RNO_1_ (
	.combout(y1_e1_0_m5),
	.dataa(y1_1),
	.datab(y1_e1_0_m3),
	.datac(y1_e0_0_g0_i_o4),
	.datad(VCC)
);
defparam R1_y1_RNO_1_.lut_mask=16'h3a3a;
defparam R1_y1_RNO_1_.sum_lutc_input="datac";
  cycloneii_lcell_comb C1_un3_x1_10_RNIMFGI3 (
	.combout(x1_e0_0_g0_e_i),
	.dataa(db_fsm_state_1),
	.datab(db_fsm_state_2),
	.datac(un3_x1),
	.datad(disable_i_a2)
);
defparam C1_un3_x1_10_RNIMFGI3.lut_mask=16'hcdcc;
defparam C1_un3_x1_10_RNIMFGI3.sum_lutc_input="datac";
  cycloneii_lcell_comb R1_y1_RNO_5_ (
	.combout(y1_e5_0_m5),
	.dataa(y1_5),
	.datab(y1_e5_0_g4),
	.datac(y1_e5_0_m2),
	.datad(y1_e0_0_g0_i_o4)
);
defparam R1_y1_RNO_5_.lut_mask=16'hc3aa;
defparam R1_y1_RNO_5_.sum_lutc_input="datac";
  cycloneii_lcell_comb R1_y1_RNO_3_ (
	.combout(y1_e3_0_m5),
	.dataa(y1_3),
	.datab(y1_e3_0_m3),
	.datac(y1_e0_0_g0_i_o4),
	.datad(VCC)
);
defparam R1_y1_RNO_3_.lut_mask=16'h3a3a;
defparam R1_y1_RNO_3_.sum_lutc_input="datac";
  cycloneii_lcell_comb R1_y1_RNO_0_2_ (
	.combout(y1_e2_0_m5_a),
	.dataa(y1_0),
	.datab(y1_1),
	.datac(db_fsm_state_2),
	.datad(b_2)
);
defparam R1_y1_RNO_0_2_.lut_mask=16'h07f7;
defparam R1_y1_RNO_0_2_.sum_lutc_input="datac";
  cycloneii_lcell_comb R1_y1_RNO_2_ (
	.combout(y1_e2_0_m5),
	.dataa(y1_2),
	.datab(db_fsm_state_2),
	.datac(y1_e2_0_m5_a),
	.datad(y1_e0_0_g0_i_o4)
);
defparam R1_y1_RNO_2_.lut_mask=16'h2daa;
defparam R1_y1_RNO_2_.sum_lutc_input="datac";
// @10:185
  cycloneii_lcell_comb un4_0_a2_0_a0_2_2_5_ (
	.combout(un4_0_a2_0_a0_2_2[5]),
	.dataa(un4_0_a2_0_a1_2[5]),
	.datab(vram_write_i7lto31),
	.datac(m3),
	.datad(un3_x1)
);
defparam un4_0_a2_0_a0_2_2_5_.lut_mask=16'h0002;
defparam un4_0_a2_0_a0_2_2_5_.sum_lutc_input="datac";
  cycloneii_lcell_comb R1_x1_RNO_0_5_ (
	.combout(x1_e5_0_g1),
	.dataa(x1_5),
	.datab(x1_e5_0_g6),
	.datac(un1_disable_1),
	.datad(VCC)
);
defparam R1_x1_RNO_0_5_.lut_mask=16'ha6a6;
defparam R1_x1_RNO_0_5_.sum_lutc_input="datac";
  cycloneii_lcell_comb R1_un12_disable_RNIGQE31 (
	.combout(y1_e0_0_g0_i_o4),
	.dataa(un7_disable),
	.datab(un15_disable),
	.datac(un1_disable_1),
	.datad(un12_disable)
);
defparam R1_un12_disable_RNIGQE31.lut_mask=16'h0f0e;
defparam R1_un12_disable_RNIGQE31.sum_lutc_input="datac";
// @10:185
  cycloneii_lcell_comb un4_0_a2_0_a0_5_ (
	.combout(un4_0_a2_0_a0[5]),
	.dataa(word_reg_delayed_6),
	.datab(vram_write_i_4_0),
	.datac(un4_0_a2_0_a0_2_2[5]),
	.datad(vram_write_i_6)
);
defparam un4_0_a2_0_a0_5_.lut_mask=16'h0010;
defparam un4_0_a2_0_a0_5_.sum_lutc_input="datac";
// @10:185
  cycloneii_lcell_comb un4_0_a2_1_5_ (
	.combout(un4_0_a2_1[5]),
	.dataa(vram_write_i7lto31),
	.datab(m3),
	.datac(un4_0_a2_0_a1_1[5]),
	.datad(un4_0_a2_0_a0[5])
);
defparam un4_0_a2_1_5_.lut_mask=16'hff10;
defparam un4_0_a2_1_5_.sum_lutc_input="datac";
  cycloneii_lcell_comb R1_ynew_RNIJF801_5_ (
	.combout(g0_3_0),
	.dataa(ynew[5]),
	.datab(y1_5),
	.datac(db_fsm_state_2),
	.datad(VCC)
);
defparam R1_ynew_RNIJF801_5_.lut_mask=16'h0909;
defparam R1_ynew_RNIJF801_5_.sum_lutc_input="datac";
  cycloneii_lcell_comb R1_xnew_RNIQ25A1_0_ (
	.combout(g0_3_1),
	.dataa(xnew[0]),
	.datab(ynew[1]),
	.datac(x1_0),
	.datad(y1_1)
);
defparam R1_xnew_RNIQ25A1_0_.lut_mask=16'h8421;
defparam R1_xnew_RNIQ25A1_0_.sum_lutc_input="datac";
  cycloneii_lcell_comb R1_un15_disable_R1_un15_disable_2_RNI7L291 (
	.combout(g3_4),
	.dataa(un15_disable_2),
	.datab(un15_disable_4),
	.datac(un15_disable_7),
	.datad(VCC)
);
defparam R1_un15_disable_R1_un15_disable_2_RNI7L291.lut_mask=16'h8080;
defparam R1_un15_disable_R1_un15_disable_2_RNI7L291.sum_lutc_input="datac";
  cycloneii_lcell_comb R1_un15_disable_R1_un15_disable_1_RNI6E7Q (
	.combout(g3_0),
	.dataa(xbias1),
	.datab(swapxy1),
	.datac(un15_disable_1),
	.datad(VCC)
);
defparam R1_un15_disable_R1_un15_disable_1_RNI6E7Q.lut_mask=16'h9090;
defparam R1_un15_disable_R1_un15_disable_1_RNI6E7Q.sum_lutc_input="datac";
// @10:206
  cycloneii_lcell_comb R1_un12_disable_RNO (
	.combout(un12_disable_5),
	.dataa(g3_0),
	.datab(un15_disable_3),
	.datac(un15_disable_5),
	.datad(g3_4)
);
defparam R1_un12_disable_RNO.lut_mask=16'h8000;
defparam R1_un12_disable_RNO.sum_lutc_input="datac";
// @10:175
  cycloneii_lcell_comb C1_un3_x1_10_RNICA2S2 (
	.combout(un3_x1),
	.dataa(g0_3_1),
	.datab(g0_3_0),
	.datac(un3_x1_2),
	.datad(un3_x1_10)
);
defparam C1_un3_x1_10_RNICA2S2.lut_mask=16'h8000;
defparam C1_un3_x1_10_RNICA2S2.sum_lutc_input="datac";
  cycloneii_lcell_comb R1_un15_disable_R1_un15_disable_3_RNIE3A32 (
	.combout(g3_5),
	.dataa(g3_0),
	.datab(un15_disable_3),
	.datac(un15_disable_5),
	.datad(un15_disable_6)
);
defparam R1_un15_disable_R1_un15_disable_3_RNIE3A32.lut_mask=16'h8000;
defparam R1_un15_disable_R1_un15_disable_3_RNIE3A32.sum_lutc_input="datac";
  cycloneii_lcell_comb C1_un3_x1_10_RNIMFGI3_0 (
	.combout(g0_2),
	.dataa(db_fsm_state_1),
	.datab(db_fsm_state_2),
	.datac(un3_x1),
	.datad(disable_i_a2)
);
defparam C1_un3_x1_10_RNIMFGI3_0.lut_mask=16'h0100;
defparam C1_un3_x1_10_RNIMFGI3_0.sum_lutc_input="datac";
// @10:129
  cycloneii_lcell_comb R1_un15_disable_R1_un15_disable_7_term_RNI7D567 (
	.combout(y1_2_sqmuxa),
	.dataa(un15_disable),
	.datab(g3_5),
	.datac(g3_4),
	.datad(g0_2)
);
defparam R1_un15_disable_R1_un15_disable_7_term_RNI7D567.lut_mask=16'hea00;
defparam R1_un15_disable_R1_un15_disable_7_term_RNI7D567.sum_lutc_input="datac";
// @10:196
  cycloneii_lcell_comb R1_xincr_3_add0_start (
	.cout(xincr_3_add0_start_cout),
	.dataa(VCC),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC)
);
defparam R1_xincr_3_add0_start.lut_mask=16'h00aa;
defparam R1_xincr_3_add0_start.sum_lutc_input="cin";
// @10:172
  cycloneii_lcell_comb C1_un2_err2_add0_start (
	.cout(un2_err2_add0_start_cout),
	.dataa(VCC),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC)
);
defparam C1_un2_err2_add0_start.lut_mask=16'h00aa;
defparam C1_un2_err2_add0_start.sum_lutc_input="cin";
// @10:197
  cycloneii_lcell_comb R1_yincr_2_add0_start (
	.cout(yincr_2_add0_start_cout),
	.dataa(VCC),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC)
);
defparam R1_yincr_2_add0_start.lut_mask=16'h00aa;
defparam R1_yincr_2_add0_start.sum_lutc_input="cin";
// @10:185
  cycloneii_lcell_comb un1_error_2_0_add0_start (
	.cout(un1_error_2_0_add0_start_cout),
	.dataa(un1_error_2_v[0]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC)
);
defparam un1_error_2_0_add0_start.lut_mask=16'h00aa;
defparam un1_error_2_0_add0_start.sum_lutc_input="cin";
// @10:206
  cycloneii_lcell_comb R1_un15_disable_R1_un15_disable_7_term (
	.combout(un15_disable),
	.dataa(VCC),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(un15_disable_7_cout)
);
defparam R1_un15_disable_R1_un15_disable_7_term.lut_mask=16'hf0f0;
defparam R1_un15_disable_R1_un15_disable_7_term.sum_lutc_input="cin";
  assign  db_fsm_state_2_i = ~ db_fsm_state_2;
endmodule /* draw_octant */

// VQM4.1+ 
module inv_signal_1 (
  b_1,
  b_0,
  x1_1,
  x1_0,
  negx
)
;
output b_1 ;
output b_0 ;
input x1_1 ;
input x1_0 ;
input negx ;
wire b_1 ;
wire b_0 ;
wire x1_1 ;
wire x1_0 ;
wire negx ;
wire GND ;
wire VCC ;
//@0:1
  assign VCC = 1'b1;
//@0:1
  assign GND = 1'b0;
// @10:299
  cycloneii_lcell_comb b_5_ (
	.combout(b_1),
	.dataa(x1_1),
	.datab(negx),
	.datac(VCC),
	.datad(VCC)
);
defparam b_5_.lut_mask=16'h6666;
defparam b_5_.sum_lutc_input="datac";
// @10:299
  cycloneii_lcell_comb b_4_ (
	.combout(b_0),
	.dataa(x1_0),
	.datab(negx),
	.datac(VCC),
	.datad(VCC)
);
defparam b_4_.lut_mask=16'h6666;
defparam b_4_.sum_lutc_input="datac";
endmodule /* inv_signal_1 */

// VQM4.1+ 
module inv_signal_2 (
  b_1,
  b_0,
  b_2,
  b_3,
  y1_1,
  y1_0,
  y1_2,
  y1_3,
  negy
)
;
output b_1 ;
output b_0 ;
output b_2 ;
output b_3 ;
input y1_1 ;
input y1_0 ;
input y1_2 ;
input y1_3 ;
input negy ;
wire b_1 ;
wire b_0 ;
wire b_2 ;
wire b_3 ;
wire y1_1 ;
wire y1_0 ;
wire y1_2 ;
wire y1_3 ;
wire negy ;
wire GND ;
wire VCC ;
//@0:1
  assign VCC = 1'b1;
//@0:1
  assign GND = 1'b0;
// @10:299
  cycloneii_lcell_comb b_1_ (
	.combout(b_1),
	.dataa(y1_1),
	.datab(negy),
	.datac(VCC),
	.datad(VCC)
);
defparam b_1_.lut_mask=16'h6666;
defparam b_1_.sum_lutc_input="datac";
// @10:299
  cycloneii_lcell_comb b_0_ (
	.combout(b_0),
	.dataa(y1_0),
	.datab(negy),
	.datac(VCC),
	.datad(VCC)
);
defparam b_0_.lut_mask=16'h6666;
defparam b_0_.sum_lutc_input="datac";
// @10:299
  cycloneii_lcell_comb b_2_ (
	.combout(b_2),
	.dataa(y1_2),
	.datab(negy),
	.datac(VCC),
	.datad(VCC)
);
defparam b_2_.lut_mask=16'h6666;
defparam b_2_.sum_lutc_input="datac";
// @10:299
  cycloneii_lcell_comb b_3_ (
	.combout(b_3),
	.dataa(y1_3),
	.datab(negy),
	.datac(VCC),
	.datad(VCC)
);
defparam b_3_.lut_mask=16'h6666;
defparam b_3_.sum_lutc_input="datac";
endmodule /* inv_signal_2 */

// VQM4.1+ 
module swap_0 (
  x1_1,
  x1_0,
  x1_2,
  x1_3,
  yout_1,
  yout_0,
  yout_5,
  yout_2,
  yout_3,
  yout_4,
  y1_1,
  y1_0,
  b_1,
  b_0,
  b_5,
  b_2,
  b_3,
  b_4,
  xout_1,
  xout_0,
  xout_5,
  xout_2,
  xout_3,
  xout_4,
  negx,
  swapxy,
  negy
)
;
input x1_1 ;
input x1_0 ;
input x1_2 ;
input x1_3 ;
output yout_1 ;
output yout_0 ;
output yout_5 ;
output yout_2 ;
output yout_3 ;
output yout_4 ;
input y1_1 ;
input y1_0 ;
input b_1 ;
input b_0 ;
input b_5 ;
input b_2 ;
input b_3 ;
input b_4 ;
output xout_1 ;
output xout_0 ;
output xout_5 ;
output xout_2 ;
output xout_3 ;
output xout_4 ;
input negx ;
input swapxy ;
input negy ;
wire x1_1 ;
wire x1_0 ;
wire x1_2 ;
wire x1_3 ;
wire yout_1 ;
wire yout_0 ;
wire yout_5 ;
wire yout_2 ;
wire yout_3 ;
wire yout_4 ;
wire y1_1 ;
wire y1_0 ;
wire b_1 ;
wire b_0 ;
wire b_5 ;
wire b_2 ;
wire b_3 ;
wire b_4 ;
wire xout_1 ;
wire xout_0 ;
wire xout_5 ;
wire xout_2 ;
wire xout_3 ;
wire xout_4 ;
wire negx ;
wire swapxy ;
wire negy ;
wire GND ;
wire VCC ;
//@0:1
  assign VCC = 1'b1;
//@0:1
  assign GND = 1'b0;
// @10:259
  cycloneii_lcell_comb yout_1_ (
	.combout(yout_1),
	.dataa(negx),
	.datab(x1_1),
	.datac(swapxy),
	.datad(b_1)
);
defparam yout_1_.lut_mask=16'h6f60;
defparam yout_1_.sum_lutc_input="datac";
// @10:259
  cycloneii_lcell_comb xout_1_ (
	.combout(xout_1),
	.dataa(negx),
	.datab(x1_1),
	.datac(swapxy),
	.datad(b_1)
);
defparam xout_1_.lut_mask=16'hf606;
defparam xout_1_.sum_lutc_input="datac";
// @10:259
  cycloneii_lcell_comb yout_0_ (
	.combout(yout_0),
	.dataa(negx),
	.datab(x1_0),
	.datac(swapxy),
	.datad(b_0)
);
defparam yout_0_.lut_mask=16'h6f60;
defparam yout_0_.sum_lutc_input="datac";
// @10:259
  cycloneii_lcell_comb yout_5_ (
	.combout(yout_5),
	.dataa(negy),
	.datab(y1_1),
	.datac(swapxy),
	.datad(b_5)
);
defparam yout_5_.lut_mask=16'hf606;
defparam yout_5_.sum_lutc_input="datac";
// @10:259
  cycloneii_lcell_comb xout_0_ (
	.combout(xout_0),
	.dataa(negx),
	.datab(x1_0),
	.datac(swapxy),
	.datad(b_0)
);
defparam xout_0_.lut_mask=16'hf606;
defparam xout_0_.sum_lutc_input="datac";
// @10:259
  cycloneii_lcell_comb xout_5_ (
	.combout(xout_5),
	.dataa(negy),
	.datab(y1_1),
	.datac(swapxy),
	.datad(b_5)
);
defparam xout_5_.lut_mask=16'h6f60;
defparam xout_5_.sum_lutc_input="datac";
// @10:259
  cycloneii_lcell_comb yout_2_ (
	.combout(yout_2),
	.dataa(negx),
	.datab(x1_2),
	.datac(swapxy),
	.datad(b_2)
);
defparam yout_2_.lut_mask=16'h6f60;
defparam yout_2_.sum_lutc_input="datac";
// @10:259
  cycloneii_lcell_comb yout_3_ (
	.combout(yout_3),
	.dataa(negx),
	.datab(x1_3),
	.datac(swapxy),
	.datad(b_3)
);
defparam yout_3_.lut_mask=16'h6f60;
defparam yout_3_.sum_lutc_input="datac";
// @10:259
  cycloneii_lcell_comb yout_4_ (
	.combout(yout_4),
	.dataa(negy),
	.datab(y1_0),
	.datac(swapxy),
	.datad(b_4)
);
defparam yout_4_.lut_mask=16'hf606;
defparam yout_4_.sum_lutc_input="datac";
// @10:259
  cycloneii_lcell_comb xout_2_ (
	.combout(xout_2),
	.dataa(negx),
	.datab(x1_2),
	.datac(swapxy),
	.datad(b_2)
);
defparam xout_2_.lut_mask=16'hf606;
defparam xout_2_.sum_lutc_input="datac";
// @10:259
  cycloneii_lcell_comb xout_3_ (
	.combout(xout_3),
	.dataa(negx),
	.datab(x1_3),
	.datac(swapxy),
	.datad(b_3)
);
defparam xout_3_.lut_mask=16'hf606;
defparam xout_3_.sum_lutc_input="datac";
// @10:259
  cycloneii_lcell_comb xout_4_ (
	.combout(xout_4),
	.dataa(negy),
	.datab(y1_0),
	.datac(swapxy),
	.datad(b_4)
);
defparam xout_4_.lut_mask=16'h6f60;
defparam xout_4_.sum_lutc_input="datac";
endmodule /* swap_0 */

// VQM4.1+ 
module draw_any_octant (
  db_fsm_state_0,
  db_fsm_state_1,
  db_fsm_state_2,
  yin_0,
  yin_5,
  yin_1,
  yin_2,
  yin_3,
  yin_4,
  xin_0,
  xin_5,
  xin_1,
  xin_2,
  xin_3,
  xin_4,
  yout_1,
  yout_0,
  yout_5,
  yout_2,
  yout_3,
  yout_4,
  xout_1,
  xout_0,
  xout_5,
  xout_2,
  xout_3,
  xout_4,
  negx1,
  clk_c,
  negy1,
  swapxy1,
  cmd_1_0_2__g5,
  un7_state,
  un3_x1,
  disable_i_a2,
  is_same,
  vram_write_i7lto31,
  m3,
  word_reg_delayed_6,
  vram_write_i_4_0,
  vram_write_i_6,
  xbias1
)
;
input db_fsm_state_0 ;
input db_fsm_state_1 ;
input db_fsm_state_2 ;
input yin_0 ;
input yin_5 ;
input yin_1 ;
input yin_2 ;
input yin_3 ;
input yin_4 ;
input xin_0 ;
input xin_5 ;
input xin_1 ;
input xin_2 ;
input xin_3 ;
input xin_4 ;
output yout_1 ;
output yout_0 ;
output yout_5 ;
output yout_2 ;
output yout_3 ;
output yout_4 ;
output xout_1 ;
output xout_0 ;
output xout_5 ;
output xout_2 ;
output xout_3 ;
output xout_4 ;
input negx1 ;
input clk_c ;
input negy1 ;
input swapxy1 ;
input cmd_1_0_2__g5 ;
input un7_state ;
output un3_x1 ;
input disable_i_a2 ;
input is_same ;
input vram_write_i7lto31 ;
input m3 ;
input word_reg_delayed_6 ;
input vram_write_i_4_0 ;
input vram_write_i_6 ;
input xbias1 ;
wire db_fsm_state_0 ;
wire db_fsm_state_1 ;
wire db_fsm_state_2 ;
wire yin_0 ;
wire yin_5 ;
wire yin_1 ;
wire yin_2 ;
wire yin_3 ;
wire yin_4 ;
wire xin_0 ;
wire xin_5 ;
wire xin_1 ;
wire xin_2 ;
wire xin_3 ;
wire xin_4 ;
wire yout_1 ;
wire yout_0 ;
wire yout_5 ;
wire yout_2 ;
wire yout_3 ;
wire yout_4 ;
wire xout_1 ;
wire xout_0 ;
wire xout_5 ;
wire xout_2 ;
wire xout_3 ;
wire xout_4 ;
wire negx1 ;
wire clk_c ;
wire negy1 ;
wire swapxy1 ;
wire cmd_1_0_2__g5 ;
wire un7_state ;
wire un3_x1 ;
wire disable_i_a2 ;
wire is_same ;
wire vram_write_i7lto31 ;
wire m3 ;
wire word_reg_delayed_6 ;
wire vram_write_i_4_0 ;
wire vram_write_i_6 ;
wire xbias1 ;
wire [5:0] b;
wire [5:0] b_0;
wire [5:0] y1;
wire [5:0] x1;
wire [5:0] b_1;
wire negx ;
wire negy ;
wire swapxy ;
wire GND ;
wire VCC ;
//@0:1
  assign VCC = 1'b1;
//@0:1
  assign GND = 1'b0;
// @10:412
  rd RD1 (
	.db_fsm_state_0(db_fsm_state_0),
	.db_fsm_state_1(db_fsm_state_1),
	.db_fsm_state_2(db_fsm_state_2),
	.negx(negx),
	.negx1(negx1),
	.clk_c(clk_c),
	.negy(negy),
	.negy1(negy1),
	.swapxy(swapxy),
	.swapxy1(swapxy1),
	.cmd_1_0_2__g5(cmd_1_0_2__g5)
);
// @10:431
  inv_signal INV1 (
	.b_0(b[0]),
	.b_5(b[5]),
	.b_1(b[1]),
	.b_2(b[2]),
	.b_3(b[3]),
	.b_4(b[4]),
	.yin_0(yin_0),
	.yin_5(yin_5),
	.yin_1(yin_1),
	.yin_2(yin_2),
	.yin_3(yin_3),
	.yin_4(yin_4),
	.xin_0(xin_0),
	.xin_5(xin_5),
	.xin_1(xin_1),
	.xin_2(xin_2),
	.xin_3(xin_3),
	.xin_4(xin_4),
	.swapxy1(swapxy1),
	.negx1(negx1)
);
// @10:436
  inv_signal_0 INV2 (
	.b_0(b_0[0]),
	.b_5(b_0[5]),
	.b_1(b_0[1]),
	.b_2(b_0[2]),
	.b_3(b_0[3]),
	.b_4(b_0[4]),
	.yin_0(yin_0),
	.yin_5(yin_5),
	.yin_1(yin_1),
	.yin_2(yin_2),
	.yin_3(yin_3),
	.yin_4(yin_4),
	.xin_0(xin_0),
	.xin_5(xin_5),
	.xin_1(xin_1),
	.xin_2(xin_2),
	.xin_3(xin_3),
	.xin_4(xin_4),
	.swapxy1(swapxy1),
	.negy1(negy1)
);
// @10:448
  draw_octant DRAW1 (
	.y1_5(y1[5]),
	.y1_4(y1[4]),
	.y1_3(y1[3]),
	.y1_2(y1[2]),
	.y1_1(y1[1]),
	.y1_0(y1[0]),
	.b_5(b_0[5]),
	.b_4(b_0[4]),
	.b_3(b_0[3]),
	.b_2(b_0[2]),
	.b_1(b_0[1]),
	.b_0(b_0[0]),
	.b_0_5(b[5]),
	.b_0_4(b[4]),
	.b_0_3(b[3]),
	.b_0_2(b[2]),
	.b_0_1(b[1]),
	.b_0_0(b[0]),
	.x1_5(x1[5]),
	.x1_0(x1[0]),
	.x1_1(x1[1]),
	.x1_2(x1[2]),
	.x1_3(x1[3]),
	.x1_4(x1[4]),
	.db_fsm_state_2(db_fsm_state_2),
	.db_fsm_state_1(db_fsm_state_1),
	.db_fsm_state_0(db_fsm_state_0),
	.clk_c(clk_c),
	.un7_state(un7_state),
	.un3_x1(un3_x1),
	.disable_i_a2(disable_i_a2),
	.is_same(is_same),
	.vram_write_i7lto31(vram_write_i7lto31),
	.m3(m3),
	.word_reg_delayed_6(word_reg_delayed_6),
	.vram_write_i_4_0(vram_write_i_4_0),
	.vram_write_i_6(vram_write_i_6),
	.xbias1(xbias1),
	.swapxy1(swapxy1)
);
// @10:462
  inv_signal_1 INV3 (
	.b_1(b_1[5]),
	.b_0(b_1[4]),
	.x1_1(x1[5]),
	.x1_0(x1[4]),
	.negx(negx)
);
// @10:467
  inv_signal_2 INV4 (
	.b_1(b_1[1]),
	.b_0(b_1[0]),
	.b_2(b_1[2]),
	.b_3(b_1[3]),
	.y1_1(y1[1]),
	.y1_0(y1[0]),
	.y1_2(y1[2]),
	.y1_3(y1[3]),
	.negy(negy)
);
// @10:474
  swap_0 SWAP2 (
	.x1_1(x1[1]),
	.x1_0(x1[0]),
	.x1_2(x1[2]),
	.x1_3(x1[3]),
	.yout_1(yout_1),
	.yout_0(yout_0),
	.yout_5(yout_5),
	.yout_2(yout_2),
	.yout_3(yout_3),
	.yout_4(yout_4),
	.y1_1(y1[5]),
	.y1_0(y1[4]),
	.b_1(b_1[1]),
	.b_0(b_1[0]),
	.b_5(b_1[5]),
	.b_2(b_1[2]),
	.b_3(b_1[3]),
	.b_4(b_1[4]),
	.xout_1(xout_1),
	.xout_0(xout_0),
	.xout_5(xout_5),
	.xout_2(xout_2),
	.xout_3(xout_3),
	.xout_4(xout_4),
	.negx(negx),
	.swapxy(swapxy),
	.negy(negy)
);
endmodule /* draw_any_octant */

// VQM4.1+ 
module db (
  db_fsm_state_i_0,
  cmd_2,
  cmd_1,
  cmd_0,
  db_fsm_state_1,
  db_fsm_state_2,
  db_fsm_state_0,
  hdb_c_13,
  hdb_c_12,
  hdb_c_11,
  hdb_c_10,
  hdb_c_9,
  hdb_c_8,
  hdb_c_7,
  hdb_c_6,
  hdb_c_5,
  hdb_c_4,
  hdb_c_3,
  hdb_c_2,
  hdb_c_1,
  hdb_c_0,
  hdb_c_15,
  hdb_c_14,
  xin_5,
  xin_4,
  Y_1,
  Y_0,
  Y_5,
  Y_2,
  Y_3,
  Y_4,
  X_1,
  X_0,
  X_5,
  X_2,
  X_3,
  X_4,
  xout_5,
  xout_4,
  clk_c,
  reset_c,
  mux_out_i_a2,
  startcmd_i_a5,
  dav_c,
  un7_state,
  vram_write_i7lto31,
  m3,
  vram_write_i_2,
  is_same,
  word_reg_delayed_6,
  vram_write_i_4_0,
  vram_write_i_6
)
;
output db_fsm_state_i_0 ;
output cmd_2 ;
output cmd_1 ;
output cmd_0 ;
output db_fsm_state_1 ;
output db_fsm_state_2 ;
output db_fsm_state_0 ;
input hdb_c_13 ;
input hdb_c_12 ;
input hdb_c_11 ;
input hdb_c_10 ;
input hdb_c_9 ;
input hdb_c_8 ;
input hdb_c_7 ;
input hdb_c_6 ;
input hdb_c_5 ;
input hdb_c_4 ;
input hdb_c_3 ;
input hdb_c_2 ;
input hdb_c_1 ;
input hdb_c_0 ;
input hdb_c_15 ;
input hdb_c_14 ;
output xin_5 ;
output xin_4 ;
output Y_1 ;
output Y_0 ;
output Y_5 ;
output Y_2 ;
output Y_3 ;
output Y_4 ;
output X_1 ;
output X_0 ;
output X_5 ;
output X_2 ;
output X_3 ;
output X_4 ;
output xout_5 ;
output xout_4 ;
input clk_c ;
input reset_c ;
output mux_out_i_a2 ;
output startcmd_i_a5 ;
input dav_c ;
input un7_state ;
input vram_write_i7lto31 ;
input m3 ;
input vram_write_i_2 ;
input is_same ;
input word_reg_delayed_6 ;
input vram_write_i_4_0 ;
input vram_write_i_6 ;
wire db_fsm_state_i_0 ;
wire cmd_2 ;
wire cmd_1 ;
wire cmd_0 ;
wire db_fsm_state_1 ;
wire db_fsm_state_2 ;
wire db_fsm_state_0 ;
wire hdb_c_13 ;
wire hdb_c_12 ;
wire hdb_c_11 ;
wire hdb_c_10 ;
wire hdb_c_9 ;
wire hdb_c_8 ;
wire hdb_c_7 ;
wire hdb_c_6 ;
wire hdb_c_5 ;
wire hdb_c_4 ;
wire hdb_c_3 ;
wire hdb_c_2 ;
wire hdb_c_1 ;
wire hdb_c_0 ;
wire hdb_c_15 ;
wire hdb_c_14 ;
wire xin_5 ;
wire xin_4 ;
wire Y_1 ;
wire Y_0 ;
wire Y_5 ;
wire Y_2 ;
wire Y_3 ;
wire Y_4 ;
wire X_1 ;
wire X_0 ;
wire X_5 ;
wire X_2 ;
wire X_3 ;
wire X_4 ;
wire xout_5 ;
wire xout_4 ;
wire clk_c ;
wire reset_c ;
wire mux_out_i_a2 ;
wire startcmd_i_a5 ;
wire dav_c ;
wire un7_state ;
wire vram_write_i7lto31 ;
wire m3 ;
wire vram_write_i_2 ;
wire is_same ;
wire word_reg_delayed_6 ;
wire vram_write_i_4_0 ;
wire vram_write_i_6 ;
wire [7:3] db_fsm_state;
wire [11:0] xy_old_reg;
wire [13:0] hdb_reg;
wire [6:1] inf_abs0;
wire [6:1] inf_abs1;
wire [6:6] result_1_i;
wire [6:6] result_1_1_i;
wire [2:2] db_fsm_state_srsts_i_a2;
wire [3:0] xin;
wire [5:0] yin;
wire [6:6] db_fsm_state_srsts_0_a2_x;
wire [5:0] yout;
wire [3:0] xout;
wire [0:0] db_fsm_state_nss_i_i_a5_1;
wire [2:2] db_fsm_state_srsts_i_a5_0;
wire un1_db_fsm_nstate_1_i_o5 ;
wire N_172_i_0_g0 ;
wire db_fsm_state_srsts_0_a5_0_6__g0 ;
wire db_fsm_state_srsts_0_a5_0_7__g0 ;
wire N_179_i_0_g0 ;
wire cmd_1_0_2__g0 ;
wire cmd_1_0_1__g4 ;
wire cmd_1_0_0__g0_i_o4 ;
wire cmd_1_0_0__g4 ;
wire xy_old_reg_1_0_0__g2 ;
wire xbias1 ;
wire xbias1_0_0_g0_i_x4 ;
wire negx1_0_0_g0_i_o4_i ;
wire swapxy1 ;
wire lt6 ;
wire negx1 ;
wire negx1_0_0_g3 ;
wire negy1 ;
wire negy1_0_0_g3 ;
wire N_169_i_0_g0_0_x ;
wire lt_0 ;
wire result_1_add0 ;
wire result_1_1_add0 ;
wire lt_1 ;
wire lt_2 ;
wire lt_3 ;
wire lt_4 ;
wire lt_5 ;
wire lt6_cout ;
wire result_1_1_carry_0 ;
wire result_1_1_add0_start_cout ;
wire result_1_1_add1 ;
wire result_1_1_carry_1 ;
wire result_1_1_add2 ;
wire result_1_1_carry_2 ;
wire result_1_1_add3 ;
wire result_1_1_carry_3 ;
wire result_1_1_add4 ;
wire result_1_1_carry_4 ;
wire result_1_1_add5 ;
wire result_1_1_add5_cout ;
wire result_1_carry_0 ;
wire result_1_add0_start_cout ;
wire result_1_add1 ;
wire result_1_carry_1 ;
wire result_1_add2 ;
wire result_1_carry_2 ;
wire result_1_add3 ;
wire result_1_carry_3 ;
wire result_1_add4 ;
wire result_1_carry_4 ;
wire result_1_add5 ;
wire result_1_add5_cout ;
wire cmd_1_0_2__g4 ;
wire cmd_1_0_2__g5 ;
wire disable_i_a2 ;
wire inf_abs0_a_0_anc2 ;
wire inf_abs1_a_1_anc2 ;
wire db_fsm_state_srsts_0_a5_0_1__g3 ;
wire inf_abs0_a_0_anc3 ;
wire inf_abs1_a_1_anc3 ;
wire N_179_i_0_g0_2 ;
wire N_179_i_0_g0_2_a_x ;
wire cmd_1_0_2__g1 ;
wire un3_x1 ;
wire VCC ;
wire N_120 ;
wire N_119 ;
wire N_118 ;
wire N_117 ;
wire N_116 ;
wire N_115 ;
wire N_114 ;
wire N_113 ;
wire N_112 ;
wire GND ;
wire db_fsm_state_i_0_i ;
//@0:1
  assign VCC = 1'b1;
//@0:1
  assign GND = 1'b0;
// @11:50
  cycloneii_lcell_ff db_fsm_state_1_ (
	.regout(db_fsm_state_1),
	.datain(un1_db_fsm_nstate_1_i_o5),
	.clk(clk_c),
	.aclr(GND),
	.sclr(reset_c),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @11:50
  cycloneii_lcell_ff db_fsm_state_2_ (
	.regout(db_fsm_state_2),
	.datain(N_172_i_0_g0),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @11:50
  cycloneii_lcell_ff db_fsm_state_3_ (
	.regout(db_fsm_state[3]),
	.datain(db_fsm_state[4]),
	.clk(clk_c),
	.aclr(GND),
	.sclr(reset_c),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @11:50
  cycloneii_lcell_ff db_fsm_state_4_ (
	.regout(db_fsm_state[4]),
	.datain(db_fsm_state[5]),
	.clk(clk_c),
	.aclr(GND),
	.sclr(reset_c),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @11:50
  cycloneii_lcell_ff db_fsm_state_5_ (
	.regout(db_fsm_state[5]),
	.datain(db_fsm_state[6]),
	.clk(clk_c),
	.aclr(GND),
	.sclr(reset_c),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @11:50
  cycloneii_lcell_ff db_fsm_state_6_ (
	.regout(db_fsm_state[6]),
	.datain(db_fsm_state_srsts_0_a5_0_6__g0),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @11:50
  cycloneii_lcell_ff db_fsm_state_7_ (
	.regout(db_fsm_state[7]),
	.datain(db_fsm_state_srsts_0_a5_0_7__g0),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @11:50
  cycloneii_lcell_ff db_fsm_state_i_8_ (
	.regout(db_fsm_state_i_0),
	.datain(N_179_i_0_g0),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @11:51
  cycloneii_lcell_ff CMD_O_cmd_2_ (
	.regout(cmd_2),
	.datain(cmd_1_0_2__g0),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @11:51
  cycloneii_lcell_ff CMD_O_cmd_1_ (
	.regout(cmd_1),
	.datain(cmd_1_0_1__g4),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(cmd_1_0_0__g0_i_o4)
);
// @11:51
  cycloneii_lcell_ff CMD_O_cmd_0_ (
	.regout(cmd_0),
	.datain(cmd_1_0_0__g4),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(cmd_1_0_0__g0_i_o4)
);
// @11:30
  cycloneii_lcell_ff REG_xy_old_reg_11_ (
	.regout(xy_old_reg[11]),
	.datain(hdb_reg[13]),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(xy_old_reg_1_0_0__g2)
);
// @11:30
  cycloneii_lcell_ff REG_xy_old_reg_10_ (
	.regout(xy_old_reg[10]),
	.datain(hdb_reg[12]),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(xy_old_reg_1_0_0__g2)
);
// @11:30
  cycloneii_lcell_ff REG_xy_old_reg_9_ (
	.regout(xy_old_reg[9]),
	.datain(hdb_reg[11]),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(xy_old_reg_1_0_0__g2)
);
// @11:30
  cycloneii_lcell_ff REG_xy_old_reg_8_ (
	.regout(xy_old_reg[8]),
	.datain(hdb_reg[10]),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(xy_old_reg_1_0_0__g2)
);
// @11:30
  cycloneii_lcell_ff REG_xy_old_reg_7_ (
	.regout(xy_old_reg[7]),
	.datain(hdb_reg[9]),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(xy_old_reg_1_0_0__g2)
);
// @11:30
  cycloneii_lcell_ff REG_xy_old_reg_6_ (
	.regout(xy_old_reg[6]),
	.datain(hdb_reg[8]),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(xy_old_reg_1_0_0__g2)
);
// @11:30
  cycloneii_lcell_ff REG_xy_old_reg_5_ (
	.regout(xy_old_reg[5]),
	.datain(hdb_reg[7]),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(xy_old_reg_1_0_0__g2)
);
// @11:30
  cycloneii_lcell_ff REG_xy_old_reg_4_ (
	.regout(xy_old_reg[4]),
	.datain(hdb_reg[6]),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(xy_old_reg_1_0_0__g2)
);
// @11:30
  cycloneii_lcell_ff REG_xy_old_reg_3_ (
	.regout(xy_old_reg[3]),
	.datain(hdb_reg[5]),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(xy_old_reg_1_0_0__g2)
);
// @11:30
  cycloneii_lcell_ff REG_xy_old_reg_2_ (
	.regout(xy_old_reg[2]),
	.datain(hdb_reg[4]),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(xy_old_reg_1_0_0__g2)
);
// @11:30
  cycloneii_lcell_ff REG_xy_old_reg_1_ (
	.regout(xy_old_reg[1]),
	.datain(hdb_reg[3]),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(xy_old_reg_1_0_0__g2)
);
// @11:30
  cycloneii_lcell_ff REG_xy_old_reg_0_ (
	.regout(xy_old_reg[0]),
	.datain(hdb_reg[2]),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(xy_old_reg_1_0_0__g2)
);
// @11:29
  cycloneii_lcell_ff REG_hdb_reg_13_ (
	.regout(hdb_reg[13]),
	.datain(hdb_c_13),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(db_fsm_state_i_0_i)
);
// @11:29
  cycloneii_lcell_ff REG_hdb_reg_12_ (
	.regout(hdb_reg[12]),
	.datain(hdb_c_12),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(db_fsm_state_i_0_i)
);
// @11:29
  cycloneii_lcell_ff REG_hdb_reg_11_ (
	.regout(hdb_reg[11]),
	.datain(hdb_c_11),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(db_fsm_state_i_0_i)
);
// @11:29
  cycloneii_lcell_ff REG_hdb_reg_10_ (
	.regout(hdb_reg[10]),
	.datain(hdb_c_10),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(db_fsm_state_i_0_i)
);
// @11:29
  cycloneii_lcell_ff REG_hdb_reg_9_ (
	.regout(hdb_reg[9]),
	.datain(hdb_c_9),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(db_fsm_state_i_0_i)
);
// @11:29
  cycloneii_lcell_ff REG_hdb_reg_8_ (
	.regout(hdb_reg[8]),
	.datain(hdb_c_8),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(db_fsm_state_i_0_i)
);
// @11:29
  cycloneii_lcell_ff REG_hdb_reg_7_ (
	.regout(hdb_reg[7]),
	.datain(hdb_c_7),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(db_fsm_state_i_0_i)
);
// @11:29
  cycloneii_lcell_ff REG_hdb_reg_6_ (
	.regout(hdb_reg[6]),
	.datain(hdb_c_6),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(db_fsm_state_i_0_i)
);
// @11:29
  cycloneii_lcell_ff REG_hdb_reg_5_ (
	.regout(hdb_reg[5]),
	.datain(hdb_c_5),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(db_fsm_state_i_0_i)
);
// @11:29
  cycloneii_lcell_ff REG_hdb_reg_4_ (
	.regout(hdb_reg[4]),
	.datain(hdb_c_4),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(db_fsm_state_i_0_i)
);
// @11:29
  cycloneii_lcell_ff REG_hdb_reg_3_ (
	.regout(hdb_reg[3]),
	.datain(hdb_c_3),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(db_fsm_state_i_0_i)
);
// @11:29
  cycloneii_lcell_ff REG_hdb_reg_2_ (
	.regout(hdb_reg[2]),
	.datain(hdb_c_2),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(db_fsm_state_i_0_i)
);
// @11:29
  cycloneii_lcell_ff REG_hdb_reg_1_ (
	.regout(hdb_reg[1]),
	.datain(hdb_c_1),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(db_fsm_state_i_0_i)
);
// @11:29
  cycloneii_lcell_ff REG_hdb_reg_0_ (
	.regout(hdb_reg[0]),
	.datain(hdb_c_0),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(db_fsm_state_i_0_i)
);
// @11:42
  cycloneii_lcell_ff REG_xbias1 (
	.regout(xbias1),
	.datain(xbias1_0_0_g0_i_x4),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(negx1_0_0_g0_i_o4_i)
);
// @11:42
  cycloneii_lcell_ff REG_swapxy1 (
	.regout(swapxy1),
	.datain(lt6),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(negx1_0_0_g0_i_o4_i)
);
// @11:42
  cycloneii_lcell_ff REG_negx1 (
	.regout(negx1),
	.datain(negx1_0_0_g3),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(negx1_0_0_g0_i_o4_i)
);
// @11:42
  cycloneii_lcell_ff REG_negy1 (
	.regout(negy1),
	.datain(negy1_0_0_g3),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(negx1_0_0_g0_i_o4_i)
);
// @11:50
  cycloneii_lcell_ff db_fsm_state_0_ (
	.regout(db_fsm_state_0),
	.datain(db_fsm_state_1),
	.clk(clk_c),
	.aclr(GND),
	.sclr(reset_c),
	.sload(GND),
	.sdata(GND),
	.ena(N_169_i_0_g0_0_x)
);
// @11:121
  cycloneii_lcell_comb OCTANT_CMB_swapxy2_lt0 (
	.cout(lt_0),
	.dataa(result_1_add0),
	.datab(result_1_1_add0),
	.datac(VCC),
	.datad(VCC)
);
defparam OCTANT_CMB_swapxy2_lt0.lut_mask=16'h0044;
defparam OCTANT_CMB_swapxy2_lt0.sum_lutc_input="cin";
// @11:121
  cycloneii_lcell_comb OCTANT_CMB_swapxy2_lt1 (
	.cout(lt_1),
	.dataa(inf_abs0[1]),
	.datab(inf_abs1[1]),
	.datac(VCC),
	.datad(VCC),
	.cin(lt_0)
);
defparam OCTANT_CMB_swapxy2_lt1.lut_mask=16'h00d4;
defparam OCTANT_CMB_swapxy2_lt1.sum_lutc_input="cin";
// @11:121
  cycloneii_lcell_comb OCTANT_CMB_swapxy2_lt2 (
	.cout(lt_2),
	.dataa(inf_abs0[2]),
	.datab(inf_abs1[2]),
	.datac(VCC),
	.datad(VCC),
	.cin(lt_1)
);
defparam OCTANT_CMB_swapxy2_lt2.lut_mask=16'h00d4;
defparam OCTANT_CMB_swapxy2_lt2.sum_lutc_input="cin";
// @11:121
  cycloneii_lcell_comb OCTANT_CMB_swapxy2_lt3 (
	.cout(lt_3),
	.dataa(inf_abs0[3]),
	.datab(inf_abs1[3]),
	.datac(VCC),
	.datad(VCC),
	.cin(lt_2)
);
defparam OCTANT_CMB_swapxy2_lt3.lut_mask=16'h00d4;
defparam OCTANT_CMB_swapxy2_lt3.sum_lutc_input="cin";
// @11:121
  cycloneii_lcell_comb OCTANT_CMB_swapxy2_lt4 (
	.cout(lt_4),
	.dataa(inf_abs0[4]),
	.datab(inf_abs1[4]),
	.datac(VCC),
	.datad(VCC),
	.cin(lt_3)
);
defparam OCTANT_CMB_swapxy2_lt4.lut_mask=16'h00d4;
defparam OCTANT_CMB_swapxy2_lt4.sum_lutc_input="cin";
// @11:121
  cycloneii_lcell_comb OCTANT_CMB_swapxy2_lt5 (
	.cout(lt_5),
	.dataa(inf_abs0[5]),
	.datab(inf_abs1[5]),
	.datac(VCC),
	.datad(VCC),
	.cin(lt_4)
);
defparam OCTANT_CMB_swapxy2_lt5.lut_mask=16'h00d4;
defparam OCTANT_CMB_swapxy2_lt5.sum_lutc_input="cin";
// @11:121
  cycloneii_lcell_comb OCTANT_CMB_swapxy2_lt6 (
	.combout(lt6),
	.cout(lt6_cout),
	.dataa(inf_abs1[6]),
	.datab(inf_abs0[6]),
	.datac(VCC),
	.datad(VCC),
	.cin(lt_5)
);
defparam OCTANT_CMB_swapxy2_lt6.lut_mask=16'hd4d4;
defparam OCTANT_CMB_swapxy2_lt6.sum_lutc_input="cin";
// @11:104
  cycloneii_lcell_comb OCTANT_CMB_result_1_1_add0 (
	.combout(result_1_1_add0),
	.cout(result_1_1_carry_0),
	.dataa(xy_old_reg[0]),
	.datab(hdb_reg[2]),
	.datac(VCC),
	.datad(VCC),
	.cin(result_1_1_add0_start_cout)
);
defparam OCTANT_CMB_result_1_1_add0.lut_mask=16'h69d4;
defparam OCTANT_CMB_result_1_1_add0.sum_lutc_input="cin";
// @11:104
  cycloneii_lcell_comb OCTANT_CMB_result_1_1_add1 (
	.combout(result_1_1_add1),
	.cout(result_1_1_carry_1),
	.dataa(xy_old_reg[1]),
	.datab(hdb_reg[3]),
	.datac(VCC),
	.datad(VCC),
	.cin(result_1_1_carry_0)
);
defparam OCTANT_CMB_result_1_1_add1.lut_mask=16'h69d4;
defparam OCTANT_CMB_result_1_1_add1.sum_lutc_input="cin";
// @11:104
  cycloneii_lcell_comb OCTANT_CMB_result_1_1_add2 (
	.combout(result_1_1_add2),
	.cout(result_1_1_carry_2),
	.dataa(xy_old_reg[2]),
	.datab(hdb_reg[4]),
	.datac(VCC),
	.datad(VCC),
	.cin(result_1_1_carry_1)
);
defparam OCTANT_CMB_result_1_1_add2.lut_mask=16'h69d4;
defparam OCTANT_CMB_result_1_1_add2.sum_lutc_input="cin";
// @11:104
  cycloneii_lcell_comb OCTANT_CMB_result_1_1_add3 (
	.combout(result_1_1_add3),
	.cout(result_1_1_carry_3),
	.dataa(xy_old_reg[3]),
	.datab(hdb_reg[5]),
	.datac(VCC),
	.datad(VCC),
	.cin(result_1_1_carry_2)
);
defparam OCTANT_CMB_result_1_1_add3.lut_mask=16'h69d4;
defparam OCTANT_CMB_result_1_1_add3.sum_lutc_input="cin";
// @11:104
  cycloneii_lcell_comb OCTANT_CMB_result_1_1_add4 (
	.combout(result_1_1_add4),
	.cout(result_1_1_carry_4),
	.dataa(xy_old_reg[4]),
	.datab(hdb_reg[6]),
	.datac(VCC),
	.datad(VCC),
	.cin(result_1_1_carry_3)
);
defparam OCTANT_CMB_result_1_1_add4.lut_mask=16'h69d4;
defparam OCTANT_CMB_result_1_1_add4.sum_lutc_input="cin";
// @11:104
  cycloneii_lcell_comb OCTANT_CMB_result_1_1_add5 (
	.combout(result_1_1_add5),
	.cout(result_1_1_add5_cout),
	.dataa(xy_old_reg[5]),
	.datab(hdb_reg[7]),
	.datac(VCC),
	.datad(VCC),
	.cin(result_1_1_carry_4)
);
defparam OCTANT_CMB_result_1_1_add5.lut_mask=16'h69d4;
defparam OCTANT_CMB_result_1_1_add5.sum_lutc_input="cin";
// @11:103
  cycloneii_lcell_comb OCTANT_CMB_result_1_add0 (
	.combout(result_1_add0),
	.cout(result_1_carry_0),
	.dataa(xy_old_reg[6]),
	.datab(hdb_reg[8]),
	.datac(VCC),
	.datad(VCC),
	.cin(result_1_add0_start_cout)
);
defparam OCTANT_CMB_result_1_add0.lut_mask=16'h69d4;
defparam OCTANT_CMB_result_1_add0.sum_lutc_input="cin";
// @11:103
  cycloneii_lcell_comb OCTANT_CMB_result_1_add1 (
	.combout(result_1_add1),
	.cout(result_1_carry_1),
	.dataa(xy_old_reg[7]),
	.datab(hdb_reg[9]),
	.datac(VCC),
	.datad(VCC),
	.cin(result_1_carry_0)
);
defparam OCTANT_CMB_result_1_add1.lut_mask=16'h69d4;
defparam OCTANT_CMB_result_1_add1.sum_lutc_input="cin";
// @11:103
  cycloneii_lcell_comb OCTANT_CMB_result_1_add2 (
	.combout(result_1_add2),
	.cout(result_1_carry_2),
	.dataa(xy_old_reg[8]),
	.datab(hdb_reg[10]),
	.datac(VCC),
	.datad(VCC),
	.cin(result_1_carry_1)
);
defparam OCTANT_CMB_result_1_add2.lut_mask=16'h69d4;
defparam OCTANT_CMB_result_1_add2.sum_lutc_input="cin";
// @11:103
  cycloneii_lcell_comb OCTANT_CMB_result_1_add3 (
	.combout(result_1_add3),
	.cout(result_1_carry_3),
	.dataa(xy_old_reg[9]),
	.datab(hdb_reg[11]),
	.datac(VCC),
	.datad(VCC),
	.cin(result_1_carry_2)
);
defparam OCTANT_CMB_result_1_add3.lut_mask=16'h69d4;
defparam OCTANT_CMB_result_1_add3.sum_lutc_input="cin";
// @11:103
  cycloneii_lcell_comb OCTANT_CMB_result_1_add4 (
	.combout(result_1_add4),
	.cout(result_1_carry_4),
	.dataa(xy_old_reg[10]),
	.datab(hdb_reg[12]),
	.datac(VCC),
	.datad(VCC),
	.cin(result_1_carry_3)
);
defparam OCTANT_CMB_result_1_add4.lut_mask=16'h69d4;
defparam OCTANT_CMB_result_1_add4.sum_lutc_input="cin";
// @11:103
  cycloneii_lcell_comb OCTANT_CMB_result_1_add5 (
	.combout(result_1_add5),
	.cout(result_1_add5_cout),
	.dataa(xy_old_reg[11]),
	.datab(hdb_reg[13]),
	.datac(VCC),
	.datad(VCC),
	.cin(result_1_carry_4)
);
defparam OCTANT_CMB_result_1_add5.lut_mask=16'h69d4;
defparam OCTANT_CMB_result_1_add5.sum_lutc_input="cin";
  cycloneii_lcell_comb REG_xbias1_RNO (
	.combout(xbias1_0_0_g0_i_x4),
	.dataa(result_1_i[6]),
	.datab(result_1_1_i[6]),
	.datac(VCC),
	.datad(VCC)
);
defparam REG_xbias1_RNO.lut_mask=16'h9999;
defparam REG_xbias1_RNO.sum_lutc_input="datac";
  cycloneii_lcell_comb REG_negy1_RNO (
	.combout(negy1_0_0_g3),
	.dataa(result_1_i[6]),
	.datab(result_1_1_i[6]),
	.datac(lt6),
	.datad(VCC)
);
defparam REG_negy1_RNO.lut_mask=16'h5353;
defparam REG_negy1_RNO.sum_lutc_input="datac";
  cycloneii_lcell_comb db_fsm_state_RNIGPBL1_0_ (
	.combout(cmd_1_0_2__g4),
	.dataa(db_fsm_state_0),
	.datab(cmd_1_0_2__g5),
	.datac(VCC),
	.datad(VCC)
);
defparam db_fsm_state_RNIGPBL1_0_.lut_mask=16'h8888;
defparam db_fsm_state_RNIGPBL1_0_.sum_lutc_input="datac";
// @11:238
  cycloneii_lcell_comb disable_i_a2_cZ (
	.combout(disable_i_a2),
	.dataa(db_fsm_state_2),
	.datab(cmd_1_0_2__g5),
	.datac(VCC),
	.datad(VCC)
);
defparam disable_i_a2_cZ.lut_mask=16'h2222;
defparam disable_i_a2_cZ.sum_lutc_input="datac";
// @11:238
  cycloneii_lcell_comb mux_out_i_a2_cZ (
	.combout(mux_out_i_a2),
	.dataa(db_fsm_state_1),
	.datab(db_fsm_state_0),
	.datac(VCC),
	.datad(VCC)
);
defparam mux_out_i_a2_cZ.lut_mask=16'h1111;
defparam mux_out_i_a2_cZ.sum_lutc_input="datac";
// @11:50
  cycloneii_lcell_comb db_fsm_state_srsts_i_a2_2_ (
	.combout(db_fsm_state_srsts_i_a2[2]),
	.dataa(db_fsm_state[3]),
	.datab(db_fsm_state_2),
	.datac(VCC),
	.datad(VCC)
);
defparam db_fsm_state_srsts_i_a2_2_.lut_mask=16'h1111;
defparam db_fsm_state_srsts_i_a2_2_.sum_lutc_input="datac";
// @3:903
  cycloneii_lcell_comb OCTANT_CMB_op_abs_inf_abs1_1_ (
	.combout(inf_abs1[1]),
	.dataa(result_1_1_add0),
	.datab(result_1_1_i[6]),
	.datac(result_1_1_add1),
	.datad(VCC)
);
defparam OCTANT_CMB_op_abs_inf_abs1_1_.lut_mask=16'hd2d2;
defparam OCTANT_CMB_op_abs_inf_abs1_1_.sum_lutc_input="datac";
// @3:903
  cycloneii_lcell_comb OCTANT_CMB_op_abs_inf_abs0_1_ (
	.combout(inf_abs0[1]),
	.dataa(result_1_add0),
	.datab(result_1_i[6]),
	.datac(result_1_add1),
	.datad(VCC)
);
defparam OCTANT_CMB_op_abs_inf_abs0_1_.lut_mask=16'hd2d2;
defparam OCTANT_CMB_op_abs_inf_abs0_1_.sum_lutc_input="datac";
// @11:190
  cycloneii_lcell_comb inf_abs0_a_0_anc2_cZ (
	.combout(inf_abs0_a_0_anc2),
	.dataa(result_1_add0),
	.datab(result_1_add1),
	.datac(result_1_add2),
	.datad(VCC)
);
defparam inf_abs0_a_0_anc2_cZ.lut_mask=16'h0101;
defparam inf_abs0_a_0_anc2_cZ.sum_lutc_input="datac";
// @11:190
  cycloneii_lcell_comb inf_abs1_a_1_anc2_cZ (
	.combout(inf_abs1_a_1_anc2),
	.dataa(result_1_1_add0),
	.datab(result_1_1_add1),
	.datac(result_1_1_add2),
	.datad(VCC)
);
defparam inf_abs1_a_1_anc2_cZ.lut_mask=16'h0101;
defparam inf_abs1_a_1_anc2_cZ.sum_lutc_input="datac";
// @11:238
  cycloneii_lcell_comb dbb_bus_startcmd_i_a5 (
	.combout(startcmd_i_a5),
	.dataa(db_fsm_state_0),
	.datab(db_fsm_state_1),
	.datac(db_fsm_state_2),
	.datad(VCC)
);
defparam dbb_bus_startcmd_i_a5.lut_mask=16'h0101;
defparam dbb_bus_startcmd_i_a5.sum_lutc_input="datac";
  cycloneii_lcell_comb db_fsm_state_i_RNIS6S21_8_ (
	.combout(db_fsm_state_srsts_0_a5_0_1__g3),
	.dataa(hdb_c_15),
	.datab(hdb_c_14),
	.datac(dav_c),
	.datad(db_fsm_state_i_0)
);
defparam db_fsm_state_i_RNIS6S21_8_.lut_mask=16'h0020;
defparam db_fsm_state_i_RNIS6S21_8_.sum_lutc_input="datac";
  cycloneii_lcell_comb db_fsm_state_RNIHSGK_7_ (
	.combout(xy_old_reg_1_0_0__g2),
	.dataa(db_fsm_state_2),
	.datab(db_fsm_state[7]),
	.datac(db_fsm_state_0),
	.datad(VCC)
);
defparam db_fsm_state_RNIHSGK_7_.lut_mask=16'hfefe;
defparam db_fsm_state_RNIHSGK_7_.sum_lutc_input="datac";
  cycloneii_lcell_comb db_fsm_state_RNIETBR_5_ (
	.combout(negx1_0_0_g0_i_o4_i),
	.dataa(db_fsm_state[4]),
	.datab(db_fsm_state[5]),
	.datac(db_fsm_state_2),
	.datad(db_fsm_state[3])
);
defparam db_fsm_state_RNIETBR_5_.lut_mask=16'h0001;
defparam db_fsm_state_RNIETBR_5_.sum_lutc_input="datac";
// @3:903
  cycloneii_lcell_comb OCTANT_CMB_op_abs_inf_abs1_2_ (
	.combout(inf_abs1[2]),
	.dataa(result_1_1_add0),
	.datab(result_1_1_i[6]),
	.datac(result_1_1_add1),
	.datad(result_1_1_add2)
);
defparam OCTANT_CMB_op_abs_inf_abs1_2_.lut_mask=16'hcd32;
defparam OCTANT_CMB_op_abs_inf_abs1_2_.sum_lutc_input="datac";
// @3:903
  cycloneii_lcell_comb OCTANT_CMB_op_abs_inf_abs0_2_ (
	.combout(inf_abs0[2]),
	.dataa(result_1_add0),
	.datab(result_1_i[6]),
	.datac(result_1_add1),
	.datad(result_1_add2)
);
defparam OCTANT_CMB_op_abs_inf_abs0_2_.lut_mask=16'hcd32;
defparam OCTANT_CMB_op_abs_inf_abs0_2_.sum_lutc_input="datac";
// @11:190
  cycloneii_lcell_comb inf_abs0_a_0_anc3_cZ (
	.combout(inf_abs0_a_0_anc3),
	.dataa(result_1_add0),
	.datab(result_1_add1),
	.datac(result_1_add2),
	.datad(result_1_add3)
);
defparam inf_abs0_a_0_anc3_cZ.lut_mask=16'h0001;
defparam inf_abs0_a_0_anc3_cZ.sum_lutc_input="datac";
// @11:190
  cycloneii_lcell_comb inf_abs1_a_1_anc3_cZ (
	.combout(inf_abs1_a_1_anc3),
	.dataa(result_1_1_add0),
	.datab(result_1_1_add1),
	.datac(result_1_1_add2),
	.datad(result_1_1_add3)
);
defparam inf_abs1_a_1_anc3_cZ.lut_mask=16'h0001;
defparam inf_abs1_a_1_anc3_cZ.sum_lutc_input="datac";
// @10:444
  cycloneii_lcell_comb un1_db_fsm_nstate_1_i_o5_cZ (
	.combout(un1_db_fsm_nstate_1_i_o5),
	.dataa(db_fsm_state_1),
	.datab(db_fsm_state_srsts_0_a5_0_1__g3),
	.datac(cmd_1_0_2__g5),
	.datad(VCC)
);
defparam un1_db_fsm_nstate_1_i_o5_cZ.lut_mask=16'hecec;
defparam un1_db_fsm_nstate_1_i_o5_cZ.sum_lutc_input="datac";
// @11:144
  cycloneii_lcell_comb xin_5_ (
	.combout(xin_5),
	.dataa(db_fsm_state_0),
	.datab(xy_old_reg[11]),
	.datac(hdb_reg[13]),
	.datad(db_fsm_state_srsts_i_a2[2])
);
defparam xin_5_.lut_mask=16'he4f0;
defparam xin_5_.sum_lutc_input="datac";
// @11:144
  cycloneii_lcell_comb xin_2_ (
	.combout(xin[2]),
	.dataa(db_fsm_state_0),
	.datab(xy_old_reg[8]),
	.datac(hdb_reg[10]),
	.datad(db_fsm_state_srsts_i_a2[2])
);
defparam xin_2_.lut_mask=16'he4f0;
defparam xin_2_.sum_lutc_input="datac";
// @11:144
  cycloneii_lcell_comb xin_0_ (
	.combout(xin[0]),
	.dataa(db_fsm_state_0),
	.datab(xy_old_reg[6]),
	.datac(hdb_reg[8]),
	.datad(db_fsm_state_srsts_i_a2[2])
);
defparam xin_0_.lut_mask=16'he4f0;
defparam xin_0_.sum_lutc_input="datac";
// @11:144
  cycloneii_lcell_comb yin_5_ (
	.combout(yin[5]),
	.dataa(db_fsm_state_0),
	.datab(xy_old_reg[5]),
	.datac(hdb_reg[7]),
	.datad(db_fsm_state_srsts_i_a2[2])
);
defparam yin_5_.lut_mask=16'he4f0;
defparam yin_5_.sum_lutc_input="datac";
// @11:144
  cycloneii_lcell_comb yin_2_ (
	.combout(yin[2]),
	.dataa(db_fsm_state_0),
	.datab(xy_old_reg[2]),
	.datac(hdb_reg[4]),
	.datad(db_fsm_state_srsts_i_a2[2])
);
defparam yin_2_.lut_mask=16'he4f0;
defparam yin_2_.sum_lutc_input="datac";
// @11:144
  cycloneii_lcell_comb yin_0_ (
	.combout(yin[0]),
	.dataa(db_fsm_state_0),
	.datab(xy_old_reg[0]),
	.datac(hdb_reg[2]),
	.datad(db_fsm_state_srsts_i_a2[2])
);
defparam yin_0_.lut_mask=16'he4f0;
defparam yin_0_.sum_lutc_input="datac";
// @11:144
  cycloneii_lcell_comb xin_1_ (
	.combout(xin[1]),
	.dataa(db_fsm_state_0),
	.datab(xy_old_reg[7]),
	.datac(hdb_reg[9]),
	.datad(db_fsm_state_srsts_i_a2[2])
);
defparam xin_1_.lut_mask=16'he4f0;
defparam xin_1_.sum_lutc_input="datac";
// @11:144
  cycloneii_lcell_comb yin_1_ (
	.combout(yin[1]),
	.dataa(db_fsm_state_0),
	.datab(xy_old_reg[1]),
	.datac(hdb_reg[3]),
	.datad(db_fsm_state_srsts_i_a2[2])
);
defparam yin_1_.lut_mask=16'he4f0;
defparam yin_1_.sum_lutc_input="datac";
// @11:144
  cycloneii_lcell_comb yin_3_ (
	.combout(yin[3]),
	.dataa(db_fsm_state_0),
	.datab(xy_old_reg[3]),
	.datac(hdb_reg[5]),
	.datad(db_fsm_state_srsts_i_a2[2])
);
defparam yin_3_.lut_mask=16'he4f0;
defparam yin_3_.sum_lutc_input="datac";
// @11:144
  cycloneii_lcell_comb yin_4_ (
	.combout(yin[4]),
	.dataa(db_fsm_state_0),
	.datab(xy_old_reg[4]),
	.datac(hdb_reg[6]),
	.datad(db_fsm_state_srsts_i_a2[2])
);
defparam yin_4_.lut_mask=16'he4f0;
defparam yin_4_.sum_lutc_input="datac";
// @11:144
  cycloneii_lcell_comb xin_3_ (
	.combout(xin[3]),
	.dataa(db_fsm_state_0),
	.datab(xy_old_reg[9]),
	.datac(hdb_reg[11]),
	.datad(db_fsm_state_srsts_i_a2[2])
);
defparam xin_3_.lut_mask=16'he4f0;
defparam xin_3_.sum_lutc_input="datac";
// @11:144
  cycloneii_lcell_comb xin_4_ (
	.combout(xin_4),
	.dataa(db_fsm_state_0),
	.datab(xy_old_reg[10]),
	.datac(hdb_reg[12]),
	.datad(db_fsm_state_srsts_i_a2[2])
);
defparam xin_4_.lut_mask=16'he4f0;
defparam xin_4_.sum_lutc_input="datac";
  cycloneii_lcell_comb db_fsm_state_RNO_6_ (
	.combout(db_fsm_state_srsts_0_a5_0_6__g0),
	.dataa(hdb_c_15),
	.datab(hdb_c_14),
	.datac(reset_c),
	.datad(db_fsm_state_srsts_0_a2_x[6])
);
defparam db_fsm_state_RNO_6_.lut_mask=16'h0400;
defparam db_fsm_state_RNO_6_.sum_lutc_input="datac";
  cycloneii_lcell_comb db_fsm_state_RNO_7_ (
	.combout(db_fsm_state_srsts_0_a5_0_7__g0),
	.dataa(hdb_c_15),
	.datab(hdb_c_14),
	.datac(reset_c),
	.datad(db_fsm_state_srsts_0_a2_x[6])
);
defparam db_fsm_state_RNO_7_.lut_mask=16'h0100;
defparam db_fsm_state_RNO_7_.sum_lutc_input="datac";
// @3:903
  cycloneii_lcell_comb OCTANT_CMB_op_abs_inf_abs1_3_ (
	.combout(inf_abs1[3]),
	.dataa(result_1_1_i[6]),
	.datab(result_1_1_add3),
	.datac(inf_abs1_a_1_anc2),
	.datad(VCC)
);
defparam OCTANT_CMB_op_abs_inf_abs1_3_.lut_mask=16'hc9c9;
defparam OCTANT_CMB_op_abs_inf_abs1_3_.sum_lutc_input="datac";
// @3:903
  cycloneii_lcell_comb OCTANT_CMB_op_abs_inf_abs0_3_ (
	.combout(inf_abs0[3]),
	.dataa(result_1_i[6]),
	.datab(result_1_add3),
	.datac(inf_abs0_a_0_anc2),
	.datad(VCC)
);
defparam OCTANT_CMB_op_abs_inf_abs0_3_.lut_mask=16'hc9c9;
defparam OCTANT_CMB_op_abs_inf_abs0_3_.sum_lutc_input="datac";
// @11:157
  cycloneii_lcell_comb dbb_bus_Y_1_ (
	.combout(Y_1),
	.dataa(db_fsm_state_0),
	.datab(db_fsm_state_1),
	.datac(yout[1]),
	.datad(yin[1])
);
defparam dbb_bus_Y_1_.lut_mask=16'hfe10;
defparam dbb_bus_Y_1_.sum_lutc_input="datac";
// @11:157
  cycloneii_lcell_comb dbb_bus_X_1_ (
	.combout(X_1),
	.dataa(db_fsm_state_0),
	.datab(db_fsm_state_1),
	.datac(xout[1]),
	.datad(xin[1])
);
defparam dbb_bus_X_1_.lut_mask=16'hfe10;
defparam dbb_bus_X_1_.sum_lutc_input="datac";
  cycloneii_lcell_comb CMD_O_cmd_RNO_1_ (
	.combout(cmd_1_0_1__g4),
	.dataa(hdb_reg[1]),
	.datab(db_fsm_state_1),
	.datac(db_fsm_state_srsts_0_a5_0_1__g3),
	.datad(cmd_1_0_2__g5)
);
defparam CMD_O_cmd_RNO_1_.lut_mask=16'h020a;
defparam CMD_O_cmd_RNO_1_.sum_lutc_input="datac";
  cycloneii_lcell_comb CMD_O_cmd_RNO_0_ (
	.combout(cmd_1_0_0__g4),
	.dataa(hdb_reg[0]),
	.datab(db_fsm_state_1),
	.datac(db_fsm_state_srsts_0_a5_0_1__g3),
	.datad(cmd_1_0_2__g5)
);
defparam CMD_O_cmd_RNO_0_.lut_mask=16'h020a;
defparam CMD_O_cmd_RNO_0_.sum_lutc_input="datac";
// @11:157
  cycloneii_lcell_comb dbb_bus_Y_0_ (
	.combout(Y_0),
	.dataa(db_fsm_state_0),
	.datab(db_fsm_state_1),
	.datac(yout[0]),
	.datad(yin[0])
);
defparam dbb_bus_Y_0_.lut_mask=16'hfe10;
defparam dbb_bus_Y_0_.sum_lutc_input="datac";
// @11:157
  cycloneii_lcell_comb dbb_bus_Y_5_ (
	.combout(Y_5),
	.dataa(db_fsm_state_0),
	.datab(db_fsm_state_1),
	.datac(yout[5]),
	.datad(yin[5])
);
defparam dbb_bus_Y_5_.lut_mask=16'hfe10;
defparam dbb_bus_Y_5_.sum_lutc_input="datac";
// @11:157
  cycloneii_lcell_comb dbb_bus_X_0_ (
	.combout(X_0),
	.dataa(db_fsm_state_0),
	.datab(db_fsm_state_1),
	.datac(xout[0]),
	.datad(xin[0])
);
defparam dbb_bus_X_0_.lut_mask=16'hfe10;
defparam dbb_bus_X_0_.sum_lutc_input="datac";
// @11:157
  cycloneii_lcell_comb dbb_bus_X_5_ (
	.combout(X_5),
	.dataa(db_fsm_state_0),
	.datab(db_fsm_state_1),
	.datac(xout_5),
	.datad(xin_5)
);
defparam dbb_bus_X_5_.lut_mask=16'hfe10;
defparam dbb_bus_X_5_.sum_lutc_input="datac";
// @11:157
  cycloneii_lcell_comb dbb_bus_Y_2_ (
	.combout(Y_2),
	.dataa(db_fsm_state_0),
	.datab(db_fsm_state_1),
	.datac(yout[2]),
	.datad(yin[2])
);
defparam dbb_bus_Y_2_.lut_mask=16'hfe10;
defparam dbb_bus_Y_2_.sum_lutc_input="datac";
// @11:157
  cycloneii_lcell_comb dbb_bus_Y_3_ (
	.combout(Y_3),
	.dataa(db_fsm_state_0),
	.datab(db_fsm_state_1),
	.datac(yout[3]),
	.datad(yin[3])
);
defparam dbb_bus_Y_3_.lut_mask=16'hfe10;
defparam dbb_bus_Y_3_.sum_lutc_input="datac";
// @11:157
  cycloneii_lcell_comb dbb_bus_Y_4_ (
	.combout(Y_4),
	.dataa(db_fsm_state_0),
	.datab(db_fsm_state_1),
	.datac(yout[4]),
	.datad(yin[4])
);
defparam dbb_bus_Y_4_.lut_mask=16'hfe10;
defparam dbb_bus_Y_4_.sum_lutc_input="datac";
// @11:157
  cycloneii_lcell_comb dbb_bus_X_2_ (
	.combout(X_2),
	.dataa(db_fsm_state_0),
	.datab(db_fsm_state_1),
	.datac(xout[2]),
	.datad(xin[2])
);
defparam dbb_bus_X_2_.lut_mask=16'hfe10;
defparam dbb_bus_X_2_.sum_lutc_input="datac";
// @11:157
  cycloneii_lcell_comb dbb_bus_X_3_ (
	.combout(X_3),
	.dataa(db_fsm_state_0),
	.datab(db_fsm_state_1),
	.datac(xout[3]),
	.datad(xin[3])
);
defparam dbb_bus_X_3_.lut_mask=16'hfe10;
defparam dbb_bus_X_3_.sum_lutc_input="datac";
// @11:157
  cycloneii_lcell_comb dbb_bus_X_4_ (
	.combout(X_4),
	.dataa(db_fsm_state_0),
	.datab(db_fsm_state_1),
	.datac(xout_4),
	.datad(xin_4)
);
defparam dbb_bus_X_4_.lut_mask=16'hfe10;
defparam dbb_bus_X_4_.sum_lutc_input="datac";
  cycloneii_lcell_comb db_fsm_state_RNI3VT53_6_ (
	.combout(cmd_1_0_0__g0_i_o4),
	.dataa(db_fsm_state_1),
	.datab(db_fsm_state[6]),
	.datac(db_fsm_state_srsts_0_a5_0_1__g3),
	.datad(cmd_1_0_2__g4)
);
defparam db_fsm_state_RNI3VT53_6_.lut_mask=16'hfffe;
defparam db_fsm_state_RNI3VT53_6_.sum_lutc_input="datac";
  cycloneii_lcell_comb db_fsm_state_i_RNO_0_8_ (
	.combout(N_179_i_0_g0_2),
	.dataa(reset_c),
	.datab(N_179_i_0_g0_2_a_x),
	.datac(db_fsm_state_i_0),
	.datad(db_fsm_state[7])
);
defparam db_fsm_state_i_RNO_0_8_.lut_mask=16'h0054;
defparam db_fsm_state_i_RNO_0_8_.sum_lutc_input="datac";
// @3:903
  cycloneii_lcell_comb OCTANT_CMB_op_abs_inf_abs1_4_ (
	.combout(inf_abs1[4]),
	.dataa(result_1_1_i[6]),
	.datab(result_1_1_add3),
	.datac(result_1_1_add4),
	.datad(inf_abs1_a_1_anc2)
);
defparam OCTANT_CMB_op_abs_inf_abs1_4_.lut_mask=16'hb4a5;
defparam OCTANT_CMB_op_abs_inf_abs1_4_.sum_lutc_input="datac";
// @3:903
  cycloneii_lcell_comb OCTANT_CMB_op_abs_inf_abs0_4_ (
	.combout(inf_abs0[4]),
	.dataa(result_1_i[6]),
	.datab(result_1_add3),
	.datac(result_1_add4),
	.datad(inf_abs0_a_0_anc2)
);
defparam OCTANT_CMB_op_abs_inf_abs0_4_.lut_mask=16'hb4a5;
defparam OCTANT_CMB_op_abs_inf_abs0_4_.sum_lutc_input="datac";
  cycloneii_lcell_comb CMD_O_cmd_RNO_0_2_ (
	.combout(cmd_1_0_2__g1),
	.dataa(db_fsm_state[6]),
	.datab(cmd_2),
	.datac(db_fsm_state_srsts_0_a5_0_1__g3),
	.datad(cmd_1_0_2__g4)
);
defparam CMD_O_cmd_RNO_0_2_.lut_mask=16'hff04;
defparam CMD_O_cmd_RNO_0_2_.sum_lutc_input="datac";
// @3:903
  cycloneii_lcell_comb OCTANT_CMB_op_abs_inf_abs0_6_ (
	.combout(inf_abs0[6]),
	.dataa(result_1_i[6]),
	.datab(result_1_add4),
	.datac(result_1_add5),
	.datad(inf_abs0_a_0_anc3)
);
defparam OCTANT_CMB_op_abs_inf_abs0_6_.lut_mask=16'h0100;
defparam OCTANT_CMB_op_abs_inf_abs0_6_.sum_lutc_input="datac";
// @3:903
  cycloneii_lcell_comb OCTANT_CMB_op_abs_inf_abs1_6_ (
	.combout(inf_abs1[6]),
	.dataa(result_1_1_i[6]),
	.datab(result_1_1_add4),
	.datac(result_1_1_add5),
	.datad(inf_abs1_a_1_anc3)
);
defparam OCTANT_CMB_op_abs_inf_abs1_6_.lut_mask=16'h0100;
defparam OCTANT_CMB_op_abs_inf_abs1_6_.sum_lutc_input="datac";
// @3:903
  cycloneii_lcell_comb OCTANT_CMB_op_abs_inf_abs1_5_ (
	.combout(inf_abs1[5]),
	.dataa(result_1_1_i[6]),
	.datab(result_1_1_add4),
	.datac(result_1_1_add5),
	.datad(inf_abs1_a_1_anc3)
);
defparam OCTANT_CMB_op_abs_inf_abs1_5_.lut_mask=16'hb4a5;
defparam OCTANT_CMB_op_abs_inf_abs1_5_.sum_lutc_input="datac";
// @3:903
  cycloneii_lcell_comb OCTANT_CMB_op_abs_inf_abs0_5_ (
	.combout(inf_abs0[5]),
	.dataa(result_1_i[6]),
	.datab(result_1_add4),
	.datac(result_1_add5),
	.datad(inf_abs0_a_0_anc3)
);
defparam OCTANT_CMB_op_abs_inf_abs0_5_.lut_mask=16'hb4a5;
defparam OCTANT_CMB_op_abs_inf_abs0_5_.sum_lutc_input="datac";
  cycloneii_lcell_comb CMD_O_cmd_RNO_2_ (
	.combout(cmd_1_0_2__g0),
	.dataa(db_fsm_state_0),
	.datab(db_fsm_state_1),
	.datac(cmd_1_0_2__g5),
	.datad(cmd_1_0_2__g1)
);
defparam CMD_O_cmd_RNO_2_.lut_mask=16'hbf8c;
defparam CMD_O_cmd_RNO_2_.sum_lutc_input="datac";
// @11:50
  cycloneii_lcell_comb db_fsm_state_nss_i_i_a5_1_0_ (
	.combout(db_fsm_state_nss_i_i_a5_1[0]),
	.dataa(db_fsm_state[3]),
	.datab(db_fsm_state_2),
	.datac(un3_x1),
	.datad(cmd_1_0_2__g5)
);
defparam db_fsm_state_nss_i_i_a5_1_0_.lut_mask=16'h0040;
defparam db_fsm_state_nss_i_i_a5_1_0_.sum_lutc_input="datac";
// @11:50
  cycloneii_lcell_comb db_fsm_state_srsts_i_a5_0_2_ (
	.combout(db_fsm_state_srsts_i_a5_0[2]),
	.dataa(db_fsm_state[3]),
	.datab(un3_x1),
	.datac(VCC),
	.datad(VCC)
);
defparam db_fsm_state_srsts_i_a5_0_2_.lut_mask=16'h4444;
defparam db_fsm_state_srsts_i_a5_0_2_.sum_lutc_input="datac";
  cycloneii_lcell_comb db_fsm_state_i_RNO_8_ (
	.combout(N_179_i_0_g0),
	.dataa(db_fsm_state_0),
	.datab(N_179_i_0_g0_2),
	.datac(cmd_1_0_2__g5),
	.datad(db_fsm_state_nss_i_i_a5_1[0])
);
defparam db_fsm_state_i_RNO_8_.lut_mask=16'h00c4;
defparam db_fsm_state_i_RNO_8_.sum_lutc_input="datac";
  cycloneii_lcell_comb db_fsm_state_RNO_2_ (
	.combout(N_172_i_0_g0),
	.dataa(reset_c),
	.datab(db_fsm_state_srsts_i_a2[2]),
	.datac(db_fsm_state_srsts_i_a5_0[2]),
	.datad(cmd_1_0_2__g5)
);
defparam db_fsm_state_RNO_2_.lut_mask=16'h1101;
defparam db_fsm_state_RNO_2_.sum_lutc_input="datac";
  cycloneii_lcell_comb CMD_O_cmd_1_0_2__g5 (
	.combout(cmd_1_0_2__g5),
	.dataa(un7_state),
	.datab(vram_write_i7lto31),
	.datac(m3),
	.datad(vram_write_i_2)
);
defparam CMD_O_cmd_1_0_2__g5.lut_mask=16'hfffd;
defparam CMD_O_cmd_1_0_2__g5.sum_lutc_input="datac";
  cycloneii_lcell_comb db_fsm_state_i_RNO_1_8_ (
	.combout(N_179_i_0_g0_2_a_x),
	.dataa(hdb_c_14),
	.datab(hdb_c_15),
	.datac(dav_c),
	.datad(VCC)
);
defparam db_fsm_state_i_RNO_1_8_.lut_mask=16'h7070;
defparam db_fsm_state_i_RNO_1_8_.sum_lutc_input="datac";
// @11:50
  cycloneii_lcell_comb db_fsm_state_srsts_0_a2_x_6_ (
	.combout(db_fsm_state_srsts_0_a2_x[6]),
	.dataa(dav_c),
	.datab(db_fsm_state_i_0),
	.datac(VCC),
	.datad(VCC)
);
defparam db_fsm_state_srsts_0_a2_x_6_.lut_mask=16'h2222;
defparam db_fsm_state_srsts_0_a2_x_6_.sum_lutc_input="datac";
  cycloneii_lcell_comb db_fsm_state_RNO_0_ (
	.combout(N_169_i_0_g0_0_x),
	.dataa(reset_c),
	.datab(cmd_1_0_2__g5),
	.datac(VCC),
	.datad(VCC)
);
defparam db_fsm_state_RNO_0_.lut_mask=16'hbbbb;
defparam db_fsm_state_RNO_0_.sum_lutc_input="datac";
  cycloneii_lcell_comb REG_negx1_RNO (
	.combout(negx1_0_0_g3),
	.dataa(result_1_i[6]),
	.datab(result_1_1_i[6]),
	.datac(VCC),
	.datad(VCC),
	.cin(lt6_cout)
);
defparam REG_negx1_RNO.lut_mask=16'h3535;
defparam REG_negx1_RNO.sum_lutc_input="cin";
// @11:103
  cycloneii_lcell_comb OCTANT_CMB_result_1_add5_term (
	.combout(result_1_i[6]),
	.dataa(VCC),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(result_1_add5_cout)
);
defparam OCTANT_CMB_result_1_add5_term.lut_mask=16'hf0f0;
defparam OCTANT_CMB_result_1_add5_term.sum_lutc_input="cin";
// @11:103
  cycloneii_lcell_comb OCTANT_CMB_result_1_add0_start (
	.cout(result_1_add0_start_cout),
	.dataa(VCC),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC)
);
defparam OCTANT_CMB_result_1_add0_start.lut_mask=16'h00aa;
defparam OCTANT_CMB_result_1_add0_start.sum_lutc_input="cin";
// @11:104
  cycloneii_lcell_comb OCTANT_CMB_result_1_1_add5_term (
	.combout(result_1_1_i[6]),
	.dataa(VCC),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(result_1_1_add5_cout)
);
defparam OCTANT_CMB_result_1_1_add5_term.lut_mask=16'hf0f0;
defparam OCTANT_CMB_result_1_1_add5_term.sum_lutc_input="cin";
// @11:104
  cycloneii_lcell_comb OCTANT_CMB_result_1_1_add0_start (
	.cout(result_1_1_add0_start_cout),
	.dataa(VCC),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC)
);
defparam OCTANT_CMB_result_1_1_add0_start.lut_mask=16'h00aa;
defparam OCTANT_CMB_result_1_1_add0_start.sum_lutc_input="cin";
//@11:50
// @11:397
  draw_any_octant DAB (
	.db_fsm_state_0(db_fsm_state_2),
	.db_fsm_state_1(db_fsm_state[3]),
	.db_fsm_state_2(db_fsm_state[4]),
	.yin_0(yin[0]),
	.yin_5(yin[5]),
	.yin_1(yin[1]),
	.yin_2(yin[2]),
	.yin_3(yin[3]),
	.yin_4(yin[4]),
	.xin_0(xin[0]),
	.xin_5(xin_5),
	.xin_1(xin[1]),
	.xin_2(xin[2]),
	.xin_3(xin[3]),
	.xin_4(xin_4),
	.yout_1(yout[1]),
	.yout_0(yout[0]),
	.yout_5(yout[5]),
	.yout_2(yout[2]),
	.yout_3(yout[3]),
	.yout_4(yout[4]),
	.xout_1(xout[1]),
	.xout_0(xout[0]),
	.xout_5(xout_5),
	.xout_2(xout[2]),
	.xout_3(xout[3]),
	.xout_4(xout_4),
	.negx1(negx1),
	.clk_c(clk_c),
	.negy1(negy1),
	.swapxy1(swapxy1),
	.cmd_1_0_2__g5(cmd_1_0_2__g5),
	.un7_state(un7_state),
	.un3_x1(un3_x1),
	.disable_i_a2(disable_i_a2),
	.is_same(is_same),
	.vram_write_i7lto31(vram_write_i7lto31),
	.m3(m3),
	.word_reg_delayed_6(word_reg_delayed_6),
	.vram_write_i_4_0(vram_write_i_4_0),
	.vram_write_i_6(vram_write_i_6),
	.xbias1(xbias1)
);
  assign  db_fsm_state_i_0_i = ~ db_fsm_state_i_0;
endmodule /* db */

// VQM4.1+ 
module pix_word_cache (
  pre_rdout_par_15_1,
  pre_rdout_par_15_0,
  pre_rdout_par_14_1,
  pre_rdout_par_14_0,
  pre_rdout_par_13_1,
  pre_rdout_par_13_0,
  pre_rdout_par_12_1,
  pre_rdout_par_12_0,
  pre_rdout_par_10_1,
  pre_rdout_par_10_0,
  pre_rdout_par_9_1,
  pre_rdout_par_9_0,
  pre_rdout_par_8_1,
  pre_rdout_par_8_0,
  pre_rdout_par_7_1,
  pre_rdout_par_7_0,
  pre_rdout_par_6_1,
  pre_rdout_par_6_0,
  pre_rdout_par_5_1,
  pre_rdout_par_5_0,
  pre_rdout_par_4_1,
  pre_rdout_par_4_0,
  pre_rdout_par_3_1,
  pre_rdout_par_3_0,
  pre_rdout_par_2_1,
  pre_rdout_par_2_0,
  pre_rdout_par_1_1,
  pre_rdout_par_1_0,
  pre_rdout_par_0_1,
  pre_rdout_par_0_0,
  pre_rdout_par_11_1,
  pre_rdout_par_11_0,
  nstate_0,
  Y_0_0,
  Y_0,
  Y_1,
  Y_1_0,
  X_0,
  X_1,
  X_0_0,
  X_1_0,
  pixopin_1_0,
  cmd_1,
  cmd_0,
  db_fsm_state_i_0,
  clk_c,
  reset_c,
  vram_write,
  is_same,
  finish_x,
  dav_c,
  rcb_finish_i
)
;
output pre_rdout_par_15_1 ;
output pre_rdout_par_15_0 ;
output pre_rdout_par_14_1 ;
output pre_rdout_par_14_0 ;
output pre_rdout_par_13_1 ;
output pre_rdout_par_13_0 ;
output pre_rdout_par_12_1 ;
output pre_rdout_par_12_0 ;
output pre_rdout_par_10_1 ;
output pre_rdout_par_10_0 ;
output pre_rdout_par_9_1 ;
output pre_rdout_par_9_0 ;
output pre_rdout_par_8_1 ;
output pre_rdout_par_8_0 ;
output pre_rdout_par_7_1 ;
output pre_rdout_par_7_0 ;
output pre_rdout_par_6_1 ;
output pre_rdout_par_6_0 ;
output pre_rdout_par_5_1 ;
output pre_rdout_par_5_0 ;
output pre_rdout_par_4_1 ;
output pre_rdout_par_4_0 ;
output pre_rdout_par_3_1 ;
output pre_rdout_par_3_0 ;
output pre_rdout_par_2_1 ;
output pre_rdout_par_2_0 ;
output pre_rdout_par_1_1 ;
output pre_rdout_par_1_0 ;
output pre_rdout_par_0_1 ;
output pre_rdout_par_0_0 ;
output pre_rdout_par_11_1 ;
output pre_rdout_par_11_0 ;
input nstate_0 ;
input Y_0_0 ;
input Y_0 ;
input Y_1 ;
input Y_1_0 ;
input X_0 ;
input X_1 ;
input X_0_0 ;
input X_1_0 ;
input pixopin_1_0 ;
input cmd_1 ;
input cmd_0 ;
input db_fsm_state_i_0 ;
input clk_c ;
input reset_c ;
input vram_write ;
output is_same ;
output finish_x ;
input dav_c ;
input rcb_finish_i ;
wire pre_rdout_par_15_1 ;
wire pre_rdout_par_15_0 ;
wire pre_rdout_par_14_1 ;
wire pre_rdout_par_14_0 ;
wire pre_rdout_par_13_1 ;
wire pre_rdout_par_13_0 ;
wire pre_rdout_par_12_1 ;
wire pre_rdout_par_12_0 ;
wire pre_rdout_par_10_1 ;
wire pre_rdout_par_10_0 ;
wire pre_rdout_par_9_1 ;
wire pre_rdout_par_9_0 ;
wire pre_rdout_par_8_1 ;
wire pre_rdout_par_8_0 ;
wire pre_rdout_par_7_1 ;
wire pre_rdout_par_7_0 ;
wire pre_rdout_par_6_1 ;
wire pre_rdout_par_6_0 ;
wire pre_rdout_par_5_1 ;
wire pre_rdout_par_5_0 ;
wire pre_rdout_par_4_1 ;
wire pre_rdout_par_4_0 ;
wire pre_rdout_par_3_1 ;
wire pre_rdout_par_3_0 ;
wire pre_rdout_par_2_1 ;
wire pre_rdout_par_2_0 ;
wire pre_rdout_par_1_1 ;
wire pre_rdout_par_1_0 ;
wire pre_rdout_par_0_1 ;
wire pre_rdout_par_0_0 ;
wire pre_rdout_par_11_1 ;
wire pre_rdout_par_11_0 ;
wire nstate_0 ;
wire Y_0_0 ;
wire Y_0 ;
wire Y_1 ;
wire Y_1_0 ;
wire X_0 ;
wire X_1 ;
wire X_0_0 ;
wire X_1_0 ;
wire pixopin_1_0 ;
wire cmd_1 ;
wire cmd_0 ;
wire db_fsm_state_i_0 ;
wire clk_c ;
wire reset_c ;
wire vram_write ;
wire is_same ;
wire finish_x ;
wire dav_c ;
wire rcb_finish_i ;
wire [1:0] pre_rdout_par_12_0_1_a2_0;
wire [1:0] pre_rdout_par_4_0_1_a2_0;
wire [1:0] pre_rdout_par_0_0_1_a2_0;
wire [0:0] pre_rdout_par_3_en_0_a2_0;
wire [0:0] pre_rdout_par_15_en_0_a2_0;
wire [0:0] pre_rdout_par_7_en_0_a2_0;
wire [4:4] un2_rdout1_to_opram_i_i_a2_0;
wire [0:0] pre_rdout_par_10_en_0_a2;
wire [0:0] pre_rdout_par_14_en_0_a2_0;
wire [1:1] rdout1_to_opram_13_i_m2_a;
wire [1:1] rdout1_to_opram_13_i_m2;
wire [1:1] rdout1_to_opram_10_i_m2_a;
wire [1:1] rdout1_to_opram_10_i_m2;
wire [1:1] rdout1_to_opram_6_i_m2_a;
wire [1:1] rdout1_to_opram_6_i_m2;
wire [1:1] rdout1_to_opram_3_i_m2_a;
wire [1:1] rdout1_to_opram_3_i_m2;
wire [0:0] rdout1_to_opram_13_a;
wire [0:0] rdout1_to_opram_13;
wire [0:0] rdout1_to_opram_10_a;
wire [0:0] rdout1_to_opram_10;
wire [0:0] rdout1_to_opram_6_a;
wire [0:0] rdout1_to_opram_6;
wire [0:0] rdout1_to_opram_3_a;
wire [0:0] rdout1_to_opram_3;
wire [0:0] pre_rdout_par_15_en_0_a2_1;
wire [1:1] rdout1_to_opram_14_i_m2;
wire [1:1] rdout1_to_opram_7_i_m2;
wire [0:0] rdout1_to_opram_14;
wire [0:0] rdout1_to_opram_7;
wire [0:0] pre_rdout_par_14_en_0_a2_1;
wire [0:0] pre_rdout_par_12_en_0_a2_0;
wire [0:0] pre_rdout_par_9_en_0_a2;
wire [0:0] pre_rdout_par_8_en_0_a2;
wire [1:0] pre_rdout_par_0_0_1_a2_0_i;
wire [1:0] pre_rdout_par_4_0_1_a2_0_i;
wire [1:0] pre_rdout_par_12_0_1_a2_0_i;
wire pre_rdout_par_15_1_0_1__g9 ;
wire pre_rdout_par_15_1_0_1__g3 ;
wire pre_rdout_par_15_1_0_0__g9 ;
wire pre_rdout_par_15_1_0_0__g3 ;
wire pre_rdout_par_14_1_0_1__g9 ;
wire pre_rdout_par_14_1_0_1__g3 ;
wire pre_rdout_par_14_1_0_0__g9 ;
wire pre_rdout_par_14_1_0_0__g3 ;
wire pre_rdout_par_13_1_0_1__g9 ;
wire pre_rdout_par_13_1_0_1__g3 ;
wire pre_rdout_par_13_1_0_0__g9 ;
wire pre_rdout_par_13_1_0_0__g3 ;
wire pre_rdout_par_12_1_0_1__g9 ;
wire pre_rdout_par_12_1_0_1__g3 ;
wire pre_rdout_par_12_1_0_0__g9 ;
wire pre_rdout_par_12_1_0_0__g3 ;
wire pre_rdout_par_10_1_0_1__g2 ;
wire pre_rdout_par_10_1_0_0__g2 ;
wire pre_rdout_par_9_1_0_1__g2 ;
wire pre_rdout_par_9_1_0_0__g2 ;
wire pre_rdout_par_8_1_0_1__g2 ;
wire pre_rdout_par_8_1_0_0__g2 ;
wire pre_rdout_par_7_1_0_1__g9 ;
wire pre_rdout_par_7_1_0_1__g3 ;
wire pre_rdout_par_7_1_0_0__g9 ;
wire pre_rdout_par_7_1_0_0__g3 ;
wire pre_rdout_par_6_1_0_1__g9 ;
wire pre_rdout_par_6_1_0_1__g3 ;
wire pre_rdout_par_6_1_0_0__g9 ;
wire pre_rdout_par_6_1_0_0__g3 ;
wire pre_rdout_par_5_1_0_1__g9 ;
wire pre_rdout_par_5_1_0_1__g3 ;
wire pre_rdout_par_5_1_0_0__g9 ;
wire pre_rdout_par_5_1_0_0__g3 ;
wire pre_rdout_par_4_1_0_1__g9 ;
wire pre_rdout_par_4_1_0_1__g3 ;
wire pre_rdout_par_4_1_0_0__g9 ;
wire pre_rdout_par_4_1_0_0__g3 ;
wire pre_rdout_par_3_1_0_1__g9 ;
wire pre_rdout_par_3_1_0_1__g3 ;
wire pre_rdout_par_3_1_0_0__g9 ;
wire pre_rdout_par_3_1_0_0__g3 ;
wire pre_rdout_par_2_1_0_1__g9 ;
wire pre_rdout_par_2_1_0_1__g3 ;
wire pre_rdout_par_2_1_0_0__g9 ;
wire pre_rdout_par_2_1_0_0__g3 ;
wire pre_rdout_par_1_1_0_1__g9 ;
wire pre_rdout_par_1_1_0_1__g3 ;
wire pre_rdout_par_1_1_0_0__g9 ;
wire pre_rdout_par_1_1_0_0__g3 ;
wire pre_rdout_par_0_1_0_1__g9 ;
wire pre_rdout_par_0_1_0_1__g3 ;
wire pre_rdout_par_0_1_0_0__g9 ;
wire pre_rdout_par_0_1_0_0__g3 ;
wire pre_rdout_par_11_1_0_1__g5 ;
wire pre_rdout_par_11_1_0__g0_0 ;
wire pre_rdout_par_11_1_0_0__g5 ;
wire m4 ;
wire m7 ;
wire is_same_10 ;
wire is_same_16 ;
wire is_same_17 ;
wire is_same_18 ;
wire is_same_19 ;
wire is_same_20 ;
wire is_same_22 ;
wire is_same_23 ;
wire is_same_26 ;
wire un1_pw_6_0 ;
wire is_same_28 ;
wire m4_e ;
wire m7_e ;
wire pre_rdout_par_0_1_0_0__g6 ;
wire pre_rdout_par_1_1_0_0__g6 ;
wire pre_rdout_par_4_1_0_0__g6 ;
wire pre_rdout_par_5_1_0_0__g6 ;
wire pre_rdout_par_12_1_0_0__g6 ;
wire pre_rdout_par_13_1_0_0__g6 ;
wire GND ;
wire VCC ;
//@0:1
  assign VCC = 1'b1;
//@0:1
  assign GND = 1'b0;
// @10:20
  cycloneii_lcell_ff N1_pre_rdout_par_15_1_ (
	.regout(pre_rdout_par_15_1),
	.datain(pre_rdout_par_15_1_0_1__g9),
	.clk(clk_c),
	.aclr(GND),
	.sclr(reset_c),
	.sload(pre_rdout_par_12_0_1_a2_0_i[1]),
	.sdata(pre_rdout_par_15_1_0_1__g3),
	.ena(VCC)
);
// @10:20
  cycloneii_lcell_ff N1_pre_rdout_par_15_0_ (
	.regout(pre_rdout_par_15_0),
	.datain(pre_rdout_par_15_1_0_0__g9),
	.clk(clk_c),
	.aclr(GND),
	.sclr(reset_c),
	.sload(pre_rdout_par_12_0_1_a2_0_i[0]),
	.sdata(pre_rdout_par_15_1_0_0__g3),
	.ena(VCC)
);
// @10:20
  cycloneii_lcell_ff N1_pre_rdout_par_14_1_ (
	.regout(pre_rdout_par_14_1),
	.datain(pre_rdout_par_14_1_0_1__g9),
	.clk(clk_c),
	.aclr(GND),
	.sclr(reset_c),
	.sload(pre_rdout_par_12_0_1_a2_0_i[1]),
	.sdata(pre_rdout_par_14_1_0_1__g3),
	.ena(VCC)
);
// @10:20
  cycloneii_lcell_ff N1_pre_rdout_par_14_0_ (
	.regout(pre_rdout_par_14_0),
	.datain(pre_rdout_par_14_1_0_0__g9),
	.clk(clk_c),
	.aclr(GND),
	.sclr(reset_c),
	.sload(pre_rdout_par_12_0_1_a2_0_i[0]),
	.sdata(pre_rdout_par_14_1_0_0__g3),
	.ena(VCC)
);
// @10:20
  cycloneii_lcell_ff N1_pre_rdout_par_13_1_ (
	.regout(pre_rdout_par_13_1),
	.datain(pre_rdout_par_13_1_0_1__g9),
	.clk(clk_c),
	.aclr(GND),
	.sclr(reset_c),
	.sload(pre_rdout_par_12_0_1_a2_0_i[1]),
	.sdata(pre_rdout_par_13_1_0_1__g3),
	.ena(VCC)
);
// @10:20
  cycloneii_lcell_ff N1_pre_rdout_par_13_0_ (
	.regout(pre_rdout_par_13_0),
	.datain(pre_rdout_par_13_1_0_0__g9),
	.clk(clk_c),
	.aclr(GND),
	.sclr(reset_c),
	.sload(pre_rdout_par_12_0_1_a2_0_i[0]),
	.sdata(pre_rdout_par_13_1_0_0__g3),
	.ena(VCC)
);
// @10:20
  cycloneii_lcell_ff N1_pre_rdout_par_12_1_ (
	.regout(pre_rdout_par_12_1),
	.datain(pre_rdout_par_12_1_0_1__g9),
	.clk(clk_c),
	.aclr(GND),
	.sclr(reset_c),
	.sload(pre_rdout_par_12_0_1_a2_0_i[1]),
	.sdata(pre_rdout_par_12_1_0_1__g3),
	.ena(VCC)
);
// @10:20
  cycloneii_lcell_ff N1_pre_rdout_par_12_0_ (
	.regout(pre_rdout_par_12_0),
	.datain(pre_rdout_par_12_1_0_0__g9),
	.clk(clk_c),
	.aclr(GND),
	.sclr(reset_c),
	.sload(pre_rdout_par_12_0_1_a2_0_i[0]),
	.sdata(pre_rdout_par_12_1_0_0__g3),
	.ena(VCC)
);
// @10:20
  cycloneii_lcell_ff N1_pre_rdout_par_10_1_ (
	.regout(pre_rdout_par_10_1),
	.datain(pre_rdout_par_10_1_0_1__g2),
	.clk(clk_c),
	.aclr(GND),
	.sclr(reset_c),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @10:20
  cycloneii_lcell_ff N1_pre_rdout_par_10_0_ (
	.regout(pre_rdout_par_10_0),
	.datain(pre_rdout_par_10_1_0_0__g2),
	.clk(clk_c),
	.aclr(GND),
	.sclr(reset_c),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @10:20
  cycloneii_lcell_ff N1_pre_rdout_par_9_1_ (
	.regout(pre_rdout_par_9_1),
	.datain(pre_rdout_par_9_1_0_1__g2),
	.clk(clk_c),
	.aclr(GND),
	.sclr(reset_c),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @10:20
  cycloneii_lcell_ff N1_pre_rdout_par_9_0_ (
	.regout(pre_rdout_par_9_0),
	.datain(pre_rdout_par_9_1_0_0__g2),
	.clk(clk_c),
	.aclr(GND),
	.sclr(reset_c),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @10:20
  cycloneii_lcell_ff N1_pre_rdout_par_8_1_ (
	.regout(pre_rdout_par_8_1),
	.datain(pre_rdout_par_8_1_0_1__g2),
	.clk(clk_c),
	.aclr(GND),
	.sclr(reset_c),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @10:20
  cycloneii_lcell_ff N1_pre_rdout_par_8_0_ (
	.regout(pre_rdout_par_8_0),
	.datain(pre_rdout_par_8_1_0_0__g2),
	.clk(clk_c),
	.aclr(GND),
	.sclr(reset_c),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @10:20
  cycloneii_lcell_ff N1_pre_rdout_par_7_1_ (
	.regout(pre_rdout_par_7_1),
	.datain(pre_rdout_par_7_1_0_1__g9),
	.clk(clk_c),
	.aclr(GND),
	.sclr(reset_c),
	.sload(pre_rdout_par_4_0_1_a2_0_i[1]),
	.sdata(pre_rdout_par_7_1_0_1__g3),
	.ena(VCC)
);
// @10:20
  cycloneii_lcell_ff N1_pre_rdout_par_7_0_ (
	.regout(pre_rdout_par_7_0),
	.datain(pre_rdout_par_7_1_0_0__g9),
	.clk(clk_c),
	.aclr(GND),
	.sclr(reset_c),
	.sload(pre_rdout_par_4_0_1_a2_0_i[0]),
	.sdata(pre_rdout_par_7_1_0_0__g3),
	.ena(VCC)
);
// @10:20
  cycloneii_lcell_ff N1_pre_rdout_par_6_1_ (
	.regout(pre_rdout_par_6_1),
	.datain(pre_rdout_par_6_1_0_1__g9),
	.clk(clk_c),
	.aclr(GND),
	.sclr(reset_c),
	.sload(pre_rdout_par_4_0_1_a2_0_i[1]),
	.sdata(pre_rdout_par_6_1_0_1__g3),
	.ena(VCC)
);
// @10:20
  cycloneii_lcell_ff N1_pre_rdout_par_6_0_ (
	.regout(pre_rdout_par_6_0),
	.datain(pre_rdout_par_6_1_0_0__g9),
	.clk(clk_c),
	.aclr(GND),
	.sclr(reset_c),
	.sload(pre_rdout_par_4_0_1_a2_0_i[0]),
	.sdata(pre_rdout_par_6_1_0_0__g3),
	.ena(VCC)
);
// @10:20
  cycloneii_lcell_ff N1_pre_rdout_par_5_1_ (
	.regout(pre_rdout_par_5_1),
	.datain(pre_rdout_par_5_1_0_1__g9),
	.clk(clk_c),
	.aclr(GND),
	.sclr(reset_c),
	.sload(pre_rdout_par_4_0_1_a2_0_i[1]),
	.sdata(pre_rdout_par_5_1_0_1__g3),
	.ena(VCC)
);
// @10:20
  cycloneii_lcell_ff N1_pre_rdout_par_5_0_ (
	.regout(pre_rdout_par_5_0),
	.datain(pre_rdout_par_5_1_0_0__g9),
	.clk(clk_c),
	.aclr(GND),
	.sclr(reset_c),
	.sload(pre_rdout_par_4_0_1_a2_0_i[0]),
	.sdata(pre_rdout_par_5_1_0_0__g3),
	.ena(VCC)
);
// @10:20
  cycloneii_lcell_ff N1_pre_rdout_par_4_1_ (
	.regout(pre_rdout_par_4_1),
	.datain(pre_rdout_par_4_1_0_1__g9),
	.clk(clk_c),
	.aclr(GND),
	.sclr(reset_c),
	.sload(pre_rdout_par_4_0_1_a2_0_i[1]),
	.sdata(pre_rdout_par_4_1_0_1__g3),
	.ena(VCC)
);
// @10:20
  cycloneii_lcell_ff N1_pre_rdout_par_4_0_ (
	.regout(pre_rdout_par_4_0),
	.datain(pre_rdout_par_4_1_0_0__g9),
	.clk(clk_c),
	.aclr(GND),
	.sclr(reset_c),
	.sload(pre_rdout_par_4_0_1_a2_0_i[0]),
	.sdata(pre_rdout_par_4_1_0_0__g3),
	.ena(VCC)
);
// @10:20
  cycloneii_lcell_ff N1_pre_rdout_par_3_1_ (
	.regout(pre_rdout_par_3_1),
	.datain(pre_rdout_par_3_1_0_1__g9),
	.clk(clk_c),
	.aclr(GND),
	.sclr(reset_c),
	.sload(pre_rdout_par_0_0_1_a2_0_i[1]),
	.sdata(pre_rdout_par_3_1_0_1__g3),
	.ena(VCC)
);
// @10:20
  cycloneii_lcell_ff N1_pre_rdout_par_3_0_ (
	.regout(pre_rdout_par_3_0),
	.datain(pre_rdout_par_3_1_0_0__g9),
	.clk(clk_c),
	.aclr(GND),
	.sclr(reset_c),
	.sload(pre_rdout_par_0_0_1_a2_0_i[0]),
	.sdata(pre_rdout_par_3_1_0_0__g3),
	.ena(VCC)
);
// @10:20
  cycloneii_lcell_ff N1_pre_rdout_par_2_1_ (
	.regout(pre_rdout_par_2_1),
	.datain(pre_rdout_par_2_1_0_1__g9),
	.clk(clk_c),
	.aclr(GND),
	.sclr(reset_c),
	.sload(pre_rdout_par_0_0_1_a2_0_i[1]),
	.sdata(pre_rdout_par_2_1_0_1__g3),
	.ena(VCC)
);
// @10:20
  cycloneii_lcell_ff N1_pre_rdout_par_2_0_ (
	.regout(pre_rdout_par_2_0),
	.datain(pre_rdout_par_2_1_0_0__g9),
	.clk(clk_c),
	.aclr(GND),
	.sclr(reset_c),
	.sload(pre_rdout_par_0_0_1_a2_0_i[0]),
	.sdata(pre_rdout_par_2_1_0_0__g3),
	.ena(VCC)
);
// @10:20
  cycloneii_lcell_ff N1_pre_rdout_par_1_1_ (
	.regout(pre_rdout_par_1_1),
	.datain(pre_rdout_par_1_1_0_1__g9),
	.clk(clk_c),
	.aclr(GND),
	.sclr(reset_c),
	.sload(pre_rdout_par_0_0_1_a2_0_i[1]),
	.sdata(pre_rdout_par_1_1_0_1__g3),
	.ena(VCC)
);
// @10:20
  cycloneii_lcell_ff N1_pre_rdout_par_1_0_ (
	.regout(pre_rdout_par_1_0),
	.datain(pre_rdout_par_1_1_0_0__g9),
	.clk(clk_c),
	.aclr(GND),
	.sclr(reset_c),
	.sload(pre_rdout_par_0_0_1_a2_0_i[0]),
	.sdata(pre_rdout_par_1_1_0_0__g3),
	.ena(VCC)
);
// @10:20
  cycloneii_lcell_ff N1_pre_rdout_par_0_1_ (
	.regout(pre_rdout_par_0_1),
	.datain(pre_rdout_par_0_1_0_1__g9),
	.clk(clk_c),
	.aclr(GND),
	.sclr(reset_c),
	.sload(pre_rdout_par_0_0_1_a2_0_i[1]),
	.sdata(pre_rdout_par_0_1_0_1__g3),
	.ena(VCC)
);
// @10:20
  cycloneii_lcell_ff N1_pre_rdout_par_0_0_ (
	.regout(pre_rdout_par_0_0),
	.datain(pre_rdout_par_0_1_0_0__g9),
	.clk(clk_c),
	.aclr(GND),
	.sclr(reset_c),
	.sload(pre_rdout_par_0_0_1_a2_0_i[0]),
	.sdata(pre_rdout_par_0_1_0_0__g3),
	.ena(VCC)
);
// @10:20
  cycloneii_lcell_ff N1_pre_rdout_par_11_1_ (
	.regout(pre_rdout_par_11_1),
	.datain(pre_rdout_par_11_1_0_1__g5),
	.clk(clk_c),
	.aclr(GND),
	.sclr(reset_c),
	.sload(GND),
	.sdata(GND),
	.ena(pre_rdout_par_11_1_0__g0_0)
);
// @10:20
  cycloneii_lcell_ff N1_pre_rdout_par_11_0_ (
	.regout(pre_rdout_par_11_0),
	.datain(pre_rdout_par_11_1_0_0__g5),
	.clk(clk_c),
	.aclr(GND),
	.sclr(reset_c),
	.sload(GND),
	.sdata(GND),
	.ena(pre_rdout_par_11_1_0__g0_0)
);
// @10:20
  cycloneii_lcell_comb rdout1_to_opram_7_i_m2_RNIIORT2_0_1_ (
	.combout(pre_rdout_par_0_0_1_a2_0[1]),
	.dataa(pre_rdout_par_3_en_0_a2_0[0]),
	.datab(m4),
	.datac(VCC),
	.datad(VCC)
);
defparam rdout1_to_opram_7_i_m2_RNIIORT2_0_1_.lut_mask=16'h2222;
defparam rdout1_to_opram_7_i_m2_RNIIORT2_0_1_.sum_lutc_input="datac";
// @10:20
  cycloneii_lcell_comb rdout1_to_opram_14_RNI4M243_0_ (
	.combout(pre_rdout_par_12_0_1_a2_0[0]),
	.dataa(pre_rdout_par_15_en_0_a2_0[0]),
	.datab(m7),
	.datac(VCC),
	.datad(VCC)
);
defparam rdout1_to_opram_14_RNI4M243_0_.lut_mask=16'h2222;
defparam rdout1_to_opram_14_RNI4M243_0_.sum_lutc_input="datac";
// @10:20
  cycloneii_lcell_comb rdout1_to_opram_14_RNI4M243_0_0_ (
	.combout(pre_rdout_par_0_0_1_a2_0[0]),
	.dataa(pre_rdout_par_3_en_0_a2_0[0]),
	.datab(m7),
	.datac(VCC),
	.datad(VCC)
);
defparam rdout1_to_opram_14_RNI4M243_0_0_.lut_mask=16'h2222;
defparam rdout1_to_opram_14_RNI4M243_0_0_.sum_lutc_input="datac";
// @10:20
  cycloneii_lcell_comb rdout1_to_opram_7_i_m2_RNIIORT2_1_ (
	.combout(pre_rdout_par_12_0_1_a2_0[1]),
	.dataa(pre_rdout_par_15_en_0_a2_0[0]),
	.datab(m4),
	.datac(VCC),
	.datad(VCC)
);
defparam rdout1_to_opram_7_i_m2_RNIIORT2_1_.lut_mask=16'h2222;
defparam rdout1_to_opram_7_i_m2_RNIIORT2_1_.sum_lutc_input="datac";
// @10:20
  cycloneii_lcell_comb rdout1_to_opram_14_RNI4M243_1_0_ (
	.combout(pre_rdout_par_4_0_1_a2_0[0]),
	.dataa(pre_rdout_par_7_en_0_a2_0[0]),
	.datab(m7),
	.datac(VCC),
	.datad(VCC)
);
defparam rdout1_to_opram_14_RNI4M243_1_0_.lut_mask=16'h2222;
defparam rdout1_to_opram_14_RNI4M243_1_0_.sum_lutc_input="datac";
// @10:20
  cycloneii_lcell_comb rdout1_to_opram_7_i_m2_RNIIORT2_1_1_ (
	.combout(pre_rdout_par_4_0_1_a2_0[1]),
	.dataa(pre_rdout_par_7_en_0_a2_0[0]),
	.datab(m4),
	.datac(VCC),
	.datad(VCC)
);
defparam rdout1_to_opram_7_i_m2_RNIIORT2_1_1_.lut_mask=16'h2222;
defparam rdout1_to_opram_7_i_m2_RNIIORT2_1_1_.sum_lutc_input="datac";
// @10:35
  cycloneii_lcell_comb is_same_10_cZ (
	.combout(is_same_10),
	.dataa(pre_rdout_par_5_1),
	.datab(pre_rdout_par_5_0),
	.datac(VCC),
	.datad(VCC)
);
defparam is_same_10_cZ.lut_mask=16'h1111;
defparam is_same_10_cZ.sum_lutc_input="datac";
// @10:20
  cycloneii_lcell_comb N1_pre_rdout_par_15_en_0_a2_0_0_ (
	.combout(pre_rdout_par_15_en_0_a2_0[0]),
	.dataa(Y_0),
	.datab(nstate_0),
	.datac(Y_0_0),
	.datad(Y_1)
);
defparam N1_pre_rdout_par_15_en_0_a2_0_0_.lut_mask=16'hb800;
defparam N1_pre_rdout_par_15_en_0_a2_0_0_.sum_lutc_input="datac";
// @10:20
  cycloneii_lcell_comb N1_pre_rdout_par_3_en_0_a2_0_0_ (
	.combout(pre_rdout_par_3_en_0_a2_0[0]),
	.dataa(Y_0),
	.datab(nstate_0),
	.datac(Y_0_0),
	.datad(Y_1)
);
defparam N1_pre_rdout_par_3_en_0_a2_0_0_.lut_mask=16'h0047;
defparam N1_pre_rdout_par_3_en_0_a2_0_0_.sum_lutc_input="datac";
// @10:93
  cycloneii_lcell_comb T1_un2_rdout1_to_opram_i_i_a2_0_4_ (
	.combout(un2_rdout1_to_opram_i_i_a2_0[4]),
	.dataa(Y_0),
	.datab(nstate_0),
	.datac(Y_0_0),
	.datad(Y_1)
);
defparam T1_un2_rdout1_to_opram_i_i_a2_0_4_.lut_mask=16'h4700;
defparam T1_un2_rdout1_to_opram_i_i_a2_0_4_.sum_lutc_input="datac";
// @10:20
  cycloneii_lcell_comb N1_pre_rdout_par_7_en_0_a2_0_0_ (
	.combout(pre_rdout_par_7_en_0_a2_0[0]),
	.dataa(Y_0),
	.datab(nstate_0),
	.datac(Y_0_0),
	.datad(Y_1)
);
defparam N1_pre_rdout_par_7_en_0_a2_0_0_.lut_mask=16'h00b8;
defparam N1_pre_rdout_par_7_en_0_a2_0_0_.sum_lutc_input="datac";
// @10:35
  cycloneii_lcell_comb is_same_16_cZ (
	.combout(is_same_16),
	.dataa(pre_rdout_par_14_0),
	.datab(pre_rdout_par_14_1),
	.datac(pre_rdout_par_15_0),
	.datad(pre_rdout_par_15_1)
);
defparam is_same_16_cZ.lut_mask=16'h0001;
defparam is_same_16_cZ.sum_lutc_input="datac";
// @10:35
  cycloneii_lcell_comb is_same_17_cZ (
	.combout(is_same_17),
	.dataa(pre_rdout_par_12_0),
	.datab(pre_rdout_par_12_1),
	.datac(pre_rdout_par_13_0),
	.datad(pre_rdout_par_13_1)
);
defparam is_same_17_cZ.lut_mask=16'h0001;
defparam is_same_17_cZ.sum_lutc_input="datac";
// @10:35
  cycloneii_lcell_comb is_same_18_cZ (
	.combout(is_same_18),
	.dataa(pre_rdout_par_10_0),
	.datab(pre_rdout_par_10_1),
	.datac(pre_rdout_par_11_0),
	.datad(pre_rdout_par_11_1)
);
defparam is_same_18_cZ.lut_mask=16'h0001;
defparam is_same_18_cZ.sum_lutc_input="datac";
// @10:35
  cycloneii_lcell_comb is_same_19_cZ (
	.combout(is_same_19),
	.dataa(pre_rdout_par_8_0),
	.datab(pre_rdout_par_8_1),
	.datac(pre_rdout_par_9_0),
	.datad(pre_rdout_par_9_1)
);
defparam is_same_19_cZ.lut_mask=16'h0001;
defparam is_same_19_cZ.sum_lutc_input="datac";
// @10:35
  cycloneii_lcell_comb is_same_20_cZ (
	.combout(is_same_20),
	.dataa(pre_rdout_par_6_0),
	.datab(pre_rdout_par_6_1),
	.datac(pre_rdout_par_7_0),
	.datad(pre_rdout_par_7_1)
);
defparam is_same_20_cZ.lut_mask=16'h0001;
defparam is_same_20_cZ.sum_lutc_input="datac";
// @10:35
  cycloneii_lcell_comb is_same_22_cZ (
	.combout(is_same_22),
	.dataa(pre_rdout_par_2_0),
	.datab(pre_rdout_par_2_1),
	.datac(pre_rdout_par_3_0),
	.datad(pre_rdout_par_3_1)
);
defparam is_same_22_cZ.lut_mask=16'h0001;
defparam is_same_22_cZ.sum_lutc_input="datac";
// @10:35
  cycloneii_lcell_comb is_same_23_cZ (
	.combout(is_same_23),
	.dataa(pre_rdout_par_0_0),
	.datab(pre_rdout_par_0_1),
	.datac(pre_rdout_par_1_0),
	.datad(pre_rdout_par_1_1)
);
defparam is_same_23_cZ.lut_mask=16'h0001;
defparam is_same_23_cZ.sum_lutc_input="datac";
// @10:20
  cycloneii_lcell_comb N1_pre_rdout_par_10_en_0_a2_0_ (
	.combout(pre_rdout_par_10_en_0_a2[0]),
	.dataa(Y_1_0),
	.datab(Y_1),
	.datac(pre_rdout_par_14_en_0_a2_0[0]),
	.datad(VCC)
);
defparam N1_pre_rdout_par_10_en_0_a2_0_.lut_mask=16'h4040;
defparam N1_pre_rdout_par_10_en_0_a2_0_.sum_lutc_input="datac";
// @10:32
  cycloneii_lcell_comb rdout1_to_opram_13_i_m2_a_1_ (
	.combout(rdout1_to_opram_13_i_m2_a[1]),
	.dataa(pre_rdout_par_11_1),
	.datab(pre_rdout_par_15_1),
	.datac(Y_1_0),
	.datad(Y_1)
);
defparam rdout1_to_opram_13_i_m2_a_1_.lut_mask=16'h350f;
defparam rdout1_to_opram_13_i_m2_a_1_.sum_lutc_input="datac";
// @10:32
  cycloneii_lcell_comb rdout1_to_opram_13_i_m2_1_ (
	.combout(rdout1_to_opram_13_i_m2[1]),
	.dataa(pre_rdout_par_7_1),
	.datab(pre_rdout_par_3_1),
	.datac(Y_1),
	.datad(rdout1_to_opram_13_i_m2_a[1])
);
defparam rdout1_to_opram_13_i_m2_1_.lut_mask=16'h0cfa;
defparam rdout1_to_opram_13_i_m2_1_.sum_lutc_input="datac";
// @10:32
  cycloneii_lcell_comb rdout1_to_opram_10_i_m2_a_1_ (
	.combout(rdout1_to_opram_10_i_m2_a[1]),
	.dataa(pre_rdout_par_10_1),
	.datab(pre_rdout_par_14_1),
	.datac(Y_1_0),
	.datad(Y_1)
);
defparam rdout1_to_opram_10_i_m2_a_1_.lut_mask=16'h350f;
defparam rdout1_to_opram_10_i_m2_a_1_.sum_lutc_input="datac";
// @10:32
  cycloneii_lcell_comb rdout1_to_opram_10_i_m2_1_ (
	.combout(rdout1_to_opram_10_i_m2[1]),
	.dataa(pre_rdout_par_6_1),
	.datab(pre_rdout_par_2_1),
	.datac(Y_1),
	.datad(rdout1_to_opram_10_i_m2_a[1])
);
defparam rdout1_to_opram_10_i_m2_1_.lut_mask=16'h0cfa;
defparam rdout1_to_opram_10_i_m2_1_.sum_lutc_input="datac";
// @10:32
  cycloneii_lcell_comb rdout1_to_opram_6_i_m2_a_1_ (
	.combout(rdout1_to_opram_6_i_m2_a[1]),
	.dataa(pre_rdout_par_9_1),
	.datab(pre_rdout_par_13_1),
	.datac(Y_1_0),
	.datad(Y_1)
);
defparam rdout1_to_opram_6_i_m2_a_1_.lut_mask=16'h350f;
defparam rdout1_to_opram_6_i_m2_a_1_.sum_lutc_input="datac";
// @10:32
  cycloneii_lcell_comb rdout1_to_opram_6_i_m2_1_ (
	.combout(rdout1_to_opram_6_i_m2[1]),
	.dataa(pre_rdout_par_5_1),
	.datab(pre_rdout_par_1_1),
	.datac(Y_1),
	.datad(rdout1_to_opram_6_i_m2_a[1])
);
defparam rdout1_to_opram_6_i_m2_1_.lut_mask=16'h0cfa;
defparam rdout1_to_opram_6_i_m2_1_.sum_lutc_input="datac";
// @10:32
  cycloneii_lcell_comb rdout1_to_opram_3_i_m2_a_1_ (
	.combout(rdout1_to_opram_3_i_m2_a[1]),
	.dataa(pre_rdout_par_8_1),
	.datab(pre_rdout_par_12_1),
	.datac(Y_1_0),
	.datad(Y_1)
);
defparam rdout1_to_opram_3_i_m2_a_1_.lut_mask=16'h350f;
defparam rdout1_to_opram_3_i_m2_a_1_.sum_lutc_input="datac";
// @10:32
  cycloneii_lcell_comb rdout1_to_opram_3_i_m2_1_ (
	.combout(rdout1_to_opram_3_i_m2[1]),
	.dataa(pre_rdout_par_4_1),
	.datab(pre_rdout_par_0_1),
	.datac(Y_1),
	.datad(rdout1_to_opram_3_i_m2_a[1])
);
defparam rdout1_to_opram_3_i_m2_1_.lut_mask=16'h0cfa;
defparam rdout1_to_opram_3_i_m2_1_.sum_lutc_input="datac";
// @10:32
  cycloneii_lcell_comb rdout1_to_opram_13_a_0_ (
	.combout(rdout1_to_opram_13_a[0]),
	.dataa(pre_rdout_par_11_0),
	.datab(pre_rdout_par_15_0),
	.datac(Y_1_0),
	.datad(Y_1)
);
defparam rdout1_to_opram_13_a_0_.lut_mask=16'h350f;
defparam rdout1_to_opram_13_a_0_.sum_lutc_input="datac";
// @10:32
  cycloneii_lcell_comb rdout1_to_opram_13_0_ (
	.combout(rdout1_to_opram_13[0]),
	.dataa(pre_rdout_par_7_0),
	.datab(pre_rdout_par_3_0),
	.datac(Y_1),
	.datad(rdout1_to_opram_13_a[0])
);
defparam rdout1_to_opram_13_0_.lut_mask=16'h0cfa;
defparam rdout1_to_opram_13_0_.sum_lutc_input="datac";
// @10:32
  cycloneii_lcell_comb rdout1_to_opram_10_a_0_ (
	.combout(rdout1_to_opram_10_a[0]),
	.dataa(pre_rdout_par_10_0),
	.datab(pre_rdout_par_14_0),
	.datac(Y_1_0),
	.datad(Y_1)
);
defparam rdout1_to_opram_10_a_0_.lut_mask=16'h350f;
defparam rdout1_to_opram_10_a_0_.sum_lutc_input="datac";
// @10:32
  cycloneii_lcell_comb rdout1_to_opram_10_0_ (
	.combout(rdout1_to_opram_10[0]),
	.dataa(pre_rdout_par_6_0),
	.datab(pre_rdout_par_2_0),
	.datac(Y_1),
	.datad(rdout1_to_opram_10_a[0])
);
defparam rdout1_to_opram_10_0_.lut_mask=16'h0cfa;
defparam rdout1_to_opram_10_0_.sum_lutc_input="datac";
// @10:32
  cycloneii_lcell_comb rdout1_to_opram_6_a_0_ (
	.combout(rdout1_to_opram_6_a[0]),
	.dataa(pre_rdout_par_9_0),
	.datab(pre_rdout_par_13_0),
	.datac(Y_1_0),
	.datad(Y_1)
);
defparam rdout1_to_opram_6_a_0_.lut_mask=16'h350f;
defparam rdout1_to_opram_6_a_0_.sum_lutc_input="datac";
// @10:32
  cycloneii_lcell_comb rdout1_to_opram_6_0_ (
	.combout(rdout1_to_opram_6[0]),
	.dataa(pre_rdout_par_5_0),
	.datab(pre_rdout_par_1_0),
	.datac(Y_1),
	.datad(rdout1_to_opram_6_a[0])
);
defparam rdout1_to_opram_6_0_.lut_mask=16'h0cfa;
defparam rdout1_to_opram_6_0_.sum_lutc_input="datac";
// @10:32
  cycloneii_lcell_comb rdout1_to_opram_3_a_0_ (
	.combout(rdout1_to_opram_3_a[0]),
	.dataa(pre_rdout_par_8_0),
	.datab(pre_rdout_par_12_0),
	.datac(Y_1_0),
	.datad(Y_1)
);
defparam rdout1_to_opram_3_a_0_.lut_mask=16'h350f;
defparam rdout1_to_opram_3_a_0_.sum_lutc_input="datac";
// @10:32
  cycloneii_lcell_comb rdout1_to_opram_3_0_ (
	.combout(rdout1_to_opram_3[0]),
	.dataa(pre_rdout_par_4_0),
	.datab(pre_rdout_par_0_0),
	.datac(Y_1),
	.datad(rdout1_to_opram_3_a[0])
);
defparam rdout1_to_opram_3_0_.lut_mask=16'h0cfa;
defparam rdout1_to_opram_3_0_.sum_lutc_input="datac";
  cycloneii_lcell_comb N1_pre_rdout_par_15_RNO_0_1_ (
	.combout(pre_rdout_par_15_1_0_1__g3),
	.dataa(pre_rdout_par_15_1),
	.datab(pre_rdout_par_15_en_0_a2_0[0]),
	.datac(vram_write),
	.datad(pre_rdout_par_15_en_0_a2_1[0])
);
defparam N1_pre_rdout_par_15_RNO_0_1_.lut_mask=16'h020a;
defparam N1_pre_rdout_par_15_RNO_0_1_.sum_lutc_input="datac";
  cycloneii_lcell_comb N1_pre_rdout_par_15_RNO_0_0_ (
	.combout(pre_rdout_par_15_1_0_0__g3),
	.dataa(pre_rdout_par_15_0),
	.datab(pre_rdout_par_15_en_0_a2_0[0]),
	.datac(vram_write),
	.datad(pre_rdout_par_15_en_0_a2_1[0])
);
defparam N1_pre_rdout_par_15_RNO_0_0_.lut_mask=16'h020a;
defparam N1_pre_rdout_par_15_RNO_0_0_.sum_lutc_input="datac";
  cycloneii_lcell_comb N1_pre_rdout_par_14_RNO_0_1_ (
	.combout(pre_rdout_par_14_1_0_1__g3),
	.dataa(pre_rdout_par_14_1),
	.datab(pre_rdout_par_15_en_0_a2_0[0]),
	.datac(vram_write),
	.datad(pre_rdout_par_14_en_0_a2_0[0])
);
defparam N1_pre_rdout_par_14_RNO_0_1_.lut_mask=16'h020a;
defparam N1_pre_rdout_par_14_RNO_0_1_.sum_lutc_input="datac";
  cycloneii_lcell_comb N1_pre_rdout_par_14_RNO_0_0_ (
	.combout(pre_rdout_par_14_1_0_0__g3),
	.dataa(pre_rdout_par_14_0),
	.datab(pre_rdout_par_15_en_0_a2_0[0]),
	.datac(vram_write),
	.datad(pre_rdout_par_14_en_0_a2_0[0])
);
defparam N1_pre_rdout_par_14_RNO_0_0_.lut_mask=16'h020a;
defparam N1_pre_rdout_par_14_RNO_0_0_.sum_lutc_input="datac";
  cycloneii_lcell_comb N1_pre_rdout_par_6_RNO_0_1_ (
	.combout(pre_rdout_par_6_1_0_1__g3),
	.dataa(pre_rdout_par_6_1),
	.datab(pre_rdout_par_7_en_0_a2_0[0]),
	.datac(vram_write),
	.datad(pre_rdout_par_14_en_0_a2_0[0])
);
defparam N1_pre_rdout_par_6_RNO_0_1_.lut_mask=16'h020a;
defparam N1_pre_rdout_par_6_RNO_0_1_.sum_lutc_input="datac";
  cycloneii_lcell_comb N1_pre_rdout_par_6_RNO_0_0_ (
	.combout(pre_rdout_par_6_1_0_0__g3),
	.dataa(pre_rdout_par_6_0),
	.datab(pre_rdout_par_7_en_0_a2_0[0]),
	.datac(vram_write),
	.datad(pre_rdout_par_14_en_0_a2_0[0])
);
defparam N1_pre_rdout_par_6_RNO_0_0_.lut_mask=16'h020a;
defparam N1_pre_rdout_par_6_RNO_0_0_.sum_lutc_input="datac";
  cycloneii_lcell_comb N1_pre_rdout_par_2_RNO_0_1_ (
	.combout(pre_rdout_par_2_1_0_1__g3),
	.dataa(pre_rdout_par_2_1),
	.datab(pre_rdout_par_3_en_0_a2_0[0]),
	.datac(vram_write),
	.datad(pre_rdout_par_14_en_0_a2_0[0])
);
defparam N1_pre_rdout_par_2_RNO_0_1_.lut_mask=16'h020a;
defparam N1_pre_rdout_par_2_RNO_0_1_.sum_lutc_input="datac";
  cycloneii_lcell_comb N1_pre_rdout_par_2_RNO_0_0_ (
	.combout(pre_rdout_par_2_1_0_0__g3),
	.dataa(pre_rdout_par_2_0),
	.datab(pre_rdout_par_3_en_0_a2_0[0]),
	.datac(vram_write),
	.datad(pre_rdout_par_14_en_0_a2_0[0])
);
defparam N1_pre_rdout_par_2_RNO_0_0_.lut_mask=16'h020a;
defparam N1_pre_rdout_par_2_RNO_0_0_.sum_lutc_input="datac";
  cycloneii_lcell_comb N1_pre_rdout_par_3_RNO_0_0_ (
	.combout(pre_rdout_par_3_1_0_0__g3),
	.dataa(pre_rdout_par_3_0),
	.datab(pre_rdout_par_3_en_0_a2_0[0]),
	.datac(vram_write),
	.datad(pre_rdout_par_15_en_0_a2_1[0])
);
defparam N1_pre_rdout_par_3_RNO_0_0_.lut_mask=16'h020a;
defparam N1_pre_rdout_par_3_RNO_0_0_.sum_lutc_input="datac";
  cycloneii_lcell_comb N1_pre_rdout_par_3_RNO_0_1_ (
	.combout(pre_rdout_par_3_1_0_1__g3),
	.dataa(pre_rdout_par_3_1),
	.datab(pre_rdout_par_3_en_0_a2_0[0]),
	.datac(vram_write),
	.datad(pre_rdout_par_15_en_0_a2_1[0])
);
defparam N1_pre_rdout_par_3_RNO_0_1_.lut_mask=16'h020a;
defparam N1_pre_rdout_par_3_RNO_0_1_.sum_lutc_input="datac";
  cycloneii_lcell_comb N1_pre_rdout_par_7_RNO_0_0_ (
	.combout(pre_rdout_par_7_1_0_0__g3),
	.dataa(pre_rdout_par_7_0),
	.datab(pre_rdout_par_7_en_0_a2_0[0]),
	.datac(vram_write),
	.datad(pre_rdout_par_15_en_0_a2_1[0])
);
defparam N1_pre_rdout_par_7_RNO_0_0_.lut_mask=16'h020a;
defparam N1_pre_rdout_par_7_RNO_0_0_.sum_lutc_input="datac";
  cycloneii_lcell_comb N1_pre_rdout_par_7_RNO_0_1_ (
	.combout(pre_rdout_par_7_1_0_1__g3),
	.dataa(pre_rdout_par_7_1),
	.datab(pre_rdout_par_7_en_0_a2_0[0]),
	.datac(vram_write),
	.datad(pre_rdout_par_15_en_0_a2_1[0])
);
defparam N1_pre_rdout_par_7_RNO_0_1_.lut_mask=16'h020a;
defparam N1_pre_rdout_par_7_RNO_0_1_.sum_lutc_input="datac";
// @10:35
  cycloneii_lcell_comb is_same_26_cZ (
	.combout(is_same_26),
	.dataa(pre_rdout_par_4_0),
	.datab(pre_rdout_par_4_1),
	.datac(is_same_10),
	.datad(is_same_20)
);
defparam is_same_26_cZ.lut_mask=16'h1000;
defparam is_same_26_cZ.sum_lutc_input="datac";
// @10:85
  cycloneii_lcell_comb un1_pw_6_0_cZ (
	.combout(un1_pw_6_0),
	.dataa(X_0),
	.datab(Y_1_0),
	.datac(Y_1),
	.datad(VCC)
);
defparam un1_pw_6_0_cZ.lut_mask=16'hdfdf;
defparam un1_pw_6_0_cZ.sum_lutc_input="datac";
// @10:32
  cycloneii_lcell_comb rdout1_to_opram_14_i_m2_1_ (
	.combout(rdout1_to_opram_14_i_m2[1]),
	.dataa(X_0),
	.datab(rdout1_to_opram_13_i_m2[1]),
	.datac(rdout1_to_opram_10_i_m2[1]),
	.datad(VCC)
);
defparam rdout1_to_opram_14_i_m2_1_.lut_mask=16'hd8d8;
defparam rdout1_to_opram_14_i_m2_1_.sum_lutc_input="datac";
// @10:32
  cycloneii_lcell_comb rdout1_to_opram_7_i_m2_1_ (
	.combout(rdout1_to_opram_7_i_m2[1]),
	.dataa(X_0),
	.datab(rdout1_to_opram_6_i_m2[1]),
	.datac(rdout1_to_opram_3_i_m2[1]),
	.datad(VCC)
);
defparam rdout1_to_opram_7_i_m2_1_.lut_mask=16'hd8d8;
defparam rdout1_to_opram_7_i_m2_1_.sum_lutc_input="datac";
// @10:32
  cycloneii_lcell_comb rdout1_to_opram_14_0_ (
	.combout(rdout1_to_opram_14[0]),
	.dataa(X_0),
	.datab(rdout1_to_opram_13[0]),
	.datac(rdout1_to_opram_10[0]),
	.datad(VCC)
);
defparam rdout1_to_opram_14_0_.lut_mask=16'hd8d8;
defparam rdout1_to_opram_14_0_.sum_lutc_input="datac";
// @10:32
  cycloneii_lcell_comb rdout1_to_opram_7_0_ (
	.combout(rdout1_to_opram_7[0]),
	.dataa(X_0),
	.datab(rdout1_to_opram_6[0]),
	.datac(rdout1_to_opram_3[0]),
	.datad(VCC)
);
defparam rdout1_to_opram_7_0_.lut_mask=16'hd8d8;
defparam rdout1_to_opram_7_0_.sum_lutc_input="datac";
  cycloneii_lcell_comb N1_pre_rdout_par_11_1_0__g0_0 (
	.combout(pre_rdout_par_11_1_0__g0_0),
	.dataa(reset_c),
	.datab(un2_rdout1_to_opram_i_i_a2_0[4]),
	.datac(vram_write),
	.datad(pre_rdout_par_15_en_0_a2_1[0])
);
defparam N1_pre_rdout_par_11_1_0__g0_0.lut_mask=16'hfefa;
defparam N1_pre_rdout_par_11_1_0__g0_0.sum_lutc_input="datac";
// @10:35
  cycloneii_lcell_comb is_same_28_cZ (
	.combout(is_same_28),
	.dataa(is_same_18),
	.datab(is_same_19),
	.datac(is_same_16),
	.datad(is_same_17)
);
defparam is_same_28_cZ.lut_mask=16'h8000;
defparam is_same_28_cZ.sum_lutc_input="datac";
// @10:35
  cycloneii_lcell_comb is_same_cZ (
	.combout(is_same),
	.dataa(is_same_22),
	.datab(is_same_23),
	.datac(is_same_26),
	.datad(is_same_28)
);
defparam is_same_cZ.lut_mask=16'h8000;
defparam is_same_cZ.sum_lutc_input="datac";
// @12:239
  cycloneii_lcell_comb rdout1_to_opram_7_i_m2_RNI2TDP_1_ (
	.combout(m4_e),
	.dataa(X_1),
	.datab(rdout1_to_opram_7_i_m2[1]),
	.datac(rdout1_to_opram_14_i_m2[1]),
	.datad(vram_write)
);
defparam rdout1_to_opram_7_i_m2_RNI2TDP_1_.lut_mask=16'h00e4;
defparam rdout1_to_opram_7_i_m2_RNI2TDP_1_.sum_lutc_input="datac";
// @12:239
  cycloneii_lcell_comb rdout1_to_opram_14_RNIKQKV_0_ (
	.combout(m7_e),
	.dataa(X_1),
	.datab(rdout1_to_opram_7[0]),
	.datac(rdout1_to_opram_14[0]),
	.datad(vram_write)
);
defparam rdout1_to_opram_14_RNIKQKV_0_.lut_mask=16'h00e4;
defparam rdout1_to_opram_14_RNIKQKV_0_.sum_lutc_input="datac";
// @10:20
  cycloneii_lcell_comb N1_pre_rdout_par_14_en_0_a2_1_0_ (
	.combout(pre_rdout_par_14_en_0_a2_1[0]),
	.dataa(X_0_0),
	.datab(nstate_0),
	.datac(X_1_0),
	.datad(pixopin_1_0)
);
defparam N1_pre_rdout_par_14_en_0_a2_1_0_.lut_mask=16'hb800;
defparam N1_pre_rdout_par_14_en_0_a2_1_0_.sum_lutc_input="datac";
// @10:20
  cycloneii_lcell_comb N1_pre_rdout_par_14_en_0_a2_0_0_ (
	.combout(pre_rdout_par_14_en_0_a2_0[0]),
	.dataa(X_1),
	.datab(X_0),
	.datac(pixopin_1_0),
	.datad(VCC)
);
defparam N1_pre_rdout_par_14_en_0_a2_0_0_.lut_mask=16'h2020;
defparam N1_pre_rdout_par_14_en_0_a2_0_0_.sum_lutc_input="datac";
// @10:20
  cycloneii_lcell_comb N1_pre_rdout_par_12_en_0_a2_0_0_ (
	.combout(pre_rdout_par_12_en_0_a2_0[0]),
	.dataa(X_1),
	.datab(X_0),
	.datac(pixopin_1_0),
	.datad(VCC)
);
defparam N1_pre_rdout_par_12_en_0_a2_0_0_.lut_mask=16'h1010;
defparam N1_pre_rdout_par_12_en_0_a2_0_0_.sum_lutc_input="datac";
// @10:20
  cycloneii_lcell_comb N1_pre_rdout_par_15_en_0_a2_1_0_ (
	.combout(pre_rdout_par_15_en_0_a2_1[0]),
	.dataa(X_1),
	.datab(X_0),
	.datac(pixopin_1_0),
	.datad(VCC)
);
defparam N1_pre_rdout_par_15_en_0_a2_1_0_.lut_mask=16'h8080;
defparam N1_pre_rdout_par_15_en_0_a2_1_0_.sum_lutc_input="datac";
// @12:239
  cycloneii_lcell_comb rdout1_to_opram_14_RNIHGAT1_0_ (
	.combout(m7),
	.dataa(cmd_1),
	.datab(cmd_0),
	.datac(m7_e),
	.datad(pixopin_1_0)
);
defparam rdout1_to_opram_14_RNIHGAT1_0_.lut_mask=16'ha30f;
defparam rdout1_to_opram_14_RNIHGAT1_0_.sum_lutc_input="datac";
// @12:239
  cycloneii_lcell_comb rdout1_to_opram_7_i_m2_RNIVI3N1_1_ (
	.combout(m4),
	.dataa(cmd_0),
	.datab(cmd_1),
	.datac(m4_e),
	.datad(pixopin_1_0)
);
defparam rdout1_to_opram_7_i_m2_RNIVI3N1_1_.lut_mask=16'ha30f;
defparam rdout1_to_opram_7_i_m2_RNIVI3N1_1_.sum_lutc_input="datac";
// @10:20
  cycloneii_lcell_comb N1_pre_rdout_par_9_en_0_a2_0_ (
	.combout(pre_rdout_par_9_en_0_a2[0]),
	.dataa(X_1),
	.datab(X_0),
	.datac(un2_rdout1_to_opram_i_i_a2_0[4]),
	.datad(pixopin_1_0)
);
defparam N1_pre_rdout_par_9_en_0_a2_0_.lut_mask=16'h4000;
defparam N1_pre_rdout_par_9_en_0_a2_0_.sum_lutc_input="datac";
// @10:20
  cycloneii_lcell_comb N1_pre_rdout_par_8_en_0_a2_0_ (
	.combout(pre_rdout_par_8_en_0_a2[0]),
	.dataa(X_1),
	.datab(X_0),
	.datac(un2_rdout1_to_opram_i_i_a2_0[4]),
	.datad(pixopin_1_0)
);
defparam N1_pre_rdout_par_8_en_0_a2_0_.lut_mask=16'h1000;
defparam N1_pre_rdout_par_8_en_0_a2_0_.sum_lutc_input="datac";
  cycloneii_lcell_comb N1_pre_rdout_par_0_1_0_0__g6 (
	.combout(pre_rdout_par_0_1_0_0__g6),
	.dataa(X_1),
	.datab(X_0),
	.datac(pre_rdout_par_3_en_0_a2_0[0]),
	.datad(pixopin_1_0)
);
defparam N1_pre_rdout_par_0_1_0_0__g6.lut_mask=16'hefff;
defparam N1_pre_rdout_par_0_1_0_0__g6.sum_lutc_input="datac";
  cycloneii_lcell_comb N1_pre_rdout_par_1_1_0_0__g6 (
	.combout(pre_rdout_par_1_1_0_0__g6),
	.dataa(X_1),
	.datab(X_0),
	.datac(pre_rdout_par_3_en_0_a2_0[0]),
	.datad(pixopin_1_0)
);
defparam N1_pre_rdout_par_1_1_0_0__g6.lut_mask=16'hbfff;
defparam N1_pre_rdout_par_1_1_0_0__g6.sum_lutc_input="datac";
  cycloneii_lcell_comb N1_pre_rdout_par_4_1_0_0__g6 (
	.combout(pre_rdout_par_4_1_0_0__g6),
	.dataa(X_1),
	.datab(X_0),
	.datac(pre_rdout_par_7_en_0_a2_0[0]),
	.datad(pixopin_1_0)
);
defparam N1_pre_rdout_par_4_1_0_0__g6.lut_mask=16'hefff;
defparam N1_pre_rdout_par_4_1_0_0__g6.sum_lutc_input="datac";
  cycloneii_lcell_comb N1_pre_rdout_par_5_1_0_0__g6 (
	.combout(pre_rdout_par_5_1_0_0__g6),
	.dataa(X_1),
	.datab(X_0),
	.datac(pre_rdout_par_7_en_0_a2_0[0]),
	.datad(pixopin_1_0)
);
defparam N1_pre_rdout_par_5_1_0_0__g6.lut_mask=16'hbfff;
defparam N1_pre_rdout_par_5_1_0_0__g6.sum_lutc_input="datac";
  cycloneii_lcell_comb N1_pre_rdout_par_11_RNO_0_ (
	.combout(pre_rdout_par_11_1_0_0__g5),
	.dataa(un1_pw_6_0),
	.datab(pre_rdout_par_14_en_0_a2_1[0]),
	.datac(m7),
	.datad(VCC)
);
defparam N1_pre_rdout_par_11_RNO_0_.lut_mask=16'h0404;
defparam N1_pre_rdout_par_11_RNO_0_.sum_lutc_input="datac";
  cycloneii_lcell_comb N1_pre_rdout_par_11_RNO_1_ (
	.combout(pre_rdout_par_11_1_0_1__g5),
	.dataa(un1_pw_6_0),
	.datab(pre_rdout_par_14_en_0_a2_1[0]),
	.datac(m4),
	.datad(VCC)
);
defparam N1_pre_rdout_par_11_RNO_1_.lut_mask=16'h0404;
defparam N1_pre_rdout_par_11_RNO_1_.sum_lutc_input="datac";
  cycloneii_lcell_comb N1_pre_rdout_par_12_1_0_0__g6 (
	.combout(pre_rdout_par_12_1_0_0__g6),
	.dataa(X_1),
	.datab(X_0),
	.datac(pre_rdout_par_15_en_0_a2_0[0]),
	.datad(pixopin_1_0)
);
defparam N1_pre_rdout_par_12_1_0_0__g6.lut_mask=16'hefff;
defparam N1_pre_rdout_par_12_1_0_0__g6.sum_lutc_input="datac";
  cycloneii_lcell_comb N1_pre_rdout_par_13_1_0_0__g6 (
	.combout(pre_rdout_par_13_1_0_0__g6),
	.dataa(X_1),
	.datab(X_0),
	.datac(pre_rdout_par_15_en_0_a2_0[0]),
	.datad(pixopin_1_0)
);
defparam N1_pre_rdout_par_13_1_0_0__g6.lut_mask=16'hbfff;
defparam N1_pre_rdout_par_13_1_0_0__g6.sum_lutc_input="datac";
  cycloneii_lcell_comb N1_pre_rdout_par_0_RNO_0_ (
	.combout(pre_rdout_par_0_1_0_0__g9),
	.dataa(pre_rdout_par_0_0),
	.datab(vram_write),
	.datac(pre_rdout_par_0_1_0_0__g6),
	.datad(VCC)
);
defparam N1_pre_rdout_par_0_RNO_0_.lut_mask=16'h2323;
defparam N1_pre_rdout_par_0_RNO_0_.sum_lutc_input="datac";
  cycloneii_lcell_comb N1_pre_rdout_par_0_RNO_1_ (
	.combout(pre_rdout_par_0_1_0_1__g9),
	.dataa(pre_rdout_par_0_1),
	.datab(vram_write),
	.datac(pre_rdout_par_0_1_0_0__g6),
	.datad(VCC)
);
defparam N1_pre_rdout_par_0_RNO_1_.lut_mask=16'h2323;
defparam N1_pre_rdout_par_0_RNO_1_.sum_lutc_input="datac";
  cycloneii_lcell_comb N1_pre_rdout_par_1_RNO_0_ (
	.combout(pre_rdout_par_1_1_0_0__g9),
	.dataa(pre_rdout_par_1_0),
	.datab(vram_write),
	.datac(pre_rdout_par_1_1_0_0__g6),
	.datad(VCC)
);
defparam N1_pre_rdout_par_1_RNO_0_.lut_mask=16'h2323;
defparam N1_pre_rdout_par_1_RNO_0_.sum_lutc_input="datac";
  cycloneii_lcell_comb N1_pre_rdout_par_1_RNO_1_ (
	.combout(pre_rdout_par_1_1_0_1__g9),
	.dataa(pre_rdout_par_1_1),
	.datab(vram_write),
	.datac(pre_rdout_par_1_1_0_0__g6),
	.datad(VCC)
);
defparam N1_pre_rdout_par_1_RNO_1_.lut_mask=16'h2323;
defparam N1_pre_rdout_par_1_RNO_1_.sum_lutc_input="datac";
  cycloneii_lcell_comb N1_pre_rdout_par_4_RNO_0_ (
	.combout(pre_rdout_par_4_1_0_0__g9),
	.dataa(pre_rdout_par_4_0),
	.datab(vram_write),
	.datac(pre_rdout_par_4_1_0_0__g6),
	.datad(VCC)
);
defparam N1_pre_rdout_par_4_RNO_0_.lut_mask=16'h2323;
defparam N1_pre_rdout_par_4_RNO_0_.sum_lutc_input="datac";
  cycloneii_lcell_comb N1_pre_rdout_par_4_RNO_1_ (
	.combout(pre_rdout_par_4_1_0_1__g9),
	.dataa(pre_rdout_par_4_1),
	.datab(vram_write),
	.datac(pre_rdout_par_4_1_0_0__g6),
	.datad(VCC)
);
defparam N1_pre_rdout_par_4_RNO_1_.lut_mask=16'h2323;
defparam N1_pre_rdout_par_4_RNO_1_.sum_lutc_input="datac";
  cycloneii_lcell_comb N1_pre_rdout_par_5_RNO_0_ (
	.combout(pre_rdout_par_5_1_0_0__g9),
	.dataa(pre_rdout_par_5_0),
	.datab(vram_write),
	.datac(pre_rdout_par_5_1_0_0__g6),
	.datad(VCC)
);
defparam N1_pre_rdout_par_5_RNO_0_.lut_mask=16'h2323;
defparam N1_pre_rdout_par_5_RNO_0_.sum_lutc_input="datac";
  cycloneii_lcell_comb N1_pre_rdout_par_5_RNO_1_ (
	.combout(pre_rdout_par_5_1_0_1__g9),
	.dataa(pre_rdout_par_5_1),
	.datab(vram_write),
	.datac(pre_rdout_par_5_1_0_0__g6),
	.datad(VCC)
);
defparam N1_pre_rdout_par_5_RNO_1_.lut_mask=16'h2323;
defparam N1_pre_rdout_par_5_RNO_1_.sum_lutc_input="datac";
  cycloneii_lcell_comb N1_pre_rdout_par_12_RNO_0_ (
	.combout(pre_rdout_par_12_1_0_0__g9),
	.dataa(pre_rdout_par_12_0),
	.datab(vram_write),
	.datac(pre_rdout_par_12_1_0_0__g6),
	.datad(VCC)
);
defparam N1_pre_rdout_par_12_RNO_0_.lut_mask=16'h2323;
defparam N1_pre_rdout_par_12_RNO_0_.sum_lutc_input="datac";
  cycloneii_lcell_comb N1_pre_rdout_par_12_RNO_1_ (
	.combout(pre_rdout_par_12_1_0_1__g9),
	.dataa(pre_rdout_par_12_1),
	.datab(vram_write),
	.datac(pre_rdout_par_12_1_0_0__g6),
	.datad(VCC)
);
defparam N1_pre_rdout_par_12_RNO_1_.lut_mask=16'h2323;
defparam N1_pre_rdout_par_12_RNO_1_.sum_lutc_input="datac";
  cycloneii_lcell_comb N1_pre_rdout_par_13_RNO_0_ (
	.combout(pre_rdout_par_13_1_0_0__g9),
	.dataa(pre_rdout_par_13_0),
	.datab(vram_write),
	.datac(pre_rdout_par_13_1_0_0__g6),
	.datad(VCC)
);
defparam N1_pre_rdout_par_13_RNO_0_.lut_mask=16'h2323;
defparam N1_pre_rdout_par_13_RNO_0_.sum_lutc_input="datac";
  cycloneii_lcell_comb N1_pre_rdout_par_13_RNO_1_ (
	.combout(pre_rdout_par_13_1_0_1__g9),
	.dataa(pre_rdout_par_13_1),
	.datab(vram_write),
	.datac(pre_rdout_par_13_1_0_0__g6),
	.datad(VCC)
);
defparam N1_pre_rdout_par_13_RNO_1_.lut_mask=16'h2323;
defparam N1_pre_rdout_par_13_RNO_1_.sum_lutc_input="datac";
  cycloneii_lcell_comb N1_pre_rdout_par_12_RNO_0_1_ (
	.combout(pre_rdout_par_12_1_0_1__g3),
	.dataa(pre_rdout_par_12_1),
	.datab(pre_rdout_par_15_en_0_a2_0[0]),
	.datac(vram_write),
	.datad(pre_rdout_par_12_en_0_a2_0[0])
);
defparam N1_pre_rdout_par_12_RNO_0_1_.lut_mask=16'h020a;
defparam N1_pre_rdout_par_12_RNO_0_1_.sum_lutc_input="datac";
  cycloneii_lcell_comb N1_pre_rdout_par_12_RNO_0_0_ (
	.combout(pre_rdout_par_12_1_0_0__g3),
	.dataa(pre_rdout_par_12_0),
	.datab(pre_rdout_par_15_en_0_a2_0[0]),
	.datac(vram_write),
	.datad(pre_rdout_par_12_en_0_a2_0[0])
);
defparam N1_pre_rdout_par_12_RNO_0_0_.lut_mask=16'h020a;
defparam N1_pre_rdout_par_12_RNO_0_0_.sum_lutc_input="datac";
  cycloneii_lcell_comb N1_pre_rdout_par_4_RNO_0_1_ (
	.combout(pre_rdout_par_4_1_0_1__g3),
	.dataa(pre_rdout_par_4_1),
	.datab(pre_rdout_par_7_en_0_a2_0[0]),
	.datac(vram_write),
	.datad(pre_rdout_par_12_en_0_a2_0[0])
);
defparam N1_pre_rdout_par_4_RNO_0_1_.lut_mask=16'h020a;
defparam N1_pre_rdout_par_4_RNO_0_1_.sum_lutc_input="datac";
  cycloneii_lcell_comb N1_pre_rdout_par_4_RNO_0_0_ (
	.combout(pre_rdout_par_4_1_0_0__g3),
	.dataa(pre_rdout_par_4_0),
	.datab(pre_rdout_par_7_en_0_a2_0[0]),
	.datac(vram_write),
	.datad(pre_rdout_par_12_en_0_a2_0[0])
);
defparam N1_pre_rdout_par_4_RNO_0_0_.lut_mask=16'h020a;
defparam N1_pre_rdout_par_4_RNO_0_0_.sum_lutc_input="datac";
  cycloneii_lcell_comb N1_pre_rdout_par_0_RNO_0_1_ (
	.combout(pre_rdout_par_0_1_0_1__g3),
	.dataa(pre_rdout_par_0_1),
	.datab(pre_rdout_par_3_en_0_a2_0[0]),
	.datac(vram_write),
	.datad(pre_rdout_par_12_en_0_a2_0[0])
);
defparam N1_pre_rdout_par_0_RNO_0_1_.lut_mask=16'h020a;
defparam N1_pre_rdout_par_0_RNO_0_1_.sum_lutc_input="datac";
  cycloneii_lcell_comb N1_pre_rdout_par_0_RNO_0_0_ (
	.combout(pre_rdout_par_0_1_0_0__g3),
	.dataa(pre_rdout_par_0_0),
	.datab(pre_rdout_par_3_en_0_a2_0[0]),
	.datac(vram_write),
	.datad(pre_rdout_par_12_en_0_a2_0[0])
);
defparam N1_pre_rdout_par_0_RNO_0_0_.lut_mask=16'h020a;
defparam N1_pre_rdout_par_0_RNO_0_0_.sum_lutc_input="datac";
  cycloneii_lcell_comb N1_pre_rdout_par_1_RNO_0_0_ (
	.combout(pre_rdout_par_1_1_0_0__g3),
	.dataa(pre_rdout_par_1_0),
	.datab(vram_write),
	.datac(pre_rdout_par_1_1_0_0__g6),
	.datad(VCC)
);
defparam N1_pre_rdout_par_1_RNO_0_0_.lut_mask=16'h2020;
defparam N1_pre_rdout_par_1_RNO_0_0_.sum_lutc_input="datac";
  cycloneii_lcell_comb N1_pre_rdout_par_1_RNO_0_1_ (
	.combout(pre_rdout_par_1_1_0_1__g3),
	.dataa(pre_rdout_par_1_1),
	.datab(vram_write),
	.datac(pre_rdout_par_1_1_0_0__g6),
	.datad(VCC)
);
defparam N1_pre_rdout_par_1_RNO_0_1_.lut_mask=16'h2020;
defparam N1_pre_rdout_par_1_RNO_0_1_.sum_lutc_input="datac";
  cycloneii_lcell_comb N1_pre_rdout_par_5_RNO_0_0_ (
	.combout(pre_rdout_par_5_1_0_0__g3),
	.dataa(pre_rdout_par_5_0),
	.datab(vram_write),
	.datac(pre_rdout_par_5_1_0_0__g6),
	.datad(VCC)
);
defparam N1_pre_rdout_par_5_RNO_0_0_.lut_mask=16'h2020;
defparam N1_pre_rdout_par_5_RNO_0_0_.sum_lutc_input="datac";
  cycloneii_lcell_comb N1_pre_rdout_par_5_RNO_0_1_ (
	.combout(pre_rdout_par_5_1_0_1__g3),
	.dataa(pre_rdout_par_5_1),
	.datab(vram_write),
	.datac(pre_rdout_par_5_1_0_0__g6),
	.datad(VCC)
);
defparam N1_pre_rdout_par_5_RNO_0_1_.lut_mask=16'h2020;
defparam N1_pre_rdout_par_5_RNO_0_1_.sum_lutc_input="datac";
  cycloneii_lcell_comb N1_pre_rdout_par_13_RNO_0_0_ (
	.combout(pre_rdout_par_13_1_0_0__g3),
	.dataa(pre_rdout_par_13_0),
	.datab(vram_write),
	.datac(pre_rdout_par_13_1_0_0__g6),
	.datad(VCC)
);
defparam N1_pre_rdout_par_13_RNO_0_0_.lut_mask=16'h2020;
defparam N1_pre_rdout_par_13_RNO_0_0_.sum_lutc_input="datac";
  cycloneii_lcell_comb N1_pre_rdout_par_13_RNO_0_1_ (
	.combout(pre_rdout_par_13_1_0_1__g3),
	.dataa(pre_rdout_par_13_1),
	.datab(vram_write),
	.datac(pre_rdout_par_13_1_0_0__g6),
	.datad(VCC)
);
defparam N1_pre_rdout_par_13_RNO_0_1_.lut_mask=16'h2020;
defparam N1_pre_rdout_par_13_RNO_0_1_.sum_lutc_input="datac";
// @13:64
  cycloneii_lcell_comb finish_x_cZ (
	.combout(finish_x),
	.dataa(dav_c),
	.datab(rcb_finish_i),
	.datac(db_fsm_state_i_0),
	.datad(VCC)
);
defparam finish_x_cZ.lut_mask=16'h0404;
defparam finish_x_cZ.sum_lutc_input="datac";
  cycloneii_lcell_comb N1_pre_rdout_par_8_RNO_1_ (
	.combout(pre_rdout_par_8_1_0_1__g2),
	.dataa(pre_rdout_par_8_1),
	.datab(vram_write),
	.datac(pre_rdout_par_8_en_0_a2[0]),
	.datad(m4)
);
defparam N1_pre_rdout_par_8_RNO_1_.lut_mask=16'h02f2;
defparam N1_pre_rdout_par_8_RNO_1_.sum_lutc_input="datac";
  cycloneii_lcell_comb N1_pre_rdout_par_8_RNO_0_ (
	.combout(pre_rdout_par_8_1_0_0__g2),
	.dataa(pre_rdout_par_8_0),
	.datab(vram_write),
	.datac(pre_rdout_par_8_en_0_a2[0]),
	.datad(m7)
);
defparam N1_pre_rdout_par_8_RNO_0_.lut_mask=16'h02f2;
defparam N1_pre_rdout_par_8_RNO_0_.sum_lutc_input="datac";
  cycloneii_lcell_comb N1_pre_rdout_par_9_RNO_0_ (
	.combout(pre_rdout_par_9_1_0_0__g2),
	.dataa(pre_rdout_par_9_0),
	.datab(vram_write),
	.datac(pre_rdout_par_9_en_0_a2[0]),
	.datad(m7)
);
defparam N1_pre_rdout_par_9_RNO_0_.lut_mask=16'h02f2;
defparam N1_pre_rdout_par_9_RNO_0_.sum_lutc_input="datac";
  cycloneii_lcell_comb N1_pre_rdout_par_9_RNO_1_ (
	.combout(pre_rdout_par_9_1_0_1__g2),
	.dataa(pre_rdout_par_9_1),
	.datab(vram_write),
	.datac(pre_rdout_par_9_en_0_a2[0]),
	.datad(m4)
);
defparam N1_pre_rdout_par_9_RNO_1_.lut_mask=16'h02f2;
defparam N1_pre_rdout_par_9_RNO_1_.sum_lutc_input="datac";
  cycloneii_lcell_comb N1_pre_rdout_par_10_RNO_0_ (
	.combout(pre_rdout_par_10_1_0_0__g2),
	.dataa(pre_rdout_par_10_0),
	.datab(vram_write),
	.datac(m7),
	.datad(pre_rdout_par_10_en_0_a2[0])
);
defparam N1_pre_rdout_par_10_RNO_0_.lut_mask=16'h0f22;
defparam N1_pre_rdout_par_10_RNO_0_.sum_lutc_input="datac";
  cycloneii_lcell_comb N1_pre_rdout_par_10_RNO_1_ (
	.combout(pre_rdout_par_10_1_0_1__g2),
	.dataa(pre_rdout_par_10_1),
	.datab(vram_write),
	.datac(m4),
	.datad(pre_rdout_par_10_en_0_a2[0])
);
defparam N1_pre_rdout_par_10_RNO_1_.lut_mask=16'h0f22;
defparam N1_pre_rdout_par_10_RNO_1_.sum_lutc_input="datac";
  cycloneii_lcell_comb N1_pre_rdout_par_15_RNO_1_ (
	.combout(pre_rdout_par_15_1_0_1__g9),
	.dataa(pre_rdout_par_15_1),
	.datab(pre_rdout_par_15_en_0_a2_0[0]),
	.datac(vram_write),
	.datad(pre_rdout_par_15_en_0_a2_1[0])
);
defparam N1_pre_rdout_par_15_RNO_1_.lut_mask=16'hfe0a;
defparam N1_pre_rdout_par_15_RNO_1_.sum_lutc_input="datac";
  cycloneii_lcell_comb N1_pre_rdout_par_2_RNO_1_ (
	.combout(pre_rdout_par_2_1_0_1__g9),
	.dataa(pre_rdout_par_2_1),
	.datab(pre_rdout_par_3_en_0_a2_0[0]),
	.datac(vram_write),
	.datad(pre_rdout_par_14_en_0_a2_0[0])
);
defparam N1_pre_rdout_par_2_RNO_1_.lut_mask=16'hfe0a;
defparam N1_pre_rdout_par_2_RNO_1_.sum_lutc_input="datac";
  cycloneii_lcell_comb N1_pre_rdout_par_3_RNO_0_ (
	.combout(pre_rdout_par_3_1_0_0__g9),
	.dataa(pre_rdout_par_3_0),
	.datab(pre_rdout_par_3_en_0_a2_0[0]),
	.datac(vram_write),
	.datad(pre_rdout_par_15_en_0_a2_1[0])
);
defparam N1_pre_rdout_par_3_RNO_0_.lut_mask=16'hfe0a;
defparam N1_pre_rdout_par_3_RNO_0_.sum_lutc_input="datac";
  cycloneii_lcell_comb N1_pre_rdout_par_2_RNO_0_ (
	.combout(pre_rdout_par_2_1_0_0__g9),
	.dataa(pre_rdout_par_2_0),
	.datab(pre_rdout_par_3_en_0_a2_0[0]),
	.datac(vram_write),
	.datad(pre_rdout_par_14_en_0_a2_0[0])
);
defparam N1_pre_rdout_par_2_RNO_0_.lut_mask=16'hfe0a;
defparam N1_pre_rdout_par_2_RNO_0_.sum_lutc_input="datac";
  cycloneii_lcell_comb N1_pre_rdout_par_7_RNO_0_ (
	.combout(pre_rdout_par_7_1_0_0__g9),
	.dataa(pre_rdout_par_7_0),
	.datab(pre_rdout_par_7_en_0_a2_0[0]),
	.datac(vram_write),
	.datad(pre_rdout_par_15_en_0_a2_1[0])
);
defparam N1_pre_rdout_par_7_RNO_0_.lut_mask=16'hfe0a;
defparam N1_pre_rdout_par_7_RNO_0_.sum_lutc_input="datac";
  cycloneii_lcell_comb N1_pre_rdout_par_7_RNO_1_ (
	.combout(pre_rdout_par_7_1_0_1__g9),
	.dataa(pre_rdout_par_7_1),
	.datab(pre_rdout_par_7_en_0_a2_0[0]),
	.datac(vram_write),
	.datad(pre_rdout_par_15_en_0_a2_1[0])
);
defparam N1_pre_rdout_par_7_RNO_1_.lut_mask=16'hfe0a;
defparam N1_pre_rdout_par_7_RNO_1_.sum_lutc_input="datac";
  cycloneii_lcell_comb N1_pre_rdout_par_15_RNO_0_ (
	.combout(pre_rdout_par_15_1_0_0__g9),
	.dataa(pre_rdout_par_15_0),
	.datab(pre_rdout_par_15_en_0_a2_0[0]),
	.datac(vram_write),
	.datad(pre_rdout_par_15_en_0_a2_1[0])
);
defparam N1_pre_rdout_par_15_RNO_0_.lut_mask=16'hfe0a;
defparam N1_pre_rdout_par_15_RNO_0_.sum_lutc_input="datac";
  cycloneii_lcell_comb N1_pre_rdout_par_3_RNO_1_ (
	.combout(pre_rdout_par_3_1_0_1__g9),
	.dataa(pre_rdout_par_3_1),
	.datab(pre_rdout_par_3_en_0_a2_0[0]),
	.datac(vram_write),
	.datad(pre_rdout_par_15_en_0_a2_1[0])
);
defparam N1_pre_rdout_par_3_RNO_1_.lut_mask=16'hfe0a;
defparam N1_pre_rdout_par_3_RNO_1_.sum_lutc_input="datac";
  cycloneii_lcell_comb N1_pre_rdout_par_14_RNO_1_ (
	.combout(pre_rdout_par_14_1_0_1__g9),
	.dataa(pre_rdout_par_14_1),
	.datab(pre_rdout_par_15_en_0_a2_0[0]),
	.datac(vram_write),
	.datad(pre_rdout_par_14_en_0_a2_0[0])
);
defparam N1_pre_rdout_par_14_RNO_1_.lut_mask=16'hfe0a;
defparam N1_pre_rdout_par_14_RNO_1_.sum_lutc_input="datac";
  cycloneii_lcell_comb N1_pre_rdout_par_14_RNO_0_ (
	.combout(pre_rdout_par_14_1_0_0__g9),
	.dataa(pre_rdout_par_14_0),
	.datab(pre_rdout_par_15_en_0_a2_0[0]),
	.datac(vram_write),
	.datad(pre_rdout_par_14_en_0_a2_0[0])
);
defparam N1_pre_rdout_par_14_RNO_0_.lut_mask=16'hfe0a;
defparam N1_pre_rdout_par_14_RNO_0_.sum_lutc_input="datac";
  cycloneii_lcell_comb N1_pre_rdout_par_6_RNO_1_ (
	.combout(pre_rdout_par_6_1_0_1__g9),
	.dataa(pre_rdout_par_6_1),
	.datab(pre_rdout_par_7_en_0_a2_0[0]),
	.datac(vram_write),
	.datad(pre_rdout_par_14_en_0_a2_0[0])
);
defparam N1_pre_rdout_par_6_RNO_1_.lut_mask=16'hfe0a;
defparam N1_pre_rdout_par_6_RNO_1_.sum_lutc_input="datac";
  cycloneii_lcell_comb N1_pre_rdout_par_6_RNO_0_ (
	.combout(pre_rdout_par_6_1_0_0__g9),
	.dataa(pre_rdout_par_6_0),
	.datab(pre_rdout_par_7_en_0_a2_0[0]),
	.datac(vram_write),
	.datad(pre_rdout_par_14_en_0_a2_0[0])
);
defparam N1_pre_rdout_par_6_RNO_0_.lut_mask=16'hfe0a;
defparam N1_pre_rdout_par_6_RNO_0_.sum_lutc_input="datac";
  assign  pre_rdout_par_0_0_1_a2_0_i[0] = ~ pre_rdout_par_0_0_1_a2_0[0];
  assign  pre_rdout_par_0_0_1_a2_0_i[1] = ~ pre_rdout_par_0_0_1_a2_0[1];
  assign  pre_rdout_par_4_0_1_a2_0_i[0] = ~ pre_rdout_par_4_0_1_a2_0[0];
  assign  pre_rdout_par_4_0_1_a2_0_i[1] = ~ pre_rdout_par_4_0_1_a2_0[1];
  assign  pre_rdout_par_12_0_1_a2_0_i[0] = ~ pre_rdout_par_12_0_1_a2_0[0];
  assign  pre_rdout_par_12_0_1_a2_0_i[1] = ~ pre_rdout_par_12_0_1_a2_0[1];
endmodule /* pix_word_cache */

// VQM4.1+ 
module ram_fsm (
  state_1,
  state_0,
  cache_store_reg_0_1,
  cache_store_reg_0_0,
  cache_store_reg_1_1,
  cache_store_reg_1_0,
  cache_store_reg_2_1,
  cache_store_reg_2_0,
  cache_store_reg_3_1,
  cache_store_reg_3_0,
  cache_store_reg_4_1,
  cache_store_reg_4_0,
  cache_store_reg_5_1,
  cache_store_reg_5_0,
  cache_store_reg_6_1,
  cache_store_reg_6_0,
  cache_store_reg_7_1,
  cache_store_reg_7_0,
  cache_store_reg_8_1,
  cache_store_reg_8_0,
  cache_store_reg_9_1,
  cache_store_reg_9_0,
  cache_store_reg_10_1,
  cache_store_reg_10_0,
  cache_store_reg_11_1,
  cache_store_reg_11_0,
  cache_store_reg_12_1,
  cache_store_reg_12_0,
  cache_store_reg_13_1,
  cache_store_reg_13_0,
  cache_store_reg_14_1,
  cache_store_reg_14_0,
  cache_store_reg_15_1,
  cache_store_reg_15_0,
  vraddr_7,
  vraddr_6,
  vraddr_5,
  vraddr_4,
  vraddr_3,
  vraddr_2,
  vraddr_1,
  vraddr_0,
  nstate_0_0,
  Y_0,
  Y_1,
  Y_2,
  Y_3,
  Y_0_0,
  Y_0_1,
  Y_0_2,
  Y_0_3,
  Y_1_0,
  Y_1_1,
  Y_1_2,
  Y_1_3,
  X_1_0,
  X_1_1,
  addr_ram_7,
  addr_ram_6,
  addr_ram_5,
  addr_ram_4,
  addr_ram_3,
  addr_ram_2,
  addr_ram_1,
  addr_ram_0,
  data_ram_0,
  data_ram_1,
  data_ram_2,
  data_ram_3,
  data_ram_4,
  data_ram_5,
  data_ram_6,
  data_ram_7,
  data_ram_8,
  data_ram_9,
  data_ram_10,
  data_ram_11,
  data_ram_12,
  data_ram_13,
  data_ram_14,
  data_ram_15,
  db_fsm_state_0,
  db_fsm_state_1,
  db_fsm_state_2,
  cmd_0,
  X_0,
  X_1,
  X_2,
  X_3,
  xout_0,
  xout_1,
  X_0_0,
  X_0_1,
  X_0_2,
  X_0_3,
  xin_0,
  xin_1,
  pixopin_1_0,
  db_fsm_state_i_0,
  word_reg_delayed_6,
  word_reg_delayed_5,
  word_reg_delayed_0,
  word_reg_delayed_4,
  word_reg_delayed_1,
  word_reg_delayed_3,
  word_reg_delayed_2,
  word_reg_delayed_7,
  un1_vram_delay_4_0,
  vdout_c_5,
  vdout_c_4,
  vdout_c_3,
  vdout_c_2,
  vdout_c_1,
  vdout_c_0,
  vdout_c_12,
  vdout_c_11,
  vdout_c_10,
  vdout_c_9,
  vdout_c_8,
  vdout_c_7,
  vdout_c_6,
  vdout_c_15,
  vdout_c_14,
  vdout_c_13,
  clk_c,
  start_i,
  vram_write_i,
  un7_state,
  state_s0_0_a3,
  vram_write,
  word_reg_delayed_6_scalar_0,
  un6_vram_delay,
  vram_write_i_4_0,
  un1_rcb_state22,
  reset_c,
  mux_out_i_a2,
  startcmd_i_a5,
  Y_0_sqmuxa,
  lt5,
  dav_c,
  un20_vram_delay_NE,
  vram_write_i7lto31,
  vram_write_i_6,
  vram_write_i_2,
  is_same,
  idle_cycleslde_x
)
;
output state_1 ;
output state_0 ;
input cache_store_reg_0_1 ;
input cache_store_reg_0_0 ;
input cache_store_reg_1_1 ;
input cache_store_reg_1_0 ;
input cache_store_reg_2_1 ;
input cache_store_reg_2_0 ;
input cache_store_reg_3_1 ;
input cache_store_reg_3_0 ;
input cache_store_reg_4_1 ;
input cache_store_reg_4_0 ;
input cache_store_reg_5_1 ;
input cache_store_reg_5_0 ;
input cache_store_reg_6_1 ;
input cache_store_reg_6_0 ;
input cache_store_reg_7_1 ;
input cache_store_reg_7_0 ;
input cache_store_reg_8_1 ;
input cache_store_reg_8_0 ;
input cache_store_reg_9_1 ;
input cache_store_reg_9_0 ;
input cache_store_reg_10_1 ;
input cache_store_reg_10_0 ;
input cache_store_reg_11_1 ;
input cache_store_reg_11_0 ;
input cache_store_reg_12_1 ;
input cache_store_reg_12_0 ;
input cache_store_reg_13_1 ;
input cache_store_reg_13_0 ;
input cache_store_reg_14_1 ;
input cache_store_reg_14_0 ;
input cache_store_reg_15_1 ;
input cache_store_reg_15_0 ;
input vraddr_7 ;
input vraddr_6 ;
input vraddr_5 ;
input vraddr_4 ;
input vraddr_3 ;
input vraddr_2 ;
input vraddr_1 ;
input vraddr_0 ;
input nstate_0_0 ;
output Y_0 ;
output Y_1 ;
output Y_2 ;
output Y_3 ;
input Y_0_0 ;
input Y_0_1 ;
input Y_0_2 ;
input Y_0_3 ;
input Y_1_0 ;
input Y_1_1 ;
input Y_1_2 ;
input Y_1_3 ;
input X_1_0 ;
input X_1_1 ;
output addr_ram_7 ;
output addr_ram_6 ;
output addr_ram_5 ;
output addr_ram_4 ;
output addr_ram_3 ;
output addr_ram_2 ;
output addr_ram_1 ;
output addr_ram_0 ;
output data_ram_0 ;
output data_ram_1 ;
output data_ram_2 ;
output data_ram_3 ;
output data_ram_4 ;
output data_ram_5 ;
output data_ram_6 ;
output data_ram_7 ;
output data_ram_8 ;
output data_ram_9 ;
output data_ram_10 ;
output data_ram_11 ;
output data_ram_12 ;
output data_ram_13 ;
output data_ram_14 ;
output data_ram_15 ;
input db_fsm_state_0 ;
input db_fsm_state_1 ;
input db_fsm_state_2 ;
input cmd_0 ;
output X_0 ;
output X_1 ;
input X_2 ;
input X_3 ;
input xout_0 ;
input xout_1 ;
input X_0_0 ;
input X_0_1 ;
output X_0_2 ;
output X_0_3 ;
input xin_0 ;
input xin_1 ;
output pixopin_1_0 ;
input db_fsm_state_i_0 ;
input word_reg_delayed_6 ;
input word_reg_delayed_5 ;
input word_reg_delayed_0 ;
input word_reg_delayed_4 ;
input word_reg_delayed_1 ;
input word_reg_delayed_3 ;
input word_reg_delayed_2 ;
input word_reg_delayed_7 ;
output un1_vram_delay_4_0 ;
input vdout_c_5 ;
input vdout_c_4 ;
input vdout_c_3 ;
input vdout_c_2 ;
input vdout_c_1 ;
input vdout_c_0 ;
input vdout_c_12 ;
input vdout_c_11 ;
input vdout_c_10 ;
input vdout_c_9 ;
input vdout_c_8 ;
input vdout_c_7 ;
input vdout_c_6 ;
input vdout_c_15 ;
input vdout_c_14 ;
input vdout_c_13 ;
input clk_c ;
output start_i ;
output vram_write_i ;
output un7_state ;
output state_s0_0_a3 ;
input vram_write ;
output word_reg_delayed_6_scalar_0 ;
output un6_vram_delay ;
output vram_write_i_4_0 ;
output un1_rcb_state22 ;
input reset_c ;
input mux_out_i_a2 ;
input startcmd_i_a5 ;
output Y_0_sqmuxa ;
input lt5 ;
input dav_c ;
input un20_vram_delay_NE ;
input vram_write_i7lto31 ;
output vram_write_i_6 ;
output vram_write_i_2 ;
input is_same ;
output idle_cycleslde_x ;
wire state_1 ;
wire state_0 ;
wire cache_store_reg_0_1 ;
wire cache_store_reg_0_0 ;
wire cache_store_reg_1_1 ;
wire cache_store_reg_1_0 ;
wire cache_store_reg_2_1 ;
wire cache_store_reg_2_0 ;
wire cache_store_reg_3_1 ;
wire cache_store_reg_3_0 ;
wire cache_store_reg_4_1 ;
wire cache_store_reg_4_0 ;
wire cache_store_reg_5_1 ;
wire cache_store_reg_5_0 ;
wire cache_store_reg_6_1 ;
wire cache_store_reg_6_0 ;
wire cache_store_reg_7_1 ;
wire cache_store_reg_7_0 ;
wire cache_store_reg_8_1 ;
wire cache_store_reg_8_0 ;
wire cache_store_reg_9_1 ;
wire cache_store_reg_9_0 ;
wire cache_store_reg_10_1 ;
wire cache_store_reg_10_0 ;
wire cache_store_reg_11_1 ;
wire cache_store_reg_11_0 ;
wire cache_store_reg_12_1 ;
wire cache_store_reg_12_0 ;
wire cache_store_reg_13_1 ;
wire cache_store_reg_13_0 ;
wire cache_store_reg_14_1 ;
wire cache_store_reg_14_0 ;
wire cache_store_reg_15_1 ;
wire cache_store_reg_15_0 ;
wire vraddr_7 ;
wire vraddr_6 ;
wire vraddr_5 ;
wire vraddr_4 ;
wire vraddr_3 ;
wire vraddr_2 ;
wire vraddr_1 ;
wire vraddr_0 ;
wire nstate_0_0 ;
wire Y_0 ;
wire Y_1 ;
wire Y_2 ;
wire Y_3 ;
wire Y_0_0 ;
wire Y_0_1 ;
wire Y_0_2 ;
wire Y_0_3 ;
wire Y_1_0 ;
wire Y_1_1 ;
wire Y_1_2 ;
wire Y_1_3 ;
wire X_1_0 ;
wire X_1_1 ;
wire addr_ram_7 ;
wire addr_ram_6 ;
wire addr_ram_5 ;
wire addr_ram_4 ;
wire addr_ram_3 ;
wire addr_ram_2 ;
wire addr_ram_1 ;
wire addr_ram_0 ;
wire data_ram_0 ;
wire data_ram_1 ;
wire data_ram_2 ;
wire data_ram_3 ;
wire data_ram_4 ;
wire data_ram_5 ;
wire data_ram_6 ;
wire data_ram_7 ;
wire data_ram_8 ;
wire data_ram_9 ;
wire data_ram_10 ;
wire data_ram_11 ;
wire data_ram_12 ;
wire data_ram_13 ;
wire data_ram_14 ;
wire data_ram_15 ;
wire db_fsm_state_0 ;
wire db_fsm_state_1 ;
wire db_fsm_state_2 ;
wire cmd_0 ;
wire X_0 ;
wire X_1 ;
wire X_2 ;
wire X_3 ;
wire xout_0 ;
wire xout_1 ;
wire X_0_0 ;
wire X_0_1 ;
wire X_0_2 ;
wire X_0_3 ;
wire xin_0 ;
wire xin_1 ;
wire pixopin_1_0 ;
wire db_fsm_state_i_0 ;
wire word_reg_delayed_6 ;
wire word_reg_delayed_5 ;
wire word_reg_delayed_0 ;
wire word_reg_delayed_4 ;
wire word_reg_delayed_1 ;
wire word_reg_delayed_3 ;
wire word_reg_delayed_2 ;
wire word_reg_delayed_7 ;
wire un1_vram_delay_4_0 ;
wire vdout_c_5 ;
wire vdout_c_4 ;
wire vdout_c_3 ;
wire vdout_c_2 ;
wire vdout_c_1 ;
wire vdout_c_0 ;
wire vdout_c_12 ;
wire vdout_c_11 ;
wire vdout_c_10 ;
wire vdout_c_9 ;
wire vdout_c_8 ;
wire vdout_c_7 ;
wire vdout_c_6 ;
wire vdout_c_15 ;
wire vdout_c_14 ;
wire vdout_c_13 ;
wire clk_c ;
wire start_i ;
wire vram_write_i ;
wire un7_state ;
wire state_s0_0_a3 ;
wire vram_write ;
wire word_reg_delayed_6_scalar_0 ;
wire un6_vram_delay ;
wire vram_write_i_4_0 ;
wire un1_rcb_state22 ;
wire reset_c ;
wire mux_out_i_a2 ;
wire startcmd_i_a5 ;
wire Y_0_sqmuxa ;
wire lt5 ;
wire dav_c ;
wire un20_vram_delay_NE ;
wire vram_write_i7lto31 ;
wire vram_write_i_6 ;
wire vram_write_i_2 ;
wire is_same ;
wire idle_cycleslde_x ;
wire [1:0] cache_reg_0;
wire [1:0] cache_reg_1;
wire [1:0] cache_reg_2;
wire [1:0] cache_reg_3;
wire [1:0] cache_reg_4;
wire [1:0] cache_reg_5;
wire [1:0] cache_reg_6;
wire [1:0] cache_reg_7;
wire [1:0] cache_reg_8;
wire [1:0] cache_reg_9;
wire [1:0] cache_reg_10;
wire [1:0] cache_reg_11;
wire [1:0] cache_reg_12;
wire [1:0] cache_reg_13;
wire [1:0] cache_reg_14;
wire [1:0] cache_reg_15;
wire [7:0] addr_ram_sync_i;
wire [15:0] data_ram_sync_i;
wire [15:0] data_calculated_iv_0_m2_x;
wire [1:0] nstate;
wire [1:1] nstate_0_i;
wire [0:0] nstate_0_o3_1;
wire [5:4] X_d;
wire state_srsts_0_1__g0_x ;
wire state_srsts_0_0__g0_0 ;
wire state_s2_0_a3 ;
wire state_s1_0_a3_i ;
wire nstate_0_1_0__g0_0 ;
wire state_srsts_0_0__g2 ;
wire vram_write_i_6_2 ;
wire vram_write_i_6_1_a ;
wire vram_write_i_6_1 ;
wire dbb_delaycmd_1_s ;
wire N_150 ;
wire N_149 ;
wire N_148 ;
wire N_147 ;
wire N_2 ;
wire GND ;
wire VCC ;
//@0:1
  assign VCC = 1'b1;
//@0:1
  assign GND = 1'b0;
// @12:31
  cycloneii_lcell_ff state_1_ (
	.regout(state_1),
	.datain(state_srsts_0_1__g0_x),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @12:31
  cycloneii_lcell_ff state_0_ (
	.regout(state_0),
	.datain(state_srsts_0_0__g0_0),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @12:38
  cycloneii_lcell_ff P1_cache_reg_0_1_ (
	.regout(cache_reg_0[1]),
	.datain(cache_store_reg_0_1),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @12:38
  cycloneii_lcell_ff P1_cache_reg_0_0_ (
	.regout(cache_reg_0[0]),
	.datain(cache_store_reg_0_0),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @12:38
  cycloneii_lcell_ff P1_cache_reg_1_1_ (
	.regout(cache_reg_1[1]),
	.datain(cache_store_reg_1_1),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @12:38
  cycloneii_lcell_ff P1_cache_reg_1_0_ (
	.regout(cache_reg_1[0]),
	.datain(cache_store_reg_1_0),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @12:38
  cycloneii_lcell_ff P1_cache_reg_2_1_ (
	.regout(cache_reg_2[1]),
	.datain(cache_store_reg_2_1),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @12:38
  cycloneii_lcell_ff P1_cache_reg_2_0_ (
	.regout(cache_reg_2[0]),
	.datain(cache_store_reg_2_0),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @12:38
  cycloneii_lcell_ff P1_cache_reg_3_1_ (
	.regout(cache_reg_3[1]),
	.datain(cache_store_reg_3_1),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @12:38
  cycloneii_lcell_ff P1_cache_reg_3_0_ (
	.regout(cache_reg_3[0]),
	.datain(cache_store_reg_3_0),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @12:38
  cycloneii_lcell_ff P1_cache_reg_4_1_ (
	.regout(cache_reg_4[1]),
	.datain(cache_store_reg_4_1),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @12:38
  cycloneii_lcell_ff P1_cache_reg_4_0_ (
	.regout(cache_reg_4[0]),
	.datain(cache_store_reg_4_0),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @12:38
  cycloneii_lcell_ff P1_cache_reg_5_1_ (
	.regout(cache_reg_5[1]),
	.datain(cache_store_reg_5_1),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @12:38
  cycloneii_lcell_ff P1_cache_reg_5_0_ (
	.regout(cache_reg_5[0]),
	.datain(cache_store_reg_5_0),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @12:38
  cycloneii_lcell_ff P1_cache_reg_6_1_ (
	.regout(cache_reg_6[1]),
	.datain(cache_store_reg_6_1),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @12:38
  cycloneii_lcell_ff P1_cache_reg_6_0_ (
	.regout(cache_reg_6[0]),
	.datain(cache_store_reg_6_0),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @12:38
  cycloneii_lcell_ff P1_cache_reg_7_1_ (
	.regout(cache_reg_7[1]),
	.datain(cache_store_reg_7_1),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @12:38
  cycloneii_lcell_ff P1_cache_reg_7_0_ (
	.regout(cache_reg_7[0]),
	.datain(cache_store_reg_7_0),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @12:38
  cycloneii_lcell_ff P1_cache_reg_8_1_ (
	.regout(cache_reg_8[1]),
	.datain(cache_store_reg_8_1),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @12:38
  cycloneii_lcell_ff P1_cache_reg_8_0_ (
	.regout(cache_reg_8[0]),
	.datain(cache_store_reg_8_0),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @12:38
  cycloneii_lcell_ff P1_cache_reg_9_1_ (
	.regout(cache_reg_9[1]),
	.datain(cache_store_reg_9_1),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @12:38
  cycloneii_lcell_ff P1_cache_reg_9_0_ (
	.regout(cache_reg_9[0]),
	.datain(cache_store_reg_9_0),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @12:38
  cycloneii_lcell_ff P1_cache_reg_10_1_ (
	.regout(cache_reg_10[1]),
	.datain(cache_store_reg_10_1),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @12:38
  cycloneii_lcell_ff P1_cache_reg_10_0_ (
	.regout(cache_reg_10[0]),
	.datain(cache_store_reg_10_0),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @12:38
  cycloneii_lcell_ff P1_cache_reg_11_1_ (
	.regout(cache_reg_11[1]),
	.datain(cache_store_reg_11_1),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @12:38
  cycloneii_lcell_ff P1_cache_reg_11_0_ (
	.regout(cache_reg_11[0]),
	.datain(cache_store_reg_11_0),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @12:38
  cycloneii_lcell_ff P1_cache_reg_12_1_ (
	.regout(cache_reg_12[1]),
	.datain(cache_store_reg_12_1),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @12:38
  cycloneii_lcell_ff P1_cache_reg_12_0_ (
	.regout(cache_reg_12[0]),
	.datain(cache_store_reg_12_0),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @12:38
  cycloneii_lcell_ff P1_cache_reg_13_1_ (
	.regout(cache_reg_13[1]),
	.datain(cache_store_reg_13_1),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @12:38
  cycloneii_lcell_ff P1_cache_reg_13_0_ (
	.regout(cache_reg_13[0]),
	.datain(cache_store_reg_13_0),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @12:38
  cycloneii_lcell_ff P1_cache_reg_14_1_ (
	.regout(cache_reg_14[1]),
	.datain(cache_store_reg_14_1),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @12:38
  cycloneii_lcell_ff P1_cache_reg_14_0_ (
	.regout(cache_reg_14[0]),
	.datain(cache_store_reg_14_0),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @12:38
  cycloneii_lcell_ff P1_cache_reg_15_1_ (
	.regout(cache_reg_15[1]),
	.datain(cache_store_reg_15_1),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @12:38
  cycloneii_lcell_ff P1_cache_reg_15_0_ (
	.regout(cache_reg_15[0]),
	.datain(cache_store_reg_15_0),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @12:34
  cycloneii_lcell_ff P1_addr_ram_sync_i_7_ (
	.regout(addr_ram_sync_i[7]),
	.datain(vraddr_7),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(state_s2_0_a3)
);
// @12:34
  cycloneii_lcell_ff P1_addr_ram_sync_i_6_ (
	.regout(addr_ram_sync_i[6]),
	.datain(vraddr_6),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(state_s2_0_a3)
);
// @12:34
  cycloneii_lcell_ff P1_addr_ram_sync_i_5_ (
	.regout(addr_ram_sync_i[5]),
	.datain(vraddr_5),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(state_s2_0_a3)
);
// @12:34
  cycloneii_lcell_ff P1_addr_ram_sync_i_4_ (
	.regout(addr_ram_sync_i[4]),
	.datain(vraddr_4),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(state_s2_0_a3)
);
// @12:34
  cycloneii_lcell_ff P1_addr_ram_sync_i_3_ (
	.regout(addr_ram_sync_i[3]),
	.datain(vraddr_3),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(state_s2_0_a3)
);
// @12:34
  cycloneii_lcell_ff P1_addr_ram_sync_i_2_ (
	.regout(addr_ram_sync_i[2]),
	.datain(vraddr_2),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(state_s2_0_a3)
);
// @12:34
  cycloneii_lcell_ff P1_addr_ram_sync_i_1_ (
	.regout(addr_ram_sync_i[1]),
	.datain(vraddr_1),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(state_s2_0_a3)
);
// @12:34
  cycloneii_lcell_ff P1_addr_ram_sync_i_0_ (
	.regout(addr_ram_sync_i[0]),
	.datain(vraddr_0),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(state_s2_0_a3)
);
// @12:35
  cycloneii_lcell_ff P1_data_ram_sync_i_15_ (
	.regout(data_ram_sync_i[15]),
	.datain(data_calculated_iv_0_m2_x[15]),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(state_s1_0_a3_i)
);
// @12:35
  cycloneii_lcell_ff P1_data_ram_sync_i_14_ (
	.regout(data_ram_sync_i[14]),
	.datain(data_calculated_iv_0_m2_x[14]),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(state_s1_0_a3_i)
);
// @12:35
  cycloneii_lcell_ff P1_data_ram_sync_i_13_ (
	.regout(data_ram_sync_i[13]),
	.datain(data_calculated_iv_0_m2_x[13]),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(state_s1_0_a3_i)
);
// @12:35
  cycloneii_lcell_ff P1_data_ram_sync_i_12_ (
	.regout(data_ram_sync_i[12]),
	.datain(data_calculated_iv_0_m2_x[12]),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(state_s1_0_a3_i)
);
// @12:35
  cycloneii_lcell_ff P1_data_ram_sync_i_11_ (
	.regout(data_ram_sync_i[11]),
	.datain(data_calculated_iv_0_m2_x[11]),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(state_s1_0_a3_i)
);
// @12:35
  cycloneii_lcell_ff P1_data_ram_sync_i_10_ (
	.regout(data_ram_sync_i[10]),
	.datain(data_calculated_iv_0_m2_x[10]),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(state_s1_0_a3_i)
);
// @12:35
  cycloneii_lcell_ff P1_data_ram_sync_i_9_ (
	.regout(data_ram_sync_i[9]),
	.datain(data_calculated_iv_0_m2_x[9]),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(state_s1_0_a3_i)
);
// @12:35
  cycloneii_lcell_ff P1_data_ram_sync_i_8_ (
	.regout(data_ram_sync_i[8]),
	.datain(data_calculated_iv_0_m2_x[8]),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(state_s1_0_a3_i)
);
// @12:35
  cycloneii_lcell_ff P1_data_ram_sync_i_7_ (
	.regout(data_ram_sync_i[7]),
	.datain(data_calculated_iv_0_m2_x[7]),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(state_s1_0_a3_i)
);
// @12:35
  cycloneii_lcell_ff P1_data_ram_sync_i_6_ (
	.regout(data_ram_sync_i[6]),
	.datain(data_calculated_iv_0_m2_x[6]),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(state_s1_0_a3_i)
);
// @12:35
  cycloneii_lcell_ff P1_data_ram_sync_i_5_ (
	.regout(data_ram_sync_i[5]),
	.datain(data_calculated_iv_0_m2_x[5]),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(state_s1_0_a3_i)
);
// @12:35
  cycloneii_lcell_ff P1_data_ram_sync_i_4_ (
	.regout(data_ram_sync_i[4]),
	.datain(data_calculated_iv_0_m2_x[4]),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(state_s1_0_a3_i)
);
// @12:35
  cycloneii_lcell_ff P1_data_ram_sync_i_3_ (
	.regout(data_ram_sync_i[3]),
	.datain(data_calculated_iv_0_m2_x[3]),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(state_s1_0_a3_i)
);
// @12:35
  cycloneii_lcell_ff P1_data_ram_sync_i_2_ (
	.regout(data_ram_sync_i[2]),
	.datain(data_calculated_iv_0_m2_x[2]),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(state_s1_0_a3_i)
);
// @12:35
  cycloneii_lcell_ff P1_data_ram_sync_i_1_ (
	.regout(data_ram_sync_i[1]),
	.datain(data_calculated_iv_0_m2_x[1]),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(state_s1_0_a3_i)
);
// @12:35
  cycloneii_lcell_ff P1_data_ram_sync_i_0_ (
	.regout(data_ram_sync_i[0]),
	.datain(data_calculated_iv_0_m2_x[0]),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(state_s1_0_a3_i)
);
// @12:115
  cycloneii_lcell_ff nstate_1_ (
	.regout(nstate[1]),
	.datain(nstate_0_i[1]),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @12:115
  cycloneii_lcell_ff nstate_0_ (
	.regout(nstate[0]),
	.datain(nstate_0_1_0__g0_0),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @12:32
  cycloneii_lcell_ff P1_start_i (
	.regout(start_i),
	.datain(vram_write_i),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(un7_state)
);
// @12:31
  cycloneii_lcell_comb state_s0_0_a3_cZ (
	.combout(state_s0_0_a3),
	.dataa(state_1),
	.datab(state_0),
	.datac(VCC),
	.datad(VCC)
);
defparam state_s0_0_a3_cZ.lut_mask=16'h1111;
defparam state_s0_0_a3_cZ.sum_lutc_input="datac";
// @12:31
  cycloneii_lcell_comb state_s1_0_a3 (
	.combout(state_s1_0_a3_i),
	.dataa(state_1),
	.datab(state_0),
	.datac(VCC),
	.datad(VCC)
);
defparam state_s1_0_a3.lut_mask=16'hbbbb;
defparam state_s1_0_a3.sum_lutc_input="datac";
// @12:31
  cycloneii_lcell_comb state_s2_0_a3_cZ (
	.combout(state_s2_0_a3),
	.dataa(state_0),
	.datab(state_1),
	.datac(VCC),
	.datad(VCC)
);
defparam state_s2_0_a3_cZ.lut_mask=16'h4444;
defparam state_s2_0_a3_cZ.sum_lutc_input="datac";
// @12:115
  cycloneii_lcell_comb nstate_0_o3_1_0_ (
	.combout(nstate_0_o3_1[0]),
	.dataa(state_1),
	.datab(vram_write),
	.datac(VCC),
	.datad(VCC)
);
defparam nstate_0_o3_1_0_.lut_mask=16'hbbbb;
defparam nstate_0_o3_1_0_.sum_lutc_input="datac";
// @12:278
  cycloneii_lcell_comb splitxy_Y_2_ (
	.combout(Y_0),
	.dataa(nstate_0_0),
	.datab(Y_0_0),
	.datac(Y_1_0),
	.datad(VCC)
);
defparam splitxy_Y_2_.lut_mask=16'hd8d8;
defparam splitxy_Y_2_.sum_lutc_input="datac";
// @12:278
  cycloneii_lcell_comb splitxy_Y_3_ (
	.combout(Y_1),
	.dataa(nstate_0_0),
	.datab(Y_0_1),
	.datac(Y_1_1),
	.datad(VCC)
);
defparam splitxy_Y_3_.lut_mask=16'hd8d8;
defparam splitxy_Y_3_.sum_lutc_input="datac";
// @12:278
  cycloneii_lcell_comb splitxy_Y_4_ (
	.combout(Y_2),
	.dataa(nstate_0_0),
	.datab(Y_0_2),
	.datac(Y_1_2),
	.datad(VCC)
);
defparam splitxy_Y_4_.lut_mask=16'hd8d8;
defparam splitxy_Y_4_.sum_lutc_input="datac";
// @12:278
  cycloneii_lcell_comb splitxy_Y_5_ (
	.combout(Y_3),
	.dataa(nstate_0_0),
	.datab(Y_0_3),
	.datac(Y_1_3),
	.datad(VCC)
);
defparam splitxy_Y_5_.lut_mask=16'hd8d8;
defparam splitxy_Y_5_.sum_lutc_input="datac";
// @12:278
  cycloneii_lcell_comb splitxy_X_2_ (
	.combout(X_0),
	.dataa(nstate_0_0),
	.datab(X_0_0),
	.datac(X_1_0),
	.datad(VCC)
);
defparam splitxy_X_2_.lut_mask=16'hd8d8;
defparam splitxy_X_2_.sum_lutc_input="datac";
// @12:278
  cycloneii_lcell_comb splitxy_X_3_ (
	.combout(X_1),
	.dataa(nstate_0_0),
	.datab(X_0_1),
	.datac(X_1_1),
	.datad(VCC)
);
defparam splitxy_X_3_.lut_mask=16'hd8d8;
defparam splitxy_X_3_.sum_lutc_input="datac";
// @12:87
  cycloneii_lcell_comb C1_un7_state (
	.combout(un7_state),
	.dataa(state_0),
	.datab(state_1),
	.datac(start_i),
	.datad(VCC)
);
defparam C1_un7_state.lut_mask=16'h9f9f;
defparam C1_un7_state.sum_lutc_input="datac";
// @12:53
  cycloneii_lcell_comb addr_ram_7_ (
	.combout(addr_ram_7),
	.dataa(addr_ram_sync_i[7]),
	.datab(state_1),
	.datac(state_0),
	.datad(vraddr_7)
);
defparam addr_ram_7_.lut_mask=16'haea2;
defparam addr_ram_7_.sum_lutc_input="datac";
// @12:53
  cycloneii_lcell_comb addr_ram_6_ (
	.combout(addr_ram_6),
	.dataa(addr_ram_sync_i[6]),
	.datab(state_1),
	.datac(state_0),
	.datad(vraddr_6)
);
defparam addr_ram_6_.lut_mask=16'haea2;
defparam addr_ram_6_.sum_lutc_input="datac";
// @12:53
  cycloneii_lcell_comb addr_ram_5_ (
	.combout(addr_ram_5),
	.dataa(addr_ram_sync_i[5]),
	.datab(state_1),
	.datac(state_0),
	.datad(vraddr_5)
);
defparam addr_ram_5_.lut_mask=16'haea2;
defparam addr_ram_5_.sum_lutc_input="datac";
// @12:53
  cycloneii_lcell_comb addr_ram_4_ (
	.combout(addr_ram_4),
	.dataa(addr_ram_sync_i[4]),
	.datab(state_1),
	.datac(state_0),
	.datad(vraddr_4)
);
defparam addr_ram_4_.lut_mask=16'haea2;
defparam addr_ram_4_.sum_lutc_input="datac";
// @12:53
  cycloneii_lcell_comb addr_ram_3_ (
	.combout(addr_ram_3),
	.dataa(addr_ram_sync_i[3]),
	.datab(state_1),
	.datac(state_0),
	.datad(vraddr_3)
);
defparam addr_ram_3_.lut_mask=16'haea2;
defparam addr_ram_3_.sum_lutc_input="datac";
// @12:53
  cycloneii_lcell_comb addr_ram_2_ (
	.combout(addr_ram_2),
	.dataa(addr_ram_sync_i[2]),
	.datab(state_1),
	.datac(state_0),
	.datad(vraddr_2)
);
defparam addr_ram_2_.lut_mask=16'haea2;
defparam addr_ram_2_.sum_lutc_input="datac";
// @12:53
  cycloneii_lcell_comb addr_ram_1_ (
	.combout(addr_ram_1),
	.dataa(addr_ram_sync_i[1]),
	.datab(state_1),
	.datac(state_0),
	.datad(vraddr_1)
);
defparam addr_ram_1_.lut_mask=16'haea2;
defparam addr_ram_1_.sum_lutc_input="datac";
// @12:53
  cycloneii_lcell_comb addr_ram_0_ (
	.combout(addr_ram_0),
	.dataa(addr_ram_sync_i[0]),
	.datab(state_1),
	.datac(state_0),
	.datad(vraddr_0)
);
defparam addr_ram_0_.lut_mask=16'haea2;
defparam addr_ram_0_.sum_lutc_input="datac";
// @12:63
  cycloneii_lcell_comb data_ram_0_ (
	.combout(data_ram_0),
	.dataa(data_ram_sync_i[0]),
	.datab(state_0),
	.datac(state_1),
	.datad(data_calculated_iv_0_m2_x[0])
);
defparam data_ram_0_.lut_mask=16'hfb08;
defparam data_ram_0_.sum_lutc_input="datac";
// @12:63
  cycloneii_lcell_comb data_ram_1_ (
	.combout(data_ram_1),
	.dataa(data_ram_sync_i[1]),
	.datab(state_0),
	.datac(state_1),
	.datad(data_calculated_iv_0_m2_x[1])
);
defparam data_ram_1_.lut_mask=16'hfb08;
defparam data_ram_1_.sum_lutc_input="datac";
// @12:63
  cycloneii_lcell_comb data_ram_2_ (
	.combout(data_ram_2),
	.dataa(data_ram_sync_i[2]),
	.datab(state_0),
	.datac(state_1),
	.datad(data_calculated_iv_0_m2_x[2])
);
defparam data_ram_2_.lut_mask=16'hfb08;
defparam data_ram_2_.sum_lutc_input="datac";
// @12:63
  cycloneii_lcell_comb data_ram_3_ (
	.combout(data_ram_3),
	.dataa(data_ram_sync_i[3]),
	.datab(state_0),
	.datac(state_1),
	.datad(data_calculated_iv_0_m2_x[3])
);
defparam data_ram_3_.lut_mask=16'hfb08;
defparam data_ram_3_.sum_lutc_input="datac";
// @12:63
  cycloneii_lcell_comb data_ram_4_ (
	.combout(data_ram_4),
	.dataa(data_ram_sync_i[4]),
	.datab(state_0),
	.datac(state_1),
	.datad(data_calculated_iv_0_m2_x[4])
);
defparam data_ram_4_.lut_mask=16'hfb08;
defparam data_ram_4_.sum_lutc_input="datac";
// @12:63
  cycloneii_lcell_comb data_ram_5_ (
	.combout(data_ram_5),
	.dataa(data_ram_sync_i[5]),
	.datab(state_0),
	.datac(state_1),
	.datad(data_calculated_iv_0_m2_x[5])
);
defparam data_ram_5_.lut_mask=16'hfb08;
defparam data_ram_5_.sum_lutc_input="datac";
// @12:63
  cycloneii_lcell_comb data_ram_6_ (
	.combout(data_ram_6),
	.dataa(data_ram_sync_i[6]),
	.datab(state_0),
	.datac(state_1),
	.datad(data_calculated_iv_0_m2_x[6])
);
defparam data_ram_6_.lut_mask=16'hfb08;
defparam data_ram_6_.sum_lutc_input="datac";
// @12:63
  cycloneii_lcell_comb data_ram_7_ (
	.combout(data_ram_7),
	.dataa(data_ram_sync_i[7]),
	.datab(state_0),
	.datac(state_1),
	.datad(data_calculated_iv_0_m2_x[7])
);
defparam data_ram_7_.lut_mask=16'hfb08;
defparam data_ram_7_.sum_lutc_input="datac";
// @12:63
  cycloneii_lcell_comb data_ram_8_ (
	.combout(data_ram_8),
	.dataa(data_ram_sync_i[8]),
	.datab(state_0),
	.datac(state_1),
	.datad(data_calculated_iv_0_m2_x[8])
);
defparam data_ram_8_.lut_mask=16'hfb08;
defparam data_ram_8_.sum_lutc_input="datac";
// @12:63
  cycloneii_lcell_comb data_ram_9_ (
	.combout(data_ram_9),
	.dataa(data_ram_sync_i[9]),
	.datab(state_0),
	.datac(state_1),
	.datad(data_calculated_iv_0_m2_x[9])
);
defparam data_ram_9_.lut_mask=16'hfb08;
defparam data_ram_9_.sum_lutc_input="datac";
// @12:63
  cycloneii_lcell_comb data_ram_10_ (
	.combout(data_ram_10),
	.dataa(data_ram_sync_i[10]),
	.datab(state_0),
	.datac(state_1),
	.datad(data_calculated_iv_0_m2_x[10])
);
defparam data_ram_10_.lut_mask=16'hfb08;
defparam data_ram_10_.sum_lutc_input="datac";
// @12:63
  cycloneii_lcell_comb data_ram_11_ (
	.combout(data_ram_11),
	.dataa(data_ram_sync_i[11]),
	.datab(state_0),
	.datac(state_1),
	.datad(data_calculated_iv_0_m2_x[11])
);
defparam data_ram_11_.lut_mask=16'hfb08;
defparam data_ram_11_.sum_lutc_input="datac";
// @12:63
  cycloneii_lcell_comb data_ram_12_ (
	.combout(data_ram_12),
	.dataa(data_ram_sync_i[12]),
	.datab(state_0),
	.datac(state_1),
	.datad(data_calculated_iv_0_m2_x[12])
);
defparam data_ram_12_.lut_mask=16'hfb08;
defparam data_ram_12_.sum_lutc_input="datac";
// @12:63
  cycloneii_lcell_comb data_ram_13_ (
	.combout(data_ram_13),
	.dataa(data_ram_sync_i[13]),
	.datab(state_0),
	.datac(state_1),
	.datad(data_calculated_iv_0_m2_x[13])
);
defparam data_ram_13_.lut_mask=16'hfb08;
defparam data_ram_13_.sum_lutc_input="datac";
// @12:63
  cycloneii_lcell_comb data_ram_14_ (
	.combout(data_ram_14),
	.dataa(data_ram_sync_i[14]),
	.datab(state_0),
	.datac(state_1),
	.datad(data_calculated_iv_0_m2_x[14])
);
defparam data_ram_14_.lut_mask=16'hfb08;
defparam data_ram_14_.sum_lutc_input="datac";
// @12:63
  cycloneii_lcell_comb data_ram_15_ (
	.combout(data_ram_15),
	.dataa(data_ram_sync_i[15]),
	.datab(state_0),
	.datac(state_1),
	.datad(data_calculated_iv_0_m2_x[15])
);
defparam data_ram_15_.lut_mask=16'hfb08;
defparam data_ram_15_.sum_lutc_input="datac";
// @12:297
  cycloneii_lcell_comb SPLIT_word_reg_delayed_6 (
	.combout(word_reg_delayed_6_scalar_0),
	.dataa(Y_0_2),
	.datab(nstate_0_0),
	.datac(word_reg_delayed_6),
	.datad(Y_1_2)
);
defparam SPLIT_word_reg_delayed_6.lut_mask=16'h4b78;
defparam SPLIT_word_reg_delayed_6.sum_lutc_input="datac";
  cycloneii_lcell_comb nstate_RNIDFBG_0_ (
	.combout(state_srsts_0_0__g2),
	.dataa(nstate[0]),
	.datab(state_1),
	.datac(vram_write),
	.datad(VCC)
);
defparam nstate_RNIDFBG_0_.lut_mask=16'h0808;
defparam nstate_RNIDFBG_0_.sum_lutc_input="datac";
// @12:432
  cycloneii_lcell_comb RCB_FSM_un6_vram_delay (
	.combout(un6_vram_delay),
	.dataa(db_fsm_state_0),
	.datab(db_fsm_state_1),
	.datac(db_fsm_state_2),
	.datad(cmd_0)
);
defparam RCB_FSM_un6_vram_delay.lut_mask=16'hfe00;
defparam RCB_FSM_un6_vram_delay.sum_lutc_input="datac";
// @12:278
  cycloneii_lcell_comb splitxy_X_d_4_ (
	.combout(X_d[4]),
	.dataa(nstate_0_0),
	.datab(X_2),
	.datac(xout_0),
	.datad(VCC)
);
defparam splitxy_X_d_4_.lut_mask=16'hd8d8;
defparam splitxy_X_d_4_.sum_lutc_input="datac";
// @12:278
  cycloneii_lcell_comb splitxy_X_d_5_ (
	.combout(X_d[5]),
	.dataa(nstate_0_0),
	.datab(X_3),
	.datac(xout_1),
	.datad(VCC)
);
defparam splitxy_X_d_5_.lut_mask=16'hd8d8;
defparam splitxy_X_d_5_.sum_lutc_input="datac";
// @12:321
  cycloneii_lcell_comb VRAM_vram_write_i_4_0 (
	.combout(vram_write_i_4_0),
	.dataa(word_reg_delayed_5),
	.datab(word_reg_delayed_0),
	.datac(Y_1),
	.datad(X_0)
);
defparam VRAM_vram_write_i_4_0.lut_mask=16'h7bde;
defparam VRAM_vram_write_i_4_0.sum_lutc_input="datac";
// @12:321
  cycloneii_lcell_comb VRAM_vram_write_i_6_2 (
	.combout(vram_write_i_6_2),
	.dataa(word_reg_delayed_4),
	.datab(word_reg_delayed_1),
	.datac(Y_0),
	.datad(X_1)
);
defparam VRAM_vram_write_i_6_2.lut_mask=16'h7bde;
defparam VRAM_vram_write_i_6_2.sum_lutc_input="datac";
// @12:477
  cycloneii_lcell_comb un1_rcb_state22_cZ (
	.combout(un1_rcb_state22),
	.dataa(reset_c),
	.datab(db_fsm_state_2),
	.datac(mux_out_i_a2),
	.datad(un7_state)
);
defparam un1_rcb_state22_cZ.lut_mask=16'h1055;
defparam un1_rcb_state22_cZ.sum_lutc_input="datac";
  cycloneii_lcell_comb nstate_RNO_0_ (
	.combout(nstate_0_1_0__g0_0),
	.dataa(reset_c),
	.datab(state_0),
	.datac(nstate_0_o3_1[0]),
	.datad(state_srsts_0_0__g2)
);
defparam nstate_RNO_0_.lut_mask=16'hff32;
defparam nstate_RNO_0_.sum_lutc_input="datac";
// @12:278
  cycloneii_lcell_comb splitxy_X_4_ (
	.combout(X_0_2),
	.dataa(nstate_0_0),
	.datab(mux_out_i_a2),
	.datac(xin_0),
	.datad(X_d[4])
);
defparam splitxy_X_4_.lut_mask=16'hfe10;
defparam splitxy_X_4_.sum_lutc_input="datac";
// @12:278
  cycloneii_lcell_comb splitxy_X_5_ (
	.combout(X_0_3),
	.dataa(nstate_0_0),
	.datab(mux_out_i_a2),
	.datac(xin_1),
	.datad(X_d[5])
);
defparam splitxy_X_5_.lut_mask=16'hfe10;
defparam splitxy_X_5_.sum_lutc_input="datac";
  cycloneii_lcell_comb state_RNO_0_ (
	.combout(state_srsts_0_0__g0_0),
	.dataa(reset_c),
	.datab(state_0),
	.datac(state_srsts_0_0__g2),
	.datad(nstate_0_o3_1[0])
);
defparam state_RNO_0_.lut_mask=16'hfbfa;
defparam state_RNO_0_.sum_lutc_input="datac";
// @12:341
  cycloneii_lcell_comb pixopin_1_0_ (
	.combout(pixopin_1_0),
	.dataa(cmd_0),
	.datab(nstate_0_0),
	.datac(startcmd_i_a5),
	.datad(vram_write)
);
defparam pixopin_1_0_.lut_mask=16'h00cd;
defparam pixopin_1_0_.sum_lutc_input="datac";
// @12:224
  cycloneii_lcell_comb clrxy_reg_Y_0_sqmuxa (
	.combout(Y_0_sqmuxa),
	.dataa(nstate_0_0),
	.datab(un6_vram_delay),
	.datac(un7_state),
	.datad(lt5)
);
defparam clrxy_reg_Y_0_sqmuxa.lut_mask=16'h4000;
defparam clrxy_reg_Y_0_sqmuxa.sum_lutc_input="datac";
// @12:321
  cycloneii_lcell_comb VRAM_vram_write_i_6_1_a (
	.combout(vram_write_i_6_1_a),
	.dataa(dav_c),
	.datab(word_reg_delayed_3),
	.datac(db_fsm_state_i_0),
	.datad(X_0_3)
);
defparam VRAM_vram_write_i_6_1_a.lut_mask=16'h37cd;
defparam VRAM_vram_write_i_6_1_a.sum_lutc_input="datac";
// @12:321
  cycloneii_lcell_comb VRAM_vram_write_i_6_1 (
	.combout(vram_write_i_6_1),
	.dataa(word_reg_delayed_2),
	.datab(X_0_2),
	.datac(vram_write_i_6_1_a),
	.datad(VCC)
);
defparam VRAM_vram_write_i_6_1.lut_mask=16'hf6f6;
defparam VRAM_vram_write_i_6_1.sum_lutc_input="datac";
// @12:268
  cycloneii_lcell_comb dbb_delaycmd_1_s_cZ (
	.combout(dbb_delaycmd_1_s),
	.dataa(nstate_0_0),
	.datab(un6_vram_delay),
	.datac(un20_vram_delay_NE),
	.datad(vram_write_i7lto31)
);
defparam dbb_delaycmd_1_s_cZ.lut_mask=16'hffe4;
defparam dbb_delaycmd_1_s_cZ.sum_lutc_input="datac";
// @12:321
  cycloneii_lcell_comb VRAM_vram_write_i_6 (
	.combout(vram_write_i_6),
	.dataa(word_reg_delayed_7),
	.datab(Y_3),
	.datac(vram_write_i_6_2),
	.datad(vram_write_i_6_1)
);
defparam VRAM_vram_write_i_6.lut_mask=16'hfff6;
defparam VRAM_vram_write_i_6.sum_lutc_input="datac";
// @12:321
  cycloneii_lcell_comb VRAM_vram_write_i_2 (
	.combout(vram_write_i_2),
	.dataa(is_same),
	.datab(word_reg_delayed_6_scalar_0),
	.datac(vram_write_i_4_0),
	.datad(vram_write_i_6)
);
defparam VRAM_vram_write_i_2.lut_mask=16'h5554;
defparam VRAM_vram_write_i_2.sum_lutc_input="datac";
// @12:322
  cycloneii_lcell_comb vram_write_i_cZ (
	.combout(vram_write_i),
	.dataa(vram_write_i7lto31),
	.datab(vram_write_i_2),
	.datac(VCC),
	.datad(VCC)
);
defparam vram_write_i_cZ.lut_mask=16'heeee;
defparam vram_write_i_cZ.sum_lutc_input="datac";
// @12:31
  cycloneii_lcell_comb un1_vram_delay_4_0_ (
	.combout(un1_vram_delay_4_0),
	.dataa(nstate_0_0),
	.datab(un6_vram_delay),
	.datac(dbb_delaycmd_1_s),
	.datad(vram_write_i_2)
);
defparam un1_vram_delay_4_0_.lut_mask=16'hbbb1;
defparam un1_vram_delay_4_0_.sum_lutc_input="datac";
// @12:115
  cycloneii_lcell_comb nstate_0_i_1_ (
	.combout(nstate_0_i[1]),
	.dataa(nstate[1]),
	.datab(state_0),
	.datac(state_1),
	.datad(vram_write_i)
);
defparam nstate_0_i_1_.lut_mask=16'hc383;
defparam nstate_0_i_1_.sum_lutc_input="datac";
  cycloneii_lcell_comb state_RNO_1_ (
	.combout(state_srsts_0_1__g0_x),
	.dataa(reset_c),
	.datab(nstate_0_i[1]),
	.datac(VCC),
	.datad(VCC)
);
defparam state_RNO_1_.lut_mask=16'heeee;
defparam state_RNO_1_.sum_lutc_input="datac";
// @13:50
  cycloneii_lcell_comb C1_un7_state_RNIGN84 (
	.combout(idle_cycleslde_x),
	.dataa(reset_c),
	.datab(un7_state),
	.datac(VCC),
	.datad(VCC)
);
defparam C1_un7_state_RNIGN84.lut_mask=16'heeee;
defparam C1_un7_state_RNIGN84.sum_lutc_input="datac";
// @12:82
  cycloneii_lcell_comb data_calculated_iv_0_m2_x_5_ (
	.combout(data_calculated_iv_0_m2_x[5]),
	.dataa(vdout_c_5),
	.datab(cache_reg_5[0]),
	.datac(cache_reg_5[1]),
	.datad(VCC)
);
defparam data_calculated_iv_0_m2_x_5_.lut_mask=16'h7272;
defparam data_calculated_iv_0_m2_x_5_.sum_lutc_input="datac";
// @12:82
  cycloneii_lcell_comb data_calculated_iv_0_m2_x_4_ (
	.combout(data_calculated_iv_0_m2_x[4]),
	.dataa(vdout_c_4),
	.datab(cache_reg_4[0]),
	.datac(cache_reg_4[1]),
	.datad(VCC)
);
defparam data_calculated_iv_0_m2_x_4_.lut_mask=16'h7272;
defparam data_calculated_iv_0_m2_x_4_.sum_lutc_input="datac";
// @12:82
  cycloneii_lcell_comb data_calculated_iv_0_m2_x_3_ (
	.combout(data_calculated_iv_0_m2_x[3]),
	.dataa(vdout_c_3),
	.datab(cache_reg_3[0]),
	.datac(cache_reg_3[1]),
	.datad(VCC)
);
defparam data_calculated_iv_0_m2_x_3_.lut_mask=16'h7272;
defparam data_calculated_iv_0_m2_x_3_.sum_lutc_input="datac";
// @12:82
  cycloneii_lcell_comb data_calculated_iv_0_m2_x_2_ (
	.combout(data_calculated_iv_0_m2_x[2]),
	.dataa(vdout_c_2),
	.datab(cache_reg_2[0]),
	.datac(cache_reg_2[1]),
	.datad(VCC)
);
defparam data_calculated_iv_0_m2_x_2_.lut_mask=16'h7272;
defparam data_calculated_iv_0_m2_x_2_.sum_lutc_input="datac";
// @12:82
  cycloneii_lcell_comb data_calculated_iv_0_m2_x_1_ (
	.combout(data_calculated_iv_0_m2_x[1]),
	.dataa(vdout_c_1),
	.datab(cache_reg_1[0]),
	.datac(cache_reg_1[1]),
	.datad(VCC)
);
defparam data_calculated_iv_0_m2_x_1_.lut_mask=16'h7272;
defparam data_calculated_iv_0_m2_x_1_.sum_lutc_input="datac";
// @12:82
  cycloneii_lcell_comb data_calculated_iv_0_m2_x_0_ (
	.combout(data_calculated_iv_0_m2_x[0]),
	.dataa(vdout_c_0),
	.datab(cache_reg_0[0]),
	.datac(cache_reg_0[1]),
	.datad(VCC)
);
defparam data_calculated_iv_0_m2_x_0_.lut_mask=16'h7272;
defparam data_calculated_iv_0_m2_x_0_.sum_lutc_input="datac";
// @12:82
  cycloneii_lcell_comb data_calculated_iv_0_m2_x_12_ (
	.combout(data_calculated_iv_0_m2_x[12]),
	.dataa(vdout_c_12),
	.datab(cache_reg_12[0]),
	.datac(cache_reg_12[1]),
	.datad(VCC)
);
defparam data_calculated_iv_0_m2_x_12_.lut_mask=16'h7272;
defparam data_calculated_iv_0_m2_x_12_.sum_lutc_input="datac";
// @12:82
  cycloneii_lcell_comb data_calculated_iv_0_m2_x_11_ (
	.combout(data_calculated_iv_0_m2_x[11]),
	.dataa(vdout_c_11),
	.datab(cache_reg_11[0]),
	.datac(cache_reg_11[1]),
	.datad(VCC)
);
defparam data_calculated_iv_0_m2_x_11_.lut_mask=16'h7272;
defparam data_calculated_iv_0_m2_x_11_.sum_lutc_input="datac";
// @12:82
  cycloneii_lcell_comb data_calculated_iv_0_m2_x_10_ (
	.combout(data_calculated_iv_0_m2_x[10]),
	.dataa(vdout_c_10),
	.datab(cache_reg_10[0]),
	.datac(cache_reg_10[1]),
	.datad(VCC)
);
defparam data_calculated_iv_0_m2_x_10_.lut_mask=16'h7272;
defparam data_calculated_iv_0_m2_x_10_.sum_lutc_input="datac";
// @12:82
  cycloneii_lcell_comb data_calculated_iv_0_m2_x_9_ (
	.combout(data_calculated_iv_0_m2_x[9]),
	.dataa(vdout_c_9),
	.datab(cache_reg_9[0]),
	.datac(cache_reg_9[1]),
	.datad(VCC)
);
defparam data_calculated_iv_0_m2_x_9_.lut_mask=16'h7272;
defparam data_calculated_iv_0_m2_x_9_.sum_lutc_input="datac";
// @12:82
  cycloneii_lcell_comb data_calculated_iv_0_m2_x_8_ (
	.combout(data_calculated_iv_0_m2_x[8]),
	.dataa(vdout_c_8),
	.datab(cache_reg_8[0]),
	.datac(cache_reg_8[1]),
	.datad(VCC)
);
defparam data_calculated_iv_0_m2_x_8_.lut_mask=16'h7272;
defparam data_calculated_iv_0_m2_x_8_.sum_lutc_input="datac";
// @12:82
  cycloneii_lcell_comb data_calculated_iv_0_m2_x_7_ (
	.combout(data_calculated_iv_0_m2_x[7]),
	.dataa(vdout_c_7),
	.datab(cache_reg_7[0]),
	.datac(cache_reg_7[1]),
	.datad(VCC)
);
defparam data_calculated_iv_0_m2_x_7_.lut_mask=16'h7272;
defparam data_calculated_iv_0_m2_x_7_.sum_lutc_input="datac";
// @12:82
  cycloneii_lcell_comb data_calculated_iv_0_m2_x_6_ (
	.combout(data_calculated_iv_0_m2_x[6]),
	.dataa(vdout_c_6),
	.datab(cache_reg_6[0]),
	.datac(cache_reg_6[1]),
	.datad(VCC)
);
defparam data_calculated_iv_0_m2_x_6_.lut_mask=16'h7272;
defparam data_calculated_iv_0_m2_x_6_.sum_lutc_input="datac";
// @12:82
  cycloneii_lcell_comb data_calculated_iv_0_m2_x_15_ (
	.combout(data_calculated_iv_0_m2_x[15]),
	.dataa(vdout_c_15),
	.datab(cache_reg_15[0]),
	.datac(cache_reg_15[1]),
	.datad(VCC)
);
defparam data_calculated_iv_0_m2_x_15_.lut_mask=16'h7272;
defparam data_calculated_iv_0_m2_x_15_.sum_lutc_input="datac";
// @12:82
  cycloneii_lcell_comb data_calculated_iv_0_m2_x_14_ (
	.combout(data_calculated_iv_0_m2_x[14]),
	.dataa(vdout_c_14),
	.datab(cache_reg_14[0]),
	.datac(cache_reg_14[1]),
	.datad(VCC)
);
defparam data_calculated_iv_0_m2_x_14_.lut_mask=16'h7272;
defparam data_calculated_iv_0_m2_x_14_.sum_lutc_input="datac";
// @12:82
  cycloneii_lcell_comb data_calculated_iv_0_m2_x_13_ (
	.combout(data_calculated_iv_0_m2_x[13]),
	.dataa(vdout_c_13),
	.datab(cache_reg_13[0]),
	.datac(cache_reg_13[1]),
	.datad(VCC)
);
defparam data_calculated_iv_0_m2_x_13_.lut_mask=16'h7272;
defparam data_calculated_iv_0_m2_x_13_.sum_lutc_input="datac";
//@12:31
//@12:251
endmodule /* ram_fsm */

// VQM4.1+ 
module rcb (
  X_1_5,
  X_1_4,
  X_1_3,
  X_1_2,
  X_1_1,
  X_1_0,
  Y_1_5,
  Y_1_4,
  Y_1_3,
  Y_1_2,
  Y_1_1,
  Y_1_0,
  db_fsm_state_i_0,
  cmd_2,
  cmd_1,
  cmd_0,
  addr_ram_7,
  addr_ram_6,
  addr_ram_5,
  addr_ram_4,
  addr_ram_3,
  addr_ram_2,
  addr_ram_1,
  addr_ram_0,
  data_ram_0,
  data_ram_1,
  data_ram_2,
  data_ram_3,
  data_ram_4,
  data_ram_5,
  data_ram_6,
  data_ram_7,
  data_ram_8,
  data_ram_9,
  data_ram_10,
  data_ram_11,
  data_ram_12,
  data_ram_13,
  data_ram_14,
  data_ram_15,
  db_fsm_state_0,
  db_fsm_state_1,
  db_fsm_state_2,
  xout_0,
  xout_1,
  xin_0,
  xin_1,
  vdout_c_5,
  vdout_c_4,
  vdout_c_3,
  vdout_c_2,
  vdout_c_1,
  vdout_c_0,
  vdout_c_12,
  vdout_c_11,
  vdout_c_10,
  vdout_c_9,
  vdout_c_8,
  vdout_c_7,
  vdout_c_6,
  vdout_c_15,
  vdout_c_14,
  vdout_c_13,
  clk_c,
  un7_state,
  reset_c,
  dav_c,
  startcmd_i_a5,
  m3,
  vram_write_i7lto31,
  vram_write_i_2,
  is_same,
  finish_x,
  state_s0_0_a3,
  word_reg_delayed_6,
  vram_write_i_4_0,
  mux_out_i_a2,
  vram_write_i_6
)
;
input X_1_5 ;
input X_1_4 ;
input X_1_3 ;
input X_1_2 ;
input X_1_1 ;
input X_1_0 ;
input Y_1_5 ;
input Y_1_4 ;
input Y_1_3 ;
input Y_1_2 ;
input Y_1_1 ;
input Y_1_0 ;
input db_fsm_state_i_0 ;
input cmd_2 ;
input cmd_1 ;
input cmd_0 ;
output addr_ram_7 ;
output addr_ram_6 ;
output addr_ram_5 ;
output addr_ram_4 ;
output addr_ram_3 ;
output addr_ram_2 ;
output addr_ram_1 ;
output addr_ram_0 ;
output data_ram_0 ;
output data_ram_1 ;
output data_ram_2 ;
output data_ram_3 ;
output data_ram_4 ;
output data_ram_5 ;
output data_ram_6 ;
output data_ram_7 ;
output data_ram_8 ;
output data_ram_9 ;
output data_ram_10 ;
output data_ram_11 ;
output data_ram_12 ;
output data_ram_13 ;
output data_ram_14 ;
output data_ram_15 ;
input db_fsm_state_0 ;
input db_fsm_state_1 ;
input db_fsm_state_2 ;
input xout_0 ;
input xout_1 ;
input xin_0 ;
input xin_1 ;
input vdout_c_5 ;
input vdout_c_4 ;
input vdout_c_3 ;
input vdout_c_2 ;
input vdout_c_1 ;
input vdout_c_0 ;
input vdout_c_12 ;
input vdout_c_11 ;
input vdout_c_10 ;
input vdout_c_9 ;
input vdout_c_8 ;
input vdout_c_7 ;
input vdout_c_6 ;
input vdout_c_15 ;
input vdout_c_14 ;
input vdout_c_13 ;
input clk_c ;
output un7_state ;
input reset_c ;
input dav_c ;
input startcmd_i_a5 ;
output m3 ;
output vram_write_i7lto31 ;
output vram_write_i_2 ;
output is_same ;
output finish_x ;
output state_s0_0_a3 ;
output word_reg_delayed_6 ;
output vram_write_i_4_0 ;
input mux_out_i_a2 ;
output vram_write_i_6 ;
wire X_1_5 ;
wire X_1_4 ;
wire X_1_3 ;
wire X_1_2 ;
wire X_1_1 ;
wire X_1_0 ;
wire Y_1_5 ;
wire Y_1_4 ;
wire Y_1_3 ;
wire Y_1_2 ;
wire Y_1_1 ;
wire Y_1_0 ;
wire db_fsm_state_i_0 ;
wire cmd_2 ;
wire cmd_1 ;
wire cmd_0 ;
wire addr_ram_7 ;
wire addr_ram_6 ;
wire addr_ram_5 ;
wire addr_ram_4 ;
wire addr_ram_3 ;
wire addr_ram_2 ;
wire addr_ram_1 ;
wire addr_ram_0 ;
wire data_ram_0 ;
wire data_ram_1 ;
wire data_ram_2 ;
wire data_ram_3 ;
wire data_ram_4 ;
wire data_ram_5 ;
wire data_ram_6 ;
wire data_ram_7 ;
wire data_ram_8 ;
wire data_ram_9 ;
wire data_ram_10 ;
wire data_ram_11 ;
wire data_ram_12 ;
wire data_ram_13 ;
wire data_ram_14 ;
wire data_ram_15 ;
wire db_fsm_state_0 ;
wire db_fsm_state_1 ;
wire db_fsm_state_2 ;
wire xout_0 ;
wire xout_1 ;
wire xin_0 ;
wire xin_1 ;
wire vdout_c_5 ;
wire vdout_c_4 ;
wire vdout_c_3 ;
wire vdout_c_2 ;
wire vdout_c_1 ;
wire vdout_c_0 ;
wire vdout_c_12 ;
wire vdout_c_11 ;
wire vdout_c_10 ;
wire vdout_c_9 ;
wire vdout_c_8 ;
wire vdout_c_7 ;
wire vdout_c_6 ;
wire vdout_c_15 ;
wire vdout_c_14 ;
wire vdout_c_13 ;
wire clk_c ;
wire un7_state ;
wire reset_c ;
wire dav_c ;
wire startcmd_i_a5 ;
wire m3 ;
wire vram_write_i7lto31 ;
wire vram_write_i_2 ;
wire is_same ;
wire finish_x ;
wire state_s0_0_a3 ;
wire word_reg_delayed_6 ;
wire vram_write_i_4_0 ;
wire mux_out_i_a2 ;
wire vram_write_i_6 ;
wire [31:0] idle_cycles;
wire [5:0] Y;
wire [4:0] Y_10;
wire [5:0] X;
wire [0:0] nstate;
wire [5:0] output_value;
wire [5:0] X_0;
wire [5:0] Y_0;
wire [7:0] word_reg_delayed;
wire [5:0] Y_2;
wire [5:0] X_2;
wire [7:0] vraddr;
wire [5:0] x_min;
wire [5:0] Y_3;
wire [5:0] X_3;
wire [1:0] cache_store_reg_15;
wire [1:0] pre_rdout_par_15;
wire [1:0] cache_store_reg_14;
wire [1:0] pre_rdout_par_14;
wire [1:0] cache_store_reg_13;
wire [1:0] pre_rdout_par_13;
wire [1:0] cache_store_reg_12;
wire [1:0] pre_rdout_par_12;
wire [1:0] cache_store_reg_11;
wire [1:0] pre_rdout_par_11;
wire [1:0] cache_store_reg_10;
wire [1:0] pre_rdout_par_10;
wire [1:0] cache_store_reg_9;
wire [1:0] pre_rdout_par_9;
wire [1:0] cache_store_reg_8;
wire [1:0] pre_rdout_par_8;
wire [1:0] cache_store_reg_7;
wire [1:0] pre_rdout_par_7;
wire [1:0] cache_store_reg_6;
wire [1:0] pre_rdout_par_6;
wire [1:0] cache_store_reg_5;
wire [1:0] pre_rdout_par_5;
wire [1:0] cache_store_reg_4;
wire [1:0] pre_rdout_par_4;
wire [1:0] cache_store_reg_3;
wire [1:0] pre_rdout_par_3;
wire [1:0] cache_store_reg_2;
wire [1:0] pre_rdout_par_2;
wire [1:0] cache_store_reg_1;
wire [1:0] pre_rdout_par_1;
wire [1:0] cache_store_reg_0;
wire [1:0] pre_rdout_par_0;
wire [0:0] nstate_RNO;
wire [1:0] state;
wire [0:0] un1_vram_delay_3;
wire [0:0] un1_vram_delay_4;
wire [0:0] pixopin_1;
wire [0:0] nstate_i;
wire idle_cycles_c0_combout ;
wire un1_rcb_state22 ;
wire idle_cycleslde_x ;
wire idle_cycles_c1_combout ;
wire idle_cycles_c2_combout ;
wire idle_cycles_c3_combout ;
wire idle_cycles_c4_combout ;
wire idle_cycles_c5_combout ;
wire idle_cycles_c6_combout ;
wire idle_cycles_c7_combout ;
wire idle_cycles_c8_combout ;
wire idle_cycles_c9_combout ;
wire idle_cycles_c10_combout ;
wire idle_cycles_c11_combout ;
wire idle_cycles_c12_combout ;
wire idle_cycles_c13_combout ;
wire idle_cycles_c14_combout ;
wire idle_cycles_c15_combout ;
wire idle_cycles_c16_combout ;
wire idle_cycles_c17_combout ;
wire idle_cycles_c18_combout ;
wire idle_cycles_c19_combout ;
wire idle_cycles_c20_combout ;
wire idle_cycles_c21_combout ;
wire idle_cycles_c22_combout ;
wire idle_cycles_c23_combout ;
wire idle_cycles_c24_combout ;
wire idle_cycles_c25_combout ;
wire idle_cycles_c26_combout ;
wire idle_cycles_c27_combout ;
wire idle_cycles_c28_combout ;
wire idle_cycles_c29_combout ;
wire idle_cycles_c30_combout ;
wire idle_cycles_c31_combout ;
wire Y_e5_0_g4 ;
wire un1_vram_delay_2 ;
wire Y_e5_0_g1 ;
wire Y_e4_0_g1 ;
wire Y_e3_0_g1 ;
wire Y_e2_0_g1 ;
wire Y_e1_0_g1 ;
wire Y_e0_0_g1 ;
wire X_n5_0_186_m4 ;
wire un1_vram_delay_5 ;
wire X_n4_0_154_m4 ;
wire X_n3_0_122_m4 ;
wire X_n2_0_90_m4 ;
wire X_n1_0_56_m2 ;
wire X_n0_0_29_m2 ;
wire lt5_i ;
wire lt5_i_0 ;
wire rcb_finish_i ;
wire rcb_finish_i_2_0_g4 ;
wire rcb_finish_i_2_0_g0_i_0 ;
wire nstate_2_0_0__g0_0_x ;
wire idle_cycles_c0_cout ;
wire VCC ;
wire idle_cycles_c1_cout ;
wire idle_cycles_c2_cout ;
wire idle_cycles_c3_cout ;
wire idle_cycles_c4_cout ;
wire idle_cycles_c5_cout ;
wire idle_cycles_c6_cout ;
wire idle_cycles_c7_cout ;
wire idle_cycles_c8_cout ;
wire idle_cycles_c9_cout ;
wire idle_cycles_c10_cout ;
wire idle_cycles_c11_cout ;
wire idle_cycles_c12_cout ;
wire idle_cycles_c13_cout ;
wire idle_cycles_c14_cout ;
wire idle_cycles_c15_cout ;
wire idle_cycles_c16_cout ;
wire idle_cycles_c17_cout ;
wire idle_cycles_c18_cout ;
wire idle_cycles_c19_cout ;
wire idle_cycles_c20_cout ;
wire idle_cycles_c21_cout ;
wire idle_cycles_c22_cout ;
wire idle_cycles_c23_cout ;
wire idle_cycles_c24_cout ;
wire idle_cycles_c25_cout ;
wire idle_cycles_c26_cout ;
wire idle_cycles_c27_cout ;
wire idle_cycles_c28_cout ;
wire idle_cycles_c29_cout ;
wire idle_cycles_c30_cout ;
wire lt_0 ;
wire lt_1 ;
wire lt_2 ;
wire lt_3 ;
wire lt_4 ;
wire lt5 ;
wire lt5_cout ;
wire lt_0_0 ;
wire lt_1_0 ;
wire lt_2_0 ;
wire lt_3_0 ;
wire lt_4_0 ;
wire lt5_0 ;
wire lt_0_1 ;
wire lt_1_1 ;
wire lt_2_1 ;
wire lt_3_1 ;
wire lt_4_1 ;
wire lt_0_2 ;
wire lt_1_2 ;
wire lt_2_2 ;
wire lt_3_2 ;
wire lt_4_2 ;
wire Y_0_sqmuxa ;
wire X_n0_0_29_m4 ;
wire un17_vram_delay_NE ;
wire X_2_sqmuxa ;
wire X_c2 ;
wire X_n1_0_56_m4 ;
wire X_n2_0_90_x4 ;
wire Y_c2 ;
wire un17_vram_delay_NE_0 ;
wire un17_vram_delay_NE_1 ;
wire un17_vram_delay_NE_2 ;
wire vram_write_i7lto30_13 ;
wire vram_write_i7lto30_14 ;
wire vram_write_i7lto30_15 ;
wire vram_write_i7lto30_16 ;
wire vram_write_i7lto30_17 ;
wire vram_write_i7lto30_18 ;
wire vram_write_i7lto30_19 ;
wire un20_vram_delay_NE_0 ;
wire un20_vram_delay_NE_1 ;
wire un20_vram_delay_NE_2 ;
wire rcb_finish_i_2_0_g4_1 ;
wire X_n3_0_122_x4 ;
wire Y_57_1 ;
wire vram_write ;
wire vram_write_i7lto3 ;
wire X_n4_0_154_x4 ;
wire vram_write_i7lto30_23 ;
wire vram_write_i7lto30_24 ;
wire un6_vram_delay ;
wire X_n5_0_186_x4 ;
wire un20_vram_delay_NE ;
wire Y_e5_0_g2 ;
wire start_i ;
wire vram_write_i ;
wire GND ;
wire lt5_i_0_i ;
wire lt5_i_i ;
wire un1_rcb_state22_i ;
//@0:1
  assign VCC = 1'b1;
//@0:1
  assign GND = 1'b0;
// @12:207
  cycloneii_lcell_ff RCB_FSM_idle_cycles_0_ (
	.regout(idle_cycles[0]),
	.datain(idle_cycles_c0_combout),
	.clk(clk_c),
	.aclr(GND),
	.sclr(un1_rcb_state22_i),
	.sload(GND),
	.sdata(GND),
	.ena(idle_cycleslde_x)
);
// @12:207
  cycloneii_lcell_ff RCB_FSM_idle_cycles_1_ (
	.regout(idle_cycles[1]),
	.datain(idle_cycles_c1_combout),
	.clk(clk_c),
	.aclr(GND),
	.sclr(un1_rcb_state22_i),
	.sload(GND),
	.sdata(GND),
	.ena(idle_cycleslde_x)
);
// @12:207
  cycloneii_lcell_ff RCB_FSM_idle_cycles_2_ (
	.regout(idle_cycles[2]),
	.datain(idle_cycles_c2_combout),
	.clk(clk_c),
	.aclr(GND),
	.sclr(un1_rcb_state22_i),
	.sload(GND),
	.sdata(GND),
	.ena(idle_cycleslde_x)
);
// @12:207
  cycloneii_lcell_ff RCB_FSM_idle_cycles_3_ (
	.regout(idle_cycles[3]),
	.datain(idle_cycles_c3_combout),
	.clk(clk_c),
	.aclr(GND),
	.sclr(un1_rcb_state22_i),
	.sload(GND),
	.sdata(GND),
	.ena(idle_cycleslde_x)
);
// @12:207
  cycloneii_lcell_ff RCB_FSM_idle_cycles_4_ (
	.regout(idle_cycles[4]),
	.datain(idle_cycles_c4_combout),
	.clk(clk_c),
	.aclr(GND),
	.sclr(un1_rcb_state22_i),
	.sload(GND),
	.sdata(GND),
	.ena(idle_cycleslde_x)
);
// @12:207
  cycloneii_lcell_ff RCB_FSM_idle_cycles_5_ (
	.regout(idle_cycles[5]),
	.datain(idle_cycles_c5_combout),
	.clk(clk_c),
	.aclr(GND),
	.sclr(un1_rcb_state22_i),
	.sload(GND),
	.sdata(GND),
	.ena(idle_cycleslde_x)
);
// @12:207
  cycloneii_lcell_ff RCB_FSM_idle_cycles_6_ (
	.regout(idle_cycles[6]),
	.datain(idle_cycles_c6_combout),
	.clk(clk_c),
	.aclr(GND),
	.sclr(un1_rcb_state22_i),
	.sload(GND),
	.sdata(GND),
	.ena(idle_cycleslde_x)
);
// @12:207
  cycloneii_lcell_ff RCB_FSM_idle_cycles_7_ (
	.regout(idle_cycles[7]),
	.datain(idle_cycles_c7_combout),
	.clk(clk_c),
	.aclr(GND),
	.sclr(un1_rcb_state22_i),
	.sload(GND),
	.sdata(GND),
	.ena(idle_cycleslde_x)
);
// @12:207
  cycloneii_lcell_ff RCB_FSM_idle_cycles_8_ (
	.regout(idle_cycles[8]),
	.datain(idle_cycles_c8_combout),
	.clk(clk_c),
	.aclr(GND),
	.sclr(un1_rcb_state22_i),
	.sload(GND),
	.sdata(GND),
	.ena(idle_cycleslde_x)
);
// @12:207
  cycloneii_lcell_ff RCB_FSM_idle_cycles_9_ (
	.regout(idle_cycles[9]),
	.datain(idle_cycles_c9_combout),
	.clk(clk_c),
	.aclr(GND),
	.sclr(un1_rcb_state22_i),
	.sload(GND),
	.sdata(GND),
	.ena(idle_cycleslde_x)
);
// @12:207
  cycloneii_lcell_ff RCB_FSM_idle_cycles_10_ (
	.regout(idle_cycles[10]),
	.datain(idle_cycles_c10_combout),
	.clk(clk_c),
	.aclr(GND),
	.sclr(un1_rcb_state22_i),
	.sload(GND),
	.sdata(GND),
	.ena(idle_cycleslde_x)
);
// @12:207
  cycloneii_lcell_ff RCB_FSM_idle_cycles_11_ (
	.regout(idle_cycles[11]),
	.datain(idle_cycles_c11_combout),
	.clk(clk_c),
	.aclr(GND),
	.sclr(un1_rcb_state22_i),
	.sload(GND),
	.sdata(GND),
	.ena(idle_cycleslde_x)
);
// @12:207
  cycloneii_lcell_ff RCB_FSM_idle_cycles_12_ (
	.regout(idle_cycles[12]),
	.datain(idle_cycles_c12_combout),
	.clk(clk_c),
	.aclr(GND),
	.sclr(un1_rcb_state22_i),
	.sload(GND),
	.sdata(GND),
	.ena(idle_cycleslde_x)
);
// @12:207
  cycloneii_lcell_ff RCB_FSM_idle_cycles_13_ (
	.regout(idle_cycles[13]),
	.datain(idle_cycles_c13_combout),
	.clk(clk_c),
	.aclr(GND),
	.sclr(un1_rcb_state22_i),
	.sload(GND),
	.sdata(GND),
	.ena(idle_cycleslde_x)
);
// @12:207
  cycloneii_lcell_ff RCB_FSM_idle_cycles_14_ (
	.regout(idle_cycles[14]),
	.datain(idle_cycles_c14_combout),
	.clk(clk_c),
	.aclr(GND),
	.sclr(un1_rcb_state22_i),
	.sload(GND),
	.sdata(GND),
	.ena(idle_cycleslde_x)
);
// @12:207
  cycloneii_lcell_ff RCB_FSM_idle_cycles_15_ (
	.regout(idle_cycles[15]),
	.datain(idle_cycles_c15_combout),
	.clk(clk_c),
	.aclr(GND),
	.sclr(un1_rcb_state22_i),
	.sload(GND),
	.sdata(GND),
	.ena(idle_cycleslde_x)
);
// @12:207
  cycloneii_lcell_ff RCB_FSM_idle_cycles_16_ (
	.regout(idle_cycles[16]),
	.datain(idle_cycles_c16_combout),
	.clk(clk_c),
	.aclr(GND),
	.sclr(un1_rcb_state22_i),
	.sload(GND),
	.sdata(GND),
	.ena(idle_cycleslde_x)
);
// @12:207
  cycloneii_lcell_ff RCB_FSM_idle_cycles_17_ (
	.regout(idle_cycles[17]),
	.datain(idle_cycles_c17_combout),
	.clk(clk_c),
	.aclr(GND),
	.sclr(un1_rcb_state22_i),
	.sload(GND),
	.sdata(GND),
	.ena(idle_cycleslde_x)
);
// @12:207
  cycloneii_lcell_ff RCB_FSM_idle_cycles_18_ (
	.regout(idle_cycles[18]),
	.datain(idle_cycles_c18_combout),
	.clk(clk_c),
	.aclr(GND),
	.sclr(un1_rcb_state22_i),
	.sload(GND),
	.sdata(GND),
	.ena(idle_cycleslde_x)
);
// @12:207
  cycloneii_lcell_ff RCB_FSM_idle_cycles_19_ (
	.regout(idle_cycles[19]),
	.datain(idle_cycles_c19_combout),
	.clk(clk_c),
	.aclr(GND),
	.sclr(un1_rcb_state22_i),
	.sload(GND),
	.sdata(GND),
	.ena(idle_cycleslde_x)
);
// @12:207
  cycloneii_lcell_ff RCB_FSM_idle_cycles_20_ (
	.regout(idle_cycles[20]),
	.datain(idle_cycles_c20_combout),
	.clk(clk_c),
	.aclr(GND),
	.sclr(un1_rcb_state22_i),
	.sload(GND),
	.sdata(GND),
	.ena(idle_cycleslde_x)
);
// @12:207
  cycloneii_lcell_ff RCB_FSM_idle_cycles_21_ (
	.regout(idle_cycles[21]),
	.datain(idle_cycles_c21_combout),
	.clk(clk_c),
	.aclr(GND),
	.sclr(un1_rcb_state22_i),
	.sload(GND),
	.sdata(GND),
	.ena(idle_cycleslde_x)
);
// @12:207
  cycloneii_lcell_ff RCB_FSM_idle_cycles_22_ (
	.regout(idle_cycles[22]),
	.datain(idle_cycles_c22_combout),
	.clk(clk_c),
	.aclr(GND),
	.sclr(un1_rcb_state22_i),
	.sload(GND),
	.sdata(GND),
	.ena(idle_cycleslde_x)
);
// @12:207
  cycloneii_lcell_ff RCB_FSM_idle_cycles_23_ (
	.regout(idle_cycles[23]),
	.datain(idle_cycles_c23_combout),
	.clk(clk_c),
	.aclr(GND),
	.sclr(un1_rcb_state22_i),
	.sload(GND),
	.sdata(GND),
	.ena(idle_cycleslde_x)
);
// @12:207
  cycloneii_lcell_ff RCB_FSM_idle_cycles_24_ (
	.regout(idle_cycles[24]),
	.datain(idle_cycles_c24_combout),
	.clk(clk_c),
	.aclr(GND),
	.sclr(un1_rcb_state22_i),
	.sload(GND),
	.sdata(GND),
	.ena(idle_cycleslde_x)
);
// @12:207
  cycloneii_lcell_ff RCB_FSM_idle_cycles_25_ (
	.regout(idle_cycles[25]),
	.datain(idle_cycles_c25_combout),
	.clk(clk_c),
	.aclr(GND),
	.sclr(un1_rcb_state22_i),
	.sload(GND),
	.sdata(GND),
	.ena(idle_cycleslde_x)
);
// @12:207
  cycloneii_lcell_ff RCB_FSM_idle_cycles_26_ (
	.regout(idle_cycles[26]),
	.datain(idle_cycles_c26_combout),
	.clk(clk_c),
	.aclr(GND),
	.sclr(un1_rcb_state22_i),
	.sload(GND),
	.sdata(GND),
	.ena(idle_cycleslde_x)
);
// @12:207
  cycloneii_lcell_ff RCB_FSM_idle_cycles_27_ (
	.regout(idle_cycles[27]),
	.datain(idle_cycles_c27_combout),
	.clk(clk_c),
	.aclr(GND),
	.sclr(un1_rcb_state22_i),
	.sload(GND),
	.sdata(GND),
	.ena(idle_cycleslde_x)
);
// @12:207
  cycloneii_lcell_ff RCB_FSM_idle_cycles_28_ (
	.regout(idle_cycles[28]),
	.datain(idle_cycles_c28_combout),
	.clk(clk_c),
	.aclr(GND),
	.sclr(un1_rcb_state22_i),
	.sload(GND),
	.sdata(GND),
	.ena(idle_cycleslde_x)
);
// @12:207
  cycloneii_lcell_ff RCB_FSM_idle_cycles_29_ (
	.regout(idle_cycles[29]),
	.datain(idle_cycles_c29_combout),
	.clk(clk_c),
	.aclr(GND),
	.sclr(un1_rcb_state22_i),
	.sload(GND),
	.sdata(GND),
	.ena(idle_cycleslde_x)
);
// @12:207
  cycloneii_lcell_ff RCB_FSM_idle_cycles_30_ (
	.regout(idle_cycles[30]),
	.datain(idle_cycles_c30_combout),
	.clk(clk_c),
	.aclr(GND),
	.sclr(un1_rcb_state22_i),
	.sload(GND),
	.sdata(GND),
	.ena(idle_cycleslde_x)
);
// @12:207
  cycloneii_lcell_ff RCB_FSM_idle_cycles_31_ (
	.regout(idle_cycles[31]),
	.datain(idle_cycles_c31_combout),
	.clk(clk_c),
	.aclr(GND),
	.sclr(un1_rcb_state22_i),
	.sload(GND),
	.sdata(GND),
	.ena(idle_cycleslde_x)
);
// @12:201
  cycloneii_lcell_ff RCB_FSM_clrxy_reg_Y_5_ (
	.regout(Y[5]),
	.datain(Y_e5_0_g4),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(nstate_RNO[0]),
	.sdata(Y_e5_0_g1),
	.ena(VCC)
);
// @12:201
  cycloneii_lcell_ff RCB_FSM_clrxy_reg_Y_4_ (
	.regout(Y[4]),
	.datain(Y_e4_0_g1),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(nstate_RNO[0]),
	.sdata(Y_10[4]),
	.ena(VCC)
);
// @12:201
  cycloneii_lcell_ff RCB_FSM_clrxy_reg_Y_3_ (
	.regout(Y[3]),
	.datain(Y_e3_0_g1),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(nstate_RNO[0]),
	.sdata(Y_10[3]),
	.ena(VCC)
);
// @12:201
  cycloneii_lcell_ff RCB_FSM_clrxy_reg_Y_2_ (
	.regout(Y[2]),
	.datain(Y_e2_0_g1),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(nstate_RNO[0]),
	.sdata(Y_10[2]),
	.ena(VCC)
);
// @12:201
  cycloneii_lcell_ff RCB_FSM_clrxy_reg_Y_1_ (
	.regout(Y[1]),
	.datain(Y_e1_0_g1),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(nstate_RNO[0]),
	.sdata(Y_10[1]),
	.ena(VCC)
);
// @12:201
  cycloneii_lcell_ff RCB_FSM_clrxy_reg_Y_0_ (
	.regout(Y[0]),
	.datain(Y_e0_0_g1),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(nstate_RNO[0]),
	.sdata(Y_10[0]),
	.ena(VCC)
);
// @12:201
  cycloneii_lcell_ff RCB_FSM_clrxy_reg_X_5_ (
	.regout(X[5]),
	.datain(X_n5_0_186_m4),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(nstate_i[0]),
	.sdata(output_value[5]),
	.ena(un1_vram_delay_5)
);
// @12:201
  cycloneii_lcell_ff RCB_FSM_clrxy_reg_X_4_ (
	.regout(X[4]),
	.datain(X_n4_0_154_m4),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(nstate_i[0]),
	.sdata(output_value[4]),
	.ena(un1_vram_delay_5)
);
// @12:201
  cycloneii_lcell_ff RCB_FSM_clrxy_reg_X_3_ (
	.regout(X[3]),
	.datain(X_n3_0_122_m4),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(nstate_i[0]),
	.sdata(output_value[3]),
	.ena(un1_vram_delay_5)
);
// @12:201
  cycloneii_lcell_ff RCB_FSM_clrxy_reg_X_2_ (
	.regout(X[2]),
	.datain(X_n2_0_90_m4),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(nstate_i[0]),
	.sdata(output_value[2]),
	.ena(un1_vram_delay_5)
);
// @12:201
  cycloneii_lcell_ff RCB_FSM_clrxy_reg_X_1_ (
	.regout(X[1]),
	.datain(X_n1_0_56_m2),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(un1_vram_delay_5)
);
// @12:201
  cycloneii_lcell_ff RCB_FSM_clrxy_reg_X_0_ (
	.regout(X[0]),
	.datain(X_n0_0_29_m2),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(un1_vram_delay_5)
);
// @12:231
  cycloneii_lcell_ff RCB_FSM_xy_prev_X_5_ (
	.regout(X_0[5]),
	.datain(X_1_5),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @12:231
  cycloneii_lcell_ff RCB_FSM_xy_prev_X_4_ (
	.regout(X_0[4]),
	.datain(X_1_4),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @12:231
  cycloneii_lcell_ff RCB_FSM_xy_prev_X_3_ (
	.regout(X_0[3]),
	.datain(X_1_3),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @12:231
  cycloneii_lcell_ff RCB_FSM_xy_prev_X_2_ (
	.regout(X_0[2]),
	.datain(X_1_2),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @12:231
  cycloneii_lcell_ff RCB_FSM_xy_prev_X_1_ (
	.regout(X_0[1]),
	.datain(X_1_1),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @12:231
  cycloneii_lcell_ff RCB_FSM_xy_prev_X_0_ (
	.regout(X_0[0]),
	.datain(X_1_0),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @12:231
  cycloneii_lcell_ff RCB_FSM_xy_prev_Y_5_ (
	.regout(Y_0[5]),
	.datain(Y_1_5),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @12:231
  cycloneii_lcell_ff RCB_FSM_xy_prev_Y_4_ (
	.regout(Y_0[4]),
	.datain(Y_1_4),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @12:231
  cycloneii_lcell_ff RCB_FSM_xy_prev_Y_3_ (
	.regout(Y_0[3]),
	.datain(Y_1_3),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @12:231
  cycloneii_lcell_ff RCB_FSM_xy_prev_Y_2_ (
	.regout(Y_0[2]),
	.datain(Y_1_2),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @12:231
  cycloneii_lcell_ff RCB_FSM_xy_prev_Y_1_ (
	.regout(Y_0[1]),
	.datain(Y_1_1),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @12:231
  cycloneii_lcell_ff RCB_FSM_xy_prev_Y_0_ (
	.regout(Y_0[0]),
	.datain(Y_1_0),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @12:202
  cycloneii_lcell_ff RCB_FSM_word_reg_delayed_7_ (
	.regout(word_reg_delayed[7]),
	.datain(Y_2[5]),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @12:202
  cycloneii_lcell_ff RCB_FSM_word_reg_delayed_6_ (
	.regout(word_reg_delayed[6]),
	.datain(Y_2[4]),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @12:202
  cycloneii_lcell_ff RCB_FSM_word_reg_delayed_5_ (
	.regout(word_reg_delayed[5]),
	.datain(Y_2[3]),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @12:202
  cycloneii_lcell_ff RCB_FSM_word_reg_delayed_4_ (
	.regout(word_reg_delayed[4]),
	.datain(Y_2[2]),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @12:202
  cycloneii_lcell_ff RCB_FSM_word_reg_delayed_3_ (
	.regout(word_reg_delayed[3]),
	.datain(X_2[5]),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @12:202
  cycloneii_lcell_ff RCB_FSM_word_reg_delayed_2_ (
	.regout(word_reg_delayed[2]),
	.datain(X_2[4]),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @12:202
  cycloneii_lcell_ff RCB_FSM_word_reg_delayed_1_ (
	.regout(word_reg_delayed[1]),
	.datain(X_2[3]),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @12:202
  cycloneii_lcell_ff RCB_FSM_word_reg_delayed_0_ (
	.regout(word_reg_delayed[0]),
	.datain(X_2[2]),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @12:202
  cycloneii_lcell_ff RCB_FSM_vraddr_7_ (
	.regout(vraddr[7]),
	.datain(word_reg_delayed[7]),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @12:202
  cycloneii_lcell_ff RCB_FSM_vraddr_6_ (
	.regout(vraddr[6]),
	.datain(word_reg_delayed[6]),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @12:202
  cycloneii_lcell_ff RCB_FSM_vraddr_5_ (
	.regout(vraddr[5]),
	.datain(word_reg_delayed[5]),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @12:202
  cycloneii_lcell_ff RCB_FSM_vraddr_4_ (
	.regout(vraddr[4]),
	.datain(word_reg_delayed[4]),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @12:202
  cycloneii_lcell_ff RCB_FSM_vraddr_3_ (
	.regout(vraddr[3]),
	.datain(word_reg_delayed[3]),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @12:202
  cycloneii_lcell_ff RCB_FSM_vraddr_2_ (
	.regout(vraddr[2]),
	.datain(word_reg_delayed[2]),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @12:202
  cycloneii_lcell_ff RCB_FSM_vraddr_1_ (
	.regout(vraddr[1]),
	.datain(word_reg_delayed[1]),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @12:202
  cycloneii_lcell_ff RCB_FSM_vraddr_0_ (
	.regout(vraddr[0]),
	.datain(word_reg_delayed[0]),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(VCC)
);
// @12:211
  cycloneii_lcell_ff RCB_FSM_x_min_5_ (
	.regout(x_min[5]),
	.datain(output_value[5]),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(nstate_RNO[0])
);
// @12:211
  cycloneii_lcell_ff RCB_FSM_x_min_4_ (
	.regout(x_min[4]),
	.datain(output_value[4]),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(nstate_RNO[0])
);
// @12:211
  cycloneii_lcell_ff RCB_FSM_x_min_3_ (
	.regout(x_min[3]),
	.datain(output_value[3]),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(nstate_RNO[0])
);
// @12:211
  cycloneii_lcell_ff RCB_FSM_x_min_2_ (
	.regout(x_min[2]),
	.datain(output_value[2]),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(nstate_RNO[0])
);
// @12:211
  cycloneii_lcell_ff RCB_FSM_x_min_1_ (
	.regout(x_min[1]),
	.datain(output_value[1]),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(nstate_RNO[0])
);
// @12:211
  cycloneii_lcell_ff RCB_FSM_x_min_0_ (
	.regout(x_min[0]),
	.datain(output_value[0]),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(nstate_RNO[0])
);
// @12:210
  cycloneii_lcell_ff RCB_FSM_xy_max_Y_5_ (
	.regout(Y_3[5]),
	.datain(Y_1_5),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(lt5_i_i),
	.sdata(Y_0[5]),
	.ena(nstate_RNO[0])
);
// @12:210
  cycloneii_lcell_ff RCB_FSM_xy_max_Y_4_ (
	.regout(Y_3[4]),
	.datain(Y_1_4),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(lt5_i_i),
	.sdata(Y_0[4]),
	.ena(nstate_RNO[0])
);
// @12:210
  cycloneii_lcell_ff RCB_FSM_xy_max_Y_3_ (
	.regout(Y_3[3]),
	.datain(Y_1_3),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(lt5_i_i),
	.sdata(Y_0[3]),
	.ena(nstate_RNO[0])
);
// @12:210
  cycloneii_lcell_ff RCB_FSM_xy_max_Y_2_ (
	.regout(Y_3[2]),
	.datain(Y_1_2),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(lt5_i_i),
	.sdata(Y_0[2]),
	.ena(nstate_RNO[0])
);
// @12:210
  cycloneii_lcell_ff RCB_FSM_xy_max_Y_1_ (
	.regout(Y_2[1]),
	.datain(Y_1_1),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(lt5_i_i),
	.sdata(Y_0[1]),
	.ena(nstate_RNO[0])
);
// @12:210
  cycloneii_lcell_ff RCB_FSM_xy_max_Y_0_ (
	.regout(Y_2[0]),
	.datain(Y_1_0),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(lt5_i_i),
	.sdata(Y_0[0]),
	.ena(nstate_RNO[0])
);
// @12:210
  cycloneii_lcell_ff RCB_FSM_xy_max_X_5_ (
	.regout(X_3[5]),
	.datain(X_1_5),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(lt5_i_0_i),
	.sdata(X_0[5]),
	.ena(nstate_RNO[0])
);
// @12:210
  cycloneii_lcell_ff RCB_FSM_xy_max_X_4_ (
	.regout(X_3[4]),
	.datain(X_1_4),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(lt5_i_0_i),
	.sdata(X_0[4]),
	.ena(nstate_RNO[0])
);
// @12:210
  cycloneii_lcell_ff RCB_FSM_xy_max_X_3_ (
	.regout(X_3[3]),
	.datain(X_1_3),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(lt5_i_0_i),
	.sdata(X_0[3]),
	.ena(nstate_RNO[0])
);
// @12:210
  cycloneii_lcell_ff RCB_FSM_xy_max_X_2_ (
	.regout(X_3[2]),
	.datain(X_1_2),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(lt5_i_0_i),
	.sdata(X_0[2]),
	.ena(nstate_RNO[0])
);
// @12:210
  cycloneii_lcell_ff RCB_FSM_xy_max_X_1_ (
	.regout(X_2[1]),
	.datain(X_1_1),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(lt5_i_0_i),
	.sdata(X_0[1]),
	.ena(nstate_RNO[0])
);
// @12:210
  cycloneii_lcell_ff RCB_FSM_xy_max_X_0_ (
	.regout(X_2[0]),
	.datain(X_1_0),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(lt5_i_0_i),
	.sdata(X_0[0]),
	.ena(nstate_RNO[0])
);
// @12:205
  cycloneii_lcell_ff RCB_FSM_cache_store_reg_15_1_ (
	.regout(cache_store_reg_15[1]),
	.datain(pre_rdout_par_15[1]),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(un7_state)
);
// @12:205
  cycloneii_lcell_ff RCB_FSM_cache_store_reg_15_0_ (
	.regout(cache_store_reg_15[0]),
	.datain(pre_rdout_par_15[0]),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(un7_state)
);
// @12:205
  cycloneii_lcell_ff RCB_FSM_cache_store_reg_14_1_ (
	.regout(cache_store_reg_14[1]),
	.datain(pre_rdout_par_14[1]),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(un7_state)
);
// @12:205
  cycloneii_lcell_ff RCB_FSM_cache_store_reg_14_0_ (
	.regout(cache_store_reg_14[0]),
	.datain(pre_rdout_par_14[0]),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(un7_state)
);
// @12:205
  cycloneii_lcell_ff RCB_FSM_cache_store_reg_13_1_ (
	.regout(cache_store_reg_13[1]),
	.datain(pre_rdout_par_13[1]),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(un7_state)
);
// @12:205
  cycloneii_lcell_ff RCB_FSM_cache_store_reg_13_0_ (
	.regout(cache_store_reg_13[0]),
	.datain(pre_rdout_par_13[0]),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(un7_state)
);
// @12:205
  cycloneii_lcell_ff RCB_FSM_cache_store_reg_12_1_ (
	.regout(cache_store_reg_12[1]),
	.datain(pre_rdout_par_12[1]),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(un7_state)
);
// @12:205
  cycloneii_lcell_ff RCB_FSM_cache_store_reg_12_0_ (
	.regout(cache_store_reg_12[0]),
	.datain(pre_rdout_par_12[0]),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(un7_state)
);
// @12:205
  cycloneii_lcell_ff RCB_FSM_cache_store_reg_11_1_ (
	.regout(cache_store_reg_11[1]),
	.datain(pre_rdout_par_11[1]),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(un7_state)
);
// @12:205
  cycloneii_lcell_ff RCB_FSM_cache_store_reg_11_0_ (
	.regout(cache_store_reg_11[0]),
	.datain(pre_rdout_par_11[0]),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(un7_state)
);
// @12:205
  cycloneii_lcell_ff RCB_FSM_cache_store_reg_10_1_ (
	.regout(cache_store_reg_10[1]),
	.datain(pre_rdout_par_10[1]),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(un7_state)
);
// @12:205
  cycloneii_lcell_ff RCB_FSM_cache_store_reg_10_0_ (
	.regout(cache_store_reg_10[0]),
	.datain(pre_rdout_par_10[0]),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(un7_state)
);
// @12:205
  cycloneii_lcell_ff RCB_FSM_cache_store_reg_9_1_ (
	.regout(cache_store_reg_9[1]),
	.datain(pre_rdout_par_9[1]),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(un7_state)
);
// @12:205
  cycloneii_lcell_ff RCB_FSM_cache_store_reg_9_0_ (
	.regout(cache_store_reg_9[0]),
	.datain(pre_rdout_par_9[0]),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(un7_state)
);
// @12:205
  cycloneii_lcell_ff RCB_FSM_cache_store_reg_8_1_ (
	.regout(cache_store_reg_8[1]),
	.datain(pre_rdout_par_8[1]),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(un7_state)
);
// @12:205
  cycloneii_lcell_ff RCB_FSM_cache_store_reg_8_0_ (
	.regout(cache_store_reg_8[0]),
	.datain(pre_rdout_par_8[0]),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(un7_state)
);
// @12:205
  cycloneii_lcell_ff RCB_FSM_cache_store_reg_7_1_ (
	.regout(cache_store_reg_7[1]),
	.datain(pre_rdout_par_7[1]),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(un7_state)
);
// @12:205
  cycloneii_lcell_ff RCB_FSM_cache_store_reg_7_0_ (
	.regout(cache_store_reg_7[0]),
	.datain(pre_rdout_par_7[0]),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(un7_state)
);
// @12:205
  cycloneii_lcell_ff RCB_FSM_cache_store_reg_6_1_ (
	.regout(cache_store_reg_6[1]),
	.datain(pre_rdout_par_6[1]),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(un7_state)
);
// @12:205
  cycloneii_lcell_ff RCB_FSM_cache_store_reg_6_0_ (
	.regout(cache_store_reg_6[0]),
	.datain(pre_rdout_par_6[0]),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(un7_state)
);
// @12:205
  cycloneii_lcell_ff RCB_FSM_cache_store_reg_5_1_ (
	.regout(cache_store_reg_5[1]),
	.datain(pre_rdout_par_5[1]),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(un7_state)
);
// @12:205
  cycloneii_lcell_ff RCB_FSM_cache_store_reg_5_0_ (
	.regout(cache_store_reg_5[0]),
	.datain(pre_rdout_par_5[0]),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(un7_state)
);
// @12:205
  cycloneii_lcell_ff RCB_FSM_cache_store_reg_4_1_ (
	.regout(cache_store_reg_4[1]),
	.datain(pre_rdout_par_4[1]),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(un7_state)
);
// @12:205
  cycloneii_lcell_ff RCB_FSM_cache_store_reg_4_0_ (
	.regout(cache_store_reg_4[0]),
	.datain(pre_rdout_par_4[0]),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(un7_state)
);
// @12:205
  cycloneii_lcell_ff RCB_FSM_cache_store_reg_3_1_ (
	.regout(cache_store_reg_3[1]),
	.datain(pre_rdout_par_3[1]),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(un7_state)
);
// @12:205
  cycloneii_lcell_ff RCB_FSM_cache_store_reg_3_0_ (
	.regout(cache_store_reg_3[0]),
	.datain(pre_rdout_par_3[0]),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(un7_state)
);
// @12:205
  cycloneii_lcell_ff RCB_FSM_cache_store_reg_2_1_ (
	.regout(cache_store_reg_2[1]),
	.datain(pre_rdout_par_2[1]),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(un7_state)
);
// @12:205
  cycloneii_lcell_ff RCB_FSM_cache_store_reg_2_0_ (
	.regout(cache_store_reg_2[0]),
	.datain(pre_rdout_par_2[0]),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(un7_state)
);
// @12:205
  cycloneii_lcell_ff RCB_FSM_cache_store_reg_1_1_ (
	.regout(cache_store_reg_1[1]),
	.datain(pre_rdout_par_1[1]),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(un7_state)
);
// @12:205
  cycloneii_lcell_ff RCB_FSM_cache_store_reg_1_0_ (
	.regout(cache_store_reg_1[0]),
	.datain(pre_rdout_par_1[0]),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(un7_state)
);
// @12:205
  cycloneii_lcell_ff RCB_FSM_cache_store_reg_0_1_ (
	.regout(cache_store_reg_0[1]),
	.datain(pre_rdout_par_0[1]),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(un7_state)
);
// @12:205
  cycloneii_lcell_ff RCB_FSM_cache_store_reg_0_0_ (
	.regout(cache_store_reg_0[0]),
	.datain(pre_rdout_par_0[0]),
	.clk(clk_c),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.sdata(GND),
	.ena(un7_state)
);
// @12:204
  cycloneii_lcell_ff RCB_FSM_rcb_finish_i (
	.regout(rcb_finish_i),
	.datain(rcb_finish_i_2_0_g4),
	.clk(clk_c),
	.aclr(GND),
	.sclr(reset_c),
	.sload(GND),
	.sdata(GND),
	.ena(rcb_finish_i_2_0_g0_i_0)
);
// @12:401
  cycloneii_lcell_ff nstate_0_ (
	.regout(nstate[0]),
	.datain(nstate_RNO[0]),
	.clk(clk_c),
	.aclr(GND),
	.sclr(reset_c),
	.sload(GND),
	.sdata(GND),
	.ena(nstate_2_0_0__g0_0_x)
);
  assign  nstate_RNO[0] = ~ un1_vram_delay_2;
// @12:207
  cycloneii_lcell_comb RCB_FSM_idle_cycles_c0 (
	.combout(idle_cycles_c0_combout),
	.cout(idle_cycles_c0_cout),
	.dataa(idle_cycles[0]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC)
);
defparam RCB_FSM_idle_cycles_c0.lut_mask=16'h6688;
defparam RCB_FSM_idle_cycles_c0.sum_lutc_input="cin";
// @12:207
  cycloneii_lcell_comb RCB_FSM_idle_cycles_c1 (
	.combout(idle_cycles_c1_combout),
	.cout(idle_cycles_c1_cout),
	.dataa(idle_cycles[1]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(idle_cycles_c0_cout)
);
defparam RCB_FSM_idle_cycles_c1.lut_mask=16'h5aa0;
defparam RCB_FSM_idle_cycles_c1.sum_lutc_input="cin";
// @12:207
  cycloneii_lcell_comb RCB_FSM_idle_cycles_c2 (
	.combout(idle_cycles_c2_combout),
	.cout(idle_cycles_c2_cout),
	.dataa(idle_cycles[2]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(idle_cycles_c1_cout)
);
defparam RCB_FSM_idle_cycles_c2.lut_mask=16'h5aa0;
defparam RCB_FSM_idle_cycles_c2.sum_lutc_input="cin";
// @12:207
  cycloneii_lcell_comb RCB_FSM_idle_cycles_c3 (
	.combout(idle_cycles_c3_combout),
	.cout(idle_cycles_c3_cout),
	.dataa(idle_cycles[3]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(idle_cycles_c2_cout)
);
defparam RCB_FSM_idle_cycles_c3.lut_mask=16'h5aa0;
defparam RCB_FSM_idle_cycles_c3.sum_lutc_input="cin";
// @12:207
  cycloneii_lcell_comb RCB_FSM_idle_cycles_c4 (
	.combout(idle_cycles_c4_combout),
	.cout(idle_cycles_c4_cout),
	.dataa(idle_cycles[4]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(idle_cycles_c3_cout)
);
defparam RCB_FSM_idle_cycles_c4.lut_mask=16'h5aa0;
defparam RCB_FSM_idle_cycles_c4.sum_lutc_input="cin";
// @12:207
  cycloneii_lcell_comb RCB_FSM_idle_cycles_c5 (
	.combout(idle_cycles_c5_combout),
	.cout(idle_cycles_c5_cout),
	.dataa(idle_cycles[5]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(idle_cycles_c4_cout)
);
defparam RCB_FSM_idle_cycles_c5.lut_mask=16'h5aa0;
defparam RCB_FSM_idle_cycles_c5.sum_lutc_input="cin";
// @12:207
  cycloneii_lcell_comb RCB_FSM_idle_cycles_c6 (
	.combout(idle_cycles_c6_combout),
	.cout(idle_cycles_c6_cout),
	.dataa(idle_cycles[6]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(idle_cycles_c5_cout)
);
defparam RCB_FSM_idle_cycles_c6.lut_mask=16'h5aa0;
defparam RCB_FSM_idle_cycles_c6.sum_lutc_input="cin";
// @12:207
  cycloneii_lcell_comb RCB_FSM_idle_cycles_c7 (
	.combout(idle_cycles_c7_combout),
	.cout(idle_cycles_c7_cout),
	.dataa(idle_cycles[7]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(idle_cycles_c6_cout)
);
defparam RCB_FSM_idle_cycles_c7.lut_mask=16'h5aa0;
defparam RCB_FSM_idle_cycles_c7.sum_lutc_input="cin";
// @12:207
  cycloneii_lcell_comb RCB_FSM_idle_cycles_c8 (
	.combout(idle_cycles_c8_combout),
	.cout(idle_cycles_c8_cout),
	.dataa(idle_cycles[8]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(idle_cycles_c7_cout)
);
defparam RCB_FSM_idle_cycles_c8.lut_mask=16'h5aa0;
defparam RCB_FSM_idle_cycles_c8.sum_lutc_input="cin";
// @12:207
  cycloneii_lcell_comb RCB_FSM_idle_cycles_c9 (
	.combout(idle_cycles_c9_combout),
	.cout(idle_cycles_c9_cout),
	.dataa(idle_cycles[9]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(idle_cycles_c8_cout)
);
defparam RCB_FSM_idle_cycles_c9.lut_mask=16'h5aa0;
defparam RCB_FSM_idle_cycles_c9.sum_lutc_input="cin";
// @12:207
  cycloneii_lcell_comb RCB_FSM_idle_cycles_c10 (
	.combout(idle_cycles_c10_combout),
	.cout(idle_cycles_c10_cout),
	.dataa(idle_cycles[10]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(idle_cycles_c9_cout)
);
defparam RCB_FSM_idle_cycles_c10.lut_mask=16'h5aa0;
defparam RCB_FSM_idle_cycles_c10.sum_lutc_input="cin";
// @12:207
  cycloneii_lcell_comb RCB_FSM_idle_cycles_c11 (
	.combout(idle_cycles_c11_combout),
	.cout(idle_cycles_c11_cout),
	.dataa(idle_cycles[11]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(idle_cycles_c10_cout)
);
defparam RCB_FSM_idle_cycles_c11.lut_mask=16'h5aa0;
defparam RCB_FSM_idle_cycles_c11.sum_lutc_input="cin";
// @12:207
  cycloneii_lcell_comb RCB_FSM_idle_cycles_c12 (
	.combout(idle_cycles_c12_combout),
	.cout(idle_cycles_c12_cout),
	.dataa(idle_cycles[12]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(idle_cycles_c11_cout)
);
defparam RCB_FSM_idle_cycles_c12.lut_mask=16'h5aa0;
defparam RCB_FSM_idle_cycles_c12.sum_lutc_input="cin";
// @12:207
  cycloneii_lcell_comb RCB_FSM_idle_cycles_c13 (
	.combout(idle_cycles_c13_combout),
	.cout(idle_cycles_c13_cout),
	.dataa(idle_cycles[13]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(idle_cycles_c12_cout)
);
defparam RCB_FSM_idle_cycles_c13.lut_mask=16'h5aa0;
defparam RCB_FSM_idle_cycles_c13.sum_lutc_input="cin";
// @12:207
  cycloneii_lcell_comb RCB_FSM_idle_cycles_c14 (
	.combout(idle_cycles_c14_combout),
	.cout(idle_cycles_c14_cout),
	.dataa(idle_cycles[14]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(idle_cycles_c13_cout)
);
defparam RCB_FSM_idle_cycles_c14.lut_mask=16'h5aa0;
defparam RCB_FSM_idle_cycles_c14.sum_lutc_input="cin";
// @12:207
  cycloneii_lcell_comb RCB_FSM_idle_cycles_c15 (
	.combout(idle_cycles_c15_combout),
	.cout(idle_cycles_c15_cout),
	.dataa(idle_cycles[15]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(idle_cycles_c14_cout)
);
defparam RCB_FSM_idle_cycles_c15.lut_mask=16'h5aa0;
defparam RCB_FSM_idle_cycles_c15.sum_lutc_input="cin";
// @12:207
  cycloneii_lcell_comb RCB_FSM_idle_cycles_c16 (
	.combout(idle_cycles_c16_combout),
	.cout(idle_cycles_c16_cout),
	.dataa(idle_cycles[16]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(idle_cycles_c15_cout)
);
defparam RCB_FSM_idle_cycles_c16.lut_mask=16'h5aa0;
defparam RCB_FSM_idle_cycles_c16.sum_lutc_input="cin";
// @12:207
  cycloneii_lcell_comb RCB_FSM_idle_cycles_c17 (
	.combout(idle_cycles_c17_combout),
	.cout(idle_cycles_c17_cout),
	.dataa(idle_cycles[17]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(idle_cycles_c16_cout)
);
defparam RCB_FSM_idle_cycles_c17.lut_mask=16'h5aa0;
defparam RCB_FSM_idle_cycles_c17.sum_lutc_input="cin";
// @12:207
  cycloneii_lcell_comb RCB_FSM_idle_cycles_c18 (
	.combout(idle_cycles_c18_combout),
	.cout(idle_cycles_c18_cout),
	.dataa(idle_cycles[18]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(idle_cycles_c17_cout)
);
defparam RCB_FSM_idle_cycles_c18.lut_mask=16'h5aa0;
defparam RCB_FSM_idle_cycles_c18.sum_lutc_input="cin";
// @12:207
  cycloneii_lcell_comb RCB_FSM_idle_cycles_c19 (
	.combout(idle_cycles_c19_combout),
	.cout(idle_cycles_c19_cout),
	.dataa(idle_cycles[19]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(idle_cycles_c18_cout)
);
defparam RCB_FSM_idle_cycles_c19.lut_mask=16'h5aa0;
defparam RCB_FSM_idle_cycles_c19.sum_lutc_input="cin";
// @12:207
  cycloneii_lcell_comb RCB_FSM_idle_cycles_c20 (
	.combout(idle_cycles_c20_combout),
	.cout(idle_cycles_c20_cout),
	.dataa(idle_cycles[20]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(idle_cycles_c19_cout)
);
defparam RCB_FSM_idle_cycles_c20.lut_mask=16'h5aa0;
defparam RCB_FSM_idle_cycles_c20.sum_lutc_input="cin";
// @12:207
  cycloneii_lcell_comb RCB_FSM_idle_cycles_c21 (
	.combout(idle_cycles_c21_combout),
	.cout(idle_cycles_c21_cout),
	.dataa(idle_cycles[21]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(idle_cycles_c20_cout)
);
defparam RCB_FSM_idle_cycles_c21.lut_mask=16'h5aa0;
defparam RCB_FSM_idle_cycles_c21.sum_lutc_input="cin";
// @12:207
  cycloneii_lcell_comb RCB_FSM_idle_cycles_c22 (
	.combout(idle_cycles_c22_combout),
	.cout(idle_cycles_c22_cout),
	.dataa(idle_cycles[22]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(idle_cycles_c21_cout)
);
defparam RCB_FSM_idle_cycles_c22.lut_mask=16'h5aa0;
defparam RCB_FSM_idle_cycles_c22.sum_lutc_input="cin";
// @12:207
  cycloneii_lcell_comb RCB_FSM_idle_cycles_c23 (
	.combout(idle_cycles_c23_combout),
	.cout(idle_cycles_c23_cout),
	.dataa(idle_cycles[23]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(idle_cycles_c22_cout)
);
defparam RCB_FSM_idle_cycles_c23.lut_mask=16'h5aa0;
defparam RCB_FSM_idle_cycles_c23.sum_lutc_input="cin";
// @12:207
  cycloneii_lcell_comb RCB_FSM_idle_cycles_c24 (
	.combout(idle_cycles_c24_combout),
	.cout(idle_cycles_c24_cout),
	.dataa(idle_cycles[24]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(idle_cycles_c23_cout)
);
defparam RCB_FSM_idle_cycles_c24.lut_mask=16'h5aa0;
defparam RCB_FSM_idle_cycles_c24.sum_lutc_input="cin";
// @12:207
  cycloneii_lcell_comb RCB_FSM_idle_cycles_c25 (
	.combout(idle_cycles_c25_combout),
	.cout(idle_cycles_c25_cout),
	.dataa(idle_cycles[25]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(idle_cycles_c24_cout)
);
defparam RCB_FSM_idle_cycles_c25.lut_mask=16'h5aa0;
defparam RCB_FSM_idle_cycles_c25.sum_lutc_input="cin";
// @12:207
  cycloneii_lcell_comb RCB_FSM_idle_cycles_c26 (
	.combout(idle_cycles_c26_combout),
	.cout(idle_cycles_c26_cout),
	.dataa(idle_cycles[26]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(idle_cycles_c25_cout)
);
defparam RCB_FSM_idle_cycles_c26.lut_mask=16'h5aa0;
defparam RCB_FSM_idle_cycles_c26.sum_lutc_input="cin";
// @12:207
  cycloneii_lcell_comb RCB_FSM_idle_cycles_c27 (
	.combout(idle_cycles_c27_combout),
	.cout(idle_cycles_c27_cout),
	.dataa(idle_cycles[27]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(idle_cycles_c26_cout)
);
defparam RCB_FSM_idle_cycles_c27.lut_mask=16'h5aa0;
defparam RCB_FSM_idle_cycles_c27.sum_lutc_input="cin";
// @12:207
  cycloneii_lcell_comb RCB_FSM_idle_cycles_c28 (
	.combout(idle_cycles_c28_combout),
	.cout(idle_cycles_c28_cout),
	.dataa(idle_cycles[28]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(idle_cycles_c27_cout)
);
defparam RCB_FSM_idle_cycles_c28.lut_mask=16'h5aa0;
defparam RCB_FSM_idle_cycles_c28.sum_lutc_input="cin";
// @12:207
  cycloneii_lcell_comb RCB_FSM_idle_cycles_c29 (
	.combout(idle_cycles_c29_combout),
	.cout(idle_cycles_c29_cout),
	.dataa(idle_cycles[29]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(idle_cycles_c28_cout)
);
defparam RCB_FSM_idle_cycles_c29.lut_mask=16'h5aa0;
defparam RCB_FSM_idle_cycles_c29.sum_lutc_input="cin";
// @12:207
  cycloneii_lcell_comb RCB_FSM_idle_cycles_c30 (
	.combout(idle_cycles_c30_combout),
	.cout(idle_cycles_c30_cout),
	.dataa(idle_cycles[30]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(idle_cycles_c29_cout)
);
defparam RCB_FSM_idle_cycles_c30.lut_mask=16'h5aa0;
defparam RCB_FSM_idle_cycles_c30.sum_lutc_input="cin";
// @12:207
  cycloneii_lcell_comb RCB_FSM_idle_cycles_c31 (
	.combout(idle_cycles_c31_combout),
	.dataa(idle_cycles[31]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(idle_cycles_c30_cout)
);
defparam RCB_FSM_idle_cycles_c31.lut_mask=16'h5a5a;
defparam RCB_FSM_idle_cycles_c31.sum_lutc_input="cin";
// @9:67
  cycloneii_lcell_comb RCB_FSM_min_slv_min_un6_output_value_lt0 (
	.cout(lt_0),
	.dataa(X_0[0]),
	.datab(X_1_0),
	.datac(VCC),
	.datad(VCC)
);
defparam RCB_FSM_min_slv_min_un6_output_value_lt0.lut_mask=16'h0044;
defparam RCB_FSM_min_slv_min_un6_output_value_lt0.sum_lutc_input="cin";
// @9:67
  cycloneii_lcell_comb RCB_FSM_min_slv_min_un6_output_value_lt1 (
	.cout(lt_1),
	.dataa(X_0[1]),
	.datab(X_1_1),
	.datac(VCC),
	.datad(VCC),
	.cin(lt_0)
);
defparam RCB_FSM_min_slv_min_un6_output_value_lt1.lut_mask=16'h00d4;
defparam RCB_FSM_min_slv_min_un6_output_value_lt1.sum_lutc_input="cin";
// @9:67
  cycloneii_lcell_comb RCB_FSM_min_slv_min_un6_output_value_lt2 (
	.cout(lt_2),
	.dataa(X_0[2]),
	.datab(X_1_2),
	.datac(VCC),
	.datad(VCC),
	.cin(lt_1)
);
defparam RCB_FSM_min_slv_min_un6_output_value_lt2.lut_mask=16'h00d4;
defparam RCB_FSM_min_slv_min_un6_output_value_lt2.sum_lutc_input="cin";
// @9:67
  cycloneii_lcell_comb RCB_FSM_min_slv_min_un6_output_value_lt3 (
	.cout(lt_3),
	.dataa(X_0[3]),
	.datab(X_1_3),
	.datac(VCC),
	.datad(VCC),
	.cin(lt_2)
);
defparam RCB_FSM_min_slv_min_un6_output_value_lt3.lut_mask=16'h00d4;
defparam RCB_FSM_min_slv_min_un6_output_value_lt3.sum_lutc_input="cin";
// @9:67
  cycloneii_lcell_comb RCB_FSM_min_slv_min_un6_output_value_lt4 (
	.cout(lt_4),
	.dataa(X_0[4]),
	.datab(X_1_4),
	.datac(VCC),
	.datad(VCC),
	.cin(lt_3)
);
defparam RCB_FSM_min_slv_min_un6_output_value_lt4.lut_mask=16'h00d4;
defparam RCB_FSM_min_slv_min_un6_output_value_lt4.sum_lutc_input="cin";
// @9:67
  cycloneii_lcell_comb RCB_FSM_min_slv_min_un6_output_value_lt5 (
	.combout(lt5),
	.cout(lt5_cout),
	.dataa(X_0[5]),
	.datab(X_1_5),
	.datac(VCC),
	.datad(VCC),
	.cin(lt_4)
);
defparam RCB_FSM_min_slv_min_un6_output_value_lt5.lut_mask=16'hd4d4;
defparam RCB_FSM_min_slv_min_un6_output_value_lt5.sum_lutc_input="cin";
// @9:67
  cycloneii_lcell_comb RCB_FSM_min_slv_min_un40_output_value_lt0 (
	.cout(lt_0_0),
	.dataa(Y_0[0]),
	.datab(Y_1_0),
	.datac(VCC),
	.datad(VCC)
);
defparam RCB_FSM_min_slv_min_un40_output_value_lt0.lut_mask=16'h0044;
defparam RCB_FSM_min_slv_min_un40_output_value_lt0.sum_lutc_input="cin";
// @9:67
  cycloneii_lcell_comb RCB_FSM_min_slv_min_un40_output_value_lt1 (
	.cout(lt_1_0),
	.dataa(Y_0[1]),
	.datab(Y_1_1),
	.datac(VCC),
	.datad(VCC),
	.cin(lt_0_0)
);
defparam RCB_FSM_min_slv_min_un40_output_value_lt1.lut_mask=16'h00d4;
defparam RCB_FSM_min_slv_min_un40_output_value_lt1.sum_lutc_input="cin";
// @9:67
  cycloneii_lcell_comb RCB_FSM_min_slv_min_un40_output_value_lt2 (
	.cout(lt_2_0),
	.dataa(Y_0[2]),
	.datab(Y_1_2),
	.datac(VCC),
	.datad(VCC),
	.cin(lt_1_0)
);
defparam RCB_FSM_min_slv_min_un40_output_value_lt2.lut_mask=16'h00d4;
defparam RCB_FSM_min_slv_min_un40_output_value_lt2.sum_lutc_input="cin";
// @9:67
  cycloneii_lcell_comb RCB_FSM_min_slv_min_un40_output_value_lt3 (
	.cout(lt_3_0),
	.dataa(Y_0[3]),
	.datab(Y_1_3),
	.datac(VCC),
	.datad(VCC),
	.cin(lt_2_0)
);
defparam RCB_FSM_min_slv_min_un40_output_value_lt3.lut_mask=16'h00d4;
defparam RCB_FSM_min_slv_min_un40_output_value_lt3.sum_lutc_input="cin";
// @9:67
  cycloneii_lcell_comb RCB_FSM_min_slv_min_un40_output_value_lt4 (
	.cout(lt_4_0),
	.dataa(Y_0[4]),
	.datab(Y_1_4),
	.datac(VCC),
	.datad(VCC),
	.cin(lt_3_0)
);
defparam RCB_FSM_min_slv_min_un40_output_value_lt4.lut_mask=16'h00d4;
defparam RCB_FSM_min_slv_min_un40_output_value_lt4.sum_lutc_input="cin";
// @9:67
  cycloneii_lcell_comb RCB_FSM_min_slv_min_un40_output_value_lt5 (
	.combout(lt5_0),
	.dataa(Y_0[5]),
	.datab(Y_1_5),
	.datac(VCC),
	.datad(VCC),
	.cin(lt_4_0)
);
defparam RCB_FSM_min_slv_min_un40_output_value_lt5.lut_mask=16'hd4d4;
defparam RCB_FSM_min_slv_min_un40_output_value_lt5.sum_lutc_input="cin";
// @9:77
  cycloneii_lcell_comb RCB_FSM_max_slv_max_un6_output_value_lt0 (
	.cout(lt_0_1),
	.dataa(X_1_0),
	.datab(X_0[0]),
	.datac(VCC),
	.datad(VCC)
);
defparam RCB_FSM_max_slv_max_un6_output_value_lt0.lut_mask=16'h0044;
defparam RCB_FSM_max_slv_max_un6_output_value_lt0.sum_lutc_input="cin";
// @9:77
  cycloneii_lcell_comb RCB_FSM_max_slv_max_un6_output_value_lt1 (
	.cout(lt_1_1),
	.dataa(X_1_1),
	.datab(X_0[1]),
	.datac(VCC),
	.datad(VCC),
	.cin(lt_0_1)
);
defparam RCB_FSM_max_slv_max_un6_output_value_lt1.lut_mask=16'h00d4;
defparam RCB_FSM_max_slv_max_un6_output_value_lt1.sum_lutc_input="cin";
// @9:77
  cycloneii_lcell_comb RCB_FSM_max_slv_max_un6_output_value_lt2 (
	.cout(lt_2_1),
	.dataa(X_1_2),
	.datab(X_0[2]),
	.datac(VCC),
	.datad(VCC),
	.cin(lt_1_1)
);
defparam RCB_FSM_max_slv_max_un6_output_value_lt2.lut_mask=16'h00d4;
defparam RCB_FSM_max_slv_max_un6_output_value_lt2.sum_lutc_input="cin";
// @9:77
  cycloneii_lcell_comb RCB_FSM_max_slv_max_un6_output_value_lt3 (
	.cout(lt_3_1),
	.dataa(X_1_3),
	.datab(X_0[3]),
	.datac(VCC),
	.datad(VCC),
	.cin(lt_2_1)
);
defparam RCB_FSM_max_slv_max_un6_output_value_lt3.lut_mask=16'h00d4;
defparam RCB_FSM_max_slv_max_un6_output_value_lt3.sum_lutc_input="cin";
// @9:77
  cycloneii_lcell_comb RCB_FSM_max_slv_max_un6_output_value_lt4 (
	.cout(lt_4_1),
	.dataa(X_1_4),
	.datab(X_0[4]),
	.datac(VCC),
	.datad(VCC),
	.cin(lt_3_1)
);
defparam RCB_FSM_max_slv_max_un6_output_value_lt4.lut_mask=16'h00d4;
defparam RCB_FSM_max_slv_max_un6_output_value_lt4.sum_lutc_input="cin";
// @9:77
  cycloneii_lcell_comb RCB_FSM_max_slv_max_un6_output_value_lt5 (
	.combout(lt5_i_0),
	.dataa(X_1_5),
	.datab(X_0[5]),
	.datac(VCC),
	.datad(VCC),
	.cin(lt_4_1)
);
defparam RCB_FSM_max_slv_max_un6_output_value_lt5.lut_mask=16'h2b2b;
defparam RCB_FSM_max_slv_max_un6_output_value_lt5.sum_lutc_input="cin";
// @9:77
  cycloneii_lcell_comb RCB_FSM_max_slv_max_un23_output_value_lt0 (
	.cout(lt_0_2),
	.dataa(Y_1_0),
	.datab(Y_0[0]),
	.datac(VCC),
	.datad(VCC)
);
defparam RCB_FSM_max_slv_max_un23_output_value_lt0.lut_mask=16'h0044;
defparam RCB_FSM_max_slv_max_un23_output_value_lt0.sum_lutc_input="cin";
// @9:77
  cycloneii_lcell_comb RCB_FSM_max_slv_max_un23_output_value_lt1 (
	.cout(lt_1_2),
	.dataa(Y_1_1),
	.datab(Y_0[1]),
	.datac(VCC),
	.datad(VCC),
	.cin(lt_0_2)
);
defparam RCB_FSM_max_slv_max_un23_output_value_lt1.lut_mask=16'h00d4;
defparam RCB_FSM_max_slv_max_un23_output_value_lt1.sum_lutc_input="cin";
// @9:77
  cycloneii_lcell_comb RCB_FSM_max_slv_max_un23_output_value_lt2 (
	.cout(lt_2_2),
	.dataa(Y_1_2),
	.datab(Y_0[2]),
	.datac(VCC),
	.datad(VCC),
	.cin(lt_1_2)
);
defparam RCB_FSM_max_slv_max_un23_output_value_lt2.lut_mask=16'h00d4;
defparam RCB_FSM_max_slv_max_un23_output_value_lt2.sum_lutc_input="cin";
// @9:77
  cycloneii_lcell_comb RCB_FSM_max_slv_max_un23_output_value_lt3 (
	.cout(lt_3_2),
	.dataa(Y_1_3),
	.datab(Y_0[3]),
	.datac(VCC),
	.datad(VCC),
	.cin(lt_2_2)
);
defparam RCB_FSM_max_slv_max_un23_output_value_lt3.lut_mask=16'h00d4;
defparam RCB_FSM_max_slv_max_un23_output_value_lt3.sum_lutc_input="cin";
// @9:77
  cycloneii_lcell_comb RCB_FSM_max_slv_max_un23_output_value_lt4 (
	.cout(lt_4_2),
	.dataa(Y_1_4),
	.datab(Y_0[4]),
	.datac(VCC),
	.datad(VCC),
	.cin(lt_3_2)
);
defparam RCB_FSM_max_slv_max_un23_output_value_lt4.lut_mask=16'h00d4;
defparam RCB_FSM_max_slv_max_un23_output_value_lt4.sum_lutc_input="cin";
// @9:77
  cycloneii_lcell_comb RCB_FSM_max_slv_max_un23_output_value_lt5 (
	.combout(lt5_i),
	.dataa(Y_1_5),
	.datab(Y_0[5]),
	.datac(VCC),
	.datad(VCC),
	.cin(lt_4_2)
);
defparam RCB_FSM_max_slv_max_un23_output_value_lt5.lut_mask=16'h2b2b;
defparam RCB_FSM_max_slv_max_un23_output_value_lt5.sum_lutc_input="cin";
// @12:278
  cycloneii_lcell_comb splitxy_X_1_ (
	.combout(X_3[1]),
	.dataa(nstate[0]),
	.datab(X[1]),
	.datac(X_1_1),
	.datad(VCC)
);
defparam splitxy_X_1_.lut_mask=16'hd8d8;
defparam splitxy_X_1_.sum_lutc_input="datac";
// @12:278
  cycloneii_lcell_comb splitxy_X_0_ (
	.combout(X_3[0]),
	.dataa(nstate[0]),
	.datab(X[0]),
	.datac(X_1_0),
	.datad(VCC)
);
defparam splitxy_X_0_.lut_mask=16'hd8d8;
defparam splitxy_X_0_.sum_lutc_input="datac";
// @12:278
  cycloneii_lcell_comb splitxy_Y_1_ (
	.combout(Y_3[1]),
	.dataa(nstate[0]),
	.datab(Y[1]),
	.datac(Y_1_1),
	.datad(VCC)
);
defparam splitxy_Y_1_.lut_mask=16'hd8d8;
defparam splitxy_Y_1_.sum_lutc_input="datac";
// @12:278
  cycloneii_lcell_comb splitxy_Y_0_ (
	.combout(Y_3[0]),
	.dataa(nstate[0]),
	.datab(Y[0]),
	.datac(Y_1_0),
	.datad(VCC)
);
defparam splitxy_Y_0_.lut_mask=16'hd8d8;
defparam splitxy_Y_0_.sum_lutc_input="datac";
// @9:88
  cycloneii_lcell_comb output_value_3_ (
	.combout(output_value[3]),
	.dataa(X_0[3]),
	.datab(X_1_3),
	.datac(lt5),
	.datad(VCC)
);
defparam output_value_3_.lut_mask=16'hacac;
defparam output_value_3_.sum_lutc_input="datac";
// @9:88
  cycloneii_lcell_comb output_value_2_ (
	.combout(output_value[2]),
	.dataa(X_0[2]),
	.datab(X_1_2),
	.datac(lt5),
	.datad(VCC)
);
defparam output_value_2_.lut_mask=16'hacac;
defparam output_value_2_.sum_lutc_input="datac";
// @9:88
  cycloneii_lcell_comb output_value_1_ (
	.combout(output_value[1]),
	.dataa(X_0[1]),
	.datab(X_1_1),
	.datac(lt5),
	.datad(VCC)
);
defparam output_value_1_.lut_mask=16'hacac;
defparam output_value_1_.sum_lutc_input="datac";
// @12:418
  cycloneii_lcell_comb RCB_FSM_clrxy_reg_Y_10_4_ (
	.combout(Y_10[4]),
	.dataa(Y_0[4]),
	.datab(Y_1_4),
	.datac(Y_0_sqmuxa),
	.datad(VCC)
);
defparam RCB_FSM_clrxy_reg_Y_10_4_.lut_mask=16'hacac;
defparam RCB_FSM_clrxy_reg_Y_10_4_.sum_lutc_input="datac";
// @12:418
  cycloneii_lcell_comb RCB_FSM_clrxy_reg_Y_10_3_ (
	.combout(Y_10[3]),
	.dataa(Y_0[3]),
	.datab(Y_1_3),
	.datac(Y_0_sqmuxa),
	.datad(VCC)
);
defparam RCB_FSM_clrxy_reg_Y_10_3_.lut_mask=16'hacac;
defparam RCB_FSM_clrxy_reg_Y_10_3_.sum_lutc_input="datac";
// @12:418
  cycloneii_lcell_comb RCB_FSM_clrxy_reg_Y_10_2_ (
	.combout(Y_10[2]),
	.dataa(Y_0[2]),
	.datab(Y_1_2),
	.datac(Y_0_sqmuxa),
	.datad(VCC)
);
defparam RCB_FSM_clrxy_reg_Y_10_2_.lut_mask=16'hacac;
defparam RCB_FSM_clrxy_reg_Y_10_2_.sum_lutc_input="datac";
// @12:418
  cycloneii_lcell_comb RCB_FSM_clrxy_reg_Y_10_1_ (
	.combout(Y_10[1]),
	.dataa(Y_0[1]),
	.datab(Y_1_1),
	.datac(Y_0_sqmuxa),
	.datad(VCC)
);
defparam RCB_FSM_clrxy_reg_Y_10_1_.lut_mask=16'hacac;
defparam RCB_FSM_clrxy_reg_Y_10_1_.sum_lutc_input="datac";
// @12:418
  cycloneii_lcell_comb RCB_FSM_clrxy_reg_Y_10_0_ (
	.combout(Y_10[0]),
	.dataa(Y_0[0]),
	.datab(Y_1_0),
	.datac(Y_0_sqmuxa),
	.datad(VCC)
);
defparam RCB_FSM_clrxy_reg_Y_10_0_.lut_mask=16'hacac;
defparam RCB_FSM_clrxy_reg_Y_10_0_.sum_lutc_input="datac";
  cycloneii_lcell_comb RCB_FSM_clrxy_reg_X_RNO_0_0_ (
	.combout(X_n0_0_29_m4),
	.dataa(x_min[0]),
	.datab(X[0]),
	.datac(un17_vram_delay_NE),
	.datad(VCC)
);
defparam RCB_FSM_clrxy_reg_X_RNO_0_0_.lut_mask=16'hc5c5;
defparam RCB_FSM_clrxy_reg_X_RNO_0_0_.sum_lutc_input="datac";
  cycloneii_lcell_comb RCB_FSM_clrxy_reg_Y_RNO_0_ (
	.combout(Y_e0_0_g1),
	.dataa(Y[0]),
	.datab(X_2_sqmuxa),
	.datac(VCC),
	.datad(VCC)
);
defparam RCB_FSM_clrxy_reg_Y_RNO_0_.lut_mask=16'h9999;
defparam RCB_FSM_clrxy_reg_Y_RNO_0_.sum_lutc_input="datac";
// @12:201
  cycloneii_lcell_comb RCB_FSM_clrxy_reg_X_RNIQGT9_2_ (
	.combout(X_c2),
	.dataa(X[0]),
	.datab(X[1]),
	.datac(X[2]),
	.datad(VCC)
);
defparam RCB_FSM_clrxy_reg_X_RNIQGT9_2_.lut_mask=16'h8080;
defparam RCB_FSM_clrxy_reg_X_RNIQGT9_2_.sum_lutc_input="datac";
  cycloneii_lcell_comb RCB_FSM_clrxy_reg_X_RNO_0_1_ (
	.combout(X_n1_0_56_m4),
	.dataa(x_min[1]),
	.datab(X[0]),
	.datac(X[1]),
	.datad(un17_vram_delay_NE)
);
defparam RCB_FSM_clrxy_reg_X_RNO_0_1_.lut_mask=16'hc355;
defparam RCB_FSM_clrxy_reg_X_RNO_0_1_.sum_lutc_input="datac";
  cycloneii_lcell_comb RCB_FSM_clrxy_reg_X_RNO_0_2_ (
	.combout(X_n2_0_90_x4),
	.dataa(X[0]),
	.datab(X[1]),
	.datac(X[2]),
	.datad(VCC)
);
defparam RCB_FSM_clrxy_reg_X_RNO_0_2_.lut_mask=16'h8787;
defparam RCB_FSM_clrxy_reg_X_RNO_0_2_.sum_lutc_input="datac";
  cycloneii_lcell_comb RCB_FSM_clrxy_reg_X_RNO_0_ (
	.combout(X_n0_0_29_m2),
	.dataa(nstate[0]),
	.datab(X_n0_0_29_m4),
	.datac(output_value[0]),
	.datad(VCC)
);
defparam RCB_FSM_clrxy_reg_X_RNO_0_.lut_mask=16'h7272;
defparam RCB_FSM_clrxy_reg_X_RNO_0_.sum_lutc_input="datac";
  cycloneii_lcell_comb RCB_FSM_clrxy_reg_Y_RNO_1_ (
	.combout(Y_e1_0_g1),
	.dataa(Y[0]),
	.datab(Y[1]),
	.datac(X_2_sqmuxa),
	.datad(VCC)
);
defparam RCB_FSM_clrxy_reg_Y_RNO_1_.lut_mask=16'hc6c6;
defparam RCB_FSM_clrxy_reg_Y_RNO_1_.sum_lutc_input="datac";
// @12:201
  cycloneii_lcell_comb RCB_FSM_clrxy_reg_Y_RNITP6D_2_ (
	.combout(Y_c2),
	.dataa(Y[0]),
	.datab(Y[1]),
	.datac(Y[2]),
	.datad(VCC)
);
defparam RCB_FSM_clrxy_reg_Y_RNITP6D_2_.lut_mask=16'h8080;
defparam RCB_FSM_clrxy_reg_Y_RNITP6D_2_.sum_lutc_input="datac";
// @12:455
  cycloneii_lcell_comb RCB_FSM_un17_vram_delay_NE_0 (
	.combout(un17_vram_delay_NE_0),
	.dataa(X_3[5]),
	.datab(X_2[0]),
	.datac(X[5]),
	.datad(X[0])
);
defparam RCB_FSM_un17_vram_delay_NE_0.lut_mask=16'h7bde;
defparam RCB_FSM_un17_vram_delay_NE_0.sum_lutc_input="datac";
// @12:455
  cycloneii_lcell_comb RCB_FSM_un17_vram_delay_NE_1 (
	.combout(un17_vram_delay_NE_1),
	.dataa(X_3[2]),
	.datab(X_2[1]),
	.datac(X[2]),
	.datad(X[1])
);
defparam RCB_FSM_un17_vram_delay_NE_1.lut_mask=16'h7bde;
defparam RCB_FSM_un17_vram_delay_NE_1.sum_lutc_input="datac";
// @12:455
  cycloneii_lcell_comb RCB_FSM_un17_vram_delay_NE_2 (
	.combout(un17_vram_delay_NE_2),
	.dataa(X_3[4]),
	.datab(X_3[3]),
	.datac(X[4]),
	.datad(X[3])
);
defparam RCB_FSM_un17_vram_delay_NE_2.lut_mask=16'h7bde;
defparam RCB_FSM_un17_vram_delay_NE_2.sum_lutc_input="datac";
// @12:322
  cycloneii_lcell_comb VRAM_vram_write_i7lto30_13 (
	.combout(vram_write_i7lto30_13),
	.dataa(idle_cycles[25]),
	.datab(idle_cycles[26]),
	.datac(idle_cycles[24]),
	.datad(VCC)
);
defparam VRAM_vram_write_i7lto30_13.lut_mask=16'hfefe;
defparam VRAM_vram_write_i7lto30_13.sum_lutc_input="datac";
// @12:322
  cycloneii_lcell_comb VRAM_vram_write_i7lto30_14 (
	.combout(vram_write_i7lto30_14),
	.dataa(idle_cycles[21]),
	.datab(idle_cycles[22]),
	.datac(idle_cycles[20]),
	.datad(idle_cycles[27])
);
defparam VRAM_vram_write_i7lto30_14.lut_mask=16'hfffe;
defparam VRAM_vram_write_i7lto30_14.sum_lutc_input="datac";
// @12:322
  cycloneii_lcell_comb VRAM_vram_write_i7lto30_15 (
	.combout(vram_write_i7lto30_15),
	.dataa(idle_cycles[29]),
	.datab(idle_cycles[30]),
	.datac(idle_cycles[23]),
	.datad(idle_cycles[28])
);
defparam VRAM_vram_write_i7lto30_15.lut_mask=16'hfffe;
defparam VRAM_vram_write_i7lto30_15.sum_lutc_input="datac";
// @12:322
  cycloneii_lcell_comb VRAM_vram_write_i7lto30_16 (
	.combout(vram_write_i7lto30_16),
	.dataa(idle_cycles[6]),
	.datab(idle_cycles[7]),
	.datac(idle_cycles[4]),
	.datad(idle_cycles[5])
);
defparam VRAM_vram_write_i7lto30_16.lut_mask=16'hfffe;
defparam VRAM_vram_write_i7lto30_16.sum_lutc_input="datac";
// @12:322
  cycloneii_lcell_comb VRAM_vram_write_i7lto30_17 (
	.combout(vram_write_i7lto30_17),
	.dataa(idle_cycles[10]),
	.datab(idle_cycles[11]),
	.datac(idle_cycles[8]),
	.datad(idle_cycles[9])
);
defparam VRAM_vram_write_i7lto30_17.lut_mask=16'hfffe;
defparam VRAM_vram_write_i7lto30_17.sum_lutc_input="datac";
// @12:322
  cycloneii_lcell_comb VRAM_vram_write_i7lto30_18 (
	.combout(vram_write_i7lto30_18),
	.dataa(idle_cycles[14]),
	.datab(idle_cycles[15]),
	.datac(idle_cycles[12]),
	.datad(idle_cycles[13])
);
defparam VRAM_vram_write_i7lto30_18.lut_mask=16'hfffe;
defparam VRAM_vram_write_i7lto30_18.sum_lutc_input="datac";
// @12:322
  cycloneii_lcell_comb VRAM_vram_write_i7lto30_19 (
	.combout(vram_write_i7lto30_19),
	.dataa(idle_cycles[18]),
	.datab(idle_cycles[19]),
	.datac(idle_cycles[16]),
	.datad(idle_cycles[17])
);
defparam VRAM_vram_write_i7lto30_19.lut_mask=16'hfffe;
defparam VRAM_vram_write_i7lto30_19.sum_lutc_input="datac";
// @12:457
  cycloneii_lcell_comb RCB_FSM_un20_vram_delay_NE_0 (
	.combout(un20_vram_delay_NE_0),
	.dataa(Y_2[1]),
	.datab(Y_2[0]),
	.datac(Y[1]),
	.datad(Y[0])
);
defparam RCB_FSM_un20_vram_delay_NE_0.lut_mask=16'h7bde;
defparam RCB_FSM_un20_vram_delay_NE_0.sum_lutc_input="datac";
// @12:457
  cycloneii_lcell_comb RCB_FSM_un20_vram_delay_NE_1 (
	.combout(un20_vram_delay_NE_1),
	.dataa(Y_3[5]),
	.datab(Y_3[2]),
	.datac(Y[5]),
	.datad(Y[2])
);
defparam RCB_FSM_un20_vram_delay_NE_1.lut_mask=16'h7bde;
defparam RCB_FSM_un20_vram_delay_NE_1.sum_lutc_input="datac";
// @12:457
  cycloneii_lcell_comb RCB_FSM_un20_vram_delay_NE_2 (
	.combout(un20_vram_delay_NE_2),
	.dataa(Y_3[4]),
	.datab(Y_3[3]),
	.datac(Y[4]),
	.datad(Y[3])
);
defparam RCB_FSM_un20_vram_delay_NE_2.lut_mask=16'h7bde;
defparam RCB_FSM_un20_vram_delay_NE_2.sum_lutc_input="datac";
  cycloneii_lcell_comb RCB_FSM_rcb_finish_i_RNO_1 (
	.combout(rcb_finish_i_2_0_g4_1),
	.dataa(dav_c),
	.datab(db_fsm_state_i_0),
	.datac(state[0]),
	.datad(state[1])
);
defparam RCB_FSM_rcb_finish_i_RNO_1.lut_mask=16'h1000;
defparam RCB_FSM_rcb_finish_i_RNO_1.sum_lutc_input="datac";
  cycloneii_lcell_comb RCB_FSM_clrxy_reg_X_RNO_1_ (
	.combout(X_n1_0_56_m2),
	.dataa(nstate[0]),
	.datab(X_n1_0_56_m4),
	.datac(output_value[1]),
	.datad(VCC)
);
defparam RCB_FSM_clrxy_reg_X_RNO_1_.lut_mask=16'h7272;
defparam RCB_FSM_clrxy_reg_X_RNO_1_.sum_lutc_input="datac";
  cycloneii_lcell_comb RCB_FSM_clrxy_reg_X_RNO_2_ (
	.combout(X_n2_0_90_m4),
	.dataa(x_min[2]),
	.datab(X_n2_0_90_x4),
	.datac(un17_vram_delay_NE),
	.datad(VCC)
);
defparam RCB_FSM_clrxy_reg_X_RNO_2_.lut_mask=16'h3a3a;
defparam RCB_FSM_clrxy_reg_X_RNO_2_.sum_lutc_input="datac";
  cycloneii_lcell_comb RCB_FSM_clrxy_reg_X_RNO_0_3_ (
	.combout(X_n3_0_122_x4),
	.dataa(X[0]),
	.datab(X[1]),
	.datac(X[2]),
	.datad(X[3])
);
defparam RCB_FSM_clrxy_reg_X_RNO_0_3_.lut_mask=16'h807f;
defparam RCB_FSM_clrxy_reg_X_RNO_0_3_.sum_lutc_input="datac";
// @12:201
  cycloneii_lcell_comb RCB_FSM_clrxy_reg_Y_RNO_0_4_ (
	.combout(Y_57_1),
	.dataa(Y[0]),
	.datab(Y[1]),
	.datac(Y[2]),
	.datad(Y[3])
);
defparam RCB_FSM_clrxy_reg_Y_RNO_0_4_.lut_mask=16'h8000;
defparam RCB_FSM_clrxy_reg_Y_RNO_0_4_.sum_lutc_input="datac";
// @12:418
  cycloneii_lcell_comb un1_clrxy_reg_X_2_sqmuxa (
	.combout(X_2_sqmuxa),
	.dataa(nstate[0]),
	.datab(un17_vram_delay_NE),
	.datac(vram_write),
	.datad(un1_vram_delay_5)
);
defparam un1_clrxy_reg_X_2_sqmuxa.lut_mask=16'h08ff;
defparam un1_clrxy_reg_X_2_sqmuxa.sum_lutc_input="datac";
// @12:322
  cycloneii_lcell_comb VRAM_vram_write_i7lto3 (
	.combout(vram_write_i7lto3),
	.dataa(idle_cycles[0]),
	.datab(idle_cycles[1]),
	.datac(idle_cycles[2]),
	.datad(idle_cycles[3])
);
defparam VRAM_vram_write_i7lto3.lut_mask=16'hf800;
defparam VRAM_vram_write_i7lto3.sum_lutc_input="datac";
  cycloneii_lcell_comb RCB_FSM_rcb_finish_i_RNO (
	.combout(rcb_finish_i_2_0_g4),
	.dataa(rcb_finish_i_2_0_g4_1),
	.datab(vram_write),
	.datac(VCC),
	.datad(VCC)
);
defparam RCB_FSM_rcb_finish_i_RNO.lut_mask=16'h2222;
defparam RCB_FSM_rcb_finish_i_RNO.sum_lutc_input="datac";
  cycloneii_lcell_comb RCB_FSM_clrxy_reg_X_RNO_3_ (
	.combout(X_n3_0_122_m4),
	.dataa(x_min[3]),
	.datab(X_n3_0_122_x4),
	.datac(un17_vram_delay_NE),
	.datad(VCC)
);
defparam RCB_FSM_clrxy_reg_X_RNO_3_.lut_mask=16'h3a3a;
defparam RCB_FSM_clrxy_reg_X_RNO_3_.sum_lutc_input="datac";
  cycloneii_lcell_comb RCB_FSM_clrxy_reg_X_RNO_0_4_ (
	.combout(X_n4_0_154_x4),
	.dataa(X[3]),
	.datab(X[4]),
	.datac(X_c2),
	.datad(VCC)
);
defparam RCB_FSM_clrxy_reg_X_RNO_0_4_.lut_mask=16'h9393;
defparam RCB_FSM_clrxy_reg_X_RNO_0_4_.sum_lutc_input="datac";
  cycloneii_lcell_comb RCB_FSM_clrxy_reg_Y_RNO_3_ (
	.combout(Y_e3_0_g1),
	.dataa(Y[3]),
	.datab(Y_c2),
	.datac(X_2_sqmuxa),
	.datad(VCC)
);
defparam RCB_FSM_clrxy_reg_Y_RNO_3_.lut_mask=16'ha6a6;
defparam RCB_FSM_clrxy_reg_Y_RNO_3_.sum_lutc_input="datac";
// @12:455
  cycloneii_lcell_comb RCB_FSM_un17_vram_delay_NE (
	.combout(un17_vram_delay_NE),
	.dataa(un17_vram_delay_NE_0),
	.datab(un17_vram_delay_NE_1),
	.datac(un17_vram_delay_NE_2),
	.datad(VCC)
);
defparam RCB_FSM_un17_vram_delay_NE.lut_mask=16'hfefe;
defparam RCB_FSM_un17_vram_delay_NE.sum_lutc_input="datac";
// @12:322
  cycloneii_lcell_comb VRAM_vram_write_i7lto30_23 (
	.combout(vram_write_i7lto30_23),
	.dataa(vram_write_i7lto30_13),
	.datab(vram_write_i7lto30_14),
	.datac(vram_write_i7lto30_15),
	.datad(VCC)
);
defparam VRAM_vram_write_i7lto30_23.lut_mask=16'hfefe;
defparam VRAM_vram_write_i7lto30_23.sum_lutc_input="datac";
// @12:322
  cycloneii_lcell_comb VRAM_vram_write_i7lto30_24 (
	.combout(vram_write_i7lto30_24),
	.dataa(vram_write_i7lto30_18),
	.datab(vram_write_i7lto30_19),
	.datac(vram_write_i7lto30_16),
	.datad(vram_write_i7lto30_17)
);
defparam VRAM_vram_write_i7lto30_24.lut_mask=16'hfffe;
defparam VRAM_vram_write_i7lto30_24.sum_lutc_input="datac";
  cycloneii_lcell_comb RCB_FSM_rcb_finish_i_RNO_0 (
	.combout(rcb_finish_i_2_0_g0_i_0),
	.dataa(reset_c),
	.datab(nstate[0]),
	.datac(un6_vram_delay),
	.datad(un7_state)
);
defparam RCB_FSM_rcb_finish_i_RNO_0.lut_mask=16'habaa;
defparam RCB_FSM_rcb_finish_i_RNO_0.sum_lutc_input="datac";
// @12:418
  cycloneii_lcell_comb un1_vram_delay_2_cZ (
	.combout(un1_vram_delay_2),
	.dataa(cmd_2),
	.datab(nstate[0]),
	.datac(startcmd_i_a5),
	.datad(un7_state)
);
defparam un1_vram_delay_2_cZ.lut_mask=16'hfdff;
defparam un1_vram_delay_2_cZ.sum_lutc_input="datac";
// @9:88
  cycloneii_lcell_comb output_value_5_ (
	.combout(output_value[5]),
	.dataa(X_0[5]),
	.datab(X_1_5),
	.datac(lt5),
	.datad(VCC)
);
defparam output_value_5_.lut_mask=16'hacac;
defparam output_value_5_.sum_lutc_input="datac";
// @9:88
  cycloneii_lcell_comb output_value_4_ (
	.combout(output_value[4]),
	.dataa(X_0[4]),
	.datab(X_1_4),
	.datac(lt5),
	.datad(VCC)
);
defparam output_value_4_.lut_mask=16'hacac;
defparam output_value_4_.sum_lutc_input="datac";
  cycloneii_lcell_comb RCB_FSM_clrxy_reg_X_RNO_4_ (
	.combout(X_n4_0_154_m4),
	.dataa(x_min[4]),
	.datab(X_n4_0_154_x4),
	.datac(un17_vram_delay_NE),
	.datad(VCC)
);
defparam RCB_FSM_clrxy_reg_X_RNO_4_.lut_mask=16'h3a3a;
defparam RCB_FSM_clrxy_reg_X_RNO_4_.sum_lutc_input="datac";
  cycloneii_lcell_comb RCB_FSM_clrxy_reg_X_RNO_0_5_ (
	.combout(X_n5_0_186_x4),
	.dataa(X[3]),
	.datab(X[4]),
	.datac(X[5]),
	.datad(X_c2)
);
defparam RCB_FSM_clrxy_reg_X_RNO_0_5_.lut_mask=16'h870f;
defparam RCB_FSM_clrxy_reg_X_RNO_0_5_.sum_lutc_input="datac";
  cycloneii_lcell_comb RCB_FSM_clrxy_reg_Y_RNO_4_ (
	.combout(Y_e4_0_g1),
	.dataa(Y[4]),
	.datab(Y_57_1),
	.datac(X_2_sqmuxa),
	.datad(VCC)
);
defparam RCB_FSM_clrxy_reg_Y_RNO_4_.lut_mask=16'ha6a6;
defparam RCB_FSM_clrxy_reg_Y_RNO_4_.sum_lutc_input="datac";
// @12:457
  cycloneii_lcell_comb RCB_FSM_un20_vram_delay_NE (
	.combout(un20_vram_delay_NE),
	.dataa(un20_vram_delay_NE_0),
	.datab(un20_vram_delay_NE_2),
	.datac(un20_vram_delay_NE_1),
	.datad(un17_vram_delay_NE)
);
defparam RCB_FSM_un20_vram_delay_NE.lut_mask=16'hfffe;
defparam RCB_FSM_un20_vram_delay_NE.sum_lutc_input="datac";
  cycloneii_lcell_comb RCB_FSM_clrxy_reg_Y_RNIUG8O_3_ (
	.combout(Y_e5_0_g2),
	.dataa(Y[3]),
	.datab(Y[4]),
	.datac(Y_c2),
	.datad(un1_vram_delay_2)
);
defparam RCB_FSM_clrxy_reg_Y_RNIUG8O_3_.lut_mask=16'h8000;
defparam RCB_FSM_clrxy_reg_Y_RNIUG8O_3_.sum_lutc_input="datac";
// @12:359
  cycloneii_lcell_comb RCB_LOG_delaycmd_4_m3 (
	.combout(m3),
	.dataa(cmd_2),
	.datab(nstate[0]),
	.datac(startcmd_i_a5),
	.datad(un20_vram_delay_NE)
);
defparam RCB_LOG_delaycmd_4_m3.lut_mask=16'hce02;
defparam RCB_LOG_delaycmd_4_m3.sum_lutc_input="datac";
  cycloneii_lcell_comb RCB_FSM_clrxy_reg_X_RNO_5_ (
	.combout(X_n5_0_186_m4),
	.dataa(x_min[5]),
	.datab(X_n5_0_186_x4),
	.datac(un17_vram_delay_NE),
	.datad(VCC)
);
defparam RCB_FSM_clrxy_reg_X_RNO_5_.lut_mask=16'h3a3a;
defparam RCB_FSM_clrxy_reg_X_RNO_5_.sum_lutc_input="datac";
  cycloneii_lcell_comb RCB_FSM_clrxy_reg_Y_RNO_0_5_ (
	.combout(Y_e5_0_g1),
	.dataa(Y_0[5]),
	.datab(Y_1_5),
	.datac(Y_e5_0_g2),
	.datad(Y_0_sqmuxa)
);
defparam RCB_FSM_clrxy_reg_Y_RNO_0_5_.lut_mask=16'h5a3c;
defparam RCB_FSM_clrxy_reg_Y_RNO_0_5_.sum_lutc_input="datac";
  cycloneii_lcell_comb RCB_FSM_clrxy_reg_Y_RNO_5_ (
	.combout(Y_e5_0_g4),
	.dataa(Y[5]),
	.datab(Y_e5_0_g2),
	.datac(X_2_sqmuxa),
	.datad(VCC)
);
defparam RCB_FSM_clrxy_reg_Y_RNO_5_.lut_mask=16'ha6a6;
defparam RCB_FSM_clrxy_reg_Y_RNO_5_.sum_lutc_input="datac";
// @12:322
  cycloneii_lcell_comb VRAM_vram_write_i7lto31 (
	.combout(vram_write_i7lto31),
	.dataa(idle_cycles[31]),
	.datab(vram_write_i7lto3),
	.datac(vram_write_i7lto30_23),
	.datad(vram_write_i7lto30_24)
);
defparam VRAM_vram_write_i7lto31.lut_mask=16'h5554;
defparam VRAM_vram_write_i7lto31.sum_lutc_input="datac";
// @12:311
  cycloneii_lcell_comb vram_write_cZ (
	.combout(vram_write),
	.dataa(start_i),
	.datab(un7_state),
	.datac(vram_write_i7lto31),
	.datad(vram_write_i_2)
);
defparam vram_write_cZ.lut_mask=16'heee2;
defparam vram_write_cZ.sum_lutc_input="datac";
// @12:31
  cycloneii_lcell_comb un1_vram_delay_3_0_ (
	.combout(un1_vram_delay_3[0]),
	.dataa(nstate[0]),
	.datab(un6_vram_delay),
	.datac(un20_vram_delay_NE),
	.datad(vram_write_i)
);
defparam un1_vram_delay_3_0_.lut_mask=16'hbb1b;
defparam un1_vram_delay_3_0_.sum_lutc_input="datac";
// @12:418
  cycloneii_lcell_comb un1_vram_delay_5_cZ (
	.combout(un1_vram_delay_5),
	.dataa(state[0]),
	.datab(state[1]),
	.datac(start_i),
	.datad(un1_vram_delay_3[0])
);
defparam un1_vram_delay_5_cZ.lut_mask=16'h009f;
defparam un1_vram_delay_5_cZ.sum_lutc_input="datac";
  cycloneii_lcell_comb nstate_RNO_0_0_ (
	.combout(nstate_2_0_0__g0_0_x),
	.dataa(reset_c),
	.datab(un7_state),
	.datac(un1_vram_delay_4[0]),
	.datad(VCC)
);
defparam nstate_RNO_0_0_.lut_mask=16'haeae;
defparam nstate_RNO_0_0_.sum_lutc_input="datac";
  cycloneii_lcell_comb RCB_FSM_clrxy_reg_Y_RNO_2_ (
	.combout(Y_e2_0_g1),
	.dataa(Y[0]),
	.datab(Y[1]),
	.datac(Y[2]),
	.datad(X_2_sqmuxa)
);
defparam RCB_FSM_clrxy_reg_Y_RNO_2_.lut_mask=16'hf078;
defparam RCB_FSM_clrxy_reg_Y_RNO_2_.sum_lutc_input="datac";
// @9:88
  cycloneii_lcell_comb output_value_0_ (
	.combout(output_value[0]),
	.dataa(X_1_0),
	.datab(X_0[0]),
	.datac(VCC),
	.datad(VCC),
	.cin(lt5_cout)
);
defparam output_value_0_.lut_mask=16'hcaca;
defparam output_value_0_.sum_lutc_input="cin";
// @12:239
  pix_word_cache E1 (
	.pre_rdout_par_15_1(pre_rdout_par_15[1]),
	.pre_rdout_par_15_0(pre_rdout_par_15[0]),
	.pre_rdout_par_14_1(pre_rdout_par_14[1]),
	.pre_rdout_par_14_0(pre_rdout_par_14[0]),
	.pre_rdout_par_13_1(pre_rdout_par_13[1]),
	.pre_rdout_par_13_0(pre_rdout_par_13[0]),
	.pre_rdout_par_12_1(pre_rdout_par_12[1]),
	.pre_rdout_par_12_0(pre_rdout_par_12[0]),
	.pre_rdout_par_10_1(pre_rdout_par_10[1]),
	.pre_rdout_par_10_0(pre_rdout_par_10[0]),
	.pre_rdout_par_9_1(pre_rdout_par_9[1]),
	.pre_rdout_par_9_0(pre_rdout_par_9[0]),
	.pre_rdout_par_8_1(pre_rdout_par_8[1]),
	.pre_rdout_par_8_0(pre_rdout_par_8[0]),
	.pre_rdout_par_7_1(pre_rdout_par_7[1]),
	.pre_rdout_par_7_0(pre_rdout_par_7[0]),
	.pre_rdout_par_6_1(pre_rdout_par_6[1]),
	.pre_rdout_par_6_0(pre_rdout_par_6[0]),
	.pre_rdout_par_5_1(pre_rdout_par_5[1]),
	.pre_rdout_par_5_0(pre_rdout_par_5[0]),
	.pre_rdout_par_4_1(pre_rdout_par_4[1]),
	.pre_rdout_par_4_0(pre_rdout_par_4[0]),
	.pre_rdout_par_3_1(pre_rdout_par_3[1]),
	.pre_rdout_par_3_0(pre_rdout_par_3[0]),
	.pre_rdout_par_2_1(pre_rdout_par_2[1]),
	.pre_rdout_par_2_0(pre_rdout_par_2[0]),
	.pre_rdout_par_1_1(pre_rdout_par_1[1]),
	.pre_rdout_par_1_0(pre_rdout_par_1[0]),
	.pre_rdout_par_0_1(pre_rdout_par_0[1]),
	.pre_rdout_par_0_0(pre_rdout_par_0[0]),
	.pre_rdout_par_11_1(pre_rdout_par_11[1]),
	.pre_rdout_par_11_0(pre_rdout_par_11[0]),
	.nstate_0(nstate[0]),
	.Y_0_0(Y_1_0),
	.Y_0(Y[0]),
	.Y_1(Y_3[1]),
	.Y_1_0(Y_3[0]),
	.X_0(X_3[0]),
	.X_1(X_3[1]),
	.X_0_0(X[1]),
	.X_1_0(X_1_1),
	.pixopin_1_0(pixopin_1[0]),
	.cmd_1(cmd_1),
	.cmd_0(cmd_0),
	.db_fsm_state_i_0(db_fsm_state_i_0),
	.clk_c(clk_c),
	.reset_c(reset_c),
	.vram_write(vram_write),
	.is_same(is_same),
	.finish_x(finish_x),
	.dav_c(dav_c),
	.rcb_finish_i(rcb_finish_i)
);
// @12:251
  ram_fsm E2 (
	.state_1(state[1]),
	.state_0(state[0]),
	.cache_store_reg_0_1(cache_store_reg_0[1]),
	.cache_store_reg_0_0(cache_store_reg_0[0]),
	.cache_store_reg_1_1(cache_store_reg_1[1]),
	.cache_store_reg_1_0(cache_store_reg_1[0]),
	.cache_store_reg_2_1(cache_store_reg_2[1]),
	.cache_store_reg_2_0(cache_store_reg_2[0]),
	.cache_store_reg_3_1(cache_store_reg_3[1]),
	.cache_store_reg_3_0(cache_store_reg_3[0]),
	.cache_store_reg_4_1(cache_store_reg_4[1]),
	.cache_store_reg_4_0(cache_store_reg_4[0]),
	.cache_store_reg_5_1(cache_store_reg_5[1]),
	.cache_store_reg_5_0(cache_store_reg_5[0]),
	.cache_store_reg_6_1(cache_store_reg_6[1]),
	.cache_store_reg_6_0(cache_store_reg_6[0]),
	.cache_store_reg_7_1(cache_store_reg_7[1]),
	.cache_store_reg_7_0(cache_store_reg_7[0]),
	.cache_store_reg_8_1(cache_store_reg_8[1]),
	.cache_store_reg_8_0(cache_store_reg_8[0]),
	.cache_store_reg_9_1(cache_store_reg_9[1]),
	.cache_store_reg_9_0(cache_store_reg_9[0]),
	.cache_store_reg_10_1(cache_store_reg_10[1]),
	.cache_store_reg_10_0(cache_store_reg_10[0]),
	.cache_store_reg_11_1(cache_store_reg_11[1]),
	.cache_store_reg_11_0(cache_store_reg_11[0]),
	.cache_store_reg_12_1(cache_store_reg_12[1]),
	.cache_store_reg_12_0(cache_store_reg_12[0]),
	.cache_store_reg_13_1(cache_store_reg_13[1]),
	.cache_store_reg_13_0(cache_store_reg_13[0]),
	.cache_store_reg_14_1(cache_store_reg_14[1]),
	.cache_store_reg_14_0(cache_store_reg_14[0]),
	.cache_store_reg_15_1(cache_store_reg_15[1]),
	.cache_store_reg_15_0(cache_store_reg_15[0]),
	.vraddr_7(vraddr[7]),
	.vraddr_6(vraddr[6]),
	.vraddr_5(vraddr[5]),
	.vraddr_4(vraddr[4]),
	.vraddr_3(vraddr[3]),
	.vraddr_2(vraddr[2]),
	.vraddr_1(vraddr[1]),
	.vraddr_0(vraddr[0]),
	.nstate_0_0(nstate[0]),
	.Y_0(Y_2[2]),
	.Y_1(Y_2[3]),
	.Y_2(Y_2[4]),
	.Y_3(Y_2[5]),
	.Y_0_0(Y[2]),
	.Y_0_1(Y[3]),
	.Y_0_2(Y[4]),
	.Y_0_3(Y[5]),
	.Y_1_0(Y_1_2),
	.Y_1_1(Y_1_3),
	.Y_1_2(Y_1_4),
	.Y_1_3(Y_1_5),
	.X_1_0(X_1_2),
	.X_1_1(X_1_3),
	.addr_ram_7(addr_ram_7),
	.addr_ram_6(addr_ram_6),
	.addr_ram_5(addr_ram_5),
	.addr_ram_4(addr_ram_4),
	.addr_ram_3(addr_ram_3),
	.addr_ram_2(addr_ram_2),
	.addr_ram_1(addr_ram_1),
	.addr_ram_0(addr_ram_0),
	.data_ram_0(data_ram_0),
	.data_ram_1(data_ram_1),
	.data_ram_2(data_ram_2),
	.data_ram_3(data_ram_3),
	.data_ram_4(data_ram_4),
	.data_ram_5(data_ram_5),
	.data_ram_6(data_ram_6),
	.data_ram_7(data_ram_7),
	.data_ram_8(data_ram_8),
	.data_ram_9(data_ram_9),
	.data_ram_10(data_ram_10),
	.data_ram_11(data_ram_11),
	.data_ram_12(data_ram_12),
	.data_ram_13(data_ram_13),
	.data_ram_14(data_ram_14),
	.data_ram_15(data_ram_15),
	.db_fsm_state_0(db_fsm_state_0),
	.db_fsm_state_1(db_fsm_state_1),
	.db_fsm_state_2(db_fsm_state_2),
	.cmd_0(cmd_2),
	.X_0(X_2[2]),
	.X_1(X_2[3]),
	.X_2(X[4]),
	.X_3(X[5]),
	.xout_0(xout_0),
	.xout_1(xout_1),
	.X_0_0(X[2]),
	.X_0_1(X[3]),
	.X_0_2(X_2[4]),
	.X_0_3(X_2[5]),
	.xin_0(xin_0),
	.xin_1(xin_1),
	.pixopin_1_0(pixopin_1[0]),
	.db_fsm_state_i_0(db_fsm_state_i_0),
	.word_reg_delayed_6(word_reg_delayed[6]),
	.word_reg_delayed_5(word_reg_delayed[5]),
	.word_reg_delayed_0(word_reg_delayed[0]),
	.word_reg_delayed_4(word_reg_delayed[4]),
	.word_reg_delayed_1(word_reg_delayed[1]),
	.word_reg_delayed_3(word_reg_delayed[3]),
	.word_reg_delayed_2(word_reg_delayed[2]),
	.word_reg_delayed_7(word_reg_delayed[7]),
	.un1_vram_delay_4_0(un1_vram_delay_4[0]),
	.vdout_c_5(vdout_c_5),
	.vdout_c_4(vdout_c_4),
	.vdout_c_3(vdout_c_3),
	.vdout_c_2(vdout_c_2),
	.vdout_c_1(vdout_c_1),
	.vdout_c_0(vdout_c_0),
	.vdout_c_12(vdout_c_12),
	.vdout_c_11(vdout_c_11),
	.vdout_c_10(vdout_c_10),
	.vdout_c_9(vdout_c_9),
	.vdout_c_8(vdout_c_8),
	.vdout_c_7(vdout_c_7),
	.vdout_c_6(vdout_c_6),
	.vdout_c_15(vdout_c_15),
	.vdout_c_14(vdout_c_14),
	.vdout_c_13(vdout_c_13),
	.clk_c(clk_c),
	.start_i(start_i),
	.vram_write_i(vram_write_i),
	.un7_state(un7_state),
	.state_s0_0_a3(state_s0_0_a3),
	.vram_write(vram_write),
	.word_reg_delayed_6_scalar_0(word_reg_delayed_6),
	.un6_vram_delay(un6_vram_delay),
	.vram_write_i_4_0(vram_write_i_4_0),
	.un1_rcb_state22(un1_rcb_state22),
	.reset_c(reset_c),
	.mux_out_i_a2(mux_out_i_a2),
	.startcmd_i_a5(startcmd_i_a5),
	.Y_0_sqmuxa(Y_0_sqmuxa),
	.lt5(lt5_0),
	.dav_c(dav_c),
	.un20_vram_delay_NE(un20_vram_delay_NE),
	.vram_write_i7lto31(vram_write_i7lto31),
	.vram_write_i_6(vram_write_i_6),
	.vram_write_i_2(vram_write_i_2),
	.is_same(is_same),
	.idle_cycleslde_x(idle_cycleslde_x)
);
  assign  lt5_i_0_i = ~ lt5_i_0;
  assign  lt5_i_i = ~ lt5_i;
  assign  nstate_i[0] = ~ nstate[0];
  assign  un1_rcb_state22_i = ~ un1_rcb_state22;
endmodule /* rcb */

// VQM4.1+ 
module vdp (
  clk,
  reset,
  hdb,
  dav,
  hdb_busy,
  vdin,
  vdout,
  vaddr,
  vwrite,
  finish
)
;
input clk ;
input reset ;
input [15:0] hdb ;
input dav ;
output hdb_busy ;
output [15:0] vdin ;
input [15:0] vdout ;
output [7:0] vaddr ;
output vwrite ;
output finish ;
wire clk ;
wire reset ;
wire dav ;
wire hdb_busy ;
wire vwrite ;
wire finish ;
wire [5:0] DB1_dbb_bus_X;
wire [2:0] DB1_CMD_O_cmd;
wire [2:0] DB1_db_fsm_state;
wire [8:8] DB1_db_fsm_state_i;
wire [15:0] RCB1_E2_data_ram;
wire [7:0] RCB1_E2_addr_ram;
wire [15:0] hdb_c;
wire [15:0] vdout_c;
wire [5:4] DB1_DAB_SWAP2_xout;
wire [5:4] DB1_xin;
wire [5:0] DB1_dbb_bus_Y;
wire VCC ;
wire GND ;
wire RCB1_E2_C1_un7_state ;
wire RCB1_E2_state_s0_0_a3 ;
wire RCB1_E1_finish_x ;
wire clk_c ;
wire reset_c ;
wire dav_c ;
wire DB1_dbb_bus_startcmd_i_a5 ;
wire RCB1_RCB_LOG_delaycmd_4_m3 ;
wire DB1_mux_out_i_a2 ;
wire RCB1_E2_SPLIT_word_reg_delayed_6 ;
wire RCB1_E1_is_same ;
wire RCB1_VRAM_vram_write_i7lto31 ;
wire RCB1_E2_VRAM_vram_write_i_2 ;
wire RCB1_E2_VRAM_vram_write_i_6 ;
wire RCB1_E2_VRAM_vram_write_i_4_0 ;
//@0:1
  assign VCC = 1'b1;
//@0:1
  assign GND = 1'b0;
// @13:22
  cycloneii_io vdout_in_15_ (
	.padio(vdout[15]),
	.combout(vdout_c[15]),
	.datain(GND),
	.oe(GND),
	.outclk(GND),
	.outclkena(VCC),
	.inclk(GND),
	.inclkena(VCC),
	.areset(GND),
	.sreset(GND)
);
defparam vdout_in_15_.operation_mode = "input";
// @13:22
  cycloneii_io vdout_in_14_ (
	.padio(vdout[14]),
	.combout(vdout_c[14]),
	.datain(GND),
	.oe(GND),
	.outclk(GND),
	.outclkena(VCC),
	.inclk(GND),
	.inclkena(VCC),
	.areset(GND),
	.sreset(GND)
);
defparam vdout_in_14_.operation_mode = "input";
// @13:22
  cycloneii_io vdout_in_13_ (
	.padio(vdout[13]),
	.combout(vdout_c[13]),
	.datain(GND),
	.oe(GND),
	.outclk(GND),
	.outclkena(VCC),
	.inclk(GND),
	.inclkena(VCC),
	.areset(GND),
	.sreset(GND)
);
defparam vdout_in_13_.operation_mode = "input";
// @13:22
  cycloneii_io vdout_in_12_ (
	.padio(vdout[12]),
	.combout(vdout_c[12]),
	.datain(GND),
	.oe(GND),
	.outclk(GND),
	.outclkena(VCC),
	.inclk(GND),
	.inclkena(VCC),
	.areset(GND),
	.sreset(GND)
);
defparam vdout_in_12_.operation_mode = "input";
// @13:22
  cycloneii_io vdout_in_11_ (
	.padio(vdout[11]),
	.combout(vdout_c[11]),
	.datain(GND),
	.oe(GND),
	.outclk(GND),
	.outclkena(VCC),
	.inclk(GND),
	.inclkena(VCC),
	.areset(GND),
	.sreset(GND)
);
defparam vdout_in_11_.operation_mode = "input";
// @13:22
  cycloneii_io vdout_in_10_ (
	.padio(vdout[10]),
	.combout(vdout_c[10]),
	.datain(GND),
	.oe(GND),
	.outclk(GND),
	.outclkena(VCC),
	.inclk(GND),
	.inclkena(VCC),
	.areset(GND),
	.sreset(GND)
);
defparam vdout_in_10_.operation_mode = "input";
// @13:22
  cycloneii_io vdout_in_9_ (
	.padio(vdout[9]),
	.combout(vdout_c[9]),
	.datain(GND),
	.oe(GND),
	.outclk(GND),
	.outclkena(VCC),
	.inclk(GND),
	.inclkena(VCC),
	.areset(GND),
	.sreset(GND)
);
defparam vdout_in_9_.operation_mode = "input";
// @13:22
  cycloneii_io vdout_in_8_ (
	.padio(vdout[8]),
	.combout(vdout_c[8]),
	.datain(GND),
	.oe(GND),
	.outclk(GND),
	.outclkena(VCC),
	.inclk(GND),
	.inclkena(VCC),
	.areset(GND),
	.sreset(GND)
);
defparam vdout_in_8_.operation_mode = "input";
// @13:22
  cycloneii_io vdout_in_7_ (
	.padio(vdout[7]),
	.combout(vdout_c[7]),
	.datain(GND),
	.oe(GND),
	.outclk(GND),
	.outclkena(VCC),
	.inclk(GND),
	.inclkena(VCC),
	.areset(GND),
	.sreset(GND)
);
defparam vdout_in_7_.operation_mode = "input";
// @13:22
  cycloneii_io vdout_in_6_ (
	.padio(vdout[6]),
	.combout(vdout_c[6]),
	.datain(GND),
	.oe(GND),
	.outclk(GND),
	.outclkena(VCC),
	.inclk(GND),
	.inclkena(VCC),
	.areset(GND),
	.sreset(GND)
);
defparam vdout_in_6_.operation_mode = "input";
// @13:22
  cycloneii_io vdout_in_5_ (
	.padio(vdout[5]),
	.combout(vdout_c[5]),
	.datain(GND),
	.oe(GND),
	.outclk(GND),
	.outclkena(VCC),
	.inclk(GND),
	.inclkena(VCC),
	.areset(GND),
	.sreset(GND)
);
defparam vdout_in_5_.operation_mode = "input";
// @13:22
  cycloneii_io vdout_in_4_ (
	.padio(vdout[4]),
	.combout(vdout_c[4]),
	.datain(GND),
	.oe(GND),
	.outclk(GND),
	.outclkena(VCC),
	.inclk(GND),
	.inclkena(VCC),
	.areset(GND),
	.sreset(GND)
);
defparam vdout_in_4_.operation_mode = "input";
// @13:22
  cycloneii_io vdout_in_3_ (
	.padio(vdout[3]),
	.combout(vdout_c[3]),
	.datain(GND),
	.oe(GND),
	.outclk(GND),
	.outclkena(VCC),
	.inclk(GND),
	.inclkena(VCC),
	.areset(GND),
	.sreset(GND)
);
defparam vdout_in_3_.operation_mode = "input";
// @13:22
  cycloneii_io vdout_in_2_ (
	.padio(vdout[2]),
	.combout(vdout_c[2]),
	.datain(GND),
	.oe(GND),
	.outclk(GND),
	.outclkena(VCC),
	.inclk(GND),
	.inclkena(VCC),
	.areset(GND),
	.sreset(GND)
);
defparam vdout_in_2_.operation_mode = "input";
// @13:22
  cycloneii_io vdout_in_1_ (
	.padio(vdout[1]),
	.combout(vdout_c[1]),
	.datain(GND),
	.oe(GND),
	.outclk(GND),
	.outclkena(VCC),
	.inclk(GND),
	.inclkena(VCC),
	.areset(GND),
	.sreset(GND)
);
defparam vdout_in_1_.operation_mode = "input";
// @13:22
  cycloneii_io vdout_in_0_ (
	.padio(vdout[0]),
	.combout(vdout_c[0]),
	.datain(GND),
	.oe(GND),
	.outclk(GND),
	.outclkena(VCC),
	.inclk(GND),
	.inclkena(VCC),
	.areset(GND),
	.sreset(GND)
);
defparam vdout_in_0_.operation_mode = "input";
// @13:17
  cycloneii_io dav_in (
	.padio(dav),
	.combout(dav_c),
	.datain(GND),
	.oe(GND),
	.outclk(GND),
	.outclkena(VCC),
	.inclk(GND),
	.inclkena(VCC),
	.areset(GND),
	.sreset(GND)
);
defparam dav_in.operation_mode = "input";
// @13:16
  cycloneii_io hdb_in_15_ (
	.padio(hdb[15]),
	.combout(hdb_c[15]),
	.datain(GND),
	.oe(GND),
	.outclk(GND),
	.outclkena(VCC),
	.inclk(GND),
	.inclkena(VCC),
	.areset(GND),
	.sreset(GND)
);
defparam hdb_in_15_.operation_mode = "input";
// @13:16
  cycloneii_io hdb_in_14_ (
	.padio(hdb[14]),
	.combout(hdb_c[14]),
	.datain(GND),
	.oe(GND),
	.outclk(GND),
	.outclkena(VCC),
	.inclk(GND),
	.inclkena(VCC),
	.areset(GND),
	.sreset(GND)
);
defparam hdb_in_14_.operation_mode = "input";
// @13:16
  cycloneii_io hdb_in_13_ (
	.padio(hdb[13]),
	.combout(hdb_c[13]),
	.datain(GND),
	.oe(GND),
	.outclk(GND),
	.outclkena(VCC),
	.inclk(GND),
	.inclkena(VCC),
	.areset(GND),
	.sreset(GND)
);
defparam hdb_in_13_.operation_mode = "input";
// @13:16
  cycloneii_io hdb_in_12_ (
	.padio(hdb[12]),
	.combout(hdb_c[12]),
	.datain(GND),
	.oe(GND),
	.outclk(GND),
	.outclkena(VCC),
	.inclk(GND),
	.inclkena(VCC),
	.areset(GND),
	.sreset(GND)
);
defparam hdb_in_12_.operation_mode = "input";
// @13:16
  cycloneii_io hdb_in_11_ (
	.padio(hdb[11]),
	.combout(hdb_c[11]),
	.datain(GND),
	.oe(GND),
	.outclk(GND),
	.outclkena(VCC),
	.inclk(GND),
	.inclkena(VCC),
	.areset(GND),
	.sreset(GND)
);
defparam hdb_in_11_.operation_mode = "input";
// @13:16
  cycloneii_io hdb_in_10_ (
	.padio(hdb[10]),
	.combout(hdb_c[10]),
	.datain(GND),
	.oe(GND),
	.outclk(GND),
	.outclkena(VCC),
	.inclk(GND),
	.inclkena(VCC),
	.areset(GND),
	.sreset(GND)
);
defparam hdb_in_10_.operation_mode = "input";
// @13:16
  cycloneii_io hdb_in_9_ (
	.padio(hdb[9]),
	.combout(hdb_c[9]),
	.datain(GND),
	.oe(GND),
	.outclk(GND),
	.outclkena(VCC),
	.inclk(GND),
	.inclkena(VCC),
	.areset(GND),
	.sreset(GND)
);
defparam hdb_in_9_.operation_mode = "input";
// @13:16
  cycloneii_io hdb_in_8_ (
	.padio(hdb[8]),
	.combout(hdb_c[8]),
	.datain(GND),
	.oe(GND),
	.outclk(GND),
	.outclkena(VCC),
	.inclk(GND),
	.inclkena(VCC),
	.areset(GND),
	.sreset(GND)
);
defparam hdb_in_8_.operation_mode = "input";
// @13:16
  cycloneii_io hdb_in_7_ (
	.padio(hdb[7]),
	.combout(hdb_c[7]),
	.datain(GND),
	.oe(GND),
	.outclk(GND),
	.outclkena(VCC),
	.inclk(GND),
	.inclkena(VCC),
	.areset(GND),
	.sreset(GND)
);
defparam hdb_in_7_.operation_mode = "input";
// @13:16
  cycloneii_io hdb_in_6_ (
	.padio(hdb[6]),
	.combout(hdb_c[6]),
	.datain(GND),
	.oe(GND),
	.outclk(GND),
	.outclkena(VCC),
	.inclk(GND),
	.inclkena(VCC),
	.areset(GND),
	.sreset(GND)
);
defparam hdb_in_6_.operation_mode = "input";
// @13:16
  cycloneii_io hdb_in_5_ (
	.padio(hdb[5]),
	.combout(hdb_c[5]),
	.datain(GND),
	.oe(GND),
	.outclk(GND),
	.outclkena(VCC),
	.inclk(GND),
	.inclkena(VCC),
	.areset(GND),
	.sreset(GND)
);
defparam hdb_in_5_.operation_mode = "input";
// @13:16
  cycloneii_io hdb_in_4_ (
	.padio(hdb[4]),
	.combout(hdb_c[4]),
	.datain(GND),
	.oe(GND),
	.outclk(GND),
	.outclkena(VCC),
	.inclk(GND),
	.inclkena(VCC),
	.areset(GND),
	.sreset(GND)
);
defparam hdb_in_4_.operation_mode = "input";
// @13:16
  cycloneii_io hdb_in_3_ (
	.padio(hdb[3]),
	.combout(hdb_c[3]),
	.datain(GND),
	.oe(GND),
	.outclk(GND),
	.outclkena(VCC),
	.inclk(GND),
	.inclkena(VCC),
	.areset(GND),
	.sreset(GND)
);
defparam hdb_in_3_.operation_mode = "input";
// @13:16
  cycloneii_io hdb_in_2_ (
	.padio(hdb[2]),
	.combout(hdb_c[2]),
	.datain(GND),
	.oe(GND),
	.outclk(GND),
	.outclkena(VCC),
	.inclk(GND),
	.inclkena(VCC),
	.areset(GND),
	.sreset(GND)
);
defparam hdb_in_2_.operation_mode = "input";
// @13:16
  cycloneii_io hdb_in_1_ (
	.padio(hdb[1]),
	.combout(hdb_c[1]),
	.datain(GND),
	.oe(GND),
	.outclk(GND),
	.outclkena(VCC),
	.inclk(GND),
	.inclkena(VCC),
	.areset(GND),
	.sreset(GND)
);
defparam hdb_in_1_.operation_mode = "input";
// @13:16
  cycloneii_io hdb_in_0_ (
	.padio(hdb[0]),
	.combout(hdb_c[0]),
	.datain(GND),
	.oe(GND),
	.outclk(GND),
	.outclkena(VCC),
	.inclk(GND),
	.inclkena(VCC),
	.areset(GND),
	.sreset(GND)
);
defparam hdb_in_0_.operation_mode = "input";
// @13:14
  cycloneii_io reset_in (
	.padio(reset),
	.combout(reset_c),
	.datain(GND),
	.oe(GND),
	.outclk(GND),
	.outclkena(VCC),
	.inclk(GND),
	.inclkena(VCC),
	.areset(GND),
	.sreset(GND)
);
defparam reset_in.operation_mode = "input";
// @13:13
  cycloneii_io clk_in (
	.padio(clk),
	.combout(clk_c),
	.datain(GND),
	.oe(GND),
	.outclk(GND),
	.outclkena(VCC),
	.inclk(GND),
	.inclkena(VCC),
	.areset(GND),
	.sreset(GND)
);
defparam clk_in.operation_mode = "input";
// @13:27
  cycloneii_io finish_out (
	.padio(finish),
	.datain(RCB1_E1_finish_x),
	.oe(VCC),
	.outclk(GND),
	.outclkena(VCC),
	.inclk(GND),
	.inclkena(VCC),
	.areset(GND),
	.sreset(GND)
);
defparam finish_out.operation_mode = "output";
// @13:24
  cycloneii_io vwrite_out (
	.padio(vwrite),
	.datain(RCB1_E2_state_s0_0_a3),
	.oe(VCC),
	.outclk(GND),
	.outclkena(VCC),
	.inclk(GND),
	.inclkena(VCC),
	.areset(GND),
	.sreset(GND)
);
defparam vwrite_out.operation_mode = "output";
// @13:23
  cycloneii_io vaddr_out_7_ (
	.padio(vaddr[7]),
	.datain(RCB1_E2_addr_ram[7]),
	.oe(VCC),
	.outclk(GND),
	.outclkena(VCC),
	.inclk(GND),
	.inclkena(VCC),
	.areset(GND),
	.sreset(GND)
);
defparam vaddr_out_7_.operation_mode = "output";
// @13:23
  cycloneii_io vaddr_out_6_ (
	.padio(vaddr[6]),
	.datain(RCB1_E2_addr_ram[6]),
	.oe(VCC),
	.outclk(GND),
	.outclkena(VCC),
	.inclk(GND),
	.inclkena(VCC),
	.areset(GND),
	.sreset(GND)
);
defparam vaddr_out_6_.operation_mode = "output";
// @13:23
  cycloneii_io vaddr_out_5_ (
	.padio(vaddr[5]),
	.datain(RCB1_E2_addr_ram[5]),
	.oe(VCC),
	.outclk(GND),
	.outclkena(VCC),
	.inclk(GND),
	.inclkena(VCC),
	.areset(GND),
	.sreset(GND)
);
defparam vaddr_out_5_.operation_mode = "output";
// @13:23
  cycloneii_io vaddr_out_4_ (
	.padio(vaddr[4]),
	.datain(RCB1_E2_addr_ram[4]),
	.oe(VCC),
	.outclk(GND),
	.outclkena(VCC),
	.inclk(GND),
	.inclkena(VCC),
	.areset(GND),
	.sreset(GND)
);
defparam vaddr_out_4_.operation_mode = "output";
// @13:23
  cycloneii_io vaddr_out_3_ (
	.padio(vaddr[3]),
	.datain(RCB1_E2_addr_ram[3]),
	.oe(VCC),
	.outclk(GND),
	.outclkena(VCC),
	.inclk(GND),
	.inclkena(VCC),
	.areset(GND),
	.sreset(GND)
);
defparam vaddr_out_3_.operation_mode = "output";
// @13:23
  cycloneii_io vaddr_out_2_ (
	.padio(vaddr[2]),
	.datain(RCB1_E2_addr_ram[2]),
	.oe(VCC),
	.outclk(GND),
	.outclkena(VCC),
	.inclk(GND),
	.inclkena(VCC),
	.areset(GND),
	.sreset(GND)
);
defparam vaddr_out_2_.operation_mode = "output";
// @13:23
  cycloneii_io vaddr_out_1_ (
	.padio(vaddr[1]),
	.datain(RCB1_E2_addr_ram[1]),
	.oe(VCC),
	.outclk(GND),
	.outclkena(VCC),
	.inclk(GND),
	.inclkena(VCC),
	.areset(GND),
	.sreset(GND)
);
defparam vaddr_out_1_.operation_mode = "output";
// @13:23
  cycloneii_io vaddr_out_0_ (
	.padio(vaddr[0]),
	.datain(RCB1_E2_addr_ram[0]),
	.oe(VCC),
	.outclk(GND),
	.outclkena(VCC),
	.inclk(GND),
	.inclkena(VCC),
	.areset(GND),
	.sreset(GND)
);
defparam vaddr_out_0_.operation_mode = "output";
// @13:21
  cycloneii_io vdin_out_15_ (
	.padio(vdin[15]),
	.datain(RCB1_E2_data_ram[15]),
	.oe(VCC),
	.outclk(GND),
	.outclkena(VCC),
	.inclk(GND),
	.inclkena(VCC),
	.areset(GND),
	.sreset(GND)
);
defparam vdin_out_15_.operation_mode = "output";
// @13:21
  cycloneii_io vdin_out_14_ (
	.padio(vdin[14]),
	.datain(RCB1_E2_data_ram[14]),
	.oe(VCC),
	.outclk(GND),
	.outclkena(VCC),
	.inclk(GND),
	.inclkena(VCC),
	.areset(GND),
	.sreset(GND)
);
defparam vdin_out_14_.operation_mode = "output";
// @13:21
  cycloneii_io vdin_out_13_ (
	.padio(vdin[13]),
	.datain(RCB1_E2_data_ram[13]),
	.oe(VCC),
	.outclk(GND),
	.outclkena(VCC),
	.inclk(GND),
	.inclkena(VCC),
	.areset(GND),
	.sreset(GND)
);
defparam vdin_out_13_.operation_mode = "output";
// @13:21
  cycloneii_io vdin_out_12_ (
	.padio(vdin[12]),
	.datain(RCB1_E2_data_ram[12]),
	.oe(VCC),
	.outclk(GND),
	.outclkena(VCC),
	.inclk(GND),
	.inclkena(VCC),
	.areset(GND),
	.sreset(GND)
);
defparam vdin_out_12_.operation_mode = "output";
// @13:21
  cycloneii_io vdin_out_11_ (
	.padio(vdin[11]),
	.datain(RCB1_E2_data_ram[11]),
	.oe(VCC),
	.outclk(GND),
	.outclkena(VCC),
	.inclk(GND),
	.inclkena(VCC),
	.areset(GND),
	.sreset(GND)
);
defparam vdin_out_11_.operation_mode = "output";
// @13:21
  cycloneii_io vdin_out_10_ (
	.padio(vdin[10]),
	.datain(RCB1_E2_data_ram[10]),
	.oe(VCC),
	.outclk(GND),
	.outclkena(VCC),
	.inclk(GND),
	.inclkena(VCC),
	.areset(GND),
	.sreset(GND)
);
defparam vdin_out_10_.operation_mode = "output";
// @13:21
  cycloneii_io vdin_out_9_ (
	.padio(vdin[9]),
	.datain(RCB1_E2_data_ram[9]),
	.oe(VCC),
	.outclk(GND),
	.outclkena(VCC),
	.inclk(GND),
	.inclkena(VCC),
	.areset(GND),
	.sreset(GND)
);
defparam vdin_out_9_.operation_mode = "output";
// @13:21
  cycloneii_io vdin_out_8_ (
	.padio(vdin[8]),
	.datain(RCB1_E2_data_ram[8]),
	.oe(VCC),
	.outclk(GND),
	.outclkena(VCC),
	.inclk(GND),
	.inclkena(VCC),
	.areset(GND),
	.sreset(GND)
);
defparam vdin_out_8_.operation_mode = "output";
// @13:21
  cycloneii_io vdin_out_7_ (
	.padio(vdin[7]),
	.datain(RCB1_E2_data_ram[7]),
	.oe(VCC),
	.outclk(GND),
	.outclkena(VCC),
	.inclk(GND),
	.inclkena(VCC),
	.areset(GND),
	.sreset(GND)
);
defparam vdin_out_7_.operation_mode = "output";
// @13:21
  cycloneii_io vdin_out_6_ (
	.padio(vdin[6]),
	.datain(RCB1_E2_data_ram[6]),
	.oe(VCC),
	.outclk(GND),
	.outclkena(VCC),
	.inclk(GND),
	.inclkena(VCC),
	.areset(GND),
	.sreset(GND)
);
defparam vdin_out_6_.operation_mode = "output";
// @13:21
  cycloneii_io vdin_out_5_ (
	.padio(vdin[5]),
	.datain(RCB1_E2_data_ram[5]),
	.oe(VCC),
	.outclk(GND),
	.outclkena(VCC),
	.inclk(GND),
	.inclkena(VCC),
	.areset(GND),
	.sreset(GND)
);
defparam vdin_out_5_.operation_mode = "output";
// @13:21
  cycloneii_io vdin_out_4_ (
	.padio(vdin[4]),
	.datain(RCB1_E2_data_ram[4]),
	.oe(VCC),
	.outclk(GND),
	.outclkena(VCC),
	.inclk(GND),
	.inclkena(VCC),
	.areset(GND),
	.sreset(GND)
);
defparam vdin_out_4_.operation_mode = "output";
// @13:21
  cycloneii_io vdin_out_3_ (
	.padio(vdin[3]),
	.datain(RCB1_E2_data_ram[3]),
	.oe(VCC),
	.outclk(GND),
	.outclkena(VCC),
	.inclk(GND),
	.inclkena(VCC),
	.areset(GND),
	.sreset(GND)
);
defparam vdin_out_3_.operation_mode = "output";
// @13:21
  cycloneii_io vdin_out_2_ (
	.padio(vdin[2]),
	.datain(RCB1_E2_data_ram[2]),
	.oe(VCC),
	.outclk(GND),
	.outclkena(VCC),
	.inclk(GND),
	.inclkena(VCC),
	.areset(GND),
	.sreset(GND)
);
defparam vdin_out_2_.operation_mode = "output";
// @13:21
  cycloneii_io vdin_out_1_ (
	.padio(vdin[1]),
	.datain(RCB1_E2_data_ram[1]),
	.oe(VCC),
	.outclk(GND),
	.outclkena(VCC),
	.inclk(GND),
	.inclkena(VCC),
	.areset(GND),
	.sreset(GND)
);
defparam vdin_out_1_.operation_mode = "output";
// @13:21
  cycloneii_io vdin_out_0_ (
	.padio(vdin[0]),
	.datain(RCB1_E2_data_ram[0]),
	.oe(VCC),
	.outclk(GND),
	.outclkena(VCC),
	.inclk(GND),
	.inclkena(VCC),
	.areset(GND),
	.sreset(GND)
);
defparam vdin_out_0_.operation_mode = "output";
// @13:18
  cycloneii_io hdb_busy_out (
	.padio(hdb_busy),
	.datain(DB1_db_fsm_state_i[8]),
	.oe(VCC),
	.outclk(GND),
	.outclkena(VCC),
	.inclk(GND),
	.inclkena(VCC),
	.areset(GND),
	.sreset(GND)
);
defparam hdb_busy_out.operation_mode = "output";
// @13:38
  db DB1 (
	.db_fsm_state_i_0(DB1_db_fsm_state_i[8]),
	.cmd_2(DB1_CMD_O_cmd[2]),
	.cmd_1(DB1_CMD_O_cmd[1]),
	.cmd_0(DB1_CMD_O_cmd[0]),
	.db_fsm_state_1(DB1_db_fsm_state[1]),
	.db_fsm_state_2(DB1_db_fsm_state[2]),
	.db_fsm_state_0(DB1_db_fsm_state[0]),
	.hdb_c_13(hdb_c[13]),
	.hdb_c_12(hdb_c[12]),
	.hdb_c_11(hdb_c[11]),
	.hdb_c_10(hdb_c[10]),
	.hdb_c_9(hdb_c[9]),
	.hdb_c_8(hdb_c[8]),
	.hdb_c_7(hdb_c[7]),
	.hdb_c_6(hdb_c[6]),
	.hdb_c_5(hdb_c[5]),
	.hdb_c_4(hdb_c[4]),
	.hdb_c_3(hdb_c[3]),
	.hdb_c_2(hdb_c[2]),
	.hdb_c_1(hdb_c[1]),
	.hdb_c_0(hdb_c[0]),
	.hdb_c_15(hdb_c[15]),
	.hdb_c_14(hdb_c[14]),
	.xin_5(DB1_xin[5]),
	.xin_4(DB1_xin[4]),
	.Y_1(DB1_dbb_bus_Y[1]),
	.Y_0(DB1_dbb_bus_Y[0]),
	.Y_5(DB1_dbb_bus_Y[5]),
	.Y_2(DB1_dbb_bus_Y[2]),
	.Y_3(DB1_dbb_bus_Y[3]),
	.Y_4(DB1_dbb_bus_Y[4]),
	.X_1(DB1_dbb_bus_X[1]),
	.X_0(DB1_dbb_bus_X[0]),
	.X_5(DB1_dbb_bus_X[5]),
	.X_2(DB1_dbb_bus_X[2]),
	.X_3(DB1_dbb_bus_X[3]),
	.X_4(DB1_dbb_bus_X[4]),
	.xout_5(DB1_DAB_SWAP2_xout[5]),
	.xout_4(DB1_DAB_SWAP2_xout[4]),
	.clk_c(clk_c),
	.reset_c(reset_c),
	.mux_out_i_a2(DB1_mux_out_i_a2),
	.startcmd_i_a5(DB1_dbb_bus_startcmd_i_a5),
	.dav_c(dav_c),
	.un7_state(RCB1_E2_C1_un7_state),
	.vram_write_i7lto31(RCB1_VRAM_vram_write_i7lto31),
	.m3(RCB1_RCB_LOG_delaycmd_4_m3),
	.vram_write_i_2(RCB1_E2_VRAM_vram_write_i_2),
	.is_same(RCB1_E1_is_same),
	.word_reg_delayed_6(RCB1_E2_SPLIT_word_reg_delayed_6),
	.vram_write_i_4_0(RCB1_E2_VRAM_vram_write_i_4_0),
	.vram_write_i_6(RCB1_E2_VRAM_vram_write_i_6)
);
// @13:50
  rcb RCB1 (
	.X_1_5(DB1_dbb_bus_X[5]),
	.X_1_4(DB1_dbb_bus_X[4]),
	.X_1_3(DB1_dbb_bus_X[3]),
	.X_1_2(DB1_dbb_bus_X[2]),
	.X_1_1(DB1_dbb_bus_X[1]),
	.X_1_0(DB1_dbb_bus_X[0]),
	.Y_1_5(DB1_dbb_bus_Y[5]),
	.Y_1_4(DB1_dbb_bus_Y[4]),
	.Y_1_3(DB1_dbb_bus_Y[3]),
	.Y_1_2(DB1_dbb_bus_Y[2]),
	.Y_1_1(DB1_dbb_bus_Y[1]),
	.Y_1_0(DB1_dbb_bus_Y[0]),
	.db_fsm_state_i_0(DB1_db_fsm_state_i[8]),
	.cmd_2(DB1_CMD_O_cmd[2]),
	.cmd_1(DB1_CMD_O_cmd[1]),
	.cmd_0(DB1_CMD_O_cmd[0]),
	.addr_ram_7(RCB1_E2_addr_ram[7]),
	.addr_ram_6(RCB1_E2_addr_ram[6]),
	.addr_ram_5(RCB1_E2_addr_ram[5]),
	.addr_ram_4(RCB1_E2_addr_ram[4]),
	.addr_ram_3(RCB1_E2_addr_ram[3]),
	.addr_ram_2(RCB1_E2_addr_ram[2]),
	.addr_ram_1(RCB1_E2_addr_ram[1]),
	.addr_ram_0(RCB1_E2_addr_ram[0]),
	.data_ram_0(RCB1_E2_data_ram[0]),
	.data_ram_1(RCB1_E2_data_ram[1]),
	.data_ram_2(RCB1_E2_data_ram[2]),
	.data_ram_3(RCB1_E2_data_ram[3]),
	.data_ram_4(RCB1_E2_data_ram[4]),
	.data_ram_5(RCB1_E2_data_ram[5]),
	.data_ram_6(RCB1_E2_data_ram[6]),
	.data_ram_7(RCB1_E2_data_ram[7]),
	.data_ram_8(RCB1_E2_data_ram[8]),
	.data_ram_9(RCB1_E2_data_ram[9]),
	.data_ram_10(RCB1_E2_data_ram[10]),
	.data_ram_11(RCB1_E2_data_ram[11]),
	.data_ram_12(RCB1_E2_data_ram[12]),
	.data_ram_13(RCB1_E2_data_ram[13]),
	.data_ram_14(RCB1_E2_data_ram[14]),
	.data_ram_15(RCB1_E2_data_ram[15]),
	.db_fsm_state_0(DB1_db_fsm_state[0]),
	.db_fsm_state_1(DB1_db_fsm_state[1]),
	.db_fsm_state_2(DB1_db_fsm_state[2]),
	.xout_0(DB1_DAB_SWAP2_xout[4]),
	.xout_1(DB1_DAB_SWAP2_xout[5]),
	.xin_0(DB1_xin[4]),
	.xin_1(DB1_xin[5]),
	.vdout_c_5(vdout_c[5]),
	.vdout_c_4(vdout_c[4]),
	.vdout_c_3(vdout_c[3]),
	.vdout_c_2(vdout_c[2]),
	.vdout_c_1(vdout_c[1]),
	.vdout_c_0(vdout_c[0]),
	.vdout_c_12(vdout_c[12]),
	.vdout_c_11(vdout_c[11]),
	.vdout_c_10(vdout_c[10]),
	.vdout_c_9(vdout_c[9]),
	.vdout_c_8(vdout_c[8]),
	.vdout_c_7(vdout_c[7]),
	.vdout_c_6(vdout_c[6]),
	.vdout_c_15(vdout_c[15]),
	.vdout_c_14(vdout_c[14]),
	.vdout_c_13(vdout_c[13]),
	.clk_c(clk_c),
	.un7_state(RCB1_E2_C1_un7_state),
	.reset_c(reset_c),
	.dav_c(dav_c),
	.startcmd_i_a5(DB1_dbb_bus_startcmd_i_a5),
	.m3(RCB1_RCB_LOG_delaycmd_4_m3),
	.vram_write_i7lto31(RCB1_VRAM_vram_write_i7lto31),
	.vram_write_i_2(RCB1_E2_VRAM_vram_write_i_2),
	.is_same(RCB1_E1_is_same),
	.finish_x(RCB1_E1_finish_x),
	.state_s0_0_a3(RCB1_E2_state_s0_0_a3),
	.word_reg_delayed_6(RCB1_E2_SPLIT_word_reg_delayed_6),
	.vram_write_i_4_0(RCB1_E2_VRAM_vram_write_i_4_0),
	.mux_out_i_a2(DB1_mux_out_i_a2),
	.vram_write_i_6(RCB1_E2_VRAM_vram_write_i_6)
);
endmodule /* vdp */

