/* Generated by Yosys 0.33 (git sha1 2584903a060) */

(* top =  1  *)
(* src = "/home/lexo/Desktop/Practica/App/cello/library/verilogs/temp_e89bc711830747ad84f31a4accd8550e.v:1.2-3.13" *)
module top(atc, xylose, Y);
  wire _0_;
  wire _1_;
  (* src = "/home/lexo/Desktop/Practica/App/cello/library/verilogs/temp_e89bc711830747ad84f31a4accd8550e.v:1.46-1.47" *)
  output Y;
  wire Y;
  (* src = "/home/lexo/Desktop/Practica/App/cello/library/verilogs/temp_e89bc711830747ad84f31a4accd8550e.v:1.20-1.23" *)
  input atc;
  wire atc;
  (* src = "/home/lexo/Desktop/Practica/App/cello/library/verilogs/temp_e89bc711830747ad84f31a4accd8550e.v:1.31-1.37" *)
  input xylose;
  wire xylose;
  \$_NOT_  _2_ (
    .A(atc),
    .Y(_0_)
  );
  \$_NOT_  _3_ (
    .A(xylose),
    .Y(_1_)
  );
  \$_NOR_  _4_ (
    .A(_0_),
    .B(_1_),
    .Y(Y)
  );
endmodule
