AArch64 LB.FF+addr-rfi-ctrlisbs
"DpAddrdW Rfi DpCtrlIsbdW Iffe DpAddrdW Rfi DpCtrlIsbdW Iffe"
Cycle=Rfi DpCtrlIsbdW Iffe DpAddrdW Rfi DpCtrlIsbdW Iffe DpAddrdW
Relax=Iffe
Safe=Rfi DpAddrd* DpCtrlIsbdW
Generator=diy7 (version 7.52+10(dev))
Com=Iff Iff
Orig=DpAddrdW Rfi DpCtrlIsbdW Iffe DpAddrdW Rfi DpCtrlIsbdW Iffe
{
0:X2=0x1; 0:X3=x; 0:X5=0x14000001; 0:X6=P1:Lself11;
1:X2=0x1; 1:X3=y; 1:X5=0x14000001; 1:X6=P0:Lself10;
}
 P0                  | P1                  ;
 Lself10:            | Lself11:            ;
 B L00               | B L03               ;
 MOV W0,#2           | MOV W0,#2           ;
 B L01               | B L04               ;
 L00:                | L03:                ;
 MOV W0,#1           | MOV W0,#1           ;
 L01:                | L04:                ;
 EOR W1,W0,W0        | EOR W1,W0,W0        ;
 STR W2,[X3,W1,SXTW] | STR W2,[X3,W1,SXTW] ;
 LDR W4,[X3]         | LDR W4,[X3]         ;
 CBNZ W4,LC02        | CBNZ W4,LC05        ;
 LC02:               | LC05:               ;
 ISB                 | ISB                 ;
 STR W5,[X6]         | STR W5,[X6]         ;
exists
(0:X0=0x2 /\ 0:X4=0x1 /\ 1:X0=0x2 /\ 1:X4=0x1)
