ARM GAS  /tmp/ccaGvNXs.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 6
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"uart_debug.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.data.s_pUSART,"aw"
  18              		.align	2
  21              	s_pUSART:
  22 0000 00380140 		.word	1073821696
  23              		.section	.data.s_uwIRQn,"aw"
  24              		.align	2
  27              	s_uwIRQn:
  28 0000 25000000 		.word	37
  29              		.section	.bss.s_uart_init,"aw",%nobits
  30              		.align	2
  33              	s_uart_init:
  34 0000 00000000 		.space	4
  35              		.comm	uart_debug,120,4
  36              		.section	.bss.s_uartdebug_rcv_ring,"aw",%nobits
  37              		.align	2
  40              	s_uartdebug_rcv_ring:
  41 0000 00000000 		.space	16
  41      00000000 
  41      00000000 
  41      00000000 
  42              		.section	.bss.s_uartdebug_rcv_ringmem,"aw",%nobits
  43              		.align	2
  46              	s_uartdebug_rcv_ringmem:
  47 0000 00000000 		.space	128
  47      00000000 
  47      00000000 
  47      00000000 
  47      00000000 
  48              		.section	.bss.s_uartdebug_rcv_sync,"aw",%nobits
  49              		.align	2
  52              	s_uartdebug_rcv_sync:
  53 0000 00000000 		.space	4
  54              		.section	.text.uart_debug_irq,"ax",%progbits
  55              		.align	1
  56              		.arch armv7e-m
  57              		.syntax unified
  58              		.thumb
  59              		.thumb_func
  60              		.fpu fpv4-sp-d16
  62              	uart_debug_irq:
  63              	.LFB133:
ARM GAS  /tmp/ccaGvNXs.s 			page 2


  64              		.file 1 "/home/fanxinhao/Work/LiteOS_Lab_2/targets/STM32L476RG_NB476/Src/uart_debug.c"
   1:/home/fanxinhao/Work/LiteOS_Lab_2/targets/STM32L476RG_NB476/Src/uart_debug.c **** /*----------------------------------------------------------------------------
   2:/home/fanxinhao/Work/LiteOS_Lab_2/targets/STM32L476RG_NB476/Src/uart_debug.c ****  * Copyright (c) <2016-2018>, <Huawei Technologies Co., Ltd>
   3:/home/fanxinhao/Work/LiteOS_Lab_2/targets/STM32L476RG_NB476/Src/uart_debug.c ****  * All rights reserved.
   4:/home/fanxinhao/Work/LiteOS_Lab_2/targets/STM32L476RG_NB476/Src/uart_debug.c ****  * Redistribution and use in source and binary forms, with or without modification,
   5:/home/fanxinhao/Work/LiteOS_Lab_2/targets/STM32L476RG_NB476/Src/uart_debug.c ****  * are permitted provided that the following conditions are met:
   6:/home/fanxinhao/Work/LiteOS_Lab_2/targets/STM32L476RG_NB476/Src/uart_debug.c ****  * 1. Redistributions of source code must retain the above copyright notice, this list of
   7:/home/fanxinhao/Work/LiteOS_Lab_2/targets/STM32L476RG_NB476/Src/uart_debug.c ****  * conditions and the following disclaimer.
   8:/home/fanxinhao/Work/LiteOS_Lab_2/targets/STM32L476RG_NB476/Src/uart_debug.c ****  * 2. Redistributions in binary form must reproduce the above copyright notice, this list
   9:/home/fanxinhao/Work/LiteOS_Lab_2/targets/STM32L476RG_NB476/Src/uart_debug.c ****  * of conditions and the following disclaimer in the documentation and/or other materials
  10:/home/fanxinhao/Work/LiteOS_Lab_2/targets/STM32L476RG_NB476/Src/uart_debug.c ****  * provided with the distribution.
  11:/home/fanxinhao/Work/LiteOS_Lab_2/targets/STM32L476RG_NB476/Src/uart_debug.c ****  * 3. Neither the name of the copyright holder nor the names of its contributors may be used
  12:/home/fanxinhao/Work/LiteOS_Lab_2/targets/STM32L476RG_NB476/Src/uart_debug.c ****  * to endorse or promote products derived from this software without specific prior written
  13:/home/fanxinhao/Work/LiteOS_Lab_2/targets/STM32L476RG_NB476/Src/uart_debug.c ****  * permission.
  14:/home/fanxinhao/Work/LiteOS_Lab_2/targets/STM32L476RG_NB476/Src/uart_debug.c ****  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
  15:/home/fanxinhao/Work/LiteOS_Lab_2/targets/STM32L476RG_NB476/Src/uart_debug.c ****  * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO,
  16:/home/fanxinhao/Work/LiteOS_Lab_2/targets/STM32L476RG_NB476/Src/uart_debug.c ****  * THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR
  17:/home/fanxinhao/Work/LiteOS_Lab_2/targets/STM32L476RG_NB476/Src/uart_debug.c ****  * PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR
  18:/home/fanxinhao/Work/LiteOS_Lab_2/targets/STM32L476RG_NB476/Src/uart_debug.c ****  * CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL,
  19:/home/fanxinhao/Work/LiteOS_Lab_2/targets/STM32L476RG_NB476/Src/uart_debug.c ****  * EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO,
  20:/home/fanxinhao/Work/LiteOS_Lab_2/targets/STM32L476RG_NB476/Src/uart_debug.c ****  * PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS;
  21:/home/fanxinhao/Work/LiteOS_Lab_2/targets/STM32L476RG_NB476/Src/uart_debug.c ****  * OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY,
  22:/home/fanxinhao/Work/LiteOS_Lab_2/targets/STM32L476RG_NB476/Src/uart_debug.c ****  * WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR
  23:/home/fanxinhao/Work/LiteOS_Lab_2/targets/STM32L476RG_NB476/Src/uart_debug.c ****  * OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF
  24:/home/fanxinhao/Work/LiteOS_Lab_2/targets/STM32L476RG_NB476/Src/uart_debug.c ****  * ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  25:/home/fanxinhao/Work/LiteOS_Lab_2/targets/STM32L476RG_NB476/Src/uart_debug.c ****  *---------------------------------------------------------------------------*/
  26:/home/fanxinhao/Work/LiteOS_Lab_2/targets/STM32L476RG_NB476/Src/uart_debug.c **** /*----------------------------------------------------------------------------
  27:/home/fanxinhao/Work/LiteOS_Lab_2/targets/STM32L476RG_NB476/Src/uart_debug.c ****  * Notice of Export Control Law
  28:/home/fanxinhao/Work/LiteOS_Lab_2/targets/STM32L476RG_NB476/Src/uart_debug.c ****  * ===============================================
  29:/home/fanxinhao/Work/LiteOS_Lab_2/targets/STM32L476RG_NB476/Src/uart_debug.c ****  * Huawei LiteOS may be subject to applicable export control laws and regulations, which might
  30:/home/fanxinhao/Work/LiteOS_Lab_2/targets/STM32L476RG_NB476/Src/uart_debug.c ****  * include those applicable to Huawei LiteOS of U.S. and the country in which you are located.
  31:/home/fanxinhao/Work/LiteOS_Lab_2/targets/STM32L476RG_NB476/Src/uart_debug.c ****  * Import, export and usage of Huawei LiteOS in any manner by you shall be in compliance with such
  32:/home/fanxinhao/Work/LiteOS_Lab_2/targets/STM32L476RG_NB476/Src/uart_debug.c ****  * applicable export control laws and regulations.
  33:/home/fanxinhao/Work/LiteOS_Lab_2/targets/STM32L476RG_NB476/Src/uart_debug.c ****  *---------------------------------------------------------------------------*/
  34:/home/fanxinhao/Work/LiteOS_Lab_2/targets/STM32L476RG_NB476/Src/uart_debug.c **** 
  35:/home/fanxinhao/Work/LiteOS_Lab_2/targets/STM32L476RG_NB476/Src/uart_debug.c **** #include "usart.h"
  36:/home/fanxinhao/Work/LiteOS_Lab_2/targets/STM32L476RG_NB476/Src/uart_debug.c **** 
  37:/home/fanxinhao/Work/LiteOS_Lab_2/targets/STM32L476RG_NB476/Src/uart_debug.c **** #include "stm32l4xx.h"
  38:/home/fanxinhao/Work/LiteOS_Lab_2/targets/STM32L476RG_NB476/Src/uart_debug.c **** #include <stdint.h>
  39:/home/fanxinhao/Work/LiteOS_Lab_2/targets/STM32L476RG_NB476/Src/uart_debug.c **** #include <stddef.h>
  40:/home/fanxinhao/Work/LiteOS_Lab_2/targets/STM32L476RG_NB476/Src/uart_debug.c **** 
  41:/home/fanxinhao/Work/LiteOS_Lab_2/targets/STM32L476RG_NB476/Src/uart_debug.c **** #include <osal.h>
  42:/home/fanxinhao/Work/LiteOS_Lab_2/targets/STM32L476RG_NB476/Src/uart_debug.c **** #include <link_misc.h>
  43:/home/fanxinhao/Work/LiteOS_Lab_2/targets/STM32L476RG_NB476/Src/uart_debug.c **** 
  44:/home/fanxinhao/Work/LiteOS_Lab_2/targets/STM32L476RG_NB476/Src/uart_debug.c **** #include <los_hwi.h>
  45:/home/fanxinhao/Work/LiteOS_Lab_2/targets/STM32L476RG_NB476/Src/uart_debug.c **** #include <los_sem.h>
  46:/home/fanxinhao/Work/LiteOS_Lab_2/targets/STM32L476RG_NB476/Src/uart_debug.c **** #include <los_base.h>
  47:/home/fanxinhao/Work/LiteOS_Lab_2/targets/STM32L476RG_NB476/Src/uart_debug.c **** 
  48:/home/fanxinhao/Work/LiteOS_Lab_2/targets/STM32L476RG_NB476/Src/uart_debug.c **** #define CN_RCV_RING_BUFLEN  128
  49:/home/fanxinhao/Work/LiteOS_Lab_2/targets/STM32L476RG_NB476/Src/uart_debug.c **** 
  50:/home/fanxinhao/Work/LiteOS_Lab_2/targets/STM32L476RG_NB476/Src/uart_debug.c **** static USART_TypeDef*     s_pUSART = USART1;
  51:/home/fanxinhao/Work/LiteOS_Lab_2/targets/STM32L476RG_NB476/Src/uart_debug.c **** static uint32_t           s_uwIRQn = USART1_IRQn;
  52:/home/fanxinhao/Work/LiteOS_Lab_2/targets/STM32L476RG_NB476/Src/uart_debug.c **** 
  53:/home/fanxinhao/Work/LiteOS_Lab_2/targets/STM32L476RG_NB476/Src/uart_debug.c **** static bool_t s_uart_init = false;
  54:/home/fanxinhao/Work/LiteOS_Lab_2/targets/STM32L476RG_NB476/Src/uart_debug.c **** 
  55:/home/fanxinhao/Work/LiteOS_Lab_2/targets/STM32L476RG_NB476/Src/uart_debug.c **** /* USART1 init function */
  56:/home/fanxinhao/Work/LiteOS_Lab_2/targets/STM32L476RG_NB476/Src/uart_debug.c **** UART_HandleTypeDef uart_debug;
ARM GAS  /tmp/ccaGvNXs.s 			page 3


  57:/home/fanxinhao/Work/LiteOS_Lab_2/targets/STM32L476RG_NB476/Src/uart_debug.c **** static tag_ring_buffer_t  s_uartdebug_rcv_ring;
  58:/home/fanxinhao/Work/LiteOS_Lab_2/targets/STM32L476RG_NB476/Src/uart_debug.c **** static unsigned char      s_uartdebug_rcv_ringmem[CN_RCV_RING_BUFLEN];
  59:/home/fanxinhao/Work/LiteOS_Lab_2/targets/STM32L476RG_NB476/Src/uart_debug.c **** static UINT32        s_uartdebug_rcv_sync;
  60:/home/fanxinhao/Work/LiteOS_Lab_2/targets/STM32L476RG_NB476/Src/uart_debug.c **** static void uart_debug_irq(void)
  61:/home/fanxinhao/Work/LiteOS_Lab_2/targets/STM32L476RG_NB476/Src/uart_debug.c **** {
  65              		.loc 1 61 1
  66              		.cfi_startproc
  67              		@ args = 0, pretend = 0, frame = 8
  68              		@ frame_needed = 1, uses_anonymous_args = 0
  69 0000 80B5     		push	{r7, lr}
  70              	.LCFI0:
  71              		.cfi_def_cfa_offset 8
  72              		.cfi_offset 7, -8
  73              		.cfi_offset 14, -4
  74 0002 82B0     		sub	sp, sp, #8
  75              	.LCFI1:
  76              		.cfi_def_cfa_offset 16
  77 0004 00AF     		add	r7, sp, #0
  78              	.LCFI2:
  79              		.cfi_def_cfa_register 7
  62:/home/fanxinhao/Work/LiteOS_Lab_2/targets/STM32L476RG_NB476/Src/uart_debug.c ****     unsigned char value;
  63:/home/fanxinhao/Work/LiteOS_Lab_2/targets/STM32L476RG_NB476/Src/uart_debug.c ****     if(__HAL_UART_GET_FLAG(&uart_debug, UART_FLAG_RXNE) != RESET)
  80              		.loc 1 63 8
  81 0006 144B     		ldr	r3, .L5
  82 0008 1B68     		ldr	r3, [r3]
  83 000a DB69     		ldr	r3, [r3, #28]
  84 000c 03F02003 		and	r3, r3, #32
  85              		.loc 1 63 7
  86 0010 202B     		cmp	r3, #32
  87 0012 11D1     		bne	.L2
  64:/home/fanxinhao/Work/LiteOS_Lab_2/targets/STM32L476RG_NB476/Src/uart_debug.c ****     {
  65:/home/fanxinhao/Work/LiteOS_Lab_2/targets/STM32L476RG_NB476/Src/uart_debug.c ****         value = (uint8_t)(uart_debug.Instance->RDR & 0x00FF);
  88              		.loc 1 65 37
  89 0014 104B     		ldr	r3, .L5
  90 0016 1B68     		ldr	r3, [r3]
  91              		.loc 1 65 46
  92 0018 9B8C     		ldrh	r3, [r3, #36]	@ movhi
  93 001a 9BB2     		uxth	r3, r3
  94              		.loc 1 65 17
  95 001c DBB2     		uxtb	r3, r3
  96              		.loc 1 65 15
  97 001e FB71     		strb	r3, [r7, #7]
  66:/home/fanxinhao/Work/LiteOS_Lab_2/targets/STM32L476RG_NB476/Src/uart_debug.c ****         ring_buffer_write(&s_uartdebug_rcv_ring,&value,1);
  98              		.loc 1 66 9
  99 0020 FB1D     		adds	r3, r7, #7
 100 0022 0122     		movs	r2, #1
 101 0024 1946     		mov	r1, r3
 102 0026 0D48     		ldr	r0, .L5+4
 103 0028 FFF7FEFF 		bl	ring_buffer_write
  67:/home/fanxinhao/Work/LiteOS_Lab_2/targets/STM32L476RG_NB476/Src/uart_debug.c ****         LOS_SemPost(s_uartdebug_rcv_sync);
 104              		.loc 1 67 9
 105 002c 0C4B     		ldr	r3, .L5+8
 106 002e 1B68     		ldr	r3, [r3]
 107 0030 1846     		mov	r0, r3
 108 0032 FFF7FEFF 		bl	LOS_SemPost
  68:/home/fanxinhao/Work/LiteOS_Lab_2/targets/STM32L476RG_NB476/Src/uart_debug.c ****     }
  69:/home/fanxinhao/Work/LiteOS_Lab_2/targets/STM32L476RG_NB476/Src/uart_debug.c ****     else if (__HAL_UART_GET_FLAG(&uart_debug,UART_FLAG_IDLE) != RESET)
ARM GAS  /tmp/ccaGvNXs.s 			page 4


  70:/home/fanxinhao/Work/LiteOS_Lab_2/targets/STM32L476RG_NB476/Src/uart_debug.c ****     {
  71:/home/fanxinhao/Work/LiteOS_Lab_2/targets/STM32L476RG_NB476/Src/uart_debug.c ****         __HAL_UART_CLEAR_IDLEFLAG(&uart_debug);
  72:/home/fanxinhao/Work/LiteOS_Lab_2/targets/STM32L476RG_NB476/Src/uart_debug.c ****     }
  73:/home/fanxinhao/Work/LiteOS_Lab_2/targets/STM32L476RG_NB476/Src/uart_debug.c **** }
 109              		.loc 1 73 1
 110 0036 0AE0     		b	.L4
 111              	.L2:
  69:/home/fanxinhao/Work/LiteOS_Lab_2/targets/STM32L476RG_NB476/Src/uart_debug.c ****     {
 112              		.loc 1 69 14
 113 0038 074B     		ldr	r3, .L5
 114 003a 1B68     		ldr	r3, [r3]
 115 003c DB69     		ldr	r3, [r3, #28]
 116 003e 03F01003 		and	r3, r3, #16
  69:/home/fanxinhao/Work/LiteOS_Lab_2/targets/STM32L476RG_NB476/Src/uart_debug.c ****     {
 117              		.loc 1 69 13
 118 0042 102B     		cmp	r3, #16
 119 0044 03D1     		bne	.L4
  71:/home/fanxinhao/Work/LiteOS_Lab_2/targets/STM32L476RG_NB476/Src/uart_debug.c ****     }
 120              		.loc 1 71 9
 121 0046 044B     		ldr	r3, .L5
 122 0048 1B68     		ldr	r3, [r3]
 123 004a 1022     		movs	r2, #16
 124 004c 1A62     		str	r2, [r3, #32]
 125              	.L4:
 126              		.loc 1 73 1
 127 004e 00BF     		nop
 128 0050 0837     		adds	r7, r7, #8
 129              	.LCFI3:
 130              		.cfi_def_cfa_offset 8
 131 0052 BD46     		mov	sp, r7
 132              	.LCFI4:
 133              		.cfi_def_cfa_register 13
 134              		@ sp needed
 135 0054 80BD     		pop	{r7, pc}
 136              	.L6:
 137 0056 00BF     		.align	2
 138              	.L5:
 139 0058 00000000 		.word	uart_debug
 140 005c 00000000 		.word	s_uartdebug_rcv_ring
 141 0060 00000000 		.word	s_uartdebug_rcv_sync
 142              		.cfi_endproc
 143              	.LFE133:
 145              		.section	.text.shell_uart_init,"ax",%progbits
 146              		.align	1
 147              		.global	shell_uart_init
 148              		.syntax unified
 149              		.thumb
 150              		.thumb_func
 151              		.fpu fpv4-sp-d16
 153              	shell_uart_init:
 154              	.LFB134:
  74:/home/fanxinhao/Work/LiteOS_Lab_2/targets/STM32L476RG_NB476/Src/uart_debug.c **** void shell_uart_init(int baud)
  75:/home/fanxinhao/Work/LiteOS_Lab_2/targets/STM32L476RG_NB476/Src/uart_debug.c **** {
 155              		.loc 1 75 1
 156              		.cfi_startproc
 157              		@ args = 0, pretend = 0, frame = 8
 158              		@ frame_needed = 1, uses_anonymous_args = 0
ARM GAS  /tmp/ccaGvNXs.s 			page 5


 159 0000 80B5     		push	{r7, lr}
 160              	.LCFI5:
 161              		.cfi_def_cfa_offset 8
 162              		.cfi_offset 7, -8
 163              		.cfi_offset 14, -4
 164 0002 84B0     		sub	sp, sp, #16
 165              	.LCFI6:
 166              		.cfi_def_cfa_offset 24
 167 0004 02AF     		add	r7, sp, #8
 168              	.LCFI7:
 169              		.cfi_def_cfa 7, 16
 170 0006 7860     		str	r0, [r7, #4]
  76:/home/fanxinhao/Work/LiteOS_Lab_2/targets/STM32L476RG_NB476/Src/uart_debug.c ****     uart_debug.Instance = s_pUSART;
 171              		.loc 1 76 25
 172 0008 224B     		ldr	r3, .L11
 173 000a 1B68     		ldr	r3, [r3]
 174 000c 224A     		ldr	r2, .L11+4
 175 000e 1360     		str	r3, [r2]
  77:/home/fanxinhao/Work/LiteOS_Lab_2/targets/STM32L476RG_NB476/Src/uart_debug.c ****     uart_debug.Init.BaudRate = baud;
 176              		.loc 1 77 30
 177 0010 7B68     		ldr	r3, [r7, #4]
 178 0012 214A     		ldr	r2, .L11+4
 179 0014 5360     		str	r3, [r2, #4]
  78:/home/fanxinhao/Work/LiteOS_Lab_2/targets/STM32L476RG_NB476/Src/uart_debug.c ****     uart_debug.Init.WordLength = UART_WORDLENGTH_8B;
 180              		.loc 1 78 32
 181 0016 204B     		ldr	r3, .L11+4
 182 0018 0022     		movs	r2, #0
 183 001a 9A60     		str	r2, [r3, #8]
  79:/home/fanxinhao/Work/LiteOS_Lab_2/targets/STM32L476RG_NB476/Src/uart_debug.c ****     uart_debug.Init.StopBits = UART_STOPBITS_1;
 184              		.loc 1 79 30
 185 001c 1E4B     		ldr	r3, .L11+4
 186 001e 0022     		movs	r2, #0
 187 0020 DA60     		str	r2, [r3, #12]
  80:/home/fanxinhao/Work/LiteOS_Lab_2/targets/STM32L476RG_NB476/Src/uart_debug.c ****     uart_debug.Init.Parity = UART_PARITY_NONE;
 188              		.loc 1 80 28
 189 0022 1D4B     		ldr	r3, .L11+4
 190 0024 0022     		movs	r2, #0
 191 0026 1A61     		str	r2, [r3, #16]
  81:/home/fanxinhao/Work/LiteOS_Lab_2/targets/STM32L476RG_NB476/Src/uart_debug.c ****     uart_debug.Init.Mode = UART_MODE_TX_RX;
 192              		.loc 1 81 26
 193 0028 1B4B     		ldr	r3, .L11+4
 194 002a 0C22     		movs	r2, #12
 195 002c 5A61     		str	r2, [r3, #20]
  82:/home/fanxinhao/Work/LiteOS_Lab_2/targets/STM32L476RG_NB476/Src/uart_debug.c ****     uart_debug.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 196              		.loc 1 82 31
 197 002e 1A4B     		ldr	r3, .L11+4
 198 0030 0022     		movs	r2, #0
 199 0032 9A61     		str	r2, [r3, #24]
  83:/home/fanxinhao/Work/LiteOS_Lab_2/targets/STM32L476RG_NB476/Src/uart_debug.c ****     uart_debug.Init.OverSampling = UART_OVERSAMPLING_16;
 200              		.loc 1 83 34
 201 0034 184B     		ldr	r3, .L11+4
 202 0036 0022     		movs	r2, #0
 203 0038 DA61     		str	r2, [r3, #28]
  84:/home/fanxinhao/Work/LiteOS_Lab_2/targets/STM32L476RG_NB476/Src/uart_debug.c ****     if (HAL_UART_Init(&uart_debug) != HAL_OK)
 204              		.loc 1 84 9
 205 003a 1748     		ldr	r0, .L11+4
 206 003c FFF7FEFF 		bl	HAL_UART_Init
ARM GAS  /tmp/ccaGvNXs.s 			page 6


 207 0040 0346     		mov	r3, r0
 208              		.loc 1 84 8
 209 0042 002B     		cmp	r3, #0
 210 0044 21D1     		bne	.L10
  85:/home/fanxinhao/Work/LiteOS_Lab_2/targets/STM32L476RG_NB476/Src/uart_debug.c ****     {
  86:/home/fanxinhao/Work/LiteOS_Lab_2/targets/STM32L476RG_NB476/Src/uart_debug.c ****         return;
  87:/home/fanxinhao/Work/LiteOS_Lab_2/targets/STM32L476RG_NB476/Src/uart_debug.c ****     }
  88:/home/fanxinhao/Work/LiteOS_Lab_2/targets/STM32L476RG_NB476/Src/uart_debug.c ****     LOS_HwiCreate(s_uwIRQn, 3, 0, uart_debug_irq, 0);
 211              		.loc 1 88 5
 212 0046 154B     		ldr	r3, .L11+8
 213 0048 1868     		ldr	r0, [r3]
 214 004a 0023     		movs	r3, #0
 215 004c 0093     		str	r3, [sp]
 216 004e 144B     		ldr	r3, .L11+12
 217 0050 0022     		movs	r2, #0
 218 0052 0321     		movs	r1, #3
 219 0054 FFF7FEFF 		bl	LOS_HwiCreate
  89:/home/fanxinhao/Work/LiteOS_Lab_2/targets/STM32L476RG_NB476/Src/uart_debug.c ****     //__HAL_UART_ENABLE_IT(&uart_debug, UART_IT_IDLE);
  90:/home/fanxinhao/Work/LiteOS_Lab_2/targets/STM32L476RG_NB476/Src/uart_debug.c ****     __HAL_UART_ENABLE_IT(&uart_debug, UART_IT_RXNE);
 220              		.loc 1 90 5
 221 0058 0F4B     		ldr	r3, .L11+4
 222 005a 1B68     		ldr	r3, [r3]
 223 005c 1A68     		ldr	r2, [r3]
 224 005e 0E4B     		ldr	r3, .L11+4
 225 0060 1B68     		ldr	r3, [r3]
 226 0062 42F02002 		orr	r2, r2, #32
 227 0066 1A60     		str	r2, [r3]
  91:/home/fanxinhao/Work/LiteOS_Lab_2/targets/STM32L476RG_NB476/Src/uart_debug.c ****     
  92:/home/fanxinhao/Work/LiteOS_Lab_2/targets/STM32L476RG_NB476/Src/uart_debug.c ****     //create the receive buffer and receive sync
  93:/home/fanxinhao/Work/LiteOS_Lab_2/targets/STM32L476RG_NB476/Src/uart_debug.c ****     extern UINT32 osSemCreate (UINT16 usCount, UINT16 usMaxCount, UINT32 *puwSemHandle);
  94:/home/fanxinhao/Work/LiteOS_Lab_2/targets/STM32L476RG_NB476/Src/uart_debug.c ****     osSemCreate(0,CN_RCV_RING_BUFLEN,(UINT32 *)&s_uartdebug_rcv_sync);
 228              		.loc 1 94 5
 229 0068 0E4A     		ldr	r2, .L11+16
 230 006a 8021     		movs	r1, #128
 231 006c 0020     		movs	r0, #0
 232 006e FFF7FEFF 		bl	osSemCreate
  95:/home/fanxinhao/Work/LiteOS_Lab_2/targets/STM32L476RG_NB476/Src/uart_debug.c ****     ring_buffer_init(&s_uartdebug_rcv_ring,s_uartdebug_rcv_ringmem,CN_RCV_RING_BUFLEN,0,0);
 233              		.loc 1 95 5
 234 0072 0023     		movs	r3, #0
 235 0074 0093     		str	r3, [sp]
 236 0076 0023     		movs	r3, #0
 237 0078 8022     		movs	r2, #128
 238 007a 0B49     		ldr	r1, .L11+20
 239 007c 0B48     		ldr	r0, .L11+24
 240 007e FFF7FEFF 		bl	ring_buffer_init
  96:/home/fanxinhao/Work/LiteOS_Lab_2/targets/STM32L476RG_NB476/Src/uart_debug.c ****     s_uart_init = true;
 241              		.loc 1 96 17
 242 0082 0B4B     		ldr	r3, .L11+28
 243 0084 0122     		movs	r2, #1
 244 0086 1A60     		str	r2, [r3]
 245 0088 00E0     		b	.L7
 246              	.L10:
  86:/home/fanxinhao/Work/LiteOS_Lab_2/targets/STM32L476RG_NB476/Src/uart_debug.c ****     }
 247              		.loc 1 86 9
 248 008a 00BF     		nop
 249              	.L7:
  97:/home/fanxinhao/Work/LiteOS_Lab_2/targets/STM32L476RG_NB476/Src/uart_debug.c **** 
ARM GAS  /tmp/ccaGvNXs.s 			page 7


  98:/home/fanxinhao/Work/LiteOS_Lab_2/targets/STM32L476RG_NB476/Src/uart_debug.c **** }
 250              		.loc 1 98 1
 251 008c 0837     		adds	r7, r7, #8
 252              	.LCFI8:
 253              		.cfi_def_cfa_offset 8
 254 008e BD46     		mov	sp, r7
 255              	.LCFI9:
 256              		.cfi_def_cfa_register 13
 257              		@ sp needed
 258 0090 80BD     		pop	{r7, pc}
 259              	.L12:
 260 0092 00BF     		.align	2
 261              	.L11:
 262 0094 00000000 		.word	s_pUSART
 263 0098 00000000 		.word	uart_debug
 264 009c 00000000 		.word	s_uwIRQn
 265 00a0 00000000 		.word	uart_debug_irq
 266 00a4 00000000 		.word	s_uartdebug_rcv_sync
 267 00a8 00000000 		.word	s_uartdebug_rcv_ringmem
 268 00ac 00000000 		.word	s_uartdebug_rcv_ring
 269 00b0 00000000 		.word	s_uart_init
 270              		.cfi_endproc
 271              	.LFE134:
 273              		.section	.text._write,"ax",%progbits
 274              		.align	1
 275              		.global	_write
 276              		.syntax unified
 277              		.thumb
 278              		.thumb_func
 279              		.fpu fpv4-sp-d16
 281              	_write:
 282              	.LFB135:
  99:/home/fanxinhao/Work/LiteOS_Lab_2/targets/STM32L476RG_NB476/Src/uart_debug.c **** 
 100:/home/fanxinhao/Work/LiteOS_Lab_2/targets/STM32L476RG_NB476/Src/uart_debug.c **** 
 101:/home/fanxinhao/Work/LiteOS_Lab_2/targets/STM32L476RG_NB476/Src/uart_debug.c **** /* define fputc */
 102:/home/fanxinhao/Work/LiteOS_Lab_2/targets/STM32L476RG_NB476/Src/uart_debug.c **** #if defined ( __CC_ARM ) || defined ( __ICCARM__ )  /* KEIL and IAR: printf will call fputc to prin
 103:/home/fanxinhao/Work/LiteOS_Lab_2/targets/STM32L476RG_NB476/Src/uart_debug.c **** int fputc(int ch, FILE *f)
 104:/home/fanxinhao/Work/LiteOS_Lab_2/targets/STM32L476RG_NB476/Src/uart_debug.c **** {
 105:/home/fanxinhao/Work/LiteOS_Lab_2/targets/STM32L476RG_NB476/Src/uart_debug.c ****     HAL_UART_Transmit(&uart_debug, (uint8_t *)&ch, 1, 0xFFFF);
 106:/home/fanxinhao/Work/LiteOS_Lab_2/targets/STM32L476RG_NB476/Src/uart_debug.c ****     return ch;
 107:/home/fanxinhao/Work/LiteOS_Lab_2/targets/STM32L476RG_NB476/Src/uart_debug.c **** }
 108:/home/fanxinhao/Work/LiteOS_Lab_2/targets/STM32L476RG_NB476/Src/uart_debug.c **** int fgetc(FILE *f){
 109:/home/fanxinhao/Work/LiteOS_Lab_2/targets/STM32L476RG_NB476/Src/uart_debug.c ****     int ret = 0;
 110:/home/fanxinhao/Work/LiteOS_Lab_2/targets/STM32L476RG_NB476/Src/uart_debug.c ****     unsigned char  value;
 111:/home/fanxinhao/Work/LiteOS_Lab_2/targets/STM32L476RG_NB476/Src/uart_debug.c ****     do
 112:/home/fanxinhao/Work/LiteOS_Lab_2/targets/STM32L476RG_NB476/Src/uart_debug.c ****     {
 113:/home/fanxinhao/Work/LiteOS_Lab_2/targets/STM32L476RG_NB476/Src/uart_debug.c ****         if(LOS_OK == LOS_SemPend(s_uartdebug_rcv_sync,LOS_WAIT_FOREVER))
 114:/home/fanxinhao/Work/LiteOS_Lab_2/targets/STM32L476RG_NB476/Src/uart_debug.c ****         {
 115:/home/fanxinhao/Work/LiteOS_Lab_2/targets/STM32L476RG_NB476/Src/uart_debug.c ****             ret = ring_buffer_read(&s_uartdebug_rcv_ring,&value,1);
 116:/home/fanxinhao/Work/LiteOS_Lab_2/targets/STM32L476RG_NB476/Src/uart_debug.c ****         }
 117:/home/fanxinhao/Work/LiteOS_Lab_2/targets/STM32L476RG_NB476/Src/uart_debug.c ****     }while(ret <=0);
 118:/home/fanxinhao/Work/LiteOS_Lab_2/targets/STM32L476RG_NB476/Src/uart_debug.c ****     ret = value;
 119:/home/fanxinhao/Work/LiteOS_Lab_2/targets/STM32L476RG_NB476/Src/uart_debug.c ****     return ret;
 120:/home/fanxinhao/Work/LiteOS_Lab_2/targets/STM32L476RG_NB476/Src/uart_debug.c **** }
 121:/home/fanxinhao/Work/LiteOS_Lab_2/targets/STM32L476RG_NB476/Src/uart_debug.c **** #elif defined ( __GNUC__ )  /* GCC: printf will call _write to print */
 122:/home/fanxinhao/Work/LiteOS_Lab_2/targets/STM32L476RG_NB476/Src/uart_debug.c **** 
 123:/home/fanxinhao/Work/LiteOS_Lab_2/targets/STM32L476RG_NB476/Src/uart_debug.c **** 
ARM GAS  /tmp/ccaGvNXs.s 			page 8


 124:/home/fanxinhao/Work/LiteOS_Lab_2/targets/STM32L476RG_NB476/Src/uart_debug.c **** 
 125:/home/fanxinhao/Work/LiteOS_Lab_2/targets/STM32L476RG_NB476/Src/uart_debug.c **** 
 126:/home/fanxinhao/Work/LiteOS_Lab_2/targets/STM32L476RG_NB476/Src/uart_debug.c **** __attribute__((used)) int _write(int fd, char *ptr, int len)
 127:/home/fanxinhao/Work/LiteOS_Lab_2/targets/STM32L476RG_NB476/Src/uart_debug.c **** {
 283              		.loc 1 127 1
 284              		.cfi_startproc
 285              		@ args = 0, pretend = 0, frame = 16
 286              		@ frame_needed = 1, uses_anonymous_args = 0
 287 0000 80B5     		push	{r7, lr}
 288              	.LCFI10:
 289              		.cfi_def_cfa_offset 8
 290              		.cfi_offset 7, -8
 291              		.cfi_offset 14, -4
 292 0002 84B0     		sub	sp, sp, #16
 293              	.LCFI11:
 294              		.cfi_def_cfa_offset 24
 295 0004 00AF     		add	r7, sp, #0
 296              	.LCFI12:
 297              		.cfi_def_cfa_register 7
 298 0006 F860     		str	r0, [r7, #12]
 299 0008 B960     		str	r1, [r7, #8]
 300 000a 7A60     		str	r2, [r7, #4]
 128:/home/fanxinhao/Work/LiteOS_Lab_2/targets/STM32L476RG_NB476/Src/uart_debug.c ****     
 129:/home/fanxinhao/Work/LiteOS_Lab_2/targets/STM32L476RG_NB476/Src/uart_debug.c ****     if(s_uart_init)
 301              		.loc 1 129 8
 302 000c 084B     		ldr	r3, .L16
 303 000e 1B68     		ldr	r3, [r3]
 304              		.loc 1 129 7
 305 0010 002B     		cmp	r3, #0
 306 0012 07D0     		beq	.L14
 130:/home/fanxinhao/Work/LiteOS_Lab_2/targets/STM32L476RG_NB476/Src/uart_debug.c ****     {
 131:/home/fanxinhao/Work/LiteOS_Lab_2/targets/STM32L476RG_NB476/Src/uart_debug.c ****         HAL_UART_Transmit(&uart_debug, (uint8_t *)ptr, len, 0xFFFF);
 307              		.loc 1 131 9
 308 0014 7B68     		ldr	r3, [r7, #4]
 309 0016 9AB2     		uxth	r2, r3
 310 0018 4FF6FF73 		movw	r3, #65535
 311 001c B968     		ldr	r1, [r7, #8]
 312 001e 0548     		ldr	r0, .L16+4
 313 0020 FFF7FEFF 		bl	HAL_UART_Transmit
 314              	.L14:
 132:/home/fanxinhao/Work/LiteOS_Lab_2/targets/STM32L476RG_NB476/Src/uart_debug.c ****     }
 133:/home/fanxinhao/Work/LiteOS_Lab_2/targets/STM32L476RG_NB476/Src/uart_debug.c ****     return len;
 315              		.loc 1 133 12
 316 0024 7B68     		ldr	r3, [r7, #4]
 134:/home/fanxinhao/Work/LiteOS_Lab_2/targets/STM32L476RG_NB476/Src/uart_debug.c **** }
 317              		.loc 1 134 1
 318 0026 1846     		mov	r0, r3
 319 0028 1037     		adds	r7, r7, #16
 320              	.LCFI13:
 321              		.cfi_def_cfa_offset 8
 322 002a BD46     		mov	sp, r7
 323              	.LCFI14:
 324              		.cfi_def_cfa_register 13
 325              		@ sp needed
 326 002c 80BD     		pop	{r7, pc}
 327              	.L17:
 328 002e 00BF     		.align	2
ARM GAS  /tmp/ccaGvNXs.s 			page 9


 329              	.L16:
 330 0030 00000000 		.word	s_uart_init
 331 0034 00000000 		.word	uart_debug
 332              		.cfi_endproc
 333              	.LFE135:
 335              		.section	.text._read,"ax",%progbits
 336              		.align	1
 337              		.global	_read
 338              		.syntax unified
 339              		.thumb
 340              		.thumb_func
 341              		.fpu fpv4-sp-d16
 343              	_read:
 344              	.LFB136:
 135:/home/fanxinhao/Work/LiteOS_Lab_2/targets/STM32L476RG_NB476/Src/uart_debug.c **** __attribute__((used)) int _read(int fd, char *ptr, int len)
 136:/home/fanxinhao/Work/LiteOS_Lab_2/targets/STM32L476RG_NB476/Src/uart_debug.c **** {
 345              		.loc 1 136 1
 346              		.cfi_startproc
 347              		@ args = 0, pretend = 0, frame = 24
 348              		@ frame_needed = 1, uses_anonymous_args = 0
 349 0000 80B5     		push	{r7, lr}
 350              	.LCFI15:
 351              		.cfi_def_cfa_offset 8
 352              		.cfi_offset 7, -8
 353              		.cfi_offset 14, -4
 354 0002 86B0     		sub	sp, sp, #24
 355              	.LCFI16:
 356              		.cfi_def_cfa_offset 32
 357 0004 00AF     		add	r7, sp, #0
 358              	.LCFI17:
 359              		.cfi_def_cfa_register 7
 360 0006 F860     		str	r0, [r7, #12]
 361 0008 B960     		str	r1, [r7, #8]
 362 000a 7A60     		str	r2, [r7, #4]
 137:/home/fanxinhao/Work/LiteOS_Lab_2/targets/STM32L476RG_NB476/Src/uart_debug.c ****     int ret = 0;
 363              		.loc 1 137 9
 364 000c 0023     		movs	r3, #0
 365 000e 7B61     		str	r3, [r7, #20]
 366              	.L20:
 138:/home/fanxinhao/Work/LiteOS_Lab_2/targets/STM32L476RG_NB476/Src/uart_debug.c ****     unsigned char  value;
 139:/home/fanxinhao/Work/LiteOS_Lab_2/targets/STM32L476RG_NB476/Src/uart_debug.c ****     do
 140:/home/fanxinhao/Work/LiteOS_Lab_2/targets/STM32L476RG_NB476/Src/uart_debug.c ****     {
 141:/home/fanxinhao/Work/LiteOS_Lab_2/targets/STM32L476RG_NB476/Src/uart_debug.c ****         if(LOS_OK == LOS_SemPend(s_uartdebug_rcv_sync,LOS_WAIT_FOREVER))
 367              		.loc 1 141 22
 368 0010 0E4B     		ldr	r3, .L22
 369 0012 1B68     		ldr	r3, [r3]
 370 0014 4FF0FF31 		mov	r1, #-1
 371 0018 1846     		mov	r0, r3
 372 001a FFF7FEFF 		bl	LOS_SemPend
 373 001e 0346     		mov	r3, r0
 374              		.loc 1 141 11
 375 0020 002B     		cmp	r3, #0
 376 0022 07D1     		bne	.L19
 142:/home/fanxinhao/Work/LiteOS_Lab_2/targets/STM32L476RG_NB476/Src/uart_debug.c ****         {
 143:/home/fanxinhao/Work/LiteOS_Lab_2/targets/STM32L476RG_NB476/Src/uart_debug.c ****             ret = ring_buffer_read(&s_uartdebug_rcv_ring,&value,1);
 377              		.loc 1 143 19
 378 0024 07F11303 		add	r3, r7, #19
ARM GAS  /tmp/ccaGvNXs.s 			page 10


 379 0028 0122     		movs	r2, #1
 380 002a 1946     		mov	r1, r3
 381 002c 0848     		ldr	r0, .L22+4
 382 002e FFF7FEFF 		bl	ring_buffer_read
 383 0032 7861     		str	r0, [r7, #20]
 384              	.L19:
 144:/home/fanxinhao/Work/LiteOS_Lab_2/targets/STM32L476RG_NB476/Src/uart_debug.c ****         }
 145:/home/fanxinhao/Work/LiteOS_Lab_2/targets/STM32L476RG_NB476/Src/uart_debug.c ****     }while(ret <=0);
 385              		.loc 1 145 5
 386 0034 7B69     		ldr	r3, [r7, #20]
 387 0036 002B     		cmp	r3, #0
 388 0038 EADD     		ble	.L20
 146:/home/fanxinhao/Work/LiteOS_Lab_2/targets/STM32L476RG_NB476/Src/uart_debug.c ****     *(unsigned char *)ptr = value;
 389              		.loc 1 146 27
 390 003a FA7C     		ldrb	r2, [r7, #19]	@ zero_extendqisi2
 391 003c BB68     		ldr	r3, [r7, #8]
 392 003e 1A70     		strb	r2, [r3]
 147:/home/fanxinhao/Work/LiteOS_Lab_2/targets/STM32L476RG_NB476/Src/uart_debug.c ****     return 1;
 393              		.loc 1 147 12
 394 0040 0123     		movs	r3, #1
 148:/home/fanxinhao/Work/LiteOS_Lab_2/targets/STM32L476RG_NB476/Src/uart_debug.c **** }
 395              		.loc 1 148 1
 396 0042 1846     		mov	r0, r3
 397 0044 1837     		adds	r7, r7, #24
 398              	.LCFI18:
 399              		.cfi_def_cfa_offset 8
 400 0046 BD46     		mov	sp, r7
 401              	.LCFI19:
 402              		.cfi_def_cfa_register 13
 403              		@ sp needed
 404 0048 80BD     		pop	{r7, pc}
 405              	.L23:
 406 004a 00BF     		.align	2
 407              	.L22:
 408 004c 00000000 		.word	s_uartdebug_rcv_sync
 409 0050 00000000 		.word	s_uartdebug_rcv_ring
 410              		.cfi_endproc
 411              	.LFE136:
 413              		.text
 414              	.Letext0:
 415              		.file 2 "/home/fanxinhao/toolchain/gcc-arm-none-eabi-9-2019-q4-major/arm-none-eabi/include/machine
 416              		.file 3 "/home/fanxinhao/toolchain/gcc-arm-none-eabi-9-2019-q4-major/arm-none-eabi/include/sys/_st
 417              		.file 4 "/home/fanxinhao/Work/LiteOS_Lab_2/iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h"
 418              		.file 5 "/home/fanxinhao/Work/LiteOS_Lab_2/targets/STM32L476RG_NB476/Inc/system_stm32l4xx.h"
 419              		.file 6 "/home/fanxinhao/Work/LiteOS_Lab_2/targets/STM32L476RG_NB476/Inc/stm32l476xx.h"
 420              		.file 7 "/home/fanxinhao/Work/LiteOS_Lab_2/targets/STM32L476RG_NB476/Inc/stm32l4xx.h"
 421              		.file 8 "/home/fanxinhao/toolchain/gcc-arm-none-eabi-9-2019-q4-major/arm-none-eabi/include/sys/loc
 422              		.file 9 "/home/fanxinhao/toolchain/gcc-arm-none-eabi-9-2019-q4-major/arm-none-eabi/include/sys/_ty
 423              		.file 10 "/home/fanxinhao/toolchain/gcc-arm-none-eabi-9-2019-q4-major/lib/gcc/arm-none-eabi/9.2.1/
 424              		.file 11 "/home/fanxinhao/toolchain/gcc-arm-none-eabi-9-2019-q4-major/arm-none-eabi/include/sys/re
 425              		.file 12 "/home/fanxinhao/Work/LiteOS_Lab_2/drivers/third_party/ST/STM32L4xx_HAL_Driver/Inc/stm32l
 426              		.file 13 "/home/fanxinhao/Work/LiteOS_Lab_2/drivers/third_party/ST/STM32L4xx_HAL_Driver/Inc/stm32l
 427              		.file 14 "/home/fanxinhao/Work/LiteOS_Lab_2/drivers/third_party/ST/STM32L4xx_HAL_Driver/Inc/stm32l
 428              		.file 15 "/home/fanxinhao/Work/LiteOS_Lab_2/iot_link/os/liteos/include/los_typedef.h"
 429              		.file 16 "/home/fanxinhao/Work/LiteOS_Lab_2/iot_link/os/liteos/include/los_config.h"
 430              		.file 17 "/home/fanxinhao/Work/LiteOS_Lab_2/iot_link/os/liteos/include/los_err.h"
 431              		.file 18 "/home/fanxinhao/Work/LiteOS_Lab_2/iot_link/os/liteos/arch/arm/arm-m/include/los_hwi.h"
ARM GAS  /tmp/ccaGvNXs.s 			page 11


 432              		.file 19 "/home/fanxinhao/Work/LiteOS_Lab_2/targets/STM32L476RG_NB476/Inc/usart.h"
 433              		.file 20 "/home/fanxinhao/Work/LiteOS_Lab_2/iot_link/link_misc/link_misc.h"
 434              		.file 21 "/home/fanxinhao/Work/LiteOS_Lab_2/iot_link/os/liteos/include/los_tick.h"
 435              		.file 22 "/home/fanxinhao/Work/LiteOS_Lab_2/iot_link/os/liteos/include/los_task.h"
ARM GAS  /tmp/ccaGvNXs.s 			page 12


DEFINED SYMBOLS
                            *ABS*:0000000000000000 uart_debug.c
     /tmp/ccaGvNXs.s:18     .data.s_pUSART:0000000000000000 $d
     /tmp/ccaGvNXs.s:21     .data.s_pUSART:0000000000000000 s_pUSART
     /tmp/ccaGvNXs.s:24     .data.s_uwIRQn:0000000000000000 $d
     /tmp/ccaGvNXs.s:27     .data.s_uwIRQn:0000000000000000 s_uwIRQn
     /tmp/ccaGvNXs.s:30     .bss.s_uart_init:0000000000000000 $d
     /tmp/ccaGvNXs.s:33     .bss.s_uart_init:0000000000000000 s_uart_init
                            *COM*:0000000000000078 uart_debug
     /tmp/ccaGvNXs.s:37     .bss.s_uartdebug_rcv_ring:0000000000000000 $d
     /tmp/ccaGvNXs.s:40     .bss.s_uartdebug_rcv_ring:0000000000000000 s_uartdebug_rcv_ring
     /tmp/ccaGvNXs.s:43     .bss.s_uartdebug_rcv_ringmem:0000000000000000 $d
     /tmp/ccaGvNXs.s:46     .bss.s_uartdebug_rcv_ringmem:0000000000000000 s_uartdebug_rcv_ringmem
     /tmp/ccaGvNXs.s:49     .bss.s_uartdebug_rcv_sync:0000000000000000 $d
     /tmp/ccaGvNXs.s:52     .bss.s_uartdebug_rcv_sync:0000000000000000 s_uartdebug_rcv_sync
     /tmp/ccaGvNXs.s:55     .text.uart_debug_irq:0000000000000000 $t
     /tmp/ccaGvNXs.s:62     .text.uart_debug_irq:0000000000000000 uart_debug_irq
     /tmp/ccaGvNXs.s:139    .text.uart_debug_irq:0000000000000058 $d
     /tmp/ccaGvNXs.s:146    .text.shell_uart_init:0000000000000000 $t
     /tmp/ccaGvNXs.s:153    .text.shell_uart_init:0000000000000000 shell_uart_init
     /tmp/ccaGvNXs.s:262    .text.shell_uart_init:0000000000000094 $d
     /tmp/ccaGvNXs.s:274    .text._write:0000000000000000 $t
     /tmp/ccaGvNXs.s:281    .text._write:0000000000000000 _write
     /tmp/ccaGvNXs.s:330    .text._write:0000000000000030 $d
     /tmp/ccaGvNXs.s:336    .text._read:0000000000000000 $t
     /tmp/ccaGvNXs.s:343    .text._read:0000000000000000 _read
     /tmp/ccaGvNXs.s:408    .text._read:000000000000004c $d

UNDEFINED SYMBOLS
ring_buffer_write
LOS_SemPost
HAL_UART_Init
LOS_HwiCreate
osSemCreate
ring_buffer_init
HAL_UART_Transmit
LOS_SemPend
ring_buffer_read
