set -tmpdir /home/race/ise_projects/test/arm/synthesis/xst_temp_dir/
run
-opt_mode speed
-netlist_hierarchy as_optimized
-opt_level 1
-p xc7z020clg484-1
-top arm_axi_interconnect_1_wrapper
-ifmt MIXED
-ifn arm_axi_interconnect_1_wrapper_xst.prj
-ofn ../implementation/arm_axi_interconnect_1_wrapper.ngc
-hierarchy_separator /
-iobuf NO
-sd {../implementation}
-vlgincdir {"/home/race/ise_projects/test/arm/pcores/" "/opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxBFMinterface/pcores/" "/opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/" }
