#Generated by Samanoudy Conversion Tool compiled on 2019-04-22 21:12:35.794916

VERSION 5.7 ;
NAMESCASESENSITIVE ON ;
DIVIDERCHAR "/" ;
BUSBITCHARS "<>" ;
DESIGN mux4x1 ;
UNITS DISTANCE MICRONS 100 ;
DIEAREA ( 0 0 ) ( 4922 4922 ) ;

ROW ROW_0 core 0 0 N DO 2 BY 1 STEP 160 0 ;
ROW ROW_1 core 0 2000 FS DO 2 BY 1 STEP 160 0 ;

TRACKS X 0 DO 16 STEP 320 LAYER metal4 ;
TRACKS Y 0 DO 25 STEP 200 LAYER metal1 ;
TRACKS Y 0 DO 25 STEP 200 LAYER metal3 ;
TRACKS X 0 DO 31 STEP 160 LAYER metal2 ;

VIAS 3 ;
  - M3_M2
  + RECT metal3 ( -40.0 -40.0 ) ( 40.0 40.0 )
  + RECT via2 ( -20.0 -20.0 ) ( 20.0 20.0 )
  + RECT metal2 ( -40.0 -40.0 ) ( 40.0 40.0 ) ;
  - M2_M1
  + RECT metal1 ( -40.0 -40.0 ) ( 40.0 40.0 )
  + RECT via1 ( -20.0 -20.0 ) ( 20.0 20.0 )
  + RECT metal2 ( -40.0 -40.0 ) ( 40.0 40.0 ) ;
  - M4_M3
  + RECT metal4 ( -60.0 -60.0 ) ( 60.0 60.0 )
  + RECT metal3 ( -40.0 -40.0 ) ( 40.0 40.0 )
  + RECT via3 ( -20.0 -20.0 ) ( 20.0 20.0 ) ;
END VIAS

COMPONENTS 15 ;
  - NAND3X1_1 NAND3X1 ;
  - INVX1_1 INVX1 ;
  - AOI22X1_1 AOI22X1 ;
  - OAI21X1_1 OAI21X1 ;
  - INVX1_2 INVX1 ;
  - NAND3X1_2 NAND3X1 ;
  - AND2X2_1 AND2X2 ;
  - NOR2X1_1 NOR2X1 ;
  - INVX1_3 INVX1 ;
  - INVX1_4 INVX1 ;
  - OAI21X1_2 OAI21X1 ;
  - NAND3X1_3 NAND3X1 ;
  - NAND3X1_4 NAND3X1 ;
  - AND2X2_2 AND2X2 ;
  - AOI22X1_2 AOI22X1 ;
END COMPONENTS

PINS 12 ;
  - a<0> + NET a<0> + DIRECTION INPUT + USE SIGNAL ;
  - a<1> + NET a<1> + DIRECTION INPUT + USE SIGNAL ;
  - c<0> + NET c<0> + DIRECTION INPUT + USE SIGNAL ;
  - c<1> + NET c<1> + DIRECTION INPUT + USE SIGNAL ;
  - b<0> + NET b<0> + DIRECTION INPUT + USE SIGNAL ;
  - b<1> + NET b<1> + DIRECTION INPUT + USE SIGNAL ;
  - d<0> + NET d<0> + DIRECTION INPUT + USE SIGNAL ;
  - d<1> + NET d<1> + DIRECTION INPUT + USE SIGNAL ;
  - y<0> + NET y<0> + DIRECTION OUTPUT + USE SIGNAL ;
  - y<1> + NET y<1> + DIRECTION OUTPUT + USE SIGNAL ;
  - sel<0> + NET sel<0> + DIRECTION INPUT + USE SIGNAL ;
  - sel<1> + NET sel<1> + DIRECTION INPUT + USE SIGNAL ;
END PINS

SPECIALNETS 2 ;
- gnd
  + USE SIGNAL ;
- vdd
  + USE SIGNAL ;
END SPECIALNETS

NETS 25 ;
- a<0>
  ( PIN a<0> )
  ( INVX1_1 A )
  + USE SIGNAL ;
- a<1>
  ( PIN a<1> )
  ( INVX1_2 A )
  + USE SIGNAL ;
- $abc$218$n22_1
  ( AOI22X1_1 A )
  ( INVX1_2 Y )
  + USE SIGNAL ;
- c<0>
  ( PIN c<0> )
  ( OAI21X1_2 A )
  + USE SIGNAL ;
- c<1>
  ( PIN c<1> )
  ( OAI21X1_1 A )
  + USE SIGNAL ;
- b<0>
  ( PIN b<0> )
  ( NAND3X1_4 B )
  + USE SIGNAL ;
- b<1>
  ( PIN b<1> )
  ( NAND3X1_1 B )
  + USE SIGNAL ;
- d<0>
  ( PIN d<0> )
  ( NAND3X1_3 C )
  + USE SIGNAL ;
- d<1>
  ( PIN d<1> )
  ( NAND3X1_2 C )
  + USE SIGNAL ;
- $abc$218$n25
  ( AOI22X1_1 D )
  ( AND2X2_1 Y )
  + USE SIGNAL ;
- $abc$218$n23
  ( NAND3X1_2 Y )
  ( AND2X2_1 B )
  + USE SIGNAL ;
- $abc$218$n24_1
  ( NAND3X1_1 Y )
  ( AND2X2_1 A )
  + USE SIGNAL ;
- $abc$218$n16_1
  ( OAI21X1_1 C )
  ( INVX1_4 Y )
  ( OAI21X1_2 C )
  + USE SIGNAL ;
- $abc$218$n20_1
  ( AND2X2_2 Y )
  ( AOI22X1_2 D )
  + USE SIGNAL ;
- $abc$218$n13
  ( INVX1_1 Y )
  ( AOI22X1_2 A )
  + USE SIGNAL ;
- sel<0>
  ( PIN sel<0> )
  ( NAND3X1_1 A )
  ( NAND3X1_2 B )
  ( NOR2X1_1 B )
  ( INVX1_4 A )
  ( NAND3X1_3 B )
  ( NAND3X1_4 A )
  + USE SIGNAL ;
- sel<1>
  ( PIN sel<1> )
  ( NAND3X1_2 A )
  ( NOR2X1_1 A )
  ( INVX1_3 A )
  ( NAND3X1_3 A )
  + USE SIGNAL ;
- $abc$218$n15
  ( NAND3X1_1 C )
  ( OAI21X1_1 B )
  ( INVX1_3 Y )
  ( OAI21X1_2 B )
  ( NAND3X1_4 C )
  + USE SIGNAL ;
- $abc$218$n18_1
  ( NAND3X1_3 Y )
  ( AND2X2_2 B )
  + USE SIGNAL ;
- $abc$218$n17
  ( OAI21X1_2 Y )
  ( AOI22X1_2 C )
  + USE SIGNAL ;
- y<0>
  ( PIN y<0> )
  ( AOI22X1_2 Y )
  + USE SIGNAL ;
- y<1>
  ( PIN y<1> )
  ( AOI22X1_1 Y )
  + USE SIGNAL ;
- $abc$218$n14_1
  ( AOI22X1_1 B )
  ( NOR2X1_1 Y )
  ( AOI22X1_2 B )
  + USE SIGNAL ;
- $abc$218$n26
  ( AOI22X1_1 C )
  ( OAI21X1_1 Y )
  + USE SIGNAL ;
- $abc$218$n19_1
  ( NAND3X1_4 Y )
  ( AND2X2_2 A )
  + USE SIGNAL ;
END NETS

END DESIGN
