verilog-cexp-indent is a variable defined in `verilog-mode.el'.<br/>Its value is 2<br/><br/>  This variable is safe as a file local variable if its value<br/>  satisfies the predicate `integerp'.<br/><br/>Documentation:<br/>Indentation of Verilog statements split across lines.<br/><br/>You can customize this variable.