{"vcs1":{"timestamp_begin":1740051337.686112865, "rt":4.32, "ut":4.08, "st":0.17}}
{"vcselab":{"timestamp_begin":1740051342.085711361, "rt":0.27, "ut":0.16, "st":0.11}}
{"link":{"timestamp_begin":1740051342.416153121, "rt":0.24, "ut":0.11, "st":0.13}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1740051337.384256491}
{"VCS_COMP_START_TIME": 1740051337.384256491}
{"VCS_COMP_END_TIME": 1740051342.724683977}
{"VCS_USER_OPTIONS": "-sverilog -ntb_opts uvm -timescale=1ns/1ns top.sv -o sim"}
{"vcs1": {"peak_mem": 287852}}
{"vcselab": {"peak_mem": 150352}}
