Release 14.6 - xst P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.18 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.18 secs
 
--> Reading design: level_0.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "level_0.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "level_0"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : level_0
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "E:\CS M152A\lab4\score_main.v" into library work
Parsing module <score_main>.
Analyzing Verilog file "E:\CS M152A\lab4\debounce - Copy.v" into library work
Parsing module <debounce>.
Analyzing Verilog file "E:\CS M152A\lab4\clock_selector - Copy.v" into library work
Parsing module <clock_selector>.
Analyzing Verilog file "E:\CS M152A\lab4\clock_divider.v" into library work
Parsing module <clock_divider>.
Analyzing Verilog file "E:\CS M152A\lab4\level_0.v" into library work
Parsing module <level_0>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <level_0>.

Elaborating module <clock_divider>.

Elaborating module <clock_selector>.

Elaborating module <debounce>.
WARNING:HDLCompiler:604 - "E:\CS M152A\lab4\level_0.v" Line 102: Module instantiation should have an instance name

Elaborating module <score_main>.
WARNING:HDLCompiler:413 - "E:\CS M152A\lab4\score_main.v" Line 70: Result of 2-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "E:\CS M152A\lab4\score_main.v" Line 76: Result of 2-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "E:\CS M152A\lab4\level_0.v" Line 114: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "E:\CS M152A\lab4\level_0.v" Line 126: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "E:\CS M152A\lab4\level_0.v" Line 143: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "E:\CS M152A\lab4\level_0.v" Line 147: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "E:\CS M152A\lab4\level_0.v" Line 151: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "E:\CS M152A\lab4\level_0.v" Line 155: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "E:\CS M152A\lab4\level_0.v" Line 159: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "E:\CS M152A\lab4\level_0.v" Line 163: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "E:\CS M152A\lab4\level_0.v" Line 167: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "E:\CS M152A\lab4\level_0.v" Line 171: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "E:\CS M152A\lab4\level_0.v" Line 175: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "E:\CS M152A\lab4\level_0.v" Line 179: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "E:\CS M152A\lab4\level_0.v" Line 183: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "E:\CS M152A\lab4\level_0.v" Line 187: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "E:\CS M152A\lab4\level_0.v" Line 191: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "E:\CS M152A\lab4\level_0.v" Line 254: Result of 13-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "E:\CS M152A\lab4\level_0.v" Line 266: Result of 13-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "E:\CS M152A\lab4\level_0.v" Line 276: Result of 3-bit expression is truncated to fit in 2-bit target.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <level_0>.
    Related source file is "E:\CS M152A\lab4\level_0.v".
    Found 4-bit register for signal <lvl>.
    Found 8-bit register for signal <ds>.
    Found 4-bit register for signal <mv_cnt>.
    Found 8-bit register for signal <ds_height>.
    Found 8-bit register for signal <ds_move_height>.
    Found 8-bit register for signal <seg>.
    Found 4-bit register for signal <an>.
    Found 8-bit register for signal <JA>.
    Found 8-bit register for signal <JB>.
    Found 8-bit register for signal <flash>.
    Found 12-bit register for signal <flash_counter>.
    Found 2-bit register for signal <count>.
    Found 8-bit register for signal <base>.
    Found 4-bit adder for signal <lvl[3]_GND_1_o_add_7_OUT> created at line 126.
    Found 4-bit adder for signal <mv_cnt[3]_GND_1_o_add_44_OUT> created at line 191.
    Found 12-bit adder for signal <flash_counter[11]_GND_1_o_add_104_OUT> created at line 266.
    Found 2-bit adder for signal <count[1]_GND_1_o_add_110_OUT> created at line 276.
    Found 8x16-bit Read Only RAM for signal <_n0431>
    Found 8-bit comparator not equal for signal <n0001> created at line 122
    Summary:
	inferred   1 RAM(s).
	inferred   4 Adder/Subtractor(s).
	inferred  90 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  19 Multiplexer(s).
Unit <level_0> synthesized.

Synthesizing Unit <clock_divider>.
    Related source file is "E:\CS M152A\lab4\clock_divider.v".
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <blinking_output>.
    Found 32-bit register for signal <debounce_counter>.
    Found 1-bit register for signal <debounce_output>.
    Found 32-bit register for signal <led_counter>.
    Found 1-bit register for signal <led_output>.
    Found 32-bit register for signal <lvl_1_counter>.
    Found 1-bit register for signal <lvl_1_output>.
    Found 32-bit register for signal <lvl_2_counter>.
    Found 1-bit register for signal <lvl_2_output>.
    Found 32-bit register for signal <lvl_3_counter>.
    Found 1-bit register for signal <lvl_3_output>.
    Found 32-bit register for signal <blinking_counter>.
    Found 32-bit adder for signal <blinking_counter[31]_GND_2_o_add_2_OUT> created at line 46.
    Found 32-bit adder for signal <debounce_counter[31]_GND_2_o_add_7_OUT> created at line 60.
    Found 32-bit adder for signal <led_counter[31]_GND_2_o_add_12_OUT> created at line 74.
    Found 32-bit adder for signal <lvl_1_counter[31]_GND_2_o_add_17_OUT> created at line 88.
    Found 32-bit adder for signal <lvl_2_counter[31]_GND_2_o_add_22_OUT> created at line 102.
    Found 32-bit adder for signal <lvl_3_counter[31]_GND_2_o_add_27_OUT> created at line 116.
    Summary:
	inferred   6 Adder/Subtractor(s).
	inferred 198 D-type flip-flop(s).
Unit <clock_divider> synthesized.

Synthesizing Unit <clock_selector>.
    Related source file is "E:\CS M152A\lab4\clock_selector - Copy.v".
    Found 4-bit comparator lessequal for signal <n0000> created at line 46
    Found 4-bit comparator lessequal for signal <n0002> created at line 49
    Summary:
	inferred   2 Comparator(s).
	inferred   2 Multiplexer(s).
Unit <clock_selector> synthesized.

Synthesizing Unit <debounce>.
    Related source file is "E:\CS M152A\lab4\debounce - Copy.v".
    Found 10-bit register for signal <m_counter>.
    Found 1-bit register for signal <temp_button>.
    Found 10-bit adder for signal <m_counter[9]_GND_4_o_add_2_OUT> created at line 20.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  11 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <debounce> synthesized.

Synthesizing Unit <score_main>.
    Related source file is "E:\CS M152A\lab4\score_main.v".
    Found 1-bit register for signal <segment_clock>.
    Found 4-bit register for signal <an_val>.
    Found 8-bit register for signal <segment>.
    Found 1-bit register for signal <count>.
    Found 32-bit register for signal <segment_counter>.
    Found 32-bit adder for signal <segment_counter[31]_GND_5_o_add_12_OUT> created at line 60.
    Found 1-bit adder for signal <count_PWR_5_o_add_19_OUT<0>> created at line 76.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  46 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <score_main> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 8x16-bit single-port Read Only RAM                    : 1
# Adders/Subtractors                                   : 14
 1-bit adder                                           : 1
 10-bit adder                                          : 2
 12-bit adder                                          : 1
 2-bit adder                                           : 1
 32-bit adder                                          : 7
 4-bit adder                                           : 2
# Registers                                            : 33
 1-bit register                                        : 10
 10-bit register                                       : 2
 12-bit register                                       : 1
 16-bit register                                       : 1
 2-bit register                                        : 1
 32-bit register                                       : 7
 4-bit register                                        : 4
 8-bit register                                        : 7
# Comparators                                          : 3
 4-bit comparator lessequal                            : 2
 8-bit comparator not equal                            : 1
# Multiplexers                                         : 25
 1-bit 2-to-1 multiplexer                              : 2
 10-bit 2-to-1 multiplexer                             : 2
 12-bit 2-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 7
 8-bit 2-to-1 multiplexer                              : 13

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

INFO:Xst:2261 - The FF/Latch <an_val_2> in Unit <_i000001> is equivalent to the following FF/Latch, which will be removed : <an_val_3> 
WARNING:Xst:1710 - FF/Latch <an_val_2> (without init value) has a constant value of 1 in block <_i000001>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <an_2> (without init value) has a constant value of 1 in block <level_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <an_3> (without init value) has a constant value of 1 in block <level_0>. This FF/Latch will be trimmed during the optimization process.

Synthesizing (advanced) Unit <clock_divider>.
The following registers are absorbed into counter <debounce_counter>: 1 register on signal <debounce_counter>.
The following registers are absorbed into counter <led_counter>: 1 register on signal <led_counter>.
The following registers are absorbed into counter <lvl_1_counter>: 1 register on signal <lvl_1_counter>.
The following registers are absorbed into counter <lvl_2_counter>: 1 register on signal <lvl_2_counter>.
The following registers are absorbed into counter <lvl_3_counter>: 1 register on signal <lvl_3_counter>.
The following registers are absorbed into counter <blinking_counter>: 1 register on signal <blinking_counter>.
Unit <clock_divider> synthesized (advanced).

Synthesizing (advanced) Unit <debounce>.
The following registers are absorbed into counter <m_counter>: 1 register on signal <m_counter>.
Unit <debounce> synthesized (advanced).

Synthesizing (advanced) Unit <level_0>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
The following registers are absorbed into counter <flash_counter>: 1 register on signal <flash_counter>.
INFO:Xst:3212 - HDL ADVISOR - Asynchronous or synchronous initialization of the register <lvl> prevents it from being combined with the RAM <Mram__n0431> for implementation as read-only block RAM.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 16-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <lvl<2:0>>      |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram__n0431> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
Unit <level_0> synthesized (advanced).

Synthesizing (advanced) Unit <score_main>.
The following registers are absorbed into counter <segment_counter>: 1 register on signal <segment_counter>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
Unit <score_main> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 8x16-bit single-port distributed Read Only RAM        : 1
# Adders/Subtractors                                   : 2
 4-bit adder                                           : 2
# Counters                                             : 12
 1-bit up counter                                      : 1
 10-bit up counter                                     : 2
 12-bit up counter                                     : 1
 2-bit up counter                                      : 1
 32-bit up counter                                     : 7
# Registers                                            : 97
 Flip-Flops                                            : 97
# Comparators                                          : 3
 4-bit comparator lessequal                            : 2
 8-bit comparator not equal                            : 1
# Multiplexers                                         : 29
 1-bit 2-to-1 multiplexer                              : 10
 4-bit 2-to-1 multiplexer                              : 7
 8-bit 2-to-1 multiplexer                              : 12

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <an_val_2> (without init value) has a constant value of 1 in block <score_main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <an_val_3> (without init value) has a constant value of 1 in block <score_main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1426 - The value init of the FF/Latch ds_move_height_0 hinder the constant cleaning in the block level_0.
   You should achieve better results by setting this init to 1.
INFO:Xst:2261 - The FF/Latch <ds_move_height_1> in Unit <level_0> is equivalent to the following FF/Latch, which will be removed : <ds_height_0> 
INFO:Xst:2261 - The FF/Latch <count> in Unit <score_main> is equivalent to the following FF/Latch, which will be removed : <an_val_0> 

Optimizing unit <level_0> ...

Optimizing unit <clock_divider> ...

Optimizing unit <score_main> ...
WARNING:Xst:1710 - FF/Latch <segment_7> (without init value) has a constant value of 1 in block <score_main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <seg_7> (without init value) has a constant value of 1 in block <level_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <an_2> (without init value) has a constant value of 1 in block <level_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <an_3> (without init value) has a constant value of 1 in block <level_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <count_1> has a constant value of 0 in block <level_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <increment/m_counter_4> (without init value) has a constant value of 0 in block <level_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <increment/m_counter_5> (without init value) has a constant value of 0 in block <level_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <increment/m_counter_6> (without init value) has a constant value of 0 in block <level_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <increment/m_counter_7> (without init value) has a constant value of 0 in block <level_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <increment/m_counter_8> (without init value) has a constant value of 0 in block <level_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <increment/m_counter_9> (without init value) has a constant value of 0 in block <level_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reset_debounce/m_counter_4> (without init value) has a constant value of 0 in block <level_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reset_debounce/m_counter_5> (without init value) has a constant value of 0 in block <level_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reset_debounce/m_counter_6> (without init value) has a constant value of 0 in block <level_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reset_debounce/m_counter_7> (without init value) has a constant value of 0 in block <level_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reset_debounce/m_counter_8> (without init value) has a constant value of 0 in block <level_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reset_debounce/m_counter_9> (without init value) has a constant value of 0 in block <level_0>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <flash_0> in Unit <level_0> is equivalent to the following 7 FFs/Latches, which will be removed : <flash_1> <flash_2> <flash_3> <flash_4> <flash_5> <flash_6> <flash_7> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block level_0, actual ratio is 5.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 328
 Flip-Flops                                            : 328

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : level_0.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 1121
#      GND                         : 1
#      INV                         : 14
#      LUT1                        : 228
#      LUT2                        : 231
#      LUT3                        : 17
#      LUT4                        : 51
#      LUT5                        : 17
#      LUT6                        : 83
#      MUXCY                       : 234
#      VCC                         : 1
#      XORCY                       : 244
# FlipFlops/Latches                : 328
#      FD                          : 267
#      FDE                         : 47
#      FDR                         : 10
#      FDRE                        : 4
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 30
#      IBUF                        : 2
#      OBUF                        : 28

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:             319  out of  18224     1%  
 Number of Slice LUTs:                  641  out of   9112     7%  
    Number used as Logic:               641  out of   9112     7%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    650
   Number with an unused Flip Flop:     331  out of    650    50%  
   Number with an unused LUT:             9  out of    650     1%  
   Number of fully used LUT-FF pairs:   310  out of    650    47%  
   Number of unique control sets:        10

IO Utilization: 
 Number of IOs:                          31
 Number of bonded IOBs:                  31  out of    232    13%  
    IOB Flip Flops/Latches:               9

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                2  out of     16    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------------------------+------------------------+-------+
Clock Signal                                         | Clock buffer(FF name)  | Load  |
-----------------------------------------------------+------------------------+-------+
master_level_clock(level_clock/Mmux_clock_to_use11:O)| NONE(*)(mv_cnt_0)      | 12    |
divide_clock/debounce_output                         | NONE(base_0)           | 12    |
clk                                                  | BUFGP                  | 255   |
divide_clock/led_output                              | BUFG                   | 40    |
_i000001/segment_clock                               | NONE(_i000001/count)   | 9     |
-----------------------------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 4.130ns (Maximum Frequency: 242.113MHz)
   Minimum input arrival time before clock: 3.151ns
   Maximum output required time after clock: 3.634ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'master_level_clock'
  Clock period: 3.019ns (frequency: 331.279MHz)
  Total number of paths / destination ports: 80 / 24
-------------------------------------------------------------------------
Delay:               3.019ns (Levels of Logic = 1)
  Source:            mv_cnt_2 (FF)
  Destination:       mv_cnt_0 (FF)
  Source Clock:      master_level_clock rising
  Destination Clock: master_level_clock rising

  Data Path: mv_cnt_2 to mv_cnt_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             12   0.447   1.137  mv_cnt_2 (mv_cnt_2)
     LUT3:I0->O           12   0.205   0.908  _n0365_inv1 (_n0365_inv)
     FDE:CE                    0.322          mv_cnt_0
    ----------------------------------------
    Total                      3.019ns (0.974ns logic, 2.045ns route)
                                       (32.3% logic, 67.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'divide_clock/debounce_output'
  Clock period: 3.467ns (frequency: 288.448MHz)
  Total number of paths / destination ports: 98 / 12
-------------------------------------------------------------------------
Delay:               3.467ns (Levels of Logic = 2)
  Source:            lvl_2 (FF)
  Destination:       lvl_0 (FF)
  Source Clock:      divide_clock/debounce_output rising
  Destination Clock: divide_clock/debounce_output rising

  Data Path: lvl_2 to lvl_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            32   0.447   1.396  lvl_2 (lvl_2)
     LUT3:I1->O           21   0.203   1.114  ds[7]_base[7]_not_equal_6_o5_SW5 (N47)
     LUT6:I5->O            1   0.205   0.000  Mmux_lvl[3]_lvl[3]_mux_12_OUT11 (lvl[3]_lvl[3]_mux_12_OUT<0>)
     FDRE:D                    0.102          lvl_0
    ----------------------------------------
    Total                      3.467ns (0.957ns logic, 2.510ns route)
                                       (27.6% logic, 72.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'divide_clock/led_output'
  Clock period: 3.290ns (frequency: 303.970MHz)
  Total number of paths / destination ports: 582 / 40
-------------------------------------------------------------------------
Delay:               3.290ns (Levels of Logic = 2)
  Source:            flash_counter_8 (FF)
  Destination:       flash_counter_0 (FF)
  Source Clock:      divide_clock/led_output rising
  Destination Clock: divide_clock/led_output rising

  Data Path: flash_counter_8 to flash_counter_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              2   0.447   0.981  flash_counter_8 (flash_counter_8)
     LUT6:I0->O           29   0.203   1.354  blinking_output_flash_counter[11]_AND_11_o1 (blinking_output_flash_counter[11]_AND_11_o1)
     LUT4:I2->O            1   0.203   0.000  Mcount_flash_counter_eqn_01 (Mcount_flash_counter_eqn_0)
     FDE:D                     0.102          flash_counter_0
    ----------------------------------------
    Total                      3.290ns (0.955ns logic, 2.335ns route)
                                       (29.0% logic, 71.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock '_i000001/segment_clock'
  Clock period: 2.190ns (frequency: 456.663MHz)
  Total number of paths / destination ports: 9 / 9
-------------------------------------------------------------------------
Delay:               2.190ns (Levels of Logic = 1)
  Source:            _i000001/count (FF)
  Destination:       _i000001/count (FF)
  Source Clock:      _i000001/segment_clock rising
  Destination Clock: _i000001/segment_clock rising

  Data Path: _i000001/count to _i000001/count
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              10   0.447   0.856  _i000001/count (_i000001/count)
     INV:I->O              1   0.206   0.579  _i000001/Result1_INV_0 (_i000001/Result)
     FD:D                      0.102          _i000001/count
    ----------------------------------------
    Total                      2.190ns (0.755ns logic, 1.435ns route)
                                       (34.5% logic, 65.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 4.130ns (frequency: 242.113MHz)
  Total number of paths / destination ports: 11095 / 231
-------------------------------------------------------------------------
Delay:               4.130ns (Levels of Logic = 3)
  Source:            divide_clock/lvl_3_counter_25 (FF)
  Destination:       divide_clock/lvl_3_output (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: divide_clock/lvl_3_counter_25 to divide_clock/lvl_3_output
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.447   0.981  divide_clock/lvl_3_counter_25 (divide_clock/lvl_3_counter_25)
     LUT6:I0->O            2   0.203   0.961  divide_clock/lvl_3_counter[31]_GND_2_o_equal_27_o<31>5 (divide_clock/lvl_3_counter[31]_GND_2_o_equal_27_o<31>4)
     LUT6:I1->O           17   0.203   1.028  divide_clock/lvl_3_counter[31]_GND_2_o_equal_27_o<31>7 (divide_clock/lvl_3_counter[31]_GND_2_o_equal_27_o)
     LUT2:I1->O            1   0.205   0.000  divide_clock/lvl_3_output_rstpot (divide_clock/lvl_3_output_rstpot)
     FD:D                      0.102          divide_clock/lvl_3_output
    ----------------------------------------
    Total                      4.130ns (1.160ns logic, 2.970ns route)
                                       (28.1% logic, 71.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'divide_clock/led_output'
  Total number of paths / destination ports: 10 / 10
-------------------------------------------------------------------------
Offset:              3.151ns (Levels of Logic = 2)
  Source:            btnS (PAD)
  Destination:       increment/m_counter_0 (FF)
  Destination Clock: divide_clock/led_output rising

  Data Path: btnS to increment/m_counter_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.579  btnS_IBUF (btnS_IBUF)
     INV:I->O              5   0.206   0.714  btnS_inv1_INV_0 (btnS_inv)
     FDR:R                     0.430          increment/m_counter_0
    ----------------------------------------
    Total                      3.151ns (1.858ns logic, 1.293ns route)
                                       (59.0% logic, 41.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'divide_clock/led_output'
  Total number of paths / destination ports: 16 / 16
-------------------------------------------------------------------------
Offset:              3.634ns (Levels of Logic = 1)
  Source:            JB_7 (FF)
  Destination:       JB<7> (PAD)
  Source Clock:      divide_clock/led_output rising

  Data Path: JB_7 to JB<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.447   0.616  JB_7 (JB_7)
     OBUF:I->O                 2.571          JB_7_OBUF (JB<7>)
    ----------------------------------------
    Total                      3.634ns (3.018ns logic, 0.616ns route)
                                       (83.0% logic, 17.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 9 / 9
-------------------------------------------------------------------------
Offset:              3.597ns (Levels of Logic = 1)
  Source:            seg_6 (FF)
  Destination:       seg<6> (PAD)
  Source Clock:      clk rising

  Data Path: seg_6 to seg<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.447   0.579  seg_6 (seg_6)
     OBUF:I->O                 2.571          seg_6_OBUF (seg<6>)
    ----------------------------------------
    Total                      3.597ns (3.018ns logic, 0.579ns route)
                                       (83.9% logic, 16.1% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock _i000001/segment_clock
----------------------------+---------+---------+---------+---------+
                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------+---------+---------+---------+---------+
_i000001/segment_clock      |    2.190|         |         |         |
divide_clock/debounce_output|    2.277|         |         |         |
----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk
----------------------------+---------+---------+---------+---------+
                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------+---------+---------+---------+---------+
_i000001/segment_clock      |    1.405|         |         |         |
clk                         |    4.130|         |         |         |
divide_clock/debounce_output|    3.005|         |         |         |
----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock divide_clock/debounce_output
----------------------------+---------+---------+---------+---------+
                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------+---------+---------+---------+---------+
divide_clock/debounce_output|    3.467|         |         |         |
divide_clock/led_output     |    2.862|         |         |         |
master_level_clock          |    3.018|         |         |         |
----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock divide_clock/led_output
----------------------------+---------+---------+---------+---------+
                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------+---------+---------+---------+---------+
clk                         |    2.486|         |         |         |
divide_clock/debounce_output|    5.027|         |         |         |
divide_clock/led_output     |    3.290|         |         |         |
master_level_clock          |    2.646|         |         |         |
----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock master_level_clock
------------------+---------+---------+---------+---------+
                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------+---------+---------+---------+---------+
master_level_clock|    3.019|         |         |         |
------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 10.00 secs
Total CPU time to Xst completion: 10.05 secs
 
--> 

Total memory usage is 258896 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   45 (   0 filtered)
Number of infos    :    7 (   0 filtered)

