#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Wed May 27 15:06:59 2020
# Process ID: 3656
# Current directory: C:/Users/catar/Desktop/git/vivado-xilinx-tutorials/PlatformWithExtMemory/PlatformWithExtMemory.runs/mb_design_microblaze_0_1_synth_1
# Command line: vivado.exe -log mb_design_microblaze_0_1.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source mb_design_microblaze_0_1.tcl
# Log file: C:/Users/catar/Desktop/git/vivado-xilinx-tutorials/PlatformWithExtMemory/PlatformWithExtMemory.runs/mb_design_microblaze_0_1_synth_1/mb_design_microblaze_0_1.vds
# Journal file: C:/Users/catar/Desktop/git/vivado-xilinx-tutorials/PlatformWithExtMemory/PlatformWithExtMemory.runs/mb_design_microblaze_0_1_synth_1\vivado.jou
#-----------------------------------------------------------
source mb_design_microblaze_0_1.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/catar/Desktop/git/vivado-xilinx-tutorials/timer-soft-hard/project/part1/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/catar/Desktop/git/vivado-xilinx-tutorials/PlatformWithExtMemory/PlatformWithExtMemory.cache/ip 
Command: synth_design -top mb_design_microblaze_0_1 -part xc7a100tcsg324-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 8584 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 842.156 ; gain = 234.371
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'mb_design_microblaze_0_1' [c:/Users/catar/Desktop/git/vivado-xilinx-tutorials/PlatformWithExtMemory/PlatformWithExtMemory.srcs/sources_1/bd/mb_design/ip/mb_design_microblaze_0_1/synth/mb_design_microblaze_0_1.vhd:190]
	Parameter C_SCO bound to: 0 - type: integer 
	Parameter C_FREQ bound to: 100000000 - type: integer 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_NUM_SYNC_FF_CLK bound to: 2 - type: integer 
	Parameter C_NUM_SYNC_FF_CLK_IRQ bound to: 1 - type: integer 
	Parameter C_NUM_SYNC_FF_CLK_DEBUG bound to: 2 - type: integer 
	Parameter C_NUM_SYNC_FF_DBG_CLK bound to: 1 - type: integer 
	Parameter C_NUM_SYNC_FF_DBG_TRACE_CLK bound to: 2 - type: integer 
	Parameter C_FAULT_TOLERANT bound to: 0 - type: integer 
	Parameter C_ECC_USE_CE_EXCEPTION bound to: 0 - type: integer 
	Parameter C_LOCKSTEP_SLAVE bound to: 0 - type: integer 
	Parameter C_LOCKSTEP_MASTER bound to: 0 - type: integer 
	Parameter C_ENDIANNESS bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_DATA_SIZE bound to: 32 - type: integer 
	Parameter C_LMB_DATA_SIZE bound to: 32 - type: integer 
	Parameter C_INSTR_SIZE bound to: 32 - type: integer 
	Parameter C_IADDR_SIZE bound to: 32 - type: integer 
	Parameter C_PIADDR_SIZE bound to: 32 - type: integer 
	Parameter C_DADDR_SIZE bound to: 32 - type: integer 
	Parameter C_INSTANCE bound to: mb_design_microblaze_0_1 - type: string 
	Parameter C_AVOID_PRIMITIVES bound to: 0 - type: integer 
	Parameter C_AREA_OPTIMIZED bound to: 0 - type: integer 
	Parameter C_OPTIMIZATION bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 2 - type: integer 
	Parameter C_BASE_VECTORS bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_M_AXI_DP_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DP_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DP_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DP_EXCLUSIVE_ACCESS bound to: 0 - type: integer 
	Parameter C_M_AXI_D_BUS_EXCEPTION bound to: 1 - type: integer 
	Parameter C_M_AXI_IP_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IP_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_IP_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_I_BUS_EXCEPTION bound to: 1 - type: integer 
	Parameter C_D_LMB bound to: 1 - type: integer 
	Parameter C_D_LMB_PROTOCOL bound to: 0 - type: integer 
	Parameter C_D_AXI bound to: 1 - type: integer 
	Parameter C_I_LMB bound to: 1 - type: integer 
	Parameter C_I_LMB_PROTOCOL bound to: 0 - type: integer 
	Parameter C_I_AXI bound to: 0 - type: integer 
	Parameter C_USE_MSR_INSTR bound to: 1 - type: integer 
	Parameter C_USE_PCMP_INSTR bound to: 1 - type: integer 
	Parameter C_USE_BARREL bound to: 1 - type: integer 
	Parameter C_USE_DIV bound to: 1 - type: integer 
	Parameter C_USE_HW_MUL bound to: 1 - type: integer 
	Parameter C_USE_FPU bound to: 0 - type: integer 
	Parameter C_USE_REORDER_INSTR bound to: 1 - type: integer 
	Parameter C_UNALIGNED_EXCEPTIONS bound to: 1 - type: integer 
	Parameter C_ILL_OPCODE_EXCEPTION bound to: 1 - type: integer 
	Parameter C_DIV_ZERO_EXCEPTION bound to: 1 - type: integer 
	Parameter C_FPU_EXCEPTION bound to: 0 - type: integer 
	Parameter C_FSL_LINKS bound to: 0 - type: integer 
	Parameter C_USE_EXTENDED_FSL_INSTR bound to: 0 - type: integer 
	Parameter C_FSL_EXCEPTION bound to: 0 - type: integer 
	Parameter C_USE_STACK_PROTECTION bound to: 0 - type: integer 
	Parameter C_IMPRECISE_EXCEPTIONS bound to: 0 - type: integer 
	Parameter C_USE_INTERRUPT bound to: 2 - type: integer 
	Parameter C_USE_EXT_BRK bound to: 0 - type: integer 
	Parameter C_USE_EXT_NM_BRK bound to: 0 - type: integer 
	Parameter C_USE_NON_SECURE bound to: 0 - type: integer 
	Parameter C_USE_MMU bound to: 0 - type: integer 
	Parameter C_MMU_DTLB_SIZE bound to: 2 - type: integer 
	Parameter C_MMU_ITLB_SIZE bound to: 1 - type: integer 
	Parameter C_MMU_TLB_ACCESS bound to: 3 - type: integer 
	Parameter C_MMU_ZONES bound to: 2 - type: integer 
	Parameter C_MMU_PRIVILEGED_INSTR bound to: 0 - type: integer 
	Parameter C_USE_BRANCH_TARGET_CACHE bound to: 0 - type: integer 
	Parameter C_BRANCH_TARGET_CACHE_SIZE bound to: 0 - type: integer 
	Parameter C_PC_WIDTH bound to: 32 - type: integer 
	Parameter C_PVR bound to: 0 - type: integer 
	Parameter C_PVR_USER1 bound to: 8'b00000000 
	Parameter C_PVR_USER2 bound to: 32'b00000000000000000000000000000000 
	Parameter C_DYNAMIC_BUS_SIZING bound to: 0 - type: integer 
	Parameter C_RESET_MSR bound to: 32'b00000000000000000000000000000000 
	Parameter C_OPCODE_0x0_ILLEGAL bound to: 1 - type: integer 
	Parameter C_DEBUG_ENABLED bound to: 1 - type: integer 
	Parameter C_DEBUG_INTERFACE bound to: 0 - type: integer 
	Parameter C_NUMBER_OF_PC_BRK bound to: 2 - type: integer 
	Parameter C_NUMBER_OF_RD_ADDR_BRK bound to: 0 - type: integer 
	Parameter C_NUMBER_OF_WR_ADDR_BRK bound to: 0 - type: integer 
	Parameter C_DEBUG_EVENT_COUNTERS bound to: 5 - type: integer 
	Parameter C_DEBUG_LATENCY_COUNTERS bound to: 1 - type: integer 
	Parameter C_DEBUG_COUNTER_WIDTH bound to: 32 - type: integer 
	Parameter C_DEBUG_TRACE_SIZE bound to: 8192 - type: integer 
	Parameter C_DEBUG_EXTERNAL_TRACE bound to: 0 - type: integer 
	Parameter C_DEBUG_TRACE_ASYNC_RESET bound to: 0 - type: integer 
	Parameter C_DEBUG_PROFILE_SIZE bound to: 0 - type: integer 
	Parameter C_INTERRUPT_IS_EDGE bound to: 0 - type: integer 
	Parameter C_EDGE_IS_POSITIVE bound to: 1 - type: integer 
	Parameter C_ASYNC_INTERRUPT bound to: 1 - type: integer 
	Parameter C_ASYNC_WAKEUP bound to: 3 - type: integer 
	Parameter C_M0_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S0_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M1_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S1_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M2_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S2_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M3_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S3_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M4_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S4_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M5_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S5_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M6_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S6_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M7_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S7_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M8_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S8_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M9_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S9_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M10_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S10_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M11_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S11_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M12_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S12_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M13_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S13_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M14_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S14_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M15_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S15_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_ICACHE_BASEADDR bound to: 64'b0000000000000000000000000000000001100000000000000000000000000000 
	Parameter C_ICACHE_HIGHADDR bound to: 64'b0000000000000000000000000000000001100000111111111111111111111111 
	Parameter C_USE_ICACHE bound to: 1 - type: integer 
	Parameter C_ALLOW_ICACHE_WR bound to: 1 - type: integer 
	Parameter C_ADDR_TAG_BITS bound to: 11 - type: integer 
	Parameter C_CACHE_BYTE_SIZE bound to: 8192 - type: integer 
	Parameter C_ICACHE_LINE_LEN bound to: 4 - type: integer 
	Parameter C_ICACHE_ALWAYS_USED bound to: 1 - type: integer 
	Parameter C_ICACHE_STREAMS bound to: 0 - type: integer 
	Parameter C_ICACHE_VICTIMS bound to: 0 - type: integer 
	Parameter C_ICACHE_FORCE_TAG_LUTRAM bound to: 0 - type: integer 
	Parameter C_ICACHE_DATA_WIDTH bound to: 0 - type: integer 
	Parameter C_M_AXI_IC_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IC_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_IC_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_IC_USER_VALUE bound to: 31 - type: integer 
	Parameter C_M_AXI_IC_AWUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_IC_ARUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_IC_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IC_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IC_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_DCACHE_BASEADDR bound to: 64'b0000000000000000000000000000000001100000000000000000000000000000 
	Parameter C_DCACHE_HIGHADDR bound to: 64'b0000000000000000000000000000000001100000111111111111111111111111 
	Parameter C_USE_DCACHE bound to: 1 - type: integer 
	Parameter C_ALLOW_DCACHE_WR bound to: 1 - type: integer 
	Parameter C_DCACHE_ADDR_TAG bound to: 11 - type: integer 
	Parameter C_DCACHE_BYTE_SIZE bound to: 8192 - type: integer 
	Parameter C_DCACHE_LINE_LEN bound to: 4 - type: integer 
	Parameter C_DCACHE_ALWAYS_USED bound to: 0 - type: integer 
	Parameter C_DCACHE_USE_WRITEBACK bound to: 1 - type: integer 
	Parameter C_DCACHE_VICTIMS bound to: 0 - type: integer 
	Parameter C_DCACHE_FORCE_TAG_LUTRAM bound to: 0 - type: integer 
	Parameter C_DCACHE_DATA_WIDTH bound to: 0 - type: integer 
	Parameter C_M_AXI_DC_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DC_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DC_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DC_EXCLUSIVE_ACCESS bound to: 0 - type: integer 
	Parameter C_M_AXI_DC_USER_VALUE bound to: 31 - type: integer 
	Parameter C_M_AXI_DC_AWUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_DC_ARUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_DC_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DC_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DC_BUSER_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'MicroBlaze' declared at 'c:/Users/catar/Desktop/git/vivado-xilinx-tutorials/PlatformWithExtMemory/PlatformWithExtMemory.srcs/sources_1/bd/mb_design/ipshared/f871/hdl/microblaze_v11_0_vh_rfs.vhd:163660' bound to instance 'U0' of component 'MicroBlaze' [c:/Users/catar/Desktop/git/vivado-xilinx-tutorials/PlatformWithExtMemory/PlatformWithExtMemory.srcs/sources_1/bd/mb_design/ip/mb_design_microblaze_0_1/synth/mb_design_microblaze_0_1.vhd:961]
INFO: [Synth 8-256] done synthesizing module 'mb_design_microblaze_0_1' (66#1) [c:/Users/catar/Desktop/git/vivado-xilinx-tutorials/PlatformWithExtMemory/PlatformWithExtMemory.srcs/sources_1/bd/mb_design/ip/mb_design_microblaze_0_1/synth/mb_design_microblaze_0_1.vhd:190]
WARNING: [Synth 8-3331] design MMU has unconnected port Clk
WARNING: [Synth 8-3331] design MMU has unconnected port Reset
WARNING: [Synth 8-3331] design MMU has unconnected port IB_VMode
WARNING: [Synth 8-3331] design MMU has unconnected port IB_UMode
WARNING: [Synth 8-3331] design MMU has unconnected port EX_VMode
WARNING: [Synth 8-3331] design MMU has unconnected port EX_UMode
WARNING: [Synth 8-3331] design MMU has unconnected port EX_DataBus_Write
WARNING: [Synth 8-3331] design MMU has unconnected port EX_Write_DCache_Instr
WARNING: [Synth 8-3331] design MMU has unconnected port EX_Unmask_EA
WARNING: [Synth 8-3331] design MMU has unconnected port ICACHE_Valid_Addr
WARNING: [Synth 8-3331] design MMU has unconnected port OF_PipeRun
WARNING: [Synth 8-3331] design MMU has unconnected port EX_MTS_PID
WARNING: [Synth 8-3331] design MMU has unconnected port EX_MTS_ZPR
WARNING: [Synth 8-3331] design MMU has unconnected port EX_MTS_TLBX
WARNING: [Synth 8-3331] design MMU has unconnected port EX_MTS_TLBLO
WARNING: [Synth 8-3331] design MMU has unconnected port EX_MTS_TLBHI
WARNING: [Synth 8-3331] design MMU has unconnected port EX_MTS_TLBSX
WARNING: [Synth 8-3331] design MMU has unconnected port EX_MTS_EA
WARNING: [Synth 8-3331] design MMU has unconnected port EX_Op1[0]
WARNING: [Synth 8-3331] design MMU has unconnected port EX_Op1[1]
WARNING: [Synth 8-3331] design MMU has unconnected port EX_Op1[2]
WARNING: [Synth 8-3331] design MMU has unconnected port EX_Op1[3]
WARNING: [Synth 8-3331] design MMU has unconnected port EX_Op1[4]
WARNING: [Synth 8-3331] design MMU has unconnected port EX_Op1[5]
WARNING: [Synth 8-3331] design MMU has unconnected port EX_Op1[6]
WARNING: [Synth 8-3331] design MMU has unconnected port EX_Op1[7]
WARNING: [Synth 8-3331] design MMU has unconnected port EX_Op1[8]
WARNING: [Synth 8-3331] design MMU has unconnected port EX_Op1[9]
WARNING: [Synth 8-3331] design MMU has unconnected port EX_Op1[10]
WARNING: [Synth 8-3331] design MMU has unconnected port EX_Op1[11]
WARNING: [Synth 8-3331] design MMU has unconnected port EX_Op1[12]
WARNING: [Synth 8-3331] design MMU has unconnected port EX_Op1[13]
WARNING: [Synth 8-3331] design MMU has unconnected port EX_Op1[14]
WARNING: [Synth 8-3331] design MMU has unconnected port EX_Op1[15]
WARNING: [Synth 8-3331] design MMU has unconnected port EX_Op1[16]
WARNING: [Synth 8-3331] design MMU has unconnected port EX_Op1[17]
WARNING: [Synth 8-3331] design MMU has unconnected port EX_Op1[18]
WARNING: [Synth 8-3331] design MMU has unconnected port EX_Op1[19]
WARNING: [Synth 8-3331] design MMU has unconnected port EX_Op1[20]
WARNING: [Synth 8-3331] design MMU has unconnected port EX_Op1[21]
WARNING: [Synth 8-3331] design MMU has unconnected port EX_Op1[22]
WARNING: [Synth 8-3331] design MMU has unconnected port EX_Op1[23]
WARNING: [Synth 8-3331] design MMU has unconnected port EX_Op1[24]
WARNING: [Synth 8-3331] design MMU has unconnected port EX_Op1[25]
WARNING: [Synth 8-3331] design MMU has unconnected port EX_Op1[26]
WARNING: [Synth 8-3331] design MMU has unconnected port EX_Op1[27]
WARNING: [Synth 8-3331] design MMU has unconnected port EX_Op1[28]
WARNING: [Synth 8-3331] design MMU has unconnected port EX_Op1[29]
WARNING: [Synth 8-3331] design MMU has unconnected port EX_Op1[30]
WARNING: [Synth 8-3331] design MMU has unconnected port EX_Op1[31]
WARNING: [Synth 8-3331] design MMU has unconnected port EX_PipeRun
WARNING: [Synth 8-3331] design MMU has unconnected port EX_Sel_SPR_TLBLO
WARNING: [Synth 8-3331] design MMU has unconnected port EX_Sel_SPR_TLBHI
WARNING: [Synth 8-3331] design MMU has unconnected port EX_Sel_SPR_EA
WARNING: [Synth 8-3331] design MMU has unconnected port MEM_Sel_SPR_PID
WARNING: [Synth 8-3331] design MMU has unconnected port MEM_Sel_SPR_ZPR
WARNING: [Synth 8-3331] design MMU has unconnected port MEM_Sel_SPR_TLBX
WARNING: [Synth 8-3331] design MMU has unconnected port MEM_Sel_SPR_TLBLO
WARNING: [Synth 8-3331] design MMU has unconnected port MEM_Sel_SPR_TLBHI
WARNING: [Synth 8-3331] design MMU has unconnected port MEM_Sel_SPR_EA
WARNING: [Synth 8-3331] design MMU has unconnected port MEM_PipeRun
WARNING: [Synth 8-3331] design MMU has unconnected port MEM_potential_exception
WARNING: [Synth 8-3331] design MMU has unconnected port WB_exception
WARNING: [Synth 8-3331] design MMU has unconnected port Snoop_Req_TLB_Done
WARNING: [Synth 8-3331] design MMU has unconnected port Snoop_TLB_Invalidate
WARNING: [Synth 8-3331] design MMU has unconnected port Snoop_TLB_Addr[0]
WARNING: [Synth 8-3331] design MMU has unconnected port Snoop_TLB_Addr[1]
WARNING: [Synth 8-3331] design MMU has unconnected port Snoop_TLB_Addr[2]
WARNING: [Synth 8-3331] design MMU has unconnected port Snoop_TLB_Addr[3]
WARNING: [Synth 8-3331] design MMU has unconnected port Snoop_TLB_Addr[4]
WARNING: [Synth 8-3331] design MMU has unconnected port Snoop_TLB_Addr[5]
WARNING: [Synth 8-3331] design MMU has unconnected port Snoop_TLB_Addr[6]
WARNING: [Synth 8-3331] design MMU has unconnected port Snoop_TLB_Addr[7]
WARNING: [Synth 8-3331] design MMU has unconnected port Snoop_TLB_Addr[8]
WARNING: [Synth 8-3331] design MMU has unconnected port Snoop_TLB_Addr[9]
WARNING: [Synth 8-3331] design MMU has unconnected port Snoop_TLB_Addr[10]
WARNING: [Synth 8-3331] design MMU has unconnected port Snoop_TLB_Addr[11]
WARNING: [Synth 8-3331] design MMU has unconnected port Snoop_TLB_Addr[12]
WARNING: [Synth 8-3331] design MMU has unconnected port Snoop_TLB_Addr[13]
WARNING: [Synth 8-3331] design MMU has unconnected port Snoop_TLB_Addr[14]
WARNING: [Synth 8-3331] design MMU has unconnected port Snoop_TLB_Addr[15]
WARNING: [Synth 8-3331] design MMU has unconnected port Snoop_TLB_Addr[16]
WARNING: [Synth 8-3331] design MMU has unconnected port Snoop_TLB_Addr[17]
WARNING: [Synth 8-3331] design MMU has unconnected port Snoop_TLB_Addr[18]
WARNING: [Synth 8-3331] design MMU has unconnected port Snoop_TLB_Addr[19]
WARNING: [Synth 8-3331] design MMU has unconnected port Snoop_TLB_Addr[20]
WARNING: [Synth 8-3331] design MMU has unconnected port Snoop_TLB_Addr[21]
WARNING: [Synth 8-3331] design MMU has unconnected port Snoop_TLB_Addr[22]
WARNING: [Synth 8-3331] design MMU has unconnected port Snoop_TLB_Addr[23]
WARNING: [Synth 8-3331] design MMU has unconnected port Snoop_TLB_Addr[24]
WARNING: [Synth 8-3331] design MMU has unconnected port Snoop_TLB_Addr[25]
WARNING: [Synth 8-3331] design MMU has unconnected port Snoop_TLB_Addr[26]
WARNING: [Synth 8-3331] design MMU has unconnected port Snoop_TLB_Addr[27]
WARNING: [Synth 8-3331] design MMU has unconnected port Snoop_TLB_Addr[28]
WARNING: [Synth 8-3331] design MMU has unconnected port Snoop_TLB_Addr[29]
WARNING: [Synth 8-3331] design MMU has unconnected port Snoop_TLB_Addr[30]
WARNING: [Synth 8-3331] design MMU has unconnected port Snoop_TLB_Addr[31]
WARNING: [Synth 8-3331] design MMU has unconnected port Snoop_TLB_PID[0]
WARNING: [Synth 8-3331] design MMU has unconnected port Snoop_TLB_PID[1]
WARNING: [Synth 8-3331] design MMU has unconnected port Snoop_TLB_PID[2]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 1125.012 ; gain = 517.227
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 1125.012 ; gain = 517.227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 1125.012 ; gain = 517.227
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.666 . Memory (MB): peak = 1125.012 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 747 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/catar/Desktop/git/vivado-xilinx-tutorials/PlatformWithExtMemory/PlatformWithExtMemory.srcs/sources_1/bd/mb_design/ip/mb_design_microblaze_0_1/mb_design_microblaze_0_1_ooc_debug.xdc] for cell 'U0'
Finished Parsing XDC File [c:/Users/catar/Desktop/git/vivado-xilinx-tutorials/PlatformWithExtMemory/PlatformWithExtMemory.srcs/sources_1/bd/mb_design/ip/mb_design_microblaze_0_1/mb_design_microblaze_0_1_ooc_debug.xdc] for cell 'U0'
Parsing XDC File [c:/Users/catar/Desktop/git/vivado-xilinx-tutorials/PlatformWithExtMemory/PlatformWithExtMemory.srcs/sources_1/bd/mb_design/ip/mb_design_microblaze_0_1/mb_design_microblaze_0_1_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [c:/Users/catar/Desktop/git/vivado-xilinx-tutorials/PlatformWithExtMemory/PlatformWithExtMemory.srcs/sources_1/bd/mb_design/ip/mb_design_microblaze_0_1/mb_design_microblaze_0_1_ooc.xdc] for cell 'U0'
Parsing XDC File [c:/Users/catar/Desktop/git/vivado-xilinx-tutorials/PlatformWithExtMemory/PlatformWithExtMemory.srcs/sources_1/bd/mb_design/ip/mb_design_microblaze_0_1/mb_design_microblaze_0_1.xdc] for cell 'U0'
Finished Parsing XDC File [c:/Users/catar/Desktop/git/vivado-xilinx-tutorials/PlatformWithExtMemory/PlatformWithExtMemory.srcs/sources_1/bd/mb_design/ip/mb_design_microblaze_0_1/mb_design_microblaze_0_1.xdc] for cell 'U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/catar/Desktop/git/vivado-xilinx-tutorials/PlatformWithExtMemory/PlatformWithExtMemory.srcs/sources_1/bd/mb_design/ip/mb_design_microblaze_0_1/mb_design_microblaze_0_1.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/mb_design_microblaze_0_1_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/mb_design_microblaze_0_1_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/catar/Desktop/git/vivado-xilinx-tutorials/PlatformWithExtMemory/PlatformWithExtMemory.runs/mb_design_microblaze_0_1_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/catar/Desktop/git/vivado-xilinx-tutorials/PlatformWithExtMemory/PlatformWithExtMemory.runs/mb_design_microblaze_0_1_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1127.453 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 471 instances were transformed.
  FDR => FDRE: 127 instances
  FDS => FDSE: 1 instance 
  LUT6_2 => LUT6_2 (LUT5, LUT6): 80 instances
  MULT_AND => LUT2: 1 instance 
  MUXCY_L => MUXCY: 246 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 16 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.305 . Memory (MB): peak = 1144.082 ; gain = 16.629
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:35 ; elapsed = 00:00:43 . Memory (MB): peak = 1144.082 ; gain = 536.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:35 ; elapsed = 00:00:43 . Memory (MB): peak = 1144.082 ; gain = 536.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U0. (constraint file  C:/Users/catar/Desktop/git/vivado-xilinx-tutorials/PlatformWithExtMemory/PlatformWithExtMemory.runs/mb_design_microblaze_0_1_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:36 ; elapsed = 00:00:43 . Memory (MB): peak = 1144.082 ; gain = 536.297
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'cache_state_reg' in module 'Icache'
INFO: [Synth 8-5544] ROM "req_cmd_done_occurred" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                             0000
     stream_wait_on_idle |                              001 |                             0001
        read_from_stream |                              010 |                             0010
     victim_wait_on_idle |                              011 |                             0011
       handle_victim_hit |                              100 |                             0100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cache_state_reg' using encoding 'sequential' in module 'Icache'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:42 ; elapsed = 00:00:51 . Memory (MB): peak = 1144.082 ; gain = 536.297
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 8     
	   2 Input      2 Bit       Adders := 8     
+---XORs : 
	   2 Input      1 Bit         XORs := 73    
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	             4096 Bit    Registers := 1     
	               33 Bit    Registers := 4     
	               32 Bit    Registers := 43    
	               30 Bit    Registers := 1     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	               15 Bit    Registers := 1     
	               14 Bit    Registers := 2     
	               11 Bit    Registers := 3     
	               10 Bit    Registers := 2     
	                9 Bit    Registers := 3     
	                8 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 7     
	                4 Bit    Registers := 25    
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 44    
	                1 Bit    Registers := 432   
+---Muxes : 
	   2 Input     33 Bit        Muxes := 8     
	   2 Input     32 Bit        Muxes := 21    
	   4 Input     32 Bit        Muxes := 6     
	   2 Input     26 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 3     
	   2 Input     15 Bit        Muxes := 9     
	   3 Input     14 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 5     
	   2 Input      9 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 14    
	   4 Input      8 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 5     
	   7 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 10    
	   4 Input      4 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 7     
	  16 Input      3 Bit        Muxes := 2     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 34    
	   3 Input      2 Bit        Muxes := 3     
	   5 Input      2 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 10    
	   2 Input      1 Bit        Muxes := 374   
	   4 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 5     
	   5 Input      1 Bit        Muxes := 12    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module mb_sync_bit 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module PC_Module_gti 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module PreFetch_Buffer_gti 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module jump_logic 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 9     
+---Muxes : 
	   8 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 2     
Module Decode_gti 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 4     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 161   
+---Muxes : 
	   2 Input      5 Bit        Muxes := 3     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 7     
	   3 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 63    
	   4 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 4     
	   7 Input      1 Bit        Muxes := 5     
Module Operand_Select_gti 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	               16 Bit    Registers := 1     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 4     
	   2 Input     32 Bit        Muxes := 3     
Module ALU_Bit__parameterized2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module MB_MUXF7__parameterized2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module count_leading_zeros 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 20    
Module Shift_Logic_Module_gti 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     26 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 5     
Module mul_unit 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module Barrel_Shifter_gti 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 34    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   4 Input     32 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 31    
Module WB_Mux_Bit 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module WB_Mux_Bit__parameterized2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module Byte_Doublet_Handle_gti 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 2     
	   7 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
Module Data_Flow_Logic 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 2     
Module msr_reg_gti 
Detailed RTL Component Info : 
+---Registers : 
	               15 Bit    Registers := 1     
+---Muxes : 
	   2 Input     15 Bit        Muxes := 9     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
Module exception_registers_gti 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 8     
	               14 Bit    Registers := 2     
+---Muxes : 
	   3 Input     14 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Div_unit_gti 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 32    
+---Registers : 
	               33 Bit    Registers := 2     
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     33 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 46    
Module Data_Flow_gti 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module DAXI_interface 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 7     
Module cache_valid_bit_detect 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      1 Bit        Muxes := 1     
Module comparator 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 12    
Module comparator__parameterized1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 12    
Module cache_valid_bit_detect__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      1 Bit        Muxes := 1     
Module cachehit_detect 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Cache_Interface 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 6     
	   2 Input      2 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 6     
	                2 Bit    Registers := 6     
	                1 Bit    Registers := 17    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 7     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 24    
	   3 Input      1 Bit        Muxes := 1     
Module DCache_wb 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	               17 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	                9 Bit    Registers := 2     
	                4 Bit    Registers := 8     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 61    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input     17 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 5     
	   2 Input      9 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 4     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 5     
	  16 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 31    
Module cache_valid_bit_detect__parameterized3 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      1 Bit        Muxes := 1     
Module Cache_Interface__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
Module Icache 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	               11 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 20    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 14    
	   5 Input      1 Bit        Muxes := 7     
Module xil_scan_reset_control 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mb_sync_bit__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mb_sync_bit__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module Debug 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               33 Bit    Registers := 2     
	               32 Bit    Registers := 2     
	               30 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 6     
	                1 Bit    Registers := 67    
+---Muxes : 
	   2 Input     33 Bit        Muxes := 6     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 45    
	   5 Input      1 Bit        Muxes := 2     
Module MicroBlaze_GTi 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module MicroBlaze_Core 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module MicroBlaze 
Detailed RTL Component Info : 
+---Registers : 
	             4096 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_watchpoint_brk_reg )
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_FPU_Op_reg[22]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_Arith_Shift_reg'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_which_branch_reg[9]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_gpr_write_addr_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_which_branch_reg[10]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_gpr_write_addr_reg[4]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Long_reg' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_bt_hit_hold_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/ex_bt_hit_hold_reg )
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/next_read_info_reg[tag_info][10]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_reg[13]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/next_read_info_reg[tag_info][9]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_reg[14]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/next_read_info_reg[tag_info][8]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_reg[15]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/next_read_info_reg[tag_info][7]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_reg[16]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/next_read_info_reg[tag_info][6]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_reg[17]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/next_read_info_reg[tag_info][5]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_reg[18]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/next_read_info_reg[tag_info][4]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_reg[19]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/next_read_info_reg[tag_info][3]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_reg[20]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/next_read_info_reg[tag_info][2]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_reg[21]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/next_read_info_reg[tag_info][1]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_reg[22]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/next_read_info_reg[tag_info][0]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_reg[23]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/next_read_info_reg[tag_addr][8]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_reg[4]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/next_read_info_reg[tag_addr][7]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_reg[5]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/next_read_info_reg[tag_addr][6]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_reg[6]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/next_read_info_reg[tag_addr][5]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_reg[7]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/next_read_info_reg[tag_addr][4]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_reg[8]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/next_read_info_reg[tag_addr][3]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_reg[9]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/next_read_info_reg[tag_addr][2]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_reg[10]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/next_read_info_reg[tag_addr][1]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_reg[11]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/next_read_info_reg[tag_addr][0]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_reg[12]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/next_read_info_reg[word_in_line][1]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/next_read_info_reg[word_in_line][0]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/wb_is_fpu_instr_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/EX_Long_Shift_reg )
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[2]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[3]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[4]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[4]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[5]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[5]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[6]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[6]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[7]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[7]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[8]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[8]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[9]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[9]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[10]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[10]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[11]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[11]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[12]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[12]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[13]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[13]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[14]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[14]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Performance.Core/Data_Flow_I /Barrel_Shifter_I/\Use_HW_BS.Using_BitField.mem_mask1_reg[31] )
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_which_branch_reg[8]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_gpr_write_addr_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/WB_ESR_i_reg[27]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/WB_ESR_i_reg[18]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Performance.Core/Data_Flow_I /\exception_registers_I1/WB_ESR_i_reg[18] )
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Using_Perf_1.mem_doublet_access_reg' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_doublet_access_i_reg'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Using_Perf_1.mem_byte_access_reg' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_byte_access_i_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_stack_violation_occurence/Single_Synchronize.use_async_reset.sync_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/second_request_reg )
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Write_reg' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Using_Perf_1.mem_write_req_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/Using_AXI.Use_AXI_Write.write_exclusive_fail_i_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.watchpoint_brk_hold_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA.Gen_Bits[27].MEM_EX_Result_Inst/Using_FPGA.Native )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA.Gen_Bits[29].MEM_EX_Result_Inst/Using_FPGA.Native )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/read_exclusive_fail_1_reg )
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/dbg_pause_reg' (FDR) to 'U0/MicroBlaze_Core_I/Performance.Core/Decode_I/of_pause_reg'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARUSER_reg[0]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARUSER_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARUSER_reg[1]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARUSER_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARUSER_reg[2]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARUSER_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARUSER_reg[3]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARUSER_reg[4]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARUSER_reg[4]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARCACHE_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARPROT_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARPROT_reg[1] )
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARCACHE_reg[0]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARCACHE_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARCACHE_reg[1]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARCACHE_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARCACHE_reg[2]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARCACHE_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARLEN_reg[0]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARLEN_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARLEN_reg[2]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARLEN_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARLEN_reg[3]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARLEN_reg[4]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARLEN_reg[4]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARLEN_reg[5]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARLEN_reg[5]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARLEN_reg[6]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARLEN_reg[6]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARLEN_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARLEN_reg[7] )
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_reg[0]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARID_I_reg[0] )
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARBAR_reg[0]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARSNOOP_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARBAR_reg[1]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARSNOOP_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARSNOOP_reg[0]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARSNOOP_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARSNOOP_reg[1]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARSNOOP_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARSNOOP_reg[2]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARSNOOP_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARSNOOP_reg[3] )
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARUSER_reg[0]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARUSER_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARUSER_reg[1]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARUSER_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARUSER_reg[2]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARUSER_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARUSER_reg[3]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARUSER_reg[4]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARUSER_reg[4]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARCACHE_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARPROT_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARPROT_reg[1] )
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARCACHE_reg[0]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARCACHE_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARCACHE_reg[1]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARCACHE_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARCACHE_reg[2]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARCACHE_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARBURST_reg[0] )
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARLEN_reg[0]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARLEN_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARLEN_reg[2]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARLEN_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARLEN_reg[3]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARLEN_reg[4]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARLEN_reg[4]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARLEN_reg[5]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARLEN_reg[5]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARLEN_reg[6]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARLEN_reg[6]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARLEN_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARLEN_reg[7] )
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_reg[0]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARID_I_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Using_Perf_1.mem_valid_req_XX_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/victim_hit_hold_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/stream_hit_hold_reg )
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/WB_ESR_reg[27]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/WB_ESR_reg[18]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/No_Long.Reverse_Mem_Accesses.wb_read_lsb_1_sel_reg[1]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/No_Long.Reverse_Mem_Accesses.wb_read_msb_doublet_sel_reg'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[21]' (FDCE) to 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[26]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/ex_Sel_SPR_EA_I_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4095] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4094] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4093] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4092] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4091] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4090] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4089] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4088] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4087] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4086] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4085] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4084] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4083] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4082] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4081] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4080] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4079] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4078] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4077] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4076] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4075] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4074] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4073] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4072] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4071] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4070] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4069] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4068] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4067] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4066] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4065] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4064] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4063] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4062] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4061] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4060] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4059] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4058] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4057] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4056] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4055] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4054] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4053] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4052] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4051] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4050] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4049] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4048] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4047] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4046] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4045] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4044] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4043] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4042] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4041] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4040] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4039] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4038] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4037] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4036] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4035] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4034] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4033] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4032] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4031] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4030] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4029] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4028] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4027] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4026] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[3228]' (FDR) to 'U0/LOCKSTEP_Out_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[2861]' (FDR) to 'U0/LOCKSTEP_Out_reg[2846]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[2860]' (FDR) to 'U0/LOCKSTEP_Out_reg[2846]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[2859]' (FDR) to 'U0/LOCKSTEP_Out_reg[2846]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[2858]' (FDR) to 'U0/LOCKSTEP_Out_reg[2846]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[2857]' (FDR) to 'U0/LOCKSTEP_Out_reg[2846]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[2848]' (FDR) to 'U0/LOCKSTEP_Out_reg[2846]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[2847]' (FDR) to 'U0/LOCKSTEP_Out_reg[2846]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[2846]' (FDR) to 'U0/LOCKSTEP_Out_reg[2845]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[2838]' (FDR) to 'U0/LOCKSTEP_Out_reg[2837]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[2154]' (FDR) to 'U0/LOCKSTEP_Out_reg[2153]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[2062]' (FDR) to 'U0/LOCKSTEP_Out_reg[2047]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[2061]' (FDR) to 'U0/LOCKSTEP_Out_reg[2047]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[2060]' (FDR) to 'U0/LOCKSTEP_Out_reg[2047]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[2059]' (FDR) to 'U0/LOCKSTEP_Out_reg[2047]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[2058]' (FDR) to 'U0/LOCKSTEP_Out_reg[2047]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[2049]' (FDR) to 'U0/LOCKSTEP_Out_reg[2047]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA.Gen_Bits[27].MEM_EX_Result_Inst/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA.Gen_Bits[29].MEM_EX_Result_Inst/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
WARNING: [Synth 8-3332] Sequential element (MEM_MSR_Bits[17].Using_FDR.MSR_I/Using_FPGA.Native) is unused and will be removed from module msr_reg_gti.
WARNING: [Synth 8-3332] Sequential element (MEM_MSR_Bits[18].Using_FDR.MSR_I/Using_FPGA.Native) is unused and will be removed from module msr_reg_gti.
WARNING: [Synth 8-3332] Sequential element (MEM_MSR_Bits[19].Using_FDR.MSR_I/Using_FPGA.Native) is unused and will be removed from module msr_reg_gti.
WARNING: [Synth 8-3332] Sequential element (MEM_MSR_Bits[20].Using_FDR.MSR_I/Using_FPGA.Native) is unused and will be removed from module msr_reg_gti.
WARNING: [Synth 8-3332] Sequential element (MEM_MSR_Bits[21].Using_FDR.MSR_I/Using_FPGA.Native) is unused and will be removed from module msr_reg_gti.
WARNING: [Synth 8-3332] Sequential element (MEM_MSR_Bits[27].Using_FDR.MSR_I/Using_FPGA.Native) is unused and will be removed from module msr_reg_gti.
WARNING: [Synth 8-3332] Sequential element (MEM_MSR_Bits[31].Using_FDR.MSR_I/Using_FPGA.Native) is unused and will be removed from module msr_reg_gti.
WARNING: [Synth 8-3332] Sequential element (OF_EX_MSR_Bits[17].Using_FDR.MSR_ex_I/Using_FPGA.Native) is unused and will be removed from module msr_reg_gti.
WARNING: [Synth 8-3332] Sequential element (OF_EX_MSR_Bits[17].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module msr_reg_gti.
WARNING: [Synth 8-3332] Sequential element (OF_EX_MSR_Bits[18].Using_FDR.MSR_ex_I/Using_FPGA.Native) is unused and will be removed from module msr_reg_gti.
WARNING: [Synth 8-3332] Sequential element (OF_EX_MSR_Bits[18].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module msr_reg_gti.
WARNING: [Synth 8-3332] Sequential element (OF_EX_MSR_Bits[19].Using_FDR.MSR_ex_I/Using_FPGA.Native) is unused and will be removed from module msr_reg_gti.
WARNING: [Synth 8-3332] Sequential element (OF_EX_MSR_Bits[19].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module msr_reg_gti.
WARNING: [Synth 8-3332] Sequential element (OF_EX_MSR_Bits[20].Using_FDR.MSR_ex_I/Using_FPGA.Native) is unused and will be removed from module msr_reg_gti.
WARNING: [Synth 8-3332] Sequential element (OF_EX_MSR_Bits[20].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module msr_reg_gti.
WARNING: [Synth 8-3332] Sequential element (OF_EX_MSR_Bits[21].Using_FDR.MSR_ex_I/Using_FPGA.Native) is unused and will be removed from module msr_reg_gti.
WARNING: [Synth 8-3332] Sequential element (OF_EX_MSR_Bits[21].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module msr_reg_gti.
WARNING: [Synth 8-3332] Sequential element (OF_EX_MSR_Bits[23].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module msr_reg_gti.
WARNING: [Synth 8-3332] Sequential element (OF_EX_MSR_Bits[24].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module msr_reg_gti.
WARNING: [Synth 8-3332] Sequential element (OF_EX_MSR_Bits[25].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module msr_reg_gti.
WARNING: [Synth 8-3332] Sequential element (OF_EX_MSR_Bits[26].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module msr_reg_gti.
WARNING: [Synth 8-3332] Sequential element (OF_EX_MSR_Bits[27].Using_FDR.MSR_ex_I/Using_FPGA.Native) is unused and will be removed from module msr_reg_gti.
WARNING: [Synth 8-3332] Sequential element (OF_EX_MSR_Bits[27].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module msr_reg_gti.
WARNING: [Synth 8-3332] Sequential element (OF_EX_MSR_Bits[29].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module msr_reg_gti.
WARNING: [Synth 8-3332] Sequential element (OF_EX_MSR_Bits[31].Using_FDR.MSR_ex_I/Using_FPGA.Native) is unused and will be removed from module msr_reg_gti.
WARNING: [Synth 8-3332] Sequential element (OF_EX_MSR_Bits[31].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module msr_reg_gti.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:15 ; elapsed = 00:01:29 . Memory (MB): peak = 1144.082 ; gain = 536.297
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:28 ; elapsed = 00:01:43 . Memory (MB): peak = 1144.082 ; gain = 536.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:38 ; elapsed = 00:01:55 . Memory (MB): peak = 1183.371 ; gain = 575.586
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:42 ; elapsed = 00:01:59 . Memory (MB): peak = 1195.352 ; gain = 587.566
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:47 ; elapsed = 00:02:05 . Memory (MB): peak = 1199.000 ; gain = 591.215
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:47 ; elapsed = 00:02:05 . Memory (MB): peak = 1199.000 ; gain = 591.215
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:49 ; elapsed = 00:02:07 . Memory (MB): peak = 1199.000 ; gain = 591.215
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:49 ; elapsed = 00:02:07 . Memory (MB): peak = 1199.000 ; gain = 591.215
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:49 ; elapsed = 00:02:07 . Memory (MB): peak = 1199.000 ; gain = 591.215
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:49 ; elapsed = 00:02:07 . Memory (MB): peak = 1199.000 ; gain = 591.215
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+--------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                                                                               | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+--------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|MicroBlaze  | MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/FPGA_Shift.cnt_shifts_reg[0] | 31     | 1     | NO           | NO                 | YES               | 0      | 1       | 
+------------+--------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+


Dynamic Shift Register Report:
+------------+-----------------------------------------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name                                      | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+-----------------------------------------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | PC_Buffer_reg[3]                              | 32     | 32         | 32     | 0       | 0      | 0      | 0      | 
|dsrl__1     | ibuffer_reg[3]                                | 44     | 44         | 44     | 0       | 0      | 0      | 0      | 
|dsrl__2     | Using_AXI.Use_AXI_Write.aw_w_fifo_mem_reg[15] | 10     | 10         | 10     | 0       | 0      | 0      | 0      | 
|dsrl__3     | Using_AXI.r_fifo_mem_reg[15]                  | 10     | 10         | 10     | 0       | 0      | 0      | 0      | 
|dsrl__4     | Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15]   | 37     | 37         | 37     | 0       | 0      | 0      | 0      | 
|dsrl__5     | Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15]    | 32     | 32         | 32     | 0       | 0      | 0      | 0      | 
|dsrl__6     | Using_AXI.r_fifo_mem_reg[15]                  | 10     | 10         | 10     | 0       | 0      | 0      | 0      | 
+------------+-----------------------------------------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |AND2B1L    |     2|
|2     |CARRY4     |    15|
|3     |DSP48E1    |     1|
|4     |DSP48E1_1  |     1|
|5     |DSP48E1_2  |     1|
|6     |LUT1       |    33|
|7     |LUT2       |   143|
|8     |LUT3       |   428|
|9     |LUT4       |   460|
|10    |LUT5       |   381|
|11    |LUT6       |   796|
|12    |LUT6_2     |    80|
|13    |MULT_AND   |     1|
|14    |MUXCY_L    |   242|
|15    |MUXF7      |   114|
|16    |RAM32M     |    16|
|17    |RAMB36E1   |     2|
|18    |RAMB36E1_1 |     4|
|19    |SRL16E     |   166|
|20    |SRLC16E    |    16|
|21    |SRLC32E    |     1|
|22    |XORCY      |   158|
|23    |FDCE       |   145|
|24    |FDR        |   101|
|25    |FDRE       |  2315|
|26    |FDS        |     1|
|27    |FDSE       |   132|
+------+-----------+------+

Report Instance Areas: 
+------+---------------------------------------------------------------------------------+---------------------------------------+------+
|      |Instance                                                                         |Module                                 |Cells |
+------+---------------------------------------------------------------------------------+---------------------------------------+------+
|1     |top                                                                              |                                       |  5755|
|2     |  U0                                                                             |MicroBlaze                             |  5755|
|3     |    MicroBlaze_Core_I                                                            |MicroBlaze_Core                        |  5241|
|4     |      \Performance.Core                                                          |MicroBlaze_GTi                         |  5232|
|5     |        Data_Flow_I                                                              |Data_Flow_gti                          |  1755|
|6     |          ALU_I                                                                  |ALU                                    |   133|
|7     |            \Use_Carry_Decoding.CarryIn_MUXCY                                    |MB_MUXCY_716                           |     1|
|8     |            \Using_FPGA.ALL_Bits[0].ALU_Bit_I1                                   |ALU_Bit__parameterized2                |     7|
|9     |              \Last_Bit.I_ALU_LUT_2                                              |MB_LUT4                                |     1|
|10    |              \Last_Bit.I_ALU_LUT_V5                                             |MB_LUT6__parameterized12               |     1|
|11    |              \Last_Bit.MULT_AND_I                                               |MB_MULT_AND                            |     1|
|12    |              \Last_Bit.MUXCY_XOR_I                                              |MB_MUXCY_XORCY_808                     |     3|
|13    |              \Last_Bit.Pre_MUXCY_I                                              |MB_MUXCY_809                           |     1|
|14    |            \Using_FPGA.ALL_Bits[10].ALU_Bit_I1                                  |ALU_Bit                                |     5|
|15    |              \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_806                          |     1|
|16    |              \Not_Last_Bit.MUXCY_XOR_I                                          |MB_MUXCY_XORCY_807                     |     4|
|17    |            \Using_FPGA.ALL_Bits[11].ALU_Bit_I1                                  |ALU_Bit_717                            |     5|
|18    |              \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_804                          |     1|
|19    |              \Not_Last_Bit.MUXCY_XOR_I                                          |MB_MUXCY_XORCY_805                     |     4|
|20    |            \Using_FPGA.ALL_Bits[12].ALU_Bit_I1                                  |ALU_Bit_718                            |     5|
|21    |              \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_802                          |     1|
|22    |              \Not_Last_Bit.MUXCY_XOR_I                                          |MB_MUXCY_XORCY_803                     |     4|
|23    |            \Using_FPGA.ALL_Bits[13].ALU_Bit_I1                                  |ALU_Bit_719                            |     5|
|24    |              \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_800                          |     1|
|25    |              \Not_Last_Bit.MUXCY_XOR_I                                          |MB_MUXCY_XORCY_801                     |     4|
|26    |            \Using_FPGA.ALL_Bits[14].ALU_Bit_I1                                  |ALU_Bit_720                            |     5|
|27    |              \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_798                          |     1|
|28    |              \Not_Last_Bit.MUXCY_XOR_I                                          |MB_MUXCY_XORCY_799                     |     4|
|29    |            \Using_FPGA.ALL_Bits[15].ALU_Bit_I1                                  |ALU_Bit_721                            |     3|
|30    |              \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_796                          |     1|
|31    |              \Not_Last_Bit.MUXCY_XOR_I                                          |MB_MUXCY_XORCY_797                     |     2|
|32    |            \Using_FPGA.ALL_Bits[16].ALU_Bit_I1                                  |ALU_Bit_722                            |     3|
|33    |              \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_794                          |     1|
|34    |              \Not_Last_Bit.MUXCY_XOR_I                                          |MB_MUXCY_XORCY_795                     |     2|
|35    |            \Using_FPGA.ALL_Bits[17].ALU_Bit_I1                                  |ALU_Bit_723                            |     3|
|36    |              \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_792                          |     1|
|37    |              \Not_Last_Bit.MUXCY_XOR_I                                          |MB_MUXCY_XORCY_793                     |     2|
|38    |            \Using_FPGA.ALL_Bits[18].ALU_Bit_I1                                  |ALU_Bit_724                            |     3|
|39    |              \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_790                          |     1|
|40    |              \Not_Last_Bit.MUXCY_XOR_I                                          |MB_MUXCY_XORCY_791                     |     2|
|41    |            \Using_FPGA.ALL_Bits[19].ALU_Bit_I1                                  |ALU_Bit_725                            |     4|
|42    |              \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_788                          |     1|
|43    |              \Not_Last_Bit.MUXCY_XOR_I                                          |MB_MUXCY_XORCY_789                     |     3|
|44    |            \Using_FPGA.ALL_Bits[1].ALU_Bit_I1                                   |ALU_Bit_726                            |     5|
|45    |              \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_786                          |     1|
|46    |              \Not_Last_Bit.MUXCY_XOR_I                                          |MB_MUXCY_XORCY_787                     |     4|
|47    |            \Using_FPGA.ALL_Bits[20].ALU_Bit_I1                                  |ALU_Bit_727                            |     3|
|48    |              \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_784                          |     1|
|49    |              \Not_Last_Bit.MUXCY_XOR_I                                          |MB_MUXCY_XORCY_785                     |     2|
|50    |            \Using_FPGA.ALL_Bits[21].ALU_Bit_I1                                  |ALU_Bit_728                            |     3|
|51    |              \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_782                          |     1|
|52    |              \Not_Last_Bit.MUXCY_XOR_I                                          |MB_MUXCY_XORCY_783                     |     2|
|53    |            \Using_FPGA.ALL_Bits[22].ALU_Bit_I1                                  |ALU_Bit_729                            |     3|
|54    |              \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_780                          |     1|
|55    |              \Not_Last_Bit.MUXCY_XOR_I                                          |MB_MUXCY_XORCY_781                     |     2|
|56    |            \Using_FPGA.ALL_Bits[23].ALU_Bit_I1                                  |ALU_Bit_730                            |     3|
|57    |              \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_778                          |     1|
|58    |              \Not_Last_Bit.MUXCY_XOR_I                                          |MB_MUXCY_XORCY_779                     |     2|
|59    |            \Using_FPGA.ALL_Bits[24].ALU_Bit_I1                                  |ALU_Bit_731                            |     3|
|60    |              \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_776                          |     1|
|61    |              \Not_Last_Bit.MUXCY_XOR_I                                          |MB_MUXCY_XORCY_777                     |     2|
|62    |            \Using_FPGA.ALL_Bits[25].ALU_Bit_I1                                  |ALU_Bit_732                            |     4|
|63    |              \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_774                          |     1|
|64    |              \Not_Last_Bit.MUXCY_XOR_I                                          |MB_MUXCY_XORCY_775                     |     3|
|65    |            \Using_FPGA.ALL_Bits[26].ALU_Bit_I1                                  |ALU_Bit_733                            |     3|
|66    |              \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_772                          |     1|
|67    |              \Not_Last_Bit.MUXCY_XOR_I                                          |MB_MUXCY_XORCY_773                     |     2|
|68    |            \Using_FPGA.ALL_Bits[27].ALU_Bit_I1                                  |ALU_Bit_734                            |     3|
|69    |              \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_770                          |     1|
|70    |              \Not_Last_Bit.MUXCY_XOR_I                                          |MB_MUXCY_XORCY_771                     |     2|
|71    |            \Using_FPGA.ALL_Bits[28].ALU_Bit_I1                                  |ALU_Bit_735                            |     4|
|72    |              \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_768                          |     1|
|73    |              \Not_Last_Bit.MUXCY_XOR_I                                          |MB_MUXCY_XORCY_769                     |     3|
|74    |            \Using_FPGA.ALL_Bits[29].ALU_Bit_I1                                  |ALU_Bit_736                            |     3|
|75    |              \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_766                          |     1|
|76    |              \Not_Last_Bit.MUXCY_XOR_I                                          |MB_MUXCY_XORCY_767                     |     2|
|77    |            \Using_FPGA.ALL_Bits[2].ALU_Bit_I1                                   |ALU_Bit_737                            |     5|
|78    |              \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_764                          |     1|
|79    |              \Not_Last_Bit.MUXCY_XOR_I                                          |MB_MUXCY_XORCY_765                     |     4|
|80    |            \Using_FPGA.ALL_Bits[30].ALU_Bit_I1                                  |ALU_Bit_738                            |     3|
|81    |              \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_762                          |     1|
|82    |              \Not_Last_Bit.MUXCY_XOR_I                                          |MB_MUXCY_XORCY_763                     |     2|
|83    |            \Using_FPGA.ALL_Bits[31].ALU_Bit_I1                                  |ALU_Bit_739                            |     3|
|84    |              \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_760                          |     1|
|85    |              \Not_Last_Bit.MUXCY_XOR_I                                          |MB_MUXCY_XORCY_761                     |     2|
|86    |            \Using_FPGA.ALL_Bits[3].ALU_Bit_I1                                   |ALU_Bit_740                            |     5|
|87    |              \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_758                          |     1|
|88    |              \Not_Last_Bit.MUXCY_XOR_I                                          |MB_MUXCY_XORCY_759                     |     4|
|89    |            \Using_FPGA.ALL_Bits[4].ALU_Bit_I1                                   |ALU_Bit_741                            |     6|
|90    |              \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_756                          |     1|
|91    |              \Not_Last_Bit.MUXCY_XOR_I                                          |MB_MUXCY_XORCY_757                     |     5|
|92    |            \Using_FPGA.ALL_Bits[5].ALU_Bit_I1                                   |ALU_Bit_742                            |     5|
|93    |              \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_754                          |     1|
|94    |              \Not_Last_Bit.MUXCY_XOR_I                                          |MB_MUXCY_XORCY_755                     |     4|
|95    |            \Using_FPGA.ALL_Bits[6].ALU_Bit_I1                                   |ALU_Bit_743                            |     5|
|96    |              \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_752                          |     1|
|97    |              \Not_Last_Bit.MUXCY_XOR_I                                          |MB_MUXCY_XORCY_753                     |     4|
|98    |            \Using_FPGA.ALL_Bits[7].ALU_Bit_I1                                   |ALU_Bit_744                            |     5|
|99    |              \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_750                          |     1|
|100   |              \Not_Last_Bit.MUXCY_XOR_I                                          |MB_MUXCY_XORCY_751                     |     4|
|101   |            \Using_FPGA.ALL_Bits[8].ALU_Bit_I1                                   |ALU_Bit_745                            |     5|
|102   |              \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_748                          |     1|
|103   |              \Not_Last_Bit.MUXCY_XOR_I                                          |MB_MUXCY_XORCY_749                     |     4|
|104   |            \Using_FPGA.ALL_Bits[9].ALU_Bit_I1                                   |ALU_Bit_746                            |     5|
|105   |              \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2                              |     1|
|106   |              \Not_Last_Bit.MUXCY_XOR_I                                          |MB_MUXCY_XORCY_747                     |     4|
|107   |          Barrel_Shifter_I                                                       |Barrel_Shifter_gti                     |   195|
|108   |            \Use_HW_BS.Using_BitField.Res_Bits[0].MEM_Res_LUT6                   |MB_LUT6__parameterized26               |     1|
|109   |            \Use_HW_BS.Using_BitField.Res_Bits[10].MEM_Res_LUT6                  |MB_LUT6__parameterized26_685           |     1|
|110   |            \Use_HW_BS.Using_BitField.Res_Bits[11].MEM_Res_LUT6                  |MB_LUT6__parameterized26_686           |     1|
|111   |            \Use_HW_BS.Using_BitField.Res_Bits[12].MEM_Res_LUT6                  |MB_LUT6__parameterized26_687           |     1|
|112   |            \Use_HW_BS.Using_BitField.Res_Bits[13].MEM_Res_LUT6                  |MB_LUT6__parameterized26_688           |     1|
|113   |            \Use_HW_BS.Using_BitField.Res_Bits[14].MEM_Res_LUT6                  |MB_LUT6__parameterized26_689           |     1|
|114   |            \Use_HW_BS.Using_BitField.Res_Bits[15].MEM_Res_LUT6                  |MB_LUT6__parameterized26_690           |     1|
|115   |            \Use_HW_BS.Using_BitField.Res_Bits[16].MEM_Res_LUT6                  |MB_LUT6__parameterized26_691           |     1|
|116   |            \Use_HW_BS.Using_BitField.Res_Bits[17].MEM_Res_LUT6                  |MB_LUT6__parameterized26_692           |     1|
|117   |            \Use_HW_BS.Using_BitField.Res_Bits[18].MEM_Res_LUT6                  |MB_LUT6__parameterized26_693           |     1|
|118   |            \Use_HW_BS.Using_BitField.Res_Bits[19].MEM_Res_LUT6                  |MB_LUT6__parameterized26_694           |     1|
|119   |            \Use_HW_BS.Using_BitField.Res_Bits[1].MEM_Res_LUT6                   |MB_LUT6__parameterized26_695           |     1|
|120   |            \Use_HW_BS.Using_BitField.Res_Bits[20].MEM_Res_LUT6                  |MB_LUT6__parameterized26_696           |     1|
|121   |            \Use_HW_BS.Using_BitField.Res_Bits[21].MEM_Res_LUT6                  |MB_LUT6__parameterized26_697           |     1|
|122   |            \Use_HW_BS.Using_BitField.Res_Bits[22].MEM_Res_LUT6                  |MB_LUT6__parameterized26_698           |     1|
|123   |            \Use_HW_BS.Using_BitField.Res_Bits[23].MEM_Res_LUT6                  |MB_LUT6__parameterized26_699           |     1|
|124   |            \Use_HW_BS.Using_BitField.Res_Bits[24].MEM_Res_LUT6                  |MB_LUT6__parameterized26_700           |     1|
|125   |            \Use_HW_BS.Using_BitField.Res_Bits[25].MEM_Res_LUT6                  |MB_LUT6__parameterized26_701           |     1|
|126   |            \Use_HW_BS.Using_BitField.Res_Bits[26].MEM_Res_LUT6                  |MB_LUT6__parameterized26_702           |     1|
|127   |            \Use_HW_BS.Using_BitField.Res_Bits[27].MEM_Res_LUT6                  |MB_LUT6__parameterized26_703           |     1|
|128   |            \Use_HW_BS.Using_BitField.Res_Bits[28].MEM_Res_LUT6                  |MB_LUT6__parameterized26_704           |     1|
|129   |            \Use_HW_BS.Using_BitField.Res_Bits[29].MEM_Res_LUT6                  |MB_LUT6__parameterized26_705           |     1|
|130   |            \Use_HW_BS.Using_BitField.Res_Bits[2].MEM_Res_LUT6                   |MB_LUT6__parameterized26_706           |     1|
|131   |            \Use_HW_BS.Using_BitField.Res_Bits[30].MEM_Res_LUT6                  |MB_LUT6__parameterized26_707           |     1|
|132   |            \Use_HW_BS.Using_BitField.Res_Bits[31].MEM_Res_LUT6                  |MB_LUT6__parameterized26_708           |     1|
|133   |            \Use_HW_BS.Using_BitField.Res_Bits[3].MEM_Res_LUT6                   |MB_LUT6__parameterized26_709           |     1|
|134   |            \Use_HW_BS.Using_BitField.Res_Bits[4].MEM_Res_LUT6                   |MB_LUT6__parameterized26_710           |     1|
|135   |            \Use_HW_BS.Using_BitField.Res_Bits[5].MEM_Res_LUT6                   |MB_LUT6__parameterized26_711           |     1|
|136   |            \Use_HW_BS.Using_BitField.Res_Bits[6].MEM_Res_LUT6                   |MB_LUT6__parameterized26_712           |     1|
|137   |            \Use_HW_BS.Using_BitField.Res_Bits[7].MEM_Res_LUT6                   |MB_LUT6__parameterized26_713           |     1|
|138   |            \Use_HW_BS.Using_BitField.Res_Bits[8].MEM_Res_LUT6                   |MB_LUT6__parameterized26_714           |     1|
|139   |            \Use_HW_BS.Using_BitField.Res_Bits[9].MEM_Res_LUT6                   |MB_LUT6__parameterized26_715           |     1|
|140   |          Byte_Doublet_Handle_gti_I                                              |Byte_Doublet_Handle_gti                |    82|
|141   |          Data_Flow_Logic_I                                                      |Data_Flow_Logic                        |    88|
|142   |            \Gen_Bits[0].MEM_EX_Result_Inst                                      |MB_FDRE_653                            |     1|
|143   |            \Gen_Bits[10].MEM_EX_Result_Inst                                     |MB_FDRE_654                            |     2|
|144   |            \Gen_Bits[11].MEM_EX_Result_Inst                                     |MB_FDRE_655                            |     2|
|145   |            \Gen_Bits[12].MEM_EX_Result_Inst                                     |MB_FDRE_656                            |     2|
|146   |            \Gen_Bits[13].MEM_EX_Result_Inst                                     |MB_FDRE_657                            |     2|
|147   |            \Gen_Bits[14].MEM_EX_Result_Inst                                     |MB_FDRE_658                            |     2|
|148   |            \Gen_Bits[15].MEM_EX_Result_Inst                                     |MB_FDRE_659                            |     2|
|149   |            \Gen_Bits[16].MEM_EX_Result_Inst                                     |MB_FDRE_660                            |     2|
|150   |            \Gen_Bits[17].MEM_EX_Result_Inst                                     |MB_FDRE_661                            |     2|
|151   |            \Gen_Bits[18].MEM_EX_Result_Inst                                     |MB_FDRE_662                            |     2|
|152   |            \Gen_Bits[19].MEM_EX_Result_Inst                                     |MB_FDRE_663                            |     2|
|153   |            \Gen_Bits[1].MEM_EX_Result_Inst                                      |MB_FDRE_664                            |     2|
|154   |            \Gen_Bits[20].MEM_EX_Result_Inst                                     |MB_FDRE_665                            |     2|
|155   |            \Gen_Bits[21].MEM_EX_Result_Inst                                     |MB_FDRE_666                            |     2|
|156   |            \Gen_Bits[22].MEM_EX_Result_Inst                                     |MB_FDRE_667                            |     1|
|157   |            \Gen_Bits[23].MEM_EX_Result_Inst                                     |MB_FDRE_668                            |     1|
|158   |            \Gen_Bits[24].MEM_EX_Result_Inst                                     |MB_FDRE_669                            |     1|
|159   |            \Gen_Bits[25].MEM_EX_Result_Inst                                     |MB_FDRE_670                            |     1|
|160   |            \Gen_Bits[26].MEM_EX_Result_Inst                                     |MB_FDRE_671                            |     1|
|161   |            \Gen_Bits[27].MEM_EX_Result_Inst                                     |MB_FDRE_672                            |     2|
|162   |            \Gen_Bits[28].MEM_EX_Result_Inst                                     |MB_FDRE_673                            |     1|
|163   |            \Gen_Bits[29].MEM_EX_Result_Inst                                     |MB_FDRE_674                            |     1|
|164   |            \Gen_Bits[2].MEM_EX_Result_Inst                                      |MB_FDRE_675                            |     2|
|165   |            \Gen_Bits[30].MEM_EX_Result_Inst                                     |MB_FDRE_676                            |     1|
|166   |            \Gen_Bits[31].MEM_EX_Result_Inst                                     |MB_FDRE_677                            |     2|
|167   |            \Gen_Bits[3].MEM_EX_Result_Inst                                      |MB_FDRE_678                            |     2|
|168   |            \Gen_Bits[4].MEM_EX_Result_Inst                                      |MB_FDRE_679                            |     2|
|169   |            \Gen_Bits[5].MEM_EX_Result_Inst                                      |MB_FDRE_680                            |     2|
|170   |            \Gen_Bits[6].MEM_EX_Result_Inst                                      |MB_FDRE_681                            |     2|
|171   |            \Gen_Bits[7].MEM_EX_Result_Inst                                      |MB_FDRE_682                            |     2|
|172   |            \Gen_Bits[8].MEM_EX_Result_Inst                                      |MB_FDRE_683                            |     2|
|173   |            \Gen_Bits[9].MEM_EX_Result_Inst                                      |MB_FDRE_684                            |     2|
|174   |          MUL_Unit_I                                                             |mul_unit                               |    20|
|175   |            \Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I2         |dsp_module__parameterized1             |     1|
|176   |              \Using_DSP48E1.DSP48E1_I1                                          |MB_DSP48E1__parameterized1             |     1|
|177   |            \Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I3         |dsp_module__parameterized3             |     1|
|178   |              \Using_DSP48E1.DSP48E1_I1                                          |MB_DSP48E1__parameterized3             |     1|
|179   |            \Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1                  |dsp_module                             |     1|
|180   |              \Using_DSP48E1.DSP48E1_I1                                          |MB_DSP48E1                             |     1|
|181   |          Operand_Select_I                                                       |Operand_Select_gti                     |   405|
|182   |            \Gen_Bit[0].MUXF7_I1                                                 |MB_MUXF7_621                           |     2|
|183   |            \Gen_Bit[10].MUXF7_I1                                                |MB_MUXF7_622                           |     2|
|184   |            \Gen_Bit[11].MUXF7_I1                                                |MB_MUXF7_623                           |     2|
|185   |            \Gen_Bit[12].MUXF7_I1                                                |MB_MUXF7_624                           |     2|
|186   |            \Gen_Bit[13].MUXF7_I1                                                |MB_MUXF7_625                           |     2|
|187   |            \Gen_Bit[14].MUXF7_I1                                                |MB_MUXF7_626                           |     2|
|188   |            \Gen_Bit[15].MUXF7_I1                                                |MB_MUXF7_627                           |     2|
|189   |            \Gen_Bit[16].MUXF7_I1                                                |MB_MUXF7_628                           |     3|
|190   |            \Gen_Bit[17].MUXF7_I1                                                |MB_MUXF7_629                           |     3|
|191   |            \Gen_Bit[18].MUXF7_I1                                                |MB_MUXF7_630                           |     3|
|192   |            \Gen_Bit[19].MUXF7_I1                                                |MB_MUXF7_631                           |     3|
|193   |            \Gen_Bit[1].MUXF7_I1                                                 |MB_MUXF7_632                           |     2|
|194   |            \Gen_Bit[20].MUXF7_I1                                                |MB_MUXF7_633                           |     3|
|195   |            \Gen_Bit[21].MUXF7_I1                                                |MB_MUXF7_634                           |     3|
|196   |            \Gen_Bit[22].MUXF7_I1                                                |MB_MUXF7_635                           |     3|
|197   |            \Gen_Bit[23].MUXF7_I1                                                |MB_MUXF7_636                           |     3|
|198   |            \Gen_Bit[24].MUXF7_I1                                                |MB_MUXF7_637                           |     2|
|199   |            \Gen_Bit[25].MUXF7_I1                                                |MB_MUXF7_638                           |     2|
|200   |            \Gen_Bit[26].MUXF7_I1                                                |MB_MUXF7_639                           |     5|
|201   |            \Gen_Bit[27].MUXF7_I1                                                |MB_MUXF7_640                           |     2|
|202   |            \Gen_Bit[28].MUXF7_I1                                                |MB_MUXF7_641                           |     2|
|203   |            \Gen_Bit[29].MUXF7_I1                                                |MB_MUXF7_642                           |    10|
|204   |            \Gen_Bit[2].MUXF7_I1                                                 |MB_MUXF7_643                           |     2|
|205   |            \Gen_Bit[30].MUXF7_I1                                                |MB_MUXF7_644                           |    11|
|206   |            \Gen_Bit[31].MUXF7_I1                                                |MB_MUXF7_645                           |    25|
|207   |            \Gen_Bit[3].MUXF7_I1                                                 |MB_MUXF7_646                           |     2|
|208   |            \Gen_Bit[4].MUXF7_I1                                                 |MB_MUXF7_647                           |     2|
|209   |            \Gen_Bit[5].MUXF7_I1                                                 |MB_MUXF7_648                           |     2|
|210   |            \Gen_Bit[6].MUXF7_I1                                                 |MB_MUXF7_649                           |     2|
|211   |            \Gen_Bit[7].MUXF7_I1                                                 |MB_MUXF7_650                           |     2|
|212   |            \Gen_Bit[8].MUXF7_I1                                                 |MB_MUXF7_651                           |     2|
|213   |            \Gen_Bit[9].MUXF7_I1                                                 |MB_MUXF7_652                           |     2|
|214   |          Register_File_I                                                        |Register_File_gti                      |    16|
|215   |            \Using_LUT6.All_RAM32M[0].ram32m_i                                   |MB_RAM32M                              |     1|
|216   |            \Using_LUT6.All_RAM32M[10].ram32m_i                                  |MB_RAM32M_606                          |     1|
|217   |            \Using_LUT6.All_RAM32M[11].ram32m_i                                  |MB_RAM32M_607                          |     1|
|218   |            \Using_LUT6.All_RAM32M[12].ram32m_i                                  |MB_RAM32M_608                          |     1|
|219   |            \Using_LUT6.All_RAM32M[13].ram32m_i                                  |MB_RAM32M_609                          |     1|
|220   |            \Using_LUT6.All_RAM32M[14].ram32m_i                                  |MB_RAM32M_610                          |     1|
|221   |            \Using_LUT6.All_RAM32M[15].ram32m_i                                  |MB_RAM32M_611                          |     1|
|222   |            \Using_LUT6.All_RAM32M[1].ram32m_i                                   |MB_RAM32M_612                          |     1|
|223   |            \Using_LUT6.All_RAM32M[2].ram32m_i                                   |MB_RAM32M_613                          |     1|
|224   |            \Using_LUT6.All_RAM32M[3].ram32m_i                                   |MB_RAM32M_614                          |     1|
|225   |            \Using_LUT6.All_RAM32M[4].ram32m_i                                   |MB_RAM32M_615                          |     1|
|226   |            \Using_LUT6.All_RAM32M[5].ram32m_i                                   |MB_RAM32M_616                          |     1|
|227   |            \Using_LUT6.All_RAM32M[6].ram32m_i                                   |MB_RAM32M_617                          |     1|
|228   |            \Using_LUT6.All_RAM32M[7].ram32m_i                                   |MB_RAM32M_618                          |     1|
|229   |            \Using_LUT6.All_RAM32M[8].ram32m_i                                   |MB_RAM32M_619                          |     1|
|230   |            \Using_LUT6.All_RAM32M[9].ram32m_i                                   |MB_RAM32M_620                          |     1|
|231   |          Shift_Logic_Module_I                                                   |Shift_Logic_Module_gti                 |     0|
|232   |          \Using_DAXI_ALU_Carry.Direct_MUXCY_I                                   |MB_MUXCY_372                           |     1|
|233   |          \Using_DAXI_ALU_Carry.Post_MUXCY_I                                     |MB_MUXCY_373                           |     1|
|234   |          \Using_DAXI_ALU_Carry.direct_lut_INST                                  |MB_LUT6_2__parameterized1              |     1|
|235   |          \Using_Div_Unit.Div_unit_I1                                            |Div_unit_gti                           |   330|
|236   |            \FPGA_Impl1.D_Handle[0].MUXCY_XOR_I                                  |MB_MUXCY_XORCY_511                     |     1|
|237   |            \FPGA_Impl1.D_Handle[10].MUXCY_XOR_I                                 |MB_MUXCY_XORCY_512                     |     2|
|238   |            \FPGA_Impl1.D_Handle[11].MUXCY_XOR_I                                 |MB_MUXCY_XORCY_513                     |     2|
|239   |            \FPGA_Impl1.D_Handle[12].MUXCY_XOR_I                                 |MB_MUXCY_XORCY_514                     |     2|
|240   |            \FPGA_Impl1.D_Handle[13].MUXCY_XOR_I                                 |MB_MUXCY_XORCY_515                     |     2|
|241   |            \FPGA_Impl1.D_Handle[14].MUXCY_XOR_I                                 |MB_MUXCY_XORCY_516                     |     2|
|242   |            \FPGA_Impl1.D_Handle[15].MUXCY_XOR_I                                 |MB_MUXCY_XORCY_517                     |     2|
|243   |            \FPGA_Impl1.D_Handle[16].MUXCY_XOR_I                                 |MB_MUXCY_XORCY_518                     |     2|
|244   |            \FPGA_Impl1.D_Handle[17].MUXCY_XOR_I                                 |MB_MUXCY_XORCY_519                     |     2|
|245   |            \FPGA_Impl1.D_Handle[18].MUXCY_XOR_I                                 |MB_MUXCY_XORCY_520                     |     2|
|246   |            \FPGA_Impl1.D_Handle[19].MUXCY_XOR_I                                 |MB_MUXCY_XORCY_521                     |     2|
|247   |            \FPGA_Impl1.D_Handle[1].MUXCY_XOR_I                                  |MB_MUXCY_XORCY_522                     |     2|
|248   |            \FPGA_Impl1.D_Handle[20].MUXCY_XOR_I                                 |MB_MUXCY_XORCY_523                     |     2|
|249   |            \FPGA_Impl1.D_Handle[21].MUXCY_XOR_I                                 |MB_MUXCY_XORCY_524                     |     2|
|250   |            \FPGA_Impl1.D_Handle[22].MUXCY_XOR_I                                 |MB_MUXCY_XORCY_525                     |     2|
|251   |            \FPGA_Impl1.D_Handle[23].MUXCY_XOR_I                                 |MB_MUXCY_XORCY_526                     |     2|
|252   |            \FPGA_Impl1.D_Handle[24].MUXCY_XOR_I                                 |MB_MUXCY_XORCY_527                     |     2|
|253   |            \FPGA_Impl1.D_Handle[25].MUXCY_XOR_I                                 |MB_MUXCY_XORCY_528                     |     2|
|254   |            \FPGA_Impl1.D_Handle[26].MUXCY_XOR_I                                 |MB_MUXCY_XORCY_529                     |     2|
|255   |            \FPGA_Impl1.D_Handle[27].MUXCY_XOR_I                                 |MB_MUXCY_XORCY_530                     |     2|
|256   |            \FPGA_Impl1.D_Handle[28].MUXCY_XOR_I                                 |MB_MUXCY_XORCY_531                     |     2|
|257   |            \FPGA_Impl1.D_Handle[29].MUXCY_XOR_I                                 |MB_MUXCY_XORCY_532                     |     2|
|258   |            \FPGA_Impl1.D_Handle[2].MUXCY_XOR_I                                  |MB_MUXCY_XORCY_533                     |     2|
|259   |            \FPGA_Impl1.D_Handle[30].MUXCY_XOR_I                                 |MB_MUXCY_XORCY_534                     |     2|
|260   |            \FPGA_Impl1.D_Handle[31].MUXCY_XOR_I                                 |MB_MUXCY_XORCY_535                     |     2|
|261   |            \FPGA_Impl1.D_Handle[3].MUXCY_XOR_I                                  |MB_MUXCY_XORCY_536                     |     2|
|262   |            \FPGA_Impl1.D_Handle[4].MUXCY_XOR_I                                  |MB_MUXCY_XORCY_537                     |     2|
|263   |            \FPGA_Impl1.D_Handle[5].MUXCY_XOR_I                                  |MB_MUXCY_XORCY_538                     |     2|
|264   |            \FPGA_Impl1.D_Handle[6].MUXCY_XOR_I                                  |MB_MUXCY_XORCY_539                     |     2|
|265   |            \FPGA_Impl1.D_Handle[7].MUXCY_XOR_I                                  |MB_MUXCY_XORCY_540                     |     2|
|266   |            \FPGA_Impl1.D_Handle[8].MUXCY_XOR_I                                  |MB_MUXCY_XORCY_541                     |     2|
|267   |            \FPGA_Impl1.D_Handle[9].MUXCY_XOR_I                                  |MB_MUXCY_XORCY_542                     |     2|
|268   |            \FPGA_Impl2.New_Q_Handle[0].MUXCY_XOR_I                              |MB_MUXCY_XORCY_543                     |     4|
|269   |            \FPGA_Impl2.New_Q_Handle[0].New_Q_LUT4                               |MB_LUT4__parameterized1                |     1|
|270   |            \FPGA_Impl2.New_Q_Handle[10].MUXCY_XOR_I                             |MB_MUXCY_XORCY_544                     |     2|
|271   |            \FPGA_Impl2.New_Q_Handle[10].New_Q_LUT4                              |MB_LUT4__parameterized1_545            |     1|
|272   |            \FPGA_Impl2.New_Q_Handle[11].MUXCY_XOR_I                             |MB_MUXCY_XORCY_546                     |     2|
|273   |            \FPGA_Impl2.New_Q_Handle[11].New_Q_LUT4                              |MB_LUT4__parameterized1_547            |     1|
|274   |            \FPGA_Impl2.New_Q_Handle[12].MUXCY_XOR_I                             |MB_MUXCY_XORCY_548                     |     2|
|275   |            \FPGA_Impl2.New_Q_Handle[12].New_Q_LUT4                              |MB_LUT4__parameterized1_549            |     1|
|276   |            \FPGA_Impl2.New_Q_Handle[13].MUXCY_XOR_I                             |MB_MUXCY_XORCY_550                     |     2|
|277   |            \FPGA_Impl2.New_Q_Handle[13].New_Q_LUT4                              |MB_LUT4__parameterized1_551            |     1|
|278   |            \FPGA_Impl2.New_Q_Handle[14].MUXCY_XOR_I                             |MB_MUXCY_XORCY_552                     |     2|
|279   |            \FPGA_Impl2.New_Q_Handle[14].New_Q_LUT4                              |MB_LUT4__parameterized1_553            |     1|
|280   |            \FPGA_Impl2.New_Q_Handle[15].MUXCY_XOR_I                             |MB_MUXCY_XORCY_554                     |     2|
|281   |            \FPGA_Impl2.New_Q_Handle[15].New_Q_LUT4                              |MB_LUT4__parameterized1_555            |     1|
|282   |            \FPGA_Impl2.New_Q_Handle[16].MUXCY_XOR_I                             |MB_MUXCY_XORCY_556                     |     2|
|283   |            \FPGA_Impl2.New_Q_Handle[16].New_Q_LUT4                              |MB_LUT4__parameterized1_557            |     1|
|284   |            \FPGA_Impl2.New_Q_Handle[17].MUXCY_XOR_I                             |MB_MUXCY_XORCY_558                     |     2|
|285   |            \FPGA_Impl2.New_Q_Handle[17].New_Q_LUT4                              |MB_LUT4__parameterized1_559            |     1|
|286   |            \FPGA_Impl2.New_Q_Handle[18].MUXCY_XOR_I                             |MB_MUXCY_XORCY_560                     |     2|
|287   |            \FPGA_Impl2.New_Q_Handle[18].New_Q_LUT4                              |MB_LUT4__parameterized1_561            |     1|
|288   |            \FPGA_Impl2.New_Q_Handle[19].MUXCY_XOR_I                             |MB_MUXCY_XORCY_562                     |     2|
|289   |            \FPGA_Impl2.New_Q_Handle[19].New_Q_LUT4                              |MB_LUT4__parameterized1_563            |     1|
|290   |            \FPGA_Impl2.New_Q_Handle[1].MUXCY_XOR_I                              |MB_MUXCY_XORCY_564                     |     2|
|291   |            \FPGA_Impl2.New_Q_Handle[1].New_Q_LUT4                               |MB_LUT4__parameterized1_565            |     1|
|292   |            \FPGA_Impl2.New_Q_Handle[20].MUXCY_XOR_I                             |MB_MUXCY_XORCY_566                     |     2|
|293   |            \FPGA_Impl2.New_Q_Handle[20].New_Q_LUT4                              |MB_LUT4__parameterized1_567            |     1|
|294   |            \FPGA_Impl2.New_Q_Handle[21].MUXCY_XOR_I                             |MB_MUXCY_XORCY_568                     |     2|
|295   |            \FPGA_Impl2.New_Q_Handle[21].New_Q_LUT4                              |MB_LUT4__parameterized1_569            |     1|
|296   |            \FPGA_Impl2.New_Q_Handle[22].MUXCY_XOR_I                             |MB_MUXCY_XORCY_570                     |     2|
|297   |            \FPGA_Impl2.New_Q_Handle[22].New_Q_LUT4                              |MB_LUT4__parameterized1_571            |     1|
|298   |            \FPGA_Impl2.New_Q_Handle[23].MUXCY_XOR_I                             |MB_MUXCY_XORCY_572                     |     2|
|299   |            \FPGA_Impl2.New_Q_Handle[23].New_Q_LUT4                              |MB_LUT4__parameterized1_573            |     1|
|300   |            \FPGA_Impl2.New_Q_Handle[24].MUXCY_XOR_I                             |MB_MUXCY_XORCY_574                     |     2|
|301   |            \FPGA_Impl2.New_Q_Handle[24].New_Q_LUT4                              |MB_LUT4__parameterized1_575            |     1|
|302   |            \FPGA_Impl2.New_Q_Handle[25].MUXCY_XOR_I                             |MB_MUXCY_XORCY_576                     |     2|
|303   |            \FPGA_Impl2.New_Q_Handle[25].New_Q_LUT4                              |MB_LUT4__parameterized1_577            |     1|
|304   |            \FPGA_Impl2.New_Q_Handle[26].MUXCY_XOR_I                             |MB_MUXCY_XORCY_578                     |     2|
|305   |            \FPGA_Impl2.New_Q_Handle[26].New_Q_LUT4                              |MB_LUT4__parameterized1_579            |     1|
|306   |            \FPGA_Impl2.New_Q_Handle[27].MUXCY_XOR_I                             |MB_MUXCY_XORCY_580                     |     2|
|307   |            \FPGA_Impl2.New_Q_Handle[27].New_Q_LUT4                              |MB_LUT4__parameterized1_581            |     1|
|308   |            \FPGA_Impl2.New_Q_Handle[28].MUXCY_XOR_I                             |MB_MUXCY_XORCY_582                     |     2|
|309   |            \FPGA_Impl2.New_Q_Handle[28].New_Q_LUT4                              |MB_LUT4__parameterized1_583            |     1|
|310   |            \FPGA_Impl2.New_Q_Handle[29].MUXCY_XOR_I                             |MB_MUXCY_XORCY_584                     |     2|
|311   |            \FPGA_Impl2.New_Q_Handle[29].New_Q_LUT4                              |MB_LUT4__parameterized1_585            |     1|
|312   |            \FPGA_Impl2.New_Q_Handle[2].MUXCY_XOR_I                              |MB_MUXCY_XORCY_586                     |     2|
|313   |            \FPGA_Impl2.New_Q_Handle[2].New_Q_LUT4                               |MB_LUT4__parameterized1_587            |     1|
|314   |            \FPGA_Impl2.New_Q_Handle[30].MUXCY_XOR_I                             |MB_MUXCY_XORCY_588                     |     2|
|315   |            \FPGA_Impl2.New_Q_Handle[30].New_Q_LUT4                              |MB_LUT4__parameterized1_589            |     1|
|316   |            \FPGA_Impl2.New_Q_Handle[31].MUXCY_XOR_I                             |MB_MUXCY_XORCY_590                     |     3|
|317   |            \FPGA_Impl2.New_Q_Handle[31].New_Q_LUT4                              |MB_LUT4__parameterized1_591            |     1|
|318   |            \FPGA_Impl2.New_Q_Handle[3].MUXCY_XOR_I                              |MB_MUXCY_XORCY_592                     |     2|
|319   |            \FPGA_Impl2.New_Q_Handle[3].New_Q_LUT4                               |MB_LUT4__parameterized1_593            |     1|
|320   |            \FPGA_Impl2.New_Q_Handle[4].MUXCY_XOR_I                              |MB_MUXCY_XORCY_594                     |     2|
|321   |            \FPGA_Impl2.New_Q_Handle[4].New_Q_LUT4                               |MB_LUT4__parameterized1_595            |     1|
|322   |            \FPGA_Impl2.New_Q_Handle[5].MUXCY_XOR_I                              |MB_MUXCY_XORCY_596                     |     2|
|323   |            \FPGA_Impl2.New_Q_Handle[5].New_Q_LUT4                               |MB_LUT4__parameterized1_597            |     1|
|324   |            \FPGA_Impl2.New_Q_Handle[6].MUXCY_XOR_I                              |MB_MUXCY_XORCY_598                     |     2|
|325   |            \FPGA_Impl2.New_Q_Handle[6].New_Q_LUT4                               |MB_LUT4__parameterized1_599            |     1|
|326   |            \FPGA_Impl2.New_Q_Handle[7].MUXCY_XOR_I                              |MB_MUXCY_XORCY_600                     |     2|
|327   |            \FPGA_Impl2.New_Q_Handle[7].New_Q_LUT4                               |MB_LUT4__parameterized1_601            |     1|
|328   |            \FPGA_Impl2.New_Q_Handle[8].MUXCY_XOR_I                              |MB_MUXCY_XORCY_602                     |     2|
|329   |            \FPGA_Impl2.New_Q_Handle[8].New_Q_LUT4                               |MB_LUT4__parameterized1_603            |     1|
|330   |            \FPGA_Impl2.New_Q_Handle[9].MUXCY_XOR_I                              |MB_MUXCY_XORCY_604                     |     2|
|331   |            \FPGA_Impl2.New_Q_Handle[9].New_Q_LUT4                               |MB_LUT4__parameterized1_605            |     1|
|332   |          Zero_Detect_I                                                          |Zero_Detect_gti                        |    15|
|333   |            Part_Of_Zero_Carry_Start                                             |MB_MUXCY_504                           |     1|
|334   |            \Zero_Detecting[1].I_Part_Of_Zero_Detect                             |MB_MUXCY_505                           |     4|
|335   |            \Zero_Detecting[2].I_Part_Of_Zero_Detect                             |MB_MUXCY_506                           |     1|
|336   |            \Zero_Detecting[3].I_Part_Of_Zero_Detect                             |MB_MUXCY_507                           |     1|
|337   |            \Zero_Detecting[4].I_Part_Of_Zero_Detect                             |MB_MUXCY_508                           |     1|
|338   |            \Zero_Detecting[5].I_Part_Of_Zero_Detect                             |MB_MUXCY_509                           |     1|
|339   |            \Zero_Detecting[6].I_Part_Of_Zero_Detect                             |MB_MUXCY_510                           |     1|
|340   |          exception_registers_I1                                                 |exception_registers_gti                |   394|
|341   |            CarryIn_MUXCY                                                        |MB_MUXCY_393                           |     1|
|342   |            \Use_LUT6.Mux_Inxt                                                   |mux_bus                                |    16|
|343   |              \Mux_Loop[0].I_MUX_LUT6                                            |MB_LUT6_2__parameterized3              |     1|
|344   |              \Mux_Loop[10].I_MUX_LUT6                                           |MB_LUT6_2__parameterized3_489          |     1|
|345   |              \Mux_Loop[11].I_MUX_LUT6                                           |MB_LUT6_2__parameterized3_490          |     1|
|346   |              \Mux_Loop[12].I_MUX_LUT6                                           |MB_LUT6_2__parameterized3_491          |     1|
|347   |              \Mux_Loop[13].I_MUX_LUT6                                           |MB_LUT6_2__parameterized3_492          |     1|
|348   |              \Mux_Loop[14].I_MUX_LUT6                                           |MB_LUT6_2__parameterized3_493          |     1|
|349   |              \Mux_Loop[15].I_MUX_LUT6                                           |MB_LUT6_2__parameterized3_494          |     1|
|350   |              \Mux_Loop[1].I_MUX_LUT6                                            |MB_LUT6_2__parameterized3_495          |     1|
|351   |              \Mux_Loop[2].I_MUX_LUT6                                            |MB_LUT6_2__parameterized3_496          |     1|
|352   |              \Mux_Loop[3].I_MUX_LUT6                                            |MB_LUT6_2__parameterized3_497          |     1|
|353   |              \Mux_Loop[4].I_MUX_LUT6                                            |MB_LUT6_2__parameterized3_498          |     1|
|354   |              \Mux_Loop[5].I_MUX_LUT6                                            |MB_LUT6_2__parameterized3_499          |     1|
|355   |              \Mux_Loop[6].I_MUX_LUT6                                            |MB_LUT6_2__parameterized3_500          |     1|
|356   |              \Mux_Loop[7].I_MUX_LUT6                                            |MB_LUT6_2__parameterized3_501          |     1|
|357   |              \Mux_Loop[8].I_MUX_LUT6                                            |MB_LUT6_2__parameterized3_502          |     1|
|358   |              \Mux_Loop[9].I_MUX_LUT6                                            |MB_LUT6_2__parameterized3_503          |     1|
|359   |            \Using_FPGA_LUT6.Gen_Ret_Addr[0].I_RET_ADDR_WB                       |MB_LUT6_2__parameterized5              |     1|
|360   |            \Using_FPGA_LUT6.Gen_Ret_Addr[0].MUXCY_XOR_I                         |MB_MUXCY_XORCY_394                     |     1|
|361   |            \Using_FPGA_LUT6.Gen_Ret_Addr[0].WB_PC_FDRE                          |MB_FDRE_395                            |     1|
|362   |            \Using_FPGA_LUT6.Gen_Ret_Addr[10].I_RET_ADDR_WB                      |MB_LUT6_2__parameterized5_396          |     1|
|363   |            \Using_FPGA_LUT6.Gen_Ret_Addr[10].MUXCY_XOR_I                        |MB_MUXCY_XORCY_397                     |     2|
|364   |            \Using_FPGA_LUT6.Gen_Ret_Addr[10].WB_PC_FDRE                         |MB_FDRE_398                            |     1|
|365   |            \Using_FPGA_LUT6.Gen_Ret_Addr[11].I_RET_ADDR_WB                      |MB_LUT6_2__parameterized5_399          |     1|
|366   |            \Using_FPGA_LUT6.Gen_Ret_Addr[11].MUXCY_XOR_I                        |MB_MUXCY_XORCY_400                     |     2|
|367   |            \Using_FPGA_LUT6.Gen_Ret_Addr[11].WB_PC_FDRE                         |MB_FDRE_401                            |     1|
|368   |            \Using_FPGA_LUT6.Gen_Ret_Addr[12].I_RET_ADDR_WB                      |MB_LUT6_2__parameterized5_402          |     1|
|369   |            \Using_FPGA_LUT6.Gen_Ret_Addr[12].MUXCY_XOR_I                        |MB_MUXCY_XORCY_403                     |     2|
|370   |            \Using_FPGA_LUT6.Gen_Ret_Addr[12].WB_PC_FDRE                         |MB_FDRE_404                            |     1|
|371   |            \Using_FPGA_LUT6.Gen_Ret_Addr[13].I_RET_ADDR_WB                      |MB_LUT6_2__parameterized5_405          |     1|
|372   |            \Using_FPGA_LUT6.Gen_Ret_Addr[13].MUXCY_XOR_I                        |MB_MUXCY_XORCY_406                     |     2|
|373   |            \Using_FPGA_LUT6.Gen_Ret_Addr[13].WB_PC_FDRE                         |MB_FDRE_407                            |     1|
|374   |            \Using_FPGA_LUT6.Gen_Ret_Addr[14].I_RET_ADDR_WB                      |MB_LUT6_2__parameterized5_408          |     1|
|375   |            \Using_FPGA_LUT6.Gen_Ret_Addr[14].MUXCY_XOR_I                        |MB_MUXCY_XORCY_409                     |     2|
|376   |            \Using_FPGA_LUT6.Gen_Ret_Addr[14].WB_PC_FDRE                         |MB_FDRE_410                            |     1|
|377   |            \Using_FPGA_LUT6.Gen_Ret_Addr[15].I_RET_ADDR_WB                      |MB_LUT6_2__parameterized5_411          |     1|
|378   |            \Using_FPGA_LUT6.Gen_Ret_Addr[15].MUXCY_XOR_I                        |MB_MUXCY_XORCY_412                     |     2|
|379   |            \Using_FPGA_LUT6.Gen_Ret_Addr[15].WB_PC_FDRE                         |MB_FDRE_413                            |     1|
|380   |            \Using_FPGA_LUT6.Gen_Ret_Addr[16].I_RET_ADDR_WB                      |MB_LUT6_2__parameterized5_414          |     1|
|381   |            \Using_FPGA_LUT6.Gen_Ret_Addr[16].MUXCY_XOR_I                        |MB_MUXCY_XORCY_415                     |     4|
|382   |            \Using_FPGA_LUT6.Gen_Ret_Addr[16].WB_PC_FDRE                         |MB_FDRE_416                            |     1|
|383   |            \Using_FPGA_LUT6.Gen_Ret_Addr[17].I_RET_ADDR_WB                      |MB_LUT6_2__parameterized5_417          |     1|
|384   |            \Using_FPGA_LUT6.Gen_Ret_Addr[17].MUXCY_XOR_I                        |MB_MUXCY_XORCY_418                     |     4|
|385   |            \Using_FPGA_LUT6.Gen_Ret_Addr[17].WB_PC_FDRE                         |MB_FDRE_419                            |     1|
|386   |            \Using_FPGA_LUT6.Gen_Ret_Addr[18].I_RET_ADDR_WB                      |MB_LUT6_2__parameterized5_420          |     1|
|387   |            \Using_FPGA_LUT6.Gen_Ret_Addr[18].MUXCY_XOR_I                        |MB_MUXCY_XORCY_421                     |     4|
|388   |            \Using_FPGA_LUT6.Gen_Ret_Addr[18].WB_PC_FDRE                         |MB_FDRE_422                            |     1|
|389   |            \Using_FPGA_LUT6.Gen_Ret_Addr[19].I_RET_ADDR_WB                      |MB_LUT6_2__parameterized5_423          |     1|
|390   |            \Using_FPGA_LUT6.Gen_Ret_Addr[19].MUXCY_XOR_I                        |MB_MUXCY_XORCY_424                     |     4|
|391   |            \Using_FPGA_LUT6.Gen_Ret_Addr[19].WB_PC_FDRE                         |MB_FDRE_425                            |     1|
|392   |            \Using_FPGA_LUT6.Gen_Ret_Addr[1].I_RET_ADDR_WB                       |MB_LUT6_2__parameterized5_426          |     1|
|393   |            \Using_FPGA_LUT6.Gen_Ret_Addr[1].MUXCY_XOR_I                         |MB_MUXCY_XORCY_427                     |     2|
|394   |            \Using_FPGA_LUT6.Gen_Ret_Addr[1].WB_PC_FDRE                          |MB_FDRE_428                            |     1|
|395   |            \Using_FPGA_LUT6.Gen_Ret_Addr[20].I_RET_ADDR_WB                      |MB_LUT6_2__parameterized5_429          |     1|
|396   |            \Using_FPGA_LUT6.Gen_Ret_Addr[20].MUXCY_XOR_I                        |MB_MUXCY_XORCY_430                     |     4|
|397   |            \Using_FPGA_LUT6.Gen_Ret_Addr[20].WB_PC_FDRE                         |MB_FDRE_431                            |     1|
|398   |            \Using_FPGA_LUT6.Gen_Ret_Addr[21].I_RET_ADDR_WB                      |MB_LUT6_2__parameterized5_432          |     1|
|399   |            \Using_FPGA_LUT6.Gen_Ret_Addr[21].MUXCY_XOR_I                        |MB_MUXCY_XORCY_433                     |     4|
|400   |            \Using_FPGA_LUT6.Gen_Ret_Addr[21].WB_PC_FDRE                         |MB_FDRE_434                            |     1|
|401   |            \Using_FPGA_LUT6.Gen_Ret_Addr[22].I_RET_ADDR_WB                      |MB_LUT6_2__parameterized5_435          |     1|
|402   |            \Using_FPGA_LUT6.Gen_Ret_Addr[22].MUXCY_XOR_I                        |MB_MUXCY_XORCY_436                     |     4|
|403   |            \Using_FPGA_LUT6.Gen_Ret_Addr[22].WB_PC_FDRE                         |MB_FDRE_437                            |     1|
|404   |            \Using_FPGA_LUT6.Gen_Ret_Addr[23].I_RET_ADDR_WB                      |MB_LUT6_2__parameterized5_438          |     1|
|405   |            \Using_FPGA_LUT6.Gen_Ret_Addr[23].MUXCY_XOR_I                        |MB_MUXCY_XORCY_439                     |     4|
|406   |            \Using_FPGA_LUT6.Gen_Ret_Addr[23].WB_PC_FDRE                         |MB_FDRE_440                            |     1|
|407   |            \Using_FPGA_LUT6.Gen_Ret_Addr[24].I_RET_ADDR_WB                      |MB_LUT6_2__parameterized5_441          |     1|
|408   |            \Using_FPGA_LUT6.Gen_Ret_Addr[24].MUXCY_XOR_I                        |MB_MUXCY_XORCY_442                     |     4|
|409   |            \Using_FPGA_LUT6.Gen_Ret_Addr[24].WB_PC_FDRE                         |MB_FDRE_443                            |     1|
|410   |            \Using_FPGA_LUT6.Gen_Ret_Addr[25].I_RET_ADDR_WB                      |MB_LUT6_2__parameterized5_444          |     1|
|411   |            \Using_FPGA_LUT6.Gen_Ret_Addr[25].MUXCY_XOR_I                        |MB_MUXCY_XORCY_445                     |     4|
|412   |            \Using_FPGA_LUT6.Gen_Ret_Addr[25].WB_PC_FDRE                         |MB_FDRE_446                            |     1|
|413   |            \Using_FPGA_LUT6.Gen_Ret_Addr[26].I_RET_ADDR_WB                      |MB_LUT6_2__parameterized5_447          |     1|
|414   |            \Using_FPGA_LUT6.Gen_Ret_Addr[26].MUXCY_XOR_I                        |MB_MUXCY_XORCY_448                     |     4|
|415   |            \Using_FPGA_LUT6.Gen_Ret_Addr[26].WB_PC_FDRE                         |MB_FDRE_449                            |     1|
|416   |            \Using_FPGA_LUT6.Gen_Ret_Addr[27].I_RET_ADDR_WB                      |MB_LUT6_2__parameterized5_450          |     1|
|417   |            \Using_FPGA_LUT6.Gen_Ret_Addr[27].MUXCY_XOR_I                        |MB_MUXCY_XORCY_451                     |     4|
|418   |            \Using_FPGA_LUT6.Gen_Ret_Addr[27].WB_PC_FDRE                         |MB_FDRE_452                            |     1|
|419   |            \Using_FPGA_LUT6.Gen_Ret_Addr[28].I_RET_ADDR_WB                      |MB_LUT6_2__parameterized5_453          |     1|
|420   |            \Using_FPGA_LUT6.Gen_Ret_Addr[28].MUXCY_XOR_I                        |MB_MUXCY_XORCY_454                     |     4|
|421   |            \Using_FPGA_LUT6.Gen_Ret_Addr[28].WB_PC_FDRE                         |MB_FDRE_455                            |     1|
|422   |            \Using_FPGA_LUT6.Gen_Ret_Addr[29].I_RET_ADDR_WB                      |MB_LUT6_2__parameterized5_456          |     1|
|423   |            \Using_FPGA_LUT6.Gen_Ret_Addr[29].MUXCY_XOR_I                        |MB_MUXCY_XORCY_457                     |     4|
|424   |            \Using_FPGA_LUT6.Gen_Ret_Addr[29].WB_PC_FDRE                         |MB_FDRE_458                            |     1|
|425   |            \Using_FPGA_LUT6.Gen_Ret_Addr[2].I_RET_ADDR_WB                       |MB_LUT6_2__parameterized5_459          |     1|
|426   |            \Using_FPGA_LUT6.Gen_Ret_Addr[2].MUXCY_XOR_I                         |MB_MUXCY_XORCY_460                     |     2|
|427   |            \Using_FPGA_LUT6.Gen_Ret_Addr[2].WB_PC_FDRE                          |MB_FDRE_461                            |     1|
|428   |            \Using_FPGA_LUT6.Gen_Ret_Addr[30].I_RET_ADDR_WB                      |MB_LUT6_2__parameterized5_462          |     1|
|429   |            \Using_FPGA_LUT6.Gen_Ret_Addr[30].MUXCY_XOR_I                        |MB_MUXCY_XORCY_463                     |     4|
|430   |            \Using_FPGA_LUT6.Gen_Ret_Addr[30].WB_PC_FDRE                         |MB_FDRE_464                            |     1|
|431   |            \Using_FPGA_LUT6.Gen_Ret_Addr[31].I_RET_ADDR_WB                      |MB_LUT6_2__parameterized5_465          |     1|
|432   |            \Using_FPGA_LUT6.Gen_Ret_Addr[31].MUXCY_XOR_I                        |MB_MUXCY_XORCY_466                     |     4|
|433   |            \Using_FPGA_LUT6.Gen_Ret_Addr[31].WB_PC_FDRE                         |MB_FDRE_467                            |     1|
|434   |            \Using_FPGA_LUT6.Gen_Ret_Addr[3].I_RET_ADDR_WB                       |MB_LUT6_2__parameterized5_468          |     1|
|435   |            \Using_FPGA_LUT6.Gen_Ret_Addr[3].MUXCY_XOR_I                         |MB_MUXCY_XORCY_469                     |     2|
|436   |            \Using_FPGA_LUT6.Gen_Ret_Addr[3].WB_PC_FDRE                          |MB_FDRE_470                            |     1|
|437   |            \Using_FPGA_LUT6.Gen_Ret_Addr[4].I_RET_ADDR_WB                       |MB_LUT6_2__parameterized5_471          |     1|
|438   |            \Using_FPGA_LUT6.Gen_Ret_Addr[4].MUXCY_XOR_I                         |MB_MUXCY_XORCY_472                     |     2|
|439   |            \Using_FPGA_LUT6.Gen_Ret_Addr[4].WB_PC_FDRE                          |MB_FDRE_473                            |     1|
|440   |            \Using_FPGA_LUT6.Gen_Ret_Addr[5].I_RET_ADDR_WB                       |MB_LUT6_2__parameterized5_474          |     1|
|441   |            \Using_FPGA_LUT6.Gen_Ret_Addr[5].MUXCY_XOR_I                         |MB_MUXCY_XORCY_475                     |     2|
|442   |            \Using_FPGA_LUT6.Gen_Ret_Addr[5].WB_PC_FDRE                          |MB_FDRE_476                            |     1|
|443   |            \Using_FPGA_LUT6.Gen_Ret_Addr[6].I_RET_ADDR_WB                       |MB_LUT6_2__parameterized5_477          |     1|
|444   |            \Using_FPGA_LUT6.Gen_Ret_Addr[6].MUXCY_XOR_I                         |MB_MUXCY_XORCY_478                     |     2|
|445   |            \Using_FPGA_LUT6.Gen_Ret_Addr[6].WB_PC_FDRE                          |MB_FDRE_479                            |     1|
|446   |            \Using_FPGA_LUT6.Gen_Ret_Addr[7].I_RET_ADDR_WB                       |MB_LUT6_2__parameterized5_480          |     1|
|447   |            \Using_FPGA_LUT6.Gen_Ret_Addr[7].MUXCY_XOR_I                         |MB_MUXCY_XORCY_481                     |     2|
|448   |            \Using_FPGA_LUT6.Gen_Ret_Addr[7].WB_PC_FDRE                          |MB_FDRE_482                            |     1|
|449   |            \Using_FPGA_LUT6.Gen_Ret_Addr[8].I_RET_ADDR_WB                       |MB_LUT6_2__parameterized5_483          |     1|
|450   |            \Using_FPGA_LUT6.Gen_Ret_Addr[8].MUXCY_XOR_I                         |MB_MUXCY_XORCY_484                     |     2|
|451   |            \Using_FPGA_LUT6.Gen_Ret_Addr[8].WB_PC_FDRE                          |MB_FDRE_485                            |     1|
|452   |            \Using_FPGA_LUT6.Gen_Ret_Addr[9].I_RET_ADDR_WB                       |MB_LUT6_2__parameterized5_486          |     1|
|453   |            \Using_FPGA_LUT6.Gen_Ret_Addr[9].MUXCY_XOR_I                         |MB_MUXCY_XORCY_487                     |     2|
|454   |            \Using_FPGA_LUT6.Gen_Ret_Addr[9].WB_PC_FDRE                          |MB_FDRE_488                            |     1|
|455   |          msr_reg_i                                                              |msr_reg_gti                            |    42|
|456   |            \MEM_MSR_Bits[22].Using_FDR.MSR_I                                    |MB_FDR_374                             |     2|
|457   |            \MEM_MSR_Bits[23].Using_FDR.MSR_I                                    |MB_FDR_375                             |     2|
|458   |            \MEM_MSR_Bits[24].Using_FDR.MSR_I                                    |MB_FDR_376                             |     3|
|459   |            \MEM_MSR_Bits[25].Using_FDR.MSR_I                                    |MB_FDR_377                             |     3|
|460   |            \MEM_MSR_Bits[26].Using_FDR.MSR_I                                    |MB_FDR_378                             |     3|
|461   |            \MEM_MSR_Bits[28].Using_FDR.MSR_I                                    |MB_FDR_379                             |     2|
|462   |            \MEM_MSR_Bits[29].Using_FDR.MSR_I                                    |MB_FDR_380                             |     3|
|463   |            \MEM_MSR_Bits[30].Using_FDR.MSR_I                                    |MB_FDR_381                             |     3|
|464   |            \OF_EX_MSR_Bits[22].Using_FDR.MSR_ex_I                               |MB_FDR_382                             |     1|
|465   |            \OF_EX_MSR_Bits[22].Using_FDR.MSR_of_I                               |MB_FDR_383                             |     2|
|466   |            \OF_EX_MSR_Bits[23].Using_FDR.MSR_ex_I                               |MB_FDR_384                             |     1|
|467   |            \OF_EX_MSR_Bits[24].Using_FDR.MSR_ex_I                               |MB_FDR_385                             |     2|
|468   |            \OF_EX_MSR_Bits[25].Using_FDR.MSR_ex_I                               |MB_FDR_386                             |     1|
|469   |            \OF_EX_MSR_Bits[26].Using_FDR.MSR_ex_I                               |MB_FDR_387                             |     1|
|470   |            \OF_EX_MSR_Bits[28].Using_FDR.MSR_ex_I                               |MB_FDR_388                             |     1|
|471   |            \OF_EX_MSR_Bits[28].Using_FDR.MSR_of_I                               |MB_FDR_389                             |     1|
|472   |            \OF_EX_MSR_Bits[29].Using_FDR.MSR_ex_I                               |MB_FDR_390                             |     1|
|473   |            \OF_EX_MSR_Bits[30].Using_FDR.MSR_ex_I                               |MB_FDR_391                             |     1|
|474   |            \OF_EX_MSR_Bits[30].Using_FDR.MSR_of_I                               |MB_FDR_392                             |     1|
|475   |        Decode_I                                                                 |Decode_gti                             |  1676|
|476   |          PC_Module_I                                                            |PC_Module_gti                          |   338|
|477   |            \Instruction_Prefetch_Mux[0].Gen_Instr_DFF                           |MB_FDR_279                             |     2|
|478   |            \Instruction_Prefetch_Mux[0].PC_Mux_MUXF7                            |MB_MUXF7_280                           |     2|
|479   |            \Instruction_Prefetch_Mux[10].Gen_Instr_DFF                          |MB_FDR_281                             |     3|
|480   |            \Instruction_Prefetch_Mux[10].PC_Mux_MUXF7                           |MB_MUXF7_282                           |     2|
|481   |            \Instruction_Prefetch_Mux[11].Gen_Instr_DFF                          |MB_FDR_283                             |     3|
|482   |            \Instruction_Prefetch_Mux[11].PC_Mux_MUXF7                           |MB_MUXF7_284                           |     2|
|483   |            \Instruction_Prefetch_Mux[12].Gen_Instr_DFF                          |MB_FDR_285                             |     3|
|484   |            \Instruction_Prefetch_Mux[12].PC_Mux_MUXF7                           |MB_MUXF7_286                           |     2|
|485   |            \Instruction_Prefetch_Mux[13].Gen_Instr_DFF                          |MB_FDR_287                             |     3|
|486   |            \Instruction_Prefetch_Mux[13].PC_Mux_MUXF7                           |MB_MUXF7_288                           |     2|
|487   |            \Instruction_Prefetch_Mux[14].Gen_Instr_DFF                          |MB_FDR_289                             |     3|
|488   |            \Instruction_Prefetch_Mux[14].PC_Mux_MUXF7                           |MB_MUXF7_290                           |     2|
|489   |            \Instruction_Prefetch_Mux[15].Gen_Instr_DFF                          |MB_FDR_291                             |     3|
|490   |            \Instruction_Prefetch_Mux[15].PC_Mux_MUXF7                           |MB_MUXF7_292                           |     2|
|491   |            \Instruction_Prefetch_Mux[16].Gen_Instr_DFF                          |MB_FDR_293                             |     3|
|492   |            \Instruction_Prefetch_Mux[16].PC_Mux_MUXF7                           |MB_MUXF7_294                           |     2|
|493   |            \Instruction_Prefetch_Mux[17].Gen_Instr_DFF                          |MB_FDR_295                             |     3|
|494   |            \Instruction_Prefetch_Mux[17].PC_Mux_MUXF7                           |MB_MUXF7_296                           |     2|
|495   |            \Instruction_Prefetch_Mux[18].Gen_Instr_DFF                          |MB_FDR_297                             |     3|
|496   |            \Instruction_Prefetch_Mux[18].PC_Mux_MUXF7                           |MB_MUXF7_298                           |     2|
|497   |            \Instruction_Prefetch_Mux[19].Gen_Instr_DFF                          |MB_FDR_299                             |     3|
|498   |            \Instruction_Prefetch_Mux[19].PC_Mux_MUXF7                           |MB_MUXF7_300                           |     2|
|499   |            \Instruction_Prefetch_Mux[1].Gen_Instr_DFF                           |MB_FDR_301                             |     3|
|500   |            \Instruction_Prefetch_Mux[1].PC_Mux_MUXF7                            |MB_MUXF7_302                           |     2|
|501   |            \Instruction_Prefetch_Mux[20].Gen_Instr_DFF                          |MB_FDR_303                             |     3|
|502   |            \Instruction_Prefetch_Mux[20].PC_Mux_MUXF7                           |MB_MUXF7_304                           |     2|
|503   |            \Instruction_Prefetch_Mux[21].Gen_Instr_DFF                          |MB_FDR_305                             |     3|
|504   |            \Instruction_Prefetch_Mux[21].PC_Mux_MUXF7                           |MB_MUXF7_306                           |     2|
|505   |            \Instruction_Prefetch_Mux[22].Gen_Instr_DFF                          |MB_FDR_307                             |     2|
|506   |            \Instruction_Prefetch_Mux[22].PC_Mux_MUXF7                           |MB_MUXF7_308                           |     2|
|507   |            \Instruction_Prefetch_Mux[23].Gen_Instr_DFF                          |MB_FDR_309                             |     2|
|508   |            \Instruction_Prefetch_Mux[23].PC_Mux_MUXF7                           |MB_MUXF7_310                           |     2|
|509   |            \Instruction_Prefetch_Mux[24].Gen_Instr_DFF                          |MB_FDR_311                             |     2|
|510   |            \Instruction_Prefetch_Mux[24].PC_Mux_MUXF7                           |MB_MUXF7_312                           |     2|
|511   |            \Instruction_Prefetch_Mux[25].Gen_Instr_DFF                          |MB_FDR_313                             |     2|
|512   |            \Instruction_Prefetch_Mux[25].PC_Mux_MUXF7                           |MB_MUXF7_314                           |     2|
|513   |            \Instruction_Prefetch_Mux[26].Gen_Instr_DFF                          |MB_FDR_315                             |     2|
|514   |            \Instruction_Prefetch_Mux[26].PC_Mux_MUXF7                           |MB_MUXF7_316                           |     2|
|515   |            \Instruction_Prefetch_Mux[27].Gen_Instr_DFF                          |MB_FDR_317                             |     3|
|516   |            \Instruction_Prefetch_Mux[27].PC_Mux_MUXF7                           |MB_MUXF7_318                           |     2|
|517   |            \Instruction_Prefetch_Mux[28].Gen_Instr_DFF                          |MB_FDR_319                             |     2|
|518   |            \Instruction_Prefetch_Mux[28].PC_Mux_MUXF7                           |MB_MUXF7_320                           |     2|
|519   |            \Instruction_Prefetch_Mux[29].Gen_Instr_DFF                          |MB_FDR_321                             |     2|
|520   |            \Instruction_Prefetch_Mux[29].PC_Mux_MUXF7                           |MB_MUXF7_322                           |     2|
|521   |            \Instruction_Prefetch_Mux[2].Gen_Instr_DFF                           |MB_FDR_323                             |     3|
|522   |            \Instruction_Prefetch_Mux[2].PC_Mux_MUXF7                            |MB_MUXF7_324                           |     2|
|523   |            \Instruction_Prefetch_Mux[30].Gen_Instr_DFF                          |MB_FDR_325                             |     2|
|524   |            \Instruction_Prefetch_Mux[30].PC_Mux_MUXF7                           |MB_MUXF7_326                           |     2|
|525   |            \Instruction_Prefetch_Mux[31].Gen_Instr_DFF                          |MB_FDR_327                             |     3|
|526   |            \Instruction_Prefetch_Mux[31].PC_Mux_MUXF7                           |MB_MUXF7_328                           |     2|
|527   |            \Instruction_Prefetch_Mux[3].Gen_Instr_DFF                           |MB_FDR_329                             |     3|
|528   |            \Instruction_Prefetch_Mux[3].PC_Mux_MUXF7                            |MB_MUXF7_330                           |     2|
|529   |            \Instruction_Prefetch_Mux[4].Gen_Instr_DFF                           |MB_FDR_331                             |     3|
|530   |            \Instruction_Prefetch_Mux[4].PC_Mux_MUXF7                            |MB_MUXF7_332                           |     2|
|531   |            \Instruction_Prefetch_Mux[5].Gen_Instr_DFF                           |MB_FDR_333                             |     3|
|532   |            \Instruction_Prefetch_Mux[5].PC_Mux_MUXF7                            |MB_MUXF7_334                           |     2|
|533   |            \Instruction_Prefetch_Mux[6].Gen_Instr_DFF                           |MB_FDR_335                             |     3|
|534   |            \Instruction_Prefetch_Mux[6].PC_Mux_MUXF7                            |MB_MUXF7_336                           |     2|
|535   |            \Instruction_Prefetch_Mux[7].Gen_Instr_DFF                           |MB_FDR_337                             |     3|
|536   |            \Instruction_Prefetch_Mux[7].PC_Mux_MUXF7                            |MB_MUXF7_338                           |     2|
|537   |            \Instruction_Prefetch_Mux[8].Gen_Instr_DFF                           |MB_FDR_339                             |     3|
|538   |            \Instruction_Prefetch_Mux[8].PC_Mux_MUXF7                            |MB_MUXF7_340                           |     2|
|539   |            \Instruction_Prefetch_Mux[9].Gen_Instr_DFF                           |MB_FDR_341                             |     3|
|540   |            \Instruction_Prefetch_Mux[9].PC_Mux_MUXF7                            |MB_MUXF7_342                           |     2|
|541   |            \Using_FPGA.Incr_PC[0].MUXCY_XOR_I                                   |MB_MUXCY_XORCY                         |     1|
|542   |            \Using_FPGA.Incr_PC[10].MUXCY_XOR_I                                  |MB_MUXCY_XORCY_343                     |     2|
|543   |            \Using_FPGA.Incr_PC[11].MUXCY_XOR_I                                  |MB_MUXCY_XORCY_344                     |     2|
|544   |            \Using_FPGA.Incr_PC[12].MUXCY_XOR_I                                  |MB_MUXCY_XORCY_345                     |     2|
|545   |            \Using_FPGA.Incr_PC[13].MUXCY_XOR_I                                  |MB_MUXCY_XORCY_346                     |     2|
|546   |            \Using_FPGA.Incr_PC[14].MUXCY_XOR_I                                  |MB_MUXCY_XORCY_347                     |     2|
|547   |            \Using_FPGA.Incr_PC[15].MUXCY_XOR_I                                  |MB_MUXCY_XORCY_348                     |     2|
|548   |            \Using_FPGA.Incr_PC[16].MUXCY_XOR_I                                  |MB_MUXCY_XORCY_349                     |     2|
|549   |            \Using_FPGA.Incr_PC[17].MUXCY_XOR_I                                  |MB_MUXCY_XORCY_350                     |     2|
|550   |            \Using_FPGA.Incr_PC[18].MUXCY_XOR_I                                  |MB_MUXCY_XORCY_351                     |     2|
|551   |            \Using_FPGA.Incr_PC[19].MUXCY_XOR_I                                  |MB_MUXCY_XORCY_352                     |     2|
|552   |            \Using_FPGA.Incr_PC[1].MUXCY_XOR_I                                   |MB_MUXCY_XORCY_353                     |     2|
|553   |            \Using_FPGA.Incr_PC[20].MUXCY_XOR_I                                  |MB_MUXCY_XORCY_354                     |     2|
|554   |            \Using_FPGA.Incr_PC[21].MUXCY_XOR_I                                  |MB_MUXCY_XORCY_355                     |     2|
|555   |            \Using_FPGA.Incr_PC[22].MUXCY_XOR_I                                  |MB_MUXCY_XORCY_356                     |     2|
|556   |            \Using_FPGA.Incr_PC[23].MUXCY_XOR_I                                  |MB_MUXCY_XORCY_357                     |     2|
|557   |            \Using_FPGA.Incr_PC[24].MUXCY_XOR_I                                  |MB_MUXCY_XORCY_358                     |     2|
|558   |            \Using_FPGA.Incr_PC[25].MUXCY_XOR_I                                  |MB_MUXCY_XORCY_359                     |     2|
|559   |            \Using_FPGA.Incr_PC[26].MUXCY_XOR_I                                  |MB_MUXCY_XORCY_360                     |     2|
|560   |            \Using_FPGA.Incr_PC[27].MUXCY_XOR_I                                  |MB_MUXCY_XORCY_361                     |     2|
|561   |            \Using_FPGA.Incr_PC[28].MUXCY_XOR_I                                  |MB_MUXCY_XORCY_362                     |     2|
|562   |            \Using_FPGA.Incr_PC[29].MUXCY_XOR_I                                  |MB_MUXCY_XORCY_363                     |     2|
|563   |            \Using_FPGA.Incr_PC[2].MUXCY_XOR_I                                   |MB_MUXCY_XORCY_364                     |     2|
|564   |            \Using_FPGA.Incr_PC[3].MUXCY_XOR_I                                   |MB_MUXCY_XORCY_365                     |     2|
|565   |            \Using_FPGA.Incr_PC[4].MUXCY_XOR_I                                   |MB_MUXCY_XORCY_366                     |     2|
|566   |            \Using_FPGA.Incr_PC[5].MUXCY_XOR_I                                   |MB_MUXCY_XORCY_367                     |     2|
|567   |            \Using_FPGA.Incr_PC[6].MUXCY_XOR_I                                   |MB_MUXCY_XORCY_368                     |     2|
|568   |            \Using_FPGA.Incr_PC[7].MUXCY_XOR_I                                   |MB_MUXCY_XORCY_369                     |     2|
|569   |            \Using_FPGA.Incr_PC[8].MUXCY_XOR_I                                   |MB_MUXCY_XORCY_370                     |     2|
|570   |            \Using_FPGA.Incr_PC[9].MUXCY_XOR_I                                   |MB_MUXCY_XORCY_371                     |     2|
|571   |          PreFetch_Buffer_I1                                                     |PreFetch_Buffer_gti                    |   541|
|572   |            \Gen_Mux_Select_LUT6[1].Gen_Sel_DFF                                  |MB_FDR_183                             |     2|
|573   |            \Gen_Mux_Select_LUT6[1].Mux_Select_LUT6                              |MB_LUT6                                |     1|
|574   |            \Gen_Mux_Select_LUT6[2].Gen_Sel_DFF                                  |MB_FDR_184                             |     4|
|575   |            \Gen_Mux_Select_LUT6[2].Mux_Select_LUT6                              |MB_LUT6_185                            |     1|
|576   |            \Gen_Mux_Select_LUT6[3].Gen_Sel_DFF                                  |MB_FDR_186                             |     1|
|577   |            \Gen_Mux_Select_LUT6[3].Mux_Select_LUT6                              |MB_LUT6_187                            |     1|
|578   |            \Gen_Mux_Select_LUT6[4].Gen_Sel_DFF                                  |MB_FDR_188                             |    44|
|579   |            \Gen_Mux_Select_LUT6[4].Mux_Select_LUT6                              |MB_LUT6_189                            |     1|
|580   |            \Gen_Mux_Select_LUT6[4].Using_ExtraMUX.Mux_Select_Delayslot_LUT6     |MB_LUT6__parameterized2                |     1|
|581   |            \Gen_Mux_Select_LUT6[4].Using_ExtraMUX.Sel_Mux_MUXF7                 |MB_MUXF7                               |     2|
|582   |            \Instruction_Prefetch_Mux[0].Gen_Instr_DFF                           |MB_FDR_190                             |     3|
|583   |            \Instruction_Prefetch_Mux[0].Instr_Mux_MUXF7                         |MB_MUXF7_191                           |     1|
|584   |            \Instruction_Prefetch_Mux[10].Gen_Instr_DFF                          |MB_FDR_192                             |    22|
|585   |            \Instruction_Prefetch_Mux[10].Instr_Mux_MUXF7                        |MB_MUXF7_193                           |     1|
|586   |            \Instruction_Prefetch_Mux[11].Gen_Instr_DFF                          |MB_FDR_194                             |     2|
|587   |            \Instruction_Prefetch_Mux[11].Instr_Mux_MUXF7                        |MB_MUXF7_195                           |     1|
|588   |            \Instruction_Prefetch_Mux[12].Gen_Instr_DFF                          |MB_FDR_196                             |     1|
|589   |            \Instruction_Prefetch_Mux[12].Instr_Mux_MUXF7                        |MB_MUXF7_197                           |     1|
|590   |            \Instruction_Prefetch_Mux[13].Gen_Instr_DFF                          |MB_FDR_198                             |     1|
|591   |            \Instruction_Prefetch_Mux[13].Instr_Mux_MUXF7                        |MB_MUXF7_199                           |     1|
|592   |            \Instruction_Prefetch_Mux[14].Gen_Instr_DFF                          |MB_FDR_200                             |     2|
|593   |            \Instruction_Prefetch_Mux[14].Instr_Mux_MUXF7                        |MB_MUXF7_201                           |     1|
|594   |            \Instruction_Prefetch_Mux[15].Gen_Instr_DFF                          |MB_FDR_202                             |     1|
|595   |            \Instruction_Prefetch_Mux[15].Instr_Mux_MUXF7                        |MB_MUXF7_203                           |     1|
|596   |            \Instruction_Prefetch_Mux[16].Gen_Instr_DFF                          |MB_FDR_204                             |    37|
|597   |            \Instruction_Prefetch_Mux[16].Instr_Mux_MUXF7                        |MB_MUXF7_205                           |     1|
|598   |            \Instruction_Prefetch_Mux[17].Gen_Instr_DFF                          |MB_FDR_206                             |     5|
|599   |            \Instruction_Prefetch_Mux[17].Instr_Mux_MUXF7                        |MB_MUXF7_207                           |     1|
|600   |            \Instruction_Prefetch_Mux[18].Gen_Instr_DFF                          |MB_FDR_208                             |     1|
|601   |            \Instruction_Prefetch_Mux[18].Instr_Mux_MUXF7                        |MB_MUXF7_209                           |     1|
|602   |            \Instruction_Prefetch_Mux[19].Gen_Instr_DFF                          |MB_FDR_210                             |     2|
|603   |            \Instruction_Prefetch_Mux[19].Instr_Mux_MUXF7                        |MB_MUXF7_211                           |     1|
|604   |            \Instruction_Prefetch_Mux[1].Gen_Instr_DFF                           |MB_FDR_212                             |     7|
|605   |            \Instruction_Prefetch_Mux[1].Instr_Mux_MUXF7                         |MB_MUXF7_213                           |     1|
|606   |            \Instruction_Prefetch_Mux[20].Gen_Instr_DFF                          |MB_FDR_214                             |     1|
|607   |            \Instruction_Prefetch_Mux[20].Instr_Mux_MUXF7                        |MB_MUXF7_215                           |     1|
|608   |            \Instruction_Prefetch_Mux[21].Gen_Instr_DFF                          |MB_FDR_216                             |     4|
|609   |            \Instruction_Prefetch_Mux[21].Instr_Mux_MUXF7                        |MB_MUXF7_217                           |     1|
|610   |            \Instruction_Prefetch_Mux[22].Gen_Instr_DFF                          |MB_FDR_218                             |     2|
|611   |            \Instruction_Prefetch_Mux[22].Instr_Mux_MUXF7                        |MB_MUXF7_219                           |     1|
|612   |            \Instruction_Prefetch_Mux[23].Gen_Instr_DFF                          |MB_FDR_220                             |     2|
|613   |            \Instruction_Prefetch_Mux[23].Instr_Mux_MUXF7                        |MB_MUXF7_221                           |     1|
|614   |            \Instruction_Prefetch_Mux[24].Gen_Instr_DFF                          |MB_FDR_222                             |     2|
|615   |            \Instruction_Prefetch_Mux[24].Instr_Mux_MUXF7                        |MB_MUXF7_223                           |     1|
|616   |            \Instruction_Prefetch_Mux[25].Gen_Instr_DFF                          |MB_FDR_224                             |     4|
|617   |            \Instruction_Prefetch_Mux[25].Instr_Mux_MUXF7                        |MB_MUXF7_225                           |     1|
|618   |            \Instruction_Prefetch_Mux[26].Gen_Instr_DFF                          |MB_FDR_226                             |     1|
|619   |            \Instruction_Prefetch_Mux[26].Instr_Mux_MUXF7                        |MB_MUXF7_227                           |     1|
|620   |            \Instruction_Prefetch_Mux[27].Gen_Instr_DFF                          |MB_FDR_228                             |     1|
|621   |            \Instruction_Prefetch_Mux[27].Instr_Mux_MUXF7                        |MB_MUXF7_229                           |     1|
|622   |            \Instruction_Prefetch_Mux[28].Gen_Instr_DFF                          |MB_FDR_230                             |     2|
|623   |            \Instruction_Prefetch_Mux[28].Instr_Mux_MUXF7                        |MB_MUXF7_231                           |     1|
|624   |            \Instruction_Prefetch_Mux[29].Gen_Instr_DFF                          |MB_FDR_232                             |     9|
|625   |            \Instruction_Prefetch_Mux[29].Instr_Mux_MUXF7                        |MB_MUXF7_233                           |     1|
|626   |            \Instruction_Prefetch_Mux[2].Gen_Instr_DFF                           |MB_FDR_234                             |    13|
|627   |            \Instruction_Prefetch_Mux[2].Instr_Mux_MUXF7                         |MB_MUXF7_235                           |     1|
|628   |            \Instruction_Prefetch_Mux[30].Gen_Instr_DFF                          |MB_FDR_236                             |     2|
|629   |            \Instruction_Prefetch_Mux[30].Instr_Mux_MUXF7                        |MB_MUXF7_237                           |     1|
|630   |            \Instruction_Prefetch_Mux[31].Gen_Instr_DFF                          |MB_FDR_238                             |     1|
|631   |            \Instruction_Prefetch_Mux[31].Instr_Mux_MUXF7                        |MB_MUXF7_239                           |     1|
|632   |            \Instruction_Prefetch_Mux[32].Gen_Instr_DFF                          |MB_FDR_240                             |     3|
|633   |            \Instruction_Prefetch_Mux[32].Instr_Mux_MUXF7                        |MB_MUXF7_241                           |     1|
|634   |            \Instruction_Prefetch_Mux[33].Gen_Instr_DFF                          |MB_FDR_242                             |    22|
|635   |            \Instruction_Prefetch_Mux[33].Instr_Mux_MUXF7                        |MB_MUXF7_243                           |     1|
|636   |            \Instruction_Prefetch_Mux[34].Gen_Instr_DFF                          |MB_FDR_244                             |    40|
|637   |            \Instruction_Prefetch_Mux[34].Instr_Mux_MUXF7                        |MB_MUXF7_245                           |     1|
|638   |            \Instruction_Prefetch_Mux[35].Gen_Instr_DFF                          |MB_FDR_246                             |     3|
|639   |            \Instruction_Prefetch_Mux[35].Instr_Mux_MUXF7                        |MB_MUXF7_247                           |     1|
|640   |            \Instruction_Prefetch_Mux[36].Gen_Instr_DFF                          |MB_FDR_248                             |     1|
|641   |            \Instruction_Prefetch_Mux[36].Instr_Mux_MUXF7                        |MB_MUXF7_249                           |     1|
|642   |            \Instruction_Prefetch_Mux[37].Gen_Instr_DFF                          |MB_FDR_250                             |     1|
|643   |            \Instruction_Prefetch_Mux[37].Instr_Mux_MUXF7                        |MB_MUXF7_251                           |     1|
|644   |            \Instruction_Prefetch_Mux[38].Gen_Instr_DFF                          |MB_FDR_252                             |     3|
|645   |            \Instruction_Prefetch_Mux[38].Instr_Mux_MUXF7                        |MB_MUXF7_253                           |     1|
|646   |            \Instruction_Prefetch_Mux[39].Gen_Instr_DFF                          |MB_FDR_254                             |     2|
|647   |            \Instruction_Prefetch_Mux[39].Instr_Mux_MUXF7                        |MB_MUXF7_255                           |     1|
|648   |            \Instruction_Prefetch_Mux[3].Gen_Instr_DFF                           |MB_FDR_256                             |    12|
|649   |            \Instruction_Prefetch_Mux[3].Instr_Mux_MUXF7                         |MB_MUXF7_257                           |     1|
|650   |            \Instruction_Prefetch_Mux[40].Gen_Instr_DFF                          |MB_FDR_258                             |    57|
|651   |            \Instruction_Prefetch_Mux[40].Instr_Mux_MUXF7                        |MB_MUXF7_259                           |     1|
|652   |            \Instruction_Prefetch_Mux[41].Gen_Instr_DFF                          |MB_FDR_260                             |     1|
|653   |            \Instruction_Prefetch_Mux[41].Instr_Mux_MUXF7                        |MB_MUXF7_261                           |     1|
|654   |            \Instruction_Prefetch_Mux[42].Gen_Instr_DFF                          |MB_FDR_262                             |     1|
|655   |            \Instruction_Prefetch_Mux[42].Instr_Mux_MUXF7                        |MB_MUXF7_263                           |     1|
|656   |            \Instruction_Prefetch_Mux[43].Gen_Instr_DFF                          |MB_FDR_264                             |     3|
|657   |            \Instruction_Prefetch_Mux[43].Instr_Mux_MUXF7                        |MB_MUXF7_265                           |     1|
|658   |            \Instruction_Prefetch_Mux[4].Gen_Instr_DFF                           |MB_FDR_266                             |    18|
|659   |            \Instruction_Prefetch_Mux[4].Instr_Mux_MUXF7                         |MB_MUXF7_267                           |     1|
|660   |            \Instruction_Prefetch_Mux[5].Gen_Instr_DFF                           |MB_FDR_268                             |    31|
|661   |            \Instruction_Prefetch_Mux[5].Instr_Mux_MUXF7                         |MB_MUXF7_269                           |     1|
|662   |            \Instruction_Prefetch_Mux[6].Gen_Instr_DFF                           |MB_FDR_270                             |     8|
|663   |            \Instruction_Prefetch_Mux[6].Instr_Mux_MUXF7                         |MB_MUXF7_271                           |     1|
|664   |            \Instruction_Prefetch_Mux[7].Gen_Instr_DFF                           |MB_FDR_272                             |     2|
|665   |            \Instruction_Prefetch_Mux[7].Instr_Mux_MUXF7                         |MB_MUXF7_273                           |     1|
|666   |            \Instruction_Prefetch_Mux[8].Gen_Instr_DFF                           |MB_FDR_274                             |     3|
|667   |            \Instruction_Prefetch_Mux[8].Instr_Mux_MUXF7                         |MB_MUXF7_275                           |     1|
|668   |            \Instruction_Prefetch_Mux[9].Gen_Instr_DFF                           |MB_FDR_276                             |     5|
|669   |            \Instruction_Prefetch_Mux[9].Instr_Mux_MUXF7                         |MB_MUXF7_277                           |     1|
|670   |            Last_Sel_DFF                                                         |MB_FDS                                 |    44|
|671   |            Mux_Select_Empty_LUT6                                                |MB_LUT6__parameterized4                |     1|
|672   |            Mux_Select_OF_Valid_LUT6                                             |MB_LUT6__parameterized6                |     1|
|673   |            OF_Valid_DFF                                                         |MB_FDR_278                             |     4|
|674   |          \Use_MuxCy[10].OF_Piperun_Stage                                        |carry_and_115                          |     1|
|675   |            MUXCY_I                                                              |MB_MUXCY_182                           |     1|
|676   |          \Use_MuxCy[11].OF_Piperun_Stage                                        |carry_and_116                          |    10|
|677   |            MUXCY_I                                                              |MB_MUXCY_181                           |    10|
|678   |          \Use_MuxCy[1].OF_Piperun_Stage                                         |carry_and_117                          |     2|
|679   |            MUXCY_I                                                              |MB_MUXCY_180                           |     2|
|680   |          \Use_MuxCy[2].OF_Piperun_Stage                                         |carry_and_118                          |     2|
|681   |            MUXCY_I                                                              |MB_MUXCY_179                           |     2|
|682   |          \Use_MuxCy[3].OF_Piperun_Stage                                         |carry_and_119                          |    14|
|683   |            MUXCY_I                                                              |MB_MUXCY_178                           |    14|
|684   |          \Use_MuxCy[4].OF_Piperun_Stage                                         |carry_and_120                          |     1|
|685   |            MUXCY_I                                                              |MB_MUXCY_177                           |     1|
|686   |          \Use_MuxCy[5].OF_Piperun_Stage                                         |carry_and_121                          |     1|
|687   |            MUXCY_I                                                              |MB_MUXCY_176                           |     1|
|688   |          \Use_MuxCy[6].OF_Piperun_Stage                                         |carry_and_122                          |     1|
|689   |            MUXCY_I                                                              |MB_MUXCY_175                           |     1|
|690   |          \Use_MuxCy[7].OF_Piperun_Stage                                         |carry_and_123                          |     1|
|691   |            MUXCY_I                                                              |MB_MUXCY_174                           |     1|
|692   |          \Use_MuxCy[8].OF_Piperun_Stage                                         |carry_and_124                          |     1|
|693   |            MUXCY_I                                                              |MB_MUXCY_173                           |     1|
|694   |          \Use_MuxCy[9].OF_Piperun_Stage                                         |carry_and_125                          |     1|
|695   |            MUXCY_I                                                              |MB_MUXCY_172                           |     1|
|696   |          \Using_FPGA.Gen_Bits[28].MEM_EX_Result_Inst                            |MB_FDRE_126                            |     2|
|697   |          \Using_FPGA.Gen_Bits[30].MEM_EX_Result_Inst                            |MB_FDRE_127                            |     3|
|698   |          \Using_FPGA.Gen_Bits[31].MEM_EX_Result_Inst                            |MB_FDRE_128                            |     3|
|699   |          \Using_FPGA_2.ex_byte_access_i_Inst                                    |MB_FDRE_129                            |    25|
|700   |          \Using_FPGA_2.ex_doublet_access_i_Inst                                 |MB_FDRE_130                            |     4|
|701   |          \Using_FPGA_2.ex_is_load_instr_Inst                                    |MB_FDRE_131                            |     5|
|702   |          \Using_FPGA_2.ex_is_lwx_instr_Inst                                     |MB_FDRE_132                            |     4|
|703   |          \Using_FPGA_2.ex_is_swx_instr_Inst                                     |MB_FDRE_133                            |     8|
|704   |          \Using_FPGA_2.ex_load_store_instr_Inst                                 |MB_FDRE_134                            |     8|
|705   |          \Using_FPGA_2.ex_reverse_mem_access_inst                               |MB_FDRE_135                            |     1|
|706   |          \Using_FPGA_3.ex_clear_MSR_BIP_instr_Inst                              |MB_FDRE_136                            |     6|
|707   |          \Using_FPGA_3.of_clear_MSR_BIP_hold_Inst                               |MB_FDR                                 |     2|
|708   |          \Using_FPGA_4.of_read_ex_write_op1_conflict_INST1                      |MB_LUT6__parameterized8                |     2|
|709   |          \Using_FPGA_4.of_read_ex_write_op1_conflict_INST2                      |MB_LUT6__parameterized10               |     1|
|710   |          \Using_FPGA_4.of_read_ex_write_op2_conflict_INST1                      |MB_LUT6__parameterized8_137            |     1|
|711   |          \Using_FPGA_4.of_read_ex_write_op2_conflict_INST2                      |MB_LUT6__parameterized10_138           |     1|
|712   |          \Using_FPGA_4.of_read_ex_write_op3_conflict_INST1                      |MB_LUT6__parameterized8_139            |     1|
|713   |          \Using_FPGA_4.of_read_ex_write_op3_conflict_INST2                      |MB_LUT6__parameterized10_140           |     1|
|714   |          \Using_FPGA_4.of_read_mem_write_op1_conflict_INST1                     |MB_LUT6__parameterized8_141            |     2|
|715   |          \Using_FPGA_4.of_read_mem_write_op1_conflict_INST2                     |MB_LUT6__parameterized10_142           |     1|
|716   |          \Using_FPGA_4.of_read_mem_write_op2_conflict_INST1                     |MB_LUT6__parameterized8_143            |     1|
|717   |          \Using_FPGA_4.of_read_mem_write_op2_conflict_INST2                     |MB_LUT6__parameterized10_144           |     1|
|718   |          \Using_FPGA_4.of_read_mem_write_op3_conflict_INST1                     |MB_LUT6__parameterized8_145            |     1|
|719   |          \Using_FPGA_4.of_read_mem_write_op3_conflict_INST2                     |MB_LUT6__parameterized10_146           |     1|
|720   |          \Using_ICache_Carry_Chain.Using_Latch_AS_Logic.AND2B1L_I1              |MB_AND2B1L_147                         |     1|
|721   |          \Using_ICache_Carry_Chain.ib_addr_strobe_i_carry_and                   |carry_and_148                          |     1|
|722   |            MUXCY_I                                                              |MB_MUXCY_171                           |     1|
|723   |          \Using_ICache_Carry_Chain.ib_addr_strobe_i_carry_or                    |carry_or_149                           |     1|
|724   |            MUXCY_I                                                              |MB_MUXCY_170                           |     1|
|725   |          \Using_ICache_Carry_Chain.ib_addr_strobe_ii_carry_and                  |carry_and_150                          |     1|
|726   |            MUXCY_I                                                              |MB_MUXCY_169                           |     1|
|727   |          \Using_ICache_Carry_Chain.ib_ready_MMU_carry_or                        |carry_or_151                           |     3|
|728   |            MUXCY_I                                                              |MB_MUXCY_168                           |     3|
|729   |          \Using_PC_Incr_Dbg_or_Prot.if_pc_incr_carry_and_1                      |carry_and_152                          |     1|
|730   |            MUXCY_I                                                              |MB_MUXCY_167                           |     1|
|731   |          if_pc_incr_carry_and_0                                                 |carry_and_153                          |     2|
|732   |            MUXCY_I                                                              |MB_MUXCY_166                           |     2|
|733   |          if_pc_incr_carry_and_3                                                 |carry_and_154                          |     1|
|734   |            MUXCY_I                                                              |MB_MUXCY_165                           |     1|
|735   |          jump_logic_I1                                                          |jump_logic                             |   100|
|736   |            MUXCY_JUMP_CARRY                                                     |MB_MUXCY_159                           |     1|
|737   |            MUXCY_JUMP_CARRY2                                                    |MB_MUXCY_160                           |     3|
|738   |            MUXCY_JUMP_CARRY3                                                    |MB_MUXCY_161                           |     3|
|739   |            MUXCY_JUMP_CARRY4                                                    |MB_MUXCY_162                           |     2|
|740   |            MUXCY_JUMP_CARRY5                                                    |MB_MUXCY_163                           |     1|
|741   |            MUXCY_JUMP_CARRY6                                                    |MB_MUXCY_164                           |    79|
|742   |          mem_PipeRun_carry_and                                                  |carry_and_155                          |    11|
|743   |            MUXCY_I                                                              |MB_MUXCY_158                           |    11|
|744   |          mem_wait_on_ready_N_carry_or                                           |carry_or_156                           |     2|
|745   |            MUXCY_I                                                              |MB_MUXCY_157                           |     2|
|746   |        \Use_DBUS.DAXI_Interface_I1                                              |DAXI_interface                         |    76|
|747   |        \Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1                                |MB_AND2B1L                             |     1|
|748   |        \Use_Debug_Logic.Master_Core.Debug_Perf                                  |Debug                                  |   475|
|749   |          \Serial_Dbg_Intf.SRL16E_1                                              |MB_SRL16E                              |     1|
|750   |          \Serial_Dbg_Intf.SRL16E_2                                              |MB_SRL16E__parameterized1              |     1|
|751   |          \Serial_Dbg_Intf.SRL16E_3                                              |MB_SRL16E__parameterized11             |     1|
|752   |          \Serial_Dbg_Intf.SRL16E_4                                              |MB_SRL16E__parameterized13             |     2|
|753   |          \Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector                 |MB_SRL16E__parameterized7              |     1|
|754   |          \Serial_Dbg_Intf.The_Base_Vector[2].SRL16E_Base_Vector                 |MB_SRL16E__parameterized7_59           |     5|
|755   |          \Serial_Dbg_Intf.The_Cache_Addresses[1].SRL16E_Cache_I                 |MB_SRL16E__parameterized3              |     1|
|756   |          \Serial_Dbg_Intf.The_Cache_Addresses[2].SRL16E_Cache_I                 |MB_SRL16E__parameterized5              |     2|
|757   |          \Serial_Dbg_Intf.The_Cache_Addresses[3].SRL16E_Cache_I                 |MB_SRL16E__parameterized7_60           |     1|
|758   |          \Serial_Dbg_Intf.The_Cache_Addresses[4].SRL16E_Cache_I                 |MB_SRL16E__parameterized9              |     1|
|759   |          \Serial_Dbg_Intf.The_Cache_Addresses[5].SRL16E_Cache_I                 |MB_SRL16E__parameterized3_61           |     1|
|760   |          \Serial_Dbg_Intf.The_Cache_Addresses[6].SRL16E_Cache_I                 |MB_SRL16E__parameterized5_62           |     2|
|761   |          \Serial_Dbg_Intf.The_Cache_Addresses[7].SRL16E_Cache_I                 |MB_SRL16E__parameterized7_63           |     1|
|762   |          \Serial_Dbg_Intf.The_Cache_Addresses[8].SRL16E_Cache_I                 |MB_SRL16E__parameterized9_64           |     1|
|763   |          \Serial_Dbg_Intf.sync_dbg_brk_hit                                      |mb_sync_bit__parameterized2            |     1|
|764   |          \Serial_Dbg_Intf.sync_dbg_hit                                          |mb_sync_vec                            |     3|
|765   |            \sync_bits[0].sync_bit                                               |mb_sync_bit__parameterized2_113        |     2|
|766   |            \sync_bits[1].sync_bit                                               |mb_sync_bit__parameterized2_114        |     1|
|767   |          \Serial_Dbg_Intf.sync_dbg_wakeup                                       |mb_sync_bit__parameterized4            |     2|
|768   |          \Serial_Dbg_Intf.sync_pause                                            |mb_sync_bit__parameterized2_65         |     1|
|769   |          \Serial_Dbg_Intf.sync_running_clock                                    |mb_sync_bit__parameterized2_66         |     1|
|770   |          \Serial_Dbg_Intf.sync_sample                                           |mb_sync_vec__parameterized1            |    30|
|771   |            \sync_bits[0].sync_bit                                               |mb_sync_bit_103                        |     3|
|772   |            \sync_bits[1].sync_bit                                               |mb_sync_bit_104                        |     3|
|773   |            \sync_bits[2].sync_bit                                               |mb_sync_bit_105                        |     4|
|774   |            \sync_bits[3].sync_bit                                               |mb_sync_bit_106                        |     3|
|775   |            \sync_bits[4].sync_bit                                               |mb_sync_bit_107                        |     3|
|776   |            \sync_bits[5].sync_bit                                               |mb_sync_bit_108                        |     2|
|777   |            \sync_bits[6].sync_bit                                               |mb_sync_bit_109                        |     3|
|778   |            \sync_bits[7].sync_bit                                               |mb_sync_bit_110                        |     4|
|779   |            \sync_bits[8].sync_bit                                               |mb_sync_bit_111                        |     3|
|780   |            \sync_bits[9].sync_bit                                               |mb_sync_bit_112                        |     2|
|781   |          \Serial_Dbg_Intf.sync_sleep                                            |mb_sync_bit__parameterized2_67         |     1|
|782   |          \Serial_Dbg_Intf.sync_stop_CPU                                         |mb_sync_bit__parameterized2_68         |     1|
|783   |          \Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I  |address_hit                            |    20|
|784   |            \Compare[0].MUXCY_I                                                  |MB_MUXCY_86                            |     1|
|785   |            \Compare[0].SRLC16E_I                                                |MB_SRLC16E_87                          |     3|
|786   |            \Compare[1].MUXCY_I                                                  |MB_MUXCY_88                            |     1|
|787   |            \Compare[1].SRLC16E_I                                                |MB_SRLC16E_89                          |     1|
|788   |            \Compare[2].MUXCY_I                                                  |MB_MUXCY_90                            |     1|
|789   |            \Compare[2].SRLC16E_I                                                |MB_SRLC16E_91                          |     1|
|790   |            \Compare[3].MUXCY_I                                                  |MB_MUXCY_92                            |     1|
|791   |            \Compare[3].SRLC16E_I                                                |MB_SRLC16E_93                          |     1|
|792   |            \Compare[4].MUXCY_I                                                  |MB_MUXCY_94                            |     1|
|793   |            \Compare[4].SRLC16E_I                                                |MB_SRLC16E_95                          |     1|
|794   |            \Compare[5].MUXCY_I                                                  |MB_MUXCY_96                            |     1|
|795   |            \Compare[5].SRLC16E_I                                                |MB_SRLC16E_97                          |     1|
|796   |            \Compare[6].MUXCY_I                                                  |MB_MUXCY_98                            |     1|
|797   |            \Compare[6].SRLC16E_I                                                |MB_SRLC16E_99                          |     1|
|798   |            \Compare[7].MUXCY_I                                                  |MB_MUXCY_100                           |     1|
|799   |            \Compare[7].SRLC16E_I                                                |MB_SRLC16E_101                         |     1|
|800   |            \The_First_BreakPoints.MUXCY_Post                                    |MB_MUXCY_102                           |     2|
|801   |          \Using_PC_Breakpoints.All_PC_Brks[1].Serial_Interface_1.address_hit_I  |address_hit__parameterized1            |    21|
|802   |            \Compare[0].MUXCY_I                                                  |MB_MUXCY_71                            |     1|
|803   |            \Compare[0].SRLC16E_I                                                |MB_SRLC16E                             |     3|
|804   |            \Compare[1].MUXCY_I                                                  |MB_MUXCY_72                            |     1|
|805   |            \Compare[1].SRLC16E_I                                                |MB_SRLC16E_73                          |     1|
|806   |            \Compare[2].MUXCY_I                                                  |MB_MUXCY_74                            |     1|
|807   |            \Compare[2].SRLC16E_I                                                |MB_SRLC16E_75                          |     1|
|808   |            \Compare[3].MUXCY_I                                                  |MB_MUXCY_76                            |     1|
|809   |            \Compare[3].SRLC16E_I                                                |MB_SRLC16E_77                          |     1|
|810   |            \Compare[4].MUXCY_I                                                  |MB_MUXCY_78                            |     1|
|811   |            \Compare[4].SRLC16E_I                                                |MB_SRLC16E_79                          |     1|
|812   |            \Compare[5].MUXCY_I                                                  |MB_MUXCY_80                            |     1|
|813   |            \Compare[5].SRLC16E_I                                                |MB_SRLC16E_81                          |     1|
|814   |            \Compare[6].MUXCY_I                                                  |MB_MUXCY_82                            |     1|
|815   |            \Compare[6].SRLC16E_I                                                |MB_SRLC16E_83                          |     1|
|816   |            \Compare[7].MUXCY_I                                                  |MB_MUXCY_84                            |     4|
|817   |            \Compare[7].SRLC16E_I                                                |MB_SRLC16E_85                          |     1|
|818   |          sync_trig_ack_in_0                                                     |mb_sync_bit__parameterized4_69         |     2|
|819   |          sync_trig_out_0                                                        |mb_sync_bit__parameterized4_70         |     4|
|820   |        \Using_DCache.Using_WriteBack.DCache_wb_I1                               |DCache_wb                              |   717|
|821   |          Cache_Interface_I1                                                     |Cache_Interface                        |   336|
|822   |            \Using_AXI.Use_AXI_Write.Addr_bit[0].Addr_bit_FDSE                   |MB_FDSE                                |     3|
|823   |            \Using_AXI.Use_AXI_Write.Addr_bit[0].Addr_bit_LUT                    |MB_LUT6__parameterized30               |     1|
|824   |            \Using_AXI.Use_AXI_Write.Addr_bit[1].Addr_bit_FDSE                   |MB_FDSE_53                             |     5|
|825   |            \Using_AXI.Use_AXI_Write.Addr_bit[1].Addr_bit_LUT                    |MB_LUT6__parameterized30_54            |     1|
|826   |            \Using_AXI.Use_AXI_Write.Addr_bit[2].Addr_bit_FDSE                   |MB_FDSE_55                             |     2|
|827   |            \Using_AXI.Use_AXI_Write.Addr_bit[2].Addr_bit_LUT                    |MB_LUT6__parameterized30_56            |     1|
|828   |            \Using_AXI.Use_AXI_Write.Addr_bit[3].Addr_bit_FDSE                   |MB_FDSE_57                             |     4|
|829   |            \Using_AXI.Use_AXI_Write.Addr_bit[3].Addr_bit_LUT                    |MB_LUT6__parameterized30_58            |     1|
|830   |            \Using_AXI.Use_AXI_Write.exist_bit_FDRE                              |MB_FDRE                                |    18|
|831   |            \Using_AXI.Use_AXI_Write.exist_bit_LUT                               |MB_LUT6__parameterized32               |     3|
|832   |          \Cache_Line_WE[0].New_Data_Write_Gen[0].New_Data_Write_LUT             |MB_LUT6__parameterized28               |     1|
|833   |          \Cache_Line_WE[0].New_Data_Write_Gen[1].New_Data_Write_LUT             |MB_LUT6__parameterized28_17            |     1|
|834   |          \Cache_Line_WE[0].New_Data_Write_Gen[2].New_Data_Write_LUT             |MB_LUT6__parameterized28_18            |     1|
|835   |          \Cache_Line_WE[0].New_Data_Write_Gen[3].New_Data_Write_LUT             |MB_LUT6__parameterized28_19            |     1|
|836   |          DATA_RAM_Module                                                        |RAM_Module__parameterized1             |    36|
|837   |            \Not_Using_XPM.Using_B36_S18.The_BRAMs[0].RAMB36_I1                  |MB_RAMB36__parameterized1_51           |    19|
|838   |            \Not_Using_XPM.Using_B36_S18.The_BRAMs[1].RAMB36_I1                  |MB_RAMB36__parameterized1_52           |    17|
|839   |          TAG_RAM_Module                                                         |RAM_Module                             |    56|
|840   |            \Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1                  |MB_RAMB36_50                           |    56|
|841   |          cachehit_detect_I1                                                     |cachehit_detect                        |    50|
|842   |            \Using_Perf_1.valid_data_carry                                       |MB_MUXCY_20                            |     1|
|843   |            \Using_Perf_2.tag_hit_carry                                          |MB_MUXCY_21                            |     6|
|844   |            \Using_Perf_3.tag_hit_comparator2_mux                                |MB_MUXCY_22                            |     4|
|845   |            \Using_Perf_4.mem_cache_hit_mux                                      |MB_MUXCY_23                            |     4|
|846   |            \WriteThrough_Exists.write_through_gate                              |carry_and_24                           |     1|
|847   |              MUXCY_I                                                            |MB_MUXCY_49                            |     1|
|848   |            cache_valid_bit_detect_I1                                            |cache_valid_bit_detect                 |     1|
|849   |              \Valid_Check_With_4word_Cacheline.lut6_valid_check_carry_and       |carry_and_47                           |     1|
|850   |                MUXCY_I                                                          |MB_MUXCY_48                            |     1|
|851   |            cache_valid_bit_detect_I2                                            |cache_valid_bit_detect__parameterized1 |     1|
|852   |              \Valid_Check_With_4word_Cacheline.lut6_valid_check_carry_and       |carry_and_45                           |     1|
|853   |                MUXCY_I                                                          |MB_MUXCY_46                            |     1|
|854   |            exclusive_gate                                                       |carry_and_25                           |     1|
|855   |              MUXCY_I                                                            |MB_MUXCY_44                            |     1|
|856   |            last_carry_chain                                                     |carry_or_26                            |     3|
|857   |              MUXCY_I                                                            |MB_MUXCY_43                            |     3|
|858   |            mem_cache_hit_block                                                  |carry_and_27                           |     5|
|859   |              MUXCY_I                                                            |MB_MUXCY_42                            |     5|
|860   |            tag_hit2_carry                                                       |MB_MUXCY_28                            |     1|
|861   |            tag_hit_comparator                                                   |comparator                             |     4|
|862   |              \Comp_Carry_Chain[0].MUXCY_I                                       |MB_MUXCY_38                            |     1|
|863   |              \Comp_Carry_Chain[1].MUXCY_I                                       |MB_MUXCY_39                            |     1|
|864   |              \Comp_Carry_Chain[2].MUXCY_I                                       |MB_MUXCY_40                            |     1|
|865   |              \Comp_Carry_Chain[3].MUXCY_I                                       |MB_MUXCY_41                            |     1|
|866   |            tag_hit_comparator2                                                  |comparator__parameterized1_29          |     5|
|867   |              \Comp_Carry_Chain[0].MUXCY_I                                       |MB_MUXCY_33                            |     1|
|868   |              \Comp_Carry_Chain[1].MUXCY_I                                       |MB_MUXCY_34                            |     1|
|869   |              \Comp_Carry_Chain[2].MUXCY_I                                       |MB_MUXCY_35                            |     1|
|870   |              \Comp_Carry_Chain[3].MUXCY_I                                       |MB_MUXCY_36                            |     1|
|871   |              \Using_Extra_Carry.MUXCY_EXTRA_I                                   |MB_MUXCY_37                            |     1|
|872   |            tag_hit_valid_access                                                 |carry_and_30                           |    10|
|873   |              MUXCY_I                                                            |MB_MUXCY_32                            |    10|
|874   |            word_write_valid_data_carry                                          |MB_MUXCY_31                            |     2|
|875   |        \Using_DCache.mem_databus_ready_sel_carry_or                             |carry_or                               |     1|
|876   |          MUXCY_I                                                                |MB_MUXCY_16                            |     1|
|877   |        \Using_Debug.Using_ICache.combined_carry_and_I2                          |carry_and                              |     1|
|878   |          MUXCY_I                                                                |MB_MUXCY_15                            |     1|
|879   |        \Using_Debug.Using_ICache.combined_carry_or_I                            |carry_or_2                             |     2|
|880   |          MUXCY_I                                                                |MB_MUXCY_14                            |     2|
|881   |        \Using_Debug.Using_ICache.debug_combinded_carry_or_I                     |carry_or_3                             |     1|
|882   |          MUXCY_I                                                                |MB_MUXCY_13                            |     1|
|883   |        \Using_ICache.ICache_I1                                                  |Icache                                 |   356|
|884   |          Cache_Interface_I1                                                     |Cache_Interface__parameterized1        |   105|
|885   |          Data_RAM_Module                                                        |RAM_Module__parameterized5             |    71|
|886   |            \Not_Using_XPM.Using_B36_S18.The_BRAMs[0].RAMB36_I1                  |MB_RAMB36__parameterized1              |    38|
|887   |            \Not_Using_XPM.Using_B36_S18.The_BRAMs[1].RAMB36_I1                  |MB_RAMB36__parameterized1_12           |    33|
|888   |          Tag_RAM_Module                                                         |RAM_Module__parameterized3             |     2|
|889   |            \Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1                  |MB_RAMB36                              |     2|
|890   |          \Using_FPGA_FSL_1.tag_hit_comparator                                   |comparator__parameterized1             |    15|
|891   |            \Comp_Carry_Chain[0].MUXCY_I                                         |MB_MUXCY_7                             |     1|
|892   |            \Comp_Carry_Chain[1].MUXCY_I                                         |MB_MUXCY_8                             |     1|
|893   |            \Comp_Carry_Chain[2].MUXCY_I                                         |MB_MUXCY_9                             |     1|
|894   |            \Comp_Carry_Chain[3].MUXCY_I                                         |MB_MUXCY_10                            |     7|
|895   |            \Using_Extra_Carry.MUXCY_EXTRA_I                                     |MB_MUXCY_11                            |     1|
|896   |          \Using_XX_Access_Part2.carry_or_I1                                     |carry_or_4                             |     3|
|897   |            MUXCY_I                                                              |MB_MUXCY_6                             |     3|
|898   |          cache_valid_bit_detect_I1                                              |cache_valid_bit_detect__parameterized3 |     1|
|899   |            \Valid_Check_With_4word_Cacheline.lut6_valid_check_carry_and         |carry_and_5                            |     1|
|900   |              MUXCY_I                                                            |MB_MUXCY                               |     1|
|901   |        read_data_mux_I                                                          |read_data_mux                          |    32|
|902   |      Reset_DFF                                                                  |mb_sync_bit                            |     2|
|903   |      \Using_Async_Wakeup_0.Wakeup_DFF                                           |mb_sync_bit_0                          |     3|
|904   |      \Using_Async_Wakeup_1.Wakeup_DFF                                           |mb_sync_bit_1                          |     2|
+------+---------------------------------------------------------------------------------+---------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:49 ; elapsed = 00:02:07 . Memory (MB): peak = 1199.000 ; gain = 591.215
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 10289 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:19 ; elapsed = 00:01:58 . Memory (MB): peak = 1199.000 ; gain = 572.145
Synthesis Optimization Complete : Time (s): cpu = 00:01:49 ; elapsed = 00:02:07 . Memory (MB): peak = 1199.000 ; gain = 591.215
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.271 . Memory (MB): peak = 1199.000 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 737 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1207.953 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 265 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 66 instances
  FDR => FDRE: 101 instances
  FDS => FDSE: 1 instance 
  LUT6_2 => LUT6_2 (LUT5, LUT6): 80 instances
  MULT_AND => LUT2: 1 instance 
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 16 instances

INFO: [Common 17-83] Releasing license: Synthesis
228 Infos, 127 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:57 ; elapsed = 00:02:18 . Memory (MB): peak = 1207.953 ; gain = 891.051
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1207.953 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/catar/Desktop/git/vivado-xilinx-tutorials/PlatformWithExtMemory/PlatformWithExtMemory.runs/mb_design_microblaze_0_1_synth_1/mb_design_microblaze_0_1.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP mb_design_microblaze_0_1, cache-ID = 6e7d089de6bd0da3
INFO: [Coretcl 2-1174] Renamed 903 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1207.953 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/catar/Desktop/git/vivado-xilinx-tutorials/PlatformWithExtMemory/PlatformWithExtMemory.runs/mb_design_microblaze_0_1_synth_1/mb_design_microblaze_0_1.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file mb_design_microblaze_0_1_utilization_synth.rpt -pb mb_design_microblaze_0_1_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed May 27 15:09:35 2020...
