<?xml version="1.0" encoding="UTF-8" standalone="no"?>
<!DOCTYPE svg PUBLIC "-//W3C//DTD SVG 1.1//EN"
 "http://www.w3.org/Graphics/SVG/1.1/DTD/svg11.dtd">
<!-- Generated by graphviz version 2.40.1 (20161225.0304)
 -->
<!-- Title: G Pages: 1 -->
<svg width="2323pt" height="684pt"
 viewBox="0.00 0.00 2323.00 684.00" xmlns="http://www.w3.org/2000/svg" xmlns:xlink="http://www.w3.org/1999/xlink">
<g id="graph0" class="graph" transform="scale(1 1) rotate(0) translate(4 680)">
<title>G</title>
<polygon fill="#ffffff" stroke="transparent" points="-4,4 -4,-680 2319,-680 2319,4 -4,4"/>
<g id="clust1" class="cluster">
<title>cluster_root</title>
<g id="a_clust1"><a xlink:title="eventq_index=0&#10;full_system=false&#10;sim_quantum=0&#10;time_sync_enable=false&#10;time_sync_period=100000000000&#10;time_sync_spin_threshold=100000000">
<path fill="#bab6ae" stroke="#000000" d="M20,-8C20,-8 2295,-8 2295,-8 2301,-8 2307,-14 2307,-20 2307,-20 2307,-656 2307,-656 2307,-662 2301,-668 2295,-668 2295,-668 20,-668 20,-668 14,-668 8,-662 8,-656 8,-656 8,-20 8,-20 8,-14 14,-8 20,-8"/>
<text text-anchor="middle" x="1157.5" y="-652.8" font-family="Arial" font-size="14.00" fill="#000000">root </text>
<text text-anchor="middle" x="1157.5" y="-637.8" font-family="Arial" font-size="14.00" fill="#000000">: Root</text>
</a>
</g>
</g>
<g id="clust2" class="cluster">
<title>cluster_system</title>
<g id="a_clust2"><a xlink:title="auto_unlink_shared_backstore=false&#10;cache_line_size=64&#10;eventq_index=0&#10;exit_on_work_items=false&#10;init_param=0&#10;m5ops_base=0&#10;mem_mode=timing&#10;mem_ranges=0:536870912&#10;memories=system.mem_ctrls.dram&#10;mmap_using_noreserve=false&#10;multi_thread=false&#10;&#10;um_work_ids=16&#10;&#13;eadfile=&#10;&#13;edirect_paths=system.redirect_paths0 system.redirect_paths1 system.redirect_paths2&#10;shadow_rom_ranges=&#10;shared_backstore=&#10;symbolfile=&#10;thermal_components=&#10;thermal_model=Null&#10;work_begin_ckpt_count=0&#10;work_begin_cpu_id_exit=&#45;1&#10;work_begin_exit_count=0&#10;work_cpus_ckpt_count=0&#10;work_end_ckpt_count=0&#10;work_end_exit_count=0&#10;work_item_id=&#45;1&#10;workload=system.workload">
<path fill="#e4e7eb" stroke="#000000" d="M28,-16C28,-16 2287,-16 2287,-16 2293,-16 2299,-22 2299,-28 2299,-28 2299,-610 2299,-610 2299,-616 2293,-622 2287,-622 2287,-622 28,-622 28,-622 22,-622 16,-616 16,-610 16,-610 16,-28 16,-28 16,-22 22,-16 28,-16"/>
<text text-anchor="middle" x="1157.5" y="-606.8" font-family="Arial" font-size="14.00" fill="#000000">system </text>
<text text-anchor="middle" x="1157.5" y="-591.8" font-family="Arial" font-size="14.00" fill="#000000">: System</text>
</a>
</g>
</g>
<g id="clust4" class="cluster">
<title>cluster_system_cpu0</title>
<g id="a_clust4"><a xlink:title="LFSTSize=1024&#10;LQEntries=32&#10;LSQCheckLoads=true&#10;LSQDepCheckShift=4&#10;SQEntries=32&#10;SSITSize=1024&#10;activity=0&#10;backComSize=5&#10;branchPred=system.cpu0.branchPred&#10;cacheLoadPorts=200&#10;cacheStorePorts=200&#10;checker=Null&#10;clk_domain=system.cpu_clk_domain&#10;commitToDecodeDelay=1&#10;commitToFetchDelay=1&#10;commitToIEWDelay=1&#10;commitToRenameDelay=1&#10;commitWidth=8&#10;cpu_id=0&#10;decodeToFetchDelay=1&#10;decodeToRenameDelay=1&#10;decodeWidth=8&#10;decoder=system.cpu0.decoder&#10;dispatchWidth=8&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;eventq_index=0&#10;fetchBufferSize=64&#10;fetchQueueSize=32&#10;fetchToDecodeDelay=1&#10;fetchTrapLatency=1&#10;fetchWidth=8&#10;forwardComSize=5&#10;fuPool=system.cpu0.fuPool&#10;function_trace=false&#10;function_trace_start=0&#10;iewToCommitDelay=1&#10;iewToDecodeDelay=1&#10;iewToFetchDelay=1&#10;iewToRenameDelay=1&#10;interrupts=system.cpu0.interrupts&#10;isa=system.cpu0.isa&#10;issueToExecuteDelay=1&#10;issueWidth=8&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;mmu=system.cpu0.mmu&#10;&#10;eedsTSO=true&#10;&#10;umIQEntries=64&#10;&#10;umPhysCCRegs=1280&#10;&#10;umPhysFloatRegs=256&#10;&#10;umPhysIntRegs=256&#10;&#10;umPhysVecPredRegs=32&#10;&#10;umPhysVecRegs=256&#10;&#10;umROBEntries=192&#10;&#10;umRobs=1&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=system.cpu0.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;&#13;enameToDecodeDelay=1&#10;&#13;enameToFetchDelay=1&#10;&#13;enameToIEWDelay=2&#10;&#13;enameToROBDelay=1&#10;&#13;enameWidth=8&#10;simpoint_start_insts=&#10;smtCommitPolicy=RoundRobin&#10;smtFetchPolicy=RoundRobin&#10;smtIQPolicy=Partitioned&#10;smtIQThreshold=100&#10;smtLSQPolicy=Partitioned&#10;smtLSQThreshold=100&#10;smtNumFetchingThreads=1&#10;smtROBPolicy=Partitioned&#10;smtROBThreshold=100&#10;socket_id=0&#10;squashWidth=8&#10;store_set_clear_period=250000&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=system&#10;tracer=system.cpu0.tracer&#10;trapLatency=13&#10;wbWidth=8&#10;workload=system.cpu0.workload">
<path fill="#bbc6d9" stroke="#000000" d="M1274,-24C1274,-24 2184,-24 2184,-24 2190,-24 2196,-30 2196,-36 2196,-36 2196,-380 2196,-380 2196,-386 2190,-392 2184,-392 2184,-392 1274,-392 1274,-392 1268,-392 1262,-386 1262,-380 1262,-380 1262,-36 1262,-36 1262,-30 1268,-24 1274,-24"/>
<text text-anchor="middle" x="1729" y="-376.8" font-family="Arial" font-size="14.00" fill="#000000">cpu0 </text>
<text text-anchor="middle" x="1729" y="-361.8" font-family="Arial" font-size="14.00" fill="#000000">: X86O3CPU</text>
</a>
</g>
</g>
<g id="clust5" class="cluster">
<title>cluster_system_cpu0_mmu</title>
<g id="a_clust5"><a xlink:title="dtb=system.cpu0.mmu.dtb&#10;eventq_index=0&#10;itb=system.cpu0.mmu.itb">
<path fill="#bab6ae" stroke="#000000" d="M1822,-147C1822,-147 2176,-147 2176,-147 2182,-147 2188,-153 2188,-159 2188,-159 2188,-334 2188,-334 2188,-340 2182,-346 2176,-346 2176,-346 1822,-346 1822,-346 1816,-346 1810,-340 1810,-334 1810,-334 1810,-159 1810,-159 1810,-153 1816,-147 1822,-147"/>
<text text-anchor="middle" x="1999" y="-330.8" font-family="Arial" font-size="14.00" fill="#000000">mmu </text>
<text text-anchor="middle" x="1999" y="-315.8" font-family="Arial" font-size="14.00" fill="#000000">: X86MMU</text>
</a>
</g>
</g>
<g id="clust6" class="cluster">
<title>cluster_system_cpu0_mmu_itb</title>
<g id="a_clust6"><a xlink:title="entry_type=instruction&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu0.mmu.itb.walker">
<path fill="#9f9c95" stroke="#000000" d="M1830,-155C1830,-155 1983,-155 1983,-155 1989,-155 1995,-161 1995,-167 1995,-167 1995,-288 1995,-288 1995,-294 1989,-300 1983,-300 1983,-300 1830,-300 1830,-300 1824,-300 1818,-294 1818,-288 1818,-288 1818,-167 1818,-167 1818,-161 1824,-155 1830,-155"/>
<text text-anchor="middle" x="1906.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="1906.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust7" class="cluster">
<title>cluster_system_cpu0_mmu_itb_walker</title>
<g id="a_clust7"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu0.mmu.itb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M1838,-163C1838,-163 1975,-163 1975,-163 1981,-163 1987,-169 1987,-175 1987,-175 1987,-242 1987,-242 1987,-248 1981,-254 1975,-254 1975,-254 1838,-254 1838,-254 1832,-254 1826,-248 1826,-242 1826,-242 1826,-175 1826,-175 1826,-169 1832,-163 1838,-163"/>
<text text-anchor="middle" x="1906.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="1906.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust9" class="cluster">
<title>cluster_system_cpu0_mmu_dtb</title>
<g id="a_clust9"><a xlink:title="entry_type=data&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu0.mmu.dtb.walker">
<path fill="#9f9c95" stroke="#000000" d="M2015,-155C2015,-155 2168,-155 2168,-155 2174,-155 2180,-161 2180,-167 2180,-167 2180,-288 2180,-288 2180,-294 2174,-300 2168,-300 2168,-300 2015,-300 2015,-300 2009,-300 2003,-294 2003,-288 2003,-288 2003,-167 2003,-167 2003,-161 2009,-155 2015,-155"/>
<text text-anchor="middle" x="2091.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="2091.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust10" class="cluster">
<title>cluster_system_cpu0_mmu_dtb_walker</title>
<g id="a_clust10"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu0.mmu.dtb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M2023,-163C2023,-163 2160,-163 2160,-163 2166,-163 2172,-169 2172,-175 2172,-175 2172,-242 2172,-242 2172,-248 2166,-254 2160,-254 2160,-254 2023,-254 2023,-254 2017,-254 2011,-248 2011,-242 2011,-242 2011,-175 2011,-175 2011,-169 2017,-163 2023,-163"/>
<text text-anchor="middle" x="2091.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="2091.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust77" class="cluster">
<title>cluster_system_cpu0_icache</title>
<g id="a_clust77"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=true&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu0.icache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu0.icache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=32768&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu0.icache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#bab6ae" stroke="#000000" d="M1484,-32C1484,-32 1654,-32 1654,-32 1660,-32 1666,-38 1666,-44 1666,-44 1666,-111 1666,-111 1666,-117 1660,-123 1654,-123 1654,-123 1484,-123 1484,-123 1478,-123 1472,-117 1472,-111 1472,-111 1472,-44 1472,-44 1472,-38 1478,-32 1484,-32"/>
<text text-anchor="middle" x="1569" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="1569" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_ICache</text>
</a>
</g>
</g>
<g id="clust83" class="cluster">
<title>cluster_system_cpu0_dcache</title>
<g id="a_clust83"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu0.dcache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu0.dcache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=65536&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu0.dcache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M1282,-32C1282,-32 1452,-32 1452,-32 1458,-32 1464,-38 1464,-44 1464,-44 1464,-111 1464,-111 1464,-117 1458,-123 1452,-123 1452,-123 1282,-123 1282,-123 1276,-123 1270,-117 1270,-111 1270,-111 1270,-44 1270,-44 1270,-38 1276,-32 1282,-32"/>
<text text-anchor="middle" x="1367" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="1367" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_DCache</text>
</a>
</g>
</g>
<g id="clust89" class="cluster">
<title>cluster_system_cpu0_itb_walker_cache</title>
<g id="a_clust89"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu0.itb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu0.itb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu0.itb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M1697,-32C1697,-32 1867,-32 1867,-32 1873,-32 1879,-38 1879,-44 1879,-44 1879,-111 1879,-111 1879,-117 1873,-123 1867,-123 1867,-123 1697,-123 1697,-123 1691,-123 1685,-117 1685,-111 1685,-111 1685,-44 1685,-44 1685,-38 1691,-32 1697,-32"/>
<text text-anchor="middle" x="1782" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">itb_walker_cache </text>
<text text-anchor="middle" x="1782" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust95" class="cluster">
<title>cluster_system_cpu0_dtb_walker_cache</title>
<g id="a_clust95"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu0.dtb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu0.dtb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu0.dtb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M1904,-32C1904,-32 2074,-32 2074,-32 2080,-32 2086,-38 2086,-44 2086,-44 2086,-111 2086,-111 2086,-117 2080,-123 2074,-123 2074,-123 1904,-123 1904,-123 1898,-123 1892,-117 1892,-111 1892,-111 1892,-44 1892,-44 1892,-38 1898,-32 1904,-32"/>
<text text-anchor="middle" x="1989" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dtb_walker_cache </text>
<text text-anchor="middle" x="1989" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust101" class="cluster">
<title>cluster_system_cpu0_interrupts</title>
<g id="a_clust101"><a xlink:title="clk_domain=system.cpu0.interrupts.clk_domain&#10;eventq_index=0&#10;int_latency=1000&#10;pio_latency=100000&#10;system=system">
<path fill="#bab6ae" stroke="#000000" d="M1500,-163C1500,-163 1790,-163 1790,-163 1796,-163 1802,-169 1802,-175 1802,-175 1802,-242 1802,-242 1802,-248 1796,-254 1790,-254 1790,-254 1500,-254 1500,-254 1494,-254 1488,-248 1488,-242 1488,-242 1488,-175 1488,-175 1488,-169 1494,-163 1500,-163"/>
<text text-anchor="middle" x="1645" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">interrupts </text>
<text text-anchor="middle" x="1645" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86LocalApic</text>
</a>
</g>
</g>
<g id="clust103" class="cluster">
<title>cluster_system_cpu1</title>
<g id="a_clust103"><a xlink:title="LFSTSize=1024&#10;LQEntries=32&#10;LSQCheckLoads=true&#10;LSQDepCheckShift=4&#10;SQEntries=32&#10;SSITSize=1024&#10;activity=0&#10;backComSize=5&#10;branchPred=system.cpu1.branchPred&#10;cacheLoadPorts=200&#10;cacheStorePorts=200&#10;checker=Null&#10;clk_domain=system.cpu_clk_domain&#10;commitToDecodeDelay=1&#10;commitToFetchDelay=1&#10;commitToIEWDelay=1&#10;commitToRenameDelay=1&#10;commitWidth=8&#10;cpu_id=1&#10;decodeToFetchDelay=1&#10;decodeToRenameDelay=1&#10;decodeWidth=8&#10;decoder=system.cpu1.decoder&#10;dispatchWidth=8&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;eventq_index=0&#10;fetchBufferSize=64&#10;fetchQueueSize=32&#10;fetchToDecodeDelay=1&#10;fetchTrapLatency=1&#10;fetchWidth=8&#10;forwardComSize=5&#10;fuPool=system.cpu1.fuPool&#10;function_trace=false&#10;function_trace_start=0&#10;iewToCommitDelay=1&#10;iewToDecodeDelay=1&#10;iewToFetchDelay=1&#10;iewToRenameDelay=1&#10;interrupts=system.cpu1.interrupts&#10;isa=system.cpu1.isa&#10;issueToExecuteDelay=1&#10;issueWidth=8&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;mmu=system.cpu1.mmu&#10;&#10;eedsTSO=true&#10;&#10;umIQEntries=64&#10;&#10;umPhysCCRegs=1280&#10;&#10;umPhysFloatRegs=256&#10;&#10;umPhysIntRegs=256&#10;&#10;umPhysVecPredRegs=32&#10;&#10;umPhysVecRegs=256&#10;&#10;umROBEntries=192&#10;&#10;umRobs=1&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=system.cpu1.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;&#13;enameToDecodeDelay=1&#10;&#13;enameToFetchDelay=1&#10;&#13;enameToIEWDelay=2&#10;&#13;enameToROBDelay=1&#10;&#13;enameWidth=8&#10;simpoint_start_insts=&#10;smtCommitPolicy=RoundRobin&#10;smtFetchPolicy=RoundRobin&#10;smtIQPolicy=Partitioned&#10;smtIQThreshold=100&#10;smtLSQPolicy=Partitioned&#10;smtLSQThreshold=100&#10;smtNumFetchingThreads=1&#10;smtROBPolicy=Partitioned&#10;smtROBThreshold=100&#10;socket_id=0&#10;squashWidth=8&#10;store_set_clear_period=250000&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=system&#10;tracer=system.cpu1.tracer&#10;trapLatency=13&#10;wbWidth=8&#10;workload=system.cpu0.workload">
<path fill="#bbc6d9" stroke="#000000" d="M36,-24C36,-24 946,-24 946,-24 952,-24 958,-30 958,-36 958,-36 958,-380 958,-380 958,-386 952,-392 946,-392 946,-392 36,-392 36,-392 30,-392 24,-386 24,-380 24,-380 24,-36 24,-36 24,-30 30,-24 36,-24"/>
<text text-anchor="middle" x="491" y="-376.8" font-family="Arial" font-size="14.00" fill="#000000">cpu1 </text>
<text text-anchor="middle" x="491" y="-361.8" font-family="Arial" font-size="14.00" fill="#000000">: X86O3CPU</text>
</a>
</g>
</g>
<g id="clust104" class="cluster">
<title>cluster_system_cpu1_mmu</title>
<g id="a_clust104"><a xlink:title="dtb=system.cpu1.mmu.dtb&#10;eventq_index=0&#10;itb=system.cpu1.mmu.itb">
<path fill="#bab6ae" stroke="#000000" d="M584,-147C584,-147 938,-147 938,-147 944,-147 950,-153 950,-159 950,-159 950,-334 950,-334 950,-340 944,-346 938,-346 938,-346 584,-346 584,-346 578,-346 572,-340 572,-334 572,-334 572,-159 572,-159 572,-153 578,-147 584,-147"/>
<text text-anchor="middle" x="761" y="-330.8" font-family="Arial" font-size="14.00" fill="#000000">mmu </text>
<text text-anchor="middle" x="761" y="-315.8" font-family="Arial" font-size="14.00" fill="#000000">: X86MMU</text>
</a>
</g>
</g>
<g id="clust105" class="cluster">
<title>cluster_system_cpu1_mmu_itb</title>
<g id="a_clust105"><a xlink:title="entry_type=instruction&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu1.mmu.itb.walker">
<path fill="#9f9c95" stroke="#000000" d="M592,-155C592,-155 745,-155 745,-155 751,-155 757,-161 757,-167 757,-167 757,-288 757,-288 757,-294 751,-300 745,-300 745,-300 592,-300 592,-300 586,-300 580,-294 580,-288 580,-288 580,-167 580,-167 580,-161 586,-155 592,-155"/>
<text text-anchor="middle" x="668.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="668.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust106" class="cluster">
<title>cluster_system_cpu1_mmu_itb_walker</title>
<g id="a_clust106"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu1.mmu.itb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M600,-163C600,-163 737,-163 737,-163 743,-163 749,-169 749,-175 749,-175 749,-242 749,-242 749,-248 743,-254 737,-254 737,-254 600,-254 600,-254 594,-254 588,-248 588,-242 588,-242 588,-175 588,-175 588,-169 594,-163 600,-163"/>
<text text-anchor="middle" x="668.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="668.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust108" class="cluster">
<title>cluster_system_cpu1_mmu_dtb</title>
<g id="a_clust108"><a xlink:title="entry_type=data&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu1.mmu.dtb.walker">
<path fill="#9f9c95" stroke="#000000" d="M777,-155C777,-155 930,-155 930,-155 936,-155 942,-161 942,-167 942,-167 942,-288 942,-288 942,-294 936,-300 930,-300 930,-300 777,-300 777,-300 771,-300 765,-294 765,-288 765,-288 765,-167 765,-167 765,-161 771,-155 777,-155"/>
<text text-anchor="middle" x="853.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="853.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust109" class="cluster">
<title>cluster_system_cpu1_mmu_dtb_walker</title>
<g id="a_clust109"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu1.mmu.dtb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M785,-163C785,-163 922,-163 922,-163 928,-163 934,-169 934,-175 934,-175 934,-242 934,-242 934,-248 928,-254 922,-254 922,-254 785,-254 785,-254 779,-254 773,-248 773,-242 773,-242 773,-175 773,-175 773,-169 779,-163 785,-163"/>
<text text-anchor="middle" x="853.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="853.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust175" class="cluster">
<title>cluster_system_cpu1_icache</title>
<g id="a_clust175"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=true&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu1.icache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu1.icache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=32768&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu1.icache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#bab6ae" stroke="#000000" d="M307,-32C307,-32 477,-32 477,-32 483,-32 489,-38 489,-44 489,-44 489,-111 489,-111 489,-117 483,-123 477,-123 477,-123 307,-123 307,-123 301,-123 295,-117 295,-111 295,-111 295,-44 295,-44 295,-38 301,-32 307,-32"/>
<text text-anchor="middle" x="392" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="392" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_ICache</text>
</a>
</g>
</g>
<g id="clust181" class="cluster">
<title>cluster_system_cpu1_dcache</title>
<g id="a_clust181"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu1.dcache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu1.dcache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=65536&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu1.dcache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M76,-32C76,-32 246,-32 246,-32 252,-32 258,-38 258,-44 258,-44 258,-111 258,-111 258,-117 252,-123 246,-123 246,-123 76,-123 76,-123 70,-123 64,-117 64,-111 64,-111 64,-44 64,-44 64,-38 70,-32 76,-32"/>
<text text-anchor="middle" x="161" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="161" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_DCache</text>
</a>
</g>
</g>
<g id="clust187" class="cluster">
<title>cluster_system_cpu1_itb_walker_cache</title>
<g id="a_clust187"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu1.itb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu1.itb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu1.itb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M566,-32C566,-32 736,-32 736,-32 742,-32 748,-38 748,-44 748,-44 748,-111 748,-111 748,-117 742,-123 736,-123 736,-123 566,-123 566,-123 560,-123 554,-117 554,-111 554,-111 554,-44 554,-44 554,-38 560,-32 566,-32"/>
<text text-anchor="middle" x="651" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">itb_walker_cache </text>
<text text-anchor="middle" x="651" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust193" class="cluster">
<title>cluster_system_cpu1_dtb_walker_cache</title>
<g id="a_clust193"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu1.dtb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu1.dtb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu1.dtb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M768,-32C768,-32 938,-32 938,-32 944,-32 950,-38 950,-44 950,-44 950,-111 950,-111 950,-117 944,-123 938,-123 938,-123 768,-123 768,-123 762,-123 756,-117 756,-111 756,-111 756,-44 756,-44 756,-38 762,-32 768,-32"/>
<text text-anchor="middle" x="853" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dtb_walker_cache </text>
<text text-anchor="middle" x="853" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust199" class="cluster">
<title>cluster_system_cpu1_interrupts</title>
<g id="a_clust199"><a xlink:title="clk_domain=system.cpu1.interrupts.clk_domain&#10;eventq_index=0&#10;int_latency=1000&#10;pio_latency=100000&#10;system=system">
<path fill="#bab6ae" stroke="#000000" d="M262,-163C262,-163 552,-163 552,-163 558,-163 564,-169 564,-175 564,-175 564,-242 564,-242 564,-248 558,-254 552,-254 552,-254 262,-254 262,-254 256,-254 250,-248 250,-242 250,-242 250,-175 250,-175 250,-169 256,-163 262,-163"/>
<text text-anchor="middle" x="407" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">interrupts </text>
<text text-anchor="middle" x="407" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86LocalApic</text>
</a>
</g>
</g>
<g id="clust205" class="cluster">
<title>cluster_system_membus</title>
<g id="a_clust205"><a xlink:title="clk_domain=system.clk_domain&#10;eventq_index=0&#10;forward_latency=4&#10;frontend_latency=3&#10;header_latency=1&#10;max_outstanding_snoops=512&#10;max_routing_table_size=512&#10;point_of_coherency=true&#10;point_of_unification=true&#10;power_model=&#10;power_state=system.membus.power_state&#10;&#13;esponse_latency=2&#10;snoop_filter=system.membus.snoop_filter&#10;snoop_response_latency=4&#10;system=system&#10;use_default_range=false&#10;width=16">
<path fill="#6f798c" stroke="#000000" d="M1116,-400C1116,-400 1368,-400 1368,-400 1374,-400 1380,-406 1380,-412 1380,-412 1380,-479 1380,-479 1380,-485 1374,-491 1368,-491 1368,-491 1116,-491 1116,-491 1110,-491 1104,-485 1104,-479 1104,-479 1104,-412 1104,-412 1104,-406 1110,-400 1116,-400"/>
<text text-anchor="middle" x="1242" y="-475.8" font-family="Arial" font-size="14.00" fill="#000000">membus </text>
<text text-anchor="middle" x="1242" y="-460.8" font-family="Arial" font-size="14.00" fill="#000000">: SystemXBar</text>
</a>
</g>
</g>
<g id="clust208" class="cluster">
<title>cluster_system_l2</title>
<g id="a_clust208"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=8&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=20&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=20&#10;power_model=&#10;power_state=system.l2.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.l2.replacement_policy&#10;&#13;esponse_latency=20&#10;sequential_access=false&#10;size=2097152&#10;system=system&#10;tag_latency=20&#10;tags=system.l2.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M1012,-32C1012,-32 1182,-32 1182,-32 1188,-32 1194,-38 1194,-44 1194,-44 1194,-111 1194,-111 1194,-117 1188,-123 1182,-123 1182,-123 1012,-123 1012,-123 1006,-123 1000,-117 1000,-111 1000,-111 1000,-44 1000,-44 1000,-38 1006,-32 1012,-32"/>
<text text-anchor="middle" x="1097" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">l2 </text>
<text text-anchor="middle" x="1097" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L2Cache</text>
</a>
</g>
</g>
<g id="clust214" class="cluster">
<title>cluster_system_tol2bus</title>
<g id="a_clust214"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;forward_latency=0&#10;frontend_latency=1&#10;header_latency=1&#10;max_outstanding_snoops=512&#10;max_routing_table_size=512&#10;point_of_coherency=false&#10;point_of_unification=true&#10;power_model=&#10;power_state=system.tol2bus.power_state&#10;&#13;esponse_latency=1&#10;snoop_filter=system.tol2bus.snoop_filter&#10;snoop_response_latency=1&#10;system=system&#10;use_default_range=false&#10;width=32">
<path fill="#6f798c" stroke="#000000" d="M990,-163C990,-163 1242,-163 1242,-163 1248,-163 1254,-169 1254,-175 1254,-175 1254,-242 1254,-242 1254,-248 1248,-254 1242,-254 1242,-254 990,-254 990,-254 984,-254 978,-248 978,-242 978,-242 978,-175 978,-175 978,-169 984,-163 990,-163"/>
<text text-anchor="middle" x="1116" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">tol2bus </text>
<text text-anchor="middle" x="1116" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: L2XBar</text>
</a>
</g>
</g>
<g id="clust217" class="cluster">
<title>cluster_system_mem_ctrls</title>
<g id="a_clust217"><a xlink:title="clk_domain=system.clk_domain&#10;command_window=10000&#10;dram=system.mem_ctrls.dram&#10;eventq_index=0&#10;mem_sched_policy=frfcfs&#10;min_reads_per_switch=16&#10;min_writes_per_switch=16&#10;power_model=&#10;power_state=system.mem_ctrls.power_state&#10;qos_policy=Null&#10;qos_priorities=1&#10;qos_priority_escalation=false&#10;qos_q_policy=fifo&#10;qos_requestors= &#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#10;qos_syncro_scheduler=false&#10;qos_turnaround_policy=Null&#10;static_backend_latency=10000&#10;static_frontend_latency=10000&#10;system=system&#10;write_high_thresh_perc=85&#10;write_low_thresh_perc=50">
<path fill="#bab6ae" stroke="#000000" d="M2216,-163C2216,-163 2279,-163 2279,-163 2285,-163 2291,-169 2291,-175 2291,-175 2291,-242 2291,-242 2291,-248 2285,-254 2279,-254 2279,-254 2216,-254 2216,-254 2210,-254 2204,-248 2204,-242 2204,-242 2204,-175 2204,-175 2204,-169 2210,-163 2216,-163"/>
<text text-anchor="middle" x="2247.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">mem_ctrls </text>
<text text-anchor="middle" x="2247.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: MemCtrl</text>
</a>
</g>
</g>
<!-- system_system_port -->
<g id="node1" class="node">
<title>system_system_port</title>
<path fill="#b6b8bc" stroke="#000000" d="M1278,-539.5C1278,-539.5 1350,-539.5 1350,-539.5 1356,-539.5 1362,-545.5 1362,-551.5 1362,-551.5 1362,-563.5 1362,-563.5 1362,-569.5 1356,-575.5 1350,-575.5 1350,-575.5 1278,-575.5 1278,-575.5 1272,-575.5 1266,-569.5 1266,-563.5 1266,-563.5 1266,-551.5 1266,-551.5 1266,-545.5 1272,-539.5 1278,-539.5"/>
<text text-anchor="middle" x="1314" y="-553.8" font-family="Arial" font-size="14.00" fill="#000000">system_port</text>
</g>
<!-- system_membus_cpu_side_ports -->
<g id="node32" class="node">
<title>system_membus_cpu_side_ports</title>
<path fill="#586070" stroke="#000000" d="M1268,-408.5C1268,-408.5 1360,-408.5 1360,-408.5 1366,-408.5 1372,-414.5 1372,-420.5 1372,-420.5 1372,-432.5 1372,-432.5 1372,-438.5 1366,-444.5 1360,-444.5 1360,-444.5 1268,-444.5 1268,-444.5 1262,-444.5 1256,-438.5 1256,-432.5 1256,-432.5 1256,-420.5 1256,-420.5 1256,-414.5 1262,-408.5 1268,-408.5"/>
<text text-anchor="middle" x="1314" y="-422.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side_ports</text>
</g>
<!-- system_system_port&#45;&gt;system_membus_cpu_side_ports -->
<g id="edge1" class="edge">
<title>system_system_port&#45;&gt;system_membus_cpu_side_ports</title>
<path fill="none" stroke="#000000" d="M1314,-539.285C1314,-517.3856 1314,-480.3861 1314,-454.7663"/>
<polygon fill="#000000" stroke="#000000" points="1317.5001,-454.5603 1314,-444.5603 1310.5001,-454.5603 1317.5001,-454.5603"/>
</g>
<!-- system_cpu0_icache_port -->
<g id="node2" class="node">
<title>system_cpu0_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M1398,-171.5C1398,-171.5 1466,-171.5 1466,-171.5 1472,-171.5 1478,-177.5 1478,-183.5 1478,-183.5 1478,-195.5 1478,-195.5 1478,-201.5 1472,-207.5 1466,-207.5 1466,-207.5 1398,-207.5 1398,-207.5 1392,-207.5 1386,-201.5 1386,-195.5 1386,-195.5 1386,-183.5 1386,-183.5 1386,-177.5 1392,-171.5 1398,-171.5"/>
<text text-anchor="middle" x="1432" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu0_icache_cpu_side -->
<g id="node6" class="node">
<title>system_cpu0_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M1594,-40.5C1594,-40.5 1646,-40.5 1646,-40.5 1652,-40.5 1658,-46.5 1658,-52.5 1658,-52.5 1658,-64.5 1658,-64.5 1658,-70.5 1652,-76.5 1646,-76.5 1646,-76.5 1594,-76.5 1594,-76.5 1588,-76.5 1582,-70.5 1582,-64.5 1582,-64.5 1582,-52.5 1582,-52.5 1582,-46.5 1588,-40.5 1594,-40.5"/>
<text text-anchor="middle" x="1620" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu0_icache_port&#45;&gt;system_cpu0_icache_cpu_side -->
<g id="edge2" class="edge">
<title>system_cpu0_icache_port&#45;&gt;system_cpu0_icache_cpu_side</title>
<path fill="none" stroke="#000000" d="M1450.3708,-171.2426C1459.7563,-162.8042 1471.7606,-153.2836 1484,-147 1520.4461,-128.289 1539.2391,-146.2082 1573,-123 1586.8228,-113.4978 1598.0828,-98.5584 1606.1127,-85.4493"/>
<polygon fill="#000000" stroke="#000000" points="1609.1647,-87.1631 1611.1475,-76.7554 1603.1072,-83.6549 1609.1647,-87.1631"/>
</g>
<!-- system_cpu0_dcache_port -->
<g id="node3" class="node">
<title>system_cpu0_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M1282,-171.5C1282,-171.5 1356,-171.5 1356,-171.5 1362,-171.5 1368,-177.5 1368,-183.5 1368,-183.5 1368,-195.5 1368,-195.5 1368,-201.5 1362,-207.5 1356,-207.5 1356,-207.5 1282,-207.5 1282,-207.5 1276,-207.5 1270,-201.5 1270,-195.5 1270,-195.5 1270,-183.5 1270,-183.5 1270,-177.5 1276,-171.5 1282,-171.5"/>
<text text-anchor="middle" x="1319" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu0_dcache_cpu_side -->
<g id="node8" class="node">
<title>system_cpu0_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M1392,-40.5C1392,-40.5 1444,-40.5 1444,-40.5 1450,-40.5 1456,-46.5 1456,-52.5 1456,-52.5 1456,-64.5 1456,-64.5 1456,-70.5 1450,-76.5 1444,-76.5 1444,-76.5 1392,-76.5 1392,-76.5 1386,-76.5 1380,-70.5 1380,-64.5 1380,-64.5 1380,-52.5 1380,-52.5 1380,-46.5 1386,-40.5 1392,-40.5"/>
<text text-anchor="middle" x="1418" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu0_dcache_port&#45;&gt;system_cpu0_dcache_cpu_side -->
<g id="edge3" class="edge">
<title>system_cpu0_dcache_port&#45;&gt;system_cpu0_dcache_cpu_side</title>
<path fill="none" stroke="#000000" d="M1333.5148,-171.2823C1344.0386,-157.9906 1358.5488,-139.4922 1371,-123 1380.4051,-110.5426 1390.6343,-96.5585 1399.141,-84.8038"/>
<polygon fill="#000000" stroke="#000000" points="1401.9809,-86.8496 1404.9943,-76.6923 1396.3044,-82.7534 1401.9809,-86.8496"/>
</g>
<!-- system_cpu0_mmu_itb_walker_port -->
<g id="node4" class="node">
<title>system_cpu0_mmu_itb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M1846,-171.5C1846,-171.5 1876,-171.5 1876,-171.5 1882,-171.5 1888,-177.5 1888,-183.5 1888,-183.5 1888,-195.5 1888,-195.5 1888,-201.5 1882,-207.5 1876,-207.5 1876,-207.5 1846,-207.5 1846,-207.5 1840,-207.5 1834,-201.5 1834,-195.5 1834,-195.5 1834,-183.5 1834,-183.5 1834,-177.5 1840,-171.5 1846,-171.5"/>
<text text-anchor="middle" x="1861" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu0_itb_walker_cache_cpu_side -->
<g id="node10" class="node">
<title>system_cpu0_itb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M1807,-40.5C1807,-40.5 1859,-40.5 1859,-40.5 1865,-40.5 1871,-46.5 1871,-52.5 1871,-52.5 1871,-64.5 1871,-64.5 1871,-70.5 1865,-76.5 1859,-76.5 1859,-76.5 1807,-76.5 1807,-76.5 1801,-76.5 1795,-70.5 1795,-64.5 1795,-64.5 1795,-52.5 1795,-52.5 1795,-46.5 1801,-40.5 1807,-40.5"/>
<text text-anchor="middle" x="1833" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu0_mmu_itb_walker_port&#45;&gt;system_cpu0_itb_walker_cache_cpu_side -->
<g id="edge4" class="edge">
<title>system_cpu0_mmu_itb_walker_port&#45;&gt;system_cpu0_itb_walker_cache_cpu_side</title>
<path fill="none" stroke="#000000" d="M1857.1067,-171.285C1852.405,-149.2878 1844.447,-112.0554 1838.9685,-86.4238"/>
<polygon fill="#000000" stroke="#000000" points="1842.3732,-85.6078 1836.8602,-76.5603 1835.5278,-87.071 1842.3732,-85.6078"/>
</g>
<!-- system_cpu0_mmu_dtb_walker_port -->
<g id="node5" class="node">
<title>system_cpu0_mmu_dtb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M2031,-171.5C2031,-171.5 2061,-171.5 2061,-171.5 2067,-171.5 2073,-177.5 2073,-183.5 2073,-183.5 2073,-195.5 2073,-195.5 2073,-201.5 2067,-207.5 2061,-207.5 2061,-207.5 2031,-207.5 2031,-207.5 2025,-207.5 2019,-201.5 2019,-195.5 2019,-195.5 2019,-183.5 2019,-183.5 2019,-177.5 2025,-171.5 2031,-171.5"/>
<text text-anchor="middle" x="2046" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu0_dtb_walker_cache_cpu_side -->
<g id="node12" class="node">
<title>system_cpu0_dtb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M2014,-40.5C2014,-40.5 2066,-40.5 2066,-40.5 2072,-40.5 2078,-46.5 2078,-52.5 2078,-52.5 2078,-64.5 2078,-64.5 2078,-70.5 2072,-76.5 2066,-76.5 2066,-76.5 2014,-76.5 2014,-76.5 2008,-76.5 2002,-70.5 2002,-64.5 2002,-64.5 2002,-52.5 2002,-52.5 2002,-46.5 2008,-40.5 2014,-40.5"/>
<text text-anchor="middle" x="2040" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu0_mmu_dtb_walker_port&#45;&gt;system_cpu0_dtb_walker_cache_cpu_side -->
<g id="edge5" class="edge">
<title>system_cpu0_mmu_dtb_walker_port&#45;&gt;system_cpu0_dtb_walker_cache_cpu_side</title>
<path fill="none" stroke="#000000" d="M2045.1657,-171.285C2044.1627,-149.3856 2042.4681,-112.3861 2041.2946,-86.7663"/>
<polygon fill="#000000" stroke="#000000" points="2044.7812,-86.3896 2040.8272,-76.5603 2037.7885,-86.71 2044.7812,-86.3896"/>
</g>
<!-- system_cpu0_icache_mem_side -->
<g id="node7" class="node">
<title>system_cpu0_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M1492,-40.5C1492,-40.5 1552,-40.5 1552,-40.5 1558,-40.5 1564,-46.5 1564,-52.5 1564,-52.5 1564,-64.5 1564,-64.5 1564,-70.5 1558,-76.5 1552,-76.5 1552,-76.5 1492,-76.5 1492,-76.5 1486,-76.5 1480,-70.5 1480,-64.5 1480,-64.5 1480,-52.5 1480,-52.5 1480,-46.5 1486,-40.5 1492,-40.5"/>
<text text-anchor="middle" x="1522" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu0_dcache_mem_side -->
<g id="node9" class="node">
<title>system_cpu0_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M1290,-40.5C1290,-40.5 1350,-40.5 1350,-40.5 1356,-40.5 1362,-46.5 1362,-52.5 1362,-52.5 1362,-64.5 1362,-64.5 1362,-70.5 1356,-76.5 1350,-76.5 1350,-76.5 1290,-76.5 1290,-76.5 1284,-76.5 1278,-70.5 1278,-64.5 1278,-64.5 1278,-52.5 1278,-52.5 1278,-46.5 1284,-40.5 1290,-40.5"/>
<text text-anchor="middle" x="1320" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu0_itb_walker_cache_mem_side -->
<g id="node11" class="node">
<title>system_cpu0_itb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M1705,-40.5C1705,-40.5 1765,-40.5 1765,-40.5 1771,-40.5 1777,-46.5 1777,-52.5 1777,-52.5 1777,-64.5 1777,-64.5 1777,-70.5 1771,-76.5 1765,-76.5 1765,-76.5 1705,-76.5 1705,-76.5 1699,-76.5 1693,-70.5 1693,-64.5 1693,-64.5 1693,-52.5 1693,-52.5 1693,-46.5 1699,-40.5 1705,-40.5"/>
<text text-anchor="middle" x="1735" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu0_dtb_walker_cache_mem_side -->
<g id="node13" class="node">
<title>system_cpu0_dtb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M1912,-40.5C1912,-40.5 1972,-40.5 1972,-40.5 1978,-40.5 1984,-46.5 1984,-52.5 1984,-52.5 1984,-64.5 1984,-64.5 1984,-70.5 1978,-76.5 1972,-76.5 1972,-76.5 1912,-76.5 1912,-76.5 1906,-76.5 1900,-70.5 1900,-64.5 1900,-64.5 1900,-52.5 1900,-52.5 1900,-46.5 1906,-40.5 1912,-40.5"/>
<text text-anchor="middle" x="1942" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu0_interrupts_int_requestor -->
<g id="node14" class="node">
<title>system_cpu0_interrupts_int_requestor</title>
<path fill="#94918b" stroke="#000000" d="M1704.5,-171.5C1704.5,-171.5 1781.5,-171.5 1781.5,-171.5 1787.5,-171.5 1793.5,-177.5 1793.5,-183.5 1793.5,-183.5 1793.5,-195.5 1793.5,-195.5 1793.5,-201.5 1787.5,-207.5 1781.5,-207.5 1781.5,-207.5 1704.5,-207.5 1704.5,-207.5 1698.5,-207.5 1692.5,-201.5 1692.5,-195.5 1692.5,-195.5 1692.5,-183.5 1692.5,-183.5 1692.5,-177.5 1698.5,-171.5 1704.5,-171.5"/>
<text text-anchor="middle" x="1743" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_requestor</text>
</g>
<!-- system_cpu0_interrupts_int_responder -->
<g id="node15" class="node">
<title>system_cpu0_interrupts_int_responder</title>
<path fill="#94918b" stroke="#000000" d="M1580,-171.5C1580,-171.5 1662,-171.5 1662,-171.5 1668,-171.5 1674,-177.5 1674,-183.5 1674,-183.5 1674,-195.5 1674,-195.5 1674,-201.5 1668,-207.5 1662,-207.5 1662,-207.5 1580,-207.5 1580,-207.5 1574,-207.5 1568,-201.5 1568,-195.5 1568,-195.5 1568,-183.5 1568,-183.5 1568,-177.5 1574,-171.5 1580,-171.5"/>
<text text-anchor="middle" x="1621" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_responder</text>
</g>
<!-- system_cpu0_interrupts_pio -->
<g id="node16" class="node">
<title>system_cpu0_interrupts_pio</title>
<path fill="#94918b" stroke="#000000" d="M1508,-171.5C1508,-171.5 1538,-171.5 1538,-171.5 1544,-171.5 1550,-177.5 1550,-183.5 1550,-183.5 1550,-195.5 1550,-195.5 1550,-201.5 1544,-207.5 1538,-207.5 1538,-207.5 1508,-207.5 1508,-207.5 1502,-207.5 1496,-201.5 1496,-195.5 1496,-195.5 1496,-183.5 1496,-183.5 1496,-177.5 1502,-171.5 1508,-171.5"/>
<text text-anchor="middle" x="1523" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- system_cpu1_icache_port -->
<g id="node17" class="node">
<title>system_cpu1_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M160,-171.5C160,-171.5 228,-171.5 228,-171.5 234,-171.5 240,-177.5 240,-183.5 240,-183.5 240,-195.5 240,-195.5 240,-201.5 234,-207.5 228,-207.5 228,-207.5 160,-207.5 160,-207.5 154,-207.5 148,-201.5 148,-195.5 148,-195.5 148,-183.5 148,-183.5 148,-177.5 154,-171.5 160,-171.5"/>
<text text-anchor="middle" x="194" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu1_icache_cpu_side -->
<g id="node21" class="node">
<title>system_cpu1_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M315,-40.5C315,-40.5 367,-40.5 367,-40.5 373,-40.5 379,-46.5 379,-52.5 379,-52.5 379,-64.5 379,-64.5 379,-70.5 373,-76.5 367,-76.5 367,-76.5 315,-76.5 315,-76.5 309,-76.5 303,-70.5 303,-64.5 303,-64.5 303,-52.5 303,-52.5 303,-46.5 309,-40.5 315,-40.5"/>
<text text-anchor="middle" x="341" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu1_icache_port&#45;&gt;system_cpu1_icache_cpu_side -->
<g id="edge6" class="edge">
<title>system_cpu1_icache_port&#45;&gt;system_cpu1_icache_cpu_side</title>
<path fill="none" stroke="#000000" d="M214.4397,-171.285C240.111,-148.4079 284.2732,-109.0525 313.0527,-83.4055"/>
<polygon fill="#000000" stroke="#000000" points="315.5968,-85.8264 320.7339,-76.5603 310.9396,-80.6004 315.5968,-85.8264"/>
</g>
<!-- system_cpu1_dcache_port -->
<g id="node18" class="node">
<title>system_cpu1_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M44,-171.5C44,-171.5 118,-171.5 118,-171.5 124,-171.5 130,-177.5 130,-183.5 130,-183.5 130,-195.5 130,-195.5 130,-201.5 124,-207.5 118,-207.5 118,-207.5 44,-207.5 44,-207.5 38,-207.5 32,-201.5 32,-195.5 32,-195.5 32,-183.5 32,-183.5 32,-177.5 38,-171.5 44,-171.5"/>
<text text-anchor="middle" x="81" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu1_dcache_cpu_side -->
<g id="node23" class="node">
<title>system_cpu1_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M84,-40.5C84,-40.5 136,-40.5 136,-40.5 142,-40.5 148,-46.5 148,-52.5 148,-52.5 148,-64.5 148,-64.5 148,-70.5 142,-76.5 136,-76.5 136,-76.5 84,-76.5 84,-76.5 78,-76.5 72,-70.5 72,-64.5 72,-64.5 72,-52.5 72,-52.5 72,-46.5 78,-40.5 84,-40.5"/>
<text text-anchor="middle" x="110" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu1_dcache_port&#45;&gt;system_cpu1_dcache_cpu_side -->
<g id="edge7" class="edge">
<title>system_cpu1_dcache_port&#45;&gt;system_cpu1_dcache_cpu_side</title>
<path fill="none" stroke="#000000" d="M85.0323,-171.285C89.9019,-149.2878 98.1442,-112.0554 103.8184,-86.4238"/>
<polygon fill="#000000" stroke="#000000" points="107.2577,-87.0804 106.0019,-76.5603 100.4232,-85.5674 107.2577,-87.0804"/>
</g>
<!-- system_cpu1_mmu_itb_walker_port -->
<g id="node19" class="node">
<title>system_cpu1_mmu_itb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M608,-171.5C608,-171.5 638,-171.5 638,-171.5 644,-171.5 650,-177.5 650,-183.5 650,-183.5 650,-195.5 650,-195.5 650,-201.5 644,-207.5 638,-207.5 638,-207.5 608,-207.5 608,-207.5 602,-207.5 596,-201.5 596,-195.5 596,-195.5 596,-183.5 596,-183.5 596,-177.5 602,-171.5 608,-171.5"/>
<text text-anchor="middle" x="623" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu1_itb_walker_cache_cpu_side -->
<g id="node25" class="node">
<title>system_cpu1_itb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M574,-40.5C574,-40.5 626,-40.5 626,-40.5 632,-40.5 638,-46.5 638,-52.5 638,-52.5 638,-64.5 638,-64.5 638,-70.5 632,-76.5 626,-76.5 626,-76.5 574,-76.5 574,-76.5 568,-76.5 562,-70.5 562,-64.5 562,-64.5 562,-52.5 562,-52.5 562,-46.5 568,-40.5 574,-40.5"/>
<text text-anchor="middle" x="600" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu1_mmu_itb_walker_port&#45;&gt;system_cpu1_itb_walker_cache_cpu_side -->
<g id="edge8" class="edge">
<title>system_cpu1_mmu_itb_walker_port&#45;&gt;system_cpu1_itb_walker_cache_cpu_side</title>
<path fill="none" stroke="#000000" d="M619.8019,-171.285C615.9398,-149.2878 609.4029,-112.0554 604.9027,-86.4238"/>
<polygon fill="#000000" stroke="#000000" points="608.3475,-85.8044 603.1709,-76.5603 601.453,-87.0149 608.3475,-85.8044"/>
</g>
<!-- system_cpu1_mmu_dtb_walker_port -->
<g id="node20" class="node">
<title>system_cpu1_mmu_dtb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M793,-171.5C793,-171.5 823,-171.5 823,-171.5 829,-171.5 835,-177.5 835,-183.5 835,-183.5 835,-195.5 835,-195.5 835,-201.5 829,-207.5 823,-207.5 823,-207.5 793,-207.5 793,-207.5 787,-207.5 781,-201.5 781,-195.5 781,-195.5 781,-183.5 781,-183.5 781,-177.5 787,-171.5 793,-171.5"/>
<text text-anchor="middle" x="808" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu1_dtb_walker_cache_cpu_side -->
<g id="node27" class="node">
<title>system_cpu1_dtb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M776,-40.5C776,-40.5 828,-40.5 828,-40.5 834,-40.5 840,-46.5 840,-52.5 840,-52.5 840,-64.5 840,-64.5 840,-70.5 834,-76.5 828,-76.5 828,-76.5 776,-76.5 776,-76.5 770,-76.5 764,-70.5 764,-64.5 764,-64.5 764,-52.5 764,-52.5 764,-46.5 770,-40.5 776,-40.5"/>
<text text-anchor="middle" x="802" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu1_mmu_dtb_walker_port&#45;&gt;system_cpu1_dtb_walker_cache_cpu_side -->
<g id="edge9" class="edge">
<title>system_cpu1_mmu_dtb_walker_port&#45;&gt;system_cpu1_dtb_walker_cache_cpu_side</title>
<path fill="none" stroke="#000000" d="M807.1657,-171.285C806.1627,-149.3856 804.4681,-112.3861 803.2946,-86.7663"/>
<polygon fill="#000000" stroke="#000000" points="806.7812,-86.3896 802.8272,-76.5603 799.7885,-86.71 806.7812,-86.3896"/>
</g>
<!-- system_cpu1_icache_mem_side -->
<g id="node22" class="node">
<title>system_cpu1_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M409,-40.5C409,-40.5 469,-40.5 469,-40.5 475,-40.5 481,-46.5 481,-52.5 481,-52.5 481,-64.5 481,-64.5 481,-70.5 475,-76.5 469,-76.5 469,-76.5 409,-76.5 409,-76.5 403,-76.5 397,-70.5 397,-64.5 397,-64.5 397,-52.5 397,-52.5 397,-46.5 403,-40.5 409,-40.5"/>
<text text-anchor="middle" x="439" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu1_dcache_mem_side -->
<g id="node24" class="node">
<title>system_cpu1_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M178,-40.5C178,-40.5 238,-40.5 238,-40.5 244,-40.5 250,-46.5 250,-52.5 250,-52.5 250,-64.5 250,-64.5 250,-70.5 244,-76.5 238,-76.5 238,-76.5 178,-76.5 178,-76.5 172,-76.5 166,-70.5 166,-64.5 166,-64.5 166,-52.5 166,-52.5 166,-46.5 172,-40.5 178,-40.5"/>
<text text-anchor="middle" x="208" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu1_itb_walker_cache_mem_side -->
<g id="node26" class="node">
<title>system_cpu1_itb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M668,-40.5C668,-40.5 728,-40.5 728,-40.5 734,-40.5 740,-46.5 740,-52.5 740,-52.5 740,-64.5 740,-64.5 740,-70.5 734,-76.5 728,-76.5 728,-76.5 668,-76.5 668,-76.5 662,-76.5 656,-70.5 656,-64.5 656,-64.5 656,-52.5 656,-52.5 656,-46.5 662,-40.5 668,-40.5"/>
<text text-anchor="middle" x="698" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu1_dtb_walker_cache_mem_side -->
<g id="node28" class="node">
<title>system_cpu1_dtb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M870,-40.5C870,-40.5 930,-40.5 930,-40.5 936,-40.5 942,-46.5 942,-52.5 942,-52.5 942,-64.5 942,-64.5 942,-70.5 936,-76.5 930,-76.5 930,-76.5 870,-76.5 870,-76.5 864,-76.5 858,-70.5 858,-64.5 858,-64.5 858,-52.5 858,-52.5 858,-46.5 864,-40.5 870,-40.5"/>
<text text-anchor="middle" x="900" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu1_interrupts_int_requestor -->
<g id="node29" class="node">
<title>system_cpu1_interrupts_int_requestor</title>
<path fill="#94918b" stroke="#000000" d="M466.5,-171.5C466.5,-171.5 543.5,-171.5 543.5,-171.5 549.5,-171.5 555.5,-177.5 555.5,-183.5 555.5,-183.5 555.5,-195.5 555.5,-195.5 555.5,-201.5 549.5,-207.5 543.5,-207.5 543.5,-207.5 466.5,-207.5 466.5,-207.5 460.5,-207.5 454.5,-201.5 454.5,-195.5 454.5,-195.5 454.5,-183.5 454.5,-183.5 454.5,-177.5 460.5,-171.5 466.5,-171.5"/>
<text text-anchor="middle" x="505" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_requestor</text>
</g>
<!-- system_cpu1_interrupts_int_responder -->
<g id="node30" class="node">
<title>system_cpu1_interrupts_int_responder</title>
<path fill="#94918b" stroke="#000000" d="M342,-171.5C342,-171.5 424,-171.5 424,-171.5 430,-171.5 436,-177.5 436,-183.5 436,-183.5 436,-195.5 436,-195.5 436,-201.5 430,-207.5 424,-207.5 424,-207.5 342,-207.5 342,-207.5 336,-207.5 330,-201.5 330,-195.5 330,-195.5 330,-183.5 330,-183.5 330,-177.5 336,-171.5 342,-171.5"/>
<text text-anchor="middle" x="383" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_responder</text>
</g>
<!-- system_cpu1_interrupts_pio -->
<g id="node31" class="node">
<title>system_cpu1_interrupts_pio</title>
<path fill="#94918b" stroke="#000000" d="M270,-171.5C270,-171.5 300,-171.5 300,-171.5 306,-171.5 312,-177.5 312,-183.5 312,-183.5 312,-195.5 312,-195.5 312,-201.5 306,-207.5 300,-207.5 300,-207.5 270,-207.5 270,-207.5 264,-207.5 258,-201.5 258,-195.5 258,-195.5 258,-183.5 258,-183.5 258,-177.5 264,-171.5 270,-171.5"/>
<text text-anchor="middle" x="285" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu0_interrupts_int_requestor -->
<g id="edge11" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu0_interrupts_int_requestor</title>
<path fill="none" stroke="#000000" d="M1382.2057,-424.2099C1482.4804,-420.2353 1660.3238,-410.6387 1683,-392 1739.6526,-345.4344 1744.4066,-248.0313 1743.7756,-207.6458"/>
<polygon fill="#000000" stroke="#000000" points="1382.0151,-420.7146 1372.1583,-424.5997 1382.2865,-427.7093 1382.0151,-420.7146"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu1_interrupts_int_requestor -->
<g id="edge12" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu1_interrupts_int_requestor</title>
<path fill="none" stroke="#000000" d="M1265.7862,-405.049C1259.5658,-402.9921 1253.2018,-401.2208 1247,-400 1228.9288,-396.4429 599.1441,-402.4823 584,-392 521.6317,-348.8307 508.5,-248.6155 505.7362,-207.5468"/>
<polygon fill="#000000" stroke="#000000" points="1264.8044,-408.4148 1275.3991,-408.4785 1267.1566,-401.8218 1264.8044,-408.4148"/>
</g>
<!-- system_l2_mem_side -->
<g id="node35" class="node">
<title>system_l2_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M1020,-40.5C1020,-40.5 1080,-40.5 1080,-40.5 1086,-40.5 1092,-46.5 1092,-52.5 1092,-52.5 1092,-64.5 1092,-64.5 1092,-70.5 1086,-76.5 1080,-76.5 1080,-76.5 1020,-76.5 1020,-76.5 1014,-76.5 1008,-70.5 1008,-64.5 1008,-64.5 1008,-52.5 1008,-52.5 1008,-46.5 1014,-40.5 1020,-40.5"/>
<text text-anchor="middle" x="1050" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_l2_mem_side -->
<g id="edge10" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_l2_mem_side</title>
<path fill="none" stroke="#000000" d="M1265.5231,-405.0715C1259.3834,-403.031 1253.1107,-401.2576 1247,-400 1232.1383,-396.9414 984.5708,-402.8851 974,-392 936.07,-352.9422 955.087,-198.0538 974,-147 984.553,-118.5131 1008.8318,-93.0252 1027.1283,-76.8021"/>
<polygon fill="#000000" stroke="#000000" points="1264.4247,-408.3957 1275.0194,-408.4622 1266.7786,-401.8033 1264.4247,-408.3957"/>
</g>
<!-- system_membus_mem_side_ports -->
<g id="node33" class="node">
<title>system_membus_mem_side_ports</title>
<path fill="#586070" stroke="#000000" d="M1124.5,-408.5C1124.5,-408.5 1225.5,-408.5 1225.5,-408.5 1231.5,-408.5 1237.5,-414.5 1237.5,-420.5 1237.5,-420.5 1237.5,-432.5 1237.5,-432.5 1237.5,-438.5 1231.5,-444.5 1225.5,-444.5 1225.5,-444.5 1124.5,-444.5 1124.5,-444.5 1118.5,-444.5 1112.5,-438.5 1112.5,-432.5 1112.5,-432.5 1112.5,-420.5 1112.5,-420.5 1112.5,-414.5 1118.5,-408.5 1124.5,-408.5"/>
<text text-anchor="middle" x="1175" y="-422.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side_ports</text>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu0_interrupts_int_responder -->
<g id="edge14" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu0_interrupts_int_responder</title>
<path fill="none" stroke="#000000" d="M1216.9844,-408.443C1226.6727,-405.0122 1237.0575,-401.9034 1247,-400 1264.0298,-396.7398 1545.1931,-402.4887 1559,-392 1613.3442,-350.7164 1621.4767,-262.8392 1621.8408,-217.6402"/>
<polygon fill="#000000" stroke="#000000" points="1625.3408,-217.6235 1621.7983,-207.6385 1618.3409,-217.6532 1625.3408,-217.6235"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu0_interrupts_pio -->
<g id="edge13" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu0_interrupts_pio</title>
<path fill="none" stroke="#000000" d="M1216.9944,-408.4946C1226.6822,-405.0612 1237.0643,-401.9382 1247,-400 1260.3664,-397.3926 1481.8136,-401.0386 1492,-392 1541.1531,-348.3855 1535.5028,-262.2435 1528.5525,-217.6809"/>
<polygon fill="#000000" stroke="#000000" points="1531.958,-216.8281 1526.8367,-207.5532 1525.0563,-217.9973 1531.958,-216.8281"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu1_interrupts_int_responder -->
<g id="edge16" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu1_interrupts_int_responder</title>
<path fill="none" stroke="#000000" d="M1112.3375,-425.4749C940.3854,-422.4057 472.1544,-412.2246 446,-392 392.0506,-350.2821 383.1892,-262.9215 382.4129,-217.8073"/>
<polygon fill="#000000" stroke="#000000" points="385.9118,-217.5424 382.365,-207.5589 378.9119,-217.5752 385.9118,-217.5424"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu1_interrupts_pio -->
<g id="edge15" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu1_interrupts_pio</title>
<path fill="none" stroke="#000000" d="M1112.3174,-426.0979C920.1921,-424.5877 350.7115,-417.934 321,-392 271.2959,-348.6153 274.586,-262.3714 280.2655,-217.7343"/>
<polygon fill="#000000" stroke="#000000" points="283.7655,-217.9786 281.6907,-207.5889 276.8335,-217.0047 283.7655,-217.9786"/>
</g>
<!-- system_mem_ctrls_port -->
<g id="node38" class="node">
<title>system_mem_ctrls_port</title>
<path fill="#94918b" stroke="#000000" d="M2224,-171.5C2224,-171.5 2254,-171.5 2254,-171.5 2260,-171.5 2266,-177.5 2266,-183.5 2266,-183.5 2266,-195.5 2266,-195.5 2266,-201.5 2260,-207.5 2254,-207.5 2254,-207.5 2224,-207.5 2224,-207.5 2218,-207.5 2212,-201.5 2212,-195.5 2212,-195.5 2212,-183.5 2212,-183.5 2212,-177.5 2218,-171.5 2224,-171.5"/>
<text text-anchor="middle" x="2239" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_mem_ctrls_port -->
<g id="edge17" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_mem_ctrls_port</title>
<path fill="none" stroke="#000000" d="M1216.5788,-408.4527C1226.3769,-404.9742 1236.9107,-401.8426 1247,-400 1259.6933,-397.6818 2165.6418,-399.6943 2176,-392 2230.8618,-351.2472 2239.287,-263.131 2239.7729,-217.7606"/>
<polygon fill="#000000" stroke="#000000" points="2243.273,-217.7135 2239.7566,-207.7193 2236.273,-217.725 2243.273,-217.7135"/>
</g>
<!-- system_l2_cpu_side -->
<g id="node34" class="node">
<title>system_l2_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M1122,-40.5C1122,-40.5 1174,-40.5 1174,-40.5 1180,-40.5 1186,-46.5 1186,-52.5 1186,-52.5 1186,-64.5 1186,-64.5 1186,-70.5 1180,-76.5 1174,-76.5 1174,-76.5 1122,-76.5 1122,-76.5 1116,-76.5 1110,-70.5 1110,-64.5 1110,-64.5 1110,-52.5 1110,-52.5 1110,-46.5 1116,-40.5 1122,-40.5"/>
<text text-anchor="middle" x="1148" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_tol2bus_cpu_side_ports -->
<g id="node36" class="node">
<title>system_tol2bus_cpu_side_ports</title>
<path fill="#586070" stroke="#000000" d="M998,-171.5C998,-171.5 1090,-171.5 1090,-171.5 1096,-171.5 1102,-177.5 1102,-183.5 1102,-183.5 1102,-195.5 1102,-195.5 1102,-201.5 1096,-207.5 1090,-207.5 1090,-207.5 998,-207.5 998,-207.5 992,-207.5 986,-201.5 986,-195.5 986,-195.5 986,-183.5 986,-183.5 986,-177.5 992,-171.5 998,-171.5"/>
<text text-anchor="middle" x="1044" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side_ports</text>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu0_icache_mem_side -->
<g id="edge18" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu0_icache_mem_side</title>
<path fill="none" stroke="#000000" d="M1074.9537,-165.6812C1086.0535,-158.39 1099.0401,-151.1937 1112,-147 1187.4393,-122.5885 1397.3265,-158.9481 1468,-123 1487.9161,-112.8696 1503.3147,-91.8093 1512.4817,-76.5022"/>
<polygon fill="#000000" stroke="#000000" points="1072.7538,-162.9462 1066.493,-171.4933 1076.7174,-168.7159 1072.7538,-162.9462"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu0_dcache_mem_side -->
<g id="edge19" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu0_dcache_mem_side</title>
<path fill="none" stroke="#000000" d="M1077.744,-165.7537C1088.3589,-159.0214 1100.3568,-152.135 1112,-147 1148.3083,-130.9868 1161.1369,-137.6911 1198,-123 1230.7165,-109.9614 1266.0869,-90.6294 1290.2758,-76.5308"/>
<polygon fill="#000000" stroke="#000000" points="1075.6557,-162.937 1069.1909,-171.3308 1079.4792,-168.8006 1075.6557,-162.937"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu0_itb_walker_cache_mem_side -->
<g id="edge20" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu0_itb_walker_cache_mem_side</title>
<path fill="none" stroke="#000000" d="M1074.8964,-165.5003C1085.9917,-158.1949 1098.9901,-151.0357 1112,-147 1230.5422,-110.2277 1556.284,-172.7305 1670,-123 1692.2857,-113.254 1711.1505,-92.1186 1722.7233,-76.6888"/>
<polygon fill="#000000" stroke="#000000" points="1072.6854,-162.7735 1066.4424,-171.3337 1076.661,-168.5351 1072.6854,-162.7735"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu0_dtb_walker_cache_mem_side -->
<g id="edge21" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu0_dtb_walker_cache_mem_side</title>
<path fill="none" stroke="#000000" d="M1074.6013,-165.5888C1085.7526,-158.2148 1098.8613,-150.9904 1112,-147 1194.0093,-122.0928 1805.1125,-158.769 1883,-123 1904.1007,-113.3097 1921.0539,-92.1634 1931.2801,-76.7159"/>
<polygon fill="#000000" stroke="#000000" points="1072.3363,-162.9002 1066.1145,-171.4758 1076.3261,-168.6519 1072.3363,-162.9002"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu1_icache_mem_side -->
<g id="edge22" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu1_icache_mem_side</title>
<path fill="none" stroke="#000000" d="M997.9317,-167.3013C979.6854,-159.5072 958.2595,-151.5634 938,-147 769.4488,-109.0346 715.3565,-173.081 550,-123 517.3633,-113.1154 484.0892,-92.0071 462.5972,-76.6215"/>
<polygon fill="#000000" stroke="#000000" points="996.5965,-170.5374 1007.1606,-171.3447 999.4057,-164.1258 996.5965,-170.5374"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu1_dcache_mem_side -->
<g id="edge23" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu1_dcache_mem_side</title>
<path fill="none" stroke="#000000" d="M998.4334,-167.2298C980.0988,-159.3398 958.4795,-151.3479 938,-147 797.2602,-117.1203 426.2104,-172.1798 291,-123 264.7605,-113.456 240.2384,-92.2811 224.7534,-76.7869"/>
<polygon fill="#000000" stroke="#000000" points="997.1371,-170.4834 1007.6983,-171.3266 999.968,-164.0814 997.1371,-170.4834"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu1_itb_walker_cache_mem_side -->
<g id="edge24" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu1_itb_walker_cache_mem_side</title>
<path fill="none" stroke="#000000" d="M995.9235,-167.2328C978.0675,-159.7659 957.4264,-152.0603 938,-147 857.3396,-125.9893 825.1063,-163.0378 752,-123 732.5302,-112.3371 717.1437,-91.5976 707.8554,-76.5066"/>
<polygon fill="#000000" stroke="#000000" points="994.9606,-170.6275 1005.5316,-171.3383 997.7111,-164.1905 994.9606,-170.6275"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu1_dtb_walker_cache_mem_side -->
<g id="edge25" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu1_dtb_walker_cache_mem_side</title>
<path fill="none" stroke="#000000" d="M1016.4318,-164.4206C988.1718,-138.7119 944.9179,-99.3628 919.8525,-76.5603"/>
<polygon fill="#000000" stroke="#000000" points="1014.2251,-167.1447 1023.9774,-171.285 1018.9356,-161.9667 1014.2251,-167.1447"/>
</g>
<!-- system_tol2bus_mem_side_ports -->
<g id="node37" class="node">
<title>system_tol2bus_mem_side_ports</title>
<path fill="#586070" stroke="#000000" d="M1132.5,-171.5C1132.5,-171.5 1233.5,-171.5 1233.5,-171.5 1239.5,-171.5 1245.5,-177.5 1245.5,-183.5 1245.5,-183.5 1245.5,-195.5 1245.5,-195.5 1245.5,-201.5 1239.5,-207.5 1233.5,-207.5 1233.5,-207.5 1132.5,-207.5 1132.5,-207.5 1126.5,-207.5 1120.5,-201.5 1120.5,-195.5 1120.5,-195.5 1120.5,-183.5 1120.5,-183.5 1120.5,-177.5 1126.5,-171.5 1132.5,-171.5"/>
<text text-anchor="middle" x="1183" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side_ports</text>
</g>
<!-- system_tol2bus_mem_side_ports&#45;&gt;system_l2_cpu_side -->
<g id="edge26" class="edge">
<title>system_tol2bus_mem_side_ports&#45;&gt;system_l2_cpu_side</title>
<path fill="none" stroke="#000000" d="M1178.1334,-171.285C1172.2563,-149.2878 1162.3087,-112.0554 1155.4606,-86.4238"/>
<polygon fill="#000000" stroke="#000000" points="1158.788,-85.318 1152.8253,-76.5603 1152.0252,-87.1249 1158.788,-85.318"/>
</g>
</g>
</svg>
