Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Wed Aug 25 17:35:46 2021
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit AlmaLinux release 8.3 (Purple Manul)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/rgb_tr/UniformILPNew/rgb_tr_UniformILPNew_2_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.515ns  (required time - arrival time)
  Source:                 Delay1No8_instance/Y_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Subtract_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[43]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.348ns  (logic 0.938ns (28.017%)  route 2.410ns (71.983%))
  Logic Levels:           9  (CARRY8=3 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.801ns = ( 6.801 - 4.000 ) 
    Source Clock Delay      (SCD):    3.347ns
    Clock Pessimism Removal (CPR):    0.419ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.306ns (routing 1.040ns, distribution 1.266ns)
  Clock Net Delay (Destination): 2.054ns (routing 0.941ns, distribution 1.113ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BC9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BC9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.665     0.665 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.665    clk_IBUF_inst/OUT
    BC9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.665 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.348     1.013    clk_IBUF
    BUFGCE_X0Y158        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.041 r  clk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=4559, routed)        2.306     3.347    Delay1No8_instance/clk_IBUF_BUFG
    SLICE_X126Y389       FDCE                                         r  Delay1No8_instance/Y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y389       FDCE (Prop_GFF_SLICEM_C_Q)
                                                      0.078     3.425 r  Delay1No8_instance/Y_reg[0]/Q
                         net (fo=5, routed)           0.965     4.390    Delay1No8_instance/Q[0]
    SLICE_X129Y446       LUT4 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.125     4.515 r  Delay1No8_instance/geqOp_carry_i_16__0/O
                         net (fo=1, routed)           0.013     4.528    Subtract_1_impl_instance/FPAddSubOp_instance/S[0]
    SLICE_X129Y446       CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.192     4.720 r  Subtract_1_impl_instance/FPAddSubOp_instance/geqOp_carry/CO[7]
                         net (fo=1, routed)           0.026     4.746    Subtract_1_impl_instance/FPAddSubOp_instance/geqOp_carry_n_0
    SLICE_X129Y447       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     4.761 r  Subtract_1_impl_instance/FPAddSubOp_instance/geqOp_carry__0/CO[7]
                         net (fo=1, routed)           0.026     4.787    Subtract_1_impl_instance/FPAddSubOp_instance/geqOp_carry__0_n_0
    SLICE_X129Y448       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[0])
                                                      0.052     4.839 r  Subtract_1_impl_instance/FPAddSubOp_instance/geqOp_carry__1/CO[0]
                         net (fo=73, routed)          0.300     5.139    Delay1No8_instance/CO[0]
    SLICE_X127Y447       LUT5 (Prop_C5LUT_SLICEL_I4_O)
                                                      0.068     5.207 f  Delay1No8_instance/shiftedFracY_d1[32]_i_16__0/O
                         net (fo=2, routed)           0.137     5.344    Delay1No8_instance/Subtract_1_impl_instance/FPAddSubOp_instance/expDiff__26[3]
    SLICE_X127Y447       LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.150     5.494 f  Delay1No8_instance/shiftedFracY_d1[32]_i_9__0/O
                         net (fo=3, routed)           0.105     5.599    Delay1No8_instance/shiftedFracY_d1[32]_i_9__0_n_0
    SLICE_X128Y447       LUT5 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.091     5.690 r  Delay1No8_instance/shiftedFracY_d1[49]_i_7__0/O
                         net (fo=32, routed)          0.230     5.920    Delay1No9_instance/Y_reg[23]_0
    SLICE_X130Y447       LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.051     5.971 r  Delay1No9_instance/shiftedFracY_d1[27]_i_2__0/O
                         net (fo=5, routed)           0.318     6.289    Delay1No9_instance/Subtract_1_impl_instance/level2[20]
    SLICE_X131Y443       LUT4 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.116     6.405 r  Delay1No9_instance/shiftedFracY_d1[43]_i_1__0/O
                         net (fo=1, routed)           0.290     6.695    Subtract_1_impl_instance/FPAddSubOp_instance/Y_reg[26]_1
    SLICE_X131Y443       FDRE                                         r  Subtract_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[43]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    BC9                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    BC9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.414     4.414 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.414    clk_IBUF_inst/OUT
    BC9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.414 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.309     4.723    clk_IBUF
    BUFGCE_X0Y158        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.747 r  clk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=4559, routed)        2.054     6.801    Subtract_1_impl_instance/FPAddSubOp_instance/clk_IBUF_BUFG
    SLICE_X131Y443       FDRE                                         r  Subtract_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[43]/C
                         clock pessimism              0.419     7.220    
                         clock uncertainty           -0.035     7.185    
    SLICE_X131Y443       FDRE (Setup_EFF2_SLICEL_C_D)
                                                      0.025     7.210    Subtract_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[43]
  -------------------------------------------------------------------
                         required time                          7.210    
                         arrival time                          -6.695    
  -------------------------------------------------------------------
                         slack                                  0.515    




