// Seed: 1655588943
module module_0 #(
    parameter id_1 = 32'd42
);
  wire _id_1;
  ;
  genvar id_2;
  time [-1 'h0 : id_1] id_3;
endmodule
module module_1 (
    input tri id_0,
    output wand id_1,
    input tri1 id_2,
    input supply1 id_3,
    input wor id_4,
    input wor id_5,
    input wire id_6,
    input wire id_7,
    input supply1 id_8,
    input tri1 id_9,
    input tri0 id_10,
    output supply0 id_11,
    output tri id_12,
    input supply1 id_13,
    input wire id_14,
    input wire id_15
);
  logic id_17 = id_7, id_18, id_19, id_20;
  always @(posedge {-1, -1}) id_18 <= #1 1;
  wire id_21;
  parameter id_22 = 1;
  wire id_23;
  parameter id_24 = -1;
  supply0 id_25 = -1'd0;
  module_0 modCall_1 ();
endmodule
