0.4
2016.2
C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab04/Lab04.sim/sim_1/behav/glbl.v,1464879896,verilog,,,,,,,,,,,
C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab04/Lab04.srcs/sim_1/new/receiver_bench.sv,1505848349,verilog,,,,,,,,,,,
C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab04/Lab04.srcs/sources_1/imports/Downloads/Lab 1 Reference Code + Requirements Checklist-20170919/clkenb.sv,1505840103,verilog,,,,,,,,,,,
C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab04/Lab04.srcs/sources_1/new/receiver_fsm.sv,1505847643,verilog,,,,,,,,,,,
C:/Users/ahmadw/Desktop/ECE491/DigitalDesign/Lab04/Lab04.srcs/sources_1/new/receiver_top.sv,1505840103,verilog,,,,,,,,,,,
