.TH "tlm_utils::simple_target_socket_tagged_b< MODULE, BUSWIDTH, TYPES, POL >::bw_process" 3 "VHDL simulator" \" -*- nroff -*-
.ad l
.nh
.SH NAME
tlm_utils::simple_target_socket_tagged_b< MODULE, BUSWIDTH, TYPES, POL >::bw_process
.SH SYNOPSIS
.br
.PP
.PP
Inherits \fBtlm::tlm_bw_transport_if< TYPES >\fP\&.
.SS "Public Member Functions"

.in +1c
.ti -1c
.RI "\fBbw_process\fP (\fBsimple_target_socket_tagged_b\fP *\fBp_own\fP)"
.br
.ti -1c
.RI "\fBsync_enum_type\fP \fBnb_transport_bw\fP (\fBtransaction_type\fP &\fBtrans\fP, \fBphase_type\fP &\fBphase\fP, \fBsc_core::sc_time\fP &t)"
.br
.ti -1c
.RI "\fBvoid\fP \fBinvalidate_direct_mem_ptr\fP (\fBsc_dt::uint64\fP s, \fBsc_dt::uint64\fP \fBe\fP)"
.br
.in -1c

Public Member Functions inherited from \fBsc_core::sc_interface\fP
.in +1c
.ti -1c
.RI "\fBvirtual\fP \fBvoid\fP \fBregister_port\fP (\fBsc_port_base\fP &\fBport_\fP, \fBconst\fP \fBchar\fP *\fBif_typename_\fP)"
.br
.ti -1c
.RI "\fBvirtual\fP \fBconst\fP \fBsc_event\fP & \fBdefault_event\fP () \fBconst\fP"
.br
.ti -1c
.RI "\fBvirtual\fP \fB~sc_interface\fP ()"
.br
.in -1c
.SS "Private Attributes"

.in +1c
.ti -1c
.RI "\fBsimple_target_socket_tagged_b\fP * \fBm_owner\fP"
.br
.in -1c
.SS "Additional Inherited Members"


Protected Member Functions inherited from \fBsc_core::sc_interface\fP
.in +1c
.ti -1c
.RI "\fBsc_interface\fP ()"
.br
.in -1c
.SH "Constructor & Destructor Documentation"
.PP 
.SS "template<\fBtypename\fP \fBMODULE\fP , \fBunsigned\fP int BUSWIDTH, \fBtypename\fP \fBTYPES\fP , \fBsc_core::sc_port_policy\fP POL = sc_core::SC_ONE_OR_MORE_BOUND> \fBtlm_utils::simple_target_socket_tagged_b\fP< \fBMODULE\fP, \fBBUSWIDTH\fP, \fBTYPES\fP, \fBPOL\fP >::bw_process::bw_process (\fBsimple_target_socket_tagged_b\fP * p_own)\fR [inline]\fP"

.SH "Member Function Documentation"
.PP 
.SS "template<\fBtypename\fP \fBMODULE\fP , \fBunsigned\fP int BUSWIDTH, \fBtypename\fP \fBTYPES\fP , \fBsc_core::sc_port_policy\fP POL = sc_core::SC_ONE_OR_MORE_BOUND> \fBvoid\fP \fBtlm_utils::simple_target_socket_tagged_b\fP< \fBMODULE\fP, \fBBUSWIDTH\fP, \fBTYPES\fP, \fBPOL\fP >::bw_process::invalidate_direct_mem_ptr (\fBsc_dt::uint64\fP s, \fBsc_dt::uint64\fP e)\fR [inline]\fP, \fR [virtual]\fP"

.PP
Implements \fBtlm::tlm_bw_direct_mem_if\fP\&.
.SS "template<\fBtypename\fP \fBMODULE\fP , \fBunsigned\fP int BUSWIDTH, \fBtypename\fP \fBTYPES\fP , \fBsc_core::sc_port_policy\fP POL = sc_core::SC_ONE_OR_MORE_BOUND> \fBsync_enum_type\fP \fBtlm_utils::simple_target_socket_tagged_b\fP< \fBMODULE\fP, \fBBUSWIDTH\fP, \fBTYPES\fP, \fBPOL\fP >::bw_process::nb_transport_bw (\fBtransaction_type\fP & trans, \fBphase_type\fP & phase, \fBsc_core::sc_time\fP & t)\fR [inline]\fP, \fR [virtual]\fP"

.PP
Implements \fBtlm::tlm_bw_nonblocking_transport_if< TYPES::tlm_payload_type, TYPES::tlm_phase_type >\fP\&.
.SH "Member Data Documentation"
.PP 
.SS "template<\fBtypename\fP \fBMODULE\fP , \fBunsigned\fP int BUSWIDTH, \fBtypename\fP \fBTYPES\fP , \fBsc_core::sc_port_policy\fP POL = sc_core::SC_ONE_OR_MORE_BOUND> \fBsimple_target_socket_tagged_b\fP* \fBtlm_utils::simple_target_socket_tagged_b\fP< \fBMODULE\fP, \fBBUSWIDTH\fP, \fBTYPES\fP, \fBPOL\fP >::bw_process::m_owner\fR [private]\fP"


.SH "Author"
.PP 
Generated automatically by Doxygen for VHDL simulator from the source code\&.
