Verilog Chess counter for FPGA. Developed for ALTERA Cyclone II FPGA Development board.
See source tab for files.