
Line Follower V4.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007338  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000160  080073f8  080073f8  000173f8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007558  08007558  00020074  2**0
                  CONTENTS
  4 .ARM          00000000  08007558  08007558  00020074  2**0
                  CONTENTS
  5 .preinit_array 00000000  08007558  08007558  00020074  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007558  08007558  00017558  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800755c  0800755c  0001755c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000074  20000000  08007560  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002bc  20000074  080075d4  00020074  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000330  080075d4  00020330  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00020074  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000fcb2  00000000  00000000  0002009c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000020b7  00000000  00000000  0002fd4e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000cd8  00000000  00000000  00031e08  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000c10  00000000  00000000  00032ae0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00012bed  00000000  00000000  000336f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000f575  00000000  00000000  000462dd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0007224a  00000000  00000000  00055852  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000c7a9c  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003400  00000000  00000000  000c7af0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000074 	.word	0x20000074
 80000e0:	00000000 	.word	0x00000000
 80000e4:	080073e0 	.word	0x080073e0

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000078 	.word	0x20000078
 8000104:	080073e0 	.word	0x080073e0

08000108 <strlen>:
 8000108:	2300      	movs	r3, #0
 800010a:	5cc2      	ldrb	r2, [r0, r3]
 800010c:	3301      	adds	r3, #1
 800010e:	2a00      	cmp	r2, #0
 8000110:	d1fb      	bne.n	800010a <strlen+0x2>
 8000112:	1e58      	subs	r0, r3, #1
 8000114:	4770      	bx	lr
	...

08000118 <__gnu_thumb1_case_shi>:
 8000118:	b403      	push	{r0, r1}
 800011a:	4671      	mov	r1, lr
 800011c:	0849      	lsrs	r1, r1, #1
 800011e:	0040      	lsls	r0, r0, #1
 8000120:	0049      	lsls	r1, r1, #1
 8000122:	5e09      	ldrsh	r1, [r1, r0]
 8000124:	0049      	lsls	r1, r1, #1
 8000126:	448e      	add	lr, r1
 8000128:	bc03      	pop	{r0, r1}
 800012a:	4770      	bx	lr

0800012c <__udivsi3>:
 800012c:	2200      	movs	r2, #0
 800012e:	0843      	lsrs	r3, r0, #1
 8000130:	428b      	cmp	r3, r1
 8000132:	d374      	bcc.n	800021e <__udivsi3+0xf2>
 8000134:	0903      	lsrs	r3, r0, #4
 8000136:	428b      	cmp	r3, r1
 8000138:	d35f      	bcc.n	80001fa <__udivsi3+0xce>
 800013a:	0a03      	lsrs	r3, r0, #8
 800013c:	428b      	cmp	r3, r1
 800013e:	d344      	bcc.n	80001ca <__udivsi3+0x9e>
 8000140:	0b03      	lsrs	r3, r0, #12
 8000142:	428b      	cmp	r3, r1
 8000144:	d328      	bcc.n	8000198 <__udivsi3+0x6c>
 8000146:	0c03      	lsrs	r3, r0, #16
 8000148:	428b      	cmp	r3, r1
 800014a:	d30d      	bcc.n	8000168 <__udivsi3+0x3c>
 800014c:	22ff      	movs	r2, #255	; 0xff
 800014e:	0209      	lsls	r1, r1, #8
 8000150:	ba12      	rev	r2, r2
 8000152:	0c03      	lsrs	r3, r0, #16
 8000154:	428b      	cmp	r3, r1
 8000156:	d302      	bcc.n	800015e <__udivsi3+0x32>
 8000158:	1212      	asrs	r2, r2, #8
 800015a:	0209      	lsls	r1, r1, #8
 800015c:	d065      	beq.n	800022a <__udivsi3+0xfe>
 800015e:	0b03      	lsrs	r3, r0, #12
 8000160:	428b      	cmp	r3, r1
 8000162:	d319      	bcc.n	8000198 <__udivsi3+0x6c>
 8000164:	e000      	b.n	8000168 <__udivsi3+0x3c>
 8000166:	0a09      	lsrs	r1, r1, #8
 8000168:	0bc3      	lsrs	r3, r0, #15
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x46>
 800016e:	03cb      	lsls	r3, r1, #15
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0b83      	lsrs	r3, r0, #14
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x52>
 800017a:	038b      	lsls	r3, r1, #14
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0b43      	lsrs	r3, r0, #13
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x5e>
 8000186:	034b      	lsls	r3, r1, #13
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0b03      	lsrs	r3, r0, #12
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x6a>
 8000192:	030b      	lsls	r3, r1, #12
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0ac3      	lsrs	r3, r0, #11
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x76>
 800019e:	02cb      	lsls	r3, r1, #11
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	0a83      	lsrs	r3, r0, #10
 80001a6:	428b      	cmp	r3, r1
 80001a8:	d301      	bcc.n	80001ae <__udivsi3+0x82>
 80001aa:	028b      	lsls	r3, r1, #10
 80001ac:	1ac0      	subs	r0, r0, r3
 80001ae:	4152      	adcs	r2, r2
 80001b0:	0a43      	lsrs	r3, r0, #9
 80001b2:	428b      	cmp	r3, r1
 80001b4:	d301      	bcc.n	80001ba <__udivsi3+0x8e>
 80001b6:	024b      	lsls	r3, r1, #9
 80001b8:	1ac0      	subs	r0, r0, r3
 80001ba:	4152      	adcs	r2, r2
 80001bc:	0a03      	lsrs	r3, r0, #8
 80001be:	428b      	cmp	r3, r1
 80001c0:	d301      	bcc.n	80001c6 <__udivsi3+0x9a>
 80001c2:	020b      	lsls	r3, r1, #8
 80001c4:	1ac0      	subs	r0, r0, r3
 80001c6:	4152      	adcs	r2, r2
 80001c8:	d2cd      	bcs.n	8000166 <__udivsi3+0x3a>
 80001ca:	09c3      	lsrs	r3, r0, #7
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xa8>
 80001d0:	01cb      	lsls	r3, r1, #7
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	0983      	lsrs	r3, r0, #6
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xb4>
 80001dc:	018b      	lsls	r3, r1, #6
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0943      	lsrs	r3, r0, #5
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xc0>
 80001e8:	014b      	lsls	r3, r1, #5
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0903      	lsrs	r3, r0, #4
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xcc>
 80001f4:	010b      	lsls	r3, r1, #4
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	08c3      	lsrs	r3, r0, #3
 80001fc:	428b      	cmp	r3, r1
 80001fe:	d301      	bcc.n	8000204 <__udivsi3+0xd8>
 8000200:	00cb      	lsls	r3, r1, #3
 8000202:	1ac0      	subs	r0, r0, r3
 8000204:	4152      	adcs	r2, r2
 8000206:	0883      	lsrs	r3, r0, #2
 8000208:	428b      	cmp	r3, r1
 800020a:	d301      	bcc.n	8000210 <__udivsi3+0xe4>
 800020c:	008b      	lsls	r3, r1, #2
 800020e:	1ac0      	subs	r0, r0, r3
 8000210:	4152      	adcs	r2, r2
 8000212:	0843      	lsrs	r3, r0, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d301      	bcc.n	800021c <__udivsi3+0xf0>
 8000218:	004b      	lsls	r3, r1, #1
 800021a:	1ac0      	subs	r0, r0, r3
 800021c:	4152      	adcs	r2, r2
 800021e:	1a41      	subs	r1, r0, r1
 8000220:	d200      	bcs.n	8000224 <__udivsi3+0xf8>
 8000222:	4601      	mov	r1, r0
 8000224:	4152      	adcs	r2, r2
 8000226:	4610      	mov	r0, r2
 8000228:	4770      	bx	lr
 800022a:	e7ff      	b.n	800022c <__udivsi3+0x100>
 800022c:	b501      	push	{r0, lr}
 800022e:	2000      	movs	r0, #0
 8000230:	f000 f806 	bl	8000240 <__aeabi_idiv0>
 8000234:	bd02      	pop	{r1, pc}
 8000236:	46c0      	nop			; (mov r8, r8)

08000238 <__aeabi_uidivmod>:
 8000238:	2900      	cmp	r1, #0
 800023a:	d0f7      	beq.n	800022c <__udivsi3+0x100>
 800023c:	e776      	b.n	800012c <__udivsi3>
 800023e:	4770      	bx	lr

08000240 <__aeabi_idiv0>:
 8000240:	4770      	bx	lr
 8000242:	46c0      	nop			; (mov r8, r8)

08000244 <__aeabi_d2uiz>:
 8000244:	b570      	push	{r4, r5, r6, lr}
 8000246:	2200      	movs	r2, #0
 8000248:	4b0c      	ldr	r3, [pc, #48]	; (800027c <__aeabi_d2uiz+0x38>)
 800024a:	0004      	movs	r4, r0
 800024c:	000d      	movs	r5, r1
 800024e:	f001 fa57 	bl	8001700 <__aeabi_dcmpge>
 8000252:	2800      	cmp	r0, #0
 8000254:	d104      	bne.n	8000260 <__aeabi_d2uiz+0x1c>
 8000256:	0020      	movs	r0, r4
 8000258:	0029      	movs	r1, r5
 800025a:	f001 f979 	bl	8001550 <__aeabi_d2iz>
 800025e:	bd70      	pop	{r4, r5, r6, pc}
 8000260:	4b06      	ldr	r3, [pc, #24]	; (800027c <__aeabi_d2uiz+0x38>)
 8000262:	2200      	movs	r2, #0
 8000264:	0020      	movs	r0, r4
 8000266:	0029      	movs	r1, r5
 8000268:	f000 fde0 	bl	8000e2c <__aeabi_dsub>
 800026c:	f001 f970 	bl	8001550 <__aeabi_d2iz>
 8000270:	2380      	movs	r3, #128	; 0x80
 8000272:	061b      	lsls	r3, r3, #24
 8000274:	469c      	mov	ip, r3
 8000276:	4460      	add	r0, ip
 8000278:	e7f1      	b.n	800025e <__aeabi_d2uiz+0x1a>
 800027a:	46c0      	nop			; (mov r8, r8)
 800027c:	41e00000 	.word	0x41e00000

08000280 <__aeabi_i2f>:
 8000280:	b570      	push	{r4, r5, r6, lr}
 8000282:	2800      	cmp	r0, #0
 8000284:	d013      	beq.n	80002ae <__aeabi_i2f+0x2e>
 8000286:	17c3      	asrs	r3, r0, #31
 8000288:	18c5      	adds	r5, r0, r3
 800028a:	405d      	eors	r5, r3
 800028c:	0fc4      	lsrs	r4, r0, #31
 800028e:	0028      	movs	r0, r5
 8000290:	f001 fa40 	bl	8001714 <__clzsi2>
 8000294:	239e      	movs	r3, #158	; 0x9e
 8000296:	0001      	movs	r1, r0
 8000298:	1a1b      	subs	r3, r3, r0
 800029a:	2b96      	cmp	r3, #150	; 0x96
 800029c:	dc0f      	bgt.n	80002be <__aeabi_i2f+0x3e>
 800029e:	2808      	cmp	r0, #8
 80002a0:	dd01      	ble.n	80002a6 <__aeabi_i2f+0x26>
 80002a2:	3908      	subs	r1, #8
 80002a4:	408d      	lsls	r5, r1
 80002a6:	026d      	lsls	r5, r5, #9
 80002a8:	0a6d      	lsrs	r5, r5, #9
 80002aa:	b2d8      	uxtb	r0, r3
 80002ac:	e002      	b.n	80002b4 <__aeabi_i2f+0x34>
 80002ae:	2400      	movs	r4, #0
 80002b0:	2000      	movs	r0, #0
 80002b2:	2500      	movs	r5, #0
 80002b4:	05c0      	lsls	r0, r0, #23
 80002b6:	4328      	orrs	r0, r5
 80002b8:	07e4      	lsls	r4, r4, #31
 80002ba:	4320      	orrs	r0, r4
 80002bc:	bd70      	pop	{r4, r5, r6, pc}
 80002be:	2b99      	cmp	r3, #153	; 0x99
 80002c0:	dd0b      	ble.n	80002da <__aeabi_i2f+0x5a>
 80002c2:	2205      	movs	r2, #5
 80002c4:	002e      	movs	r6, r5
 80002c6:	1a12      	subs	r2, r2, r0
 80002c8:	40d6      	lsrs	r6, r2
 80002ca:	0002      	movs	r2, r0
 80002cc:	321b      	adds	r2, #27
 80002ce:	4095      	lsls	r5, r2
 80002d0:	0028      	movs	r0, r5
 80002d2:	1e45      	subs	r5, r0, #1
 80002d4:	41a8      	sbcs	r0, r5
 80002d6:	0035      	movs	r5, r6
 80002d8:	4305      	orrs	r5, r0
 80002da:	2905      	cmp	r1, #5
 80002dc:	dd01      	ble.n	80002e2 <__aeabi_i2f+0x62>
 80002de:	1f4a      	subs	r2, r1, #5
 80002e0:	4095      	lsls	r5, r2
 80002e2:	002a      	movs	r2, r5
 80002e4:	4e08      	ldr	r6, [pc, #32]	; (8000308 <__aeabi_i2f+0x88>)
 80002e6:	4032      	ands	r2, r6
 80002e8:	0768      	lsls	r0, r5, #29
 80002ea:	d009      	beq.n	8000300 <__aeabi_i2f+0x80>
 80002ec:	200f      	movs	r0, #15
 80002ee:	4028      	ands	r0, r5
 80002f0:	2804      	cmp	r0, #4
 80002f2:	d005      	beq.n	8000300 <__aeabi_i2f+0x80>
 80002f4:	3204      	adds	r2, #4
 80002f6:	0150      	lsls	r0, r2, #5
 80002f8:	d502      	bpl.n	8000300 <__aeabi_i2f+0x80>
 80002fa:	239f      	movs	r3, #159	; 0x9f
 80002fc:	4032      	ands	r2, r6
 80002fe:	1a5b      	subs	r3, r3, r1
 8000300:	0192      	lsls	r2, r2, #6
 8000302:	0a55      	lsrs	r5, r2, #9
 8000304:	b2d8      	uxtb	r0, r3
 8000306:	e7d5      	b.n	80002b4 <__aeabi_i2f+0x34>
 8000308:	fbffffff 	.word	0xfbffffff

0800030c <__aeabi_ui2f>:
 800030c:	b570      	push	{r4, r5, r6, lr}
 800030e:	1e05      	subs	r5, r0, #0
 8000310:	d00e      	beq.n	8000330 <__aeabi_ui2f+0x24>
 8000312:	f001 f9ff 	bl	8001714 <__clzsi2>
 8000316:	239e      	movs	r3, #158	; 0x9e
 8000318:	0004      	movs	r4, r0
 800031a:	1a1b      	subs	r3, r3, r0
 800031c:	2b96      	cmp	r3, #150	; 0x96
 800031e:	dc0c      	bgt.n	800033a <__aeabi_ui2f+0x2e>
 8000320:	2808      	cmp	r0, #8
 8000322:	dd01      	ble.n	8000328 <__aeabi_ui2f+0x1c>
 8000324:	3c08      	subs	r4, #8
 8000326:	40a5      	lsls	r5, r4
 8000328:	026d      	lsls	r5, r5, #9
 800032a:	0a6d      	lsrs	r5, r5, #9
 800032c:	b2d8      	uxtb	r0, r3
 800032e:	e001      	b.n	8000334 <__aeabi_ui2f+0x28>
 8000330:	2000      	movs	r0, #0
 8000332:	2500      	movs	r5, #0
 8000334:	05c0      	lsls	r0, r0, #23
 8000336:	4328      	orrs	r0, r5
 8000338:	bd70      	pop	{r4, r5, r6, pc}
 800033a:	2b99      	cmp	r3, #153	; 0x99
 800033c:	dd09      	ble.n	8000352 <__aeabi_ui2f+0x46>
 800033e:	0002      	movs	r2, r0
 8000340:	0029      	movs	r1, r5
 8000342:	321b      	adds	r2, #27
 8000344:	4091      	lsls	r1, r2
 8000346:	1e4a      	subs	r2, r1, #1
 8000348:	4191      	sbcs	r1, r2
 800034a:	2205      	movs	r2, #5
 800034c:	1a12      	subs	r2, r2, r0
 800034e:	40d5      	lsrs	r5, r2
 8000350:	430d      	orrs	r5, r1
 8000352:	2c05      	cmp	r4, #5
 8000354:	dd01      	ble.n	800035a <__aeabi_ui2f+0x4e>
 8000356:	1f62      	subs	r2, r4, #5
 8000358:	4095      	lsls	r5, r2
 800035a:	0029      	movs	r1, r5
 800035c:	4e08      	ldr	r6, [pc, #32]	; (8000380 <__aeabi_ui2f+0x74>)
 800035e:	4031      	ands	r1, r6
 8000360:	076a      	lsls	r2, r5, #29
 8000362:	d009      	beq.n	8000378 <__aeabi_ui2f+0x6c>
 8000364:	200f      	movs	r0, #15
 8000366:	4028      	ands	r0, r5
 8000368:	2804      	cmp	r0, #4
 800036a:	d005      	beq.n	8000378 <__aeabi_ui2f+0x6c>
 800036c:	3104      	adds	r1, #4
 800036e:	014a      	lsls	r2, r1, #5
 8000370:	d502      	bpl.n	8000378 <__aeabi_ui2f+0x6c>
 8000372:	239f      	movs	r3, #159	; 0x9f
 8000374:	4031      	ands	r1, r6
 8000376:	1b1b      	subs	r3, r3, r4
 8000378:	0189      	lsls	r1, r1, #6
 800037a:	0a4d      	lsrs	r5, r1, #9
 800037c:	b2d8      	uxtb	r0, r3
 800037e:	e7d9      	b.n	8000334 <__aeabi_ui2f+0x28>
 8000380:	fbffffff 	.word	0xfbffffff

08000384 <__aeabi_ddiv>:
 8000384:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000386:	4657      	mov	r7, sl
 8000388:	464e      	mov	r6, r9
 800038a:	4645      	mov	r5, r8
 800038c:	46de      	mov	lr, fp
 800038e:	b5e0      	push	{r5, r6, r7, lr}
 8000390:	4681      	mov	r9, r0
 8000392:	0005      	movs	r5, r0
 8000394:	030c      	lsls	r4, r1, #12
 8000396:	0048      	lsls	r0, r1, #1
 8000398:	4692      	mov	sl, r2
 800039a:	001f      	movs	r7, r3
 800039c:	b085      	sub	sp, #20
 800039e:	0b24      	lsrs	r4, r4, #12
 80003a0:	0d40      	lsrs	r0, r0, #21
 80003a2:	0fce      	lsrs	r6, r1, #31
 80003a4:	2800      	cmp	r0, #0
 80003a6:	d059      	beq.n	800045c <__aeabi_ddiv+0xd8>
 80003a8:	4b87      	ldr	r3, [pc, #540]	; (80005c8 <__aeabi_ddiv+0x244>)
 80003aa:	4298      	cmp	r0, r3
 80003ac:	d100      	bne.n	80003b0 <__aeabi_ddiv+0x2c>
 80003ae:	e098      	b.n	80004e2 <__aeabi_ddiv+0x15e>
 80003b0:	0f6b      	lsrs	r3, r5, #29
 80003b2:	00e4      	lsls	r4, r4, #3
 80003b4:	431c      	orrs	r4, r3
 80003b6:	2380      	movs	r3, #128	; 0x80
 80003b8:	041b      	lsls	r3, r3, #16
 80003ba:	4323      	orrs	r3, r4
 80003bc:	4698      	mov	r8, r3
 80003be:	4b83      	ldr	r3, [pc, #524]	; (80005cc <__aeabi_ddiv+0x248>)
 80003c0:	00ed      	lsls	r5, r5, #3
 80003c2:	469b      	mov	fp, r3
 80003c4:	2300      	movs	r3, #0
 80003c6:	4699      	mov	r9, r3
 80003c8:	4483      	add	fp, r0
 80003ca:	9300      	str	r3, [sp, #0]
 80003cc:	033c      	lsls	r4, r7, #12
 80003ce:	007b      	lsls	r3, r7, #1
 80003d0:	4650      	mov	r0, sl
 80003d2:	0b24      	lsrs	r4, r4, #12
 80003d4:	0d5b      	lsrs	r3, r3, #21
 80003d6:	0fff      	lsrs	r7, r7, #31
 80003d8:	2b00      	cmp	r3, #0
 80003da:	d067      	beq.n	80004ac <__aeabi_ddiv+0x128>
 80003dc:	4a7a      	ldr	r2, [pc, #488]	; (80005c8 <__aeabi_ddiv+0x244>)
 80003de:	4293      	cmp	r3, r2
 80003e0:	d018      	beq.n	8000414 <__aeabi_ddiv+0x90>
 80003e2:	497a      	ldr	r1, [pc, #488]	; (80005cc <__aeabi_ddiv+0x248>)
 80003e4:	0f42      	lsrs	r2, r0, #29
 80003e6:	468c      	mov	ip, r1
 80003e8:	00e4      	lsls	r4, r4, #3
 80003ea:	4659      	mov	r1, fp
 80003ec:	4314      	orrs	r4, r2
 80003ee:	2280      	movs	r2, #128	; 0x80
 80003f0:	4463      	add	r3, ip
 80003f2:	0412      	lsls	r2, r2, #16
 80003f4:	1acb      	subs	r3, r1, r3
 80003f6:	4314      	orrs	r4, r2
 80003f8:	469b      	mov	fp, r3
 80003fa:	00c2      	lsls	r2, r0, #3
 80003fc:	2000      	movs	r0, #0
 80003fe:	0033      	movs	r3, r6
 8000400:	407b      	eors	r3, r7
 8000402:	469a      	mov	sl, r3
 8000404:	464b      	mov	r3, r9
 8000406:	2b0f      	cmp	r3, #15
 8000408:	d900      	bls.n	800040c <__aeabi_ddiv+0x88>
 800040a:	e0ef      	b.n	80005ec <__aeabi_ddiv+0x268>
 800040c:	4970      	ldr	r1, [pc, #448]	; (80005d0 <__aeabi_ddiv+0x24c>)
 800040e:	009b      	lsls	r3, r3, #2
 8000410:	58cb      	ldr	r3, [r1, r3]
 8000412:	469f      	mov	pc, r3
 8000414:	4b6f      	ldr	r3, [pc, #444]	; (80005d4 <__aeabi_ddiv+0x250>)
 8000416:	4652      	mov	r2, sl
 8000418:	469c      	mov	ip, r3
 800041a:	4322      	orrs	r2, r4
 800041c:	44e3      	add	fp, ip
 800041e:	2a00      	cmp	r2, #0
 8000420:	d000      	beq.n	8000424 <__aeabi_ddiv+0xa0>
 8000422:	e095      	b.n	8000550 <__aeabi_ddiv+0x1cc>
 8000424:	4649      	mov	r1, r9
 8000426:	2302      	movs	r3, #2
 8000428:	4319      	orrs	r1, r3
 800042a:	4689      	mov	r9, r1
 800042c:	2400      	movs	r4, #0
 800042e:	2002      	movs	r0, #2
 8000430:	e7e5      	b.n	80003fe <__aeabi_ddiv+0x7a>
 8000432:	2300      	movs	r3, #0
 8000434:	2400      	movs	r4, #0
 8000436:	2500      	movs	r5, #0
 8000438:	4652      	mov	r2, sl
 800043a:	051b      	lsls	r3, r3, #20
 800043c:	4323      	orrs	r3, r4
 800043e:	07d2      	lsls	r2, r2, #31
 8000440:	4313      	orrs	r3, r2
 8000442:	0028      	movs	r0, r5
 8000444:	0019      	movs	r1, r3
 8000446:	b005      	add	sp, #20
 8000448:	bcf0      	pop	{r4, r5, r6, r7}
 800044a:	46bb      	mov	fp, r7
 800044c:	46b2      	mov	sl, r6
 800044e:	46a9      	mov	r9, r5
 8000450:	46a0      	mov	r8, r4
 8000452:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000454:	2400      	movs	r4, #0
 8000456:	2500      	movs	r5, #0
 8000458:	4b5b      	ldr	r3, [pc, #364]	; (80005c8 <__aeabi_ddiv+0x244>)
 800045a:	e7ed      	b.n	8000438 <__aeabi_ddiv+0xb4>
 800045c:	464b      	mov	r3, r9
 800045e:	4323      	orrs	r3, r4
 8000460:	4698      	mov	r8, r3
 8000462:	d100      	bne.n	8000466 <__aeabi_ddiv+0xe2>
 8000464:	e089      	b.n	800057a <__aeabi_ddiv+0x1f6>
 8000466:	2c00      	cmp	r4, #0
 8000468:	d100      	bne.n	800046c <__aeabi_ddiv+0xe8>
 800046a:	e1e0      	b.n	800082e <__aeabi_ddiv+0x4aa>
 800046c:	0020      	movs	r0, r4
 800046e:	f001 f951 	bl	8001714 <__clzsi2>
 8000472:	0001      	movs	r1, r0
 8000474:	0002      	movs	r2, r0
 8000476:	390b      	subs	r1, #11
 8000478:	231d      	movs	r3, #29
 800047a:	1a5b      	subs	r3, r3, r1
 800047c:	4649      	mov	r1, r9
 800047e:	0010      	movs	r0, r2
 8000480:	40d9      	lsrs	r1, r3
 8000482:	3808      	subs	r0, #8
 8000484:	4084      	lsls	r4, r0
 8000486:	000b      	movs	r3, r1
 8000488:	464d      	mov	r5, r9
 800048a:	4323      	orrs	r3, r4
 800048c:	4698      	mov	r8, r3
 800048e:	4085      	lsls	r5, r0
 8000490:	4851      	ldr	r0, [pc, #324]	; (80005d8 <__aeabi_ddiv+0x254>)
 8000492:	033c      	lsls	r4, r7, #12
 8000494:	1a83      	subs	r3, r0, r2
 8000496:	469b      	mov	fp, r3
 8000498:	2300      	movs	r3, #0
 800049a:	4699      	mov	r9, r3
 800049c:	9300      	str	r3, [sp, #0]
 800049e:	007b      	lsls	r3, r7, #1
 80004a0:	4650      	mov	r0, sl
 80004a2:	0b24      	lsrs	r4, r4, #12
 80004a4:	0d5b      	lsrs	r3, r3, #21
 80004a6:	0fff      	lsrs	r7, r7, #31
 80004a8:	2b00      	cmp	r3, #0
 80004aa:	d197      	bne.n	80003dc <__aeabi_ddiv+0x58>
 80004ac:	4652      	mov	r2, sl
 80004ae:	4322      	orrs	r2, r4
 80004b0:	d055      	beq.n	800055e <__aeabi_ddiv+0x1da>
 80004b2:	2c00      	cmp	r4, #0
 80004b4:	d100      	bne.n	80004b8 <__aeabi_ddiv+0x134>
 80004b6:	e1ca      	b.n	800084e <__aeabi_ddiv+0x4ca>
 80004b8:	0020      	movs	r0, r4
 80004ba:	f001 f92b 	bl	8001714 <__clzsi2>
 80004be:	0002      	movs	r2, r0
 80004c0:	3a0b      	subs	r2, #11
 80004c2:	231d      	movs	r3, #29
 80004c4:	0001      	movs	r1, r0
 80004c6:	1a9b      	subs	r3, r3, r2
 80004c8:	4652      	mov	r2, sl
 80004ca:	3908      	subs	r1, #8
 80004cc:	40da      	lsrs	r2, r3
 80004ce:	408c      	lsls	r4, r1
 80004d0:	4314      	orrs	r4, r2
 80004d2:	4652      	mov	r2, sl
 80004d4:	408a      	lsls	r2, r1
 80004d6:	4b41      	ldr	r3, [pc, #260]	; (80005dc <__aeabi_ddiv+0x258>)
 80004d8:	4458      	add	r0, fp
 80004da:	469b      	mov	fp, r3
 80004dc:	4483      	add	fp, r0
 80004de:	2000      	movs	r0, #0
 80004e0:	e78d      	b.n	80003fe <__aeabi_ddiv+0x7a>
 80004e2:	464b      	mov	r3, r9
 80004e4:	4323      	orrs	r3, r4
 80004e6:	4698      	mov	r8, r3
 80004e8:	d140      	bne.n	800056c <__aeabi_ddiv+0x1e8>
 80004ea:	2308      	movs	r3, #8
 80004ec:	4699      	mov	r9, r3
 80004ee:	3b06      	subs	r3, #6
 80004f0:	2500      	movs	r5, #0
 80004f2:	4683      	mov	fp, r0
 80004f4:	9300      	str	r3, [sp, #0]
 80004f6:	e769      	b.n	80003cc <__aeabi_ddiv+0x48>
 80004f8:	46b2      	mov	sl, r6
 80004fa:	9b00      	ldr	r3, [sp, #0]
 80004fc:	2b02      	cmp	r3, #2
 80004fe:	d0a9      	beq.n	8000454 <__aeabi_ddiv+0xd0>
 8000500:	2b03      	cmp	r3, #3
 8000502:	d100      	bne.n	8000506 <__aeabi_ddiv+0x182>
 8000504:	e211      	b.n	800092a <__aeabi_ddiv+0x5a6>
 8000506:	2b01      	cmp	r3, #1
 8000508:	d093      	beq.n	8000432 <__aeabi_ddiv+0xae>
 800050a:	4a35      	ldr	r2, [pc, #212]	; (80005e0 <__aeabi_ddiv+0x25c>)
 800050c:	445a      	add	r2, fp
 800050e:	2a00      	cmp	r2, #0
 8000510:	dc00      	bgt.n	8000514 <__aeabi_ddiv+0x190>
 8000512:	e13c      	b.n	800078e <__aeabi_ddiv+0x40a>
 8000514:	076b      	lsls	r3, r5, #29
 8000516:	d000      	beq.n	800051a <__aeabi_ddiv+0x196>
 8000518:	e1a7      	b.n	800086a <__aeabi_ddiv+0x4e6>
 800051a:	08ed      	lsrs	r5, r5, #3
 800051c:	4643      	mov	r3, r8
 800051e:	01db      	lsls	r3, r3, #7
 8000520:	d506      	bpl.n	8000530 <__aeabi_ddiv+0x1ac>
 8000522:	4642      	mov	r2, r8
 8000524:	4b2f      	ldr	r3, [pc, #188]	; (80005e4 <__aeabi_ddiv+0x260>)
 8000526:	401a      	ands	r2, r3
 8000528:	4690      	mov	r8, r2
 800052a:	2280      	movs	r2, #128	; 0x80
 800052c:	00d2      	lsls	r2, r2, #3
 800052e:	445a      	add	r2, fp
 8000530:	4b2d      	ldr	r3, [pc, #180]	; (80005e8 <__aeabi_ddiv+0x264>)
 8000532:	429a      	cmp	r2, r3
 8000534:	dc8e      	bgt.n	8000454 <__aeabi_ddiv+0xd0>
 8000536:	4643      	mov	r3, r8
 8000538:	0552      	lsls	r2, r2, #21
 800053a:	0758      	lsls	r0, r3, #29
 800053c:	025c      	lsls	r4, r3, #9
 800053e:	4305      	orrs	r5, r0
 8000540:	0b24      	lsrs	r4, r4, #12
 8000542:	0d53      	lsrs	r3, r2, #21
 8000544:	e778      	b.n	8000438 <__aeabi_ddiv+0xb4>
 8000546:	46ba      	mov	sl, r7
 8000548:	46a0      	mov	r8, r4
 800054a:	0015      	movs	r5, r2
 800054c:	9000      	str	r0, [sp, #0]
 800054e:	e7d4      	b.n	80004fa <__aeabi_ddiv+0x176>
 8000550:	464a      	mov	r2, r9
 8000552:	2303      	movs	r3, #3
 8000554:	431a      	orrs	r2, r3
 8000556:	4691      	mov	r9, r2
 8000558:	2003      	movs	r0, #3
 800055a:	4652      	mov	r2, sl
 800055c:	e74f      	b.n	80003fe <__aeabi_ddiv+0x7a>
 800055e:	4649      	mov	r1, r9
 8000560:	2301      	movs	r3, #1
 8000562:	4319      	orrs	r1, r3
 8000564:	4689      	mov	r9, r1
 8000566:	2400      	movs	r4, #0
 8000568:	2001      	movs	r0, #1
 800056a:	e748      	b.n	80003fe <__aeabi_ddiv+0x7a>
 800056c:	230c      	movs	r3, #12
 800056e:	4699      	mov	r9, r3
 8000570:	3b09      	subs	r3, #9
 8000572:	46a0      	mov	r8, r4
 8000574:	4683      	mov	fp, r0
 8000576:	9300      	str	r3, [sp, #0]
 8000578:	e728      	b.n	80003cc <__aeabi_ddiv+0x48>
 800057a:	2304      	movs	r3, #4
 800057c:	4699      	mov	r9, r3
 800057e:	2300      	movs	r3, #0
 8000580:	469b      	mov	fp, r3
 8000582:	3301      	adds	r3, #1
 8000584:	2500      	movs	r5, #0
 8000586:	9300      	str	r3, [sp, #0]
 8000588:	e720      	b.n	80003cc <__aeabi_ddiv+0x48>
 800058a:	2300      	movs	r3, #0
 800058c:	2480      	movs	r4, #128	; 0x80
 800058e:	469a      	mov	sl, r3
 8000590:	2500      	movs	r5, #0
 8000592:	4b0d      	ldr	r3, [pc, #52]	; (80005c8 <__aeabi_ddiv+0x244>)
 8000594:	0324      	lsls	r4, r4, #12
 8000596:	e74f      	b.n	8000438 <__aeabi_ddiv+0xb4>
 8000598:	2380      	movs	r3, #128	; 0x80
 800059a:	4641      	mov	r1, r8
 800059c:	031b      	lsls	r3, r3, #12
 800059e:	4219      	tst	r1, r3
 80005a0:	d008      	beq.n	80005b4 <__aeabi_ddiv+0x230>
 80005a2:	421c      	tst	r4, r3
 80005a4:	d106      	bne.n	80005b4 <__aeabi_ddiv+0x230>
 80005a6:	431c      	orrs	r4, r3
 80005a8:	0324      	lsls	r4, r4, #12
 80005aa:	46ba      	mov	sl, r7
 80005ac:	0015      	movs	r5, r2
 80005ae:	4b06      	ldr	r3, [pc, #24]	; (80005c8 <__aeabi_ddiv+0x244>)
 80005b0:	0b24      	lsrs	r4, r4, #12
 80005b2:	e741      	b.n	8000438 <__aeabi_ddiv+0xb4>
 80005b4:	2480      	movs	r4, #128	; 0x80
 80005b6:	4643      	mov	r3, r8
 80005b8:	0324      	lsls	r4, r4, #12
 80005ba:	431c      	orrs	r4, r3
 80005bc:	0324      	lsls	r4, r4, #12
 80005be:	46b2      	mov	sl, r6
 80005c0:	4b01      	ldr	r3, [pc, #4]	; (80005c8 <__aeabi_ddiv+0x244>)
 80005c2:	0b24      	lsrs	r4, r4, #12
 80005c4:	e738      	b.n	8000438 <__aeabi_ddiv+0xb4>
 80005c6:	46c0      	nop			; (mov r8, r8)
 80005c8:	000007ff 	.word	0x000007ff
 80005cc:	fffffc01 	.word	0xfffffc01
 80005d0:	0800744c 	.word	0x0800744c
 80005d4:	fffff801 	.word	0xfffff801
 80005d8:	fffffc0d 	.word	0xfffffc0d
 80005dc:	000003f3 	.word	0x000003f3
 80005e0:	000003ff 	.word	0x000003ff
 80005e4:	feffffff 	.word	0xfeffffff
 80005e8:	000007fe 	.word	0x000007fe
 80005ec:	4544      	cmp	r4, r8
 80005ee:	d200      	bcs.n	80005f2 <__aeabi_ddiv+0x26e>
 80005f0:	e116      	b.n	8000820 <__aeabi_ddiv+0x49c>
 80005f2:	d100      	bne.n	80005f6 <__aeabi_ddiv+0x272>
 80005f4:	e111      	b.n	800081a <__aeabi_ddiv+0x496>
 80005f6:	2301      	movs	r3, #1
 80005f8:	425b      	negs	r3, r3
 80005fa:	469c      	mov	ip, r3
 80005fc:	002e      	movs	r6, r5
 80005fe:	4640      	mov	r0, r8
 8000600:	2500      	movs	r5, #0
 8000602:	44e3      	add	fp, ip
 8000604:	0223      	lsls	r3, r4, #8
 8000606:	0e14      	lsrs	r4, r2, #24
 8000608:	431c      	orrs	r4, r3
 800060a:	0c1b      	lsrs	r3, r3, #16
 800060c:	4699      	mov	r9, r3
 800060e:	0423      	lsls	r3, r4, #16
 8000610:	0c1f      	lsrs	r7, r3, #16
 8000612:	0212      	lsls	r2, r2, #8
 8000614:	4649      	mov	r1, r9
 8000616:	9200      	str	r2, [sp, #0]
 8000618:	9701      	str	r7, [sp, #4]
 800061a:	f7ff fe0d 	bl	8000238 <__aeabi_uidivmod>
 800061e:	0002      	movs	r2, r0
 8000620:	437a      	muls	r2, r7
 8000622:	040b      	lsls	r3, r1, #16
 8000624:	0c31      	lsrs	r1, r6, #16
 8000626:	4680      	mov	r8, r0
 8000628:	4319      	orrs	r1, r3
 800062a:	428a      	cmp	r2, r1
 800062c:	d90b      	bls.n	8000646 <__aeabi_ddiv+0x2c2>
 800062e:	2301      	movs	r3, #1
 8000630:	425b      	negs	r3, r3
 8000632:	469c      	mov	ip, r3
 8000634:	1909      	adds	r1, r1, r4
 8000636:	44e0      	add	r8, ip
 8000638:	428c      	cmp	r4, r1
 800063a:	d804      	bhi.n	8000646 <__aeabi_ddiv+0x2c2>
 800063c:	428a      	cmp	r2, r1
 800063e:	d902      	bls.n	8000646 <__aeabi_ddiv+0x2c2>
 8000640:	1e83      	subs	r3, r0, #2
 8000642:	4698      	mov	r8, r3
 8000644:	1909      	adds	r1, r1, r4
 8000646:	1a88      	subs	r0, r1, r2
 8000648:	4649      	mov	r1, r9
 800064a:	f7ff fdf5 	bl	8000238 <__aeabi_uidivmod>
 800064e:	0409      	lsls	r1, r1, #16
 8000650:	468c      	mov	ip, r1
 8000652:	0431      	lsls	r1, r6, #16
 8000654:	4666      	mov	r6, ip
 8000656:	9a01      	ldr	r2, [sp, #4]
 8000658:	0c09      	lsrs	r1, r1, #16
 800065a:	4342      	muls	r2, r0
 800065c:	0003      	movs	r3, r0
 800065e:	4331      	orrs	r1, r6
 8000660:	428a      	cmp	r2, r1
 8000662:	d904      	bls.n	800066e <__aeabi_ddiv+0x2ea>
 8000664:	1909      	adds	r1, r1, r4
 8000666:	3b01      	subs	r3, #1
 8000668:	428c      	cmp	r4, r1
 800066a:	d800      	bhi.n	800066e <__aeabi_ddiv+0x2ea>
 800066c:	e111      	b.n	8000892 <__aeabi_ddiv+0x50e>
 800066e:	1a89      	subs	r1, r1, r2
 8000670:	4642      	mov	r2, r8
 8000672:	9e00      	ldr	r6, [sp, #0]
 8000674:	0412      	lsls	r2, r2, #16
 8000676:	431a      	orrs	r2, r3
 8000678:	0c33      	lsrs	r3, r6, #16
 800067a:	001f      	movs	r7, r3
 800067c:	0c10      	lsrs	r0, r2, #16
 800067e:	4690      	mov	r8, r2
 8000680:	9302      	str	r3, [sp, #8]
 8000682:	0413      	lsls	r3, r2, #16
 8000684:	0432      	lsls	r2, r6, #16
 8000686:	0c16      	lsrs	r6, r2, #16
 8000688:	0032      	movs	r2, r6
 800068a:	0c1b      	lsrs	r3, r3, #16
 800068c:	435a      	muls	r2, r3
 800068e:	9603      	str	r6, [sp, #12]
 8000690:	437b      	muls	r3, r7
 8000692:	4346      	muls	r6, r0
 8000694:	4378      	muls	r0, r7
 8000696:	0c17      	lsrs	r7, r2, #16
 8000698:	46bc      	mov	ip, r7
 800069a:	199b      	adds	r3, r3, r6
 800069c:	4463      	add	r3, ip
 800069e:	429e      	cmp	r6, r3
 80006a0:	d903      	bls.n	80006aa <__aeabi_ddiv+0x326>
 80006a2:	2680      	movs	r6, #128	; 0x80
 80006a4:	0276      	lsls	r6, r6, #9
 80006a6:	46b4      	mov	ip, r6
 80006a8:	4460      	add	r0, ip
 80006aa:	0c1e      	lsrs	r6, r3, #16
 80006ac:	1830      	adds	r0, r6, r0
 80006ae:	0416      	lsls	r6, r2, #16
 80006b0:	041b      	lsls	r3, r3, #16
 80006b2:	0c36      	lsrs	r6, r6, #16
 80006b4:	199e      	adds	r6, r3, r6
 80006b6:	4281      	cmp	r1, r0
 80006b8:	d200      	bcs.n	80006bc <__aeabi_ddiv+0x338>
 80006ba:	e09c      	b.n	80007f6 <__aeabi_ddiv+0x472>
 80006bc:	d100      	bne.n	80006c0 <__aeabi_ddiv+0x33c>
 80006be:	e097      	b.n	80007f0 <__aeabi_ddiv+0x46c>
 80006c0:	1bae      	subs	r6, r5, r6
 80006c2:	1a09      	subs	r1, r1, r0
 80006c4:	42b5      	cmp	r5, r6
 80006c6:	4180      	sbcs	r0, r0
 80006c8:	4240      	negs	r0, r0
 80006ca:	1a08      	subs	r0, r1, r0
 80006cc:	4284      	cmp	r4, r0
 80006ce:	d100      	bne.n	80006d2 <__aeabi_ddiv+0x34e>
 80006d0:	e111      	b.n	80008f6 <__aeabi_ddiv+0x572>
 80006d2:	4649      	mov	r1, r9
 80006d4:	f7ff fdb0 	bl	8000238 <__aeabi_uidivmod>
 80006d8:	9a01      	ldr	r2, [sp, #4]
 80006da:	040b      	lsls	r3, r1, #16
 80006dc:	4342      	muls	r2, r0
 80006de:	0c31      	lsrs	r1, r6, #16
 80006e0:	0005      	movs	r5, r0
 80006e2:	4319      	orrs	r1, r3
 80006e4:	428a      	cmp	r2, r1
 80006e6:	d907      	bls.n	80006f8 <__aeabi_ddiv+0x374>
 80006e8:	1909      	adds	r1, r1, r4
 80006ea:	3d01      	subs	r5, #1
 80006ec:	428c      	cmp	r4, r1
 80006ee:	d803      	bhi.n	80006f8 <__aeabi_ddiv+0x374>
 80006f0:	428a      	cmp	r2, r1
 80006f2:	d901      	bls.n	80006f8 <__aeabi_ddiv+0x374>
 80006f4:	1e85      	subs	r5, r0, #2
 80006f6:	1909      	adds	r1, r1, r4
 80006f8:	1a88      	subs	r0, r1, r2
 80006fa:	4649      	mov	r1, r9
 80006fc:	f7ff fd9c 	bl	8000238 <__aeabi_uidivmod>
 8000700:	0409      	lsls	r1, r1, #16
 8000702:	468c      	mov	ip, r1
 8000704:	0431      	lsls	r1, r6, #16
 8000706:	4666      	mov	r6, ip
 8000708:	9a01      	ldr	r2, [sp, #4]
 800070a:	0c09      	lsrs	r1, r1, #16
 800070c:	4342      	muls	r2, r0
 800070e:	0003      	movs	r3, r0
 8000710:	4331      	orrs	r1, r6
 8000712:	428a      	cmp	r2, r1
 8000714:	d907      	bls.n	8000726 <__aeabi_ddiv+0x3a2>
 8000716:	1909      	adds	r1, r1, r4
 8000718:	3b01      	subs	r3, #1
 800071a:	428c      	cmp	r4, r1
 800071c:	d803      	bhi.n	8000726 <__aeabi_ddiv+0x3a2>
 800071e:	428a      	cmp	r2, r1
 8000720:	d901      	bls.n	8000726 <__aeabi_ddiv+0x3a2>
 8000722:	1e83      	subs	r3, r0, #2
 8000724:	1909      	adds	r1, r1, r4
 8000726:	9e03      	ldr	r6, [sp, #12]
 8000728:	1a89      	subs	r1, r1, r2
 800072a:	0032      	movs	r2, r6
 800072c:	042d      	lsls	r5, r5, #16
 800072e:	431d      	orrs	r5, r3
 8000730:	9f02      	ldr	r7, [sp, #8]
 8000732:	042b      	lsls	r3, r5, #16
 8000734:	0c1b      	lsrs	r3, r3, #16
 8000736:	435a      	muls	r2, r3
 8000738:	437b      	muls	r3, r7
 800073a:	469c      	mov	ip, r3
 800073c:	0c28      	lsrs	r0, r5, #16
 800073e:	4346      	muls	r6, r0
 8000740:	0c13      	lsrs	r3, r2, #16
 8000742:	44b4      	add	ip, r6
 8000744:	4463      	add	r3, ip
 8000746:	4378      	muls	r0, r7
 8000748:	429e      	cmp	r6, r3
 800074a:	d903      	bls.n	8000754 <__aeabi_ddiv+0x3d0>
 800074c:	2680      	movs	r6, #128	; 0x80
 800074e:	0276      	lsls	r6, r6, #9
 8000750:	46b4      	mov	ip, r6
 8000752:	4460      	add	r0, ip
 8000754:	0c1e      	lsrs	r6, r3, #16
 8000756:	0412      	lsls	r2, r2, #16
 8000758:	041b      	lsls	r3, r3, #16
 800075a:	0c12      	lsrs	r2, r2, #16
 800075c:	1830      	adds	r0, r6, r0
 800075e:	189b      	adds	r3, r3, r2
 8000760:	4281      	cmp	r1, r0
 8000762:	d306      	bcc.n	8000772 <__aeabi_ddiv+0x3ee>
 8000764:	d002      	beq.n	800076c <__aeabi_ddiv+0x3e8>
 8000766:	2301      	movs	r3, #1
 8000768:	431d      	orrs	r5, r3
 800076a:	e6ce      	b.n	800050a <__aeabi_ddiv+0x186>
 800076c:	2b00      	cmp	r3, #0
 800076e:	d100      	bne.n	8000772 <__aeabi_ddiv+0x3ee>
 8000770:	e6cb      	b.n	800050a <__aeabi_ddiv+0x186>
 8000772:	1861      	adds	r1, r4, r1
 8000774:	1e6e      	subs	r6, r5, #1
 8000776:	42a1      	cmp	r1, r4
 8000778:	d200      	bcs.n	800077c <__aeabi_ddiv+0x3f8>
 800077a:	e0a4      	b.n	80008c6 <__aeabi_ddiv+0x542>
 800077c:	4281      	cmp	r1, r0
 800077e:	d200      	bcs.n	8000782 <__aeabi_ddiv+0x3fe>
 8000780:	e0c9      	b.n	8000916 <__aeabi_ddiv+0x592>
 8000782:	d100      	bne.n	8000786 <__aeabi_ddiv+0x402>
 8000784:	e0d9      	b.n	800093a <__aeabi_ddiv+0x5b6>
 8000786:	0035      	movs	r5, r6
 8000788:	e7ed      	b.n	8000766 <__aeabi_ddiv+0x3e2>
 800078a:	2501      	movs	r5, #1
 800078c:	426d      	negs	r5, r5
 800078e:	2101      	movs	r1, #1
 8000790:	1a89      	subs	r1, r1, r2
 8000792:	2938      	cmp	r1, #56	; 0x38
 8000794:	dd00      	ble.n	8000798 <__aeabi_ddiv+0x414>
 8000796:	e64c      	b.n	8000432 <__aeabi_ddiv+0xae>
 8000798:	291f      	cmp	r1, #31
 800079a:	dc00      	bgt.n	800079e <__aeabi_ddiv+0x41a>
 800079c:	e07f      	b.n	800089e <__aeabi_ddiv+0x51a>
 800079e:	231f      	movs	r3, #31
 80007a0:	425b      	negs	r3, r3
 80007a2:	1a9a      	subs	r2, r3, r2
 80007a4:	4643      	mov	r3, r8
 80007a6:	40d3      	lsrs	r3, r2
 80007a8:	2920      	cmp	r1, #32
 80007aa:	d004      	beq.n	80007b6 <__aeabi_ddiv+0x432>
 80007ac:	4644      	mov	r4, r8
 80007ae:	4a65      	ldr	r2, [pc, #404]	; (8000944 <__aeabi_ddiv+0x5c0>)
 80007b0:	445a      	add	r2, fp
 80007b2:	4094      	lsls	r4, r2
 80007b4:	4325      	orrs	r5, r4
 80007b6:	1e6a      	subs	r2, r5, #1
 80007b8:	4195      	sbcs	r5, r2
 80007ba:	2207      	movs	r2, #7
 80007bc:	432b      	orrs	r3, r5
 80007be:	0015      	movs	r5, r2
 80007c0:	2400      	movs	r4, #0
 80007c2:	401d      	ands	r5, r3
 80007c4:	421a      	tst	r2, r3
 80007c6:	d100      	bne.n	80007ca <__aeabi_ddiv+0x446>
 80007c8:	e0a1      	b.n	800090e <__aeabi_ddiv+0x58a>
 80007ca:	220f      	movs	r2, #15
 80007cc:	2400      	movs	r4, #0
 80007ce:	401a      	ands	r2, r3
 80007d0:	2a04      	cmp	r2, #4
 80007d2:	d100      	bne.n	80007d6 <__aeabi_ddiv+0x452>
 80007d4:	e098      	b.n	8000908 <__aeabi_ddiv+0x584>
 80007d6:	1d1a      	adds	r2, r3, #4
 80007d8:	429a      	cmp	r2, r3
 80007da:	419b      	sbcs	r3, r3
 80007dc:	425b      	negs	r3, r3
 80007de:	18e4      	adds	r4, r4, r3
 80007e0:	0013      	movs	r3, r2
 80007e2:	0222      	lsls	r2, r4, #8
 80007e4:	d400      	bmi.n	80007e8 <__aeabi_ddiv+0x464>
 80007e6:	e08f      	b.n	8000908 <__aeabi_ddiv+0x584>
 80007e8:	2301      	movs	r3, #1
 80007ea:	2400      	movs	r4, #0
 80007ec:	2500      	movs	r5, #0
 80007ee:	e623      	b.n	8000438 <__aeabi_ddiv+0xb4>
 80007f0:	42b5      	cmp	r5, r6
 80007f2:	d300      	bcc.n	80007f6 <__aeabi_ddiv+0x472>
 80007f4:	e764      	b.n	80006c0 <__aeabi_ddiv+0x33c>
 80007f6:	4643      	mov	r3, r8
 80007f8:	1e5a      	subs	r2, r3, #1
 80007fa:	9b00      	ldr	r3, [sp, #0]
 80007fc:	469c      	mov	ip, r3
 80007fe:	4465      	add	r5, ip
 8000800:	001f      	movs	r7, r3
 8000802:	429d      	cmp	r5, r3
 8000804:	419b      	sbcs	r3, r3
 8000806:	425b      	negs	r3, r3
 8000808:	191b      	adds	r3, r3, r4
 800080a:	18c9      	adds	r1, r1, r3
 800080c:	428c      	cmp	r4, r1
 800080e:	d23a      	bcs.n	8000886 <__aeabi_ddiv+0x502>
 8000810:	4288      	cmp	r0, r1
 8000812:	d863      	bhi.n	80008dc <__aeabi_ddiv+0x558>
 8000814:	d060      	beq.n	80008d8 <__aeabi_ddiv+0x554>
 8000816:	4690      	mov	r8, r2
 8000818:	e752      	b.n	80006c0 <__aeabi_ddiv+0x33c>
 800081a:	42aa      	cmp	r2, r5
 800081c:	d900      	bls.n	8000820 <__aeabi_ddiv+0x49c>
 800081e:	e6ea      	b.n	80005f6 <__aeabi_ddiv+0x272>
 8000820:	4643      	mov	r3, r8
 8000822:	07de      	lsls	r6, r3, #31
 8000824:	0858      	lsrs	r0, r3, #1
 8000826:	086b      	lsrs	r3, r5, #1
 8000828:	431e      	orrs	r6, r3
 800082a:	07ed      	lsls	r5, r5, #31
 800082c:	e6ea      	b.n	8000604 <__aeabi_ddiv+0x280>
 800082e:	4648      	mov	r0, r9
 8000830:	f000 ff70 	bl	8001714 <__clzsi2>
 8000834:	0001      	movs	r1, r0
 8000836:	0002      	movs	r2, r0
 8000838:	3115      	adds	r1, #21
 800083a:	3220      	adds	r2, #32
 800083c:	291c      	cmp	r1, #28
 800083e:	dc00      	bgt.n	8000842 <__aeabi_ddiv+0x4be>
 8000840:	e61a      	b.n	8000478 <__aeabi_ddiv+0xf4>
 8000842:	464b      	mov	r3, r9
 8000844:	3808      	subs	r0, #8
 8000846:	4083      	lsls	r3, r0
 8000848:	2500      	movs	r5, #0
 800084a:	4698      	mov	r8, r3
 800084c:	e620      	b.n	8000490 <__aeabi_ddiv+0x10c>
 800084e:	f000 ff61 	bl	8001714 <__clzsi2>
 8000852:	0003      	movs	r3, r0
 8000854:	001a      	movs	r2, r3
 8000856:	3215      	adds	r2, #21
 8000858:	3020      	adds	r0, #32
 800085a:	2a1c      	cmp	r2, #28
 800085c:	dc00      	bgt.n	8000860 <__aeabi_ddiv+0x4dc>
 800085e:	e630      	b.n	80004c2 <__aeabi_ddiv+0x13e>
 8000860:	4654      	mov	r4, sl
 8000862:	3b08      	subs	r3, #8
 8000864:	2200      	movs	r2, #0
 8000866:	409c      	lsls	r4, r3
 8000868:	e635      	b.n	80004d6 <__aeabi_ddiv+0x152>
 800086a:	230f      	movs	r3, #15
 800086c:	402b      	ands	r3, r5
 800086e:	2b04      	cmp	r3, #4
 8000870:	d100      	bne.n	8000874 <__aeabi_ddiv+0x4f0>
 8000872:	e652      	b.n	800051a <__aeabi_ddiv+0x196>
 8000874:	2305      	movs	r3, #5
 8000876:	425b      	negs	r3, r3
 8000878:	42ab      	cmp	r3, r5
 800087a:	419b      	sbcs	r3, r3
 800087c:	3504      	adds	r5, #4
 800087e:	425b      	negs	r3, r3
 8000880:	08ed      	lsrs	r5, r5, #3
 8000882:	4498      	add	r8, r3
 8000884:	e64a      	b.n	800051c <__aeabi_ddiv+0x198>
 8000886:	428c      	cmp	r4, r1
 8000888:	d1c5      	bne.n	8000816 <__aeabi_ddiv+0x492>
 800088a:	42af      	cmp	r7, r5
 800088c:	d9c0      	bls.n	8000810 <__aeabi_ddiv+0x48c>
 800088e:	4690      	mov	r8, r2
 8000890:	e716      	b.n	80006c0 <__aeabi_ddiv+0x33c>
 8000892:	428a      	cmp	r2, r1
 8000894:	d800      	bhi.n	8000898 <__aeabi_ddiv+0x514>
 8000896:	e6ea      	b.n	800066e <__aeabi_ddiv+0x2ea>
 8000898:	1e83      	subs	r3, r0, #2
 800089a:	1909      	adds	r1, r1, r4
 800089c:	e6e7      	b.n	800066e <__aeabi_ddiv+0x2ea>
 800089e:	4a2a      	ldr	r2, [pc, #168]	; (8000948 <__aeabi_ddiv+0x5c4>)
 80008a0:	0028      	movs	r0, r5
 80008a2:	445a      	add	r2, fp
 80008a4:	4643      	mov	r3, r8
 80008a6:	4095      	lsls	r5, r2
 80008a8:	4093      	lsls	r3, r2
 80008aa:	40c8      	lsrs	r0, r1
 80008ac:	1e6a      	subs	r2, r5, #1
 80008ae:	4195      	sbcs	r5, r2
 80008b0:	4644      	mov	r4, r8
 80008b2:	4303      	orrs	r3, r0
 80008b4:	432b      	orrs	r3, r5
 80008b6:	40cc      	lsrs	r4, r1
 80008b8:	075a      	lsls	r2, r3, #29
 80008ba:	d092      	beq.n	80007e2 <__aeabi_ddiv+0x45e>
 80008bc:	220f      	movs	r2, #15
 80008be:	401a      	ands	r2, r3
 80008c0:	2a04      	cmp	r2, #4
 80008c2:	d188      	bne.n	80007d6 <__aeabi_ddiv+0x452>
 80008c4:	e78d      	b.n	80007e2 <__aeabi_ddiv+0x45e>
 80008c6:	0035      	movs	r5, r6
 80008c8:	4281      	cmp	r1, r0
 80008ca:	d000      	beq.n	80008ce <__aeabi_ddiv+0x54a>
 80008cc:	e74b      	b.n	8000766 <__aeabi_ddiv+0x3e2>
 80008ce:	9a00      	ldr	r2, [sp, #0]
 80008d0:	4293      	cmp	r3, r2
 80008d2:	d000      	beq.n	80008d6 <__aeabi_ddiv+0x552>
 80008d4:	e747      	b.n	8000766 <__aeabi_ddiv+0x3e2>
 80008d6:	e618      	b.n	800050a <__aeabi_ddiv+0x186>
 80008d8:	42ae      	cmp	r6, r5
 80008da:	d99c      	bls.n	8000816 <__aeabi_ddiv+0x492>
 80008dc:	2302      	movs	r3, #2
 80008de:	425b      	negs	r3, r3
 80008e0:	469c      	mov	ip, r3
 80008e2:	9b00      	ldr	r3, [sp, #0]
 80008e4:	44e0      	add	r8, ip
 80008e6:	469c      	mov	ip, r3
 80008e8:	4465      	add	r5, ip
 80008ea:	429d      	cmp	r5, r3
 80008ec:	419b      	sbcs	r3, r3
 80008ee:	425b      	negs	r3, r3
 80008f0:	191b      	adds	r3, r3, r4
 80008f2:	18c9      	adds	r1, r1, r3
 80008f4:	e6e4      	b.n	80006c0 <__aeabi_ddiv+0x33c>
 80008f6:	4a15      	ldr	r2, [pc, #84]	; (800094c <__aeabi_ddiv+0x5c8>)
 80008f8:	445a      	add	r2, fp
 80008fa:	2a00      	cmp	r2, #0
 80008fc:	dc00      	bgt.n	8000900 <__aeabi_ddiv+0x57c>
 80008fe:	e744      	b.n	800078a <__aeabi_ddiv+0x406>
 8000900:	2301      	movs	r3, #1
 8000902:	2500      	movs	r5, #0
 8000904:	4498      	add	r8, r3
 8000906:	e609      	b.n	800051c <__aeabi_ddiv+0x198>
 8000908:	0765      	lsls	r5, r4, #29
 800090a:	0264      	lsls	r4, r4, #9
 800090c:	0b24      	lsrs	r4, r4, #12
 800090e:	08db      	lsrs	r3, r3, #3
 8000910:	431d      	orrs	r5, r3
 8000912:	2300      	movs	r3, #0
 8000914:	e590      	b.n	8000438 <__aeabi_ddiv+0xb4>
 8000916:	9e00      	ldr	r6, [sp, #0]
 8000918:	3d02      	subs	r5, #2
 800091a:	0072      	lsls	r2, r6, #1
 800091c:	42b2      	cmp	r2, r6
 800091e:	41bf      	sbcs	r7, r7
 8000920:	427f      	negs	r7, r7
 8000922:	193c      	adds	r4, r7, r4
 8000924:	1909      	adds	r1, r1, r4
 8000926:	9200      	str	r2, [sp, #0]
 8000928:	e7ce      	b.n	80008c8 <__aeabi_ddiv+0x544>
 800092a:	2480      	movs	r4, #128	; 0x80
 800092c:	4643      	mov	r3, r8
 800092e:	0324      	lsls	r4, r4, #12
 8000930:	431c      	orrs	r4, r3
 8000932:	0324      	lsls	r4, r4, #12
 8000934:	4b06      	ldr	r3, [pc, #24]	; (8000950 <__aeabi_ddiv+0x5cc>)
 8000936:	0b24      	lsrs	r4, r4, #12
 8000938:	e57e      	b.n	8000438 <__aeabi_ddiv+0xb4>
 800093a:	9a00      	ldr	r2, [sp, #0]
 800093c:	429a      	cmp	r2, r3
 800093e:	d3ea      	bcc.n	8000916 <__aeabi_ddiv+0x592>
 8000940:	0035      	movs	r5, r6
 8000942:	e7c4      	b.n	80008ce <__aeabi_ddiv+0x54a>
 8000944:	0000043e 	.word	0x0000043e
 8000948:	0000041e 	.word	0x0000041e
 800094c:	000003ff 	.word	0x000003ff
 8000950:	000007ff 	.word	0x000007ff

08000954 <__aeabi_dmul>:
 8000954:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000956:	4657      	mov	r7, sl
 8000958:	464e      	mov	r6, r9
 800095a:	4645      	mov	r5, r8
 800095c:	46de      	mov	lr, fp
 800095e:	b5e0      	push	{r5, r6, r7, lr}
 8000960:	4698      	mov	r8, r3
 8000962:	030c      	lsls	r4, r1, #12
 8000964:	004b      	lsls	r3, r1, #1
 8000966:	0006      	movs	r6, r0
 8000968:	4692      	mov	sl, r2
 800096a:	b087      	sub	sp, #28
 800096c:	0b24      	lsrs	r4, r4, #12
 800096e:	0d5b      	lsrs	r3, r3, #21
 8000970:	0fcf      	lsrs	r7, r1, #31
 8000972:	2b00      	cmp	r3, #0
 8000974:	d06c      	beq.n	8000a50 <__aeabi_dmul+0xfc>
 8000976:	4add      	ldr	r2, [pc, #884]	; (8000cec <__aeabi_dmul+0x398>)
 8000978:	4293      	cmp	r3, r2
 800097a:	d100      	bne.n	800097e <__aeabi_dmul+0x2a>
 800097c:	e086      	b.n	8000a8c <__aeabi_dmul+0x138>
 800097e:	0f42      	lsrs	r2, r0, #29
 8000980:	00e4      	lsls	r4, r4, #3
 8000982:	4314      	orrs	r4, r2
 8000984:	2280      	movs	r2, #128	; 0x80
 8000986:	0412      	lsls	r2, r2, #16
 8000988:	4314      	orrs	r4, r2
 800098a:	4ad9      	ldr	r2, [pc, #868]	; (8000cf0 <__aeabi_dmul+0x39c>)
 800098c:	00c5      	lsls	r5, r0, #3
 800098e:	4694      	mov	ip, r2
 8000990:	4463      	add	r3, ip
 8000992:	9300      	str	r3, [sp, #0]
 8000994:	2300      	movs	r3, #0
 8000996:	4699      	mov	r9, r3
 8000998:	469b      	mov	fp, r3
 800099a:	4643      	mov	r3, r8
 800099c:	4642      	mov	r2, r8
 800099e:	031e      	lsls	r6, r3, #12
 80009a0:	0fd2      	lsrs	r2, r2, #31
 80009a2:	005b      	lsls	r3, r3, #1
 80009a4:	4650      	mov	r0, sl
 80009a6:	4690      	mov	r8, r2
 80009a8:	0b36      	lsrs	r6, r6, #12
 80009aa:	0d5b      	lsrs	r3, r3, #21
 80009ac:	d100      	bne.n	80009b0 <__aeabi_dmul+0x5c>
 80009ae:	e078      	b.n	8000aa2 <__aeabi_dmul+0x14e>
 80009b0:	4ace      	ldr	r2, [pc, #824]	; (8000cec <__aeabi_dmul+0x398>)
 80009b2:	4293      	cmp	r3, r2
 80009b4:	d01d      	beq.n	80009f2 <__aeabi_dmul+0x9e>
 80009b6:	49ce      	ldr	r1, [pc, #824]	; (8000cf0 <__aeabi_dmul+0x39c>)
 80009b8:	0f42      	lsrs	r2, r0, #29
 80009ba:	468c      	mov	ip, r1
 80009bc:	9900      	ldr	r1, [sp, #0]
 80009be:	4463      	add	r3, ip
 80009c0:	00f6      	lsls	r6, r6, #3
 80009c2:	468c      	mov	ip, r1
 80009c4:	4316      	orrs	r6, r2
 80009c6:	2280      	movs	r2, #128	; 0x80
 80009c8:	449c      	add	ip, r3
 80009ca:	0412      	lsls	r2, r2, #16
 80009cc:	4663      	mov	r3, ip
 80009ce:	4316      	orrs	r6, r2
 80009d0:	00c2      	lsls	r2, r0, #3
 80009d2:	2000      	movs	r0, #0
 80009d4:	9300      	str	r3, [sp, #0]
 80009d6:	9900      	ldr	r1, [sp, #0]
 80009d8:	4643      	mov	r3, r8
 80009da:	3101      	adds	r1, #1
 80009dc:	468c      	mov	ip, r1
 80009de:	4649      	mov	r1, r9
 80009e0:	407b      	eors	r3, r7
 80009e2:	9301      	str	r3, [sp, #4]
 80009e4:	290f      	cmp	r1, #15
 80009e6:	d900      	bls.n	80009ea <__aeabi_dmul+0x96>
 80009e8:	e07e      	b.n	8000ae8 <__aeabi_dmul+0x194>
 80009ea:	4bc2      	ldr	r3, [pc, #776]	; (8000cf4 <__aeabi_dmul+0x3a0>)
 80009ec:	0089      	lsls	r1, r1, #2
 80009ee:	5859      	ldr	r1, [r3, r1]
 80009f0:	468f      	mov	pc, r1
 80009f2:	4652      	mov	r2, sl
 80009f4:	9b00      	ldr	r3, [sp, #0]
 80009f6:	4332      	orrs	r2, r6
 80009f8:	d000      	beq.n	80009fc <__aeabi_dmul+0xa8>
 80009fa:	e156      	b.n	8000caa <__aeabi_dmul+0x356>
 80009fc:	49bb      	ldr	r1, [pc, #748]	; (8000cec <__aeabi_dmul+0x398>)
 80009fe:	2600      	movs	r6, #0
 8000a00:	468c      	mov	ip, r1
 8000a02:	4463      	add	r3, ip
 8000a04:	4649      	mov	r1, r9
 8000a06:	9300      	str	r3, [sp, #0]
 8000a08:	2302      	movs	r3, #2
 8000a0a:	4319      	orrs	r1, r3
 8000a0c:	4689      	mov	r9, r1
 8000a0e:	2002      	movs	r0, #2
 8000a10:	e7e1      	b.n	80009d6 <__aeabi_dmul+0x82>
 8000a12:	4643      	mov	r3, r8
 8000a14:	9301      	str	r3, [sp, #4]
 8000a16:	0034      	movs	r4, r6
 8000a18:	0015      	movs	r5, r2
 8000a1a:	4683      	mov	fp, r0
 8000a1c:	465b      	mov	r3, fp
 8000a1e:	2b02      	cmp	r3, #2
 8000a20:	d05e      	beq.n	8000ae0 <__aeabi_dmul+0x18c>
 8000a22:	2b03      	cmp	r3, #3
 8000a24:	d100      	bne.n	8000a28 <__aeabi_dmul+0xd4>
 8000a26:	e1f3      	b.n	8000e10 <__aeabi_dmul+0x4bc>
 8000a28:	2b01      	cmp	r3, #1
 8000a2a:	d000      	beq.n	8000a2e <__aeabi_dmul+0xda>
 8000a2c:	e118      	b.n	8000c60 <__aeabi_dmul+0x30c>
 8000a2e:	2200      	movs	r2, #0
 8000a30:	2400      	movs	r4, #0
 8000a32:	2500      	movs	r5, #0
 8000a34:	9b01      	ldr	r3, [sp, #4]
 8000a36:	0512      	lsls	r2, r2, #20
 8000a38:	4322      	orrs	r2, r4
 8000a3a:	07db      	lsls	r3, r3, #31
 8000a3c:	431a      	orrs	r2, r3
 8000a3e:	0028      	movs	r0, r5
 8000a40:	0011      	movs	r1, r2
 8000a42:	b007      	add	sp, #28
 8000a44:	bcf0      	pop	{r4, r5, r6, r7}
 8000a46:	46bb      	mov	fp, r7
 8000a48:	46b2      	mov	sl, r6
 8000a4a:	46a9      	mov	r9, r5
 8000a4c:	46a0      	mov	r8, r4
 8000a4e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000a50:	0025      	movs	r5, r4
 8000a52:	4305      	orrs	r5, r0
 8000a54:	d100      	bne.n	8000a58 <__aeabi_dmul+0x104>
 8000a56:	e141      	b.n	8000cdc <__aeabi_dmul+0x388>
 8000a58:	2c00      	cmp	r4, #0
 8000a5a:	d100      	bne.n	8000a5e <__aeabi_dmul+0x10a>
 8000a5c:	e1ad      	b.n	8000dba <__aeabi_dmul+0x466>
 8000a5e:	0020      	movs	r0, r4
 8000a60:	f000 fe58 	bl	8001714 <__clzsi2>
 8000a64:	0001      	movs	r1, r0
 8000a66:	0002      	movs	r2, r0
 8000a68:	390b      	subs	r1, #11
 8000a6a:	231d      	movs	r3, #29
 8000a6c:	0010      	movs	r0, r2
 8000a6e:	1a5b      	subs	r3, r3, r1
 8000a70:	0031      	movs	r1, r6
 8000a72:	0035      	movs	r5, r6
 8000a74:	3808      	subs	r0, #8
 8000a76:	4084      	lsls	r4, r0
 8000a78:	40d9      	lsrs	r1, r3
 8000a7a:	4085      	lsls	r5, r0
 8000a7c:	430c      	orrs	r4, r1
 8000a7e:	489e      	ldr	r0, [pc, #632]	; (8000cf8 <__aeabi_dmul+0x3a4>)
 8000a80:	1a83      	subs	r3, r0, r2
 8000a82:	9300      	str	r3, [sp, #0]
 8000a84:	2300      	movs	r3, #0
 8000a86:	4699      	mov	r9, r3
 8000a88:	469b      	mov	fp, r3
 8000a8a:	e786      	b.n	800099a <__aeabi_dmul+0x46>
 8000a8c:	0005      	movs	r5, r0
 8000a8e:	4325      	orrs	r5, r4
 8000a90:	d000      	beq.n	8000a94 <__aeabi_dmul+0x140>
 8000a92:	e11c      	b.n	8000cce <__aeabi_dmul+0x37a>
 8000a94:	2208      	movs	r2, #8
 8000a96:	9300      	str	r3, [sp, #0]
 8000a98:	2302      	movs	r3, #2
 8000a9a:	2400      	movs	r4, #0
 8000a9c:	4691      	mov	r9, r2
 8000a9e:	469b      	mov	fp, r3
 8000aa0:	e77b      	b.n	800099a <__aeabi_dmul+0x46>
 8000aa2:	4652      	mov	r2, sl
 8000aa4:	4332      	orrs	r2, r6
 8000aa6:	d100      	bne.n	8000aaa <__aeabi_dmul+0x156>
 8000aa8:	e10a      	b.n	8000cc0 <__aeabi_dmul+0x36c>
 8000aaa:	2e00      	cmp	r6, #0
 8000aac:	d100      	bne.n	8000ab0 <__aeabi_dmul+0x15c>
 8000aae:	e176      	b.n	8000d9e <__aeabi_dmul+0x44a>
 8000ab0:	0030      	movs	r0, r6
 8000ab2:	f000 fe2f 	bl	8001714 <__clzsi2>
 8000ab6:	0002      	movs	r2, r0
 8000ab8:	3a0b      	subs	r2, #11
 8000aba:	231d      	movs	r3, #29
 8000abc:	0001      	movs	r1, r0
 8000abe:	1a9b      	subs	r3, r3, r2
 8000ac0:	4652      	mov	r2, sl
 8000ac2:	3908      	subs	r1, #8
 8000ac4:	40da      	lsrs	r2, r3
 8000ac6:	408e      	lsls	r6, r1
 8000ac8:	4316      	orrs	r6, r2
 8000aca:	4652      	mov	r2, sl
 8000acc:	408a      	lsls	r2, r1
 8000ace:	9b00      	ldr	r3, [sp, #0]
 8000ad0:	4989      	ldr	r1, [pc, #548]	; (8000cf8 <__aeabi_dmul+0x3a4>)
 8000ad2:	1a18      	subs	r0, r3, r0
 8000ad4:	0003      	movs	r3, r0
 8000ad6:	468c      	mov	ip, r1
 8000ad8:	4463      	add	r3, ip
 8000ada:	2000      	movs	r0, #0
 8000adc:	9300      	str	r3, [sp, #0]
 8000ade:	e77a      	b.n	80009d6 <__aeabi_dmul+0x82>
 8000ae0:	2400      	movs	r4, #0
 8000ae2:	2500      	movs	r5, #0
 8000ae4:	4a81      	ldr	r2, [pc, #516]	; (8000cec <__aeabi_dmul+0x398>)
 8000ae6:	e7a5      	b.n	8000a34 <__aeabi_dmul+0xe0>
 8000ae8:	0c2f      	lsrs	r7, r5, #16
 8000aea:	042d      	lsls	r5, r5, #16
 8000aec:	0c2d      	lsrs	r5, r5, #16
 8000aee:	002b      	movs	r3, r5
 8000af0:	0c11      	lsrs	r1, r2, #16
 8000af2:	0412      	lsls	r2, r2, #16
 8000af4:	0c12      	lsrs	r2, r2, #16
 8000af6:	4353      	muls	r3, r2
 8000af8:	4698      	mov	r8, r3
 8000afa:	0013      	movs	r3, r2
 8000afc:	0028      	movs	r0, r5
 8000afe:	437b      	muls	r3, r7
 8000b00:	4699      	mov	r9, r3
 8000b02:	4348      	muls	r0, r1
 8000b04:	4448      	add	r0, r9
 8000b06:	4683      	mov	fp, r0
 8000b08:	4640      	mov	r0, r8
 8000b0a:	000b      	movs	r3, r1
 8000b0c:	0c00      	lsrs	r0, r0, #16
 8000b0e:	4682      	mov	sl, r0
 8000b10:	4658      	mov	r0, fp
 8000b12:	437b      	muls	r3, r7
 8000b14:	4450      	add	r0, sl
 8000b16:	9302      	str	r3, [sp, #8]
 8000b18:	4581      	cmp	r9, r0
 8000b1a:	d906      	bls.n	8000b2a <__aeabi_dmul+0x1d6>
 8000b1c:	469a      	mov	sl, r3
 8000b1e:	2380      	movs	r3, #128	; 0x80
 8000b20:	025b      	lsls	r3, r3, #9
 8000b22:	4699      	mov	r9, r3
 8000b24:	44ca      	add	sl, r9
 8000b26:	4653      	mov	r3, sl
 8000b28:	9302      	str	r3, [sp, #8]
 8000b2a:	0c03      	lsrs	r3, r0, #16
 8000b2c:	469b      	mov	fp, r3
 8000b2e:	4643      	mov	r3, r8
 8000b30:	041b      	lsls	r3, r3, #16
 8000b32:	0400      	lsls	r0, r0, #16
 8000b34:	0c1b      	lsrs	r3, r3, #16
 8000b36:	4698      	mov	r8, r3
 8000b38:	0003      	movs	r3, r0
 8000b3a:	4443      	add	r3, r8
 8000b3c:	9304      	str	r3, [sp, #16]
 8000b3e:	0c33      	lsrs	r3, r6, #16
 8000b40:	4699      	mov	r9, r3
 8000b42:	002b      	movs	r3, r5
 8000b44:	0436      	lsls	r6, r6, #16
 8000b46:	0c36      	lsrs	r6, r6, #16
 8000b48:	4373      	muls	r3, r6
 8000b4a:	4698      	mov	r8, r3
 8000b4c:	0033      	movs	r3, r6
 8000b4e:	437b      	muls	r3, r7
 8000b50:	469a      	mov	sl, r3
 8000b52:	464b      	mov	r3, r9
 8000b54:	435d      	muls	r5, r3
 8000b56:	435f      	muls	r7, r3
 8000b58:	4643      	mov	r3, r8
 8000b5a:	4455      	add	r5, sl
 8000b5c:	0c18      	lsrs	r0, r3, #16
 8000b5e:	1940      	adds	r0, r0, r5
 8000b60:	4582      	cmp	sl, r0
 8000b62:	d903      	bls.n	8000b6c <__aeabi_dmul+0x218>
 8000b64:	2380      	movs	r3, #128	; 0x80
 8000b66:	025b      	lsls	r3, r3, #9
 8000b68:	469a      	mov	sl, r3
 8000b6a:	4457      	add	r7, sl
 8000b6c:	0c05      	lsrs	r5, r0, #16
 8000b6e:	19eb      	adds	r3, r5, r7
 8000b70:	9305      	str	r3, [sp, #20]
 8000b72:	4643      	mov	r3, r8
 8000b74:	041d      	lsls	r5, r3, #16
 8000b76:	0c2d      	lsrs	r5, r5, #16
 8000b78:	0400      	lsls	r0, r0, #16
 8000b7a:	1940      	adds	r0, r0, r5
 8000b7c:	0c25      	lsrs	r5, r4, #16
 8000b7e:	0424      	lsls	r4, r4, #16
 8000b80:	0c24      	lsrs	r4, r4, #16
 8000b82:	0027      	movs	r7, r4
 8000b84:	4357      	muls	r7, r2
 8000b86:	436a      	muls	r2, r5
 8000b88:	4690      	mov	r8, r2
 8000b8a:	002a      	movs	r2, r5
 8000b8c:	0c3b      	lsrs	r3, r7, #16
 8000b8e:	469a      	mov	sl, r3
 8000b90:	434a      	muls	r2, r1
 8000b92:	4361      	muls	r1, r4
 8000b94:	4441      	add	r1, r8
 8000b96:	4451      	add	r1, sl
 8000b98:	4483      	add	fp, r0
 8000b9a:	4588      	cmp	r8, r1
 8000b9c:	d903      	bls.n	8000ba6 <__aeabi_dmul+0x252>
 8000b9e:	2380      	movs	r3, #128	; 0x80
 8000ba0:	025b      	lsls	r3, r3, #9
 8000ba2:	4698      	mov	r8, r3
 8000ba4:	4442      	add	r2, r8
 8000ba6:	043f      	lsls	r7, r7, #16
 8000ba8:	0c0b      	lsrs	r3, r1, #16
 8000baa:	0c3f      	lsrs	r7, r7, #16
 8000bac:	0409      	lsls	r1, r1, #16
 8000bae:	19c9      	adds	r1, r1, r7
 8000bb0:	0027      	movs	r7, r4
 8000bb2:	4698      	mov	r8, r3
 8000bb4:	464b      	mov	r3, r9
 8000bb6:	4377      	muls	r7, r6
 8000bb8:	435c      	muls	r4, r3
 8000bba:	436e      	muls	r6, r5
 8000bbc:	435d      	muls	r5, r3
 8000bbe:	0c3b      	lsrs	r3, r7, #16
 8000bc0:	4699      	mov	r9, r3
 8000bc2:	19a4      	adds	r4, r4, r6
 8000bc4:	444c      	add	r4, r9
 8000bc6:	4442      	add	r2, r8
 8000bc8:	9503      	str	r5, [sp, #12]
 8000bca:	42a6      	cmp	r6, r4
 8000bcc:	d904      	bls.n	8000bd8 <__aeabi_dmul+0x284>
 8000bce:	2380      	movs	r3, #128	; 0x80
 8000bd0:	025b      	lsls	r3, r3, #9
 8000bd2:	4698      	mov	r8, r3
 8000bd4:	4445      	add	r5, r8
 8000bd6:	9503      	str	r5, [sp, #12]
 8000bd8:	9b02      	ldr	r3, [sp, #8]
 8000bda:	043f      	lsls	r7, r7, #16
 8000bdc:	445b      	add	r3, fp
 8000bde:	001e      	movs	r6, r3
 8000be0:	4283      	cmp	r3, r0
 8000be2:	4180      	sbcs	r0, r0
 8000be4:	0423      	lsls	r3, r4, #16
 8000be6:	4698      	mov	r8, r3
 8000be8:	9b05      	ldr	r3, [sp, #20]
 8000bea:	0c3f      	lsrs	r7, r7, #16
 8000bec:	4447      	add	r7, r8
 8000bee:	4698      	mov	r8, r3
 8000bf0:	1876      	adds	r6, r6, r1
 8000bf2:	428e      	cmp	r6, r1
 8000bf4:	4189      	sbcs	r1, r1
 8000bf6:	4447      	add	r7, r8
 8000bf8:	4240      	negs	r0, r0
 8000bfa:	183d      	adds	r5, r7, r0
 8000bfc:	46a8      	mov	r8, r5
 8000bfe:	4693      	mov	fp, r2
 8000c00:	4249      	negs	r1, r1
 8000c02:	468a      	mov	sl, r1
 8000c04:	44c3      	add	fp, r8
 8000c06:	429f      	cmp	r7, r3
 8000c08:	41bf      	sbcs	r7, r7
 8000c0a:	4580      	cmp	r8, r0
 8000c0c:	4180      	sbcs	r0, r0
 8000c0e:	9b03      	ldr	r3, [sp, #12]
 8000c10:	44da      	add	sl, fp
 8000c12:	4698      	mov	r8, r3
 8000c14:	4653      	mov	r3, sl
 8000c16:	4240      	negs	r0, r0
 8000c18:	427f      	negs	r7, r7
 8000c1a:	4307      	orrs	r7, r0
 8000c1c:	0c24      	lsrs	r4, r4, #16
 8000c1e:	4593      	cmp	fp, r2
 8000c20:	4192      	sbcs	r2, r2
 8000c22:	458a      	cmp	sl, r1
 8000c24:	4189      	sbcs	r1, r1
 8000c26:	193f      	adds	r7, r7, r4
 8000c28:	0ddc      	lsrs	r4, r3, #23
 8000c2a:	9b04      	ldr	r3, [sp, #16]
 8000c2c:	0275      	lsls	r5, r6, #9
 8000c2e:	431d      	orrs	r5, r3
 8000c30:	1e68      	subs	r0, r5, #1
 8000c32:	4185      	sbcs	r5, r0
 8000c34:	4653      	mov	r3, sl
 8000c36:	4252      	negs	r2, r2
 8000c38:	4249      	negs	r1, r1
 8000c3a:	430a      	orrs	r2, r1
 8000c3c:	18bf      	adds	r7, r7, r2
 8000c3e:	4447      	add	r7, r8
 8000c40:	0df6      	lsrs	r6, r6, #23
 8000c42:	027f      	lsls	r7, r7, #9
 8000c44:	4335      	orrs	r5, r6
 8000c46:	025a      	lsls	r2, r3, #9
 8000c48:	433c      	orrs	r4, r7
 8000c4a:	4315      	orrs	r5, r2
 8000c4c:	01fb      	lsls	r3, r7, #7
 8000c4e:	d400      	bmi.n	8000c52 <__aeabi_dmul+0x2fe>
 8000c50:	e0c1      	b.n	8000dd6 <__aeabi_dmul+0x482>
 8000c52:	2101      	movs	r1, #1
 8000c54:	086a      	lsrs	r2, r5, #1
 8000c56:	400d      	ands	r5, r1
 8000c58:	4315      	orrs	r5, r2
 8000c5a:	07e2      	lsls	r2, r4, #31
 8000c5c:	4315      	orrs	r5, r2
 8000c5e:	0864      	lsrs	r4, r4, #1
 8000c60:	4926      	ldr	r1, [pc, #152]	; (8000cfc <__aeabi_dmul+0x3a8>)
 8000c62:	4461      	add	r1, ip
 8000c64:	2900      	cmp	r1, #0
 8000c66:	dd56      	ble.n	8000d16 <__aeabi_dmul+0x3c2>
 8000c68:	076b      	lsls	r3, r5, #29
 8000c6a:	d009      	beq.n	8000c80 <__aeabi_dmul+0x32c>
 8000c6c:	220f      	movs	r2, #15
 8000c6e:	402a      	ands	r2, r5
 8000c70:	2a04      	cmp	r2, #4
 8000c72:	d005      	beq.n	8000c80 <__aeabi_dmul+0x32c>
 8000c74:	1d2a      	adds	r2, r5, #4
 8000c76:	42aa      	cmp	r2, r5
 8000c78:	41ad      	sbcs	r5, r5
 8000c7a:	426d      	negs	r5, r5
 8000c7c:	1964      	adds	r4, r4, r5
 8000c7e:	0015      	movs	r5, r2
 8000c80:	01e3      	lsls	r3, r4, #7
 8000c82:	d504      	bpl.n	8000c8e <__aeabi_dmul+0x33a>
 8000c84:	2180      	movs	r1, #128	; 0x80
 8000c86:	4a1e      	ldr	r2, [pc, #120]	; (8000d00 <__aeabi_dmul+0x3ac>)
 8000c88:	00c9      	lsls	r1, r1, #3
 8000c8a:	4014      	ands	r4, r2
 8000c8c:	4461      	add	r1, ip
 8000c8e:	4a1d      	ldr	r2, [pc, #116]	; (8000d04 <__aeabi_dmul+0x3b0>)
 8000c90:	4291      	cmp	r1, r2
 8000c92:	dd00      	ble.n	8000c96 <__aeabi_dmul+0x342>
 8000c94:	e724      	b.n	8000ae0 <__aeabi_dmul+0x18c>
 8000c96:	0762      	lsls	r2, r4, #29
 8000c98:	08ed      	lsrs	r5, r5, #3
 8000c9a:	0264      	lsls	r4, r4, #9
 8000c9c:	0549      	lsls	r1, r1, #21
 8000c9e:	4315      	orrs	r5, r2
 8000ca0:	0b24      	lsrs	r4, r4, #12
 8000ca2:	0d4a      	lsrs	r2, r1, #21
 8000ca4:	e6c6      	b.n	8000a34 <__aeabi_dmul+0xe0>
 8000ca6:	9701      	str	r7, [sp, #4]
 8000ca8:	e6b8      	b.n	8000a1c <__aeabi_dmul+0xc8>
 8000caa:	4a10      	ldr	r2, [pc, #64]	; (8000cec <__aeabi_dmul+0x398>)
 8000cac:	2003      	movs	r0, #3
 8000cae:	4694      	mov	ip, r2
 8000cb0:	4463      	add	r3, ip
 8000cb2:	464a      	mov	r2, r9
 8000cb4:	9300      	str	r3, [sp, #0]
 8000cb6:	2303      	movs	r3, #3
 8000cb8:	431a      	orrs	r2, r3
 8000cba:	4691      	mov	r9, r2
 8000cbc:	4652      	mov	r2, sl
 8000cbe:	e68a      	b.n	80009d6 <__aeabi_dmul+0x82>
 8000cc0:	4649      	mov	r1, r9
 8000cc2:	2301      	movs	r3, #1
 8000cc4:	4319      	orrs	r1, r3
 8000cc6:	4689      	mov	r9, r1
 8000cc8:	2600      	movs	r6, #0
 8000cca:	2001      	movs	r0, #1
 8000ccc:	e683      	b.n	80009d6 <__aeabi_dmul+0x82>
 8000cce:	220c      	movs	r2, #12
 8000cd0:	9300      	str	r3, [sp, #0]
 8000cd2:	2303      	movs	r3, #3
 8000cd4:	0005      	movs	r5, r0
 8000cd6:	4691      	mov	r9, r2
 8000cd8:	469b      	mov	fp, r3
 8000cda:	e65e      	b.n	800099a <__aeabi_dmul+0x46>
 8000cdc:	2304      	movs	r3, #4
 8000cde:	4699      	mov	r9, r3
 8000ce0:	2300      	movs	r3, #0
 8000ce2:	9300      	str	r3, [sp, #0]
 8000ce4:	3301      	adds	r3, #1
 8000ce6:	2400      	movs	r4, #0
 8000ce8:	469b      	mov	fp, r3
 8000cea:	e656      	b.n	800099a <__aeabi_dmul+0x46>
 8000cec:	000007ff 	.word	0x000007ff
 8000cf0:	fffffc01 	.word	0xfffffc01
 8000cf4:	0800748c 	.word	0x0800748c
 8000cf8:	fffffc0d 	.word	0xfffffc0d
 8000cfc:	000003ff 	.word	0x000003ff
 8000d00:	feffffff 	.word	0xfeffffff
 8000d04:	000007fe 	.word	0x000007fe
 8000d08:	2300      	movs	r3, #0
 8000d0a:	2480      	movs	r4, #128	; 0x80
 8000d0c:	2500      	movs	r5, #0
 8000d0e:	4a44      	ldr	r2, [pc, #272]	; (8000e20 <__aeabi_dmul+0x4cc>)
 8000d10:	9301      	str	r3, [sp, #4]
 8000d12:	0324      	lsls	r4, r4, #12
 8000d14:	e68e      	b.n	8000a34 <__aeabi_dmul+0xe0>
 8000d16:	2001      	movs	r0, #1
 8000d18:	1a40      	subs	r0, r0, r1
 8000d1a:	2838      	cmp	r0, #56	; 0x38
 8000d1c:	dd00      	ble.n	8000d20 <__aeabi_dmul+0x3cc>
 8000d1e:	e686      	b.n	8000a2e <__aeabi_dmul+0xda>
 8000d20:	281f      	cmp	r0, #31
 8000d22:	dd5b      	ble.n	8000ddc <__aeabi_dmul+0x488>
 8000d24:	221f      	movs	r2, #31
 8000d26:	0023      	movs	r3, r4
 8000d28:	4252      	negs	r2, r2
 8000d2a:	1a51      	subs	r1, r2, r1
 8000d2c:	40cb      	lsrs	r3, r1
 8000d2e:	0019      	movs	r1, r3
 8000d30:	2820      	cmp	r0, #32
 8000d32:	d003      	beq.n	8000d3c <__aeabi_dmul+0x3e8>
 8000d34:	4a3b      	ldr	r2, [pc, #236]	; (8000e24 <__aeabi_dmul+0x4d0>)
 8000d36:	4462      	add	r2, ip
 8000d38:	4094      	lsls	r4, r2
 8000d3a:	4325      	orrs	r5, r4
 8000d3c:	1e6a      	subs	r2, r5, #1
 8000d3e:	4195      	sbcs	r5, r2
 8000d40:	002a      	movs	r2, r5
 8000d42:	430a      	orrs	r2, r1
 8000d44:	2107      	movs	r1, #7
 8000d46:	000d      	movs	r5, r1
 8000d48:	2400      	movs	r4, #0
 8000d4a:	4015      	ands	r5, r2
 8000d4c:	4211      	tst	r1, r2
 8000d4e:	d05b      	beq.n	8000e08 <__aeabi_dmul+0x4b4>
 8000d50:	210f      	movs	r1, #15
 8000d52:	2400      	movs	r4, #0
 8000d54:	4011      	ands	r1, r2
 8000d56:	2904      	cmp	r1, #4
 8000d58:	d053      	beq.n	8000e02 <__aeabi_dmul+0x4ae>
 8000d5a:	1d11      	adds	r1, r2, #4
 8000d5c:	4291      	cmp	r1, r2
 8000d5e:	4192      	sbcs	r2, r2
 8000d60:	4252      	negs	r2, r2
 8000d62:	18a4      	adds	r4, r4, r2
 8000d64:	000a      	movs	r2, r1
 8000d66:	0223      	lsls	r3, r4, #8
 8000d68:	d54b      	bpl.n	8000e02 <__aeabi_dmul+0x4ae>
 8000d6a:	2201      	movs	r2, #1
 8000d6c:	2400      	movs	r4, #0
 8000d6e:	2500      	movs	r5, #0
 8000d70:	e660      	b.n	8000a34 <__aeabi_dmul+0xe0>
 8000d72:	2380      	movs	r3, #128	; 0x80
 8000d74:	031b      	lsls	r3, r3, #12
 8000d76:	421c      	tst	r4, r3
 8000d78:	d009      	beq.n	8000d8e <__aeabi_dmul+0x43a>
 8000d7a:	421e      	tst	r6, r3
 8000d7c:	d107      	bne.n	8000d8e <__aeabi_dmul+0x43a>
 8000d7e:	4333      	orrs	r3, r6
 8000d80:	031c      	lsls	r4, r3, #12
 8000d82:	4643      	mov	r3, r8
 8000d84:	0015      	movs	r5, r2
 8000d86:	0b24      	lsrs	r4, r4, #12
 8000d88:	4a25      	ldr	r2, [pc, #148]	; (8000e20 <__aeabi_dmul+0x4cc>)
 8000d8a:	9301      	str	r3, [sp, #4]
 8000d8c:	e652      	b.n	8000a34 <__aeabi_dmul+0xe0>
 8000d8e:	2280      	movs	r2, #128	; 0x80
 8000d90:	0312      	lsls	r2, r2, #12
 8000d92:	4314      	orrs	r4, r2
 8000d94:	0324      	lsls	r4, r4, #12
 8000d96:	4a22      	ldr	r2, [pc, #136]	; (8000e20 <__aeabi_dmul+0x4cc>)
 8000d98:	0b24      	lsrs	r4, r4, #12
 8000d9a:	9701      	str	r7, [sp, #4]
 8000d9c:	e64a      	b.n	8000a34 <__aeabi_dmul+0xe0>
 8000d9e:	f000 fcb9 	bl	8001714 <__clzsi2>
 8000da2:	0003      	movs	r3, r0
 8000da4:	001a      	movs	r2, r3
 8000da6:	3215      	adds	r2, #21
 8000da8:	3020      	adds	r0, #32
 8000daa:	2a1c      	cmp	r2, #28
 8000dac:	dc00      	bgt.n	8000db0 <__aeabi_dmul+0x45c>
 8000dae:	e684      	b.n	8000aba <__aeabi_dmul+0x166>
 8000db0:	4656      	mov	r6, sl
 8000db2:	3b08      	subs	r3, #8
 8000db4:	2200      	movs	r2, #0
 8000db6:	409e      	lsls	r6, r3
 8000db8:	e689      	b.n	8000ace <__aeabi_dmul+0x17a>
 8000dba:	f000 fcab 	bl	8001714 <__clzsi2>
 8000dbe:	0001      	movs	r1, r0
 8000dc0:	0002      	movs	r2, r0
 8000dc2:	3115      	adds	r1, #21
 8000dc4:	3220      	adds	r2, #32
 8000dc6:	291c      	cmp	r1, #28
 8000dc8:	dc00      	bgt.n	8000dcc <__aeabi_dmul+0x478>
 8000dca:	e64e      	b.n	8000a6a <__aeabi_dmul+0x116>
 8000dcc:	0034      	movs	r4, r6
 8000dce:	3808      	subs	r0, #8
 8000dd0:	2500      	movs	r5, #0
 8000dd2:	4084      	lsls	r4, r0
 8000dd4:	e653      	b.n	8000a7e <__aeabi_dmul+0x12a>
 8000dd6:	9b00      	ldr	r3, [sp, #0]
 8000dd8:	469c      	mov	ip, r3
 8000dda:	e741      	b.n	8000c60 <__aeabi_dmul+0x30c>
 8000ddc:	4912      	ldr	r1, [pc, #72]	; (8000e28 <__aeabi_dmul+0x4d4>)
 8000dde:	0022      	movs	r2, r4
 8000de0:	4461      	add	r1, ip
 8000de2:	002e      	movs	r6, r5
 8000de4:	408d      	lsls	r5, r1
 8000de6:	408a      	lsls	r2, r1
 8000de8:	40c6      	lsrs	r6, r0
 8000dea:	1e69      	subs	r1, r5, #1
 8000dec:	418d      	sbcs	r5, r1
 8000dee:	4332      	orrs	r2, r6
 8000df0:	432a      	orrs	r2, r5
 8000df2:	40c4      	lsrs	r4, r0
 8000df4:	0753      	lsls	r3, r2, #29
 8000df6:	d0b6      	beq.n	8000d66 <__aeabi_dmul+0x412>
 8000df8:	210f      	movs	r1, #15
 8000dfa:	4011      	ands	r1, r2
 8000dfc:	2904      	cmp	r1, #4
 8000dfe:	d1ac      	bne.n	8000d5a <__aeabi_dmul+0x406>
 8000e00:	e7b1      	b.n	8000d66 <__aeabi_dmul+0x412>
 8000e02:	0765      	lsls	r5, r4, #29
 8000e04:	0264      	lsls	r4, r4, #9
 8000e06:	0b24      	lsrs	r4, r4, #12
 8000e08:	08d2      	lsrs	r2, r2, #3
 8000e0a:	4315      	orrs	r5, r2
 8000e0c:	2200      	movs	r2, #0
 8000e0e:	e611      	b.n	8000a34 <__aeabi_dmul+0xe0>
 8000e10:	2280      	movs	r2, #128	; 0x80
 8000e12:	0312      	lsls	r2, r2, #12
 8000e14:	4314      	orrs	r4, r2
 8000e16:	0324      	lsls	r4, r4, #12
 8000e18:	4a01      	ldr	r2, [pc, #4]	; (8000e20 <__aeabi_dmul+0x4cc>)
 8000e1a:	0b24      	lsrs	r4, r4, #12
 8000e1c:	e60a      	b.n	8000a34 <__aeabi_dmul+0xe0>
 8000e1e:	46c0      	nop			; (mov r8, r8)
 8000e20:	000007ff 	.word	0x000007ff
 8000e24:	0000043e 	.word	0x0000043e
 8000e28:	0000041e 	.word	0x0000041e

08000e2c <__aeabi_dsub>:
 8000e2c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000e2e:	4657      	mov	r7, sl
 8000e30:	464e      	mov	r6, r9
 8000e32:	4645      	mov	r5, r8
 8000e34:	46de      	mov	lr, fp
 8000e36:	0004      	movs	r4, r0
 8000e38:	b5e0      	push	{r5, r6, r7, lr}
 8000e3a:	001f      	movs	r7, r3
 8000e3c:	0010      	movs	r0, r2
 8000e3e:	030b      	lsls	r3, r1, #12
 8000e40:	0f62      	lsrs	r2, r4, #29
 8000e42:	004e      	lsls	r6, r1, #1
 8000e44:	0fcd      	lsrs	r5, r1, #31
 8000e46:	0a5b      	lsrs	r3, r3, #9
 8000e48:	0339      	lsls	r1, r7, #12
 8000e4a:	4313      	orrs	r3, r2
 8000e4c:	0a49      	lsrs	r1, r1, #9
 8000e4e:	00e2      	lsls	r2, r4, #3
 8000e50:	0f44      	lsrs	r4, r0, #29
 8000e52:	4321      	orrs	r1, r4
 8000e54:	4cc2      	ldr	r4, [pc, #776]	; (8001160 <__aeabi_dsub+0x334>)
 8000e56:	4691      	mov	r9, r2
 8000e58:	4692      	mov	sl, r2
 8000e5a:	00c0      	lsls	r0, r0, #3
 8000e5c:	007a      	lsls	r2, r7, #1
 8000e5e:	4680      	mov	r8, r0
 8000e60:	0d76      	lsrs	r6, r6, #21
 8000e62:	0d52      	lsrs	r2, r2, #21
 8000e64:	0fff      	lsrs	r7, r7, #31
 8000e66:	42a2      	cmp	r2, r4
 8000e68:	d100      	bne.n	8000e6c <__aeabi_dsub+0x40>
 8000e6a:	e0b4      	b.n	8000fd6 <__aeabi_dsub+0x1aa>
 8000e6c:	2401      	movs	r4, #1
 8000e6e:	4067      	eors	r7, r4
 8000e70:	46bb      	mov	fp, r7
 8000e72:	42bd      	cmp	r5, r7
 8000e74:	d100      	bne.n	8000e78 <__aeabi_dsub+0x4c>
 8000e76:	e088      	b.n	8000f8a <__aeabi_dsub+0x15e>
 8000e78:	1ab4      	subs	r4, r6, r2
 8000e7a:	46a4      	mov	ip, r4
 8000e7c:	2c00      	cmp	r4, #0
 8000e7e:	dc00      	bgt.n	8000e82 <__aeabi_dsub+0x56>
 8000e80:	e0b2      	b.n	8000fe8 <__aeabi_dsub+0x1bc>
 8000e82:	2a00      	cmp	r2, #0
 8000e84:	d100      	bne.n	8000e88 <__aeabi_dsub+0x5c>
 8000e86:	e0c5      	b.n	8001014 <__aeabi_dsub+0x1e8>
 8000e88:	4ab5      	ldr	r2, [pc, #724]	; (8001160 <__aeabi_dsub+0x334>)
 8000e8a:	4296      	cmp	r6, r2
 8000e8c:	d100      	bne.n	8000e90 <__aeabi_dsub+0x64>
 8000e8e:	e28b      	b.n	80013a8 <__aeabi_dsub+0x57c>
 8000e90:	2280      	movs	r2, #128	; 0x80
 8000e92:	0412      	lsls	r2, r2, #16
 8000e94:	4311      	orrs	r1, r2
 8000e96:	4662      	mov	r2, ip
 8000e98:	2a38      	cmp	r2, #56	; 0x38
 8000e9a:	dd00      	ble.n	8000e9e <__aeabi_dsub+0x72>
 8000e9c:	e1a1      	b.n	80011e2 <__aeabi_dsub+0x3b6>
 8000e9e:	2a1f      	cmp	r2, #31
 8000ea0:	dd00      	ble.n	8000ea4 <__aeabi_dsub+0x78>
 8000ea2:	e216      	b.n	80012d2 <__aeabi_dsub+0x4a6>
 8000ea4:	2720      	movs	r7, #32
 8000ea6:	000c      	movs	r4, r1
 8000ea8:	1abf      	subs	r7, r7, r2
 8000eaa:	40bc      	lsls	r4, r7
 8000eac:	0002      	movs	r2, r0
 8000eae:	46a0      	mov	r8, r4
 8000eb0:	4664      	mov	r4, ip
 8000eb2:	40b8      	lsls	r0, r7
 8000eb4:	40e2      	lsrs	r2, r4
 8000eb6:	4644      	mov	r4, r8
 8000eb8:	4314      	orrs	r4, r2
 8000eba:	0002      	movs	r2, r0
 8000ebc:	1e50      	subs	r0, r2, #1
 8000ebe:	4182      	sbcs	r2, r0
 8000ec0:	4660      	mov	r0, ip
 8000ec2:	40c1      	lsrs	r1, r0
 8000ec4:	4322      	orrs	r2, r4
 8000ec6:	1a5b      	subs	r3, r3, r1
 8000ec8:	4649      	mov	r1, r9
 8000eca:	1a8c      	subs	r4, r1, r2
 8000ecc:	45a1      	cmp	r9, r4
 8000ece:	4192      	sbcs	r2, r2
 8000ed0:	4252      	negs	r2, r2
 8000ed2:	1a9b      	subs	r3, r3, r2
 8000ed4:	4698      	mov	r8, r3
 8000ed6:	4643      	mov	r3, r8
 8000ed8:	021b      	lsls	r3, r3, #8
 8000eda:	d400      	bmi.n	8000ede <__aeabi_dsub+0xb2>
 8000edc:	e117      	b.n	800110e <__aeabi_dsub+0x2e2>
 8000ede:	4643      	mov	r3, r8
 8000ee0:	025b      	lsls	r3, r3, #9
 8000ee2:	0a5b      	lsrs	r3, r3, #9
 8000ee4:	4698      	mov	r8, r3
 8000ee6:	4643      	mov	r3, r8
 8000ee8:	2b00      	cmp	r3, #0
 8000eea:	d100      	bne.n	8000eee <__aeabi_dsub+0xc2>
 8000eec:	e16c      	b.n	80011c8 <__aeabi_dsub+0x39c>
 8000eee:	4640      	mov	r0, r8
 8000ef0:	f000 fc10 	bl	8001714 <__clzsi2>
 8000ef4:	0002      	movs	r2, r0
 8000ef6:	3a08      	subs	r2, #8
 8000ef8:	2120      	movs	r1, #32
 8000efa:	0020      	movs	r0, r4
 8000efc:	4643      	mov	r3, r8
 8000efe:	1a89      	subs	r1, r1, r2
 8000f00:	4093      	lsls	r3, r2
 8000f02:	40c8      	lsrs	r0, r1
 8000f04:	4094      	lsls	r4, r2
 8000f06:	4303      	orrs	r3, r0
 8000f08:	4296      	cmp	r6, r2
 8000f0a:	dd00      	ble.n	8000f0e <__aeabi_dsub+0xe2>
 8000f0c:	e157      	b.n	80011be <__aeabi_dsub+0x392>
 8000f0e:	1b96      	subs	r6, r2, r6
 8000f10:	1c71      	adds	r1, r6, #1
 8000f12:	291f      	cmp	r1, #31
 8000f14:	dd00      	ble.n	8000f18 <__aeabi_dsub+0xec>
 8000f16:	e1cb      	b.n	80012b0 <__aeabi_dsub+0x484>
 8000f18:	2220      	movs	r2, #32
 8000f1a:	0018      	movs	r0, r3
 8000f1c:	0026      	movs	r6, r4
 8000f1e:	1a52      	subs	r2, r2, r1
 8000f20:	4094      	lsls	r4, r2
 8000f22:	4090      	lsls	r0, r2
 8000f24:	40ce      	lsrs	r6, r1
 8000f26:	40cb      	lsrs	r3, r1
 8000f28:	1e62      	subs	r2, r4, #1
 8000f2a:	4194      	sbcs	r4, r2
 8000f2c:	4330      	orrs	r0, r6
 8000f2e:	4698      	mov	r8, r3
 8000f30:	2600      	movs	r6, #0
 8000f32:	4304      	orrs	r4, r0
 8000f34:	0763      	lsls	r3, r4, #29
 8000f36:	d009      	beq.n	8000f4c <__aeabi_dsub+0x120>
 8000f38:	230f      	movs	r3, #15
 8000f3a:	4023      	ands	r3, r4
 8000f3c:	2b04      	cmp	r3, #4
 8000f3e:	d005      	beq.n	8000f4c <__aeabi_dsub+0x120>
 8000f40:	1d23      	adds	r3, r4, #4
 8000f42:	42a3      	cmp	r3, r4
 8000f44:	41a4      	sbcs	r4, r4
 8000f46:	4264      	negs	r4, r4
 8000f48:	44a0      	add	r8, r4
 8000f4a:	001c      	movs	r4, r3
 8000f4c:	4643      	mov	r3, r8
 8000f4e:	021b      	lsls	r3, r3, #8
 8000f50:	d400      	bmi.n	8000f54 <__aeabi_dsub+0x128>
 8000f52:	e0df      	b.n	8001114 <__aeabi_dsub+0x2e8>
 8000f54:	4b82      	ldr	r3, [pc, #520]	; (8001160 <__aeabi_dsub+0x334>)
 8000f56:	3601      	adds	r6, #1
 8000f58:	429e      	cmp	r6, r3
 8000f5a:	d100      	bne.n	8000f5e <__aeabi_dsub+0x132>
 8000f5c:	e0fb      	b.n	8001156 <__aeabi_dsub+0x32a>
 8000f5e:	4642      	mov	r2, r8
 8000f60:	4b80      	ldr	r3, [pc, #512]	; (8001164 <__aeabi_dsub+0x338>)
 8000f62:	08e4      	lsrs	r4, r4, #3
 8000f64:	401a      	ands	r2, r3
 8000f66:	0013      	movs	r3, r2
 8000f68:	0571      	lsls	r1, r6, #21
 8000f6a:	0752      	lsls	r2, r2, #29
 8000f6c:	025b      	lsls	r3, r3, #9
 8000f6e:	4322      	orrs	r2, r4
 8000f70:	0b1b      	lsrs	r3, r3, #12
 8000f72:	0d49      	lsrs	r1, r1, #21
 8000f74:	0509      	lsls	r1, r1, #20
 8000f76:	07ed      	lsls	r5, r5, #31
 8000f78:	4319      	orrs	r1, r3
 8000f7a:	4329      	orrs	r1, r5
 8000f7c:	0010      	movs	r0, r2
 8000f7e:	bcf0      	pop	{r4, r5, r6, r7}
 8000f80:	46bb      	mov	fp, r7
 8000f82:	46b2      	mov	sl, r6
 8000f84:	46a9      	mov	r9, r5
 8000f86:	46a0      	mov	r8, r4
 8000f88:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8000f8a:	1ab4      	subs	r4, r6, r2
 8000f8c:	46a4      	mov	ip, r4
 8000f8e:	2c00      	cmp	r4, #0
 8000f90:	dd58      	ble.n	8001044 <__aeabi_dsub+0x218>
 8000f92:	2a00      	cmp	r2, #0
 8000f94:	d100      	bne.n	8000f98 <__aeabi_dsub+0x16c>
 8000f96:	e09e      	b.n	80010d6 <__aeabi_dsub+0x2aa>
 8000f98:	4a71      	ldr	r2, [pc, #452]	; (8001160 <__aeabi_dsub+0x334>)
 8000f9a:	4296      	cmp	r6, r2
 8000f9c:	d100      	bne.n	8000fa0 <__aeabi_dsub+0x174>
 8000f9e:	e13b      	b.n	8001218 <__aeabi_dsub+0x3ec>
 8000fa0:	2280      	movs	r2, #128	; 0x80
 8000fa2:	0412      	lsls	r2, r2, #16
 8000fa4:	4311      	orrs	r1, r2
 8000fa6:	4662      	mov	r2, ip
 8000fa8:	2a38      	cmp	r2, #56	; 0x38
 8000faa:	dd00      	ble.n	8000fae <__aeabi_dsub+0x182>
 8000fac:	e0c1      	b.n	8001132 <__aeabi_dsub+0x306>
 8000fae:	2a1f      	cmp	r2, #31
 8000fb0:	dc00      	bgt.n	8000fb4 <__aeabi_dsub+0x188>
 8000fb2:	e1bb      	b.n	800132c <__aeabi_dsub+0x500>
 8000fb4:	000c      	movs	r4, r1
 8000fb6:	3a20      	subs	r2, #32
 8000fb8:	40d4      	lsrs	r4, r2
 8000fba:	0022      	movs	r2, r4
 8000fbc:	4664      	mov	r4, ip
 8000fbe:	2c20      	cmp	r4, #32
 8000fc0:	d004      	beq.n	8000fcc <__aeabi_dsub+0x1a0>
 8000fc2:	2740      	movs	r7, #64	; 0x40
 8000fc4:	1b3f      	subs	r7, r7, r4
 8000fc6:	40b9      	lsls	r1, r7
 8000fc8:	4308      	orrs	r0, r1
 8000fca:	4680      	mov	r8, r0
 8000fcc:	4644      	mov	r4, r8
 8000fce:	1e61      	subs	r1, r4, #1
 8000fd0:	418c      	sbcs	r4, r1
 8000fd2:	4314      	orrs	r4, r2
 8000fd4:	e0b1      	b.n	800113a <__aeabi_dsub+0x30e>
 8000fd6:	000c      	movs	r4, r1
 8000fd8:	4304      	orrs	r4, r0
 8000fda:	d02a      	beq.n	8001032 <__aeabi_dsub+0x206>
 8000fdc:	46bb      	mov	fp, r7
 8000fde:	42bd      	cmp	r5, r7
 8000fe0:	d02d      	beq.n	800103e <__aeabi_dsub+0x212>
 8000fe2:	4c61      	ldr	r4, [pc, #388]	; (8001168 <__aeabi_dsub+0x33c>)
 8000fe4:	46a4      	mov	ip, r4
 8000fe6:	44b4      	add	ip, r6
 8000fe8:	4664      	mov	r4, ip
 8000fea:	2c00      	cmp	r4, #0
 8000fec:	d05c      	beq.n	80010a8 <__aeabi_dsub+0x27c>
 8000fee:	1b94      	subs	r4, r2, r6
 8000ff0:	46a4      	mov	ip, r4
 8000ff2:	2e00      	cmp	r6, #0
 8000ff4:	d000      	beq.n	8000ff8 <__aeabi_dsub+0x1cc>
 8000ff6:	e115      	b.n	8001224 <__aeabi_dsub+0x3f8>
 8000ff8:	464d      	mov	r5, r9
 8000ffa:	431d      	orrs	r5, r3
 8000ffc:	d100      	bne.n	8001000 <__aeabi_dsub+0x1d4>
 8000ffe:	e1c3      	b.n	8001388 <__aeabi_dsub+0x55c>
 8001000:	1e65      	subs	r5, r4, #1
 8001002:	2c01      	cmp	r4, #1
 8001004:	d100      	bne.n	8001008 <__aeabi_dsub+0x1dc>
 8001006:	e20c      	b.n	8001422 <__aeabi_dsub+0x5f6>
 8001008:	4e55      	ldr	r6, [pc, #340]	; (8001160 <__aeabi_dsub+0x334>)
 800100a:	42b4      	cmp	r4, r6
 800100c:	d100      	bne.n	8001010 <__aeabi_dsub+0x1e4>
 800100e:	e1f8      	b.n	8001402 <__aeabi_dsub+0x5d6>
 8001010:	46ac      	mov	ip, r5
 8001012:	e10e      	b.n	8001232 <__aeabi_dsub+0x406>
 8001014:	000a      	movs	r2, r1
 8001016:	4302      	orrs	r2, r0
 8001018:	d100      	bne.n	800101c <__aeabi_dsub+0x1f0>
 800101a:	e136      	b.n	800128a <__aeabi_dsub+0x45e>
 800101c:	0022      	movs	r2, r4
 800101e:	3a01      	subs	r2, #1
 8001020:	2c01      	cmp	r4, #1
 8001022:	d100      	bne.n	8001026 <__aeabi_dsub+0x1fa>
 8001024:	e1c6      	b.n	80013b4 <__aeabi_dsub+0x588>
 8001026:	4c4e      	ldr	r4, [pc, #312]	; (8001160 <__aeabi_dsub+0x334>)
 8001028:	45a4      	cmp	ip, r4
 800102a:	d100      	bne.n	800102e <__aeabi_dsub+0x202>
 800102c:	e0f4      	b.n	8001218 <__aeabi_dsub+0x3ec>
 800102e:	4694      	mov	ip, r2
 8001030:	e731      	b.n	8000e96 <__aeabi_dsub+0x6a>
 8001032:	2401      	movs	r4, #1
 8001034:	4067      	eors	r7, r4
 8001036:	46bb      	mov	fp, r7
 8001038:	42bd      	cmp	r5, r7
 800103a:	d000      	beq.n	800103e <__aeabi_dsub+0x212>
 800103c:	e71c      	b.n	8000e78 <__aeabi_dsub+0x4c>
 800103e:	4c4a      	ldr	r4, [pc, #296]	; (8001168 <__aeabi_dsub+0x33c>)
 8001040:	46a4      	mov	ip, r4
 8001042:	44b4      	add	ip, r6
 8001044:	4664      	mov	r4, ip
 8001046:	2c00      	cmp	r4, #0
 8001048:	d100      	bne.n	800104c <__aeabi_dsub+0x220>
 800104a:	e0cf      	b.n	80011ec <__aeabi_dsub+0x3c0>
 800104c:	1b94      	subs	r4, r2, r6
 800104e:	46a4      	mov	ip, r4
 8001050:	2e00      	cmp	r6, #0
 8001052:	d100      	bne.n	8001056 <__aeabi_dsub+0x22a>
 8001054:	e15c      	b.n	8001310 <__aeabi_dsub+0x4e4>
 8001056:	4e42      	ldr	r6, [pc, #264]	; (8001160 <__aeabi_dsub+0x334>)
 8001058:	42b2      	cmp	r2, r6
 800105a:	d100      	bne.n	800105e <__aeabi_dsub+0x232>
 800105c:	e1ec      	b.n	8001438 <__aeabi_dsub+0x60c>
 800105e:	2680      	movs	r6, #128	; 0x80
 8001060:	0436      	lsls	r6, r6, #16
 8001062:	4333      	orrs	r3, r6
 8001064:	4664      	mov	r4, ip
 8001066:	2c38      	cmp	r4, #56	; 0x38
 8001068:	dd00      	ble.n	800106c <__aeabi_dsub+0x240>
 800106a:	e1b3      	b.n	80013d4 <__aeabi_dsub+0x5a8>
 800106c:	2c1f      	cmp	r4, #31
 800106e:	dd00      	ble.n	8001072 <__aeabi_dsub+0x246>
 8001070:	e238      	b.n	80014e4 <__aeabi_dsub+0x6b8>
 8001072:	2620      	movs	r6, #32
 8001074:	1b36      	subs	r6, r6, r4
 8001076:	001c      	movs	r4, r3
 8001078:	40b4      	lsls	r4, r6
 800107a:	464f      	mov	r7, r9
 800107c:	46a0      	mov	r8, r4
 800107e:	4664      	mov	r4, ip
 8001080:	40e7      	lsrs	r7, r4
 8001082:	4644      	mov	r4, r8
 8001084:	433c      	orrs	r4, r7
 8001086:	464f      	mov	r7, r9
 8001088:	40b7      	lsls	r7, r6
 800108a:	003e      	movs	r6, r7
 800108c:	1e77      	subs	r7, r6, #1
 800108e:	41be      	sbcs	r6, r7
 8001090:	4334      	orrs	r4, r6
 8001092:	4666      	mov	r6, ip
 8001094:	40f3      	lsrs	r3, r6
 8001096:	18c9      	adds	r1, r1, r3
 8001098:	1824      	adds	r4, r4, r0
 800109a:	4284      	cmp	r4, r0
 800109c:	419b      	sbcs	r3, r3
 800109e:	425b      	negs	r3, r3
 80010a0:	4698      	mov	r8, r3
 80010a2:	0016      	movs	r6, r2
 80010a4:	4488      	add	r8, r1
 80010a6:	e04e      	b.n	8001146 <__aeabi_dsub+0x31a>
 80010a8:	4a30      	ldr	r2, [pc, #192]	; (800116c <__aeabi_dsub+0x340>)
 80010aa:	1c74      	adds	r4, r6, #1
 80010ac:	4214      	tst	r4, r2
 80010ae:	d000      	beq.n	80010b2 <__aeabi_dsub+0x286>
 80010b0:	e0d6      	b.n	8001260 <__aeabi_dsub+0x434>
 80010b2:	464a      	mov	r2, r9
 80010b4:	431a      	orrs	r2, r3
 80010b6:	2e00      	cmp	r6, #0
 80010b8:	d000      	beq.n	80010bc <__aeabi_dsub+0x290>
 80010ba:	e15b      	b.n	8001374 <__aeabi_dsub+0x548>
 80010bc:	2a00      	cmp	r2, #0
 80010be:	d100      	bne.n	80010c2 <__aeabi_dsub+0x296>
 80010c0:	e1a5      	b.n	800140e <__aeabi_dsub+0x5e2>
 80010c2:	000a      	movs	r2, r1
 80010c4:	4302      	orrs	r2, r0
 80010c6:	d000      	beq.n	80010ca <__aeabi_dsub+0x29e>
 80010c8:	e1bb      	b.n	8001442 <__aeabi_dsub+0x616>
 80010ca:	464a      	mov	r2, r9
 80010cc:	0759      	lsls	r1, r3, #29
 80010ce:	08d2      	lsrs	r2, r2, #3
 80010d0:	430a      	orrs	r2, r1
 80010d2:	08db      	lsrs	r3, r3, #3
 80010d4:	e027      	b.n	8001126 <__aeabi_dsub+0x2fa>
 80010d6:	000a      	movs	r2, r1
 80010d8:	4302      	orrs	r2, r0
 80010da:	d100      	bne.n	80010de <__aeabi_dsub+0x2b2>
 80010dc:	e174      	b.n	80013c8 <__aeabi_dsub+0x59c>
 80010de:	0022      	movs	r2, r4
 80010e0:	3a01      	subs	r2, #1
 80010e2:	2c01      	cmp	r4, #1
 80010e4:	d005      	beq.n	80010f2 <__aeabi_dsub+0x2c6>
 80010e6:	4c1e      	ldr	r4, [pc, #120]	; (8001160 <__aeabi_dsub+0x334>)
 80010e8:	45a4      	cmp	ip, r4
 80010ea:	d100      	bne.n	80010ee <__aeabi_dsub+0x2c2>
 80010ec:	e094      	b.n	8001218 <__aeabi_dsub+0x3ec>
 80010ee:	4694      	mov	ip, r2
 80010f0:	e759      	b.n	8000fa6 <__aeabi_dsub+0x17a>
 80010f2:	4448      	add	r0, r9
 80010f4:	4548      	cmp	r0, r9
 80010f6:	4192      	sbcs	r2, r2
 80010f8:	185b      	adds	r3, r3, r1
 80010fa:	4698      	mov	r8, r3
 80010fc:	0004      	movs	r4, r0
 80010fe:	4252      	negs	r2, r2
 8001100:	4490      	add	r8, r2
 8001102:	4643      	mov	r3, r8
 8001104:	2602      	movs	r6, #2
 8001106:	021b      	lsls	r3, r3, #8
 8001108:	d500      	bpl.n	800110c <__aeabi_dsub+0x2e0>
 800110a:	e0c4      	b.n	8001296 <__aeabi_dsub+0x46a>
 800110c:	3e01      	subs	r6, #1
 800110e:	0763      	lsls	r3, r4, #29
 8001110:	d000      	beq.n	8001114 <__aeabi_dsub+0x2e8>
 8001112:	e711      	b.n	8000f38 <__aeabi_dsub+0x10c>
 8001114:	4643      	mov	r3, r8
 8001116:	46b4      	mov	ip, r6
 8001118:	0759      	lsls	r1, r3, #29
 800111a:	08e2      	lsrs	r2, r4, #3
 800111c:	430a      	orrs	r2, r1
 800111e:	08db      	lsrs	r3, r3, #3
 8001120:	490f      	ldr	r1, [pc, #60]	; (8001160 <__aeabi_dsub+0x334>)
 8001122:	458c      	cmp	ip, r1
 8001124:	d040      	beq.n	80011a8 <__aeabi_dsub+0x37c>
 8001126:	4661      	mov	r1, ip
 8001128:	031b      	lsls	r3, r3, #12
 800112a:	0549      	lsls	r1, r1, #21
 800112c:	0b1b      	lsrs	r3, r3, #12
 800112e:	0d49      	lsrs	r1, r1, #21
 8001130:	e720      	b.n	8000f74 <__aeabi_dsub+0x148>
 8001132:	4301      	orrs	r1, r0
 8001134:	000c      	movs	r4, r1
 8001136:	1e61      	subs	r1, r4, #1
 8001138:	418c      	sbcs	r4, r1
 800113a:	444c      	add	r4, r9
 800113c:	454c      	cmp	r4, r9
 800113e:	4192      	sbcs	r2, r2
 8001140:	4252      	negs	r2, r2
 8001142:	4690      	mov	r8, r2
 8001144:	4498      	add	r8, r3
 8001146:	4643      	mov	r3, r8
 8001148:	021b      	lsls	r3, r3, #8
 800114a:	d5e0      	bpl.n	800110e <__aeabi_dsub+0x2e2>
 800114c:	4b04      	ldr	r3, [pc, #16]	; (8001160 <__aeabi_dsub+0x334>)
 800114e:	3601      	adds	r6, #1
 8001150:	429e      	cmp	r6, r3
 8001152:	d000      	beq.n	8001156 <__aeabi_dsub+0x32a>
 8001154:	e09f      	b.n	8001296 <__aeabi_dsub+0x46a>
 8001156:	0031      	movs	r1, r6
 8001158:	2300      	movs	r3, #0
 800115a:	2200      	movs	r2, #0
 800115c:	e70a      	b.n	8000f74 <__aeabi_dsub+0x148>
 800115e:	46c0      	nop			; (mov r8, r8)
 8001160:	000007ff 	.word	0x000007ff
 8001164:	ff7fffff 	.word	0xff7fffff
 8001168:	fffff801 	.word	0xfffff801
 800116c:	000007fe 	.word	0x000007fe
 8001170:	2a00      	cmp	r2, #0
 8001172:	d100      	bne.n	8001176 <__aeabi_dsub+0x34a>
 8001174:	e160      	b.n	8001438 <__aeabi_dsub+0x60c>
 8001176:	000a      	movs	r2, r1
 8001178:	4302      	orrs	r2, r0
 800117a:	d04d      	beq.n	8001218 <__aeabi_dsub+0x3ec>
 800117c:	464a      	mov	r2, r9
 800117e:	075c      	lsls	r4, r3, #29
 8001180:	08d2      	lsrs	r2, r2, #3
 8001182:	4322      	orrs	r2, r4
 8001184:	2480      	movs	r4, #128	; 0x80
 8001186:	08db      	lsrs	r3, r3, #3
 8001188:	0324      	lsls	r4, r4, #12
 800118a:	4223      	tst	r3, r4
 800118c:	d007      	beq.n	800119e <__aeabi_dsub+0x372>
 800118e:	08ce      	lsrs	r6, r1, #3
 8001190:	4226      	tst	r6, r4
 8001192:	d104      	bne.n	800119e <__aeabi_dsub+0x372>
 8001194:	465d      	mov	r5, fp
 8001196:	0033      	movs	r3, r6
 8001198:	08c2      	lsrs	r2, r0, #3
 800119a:	0749      	lsls	r1, r1, #29
 800119c:	430a      	orrs	r2, r1
 800119e:	0f51      	lsrs	r1, r2, #29
 80011a0:	00d2      	lsls	r2, r2, #3
 80011a2:	08d2      	lsrs	r2, r2, #3
 80011a4:	0749      	lsls	r1, r1, #29
 80011a6:	430a      	orrs	r2, r1
 80011a8:	0011      	movs	r1, r2
 80011aa:	4319      	orrs	r1, r3
 80011ac:	d100      	bne.n	80011b0 <__aeabi_dsub+0x384>
 80011ae:	e1c8      	b.n	8001542 <__aeabi_dsub+0x716>
 80011b0:	2180      	movs	r1, #128	; 0x80
 80011b2:	0309      	lsls	r1, r1, #12
 80011b4:	430b      	orrs	r3, r1
 80011b6:	031b      	lsls	r3, r3, #12
 80011b8:	49d5      	ldr	r1, [pc, #852]	; (8001510 <__aeabi_dsub+0x6e4>)
 80011ba:	0b1b      	lsrs	r3, r3, #12
 80011bc:	e6da      	b.n	8000f74 <__aeabi_dsub+0x148>
 80011be:	49d5      	ldr	r1, [pc, #852]	; (8001514 <__aeabi_dsub+0x6e8>)
 80011c0:	1ab6      	subs	r6, r6, r2
 80011c2:	400b      	ands	r3, r1
 80011c4:	4698      	mov	r8, r3
 80011c6:	e6b5      	b.n	8000f34 <__aeabi_dsub+0x108>
 80011c8:	0020      	movs	r0, r4
 80011ca:	f000 faa3 	bl	8001714 <__clzsi2>
 80011ce:	0002      	movs	r2, r0
 80011d0:	3218      	adds	r2, #24
 80011d2:	2a1f      	cmp	r2, #31
 80011d4:	dc00      	bgt.n	80011d8 <__aeabi_dsub+0x3ac>
 80011d6:	e68f      	b.n	8000ef8 <__aeabi_dsub+0xcc>
 80011d8:	0023      	movs	r3, r4
 80011da:	3808      	subs	r0, #8
 80011dc:	4083      	lsls	r3, r0
 80011de:	2400      	movs	r4, #0
 80011e0:	e692      	b.n	8000f08 <__aeabi_dsub+0xdc>
 80011e2:	4308      	orrs	r0, r1
 80011e4:	0002      	movs	r2, r0
 80011e6:	1e50      	subs	r0, r2, #1
 80011e8:	4182      	sbcs	r2, r0
 80011ea:	e66d      	b.n	8000ec8 <__aeabi_dsub+0x9c>
 80011ec:	4cca      	ldr	r4, [pc, #808]	; (8001518 <__aeabi_dsub+0x6ec>)
 80011ee:	1c72      	adds	r2, r6, #1
 80011f0:	4222      	tst	r2, r4
 80011f2:	d000      	beq.n	80011f6 <__aeabi_dsub+0x3ca>
 80011f4:	e0ad      	b.n	8001352 <__aeabi_dsub+0x526>
 80011f6:	464a      	mov	r2, r9
 80011f8:	431a      	orrs	r2, r3
 80011fa:	2e00      	cmp	r6, #0
 80011fc:	d1b8      	bne.n	8001170 <__aeabi_dsub+0x344>
 80011fe:	2a00      	cmp	r2, #0
 8001200:	d100      	bne.n	8001204 <__aeabi_dsub+0x3d8>
 8001202:	e158      	b.n	80014b6 <__aeabi_dsub+0x68a>
 8001204:	000a      	movs	r2, r1
 8001206:	4302      	orrs	r2, r0
 8001208:	d000      	beq.n	800120c <__aeabi_dsub+0x3e0>
 800120a:	e159      	b.n	80014c0 <__aeabi_dsub+0x694>
 800120c:	464a      	mov	r2, r9
 800120e:	0759      	lsls	r1, r3, #29
 8001210:	08d2      	lsrs	r2, r2, #3
 8001212:	430a      	orrs	r2, r1
 8001214:	08db      	lsrs	r3, r3, #3
 8001216:	e786      	b.n	8001126 <__aeabi_dsub+0x2fa>
 8001218:	464a      	mov	r2, r9
 800121a:	0759      	lsls	r1, r3, #29
 800121c:	08d2      	lsrs	r2, r2, #3
 800121e:	430a      	orrs	r2, r1
 8001220:	08db      	lsrs	r3, r3, #3
 8001222:	e7c1      	b.n	80011a8 <__aeabi_dsub+0x37c>
 8001224:	4dba      	ldr	r5, [pc, #744]	; (8001510 <__aeabi_dsub+0x6e4>)
 8001226:	42aa      	cmp	r2, r5
 8001228:	d100      	bne.n	800122c <__aeabi_dsub+0x400>
 800122a:	e11e      	b.n	800146a <__aeabi_dsub+0x63e>
 800122c:	2580      	movs	r5, #128	; 0x80
 800122e:	042d      	lsls	r5, r5, #16
 8001230:	432b      	orrs	r3, r5
 8001232:	4664      	mov	r4, ip
 8001234:	2c38      	cmp	r4, #56	; 0x38
 8001236:	dc5d      	bgt.n	80012f4 <__aeabi_dsub+0x4c8>
 8001238:	2c1f      	cmp	r4, #31
 800123a:	dd00      	ble.n	800123e <__aeabi_dsub+0x412>
 800123c:	e0d0      	b.n	80013e0 <__aeabi_dsub+0x5b4>
 800123e:	2520      	movs	r5, #32
 8001240:	4667      	mov	r7, ip
 8001242:	1b2d      	subs	r5, r5, r4
 8001244:	464e      	mov	r6, r9
 8001246:	001c      	movs	r4, r3
 8001248:	40fe      	lsrs	r6, r7
 800124a:	40ac      	lsls	r4, r5
 800124c:	4334      	orrs	r4, r6
 800124e:	464e      	mov	r6, r9
 8001250:	40ae      	lsls	r6, r5
 8001252:	0035      	movs	r5, r6
 8001254:	40fb      	lsrs	r3, r7
 8001256:	1e6e      	subs	r6, r5, #1
 8001258:	41b5      	sbcs	r5, r6
 800125a:	1ac9      	subs	r1, r1, r3
 800125c:	432c      	orrs	r4, r5
 800125e:	e04e      	b.n	80012fe <__aeabi_dsub+0x4d2>
 8001260:	464a      	mov	r2, r9
 8001262:	1a14      	subs	r4, r2, r0
 8001264:	45a1      	cmp	r9, r4
 8001266:	4192      	sbcs	r2, r2
 8001268:	4252      	negs	r2, r2
 800126a:	4690      	mov	r8, r2
 800126c:	1a5f      	subs	r7, r3, r1
 800126e:	003a      	movs	r2, r7
 8001270:	4647      	mov	r7, r8
 8001272:	1bd2      	subs	r2, r2, r7
 8001274:	4690      	mov	r8, r2
 8001276:	0212      	lsls	r2, r2, #8
 8001278:	d500      	bpl.n	800127c <__aeabi_dsub+0x450>
 800127a:	e08b      	b.n	8001394 <__aeabi_dsub+0x568>
 800127c:	4642      	mov	r2, r8
 800127e:	4322      	orrs	r2, r4
 8001280:	d000      	beq.n	8001284 <__aeabi_dsub+0x458>
 8001282:	e630      	b.n	8000ee6 <__aeabi_dsub+0xba>
 8001284:	2300      	movs	r3, #0
 8001286:	2500      	movs	r5, #0
 8001288:	e74d      	b.n	8001126 <__aeabi_dsub+0x2fa>
 800128a:	464a      	mov	r2, r9
 800128c:	0759      	lsls	r1, r3, #29
 800128e:	08d2      	lsrs	r2, r2, #3
 8001290:	430a      	orrs	r2, r1
 8001292:	08db      	lsrs	r3, r3, #3
 8001294:	e744      	b.n	8001120 <__aeabi_dsub+0x2f4>
 8001296:	4642      	mov	r2, r8
 8001298:	4b9e      	ldr	r3, [pc, #632]	; (8001514 <__aeabi_dsub+0x6e8>)
 800129a:	0861      	lsrs	r1, r4, #1
 800129c:	401a      	ands	r2, r3
 800129e:	0013      	movs	r3, r2
 80012a0:	2201      	movs	r2, #1
 80012a2:	4014      	ands	r4, r2
 80012a4:	430c      	orrs	r4, r1
 80012a6:	07da      	lsls	r2, r3, #31
 80012a8:	085b      	lsrs	r3, r3, #1
 80012aa:	4698      	mov	r8, r3
 80012ac:	4314      	orrs	r4, r2
 80012ae:	e641      	b.n	8000f34 <__aeabi_dsub+0x108>
 80012b0:	001a      	movs	r2, r3
 80012b2:	3e1f      	subs	r6, #31
 80012b4:	40f2      	lsrs	r2, r6
 80012b6:	0016      	movs	r6, r2
 80012b8:	2920      	cmp	r1, #32
 80012ba:	d003      	beq.n	80012c4 <__aeabi_dsub+0x498>
 80012bc:	2240      	movs	r2, #64	; 0x40
 80012be:	1a51      	subs	r1, r2, r1
 80012c0:	408b      	lsls	r3, r1
 80012c2:	431c      	orrs	r4, r3
 80012c4:	1e62      	subs	r2, r4, #1
 80012c6:	4194      	sbcs	r4, r2
 80012c8:	2300      	movs	r3, #0
 80012ca:	4334      	orrs	r4, r6
 80012cc:	4698      	mov	r8, r3
 80012ce:	2600      	movs	r6, #0
 80012d0:	e71d      	b.n	800110e <__aeabi_dsub+0x2e2>
 80012d2:	000c      	movs	r4, r1
 80012d4:	3a20      	subs	r2, #32
 80012d6:	40d4      	lsrs	r4, r2
 80012d8:	0022      	movs	r2, r4
 80012da:	4664      	mov	r4, ip
 80012dc:	2c20      	cmp	r4, #32
 80012de:	d004      	beq.n	80012ea <__aeabi_dsub+0x4be>
 80012e0:	2740      	movs	r7, #64	; 0x40
 80012e2:	1b3f      	subs	r7, r7, r4
 80012e4:	40b9      	lsls	r1, r7
 80012e6:	4308      	orrs	r0, r1
 80012e8:	4680      	mov	r8, r0
 80012ea:	4644      	mov	r4, r8
 80012ec:	1e61      	subs	r1, r4, #1
 80012ee:	418c      	sbcs	r4, r1
 80012f0:	4322      	orrs	r2, r4
 80012f2:	e5e9      	b.n	8000ec8 <__aeabi_dsub+0x9c>
 80012f4:	464c      	mov	r4, r9
 80012f6:	4323      	orrs	r3, r4
 80012f8:	001c      	movs	r4, r3
 80012fa:	1e63      	subs	r3, r4, #1
 80012fc:	419c      	sbcs	r4, r3
 80012fe:	1b04      	subs	r4, r0, r4
 8001300:	42a0      	cmp	r0, r4
 8001302:	419b      	sbcs	r3, r3
 8001304:	425b      	negs	r3, r3
 8001306:	1acb      	subs	r3, r1, r3
 8001308:	4698      	mov	r8, r3
 800130a:	465d      	mov	r5, fp
 800130c:	0016      	movs	r6, r2
 800130e:	e5e2      	b.n	8000ed6 <__aeabi_dsub+0xaa>
 8001310:	464e      	mov	r6, r9
 8001312:	431e      	orrs	r6, r3
 8001314:	d100      	bne.n	8001318 <__aeabi_dsub+0x4ec>
 8001316:	e0ae      	b.n	8001476 <__aeabi_dsub+0x64a>
 8001318:	1e66      	subs	r6, r4, #1
 800131a:	2c01      	cmp	r4, #1
 800131c:	d100      	bne.n	8001320 <__aeabi_dsub+0x4f4>
 800131e:	e0fd      	b.n	800151c <__aeabi_dsub+0x6f0>
 8001320:	4f7b      	ldr	r7, [pc, #492]	; (8001510 <__aeabi_dsub+0x6e4>)
 8001322:	42bc      	cmp	r4, r7
 8001324:	d100      	bne.n	8001328 <__aeabi_dsub+0x4fc>
 8001326:	e107      	b.n	8001538 <__aeabi_dsub+0x70c>
 8001328:	46b4      	mov	ip, r6
 800132a:	e69b      	b.n	8001064 <__aeabi_dsub+0x238>
 800132c:	4664      	mov	r4, ip
 800132e:	2220      	movs	r2, #32
 8001330:	1b12      	subs	r2, r2, r4
 8001332:	000c      	movs	r4, r1
 8001334:	4094      	lsls	r4, r2
 8001336:	0007      	movs	r7, r0
 8001338:	4090      	lsls	r0, r2
 800133a:	46a0      	mov	r8, r4
 800133c:	4664      	mov	r4, ip
 800133e:	1e42      	subs	r2, r0, #1
 8001340:	4190      	sbcs	r0, r2
 8001342:	4662      	mov	r2, ip
 8001344:	40e7      	lsrs	r7, r4
 8001346:	4644      	mov	r4, r8
 8001348:	40d1      	lsrs	r1, r2
 800134a:	433c      	orrs	r4, r7
 800134c:	4304      	orrs	r4, r0
 800134e:	185b      	adds	r3, r3, r1
 8001350:	e6f3      	b.n	800113a <__aeabi_dsub+0x30e>
 8001352:	4c6f      	ldr	r4, [pc, #444]	; (8001510 <__aeabi_dsub+0x6e4>)
 8001354:	42a2      	cmp	r2, r4
 8001356:	d100      	bne.n	800135a <__aeabi_dsub+0x52e>
 8001358:	e0d5      	b.n	8001506 <__aeabi_dsub+0x6da>
 800135a:	4448      	add	r0, r9
 800135c:	185b      	adds	r3, r3, r1
 800135e:	4548      	cmp	r0, r9
 8001360:	4189      	sbcs	r1, r1
 8001362:	4249      	negs	r1, r1
 8001364:	185b      	adds	r3, r3, r1
 8001366:	07dc      	lsls	r4, r3, #31
 8001368:	0840      	lsrs	r0, r0, #1
 800136a:	085b      	lsrs	r3, r3, #1
 800136c:	4698      	mov	r8, r3
 800136e:	0016      	movs	r6, r2
 8001370:	4304      	orrs	r4, r0
 8001372:	e6cc      	b.n	800110e <__aeabi_dsub+0x2e2>
 8001374:	2a00      	cmp	r2, #0
 8001376:	d000      	beq.n	800137a <__aeabi_dsub+0x54e>
 8001378:	e082      	b.n	8001480 <__aeabi_dsub+0x654>
 800137a:	000a      	movs	r2, r1
 800137c:	4302      	orrs	r2, r0
 800137e:	d140      	bne.n	8001402 <__aeabi_dsub+0x5d6>
 8001380:	2380      	movs	r3, #128	; 0x80
 8001382:	2500      	movs	r5, #0
 8001384:	031b      	lsls	r3, r3, #12
 8001386:	e713      	b.n	80011b0 <__aeabi_dsub+0x384>
 8001388:	074b      	lsls	r3, r1, #29
 800138a:	08c2      	lsrs	r2, r0, #3
 800138c:	431a      	orrs	r2, r3
 800138e:	465d      	mov	r5, fp
 8001390:	08cb      	lsrs	r3, r1, #3
 8001392:	e6c5      	b.n	8001120 <__aeabi_dsub+0x2f4>
 8001394:	464a      	mov	r2, r9
 8001396:	1a84      	subs	r4, r0, r2
 8001398:	42a0      	cmp	r0, r4
 800139a:	4192      	sbcs	r2, r2
 800139c:	1acb      	subs	r3, r1, r3
 800139e:	4252      	negs	r2, r2
 80013a0:	1a9b      	subs	r3, r3, r2
 80013a2:	4698      	mov	r8, r3
 80013a4:	465d      	mov	r5, fp
 80013a6:	e59e      	b.n	8000ee6 <__aeabi_dsub+0xba>
 80013a8:	464a      	mov	r2, r9
 80013aa:	0759      	lsls	r1, r3, #29
 80013ac:	08d2      	lsrs	r2, r2, #3
 80013ae:	430a      	orrs	r2, r1
 80013b0:	08db      	lsrs	r3, r3, #3
 80013b2:	e6f9      	b.n	80011a8 <__aeabi_dsub+0x37c>
 80013b4:	464a      	mov	r2, r9
 80013b6:	1a14      	subs	r4, r2, r0
 80013b8:	45a1      	cmp	r9, r4
 80013ba:	4192      	sbcs	r2, r2
 80013bc:	1a5b      	subs	r3, r3, r1
 80013be:	4252      	negs	r2, r2
 80013c0:	1a9b      	subs	r3, r3, r2
 80013c2:	4698      	mov	r8, r3
 80013c4:	2601      	movs	r6, #1
 80013c6:	e586      	b.n	8000ed6 <__aeabi_dsub+0xaa>
 80013c8:	464a      	mov	r2, r9
 80013ca:	0759      	lsls	r1, r3, #29
 80013cc:	08d2      	lsrs	r2, r2, #3
 80013ce:	430a      	orrs	r2, r1
 80013d0:	08db      	lsrs	r3, r3, #3
 80013d2:	e6a5      	b.n	8001120 <__aeabi_dsub+0x2f4>
 80013d4:	464c      	mov	r4, r9
 80013d6:	4323      	orrs	r3, r4
 80013d8:	001c      	movs	r4, r3
 80013da:	1e63      	subs	r3, r4, #1
 80013dc:	419c      	sbcs	r4, r3
 80013de:	e65b      	b.n	8001098 <__aeabi_dsub+0x26c>
 80013e0:	4665      	mov	r5, ip
 80013e2:	001e      	movs	r6, r3
 80013e4:	3d20      	subs	r5, #32
 80013e6:	40ee      	lsrs	r6, r5
 80013e8:	2c20      	cmp	r4, #32
 80013ea:	d005      	beq.n	80013f8 <__aeabi_dsub+0x5cc>
 80013ec:	2540      	movs	r5, #64	; 0x40
 80013ee:	1b2d      	subs	r5, r5, r4
 80013f0:	40ab      	lsls	r3, r5
 80013f2:	464c      	mov	r4, r9
 80013f4:	431c      	orrs	r4, r3
 80013f6:	46a2      	mov	sl, r4
 80013f8:	4654      	mov	r4, sl
 80013fa:	1e63      	subs	r3, r4, #1
 80013fc:	419c      	sbcs	r4, r3
 80013fe:	4334      	orrs	r4, r6
 8001400:	e77d      	b.n	80012fe <__aeabi_dsub+0x4d2>
 8001402:	074b      	lsls	r3, r1, #29
 8001404:	08c2      	lsrs	r2, r0, #3
 8001406:	431a      	orrs	r2, r3
 8001408:	465d      	mov	r5, fp
 800140a:	08cb      	lsrs	r3, r1, #3
 800140c:	e6cc      	b.n	80011a8 <__aeabi_dsub+0x37c>
 800140e:	000a      	movs	r2, r1
 8001410:	4302      	orrs	r2, r0
 8001412:	d100      	bne.n	8001416 <__aeabi_dsub+0x5ea>
 8001414:	e736      	b.n	8001284 <__aeabi_dsub+0x458>
 8001416:	074b      	lsls	r3, r1, #29
 8001418:	08c2      	lsrs	r2, r0, #3
 800141a:	431a      	orrs	r2, r3
 800141c:	465d      	mov	r5, fp
 800141e:	08cb      	lsrs	r3, r1, #3
 8001420:	e681      	b.n	8001126 <__aeabi_dsub+0x2fa>
 8001422:	464a      	mov	r2, r9
 8001424:	1a84      	subs	r4, r0, r2
 8001426:	42a0      	cmp	r0, r4
 8001428:	4192      	sbcs	r2, r2
 800142a:	1acb      	subs	r3, r1, r3
 800142c:	4252      	negs	r2, r2
 800142e:	1a9b      	subs	r3, r3, r2
 8001430:	4698      	mov	r8, r3
 8001432:	465d      	mov	r5, fp
 8001434:	2601      	movs	r6, #1
 8001436:	e54e      	b.n	8000ed6 <__aeabi_dsub+0xaa>
 8001438:	074b      	lsls	r3, r1, #29
 800143a:	08c2      	lsrs	r2, r0, #3
 800143c:	431a      	orrs	r2, r3
 800143e:	08cb      	lsrs	r3, r1, #3
 8001440:	e6b2      	b.n	80011a8 <__aeabi_dsub+0x37c>
 8001442:	464a      	mov	r2, r9
 8001444:	1a14      	subs	r4, r2, r0
 8001446:	45a1      	cmp	r9, r4
 8001448:	4192      	sbcs	r2, r2
 800144a:	1a5f      	subs	r7, r3, r1
 800144c:	4252      	negs	r2, r2
 800144e:	1aba      	subs	r2, r7, r2
 8001450:	4690      	mov	r8, r2
 8001452:	0212      	lsls	r2, r2, #8
 8001454:	d56b      	bpl.n	800152e <__aeabi_dsub+0x702>
 8001456:	464a      	mov	r2, r9
 8001458:	1a84      	subs	r4, r0, r2
 800145a:	42a0      	cmp	r0, r4
 800145c:	4192      	sbcs	r2, r2
 800145e:	1acb      	subs	r3, r1, r3
 8001460:	4252      	negs	r2, r2
 8001462:	1a9b      	subs	r3, r3, r2
 8001464:	4698      	mov	r8, r3
 8001466:	465d      	mov	r5, fp
 8001468:	e564      	b.n	8000f34 <__aeabi_dsub+0x108>
 800146a:	074b      	lsls	r3, r1, #29
 800146c:	08c2      	lsrs	r2, r0, #3
 800146e:	431a      	orrs	r2, r3
 8001470:	465d      	mov	r5, fp
 8001472:	08cb      	lsrs	r3, r1, #3
 8001474:	e698      	b.n	80011a8 <__aeabi_dsub+0x37c>
 8001476:	074b      	lsls	r3, r1, #29
 8001478:	08c2      	lsrs	r2, r0, #3
 800147a:	431a      	orrs	r2, r3
 800147c:	08cb      	lsrs	r3, r1, #3
 800147e:	e64f      	b.n	8001120 <__aeabi_dsub+0x2f4>
 8001480:	000a      	movs	r2, r1
 8001482:	4302      	orrs	r2, r0
 8001484:	d090      	beq.n	80013a8 <__aeabi_dsub+0x57c>
 8001486:	464a      	mov	r2, r9
 8001488:	075c      	lsls	r4, r3, #29
 800148a:	08d2      	lsrs	r2, r2, #3
 800148c:	4314      	orrs	r4, r2
 800148e:	2280      	movs	r2, #128	; 0x80
 8001490:	08db      	lsrs	r3, r3, #3
 8001492:	0312      	lsls	r2, r2, #12
 8001494:	4213      	tst	r3, r2
 8001496:	d008      	beq.n	80014aa <__aeabi_dsub+0x67e>
 8001498:	08ce      	lsrs	r6, r1, #3
 800149a:	4216      	tst	r6, r2
 800149c:	d105      	bne.n	80014aa <__aeabi_dsub+0x67e>
 800149e:	08c0      	lsrs	r0, r0, #3
 80014a0:	0749      	lsls	r1, r1, #29
 80014a2:	4308      	orrs	r0, r1
 80014a4:	0004      	movs	r4, r0
 80014a6:	465d      	mov	r5, fp
 80014a8:	0033      	movs	r3, r6
 80014aa:	0f61      	lsrs	r1, r4, #29
 80014ac:	00e2      	lsls	r2, r4, #3
 80014ae:	0749      	lsls	r1, r1, #29
 80014b0:	08d2      	lsrs	r2, r2, #3
 80014b2:	430a      	orrs	r2, r1
 80014b4:	e678      	b.n	80011a8 <__aeabi_dsub+0x37c>
 80014b6:	074b      	lsls	r3, r1, #29
 80014b8:	08c2      	lsrs	r2, r0, #3
 80014ba:	431a      	orrs	r2, r3
 80014bc:	08cb      	lsrs	r3, r1, #3
 80014be:	e632      	b.n	8001126 <__aeabi_dsub+0x2fa>
 80014c0:	4448      	add	r0, r9
 80014c2:	185b      	adds	r3, r3, r1
 80014c4:	4548      	cmp	r0, r9
 80014c6:	4192      	sbcs	r2, r2
 80014c8:	4698      	mov	r8, r3
 80014ca:	4252      	negs	r2, r2
 80014cc:	4490      	add	r8, r2
 80014ce:	4643      	mov	r3, r8
 80014d0:	0004      	movs	r4, r0
 80014d2:	021b      	lsls	r3, r3, #8
 80014d4:	d400      	bmi.n	80014d8 <__aeabi_dsub+0x6ac>
 80014d6:	e61a      	b.n	800110e <__aeabi_dsub+0x2e2>
 80014d8:	4642      	mov	r2, r8
 80014da:	4b0e      	ldr	r3, [pc, #56]	; (8001514 <__aeabi_dsub+0x6e8>)
 80014dc:	2601      	movs	r6, #1
 80014de:	401a      	ands	r2, r3
 80014e0:	4690      	mov	r8, r2
 80014e2:	e614      	b.n	800110e <__aeabi_dsub+0x2e2>
 80014e4:	4666      	mov	r6, ip
 80014e6:	001f      	movs	r7, r3
 80014e8:	3e20      	subs	r6, #32
 80014ea:	40f7      	lsrs	r7, r6
 80014ec:	2c20      	cmp	r4, #32
 80014ee:	d005      	beq.n	80014fc <__aeabi_dsub+0x6d0>
 80014f0:	2640      	movs	r6, #64	; 0x40
 80014f2:	1b36      	subs	r6, r6, r4
 80014f4:	40b3      	lsls	r3, r6
 80014f6:	464c      	mov	r4, r9
 80014f8:	431c      	orrs	r4, r3
 80014fa:	46a2      	mov	sl, r4
 80014fc:	4654      	mov	r4, sl
 80014fe:	1e63      	subs	r3, r4, #1
 8001500:	419c      	sbcs	r4, r3
 8001502:	433c      	orrs	r4, r7
 8001504:	e5c8      	b.n	8001098 <__aeabi_dsub+0x26c>
 8001506:	0011      	movs	r1, r2
 8001508:	2300      	movs	r3, #0
 800150a:	2200      	movs	r2, #0
 800150c:	e532      	b.n	8000f74 <__aeabi_dsub+0x148>
 800150e:	46c0      	nop			; (mov r8, r8)
 8001510:	000007ff 	.word	0x000007ff
 8001514:	ff7fffff 	.word	0xff7fffff
 8001518:	000007fe 	.word	0x000007fe
 800151c:	464a      	mov	r2, r9
 800151e:	1814      	adds	r4, r2, r0
 8001520:	4284      	cmp	r4, r0
 8001522:	4192      	sbcs	r2, r2
 8001524:	185b      	adds	r3, r3, r1
 8001526:	4698      	mov	r8, r3
 8001528:	4252      	negs	r2, r2
 800152a:	4490      	add	r8, r2
 800152c:	e5e9      	b.n	8001102 <__aeabi_dsub+0x2d6>
 800152e:	4642      	mov	r2, r8
 8001530:	4322      	orrs	r2, r4
 8001532:	d100      	bne.n	8001536 <__aeabi_dsub+0x70a>
 8001534:	e6a6      	b.n	8001284 <__aeabi_dsub+0x458>
 8001536:	e5ea      	b.n	800110e <__aeabi_dsub+0x2e2>
 8001538:	074b      	lsls	r3, r1, #29
 800153a:	08c2      	lsrs	r2, r0, #3
 800153c:	431a      	orrs	r2, r3
 800153e:	08cb      	lsrs	r3, r1, #3
 8001540:	e632      	b.n	80011a8 <__aeabi_dsub+0x37c>
 8001542:	2200      	movs	r2, #0
 8001544:	4901      	ldr	r1, [pc, #4]	; (800154c <__aeabi_dsub+0x720>)
 8001546:	0013      	movs	r3, r2
 8001548:	e514      	b.n	8000f74 <__aeabi_dsub+0x148>
 800154a:	46c0      	nop			; (mov r8, r8)
 800154c:	000007ff 	.word	0x000007ff

08001550 <__aeabi_d2iz>:
 8001550:	000a      	movs	r2, r1
 8001552:	b530      	push	{r4, r5, lr}
 8001554:	4c13      	ldr	r4, [pc, #76]	; (80015a4 <__aeabi_d2iz+0x54>)
 8001556:	0053      	lsls	r3, r2, #1
 8001558:	0309      	lsls	r1, r1, #12
 800155a:	0005      	movs	r5, r0
 800155c:	0b09      	lsrs	r1, r1, #12
 800155e:	2000      	movs	r0, #0
 8001560:	0d5b      	lsrs	r3, r3, #21
 8001562:	0fd2      	lsrs	r2, r2, #31
 8001564:	42a3      	cmp	r3, r4
 8001566:	dd04      	ble.n	8001572 <__aeabi_d2iz+0x22>
 8001568:	480f      	ldr	r0, [pc, #60]	; (80015a8 <__aeabi_d2iz+0x58>)
 800156a:	4283      	cmp	r3, r0
 800156c:	dd02      	ble.n	8001574 <__aeabi_d2iz+0x24>
 800156e:	4b0f      	ldr	r3, [pc, #60]	; (80015ac <__aeabi_d2iz+0x5c>)
 8001570:	18d0      	adds	r0, r2, r3
 8001572:	bd30      	pop	{r4, r5, pc}
 8001574:	2080      	movs	r0, #128	; 0x80
 8001576:	0340      	lsls	r0, r0, #13
 8001578:	4301      	orrs	r1, r0
 800157a:	480d      	ldr	r0, [pc, #52]	; (80015b0 <__aeabi_d2iz+0x60>)
 800157c:	1ac0      	subs	r0, r0, r3
 800157e:	281f      	cmp	r0, #31
 8001580:	dd08      	ble.n	8001594 <__aeabi_d2iz+0x44>
 8001582:	480c      	ldr	r0, [pc, #48]	; (80015b4 <__aeabi_d2iz+0x64>)
 8001584:	1ac3      	subs	r3, r0, r3
 8001586:	40d9      	lsrs	r1, r3
 8001588:	000b      	movs	r3, r1
 800158a:	4258      	negs	r0, r3
 800158c:	2a00      	cmp	r2, #0
 800158e:	d1f0      	bne.n	8001572 <__aeabi_d2iz+0x22>
 8001590:	0018      	movs	r0, r3
 8001592:	e7ee      	b.n	8001572 <__aeabi_d2iz+0x22>
 8001594:	4c08      	ldr	r4, [pc, #32]	; (80015b8 <__aeabi_d2iz+0x68>)
 8001596:	40c5      	lsrs	r5, r0
 8001598:	46a4      	mov	ip, r4
 800159a:	4463      	add	r3, ip
 800159c:	4099      	lsls	r1, r3
 800159e:	000b      	movs	r3, r1
 80015a0:	432b      	orrs	r3, r5
 80015a2:	e7f2      	b.n	800158a <__aeabi_d2iz+0x3a>
 80015a4:	000003fe 	.word	0x000003fe
 80015a8:	0000041d 	.word	0x0000041d
 80015ac:	7fffffff 	.word	0x7fffffff
 80015b0:	00000433 	.word	0x00000433
 80015b4:	00000413 	.word	0x00000413
 80015b8:	fffffbed 	.word	0xfffffbed

080015bc <__aeabi_ui2d>:
 80015bc:	b510      	push	{r4, lr}
 80015be:	1e04      	subs	r4, r0, #0
 80015c0:	d010      	beq.n	80015e4 <__aeabi_ui2d+0x28>
 80015c2:	f000 f8a7 	bl	8001714 <__clzsi2>
 80015c6:	4b0f      	ldr	r3, [pc, #60]	; (8001604 <__aeabi_ui2d+0x48>)
 80015c8:	1a1b      	subs	r3, r3, r0
 80015ca:	280a      	cmp	r0, #10
 80015cc:	dc11      	bgt.n	80015f2 <__aeabi_ui2d+0x36>
 80015ce:	220b      	movs	r2, #11
 80015d0:	0021      	movs	r1, r4
 80015d2:	1a12      	subs	r2, r2, r0
 80015d4:	40d1      	lsrs	r1, r2
 80015d6:	3015      	adds	r0, #21
 80015d8:	030a      	lsls	r2, r1, #12
 80015da:	055b      	lsls	r3, r3, #21
 80015dc:	4084      	lsls	r4, r0
 80015de:	0b12      	lsrs	r2, r2, #12
 80015e0:	0d5b      	lsrs	r3, r3, #21
 80015e2:	e001      	b.n	80015e8 <__aeabi_ui2d+0x2c>
 80015e4:	2300      	movs	r3, #0
 80015e6:	2200      	movs	r2, #0
 80015e8:	051b      	lsls	r3, r3, #20
 80015ea:	4313      	orrs	r3, r2
 80015ec:	0020      	movs	r0, r4
 80015ee:	0019      	movs	r1, r3
 80015f0:	bd10      	pop	{r4, pc}
 80015f2:	0022      	movs	r2, r4
 80015f4:	380b      	subs	r0, #11
 80015f6:	4082      	lsls	r2, r0
 80015f8:	055b      	lsls	r3, r3, #21
 80015fa:	0312      	lsls	r2, r2, #12
 80015fc:	2400      	movs	r4, #0
 80015fe:	0b12      	lsrs	r2, r2, #12
 8001600:	0d5b      	lsrs	r3, r3, #21
 8001602:	e7f1      	b.n	80015e8 <__aeabi_ui2d+0x2c>
 8001604:	0000041e 	.word	0x0000041e

08001608 <__aeabi_f2d>:
 8001608:	b570      	push	{r4, r5, r6, lr}
 800160a:	0043      	lsls	r3, r0, #1
 800160c:	0246      	lsls	r6, r0, #9
 800160e:	0fc4      	lsrs	r4, r0, #31
 8001610:	20fe      	movs	r0, #254	; 0xfe
 8001612:	0e1b      	lsrs	r3, r3, #24
 8001614:	1c59      	adds	r1, r3, #1
 8001616:	0a75      	lsrs	r5, r6, #9
 8001618:	4208      	tst	r0, r1
 800161a:	d00c      	beq.n	8001636 <__aeabi_f2d+0x2e>
 800161c:	22e0      	movs	r2, #224	; 0xe0
 800161e:	0092      	lsls	r2, r2, #2
 8001620:	4694      	mov	ip, r2
 8001622:	076d      	lsls	r5, r5, #29
 8001624:	0b36      	lsrs	r6, r6, #12
 8001626:	4463      	add	r3, ip
 8001628:	051b      	lsls	r3, r3, #20
 800162a:	4333      	orrs	r3, r6
 800162c:	07e4      	lsls	r4, r4, #31
 800162e:	4323      	orrs	r3, r4
 8001630:	0028      	movs	r0, r5
 8001632:	0019      	movs	r1, r3
 8001634:	bd70      	pop	{r4, r5, r6, pc}
 8001636:	2b00      	cmp	r3, #0
 8001638:	d114      	bne.n	8001664 <__aeabi_f2d+0x5c>
 800163a:	2d00      	cmp	r5, #0
 800163c:	d01b      	beq.n	8001676 <__aeabi_f2d+0x6e>
 800163e:	0028      	movs	r0, r5
 8001640:	f000 f868 	bl	8001714 <__clzsi2>
 8001644:	280a      	cmp	r0, #10
 8001646:	dc1c      	bgt.n	8001682 <__aeabi_f2d+0x7a>
 8001648:	230b      	movs	r3, #11
 800164a:	002a      	movs	r2, r5
 800164c:	1a1b      	subs	r3, r3, r0
 800164e:	40da      	lsrs	r2, r3
 8001650:	0003      	movs	r3, r0
 8001652:	3315      	adds	r3, #21
 8001654:	409d      	lsls	r5, r3
 8001656:	4b0e      	ldr	r3, [pc, #56]	; (8001690 <__aeabi_f2d+0x88>)
 8001658:	0312      	lsls	r2, r2, #12
 800165a:	1a1b      	subs	r3, r3, r0
 800165c:	055b      	lsls	r3, r3, #21
 800165e:	0b16      	lsrs	r6, r2, #12
 8001660:	0d5b      	lsrs	r3, r3, #21
 8001662:	e7e1      	b.n	8001628 <__aeabi_f2d+0x20>
 8001664:	2d00      	cmp	r5, #0
 8001666:	d009      	beq.n	800167c <__aeabi_f2d+0x74>
 8001668:	0b32      	lsrs	r2, r6, #12
 800166a:	2680      	movs	r6, #128	; 0x80
 800166c:	0336      	lsls	r6, r6, #12
 800166e:	4b09      	ldr	r3, [pc, #36]	; (8001694 <__aeabi_f2d+0x8c>)
 8001670:	076d      	lsls	r5, r5, #29
 8001672:	4316      	orrs	r6, r2
 8001674:	e7d8      	b.n	8001628 <__aeabi_f2d+0x20>
 8001676:	2300      	movs	r3, #0
 8001678:	2600      	movs	r6, #0
 800167a:	e7d5      	b.n	8001628 <__aeabi_f2d+0x20>
 800167c:	2600      	movs	r6, #0
 800167e:	4b05      	ldr	r3, [pc, #20]	; (8001694 <__aeabi_f2d+0x8c>)
 8001680:	e7d2      	b.n	8001628 <__aeabi_f2d+0x20>
 8001682:	0003      	movs	r3, r0
 8001684:	002a      	movs	r2, r5
 8001686:	3b0b      	subs	r3, #11
 8001688:	409a      	lsls	r2, r3
 800168a:	2500      	movs	r5, #0
 800168c:	e7e3      	b.n	8001656 <__aeabi_f2d+0x4e>
 800168e:	46c0      	nop			; (mov r8, r8)
 8001690:	00000389 	.word	0x00000389
 8001694:	000007ff 	.word	0x000007ff

08001698 <__aeabi_cdrcmple>:
 8001698:	4684      	mov	ip, r0
 800169a:	1c10      	adds	r0, r2, #0
 800169c:	4662      	mov	r2, ip
 800169e:	468c      	mov	ip, r1
 80016a0:	1c19      	adds	r1, r3, #0
 80016a2:	4663      	mov	r3, ip
 80016a4:	e000      	b.n	80016a8 <__aeabi_cdcmpeq>
 80016a6:	46c0      	nop			; (mov r8, r8)

080016a8 <__aeabi_cdcmpeq>:
 80016a8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80016aa:	f000 f8ff 	bl	80018ac <__ledf2>
 80016ae:	2800      	cmp	r0, #0
 80016b0:	d401      	bmi.n	80016b6 <__aeabi_cdcmpeq+0xe>
 80016b2:	2100      	movs	r1, #0
 80016b4:	42c8      	cmn	r0, r1
 80016b6:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

080016b8 <__aeabi_dcmpeq>:
 80016b8:	b510      	push	{r4, lr}
 80016ba:	f000 f849 	bl	8001750 <__eqdf2>
 80016be:	4240      	negs	r0, r0
 80016c0:	3001      	adds	r0, #1
 80016c2:	bd10      	pop	{r4, pc}

080016c4 <__aeabi_dcmplt>:
 80016c4:	b510      	push	{r4, lr}
 80016c6:	f000 f8f1 	bl	80018ac <__ledf2>
 80016ca:	2800      	cmp	r0, #0
 80016cc:	db01      	blt.n	80016d2 <__aeabi_dcmplt+0xe>
 80016ce:	2000      	movs	r0, #0
 80016d0:	bd10      	pop	{r4, pc}
 80016d2:	2001      	movs	r0, #1
 80016d4:	bd10      	pop	{r4, pc}
 80016d6:	46c0      	nop			; (mov r8, r8)

080016d8 <__aeabi_dcmple>:
 80016d8:	b510      	push	{r4, lr}
 80016da:	f000 f8e7 	bl	80018ac <__ledf2>
 80016de:	2800      	cmp	r0, #0
 80016e0:	dd01      	ble.n	80016e6 <__aeabi_dcmple+0xe>
 80016e2:	2000      	movs	r0, #0
 80016e4:	bd10      	pop	{r4, pc}
 80016e6:	2001      	movs	r0, #1
 80016e8:	bd10      	pop	{r4, pc}
 80016ea:	46c0      	nop			; (mov r8, r8)

080016ec <__aeabi_dcmpgt>:
 80016ec:	b510      	push	{r4, lr}
 80016ee:	f000 f86b 	bl	80017c8 <__gedf2>
 80016f2:	2800      	cmp	r0, #0
 80016f4:	dc01      	bgt.n	80016fa <__aeabi_dcmpgt+0xe>
 80016f6:	2000      	movs	r0, #0
 80016f8:	bd10      	pop	{r4, pc}
 80016fa:	2001      	movs	r0, #1
 80016fc:	bd10      	pop	{r4, pc}
 80016fe:	46c0      	nop			; (mov r8, r8)

08001700 <__aeabi_dcmpge>:
 8001700:	b510      	push	{r4, lr}
 8001702:	f000 f861 	bl	80017c8 <__gedf2>
 8001706:	2800      	cmp	r0, #0
 8001708:	da01      	bge.n	800170e <__aeabi_dcmpge+0xe>
 800170a:	2000      	movs	r0, #0
 800170c:	bd10      	pop	{r4, pc}
 800170e:	2001      	movs	r0, #1
 8001710:	bd10      	pop	{r4, pc}
 8001712:	46c0      	nop			; (mov r8, r8)

08001714 <__clzsi2>:
 8001714:	211c      	movs	r1, #28
 8001716:	2301      	movs	r3, #1
 8001718:	041b      	lsls	r3, r3, #16
 800171a:	4298      	cmp	r0, r3
 800171c:	d301      	bcc.n	8001722 <__clzsi2+0xe>
 800171e:	0c00      	lsrs	r0, r0, #16
 8001720:	3910      	subs	r1, #16
 8001722:	0a1b      	lsrs	r3, r3, #8
 8001724:	4298      	cmp	r0, r3
 8001726:	d301      	bcc.n	800172c <__clzsi2+0x18>
 8001728:	0a00      	lsrs	r0, r0, #8
 800172a:	3908      	subs	r1, #8
 800172c:	091b      	lsrs	r3, r3, #4
 800172e:	4298      	cmp	r0, r3
 8001730:	d301      	bcc.n	8001736 <__clzsi2+0x22>
 8001732:	0900      	lsrs	r0, r0, #4
 8001734:	3904      	subs	r1, #4
 8001736:	a202      	add	r2, pc, #8	; (adr r2, 8001740 <__clzsi2+0x2c>)
 8001738:	5c10      	ldrb	r0, [r2, r0]
 800173a:	1840      	adds	r0, r0, r1
 800173c:	4770      	bx	lr
 800173e:	46c0      	nop			; (mov r8, r8)
 8001740:	02020304 	.word	0x02020304
 8001744:	01010101 	.word	0x01010101
	...

08001750 <__eqdf2>:
 8001750:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001752:	464f      	mov	r7, r9
 8001754:	4646      	mov	r6, r8
 8001756:	46d6      	mov	lr, sl
 8001758:	4694      	mov	ip, r2
 800175a:	4691      	mov	r9, r2
 800175c:	031a      	lsls	r2, r3, #12
 800175e:	0b12      	lsrs	r2, r2, #12
 8001760:	4d18      	ldr	r5, [pc, #96]	; (80017c4 <__eqdf2+0x74>)
 8001762:	b5c0      	push	{r6, r7, lr}
 8001764:	004c      	lsls	r4, r1, #1
 8001766:	030f      	lsls	r7, r1, #12
 8001768:	4692      	mov	sl, r2
 800176a:	005a      	lsls	r2, r3, #1
 800176c:	0006      	movs	r6, r0
 800176e:	4680      	mov	r8, r0
 8001770:	0b3f      	lsrs	r7, r7, #12
 8001772:	2001      	movs	r0, #1
 8001774:	0d64      	lsrs	r4, r4, #21
 8001776:	0fc9      	lsrs	r1, r1, #31
 8001778:	0d52      	lsrs	r2, r2, #21
 800177a:	0fdb      	lsrs	r3, r3, #31
 800177c:	42ac      	cmp	r4, r5
 800177e:	d00a      	beq.n	8001796 <__eqdf2+0x46>
 8001780:	42aa      	cmp	r2, r5
 8001782:	d003      	beq.n	800178c <__eqdf2+0x3c>
 8001784:	4294      	cmp	r4, r2
 8001786:	d101      	bne.n	800178c <__eqdf2+0x3c>
 8001788:	4557      	cmp	r7, sl
 800178a:	d00d      	beq.n	80017a8 <__eqdf2+0x58>
 800178c:	bce0      	pop	{r5, r6, r7}
 800178e:	46ba      	mov	sl, r7
 8001790:	46b1      	mov	r9, r6
 8001792:	46a8      	mov	r8, r5
 8001794:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001796:	003d      	movs	r5, r7
 8001798:	4335      	orrs	r5, r6
 800179a:	d1f7      	bne.n	800178c <__eqdf2+0x3c>
 800179c:	42a2      	cmp	r2, r4
 800179e:	d1f5      	bne.n	800178c <__eqdf2+0x3c>
 80017a0:	4652      	mov	r2, sl
 80017a2:	4665      	mov	r5, ip
 80017a4:	432a      	orrs	r2, r5
 80017a6:	d1f1      	bne.n	800178c <__eqdf2+0x3c>
 80017a8:	2001      	movs	r0, #1
 80017aa:	45c8      	cmp	r8, r9
 80017ac:	d1ee      	bne.n	800178c <__eqdf2+0x3c>
 80017ae:	4299      	cmp	r1, r3
 80017b0:	d006      	beq.n	80017c0 <__eqdf2+0x70>
 80017b2:	2c00      	cmp	r4, #0
 80017b4:	d1ea      	bne.n	800178c <__eqdf2+0x3c>
 80017b6:	433e      	orrs	r6, r7
 80017b8:	0030      	movs	r0, r6
 80017ba:	1e46      	subs	r6, r0, #1
 80017bc:	41b0      	sbcs	r0, r6
 80017be:	e7e5      	b.n	800178c <__eqdf2+0x3c>
 80017c0:	2000      	movs	r0, #0
 80017c2:	e7e3      	b.n	800178c <__eqdf2+0x3c>
 80017c4:	000007ff 	.word	0x000007ff

080017c8 <__gedf2>:
 80017c8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80017ca:	464e      	mov	r6, r9
 80017cc:	4645      	mov	r5, r8
 80017ce:	4657      	mov	r7, sl
 80017d0:	46de      	mov	lr, fp
 80017d2:	0004      	movs	r4, r0
 80017d4:	0018      	movs	r0, r3
 80017d6:	b5e0      	push	{r5, r6, r7, lr}
 80017d8:	0016      	movs	r6, r2
 80017da:	031b      	lsls	r3, r3, #12
 80017dc:	0b1b      	lsrs	r3, r3, #12
 80017de:	4d32      	ldr	r5, [pc, #200]	; (80018a8 <__gedf2+0xe0>)
 80017e0:	030f      	lsls	r7, r1, #12
 80017e2:	004a      	lsls	r2, r1, #1
 80017e4:	4699      	mov	r9, r3
 80017e6:	0043      	lsls	r3, r0, #1
 80017e8:	46a4      	mov	ip, r4
 80017ea:	46b0      	mov	r8, r6
 80017ec:	0b3f      	lsrs	r7, r7, #12
 80017ee:	0d52      	lsrs	r2, r2, #21
 80017f0:	0fc9      	lsrs	r1, r1, #31
 80017f2:	0d5b      	lsrs	r3, r3, #21
 80017f4:	0fc0      	lsrs	r0, r0, #31
 80017f6:	42aa      	cmp	r2, r5
 80017f8:	d029      	beq.n	800184e <__gedf2+0x86>
 80017fa:	42ab      	cmp	r3, r5
 80017fc:	d018      	beq.n	8001830 <__gedf2+0x68>
 80017fe:	2a00      	cmp	r2, #0
 8001800:	d12a      	bne.n	8001858 <__gedf2+0x90>
 8001802:	433c      	orrs	r4, r7
 8001804:	46a3      	mov	fp, r4
 8001806:	4265      	negs	r5, r4
 8001808:	4165      	adcs	r5, r4
 800180a:	2b00      	cmp	r3, #0
 800180c:	d102      	bne.n	8001814 <__gedf2+0x4c>
 800180e:	464c      	mov	r4, r9
 8001810:	4326      	orrs	r6, r4
 8001812:	d027      	beq.n	8001864 <__gedf2+0x9c>
 8001814:	2d00      	cmp	r5, #0
 8001816:	d115      	bne.n	8001844 <__gedf2+0x7c>
 8001818:	4281      	cmp	r1, r0
 800181a:	d028      	beq.n	800186e <__gedf2+0xa6>
 800181c:	2002      	movs	r0, #2
 800181e:	3901      	subs	r1, #1
 8001820:	4008      	ands	r0, r1
 8001822:	3801      	subs	r0, #1
 8001824:	bcf0      	pop	{r4, r5, r6, r7}
 8001826:	46bb      	mov	fp, r7
 8001828:	46b2      	mov	sl, r6
 800182a:	46a9      	mov	r9, r5
 800182c:	46a0      	mov	r8, r4
 800182e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001830:	464d      	mov	r5, r9
 8001832:	432e      	orrs	r6, r5
 8001834:	d12f      	bne.n	8001896 <__gedf2+0xce>
 8001836:	2a00      	cmp	r2, #0
 8001838:	d1ee      	bne.n	8001818 <__gedf2+0x50>
 800183a:	433c      	orrs	r4, r7
 800183c:	4265      	negs	r5, r4
 800183e:	4165      	adcs	r5, r4
 8001840:	2d00      	cmp	r5, #0
 8001842:	d0e9      	beq.n	8001818 <__gedf2+0x50>
 8001844:	2800      	cmp	r0, #0
 8001846:	d1ed      	bne.n	8001824 <__gedf2+0x5c>
 8001848:	2001      	movs	r0, #1
 800184a:	4240      	negs	r0, r0
 800184c:	e7ea      	b.n	8001824 <__gedf2+0x5c>
 800184e:	003d      	movs	r5, r7
 8001850:	4325      	orrs	r5, r4
 8001852:	d120      	bne.n	8001896 <__gedf2+0xce>
 8001854:	4293      	cmp	r3, r2
 8001856:	d0eb      	beq.n	8001830 <__gedf2+0x68>
 8001858:	2b00      	cmp	r3, #0
 800185a:	d1dd      	bne.n	8001818 <__gedf2+0x50>
 800185c:	464c      	mov	r4, r9
 800185e:	4326      	orrs	r6, r4
 8001860:	d1da      	bne.n	8001818 <__gedf2+0x50>
 8001862:	e7db      	b.n	800181c <__gedf2+0x54>
 8001864:	465b      	mov	r3, fp
 8001866:	2000      	movs	r0, #0
 8001868:	2b00      	cmp	r3, #0
 800186a:	d0db      	beq.n	8001824 <__gedf2+0x5c>
 800186c:	e7d6      	b.n	800181c <__gedf2+0x54>
 800186e:	429a      	cmp	r2, r3
 8001870:	dc0a      	bgt.n	8001888 <__gedf2+0xc0>
 8001872:	dbe7      	blt.n	8001844 <__gedf2+0x7c>
 8001874:	454f      	cmp	r7, r9
 8001876:	d8d1      	bhi.n	800181c <__gedf2+0x54>
 8001878:	d010      	beq.n	800189c <__gedf2+0xd4>
 800187a:	2000      	movs	r0, #0
 800187c:	454f      	cmp	r7, r9
 800187e:	d2d1      	bcs.n	8001824 <__gedf2+0x5c>
 8001880:	2900      	cmp	r1, #0
 8001882:	d0e1      	beq.n	8001848 <__gedf2+0x80>
 8001884:	0008      	movs	r0, r1
 8001886:	e7cd      	b.n	8001824 <__gedf2+0x5c>
 8001888:	4243      	negs	r3, r0
 800188a:	4158      	adcs	r0, r3
 800188c:	2302      	movs	r3, #2
 800188e:	4240      	negs	r0, r0
 8001890:	4018      	ands	r0, r3
 8001892:	3801      	subs	r0, #1
 8001894:	e7c6      	b.n	8001824 <__gedf2+0x5c>
 8001896:	2002      	movs	r0, #2
 8001898:	4240      	negs	r0, r0
 800189a:	e7c3      	b.n	8001824 <__gedf2+0x5c>
 800189c:	45c4      	cmp	ip, r8
 800189e:	d8bd      	bhi.n	800181c <__gedf2+0x54>
 80018a0:	2000      	movs	r0, #0
 80018a2:	45c4      	cmp	ip, r8
 80018a4:	d2be      	bcs.n	8001824 <__gedf2+0x5c>
 80018a6:	e7eb      	b.n	8001880 <__gedf2+0xb8>
 80018a8:	000007ff 	.word	0x000007ff

080018ac <__ledf2>:
 80018ac:	b5f0      	push	{r4, r5, r6, r7, lr}
 80018ae:	464e      	mov	r6, r9
 80018b0:	4645      	mov	r5, r8
 80018b2:	4657      	mov	r7, sl
 80018b4:	46de      	mov	lr, fp
 80018b6:	0004      	movs	r4, r0
 80018b8:	0018      	movs	r0, r3
 80018ba:	b5e0      	push	{r5, r6, r7, lr}
 80018bc:	0016      	movs	r6, r2
 80018be:	031b      	lsls	r3, r3, #12
 80018c0:	0b1b      	lsrs	r3, r3, #12
 80018c2:	4d31      	ldr	r5, [pc, #196]	; (8001988 <__ledf2+0xdc>)
 80018c4:	030f      	lsls	r7, r1, #12
 80018c6:	004a      	lsls	r2, r1, #1
 80018c8:	4699      	mov	r9, r3
 80018ca:	0043      	lsls	r3, r0, #1
 80018cc:	46a4      	mov	ip, r4
 80018ce:	46b0      	mov	r8, r6
 80018d0:	0b3f      	lsrs	r7, r7, #12
 80018d2:	0d52      	lsrs	r2, r2, #21
 80018d4:	0fc9      	lsrs	r1, r1, #31
 80018d6:	0d5b      	lsrs	r3, r3, #21
 80018d8:	0fc0      	lsrs	r0, r0, #31
 80018da:	42aa      	cmp	r2, r5
 80018dc:	d011      	beq.n	8001902 <__ledf2+0x56>
 80018de:	42ab      	cmp	r3, r5
 80018e0:	d014      	beq.n	800190c <__ledf2+0x60>
 80018e2:	2a00      	cmp	r2, #0
 80018e4:	d12f      	bne.n	8001946 <__ledf2+0x9a>
 80018e6:	433c      	orrs	r4, r7
 80018e8:	46a3      	mov	fp, r4
 80018ea:	4265      	negs	r5, r4
 80018ec:	4165      	adcs	r5, r4
 80018ee:	2b00      	cmp	r3, #0
 80018f0:	d114      	bne.n	800191c <__ledf2+0x70>
 80018f2:	464c      	mov	r4, r9
 80018f4:	4326      	orrs	r6, r4
 80018f6:	d111      	bne.n	800191c <__ledf2+0x70>
 80018f8:	465b      	mov	r3, fp
 80018fa:	2000      	movs	r0, #0
 80018fc:	2b00      	cmp	r3, #0
 80018fe:	d017      	beq.n	8001930 <__ledf2+0x84>
 8001900:	e010      	b.n	8001924 <__ledf2+0x78>
 8001902:	003d      	movs	r5, r7
 8001904:	4325      	orrs	r5, r4
 8001906:	d112      	bne.n	800192e <__ledf2+0x82>
 8001908:	4293      	cmp	r3, r2
 800190a:	d11c      	bne.n	8001946 <__ledf2+0x9a>
 800190c:	464d      	mov	r5, r9
 800190e:	432e      	orrs	r6, r5
 8001910:	d10d      	bne.n	800192e <__ledf2+0x82>
 8001912:	2a00      	cmp	r2, #0
 8001914:	d104      	bne.n	8001920 <__ledf2+0x74>
 8001916:	433c      	orrs	r4, r7
 8001918:	4265      	negs	r5, r4
 800191a:	4165      	adcs	r5, r4
 800191c:	2d00      	cmp	r5, #0
 800191e:	d10d      	bne.n	800193c <__ledf2+0x90>
 8001920:	4281      	cmp	r1, r0
 8001922:	d016      	beq.n	8001952 <__ledf2+0xa6>
 8001924:	2002      	movs	r0, #2
 8001926:	3901      	subs	r1, #1
 8001928:	4008      	ands	r0, r1
 800192a:	3801      	subs	r0, #1
 800192c:	e000      	b.n	8001930 <__ledf2+0x84>
 800192e:	2002      	movs	r0, #2
 8001930:	bcf0      	pop	{r4, r5, r6, r7}
 8001932:	46bb      	mov	fp, r7
 8001934:	46b2      	mov	sl, r6
 8001936:	46a9      	mov	r9, r5
 8001938:	46a0      	mov	r8, r4
 800193a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800193c:	2800      	cmp	r0, #0
 800193e:	d1f7      	bne.n	8001930 <__ledf2+0x84>
 8001940:	2001      	movs	r0, #1
 8001942:	4240      	negs	r0, r0
 8001944:	e7f4      	b.n	8001930 <__ledf2+0x84>
 8001946:	2b00      	cmp	r3, #0
 8001948:	d1ea      	bne.n	8001920 <__ledf2+0x74>
 800194a:	464c      	mov	r4, r9
 800194c:	4326      	orrs	r6, r4
 800194e:	d1e7      	bne.n	8001920 <__ledf2+0x74>
 8001950:	e7e8      	b.n	8001924 <__ledf2+0x78>
 8001952:	429a      	cmp	r2, r3
 8001954:	dd06      	ble.n	8001964 <__ledf2+0xb8>
 8001956:	4243      	negs	r3, r0
 8001958:	4158      	adcs	r0, r3
 800195a:	2302      	movs	r3, #2
 800195c:	4240      	negs	r0, r0
 800195e:	4018      	ands	r0, r3
 8001960:	3801      	subs	r0, #1
 8001962:	e7e5      	b.n	8001930 <__ledf2+0x84>
 8001964:	429a      	cmp	r2, r3
 8001966:	dbe9      	blt.n	800193c <__ledf2+0x90>
 8001968:	454f      	cmp	r7, r9
 800196a:	d8db      	bhi.n	8001924 <__ledf2+0x78>
 800196c:	d006      	beq.n	800197c <__ledf2+0xd0>
 800196e:	2000      	movs	r0, #0
 8001970:	454f      	cmp	r7, r9
 8001972:	d2dd      	bcs.n	8001930 <__ledf2+0x84>
 8001974:	2900      	cmp	r1, #0
 8001976:	d0e3      	beq.n	8001940 <__ledf2+0x94>
 8001978:	0008      	movs	r0, r1
 800197a:	e7d9      	b.n	8001930 <__ledf2+0x84>
 800197c:	45c4      	cmp	ip, r8
 800197e:	d8d1      	bhi.n	8001924 <__ledf2+0x78>
 8001980:	2000      	movs	r0, #0
 8001982:	45c4      	cmp	ip, r8
 8001984:	d2d4      	bcs.n	8001930 <__ledf2+0x84>
 8001986:	e7f5      	b.n	8001974 <__ledf2+0xc8>
 8001988:	000007ff 	.word	0x000007ff

0800198c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800198c:	b580      	push	{r7, lr}
 800198e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001990:	f001 fb9c 	bl	80030cc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001994:	f000 f9f4 	bl	8001d80 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001998:	f000 fcd0 	bl	800233c <MX_GPIO_Init>
  MX_TIM6_Init();
 800199c:	f000 fc38 	bl	8002210 <MX_TIM6_Init>
  MX_USART1_UART_Init();
 80019a0:	f000 fc9c 	bl	80022dc <MX_USART1_UART_Init>
  MX_TIM16_Init();
 80019a4:	f000 fc70 	bl	8002288 <MX_TIM16_Init>
  MX_TIM1_Init();
 80019a8:	f000 fa4c 	bl	8001e44 <MX_TIM1_Init>
  MX_TIM2_Init();
 80019ac:	f000 fb0c 	bl	8001fc8 <MX_TIM2_Init>
  MX_TIM3_Init();
 80019b0:	f000 fb92 	bl	80020d8 <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */

  HAL_NVIC_SetPriority(EXTI2_3_IRQn, 0, 0);
 80019b4:	2200      	movs	r2, #0
 80019b6:	2100      	movs	r1, #0
 80019b8:	2006      	movs	r0, #6
 80019ba:	f001 fc97 	bl	80032ec <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_3_IRQn);
 80019be:	2006      	movs	r0, #6
 80019c0:	f001 fca9 	bl	8003316 <HAL_NVIC_EnableIRQ>

  HAL_TIM_Base_Start_IT(&htim16);
 80019c4:	4bc9      	ldr	r3, [pc, #804]	; (8001cec <main+0x360>)
 80019c6:	0018      	movs	r0, r3
 80019c8:	f002 fc92 	bl	80042f0 <HAL_TIM_Base_Start_IT>
  HAL_TIM_IC_Start_IT(&htim3, TIM_CHANNEL_1);
 80019cc:	4bc8      	ldr	r3, [pc, #800]	; (8001cf0 <main+0x364>)
 80019ce:	2100      	movs	r1, #0
 80019d0:	0018      	movs	r0, r3
 80019d2:	f002 fef1 	bl	80047b8 <HAL_TIM_IC_Start_IT>
  HAL_TIM_IC_Start_IT(&htim3, TIM_CHANNEL_2);
 80019d6:	4bc6      	ldr	r3, [pc, #792]	; (8001cf0 <main+0x364>)
 80019d8:	2104      	movs	r1, #4
 80019da:	0018      	movs	r0, r3
 80019dc:	f002 feec 	bl	80047b8 <HAL_TIM_IC_Start_IT>
  HAL_TIM_IC_Start_IT(&htim3, TIM_CHANNEL_3);
 80019e0:	4bc3      	ldr	r3, [pc, #780]	; (8001cf0 <main+0x364>)
 80019e2:	2108      	movs	r1, #8
 80019e4:	0018      	movs	r0, r3
 80019e6:	f002 fee7 	bl	80047b8 <HAL_TIM_IC_Start_IT>
  HAL_TIM_IC_Start_IT(&htim3, TIM_CHANNEL_4);
 80019ea:	4bc1      	ldr	r3, [pc, #772]	; (8001cf0 <main+0x364>)
 80019ec:	210c      	movs	r1, #12
 80019ee:	0018      	movs	r0, r3
 80019f0:	f002 fee2 	bl	80047b8 <HAL_TIM_IC_Start_IT>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  // sample the IR sensors and store the result in the corresponding variables
	  left2 = (HAL_GPIO_ReadPin(GPIOB, left2_ir_Pin) == GPIO_PIN_SET) ? 1 : 0;
 80019f4:	4bbf      	ldr	r3, [pc, #764]	; (8001cf4 <main+0x368>)
 80019f6:	2102      	movs	r1, #2
 80019f8:	0018      	movs	r0, r3
 80019fa:	f001 fe97 	bl	800372c <HAL_GPIO_ReadPin>
 80019fe:	0003      	movs	r3, r0
 8001a00:	3b01      	subs	r3, #1
 8001a02:	425a      	negs	r2, r3
 8001a04:	4153      	adcs	r3, r2
 8001a06:	b2db      	uxtb	r3, r3
 8001a08:	001a      	movs	r2, r3
 8001a0a:	4bbb      	ldr	r3, [pc, #748]	; (8001cf8 <main+0x36c>)
 8001a0c:	701a      	strb	r2, [r3, #0]
	  left1 = (HAL_GPIO_ReadPin(GPIOB, left1_ir_Pin) == GPIO_PIN_SET) ? 1 : 0;
 8001a0e:	4bb9      	ldr	r3, [pc, #740]	; (8001cf4 <main+0x368>)
 8001a10:	2101      	movs	r1, #1
 8001a12:	0018      	movs	r0, r3
 8001a14:	f001 fe8a 	bl	800372c <HAL_GPIO_ReadPin>
 8001a18:	0003      	movs	r3, r0
 8001a1a:	3b01      	subs	r3, #1
 8001a1c:	425a      	negs	r2, r3
 8001a1e:	4153      	adcs	r3, r2
 8001a20:	b2db      	uxtb	r3, r3
 8001a22:	001a      	movs	r2, r3
 8001a24:	4bb5      	ldr	r3, [pc, #724]	; (8001cfc <main+0x370>)
 8001a26:	701a      	strb	r2, [r3, #0]
	  center = (HAL_GPIO_ReadPin(GPIOC, center_ir_Pin) == GPIO_PIN_SET) ? 1 : 0;
 8001a28:	4bb5      	ldr	r3, [pc, #724]	; (8001d00 <main+0x374>)
 8001a2a:	2120      	movs	r1, #32
 8001a2c:	0018      	movs	r0, r3
 8001a2e:	f001 fe7d 	bl	800372c <HAL_GPIO_ReadPin>
 8001a32:	0003      	movs	r3, r0
 8001a34:	3b01      	subs	r3, #1
 8001a36:	425a      	negs	r2, r3
 8001a38:	4153      	adcs	r3, r2
 8001a3a:	b2db      	uxtb	r3, r3
 8001a3c:	001a      	movs	r2, r3
 8001a3e:	4bb1      	ldr	r3, [pc, #708]	; (8001d04 <main+0x378>)
 8001a40:	701a      	strb	r2, [r3, #0]
	  right1 = (HAL_GPIO_ReadPin(GPIOC, right1_ir_Pin) == GPIO_PIN_SET) ? 1 : 0;
 8001a42:	4baf      	ldr	r3, [pc, #700]	; (8001d00 <main+0x374>)
 8001a44:	2110      	movs	r1, #16
 8001a46:	0018      	movs	r0, r3
 8001a48:	f001 fe70 	bl	800372c <HAL_GPIO_ReadPin>
 8001a4c:	0003      	movs	r3, r0
 8001a4e:	3b01      	subs	r3, #1
 8001a50:	425a      	negs	r2, r3
 8001a52:	4153      	adcs	r3, r2
 8001a54:	b2db      	uxtb	r3, r3
 8001a56:	001a      	movs	r2, r3
 8001a58:	4bab      	ldr	r3, [pc, #684]	; (8001d08 <main+0x37c>)
 8001a5a:	701a      	strb	r2, [r3, #0]
	  right2 = (HAL_GPIO_ReadPin(right2_ir_GPIO_Port, right2_ir_Pin) == GPIO_PIN_SET) ? 1 : 0;
 8001a5c:	2390      	movs	r3, #144	; 0x90
 8001a5e:	05db      	lsls	r3, r3, #23
 8001a60:	2180      	movs	r1, #128	; 0x80
 8001a62:	0018      	movs	r0, r3
 8001a64:	f001 fe62 	bl	800372c <HAL_GPIO_ReadPin>
 8001a68:	0003      	movs	r3, r0
 8001a6a:	3b01      	subs	r3, #1
 8001a6c:	425a      	negs	r2, r3
 8001a6e:	4153      	adcs	r3, r2
 8001a70:	b2db      	uxtb	r3, r3
 8001a72:	001a      	movs	r2, r3
 8001a74:	4ba5      	ldr	r3, [pc, #660]	; (8001d0c <main+0x380>)
 8001a76:	701a      	strb	r2, [r3, #0]
	   * Note: The control logic for the robot works as follows: the robot will continue moving on it's current path until it runs into an obstacle that
	   * presses it's bumper switch. Then the robot will turn around and take the first turn in the path that it encounters. If the bumper switch is
	   * pressed before it has made it's turn, the robot will stop and shift into idle mode. After the robot makes it's turn, it will shift back into
	   * it's default behavior of following the path until it bumps into something or it reaches the finish line.
	   */
	  switch (robot_state) {
 8001a78:	4ba5      	ldr	r3, [pc, #660]	; (8001d10 <main+0x384>)
 8001a7a:	781b      	ldrb	r3, [r3, #0]
 8001a7c:	2b07      	cmp	r3, #7
 8001a7e:	d900      	bls.n	8001a82 <main+0xf6>
 8001a80:	e168      	b.n	8001d54 <main+0x3c8>
 8001a82:	009a      	lsls	r2, r3, #2
 8001a84:	4ba3      	ldr	r3, [pc, #652]	; (8001d14 <main+0x388>)
 8001a86:	18d3      	adds	r3, r2, r3
 8001a88:	681b      	ldr	r3, [r3, #0]
 8001a8a:	469f      	mov	pc, r3
	  	  // do not move until the bumper switch is pressed
		  case idle:
			  stop();
 8001a8c:	f000 ff74 	bl	8002978 <stop>
			  if (sw_pushed) {
 8001a90:	4ba1      	ldr	r3, [pc, #644]	; (8001d18 <main+0x38c>)
 8001a92:	781b      	ldrb	r3, [r3, #0]
 8001a94:	2b00      	cmp	r3, #0
 8001a96:	d100      	bne.n	8001a9a <main+0x10e>
 8001a98:	e15e      	b.n	8001d58 <main+0x3cc>
				  sw_pushed = 0;
 8001a9a:	4b9f      	ldr	r3, [pc, #636]	; (8001d18 <main+0x38c>)
 8001a9c:	2200      	movs	r2, #0
 8001a9e:	701a      	strb	r2, [r3, #0]
				  robot_state = follow_line;
 8001aa0:	4b9b      	ldr	r3, [pc, #620]	; (8001d10 <main+0x384>)
 8001aa2:	2201      	movs	r2, #1
 8001aa4:	701a      	strb	r2, [r3, #0]
			  }
			  break;
 8001aa6:	e157      	b.n	8001d58 <main+0x3cc>
		  // follow the line until the bumper switch is pressed
		  case follow_line:
			  // if all IR sensors are blocked, possibly at the T intersection or at the finish line
			  if (left2 && left1 && center && right1 && right2) {
 8001aa8:	4b93      	ldr	r3, [pc, #588]	; (8001cf8 <main+0x36c>)
 8001aaa:	781b      	ldrb	r3, [r3, #0]
 8001aac:	2b00      	cmp	r3, #0
 8001aae:	d015      	beq.n	8001adc <main+0x150>
 8001ab0:	4b92      	ldr	r3, [pc, #584]	; (8001cfc <main+0x370>)
 8001ab2:	781b      	ldrb	r3, [r3, #0]
 8001ab4:	2b00      	cmp	r3, #0
 8001ab6:	d011      	beq.n	8001adc <main+0x150>
 8001ab8:	4b92      	ldr	r3, [pc, #584]	; (8001d04 <main+0x378>)
 8001aba:	781b      	ldrb	r3, [r3, #0]
 8001abc:	2b00      	cmp	r3, #0
 8001abe:	d00d      	beq.n	8001adc <main+0x150>
 8001ac0:	4b91      	ldr	r3, [pc, #580]	; (8001d08 <main+0x37c>)
 8001ac2:	781b      	ldrb	r3, [r3, #0]
 8001ac4:	2b00      	cmp	r3, #0
 8001ac6:	d009      	beq.n	8001adc <main+0x150>
 8001ac8:	4b90      	ldr	r3, [pc, #576]	; (8001d0c <main+0x380>)
 8001aca:	781b      	ldrb	r3, [r3, #0]
 8001acc:	2b00      	cmp	r3, #0
 8001ace:	d005      	beq.n	8001adc <main+0x150>
				  //sw_pushed = 0;
				  record_current_enc_pos();
 8001ad0:	f000 fd44 	bl	800255c <record_current_enc_pos>
				  robot_state = t_intersection;
 8001ad4:	4b8e      	ldr	r3, [pc, #568]	; (8001d10 <main+0x384>)
 8001ad6:	2206      	movs	r2, #6
 8001ad8:	701a      	strb	r2, [r3, #0]
 8001ada:	e017      	b.n	8001b0c <main+0x180>
			  }
			  // if right1 is blocked and left1 is not blocked, robot is moving off the line so steer right
			  else if (right1 && !left1) {
 8001adc:	4b8a      	ldr	r3, [pc, #552]	; (8001d08 <main+0x37c>)
 8001ade:	781b      	ldrb	r3, [r3, #0]
 8001ae0:	2b00      	cmp	r3, #0
 8001ae2:	d006      	beq.n	8001af2 <main+0x166>
 8001ae4:	4b85      	ldr	r3, [pc, #532]	; (8001cfc <main+0x370>)
 8001ae6:	781b      	ldrb	r3, [r3, #0]
 8001ae8:	2b00      	cmp	r3, #0
 8001aea:	d102      	bne.n	8001af2 <main+0x166>
				  steer_right();
 8001aec:	f000 fe68 	bl	80027c0 <steer_right>
 8001af0:	e00c      	b.n	8001b0c <main+0x180>
			  }
			  // if left1 is blocked and right1 is not blocked, robot is moving off the line so steer left
			  else if (left1 && !right1) {
 8001af2:	4b82      	ldr	r3, [pc, #520]	; (8001cfc <main+0x370>)
 8001af4:	781b      	ldrb	r3, [r3, #0]
 8001af6:	2b00      	cmp	r3, #0
 8001af8:	d006      	beq.n	8001b08 <main+0x17c>
 8001afa:	4b83      	ldr	r3, [pc, #524]	; (8001d08 <main+0x37c>)
 8001afc:	781b      	ldrb	r3, [r3, #0]
 8001afe:	2b00      	cmp	r3, #0
 8001b00:	d102      	bne.n	8001b08 <main+0x17c>
				  steer_left();
 8001b02:	f000 fecb 	bl	800289c <steer_left>
 8001b06:	e001      	b.n	8001b0c <main+0x180>
			  }
			  // if none of the IR sensors are blocked or only the center IR sensor is blocked, robot is on the line so keep moving forward
			  else {
				  move_forward();
 8001b08:	f000 fd7e 	bl	8002608 <move_forward>
			  }

			  // if the bumper switch is pressed, turn the robot back the way it came
			  if (sw_pushed) {
 8001b0c:	4b82      	ldr	r3, [pc, #520]	; (8001d18 <main+0x38c>)
 8001b0e:	781b      	ldrb	r3, [r3, #0]
 8001b10:	2b00      	cmp	r3, #0
 8001b12:	d100      	bne.n	8001b16 <main+0x18a>
 8001b14:	e122      	b.n	8001d5c <main+0x3d0>
				  sw_pushed = 0;
 8001b16:	4b80      	ldr	r3, [pc, #512]	; (8001d18 <main+0x38c>)
 8001b18:	2200      	movs	r2, #0
 8001b1a:	701a      	strb	r2, [r3, #0]
				  record_current_enc_pos();
 8001b1c:	f000 fd1e 	bl	800255c <record_current_enc_pos>
				  robot_state = turn_around;
 8001b20:	4b7b      	ldr	r3, [pc, #492]	; (8001d10 <main+0x384>)
 8001b22:	2205      	movs	r2, #5
 8001b24:	701a      	strb	r2, [r3, #0]
			  }
			  break;
 8001b26:	e119      	b.n	8001d5c <main+0x3d0>
		  // follow the line until there is a fork in the path
		  case follow_line_until_turn:
			  // if all IR sensors are blocked, possibly at the T intersection or at the finish line
			  if (left2 && left1 && center && right1 && right2) {
 8001b28:	4b73      	ldr	r3, [pc, #460]	; (8001cf8 <main+0x36c>)
 8001b2a:	781b      	ldrb	r3, [r3, #0]
 8001b2c:	2b00      	cmp	r3, #0
 8001b2e:	d015      	beq.n	8001b5c <main+0x1d0>
 8001b30:	4b72      	ldr	r3, [pc, #456]	; (8001cfc <main+0x370>)
 8001b32:	781b      	ldrb	r3, [r3, #0]
 8001b34:	2b00      	cmp	r3, #0
 8001b36:	d011      	beq.n	8001b5c <main+0x1d0>
 8001b38:	4b72      	ldr	r3, [pc, #456]	; (8001d04 <main+0x378>)
 8001b3a:	781b      	ldrb	r3, [r3, #0]
 8001b3c:	2b00      	cmp	r3, #0
 8001b3e:	d00d      	beq.n	8001b5c <main+0x1d0>
 8001b40:	4b71      	ldr	r3, [pc, #452]	; (8001d08 <main+0x37c>)
 8001b42:	781b      	ldrb	r3, [r3, #0]
 8001b44:	2b00      	cmp	r3, #0
 8001b46:	d009      	beq.n	8001b5c <main+0x1d0>
 8001b48:	4b70      	ldr	r3, [pc, #448]	; (8001d0c <main+0x380>)
 8001b4a:	781b      	ldrb	r3, [r3, #0]
 8001b4c:	2b00      	cmp	r3, #0
 8001b4e:	d005      	beq.n	8001b5c <main+0x1d0>
				  //sw_pushed = 0;
				  record_current_enc_pos();
 8001b50:	f000 fd04 	bl	800255c <record_current_enc_pos>
				  robot_state = t_intersection;
 8001b54:	4b6e      	ldr	r3, [pc, #440]	; (8001d10 <main+0x384>)
 8001b56:	2206      	movs	r2, #6
 8001b58:	701a      	strb	r2, [r3, #0]
 8001b5a:	e02b      	b.n	8001bb4 <main+0x228>
			  }
			  // if right2 is blocked, the robot is at a fork in the path and should turn right
			  else if (right2) {
 8001b5c:	4b6b      	ldr	r3, [pc, #428]	; (8001d0c <main+0x380>)
 8001b5e:	781b      	ldrb	r3, [r3, #0]
 8001b60:	2b00      	cmp	r3, #0
 8001b62:	d005      	beq.n	8001b70 <main+0x1e4>
				  record_current_enc_pos();
 8001b64:	f000 fcfa 	bl	800255c <record_current_enc_pos>
				  robot_state = turn_right;
 8001b68:	4b69      	ldr	r3, [pc, #420]	; (8001d10 <main+0x384>)
 8001b6a:	2203      	movs	r2, #3
 8001b6c:	701a      	strb	r2, [r3, #0]
 8001b6e:	e021      	b.n	8001bb4 <main+0x228>
			  }
			  // if left2 is blocked, the robot is at a fork in the path and should turn left
			  else if (left2) {
 8001b70:	4b61      	ldr	r3, [pc, #388]	; (8001cf8 <main+0x36c>)
 8001b72:	781b      	ldrb	r3, [r3, #0]
 8001b74:	2b00      	cmp	r3, #0
 8001b76:	d005      	beq.n	8001b84 <main+0x1f8>
				  record_current_enc_pos();
 8001b78:	f000 fcf0 	bl	800255c <record_current_enc_pos>
				  robot_state = turn_left;
 8001b7c:	4b64      	ldr	r3, [pc, #400]	; (8001d10 <main+0x384>)
 8001b7e:	2204      	movs	r2, #4
 8001b80:	701a      	strb	r2, [r3, #0]
 8001b82:	e017      	b.n	8001bb4 <main+0x228>
			  }
			  // if right1 is blocked and left1 is not blocked, robot is moving off the line so steer right
			  else if (right1 && !left1) {
 8001b84:	4b60      	ldr	r3, [pc, #384]	; (8001d08 <main+0x37c>)
 8001b86:	781b      	ldrb	r3, [r3, #0]
 8001b88:	2b00      	cmp	r3, #0
 8001b8a:	d006      	beq.n	8001b9a <main+0x20e>
 8001b8c:	4b5b      	ldr	r3, [pc, #364]	; (8001cfc <main+0x370>)
 8001b8e:	781b      	ldrb	r3, [r3, #0]
 8001b90:	2b00      	cmp	r3, #0
 8001b92:	d102      	bne.n	8001b9a <main+0x20e>
				  steer_right();
 8001b94:	f000 fe14 	bl	80027c0 <steer_right>
 8001b98:	e00c      	b.n	8001bb4 <main+0x228>
			  }
			  // if left1 is blocked and right1 is not blocked, robot is moving off the line so steer left
			  else if (left1 && !right1) {
 8001b9a:	4b58      	ldr	r3, [pc, #352]	; (8001cfc <main+0x370>)
 8001b9c:	781b      	ldrb	r3, [r3, #0]
 8001b9e:	2b00      	cmp	r3, #0
 8001ba0:	d006      	beq.n	8001bb0 <main+0x224>
 8001ba2:	4b59      	ldr	r3, [pc, #356]	; (8001d08 <main+0x37c>)
 8001ba4:	781b      	ldrb	r3, [r3, #0]
 8001ba6:	2b00      	cmp	r3, #0
 8001ba8:	d102      	bne.n	8001bb0 <main+0x224>
				  steer_left();
 8001baa:	f000 fe77 	bl	800289c <steer_left>
 8001bae:	e001      	b.n	8001bb4 <main+0x228>
			  }
			  // if none of the IR sensors are blocked or only the center IR sensor is blocked, robot is on the line so keep moving forward
			  else {
				  move_forward();
 8001bb0:	f000 fd2a 	bl	8002608 <move_forward>
			  }

			  // if the bumper switch is pressed, put the robot in the idle state
			  if (sw_pushed) {
 8001bb4:	4b58      	ldr	r3, [pc, #352]	; (8001d18 <main+0x38c>)
 8001bb6:	781b      	ldrb	r3, [r3, #0]
 8001bb8:	2b00      	cmp	r3, #0
 8001bba:	d100      	bne.n	8001bbe <main+0x232>
 8001bbc:	e0d0      	b.n	8001d60 <main+0x3d4>
				  sw_pushed = 0;
 8001bbe:	4b56      	ldr	r3, [pc, #344]	; (8001d18 <main+0x38c>)
 8001bc0:	2200      	movs	r2, #0
 8001bc2:	701a      	strb	r2, [r3, #0]
				  robot_state = idle;
 8001bc4:	4b52      	ldr	r3, [pc, #328]	; (8001d10 <main+0x384>)
 8001bc6:	2200      	movs	r2, #0
 8001bc8:	701a      	strb	r2, [r3, #0]
			  }
			  break;
 8001bca:	e0c9      	b.n	8001d60 <main+0x3d4>
		  // turn right onto a different path
		  case turn_right:
			  // keep turning right for a while to move the center IR sensor off the old path
			  if (suff_dist_traveled(5)) {
 8001bcc:	2005      	movs	r0, #5
 8001bce:	f000 fce5 	bl	800259c <suff_dist_traveled>
 8001bd2:	1e03      	subs	r3, r0, #0
 8001bd4:	d015      	beq.n	8001c02 <main+0x276>
				  // if the center IR sensor is blocked, the robot is on the new path
				  if (center) {
 8001bd6:	4b4b      	ldr	r3, [pc, #300]	; (8001d04 <main+0x378>)
 8001bd8:	781b      	ldrb	r3, [r3, #0]
 8001bda:	2b00      	cmp	r3, #0
 8001bdc:	d00e      	beq.n	8001bfc <main+0x270>
					  if (after_turn_around) {
 8001bde:	4b4f      	ldr	r3, [pc, #316]	; (8001d1c <main+0x390>)
 8001be0:	781b      	ldrb	r3, [r3, #0]
 8001be2:	2b00      	cmp	r3, #0
 8001be4:	d006      	beq.n	8001bf4 <main+0x268>
						  after_turn_around = 0;
 8001be6:	4b4d      	ldr	r3, [pc, #308]	; (8001d1c <main+0x390>)
 8001be8:	2200      	movs	r2, #0
 8001bea:	701a      	strb	r2, [r3, #0]
						  robot_state = follow_line_until_turn;
 8001bec:	4b48      	ldr	r3, [pc, #288]	; (8001d10 <main+0x384>)
 8001bee:	2202      	movs	r2, #2
 8001bf0:	701a      	strb	r2, [r3, #0]
 8001bf2:	e008      	b.n	8001c06 <main+0x27a>
					  }
					  else {
						  robot_state = follow_line;
 8001bf4:	4b46      	ldr	r3, [pc, #280]	; (8001d10 <main+0x384>)
 8001bf6:	2201      	movs	r2, #1
 8001bf8:	701a      	strb	r2, [r3, #0]
 8001bfa:	e004      	b.n	8001c06 <main+0x27a>
					  }
				  }
				  else {
					  steer_right();
 8001bfc:	f000 fde0 	bl	80027c0 <steer_right>
 8001c00:	e001      	b.n	8001c06 <main+0x27a>
				  }
			  }
			  else {
				  steer_right();
 8001c02:	f000 fddd 	bl	80027c0 <steer_right>
			  }

			  // if the bumper switch is pressed, put the robot in the idle state
			  if (sw_pushed) {
 8001c06:	4b44      	ldr	r3, [pc, #272]	; (8001d18 <main+0x38c>)
 8001c08:	781b      	ldrb	r3, [r3, #0]
 8001c0a:	2b00      	cmp	r3, #0
 8001c0c:	d100      	bne.n	8001c10 <main+0x284>
 8001c0e:	e0a9      	b.n	8001d64 <main+0x3d8>
				  sw_pushed = 0;
 8001c10:	4b41      	ldr	r3, [pc, #260]	; (8001d18 <main+0x38c>)
 8001c12:	2200      	movs	r2, #0
 8001c14:	701a      	strb	r2, [r3, #0]
				  robot_state = idle;
 8001c16:	4b3e      	ldr	r3, [pc, #248]	; (8001d10 <main+0x384>)
 8001c18:	2200      	movs	r2, #0
 8001c1a:	701a      	strb	r2, [r3, #0]
			  }
			  break;
 8001c1c:	e0a2      	b.n	8001d64 <main+0x3d8>
		  // turn left onto a different path
		  case turn_left:
			  // keep turning left for a while to move the center IR sensor off the old path
			  if (suff_dist_traveled(5)) {
 8001c1e:	2005      	movs	r0, #5
 8001c20:	f000 fcbc 	bl	800259c <suff_dist_traveled>
 8001c24:	1e03      	subs	r3, r0, #0
 8001c26:	d015      	beq.n	8001c54 <main+0x2c8>
				  // if the center IR sensor is blocked, the robot is on the new path
				  if (center) {
 8001c28:	4b36      	ldr	r3, [pc, #216]	; (8001d04 <main+0x378>)
 8001c2a:	781b      	ldrb	r3, [r3, #0]
 8001c2c:	2b00      	cmp	r3, #0
 8001c2e:	d00e      	beq.n	8001c4e <main+0x2c2>
					  if (after_turn_around) {
 8001c30:	4b3a      	ldr	r3, [pc, #232]	; (8001d1c <main+0x390>)
 8001c32:	781b      	ldrb	r3, [r3, #0]
 8001c34:	2b00      	cmp	r3, #0
 8001c36:	d006      	beq.n	8001c46 <main+0x2ba>
						  after_turn_around = 0;
 8001c38:	4b38      	ldr	r3, [pc, #224]	; (8001d1c <main+0x390>)
 8001c3a:	2200      	movs	r2, #0
 8001c3c:	701a      	strb	r2, [r3, #0]
						  robot_state = follow_line_until_turn;
 8001c3e:	4b34      	ldr	r3, [pc, #208]	; (8001d10 <main+0x384>)
 8001c40:	2202      	movs	r2, #2
 8001c42:	701a      	strb	r2, [r3, #0]
 8001c44:	e008      	b.n	8001c58 <main+0x2cc>
					  }
					  else {
						  robot_state = follow_line;
 8001c46:	4b32      	ldr	r3, [pc, #200]	; (8001d10 <main+0x384>)
 8001c48:	2201      	movs	r2, #1
 8001c4a:	701a      	strb	r2, [r3, #0]
 8001c4c:	e004      	b.n	8001c58 <main+0x2cc>
					  }
				  }
				  else {
					  steer_left();
 8001c4e:	f000 fe25 	bl	800289c <steer_left>
 8001c52:	e001      	b.n	8001c58 <main+0x2cc>
				  }
			  }
			  else {
				  steer_left();
 8001c54:	f000 fe22 	bl	800289c <steer_left>
			  }

			  // if the bumper switch is pressed, put the robot in the idle state
			  if (sw_pushed) {
 8001c58:	4b2f      	ldr	r3, [pc, #188]	; (8001d18 <main+0x38c>)
 8001c5a:	781b      	ldrb	r3, [r3, #0]
 8001c5c:	2b00      	cmp	r3, #0
 8001c5e:	d100      	bne.n	8001c62 <main+0x2d6>
 8001c60:	e082      	b.n	8001d68 <main+0x3dc>
				  sw_pushed = 0;
 8001c62:	4b2d      	ldr	r3, [pc, #180]	; (8001d18 <main+0x38c>)
 8001c64:	2200      	movs	r2, #0
 8001c66:	701a      	strb	r2, [r3, #0]
				  robot_state = idle;
 8001c68:	4b29      	ldr	r3, [pc, #164]	; (8001d10 <main+0x384>)
 8001c6a:	2200      	movs	r2, #0
 8001c6c:	701a      	strb	r2, [r3, #0]
			  }
			  break;
 8001c6e:	e07b      	b.n	8001d68 <main+0x3dc>
		  // turn the robot around 180 degrees back onto the path it has already traversed
		  case turn_around:
			  // move the robot back to ensure it won't bump into the obstacle when turning around
			  if (suff_dist_traveled(5)) {
 8001c70:	2005      	movs	r0, #5
 8001c72:	f000 fc93 	bl	800259c <suff_dist_traveled>
 8001c76:	1e03      	subs	r3, r0, #0
 8001c78:	d008      	beq.n	8001c8c <main+0x300>

				  // set this variable to ensure the robot's state will transition into the follow_line_until_turn state instead of the follow_line state
				  after_turn_around = 1;
 8001c7a:	4b28      	ldr	r3, [pc, #160]	; (8001d1c <main+0x390>)
 8001c7c:	2201      	movs	r2, #1
 8001c7e:	701a      	strb	r2, [r3, #0]

				  record_current_enc_pos();
 8001c80:	f000 fc6c 	bl	800255c <record_current_enc_pos>

				  // the robot will always turn left
				  robot_state = turn_left;
 8001c84:	4b22      	ldr	r3, [pc, #136]	; (8001d10 <main+0x384>)
 8001c86:	2204      	movs	r2, #4
 8001c88:	701a      	strb	r2, [r3, #0]
 8001c8a:	e001      	b.n	8001c90 <main+0x304>
			  }
			  else {
				  move_backward();
 8001c8c:	f000 fd2a 	bl	80026e4 <move_backward>
			  }

			  // if the bumper switch is pressed, put the robot in the idle state
			  if (sw_pushed) {
 8001c90:	4b21      	ldr	r3, [pc, #132]	; (8001d18 <main+0x38c>)
 8001c92:	781b      	ldrb	r3, [r3, #0]
 8001c94:	2b00      	cmp	r3, #0
 8001c96:	d100      	bne.n	8001c9a <main+0x30e>
 8001c98:	e068      	b.n	8001d6c <main+0x3e0>
				  sw_pushed = 0;
 8001c9a:	4b1f      	ldr	r3, [pc, #124]	; (8001d18 <main+0x38c>)
 8001c9c:	2200      	movs	r2, #0
 8001c9e:	701a      	strb	r2, [r3, #0]
				  robot_state = idle;
 8001ca0:	4b1b      	ldr	r3, [pc, #108]	; (8001d10 <main+0x384>)
 8001ca2:	2200      	movs	r2, #0
 8001ca4:	701a      	strb	r2, [r3, #0]
			  }
			  break;
 8001ca6:	e061      	b.n	8001d6c <main+0x3e0>
		  // determine whether the robot is at a T intersection or has reached the finish line
		  case t_intersection:
			  // move forward a little bit and check the IR sensors again
			  if (suff_dist_traveled(2)) {
 8001ca8:	2002      	movs	r0, #2
 8001caa:	f000 fc77 	bl	800259c <suff_dist_traveled>
 8001cae:	1e03      	subs	r3, r0, #0
 8001cb0:	d036      	beq.n	8001d20 <main+0x394>
				  // if all sensors are blocked the robot is at the finish line (because the finish line is thicker than the normal path)
				  if (left2 && left1 && center && right1 && right2) {
 8001cb2:	4b11      	ldr	r3, [pc, #68]	; (8001cf8 <main+0x36c>)
 8001cb4:	781b      	ldrb	r3, [r3, #0]
 8001cb6:	2b00      	cmp	r3, #0
 8001cb8:	d013      	beq.n	8001ce2 <main+0x356>
 8001cba:	4b10      	ldr	r3, [pc, #64]	; (8001cfc <main+0x370>)
 8001cbc:	781b      	ldrb	r3, [r3, #0]
 8001cbe:	2b00      	cmp	r3, #0
 8001cc0:	d00f      	beq.n	8001ce2 <main+0x356>
 8001cc2:	4b10      	ldr	r3, [pc, #64]	; (8001d04 <main+0x378>)
 8001cc4:	781b      	ldrb	r3, [r3, #0]
 8001cc6:	2b00      	cmp	r3, #0
 8001cc8:	d00b      	beq.n	8001ce2 <main+0x356>
 8001cca:	4b0f      	ldr	r3, [pc, #60]	; (8001d08 <main+0x37c>)
 8001ccc:	781b      	ldrb	r3, [r3, #0]
 8001cce:	2b00      	cmp	r3, #0
 8001cd0:	d007      	beq.n	8001ce2 <main+0x356>
 8001cd2:	4b0e      	ldr	r3, [pc, #56]	; (8001d0c <main+0x380>)
 8001cd4:	781b      	ldrb	r3, [r3, #0]
 8001cd6:	2b00      	cmp	r3, #0
 8001cd8:	d003      	beq.n	8001ce2 <main+0x356>
					  //sw_pushed = 0;
					  robot_state = finish;
 8001cda:	4b0d      	ldr	r3, [pc, #52]	; (8001d10 <main+0x384>)
 8001cdc:	2207      	movs	r2, #7
 8001cde:	701a      	strb	r2, [r3, #0]
 8001ce0:	e020      	b.n	8001d24 <main+0x398>
				  }
				  // otherwise the robot is at a T intersection so turn onto the right path
				  else {
					  robot_state = turn_right;
 8001ce2:	4b0b      	ldr	r3, [pc, #44]	; (8001d10 <main+0x384>)
 8001ce4:	2203      	movs	r2, #3
 8001ce6:	701a      	strb	r2, [r3, #0]
 8001ce8:	e01c      	b.n	8001d24 <main+0x398>
 8001cea:	46c0      	nop			; (mov r8, r8)
 8001cec:	200002d4 	.word	0x200002d4
 8001cf0:	2000012c 	.word	0x2000012c
 8001cf4:	48000400 	.word	0x48000400
 8001cf8:	200000f8 	.word	0x200000f8
 8001cfc:	200000f9 	.word	0x200000f9
 8001d00:	48000800 	.word	0x48000800
 8001d04:	200000fa 	.word	0x200000fa
 8001d08:	200000fb 	.word	0x200000fb
 8001d0c:	200000fc 	.word	0x200000fc
 8001d10:	20000090 	.word	0x20000090
 8001d14:	080074cc 	.word	0x080074cc
 8001d18:	20000091 	.word	0x20000091
 8001d1c:	200000fd 	.word	0x200000fd
				  }
			  }
			  else {
				  move_forward();
 8001d20:	f000 fc72 	bl	8002608 <move_forward>
			  }

			  // if the bumper switch is pressed, put the robot in the idle state
			  if (sw_pushed) {
 8001d24:	4b14      	ldr	r3, [pc, #80]	; (8001d78 <main+0x3ec>)
 8001d26:	781b      	ldrb	r3, [r3, #0]
 8001d28:	2b00      	cmp	r3, #0
 8001d2a:	d021      	beq.n	8001d70 <main+0x3e4>
				  sw_pushed = 0;
 8001d2c:	4b12      	ldr	r3, [pc, #72]	; (8001d78 <main+0x3ec>)
 8001d2e:	2200      	movs	r2, #0
 8001d30:	701a      	strb	r2, [r3, #0]
				  robot_state = idle;
 8001d32:	4b12      	ldr	r3, [pc, #72]	; (8001d7c <main+0x3f0>)
 8001d34:	2200      	movs	r2, #0
 8001d36:	701a      	strb	r2, [r3, #0]
			  }
			  break;
 8001d38:	e01a      	b.n	8001d70 <main+0x3e4>
		  // stop the robot when it has reached the finish line
		  case finish:
			  stop();
 8001d3a:	f000 fe1d 	bl	8002978 <stop>
			  // if the bumper switch is pressed, put the robot in the idle state
			  if (sw_pushed) {
 8001d3e:	4b0e      	ldr	r3, [pc, #56]	; (8001d78 <main+0x3ec>)
 8001d40:	781b      	ldrb	r3, [r3, #0]
 8001d42:	2b00      	cmp	r3, #0
 8001d44:	d016      	beq.n	8001d74 <main+0x3e8>
				  sw_pushed = 0;
 8001d46:	4b0c      	ldr	r3, [pc, #48]	; (8001d78 <main+0x3ec>)
 8001d48:	2200      	movs	r2, #0
 8001d4a:	701a      	strb	r2, [r3, #0]
				  robot_state = idle;
 8001d4c:	4b0b      	ldr	r3, [pc, #44]	; (8001d7c <main+0x3f0>)
 8001d4e:	2200      	movs	r2, #0
 8001d50:	701a      	strb	r2, [r3, #0]
			  }
			  break;
 8001d52:	e00f      	b.n	8001d74 <main+0x3e8>
		  default:
			  break;
 8001d54:	46c0      	nop			; (mov r8, r8)
 8001d56:	e64d      	b.n	80019f4 <main+0x68>
			  break;
 8001d58:	46c0      	nop			; (mov r8, r8)
 8001d5a:	e64b      	b.n	80019f4 <main+0x68>
			  break;
 8001d5c:	46c0      	nop			; (mov r8, r8)
 8001d5e:	e649      	b.n	80019f4 <main+0x68>
			  break;
 8001d60:	46c0      	nop			; (mov r8, r8)
 8001d62:	e647      	b.n	80019f4 <main+0x68>
			  break;
 8001d64:	46c0      	nop			; (mov r8, r8)
 8001d66:	e645      	b.n	80019f4 <main+0x68>
			  break;
 8001d68:	46c0      	nop			; (mov r8, r8)
 8001d6a:	e643      	b.n	80019f4 <main+0x68>
			  break;
 8001d6c:	46c0      	nop			; (mov r8, r8)
 8001d6e:	e641      	b.n	80019f4 <main+0x68>
			  break;
 8001d70:	46c0      	nop			; (mov r8, r8)
 8001d72:	e63f      	b.n	80019f4 <main+0x68>
			  break;
 8001d74:	46c0      	nop			; (mov r8, r8)
	  left2 = (HAL_GPIO_ReadPin(GPIOB, left2_ir_Pin) == GPIO_PIN_SET) ? 1 : 0;
 8001d76:	e63d      	b.n	80019f4 <main+0x68>
 8001d78:	20000091 	.word	0x20000091
 8001d7c:	20000090 	.word	0x20000090

08001d80 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001d80:	b590      	push	{r4, r7, lr}
 8001d82:	b097      	sub	sp, #92	; 0x5c
 8001d84:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001d86:	2428      	movs	r4, #40	; 0x28
 8001d88:	193b      	adds	r3, r7, r4
 8001d8a:	0018      	movs	r0, r3
 8001d8c:	2330      	movs	r3, #48	; 0x30
 8001d8e:	001a      	movs	r2, r3
 8001d90:	2100      	movs	r1, #0
 8001d92:	f004 fef7 	bl	8006b84 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001d96:	2318      	movs	r3, #24
 8001d98:	18fb      	adds	r3, r7, r3
 8001d9a:	0018      	movs	r0, r3
 8001d9c:	2310      	movs	r3, #16
 8001d9e:	001a      	movs	r2, r3
 8001da0:	2100      	movs	r1, #0
 8001da2:	f004 feef 	bl	8006b84 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001da6:	1d3b      	adds	r3, r7, #4
 8001da8:	0018      	movs	r0, r3
 8001daa:	2314      	movs	r3, #20
 8001dac:	001a      	movs	r2, r3
 8001dae:	2100      	movs	r1, #0
 8001db0:	f004 fee8 	bl	8006b84 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001db4:	0021      	movs	r1, r4
 8001db6:	187b      	adds	r3, r7, r1
 8001db8:	2202      	movs	r2, #2
 8001dba:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001dbc:	187b      	adds	r3, r7, r1
 8001dbe:	2201      	movs	r2, #1
 8001dc0:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001dc2:	187b      	adds	r3, r7, r1
 8001dc4:	2210      	movs	r2, #16
 8001dc6:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001dc8:	187b      	adds	r3, r7, r1
 8001dca:	2202      	movs	r2, #2
 8001dcc:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001dce:	187b      	adds	r3, r7, r1
 8001dd0:	2200      	movs	r2, #0
 8001dd2:	625a      	str	r2, [r3, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL12;
 8001dd4:	187b      	adds	r3, r7, r1
 8001dd6:	22a0      	movs	r2, #160	; 0xa0
 8001dd8:	0392      	lsls	r2, r2, #14
 8001dda:	629a      	str	r2, [r3, #40]	; 0x28
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 8001ddc:	187b      	adds	r3, r7, r1
 8001dde:	2200      	movs	r2, #0
 8001de0:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001de2:	187b      	adds	r3, r7, r1
 8001de4:	0018      	movs	r0, r3
 8001de6:	f001 fcf7 	bl	80037d8 <HAL_RCC_OscConfig>
 8001dea:	1e03      	subs	r3, r0, #0
 8001dec:	d001      	beq.n	8001df2 <SystemClock_Config+0x72>
  {
    Error_Handler();
 8001dee:	f000 ff03 	bl	8002bf8 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001df2:	2118      	movs	r1, #24
 8001df4:	187b      	adds	r3, r7, r1
 8001df6:	2207      	movs	r2, #7
 8001df8:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001dfa:	187b      	adds	r3, r7, r1
 8001dfc:	2202      	movs	r2, #2
 8001dfe:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001e00:	187b      	adds	r3, r7, r1
 8001e02:	2200      	movs	r2, #0
 8001e04:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001e06:	187b      	adds	r3, r7, r1
 8001e08:	2200      	movs	r2, #0
 8001e0a:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8001e0c:	187b      	adds	r3, r7, r1
 8001e0e:	2101      	movs	r1, #1
 8001e10:	0018      	movs	r0, r3
 8001e12:	f001 fffb 	bl	8003e0c <HAL_RCC_ClockConfig>
 8001e16:	1e03      	subs	r3, r0, #0
 8001e18:	d001      	beq.n	8001e1e <SystemClock_Config+0x9e>
  {
    Error_Handler();
 8001e1a:	f000 feed 	bl	8002bf8 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8001e1e:	1d3b      	adds	r3, r7, #4
 8001e20:	2201      	movs	r2, #1
 8001e22:	601a      	str	r2, [r3, #0]
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 8001e24:	1d3b      	adds	r3, r7, #4
 8001e26:	2200      	movs	r2, #0
 8001e28:	609a      	str	r2, [r3, #8]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001e2a:	1d3b      	adds	r3, r7, #4
 8001e2c:	0018      	movs	r0, r3
 8001e2e:	f002 f931 	bl	8004094 <HAL_RCCEx_PeriphCLKConfig>
 8001e32:	1e03      	subs	r3, r0, #0
 8001e34:	d001      	beq.n	8001e3a <SystemClock_Config+0xba>
  {
    Error_Handler();
 8001e36:	f000 fedf 	bl	8002bf8 <Error_Handler>
  }
}
 8001e3a:	46c0      	nop			; (mov r8, r8)
 8001e3c:	46bd      	mov	sp, r7
 8001e3e:	b017      	add	sp, #92	; 0x5c
 8001e40:	bd90      	pop	{r4, r7, pc}
	...

08001e44 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001e44:	b580      	push	{r7, lr}
 8001e46:	b096      	sub	sp, #88	; 0x58
 8001e48:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001e4a:	2348      	movs	r3, #72	; 0x48
 8001e4c:	18fb      	adds	r3, r7, r3
 8001e4e:	0018      	movs	r0, r3
 8001e50:	2310      	movs	r3, #16
 8001e52:	001a      	movs	r2, r3
 8001e54:	2100      	movs	r1, #0
 8001e56:	f004 fe95 	bl	8006b84 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001e5a:	2340      	movs	r3, #64	; 0x40
 8001e5c:	18fb      	adds	r3, r7, r3
 8001e5e:	0018      	movs	r0, r3
 8001e60:	2308      	movs	r3, #8
 8001e62:	001a      	movs	r2, r3
 8001e64:	2100      	movs	r1, #0
 8001e66:	f004 fe8d 	bl	8006b84 <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001e6a:	2324      	movs	r3, #36	; 0x24
 8001e6c:	18fb      	adds	r3, r7, r3
 8001e6e:	0018      	movs	r0, r3
 8001e70:	231c      	movs	r3, #28
 8001e72:	001a      	movs	r2, r3
 8001e74:	2100      	movs	r1, #0
 8001e76:	f004 fe85 	bl	8006b84 <memset>
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001e7a:	1d3b      	adds	r3, r7, #4
 8001e7c:	0018      	movs	r0, r3
 8001e7e:	2320      	movs	r3, #32
 8001e80:	001a      	movs	r2, r3
 8001e82:	2100      	movs	r1, #0
 8001e84:	f004 fe7e 	bl	8006b84 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001e88:	4b4d      	ldr	r3, [pc, #308]	; (8001fc0 <MX_TIM1_Init+0x17c>)
 8001e8a:	4a4e      	ldr	r2, [pc, #312]	; (8001fc4 <MX_TIM1_Init+0x180>)
 8001e8c:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 47;
 8001e8e:	4b4c      	ldr	r3, [pc, #304]	; (8001fc0 <MX_TIM1_Init+0x17c>)
 8001e90:	222f      	movs	r2, #47	; 0x2f
 8001e92:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001e94:	4b4a      	ldr	r3, [pc, #296]	; (8001fc0 <MX_TIM1_Init+0x17c>)
 8001e96:	2200      	movs	r2, #0
 8001e98:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 99;
 8001e9a:	4b49      	ldr	r3, [pc, #292]	; (8001fc0 <MX_TIM1_Init+0x17c>)
 8001e9c:	2263      	movs	r2, #99	; 0x63
 8001e9e:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001ea0:	4b47      	ldr	r3, [pc, #284]	; (8001fc0 <MX_TIM1_Init+0x17c>)
 8001ea2:	2200      	movs	r2, #0
 8001ea4:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001ea6:	4b46      	ldr	r3, [pc, #280]	; (8001fc0 <MX_TIM1_Init+0x17c>)
 8001ea8:	2200      	movs	r2, #0
 8001eaa:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001eac:	4b44      	ldr	r3, [pc, #272]	; (8001fc0 <MX_TIM1_Init+0x17c>)
 8001eae:	2200      	movs	r2, #0
 8001eb0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001eb2:	4b43      	ldr	r3, [pc, #268]	; (8001fc0 <MX_TIM1_Init+0x17c>)
 8001eb4:	0018      	movs	r0, r3
 8001eb6:	f002 f9cb 	bl	8004250 <HAL_TIM_Base_Init>
 8001eba:	1e03      	subs	r3, r0, #0
 8001ebc:	d001      	beq.n	8001ec2 <MX_TIM1_Init+0x7e>
  {
    Error_Handler();
 8001ebe:	f000 fe9b 	bl	8002bf8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001ec2:	2148      	movs	r1, #72	; 0x48
 8001ec4:	187b      	adds	r3, r7, r1
 8001ec6:	2280      	movs	r2, #128	; 0x80
 8001ec8:	0152      	lsls	r2, r2, #5
 8001eca:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001ecc:	187a      	adds	r2, r7, r1
 8001ece:	4b3c      	ldr	r3, [pc, #240]	; (8001fc0 <MX_TIM1_Init+0x17c>)
 8001ed0:	0011      	movs	r1, r2
 8001ed2:	0018      	movs	r0, r3
 8001ed4:	f002 ffd6 	bl	8004e84 <HAL_TIM_ConfigClockSource>
 8001ed8:	1e03      	subs	r3, r0, #0
 8001eda:	d001      	beq.n	8001ee0 <MX_TIM1_Init+0x9c>
  {
    Error_Handler();
 8001edc:	f000 fe8c 	bl	8002bf8 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8001ee0:	4b37      	ldr	r3, [pc, #220]	; (8001fc0 <MX_TIM1_Init+0x17c>)
 8001ee2:	0018      	movs	r0, r3
 8001ee4:	f002 fa84 	bl	80043f0 <HAL_TIM_PWM_Init>
 8001ee8:	1e03      	subs	r3, r0, #0
 8001eea:	d001      	beq.n	8001ef0 <MX_TIM1_Init+0xac>
  {
    Error_Handler();
 8001eec:	f000 fe84 	bl	8002bf8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001ef0:	2140      	movs	r1, #64	; 0x40
 8001ef2:	187b      	adds	r3, r7, r1
 8001ef4:	2200      	movs	r2, #0
 8001ef6:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001ef8:	187b      	adds	r3, r7, r1
 8001efa:	2200      	movs	r2, #0
 8001efc:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001efe:	187a      	adds	r2, r7, r1
 8001f00:	4b2f      	ldr	r3, [pc, #188]	; (8001fc0 <MX_TIM1_Init+0x17c>)
 8001f02:	0011      	movs	r1, r2
 8001f04:	0018      	movs	r0, r3
 8001f06:	f003 fd15 	bl	8005934 <HAL_TIMEx_MasterConfigSynchronization>
 8001f0a:	1e03      	subs	r3, r0, #0
 8001f0c:	d001      	beq.n	8001f12 <MX_TIM1_Init+0xce>
  {
    Error_Handler();
 8001f0e:	f000 fe73 	bl	8002bf8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001f12:	2124      	movs	r1, #36	; 0x24
 8001f14:	187b      	adds	r3, r7, r1
 8001f16:	2260      	movs	r2, #96	; 0x60
 8001f18:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 50;
 8001f1a:	187b      	adds	r3, r7, r1
 8001f1c:	2232      	movs	r2, #50	; 0x32
 8001f1e:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001f20:	187b      	adds	r3, r7, r1
 8001f22:	2200      	movs	r2, #0
 8001f24:	609a      	str	r2, [r3, #8]
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001f26:	187b      	adds	r3, r7, r1
 8001f28:	2200      	movs	r2, #0
 8001f2a:	60da      	str	r2, [r3, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001f2c:	187b      	adds	r3, r7, r1
 8001f2e:	2200      	movs	r2, #0
 8001f30:	611a      	str	r2, [r3, #16]
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001f32:	187b      	adds	r3, r7, r1
 8001f34:	2200      	movs	r2, #0
 8001f36:	615a      	str	r2, [r3, #20]
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001f38:	187b      	adds	r3, r7, r1
 8001f3a:	2200      	movs	r2, #0
 8001f3c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001f3e:	1879      	adds	r1, r7, r1
 8001f40:	4b1f      	ldr	r3, [pc, #124]	; (8001fc0 <MX_TIM1_Init+0x17c>)
 8001f42:	2200      	movs	r2, #0
 8001f44:	0018      	movs	r0, r3
 8001f46:	f002 fed7 	bl	8004cf8 <HAL_TIM_PWM_ConfigChannel>
 8001f4a:	1e03      	subs	r3, r0, #0
 8001f4c:	d001      	beq.n	8001f52 <MX_TIM1_Init+0x10e>
  {
    Error_Handler();
 8001f4e:	f000 fe53 	bl	8002bf8 <Error_Handler>
  }
  sConfigOC.Pulse = 0;
 8001f52:	2124      	movs	r1, #36	; 0x24
 8001f54:	187b      	adds	r3, r7, r1
 8001f56:	2200      	movs	r2, #0
 8001f58:	605a      	str	r2, [r3, #4]
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001f5a:	1879      	adds	r1, r7, r1
 8001f5c:	4b18      	ldr	r3, [pc, #96]	; (8001fc0 <MX_TIM1_Init+0x17c>)
 8001f5e:	2208      	movs	r2, #8
 8001f60:	0018      	movs	r0, r3
 8001f62:	f002 fec9 	bl	8004cf8 <HAL_TIM_PWM_ConfigChannel>
 8001f66:	1e03      	subs	r3, r0, #0
 8001f68:	d001      	beq.n	8001f6e <MX_TIM1_Init+0x12a>
  {
    Error_Handler();
 8001f6a:	f000 fe45 	bl	8002bf8 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001f6e:	1d3b      	adds	r3, r7, #4
 8001f70:	2200      	movs	r2, #0
 8001f72:	601a      	str	r2, [r3, #0]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001f74:	1d3b      	adds	r3, r7, #4
 8001f76:	2200      	movs	r2, #0
 8001f78:	605a      	str	r2, [r3, #4]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001f7a:	1d3b      	adds	r3, r7, #4
 8001f7c:	2200      	movs	r2, #0
 8001f7e:	609a      	str	r2, [r3, #8]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001f80:	1d3b      	adds	r3, r7, #4
 8001f82:	2200      	movs	r2, #0
 8001f84:	60da      	str	r2, [r3, #12]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001f86:	1d3b      	adds	r3, r7, #4
 8001f88:	2200      	movs	r2, #0
 8001f8a:	611a      	str	r2, [r3, #16]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001f8c:	1d3b      	adds	r3, r7, #4
 8001f8e:	2280      	movs	r2, #128	; 0x80
 8001f90:	0192      	lsls	r2, r2, #6
 8001f92:	615a      	str	r2, [r3, #20]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001f94:	1d3b      	adds	r3, r7, #4
 8001f96:	2200      	movs	r2, #0
 8001f98:	61da      	str	r2, [r3, #28]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001f9a:	1d3a      	adds	r2, r7, #4
 8001f9c:	4b08      	ldr	r3, [pc, #32]	; (8001fc0 <MX_TIM1_Init+0x17c>)
 8001f9e:	0011      	movs	r1, r2
 8001fa0:	0018      	movs	r0, r3
 8001fa2:	f003 fd25 	bl	80059f0 <HAL_TIMEx_ConfigBreakDeadTime>
 8001fa6:	1e03      	subs	r3, r0, #0
 8001fa8:	d001      	beq.n	8001fae <MX_TIM1_Init+0x16a>
  {
    Error_Handler();
 8001faa:	f000 fe25 	bl	8002bf8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8001fae:	4b04      	ldr	r3, [pc, #16]	; (8001fc0 <MX_TIM1_Init+0x17c>)
 8001fb0:	0018      	movs	r0, r3
 8001fb2:	f000 ff1b 	bl	8002dec <HAL_TIM_MspPostInit>

}
 8001fb6:	46c0      	nop			; (mov r8, r8)
 8001fb8:	46bd      	mov	sp, r7
 8001fba:	b016      	add	sp, #88	; 0x58
 8001fbc:	bd80      	pop	{r7, pc}
 8001fbe:	46c0      	nop			; (mov r8, r8)
 8001fc0:	20000244 	.word	0x20000244
 8001fc4:	40012c00 	.word	0x40012c00

08001fc8 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001fc8:	b580      	push	{r7, lr}
 8001fca:	b08e      	sub	sp, #56	; 0x38
 8001fcc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001fce:	2328      	movs	r3, #40	; 0x28
 8001fd0:	18fb      	adds	r3, r7, r3
 8001fd2:	0018      	movs	r0, r3
 8001fd4:	2310      	movs	r3, #16
 8001fd6:	001a      	movs	r2, r3
 8001fd8:	2100      	movs	r1, #0
 8001fda:	f004 fdd3 	bl	8006b84 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001fde:	2320      	movs	r3, #32
 8001fe0:	18fb      	adds	r3, r7, r3
 8001fe2:	0018      	movs	r0, r3
 8001fe4:	2308      	movs	r3, #8
 8001fe6:	001a      	movs	r2, r3
 8001fe8:	2100      	movs	r1, #0
 8001fea:	f004 fdcb 	bl	8006b84 <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001fee:	1d3b      	adds	r3, r7, #4
 8001ff0:	0018      	movs	r0, r3
 8001ff2:	231c      	movs	r3, #28
 8001ff4:	001a      	movs	r2, r3
 8001ff6:	2100      	movs	r1, #0
 8001ff8:	f004 fdc4 	bl	8006b84 <memset>

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001ffc:	4b35      	ldr	r3, [pc, #212]	; (80020d4 <MX_TIM2_Init+0x10c>)
 8001ffe:	2280      	movs	r2, #128	; 0x80
 8002000:	05d2      	lsls	r2, r2, #23
 8002002:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 47;
 8002004:	4b33      	ldr	r3, [pc, #204]	; (80020d4 <MX_TIM2_Init+0x10c>)
 8002006:	222f      	movs	r2, #47	; 0x2f
 8002008:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800200a:	4b32      	ldr	r3, [pc, #200]	; (80020d4 <MX_TIM2_Init+0x10c>)
 800200c:	2200      	movs	r2, #0
 800200e:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 99;
 8002010:	4b30      	ldr	r3, [pc, #192]	; (80020d4 <MX_TIM2_Init+0x10c>)
 8002012:	2263      	movs	r2, #99	; 0x63
 8002014:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002016:	4b2f      	ldr	r3, [pc, #188]	; (80020d4 <MX_TIM2_Init+0x10c>)
 8002018:	2200      	movs	r2, #0
 800201a:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800201c:	4b2d      	ldr	r3, [pc, #180]	; (80020d4 <MX_TIM2_Init+0x10c>)
 800201e:	2200      	movs	r2, #0
 8002020:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8002022:	4b2c      	ldr	r3, [pc, #176]	; (80020d4 <MX_TIM2_Init+0x10c>)
 8002024:	0018      	movs	r0, r3
 8002026:	f002 f913 	bl	8004250 <HAL_TIM_Base_Init>
 800202a:	1e03      	subs	r3, r0, #0
 800202c:	d001      	beq.n	8002032 <MX_TIM2_Init+0x6a>
  {
    Error_Handler();
 800202e:	f000 fde3 	bl	8002bf8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002032:	2128      	movs	r1, #40	; 0x28
 8002034:	187b      	adds	r3, r7, r1
 8002036:	2280      	movs	r2, #128	; 0x80
 8002038:	0152      	lsls	r2, r2, #5
 800203a:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800203c:	187a      	adds	r2, r7, r1
 800203e:	4b25      	ldr	r3, [pc, #148]	; (80020d4 <MX_TIM2_Init+0x10c>)
 8002040:	0011      	movs	r1, r2
 8002042:	0018      	movs	r0, r3
 8002044:	f002 ff1e 	bl	8004e84 <HAL_TIM_ConfigClockSource>
 8002048:	1e03      	subs	r3, r0, #0
 800204a:	d001      	beq.n	8002050 <MX_TIM2_Init+0x88>
  {
    Error_Handler();
 800204c:	f000 fdd4 	bl	8002bf8 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8002050:	4b20      	ldr	r3, [pc, #128]	; (80020d4 <MX_TIM2_Init+0x10c>)
 8002052:	0018      	movs	r0, r3
 8002054:	f002 f9cc 	bl	80043f0 <HAL_TIM_PWM_Init>
 8002058:	1e03      	subs	r3, r0, #0
 800205a:	d001      	beq.n	8002060 <MX_TIM2_Init+0x98>
  {
    Error_Handler();
 800205c:	f000 fdcc 	bl	8002bf8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002060:	2120      	movs	r1, #32
 8002062:	187b      	adds	r3, r7, r1
 8002064:	2200      	movs	r2, #0
 8002066:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002068:	187b      	adds	r3, r7, r1
 800206a:	2200      	movs	r2, #0
 800206c:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800206e:	187a      	adds	r2, r7, r1
 8002070:	4b18      	ldr	r3, [pc, #96]	; (80020d4 <MX_TIM2_Init+0x10c>)
 8002072:	0011      	movs	r1, r2
 8002074:	0018      	movs	r0, r3
 8002076:	f003 fc5d 	bl	8005934 <HAL_TIMEx_MasterConfigSynchronization>
 800207a:	1e03      	subs	r3, r0, #0
 800207c:	d001      	beq.n	8002082 <MX_TIM2_Init+0xba>
  {
    Error_Handler();
 800207e:	f000 fdbb 	bl	8002bf8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002082:	1d3b      	adds	r3, r7, #4
 8002084:	2260      	movs	r2, #96	; 0x60
 8002086:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 50;
 8002088:	1d3b      	adds	r3, r7, #4
 800208a:	2232      	movs	r2, #50	; 0x32
 800208c:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800208e:	1d3b      	adds	r3, r7, #4
 8002090:	2200      	movs	r2, #0
 8002092:	609a      	str	r2, [r3, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002094:	1d3b      	adds	r3, r7, #4
 8002096:	2200      	movs	r2, #0
 8002098:	611a      	str	r2, [r3, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800209a:	1d39      	adds	r1, r7, #4
 800209c:	4b0d      	ldr	r3, [pc, #52]	; (80020d4 <MX_TIM2_Init+0x10c>)
 800209e:	2200      	movs	r2, #0
 80020a0:	0018      	movs	r0, r3
 80020a2:	f002 fe29 	bl	8004cf8 <HAL_TIM_PWM_ConfigChannel>
 80020a6:	1e03      	subs	r3, r0, #0
 80020a8:	d001      	beq.n	80020ae <MX_TIM2_Init+0xe6>
  {
    Error_Handler();
 80020aa:	f000 fda5 	bl	8002bf8 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80020ae:	1d39      	adds	r1, r7, #4
 80020b0:	4b08      	ldr	r3, [pc, #32]	; (80020d4 <MX_TIM2_Init+0x10c>)
 80020b2:	2208      	movs	r2, #8
 80020b4:	0018      	movs	r0, r3
 80020b6:	f002 fe1f 	bl	8004cf8 <HAL_TIM_PWM_ConfigChannel>
 80020ba:	1e03      	subs	r3, r0, #0
 80020bc:	d001      	beq.n	80020c2 <MX_TIM2_Init+0xfa>
  {
    Error_Handler();
 80020be:	f000 fd9b 	bl	8002bf8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 80020c2:	4b04      	ldr	r3, [pc, #16]	; (80020d4 <MX_TIM2_Init+0x10c>)
 80020c4:	0018      	movs	r0, r3
 80020c6:	f000 fe91 	bl	8002dec <HAL_TIM_MspPostInit>

}
 80020ca:	46c0      	nop			; (mov r8, r8)
 80020cc:	46bd      	mov	sp, r7
 80020ce:	b00e      	add	sp, #56	; 0x38
 80020d0:	bd80      	pop	{r7, pc}
 80020d2:	46c0      	nop			; (mov r8, r8)
 80020d4:	2000028c 	.word	0x2000028c

080020d8 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80020d8:	b580      	push	{r7, lr}
 80020da:	b08a      	sub	sp, #40	; 0x28
 80020dc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80020de:	2318      	movs	r3, #24
 80020e0:	18fb      	adds	r3, r7, r3
 80020e2:	0018      	movs	r0, r3
 80020e4:	2310      	movs	r3, #16
 80020e6:	001a      	movs	r2, r3
 80020e8:	2100      	movs	r1, #0
 80020ea:	f004 fd4b 	bl	8006b84 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80020ee:	2310      	movs	r3, #16
 80020f0:	18fb      	adds	r3, r7, r3
 80020f2:	0018      	movs	r0, r3
 80020f4:	2308      	movs	r3, #8
 80020f6:	001a      	movs	r2, r3
 80020f8:	2100      	movs	r1, #0
 80020fa:	f004 fd43 	bl	8006b84 <memset>
  TIM_IC_InitTypeDef sConfigIC = {0};
 80020fe:	003b      	movs	r3, r7
 8002100:	0018      	movs	r0, r3
 8002102:	2310      	movs	r3, #16
 8002104:	001a      	movs	r2, r3
 8002106:	2100      	movs	r1, #0
 8002108:	f004 fd3c 	bl	8006b84 <memset>

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 800210c:	4b3c      	ldr	r3, [pc, #240]	; (8002200 <MX_TIM3_Init+0x128>)
 800210e:	4a3d      	ldr	r2, [pc, #244]	; (8002204 <MX_TIM3_Init+0x12c>)
 8002110:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 47999;
 8002112:	4b3b      	ldr	r3, [pc, #236]	; (8002200 <MX_TIM3_Init+0x128>)
 8002114:	4a3c      	ldr	r2, [pc, #240]	; (8002208 <MX_TIM3_Init+0x130>)
 8002116:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002118:	4b39      	ldr	r3, [pc, #228]	; (8002200 <MX_TIM3_Init+0x128>)
 800211a:	2200      	movs	r2, #0
 800211c:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 800211e:	4b38      	ldr	r3, [pc, #224]	; (8002200 <MX_TIM3_Init+0x128>)
 8002120:	4a3a      	ldr	r2, [pc, #232]	; (800220c <MX_TIM3_Init+0x134>)
 8002122:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002124:	4b36      	ldr	r3, [pc, #216]	; (8002200 <MX_TIM3_Init+0x128>)
 8002126:	2200      	movs	r2, #0
 8002128:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800212a:	4b35      	ldr	r3, [pc, #212]	; (8002200 <MX_TIM3_Init+0x128>)
 800212c:	2200      	movs	r2, #0
 800212e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8002130:	4b33      	ldr	r3, [pc, #204]	; (8002200 <MX_TIM3_Init+0x128>)
 8002132:	0018      	movs	r0, r3
 8002134:	f002 f88c 	bl	8004250 <HAL_TIM_Base_Init>
 8002138:	1e03      	subs	r3, r0, #0
 800213a:	d001      	beq.n	8002140 <MX_TIM3_Init+0x68>
  {
    Error_Handler();
 800213c:	f000 fd5c 	bl	8002bf8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002140:	2118      	movs	r1, #24
 8002142:	187b      	adds	r3, r7, r1
 8002144:	2280      	movs	r2, #128	; 0x80
 8002146:	0152      	lsls	r2, r2, #5
 8002148:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 800214a:	187a      	adds	r2, r7, r1
 800214c:	4b2c      	ldr	r3, [pc, #176]	; (8002200 <MX_TIM3_Init+0x128>)
 800214e:	0011      	movs	r1, r2
 8002150:	0018      	movs	r0, r3
 8002152:	f002 fe97 	bl	8004e84 <HAL_TIM_ConfigClockSource>
 8002156:	1e03      	subs	r3, r0, #0
 8002158:	d001      	beq.n	800215e <MX_TIM3_Init+0x86>
  {
    Error_Handler();
 800215a:	f000 fd4d 	bl	8002bf8 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim3) != HAL_OK)
 800215e:	4b28      	ldr	r3, [pc, #160]	; (8002200 <MX_TIM3_Init+0x128>)
 8002160:	0018      	movs	r0, r3
 8002162:	f002 fad1 	bl	8004708 <HAL_TIM_IC_Init>
 8002166:	1e03      	subs	r3, r0, #0
 8002168:	d001      	beq.n	800216e <MX_TIM3_Init+0x96>
  {
    Error_Handler();
 800216a:	f000 fd45 	bl	8002bf8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800216e:	2110      	movs	r1, #16
 8002170:	187b      	adds	r3, r7, r1
 8002172:	2200      	movs	r2, #0
 8002174:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002176:	187b      	adds	r3, r7, r1
 8002178:	2200      	movs	r2, #0
 800217a:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800217c:	187a      	adds	r2, r7, r1
 800217e:	4b20      	ldr	r3, [pc, #128]	; (8002200 <MX_TIM3_Init+0x128>)
 8002180:	0011      	movs	r1, r2
 8002182:	0018      	movs	r0, r3
 8002184:	f003 fbd6 	bl	8005934 <HAL_TIMEx_MasterConfigSynchronization>
 8002188:	1e03      	subs	r3, r0, #0
 800218a:	d001      	beq.n	8002190 <MX_TIM3_Init+0xb8>
  {
    Error_Handler();
 800218c:	f000 fd34 	bl	8002bf8 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8002190:	003b      	movs	r3, r7
 8002192:	2200      	movs	r2, #0
 8002194:	601a      	str	r2, [r3, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8002196:	003b      	movs	r3, r7
 8002198:	2201      	movs	r2, #1
 800219a:	605a      	str	r2, [r3, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 800219c:	003b      	movs	r3, r7
 800219e:	2200      	movs	r2, #0
 80021a0:	609a      	str	r2, [r3, #8]
  sConfigIC.ICFilter = 15;
 80021a2:	003b      	movs	r3, r7
 80021a4:	220f      	movs	r2, #15
 80021a6:	60da      	str	r2, [r3, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim3, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 80021a8:	0039      	movs	r1, r7
 80021aa:	4b15      	ldr	r3, [pc, #84]	; (8002200 <MX_TIM3_Init+0x128>)
 80021ac:	2200      	movs	r2, #0
 80021ae:	0018      	movs	r0, r3
 80021b0:	f002 fcfe 	bl	8004bb0 <HAL_TIM_IC_ConfigChannel>
 80021b4:	1e03      	subs	r3, r0, #0
 80021b6:	d001      	beq.n	80021bc <MX_TIM3_Init+0xe4>
  {
    Error_Handler();
 80021b8:	f000 fd1e 	bl	8002bf8 <Error_Handler>
  }
  if (HAL_TIM_IC_ConfigChannel(&htim3, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 80021bc:	0039      	movs	r1, r7
 80021be:	4b10      	ldr	r3, [pc, #64]	; (8002200 <MX_TIM3_Init+0x128>)
 80021c0:	2204      	movs	r2, #4
 80021c2:	0018      	movs	r0, r3
 80021c4:	f002 fcf4 	bl	8004bb0 <HAL_TIM_IC_ConfigChannel>
 80021c8:	1e03      	subs	r3, r0, #0
 80021ca:	d001      	beq.n	80021d0 <MX_TIM3_Init+0xf8>
  {
    Error_Handler();
 80021cc:	f000 fd14 	bl	8002bf8 <Error_Handler>
  }
  if (HAL_TIM_IC_ConfigChannel(&htim3, &sConfigIC, TIM_CHANNEL_3) != HAL_OK)
 80021d0:	0039      	movs	r1, r7
 80021d2:	4b0b      	ldr	r3, [pc, #44]	; (8002200 <MX_TIM3_Init+0x128>)
 80021d4:	2208      	movs	r2, #8
 80021d6:	0018      	movs	r0, r3
 80021d8:	f002 fcea 	bl	8004bb0 <HAL_TIM_IC_ConfigChannel>
 80021dc:	1e03      	subs	r3, r0, #0
 80021de:	d001      	beq.n	80021e4 <MX_TIM3_Init+0x10c>
  {
    Error_Handler();
 80021e0:	f000 fd0a 	bl	8002bf8 <Error_Handler>
  }
  if (HAL_TIM_IC_ConfigChannel(&htim3, &sConfigIC, TIM_CHANNEL_4) != HAL_OK)
 80021e4:	0039      	movs	r1, r7
 80021e6:	4b06      	ldr	r3, [pc, #24]	; (8002200 <MX_TIM3_Init+0x128>)
 80021e8:	220c      	movs	r2, #12
 80021ea:	0018      	movs	r0, r3
 80021ec:	f002 fce0 	bl	8004bb0 <HAL_TIM_IC_ConfigChannel>
 80021f0:	1e03      	subs	r3, r0, #0
 80021f2:	d001      	beq.n	80021f8 <MX_TIM3_Init+0x120>
  {
    Error_Handler();
 80021f4:	f000 fd00 	bl	8002bf8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 80021f8:	46c0      	nop			; (mov r8, r8)
 80021fa:	46bd      	mov	sp, r7
 80021fc:	b00a      	add	sp, #40	; 0x28
 80021fe:	bd80      	pop	{r7, pc}
 8002200:	2000012c 	.word	0x2000012c
 8002204:	40000400 	.word	0x40000400
 8002208:	0000bb7f 	.word	0x0000bb7f
 800220c:	0000ffff 	.word	0x0000ffff

08002210 <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 8002210:	b580      	push	{r7, lr}
 8002212:	b082      	sub	sp, #8
 8002214:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002216:	003b      	movs	r3, r7
 8002218:	0018      	movs	r0, r3
 800221a:	2308      	movs	r3, #8
 800221c:	001a      	movs	r2, r3
 800221e:	2100      	movs	r1, #0
 8002220:	f004 fcb0 	bl	8006b84 <memset>

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8002224:	4b15      	ldr	r3, [pc, #84]	; (800227c <MX_TIM6_Init+0x6c>)
 8002226:	4a16      	ldr	r2, [pc, #88]	; (8002280 <MX_TIM6_Init+0x70>)
 8002228:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 23;
 800222a:	4b14      	ldr	r3, [pc, #80]	; (800227c <MX_TIM6_Init+0x6c>)
 800222c:	2217      	movs	r2, #23
 800222e:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002230:	4b12      	ldr	r3, [pc, #72]	; (800227c <MX_TIM6_Init+0x6c>)
 8002232:	2200      	movs	r2, #0
 8002234:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 9999;
 8002236:	4b11      	ldr	r3, [pc, #68]	; (800227c <MX_TIM6_Init+0x6c>)
 8002238:	4a12      	ldr	r2, [pc, #72]	; (8002284 <MX_TIM6_Init+0x74>)
 800223a:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800223c:	4b0f      	ldr	r3, [pc, #60]	; (800227c <MX_TIM6_Init+0x6c>)
 800223e:	2200      	movs	r2, #0
 8002240:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8002242:	4b0e      	ldr	r3, [pc, #56]	; (800227c <MX_TIM6_Init+0x6c>)
 8002244:	0018      	movs	r0, r3
 8002246:	f002 f803 	bl	8004250 <HAL_TIM_Base_Init>
 800224a:	1e03      	subs	r3, r0, #0
 800224c:	d001      	beq.n	8002252 <MX_TIM6_Init+0x42>
  {
    Error_Handler();
 800224e:	f000 fcd3 	bl	8002bf8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002252:	003b      	movs	r3, r7
 8002254:	2200      	movs	r2, #0
 8002256:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002258:	003b      	movs	r3, r7
 800225a:	2200      	movs	r2, #0
 800225c:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 800225e:	003a      	movs	r2, r7
 8002260:	4b06      	ldr	r3, [pc, #24]	; (800227c <MX_TIM6_Init+0x6c>)
 8002262:	0011      	movs	r1, r2
 8002264:	0018      	movs	r0, r3
 8002266:	f003 fb65 	bl	8005934 <HAL_TIMEx_MasterConfigSynchronization>
 800226a:	1e03      	subs	r3, r0, #0
 800226c:	d001      	beq.n	8002272 <MX_TIM6_Init+0x62>
  {
    Error_Handler();
 800226e:	f000 fcc3 	bl	8002bf8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8002272:	46c0      	nop			; (mov r8, r8)
 8002274:	46bd      	mov	sp, r7
 8002276:	b002      	add	sp, #8
 8002278:	bd80      	pop	{r7, pc}
 800227a:	46c0      	nop			; (mov r8, r8)
 800227c:	200001fc 	.word	0x200001fc
 8002280:	40001000 	.word	0x40001000
 8002284:	0000270f 	.word	0x0000270f

08002288 <MX_TIM16_Init>:
  * @brief TIM16 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM16_Init(void)
{
 8002288:	b580      	push	{r7, lr}
 800228a:	af00      	add	r7, sp, #0
  /* USER CODE END TIM16_Init 0 */

  /* USER CODE BEGIN TIM16_Init 1 */

  /* USER CODE END TIM16_Init 1 */
  htim16.Instance = TIM16;
 800228c:	4b0f      	ldr	r3, [pc, #60]	; (80022cc <MX_TIM16_Init+0x44>)
 800228e:	4a10      	ldr	r2, [pc, #64]	; (80022d0 <MX_TIM16_Init+0x48>)
 8002290:	601a      	str	r2, [r3, #0]
  htim16.Init.Prescaler = 2399;
 8002292:	4b0e      	ldr	r3, [pc, #56]	; (80022cc <MX_TIM16_Init+0x44>)
 8002294:	4a0f      	ldr	r2, [pc, #60]	; (80022d4 <MX_TIM16_Init+0x4c>)
 8002296:	605a      	str	r2, [r3, #4]
  htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002298:	4b0c      	ldr	r3, [pc, #48]	; (80022cc <MX_TIM16_Init+0x44>)
 800229a:	2200      	movs	r2, #0
 800229c:	609a      	str	r2, [r3, #8]
  htim16.Init.Period = 9999;
 800229e:	4b0b      	ldr	r3, [pc, #44]	; (80022cc <MX_TIM16_Init+0x44>)
 80022a0:	4a0d      	ldr	r2, [pc, #52]	; (80022d8 <MX_TIM16_Init+0x50>)
 80022a2:	60da      	str	r2, [r3, #12]
  htim16.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80022a4:	4b09      	ldr	r3, [pc, #36]	; (80022cc <MX_TIM16_Init+0x44>)
 80022a6:	2200      	movs	r2, #0
 80022a8:	611a      	str	r2, [r3, #16]
  htim16.Init.RepetitionCounter = 0;
 80022aa:	4b08      	ldr	r3, [pc, #32]	; (80022cc <MX_TIM16_Init+0x44>)
 80022ac:	2200      	movs	r2, #0
 80022ae:	615a      	str	r2, [r3, #20]
  htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80022b0:	4b06      	ldr	r3, [pc, #24]	; (80022cc <MX_TIM16_Init+0x44>)
 80022b2:	2200      	movs	r2, #0
 80022b4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 80022b6:	4b05      	ldr	r3, [pc, #20]	; (80022cc <MX_TIM16_Init+0x44>)
 80022b8:	0018      	movs	r0, r3
 80022ba:	f001 ffc9 	bl	8004250 <HAL_TIM_Base_Init>
 80022be:	1e03      	subs	r3, r0, #0
 80022c0:	d001      	beq.n	80022c6 <MX_TIM16_Init+0x3e>
  {
    Error_Handler();
 80022c2:	f000 fc99 	bl	8002bf8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM16_Init 2 */

  /* USER CODE END TIM16_Init 2 */

}
 80022c6:	46c0      	nop			; (mov r8, r8)
 80022c8:	46bd      	mov	sp, r7
 80022ca:	bd80      	pop	{r7, pc}
 80022cc:	200002d4 	.word	0x200002d4
 80022d0:	40014400 	.word	0x40014400
 80022d4:	0000095f 	.word	0x0000095f
 80022d8:	0000270f 	.word	0x0000270f

080022dc <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80022dc:	b580      	push	{r7, lr}
 80022de:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80022e0:	4b14      	ldr	r3, [pc, #80]	; (8002334 <MX_USART1_UART_Init+0x58>)
 80022e2:	4a15      	ldr	r2, [pc, #84]	; (8002338 <MX_USART1_UART_Init+0x5c>)
 80022e4:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 80022e6:	4b13      	ldr	r3, [pc, #76]	; (8002334 <MX_USART1_UART_Init+0x58>)
 80022e8:	2296      	movs	r2, #150	; 0x96
 80022ea:	0192      	lsls	r2, r2, #6
 80022ec:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80022ee:	4b11      	ldr	r3, [pc, #68]	; (8002334 <MX_USART1_UART_Init+0x58>)
 80022f0:	2200      	movs	r2, #0
 80022f2:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80022f4:	4b0f      	ldr	r3, [pc, #60]	; (8002334 <MX_USART1_UART_Init+0x58>)
 80022f6:	2200      	movs	r2, #0
 80022f8:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80022fa:	4b0e      	ldr	r3, [pc, #56]	; (8002334 <MX_USART1_UART_Init+0x58>)
 80022fc:	2200      	movs	r2, #0
 80022fe:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002300:	4b0c      	ldr	r3, [pc, #48]	; (8002334 <MX_USART1_UART_Init+0x58>)
 8002302:	220c      	movs	r2, #12
 8002304:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002306:	4b0b      	ldr	r3, [pc, #44]	; (8002334 <MX_USART1_UART_Init+0x58>)
 8002308:	2200      	movs	r2, #0
 800230a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800230c:	4b09      	ldr	r3, [pc, #36]	; (8002334 <MX_USART1_UART_Init+0x58>)
 800230e:	2200      	movs	r2, #0
 8002310:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002312:	4b08      	ldr	r3, [pc, #32]	; (8002334 <MX_USART1_UART_Init+0x58>)
 8002314:	2200      	movs	r2, #0
 8002316:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002318:	4b06      	ldr	r3, [pc, #24]	; (8002334 <MX_USART1_UART_Init+0x58>)
 800231a:	2200      	movs	r2, #0
 800231c:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800231e:	4b05      	ldr	r3, [pc, #20]	; (8002334 <MX_USART1_UART_Init+0x58>)
 8002320:	0018      	movs	r0, r3
 8002322:	f003 fbd3 	bl	8005acc <HAL_UART_Init>
 8002326:	1e03      	subs	r3, r0, #0
 8002328:	d001      	beq.n	800232e <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 800232a:	f000 fc65 	bl	8002bf8 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800232e:	46c0      	nop			; (mov r8, r8)
 8002330:	46bd      	mov	sp, r7
 8002332:	bd80      	pop	{r7, pc}
 8002334:	20000174 	.word	0x20000174
 8002338:	40013800 	.word	0x40013800

0800233c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800233c:	b590      	push	{r4, r7, lr}
 800233e:	b08b      	sub	sp, #44	; 0x2c
 8002340:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002342:	2414      	movs	r4, #20
 8002344:	193b      	adds	r3, r7, r4
 8002346:	0018      	movs	r0, r3
 8002348:	2314      	movs	r3, #20
 800234a:	001a      	movs	r2, r3
 800234c:	2100      	movs	r1, #0
 800234e:	f004 fc19 	bl	8006b84 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002352:	4b4a      	ldr	r3, [pc, #296]	; (800247c <MX_GPIO_Init+0x140>)
 8002354:	695a      	ldr	r2, [r3, #20]
 8002356:	4b49      	ldr	r3, [pc, #292]	; (800247c <MX_GPIO_Init+0x140>)
 8002358:	2180      	movs	r1, #128	; 0x80
 800235a:	0289      	lsls	r1, r1, #10
 800235c:	430a      	orrs	r2, r1
 800235e:	615a      	str	r2, [r3, #20]
 8002360:	4b46      	ldr	r3, [pc, #280]	; (800247c <MX_GPIO_Init+0x140>)
 8002362:	695a      	ldr	r2, [r3, #20]
 8002364:	2380      	movs	r3, #128	; 0x80
 8002366:	029b      	lsls	r3, r3, #10
 8002368:	4013      	ands	r3, r2
 800236a:	613b      	str	r3, [r7, #16]
 800236c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800236e:	4b43      	ldr	r3, [pc, #268]	; (800247c <MX_GPIO_Init+0x140>)
 8002370:	695a      	ldr	r2, [r3, #20]
 8002372:	4b42      	ldr	r3, [pc, #264]	; (800247c <MX_GPIO_Init+0x140>)
 8002374:	2180      	movs	r1, #128	; 0x80
 8002376:	0309      	lsls	r1, r1, #12
 8002378:	430a      	orrs	r2, r1
 800237a:	615a      	str	r2, [r3, #20]
 800237c:	4b3f      	ldr	r3, [pc, #252]	; (800247c <MX_GPIO_Init+0x140>)
 800237e:	695a      	ldr	r2, [r3, #20]
 8002380:	2380      	movs	r3, #128	; 0x80
 8002382:	031b      	lsls	r3, r3, #12
 8002384:	4013      	ands	r3, r2
 8002386:	60fb      	str	r3, [r7, #12]
 8002388:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800238a:	4b3c      	ldr	r3, [pc, #240]	; (800247c <MX_GPIO_Init+0x140>)
 800238c:	695a      	ldr	r2, [r3, #20]
 800238e:	4b3b      	ldr	r3, [pc, #236]	; (800247c <MX_GPIO_Init+0x140>)
 8002390:	2180      	movs	r1, #128	; 0x80
 8002392:	02c9      	lsls	r1, r1, #11
 8002394:	430a      	orrs	r2, r1
 8002396:	615a      	str	r2, [r3, #20]
 8002398:	4b38      	ldr	r3, [pc, #224]	; (800247c <MX_GPIO_Init+0x140>)
 800239a:	695a      	ldr	r2, [r3, #20]
 800239c:	2380      	movs	r3, #128	; 0x80
 800239e:	02db      	lsls	r3, r3, #11
 80023a0:	4013      	ands	r3, r2
 80023a2:	60bb      	str	r3, [r7, #8]
 80023a4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80023a6:	4b35      	ldr	r3, [pc, #212]	; (800247c <MX_GPIO_Init+0x140>)
 80023a8:	695a      	ldr	r2, [r3, #20]
 80023aa:	4b34      	ldr	r3, [pc, #208]	; (800247c <MX_GPIO_Init+0x140>)
 80023ac:	2180      	movs	r1, #128	; 0x80
 80023ae:	0349      	lsls	r1, r1, #13
 80023b0:	430a      	orrs	r2, r1
 80023b2:	615a      	str	r2, [r3, #20]
 80023b4:	4b31      	ldr	r3, [pc, #196]	; (800247c <MX_GPIO_Init+0x140>)
 80023b6:	695a      	ldr	r2, [r3, #20]
 80023b8:	2380      	movs	r3, #128	; 0x80
 80023ba:	035b      	lsls	r3, r3, #13
 80023bc:	4013      	ands	r3, r2
 80023be:	607b      	str	r3, [r7, #4]
 80023c0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, left_in2_Pin|left_in4_Pin|right_in2_Pin|right_in4_Pin, GPIO_PIN_RESET);
 80023c2:	492f      	ldr	r1, [pc, #188]	; (8002480 <MX_GPIO_Init+0x144>)
 80023c4:	2390      	movs	r3, #144	; 0x90
 80023c6:	05db      	lsls	r3, r3, #23
 80023c8:	2200      	movs	r2, #0
 80023ca:	0018      	movs	r0, r3
 80023cc:	f001 f9cb 	bl	8003766 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : left_in2_Pin left_in4_Pin right_in2_Pin right_in4_Pin */
  GPIO_InitStruct.Pin = left_in2_Pin|left_in4_Pin|right_in2_Pin|right_in4_Pin;
 80023d0:	193b      	adds	r3, r7, r4
 80023d2:	4a2b      	ldr	r2, [pc, #172]	; (8002480 <MX_GPIO_Init+0x144>)
 80023d4:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80023d6:	193b      	adds	r3, r7, r4
 80023d8:	2201      	movs	r2, #1
 80023da:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023dc:	193b      	adds	r3, r7, r4
 80023de:	2200      	movs	r2, #0
 80023e0:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80023e2:	193b      	adds	r3, r7, r4
 80023e4:	2200      	movs	r2, #0
 80023e6:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80023e8:	193a      	adds	r2, r7, r4
 80023ea:	2390      	movs	r3, #144	; 0x90
 80023ec:	05db      	lsls	r3, r3, #23
 80023ee:	0011      	movs	r1, r2
 80023f0:	0018      	movs	r0, r3
 80023f2:	f001 f82b 	bl	800344c <HAL_GPIO_Init>

  /*Configure GPIO pin : right2_ir_Pin */
  GPIO_InitStruct.Pin = right2_ir_Pin;
 80023f6:	193b      	adds	r3, r7, r4
 80023f8:	2280      	movs	r2, #128	; 0x80
 80023fa:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80023fc:	193b      	adds	r3, r7, r4
 80023fe:	2200      	movs	r2, #0
 8002400:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002402:	193b      	adds	r3, r7, r4
 8002404:	2200      	movs	r2, #0
 8002406:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(right2_ir_GPIO_Port, &GPIO_InitStruct);
 8002408:	193a      	adds	r2, r7, r4
 800240a:	2390      	movs	r3, #144	; 0x90
 800240c:	05db      	lsls	r3, r3, #23
 800240e:	0011      	movs	r1, r2
 8002410:	0018      	movs	r0, r3
 8002412:	f001 f81b 	bl	800344c <HAL_GPIO_Init>

  /*Configure GPIO pins : right1_ir_Pin center_ir_Pin */
  GPIO_InitStruct.Pin = right1_ir_Pin|center_ir_Pin;
 8002416:	193b      	adds	r3, r7, r4
 8002418:	2230      	movs	r2, #48	; 0x30
 800241a:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800241c:	193b      	adds	r3, r7, r4
 800241e:	2200      	movs	r2, #0
 8002420:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002422:	193b      	adds	r3, r7, r4
 8002424:	2200      	movs	r2, #0
 8002426:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002428:	193b      	adds	r3, r7, r4
 800242a:	4a16      	ldr	r2, [pc, #88]	; (8002484 <MX_GPIO_Init+0x148>)
 800242c:	0019      	movs	r1, r3
 800242e:	0010      	movs	r0, r2
 8002430:	f001 f80c 	bl	800344c <HAL_GPIO_Init>

  /*Configure GPIO pins : left1_ir_Pin left2_ir_Pin */
  GPIO_InitStruct.Pin = left1_ir_Pin|left2_ir_Pin;
 8002434:	193b      	adds	r3, r7, r4
 8002436:	2203      	movs	r2, #3
 8002438:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800243a:	193b      	adds	r3, r7, r4
 800243c:	2200      	movs	r2, #0
 800243e:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002440:	193b      	adds	r3, r7, r4
 8002442:	2200      	movs	r2, #0
 8002444:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002446:	193b      	adds	r3, r7, r4
 8002448:	4a0f      	ldr	r2, [pc, #60]	; (8002488 <MX_GPIO_Init+0x14c>)
 800244a:	0019      	movs	r1, r3
 800244c:	0010      	movs	r0, r2
 800244e:	f000 fffd 	bl	800344c <HAL_GPIO_Init>

  /*Configure GPIO pin : bumper_sw_Pin */
  GPIO_InitStruct.Pin = bumper_sw_Pin;
 8002452:	0021      	movs	r1, r4
 8002454:	187b      	adds	r3, r7, r1
 8002456:	2204      	movs	r2, #4
 8002458:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800245a:	187b      	adds	r3, r7, r1
 800245c:	2288      	movs	r2, #136	; 0x88
 800245e:	0352      	lsls	r2, r2, #13
 8002460:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002462:	187b      	adds	r3, r7, r1
 8002464:	2200      	movs	r2, #0
 8002466:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(bumper_sw_GPIO_Port, &GPIO_InitStruct);
 8002468:	187b      	adds	r3, r7, r1
 800246a:	4a08      	ldr	r2, [pc, #32]	; (800248c <MX_GPIO_Init+0x150>)
 800246c:	0019      	movs	r1, r3
 800246e:	0010      	movs	r0, r2
 8002470:	f000 ffec 	bl	800344c <HAL_GPIO_Init>

}
 8002474:	46c0      	nop			; (mov r8, r8)
 8002476:	46bd      	mov	sp, r7
 8002478:	b00b      	add	sp, #44	; 0x2c
 800247a:	bd90      	pop	{r4, r7, pc}
 800247c:	40021000 	.word	0x40021000
 8002480:	00000a0a 	.word	0x00000a0a
 8002484:	48000800 	.word	0x48000800
 8002488:	48000400 	.word	0x48000400
 800248c:	48000c00 	.word	0x48000c00

08002490 <calc_pulse_val>:

/* USER CODE BEGIN 4 */
// generating the PWM signals to drive the motors requires providing the on time of the signal as a fraction of the Period field of the timer
// this function accepts a pulse_width parameter in percentage and generates an integer with the required on time for the PWM signal
uint16_t calc_pulse_val(TIM_HandleTypeDef *htim, uint8_t pulse_width) {
 8002490:	b5b0      	push	{r4, r5, r7, lr}
 8002492:	b082      	sub	sp, #8
 8002494:	af00      	add	r7, sp, #0
 8002496:	6078      	str	r0, [r7, #4]
 8002498:	000a      	movs	r2, r1
 800249a:	1cfb      	adds	r3, r7, #3
 800249c:	701a      	strb	r2, [r3, #0]
	return (uint16_t) (((float) (pulse_width) / 100.0) * htim->Init.Period);
 800249e:	1cfb      	adds	r3, r7, #3
 80024a0:	781b      	ldrb	r3, [r3, #0]
 80024a2:	0018      	movs	r0, r3
 80024a4:	f7fd ff32 	bl	800030c <__aeabi_ui2f>
 80024a8:	1c03      	adds	r3, r0, #0
 80024aa:	1c18      	adds	r0, r3, #0
 80024ac:	f7ff f8ac 	bl	8001608 <__aeabi_f2d>
 80024b0:	2200      	movs	r2, #0
 80024b2:	4b0f      	ldr	r3, [pc, #60]	; (80024f0 <calc_pulse_val+0x60>)
 80024b4:	f7fd ff66 	bl	8000384 <__aeabi_ddiv>
 80024b8:	0002      	movs	r2, r0
 80024ba:	000b      	movs	r3, r1
 80024bc:	0014      	movs	r4, r2
 80024be:	001d      	movs	r5, r3
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	68db      	ldr	r3, [r3, #12]
 80024c4:	0018      	movs	r0, r3
 80024c6:	f7ff f879 	bl	80015bc <__aeabi_ui2d>
 80024ca:	0002      	movs	r2, r0
 80024cc:	000b      	movs	r3, r1
 80024ce:	0020      	movs	r0, r4
 80024d0:	0029      	movs	r1, r5
 80024d2:	f7fe fa3f 	bl	8000954 <__aeabi_dmul>
 80024d6:	0002      	movs	r2, r0
 80024d8:	000b      	movs	r3, r1
 80024da:	0010      	movs	r0, r2
 80024dc:	0019      	movs	r1, r3
 80024de:	f7fd feb1 	bl	8000244 <__aeabi_d2uiz>
 80024e2:	0003      	movs	r3, r0
 80024e4:	b29b      	uxth	r3, r3
}
 80024e6:	0018      	movs	r0, r3
 80024e8:	46bd      	mov	sp, r7
 80024ea:	b002      	add	sp, #8
 80024ec:	bdb0      	pop	{r4, r5, r7, pc}
 80024ee:	46c0      	nop			; (mov r8, r8)
 80024f0:	40590000 	.word	0x40590000

080024f4 <calc_inv_pulse_val>:

// this function accepts a pulse_width parameter in percentage and generates an integer with the required off time for the PWM signal
uint16_t calc_inv_pulse_val(TIM_HandleTypeDef *htim, uint8_t pulse_width) {
 80024f4:	b5b0      	push	{r4, r5, r7, lr}
 80024f6:	b082      	sub	sp, #8
 80024f8:	af00      	add	r7, sp, #0
 80024fa:	6078      	str	r0, [r7, #4]
 80024fc:	000a      	movs	r2, r1
 80024fe:	1cfb      	adds	r3, r7, #3
 8002500:	701a      	strb	r2, [r3, #0]
	return (uint16_t) (((float) (100 - pulse_width) / 100.0) * htim->Init.Period);
 8002502:	1cfb      	adds	r3, r7, #3
 8002504:	781b      	ldrb	r3, [r3, #0]
 8002506:	2264      	movs	r2, #100	; 0x64
 8002508:	1ad3      	subs	r3, r2, r3
 800250a:	0018      	movs	r0, r3
 800250c:	f7fd feb8 	bl	8000280 <__aeabi_i2f>
 8002510:	1c03      	adds	r3, r0, #0
 8002512:	1c18      	adds	r0, r3, #0
 8002514:	f7ff f878 	bl	8001608 <__aeabi_f2d>
 8002518:	2200      	movs	r2, #0
 800251a:	4b0f      	ldr	r3, [pc, #60]	; (8002558 <calc_inv_pulse_val+0x64>)
 800251c:	f7fd ff32 	bl	8000384 <__aeabi_ddiv>
 8002520:	0002      	movs	r2, r0
 8002522:	000b      	movs	r3, r1
 8002524:	0014      	movs	r4, r2
 8002526:	001d      	movs	r5, r3
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	68db      	ldr	r3, [r3, #12]
 800252c:	0018      	movs	r0, r3
 800252e:	f7ff f845 	bl	80015bc <__aeabi_ui2d>
 8002532:	0002      	movs	r2, r0
 8002534:	000b      	movs	r3, r1
 8002536:	0020      	movs	r0, r4
 8002538:	0029      	movs	r1, r5
 800253a:	f7fe fa0b 	bl	8000954 <__aeabi_dmul>
 800253e:	0002      	movs	r2, r0
 8002540:	000b      	movs	r3, r1
 8002542:	0010      	movs	r0, r2
 8002544:	0019      	movs	r1, r3
 8002546:	f7fd fe7d 	bl	8000244 <__aeabi_d2uiz>
 800254a:	0003      	movs	r3, r0
 800254c:	b29b      	uxth	r3, r3
}
 800254e:	0018      	movs	r0, r3
 8002550:	46bd      	mov	sp, r7
 8002552:	b002      	add	sp, #8
 8002554:	bdb0      	pop	{r4, r5, r7, pc}
 8002556:	46c0      	nop			; (mov r8, r8)
 8002558:	40590000 	.word	0x40590000

0800255c <record_current_enc_pos>:

// this function records the current encoder count of the wheels
void record_current_enc_pos(void) {
 800255c:	b580      	push	{r7, lr}
 800255e:	af00      	add	r7, sp, #0
	wheel_enc_count[0] = front_left_enc_count;
 8002560:	4b09      	ldr	r3, [pc, #36]	; (8002588 <record_current_enc_pos+0x2c>)
 8002562:	681a      	ldr	r2, [r3, #0]
 8002564:	4b09      	ldr	r3, [pc, #36]	; (800258c <record_current_enc_pos+0x30>)
 8002566:	601a      	str	r2, [r3, #0]
	wheel_enc_count[1] = front_right_enc_count;
 8002568:	4b09      	ldr	r3, [pc, #36]	; (8002590 <record_current_enc_pos+0x34>)
 800256a:	681a      	ldr	r2, [r3, #0]
 800256c:	4b07      	ldr	r3, [pc, #28]	; (800258c <record_current_enc_pos+0x30>)
 800256e:	605a      	str	r2, [r3, #4]
	wheel_enc_count[2] = back_left_enc_count;
 8002570:	4b08      	ldr	r3, [pc, #32]	; (8002594 <record_current_enc_pos+0x38>)
 8002572:	681a      	ldr	r2, [r3, #0]
 8002574:	4b05      	ldr	r3, [pc, #20]	; (800258c <record_current_enc_pos+0x30>)
 8002576:	609a      	str	r2, [r3, #8]
	wheel_enc_count[3] = back_right_enc_count;
 8002578:	4b07      	ldr	r3, [pc, #28]	; (8002598 <record_current_enc_pos+0x3c>)
 800257a:	681a      	ldr	r2, [r3, #0]
 800257c:	4b03      	ldr	r3, [pc, #12]	; (800258c <record_current_enc_pos+0x30>)
 800257e:	60da      	str	r2, [r3, #12]
}
 8002580:	46c0      	nop			; (mov r8, r8)
 8002582:	46bd      	mov	sp, r7
 8002584:	bd80      	pop	{r7, pc}
 8002586:	46c0      	nop			; (mov r8, r8)
 8002588:	20000100 	.word	0x20000100
 800258c:	20000110 	.word	0x20000110
 8002590:	20000104 	.word	0x20000104
 8002594:	20000108 	.word	0x20000108
 8002598:	2000010c 	.word	0x2000010c

0800259c <suff_dist_traveled>:

// this function determines whether all 4 wheels have traveled the required number of indentations (travel_dist) of the encoders
uint8_t suff_dist_traveled(uint32_t travel_dist) {
 800259c:	b580      	push	{r7, lr}
 800259e:	b082      	sub	sp, #8
 80025a0:	af00      	add	r7, sp, #0
 80025a2:	6078      	str	r0, [r7, #4]
	if ((front_left_enc_count - wheel_enc_count[0]) >= travel_dist &&
 80025a4:	4b13      	ldr	r3, [pc, #76]	; (80025f4 <suff_dist_traveled+0x58>)
 80025a6:	681a      	ldr	r2, [r3, #0]
 80025a8:	4b13      	ldr	r3, [pc, #76]	; (80025f8 <suff_dist_traveled+0x5c>)
 80025aa:	681b      	ldr	r3, [r3, #0]
 80025ac:	1ad3      	subs	r3, r2, r3
 80025ae:	687a      	ldr	r2, [r7, #4]
 80025b0:	429a      	cmp	r2, r3
 80025b2:	d819      	bhi.n	80025e8 <suff_dist_traveled+0x4c>
	    (front_right_enc_count - wheel_enc_count[1]) >= travel_dist &&
 80025b4:	4b11      	ldr	r3, [pc, #68]	; (80025fc <suff_dist_traveled+0x60>)
 80025b6:	681a      	ldr	r2, [r3, #0]
 80025b8:	4b0f      	ldr	r3, [pc, #60]	; (80025f8 <suff_dist_traveled+0x5c>)
 80025ba:	685b      	ldr	r3, [r3, #4]
 80025bc:	1ad3      	subs	r3, r2, r3
	if ((front_left_enc_count - wheel_enc_count[0]) >= travel_dist &&
 80025be:	687a      	ldr	r2, [r7, #4]
 80025c0:	429a      	cmp	r2, r3
 80025c2:	d811      	bhi.n	80025e8 <suff_dist_traveled+0x4c>
		(back_left_enc_count - wheel_enc_count[2]) >= travel_dist &&
 80025c4:	4b0e      	ldr	r3, [pc, #56]	; (8002600 <suff_dist_traveled+0x64>)
 80025c6:	681a      	ldr	r2, [r3, #0]
 80025c8:	4b0b      	ldr	r3, [pc, #44]	; (80025f8 <suff_dist_traveled+0x5c>)
 80025ca:	689b      	ldr	r3, [r3, #8]
 80025cc:	1ad3      	subs	r3, r2, r3
	    (front_right_enc_count - wheel_enc_count[1]) >= travel_dist &&
 80025ce:	687a      	ldr	r2, [r7, #4]
 80025d0:	429a      	cmp	r2, r3
 80025d2:	d809      	bhi.n	80025e8 <suff_dist_traveled+0x4c>
		(back_right_enc_count - wheel_enc_count[3]) >= travel_dist) {
 80025d4:	4b0b      	ldr	r3, [pc, #44]	; (8002604 <suff_dist_traveled+0x68>)
 80025d6:	681a      	ldr	r2, [r3, #0]
 80025d8:	4b07      	ldr	r3, [pc, #28]	; (80025f8 <suff_dist_traveled+0x5c>)
 80025da:	68db      	ldr	r3, [r3, #12]
 80025dc:	1ad3      	subs	r3, r2, r3
		(back_left_enc_count - wheel_enc_count[2]) >= travel_dist &&
 80025de:	687a      	ldr	r2, [r7, #4]
 80025e0:	429a      	cmp	r2, r3
 80025e2:	d801      	bhi.n	80025e8 <suff_dist_traveled+0x4c>
		return 1;
 80025e4:	2301      	movs	r3, #1
 80025e6:	e000      	b.n	80025ea <suff_dist_traveled+0x4e>
	}
	else {
		return 0;
 80025e8:	2300      	movs	r3, #0
	}
}
 80025ea:	0018      	movs	r0, r3
 80025ec:	46bd      	mov	sp, r7
 80025ee:	b002      	add	sp, #8
 80025f0:	bd80      	pop	{r7, pc}
 80025f2:	46c0      	nop			; (mov r8, r8)
 80025f4:	20000100 	.word	0x20000100
 80025f8:	20000110 	.word	0x20000110
 80025fc:	20000104 	.word	0x20000104
 8002600:	20000108 	.word	0x20000108
 8002604:	2000010c 	.word	0x2000010c

08002608 <move_forward>:

void move_forward(void) {
 8002608:	b580      	push	{r7, lr}
 800260a:	af00      	add	r7, sp, #0
	__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, calc_inv_pulse_val(&htim2, slow_pulse_width));
 800260c:	4b32      	ldr	r3, [pc, #200]	; (80026d8 <move_forward+0xd0>)
 800260e:	781a      	ldrb	r2, [r3, #0]
 8002610:	4b32      	ldr	r3, [pc, #200]	; (80026dc <move_forward+0xd4>)
 8002612:	0011      	movs	r1, r2
 8002614:	0018      	movs	r0, r3
 8002616:	f7ff ff6d 	bl	80024f4 <calc_inv_pulse_val>
 800261a:	0003      	movs	r3, r0
 800261c:	001a      	movs	r2, r3
 800261e:	4b2f      	ldr	r3, [pc, #188]	; (80026dc <move_forward+0xd4>)
 8002620:	681b      	ldr	r3, [r3, #0]
 8002622:	635a      	str	r2, [r3, #52]	; 0x34
	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 8002624:	4b2d      	ldr	r3, [pc, #180]	; (80026dc <move_forward+0xd4>)
 8002626:	2100      	movs	r1, #0
 8002628:	0018      	movs	r0, r3
 800262a:	f001 ff39 	bl	80044a0 <HAL_TIM_PWM_Start>
	HAL_GPIO_WritePin(GPIOA, left_in2_Pin, GPIO_PIN_SET);
 800262e:	2390      	movs	r3, #144	; 0x90
 8002630:	05db      	lsls	r3, r3, #23
 8002632:	2201      	movs	r2, #1
 8002634:	2102      	movs	r1, #2
 8002636:	0018      	movs	r0, r3
 8002638:	f001 f895 	bl	8003766 <HAL_GPIO_WritePin>

	__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_3, calc_inv_pulse_val(&htim2, slow_pulse_width));
 800263c:	4b26      	ldr	r3, [pc, #152]	; (80026d8 <move_forward+0xd0>)
 800263e:	781a      	ldrb	r2, [r3, #0]
 8002640:	4b26      	ldr	r3, [pc, #152]	; (80026dc <move_forward+0xd4>)
 8002642:	0011      	movs	r1, r2
 8002644:	0018      	movs	r0, r3
 8002646:	f7ff ff55 	bl	80024f4 <calc_inv_pulse_val>
 800264a:	0003      	movs	r3, r0
 800264c:	001a      	movs	r2, r3
 800264e:	4b23      	ldr	r3, [pc, #140]	; (80026dc <move_forward+0xd4>)
 8002650:	681b      	ldr	r3, [r3, #0]
 8002652:	63da      	str	r2, [r3, #60]	; 0x3c
	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_3);
 8002654:	4b21      	ldr	r3, [pc, #132]	; (80026dc <move_forward+0xd4>)
 8002656:	2108      	movs	r1, #8
 8002658:	0018      	movs	r0, r3
 800265a:	f001 ff21 	bl	80044a0 <HAL_TIM_PWM_Start>
	HAL_GPIO_WritePin(GPIOA, left_in4_Pin, GPIO_PIN_SET);
 800265e:	2390      	movs	r3, #144	; 0x90
 8002660:	05db      	lsls	r3, r3, #23
 8002662:	2201      	movs	r2, #1
 8002664:	2108      	movs	r1, #8
 8002666:	0018      	movs	r0, r3
 8002668:	f001 f87d 	bl	8003766 <HAL_GPIO_WritePin>

	__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, calc_pulse_val(&htim1, slow_pulse_width));
 800266c:	4b1a      	ldr	r3, [pc, #104]	; (80026d8 <move_forward+0xd0>)
 800266e:	781a      	ldrb	r2, [r3, #0]
 8002670:	4b1b      	ldr	r3, [pc, #108]	; (80026e0 <move_forward+0xd8>)
 8002672:	0011      	movs	r1, r2
 8002674:	0018      	movs	r0, r3
 8002676:	f7ff ff0b 	bl	8002490 <calc_pulse_val>
 800267a:	0003      	movs	r3, r0
 800267c:	001a      	movs	r2, r3
 800267e:	4b18      	ldr	r3, [pc, #96]	; (80026e0 <move_forward+0xd8>)
 8002680:	681b      	ldr	r3, [r3, #0]
 8002682:	635a      	str	r2, [r3, #52]	; 0x34
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 8002684:	4b16      	ldr	r3, [pc, #88]	; (80026e0 <move_forward+0xd8>)
 8002686:	2100      	movs	r1, #0
 8002688:	0018      	movs	r0, r3
 800268a:	f001 ff09 	bl	80044a0 <HAL_TIM_PWM_Start>
	HAL_GPIO_WritePin(GPIOA, right_in2_Pin, GPIO_PIN_RESET);
 800268e:	2380      	movs	r3, #128	; 0x80
 8002690:	0099      	lsls	r1, r3, #2
 8002692:	2390      	movs	r3, #144	; 0x90
 8002694:	05db      	lsls	r3, r3, #23
 8002696:	2200      	movs	r2, #0
 8002698:	0018      	movs	r0, r3
 800269a:	f001 f864 	bl	8003766 <HAL_GPIO_WritePin>

	__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_3, calc_pulse_val(&htim1, slow_pulse_width));
 800269e:	4b0e      	ldr	r3, [pc, #56]	; (80026d8 <move_forward+0xd0>)
 80026a0:	781a      	ldrb	r2, [r3, #0]
 80026a2:	4b0f      	ldr	r3, [pc, #60]	; (80026e0 <move_forward+0xd8>)
 80026a4:	0011      	movs	r1, r2
 80026a6:	0018      	movs	r0, r3
 80026a8:	f7ff fef2 	bl	8002490 <calc_pulse_val>
 80026ac:	0003      	movs	r3, r0
 80026ae:	001a      	movs	r2, r3
 80026b0:	4b0b      	ldr	r3, [pc, #44]	; (80026e0 <move_forward+0xd8>)
 80026b2:	681b      	ldr	r3, [r3, #0]
 80026b4:	63da      	str	r2, [r3, #60]	; 0x3c
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_3);
 80026b6:	4b0a      	ldr	r3, [pc, #40]	; (80026e0 <move_forward+0xd8>)
 80026b8:	2108      	movs	r1, #8
 80026ba:	0018      	movs	r0, r3
 80026bc:	f001 fef0 	bl	80044a0 <HAL_TIM_PWM_Start>
	HAL_GPIO_WritePin(GPIOA, right_in4_Pin, GPIO_PIN_RESET);
 80026c0:	2380      	movs	r3, #128	; 0x80
 80026c2:	0119      	lsls	r1, r3, #4
 80026c4:	2390      	movs	r3, #144	; 0x90
 80026c6:	05db      	lsls	r3, r3, #23
 80026c8:	2200      	movs	r2, #0
 80026ca:	0018      	movs	r0, r3
 80026cc:	f001 f84b 	bl	8003766 <HAL_GPIO_WritePin>
}
 80026d0:	46c0      	nop			; (mov r8, r8)
 80026d2:	46bd      	mov	sp, r7
 80026d4:	bd80      	pop	{r7, pc}
 80026d6:	46c0      	nop			; (mov r8, r8)
 80026d8:	20000000 	.word	0x20000000
 80026dc:	2000028c 	.word	0x2000028c
 80026e0:	20000244 	.word	0x20000244

080026e4 <move_backward>:

void move_backward(void) {
 80026e4:	b580      	push	{r7, lr}
 80026e6:	af00      	add	r7, sp, #0
	__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, calc_pulse_val(&htim2, slow_pulse_width));
 80026e8:	4b32      	ldr	r3, [pc, #200]	; (80027b4 <move_backward+0xd0>)
 80026ea:	781a      	ldrb	r2, [r3, #0]
 80026ec:	4b32      	ldr	r3, [pc, #200]	; (80027b8 <move_backward+0xd4>)
 80026ee:	0011      	movs	r1, r2
 80026f0:	0018      	movs	r0, r3
 80026f2:	f7ff fecd 	bl	8002490 <calc_pulse_val>
 80026f6:	0003      	movs	r3, r0
 80026f8:	001a      	movs	r2, r3
 80026fa:	4b2f      	ldr	r3, [pc, #188]	; (80027b8 <move_backward+0xd4>)
 80026fc:	681b      	ldr	r3, [r3, #0]
 80026fe:	635a      	str	r2, [r3, #52]	; 0x34
	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 8002700:	4b2d      	ldr	r3, [pc, #180]	; (80027b8 <move_backward+0xd4>)
 8002702:	2100      	movs	r1, #0
 8002704:	0018      	movs	r0, r3
 8002706:	f001 fecb 	bl	80044a0 <HAL_TIM_PWM_Start>
	HAL_GPIO_WritePin(GPIOA, left_in2_Pin, GPIO_PIN_RESET);
 800270a:	2390      	movs	r3, #144	; 0x90
 800270c:	05db      	lsls	r3, r3, #23
 800270e:	2200      	movs	r2, #0
 8002710:	2102      	movs	r1, #2
 8002712:	0018      	movs	r0, r3
 8002714:	f001 f827 	bl	8003766 <HAL_GPIO_WritePin>

	__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_3,calc_pulse_val(&htim2, slow_pulse_width));
 8002718:	4b26      	ldr	r3, [pc, #152]	; (80027b4 <move_backward+0xd0>)
 800271a:	781a      	ldrb	r2, [r3, #0]
 800271c:	4b26      	ldr	r3, [pc, #152]	; (80027b8 <move_backward+0xd4>)
 800271e:	0011      	movs	r1, r2
 8002720:	0018      	movs	r0, r3
 8002722:	f7ff feb5 	bl	8002490 <calc_pulse_val>
 8002726:	0003      	movs	r3, r0
 8002728:	001a      	movs	r2, r3
 800272a:	4b23      	ldr	r3, [pc, #140]	; (80027b8 <move_backward+0xd4>)
 800272c:	681b      	ldr	r3, [r3, #0]
 800272e:	63da      	str	r2, [r3, #60]	; 0x3c
	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_3);
 8002730:	4b21      	ldr	r3, [pc, #132]	; (80027b8 <move_backward+0xd4>)
 8002732:	2108      	movs	r1, #8
 8002734:	0018      	movs	r0, r3
 8002736:	f001 feb3 	bl	80044a0 <HAL_TIM_PWM_Start>
	HAL_GPIO_WritePin(GPIOA, left_in4_Pin, GPIO_PIN_RESET);
 800273a:	2390      	movs	r3, #144	; 0x90
 800273c:	05db      	lsls	r3, r3, #23
 800273e:	2200      	movs	r2, #0
 8002740:	2108      	movs	r1, #8
 8002742:	0018      	movs	r0, r3
 8002744:	f001 f80f 	bl	8003766 <HAL_GPIO_WritePin>

	__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, calc_inv_pulse_val(&htim1, slow_pulse_width));
 8002748:	4b1a      	ldr	r3, [pc, #104]	; (80027b4 <move_backward+0xd0>)
 800274a:	781a      	ldrb	r2, [r3, #0]
 800274c:	4b1b      	ldr	r3, [pc, #108]	; (80027bc <move_backward+0xd8>)
 800274e:	0011      	movs	r1, r2
 8002750:	0018      	movs	r0, r3
 8002752:	f7ff fecf 	bl	80024f4 <calc_inv_pulse_val>
 8002756:	0003      	movs	r3, r0
 8002758:	001a      	movs	r2, r3
 800275a:	4b18      	ldr	r3, [pc, #96]	; (80027bc <move_backward+0xd8>)
 800275c:	681b      	ldr	r3, [r3, #0]
 800275e:	635a      	str	r2, [r3, #52]	; 0x34
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 8002760:	4b16      	ldr	r3, [pc, #88]	; (80027bc <move_backward+0xd8>)
 8002762:	2100      	movs	r1, #0
 8002764:	0018      	movs	r0, r3
 8002766:	f001 fe9b 	bl	80044a0 <HAL_TIM_PWM_Start>
	HAL_GPIO_WritePin(GPIOA, right_in2_Pin, GPIO_PIN_SET);
 800276a:	2380      	movs	r3, #128	; 0x80
 800276c:	0099      	lsls	r1, r3, #2
 800276e:	2390      	movs	r3, #144	; 0x90
 8002770:	05db      	lsls	r3, r3, #23
 8002772:	2201      	movs	r2, #1
 8002774:	0018      	movs	r0, r3
 8002776:	f000 fff6 	bl	8003766 <HAL_GPIO_WritePin>

	__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_3, calc_inv_pulse_val(&htim1, slow_pulse_width));
 800277a:	4b0e      	ldr	r3, [pc, #56]	; (80027b4 <move_backward+0xd0>)
 800277c:	781a      	ldrb	r2, [r3, #0]
 800277e:	4b0f      	ldr	r3, [pc, #60]	; (80027bc <move_backward+0xd8>)
 8002780:	0011      	movs	r1, r2
 8002782:	0018      	movs	r0, r3
 8002784:	f7ff feb6 	bl	80024f4 <calc_inv_pulse_val>
 8002788:	0003      	movs	r3, r0
 800278a:	001a      	movs	r2, r3
 800278c:	4b0b      	ldr	r3, [pc, #44]	; (80027bc <move_backward+0xd8>)
 800278e:	681b      	ldr	r3, [r3, #0]
 8002790:	63da      	str	r2, [r3, #60]	; 0x3c
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_3);
 8002792:	4b0a      	ldr	r3, [pc, #40]	; (80027bc <move_backward+0xd8>)
 8002794:	2108      	movs	r1, #8
 8002796:	0018      	movs	r0, r3
 8002798:	f001 fe82 	bl	80044a0 <HAL_TIM_PWM_Start>
	HAL_GPIO_WritePin(GPIOA, right_in4_Pin, GPIO_PIN_SET);
 800279c:	2380      	movs	r3, #128	; 0x80
 800279e:	0119      	lsls	r1, r3, #4
 80027a0:	2390      	movs	r3, #144	; 0x90
 80027a2:	05db      	lsls	r3, r3, #23
 80027a4:	2201      	movs	r2, #1
 80027a6:	0018      	movs	r0, r3
 80027a8:	f000 ffdd 	bl	8003766 <HAL_GPIO_WritePin>
}
 80027ac:	46c0      	nop			; (mov r8, r8)
 80027ae:	46bd      	mov	sp, r7
 80027b0:	bd80      	pop	{r7, pc}
 80027b2:	46c0      	nop			; (mov r8, r8)
 80027b4:	20000000 	.word	0x20000000
 80027b8:	2000028c 	.word	0x2000028c
 80027bc:	20000244 	.word	0x20000244

080027c0 <steer_right>:

void steer_right(void) {
 80027c0:	b580      	push	{r7, lr}
 80027c2:	af00      	add	r7, sp, #0
	__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, calc_inv_pulse_val(&htim2, fast_pulse_width));
 80027c4:	4b32      	ldr	r3, [pc, #200]	; (8002890 <steer_right+0xd0>)
 80027c6:	781a      	ldrb	r2, [r3, #0]
 80027c8:	4b32      	ldr	r3, [pc, #200]	; (8002894 <steer_right+0xd4>)
 80027ca:	0011      	movs	r1, r2
 80027cc:	0018      	movs	r0, r3
 80027ce:	f7ff fe91 	bl	80024f4 <calc_inv_pulse_val>
 80027d2:	0003      	movs	r3, r0
 80027d4:	001a      	movs	r2, r3
 80027d6:	4b2f      	ldr	r3, [pc, #188]	; (8002894 <steer_right+0xd4>)
 80027d8:	681b      	ldr	r3, [r3, #0]
 80027da:	635a      	str	r2, [r3, #52]	; 0x34
	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 80027dc:	4b2d      	ldr	r3, [pc, #180]	; (8002894 <steer_right+0xd4>)
 80027de:	2100      	movs	r1, #0
 80027e0:	0018      	movs	r0, r3
 80027e2:	f001 fe5d 	bl	80044a0 <HAL_TIM_PWM_Start>
	HAL_GPIO_WritePin(GPIOA, left_in2_Pin, GPIO_PIN_SET);
 80027e6:	2390      	movs	r3, #144	; 0x90
 80027e8:	05db      	lsls	r3, r3, #23
 80027ea:	2201      	movs	r2, #1
 80027ec:	2102      	movs	r1, #2
 80027ee:	0018      	movs	r0, r3
 80027f0:	f000 ffb9 	bl	8003766 <HAL_GPIO_WritePin>

	__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_3, calc_inv_pulse_val(&htim2, fast_pulse_width));
 80027f4:	4b26      	ldr	r3, [pc, #152]	; (8002890 <steer_right+0xd0>)
 80027f6:	781a      	ldrb	r2, [r3, #0]
 80027f8:	4b26      	ldr	r3, [pc, #152]	; (8002894 <steer_right+0xd4>)
 80027fa:	0011      	movs	r1, r2
 80027fc:	0018      	movs	r0, r3
 80027fe:	f7ff fe79 	bl	80024f4 <calc_inv_pulse_val>
 8002802:	0003      	movs	r3, r0
 8002804:	001a      	movs	r2, r3
 8002806:	4b23      	ldr	r3, [pc, #140]	; (8002894 <steer_right+0xd4>)
 8002808:	681b      	ldr	r3, [r3, #0]
 800280a:	63da      	str	r2, [r3, #60]	; 0x3c
	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_3);
 800280c:	4b21      	ldr	r3, [pc, #132]	; (8002894 <steer_right+0xd4>)
 800280e:	2108      	movs	r1, #8
 8002810:	0018      	movs	r0, r3
 8002812:	f001 fe45 	bl	80044a0 <HAL_TIM_PWM_Start>
	HAL_GPIO_WritePin(GPIOA, left_in4_Pin, GPIO_PIN_SET);
 8002816:	2390      	movs	r3, #144	; 0x90
 8002818:	05db      	lsls	r3, r3, #23
 800281a:	2201      	movs	r2, #1
 800281c:	2108      	movs	r1, #8
 800281e:	0018      	movs	r0, r3
 8002820:	f000 ffa1 	bl	8003766 <HAL_GPIO_WritePin>

	__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, calc_inv_pulse_val(&htim1, fast_pulse_width));
 8002824:	4b1a      	ldr	r3, [pc, #104]	; (8002890 <steer_right+0xd0>)
 8002826:	781a      	ldrb	r2, [r3, #0]
 8002828:	4b1b      	ldr	r3, [pc, #108]	; (8002898 <steer_right+0xd8>)
 800282a:	0011      	movs	r1, r2
 800282c:	0018      	movs	r0, r3
 800282e:	f7ff fe61 	bl	80024f4 <calc_inv_pulse_val>
 8002832:	0003      	movs	r3, r0
 8002834:	001a      	movs	r2, r3
 8002836:	4b18      	ldr	r3, [pc, #96]	; (8002898 <steer_right+0xd8>)
 8002838:	681b      	ldr	r3, [r3, #0]
 800283a:	635a      	str	r2, [r3, #52]	; 0x34
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 800283c:	4b16      	ldr	r3, [pc, #88]	; (8002898 <steer_right+0xd8>)
 800283e:	2100      	movs	r1, #0
 8002840:	0018      	movs	r0, r3
 8002842:	f001 fe2d 	bl	80044a0 <HAL_TIM_PWM_Start>
	HAL_GPIO_WritePin(GPIOA, right_in2_Pin, GPIO_PIN_SET);
 8002846:	2380      	movs	r3, #128	; 0x80
 8002848:	0099      	lsls	r1, r3, #2
 800284a:	2390      	movs	r3, #144	; 0x90
 800284c:	05db      	lsls	r3, r3, #23
 800284e:	2201      	movs	r2, #1
 8002850:	0018      	movs	r0, r3
 8002852:	f000 ff88 	bl	8003766 <HAL_GPIO_WritePin>

	__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_3, calc_inv_pulse_val(&htim1, fast_pulse_width));
 8002856:	4b0e      	ldr	r3, [pc, #56]	; (8002890 <steer_right+0xd0>)
 8002858:	781a      	ldrb	r2, [r3, #0]
 800285a:	4b0f      	ldr	r3, [pc, #60]	; (8002898 <steer_right+0xd8>)
 800285c:	0011      	movs	r1, r2
 800285e:	0018      	movs	r0, r3
 8002860:	f7ff fe48 	bl	80024f4 <calc_inv_pulse_val>
 8002864:	0003      	movs	r3, r0
 8002866:	001a      	movs	r2, r3
 8002868:	4b0b      	ldr	r3, [pc, #44]	; (8002898 <steer_right+0xd8>)
 800286a:	681b      	ldr	r3, [r3, #0]
 800286c:	63da      	str	r2, [r3, #60]	; 0x3c
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_3);
 800286e:	4b0a      	ldr	r3, [pc, #40]	; (8002898 <steer_right+0xd8>)
 8002870:	2108      	movs	r1, #8
 8002872:	0018      	movs	r0, r3
 8002874:	f001 fe14 	bl	80044a0 <HAL_TIM_PWM_Start>
	HAL_GPIO_WritePin(GPIOA, right_in4_Pin, GPIO_PIN_SET);
 8002878:	2380      	movs	r3, #128	; 0x80
 800287a:	0119      	lsls	r1, r3, #4
 800287c:	2390      	movs	r3, #144	; 0x90
 800287e:	05db      	lsls	r3, r3, #23
 8002880:	2201      	movs	r2, #1
 8002882:	0018      	movs	r0, r3
 8002884:	f000 ff6f 	bl	8003766 <HAL_GPIO_WritePin>
}
 8002888:	46c0      	nop			; (mov r8, r8)
 800288a:	46bd      	mov	sp, r7
 800288c:	bd80      	pop	{r7, pc}
 800288e:	46c0      	nop			; (mov r8, r8)
 8002890:	20000001 	.word	0x20000001
 8002894:	2000028c 	.word	0x2000028c
 8002898:	20000244 	.word	0x20000244

0800289c <steer_left>:

void steer_left(void) {
 800289c:	b580      	push	{r7, lr}
 800289e:	af00      	add	r7, sp, #0
	__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, calc_pulse_val(&htim2, fast_pulse_width));
 80028a0:	4b32      	ldr	r3, [pc, #200]	; (800296c <steer_left+0xd0>)
 80028a2:	781a      	ldrb	r2, [r3, #0]
 80028a4:	4b32      	ldr	r3, [pc, #200]	; (8002970 <steer_left+0xd4>)
 80028a6:	0011      	movs	r1, r2
 80028a8:	0018      	movs	r0, r3
 80028aa:	f7ff fdf1 	bl	8002490 <calc_pulse_val>
 80028ae:	0003      	movs	r3, r0
 80028b0:	001a      	movs	r2, r3
 80028b2:	4b2f      	ldr	r3, [pc, #188]	; (8002970 <steer_left+0xd4>)
 80028b4:	681b      	ldr	r3, [r3, #0]
 80028b6:	635a      	str	r2, [r3, #52]	; 0x34
	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 80028b8:	4b2d      	ldr	r3, [pc, #180]	; (8002970 <steer_left+0xd4>)
 80028ba:	2100      	movs	r1, #0
 80028bc:	0018      	movs	r0, r3
 80028be:	f001 fdef 	bl	80044a0 <HAL_TIM_PWM_Start>
	HAL_GPIO_WritePin(GPIOA, left_in2_Pin, GPIO_PIN_RESET);
 80028c2:	2390      	movs	r3, #144	; 0x90
 80028c4:	05db      	lsls	r3, r3, #23
 80028c6:	2200      	movs	r2, #0
 80028c8:	2102      	movs	r1, #2
 80028ca:	0018      	movs	r0, r3
 80028cc:	f000 ff4b 	bl	8003766 <HAL_GPIO_WritePin>

	__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_3, calc_pulse_val(&htim2, fast_pulse_width));
 80028d0:	4b26      	ldr	r3, [pc, #152]	; (800296c <steer_left+0xd0>)
 80028d2:	781a      	ldrb	r2, [r3, #0]
 80028d4:	4b26      	ldr	r3, [pc, #152]	; (8002970 <steer_left+0xd4>)
 80028d6:	0011      	movs	r1, r2
 80028d8:	0018      	movs	r0, r3
 80028da:	f7ff fdd9 	bl	8002490 <calc_pulse_val>
 80028de:	0003      	movs	r3, r0
 80028e0:	001a      	movs	r2, r3
 80028e2:	4b23      	ldr	r3, [pc, #140]	; (8002970 <steer_left+0xd4>)
 80028e4:	681b      	ldr	r3, [r3, #0]
 80028e6:	63da      	str	r2, [r3, #60]	; 0x3c
	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_3);
 80028e8:	4b21      	ldr	r3, [pc, #132]	; (8002970 <steer_left+0xd4>)
 80028ea:	2108      	movs	r1, #8
 80028ec:	0018      	movs	r0, r3
 80028ee:	f001 fdd7 	bl	80044a0 <HAL_TIM_PWM_Start>
	HAL_GPIO_WritePin(GPIOA, left_in4_Pin, GPIO_PIN_RESET);
 80028f2:	2390      	movs	r3, #144	; 0x90
 80028f4:	05db      	lsls	r3, r3, #23
 80028f6:	2200      	movs	r2, #0
 80028f8:	2108      	movs	r1, #8
 80028fa:	0018      	movs	r0, r3
 80028fc:	f000 ff33 	bl	8003766 <HAL_GPIO_WritePin>

	__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, calc_pulse_val(&htim1, fast_pulse_width));
 8002900:	4b1a      	ldr	r3, [pc, #104]	; (800296c <steer_left+0xd0>)
 8002902:	781a      	ldrb	r2, [r3, #0]
 8002904:	4b1b      	ldr	r3, [pc, #108]	; (8002974 <steer_left+0xd8>)
 8002906:	0011      	movs	r1, r2
 8002908:	0018      	movs	r0, r3
 800290a:	f7ff fdc1 	bl	8002490 <calc_pulse_val>
 800290e:	0003      	movs	r3, r0
 8002910:	001a      	movs	r2, r3
 8002912:	4b18      	ldr	r3, [pc, #96]	; (8002974 <steer_left+0xd8>)
 8002914:	681b      	ldr	r3, [r3, #0]
 8002916:	635a      	str	r2, [r3, #52]	; 0x34
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 8002918:	4b16      	ldr	r3, [pc, #88]	; (8002974 <steer_left+0xd8>)
 800291a:	2100      	movs	r1, #0
 800291c:	0018      	movs	r0, r3
 800291e:	f001 fdbf 	bl	80044a0 <HAL_TIM_PWM_Start>
	HAL_GPIO_WritePin(GPIOA, right_in2_Pin, GPIO_PIN_RESET);
 8002922:	2380      	movs	r3, #128	; 0x80
 8002924:	0099      	lsls	r1, r3, #2
 8002926:	2390      	movs	r3, #144	; 0x90
 8002928:	05db      	lsls	r3, r3, #23
 800292a:	2200      	movs	r2, #0
 800292c:	0018      	movs	r0, r3
 800292e:	f000 ff1a 	bl	8003766 <HAL_GPIO_WritePin>

	__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_3, calc_pulse_val(&htim1, fast_pulse_width));
 8002932:	4b0e      	ldr	r3, [pc, #56]	; (800296c <steer_left+0xd0>)
 8002934:	781a      	ldrb	r2, [r3, #0]
 8002936:	4b0f      	ldr	r3, [pc, #60]	; (8002974 <steer_left+0xd8>)
 8002938:	0011      	movs	r1, r2
 800293a:	0018      	movs	r0, r3
 800293c:	f7ff fda8 	bl	8002490 <calc_pulse_val>
 8002940:	0003      	movs	r3, r0
 8002942:	001a      	movs	r2, r3
 8002944:	4b0b      	ldr	r3, [pc, #44]	; (8002974 <steer_left+0xd8>)
 8002946:	681b      	ldr	r3, [r3, #0]
 8002948:	63da      	str	r2, [r3, #60]	; 0x3c
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_3);
 800294a:	4b0a      	ldr	r3, [pc, #40]	; (8002974 <steer_left+0xd8>)
 800294c:	2108      	movs	r1, #8
 800294e:	0018      	movs	r0, r3
 8002950:	f001 fda6 	bl	80044a0 <HAL_TIM_PWM_Start>
	HAL_GPIO_WritePin(GPIOA, right_in4_Pin, GPIO_PIN_RESET);
 8002954:	2380      	movs	r3, #128	; 0x80
 8002956:	0119      	lsls	r1, r3, #4
 8002958:	2390      	movs	r3, #144	; 0x90
 800295a:	05db      	lsls	r3, r3, #23
 800295c:	2200      	movs	r2, #0
 800295e:	0018      	movs	r0, r3
 8002960:	f000 ff01 	bl	8003766 <HAL_GPIO_WritePin>
}
 8002964:	46c0      	nop			; (mov r8, r8)
 8002966:	46bd      	mov	sp, r7
 8002968:	bd80      	pop	{r7, pc}
 800296a:	46c0      	nop			; (mov r8, r8)
 800296c:	20000001 	.word	0x20000001
 8002970:	2000028c 	.word	0x2000028c
 8002974:	20000244 	.word	0x20000244

08002978 <stop>:

void stop(void) {
 8002978:	b580      	push	{r7, lr}
 800297a:	af00      	add	r7, sp, #0
	HAL_TIM_PWM_Stop(&htim2, TIM_CHANNEL_1);
 800297c:	4b1a      	ldr	r3, [pc, #104]	; (80029e8 <stop+0x70>)
 800297e:	2100      	movs	r1, #0
 8002980:	0018      	movs	r0, r3
 8002982:	f001 fe45 	bl	8004610 <HAL_TIM_PWM_Stop>
	HAL_GPIO_WritePin(GPIOA, left_in2_Pin, GPIO_PIN_RESET);
 8002986:	2390      	movs	r3, #144	; 0x90
 8002988:	05db      	lsls	r3, r3, #23
 800298a:	2200      	movs	r2, #0
 800298c:	2102      	movs	r1, #2
 800298e:	0018      	movs	r0, r3
 8002990:	f000 fee9 	bl	8003766 <HAL_GPIO_WritePin>

	HAL_TIM_PWM_Stop(&htim2, TIM_CHANNEL_3);
 8002994:	4b14      	ldr	r3, [pc, #80]	; (80029e8 <stop+0x70>)
 8002996:	2108      	movs	r1, #8
 8002998:	0018      	movs	r0, r3
 800299a:	f001 fe39 	bl	8004610 <HAL_TIM_PWM_Stop>
	HAL_GPIO_WritePin(GPIOA, left_in4_Pin, GPIO_PIN_RESET);
 800299e:	2390      	movs	r3, #144	; 0x90
 80029a0:	05db      	lsls	r3, r3, #23
 80029a2:	2200      	movs	r2, #0
 80029a4:	2108      	movs	r1, #8
 80029a6:	0018      	movs	r0, r3
 80029a8:	f000 fedd 	bl	8003766 <HAL_GPIO_WritePin>

	HAL_TIM_PWM_Stop(&htim1, TIM_CHANNEL_1);
 80029ac:	4b0f      	ldr	r3, [pc, #60]	; (80029ec <stop+0x74>)
 80029ae:	2100      	movs	r1, #0
 80029b0:	0018      	movs	r0, r3
 80029b2:	f001 fe2d 	bl	8004610 <HAL_TIM_PWM_Stop>
	HAL_GPIO_WritePin(GPIOA, right_in2_Pin, GPIO_PIN_RESET);
 80029b6:	2380      	movs	r3, #128	; 0x80
 80029b8:	0099      	lsls	r1, r3, #2
 80029ba:	2390      	movs	r3, #144	; 0x90
 80029bc:	05db      	lsls	r3, r3, #23
 80029be:	2200      	movs	r2, #0
 80029c0:	0018      	movs	r0, r3
 80029c2:	f000 fed0 	bl	8003766 <HAL_GPIO_WritePin>

	HAL_TIM_PWM_Stop(&htim1, TIM_CHANNEL_3);
 80029c6:	4b09      	ldr	r3, [pc, #36]	; (80029ec <stop+0x74>)
 80029c8:	2108      	movs	r1, #8
 80029ca:	0018      	movs	r0, r3
 80029cc:	f001 fe20 	bl	8004610 <HAL_TIM_PWM_Stop>
	HAL_GPIO_WritePin(GPIOA, right_in4_Pin, GPIO_PIN_RESET);
 80029d0:	2380      	movs	r3, #128	; 0x80
 80029d2:	0119      	lsls	r1, r3, #4
 80029d4:	2390      	movs	r3, #144	; 0x90
 80029d6:	05db      	lsls	r3, r3, #23
 80029d8:	2200      	movs	r2, #0
 80029da:	0018      	movs	r0, r3
 80029dc:	f000 fec3 	bl	8003766 <HAL_GPIO_WritePin>
}
 80029e0:	46c0      	nop			; (mov r8, r8)
 80029e2:	46bd      	mov	sp, r7
 80029e4:	bd80      	pop	{r7, pc}
 80029e6:	46c0      	nop			; (mov r8, r8)
 80029e8:	2000028c 	.word	0x2000028c
 80029ec:	20000244 	.word	0x20000244

080029f0 <EXTI2_3_IRQHandler>:

void EXTI2_3_IRQHandler(void) {
 80029f0:	b580      	push	{r7, lr}
 80029f2:	af00      	add	r7, sp, #0
	HAL_GPIO_EXTI_IRQHandler(bumper_sw_Pin);
 80029f4:	2004      	movs	r0, #4
 80029f6:	f000 fed3 	bl	80037a0 <HAL_GPIO_EXTI_IRQHandler>
}
 80029fa:	46c0      	nop			; (mov r8, r8)
 80029fc:	46bd      	mov	sp, r7
 80029fe:	bd80      	pop	{r7, pc}

08002a00 <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 8002a00:	b580      	push	{r7, lr}
 8002a02:	b082      	sub	sp, #8
 8002a04:	af00      	add	r7, sp, #0
 8002a06:	0002      	movs	r2, r0
 8002a08:	1dbb      	adds	r3, r7, #6
 8002a0a:	801a      	strh	r2, [r3, #0]
	if (GPIO_Pin == bumper_sw_Pin) {
 8002a0c:	1dbb      	adds	r3, r7, #6
 8002a0e:	881b      	ldrh	r3, [r3, #0]
 8002a10:	2b04      	cmp	r3, #4
 8002a12:	d103      	bne.n	8002a1c <HAL_GPIO_EXTI_Callback+0x1c>
		HAL_TIM_Base_Start_IT(&htim6);
 8002a14:	4b03      	ldr	r3, [pc, #12]	; (8002a24 <HAL_GPIO_EXTI_Callback+0x24>)
 8002a16:	0018      	movs	r0, r3
 8002a18:	f001 fc6a 	bl	80042f0 <HAL_TIM_Base_Start_IT>
	}
}
 8002a1c:	46c0      	nop			; (mov r8, r8)
 8002a1e:	46bd      	mov	sp, r7
 8002a20:	b002      	add	sp, #8
 8002a22:	bd80      	pop	{r7, pc}
 8002a24:	200001fc 	.word	0x200001fc

08002a28 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8002a28:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002a2a:	46d6      	mov	lr, sl
 8002a2c:	464f      	mov	r7, r9
 8002a2e:	4646      	mov	r6, r8
 8002a30:	b5c0      	push	{r6, r7, lr}
 8002a32:	b090      	sub	sp, #64	; 0x40
 8002a34:	af08      	add	r7, sp, #32
 8002a36:	6078      	str	r0, [r7, #4]
	if (htim->Instance == TIM6) {
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	681b      	ldr	r3, [r3, #0]
 8002a3c:	4a3f      	ldr	r2, [pc, #252]	; (8002b3c <HAL_TIM_PeriodElapsedCallback+0x114>)
 8002a3e:	4293      	cmp	r3, r2
 8002a40:	d13b      	bne.n	8002aba <HAL_TIM_PeriodElapsedCallback+0x92>
		HAL_TIM_Base_Stop_IT(htim);
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	0018      	movs	r0, r3
 8002a46:	f001 fca5 	bl	8004394 <HAL_TIM_Base_Stop_IT>

		// change the mode of the external interrupt pin into a GPIO input pin
		GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002a4a:	240c      	movs	r4, #12
 8002a4c:	193b      	adds	r3, r7, r4
 8002a4e:	0018      	movs	r0, r3
 8002a50:	2314      	movs	r3, #20
 8002a52:	001a      	movs	r2, r3
 8002a54:	2100      	movs	r1, #0
 8002a56:	f004 f895 	bl	8006b84 <memset>
		GPIO_InitStruct.Pin = bumper_sw_Pin;
 8002a5a:	193b      	adds	r3, r7, r4
 8002a5c:	2204      	movs	r2, #4
 8002a5e:	601a      	str	r2, [r3, #0]
		GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002a60:	193b      	adds	r3, r7, r4
 8002a62:	2200      	movs	r2, #0
 8002a64:	605a      	str	r2, [r3, #4]
		GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a66:	193b      	adds	r3, r7, r4
 8002a68:	2200      	movs	r2, #0
 8002a6a:	609a      	str	r2, [r3, #8]
		HAL_GPIO_Init(bumper_sw_GPIO_Port, &GPIO_InitStruct);
 8002a6c:	193b      	adds	r3, r7, r4
 8002a6e:	4a34      	ldr	r2, [pc, #208]	; (8002b40 <HAL_TIM_PeriodElapsedCallback+0x118>)
 8002a70:	0019      	movs	r1, r3
 8002a72:	0010      	movs	r0, r2
 8002a74:	f000 fcea 	bl	800344c <HAL_GPIO_Init>

		if (HAL_GPIO_ReadPin(bumper_sw_GPIO_Port, bumper_sw_Pin) == GPIO_PIN_RESET) {
 8002a78:	4b31      	ldr	r3, [pc, #196]	; (8002b40 <HAL_TIM_PeriodElapsedCallback+0x118>)
 8002a7a:	2104      	movs	r1, #4
 8002a7c:	0018      	movs	r0, r3
 8002a7e:	f000 fe55 	bl	800372c <HAL_GPIO_ReadPin>
 8002a82:	1e03      	subs	r3, r0, #0
 8002a84:	d10a      	bne.n	8002a9c <HAL_TIM_PeriodElapsedCallback+0x74>
			if (sw_pushed == 0) {
 8002a86:	4b2f      	ldr	r3, [pc, #188]	; (8002b44 <HAL_TIM_PeriodElapsedCallback+0x11c>)
 8002a88:	781b      	ldrb	r3, [r3, #0]
 8002a8a:	2b00      	cmp	r3, #0
 8002a8c:	d103      	bne.n	8002a96 <HAL_TIM_PeriodElapsedCallback+0x6e>
				sw_pushed = 1;
 8002a8e:	4b2d      	ldr	r3, [pc, #180]	; (8002b44 <HAL_TIM_PeriodElapsedCallback+0x11c>)
 8002a90:	2201      	movs	r2, #1
 8002a92:	701a      	strb	r2, [r3, #0]
 8002a94:	e002      	b.n	8002a9c <HAL_TIM_PeriodElapsedCallback+0x74>
			}
			else {
				sw_pushed = 0;
 8002a96:	4b2b      	ldr	r3, [pc, #172]	; (8002b44 <HAL_TIM_PeriodElapsedCallback+0x11c>)
 8002a98:	2200      	movs	r2, #0
 8002a9a:	701a      	strb	r2, [r3, #0]
			}
		}

		// change the mode of the GPIO pin back into an external interrupt
		GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8002a9c:	210c      	movs	r1, #12
 8002a9e:	187b      	adds	r3, r7, r1
 8002aa0:	2284      	movs	r2, #132	; 0x84
 8002aa2:	0392      	lsls	r2, r2, #14
 8002aa4:	605a      	str	r2, [r3, #4]
		GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002aa6:	187b      	adds	r3, r7, r1
 8002aa8:	2201      	movs	r2, #1
 8002aaa:	609a      	str	r2, [r3, #8]
		HAL_GPIO_Init(bumper_sw_GPIO_Port, &GPIO_InitStruct);
 8002aac:	187b      	adds	r3, r7, r1
 8002aae:	4a24      	ldr	r2, [pc, #144]	; (8002b40 <HAL_TIM_PeriodElapsedCallback+0x118>)
 8002ab0:	0019      	movs	r1, r3
 8002ab2:	0010      	movs	r0, r2
 8002ab4:	f000 fcca 	bl	800344c <HAL_GPIO_Init>
		HAL_UART_Transmit_IT(&huart1, (uint8_t*)msg, strlen(msg));
	}
	else {

	}
}
 8002ab8:	e037      	b.n	8002b2a <HAL_TIM_PeriodElapsedCallback+0x102>
	else if (htim->Instance == TIM16) {
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	681b      	ldr	r3, [r3, #0]
 8002abe:	4a22      	ldr	r2, [pc, #136]	; (8002b48 <HAL_TIM_PeriodElapsedCallback+0x120>)
 8002ac0:	4293      	cmp	r3, r2
 8002ac2:	d132      	bne.n	8002b2a <HAL_TIM_PeriodElapsedCallback+0x102>
		sprintf(msg, "IR sensors left to right: %d	%d	%d	%d	%d	Encoders: fl %lu fr %lu bl %lu br %lu\n\r", left2, left1, center, right1, right2, front_left_enc_count, front_right_enc_count, back_left_enc_count, back_right_enc_count);
 8002ac4:	4b21      	ldr	r3, [pc, #132]	; (8002b4c <HAL_TIM_PeriodElapsedCallback+0x124>)
 8002ac6:	781b      	ldrb	r3, [r3, #0]
 8002ac8:	4699      	mov	r9, r3
 8002aca:	4b21      	ldr	r3, [pc, #132]	; (8002b50 <HAL_TIM_PeriodElapsedCallback+0x128>)
 8002acc:	781b      	ldrb	r3, [r3, #0]
 8002ace:	469a      	mov	sl, r3
 8002ad0:	4b20      	ldr	r3, [pc, #128]	; (8002b54 <HAL_TIM_PeriodElapsedCallback+0x12c>)
 8002ad2:	781b      	ldrb	r3, [r3, #0]
 8002ad4:	001e      	movs	r6, r3
 8002ad6:	4b20      	ldr	r3, [pc, #128]	; (8002b58 <HAL_TIM_PeriodElapsedCallback+0x130>)
 8002ad8:	781b      	ldrb	r3, [r3, #0]
 8002ada:	469c      	mov	ip, r3
 8002adc:	4b1f      	ldr	r3, [pc, #124]	; (8002b5c <HAL_TIM_PeriodElapsedCallback+0x134>)
 8002ade:	781b      	ldrb	r3, [r3, #0]
 8002ae0:	4698      	mov	r8, r3
 8002ae2:	4b1f      	ldr	r3, [pc, #124]	; (8002b60 <HAL_TIM_PeriodElapsedCallback+0x138>)
 8002ae4:	681a      	ldr	r2, [r3, #0]
 8002ae6:	4b1f      	ldr	r3, [pc, #124]	; (8002b64 <HAL_TIM_PeriodElapsedCallback+0x13c>)
 8002ae8:	6819      	ldr	r1, [r3, #0]
 8002aea:	4b1f      	ldr	r3, [pc, #124]	; (8002b68 <HAL_TIM_PeriodElapsedCallback+0x140>)
 8002aec:	6818      	ldr	r0, [r3, #0]
 8002aee:	4b1f      	ldr	r3, [pc, #124]	; (8002b6c <HAL_TIM_PeriodElapsedCallback+0x144>)
 8002af0:	681b      	ldr	r3, [r3, #0]
 8002af2:	4d1f      	ldr	r5, [pc, #124]	; (8002b70 <HAL_TIM_PeriodElapsedCallback+0x148>)
 8002af4:	4c1f      	ldr	r4, [pc, #124]	; (8002b74 <HAL_TIM_PeriodElapsedCallback+0x14c>)
 8002af6:	9306      	str	r3, [sp, #24]
 8002af8:	9005      	str	r0, [sp, #20]
 8002afa:	9104      	str	r1, [sp, #16]
 8002afc:	9203      	str	r2, [sp, #12]
 8002afe:	4643      	mov	r3, r8
 8002b00:	9302      	str	r3, [sp, #8]
 8002b02:	4663      	mov	r3, ip
 8002b04:	9301      	str	r3, [sp, #4]
 8002b06:	9600      	str	r6, [sp, #0]
 8002b08:	4653      	mov	r3, sl
 8002b0a:	464a      	mov	r2, r9
 8002b0c:	0029      	movs	r1, r5
 8002b0e:	0020      	movs	r0, r4
 8002b10:	f004 f840 	bl	8006b94 <siprintf>
		HAL_UART_Transmit_IT(&huart1, (uint8_t*)msg, strlen(msg));
 8002b14:	4b17      	ldr	r3, [pc, #92]	; (8002b74 <HAL_TIM_PeriodElapsedCallback+0x14c>)
 8002b16:	0018      	movs	r0, r3
 8002b18:	f7fd faf6 	bl	8000108 <strlen>
 8002b1c:	0003      	movs	r3, r0
 8002b1e:	b29a      	uxth	r2, r3
 8002b20:	4914      	ldr	r1, [pc, #80]	; (8002b74 <HAL_TIM_PeriodElapsedCallback+0x14c>)
 8002b22:	4b15      	ldr	r3, [pc, #84]	; (8002b78 <HAL_TIM_PeriodElapsedCallback+0x150>)
 8002b24:	0018      	movs	r0, r3
 8002b26:	f003 f825 	bl	8005b74 <HAL_UART_Transmit_IT>
}
 8002b2a:	46c0      	nop			; (mov r8, r8)
 8002b2c:	46bd      	mov	sp, r7
 8002b2e:	b008      	add	sp, #32
 8002b30:	bce0      	pop	{r5, r6, r7}
 8002b32:	46ba      	mov	sl, r7
 8002b34:	46b1      	mov	r9, r6
 8002b36:	46a8      	mov	r8, r5
 8002b38:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002b3a:	46c0      	nop			; (mov r8, r8)
 8002b3c:	40001000 	.word	0x40001000
 8002b40:	48000c00 	.word	0x48000c00
 8002b44:	20000091 	.word	0x20000091
 8002b48:	40014400 	.word	0x40014400
 8002b4c:	200000f8 	.word	0x200000f8
 8002b50:	200000f9 	.word	0x200000f9
 8002b54:	200000fa 	.word	0x200000fa
 8002b58:	200000fb 	.word	0x200000fb
 8002b5c:	200000fc 	.word	0x200000fc
 8002b60:	20000100 	.word	0x20000100
 8002b64:	20000104 	.word	0x20000104
 8002b68:	20000108 	.word	0x20000108
 8002b6c:	2000010c 	.word	0x2000010c
 8002b70:	080073f8 	.word	0x080073f8
 8002b74:	20000094 	.word	0x20000094
 8002b78:	20000174 	.word	0x20000174

08002b7c <HAL_TIM_IC_CaptureCallback>:

void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim) {
 8002b7c:	b580      	push	{r7, lr}
 8002b7e:	b082      	sub	sp, #8
 8002b80:	af00      	add	r7, sp, #0
 8002b82:	6078      	str	r0, [r7, #4]
	if (htim->Instance == TIM3) {
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	681b      	ldr	r3, [r3, #0]
 8002b88:	4a16      	ldr	r2, [pc, #88]	; (8002be4 <HAL_TIM_IC_CaptureCallback+0x68>)
 8002b8a:	4293      	cmp	r3, r2
 8002b8c:	d126      	bne.n	8002bdc <HAL_TIM_IC_CaptureCallback+0x60>
		if (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_1) {
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	7f1b      	ldrb	r3, [r3, #28]
 8002b92:	2b01      	cmp	r3, #1
 8002b94:	d105      	bne.n	8002ba2 <HAL_TIM_IC_CaptureCallback+0x26>
			++back_right_enc_count;
 8002b96:	4b14      	ldr	r3, [pc, #80]	; (8002be8 <HAL_TIM_IC_CaptureCallback+0x6c>)
 8002b98:	681b      	ldr	r3, [r3, #0]
 8002b9a:	1c5a      	adds	r2, r3, #1
 8002b9c:	4b12      	ldr	r3, [pc, #72]	; (8002be8 <HAL_TIM_IC_CaptureCallback+0x6c>)
 8002b9e:	601a      	str	r2, [r3, #0]
		}
		else {

		}
	}
}
 8002ba0:	e01c      	b.n	8002bdc <HAL_TIM_IC_CaptureCallback+0x60>
		else if (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_2) {
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	7f1b      	ldrb	r3, [r3, #28]
 8002ba6:	2b02      	cmp	r3, #2
 8002ba8:	d105      	bne.n	8002bb6 <HAL_TIM_IC_CaptureCallback+0x3a>
			++back_left_enc_count;
 8002baa:	4b10      	ldr	r3, [pc, #64]	; (8002bec <HAL_TIM_IC_CaptureCallback+0x70>)
 8002bac:	681b      	ldr	r3, [r3, #0]
 8002bae:	1c5a      	adds	r2, r3, #1
 8002bb0:	4b0e      	ldr	r3, [pc, #56]	; (8002bec <HAL_TIM_IC_CaptureCallback+0x70>)
 8002bb2:	601a      	str	r2, [r3, #0]
}
 8002bb4:	e012      	b.n	8002bdc <HAL_TIM_IC_CaptureCallback+0x60>
		else if (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_3) {
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	7f1b      	ldrb	r3, [r3, #28]
 8002bba:	2b04      	cmp	r3, #4
 8002bbc:	d105      	bne.n	8002bca <HAL_TIM_IC_CaptureCallback+0x4e>
			++front_right_enc_count;
 8002bbe:	4b0c      	ldr	r3, [pc, #48]	; (8002bf0 <HAL_TIM_IC_CaptureCallback+0x74>)
 8002bc0:	681b      	ldr	r3, [r3, #0]
 8002bc2:	1c5a      	adds	r2, r3, #1
 8002bc4:	4b0a      	ldr	r3, [pc, #40]	; (8002bf0 <HAL_TIM_IC_CaptureCallback+0x74>)
 8002bc6:	601a      	str	r2, [r3, #0]
}
 8002bc8:	e008      	b.n	8002bdc <HAL_TIM_IC_CaptureCallback+0x60>
		else if (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_4) {
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	7f1b      	ldrb	r3, [r3, #28]
 8002bce:	2b08      	cmp	r3, #8
 8002bd0:	d104      	bne.n	8002bdc <HAL_TIM_IC_CaptureCallback+0x60>
			++front_left_enc_count;
 8002bd2:	4b08      	ldr	r3, [pc, #32]	; (8002bf4 <HAL_TIM_IC_CaptureCallback+0x78>)
 8002bd4:	681b      	ldr	r3, [r3, #0]
 8002bd6:	1c5a      	adds	r2, r3, #1
 8002bd8:	4b06      	ldr	r3, [pc, #24]	; (8002bf4 <HAL_TIM_IC_CaptureCallback+0x78>)
 8002bda:	601a      	str	r2, [r3, #0]
}
 8002bdc:	46c0      	nop			; (mov r8, r8)
 8002bde:	46bd      	mov	sp, r7
 8002be0:	b002      	add	sp, #8
 8002be2:	bd80      	pop	{r7, pc}
 8002be4:	40000400 	.word	0x40000400
 8002be8:	2000010c 	.word	0x2000010c
 8002bec:	20000108 	.word	0x20000108
 8002bf0:	20000104 	.word	0x20000104
 8002bf4:	20000100 	.word	0x20000100

08002bf8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002bf8:	b580      	push	{r7, lr}
 8002bfa:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002bfc:	b672      	cpsid	i
}
 8002bfe:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002c00:	e7fe      	b.n	8002c00 <Error_Handler+0x8>
	...

08002c04 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002c04:	b580      	push	{r7, lr}
 8002c06:	b082      	sub	sp, #8
 8002c08:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002c0a:	4b0f      	ldr	r3, [pc, #60]	; (8002c48 <HAL_MspInit+0x44>)
 8002c0c:	699a      	ldr	r2, [r3, #24]
 8002c0e:	4b0e      	ldr	r3, [pc, #56]	; (8002c48 <HAL_MspInit+0x44>)
 8002c10:	2101      	movs	r1, #1
 8002c12:	430a      	orrs	r2, r1
 8002c14:	619a      	str	r2, [r3, #24]
 8002c16:	4b0c      	ldr	r3, [pc, #48]	; (8002c48 <HAL_MspInit+0x44>)
 8002c18:	699b      	ldr	r3, [r3, #24]
 8002c1a:	2201      	movs	r2, #1
 8002c1c:	4013      	ands	r3, r2
 8002c1e:	607b      	str	r3, [r7, #4]
 8002c20:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002c22:	4b09      	ldr	r3, [pc, #36]	; (8002c48 <HAL_MspInit+0x44>)
 8002c24:	69da      	ldr	r2, [r3, #28]
 8002c26:	4b08      	ldr	r3, [pc, #32]	; (8002c48 <HAL_MspInit+0x44>)
 8002c28:	2180      	movs	r1, #128	; 0x80
 8002c2a:	0549      	lsls	r1, r1, #21
 8002c2c:	430a      	orrs	r2, r1
 8002c2e:	61da      	str	r2, [r3, #28]
 8002c30:	4b05      	ldr	r3, [pc, #20]	; (8002c48 <HAL_MspInit+0x44>)
 8002c32:	69da      	ldr	r2, [r3, #28]
 8002c34:	2380      	movs	r3, #128	; 0x80
 8002c36:	055b      	lsls	r3, r3, #21
 8002c38:	4013      	ands	r3, r2
 8002c3a:	603b      	str	r3, [r7, #0]
 8002c3c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002c3e:	46c0      	nop			; (mov r8, r8)
 8002c40:	46bd      	mov	sp, r7
 8002c42:	b002      	add	sp, #8
 8002c44:	bd80      	pop	{r7, pc}
 8002c46:	46c0      	nop			; (mov r8, r8)
 8002c48:	40021000 	.word	0x40021000

08002c4c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002c4c:	b590      	push	{r4, r7, lr}
 8002c4e:	b08f      	sub	sp, #60	; 0x3c
 8002c50:	af00      	add	r7, sp, #0
 8002c52:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002c54:	2324      	movs	r3, #36	; 0x24
 8002c56:	18fb      	adds	r3, r7, r3
 8002c58:	0018      	movs	r0, r3
 8002c5a:	2314      	movs	r3, #20
 8002c5c:	001a      	movs	r2, r3
 8002c5e:	2100      	movs	r1, #0
 8002c60:	f003 ff90 	bl	8006b84 <memset>
  if(htim_base->Instance==TIM1)
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	681b      	ldr	r3, [r3, #0]
 8002c68:	4a5a      	ldr	r2, [pc, #360]	; (8002dd4 <HAL_TIM_Base_MspInit+0x188>)
 8002c6a:	4293      	cmp	r3, r2
 8002c6c:	d10e      	bne.n	8002c8c <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002c6e:	4b5a      	ldr	r3, [pc, #360]	; (8002dd8 <HAL_TIM_Base_MspInit+0x18c>)
 8002c70:	699a      	ldr	r2, [r3, #24]
 8002c72:	4b59      	ldr	r3, [pc, #356]	; (8002dd8 <HAL_TIM_Base_MspInit+0x18c>)
 8002c74:	2180      	movs	r1, #128	; 0x80
 8002c76:	0109      	lsls	r1, r1, #4
 8002c78:	430a      	orrs	r2, r1
 8002c7a:	619a      	str	r2, [r3, #24]
 8002c7c:	4b56      	ldr	r3, [pc, #344]	; (8002dd8 <HAL_TIM_Base_MspInit+0x18c>)
 8002c7e:	699a      	ldr	r2, [r3, #24]
 8002c80:	2380      	movs	r3, #128	; 0x80
 8002c82:	011b      	lsls	r3, r3, #4
 8002c84:	4013      	ands	r3, r2
 8002c86:	623b      	str	r3, [r7, #32]
 8002c88:	6a3b      	ldr	r3, [r7, #32]
  /* USER CODE BEGIN TIM16_MspInit 1 */

  /* USER CODE END TIM16_MspInit 1 */
  }

}
 8002c8a:	e09e      	b.n	8002dca <HAL_TIM_Base_MspInit+0x17e>
  else if(htim_base->Instance==TIM2)
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	681a      	ldr	r2, [r3, #0]
 8002c90:	2380      	movs	r3, #128	; 0x80
 8002c92:	05db      	lsls	r3, r3, #23
 8002c94:	429a      	cmp	r2, r3
 8002c96:	d10c      	bne.n	8002cb2 <HAL_TIM_Base_MspInit+0x66>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002c98:	4b4f      	ldr	r3, [pc, #316]	; (8002dd8 <HAL_TIM_Base_MspInit+0x18c>)
 8002c9a:	69da      	ldr	r2, [r3, #28]
 8002c9c:	4b4e      	ldr	r3, [pc, #312]	; (8002dd8 <HAL_TIM_Base_MspInit+0x18c>)
 8002c9e:	2101      	movs	r1, #1
 8002ca0:	430a      	orrs	r2, r1
 8002ca2:	61da      	str	r2, [r3, #28]
 8002ca4:	4b4c      	ldr	r3, [pc, #304]	; (8002dd8 <HAL_TIM_Base_MspInit+0x18c>)
 8002ca6:	69db      	ldr	r3, [r3, #28]
 8002ca8:	2201      	movs	r2, #1
 8002caa:	4013      	ands	r3, r2
 8002cac:	61fb      	str	r3, [r7, #28]
 8002cae:	69fb      	ldr	r3, [r7, #28]
}
 8002cb0:	e08b      	b.n	8002dca <HAL_TIM_Base_MspInit+0x17e>
  else if(htim_base->Instance==TIM3)
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	681b      	ldr	r3, [r3, #0]
 8002cb6:	4a49      	ldr	r2, [pc, #292]	; (8002ddc <HAL_TIM_Base_MspInit+0x190>)
 8002cb8:	4293      	cmp	r3, r2
 8002cba:	d151      	bne.n	8002d60 <HAL_TIM_Base_MspInit+0x114>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002cbc:	4b46      	ldr	r3, [pc, #280]	; (8002dd8 <HAL_TIM_Base_MspInit+0x18c>)
 8002cbe:	69da      	ldr	r2, [r3, #28]
 8002cc0:	4b45      	ldr	r3, [pc, #276]	; (8002dd8 <HAL_TIM_Base_MspInit+0x18c>)
 8002cc2:	2102      	movs	r1, #2
 8002cc4:	430a      	orrs	r2, r1
 8002cc6:	61da      	str	r2, [r3, #28]
 8002cc8:	4b43      	ldr	r3, [pc, #268]	; (8002dd8 <HAL_TIM_Base_MspInit+0x18c>)
 8002cca:	69db      	ldr	r3, [r3, #28]
 8002ccc:	2202      	movs	r2, #2
 8002cce:	4013      	ands	r3, r2
 8002cd0:	61bb      	str	r3, [r7, #24]
 8002cd2:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002cd4:	4b40      	ldr	r3, [pc, #256]	; (8002dd8 <HAL_TIM_Base_MspInit+0x18c>)
 8002cd6:	695a      	ldr	r2, [r3, #20]
 8002cd8:	4b3f      	ldr	r3, [pc, #252]	; (8002dd8 <HAL_TIM_Base_MspInit+0x18c>)
 8002cda:	2180      	movs	r1, #128	; 0x80
 8002cdc:	0309      	lsls	r1, r1, #12
 8002cde:	430a      	orrs	r2, r1
 8002ce0:	615a      	str	r2, [r3, #20]
 8002ce2:	4b3d      	ldr	r3, [pc, #244]	; (8002dd8 <HAL_TIM_Base_MspInit+0x18c>)
 8002ce4:	695a      	ldr	r2, [r3, #20]
 8002ce6:	2380      	movs	r3, #128	; 0x80
 8002ce8:	031b      	lsls	r3, r3, #12
 8002cea:	4013      	ands	r3, r2
 8002cec:	617b      	str	r3, [r7, #20]
 8002cee:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = back_right_enc_Pin|back_left_enc_Pin|front_left_enc_Pin;
 8002cf0:	2124      	movs	r1, #36	; 0x24
 8002cf2:	187b      	adds	r3, r7, r1
 8002cf4:	22b0      	movs	r2, #176	; 0xb0
 8002cf6:	0092      	lsls	r2, r2, #2
 8002cf8:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002cfa:	000c      	movs	r4, r1
 8002cfc:	193b      	adds	r3, r7, r4
 8002cfe:	2202      	movs	r2, #2
 8002d00:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d02:	193b      	adds	r3, r7, r4
 8002d04:	2200      	movs	r2, #0
 8002d06:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002d08:	193b      	adds	r3, r7, r4
 8002d0a:	2200      	movs	r2, #0
 8002d0c:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 8002d0e:	193b      	adds	r3, r7, r4
 8002d10:	2200      	movs	r2, #0
 8002d12:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002d14:	193b      	adds	r3, r7, r4
 8002d16:	4a32      	ldr	r2, [pc, #200]	; (8002de0 <HAL_TIM_Base_MspInit+0x194>)
 8002d18:	0019      	movs	r1, r3
 8002d1a:	0010      	movs	r0, r2
 8002d1c:	f000 fb96 	bl	800344c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = front_right_enc_Pin;
 8002d20:	0021      	movs	r1, r4
 8002d22:	187b      	adds	r3, r7, r1
 8002d24:	2280      	movs	r2, #128	; 0x80
 8002d26:	0052      	lsls	r2, r2, #1
 8002d28:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002d2a:	187b      	adds	r3, r7, r1
 8002d2c:	2202      	movs	r2, #2
 8002d2e:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d30:	187b      	adds	r3, r7, r1
 8002d32:	2200      	movs	r2, #0
 8002d34:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002d36:	187b      	adds	r3, r7, r1
 8002d38:	2200      	movs	r2, #0
 8002d3a:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM3;
 8002d3c:	187b      	adds	r3, r7, r1
 8002d3e:	2201      	movs	r2, #1
 8002d40:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(front_right_enc_GPIO_Port, &GPIO_InitStruct);
 8002d42:	187b      	adds	r3, r7, r1
 8002d44:	4a26      	ldr	r2, [pc, #152]	; (8002de0 <HAL_TIM_Base_MspInit+0x194>)
 8002d46:	0019      	movs	r1, r3
 8002d48:	0010      	movs	r0, r2
 8002d4a:	f000 fb7f 	bl	800344c <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8002d4e:	2200      	movs	r2, #0
 8002d50:	2100      	movs	r1, #0
 8002d52:	2010      	movs	r0, #16
 8002d54:	f000 faca 	bl	80032ec <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8002d58:	2010      	movs	r0, #16
 8002d5a:	f000 fadc 	bl	8003316 <HAL_NVIC_EnableIRQ>
}
 8002d5e:	e034      	b.n	8002dca <HAL_TIM_Base_MspInit+0x17e>
  else if(htim_base->Instance==TIM6)
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	681b      	ldr	r3, [r3, #0]
 8002d64:	4a1f      	ldr	r2, [pc, #124]	; (8002de4 <HAL_TIM_Base_MspInit+0x198>)
 8002d66:	4293      	cmp	r3, r2
 8002d68:	d114      	bne.n	8002d94 <HAL_TIM_Base_MspInit+0x148>
    __HAL_RCC_TIM6_CLK_ENABLE();
 8002d6a:	4b1b      	ldr	r3, [pc, #108]	; (8002dd8 <HAL_TIM_Base_MspInit+0x18c>)
 8002d6c:	69da      	ldr	r2, [r3, #28]
 8002d6e:	4b1a      	ldr	r3, [pc, #104]	; (8002dd8 <HAL_TIM_Base_MspInit+0x18c>)
 8002d70:	2110      	movs	r1, #16
 8002d72:	430a      	orrs	r2, r1
 8002d74:	61da      	str	r2, [r3, #28]
 8002d76:	4b18      	ldr	r3, [pc, #96]	; (8002dd8 <HAL_TIM_Base_MspInit+0x18c>)
 8002d78:	69db      	ldr	r3, [r3, #28]
 8002d7a:	2210      	movs	r2, #16
 8002d7c:	4013      	ands	r3, r2
 8002d7e:	613b      	str	r3, [r7, #16]
 8002d80:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 8002d82:	2200      	movs	r2, #0
 8002d84:	2100      	movs	r1, #0
 8002d86:	2011      	movs	r0, #17
 8002d88:	f000 fab0 	bl	80032ec <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8002d8c:	2011      	movs	r0, #17
 8002d8e:	f000 fac2 	bl	8003316 <HAL_NVIC_EnableIRQ>
}
 8002d92:	e01a      	b.n	8002dca <HAL_TIM_Base_MspInit+0x17e>
  else if(htim_base->Instance==TIM16)
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	681b      	ldr	r3, [r3, #0]
 8002d98:	4a13      	ldr	r2, [pc, #76]	; (8002de8 <HAL_TIM_Base_MspInit+0x19c>)
 8002d9a:	4293      	cmp	r3, r2
 8002d9c:	d115      	bne.n	8002dca <HAL_TIM_Base_MspInit+0x17e>
    __HAL_RCC_TIM16_CLK_ENABLE();
 8002d9e:	4b0e      	ldr	r3, [pc, #56]	; (8002dd8 <HAL_TIM_Base_MspInit+0x18c>)
 8002da0:	699a      	ldr	r2, [r3, #24]
 8002da2:	4b0d      	ldr	r3, [pc, #52]	; (8002dd8 <HAL_TIM_Base_MspInit+0x18c>)
 8002da4:	2180      	movs	r1, #128	; 0x80
 8002da6:	0289      	lsls	r1, r1, #10
 8002da8:	430a      	orrs	r2, r1
 8002daa:	619a      	str	r2, [r3, #24]
 8002dac:	4b0a      	ldr	r3, [pc, #40]	; (8002dd8 <HAL_TIM_Base_MspInit+0x18c>)
 8002dae:	699a      	ldr	r2, [r3, #24]
 8002db0:	2380      	movs	r3, #128	; 0x80
 8002db2:	029b      	lsls	r3, r3, #10
 8002db4:	4013      	ands	r3, r2
 8002db6:	60fb      	str	r3, [r7, #12]
 8002db8:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM16_IRQn, 0, 0);
 8002dba:	2200      	movs	r2, #0
 8002dbc:	2100      	movs	r1, #0
 8002dbe:	2015      	movs	r0, #21
 8002dc0:	f000 fa94 	bl	80032ec <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM16_IRQn);
 8002dc4:	2015      	movs	r0, #21
 8002dc6:	f000 faa6 	bl	8003316 <HAL_NVIC_EnableIRQ>
}
 8002dca:	46c0      	nop			; (mov r8, r8)
 8002dcc:	46bd      	mov	sp, r7
 8002dce:	b00f      	add	sp, #60	; 0x3c
 8002dd0:	bd90      	pop	{r4, r7, pc}
 8002dd2:	46c0      	nop			; (mov r8, r8)
 8002dd4:	40012c00 	.word	0x40012c00
 8002dd8:	40021000 	.word	0x40021000
 8002ddc:	40000400 	.word	0x40000400
 8002de0:	48000800 	.word	0x48000800
 8002de4:	40001000 	.word	0x40001000
 8002de8:	40014400 	.word	0x40014400

08002dec <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002dec:	b590      	push	{r4, r7, lr}
 8002dee:	b08b      	sub	sp, #44	; 0x2c
 8002df0:	af00      	add	r7, sp, #0
 8002df2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002df4:	2414      	movs	r4, #20
 8002df6:	193b      	adds	r3, r7, r4
 8002df8:	0018      	movs	r0, r3
 8002dfa:	2314      	movs	r3, #20
 8002dfc:	001a      	movs	r2, r3
 8002dfe:	2100      	movs	r1, #0
 8002e00:	f003 fec0 	bl	8006b84 <memset>
  if(htim->Instance==TIM1)
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	681b      	ldr	r3, [r3, #0]
 8002e08:	4a2c      	ldr	r2, [pc, #176]	; (8002ebc <HAL_TIM_MspPostInit+0xd0>)
 8002e0a:	4293      	cmp	r3, r2
 8002e0c:	d126      	bne.n	8002e5c <HAL_TIM_MspPostInit+0x70>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002e0e:	4b2c      	ldr	r3, [pc, #176]	; (8002ec0 <HAL_TIM_MspPostInit+0xd4>)
 8002e10:	695a      	ldr	r2, [r3, #20]
 8002e12:	4b2b      	ldr	r3, [pc, #172]	; (8002ec0 <HAL_TIM_MspPostInit+0xd4>)
 8002e14:	2180      	movs	r1, #128	; 0x80
 8002e16:	0289      	lsls	r1, r1, #10
 8002e18:	430a      	orrs	r2, r1
 8002e1a:	615a      	str	r2, [r3, #20]
 8002e1c:	4b28      	ldr	r3, [pc, #160]	; (8002ec0 <HAL_TIM_MspPostInit+0xd4>)
 8002e1e:	695a      	ldr	r2, [r3, #20]
 8002e20:	2380      	movs	r3, #128	; 0x80
 8002e22:	029b      	lsls	r3, r3, #10
 8002e24:	4013      	ands	r3, r2
 8002e26:	613b      	str	r3, [r7, #16]
 8002e28:	693b      	ldr	r3, [r7, #16]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    PA10     ------> TIM1_CH3
    */
    GPIO_InitStruct.Pin = right_in1_Pin|right_in3_Pin;
 8002e2a:	193b      	adds	r3, r7, r4
 8002e2c:	22a0      	movs	r2, #160	; 0xa0
 8002e2e:	00d2      	lsls	r2, r2, #3
 8002e30:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002e32:	0021      	movs	r1, r4
 8002e34:	187b      	adds	r3, r7, r1
 8002e36:	2202      	movs	r2, #2
 8002e38:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e3a:	187b      	adds	r3, r7, r1
 8002e3c:	2200      	movs	r2, #0
 8002e3e:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002e40:	187b      	adds	r3, r7, r1
 8002e42:	2200      	movs	r2, #0
 8002e44:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
 8002e46:	187b      	adds	r3, r7, r1
 8002e48:	2202      	movs	r2, #2
 8002e4a:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002e4c:	187a      	adds	r2, r7, r1
 8002e4e:	2390      	movs	r3, #144	; 0x90
 8002e50:	05db      	lsls	r3, r3, #23
 8002e52:	0011      	movs	r1, r2
 8002e54:	0018      	movs	r0, r3
 8002e56:	f000 faf9 	bl	800344c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8002e5a:	e02a      	b.n	8002eb2 <HAL_TIM_MspPostInit+0xc6>
  else if(htim->Instance==TIM2)
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	681a      	ldr	r2, [r3, #0]
 8002e60:	2380      	movs	r3, #128	; 0x80
 8002e62:	05db      	lsls	r3, r3, #23
 8002e64:	429a      	cmp	r2, r3
 8002e66:	d124      	bne.n	8002eb2 <HAL_TIM_MspPostInit+0xc6>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002e68:	4b15      	ldr	r3, [pc, #84]	; (8002ec0 <HAL_TIM_MspPostInit+0xd4>)
 8002e6a:	695a      	ldr	r2, [r3, #20]
 8002e6c:	4b14      	ldr	r3, [pc, #80]	; (8002ec0 <HAL_TIM_MspPostInit+0xd4>)
 8002e6e:	2180      	movs	r1, #128	; 0x80
 8002e70:	0289      	lsls	r1, r1, #10
 8002e72:	430a      	orrs	r2, r1
 8002e74:	615a      	str	r2, [r3, #20]
 8002e76:	4b12      	ldr	r3, [pc, #72]	; (8002ec0 <HAL_TIM_MspPostInit+0xd4>)
 8002e78:	695a      	ldr	r2, [r3, #20]
 8002e7a:	2380      	movs	r3, #128	; 0x80
 8002e7c:	029b      	lsls	r3, r3, #10
 8002e7e:	4013      	ands	r3, r2
 8002e80:	60fb      	str	r3, [r7, #12]
 8002e82:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = left_in1_Pin|left_in3_Pin;
 8002e84:	2114      	movs	r1, #20
 8002e86:	187b      	adds	r3, r7, r1
 8002e88:	2205      	movs	r2, #5
 8002e8a:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002e8c:	187b      	adds	r3, r7, r1
 8002e8e:	2202      	movs	r2, #2
 8002e90:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e92:	187b      	adds	r3, r7, r1
 8002e94:	2200      	movs	r2, #0
 8002e96:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002e98:	187b      	adds	r3, r7, r1
 8002e9a:	2200      	movs	r2, #0
 8002e9c:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM2;
 8002e9e:	187b      	adds	r3, r7, r1
 8002ea0:	2202      	movs	r2, #2
 8002ea2:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002ea4:	187a      	adds	r2, r7, r1
 8002ea6:	2390      	movs	r3, #144	; 0x90
 8002ea8:	05db      	lsls	r3, r3, #23
 8002eaa:	0011      	movs	r1, r2
 8002eac:	0018      	movs	r0, r3
 8002eae:	f000 facd 	bl	800344c <HAL_GPIO_Init>
}
 8002eb2:	46c0      	nop			; (mov r8, r8)
 8002eb4:	46bd      	mov	sp, r7
 8002eb6:	b00b      	add	sp, #44	; 0x2c
 8002eb8:	bd90      	pop	{r4, r7, pc}
 8002eba:	46c0      	nop			; (mov r8, r8)
 8002ebc:	40012c00 	.word	0x40012c00
 8002ec0:	40021000 	.word	0x40021000

08002ec4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002ec4:	b590      	push	{r4, r7, lr}
 8002ec6:	b08b      	sub	sp, #44	; 0x2c
 8002ec8:	af00      	add	r7, sp, #0
 8002eca:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002ecc:	2414      	movs	r4, #20
 8002ece:	193b      	adds	r3, r7, r4
 8002ed0:	0018      	movs	r0, r3
 8002ed2:	2314      	movs	r3, #20
 8002ed4:	001a      	movs	r2, r3
 8002ed6:	2100      	movs	r1, #0
 8002ed8:	f003 fe54 	bl	8006b84 <memset>
  if(huart->Instance==USART1)
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	681b      	ldr	r3, [r3, #0]
 8002ee0:	4a20      	ldr	r2, [pc, #128]	; (8002f64 <HAL_UART_MspInit+0xa0>)
 8002ee2:	4293      	cmp	r3, r2
 8002ee4:	d139      	bne.n	8002f5a <HAL_UART_MspInit+0x96>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002ee6:	4b20      	ldr	r3, [pc, #128]	; (8002f68 <HAL_UART_MspInit+0xa4>)
 8002ee8:	699a      	ldr	r2, [r3, #24]
 8002eea:	4b1f      	ldr	r3, [pc, #124]	; (8002f68 <HAL_UART_MspInit+0xa4>)
 8002eec:	2180      	movs	r1, #128	; 0x80
 8002eee:	01c9      	lsls	r1, r1, #7
 8002ef0:	430a      	orrs	r2, r1
 8002ef2:	619a      	str	r2, [r3, #24]
 8002ef4:	4b1c      	ldr	r3, [pc, #112]	; (8002f68 <HAL_UART_MspInit+0xa4>)
 8002ef6:	699a      	ldr	r2, [r3, #24]
 8002ef8:	2380      	movs	r3, #128	; 0x80
 8002efa:	01db      	lsls	r3, r3, #7
 8002efc:	4013      	ands	r3, r2
 8002efe:	613b      	str	r3, [r7, #16]
 8002f00:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002f02:	4b19      	ldr	r3, [pc, #100]	; (8002f68 <HAL_UART_MspInit+0xa4>)
 8002f04:	695a      	ldr	r2, [r3, #20]
 8002f06:	4b18      	ldr	r3, [pc, #96]	; (8002f68 <HAL_UART_MspInit+0xa4>)
 8002f08:	2180      	movs	r1, #128	; 0x80
 8002f0a:	02c9      	lsls	r1, r1, #11
 8002f0c:	430a      	orrs	r2, r1
 8002f0e:	615a      	str	r2, [r3, #20]
 8002f10:	4b15      	ldr	r3, [pc, #84]	; (8002f68 <HAL_UART_MspInit+0xa4>)
 8002f12:	695a      	ldr	r2, [r3, #20]
 8002f14:	2380      	movs	r3, #128	; 0x80
 8002f16:	02db      	lsls	r3, r3, #11
 8002f18:	4013      	ands	r3, r2
 8002f1a:	60fb      	str	r3, [r7, #12]
 8002f1c:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002f1e:	0021      	movs	r1, r4
 8002f20:	187b      	adds	r3, r7, r1
 8002f22:	22c0      	movs	r2, #192	; 0xc0
 8002f24:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002f26:	187b      	adds	r3, r7, r1
 8002f28:	2202      	movs	r2, #2
 8002f2a:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f2c:	187b      	adds	r3, r7, r1
 8002f2e:	2200      	movs	r2, #0
 8002f30:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002f32:	187b      	adds	r3, r7, r1
 8002f34:	2203      	movs	r2, #3
 8002f36:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_USART1;
 8002f38:	187b      	adds	r3, r7, r1
 8002f3a:	2200      	movs	r2, #0
 8002f3c:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002f3e:	187b      	adds	r3, r7, r1
 8002f40:	4a0a      	ldr	r2, [pc, #40]	; (8002f6c <HAL_UART_MspInit+0xa8>)
 8002f42:	0019      	movs	r1, r3
 8002f44:	0010      	movs	r0, r2
 8002f46:	f000 fa81 	bl	800344c <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8002f4a:	2200      	movs	r2, #0
 8002f4c:	2100      	movs	r1, #0
 8002f4e:	201b      	movs	r0, #27
 8002f50:	f000 f9cc 	bl	80032ec <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8002f54:	201b      	movs	r0, #27
 8002f56:	f000 f9de 	bl	8003316 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8002f5a:	46c0      	nop			; (mov r8, r8)
 8002f5c:	46bd      	mov	sp, r7
 8002f5e:	b00b      	add	sp, #44	; 0x2c
 8002f60:	bd90      	pop	{r4, r7, pc}
 8002f62:	46c0      	nop			; (mov r8, r8)
 8002f64:	40013800 	.word	0x40013800
 8002f68:	40021000 	.word	0x40021000
 8002f6c:	48000400 	.word	0x48000400

08002f70 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002f70:	b580      	push	{r7, lr}
 8002f72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002f74:	e7fe      	b.n	8002f74 <NMI_Handler+0x4>

08002f76 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002f76:	b580      	push	{r7, lr}
 8002f78:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002f7a:	e7fe      	b.n	8002f7a <HardFault_Handler+0x4>

08002f7c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002f7c:	b580      	push	{r7, lr}
 8002f7e:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8002f80:	46c0      	nop			; (mov r8, r8)
 8002f82:	46bd      	mov	sp, r7
 8002f84:	bd80      	pop	{r7, pc}

08002f86 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002f86:	b580      	push	{r7, lr}
 8002f88:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002f8a:	46c0      	nop			; (mov r8, r8)
 8002f8c:	46bd      	mov	sp, r7
 8002f8e:	bd80      	pop	{r7, pc}

08002f90 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002f90:	b580      	push	{r7, lr}
 8002f92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002f94:	f000 f8e2 	bl	800315c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002f98:	46c0      	nop			; (mov r8, r8)
 8002f9a:	46bd      	mov	sp, r7
 8002f9c:	bd80      	pop	{r7, pc}
	...

08002fa0 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8002fa0:	b580      	push	{r7, lr}
 8002fa2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8002fa4:	4b03      	ldr	r3, [pc, #12]	; (8002fb4 <TIM3_IRQHandler+0x14>)
 8002fa6:	0018      	movs	r0, r3
 8002fa8:	f001 fd14 	bl	80049d4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8002fac:	46c0      	nop			; (mov r8, r8)
 8002fae:	46bd      	mov	sp, r7
 8002fb0:	bd80      	pop	{r7, pc}
 8002fb2:	46c0      	nop			; (mov r8, r8)
 8002fb4:	2000012c 	.word	0x2000012c

08002fb8 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global and DAC underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8002fb8:	b580      	push	{r7, lr}
 8002fba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8002fbc:	4b03      	ldr	r3, [pc, #12]	; (8002fcc <TIM6_DAC_IRQHandler+0x14>)
 8002fbe:	0018      	movs	r0, r3
 8002fc0:	f001 fd08 	bl	80049d4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8002fc4:	46c0      	nop			; (mov r8, r8)
 8002fc6:	46bd      	mov	sp, r7
 8002fc8:	bd80      	pop	{r7, pc}
 8002fca:	46c0      	nop			; (mov r8, r8)
 8002fcc:	200001fc 	.word	0x200001fc

08002fd0 <TIM16_IRQHandler>:

/**
  * @brief This function handles TIM16 global interrupt.
  */
void TIM16_IRQHandler(void)
{
 8002fd0:	b580      	push	{r7, lr}
 8002fd2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM16_IRQn 0 */

  /* USER CODE END TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim16);
 8002fd4:	4b03      	ldr	r3, [pc, #12]	; (8002fe4 <TIM16_IRQHandler+0x14>)
 8002fd6:	0018      	movs	r0, r3
 8002fd8:	f001 fcfc 	bl	80049d4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM16_IRQn 1 */

  /* USER CODE END TIM16_IRQn 1 */
}
 8002fdc:	46c0      	nop			; (mov r8, r8)
 8002fde:	46bd      	mov	sp, r7
 8002fe0:	bd80      	pop	{r7, pc}
 8002fe2:	46c0      	nop			; (mov r8, r8)
 8002fe4:	200002d4 	.word	0x200002d4

08002fe8 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt / USART1 wake-up interrupt through EXTI line 25.
  */
void USART1_IRQHandler(void)
{
 8002fe8:	b580      	push	{r7, lr}
 8002fea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8002fec:	4b03      	ldr	r3, [pc, #12]	; (8002ffc <USART1_IRQHandler+0x14>)
 8002fee:	0018      	movs	r0, r3
 8002ff0:	f002 fe30 	bl	8005c54 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8002ff4:	46c0      	nop			; (mov r8, r8)
 8002ff6:	46bd      	mov	sp, r7
 8002ff8:	bd80      	pop	{r7, pc}
 8002ffa:	46c0      	nop			; (mov r8, r8)
 8002ffc:	20000174 	.word	0x20000174

08003000 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003000:	b580      	push	{r7, lr}
 8003002:	b086      	sub	sp, #24
 8003004:	af00      	add	r7, sp, #0
 8003006:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003008:	4a14      	ldr	r2, [pc, #80]	; (800305c <_sbrk+0x5c>)
 800300a:	4b15      	ldr	r3, [pc, #84]	; (8003060 <_sbrk+0x60>)
 800300c:	1ad3      	subs	r3, r2, r3
 800300e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003010:	697b      	ldr	r3, [r7, #20]
 8003012:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003014:	4b13      	ldr	r3, [pc, #76]	; (8003064 <_sbrk+0x64>)
 8003016:	681b      	ldr	r3, [r3, #0]
 8003018:	2b00      	cmp	r3, #0
 800301a:	d102      	bne.n	8003022 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800301c:	4b11      	ldr	r3, [pc, #68]	; (8003064 <_sbrk+0x64>)
 800301e:	4a12      	ldr	r2, [pc, #72]	; (8003068 <_sbrk+0x68>)
 8003020:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003022:	4b10      	ldr	r3, [pc, #64]	; (8003064 <_sbrk+0x64>)
 8003024:	681a      	ldr	r2, [r3, #0]
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	18d3      	adds	r3, r2, r3
 800302a:	693a      	ldr	r2, [r7, #16]
 800302c:	429a      	cmp	r2, r3
 800302e:	d207      	bcs.n	8003040 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003030:	f003 fd7e 	bl	8006b30 <__errno>
 8003034:	0003      	movs	r3, r0
 8003036:	220c      	movs	r2, #12
 8003038:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800303a:	2301      	movs	r3, #1
 800303c:	425b      	negs	r3, r3
 800303e:	e009      	b.n	8003054 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003040:	4b08      	ldr	r3, [pc, #32]	; (8003064 <_sbrk+0x64>)
 8003042:	681b      	ldr	r3, [r3, #0]
 8003044:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8003046:	4b07      	ldr	r3, [pc, #28]	; (8003064 <_sbrk+0x64>)
 8003048:	681a      	ldr	r2, [r3, #0]
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	18d2      	adds	r2, r2, r3
 800304e:	4b05      	ldr	r3, [pc, #20]	; (8003064 <_sbrk+0x64>)
 8003050:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 8003052:	68fb      	ldr	r3, [r7, #12]
}
 8003054:	0018      	movs	r0, r3
 8003056:	46bd      	mov	sp, r7
 8003058:	b006      	add	sp, #24
 800305a:	bd80      	pop	{r7, pc}
 800305c:	20002000 	.word	0x20002000
 8003060:	00000400 	.word	0x00000400
 8003064:	20000120 	.word	0x20000120
 8003068:	20000330 	.word	0x20000330

0800306c <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800306c:	b580      	push	{r7, lr}
 800306e:	af00      	add	r7, sp, #0
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 8003070:	46c0      	nop			; (mov r8, r8)
 8003072:	46bd      	mov	sp, r7
 8003074:	bd80      	pop	{r7, pc}
	...

08003078 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8003078:	480d      	ldr	r0, [pc, #52]	; (80030b0 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800307a:	4685      	mov	sp, r0
  
  /* Call the clock system initialization function.*/
  bl  SystemInit
 800307c:	f7ff fff6 	bl	800306c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8003080:	480c      	ldr	r0, [pc, #48]	; (80030b4 <LoopForever+0x6>)
  ldr r1, =_edata
 8003082:	490d      	ldr	r1, [pc, #52]	; (80030b8 <LoopForever+0xa>)
  ldr r2, =_sidata
 8003084:	4a0d      	ldr	r2, [pc, #52]	; (80030bc <LoopForever+0xe>)
  movs r3, #0
 8003086:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003088:	e002      	b.n	8003090 <LoopCopyDataInit>

0800308a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800308a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800308c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800308e:	3304      	adds	r3, #4

08003090 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003090:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003092:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003094:	d3f9      	bcc.n	800308a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003096:	4a0a      	ldr	r2, [pc, #40]	; (80030c0 <LoopForever+0x12>)
  ldr r4, =_ebss
 8003098:	4c0a      	ldr	r4, [pc, #40]	; (80030c4 <LoopForever+0x16>)
  movs r3, #0
 800309a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800309c:	e001      	b.n	80030a2 <LoopFillZerobss>

0800309e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800309e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80030a0:	3204      	adds	r2, #4

080030a2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80030a2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80030a4:	d3fb      	bcc.n	800309e <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 80030a6:	f003 fd49 	bl	8006b3c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80030aa:	f7fe fc6f 	bl	800198c <main>

080030ae <LoopForever>:

LoopForever:
    b LoopForever
 80030ae:	e7fe      	b.n	80030ae <LoopForever>
  ldr   r0, =_estack
 80030b0:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 80030b4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80030b8:	20000074 	.word	0x20000074
  ldr r2, =_sidata
 80030bc:	08007560 	.word	0x08007560
  ldr r2, =_sbss
 80030c0:	20000074 	.word	0x20000074
  ldr r4, =_ebss
 80030c4:	20000330 	.word	0x20000330

080030c8 <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80030c8:	e7fe      	b.n	80030c8 <ADC1_COMP_IRQHandler>
	...

080030cc <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80030cc:	b580      	push	{r7, lr}
 80030ce:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80030d0:	4b07      	ldr	r3, [pc, #28]	; (80030f0 <HAL_Init+0x24>)
 80030d2:	681a      	ldr	r2, [r3, #0]
 80030d4:	4b06      	ldr	r3, [pc, #24]	; (80030f0 <HAL_Init+0x24>)
 80030d6:	2110      	movs	r1, #16
 80030d8:	430a      	orrs	r2, r1
 80030da:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 80030dc:	2000      	movs	r0, #0
 80030de:	f000 f809 	bl	80030f4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80030e2:	f7ff fd8f 	bl	8002c04 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80030e6:	2300      	movs	r3, #0
}
 80030e8:	0018      	movs	r0, r3
 80030ea:	46bd      	mov	sp, r7
 80030ec:	bd80      	pop	{r7, pc}
 80030ee:	46c0      	nop			; (mov r8, r8)
 80030f0:	40022000 	.word	0x40022000

080030f4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80030f4:	b590      	push	{r4, r7, lr}
 80030f6:	b083      	sub	sp, #12
 80030f8:	af00      	add	r7, sp, #0
 80030fa:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80030fc:	4b14      	ldr	r3, [pc, #80]	; (8003150 <HAL_InitTick+0x5c>)
 80030fe:	681c      	ldr	r4, [r3, #0]
 8003100:	4b14      	ldr	r3, [pc, #80]	; (8003154 <HAL_InitTick+0x60>)
 8003102:	781b      	ldrb	r3, [r3, #0]
 8003104:	0019      	movs	r1, r3
 8003106:	23fa      	movs	r3, #250	; 0xfa
 8003108:	0098      	lsls	r0, r3, #2
 800310a:	f7fd f80f 	bl	800012c <__udivsi3>
 800310e:	0003      	movs	r3, r0
 8003110:	0019      	movs	r1, r3
 8003112:	0020      	movs	r0, r4
 8003114:	f7fd f80a 	bl	800012c <__udivsi3>
 8003118:	0003      	movs	r3, r0
 800311a:	0018      	movs	r0, r3
 800311c:	f000 f90b 	bl	8003336 <HAL_SYSTICK_Config>
 8003120:	1e03      	subs	r3, r0, #0
 8003122:	d001      	beq.n	8003128 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8003124:	2301      	movs	r3, #1
 8003126:	e00f      	b.n	8003148 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	2b03      	cmp	r3, #3
 800312c:	d80b      	bhi.n	8003146 <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800312e:	6879      	ldr	r1, [r7, #4]
 8003130:	2301      	movs	r3, #1
 8003132:	425b      	negs	r3, r3
 8003134:	2200      	movs	r2, #0
 8003136:	0018      	movs	r0, r3
 8003138:	f000 f8d8 	bl	80032ec <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800313c:	4b06      	ldr	r3, [pc, #24]	; (8003158 <HAL_InitTick+0x64>)
 800313e:	687a      	ldr	r2, [r7, #4]
 8003140:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

   /* Return function status */
  return HAL_OK;
 8003142:	2300      	movs	r3, #0
 8003144:	e000      	b.n	8003148 <HAL_InitTick+0x54>
    return HAL_ERROR;
 8003146:	2301      	movs	r3, #1
}
 8003148:	0018      	movs	r0, r3
 800314a:	46bd      	mov	sp, r7
 800314c:	b003      	add	sp, #12
 800314e:	bd90      	pop	{r4, r7, pc}
 8003150:	20000004 	.word	0x20000004
 8003154:	2000000c 	.word	0x2000000c
 8003158:	20000008 	.word	0x20000008

0800315c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800315c:	b580      	push	{r7, lr}
 800315e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003160:	4b05      	ldr	r3, [pc, #20]	; (8003178 <HAL_IncTick+0x1c>)
 8003162:	781b      	ldrb	r3, [r3, #0]
 8003164:	001a      	movs	r2, r3
 8003166:	4b05      	ldr	r3, [pc, #20]	; (800317c <HAL_IncTick+0x20>)
 8003168:	681b      	ldr	r3, [r3, #0]
 800316a:	18d2      	adds	r2, r2, r3
 800316c:	4b03      	ldr	r3, [pc, #12]	; (800317c <HAL_IncTick+0x20>)
 800316e:	601a      	str	r2, [r3, #0]
}
 8003170:	46c0      	nop			; (mov r8, r8)
 8003172:	46bd      	mov	sp, r7
 8003174:	bd80      	pop	{r7, pc}
 8003176:	46c0      	nop			; (mov r8, r8)
 8003178:	2000000c 	.word	0x2000000c
 800317c:	2000031c 	.word	0x2000031c

08003180 <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003180:	b580      	push	{r7, lr}
 8003182:	af00      	add	r7, sp, #0
  return uwTick;
 8003184:	4b02      	ldr	r3, [pc, #8]	; (8003190 <HAL_GetTick+0x10>)
 8003186:	681b      	ldr	r3, [r3, #0]
}
 8003188:	0018      	movs	r0, r3
 800318a:	46bd      	mov	sp, r7
 800318c:	bd80      	pop	{r7, pc}
 800318e:	46c0      	nop			; (mov r8, r8)
 8003190:	2000031c 	.word	0x2000031c

08003194 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003194:	b580      	push	{r7, lr}
 8003196:	b082      	sub	sp, #8
 8003198:	af00      	add	r7, sp, #0
 800319a:	0002      	movs	r2, r0
 800319c:	1dfb      	adds	r3, r7, #7
 800319e:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80031a0:	1dfb      	adds	r3, r7, #7
 80031a2:	781b      	ldrb	r3, [r3, #0]
 80031a4:	2b7f      	cmp	r3, #127	; 0x7f
 80031a6:	d809      	bhi.n	80031bc <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80031a8:	1dfb      	adds	r3, r7, #7
 80031aa:	781b      	ldrb	r3, [r3, #0]
 80031ac:	001a      	movs	r2, r3
 80031ae:	231f      	movs	r3, #31
 80031b0:	401a      	ands	r2, r3
 80031b2:	4b04      	ldr	r3, [pc, #16]	; (80031c4 <__NVIC_EnableIRQ+0x30>)
 80031b4:	2101      	movs	r1, #1
 80031b6:	4091      	lsls	r1, r2
 80031b8:	000a      	movs	r2, r1
 80031ba:	601a      	str	r2, [r3, #0]
  }
}
 80031bc:	46c0      	nop			; (mov r8, r8)
 80031be:	46bd      	mov	sp, r7
 80031c0:	b002      	add	sp, #8
 80031c2:	bd80      	pop	{r7, pc}
 80031c4:	e000e100 	.word	0xe000e100

080031c8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80031c8:	b590      	push	{r4, r7, lr}
 80031ca:	b083      	sub	sp, #12
 80031cc:	af00      	add	r7, sp, #0
 80031ce:	0002      	movs	r2, r0
 80031d0:	6039      	str	r1, [r7, #0]
 80031d2:	1dfb      	adds	r3, r7, #7
 80031d4:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80031d6:	1dfb      	adds	r3, r7, #7
 80031d8:	781b      	ldrb	r3, [r3, #0]
 80031da:	2b7f      	cmp	r3, #127	; 0x7f
 80031dc:	d828      	bhi.n	8003230 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80031de:	4a2f      	ldr	r2, [pc, #188]	; (800329c <__NVIC_SetPriority+0xd4>)
 80031e0:	1dfb      	adds	r3, r7, #7
 80031e2:	781b      	ldrb	r3, [r3, #0]
 80031e4:	b25b      	sxtb	r3, r3
 80031e6:	089b      	lsrs	r3, r3, #2
 80031e8:	33c0      	adds	r3, #192	; 0xc0
 80031ea:	009b      	lsls	r3, r3, #2
 80031ec:	589b      	ldr	r3, [r3, r2]
 80031ee:	1dfa      	adds	r2, r7, #7
 80031f0:	7812      	ldrb	r2, [r2, #0]
 80031f2:	0011      	movs	r1, r2
 80031f4:	2203      	movs	r2, #3
 80031f6:	400a      	ands	r2, r1
 80031f8:	00d2      	lsls	r2, r2, #3
 80031fa:	21ff      	movs	r1, #255	; 0xff
 80031fc:	4091      	lsls	r1, r2
 80031fe:	000a      	movs	r2, r1
 8003200:	43d2      	mvns	r2, r2
 8003202:	401a      	ands	r2, r3
 8003204:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8003206:	683b      	ldr	r3, [r7, #0]
 8003208:	019b      	lsls	r3, r3, #6
 800320a:	22ff      	movs	r2, #255	; 0xff
 800320c:	401a      	ands	r2, r3
 800320e:	1dfb      	adds	r3, r7, #7
 8003210:	781b      	ldrb	r3, [r3, #0]
 8003212:	0018      	movs	r0, r3
 8003214:	2303      	movs	r3, #3
 8003216:	4003      	ands	r3, r0
 8003218:	00db      	lsls	r3, r3, #3
 800321a:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800321c:	481f      	ldr	r0, [pc, #124]	; (800329c <__NVIC_SetPriority+0xd4>)
 800321e:	1dfb      	adds	r3, r7, #7
 8003220:	781b      	ldrb	r3, [r3, #0]
 8003222:	b25b      	sxtb	r3, r3
 8003224:	089b      	lsrs	r3, r3, #2
 8003226:	430a      	orrs	r2, r1
 8003228:	33c0      	adds	r3, #192	; 0xc0
 800322a:	009b      	lsls	r3, r3, #2
 800322c:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 800322e:	e031      	b.n	8003294 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003230:	4a1b      	ldr	r2, [pc, #108]	; (80032a0 <__NVIC_SetPriority+0xd8>)
 8003232:	1dfb      	adds	r3, r7, #7
 8003234:	781b      	ldrb	r3, [r3, #0]
 8003236:	0019      	movs	r1, r3
 8003238:	230f      	movs	r3, #15
 800323a:	400b      	ands	r3, r1
 800323c:	3b08      	subs	r3, #8
 800323e:	089b      	lsrs	r3, r3, #2
 8003240:	3306      	adds	r3, #6
 8003242:	009b      	lsls	r3, r3, #2
 8003244:	18d3      	adds	r3, r2, r3
 8003246:	3304      	adds	r3, #4
 8003248:	681b      	ldr	r3, [r3, #0]
 800324a:	1dfa      	adds	r2, r7, #7
 800324c:	7812      	ldrb	r2, [r2, #0]
 800324e:	0011      	movs	r1, r2
 8003250:	2203      	movs	r2, #3
 8003252:	400a      	ands	r2, r1
 8003254:	00d2      	lsls	r2, r2, #3
 8003256:	21ff      	movs	r1, #255	; 0xff
 8003258:	4091      	lsls	r1, r2
 800325a:	000a      	movs	r2, r1
 800325c:	43d2      	mvns	r2, r2
 800325e:	401a      	ands	r2, r3
 8003260:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8003262:	683b      	ldr	r3, [r7, #0]
 8003264:	019b      	lsls	r3, r3, #6
 8003266:	22ff      	movs	r2, #255	; 0xff
 8003268:	401a      	ands	r2, r3
 800326a:	1dfb      	adds	r3, r7, #7
 800326c:	781b      	ldrb	r3, [r3, #0]
 800326e:	0018      	movs	r0, r3
 8003270:	2303      	movs	r3, #3
 8003272:	4003      	ands	r3, r0
 8003274:	00db      	lsls	r3, r3, #3
 8003276:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003278:	4809      	ldr	r0, [pc, #36]	; (80032a0 <__NVIC_SetPriority+0xd8>)
 800327a:	1dfb      	adds	r3, r7, #7
 800327c:	781b      	ldrb	r3, [r3, #0]
 800327e:	001c      	movs	r4, r3
 8003280:	230f      	movs	r3, #15
 8003282:	4023      	ands	r3, r4
 8003284:	3b08      	subs	r3, #8
 8003286:	089b      	lsrs	r3, r3, #2
 8003288:	430a      	orrs	r2, r1
 800328a:	3306      	adds	r3, #6
 800328c:	009b      	lsls	r3, r3, #2
 800328e:	18c3      	adds	r3, r0, r3
 8003290:	3304      	adds	r3, #4
 8003292:	601a      	str	r2, [r3, #0]
}
 8003294:	46c0      	nop			; (mov r8, r8)
 8003296:	46bd      	mov	sp, r7
 8003298:	b003      	add	sp, #12
 800329a:	bd90      	pop	{r4, r7, pc}
 800329c:	e000e100 	.word	0xe000e100
 80032a0:	e000ed00 	.word	0xe000ed00

080032a4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80032a4:	b580      	push	{r7, lr}
 80032a6:	b082      	sub	sp, #8
 80032a8:	af00      	add	r7, sp, #0
 80032aa:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	1e5a      	subs	r2, r3, #1
 80032b0:	2380      	movs	r3, #128	; 0x80
 80032b2:	045b      	lsls	r3, r3, #17
 80032b4:	429a      	cmp	r2, r3
 80032b6:	d301      	bcc.n	80032bc <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 80032b8:	2301      	movs	r3, #1
 80032ba:	e010      	b.n	80032de <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80032bc:	4b0a      	ldr	r3, [pc, #40]	; (80032e8 <SysTick_Config+0x44>)
 80032be:	687a      	ldr	r2, [r7, #4]
 80032c0:	3a01      	subs	r2, #1
 80032c2:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80032c4:	2301      	movs	r3, #1
 80032c6:	425b      	negs	r3, r3
 80032c8:	2103      	movs	r1, #3
 80032ca:	0018      	movs	r0, r3
 80032cc:	f7ff ff7c 	bl	80031c8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80032d0:	4b05      	ldr	r3, [pc, #20]	; (80032e8 <SysTick_Config+0x44>)
 80032d2:	2200      	movs	r2, #0
 80032d4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80032d6:	4b04      	ldr	r3, [pc, #16]	; (80032e8 <SysTick_Config+0x44>)
 80032d8:	2207      	movs	r2, #7
 80032da:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80032dc:	2300      	movs	r3, #0
}
 80032de:	0018      	movs	r0, r3
 80032e0:	46bd      	mov	sp, r7
 80032e2:	b002      	add	sp, #8
 80032e4:	bd80      	pop	{r7, pc}
 80032e6:	46c0      	nop			; (mov r8, r8)
 80032e8:	e000e010 	.word	0xe000e010

080032ec <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80032ec:	b580      	push	{r7, lr}
 80032ee:	b084      	sub	sp, #16
 80032f0:	af00      	add	r7, sp, #0
 80032f2:	60b9      	str	r1, [r7, #8]
 80032f4:	607a      	str	r2, [r7, #4]
 80032f6:	210f      	movs	r1, #15
 80032f8:	187b      	adds	r3, r7, r1
 80032fa:	1c02      	adds	r2, r0, #0
 80032fc:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 80032fe:	68ba      	ldr	r2, [r7, #8]
 8003300:	187b      	adds	r3, r7, r1
 8003302:	781b      	ldrb	r3, [r3, #0]
 8003304:	b25b      	sxtb	r3, r3
 8003306:	0011      	movs	r1, r2
 8003308:	0018      	movs	r0, r3
 800330a:	f7ff ff5d 	bl	80031c8 <__NVIC_SetPriority>

  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);
}
 800330e:	46c0      	nop			; (mov r8, r8)
 8003310:	46bd      	mov	sp, r7
 8003312:	b004      	add	sp, #16
 8003314:	bd80      	pop	{r7, pc}

08003316 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003316:	b580      	push	{r7, lr}
 8003318:	b082      	sub	sp, #8
 800331a:	af00      	add	r7, sp, #0
 800331c:	0002      	movs	r2, r0
 800331e:	1dfb      	adds	r3, r7, #7
 8003320:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003322:	1dfb      	adds	r3, r7, #7
 8003324:	781b      	ldrb	r3, [r3, #0]
 8003326:	b25b      	sxtb	r3, r3
 8003328:	0018      	movs	r0, r3
 800332a:	f7ff ff33 	bl	8003194 <__NVIC_EnableIRQ>
}
 800332e:	46c0      	nop			; (mov r8, r8)
 8003330:	46bd      	mov	sp, r7
 8003332:	b002      	add	sp, #8
 8003334:	bd80      	pop	{r7, pc}

08003336 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003336:	b580      	push	{r7, lr}
 8003338:	b082      	sub	sp, #8
 800333a:	af00      	add	r7, sp, #0
 800333c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	0018      	movs	r0, r3
 8003342:	f7ff ffaf 	bl	80032a4 <SysTick_Config>
 8003346:	0003      	movs	r3, r0
}
 8003348:	0018      	movs	r0, r3
 800334a:	46bd      	mov	sp, r7
 800334c:	b002      	add	sp, #8
 800334e:	bd80      	pop	{r7, pc}

08003350 <HAL_DMA_Abort>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003350:	b580      	push	{r7, lr}
 8003352:	b082      	sub	sp, #8
 8003354:	af00      	add	r7, sp, #0
 8003356:	6078      	str	r0, [r7, #4]
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	2221      	movs	r2, #33	; 0x21
 800335c:	5c9b      	ldrb	r3, [r3, r2]
 800335e:	b2db      	uxtb	r3, r3
 8003360:	2b02      	cmp	r3, #2
 8003362:	d008      	beq.n	8003376 <HAL_DMA_Abort+0x26>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	2204      	movs	r2, #4
 8003368:	639a      	str	r2, [r3, #56]	; 0x38

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	2220      	movs	r2, #32
 800336e:	2100      	movs	r1, #0
 8003370:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 8003372:	2301      	movs	r3, #1
 8003374:	e020      	b.n	80033b8 <HAL_DMA_Abort+0x68>
  }
  else
  {
    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	681b      	ldr	r3, [r3, #0]
 800337a:	681a      	ldr	r2, [r3, #0]
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	681b      	ldr	r3, [r3, #0]
 8003380:	210e      	movs	r1, #14
 8003382:	438a      	bics	r2, r1
 8003384:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	681b      	ldr	r3, [r3, #0]
 800338a:	681a      	ldr	r2, [r3, #0]
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	681b      	ldr	r3, [r3, #0]
 8003390:	2101      	movs	r1, #1
 8003392:	438a      	bics	r2, r1
 8003394:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800339e:	2101      	movs	r1, #1
 80033a0:	4091      	lsls	r1, r2
 80033a2:	000a      	movs	r2, r1
 80033a4:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	2221      	movs	r2, #33	; 0x21
 80033aa:	2101      	movs	r1, #1
 80033ac:	5499      	strb	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	2220      	movs	r2, #32
 80033b2:	2100      	movs	r1, #0
 80033b4:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80033b6:	2300      	movs	r3, #0
}
 80033b8:	0018      	movs	r0, r3
 80033ba:	46bd      	mov	sp, r7
 80033bc:	b002      	add	sp, #8
 80033be:	bd80      	pop	{r7, pc}

080033c0 <HAL_DMA_Abort_IT>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80033c0:	b580      	push	{r7, lr}
 80033c2:	b084      	sub	sp, #16
 80033c4:	af00      	add	r7, sp, #0
 80033c6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80033c8:	210f      	movs	r1, #15
 80033ca:	187b      	adds	r3, r7, r1
 80033cc:	2200      	movs	r2, #0
 80033ce:	701a      	strb	r2, [r3, #0]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	2221      	movs	r2, #33	; 0x21
 80033d4:	5c9b      	ldrb	r3, [r3, r2]
 80033d6:	b2db      	uxtb	r3, r3
 80033d8:	2b02      	cmp	r3, #2
 80033da:	d006      	beq.n	80033ea <HAL_DMA_Abort_IT+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	2204      	movs	r2, #4
 80033e0:	639a      	str	r2, [r3, #56]	; 0x38

    status = HAL_ERROR;
 80033e2:	187b      	adds	r3, r7, r1
 80033e4:	2201      	movs	r2, #1
 80033e6:	701a      	strb	r2, [r3, #0]
 80033e8:	e028      	b.n	800343c <HAL_DMA_Abort_IT+0x7c>
  }
  else
  {

    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	681b      	ldr	r3, [r3, #0]
 80033ee:	681a      	ldr	r2, [r3, #0]
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	681b      	ldr	r3, [r3, #0]
 80033f4:	210e      	movs	r1, #14
 80033f6:	438a      	bics	r2, r1
 80033f8:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	681b      	ldr	r3, [r3, #0]
 80033fe:	681a      	ldr	r2, [r3, #0]
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	2101      	movs	r1, #1
 8003406:	438a      	bics	r2, r1
 8003408:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003412:	2101      	movs	r1, #1
 8003414:	4091      	lsls	r1, r2
 8003416:	000a      	movs	r2, r1
 8003418:	605a      	str	r2, [r3, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	2221      	movs	r2, #33	; 0x21
 800341e:	2101      	movs	r1, #1
 8003420:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	2220      	movs	r2, #32
 8003426:	2100      	movs	r1, #0
 8003428:	5499      	strb	r1, [r3, r2]

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800342e:	2b00      	cmp	r3, #0
 8003430:	d004      	beq.n	800343c <HAL_DMA_Abort_IT+0x7c>
    {
      hdma->XferAbortCallback(hdma);
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003436:	687a      	ldr	r2, [r7, #4]
 8003438:	0010      	movs	r0, r2
 800343a:	4798      	blx	r3
    }
  }
  return status;
 800343c:	230f      	movs	r3, #15
 800343e:	18fb      	adds	r3, r7, r3
 8003440:	781b      	ldrb	r3, [r3, #0]
}
 8003442:	0018      	movs	r0, r3
 8003444:	46bd      	mov	sp, r7
 8003446:	b004      	add	sp, #16
 8003448:	bd80      	pop	{r7, pc}
	...

0800344c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800344c:	b580      	push	{r7, lr}
 800344e:	b086      	sub	sp, #24
 8003450:	af00      	add	r7, sp, #0
 8003452:	6078      	str	r0, [r7, #4]
 8003454:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003456:	2300      	movs	r3, #0
 8003458:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800345a:	e14f      	b.n	80036fc <HAL_GPIO_Init+0x2b0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 800345c:	683b      	ldr	r3, [r7, #0]
 800345e:	681b      	ldr	r3, [r3, #0]
 8003460:	2101      	movs	r1, #1
 8003462:	697a      	ldr	r2, [r7, #20]
 8003464:	4091      	lsls	r1, r2
 8003466:	000a      	movs	r2, r1
 8003468:	4013      	ands	r3, r2
 800346a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800346c:	68fb      	ldr	r3, [r7, #12]
 800346e:	2b00      	cmp	r3, #0
 8003470:	d100      	bne.n	8003474 <HAL_GPIO_Init+0x28>
 8003472:	e140      	b.n	80036f6 <HAL_GPIO_Init+0x2aa>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8003474:	683b      	ldr	r3, [r7, #0]
 8003476:	685b      	ldr	r3, [r3, #4]
 8003478:	2203      	movs	r2, #3
 800347a:	4013      	ands	r3, r2
 800347c:	2b01      	cmp	r3, #1
 800347e:	d005      	beq.n	800348c <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003480:	683b      	ldr	r3, [r7, #0]
 8003482:	685b      	ldr	r3, [r3, #4]
 8003484:	2203      	movs	r2, #3
 8003486:	4013      	ands	r3, r2
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8003488:	2b02      	cmp	r3, #2
 800348a:	d130      	bne.n	80034ee <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	689b      	ldr	r3, [r3, #8]
 8003490:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8003492:	697b      	ldr	r3, [r7, #20]
 8003494:	005b      	lsls	r3, r3, #1
 8003496:	2203      	movs	r2, #3
 8003498:	409a      	lsls	r2, r3
 800349a:	0013      	movs	r3, r2
 800349c:	43da      	mvns	r2, r3
 800349e:	693b      	ldr	r3, [r7, #16]
 80034a0:	4013      	ands	r3, r2
 80034a2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80034a4:	683b      	ldr	r3, [r7, #0]
 80034a6:	68da      	ldr	r2, [r3, #12]
 80034a8:	697b      	ldr	r3, [r7, #20]
 80034aa:	005b      	lsls	r3, r3, #1
 80034ac:	409a      	lsls	r2, r3
 80034ae:	0013      	movs	r3, r2
 80034b0:	693a      	ldr	r2, [r7, #16]
 80034b2:	4313      	orrs	r3, r2
 80034b4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	693a      	ldr	r2, [r7, #16]
 80034ba:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	685b      	ldr	r3, [r3, #4]
 80034c0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80034c2:	2201      	movs	r2, #1
 80034c4:	697b      	ldr	r3, [r7, #20]
 80034c6:	409a      	lsls	r2, r3
 80034c8:	0013      	movs	r3, r2
 80034ca:	43da      	mvns	r2, r3
 80034cc:	693b      	ldr	r3, [r7, #16]
 80034ce:	4013      	ands	r3, r2
 80034d0:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80034d2:	683b      	ldr	r3, [r7, #0]
 80034d4:	685b      	ldr	r3, [r3, #4]
 80034d6:	091b      	lsrs	r3, r3, #4
 80034d8:	2201      	movs	r2, #1
 80034da:	401a      	ands	r2, r3
 80034dc:	697b      	ldr	r3, [r7, #20]
 80034de:	409a      	lsls	r2, r3
 80034e0:	0013      	movs	r3, r2
 80034e2:	693a      	ldr	r2, [r7, #16]
 80034e4:	4313      	orrs	r3, r2
 80034e6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	693a      	ldr	r2, [r7, #16]
 80034ec:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80034ee:	683b      	ldr	r3, [r7, #0]
 80034f0:	685b      	ldr	r3, [r3, #4]
 80034f2:	2203      	movs	r2, #3
 80034f4:	4013      	ands	r3, r2
 80034f6:	2b03      	cmp	r3, #3
 80034f8:	d017      	beq.n	800352a <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	68db      	ldr	r3, [r3, #12]
 80034fe:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8003500:	697b      	ldr	r3, [r7, #20]
 8003502:	005b      	lsls	r3, r3, #1
 8003504:	2203      	movs	r2, #3
 8003506:	409a      	lsls	r2, r3
 8003508:	0013      	movs	r3, r2
 800350a:	43da      	mvns	r2, r3
 800350c:	693b      	ldr	r3, [r7, #16]
 800350e:	4013      	ands	r3, r2
 8003510:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8003512:	683b      	ldr	r3, [r7, #0]
 8003514:	689a      	ldr	r2, [r3, #8]
 8003516:	697b      	ldr	r3, [r7, #20]
 8003518:	005b      	lsls	r3, r3, #1
 800351a:	409a      	lsls	r2, r3
 800351c:	0013      	movs	r3, r2
 800351e:	693a      	ldr	r2, [r7, #16]
 8003520:	4313      	orrs	r3, r2
 8003522:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	693a      	ldr	r2, [r7, #16]
 8003528:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800352a:	683b      	ldr	r3, [r7, #0]
 800352c:	685b      	ldr	r3, [r3, #4]
 800352e:	2203      	movs	r2, #3
 8003530:	4013      	ands	r3, r2
 8003532:	2b02      	cmp	r3, #2
 8003534:	d123      	bne.n	800357e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8003536:	697b      	ldr	r3, [r7, #20]
 8003538:	08da      	lsrs	r2, r3, #3
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	3208      	adds	r2, #8
 800353e:	0092      	lsls	r2, r2, #2
 8003540:	58d3      	ldr	r3, [r2, r3]
 8003542:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8003544:	697b      	ldr	r3, [r7, #20]
 8003546:	2207      	movs	r2, #7
 8003548:	4013      	ands	r3, r2
 800354a:	009b      	lsls	r3, r3, #2
 800354c:	220f      	movs	r2, #15
 800354e:	409a      	lsls	r2, r3
 8003550:	0013      	movs	r3, r2
 8003552:	43da      	mvns	r2, r3
 8003554:	693b      	ldr	r3, [r7, #16]
 8003556:	4013      	ands	r3, r2
 8003558:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800355a:	683b      	ldr	r3, [r7, #0]
 800355c:	691a      	ldr	r2, [r3, #16]
 800355e:	697b      	ldr	r3, [r7, #20]
 8003560:	2107      	movs	r1, #7
 8003562:	400b      	ands	r3, r1
 8003564:	009b      	lsls	r3, r3, #2
 8003566:	409a      	lsls	r2, r3
 8003568:	0013      	movs	r3, r2
 800356a:	693a      	ldr	r2, [r7, #16]
 800356c:	4313      	orrs	r3, r2
 800356e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8003570:	697b      	ldr	r3, [r7, #20]
 8003572:	08da      	lsrs	r2, r3, #3
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	3208      	adds	r2, #8
 8003578:	0092      	lsls	r2, r2, #2
 800357a:	6939      	ldr	r1, [r7, #16]
 800357c:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	681b      	ldr	r3, [r3, #0]
 8003582:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8003584:	697b      	ldr	r3, [r7, #20]
 8003586:	005b      	lsls	r3, r3, #1
 8003588:	2203      	movs	r2, #3
 800358a:	409a      	lsls	r2, r3
 800358c:	0013      	movs	r3, r2
 800358e:	43da      	mvns	r2, r3
 8003590:	693b      	ldr	r3, [r7, #16]
 8003592:	4013      	ands	r3, r2
 8003594:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8003596:	683b      	ldr	r3, [r7, #0]
 8003598:	685b      	ldr	r3, [r3, #4]
 800359a:	2203      	movs	r2, #3
 800359c:	401a      	ands	r2, r3
 800359e:	697b      	ldr	r3, [r7, #20]
 80035a0:	005b      	lsls	r3, r3, #1
 80035a2:	409a      	lsls	r2, r3
 80035a4:	0013      	movs	r3, r2
 80035a6:	693a      	ldr	r2, [r7, #16]
 80035a8:	4313      	orrs	r3, r2
 80035aa:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	693a      	ldr	r2, [r7, #16]
 80035b0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80035b2:	683b      	ldr	r3, [r7, #0]
 80035b4:	685a      	ldr	r2, [r3, #4]
 80035b6:	23c0      	movs	r3, #192	; 0xc0
 80035b8:	029b      	lsls	r3, r3, #10
 80035ba:	4013      	ands	r3, r2
 80035bc:	d100      	bne.n	80035c0 <HAL_GPIO_Init+0x174>
 80035be:	e09a      	b.n	80036f6 <HAL_GPIO_Init+0x2aa>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80035c0:	4b54      	ldr	r3, [pc, #336]	; (8003714 <HAL_GPIO_Init+0x2c8>)
 80035c2:	699a      	ldr	r2, [r3, #24]
 80035c4:	4b53      	ldr	r3, [pc, #332]	; (8003714 <HAL_GPIO_Init+0x2c8>)
 80035c6:	2101      	movs	r1, #1
 80035c8:	430a      	orrs	r2, r1
 80035ca:	619a      	str	r2, [r3, #24]
 80035cc:	4b51      	ldr	r3, [pc, #324]	; (8003714 <HAL_GPIO_Init+0x2c8>)
 80035ce:	699b      	ldr	r3, [r3, #24]
 80035d0:	2201      	movs	r2, #1
 80035d2:	4013      	ands	r3, r2
 80035d4:	60bb      	str	r3, [r7, #8]
 80035d6:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80035d8:	4a4f      	ldr	r2, [pc, #316]	; (8003718 <HAL_GPIO_Init+0x2cc>)
 80035da:	697b      	ldr	r3, [r7, #20]
 80035dc:	089b      	lsrs	r3, r3, #2
 80035de:	3302      	adds	r3, #2
 80035e0:	009b      	lsls	r3, r3, #2
 80035e2:	589b      	ldr	r3, [r3, r2]
 80035e4:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80035e6:	697b      	ldr	r3, [r7, #20]
 80035e8:	2203      	movs	r2, #3
 80035ea:	4013      	ands	r3, r2
 80035ec:	009b      	lsls	r3, r3, #2
 80035ee:	220f      	movs	r2, #15
 80035f0:	409a      	lsls	r2, r3
 80035f2:	0013      	movs	r3, r2
 80035f4:	43da      	mvns	r2, r3
 80035f6:	693b      	ldr	r3, [r7, #16]
 80035f8:	4013      	ands	r3, r2
 80035fa:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80035fc:	687a      	ldr	r2, [r7, #4]
 80035fe:	2390      	movs	r3, #144	; 0x90
 8003600:	05db      	lsls	r3, r3, #23
 8003602:	429a      	cmp	r2, r3
 8003604:	d013      	beq.n	800362e <HAL_GPIO_Init+0x1e2>
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	4a44      	ldr	r2, [pc, #272]	; (800371c <HAL_GPIO_Init+0x2d0>)
 800360a:	4293      	cmp	r3, r2
 800360c:	d00d      	beq.n	800362a <HAL_GPIO_Init+0x1de>
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	4a43      	ldr	r2, [pc, #268]	; (8003720 <HAL_GPIO_Init+0x2d4>)
 8003612:	4293      	cmp	r3, r2
 8003614:	d007      	beq.n	8003626 <HAL_GPIO_Init+0x1da>
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	4a42      	ldr	r2, [pc, #264]	; (8003724 <HAL_GPIO_Init+0x2d8>)
 800361a:	4293      	cmp	r3, r2
 800361c:	d101      	bne.n	8003622 <HAL_GPIO_Init+0x1d6>
 800361e:	2303      	movs	r3, #3
 8003620:	e006      	b.n	8003630 <HAL_GPIO_Init+0x1e4>
 8003622:	2305      	movs	r3, #5
 8003624:	e004      	b.n	8003630 <HAL_GPIO_Init+0x1e4>
 8003626:	2302      	movs	r3, #2
 8003628:	e002      	b.n	8003630 <HAL_GPIO_Init+0x1e4>
 800362a:	2301      	movs	r3, #1
 800362c:	e000      	b.n	8003630 <HAL_GPIO_Init+0x1e4>
 800362e:	2300      	movs	r3, #0
 8003630:	697a      	ldr	r2, [r7, #20]
 8003632:	2103      	movs	r1, #3
 8003634:	400a      	ands	r2, r1
 8003636:	0092      	lsls	r2, r2, #2
 8003638:	4093      	lsls	r3, r2
 800363a:	693a      	ldr	r2, [r7, #16]
 800363c:	4313      	orrs	r3, r2
 800363e:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8003640:	4935      	ldr	r1, [pc, #212]	; (8003718 <HAL_GPIO_Init+0x2cc>)
 8003642:	697b      	ldr	r3, [r7, #20]
 8003644:	089b      	lsrs	r3, r3, #2
 8003646:	3302      	adds	r3, #2
 8003648:	009b      	lsls	r3, r3, #2
 800364a:	693a      	ldr	r2, [r7, #16]
 800364c:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800364e:	4b36      	ldr	r3, [pc, #216]	; (8003728 <HAL_GPIO_Init+0x2dc>)
 8003650:	689b      	ldr	r3, [r3, #8]
 8003652:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003654:	68fb      	ldr	r3, [r7, #12]
 8003656:	43da      	mvns	r2, r3
 8003658:	693b      	ldr	r3, [r7, #16]
 800365a:	4013      	ands	r3, r2
 800365c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800365e:	683b      	ldr	r3, [r7, #0]
 8003660:	685a      	ldr	r2, [r3, #4]
 8003662:	2380      	movs	r3, #128	; 0x80
 8003664:	035b      	lsls	r3, r3, #13
 8003666:	4013      	ands	r3, r2
 8003668:	d003      	beq.n	8003672 <HAL_GPIO_Init+0x226>
        {
          temp |= iocurrent;
 800366a:	693a      	ldr	r2, [r7, #16]
 800366c:	68fb      	ldr	r3, [r7, #12]
 800366e:	4313      	orrs	r3, r2
 8003670:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8003672:	4b2d      	ldr	r3, [pc, #180]	; (8003728 <HAL_GPIO_Init+0x2dc>)
 8003674:	693a      	ldr	r2, [r7, #16]
 8003676:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8003678:	4b2b      	ldr	r3, [pc, #172]	; (8003728 <HAL_GPIO_Init+0x2dc>)
 800367a:	68db      	ldr	r3, [r3, #12]
 800367c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800367e:	68fb      	ldr	r3, [r7, #12]
 8003680:	43da      	mvns	r2, r3
 8003682:	693b      	ldr	r3, [r7, #16]
 8003684:	4013      	ands	r3, r2
 8003686:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8003688:	683b      	ldr	r3, [r7, #0]
 800368a:	685a      	ldr	r2, [r3, #4]
 800368c:	2380      	movs	r3, #128	; 0x80
 800368e:	039b      	lsls	r3, r3, #14
 8003690:	4013      	ands	r3, r2
 8003692:	d003      	beq.n	800369c <HAL_GPIO_Init+0x250>
        {
          temp |= iocurrent;
 8003694:	693a      	ldr	r2, [r7, #16]
 8003696:	68fb      	ldr	r3, [r7, #12]
 8003698:	4313      	orrs	r3, r2
 800369a:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 800369c:	4b22      	ldr	r3, [pc, #136]	; (8003728 <HAL_GPIO_Init+0x2dc>)
 800369e:	693a      	ldr	r2, [r7, #16]
 80036a0:	60da      	str	r2, [r3, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR;
 80036a2:	4b21      	ldr	r3, [pc, #132]	; (8003728 <HAL_GPIO_Init+0x2dc>)
 80036a4:	685b      	ldr	r3, [r3, #4]
 80036a6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80036a8:	68fb      	ldr	r3, [r7, #12]
 80036aa:	43da      	mvns	r2, r3
 80036ac:	693b      	ldr	r3, [r7, #16]
 80036ae:	4013      	ands	r3, r2
 80036b0:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80036b2:	683b      	ldr	r3, [r7, #0]
 80036b4:	685a      	ldr	r2, [r3, #4]
 80036b6:	2380      	movs	r3, #128	; 0x80
 80036b8:	029b      	lsls	r3, r3, #10
 80036ba:	4013      	ands	r3, r2
 80036bc:	d003      	beq.n	80036c6 <HAL_GPIO_Init+0x27a>
        {
          temp |= iocurrent;
 80036be:	693a      	ldr	r2, [r7, #16]
 80036c0:	68fb      	ldr	r3, [r7, #12]
 80036c2:	4313      	orrs	r3, r2
 80036c4:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 80036c6:	4b18      	ldr	r3, [pc, #96]	; (8003728 <HAL_GPIO_Init+0x2dc>)
 80036c8:	693a      	ldr	r2, [r7, #16]
 80036ca:	605a      	str	r2, [r3, #4]

        temp = EXTI->IMR;
 80036cc:	4b16      	ldr	r3, [pc, #88]	; (8003728 <HAL_GPIO_Init+0x2dc>)
 80036ce:	681b      	ldr	r3, [r3, #0]
 80036d0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80036d2:	68fb      	ldr	r3, [r7, #12]
 80036d4:	43da      	mvns	r2, r3
 80036d6:	693b      	ldr	r3, [r7, #16]
 80036d8:	4013      	ands	r3, r2
 80036da:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80036dc:	683b      	ldr	r3, [r7, #0]
 80036de:	685a      	ldr	r2, [r3, #4]
 80036e0:	2380      	movs	r3, #128	; 0x80
 80036e2:	025b      	lsls	r3, r3, #9
 80036e4:	4013      	ands	r3, r2
 80036e6:	d003      	beq.n	80036f0 <HAL_GPIO_Init+0x2a4>
        {
          temp |= iocurrent;
 80036e8:	693a      	ldr	r2, [r7, #16]
 80036ea:	68fb      	ldr	r3, [r7, #12]
 80036ec:	4313      	orrs	r3, r2
 80036ee:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 80036f0:	4b0d      	ldr	r3, [pc, #52]	; (8003728 <HAL_GPIO_Init+0x2dc>)
 80036f2:	693a      	ldr	r2, [r7, #16]
 80036f4:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 80036f6:	697b      	ldr	r3, [r7, #20]
 80036f8:	3301      	adds	r3, #1
 80036fa:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80036fc:	683b      	ldr	r3, [r7, #0]
 80036fe:	681a      	ldr	r2, [r3, #0]
 8003700:	697b      	ldr	r3, [r7, #20]
 8003702:	40da      	lsrs	r2, r3
 8003704:	1e13      	subs	r3, r2, #0
 8003706:	d000      	beq.n	800370a <HAL_GPIO_Init+0x2be>
 8003708:	e6a8      	b.n	800345c <HAL_GPIO_Init+0x10>
  } 
}
 800370a:	46c0      	nop			; (mov r8, r8)
 800370c:	46c0      	nop			; (mov r8, r8)
 800370e:	46bd      	mov	sp, r7
 8003710:	b006      	add	sp, #24
 8003712:	bd80      	pop	{r7, pc}
 8003714:	40021000 	.word	0x40021000
 8003718:	40010000 	.word	0x40010000
 800371c:	48000400 	.word	0x48000400
 8003720:	48000800 	.word	0x48000800
 8003724:	48000c00 	.word	0x48000c00
 8003728:	40010400 	.word	0x40010400

0800372c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800372c:	b580      	push	{r7, lr}
 800372e:	b084      	sub	sp, #16
 8003730:	af00      	add	r7, sp, #0
 8003732:	6078      	str	r0, [r7, #4]
 8003734:	000a      	movs	r2, r1
 8003736:	1cbb      	adds	r3, r7, #2
 8003738:	801a      	strh	r2, [r3, #0]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	691b      	ldr	r3, [r3, #16]
 800373e:	1cba      	adds	r2, r7, #2
 8003740:	8812      	ldrh	r2, [r2, #0]
 8003742:	4013      	ands	r3, r2
 8003744:	d004      	beq.n	8003750 <HAL_GPIO_ReadPin+0x24>
  {
    bitstatus = GPIO_PIN_SET;
 8003746:	230f      	movs	r3, #15
 8003748:	18fb      	adds	r3, r7, r3
 800374a:	2201      	movs	r2, #1
 800374c:	701a      	strb	r2, [r3, #0]
 800374e:	e003      	b.n	8003758 <HAL_GPIO_ReadPin+0x2c>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8003750:	230f      	movs	r3, #15
 8003752:	18fb      	adds	r3, r7, r3
 8003754:	2200      	movs	r2, #0
 8003756:	701a      	strb	r2, [r3, #0]
  }
  return bitstatus;
 8003758:	230f      	movs	r3, #15
 800375a:	18fb      	adds	r3, r7, r3
 800375c:	781b      	ldrb	r3, [r3, #0]
  }
 800375e:	0018      	movs	r0, r3
 8003760:	46bd      	mov	sp, r7
 8003762:	b004      	add	sp, #16
 8003764:	bd80      	pop	{r7, pc}

08003766 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003766:	b580      	push	{r7, lr}
 8003768:	b082      	sub	sp, #8
 800376a:	af00      	add	r7, sp, #0
 800376c:	6078      	str	r0, [r7, #4]
 800376e:	0008      	movs	r0, r1
 8003770:	0011      	movs	r1, r2
 8003772:	1cbb      	adds	r3, r7, #2
 8003774:	1c02      	adds	r2, r0, #0
 8003776:	801a      	strh	r2, [r3, #0]
 8003778:	1c7b      	adds	r3, r7, #1
 800377a:	1c0a      	adds	r2, r1, #0
 800377c:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800377e:	1c7b      	adds	r3, r7, #1
 8003780:	781b      	ldrb	r3, [r3, #0]
 8003782:	2b00      	cmp	r3, #0
 8003784:	d004      	beq.n	8003790 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8003786:	1cbb      	adds	r3, r7, #2
 8003788:	881a      	ldrh	r2, [r3, #0]
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800378e:	e003      	b.n	8003798 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8003790:	1cbb      	adds	r3, r7, #2
 8003792:	881a      	ldrh	r2, [r3, #0]
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	629a      	str	r2, [r3, #40]	; 0x28
}
 8003798:	46c0      	nop			; (mov r8, r8)
 800379a:	46bd      	mov	sp, r7
 800379c:	b002      	add	sp, #8
 800379e:	bd80      	pop	{r7, pc}

080037a0 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80037a0:	b580      	push	{r7, lr}
 80037a2:	b082      	sub	sp, #8
 80037a4:	af00      	add	r7, sp, #0
 80037a6:	0002      	movs	r2, r0
 80037a8:	1dbb      	adds	r3, r7, #6
 80037aa:	801a      	strh	r2, [r3, #0]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 80037ac:	4b09      	ldr	r3, [pc, #36]	; (80037d4 <HAL_GPIO_EXTI_IRQHandler+0x34>)
 80037ae:	695b      	ldr	r3, [r3, #20]
 80037b0:	1dba      	adds	r2, r7, #6
 80037b2:	8812      	ldrh	r2, [r2, #0]
 80037b4:	4013      	ands	r3, r2
 80037b6:	d008      	beq.n	80037ca <HAL_GPIO_EXTI_IRQHandler+0x2a>
  { 
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80037b8:	4b06      	ldr	r3, [pc, #24]	; (80037d4 <HAL_GPIO_EXTI_IRQHandler+0x34>)
 80037ba:	1dba      	adds	r2, r7, #6
 80037bc:	8812      	ldrh	r2, [r2, #0]
 80037be:	615a      	str	r2, [r3, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80037c0:	1dbb      	adds	r3, r7, #6
 80037c2:	881b      	ldrh	r3, [r3, #0]
 80037c4:	0018      	movs	r0, r3
 80037c6:	f7ff f91b 	bl	8002a00 <HAL_GPIO_EXTI_Callback>
  }
}
 80037ca:	46c0      	nop			; (mov r8, r8)
 80037cc:	46bd      	mov	sp, r7
 80037ce:	b002      	add	sp, #8
 80037d0:	bd80      	pop	{r7, pc}
 80037d2:	46c0      	nop			; (mov r8, r8)
 80037d4:	40010400 	.word	0x40010400

080037d8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80037d8:	b580      	push	{r7, lr}
 80037da:	b088      	sub	sp, #32
 80037dc:	af00      	add	r7, sp, #0
 80037de:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	2b00      	cmp	r3, #0
 80037e4:	d101      	bne.n	80037ea <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80037e6:	2301      	movs	r3, #1
 80037e8:	e301      	b.n	8003dee <HAL_RCC_OscConfig+0x616>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	681b      	ldr	r3, [r3, #0]
 80037ee:	2201      	movs	r2, #1
 80037f0:	4013      	ands	r3, r2
 80037f2:	d100      	bne.n	80037f6 <HAL_RCC_OscConfig+0x1e>
 80037f4:	e08d      	b.n	8003912 <HAL_RCC_OscConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 80037f6:	4bc3      	ldr	r3, [pc, #780]	; (8003b04 <HAL_RCC_OscConfig+0x32c>)
 80037f8:	685b      	ldr	r3, [r3, #4]
 80037fa:	220c      	movs	r2, #12
 80037fc:	4013      	ands	r3, r2
 80037fe:	2b04      	cmp	r3, #4
 8003800:	d00e      	beq.n	8003820 <HAL_RCC_OscConfig+0x48>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8003802:	4bc0      	ldr	r3, [pc, #768]	; (8003b04 <HAL_RCC_OscConfig+0x32c>)
 8003804:	685b      	ldr	r3, [r3, #4]
 8003806:	220c      	movs	r2, #12
 8003808:	4013      	ands	r3, r2
 800380a:	2b08      	cmp	r3, #8
 800380c:	d116      	bne.n	800383c <HAL_RCC_OscConfig+0x64>
 800380e:	4bbd      	ldr	r3, [pc, #756]	; (8003b04 <HAL_RCC_OscConfig+0x32c>)
 8003810:	685a      	ldr	r2, [r3, #4]
 8003812:	2380      	movs	r3, #128	; 0x80
 8003814:	025b      	lsls	r3, r3, #9
 8003816:	401a      	ands	r2, r3
 8003818:	2380      	movs	r3, #128	; 0x80
 800381a:	025b      	lsls	r3, r3, #9
 800381c:	429a      	cmp	r2, r3
 800381e:	d10d      	bne.n	800383c <HAL_RCC_OscConfig+0x64>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003820:	4bb8      	ldr	r3, [pc, #736]	; (8003b04 <HAL_RCC_OscConfig+0x32c>)
 8003822:	681a      	ldr	r2, [r3, #0]
 8003824:	2380      	movs	r3, #128	; 0x80
 8003826:	029b      	lsls	r3, r3, #10
 8003828:	4013      	ands	r3, r2
 800382a:	d100      	bne.n	800382e <HAL_RCC_OscConfig+0x56>
 800382c:	e070      	b.n	8003910 <HAL_RCC_OscConfig+0x138>
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	685b      	ldr	r3, [r3, #4]
 8003832:	2b00      	cmp	r3, #0
 8003834:	d000      	beq.n	8003838 <HAL_RCC_OscConfig+0x60>
 8003836:	e06b      	b.n	8003910 <HAL_RCC_OscConfig+0x138>
      {
        return HAL_ERROR;
 8003838:	2301      	movs	r3, #1
 800383a:	e2d8      	b.n	8003dee <HAL_RCC_OscConfig+0x616>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	685b      	ldr	r3, [r3, #4]
 8003840:	2b01      	cmp	r3, #1
 8003842:	d107      	bne.n	8003854 <HAL_RCC_OscConfig+0x7c>
 8003844:	4baf      	ldr	r3, [pc, #700]	; (8003b04 <HAL_RCC_OscConfig+0x32c>)
 8003846:	681a      	ldr	r2, [r3, #0]
 8003848:	4bae      	ldr	r3, [pc, #696]	; (8003b04 <HAL_RCC_OscConfig+0x32c>)
 800384a:	2180      	movs	r1, #128	; 0x80
 800384c:	0249      	lsls	r1, r1, #9
 800384e:	430a      	orrs	r2, r1
 8003850:	601a      	str	r2, [r3, #0]
 8003852:	e02f      	b.n	80038b4 <HAL_RCC_OscConfig+0xdc>
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	685b      	ldr	r3, [r3, #4]
 8003858:	2b00      	cmp	r3, #0
 800385a:	d10c      	bne.n	8003876 <HAL_RCC_OscConfig+0x9e>
 800385c:	4ba9      	ldr	r3, [pc, #676]	; (8003b04 <HAL_RCC_OscConfig+0x32c>)
 800385e:	681a      	ldr	r2, [r3, #0]
 8003860:	4ba8      	ldr	r3, [pc, #672]	; (8003b04 <HAL_RCC_OscConfig+0x32c>)
 8003862:	49a9      	ldr	r1, [pc, #676]	; (8003b08 <HAL_RCC_OscConfig+0x330>)
 8003864:	400a      	ands	r2, r1
 8003866:	601a      	str	r2, [r3, #0]
 8003868:	4ba6      	ldr	r3, [pc, #664]	; (8003b04 <HAL_RCC_OscConfig+0x32c>)
 800386a:	681a      	ldr	r2, [r3, #0]
 800386c:	4ba5      	ldr	r3, [pc, #660]	; (8003b04 <HAL_RCC_OscConfig+0x32c>)
 800386e:	49a7      	ldr	r1, [pc, #668]	; (8003b0c <HAL_RCC_OscConfig+0x334>)
 8003870:	400a      	ands	r2, r1
 8003872:	601a      	str	r2, [r3, #0]
 8003874:	e01e      	b.n	80038b4 <HAL_RCC_OscConfig+0xdc>
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	685b      	ldr	r3, [r3, #4]
 800387a:	2b05      	cmp	r3, #5
 800387c:	d10e      	bne.n	800389c <HAL_RCC_OscConfig+0xc4>
 800387e:	4ba1      	ldr	r3, [pc, #644]	; (8003b04 <HAL_RCC_OscConfig+0x32c>)
 8003880:	681a      	ldr	r2, [r3, #0]
 8003882:	4ba0      	ldr	r3, [pc, #640]	; (8003b04 <HAL_RCC_OscConfig+0x32c>)
 8003884:	2180      	movs	r1, #128	; 0x80
 8003886:	02c9      	lsls	r1, r1, #11
 8003888:	430a      	orrs	r2, r1
 800388a:	601a      	str	r2, [r3, #0]
 800388c:	4b9d      	ldr	r3, [pc, #628]	; (8003b04 <HAL_RCC_OscConfig+0x32c>)
 800388e:	681a      	ldr	r2, [r3, #0]
 8003890:	4b9c      	ldr	r3, [pc, #624]	; (8003b04 <HAL_RCC_OscConfig+0x32c>)
 8003892:	2180      	movs	r1, #128	; 0x80
 8003894:	0249      	lsls	r1, r1, #9
 8003896:	430a      	orrs	r2, r1
 8003898:	601a      	str	r2, [r3, #0]
 800389a:	e00b      	b.n	80038b4 <HAL_RCC_OscConfig+0xdc>
 800389c:	4b99      	ldr	r3, [pc, #612]	; (8003b04 <HAL_RCC_OscConfig+0x32c>)
 800389e:	681a      	ldr	r2, [r3, #0]
 80038a0:	4b98      	ldr	r3, [pc, #608]	; (8003b04 <HAL_RCC_OscConfig+0x32c>)
 80038a2:	4999      	ldr	r1, [pc, #612]	; (8003b08 <HAL_RCC_OscConfig+0x330>)
 80038a4:	400a      	ands	r2, r1
 80038a6:	601a      	str	r2, [r3, #0]
 80038a8:	4b96      	ldr	r3, [pc, #600]	; (8003b04 <HAL_RCC_OscConfig+0x32c>)
 80038aa:	681a      	ldr	r2, [r3, #0]
 80038ac:	4b95      	ldr	r3, [pc, #596]	; (8003b04 <HAL_RCC_OscConfig+0x32c>)
 80038ae:	4997      	ldr	r1, [pc, #604]	; (8003b0c <HAL_RCC_OscConfig+0x334>)
 80038b0:	400a      	ands	r2, r1
 80038b2:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	685b      	ldr	r3, [r3, #4]
 80038b8:	2b00      	cmp	r3, #0
 80038ba:	d014      	beq.n	80038e6 <HAL_RCC_OscConfig+0x10e>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80038bc:	f7ff fc60 	bl	8003180 <HAL_GetTick>
 80038c0:	0003      	movs	r3, r0
 80038c2:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80038c4:	e008      	b.n	80038d8 <HAL_RCC_OscConfig+0x100>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80038c6:	f7ff fc5b 	bl	8003180 <HAL_GetTick>
 80038ca:	0002      	movs	r2, r0
 80038cc:	69bb      	ldr	r3, [r7, #24]
 80038ce:	1ad3      	subs	r3, r2, r3
 80038d0:	2b64      	cmp	r3, #100	; 0x64
 80038d2:	d901      	bls.n	80038d8 <HAL_RCC_OscConfig+0x100>
          {
            return HAL_TIMEOUT;
 80038d4:	2303      	movs	r3, #3
 80038d6:	e28a      	b.n	8003dee <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80038d8:	4b8a      	ldr	r3, [pc, #552]	; (8003b04 <HAL_RCC_OscConfig+0x32c>)
 80038da:	681a      	ldr	r2, [r3, #0]
 80038dc:	2380      	movs	r3, #128	; 0x80
 80038de:	029b      	lsls	r3, r3, #10
 80038e0:	4013      	ands	r3, r2
 80038e2:	d0f0      	beq.n	80038c6 <HAL_RCC_OscConfig+0xee>
 80038e4:	e015      	b.n	8003912 <HAL_RCC_OscConfig+0x13a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80038e6:	f7ff fc4b 	bl	8003180 <HAL_GetTick>
 80038ea:	0003      	movs	r3, r0
 80038ec:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80038ee:	e008      	b.n	8003902 <HAL_RCC_OscConfig+0x12a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80038f0:	f7ff fc46 	bl	8003180 <HAL_GetTick>
 80038f4:	0002      	movs	r2, r0
 80038f6:	69bb      	ldr	r3, [r7, #24]
 80038f8:	1ad3      	subs	r3, r2, r3
 80038fa:	2b64      	cmp	r3, #100	; 0x64
 80038fc:	d901      	bls.n	8003902 <HAL_RCC_OscConfig+0x12a>
          {
            return HAL_TIMEOUT;
 80038fe:	2303      	movs	r3, #3
 8003900:	e275      	b.n	8003dee <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003902:	4b80      	ldr	r3, [pc, #512]	; (8003b04 <HAL_RCC_OscConfig+0x32c>)
 8003904:	681a      	ldr	r2, [r3, #0]
 8003906:	2380      	movs	r3, #128	; 0x80
 8003908:	029b      	lsls	r3, r3, #10
 800390a:	4013      	ands	r3, r2
 800390c:	d1f0      	bne.n	80038f0 <HAL_RCC_OscConfig+0x118>
 800390e:	e000      	b.n	8003912 <HAL_RCC_OscConfig+0x13a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003910:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	681b      	ldr	r3, [r3, #0]
 8003916:	2202      	movs	r2, #2
 8003918:	4013      	ands	r3, r2
 800391a:	d100      	bne.n	800391e <HAL_RCC_OscConfig+0x146>
 800391c:	e069      	b.n	80039f2 <HAL_RCC_OscConfig+0x21a>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 800391e:	4b79      	ldr	r3, [pc, #484]	; (8003b04 <HAL_RCC_OscConfig+0x32c>)
 8003920:	685b      	ldr	r3, [r3, #4]
 8003922:	220c      	movs	r2, #12
 8003924:	4013      	ands	r3, r2
 8003926:	d00b      	beq.n	8003940 <HAL_RCC_OscConfig+0x168>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8003928:	4b76      	ldr	r3, [pc, #472]	; (8003b04 <HAL_RCC_OscConfig+0x32c>)
 800392a:	685b      	ldr	r3, [r3, #4]
 800392c:	220c      	movs	r2, #12
 800392e:	4013      	ands	r3, r2
 8003930:	2b08      	cmp	r3, #8
 8003932:	d11c      	bne.n	800396e <HAL_RCC_OscConfig+0x196>
 8003934:	4b73      	ldr	r3, [pc, #460]	; (8003b04 <HAL_RCC_OscConfig+0x32c>)
 8003936:	685a      	ldr	r2, [r3, #4]
 8003938:	2380      	movs	r3, #128	; 0x80
 800393a:	025b      	lsls	r3, r3, #9
 800393c:	4013      	ands	r3, r2
 800393e:	d116      	bne.n	800396e <HAL_RCC_OscConfig+0x196>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003940:	4b70      	ldr	r3, [pc, #448]	; (8003b04 <HAL_RCC_OscConfig+0x32c>)
 8003942:	681b      	ldr	r3, [r3, #0]
 8003944:	2202      	movs	r2, #2
 8003946:	4013      	ands	r3, r2
 8003948:	d005      	beq.n	8003956 <HAL_RCC_OscConfig+0x17e>
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	68db      	ldr	r3, [r3, #12]
 800394e:	2b01      	cmp	r3, #1
 8003950:	d001      	beq.n	8003956 <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 8003952:	2301      	movs	r3, #1
 8003954:	e24b      	b.n	8003dee <HAL_RCC_OscConfig+0x616>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003956:	4b6b      	ldr	r3, [pc, #428]	; (8003b04 <HAL_RCC_OscConfig+0x32c>)
 8003958:	681b      	ldr	r3, [r3, #0]
 800395a:	22f8      	movs	r2, #248	; 0xf8
 800395c:	4393      	bics	r3, r2
 800395e:	0019      	movs	r1, r3
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	691b      	ldr	r3, [r3, #16]
 8003964:	00da      	lsls	r2, r3, #3
 8003966:	4b67      	ldr	r3, [pc, #412]	; (8003b04 <HAL_RCC_OscConfig+0x32c>)
 8003968:	430a      	orrs	r2, r1
 800396a:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800396c:	e041      	b.n	80039f2 <HAL_RCC_OscConfig+0x21a>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	68db      	ldr	r3, [r3, #12]
 8003972:	2b00      	cmp	r3, #0
 8003974:	d024      	beq.n	80039c0 <HAL_RCC_OscConfig+0x1e8>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003976:	4b63      	ldr	r3, [pc, #396]	; (8003b04 <HAL_RCC_OscConfig+0x32c>)
 8003978:	681a      	ldr	r2, [r3, #0]
 800397a:	4b62      	ldr	r3, [pc, #392]	; (8003b04 <HAL_RCC_OscConfig+0x32c>)
 800397c:	2101      	movs	r1, #1
 800397e:	430a      	orrs	r2, r1
 8003980:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003982:	f7ff fbfd 	bl	8003180 <HAL_GetTick>
 8003986:	0003      	movs	r3, r0
 8003988:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800398a:	e008      	b.n	800399e <HAL_RCC_OscConfig+0x1c6>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800398c:	f7ff fbf8 	bl	8003180 <HAL_GetTick>
 8003990:	0002      	movs	r2, r0
 8003992:	69bb      	ldr	r3, [r7, #24]
 8003994:	1ad3      	subs	r3, r2, r3
 8003996:	2b02      	cmp	r3, #2
 8003998:	d901      	bls.n	800399e <HAL_RCC_OscConfig+0x1c6>
          {
            return HAL_TIMEOUT;
 800399a:	2303      	movs	r3, #3
 800399c:	e227      	b.n	8003dee <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800399e:	4b59      	ldr	r3, [pc, #356]	; (8003b04 <HAL_RCC_OscConfig+0x32c>)
 80039a0:	681b      	ldr	r3, [r3, #0]
 80039a2:	2202      	movs	r2, #2
 80039a4:	4013      	ands	r3, r2
 80039a6:	d0f1      	beq.n	800398c <HAL_RCC_OscConfig+0x1b4>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80039a8:	4b56      	ldr	r3, [pc, #344]	; (8003b04 <HAL_RCC_OscConfig+0x32c>)
 80039aa:	681b      	ldr	r3, [r3, #0]
 80039ac:	22f8      	movs	r2, #248	; 0xf8
 80039ae:	4393      	bics	r3, r2
 80039b0:	0019      	movs	r1, r3
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	691b      	ldr	r3, [r3, #16]
 80039b6:	00da      	lsls	r2, r3, #3
 80039b8:	4b52      	ldr	r3, [pc, #328]	; (8003b04 <HAL_RCC_OscConfig+0x32c>)
 80039ba:	430a      	orrs	r2, r1
 80039bc:	601a      	str	r2, [r3, #0]
 80039be:	e018      	b.n	80039f2 <HAL_RCC_OscConfig+0x21a>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80039c0:	4b50      	ldr	r3, [pc, #320]	; (8003b04 <HAL_RCC_OscConfig+0x32c>)
 80039c2:	681a      	ldr	r2, [r3, #0]
 80039c4:	4b4f      	ldr	r3, [pc, #316]	; (8003b04 <HAL_RCC_OscConfig+0x32c>)
 80039c6:	2101      	movs	r1, #1
 80039c8:	438a      	bics	r2, r1
 80039ca:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80039cc:	f7ff fbd8 	bl	8003180 <HAL_GetTick>
 80039d0:	0003      	movs	r3, r0
 80039d2:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80039d4:	e008      	b.n	80039e8 <HAL_RCC_OscConfig+0x210>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80039d6:	f7ff fbd3 	bl	8003180 <HAL_GetTick>
 80039da:	0002      	movs	r2, r0
 80039dc:	69bb      	ldr	r3, [r7, #24]
 80039de:	1ad3      	subs	r3, r2, r3
 80039e0:	2b02      	cmp	r3, #2
 80039e2:	d901      	bls.n	80039e8 <HAL_RCC_OscConfig+0x210>
          {
            return HAL_TIMEOUT;
 80039e4:	2303      	movs	r3, #3
 80039e6:	e202      	b.n	8003dee <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80039e8:	4b46      	ldr	r3, [pc, #280]	; (8003b04 <HAL_RCC_OscConfig+0x32c>)
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	2202      	movs	r2, #2
 80039ee:	4013      	ands	r3, r2
 80039f0:	d1f1      	bne.n	80039d6 <HAL_RCC_OscConfig+0x1fe>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	681b      	ldr	r3, [r3, #0]
 80039f6:	2208      	movs	r2, #8
 80039f8:	4013      	ands	r3, r2
 80039fa:	d036      	beq.n	8003a6a <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	69db      	ldr	r3, [r3, #28]
 8003a00:	2b00      	cmp	r3, #0
 8003a02:	d019      	beq.n	8003a38 <HAL_RCC_OscConfig+0x260>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003a04:	4b3f      	ldr	r3, [pc, #252]	; (8003b04 <HAL_RCC_OscConfig+0x32c>)
 8003a06:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003a08:	4b3e      	ldr	r3, [pc, #248]	; (8003b04 <HAL_RCC_OscConfig+0x32c>)
 8003a0a:	2101      	movs	r1, #1
 8003a0c:	430a      	orrs	r2, r1
 8003a0e:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003a10:	f7ff fbb6 	bl	8003180 <HAL_GetTick>
 8003a14:	0003      	movs	r3, r0
 8003a16:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003a18:	e008      	b.n	8003a2c <HAL_RCC_OscConfig+0x254>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003a1a:	f7ff fbb1 	bl	8003180 <HAL_GetTick>
 8003a1e:	0002      	movs	r2, r0
 8003a20:	69bb      	ldr	r3, [r7, #24]
 8003a22:	1ad3      	subs	r3, r2, r3
 8003a24:	2b02      	cmp	r3, #2
 8003a26:	d901      	bls.n	8003a2c <HAL_RCC_OscConfig+0x254>
        {
          return HAL_TIMEOUT;
 8003a28:	2303      	movs	r3, #3
 8003a2a:	e1e0      	b.n	8003dee <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003a2c:	4b35      	ldr	r3, [pc, #212]	; (8003b04 <HAL_RCC_OscConfig+0x32c>)
 8003a2e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a30:	2202      	movs	r2, #2
 8003a32:	4013      	ands	r3, r2
 8003a34:	d0f1      	beq.n	8003a1a <HAL_RCC_OscConfig+0x242>
 8003a36:	e018      	b.n	8003a6a <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003a38:	4b32      	ldr	r3, [pc, #200]	; (8003b04 <HAL_RCC_OscConfig+0x32c>)
 8003a3a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003a3c:	4b31      	ldr	r3, [pc, #196]	; (8003b04 <HAL_RCC_OscConfig+0x32c>)
 8003a3e:	2101      	movs	r1, #1
 8003a40:	438a      	bics	r2, r1
 8003a42:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003a44:	f7ff fb9c 	bl	8003180 <HAL_GetTick>
 8003a48:	0003      	movs	r3, r0
 8003a4a:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003a4c:	e008      	b.n	8003a60 <HAL_RCC_OscConfig+0x288>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003a4e:	f7ff fb97 	bl	8003180 <HAL_GetTick>
 8003a52:	0002      	movs	r2, r0
 8003a54:	69bb      	ldr	r3, [r7, #24]
 8003a56:	1ad3      	subs	r3, r2, r3
 8003a58:	2b02      	cmp	r3, #2
 8003a5a:	d901      	bls.n	8003a60 <HAL_RCC_OscConfig+0x288>
        {
          return HAL_TIMEOUT;
 8003a5c:	2303      	movs	r3, #3
 8003a5e:	e1c6      	b.n	8003dee <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003a60:	4b28      	ldr	r3, [pc, #160]	; (8003b04 <HAL_RCC_OscConfig+0x32c>)
 8003a62:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a64:	2202      	movs	r2, #2
 8003a66:	4013      	ands	r3, r2
 8003a68:	d1f1      	bne.n	8003a4e <HAL_RCC_OscConfig+0x276>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	681b      	ldr	r3, [r3, #0]
 8003a6e:	2204      	movs	r2, #4
 8003a70:	4013      	ands	r3, r2
 8003a72:	d100      	bne.n	8003a76 <HAL_RCC_OscConfig+0x29e>
 8003a74:	e0b4      	b.n	8003be0 <HAL_RCC_OscConfig+0x408>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003a76:	201f      	movs	r0, #31
 8003a78:	183b      	adds	r3, r7, r0
 8003a7a:	2200      	movs	r2, #0
 8003a7c:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003a7e:	4b21      	ldr	r3, [pc, #132]	; (8003b04 <HAL_RCC_OscConfig+0x32c>)
 8003a80:	69da      	ldr	r2, [r3, #28]
 8003a82:	2380      	movs	r3, #128	; 0x80
 8003a84:	055b      	lsls	r3, r3, #21
 8003a86:	4013      	ands	r3, r2
 8003a88:	d110      	bne.n	8003aac <HAL_RCC_OscConfig+0x2d4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003a8a:	4b1e      	ldr	r3, [pc, #120]	; (8003b04 <HAL_RCC_OscConfig+0x32c>)
 8003a8c:	69da      	ldr	r2, [r3, #28]
 8003a8e:	4b1d      	ldr	r3, [pc, #116]	; (8003b04 <HAL_RCC_OscConfig+0x32c>)
 8003a90:	2180      	movs	r1, #128	; 0x80
 8003a92:	0549      	lsls	r1, r1, #21
 8003a94:	430a      	orrs	r2, r1
 8003a96:	61da      	str	r2, [r3, #28]
 8003a98:	4b1a      	ldr	r3, [pc, #104]	; (8003b04 <HAL_RCC_OscConfig+0x32c>)
 8003a9a:	69da      	ldr	r2, [r3, #28]
 8003a9c:	2380      	movs	r3, #128	; 0x80
 8003a9e:	055b      	lsls	r3, r3, #21
 8003aa0:	4013      	ands	r3, r2
 8003aa2:	60fb      	str	r3, [r7, #12]
 8003aa4:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8003aa6:	183b      	adds	r3, r7, r0
 8003aa8:	2201      	movs	r2, #1
 8003aaa:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003aac:	4b18      	ldr	r3, [pc, #96]	; (8003b10 <HAL_RCC_OscConfig+0x338>)
 8003aae:	681a      	ldr	r2, [r3, #0]
 8003ab0:	2380      	movs	r3, #128	; 0x80
 8003ab2:	005b      	lsls	r3, r3, #1
 8003ab4:	4013      	ands	r3, r2
 8003ab6:	d11a      	bne.n	8003aee <HAL_RCC_OscConfig+0x316>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003ab8:	4b15      	ldr	r3, [pc, #84]	; (8003b10 <HAL_RCC_OscConfig+0x338>)
 8003aba:	681a      	ldr	r2, [r3, #0]
 8003abc:	4b14      	ldr	r3, [pc, #80]	; (8003b10 <HAL_RCC_OscConfig+0x338>)
 8003abe:	2180      	movs	r1, #128	; 0x80
 8003ac0:	0049      	lsls	r1, r1, #1
 8003ac2:	430a      	orrs	r2, r1
 8003ac4:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003ac6:	f7ff fb5b 	bl	8003180 <HAL_GetTick>
 8003aca:	0003      	movs	r3, r0
 8003acc:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003ace:	e008      	b.n	8003ae2 <HAL_RCC_OscConfig+0x30a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003ad0:	f7ff fb56 	bl	8003180 <HAL_GetTick>
 8003ad4:	0002      	movs	r2, r0
 8003ad6:	69bb      	ldr	r3, [r7, #24]
 8003ad8:	1ad3      	subs	r3, r2, r3
 8003ada:	2b64      	cmp	r3, #100	; 0x64
 8003adc:	d901      	bls.n	8003ae2 <HAL_RCC_OscConfig+0x30a>
        {
          return HAL_TIMEOUT;
 8003ade:	2303      	movs	r3, #3
 8003ae0:	e185      	b.n	8003dee <HAL_RCC_OscConfig+0x616>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003ae2:	4b0b      	ldr	r3, [pc, #44]	; (8003b10 <HAL_RCC_OscConfig+0x338>)
 8003ae4:	681a      	ldr	r2, [r3, #0]
 8003ae6:	2380      	movs	r3, #128	; 0x80
 8003ae8:	005b      	lsls	r3, r3, #1
 8003aea:	4013      	ands	r3, r2
 8003aec:	d0f0      	beq.n	8003ad0 <HAL_RCC_OscConfig+0x2f8>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	689b      	ldr	r3, [r3, #8]
 8003af2:	2b01      	cmp	r3, #1
 8003af4:	d10e      	bne.n	8003b14 <HAL_RCC_OscConfig+0x33c>
 8003af6:	4b03      	ldr	r3, [pc, #12]	; (8003b04 <HAL_RCC_OscConfig+0x32c>)
 8003af8:	6a1a      	ldr	r2, [r3, #32]
 8003afa:	4b02      	ldr	r3, [pc, #8]	; (8003b04 <HAL_RCC_OscConfig+0x32c>)
 8003afc:	2101      	movs	r1, #1
 8003afe:	430a      	orrs	r2, r1
 8003b00:	621a      	str	r2, [r3, #32]
 8003b02:	e035      	b.n	8003b70 <HAL_RCC_OscConfig+0x398>
 8003b04:	40021000 	.word	0x40021000
 8003b08:	fffeffff 	.word	0xfffeffff
 8003b0c:	fffbffff 	.word	0xfffbffff
 8003b10:	40007000 	.word	0x40007000
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	689b      	ldr	r3, [r3, #8]
 8003b18:	2b00      	cmp	r3, #0
 8003b1a:	d10c      	bne.n	8003b36 <HAL_RCC_OscConfig+0x35e>
 8003b1c:	4bb6      	ldr	r3, [pc, #728]	; (8003df8 <HAL_RCC_OscConfig+0x620>)
 8003b1e:	6a1a      	ldr	r2, [r3, #32]
 8003b20:	4bb5      	ldr	r3, [pc, #724]	; (8003df8 <HAL_RCC_OscConfig+0x620>)
 8003b22:	2101      	movs	r1, #1
 8003b24:	438a      	bics	r2, r1
 8003b26:	621a      	str	r2, [r3, #32]
 8003b28:	4bb3      	ldr	r3, [pc, #716]	; (8003df8 <HAL_RCC_OscConfig+0x620>)
 8003b2a:	6a1a      	ldr	r2, [r3, #32]
 8003b2c:	4bb2      	ldr	r3, [pc, #712]	; (8003df8 <HAL_RCC_OscConfig+0x620>)
 8003b2e:	2104      	movs	r1, #4
 8003b30:	438a      	bics	r2, r1
 8003b32:	621a      	str	r2, [r3, #32]
 8003b34:	e01c      	b.n	8003b70 <HAL_RCC_OscConfig+0x398>
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	689b      	ldr	r3, [r3, #8]
 8003b3a:	2b05      	cmp	r3, #5
 8003b3c:	d10c      	bne.n	8003b58 <HAL_RCC_OscConfig+0x380>
 8003b3e:	4bae      	ldr	r3, [pc, #696]	; (8003df8 <HAL_RCC_OscConfig+0x620>)
 8003b40:	6a1a      	ldr	r2, [r3, #32]
 8003b42:	4bad      	ldr	r3, [pc, #692]	; (8003df8 <HAL_RCC_OscConfig+0x620>)
 8003b44:	2104      	movs	r1, #4
 8003b46:	430a      	orrs	r2, r1
 8003b48:	621a      	str	r2, [r3, #32]
 8003b4a:	4bab      	ldr	r3, [pc, #684]	; (8003df8 <HAL_RCC_OscConfig+0x620>)
 8003b4c:	6a1a      	ldr	r2, [r3, #32]
 8003b4e:	4baa      	ldr	r3, [pc, #680]	; (8003df8 <HAL_RCC_OscConfig+0x620>)
 8003b50:	2101      	movs	r1, #1
 8003b52:	430a      	orrs	r2, r1
 8003b54:	621a      	str	r2, [r3, #32]
 8003b56:	e00b      	b.n	8003b70 <HAL_RCC_OscConfig+0x398>
 8003b58:	4ba7      	ldr	r3, [pc, #668]	; (8003df8 <HAL_RCC_OscConfig+0x620>)
 8003b5a:	6a1a      	ldr	r2, [r3, #32]
 8003b5c:	4ba6      	ldr	r3, [pc, #664]	; (8003df8 <HAL_RCC_OscConfig+0x620>)
 8003b5e:	2101      	movs	r1, #1
 8003b60:	438a      	bics	r2, r1
 8003b62:	621a      	str	r2, [r3, #32]
 8003b64:	4ba4      	ldr	r3, [pc, #656]	; (8003df8 <HAL_RCC_OscConfig+0x620>)
 8003b66:	6a1a      	ldr	r2, [r3, #32]
 8003b68:	4ba3      	ldr	r3, [pc, #652]	; (8003df8 <HAL_RCC_OscConfig+0x620>)
 8003b6a:	2104      	movs	r1, #4
 8003b6c:	438a      	bics	r2, r1
 8003b6e:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	689b      	ldr	r3, [r3, #8]
 8003b74:	2b00      	cmp	r3, #0
 8003b76:	d014      	beq.n	8003ba2 <HAL_RCC_OscConfig+0x3ca>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003b78:	f7ff fb02 	bl	8003180 <HAL_GetTick>
 8003b7c:	0003      	movs	r3, r0
 8003b7e:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003b80:	e009      	b.n	8003b96 <HAL_RCC_OscConfig+0x3be>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003b82:	f7ff fafd 	bl	8003180 <HAL_GetTick>
 8003b86:	0002      	movs	r2, r0
 8003b88:	69bb      	ldr	r3, [r7, #24]
 8003b8a:	1ad3      	subs	r3, r2, r3
 8003b8c:	4a9b      	ldr	r2, [pc, #620]	; (8003dfc <HAL_RCC_OscConfig+0x624>)
 8003b8e:	4293      	cmp	r3, r2
 8003b90:	d901      	bls.n	8003b96 <HAL_RCC_OscConfig+0x3be>
        {
          return HAL_TIMEOUT;
 8003b92:	2303      	movs	r3, #3
 8003b94:	e12b      	b.n	8003dee <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003b96:	4b98      	ldr	r3, [pc, #608]	; (8003df8 <HAL_RCC_OscConfig+0x620>)
 8003b98:	6a1b      	ldr	r3, [r3, #32]
 8003b9a:	2202      	movs	r2, #2
 8003b9c:	4013      	ands	r3, r2
 8003b9e:	d0f0      	beq.n	8003b82 <HAL_RCC_OscConfig+0x3aa>
 8003ba0:	e013      	b.n	8003bca <HAL_RCC_OscConfig+0x3f2>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003ba2:	f7ff faed 	bl	8003180 <HAL_GetTick>
 8003ba6:	0003      	movs	r3, r0
 8003ba8:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003baa:	e009      	b.n	8003bc0 <HAL_RCC_OscConfig+0x3e8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003bac:	f7ff fae8 	bl	8003180 <HAL_GetTick>
 8003bb0:	0002      	movs	r2, r0
 8003bb2:	69bb      	ldr	r3, [r7, #24]
 8003bb4:	1ad3      	subs	r3, r2, r3
 8003bb6:	4a91      	ldr	r2, [pc, #580]	; (8003dfc <HAL_RCC_OscConfig+0x624>)
 8003bb8:	4293      	cmp	r3, r2
 8003bba:	d901      	bls.n	8003bc0 <HAL_RCC_OscConfig+0x3e8>
        {
          return HAL_TIMEOUT;
 8003bbc:	2303      	movs	r3, #3
 8003bbe:	e116      	b.n	8003dee <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003bc0:	4b8d      	ldr	r3, [pc, #564]	; (8003df8 <HAL_RCC_OscConfig+0x620>)
 8003bc2:	6a1b      	ldr	r3, [r3, #32]
 8003bc4:	2202      	movs	r2, #2
 8003bc6:	4013      	ands	r3, r2
 8003bc8:	d1f0      	bne.n	8003bac <HAL_RCC_OscConfig+0x3d4>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8003bca:	231f      	movs	r3, #31
 8003bcc:	18fb      	adds	r3, r7, r3
 8003bce:	781b      	ldrb	r3, [r3, #0]
 8003bd0:	2b01      	cmp	r3, #1
 8003bd2:	d105      	bne.n	8003be0 <HAL_RCC_OscConfig+0x408>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003bd4:	4b88      	ldr	r3, [pc, #544]	; (8003df8 <HAL_RCC_OscConfig+0x620>)
 8003bd6:	69da      	ldr	r2, [r3, #28]
 8003bd8:	4b87      	ldr	r3, [pc, #540]	; (8003df8 <HAL_RCC_OscConfig+0x620>)
 8003bda:	4989      	ldr	r1, [pc, #548]	; (8003e00 <HAL_RCC_OscConfig+0x628>)
 8003bdc:	400a      	ands	r2, r1
 8003bde:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	681b      	ldr	r3, [r3, #0]
 8003be4:	2210      	movs	r2, #16
 8003be6:	4013      	ands	r3, r2
 8003be8:	d063      	beq.n	8003cb2 <HAL_RCC_OscConfig+0x4da>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	695b      	ldr	r3, [r3, #20]
 8003bee:	2b01      	cmp	r3, #1
 8003bf0:	d12a      	bne.n	8003c48 <HAL_RCC_OscConfig+0x470>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8003bf2:	4b81      	ldr	r3, [pc, #516]	; (8003df8 <HAL_RCC_OscConfig+0x620>)
 8003bf4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003bf6:	4b80      	ldr	r3, [pc, #512]	; (8003df8 <HAL_RCC_OscConfig+0x620>)
 8003bf8:	2104      	movs	r1, #4
 8003bfa:	430a      	orrs	r2, r1
 8003bfc:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 8003bfe:	4b7e      	ldr	r3, [pc, #504]	; (8003df8 <HAL_RCC_OscConfig+0x620>)
 8003c00:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003c02:	4b7d      	ldr	r3, [pc, #500]	; (8003df8 <HAL_RCC_OscConfig+0x620>)
 8003c04:	2101      	movs	r1, #1
 8003c06:	430a      	orrs	r2, r1
 8003c08:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003c0a:	f7ff fab9 	bl	8003180 <HAL_GetTick>
 8003c0e:	0003      	movs	r3, r0
 8003c10:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8003c12:	e008      	b.n	8003c26 <HAL_RCC_OscConfig+0x44e>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8003c14:	f7ff fab4 	bl	8003180 <HAL_GetTick>
 8003c18:	0002      	movs	r2, r0
 8003c1a:	69bb      	ldr	r3, [r7, #24]
 8003c1c:	1ad3      	subs	r3, r2, r3
 8003c1e:	2b02      	cmp	r3, #2
 8003c20:	d901      	bls.n	8003c26 <HAL_RCC_OscConfig+0x44e>
        {
          return HAL_TIMEOUT;
 8003c22:	2303      	movs	r3, #3
 8003c24:	e0e3      	b.n	8003dee <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8003c26:	4b74      	ldr	r3, [pc, #464]	; (8003df8 <HAL_RCC_OscConfig+0x620>)
 8003c28:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003c2a:	2202      	movs	r2, #2
 8003c2c:	4013      	ands	r3, r2
 8003c2e:	d0f1      	beq.n	8003c14 <HAL_RCC_OscConfig+0x43c>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8003c30:	4b71      	ldr	r3, [pc, #452]	; (8003df8 <HAL_RCC_OscConfig+0x620>)
 8003c32:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003c34:	22f8      	movs	r2, #248	; 0xf8
 8003c36:	4393      	bics	r3, r2
 8003c38:	0019      	movs	r1, r3
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	699b      	ldr	r3, [r3, #24]
 8003c3e:	00da      	lsls	r2, r3, #3
 8003c40:	4b6d      	ldr	r3, [pc, #436]	; (8003df8 <HAL_RCC_OscConfig+0x620>)
 8003c42:	430a      	orrs	r2, r1
 8003c44:	635a      	str	r2, [r3, #52]	; 0x34
 8003c46:	e034      	b.n	8003cb2 <HAL_RCC_OscConfig+0x4da>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	695b      	ldr	r3, [r3, #20]
 8003c4c:	3305      	adds	r3, #5
 8003c4e:	d111      	bne.n	8003c74 <HAL_RCC_OscConfig+0x49c>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 8003c50:	4b69      	ldr	r3, [pc, #420]	; (8003df8 <HAL_RCC_OscConfig+0x620>)
 8003c52:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003c54:	4b68      	ldr	r3, [pc, #416]	; (8003df8 <HAL_RCC_OscConfig+0x620>)
 8003c56:	2104      	movs	r1, #4
 8003c58:	438a      	bics	r2, r1
 8003c5a:	635a      	str	r2, [r3, #52]	; 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8003c5c:	4b66      	ldr	r3, [pc, #408]	; (8003df8 <HAL_RCC_OscConfig+0x620>)
 8003c5e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003c60:	22f8      	movs	r2, #248	; 0xf8
 8003c62:	4393      	bics	r3, r2
 8003c64:	0019      	movs	r1, r3
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	699b      	ldr	r3, [r3, #24]
 8003c6a:	00da      	lsls	r2, r3, #3
 8003c6c:	4b62      	ldr	r3, [pc, #392]	; (8003df8 <HAL_RCC_OscConfig+0x620>)
 8003c6e:	430a      	orrs	r2, r1
 8003c70:	635a      	str	r2, [r3, #52]	; 0x34
 8003c72:	e01e      	b.n	8003cb2 <HAL_RCC_OscConfig+0x4da>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8003c74:	4b60      	ldr	r3, [pc, #384]	; (8003df8 <HAL_RCC_OscConfig+0x620>)
 8003c76:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003c78:	4b5f      	ldr	r3, [pc, #380]	; (8003df8 <HAL_RCC_OscConfig+0x620>)
 8003c7a:	2104      	movs	r1, #4
 8003c7c:	430a      	orrs	r2, r1
 8003c7e:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 8003c80:	4b5d      	ldr	r3, [pc, #372]	; (8003df8 <HAL_RCC_OscConfig+0x620>)
 8003c82:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003c84:	4b5c      	ldr	r3, [pc, #368]	; (8003df8 <HAL_RCC_OscConfig+0x620>)
 8003c86:	2101      	movs	r1, #1
 8003c88:	438a      	bics	r2, r1
 8003c8a:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003c8c:	f7ff fa78 	bl	8003180 <HAL_GetTick>
 8003c90:	0003      	movs	r3, r0
 8003c92:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8003c94:	e008      	b.n	8003ca8 <HAL_RCC_OscConfig+0x4d0>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8003c96:	f7ff fa73 	bl	8003180 <HAL_GetTick>
 8003c9a:	0002      	movs	r2, r0
 8003c9c:	69bb      	ldr	r3, [r7, #24]
 8003c9e:	1ad3      	subs	r3, r2, r3
 8003ca0:	2b02      	cmp	r3, #2
 8003ca2:	d901      	bls.n	8003ca8 <HAL_RCC_OscConfig+0x4d0>
        {
          return HAL_TIMEOUT;
 8003ca4:	2303      	movs	r3, #3
 8003ca6:	e0a2      	b.n	8003dee <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8003ca8:	4b53      	ldr	r3, [pc, #332]	; (8003df8 <HAL_RCC_OscConfig+0x620>)
 8003caa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003cac:	2202      	movs	r2, #2
 8003cae:	4013      	ands	r3, r2
 8003cb0:	d1f1      	bne.n	8003c96 <HAL_RCC_OscConfig+0x4be>
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	6a1b      	ldr	r3, [r3, #32]
 8003cb6:	2b00      	cmp	r3, #0
 8003cb8:	d100      	bne.n	8003cbc <HAL_RCC_OscConfig+0x4e4>
 8003cba:	e097      	b.n	8003dec <HAL_RCC_OscConfig+0x614>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003cbc:	4b4e      	ldr	r3, [pc, #312]	; (8003df8 <HAL_RCC_OscConfig+0x620>)
 8003cbe:	685b      	ldr	r3, [r3, #4]
 8003cc0:	220c      	movs	r2, #12
 8003cc2:	4013      	ands	r3, r2
 8003cc4:	2b08      	cmp	r3, #8
 8003cc6:	d100      	bne.n	8003cca <HAL_RCC_OscConfig+0x4f2>
 8003cc8:	e06b      	b.n	8003da2 <HAL_RCC_OscConfig+0x5ca>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	6a1b      	ldr	r3, [r3, #32]
 8003cce:	2b02      	cmp	r3, #2
 8003cd0:	d14c      	bne.n	8003d6c <HAL_RCC_OscConfig+0x594>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003cd2:	4b49      	ldr	r3, [pc, #292]	; (8003df8 <HAL_RCC_OscConfig+0x620>)
 8003cd4:	681a      	ldr	r2, [r3, #0]
 8003cd6:	4b48      	ldr	r3, [pc, #288]	; (8003df8 <HAL_RCC_OscConfig+0x620>)
 8003cd8:	494a      	ldr	r1, [pc, #296]	; (8003e04 <HAL_RCC_OscConfig+0x62c>)
 8003cda:	400a      	ands	r2, r1
 8003cdc:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003cde:	f7ff fa4f 	bl	8003180 <HAL_GetTick>
 8003ce2:	0003      	movs	r3, r0
 8003ce4:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003ce6:	e008      	b.n	8003cfa <HAL_RCC_OscConfig+0x522>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003ce8:	f7ff fa4a 	bl	8003180 <HAL_GetTick>
 8003cec:	0002      	movs	r2, r0
 8003cee:	69bb      	ldr	r3, [r7, #24]
 8003cf0:	1ad3      	subs	r3, r2, r3
 8003cf2:	2b02      	cmp	r3, #2
 8003cf4:	d901      	bls.n	8003cfa <HAL_RCC_OscConfig+0x522>
          {
            return HAL_TIMEOUT;
 8003cf6:	2303      	movs	r3, #3
 8003cf8:	e079      	b.n	8003dee <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003cfa:	4b3f      	ldr	r3, [pc, #252]	; (8003df8 <HAL_RCC_OscConfig+0x620>)
 8003cfc:	681a      	ldr	r2, [r3, #0]
 8003cfe:	2380      	movs	r3, #128	; 0x80
 8003d00:	049b      	lsls	r3, r3, #18
 8003d02:	4013      	ands	r3, r2
 8003d04:	d1f0      	bne.n	8003ce8 <HAL_RCC_OscConfig+0x510>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003d06:	4b3c      	ldr	r3, [pc, #240]	; (8003df8 <HAL_RCC_OscConfig+0x620>)
 8003d08:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003d0a:	220f      	movs	r2, #15
 8003d0c:	4393      	bics	r3, r2
 8003d0e:	0019      	movs	r1, r3
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003d14:	4b38      	ldr	r3, [pc, #224]	; (8003df8 <HAL_RCC_OscConfig+0x620>)
 8003d16:	430a      	orrs	r2, r1
 8003d18:	62da      	str	r2, [r3, #44]	; 0x2c
 8003d1a:	4b37      	ldr	r3, [pc, #220]	; (8003df8 <HAL_RCC_OscConfig+0x620>)
 8003d1c:	685b      	ldr	r3, [r3, #4]
 8003d1e:	4a3a      	ldr	r2, [pc, #232]	; (8003e08 <HAL_RCC_OscConfig+0x630>)
 8003d20:	4013      	ands	r3, r2
 8003d22:	0019      	movs	r1, r3
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d2c:	431a      	orrs	r2, r3
 8003d2e:	4b32      	ldr	r3, [pc, #200]	; (8003df8 <HAL_RCC_OscConfig+0x620>)
 8003d30:	430a      	orrs	r2, r1
 8003d32:	605a      	str	r2, [r3, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003d34:	4b30      	ldr	r3, [pc, #192]	; (8003df8 <HAL_RCC_OscConfig+0x620>)
 8003d36:	681a      	ldr	r2, [r3, #0]
 8003d38:	4b2f      	ldr	r3, [pc, #188]	; (8003df8 <HAL_RCC_OscConfig+0x620>)
 8003d3a:	2180      	movs	r1, #128	; 0x80
 8003d3c:	0449      	lsls	r1, r1, #17
 8003d3e:	430a      	orrs	r2, r1
 8003d40:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003d42:	f7ff fa1d 	bl	8003180 <HAL_GetTick>
 8003d46:	0003      	movs	r3, r0
 8003d48:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003d4a:	e008      	b.n	8003d5e <HAL_RCC_OscConfig+0x586>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003d4c:	f7ff fa18 	bl	8003180 <HAL_GetTick>
 8003d50:	0002      	movs	r2, r0
 8003d52:	69bb      	ldr	r3, [r7, #24]
 8003d54:	1ad3      	subs	r3, r2, r3
 8003d56:	2b02      	cmp	r3, #2
 8003d58:	d901      	bls.n	8003d5e <HAL_RCC_OscConfig+0x586>
          {
            return HAL_TIMEOUT;
 8003d5a:	2303      	movs	r3, #3
 8003d5c:	e047      	b.n	8003dee <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003d5e:	4b26      	ldr	r3, [pc, #152]	; (8003df8 <HAL_RCC_OscConfig+0x620>)
 8003d60:	681a      	ldr	r2, [r3, #0]
 8003d62:	2380      	movs	r3, #128	; 0x80
 8003d64:	049b      	lsls	r3, r3, #18
 8003d66:	4013      	ands	r3, r2
 8003d68:	d0f0      	beq.n	8003d4c <HAL_RCC_OscConfig+0x574>
 8003d6a:	e03f      	b.n	8003dec <HAL_RCC_OscConfig+0x614>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003d6c:	4b22      	ldr	r3, [pc, #136]	; (8003df8 <HAL_RCC_OscConfig+0x620>)
 8003d6e:	681a      	ldr	r2, [r3, #0]
 8003d70:	4b21      	ldr	r3, [pc, #132]	; (8003df8 <HAL_RCC_OscConfig+0x620>)
 8003d72:	4924      	ldr	r1, [pc, #144]	; (8003e04 <HAL_RCC_OscConfig+0x62c>)
 8003d74:	400a      	ands	r2, r1
 8003d76:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003d78:	f7ff fa02 	bl	8003180 <HAL_GetTick>
 8003d7c:	0003      	movs	r3, r0
 8003d7e:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003d80:	e008      	b.n	8003d94 <HAL_RCC_OscConfig+0x5bc>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003d82:	f7ff f9fd 	bl	8003180 <HAL_GetTick>
 8003d86:	0002      	movs	r2, r0
 8003d88:	69bb      	ldr	r3, [r7, #24]
 8003d8a:	1ad3      	subs	r3, r2, r3
 8003d8c:	2b02      	cmp	r3, #2
 8003d8e:	d901      	bls.n	8003d94 <HAL_RCC_OscConfig+0x5bc>
          {
            return HAL_TIMEOUT;
 8003d90:	2303      	movs	r3, #3
 8003d92:	e02c      	b.n	8003dee <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003d94:	4b18      	ldr	r3, [pc, #96]	; (8003df8 <HAL_RCC_OscConfig+0x620>)
 8003d96:	681a      	ldr	r2, [r3, #0]
 8003d98:	2380      	movs	r3, #128	; 0x80
 8003d9a:	049b      	lsls	r3, r3, #18
 8003d9c:	4013      	ands	r3, r2
 8003d9e:	d1f0      	bne.n	8003d82 <HAL_RCC_OscConfig+0x5aa>
 8003da0:	e024      	b.n	8003dec <HAL_RCC_OscConfig+0x614>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	6a1b      	ldr	r3, [r3, #32]
 8003da6:	2b01      	cmp	r3, #1
 8003da8:	d101      	bne.n	8003dae <HAL_RCC_OscConfig+0x5d6>
      {
        return HAL_ERROR;
 8003daa:	2301      	movs	r3, #1
 8003dac:	e01f      	b.n	8003dee <HAL_RCC_OscConfig+0x616>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config  = RCC->CFGR;
 8003dae:	4b12      	ldr	r3, [pc, #72]	; (8003df8 <HAL_RCC_OscConfig+0x620>)
 8003db0:	685b      	ldr	r3, [r3, #4]
 8003db2:	617b      	str	r3, [r7, #20]
        pll_config2 = RCC->CFGR2;
 8003db4:	4b10      	ldr	r3, [pc, #64]	; (8003df8 <HAL_RCC_OscConfig+0x620>)
 8003db6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003db8:	613b      	str	r3, [r7, #16]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003dba:	697a      	ldr	r2, [r7, #20]
 8003dbc:	2380      	movs	r3, #128	; 0x80
 8003dbe:	025b      	lsls	r3, r3, #9
 8003dc0:	401a      	ands	r2, r3
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003dc6:	429a      	cmp	r2, r3
 8003dc8:	d10e      	bne.n	8003de8 <HAL_RCC_OscConfig+0x610>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8003dca:	693b      	ldr	r3, [r7, #16]
 8003dcc:	220f      	movs	r2, #15
 8003dce:	401a      	ands	r2, r3
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003dd4:	429a      	cmp	r2, r3
 8003dd6:	d107      	bne.n	8003de8 <HAL_RCC_OscConfig+0x610>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 8003dd8:	697a      	ldr	r2, [r7, #20]
 8003dda:	23f0      	movs	r3, #240	; 0xf0
 8003ddc:	039b      	lsls	r3, r3, #14
 8003dde:	401a      	ands	r2, r3
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8003de4:	429a      	cmp	r2, r3
 8003de6:	d001      	beq.n	8003dec <HAL_RCC_OscConfig+0x614>
        {
          return HAL_ERROR;
 8003de8:	2301      	movs	r3, #1
 8003dea:	e000      	b.n	8003dee <HAL_RCC_OscConfig+0x616>
        }
      }
    }
  }

  return HAL_OK;
 8003dec:	2300      	movs	r3, #0
}
 8003dee:	0018      	movs	r0, r3
 8003df0:	46bd      	mov	sp, r7
 8003df2:	b008      	add	sp, #32
 8003df4:	bd80      	pop	{r7, pc}
 8003df6:	46c0      	nop			; (mov r8, r8)
 8003df8:	40021000 	.word	0x40021000
 8003dfc:	00001388 	.word	0x00001388
 8003e00:	efffffff 	.word	0xefffffff
 8003e04:	feffffff 	.word	0xfeffffff
 8003e08:	ffc2ffff 	.word	0xffc2ffff

08003e0c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003e0c:	b580      	push	{r7, lr}
 8003e0e:	b084      	sub	sp, #16
 8003e10:	af00      	add	r7, sp, #0
 8003e12:	6078      	str	r0, [r7, #4]
 8003e14:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	2b00      	cmp	r3, #0
 8003e1a:	d101      	bne.n	8003e20 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003e1c:	2301      	movs	r3, #1
 8003e1e:	e0b3      	b.n	8003f88 <HAL_RCC_ClockConfig+0x17c>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003e20:	4b5b      	ldr	r3, [pc, #364]	; (8003f90 <HAL_RCC_ClockConfig+0x184>)
 8003e22:	681b      	ldr	r3, [r3, #0]
 8003e24:	2201      	movs	r2, #1
 8003e26:	4013      	ands	r3, r2
 8003e28:	683a      	ldr	r2, [r7, #0]
 8003e2a:	429a      	cmp	r2, r3
 8003e2c:	d911      	bls.n	8003e52 <HAL_RCC_ClockConfig+0x46>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003e2e:	4b58      	ldr	r3, [pc, #352]	; (8003f90 <HAL_RCC_ClockConfig+0x184>)
 8003e30:	681b      	ldr	r3, [r3, #0]
 8003e32:	2201      	movs	r2, #1
 8003e34:	4393      	bics	r3, r2
 8003e36:	0019      	movs	r1, r3
 8003e38:	4b55      	ldr	r3, [pc, #340]	; (8003f90 <HAL_RCC_ClockConfig+0x184>)
 8003e3a:	683a      	ldr	r2, [r7, #0]
 8003e3c:	430a      	orrs	r2, r1
 8003e3e:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003e40:	4b53      	ldr	r3, [pc, #332]	; (8003f90 <HAL_RCC_ClockConfig+0x184>)
 8003e42:	681b      	ldr	r3, [r3, #0]
 8003e44:	2201      	movs	r2, #1
 8003e46:	4013      	ands	r3, r2
 8003e48:	683a      	ldr	r2, [r7, #0]
 8003e4a:	429a      	cmp	r2, r3
 8003e4c:	d001      	beq.n	8003e52 <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 8003e4e:	2301      	movs	r3, #1
 8003e50:	e09a      	b.n	8003f88 <HAL_RCC_ClockConfig+0x17c>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	681b      	ldr	r3, [r3, #0]
 8003e56:	2202      	movs	r2, #2
 8003e58:	4013      	ands	r3, r2
 8003e5a:	d015      	beq.n	8003e88 <HAL_RCC_ClockConfig+0x7c>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	681b      	ldr	r3, [r3, #0]
 8003e60:	2204      	movs	r2, #4
 8003e62:	4013      	ands	r3, r2
 8003e64:	d006      	beq.n	8003e74 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8003e66:	4b4b      	ldr	r3, [pc, #300]	; (8003f94 <HAL_RCC_ClockConfig+0x188>)
 8003e68:	685a      	ldr	r2, [r3, #4]
 8003e6a:	4b4a      	ldr	r3, [pc, #296]	; (8003f94 <HAL_RCC_ClockConfig+0x188>)
 8003e6c:	21e0      	movs	r1, #224	; 0xe0
 8003e6e:	00c9      	lsls	r1, r1, #3
 8003e70:	430a      	orrs	r2, r1
 8003e72:	605a      	str	r2, [r3, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003e74:	4b47      	ldr	r3, [pc, #284]	; (8003f94 <HAL_RCC_ClockConfig+0x188>)
 8003e76:	685b      	ldr	r3, [r3, #4]
 8003e78:	22f0      	movs	r2, #240	; 0xf0
 8003e7a:	4393      	bics	r3, r2
 8003e7c:	0019      	movs	r1, r3
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	689a      	ldr	r2, [r3, #8]
 8003e82:	4b44      	ldr	r3, [pc, #272]	; (8003f94 <HAL_RCC_ClockConfig+0x188>)
 8003e84:	430a      	orrs	r2, r1
 8003e86:	605a      	str	r2, [r3, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	681b      	ldr	r3, [r3, #0]
 8003e8c:	2201      	movs	r2, #1
 8003e8e:	4013      	ands	r3, r2
 8003e90:	d040      	beq.n	8003f14 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	685b      	ldr	r3, [r3, #4]
 8003e96:	2b01      	cmp	r3, #1
 8003e98:	d107      	bne.n	8003eaa <HAL_RCC_ClockConfig+0x9e>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003e9a:	4b3e      	ldr	r3, [pc, #248]	; (8003f94 <HAL_RCC_ClockConfig+0x188>)
 8003e9c:	681a      	ldr	r2, [r3, #0]
 8003e9e:	2380      	movs	r3, #128	; 0x80
 8003ea0:	029b      	lsls	r3, r3, #10
 8003ea2:	4013      	ands	r3, r2
 8003ea4:	d114      	bne.n	8003ed0 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 8003ea6:	2301      	movs	r3, #1
 8003ea8:	e06e      	b.n	8003f88 <HAL_RCC_ClockConfig+0x17c>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	685b      	ldr	r3, [r3, #4]
 8003eae:	2b02      	cmp	r3, #2
 8003eb0:	d107      	bne.n	8003ec2 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003eb2:	4b38      	ldr	r3, [pc, #224]	; (8003f94 <HAL_RCC_ClockConfig+0x188>)
 8003eb4:	681a      	ldr	r2, [r3, #0]
 8003eb6:	2380      	movs	r3, #128	; 0x80
 8003eb8:	049b      	lsls	r3, r3, #18
 8003eba:	4013      	ands	r3, r2
 8003ebc:	d108      	bne.n	8003ed0 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 8003ebe:	2301      	movs	r3, #1
 8003ec0:	e062      	b.n	8003f88 <HAL_RCC_ClockConfig+0x17c>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003ec2:	4b34      	ldr	r3, [pc, #208]	; (8003f94 <HAL_RCC_ClockConfig+0x188>)
 8003ec4:	681b      	ldr	r3, [r3, #0]
 8003ec6:	2202      	movs	r2, #2
 8003ec8:	4013      	ands	r3, r2
 8003eca:	d101      	bne.n	8003ed0 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 8003ecc:	2301      	movs	r3, #1
 8003ece:	e05b      	b.n	8003f88 <HAL_RCC_ClockConfig+0x17c>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003ed0:	4b30      	ldr	r3, [pc, #192]	; (8003f94 <HAL_RCC_ClockConfig+0x188>)
 8003ed2:	685b      	ldr	r3, [r3, #4]
 8003ed4:	2203      	movs	r2, #3
 8003ed6:	4393      	bics	r3, r2
 8003ed8:	0019      	movs	r1, r3
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	685a      	ldr	r2, [r3, #4]
 8003ede:	4b2d      	ldr	r3, [pc, #180]	; (8003f94 <HAL_RCC_ClockConfig+0x188>)
 8003ee0:	430a      	orrs	r2, r1
 8003ee2:	605a      	str	r2, [r3, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003ee4:	f7ff f94c 	bl	8003180 <HAL_GetTick>
 8003ee8:	0003      	movs	r3, r0
 8003eea:	60fb      	str	r3, [r7, #12]
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003eec:	e009      	b.n	8003f02 <HAL_RCC_ClockConfig+0xf6>
    {
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003eee:	f7ff f947 	bl	8003180 <HAL_GetTick>
 8003ef2:	0002      	movs	r2, r0
 8003ef4:	68fb      	ldr	r3, [r7, #12]
 8003ef6:	1ad3      	subs	r3, r2, r3
 8003ef8:	4a27      	ldr	r2, [pc, #156]	; (8003f98 <HAL_RCC_ClockConfig+0x18c>)
 8003efa:	4293      	cmp	r3, r2
 8003efc:	d901      	bls.n	8003f02 <HAL_RCC_ClockConfig+0xf6>
      {
        return HAL_TIMEOUT;
 8003efe:	2303      	movs	r3, #3
 8003f00:	e042      	b.n	8003f88 <HAL_RCC_ClockConfig+0x17c>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003f02:	4b24      	ldr	r3, [pc, #144]	; (8003f94 <HAL_RCC_ClockConfig+0x188>)
 8003f04:	685b      	ldr	r3, [r3, #4]
 8003f06:	220c      	movs	r2, #12
 8003f08:	401a      	ands	r2, r3
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	685b      	ldr	r3, [r3, #4]
 8003f0e:	009b      	lsls	r3, r3, #2
 8003f10:	429a      	cmp	r2, r3
 8003f12:	d1ec      	bne.n	8003eee <HAL_RCC_ClockConfig+0xe2>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003f14:	4b1e      	ldr	r3, [pc, #120]	; (8003f90 <HAL_RCC_ClockConfig+0x184>)
 8003f16:	681b      	ldr	r3, [r3, #0]
 8003f18:	2201      	movs	r2, #1
 8003f1a:	4013      	ands	r3, r2
 8003f1c:	683a      	ldr	r2, [r7, #0]
 8003f1e:	429a      	cmp	r2, r3
 8003f20:	d211      	bcs.n	8003f46 <HAL_RCC_ClockConfig+0x13a>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003f22:	4b1b      	ldr	r3, [pc, #108]	; (8003f90 <HAL_RCC_ClockConfig+0x184>)
 8003f24:	681b      	ldr	r3, [r3, #0]
 8003f26:	2201      	movs	r2, #1
 8003f28:	4393      	bics	r3, r2
 8003f2a:	0019      	movs	r1, r3
 8003f2c:	4b18      	ldr	r3, [pc, #96]	; (8003f90 <HAL_RCC_ClockConfig+0x184>)
 8003f2e:	683a      	ldr	r2, [r7, #0]
 8003f30:	430a      	orrs	r2, r1
 8003f32:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003f34:	4b16      	ldr	r3, [pc, #88]	; (8003f90 <HAL_RCC_ClockConfig+0x184>)
 8003f36:	681b      	ldr	r3, [r3, #0]
 8003f38:	2201      	movs	r2, #1
 8003f3a:	4013      	ands	r3, r2
 8003f3c:	683a      	ldr	r2, [r7, #0]
 8003f3e:	429a      	cmp	r2, r3
 8003f40:	d001      	beq.n	8003f46 <HAL_RCC_ClockConfig+0x13a>
    {
      return HAL_ERROR;
 8003f42:	2301      	movs	r3, #1
 8003f44:	e020      	b.n	8003f88 <HAL_RCC_ClockConfig+0x17c>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	681b      	ldr	r3, [r3, #0]
 8003f4a:	2204      	movs	r2, #4
 8003f4c:	4013      	ands	r3, r2
 8003f4e:	d009      	beq.n	8003f64 <HAL_RCC_ClockConfig+0x158>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8003f50:	4b10      	ldr	r3, [pc, #64]	; (8003f94 <HAL_RCC_ClockConfig+0x188>)
 8003f52:	685b      	ldr	r3, [r3, #4]
 8003f54:	4a11      	ldr	r2, [pc, #68]	; (8003f9c <HAL_RCC_ClockConfig+0x190>)
 8003f56:	4013      	ands	r3, r2
 8003f58:	0019      	movs	r1, r3
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	68da      	ldr	r2, [r3, #12]
 8003f5e:	4b0d      	ldr	r3, [pc, #52]	; (8003f94 <HAL_RCC_ClockConfig+0x188>)
 8003f60:	430a      	orrs	r2, r1
 8003f62:	605a      	str	r2, [r3, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8003f64:	f000 f820 	bl	8003fa8 <HAL_RCC_GetSysClockFreq>
 8003f68:	0001      	movs	r1, r0
 8003f6a:	4b0a      	ldr	r3, [pc, #40]	; (8003f94 <HAL_RCC_ClockConfig+0x188>)
 8003f6c:	685b      	ldr	r3, [r3, #4]
 8003f6e:	091b      	lsrs	r3, r3, #4
 8003f70:	220f      	movs	r2, #15
 8003f72:	4013      	ands	r3, r2
 8003f74:	4a0a      	ldr	r2, [pc, #40]	; (8003fa0 <HAL_RCC_ClockConfig+0x194>)
 8003f76:	5cd3      	ldrb	r3, [r2, r3]
 8003f78:	000a      	movs	r2, r1
 8003f7a:	40da      	lsrs	r2, r3
 8003f7c:	4b09      	ldr	r3, [pc, #36]	; (8003fa4 <HAL_RCC_ClockConfig+0x198>)
 8003f7e:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8003f80:	2000      	movs	r0, #0
 8003f82:	f7ff f8b7 	bl	80030f4 <HAL_InitTick>
  
  return HAL_OK;
 8003f86:	2300      	movs	r3, #0
}
 8003f88:	0018      	movs	r0, r3
 8003f8a:	46bd      	mov	sp, r7
 8003f8c:	b004      	add	sp, #16
 8003f8e:	bd80      	pop	{r7, pc}
 8003f90:	40022000 	.word	0x40022000
 8003f94:	40021000 	.word	0x40021000
 8003f98:	00001388 	.word	0x00001388
 8003f9c:	fffff8ff 	.word	0xfffff8ff
 8003fa0:	080074ec 	.word	0x080074ec
 8003fa4:	20000004 	.word	0x20000004

08003fa8 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003fa8:	b580      	push	{r7, lr}
 8003faa:	b086      	sub	sp, #24
 8003fac:	af00      	add	r7, sp, #0
  static const uint8_t aPLLMULFactorTable[16U] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
                                                   10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  static const uint8_t aPredivFactorTable[16U] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
                                                   9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8003fae:	2300      	movs	r3, #0
 8003fb0:	60fb      	str	r3, [r7, #12]
 8003fb2:	2300      	movs	r3, #0
 8003fb4:	60bb      	str	r3, [r7, #8]
 8003fb6:	2300      	movs	r3, #0
 8003fb8:	617b      	str	r3, [r7, #20]
 8003fba:	2300      	movs	r3, #0
 8003fbc:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8003fbe:	2300      	movs	r3, #0
 8003fc0:	613b      	str	r3, [r7, #16]
  
  tmpreg = RCC->CFGR;
 8003fc2:	4b20      	ldr	r3, [pc, #128]	; (8004044 <HAL_RCC_GetSysClockFreq+0x9c>)
 8003fc4:	685b      	ldr	r3, [r3, #4]
 8003fc6:	60fb      	str	r3, [r7, #12]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003fc8:	68fb      	ldr	r3, [r7, #12]
 8003fca:	220c      	movs	r2, #12
 8003fcc:	4013      	ands	r3, r2
 8003fce:	2b04      	cmp	r3, #4
 8003fd0:	d002      	beq.n	8003fd8 <HAL_RCC_GetSysClockFreq+0x30>
 8003fd2:	2b08      	cmp	r3, #8
 8003fd4:	d003      	beq.n	8003fde <HAL_RCC_GetSysClockFreq+0x36>
 8003fd6:	e02c      	b.n	8004032 <HAL_RCC_GetSysClockFreq+0x8a>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003fd8:	4b1b      	ldr	r3, [pc, #108]	; (8004048 <HAL_RCC_GetSysClockFreq+0xa0>)
 8003fda:	613b      	str	r3, [r7, #16]
      break;
 8003fdc:	e02c      	b.n	8004038 <HAL_RCC_GetSysClockFreq+0x90>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 8003fde:	68fb      	ldr	r3, [r7, #12]
 8003fe0:	0c9b      	lsrs	r3, r3, #18
 8003fe2:	220f      	movs	r2, #15
 8003fe4:	4013      	ands	r3, r2
 8003fe6:	4a19      	ldr	r2, [pc, #100]	; (800404c <HAL_RCC_GetSysClockFreq+0xa4>)
 8003fe8:	5cd3      	ldrb	r3, [r2, r3]
 8003fea:	607b      	str	r3, [r7, #4]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 8003fec:	4b15      	ldr	r3, [pc, #84]	; (8004044 <HAL_RCC_GetSysClockFreq+0x9c>)
 8003fee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003ff0:	220f      	movs	r2, #15
 8003ff2:	4013      	ands	r3, r2
 8003ff4:	4a16      	ldr	r2, [pc, #88]	; (8004050 <HAL_RCC_GetSysClockFreq+0xa8>)
 8003ff6:	5cd3      	ldrb	r3, [r2, r3]
 8003ff8:	60bb      	str	r3, [r7, #8]
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8003ffa:	68fa      	ldr	r2, [r7, #12]
 8003ffc:	2380      	movs	r3, #128	; 0x80
 8003ffe:	025b      	lsls	r3, r3, #9
 8004000:	4013      	ands	r3, r2
 8004002:	d009      	beq.n	8004018 <HAL_RCC_GetSysClockFreq+0x70>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8004004:	68b9      	ldr	r1, [r7, #8]
 8004006:	4810      	ldr	r0, [pc, #64]	; (8004048 <HAL_RCC_GetSysClockFreq+0xa0>)
 8004008:	f7fc f890 	bl	800012c <__udivsi3>
 800400c:	0003      	movs	r3, r0
 800400e:	001a      	movs	r2, r3
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	4353      	muls	r3, r2
 8004014:	617b      	str	r3, [r7, #20]
 8004016:	e009      	b.n	800402c <HAL_RCC_GetSysClockFreq+0x84>
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8004018:	6879      	ldr	r1, [r7, #4]
 800401a:	000a      	movs	r2, r1
 800401c:	0152      	lsls	r2, r2, #5
 800401e:	1a52      	subs	r2, r2, r1
 8004020:	0193      	lsls	r3, r2, #6
 8004022:	1a9b      	subs	r3, r3, r2
 8004024:	00db      	lsls	r3, r3, #3
 8004026:	185b      	adds	r3, r3, r1
 8004028:	021b      	lsls	r3, r3, #8
 800402a:	617b      	str	r3, [r7, #20]
#endif
      }
      sysclockfreq = pllclk;
 800402c:	697b      	ldr	r3, [r7, #20]
 800402e:	613b      	str	r3, [r7, #16]
      break;
 8004030:	e002      	b.n	8004038 <HAL_RCC_GetSysClockFreq+0x90>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8004032:	4b05      	ldr	r3, [pc, #20]	; (8004048 <HAL_RCC_GetSysClockFreq+0xa0>)
 8004034:	613b      	str	r3, [r7, #16]
      break;
 8004036:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 8004038:	693b      	ldr	r3, [r7, #16]
}
 800403a:	0018      	movs	r0, r3
 800403c:	46bd      	mov	sp, r7
 800403e:	b006      	add	sp, #24
 8004040:	bd80      	pop	{r7, pc}
 8004042:	46c0      	nop			; (mov r8, r8)
 8004044:	40021000 	.word	0x40021000
 8004048:	007a1200 	.word	0x007a1200
 800404c:	08007504 	.word	0x08007504
 8004050:	08007514 	.word	0x08007514

08004054 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004054:	b580      	push	{r7, lr}
 8004056:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004058:	4b02      	ldr	r3, [pc, #8]	; (8004064 <HAL_RCC_GetHCLKFreq+0x10>)
 800405a:	681b      	ldr	r3, [r3, #0]
}
 800405c:	0018      	movs	r0, r3
 800405e:	46bd      	mov	sp, r7
 8004060:	bd80      	pop	{r7, pc}
 8004062:	46c0      	nop			; (mov r8, r8)
 8004064:	20000004 	.word	0x20000004

08004068 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004068:	b580      	push	{r7, lr}
 800406a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_BITNUMBER]);
 800406c:	f7ff fff2 	bl	8004054 <HAL_RCC_GetHCLKFreq>
 8004070:	0001      	movs	r1, r0
 8004072:	4b06      	ldr	r3, [pc, #24]	; (800408c <HAL_RCC_GetPCLK1Freq+0x24>)
 8004074:	685b      	ldr	r3, [r3, #4]
 8004076:	0a1b      	lsrs	r3, r3, #8
 8004078:	2207      	movs	r2, #7
 800407a:	4013      	ands	r3, r2
 800407c:	4a04      	ldr	r2, [pc, #16]	; (8004090 <HAL_RCC_GetPCLK1Freq+0x28>)
 800407e:	5cd3      	ldrb	r3, [r2, r3]
 8004080:	40d9      	lsrs	r1, r3
 8004082:	000b      	movs	r3, r1
}    
 8004084:	0018      	movs	r0, r3
 8004086:	46bd      	mov	sp, r7
 8004088:	bd80      	pop	{r7, pc}
 800408a:	46c0      	nop			; (mov r8, r8)
 800408c:	40021000 	.word	0x40021000
 8004090:	080074fc 	.word	0x080074fc

08004094 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004094:	b580      	push	{r7, lr}
 8004096:	b086      	sub	sp, #24
 8004098:	af00      	add	r7, sp, #0
 800409a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800409c:	2300      	movs	r3, #0
 800409e:	613b      	str	r3, [r7, #16]
  uint32_t temp_reg = 0U;
 80040a0:	2300      	movs	r3, #0
 80040a2:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	681a      	ldr	r2, [r3, #0]
 80040a8:	2380      	movs	r3, #128	; 0x80
 80040aa:	025b      	lsls	r3, r3, #9
 80040ac:	4013      	ands	r3, r2
 80040ae:	d100      	bne.n	80040b2 <HAL_RCCEx_PeriphCLKConfig+0x1e>
 80040b0:	e08e      	b.n	80041d0 <HAL_RCCEx_PeriphCLKConfig+0x13c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
    
    FlagStatus       pwrclkchanged = RESET;
 80040b2:	2017      	movs	r0, #23
 80040b4:	183b      	adds	r3, r7, r0
 80040b6:	2200      	movs	r2, #0
 80040b8:	701a      	strb	r2, [r3, #0]

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80040ba:	4b5f      	ldr	r3, [pc, #380]	; (8004238 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 80040bc:	69da      	ldr	r2, [r3, #28]
 80040be:	2380      	movs	r3, #128	; 0x80
 80040c0:	055b      	lsls	r3, r3, #21
 80040c2:	4013      	ands	r3, r2
 80040c4:	d110      	bne.n	80040e8 <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
 80040c6:	4b5c      	ldr	r3, [pc, #368]	; (8004238 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 80040c8:	69da      	ldr	r2, [r3, #28]
 80040ca:	4b5b      	ldr	r3, [pc, #364]	; (8004238 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 80040cc:	2180      	movs	r1, #128	; 0x80
 80040ce:	0549      	lsls	r1, r1, #21
 80040d0:	430a      	orrs	r2, r1
 80040d2:	61da      	str	r2, [r3, #28]
 80040d4:	4b58      	ldr	r3, [pc, #352]	; (8004238 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 80040d6:	69da      	ldr	r2, [r3, #28]
 80040d8:	2380      	movs	r3, #128	; 0x80
 80040da:	055b      	lsls	r3, r3, #21
 80040dc:	4013      	ands	r3, r2
 80040de:	60bb      	str	r3, [r7, #8]
 80040e0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80040e2:	183b      	adds	r3, r7, r0
 80040e4:	2201      	movs	r2, #1
 80040e6:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80040e8:	4b54      	ldr	r3, [pc, #336]	; (800423c <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 80040ea:	681a      	ldr	r2, [r3, #0]
 80040ec:	2380      	movs	r3, #128	; 0x80
 80040ee:	005b      	lsls	r3, r3, #1
 80040f0:	4013      	ands	r3, r2
 80040f2:	d11a      	bne.n	800412a <HAL_RCCEx_PeriphCLKConfig+0x96>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80040f4:	4b51      	ldr	r3, [pc, #324]	; (800423c <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 80040f6:	681a      	ldr	r2, [r3, #0]
 80040f8:	4b50      	ldr	r3, [pc, #320]	; (800423c <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 80040fa:	2180      	movs	r1, #128	; 0x80
 80040fc:	0049      	lsls	r1, r1, #1
 80040fe:	430a      	orrs	r2, r1
 8004100:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004102:	f7ff f83d 	bl	8003180 <HAL_GetTick>
 8004106:	0003      	movs	r3, r0
 8004108:	613b      	str	r3, [r7, #16]
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800410a:	e008      	b.n	800411e <HAL_RCCEx_PeriphCLKConfig+0x8a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800410c:	f7ff f838 	bl	8003180 <HAL_GetTick>
 8004110:	0002      	movs	r2, r0
 8004112:	693b      	ldr	r3, [r7, #16]
 8004114:	1ad3      	subs	r3, r2, r3
 8004116:	2b64      	cmp	r3, #100	; 0x64
 8004118:	d901      	bls.n	800411e <HAL_RCCEx_PeriphCLKConfig+0x8a>
        {
          return HAL_TIMEOUT;
 800411a:	2303      	movs	r3, #3
 800411c:	e087      	b.n	800422e <HAL_RCCEx_PeriphCLKConfig+0x19a>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800411e:	4b47      	ldr	r3, [pc, #284]	; (800423c <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 8004120:	681a      	ldr	r2, [r3, #0]
 8004122:	2380      	movs	r3, #128	; 0x80
 8004124:	005b      	lsls	r3, r3, #1
 8004126:	4013      	ands	r3, r2
 8004128:	d0f0      	beq.n	800410c <HAL_RCCEx_PeriphCLKConfig+0x78>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800412a:	4b43      	ldr	r3, [pc, #268]	; (8004238 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 800412c:	6a1a      	ldr	r2, [r3, #32]
 800412e:	23c0      	movs	r3, #192	; 0xc0
 8004130:	009b      	lsls	r3, r3, #2
 8004132:	4013      	ands	r3, r2
 8004134:	60fb      	str	r3, [r7, #12]
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8004136:	68fb      	ldr	r3, [r7, #12]
 8004138:	2b00      	cmp	r3, #0
 800413a:	d034      	beq.n	80041a6 <HAL_RCCEx_PeriphCLKConfig+0x112>
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	685a      	ldr	r2, [r3, #4]
 8004140:	23c0      	movs	r3, #192	; 0xc0
 8004142:	009b      	lsls	r3, r3, #2
 8004144:	4013      	ands	r3, r2
 8004146:	68fa      	ldr	r2, [r7, #12]
 8004148:	429a      	cmp	r2, r3
 800414a:	d02c      	beq.n	80041a6 <HAL_RCCEx_PeriphCLKConfig+0x112>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800414c:	4b3a      	ldr	r3, [pc, #232]	; (8004238 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 800414e:	6a1b      	ldr	r3, [r3, #32]
 8004150:	4a3b      	ldr	r2, [pc, #236]	; (8004240 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004152:	4013      	ands	r3, r2
 8004154:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8004156:	4b38      	ldr	r3, [pc, #224]	; (8004238 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8004158:	6a1a      	ldr	r2, [r3, #32]
 800415a:	4b37      	ldr	r3, [pc, #220]	; (8004238 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 800415c:	2180      	movs	r1, #128	; 0x80
 800415e:	0249      	lsls	r1, r1, #9
 8004160:	430a      	orrs	r2, r1
 8004162:	621a      	str	r2, [r3, #32]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004164:	4b34      	ldr	r3, [pc, #208]	; (8004238 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8004166:	6a1a      	ldr	r2, [r3, #32]
 8004168:	4b33      	ldr	r3, [pc, #204]	; (8004238 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 800416a:	4936      	ldr	r1, [pc, #216]	; (8004244 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 800416c:	400a      	ands	r2, r1
 800416e:	621a      	str	r2, [r3, #32]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8004170:	4b31      	ldr	r3, [pc, #196]	; (8004238 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8004172:	68fa      	ldr	r2, [r7, #12]
 8004174:	621a      	str	r2, [r3, #32]
      
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8004176:	68fb      	ldr	r3, [r7, #12]
 8004178:	2201      	movs	r2, #1
 800417a:	4013      	ands	r3, r2
 800417c:	d013      	beq.n	80041a6 <HAL_RCCEx_PeriphCLKConfig+0x112>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800417e:	f7fe ffff 	bl	8003180 <HAL_GetTick>
 8004182:	0003      	movs	r3, r0
 8004184:	613b      	str	r3, [r7, #16]
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004186:	e009      	b.n	800419c <HAL_RCCEx_PeriphCLKConfig+0x108>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004188:	f7fe fffa 	bl	8003180 <HAL_GetTick>
 800418c:	0002      	movs	r2, r0
 800418e:	693b      	ldr	r3, [r7, #16]
 8004190:	1ad3      	subs	r3, r2, r3
 8004192:	4a2d      	ldr	r2, [pc, #180]	; (8004248 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 8004194:	4293      	cmp	r3, r2
 8004196:	d901      	bls.n	800419c <HAL_RCCEx_PeriphCLKConfig+0x108>
          {
            return HAL_TIMEOUT;
 8004198:	2303      	movs	r3, #3
 800419a:	e048      	b.n	800422e <HAL_RCCEx_PeriphCLKConfig+0x19a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800419c:	4b26      	ldr	r3, [pc, #152]	; (8004238 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 800419e:	6a1b      	ldr	r3, [r3, #32]
 80041a0:	2202      	movs	r2, #2
 80041a2:	4013      	ands	r3, r2
 80041a4:	d0f0      	beq.n	8004188 <HAL_RCCEx_PeriphCLKConfig+0xf4>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80041a6:	4b24      	ldr	r3, [pc, #144]	; (8004238 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 80041a8:	6a1b      	ldr	r3, [r3, #32]
 80041aa:	4a25      	ldr	r2, [pc, #148]	; (8004240 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80041ac:	4013      	ands	r3, r2
 80041ae:	0019      	movs	r1, r3
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	685a      	ldr	r2, [r3, #4]
 80041b4:	4b20      	ldr	r3, [pc, #128]	; (8004238 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 80041b6:	430a      	orrs	r2, r1
 80041b8:	621a      	str	r2, [r3, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80041ba:	2317      	movs	r3, #23
 80041bc:	18fb      	adds	r3, r7, r3
 80041be:	781b      	ldrb	r3, [r3, #0]
 80041c0:	2b01      	cmp	r3, #1
 80041c2:	d105      	bne.n	80041d0 <HAL_RCCEx_PeriphCLKConfig+0x13c>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80041c4:	4b1c      	ldr	r3, [pc, #112]	; (8004238 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 80041c6:	69da      	ldr	r2, [r3, #28]
 80041c8:	4b1b      	ldr	r3, [pc, #108]	; (8004238 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 80041ca:	4920      	ldr	r1, [pc, #128]	; (800424c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80041cc:	400a      	ands	r2, r1
 80041ce:	61da      	str	r2, [r3, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	681b      	ldr	r3, [r3, #0]
 80041d4:	2201      	movs	r2, #1
 80041d6:	4013      	ands	r3, r2
 80041d8:	d009      	beq.n	80041ee <HAL_RCCEx_PeriphCLKConfig+0x15a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80041da:	4b17      	ldr	r3, [pc, #92]	; (8004238 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 80041dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80041de:	2203      	movs	r2, #3
 80041e0:	4393      	bics	r3, r2
 80041e2:	0019      	movs	r1, r3
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	689a      	ldr	r2, [r3, #8]
 80041e8:	4b13      	ldr	r3, [pc, #76]	; (8004238 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 80041ea:	430a      	orrs	r2, r1
 80041ec:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* STM32F091xC || STM32F098xx */  

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	681b      	ldr	r3, [r3, #0]
 80041f2:	2220      	movs	r2, #32
 80041f4:	4013      	ands	r3, r2
 80041f6:	d009      	beq.n	800420c <HAL_RCCEx_PeriphCLKConfig+0x178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80041f8:	4b0f      	ldr	r3, [pc, #60]	; (8004238 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 80041fa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80041fc:	2210      	movs	r2, #16
 80041fe:	4393      	bics	r3, r2
 8004200:	0019      	movs	r1, r3
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	68da      	ldr	r2, [r3, #12]
 8004206:	4b0c      	ldr	r3, [pc, #48]	; (8004238 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8004208:	430a      	orrs	r2, r1
 800420a:	631a      	str	r2, [r3, #48]	; 0x30
#if defined(STM32F042x6) || defined(STM32F048xx)\
 || defined(STM32F051x8) || defined(STM32F058xx)\
 || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx)\
 || defined(STM32F091xC) || defined(STM32F098xx)
  /*------------------------------ CEC clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	681a      	ldr	r2, [r3, #0]
 8004210:	2380      	movs	r3, #128	; 0x80
 8004212:	00db      	lsls	r3, r3, #3
 8004214:	4013      	ands	r3, r2
 8004216:	d009      	beq.n	800422c <HAL_RCCEx_PeriphCLKConfig+0x198>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8004218:	4b07      	ldr	r3, [pc, #28]	; (8004238 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 800421a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800421c:	2240      	movs	r2, #64	; 0x40
 800421e:	4393      	bics	r3, r2
 8004220:	0019      	movs	r1, r3
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	691a      	ldr	r2, [r3, #16]
 8004226:	4b04      	ldr	r3, [pc, #16]	; (8004238 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8004228:	430a      	orrs	r2, r1
 800422a:	631a      	str	r2, [r3, #48]	; 0x30
#endif /* STM32F042x6 || STM32F048xx ||                */
       /* STM32F051x8 || STM32F058xx ||                */
       /* STM32F071xB || STM32F072xB || STM32F078xx || */
       /* STM32F091xC || STM32F098xx */
  
  return HAL_OK;
 800422c:	2300      	movs	r3, #0
}
 800422e:	0018      	movs	r0, r3
 8004230:	46bd      	mov	sp, r7
 8004232:	b006      	add	sp, #24
 8004234:	bd80      	pop	{r7, pc}
 8004236:	46c0      	nop			; (mov r8, r8)
 8004238:	40021000 	.word	0x40021000
 800423c:	40007000 	.word	0x40007000
 8004240:	fffffcff 	.word	0xfffffcff
 8004244:	fffeffff 	.word	0xfffeffff
 8004248:	00001388 	.word	0x00001388
 800424c:	efffffff 	.word	0xefffffff

08004250 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004250:	b580      	push	{r7, lr}
 8004252:	b082      	sub	sp, #8
 8004254:	af00      	add	r7, sp, #0
 8004256:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	2b00      	cmp	r3, #0
 800425c:	d101      	bne.n	8004262 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800425e:	2301      	movs	r3, #1
 8004260:	e042      	b.n	80042e8 <HAL_TIM_Base_Init+0x98>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	223d      	movs	r2, #61	; 0x3d
 8004266:	5c9b      	ldrb	r3, [r3, r2]
 8004268:	b2db      	uxtb	r3, r3
 800426a:	2b00      	cmp	r3, #0
 800426c:	d107      	bne.n	800427e <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	223c      	movs	r2, #60	; 0x3c
 8004272:	2100      	movs	r1, #0
 8004274:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	0018      	movs	r0, r3
 800427a:	f7fe fce7 	bl	8002c4c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	223d      	movs	r2, #61	; 0x3d
 8004282:	2102      	movs	r1, #2
 8004284:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	681a      	ldr	r2, [r3, #0]
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	3304      	adds	r3, #4
 800428e:	0019      	movs	r1, r3
 8004290:	0010      	movs	r0, r2
 8004292:	f000 fee3 	bl	800505c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	2246      	movs	r2, #70	; 0x46
 800429a:	2101      	movs	r1, #1
 800429c:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	223e      	movs	r2, #62	; 0x3e
 80042a2:	2101      	movs	r1, #1
 80042a4:	5499      	strb	r1, [r3, r2]
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	223f      	movs	r2, #63	; 0x3f
 80042aa:	2101      	movs	r1, #1
 80042ac:	5499      	strb	r1, [r3, r2]
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	2240      	movs	r2, #64	; 0x40
 80042b2:	2101      	movs	r1, #1
 80042b4:	5499      	strb	r1, [r3, r2]
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	2241      	movs	r2, #65	; 0x41
 80042ba:	2101      	movs	r1, #1
 80042bc:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	2242      	movs	r2, #66	; 0x42
 80042c2:	2101      	movs	r1, #1
 80042c4:	5499      	strb	r1, [r3, r2]
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	2243      	movs	r2, #67	; 0x43
 80042ca:	2101      	movs	r1, #1
 80042cc:	5499      	strb	r1, [r3, r2]
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	2244      	movs	r2, #68	; 0x44
 80042d2:	2101      	movs	r1, #1
 80042d4:	5499      	strb	r1, [r3, r2]
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	2245      	movs	r2, #69	; 0x45
 80042da:	2101      	movs	r1, #1
 80042dc:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	223d      	movs	r2, #61	; 0x3d
 80042e2:	2101      	movs	r1, #1
 80042e4:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80042e6:	2300      	movs	r3, #0
}
 80042e8:	0018      	movs	r0, r3
 80042ea:	46bd      	mov	sp, r7
 80042ec:	b002      	add	sp, #8
 80042ee:	bd80      	pop	{r7, pc}

080042f0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80042f0:	b580      	push	{r7, lr}
 80042f2:	b084      	sub	sp, #16
 80042f4:	af00      	add	r7, sp, #0
 80042f6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	223d      	movs	r2, #61	; 0x3d
 80042fc:	5c9b      	ldrb	r3, [r3, r2]
 80042fe:	b2db      	uxtb	r3, r3
 8004300:	2b01      	cmp	r3, #1
 8004302:	d001      	beq.n	8004308 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004304:	2301      	movs	r3, #1
 8004306:	e03b      	b.n	8004380 <HAL_TIM_Base_Start_IT+0x90>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	223d      	movs	r2, #61	; 0x3d
 800430c:	2102      	movs	r1, #2
 800430e:	5499      	strb	r1, [r3, r2]

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	681b      	ldr	r3, [r3, #0]
 8004314:	68da      	ldr	r2, [r3, #12]
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	681b      	ldr	r3, [r3, #0]
 800431a:	2101      	movs	r1, #1
 800431c:	430a      	orrs	r2, r1
 800431e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	681b      	ldr	r3, [r3, #0]
 8004324:	4a18      	ldr	r2, [pc, #96]	; (8004388 <HAL_TIM_Base_Start_IT+0x98>)
 8004326:	4293      	cmp	r3, r2
 8004328:	d00f      	beq.n	800434a <HAL_TIM_Base_Start_IT+0x5a>
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	681a      	ldr	r2, [r3, #0]
 800432e:	2380      	movs	r3, #128	; 0x80
 8004330:	05db      	lsls	r3, r3, #23
 8004332:	429a      	cmp	r2, r3
 8004334:	d009      	beq.n	800434a <HAL_TIM_Base_Start_IT+0x5a>
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	681b      	ldr	r3, [r3, #0]
 800433a:	4a14      	ldr	r2, [pc, #80]	; (800438c <HAL_TIM_Base_Start_IT+0x9c>)
 800433c:	4293      	cmp	r3, r2
 800433e:	d004      	beq.n	800434a <HAL_TIM_Base_Start_IT+0x5a>
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	681b      	ldr	r3, [r3, #0]
 8004344:	4a12      	ldr	r2, [pc, #72]	; (8004390 <HAL_TIM_Base_Start_IT+0xa0>)
 8004346:	4293      	cmp	r3, r2
 8004348:	d111      	bne.n	800436e <HAL_TIM_Base_Start_IT+0x7e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	681b      	ldr	r3, [r3, #0]
 800434e:	689b      	ldr	r3, [r3, #8]
 8004350:	2207      	movs	r2, #7
 8004352:	4013      	ands	r3, r2
 8004354:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004356:	68fb      	ldr	r3, [r7, #12]
 8004358:	2b06      	cmp	r3, #6
 800435a:	d010      	beq.n	800437e <HAL_TIM_Base_Start_IT+0x8e>
    {
      __HAL_TIM_ENABLE(htim);
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	681b      	ldr	r3, [r3, #0]
 8004360:	681a      	ldr	r2, [r3, #0]
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	681b      	ldr	r3, [r3, #0]
 8004366:	2101      	movs	r1, #1
 8004368:	430a      	orrs	r2, r1
 800436a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800436c:	e007      	b.n	800437e <HAL_TIM_Base_Start_IT+0x8e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	681b      	ldr	r3, [r3, #0]
 8004372:	681a      	ldr	r2, [r3, #0]
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	681b      	ldr	r3, [r3, #0]
 8004378:	2101      	movs	r1, #1
 800437a:	430a      	orrs	r2, r1
 800437c:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800437e:	2300      	movs	r3, #0
}
 8004380:	0018      	movs	r0, r3
 8004382:	46bd      	mov	sp, r7
 8004384:	b004      	add	sp, #16
 8004386:	bd80      	pop	{r7, pc}
 8004388:	40012c00 	.word	0x40012c00
 800438c:	40000400 	.word	0x40000400
 8004390:	40014000 	.word	0x40014000

08004394 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 8004394:	b580      	push	{r7, lr}
 8004396:	b082      	sub	sp, #8
 8004398:	af00      	add	r7, sp, #0
 800439a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	681b      	ldr	r3, [r3, #0]
 80043a0:	68da      	ldr	r2, [r3, #12]
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	681b      	ldr	r3, [r3, #0]
 80043a6:	2101      	movs	r1, #1
 80043a8:	438a      	bics	r2, r1
 80043aa:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	681b      	ldr	r3, [r3, #0]
 80043b0:	6a1b      	ldr	r3, [r3, #32]
 80043b2:	4a0d      	ldr	r2, [pc, #52]	; (80043e8 <HAL_TIM_Base_Stop_IT+0x54>)
 80043b4:	4013      	ands	r3, r2
 80043b6:	d10d      	bne.n	80043d4 <HAL_TIM_Base_Stop_IT+0x40>
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	681b      	ldr	r3, [r3, #0]
 80043bc:	6a1b      	ldr	r3, [r3, #32]
 80043be:	4a0b      	ldr	r2, [pc, #44]	; (80043ec <HAL_TIM_Base_Stop_IT+0x58>)
 80043c0:	4013      	ands	r3, r2
 80043c2:	d107      	bne.n	80043d4 <HAL_TIM_Base_Stop_IT+0x40>
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	681b      	ldr	r3, [r3, #0]
 80043c8:	681a      	ldr	r2, [r3, #0]
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	681b      	ldr	r3, [r3, #0]
 80043ce:	2101      	movs	r1, #1
 80043d0:	438a      	bics	r2, r1
 80043d2:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	223d      	movs	r2, #61	; 0x3d
 80043d8:	2101      	movs	r1, #1
 80043da:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return HAL_OK;
 80043dc:	2300      	movs	r3, #0
}
 80043de:	0018      	movs	r0, r3
 80043e0:	46bd      	mov	sp, r7
 80043e2:	b002      	add	sp, #8
 80043e4:	bd80      	pop	{r7, pc}
 80043e6:	46c0      	nop			; (mov r8, r8)
 80043e8:	00001111 	.word	0x00001111
 80043ec:	00000444 	.word	0x00000444

080043f0 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80043f0:	b580      	push	{r7, lr}
 80043f2:	b082      	sub	sp, #8
 80043f4:	af00      	add	r7, sp, #0
 80043f6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	2b00      	cmp	r3, #0
 80043fc:	d101      	bne.n	8004402 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80043fe:	2301      	movs	r3, #1
 8004400:	e042      	b.n	8004488 <HAL_TIM_PWM_Init+0x98>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	223d      	movs	r2, #61	; 0x3d
 8004406:	5c9b      	ldrb	r3, [r3, r2]
 8004408:	b2db      	uxtb	r3, r3
 800440a:	2b00      	cmp	r3, #0
 800440c:	d107      	bne.n	800441e <HAL_TIM_PWM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	223c      	movs	r2, #60	; 0x3c
 8004412:	2100      	movs	r1, #0
 8004414:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	0018      	movs	r0, r3
 800441a:	f000 f839 	bl	8004490 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	223d      	movs	r2, #61	; 0x3d
 8004422:	2102      	movs	r1, #2
 8004424:	5499      	strb	r1, [r3, r2]

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	681a      	ldr	r2, [r3, #0]
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	3304      	adds	r3, #4
 800442e:	0019      	movs	r1, r3
 8004430:	0010      	movs	r0, r2
 8004432:	f000 fe13 	bl	800505c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	2246      	movs	r2, #70	; 0x46
 800443a:	2101      	movs	r1, #1
 800443c:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	223e      	movs	r2, #62	; 0x3e
 8004442:	2101      	movs	r1, #1
 8004444:	5499      	strb	r1, [r3, r2]
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	223f      	movs	r2, #63	; 0x3f
 800444a:	2101      	movs	r1, #1
 800444c:	5499      	strb	r1, [r3, r2]
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	2240      	movs	r2, #64	; 0x40
 8004452:	2101      	movs	r1, #1
 8004454:	5499      	strb	r1, [r3, r2]
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	2241      	movs	r2, #65	; 0x41
 800445a:	2101      	movs	r1, #1
 800445c:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	2242      	movs	r2, #66	; 0x42
 8004462:	2101      	movs	r1, #1
 8004464:	5499      	strb	r1, [r3, r2]
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	2243      	movs	r2, #67	; 0x43
 800446a:	2101      	movs	r1, #1
 800446c:	5499      	strb	r1, [r3, r2]
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	2244      	movs	r2, #68	; 0x44
 8004472:	2101      	movs	r1, #1
 8004474:	5499      	strb	r1, [r3, r2]
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	2245      	movs	r2, #69	; 0x45
 800447a:	2101      	movs	r1, #1
 800447c:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	223d      	movs	r2, #61	; 0x3d
 8004482:	2101      	movs	r1, #1
 8004484:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004486:	2300      	movs	r3, #0
}
 8004488:	0018      	movs	r0, r3
 800448a:	46bd      	mov	sp, r7
 800448c:	b002      	add	sp, #8
 800448e:	bd80      	pop	{r7, pc}

08004490 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8004490:	b580      	push	{r7, lr}
 8004492:	b082      	sub	sp, #8
 8004494:	af00      	add	r7, sp, #0
 8004496:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8004498:	46c0      	nop			; (mov r8, r8)
 800449a:	46bd      	mov	sp, r7
 800449c:	b002      	add	sp, #8
 800449e:	bd80      	pop	{r7, pc}

080044a0 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80044a0:	b580      	push	{r7, lr}
 80044a2:	b084      	sub	sp, #16
 80044a4:	af00      	add	r7, sp, #0
 80044a6:	6078      	str	r0, [r7, #4]
 80044a8:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80044aa:	683b      	ldr	r3, [r7, #0]
 80044ac:	2b00      	cmp	r3, #0
 80044ae:	d108      	bne.n	80044c2 <HAL_TIM_PWM_Start+0x22>
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	223e      	movs	r2, #62	; 0x3e
 80044b4:	5c9b      	ldrb	r3, [r3, r2]
 80044b6:	b2db      	uxtb	r3, r3
 80044b8:	3b01      	subs	r3, #1
 80044ba:	1e5a      	subs	r2, r3, #1
 80044bc:	4193      	sbcs	r3, r2
 80044be:	b2db      	uxtb	r3, r3
 80044c0:	e01f      	b.n	8004502 <HAL_TIM_PWM_Start+0x62>
 80044c2:	683b      	ldr	r3, [r7, #0]
 80044c4:	2b04      	cmp	r3, #4
 80044c6:	d108      	bne.n	80044da <HAL_TIM_PWM_Start+0x3a>
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	223f      	movs	r2, #63	; 0x3f
 80044cc:	5c9b      	ldrb	r3, [r3, r2]
 80044ce:	b2db      	uxtb	r3, r3
 80044d0:	3b01      	subs	r3, #1
 80044d2:	1e5a      	subs	r2, r3, #1
 80044d4:	4193      	sbcs	r3, r2
 80044d6:	b2db      	uxtb	r3, r3
 80044d8:	e013      	b.n	8004502 <HAL_TIM_PWM_Start+0x62>
 80044da:	683b      	ldr	r3, [r7, #0]
 80044dc:	2b08      	cmp	r3, #8
 80044de:	d108      	bne.n	80044f2 <HAL_TIM_PWM_Start+0x52>
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	2240      	movs	r2, #64	; 0x40
 80044e4:	5c9b      	ldrb	r3, [r3, r2]
 80044e6:	b2db      	uxtb	r3, r3
 80044e8:	3b01      	subs	r3, #1
 80044ea:	1e5a      	subs	r2, r3, #1
 80044ec:	4193      	sbcs	r3, r2
 80044ee:	b2db      	uxtb	r3, r3
 80044f0:	e007      	b.n	8004502 <HAL_TIM_PWM_Start+0x62>
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	2241      	movs	r2, #65	; 0x41
 80044f6:	5c9b      	ldrb	r3, [r3, r2]
 80044f8:	b2db      	uxtb	r3, r3
 80044fa:	3b01      	subs	r3, #1
 80044fc:	1e5a      	subs	r2, r3, #1
 80044fe:	4193      	sbcs	r3, r2
 8004500:	b2db      	uxtb	r3, r3
 8004502:	2b00      	cmp	r3, #0
 8004504:	d001      	beq.n	800450a <HAL_TIM_PWM_Start+0x6a>
  {
    return HAL_ERROR;
 8004506:	2301      	movs	r3, #1
 8004508:	e074      	b.n	80045f4 <HAL_TIM_PWM_Start+0x154>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800450a:	683b      	ldr	r3, [r7, #0]
 800450c:	2b00      	cmp	r3, #0
 800450e:	d104      	bne.n	800451a <HAL_TIM_PWM_Start+0x7a>
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	223e      	movs	r2, #62	; 0x3e
 8004514:	2102      	movs	r1, #2
 8004516:	5499      	strb	r1, [r3, r2]
 8004518:	e013      	b.n	8004542 <HAL_TIM_PWM_Start+0xa2>
 800451a:	683b      	ldr	r3, [r7, #0]
 800451c:	2b04      	cmp	r3, #4
 800451e:	d104      	bne.n	800452a <HAL_TIM_PWM_Start+0x8a>
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	223f      	movs	r2, #63	; 0x3f
 8004524:	2102      	movs	r1, #2
 8004526:	5499      	strb	r1, [r3, r2]
 8004528:	e00b      	b.n	8004542 <HAL_TIM_PWM_Start+0xa2>
 800452a:	683b      	ldr	r3, [r7, #0]
 800452c:	2b08      	cmp	r3, #8
 800452e:	d104      	bne.n	800453a <HAL_TIM_PWM_Start+0x9a>
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	2240      	movs	r2, #64	; 0x40
 8004534:	2102      	movs	r1, #2
 8004536:	5499      	strb	r1, [r3, r2]
 8004538:	e003      	b.n	8004542 <HAL_TIM_PWM_Start+0xa2>
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	2241      	movs	r2, #65	; 0x41
 800453e:	2102      	movs	r1, #2
 8004540:	5499      	strb	r1, [r3, r2]

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	681b      	ldr	r3, [r3, #0]
 8004546:	6839      	ldr	r1, [r7, #0]
 8004548:	2201      	movs	r2, #1
 800454a:	0018      	movs	r0, r3
 800454c:	f001 f9ce 	bl	80058ec <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	681b      	ldr	r3, [r3, #0]
 8004554:	4a29      	ldr	r2, [pc, #164]	; (80045fc <HAL_TIM_PWM_Start+0x15c>)
 8004556:	4293      	cmp	r3, r2
 8004558:	d00e      	beq.n	8004578 <HAL_TIM_PWM_Start+0xd8>
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	681b      	ldr	r3, [r3, #0]
 800455e:	4a28      	ldr	r2, [pc, #160]	; (8004600 <HAL_TIM_PWM_Start+0x160>)
 8004560:	4293      	cmp	r3, r2
 8004562:	d009      	beq.n	8004578 <HAL_TIM_PWM_Start+0xd8>
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	681b      	ldr	r3, [r3, #0]
 8004568:	4a26      	ldr	r2, [pc, #152]	; (8004604 <HAL_TIM_PWM_Start+0x164>)
 800456a:	4293      	cmp	r3, r2
 800456c:	d004      	beq.n	8004578 <HAL_TIM_PWM_Start+0xd8>
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	681b      	ldr	r3, [r3, #0]
 8004572:	4a25      	ldr	r2, [pc, #148]	; (8004608 <HAL_TIM_PWM_Start+0x168>)
 8004574:	4293      	cmp	r3, r2
 8004576:	d101      	bne.n	800457c <HAL_TIM_PWM_Start+0xdc>
 8004578:	2301      	movs	r3, #1
 800457a:	e000      	b.n	800457e <HAL_TIM_PWM_Start+0xde>
 800457c:	2300      	movs	r3, #0
 800457e:	2b00      	cmp	r3, #0
 8004580:	d008      	beq.n	8004594 <HAL_TIM_PWM_Start+0xf4>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	681b      	ldr	r3, [r3, #0]
 8004586:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	681b      	ldr	r3, [r3, #0]
 800458c:	2180      	movs	r1, #128	; 0x80
 800458e:	0209      	lsls	r1, r1, #8
 8004590:	430a      	orrs	r2, r1
 8004592:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	681b      	ldr	r3, [r3, #0]
 8004598:	4a18      	ldr	r2, [pc, #96]	; (80045fc <HAL_TIM_PWM_Start+0x15c>)
 800459a:	4293      	cmp	r3, r2
 800459c:	d00f      	beq.n	80045be <HAL_TIM_PWM_Start+0x11e>
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	681a      	ldr	r2, [r3, #0]
 80045a2:	2380      	movs	r3, #128	; 0x80
 80045a4:	05db      	lsls	r3, r3, #23
 80045a6:	429a      	cmp	r2, r3
 80045a8:	d009      	beq.n	80045be <HAL_TIM_PWM_Start+0x11e>
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	681b      	ldr	r3, [r3, #0]
 80045ae:	4a17      	ldr	r2, [pc, #92]	; (800460c <HAL_TIM_PWM_Start+0x16c>)
 80045b0:	4293      	cmp	r3, r2
 80045b2:	d004      	beq.n	80045be <HAL_TIM_PWM_Start+0x11e>
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	681b      	ldr	r3, [r3, #0]
 80045b8:	4a11      	ldr	r2, [pc, #68]	; (8004600 <HAL_TIM_PWM_Start+0x160>)
 80045ba:	4293      	cmp	r3, r2
 80045bc:	d111      	bne.n	80045e2 <HAL_TIM_PWM_Start+0x142>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	681b      	ldr	r3, [r3, #0]
 80045c2:	689b      	ldr	r3, [r3, #8]
 80045c4:	2207      	movs	r2, #7
 80045c6:	4013      	ands	r3, r2
 80045c8:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80045ca:	68fb      	ldr	r3, [r7, #12]
 80045cc:	2b06      	cmp	r3, #6
 80045ce:	d010      	beq.n	80045f2 <HAL_TIM_PWM_Start+0x152>
    {
      __HAL_TIM_ENABLE(htim);
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	681b      	ldr	r3, [r3, #0]
 80045d4:	681a      	ldr	r2, [r3, #0]
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	681b      	ldr	r3, [r3, #0]
 80045da:	2101      	movs	r1, #1
 80045dc:	430a      	orrs	r2, r1
 80045de:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80045e0:	e007      	b.n	80045f2 <HAL_TIM_PWM_Start+0x152>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	681b      	ldr	r3, [r3, #0]
 80045e6:	681a      	ldr	r2, [r3, #0]
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	681b      	ldr	r3, [r3, #0]
 80045ec:	2101      	movs	r1, #1
 80045ee:	430a      	orrs	r2, r1
 80045f0:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80045f2:	2300      	movs	r3, #0
}
 80045f4:	0018      	movs	r0, r3
 80045f6:	46bd      	mov	sp, r7
 80045f8:	b004      	add	sp, #16
 80045fa:	bd80      	pop	{r7, pc}
 80045fc:	40012c00 	.word	0x40012c00
 8004600:	40014000 	.word	0x40014000
 8004604:	40014400 	.word	0x40014400
 8004608:	40014800 	.word	0x40014800
 800460c:	40000400 	.word	0x40000400

08004610 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004610:	b580      	push	{r7, lr}
 8004612:	b082      	sub	sp, #8
 8004614:	af00      	add	r7, sp, #0
 8004616:	6078      	str	r0, [r7, #4]
 8004618:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	681b      	ldr	r3, [r3, #0]
 800461e:	6839      	ldr	r1, [r7, #0]
 8004620:	2200      	movs	r2, #0
 8004622:	0018      	movs	r0, r3
 8004624:	f001 f962 	bl	80058ec <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	681b      	ldr	r3, [r3, #0]
 800462c:	4a2f      	ldr	r2, [pc, #188]	; (80046ec <HAL_TIM_PWM_Stop+0xdc>)
 800462e:	4293      	cmp	r3, r2
 8004630:	d00e      	beq.n	8004650 <HAL_TIM_PWM_Stop+0x40>
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	681b      	ldr	r3, [r3, #0]
 8004636:	4a2e      	ldr	r2, [pc, #184]	; (80046f0 <HAL_TIM_PWM_Stop+0xe0>)
 8004638:	4293      	cmp	r3, r2
 800463a:	d009      	beq.n	8004650 <HAL_TIM_PWM_Stop+0x40>
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	681b      	ldr	r3, [r3, #0]
 8004640:	4a2c      	ldr	r2, [pc, #176]	; (80046f4 <HAL_TIM_PWM_Stop+0xe4>)
 8004642:	4293      	cmp	r3, r2
 8004644:	d004      	beq.n	8004650 <HAL_TIM_PWM_Stop+0x40>
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	681b      	ldr	r3, [r3, #0]
 800464a:	4a2b      	ldr	r2, [pc, #172]	; (80046f8 <HAL_TIM_PWM_Stop+0xe8>)
 800464c:	4293      	cmp	r3, r2
 800464e:	d101      	bne.n	8004654 <HAL_TIM_PWM_Stop+0x44>
 8004650:	2301      	movs	r3, #1
 8004652:	e000      	b.n	8004656 <HAL_TIM_PWM_Stop+0x46>
 8004654:	2300      	movs	r3, #0
 8004656:	2b00      	cmp	r3, #0
 8004658:	d013      	beq.n	8004682 <HAL_TIM_PWM_Stop+0x72>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	681b      	ldr	r3, [r3, #0]
 800465e:	6a1b      	ldr	r3, [r3, #32]
 8004660:	4a26      	ldr	r2, [pc, #152]	; (80046fc <HAL_TIM_PWM_Stop+0xec>)
 8004662:	4013      	ands	r3, r2
 8004664:	d10d      	bne.n	8004682 <HAL_TIM_PWM_Stop+0x72>
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	681b      	ldr	r3, [r3, #0]
 800466a:	6a1b      	ldr	r3, [r3, #32]
 800466c:	4a24      	ldr	r2, [pc, #144]	; (8004700 <HAL_TIM_PWM_Stop+0xf0>)
 800466e:	4013      	ands	r3, r2
 8004670:	d107      	bne.n	8004682 <HAL_TIM_PWM_Stop+0x72>
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	681b      	ldr	r3, [r3, #0]
 8004676:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	681b      	ldr	r3, [r3, #0]
 800467c:	4921      	ldr	r1, [pc, #132]	; (8004704 <HAL_TIM_PWM_Stop+0xf4>)
 800467e:	400a      	ands	r2, r1
 8004680:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	681b      	ldr	r3, [r3, #0]
 8004686:	6a1b      	ldr	r3, [r3, #32]
 8004688:	4a1c      	ldr	r2, [pc, #112]	; (80046fc <HAL_TIM_PWM_Stop+0xec>)
 800468a:	4013      	ands	r3, r2
 800468c:	d10d      	bne.n	80046aa <HAL_TIM_PWM_Stop+0x9a>
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	681b      	ldr	r3, [r3, #0]
 8004692:	6a1b      	ldr	r3, [r3, #32]
 8004694:	4a1a      	ldr	r2, [pc, #104]	; (8004700 <HAL_TIM_PWM_Stop+0xf0>)
 8004696:	4013      	ands	r3, r2
 8004698:	d107      	bne.n	80046aa <HAL_TIM_PWM_Stop+0x9a>
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	681b      	ldr	r3, [r3, #0]
 800469e:	681a      	ldr	r2, [r3, #0]
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	681b      	ldr	r3, [r3, #0]
 80046a4:	2101      	movs	r1, #1
 80046a6:	438a      	bics	r2, r1
 80046a8:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 80046aa:	683b      	ldr	r3, [r7, #0]
 80046ac:	2b00      	cmp	r3, #0
 80046ae:	d104      	bne.n	80046ba <HAL_TIM_PWM_Stop+0xaa>
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	223e      	movs	r2, #62	; 0x3e
 80046b4:	2101      	movs	r1, #1
 80046b6:	5499      	strb	r1, [r3, r2]
 80046b8:	e013      	b.n	80046e2 <HAL_TIM_PWM_Stop+0xd2>
 80046ba:	683b      	ldr	r3, [r7, #0]
 80046bc:	2b04      	cmp	r3, #4
 80046be:	d104      	bne.n	80046ca <HAL_TIM_PWM_Stop+0xba>
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	223f      	movs	r2, #63	; 0x3f
 80046c4:	2101      	movs	r1, #1
 80046c6:	5499      	strb	r1, [r3, r2]
 80046c8:	e00b      	b.n	80046e2 <HAL_TIM_PWM_Stop+0xd2>
 80046ca:	683b      	ldr	r3, [r7, #0]
 80046cc:	2b08      	cmp	r3, #8
 80046ce:	d104      	bne.n	80046da <HAL_TIM_PWM_Stop+0xca>
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	2240      	movs	r2, #64	; 0x40
 80046d4:	2101      	movs	r1, #1
 80046d6:	5499      	strb	r1, [r3, r2]
 80046d8:	e003      	b.n	80046e2 <HAL_TIM_PWM_Stop+0xd2>
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	2241      	movs	r2, #65	; 0x41
 80046de:	2101      	movs	r1, #1
 80046e0:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return HAL_OK;
 80046e2:	2300      	movs	r3, #0
}
 80046e4:	0018      	movs	r0, r3
 80046e6:	46bd      	mov	sp, r7
 80046e8:	b002      	add	sp, #8
 80046ea:	bd80      	pop	{r7, pc}
 80046ec:	40012c00 	.word	0x40012c00
 80046f0:	40014000 	.word	0x40014000
 80046f4:	40014400 	.word	0x40014400
 80046f8:	40014800 	.word	0x40014800
 80046fc:	00001111 	.word	0x00001111
 8004700:	00000444 	.word	0x00000444
 8004704:	ffff7fff 	.word	0xffff7fff

08004708 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8004708:	b580      	push	{r7, lr}
 800470a:	b082      	sub	sp, #8
 800470c:	af00      	add	r7, sp, #0
 800470e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	2b00      	cmp	r3, #0
 8004714:	d101      	bne.n	800471a <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 8004716:	2301      	movs	r3, #1
 8004718:	e042      	b.n	80047a0 <HAL_TIM_IC_Init+0x98>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	223d      	movs	r2, #61	; 0x3d
 800471e:	5c9b      	ldrb	r3, [r3, r2]
 8004720:	b2db      	uxtb	r3, r3
 8004722:	2b00      	cmp	r3, #0
 8004724:	d107      	bne.n	8004736 <HAL_TIM_IC_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	223c      	movs	r2, #60	; 0x3c
 800472a:	2100      	movs	r1, #0
 800472c:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	0018      	movs	r0, r3
 8004732:	f000 f839 	bl	80047a8 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	223d      	movs	r2, #61	; 0x3d
 800473a:	2102      	movs	r1, #2
 800473c:	5499      	strb	r1, [r3, r2]

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	681a      	ldr	r2, [r3, #0]
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	3304      	adds	r3, #4
 8004746:	0019      	movs	r1, r3
 8004748:	0010      	movs	r0, r2
 800474a:	f000 fc87 	bl	800505c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	2246      	movs	r2, #70	; 0x46
 8004752:	2101      	movs	r1, #1
 8004754:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	223e      	movs	r2, #62	; 0x3e
 800475a:	2101      	movs	r1, #1
 800475c:	5499      	strb	r1, [r3, r2]
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	223f      	movs	r2, #63	; 0x3f
 8004762:	2101      	movs	r1, #1
 8004764:	5499      	strb	r1, [r3, r2]
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	2240      	movs	r2, #64	; 0x40
 800476a:	2101      	movs	r1, #1
 800476c:	5499      	strb	r1, [r3, r2]
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	2241      	movs	r2, #65	; 0x41
 8004772:	2101      	movs	r1, #1
 8004774:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	2242      	movs	r2, #66	; 0x42
 800477a:	2101      	movs	r1, #1
 800477c:	5499      	strb	r1, [r3, r2]
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	2243      	movs	r2, #67	; 0x43
 8004782:	2101      	movs	r1, #1
 8004784:	5499      	strb	r1, [r3, r2]
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	2244      	movs	r2, #68	; 0x44
 800478a:	2101      	movs	r1, #1
 800478c:	5499      	strb	r1, [r3, r2]
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	2245      	movs	r2, #69	; 0x45
 8004792:	2101      	movs	r1, #1
 8004794:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	223d      	movs	r2, #61	; 0x3d
 800479a:	2101      	movs	r1, #1
 800479c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800479e:	2300      	movs	r3, #0
}
 80047a0:	0018      	movs	r0, r3
 80047a2:	46bd      	mov	sp, r7
 80047a4:	b002      	add	sp, #8
 80047a6:	bd80      	pop	{r7, pc}

080047a8 <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 80047a8:	b580      	push	{r7, lr}
 80047aa:	b082      	sub	sp, #8
 80047ac:	af00      	add	r7, sp, #0
 80047ae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 80047b0:	46c0      	nop			; (mov r8, r8)
 80047b2:	46bd      	mov	sp, r7
 80047b4:	b002      	add	sp, #8
 80047b6:	bd80      	pop	{r7, pc}

080047b8 <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80047b8:	b580      	push	{r7, lr}
 80047ba:	b084      	sub	sp, #16
 80047bc:	af00      	add	r7, sp, #0
 80047be:	6078      	str	r0, [r7, #4]
 80047c0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80047c2:	230f      	movs	r3, #15
 80047c4:	18fb      	adds	r3, r7, r3
 80047c6:	2200      	movs	r2, #0
 80047c8:	701a      	strb	r2, [r3, #0]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 80047ca:	683b      	ldr	r3, [r7, #0]
 80047cc:	2b00      	cmp	r3, #0
 80047ce:	d104      	bne.n	80047da <HAL_TIM_IC_Start_IT+0x22>
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	223e      	movs	r2, #62	; 0x3e
 80047d4:	5c9b      	ldrb	r3, [r3, r2]
 80047d6:	b2db      	uxtb	r3, r3
 80047d8:	e013      	b.n	8004802 <HAL_TIM_IC_Start_IT+0x4a>
 80047da:	683b      	ldr	r3, [r7, #0]
 80047dc:	2b04      	cmp	r3, #4
 80047de:	d104      	bne.n	80047ea <HAL_TIM_IC_Start_IT+0x32>
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	223f      	movs	r2, #63	; 0x3f
 80047e4:	5c9b      	ldrb	r3, [r3, r2]
 80047e6:	b2db      	uxtb	r3, r3
 80047e8:	e00b      	b.n	8004802 <HAL_TIM_IC_Start_IT+0x4a>
 80047ea:	683b      	ldr	r3, [r7, #0]
 80047ec:	2b08      	cmp	r3, #8
 80047ee:	d104      	bne.n	80047fa <HAL_TIM_IC_Start_IT+0x42>
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	2240      	movs	r2, #64	; 0x40
 80047f4:	5c9b      	ldrb	r3, [r3, r2]
 80047f6:	b2db      	uxtb	r3, r3
 80047f8:	e003      	b.n	8004802 <HAL_TIM_IC_Start_IT+0x4a>
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	2241      	movs	r2, #65	; 0x41
 80047fe:	5c9b      	ldrb	r3, [r3, r2]
 8004800:	b2db      	uxtb	r3, r3
 8004802:	220e      	movs	r2, #14
 8004804:	18ba      	adds	r2, r7, r2
 8004806:	7013      	strb	r3, [r2, #0]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8004808:	683b      	ldr	r3, [r7, #0]
 800480a:	2b00      	cmp	r3, #0
 800480c:	d104      	bne.n	8004818 <HAL_TIM_IC_Start_IT+0x60>
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	2242      	movs	r2, #66	; 0x42
 8004812:	5c9b      	ldrb	r3, [r3, r2]
 8004814:	b2db      	uxtb	r3, r3
 8004816:	e013      	b.n	8004840 <HAL_TIM_IC_Start_IT+0x88>
 8004818:	683b      	ldr	r3, [r7, #0]
 800481a:	2b04      	cmp	r3, #4
 800481c:	d104      	bne.n	8004828 <HAL_TIM_IC_Start_IT+0x70>
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	2243      	movs	r2, #67	; 0x43
 8004822:	5c9b      	ldrb	r3, [r3, r2]
 8004824:	b2db      	uxtb	r3, r3
 8004826:	e00b      	b.n	8004840 <HAL_TIM_IC_Start_IT+0x88>
 8004828:	683b      	ldr	r3, [r7, #0]
 800482a:	2b08      	cmp	r3, #8
 800482c:	d104      	bne.n	8004838 <HAL_TIM_IC_Start_IT+0x80>
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	2244      	movs	r2, #68	; 0x44
 8004832:	5c9b      	ldrb	r3, [r3, r2]
 8004834:	b2db      	uxtb	r3, r3
 8004836:	e003      	b.n	8004840 <HAL_TIM_IC_Start_IT+0x88>
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	2245      	movs	r2, #69	; 0x45
 800483c:	5c9b      	ldrb	r3, [r3, r2]
 800483e:	b2db      	uxtb	r3, r3
 8004840:	210d      	movs	r1, #13
 8004842:	187a      	adds	r2, r7, r1
 8004844:	7013      	strb	r3, [r2, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 8004846:	230e      	movs	r3, #14
 8004848:	18fb      	adds	r3, r7, r3
 800484a:	781b      	ldrb	r3, [r3, #0]
 800484c:	2b01      	cmp	r3, #1
 800484e:	d103      	bne.n	8004858 <HAL_TIM_IC_Start_IT+0xa0>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 8004850:	187b      	adds	r3, r7, r1
 8004852:	781b      	ldrb	r3, [r3, #0]
 8004854:	2b01      	cmp	r3, #1
 8004856:	d001      	beq.n	800485c <HAL_TIM_IC_Start_IT+0xa4>
  {
    return HAL_ERROR;
 8004858:	2301      	movs	r3, #1
 800485a:	e0b1      	b.n	80049c0 <HAL_TIM_IC_Start_IT+0x208>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800485c:	683b      	ldr	r3, [r7, #0]
 800485e:	2b00      	cmp	r3, #0
 8004860:	d104      	bne.n	800486c <HAL_TIM_IC_Start_IT+0xb4>
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	223e      	movs	r2, #62	; 0x3e
 8004866:	2102      	movs	r1, #2
 8004868:	5499      	strb	r1, [r3, r2]
 800486a:	e013      	b.n	8004894 <HAL_TIM_IC_Start_IT+0xdc>
 800486c:	683b      	ldr	r3, [r7, #0]
 800486e:	2b04      	cmp	r3, #4
 8004870:	d104      	bne.n	800487c <HAL_TIM_IC_Start_IT+0xc4>
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	223f      	movs	r2, #63	; 0x3f
 8004876:	2102      	movs	r1, #2
 8004878:	5499      	strb	r1, [r3, r2]
 800487a:	e00b      	b.n	8004894 <HAL_TIM_IC_Start_IT+0xdc>
 800487c:	683b      	ldr	r3, [r7, #0]
 800487e:	2b08      	cmp	r3, #8
 8004880:	d104      	bne.n	800488c <HAL_TIM_IC_Start_IT+0xd4>
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	2240      	movs	r2, #64	; 0x40
 8004886:	2102      	movs	r1, #2
 8004888:	5499      	strb	r1, [r3, r2]
 800488a:	e003      	b.n	8004894 <HAL_TIM_IC_Start_IT+0xdc>
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	2241      	movs	r2, #65	; 0x41
 8004890:	2102      	movs	r1, #2
 8004892:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004894:	683b      	ldr	r3, [r7, #0]
 8004896:	2b00      	cmp	r3, #0
 8004898:	d104      	bne.n	80048a4 <HAL_TIM_IC_Start_IT+0xec>
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	2242      	movs	r2, #66	; 0x42
 800489e:	2102      	movs	r1, #2
 80048a0:	5499      	strb	r1, [r3, r2]
 80048a2:	e013      	b.n	80048cc <HAL_TIM_IC_Start_IT+0x114>
 80048a4:	683b      	ldr	r3, [r7, #0]
 80048a6:	2b04      	cmp	r3, #4
 80048a8:	d104      	bne.n	80048b4 <HAL_TIM_IC_Start_IT+0xfc>
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	2243      	movs	r2, #67	; 0x43
 80048ae:	2102      	movs	r1, #2
 80048b0:	5499      	strb	r1, [r3, r2]
 80048b2:	e00b      	b.n	80048cc <HAL_TIM_IC_Start_IT+0x114>
 80048b4:	683b      	ldr	r3, [r7, #0]
 80048b6:	2b08      	cmp	r3, #8
 80048b8:	d104      	bne.n	80048c4 <HAL_TIM_IC_Start_IT+0x10c>
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	2244      	movs	r2, #68	; 0x44
 80048be:	2102      	movs	r1, #2
 80048c0:	5499      	strb	r1, [r3, r2]
 80048c2:	e003      	b.n	80048cc <HAL_TIM_IC_Start_IT+0x114>
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	2245      	movs	r2, #69	; 0x45
 80048c8:	2102      	movs	r1, #2
 80048ca:	5499      	strb	r1, [r3, r2]

  switch (Channel)
 80048cc:	683b      	ldr	r3, [r7, #0]
 80048ce:	2b0c      	cmp	r3, #12
 80048d0:	d02a      	beq.n	8004928 <HAL_TIM_IC_Start_IT+0x170>
 80048d2:	683b      	ldr	r3, [r7, #0]
 80048d4:	2b0c      	cmp	r3, #12
 80048d6:	d830      	bhi.n	800493a <HAL_TIM_IC_Start_IT+0x182>
 80048d8:	683b      	ldr	r3, [r7, #0]
 80048da:	2b08      	cmp	r3, #8
 80048dc:	d01b      	beq.n	8004916 <HAL_TIM_IC_Start_IT+0x15e>
 80048de:	683b      	ldr	r3, [r7, #0]
 80048e0:	2b08      	cmp	r3, #8
 80048e2:	d82a      	bhi.n	800493a <HAL_TIM_IC_Start_IT+0x182>
 80048e4:	683b      	ldr	r3, [r7, #0]
 80048e6:	2b00      	cmp	r3, #0
 80048e8:	d003      	beq.n	80048f2 <HAL_TIM_IC_Start_IT+0x13a>
 80048ea:	683b      	ldr	r3, [r7, #0]
 80048ec:	2b04      	cmp	r3, #4
 80048ee:	d009      	beq.n	8004904 <HAL_TIM_IC_Start_IT+0x14c>
 80048f0:	e023      	b.n	800493a <HAL_TIM_IC_Start_IT+0x182>
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	681b      	ldr	r3, [r3, #0]
 80048f6:	68da      	ldr	r2, [r3, #12]
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	681b      	ldr	r3, [r3, #0]
 80048fc:	2102      	movs	r1, #2
 80048fe:	430a      	orrs	r2, r1
 8004900:	60da      	str	r2, [r3, #12]
      break;
 8004902:	e01f      	b.n	8004944 <HAL_TIM_IC_Start_IT+0x18c>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	681b      	ldr	r3, [r3, #0]
 8004908:	68da      	ldr	r2, [r3, #12]
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	681b      	ldr	r3, [r3, #0]
 800490e:	2104      	movs	r1, #4
 8004910:	430a      	orrs	r2, r1
 8004912:	60da      	str	r2, [r3, #12]
      break;
 8004914:	e016      	b.n	8004944 <HAL_TIM_IC_Start_IT+0x18c>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	681b      	ldr	r3, [r3, #0]
 800491a:	68da      	ldr	r2, [r3, #12]
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	681b      	ldr	r3, [r3, #0]
 8004920:	2108      	movs	r1, #8
 8004922:	430a      	orrs	r2, r1
 8004924:	60da      	str	r2, [r3, #12]
      break;
 8004926:	e00d      	b.n	8004944 <HAL_TIM_IC_Start_IT+0x18c>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	681b      	ldr	r3, [r3, #0]
 800492c:	68da      	ldr	r2, [r3, #12]
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	681b      	ldr	r3, [r3, #0]
 8004932:	2110      	movs	r1, #16
 8004934:	430a      	orrs	r2, r1
 8004936:	60da      	str	r2, [r3, #12]
      break;
 8004938:	e004      	b.n	8004944 <HAL_TIM_IC_Start_IT+0x18c>
    }

    default:
      status = HAL_ERROR;
 800493a:	230f      	movs	r3, #15
 800493c:	18fb      	adds	r3, r7, r3
 800493e:	2201      	movs	r2, #1
 8004940:	701a      	strb	r2, [r3, #0]
      break;
 8004942:	46c0      	nop			; (mov r8, r8)
  }

  if (status == HAL_OK)
 8004944:	230f      	movs	r3, #15
 8004946:	18fb      	adds	r3, r7, r3
 8004948:	781b      	ldrb	r3, [r3, #0]
 800494a:	2b00      	cmp	r3, #0
 800494c:	d135      	bne.n	80049ba <HAL_TIM_IC_Start_IT+0x202>
  {
    /* Enable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	681b      	ldr	r3, [r3, #0]
 8004952:	6839      	ldr	r1, [r7, #0]
 8004954:	2201      	movs	r2, #1
 8004956:	0018      	movs	r0, r3
 8004958:	f000 ffc8 	bl	80058ec <TIM_CCxChannelCmd>

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	681b      	ldr	r3, [r3, #0]
 8004960:	4a19      	ldr	r2, [pc, #100]	; (80049c8 <HAL_TIM_IC_Start_IT+0x210>)
 8004962:	4293      	cmp	r3, r2
 8004964:	d00f      	beq.n	8004986 <HAL_TIM_IC_Start_IT+0x1ce>
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	681a      	ldr	r2, [r3, #0]
 800496a:	2380      	movs	r3, #128	; 0x80
 800496c:	05db      	lsls	r3, r3, #23
 800496e:	429a      	cmp	r2, r3
 8004970:	d009      	beq.n	8004986 <HAL_TIM_IC_Start_IT+0x1ce>
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	681b      	ldr	r3, [r3, #0]
 8004976:	4a15      	ldr	r2, [pc, #84]	; (80049cc <HAL_TIM_IC_Start_IT+0x214>)
 8004978:	4293      	cmp	r3, r2
 800497a:	d004      	beq.n	8004986 <HAL_TIM_IC_Start_IT+0x1ce>
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	681b      	ldr	r3, [r3, #0]
 8004980:	4a13      	ldr	r2, [pc, #76]	; (80049d0 <HAL_TIM_IC_Start_IT+0x218>)
 8004982:	4293      	cmp	r3, r2
 8004984:	d111      	bne.n	80049aa <HAL_TIM_IC_Start_IT+0x1f2>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	681b      	ldr	r3, [r3, #0]
 800498a:	689b      	ldr	r3, [r3, #8]
 800498c:	2207      	movs	r2, #7
 800498e:	4013      	ands	r3, r2
 8004990:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004992:	68bb      	ldr	r3, [r7, #8]
 8004994:	2b06      	cmp	r3, #6
 8004996:	d010      	beq.n	80049ba <HAL_TIM_IC_Start_IT+0x202>
      {
        __HAL_TIM_ENABLE(htim);
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	681b      	ldr	r3, [r3, #0]
 800499c:	681a      	ldr	r2, [r3, #0]
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	681b      	ldr	r3, [r3, #0]
 80049a2:	2101      	movs	r1, #1
 80049a4:	430a      	orrs	r2, r1
 80049a6:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80049a8:	e007      	b.n	80049ba <HAL_TIM_IC_Start_IT+0x202>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	681b      	ldr	r3, [r3, #0]
 80049ae:	681a      	ldr	r2, [r3, #0]
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	681b      	ldr	r3, [r3, #0]
 80049b4:	2101      	movs	r1, #1
 80049b6:	430a      	orrs	r2, r1
 80049b8:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 80049ba:	230f      	movs	r3, #15
 80049bc:	18fb      	adds	r3, r7, r3
 80049be:	781b      	ldrb	r3, [r3, #0]
}
 80049c0:	0018      	movs	r0, r3
 80049c2:	46bd      	mov	sp, r7
 80049c4:	b004      	add	sp, #16
 80049c6:	bd80      	pop	{r7, pc}
 80049c8:	40012c00 	.word	0x40012c00
 80049cc:	40000400 	.word	0x40000400
 80049d0:	40014000 	.word	0x40014000

080049d4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80049d4:	b580      	push	{r7, lr}
 80049d6:	b084      	sub	sp, #16
 80049d8:	af00      	add	r7, sp, #0
 80049da:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	681b      	ldr	r3, [r3, #0]
 80049e0:	68db      	ldr	r3, [r3, #12]
 80049e2:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	681b      	ldr	r3, [r3, #0]
 80049e8:	691b      	ldr	r3, [r3, #16]
 80049ea:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80049ec:	68bb      	ldr	r3, [r7, #8]
 80049ee:	2202      	movs	r2, #2
 80049f0:	4013      	ands	r3, r2
 80049f2:	d021      	beq.n	8004a38 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80049f4:	68fb      	ldr	r3, [r7, #12]
 80049f6:	2202      	movs	r2, #2
 80049f8:	4013      	ands	r3, r2
 80049fa:	d01d      	beq.n	8004a38 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	681b      	ldr	r3, [r3, #0]
 8004a00:	2203      	movs	r2, #3
 8004a02:	4252      	negs	r2, r2
 8004a04:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	2201      	movs	r2, #1
 8004a0a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	681b      	ldr	r3, [r3, #0]
 8004a10:	699b      	ldr	r3, [r3, #24]
 8004a12:	2203      	movs	r2, #3
 8004a14:	4013      	ands	r3, r2
 8004a16:	d004      	beq.n	8004a22 <HAL_TIM_IRQHandler+0x4e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	0018      	movs	r0, r3
 8004a1c:	f7fe f8ae 	bl	8002b7c <HAL_TIM_IC_CaptureCallback>
 8004a20:	e007      	b.n	8004a32 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	0018      	movs	r0, r3
 8004a26:	f000 fb01 	bl	800502c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	0018      	movs	r0, r3
 8004a2e:	f000 fb05 	bl	800503c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	2200      	movs	r2, #0
 8004a36:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8004a38:	68bb      	ldr	r3, [r7, #8]
 8004a3a:	2204      	movs	r2, #4
 8004a3c:	4013      	ands	r3, r2
 8004a3e:	d022      	beq.n	8004a86 <HAL_TIM_IRQHandler+0xb2>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8004a40:	68fb      	ldr	r3, [r7, #12]
 8004a42:	2204      	movs	r2, #4
 8004a44:	4013      	ands	r3, r2
 8004a46:	d01e      	beq.n	8004a86 <HAL_TIM_IRQHandler+0xb2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	681b      	ldr	r3, [r3, #0]
 8004a4c:	2205      	movs	r2, #5
 8004a4e:	4252      	negs	r2, r2
 8004a50:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	2202      	movs	r2, #2
 8004a56:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	681b      	ldr	r3, [r3, #0]
 8004a5c:	699a      	ldr	r2, [r3, #24]
 8004a5e:	23c0      	movs	r3, #192	; 0xc0
 8004a60:	009b      	lsls	r3, r3, #2
 8004a62:	4013      	ands	r3, r2
 8004a64:	d004      	beq.n	8004a70 <HAL_TIM_IRQHandler+0x9c>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	0018      	movs	r0, r3
 8004a6a:	f7fe f887 	bl	8002b7c <HAL_TIM_IC_CaptureCallback>
 8004a6e:	e007      	b.n	8004a80 <HAL_TIM_IRQHandler+0xac>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	0018      	movs	r0, r3
 8004a74:	f000 fada 	bl	800502c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	0018      	movs	r0, r3
 8004a7c:	f000 fade 	bl	800503c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	2200      	movs	r2, #0
 8004a84:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8004a86:	68bb      	ldr	r3, [r7, #8]
 8004a88:	2208      	movs	r2, #8
 8004a8a:	4013      	ands	r3, r2
 8004a8c:	d021      	beq.n	8004ad2 <HAL_TIM_IRQHandler+0xfe>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8004a8e:	68fb      	ldr	r3, [r7, #12]
 8004a90:	2208      	movs	r2, #8
 8004a92:	4013      	ands	r3, r2
 8004a94:	d01d      	beq.n	8004ad2 <HAL_TIM_IRQHandler+0xfe>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	681b      	ldr	r3, [r3, #0]
 8004a9a:	2209      	movs	r2, #9
 8004a9c:	4252      	negs	r2, r2
 8004a9e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	2204      	movs	r2, #4
 8004aa4:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	681b      	ldr	r3, [r3, #0]
 8004aaa:	69db      	ldr	r3, [r3, #28]
 8004aac:	2203      	movs	r2, #3
 8004aae:	4013      	ands	r3, r2
 8004ab0:	d004      	beq.n	8004abc <HAL_TIM_IRQHandler+0xe8>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	0018      	movs	r0, r3
 8004ab6:	f7fe f861 	bl	8002b7c <HAL_TIM_IC_CaptureCallback>
 8004aba:	e007      	b.n	8004acc <HAL_TIM_IRQHandler+0xf8>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	0018      	movs	r0, r3
 8004ac0:	f000 fab4 	bl	800502c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	0018      	movs	r0, r3
 8004ac8:	f000 fab8 	bl	800503c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	2200      	movs	r2, #0
 8004ad0:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8004ad2:	68bb      	ldr	r3, [r7, #8]
 8004ad4:	2210      	movs	r2, #16
 8004ad6:	4013      	ands	r3, r2
 8004ad8:	d022      	beq.n	8004b20 <HAL_TIM_IRQHandler+0x14c>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8004ada:	68fb      	ldr	r3, [r7, #12]
 8004adc:	2210      	movs	r2, #16
 8004ade:	4013      	ands	r3, r2
 8004ae0:	d01e      	beq.n	8004b20 <HAL_TIM_IRQHandler+0x14c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	681b      	ldr	r3, [r3, #0]
 8004ae6:	2211      	movs	r2, #17
 8004ae8:	4252      	negs	r2, r2
 8004aea:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	2208      	movs	r2, #8
 8004af0:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	681b      	ldr	r3, [r3, #0]
 8004af6:	69da      	ldr	r2, [r3, #28]
 8004af8:	23c0      	movs	r3, #192	; 0xc0
 8004afa:	009b      	lsls	r3, r3, #2
 8004afc:	4013      	ands	r3, r2
 8004afe:	d004      	beq.n	8004b0a <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	0018      	movs	r0, r3
 8004b04:	f7fe f83a 	bl	8002b7c <HAL_TIM_IC_CaptureCallback>
 8004b08:	e007      	b.n	8004b1a <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	0018      	movs	r0, r3
 8004b0e:	f000 fa8d 	bl	800502c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	0018      	movs	r0, r3
 8004b16:	f000 fa91 	bl	800503c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	2200      	movs	r2, #0
 8004b1e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8004b20:	68bb      	ldr	r3, [r7, #8]
 8004b22:	2201      	movs	r2, #1
 8004b24:	4013      	ands	r3, r2
 8004b26:	d00c      	beq.n	8004b42 <HAL_TIM_IRQHandler+0x16e>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8004b28:	68fb      	ldr	r3, [r7, #12]
 8004b2a:	2201      	movs	r2, #1
 8004b2c:	4013      	ands	r3, r2
 8004b2e:	d008      	beq.n	8004b42 <HAL_TIM_IRQHandler+0x16e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	681b      	ldr	r3, [r3, #0]
 8004b34:	2202      	movs	r2, #2
 8004b36:	4252      	negs	r2, r2
 8004b38:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	0018      	movs	r0, r3
 8004b3e:	f7fd ff73 	bl	8002a28 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8004b42:	68bb      	ldr	r3, [r7, #8]
 8004b44:	2280      	movs	r2, #128	; 0x80
 8004b46:	4013      	ands	r3, r2
 8004b48:	d00c      	beq.n	8004b64 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004b4a:	68fb      	ldr	r3, [r7, #12]
 8004b4c:	2280      	movs	r2, #128	; 0x80
 8004b4e:	4013      	ands	r3, r2
 8004b50:	d008      	beq.n	8004b64 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	681b      	ldr	r3, [r3, #0]
 8004b56:	2281      	movs	r2, #129	; 0x81
 8004b58:	4252      	negs	r2, r2
 8004b5a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	0018      	movs	r0, r3
 8004b60:	f000 ffac 	bl	8005abc <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8004b64:	68bb      	ldr	r3, [r7, #8]
 8004b66:	2240      	movs	r2, #64	; 0x40
 8004b68:	4013      	ands	r3, r2
 8004b6a:	d00c      	beq.n	8004b86 <HAL_TIM_IRQHandler+0x1b2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8004b6c:	68fb      	ldr	r3, [r7, #12]
 8004b6e:	2240      	movs	r2, #64	; 0x40
 8004b70:	4013      	ands	r3, r2
 8004b72:	d008      	beq.n	8004b86 <HAL_TIM_IRQHandler+0x1b2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	681b      	ldr	r3, [r3, #0]
 8004b78:	2241      	movs	r2, #65	; 0x41
 8004b7a:	4252      	negs	r2, r2
 8004b7c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	0018      	movs	r0, r3
 8004b82:	f000 fa63 	bl	800504c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8004b86:	68bb      	ldr	r3, [r7, #8]
 8004b88:	2220      	movs	r2, #32
 8004b8a:	4013      	ands	r3, r2
 8004b8c:	d00c      	beq.n	8004ba8 <HAL_TIM_IRQHandler+0x1d4>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8004b8e:	68fb      	ldr	r3, [r7, #12]
 8004b90:	2220      	movs	r2, #32
 8004b92:	4013      	ands	r3, r2
 8004b94:	d008      	beq.n	8004ba8 <HAL_TIM_IRQHandler+0x1d4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	681b      	ldr	r3, [r3, #0]
 8004b9a:	2221      	movs	r2, #33	; 0x21
 8004b9c:	4252      	negs	r2, r2
 8004b9e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	0018      	movs	r0, r3
 8004ba4:	f000 ff82 	bl	8005aac <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004ba8:	46c0      	nop			; (mov r8, r8)
 8004baa:	46bd      	mov	sp, r7
 8004bac:	b004      	add	sp, #16
 8004bae:	bd80      	pop	{r7, pc}

08004bb0 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, const TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8004bb0:	b580      	push	{r7, lr}
 8004bb2:	b086      	sub	sp, #24
 8004bb4:	af00      	add	r7, sp, #0
 8004bb6:	60f8      	str	r0, [r7, #12]
 8004bb8:	60b9      	str	r1, [r7, #8]
 8004bba:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004bbc:	2317      	movs	r3, #23
 8004bbe:	18fb      	adds	r3, r7, r3
 8004bc0:	2200      	movs	r2, #0
 8004bc2:	701a      	strb	r2, [r3, #0]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004bc4:	68fb      	ldr	r3, [r7, #12]
 8004bc6:	223c      	movs	r2, #60	; 0x3c
 8004bc8:	5c9b      	ldrb	r3, [r3, r2]
 8004bca:	2b01      	cmp	r3, #1
 8004bcc:	d101      	bne.n	8004bd2 <HAL_TIM_IC_ConfigChannel+0x22>
 8004bce:	2302      	movs	r3, #2
 8004bd0:	e08c      	b.n	8004cec <HAL_TIM_IC_ConfigChannel+0x13c>
 8004bd2:	68fb      	ldr	r3, [r7, #12]
 8004bd4:	223c      	movs	r2, #60	; 0x3c
 8004bd6:	2101      	movs	r1, #1
 8004bd8:	5499      	strb	r1, [r3, r2]

  if (Channel == TIM_CHANNEL_1)
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	2b00      	cmp	r3, #0
 8004bde:	d11b      	bne.n	8004c18 <HAL_TIM_IC_ConfigChannel+0x68>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8004be0:	68fb      	ldr	r3, [r7, #12]
 8004be2:	6818      	ldr	r0, [r3, #0]
 8004be4:	68bb      	ldr	r3, [r7, #8]
 8004be6:	6819      	ldr	r1, [r3, #0]
 8004be8:	68bb      	ldr	r3, [r7, #8]
 8004bea:	685a      	ldr	r2, [r3, #4]
 8004bec:	68bb      	ldr	r3, [r7, #8]
 8004bee:	68db      	ldr	r3, [r3, #12]
 8004bf0:	f000 fcbe 	bl	8005570 <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8004bf4:	68fb      	ldr	r3, [r7, #12]
 8004bf6:	681b      	ldr	r3, [r3, #0]
 8004bf8:	699a      	ldr	r2, [r3, #24]
 8004bfa:	68fb      	ldr	r3, [r7, #12]
 8004bfc:	681b      	ldr	r3, [r3, #0]
 8004bfe:	210c      	movs	r1, #12
 8004c00:	438a      	bics	r2, r1
 8004c02:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8004c04:	68fb      	ldr	r3, [r7, #12]
 8004c06:	681b      	ldr	r3, [r3, #0]
 8004c08:	6999      	ldr	r1, [r3, #24]
 8004c0a:	68bb      	ldr	r3, [r7, #8]
 8004c0c:	689a      	ldr	r2, [r3, #8]
 8004c0e:	68fb      	ldr	r3, [r7, #12]
 8004c10:	681b      	ldr	r3, [r3, #0]
 8004c12:	430a      	orrs	r2, r1
 8004c14:	619a      	str	r2, [r3, #24]
 8004c16:	e062      	b.n	8004cde <HAL_TIM_IC_ConfigChannel+0x12e>
  }
  else if (Channel == TIM_CHANNEL_2)
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	2b04      	cmp	r3, #4
 8004c1c:	d11c      	bne.n	8004c58 <HAL_TIM_IC_ConfigChannel+0xa8>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 8004c1e:	68fb      	ldr	r3, [r7, #12]
 8004c20:	6818      	ldr	r0, [r3, #0]
 8004c22:	68bb      	ldr	r3, [r7, #8]
 8004c24:	6819      	ldr	r1, [r3, #0]
 8004c26:	68bb      	ldr	r3, [r7, #8]
 8004c28:	685a      	ldr	r2, [r3, #4]
 8004c2a:	68bb      	ldr	r3, [r7, #8]
 8004c2c:	68db      	ldr	r3, [r3, #12]
 8004c2e:	f000 fd29 	bl	8005684 <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8004c32:	68fb      	ldr	r3, [r7, #12]
 8004c34:	681b      	ldr	r3, [r3, #0]
 8004c36:	699a      	ldr	r2, [r3, #24]
 8004c38:	68fb      	ldr	r3, [r7, #12]
 8004c3a:	681b      	ldr	r3, [r3, #0]
 8004c3c:	492d      	ldr	r1, [pc, #180]	; (8004cf4 <HAL_TIM_IC_ConfigChannel+0x144>)
 8004c3e:	400a      	ands	r2, r1
 8004c40:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8004c42:	68fb      	ldr	r3, [r7, #12]
 8004c44:	681b      	ldr	r3, [r3, #0]
 8004c46:	6999      	ldr	r1, [r3, #24]
 8004c48:	68bb      	ldr	r3, [r7, #8]
 8004c4a:	689b      	ldr	r3, [r3, #8]
 8004c4c:	021a      	lsls	r2, r3, #8
 8004c4e:	68fb      	ldr	r3, [r7, #12]
 8004c50:	681b      	ldr	r3, [r3, #0]
 8004c52:	430a      	orrs	r2, r1
 8004c54:	619a      	str	r2, [r3, #24]
 8004c56:	e042      	b.n	8004cde <HAL_TIM_IC_ConfigChannel+0x12e>
  }
  else if (Channel == TIM_CHANNEL_3)
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	2b08      	cmp	r3, #8
 8004c5c:	d11b      	bne.n	8004c96 <HAL_TIM_IC_ConfigChannel+0xe6>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8004c5e:	68fb      	ldr	r3, [r7, #12]
 8004c60:	6818      	ldr	r0, [r3, #0]
 8004c62:	68bb      	ldr	r3, [r7, #8]
 8004c64:	6819      	ldr	r1, [r3, #0]
 8004c66:	68bb      	ldr	r3, [r7, #8]
 8004c68:	685a      	ldr	r2, [r3, #4]
 8004c6a:	68bb      	ldr	r3, [r7, #8]
 8004c6c:	68db      	ldr	r3, [r3, #12]
 8004c6e:	f000 fd7d 	bl	800576c <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8004c72:	68fb      	ldr	r3, [r7, #12]
 8004c74:	681b      	ldr	r3, [r3, #0]
 8004c76:	69da      	ldr	r2, [r3, #28]
 8004c78:	68fb      	ldr	r3, [r7, #12]
 8004c7a:	681b      	ldr	r3, [r3, #0]
 8004c7c:	210c      	movs	r1, #12
 8004c7e:	438a      	bics	r2, r1
 8004c80:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8004c82:	68fb      	ldr	r3, [r7, #12]
 8004c84:	681b      	ldr	r3, [r3, #0]
 8004c86:	69d9      	ldr	r1, [r3, #28]
 8004c88:	68bb      	ldr	r3, [r7, #8]
 8004c8a:	689a      	ldr	r2, [r3, #8]
 8004c8c:	68fb      	ldr	r3, [r7, #12]
 8004c8e:	681b      	ldr	r3, [r3, #0]
 8004c90:	430a      	orrs	r2, r1
 8004c92:	61da      	str	r2, [r3, #28]
 8004c94:	e023      	b.n	8004cde <HAL_TIM_IC_ConfigChannel+0x12e>
  }
  else if (Channel == TIM_CHANNEL_4)
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	2b0c      	cmp	r3, #12
 8004c9a:	d11c      	bne.n	8004cd6 <HAL_TIM_IC_ConfigChannel+0x126>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8004c9c:	68fb      	ldr	r3, [r7, #12]
 8004c9e:	6818      	ldr	r0, [r3, #0]
 8004ca0:	68bb      	ldr	r3, [r7, #8]
 8004ca2:	6819      	ldr	r1, [r3, #0]
 8004ca4:	68bb      	ldr	r3, [r7, #8]
 8004ca6:	685a      	ldr	r2, [r3, #4]
 8004ca8:	68bb      	ldr	r3, [r7, #8]
 8004caa:	68db      	ldr	r3, [r3, #12]
 8004cac:	f000 fd9e 	bl	80057ec <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8004cb0:	68fb      	ldr	r3, [r7, #12]
 8004cb2:	681b      	ldr	r3, [r3, #0]
 8004cb4:	69da      	ldr	r2, [r3, #28]
 8004cb6:	68fb      	ldr	r3, [r7, #12]
 8004cb8:	681b      	ldr	r3, [r3, #0]
 8004cba:	490e      	ldr	r1, [pc, #56]	; (8004cf4 <HAL_TIM_IC_ConfigChannel+0x144>)
 8004cbc:	400a      	ands	r2, r1
 8004cbe:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8004cc0:	68fb      	ldr	r3, [r7, #12]
 8004cc2:	681b      	ldr	r3, [r3, #0]
 8004cc4:	69d9      	ldr	r1, [r3, #28]
 8004cc6:	68bb      	ldr	r3, [r7, #8]
 8004cc8:	689b      	ldr	r3, [r3, #8]
 8004cca:	021a      	lsls	r2, r3, #8
 8004ccc:	68fb      	ldr	r3, [r7, #12]
 8004cce:	681b      	ldr	r3, [r3, #0]
 8004cd0:	430a      	orrs	r2, r1
 8004cd2:	61da      	str	r2, [r3, #28]
 8004cd4:	e003      	b.n	8004cde <HAL_TIM_IC_ConfigChannel+0x12e>
  }
  else
  {
    status = HAL_ERROR;
 8004cd6:	2317      	movs	r3, #23
 8004cd8:	18fb      	adds	r3, r7, r3
 8004cda:	2201      	movs	r2, #1
 8004cdc:	701a      	strb	r2, [r3, #0]
  }

  __HAL_UNLOCK(htim);
 8004cde:	68fb      	ldr	r3, [r7, #12]
 8004ce0:	223c      	movs	r2, #60	; 0x3c
 8004ce2:	2100      	movs	r1, #0
 8004ce4:	5499      	strb	r1, [r3, r2]

  return status;
 8004ce6:	2317      	movs	r3, #23
 8004ce8:	18fb      	adds	r3, r7, r3
 8004cea:	781b      	ldrb	r3, [r3, #0]
}
 8004cec:	0018      	movs	r0, r3
 8004cee:	46bd      	mov	sp, r7
 8004cf0:	b006      	add	sp, #24
 8004cf2:	bd80      	pop	{r7, pc}
 8004cf4:	fffff3ff 	.word	0xfffff3ff

08004cf8 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8004cf8:	b580      	push	{r7, lr}
 8004cfa:	b086      	sub	sp, #24
 8004cfc:	af00      	add	r7, sp, #0
 8004cfe:	60f8      	str	r0, [r7, #12]
 8004d00:	60b9      	str	r1, [r7, #8]
 8004d02:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004d04:	2317      	movs	r3, #23
 8004d06:	18fb      	adds	r3, r7, r3
 8004d08:	2200      	movs	r2, #0
 8004d0a:	701a      	strb	r2, [r3, #0]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004d0c:	68fb      	ldr	r3, [r7, #12]
 8004d0e:	223c      	movs	r2, #60	; 0x3c
 8004d10:	5c9b      	ldrb	r3, [r3, r2]
 8004d12:	2b01      	cmp	r3, #1
 8004d14:	d101      	bne.n	8004d1a <HAL_TIM_PWM_ConfigChannel+0x22>
 8004d16:	2302      	movs	r3, #2
 8004d18:	e0ad      	b.n	8004e76 <HAL_TIM_PWM_ConfigChannel+0x17e>
 8004d1a:	68fb      	ldr	r3, [r7, #12]
 8004d1c:	223c      	movs	r2, #60	; 0x3c
 8004d1e:	2101      	movs	r1, #1
 8004d20:	5499      	strb	r1, [r3, r2]

  switch (Channel)
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	2b0c      	cmp	r3, #12
 8004d26:	d100      	bne.n	8004d2a <HAL_TIM_PWM_ConfigChannel+0x32>
 8004d28:	e076      	b.n	8004e18 <HAL_TIM_PWM_ConfigChannel+0x120>
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	2b0c      	cmp	r3, #12
 8004d2e:	d900      	bls.n	8004d32 <HAL_TIM_PWM_ConfigChannel+0x3a>
 8004d30:	e095      	b.n	8004e5e <HAL_TIM_PWM_ConfigChannel+0x166>
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	2b08      	cmp	r3, #8
 8004d36:	d04e      	beq.n	8004dd6 <HAL_TIM_PWM_ConfigChannel+0xde>
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	2b08      	cmp	r3, #8
 8004d3c:	d900      	bls.n	8004d40 <HAL_TIM_PWM_ConfigChannel+0x48>
 8004d3e:	e08e      	b.n	8004e5e <HAL_TIM_PWM_ConfigChannel+0x166>
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	2b00      	cmp	r3, #0
 8004d44:	d003      	beq.n	8004d4e <HAL_TIM_PWM_ConfigChannel+0x56>
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	2b04      	cmp	r3, #4
 8004d4a:	d021      	beq.n	8004d90 <HAL_TIM_PWM_ConfigChannel+0x98>
 8004d4c:	e087      	b.n	8004e5e <HAL_TIM_PWM_ConfigChannel+0x166>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004d4e:	68fb      	ldr	r3, [r7, #12]
 8004d50:	681b      	ldr	r3, [r3, #0]
 8004d52:	68ba      	ldr	r2, [r7, #8]
 8004d54:	0011      	movs	r1, r2
 8004d56:	0018      	movs	r0, r3
 8004d58:	f000 fa0e 	bl	8005178 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004d5c:	68fb      	ldr	r3, [r7, #12]
 8004d5e:	681b      	ldr	r3, [r3, #0]
 8004d60:	699a      	ldr	r2, [r3, #24]
 8004d62:	68fb      	ldr	r3, [r7, #12]
 8004d64:	681b      	ldr	r3, [r3, #0]
 8004d66:	2108      	movs	r1, #8
 8004d68:	430a      	orrs	r2, r1
 8004d6a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004d6c:	68fb      	ldr	r3, [r7, #12]
 8004d6e:	681b      	ldr	r3, [r3, #0]
 8004d70:	699a      	ldr	r2, [r3, #24]
 8004d72:	68fb      	ldr	r3, [r7, #12]
 8004d74:	681b      	ldr	r3, [r3, #0]
 8004d76:	2104      	movs	r1, #4
 8004d78:	438a      	bics	r2, r1
 8004d7a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004d7c:	68fb      	ldr	r3, [r7, #12]
 8004d7e:	681b      	ldr	r3, [r3, #0]
 8004d80:	6999      	ldr	r1, [r3, #24]
 8004d82:	68bb      	ldr	r3, [r7, #8]
 8004d84:	691a      	ldr	r2, [r3, #16]
 8004d86:	68fb      	ldr	r3, [r7, #12]
 8004d88:	681b      	ldr	r3, [r3, #0]
 8004d8a:	430a      	orrs	r2, r1
 8004d8c:	619a      	str	r2, [r3, #24]
      break;
 8004d8e:	e06b      	b.n	8004e68 <HAL_TIM_PWM_ConfigChannel+0x170>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004d90:	68fb      	ldr	r3, [r7, #12]
 8004d92:	681b      	ldr	r3, [r3, #0]
 8004d94:	68ba      	ldr	r2, [r7, #8]
 8004d96:	0011      	movs	r1, r2
 8004d98:	0018      	movs	r0, r3
 8004d9a:	f000 fa75 	bl	8005288 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004d9e:	68fb      	ldr	r3, [r7, #12]
 8004da0:	681b      	ldr	r3, [r3, #0]
 8004da2:	699a      	ldr	r2, [r3, #24]
 8004da4:	68fb      	ldr	r3, [r7, #12]
 8004da6:	681b      	ldr	r3, [r3, #0]
 8004da8:	2180      	movs	r1, #128	; 0x80
 8004daa:	0109      	lsls	r1, r1, #4
 8004dac:	430a      	orrs	r2, r1
 8004dae:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004db0:	68fb      	ldr	r3, [r7, #12]
 8004db2:	681b      	ldr	r3, [r3, #0]
 8004db4:	699a      	ldr	r2, [r3, #24]
 8004db6:	68fb      	ldr	r3, [r7, #12]
 8004db8:	681b      	ldr	r3, [r3, #0]
 8004dba:	4931      	ldr	r1, [pc, #196]	; (8004e80 <HAL_TIM_PWM_ConfigChannel+0x188>)
 8004dbc:	400a      	ands	r2, r1
 8004dbe:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004dc0:	68fb      	ldr	r3, [r7, #12]
 8004dc2:	681b      	ldr	r3, [r3, #0]
 8004dc4:	6999      	ldr	r1, [r3, #24]
 8004dc6:	68bb      	ldr	r3, [r7, #8]
 8004dc8:	691b      	ldr	r3, [r3, #16]
 8004dca:	021a      	lsls	r2, r3, #8
 8004dcc:	68fb      	ldr	r3, [r7, #12]
 8004dce:	681b      	ldr	r3, [r3, #0]
 8004dd0:	430a      	orrs	r2, r1
 8004dd2:	619a      	str	r2, [r3, #24]
      break;
 8004dd4:	e048      	b.n	8004e68 <HAL_TIM_PWM_ConfigChannel+0x170>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004dd6:	68fb      	ldr	r3, [r7, #12]
 8004dd8:	681b      	ldr	r3, [r3, #0]
 8004dda:	68ba      	ldr	r2, [r7, #8]
 8004ddc:	0011      	movs	r1, r2
 8004dde:	0018      	movs	r0, r3
 8004de0:	f000 fad6 	bl	8005390 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8004de4:	68fb      	ldr	r3, [r7, #12]
 8004de6:	681b      	ldr	r3, [r3, #0]
 8004de8:	69da      	ldr	r2, [r3, #28]
 8004dea:	68fb      	ldr	r3, [r7, #12]
 8004dec:	681b      	ldr	r3, [r3, #0]
 8004dee:	2108      	movs	r1, #8
 8004df0:	430a      	orrs	r2, r1
 8004df2:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8004df4:	68fb      	ldr	r3, [r7, #12]
 8004df6:	681b      	ldr	r3, [r3, #0]
 8004df8:	69da      	ldr	r2, [r3, #28]
 8004dfa:	68fb      	ldr	r3, [r7, #12]
 8004dfc:	681b      	ldr	r3, [r3, #0]
 8004dfe:	2104      	movs	r1, #4
 8004e00:	438a      	bics	r2, r1
 8004e02:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8004e04:	68fb      	ldr	r3, [r7, #12]
 8004e06:	681b      	ldr	r3, [r3, #0]
 8004e08:	69d9      	ldr	r1, [r3, #28]
 8004e0a:	68bb      	ldr	r3, [r7, #8]
 8004e0c:	691a      	ldr	r2, [r3, #16]
 8004e0e:	68fb      	ldr	r3, [r7, #12]
 8004e10:	681b      	ldr	r3, [r3, #0]
 8004e12:	430a      	orrs	r2, r1
 8004e14:	61da      	str	r2, [r3, #28]
      break;
 8004e16:	e027      	b.n	8004e68 <HAL_TIM_PWM_ConfigChannel+0x170>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004e18:	68fb      	ldr	r3, [r7, #12]
 8004e1a:	681b      	ldr	r3, [r3, #0]
 8004e1c:	68ba      	ldr	r2, [r7, #8]
 8004e1e:	0011      	movs	r1, r2
 8004e20:	0018      	movs	r0, r3
 8004e22:	f000 fb3b 	bl	800549c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8004e26:	68fb      	ldr	r3, [r7, #12]
 8004e28:	681b      	ldr	r3, [r3, #0]
 8004e2a:	69da      	ldr	r2, [r3, #28]
 8004e2c:	68fb      	ldr	r3, [r7, #12]
 8004e2e:	681b      	ldr	r3, [r3, #0]
 8004e30:	2180      	movs	r1, #128	; 0x80
 8004e32:	0109      	lsls	r1, r1, #4
 8004e34:	430a      	orrs	r2, r1
 8004e36:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8004e38:	68fb      	ldr	r3, [r7, #12]
 8004e3a:	681b      	ldr	r3, [r3, #0]
 8004e3c:	69da      	ldr	r2, [r3, #28]
 8004e3e:	68fb      	ldr	r3, [r7, #12]
 8004e40:	681b      	ldr	r3, [r3, #0]
 8004e42:	490f      	ldr	r1, [pc, #60]	; (8004e80 <HAL_TIM_PWM_ConfigChannel+0x188>)
 8004e44:	400a      	ands	r2, r1
 8004e46:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8004e48:	68fb      	ldr	r3, [r7, #12]
 8004e4a:	681b      	ldr	r3, [r3, #0]
 8004e4c:	69d9      	ldr	r1, [r3, #28]
 8004e4e:	68bb      	ldr	r3, [r7, #8]
 8004e50:	691b      	ldr	r3, [r3, #16]
 8004e52:	021a      	lsls	r2, r3, #8
 8004e54:	68fb      	ldr	r3, [r7, #12]
 8004e56:	681b      	ldr	r3, [r3, #0]
 8004e58:	430a      	orrs	r2, r1
 8004e5a:	61da      	str	r2, [r3, #28]
      break;
 8004e5c:	e004      	b.n	8004e68 <HAL_TIM_PWM_ConfigChannel+0x170>
    }

    default:
      status = HAL_ERROR;
 8004e5e:	2317      	movs	r3, #23
 8004e60:	18fb      	adds	r3, r7, r3
 8004e62:	2201      	movs	r2, #1
 8004e64:	701a      	strb	r2, [r3, #0]
      break;
 8004e66:	46c0      	nop			; (mov r8, r8)
  }

  __HAL_UNLOCK(htim);
 8004e68:	68fb      	ldr	r3, [r7, #12]
 8004e6a:	223c      	movs	r2, #60	; 0x3c
 8004e6c:	2100      	movs	r1, #0
 8004e6e:	5499      	strb	r1, [r3, r2]

  return status;
 8004e70:	2317      	movs	r3, #23
 8004e72:	18fb      	adds	r3, r7, r3
 8004e74:	781b      	ldrb	r3, [r3, #0]
}
 8004e76:	0018      	movs	r0, r3
 8004e78:	46bd      	mov	sp, r7
 8004e7a:	b006      	add	sp, #24
 8004e7c:	bd80      	pop	{r7, pc}
 8004e7e:	46c0      	nop			; (mov r8, r8)
 8004e80:	fffffbff 	.word	0xfffffbff

08004e84 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004e84:	b580      	push	{r7, lr}
 8004e86:	b084      	sub	sp, #16
 8004e88:	af00      	add	r7, sp, #0
 8004e8a:	6078      	str	r0, [r7, #4]
 8004e8c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004e8e:	230f      	movs	r3, #15
 8004e90:	18fb      	adds	r3, r7, r3
 8004e92:	2200      	movs	r2, #0
 8004e94:	701a      	strb	r2, [r3, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	223c      	movs	r2, #60	; 0x3c
 8004e9a:	5c9b      	ldrb	r3, [r3, r2]
 8004e9c:	2b01      	cmp	r3, #1
 8004e9e:	d101      	bne.n	8004ea4 <HAL_TIM_ConfigClockSource+0x20>
 8004ea0:	2302      	movs	r3, #2
 8004ea2:	e0bc      	b.n	800501e <HAL_TIM_ConfigClockSource+0x19a>
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	223c      	movs	r2, #60	; 0x3c
 8004ea8:	2101      	movs	r1, #1
 8004eaa:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	223d      	movs	r2, #61	; 0x3d
 8004eb0:	2102      	movs	r1, #2
 8004eb2:	5499      	strb	r1, [r3, r2]

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	681b      	ldr	r3, [r3, #0]
 8004eb8:	689b      	ldr	r3, [r3, #8]
 8004eba:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004ebc:	68bb      	ldr	r3, [r7, #8]
 8004ebe:	2277      	movs	r2, #119	; 0x77
 8004ec0:	4393      	bics	r3, r2
 8004ec2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004ec4:	68bb      	ldr	r3, [r7, #8]
 8004ec6:	4a58      	ldr	r2, [pc, #352]	; (8005028 <HAL_TIM_ConfigClockSource+0x1a4>)
 8004ec8:	4013      	ands	r3, r2
 8004eca:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	681b      	ldr	r3, [r3, #0]
 8004ed0:	68ba      	ldr	r2, [r7, #8]
 8004ed2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004ed4:	683b      	ldr	r3, [r7, #0]
 8004ed6:	681b      	ldr	r3, [r3, #0]
 8004ed8:	2280      	movs	r2, #128	; 0x80
 8004eda:	0192      	lsls	r2, r2, #6
 8004edc:	4293      	cmp	r3, r2
 8004ede:	d040      	beq.n	8004f62 <HAL_TIM_ConfigClockSource+0xde>
 8004ee0:	2280      	movs	r2, #128	; 0x80
 8004ee2:	0192      	lsls	r2, r2, #6
 8004ee4:	4293      	cmp	r3, r2
 8004ee6:	d900      	bls.n	8004eea <HAL_TIM_ConfigClockSource+0x66>
 8004ee8:	e088      	b.n	8004ffc <HAL_TIM_ConfigClockSource+0x178>
 8004eea:	2280      	movs	r2, #128	; 0x80
 8004eec:	0152      	lsls	r2, r2, #5
 8004eee:	4293      	cmp	r3, r2
 8004ef0:	d100      	bne.n	8004ef4 <HAL_TIM_ConfigClockSource+0x70>
 8004ef2:	e088      	b.n	8005006 <HAL_TIM_ConfigClockSource+0x182>
 8004ef4:	2280      	movs	r2, #128	; 0x80
 8004ef6:	0152      	lsls	r2, r2, #5
 8004ef8:	4293      	cmp	r3, r2
 8004efa:	d900      	bls.n	8004efe <HAL_TIM_ConfigClockSource+0x7a>
 8004efc:	e07e      	b.n	8004ffc <HAL_TIM_ConfigClockSource+0x178>
 8004efe:	2b70      	cmp	r3, #112	; 0x70
 8004f00:	d018      	beq.n	8004f34 <HAL_TIM_ConfigClockSource+0xb0>
 8004f02:	d900      	bls.n	8004f06 <HAL_TIM_ConfigClockSource+0x82>
 8004f04:	e07a      	b.n	8004ffc <HAL_TIM_ConfigClockSource+0x178>
 8004f06:	2b60      	cmp	r3, #96	; 0x60
 8004f08:	d04f      	beq.n	8004faa <HAL_TIM_ConfigClockSource+0x126>
 8004f0a:	d900      	bls.n	8004f0e <HAL_TIM_ConfigClockSource+0x8a>
 8004f0c:	e076      	b.n	8004ffc <HAL_TIM_ConfigClockSource+0x178>
 8004f0e:	2b50      	cmp	r3, #80	; 0x50
 8004f10:	d03b      	beq.n	8004f8a <HAL_TIM_ConfigClockSource+0x106>
 8004f12:	d900      	bls.n	8004f16 <HAL_TIM_ConfigClockSource+0x92>
 8004f14:	e072      	b.n	8004ffc <HAL_TIM_ConfigClockSource+0x178>
 8004f16:	2b40      	cmp	r3, #64	; 0x40
 8004f18:	d057      	beq.n	8004fca <HAL_TIM_ConfigClockSource+0x146>
 8004f1a:	d900      	bls.n	8004f1e <HAL_TIM_ConfigClockSource+0x9a>
 8004f1c:	e06e      	b.n	8004ffc <HAL_TIM_ConfigClockSource+0x178>
 8004f1e:	2b30      	cmp	r3, #48	; 0x30
 8004f20:	d063      	beq.n	8004fea <HAL_TIM_ConfigClockSource+0x166>
 8004f22:	d86b      	bhi.n	8004ffc <HAL_TIM_ConfigClockSource+0x178>
 8004f24:	2b20      	cmp	r3, #32
 8004f26:	d060      	beq.n	8004fea <HAL_TIM_ConfigClockSource+0x166>
 8004f28:	d868      	bhi.n	8004ffc <HAL_TIM_ConfigClockSource+0x178>
 8004f2a:	2b00      	cmp	r3, #0
 8004f2c:	d05d      	beq.n	8004fea <HAL_TIM_ConfigClockSource+0x166>
 8004f2e:	2b10      	cmp	r3, #16
 8004f30:	d05b      	beq.n	8004fea <HAL_TIM_ConfigClockSource+0x166>
 8004f32:	e063      	b.n	8004ffc <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	6818      	ldr	r0, [r3, #0]
 8004f38:	683b      	ldr	r3, [r7, #0]
 8004f3a:	6899      	ldr	r1, [r3, #8]
 8004f3c:	683b      	ldr	r3, [r7, #0]
 8004f3e:	685a      	ldr	r2, [r3, #4]
 8004f40:	683b      	ldr	r3, [r7, #0]
 8004f42:	68db      	ldr	r3, [r3, #12]
 8004f44:	f000 fcb2 	bl	80058ac <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	681b      	ldr	r3, [r3, #0]
 8004f4c:	689b      	ldr	r3, [r3, #8]
 8004f4e:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004f50:	68bb      	ldr	r3, [r7, #8]
 8004f52:	2277      	movs	r2, #119	; 0x77
 8004f54:	4313      	orrs	r3, r2
 8004f56:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	681b      	ldr	r3, [r3, #0]
 8004f5c:	68ba      	ldr	r2, [r7, #8]
 8004f5e:	609a      	str	r2, [r3, #8]
      break;
 8004f60:	e052      	b.n	8005008 <HAL_TIM_ConfigClockSource+0x184>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	6818      	ldr	r0, [r3, #0]
 8004f66:	683b      	ldr	r3, [r7, #0]
 8004f68:	6899      	ldr	r1, [r3, #8]
 8004f6a:	683b      	ldr	r3, [r7, #0]
 8004f6c:	685a      	ldr	r2, [r3, #4]
 8004f6e:	683b      	ldr	r3, [r7, #0]
 8004f70:	68db      	ldr	r3, [r3, #12]
 8004f72:	f000 fc9b 	bl	80058ac <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	681b      	ldr	r3, [r3, #0]
 8004f7a:	689a      	ldr	r2, [r3, #8]
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	681b      	ldr	r3, [r3, #0]
 8004f80:	2180      	movs	r1, #128	; 0x80
 8004f82:	01c9      	lsls	r1, r1, #7
 8004f84:	430a      	orrs	r2, r1
 8004f86:	609a      	str	r2, [r3, #8]
      break;
 8004f88:	e03e      	b.n	8005008 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	6818      	ldr	r0, [r3, #0]
 8004f8e:	683b      	ldr	r3, [r7, #0]
 8004f90:	6859      	ldr	r1, [r3, #4]
 8004f92:	683b      	ldr	r3, [r7, #0]
 8004f94:	68db      	ldr	r3, [r3, #12]
 8004f96:	001a      	movs	r2, r3
 8004f98:	f000 fb46 	bl	8005628 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	681b      	ldr	r3, [r3, #0]
 8004fa0:	2150      	movs	r1, #80	; 0x50
 8004fa2:	0018      	movs	r0, r3
 8004fa4:	f000 fc68 	bl	8005878 <TIM_ITRx_SetConfig>
      break;
 8004fa8:	e02e      	b.n	8005008 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	6818      	ldr	r0, [r3, #0]
 8004fae:	683b      	ldr	r3, [r7, #0]
 8004fb0:	6859      	ldr	r1, [r3, #4]
 8004fb2:	683b      	ldr	r3, [r7, #0]
 8004fb4:	68db      	ldr	r3, [r3, #12]
 8004fb6:	001a      	movs	r2, r3
 8004fb8:	f000 fba6 	bl	8005708 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	681b      	ldr	r3, [r3, #0]
 8004fc0:	2160      	movs	r1, #96	; 0x60
 8004fc2:	0018      	movs	r0, r3
 8004fc4:	f000 fc58 	bl	8005878 <TIM_ITRx_SetConfig>
      break;
 8004fc8:	e01e      	b.n	8005008 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	6818      	ldr	r0, [r3, #0]
 8004fce:	683b      	ldr	r3, [r7, #0]
 8004fd0:	6859      	ldr	r1, [r3, #4]
 8004fd2:	683b      	ldr	r3, [r7, #0]
 8004fd4:	68db      	ldr	r3, [r3, #12]
 8004fd6:	001a      	movs	r2, r3
 8004fd8:	f000 fb26 	bl	8005628 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	681b      	ldr	r3, [r3, #0]
 8004fe0:	2140      	movs	r1, #64	; 0x40
 8004fe2:	0018      	movs	r0, r3
 8004fe4:	f000 fc48 	bl	8005878 <TIM_ITRx_SetConfig>
      break;
 8004fe8:	e00e      	b.n	8005008 <HAL_TIM_ConfigClockSource+0x184>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	681a      	ldr	r2, [r3, #0]
 8004fee:	683b      	ldr	r3, [r7, #0]
 8004ff0:	681b      	ldr	r3, [r3, #0]
 8004ff2:	0019      	movs	r1, r3
 8004ff4:	0010      	movs	r0, r2
 8004ff6:	f000 fc3f 	bl	8005878 <TIM_ITRx_SetConfig>
      break;
 8004ffa:	e005      	b.n	8005008 <HAL_TIM_ConfigClockSource+0x184>
    }

    default:
      status = HAL_ERROR;
 8004ffc:	230f      	movs	r3, #15
 8004ffe:	18fb      	adds	r3, r7, r3
 8005000:	2201      	movs	r2, #1
 8005002:	701a      	strb	r2, [r3, #0]
      break;
 8005004:	e000      	b.n	8005008 <HAL_TIM_ConfigClockSource+0x184>
      break;
 8005006:	46c0      	nop			; (mov r8, r8)
  }
  htim->State = HAL_TIM_STATE_READY;
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	223d      	movs	r2, #61	; 0x3d
 800500c:	2101      	movs	r1, #1
 800500e:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	223c      	movs	r2, #60	; 0x3c
 8005014:	2100      	movs	r1, #0
 8005016:	5499      	strb	r1, [r3, r2]

  return status;
 8005018:	230f      	movs	r3, #15
 800501a:	18fb      	adds	r3, r7, r3
 800501c:	781b      	ldrb	r3, [r3, #0]
}
 800501e:	0018      	movs	r0, r3
 8005020:	46bd      	mov	sp, r7
 8005022:	b004      	add	sp, #16
 8005024:	bd80      	pop	{r7, pc}
 8005026:	46c0      	nop			; (mov r8, r8)
 8005028:	ffff00ff 	.word	0xffff00ff

0800502c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800502c:	b580      	push	{r7, lr}
 800502e:	b082      	sub	sp, #8
 8005030:	af00      	add	r7, sp, #0
 8005032:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005034:	46c0      	nop			; (mov r8, r8)
 8005036:	46bd      	mov	sp, r7
 8005038:	b002      	add	sp, #8
 800503a:	bd80      	pop	{r7, pc}

0800503c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800503c:	b580      	push	{r7, lr}
 800503e:	b082      	sub	sp, #8
 8005040:	af00      	add	r7, sp, #0
 8005042:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005044:	46c0      	nop			; (mov r8, r8)
 8005046:	46bd      	mov	sp, r7
 8005048:	b002      	add	sp, #8
 800504a:	bd80      	pop	{r7, pc}

0800504c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800504c:	b580      	push	{r7, lr}
 800504e:	b082      	sub	sp, #8
 8005050:	af00      	add	r7, sp, #0
 8005052:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005054:	46c0      	nop			; (mov r8, r8)
 8005056:	46bd      	mov	sp, r7
 8005058:	b002      	add	sp, #8
 800505a:	bd80      	pop	{r7, pc}

0800505c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800505c:	b580      	push	{r7, lr}
 800505e:	b084      	sub	sp, #16
 8005060:	af00      	add	r7, sp, #0
 8005062:	6078      	str	r0, [r7, #4]
 8005064:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	681b      	ldr	r3, [r3, #0]
 800506a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	4a3b      	ldr	r2, [pc, #236]	; (800515c <TIM_Base_SetConfig+0x100>)
 8005070:	4293      	cmp	r3, r2
 8005072:	d008      	beq.n	8005086 <TIM_Base_SetConfig+0x2a>
 8005074:	687a      	ldr	r2, [r7, #4]
 8005076:	2380      	movs	r3, #128	; 0x80
 8005078:	05db      	lsls	r3, r3, #23
 800507a:	429a      	cmp	r2, r3
 800507c:	d003      	beq.n	8005086 <TIM_Base_SetConfig+0x2a>
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	4a37      	ldr	r2, [pc, #220]	; (8005160 <TIM_Base_SetConfig+0x104>)
 8005082:	4293      	cmp	r3, r2
 8005084:	d108      	bne.n	8005098 <TIM_Base_SetConfig+0x3c>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005086:	68fb      	ldr	r3, [r7, #12]
 8005088:	2270      	movs	r2, #112	; 0x70
 800508a:	4393      	bics	r3, r2
 800508c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800508e:	683b      	ldr	r3, [r7, #0]
 8005090:	685b      	ldr	r3, [r3, #4]
 8005092:	68fa      	ldr	r2, [r7, #12]
 8005094:	4313      	orrs	r3, r2
 8005096:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	4a30      	ldr	r2, [pc, #192]	; (800515c <TIM_Base_SetConfig+0x100>)
 800509c:	4293      	cmp	r3, r2
 800509e:	d018      	beq.n	80050d2 <TIM_Base_SetConfig+0x76>
 80050a0:	687a      	ldr	r2, [r7, #4]
 80050a2:	2380      	movs	r3, #128	; 0x80
 80050a4:	05db      	lsls	r3, r3, #23
 80050a6:	429a      	cmp	r2, r3
 80050a8:	d013      	beq.n	80050d2 <TIM_Base_SetConfig+0x76>
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	4a2c      	ldr	r2, [pc, #176]	; (8005160 <TIM_Base_SetConfig+0x104>)
 80050ae:	4293      	cmp	r3, r2
 80050b0:	d00f      	beq.n	80050d2 <TIM_Base_SetConfig+0x76>
 80050b2:	687b      	ldr	r3, [r7, #4]
 80050b4:	4a2b      	ldr	r2, [pc, #172]	; (8005164 <TIM_Base_SetConfig+0x108>)
 80050b6:	4293      	cmp	r3, r2
 80050b8:	d00b      	beq.n	80050d2 <TIM_Base_SetConfig+0x76>
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	4a2a      	ldr	r2, [pc, #168]	; (8005168 <TIM_Base_SetConfig+0x10c>)
 80050be:	4293      	cmp	r3, r2
 80050c0:	d007      	beq.n	80050d2 <TIM_Base_SetConfig+0x76>
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	4a29      	ldr	r2, [pc, #164]	; (800516c <TIM_Base_SetConfig+0x110>)
 80050c6:	4293      	cmp	r3, r2
 80050c8:	d003      	beq.n	80050d2 <TIM_Base_SetConfig+0x76>
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	4a28      	ldr	r2, [pc, #160]	; (8005170 <TIM_Base_SetConfig+0x114>)
 80050ce:	4293      	cmp	r3, r2
 80050d0:	d108      	bne.n	80050e4 <TIM_Base_SetConfig+0x88>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80050d2:	68fb      	ldr	r3, [r7, #12]
 80050d4:	4a27      	ldr	r2, [pc, #156]	; (8005174 <TIM_Base_SetConfig+0x118>)
 80050d6:	4013      	ands	r3, r2
 80050d8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80050da:	683b      	ldr	r3, [r7, #0]
 80050dc:	68db      	ldr	r3, [r3, #12]
 80050de:	68fa      	ldr	r2, [r7, #12]
 80050e0:	4313      	orrs	r3, r2
 80050e2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80050e4:	68fb      	ldr	r3, [r7, #12]
 80050e6:	2280      	movs	r2, #128	; 0x80
 80050e8:	4393      	bics	r3, r2
 80050ea:	001a      	movs	r2, r3
 80050ec:	683b      	ldr	r3, [r7, #0]
 80050ee:	695b      	ldr	r3, [r3, #20]
 80050f0:	4313      	orrs	r3, r2
 80050f2:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	68fa      	ldr	r2, [r7, #12]
 80050f8:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80050fa:	683b      	ldr	r3, [r7, #0]
 80050fc:	689a      	ldr	r2, [r3, #8]
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005102:	683b      	ldr	r3, [r7, #0]
 8005104:	681a      	ldr	r2, [r3, #0]
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	4a13      	ldr	r2, [pc, #76]	; (800515c <TIM_Base_SetConfig+0x100>)
 800510e:	4293      	cmp	r3, r2
 8005110:	d00b      	beq.n	800512a <TIM_Base_SetConfig+0xce>
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	4a14      	ldr	r2, [pc, #80]	; (8005168 <TIM_Base_SetConfig+0x10c>)
 8005116:	4293      	cmp	r3, r2
 8005118:	d007      	beq.n	800512a <TIM_Base_SetConfig+0xce>
 800511a:	687b      	ldr	r3, [r7, #4]
 800511c:	4a13      	ldr	r2, [pc, #76]	; (800516c <TIM_Base_SetConfig+0x110>)
 800511e:	4293      	cmp	r3, r2
 8005120:	d003      	beq.n	800512a <TIM_Base_SetConfig+0xce>
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	4a12      	ldr	r2, [pc, #72]	; (8005170 <TIM_Base_SetConfig+0x114>)
 8005126:	4293      	cmp	r3, r2
 8005128:	d103      	bne.n	8005132 <TIM_Base_SetConfig+0xd6>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800512a:	683b      	ldr	r3, [r7, #0]
 800512c:	691a      	ldr	r2, [r3, #16]
 800512e:	687b      	ldr	r3, [r7, #4]
 8005130:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	2201      	movs	r2, #1
 8005136:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	691b      	ldr	r3, [r3, #16]
 800513c:	2201      	movs	r2, #1
 800513e:	4013      	ands	r3, r2
 8005140:	2b01      	cmp	r3, #1
 8005142:	d106      	bne.n	8005152 <TIM_Base_SetConfig+0xf6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	691b      	ldr	r3, [r3, #16]
 8005148:	2201      	movs	r2, #1
 800514a:	4393      	bics	r3, r2
 800514c:	001a      	movs	r2, r3
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	611a      	str	r2, [r3, #16]
  }
}
 8005152:	46c0      	nop			; (mov r8, r8)
 8005154:	46bd      	mov	sp, r7
 8005156:	b004      	add	sp, #16
 8005158:	bd80      	pop	{r7, pc}
 800515a:	46c0      	nop			; (mov r8, r8)
 800515c:	40012c00 	.word	0x40012c00
 8005160:	40000400 	.word	0x40000400
 8005164:	40002000 	.word	0x40002000
 8005168:	40014000 	.word	0x40014000
 800516c:	40014400 	.word	0x40014400
 8005170:	40014800 	.word	0x40014800
 8005174:	fffffcff 	.word	0xfffffcff

08005178 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005178:	b580      	push	{r7, lr}
 800517a:	b086      	sub	sp, #24
 800517c:	af00      	add	r7, sp, #0
 800517e:	6078      	str	r0, [r7, #4]
 8005180:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	6a1b      	ldr	r3, [r3, #32]
 8005186:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	6a1b      	ldr	r3, [r3, #32]
 800518c:	2201      	movs	r2, #1
 800518e:	4393      	bics	r3, r2
 8005190:	001a      	movs	r2, r3
 8005192:	687b      	ldr	r3, [r7, #4]
 8005194:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	685b      	ldr	r3, [r3, #4]
 800519a:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	699b      	ldr	r3, [r3, #24]
 80051a0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80051a2:	68fb      	ldr	r3, [r7, #12]
 80051a4:	2270      	movs	r2, #112	; 0x70
 80051a6:	4393      	bics	r3, r2
 80051a8:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80051aa:	68fb      	ldr	r3, [r7, #12]
 80051ac:	2203      	movs	r2, #3
 80051ae:	4393      	bics	r3, r2
 80051b0:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80051b2:	683b      	ldr	r3, [r7, #0]
 80051b4:	681b      	ldr	r3, [r3, #0]
 80051b6:	68fa      	ldr	r2, [r7, #12]
 80051b8:	4313      	orrs	r3, r2
 80051ba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80051bc:	697b      	ldr	r3, [r7, #20]
 80051be:	2202      	movs	r2, #2
 80051c0:	4393      	bics	r3, r2
 80051c2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80051c4:	683b      	ldr	r3, [r7, #0]
 80051c6:	689b      	ldr	r3, [r3, #8]
 80051c8:	697a      	ldr	r2, [r7, #20]
 80051ca:	4313      	orrs	r3, r2
 80051cc:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	4a27      	ldr	r2, [pc, #156]	; (8005270 <TIM_OC1_SetConfig+0xf8>)
 80051d2:	4293      	cmp	r3, r2
 80051d4:	d00b      	beq.n	80051ee <TIM_OC1_SetConfig+0x76>
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	4a26      	ldr	r2, [pc, #152]	; (8005274 <TIM_OC1_SetConfig+0xfc>)
 80051da:	4293      	cmp	r3, r2
 80051dc:	d007      	beq.n	80051ee <TIM_OC1_SetConfig+0x76>
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	4a25      	ldr	r2, [pc, #148]	; (8005278 <TIM_OC1_SetConfig+0x100>)
 80051e2:	4293      	cmp	r3, r2
 80051e4:	d003      	beq.n	80051ee <TIM_OC1_SetConfig+0x76>
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	4a24      	ldr	r2, [pc, #144]	; (800527c <TIM_OC1_SetConfig+0x104>)
 80051ea:	4293      	cmp	r3, r2
 80051ec:	d10c      	bne.n	8005208 <TIM_OC1_SetConfig+0x90>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80051ee:	697b      	ldr	r3, [r7, #20]
 80051f0:	2208      	movs	r2, #8
 80051f2:	4393      	bics	r3, r2
 80051f4:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80051f6:	683b      	ldr	r3, [r7, #0]
 80051f8:	68db      	ldr	r3, [r3, #12]
 80051fa:	697a      	ldr	r2, [r7, #20]
 80051fc:	4313      	orrs	r3, r2
 80051fe:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8005200:	697b      	ldr	r3, [r7, #20]
 8005202:	2204      	movs	r2, #4
 8005204:	4393      	bics	r3, r2
 8005206:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	4a19      	ldr	r2, [pc, #100]	; (8005270 <TIM_OC1_SetConfig+0xf8>)
 800520c:	4293      	cmp	r3, r2
 800520e:	d00b      	beq.n	8005228 <TIM_OC1_SetConfig+0xb0>
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	4a18      	ldr	r2, [pc, #96]	; (8005274 <TIM_OC1_SetConfig+0xfc>)
 8005214:	4293      	cmp	r3, r2
 8005216:	d007      	beq.n	8005228 <TIM_OC1_SetConfig+0xb0>
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	4a17      	ldr	r2, [pc, #92]	; (8005278 <TIM_OC1_SetConfig+0x100>)
 800521c:	4293      	cmp	r3, r2
 800521e:	d003      	beq.n	8005228 <TIM_OC1_SetConfig+0xb0>
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	4a16      	ldr	r2, [pc, #88]	; (800527c <TIM_OC1_SetConfig+0x104>)
 8005224:	4293      	cmp	r3, r2
 8005226:	d111      	bne.n	800524c <TIM_OC1_SetConfig+0xd4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8005228:	693b      	ldr	r3, [r7, #16]
 800522a:	4a15      	ldr	r2, [pc, #84]	; (8005280 <TIM_OC1_SetConfig+0x108>)
 800522c:	4013      	ands	r3, r2
 800522e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8005230:	693b      	ldr	r3, [r7, #16]
 8005232:	4a14      	ldr	r2, [pc, #80]	; (8005284 <TIM_OC1_SetConfig+0x10c>)
 8005234:	4013      	ands	r3, r2
 8005236:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8005238:	683b      	ldr	r3, [r7, #0]
 800523a:	695b      	ldr	r3, [r3, #20]
 800523c:	693a      	ldr	r2, [r7, #16]
 800523e:	4313      	orrs	r3, r2
 8005240:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005242:	683b      	ldr	r3, [r7, #0]
 8005244:	699b      	ldr	r3, [r3, #24]
 8005246:	693a      	ldr	r2, [r7, #16]
 8005248:	4313      	orrs	r3, r2
 800524a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	693a      	ldr	r2, [r7, #16]
 8005250:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	68fa      	ldr	r2, [r7, #12]
 8005256:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8005258:	683b      	ldr	r3, [r7, #0]
 800525a:	685a      	ldr	r2, [r3, #4]
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	697a      	ldr	r2, [r7, #20]
 8005264:	621a      	str	r2, [r3, #32]
}
 8005266:	46c0      	nop			; (mov r8, r8)
 8005268:	46bd      	mov	sp, r7
 800526a:	b006      	add	sp, #24
 800526c:	bd80      	pop	{r7, pc}
 800526e:	46c0      	nop			; (mov r8, r8)
 8005270:	40012c00 	.word	0x40012c00
 8005274:	40014000 	.word	0x40014000
 8005278:	40014400 	.word	0x40014400
 800527c:	40014800 	.word	0x40014800
 8005280:	fffffeff 	.word	0xfffffeff
 8005284:	fffffdff 	.word	0xfffffdff

08005288 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005288:	b580      	push	{r7, lr}
 800528a:	b086      	sub	sp, #24
 800528c:	af00      	add	r7, sp, #0
 800528e:	6078      	str	r0, [r7, #4]
 8005290:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	6a1b      	ldr	r3, [r3, #32]
 8005296:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	6a1b      	ldr	r3, [r3, #32]
 800529c:	2210      	movs	r2, #16
 800529e:	4393      	bics	r3, r2
 80052a0:	001a      	movs	r2, r3
 80052a2:	687b      	ldr	r3, [r7, #4]
 80052a4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	685b      	ldr	r3, [r3, #4]
 80052aa:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	699b      	ldr	r3, [r3, #24]
 80052b0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80052b2:	68fb      	ldr	r3, [r7, #12]
 80052b4:	4a2e      	ldr	r2, [pc, #184]	; (8005370 <TIM_OC2_SetConfig+0xe8>)
 80052b6:	4013      	ands	r3, r2
 80052b8:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80052ba:	68fb      	ldr	r3, [r7, #12]
 80052bc:	4a2d      	ldr	r2, [pc, #180]	; (8005374 <TIM_OC2_SetConfig+0xec>)
 80052be:	4013      	ands	r3, r2
 80052c0:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80052c2:	683b      	ldr	r3, [r7, #0]
 80052c4:	681b      	ldr	r3, [r3, #0]
 80052c6:	021b      	lsls	r3, r3, #8
 80052c8:	68fa      	ldr	r2, [r7, #12]
 80052ca:	4313      	orrs	r3, r2
 80052cc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80052ce:	697b      	ldr	r3, [r7, #20]
 80052d0:	2220      	movs	r2, #32
 80052d2:	4393      	bics	r3, r2
 80052d4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80052d6:	683b      	ldr	r3, [r7, #0]
 80052d8:	689b      	ldr	r3, [r3, #8]
 80052da:	011b      	lsls	r3, r3, #4
 80052dc:	697a      	ldr	r2, [r7, #20]
 80052de:	4313      	orrs	r3, r2
 80052e0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	4a24      	ldr	r2, [pc, #144]	; (8005378 <TIM_OC2_SetConfig+0xf0>)
 80052e6:	4293      	cmp	r3, r2
 80052e8:	d10d      	bne.n	8005306 <TIM_OC2_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80052ea:	697b      	ldr	r3, [r7, #20]
 80052ec:	2280      	movs	r2, #128	; 0x80
 80052ee:	4393      	bics	r3, r2
 80052f0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80052f2:	683b      	ldr	r3, [r7, #0]
 80052f4:	68db      	ldr	r3, [r3, #12]
 80052f6:	011b      	lsls	r3, r3, #4
 80052f8:	697a      	ldr	r2, [r7, #20]
 80052fa:	4313      	orrs	r3, r2
 80052fc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80052fe:	697b      	ldr	r3, [r7, #20]
 8005300:	2240      	movs	r2, #64	; 0x40
 8005302:	4393      	bics	r3, r2
 8005304:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	4a1b      	ldr	r2, [pc, #108]	; (8005378 <TIM_OC2_SetConfig+0xf0>)
 800530a:	4293      	cmp	r3, r2
 800530c:	d00b      	beq.n	8005326 <TIM_OC2_SetConfig+0x9e>
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	4a1a      	ldr	r2, [pc, #104]	; (800537c <TIM_OC2_SetConfig+0xf4>)
 8005312:	4293      	cmp	r3, r2
 8005314:	d007      	beq.n	8005326 <TIM_OC2_SetConfig+0x9e>
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	4a19      	ldr	r2, [pc, #100]	; (8005380 <TIM_OC2_SetConfig+0xf8>)
 800531a:	4293      	cmp	r3, r2
 800531c:	d003      	beq.n	8005326 <TIM_OC2_SetConfig+0x9e>
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	4a18      	ldr	r2, [pc, #96]	; (8005384 <TIM_OC2_SetConfig+0xfc>)
 8005322:	4293      	cmp	r3, r2
 8005324:	d113      	bne.n	800534e <TIM_OC2_SetConfig+0xc6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005326:	693b      	ldr	r3, [r7, #16]
 8005328:	4a17      	ldr	r2, [pc, #92]	; (8005388 <TIM_OC2_SetConfig+0x100>)
 800532a:	4013      	ands	r3, r2
 800532c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800532e:	693b      	ldr	r3, [r7, #16]
 8005330:	4a16      	ldr	r2, [pc, #88]	; (800538c <TIM_OC2_SetConfig+0x104>)
 8005332:	4013      	ands	r3, r2
 8005334:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005336:	683b      	ldr	r3, [r7, #0]
 8005338:	695b      	ldr	r3, [r3, #20]
 800533a:	009b      	lsls	r3, r3, #2
 800533c:	693a      	ldr	r2, [r7, #16]
 800533e:	4313      	orrs	r3, r2
 8005340:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005342:	683b      	ldr	r3, [r7, #0]
 8005344:	699b      	ldr	r3, [r3, #24]
 8005346:	009b      	lsls	r3, r3, #2
 8005348:	693a      	ldr	r2, [r7, #16]
 800534a:	4313      	orrs	r3, r2
 800534c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	693a      	ldr	r2, [r7, #16]
 8005352:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	68fa      	ldr	r2, [r7, #12]
 8005358:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800535a:	683b      	ldr	r3, [r7, #0]
 800535c:	685a      	ldr	r2, [r3, #4]
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	697a      	ldr	r2, [r7, #20]
 8005366:	621a      	str	r2, [r3, #32]
}
 8005368:	46c0      	nop			; (mov r8, r8)
 800536a:	46bd      	mov	sp, r7
 800536c:	b006      	add	sp, #24
 800536e:	bd80      	pop	{r7, pc}
 8005370:	ffff8fff 	.word	0xffff8fff
 8005374:	fffffcff 	.word	0xfffffcff
 8005378:	40012c00 	.word	0x40012c00
 800537c:	40014000 	.word	0x40014000
 8005380:	40014400 	.word	0x40014400
 8005384:	40014800 	.word	0x40014800
 8005388:	fffffbff 	.word	0xfffffbff
 800538c:	fffff7ff 	.word	0xfffff7ff

08005390 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005390:	b580      	push	{r7, lr}
 8005392:	b086      	sub	sp, #24
 8005394:	af00      	add	r7, sp, #0
 8005396:	6078      	str	r0, [r7, #4]
 8005398:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	6a1b      	ldr	r3, [r3, #32]
 800539e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	6a1b      	ldr	r3, [r3, #32]
 80053a4:	4a33      	ldr	r2, [pc, #204]	; (8005474 <TIM_OC3_SetConfig+0xe4>)
 80053a6:	401a      	ands	r2, r3
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	685b      	ldr	r3, [r3, #4]
 80053b0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	69db      	ldr	r3, [r3, #28]
 80053b6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80053b8:	68fb      	ldr	r3, [r7, #12]
 80053ba:	2270      	movs	r2, #112	; 0x70
 80053bc:	4393      	bics	r3, r2
 80053be:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80053c0:	68fb      	ldr	r3, [r7, #12]
 80053c2:	2203      	movs	r2, #3
 80053c4:	4393      	bics	r3, r2
 80053c6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80053c8:	683b      	ldr	r3, [r7, #0]
 80053ca:	681b      	ldr	r3, [r3, #0]
 80053cc:	68fa      	ldr	r2, [r7, #12]
 80053ce:	4313      	orrs	r3, r2
 80053d0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80053d2:	697b      	ldr	r3, [r7, #20]
 80053d4:	4a28      	ldr	r2, [pc, #160]	; (8005478 <TIM_OC3_SetConfig+0xe8>)
 80053d6:	4013      	ands	r3, r2
 80053d8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80053da:	683b      	ldr	r3, [r7, #0]
 80053dc:	689b      	ldr	r3, [r3, #8]
 80053de:	021b      	lsls	r3, r3, #8
 80053e0:	697a      	ldr	r2, [r7, #20]
 80053e2:	4313      	orrs	r3, r2
 80053e4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	4a24      	ldr	r2, [pc, #144]	; (800547c <TIM_OC3_SetConfig+0xec>)
 80053ea:	4293      	cmp	r3, r2
 80053ec:	d10d      	bne.n	800540a <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80053ee:	697b      	ldr	r3, [r7, #20]
 80053f0:	4a23      	ldr	r2, [pc, #140]	; (8005480 <TIM_OC3_SetConfig+0xf0>)
 80053f2:	4013      	ands	r3, r2
 80053f4:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80053f6:	683b      	ldr	r3, [r7, #0]
 80053f8:	68db      	ldr	r3, [r3, #12]
 80053fa:	021b      	lsls	r3, r3, #8
 80053fc:	697a      	ldr	r2, [r7, #20]
 80053fe:	4313      	orrs	r3, r2
 8005400:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8005402:	697b      	ldr	r3, [r7, #20]
 8005404:	4a1f      	ldr	r2, [pc, #124]	; (8005484 <TIM_OC3_SetConfig+0xf4>)
 8005406:	4013      	ands	r3, r2
 8005408:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	4a1b      	ldr	r2, [pc, #108]	; (800547c <TIM_OC3_SetConfig+0xec>)
 800540e:	4293      	cmp	r3, r2
 8005410:	d00b      	beq.n	800542a <TIM_OC3_SetConfig+0x9a>
 8005412:	687b      	ldr	r3, [r7, #4]
 8005414:	4a1c      	ldr	r2, [pc, #112]	; (8005488 <TIM_OC3_SetConfig+0xf8>)
 8005416:	4293      	cmp	r3, r2
 8005418:	d007      	beq.n	800542a <TIM_OC3_SetConfig+0x9a>
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	4a1b      	ldr	r2, [pc, #108]	; (800548c <TIM_OC3_SetConfig+0xfc>)
 800541e:	4293      	cmp	r3, r2
 8005420:	d003      	beq.n	800542a <TIM_OC3_SetConfig+0x9a>
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	4a1a      	ldr	r2, [pc, #104]	; (8005490 <TIM_OC3_SetConfig+0x100>)
 8005426:	4293      	cmp	r3, r2
 8005428:	d113      	bne.n	8005452 <TIM_OC3_SetConfig+0xc2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800542a:	693b      	ldr	r3, [r7, #16]
 800542c:	4a19      	ldr	r2, [pc, #100]	; (8005494 <TIM_OC3_SetConfig+0x104>)
 800542e:	4013      	ands	r3, r2
 8005430:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8005432:	693b      	ldr	r3, [r7, #16]
 8005434:	4a18      	ldr	r2, [pc, #96]	; (8005498 <TIM_OC3_SetConfig+0x108>)
 8005436:	4013      	ands	r3, r2
 8005438:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800543a:	683b      	ldr	r3, [r7, #0]
 800543c:	695b      	ldr	r3, [r3, #20]
 800543e:	011b      	lsls	r3, r3, #4
 8005440:	693a      	ldr	r2, [r7, #16]
 8005442:	4313      	orrs	r3, r2
 8005444:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005446:	683b      	ldr	r3, [r7, #0]
 8005448:	699b      	ldr	r3, [r3, #24]
 800544a:	011b      	lsls	r3, r3, #4
 800544c:	693a      	ldr	r2, [r7, #16]
 800544e:	4313      	orrs	r3, r2
 8005450:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	693a      	ldr	r2, [r7, #16]
 8005456:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	68fa      	ldr	r2, [r7, #12]
 800545c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800545e:	683b      	ldr	r3, [r7, #0]
 8005460:	685a      	ldr	r2, [r3, #4]
 8005462:	687b      	ldr	r3, [r7, #4]
 8005464:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	697a      	ldr	r2, [r7, #20]
 800546a:	621a      	str	r2, [r3, #32]
}
 800546c:	46c0      	nop			; (mov r8, r8)
 800546e:	46bd      	mov	sp, r7
 8005470:	b006      	add	sp, #24
 8005472:	bd80      	pop	{r7, pc}
 8005474:	fffffeff 	.word	0xfffffeff
 8005478:	fffffdff 	.word	0xfffffdff
 800547c:	40012c00 	.word	0x40012c00
 8005480:	fffff7ff 	.word	0xfffff7ff
 8005484:	fffffbff 	.word	0xfffffbff
 8005488:	40014000 	.word	0x40014000
 800548c:	40014400 	.word	0x40014400
 8005490:	40014800 	.word	0x40014800
 8005494:	ffffefff 	.word	0xffffefff
 8005498:	ffffdfff 	.word	0xffffdfff

0800549c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800549c:	b580      	push	{r7, lr}
 800549e:	b086      	sub	sp, #24
 80054a0:	af00      	add	r7, sp, #0
 80054a2:	6078      	str	r0, [r7, #4]
 80054a4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	6a1b      	ldr	r3, [r3, #32]
 80054aa:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	6a1b      	ldr	r3, [r3, #32]
 80054b0:	4a26      	ldr	r2, [pc, #152]	; (800554c <TIM_OC4_SetConfig+0xb0>)
 80054b2:	401a      	ands	r2, r3
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	685b      	ldr	r3, [r3, #4]
 80054bc:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80054be:	687b      	ldr	r3, [r7, #4]
 80054c0:	69db      	ldr	r3, [r3, #28]
 80054c2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80054c4:	68fb      	ldr	r3, [r7, #12]
 80054c6:	4a22      	ldr	r2, [pc, #136]	; (8005550 <TIM_OC4_SetConfig+0xb4>)
 80054c8:	4013      	ands	r3, r2
 80054ca:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80054cc:	68fb      	ldr	r3, [r7, #12]
 80054ce:	4a21      	ldr	r2, [pc, #132]	; (8005554 <TIM_OC4_SetConfig+0xb8>)
 80054d0:	4013      	ands	r3, r2
 80054d2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80054d4:	683b      	ldr	r3, [r7, #0]
 80054d6:	681b      	ldr	r3, [r3, #0]
 80054d8:	021b      	lsls	r3, r3, #8
 80054da:	68fa      	ldr	r2, [r7, #12]
 80054dc:	4313      	orrs	r3, r2
 80054de:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80054e0:	693b      	ldr	r3, [r7, #16]
 80054e2:	4a1d      	ldr	r2, [pc, #116]	; (8005558 <TIM_OC4_SetConfig+0xbc>)
 80054e4:	4013      	ands	r3, r2
 80054e6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80054e8:	683b      	ldr	r3, [r7, #0]
 80054ea:	689b      	ldr	r3, [r3, #8]
 80054ec:	031b      	lsls	r3, r3, #12
 80054ee:	693a      	ldr	r2, [r7, #16]
 80054f0:	4313      	orrs	r3, r2
 80054f2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	4a19      	ldr	r2, [pc, #100]	; (800555c <TIM_OC4_SetConfig+0xc0>)
 80054f8:	4293      	cmp	r3, r2
 80054fa:	d00b      	beq.n	8005514 <TIM_OC4_SetConfig+0x78>
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	4a18      	ldr	r2, [pc, #96]	; (8005560 <TIM_OC4_SetConfig+0xc4>)
 8005500:	4293      	cmp	r3, r2
 8005502:	d007      	beq.n	8005514 <TIM_OC4_SetConfig+0x78>
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	4a17      	ldr	r2, [pc, #92]	; (8005564 <TIM_OC4_SetConfig+0xc8>)
 8005508:	4293      	cmp	r3, r2
 800550a:	d003      	beq.n	8005514 <TIM_OC4_SetConfig+0x78>
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	4a16      	ldr	r2, [pc, #88]	; (8005568 <TIM_OC4_SetConfig+0xcc>)
 8005510:	4293      	cmp	r3, r2
 8005512:	d109      	bne.n	8005528 <TIM_OC4_SetConfig+0x8c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005514:	697b      	ldr	r3, [r7, #20]
 8005516:	4a15      	ldr	r2, [pc, #84]	; (800556c <TIM_OC4_SetConfig+0xd0>)
 8005518:	4013      	ands	r3, r2
 800551a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800551c:	683b      	ldr	r3, [r7, #0]
 800551e:	695b      	ldr	r3, [r3, #20]
 8005520:	019b      	lsls	r3, r3, #6
 8005522:	697a      	ldr	r2, [r7, #20]
 8005524:	4313      	orrs	r3, r2
 8005526:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	697a      	ldr	r2, [r7, #20]
 800552c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	68fa      	ldr	r2, [r7, #12]
 8005532:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005534:	683b      	ldr	r3, [r7, #0]
 8005536:	685a      	ldr	r2, [r3, #4]
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	693a      	ldr	r2, [r7, #16]
 8005540:	621a      	str	r2, [r3, #32]
}
 8005542:	46c0      	nop			; (mov r8, r8)
 8005544:	46bd      	mov	sp, r7
 8005546:	b006      	add	sp, #24
 8005548:	bd80      	pop	{r7, pc}
 800554a:	46c0      	nop			; (mov r8, r8)
 800554c:	ffffefff 	.word	0xffffefff
 8005550:	ffff8fff 	.word	0xffff8fff
 8005554:	fffffcff 	.word	0xfffffcff
 8005558:	ffffdfff 	.word	0xffffdfff
 800555c:	40012c00 	.word	0x40012c00
 8005560:	40014000 	.word	0x40014000
 8005564:	40014400 	.word	0x40014400
 8005568:	40014800 	.word	0x40014800
 800556c:	ffffbfff 	.word	0xffffbfff

08005570 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8005570:	b580      	push	{r7, lr}
 8005572:	b086      	sub	sp, #24
 8005574:	af00      	add	r7, sp, #0
 8005576:	60f8      	str	r0, [r7, #12]
 8005578:	60b9      	str	r1, [r7, #8]
 800557a:	607a      	str	r2, [r7, #4]
 800557c:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800557e:	68fb      	ldr	r3, [r7, #12]
 8005580:	6a1b      	ldr	r3, [r3, #32]
 8005582:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005584:	68fb      	ldr	r3, [r7, #12]
 8005586:	6a1b      	ldr	r3, [r3, #32]
 8005588:	2201      	movs	r2, #1
 800558a:	4393      	bics	r3, r2
 800558c:	001a      	movs	r2, r3
 800558e:	68fb      	ldr	r3, [r7, #12]
 8005590:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005592:	68fb      	ldr	r3, [r7, #12]
 8005594:	699b      	ldr	r3, [r3, #24]
 8005596:	617b      	str	r3, [r7, #20]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8005598:	68fb      	ldr	r3, [r7, #12]
 800559a:	4a20      	ldr	r2, [pc, #128]	; (800561c <TIM_TI1_SetConfig+0xac>)
 800559c:	4293      	cmp	r3, r2
 800559e:	d00c      	beq.n	80055ba <TIM_TI1_SetConfig+0x4a>
 80055a0:	68fa      	ldr	r2, [r7, #12]
 80055a2:	2380      	movs	r3, #128	; 0x80
 80055a4:	05db      	lsls	r3, r3, #23
 80055a6:	429a      	cmp	r2, r3
 80055a8:	d007      	beq.n	80055ba <TIM_TI1_SetConfig+0x4a>
 80055aa:	68fb      	ldr	r3, [r7, #12]
 80055ac:	4a1c      	ldr	r2, [pc, #112]	; (8005620 <TIM_TI1_SetConfig+0xb0>)
 80055ae:	4293      	cmp	r3, r2
 80055b0:	d003      	beq.n	80055ba <TIM_TI1_SetConfig+0x4a>
 80055b2:	68fb      	ldr	r3, [r7, #12]
 80055b4:	4a1b      	ldr	r2, [pc, #108]	; (8005624 <TIM_TI1_SetConfig+0xb4>)
 80055b6:	4293      	cmp	r3, r2
 80055b8:	d101      	bne.n	80055be <TIM_TI1_SetConfig+0x4e>
 80055ba:	2301      	movs	r3, #1
 80055bc:	e000      	b.n	80055c0 <TIM_TI1_SetConfig+0x50>
 80055be:	2300      	movs	r3, #0
 80055c0:	2b00      	cmp	r3, #0
 80055c2:	d008      	beq.n	80055d6 <TIM_TI1_SetConfig+0x66>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 80055c4:	697b      	ldr	r3, [r7, #20]
 80055c6:	2203      	movs	r2, #3
 80055c8:	4393      	bics	r3, r2
 80055ca:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 80055cc:	697a      	ldr	r2, [r7, #20]
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	4313      	orrs	r3, r2
 80055d2:	617b      	str	r3, [r7, #20]
 80055d4:	e003      	b.n	80055de <TIM_TI1_SetConfig+0x6e>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 80055d6:	697b      	ldr	r3, [r7, #20]
 80055d8:	2201      	movs	r2, #1
 80055da:	4313      	orrs	r3, r2
 80055dc:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80055de:	697b      	ldr	r3, [r7, #20]
 80055e0:	22f0      	movs	r2, #240	; 0xf0
 80055e2:	4393      	bics	r3, r2
 80055e4:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 80055e6:	683b      	ldr	r3, [r7, #0]
 80055e8:	011b      	lsls	r3, r3, #4
 80055ea:	22ff      	movs	r2, #255	; 0xff
 80055ec:	4013      	ands	r3, r2
 80055ee:	697a      	ldr	r2, [r7, #20]
 80055f0:	4313      	orrs	r3, r2
 80055f2:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80055f4:	693b      	ldr	r3, [r7, #16]
 80055f6:	220a      	movs	r2, #10
 80055f8:	4393      	bics	r3, r2
 80055fa:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 80055fc:	68bb      	ldr	r3, [r7, #8]
 80055fe:	220a      	movs	r2, #10
 8005600:	4013      	ands	r3, r2
 8005602:	693a      	ldr	r2, [r7, #16]
 8005604:	4313      	orrs	r3, r2
 8005606:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005608:	68fb      	ldr	r3, [r7, #12]
 800560a:	697a      	ldr	r2, [r7, #20]
 800560c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800560e:	68fb      	ldr	r3, [r7, #12]
 8005610:	693a      	ldr	r2, [r7, #16]
 8005612:	621a      	str	r2, [r3, #32]
}
 8005614:	46c0      	nop			; (mov r8, r8)
 8005616:	46bd      	mov	sp, r7
 8005618:	b006      	add	sp, #24
 800561a:	bd80      	pop	{r7, pc}
 800561c:	40012c00 	.word	0x40012c00
 8005620:	40000400 	.word	0x40000400
 8005624:	40014000 	.word	0x40014000

08005628 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005628:	b580      	push	{r7, lr}
 800562a:	b086      	sub	sp, #24
 800562c:	af00      	add	r7, sp, #0
 800562e:	60f8      	str	r0, [r7, #12]
 8005630:	60b9      	str	r1, [r7, #8]
 8005632:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005634:	68fb      	ldr	r3, [r7, #12]
 8005636:	6a1b      	ldr	r3, [r3, #32]
 8005638:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800563a:	68fb      	ldr	r3, [r7, #12]
 800563c:	6a1b      	ldr	r3, [r3, #32]
 800563e:	2201      	movs	r2, #1
 8005640:	4393      	bics	r3, r2
 8005642:	001a      	movs	r2, r3
 8005644:	68fb      	ldr	r3, [r7, #12]
 8005646:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005648:	68fb      	ldr	r3, [r7, #12]
 800564a:	699b      	ldr	r3, [r3, #24]
 800564c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800564e:	693b      	ldr	r3, [r7, #16]
 8005650:	22f0      	movs	r2, #240	; 0xf0
 8005652:	4393      	bics	r3, r2
 8005654:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005656:	687b      	ldr	r3, [r7, #4]
 8005658:	011b      	lsls	r3, r3, #4
 800565a:	693a      	ldr	r2, [r7, #16]
 800565c:	4313      	orrs	r3, r2
 800565e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005660:	697b      	ldr	r3, [r7, #20]
 8005662:	220a      	movs	r2, #10
 8005664:	4393      	bics	r3, r2
 8005666:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005668:	697a      	ldr	r2, [r7, #20]
 800566a:	68bb      	ldr	r3, [r7, #8]
 800566c:	4313      	orrs	r3, r2
 800566e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005670:	68fb      	ldr	r3, [r7, #12]
 8005672:	693a      	ldr	r2, [r7, #16]
 8005674:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005676:	68fb      	ldr	r3, [r7, #12]
 8005678:	697a      	ldr	r2, [r7, #20]
 800567a:	621a      	str	r2, [r3, #32]
}
 800567c:	46c0      	nop			; (mov r8, r8)
 800567e:	46bd      	mov	sp, r7
 8005680:	b006      	add	sp, #24
 8005682:	bd80      	pop	{r7, pc}

08005684 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8005684:	b580      	push	{r7, lr}
 8005686:	b086      	sub	sp, #24
 8005688:	af00      	add	r7, sp, #0
 800568a:	60f8      	str	r0, [r7, #12]
 800568c:	60b9      	str	r1, [r7, #8]
 800568e:	607a      	str	r2, [r7, #4]
 8005690:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8005692:	68fb      	ldr	r3, [r7, #12]
 8005694:	6a1b      	ldr	r3, [r3, #32]
 8005696:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005698:	68fb      	ldr	r3, [r7, #12]
 800569a:	6a1b      	ldr	r3, [r3, #32]
 800569c:	2210      	movs	r2, #16
 800569e:	4393      	bics	r3, r2
 80056a0:	001a      	movs	r2, r3
 80056a2:	68fb      	ldr	r3, [r7, #12]
 80056a4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80056a6:	68fb      	ldr	r3, [r7, #12]
 80056a8:	699b      	ldr	r3, [r3, #24]
 80056aa:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 80056ac:	693b      	ldr	r3, [r7, #16]
 80056ae:	4a14      	ldr	r2, [pc, #80]	; (8005700 <TIM_TI2_SetConfig+0x7c>)
 80056b0:	4013      	ands	r3, r2
 80056b2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	021b      	lsls	r3, r3, #8
 80056b8:	693a      	ldr	r2, [r7, #16]
 80056ba:	4313      	orrs	r3, r2
 80056bc:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80056be:	693b      	ldr	r3, [r7, #16]
 80056c0:	4a10      	ldr	r2, [pc, #64]	; (8005704 <TIM_TI2_SetConfig+0x80>)
 80056c2:	4013      	ands	r3, r2
 80056c4:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 80056c6:	683b      	ldr	r3, [r7, #0]
 80056c8:	031b      	lsls	r3, r3, #12
 80056ca:	041b      	lsls	r3, r3, #16
 80056cc:	0c1b      	lsrs	r3, r3, #16
 80056ce:	693a      	ldr	r2, [r7, #16]
 80056d0:	4313      	orrs	r3, r2
 80056d2:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80056d4:	697b      	ldr	r3, [r7, #20]
 80056d6:	22a0      	movs	r2, #160	; 0xa0
 80056d8:	4393      	bics	r3, r2
 80056da:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 80056dc:	68bb      	ldr	r3, [r7, #8]
 80056de:	011b      	lsls	r3, r3, #4
 80056e0:	22a0      	movs	r2, #160	; 0xa0
 80056e2:	4013      	ands	r3, r2
 80056e4:	697a      	ldr	r2, [r7, #20]
 80056e6:	4313      	orrs	r3, r2
 80056e8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80056ea:	68fb      	ldr	r3, [r7, #12]
 80056ec:	693a      	ldr	r2, [r7, #16]
 80056ee:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80056f0:	68fb      	ldr	r3, [r7, #12]
 80056f2:	697a      	ldr	r2, [r7, #20]
 80056f4:	621a      	str	r2, [r3, #32]
}
 80056f6:	46c0      	nop			; (mov r8, r8)
 80056f8:	46bd      	mov	sp, r7
 80056fa:	b006      	add	sp, #24
 80056fc:	bd80      	pop	{r7, pc}
 80056fe:	46c0      	nop			; (mov r8, r8)
 8005700:	fffffcff 	.word	0xfffffcff
 8005704:	ffff0fff 	.word	0xffff0fff

08005708 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005708:	b580      	push	{r7, lr}
 800570a:	b086      	sub	sp, #24
 800570c:	af00      	add	r7, sp, #0
 800570e:	60f8      	str	r0, [r7, #12]
 8005710:	60b9      	str	r1, [r7, #8]
 8005712:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8005714:	68fb      	ldr	r3, [r7, #12]
 8005716:	6a1b      	ldr	r3, [r3, #32]
 8005718:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800571a:	68fb      	ldr	r3, [r7, #12]
 800571c:	6a1b      	ldr	r3, [r3, #32]
 800571e:	2210      	movs	r2, #16
 8005720:	4393      	bics	r3, r2
 8005722:	001a      	movs	r2, r3
 8005724:	68fb      	ldr	r3, [r7, #12]
 8005726:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005728:	68fb      	ldr	r3, [r7, #12]
 800572a:	699b      	ldr	r3, [r3, #24]
 800572c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800572e:	693b      	ldr	r3, [r7, #16]
 8005730:	4a0d      	ldr	r2, [pc, #52]	; (8005768 <TIM_TI2_ConfigInputStage+0x60>)
 8005732:	4013      	ands	r3, r2
 8005734:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005736:	687b      	ldr	r3, [r7, #4]
 8005738:	031b      	lsls	r3, r3, #12
 800573a:	693a      	ldr	r2, [r7, #16]
 800573c:	4313      	orrs	r3, r2
 800573e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005740:	697b      	ldr	r3, [r7, #20]
 8005742:	22a0      	movs	r2, #160	; 0xa0
 8005744:	4393      	bics	r3, r2
 8005746:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005748:	68bb      	ldr	r3, [r7, #8]
 800574a:	011b      	lsls	r3, r3, #4
 800574c:	697a      	ldr	r2, [r7, #20]
 800574e:	4313      	orrs	r3, r2
 8005750:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005752:	68fb      	ldr	r3, [r7, #12]
 8005754:	693a      	ldr	r2, [r7, #16]
 8005756:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005758:	68fb      	ldr	r3, [r7, #12]
 800575a:	697a      	ldr	r2, [r7, #20]
 800575c:	621a      	str	r2, [r3, #32]
}
 800575e:	46c0      	nop			; (mov r8, r8)
 8005760:	46bd      	mov	sp, r7
 8005762:	b006      	add	sp, #24
 8005764:	bd80      	pop	{r7, pc}
 8005766:	46c0      	nop			; (mov r8, r8)
 8005768:	ffff0fff 	.word	0xffff0fff

0800576c <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800576c:	b580      	push	{r7, lr}
 800576e:	b086      	sub	sp, #24
 8005770:	af00      	add	r7, sp, #0
 8005772:	60f8      	str	r0, [r7, #12]
 8005774:	60b9      	str	r1, [r7, #8]
 8005776:	607a      	str	r2, [r7, #4]
 8005778:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  tmpccer = TIMx->CCER;
 800577a:	68fb      	ldr	r3, [r7, #12]
 800577c:	6a1b      	ldr	r3, [r3, #32]
 800577e:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005780:	68fb      	ldr	r3, [r7, #12]
 8005782:	6a1b      	ldr	r3, [r3, #32]
 8005784:	4a17      	ldr	r2, [pc, #92]	; (80057e4 <TIM_TI3_SetConfig+0x78>)
 8005786:	401a      	ands	r2, r3
 8005788:	68fb      	ldr	r3, [r7, #12]
 800578a:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 800578c:	68fb      	ldr	r3, [r7, #12]
 800578e:	69db      	ldr	r3, [r3, #28]
 8005790:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8005792:	693b      	ldr	r3, [r7, #16]
 8005794:	2203      	movs	r2, #3
 8005796:	4393      	bics	r3, r2
 8005798:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= TIM_ICSelection;
 800579a:	693a      	ldr	r2, [r7, #16]
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	4313      	orrs	r3, r2
 80057a0:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 80057a2:	693b      	ldr	r3, [r7, #16]
 80057a4:	22f0      	movs	r2, #240	; 0xf0
 80057a6:	4393      	bics	r3, r2
 80057a8:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 80057aa:	683b      	ldr	r3, [r7, #0]
 80057ac:	011b      	lsls	r3, r3, #4
 80057ae:	22ff      	movs	r2, #255	; 0xff
 80057b0:	4013      	ands	r3, r2
 80057b2:	693a      	ldr	r2, [r7, #16]
 80057b4:	4313      	orrs	r3, r2
 80057b6:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 80057b8:	697b      	ldr	r3, [r7, #20]
 80057ba:	4a0b      	ldr	r2, [pc, #44]	; (80057e8 <TIM_TI3_SetConfig+0x7c>)
 80057bc:	4013      	ands	r3, r2
 80057be:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 80057c0:	68bb      	ldr	r3, [r7, #8]
 80057c2:	021a      	lsls	r2, r3, #8
 80057c4:	23a0      	movs	r3, #160	; 0xa0
 80057c6:	011b      	lsls	r3, r3, #4
 80057c8:	4013      	ands	r3, r2
 80057ca:	697a      	ldr	r2, [r7, #20]
 80057cc:	4313      	orrs	r3, r2
 80057ce:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 80057d0:	68fb      	ldr	r3, [r7, #12]
 80057d2:	693a      	ldr	r2, [r7, #16]
 80057d4:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 80057d6:	68fb      	ldr	r3, [r7, #12]
 80057d8:	697a      	ldr	r2, [r7, #20]
 80057da:	621a      	str	r2, [r3, #32]
}
 80057dc:	46c0      	nop			; (mov r8, r8)
 80057de:	46bd      	mov	sp, r7
 80057e0:	b006      	add	sp, #24
 80057e2:	bd80      	pop	{r7, pc}
 80057e4:	fffffeff 	.word	0xfffffeff
 80057e8:	fffff5ff 	.word	0xfffff5ff

080057ec <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80057ec:	b580      	push	{r7, lr}
 80057ee:	b086      	sub	sp, #24
 80057f0:	af00      	add	r7, sp, #0
 80057f2:	60f8      	str	r0, [r7, #12]
 80057f4:	60b9      	str	r1, [r7, #8]
 80057f6:	607a      	str	r2, [r7, #4]
 80057f8:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  tmpccer = TIMx->CCER;
 80057fa:	68fb      	ldr	r3, [r7, #12]
 80057fc:	6a1b      	ldr	r3, [r3, #32]
 80057fe:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005800:	68fb      	ldr	r3, [r7, #12]
 8005802:	6a1b      	ldr	r3, [r3, #32]
 8005804:	4a18      	ldr	r2, [pc, #96]	; (8005868 <TIM_TI4_SetConfig+0x7c>)
 8005806:	401a      	ands	r2, r3
 8005808:	68fb      	ldr	r3, [r7, #12]
 800580a:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 800580c:	68fb      	ldr	r3, [r7, #12]
 800580e:	69db      	ldr	r3, [r3, #28]
 8005810:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8005812:	693b      	ldr	r3, [r7, #16]
 8005814:	4a15      	ldr	r2, [pc, #84]	; (800586c <TIM_TI4_SetConfig+0x80>)
 8005816:	4013      	ands	r3, r2
 8005818:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	021b      	lsls	r3, r3, #8
 800581e:	693a      	ldr	r2, [r7, #16]
 8005820:	4313      	orrs	r3, r2
 8005822:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8005824:	693b      	ldr	r3, [r7, #16]
 8005826:	4a12      	ldr	r2, [pc, #72]	; (8005870 <TIM_TI4_SetConfig+0x84>)
 8005828:	4013      	ands	r3, r2
 800582a:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 800582c:	683b      	ldr	r3, [r7, #0]
 800582e:	031b      	lsls	r3, r3, #12
 8005830:	041b      	lsls	r3, r3, #16
 8005832:	0c1b      	lsrs	r3, r3, #16
 8005834:	693a      	ldr	r2, [r7, #16]
 8005836:	4313      	orrs	r3, r2
 8005838:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 800583a:	697b      	ldr	r3, [r7, #20]
 800583c:	4a0d      	ldr	r2, [pc, #52]	; (8005874 <TIM_TI4_SetConfig+0x88>)
 800583e:	4013      	ands	r3, r2
 8005840:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8005842:	68bb      	ldr	r3, [r7, #8]
 8005844:	031a      	lsls	r2, r3, #12
 8005846:	23a0      	movs	r3, #160	; 0xa0
 8005848:	021b      	lsls	r3, r3, #8
 800584a:	4013      	ands	r3, r2
 800584c:	697a      	ldr	r2, [r7, #20]
 800584e:	4313      	orrs	r3, r2
 8005850:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8005852:	68fb      	ldr	r3, [r7, #12]
 8005854:	693a      	ldr	r2, [r7, #16]
 8005856:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8005858:	68fb      	ldr	r3, [r7, #12]
 800585a:	697a      	ldr	r2, [r7, #20]
 800585c:	621a      	str	r2, [r3, #32]
}
 800585e:	46c0      	nop			; (mov r8, r8)
 8005860:	46bd      	mov	sp, r7
 8005862:	b006      	add	sp, #24
 8005864:	bd80      	pop	{r7, pc}
 8005866:	46c0      	nop			; (mov r8, r8)
 8005868:	ffffefff 	.word	0xffffefff
 800586c:	fffffcff 	.word	0xfffffcff
 8005870:	ffff0fff 	.word	0xffff0fff
 8005874:	ffff5fff 	.word	0xffff5fff

08005878 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005878:	b580      	push	{r7, lr}
 800587a:	b084      	sub	sp, #16
 800587c:	af00      	add	r7, sp, #0
 800587e:	6078      	str	r0, [r7, #4]
 8005880:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	689b      	ldr	r3, [r3, #8]
 8005886:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005888:	68fb      	ldr	r3, [r7, #12]
 800588a:	2270      	movs	r2, #112	; 0x70
 800588c:	4393      	bics	r3, r2
 800588e:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005890:	683a      	ldr	r2, [r7, #0]
 8005892:	68fb      	ldr	r3, [r7, #12]
 8005894:	4313      	orrs	r3, r2
 8005896:	2207      	movs	r2, #7
 8005898:	4313      	orrs	r3, r2
 800589a:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	68fa      	ldr	r2, [r7, #12]
 80058a0:	609a      	str	r2, [r3, #8]
}
 80058a2:	46c0      	nop			; (mov r8, r8)
 80058a4:	46bd      	mov	sp, r7
 80058a6:	b004      	add	sp, #16
 80058a8:	bd80      	pop	{r7, pc}
	...

080058ac <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80058ac:	b580      	push	{r7, lr}
 80058ae:	b086      	sub	sp, #24
 80058b0:	af00      	add	r7, sp, #0
 80058b2:	60f8      	str	r0, [r7, #12]
 80058b4:	60b9      	str	r1, [r7, #8]
 80058b6:	607a      	str	r2, [r7, #4]
 80058b8:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80058ba:	68fb      	ldr	r3, [r7, #12]
 80058bc:	689b      	ldr	r3, [r3, #8]
 80058be:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80058c0:	697b      	ldr	r3, [r7, #20]
 80058c2:	4a09      	ldr	r2, [pc, #36]	; (80058e8 <TIM_ETR_SetConfig+0x3c>)
 80058c4:	4013      	ands	r3, r2
 80058c6:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80058c8:	683b      	ldr	r3, [r7, #0]
 80058ca:	021a      	lsls	r2, r3, #8
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	431a      	orrs	r2, r3
 80058d0:	68bb      	ldr	r3, [r7, #8]
 80058d2:	4313      	orrs	r3, r2
 80058d4:	697a      	ldr	r2, [r7, #20]
 80058d6:	4313      	orrs	r3, r2
 80058d8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80058da:	68fb      	ldr	r3, [r7, #12]
 80058dc:	697a      	ldr	r2, [r7, #20]
 80058de:	609a      	str	r2, [r3, #8]
}
 80058e0:	46c0      	nop			; (mov r8, r8)
 80058e2:	46bd      	mov	sp, r7
 80058e4:	b006      	add	sp, #24
 80058e6:	bd80      	pop	{r7, pc}
 80058e8:	ffff00ff 	.word	0xffff00ff

080058ec <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80058ec:	b580      	push	{r7, lr}
 80058ee:	b086      	sub	sp, #24
 80058f0:	af00      	add	r7, sp, #0
 80058f2:	60f8      	str	r0, [r7, #12]
 80058f4:	60b9      	str	r1, [r7, #8]
 80058f6:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80058f8:	68bb      	ldr	r3, [r7, #8]
 80058fa:	221f      	movs	r2, #31
 80058fc:	4013      	ands	r3, r2
 80058fe:	2201      	movs	r2, #1
 8005900:	409a      	lsls	r2, r3
 8005902:	0013      	movs	r3, r2
 8005904:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8005906:	68fb      	ldr	r3, [r7, #12]
 8005908:	6a1b      	ldr	r3, [r3, #32]
 800590a:	697a      	ldr	r2, [r7, #20]
 800590c:	43d2      	mvns	r2, r2
 800590e:	401a      	ands	r2, r3
 8005910:	68fb      	ldr	r3, [r7, #12]
 8005912:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005914:	68fb      	ldr	r3, [r7, #12]
 8005916:	6a1a      	ldr	r2, [r3, #32]
 8005918:	68bb      	ldr	r3, [r7, #8]
 800591a:	211f      	movs	r1, #31
 800591c:	400b      	ands	r3, r1
 800591e:	6879      	ldr	r1, [r7, #4]
 8005920:	4099      	lsls	r1, r3
 8005922:	000b      	movs	r3, r1
 8005924:	431a      	orrs	r2, r3
 8005926:	68fb      	ldr	r3, [r7, #12]
 8005928:	621a      	str	r2, [r3, #32]
}
 800592a:	46c0      	nop			; (mov r8, r8)
 800592c:	46bd      	mov	sp, r7
 800592e:	b006      	add	sp, #24
 8005930:	bd80      	pop	{r7, pc}
	...

08005934 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005934:	b580      	push	{r7, lr}
 8005936:	b084      	sub	sp, #16
 8005938:	af00      	add	r7, sp, #0
 800593a:	6078      	str	r0, [r7, #4]
 800593c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800593e:	687b      	ldr	r3, [r7, #4]
 8005940:	223c      	movs	r2, #60	; 0x3c
 8005942:	5c9b      	ldrb	r3, [r3, r2]
 8005944:	2b01      	cmp	r3, #1
 8005946:	d101      	bne.n	800594c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005948:	2302      	movs	r3, #2
 800594a:	e047      	b.n	80059dc <HAL_TIMEx_MasterConfigSynchronization+0xa8>
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	223c      	movs	r2, #60	; 0x3c
 8005950:	2101      	movs	r1, #1
 8005952:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	223d      	movs	r2, #61	; 0x3d
 8005958:	2102      	movs	r1, #2
 800595a:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800595c:	687b      	ldr	r3, [r7, #4]
 800595e:	681b      	ldr	r3, [r3, #0]
 8005960:	685b      	ldr	r3, [r3, #4]
 8005962:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	681b      	ldr	r3, [r3, #0]
 8005968:	689b      	ldr	r3, [r3, #8]
 800596a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800596c:	68fb      	ldr	r3, [r7, #12]
 800596e:	2270      	movs	r2, #112	; 0x70
 8005970:	4393      	bics	r3, r2
 8005972:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005974:	683b      	ldr	r3, [r7, #0]
 8005976:	681b      	ldr	r3, [r3, #0]
 8005978:	68fa      	ldr	r2, [r7, #12]
 800597a:	4313      	orrs	r3, r2
 800597c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800597e:	687b      	ldr	r3, [r7, #4]
 8005980:	681b      	ldr	r3, [r3, #0]
 8005982:	68fa      	ldr	r2, [r7, #12]
 8005984:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005986:	687b      	ldr	r3, [r7, #4]
 8005988:	681b      	ldr	r3, [r3, #0]
 800598a:	4a16      	ldr	r2, [pc, #88]	; (80059e4 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 800598c:	4293      	cmp	r3, r2
 800598e:	d00f      	beq.n	80059b0 <HAL_TIMEx_MasterConfigSynchronization+0x7c>
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	681a      	ldr	r2, [r3, #0]
 8005994:	2380      	movs	r3, #128	; 0x80
 8005996:	05db      	lsls	r3, r3, #23
 8005998:	429a      	cmp	r2, r3
 800599a:	d009      	beq.n	80059b0 <HAL_TIMEx_MasterConfigSynchronization+0x7c>
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	681b      	ldr	r3, [r3, #0]
 80059a0:	4a11      	ldr	r2, [pc, #68]	; (80059e8 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 80059a2:	4293      	cmp	r3, r2
 80059a4:	d004      	beq.n	80059b0 <HAL_TIMEx_MasterConfigSynchronization+0x7c>
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	681b      	ldr	r3, [r3, #0]
 80059aa:	4a10      	ldr	r2, [pc, #64]	; (80059ec <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 80059ac:	4293      	cmp	r3, r2
 80059ae:	d10c      	bne.n	80059ca <HAL_TIMEx_MasterConfigSynchronization+0x96>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80059b0:	68bb      	ldr	r3, [r7, #8]
 80059b2:	2280      	movs	r2, #128	; 0x80
 80059b4:	4393      	bics	r3, r2
 80059b6:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80059b8:	683b      	ldr	r3, [r7, #0]
 80059ba:	685b      	ldr	r3, [r3, #4]
 80059bc:	68ba      	ldr	r2, [r7, #8]
 80059be:	4313      	orrs	r3, r2
 80059c0:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	681b      	ldr	r3, [r3, #0]
 80059c6:	68ba      	ldr	r2, [r7, #8]
 80059c8:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	223d      	movs	r2, #61	; 0x3d
 80059ce:	2101      	movs	r1, #1
 80059d0:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 80059d2:	687b      	ldr	r3, [r7, #4]
 80059d4:	223c      	movs	r2, #60	; 0x3c
 80059d6:	2100      	movs	r1, #0
 80059d8:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80059da:	2300      	movs	r3, #0
}
 80059dc:	0018      	movs	r0, r3
 80059de:	46bd      	mov	sp, r7
 80059e0:	b004      	add	sp, #16
 80059e2:	bd80      	pop	{r7, pc}
 80059e4:	40012c00 	.word	0x40012c00
 80059e8:	40000400 	.word	0x40000400
 80059ec:	40014000 	.word	0x40014000

080059f0 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 80059f0:	b580      	push	{r7, lr}
 80059f2:	b084      	sub	sp, #16
 80059f4:	af00      	add	r7, sp, #0
 80059f6:	6078      	str	r0, [r7, #4]
 80059f8:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 80059fa:	2300      	movs	r3, #0
 80059fc:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	223c      	movs	r2, #60	; 0x3c
 8005a02:	5c9b      	ldrb	r3, [r3, r2]
 8005a04:	2b01      	cmp	r3, #1
 8005a06:	d101      	bne.n	8005a0c <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8005a08:	2302      	movs	r3, #2
 8005a0a:	e03e      	b.n	8005a8a <HAL_TIMEx_ConfigBreakDeadTime+0x9a>
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	223c      	movs	r2, #60	; 0x3c
 8005a10:	2101      	movs	r1, #1
 8005a12:	5499      	strb	r1, [r3, r2]

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8005a14:	68fb      	ldr	r3, [r7, #12]
 8005a16:	22ff      	movs	r2, #255	; 0xff
 8005a18:	4393      	bics	r3, r2
 8005a1a:	001a      	movs	r2, r3
 8005a1c:	683b      	ldr	r3, [r7, #0]
 8005a1e:	68db      	ldr	r3, [r3, #12]
 8005a20:	4313      	orrs	r3, r2
 8005a22:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8005a24:	68fb      	ldr	r3, [r7, #12]
 8005a26:	4a1b      	ldr	r2, [pc, #108]	; (8005a94 <HAL_TIMEx_ConfigBreakDeadTime+0xa4>)
 8005a28:	401a      	ands	r2, r3
 8005a2a:	683b      	ldr	r3, [r7, #0]
 8005a2c:	689b      	ldr	r3, [r3, #8]
 8005a2e:	4313      	orrs	r3, r2
 8005a30:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8005a32:	68fb      	ldr	r3, [r7, #12]
 8005a34:	4a18      	ldr	r2, [pc, #96]	; (8005a98 <HAL_TIMEx_ConfigBreakDeadTime+0xa8>)
 8005a36:	401a      	ands	r2, r3
 8005a38:	683b      	ldr	r3, [r7, #0]
 8005a3a:	685b      	ldr	r3, [r3, #4]
 8005a3c:	4313      	orrs	r3, r2
 8005a3e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8005a40:	68fb      	ldr	r3, [r7, #12]
 8005a42:	4a16      	ldr	r2, [pc, #88]	; (8005a9c <HAL_TIMEx_ConfigBreakDeadTime+0xac>)
 8005a44:	401a      	ands	r2, r3
 8005a46:	683b      	ldr	r3, [r7, #0]
 8005a48:	681b      	ldr	r3, [r3, #0]
 8005a4a:	4313      	orrs	r3, r2
 8005a4c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8005a4e:	68fb      	ldr	r3, [r7, #12]
 8005a50:	4a13      	ldr	r2, [pc, #76]	; (8005aa0 <HAL_TIMEx_ConfigBreakDeadTime+0xb0>)
 8005a52:	401a      	ands	r2, r3
 8005a54:	683b      	ldr	r3, [r7, #0]
 8005a56:	691b      	ldr	r3, [r3, #16]
 8005a58:	4313      	orrs	r3, r2
 8005a5a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8005a5c:	68fb      	ldr	r3, [r7, #12]
 8005a5e:	4a11      	ldr	r2, [pc, #68]	; (8005aa4 <HAL_TIMEx_ConfigBreakDeadTime+0xb4>)
 8005a60:	401a      	ands	r2, r3
 8005a62:	683b      	ldr	r3, [r7, #0]
 8005a64:	695b      	ldr	r3, [r3, #20]
 8005a66:	4313      	orrs	r3, r2
 8005a68:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8005a6a:	68fb      	ldr	r3, [r7, #12]
 8005a6c:	4a0e      	ldr	r2, [pc, #56]	; (8005aa8 <HAL_TIMEx_ConfigBreakDeadTime+0xb8>)
 8005a6e:	401a      	ands	r2, r3
 8005a70:	683b      	ldr	r3, [r7, #0]
 8005a72:	69db      	ldr	r3, [r3, #28]
 8005a74:	4313      	orrs	r3, r2
 8005a76:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	681b      	ldr	r3, [r3, #0]
 8005a7c:	68fa      	ldr	r2, [r7, #12]
 8005a7e:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	223c      	movs	r2, #60	; 0x3c
 8005a84:	2100      	movs	r1, #0
 8005a86:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8005a88:	2300      	movs	r3, #0
}
 8005a8a:	0018      	movs	r0, r3
 8005a8c:	46bd      	mov	sp, r7
 8005a8e:	b004      	add	sp, #16
 8005a90:	bd80      	pop	{r7, pc}
 8005a92:	46c0      	nop			; (mov r8, r8)
 8005a94:	fffffcff 	.word	0xfffffcff
 8005a98:	fffffbff 	.word	0xfffffbff
 8005a9c:	fffff7ff 	.word	0xfffff7ff
 8005aa0:	ffffefff 	.word	0xffffefff
 8005aa4:	ffffdfff 	.word	0xffffdfff
 8005aa8:	ffffbfff 	.word	0xffffbfff

08005aac <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005aac:	b580      	push	{r7, lr}
 8005aae:	b082      	sub	sp, #8
 8005ab0:	af00      	add	r7, sp, #0
 8005ab2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005ab4:	46c0      	nop			; (mov r8, r8)
 8005ab6:	46bd      	mov	sp, r7
 8005ab8:	b002      	add	sp, #8
 8005aba:	bd80      	pop	{r7, pc}

08005abc <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005abc:	b580      	push	{r7, lr}
 8005abe:	b082      	sub	sp, #8
 8005ac0:	af00      	add	r7, sp, #0
 8005ac2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005ac4:	46c0      	nop			; (mov r8, r8)
 8005ac6:	46bd      	mov	sp, r7
 8005ac8:	b002      	add	sp, #8
 8005aca:	bd80      	pop	{r7, pc}

08005acc <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005acc:	b580      	push	{r7, lr}
 8005ace:	b082      	sub	sp, #8
 8005ad0:	af00      	add	r7, sp, #0
 8005ad2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	2b00      	cmp	r3, #0
 8005ad8:	d101      	bne.n	8005ade <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005ada:	2301      	movs	r3, #1
 8005adc:	e044      	b.n	8005b68 <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8005ade:	687b      	ldr	r3, [r7, #4]
 8005ae0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005ae2:	2b00      	cmp	r3, #0
 8005ae4:	d107      	bne.n	8005af6 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	2278      	movs	r2, #120	; 0x78
 8005aea:	2100      	movs	r1, #0
 8005aec:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	0018      	movs	r0, r3
 8005af2:	f7fd f9e7 	bl	8002ec4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	2224      	movs	r2, #36	; 0x24
 8005afa:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 8005afc:	687b      	ldr	r3, [r7, #4]
 8005afe:	681b      	ldr	r3, [r3, #0]
 8005b00:	681a      	ldr	r2, [r3, #0]
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	681b      	ldr	r3, [r3, #0]
 8005b06:	2101      	movs	r1, #1
 8005b08:	438a      	bics	r2, r1
 8005b0a:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005b10:	2b00      	cmp	r3, #0
 8005b12:	d003      	beq.n	8005b1c <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8005b14:	687b      	ldr	r3, [r7, #4]
 8005b16:	0018      	movs	r0, r3
 8005b18:	f000 fcd8 	bl	80064cc <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	0018      	movs	r0, r3
 8005b20:	f000 fb94 	bl	800624c <UART_SetConfig>
 8005b24:	0003      	movs	r3, r0
 8005b26:	2b01      	cmp	r3, #1
 8005b28:	d101      	bne.n	8005b2e <HAL_UART_Init+0x62>
  {
    return HAL_ERROR;
 8005b2a:	2301      	movs	r3, #1
 8005b2c:	e01c      	b.n	8005b68 <HAL_UART_Init+0x9c>

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN (if LIN is supported) and CLKEN bits in the USART_CR2 register,
  - SCEN (if Smartcard is supported), HDSEL and IREN (if IrDA is supported)  bits in the USART_CR3 register.*/
#if defined (USART_CR2_LINEN)
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005b2e:	687b      	ldr	r3, [r7, #4]
 8005b30:	681b      	ldr	r3, [r3, #0]
 8005b32:	685a      	ldr	r2, [r3, #4]
 8005b34:	687b      	ldr	r3, [r7, #4]
 8005b36:	681b      	ldr	r3, [r3, #0]
 8005b38:	490d      	ldr	r1, [pc, #52]	; (8005b70 <HAL_UART_Init+0xa4>)
 8005b3a:	400a      	ands	r2, r1
 8005b3c:	605a      	str	r2, [r3, #4]
#else
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
#endif /* USART_CR2_LINEN */
#if defined (USART_CR3_SCEN)
#if defined (USART_CR3_IREN)
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005b3e:	687b      	ldr	r3, [r7, #4]
 8005b40:	681b      	ldr	r3, [r3, #0]
 8005b42:	689a      	ldr	r2, [r3, #8]
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	681b      	ldr	r3, [r3, #0]
 8005b48:	212a      	movs	r1, #42	; 0x2a
 8005b4a:	438a      	bics	r2, r1
 8005b4c:	609a      	str	r2, [r3, #8]
#else
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
#endif /* USART_CR3_IREN*/
#endif /* USART_CR3_SCEN */

  __HAL_UART_ENABLE(huart);
 8005b4e:	687b      	ldr	r3, [r7, #4]
 8005b50:	681b      	ldr	r3, [r3, #0]
 8005b52:	681a      	ldr	r2, [r3, #0]
 8005b54:	687b      	ldr	r3, [r7, #4]
 8005b56:	681b      	ldr	r3, [r3, #0]
 8005b58:	2101      	movs	r1, #1
 8005b5a:	430a      	orrs	r2, r1
 8005b5c:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	0018      	movs	r0, r3
 8005b62:	f000 fd67 	bl	8006634 <UART_CheckIdleState>
 8005b66:	0003      	movs	r3, r0
}
 8005b68:	0018      	movs	r0, r3
 8005b6a:	46bd      	mov	sp, r7
 8005b6c:	b002      	add	sp, #8
 8005b6e:	bd80      	pop	{r7, pc}
 8005b70:	ffffb7ff 	.word	0xffffb7ff

08005b74 <HAL_UART_Transmit_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8005b74:	b580      	push	{r7, lr}
 8005b76:	b088      	sub	sp, #32
 8005b78:	af00      	add	r7, sp, #0
 8005b7a:	60f8      	str	r0, [r7, #12]
 8005b7c:	60b9      	str	r1, [r7, #8]
 8005b7e:	1dbb      	adds	r3, r7, #6
 8005b80:	801a      	strh	r2, [r3, #0]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005b82:	68fb      	ldr	r3, [r7, #12]
 8005b84:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005b86:	2b20      	cmp	r3, #32
 8005b88:	d15b      	bne.n	8005c42 <HAL_UART_Transmit_IT+0xce>
  {
    if ((pData == NULL) || (Size == 0U))
 8005b8a:	68bb      	ldr	r3, [r7, #8]
 8005b8c:	2b00      	cmp	r3, #0
 8005b8e:	d003      	beq.n	8005b98 <HAL_UART_Transmit_IT+0x24>
 8005b90:	1dbb      	adds	r3, r7, #6
 8005b92:	881b      	ldrh	r3, [r3, #0]
 8005b94:	2b00      	cmp	r3, #0
 8005b96:	d101      	bne.n	8005b9c <HAL_UART_Transmit_IT+0x28>
    {
      return HAL_ERROR;
 8005b98:	2301      	movs	r3, #1
 8005b9a:	e053      	b.n	8005c44 <HAL_UART_Transmit_IT+0xd0>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005b9c:	68fb      	ldr	r3, [r7, #12]
 8005b9e:	689a      	ldr	r2, [r3, #8]
 8005ba0:	2380      	movs	r3, #128	; 0x80
 8005ba2:	015b      	lsls	r3, r3, #5
 8005ba4:	429a      	cmp	r2, r3
 8005ba6:	d109      	bne.n	8005bbc <HAL_UART_Transmit_IT+0x48>
 8005ba8:	68fb      	ldr	r3, [r7, #12]
 8005baa:	691b      	ldr	r3, [r3, #16]
 8005bac:	2b00      	cmp	r3, #0
 8005bae:	d105      	bne.n	8005bbc <HAL_UART_Transmit_IT+0x48>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8005bb0:	68bb      	ldr	r3, [r7, #8]
 8005bb2:	2201      	movs	r2, #1
 8005bb4:	4013      	ands	r3, r2
 8005bb6:	d001      	beq.n	8005bbc <HAL_UART_Transmit_IT+0x48>
      {
        return  HAL_ERROR;
 8005bb8:	2301      	movs	r3, #1
 8005bba:	e043      	b.n	8005c44 <HAL_UART_Transmit_IT+0xd0>
      }
    }

    huart->pTxBuffPtr  = pData;
 8005bbc:	68fb      	ldr	r3, [r7, #12]
 8005bbe:	68ba      	ldr	r2, [r7, #8]
 8005bc0:	64da      	str	r2, [r3, #76]	; 0x4c
    huart->TxXferSize  = Size;
 8005bc2:	68fb      	ldr	r3, [r7, #12]
 8005bc4:	1dba      	adds	r2, r7, #6
 8005bc6:	2150      	movs	r1, #80	; 0x50
 8005bc8:	8812      	ldrh	r2, [r2, #0]
 8005bca:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 8005bcc:	68fb      	ldr	r3, [r7, #12]
 8005bce:	1dba      	adds	r2, r7, #6
 8005bd0:	2152      	movs	r1, #82	; 0x52
 8005bd2:	8812      	ldrh	r2, [r2, #0]
 8005bd4:	525a      	strh	r2, [r3, r1]
    huart->TxISR       = NULL;
 8005bd6:	68fb      	ldr	r3, [r7, #12]
 8005bd8:	2200      	movs	r2, #0
 8005bda:	66da      	str	r2, [r3, #108]	; 0x6c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005bdc:	68fb      	ldr	r3, [r7, #12]
 8005bde:	2284      	movs	r2, #132	; 0x84
 8005be0:	2100      	movs	r1, #0
 8005be2:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005be4:	68fb      	ldr	r3, [r7, #12]
 8005be6:	2221      	movs	r2, #33	; 0x21
 8005be8:	67da      	str	r2, [r3, #124]	; 0x7c

    /* Set the Tx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005bea:	68fb      	ldr	r3, [r7, #12]
 8005bec:	689a      	ldr	r2, [r3, #8]
 8005bee:	2380      	movs	r3, #128	; 0x80
 8005bf0:	015b      	lsls	r3, r3, #5
 8005bf2:	429a      	cmp	r2, r3
 8005bf4:	d107      	bne.n	8005c06 <HAL_UART_Transmit_IT+0x92>
 8005bf6:	68fb      	ldr	r3, [r7, #12]
 8005bf8:	691b      	ldr	r3, [r3, #16]
 8005bfa:	2b00      	cmp	r3, #0
 8005bfc:	d103      	bne.n	8005c06 <HAL_UART_Transmit_IT+0x92>
    {
      huart->TxISR = UART_TxISR_16BIT;
 8005bfe:	68fb      	ldr	r3, [r7, #12]
 8005c00:	4a12      	ldr	r2, [pc, #72]	; (8005c4c <HAL_UART_Transmit_IT+0xd8>)
 8005c02:	66da      	str	r2, [r3, #108]	; 0x6c
 8005c04:	e002      	b.n	8005c0c <HAL_UART_Transmit_IT+0x98>
    }
    else
    {
      huart->TxISR = UART_TxISR_8BIT;
 8005c06:	68fb      	ldr	r3, [r7, #12]
 8005c08:	4a11      	ldr	r2, [pc, #68]	; (8005c50 <HAL_UART_Transmit_IT+0xdc>)
 8005c0a:	66da      	str	r2, [r3, #108]	; 0x6c
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005c0c:	f3ef 8310 	mrs	r3, PRIMASK
 8005c10:	613b      	str	r3, [r7, #16]
  return(result);
 8005c12:	693b      	ldr	r3, [r7, #16]
    }

    /* Enable the Transmit Data Register Empty interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 8005c14:	61fb      	str	r3, [r7, #28]
 8005c16:	2301      	movs	r3, #1
 8005c18:	617b      	str	r3, [r7, #20]
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005c1a:	697b      	ldr	r3, [r7, #20]
 8005c1c:	f383 8810 	msr	PRIMASK, r3
}
 8005c20:	46c0      	nop			; (mov r8, r8)
 8005c22:	68fb      	ldr	r3, [r7, #12]
 8005c24:	681b      	ldr	r3, [r3, #0]
 8005c26:	681a      	ldr	r2, [r3, #0]
 8005c28:	68fb      	ldr	r3, [r7, #12]
 8005c2a:	681b      	ldr	r3, [r3, #0]
 8005c2c:	2180      	movs	r1, #128	; 0x80
 8005c2e:	430a      	orrs	r2, r1
 8005c30:	601a      	str	r2, [r3, #0]
 8005c32:	69fb      	ldr	r3, [r7, #28]
 8005c34:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005c36:	69bb      	ldr	r3, [r7, #24]
 8005c38:	f383 8810 	msr	PRIMASK, r3
}
 8005c3c:	46c0      	nop			; (mov r8, r8)

    return HAL_OK;
 8005c3e:	2300      	movs	r3, #0
 8005c40:	e000      	b.n	8005c44 <HAL_UART_Transmit_IT+0xd0>
  }
  else
  {
    return HAL_BUSY;
 8005c42:	2302      	movs	r3, #2
  }
}
 8005c44:	0018      	movs	r0, r3
 8005c46:	46bd      	mov	sp, r7
 8005c48:	b008      	add	sp, #32
 8005c4a:	bd80      	pop	{r7, pc}
 8005c4c:	08006a0f 	.word	0x08006a0f
 8005c50:	0800695b 	.word	0x0800695b

08005c54 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8005c54:	b590      	push	{r4, r7, lr}
 8005c56:	b0ab      	sub	sp, #172	; 0xac
 8005c58:	af00      	add	r7, sp, #0
 8005c5a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	681b      	ldr	r3, [r3, #0]
 8005c60:	69db      	ldr	r3, [r3, #28]
 8005c62:	22a4      	movs	r2, #164	; 0xa4
 8005c64:	18b9      	adds	r1, r7, r2
 8005c66:	600b      	str	r3, [r1, #0]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	681b      	ldr	r3, [r3, #0]
 8005c6c:	681b      	ldr	r3, [r3, #0]
 8005c6e:	20a0      	movs	r0, #160	; 0xa0
 8005c70:	1839      	adds	r1, r7, r0
 8005c72:	600b      	str	r3, [r1, #0]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	681b      	ldr	r3, [r3, #0]
 8005c78:	689b      	ldr	r3, [r3, #8]
 8005c7a:	219c      	movs	r1, #156	; 0x9c
 8005c7c:	1879      	adds	r1, r7, r1
 8005c7e:	600b      	str	r3, [r1, #0]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8005c80:	0011      	movs	r1, r2
 8005c82:	18bb      	adds	r3, r7, r2
 8005c84:	681b      	ldr	r3, [r3, #0]
 8005c86:	4a99      	ldr	r2, [pc, #612]	; (8005eec <HAL_UART_IRQHandler+0x298>)
 8005c88:	4013      	ands	r3, r2
 8005c8a:	2298      	movs	r2, #152	; 0x98
 8005c8c:	18bc      	adds	r4, r7, r2
 8005c8e:	6023      	str	r3, [r4, #0]
  if (errorflags == 0U)
 8005c90:	18bb      	adds	r3, r7, r2
 8005c92:	681b      	ldr	r3, [r3, #0]
 8005c94:	2b00      	cmp	r3, #0
 8005c96:	d114      	bne.n	8005cc2 <HAL_UART_IRQHandler+0x6e>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8005c98:	187b      	adds	r3, r7, r1
 8005c9a:	681b      	ldr	r3, [r3, #0]
 8005c9c:	2220      	movs	r2, #32
 8005c9e:	4013      	ands	r3, r2
 8005ca0:	d00f      	beq.n	8005cc2 <HAL_UART_IRQHandler+0x6e>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8005ca2:	183b      	adds	r3, r7, r0
 8005ca4:	681b      	ldr	r3, [r3, #0]
 8005ca6:	2220      	movs	r2, #32
 8005ca8:	4013      	ands	r3, r2
 8005caa:	d00a      	beq.n	8005cc2 <HAL_UART_IRQHandler+0x6e>
    {
      if (huart->RxISR != NULL)
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005cb0:	2b00      	cmp	r3, #0
 8005cb2:	d100      	bne.n	8005cb6 <HAL_UART_IRQHandler+0x62>
 8005cb4:	e29e      	b.n	80061f4 <HAL_UART_IRQHandler+0x5a0>
      {
        huart->RxISR(huart);
 8005cb6:	687b      	ldr	r3, [r7, #4]
 8005cb8:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005cba:	687a      	ldr	r2, [r7, #4]
 8005cbc:	0010      	movs	r0, r2
 8005cbe:	4798      	blx	r3
      }
      return;
 8005cc0:	e298      	b.n	80061f4 <HAL_UART_IRQHandler+0x5a0>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8005cc2:	2398      	movs	r3, #152	; 0x98
 8005cc4:	18fb      	adds	r3, r7, r3
 8005cc6:	681b      	ldr	r3, [r3, #0]
 8005cc8:	2b00      	cmp	r3, #0
 8005cca:	d100      	bne.n	8005cce <HAL_UART_IRQHandler+0x7a>
 8005ccc:	e114      	b.n	8005ef8 <HAL_UART_IRQHandler+0x2a4>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8005cce:	239c      	movs	r3, #156	; 0x9c
 8005cd0:	18fb      	adds	r3, r7, r3
 8005cd2:	681b      	ldr	r3, [r3, #0]
 8005cd4:	2201      	movs	r2, #1
 8005cd6:	4013      	ands	r3, r2
 8005cd8:	d106      	bne.n	8005ce8 <HAL_UART_IRQHandler+0x94>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8005cda:	23a0      	movs	r3, #160	; 0xa0
 8005cdc:	18fb      	adds	r3, r7, r3
 8005cde:	681b      	ldr	r3, [r3, #0]
 8005ce0:	4a83      	ldr	r2, [pc, #524]	; (8005ef0 <HAL_UART_IRQHandler+0x29c>)
 8005ce2:	4013      	ands	r3, r2
 8005ce4:	d100      	bne.n	8005ce8 <HAL_UART_IRQHandler+0x94>
 8005ce6:	e107      	b.n	8005ef8 <HAL_UART_IRQHandler+0x2a4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8005ce8:	23a4      	movs	r3, #164	; 0xa4
 8005cea:	18fb      	adds	r3, r7, r3
 8005cec:	681b      	ldr	r3, [r3, #0]
 8005cee:	2201      	movs	r2, #1
 8005cf0:	4013      	ands	r3, r2
 8005cf2:	d012      	beq.n	8005d1a <HAL_UART_IRQHandler+0xc6>
 8005cf4:	23a0      	movs	r3, #160	; 0xa0
 8005cf6:	18fb      	adds	r3, r7, r3
 8005cf8:	681a      	ldr	r2, [r3, #0]
 8005cfa:	2380      	movs	r3, #128	; 0x80
 8005cfc:	005b      	lsls	r3, r3, #1
 8005cfe:	4013      	ands	r3, r2
 8005d00:	d00b      	beq.n	8005d1a <HAL_UART_IRQHandler+0xc6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8005d02:	687b      	ldr	r3, [r7, #4]
 8005d04:	681b      	ldr	r3, [r3, #0]
 8005d06:	2201      	movs	r2, #1
 8005d08:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005d0a:	687b      	ldr	r3, [r7, #4]
 8005d0c:	2284      	movs	r2, #132	; 0x84
 8005d0e:	589b      	ldr	r3, [r3, r2]
 8005d10:	2201      	movs	r2, #1
 8005d12:	431a      	orrs	r2, r3
 8005d14:	687b      	ldr	r3, [r7, #4]
 8005d16:	2184      	movs	r1, #132	; 0x84
 8005d18:	505a      	str	r2, [r3, r1]
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8005d1a:	23a4      	movs	r3, #164	; 0xa4
 8005d1c:	18fb      	adds	r3, r7, r3
 8005d1e:	681b      	ldr	r3, [r3, #0]
 8005d20:	2202      	movs	r2, #2
 8005d22:	4013      	ands	r3, r2
 8005d24:	d011      	beq.n	8005d4a <HAL_UART_IRQHandler+0xf6>
 8005d26:	239c      	movs	r3, #156	; 0x9c
 8005d28:	18fb      	adds	r3, r7, r3
 8005d2a:	681b      	ldr	r3, [r3, #0]
 8005d2c:	2201      	movs	r2, #1
 8005d2e:	4013      	ands	r3, r2
 8005d30:	d00b      	beq.n	8005d4a <HAL_UART_IRQHandler+0xf6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8005d32:	687b      	ldr	r3, [r7, #4]
 8005d34:	681b      	ldr	r3, [r3, #0]
 8005d36:	2202      	movs	r2, #2
 8005d38:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8005d3a:	687b      	ldr	r3, [r7, #4]
 8005d3c:	2284      	movs	r2, #132	; 0x84
 8005d3e:	589b      	ldr	r3, [r3, r2]
 8005d40:	2204      	movs	r2, #4
 8005d42:	431a      	orrs	r2, r3
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	2184      	movs	r1, #132	; 0x84
 8005d48:	505a      	str	r2, [r3, r1]
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8005d4a:	23a4      	movs	r3, #164	; 0xa4
 8005d4c:	18fb      	adds	r3, r7, r3
 8005d4e:	681b      	ldr	r3, [r3, #0]
 8005d50:	2204      	movs	r2, #4
 8005d52:	4013      	ands	r3, r2
 8005d54:	d011      	beq.n	8005d7a <HAL_UART_IRQHandler+0x126>
 8005d56:	239c      	movs	r3, #156	; 0x9c
 8005d58:	18fb      	adds	r3, r7, r3
 8005d5a:	681b      	ldr	r3, [r3, #0]
 8005d5c:	2201      	movs	r2, #1
 8005d5e:	4013      	ands	r3, r2
 8005d60:	d00b      	beq.n	8005d7a <HAL_UART_IRQHandler+0x126>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8005d62:	687b      	ldr	r3, [r7, #4]
 8005d64:	681b      	ldr	r3, [r3, #0]
 8005d66:	2204      	movs	r2, #4
 8005d68:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8005d6a:	687b      	ldr	r3, [r7, #4]
 8005d6c:	2284      	movs	r2, #132	; 0x84
 8005d6e:	589b      	ldr	r3, [r3, r2]
 8005d70:	2202      	movs	r2, #2
 8005d72:	431a      	orrs	r2, r3
 8005d74:	687b      	ldr	r3, [r7, #4]
 8005d76:	2184      	movs	r1, #132	; 0x84
 8005d78:	505a      	str	r2, [r3, r1]
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8005d7a:	23a4      	movs	r3, #164	; 0xa4
 8005d7c:	18fb      	adds	r3, r7, r3
 8005d7e:	681b      	ldr	r3, [r3, #0]
 8005d80:	2208      	movs	r2, #8
 8005d82:	4013      	ands	r3, r2
 8005d84:	d017      	beq.n	8005db6 <HAL_UART_IRQHandler+0x162>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8005d86:	23a0      	movs	r3, #160	; 0xa0
 8005d88:	18fb      	adds	r3, r7, r3
 8005d8a:	681b      	ldr	r3, [r3, #0]
 8005d8c:	2220      	movs	r2, #32
 8005d8e:	4013      	ands	r3, r2
 8005d90:	d105      	bne.n	8005d9e <HAL_UART_IRQHandler+0x14a>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8005d92:	239c      	movs	r3, #156	; 0x9c
 8005d94:	18fb      	adds	r3, r7, r3
 8005d96:	681b      	ldr	r3, [r3, #0]
 8005d98:	2201      	movs	r2, #1
 8005d9a:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8005d9c:	d00b      	beq.n	8005db6 <HAL_UART_IRQHandler+0x162>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8005d9e:	687b      	ldr	r3, [r7, #4]
 8005da0:	681b      	ldr	r3, [r3, #0]
 8005da2:	2208      	movs	r2, #8
 8005da4:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8005da6:	687b      	ldr	r3, [r7, #4]
 8005da8:	2284      	movs	r2, #132	; 0x84
 8005daa:	589b      	ldr	r3, [r3, r2]
 8005dac:	2208      	movs	r2, #8
 8005dae:	431a      	orrs	r2, r3
 8005db0:	687b      	ldr	r3, [r7, #4]
 8005db2:	2184      	movs	r1, #132	; 0x84
 8005db4:	505a      	str	r2, [r3, r1]
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8005db6:	23a4      	movs	r3, #164	; 0xa4
 8005db8:	18fb      	adds	r3, r7, r3
 8005dba:	681a      	ldr	r2, [r3, #0]
 8005dbc:	2380      	movs	r3, #128	; 0x80
 8005dbe:	011b      	lsls	r3, r3, #4
 8005dc0:	4013      	ands	r3, r2
 8005dc2:	d013      	beq.n	8005dec <HAL_UART_IRQHandler+0x198>
 8005dc4:	23a0      	movs	r3, #160	; 0xa0
 8005dc6:	18fb      	adds	r3, r7, r3
 8005dc8:	681a      	ldr	r2, [r3, #0]
 8005dca:	2380      	movs	r3, #128	; 0x80
 8005dcc:	04db      	lsls	r3, r3, #19
 8005dce:	4013      	ands	r3, r2
 8005dd0:	d00c      	beq.n	8005dec <HAL_UART_IRQHandler+0x198>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005dd2:	687b      	ldr	r3, [r7, #4]
 8005dd4:	681b      	ldr	r3, [r3, #0]
 8005dd6:	2280      	movs	r2, #128	; 0x80
 8005dd8:	0112      	lsls	r2, r2, #4
 8005dda:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8005ddc:	687b      	ldr	r3, [r7, #4]
 8005dde:	2284      	movs	r2, #132	; 0x84
 8005de0:	589b      	ldr	r3, [r3, r2]
 8005de2:	2220      	movs	r2, #32
 8005de4:	431a      	orrs	r2, r3
 8005de6:	687b      	ldr	r3, [r7, #4]
 8005de8:	2184      	movs	r1, #132	; 0x84
 8005dea:	505a      	str	r2, [r3, r1]
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8005dec:	687b      	ldr	r3, [r7, #4]
 8005dee:	2284      	movs	r2, #132	; 0x84
 8005df0:	589b      	ldr	r3, [r3, r2]
 8005df2:	2b00      	cmp	r3, #0
 8005df4:	d100      	bne.n	8005df8 <HAL_UART_IRQHandler+0x1a4>
 8005df6:	e1ff      	b.n	80061f8 <HAL_UART_IRQHandler+0x5a4>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8005df8:	23a4      	movs	r3, #164	; 0xa4
 8005dfa:	18fb      	adds	r3, r7, r3
 8005dfc:	681b      	ldr	r3, [r3, #0]
 8005dfe:	2220      	movs	r2, #32
 8005e00:	4013      	ands	r3, r2
 8005e02:	d00e      	beq.n	8005e22 <HAL_UART_IRQHandler+0x1ce>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8005e04:	23a0      	movs	r3, #160	; 0xa0
 8005e06:	18fb      	adds	r3, r7, r3
 8005e08:	681b      	ldr	r3, [r3, #0]
 8005e0a:	2220      	movs	r2, #32
 8005e0c:	4013      	ands	r3, r2
 8005e0e:	d008      	beq.n	8005e22 <HAL_UART_IRQHandler+0x1ce>
      {
        if (huart->RxISR != NULL)
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005e14:	2b00      	cmp	r3, #0
 8005e16:	d004      	beq.n	8005e22 <HAL_UART_IRQHandler+0x1ce>
        {
          huart->RxISR(huart);
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005e1c:	687a      	ldr	r2, [r7, #4]
 8005e1e:	0010      	movs	r0, r2
 8005e20:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	2284      	movs	r2, #132	; 0x84
 8005e26:	589b      	ldr	r3, [r3, r2]
 8005e28:	2194      	movs	r1, #148	; 0x94
 8005e2a:	187a      	adds	r2, r7, r1
 8005e2c:	6013      	str	r3, [r2, #0]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8005e2e:	687b      	ldr	r3, [r7, #4]
 8005e30:	681b      	ldr	r3, [r3, #0]
 8005e32:	689b      	ldr	r3, [r3, #8]
 8005e34:	2240      	movs	r2, #64	; 0x40
 8005e36:	4013      	ands	r3, r2
 8005e38:	2b40      	cmp	r3, #64	; 0x40
 8005e3a:	d004      	beq.n	8005e46 <HAL_UART_IRQHandler+0x1f2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8005e3c:	187b      	adds	r3, r7, r1
 8005e3e:	681b      	ldr	r3, [r3, #0]
 8005e40:	2228      	movs	r2, #40	; 0x28
 8005e42:	4013      	ands	r3, r2
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8005e44:	d047      	beq.n	8005ed6 <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	0018      	movs	r0, r3
 8005e4a:	f000 fd0b 	bl	8006864 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005e4e:	687b      	ldr	r3, [r7, #4]
 8005e50:	681b      	ldr	r3, [r3, #0]
 8005e52:	689b      	ldr	r3, [r3, #8]
 8005e54:	2240      	movs	r2, #64	; 0x40
 8005e56:	4013      	ands	r3, r2
 8005e58:	2b40      	cmp	r3, #64	; 0x40
 8005e5a:	d137      	bne.n	8005ecc <HAL_UART_IRQHandler+0x278>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005e5c:	f3ef 8310 	mrs	r3, PRIMASK
 8005e60:	663b      	str	r3, [r7, #96]	; 0x60
  return(result);
 8005e62:	6e3b      	ldr	r3, [r7, #96]	; 0x60
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005e64:	2090      	movs	r0, #144	; 0x90
 8005e66:	183a      	adds	r2, r7, r0
 8005e68:	6013      	str	r3, [r2, #0]
 8005e6a:	2301      	movs	r3, #1
 8005e6c:	667b      	str	r3, [r7, #100]	; 0x64
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005e6e:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8005e70:	f383 8810 	msr	PRIMASK, r3
}
 8005e74:	46c0      	nop			; (mov r8, r8)
 8005e76:	687b      	ldr	r3, [r7, #4]
 8005e78:	681b      	ldr	r3, [r3, #0]
 8005e7a:	689a      	ldr	r2, [r3, #8]
 8005e7c:	687b      	ldr	r3, [r7, #4]
 8005e7e:	681b      	ldr	r3, [r3, #0]
 8005e80:	2140      	movs	r1, #64	; 0x40
 8005e82:	438a      	bics	r2, r1
 8005e84:	609a      	str	r2, [r3, #8]
 8005e86:	183b      	adds	r3, r7, r0
 8005e88:	681b      	ldr	r3, [r3, #0]
 8005e8a:	66bb      	str	r3, [r7, #104]	; 0x68
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005e8c:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8005e8e:	f383 8810 	msr	PRIMASK, r3
}
 8005e92:	46c0      	nop			; (mov r8, r8)

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8005e94:	687b      	ldr	r3, [r7, #4]
 8005e96:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005e98:	2b00      	cmp	r3, #0
 8005e9a:	d012      	beq.n	8005ec2 <HAL_UART_IRQHandler+0x26e>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8005e9c:	687b      	ldr	r3, [r7, #4]
 8005e9e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005ea0:	4a14      	ldr	r2, [pc, #80]	; (8005ef4 <HAL_UART_IRQHandler+0x2a0>)
 8005ea2:	635a      	str	r2, [r3, #52]	; 0x34

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005ea8:	0018      	movs	r0, r3
 8005eaa:	f7fd fa89 	bl	80033c0 <HAL_DMA_Abort_IT>
 8005eae:	1e03      	subs	r3, r0, #0
 8005eb0:	d01a      	beq.n	8005ee8 <HAL_UART_IRQHandler+0x294>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8005eb2:	687b      	ldr	r3, [r7, #4]
 8005eb4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005eb6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005eb8:	687b      	ldr	r3, [r7, #4]
 8005eba:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005ebc:	0018      	movs	r0, r3
 8005ebe:	4790      	blx	r2
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005ec0:	e012      	b.n	8005ee8 <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8005ec2:	687b      	ldr	r3, [r7, #4]
 8005ec4:	0018      	movs	r0, r3
 8005ec6:	f000 f9ad 	bl	8006224 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005eca:	e00d      	b.n	8005ee8 <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	0018      	movs	r0, r3
 8005ed0:	f000 f9a8 	bl	8006224 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005ed4:	e008      	b.n	8005ee8 <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8005ed6:	687b      	ldr	r3, [r7, #4]
 8005ed8:	0018      	movs	r0, r3
 8005eda:	f000 f9a3 	bl	8006224 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005ede:	687b      	ldr	r3, [r7, #4]
 8005ee0:	2284      	movs	r2, #132	; 0x84
 8005ee2:	2100      	movs	r1, #0
 8005ee4:	5099      	str	r1, [r3, r2]
      }
    }
    return;
 8005ee6:	e187      	b.n	80061f8 <HAL_UART_IRQHandler+0x5a4>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005ee8:	46c0      	nop			; (mov r8, r8)
    return;
 8005eea:	e185      	b.n	80061f8 <HAL_UART_IRQHandler+0x5a4>
 8005eec:	0000080f 	.word	0x0000080f
 8005ef0:	04000120 	.word	0x04000120
 8005ef4:	0800692d 	.word	0x0800692d

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005ef8:	687b      	ldr	r3, [r7, #4]
 8005efa:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005efc:	2b01      	cmp	r3, #1
 8005efe:	d000      	beq.n	8005f02 <HAL_UART_IRQHandler+0x2ae>
 8005f00:	e139      	b.n	8006176 <HAL_UART_IRQHandler+0x522>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8005f02:	23a4      	movs	r3, #164	; 0xa4
 8005f04:	18fb      	adds	r3, r7, r3
 8005f06:	681b      	ldr	r3, [r3, #0]
 8005f08:	2210      	movs	r2, #16
 8005f0a:	4013      	ands	r3, r2
 8005f0c:	d100      	bne.n	8005f10 <HAL_UART_IRQHandler+0x2bc>
 8005f0e:	e132      	b.n	8006176 <HAL_UART_IRQHandler+0x522>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8005f10:	23a0      	movs	r3, #160	; 0xa0
 8005f12:	18fb      	adds	r3, r7, r3
 8005f14:	681b      	ldr	r3, [r3, #0]
 8005f16:	2210      	movs	r2, #16
 8005f18:	4013      	ands	r3, r2
 8005f1a:	d100      	bne.n	8005f1e <HAL_UART_IRQHandler+0x2ca>
 8005f1c:	e12b      	b.n	8006176 <HAL_UART_IRQHandler+0x522>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8005f1e:	687b      	ldr	r3, [r7, #4]
 8005f20:	681b      	ldr	r3, [r3, #0]
 8005f22:	2210      	movs	r2, #16
 8005f24:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005f26:	687b      	ldr	r3, [r7, #4]
 8005f28:	681b      	ldr	r3, [r3, #0]
 8005f2a:	689b      	ldr	r3, [r3, #8]
 8005f2c:	2240      	movs	r2, #64	; 0x40
 8005f2e:	4013      	ands	r3, r2
 8005f30:	2b40      	cmp	r3, #64	; 0x40
 8005f32:	d000      	beq.n	8005f36 <HAL_UART_IRQHandler+0x2e2>
 8005f34:	e09f      	b.n	8006076 <HAL_UART_IRQHandler+0x422>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8005f36:	687b      	ldr	r3, [r7, #4]
 8005f38:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005f3a:	681b      	ldr	r3, [r3, #0]
 8005f3c:	685a      	ldr	r2, [r3, #4]
 8005f3e:	217e      	movs	r1, #126	; 0x7e
 8005f40:	187b      	adds	r3, r7, r1
 8005f42:	801a      	strh	r2, [r3, #0]
      if ((nb_remaining_rx_data > 0U)
 8005f44:	187b      	adds	r3, r7, r1
 8005f46:	881b      	ldrh	r3, [r3, #0]
 8005f48:	2b00      	cmp	r3, #0
 8005f4a:	d100      	bne.n	8005f4e <HAL_UART_IRQHandler+0x2fa>
 8005f4c:	e156      	b.n	80061fc <HAL_UART_IRQHandler+0x5a8>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8005f4e:	687b      	ldr	r3, [r7, #4]
 8005f50:	2258      	movs	r2, #88	; 0x58
 8005f52:	5a9b      	ldrh	r3, [r3, r2]
 8005f54:	187a      	adds	r2, r7, r1
 8005f56:	8812      	ldrh	r2, [r2, #0]
 8005f58:	429a      	cmp	r2, r3
 8005f5a:	d300      	bcc.n	8005f5e <HAL_UART_IRQHandler+0x30a>
 8005f5c:	e14e      	b.n	80061fc <HAL_UART_IRQHandler+0x5a8>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8005f5e:	687b      	ldr	r3, [r7, #4]
 8005f60:	187a      	adds	r2, r7, r1
 8005f62:	215a      	movs	r1, #90	; 0x5a
 8005f64:	8812      	ldrh	r2, [r2, #0]
 8005f66:	525a      	strh	r2, [r3, r1]

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8005f68:	687b      	ldr	r3, [r7, #4]
 8005f6a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005f6c:	699b      	ldr	r3, [r3, #24]
 8005f6e:	2b20      	cmp	r3, #32
 8005f70:	d06f      	beq.n	8006052 <HAL_UART_IRQHandler+0x3fe>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005f72:	f3ef 8310 	mrs	r3, PRIMASK
 8005f76:	633b      	str	r3, [r7, #48]	; 0x30
  return(result);
 8005f78:	6b3b      	ldr	r3, [r7, #48]	; 0x30
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005f7a:	67bb      	str	r3, [r7, #120]	; 0x78
 8005f7c:	2301      	movs	r3, #1
 8005f7e:	637b      	str	r3, [r7, #52]	; 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005f80:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005f82:	f383 8810 	msr	PRIMASK, r3
}
 8005f86:	46c0      	nop			; (mov r8, r8)
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	681b      	ldr	r3, [r3, #0]
 8005f8c:	681a      	ldr	r2, [r3, #0]
 8005f8e:	687b      	ldr	r3, [r7, #4]
 8005f90:	681b      	ldr	r3, [r3, #0]
 8005f92:	499e      	ldr	r1, [pc, #632]	; (800620c <HAL_UART_IRQHandler+0x5b8>)
 8005f94:	400a      	ands	r2, r1
 8005f96:	601a      	str	r2, [r3, #0]
 8005f98:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8005f9a:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005f9c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005f9e:	f383 8810 	msr	PRIMASK, r3
}
 8005fa2:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005fa4:	f3ef 8310 	mrs	r3, PRIMASK
 8005fa8:	63fb      	str	r3, [r7, #60]	; 0x3c
  return(result);
 8005faa:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005fac:	677b      	str	r3, [r7, #116]	; 0x74
 8005fae:	2301      	movs	r3, #1
 8005fb0:	643b      	str	r3, [r7, #64]	; 0x40
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005fb2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005fb4:	f383 8810 	msr	PRIMASK, r3
}
 8005fb8:	46c0      	nop			; (mov r8, r8)
 8005fba:	687b      	ldr	r3, [r7, #4]
 8005fbc:	681b      	ldr	r3, [r3, #0]
 8005fbe:	689a      	ldr	r2, [r3, #8]
 8005fc0:	687b      	ldr	r3, [r7, #4]
 8005fc2:	681b      	ldr	r3, [r3, #0]
 8005fc4:	2101      	movs	r1, #1
 8005fc6:	438a      	bics	r2, r1
 8005fc8:	609a      	str	r2, [r3, #8]
 8005fca:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005fcc:	647b      	str	r3, [r7, #68]	; 0x44
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005fce:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005fd0:	f383 8810 	msr	PRIMASK, r3
}
 8005fd4:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005fd6:	f3ef 8310 	mrs	r3, PRIMASK
 8005fda:	64bb      	str	r3, [r7, #72]	; 0x48
  return(result);
 8005fdc:	6cbb      	ldr	r3, [r7, #72]	; 0x48

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005fde:	673b      	str	r3, [r7, #112]	; 0x70
 8005fe0:	2301      	movs	r3, #1
 8005fe2:	64fb      	str	r3, [r7, #76]	; 0x4c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005fe4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005fe6:	f383 8810 	msr	PRIMASK, r3
}
 8005fea:	46c0      	nop			; (mov r8, r8)
 8005fec:	687b      	ldr	r3, [r7, #4]
 8005fee:	681b      	ldr	r3, [r3, #0]
 8005ff0:	689a      	ldr	r2, [r3, #8]
 8005ff2:	687b      	ldr	r3, [r7, #4]
 8005ff4:	681b      	ldr	r3, [r3, #0]
 8005ff6:	2140      	movs	r1, #64	; 0x40
 8005ff8:	438a      	bics	r2, r1
 8005ffa:	609a      	str	r2, [r3, #8]
 8005ffc:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8005ffe:	653b      	str	r3, [r7, #80]	; 0x50
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006000:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006002:	f383 8810 	msr	PRIMASK, r3
}
 8006006:	46c0      	nop			; (mov r8, r8)

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	2280      	movs	r2, #128	; 0x80
 800600c:	2120      	movs	r1, #32
 800600e:	5099      	str	r1, [r3, r2]
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	2200      	movs	r2, #0
 8006014:	661a      	str	r2, [r3, #96]	; 0x60
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006016:	f3ef 8310 	mrs	r3, PRIMASK
 800601a:	657b      	str	r3, [r7, #84]	; 0x54
  return(result);
 800601c:	6d7b      	ldr	r3, [r7, #84]	; 0x54

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800601e:	66fb      	str	r3, [r7, #108]	; 0x6c
 8006020:	2301      	movs	r3, #1
 8006022:	65bb      	str	r3, [r7, #88]	; 0x58
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006024:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8006026:	f383 8810 	msr	PRIMASK, r3
}
 800602a:	46c0      	nop			; (mov r8, r8)
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	681b      	ldr	r3, [r3, #0]
 8006030:	681a      	ldr	r2, [r3, #0]
 8006032:	687b      	ldr	r3, [r7, #4]
 8006034:	681b      	ldr	r3, [r3, #0]
 8006036:	2110      	movs	r1, #16
 8006038:	438a      	bics	r2, r1
 800603a:	601a      	str	r2, [r3, #0]
 800603c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800603e:	65fb      	str	r3, [r7, #92]	; 0x5c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006040:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8006042:	f383 8810 	msr	PRIMASK, r3
}
 8006046:	46c0      	nop			; (mov r8, r8)

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8006048:	687b      	ldr	r3, [r7, #4]
 800604a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800604c:	0018      	movs	r0, r3
 800604e:	f7fd f97f 	bl	8003350 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006052:	687b      	ldr	r3, [r7, #4]
 8006054:	2202      	movs	r2, #2
 8006056:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8006058:	687b      	ldr	r3, [r7, #4]
 800605a:	2258      	movs	r2, #88	; 0x58
 800605c:	5a9a      	ldrh	r2, [r3, r2]
 800605e:	687b      	ldr	r3, [r7, #4]
 8006060:	215a      	movs	r1, #90	; 0x5a
 8006062:	5a5b      	ldrh	r3, [r3, r1]
 8006064:	b29b      	uxth	r3, r3
 8006066:	1ad3      	subs	r3, r2, r3
 8006068:	b29a      	uxth	r2, r3
 800606a:	687b      	ldr	r3, [r7, #4]
 800606c:	0011      	movs	r1, r2
 800606e:	0018      	movs	r0, r3
 8006070:	f000 f8e0 	bl	8006234 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8006074:	e0c2      	b.n	80061fc <HAL_UART_IRQHandler+0x5a8>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8006076:	687b      	ldr	r3, [r7, #4]
 8006078:	2258      	movs	r2, #88	; 0x58
 800607a:	5a99      	ldrh	r1, [r3, r2]
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	225a      	movs	r2, #90	; 0x5a
 8006080:	5a9b      	ldrh	r3, [r3, r2]
 8006082:	b29a      	uxth	r2, r3
 8006084:	208e      	movs	r0, #142	; 0x8e
 8006086:	183b      	adds	r3, r7, r0
 8006088:	1a8a      	subs	r2, r1, r2
 800608a:	801a      	strh	r2, [r3, #0]
      if ((huart->RxXferCount > 0U)
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	225a      	movs	r2, #90	; 0x5a
 8006090:	5a9b      	ldrh	r3, [r3, r2]
 8006092:	b29b      	uxth	r3, r3
 8006094:	2b00      	cmp	r3, #0
 8006096:	d100      	bne.n	800609a <HAL_UART_IRQHandler+0x446>
 8006098:	e0b2      	b.n	8006200 <HAL_UART_IRQHandler+0x5ac>
          && (nb_rx_data > 0U))
 800609a:	183b      	adds	r3, r7, r0
 800609c:	881b      	ldrh	r3, [r3, #0]
 800609e:	2b00      	cmp	r3, #0
 80060a0:	d100      	bne.n	80060a4 <HAL_UART_IRQHandler+0x450>
 80060a2:	e0ad      	b.n	8006200 <HAL_UART_IRQHandler+0x5ac>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80060a4:	f3ef 8310 	mrs	r3, PRIMASK
 80060a8:	60fb      	str	r3, [r7, #12]
  return(result);
 80060aa:	68fb      	ldr	r3, [r7, #12]
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80060ac:	2488      	movs	r4, #136	; 0x88
 80060ae:	193a      	adds	r2, r7, r4
 80060b0:	6013      	str	r3, [r2, #0]
 80060b2:	2301      	movs	r3, #1
 80060b4:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80060b6:	693b      	ldr	r3, [r7, #16]
 80060b8:	f383 8810 	msr	PRIMASK, r3
}
 80060bc:	46c0      	nop			; (mov r8, r8)
 80060be:	687b      	ldr	r3, [r7, #4]
 80060c0:	681b      	ldr	r3, [r3, #0]
 80060c2:	681a      	ldr	r2, [r3, #0]
 80060c4:	687b      	ldr	r3, [r7, #4]
 80060c6:	681b      	ldr	r3, [r3, #0]
 80060c8:	4951      	ldr	r1, [pc, #324]	; (8006210 <HAL_UART_IRQHandler+0x5bc>)
 80060ca:	400a      	ands	r2, r1
 80060cc:	601a      	str	r2, [r3, #0]
 80060ce:	193b      	adds	r3, r7, r4
 80060d0:	681b      	ldr	r3, [r3, #0]
 80060d2:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80060d4:	697b      	ldr	r3, [r7, #20]
 80060d6:	f383 8810 	msr	PRIMASK, r3
}
 80060da:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80060dc:	f3ef 8310 	mrs	r3, PRIMASK
 80060e0:	61bb      	str	r3, [r7, #24]
  return(result);
 80060e2:	69bb      	ldr	r3, [r7, #24]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80060e4:	2484      	movs	r4, #132	; 0x84
 80060e6:	193a      	adds	r2, r7, r4
 80060e8:	6013      	str	r3, [r2, #0]
 80060ea:	2301      	movs	r3, #1
 80060ec:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80060ee:	69fb      	ldr	r3, [r7, #28]
 80060f0:	f383 8810 	msr	PRIMASK, r3
}
 80060f4:	46c0      	nop			; (mov r8, r8)
 80060f6:	687b      	ldr	r3, [r7, #4]
 80060f8:	681b      	ldr	r3, [r3, #0]
 80060fa:	689a      	ldr	r2, [r3, #8]
 80060fc:	687b      	ldr	r3, [r7, #4]
 80060fe:	681b      	ldr	r3, [r3, #0]
 8006100:	2101      	movs	r1, #1
 8006102:	438a      	bics	r2, r1
 8006104:	609a      	str	r2, [r3, #8]
 8006106:	193b      	adds	r3, r7, r4
 8006108:	681b      	ldr	r3, [r3, #0]
 800610a:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800610c:	6a3b      	ldr	r3, [r7, #32]
 800610e:	f383 8810 	msr	PRIMASK, r3
}
 8006112:	46c0      	nop			; (mov r8, r8)

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8006114:	687b      	ldr	r3, [r7, #4]
 8006116:	2280      	movs	r2, #128	; 0x80
 8006118:	2120      	movs	r1, #32
 800611a:	5099      	str	r1, [r3, r2]
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800611c:	687b      	ldr	r3, [r7, #4]
 800611e:	2200      	movs	r2, #0
 8006120:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8006122:	687b      	ldr	r3, [r7, #4]
 8006124:	2200      	movs	r2, #0
 8006126:	669a      	str	r2, [r3, #104]	; 0x68
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006128:	f3ef 8310 	mrs	r3, PRIMASK
 800612c:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 800612e:	6a7b      	ldr	r3, [r7, #36]	; 0x24

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006130:	2480      	movs	r4, #128	; 0x80
 8006132:	193a      	adds	r2, r7, r4
 8006134:	6013      	str	r3, [r2, #0]
 8006136:	2301      	movs	r3, #1
 8006138:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800613a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800613c:	f383 8810 	msr	PRIMASK, r3
}
 8006140:	46c0      	nop			; (mov r8, r8)
 8006142:	687b      	ldr	r3, [r7, #4]
 8006144:	681b      	ldr	r3, [r3, #0]
 8006146:	681a      	ldr	r2, [r3, #0]
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	681b      	ldr	r3, [r3, #0]
 800614c:	2110      	movs	r1, #16
 800614e:	438a      	bics	r2, r1
 8006150:	601a      	str	r2, [r3, #0]
 8006152:	193b      	adds	r3, r7, r4
 8006154:	681b      	ldr	r3, [r3, #0]
 8006156:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006158:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800615a:	f383 8810 	msr	PRIMASK, r3
}
 800615e:	46c0      	nop			; (mov r8, r8)

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006160:	687b      	ldr	r3, [r7, #4]
 8006162:	2202      	movs	r2, #2
 8006164:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8006166:	183b      	adds	r3, r7, r0
 8006168:	881a      	ldrh	r2, [r3, #0]
 800616a:	687b      	ldr	r3, [r7, #4]
 800616c:	0011      	movs	r1, r2
 800616e:	0018      	movs	r0, r3
 8006170:	f000 f860 	bl	8006234 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8006174:	e044      	b.n	8006200 <HAL_UART_IRQHandler+0x5ac>
  }
#if defined(USART_CR1_UESM)
#if defined(USART_CR3_WUFIE)

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8006176:	23a4      	movs	r3, #164	; 0xa4
 8006178:	18fb      	adds	r3, r7, r3
 800617a:	681a      	ldr	r2, [r3, #0]
 800617c:	2380      	movs	r3, #128	; 0x80
 800617e:	035b      	lsls	r3, r3, #13
 8006180:	4013      	ands	r3, r2
 8006182:	d010      	beq.n	80061a6 <HAL_UART_IRQHandler+0x552>
 8006184:	239c      	movs	r3, #156	; 0x9c
 8006186:	18fb      	adds	r3, r7, r3
 8006188:	681a      	ldr	r2, [r3, #0]
 800618a:	2380      	movs	r3, #128	; 0x80
 800618c:	03db      	lsls	r3, r3, #15
 800618e:	4013      	ands	r3, r2
 8006190:	d009      	beq.n	80061a6 <HAL_UART_IRQHandler+0x552>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8006192:	687b      	ldr	r3, [r7, #4]
 8006194:	681b      	ldr	r3, [r3, #0]
 8006196:	2280      	movs	r2, #128	; 0x80
 8006198:	0352      	lsls	r2, r2, #13
 800619a:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800619c:	687b      	ldr	r3, [r7, #4]
 800619e:	0018      	movs	r0, r3
 80061a0:	f000 fcbe 	bl	8006b20 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80061a4:	e02f      	b.n	8006206 <HAL_UART_IRQHandler+0x5b2>
  }
#endif /* USART_CR3_WUFIE */
#endif /* USART_CR1_UESM */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 80061a6:	23a4      	movs	r3, #164	; 0xa4
 80061a8:	18fb      	adds	r3, r7, r3
 80061aa:	681b      	ldr	r3, [r3, #0]
 80061ac:	2280      	movs	r2, #128	; 0x80
 80061ae:	4013      	ands	r3, r2
 80061b0:	d00f      	beq.n	80061d2 <HAL_UART_IRQHandler+0x57e>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 80061b2:	23a0      	movs	r3, #160	; 0xa0
 80061b4:	18fb      	adds	r3, r7, r3
 80061b6:	681b      	ldr	r3, [r3, #0]
 80061b8:	2280      	movs	r2, #128	; 0x80
 80061ba:	4013      	ands	r3, r2
 80061bc:	d009      	beq.n	80061d2 <HAL_UART_IRQHandler+0x57e>
  {
    if (huart->TxISR != NULL)
 80061be:	687b      	ldr	r3, [r7, #4]
 80061c0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80061c2:	2b00      	cmp	r3, #0
 80061c4:	d01e      	beq.n	8006204 <HAL_UART_IRQHandler+0x5b0>
    {
      huart->TxISR(huart);
 80061c6:	687b      	ldr	r3, [r7, #4]
 80061c8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80061ca:	687a      	ldr	r2, [r7, #4]
 80061cc:	0010      	movs	r0, r2
 80061ce:	4798      	blx	r3
    }
    return;
 80061d0:	e018      	b.n	8006204 <HAL_UART_IRQHandler+0x5b0>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 80061d2:	23a4      	movs	r3, #164	; 0xa4
 80061d4:	18fb      	adds	r3, r7, r3
 80061d6:	681b      	ldr	r3, [r3, #0]
 80061d8:	2240      	movs	r2, #64	; 0x40
 80061da:	4013      	ands	r3, r2
 80061dc:	d013      	beq.n	8006206 <HAL_UART_IRQHandler+0x5b2>
 80061de:	23a0      	movs	r3, #160	; 0xa0
 80061e0:	18fb      	adds	r3, r7, r3
 80061e2:	681b      	ldr	r3, [r3, #0]
 80061e4:	2240      	movs	r2, #64	; 0x40
 80061e6:	4013      	ands	r3, r2
 80061e8:	d00d      	beq.n	8006206 <HAL_UART_IRQHandler+0x5b2>
  {
    UART_EndTransmit_IT(huart);
 80061ea:	687b      	ldr	r3, [r7, #4]
 80061ec:	0018      	movs	r0, r3
 80061ee:	f000 fc6c 	bl	8006aca <UART_EndTransmit_IT>
    return;
 80061f2:	e008      	b.n	8006206 <HAL_UART_IRQHandler+0x5b2>
      return;
 80061f4:	46c0      	nop			; (mov r8, r8)
 80061f6:	e006      	b.n	8006206 <HAL_UART_IRQHandler+0x5b2>
    return;
 80061f8:	46c0      	nop			; (mov r8, r8)
 80061fa:	e004      	b.n	8006206 <HAL_UART_IRQHandler+0x5b2>
      return;
 80061fc:	46c0      	nop			; (mov r8, r8)
 80061fe:	e002      	b.n	8006206 <HAL_UART_IRQHandler+0x5b2>
      return;
 8006200:	46c0      	nop			; (mov r8, r8)
 8006202:	e000      	b.n	8006206 <HAL_UART_IRQHandler+0x5b2>
    return;
 8006204:	46c0      	nop			; (mov r8, r8)
  }

}
 8006206:	46bd      	mov	sp, r7
 8006208:	b02b      	add	sp, #172	; 0xac
 800620a:	bd90      	pop	{r4, r7, pc}
 800620c:	fffffeff 	.word	0xfffffeff
 8006210:	fffffedf 	.word	0xfffffedf

08006214 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8006214:	b580      	push	{r7, lr}
 8006216:	b082      	sub	sp, #8
 8006218:	af00      	add	r7, sp, #0
 800621a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 800621c:	46c0      	nop			; (mov r8, r8)
 800621e:	46bd      	mov	sp, r7
 8006220:	b002      	add	sp, #8
 8006222:	bd80      	pop	{r7, pc}

08006224 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8006224:	b580      	push	{r7, lr}
 8006226:	b082      	sub	sp, #8
 8006228:	af00      	add	r7, sp, #0
 800622a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800622c:	46c0      	nop			; (mov r8, r8)
 800622e:	46bd      	mov	sp, r7
 8006230:	b002      	add	sp, #8
 8006232:	bd80      	pop	{r7, pc}

08006234 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8006234:	b580      	push	{r7, lr}
 8006236:	b082      	sub	sp, #8
 8006238:	af00      	add	r7, sp, #0
 800623a:	6078      	str	r0, [r7, #4]
 800623c:	000a      	movs	r2, r1
 800623e:	1cbb      	adds	r3, r7, #2
 8006240:	801a      	strh	r2, [r3, #0]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8006242:	46c0      	nop			; (mov r8, r8)
 8006244:	46bd      	mov	sp, r7
 8006246:	b002      	add	sp, #8
 8006248:	bd80      	pop	{r7, pc}
	...

0800624c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800624c:	b580      	push	{r7, lr}
 800624e:	b088      	sub	sp, #32
 8006250:	af00      	add	r7, sp, #0
 8006252:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8006254:	231e      	movs	r3, #30
 8006256:	18fb      	adds	r3, r7, r3
 8006258:	2200      	movs	r2, #0
 800625a:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800625c:	687b      	ldr	r3, [r7, #4]
 800625e:	689a      	ldr	r2, [r3, #8]
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	691b      	ldr	r3, [r3, #16]
 8006264:	431a      	orrs	r2, r3
 8006266:	687b      	ldr	r3, [r7, #4]
 8006268:	695b      	ldr	r3, [r3, #20]
 800626a:	431a      	orrs	r2, r3
 800626c:	687b      	ldr	r3, [r7, #4]
 800626e:	69db      	ldr	r3, [r3, #28]
 8006270:	4313      	orrs	r3, r2
 8006272:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	681b      	ldr	r3, [r3, #0]
 8006278:	681b      	ldr	r3, [r3, #0]
 800627a:	4a8d      	ldr	r2, [pc, #564]	; (80064b0 <UART_SetConfig+0x264>)
 800627c:	4013      	ands	r3, r2
 800627e:	0019      	movs	r1, r3
 8006280:	687b      	ldr	r3, [r7, #4]
 8006282:	681b      	ldr	r3, [r3, #0]
 8006284:	697a      	ldr	r2, [r7, #20]
 8006286:	430a      	orrs	r2, r1
 8006288:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800628a:	687b      	ldr	r3, [r7, #4]
 800628c:	681b      	ldr	r3, [r3, #0]
 800628e:	685b      	ldr	r3, [r3, #4]
 8006290:	4a88      	ldr	r2, [pc, #544]	; (80064b4 <UART_SetConfig+0x268>)
 8006292:	4013      	ands	r3, r2
 8006294:	0019      	movs	r1, r3
 8006296:	687b      	ldr	r3, [r7, #4]
 8006298:	68da      	ldr	r2, [r3, #12]
 800629a:	687b      	ldr	r3, [r7, #4]
 800629c:	681b      	ldr	r3, [r3, #0]
 800629e:	430a      	orrs	r2, r1
 80062a0:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80062a2:	687b      	ldr	r3, [r7, #4]
 80062a4:	699b      	ldr	r3, [r3, #24]
 80062a6:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	6a1b      	ldr	r3, [r3, #32]
 80062ac:	697a      	ldr	r2, [r7, #20]
 80062ae:	4313      	orrs	r3, r2
 80062b0:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80062b2:	687b      	ldr	r3, [r7, #4]
 80062b4:	681b      	ldr	r3, [r3, #0]
 80062b6:	689b      	ldr	r3, [r3, #8]
 80062b8:	4a7f      	ldr	r2, [pc, #508]	; (80064b8 <UART_SetConfig+0x26c>)
 80062ba:	4013      	ands	r3, r2
 80062bc:	0019      	movs	r1, r3
 80062be:	687b      	ldr	r3, [r7, #4]
 80062c0:	681b      	ldr	r3, [r3, #0]
 80062c2:	697a      	ldr	r2, [r7, #20]
 80062c4:	430a      	orrs	r2, r1
 80062c6:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80062c8:	687b      	ldr	r3, [r7, #4]
 80062ca:	681b      	ldr	r3, [r3, #0]
 80062cc:	4a7b      	ldr	r2, [pc, #492]	; (80064bc <UART_SetConfig+0x270>)
 80062ce:	4293      	cmp	r3, r2
 80062d0:	d127      	bne.n	8006322 <UART_SetConfig+0xd6>
 80062d2:	4b7b      	ldr	r3, [pc, #492]	; (80064c0 <UART_SetConfig+0x274>)
 80062d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80062d6:	2203      	movs	r2, #3
 80062d8:	4013      	ands	r3, r2
 80062da:	2b03      	cmp	r3, #3
 80062dc:	d00d      	beq.n	80062fa <UART_SetConfig+0xae>
 80062de:	d81b      	bhi.n	8006318 <UART_SetConfig+0xcc>
 80062e0:	2b02      	cmp	r3, #2
 80062e2:	d014      	beq.n	800630e <UART_SetConfig+0xc2>
 80062e4:	d818      	bhi.n	8006318 <UART_SetConfig+0xcc>
 80062e6:	2b00      	cmp	r3, #0
 80062e8:	d002      	beq.n	80062f0 <UART_SetConfig+0xa4>
 80062ea:	2b01      	cmp	r3, #1
 80062ec:	d00a      	beq.n	8006304 <UART_SetConfig+0xb8>
 80062ee:	e013      	b.n	8006318 <UART_SetConfig+0xcc>
 80062f0:	231f      	movs	r3, #31
 80062f2:	18fb      	adds	r3, r7, r3
 80062f4:	2200      	movs	r2, #0
 80062f6:	701a      	strb	r2, [r3, #0]
 80062f8:	e021      	b.n	800633e <UART_SetConfig+0xf2>
 80062fa:	231f      	movs	r3, #31
 80062fc:	18fb      	adds	r3, r7, r3
 80062fe:	2202      	movs	r2, #2
 8006300:	701a      	strb	r2, [r3, #0]
 8006302:	e01c      	b.n	800633e <UART_SetConfig+0xf2>
 8006304:	231f      	movs	r3, #31
 8006306:	18fb      	adds	r3, r7, r3
 8006308:	2204      	movs	r2, #4
 800630a:	701a      	strb	r2, [r3, #0]
 800630c:	e017      	b.n	800633e <UART_SetConfig+0xf2>
 800630e:	231f      	movs	r3, #31
 8006310:	18fb      	adds	r3, r7, r3
 8006312:	2208      	movs	r2, #8
 8006314:	701a      	strb	r2, [r3, #0]
 8006316:	e012      	b.n	800633e <UART_SetConfig+0xf2>
 8006318:	231f      	movs	r3, #31
 800631a:	18fb      	adds	r3, r7, r3
 800631c:	2210      	movs	r2, #16
 800631e:	701a      	strb	r2, [r3, #0]
 8006320:	e00d      	b.n	800633e <UART_SetConfig+0xf2>
 8006322:	687b      	ldr	r3, [r7, #4]
 8006324:	681b      	ldr	r3, [r3, #0]
 8006326:	4a67      	ldr	r2, [pc, #412]	; (80064c4 <UART_SetConfig+0x278>)
 8006328:	4293      	cmp	r3, r2
 800632a:	d104      	bne.n	8006336 <UART_SetConfig+0xea>
 800632c:	231f      	movs	r3, #31
 800632e:	18fb      	adds	r3, r7, r3
 8006330:	2200      	movs	r2, #0
 8006332:	701a      	strb	r2, [r3, #0]
 8006334:	e003      	b.n	800633e <UART_SetConfig+0xf2>
 8006336:	231f      	movs	r3, #31
 8006338:	18fb      	adds	r3, r7, r3
 800633a:	2210      	movs	r2, #16
 800633c:	701a      	strb	r2, [r3, #0]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800633e:	687b      	ldr	r3, [r7, #4]
 8006340:	69da      	ldr	r2, [r3, #28]
 8006342:	2380      	movs	r3, #128	; 0x80
 8006344:	021b      	lsls	r3, r3, #8
 8006346:	429a      	cmp	r2, r3
 8006348:	d15c      	bne.n	8006404 <UART_SetConfig+0x1b8>
  {
    switch (clocksource)
 800634a:	231f      	movs	r3, #31
 800634c:	18fb      	adds	r3, r7, r3
 800634e:	781b      	ldrb	r3, [r3, #0]
 8006350:	2b08      	cmp	r3, #8
 8006352:	d015      	beq.n	8006380 <UART_SetConfig+0x134>
 8006354:	dc18      	bgt.n	8006388 <UART_SetConfig+0x13c>
 8006356:	2b04      	cmp	r3, #4
 8006358:	d00d      	beq.n	8006376 <UART_SetConfig+0x12a>
 800635a:	dc15      	bgt.n	8006388 <UART_SetConfig+0x13c>
 800635c:	2b00      	cmp	r3, #0
 800635e:	d002      	beq.n	8006366 <UART_SetConfig+0x11a>
 8006360:	2b02      	cmp	r3, #2
 8006362:	d005      	beq.n	8006370 <UART_SetConfig+0x124>
 8006364:	e010      	b.n	8006388 <UART_SetConfig+0x13c>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006366:	f7fd fe7f 	bl	8004068 <HAL_RCC_GetPCLK1Freq>
 800636a:	0003      	movs	r3, r0
 800636c:	61bb      	str	r3, [r7, #24]
        break;
 800636e:	e012      	b.n	8006396 <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006370:	4b55      	ldr	r3, [pc, #340]	; (80064c8 <UART_SetConfig+0x27c>)
 8006372:	61bb      	str	r3, [r7, #24]
        break;
 8006374:	e00f      	b.n	8006396 <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006376:	f7fd fe17 	bl	8003fa8 <HAL_RCC_GetSysClockFreq>
 800637a:	0003      	movs	r3, r0
 800637c:	61bb      	str	r3, [r7, #24]
        break;
 800637e:	e00a      	b.n	8006396 <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006380:	2380      	movs	r3, #128	; 0x80
 8006382:	021b      	lsls	r3, r3, #8
 8006384:	61bb      	str	r3, [r7, #24]
        break;
 8006386:	e006      	b.n	8006396 <UART_SetConfig+0x14a>
      default:
        pclk = 0U;
 8006388:	2300      	movs	r3, #0
 800638a:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800638c:	231e      	movs	r3, #30
 800638e:	18fb      	adds	r3, r7, r3
 8006390:	2201      	movs	r2, #1
 8006392:	701a      	strb	r2, [r3, #0]
        break;
 8006394:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8006396:	69bb      	ldr	r3, [r7, #24]
 8006398:	2b00      	cmp	r3, #0
 800639a:	d100      	bne.n	800639e <UART_SetConfig+0x152>
 800639c:	e07a      	b.n	8006494 <UART_SetConfig+0x248>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800639e:	69bb      	ldr	r3, [r7, #24]
 80063a0:	005a      	lsls	r2, r3, #1
 80063a2:	687b      	ldr	r3, [r7, #4]
 80063a4:	685b      	ldr	r3, [r3, #4]
 80063a6:	085b      	lsrs	r3, r3, #1
 80063a8:	18d2      	adds	r2, r2, r3
 80063aa:	687b      	ldr	r3, [r7, #4]
 80063ac:	685b      	ldr	r3, [r3, #4]
 80063ae:	0019      	movs	r1, r3
 80063b0:	0010      	movs	r0, r2
 80063b2:	f7f9 febb 	bl	800012c <__udivsi3>
 80063b6:	0003      	movs	r3, r0
 80063b8:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80063ba:	693b      	ldr	r3, [r7, #16]
 80063bc:	2b0f      	cmp	r3, #15
 80063be:	d91c      	bls.n	80063fa <UART_SetConfig+0x1ae>
 80063c0:	693a      	ldr	r2, [r7, #16]
 80063c2:	2380      	movs	r3, #128	; 0x80
 80063c4:	025b      	lsls	r3, r3, #9
 80063c6:	429a      	cmp	r2, r3
 80063c8:	d217      	bcs.n	80063fa <UART_SetConfig+0x1ae>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80063ca:	693b      	ldr	r3, [r7, #16]
 80063cc:	b29a      	uxth	r2, r3
 80063ce:	200e      	movs	r0, #14
 80063d0:	183b      	adds	r3, r7, r0
 80063d2:	210f      	movs	r1, #15
 80063d4:	438a      	bics	r2, r1
 80063d6:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80063d8:	693b      	ldr	r3, [r7, #16]
 80063da:	085b      	lsrs	r3, r3, #1
 80063dc:	b29b      	uxth	r3, r3
 80063de:	2207      	movs	r2, #7
 80063e0:	4013      	ands	r3, r2
 80063e2:	b299      	uxth	r1, r3
 80063e4:	183b      	adds	r3, r7, r0
 80063e6:	183a      	adds	r2, r7, r0
 80063e8:	8812      	ldrh	r2, [r2, #0]
 80063ea:	430a      	orrs	r2, r1
 80063ec:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 80063ee:	687b      	ldr	r3, [r7, #4]
 80063f0:	681b      	ldr	r3, [r3, #0]
 80063f2:	183a      	adds	r2, r7, r0
 80063f4:	8812      	ldrh	r2, [r2, #0]
 80063f6:	60da      	str	r2, [r3, #12]
 80063f8:	e04c      	b.n	8006494 <UART_SetConfig+0x248>
      }
      else
      {
        ret = HAL_ERROR;
 80063fa:	231e      	movs	r3, #30
 80063fc:	18fb      	adds	r3, r7, r3
 80063fe:	2201      	movs	r2, #1
 8006400:	701a      	strb	r2, [r3, #0]
 8006402:	e047      	b.n	8006494 <UART_SetConfig+0x248>
      }
    }
  }
  else
  {
    switch (clocksource)
 8006404:	231f      	movs	r3, #31
 8006406:	18fb      	adds	r3, r7, r3
 8006408:	781b      	ldrb	r3, [r3, #0]
 800640a:	2b08      	cmp	r3, #8
 800640c:	d015      	beq.n	800643a <UART_SetConfig+0x1ee>
 800640e:	dc18      	bgt.n	8006442 <UART_SetConfig+0x1f6>
 8006410:	2b04      	cmp	r3, #4
 8006412:	d00d      	beq.n	8006430 <UART_SetConfig+0x1e4>
 8006414:	dc15      	bgt.n	8006442 <UART_SetConfig+0x1f6>
 8006416:	2b00      	cmp	r3, #0
 8006418:	d002      	beq.n	8006420 <UART_SetConfig+0x1d4>
 800641a:	2b02      	cmp	r3, #2
 800641c:	d005      	beq.n	800642a <UART_SetConfig+0x1de>
 800641e:	e010      	b.n	8006442 <UART_SetConfig+0x1f6>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006420:	f7fd fe22 	bl	8004068 <HAL_RCC_GetPCLK1Freq>
 8006424:	0003      	movs	r3, r0
 8006426:	61bb      	str	r3, [r7, #24]
        break;
 8006428:	e012      	b.n	8006450 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800642a:	4b27      	ldr	r3, [pc, #156]	; (80064c8 <UART_SetConfig+0x27c>)
 800642c:	61bb      	str	r3, [r7, #24]
        break;
 800642e:	e00f      	b.n	8006450 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006430:	f7fd fdba 	bl	8003fa8 <HAL_RCC_GetSysClockFreq>
 8006434:	0003      	movs	r3, r0
 8006436:	61bb      	str	r3, [r7, #24]
        break;
 8006438:	e00a      	b.n	8006450 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800643a:	2380      	movs	r3, #128	; 0x80
 800643c:	021b      	lsls	r3, r3, #8
 800643e:	61bb      	str	r3, [r7, #24]
        break;
 8006440:	e006      	b.n	8006450 <UART_SetConfig+0x204>
      default:
        pclk = 0U;
 8006442:	2300      	movs	r3, #0
 8006444:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8006446:	231e      	movs	r3, #30
 8006448:	18fb      	adds	r3, r7, r3
 800644a:	2201      	movs	r2, #1
 800644c:	701a      	strb	r2, [r3, #0]
        break;
 800644e:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 8006450:	69bb      	ldr	r3, [r7, #24]
 8006452:	2b00      	cmp	r3, #0
 8006454:	d01e      	beq.n	8006494 <UART_SetConfig+0x248>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8006456:	687b      	ldr	r3, [r7, #4]
 8006458:	685b      	ldr	r3, [r3, #4]
 800645a:	085a      	lsrs	r2, r3, #1
 800645c:	69bb      	ldr	r3, [r7, #24]
 800645e:	18d2      	adds	r2, r2, r3
 8006460:	687b      	ldr	r3, [r7, #4]
 8006462:	685b      	ldr	r3, [r3, #4]
 8006464:	0019      	movs	r1, r3
 8006466:	0010      	movs	r0, r2
 8006468:	f7f9 fe60 	bl	800012c <__udivsi3>
 800646c:	0003      	movs	r3, r0
 800646e:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006470:	693b      	ldr	r3, [r7, #16]
 8006472:	2b0f      	cmp	r3, #15
 8006474:	d90a      	bls.n	800648c <UART_SetConfig+0x240>
 8006476:	693a      	ldr	r2, [r7, #16]
 8006478:	2380      	movs	r3, #128	; 0x80
 800647a:	025b      	lsls	r3, r3, #9
 800647c:	429a      	cmp	r2, r3
 800647e:	d205      	bcs.n	800648c <UART_SetConfig+0x240>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8006480:	693b      	ldr	r3, [r7, #16]
 8006482:	b29a      	uxth	r2, r3
 8006484:	687b      	ldr	r3, [r7, #4]
 8006486:	681b      	ldr	r3, [r3, #0]
 8006488:	60da      	str	r2, [r3, #12]
 800648a:	e003      	b.n	8006494 <UART_SetConfig+0x248>
      }
      else
      {
        ret = HAL_ERROR;
 800648c:	231e      	movs	r3, #30
 800648e:	18fb      	adds	r3, r7, r3
 8006490:	2201      	movs	r2, #1
 8006492:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8006494:	687b      	ldr	r3, [r7, #4]
 8006496:	2200      	movs	r2, #0
 8006498:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 800649a:	687b      	ldr	r3, [r7, #4]
 800649c:	2200      	movs	r2, #0
 800649e:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 80064a0:	231e      	movs	r3, #30
 80064a2:	18fb      	adds	r3, r7, r3
 80064a4:	781b      	ldrb	r3, [r3, #0]
}
 80064a6:	0018      	movs	r0, r3
 80064a8:	46bd      	mov	sp, r7
 80064aa:	b008      	add	sp, #32
 80064ac:	bd80      	pop	{r7, pc}
 80064ae:	46c0      	nop			; (mov r8, r8)
 80064b0:	ffff69f3 	.word	0xffff69f3
 80064b4:	ffffcfff 	.word	0xffffcfff
 80064b8:	fffff4ff 	.word	0xfffff4ff
 80064bc:	40013800 	.word	0x40013800
 80064c0:	40021000 	.word	0x40021000
 80064c4:	40004400 	.word	0x40004400
 80064c8:	007a1200 	.word	0x007a1200

080064cc <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80064cc:	b580      	push	{r7, lr}
 80064ce:	b082      	sub	sp, #8
 80064d0:	af00      	add	r7, sp, #0
 80064d2:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80064d4:	687b      	ldr	r3, [r7, #4]
 80064d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80064d8:	2208      	movs	r2, #8
 80064da:	4013      	ands	r3, r2
 80064dc:	d00b      	beq.n	80064f6 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80064de:	687b      	ldr	r3, [r7, #4]
 80064e0:	681b      	ldr	r3, [r3, #0]
 80064e2:	685b      	ldr	r3, [r3, #4]
 80064e4:	4a4a      	ldr	r2, [pc, #296]	; (8006610 <UART_AdvFeatureConfig+0x144>)
 80064e6:	4013      	ands	r3, r2
 80064e8:	0019      	movs	r1, r3
 80064ea:	687b      	ldr	r3, [r7, #4]
 80064ec:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80064ee:	687b      	ldr	r3, [r7, #4]
 80064f0:	681b      	ldr	r3, [r3, #0]
 80064f2:	430a      	orrs	r2, r1
 80064f4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80064f6:	687b      	ldr	r3, [r7, #4]
 80064f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80064fa:	2201      	movs	r2, #1
 80064fc:	4013      	ands	r3, r2
 80064fe:	d00b      	beq.n	8006518 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8006500:	687b      	ldr	r3, [r7, #4]
 8006502:	681b      	ldr	r3, [r3, #0]
 8006504:	685b      	ldr	r3, [r3, #4]
 8006506:	4a43      	ldr	r2, [pc, #268]	; (8006614 <UART_AdvFeatureConfig+0x148>)
 8006508:	4013      	ands	r3, r2
 800650a:	0019      	movs	r1, r3
 800650c:	687b      	ldr	r3, [r7, #4]
 800650e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8006510:	687b      	ldr	r3, [r7, #4]
 8006512:	681b      	ldr	r3, [r3, #0]
 8006514:	430a      	orrs	r2, r1
 8006516:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8006518:	687b      	ldr	r3, [r7, #4]
 800651a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800651c:	2202      	movs	r2, #2
 800651e:	4013      	ands	r3, r2
 8006520:	d00b      	beq.n	800653a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8006522:	687b      	ldr	r3, [r7, #4]
 8006524:	681b      	ldr	r3, [r3, #0]
 8006526:	685b      	ldr	r3, [r3, #4]
 8006528:	4a3b      	ldr	r2, [pc, #236]	; (8006618 <UART_AdvFeatureConfig+0x14c>)
 800652a:	4013      	ands	r3, r2
 800652c:	0019      	movs	r1, r3
 800652e:	687b      	ldr	r3, [r7, #4]
 8006530:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006532:	687b      	ldr	r3, [r7, #4]
 8006534:	681b      	ldr	r3, [r3, #0]
 8006536:	430a      	orrs	r2, r1
 8006538:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800653a:	687b      	ldr	r3, [r7, #4]
 800653c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800653e:	2204      	movs	r2, #4
 8006540:	4013      	ands	r3, r2
 8006542:	d00b      	beq.n	800655c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8006544:	687b      	ldr	r3, [r7, #4]
 8006546:	681b      	ldr	r3, [r3, #0]
 8006548:	685b      	ldr	r3, [r3, #4]
 800654a:	4a34      	ldr	r2, [pc, #208]	; (800661c <UART_AdvFeatureConfig+0x150>)
 800654c:	4013      	ands	r3, r2
 800654e:	0019      	movs	r1, r3
 8006550:	687b      	ldr	r3, [r7, #4]
 8006552:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006554:	687b      	ldr	r3, [r7, #4]
 8006556:	681b      	ldr	r3, [r3, #0]
 8006558:	430a      	orrs	r2, r1
 800655a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800655c:	687b      	ldr	r3, [r7, #4]
 800655e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006560:	2210      	movs	r2, #16
 8006562:	4013      	ands	r3, r2
 8006564:	d00b      	beq.n	800657e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8006566:	687b      	ldr	r3, [r7, #4]
 8006568:	681b      	ldr	r3, [r3, #0]
 800656a:	689b      	ldr	r3, [r3, #8]
 800656c:	4a2c      	ldr	r2, [pc, #176]	; (8006620 <UART_AdvFeatureConfig+0x154>)
 800656e:	4013      	ands	r3, r2
 8006570:	0019      	movs	r1, r3
 8006572:	687b      	ldr	r3, [r7, #4]
 8006574:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006576:	687b      	ldr	r3, [r7, #4]
 8006578:	681b      	ldr	r3, [r3, #0]
 800657a:	430a      	orrs	r2, r1
 800657c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800657e:	687b      	ldr	r3, [r7, #4]
 8006580:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006582:	2220      	movs	r2, #32
 8006584:	4013      	ands	r3, r2
 8006586:	d00b      	beq.n	80065a0 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8006588:	687b      	ldr	r3, [r7, #4]
 800658a:	681b      	ldr	r3, [r3, #0]
 800658c:	689b      	ldr	r3, [r3, #8]
 800658e:	4a25      	ldr	r2, [pc, #148]	; (8006624 <UART_AdvFeatureConfig+0x158>)
 8006590:	4013      	ands	r3, r2
 8006592:	0019      	movs	r1, r3
 8006594:	687b      	ldr	r3, [r7, #4]
 8006596:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8006598:	687b      	ldr	r3, [r7, #4]
 800659a:	681b      	ldr	r3, [r3, #0]
 800659c:	430a      	orrs	r2, r1
 800659e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80065a0:	687b      	ldr	r3, [r7, #4]
 80065a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80065a4:	2240      	movs	r2, #64	; 0x40
 80065a6:	4013      	ands	r3, r2
 80065a8:	d01d      	beq.n	80065e6 <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80065aa:	687b      	ldr	r3, [r7, #4]
 80065ac:	681b      	ldr	r3, [r3, #0]
 80065ae:	685b      	ldr	r3, [r3, #4]
 80065b0:	4a1d      	ldr	r2, [pc, #116]	; (8006628 <UART_AdvFeatureConfig+0x15c>)
 80065b2:	4013      	ands	r3, r2
 80065b4:	0019      	movs	r1, r3
 80065b6:	687b      	ldr	r3, [r7, #4]
 80065b8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80065ba:	687b      	ldr	r3, [r7, #4]
 80065bc:	681b      	ldr	r3, [r3, #0]
 80065be:	430a      	orrs	r2, r1
 80065c0:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80065c2:	687b      	ldr	r3, [r7, #4]
 80065c4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80065c6:	2380      	movs	r3, #128	; 0x80
 80065c8:	035b      	lsls	r3, r3, #13
 80065ca:	429a      	cmp	r2, r3
 80065cc:	d10b      	bne.n	80065e6 <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80065ce:	687b      	ldr	r3, [r7, #4]
 80065d0:	681b      	ldr	r3, [r3, #0]
 80065d2:	685b      	ldr	r3, [r3, #4]
 80065d4:	4a15      	ldr	r2, [pc, #84]	; (800662c <UART_AdvFeatureConfig+0x160>)
 80065d6:	4013      	ands	r3, r2
 80065d8:	0019      	movs	r1, r3
 80065da:	687b      	ldr	r3, [r7, #4]
 80065dc:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80065de:	687b      	ldr	r3, [r7, #4]
 80065e0:	681b      	ldr	r3, [r3, #0]
 80065e2:	430a      	orrs	r2, r1
 80065e4:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80065e6:	687b      	ldr	r3, [r7, #4]
 80065e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80065ea:	2280      	movs	r2, #128	; 0x80
 80065ec:	4013      	ands	r3, r2
 80065ee:	d00b      	beq.n	8006608 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80065f0:	687b      	ldr	r3, [r7, #4]
 80065f2:	681b      	ldr	r3, [r3, #0]
 80065f4:	685b      	ldr	r3, [r3, #4]
 80065f6:	4a0e      	ldr	r2, [pc, #56]	; (8006630 <UART_AdvFeatureConfig+0x164>)
 80065f8:	4013      	ands	r3, r2
 80065fa:	0019      	movs	r1, r3
 80065fc:	687b      	ldr	r3, [r7, #4]
 80065fe:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8006600:	687b      	ldr	r3, [r7, #4]
 8006602:	681b      	ldr	r3, [r3, #0]
 8006604:	430a      	orrs	r2, r1
 8006606:	605a      	str	r2, [r3, #4]
  }
}
 8006608:	46c0      	nop			; (mov r8, r8)
 800660a:	46bd      	mov	sp, r7
 800660c:	b002      	add	sp, #8
 800660e:	bd80      	pop	{r7, pc}
 8006610:	ffff7fff 	.word	0xffff7fff
 8006614:	fffdffff 	.word	0xfffdffff
 8006618:	fffeffff 	.word	0xfffeffff
 800661c:	fffbffff 	.word	0xfffbffff
 8006620:	ffffefff 	.word	0xffffefff
 8006624:	ffffdfff 	.word	0xffffdfff
 8006628:	ffefffff 	.word	0xffefffff
 800662c:	ff9fffff 	.word	0xff9fffff
 8006630:	fff7ffff 	.word	0xfff7ffff

08006634 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8006634:	b580      	push	{r7, lr}
 8006636:	b092      	sub	sp, #72	; 0x48
 8006638:	af02      	add	r7, sp, #8
 800663a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800663c:	687b      	ldr	r3, [r7, #4]
 800663e:	2284      	movs	r2, #132	; 0x84
 8006640:	2100      	movs	r1, #0
 8006642:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8006644:	f7fc fd9c 	bl	8003180 <HAL_GetTick>
 8006648:	0003      	movs	r3, r0
 800664a:	63fb      	str	r3, [r7, #60]	; 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800664c:	687b      	ldr	r3, [r7, #4]
 800664e:	681b      	ldr	r3, [r3, #0]
 8006650:	681b      	ldr	r3, [r3, #0]
 8006652:	2208      	movs	r2, #8
 8006654:	4013      	ands	r3, r2
 8006656:	2b08      	cmp	r3, #8
 8006658:	d12c      	bne.n	80066b4 <UART_CheckIdleState+0x80>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800665a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800665c:	2280      	movs	r2, #128	; 0x80
 800665e:	0391      	lsls	r1, r2, #14
 8006660:	6878      	ldr	r0, [r7, #4]
 8006662:	4a46      	ldr	r2, [pc, #280]	; (800677c <UART_CheckIdleState+0x148>)
 8006664:	9200      	str	r2, [sp, #0]
 8006666:	2200      	movs	r2, #0
 8006668:	f000 f88c 	bl	8006784 <UART_WaitOnFlagUntilTimeout>
 800666c:	1e03      	subs	r3, r0, #0
 800666e:	d021      	beq.n	80066b4 <UART_CheckIdleState+0x80>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006670:	f3ef 8310 	mrs	r3, PRIMASK
 8006674:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 8006676:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8006678:	63bb      	str	r3, [r7, #56]	; 0x38
 800667a:	2301      	movs	r3, #1
 800667c:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800667e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006680:	f383 8810 	msr	PRIMASK, r3
}
 8006684:	46c0      	nop			; (mov r8, r8)
 8006686:	687b      	ldr	r3, [r7, #4]
 8006688:	681b      	ldr	r3, [r3, #0]
 800668a:	681a      	ldr	r2, [r3, #0]
 800668c:	687b      	ldr	r3, [r7, #4]
 800668e:	681b      	ldr	r3, [r3, #0]
 8006690:	2180      	movs	r1, #128	; 0x80
 8006692:	438a      	bics	r2, r1
 8006694:	601a      	str	r2, [r3, #0]
 8006696:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006698:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800669a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800669c:	f383 8810 	msr	PRIMASK, r3
}
 80066a0:	46c0      	nop			; (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 80066a2:	687b      	ldr	r3, [r7, #4]
 80066a4:	2220      	movs	r2, #32
 80066a6:	67da      	str	r2, [r3, #124]	; 0x7c

      __HAL_UNLOCK(huart);
 80066a8:	687b      	ldr	r3, [r7, #4]
 80066aa:	2278      	movs	r2, #120	; 0x78
 80066ac:	2100      	movs	r1, #0
 80066ae:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80066b0:	2303      	movs	r3, #3
 80066b2:	e05f      	b.n	8006774 <UART_CheckIdleState+0x140>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80066b4:	687b      	ldr	r3, [r7, #4]
 80066b6:	681b      	ldr	r3, [r3, #0]
 80066b8:	681b      	ldr	r3, [r3, #0]
 80066ba:	2204      	movs	r2, #4
 80066bc:	4013      	ands	r3, r2
 80066be:	2b04      	cmp	r3, #4
 80066c0:	d146      	bne.n	8006750 <UART_CheckIdleState+0x11c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80066c2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80066c4:	2280      	movs	r2, #128	; 0x80
 80066c6:	03d1      	lsls	r1, r2, #15
 80066c8:	6878      	ldr	r0, [r7, #4]
 80066ca:	4a2c      	ldr	r2, [pc, #176]	; (800677c <UART_CheckIdleState+0x148>)
 80066cc:	9200      	str	r2, [sp, #0]
 80066ce:	2200      	movs	r2, #0
 80066d0:	f000 f858 	bl	8006784 <UART_WaitOnFlagUntilTimeout>
 80066d4:	1e03      	subs	r3, r0, #0
 80066d6:	d03b      	beq.n	8006750 <UART_CheckIdleState+0x11c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80066d8:	f3ef 8310 	mrs	r3, PRIMASK
 80066dc:	60fb      	str	r3, [r7, #12]
  return(result);
 80066de:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80066e0:	637b      	str	r3, [r7, #52]	; 0x34
 80066e2:	2301      	movs	r3, #1
 80066e4:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80066e6:	693b      	ldr	r3, [r7, #16]
 80066e8:	f383 8810 	msr	PRIMASK, r3
}
 80066ec:	46c0      	nop			; (mov r8, r8)
 80066ee:	687b      	ldr	r3, [r7, #4]
 80066f0:	681b      	ldr	r3, [r3, #0]
 80066f2:	681a      	ldr	r2, [r3, #0]
 80066f4:	687b      	ldr	r3, [r7, #4]
 80066f6:	681b      	ldr	r3, [r3, #0]
 80066f8:	4921      	ldr	r1, [pc, #132]	; (8006780 <UART_CheckIdleState+0x14c>)
 80066fa:	400a      	ands	r2, r1
 80066fc:	601a      	str	r2, [r3, #0]
 80066fe:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006700:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006702:	697b      	ldr	r3, [r7, #20]
 8006704:	f383 8810 	msr	PRIMASK, r3
}
 8006708:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800670a:	f3ef 8310 	mrs	r3, PRIMASK
 800670e:	61bb      	str	r3, [r7, #24]
  return(result);
 8006710:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006712:	633b      	str	r3, [r7, #48]	; 0x30
 8006714:	2301      	movs	r3, #1
 8006716:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006718:	69fb      	ldr	r3, [r7, #28]
 800671a:	f383 8810 	msr	PRIMASK, r3
}
 800671e:	46c0      	nop			; (mov r8, r8)
 8006720:	687b      	ldr	r3, [r7, #4]
 8006722:	681b      	ldr	r3, [r3, #0]
 8006724:	689a      	ldr	r2, [r3, #8]
 8006726:	687b      	ldr	r3, [r7, #4]
 8006728:	681b      	ldr	r3, [r3, #0]
 800672a:	2101      	movs	r1, #1
 800672c:	438a      	bics	r2, r1
 800672e:	609a      	str	r2, [r3, #8]
 8006730:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006732:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006734:	6a3b      	ldr	r3, [r7, #32]
 8006736:	f383 8810 	msr	PRIMASK, r3
}
 800673a:	46c0      	nop			; (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 800673c:	687b      	ldr	r3, [r7, #4]
 800673e:	2280      	movs	r2, #128	; 0x80
 8006740:	2120      	movs	r1, #32
 8006742:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 8006744:	687b      	ldr	r3, [r7, #4]
 8006746:	2278      	movs	r2, #120	; 0x78
 8006748:	2100      	movs	r1, #0
 800674a:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800674c:	2303      	movs	r3, #3
 800674e:	e011      	b.n	8006774 <UART_CheckIdleState+0x140>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8006750:	687b      	ldr	r3, [r7, #4]
 8006752:	2220      	movs	r2, #32
 8006754:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8006756:	687b      	ldr	r3, [r7, #4]
 8006758:	2280      	movs	r2, #128	; 0x80
 800675a:	2120      	movs	r1, #32
 800675c:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800675e:	687b      	ldr	r3, [r7, #4]
 8006760:	2200      	movs	r2, #0
 8006762:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006764:	687b      	ldr	r3, [r7, #4]
 8006766:	2200      	movs	r2, #0
 8006768:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 800676a:	687b      	ldr	r3, [r7, #4]
 800676c:	2278      	movs	r2, #120	; 0x78
 800676e:	2100      	movs	r1, #0
 8006770:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8006772:	2300      	movs	r3, #0
}
 8006774:	0018      	movs	r0, r3
 8006776:	46bd      	mov	sp, r7
 8006778:	b010      	add	sp, #64	; 0x40
 800677a:	bd80      	pop	{r7, pc}
 800677c:	01ffffff 	.word	0x01ffffff
 8006780:	fffffedf 	.word	0xfffffedf

08006784 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8006784:	b580      	push	{r7, lr}
 8006786:	b084      	sub	sp, #16
 8006788:	af00      	add	r7, sp, #0
 800678a:	60f8      	str	r0, [r7, #12]
 800678c:	60b9      	str	r1, [r7, #8]
 800678e:	603b      	str	r3, [r7, #0]
 8006790:	1dfb      	adds	r3, r7, #7
 8006792:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006794:	e051      	b.n	800683a <UART_WaitOnFlagUntilTimeout+0xb6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006796:	69bb      	ldr	r3, [r7, #24]
 8006798:	3301      	adds	r3, #1
 800679a:	d04e      	beq.n	800683a <UART_WaitOnFlagUntilTimeout+0xb6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800679c:	f7fc fcf0 	bl	8003180 <HAL_GetTick>
 80067a0:	0002      	movs	r2, r0
 80067a2:	683b      	ldr	r3, [r7, #0]
 80067a4:	1ad3      	subs	r3, r2, r3
 80067a6:	69ba      	ldr	r2, [r7, #24]
 80067a8:	429a      	cmp	r2, r3
 80067aa:	d302      	bcc.n	80067b2 <UART_WaitOnFlagUntilTimeout+0x2e>
 80067ac:	69bb      	ldr	r3, [r7, #24]
 80067ae:	2b00      	cmp	r3, #0
 80067b0:	d101      	bne.n	80067b6 <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 80067b2:	2303      	movs	r3, #3
 80067b4:	e051      	b.n	800685a <UART_WaitOnFlagUntilTimeout+0xd6>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80067b6:	68fb      	ldr	r3, [r7, #12]
 80067b8:	681b      	ldr	r3, [r3, #0]
 80067ba:	681b      	ldr	r3, [r3, #0]
 80067bc:	2204      	movs	r2, #4
 80067be:	4013      	ands	r3, r2
 80067c0:	d03b      	beq.n	800683a <UART_WaitOnFlagUntilTimeout+0xb6>
 80067c2:	68bb      	ldr	r3, [r7, #8]
 80067c4:	2b80      	cmp	r3, #128	; 0x80
 80067c6:	d038      	beq.n	800683a <UART_WaitOnFlagUntilTimeout+0xb6>
 80067c8:	68bb      	ldr	r3, [r7, #8]
 80067ca:	2b40      	cmp	r3, #64	; 0x40
 80067cc:	d035      	beq.n	800683a <UART_WaitOnFlagUntilTimeout+0xb6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80067ce:	68fb      	ldr	r3, [r7, #12]
 80067d0:	681b      	ldr	r3, [r3, #0]
 80067d2:	69db      	ldr	r3, [r3, #28]
 80067d4:	2208      	movs	r2, #8
 80067d6:	4013      	ands	r3, r2
 80067d8:	2b08      	cmp	r3, #8
 80067da:	d111      	bne.n	8006800 <UART_WaitOnFlagUntilTimeout+0x7c>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80067dc:	68fb      	ldr	r3, [r7, #12]
 80067de:	681b      	ldr	r3, [r3, #0]
 80067e0:	2208      	movs	r2, #8
 80067e2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80067e4:	68fb      	ldr	r3, [r7, #12]
 80067e6:	0018      	movs	r0, r3
 80067e8:	f000 f83c 	bl	8006864 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80067ec:	68fb      	ldr	r3, [r7, #12]
 80067ee:	2284      	movs	r2, #132	; 0x84
 80067f0:	2108      	movs	r1, #8
 80067f2:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80067f4:	68fb      	ldr	r3, [r7, #12]
 80067f6:	2278      	movs	r2, #120	; 0x78
 80067f8:	2100      	movs	r1, #0
 80067fa:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 80067fc:	2301      	movs	r3, #1
 80067fe:	e02c      	b.n	800685a <UART_WaitOnFlagUntilTimeout+0xd6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8006800:	68fb      	ldr	r3, [r7, #12]
 8006802:	681b      	ldr	r3, [r3, #0]
 8006804:	69da      	ldr	r2, [r3, #28]
 8006806:	2380      	movs	r3, #128	; 0x80
 8006808:	011b      	lsls	r3, r3, #4
 800680a:	401a      	ands	r2, r3
 800680c:	2380      	movs	r3, #128	; 0x80
 800680e:	011b      	lsls	r3, r3, #4
 8006810:	429a      	cmp	r2, r3
 8006812:	d112      	bne.n	800683a <UART_WaitOnFlagUntilTimeout+0xb6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006814:	68fb      	ldr	r3, [r7, #12]
 8006816:	681b      	ldr	r3, [r3, #0]
 8006818:	2280      	movs	r2, #128	; 0x80
 800681a:	0112      	lsls	r2, r2, #4
 800681c:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800681e:	68fb      	ldr	r3, [r7, #12]
 8006820:	0018      	movs	r0, r3
 8006822:	f000 f81f 	bl	8006864 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8006826:	68fb      	ldr	r3, [r7, #12]
 8006828:	2284      	movs	r2, #132	; 0x84
 800682a:	2120      	movs	r1, #32
 800682c:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800682e:	68fb      	ldr	r3, [r7, #12]
 8006830:	2278      	movs	r2, #120	; 0x78
 8006832:	2100      	movs	r1, #0
 8006834:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8006836:	2303      	movs	r3, #3
 8006838:	e00f      	b.n	800685a <UART_WaitOnFlagUntilTimeout+0xd6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800683a:	68fb      	ldr	r3, [r7, #12]
 800683c:	681b      	ldr	r3, [r3, #0]
 800683e:	69db      	ldr	r3, [r3, #28]
 8006840:	68ba      	ldr	r2, [r7, #8]
 8006842:	4013      	ands	r3, r2
 8006844:	68ba      	ldr	r2, [r7, #8]
 8006846:	1ad3      	subs	r3, r2, r3
 8006848:	425a      	negs	r2, r3
 800684a:	4153      	adcs	r3, r2
 800684c:	b2db      	uxtb	r3, r3
 800684e:	001a      	movs	r2, r3
 8006850:	1dfb      	adds	r3, r7, #7
 8006852:	781b      	ldrb	r3, [r3, #0]
 8006854:	429a      	cmp	r2, r3
 8006856:	d09e      	beq.n	8006796 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006858:	2300      	movs	r3, #0
}
 800685a:	0018      	movs	r0, r3
 800685c:	46bd      	mov	sp, r7
 800685e:	b004      	add	sp, #16
 8006860:	bd80      	pop	{r7, pc}
	...

08006864 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006864:	b580      	push	{r7, lr}
 8006866:	b08e      	sub	sp, #56	; 0x38
 8006868:	af00      	add	r7, sp, #0
 800686a:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800686c:	f3ef 8310 	mrs	r3, PRIMASK
 8006870:	617b      	str	r3, [r7, #20]
  return(result);
 8006872:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006874:	637b      	str	r3, [r7, #52]	; 0x34
 8006876:	2301      	movs	r3, #1
 8006878:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800687a:	69bb      	ldr	r3, [r7, #24]
 800687c:	f383 8810 	msr	PRIMASK, r3
}
 8006880:	46c0      	nop			; (mov r8, r8)
 8006882:	687b      	ldr	r3, [r7, #4]
 8006884:	681b      	ldr	r3, [r3, #0]
 8006886:	681a      	ldr	r2, [r3, #0]
 8006888:	687b      	ldr	r3, [r7, #4]
 800688a:	681b      	ldr	r3, [r3, #0]
 800688c:	4926      	ldr	r1, [pc, #152]	; (8006928 <UART_EndRxTransfer+0xc4>)
 800688e:	400a      	ands	r2, r1
 8006890:	601a      	str	r2, [r3, #0]
 8006892:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006894:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006896:	69fb      	ldr	r3, [r7, #28]
 8006898:	f383 8810 	msr	PRIMASK, r3
}
 800689c:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800689e:	f3ef 8310 	mrs	r3, PRIMASK
 80068a2:	623b      	str	r3, [r7, #32]
  return(result);
 80068a4:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80068a6:	633b      	str	r3, [r7, #48]	; 0x30
 80068a8:	2301      	movs	r3, #1
 80068aa:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80068ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80068ae:	f383 8810 	msr	PRIMASK, r3
}
 80068b2:	46c0      	nop			; (mov r8, r8)
 80068b4:	687b      	ldr	r3, [r7, #4]
 80068b6:	681b      	ldr	r3, [r3, #0]
 80068b8:	689a      	ldr	r2, [r3, #8]
 80068ba:	687b      	ldr	r3, [r7, #4]
 80068bc:	681b      	ldr	r3, [r3, #0]
 80068be:	2101      	movs	r1, #1
 80068c0:	438a      	bics	r2, r1
 80068c2:	609a      	str	r2, [r3, #8]
 80068c4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80068c6:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80068c8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80068ca:	f383 8810 	msr	PRIMASK, r3
}
 80068ce:	46c0      	nop			; (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80068d0:	687b      	ldr	r3, [r7, #4]
 80068d2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80068d4:	2b01      	cmp	r3, #1
 80068d6:	d118      	bne.n	800690a <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80068d8:	f3ef 8310 	mrs	r3, PRIMASK
 80068dc:	60bb      	str	r3, [r7, #8]
  return(result);
 80068de:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80068e0:	62fb      	str	r3, [r7, #44]	; 0x2c
 80068e2:	2301      	movs	r3, #1
 80068e4:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80068e6:	68fb      	ldr	r3, [r7, #12]
 80068e8:	f383 8810 	msr	PRIMASK, r3
}
 80068ec:	46c0      	nop			; (mov r8, r8)
 80068ee:	687b      	ldr	r3, [r7, #4]
 80068f0:	681b      	ldr	r3, [r3, #0]
 80068f2:	681a      	ldr	r2, [r3, #0]
 80068f4:	687b      	ldr	r3, [r7, #4]
 80068f6:	681b      	ldr	r3, [r3, #0]
 80068f8:	2110      	movs	r1, #16
 80068fa:	438a      	bics	r2, r1
 80068fc:	601a      	str	r2, [r3, #0]
 80068fe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006900:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006902:	693b      	ldr	r3, [r7, #16]
 8006904:	f383 8810 	msr	PRIMASK, r3
}
 8006908:	46c0      	nop			; (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800690a:	687b      	ldr	r3, [r7, #4]
 800690c:	2280      	movs	r2, #128	; 0x80
 800690e:	2120      	movs	r1, #32
 8006910:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006912:	687b      	ldr	r3, [r7, #4]
 8006914:	2200      	movs	r2, #0
 8006916:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8006918:	687b      	ldr	r3, [r7, #4]
 800691a:	2200      	movs	r2, #0
 800691c:	669a      	str	r2, [r3, #104]	; 0x68
}
 800691e:	46c0      	nop			; (mov r8, r8)
 8006920:	46bd      	mov	sp, r7
 8006922:	b00e      	add	sp, #56	; 0x38
 8006924:	bd80      	pop	{r7, pc}
 8006926:	46c0      	nop			; (mov r8, r8)
 8006928:	fffffedf 	.word	0xfffffedf

0800692c <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800692c:	b580      	push	{r7, lr}
 800692e:	b084      	sub	sp, #16
 8006930:	af00      	add	r7, sp, #0
 8006932:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8006934:	687b      	ldr	r3, [r7, #4]
 8006936:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006938:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800693a:	68fb      	ldr	r3, [r7, #12]
 800693c:	225a      	movs	r2, #90	; 0x5a
 800693e:	2100      	movs	r1, #0
 8006940:	5299      	strh	r1, [r3, r2]
  huart->TxXferCount = 0U;
 8006942:	68fb      	ldr	r3, [r7, #12]
 8006944:	2252      	movs	r2, #82	; 0x52
 8006946:	2100      	movs	r1, #0
 8006948:	5299      	strh	r1, [r3, r2]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800694a:	68fb      	ldr	r3, [r7, #12]
 800694c:	0018      	movs	r0, r3
 800694e:	f7ff fc69 	bl	8006224 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006952:	46c0      	nop			; (mov r8, r8)
 8006954:	46bd      	mov	sp, r7
 8006956:	b004      	add	sp, #16
 8006958:	bd80      	pop	{r7, pc}

0800695a <UART_TxISR_8BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_8BIT(UART_HandleTypeDef *huart)
{
 800695a:	b580      	push	{r7, lr}
 800695c:	b08a      	sub	sp, #40	; 0x28
 800695e:	af00      	add	r7, sp, #0
 8006960:	6078      	str	r0, [r7, #4]
  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8006962:	687b      	ldr	r3, [r7, #4]
 8006964:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8006966:	2b21      	cmp	r3, #33	; 0x21
 8006968:	d14d      	bne.n	8006a06 <UART_TxISR_8BIT+0xac>
  {
    if (huart->TxXferCount == 0U)
 800696a:	687b      	ldr	r3, [r7, #4]
 800696c:	2252      	movs	r2, #82	; 0x52
 800696e:	5a9b      	ldrh	r3, [r3, r2]
 8006970:	b29b      	uxth	r3, r3
 8006972:	2b00      	cmp	r3, #0
 8006974:	d132      	bne.n	80069dc <UART_TxISR_8BIT+0x82>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006976:	f3ef 8310 	mrs	r3, PRIMASK
 800697a:	60bb      	str	r3, [r7, #8]
  return(result);
 800697c:	68bb      	ldr	r3, [r7, #8]
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 800697e:	627b      	str	r3, [r7, #36]	; 0x24
 8006980:	2301      	movs	r3, #1
 8006982:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006984:	68fb      	ldr	r3, [r7, #12]
 8006986:	f383 8810 	msr	PRIMASK, r3
}
 800698a:	46c0      	nop			; (mov r8, r8)
 800698c:	687b      	ldr	r3, [r7, #4]
 800698e:	681b      	ldr	r3, [r3, #0]
 8006990:	681a      	ldr	r2, [r3, #0]
 8006992:	687b      	ldr	r3, [r7, #4]
 8006994:	681b      	ldr	r3, [r3, #0]
 8006996:	2180      	movs	r1, #128	; 0x80
 8006998:	438a      	bics	r2, r1
 800699a:	601a      	str	r2, [r3, #0]
 800699c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800699e:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80069a0:	693b      	ldr	r3, [r7, #16]
 80069a2:	f383 8810 	msr	PRIMASK, r3
}
 80069a6:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80069a8:	f3ef 8310 	mrs	r3, PRIMASK
 80069ac:	617b      	str	r3, [r7, #20]
  return(result);
 80069ae:	697b      	ldr	r3, [r7, #20]

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80069b0:	623b      	str	r3, [r7, #32]
 80069b2:	2301      	movs	r3, #1
 80069b4:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80069b6:	69bb      	ldr	r3, [r7, #24]
 80069b8:	f383 8810 	msr	PRIMASK, r3
}
 80069bc:	46c0      	nop			; (mov r8, r8)
 80069be:	687b      	ldr	r3, [r7, #4]
 80069c0:	681b      	ldr	r3, [r3, #0]
 80069c2:	681a      	ldr	r2, [r3, #0]
 80069c4:	687b      	ldr	r3, [r7, #4]
 80069c6:	681b      	ldr	r3, [r3, #0]
 80069c8:	2140      	movs	r1, #64	; 0x40
 80069ca:	430a      	orrs	r2, r1
 80069cc:	601a      	str	r2, [r3, #0]
 80069ce:	6a3b      	ldr	r3, [r7, #32]
 80069d0:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80069d2:	69fb      	ldr	r3, [r7, #28]
 80069d4:	f383 8810 	msr	PRIMASK, r3
}
 80069d8:	46c0      	nop			; (mov r8, r8)
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
      huart->pTxBuffPtr++;
      huart->TxXferCount--;
    }
  }
}
 80069da:	e014      	b.n	8006a06 <UART_TxISR_8BIT+0xac>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
 80069dc:	687b      	ldr	r3, [r7, #4]
 80069de:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80069e0:	781a      	ldrb	r2, [r3, #0]
 80069e2:	687b      	ldr	r3, [r7, #4]
 80069e4:	681b      	ldr	r3, [r3, #0]
 80069e6:	b292      	uxth	r2, r2
 80069e8:	851a      	strh	r2, [r3, #40]	; 0x28
      huart->pTxBuffPtr++;
 80069ea:	687b      	ldr	r3, [r7, #4]
 80069ec:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80069ee:	1c5a      	adds	r2, r3, #1
 80069f0:	687b      	ldr	r3, [r7, #4]
 80069f2:	64da      	str	r2, [r3, #76]	; 0x4c
      huart->TxXferCount--;
 80069f4:	687b      	ldr	r3, [r7, #4]
 80069f6:	2252      	movs	r2, #82	; 0x52
 80069f8:	5a9b      	ldrh	r3, [r3, r2]
 80069fa:	b29b      	uxth	r3, r3
 80069fc:	3b01      	subs	r3, #1
 80069fe:	b299      	uxth	r1, r3
 8006a00:	687b      	ldr	r3, [r7, #4]
 8006a02:	2252      	movs	r2, #82	; 0x52
 8006a04:	5299      	strh	r1, [r3, r2]
}
 8006a06:	46c0      	nop			; (mov r8, r8)
 8006a08:	46bd      	mov	sp, r7
 8006a0a:	b00a      	add	sp, #40	; 0x28
 8006a0c:	bd80      	pop	{r7, pc}

08006a0e <UART_TxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_16BIT(UART_HandleTypeDef *huart)
{
 8006a0e:	b580      	push	{r7, lr}
 8006a10:	b08c      	sub	sp, #48	; 0x30
 8006a12:	af00      	add	r7, sp, #0
 8006a14:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8006a16:	687b      	ldr	r3, [r7, #4]
 8006a18:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8006a1a:	2b21      	cmp	r3, #33	; 0x21
 8006a1c:	d151      	bne.n	8006ac2 <UART_TxISR_16BIT+0xb4>
  {
    if (huart->TxXferCount == 0U)
 8006a1e:	687b      	ldr	r3, [r7, #4]
 8006a20:	2252      	movs	r2, #82	; 0x52
 8006a22:	5a9b      	ldrh	r3, [r3, r2]
 8006a24:	b29b      	uxth	r3, r3
 8006a26:	2b00      	cmp	r3, #0
 8006a28:	d132      	bne.n	8006a90 <UART_TxISR_16BIT+0x82>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006a2a:	f3ef 8310 	mrs	r3, PRIMASK
 8006a2e:	60fb      	str	r3, [r7, #12]
  return(result);
 8006a30:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 8006a32:	62bb      	str	r3, [r7, #40]	; 0x28
 8006a34:	2301      	movs	r3, #1
 8006a36:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006a38:	693b      	ldr	r3, [r7, #16]
 8006a3a:	f383 8810 	msr	PRIMASK, r3
}
 8006a3e:	46c0      	nop			; (mov r8, r8)
 8006a40:	687b      	ldr	r3, [r7, #4]
 8006a42:	681b      	ldr	r3, [r3, #0]
 8006a44:	681a      	ldr	r2, [r3, #0]
 8006a46:	687b      	ldr	r3, [r7, #4]
 8006a48:	681b      	ldr	r3, [r3, #0]
 8006a4a:	2180      	movs	r1, #128	; 0x80
 8006a4c:	438a      	bics	r2, r1
 8006a4e:	601a      	str	r2, [r3, #0]
 8006a50:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006a52:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006a54:	697b      	ldr	r3, [r7, #20]
 8006a56:	f383 8810 	msr	PRIMASK, r3
}
 8006a5a:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006a5c:	f3ef 8310 	mrs	r3, PRIMASK
 8006a60:	61bb      	str	r3, [r7, #24]
  return(result);
 8006a62:	69bb      	ldr	r3, [r7, #24]

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8006a64:	627b      	str	r3, [r7, #36]	; 0x24
 8006a66:	2301      	movs	r3, #1
 8006a68:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006a6a:	69fb      	ldr	r3, [r7, #28]
 8006a6c:	f383 8810 	msr	PRIMASK, r3
}
 8006a70:	46c0      	nop			; (mov r8, r8)
 8006a72:	687b      	ldr	r3, [r7, #4]
 8006a74:	681b      	ldr	r3, [r3, #0]
 8006a76:	681a      	ldr	r2, [r3, #0]
 8006a78:	687b      	ldr	r3, [r7, #4]
 8006a7a:	681b      	ldr	r3, [r3, #0]
 8006a7c:	2140      	movs	r1, #64	; 0x40
 8006a7e:	430a      	orrs	r2, r1
 8006a80:	601a      	str	r2, [r3, #0]
 8006a82:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a84:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006a86:	6a3b      	ldr	r3, [r7, #32]
 8006a88:	f383 8810 	msr	PRIMASK, r3
}
 8006a8c:	46c0      	nop			; (mov r8, r8)
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
      huart->pTxBuffPtr += 2U;
      huart->TxXferCount--;
    }
  }
}
 8006a8e:	e018      	b.n	8006ac2 <UART_TxISR_16BIT+0xb4>
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8006a90:	687b      	ldr	r3, [r7, #4]
 8006a92:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006a94:	62fb      	str	r3, [r7, #44]	; 0x2c
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
 8006a96:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006a98:	881a      	ldrh	r2, [r3, #0]
 8006a9a:	687b      	ldr	r3, [r7, #4]
 8006a9c:	681b      	ldr	r3, [r3, #0]
 8006a9e:	05d2      	lsls	r2, r2, #23
 8006aa0:	0dd2      	lsrs	r2, r2, #23
 8006aa2:	b292      	uxth	r2, r2
 8006aa4:	851a      	strh	r2, [r3, #40]	; 0x28
      huart->pTxBuffPtr += 2U;
 8006aa6:	687b      	ldr	r3, [r7, #4]
 8006aa8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006aaa:	1c9a      	adds	r2, r3, #2
 8006aac:	687b      	ldr	r3, [r7, #4]
 8006aae:	64da      	str	r2, [r3, #76]	; 0x4c
      huart->TxXferCount--;
 8006ab0:	687b      	ldr	r3, [r7, #4]
 8006ab2:	2252      	movs	r2, #82	; 0x52
 8006ab4:	5a9b      	ldrh	r3, [r3, r2]
 8006ab6:	b29b      	uxth	r3, r3
 8006ab8:	3b01      	subs	r3, #1
 8006aba:	b299      	uxth	r1, r3
 8006abc:	687b      	ldr	r3, [r7, #4]
 8006abe:	2252      	movs	r2, #82	; 0x52
 8006ac0:	5299      	strh	r1, [r3, r2]
}
 8006ac2:	46c0      	nop			; (mov r8, r8)
 8006ac4:	46bd      	mov	sp, r7
 8006ac6:	b00c      	add	sp, #48	; 0x30
 8006ac8:	bd80      	pop	{r7, pc}

08006aca <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8006aca:	b580      	push	{r7, lr}
 8006acc:	b086      	sub	sp, #24
 8006ace:	af00      	add	r7, sp, #0
 8006ad0:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006ad2:	f3ef 8310 	mrs	r3, PRIMASK
 8006ad6:	60bb      	str	r3, [r7, #8]
  return(result);
 8006ad8:	68bb      	ldr	r3, [r7, #8]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8006ada:	617b      	str	r3, [r7, #20]
 8006adc:	2301      	movs	r3, #1
 8006ade:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006ae0:	68fb      	ldr	r3, [r7, #12]
 8006ae2:	f383 8810 	msr	PRIMASK, r3
}
 8006ae6:	46c0      	nop			; (mov r8, r8)
 8006ae8:	687b      	ldr	r3, [r7, #4]
 8006aea:	681b      	ldr	r3, [r3, #0]
 8006aec:	681a      	ldr	r2, [r3, #0]
 8006aee:	687b      	ldr	r3, [r7, #4]
 8006af0:	681b      	ldr	r3, [r3, #0]
 8006af2:	2140      	movs	r1, #64	; 0x40
 8006af4:	438a      	bics	r2, r1
 8006af6:	601a      	str	r2, [r3, #0]
 8006af8:	697b      	ldr	r3, [r7, #20]
 8006afa:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006afc:	693b      	ldr	r3, [r7, #16]
 8006afe:	f383 8810 	msr	PRIMASK, r3
}
 8006b02:	46c0      	nop			; (mov r8, r8)

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006b04:	687b      	ldr	r3, [r7, #4]
 8006b06:	2220      	movs	r2, #32
 8006b08:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8006b0a:	687b      	ldr	r3, [r7, #4]
 8006b0c:	2200      	movs	r2, #0
 8006b0e:	66da      	str	r2, [r3, #108]	; 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8006b10:	687b      	ldr	r3, [r7, #4]
 8006b12:	0018      	movs	r0, r3
 8006b14:	f7ff fb7e 	bl	8006214 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006b18:	46c0      	nop			; (mov r8, r8)
 8006b1a:	46bd      	mov	sp, r7
 8006b1c:	b006      	add	sp, #24
 8006b1e:	bd80      	pop	{r7, pc}

08006b20 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8006b20:	b580      	push	{r7, lr}
 8006b22:	b082      	sub	sp, #8
 8006b24:	af00      	add	r7, sp, #0
 8006b26:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8006b28:	46c0      	nop			; (mov r8, r8)
 8006b2a:	46bd      	mov	sp, r7
 8006b2c:	b002      	add	sp, #8
 8006b2e:	bd80      	pop	{r7, pc}

08006b30 <__errno>:
 8006b30:	4b01      	ldr	r3, [pc, #4]	; (8006b38 <__errno+0x8>)
 8006b32:	6818      	ldr	r0, [r3, #0]
 8006b34:	4770      	bx	lr
 8006b36:	46c0      	nop			; (mov r8, r8)
 8006b38:	20000010 	.word	0x20000010

08006b3c <__libc_init_array>:
 8006b3c:	b570      	push	{r4, r5, r6, lr}
 8006b3e:	2600      	movs	r6, #0
 8006b40:	4d0c      	ldr	r5, [pc, #48]	; (8006b74 <__libc_init_array+0x38>)
 8006b42:	4c0d      	ldr	r4, [pc, #52]	; (8006b78 <__libc_init_array+0x3c>)
 8006b44:	1b64      	subs	r4, r4, r5
 8006b46:	10a4      	asrs	r4, r4, #2
 8006b48:	42a6      	cmp	r6, r4
 8006b4a:	d109      	bne.n	8006b60 <__libc_init_array+0x24>
 8006b4c:	2600      	movs	r6, #0
 8006b4e:	f000 fc47 	bl	80073e0 <_init>
 8006b52:	4d0a      	ldr	r5, [pc, #40]	; (8006b7c <__libc_init_array+0x40>)
 8006b54:	4c0a      	ldr	r4, [pc, #40]	; (8006b80 <__libc_init_array+0x44>)
 8006b56:	1b64      	subs	r4, r4, r5
 8006b58:	10a4      	asrs	r4, r4, #2
 8006b5a:	42a6      	cmp	r6, r4
 8006b5c:	d105      	bne.n	8006b6a <__libc_init_array+0x2e>
 8006b5e:	bd70      	pop	{r4, r5, r6, pc}
 8006b60:	00b3      	lsls	r3, r6, #2
 8006b62:	58eb      	ldr	r3, [r5, r3]
 8006b64:	4798      	blx	r3
 8006b66:	3601      	adds	r6, #1
 8006b68:	e7ee      	b.n	8006b48 <__libc_init_array+0xc>
 8006b6a:	00b3      	lsls	r3, r6, #2
 8006b6c:	58eb      	ldr	r3, [r5, r3]
 8006b6e:	4798      	blx	r3
 8006b70:	3601      	adds	r6, #1
 8006b72:	e7f2      	b.n	8006b5a <__libc_init_array+0x1e>
 8006b74:	08007558 	.word	0x08007558
 8006b78:	08007558 	.word	0x08007558
 8006b7c:	08007558 	.word	0x08007558
 8006b80:	0800755c 	.word	0x0800755c

08006b84 <memset>:
 8006b84:	0003      	movs	r3, r0
 8006b86:	1882      	adds	r2, r0, r2
 8006b88:	4293      	cmp	r3, r2
 8006b8a:	d100      	bne.n	8006b8e <memset+0xa>
 8006b8c:	4770      	bx	lr
 8006b8e:	7019      	strb	r1, [r3, #0]
 8006b90:	3301      	adds	r3, #1
 8006b92:	e7f9      	b.n	8006b88 <memset+0x4>

08006b94 <siprintf>:
 8006b94:	b40e      	push	{r1, r2, r3}
 8006b96:	b500      	push	{lr}
 8006b98:	490b      	ldr	r1, [pc, #44]	; (8006bc8 <siprintf+0x34>)
 8006b9a:	b09c      	sub	sp, #112	; 0x70
 8006b9c:	ab1d      	add	r3, sp, #116	; 0x74
 8006b9e:	9002      	str	r0, [sp, #8]
 8006ba0:	9006      	str	r0, [sp, #24]
 8006ba2:	9107      	str	r1, [sp, #28]
 8006ba4:	9104      	str	r1, [sp, #16]
 8006ba6:	4809      	ldr	r0, [pc, #36]	; (8006bcc <siprintf+0x38>)
 8006ba8:	4909      	ldr	r1, [pc, #36]	; (8006bd0 <siprintf+0x3c>)
 8006baa:	cb04      	ldmia	r3!, {r2}
 8006bac:	9105      	str	r1, [sp, #20]
 8006bae:	6800      	ldr	r0, [r0, #0]
 8006bb0:	a902      	add	r1, sp, #8
 8006bb2:	9301      	str	r3, [sp, #4]
 8006bb4:	f000 f870 	bl	8006c98 <_svfiprintf_r>
 8006bb8:	2300      	movs	r3, #0
 8006bba:	9a02      	ldr	r2, [sp, #8]
 8006bbc:	7013      	strb	r3, [r2, #0]
 8006bbe:	b01c      	add	sp, #112	; 0x70
 8006bc0:	bc08      	pop	{r3}
 8006bc2:	b003      	add	sp, #12
 8006bc4:	4718      	bx	r3
 8006bc6:	46c0      	nop			; (mov r8, r8)
 8006bc8:	7fffffff 	.word	0x7fffffff
 8006bcc:	20000010 	.word	0x20000010
 8006bd0:	ffff0208 	.word	0xffff0208

08006bd4 <__ssputs_r>:
 8006bd4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006bd6:	688e      	ldr	r6, [r1, #8]
 8006bd8:	b085      	sub	sp, #20
 8006bda:	0007      	movs	r7, r0
 8006bdc:	000c      	movs	r4, r1
 8006bde:	9203      	str	r2, [sp, #12]
 8006be0:	9301      	str	r3, [sp, #4]
 8006be2:	429e      	cmp	r6, r3
 8006be4:	d83c      	bhi.n	8006c60 <__ssputs_r+0x8c>
 8006be6:	2390      	movs	r3, #144	; 0x90
 8006be8:	898a      	ldrh	r2, [r1, #12]
 8006bea:	00db      	lsls	r3, r3, #3
 8006bec:	421a      	tst	r2, r3
 8006bee:	d034      	beq.n	8006c5a <__ssputs_r+0x86>
 8006bf0:	2503      	movs	r5, #3
 8006bf2:	6909      	ldr	r1, [r1, #16]
 8006bf4:	6823      	ldr	r3, [r4, #0]
 8006bf6:	1a5b      	subs	r3, r3, r1
 8006bf8:	9302      	str	r3, [sp, #8]
 8006bfa:	6963      	ldr	r3, [r4, #20]
 8006bfc:	9802      	ldr	r0, [sp, #8]
 8006bfe:	435d      	muls	r5, r3
 8006c00:	0feb      	lsrs	r3, r5, #31
 8006c02:	195d      	adds	r5, r3, r5
 8006c04:	9b01      	ldr	r3, [sp, #4]
 8006c06:	106d      	asrs	r5, r5, #1
 8006c08:	3301      	adds	r3, #1
 8006c0a:	181b      	adds	r3, r3, r0
 8006c0c:	42ab      	cmp	r3, r5
 8006c0e:	d900      	bls.n	8006c12 <__ssputs_r+0x3e>
 8006c10:	001d      	movs	r5, r3
 8006c12:	0553      	lsls	r3, r2, #21
 8006c14:	d532      	bpl.n	8006c7c <__ssputs_r+0xa8>
 8006c16:	0029      	movs	r1, r5
 8006c18:	0038      	movs	r0, r7
 8006c1a:	f000 fb31 	bl	8007280 <_malloc_r>
 8006c1e:	1e06      	subs	r6, r0, #0
 8006c20:	d109      	bne.n	8006c36 <__ssputs_r+0x62>
 8006c22:	230c      	movs	r3, #12
 8006c24:	603b      	str	r3, [r7, #0]
 8006c26:	2340      	movs	r3, #64	; 0x40
 8006c28:	2001      	movs	r0, #1
 8006c2a:	89a2      	ldrh	r2, [r4, #12]
 8006c2c:	4240      	negs	r0, r0
 8006c2e:	4313      	orrs	r3, r2
 8006c30:	81a3      	strh	r3, [r4, #12]
 8006c32:	b005      	add	sp, #20
 8006c34:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006c36:	9a02      	ldr	r2, [sp, #8]
 8006c38:	6921      	ldr	r1, [r4, #16]
 8006c3a:	f000 faba 	bl	80071b2 <memcpy>
 8006c3e:	89a3      	ldrh	r3, [r4, #12]
 8006c40:	4a14      	ldr	r2, [pc, #80]	; (8006c94 <__ssputs_r+0xc0>)
 8006c42:	401a      	ands	r2, r3
 8006c44:	2380      	movs	r3, #128	; 0x80
 8006c46:	4313      	orrs	r3, r2
 8006c48:	81a3      	strh	r3, [r4, #12]
 8006c4a:	9b02      	ldr	r3, [sp, #8]
 8006c4c:	6126      	str	r6, [r4, #16]
 8006c4e:	18f6      	adds	r6, r6, r3
 8006c50:	6026      	str	r6, [r4, #0]
 8006c52:	6165      	str	r5, [r4, #20]
 8006c54:	9e01      	ldr	r6, [sp, #4]
 8006c56:	1aed      	subs	r5, r5, r3
 8006c58:	60a5      	str	r5, [r4, #8]
 8006c5a:	9b01      	ldr	r3, [sp, #4]
 8006c5c:	429e      	cmp	r6, r3
 8006c5e:	d900      	bls.n	8006c62 <__ssputs_r+0x8e>
 8006c60:	9e01      	ldr	r6, [sp, #4]
 8006c62:	0032      	movs	r2, r6
 8006c64:	9903      	ldr	r1, [sp, #12]
 8006c66:	6820      	ldr	r0, [r4, #0]
 8006c68:	f000 faac 	bl	80071c4 <memmove>
 8006c6c:	68a3      	ldr	r3, [r4, #8]
 8006c6e:	2000      	movs	r0, #0
 8006c70:	1b9b      	subs	r3, r3, r6
 8006c72:	60a3      	str	r3, [r4, #8]
 8006c74:	6823      	ldr	r3, [r4, #0]
 8006c76:	199e      	adds	r6, r3, r6
 8006c78:	6026      	str	r6, [r4, #0]
 8006c7a:	e7da      	b.n	8006c32 <__ssputs_r+0x5e>
 8006c7c:	002a      	movs	r2, r5
 8006c7e:	0038      	movs	r0, r7
 8006c80:	f000 fb5c 	bl	800733c <_realloc_r>
 8006c84:	1e06      	subs	r6, r0, #0
 8006c86:	d1e0      	bne.n	8006c4a <__ssputs_r+0x76>
 8006c88:	0038      	movs	r0, r7
 8006c8a:	6921      	ldr	r1, [r4, #16]
 8006c8c:	f000 faae 	bl	80071ec <_free_r>
 8006c90:	e7c7      	b.n	8006c22 <__ssputs_r+0x4e>
 8006c92:	46c0      	nop			; (mov r8, r8)
 8006c94:	fffffb7f 	.word	0xfffffb7f

08006c98 <_svfiprintf_r>:
 8006c98:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006c9a:	b0a1      	sub	sp, #132	; 0x84
 8006c9c:	9003      	str	r0, [sp, #12]
 8006c9e:	001d      	movs	r5, r3
 8006ca0:	898b      	ldrh	r3, [r1, #12]
 8006ca2:	000f      	movs	r7, r1
 8006ca4:	0016      	movs	r6, r2
 8006ca6:	061b      	lsls	r3, r3, #24
 8006ca8:	d511      	bpl.n	8006cce <_svfiprintf_r+0x36>
 8006caa:	690b      	ldr	r3, [r1, #16]
 8006cac:	2b00      	cmp	r3, #0
 8006cae:	d10e      	bne.n	8006cce <_svfiprintf_r+0x36>
 8006cb0:	2140      	movs	r1, #64	; 0x40
 8006cb2:	f000 fae5 	bl	8007280 <_malloc_r>
 8006cb6:	6038      	str	r0, [r7, #0]
 8006cb8:	6138      	str	r0, [r7, #16]
 8006cba:	2800      	cmp	r0, #0
 8006cbc:	d105      	bne.n	8006cca <_svfiprintf_r+0x32>
 8006cbe:	230c      	movs	r3, #12
 8006cc0:	9a03      	ldr	r2, [sp, #12]
 8006cc2:	3801      	subs	r0, #1
 8006cc4:	6013      	str	r3, [r2, #0]
 8006cc6:	b021      	add	sp, #132	; 0x84
 8006cc8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006cca:	2340      	movs	r3, #64	; 0x40
 8006ccc:	617b      	str	r3, [r7, #20]
 8006cce:	2300      	movs	r3, #0
 8006cd0:	ac08      	add	r4, sp, #32
 8006cd2:	6163      	str	r3, [r4, #20]
 8006cd4:	3320      	adds	r3, #32
 8006cd6:	7663      	strb	r3, [r4, #25]
 8006cd8:	3310      	adds	r3, #16
 8006cda:	76a3      	strb	r3, [r4, #26]
 8006cdc:	9507      	str	r5, [sp, #28]
 8006cde:	0035      	movs	r5, r6
 8006ce0:	782b      	ldrb	r3, [r5, #0]
 8006ce2:	2b00      	cmp	r3, #0
 8006ce4:	d001      	beq.n	8006cea <_svfiprintf_r+0x52>
 8006ce6:	2b25      	cmp	r3, #37	; 0x25
 8006ce8:	d147      	bne.n	8006d7a <_svfiprintf_r+0xe2>
 8006cea:	1bab      	subs	r3, r5, r6
 8006cec:	9305      	str	r3, [sp, #20]
 8006cee:	42b5      	cmp	r5, r6
 8006cf0:	d00c      	beq.n	8006d0c <_svfiprintf_r+0x74>
 8006cf2:	0032      	movs	r2, r6
 8006cf4:	0039      	movs	r1, r7
 8006cf6:	9803      	ldr	r0, [sp, #12]
 8006cf8:	f7ff ff6c 	bl	8006bd4 <__ssputs_r>
 8006cfc:	1c43      	adds	r3, r0, #1
 8006cfe:	d100      	bne.n	8006d02 <_svfiprintf_r+0x6a>
 8006d00:	e0ae      	b.n	8006e60 <_svfiprintf_r+0x1c8>
 8006d02:	6962      	ldr	r2, [r4, #20]
 8006d04:	9b05      	ldr	r3, [sp, #20]
 8006d06:	4694      	mov	ip, r2
 8006d08:	4463      	add	r3, ip
 8006d0a:	6163      	str	r3, [r4, #20]
 8006d0c:	782b      	ldrb	r3, [r5, #0]
 8006d0e:	2b00      	cmp	r3, #0
 8006d10:	d100      	bne.n	8006d14 <_svfiprintf_r+0x7c>
 8006d12:	e0a5      	b.n	8006e60 <_svfiprintf_r+0x1c8>
 8006d14:	2201      	movs	r2, #1
 8006d16:	2300      	movs	r3, #0
 8006d18:	4252      	negs	r2, r2
 8006d1a:	6062      	str	r2, [r4, #4]
 8006d1c:	a904      	add	r1, sp, #16
 8006d1e:	3254      	adds	r2, #84	; 0x54
 8006d20:	1852      	adds	r2, r2, r1
 8006d22:	1c6e      	adds	r6, r5, #1
 8006d24:	6023      	str	r3, [r4, #0]
 8006d26:	60e3      	str	r3, [r4, #12]
 8006d28:	60a3      	str	r3, [r4, #8]
 8006d2a:	7013      	strb	r3, [r2, #0]
 8006d2c:	65a3      	str	r3, [r4, #88]	; 0x58
 8006d2e:	2205      	movs	r2, #5
 8006d30:	7831      	ldrb	r1, [r6, #0]
 8006d32:	4854      	ldr	r0, [pc, #336]	; (8006e84 <_svfiprintf_r+0x1ec>)
 8006d34:	f000 fa32 	bl	800719c <memchr>
 8006d38:	1c75      	adds	r5, r6, #1
 8006d3a:	2800      	cmp	r0, #0
 8006d3c:	d11f      	bne.n	8006d7e <_svfiprintf_r+0xe6>
 8006d3e:	6822      	ldr	r2, [r4, #0]
 8006d40:	06d3      	lsls	r3, r2, #27
 8006d42:	d504      	bpl.n	8006d4e <_svfiprintf_r+0xb6>
 8006d44:	2353      	movs	r3, #83	; 0x53
 8006d46:	a904      	add	r1, sp, #16
 8006d48:	185b      	adds	r3, r3, r1
 8006d4a:	2120      	movs	r1, #32
 8006d4c:	7019      	strb	r1, [r3, #0]
 8006d4e:	0713      	lsls	r3, r2, #28
 8006d50:	d504      	bpl.n	8006d5c <_svfiprintf_r+0xc4>
 8006d52:	2353      	movs	r3, #83	; 0x53
 8006d54:	a904      	add	r1, sp, #16
 8006d56:	185b      	adds	r3, r3, r1
 8006d58:	212b      	movs	r1, #43	; 0x2b
 8006d5a:	7019      	strb	r1, [r3, #0]
 8006d5c:	7833      	ldrb	r3, [r6, #0]
 8006d5e:	2b2a      	cmp	r3, #42	; 0x2a
 8006d60:	d016      	beq.n	8006d90 <_svfiprintf_r+0xf8>
 8006d62:	0035      	movs	r5, r6
 8006d64:	2100      	movs	r1, #0
 8006d66:	200a      	movs	r0, #10
 8006d68:	68e3      	ldr	r3, [r4, #12]
 8006d6a:	782a      	ldrb	r2, [r5, #0]
 8006d6c:	1c6e      	adds	r6, r5, #1
 8006d6e:	3a30      	subs	r2, #48	; 0x30
 8006d70:	2a09      	cmp	r2, #9
 8006d72:	d94e      	bls.n	8006e12 <_svfiprintf_r+0x17a>
 8006d74:	2900      	cmp	r1, #0
 8006d76:	d111      	bne.n	8006d9c <_svfiprintf_r+0x104>
 8006d78:	e017      	b.n	8006daa <_svfiprintf_r+0x112>
 8006d7a:	3501      	adds	r5, #1
 8006d7c:	e7b0      	b.n	8006ce0 <_svfiprintf_r+0x48>
 8006d7e:	4b41      	ldr	r3, [pc, #260]	; (8006e84 <_svfiprintf_r+0x1ec>)
 8006d80:	6822      	ldr	r2, [r4, #0]
 8006d82:	1ac0      	subs	r0, r0, r3
 8006d84:	2301      	movs	r3, #1
 8006d86:	4083      	lsls	r3, r0
 8006d88:	4313      	orrs	r3, r2
 8006d8a:	002e      	movs	r6, r5
 8006d8c:	6023      	str	r3, [r4, #0]
 8006d8e:	e7ce      	b.n	8006d2e <_svfiprintf_r+0x96>
 8006d90:	9b07      	ldr	r3, [sp, #28]
 8006d92:	1d19      	adds	r1, r3, #4
 8006d94:	681b      	ldr	r3, [r3, #0]
 8006d96:	9107      	str	r1, [sp, #28]
 8006d98:	2b00      	cmp	r3, #0
 8006d9a:	db01      	blt.n	8006da0 <_svfiprintf_r+0x108>
 8006d9c:	930b      	str	r3, [sp, #44]	; 0x2c
 8006d9e:	e004      	b.n	8006daa <_svfiprintf_r+0x112>
 8006da0:	425b      	negs	r3, r3
 8006da2:	60e3      	str	r3, [r4, #12]
 8006da4:	2302      	movs	r3, #2
 8006da6:	4313      	orrs	r3, r2
 8006da8:	6023      	str	r3, [r4, #0]
 8006daa:	782b      	ldrb	r3, [r5, #0]
 8006dac:	2b2e      	cmp	r3, #46	; 0x2e
 8006dae:	d10a      	bne.n	8006dc6 <_svfiprintf_r+0x12e>
 8006db0:	786b      	ldrb	r3, [r5, #1]
 8006db2:	2b2a      	cmp	r3, #42	; 0x2a
 8006db4:	d135      	bne.n	8006e22 <_svfiprintf_r+0x18a>
 8006db6:	9b07      	ldr	r3, [sp, #28]
 8006db8:	3502      	adds	r5, #2
 8006dba:	1d1a      	adds	r2, r3, #4
 8006dbc:	681b      	ldr	r3, [r3, #0]
 8006dbe:	9207      	str	r2, [sp, #28]
 8006dc0:	2b00      	cmp	r3, #0
 8006dc2:	db2b      	blt.n	8006e1c <_svfiprintf_r+0x184>
 8006dc4:	9309      	str	r3, [sp, #36]	; 0x24
 8006dc6:	4e30      	ldr	r6, [pc, #192]	; (8006e88 <_svfiprintf_r+0x1f0>)
 8006dc8:	2203      	movs	r2, #3
 8006dca:	0030      	movs	r0, r6
 8006dcc:	7829      	ldrb	r1, [r5, #0]
 8006dce:	f000 f9e5 	bl	800719c <memchr>
 8006dd2:	2800      	cmp	r0, #0
 8006dd4:	d006      	beq.n	8006de4 <_svfiprintf_r+0x14c>
 8006dd6:	2340      	movs	r3, #64	; 0x40
 8006dd8:	1b80      	subs	r0, r0, r6
 8006dda:	4083      	lsls	r3, r0
 8006ddc:	6822      	ldr	r2, [r4, #0]
 8006dde:	3501      	adds	r5, #1
 8006de0:	4313      	orrs	r3, r2
 8006de2:	6023      	str	r3, [r4, #0]
 8006de4:	7829      	ldrb	r1, [r5, #0]
 8006de6:	2206      	movs	r2, #6
 8006de8:	4828      	ldr	r0, [pc, #160]	; (8006e8c <_svfiprintf_r+0x1f4>)
 8006dea:	1c6e      	adds	r6, r5, #1
 8006dec:	7621      	strb	r1, [r4, #24]
 8006dee:	f000 f9d5 	bl	800719c <memchr>
 8006df2:	2800      	cmp	r0, #0
 8006df4:	d03c      	beq.n	8006e70 <_svfiprintf_r+0x1d8>
 8006df6:	4b26      	ldr	r3, [pc, #152]	; (8006e90 <_svfiprintf_r+0x1f8>)
 8006df8:	2b00      	cmp	r3, #0
 8006dfa:	d125      	bne.n	8006e48 <_svfiprintf_r+0x1b0>
 8006dfc:	2207      	movs	r2, #7
 8006dfe:	9b07      	ldr	r3, [sp, #28]
 8006e00:	3307      	adds	r3, #7
 8006e02:	4393      	bics	r3, r2
 8006e04:	3308      	adds	r3, #8
 8006e06:	9307      	str	r3, [sp, #28]
 8006e08:	6963      	ldr	r3, [r4, #20]
 8006e0a:	9a04      	ldr	r2, [sp, #16]
 8006e0c:	189b      	adds	r3, r3, r2
 8006e0e:	6163      	str	r3, [r4, #20]
 8006e10:	e765      	b.n	8006cde <_svfiprintf_r+0x46>
 8006e12:	4343      	muls	r3, r0
 8006e14:	0035      	movs	r5, r6
 8006e16:	2101      	movs	r1, #1
 8006e18:	189b      	adds	r3, r3, r2
 8006e1a:	e7a6      	b.n	8006d6a <_svfiprintf_r+0xd2>
 8006e1c:	2301      	movs	r3, #1
 8006e1e:	425b      	negs	r3, r3
 8006e20:	e7d0      	b.n	8006dc4 <_svfiprintf_r+0x12c>
 8006e22:	2300      	movs	r3, #0
 8006e24:	200a      	movs	r0, #10
 8006e26:	001a      	movs	r2, r3
 8006e28:	3501      	adds	r5, #1
 8006e2a:	6063      	str	r3, [r4, #4]
 8006e2c:	7829      	ldrb	r1, [r5, #0]
 8006e2e:	1c6e      	adds	r6, r5, #1
 8006e30:	3930      	subs	r1, #48	; 0x30
 8006e32:	2909      	cmp	r1, #9
 8006e34:	d903      	bls.n	8006e3e <_svfiprintf_r+0x1a6>
 8006e36:	2b00      	cmp	r3, #0
 8006e38:	d0c5      	beq.n	8006dc6 <_svfiprintf_r+0x12e>
 8006e3a:	9209      	str	r2, [sp, #36]	; 0x24
 8006e3c:	e7c3      	b.n	8006dc6 <_svfiprintf_r+0x12e>
 8006e3e:	4342      	muls	r2, r0
 8006e40:	0035      	movs	r5, r6
 8006e42:	2301      	movs	r3, #1
 8006e44:	1852      	adds	r2, r2, r1
 8006e46:	e7f1      	b.n	8006e2c <_svfiprintf_r+0x194>
 8006e48:	ab07      	add	r3, sp, #28
 8006e4a:	9300      	str	r3, [sp, #0]
 8006e4c:	003a      	movs	r2, r7
 8006e4e:	0021      	movs	r1, r4
 8006e50:	4b10      	ldr	r3, [pc, #64]	; (8006e94 <_svfiprintf_r+0x1fc>)
 8006e52:	9803      	ldr	r0, [sp, #12]
 8006e54:	e000      	b.n	8006e58 <_svfiprintf_r+0x1c0>
 8006e56:	bf00      	nop
 8006e58:	9004      	str	r0, [sp, #16]
 8006e5a:	9b04      	ldr	r3, [sp, #16]
 8006e5c:	3301      	adds	r3, #1
 8006e5e:	d1d3      	bne.n	8006e08 <_svfiprintf_r+0x170>
 8006e60:	89bb      	ldrh	r3, [r7, #12]
 8006e62:	980d      	ldr	r0, [sp, #52]	; 0x34
 8006e64:	065b      	lsls	r3, r3, #25
 8006e66:	d400      	bmi.n	8006e6a <_svfiprintf_r+0x1d2>
 8006e68:	e72d      	b.n	8006cc6 <_svfiprintf_r+0x2e>
 8006e6a:	2001      	movs	r0, #1
 8006e6c:	4240      	negs	r0, r0
 8006e6e:	e72a      	b.n	8006cc6 <_svfiprintf_r+0x2e>
 8006e70:	ab07      	add	r3, sp, #28
 8006e72:	9300      	str	r3, [sp, #0]
 8006e74:	003a      	movs	r2, r7
 8006e76:	0021      	movs	r1, r4
 8006e78:	4b06      	ldr	r3, [pc, #24]	; (8006e94 <_svfiprintf_r+0x1fc>)
 8006e7a:	9803      	ldr	r0, [sp, #12]
 8006e7c:	f000 f87c 	bl	8006f78 <_printf_i>
 8006e80:	e7ea      	b.n	8006e58 <_svfiprintf_r+0x1c0>
 8006e82:	46c0      	nop			; (mov r8, r8)
 8006e84:	08007524 	.word	0x08007524
 8006e88:	0800752a 	.word	0x0800752a
 8006e8c:	0800752e 	.word	0x0800752e
 8006e90:	00000000 	.word	0x00000000
 8006e94:	08006bd5 	.word	0x08006bd5

08006e98 <_printf_common>:
 8006e98:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006e9a:	0015      	movs	r5, r2
 8006e9c:	9301      	str	r3, [sp, #4]
 8006e9e:	688a      	ldr	r2, [r1, #8]
 8006ea0:	690b      	ldr	r3, [r1, #16]
 8006ea2:	000c      	movs	r4, r1
 8006ea4:	9000      	str	r0, [sp, #0]
 8006ea6:	4293      	cmp	r3, r2
 8006ea8:	da00      	bge.n	8006eac <_printf_common+0x14>
 8006eaa:	0013      	movs	r3, r2
 8006eac:	0022      	movs	r2, r4
 8006eae:	602b      	str	r3, [r5, #0]
 8006eb0:	3243      	adds	r2, #67	; 0x43
 8006eb2:	7812      	ldrb	r2, [r2, #0]
 8006eb4:	2a00      	cmp	r2, #0
 8006eb6:	d001      	beq.n	8006ebc <_printf_common+0x24>
 8006eb8:	3301      	adds	r3, #1
 8006eba:	602b      	str	r3, [r5, #0]
 8006ebc:	6823      	ldr	r3, [r4, #0]
 8006ebe:	069b      	lsls	r3, r3, #26
 8006ec0:	d502      	bpl.n	8006ec8 <_printf_common+0x30>
 8006ec2:	682b      	ldr	r3, [r5, #0]
 8006ec4:	3302      	adds	r3, #2
 8006ec6:	602b      	str	r3, [r5, #0]
 8006ec8:	6822      	ldr	r2, [r4, #0]
 8006eca:	2306      	movs	r3, #6
 8006ecc:	0017      	movs	r7, r2
 8006ece:	401f      	ands	r7, r3
 8006ed0:	421a      	tst	r2, r3
 8006ed2:	d027      	beq.n	8006f24 <_printf_common+0x8c>
 8006ed4:	0023      	movs	r3, r4
 8006ed6:	3343      	adds	r3, #67	; 0x43
 8006ed8:	781b      	ldrb	r3, [r3, #0]
 8006eda:	1e5a      	subs	r2, r3, #1
 8006edc:	4193      	sbcs	r3, r2
 8006ede:	6822      	ldr	r2, [r4, #0]
 8006ee0:	0692      	lsls	r2, r2, #26
 8006ee2:	d430      	bmi.n	8006f46 <_printf_common+0xae>
 8006ee4:	0022      	movs	r2, r4
 8006ee6:	9901      	ldr	r1, [sp, #4]
 8006ee8:	9800      	ldr	r0, [sp, #0]
 8006eea:	9e08      	ldr	r6, [sp, #32]
 8006eec:	3243      	adds	r2, #67	; 0x43
 8006eee:	47b0      	blx	r6
 8006ef0:	1c43      	adds	r3, r0, #1
 8006ef2:	d025      	beq.n	8006f40 <_printf_common+0xa8>
 8006ef4:	2306      	movs	r3, #6
 8006ef6:	6820      	ldr	r0, [r4, #0]
 8006ef8:	682a      	ldr	r2, [r5, #0]
 8006efa:	68e1      	ldr	r1, [r4, #12]
 8006efc:	2500      	movs	r5, #0
 8006efe:	4003      	ands	r3, r0
 8006f00:	2b04      	cmp	r3, #4
 8006f02:	d103      	bne.n	8006f0c <_printf_common+0x74>
 8006f04:	1a8d      	subs	r5, r1, r2
 8006f06:	43eb      	mvns	r3, r5
 8006f08:	17db      	asrs	r3, r3, #31
 8006f0a:	401d      	ands	r5, r3
 8006f0c:	68a3      	ldr	r3, [r4, #8]
 8006f0e:	6922      	ldr	r2, [r4, #16]
 8006f10:	4293      	cmp	r3, r2
 8006f12:	dd01      	ble.n	8006f18 <_printf_common+0x80>
 8006f14:	1a9b      	subs	r3, r3, r2
 8006f16:	18ed      	adds	r5, r5, r3
 8006f18:	2700      	movs	r7, #0
 8006f1a:	42bd      	cmp	r5, r7
 8006f1c:	d120      	bne.n	8006f60 <_printf_common+0xc8>
 8006f1e:	2000      	movs	r0, #0
 8006f20:	e010      	b.n	8006f44 <_printf_common+0xac>
 8006f22:	3701      	adds	r7, #1
 8006f24:	68e3      	ldr	r3, [r4, #12]
 8006f26:	682a      	ldr	r2, [r5, #0]
 8006f28:	1a9b      	subs	r3, r3, r2
 8006f2a:	42bb      	cmp	r3, r7
 8006f2c:	ddd2      	ble.n	8006ed4 <_printf_common+0x3c>
 8006f2e:	0022      	movs	r2, r4
 8006f30:	2301      	movs	r3, #1
 8006f32:	9901      	ldr	r1, [sp, #4]
 8006f34:	9800      	ldr	r0, [sp, #0]
 8006f36:	9e08      	ldr	r6, [sp, #32]
 8006f38:	3219      	adds	r2, #25
 8006f3a:	47b0      	blx	r6
 8006f3c:	1c43      	adds	r3, r0, #1
 8006f3e:	d1f0      	bne.n	8006f22 <_printf_common+0x8a>
 8006f40:	2001      	movs	r0, #1
 8006f42:	4240      	negs	r0, r0
 8006f44:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8006f46:	2030      	movs	r0, #48	; 0x30
 8006f48:	18e1      	adds	r1, r4, r3
 8006f4a:	3143      	adds	r1, #67	; 0x43
 8006f4c:	7008      	strb	r0, [r1, #0]
 8006f4e:	0021      	movs	r1, r4
 8006f50:	1c5a      	adds	r2, r3, #1
 8006f52:	3145      	adds	r1, #69	; 0x45
 8006f54:	7809      	ldrb	r1, [r1, #0]
 8006f56:	18a2      	adds	r2, r4, r2
 8006f58:	3243      	adds	r2, #67	; 0x43
 8006f5a:	3302      	adds	r3, #2
 8006f5c:	7011      	strb	r1, [r2, #0]
 8006f5e:	e7c1      	b.n	8006ee4 <_printf_common+0x4c>
 8006f60:	0022      	movs	r2, r4
 8006f62:	2301      	movs	r3, #1
 8006f64:	9901      	ldr	r1, [sp, #4]
 8006f66:	9800      	ldr	r0, [sp, #0]
 8006f68:	9e08      	ldr	r6, [sp, #32]
 8006f6a:	321a      	adds	r2, #26
 8006f6c:	47b0      	blx	r6
 8006f6e:	1c43      	adds	r3, r0, #1
 8006f70:	d0e6      	beq.n	8006f40 <_printf_common+0xa8>
 8006f72:	3701      	adds	r7, #1
 8006f74:	e7d1      	b.n	8006f1a <_printf_common+0x82>
	...

08006f78 <_printf_i>:
 8006f78:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006f7a:	b08b      	sub	sp, #44	; 0x2c
 8006f7c:	9206      	str	r2, [sp, #24]
 8006f7e:	000a      	movs	r2, r1
 8006f80:	3243      	adds	r2, #67	; 0x43
 8006f82:	9307      	str	r3, [sp, #28]
 8006f84:	9005      	str	r0, [sp, #20]
 8006f86:	9204      	str	r2, [sp, #16]
 8006f88:	7e0a      	ldrb	r2, [r1, #24]
 8006f8a:	000c      	movs	r4, r1
 8006f8c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8006f8e:	2a78      	cmp	r2, #120	; 0x78
 8006f90:	d806      	bhi.n	8006fa0 <_printf_i+0x28>
 8006f92:	2a62      	cmp	r2, #98	; 0x62
 8006f94:	d808      	bhi.n	8006fa8 <_printf_i+0x30>
 8006f96:	2a00      	cmp	r2, #0
 8006f98:	d100      	bne.n	8006f9c <_printf_i+0x24>
 8006f9a:	e0c0      	b.n	800711e <_printf_i+0x1a6>
 8006f9c:	2a58      	cmp	r2, #88	; 0x58
 8006f9e:	d052      	beq.n	8007046 <_printf_i+0xce>
 8006fa0:	0026      	movs	r6, r4
 8006fa2:	3642      	adds	r6, #66	; 0x42
 8006fa4:	7032      	strb	r2, [r6, #0]
 8006fa6:	e022      	b.n	8006fee <_printf_i+0x76>
 8006fa8:	0010      	movs	r0, r2
 8006faa:	3863      	subs	r0, #99	; 0x63
 8006fac:	2815      	cmp	r0, #21
 8006fae:	d8f7      	bhi.n	8006fa0 <_printf_i+0x28>
 8006fb0:	f7f9 f8b2 	bl	8000118 <__gnu_thumb1_case_shi>
 8006fb4:	001f0016 	.word	0x001f0016
 8006fb8:	fff6fff6 	.word	0xfff6fff6
 8006fbc:	fff6fff6 	.word	0xfff6fff6
 8006fc0:	fff6001f 	.word	0xfff6001f
 8006fc4:	fff6fff6 	.word	0xfff6fff6
 8006fc8:	00a8fff6 	.word	0x00a8fff6
 8006fcc:	009a0036 	.word	0x009a0036
 8006fd0:	fff6fff6 	.word	0xfff6fff6
 8006fd4:	fff600b9 	.word	0xfff600b9
 8006fd8:	fff60036 	.word	0xfff60036
 8006fdc:	009efff6 	.word	0x009efff6
 8006fe0:	0026      	movs	r6, r4
 8006fe2:	681a      	ldr	r2, [r3, #0]
 8006fe4:	3642      	adds	r6, #66	; 0x42
 8006fe6:	1d11      	adds	r1, r2, #4
 8006fe8:	6019      	str	r1, [r3, #0]
 8006fea:	6813      	ldr	r3, [r2, #0]
 8006fec:	7033      	strb	r3, [r6, #0]
 8006fee:	2301      	movs	r3, #1
 8006ff0:	e0a7      	b.n	8007142 <_printf_i+0x1ca>
 8006ff2:	6808      	ldr	r0, [r1, #0]
 8006ff4:	6819      	ldr	r1, [r3, #0]
 8006ff6:	1d0a      	adds	r2, r1, #4
 8006ff8:	0605      	lsls	r5, r0, #24
 8006ffa:	d50b      	bpl.n	8007014 <_printf_i+0x9c>
 8006ffc:	680d      	ldr	r5, [r1, #0]
 8006ffe:	601a      	str	r2, [r3, #0]
 8007000:	2d00      	cmp	r5, #0
 8007002:	da03      	bge.n	800700c <_printf_i+0x94>
 8007004:	232d      	movs	r3, #45	; 0x2d
 8007006:	9a04      	ldr	r2, [sp, #16]
 8007008:	426d      	negs	r5, r5
 800700a:	7013      	strb	r3, [r2, #0]
 800700c:	4b61      	ldr	r3, [pc, #388]	; (8007194 <_printf_i+0x21c>)
 800700e:	270a      	movs	r7, #10
 8007010:	9303      	str	r3, [sp, #12]
 8007012:	e032      	b.n	800707a <_printf_i+0x102>
 8007014:	680d      	ldr	r5, [r1, #0]
 8007016:	601a      	str	r2, [r3, #0]
 8007018:	0641      	lsls	r1, r0, #25
 800701a:	d5f1      	bpl.n	8007000 <_printf_i+0x88>
 800701c:	b22d      	sxth	r5, r5
 800701e:	e7ef      	b.n	8007000 <_printf_i+0x88>
 8007020:	680d      	ldr	r5, [r1, #0]
 8007022:	6819      	ldr	r1, [r3, #0]
 8007024:	1d08      	adds	r0, r1, #4
 8007026:	6018      	str	r0, [r3, #0]
 8007028:	062e      	lsls	r6, r5, #24
 800702a:	d501      	bpl.n	8007030 <_printf_i+0xb8>
 800702c:	680d      	ldr	r5, [r1, #0]
 800702e:	e003      	b.n	8007038 <_printf_i+0xc0>
 8007030:	066d      	lsls	r5, r5, #25
 8007032:	d5fb      	bpl.n	800702c <_printf_i+0xb4>
 8007034:	680d      	ldr	r5, [r1, #0]
 8007036:	b2ad      	uxth	r5, r5
 8007038:	4b56      	ldr	r3, [pc, #344]	; (8007194 <_printf_i+0x21c>)
 800703a:	270a      	movs	r7, #10
 800703c:	9303      	str	r3, [sp, #12]
 800703e:	2a6f      	cmp	r2, #111	; 0x6f
 8007040:	d117      	bne.n	8007072 <_printf_i+0xfa>
 8007042:	2708      	movs	r7, #8
 8007044:	e015      	b.n	8007072 <_printf_i+0xfa>
 8007046:	3145      	adds	r1, #69	; 0x45
 8007048:	700a      	strb	r2, [r1, #0]
 800704a:	4a52      	ldr	r2, [pc, #328]	; (8007194 <_printf_i+0x21c>)
 800704c:	9203      	str	r2, [sp, #12]
 800704e:	681a      	ldr	r2, [r3, #0]
 8007050:	6821      	ldr	r1, [r4, #0]
 8007052:	ca20      	ldmia	r2!, {r5}
 8007054:	601a      	str	r2, [r3, #0]
 8007056:	0608      	lsls	r0, r1, #24
 8007058:	d550      	bpl.n	80070fc <_printf_i+0x184>
 800705a:	07cb      	lsls	r3, r1, #31
 800705c:	d502      	bpl.n	8007064 <_printf_i+0xec>
 800705e:	2320      	movs	r3, #32
 8007060:	4319      	orrs	r1, r3
 8007062:	6021      	str	r1, [r4, #0]
 8007064:	2710      	movs	r7, #16
 8007066:	2d00      	cmp	r5, #0
 8007068:	d103      	bne.n	8007072 <_printf_i+0xfa>
 800706a:	2320      	movs	r3, #32
 800706c:	6822      	ldr	r2, [r4, #0]
 800706e:	439a      	bics	r2, r3
 8007070:	6022      	str	r2, [r4, #0]
 8007072:	0023      	movs	r3, r4
 8007074:	2200      	movs	r2, #0
 8007076:	3343      	adds	r3, #67	; 0x43
 8007078:	701a      	strb	r2, [r3, #0]
 800707a:	6863      	ldr	r3, [r4, #4]
 800707c:	60a3      	str	r3, [r4, #8]
 800707e:	2b00      	cmp	r3, #0
 8007080:	db03      	blt.n	800708a <_printf_i+0x112>
 8007082:	2204      	movs	r2, #4
 8007084:	6821      	ldr	r1, [r4, #0]
 8007086:	4391      	bics	r1, r2
 8007088:	6021      	str	r1, [r4, #0]
 800708a:	2d00      	cmp	r5, #0
 800708c:	d102      	bne.n	8007094 <_printf_i+0x11c>
 800708e:	9e04      	ldr	r6, [sp, #16]
 8007090:	2b00      	cmp	r3, #0
 8007092:	d00c      	beq.n	80070ae <_printf_i+0x136>
 8007094:	9e04      	ldr	r6, [sp, #16]
 8007096:	0028      	movs	r0, r5
 8007098:	0039      	movs	r1, r7
 800709a:	f7f9 f8cd 	bl	8000238 <__aeabi_uidivmod>
 800709e:	9b03      	ldr	r3, [sp, #12]
 80070a0:	3e01      	subs	r6, #1
 80070a2:	5c5b      	ldrb	r3, [r3, r1]
 80070a4:	7033      	strb	r3, [r6, #0]
 80070a6:	002b      	movs	r3, r5
 80070a8:	0005      	movs	r5, r0
 80070aa:	429f      	cmp	r7, r3
 80070ac:	d9f3      	bls.n	8007096 <_printf_i+0x11e>
 80070ae:	2f08      	cmp	r7, #8
 80070b0:	d109      	bne.n	80070c6 <_printf_i+0x14e>
 80070b2:	6823      	ldr	r3, [r4, #0]
 80070b4:	07db      	lsls	r3, r3, #31
 80070b6:	d506      	bpl.n	80070c6 <_printf_i+0x14e>
 80070b8:	6863      	ldr	r3, [r4, #4]
 80070ba:	6922      	ldr	r2, [r4, #16]
 80070bc:	4293      	cmp	r3, r2
 80070be:	dc02      	bgt.n	80070c6 <_printf_i+0x14e>
 80070c0:	2330      	movs	r3, #48	; 0x30
 80070c2:	3e01      	subs	r6, #1
 80070c4:	7033      	strb	r3, [r6, #0]
 80070c6:	9b04      	ldr	r3, [sp, #16]
 80070c8:	1b9b      	subs	r3, r3, r6
 80070ca:	6123      	str	r3, [r4, #16]
 80070cc:	9b07      	ldr	r3, [sp, #28]
 80070ce:	0021      	movs	r1, r4
 80070d0:	9300      	str	r3, [sp, #0]
 80070d2:	9805      	ldr	r0, [sp, #20]
 80070d4:	9b06      	ldr	r3, [sp, #24]
 80070d6:	aa09      	add	r2, sp, #36	; 0x24
 80070d8:	f7ff fede 	bl	8006e98 <_printf_common>
 80070dc:	1c43      	adds	r3, r0, #1
 80070de:	d135      	bne.n	800714c <_printf_i+0x1d4>
 80070e0:	2001      	movs	r0, #1
 80070e2:	4240      	negs	r0, r0
 80070e4:	b00b      	add	sp, #44	; 0x2c
 80070e6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80070e8:	2220      	movs	r2, #32
 80070ea:	6809      	ldr	r1, [r1, #0]
 80070ec:	430a      	orrs	r2, r1
 80070ee:	6022      	str	r2, [r4, #0]
 80070f0:	0022      	movs	r2, r4
 80070f2:	2178      	movs	r1, #120	; 0x78
 80070f4:	3245      	adds	r2, #69	; 0x45
 80070f6:	7011      	strb	r1, [r2, #0]
 80070f8:	4a27      	ldr	r2, [pc, #156]	; (8007198 <_printf_i+0x220>)
 80070fa:	e7a7      	b.n	800704c <_printf_i+0xd4>
 80070fc:	0648      	lsls	r0, r1, #25
 80070fe:	d5ac      	bpl.n	800705a <_printf_i+0xe2>
 8007100:	b2ad      	uxth	r5, r5
 8007102:	e7aa      	b.n	800705a <_printf_i+0xe2>
 8007104:	681a      	ldr	r2, [r3, #0]
 8007106:	680d      	ldr	r5, [r1, #0]
 8007108:	1d10      	adds	r0, r2, #4
 800710a:	6949      	ldr	r1, [r1, #20]
 800710c:	6018      	str	r0, [r3, #0]
 800710e:	6813      	ldr	r3, [r2, #0]
 8007110:	062e      	lsls	r6, r5, #24
 8007112:	d501      	bpl.n	8007118 <_printf_i+0x1a0>
 8007114:	6019      	str	r1, [r3, #0]
 8007116:	e002      	b.n	800711e <_printf_i+0x1a6>
 8007118:	066d      	lsls	r5, r5, #25
 800711a:	d5fb      	bpl.n	8007114 <_printf_i+0x19c>
 800711c:	8019      	strh	r1, [r3, #0]
 800711e:	2300      	movs	r3, #0
 8007120:	9e04      	ldr	r6, [sp, #16]
 8007122:	6123      	str	r3, [r4, #16]
 8007124:	e7d2      	b.n	80070cc <_printf_i+0x154>
 8007126:	681a      	ldr	r2, [r3, #0]
 8007128:	1d11      	adds	r1, r2, #4
 800712a:	6019      	str	r1, [r3, #0]
 800712c:	6816      	ldr	r6, [r2, #0]
 800712e:	2100      	movs	r1, #0
 8007130:	0030      	movs	r0, r6
 8007132:	6862      	ldr	r2, [r4, #4]
 8007134:	f000 f832 	bl	800719c <memchr>
 8007138:	2800      	cmp	r0, #0
 800713a:	d001      	beq.n	8007140 <_printf_i+0x1c8>
 800713c:	1b80      	subs	r0, r0, r6
 800713e:	6060      	str	r0, [r4, #4]
 8007140:	6863      	ldr	r3, [r4, #4]
 8007142:	6123      	str	r3, [r4, #16]
 8007144:	2300      	movs	r3, #0
 8007146:	9a04      	ldr	r2, [sp, #16]
 8007148:	7013      	strb	r3, [r2, #0]
 800714a:	e7bf      	b.n	80070cc <_printf_i+0x154>
 800714c:	6923      	ldr	r3, [r4, #16]
 800714e:	0032      	movs	r2, r6
 8007150:	9906      	ldr	r1, [sp, #24]
 8007152:	9805      	ldr	r0, [sp, #20]
 8007154:	9d07      	ldr	r5, [sp, #28]
 8007156:	47a8      	blx	r5
 8007158:	1c43      	adds	r3, r0, #1
 800715a:	d0c1      	beq.n	80070e0 <_printf_i+0x168>
 800715c:	6823      	ldr	r3, [r4, #0]
 800715e:	079b      	lsls	r3, r3, #30
 8007160:	d415      	bmi.n	800718e <_printf_i+0x216>
 8007162:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007164:	68e0      	ldr	r0, [r4, #12]
 8007166:	4298      	cmp	r0, r3
 8007168:	dabc      	bge.n	80070e4 <_printf_i+0x16c>
 800716a:	0018      	movs	r0, r3
 800716c:	e7ba      	b.n	80070e4 <_printf_i+0x16c>
 800716e:	0022      	movs	r2, r4
 8007170:	2301      	movs	r3, #1
 8007172:	9906      	ldr	r1, [sp, #24]
 8007174:	9805      	ldr	r0, [sp, #20]
 8007176:	9e07      	ldr	r6, [sp, #28]
 8007178:	3219      	adds	r2, #25
 800717a:	47b0      	blx	r6
 800717c:	1c43      	adds	r3, r0, #1
 800717e:	d0af      	beq.n	80070e0 <_printf_i+0x168>
 8007180:	3501      	adds	r5, #1
 8007182:	68e3      	ldr	r3, [r4, #12]
 8007184:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007186:	1a9b      	subs	r3, r3, r2
 8007188:	42ab      	cmp	r3, r5
 800718a:	dcf0      	bgt.n	800716e <_printf_i+0x1f6>
 800718c:	e7e9      	b.n	8007162 <_printf_i+0x1ea>
 800718e:	2500      	movs	r5, #0
 8007190:	e7f7      	b.n	8007182 <_printf_i+0x20a>
 8007192:	46c0      	nop			; (mov r8, r8)
 8007194:	08007535 	.word	0x08007535
 8007198:	08007546 	.word	0x08007546

0800719c <memchr>:
 800719c:	b2c9      	uxtb	r1, r1
 800719e:	1882      	adds	r2, r0, r2
 80071a0:	4290      	cmp	r0, r2
 80071a2:	d101      	bne.n	80071a8 <memchr+0xc>
 80071a4:	2000      	movs	r0, #0
 80071a6:	4770      	bx	lr
 80071a8:	7803      	ldrb	r3, [r0, #0]
 80071aa:	428b      	cmp	r3, r1
 80071ac:	d0fb      	beq.n	80071a6 <memchr+0xa>
 80071ae:	3001      	adds	r0, #1
 80071b0:	e7f6      	b.n	80071a0 <memchr+0x4>

080071b2 <memcpy>:
 80071b2:	2300      	movs	r3, #0
 80071b4:	b510      	push	{r4, lr}
 80071b6:	429a      	cmp	r2, r3
 80071b8:	d100      	bne.n	80071bc <memcpy+0xa>
 80071ba:	bd10      	pop	{r4, pc}
 80071bc:	5ccc      	ldrb	r4, [r1, r3]
 80071be:	54c4      	strb	r4, [r0, r3]
 80071c0:	3301      	adds	r3, #1
 80071c2:	e7f8      	b.n	80071b6 <memcpy+0x4>

080071c4 <memmove>:
 80071c4:	b510      	push	{r4, lr}
 80071c6:	4288      	cmp	r0, r1
 80071c8:	d902      	bls.n	80071d0 <memmove+0xc>
 80071ca:	188b      	adds	r3, r1, r2
 80071cc:	4298      	cmp	r0, r3
 80071ce:	d303      	bcc.n	80071d8 <memmove+0x14>
 80071d0:	2300      	movs	r3, #0
 80071d2:	e007      	b.n	80071e4 <memmove+0x20>
 80071d4:	5c8b      	ldrb	r3, [r1, r2]
 80071d6:	5483      	strb	r3, [r0, r2]
 80071d8:	3a01      	subs	r2, #1
 80071da:	d2fb      	bcs.n	80071d4 <memmove+0x10>
 80071dc:	bd10      	pop	{r4, pc}
 80071de:	5ccc      	ldrb	r4, [r1, r3]
 80071e0:	54c4      	strb	r4, [r0, r3]
 80071e2:	3301      	adds	r3, #1
 80071e4:	429a      	cmp	r2, r3
 80071e6:	d1fa      	bne.n	80071de <memmove+0x1a>
 80071e8:	e7f8      	b.n	80071dc <memmove+0x18>
	...

080071ec <_free_r>:
 80071ec:	b570      	push	{r4, r5, r6, lr}
 80071ee:	0005      	movs	r5, r0
 80071f0:	2900      	cmp	r1, #0
 80071f2:	d010      	beq.n	8007216 <_free_r+0x2a>
 80071f4:	1f0c      	subs	r4, r1, #4
 80071f6:	6823      	ldr	r3, [r4, #0]
 80071f8:	2b00      	cmp	r3, #0
 80071fa:	da00      	bge.n	80071fe <_free_r+0x12>
 80071fc:	18e4      	adds	r4, r4, r3
 80071fe:	0028      	movs	r0, r5
 8007200:	f000 f8d4 	bl	80073ac <__malloc_lock>
 8007204:	4a1d      	ldr	r2, [pc, #116]	; (800727c <_free_r+0x90>)
 8007206:	6813      	ldr	r3, [r2, #0]
 8007208:	2b00      	cmp	r3, #0
 800720a:	d105      	bne.n	8007218 <_free_r+0x2c>
 800720c:	6063      	str	r3, [r4, #4]
 800720e:	6014      	str	r4, [r2, #0]
 8007210:	0028      	movs	r0, r5
 8007212:	f000 f8d3 	bl	80073bc <__malloc_unlock>
 8007216:	bd70      	pop	{r4, r5, r6, pc}
 8007218:	42a3      	cmp	r3, r4
 800721a:	d908      	bls.n	800722e <_free_r+0x42>
 800721c:	6821      	ldr	r1, [r4, #0]
 800721e:	1860      	adds	r0, r4, r1
 8007220:	4283      	cmp	r3, r0
 8007222:	d1f3      	bne.n	800720c <_free_r+0x20>
 8007224:	6818      	ldr	r0, [r3, #0]
 8007226:	685b      	ldr	r3, [r3, #4]
 8007228:	1841      	adds	r1, r0, r1
 800722a:	6021      	str	r1, [r4, #0]
 800722c:	e7ee      	b.n	800720c <_free_r+0x20>
 800722e:	001a      	movs	r2, r3
 8007230:	685b      	ldr	r3, [r3, #4]
 8007232:	2b00      	cmp	r3, #0
 8007234:	d001      	beq.n	800723a <_free_r+0x4e>
 8007236:	42a3      	cmp	r3, r4
 8007238:	d9f9      	bls.n	800722e <_free_r+0x42>
 800723a:	6811      	ldr	r1, [r2, #0]
 800723c:	1850      	adds	r0, r2, r1
 800723e:	42a0      	cmp	r0, r4
 8007240:	d10b      	bne.n	800725a <_free_r+0x6e>
 8007242:	6820      	ldr	r0, [r4, #0]
 8007244:	1809      	adds	r1, r1, r0
 8007246:	1850      	adds	r0, r2, r1
 8007248:	6011      	str	r1, [r2, #0]
 800724a:	4283      	cmp	r3, r0
 800724c:	d1e0      	bne.n	8007210 <_free_r+0x24>
 800724e:	6818      	ldr	r0, [r3, #0]
 8007250:	685b      	ldr	r3, [r3, #4]
 8007252:	1841      	adds	r1, r0, r1
 8007254:	6011      	str	r1, [r2, #0]
 8007256:	6053      	str	r3, [r2, #4]
 8007258:	e7da      	b.n	8007210 <_free_r+0x24>
 800725a:	42a0      	cmp	r0, r4
 800725c:	d902      	bls.n	8007264 <_free_r+0x78>
 800725e:	230c      	movs	r3, #12
 8007260:	602b      	str	r3, [r5, #0]
 8007262:	e7d5      	b.n	8007210 <_free_r+0x24>
 8007264:	6821      	ldr	r1, [r4, #0]
 8007266:	1860      	adds	r0, r4, r1
 8007268:	4283      	cmp	r3, r0
 800726a:	d103      	bne.n	8007274 <_free_r+0x88>
 800726c:	6818      	ldr	r0, [r3, #0]
 800726e:	685b      	ldr	r3, [r3, #4]
 8007270:	1841      	adds	r1, r0, r1
 8007272:	6021      	str	r1, [r4, #0]
 8007274:	6063      	str	r3, [r4, #4]
 8007276:	6054      	str	r4, [r2, #4]
 8007278:	e7ca      	b.n	8007210 <_free_r+0x24>
 800727a:	46c0      	nop			; (mov r8, r8)
 800727c:	20000124 	.word	0x20000124

08007280 <_malloc_r>:
 8007280:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007282:	2303      	movs	r3, #3
 8007284:	1ccd      	adds	r5, r1, #3
 8007286:	439d      	bics	r5, r3
 8007288:	3508      	adds	r5, #8
 800728a:	0006      	movs	r6, r0
 800728c:	2d0c      	cmp	r5, #12
 800728e:	d21f      	bcs.n	80072d0 <_malloc_r+0x50>
 8007290:	250c      	movs	r5, #12
 8007292:	42a9      	cmp	r1, r5
 8007294:	d81e      	bhi.n	80072d4 <_malloc_r+0x54>
 8007296:	0030      	movs	r0, r6
 8007298:	f000 f888 	bl	80073ac <__malloc_lock>
 800729c:	4925      	ldr	r1, [pc, #148]	; (8007334 <_malloc_r+0xb4>)
 800729e:	680a      	ldr	r2, [r1, #0]
 80072a0:	0014      	movs	r4, r2
 80072a2:	2c00      	cmp	r4, #0
 80072a4:	d11a      	bne.n	80072dc <_malloc_r+0x5c>
 80072a6:	4f24      	ldr	r7, [pc, #144]	; (8007338 <_malloc_r+0xb8>)
 80072a8:	683b      	ldr	r3, [r7, #0]
 80072aa:	2b00      	cmp	r3, #0
 80072ac:	d104      	bne.n	80072b8 <_malloc_r+0x38>
 80072ae:	0021      	movs	r1, r4
 80072b0:	0030      	movs	r0, r6
 80072b2:	f000 f869 	bl	8007388 <_sbrk_r>
 80072b6:	6038      	str	r0, [r7, #0]
 80072b8:	0029      	movs	r1, r5
 80072ba:	0030      	movs	r0, r6
 80072bc:	f000 f864 	bl	8007388 <_sbrk_r>
 80072c0:	1c43      	adds	r3, r0, #1
 80072c2:	d12b      	bne.n	800731c <_malloc_r+0x9c>
 80072c4:	230c      	movs	r3, #12
 80072c6:	0030      	movs	r0, r6
 80072c8:	6033      	str	r3, [r6, #0]
 80072ca:	f000 f877 	bl	80073bc <__malloc_unlock>
 80072ce:	e003      	b.n	80072d8 <_malloc_r+0x58>
 80072d0:	2d00      	cmp	r5, #0
 80072d2:	dade      	bge.n	8007292 <_malloc_r+0x12>
 80072d4:	230c      	movs	r3, #12
 80072d6:	6033      	str	r3, [r6, #0]
 80072d8:	2000      	movs	r0, #0
 80072da:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80072dc:	6823      	ldr	r3, [r4, #0]
 80072de:	1b5b      	subs	r3, r3, r5
 80072e0:	d419      	bmi.n	8007316 <_malloc_r+0x96>
 80072e2:	2b0b      	cmp	r3, #11
 80072e4:	d903      	bls.n	80072ee <_malloc_r+0x6e>
 80072e6:	6023      	str	r3, [r4, #0]
 80072e8:	18e4      	adds	r4, r4, r3
 80072ea:	6025      	str	r5, [r4, #0]
 80072ec:	e003      	b.n	80072f6 <_malloc_r+0x76>
 80072ee:	6863      	ldr	r3, [r4, #4]
 80072f0:	42a2      	cmp	r2, r4
 80072f2:	d10e      	bne.n	8007312 <_malloc_r+0x92>
 80072f4:	600b      	str	r3, [r1, #0]
 80072f6:	0030      	movs	r0, r6
 80072f8:	f000 f860 	bl	80073bc <__malloc_unlock>
 80072fc:	0020      	movs	r0, r4
 80072fe:	2207      	movs	r2, #7
 8007300:	300b      	adds	r0, #11
 8007302:	1d23      	adds	r3, r4, #4
 8007304:	4390      	bics	r0, r2
 8007306:	1ac2      	subs	r2, r0, r3
 8007308:	4298      	cmp	r0, r3
 800730a:	d0e6      	beq.n	80072da <_malloc_r+0x5a>
 800730c:	1a1b      	subs	r3, r3, r0
 800730e:	50a3      	str	r3, [r4, r2]
 8007310:	e7e3      	b.n	80072da <_malloc_r+0x5a>
 8007312:	6053      	str	r3, [r2, #4]
 8007314:	e7ef      	b.n	80072f6 <_malloc_r+0x76>
 8007316:	0022      	movs	r2, r4
 8007318:	6864      	ldr	r4, [r4, #4]
 800731a:	e7c2      	b.n	80072a2 <_malloc_r+0x22>
 800731c:	2303      	movs	r3, #3
 800731e:	1cc4      	adds	r4, r0, #3
 8007320:	439c      	bics	r4, r3
 8007322:	42a0      	cmp	r0, r4
 8007324:	d0e1      	beq.n	80072ea <_malloc_r+0x6a>
 8007326:	1a21      	subs	r1, r4, r0
 8007328:	0030      	movs	r0, r6
 800732a:	f000 f82d 	bl	8007388 <_sbrk_r>
 800732e:	1c43      	adds	r3, r0, #1
 8007330:	d1db      	bne.n	80072ea <_malloc_r+0x6a>
 8007332:	e7c7      	b.n	80072c4 <_malloc_r+0x44>
 8007334:	20000124 	.word	0x20000124
 8007338:	20000128 	.word	0x20000128

0800733c <_realloc_r>:
 800733c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800733e:	0007      	movs	r7, r0
 8007340:	000d      	movs	r5, r1
 8007342:	0016      	movs	r6, r2
 8007344:	2900      	cmp	r1, #0
 8007346:	d105      	bne.n	8007354 <_realloc_r+0x18>
 8007348:	0011      	movs	r1, r2
 800734a:	f7ff ff99 	bl	8007280 <_malloc_r>
 800734e:	0004      	movs	r4, r0
 8007350:	0020      	movs	r0, r4
 8007352:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007354:	2a00      	cmp	r2, #0
 8007356:	d103      	bne.n	8007360 <_realloc_r+0x24>
 8007358:	f7ff ff48 	bl	80071ec <_free_r>
 800735c:	0034      	movs	r4, r6
 800735e:	e7f7      	b.n	8007350 <_realloc_r+0x14>
 8007360:	f000 f834 	bl	80073cc <_malloc_usable_size_r>
 8007364:	002c      	movs	r4, r5
 8007366:	42b0      	cmp	r0, r6
 8007368:	d2f2      	bcs.n	8007350 <_realloc_r+0x14>
 800736a:	0031      	movs	r1, r6
 800736c:	0038      	movs	r0, r7
 800736e:	f7ff ff87 	bl	8007280 <_malloc_r>
 8007372:	1e04      	subs	r4, r0, #0
 8007374:	d0ec      	beq.n	8007350 <_realloc_r+0x14>
 8007376:	0029      	movs	r1, r5
 8007378:	0032      	movs	r2, r6
 800737a:	f7ff ff1a 	bl	80071b2 <memcpy>
 800737e:	0029      	movs	r1, r5
 8007380:	0038      	movs	r0, r7
 8007382:	f7ff ff33 	bl	80071ec <_free_r>
 8007386:	e7e3      	b.n	8007350 <_realloc_r+0x14>

08007388 <_sbrk_r>:
 8007388:	2300      	movs	r3, #0
 800738a:	b570      	push	{r4, r5, r6, lr}
 800738c:	4d06      	ldr	r5, [pc, #24]	; (80073a8 <_sbrk_r+0x20>)
 800738e:	0004      	movs	r4, r0
 8007390:	0008      	movs	r0, r1
 8007392:	602b      	str	r3, [r5, #0]
 8007394:	f7fb fe34 	bl	8003000 <_sbrk>
 8007398:	1c43      	adds	r3, r0, #1
 800739a:	d103      	bne.n	80073a4 <_sbrk_r+0x1c>
 800739c:	682b      	ldr	r3, [r5, #0]
 800739e:	2b00      	cmp	r3, #0
 80073a0:	d000      	beq.n	80073a4 <_sbrk_r+0x1c>
 80073a2:	6023      	str	r3, [r4, #0]
 80073a4:	bd70      	pop	{r4, r5, r6, pc}
 80073a6:	46c0      	nop			; (mov r8, r8)
 80073a8:	20000320 	.word	0x20000320

080073ac <__malloc_lock>:
 80073ac:	b510      	push	{r4, lr}
 80073ae:	4802      	ldr	r0, [pc, #8]	; (80073b8 <__malloc_lock+0xc>)
 80073b0:	f000 f814 	bl	80073dc <__retarget_lock_acquire_recursive>
 80073b4:	bd10      	pop	{r4, pc}
 80073b6:	46c0      	nop			; (mov r8, r8)
 80073b8:	20000328 	.word	0x20000328

080073bc <__malloc_unlock>:
 80073bc:	b510      	push	{r4, lr}
 80073be:	4802      	ldr	r0, [pc, #8]	; (80073c8 <__malloc_unlock+0xc>)
 80073c0:	f000 f80d 	bl	80073de <__retarget_lock_release_recursive>
 80073c4:	bd10      	pop	{r4, pc}
 80073c6:	46c0      	nop			; (mov r8, r8)
 80073c8:	20000328 	.word	0x20000328

080073cc <_malloc_usable_size_r>:
 80073cc:	1f0b      	subs	r3, r1, #4
 80073ce:	681b      	ldr	r3, [r3, #0]
 80073d0:	1f18      	subs	r0, r3, #4
 80073d2:	2b00      	cmp	r3, #0
 80073d4:	da01      	bge.n	80073da <_malloc_usable_size_r+0xe>
 80073d6:	580b      	ldr	r3, [r1, r0]
 80073d8:	18c0      	adds	r0, r0, r3
 80073da:	4770      	bx	lr

080073dc <__retarget_lock_acquire_recursive>:
 80073dc:	4770      	bx	lr

080073de <__retarget_lock_release_recursive>:
 80073de:	4770      	bx	lr

080073e0 <_init>:
 80073e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80073e2:	46c0      	nop			; (mov r8, r8)
 80073e4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80073e6:	bc08      	pop	{r3}
 80073e8:	469e      	mov	lr, r3
 80073ea:	4770      	bx	lr

080073ec <_fini>:
 80073ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80073ee:	46c0      	nop			; (mov r8, r8)
 80073f0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80073f2:	bc08      	pop	{r3}
 80073f4:	469e      	mov	lr, r3
 80073f6:	4770      	bx	lr
