Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Wed Jun 10 15:13:26 2020
| Host         : JacobOffersen running 64-bit Ubuntu 19.10
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7s25-ftgb196
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 40 register/latch pins with no clock driven by root clock pin: SPI_SCLK_I (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 145 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.411        0.000                      0                  731        0.091        0.000                      0                  731       -0.480       -0.480                       1                   447  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock              Waveform(ns)         Period(ns)      Frequency(MHz)
-----              ------------         ----------      --------------
sys_clk_pin        {0.000 5.000}        10.000          100.000         
  CLKFBIN          {0.000 5.000}        10.000          100.000         
  CLKFBIN_1        {0.000 20.000}       40.000          25.000          
  FPGA1_inst_n_10  {0.000 5.000}        10.000          100.000         
  clk_A            {0.000 31.220}       62.439          16.016          
  mmcm_clock_out   {0.000 1.347}        2.694           371.250         
    pixel_clk      {0.000 5.387}        13.468          74.250          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                          3.000        0.000                       0                     2  
  CLKFBIN                                                                                                                                                            8.751        0.000                       0                     2  
  CLKFBIN_1                                                                                                                                                         38.751        0.000                       0                     2  
  FPGA1_inst_n_10        6.318        0.000                      0                   77        0.261        0.000                      0                   77        4.500        0.000                       0                    44  
  clk_A                 54.361        0.000                      0                  363        0.115        0.000                      0                  363       30.720        0.000                       0                   179  
  mmcm_clock_out                                                                                                                                                    -0.480       -0.480                       1                    11  
    pixel_clk            4.411        0.000                      0                  291        0.091        0.000                      0                  291        4.407        0.000                       0                   207  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKIN1
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  FPGA2_inst/clocking_2_inst/MMCME2_BASE_pixelx5_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  FPGA2_inst/clocking_2_inst/MMCME2_BASE_pixelx5_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  FPGA2_inst/clocking_2_inst/MMCME2_BASE_pixelx5_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  FPGA2_inst/clocking_2_inst/MMCME2_BASE_pixelx5_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  FPGA2_inst/clocking_2_inst/MMCME2_BASE_pixelx5_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  FPGA2_inst/clocking_2_inst/MMCME2_BASE_pixelx5_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  CLKFBIN
  To Clock:  CLKFBIN

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKFBIN
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  CLKFBIN_1
  To Clock:  CLKFBIN_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       38.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKFBIN_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { FPGA2_inst/clocking_2_inst/MMCME2_BASE_pixelx5_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y0  FPGA2_inst/clocking_2_inst/MMCME2_BASE_pixelx5_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y0  FPGA2_inst/clocking_2_inst/MMCME2_BASE_pixelx5_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X0Y0  FPGA2_inst/clocking_2_inst/MMCME2_BASE_pixelx5_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y0  FPGA2_inst/clocking_2_inst/MMCME2_BASE_pixelx5_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  FPGA1_inst_n_10
  To Clock:  FPGA1_inst_n_10

Setup :            0  Failing Endpoints,  Worst Slack        6.318ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.261ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.318ns  (required time - arrival time)
  Source:                 FPGA1_inst/RAM_inst0/UNISIM_RAM0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by FPGA1_inst_n_10  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/nxt_data_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by FPGA1_inst_n_10  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             FPGA1_inst_n_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (FPGA1_inst_n_10 rise@10.000ns - FPGA1_inst_n_10 rise@0.000ns)
  Data Path Delay:        3.459ns  (logic 2.454ns (70.948%)  route 1.005ns (29.052%))
  Logic Levels:           0  
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.718ns = ( 15.718 - 10.000 ) 
    Source Clock Delay      (SCD):    6.243ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA1_inst_n_10 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.360     2.799    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.887 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0
                         net (fo=1, routed)           1.656     4.543    FPGA1_inst/clocking_1_inst/sclk_active_reg
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.639 r  FPGA1_inst/clocking_1_inst/sclk_active_reg_BUFG_collapsed_inst/O
                         net (fo=41, routed)          1.604     6.243    FPGA1_inst/RAM_inst0/CLK_SPI_O
    RAMB36_X0Y1          RAMB36E1                                     r  FPGA1_inst/RAM_inst0/UNISIM_RAM0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[27])
                                                      2.454     8.697 r  FPGA1_inst/RAM_inst0/UNISIM_RAM0/DOBDO[27]
                         net (fo=1, routed)           1.005     9.702    FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/D[27]
    SLICE_X9Y10          FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/nxt_data_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock FPGA1_inst_n_10 rise edge)
                                                     10.000    10.000 r  
    L5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.369    11.369 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.157    12.526    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.609 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0
                         net (fo=1, routed)           1.578    14.187    FPGA1_inst/clocking_1_inst/sclk_active_reg
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    14.278 r  FPGA1_inst/clocking_1_inst/sclk_active_reg_BUFG_collapsed_inst/O
                         net (fo=41, routed)          1.440    15.718    FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/CLK_SPI_O
    SLICE_X9Y10          FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/nxt_data_reg[27]/C
                         clock pessimism              0.455    16.173    
                         clock uncertainty           -0.073    16.101    
    SLICE_X9Y10          FDRE (Setup_fdre_C_D)       -0.081    16.020    FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/nxt_data_reg[27]
  -------------------------------------------------------------------
                         required time                         16.020    
                         arrival time                          -9.702    
  -------------------------------------------------------------------
                         slack                                  6.318    

Slack (MET) :             6.323ns  (required time - arrival time)
  Source:                 FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/nxt_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by FPGA1_inst_n_10  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/D2_reg/D
                            (rising edge-triggered cell FDRE clocked by FPGA1_inst_n_10  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             FPGA1_inst_n_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (FPGA1_inst_n_10 rise@10.000ns - FPGA1_inst_n_10 rise@0.000ns)
  Data Path Delay:        3.610ns  (logic 1.226ns (33.961%)  route 2.384ns (66.039%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.719ns = ( 15.719 - 10.000 ) 
    Source Clock Delay      (SCD):    6.199ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA1_inst_n_10 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.360     2.799    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.887 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0
                         net (fo=1, routed)           1.656     4.543    FPGA1_inst/clocking_1_inst/sclk_active_reg
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.639 r  FPGA1_inst/clocking_1_inst/sclk_active_reg_BUFG_collapsed_inst/O
                         net (fo=41, routed)          1.560     6.199    FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/CLK_SPI_O
    SLICE_X9Y8           FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/nxt_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y8           FDRE (Prop_fdre_C_Q)         0.419     6.618 r  FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/nxt_data_reg[7]/Q
                         net (fo=1, routed)           1.394     8.012    FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/data[7]
    SLICE_X9Y9           LUT6 (Prop_lut6_I0_O)        0.296     8.308 r  FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/D2_i_5/O
                         net (fo=1, routed)           0.000     8.308    FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/D2_i_5_n_0
    SLICE_X9Y9           MUXF7 (Prop_muxf7_I0_O)      0.212     8.520 r  FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/D2_reg_i_2/O
                         net (fo=1, routed)           0.990     9.510    FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/D2_reg_i_2_n_0
    SLICE_X9Y7           LUT6 (Prop_lut6_I0_O)        0.299     9.809 r  FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/D2_i_1/O
                         net (fo=1, routed)           0.000     9.809    FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/D2_i_1_n_0
    SLICE_X9Y7           FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/D2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock FPGA1_inst_n_10 rise edge)
                                                     10.000    10.000 r  
    L5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.369    11.369 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.157    12.526    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.609 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0
                         net (fo=1, routed)           1.578    14.187    FPGA1_inst/clocking_1_inst/sclk_active_reg
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    14.278 r  FPGA1_inst/clocking_1_inst/sclk_active_reg_BUFG_collapsed_inst/O
                         net (fo=41, routed)          1.441    15.719    FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/CLK_SPI_O
    SLICE_X9Y7           FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/D2_reg/C
                         clock pessimism              0.455    16.174    
                         clock uncertainty           -0.073    16.102    
    SLICE_X9Y7           FDRE (Setup_fdre_C_D)        0.031    16.133    FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/D2_reg
  -------------------------------------------------------------------
                         required time                         16.133    
                         arrival time                          -9.809    
  -------------------------------------------------------------------
                         slack                                  6.323    

Slack (MET) :             6.364ns  (required time - arrival time)
  Source:                 FPGA1_inst/RAM_inst0/UNISIM_RAM0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by FPGA1_inst_n_10  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/nxt_data_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by FPGA1_inst_n_10  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             FPGA1_inst_n_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (FPGA1_inst_n_10 rise@10.000ns - FPGA1_inst_n_10 rise@0.000ns)
  Data Path Delay:        3.454ns  (logic 2.454ns (71.051%)  route 1.000ns (28.949%))
  Logic Levels:           0  
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.718ns = ( 15.718 - 10.000 ) 
    Source Clock Delay      (SCD):    6.243ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA1_inst_n_10 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.360     2.799    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.887 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0
                         net (fo=1, routed)           1.656     4.543    FPGA1_inst/clocking_1_inst/sclk_active_reg
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.639 r  FPGA1_inst/clocking_1_inst/sclk_active_reg_BUFG_collapsed_inst/O
                         net (fo=41, routed)          1.604     6.243    FPGA1_inst/RAM_inst0/CLK_SPI_O
    RAMB36_X0Y1          RAMB36E1                                     r  FPGA1_inst/RAM_inst0/UNISIM_RAM0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[9])
                                                      2.454     8.697 r  FPGA1_inst/RAM_inst0/UNISIM_RAM0/DOBDO[9]
                         net (fo=1, routed)           1.000     9.697    FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/D[9]
    SLICE_X9Y9           FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/nxt_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock FPGA1_inst_n_10 rise edge)
                                                     10.000    10.000 r  
    L5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.369    11.369 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.157    12.526    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.609 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0
                         net (fo=1, routed)           1.578    14.187    FPGA1_inst/clocking_1_inst/sclk_active_reg
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    14.278 r  FPGA1_inst/clocking_1_inst/sclk_active_reg_BUFG_collapsed_inst/O
                         net (fo=41, routed)          1.440    15.718    FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/CLK_SPI_O
    SLICE_X9Y9           FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/nxt_data_reg[9]/C
                         clock pessimism              0.455    16.173    
                         clock uncertainty           -0.073    16.101    
    SLICE_X9Y9           FDRE (Setup_fdre_C_D)       -0.040    16.061    FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/nxt_data_reg[9]
  -------------------------------------------------------------------
                         required time                         16.061    
                         arrival time                          -9.697    
  -------------------------------------------------------------------
                         slack                                  6.364    

Slack (MET) :             6.459ns  (required time - arrival time)
  Source:                 FPGA1_inst/RAM_inst0/UNISIM_RAM0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by FPGA1_inst_n_10  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/nxt_data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by FPGA1_inst_n_10  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             FPGA1_inst_n_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (FPGA1_inst_n_10 rise@10.000ns - FPGA1_inst_n_10 rise@0.000ns)
  Data Path Delay:        3.352ns  (logic 2.454ns (73.218%)  route 0.898ns (26.782%))
  Logic Levels:           0  
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.718ns = ( 15.718 - 10.000 ) 
    Source Clock Delay      (SCD):    6.243ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA1_inst_n_10 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.360     2.799    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.887 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0
                         net (fo=1, routed)           1.656     4.543    FPGA1_inst/clocking_1_inst/sclk_active_reg
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.639 r  FPGA1_inst/clocking_1_inst/sclk_active_reg_BUFG_collapsed_inst/O
                         net (fo=41, routed)          1.604     6.243    FPGA1_inst/RAM_inst0/CLK_SPI_O
    RAMB36_X0Y1          RAMB36E1                                     r  FPGA1_inst/RAM_inst0/UNISIM_RAM0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[3])
                                                      2.454     8.697 r  FPGA1_inst/RAM_inst0/UNISIM_RAM0/DOBDO[3]
                         net (fo=1, routed)           0.898     9.595    FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/D[3]
    SLICE_X9Y10          FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/nxt_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock FPGA1_inst_n_10 rise edge)
                                                     10.000    10.000 r  
    L5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.369    11.369 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.157    12.526    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.609 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0
                         net (fo=1, routed)           1.578    14.187    FPGA1_inst/clocking_1_inst/sclk_active_reg
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    14.278 r  FPGA1_inst/clocking_1_inst/sclk_active_reg_BUFG_collapsed_inst/O
                         net (fo=41, routed)          1.440    15.718    FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/CLK_SPI_O
    SLICE_X9Y10          FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/nxt_data_reg[3]/C
                         clock pessimism              0.455    16.173    
                         clock uncertainty           -0.073    16.101    
    SLICE_X9Y10          FDRE (Setup_fdre_C_D)       -0.047    16.054    FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/nxt_data_reg[3]
  -------------------------------------------------------------------
                         required time                         16.054    
                         arrival time                          -9.595    
  -------------------------------------------------------------------
                         slack                                  6.459    

Slack (MET) :             6.504ns  (required time - arrival time)
  Source:                 FPGA1_inst/RAM_inst0/UNISIM_RAM0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by FPGA1_inst_n_10  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/nxt_data_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by FPGA1_inst_n_10  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             FPGA1_inst_n_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (FPGA1_inst_n_10 rise@10.000ns - FPGA1_inst_n_10 rise@0.000ns)
  Data Path Delay:        3.323ns  (logic 2.454ns (73.857%)  route 0.869ns (26.143%))
  Logic Levels:           0  
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.718ns = ( 15.718 - 10.000 ) 
    Source Clock Delay      (SCD):    6.243ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA1_inst_n_10 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.360     2.799    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.887 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0
                         net (fo=1, routed)           1.656     4.543    FPGA1_inst/clocking_1_inst/sclk_active_reg
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.639 r  FPGA1_inst/clocking_1_inst/sclk_active_reg_BUFG_collapsed_inst/O
                         net (fo=41, routed)          1.604     6.243    FPGA1_inst/RAM_inst0/CLK_SPI_O
    RAMB36_X0Y1          RAMB36E1                                     r  FPGA1_inst/RAM_inst0/UNISIM_RAM0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[24])
                                                      2.454     8.697 r  FPGA1_inst/RAM_inst0/UNISIM_RAM0/DOBDO[24]
                         net (fo=1, routed)           0.869     9.566    FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/D[24]
    SLICE_X8Y9           FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/nxt_data_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock FPGA1_inst_n_10 rise edge)
                                                     10.000    10.000 r  
    L5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.369    11.369 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.157    12.526    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.609 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0
                         net (fo=1, routed)           1.578    14.187    FPGA1_inst/clocking_1_inst/sclk_active_reg
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    14.278 r  FPGA1_inst/clocking_1_inst/sclk_active_reg_BUFG_collapsed_inst/O
                         net (fo=41, routed)          1.440    15.718    FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/CLK_SPI_O
    SLICE_X8Y9           FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/nxt_data_reg[24]/C
                         clock pessimism              0.455    16.173    
                         clock uncertainty           -0.073    16.101    
    SLICE_X8Y9           FDRE (Setup_fdre_C_D)       -0.031    16.070    FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/nxt_data_reg[24]
  -------------------------------------------------------------------
                         required time                         16.070    
                         arrival time                          -9.566    
  -------------------------------------------------------------------
                         slack                                  6.504    

Slack (MET) :             6.531ns  (required time - arrival time)
  Source:                 FPGA1_inst/RAM_inst0/UNISIM_RAM0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by FPGA1_inst_n_10  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/nxt_data_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by FPGA1_inst_n_10  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             FPGA1_inst_n_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (FPGA1_inst_n_10 rise@10.000ns - FPGA1_inst_n_10 rise@0.000ns)
  Data Path Delay:        3.282ns  (logic 2.454ns (74.770%)  route 0.828ns (25.230%))
  Logic Levels:           0  
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.718ns = ( 15.718 - 10.000 ) 
    Source Clock Delay      (SCD):    6.243ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA1_inst_n_10 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.360     2.799    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.887 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0
                         net (fo=1, routed)           1.656     4.543    FPGA1_inst/clocking_1_inst/sclk_active_reg
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.639 r  FPGA1_inst/clocking_1_inst/sclk_active_reg_BUFG_collapsed_inst/O
                         net (fo=41, routed)          1.604     6.243    FPGA1_inst/RAM_inst0/CLK_SPI_O
    RAMB36_X0Y1          RAMB36E1                                     r  FPGA1_inst/RAM_inst0/UNISIM_RAM0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[26])
                                                      2.454     8.697 r  FPGA1_inst/RAM_inst0/UNISIM_RAM0/DOBDO[26]
                         net (fo=1, routed)           0.828     9.525    FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/D[26]
    SLICE_X8Y9           FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/nxt_data_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock FPGA1_inst_n_10 rise edge)
                                                     10.000    10.000 r  
    L5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.369    11.369 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.157    12.526    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.609 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0
                         net (fo=1, routed)           1.578    14.187    FPGA1_inst/clocking_1_inst/sclk_active_reg
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    14.278 r  FPGA1_inst/clocking_1_inst/sclk_active_reg_BUFG_collapsed_inst/O
                         net (fo=41, routed)          1.440    15.718    FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/CLK_SPI_O
    SLICE_X8Y9           FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/nxt_data_reg[26]/C
                         clock pessimism              0.455    16.173    
                         clock uncertainty           -0.073    16.101    
    SLICE_X8Y9           FDRE (Setup_fdre_C_D)       -0.045    16.056    FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/nxt_data_reg[26]
  -------------------------------------------------------------------
                         required time                         16.056    
                         arrival time                          -9.525    
  -------------------------------------------------------------------
                         slack                                  6.531    

Slack (MET) :             6.544ns  (required time - arrival time)
  Source:                 FPGA1_inst/RAM_inst0/UNISIM_RAM0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by FPGA1_inst_n_10  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/nxt_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by FPGA1_inst_n_10  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             FPGA1_inst_n_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (FPGA1_inst_n_10 rise@10.000ns - FPGA1_inst_n_10 rise@0.000ns)
  Data Path Delay:        3.271ns  (logic 2.454ns (75.027%)  route 0.817ns (24.973%))
  Logic Levels:           0  
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.718ns = ( 15.718 - 10.000 ) 
    Source Clock Delay      (SCD):    6.243ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA1_inst_n_10 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.360     2.799    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.887 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0
                         net (fo=1, routed)           1.656     4.543    FPGA1_inst/clocking_1_inst/sclk_active_reg
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.639 r  FPGA1_inst/clocking_1_inst/sclk_active_reg_BUFG_collapsed_inst/O
                         net (fo=41, routed)          1.604     6.243    FPGA1_inst/RAM_inst0/CLK_SPI_O
    RAMB36_X0Y1          RAMB36E1                                     r  FPGA1_inst/RAM_inst0/UNISIM_RAM0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     8.697 r  FPGA1_inst/RAM_inst0/UNISIM_RAM0/DOBDO[1]
                         net (fo=1, routed)           0.817     9.514    FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/D[1]
    SLICE_X9Y9           FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/nxt_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock FPGA1_inst_n_10 rise edge)
                                                     10.000    10.000 r  
    L5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.369    11.369 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.157    12.526    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.609 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0
                         net (fo=1, routed)           1.578    14.187    FPGA1_inst/clocking_1_inst/sclk_active_reg
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    14.278 r  FPGA1_inst/clocking_1_inst/sclk_active_reg_BUFG_collapsed_inst/O
                         net (fo=41, routed)          1.440    15.718    FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/CLK_SPI_O
    SLICE_X9Y9           FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/nxt_data_reg[1]/C
                         clock pessimism              0.455    16.173    
                         clock uncertainty           -0.073    16.101    
    SLICE_X9Y9           FDRE (Setup_fdre_C_D)       -0.043    16.058    FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/nxt_data_reg[1]
  -------------------------------------------------------------------
                         required time                         16.058    
                         arrival time                          -9.514    
  -------------------------------------------------------------------
                         slack                                  6.544    

Slack (MET) :             6.557ns  (required time - arrival time)
  Source:                 FPGA1_inst/RAM_inst0/UNISIM_RAM0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by FPGA1_inst_n_10  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/nxt_data_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by FPGA1_inst_n_10  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             FPGA1_inst_n_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (FPGA1_inst_n_10 rise@10.000ns - FPGA1_inst_n_10 rise@0.000ns)
  Data Path Delay:        3.273ns  (logic 2.454ns (74.975%)  route 0.819ns (25.025%))
  Logic Levels:           0  
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.718ns = ( 15.718 - 10.000 ) 
    Source Clock Delay      (SCD):    6.243ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA1_inst_n_10 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.360     2.799    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.887 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0
                         net (fo=1, routed)           1.656     4.543    FPGA1_inst/clocking_1_inst/sclk_active_reg
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.639 r  FPGA1_inst/clocking_1_inst/sclk_active_reg_BUFG_collapsed_inst/O
                         net (fo=41, routed)          1.604     6.243    FPGA1_inst/RAM_inst0/CLK_SPI_O
    RAMB36_X0Y1          RAMB36E1                                     r  FPGA1_inst/RAM_inst0/UNISIM_RAM0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[30])
                                                      2.454     8.697 r  FPGA1_inst/RAM_inst0/UNISIM_RAM0/DOBDO[30]
                         net (fo=1, routed)           0.819     9.516    FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/D[30]
    SLICE_X8Y9           FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/nxt_data_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock FPGA1_inst_n_10 rise edge)
                                                     10.000    10.000 r  
    L5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.369    11.369 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.157    12.526    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.609 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0
                         net (fo=1, routed)           1.578    14.187    FPGA1_inst/clocking_1_inst/sclk_active_reg
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    14.278 r  FPGA1_inst/clocking_1_inst/sclk_active_reg_BUFG_collapsed_inst/O
                         net (fo=41, routed)          1.440    15.718    FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/CLK_SPI_O
    SLICE_X8Y9           FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/nxt_data_reg[30]/C
                         clock pessimism              0.455    16.173    
                         clock uncertainty           -0.073    16.101    
    SLICE_X8Y9           FDRE (Setup_fdre_C_D)       -0.028    16.073    FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/nxt_data_reg[30]
  -------------------------------------------------------------------
                         required time                         16.073    
                         arrival time                          -9.516    
  -------------------------------------------------------------------
                         slack                                  6.557    

Slack (MET) :             6.605ns  (required time - arrival time)
  Source:                 FPGA1_inst/RAM_inst0/UNISIM_RAM0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by FPGA1_inst_n_10  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/nxt_data_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by FPGA1_inst_n_10  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             FPGA1_inst_n_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (FPGA1_inst_n_10 rise@10.000ns - FPGA1_inst_n_10 rise@0.000ns)
  Data Path Delay:        3.195ns  (logic 2.454ns (76.818%)  route 0.741ns (23.182%))
  Logic Levels:           0  
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.718ns = ( 15.718 - 10.000 ) 
    Source Clock Delay      (SCD):    6.243ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA1_inst_n_10 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.360     2.799    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.887 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0
                         net (fo=1, routed)           1.656     4.543    FPGA1_inst/clocking_1_inst/sclk_active_reg
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.639 r  FPGA1_inst/clocking_1_inst/sclk_active_reg_BUFG_collapsed_inst/O
                         net (fo=41, routed)          1.604     6.243    FPGA1_inst/RAM_inst0/CLK_SPI_O
    RAMB36_X0Y1          RAMB36E1                                     r  FPGA1_inst/RAM_inst0/UNISIM_RAM0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[31])
                                                      2.454     8.697 r  FPGA1_inst/RAM_inst0/UNISIM_RAM0/DOBDO[31]
                         net (fo=1, routed)           0.741     9.438    FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/D[31]
    SLICE_X9Y10          FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/nxt_data_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock FPGA1_inst_n_10 rise edge)
                                                     10.000    10.000 r  
    L5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.369    11.369 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.157    12.526    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.609 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0
                         net (fo=1, routed)           1.578    14.187    FPGA1_inst/clocking_1_inst/sclk_active_reg
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    14.278 r  FPGA1_inst/clocking_1_inst/sclk_active_reg_BUFG_collapsed_inst/O
                         net (fo=41, routed)          1.440    15.718    FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/CLK_SPI_O
    SLICE_X9Y10          FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/nxt_data_reg[31]/C
                         clock pessimism              0.455    16.173    
                         clock uncertainty           -0.073    16.101    
    SLICE_X9Y10          FDRE (Setup_fdre_C_D)       -0.058    16.043    FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/nxt_data_reg[31]
  -------------------------------------------------------------------
                         required time                         16.043    
                         arrival time                          -9.438    
  -------------------------------------------------------------------
                         slack                                  6.605    

Slack (MET) :             6.618ns  (required time - arrival time)
  Source:                 FPGA1_inst/RAM_inst0/UNISIM_RAM0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by FPGA1_inst_n_10  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/nxt_data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by FPGA1_inst_n_10  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             FPGA1_inst_n_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (FPGA1_inst_n_10 rise@10.000ns - FPGA1_inst_n_10 rise@0.000ns)
  Data Path Delay:        3.179ns  (logic 2.454ns (77.186%)  route 0.725ns (22.814%))
  Logic Levels:           0  
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.719ns = ( 15.719 - 10.000 ) 
    Source Clock Delay      (SCD):    6.243ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA1_inst_n_10 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.360     2.799    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.887 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0
                         net (fo=1, routed)           1.656     4.543    FPGA1_inst/clocking_1_inst/sclk_active_reg
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.639 r  FPGA1_inst/clocking_1_inst/sclk_active_reg_BUFG_collapsed_inst/O
                         net (fo=41, routed)          1.604     6.243    FPGA1_inst/RAM_inst0/CLK_SPI_O
    RAMB36_X0Y1          RAMB36E1                                     r  FPGA1_inst/RAM_inst0/UNISIM_RAM0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      2.454     8.697 r  FPGA1_inst/RAM_inst0/UNISIM_RAM0/DOBDO[7]
                         net (fo=1, routed)           0.725     9.422    FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/D[7]
    SLICE_X9Y8           FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/nxt_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock FPGA1_inst_n_10 rise edge)
                                                     10.000    10.000 r  
    L5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.369    11.369 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.157    12.526    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.609 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0
                         net (fo=1, routed)           1.578    14.187    FPGA1_inst/clocking_1_inst/sclk_active_reg
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    14.278 r  FPGA1_inst/clocking_1_inst/sclk_active_reg_BUFG_collapsed_inst/O
                         net (fo=41, routed)          1.441    15.719    FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/CLK_SPI_O
    SLICE_X9Y8           FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/nxt_data_reg[7]/C
                         clock pessimism              0.455    16.174    
                         clock uncertainty           -0.073    16.102    
    SLICE_X9Y8           FDRE (Setup_fdre_C_D)       -0.062    16.040    FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/nxt_data_reg[7]
  -------------------------------------------------------------------
                         required time                         16.040    
                         arrival time                          -9.422    
  -------------------------------------------------------------------
                         slack                                  6.618    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/bitcnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by FPGA1_inst_n_10  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/bitcnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by FPGA1_inst_n_10  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             FPGA1_inst_n_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FPGA1_inst_n_10 rise@0.000ns - FPGA1_inst_n_10 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.190ns (51.646%)  route 0.178ns (48.354%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.459ns
    Source Clock Delay      (SCD):    1.853ns
    Clock Pessimism Removal (CPR):    0.605ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA1_inst_n_10 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.523     0.730    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.780 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0
                         net (fo=1, routed)           0.485     1.265    FPGA1_inst/clocking_1_inst/sclk_active_reg
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.291 r  FPGA1_inst/clocking_1_inst/sclk_active_reg_BUFG_collapsed_inst/O
                         net (fo=41, routed)          0.563     1.853    FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/CLK_SPI_O
    SLICE_X9Y6           FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/bitcnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y6           FDRE (Prop_fdre_C_Q)         0.141     1.994 r  FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/bitcnt_reg[3]/Q
                         net (fo=8, routed)           0.178     2.172    FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/bitcnt_reg__0[3]
    SLICE_X9Y6           LUT4 (Prop_lut4_I1_O)        0.049     2.221 r  FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/bitcnt[4]_i_2/O
                         net (fo=1, routed)           0.000     2.221    FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/p_0_in__1[4]
    SLICE_X9Y6           FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/bitcnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock FPGA1_inst_n_10 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.623     1.017    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.070 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0
                         net (fo=1, routed)           0.528     1.598    FPGA1_inst/clocking_1_inst/sclk_active_reg
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.627 r  FPGA1_inst/clocking_1_inst/sclk_active_reg_BUFG_collapsed_inst/O
                         net (fo=41, routed)          0.832     2.459    FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/CLK_SPI_O
    SLICE_X9Y6           FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/bitcnt_reg[4]/C
                         clock pessimism             -0.605     1.853    
    SLICE_X9Y6           FDRE (Hold_fdre_C_D)         0.107     1.960    FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/bitcnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.960    
                         arrival time                           2.221    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/bitcnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by FPGA1_inst_n_10  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/bitcnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by FPGA1_inst_n_10  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             FPGA1_inst_n_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FPGA1_inst_n_10 rise@0.000ns - FPGA1_inst_n_10 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.186ns (51.115%)  route 0.178ns (48.885%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.459ns
    Source Clock Delay      (SCD):    1.853ns
    Clock Pessimism Removal (CPR):    0.605ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA1_inst_n_10 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.523     0.730    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.780 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0
                         net (fo=1, routed)           0.485     1.265    FPGA1_inst/clocking_1_inst/sclk_active_reg
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.291 r  FPGA1_inst/clocking_1_inst/sclk_active_reg_BUFG_collapsed_inst/O
                         net (fo=41, routed)          0.563     1.853    FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/CLK_SPI_O
    SLICE_X9Y6           FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/bitcnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y6           FDRE (Prop_fdre_C_Q)         0.141     1.994 r  FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/bitcnt_reg[3]/Q
                         net (fo=8, routed)           0.178     2.172    FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/bitcnt_reg__0[3]
    SLICE_X9Y6           LUT3 (Prop_lut3_I0_O)        0.045     2.217 r  FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/bitcnt[3]_i_1/O
                         net (fo=1, routed)           0.000     2.217    FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/p_0_in__1[3]
    SLICE_X9Y6           FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/bitcnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock FPGA1_inst_n_10 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.623     1.017    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.070 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0
                         net (fo=1, routed)           0.528     1.598    FPGA1_inst/clocking_1_inst/sclk_active_reg
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.627 r  FPGA1_inst/clocking_1_inst/sclk_active_reg_BUFG_collapsed_inst/O
                         net (fo=41, routed)          0.832     2.459    FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/CLK_SPI_O
    SLICE_X9Y6           FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/bitcnt_reg[3]/C
                         clock pessimism             -0.605     1.853    
    SLICE_X9Y6           FDRE (Hold_fdre_C_D)         0.092     1.945    FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/bitcnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.945    
                         arrival time                           2.217    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/bitcnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by FPGA1_inst_n_10  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/bitcnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by FPGA1_inst_n_10  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             FPGA1_inst_n_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FPGA1_inst_n_10 rise@0.000ns - FPGA1_inst_n_10 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.183ns (47.461%)  route 0.203ns (52.539%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.459ns
    Source Clock Delay      (SCD):    1.853ns
    Clock Pessimism Removal (CPR):    0.605ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA1_inst_n_10 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.523     0.730    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.780 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0
                         net (fo=1, routed)           0.485     1.265    FPGA1_inst/clocking_1_inst/sclk_active_reg
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.291 r  FPGA1_inst/clocking_1_inst/sclk_active_reg_BUFG_collapsed_inst/O
                         net (fo=41, routed)          0.563     1.853    FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/CLK_SPI_O
    SLICE_X9Y6           FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/bitcnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y6           FDRE (Prop_fdre_C_Q)         0.141     1.994 r  FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/bitcnt_reg[1]/Q
                         net (fo=14, routed)          0.203     2.197    FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/bitcnt_reg__0[1]
    SLICE_X9Y6           LUT2 (Prop_lut2_I0_O)        0.042     2.239 r  FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/bitcnt[2]_i_1__0/O
                         net (fo=1, routed)           0.000     2.239    FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/p_0_in__1[2]
    SLICE_X9Y6           FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/bitcnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock FPGA1_inst_n_10 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.623     1.017    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.070 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0
                         net (fo=1, routed)           0.528     1.598    FPGA1_inst/clocking_1_inst/sclk_active_reg
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.627 r  FPGA1_inst/clocking_1_inst/sclk_active_reg_BUFG_collapsed_inst/O
                         net (fo=41, routed)          0.832     2.459    FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/CLK_SPI_O
    SLICE_X9Y6           FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/bitcnt_reg[2]/C
                         clock pessimism             -0.605     1.853    
    SLICE_X9Y6           FDRE (Hold_fdre_C_D)         0.107     1.960    FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/bitcnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.960    
                         arrival time                           2.239    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/sclk_active_reg/C
                            (rising edge-triggered cell FDRE clocked by FPGA1_inst_n_10  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/sclk_active_reg/D
                            (rising edge-triggered cell FDRE clocked by FPGA1_inst_n_10  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             FPGA1_inst_n_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FPGA1_inst_n_10 rise@0.000ns - FPGA1_inst_n_10 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.186ns (50.311%)  route 0.184ns (49.689%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.458ns
    Source Clock Delay      (SCD):    1.851ns
    Clock Pessimism Removal (CPR):    0.606ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA1_inst_n_10 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.523     0.730    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.780 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0
                         net (fo=1, routed)           0.485     1.265    FPGA1_inst/clocking_1_inst/sclk_active_reg
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.291 r  FPGA1_inst/clocking_1_inst/sclk_active_reg_BUFG_collapsed_inst/O
                         net (fo=41, routed)          0.561     1.851    FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/CLK_SPI_O
    SLICE_X20Y7          FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/sclk_active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y7          FDRE (Prop_fdre_C_Q)         0.141     1.992 r  FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/sclk_active_reg/Q
                         net (fo=2, routed)           0.184     2.176    FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/sclk_active
    SLICE_X20Y7          LUT3 (Prop_lut3_I0_O)        0.045     2.221 r  FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/sclk_active_i_1/O
                         net (fo=1, routed)           0.000     2.221    FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/sclk_active_i_1_n_0
    SLICE_X20Y7          FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/sclk_active_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock FPGA1_inst_n_10 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.623     1.017    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.070 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0
                         net (fo=1, routed)           0.528     1.598    FPGA1_inst/clocking_1_inst/sclk_active_reg
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.627 r  FPGA1_inst/clocking_1_inst/sclk_active_reg_BUFG_collapsed_inst/O
                         net (fo=41, routed)          0.831     2.458    FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/CLK_SPI_O
    SLICE_X20Y7          FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/sclk_active_reg/C
                         clock pessimism             -0.606     1.851    
    SLICE_X20Y7          FDRE (Hold_fdre_C_D)         0.091     1.942    FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/sclk_active_reg
  -------------------------------------------------------------------
                         required time                         -1.942    
                         arrival time                           2.221    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/bitcnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by FPGA1_inst_n_10  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/bitcnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by FPGA1_inst_n_10  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             FPGA1_inst_n_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FPGA1_inst_n_10 rise@0.000ns - FPGA1_inst_n_10 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.186ns (47.866%)  route 0.203ns (52.134%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.459ns
    Source Clock Delay      (SCD):    1.853ns
    Clock Pessimism Removal (CPR):    0.605ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA1_inst_n_10 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.523     0.730    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.780 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0
                         net (fo=1, routed)           0.485     1.265    FPGA1_inst/clocking_1_inst/sclk_active_reg
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.291 r  FPGA1_inst/clocking_1_inst/sclk_active_reg_BUFG_collapsed_inst/O
                         net (fo=41, routed)          0.563     1.853    FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/CLK_SPI_O
    SLICE_X9Y6           FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/bitcnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y6           FDRE (Prop_fdre_C_Q)         0.141     1.994 f  FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/bitcnt_reg[1]/Q
                         net (fo=14, routed)          0.203     2.197    FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/bitcnt_reg__0[1]
    SLICE_X9Y6           LUT1 (Prop_lut1_I0_O)        0.045     2.242 r  FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/bitcnt[1]_i_1/O
                         net (fo=1, routed)           0.000     2.242    FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/p_0_in__1[1]
    SLICE_X9Y6           FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/bitcnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock FPGA1_inst_n_10 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.623     1.017    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.070 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0
                         net (fo=1, routed)           0.528     1.598    FPGA1_inst/clocking_1_inst/sclk_active_reg
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.627 r  FPGA1_inst/clocking_1_inst/sclk_active_reg_BUFG_collapsed_inst/O
                         net (fo=41, routed)          0.832     2.459    FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/CLK_SPI_O
    SLICE_X9Y6           FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/bitcnt_reg[1]/C
                         clock pessimism             -0.605     1.853    
    SLICE_X9Y6           FDRE (Hold_fdre_C_D)         0.091     1.944    FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/bitcnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.944    
                         arrival time                           2.242    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.386ns  (arrival time - required time)
  Source:                 FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/bitcnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by FPGA1_inst_n_10  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/D2_reg/D
                            (rising edge-triggered cell FDRE clocked by FPGA1_inst_n_10  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             FPGA1_inst_n_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FPGA1_inst_n_10 rise@0.000ns - FPGA1_inst_n_10 rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.226ns (45.845%)  route 0.267ns (54.155%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.458ns
    Source Clock Delay      (SCD):    1.853ns
    Clock Pessimism Removal (CPR):    0.589ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA1_inst_n_10 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.523     0.730    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.780 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0
                         net (fo=1, routed)           0.485     1.265    FPGA1_inst/clocking_1_inst/sclk_active_reg
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.291 r  FPGA1_inst/clocking_1_inst/sclk_active_reg_BUFG_collapsed_inst/O
                         net (fo=41, routed)          0.563     1.853    FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/CLK_SPI_O
    SLICE_X9Y6           FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/bitcnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y6           FDRE (Prop_fdre_C_Q)         0.128     1.981 r  FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/bitcnt_reg[4]/Q
                         net (fo=5, routed)           0.267     2.248    FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/bitcnt_reg__0[4]
    SLICE_X9Y7           LUT6 (Prop_lut6_I1_O)        0.098     2.346 r  FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/D2_i_1/O
                         net (fo=1, routed)           0.000     2.346    FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/D2_i_1_n_0
    SLICE_X9Y7           FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/D2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock FPGA1_inst_n_10 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.623     1.017    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.070 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0
                         net (fo=1, routed)           0.528     1.598    FPGA1_inst/clocking_1_inst/sclk_active_reg
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.627 r  FPGA1_inst/clocking_1_inst/sclk_active_reg_BUFG_collapsed_inst/O
                         net (fo=41, routed)          0.831     2.458    FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/CLK_SPI_O
    SLICE_X9Y7           FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/D2_reg/C
                         clock pessimism             -0.589     1.868    
    SLICE_X9Y7           FDRE (Hold_fdre_C_D)         0.092     1.960    FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/D2_reg
  -------------------------------------------------------------------
                         required time                         -1.960    
                         arrival time                           2.346    
  -------------------------------------------------------------------
                         slack                                  0.386    

Slack (MET) :             0.395ns  (arrival time - required time)
  Source:                 FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/bitcnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by FPGA1_inst_n_10  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/D1_reg/D
                            (rising edge-triggered cell FDRE clocked by FPGA1_inst_n_10  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             FPGA1_inst_n_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FPGA1_inst_n_10 rise@0.000ns - FPGA1_inst_n_10 rise@0.000ns)
  Data Path Delay:        0.502ns  (logic 0.186ns (37.061%)  route 0.316ns (62.939%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.458ns
    Source Clock Delay      (SCD):    1.853ns
    Clock Pessimism Removal (CPR):    0.589ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA1_inst_n_10 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.523     0.730    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.780 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0
                         net (fo=1, routed)           0.485     1.265    FPGA1_inst/clocking_1_inst/sclk_active_reg
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.291 r  FPGA1_inst/clocking_1_inst/sclk_active_reg_BUFG_collapsed_inst/O
                         net (fo=41, routed)          0.563     1.853    FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/CLK_SPI_O
    SLICE_X9Y6           FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/bitcnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y6           FDRE (Prop_fdre_C_Q)         0.141     1.994 r  FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/bitcnt_reg[3]/Q
                         net (fo=8, routed)           0.316     2.310    FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/bitcnt_reg__0[3]
    SLICE_X9Y7           LUT6 (Prop_lut6_I3_O)        0.045     2.355 r  FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/D1_i_1/O
                         net (fo=1, routed)           0.000     2.355    FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/D1_i_1_n_0
    SLICE_X9Y7           FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/D1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock FPGA1_inst_n_10 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.623     1.017    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.070 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0
                         net (fo=1, routed)           0.528     1.598    FPGA1_inst/clocking_1_inst/sclk_active_reg
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.627 r  FPGA1_inst/clocking_1_inst/sclk_active_reg_BUFG_collapsed_inst/O
                         net (fo=41, routed)          0.831     2.458    FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/CLK_SPI_O
    SLICE_X9Y7           FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/D1_reg/C
                         clock pessimism             -0.589     1.868    
    SLICE_X9Y7           FDRE (Hold_fdre_C_D)         0.092     1.960    FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/D1_reg
  -------------------------------------------------------------------
                         required time                         -1.960    
                         arrival time                           2.355    
  -------------------------------------------------------------------
                         slack                                  0.395    

Slack (MET) :             0.459ns  (arrival time - required time)
  Source:                 FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/bitcnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by FPGA1_inst_n_10  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/bitcnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by FPGA1_inst_n_10  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             FPGA1_inst_n_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FPGA1_inst_n_10 rise@0.000ns - FPGA1_inst_n_10 rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.186ns (42.211%)  route 0.255ns (57.789%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.459ns
    Source Clock Delay      (SCD):    1.853ns
    Clock Pessimism Removal (CPR):    0.605ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA1_inst_n_10 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.523     0.730    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.780 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0
                         net (fo=1, routed)           0.485     1.265    FPGA1_inst/clocking_1_inst/sclk_active_reg
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.291 r  FPGA1_inst/clocking_1_inst/sclk_active_reg_BUFG_collapsed_inst/O
                         net (fo=41, routed)          0.563     1.853    FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/CLK_SPI_O
    SLICE_X9Y6           FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/bitcnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y6           FDRE (Prop_fdre_C_Q)         0.141     1.994 r  FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/bitcnt_reg[3]/Q
                         net (fo=8, routed)           0.075     2.070    FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/bitcnt_reg__0[3]
    SLICE_X8Y6           LUT6 (Prop_lut6_I2_O)        0.045     2.115 r  FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/bitcnt[4]_i_1/O
                         net (fo=4, routed)           0.180     2.294    FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/bitcnt[4]_i_1_n_0
    SLICE_X9Y6           FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/bitcnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock FPGA1_inst_n_10 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.623     1.017    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.070 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0
                         net (fo=1, routed)           0.528     1.598    FPGA1_inst/clocking_1_inst/sclk_active_reg
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.627 r  FPGA1_inst/clocking_1_inst/sclk_active_reg_BUFG_collapsed_inst/O
                         net (fo=41, routed)          0.832     2.459    FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/CLK_SPI_O
    SLICE_X9Y6           FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/bitcnt_reg[1]/C
                         clock pessimism             -0.605     1.853    
    SLICE_X9Y6           FDRE (Hold_fdre_C_R)        -0.018     1.835    FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/bitcnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.835    
                         arrival time                           2.294    
  -------------------------------------------------------------------
                         slack                                  0.459    

Slack (MET) :             0.459ns  (arrival time - required time)
  Source:                 FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/bitcnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by FPGA1_inst_n_10  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/bitcnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by FPGA1_inst_n_10  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             FPGA1_inst_n_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FPGA1_inst_n_10 rise@0.000ns - FPGA1_inst_n_10 rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.186ns (42.211%)  route 0.255ns (57.789%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.459ns
    Source Clock Delay      (SCD):    1.853ns
    Clock Pessimism Removal (CPR):    0.605ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA1_inst_n_10 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.523     0.730    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.780 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0
                         net (fo=1, routed)           0.485     1.265    FPGA1_inst/clocking_1_inst/sclk_active_reg
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.291 r  FPGA1_inst/clocking_1_inst/sclk_active_reg_BUFG_collapsed_inst/O
                         net (fo=41, routed)          0.563     1.853    FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/CLK_SPI_O
    SLICE_X9Y6           FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/bitcnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y6           FDRE (Prop_fdre_C_Q)         0.141     1.994 r  FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/bitcnt_reg[3]/Q
                         net (fo=8, routed)           0.075     2.070    FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/bitcnt_reg__0[3]
    SLICE_X8Y6           LUT6 (Prop_lut6_I2_O)        0.045     2.115 r  FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/bitcnt[4]_i_1/O
                         net (fo=4, routed)           0.180     2.294    FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/bitcnt[4]_i_1_n_0
    SLICE_X9Y6           FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/bitcnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock FPGA1_inst_n_10 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.623     1.017    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.070 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0
                         net (fo=1, routed)           0.528     1.598    FPGA1_inst/clocking_1_inst/sclk_active_reg
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.627 r  FPGA1_inst/clocking_1_inst/sclk_active_reg_BUFG_collapsed_inst/O
                         net (fo=41, routed)          0.832     2.459    FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/CLK_SPI_O
    SLICE_X9Y6           FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/bitcnt_reg[2]/C
                         clock pessimism             -0.605     1.853    
    SLICE_X9Y6           FDRE (Hold_fdre_C_R)        -0.018     1.835    FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/bitcnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.835    
                         arrival time                           2.294    
  -------------------------------------------------------------------
                         slack                                  0.459    

Slack (MET) :             0.459ns  (arrival time - required time)
  Source:                 FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/bitcnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by FPGA1_inst_n_10  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/bitcnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by FPGA1_inst_n_10  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             FPGA1_inst_n_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FPGA1_inst_n_10 rise@0.000ns - FPGA1_inst_n_10 rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.186ns (42.211%)  route 0.255ns (57.789%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.459ns
    Source Clock Delay      (SCD):    1.853ns
    Clock Pessimism Removal (CPR):    0.605ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA1_inst_n_10 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.523     0.730    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.780 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0
                         net (fo=1, routed)           0.485     1.265    FPGA1_inst/clocking_1_inst/sclk_active_reg
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.291 r  FPGA1_inst/clocking_1_inst/sclk_active_reg_BUFG_collapsed_inst/O
                         net (fo=41, routed)          0.563     1.853    FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/CLK_SPI_O
    SLICE_X9Y6           FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/bitcnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y6           FDRE (Prop_fdre_C_Q)         0.141     1.994 r  FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/bitcnt_reg[3]/Q
                         net (fo=8, routed)           0.075     2.070    FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/bitcnt_reg__0[3]
    SLICE_X8Y6           LUT6 (Prop_lut6_I2_O)        0.045     2.115 r  FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/bitcnt[4]_i_1/O
                         net (fo=4, routed)           0.180     2.294    FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/bitcnt[4]_i_1_n_0
    SLICE_X9Y6           FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/bitcnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock FPGA1_inst_n_10 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.623     1.017    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.070 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0
                         net (fo=1, routed)           0.528     1.598    FPGA1_inst/clocking_1_inst/sclk_active_reg
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.627 r  FPGA1_inst/clocking_1_inst/sclk_active_reg_BUFG_collapsed_inst/O
                         net (fo=41, routed)          0.832     2.459    FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/CLK_SPI_O
    SLICE_X9Y6           FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/bitcnt_reg[3]/C
                         clock pessimism             -0.605     1.853    
    SLICE_X9Y6           FDRE (Hold_fdre_C_R)        -0.018     1.835    FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/bitcnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.835    
                         arrival time                           2.294    
  -------------------------------------------------------------------
                         slack                                  0.459    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         FPGA1_inst_n_10
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y1      FPGA1_inst/RAM_inst0/UNISIM_RAM0/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    FPGA1_inst/clocking_1_inst/sclk_active_reg_BUFG_collapsed_inst/I
Min Period        n/a     ODDR/C              n/a            1.474         10.000      8.526      OLOGIC_X1Y5      FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/ODDR_MOSI/C
Min Period        n/a     ODDR/C              n/a            1.474         10.000      8.526      OLOGIC_X1Y23     FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/ODDR_SCLK/C
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X9Y7       FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/D1_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X9Y7       FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/D2_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X9Y6       FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/bitcnt_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X9Y6       FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/bitcnt_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X9Y6       FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/bitcnt_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y7       FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/D1_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y7       FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/D2_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y6       FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/bitcnt_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y6       FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/bitcnt_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y6       FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/bitcnt_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y6       FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/bitcnt_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y5       FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/nxt_data_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y6       FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/nxt_data_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y9       FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/nxt_data_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y6       FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/nxt_data_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y9       FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/nxt_data_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y9       FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/nxt_data_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y9       FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/nxt_data_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y9       FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/nxt_data_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y9       FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/nxt_data_reg[24]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y10      FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/nxt_data_reg[25]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y9       FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/nxt_data_reg[26]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y10      FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/nxt_data_reg[27]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y9       FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/nxt_data_reg[28]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y10      FPGA1_inst/SpiTx/spi_tx_ddr_based_gen.spi_tx_ddr_based_inst/nxt_data_reg[29]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_A
  To Clock:  clk_A

Setup :            0  Failing Endpoints,  Worst Slack       54.361ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.115ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       30.720ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             54.361ns  (required time - arrival time)
  Source:                 FPGA1_inst/QLINK1/nxt_char_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_A  {rise@0.000ns fall@31.220ns period=62.439ns})
  Destination:            FPGA1_inst/QLINK1/nxt_enc_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_A  {rise@0.000ns fall@31.220ns period=62.439ns})
  Path Group:             clk_A
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.439ns  (clk_A rise@62.439ns - clk_A rise@0.000ns)
  Data Path Delay:        7.985ns  (logic 1.076ns (13.475%)  route 6.909ns (86.525%))
  Logic Levels:           5  (LUT2=1 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.721ns = ( 68.160 - 62.439 ) 
    Source Clock Delay      (SCD):    6.201ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_A rise edge)      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.360     2.799    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.887 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT1
                         net (fo=1, routed)           1.656     4.543    clk_A
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.639 r  clk_A_BUFG_inst/O
                         net (fo=177, routed)         1.562     6.201    FPGA1_inst/QLINK1/clk_A_BUFG
    SLICE_X16Y3          FDRE                                         r  FPGA1_inst/QLINK1/nxt_char_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y3          FDRE (Prop_fdre_C_Q)         0.456     6.657 f  FPGA1_inst/QLINK1/nxt_char_cnt_reg[1]/Q
                         net (fo=46, routed)          2.761     9.419    FPGA1_inst/QLINK1/char_cnt[1]
    SLICE_X17Y5          LUT2 (Prop_lut2_I1_O)        0.124     9.543 r  FPGA1_inst/QLINK1/nxt_enc_data[1]_i_8/O
                         net (fo=5, routed)           1.427    10.970    FPGA1_inst/QLINK1/nxt_enc_data[1]_i_8_n_0
    SLICE_X11Y6          LUT6 (Prop_lut6_I4_O)        0.124    11.094 r  FPGA1_inst/QLINK1/nxt_enc_data[1]_i_19/O
                         net (fo=1, routed)           0.784    11.877    FPGA1_inst/QLINK1/nxt_enc_data[1]_i_19_n_0
    SLICE_X13Y6          LUT6 (Prop_lut6_I0_O)        0.124    12.001 r  FPGA1_inst/QLINK1/nxt_enc_data[1]_i_14/O
                         net (fo=1, routed)           1.095    13.096    FPGA1_inst/QLINK1/nxt_enc_data[1]_i_14_n_0
    SLICE_X16Y6          LUT6 (Prop_lut6_I5_O)        0.124    13.220 r  FPGA1_inst/QLINK1/nxt_enc_data[1]_i_5/O
                         net (fo=1, routed)           0.843    14.063    FPGA1_inst/QLINK1/nxt_enc_data[1]_i_5_n_0
    SLICE_X17Y5          LUT6 (Prop_lut6_I4_O)        0.124    14.187 r  FPGA1_inst/QLINK1/nxt_enc_data[1]_i_1/O
                         net (fo=1, routed)           0.000    14.187    FPGA1_inst/QLINK1/nxt_enc_data[1]
    SLICE_X17Y5          FDRE                                         r  FPGA1_inst/QLINK1/nxt_enc_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_A rise edge)     62.439    62.439 r  
    L5                                                0.000    62.439 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.439    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.369    63.808 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.157    64.965    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    65.048 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT1
                         net (fo=1, routed)           1.578    66.626    clk_A
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    66.717 r  clk_A_BUFG_inst/O
                         net (fo=177, routed)         1.443    68.160    FPGA1_inst/QLINK1/clk_A_BUFG
    SLICE_X17Y5          FDRE                                         r  FPGA1_inst/QLINK1/nxt_enc_data_reg[1]/C
                         clock pessimism              0.455    68.615    
                         clock uncertainty           -0.096    68.519    
    SLICE_X17Y5          FDRE (Setup_fdre_C_D)        0.029    68.548    FPGA1_inst/QLINK1/nxt_enc_data_reg[1]
  -------------------------------------------------------------------
                         required time                         68.548    
                         arrival time                         -14.187    
  -------------------------------------------------------------------
                         slack                                 54.361    

Slack (MET) :             54.669ns  (required time - arrival time)
  Source:                 FPGA1_inst/QLINK1/DECODE/nxt_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_A  {rise@0.000ns fall@31.220ns period=62.439ns})
  Destination:            FPGA1_inst/QLINK1/data32_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_A  {rise@0.000ns fall@31.220ns period=62.439ns})
  Path Group:             clk_A
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.439ns  (clk_A rise@62.439ns - clk_A rise@0.000ns)
  Data Path Delay:        7.330ns  (logic 1.328ns (18.118%)  route 6.002ns (81.882%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.719ns = ( 68.158 - 62.439 ) 
    Source Clock Delay      (SCD):    6.197ns
    Clock Pessimism Removal (CPR):    0.369ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_A rise edge)      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.360     2.799    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.887 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT1
                         net (fo=1, routed)           1.656     4.543    clk_A
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.639 r  clk_A_BUFG_inst/O
                         net (fo=177, routed)         1.558     6.197    FPGA1_inst/QLINK1/DECODE/clk_A_BUFG
    SLICE_X16Y12         FDRE                                         r  FPGA1_inst/QLINK1/DECODE/nxt_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y12         FDRE (Prop_fdre_C_Q)         0.456     6.653 f  FPGA1_inst/QLINK1/DECODE/nxt_data_reg[3]/Q
                         net (fo=13, routed)          1.738     8.391    FPGA1_inst/QLINK1/DECODE/dec_data[3]
    SLICE_X14Y12         LUT6 (Prop_lut6_I2_O)        0.124     8.515 f  FPGA1_inst/QLINK1/DECODE/FSM_onehot_rx_state[1]_i_2/O
                         net (fo=3, routed)           1.425     9.940    FPGA1_inst/QLINK1/DECODE/FSM_onehot_rx_state[1]_i_2_n_0
    SLICE_X14Y10         LUT4 (Prop_lut4_I2_O)        0.148    10.088 f  FPGA1_inst/QLINK1/DECODE/adr[6]_i_2/O
                         net (fo=11, routed)          0.367    10.455    FPGA1_inst/QLINK1/DECODE/adr[6]_i_2_n_0
    SLICE_X14Y12         LUT6 (Prop_lut6_I0_O)        0.328    10.783 f  FPGA1_inst/QLINK1/DECODE/FSM_onehot_rx_state[17]_i_2/O
                         net (fo=34, routed)          0.677    11.461    FPGA1_inst/QLINK1/DECODE/FSM_onehot_rx_state[17]_i_2_n_0
    SLICE_X15Y10         LUT6 (Prop_lut6_I4_O)        0.124    11.585 f  FPGA1_inst/QLINK1/DECODE/adr[4]_i_2/O
                         net (fo=10, routed)          1.165    12.750    FPGA1_inst/QLINK1/DECODE/adr[4]_i_2_n_0
    SLICE_X10Y8          LUT3 (Prop_lut3_I0_O)        0.148    12.898 r  FPGA1_inst/QLINK1/DECODE/data32[4]_i_1/O
                         net (fo=1, routed)           0.629    13.527    FPGA1_inst/QLINK1/DECODE_n_45
    SLICE_X8Y8           FDRE                                         r  FPGA1_inst/QLINK1/data32_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_A rise edge)     62.439    62.439 r  
    L5                                                0.000    62.439 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.439    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.369    63.808 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.157    64.965    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    65.048 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT1
                         net (fo=1, routed)           1.578    66.626    clk_A
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    66.717 r  clk_A_BUFG_inst/O
                         net (fo=177, routed)         1.441    68.158    FPGA1_inst/QLINK1/clk_A_BUFG
    SLICE_X8Y8           FDRE                                         r  FPGA1_inst/QLINK1/data32_reg[4]/C
                         clock pessimism              0.369    68.527    
                         clock uncertainty           -0.096    68.431    
    SLICE_X8Y8           FDRE (Setup_fdre_C_D)       -0.235    68.196    FPGA1_inst/QLINK1/data32_reg[4]
  -------------------------------------------------------------------
                         required time                         68.196    
                         arrival time                         -13.527    
  -------------------------------------------------------------------
                         slack                                 54.669    

Slack (MET) :             54.679ns  (required time - arrival time)
  Source:                 FPGA1_inst/QLINK1/DECODE/nxt_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_A  {rise@0.000ns fall@31.220ns period=62.439ns})
  Destination:            FPGA1_inst/QLINK1/data32_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_A  {rise@0.000ns fall@31.220ns period=62.439ns})
  Path Group:             clk_A
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.439ns  (clk_A rise@62.439ns - clk_A rise@0.000ns)
  Data Path Delay:        7.333ns  (logic 1.330ns (18.136%)  route 6.003ns (81.864%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.718ns = ( 68.157 - 62.439 ) 
    Source Clock Delay      (SCD):    6.197ns
    Clock Pessimism Removal (CPR):    0.369ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_A rise edge)      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.360     2.799    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.887 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT1
                         net (fo=1, routed)           1.656     4.543    clk_A
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.639 r  clk_A_BUFG_inst/O
                         net (fo=177, routed)         1.558     6.197    FPGA1_inst/QLINK1/DECODE/clk_A_BUFG
    SLICE_X16Y12         FDRE                                         r  FPGA1_inst/QLINK1/DECODE/nxt_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y12         FDRE (Prop_fdre_C_Q)         0.456     6.653 f  FPGA1_inst/QLINK1/DECODE/nxt_data_reg[3]/Q
                         net (fo=13, routed)          1.738     8.391    FPGA1_inst/QLINK1/DECODE/dec_data[3]
    SLICE_X14Y12         LUT6 (Prop_lut6_I2_O)        0.124     8.515 f  FPGA1_inst/QLINK1/DECODE/FSM_onehot_rx_state[1]_i_2/O
                         net (fo=3, routed)           1.425     9.940    FPGA1_inst/QLINK1/DECODE/FSM_onehot_rx_state[1]_i_2_n_0
    SLICE_X14Y10         LUT4 (Prop_lut4_I2_O)        0.148    10.088 f  FPGA1_inst/QLINK1/DECODE/adr[6]_i_2/O
                         net (fo=11, routed)          0.367    10.455    FPGA1_inst/QLINK1/DECODE/adr[6]_i_2_n_0
    SLICE_X14Y12         LUT6 (Prop_lut6_I0_O)        0.328    10.783 f  FPGA1_inst/QLINK1/DECODE/FSM_onehot_rx_state[17]_i_2/O
                         net (fo=34, routed)          0.677    11.461    FPGA1_inst/QLINK1/DECODE/FSM_onehot_rx_state[17]_i_2_n_0
    SLICE_X15Y10         LUT6 (Prop_lut6_I4_O)        0.124    11.585 f  FPGA1_inst/QLINK1/DECODE/adr[4]_i_2/O
                         net (fo=10, routed)          1.272    12.857    FPGA1_inst/QLINK1/DECODE/adr[4]_i_2_n_0
    SLICE_X8Y11          LUT3 (Prop_lut3_I0_O)        0.150    13.007 r  FPGA1_inst/QLINK1/DECODE/data32[28]_i_1/O
                         net (fo=1, routed)           0.524    13.531    FPGA1_inst/QLINK1/DECODE_n_21
    SLICE_X8Y10          FDRE                                         r  FPGA1_inst/QLINK1/data32_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_A rise edge)     62.439    62.439 r  
    L5                                                0.000    62.439 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.439    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.369    63.808 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.157    64.965    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    65.048 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT1
                         net (fo=1, routed)           1.578    66.626    clk_A
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    66.717 r  clk_A_BUFG_inst/O
                         net (fo=177, routed)         1.440    68.157    FPGA1_inst/QLINK1/clk_A_BUFG
    SLICE_X8Y10          FDRE                                         r  FPGA1_inst/QLINK1/data32_reg[28]/C
                         clock pessimism              0.369    68.526    
                         clock uncertainty           -0.096    68.430    
    SLICE_X8Y10          FDRE (Setup_fdre_C_D)       -0.220    68.210    FPGA1_inst/QLINK1/data32_reg[28]
  -------------------------------------------------------------------
                         required time                         68.210    
                         arrival time                         -13.531    
  -------------------------------------------------------------------
                         slack                                 54.679    

Slack (MET) :             54.899ns  (required time - arrival time)
  Source:                 FPGA1_inst/QLINK1/DECODE/nxt_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_A  {rise@0.000ns fall@31.220ns period=62.439ns})
  Destination:            FPGA1_inst/QLINK1/data32_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_A  {rise@0.000ns fall@31.220ns period=62.439ns})
  Path Group:             clk_A
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.439ns  (clk_A rise@62.439ns - clk_A rise@0.000ns)
  Data Path Delay:        7.089ns  (logic 1.330ns (18.762%)  route 5.759ns (81.238%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.720ns = ( 68.159 - 62.439 ) 
    Source Clock Delay      (SCD):    6.197ns
    Clock Pessimism Removal (CPR):    0.369ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_A rise edge)      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.360     2.799    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.887 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT1
                         net (fo=1, routed)           1.656     4.543    clk_A
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.639 r  clk_A_BUFG_inst/O
                         net (fo=177, routed)         1.558     6.197    FPGA1_inst/QLINK1/DECODE/clk_A_BUFG
    SLICE_X16Y12         FDRE                                         r  FPGA1_inst/QLINK1/DECODE/nxt_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y12         FDRE (Prop_fdre_C_Q)         0.456     6.653 f  FPGA1_inst/QLINK1/DECODE/nxt_data_reg[3]/Q
                         net (fo=13, routed)          1.738     8.391    FPGA1_inst/QLINK1/DECODE/dec_data[3]
    SLICE_X14Y12         LUT6 (Prop_lut6_I2_O)        0.124     8.515 f  FPGA1_inst/QLINK1/DECODE/FSM_onehot_rx_state[1]_i_2/O
                         net (fo=3, routed)           1.425     9.940    FPGA1_inst/QLINK1/DECODE/FSM_onehot_rx_state[1]_i_2_n_0
    SLICE_X14Y10         LUT4 (Prop_lut4_I2_O)        0.148    10.088 f  FPGA1_inst/QLINK1/DECODE/adr[6]_i_2/O
                         net (fo=11, routed)          0.367    10.455    FPGA1_inst/QLINK1/DECODE/adr[6]_i_2_n_0
    SLICE_X14Y12         LUT6 (Prop_lut6_I0_O)        0.328    10.783 f  FPGA1_inst/QLINK1/DECODE/FSM_onehot_rx_state[17]_i_2/O
                         net (fo=34, routed)          0.677    11.461    FPGA1_inst/QLINK1/DECODE/FSM_onehot_rx_state[17]_i_2_n_0
    SLICE_X15Y10         LUT6 (Prop_lut6_I4_O)        0.124    11.585 f  FPGA1_inst/QLINK1/DECODE/adr[4]_i_2/O
                         net (fo=10, routed)          1.077    12.662    FPGA1_inst/QLINK1/DECODE/adr[4]_i_2_n_0
    SLICE_X11Y8          LUT3 (Prop_lut3_I0_O)        0.150    12.812 r  FPGA1_inst/QLINK1/DECODE/data32[24]_i_1/O
                         net (fo=1, routed)           0.475    13.286    FPGA1_inst/QLINK1/DECODE_n_25
    SLICE_X10Y7          FDRE                                         r  FPGA1_inst/QLINK1/data32_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_A rise edge)     62.439    62.439 r  
    L5                                                0.000    62.439 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.439    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.369    63.808 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.157    64.965    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    65.048 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT1
                         net (fo=1, routed)           1.578    66.626    clk_A
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    66.717 r  clk_A_BUFG_inst/O
                         net (fo=177, routed)         1.442    68.159    FPGA1_inst/QLINK1/clk_A_BUFG
    SLICE_X10Y7          FDRE                                         r  FPGA1_inst/QLINK1/data32_reg[24]/C
                         clock pessimism              0.369    68.528    
                         clock uncertainty           -0.096    68.432    
    SLICE_X10Y7          FDRE (Setup_fdre_C_D)       -0.247    68.185    FPGA1_inst/QLINK1/data32_reg[24]
  -------------------------------------------------------------------
                         required time                         68.185    
                         arrival time                         -13.286    
  -------------------------------------------------------------------
                         slack                                 54.899    

Slack (MET) :             55.023ns  (required time - arrival time)
  Source:                 FPGA1_inst/QLINK1/nxt_char_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_A  {rise@0.000ns fall@31.220ns period=62.439ns})
  Destination:            FPGA1_inst/QLINK1/nxt_enc_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_A  {rise@0.000ns fall@31.220ns period=62.439ns})
  Path Group:             clk_A
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.439ns  (clk_A rise@62.439ns - clk_A rise@0.000ns)
  Data Path Delay:        7.327ns  (logic 1.200ns (16.378%)  route 6.127ns (83.622%))
  Logic Levels:           6  (LUT5=1 LUT6=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.722ns = ( 68.161 - 62.439 ) 
    Source Clock Delay      (SCD):    6.201ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_A rise edge)      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.360     2.799    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.887 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT1
                         net (fo=1, routed)           1.656     4.543    clk_A
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.639 r  clk_A_BUFG_inst/O
                         net (fo=177, routed)         1.562     6.201    FPGA1_inst/QLINK1/clk_A_BUFG
    SLICE_X16Y3          FDRE                                         r  FPGA1_inst/QLINK1/nxt_char_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y3          FDRE (Prop_fdre_C_Q)         0.456     6.657 r  FPGA1_inst/QLINK1/nxt_char_cnt_reg[1]/Q
                         net (fo=46, routed)          2.818     9.475    FPGA1_inst/QLINK1/char_cnt[1]
    SLICE_X10Y6          LUT6 (Prop_lut6_I3_O)        0.124     9.599 r  FPGA1_inst/QLINK1/nxt_enc_data[2]_i_23/O
                         net (fo=1, routed)           0.282     9.881    FPGA1_inst/QLINK1/nxt_enc_data[2]_i_23_n_0
    SLICE_X10Y6          LUT6 (Prop_lut6_I5_O)        0.124    10.005 r  FPGA1_inst/QLINK1/nxt_enc_data[2]_i_21/O
                         net (fo=1, routed)           1.044    11.049    FPGA1_inst/QLINK1/nxt_enc_data[2]_i_21_n_0
    SLICE_X12Y6          LUT6 (Prop_lut6_I5_O)        0.124    11.173 r  FPGA1_inst/QLINK1/nxt_enc_data[2]_i_13/O
                         net (fo=1, routed)           0.475    11.648    FPGA1_inst/QLINK1/nxt_enc_data[2]_i_13_n_0
    SLICE_X12Y7          LUT6 (Prop_lut6_I0_O)        0.124    11.772 r  FPGA1_inst/QLINK1/nxt_enc_data[2]_i_8/O
                         net (fo=1, routed)           0.613    12.385    FPGA1_inst/QLINK1/nxt_enc_data[2]_i_8_n_0
    SLICE_X14Y6          LUT6 (Prop_lut6_I1_O)        0.124    12.509 r  FPGA1_inst/QLINK1/nxt_enc_data[2]_i_4/O
                         net (fo=1, routed)           0.896    13.405    FPGA1_inst/QLINK1/nxt_enc_data[2]_i_4_n_0
    SLICE_X17Y2          LUT5 (Prop_lut5_I4_O)        0.124    13.529 r  FPGA1_inst/QLINK1/nxt_enc_data[2]_i_1/O
                         net (fo=1, routed)           0.000    13.529    FPGA1_inst/QLINK1/nxt_enc_data[2]
    SLICE_X17Y2          FDRE                                         r  FPGA1_inst/QLINK1/nxt_enc_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_A rise edge)     62.439    62.439 r  
    L5                                                0.000    62.439 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.439    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.369    63.808 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.157    64.965    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    65.048 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT1
                         net (fo=1, routed)           1.578    66.626    clk_A
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    66.717 r  clk_A_BUFG_inst/O
                         net (fo=177, routed)         1.444    68.161    FPGA1_inst/QLINK1/clk_A_BUFG
    SLICE_X17Y2          FDRE                                         r  FPGA1_inst/QLINK1/nxt_enc_data_reg[2]/C
                         clock pessimism              0.455    68.616    
                         clock uncertainty           -0.096    68.520    
    SLICE_X17Y2          FDRE (Setup_fdre_C_D)        0.031    68.551    FPGA1_inst/QLINK1/nxt_enc_data_reg[2]
  -------------------------------------------------------------------
                         required time                         68.551    
                         arrival time                         -13.529    
  -------------------------------------------------------------------
                         slack                                 55.023    

Slack (MET) :             55.079ns  (required time - arrival time)
  Source:                 FPGA1_inst/QLINK1/nxt_char_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_A  {rise@0.000ns fall@31.220ns period=62.439ns})
  Destination:            FPGA1_inst/QLINK1/nxt_enc_data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_A  {rise@0.000ns fall@31.220ns period=62.439ns})
  Path Group:             clk_A
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.439ns  (clk_A rise@62.439ns - clk_A rise@0.000ns)
  Data Path Delay:        7.191ns  (logic 1.076ns (14.963%)  route 6.115ns (85.037%))
  Logic Levels:           5  (LUT5=2 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.721ns = ( 68.160 - 62.439 ) 
    Source Clock Delay      (SCD):    6.201ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_A rise edge)      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.360     2.799    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.887 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT1
                         net (fo=1, routed)           1.656     4.543    clk_A
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.639 r  clk_A_BUFG_inst/O
                         net (fo=177, routed)         1.562     6.201    FPGA1_inst/QLINK1/clk_A_BUFG
    SLICE_X16Y3          FDRE                                         r  FPGA1_inst/QLINK1/nxt_char_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y3          FDRE (Prop_fdre_C_Q)         0.456     6.657 r  FPGA1_inst/QLINK1/nxt_char_cnt_reg[1]/Q
                         net (fo=46, routed)          3.025     9.682    FPGA1_inst/QLINK1/char_cnt[1]
    SLICE_X16Y2          LUT5 (Prop_lut5_I1_O)        0.124     9.806 r  FPGA1_inst/QLINK1/nxt_enc_data[3]_i_13/O
                         net (fo=1, routed)           0.583    10.390    FPGA1_inst/QLINK1/nxt_enc_data[3]_i_13_n_0
    SLICE_X15Y2          LUT6 (Prop_lut6_I5_O)        0.124    10.514 r  FPGA1_inst/QLINK1/nxt_enc_data[3]_i_8/O
                         net (fo=1, routed)           1.098    11.612    FPGA1_inst/QLINK1/nxt_enc_data[3]_i_8_n_0
    SLICE_X16Y3          LUT6 (Prop_lut6_I5_O)        0.124    11.736 r  FPGA1_inst/QLINK1/nxt_enc_data[3]_i_5/O
                         net (fo=1, routed)           0.280    12.016    FPGA1_inst/QLINK1/nxt_enc_data[3]_i_5_n_0
    SLICE_X16Y3          LUT6 (Prop_lut6_I5_O)        0.124    12.140 r  FPGA1_inst/QLINK1/nxt_enc_data[3]_i_2/O
                         net (fo=1, routed)           0.488    12.628    FPGA1_inst/QLINK1/nxt_enc_data[3]_i_2_n_0
    SLICE_X16Y3          LUT5 (Prop_lut5_I0_O)        0.124    12.752 r  FPGA1_inst/QLINK1/nxt_enc_data[3]_i_1/O
                         net (fo=1, routed)           0.641    13.393    FPGA1_inst/QLINK1/nxt_enc_data[3]
    SLICE_X16Y4          FDRE                                         r  FPGA1_inst/QLINK1/nxt_enc_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_A rise edge)     62.439    62.439 r  
    L5                                                0.000    62.439 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.439    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.369    63.808 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.157    64.965    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    65.048 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT1
                         net (fo=1, routed)           1.578    66.626    clk_A
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    66.717 r  clk_A_BUFG_inst/O
                         net (fo=177, routed)         1.443    68.160    FPGA1_inst/QLINK1/clk_A_BUFG
    SLICE_X16Y4          FDRE                                         r  FPGA1_inst/QLINK1/nxt_enc_data_reg[3]/C
                         clock pessimism              0.455    68.615    
                         clock uncertainty           -0.096    68.519    
    SLICE_X16Y4          FDRE (Setup_fdre_C_D)       -0.047    68.472    FPGA1_inst/QLINK1/nxt_enc_data_reg[3]
  -------------------------------------------------------------------
                         required time                         68.472    
                         arrival time                         -13.393    
  -------------------------------------------------------------------
                         slack                                 55.079    

Slack (MET) :             55.107ns  (required time - arrival time)
  Source:                 FPGA1_inst/QLINK1/DECODE/nxt_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_A  {rise@0.000ns fall@31.220ns period=62.439ns})
  Destination:            FPGA1_inst/QLINK1/FSM_onehot_rx_state_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_A  {rise@0.000ns fall@31.220ns period=62.439ns})
  Path Group:             clk_A
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.439ns  (clk_A rise@62.439ns - clk_A rise@0.000ns)
  Data Path Delay:        6.867ns  (logic 1.454ns (21.175%)  route 5.413ns (78.825%))
  Logic Levels:           6  (LUT4=3 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.718ns = ( 68.157 - 62.439 ) 
    Source Clock Delay      (SCD):    6.196ns
    Clock Pessimism Removal (CPR):    0.369ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_A rise edge)      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.360     2.799    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.887 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT1
                         net (fo=1, routed)           1.656     4.543    clk_A
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.639 r  clk_A_BUFG_inst/O
                         net (fo=177, routed)         1.557     6.196    FPGA1_inst/QLINK1/DECODE/clk_A_BUFG
    SLICE_X17Y14         FDRE                                         r  FPGA1_inst/QLINK1/DECODE/nxt_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y14         FDRE (Prop_fdre_C_Q)         0.456     6.652 r  FPGA1_inst/QLINK1/DECODE/nxt_data_reg[6]/Q
                         net (fo=14, routed)          1.413     8.065    FPGA1_inst/QLINK1/DECODE/dec_data[6]
    SLICE_X15Y11         LUT4 (Prop_lut4_I1_O)        0.150     8.215 r  FPGA1_inst/QLINK1/DECODE/adr[6]_i_7/O
                         net (fo=2, routed)           0.602     8.818    FPGA1_inst/QLINK1/DECODE/adr[6]_i_7_n_0
    SLICE_X16Y11         LUT5 (Prop_lut5_I0_O)        0.326     9.144 r  FPGA1_inst/QLINK1/DECODE/adr[6]_i_13/O
                         net (fo=1, routed)           0.159     9.302    FPGA1_inst/QLINK1/DECODE/adr[6]_i_13_n_0
    SLICE_X16Y11         LUT6 (Prop_lut6_I5_O)        0.124     9.426 r  FPGA1_inst/QLINK1/DECODE/adr[6]_i_10/O
                         net (fo=2, routed)           0.173     9.600    FPGA1_inst/QLINK1/DECODE/adr[6]_i_10_n_0
    SLICE_X16Y11         LUT4 (Prop_lut4_I0_O)        0.124     9.724 r  FPGA1_inst/QLINK1/DECODE/adr[6]_i_5/O
                         net (fo=21, routed)          1.123    10.847    FPGA1_inst/QLINK1/DECODE/adr[6]_i_5_n_0
    SLICE_X14Y11         LUT5 (Prop_lut5_I4_O)        0.124    10.971 f  FPGA1_inst/QLINK1/DECODE/FSM_onehot_rx_state[17]_i_3/O
                         net (fo=33, routed)          1.139    12.110    FPGA1_inst/QLINK1/DECODE/FSM_onehot_rx_state[17]_i_3_n_0
    SLICE_X13Y9          LUT4 (Prop_lut4_I3_O)        0.150    12.260 r  FPGA1_inst/QLINK1/DECODE/FSM_onehot_rx_state[9]_i_1/O
                         net (fo=1, routed)           0.803    13.063    FPGA1_inst/QLINK1/DECODE_n_8
    SLICE_X13Y10         FDRE                                         r  FPGA1_inst/QLINK1/FSM_onehot_rx_state_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_A rise edge)     62.439    62.439 r  
    L5                                                0.000    62.439 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.439    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.369    63.808 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.157    64.965    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    65.048 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT1
                         net (fo=1, routed)           1.578    66.626    clk_A
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    66.717 r  clk_A_BUFG_inst/O
                         net (fo=177, routed)         1.440    68.157    FPGA1_inst/QLINK1/clk_A_BUFG
    SLICE_X13Y10         FDRE                                         r  FPGA1_inst/QLINK1/FSM_onehot_rx_state_reg[9]/C
                         clock pessimism              0.369    68.526    
                         clock uncertainty           -0.096    68.430    
    SLICE_X13Y10         FDRE (Setup_fdre_C_D)       -0.260    68.170    FPGA1_inst/QLINK1/FSM_onehot_rx_state_reg[9]
  -------------------------------------------------------------------
                         required time                         68.170    
                         arrival time                         -13.063    
  -------------------------------------------------------------------
                         slack                                 55.107    

Slack (MET) :             55.239ns  (required time - arrival time)
  Source:                 FPGA1_inst/QLINK1/DECODE/nxt_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_A  {rise@0.000ns fall@31.220ns period=62.439ns})
  Destination:            FPGA1_inst/QLINK1/data32_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_A  {rise@0.000ns fall@31.220ns period=62.439ns})
  Path Group:             clk_A
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.439ns  (clk_A rise@62.439ns - clk_A rise@0.000ns)
  Data Path Delay:        6.745ns  (logic 1.456ns (21.587%)  route 5.289ns (78.413%))
  Logic Levels:           6  (LUT3=1 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.717ns = ( 68.156 - 62.439 ) 
    Source Clock Delay      (SCD):    6.196ns
    Clock Pessimism Removal (CPR):    0.369ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_A rise edge)      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.360     2.799    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.887 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT1
                         net (fo=1, routed)           1.656     4.543    clk_A
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.639 r  clk_A_BUFG_inst/O
                         net (fo=177, routed)         1.557     6.196    FPGA1_inst/QLINK1/DECODE/clk_A_BUFG
    SLICE_X17Y14         FDRE                                         r  FPGA1_inst/QLINK1/DECODE/nxt_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y14         FDRE (Prop_fdre_C_Q)         0.456     6.652 r  FPGA1_inst/QLINK1/DECODE/nxt_data_reg[6]/Q
                         net (fo=14, routed)          1.413     8.065    FPGA1_inst/QLINK1/DECODE/dec_data[6]
    SLICE_X15Y11         LUT4 (Prop_lut4_I1_O)        0.150     8.215 r  FPGA1_inst/QLINK1/DECODE/adr[6]_i_7/O
                         net (fo=2, routed)           0.602     8.818    FPGA1_inst/QLINK1/DECODE/adr[6]_i_7_n_0
    SLICE_X16Y11         LUT5 (Prop_lut5_I0_O)        0.326     9.144 r  FPGA1_inst/QLINK1/DECODE/adr[6]_i_13/O
                         net (fo=1, routed)           0.159     9.302    FPGA1_inst/QLINK1/DECODE/adr[6]_i_13_n_0
    SLICE_X16Y11         LUT6 (Prop_lut6_I5_O)        0.124     9.426 r  FPGA1_inst/QLINK1/DECODE/adr[6]_i_10/O
                         net (fo=2, routed)           0.173     9.600    FPGA1_inst/QLINK1/DECODE/adr[6]_i_10_n_0
    SLICE_X16Y11         LUT4 (Prop_lut4_I0_O)        0.124     9.724 r  FPGA1_inst/QLINK1/DECODE/adr[6]_i_5/O
                         net (fo=21, routed)          1.123    10.847    FPGA1_inst/QLINK1/DECODE/adr[6]_i_5_n_0
    SLICE_X14Y11         LUT5 (Prop_lut5_I4_O)        0.124    10.971 f  FPGA1_inst/QLINK1/DECODE/FSM_onehot_rx_state[17]_i_3/O
                         net (fo=33, routed)          1.186    12.156    FPGA1_inst/QLINK1/DECODE/FSM_onehot_rx_state[17]_i_3_n_0
    SLICE_X11Y10         LUT3 (Prop_lut3_I0_O)        0.152    12.308 r  FPGA1_inst/QLINK1/DECODE/data32[31]_i_2/O
                         net (fo=1, routed)           0.633    12.941    FPGA1_inst/QLINK1/DECODE_n_18
    SLICE_X9Y11          FDRE                                         r  FPGA1_inst/QLINK1/data32_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_A rise edge)     62.439    62.439 r  
    L5                                                0.000    62.439 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.439    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.369    63.808 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.157    64.965    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    65.048 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT1
                         net (fo=1, routed)           1.578    66.626    clk_A
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    66.717 r  clk_A_BUFG_inst/O
                         net (fo=177, routed)         1.439    68.156    FPGA1_inst/QLINK1/clk_A_BUFG
    SLICE_X9Y11          FDRE                                         r  FPGA1_inst/QLINK1/data32_reg[31]/C
                         clock pessimism              0.369    68.525    
                         clock uncertainty           -0.096    68.429    
    SLICE_X9Y11          FDRE (Setup_fdre_C_D)       -0.249    68.180    FPGA1_inst/QLINK1/data32_reg[31]
  -------------------------------------------------------------------
                         required time                         68.180    
                         arrival time                         -12.941    
  -------------------------------------------------------------------
                         slack                                 55.239    

Slack (MET) :             55.253ns  (required time - arrival time)
  Source:                 FPGA1_inst/QLINK1/DECODE/nxt_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_A  {rise@0.000ns fall@31.220ns period=62.439ns})
  Destination:            FPGA1_inst/QLINK1/data32_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_A  {rise@0.000ns fall@31.220ns period=62.439ns})
  Path Group:             clk_A
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.439ns  (clk_A rise@62.439ns - clk_A rise@0.000ns)
  Data Path Delay:        6.776ns  (logic 1.180ns (17.415%)  route 5.596ns (82.585%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.719ns = ( 68.158 - 62.439 ) 
    Source Clock Delay      (SCD):    6.197ns
    Clock Pessimism Removal (CPR):    0.369ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_A rise edge)      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.360     2.799    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.887 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT1
                         net (fo=1, routed)           1.656     4.543    clk_A
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.639 r  clk_A_BUFG_inst/O
                         net (fo=177, routed)         1.558     6.197    FPGA1_inst/QLINK1/DECODE/clk_A_BUFG
    SLICE_X16Y12         FDRE                                         r  FPGA1_inst/QLINK1/DECODE/nxt_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y12         FDRE (Prop_fdre_C_Q)         0.456     6.653 f  FPGA1_inst/QLINK1/DECODE/nxt_data_reg[3]/Q
                         net (fo=13, routed)          1.738     8.391    FPGA1_inst/QLINK1/DECODE/dec_data[3]
    SLICE_X14Y12         LUT6 (Prop_lut6_I2_O)        0.124     8.515 f  FPGA1_inst/QLINK1/DECODE/FSM_onehot_rx_state[1]_i_2/O
                         net (fo=3, routed)           1.425     9.940    FPGA1_inst/QLINK1/DECODE/FSM_onehot_rx_state[1]_i_2_n_0
    SLICE_X14Y10         LUT4 (Prop_lut4_I2_O)        0.148    10.088 f  FPGA1_inst/QLINK1/DECODE/adr[6]_i_2/O
                         net (fo=11, routed)          0.367    10.455    FPGA1_inst/QLINK1/DECODE/adr[6]_i_2_n_0
    SLICE_X14Y12         LUT6 (Prop_lut6_I0_O)        0.328    10.783 f  FPGA1_inst/QLINK1/DECODE/FSM_onehot_rx_state[17]_i_2/O
                         net (fo=34, routed)          1.044    11.828    FPGA1_inst/QLINK1/DECODE/FSM_onehot_rx_state[17]_i_2_n_0
    SLICE_X13Y10         LUT5 (Prop_lut5_I2_O)        0.124    11.952 r  FPGA1_inst/QLINK1/DECODE/data32[7]_i_1/O
                         net (fo=4, routed)           1.021    12.973    FPGA1_inst/QLINK1/DECODE_n_56
    SLICE_X13Y8          FDRE                                         r  FPGA1_inst/QLINK1/data32_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_A rise edge)     62.439    62.439 r  
    L5                                                0.000    62.439 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.439    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.369    63.808 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.157    64.965    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    65.048 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT1
                         net (fo=1, routed)           1.578    66.626    clk_A
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    66.717 r  clk_A_BUFG_inst/O
                         net (fo=177, routed)         1.441    68.158    FPGA1_inst/QLINK1/clk_A_BUFG
    SLICE_X13Y8          FDRE                                         r  FPGA1_inst/QLINK1/data32_reg[6]/C
                         clock pessimism              0.369    68.527    
                         clock uncertainty           -0.096    68.431    
    SLICE_X13Y8          FDRE (Setup_fdre_C_CE)      -0.205    68.226    FPGA1_inst/QLINK1/data32_reg[6]
  -------------------------------------------------------------------
                         required time                         68.226    
                         arrival time                         -12.973    
  -------------------------------------------------------------------
                         slack                                 55.253    

Slack (MET) :             55.253ns  (required time - arrival time)
  Source:                 FPGA1_inst/QLINK1/DECODE/nxt_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_A  {rise@0.000ns fall@31.220ns period=62.439ns})
  Destination:            FPGA1_inst/QLINK1/data32_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_A  {rise@0.000ns fall@31.220ns period=62.439ns})
  Path Group:             clk_A
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.439ns  (clk_A rise@62.439ns - clk_A rise@0.000ns)
  Data Path Delay:        6.776ns  (logic 1.180ns (17.415%)  route 5.596ns (82.585%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.719ns = ( 68.158 - 62.439 ) 
    Source Clock Delay      (SCD):    6.197ns
    Clock Pessimism Removal (CPR):    0.369ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_A rise edge)      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.360     2.799    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.887 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT1
                         net (fo=1, routed)           1.656     4.543    clk_A
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.639 r  clk_A_BUFG_inst/O
                         net (fo=177, routed)         1.558     6.197    FPGA1_inst/QLINK1/DECODE/clk_A_BUFG
    SLICE_X16Y12         FDRE                                         r  FPGA1_inst/QLINK1/DECODE/nxt_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y12         FDRE (Prop_fdre_C_Q)         0.456     6.653 f  FPGA1_inst/QLINK1/DECODE/nxt_data_reg[3]/Q
                         net (fo=13, routed)          1.738     8.391    FPGA1_inst/QLINK1/DECODE/dec_data[3]
    SLICE_X14Y12         LUT6 (Prop_lut6_I2_O)        0.124     8.515 f  FPGA1_inst/QLINK1/DECODE/FSM_onehot_rx_state[1]_i_2/O
                         net (fo=3, routed)           1.425     9.940    FPGA1_inst/QLINK1/DECODE/FSM_onehot_rx_state[1]_i_2_n_0
    SLICE_X14Y10         LUT4 (Prop_lut4_I2_O)        0.148    10.088 f  FPGA1_inst/QLINK1/DECODE/adr[6]_i_2/O
                         net (fo=11, routed)          0.367    10.455    FPGA1_inst/QLINK1/DECODE/adr[6]_i_2_n_0
    SLICE_X14Y12         LUT6 (Prop_lut6_I0_O)        0.328    10.783 f  FPGA1_inst/QLINK1/DECODE/FSM_onehot_rx_state[17]_i_2/O
                         net (fo=34, routed)          1.044    11.828    FPGA1_inst/QLINK1/DECODE/FSM_onehot_rx_state[17]_i_2_n_0
    SLICE_X13Y10         LUT5 (Prop_lut5_I2_O)        0.124    11.952 r  FPGA1_inst/QLINK1/DECODE/data32[7]_i_1/O
                         net (fo=4, routed)           1.021    12.973    FPGA1_inst/QLINK1/DECODE_n_56
    SLICE_X13Y8          FDRE                                         r  FPGA1_inst/QLINK1/data32_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_A rise edge)     62.439    62.439 r  
    L5                                                0.000    62.439 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.439    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.369    63.808 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.157    64.965    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    65.048 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT1
                         net (fo=1, routed)           1.578    66.626    clk_A
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    66.717 r  clk_A_BUFG_inst/O
                         net (fo=177, routed)         1.441    68.158    FPGA1_inst/QLINK1/clk_A_BUFG
    SLICE_X13Y8          FDRE                                         r  FPGA1_inst/QLINK1/data32_reg[7]/C
                         clock pessimism              0.369    68.527    
                         clock uncertainty           -0.096    68.431    
    SLICE_X13Y8          FDRE (Setup_fdre_C_CE)      -0.205    68.226    FPGA1_inst/QLINK1/data32_reg[7]
  -------------------------------------------------------------------
                         required time                         68.226    
                         arrival time                         -12.973    
  -------------------------------------------------------------------
                         slack                                 55.253    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 FPGA1_inst/QLINK1/data32_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_A  {rise@0.000ns fall@31.220ns period=62.439ns})
  Destination:            FPGA1_inst/RAM_inst0/UNISIM_RAM0/DIADI[22]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_A  {rise@0.000ns fall@31.220ns period=62.439ns})
  Path Group:             clk_A
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_A rise@0.000ns - clk_A rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.164ns (33.507%)  route 0.325ns (66.493%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.500ns
    Source Clock Delay      (SCD):    1.851ns
    Clock Pessimism Removal (CPR):    0.570ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_A rise edge)      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.523     0.730    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.780 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT1
                         net (fo=1, routed)           0.485     1.265    clk_A
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.291 r  clk_A_BUFG_inst/O
                         net (fo=177, routed)         0.561     1.851    FPGA1_inst/QLINK1/clk_A_BUFG
    SLICE_X10Y10         FDRE                                         r  FPGA1_inst/QLINK1/data32_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y10         FDRE (Prop_fdre_C_Q)         0.164     2.015 r  FPGA1_inst/QLINK1/data32_reg[22]/Q
                         net (fo=6, routed)           0.325     2.341    FPGA1_inst/RAM_inst0/data32_reg[31]_0[22]
    RAMB36_X0Y1          RAMB36E1                                     r  FPGA1_inst/RAM_inst0/UNISIM_RAM0/DIADI[22]
  -------------------------------------------------------------------    -------------------

                         (clock clk_A rise edge)      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.623     1.017    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.070 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT1
                         net (fo=1, routed)           0.528     1.598    clk_A
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.627 r  clk_A_BUFG_inst/O
                         net (fo=177, routed)         0.873     2.500    FPGA1_inst/RAM_inst0/clk_A_BUFG
    RAMB36_X0Y1          RAMB36E1                                     r  FPGA1_inst/RAM_inst0/UNISIM_RAM0/CLKARDCLK
                         clock pessimism             -0.570     1.930    
    RAMB36_X0Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[22])
                                                      0.296     2.226    FPGA1_inst/RAM_inst0/UNISIM_RAM0
  -------------------------------------------------------------------
                         required time                         -2.226    
                         arrival time                           2.341    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 FPGA1_inst/QLINK1/data32_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_A  {rise@0.000ns fall@31.220ns period=62.439ns})
  Destination:            FPGA1_inst/RAM_inst0/UNISIM_RAM0/DIADI[23]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_A  {rise@0.000ns fall@31.220ns period=62.439ns})
  Path Group:             clk_A
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_A rise@0.000ns - clk_A rise@0.000ns)
  Data Path Delay:        0.495ns  (logic 0.164ns (33.140%)  route 0.331ns (66.860%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.500ns
    Source Clock Delay      (SCD):    1.852ns
    Clock Pessimism Removal (CPR):    0.570ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_A rise edge)      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.523     0.730    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.780 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT1
                         net (fo=1, routed)           0.485     1.265    clk_A
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.291 r  clk_A_BUFG_inst/O
                         net (fo=177, routed)         0.562     1.852    FPGA1_inst/QLINK1/clk_A_BUFG
    SLICE_X12Y7          FDRE                                         r  FPGA1_inst/QLINK1/data32_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y7          FDRE (Prop_fdre_C_Q)         0.164     2.016 r  FPGA1_inst/QLINK1/data32_reg[23]/Q
                         net (fo=6, routed)           0.331     2.347    FPGA1_inst/RAM_inst0/data32_reg[31]_0[23]
    RAMB36_X0Y1          RAMB36E1                                     r  FPGA1_inst/RAM_inst0/UNISIM_RAM0/DIADI[23]
  -------------------------------------------------------------------    -------------------

                         (clock clk_A rise edge)      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.623     1.017    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.070 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT1
                         net (fo=1, routed)           0.528     1.598    clk_A
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.627 r  clk_A_BUFG_inst/O
                         net (fo=177, routed)         0.873     2.500    FPGA1_inst/RAM_inst0/clk_A_BUFG
    RAMB36_X0Y1          RAMB36E1                                     r  FPGA1_inst/RAM_inst0/UNISIM_RAM0/CLKARDCLK
                         clock pessimism             -0.570     1.930    
    RAMB36_X0Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[23])
                                                      0.296     2.226    FPGA1_inst/RAM_inst0/UNISIM_RAM0
  -------------------------------------------------------------------
                         required time                         -2.226    
                         arrival time                           2.347    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 FPGA1_inst/QLINK1/data32_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_A  {rise@0.000ns fall@31.220ns period=62.439ns})
  Destination:            FPGA1_inst/RAM_inst0/UNISIM_RAM0/DIADI[17]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_A  {rise@0.000ns fall@31.220ns period=62.439ns})
  Path Group:             clk_A
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_A rise@0.000ns - clk_A rise@0.000ns)
  Data Path Delay:        0.497ns  (logic 0.164ns (33.028%)  route 0.333ns (66.972%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.500ns
    Source Clock Delay      (SCD):    1.852ns
    Clock Pessimism Removal (CPR):    0.570ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_A rise edge)      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.523     0.730    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.780 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT1
                         net (fo=1, routed)           0.485     1.265    clk_A
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.291 r  clk_A_BUFG_inst/O
                         net (fo=177, routed)         0.562     1.852    FPGA1_inst/QLINK1/clk_A_BUFG
    SLICE_X12Y9          FDRE                                         r  FPGA1_inst/QLINK1/data32_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y9          FDRE (Prop_fdre_C_Q)         0.164     2.016 r  FPGA1_inst/QLINK1/data32_reg[17]/Q
                         net (fo=6, routed)           0.333     2.349    FPGA1_inst/RAM_inst0/data32_reg[31]_0[17]
    RAMB36_X0Y1          RAMB36E1                                     r  FPGA1_inst/RAM_inst0/UNISIM_RAM0/DIADI[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk_A rise edge)      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.623     1.017    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.070 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT1
                         net (fo=1, routed)           0.528     1.598    clk_A
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.627 r  clk_A_BUFG_inst/O
                         net (fo=177, routed)         0.873     2.500    FPGA1_inst/RAM_inst0/clk_A_BUFG
    RAMB36_X0Y1          RAMB36E1                                     r  FPGA1_inst/RAM_inst0/UNISIM_RAM0/CLKARDCLK
                         clock pessimism             -0.570     1.930    
    RAMB36_X0Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[17])
                                                      0.296     2.226    FPGA1_inst/RAM_inst0/UNISIM_RAM0
  -------------------------------------------------------------------
                         required time                         -2.226    
                         arrival time                           2.349    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 FPGA1_inst/QLINK1/data32_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_A  {rise@0.000ns fall@31.220ns period=62.439ns})
  Destination:            FPGA1_inst/RAM_inst0/UNISIM_RAM0/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_A  {rise@0.000ns fall@31.220ns period=62.439ns})
  Path Group:             clk_A
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_A rise@0.000ns - clk_A rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.128ns (27.363%)  route 0.340ns (72.636%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.500ns
    Source Clock Delay      (SCD):    1.852ns
    Clock Pessimism Removal (CPR):    0.570ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_A rise edge)      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.523     0.730    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.780 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT1
                         net (fo=1, routed)           0.485     1.265    clk_A
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.291 r  clk_A_BUFG_inst/O
                         net (fo=177, routed)         0.562     1.852    FPGA1_inst/QLINK1/clk_A_BUFG
    SLICE_X13Y8          FDRE                                         r  FPGA1_inst/QLINK1/data32_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y8          FDRE (Prop_fdre_C_Q)         0.128     1.980 r  FPGA1_inst/QLINK1/data32_reg[7]/Q
                         net (fo=5, routed)           0.340     2.320    FPGA1_inst/RAM_inst0/data32_reg[31]_0[7]
    RAMB36_X0Y1          RAMB36E1                                     r  FPGA1_inst/RAM_inst0/UNISIM_RAM0/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_A rise edge)      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.623     1.017    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.070 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT1
                         net (fo=1, routed)           0.528     1.598    clk_A
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.627 r  clk_A_BUFG_inst/O
                         net (fo=177, routed)         0.873     2.500    FPGA1_inst/RAM_inst0/clk_A_BUFG
    RAMB36_X0Y1          RAMB36E1                                     r  FPGA1_inst/RAM_inst0/UNISIM_RAM0/CLKARDCLK
                         clock pessimism             -0.570     1.930    
    RAMB36_X0Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[7])
                                                      0.242     2.172    FPGA1_inst/RAM_inst0/UNISIM_RAM0
  -------------------------------------------------------------------
                         required time                         -2.172    
                         arrival time                           2.320    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 FPGA1_inst/QLINK1/nxt_enc_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_A  {rise@0.000ns fall@31.220ns period=62.439ns})
  Destination:            FPGA1_inst/QLINK1/ENCODE/data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_A  {rise@0.000ns fall@31.220ns period=62.439ns})
  Path Group:             clk_A
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_A rise@0.000ns - clk_A rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.691%)  route 0.099ns (41.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.458ns
    Source Clock Delay      (SCD):    1.851ns
    Clock Pessimism Removal (CPR):    0.591ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_A rise edge)      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.523     0.730    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.780 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT1
                         net (fo=1, routed)           0.485     1.265    clk_A
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.291 r  clk_A_BUFG_inst/O
                         net (fo=177, routed)         0.561     1.851    FPGA1_inst/QLINK1/clk_A_BUFG
    SLICE_X17Y2          FDRE                                         r  FPGA1_inst/QLINK1/nxt_enc_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y2          FDRE (Prop_fdre_C_Q)         0.141     1.992 r  FPGA1_inst/QLINK1/nxt_enc_data_reg[4]/Q
                         net (fo=1, routed)           0.099     2.092    FPGA1_inst/QLINK1/ENCODE/nxt_enc_data_reg[6][4]
    SLICE_X19Y3          FDRE                                         r  FPGA1_inst/QLINK1/ENCODE/data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_A rise edge)      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.623     1.017    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.070 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT1
                         net (fo=1, routed)           0.528     1.598    clk_A
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.627 r  clk_A_BUFG_inst/O
                         net (fo=177, routed)         0.831     2.458    FPGA1_inst/QLINK1/ENCODE/clk_A_BUFG
    SLICE_X19Y3          FDRE                                         r  FPGA1_inst/QLINK1/ENCODE/data_reg[4]/C
                         clock pessimism             -0.591     1.866    
    SLICE_X19Y3          FDRE (Hold_fdre_C_D)         0.075     1.941    FPGA1_inst/QLINK1/ENCODE/data_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.941    
                         arrival time                           2.092    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 FPGA1_inst/QLINK1/data32_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_A  {rise@0.000ns fall@31.220ns period=62.439ns})
  Destination:            FPGA1_inst/RAM_inst0/UNISIM_RAM0/DIADI[30]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_A  {rise@0.000ns fall@31.220ns period=62.439ns})
  Path Group:             clk_A
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_A rise@0.000ns - clk_A rise@0.000ns)
  Data Path Delay:        0.519ns  (logic 0.141ns (27.189%)  route 0.378ns (72.811%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.500ns
    Source Clock Delay      (SCD):    1.851ns
    Clock Pessimism Removal (CPR):    0.589ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_A rise edge)      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.523     0.730    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.780 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT1
                         net (fo=1, routed)           0.485     1.265    clk_A
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.291 r  clk_A_BUFG_inst/O
                         net (fo=177, routed)         0.561     1.851    FPGA1_inst/QLINK1/clk_A_BUFG
    SLICE_X9Y11          FDRE                                         r  FPGA1_inst/QLINK1/data32_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y11          FDRE (Prop_fdre_C_Q)         0.141     1.992 r  FPGA1_inst/QLINK1/data32_reg[30]/Q
                         net (fo=5, routed)           0.378     2.370    FPGA1_inst/RAM_inst0/data32_reg[31]_0[30]
    RAMB36_X0Y1          RAMB36E1                                     r  FPGA1_inst/RAM_inst0/UNISIM_RAM0/DIADI[30]
  -------------------------------------------------------------------    -------------------

                         (clock clk_A rise edge)      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.623     1.017    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.070 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT1
                         net (fo=1, routed)           0.528     1.598    clk_A
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.627 r  clk_A_BUFG_inst/O
                         net (fo=177, routed)         0.873     2.500    FPGA1_inst/RAM_inst0/clk_A_BUFG
    RAMB36_X0Y1          RAMB36E1                                     r  FPGA1_inst/RAM_inst0/UNISIM_RAM0/CLKARDCLK
                         clock pessimism             -0.589     1.911    
    RAMB36_X0Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[30])
                                                      0.296     2.207    FPGA1_inst/RAM_inst0/UNISIM_RAM0
  -------------------------------------------------------------------
                         required time                         -2.207    
                         arrival time                           2.370    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 FPGA1_inst/QLINK1/wr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_A  {rise@0.000ns fall@31.220ns period=62.439ns})
  Destination:            FPGA1_inst/RAM_inst0/UNISIM_RAM0/WEA[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_A  {rise@0.000ns fall@31.220ns period=62.439ns})
  Path Group:             clk_A
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_A rise@0.000ns - clk_A rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.141ns (41.899%)  route 0.196ns (58.101%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.500ns
    Source Clock Delay      (SCD):    1.852ns
    Clock Pessimism Removal (CPR):    0.570ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_A rise edge)      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.523     0.730    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.780 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT1
                         net (fo=1, routed)           0.485     1.265    clk_A
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.291 r  clk_A_BUFG_inst/O
                         net (fo=177, routed)         0.562     1.852    FPGA1_inst/QLINK1/clk_A_BUFG
    SLICE_X11Y7          FDRE                                         r  FPGA1_inst/QLINK1/wr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y7          FDRE (Prop_fdre_C_Q)         0.141     1.993 r  FPGA1_inst/QLINK1/wr_reg/Q
                         net (fo=4, routed)           0.196     2.189    FPGA1_inst/RAM_inst0/WEA[0]
    RAMB36_X0Y1          RAMB36E1                                     r  FPGA1_inst/RAM_inst0/UNISIM_RAM0/WEA[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_A rise edge)      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.623     1.017    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.070 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT1
                         net (fo=1, routed)           0.528     1.598    clk_A
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.627 r  clk_A_BUFG_inst/O
                         net (fo=177, routed)         0.873     2.500    FPGA1_inst/RAM_inst0/clk_A_BUFG
    RAMB36_X0Y1          RAMB36E1                                     r  FPGA1_inst/RAM_inst0/UNISIM_RAM0/CLKARDCLK
                         clock pessimism             -0.570     1.930    
    RAMB36_X0Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_WEA[2])
                                                      0.089     2.019    FPGA1_inst/RAM_inst0/UNISIM_RAM0
  -------------------------------------------------------------------
                         required time                         -2.019    
                         arrival time                           2.189    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 FPGA1_inst/QLINK1/wr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_A  {rise@0.000ns fall@31.220ns period=62.439ns})
  Destination:            FPGA1_inst/RAM_inst0/UNISIM_RAM0/WEA[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_A  {rise@0.000ns fall@31.220ns period=62.439ns})
  Path Group:             clk_A
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_A rise@0.000ns - clk_A rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.141ns (41.899%)  route 0.196ns (58.101%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.500ns
    Source Clock Delay      (SCD):    1.852ns
    Clock Pessimism Removal (CPR):    0.570ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_A rise edge)      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.523     0.730    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.780 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT1
                         net (fo=1, routed)           0.485     1.265    clk_A
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.291 r  clk_A_BUFG_inst/O
                         net (fo=177, routed)         0.562     1.852    FPGA1_inst/QLINK1/clk_A_BUFG
    SLICE_X11Y7          FDRE                                         r  FPGA1_inst/QLINK1/wr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y7          FDRE (Prop_fdre_C_Q)         0.141     1.993 r  FPGA1_inst/QLINK1/wr_reg/Q
                         net (fo=4, routed)           0.196     2.189    FPGA1_inst/RAM_inst0/WEA[0]
    RAMB36_X0Y1          RAMB36E1                                     r  FPGA1_inst/RAM_inst0/UNISIM_RAM0/WEA[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_A rise edge)      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.623     1.017    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.070 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT1
                         net (fo=1, routed)           0.528     1.598    clk_A
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.627 r  clk_A_BUFG_inst/O
                         net (fo=177, routed)         0.873     2.500    FPGA1_inst/RAM_inst0/clk_A_BUFG
    RAMB36_X0Y1          RAMB36E1                                     r  FPGA1_inst/RAM_inst0/UNISIM_RAM0/CLKARDCLK
                         clock pessimism             -0.570     1.930    
    RAMB36_X0Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_WEA[3])
                                                      0.089     2.019    FPGA1_inst/RAM_inst0/UNISIM_RAM0
  -------------------------------------------------------------------
                         required time                         -2.019    
                         arrival time                           2.189    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 FPGA1_inst/QLINK1/nxt_enc_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_A  {rise@0.000ns fall@31.220ns period=62.439ns})
  Destination:            FPGA1_inst/QLINK1/ENCODE/data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_A  {rise@0.000ns fall@31.220ns period=62.439ns})
  Path Group:             clk_A
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_A rise@0.000ns - clk_A rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.141ns (60.408%)  route 0.092ns (39.592%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.458ns
    Source Clock Delay      (SCD):    1.851ns
    Clock Pessimism Removal (CPR):    0.591ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_A rise edge)      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.523     0.730    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.780 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT1
                         net (fo=1, routed)           0.485     1.265    clk_A
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.291 r  clk_A_BUFG_inst/O
                         net (fo=177, routed)         0.561     1.851    FPGA1_inst/QLINK1/clk_A_BUFG
    SLICE_X17Y2          FDRE                                         r  FPGA1_inst/QLINK1/nxt_enc_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y2          FDRE (Prop_fdre_C_Q)         0.141     1.992 r  FPGA1_inst/QLINK1/nxt_enc_data_reg[2]/Q
                         net (fo=1, routed)           0.092     2.085    FPGA1_inst/QLINK1/ENCODE/nxt_enc_data_reg[6][2]
    SLICE_X19Y3          FDRE                                         r  FPGA1_inst/QLINK1/ENCODE/data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_A rise edge)      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.623     1.017    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.070 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT1
                         net (fo=1, routed)           0.528     1.598    clk_A
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.627 r  clk_A_BUFG_inst/O
                         net (fo=177, routed)         0.831     2.458    FPGA1_inst/QLINK1/ENCODE/clk_A_BUFG
    SLICE_X19Y3          FDRE                                         r  FPGA1_inst/QLINK1/ENCODE/data_reg[2]/C
                         clock pessimism             -0.591     1.866    
    SLICE_X19Y3          FDRE (Hold_fdre_C_D)         0.047     1.913    FPGA1_inst/QLINK1/ENCODE/data_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.913    
                         arrival time                           2.085    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 FPGA1_inst/QLINK1/FSM_onehot_rx_state_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_A  {rise@0.000ns fall@31.220ns period=62.439ns})
  Destination:            FPGA1_inst/QLINK1/data32_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_A  {rise@0.000ns fall@31.220ns period=62.439ns})
  Path Group:             clk_A
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_A rise@0.000ns - clk_A rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.201%)  route 0.134ns (41.799%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.457ns
    Source Clock Delay      (SCD):    1.851ns
    Clock Pessimism Removal (CPR):    0.592ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_A rise edge)      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.523     0.730    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.780 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT1
                         net (fo=1, routed)           0.485     1.265    clk_A
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.291 r  clk_A_BUFG_inst/O
                         net (fo=177, routed)         0.561     1.851    FPGA1_inst/QLINK1/clk_A_BUFG
    SLICE_X13Y10         FDRE                                         r  FPGA1_inst/QLINK1/FSM_onehot_rx_state_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y10         FDRE (Prop_fdre_C_Q)         0.141     1.992 r  FPGA1_inst/QLINK1/FSM_onehot_rx_state_reg[10]/Q
                         net (fo=8, routed)           0.134     2.126    FPGA1_inst/QLINK1/DECODE/out[10]
    SLICE_X12Y10         LUT3 (Prop_lut3_I1_O)        0.045     2.171 r  FPGA1_inst/QLINK1/DECODE/data32[11]_i_2/O
                         net (fo=1, routed)           0.000     2.171    FPGA1_inst/QLINK1/DECODE_n_38
    SLICE_X12Y10         FDRE                                         r  FPGA1_inst/QLINK1/data32_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_A rise edge)      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.623     1.017    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.070 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT1
                         net (fo=1, routed)           0.528     1.598    clk_A
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.627 r  clk_A_BUFG_inst/O
                         net (fo=177, routed)         0.830     2.457    FPGA1_inst/QLINK1/clk_A_BUFG
    SLICE_X12Y10         FDRE                                         r  FPGA1_inst/QLINK1/data32_reg[11]/C
                         clock pessimism             -0.592     1.864    
    SLICE_X12Y10         FDRE (Hold_fdre_C_D)         0.120     1.984    FPGA1_inst/QLINK1/data32_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.984    
                         arrival time                           2.171    
  -------------------------------------------------------------------
                         slack                                  0.187    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_A
Waveform(ns):       { 0.000 31.220 }
Period(ns):         62.439
Sources:            { FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         62.439      59.863     RAMB36_X0Y2      RAM_spi_debug/UNISIM_RAM0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         62.439      59.863     RAMB36_X0Y1      FPGA1_inst/RAM_inst0/UNISIM_RAM0/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         62.439      60.284     BUFGCTRL_X0Y1    clk_A_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         62.439      61.190     MMCME2_ADV_X1Y0  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         62.439      61.439     SLICE_X14Y9      FPGA1_inst/QLINK1/adr_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         62.439      61.439     SLICE_X14Y9      FPGA1_inst/QLINK1/adr_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         62.439      61.439     SLICE_X14Y9      FPGA1_inst/QLINK1/adr_reg[7]/C
Min Period        n/a     FDRE/C              n/a            1.000         62.439      61.439     SLICE_X18Y0      FPGA1_inst/QLINK1/clk_cnt_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         62.439      61.439     SLICE_X18Y2      FPGA1_inst/QLINK1/clk_cnt_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         62.439      61.439     SLICE_X18Y2      FPGA1_inst/QLINK1/clk_cnt_reg[11]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       62.439      150.921    MMCME2_ADV_X1Y0  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         31.220      30.720     SLICE_X8Y11      FPGA1_inst/QLINK1/data32_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         31.220      30.720     SLICE_X9Y11      FPGA1_inst/QLINK1/data32_reg[30]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         31.220      30.720     SLICE_X9Y11      FPGA1_inst/QLINK1/data32_reg[31]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         31.220      30.720     SLICE_X20Y3      FPGA1_inst/QLINK1/enc_wr_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         31.220      30.720     SLICE_X20Y14     FPGA1_inst/QLINK1/DECODE/nxt_bitcnt_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         31.220      30.720     SLICE_X18Y12     FPGA1_inst/QLINK1/DECODE/nxt_data_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         31.220      30.720     SLICE_X17Y12     FPGA1_inst/QLINK1/DECODE/nxt_data_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         31.220      30.720     SLICE_X19Y12     FPGA1_inst/QLINK1/DECODE/nxt_data_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         31.220      30.720     SLICE_X16Y12     FPGA1_inst/QLINK1/DECODE/nxt_data_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         31.220      30.720     SLICE_X20Y13     FPGA1_inst/QLINK1/DECODE/subcnt_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         31.220      30.720     SLICE_X18Y3      FPGA1_inst/QLINK1/clk_cnt_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         31.220      30.720     SLICE_X18Y3      FPGA1_inst/QLINK1/clk_cnt_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         31.220      30.720     SLICE_X18Y3      FPGA1_inst/QLINK1/clk_cnt_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         31.220      30.720     SLICE_X18Y3      FPGA1_inst/QLINK1/clk_cnt_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         31.220      30.720     SLICE_X18Y4      FPGA1_inst/QLINK1/clk_cnt_reg[16]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         31.220      30.720     SLICE_X18Y4      FPGA1_inst/QLINK1/clk_cnt_reg[17]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         31.220      30.720     SLICE_X18Y4      FPGA1_inst/QLINK1/clk_cnt_reg[18]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         31.220      30.720     SLICE_X18Y4      FPGA1_inst/QLINK1/clk_cnt_reg[19]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         31.220      30.720     SLICE_X18Y5      FPGA1_inst/QLINK1/clk_cnt_reg[20]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         31.220      30.720     SLICE_X18Y5      FPGA1_inst/QLINK1/clk_cnt_reg[21]/C



---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clock_out
  To Clock:  mmcm_clock_out

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            1  Failing Endpoint ,  Worst Slack       -0.480ns,  Total Violation       -0.480ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm_clock_out
Waveform(ns):       { 0.000 1.347 }
Period(ns):         2.694
Sources:            { FPGA2_inst/clocking_2_inst/MMCME2_BASE_pixelx5_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFR/I              n/a            3.174         2.694       -0.480     BUFR_X0Y1        FPGA2_inst/clocking_2_inst/BUFR_pixel_clk_x5_inst/I
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X0Y12     FPGA2_inst/hdmi_driver_inst/dvid_1/OSERDES_B/OSERDESE2_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X0Y11     FPGA2_inst/hdmi_driver_inst/dvid_1/OSERDES_B/OSERDESE2_s/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X0Y10     FPGA2_inst/hdmi_driver_inst/dvid_1/OSERDES_CLK/OSERDESE2_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X0Y9      FPGA2_inst/hdmi_driver_inst/dvid_1/OSERDES_CLK/OSERDESE2_s/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X0Y8      FPGA2_inst/hdmi_driver_inst/dvid_1/OSERDES_G/OSERDESE2_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X0Y7      FPGA2_inst/hdmi_driver_inst/dvid_1/OSERDES_G/OSERDESE2_s/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X0Y16     FPGA2_inst/hdmi_driver_inst/dvid_1/OSERDES_R/OSERDESE2_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X0Y15     FPGA2_inst/hdmi_driver_inst/dvid_1/OSERDES_R/OSERDESE2_s/CLK
Min Period  n/a     BUFR/I              n/a            1.666         2.694       1.028      BUFR_X0Y0        FPGA2_inst/clocking_2_inst/BUFR_pixel_clk_inst/I
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       2.694       210.666    MMCME2_ADV_X0Y0  FPGA2_inst/clocking_2_inst/MMCME2_BASE_pixelx5_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  pixel_clk
  To Clock:  pixel_clk

Setup :            0  Failing Endpoints,  Worst Slack        4.411ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.091ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.407ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.411ns  (required time - arrival time)
  Source:                 FPGA2_inst/RAM_inst1/UNISIM_RAM0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by pixel_clk  {rise@0.000ns fall@5.387ns period=13.468ns})
  Destination:            FPGA2_inst/hdmi_driver_inst/image_driver_inst/r_out_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by pixel_clk  {rise@0.000ns fall@5.387ns period=13.468ns})
  Path Group:             pixel_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (pixel_clk rise@13.468ns - pixel_clk rise@0.000ns)
  Data Path Delay:        8.871ns  (logic 4.359ns (49.137%)  route 4.512ns (50.863%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.483ns = ( 20.951 - 13.468 ) 
    Source Clock Delay      (SCD):    8.267ns
    Clock Pessimism Removal (CPR):    0.664ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           2.469     3.908    FPGA2_inst/clocking_2_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.996 r  FPGA2_inst/clocking_2_inst/MMCME2_BASE_pixelx5_inst/CLKOUT0
                         net (fo=1, routed)           1.025     5.021    FPGA2_inst/clocking_2_inst/mmcm_clock_out
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.511     5.532 r  FPGA2_inst/clocking_2_inst/BUFR_pixel_clk_x5_inst/O
                         net (fo=9, routed)           0.911     6.443    FPGA2_inst/clocking_2_inst/CLK_I_X5
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.982     7.425 r  FPGA2_inst/clocking_2_inst/BUFR_pixel_clk_inst/O
                         net (fo=207, routed)         0.842     8.267    FPGA2_inst/RAM_inst1/pixel_clk
    RAMB36_X0Y0          RAMB36E1                                     r  FPGA2_inst/RAM_inst1/UNISIM_RAM0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y0          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[17])
                                                      2.454    10.721 r  FPGA2_inst/RAM_inst1/UNISIM_RAM0/DOADO[17]
                         net (fo=3, routed)           1.144    11.865    FPGA2_inst/RAM_inst1/DOADO[13]
    SLICE_X8Y0           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    12.502 r  FPGA2_inst/RAM_inst1/r_out4_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    12.502    FPGA2_inst/RAM_inst1/r_out4_carry_i_10_n_0
    SLICE_X8Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.619 r  FPGA2_inst/RAM_inst1/r_out4_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000    12.619    FPGA2_inst/RAM_inst1/r_out4_carry_i_9_n_0
    SLICE_X8Y2           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.838 r  FPGA2_inst/RAM_inst1/r_out4_carry__0_i_10/O[0]
                         net (fo=2, routed)           1.045    13.883    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/UNISIM_RAM0_0[0]
    SLICE_X6Y2           LUT4 (Prop_lut4_I2_O)        0.295    14.178 r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/r_out4_carry__0_i_8/O
                         net (fo=1, routed)           0.000    14.178    FPGA2_inst/hdmi_driver_inst/image_driver_inst/queue_reg[15][hCounter][10]_0[0]
    SLICE_X6Y2           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    14.691 f  FPGA2_inst/hdmi_driver_inst/image_driver_inst/r_out4_carry__0/CO[3]
                         net (fo=24, routed)          2.323    17.014    FPGA2_inst/hdmi_driver_inst/image_driver_inst/r_out4_carry__0_n_0
    SLICE_X5Y14          LUT5 (Prop_lut5_I2_O)        0.124    17.138 r  FPGA2_inst/hdmi_driver_inst/image_driver_inst/r_out[7]_i_1/O
                         net (fo=1, routed)           0.000    17.138    FPGA2_inst/hdmi_driver_inst/image_driver_inst/r_out[7]_i_1_n_0
    SLICE_X5Y14          FDSE                                         r  FPGA2_inst/hdmi_driver_inst/image_driver_inst/r_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                     13.468    13.468 r  
    L5                                                0.000    13.468 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.468    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.369    14.837 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           2.127    16.964    FPGA2_inst/clocking_2_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    17.047 r  FPGA2_inst/clocking_2_inst/MMCME2_BASE_pixelx5_inst/CLKOUT0
                         net (fo=1, routed)           0.960    18.007    FPGA2_inst/clocking_2_inst/mmcm_clock_out
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.486    18.493 r  FPGA2_inst/clocking_2_inst/BUFR_pixel_clk_x5_inst/O
                         net (fo=9, routed)           0.835    19.327    FPGA2_inst/clocking_2_inst/CLK_I_X5
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.918    20.245 r  FPGA2_inst/clocking_2_inst/BUFR_pixel_clk_inst/O
                         net (fo=207, routed)         0.706    20.951    FPGA2_inst/hdmi_driver_inst/image_driver_inst/pixel_clk
    SLICE_X5Y14          FDSE                                         r  FPGA2_inst/hdmi_driver_inst/image_driver_inst/r_out_reg[7]/C
                         clock pessimism              0.664    21.616    
                         clock uncertainty           -0.099    21.517    
    SLICE_X5Y14          FDSE (Setup_fdse_C_D)        0.032    21.549    FPGA2_inst/hdmi_driver_inst/image_driver_inst/r_out_reg[7]
  -------------------------------------------------------------------
                         required time                         21.549    
                         arrival time                         -17.138    
  -------------------------------------------------------------------
                         slack                                  4.411    

Slack (MET) :             4.413ns  (required time - arrival time)
  Source:                 FPGA2_inst/RAM_inst1/UNISIM_RAM0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by pixel_clk  {rise@0.000ns fall@5.387ns period=13.468ns})
  Destination:            FPGA2_inst/hdmi_driver_inst/image_driver_inst/r_out_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by pixel_clk  {rise@0.000ns fall@5.387ns period=13.468ns})
  Path Group:             pixel_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (pixel_clk rise@13.468ns - pixel_clk rise@0.000ns)
  Data Path Delay:        8.868ns  (logic 4.359ns (49.154%)  route 4.509ns (50.846%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.483ns = ( 20.951 - 13.468 ) 
    Source Clock Delay      (SCD):    8.267ns
    Clock Pessimism Removal (CPR):    0.664ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           2.469     3.908    FPGA2_inst/clocking_2_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.996 r  FPGA2_inst/clocking_2_inst/MMCME2_BASE_pixelx5_inst/CLKOUT0
                         net (fo=1, routed)           1.025     5.021    FPGA2_inst/clocking_2_inst/mmcm_clock_out
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.511     5.532 r  FPGA2_inst/clocking_2_inst/BUFR_pixel_clk_x5_inst/O
                         net (fo=9, routed)           0.911     6.443    FPGA2_inst/clocking_2_inst/CLK_I_X5
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.982     7.425 r  FPGA2_inst/clocking_2_inst/BUFR_pixel_clk_inst/O
                         net (fo=207, routed)         0.842     8.267    FPGA2_inst/RAM_inst1/pixel_clk
    RAMB36_X0Y0          RAMB36E1                                     r  FPGA2_inst/RAM_inst1/UNISIM_RAM0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y0          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[17])
                                                      2.454    10.721 r  FPGA2_inst/RAM_inst1/UNISIM_RAM0/DOADO[17]
                         net (fo=3, routed)           1.144    11.865    FPGA2_inst/RAM_inst1/DOADO[13]
    SLICE_X8Y0           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    12.502 r  FPGA2_inst/RAM_inst1/r_out4_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    12.502    FPGA2_inst/RAM_inst1/r_out4_carry_i_10_n_0
    SLICE_X8Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.619 r  FPGA2_inst/RAM_inst1/r_out4_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000    12.619    FPGA2_inst/RAM_inst1/r_out4_carry_i_9_n_0
    SLICE_X8Y2           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.838 r  FPGA2_inst/RAM_inst1/r_out4_carry__0_i_10/O[0]
                         net (fo=2, routed)           1.045    13.883    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/UNISIM_RAM0_0[0]
    SLICE_X6Y2           LUT4 (Prop_lut4_I2_O)        0.295    14.178 r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/r_out4_carry__0_i_8/O
                         net (fo=1, routed)           0.000    14.178    FPGA2_inst/hdmi_driver_inst/image_driver_inst/queue_reg[15][hCounter][10]_0[0]
    SLICE_X6Y2           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    14.691 f  FPGA2_inst/hdmi_driver_inst/image_driver_inst/r_out4_carry__0/CO[3]
                         net (fo=24, routed)          2.320    17.011    FPGA2_inst/hdmi_driver_inst/image_driver_inst/r_out4_carry__0_n_0
    SLICE_X5Y14          LUT5 (Prop_lut5_I2_O)        0.124    17.135 r  FPGA2_inst/hdmi_driver_inst/image_driver_inst/r_out[6]_i_1/O
                         net (fo=1, routed)           0.000    17.135    FPGA2_inst/hdmi_driver_inst/image_driver_inst/r_out[6]_i_1_n_0
    SLICE_X5Y14          FDSE                                         r  FPGA2_inst/hdmi_driver_inst/image_driver_inst/r_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                     13.468    13.468 r  
    L5                                                0.000    13.468 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.468    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.369    14.837 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           2.127    16.964    FPGA2_inst/clocking_2_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    17.047 r  FPGA2_inst/clocking_2_inst/MMCME2_BASE_pixelx5_inst/CLKOUT0
                         net (fo=1, routed)           0.960    18.007    FPGA2_inst/clocking_2_inst/mmcm_clock_out
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.486    18.493 r  FPGA2_inst/clocking_2_inst/BUFR_pixel_clk_x5_inst/O
                         net (fo=9, routed)           0.835    19.327    FPGA2_inst/clocking_2_inst/CLK_I_X5
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.918    20.245 r  FPGA2_inst/clocking_2_inst/BUFR_pixel_clk_inst/O
                         net (fo=207, routed)         0.706    20.951    FPGA2_inst/hdmi_driver_inst/image_driver_inst/pixel_clk
    SLICE_X5Y14          FDSE                                         r  FPGA2_inst/hdmi_driver_inst/image_driver_inst/r_out_reg[6]/C
                         clock pessimism              0.664    21.616    
                         clock uncertainty           -0.099    21.517    
    SLICE_X5Y14          FDSE (Setup_fdse_C_D)        0.031    21.548    FPGA2_inst/hdmi_driver_inst/image_driver_inst/r_out_reg[6]
  -------------------------------------------------------------------
                         required time                         21.548    
                         arrival time                         -17.135    
  -------------------------------------------------------------------
                         slack                                  4.413    

Slack (MET) :             4.605ns  (required time - arrival time)
  Source:                 FPGA2_inst/RAM_inst1/UNISIM_RAM0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by pixel_clk  {rise@0.000ns fall@5.387ns period=13.468ns})
  Destination:            FPGA2_inst/hdmi_driver_inst/image_driver_inst/r_out_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by pixel_clk  {rise@0.000ns fall@5.387ns period=13.468ns})
  Path Group:             pixel_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (pixel_clk rise@13.468ns - pixel_clk rise@0.000ns)
  Data Path Delay:        8.674ns  (logic 4.359ns (50.255%)  route 4.315ns (49.745%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.483ns = ( 20.951 - 13.468 ) 
    Source Clock Delay      (SCD):    8.267ns
    Clock Pessimism Removal (CPR):    0.664ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           2.469     3.908    FPGA2_inst/clocking_2_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.996 r  FPGA2_inst/clocking_2_inst/MMCME2_BASE_pixelx5_inst/CLKOUT0
                         net (fo=1, routed)           1.025     5.021    FPGA2_inst/clocking_2_inst/mmcm_clock_out
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.511     5.532 r  FPGA2_inst/clocking_2_inst/BUFR_pixel_clk_x5_inst/O
                         net (fo=9, routed)           0.911     6.443    FPGA2_inst/clocking_2_inst/CLK_I_X5
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.982     7.425 r  FPGA2_inst/clocking_2_inst/BUFR_pixel_clk_inst/O
                         net (fo=207, routed)         0.842     8.267    FPGA2_inst/RAM_inst1/pixel_clk
    RAMB36_X0Y0          RAMB36E1                                     r  FPGA2_inst/RAM_inst1/UNISIM_RAM0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y0          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[17])
                                                      2.454    10.721 r  FPGA2_inst/RAM_inst1/UNISIM_RAM0/DOADO[17]
                         net (fo=3, routed)           1.144    11.865    FPGA2_inst/RAM_inst1/DOADO[13]
    SLICE_X8Y0           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    12.502 r  FPGA2_inst/RAM_inst1/r_out4_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    12.502    FPGA2_inst/RAM_inst1/r_out4_carry_i_10_n_0
    SLICE_X8Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.619 r  FPGA2_inst/RAM_inst1/r_out4_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000    12.619    FPGA2_inst/RAM_inst1/r_out4_carry_i_9_n_0
    SLICE_X8Y2           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.838 r  FPGA2_inst/RAM_inst1/r_out4_carry__0_i_10/O[0]
                         net (fo=2, routed)           1.045    13.883    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/UNISIM_RAM0_0[0]
    SLICE_X6Y2           LUT4 (Prop_lut4_I2_O)        0.295    14.178 r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/r_out4_carry__0_i_8/O
                         net (fo=1, routed)           0.000    14.178    FPGA2_inst/hdmi_driver_inst/image_driver_inst/queue_reg[15][hCounter][10]_0[0]
    SLICE_X6Y2           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    14.691 f  FPGA2_inst/hdmi_driver_inst/image_driver_inst/r_out4_carry__0/CO[3]
                         net (fo=24, routed)          2.125    16.817    FPGA2_inst/hdmi_driver_inst/image_driver_inst/r_out4_carry__0_n_0
    SLICE_X4Y14          LUT5 (Prop_lut5_I2_O)        0.124    16.941 r  FPGA2_inst/hdmi_driver_inst/image_driver_inst/r_out[2]_i_1/O
                         net (fo=1, routed)           0.000    16.941    FPGA2_inst/hdmi_driver_inst/image_driver_inst/r_out[2]_i_1_n_0
    SLICE_X4Y14          FDSE                                         r  FPGA2_inst/hdmi_driver_inst/image_driver_inst/r_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                     13.468    13.468 r  
    L5                                                0.000    13.468 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.468    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.369    14.837 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           2.127    16.964    FPGA2_inst/clocking_2_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    17.047 r  FPGA2_inst/clocking_2_inst/MMCME2_BASE_pixelx5_inst/CLKOUT0
                         net (fo=1, routed)           0.960    18.007    FPGA2_inst/clocking_2_inst/mmcm_clock_out
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.486    18.493 r  FPGA2_inst/clocking_2_inst/BUFR_pixel_clk_x5_inst/O
                         net (fo=9, routed)           0.835    19.327    FPGA2_inst/clocking_2_inst/CLK_I_X5
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.918    20.245 r  FPGA2_inst/clocking_2_inst/BUFR_pixel_clk_inst/O
                         net (fo=207, routed)         0.706    20.951    FPGA2_inst/hdmi_driver_inst/image_driver_inst/pixel_clk
    SLICE_X4Y14          FDSE                                         r  FPGA2_inst/hdmi_driver_inst/image_driver_inst/r_out_reg[2]/C
                         clock pessimism              0.664    21.616    
                         clock uncertainty           -0.099    21.517    
    SLICE_X4Y14          FDSE (Setup_fdse_C_D)        0.029    21.546    FPGA2_inst/hdmi_driver_inst/image_driver_inst/r_out_reg[2]
  -------------------------------------------------------------------
                         required time                         21.546    
                         arrival time                         -16.941    
  -------------------------------------------------------------------
                         slack                                  4.605    

Slack (MET) :             4.616ns  (required time - arrival time)
  Source:                 FPGA2_inst/RAM_inst1/UNISIM_RAM0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by pixel_clk  {rise@0.000ns fall@5.387ns period=13.468ns})
  Destination:            FPGA2_inst/hdmi_driver_inst/image_driver_inst/r_out_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by pixel_clk  {rise@0.000ns fall@5.387ns period=13.468ns})
  Path Group:             pixel_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (pixel_clk rise@13.468ns - pixel_clk rise@0.000ns)
  Data Path Delay:        8.663ns  (logic 4.359ns (50.319%)  route 4.304ns (49.681%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.483ns = ( 20.951 - 13.468 ) 
    Source Clock Delay      (SCD):    8.267ns
    Clock Pessimism Removal (CPR):    0.664ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           2.469     3.908    FPGA2_inst/clocking_2_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.996 r  FPGA2_inst/clocking_2_inst/MMCME2_BASE_pixelx5_inst/CLKOUT0
                         net (fo=1, routed)           1.025     5.021    FPGA2_inst/clocking_2_inst/mmcm_clock_out
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.511     5.532 r  FPGA2_inst/clocking_2_inst/BUFR_pixel_clk_x5_inst/O
                         net (fo=9, routed)           0.911     6.443    FPGA2_inst/clocking_2_inst/CLK_I_X5
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.982     7.425 r  FPGA2_inst/clocking_2_inst/BUFR_pixel_clk_inst/O
                         net (fo=207, routed)         0.842     8.267    FPGA2_inst/RAM_inst1/pixel_clk
    RAMB36_X0Y0          RAMB36E1                                     r  FPGA2_inst/RAM_inst1/UNISIM_RAM0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y0          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[17])
                                                      2.454    10.721 r  FPGA2_inst/RAM_inst1/UNISIM_RAM0/DOADO[17]
                         net (fo=3, routed)           1.144    11.865    FPGA2_inst/RAM_inst1/DOADO[13]
    SLICE_X8Y0           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    12.502 r  FPGA2_inst/RAM_inst1/r_out4_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    12.502    FPGA2_inst/RAM_inst1/r_out4_carry_i_10_n_0
    SLICE_X8Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.619 r  FPGA2_inst/RAM_inst1/r_out4_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000    12.619    FPGA2_inst/RAM_inst1/r_out4_carry_i_9_n_0
    SLICE_X8Y2           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.838 r  FPGA2_inst/RAM_inst1/r_out4_carry__0_i_10/O[0]
                         net (fo=2, routed)           1.045    13.883    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/UNISIM_RAM0_0[0]
    SLICE_X6Y2           LUT4 (Prop_lut4_I2_O)        0.295    14.178 r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/r_out4_carry__0_i_8/O
                         net (fo=1, routed)           0.000    14.178    FPGA2_inst/hdmi_driver_inst/image_driver_inst/queue_reg[15][hCounter][10]_0[0]
    SLICE_X6Y2           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    14.691 f  FPGA2_inst/hdmi_driver_inst/image_driver_inst/r_out4_carry__0/CO[3]
                         net (fo=24, routed)          2.114    16.806    FPGA2_inst/hdmi_driver_inst/image_driver_inst/r_out4_carry__0_n_0
    SLICE_X5Y14          LUT5 (Prop_lut5_I2_O)        0.124    16.930 r  FPGA2_inst/hdmi_driver_inst/image_driver_inst/r_out[4]_i_1/O
                         net (fo=1, routed)           0.000    16.930    FPGA2_inst/hdmi_driver_inst/image_driver_inst/r_out[4]_i_1_n_0
    SLICE_X5Y14          FDSE                                         r  FPGA2_inst/hdmi_driver_inst/image_driver_inst/r_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                     13.468    13.468 r  
    L5                                                0.000    13.468 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.468    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.369    14.837 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           2.127    16.964    FPGA2_inst/clocking_2_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    17.047 r  FPGA2_inst/clocking_2_inst/MMCME2_BASE_pixelx5_inst/CLKOUT0
                         net (fo=1, routed)           0.960    18.007    FPGA2_inst/clocking_2_inst/mmcm_clock_out
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.486    18.493 r  FPGA2_inst/clocking_2_inst/BUFR_pixel_clk_x5_inst/O
                         net (fo=9, routed)           0.835    19.327    FPGA2_inst/clocking_2_inst/CLK_I_X5
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.918    20.245 r  FPGA2_inst/clocking_2_inst/BUFR_pixel_clk_inst/O
                         net (fo=207, routed)         0.706    20.951    FPGA2_inst/hdmi_driver_inst/image_driver_inst/pixel_clk
    SLICE_X5Y14          FDSE                                         r  FPGA2_inst/hdmi_driver_inst/image_driver_inst/r_out_reg[4]/C
                         clock pessimism              0.664    21.616    
                         clock uncertainty           -0.099    21.517    
    SLICE_X5Y14          FDSE (Setup_fdse_C_D)        0.029    21.546    FPGA2_inst/hdmi_driver_inst/image_driver_inst/r_out_reg[4]
  -------------------------------------------------------------------
                         required time                         21.546    
                         arrival time                         -16.930    
  -------------------------------------------------------------------
                         slack                                  4.616    

Slack (MET) :             4.620ns  (required time - arrival time)
  Source:                 FPGA2_inst/RAM_inst1/UNISIM_RAM0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by pixel_clk  {rise@0.000ns fall@5.387ns period=13.468ns})
  Destination:            FPGA2_inst/hdmi_driver_inst/image_driver_inst/r_out_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by pixel_clk  {rise@0.000ns fall@5.387ns period=13.468ns})
  Path Group:             pixel_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (pixel_clk rise@13.468ns - pixel_clk rise@0.000ns)
  Data Path Delay:        8.661ns  (logic 4.359ns (50.331%)  route 4.302ns (49.669%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.483ns = ( 20.951 - 13.468 ) 
    Source Clock Delay      (SCD):    8.267ns
    Clock Pessimism Removal (CPR):    0.664ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           2.469     3.908    FPGA2_inst/clocking_2_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.996 r  FPGA2_inst/clocking_2_inst/MMCME2_BASE_pixelx5_inst/CLKOUT0
                         net (fo=1, routed)           1.025     5.021    FPGA2_inst/clocking_2_inst/mmcm_clock_out
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.511     5.532 r  FPGA2_inst/clocking_2_inst/BUFR_pixel_clk_x5_inst/O
                         net (fo=9, routed)           0.911     6.443    FPGA2_inst/clocking_2_inst/CLK_I_X5
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.982     7.425 r  FPGA2_inst/clocking_2_inst/BUFR_pixel_clk_inst/O
                         net (fo=207, routed)         0.842     8.267    FPGA2_inst/RAM_inst1/pixel_clk
    RAMB36_X0Y0          RAMB36E1                                     r  FPGA2_inst/RAM_inst1/UNISIM_RAM0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y0          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[17])
                                                      2.454    10.721 r  FPGA2_inst/RAM_inst1/UNISIM_RAM0/DOADO[17]
                         net (fo=3, routed)           1.144    11.865    FPGA2_inst/RAM_inst1/DOADO[13]
    SLICE_X8Y0           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    12.502 r  FPGA2_inst/RAM_inst1/r_out4_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    12.502    FPGA2_inst/RAM_inst1/r_out4_carry_i_10_n_0
    SLICE_X8Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.619 r  FPGA2_inst/RAM_inst1/r_out4_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000    12.619    FPGA2_inst/RAM_inst1/r_out4_carry_i_9_n_0
    SLICE_X8Y2           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.838 r  FPGA2_inst/RAM_inst1/r_out4_carry__0_i_10/O[0]
                         net (fo=2, routed)           1.045    13.883    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/UNISIM_RAM0_0[0]
    SLICE_X6Y2           LUT4 (Prop_lut4_I2_O)        0.295    14.178 r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/r_out4_carry__0_i_8/O
                         net (fo=1, routed)           0.000    14.178    FPGA2_inst/hdmi_driver_inst/image_driver_inst/queue_reg[15][hCounter][10]_0[0]
    SLICE_X6Y2           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    14.691 f  FPGA2_inst/hdmi_driver_inst/image_driver_inst/r_out4_carry__0/CO[3]
                         net (fo=24, routed)          2.112    16.804    FPGA2_inst/hdmi_driver_inst/image_driver_inst/r_out4_carry__0_n_0
    SLICE_X5Y14          LUT5 (Prop_lut5_I2_O)        0.124    16.928 r  FPGA2_inst/hdmi_driver_inst/image_driver_inst/r_out[5]_i_1/O
                         net (fo=1, routed)           0.000    16.928    FPGA2_inst/hdmi_driver_inst/image_driver_inst/r_out[5]_i_1_n_0
    SLICE_X5Y14          FDSE                                         r  FPGA2_inst/hdmi_driver_inst/image_driver_inst/r_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                     13.468    13.468 r  
    L5                                                0.000    13.468 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.468    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.369    14.837 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           2.127    16.964    FPGA2_inst/clocking_2_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    17.047 r  FPGA2_inst/clocking_2_inst/MMCME2_BASE_pixelx5_inst/CLKOUT0
                         net (fo=1, routed)           0.960    18.007    FPGA2_inst/clocking_2_inst/mmcm_clock_out
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.486    18.493 r  FPGA2_inst/clocking_2_inst/BUFR_pixel_clk_x5_inst/O
                         net (fo=9, routed)           0.835    19.327    FPGA2_inst/clocking_2_inst/CLK_I_X5
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.918    20.245 r  FPGA2_inst/clocking_2_inst/BUFR_pixel_clk_inst/O
                         net (fo=207, routed)         0.706    20.951    FPGA2_inst/hdmi_driver_inst/image_driver_inst/pixel_clk
    SLICE_X5Y14          FDSE                                         r  FPGA2_inst/hdmi_driver_inst/image_driver_inst/r_out_reg[5]/C
                         clock pessimism              0.664    21.616    
                         clock uncertainty           -0.099    21.517    
    SLICE_X5Y14          FDSE (Setup_fdse_C_D)        0.031    21.548    FPGA2_inst/hdmi_driver_inst/image_driver_inst/r_out_reg[5]
  -------------------------------------------------------------------
                         required time                         21.548    
                         arrival time                         -16.928    
  -------------------------------------------------------------------
                         slack                                  4.620    

Slack (MET) :             4.661ns  (required time - arrival time)
  Source:                 FPGA2_inst/RAM_inst1/UNISIM_RAM0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by pixel_clk  {rise@0.000ns fall@5.387ns period=13.468ns})
  Destination:            FPGA2_inst/hdmi_driver_inst/image_driver_inst/g_out_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by pixel_clk  {rise@0.000ns fall@5.387ns period=13.468ns})
  Path Group:             pixel_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (pixel_clk rise@13.468ns - pixel_clk rise@0.000ns)
  Data Path Delay:        8.620ns  (logic 4.359ns (50.566%)  route 4.261ns (49.434%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.484ns = ( 20.952 - 13.468 ) 
    Source Clock Delay      (SCD):    8.267ns
    Clock Pessimism Removal (CPR):    0.664ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           2.469     3.908    FPGA2_inst/clocking_2_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.996 r  FPGA2_inst/clocking_2_inst/MMCME2_BASE_pixelx5_inst/CLKOUT0
                         net (fo=1, routed)           1.025     5.021    FPGA2_inst/clocking_2_inst/mmcm_clock_out
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.511     5.532 r  FPGA2_inst/clocking_2_inst/BUFR_pixel_clk_x5_inst/O
                         net (fo=9, routed)           0.911     6.443    FPGA2_inst/clocking_2_inst/CLK_I_X5
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.982     7.425 r  FPGA2_inst/clocking_2_inst/BUFR_pixel_clk_inst/O
                         net (fo=207, routed)         0.842     8.267    FPGA2_inst/RAM_inst1/pixel_clk
    RAMB36_X0Y0          RAMB36E1                                     r  FPGA2_inst/RAM_inst1/UNISIM_RAM0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y0          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[17])
                                                      2.454    10.721 r  FPGA2_inst/RAM_inst1/UNISIM_RAM0/DOADO[17]
                         net (fo=3, routed)           1.144    11.865    FPGA2_inst/RAM_inst1/DOADO[13]
    SLICE_X8Y0           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    12.502 r  FPGA2_inst/RAM_inst1/r_out4_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    12.502    FPGA2_inst/RAM_inst1/r_out4_carry_i_10_n_0
    SLICE_X8Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.619 r  FPGA2_inst/RAM_inst1/r_out4_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000    12.619    FPGA2_inst/RAM_inst1/r_out4_carry_i_9_n_0
    SLICE_X8Y2           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.838 r  FPGA2_inst/RAM_inst1/r_out4_carry__0_i_10/O[0]
                         net (fo=2, routed)           1.045    13.883    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/UNISIM_RAM0_0[0]
    SLICE_X6Y2           LUT4 (Prop_lut4_I2_O)        0.295    14.178 r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/r_out4_carry__0_i_8/O
                         net (fo=1, routed)           0.000    14.178    FPGA2_inst/hdmi_driver_inst/image_driver_inst/queue_reg[15][hCounter][10]_0[0]
    SLICE_X6Y2           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    14.691 f  FPGA2_inst/hdmi_driver_inst/image_driver_inst/r_out4_carry__0/CO[3]
                         net (fo=24, routed)          2.072    16.763    FPGA2_inst/hdmi_driver_inst/image_driver_inst/r_out4_carry__0_n_0
    SLICE_X3Y9           LUT5 (Prop_lut5_I2_O)        0.124    16.887 r  FPGA2_inst/hdmi_driver_inst/image_driver_inst/g_out[3]_i_1/O
                         net (fo=1, routed)           0.000    16.887    FPGA2_inst/hdmi_driver_inst/image_driver_inst/g_out[3]_i_1_n_0
    SLICE_X3Y9           FDSE                                         r  FPGA2_inst/hdmi_driver_inst/image_driver_inst/g_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                     13.468    13.468 r  
    L5                                                0.000    13.468 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.468    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.369    14.837 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           2.127    16.964    FPGA2_inst/clocking_2_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    17.047 r  FPGA2_inst/clocking_2_inst/MMCME2_BASE_pixelx5_inst/CLKOUT0
                         net (fo=1, routed)           0.960    18.007    FPGA2_inst/clocking_2_inst/mmcm_clock_out
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.486    18.493 r  FPGA2_inst/clocking_2_inst/BUFR_pixel_clk_x5_inst/O
                         net (fo=9, routed)           0.835    19.327    FPGA2_inst/clocking_2_inst/CLK_I_X5
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.918    20.245 r  FPGA2_inst/clocking_2_inst/BUFR_pixel_clk_inst/O
                         net (fo=207, routed)         0.707    20.952    FPGA2_inst/hdmi_driver_inst/image_driver_inst/pixel_clk
    SLICE_X3Y9           FDSE                                         r  FPGA2_inst/hdmi_driver_inst/image_driver_inst/g_out_reg[3]/C
                         clock pessimism              0.664    21.617    
                         clock uncertainty           -0.099    21.518    
    SLICE_X3Y9           FDSE (Setup_fdse_C_D)        0.031    21.549    FPGA2_inst/hdmi_driver_inst/image_driver_inst/g_out_reg[3]
  -------------------------------------------------------------------
                         required time                         21.549    
                         arrival time                         -16.887    
  -------------------------------------------------------------------
                         slack                                  4.661    

Slack (MET) :             4.666ns  (required time - arrival time)
  Source:                 FPGA2_inst/RAM_inst1/UNISIM_RAM0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by pixel_clk  {rise@0.000ns fall@5.387ns period=13.468ns})
  Destination:            FPGA2_inst/hdmi_driver_inst/image_driver_inst/r_out_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by pixel_clk  {rise@0.000ns fall@5.387ns period=13.468ns})
  Path Group:             pixel_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (pixel_clk rise@13.468ns - pixel_clk rise@0.000ns)
  Data Path Delay:        8.611ns  (logic 4.439ns (51.551%)  route 4.172ns (48.449%))
  Logic Levels:           6  (CARRY4=3 LUT1=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.481ns = ( 20.949 - 13.468 ) 
    Source Clock Delay      (SCD):    8.267ns
    Clock Pessimism Removal (CPR):    0.664ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           2.469     3.908    FPGA2_inst/clocking_2_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.996 r  FPGA2_inst/clocking_2_inst/MMCME2_BASE_pixelx5_inst/CLKOUT0
                         net (fo=1, routed)           1.025     5.021    FPGA2_inst/clocking_2_inst/mmcm_clock_out
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.511     5.532 r  FPGA2_inst/clocking_2_inst/BUFR_pixel_clk_x5_inst/O
                         net (fo=9, routed)           0.911     6.443    FPGA2_inst/clocking_2_inst/CLK_I_X5
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.982     7.425 r  FPGA2_inst/clocking_2_inst/BUFR_pixel_clk_inst/O
                         net (fo=207, routed)         0.842     8.267    FPGA2_inst/RAM_inst1/pixel_clk
    RAMB36_X0Y0          RAMB36E1                                     r  FPGA2_inst/RAM_inst1/UNISIM_RAM0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y0          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[6])
                                                      2.454    10.721 f  FPGA2_inst/RAM_inst1/UNISIM_RAM0/DOADO[6]
                         net (fo=4, routed)           1.392    12.113    FPGA2_inst/RAM_inst1/DOADO[6]
    SLICE_X5Y3           LUT1 (Prop_lut1_I0_O)        0.124    12.237 r  FPGA2_inst/RAM_inst1/r_out2_carry_i_11/O
                         net (fo=1, routed)           0.000    12.237    FPGA2_inst/RAM_inst1/r_out2_carry_i_11_n_0
    SLICE_X5Y3           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.787 r  FPGA2_inst/RAM_inst1/r_out2_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000    12.787    FPGA2_inst/RAM_inst1/r_out2_carry_i_9_n_0
    SLICE_X5Y4           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.121 r  FPGA2_inst/RAM_inst1/r_out2_carry__0_i_10/O[1]
                         net (fo=2, routed)           0.812    13.933    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/UNISIM_RAM0_3[1]
    SLICE_X4Y3           LUT4 (Prop_lut4_I0_O)        0.303    14.236 r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/r_out2_carry__0_i_7/O
                         net (fo=1, routed)           0.000    14.236    FPGA2_inst/hdmi_driver_inst/image_driver_inst/queue_reg[15][vCounter][10]_1[1]
    SLICE_X4Y3           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.786 f  FPGA2_inst/hdmi_driver_inst/image_driver_inst/r_out2_carry__0/CO[3]
                         net (fo=24, routed)          1.968    16.754    FPGA2_inst/hdmi_driver_inst/image_driver_inst/r_out2_carry__0_n_0
    SLICE_X3Y14          LUT5 (Prop_lut5_I4_O)        0.124    16.878 r  FPGA2_inst/hdmi_driver_inst/image_driver_inst/r_out[0]_i_1/O
                         net (fo=1, routed)           0.000    16.878    FPGA2_inst/hdmi_driver_inst/image_driver_inst/r_out[0]_i_1_n_0
    SLICE_X3Y14          FDSE                                         r  FPGA2_inst/hdmi_driver_inst/image_driver_inst/r_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                     13.468    13.468 r  
    L5                                                0.000    13.468 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.468    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.369    14.837 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           2.127    16.964    FPGA2_inst/clocking_2_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    17.047 r  FPGA2_inst/clocking_2_inst/MMCME2_BASE_pixelx5_inst/CLKOUT0
                         net (fo=1, routed)           0.960    18.007    FPGA2_inst/clocking_2_inst/mmcm_clock_out
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.486    18.493 r  FPGA2_inst/clocking_2_inst/BUFR_pixel_clk_x5_inst/O
                         net (fo=9, routed)           0.835    19.327    FPGA2_inst/clocking_2_inst/CLK_I_X5
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.918    20.245 r  FPGA2_inst/clocking_2_inst/BUFR_pixel_clk_inst/O
                         net (fo=207, routed)         0.704    20.949    FPGA2_inst/hdmi_driver_inst/image_driver_inst/pixel_clk
    SLICE_X3Y14          FDSE                                         r  FPGA2_inst/hdmi_driver_inst/image_driver_inst/r_out_reg[0]/C
                         clock pessimism              0.664    21.614    
                         clock uncertainty           -0.099    21.515    
    SLICE_X3Y14          FDSE (Setup_fdse_C_D)        0.029    21.544    FPGA2_inst/hdmi_driver_inst/image_driver_inst/r_out_reg[0]
  -------------------------------------------------------------------
                         required time                         21.544    
                         arrival time                         -16.878    
  -------------------------------------------------------------------
                         slack                                  4.666    

Slack (MET) :             4.670ns  (required time - arrival time)
  Source:                 FPGA2_inst/RAM_inst1/UNISIM_RAM0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by pixel_clk  {rise@0.000ns fall@5.387ns period=13.468ns})
  Destination:            FPGA2_inst/hdmi_driver_inst/image_driver_inst/r_out_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by pixel_clk  {rise@0.000ns fall@5.387ns period=13.468ns})
  Path Group:             pixel_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (pixel_clk rise@13.468ns - pixel_clk rise@0.000ns)
  Data Path Delay:        8.609ns  (logic 4.439ns (51.563%)  route 4.170ns (48.437%))
  Logic Levels:           6  (CARRY4=3 LUT1=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.481ns = ( 20.949 - 13.468 ) 
    Source Clock Delay      (SCD):    8.267ns
    Clock Pessimism Removal (CPR):    0.664ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           2.469     3.908    FPGA2_inst/clocking_2_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.996 r  FPGA2_inst/clocking_2_inst/MMCME2_BASE_pixelx5_inst/CLKOUT0
                         net (fo=1, routed)           1.025     5.021    FPGA2_inst/clocking_2_inst/mmcm_clock_out
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.511     5.532 r  FPGA2_inst/clocking_2_inst/BUFR_pixel_clk_x5_inst/O
                         net (fo=9, routed)           0.911     6.443    FPGA2_inst/clocking_2_inst/CLK_I_X5
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.982     7.425 r  FPGA2_inst/clocking_2_inst/BUFR_pixel_clk_inst/O
                         net (fo=207, routed)         0.842     8.267    FPGA2_inst/RAM_inst1/pixel_clk
    RAMB36_X0Y0          RAMB36E1                                     r  FPGA2_inst/RAM_inst1/UNISIM_RAM0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y0          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[6])
                                                      2.454    10.721 f  FPGA2_inst/RAM_inst1/UNISIM_RAM0/DOADO[6]
                         net (fo=4, routed)           1.392    12.113    FPGA2_inst/RAM_inst1/DOADO[6]
    SLICE_X5Y3           LUT1 (Prop_lut1_I0_O)        0.124    12.237 r  FPGA2_inst/RAM_inst1/r_out2_carry_i_11/O
                         net (fo=1, routed)           0.000    12.237    FPGA2_inst/RAM_inst1/r_out2_carry_i_11_n_0
    SLICE_X5Y3           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.787 r  FPGA2_inst/RAM_inst1/r_out2_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000    12.787    FPGA2_inst/RAM_inst1/r_out2_carry_i_9_n_0
    SLICE_X5Y4           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.121 r  FPGA2_inst/RAM_inst1/r_out2_carry__0_i_10/O[1]
                         net (fo=2, routed)           0.812    13.933    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/UNISIM_RAM0_3[1]
    SLICE_X4Y3           LUT4 (Prop_lut4_I0_O)        0.303    14.236 r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/r_out2_carry__0_i_7/O
                         net (fo=1, routed)           0.000    14.236    FPGA2_inst/hdmi_driver_inst/image_driver_inst/queue_reg[15][vCounter][10]_1[1]
    SLICE_X4Y3           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.786 f  FPGA2_inst/hdmi_driver_inst/image_driver_inst/r_out2_carry__0/CO[3]
                         net (fo=24, routed)          1.966    16.752    FPGA2_inst/hdmi_driver_inst/image_driver_inst/r_out2_carry__0_n_0
    SLICE_X3Y14          LUT5 (Prop_lut5_I4_O)        0.124    16.876 r  FPGA2_inst/hdmi_driver_inst/image_driver_inst/r_out[1]_i_1/O
                         net (fo=1, routed)           0.000    16.876    FPGA2_inst/hdmi_driver_inst/image_driver_inst/r_out[1]_i_1_n_0
    SLICE_X3Y14          FDSE                                         r  FPGA2_inst/hdmi_driver_inst/image_driver_inst/r_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                     13.468    13.468 r  
    L5                                                0.000    13.468 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.468    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.369    14.837 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           2.127    16.964    FPGA2_inst/clocking_2_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    17.047 r  FPGA2_inst/clocking_2_inst/MMCME2_BASE_pixelx5_inst/CLKOUT0
                         net (fo=1, routed)           0.960    18.007    FPGA2_inst/clocking_2_inst/mmcm_clock_out
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.486    18.493 r  FPGA2_inst/clocking_2_inst/BUFR_pixel_clk_x5_inst/O
                         net (fo=9, routed)           0.835    19.327    FPGA2_inst/clocking_2_inst/CLK_I_X5
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.918    20.245 r  FPGA2_inst/clocking_2_inst/BUFR_pixel_clk_inst/O
                         net (fo=207, routed)         0.704    20.949    FPGA2_inst/hdmi_driver_inst/image_driver_inst/pixel_clk
    SLICE_X3Y14          FDSE                                         r  FPGA2_inst/hdmi_driver_inst/image_driver_inst/r_out_reg[1]/C
                         clock pessimism              0.664    21.614    
                         clock uncertainty           -0.099    21.515    
    SLICE_X3Y14          FDSE (Setup_fdse_C_D)        0.031    21.546    FPGA2_inst/hdmi_driver_inst/image_driver_inst/r_out_reg[1]
  -------------------------------------------------------------------
                         required time                         21.546    
                         arrival time                         -16.876    
  -------------------------------------------------------------------
                         slack                                  4.670    

Slack (MET) :             4.684ns  (required time - arrival time)
  Source:                 FPGA2_inst/RAM_inst1/UNISIM_RAM0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by pixel_clk  {rise@0.000ns fall@5.387ns period=13.468ns})
  Destination:            FPGA2_inst/hdmi_driver_inst/image_driver_inst/r_out_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by pixel_clk  {rise@0.000ns fall@5.387ns period=13.468ns})
  Path Group:             pixel_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (pixel_clk rise@13.468ns - pixel_clk rise@0.000ns)
  Data Path Delay:        8.596ns  (logic 4.359ns (50.707%)  route 4.237ns (49.293%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.483ns = ( 20.951 - 13.468 ) 
    Source Clock Delay      (SCD):    8.267ns
    Clock Pessimism Removal (CPR):    0.664ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           2.469     3.908    FPGA2_inst/clocking_2_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.996 r  FPGA2_inst/clocking_2_inst/MMCME2_BASE_pixelx5_inst/CLKOUT0
                         net (fo=1, routed)           1.025     5.021    FPGA2_inst/clocking_2_inst/mmcm_clock_out
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.511     5.532 r  FPGA2_inst/clocking_2_inst/BUFR_pixel_clk_x5_inst/O
                         net (fo=9, routed)           0.911     6.443    FPGA2_inst/clocking_2_inst/CLK_I_X5
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.982     7.425 r  FPGA2_inst/clocking_2_inst/BUFR_pixel_clk_inst/O
                         net (fo=207, routed)         0.842     8.267    FPGA2_inst/RAM_inst1/pixel_clk
    RAMB36_X0Y0          RAMB36E1                                     r  FPGA2_inst/RAM_inst1/UNISIM_RAM0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y0          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[17])
                                                      2.454    10.721 r  FPGA2_inst/RAM_inst1/UNISIM_RAM0/DOADO[17]
                         net (fo=3, routed)           1.144    11.865    FPGA2_inst/RAM_inst1/DOADO[13]
    SLICE_X8Y0           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    12.502 r  FPGA2_inst/RAM_inst1/r_out4_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    12.502    FPGA2_inst/RAM_inst1/r_out4_carry_i_10_n_0
    SLICE_X8Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.619 r  FPGA2_inst/RAM_inst1/r_out4_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000    12.619    FPGA2_inst/RAM_inst1/r_out4_carry_i_9_n_0
    SLICE_X8Y2           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.838 r  FPGA2_inst/RAM_inst1/r_out4_carry__0_i_10/O[0]
                         net (fo=2, routed)           1.045    13.883    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/UNISIM_RAM0_0[0]
    SLICE_X6Y2           LUT4 (Prop_lut4_I2_O)        0.295    14.178 r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/r_out4_carry__0_i_8/O
                         net (fo=1, routed)           0.000    14.178    FPGA2_inst/hdmi_driver_inst/image_driver_inst/queue_reg[15][hCounter][10]_0[0]
    SLICE_X6Y2           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    14.691 f  FPGA2_inst/hdmi_driver_inst/image_driver_inst/r_out4_carry__0/CO[3]
                         net (fo=24, routed)          2.048    16.739    FPGA2_inst/hdmi_driver_inst/image_driver_inst/r_out4_carry__0_n_0
    SLICE_X4Y14          LUT5 (Prop_lut5_I2_O)        0.124    16.863 r  FPGA2_inst/hdmi_driver_inst/image_driver_inst/r_out[3]_i_1/O
                         net (fo=1, routed)           0.000    16.863    FPGA2_inst/hdmi_driver_inst/image_driver_inst/r_out[3]_i_1_n_0
    SLICE_X4Y14          FDSE                                         r  FPGA2_inst/hdmi_driver_inst/image_driver_inst/r_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                     13.468    13.468 r  
    L5                                                0.000    13.468 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.468    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.369    14.837 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           2.127    16.964    FPGA2_inst/clocking_2_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    17.047 r  FPGA2_inst/clocking_2_inst/MMCME2_BASE_pixelx5_inst/CLKOUT0
                         net (fo=1, routed)           0.960    18.007    FPGA2_inst/clocking_2_inst/mmcm_clock_out
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.486    18.493 r  FPGA2_inst/clocking_2_inst/BUFR_pixel_clk_x5_inst/O
                         net (fo=9, routed)           0.835    19.327    FPGA2_inst/clocking_2_inst/CLK_I_X5
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.918    20.245 r  FPGA2_inst/clocking_2_inst/BUFR_pixel_clk_inst/O
                         net (fo=207, routed)         0.706    20.951    FPGA2_inst/hdmi_driver_inst/image_driver_inst/pixel_clk
    SLICE_X4Y14          FDSE                                         r  FPGA2_inst/hdmi_driver_inst/image_driver_inst/r_out_reg[3]/C
                         clock pessimism              0.664    21.616    
                         clock uncertainty           -0.099    21.517    
    SLICE_X4Y14          FDSE (Setup_fdse_C_D)        0.031    21.548    FPGA2_inst/hdmi_driver_inst/image_driver_inst/r_out_reg[3]
  -------------------------------------------------------------------
                         required time                         21.548    
                         arrival time                         -16.863    
  -------------------------------------------------------------------
                         slack                                  4.684    

Slack (MET) :             4.770ns  (required time - arrival time)
  Source:                 FPGA2_inst/RAM_inst1/UNISIM_RAM0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by pixel_clk  {rise@0.000ns fall@5.387ns period=13.468ns})
  Destination:            FPGA2_inst/hdmi_driver_inst/image_driver_inst/b_out_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by pixel_clk  {rise@0.000ns fall@5.387ns period=13.468ns})
  Path Group:             pixel_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (pixel_clk rise@13.468ns - pixel_clk rise@0.000ns)
  Data Path Delay:        8.508ns  (logic 4.439ns (52.176%)  route 4.069ns (47.824%))
  Logic Levels:           6  (CARRY4=3 LUT1=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.482ns = ( 20.950 - 13.468 ) 
    Source Clock Delay      (SCD):    8.267ns
    Clock Pessimism Removal (CPR):    0.664ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           2.469     3.908    FPGA2_inst/clocking_2_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.996 r  FPGA2_inst/clocking_2_inst/MMCME2_BASE_pixelx5_inst/CLKOUT0
                         net (fo=1, routed)           1.025     5.021    FPGA2_inst/clocking_2_inst/mmcm_clock_out
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.511     5.532 r  FPGA2_inst/clocking_2_inst/BUFR_pixel_clk_x5_inst/O
                         net (fo=9, routed)           0.911     6.443    FPGA2_inst/clocking_2_inst/CLK_I_X5
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.982     7.425 r  FPGA2_inst/clocking_2_inst/BUFR_pixel_clk_inst/O
                         net (fo=207, routed)         0.842     8.267    FPGA2_inst/RAM_inst1/pixel_clk
    RAMB36_X0Y0          RAMB36E1                                     r  FPGA2_inst/RAM_inst1/UNISIM_RAM0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y0          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[6])
                                                      2.454    10.721 f  FPGA2_inst/RAM_inst1/UNISIM_RAM0/DOADO[6]
                         net (fo=4, routed)           1.392    12.113    FPGA2_inst/RAM_inst1/DOADO[6]
    SLICE_X5Y3           LUT1 (Prop_lut1_I0_O)        0.124    12.237 r  FPGA2_inst/RAM_inst1/r_out2_carry_i_11/O
                         net (fo=1, routed)           0.000    12.237    FPGA2_inst/RAM_inst1/r_out2_carry_i_11_n_0
    SLICE_X5Y3           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.787 r  FPGA2_inst/RAM_inst1/r_out2_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000    12.787    FPGA2_inst/RAM_inst1/r_out2_carry_i_9_n_0
    SLICE_X5Y4           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.121 r  FPGA2_inst/RAM_inst1/r_out2_carry__0_i_10/O[1]
                         net (fo=2, routed)           0.812    13.933    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/UNISIM_RAM0_3[1]
    SLICE_X4Y3           LUT4 (Prop_lut4_I0_O)        0.303    14.236 r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/r_out2_carry__0_i_7/O
                         net (fo=1, routed)           0.000    14.236    FPGA2_inst/hdmi_driver_inst/image_driver_inst/queue_reg[15][vCounter][10]_1[1]
    SLICE_X4Y3           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.786 f  FPGA2_inst/hdmi_driver_inst/image_driver_inst/r_out2_carry__0/CO[3]
                         net (fo=24, routed)          1.865    16.651    FPGA2_inst/hdmi_driver_inst/image_driver_inst/r_out2_carry__0_n_0
    SLICE_X3Y12          LUT5 (Prop_lut5_I4_O)        0.124    16.775 r  FPGA2_inst/hdmi_driver_inst/image_driver_inst/b_out[6]_i_1/O
                         net (fo=1, routed)           0.000    16.775    FPGA2_inst/hdmi_driver_inst/image_driver_inst/b_out[6]_i_1_n_0
    SLICE_X3Y12          FDSE                                         r  FPGA2_inst/hdmi_driver_inst/image_driver_inst/b_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                     13.468    13.468 r  
    L5                                                0.000    13.468 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.468    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.369    14.837 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           2.127    16.964    FPGA2_inst/clocking_2_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    17.047 r  FPGA2_inst/clocking_2_inst/MMCME2_BASE_pixelx5_inst/CLKOUT0
                         net (fo=1, routed)           0.960    18.007    FPGA2_inst/clocking_2_inst/mmcm_clock_out
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.486    18.493 r  FPGA2_inst/clocking_2_inst/BUFR_pixel_clk_x5_inst/O
                         net (fo=9, routed)           0.835    19.327    FPGA2_inst/clocking_2_inst/CLK_I_X5
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.918    20.245 r  FPGA2_inst/clocking_2_inst/BUFR_pixel_clk_inst/O
                         net (fo=207, routed)         0.705    20.950    FPGA2_inst/hdmi_driver_inst/image_driver_inst/pixel_clk
    SLICE_X3Y12          FDSE                                         r  FPGA2_inst/hdmi_driver_inst/image_driver_inst/b_out_reg[6]/C
                         clock pessimism              0.664    21.615    
                         clock uncertainty           -0.099    21.516    
    SLICE_X3Y12          FDSE (Setup_fdse_C_D)        0.029    21.545    FPGA2_inst/hdmi_driver_inst/image_driver_inst/b_out_reg[6]
  -------------------------------------------------------------------
                         required time                         21.545    
                         arrival time                         -16.775    
  -------------------------------------------------------------------
                         slack                                  4.770    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][hCounter][4]/C
                            (rising edge-triggered cell FDRE clocked by pixel_clk  {rise@0.000ns fall@5.387ns period=13.468ns})
  Destination:            FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][hCounter][4]_srl14/D
                            (rising edge-triggered cell SRL16E clocked by pixel_clk  {rise@0.000ns fall@5.387ns period=13.468ns})
  Path Group:             pixel_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixel_clk rise@0.000ns - pixel_clk rise@0.000ns)
  Data Path Delay:        0.221ns  (logic 0.141ns (63.753%)  route 0.080ns (36.247%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.440ns
    Source Clock Delay      (SCD):    2.648ns
    Clock Pessimism Removal (CPR):    0.779ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.096     1.303    FPGA2_inst/clocking_2_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.353 r  FPGA2_inst/clocking_2_inst/MMCME2_BASE_pixelx5_inst/CLKOUT0
                         net (fo=1, routed)           0.363     1.716    FPGA2_inst/clocking_2_inst/mmcm_clock_out
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.092     1.809 r  FPGA2_inst/clocking_2_inst/BUFR_pixel_clk_x5_inst/O
                         net (fo=9, routed)           0.306     2.114    FPGA2_inst/clocking_2_inst/CLK_I_X5
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.270     2.384 r  FPGA2_inst/clocking_2_inst/BUFR_pixel_clk_inst/O
                         net (fo=207, routed)         0.264     2.648    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/pixel_clk
    SLICE_X3Y1           FDRE                                         r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][hCounter][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y1           FDRE (Prop_fdre_C_Q)         0.141     2.789 r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][hCounter][4]/Q
                         net (fo=7, routed)           0.080     2.869    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][hCounter][4]
    SLICE_X2Y1           SRL16E                                       r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][hCounter][4]_srl14/D
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.256     1.651    FPGA2_inst/clocking_2_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.704 r  FPGA2_inst/clocking_2_inst/MMCME2_BASE_pixelx5_inst/CLKOUT0
                         net (fo=1, routed)           0.402     2.106    FPGA2_inst/clocking_2_inst/mmcm_clock_out
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.254     2.360 r  FPGA2_inst/clocking_2_inst/BUFR_pixel_clk_x5_inst/O
                         net (fo=9, routed)           0.348     2.708    FPGA2_inst/clocking_2_inst/CLK_I_X5
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.431     3.139 r  FPGA2_inst/clocking_2_inst/BUFR_pixel_clk_inst/O
                         net (fo=207, routed)         0.301     3.440    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/pixel_clk
    SLICE_X2Y1           SRL16E                                       r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][hCounter][4]_srl14/CLK
                         clock pessimism             -0.779     2.661    
    SLICE_X2Y1           SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     2.778    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][hCounter][4]_srl14
  -------------------------------------------------------------------
                         required time                         -2.778    
                         arrival time                           2.869    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 FPGA2_inst/hdmi_driver_inst/dvid_1/TDMS_encoder_blue/e_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by pixel_clk  {rise@0.000ns fall@5.387ns period=13.468ns})
  Destination:            FPGA2_inst/hdmi_driver_inst/dvid_1/latched_blue_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by pixel_clk  {rise@0.000ns fall@5.387ns period=13.468ns})
  Path Group:             pixel_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixel_clk rise@0.000ns - pixel_clk rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.953%)  route 0.058ns (29.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.435ns
    Source Clock Delay      (SCD):    2.644ns
    Clock Pessimism Removal (CPR):    0.791ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.096     1.303    FPGA2_inst/clocking_2_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.353 r  FPGA2_inst/clocking_2_inst/MMCME2_BASE_pixelx5_inst/CLKOUT0
                         net (fo=1, routed)           0.363     1.716    FPGA2_inst/clocking_2_inst/mmcm_clock_out
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.092     1.809 r  FPGA2_inst/clocking_2_inst/BUFR_pixel_clk_x5_inst/O
                         net (fo=9, routed)           0.306     2.114    FPGA2_inst/clocking_2_inst/CLK_I_X5
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.270     2.384 r  FPGA2_inst/clocking_2_inst/BUFR_pixel_clk_inst/O
                         net (fo=207, routed)         0.260     2.644    FPGA2_inst/hdmi_driver_inst/dvid_1/TDMS_encoder_blue/pixel_clk
    SLICE_X0Y12          FDRE                                         r  FPGA2_inst/hdmi_driver_inst/dvid_1/TDMS_encoder_blue/e_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y12          FDRE (Prop_fdre_C_Q)         0.141     2.785 r  FPGA2_inst/hdmi_driver_inst/dvid_1/TDMS_encoder_blue/e_reg[5]/Q
                         net (fo=1, routed)           0.058     2.843    FPGA2_inst/hdmi_driver_inst/dvid_1/TDMS_encoder_blue_n_11
    SLICE_X0Y12          FDRE                                         r  FPGA2_inst/hdmi_driver_inst/dvid_1/latched_blue_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.256     1.651    FPGA2_inst/clocking_2_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.704 r  FPGA2_inst/clocking_2_inst/MMCME2_BASE_pixelx5_inst/CLKOUT0
                         net (fo=1, routed)           0.402     2.106    FPGA2_inst/clocking_2_inst/mmcm_clock_out
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.254     2.360 r  FPGA2_inst/clocking_2_inst/BUFR_pixel_clk_x5_inst/O
                         net (fo=9, routed)           0.348     2.708    FPGA2_inst/clocking_2_inst/CLK_I_X5
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.431     3.139 r  FPGA2_inst/clocking_2_inst/BUFR_pixel_clk_inst/O
                         net (fo=207, routed)         0.296     3.435    FPGA2_inst/hdmi_driver_inst/dvid_1/pixel_clk
    SLICE_X0Y12          FDRE                                         r  FPGA2_inst/hdmi_driver_inst/dvid_1/latched_blue_reg[5]/C
                         clock pessimism             -0.791     2.644    
    SLICE_X0Y12          FDRE (Hold_fdre_C_D)         0.071     2.715    FPGA2_inst/hdmi_driver_inst/dvid_1/latched_blue_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.715    
                         arrival time                           2.843    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 FPGA2_inst/hdmi_driver_inst/dvid_1/TDMS_encoder_blue/e_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by pixel_clk  {rise@0.000ns fall@5.387ns period=13.468ns})
  Destination:            FPGA2_inst/hdmi_driver_inst/dvid_1/latched_blue_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by pixel_clk  {rise@0.000ns fall@5.387ns period=13.468ns})
  Path Group:             pixel_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixel_clk rise@0.000ns - pixel_clk rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.953%)  route 0.058ns (29.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.437ns
    Source Clock Delay      (SCD):    2.645ns
    Clock Pessimism Removal (CPR):    0.792ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.096     1.303    FPGA2_inst/clocking_2_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.353 r  FPGA2_inst/clocking_2_inst/MMCME2_BASE_pixelx5_inst/CLKOUT0
                         net (fo=1, routed)           0.363     1.716    FPGA2_inst/clocking_2_inst/mmcm_clock_out
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.092     1.809 r  FPGA2_inst/clocking_2_inst/BUFR_pixel_clk_x5_inst/O
                         net (fo=9, routed)           0.306     2.114    FPGA2_inst/clocking_2_inst/CLK_I_X5
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.270     2.384 r  FPGA2_inst/clocking_2_inst/BUFR_pixel_clk_inst/O
                         net (fo=207, routed)         0.261     2.645    FPGA2_inst/hdmi_driver_inst/dvid_1/TDMS_encoder_blue/pixel_clk
    SLICE_X0Y11          FDRE                                         r  FPGA2_inst/hdmi_driver_inst/dvid_1/TDMS_encoder_blue/e_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDRE (Prop_fdre_C_Q)         0.141     2.786 r  FPGA2_inst/hdmi_driver_inst/dvid_1/TDMS_encoder_blue/e_reg[8]/Q
                         net (fo=1, routed)           0.058     2.844    FPGA2_inst/hdmi_driver_inst/dvid_1/TDMS_encoder_blue_n_8
    SLICE_X0Y11          FDRE                                         r  FPGA2_inst/hdmi_driver_inst/dvid_1/latched_blue_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.256     1.651    FPGA2_inst/clocking_2_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.704 r  FPGA2_inst/clocking_2_inst/MMCME2_BASE_pixelx5_inst/CLKOUT0
                         net (fo=1, routed)           0.402     2.106    FPGA2_inst/clocking_2_inst/mmcm_clock_out
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.254     2.360 r  FPGA2_inst/clocking_2_inst/BUFR_pixel_clk_x5_inst/O
                         net (fo=9, routed)           0.348     2.708    FPGA2_inst/clocking_2_inst/CLK_I_X5
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.431     3.139 r  FPGA2_inst/clocking_2_inst/BUFR_pixel_clk_inst/O
                         net (fo=207, routed)         0.298     3.437    FPGA2_inst/hdmi_driver_inst/dvid_1/pixel_clk
    SLICE_X0Y11          FDRE                                         r  FPGA2_inst/hdmi_driver_inst/dvid_1/latched_blue_reg[8]/C
                         clock pessimism             -0.792     2.645    
    SLICE_X0Y11          FDRE (Hold_fdre_C_D)         0.071     2.716    FPGA2_inst/hdmi_driver_inst/dvid_1/latched_blue_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.716    
                         arrival time                           2.844    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 FPGA2_inst/hdmi_driver_inst/dvid_1/TDMS_encoder_green/e_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by pixel_clk  {rise@0.000ns fall@5.387ns period=13.468ns})
  Destination:            FPGA2_inst/hdmi_driver_inst/dvid_1/latched_green_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by pixel_clk  {rise@0.000ns fall@5.387ns period=13.468ns})
  Path Group:             pixel_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixel_clk rise@0.000ns - pixel_clk rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.141ns (70.330%)  route 0.059ns (29.670%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.438ns
    Source Clock Delay      (SCD):    2.646ns
    Clock Pessimism Removal (CPR):    0.779ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.096     1.303    FPGA2_inst/clocking_2_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.353 r  FPGA2_inst/clocking_2_inst/MMCME2_BASE_pixelx5_inst/CLKOUT0
                         net (fo=1, routed)           0.363     1.716    FPGA2_inst/clocking_2_inst/mmcm_clock_out
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.092     1.809 r  FPGA2_inst/clocking_2_inst/BUFR_pixel_clk_x5_inst/O
                         net (fo=9, routed)           0.306     2.114    FPGA2_inst/clocking_2_inst/CLK_I_X5
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.270     2.384 r  FPGA2_inst/clocking_2_inst/BUFR_pixel_clk_inst/O
                         net (fo=207, routed)         0.262     2.646    FPGA2_inst/hdmi_driver_inst/dvid_1/TDMS_encoder_green/pixel_clk
    SLICE_X1Y8           FDRE                                         r  FPGA2_inst/hdmi_driver_inst/dvid_1/TDMS_encoder_green/e_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y8           FDRE (Prop_fdre_C_Q)         0.141     2.787 r  FPGA2_inst/hdmi_driver_inst/dvid_1/TDMS_encoder_green/e_reg[3]/Q
                         net (fo=1, routed)           0.059     2.847    FPGA2_inst/hdmi_driver_inst/dvid_1/TDMS_encoder_green_n_13
    SLICE_X0Y8           FDRE                                         r  FPGA2_inst/hdmi_driver_inst/dvid_1/latched_green_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.256     1.651    FPGA2_inst/clocking_2_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.704 r  FPGA2_inst/clocking_2_inst/MMCME2_BASE_pixelx5_inst/CLKOUT0
                         net (fo=1, routed)           0.402     2.106    FPGA2_inst/clocking_2_inst/mmcm_clock_out
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.254     2.360 r  FPGA2_inst/clocking_2_inst/BUFR_pixel_clk_x5_inst/O
                         net (fo=9, routed)           0.348     2.708    FPGA2_inst/clocking_2_inst/CLK_I_X5
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.431     3.139 r  FPGA2_inst/clocking_2_inst/BUFR_pixel_clk_inst/O
                         net (fo=207, routed)         0.299     3.438    FPGA2_inst/hdmi_driver_inst/dvid_1/pixel_clk
    SLICE_X0Y8           FDRE                                         r  FPGA2_inst/hdmi_driver_inst/dvid_1/latched_green_reg[3]/C
                         clock pessimism             -0.779     2.659    
    SLICE_X0Y8           FDRE (Hold_fdre_C_D)         0.047     2.706    FPGA2_inst/hdmi_driver_inst/dvid_1/latched_green_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.706    
                         arrival time                           2.847    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][vCounter][7]/C
                            (rising edge-triggered cell FDRE clocked by pixel_clk  {rise@0.000ns fall@5.387ns period=13.468ns})
  Destination:            FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][vCounter][7]_srl14/D
                            (rising edge-triggered cell SRL16E clocked by pixel_clk  {rise@0.000ns fall@5.387ns period=13.468ns})
  Path Group:             pixel_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixel_clk rise@0.000ns - pixel_clk rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.141ns (40.704%)  route 0.205ns (59.296%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.439ns
    Source Clock Delay      (SCD):    2.649ns
    Clock Pessimism Removal (CPR):    0.770ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.096     1.303    FPGA2_inst/clocking_2_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.353 r  FPGA2_inst/clocking_2_inst/MMCME2_BASE_pixelx5_inst/CLKOUT0
                         net (fo=1, routed)           0.363     1.716    FPGA2_inst/clocking_2_inst/mmcm_clock_out
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.092     1.809 r  FPGA2_inst/clocking_2_inst/BUFR_pixel_clk_x5_inst/O
                         net (fo=9, routed)           0.306     2.114    FPGA2_inst/clocking_2_inst/CLK_I_X5
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.270     2.384 r  FPGA2_inst/clocking_2_inst/BUFR_pixel_clk_inst/O
                         net (fo=207, routed)         0.265     2.649    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/pixel_clk
    SLICE_X7Y4           FDRE                                         r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][vCounter][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y4           FDRE (Prop_fdre_C_Q)         0.141     2.790 r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][vCounter][7]/Q
                         net (fo=8, routed)           0.205     2.995    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][vCounter][7]
    SLICE_X2Y3           SRL16E                                       r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][vCounter][7]_srl14/D
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.256     1.651    FPGA2_inst/clocking_2_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.704 r  FPGA2_inst/clocking_2_inst/MMCME2_BASE_pixelx5_inst/CLKOUT0
                         net (fo=1, routed)           0.402     2.106    FPGA2_inst/clocking_2_inst/mmcm_clock_out
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.254     2.360 r  FPGA2_inst/clocking_2_inst/BUFR_pixel_clk_x5_inst/O
                         net (fo=9, routed)           0.348     2.708    FPGA2_inst/clocking_2_inst/CLK_I_X5
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.431     3.139 r  FPGA2_inst/clocking_2_inst/BUFR_pixel_clk_inst/O
                         net (fo=207, routed)         0.300     3.439    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/pixel_clk
    SLICE_X2Y3           SRL16E                                       r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][vCounter][7]_srl14/CLK
                         clock pessimism             -0.770     2.669    
    SLICE_X2Y3           SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     2.852    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][vCounter][7]_srl14
  -------------------------------------------------------------------
                         required time                         -2.852    
                         arrival time                           2.995    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][hCounter][3]/C
                            (rising edge-triggered cell FDRE clocked by pixel_clk  {rise@0.000ns fall@5.387ns period=13.468ns})
  Destination:            FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][hCounter][3]_srl14/D
                            (rising edge-triggered cell SRL16E clocked by pixel_clk  {rise@0.000ns fall@5.387ns period=13.468ns})
  Path Group:             pixel_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixel_clk rise@0.000ns - pixel_clk rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.141ns (50.852%)  route 0.136ns (49.148%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.440ns
    Source Clock Delay      (SCD):    2.648ns
    Clock Pessimism Removal (CPR):    0.776ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.096     1.303    FPGA2_inst/clocking_2_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.353 r  FPGA2_inst/clocking_2_inst/MMCME2_BASE_pixelx5_inst/CLKOUT0
                         net (fo=1, routed)           0.363     1.716    FPGA2_inst/clocking_2_inst/mmcm_clock_out
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.092     1.809 r  FPGA2_inst/clocking_2_inst/BUFR_pixel_clk_x5_inst/O
                         net (fo=9, routed)           0.306     2.114    FPGA2_inst/clocking_2_inst/CLK_I_X5
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.270     2.384 r  FPGA2_inst/clocking_2_inst/BUFR_pixel_clk_inst/O
                         net (fo=207, routed)         0.264     2.648    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/pixel_clk
    SLICE_X3Y0           FDRE                                         r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][hCounter][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y0           FDRE (Prop_fdre_C_Q)         0.141     2.789 r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][hCounter][3]/Q
                         net (fo=7, routed)           0.136     2.925    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][hCounter][3]
    SLICE_X2Y1           SRL16E                                       r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][hCounter][3]_srl14/D
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.256     1.651    FPGA2_inst/clocking_2_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.704 r  FPGA2_inst/clocking_2_inst/MMCME2_BASE_pixelx5_inst/CLKOUT0
                         net (fo=1, routed)           0.402     2.106    FPGA2_inst/clocking_2_inst/mmcm_clock_out
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.254     2.360 r  FPGA2_inst/clocking_2_inst/BUFR_pixel_clk_x5_inst/O
                         net (fo=9, routed)           0.348     2.708    FPGA2_inst/clocking_2_inst/CLK_I_X5
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.431     3.139 r  FPGA2_inst/clocking_2_inst/BUFR_pixel_clk_inst/O
                         net (fo=207, routed)         0.301     3.440    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/pixel_clk
    SLICE_X2Y1           SRL16E                                       r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][hCounter][3]_srl14/CLK
                         clock pessimism             -0.776     2.664    
    SLICE_X2Y1           SRL16E (Hold_srl16e_CLK_D)
                                                      0.108     2.772    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][hCounter][3]_srl14
  -------------------------------------------------------------------
                         required time                         -2.772    
                         arrival time                           2.925    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][hCounter][5]/C
                            (rising edge-triggered cell FDRE clocked by pixel_clk  {rise@0.000ns fall@5.387ns period=13.468ns})
  Destination:            FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][hCounter][5]_srl14/D
                            (rising edge-triggered cell SRL16E clocked by pixel_clk  {rise@0.000ns fall@5.387ns period=13.468ns})
  Path Group:             pixel_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixel_clk rise@0.000ns - pixel_clk rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.141ns (50.089%)  route 0.140ns (49.911%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.440ns
    Source Clock Delay      (SCD):    2.648ns
    Clock Pessimism Removal (CPR):    0.779ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.096     1.303    FPGA2_inst/clocking_2_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.353 r  FPGA2_inst/clocking_2_inst/MMCME2_BASE_pixelx5_inst/CLKOUT0
                         net (fo=1, routed)           0.363     1.716    FPGA2_inst/clocking_2_inst/mmcm_clock_out
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.092     1.809 r  FPGA2_inst/clocking_2_inst/BUFR_pixel_clk_x5_inst/O
                         net (fo=9, routed)           0.306     2.114    FPGA2_inst/clocking_2_inst/CLK_I_X5
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.270     2.384 r  FPGA2_inst/clocking_2_inst/BUFR_pixel_clk_inst/O
                         net (fo=207, routed)         0.264     2.648    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/pixel_clk
    SLICE_X3Y1           FDRE                                         r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][hCounter][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y1           FDRE (Prop_fdre_C_Q)         0.141     2.789 r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][hCounter][5]/Q
                         net (fo=7, routed)           0.140     2.930    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][hCounter][5]
    SLICE_X2Y1           SRL16E                                       r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][hCounter][5]_srl14/D
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.256     1.651    FPGA2_inst/clocking_2_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.704 r  FPGA2_inst/clocking_2_inst/MMCME2_BASE_pixelx5_inst/CLKOUT0
                         net (fo=1, routed)           0.402     2.106    FPGA2_inst/clocking_2_inst/mmcm_clock_out
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.254     2.360 r  FPGA2_inst/clocking_2_inst/BUFR_pixel_clk_x5_inst/O
                         net (fo=9, routed)           0.348     2.708    FPGA2_inst/clocking_2_inst/CLK_I_X5
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.431     3.139 r  FPGA2_inst/clocking_2_inst/BUFR_pixel_clk_inst/O
                         net (fo=207, routed)         0.301     3.440    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/pixel_clk
    SLICE_X2Y1           SRL16E                                       r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][hCounter][5]_srl14/CLK
                         clock pessimism             -0.779     2.661    
    SLICE_X2Y1           SRL16E (Hold_srl16e_CLK_D)
                                                      0.115     2.776    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][hCounter][5]_srl14
  -------------------------------------------------------------------
                         required time                         -2.776    
                         arrival time                           2.930    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][hCounter][0]/C
                            (rising edge-triggered cell FDRE clocked by pixel_clk  {rise@0.000ns fall@5.387ns period=13.468ns})
  Destination:            FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][hCounter][0]_srl14/D
                            (rising edge-triggered cell SRL16E clocked by pixel_clk  {rise@0.000ns fall@5.387ns period=13.468ns})
  Path Group:             pixel_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixel_clk rise@0.000ns - pixel_clk rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.141ns (51.042%)  route 0.135ns (48.958%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.440ns
    Source Clock Delay      (SCD):    2.648ns
    Clock Pessimism Removal (CPR):    0.776ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.096     1.303    FPGA2_inst/clocking_2_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.353 r  FPGA2_inst/clocking_2_inst/MMCME2_BASE_pixelx5_inst/CLKOUT0
                         net (fo=1, routed)           0.363     1.716    FPGA2_inst/clocking_2_inst/mmcm_clock_out
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.092     1.809 r  FPGA2_inst/clocking_2_inst/BUFR_pixel_clk_x5_inst/O
                         net (fo=9, routed)           0.306     2.114    FPGA2_inst/clocking_2_inst/CLK_I_X5
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.270     2.384 r  FPGA2_inst/clocking_2_inst/BUFR_pixel_clk_inst/O
                         net (fo=207, routed)         0.264     2.648    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/pixel_clk
    SLICE_X3Y0           FDRE                                         r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][hCounter][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y0           FDRE (Prop_fdre_C_Q)         0.141     2.789 r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][hCounter][0]/Q
                         net (fo=5, routed)           0.135     2.924    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][hCounter][0]
    SLICE_X2Y1           SRL16E                                       r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][hCounter][0]_srl14/D
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.256     1.651    FPGA2_inst/clocking_2_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.704 r  FPGA2_inst/clocking_2_inst/MMCME2_BASE_pixelx5_inst/CLKOUT0
                         net (fo=1, routed)           0.402     2.106    FPGA2_inst/clocking_2_inst/mmcm_clock_out
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.254     2.360 r  FPGA2_inst/clocking_2_inst/BUFR_pixel_clk_x5_inst/O
                         net (fo=9, routed)           0.348     2.708    FPGA2_inst/clocking_2_inst/CLK_I_X5
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.431     3.139 r  FPGA2_inst/clocking_2_inst/BUFR_pixel_clk_inst/O
                         net (fo=207, routed)         0.301     3.440    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/pixel_clk
    SLICE_X2Y1           SRL16E                                       r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][hCounter][0]_srl14/CLK
                         clock pessimism             -0.776     2.664    
    SLICE_X2Y1           SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     2.766    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][hCounter][0]_srl14
  -------------------------------------------------------------------
                         required time                         -2.766    
                         arrival time                           2.924    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][vCounter][0]/C
                            (rising edge-triggered cell FDRE clocked by pixel_clk  {rise@0.000ns fall@5.387ns period=13.468ns})
  Destination:            FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][vCounter][0]_srl14/D
                            (rising edge-triggered cell SRL16E clocked by pixel_clk  {rise@0.000ns fall@5.387ns period=13.468ns})
  Path Group:             pixel_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixel_clk rise@0.000ns - pixel_clk rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.141ns (49.904%)  route 0.142ns (50.096%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.439ns
    Source Clock Delay      (SCD):    2.649ns
    Clock Pessimism Removal (CPR):    0.770ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.096     1.303    FPGA2_inst/clocking_2_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.353 r  FPGA2_inst/clocking_2_inst/MMCME2_BASE_pixelx5_inst/CLKOUT0
                         net (fo=1, routed)           0.363     1.716    FPGA2_inst/clocking_2_inst/mmcm_clock_out
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.092     1.809 r  FPGA2_inst/clocking_2_inst/BUFR_pixel_clk_x5_inst/O
                         net (fo=9, routed)           0.306     2.114    FPGA2_inst/clocking_2_inst/CLK_I_X5
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.270     2.384 r  FPGA2_inst/clocking_2_inst/BUFR_pixel_clk_inst/O
                         net (fo=207, routed)         0.265     2.649    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/pixel_clk
    SLICE_X7Y3           FDRE                                         r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][vCounter][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y3           FDRE (Prop_fdre_C_Q)         0.141     2.790 r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][vCounter][0]/Q
                         net (fo=4, routed)           0.142     2.932    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][vCounter][0]
    SLICE_X2Y3           SRL16E                                       r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][vCounter][0]_srl14/D
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.256     1.651    FPGA2_inst/clocking_2_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.704 r  FPGA2_inst/clocking_2_inst/MMCME2_BASE_pixelx5_inst/CLKOUT0
                         net (fo=1, routed)           0.402     2.106    FPGA2_inst/clocking_2_inst/mmcm_clock_out
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.254     2.360 r  FPGA2_inst/clocking_2_inst/BUFR_pixel_clk_x5_inst/O
                         net (fo=9, routed)           0.348     2.708    FPGA2_inst/clocking_2_inst/CLK_I_X5
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.431     3.139 r  FPGA2_inst/clocking_2_inst/BUFR_pixel_clk_inst/O
                         net (fo=207, routed)         0.300     3.439    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/pixel_clk
    SLICE_X2Y3           SRL16E                                       r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][vCounter][0]_srl14/CLK
                         clock pessimism             -0.770     2.669    
    SLICE_X2Y3           SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     2.771    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][vCounter][0]_srl14
  -------------------------------------------------------------------
                         required time                         -2.771    
                         arrival time                           2.932    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 FPGA2_inst/hdmi_driver_inst/dvid_1/TDMS_encoder_green/e_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by pixel_clk  {rise@0.000ns fall@5.387ns period=13.468ns})
  Destination:            FPGA2_inst/hdmi_driver_inst/dvid_1/latched_green_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by pixel_clk  {rise@0.000ns fall@5.387ns period=13.468ns})
  Path Group:             pixel_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixel_clk rise@0.000ns - pixel_clk rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.438ns
    Source Clock Delay      (SCD):    2.646ns
    Clock Pessimism Removal (CPR):    0.779ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.096     1.303    FPGA2_inst/clocking_2_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.353 r  FPGA2_inst/clocking_2_inst/MMCME2_BASE_pixelx5_inst/CLKOUT0
                         net (fo=1, routed)           0.363     1.716    FPGA2_inst/clocking_2_inst/mmcm_clock_out
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.092     1.809 r  FPGA2_inst/clocking_2_inst/BUFR_pixel_clk_x5_inst/O
                         net (fo=9, routed)           0.306     2.114    FPGA2_inst/clocking_2_inst/CLK_I_X5
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.270     2.384 r  FPGA2_inst/clocking_2_inst/BUFR_pixel_clk_inst/O
                         net (fo=207, routed)         0.262     2.646    FPGA2_inst/hdmi_driver_inst/dvid_1/TDMS_encoder_green/pixel_clk
    SLICE_X1Y8           FDSE                                         r  FPGA2_inst/hdmi_driver_inst/dvid_1/TDMS_encoder_green/e_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y8           FDSE (Prop_fdse_C_Q)         0.141     2.787 r  FPGA2_inst/hdmi_driver_inst/dvid_1/TDMS_encoder_green/e_reg[6]/Q
                         net (fo=1, routed)           0.116     2.903    FPGA2_inst/hdmi_driver_inst/dvid_1/TDMS_encoder_green_n_10
    SLICE_X0Y8           FDRE                                         r  FPGA2_inst/hdmi_driver_inst/dvid_1/latched_green_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.256     1.651    FPGA2_inst/clocking_2_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.704 r  FPGA2_inst/clocking_2_inst/MMCME2_BASE_pixelx5_inst/CLKOUT0
                         net (fo=1, routed)           0.402     2.106    FPGA2_inst/clocking_2_inst/mmcm_clock_out
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.254     2.360 r  FPGA2_inst/clocking_2_inst/BUFR_pixel_clk_x5_inst/O
                         net (fo=9, routed)           0.348     2.708    FPGA2_inst/clocking_2_inst/CLK_I_X5
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.431     3.139 r  FPGA2_inst/clocking_2_inst/BUFR_pixel_clk_inst/O
                         net (fo=207, routed)         0.299     3.438    FPGA2_inst/hdmi_driver_inst/dvid_1/pixel_clk
    SLICE_X0Y8           FDRE                                         r  FPGA2_inst/hdmi_driver_inst/dvid_1/latched_green_reg[6]/C
                         clock pessimism             -0.779     2.659    
    SLICE_X0Y8           FDRE (Hold_fdre_C_D)         0.076     2.735    FPGA2_inst/hdmi_driver_inst/dvid_1/latched_green_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.735    
                         arrival time                           2.903    
  -------------------------------------------------------------------
                         slack                                  0.168    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pixel_clk
Waveform(ns):       { 0.000 5.387 }
Period(ns):         13.468
Sources:            { FPGA2_inst/clocking_2_inst/BUFR_pixel_clk_inst/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         13.468      10.892     RAMB36_X0Y0   FPGA2_inst/RAM_inst1/UNISIM_RAM0/CLKARDCLK
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.468      11.801     OLOGIC_X0Y12  FPGA2_inst/hdmi_driver_inst/dvid_1/OSERDES_B/OSERDESE2_m/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.468      11.801     OLOGIC_X0Y11  FPGA2_inst/hdmi_driver_inst/dvid_1/OSERDES_B/OSERDESE2_s/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.468      11.801     OLOGIC_X0Y10  FPGA2_inst/hdmi_driver_inst/dvid_1/OSERDES_CLK/OSERDESE2_m/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.468      11.801     OLOGIC_X0Y9   FPGA2_inst/hdmi_driver_inst/dvid_1/OSERDES_CLK/OSERDESE2_s/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.468      11.801     OLOGIC_X0Y8   FPGA2_inst/hdmi_driver_inst/dvid_1/OSERDES_G/OSERDESE2_m/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.468      11.801     OLOGIC_X0Y7   FPGA2_inst/hdmi_driver_inst/dvid_1/OSERDES_G/OSERDESE2_s/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.468      11.801     OLOGIC_X0Y16  FPGA2_inst/hdmi_driver_inst/dvid_1/OSERDES_R/OSERDESE2_m/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.468      11.801     OLOGIC_X0Y15  FPGA2_inst/hdmi_driver_inst/dvid_1/OSERDES_R/OSERDESE2_s/CLKDIV
Min Period        n/a     FDRE/C              n/a            1.000         13.468      12.468     SLICE_X2Y11   FPGA2_inst/hdmi_driver_inst/dvid_1/TDMS_encoder_blue/e_reg[6]/C
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         8.081       7.101      SLICE_X2Y1    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][hCounter][0]_srl14/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         8.081       7.101      SLICE_X2Y2    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][hCounter][10]_srl14/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         8.081       7.101      SLICE_X2Y2    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][hCounter][11]_srl14/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         8.081       7.101      SLICE_X2Y1    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][hCounter][1]_srl14/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         8.081       7.101      SLICE_X2Y1    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][hCounter][2]_srl14/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         8.081       7.101      SLICE_X2Y1    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][hCounter][3]_srl14/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         8.081       7.101      SLICE_X2Y1    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][hCounter][4]_srl14/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         8.081       7.101      SLICE_X2Y1    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][hCounter][5]_srl14/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         8.081       7.101      SLICE_X2Y1    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][hCounter][6]_srl14/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         8.081       7.101      SLICE_X2Y1    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][hCounter][7]_srl14/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.387       4.407      SLICE_X2Y1    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][hCounter][0]_srl14/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.387       4.407      SLICE_X2Y2    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][hCounter][10]_srl14/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.387       4.407      SLICE_X2Y2    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][hCounter][11]_srl14/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.387       4.407      SLICE_X2Y1    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][hCounter][1]_srl14/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.387       4.407      SLICE_X2Y1    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][hCounter][2]_srl14/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.387       4.407      SLICE_X2Y1    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][hCounter][3]_srl14/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.387       4.407      SLICE_X2Y1    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][hCounter][4]_srl14/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.387       4.407      SLICE_X2Y1    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][hCounter][5]_srl14/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.387       4.407      SLICE_X2Y1    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][hCounter][6]_srl14/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.387       4.407      SLICE_X2Y1    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][hCounter][7]_srl14/CLK



