{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1608046210151 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1608046210152 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 15 12:30:10 2020 " "Processing started: Tue Dec 15 12:30:10 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1608046210152 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608046210152 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off processador_6_instrucoes -c processador_6_instrucoes " "Command: quartus_map --read_settings_files=on --write_settings_files=off processador_6_instrucoes -c processador_6_instrucoes" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608046210152 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1608046210905 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1608046210905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fsm_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fsm_control-fsm " "Found design unit 1: fsm_control-fsm" {  } { { "fsm_control.vhd" "" { Text "C:/Workspace/Processador_6_instrucoes/fsm_control.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608046224615 ""} { "Info" "ISGN_ENTITY_NAME" "1 fsm_control " "Found entity 1: fsm_control" {  } { { "fsm_control.vhd" "" { Text "C:/Workspace/Processador_6_instrucoes/fsm_control.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608046224615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608046224615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_3x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_3x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux3_1-mux " "Found design unit 1: mux3_1-mux" {  } { { "mux_3x1.vhd" "" { Text "C:/Workspace/Processador_6_instrucoes/mux_3x1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608046224617 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux3_1 " "Found entity 1: mux3_1" {  } { { "mux_3x1.vhd" "" { Text "C:/Workspace/Processador_6_instrucoes/mux_3x1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608046224617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608046224617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rf_16x16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rf_16x16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rf_16x16-rf " "Found design unit 1: rf_16x16-rf" {  } { { "rf_16x16.vhd" "" { Text "C:/Workspace/Processador_6_instrucoes/rf_16x16.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608046224620 ""} { "Info" "ISGN_ENTITY_NAME" "1 rf_16x16 " "Found entity 1: rf_16x16" {  } { { "rf_16x16.vhd" "" { Text "C:/Workspace/Processador_6_instrucoes/rf_16x16.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608046224620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608046224620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-ula " "Found design unit 1: alu-ula" {  } { { "ALU.vhd" "" { Text "C:/Workspace/Processador_6_instrucoes/ALU.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608046224623 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "ALU.vhd" "" { Text "C:/Workspace/Processador_6_instrucoes/ALU.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608046224623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608046224623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datapath-arch_1 " "Found design unit 1: datapath-arch_1" {  } { { "datapath.vhd" "" { Text "C:/Workspace/Processador_6_instrucoes/datapath.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608046224625 ""} { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.vhd" "" { Text "C:/Workspace/Processador_6_instrucoes/datapath.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608046224625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608046224625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comparator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparator-comp " "Found design unit 1: comparator-comp" {  } { { "comparator.vhd" "" { Text "C:/Workspace/Processador_6_instrucoes/comparator.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608046224628 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparator " "Found entity 1: comparator" {  } { { "comparator.vhd" "" { Text "C:/Workspace/Processador_6_instrucoes/comparator.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608046224628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608046224628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg-registrador " "Found design unit 1: reg-registrador" {  } { { "reg.vhd" "" { Text "C:/Workspace/Processador_6_instrucoes/reg.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608046224633 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg " "Found entity 1: reg" {  } { { "reg.vhd" "" { Text "C:/Workspace/Processador_6_instrucoes/reg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608046224633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608046224633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "write_decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file write_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 write_decoder-wd " "Found design unit 1: write_decoder-wd" {  } { { "write_decoder.vhd" "" { Text "C:/Workspace/Processador_6_instrucoes/write_decoder.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608046224635 ""} { "Info" "ISGN_ENTITY_NAME" "1 write_decoder " "Found entity 1: write_decoder" {  } { { "write_decoder.vhd" "" { Text "C:/Workspace/Processador_6_instrucoes/write_decoder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608046224635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608046224635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "read_decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file read_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 read_decoder-rd " "Found design unit 1: read_decoder-rd" {  } { { "read_decoder.vhd" "" { Text "C:/Workspace/Processador_6_instrucoes/read_decoder.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608046224638 ""} { "Info" "ISGN_ENTITY_NAME" "1 read_decoder " "Found entity 1: read_decoder" {  } { { "read_decoder.vhd" "" { Text "C:/Workspace/Processador_6_instrucoes/read_decoder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608046224638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608046224638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux16_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux16_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux16_1-mux2 " "Found design unit 1: mux16_1-mux2" {  } { { "mux16_1.vhd" "" { Text "C:/Workspace/Processador_6_instrucoes/mux16_1.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608046224641 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux16_1 " "Found entity 1: mux16_1" {  } { { "mux16_1.vhd" "" { Text "C:/Workspace/Processador_6_instrucoes/mux16_1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608046224641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608046224641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_register.vhd 2 1 " "Found 2 design units, including 1 entities, in source file instruction_register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 instruction_register-ir " "Found design unit 1: instruction_register-ir" {  } { { "instruction_register.vhd" "" { Text "C:/Workspace/Processador_6_instrucoes/instruction_register.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608046224643 ""} { "Info" "ISGN_ENTITY_NAME" "1 instruction_register " "Found entity 1: instruction_register" {  } { { "instruction_register.vhd" "" { Text "C:/Workspace/Processador_6_instrucoes/instruction_register.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608046224643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608046224643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "program_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file program_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 program_counter-arch_1 " "Found design unit 1: program_counter-arch_1" {  } { { "program_counter.vhd" "" { Text "C:/Workspace/Processador_6_instrucoes/program_counter.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608046224646 ""} { "Info" "ISGN_ENTITY_NAME" "1 program_counter " "Found entity 1: program_counter" {  } { { "program_counter.vhd" "" { Text "C:/Workspace/Processador_6_instrucoes/program_counter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608046224646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608046224646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder-soma " "Found design unit 1: adder-soma" {  } { { "adder.vhd" "" { Text "C:/Workspace/Processador_6_instrucoes/adder.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608046224648 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.vhd" "" { Text "C:/Workspace/Processador_6_instrucoes/adder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608046224648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608046224648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file control_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control_unit-control " "Found design unit 1: control_unit-control" {  } { { "control_unit.vhd" "" { Text "C:/Workspace/Processador_6_instrucoes/control_unit.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608046224652 ""} { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "control_unit.vhd" "" { Text "C:/Workspace/Processador_6_instrucoes/control_unit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608046224652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608046224652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file data_memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 single_port_ram-ram " "Found design unit 1: single_port_ram-ram" {  } { { "data_memory.vhd" "" { Text "C:/Workspace/Processador_6_instrucoes/data_memory.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608046224654 ""} { "Info" "ISGN_ENTITY_NAME" "1 single_port_ram " "Found entity 1: single_port_ram" {  } { { "data_memory.vhd" "" { Text "C:/Workspace/Processador_6_instrucoes/data_memory.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608046224654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608046224654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file instruction_memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 single_port_rom-arch " "Found design unit 1: single_port_rom-arch" {  } { { "instruction_memory.vhd" "" { Text "C:/Workspace/Processador_6_instrucoes/instruction_memory.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608046224656 ""} { "Info" "ISGN_ENTITY_NAME" "1 single_port_rom " "Found entity 1: single_port_rom" {  } { { "instruction_memory.vhd" "" { Text "C:/Workspace/Processador_6_instrucoes/instruction_memory.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608046224656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608046224656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file processor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 processor-arch " "Found design unit 1: processor-arch" {  } { { "processor.vhd" "" { Text "C:/Workspace/Processador_6_instrucoes/processor.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608046224659 ""} { "Info" "ISGN_ENTITY_NAME" "1 processor " "Found entity 1: processor" {  } { { "processor.vhd" "" { Text "C:/Workspace/Processador_6_instrucoes/processor.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608046224659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608046224659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.vhd 2 1 " "Found 2 design units, including 1 entities, in source file testbench.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 testbench-tb " "Found design unit 1: testbench-tb" {  } { { "testbench.vhd" "" { Text "C:/Workspace/Processador_6_instrucoes/testbench.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608046224663 ""} { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "testbench.vhd" "" { Text "C:/Workspace/Processador_6_instrucoes/testbench.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608046224663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608046224663 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "processor " "Elaborating entity \"processor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1608046224726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath datapath:u_0 " "Elaborating entity \"datapath\" for hierarchy \"datapath:u_0\"" {  } { { "processor.vhd" "u_0" { Text "C:/Workspace/Processador_6_instrucoes/processor.vhd" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608046224728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux3_1 datapath:u_0\|mux3_1:u_0 " "Elaborating entity \"mux3_1\" for hierarchy \"datapath:u_0\|mux3_1:u_0\"" {  } { { "datapath.vhd" "u_0" { Text "C:/Workspace/Processador_6_instrucoes/datapath.vhd" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608046224732 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rf_16x16 datapath:u_0\|rf_16x16:u_1 " "Elaborating entity \"rf_16x16\" for hierarchy \"datapath:u_0\|rf_16x16:u_1\"" {  } { { "datapath.vhd" "u_1" { Text "C:/Workspace/Processador_6_instrucoes/datapath.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608046224735 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "write_decoder datapath:u_0\|rf_16x16:u_1\|write_decoder:wr_decoder " "Elaborating entity \"write_decoder\" for hierarchy \"datapath:u_0\|rf_16x16:u_1\|write_decoder:wr_decoder\"" {  } { { "rf_16x16.vhd" "wr_decoder" { Text "C:/Workspace/Processador_6_instrucoes/rf_16x16.vhd" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608046224738 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "o_S write_decoder.vhd(12) " "VHDL Process Statement warning at write_decoder.vhd(12): inferring latch(es) for signal or variable \"o_S\", which holds its previous value in one or more paths through the process" {  } { { "write_decoder.vhd" "" { Text "C:/Workspace/Processador_6_instrucoes/write_decoder.vhd" 12 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1608046224741 "|datapath|rf_16x16:u_1|write_decoder:wr_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_S\[0\] write_decoder.vhd(12) " "Inferred latch for \"o_S\[0\]\" at write_decoder.vhd(12)" {  } { { "write_decoder.vhd" "" { Text "C:/Workspace/Processador_6_instrucoes/write_decoder.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608046224742 "|datapath|rf_16x16:u_1|write_decoder:wr_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_S\[1\] write_decoder.vhd(12) " "Inferred latch for \"o_S\[1\]\" at write_decoder.vhd(12)" {  } { { "write_decoder.vhd" "" { Text "C:/Workspace/Processador_6_instrucoes/write_decoder.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608046224742 "|datapath|rf_16x16:u_1|write_decoder:wr_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_S\[2\] write_decoder.vhd(12) " "Inferred latch for \"o_S\[2\]\" at write_decoder.vhd(12)" {  } { { "write_decoder.vhd" "" { Text "C:/Workspace/Processador_6_instrucoes/write_decoder.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608046224742 "|datapath|rf_16x16:u_1|write_decoder:wr_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_S\[3\] write_decoder.vhd(12) " "Inferred latch for \"o_S\[3\]\" at write_decoder.vhd(12)" {  } { { "write_decoder.vhd" "" { Text "C:/Workspace/Processador_6_instrucoes/write_decoder.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608046224742 "|datapath|rf_16x16:u_1|write_decoder:wr_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_S\[4\] write_decoder.vhd(12) " "Inferred latch for \"o_S\[4\]\" at write_decoder.vhd(12)" {  } { { "write_decoder.vhd" "" { Text "C:/Workspace/Processador_6_instrucoes/write_decoder.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608046224742 "|datapath|rf_16x16:u_1|write_decoder:wr_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_S\[5\] write_decoder.vhd(12) " "Inferred latch for \"o_S\[5\]\" at write_decoder.vhd(12)" {  } { { "write_decoder.vhd" "" { Text "C:/Workspace/Processador_6_instrucoes/write_decoder.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608046224742 "|datapath|rf_16x16:u_1|write_decoder:wr_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_S\[6\] write_decoder.vhd(12) " "Inferred latch for \"o_S\[6\]\" at write_decoder.vhd(12)" {  } { { "write_decoder.vhd" "" { Text "C:/Workspace/Processador_6_instrucoes/write_decoder.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608046224742 "|datapath|rf_16x16:u_1|write_decoder:wr_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_S\[7\] write_decoder.vhd(12) " "Inferred latch for \"o_S\[7\]\" at write_decoder.vhd(12)" {  } { { "write_decoder.vhd" "" { Text "C:/Workspace/Processador_6_instrucoes/write_decoder.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608046224742 "|datapath|rf_16x16:u_1|write_decoder:wr_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_S\[8\] write_decoder.vhd(12) " "Inferred latch for \"o_S\[8\]\" at write_decoder.vhd(12)" {  } { { "write_decoder.vhd" "" { Text "C:/Workspace/Processador_6_instrucoes/write_decoder.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608046224742 "|datapath|rf_16x16:u_1|write_decoder:wr_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_S\[9\] write_decoder.vhd(12) " "Inferred latch for \"o_S\[9\]\" at write_decoder.vhd(12)" {  } { { "write_decoder.vhd" "" { Text "C:/Workspace/Processador_6_instrucoes/write_decoder.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608046224742 "|datapath|rf_16x16:u_1|write_decoder:wr_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_S\[10\] write_decoder.vhd(12) " "Inferred latch for \"o_S\[10\]\" at write_decoder.vhd(12)" {  } { { "write_decoder.vhd" "" { Text "C:/Workspace/Processador_6_instrucoes/write_decoder.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608046224742 "|datapath|rf_16x16:u_1|write_decoder:wr_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_S\[11\] write_decoder.vhd(12) " "Inferred latch for \"o_S\[11\]\" at write_decoder.vhd(12)" {  } { { "write_decoder.vhd" "" { Text "C:/Workspace/Processador_6_instrucoes/write_decoder.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608046224742 "|datapath|rf_16x16:u_1|write_decoder:wr_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_S\[12\] write_decoder.vhd(12) " "Inferred latch for \"o_S\[12\]\" at write_decoder.vhd(12)" {  } { { "write_decoder.vhd" "" { Text "C:/Workspace/Processador_6_instrucoes/write_decoder.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608046224742 "|datapath|rf_16x16:u_1|write_decoder:wr_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_S\[13\] write_decoder.vhd(12) " "Inferred latch for \"o_S\[13\]\" at write_decoder.vhd(12)" {  } { { "write_decoder.vhd" "" { Text "C:/Workspace/Processador_6_instrucoes/write_decoder.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608046224742 "|datapath|rf_16x16:u_1|write_decoder:wr_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_S\[14\] write_decoder.vhd(12) " "Inferred latch for \"o_S\[14\]\" at write_decoder.vhd(12)" {  } { { "write_decoder.vhd" "" { Text "C:/Workspace/Processador_6_instrucoes/write_decoder.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608046224742 "|datapath|rf_16x16:u_1|write_decoder:wr_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_S\[15\] write_decoder.vhd(12) " "Inferred latch for \"o_S\[15\]\" at write_decoder.vhd(12)" {  } { { "write_decoder.vhd" "" { Text "C:/Workspace/Processador_6_instrucoes/write_decoder.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608046224742 "|datapath|rf_16x16:u_1|write_decoder:wr_decoder"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "read_decoder datapath:u_0\|rf_16x16:u_1\|read_decoder:rd_decoder1 " "Elaborating entity \"read_decoder\" for hierarchy \"datapath:u_0\|rf_16x16:u_1\|read_decoder:rd_decoder1\"" {  } { { "rf_16x16.vhd" "rd_decoder1" { Text "C:/Workspace/Processador_6_instrucoes/rf_16x16.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608046224744 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "o_S read_decoder.vhd(12) " "VHDL Process Statement warning at read_decoder.vhd(12): inferring latch(es) for signal or variable \"o_S\", which holds its previous value in one or more paths through the process" {  } { { "read_decoder.vhd" "" { Text "C:/Workspace/Processador_6_instrucoes/read_decoder.vhd" 12 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1608046224746 "|datapath|rf_16x16:u_1|read_decoder:rd_decoder1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_S\[0\] read_decoder.vhd(12) " "Inferred latch for \"o_S\[0\]\" at read_decoder.vhd(12)" {  } { { "read_decoder.vhd" "" { Text "C:/Workspace/Processador_6_instrucoes/read_decoder.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608046224746 "|datapath|rf_16x16:u_1|read_decoder:rd_decoder1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_S\[1\] read_decoder.vhd(12) " "Inferred latch for \"o_S\[1\]\" at read_decoder.vhd(12)" {  } { { "read_decoder.vhd" "" { Text "C:/Workspace/Processador_6_instrucoes/read_decoder.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608046224746 "|datapath|rf_16x16:u_1|read_decoder:rd_decoder1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_S\[2\] read_decoder.vhd(12) " "Inferred latch for \"o_S\[2\]\" at read_decoder.vhd(12)" {  } { { "read_decoder.vhd" "" { Text "C:/Workspace/Processador_6_instrucoes/read_decoder.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608046224746 "|datapath|rf_16x16:u_1|read_decoder:rd_decoder1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_S\[3\] read_decoder.vhd(12) " "Inferred latch for \"o_S\[3\]\" at read_decoder.vhd(12)" {  } { { "read_decoder.vhd" "" { Text "C:/Workspace/Processador_6_instrucoes/read_decoder.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608046224746 "|datapath|rf_16x16:u_1|read_decoder:rd_decoder1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_S\[4\] read_decoder.vhd(12) " "Inferred latch for \"o_S\[4\]\" at read_decoder.vhd(12)" {  } { { "read_decoder.vhd" "" { Text "C:/Workspace/Processador_6_instrucoes/read_decoder.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608046224746 "|datapath|rf_16x16:u_1|read_decoder:rd_decoder1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_S\[5\] read_decoder.vhd(12) " "Inferred latch for \"o_S\[5\]\" at read_decoder.vhd(12)" {  } { { "read_decoder.vhd" "" { Text "C:/Workspace/Processador_6_instrucoes/read_decoder.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608046224746 "|datapath|rf_16x16:u_1|read_decoder:rd_decoder1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_S\[6\] read_decoder.vhd(12) " "Inferred latch for \"o_S\[6\]\" at read_decoder.vhd(12)" {  } { { "read_decoder.vhd" "" { Text "C:/Workspace/Processador_6_instrucoes/read_decoder.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608046224746 "|datapath|rf_16x16:u_1|read_decoder:rd_decoder1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_S\[7\] read_decoder.vhd(12) " "Inferred latch for \"o_S\[7\]\" at read_decoder.vhd(12)" {  } { { "read_decoder.vhd" "" { Text "C:/Workspace/Processador_6_instrucoes/read_decoder.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608046224746 "|datapath|rf_16x16:u_1|read_decoder:rd_decoder1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_S\[8\] read_decoder.vhd(12) " "Inferred latch for \"o_S\[8\]\" at read_decoder.vhd(12)" {  } { { "read_decoder.vhd" "" { Text "C:/Workspace/Processador_6_instrucoes/read_decoder.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608046224746 "|datapath|rf_16x16:u_1|read_decoder:rd_decoder1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_S\[9\] read_decoder.vhd(12) " "Inferred latch for \"o_S\[9\]\" at read_decoder.vhd(12)" {  } { { "read_decoder.vhd" "" { Text "C:/Workspace/Processador_6_instrucoes/read_decoder.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608046224746 "|datapath|rf_16x16:u_1|read_decoder:rd_decoder1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_S\[10\] read_decoder.vhd(12) " "Inferred latch for \"o_S\[10\]\" at read_decoder.vhd(12)" {  } { { "read_decoder.vhd" "" { Text "C:/Workspace/Processador_6_instrucoes/read_decoder.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608046224746 "|datapath|rf_16x16:u_1|read_decoder:rd_decoder1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_S\[11\] read_decoder.vhd(12) " "Inferred latch for \"o_S\[11\]\" at read_decoder.vhd(12)" {  } { { "read_decoder.vhd" "" { Text "C:/Workspace/Processador_6_instrucoes/read_decoder.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608046224746 "|datapath|rf_16x16:u_1|read_decoder:rd_decoder1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_S\[12\] read_decoder.vhd(12) " "Inferred latch for \"o_S\[12\]\" at read_decoder.vhd(12)" {  } { { "read_decoder.vhd" "" { Text "C:/Workspace/Processador_6_instrucoes/read_decoder.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608046224746 "|datapath|rf_16x16:u_1|read_decoder:rd_decoder1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_S\[13\] read_decoder.vhd(12) " "Inferred latch for \"o_S\[13\]\" at read_decoder.vhd(12)" {  } { { "read_decoder.vhd" "" { Text "C:/Workspace/Processador_6_instrucoes/read_decoder.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608046224746 "|datapath|rf_16x16:u_1|read_decoder:rd_decoder1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_S\[14\] read_decoder.vhd(12) " "Inferred latch for \"o_S\[14\]\" at read_decoder.vhd(12)" {  } { { "read_decoder.vhd" "" { Text "C:/Workspace/Processador_6_instrucoes/read_decoder.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608046224746 "|datapath|rf_16x16:u_1|read_decoder:rd_decoder1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_S\[15\] read_decoder.vhd(12) " "Inferred latch for \"o_S\[15\]\" at read_decoder.vhd(12)" {  } { { "read_decoder.vhd" "" { Text "C:/Workspace/Processador_6_instrucoes/read_decoder.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608046224746 "|datapath|rf_16x16:u_1|read_decoder:rd_decoder1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg datapath:u_0\|rf_16x16:u_1\|reg:reg_0 " "Elaborating entity \"reg\" for hierarchy \"datapath:u_0\|rf_16x16:u_1\|reg:reg_0\"" {  } { { "rf_16x16.vhd" "reg_0" { Text "C:/Workspace/Processador_6_instrucoes/rf_16x16.vhd" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608046224748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux16_1 datapath:u_0\|rf_16x16:u_1\|mux16_1:mux1 " "Elaborating entity \"mux16_1\" for hierarchy \"datapath:u_0\|rf_16x16:u_1\|mux16_1:mux1\"" {  } { { "rf_16x16.vhd" "mux1" { Text "C:/Workspace/Processador_6_instrucoes/rf_16x16.vhd" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608046224755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu datapath:u_0\|alu:u_2 " "Elaborating entity \"alu\" for hierarchy \"datapath:u_0\|alu:u_2\"" {  } { { "datapath.vhd" "u_2" { Text "C:/Workspace/Processador_6_instrucoes/datapath.vhd" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608046224758 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "o_S ALU.vhd(20) " "VHDL Process Statement warning at ALU.vhd(20): inferring latch(es) for signal or variable \"o_S\", which holds its previous value in one or more paths through the process" {  } { { "ALU.vhd" "" { Text "C:/Workspace/Processador_6_instrucoes/ALU.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1608046224759 "|datapath|alu:u_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_S\[0\] ALU.vhd(20) " "Inferred latch for \"o_S\[0\]\" at ALU.vhd(20)" {  } { { "ALU.vhd" "" { Text "C:/Workspace/Processador_6_instrucoes/ALU.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608046224759 "|datapath|alu:u_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_S\[1\] ALU.vhd(20) " "Inferred latch for \"o_S\[1\]\" at ALU.vhd(20)" {  } { { "ALU.vhd" "" { Text "C:/Workspace/Processador_6_instrucoes/ALU.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608046224760 "|datapath|alu:u_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_S\[2\] ALU.vhd(20) " "Inferred latch for \"o_S\[2\]\" at ALU.vhd(20)" {  } { { "ALU.vhd" "" { Text "C:/Workspace/Processador_6_instrucoes/ALU.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608046224760 "|datapath|alu:u_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_S\[3\] ALU.vhd(20) " "Inferred latch for \"o_S\[3\]\" at ALU.vhd(20)" {  } { { "ALU.vhd" "" { Text "C:/Workspace/Processador_6_instrucoes/ALU.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608046224760 "|datapath|alu:u_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_S\[4\] ALU.vhd(20) " "Inferred latch for \"o_S\[4\]\" at ALU.vhd(20)" {  } { { "ALU.vhd" "" { Text "C:/Workspace/Processador_6_instrucoes/ALU.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608046224760 "|datapath|alu:u_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_S\[5\] ALU.vhd(20) " "Inferred latch for \"o_S\[5\]\" at ALU.vhd(20)" {  } { { "ALU.vhd" "" { Text "C:/Workspace/Processador_6_instrucoes/ALU.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608046224760 "|datapath|alu:u_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_S\[6\] ALU.vhd(20) " "Inferred latch for \"o_S\[6\]\" at ALU.vhd(20)" {  } { { "ALU.vhd" "" { Text "C:/Workspace/Processador_6_instrucoes/ALU.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608046224760 "|datapath|alu:u_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_S\[7\] ALU.vhd(20) " "Inferred latch for \"o_S\[7\]\" at ALU.vhd(20)" {  } { { "ALU.vhd" "" { Text "C:/Workspace/Processador_6_instrucoes/ALU.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608046224761 "|datapath|alu:u_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_S\[8\] ALU.vhd(20) " "Inferred latch for \"o_S\[8\]\" at ALU.vhd(20)" {  } { { "ALU.vhd" "" { Text "C:/Workspace/Processador_6_instrucoes/ALU.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608046224761 "|datapath|alu:u_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_S\[9\] ALU.vhd(20) " "Inferred latch for \"o_S\[9\]\" at ALU.vhd(20)" {  } { { "ALU.vhd" "" { Text "C:/Workspace/Processador_6_instrucoes/ALU.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608046224761 "|datapath|alu:u_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_S\[10\] ALU.vhd(20) " "Inferred latch for \"o_S\[10\]\" at ALU.vhd(20)" {  } { { "ALU.vhd" "" { Text "C:/Workspace/Processador_6_instrucoes/ALU.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608046224761 "|datapath|alu:u_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_S\[11\] ALU.vhd(20) " "Inferred latch for \"o_S\[11\]\" at ALU.vhd(20)" {  } { { "ALU.vhd" "" { Text "C:/Workspace/Processador_6_instrucoes/ALU.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608046224761 "|datapath|alu:u_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_S\[12\] ALU.vhd(20) " "Inferred latch for \"o_S\[12\]\" at ALU.vhd(20)" {  } { { "ALU.vhd" "" { Text "C:/Workspace/Processador_6_instrucoes/ALU.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608046224761 "|datapath|alu:u_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_S\[13\] ALU.vhd(20) " "Inferred latch for \"o_S\[13\]\" at ALU.vhd(20)" {  } { { "ALU.vhd" "" { Text "C:/Workspace/Processador_6_instrucoes/ALU.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608046224761 "|datapath|alu:u_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_S\[14\] ALU.vhd(20) " "Inferred latch for \"o_S\[14\]\" at ALU.vhd(20)" {  } { { "ALU.vhd" "" { Text "C:/Workspace/Processador_6_instrucoes/ALU.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608046224761 "|datapath|alu:u_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_S\[15\] ALU.vhd(20) " "Inferred latch for \"o_S\[15\]\" at ALU.vhd(20)" {  } { { "ALU.vhd" "" { Text "C:/Workspace/Processador_6_instrucoes/ALU.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608046224761 "|datapath|alu:u_2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparator datapath:u_0\|comparator:u_3 " "Elaborating entity \"comparator\" for hierarchy \"datapath:u_0\|comparator:u_3\"" {  } { { "datapath.vhd" "u_3" { Text "C:/Workspace/Processador_6_instrucoes/datapath.vhd" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608046224762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_unit control_unit:u_1 " "Elaborating entity \"control_unit\" for hierarchy \"control_unit:u_1\"" {  } { { "processor.vhd" "u_1" { Text "C:/Workspace/Processador_6_instrucoes/processor.vhd" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608046224764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_register control_unit:u_1\|instruction_register:ir " "Elaborating entity \"instruction_register\" for hierarchy \"control_unit:u_1\|instruction_register:ir\"" {  } { { "control_unit.vhd" "ir" { Text "C:/Workspace/Processador_6_instrucoes/control_unit.vhd" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608046224766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fsm_control control_unit:u_1\|fsm_control:fsm " "Elaborating entity \"fsm_control\" for hierarchy \"control_unit:u_1\|fsm_control:fsm\"" {  } { { "control_unit.vhd" "fsm" { Text "C:/Workspace/Processador_6_instrucoes/control_unit.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608046224768 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "program_counter control_unit:u_1\|program_counter:pc " "Elaborating entity \"program_counter\" for hierarchy \"control_unit:u_1\|program_counter:pc\"" {  } { { "control_unit.vhd" "pc" { Text "C:/Workspace/Processador_6_instrucoes/control_unit.vhd" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608046224770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder control_unit:u_1\|adder:ad " "Elaborating entity \"adder\" for hierarchy \"control_unit:u_1\|adder:ad\"" {  } { { "control_unit.vhd" "ad" { Text "C:/Workspace/Processador_6_instrucoes/control_unit.vhd" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608046224772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "single_port_ram single_port_ram:u_2 " "Elaborating entity \"single_port_ram\" for hierarchy \"single_port_ram:u_2\"" {  } { { "processor.vhd" "u_2" { Text "C:/Workspace/Processador_6_instrucoes/processor.vhd" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608046224775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "single_port_rom single_port_rom:u_3 " "Elaborating entity \"single_port_rom\" for hierarchy \"single_port_rom:u_3\"" {  } { { "processor.vhd" "u_3" { Text "C:/Workspace/Processador_6_instrucoes/processor.vhd" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608046224815 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "single_port_rom:u_3\|instruction_rom " "RAM logic \"single_port_rom:u_3\|instruction_rom\" is uninferred due to inappropriate RAM size" {  } { { "instruction_memory.vhd" "instruction_rom" { Text "C:/Workspace/Processador_6_instrucoes/instruction_memory.vhd" 18 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1608046225487 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "single_port_ram:u_2\|w_Memory " "RAM logic \"single_port_ram:u_2\|w_Memory\" is uninferred due to asynchronous read logic" {  } { { "data_memory.vhd" "w_Memory" { Text "C:/Workspace/Processador_6_instrucoes/data_memory.vhd" 17 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1608046225487 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1608046225487 ""}
{ "Warning" "WMIO_MIO_MIF_UNINITIALIZED_WARNING" "6 16 0 1 1 " "6 out of 16 addresses are uninitialized. The Quartus Prime software will initialize them to \"0\". There are 1 warnings found, and 1 warnings are reported." { { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "10 15 " "Addresses ranging from 10 to 15 are not initialized" {  } { { "C:/Workspace/Processador_6_instrucoes/db/processador_6_instrucoes.ram0_single_port_rom_9211c05f.hdl.mif" "" { Text "C:/Workspace/Processador_6_instrucoes/db/processador_6_instrucoes.ram0_single_port_rom_9211c05f.hdl.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Design Software" 0 -1 1608046225489 ""}  } { { "C:/Workspace/Processador_6_instrucoes/db/processador_6_instrucoes.ram0_single_port_rom_9211c05f.hdl.mif" "" { Text "C:/Workspace/Processador_6_instrucoes/db/processador_6_instrucoes.ram0_single_port_rom_9211c05f.hdl.mif" 1 -1 0 } }  } 0 113028 "%1!u! out of %2!d! addresses are uninitialized. The Quartus Prime software will initialize them to \"%3!s!\". There are %4!u! warnings found, and %5!u! warnings are reported." 0 0 "Analysis & Synthesis" 0 -1 1608046225489 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:u_0\|alu:u_2\|o_S\[14\] " "LATCH primitive \"datapath:u_0\|alu:u_2\|o_S\[14\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "C:/Workspace/Processador_6_instrucoes/ALU.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1608046225678 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:u_0\|alu:u_2\|o_S\[3\] " "LATCH primitive \"datapath:u_0\|alu:u_2\|o_S\[3\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "C:/Workspace/Processador_6_instrucoes/ALU.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1608046225679 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:u_0\|alu:u_2\|o_S\[4\] " "LATCH primitive \"datapath:u_0\|alu:u_2\|o_S\[4\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "C:/Workspace/Processador_6_instrucoes/ALU.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1608046225679 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:u_0\|alu:u_2\|o_S\[5\] " "LATCH primitive \"datapath:u_0\|alu:u_2\|o_S\[5\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "C:/Workspace/Processador_6_instrucoes/ALU.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1608046225679 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:u_0\|alu:u_2\|o_S\[6\] " "LATCH primitive \"datapath:u_0\|alu:u_2\|o_S\[6\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "C:/Workspace/Processador_6_instrucoes/ALU.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1608046225679 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:u_0\|alu:u_2\|o_S\[7\] " "LATCH primitive \"datapath:u_0\|alu:u_2\|o_S\[7\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "C:/Workspace/Processador_6_instrucoes/ALU.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1608046225679 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:u_0\|alu:u_2\|o_S\[8\] " "LATCH primitive \"datapath:u_0\|alu:u_2\|o_S\[8\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "C:/Workspace/Processador_6_instrucoes/ALU.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1608046225679 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:u_0\|alu:u_2\|o_S\[9\] " "LATCH primitive \"datapath:u_0\|alu:u_2\|o_S\[9\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "C:/Workspace/Processador_6_instrucoes/ALU.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1608046225679 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:u_0\|alu:u_2\|o_S\[10\] " "LATCH primitive \"datapath:u_0\|alu:u_2\|o_S\[10\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "C:/Workspace/Processador_6_instrucoes/ALU.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1608046225679 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:u_0\|alu:u_2\|o_S\[11\] " "LATCH primitive \"datapath:u_0\|alu:u_2\|o_S\[11\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "C:/Workspace/Processador_6_instrucoes/ALU.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1608046225679 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:u_0\|alu:u_2\|o_S\[12\] " "LATCH primitive \"datapath:u_0\|alu:u_2\|o_S\[12\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "C:/Workspace/Processador_6_instrucoes/ALU.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1608046225679 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:u_0\|alu:u_2\|o_S\[13\] " "LATCH primitive \"datapath:u_0\|alu:u_2\|o_S\[13\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "C:/Workspace/Processador_6_instrucoes/ALU.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1608046225679 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:u_0\|alu:u_2\|o_S\[2\] " "LATCH primitive \"datapath:u_0\|alu:u_2\|o_S\[2\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "C:/Workspace/Processador_6_instrucoes/ALU.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1608046225679 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:u_0\|alu:u_2\|o_S\[1\] " "LATCH primitive \"datapath:u_0\|alu:u_2\|o_S\[1\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "C:/Workspace/Processador_6_instrucoes/ALU.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1608046225679 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:u_0\|alu:u_2\|o_S\[0\] " "LATCH primitive \"datapath:u_0\|alu:u_2\|o_S\[0\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "C:/Workspace/Processador_6_instrucoes/ALU.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1608046225679 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:u_0\|alu:u_2\|o_S\[15\] " "LATCH primitive \"datapath:u_0\|alu:u_2\|o_S\[15\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "C:/Workspace/Processador_6_instrucoes/ALU.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1608046225680 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "300 " "300 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1608046226089 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1608046226333 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608046226333 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_CLK " "No output dependent on input pin \"i_CLK\"" {  } { { "processor.vhd" "" { Text "C:/Workspace/Processador_6_instrucoes/processor.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1608046226442 "|processor|i_CLK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_CLR " "No output dependent on input pin \"i_CLR\"" {  } { { "processor.vhd" "" { Text "C:/Workspace/Processador_6_instrucoes/processor.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1608046226442 "|processor|i_CLR"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1608046226442 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2 " "Implemented 2 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1608046226442 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1608046226442 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1608046226442 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 25 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 25 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4861 " "Peak virtual memory: 4861 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1608046226520 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 15 12:30:26 2020 " "Processing ended: Tue Dec 15 12:30:26 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1608046226520 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1608046226520 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1608046226520 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1608046226520 ""}
