{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1741695119131 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1741695119135 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 11 20:11:59 2025 " "Processing started: Tue Mar 11 20:11:59 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1741695119135 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741695119135 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top_seg_led -c top_seg_led " "Command: quartus_map --read_settings_files=on --write_settings_files=off top_seg_led -c top_seg_led" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741695119135 ""}
{ "Warning" "WACF_DEV_FAM_CONFLICT" "10CL006YU256C8G Cyclone 10 LP Cyclone III " "Overriding device family setting Cyclone III -- part 10CL006YU256C8G belongs to device family Cyclone 10 LP" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name FAMILY \"Cyclone III\" " "set_global_assignment -name FAMILY \"Cyclone III\"" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1741695119398 ""}  } {  } 0 125096 "Overriding device family setting %3!s! -- part %1!s! belongs to device family %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741695119398 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1741695119551 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1741695119551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/game/computer science/fpga doc/digtalexperiments2/lab1/lab102/m60cnthjy/rtl/count.v 1 1 " "Found 1 design units, including 1 entities, in source file /game/computer science/fpga doc/digtalexperiments2/lab1/lab102/m60cnthjy/rtl/count.v" { { "Info" "ISGN_ENTITY_NAME" "1 count " "Found entity 1: count" {  } { { "../rtl/count.v" "" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab102/M60CNTHJY/rtl/count.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741695126130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741695126130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/game/computer science/fpga doc/digtalexperiments2/lab1/lab102/m60cnthjy/rtl/top_seg_led.v 1 1 " "Found 1 design units, including 1 entities, in source file /game/computer science/fpga doc/digtalexperiments2/lab1/lab102/m60cnthjy/rtl/top_seg_led.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_seg_led " "Found entity 1: top_seg_led" {  } { { "../rtl/top_seg_led.v" "" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab102/M60CNTHJY/rtl/top_seg_led.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741695126131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741695126131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/game/computer science/fpga doc/digtalexperiments2/lab1/lab102/m60cnthjy/rtl/seg_led.v 1 1 " "Found 1 design units, including 1 entities, in source file /game/computer science/fpga doc/digtalexperiments2/lab1/lab102/m60cnthjy/rtl/seg_led.v" { { "Info" "ISGN_ENTITY_NAME" "1 seg_led " "Found entity 1: seg_led" {  } { { "../rtl/seg_led.v" "" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab102/M60CNTHJY/rtl/seg_led.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741695126153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741695126153 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_seg_led " "Elaborating entity \"top_seg_led\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1741695126295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "count count:u_count " "Elaborating entity \"count\" for hierarchy \"count:u_count\"" {  } { { "../rtl/top_seg_led.v" "u_count" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab102/M60CNTHJY/rtl/top_seg_led.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741695126301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg_led seg_led:u_seg_led " "Elaborating entity \"seg_led\" for hierarchy \"seg_led:u_seg_led\"" {  } { { "../rtl/top_seg_led.v" "u_seg_led" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab102/M60CNTHJY/rtl/top_seg_led.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741695126307 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 4 seg_led.v(32) " "Verilog HDL assignment warning at seg_led.v(32): truncated value with size 33 to match size of target (4)" {  } { { "../rtl/seg_led.v" "" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab102/M60CNTHJY/rtl/seg_led.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1741695126307 "|top_seg_led|seg_led:u_seg_led"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 4 seg_led.v(33) " "Verilog HDL assignment warning at seg_led.v(33): truncated value with size 33 to match size of target (4)" {  } { { "../rtl/seg_led.v" "" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab102/M60CNTHJY/rtl/seg_led.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1741695126307 "|top_seg_led|seg_led:u_seg_led"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 4 seg_led.v(34) " "Verilog HDL assignment warning at seg_led.v(34): truncated value with size 33 to match size of target (4)" {  } { { "../rtl/seg_led.v" "" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab102/M60CNTHJY/rtl/seg_led.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1741695126308 "|top_seg_led|seg_led:u_seg_led"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 4 seg_led.v(35) " "Verilog HDL assignment warning at seg_led.v(35): truncated value with size 33 to match size of target (4)" {  } { { "../rtl/seg_led.v" "" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab102/M60CNTHJY/rtl/seg_led.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1741695126308 "|top_seg_led|seg_led:u_seg_led"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 4 seg_led.v(36) " "Verilog HDL assignment warning at seg_led.v(36): truncated value with size 33 to match size of target (4)" {  } { { "../rtl/seg_led.v" "" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab102/M60CNTHJY/rtl/seg_led.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1741695126308 "|top_seg_led|seg_led:u_seg_led"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 4 seg_led.v(37) " "Verilog HDL assignment warning at seg_led.v(37): truncated value with size 33 to match size of target (4)" {  } { { "../rtl/seg_led.v" "" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab102/M60CNTHJY/rtl/seg_led.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1741695126308 "|top_seg_led|seg_led:u_seg_led"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 4 seg_led.v(38) " "Verilog HDL assignment warning at seg_led.v(38): truncated value with size 33 to match size of target (4)" {  } { { "../rtl/seg_led.v" "" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab102/M60CNTHJY/rtl/seg_led.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1741695126308 "|top_seg_led|seg_led:u_seg_led"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 4 seg_led.v(39) " "Verilog HDL assignment warning at seg_led.v(39): truncated value with size 33 to match size of target (4)" {  } { { "../rtl/seg_led.v" "" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab102/M60CNTHJY/rtl/seg_led.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1741695126308 "|top_seg_led|seg_led:u_seg_led"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data\[32\] " "Net \"data\[32\]\" is missing source, defaulting to GND" {  } { { "../rtl/top_seg_led.v" "data\[32\]" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab102/M60CNTHJY/rtl/top_seg_led.v" 33 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1741695126325 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data\[31\] " "Net \"data\[31\]\" is missing source, defaulting to GND" {  } { { "../rtl/top_seg_led.v" "data\[31\]" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab102/M60CNTHJY/rtl/top_seg_led.v" 33 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1741695126325 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data\[30\] " "Net \"data\[30\]\" is missing source, defaulting to GND" {  } { { "../rtl/top_seg_led.v" "data\[30\]" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab102/M60CNTHJY/rtl/top_seg_led.v" 33 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1741695126325 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data\[29\] " "Net \"data\[29\]\" is missing source, defaulting to GND" {  } { { "../rtl/top_seg_led.v" "data\[29\]" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab102/M60CNTHJY/rtl/top_seg_led.v" 33 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1741695126325 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data\[28\] " "Net \"data\[28\]\" is missing source, defaulting to GND" {  } { { "../rtl/top_seg_led.v" "data\[28\]" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab102/M60CNTHJY/rtl/top_seg_led.v" 33 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1741695126325 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data\[27\] " "Net \"data\[27\]\" is missing source, defaulting to GND" {  } { { "../rtl/top_seg_led.v" "data\[27\]" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab102/M60CNTHJY/rtl/top_seg_led.v" 33 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1741695126325 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data\[26\] " "Net \"data\[26\]\" is missing source, defaulting to GND" {  } { { "../rtl/top_seg_led.v" "data\[26\]" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab102/M60CNTHJY/rtl/top_seg_led.v" 33 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1741695126325 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data\[25\] " "Net \"data\[25\]\" is missing source, defaulting to GND" {  } { { "../rtl/top_seg_led.v" "data\[25\]" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab102/M60CNTHJY/rtl/top_seg_led.v" 33 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1741695126325 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data\[24\] " "Net \"data\[24\]\" is missing source, defaulting to GND" {  } { { "../rtl/top_seg_led.v" "data\[24\]" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab102/M60CNTHJY/rtl/top_seg_led.v" 33 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1741695126325 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data\[23\] " "Net \"data\[23\]\" is missing source, defaulting to GND" {  } { { "../rtl/top_seg_led.v" "data\[23\]" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab102/M60CNTHJY/rtl/top_seg_led.v" 33 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1741695126325 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data\[22\] " "Net \"data\[22\]\" is missing source, defaulting to GND" {  } { { "../rtl/top_seg_led.v" "data\[22\]" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab102/M60CNTHJY/rtl/top_seg_led.v" 33 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1741695126325 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data\[21\] " "Net \"data\[21\]\" is missing source, defaulting to GND" {  } { { "../rtl/top_seg_led.v" "data\[21\]" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab102/M60CNTHJY/rtl/top_seg_led.v" 33 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1741695126325 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data\[20\] " "Net \"data\[20\]\" is missing source, defaulting to GND" {  } { { "../rtl/top_seg_led.v" "data\[20\]" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab102/M60CNTHJY/rtl/top_seg_led.v" 33 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1741695126325 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1741695126325 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "point\[5\] seg_led:u_seg_led\|point\[5\] " "Net \"point\[5\]\", which fans out to \"seg_led:u_seg_led\|point\[5\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "GND " "Net is fed by \"GND\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1741695126351 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "count:u_count\|point\[5\] " "Net is fed by \"count:u_count\|point\[5\]\"" {  } { { "../rtl/count.v" "point\[5\]" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab102/M60CNTHJY/rtl/count.v" 70 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1741695126351 ""}  } { { "../rtl/top_seg_led.v" "point\[5\]" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab102/M60CNTHJY/rtl/top_seg_led.v" 34 -1 0 } } { "../rtl/seg_led.v" "point\[5\]" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab102/M60CNTHJY/rtl/seg_led.v" 6 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1741695126351 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "point\[4\] seg_led:u_seg_led\|point\[4\] " "Net \"point\[4\]\", which fans out to \"seg_led:u_seg_led\|point\[4\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "GND " "Net is fed by \"GND\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1741695126351 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "count:u_count\|point\[4\] " "Net is fed by \"count:u_count\|point\[4\]\"" {  } { { "../rtl/count.v" "point\[4\]" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab102/M60CNTHJY/rtl/count.v" 70 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1741695126351 ""}  } { { "../rtl/top_seg_led.v" "point\[4\]" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab102/M60CNTHJY/rtl/top_seg_led.v" 34 -1 0 } } { "../rtl/seg_led.v" "point\[4\]" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab102/M60CNTHJY/rtl/seg_led.v" 6 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1741695126351 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "point\[3\] seg_led:u_seg_led\|point\[3\] " "Net \"point\[3\]\", which fans out to \"seg_led:u_seg_led\|point\[3\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "GND " "Net is fed by \"GND\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1741695126351 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "count:u_count\|point\[3\] " "Net is fed by \"count:u_count\|point\[3\]\"" {  } { { "../rtl/count.v" "point\[3\]" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab102/M60CNTHJY/rtl/count.v" 70 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1741695126351 ""}  } { { "../rtl/top_seg_led.v" "point\[3\]" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab102/M60CNTHJY/rtl/top_seg_led.v" 34 -1 0 } } { "../rtl/seg_led.v" "point\[3\]" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab102/M60CNTHJY/rtl/seg_led.v" 6 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1741695126351 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "point\[2\] seg_led:u_seg_led\|point\[2\] " "Net \"point\[2\]\", which fans out to \"seg_led:u_seg_led\|point\[2\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "GND " "Net is fed by \"GND\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1741695126351 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "count:u_count\|point\[2\] " "Net is fed by \"count:u_count\|point\[2\]\"" {  } { { "../rtl/count.v" "point\[2\]" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab102/M60CNTHJY/rtl/count.v" 70 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1741695126351 ""}  } { { "../rtl/top_seg_led.v" "point\[2\]" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab102/M60CNTHJY/rtl/top_seg_led.v" 34 -1 0 } } { "../rtl/seg_led.v" "point\[2\]" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab102/M60CNTHJY/rtl/seg_led.v" 6 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1741695126351 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "point\[1\] seg_led:u_seg_led\|point\[1\] " "Net \"point\[1\]\", which fans out to \"seg_led:u_seg_led\|point\[1\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "GND " "Net is fed by \"GND\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1741695126351 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "count:u_count\|point\[1\] " "Net is fed by \"count:u_count\|point\[1\]\"" {  } { { "../rtl/count.v" "point\[1\]" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab102/M60CNTHJY/rtl/count.v" 70 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1741695126351 ""}  } { { "../rtl/top_seg_led.v" "point\[1\]" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab102/M60CNTHJY/rtl/top_seg_led.v" 34 -1 0 } } { "../rtl/seg_led.v" "point\[1\]" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab102/M60CNTHJY/rtl/seg_led.v" 6 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1741695126351 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "point\[0\] seg_led:u_seg_led\|point\[0\] " "Net \"point\[0\]\", which fans out to \"seg_led:u_seg_led\|point\[0\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "GND " "Net is fed by \"GND\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1741695126351 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "count:u_count\|point\[0\] " "Net is fed by \"count:u_count\|point\[0\]\"" {  } { { "../rtl/count.v" "point\[0\]" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab102/M60CNTHJY/rtl/count.v" 70 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1741695126351 ""}  } { { "../rtl/top_seg_led.v" "point\[0\]" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab102/M60CNTHJY/rtl/top_seg_led.v" 34 -1 0 } } { "../rtl/seg_led.v" "point\[0\]" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab102/M60CNTHJY/rtl/seg_led.v" 6 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1741695126351 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "en seg_led:u_seg_led\|en " "Net \"en\", which fans out to \"seg_led:u_seg_led\|en\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "VCC " "Net is fed by \"VCC\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1741695126352 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "count:u_count\|en " "Net is fed by \"count:u_count\|en\"" {  } { { "../rtl/count.v" "en" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab102/M60CNTHJY/rtl/count.v" 30 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1741695126352 ""}  } { { "../rtl/top_seg_led.v" "en" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab102/M60CNTHJY/rtl/top_seg_led.v" 35 -1 0 } } { "../rtl/seg_led.v" "en" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab102/M60CNTHJY/rtl/seg_led.v" 7 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1741695126352 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1741695126352 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 21 s 25 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 21 errors, 25 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4713 " "Peak virtual memory: 4713 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1741695126441 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Mar 11 20:12:06 2025 " "Processing ended: Tue Mar 11 20:12:06 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1741695126441 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1741695126441 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1741695126441 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1741695126441 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 23 s 25 s " "Quartus Prime Full Compilation was unsuccessful. 23 errors, 25 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1741695127081 ""}
