#! /d/a/fpga-toolchain-build/fpga-toolchain-build/iverilog/_install/bin/vvp
:ivl_version "11.0 (stable)" "(d3b0992)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\va_math.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\v2009.vpi";
S_000001be2716a620 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_000001be2705c2e0 .scope module, "tb" "tb" 3 45;
 .timescale -12 -12;
L_000001be2716d450 .functor NOT 1, L_000001be2722cfc0, C4<0>, C4<0>, C4<0>;
L_000001be2716d840 .functor XOR 2, L_000001be271e0d00, L_000001be271e0440, C4<00>, C4<00>;
L_000001be2717d3f0 .functor XOR 2, L_000001be2716d840, L_000001be271e13e0, C4<00>, C4<00>;
v000001be271e0bc0_0 .net *"_ivl_10", 1 0, L_000001be271e13e0;  1 drivers
v000001be271e0760_0 .net *"_ivl_12", 1 0, L_000001be2717d3f0;  1 drivers
v000001be271e0300_0 .net *"_ivl_2", 1 0, L_000001be271e0a80;  1 drivers
v000001be271e1a20_0 .net *"_ivl_4", 1 0, L_000001be271e0d00;  1 drivers
v000001be271e1700_0 .net *"_ivl_6", 1 0, L_000001be271e0440;  1 drivers
v000001be271e1020_0 .net *"_ivl_8", 1 0, L_000001be2716d840;  1 drivers
v000001be271e0e40_0 .net "a", 0 0, v000001be271e1160_0;  1 drivers
v000001be271e0800_0 .net "b", 0 0, v000001be271e1b60_0;  1 drivers
v000001be271e04e0_0 .net "cin", 0 0, v000001be271e06c0_0;  1 drivers
v000001be271e09e0_0 .var "clk", 0 0;
v000001be271e01c0_0 .net "cout_dut", 0 0, L_000001be2716d7d0;  1 drivers
v000001be271e1340_0 .net "cout_ref", 0 0, L_000001be271e0620;  1 drivers
v000001be271dff40_0 .var/2u "stats1", 223 0;
v000001be271e1ca0_0 .var/2u "strobe", 0 0;
v000001be271e17a0_0 .net "sum_dut", 0 0, L_000001be2716dd10;  1 drivers
v000001be271e1980_0 .net "sum_ref", 0 0, L_000001be271e0580;  1 drivers
v000001be271e0080_0 .net "tb_match", 0 0, L_000001be2722cfc0;  1 drivers
v000001be271e18e0_0 .net "tb_mismatch", 0 0, L_000001be2716d450;  1 drivers
v000001be271e10c0_0 .net "wavedrom_enable", 0 0, v000001be271e15c0_0;  1 drivers
v000001be271e0c60_0 .net "wavedrom_title", 511 0, v000001be271e1840_0;  1 drivers
L_000001be271e0a80 .concat [ 1 1 0 0], L_000001be271e0580, L_000001be271e0620;
L_000001be271e0d00 .concat [ 1 1 0 0], L_000001be271e0580, L_000001be271e0620;
L_000001be271e0440 .concat [ 1 1 0 0], L_000001be2716dd10, L_000001be2716d7d0;
L_000001be271e13e0 .concat [ 1 1 0 0], L_000001be271e0580, L_000001be271e0620;
L_000001be2722cfc0 .cmp/eeq 2, L_000001be271e0a80, L_000001be2717d3f0;
S_000001be271888c0 .scope module, "good1" "RefModule" 3 92, 4 2 0, S_000001be2705c2e0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_000001be271e3f70 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001be2716c930_0 .net *"_ivl_10", 0 0, L_000001be271e3f70;  1 drivers
v000001be2716c390_0 .net *"_ivl_11", 1 0, L_000001be271e12a0;  1 drivers
v000001be2716c6b0_0 .net *"_ivl_13", 1 0, L_000001be271e08a0;  1 drivers
L_000001be271e3fb8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001be2716c750_0 .net *"_ivl_16", 0 0, L_000001be271e3fb8;  1 drivers
v000001be2716ccf0_0 .net *"_ivl_17", 1 0, L_000001be271e03a0;  1 drivers
v000001be2716ced0_0 .net *"_ivl_3", 1 0, L_000001be271e0940;  1 drivers
L_000001be271e3f28 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001be2716c570_0 .net *"_ivl_6", 0 0, L_000001be271e3f28;  1 drivers
v000001be2716c610_0 .net *"_ivl_7", 1 0, L_000001be271e0260;  1 drivers
v000001be2716c9d0_0 .net "a", 0 0, v000001be271e1160_0;  alias, 1 drivers
v000001be2716ce30_0 .net "b", 0 0, v000001be271e1b60_0;  alias, 1 drivers
v000001be2716cf70_0 .net "cin", 0 0, v000001be271e06c0_0;  alias, 1 drivers
v000001be271e0da0_0 .net "cout", 0 0, L_000001be271e0620;  alias, 1 drivers
v000001be271e0f80_0 .net "sum", 0 0, L_000001be271e0580;  alias, 1 drivers
L_000001be271e0620 .part L_000001be271e03a0, 1, 1;
L_000001be271e0580 .part L_000001be271e03a0, 0, 1;
L_000001be271e0940 .concat [ 1 1 0 0], v000001be271e1160_0, L_000001be271e3f28;
L_000001be271e0260 .concat [ 1 1 0 0], v000001be271e1b60_0, L_000001be271e3f70;
L_000001be271e12a0 .arith/sum 2, L_000001be271e0940, L_000001be271e0260;
L_000001be271e08a0 .concat [ 1 1 0 0], v000001be271e06c0_0, L_000001be271e3fb8;
L_000001be271e03a0 .arith/sum 2, L_000001be271e12a0, L_000001be271e08a0;
S_000001be27188a50 .scope module, "stim1" "stimulus_gen" 3 86, 3 6 0, S_000001be2705c2e0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "cin";
    .port_info 4 /OUTPUT 512 "wavedrom_title";
    .port_info 5 /OUTPUT 1 "wavedrom_enable";
v000001be271e1160_0 .var "a", 0 0;
v000001be271e1b60_0 .var "b", 0 0;
v000001be271e06c0_0 .var "cin", 0 0;
v000001be271e0120_0 .net "clk", 0 0, v000001be271e09e0_0;  1 drivers
v000001be271e15c0_0 .var "wavedrom_enable", 0 0;
v000001be271e1840_0 .var "wavedrom_title", 511 0;
E_000001be2718bfb0/0 .event negedge, v000001be271e0120_0;
E_000001be2718bfb0/1 .event posedge, v000001be271e0120_0;
E_000001be2718bfb0 .event/or E_000001be2718bfb0/0, E_000001be2718bfb0/1;
E_000001be2718baf0 .event negedge, v000001be271e0120_0;
E_000001be2718bff0 .event posedge, v000001be271e0120_0;
S_000001be27175850 .scope task, "wavedrom_start" "wavedrom_start" 3 18, 3 18 0, S_000001be27188a50;
 .timescale -12 -12;
v000001be271e1ac0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_000001be271759e0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 21, 3 21 0, S_000001be27188a50;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_000001be27175b70 .scope module, "top_module1" "TopModule" 3 99, 5 3 0, S_000001be2705c2e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_000001be2716d920 .functor XOR 1, v000001be271e1160_0, v000001be271e1b60_0, C4<0>, C4<0>;
L_000001be2716dd10 .functor XOR 1, L_000001be2716d920, v000001be271e06c0_0, C4<0>, C4<0>;
L_000001be2716d8b0 .functor AND 1, v000001be271e1160_0, v000001be271e1b60_0, C4<1>, C4<1>;
L_000001be2716d4c0 .functor AND 1, v000001be271e1160_0, v000001be271e06c0_0, C4<1>, C4<1>;
L_000001be2716d530 .functor OR 1, L_000001be2716d8b0, L_000001be2716d4c0, C4<0>, C4<0>;
L_000001be2716d6f0 .functor AND 1, v000001be271e1b60_0, v000001be271e06c0_0, C4<1>, C4<1>;
L_000001be2716d7d0 .functor OR 1, L_000001be2716d530, L_000001be2716d6f0, C4<0>, C4<0>;
v000001be271e0b20_0 .net *"_ivl_0", 0 0, L_000001be2716d920;  1 drivers
v000001be271e1d40_0 .net *"_ivl_10", 0 0, L_000001be2716d6f0;  1 drivers
v000001be271e1200_0 .net *"_ivl_4", 0 0, L_000001be2716d8b0;  1 drivers
v000001be271e1480_0 .net *"_ivl_6", 0 0, L_000001be2716d4c0;  1 drivers
v000001be271e1660_0 .net *"_ivl_8", 0 0, L_000001be2716d530;  1 drivers
v000001be271e1520_0 .net "a", 0 0, v000001be271e1160_0;  alias, 1 drivers
v000001be271e1c00_0 .net "b", 0 0, v000001be271e1b60_0;  alias, 1 drivers
v000001be271dffe0_0 .net "cin", 0 0, v000001be271e06c0_0;  alias, 1 drivers
v000001be271e1de0_0 .net "cout", 0 0, L_000001be2716d7d0;  alias, 1 drivers
v000001be271e0ee0_0 .net "sum", 0 0, L_000001be2716dd10;  alias, 1 drivers
S_000001be27187a10 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 108, 3 108 0, S_000001be2705c2e0;
 .timescale -12 -12;
E_000001be2718c430 .event edge, v000001be271e1ca0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v000001be271e1ca0_0;
    %nor/r;
    %assign/vec4 v000001be271e1ca0_0, 0;
    %wait E_000001be2718c430;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_000001be27188a50;
T_3 ;
    %wait E_000001be2718bff0;
    %pushi/vec4 0, 0, 3;
    %split/vec4 1;
    %assign/vec4 v000001be271e06c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001be271e1b60_0, 0;
    %assign/vec4 v000001be271e1160_0, 0;
    %wait E_000001be2718bff0;
    %pushi/vec4 2, 0, 3;
    %split/vec4 1;
    %assign/vec4 v000001be271e06c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001be271e1b60_0, 0;
    %assign/vec4 v000001be271e1160_0, 0;
    %wait E_000001be2718bff0;
    %pushi/vec4 4, 0, 3;
    %split/vec4 1;
    %assign/vec4 v000001be271e06c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001be271e1b60_0, 0;
    %assign/vec4 v000001be271e1160_0, 0;
    %wait E_000001be2718bff0;
    %pushi/vec4 6, 0, 3;
    %split/vec4 1;
    %assign/vec4 v000001be271e06c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001be271e1b60_0, 0;
    %assign/vec4 v000001be271e1160_0, 0;
    %wait E_000001be2718bff0;
    %pushi/vec4 0, 0, 3;
    %split/vec4 1;
    %assign/vec4 v000001be271e06c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001be271e1b60_0, 0;
    %assign/vec4 v000001be271e1160_0, 0;
    %wait E_000001be2718bff0;
    %pushi/vec4 1, 0, 3;
    %split/vec4 1;
    %assign/vec4 v000001be271e06c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001be271e1b60_0, 0;
    %assign/vec4 v000001be271e1160_0, 0;
    %wait E_000001be2718bff0;
    %pushi/vec4 3, 0, 3;
    %split/vec4 1;
    %assign/vec4 v000001be271e06c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001be271e1b60_0, 0;
    %assign/vec4 v000001be271e1160_0, 0;
    %wait E_000001be2718baf0;
    %fork TD_tb.stim1.wavedrom_stop, S_000001be271759e0;
    %join;
    %pushi/vec4 200, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000001be2718bfb0;
    %vpi_func 3 39 "$random" 32 {0 0 0};
    %pad/s 3;
    %split/vec4 1;
    %assign/vec4 v000001be271e06c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001be271e1b60_0, 0;
    %assign/vec4 v000001be271e1160_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 40 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_000001be2705c2e0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001be271e09e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001be271e1ca0_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_000001be2705c2e0;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v000001be271e09e0_0;
    %inv;
    %store/vec4 v000001be271e09e0_0, 0, 1;
    %jmp T_5.0;
    %end;
    .thread T_5;
    .scope S_000001be2705c2e0;
T_6 ;
    %vpi_call/w 3 78 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 79 "$dumpvars", 32'sb00000000000000000000000000000001, v000001be271e0120_0, v000001be271e18e0_0, v000001be271e0e40_0, v000001be271e0800_0, v000001be271e04e0_0, v000001be271e1340_0, v000001be271e01c0_0, v000001be271e1980_0, v000001be271e17a0_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_000001be2705c2e0;
T_7 ;
    %load/vec4 v000001be271dff40_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %vpi_call/w 3 117 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "cout", &PV<v000001be271dff40_0, 128, 32>, &PV<v000001be271dff40_0, 96, 32> {0 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 118 "$display", "Hint: Output '%s' has no mismatches.", "cout" {0 0 0};
T_7.1 ;
    %load/vec4 v000001be271dff40_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %vpi_call/w 3 119 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "sum", &PV<v000001be271dff40_0, 64, 32>, &PV<v000001be271dff40_0, 32, 32> {0 0 0};
    %jmp T_7.3;
T_7.2 ;
    %vpi_call/w 3 120 "$display", "Hint: Output '%s' has no mismatches.", "sum" {0 0 0};
T_7.3 ;
    %vpi_call/w 3 122 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", &PV<v000001be271dff40_0, 192, 32>, &PV<v000001be271dff40_0, 0, 32> {0 0 0};
    %vpi_call/w 3 123 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %vpi_call/w 3 124 "$display", "Mismatches: %1d in %1d samples", &PV<v000001be271dff40_0, 192, 32>, &PV<v000001be271dff40_0, 0, 32> {0 0 0};
    %end;
    .thread T_7, $final;
    .scope S_000001be2705c2e0;
T_8 ;
    %wait E_000001be2718bfb0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000001be271dff40_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001be271dff40_0, 4, 32;
    %load/vec4 v000001be271e0080_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v000001be271dff40_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 135 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001be271dff40_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000001be271dff40_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001be271dff40_0, 4, 32;
T_8.0 ;
    %load/vec4 v000001be271e1340_0;
    %load/vec4 v000001be271e1340_0;
    %load/vec4 v000001be271e01c0_0;
    %xor;
    %load/vec4 v000001be271e1340_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v000001be271dff40_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 139 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001be271dff40_0, 4, 32;
T_8.6 ;
    %load/vec4 v000001be271dff40_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001be271dff40_0, 4, 32;
T_8.4 ;
    %load/vec4 v000001be271e1980_0;
    %load/vec4 v000001be271e1980_0;
    %load/vec4 v000001be271e17a0_0;
    %xor;
    %load/vec4 v000001be271e1980_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.8, 6;
    %load/vec4 v000001be271dff40_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.10, 4;
    %vpi_func 3 142 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001be271dff40_0, 4, 32;
T_8.10 ;
    %load/vec4 v000001be271dff40_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %cast2;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001be271dff40_0, 4, 32;
T_8.8 ;
    %jmp T_8;
    .thread T_8;
    .scope S_000001be2705c2e0;
T_9 ;
    %delay 1000000, 0;
    %vpi_call/w 3 150 "$display", "TIMEOUT" {0 0 0};
    %vpi_call/w 3 151 "$finish" {0 0 0};
    %end;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "-";
    "dataset_code-complete-iccad2023/Prob027_fadd_test.sv";
    "dataset_code-complete-iccad2023/Prob027_fadd_ref.sv";
    "results\gemma3_12b_0shot_temp0.0\Prob027_fadd/Prob027_fadd_sample01.sv";
