

================================================================
== Vivado HLS Report for 'mparam'
================================================================
* Date:           Wed Apr 21 15:56:31 2021

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        5_mplane_hls_ip
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   3.20|     0.721|        0.40|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    2|    2|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|      40|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       -|       -|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|     135|    -|
|Register         |        -|      -|     499|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|      0|     499|     175|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |     1824|   2520|  548160|  274080|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |ap_condition_296                  |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op12_read_state1     |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op8_read_state1      |    and   |      0|  0|   2|           1|           1|
    |grp_nbreadreq_fu_88_p3            |    and   |      0|  0|   2|           1|           0|
    |out1data_V_1_load_A               |    and   |      0|  0|   2|           1|           1|
    |out1data_V_1_load_B               |    and   |      0|  0|   2|           1|           1|
    |out2data_V_V_1_load_A             |    and   |      0|  0|   2|           1|           1|
    |out2data_V_V_1_load_B             |    and   |      0|  0|   2|           1|           1|
    |out1data_V_1_state_cmp_full       |   icmp   |      0|  0|   8|           2|           1|
    |out2data_V_V_1_state_cmp_full     |   icmp   |      0|  0|   8|           2|           1|
    |ap_block_state1_pp0_stage0_iter0  |    or    |      0|  0|   2|           1|           1|
    |ap_block_state2_io                |    or    |      0|  0|   2|           1|           1|
    |ap_block_state3_io                |    or    |      0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter2  |    or    |      0|  0|   2|           1|           1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0|  40|          16|          13|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |ap_NS_iter1_fsm           |  15|          3|    2|          6|
    |ap_NS_iter2_fsm           |  15|          3|    2|          6|
    |indata_V_V_TDATA_blk_n    |   9|          2|    1|          2|
    |mplane_state              |  15|          3|    2|          6|
    |out1data_V_1_data_in      |  15|          3|  112|        336|
    |out1data_V_1_data_out     |   9|          2|  112|        224|
    |out1data_V_1_state        |  15|          3|    2|          6|
    |out1data_V_TDATA_blk_n    |   9|          2|    1|          2|
    |out2data_V_V_1_data_out   |   9|          2|   16|         32|
    |out2data_V_V_1_state      |  15|          3|    2|          6|
    |out2data_V_V_TDATA_blk_n  |   9|          2|    1|          2|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     | 135|         28|  253|        628|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------+-----+----+-----+-----------+
    |                   Name                  |  FF | LUT| Bits| Const Bits|
    +-----------------------------------------+-----+----+-----+-----------+
    |ap_CS_iter0_fsm                          |    1|   0|    1|          0|
    |ap_CS_iter1_fsm                          |    2|   0|    2|          0|
    |ap_CS_iter2_fsm                          |    2|   0|    2|          0|
    |datainp1_V                               |   64|   0|   64|          0|
    |datainp2_V                               |   64|   0|   64|          0|
    |l1_inp1_dmac_V                           |   48|   0|   48|          0|
    |l1_inp1_smac_V                           |   48|   0|   48|          0|
    |mplane_state                             |    2|   0|    2|          0|
    |mplane_state_load_reg_256                |    2|   0|    2|          0|
    |mplane_state_load_reg_256_pp0_iter1_reg  |    2|   0|    2|          0|
    |out1data_V_1_payload_A                   |  112|   0|  112|          0|
    |out1data_V_1_payload_B                   |  112|   0|  112|          0|
    |out1data_V_1_sel_rd                      |    1|   0|    1|          0|
    |out1data_V_1_sel_wr                      |    1|   0|    1|          0|
    |out1data_V_1_state                       |    2|   0|    2|          0|
    |out2data_V_V_1_payload_A                 |   16|   0|   16|          0|
    |out2data_V_V_1_payload_B                 |   16|   0|   16|          0|
    |out2data_V_V_1_sel_rd                    |    1|   0|    1|          0|
    |out2data_V_V_1_sel_wr                    |    1|   0|    1|          0|
    |out2data_V_V_1_state                     |    2|   0|    2|          0|
    +-----------------------------------------+-----+----+-----+-----------+
    |Total                                    |  499|   0|  499|          0|
    +-----------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+--------------+--------------+--------------+
|      RTL Ports      | Dir | Bits|   Protocol   | Source Object|    C Type    |
+---------------------+-----+-----+--------------+--------------+--------------+
|ap_clk               |  in |    1| ap_ctrl_none |    mparam    | return value |
|ap_rst_n             |  in |    1| ap_ctrl_none |    mparam    | return value |
|indata_V_V_TDATA     |  in |   64|     axis     |  indata_V_V  |    pointer   |
|indata_V_V_TVALID    |  in |    1|     axis     |  indata_V_V  |    pointer   |
|indata_V_V_TREADY    | out |    1|     axis     |  indata_V_V  |    pointer   |
|out1data_V_TDATA     | out |  112|     axis     |  out1data_V  |    pointer   |
|out1data_V_TVALID    | out |    1|     axis     |  out1data_V  |    pointer   |
|out1data_V_TREADY    |  in |    1|     axis     |  out1data_V  |    pointer   |
|out2data_V_V_TDATA   | out |   16|     axis     | out2data_V_V |    pointer   |
|out2data_V_V_TVALID  | out |    1|     axis     | out2data_V_V |    pointer   |
|out2data_V_V_TREADY  |  in |    1|     axis     | out2data_V_V |    pointer   |
|state_out_V          | out |    8|    ap_none   |  state_out_V |    pointer   |
+---------------------+-----+-----+--------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 1
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.67>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%mplane_state_load = load i2* @mplane_state, align 1" [5_mplane_hls_ip/mparam.cpp:22]   --->   Operation 4 'load' 'mplane_state_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.67ns)   --->   "store i2 -1, i2* @mplane_state, align 1" [5_mplane_hls_ip/mparam.cpp:61]   --->   Operation 5 'store' <Predicate = (mplane_state_load == 3)> <Delay = 0.67>
ST_1 : Operation 6 [1/1] (0.67ns)   --->   "store i2 -1, i2* @mplane_state, align 1" [5_mplane_hls_ip/mparam.cpp:53]   --->   Operation 6 'store' <Predicate = (mplane_state_load == 2)> <Delay = 0.67>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%tmp_1 = call i1 @_ssdm_op_NbReadReq.axis.i64P(i64* %indata_V_V, i32 1)" [5_mplane_hls_ip/mparam.cpp:35]   --->   Operation 7 'nbreadreq' 'tmp_1' <Predicate = (mplane_state_load == 1)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%tmp_V_2 = call i64 @_ssdm_op_Read.axis.volatile.i64P(i64* %indata_V_V)" [5_mplane_hls_ip/mparam.cpp:37]   --->   Operation 8 'read' 'tmp_V_2' <Predicate = (mplane_state_load == 1 & tmp_1)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "store i64 %tmp_V_2, i64* @datainp2_V, align 8" [5_mplane_hls_ip/mparam.cpp:37]   --->   Operation 9 'store' <Predicate = (mplane_state_load == 1 & tmp_1)> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.67ns)   --->   "store i2 -2, i2* @mplane_state, align 1" [5_mplane_hls_ip/mparam.cpp:38]   --->   Operation 10 'store' <Predicate = (mplane_state_load == 1 & tmp_1)> <Delay = 0.67>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%tmp = call i1 @_ssdm_op_NbReadReq.axis.i64P(i64* %indata_V_V, i32 1)" [5_mplane_hls_ip/mparam.cpp:26]   --->   Operation 11 'nbreadreq' 'tmp' <Predicate = (mplane_state_load == 0)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%tmp_V_1 = call i64 @_ssdm_op_Read.axis.volatile.i64P(i64* %indata_V_V)" [5_mplane_hls_ip/mparam.cpp:28]   --->   Operation 12 'read' 'tmp_V_1' <Predicate = (mplane_state_load == 0 & tmp)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "store i64 %tmp_V_1, i64* @datainp1_V, align 8" [5_mplane_hls_ip/mparam.cpp:28]   --->   Operation 13 'store' <Predicate = (mplane_state_load == 0 & tmp)> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.67ns)   --->   "store i2 1, i2* @mplane_state, align 1" [5_mplane_hls_ip/mparam.cpp:29]   --->   Operation 14 'store' <Predicate = (mplane_state_load == 0 & tmp)> <Delay = 0.67>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%tmp_ethsmac_V_1 = load i48* @l1_inp1_smac_V, align 8" [5_mplane_hls_ip/mparam.cpp:58]   --->   Operation 15 'load' 'tmp_ethsmac_V_1' <Predicate = (mplane_state_load == 3)> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%tmp_ethdmac_V_1 = load i48* @l1_inp1_dmac_V, align 8" [5_mplane_hls_ip/mparam.cpp:59]   --->   Operation 16 'load' 'tmp_ethdmac_V_1' <Predicate = (mplane_state_load == 3)> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%tmp_17 = call i112 @_ssdm_op_BitConcatenate.i112.i16.i48.i48(i16 -20738, i48 %tmp_ethdmac_V_1, i48 %tmp_ethsmac_V_1)" [5_mplane_hls_ip/mparam.cpp:60]   --->   Operation 17 'bitconcatenate' 'tmp_17' <Predicate = (mplane_state_load == 3)> <Delay = 0.00>
ST_2 : Operation 18 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i112P(i112* %out1data_V, i112 %tmp_17)" [5_mplane_hls_ip/mparam.cpp:60]   --->   Operation 18 'write' <Predicate = (mplane_state_load == 3)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%p_Val2_s = load i64* @datainp1_V, align 8" [5_mplane_hls_ip/mparam.cpp:44]   --->   Operation 19 'load' 'p_Val2_s' <Predicate = (mplane_state_load == 2)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%trunc_ln647 = trunc i64 %p_Val2_s to i42" [5_mplane_hls_ip/mparam.cpp:44]   --->   Operation 20 'trunc' 'trunc_ln647' <Predicate = (mplane_state_load == 2)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%tmp_V = call i16 @_ssdm_op_PartSelect.i16.i64.i32.i32(i64 %p_Val2_s, i32 42, i32 57)" [5_mplane_hls_ip/mparam.cpp:45]   --->   Operation 21 'partselect' 'tmp_V' <Predicate = (mplane_state_load == 2)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%p_Val2_1 = load i64* @datainp2_V, align 8" [5_mplane_hls_ip/mparam.cpp:46]   --->   Operation 22 'load' 'p_Val2_1' <Predicate = (mplane_state_load == 2)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%p_Result_s = call i6 @_ssdm_op_PartSelect.i6.i64.i32.i32(i64 %p_Val2_1, i32 52, i32 57)" [5_mplane_hls_ip/mparam.cpp:46]   --->   Operation 23 'partselect' 'p_Result_s' <Predicate = (mplane_state_load == 2)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%p_Result_s_4 = call i48 @_ssdm_op_BitConcatenate.i48.i6.i42(i6 %p_Result_s, i42 %trunc_ln647)" [5_mplane_hls_ip/mparam.cpp:46]   --->   Operation 24 'bitconcatenate' 'p_Result_s_4' <Predicate = (mplane_state_load == 2)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "store i48 %p_Result_s_4, i48* @l1_inp1_smac_V, align 8" [5_mplane_hls_ip/mparam.cpp:46]   --->   Operation 25 'store' <Predicate = (mplane_state_load == 2)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_V_3 = call i48 @_ssdm_op_PartSelect.i48.i64.i32.i32(i64 %p_Val2_1, i32 4, i32 51)" [5_mplane_hls_ip/mparam.cpp:47]   --->   Operation 26 'partselect' 'tmp_V_3' <Predicate = (mplane_state_load == 2)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "store i48 %tmp_V_3, i48* @l1_inp1_dmac_V, align 8" [5_mplane_hls_ip/mparam.cpp:47]   --->   Operation 27 'store' <Predicate = (mplane_state_load == 2)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%tmp1 = call i112 @_ssdm_op_BitConcatenate.i112.i16.i48.i6.i42(i16 -20738, i48 %tmp_V_3, i6 %p_Result_s, i42 %trunc_ln647)" [5_mplane_hls_ip/mparam.cpp:51]   --->   Operation 28 'bitconcatenate' 'tmp1' <Predicate = (mplane_state_load == 2)> <Delay = 0.00>
ST_2 : Operation 29 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i112P(i112* %out1data_V, i112 %tmp1)" [5_mplane_hls_ip/mparam.cpp:51]   --->   Operation 29 'write' <Predicate = (mplane_state_load == 2)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 30 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i16P(i16* %out2data_V_V, i16 %tmp_V)" [5_mplane_hls_ip/mparam.cpp:52]   --->   Operation 30 'write' <Predicate = (mplane_state_load == 2)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "br i1 %tmp_1, label %3, label %._crit_edge183" [5_mplane_hls_ip/mparam.cpp:35]   --->   Operation 31 'br' <Predicate = (mplane_state_load == 1)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "br i1 %tmp, label %1, label %._crit_edge182" [5_mplane_hls_ip/mparam.cpp:26]   --->   Operation 32 'br' <Predicate = (mplane_state_load == 0)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.72>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i112* %out1data_V), !map !63"   --->   Operation 33 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %indata_V_V), !map !73"   --->   Operation 34 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %out2data_V_V), !map !77"   --->   Operation 35 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %state_out_V), !map !81"   --->   Operation 36 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([7 x i8]* @mparam_str) nounwind"   --->   Operation 37 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %indata_V_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [5_mplane_hls_ip/mparam.cpp:5]   --->   Operation 38 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i112* %out1data_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [5_mplane_hls_ip/mparam.cpp:6]   --->   Operation 39 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %out2data_V_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [5_mplane_hls_ip/mparam.cpp:7]   --->   Operation 40 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %state_out_V, [8 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [5_mplane_hls_ip/mparam.cpp:8]   --->   Operation 41 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [5_mplane_hls_ip/mparam.cpp:9]   --->   Operation 42 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 2, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [5_mplane_hls_ip/mparam.cpp:13]   --->   Operation 43 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecReset(i2* @mplane_state, i32 1, [1 x i8]* @p_str2) nounwind" [5_mplane_hls_ip/mparam.cpp:21]   --->   Operation 44 'specreset' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln301 = zext i2 %mplane_state_load to i8" [5_mplane_hls_ip/mparam.cpp:22]   --->   Operation 45 'zext' 'zext_ln301' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.i8P(i8* %state_out_V, i8 %zext_ln301)" [5_mplane_hls_ip/mparam.cpp:22]   --->   Operation 46 'write' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.72ns)   --->   "switch i2 %mplane_state_load, label %._crit_edge181 [
    i2 0, label %0
    i2 1, label %2
    i2 -2, label %4
    i2 -1, label %5
  ]" [5_mplane_hls_ip/mparam.cpp:23]   --->   Operation 47 'switch' <Predicate = true> <Delay = 0.72>
ST_3 : Operation 48 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i112P(i112* %out1data_V, i112 %tmp_17)" [5_mplane_hls_ip/mparam.cpp:60]   --->   Operation 48 'write' <Predicate = (mplane_state_load == 3)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "br label %._crit_edge181" [5_mplane_hls_ip/mparam.cpp:63]   --->   Operation 49 'br' <Predicate = (mplane_state_load == 3)> <Delay = 0.00>
ST_3 : Operation 50 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i112P(i112* %out1data_V, i112 %tmp1)" [5_mplane_hls_ip/mparam.cpp:51]   --->   Operation 50 'write' <Predicate = (mplane_state_load == 2)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 51 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i16P(i16* %out2data_V_V, i16 %tmp_V)" [5_mplane_hls_ip/mparam.cpp:52]   --->   Operation 51 'write' <Predicate = (mplane_state_load == 2)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "br label %._crit_edge181" [5_mplane_hls_ip/mparam.cpp:55]   --->   Operation 52 'br' <Predicate = (mplane_state_load == 2)> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "br label %._crit_edge183" [5_mplane_hls_ip/mparam.cpp:39]   --->   Operation 53 'br' <Predicate = (mplane_state_load == 1 & tmp_1)> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "br label %._crit_edge181" [5_mplane_hls_ip/mparam.cpp:41]   --->   Operation 54 'br' <Predicate = (mplane_state_load == 1)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "br label %._crit_edge182" [5_mplane_hls_ip/mparam.cpp:30]   --->   Operation 55 'br' <Predicate = (mplane_state_load == 0 & tmp)> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "br label %._crit_edge181" [5_mplane_hls_ip/mparam.cpp:32]   --->   Operation 56 'br' <Predicate = (mplane_state_load == 0)> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "ret void" [5_mplane_hls_ip/mparam.cpp:66]   --->   Operation 57 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_none:ce=0
Port [ indata_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out1data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out2data_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ state_out_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mplane_state]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ datainp1_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ datainp2_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ l1_inp1_smac_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ l1_inp1_dmac_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
mplane_state_load (load          ) [ 0111]
store_ln61        (store         ) [ 0000]
store_ln53        (store         ) [ 0000]
tmp_1             (nbreadreq     ) [ 0111]
tmp_V_2           (read          ) [ 0000]
store_ln37        (store         ) [ 0000]
store_ln38        (store         ) [ 0000]
tmp               (nbreadreq     ) [ 0111]
tmp_V_1           (read          ) [ 0000]
store_ln28        (store         ) [ 0000]
store_ln29        (store         ) [ 0000]
tmp_ethsmac_V_1   (load          ) [ 0000]
tmp_ethdmac_V_1   (load          ) [ 0000]
tmp_17            (bitconcatenate) [ 0101]
p_Val2_s          (load          ) [ 0000]
trunc_ln647       (trunc         ) [ 0000]
tmp_V             (partselect    ) [ 0101]
p_Val2_1          (load          ) [ 0000]
p_Result_s        (partselect    ) [ 0000]
p_Result_s_4      (bitconcatenate) [ 0000]
store_ln46        (store         ) [ 0000]
tmp_V_3           (partselect    ) [ 0000]
store_ln47        (store         ) [ 0000]
tmp1              (bitconcatenate) [ 0101]
br_ln35           (br            ) [ 0000]
br_ln26           (br            ) [ 0000]
specbitsmap_ln0   (specbitsmap   ) [ 0000]
specbitsmap_ln0   (specbitsmap   ) [ 0000]
specbitsmap_ln0   (specbitsmap   ) [ 0000]
specbitsmap_ln0   (specbitsmap   ) [ 0000]
spectopmodule_ln0 (spectopmodule ) [ 0000]
specinterface_ln5 (specinterface ) [ 0000]
specinterface_ln6 (specinterface ) [ 0000]
specinterface_ln7 (specinterface ) [ 0000]
specinterface_ln8 (specinterface ) [ 0000]
specinterface_ln9 (specinterface ) [ 0000]
specpipeline_ln13 (specpipeline  ) [ 0000]
specreset_ln21    (specreset     ) [ 0000]
zext_ln301        (zext          ) [ 0000]
write_ln22        (write         ) [ 0000]
switch_ln23       (switch        ) [ 0000]
write_ln60        (write         ) [ 0000]
br_ln63           (br            ) [ 0000]
write_ln51        (write         ) [ 0000]
write_ln52        (write         ) [ 0000]
br_ln55           (br            ) [ 0000]
br_ln39           (br            ) [ 0000]
br_ln41           (br            ) [ 0000]
br_ln30           (br            ) [ 0000]
br_ln32           (br            ) [ 0000]
ret_ln66          (ret           ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="indata_V_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="indata_V_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="out1data_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out1data_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="out2data_V_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out2data_V_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="state_out_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state_out_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="mplane_state">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mplane_state"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="datainp1_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="datainp1_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="datainp2_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="datainp2_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="l1_inp1_smac_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="l1_inp1_smac_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="l1_inp1_dmac_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="l1_inp1_dmac_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.axis.i64P"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i64P"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i112.i16.i48.i48"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i112P"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i6.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i48.i6.i42"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i48.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i112.i16.i48.i6.i42"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i16P"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="mparam_str"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecReset"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_none.i8P"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1004" name="grp_nbreadreq_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="0" index="1" bw="64" slack="0"/>
<pin id="91" dir="0" index="2" bw="1" slack="0"/>
<pin id="92" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_1/1 tmp/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="grp_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="64" slack="0"/>
<pin id="98" dir="0" index="1" bw="64" slack="0"/>
<pin id="99" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V_2/1 tmp_V_1/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="grp_write_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="0" slack="0"/>
<pin id="104" dir="0" index="1" bw="112" slack="0"/>
<pin id="105" dir="0" index="2" bw="112" slack="0"/>
<pin id="106" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln60/2 write_ln51/2 "/>
</bind>
</comp>

<comp id="109" class="1004" name="grp_write_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="0" slack="0"/>
<pin id="111" dir="0" index="1" bw="16" slack="0"/>
<pin id="112" dir="0" index="2" bw="16" slack="0"/>
<pin id="113" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln52/2 "/>
</bind>
</comp>

<comp id="116" class="1004" name="write_ln22_write_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="0" slack="0"/>
<pin id="118" dir="0" index="1" bw="8" slack="0"/>
<pin id="119" dir="0" index="2" bw="2" slack="0"/>
<pin id="120" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln22/3 "/>
</bind>
</comp>

<comp id="123" class="1004" name="grp_store_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="1" slack="0"/>
<pin id="125" dir="0" index="1" bw="2" slack="0"/>
<pin id="126" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln61/1 store_ln53/1 "/>
</bind>
</comp>

<comp id="129" class="1004" name="mplane_state_load_load_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="2" slack="0"/>
<pin id="131" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="mplane_state_load/1 "/>
</bind>
</comp>

<comp id="133" class="1004" name="store_ln37_store_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="64" slack="0"/>
<pin id="135" dir="0" index="1" bw="64" slack="0"/>
<pin id="136" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln37/1 "/>
</bind>
</comp>

<comp id="139" class="1004" name="store_ln38_store_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="2" slack="0"/>
<pin id="141" dir="0" index="1" bw="2" slack="0"/>
<pin id="142" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln38/1 "/>
</bind>
</comp>

<comp id="145" class="1004" name="store_ln28_store_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="64" slack="0"/>
<pin id="147" dir="0" index="1" bw="64" slack="0"/>
<pin id="148" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln28/1 "/>
</bind>
</comp>

<comp id="151" class="1004" name="store_ln29_store_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="1" slack="0"/>
<pin id="153" dir="0" index="1" bw="2" slack="0"/>
<pin id="154" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln29/1 "/>
</bind>
</comp>

<comp id="157" class="1004" name="tmp_ethsmac_V_1_load_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="48" slack="0"/>
<pin id="159" dir="1" index="1" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_ethsmac_V_1/2 "/>
</bind>
</comp>

<comp id="161" class="1004" name="tmp_ethdmac_V_1_load_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="48" slack="0"/>
<pin id="163" dir="1" index="1" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_ethdmac_V_1/2 "/>
</bind>
</comp>

<comp id="165" class="1004" name="tmp_17_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="112" slack="0"/>
<pin id="167" dir="0" index="1" bw="16" slack="0"/>
<pin id="168" dir="0" index="2" bw="48" slack="0"/>
<pin id="169" dir="0" index="3" bw="48" slack="0"/>
<pin id="170" dir="1" index="4" bw="112" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_17/2 "/>
</bind>
</comp>

<comp id="176" class="1004" name="p_Val2_s_load_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="64" slack="0"/>
<pin id="178" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_s/2 "/>
</bind>
</comp>

<comp id="180" class="1004" name="trunc_ln647_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="64" slack="0"/>
<pin id="182" dir="1" index="1" bw="42" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln647/2 "/>
</bind>
</comp>

<comp id="184" class="1004" name="tmp_V_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="16" slack="0"/>
<pin id="186" dir="0" index="1" bw="64" slack="0"/>
<pin id="187" dir="0" index="2" bw="7" slack="0"/>
<pin id="188" dir="0" index="3" bw="7" slack="0"/>
<pin id="189" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_V/2 "/>
</bind>
</comp>

<comp id="195" class="1004" name="p_Val2_1_load_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="64" slack="0"/>
<pin id="197" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_1/2 "/>
</bind>
</comp>

<comp id="199" class="1004" name="p_Result_s_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="6" slack="0"/>
<pin id="201" dir="0" index="1" bw="64" slack="0"/>
<pin id="202" dir="0" index="2" bw="7" slack="0"/>
<pin id="203" dir="0" index="3" bw="7" slack="0"/>
<pin id="204" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_s/2 "/>
</bind>
</comp>

<comp id="209" class="1004" name="p_Result_s_4_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="48" slack="0"/>
<pin id="211" dir="0" index="1" bw="6" slack="0"/>
<pin id="212" dir="0" index="2" bw="42" slack="0"/>
<pin id="213" dir="1" index="3" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_s_4/2 "/>
</bind>
</comp>

<comp id="217" class="1004" name="store_ln46_store_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="48" slack="0"/>
<pin id="219" dir="0" index="1" bw="48" slack="0"/>
<pin id="220" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln46/2 "/>
</bind>
</comp>

<comp id="223" class="1004" name="tmp_V_3_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="48" slack="0"/>
<pin id="225" dir="0" index="1" bw="64" slack="0"/>
<pin id="226" dir="0" index="2" bw="4" slack="0"/>
<pin id="227" dir="0" index="3" bw="7" slack="0"/>
<pin id="228" dir="1" index="4" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_V_3/2 "/>
</bind>
</comp>

<comp id="233" class="1004" name="store_ln47_store_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="48" slack="0"/>
<pin id="235" dir="0" index="1" bw="48" slack="0"/>
<pin id="236" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln47/2 "/>
</bind>
</comp>

<comp id="239" class="1004" name="tmp1_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="112" slack="0"/>
<pin id="241" dir="0" index="1" bw="16" slack="0"/>
<pin id="242" dir="0" index="2" bw="48" slack="0"/>
<pin id="243" dir="0" index="3" bw="6" slack="0"/>
<pin id="244" dir="0" index="4" bw="42" slack="0"/>
<pin id="245" dir="1" index="5" bw="112" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp1/2 "/>
</bind>
</comp>

<comp id="252" class="1004" name="zext_ln301_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="2" slack="2"/>
<pin id="254" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln301/3 "/>
</bind>
</comp>

<comp id="256" class="1005" name="mplane_state_load_reg_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="2" slack="1"/>
<pin id="258" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opset="mplane_state_load "/>
</bind>
</comp>

<comp id="261" class="1005" name="tmp_1_reg_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="1" slack="1"/>
<pin id="263" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="265" class="1005" name="tmp_reg_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="1" slack="1"/>
<pin id="267" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="269" class="1005" name="tmp_17_reg_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="112" slack="1"/>
<pin id="271" dir="1" index="1" bw="112" slack="1"/>
</pin_list>
<bind>
<opset="tmp_17 "/>
</bind>
</comp>

<comp id="274" class="1005" name="tmp_V_reg_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="16" slack="1"/>
<pin id="276" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V "/>
</bind>
</comp>

<comp id="279" class="1005" name="tmp1_reg_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="112" slack="1"/>
<pin id="281" dir="1" index="1" bw="112" slack="1"/>
</pin_list>
<bind>
<opset="tmp1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="93"><net_src comp="20" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="94"><net_src comp="0" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="95"><net_src comp="22" pin="0"/><net_sink comp="88" pin=2"/></net>

<net id="100"><net_src comp="24" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="0" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="107"><net_src comp="34" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="108"><net_src comp="2" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="114"><net_src comp="56" pin="0"/><net_sink comp="109" pin=0"/></net>

<net id="115"><net_src comp="4" pin="0"/><net_sink comp="109" pin=1"/></net>

<net id="121"><net_src comp="84" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="122"><net_src comp="6" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="127"><net_src comp="18" pin="0"/><net_sink comp="123" pin=0"/></net>

<net id="128"><net_src comp="8" pin="0"/><net_sink comp="123" pin=1"/></net>

<net id="132"><net_src comp="8" pin="0"/><net_sink comp="129" pin=0"/></net>

<net id="137"><net_src comp="96" pin="2"/><net_sink comp="133" pin=0"/></net>

<net id="138"><net_src comp="12" pin="0"/><net_sink comp="133" pin=1"/></net>

<net id="143"><net_src comp="26" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="144"><net_src comp="8" pin="0"/><net_sink comp="139" pin=1"/></net>

<net id="149"><net_src comp="96" pin="2"/><net_sink comp="145" pin=0"/></net>

<net id="150"><net_src comp="10" pin="0"/><net_sink comp="145" pin=1"/></net>

<net id="155"><net_src comp="28" pin="0"/><net_sink comp="151" pin=0"/></net>

<net id="156"><net_src comp="8" pin="0"/><net_sink comp="151" pin=1"/></net>

<net id="160"><net_src comp="14" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="164"><net_src comp="16" pin="0"/><net_sink comp="161" pin=0"/></net>

<net id="171"><net_src comp="30" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="172"><net_src comp="32" pin="0"/><net_sink comp="165" pin=1"/></net>

<net id="173"><net_src comp="161" pin="1"/><net_sink comp="165" pin=2"/></net>

<net id="174"><net_src comp="157" pin="1"/><net_sink comp="165" pin=3"/></net>

<net id="175"><net_src comp="165" pin="4"/><net_sink comp="102" pin=2"/></net>

<net id="179"><net_src comp="10" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="183"><net_src comp="176" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="190"><net_src comp="36" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="191"><net_src comp="176" pin="1"/><net_sink comp="184" pin=1"/></net>

<net id="192"><net_src comp="38" pin="0"/><net_sink comp="184" pin=2"/></net>

<net id="193"><net_src comp="40" pin="0"/><net_sink comp="184" pin=3"/></net>

<net id="194"><net_src comp="184" pin="4"/><net_sink comp="109" pin=2"/></net>

<net id="198"><net_src comp="12" pin="0"/><net_sink comp="195" pin=0"/></net>

<net id="205"><net_src comp="42" pin="0"/><net_sink comp="199" pin=0"/></net>

<net id="206"><net_src comp="195" pin="1"/><net_sink comp="199" pin=1"/></net>

<net id="207"><net_src comp="44" pin="0"/><net_sink comp="199" pin=2"/></net>

<net id="208"><net_src comp="40" pin="0"/><net_sink comp="199" pin=3"/></net>

<net id="214"><net_src comp="46" pin="0"/><net_sink comp="209" pin=0"/></net>

<net id="215"><net_src comp="199" pin="4"/><net_sink comp="209" pin=1"/></net>

<net id="216"><net_src comp="180" pin="1"/><net_sink comp="209" pin=2"/></net>

<net id="221"><net_src comp="209" pin="3"/><net_sink comp="217" pin=0"/></net>

<net id="222"><net_src comp="14" pin="0"/><net_sink comp="217" pin=1"/></net>

<net id="229"><net_src comp="48" pin="0"/><net_sink comp="223" pin=0"/></net>

<net id="230"><net_src comp="195" pin="1"/><net_sink comp="223" pin=1"/></net>

<net id="231"><net_src comp="50" pin="0"/><net_sink comp="223" pin=2"/></net>

<net id="232"><net_src comp="52" pin="0"/><net_sink comp="223" pin=3"/></net>

<net id="237"><net_src comp="223" pin="4"/><net_sink comp="233" pin=0"/></net>

<net id="238"><net_src comp="16" pin="0"/><net_sink comp="233" pin=1"/></net>

<net id="246"><net_src comp="54" pin="0"/><net_sink comp="239" pin=0"/></net>

<net id="247"><net_src comp="32" pin="0"/><net_sink comp="239" pin=1"/></net>

<net id="248"><net_src comp="223" pin="4"/><net_sink comp="239" pin=2"/></net>

<net id="249"><net_src comp="199" pin="4"/><net_sink comp="239" pin=3"/></net>

<net id="250"><net_src comp="180" pin="1"/><net_sink comp="239" pin=4"/></net>

<net id="251"><net_src comp="239" pin="5"/><net_sink comp="102" pin=2"/></net>

<net id="255"><net_src comp="252" pin="1"/><net_sink comp="116" pin=2"/></net>

<net id="259"><net_src comp="129" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="260"><net_src comp="256" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="264"><net_src comp="88" pin="3"/><net_sink comp="261" pin=0"/></net>

<net id="268"><net_src comp="88" pin="3"/><net_sink comp="265" pin=0"/></net>

<net id="272"><net_src comp="165" pin="4"/><net_sink comp="269" pin=0"/></net>

<net id="273"><net_src comp="269" pin="1"/><net_sink comp="102" pin=2"/></net>

<net id="277"><net_src comp="184" pin="4"/><net_sink comp="274" pin=0"/></net>

<net id="278"><net_src comp="274" pin="1"/><net_sink comp="109" pin=2"/></net>

<net id="282"><net_src comp="239" pin="5"/><net_sink comp="279" pin=0"/></net>

<net id="283"><net_src comp="279" pin="1"/><net_sink comp="102" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out1data_V | {3 }
	Port: out2data_V_V | {3 }
	Port: state_out_V | {3 }
	Port: mplane_state | {1 }
	Port: datainp1_V | {1 }
	Port: datainp2_V | {1 }
	Port: l1_inp1_smac_V | {2 }
	Port: l1_inp1_dmac_V | {2 }
 - Input state : 
	Port: mparam : indata_V_V | {1 }
	Port: mparam : mplane_state | {1 }
	Port: mparam : datainp1_V | {2 }
	Port: mparam : datainp2_V | {2 }
	Port: mparam : l1_inp1_smac_V | {2 }
	Port: mparam : l1_inp1_dmac_V | {2 }
  - Chain level:
	State 1
	State 2
		tmp_17 : 1
		write_ln60 : 2
		trunc_ln647 : 1
		tmp_V : 1
		p_Result_s : 1
		p_Result_s_4 : 2
		store_ln46 : 3
		tmp_V_3 : 1
		store_ln47 : 2
		tmp1 : 2
		write_ln51 : 3
		write_ln52 : 2
	State 3
		write_ln22 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|
| Operation|     Functional Unit     |
|----------|-------------------------|
| nbreadreq|   grp_nbreadreq_fu_88   |
|----------|-------------------------|
|   read   |      grp_read_fu_96     |
|----------|-------------------------|
|          |     grp_write_fu_102    |
|   write  |     grp_write_fu_109    |
|          | write_ln22_write_fu_116 |
|----------|-------------------------|
|          |      tmp_17_fu_165      |
|bitconcatenate|   p_Result_s_4_fu_209   |
|          |       tmp1_fu_239       |
|----------|-------------------------|
|   trunc  |    trunc_ln647_fu_180   |
|----------|-------------------------|
|          |       tmp_V_fu_184      |
|partselect|    p_Result_s_fu_199    |
|          |      tmp_V_3_fu_223     |
|----------|-------------------------|
|   zext   |    zext_ln301_fu_252    |
|----------|-------------------------|
|   Total  |                         |
|----------|-------------------------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|mplane_state_load_reg_256|    2   |
|       tmp1_reg_279      |   112  |
|      tmp_17_reg_269     |   112  |
|      tmp_1_reg_261      |    1   |
|      tmp_V_reg_274      |   16   |
|       tmp_reg_265       |    1   |
+-------------------------+--------+
|          Total          |   244  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_write_fu_102 |  p2  |   4  |  112 |   448  ||    21   |
| grp_write_fu_109 |  p2  |   2  |  16  |   32   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   480  ||  1.3495 ||    30   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    -   |    -   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |   30   |
|  Register |    -   |   244  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   244  |   30   |
+-----------+--------+--------+--------+
