#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 10;
:vpi_module "E:\Software\iverilog\lib\ivl\system.vpi";
:vpi_module "E:\Software\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "E:\Software\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "E:\Software\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "E:\Software\iverilog\lib\ivl\va_math.vpi";
S_000002dd670b3540 .scope module, "cpu_tb" "cpu_tb" 2 7;
 .timescale -9 -10;
v000002dd6726c310_0 .net "BUSYWAIT", 0 0, v000002dd6726add0_0;  1 drivers
v000002dd6726c3b0_0 .var "CLK", 0 0;
v000002dd6726a5b0_0 .net "DMEM_ADDR", 31 0, L_000002dd672d6e60;  1 drivers
v000002dd6726b7d0_0 .net "DMEM_DATA_READ", 31 0, v000002dd6726be10_0;  1 drivers
v000002dd6726b230_0 .net "DMEM_DATA_WRITE", 31 0, L_000002dd672d6ed0;  1 drivers
v000002dd6726a970_0 .net "DMEM_READ", 3 0, L_000002dd672d6680;  1 drivers
v000002dd6726ae70_0 .net "DMEM_WRITE", 2 0, L_000002dd672d6990;  1 drivers
v000002dd6726bd70_0 .net "INST", 31 0, v000002dd6726c130_0;  1 drivers
v000002dd6726c4f0_0 .net "PC", 31 0, v000002dd67265b90_0;  1 drivers
v000002dd6726b9b0_0 .var "RST", 0 0;
S_000002dd670ab850 .scope module, "cpu_inst" "cpu" 2 20, 3 19 0, S_000002dd670b3540;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "INST_IF";
    .port_info 1 /INPUT 1 "CLK";
    .port_info 2 /INPUT 1 "RST";
    .port_info 3 /INPUT 32 "DMEM_DATA_READ_MA";
    .port_info 4 /INPUT 1 "BUSYWAIT_IN";
    .port_info 5 /OUTPUT 32 "PC_IF";
    .port_info 6 /OUTPUT 32 "DMEM_ADDR_MA";
    .port_info 7 /OUTPUT 32 "DMEM_DATA_WRITE_MA";
    .port_info 8 /OUTPUT 4 "DMEM_READ_MA";
    .port_info 9 /OUTPUT 3 "DMEM_WRITE_MA";
    .port_info 10 /OUTPUT 1 "BUSYWAIT_OUT";
L_000002dd671ae0a0 .functor BUFZ 1, v000002dd6726add0_0, C4<0>, C4<0>, C4<0>;
L_000002dd671af6f0 .functor OR 1, L_000002dd671ae0a0, v000002dd6725f920_0, C4<0>, C4<0>;
L_000002dd671aeea0 .functor OR 1, v000002dd6726b9b0_0, v000002dd672510c0_0, C4<0>, C4<0>;
L_000002dd671aef10 .functor OR 1, L_000002dd671ae0a0, v000002dd6725f920_0, C4<0>, C4<0>;
L_000002dd672d6140 .functor OR 1, v000002dd6726b9b0_0, v000002dd672510c0_0, C4<0>, C4<0>;
L_000002dd672d6610 .functor OR 1, L_000002dd672d6140, v000002dd6725ede0_0, C4<0>, C4<0>;
L_000002dd672d6e60 .functor BUFZ 32, v000002dd67255350_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002dd672d6ed0 .functor BUFZ 32, v000002dd6725fce0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002dd672d6680 .functor BUFZ 4, v000002dd67256110_0, C4<0000>, C4<0000>, C4<0000>;
L_000002dd672d6990 .functor BUFZ 3, v000002dd6725fd80_0, C4<000>, C4<000>, C4<000>;
v000002dd672645b0_0 .net "ALU_DATA1_EX", 31 0, L_000002dd672d3880;  1 drivers
v000002dd67264330_0 .net "ALU_DATA2_EX", 31 0, L_000002dd672d3060;  1 drivers
v000002dd672636b0_0 .net "ALU_OP_EX", 4 0, v000002dd67261a40_0;  1 drivers
v000002dd67265410_0 .net "ALU_OP_ID", 4 0, L_000002dd672d0860;  1 drivers
v000002dd672643d0_0 .net "ALU_OUT_EX", 31 0, v000002dd671ca310_0;  1 drivers
v000002dd67264a10_0 .net "ALU_OUT_MA", 31 0, v000002dd67255350_0;  1 drivers
v000002dd67263110_0 .net "ALU_OUT_WB", 31 0, v000002dd67266590_0;  1 drivers
v000002dd67264ab0_0 .net "BRANCH_JUMP_EX", 3 0, v000002dd67262580_0;  1 drivers
v000002dd67264b50_0 .net "BRANCH_JUMP_ID", 3 0, L_000002dd672d2b60;  1 drivers
v000002dd67264650_0 .net "BUSYWAIT", 0 0, L_000002dd671ae0a0;  1 drivers
v000002dd672654b0_0 .net "BUSYWAIT_IN", 0 0, v000002dd6726add0_0;  alias, 1 drivers
o000002dd67202ef8 .functor BUFZ 1, C4<z>; HiZ drive
v000002dd672631b0_0 .net "BUSYWAIT_OUT", 0 0, o000002dd67202ef8;  0 drivers
v000002dd67265190_0 .net "CLK", 0 0, v000002dd6726c3b0_0;  1 drivers
v000002dd67263890_0 .net "DATA1_ALU_SEL_EX", 0 0, v000002dd67262800_0;  1 drivers
v000002dd67262d50_0 .net "DATA1_ALU_SEL_ID", 0 0, L_000002dd672d61b0;  1 drivers
v000002dd67263250_0 .net "DATA1_EX", 31 0, v000002dd67261860_0;  1 drivers
v000002dd67264470_0 .net "DATA1_ID", 31 0, L_000002dd671ae180;  1 drivers
v000002dd67264fb0_0 .net "DATA2_ALU_SEL_EX", 0 0, v000002dd67261680_0;  1 drivers
v000002dd67264830_0 .net "DATA2_ALU_SEL_ID", 0 0, L_000002dd672d7640;  1 drivers
v000002dd67264bf0_0 .net "DATA2_EX", 31 0, v000002dd67261e00_0;  1 drivers
v000002dd67264c90_0 .net "DATA2_ID", 31 0, L_000002dd671ae6c0;  1 drivers
v000002dd67264d30_0 .net "DATA2_MA", 31 0, v000002dd6725fce0_0;  1 drivers
v000002dd67263430_0 .net "DMEM_ADDR_MA", 31 0, L_000002dd672d6e60;  alias, 1 drivers
v000002dd67263570_0 .net "DMEM_DATA_READ_MA", 31 0, v000002dd6726be10_0;  alias, 1 drivers
v000002dd67264dd0_0 .net "DMEM_DATA_READ_WB", 31 0, v000002dd67266630_0;  1 drivers
v000002dd67264e70_0 .net "DMEM_DATA_WRITE_MA", 31 0, L_000002dd672d6ed0;  alias, 1 drivers
v000002dd67265050_0 .net "DMEM_READ_MA", 3 0, L_000002dd672d6680;  alias, 1 drivers
v000002dd672650f0_0 .net "DMEM_WRITE_MA", 2 0, L_000002dd672d6990;  alias, 1 drivers
v000002dd67262df0_0 .net "FORWARDING_DATA1", 31 0, L_000002dd672d5040;  1 drivers
v000002dd67263750_0 .net "FORWARDING_DATA1_SEL_EX", 1 0, v000002dd67261cc0_0;  1 drivers
v000002dd67263930_0 .net "FORWARDING_DATA1_SEL_ID", 1 0, v000002dd6725f4c0_0;  1 drivers
v000002dd6726d490_0 .net "FORWARDING_DATA2", 31 0, L_000002dd672d3ec0;  1 drivers
v000002dd6726d210_0 .net "FORWARDING_DATA2_SEL_EX", 1 0, v000002dd67261720_0;  1 drivers
v000002dd6726c9f0_0 .net "FORWARDING_DATA2_SEL_ID", 1 0, v000002dd6725f560_0;  1 drivers
v000002dd6726dc10_0 .net "HAZARD_BUBBLE", 0 0, v000002dd6725ede0_0;  1 drivers
v000002dd6726d7b0_0 .net "HAZARD_STALL", 0 0, v000002dd6725f920_0;  1 drivers
v000002dd6726dcb0_0 .net "IMM_EX", 31 0, v000002dd672621c0_0;  1 drivers
v000002dd6726d0d0_0 .net "IMM_ID", 31 0, v000002dd672637f0_0;  1 drivers
v000002dd6726cb30_0 .net "IMM_SEL_ID", 3 0, L_000002dd672d1260;  1 drivers
v000002dd6726ddf0_0 .net "INST_ID", 31 0, v000002dd67261540_0;  1 drivers
v000002dd6726d2b0_0 .net "INST_IF", 31 0, v000002dd6726c130_0;  alias, 1 drivers
v000002dd6726dd50_0 .net "MEM_READ_EX", 3 0, v000002dd67262260_0;  1 drivers
v000002dd6726d350_0 .net "MEM_READ_ID", 3 0, L_000002dd672d2700;  1 drivers
v000002dd6726de90_0 .net "MEM_READ_MA", 3 0, v000002dd67256110_0;  1 drivers
v000002dd6726da30_0 .net "MEM_WRITE_EX", 2 0, v000002dd672626c0_0;  1 drivers
v000002dd6726ce50_0 .net "MEM_WRITE_ID", 2 0, L_000002dd672d1e40;  1 drivers
v000002dd6726c950_0 .net "MEM_WRITE_MA", 2 0, v000002dd6725fd80_0;  1 drivers
v000002dd6726d990_0 .net "PC_EX", 31 0, v000002dd67262440_0;  1 drivers
v000002dd6726d710_0 .net "PC_ID", 31 0, v000002dd67266450_0;  1 drivers
v000002dd6726d850_0 .net "PC_IF", 31 0, v000002dd67265b90_0;  alias, 1 drivers
v000002dd6726d3f0_0 .net "PC_INT_IF", 31 0, L_000002dd6726b370;  1 drivers
v000002dd6726d8f0_0 .net "PC_MA", 31 0, v000002dd6725fb00_0;  1 drivers
v000002dd6726c810_0 .net "PC_MUX_SEL_EX", 0 0, v000002dd672510c0_0;  1 drivers
v000002dd6726ca90_0 .net "PC_PLUS_4_IF", 31 0, L_000002dd6726beb0;  1 drivers
v000002dd6726dad0_0 .net "PC_PLUS_4_MA", 31 0, L_000002dd672cf000;  1 drivers
v000002dd6726db70_0 .net "PC_WB", 31 0, v000002dd672666d0_0;  1 drivers
v000002dd6726cef0_0 .net "RST", 0 0, v000002dd6726b9b0_0;  1 drivers
v000002dd6726d670_0 .net "WADDR_EX", 4 0, v000002dd672628a0_0;  1 drivers
v000002dd6726d530_0 .net "WADDR_MA", 4 0, v000002dd67255f30_0;  1 drivers
v000002dd6726c8b0_0 .net "WADDR_WB", 4 0, v000002dd67266b30_0;  1 drivers
v000002dd6726d5d0_0 .net "WB_SEL_EX", 1 0, v000002dd67262120_0;  1 drivers
v000002dd6726d170_0 .net "WB_SEL_ID", 1 0, L_000002dd672d4320;  1 drivers
v000002dd6726cbd0_0 .net "WB_SEL_MA", 1 0, v000002dd6725fec0_0;  1 drivers
v000002dd6726cc70_0 .net "WB_SEL_WB", 1 0, v000002dd67266bd0_0;  1 drivers
v000002dd6726cd10_0 .net "WRITE_DATA_WB", 31 0, L_000002dd672cfb40;  1 drivers
v000002dd6726cdb0_0 .net "WRITE_EN_EX", 0 0, v000002dd67261fe0_0;  1 drivers
v000002dd6726cf90_0 .net "WRITE_EN_ID", 0 0, L_000002dd671af8b0;  1 drivers
v000002dd6726d030_0 .net "WRITE_EN_MA", 0 0, v000002dd6725fe20_0;  1 drivers
v000002dd6726c090_0 .net "WRITE_EN_WB", 0 0, v000002dd67266810_0;  1 drivers
v000002dd6726b0f0_0 .net *"_ivl_24", 0 0, L_000002dd672d6140;  1 drivers
L_000002dd6726c770 .part v000002dd67261540_0, 15, 5;
L_000002dd6726a510 .part v000002dd67261540_0, 20, 5;
L_000002dd672d4f00 .part v000002dd67261540_0, 0, 7;
L_000002dd672d4b40 .part v000002dd67261540_0, 12, 3;
L_000002dd672d41e0 .part v000002dd67261540_0, 25, 7;
L_000002dd672d54a0 .part v000002dd67261540_0, 15, 5;
L_000002dd672d4460 .part v000002dd67261540_0, 20, 5;
L_000002dd672d4a00 .part v000002dd67262260_0, 3, 1;
L_000002dd672d5540 .part v000002dd67261540_0, 7, 5;
S_000002dd670ab9e0 .scope module, "alu_inst" "alu" 3 253, 4 9 0, S_000002dd670ab850;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "DATA1";
    .port_info 1 /INPUT 32 "DATA2";
    .port_info 2 /INPUT 5 "SELECT";
    .port_info 3 /OUTPUT 32 "RESULT";
L_000002dd672d79c0 .functor OR 1, L_000002dd672d3100, L_000002dd672d5360, C4<0>, C4<0>;
L_000002dd672d6df0 .functor OR 1, L_000002dd672d4500, L_000002dd672d52c0, C4<0>, C4<0>;
L_000002dd672d6300 .functor OR 1, L_000002dd672d6df0, L_000002dd672d3240, C4<0>, C4<0>;
L_000002dd672d6d10 .functor OR 1, L_000002dd672d3a60, L_000002dd672d3c40, C4<0>, C4<0>;
L_000002dd672d6ae0 .functor OR 1, L_000002dd672d6d10, L_000002dd672d5720, C4<0>, C4<0>;
L_000002dd672d6370 .functor OR 1, L_000002dd672d3420, L_000002dd672d3920, C4<0>, C4<0>;
L_000002dd672d6060 .functor OR 1, L_000002dd672d3ba0, L_000002dd672d4d20, C4<0>, C4<0>;
L_000002dd672d67d0 .functor OR 1, L_000002dd672d6060, L_000002dd672d55e0, C4<0>, C4<0>;
L_000002dd672d7790 .functor OR 1, L_000002dd672d67d0, L_000002dd672d4c80, C4<0>, C4<0>;
L_000002dd672d7090 .functor OR 1, L_000002dd672d3d80, L_000002dd672d45a0, C4<0>, C4<0>;
L_000002dd672d7a30 .functor OR 1, L_000002dd672d7090, L_000002dd672d5680, C4<0>, C4<0>;
L_000002dd672d71e0 .functor OR 1, L_000002dd672d7a30, L_000002dd672d4640, C4<0>, C4<0>;
L_000002dd672d60d0 .functor AND 1, L_000002dd672d7790, L_000002dd672d4e60, C4<1>, C4<1>;
L_000002dd672d68b0 .functor AND 1, L_000002dd672d7790, L_000002dd672d5ae0, C4<1>, C4<1>;
L_000002dd672d63e0 .functor AND 1, L_000002dd672d7790, L_000002dd672d00e0, C4<1>, C4<1>;
L_000002dd672d6f40 .functor AND 1, L_000002dd672d71e0, L_000002dd672ce880, C4<1>, C4<1>;
L_000002dd672d6450 .functor AND 1, L_000002dd672d71e0, L_000002dd672cf3c0, C4<1>, C4<1>;
L_000002dd672d6d80 .functor AND 1, L_000002dd672d71e0, L_000002dd672d0400, C4<1>, C4<1>;
L_000002dd672d6b50 .functor AND 1, L_000002dd672d71e0, L_000002dd672cf280, C4<1>, C4<1>;
v000002dd671c9870_0 .net/s "DATA1", 31 0, L_000002dd672d3880;  alias, 1 drivers
v000002dd671c9e10_0 .net "DATA2", 31 0, L_000002dd672d3060;  alias, 1 drivers
v000002dd671ca310_0 .var "RESULT", 31 0;
v000002dd671c8970_0 .net "SELECT", 4 0, v000002dd67261a40_0;  alias, 1 drivers
L_000002dd67273580 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000002dd671c8a10_0 .net/2u *"_ivl_0", 4 0, L_000002dd67273580;  1 drivers
L_000002dd67273610 .functor BUFT 1, C4<00001>, C4<0>, C4<0>, C4<0>;
v000002dd671c8dd0_0 .net/2u *"_ivl_10", 4 0, L_000002dd67273610;  1 drivers
L_000002dd67273ad8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002dd671c8fb0_0 .net/2u *"_ivl_100", 31 0, L_000002dd67273ad8;  1 drivers
L_000002dd67273b20 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002dd671c9050_0 .net/2u *"_ivl_104", 31 0, L_000002dd67273b20;  1 drivers
L_000002dd67273b68 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002dd671c9370_0 .net/2u *"_ivl_108", 31 0, L_000002dd67273b68;  1 drivers
v000002dd671c90f0_0 .net *"_ivl_112", 63 0, L_000002dd672d4820;  1 drivers
L_000002dd67273bb0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002dd671c9190_0 .net *"_ivl_115", 31 0, L_000002dd67273bb0;  1 drivers
v000002dd671c9230_0 .net *"_ivl_116", 63 0, L_000002dd672d3e20;  1 drivers
L_000002dd67273bf8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002dd671c9410_0 .net *"_ivl_119", 31 0, L_000002dd67273bf8;  1 drivers
v000002dd671a2050_0 .net *"_ivl_12", 0 0, L_000002dd672d4500;  1 drivers
v000002dd672491f0_0 .net *"_ivl_121", 63 0, L_000002dd672d48c0;  1 drivers
L_000002dd67273c40 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002dd67249650_0 .net/2u *"_ivl_122", 63 0, L_000002dd67273c40;  1 drivers
L_000002dd67273c88 .functor BUFT 1, C4<01001>, C4<0>, C4<0>, C4<0>;
v000002dd672484d0_0 .net/2u *"_ivl_126", 4 0, L_000002dd67273c88;  1 drivers
v000002dd67249150_0 .net *"_ivl_128", 0 0, L_000002dd672d4e60;  1 drivers
v000002dd67249ab0_0 .net *"_ivl_131", 0 0, L_000002dd672d60d0;  1 drivers
v000002dd67247d50_0 .net *"_ivl_133", 0 0, L_000002dd672d50e0;  1 drivers
v000002dd672490b0_0 .net *"_ivl_134", 31 0, L_000002dd672d5a40;  1 drivers
v000002dd67249290_0 .net *"_ivl_136", 63 0, L_000002dd672d5ea0;  1 drivers
v000002dd67248570_0 .net *"_ivl_139", 0 0, L_000002dd672d5f40;  1 drivers
L_000002dd67273658 .functor BUFT 1, C4<00101>, C4<0>, C4<0>, C4<0>;
v000002dd67248b10_0 .net/2u *"_ivl_14", 4 0, L_000002dd67273658;  1 drivers
v000002dd67248110_0 .net *"_ivl_140", 31 0, L_000002dd672d5860;  1 drivers
v000002dd67249a10_0 .net *"_ivl_142", 63 0, L_000002dd672d59a0;  1 drivers
v000002dd67248d90_0 .net *"_ivl_145", 63 0, L_000002dd672d5d60;  1 drivers
L_000002dd67273cd0 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002dd67248750_0 .net/2u *"_ivl_146", 63 0, L_000002dd67273cd0;  1 drivers
L_000002dd67273d18 .functor BUFT 1, C4<01010>, C4<0>, C4<0>, C4<0>;
v000002dd67249830_0 .net/2u *"_ivl_150", 4 0, L_000002dd67273d18;  1 drivers
v000002dd672496f0_0 .net *"_ivl_152", 0 0, L_000002dd672d5ae0;  1 drivers
v000002dd672487f0_0 .net *"_ivl_155", 0 0, L_000002dd672d68b0;  1 drivers
v000002dd67248cf0_0 .net *"_ivl_157", 0 0, L_000002dd672d5e00;  1 drivers
v000002dd67247fd0_0 .net *"_ivl_158", 31 0, L_000002dd672d5b80;  1 drivers
v000002dd67247cb0_0 .net *"_ivl_16", 0 0, L_000002dd672d52c0;  1 drivers
v000002dd672498d0_0 .net *"_ivl_160", 63 0, L_000002dd672d5cc0;  1 drivers
L_000002dd67273d60 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002dd67248250_0 .net/2u *"_ivl_162", 31 0, L_000002dd67273d60;  1 drivers
v000002dd67248070_0 .net *"_ivl_164", 63 0, L_000002dd672d5c20;  1 drivers
v000002dd67248a70_0 .net *"_ivl_167", 63 0, L_000002dd672cfa00;  1 drivers
L_000002dd67273da8 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002dd67248e30_0 .net/2u *"_ivl_168", 63 0, L_000002dd67273da8;  1 drivers
L_000002dd67273df0 .functor BUFT 1, C4<01011>, C4<0>, C4<0>, C4<0>;
v000002dd67249970_0 .net/2u *"_ivl_172", 4 0, L_000002dd67273df0;  1 drivers
v000002dd67249330_0 .net *"_ivl_174", 0 0, L_000002dd672d00e0;  1 drivers
v000002dd67248890_0 .net *"_ivl_177", 0 0, L_000002dd672d63e0;  1 drivers
L_000002dd67273e38 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002dd67247df0_0 .net/2u *"_ivl_178", 31 0, L_000002dd67273e38;  1 drivers
v000002dd67248bb0_0 .net *"_ivl_180", 63 0, L_000002dd672d0180;  1 drivers
L_000002dd67273e80 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002dd672493d0_0 .net/2u *"_ivl_182", 31 0, L_000002dd67273e80;  1 drivers
v000002dd672481b0_0 .net *"_ivl_184", 63 0, L_000002dd672ce600;  1 drivers
v000002dd67248390_0 .net *"_ivl_187", 63 0, L_000002dd672ce060;  1 drivers
L_000002dd67273ec8 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002dd67249b50_0 .net/2u *"_ivl_188", 63 0, L_000002dd67273ec8;  1 drivers
v000002dd67249470_0 .net *"_ivl_19", 0 0, L_000002dd672d6df0;  1 drivers
L_000002dd67273f10 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002dd67248430_0 .net/2u *"_ivl_192", 31 0, L_000002dd67273f10;  1 drivers
v000002dd67248ed0_0 .net *"_ivl_194", 0 0, L_000002dd672ce2e0;  1 drivers
L_000002dd67273f58 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000002dd67247f30_0 .net/2u *"_ivl_196", 31 0, L_000002dd67273f58;  1 drivers
v000002dd67248f70_0 .net *"_ivl_2", 0 0, L_000002dd672d3100;  1 drivers
L_000002dd672736a0 .functor BUFT 1, C4<10001>, C4<0>, C4<0>, C4<0>;
v000002dd67248c50_0 .net/2u *"_ivl_20", 4 0, L_000002dd672736a0;  1 drivers
L_000002dd67273fa0 .functor BUFT 1, C4<01100>, C4<0>, C4<0>, C4<0>;
v000002dd67248610_0 .net/2u *"_ivl_200", 4 0, L_000002dd67273fa0;  1 drivers
v000002dd67247e90_0 .net *"_ivl_202", 0 0, L_000002dd672ce880;  1 drivers
v000002dd67249510_0 .net *"_ivl_205", 0 0, L_000002dd672d6f40;  1 drivers
v000002dd672482f0_0 .net *"_ivl_206", 31 0, L_000002dd672d0220;  1 drivers
L_000002dd67273fe8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002dd67249010_0 .net/2u *"_ivl_208", 31 0, L_000002dd67273fe8;  1 drivers
L_000002dd67274030 .functor BUFT 1, C4<01110>, C4<0>, C4<0>, C4<0>;
v000002dd672486b0_0 .net/2u *"_ivl_212", 4 0, L_000002dd67274030;  1 drivers
v000002dd67248930_0 .net *"_ivl_214", 0 0, L_000002dd672cf3c0;  1 drivers
v000002dd672489d0_0 .net *"_ivl_217", 0 0, L_000002dd672d6450;  1 drivers
v000002dd672495b0_0 .net *"_ivl_218", 31 0, L_000002dd672d0680;  1 drivers
v000002dd67249790_0 .net *"_ivl_22", 0 0, L_000002dd672d3240;  1 drivers
L_000002dd67274078 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002dd67249f40_0 .net/2u *"_ivl_220", 31 0, L_000002dd67274078;  1 drivers
L_000002dd672740c0 .functor BUFT 1, C4<01101>, C4<0>, C4<0>, C4<0>;
v000002dd67249d60_0 .net/2u *"_ivl_224", 4 0, L_000002dd672740c0;  1 drivers
v000002dd6724b660_0 .net *"_ivl_226", 0 0, L_000002dd672d0400;  1 drivers
v000002dd67249ea0_0 .net *"_ivl_229", 0 0, L_000002dd672d6d80;  1 drivers
v000002dd6724b520_0 .net *"_ivl_230", 31 0, L_000002dd672cf960;  1 drivers
L_000002dd67274108 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002dd6724ab20_0 .net/2u *"_ivl_232", 31 0, L_000002dd67274108;  1 drivers
L_000002dd67274150 .functor BUFT 1, C4<01111>, C4<0>, C4<0>, C4<0>;
v000002dd6724a800_0 .net/2u *"_ivl_236", 4 0, L_000002dd67274150;  1 drivers
v000002dd6724bb60_0 .net *"_ivl_238", 0 0, L_000002dd672cf280;  1 drivers
v000002dd6724ae40_0 .net *"_ivl_241", 0 0, L_000002dd672d6b50;  1 drivers
v000002dd6724b340_0 .net *"_ivl_242", 31 0, L_000002dd672cf6e0;  1 drivers
L_000002dd67274198 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002dd6724aee0_0 .net/2u *"_ivl_244", 31 0, L_000002dd67274198;  1 drivers
L_000002dd672736e8 .functor BUFT 1, C4<00100>, C4<0>, C4<0>, C4<0>;
v000002dd6724a580_0 .net/2u *"_ivl_26", 4 0, L_000002dd672736e8;  1 drivers
v000002dd6724b700_0 .net *"_ivl_28", 0 0, L_000002dd672d3a60;  1 drivers
L_000002dd67273730 .functor BUFT 1, C4<00110>, C4<0>, C4<0>, C4<0>;
v000002dd6724a8a0_0 .net/2u *"_ivl_30", 4 0, L_000002dd67273730;  1 drivers
v000002dd6724a1c0_0 .net *"_ivl_32", 0 0, L_000002dd672d3c40;  1 drivers
v000002dd6724b0c0_0 .net *"_ivl_35", 0 0, L_000002dd672d6d10;  1 drivers
L_000002dd67273778 .functor BUFT 1, C4<00111>, C4<0>, C4<0>, C4<0>;
v000002dd6724a120_0 .net/2u *"_ivl_36", 4 0, L_000002dd67273778;  1 drivers
v000002dd6724a080_0 .net *"_ivl_38", 0 0, L_000002dd672d5720;  1 drivers
L_000002dd672735c8 .functor BUFT 1, C4<10000>, C4<0>, C4<0>, C4<0>;
v000002dd6724a3a0_0 .net/2u *"_ivl_4", 4 0, L_000002dd672735c8;  1 drivers
L_000002dd672737c0 .functor BUFT 1, C4<00010>, C4<0>, C4<0>, C4<0>;
v000002dd6724aa80_0 .net/2u *"_ivl_42", 4 0, L_000002dd672737c0;  1 drivers
v000002dd6724a620_0 .net *"_ivl_44", 0 0, L_000002dd672d3420;  1 drivers
L_000002dd67273808 .functor BUFT 1, C4<00011>, C4<0>, C4<0>, C4<0>;
v000002dd6724af80_0 .net/2u *"_ivl_46", 4 0, L_000002dd67273808;  1 drivers
v000002dd6724a940_0 .net *"_ivl_48", 0 0, L_000002dd672d3920;  1 drivers
L_000002dd67273850 .functor BUFT 1, C4<01000>, C4<0>, C4<0>, C4<0>;
v000002dd67249e00_0 .net/2u *"_ivl_52", 4 0, L_000002dd67273850;  1 drivers
v000002dd67249cc0_0 .net *"_ivl_54", 0 0, L_000002dd672d3ba0;  1 drivers
L_000002dd67273898 .functor BUFT 1, C4<01001>, C4<0>, C4<0>, C4<0>;
v000002dd6724a6c0_0 .net/2u *"_ivl_56", 4 0, L_000002dd67273898;  1 drivers
v000002dd67249fe0_0 .net *"_ivl_58", 0 0, L_000002dd672d4d20;  1 drivers
v000002dd6724a9e0_0 .net *"_ivl_6", 0 0, L_000002dd672d5360;  1 drivers
v000002dd6724b7a0_0 .net *"_ivl_61", 0 0, L_000002dd672d6060;  1 drivers
L_000002dd672738e0 .functor BUFT 1, C4<01010>, C4<0>, C4<0>, C4<0>;
v000002dd6724ac60_0 .net/2u *"_ivl_62", 4 0, L_000002dd672738e0;  1 drivers
v000002dd6724b8e0_0 .net *"_ivl_64", 0 0, L_000002dd672d55e0;  1 drivers
v000002dd6724a260_0 .net *"_ivl_67", 0 0, L_000002dd672d67d0;  1 drivers
L_000002dd67273928 .functor BUFT 1, C4<01011>, C4<0>, C4<0>, C4<0>;
v000002dd6724a300_0 .net/2u *"_ivl_68", 4 0, L_000002dd67273928;  1 drivers
v000002dd6724abc0_0 .net *"_ivl_70", 0 0, L_000002dd672d4c80;  1 drivers
L_000002dd67273970 .functor BUFT 1, C4<01100>, C4<0>, C4<0>, C4<0>;
v000002dd6724a760_0 .net/2u *"_ivl_74", 4 0, L_000002dd67273970;  1 drivers
v000002dd6724a440_0 .net *"_ivl_76", 0 0, L_000002dd672d3d80;  1 drivers
L_000002dd672739b8 .functor BUFT 1, C4<01101>, C4<0>, C4<0>, C4<0>;
v000002dd6724b5c0_0 .net/2u *"_ivl_78", 4 0, L_000002dd672739b8;  1 drivers
v000002dd6724b840_0 .net *"_ivl_80", 0 0, L_000002dd672d45a0;  1 drivers
v000002dd6724a4e0_0 .net *"_ivl_83", 0 0, L_000002dd672d7090;  1 drivers
L_000002dd67273a00 .functor BUFT 1, C4<01110>, C4<0>, C4<0>, C4<0>;
v000002dd6724ad00_0 .net/2u *"_ivl_84", 4 0, L_000002dd67273a00;  1 drivers
v000002dd6724ada0_0 .net *"_ivl_86", 0 0, L_000002dd672d5680;  1 drivers
v000002dd6724b020_0 .net *"_ivl_89", 0 0, L_000002dd672d7a30;  1 drivers
L_000002dd67273a48 .functor BUFT 1, C4<01111>, C4<0>, C4<0>, C4<0>;
v000002dd6724b480_0 .net/2u *"_ivl_90", 4 0, L_000002dd67273a48;  1 drivers
v000002dd6724b160_0 .net *"_ivl_92", 0 0, L_000002dd672d4640;  1 drivers
L_000002dd67273a90 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002dd6724b200_0 .net/2u *"_ivl_96", 31 0, L_000002dd67273a90;  1 drivers
v000002dd6724b2a0_0 .var "addData", 31 0;
v000002dd6724b3e0_0 .var "andData", 31 0;
v000002dd6724b980_0 .var "divData", 31 0;
v000002dd6724ba20_0 .net "div_op1", 31 0, L_000002dd672d4dc0;  1 drivers
v000002dd6724bac0_0 .net "div_op2", 31 0, L_000002dd672d4780;  1 drivers
v000002dd6724c950_0 .net/s "div_quotient", 31 0, L_000002dd672cea60;  1 drivers
v000002dd6724d2b0_0 .net/s "div_remainder", 31 0, L_000002dd672d0720;  1 drivers
v000002dd6724beb0_0 .var "divuData", 31 0;
v000002dd6724d350_0 .net "divu_quotient", 31 0, L_000002dd672d02c0;  1 drivers
v000002dd6724d3f0_0 .net "divu_remainder", 31 0, L_000002dd672cf320;  1 drivers
v000002dd6724bd70_0 .net "do_add_sub", 0 0, L_000002dd672d79c0;  1 drivers
v000002dd6724d030_0 .net "do_compare", 0 0, L_000002dd672d6370;  1 drivers
v000002dd6724d530_0 .net "do_div", 0 0, L_000002dd672d71e0;  1 drivers
v000002dd6724c8b0_0 .net "do_logic", 0 0, L_000002dd672d6ae0;  1 drivers
v000002dd6724c4f0_0 .net "do_mul", 0 0, L_000002dd672d7790;  1 drivers
v000002dd6724d990_0 .net "do_shifts", 0 0, L_000002dd672d6300;  1 drivers
v000002dd6724bff0_0 .var "mulData", 31 0;
v000002dd6724c1d0_0 .net "mul_op1", 31 0, L_000002dd672d40a0;  1 drivers
v000002dd6724d850_0 .net "mul_op2", 31 0, L_000002dd672d46e0;  1 drivers
v000002dd6724d170_0 .net/s "mul_prod_ss", 63 0, L_000002dd672d4960;  1 drivers
v000002dd6724cf90_0 .var "mulhData", 31 0;
v000002dd6724cdb0_0 .net/s "mulh_prod", 63 0, L_000002dd672d5900;  1 drivers
v000002dd6724d0d0_0 .var "mulhsuData", 31 0;
v000002dd6724ca90_0 .net/s "mulhsu_prod", 63 0, L_000002dd672cf500;  1 drivers
v000002dd6724c310_0 .var "mulhuData", 31 0;
v000002dd6724d670_0 .net "mulhu_prod", 63 0, L_000002dd672ce100;  1 drivers
v000002dd6724be10_0 .var "orData", 31 0;
v000002dd6724da30_0 .var "remData", 31 0;
v000002dd6724dad0_0 .var "remuData", 31 0;
v000002dd6724d710_0 .net "safe_div_op2", 31 0, L_000002dd672d05e0;  1 drivers
v000002dd6724d7b0_0 .var "sllData", 31 0;
v000002dd6724c6d0_0 .var "sltData", 31 0;
v000002dd6724c770_0 .var "sltuData", 31 0;
v000002dd6724d210_0 .var "sraData", 31 0;
v000002dd6724d5d0_0 .var "srlData", 31 0;
v000002dd6724c130_0 .var "subData", 31 0;
v000002dd6724d8f0_0 .var "xorData", 31 0;
E_000002dd671d8800/0 .event anyedge, v000002dd671c8970_0, v000002dd6724b2a0_0, v000002dd6724c130_0, v000002dd6724d7b0_0;
E_000002dd671d8800/1 .event anyedge, v000002dd6724c6d0_0, v000002dd6724c770_0, v000002dd6724d8f0_0, v000002dd6724d5d0_0;
E_000002dd671d8800/2 .event anyedge, v000002dd6724d210_0, v000002dd6724be10_0, v000002dd6724b3e0_0, v000002dd6724bff0_0;
E_000002dd671d8800/3 .event anyedge, v000002dd6724cf90_0, v000002dd6724d0d0_0, v000002dd6724c310_0, v000002dd6724b980_0;
E_000002dd671d8800/4 .event anyedge, v000002dd6724beb0_0, v000002dd6724da30_0, v000002dd6724dad0_0, v000002dd671c9e10_0;
E_000002dd671d8800 .event/or E_000002dd671d8800/0, E_000002dd671d8800/1, E_000002dd671d8800/2, E_000002dd671d8800/3, E_000002dd671d8800/4;
E_000002dd671d8180/0 .event anyedge, v000002dd6724bd70_0, v000002dd671c8970_0, v000002dd671c9870_0, v000002dd671c9e10_0;
E_000002dd671d8180/1 .event anyedge, v000002dd6724d990_0, v000002dd6724d030_0, v000002dd6724c8b0_0, v000002dd6724c4f0_0;
E_000002dd671d8180/2 .event anyedge, v000002dd6724d170_0, v000002dd6724cdb0_0, v000002dd6724ca90_0, v000002dd6724d670_0;
E_000002dd671d8180/3 .event anyedge, v000002dd6724d530_0, v000002dd6724c950_0, v000002dd6724d350_0, v000002dd6724d2b0_0;
E_000002dd671d8180/4 .event anyedge, v000002dd6724d3f0_0;
E_000002dd671d8180 .event/or E_000002dd671d8180/0, E_000002dd671d8180/1, E_000002dd671d8180/2, E_000002dd671d8180/3, E_000002dd671d8180/4;
L_000002dd672d3100 .cmp/eq 5, v000002dd67261a40_0, L_000002dd67273580;
L_000002dd672d5360 .cmp/eq 5, v000002dd67261a40_0, L_000002dd672735c8;
L_000002dd672d4500 .cmp/eq 5, v000002dd67261a40_0, L_000002dd67273610;
L_000002dd672d52c0 .cmp/eq 5, v000002dd67261a40_0, L_000002dd67273658;
L_000002dd672d3240 .cmp/eq 5, v000002dd67261a40_0, L_000002dd672736a0;
L_000002dd672d3a60 .cmp/eq 5, v000002dd67261a40_0, L_000002dd672736e8;
L_000002dd672d3c40 .cmp/eq 5, v000002dd67261a40_0, L_000002dd67273730;
L_000002dd672d5720 .cmp/eq 5, v000002dd67261a40_0, L_000002dd67273778;
L_000002dd672d3420 .cmp/eq 5, v000002dd67261a40_0, L_000002dd672737c0;
L_000002dd672d3920 .cmp/eq 5, v000002dd67261a40_0, L_000002dd67273808;
L_000002dd672d3ba0 .cmp/eq 5, v000002dd67261a40_0, L_000002dd67273850;
L_000002dd672d4d20 .cmp/eq 5, v000002dd67261a40_0, L_000002dd67273898;
L_000002dd672d55e0 .cmp/eq 5, v000002dd67261a40_0, L_000002dd672738e0;
L_000002dd672d4c80 .cmp/eq 5, v000002dd67261a40_0, L_000002dd67273928;
L_000002dd672d3d80 .cmp/eq 5, v000002dd67261a40_0, L_000002dd67273970;
L_000002dd672d45a0 .cmp/eq 5, v000002dd67261a40_0, L_000002dd672739b8;
L_000002dd672d5680 .cmp/eq 5, v000002dd67261a40_0, L_000002dd67273a00;
L_000002dd672d4640 .cmp/eq 5, v000002dd67261a40_0, L_000002dd67273a48;
L_000002dd672d40a0 .functor MUXZ 32, L_000002dd67273a90, L_000002dd672d3880, L_000002dd672d7790, C4<>;
L_000002dd672d46e0 .functor MUXZ 32, L_000002dd67273ad8, L_000002dd672d3060, L_000002dd672d7790, C4<>;
L_000002dd672d4dc0 .functor MUXZ 32, L_000002dd67273b20, L_000002dd672d3880, L_000002dd672d71e0, C4<>;
L_000002dd672d4780 .functor MUXZ 32, L_000002dd67273b68, L_000002dd672d3060, L_000002dd672d71e0, C4<>;
L_000002dd672d4820 .concat [ 32 32 0 0], L_000002dd672d40a0, L_000002dd67273bb0;
L_000002dd672d3e20 .concat [ 32 32 0 0], L_000002dd672d46e0, L_000002dd67273bf8;
L_000002dd672d48c0 .arith/mult 64, L_000002dd672d4820, L_000002dd672d3e20;
L_000002dd672d4960 .functor MUXZ 64, L_000002dd67273c40, L_000002dd672d48c0, L_000002dd672d7790, C4<>;
L_000002dd672d4e60 .cmp/eq 5, v000002dd67261a40_0, L_000002dd67273c88;
L_000002dd672d50e0 .part L_000002dd672d40a0, 31, 1;
LS_000002dd672d5a40_0_0 .concat [ 1 1 1 1], L_000002dd672d50e0, L_000002dd672d50e0, L_000002dd672d50e0, L_000002dd672d50e0;
LS_000002dd672d5a40_0_4 .concat [ 1 1 1 1], L_000002dd672d50e0, L_000002dd672d50e0, L_000002dd672d50e0, L_000002dd672d50e0;
LS_000002dd672d5a40_0_8 .concat [ 1 1 1 1], L_000002dd672d50e0, L_000002dd672d50e0, L_000002dd672d50e0, L_000002dd672d50e0;
LS_000002dd672d5a40_0_12 .concat [ 1 1 1 1], L_000002dd672d50e0, L_000002dd672d50e0, L_000002dd672d50e0, L_000002dd672d50e0;
LS_000002dd672d5a40_0_16 .concat [ 1 1 1 1], L_000002dd672d50e0, L_000002dd672d50e0, L_000002dd672d50e0, L_000002dd672d50e0;
LS_000002dd672d5a40_0_20 .concat [ 1 1 1 1], L_000002dd672d50e0, L_000002dd672d50e0, L_000002dd672d50e0, L_000002dd672d50e0;
LS_000002dd672d5a40_0_24 .concat [ 1 1 1 1], L_000002dd672d50e0, L_000002dd672d50e0, L_000002dd672d50e0, L_000002dd672d50e0;
LS_000002dd672d5a40_0_28 .concat [ 1 1 1 1], L_000002dd672d50e0, L_000002dd672d50e0, L_000002dd672d50e0, L_000002dd672d50e0;
LS_000002dd672d5a40_1_0 .concat [ 4 4 4 4], LS_000002dd672d5a40_0_0, LS_000002dd672d5a40_0_4, LS_000002dd672d5a40_0_8, LS_000002dd672d5a40_0_12;
LS_000002dd672d5a40_1_4 .concat [ 4 4 4 4], LS_000002dd672d5a40_0_16, LS_000002dd672d5a40_0_20, LS_000002dd672d5a40_0_24, LS_000002dd672d5a40_0_28;
L_000002dd672d5a40 .concat [ 16 16 0 0], LS_000002dd672d5a40_1_0, LS_000002dd672d5a40_1_4;
L_000002dd672d5ea0 .concat [ 32 32 0 0], L_000002dd672d40a0, L_000002dd672d5a40;
L_000002dd672d5f40 .part L_000002dd672d46e0, 31, 1;
LS_000002dd672d5860_0_0 .concat [ 1 1 1 1], L_000002dd672d5f40, L_000002dd672d5f40, L_000002dd672d5f40, L_000002dd672d5f40;
LS_000002dd672d5860_0_4 .concat [ 1 1 1 1], L_000002dd672d5f40, L_000002dd672d5f40, L_000002dd672d5f40, L_000002dd672d5f40;
LS_000002dd672d5860_0_8 .concat [ 1 1 1 1], L_000002dd672d5f40, L_000002dd672d5f40, L_000002dd672d5f40, L_000002dd672d5f40;
LS_000002dd672d5860_0_12 .concat [ 1 1 1 1], L_000002dd672d5f40, L_000002dd672d5f40, L_000002dd672d5f40, L_000002dd672d5f40;
LS_000002dd672d5860_0_16 .concat [ 1 1 1 1], L_000002dd672d5f40, L_000002dd672d5f40, L_000002dd672d5f40, L_000002dd672d5f40;
LS_000002dd672d5860_0_20 .concat [ 1 1 1 1], L_000002dd672d5f40, L_000002dd672d5f40, L_000002dd672d5f40, L_000002dd672d5f40;
LS_000002dd672d5860_0_24 .concat [ 1 1 1 1], L_000002dd672d5f40, L_000002dd672d5f40, L_000002dd672d5f40, L_000002dd672d5f40;
LS_000002dd672d5860_0_28 .concat [ 1 1 1 1], L_000002dd672d5f40, L_000002dd672d5f40, L_000002dd672d5f40, L_000002dd672d5f40;
LS_000002dd672d5860_1_0 .concat [ 4 4 4 4], LS_000002dd672d5860_0_0, LS_000002dd672d5860_0_4, LS_000002dd672d5860_0_8, LS_000002dd672d5860_0_12;
LS_000002dd672d5860_1_4 .concat [ 4 4 4 4], LS_000002dd672d5860_0_16, LS_000002dd672d5860_0_20, LS_000002dd672d5860_0_24, LS_000002dd672d5860_0_28;
L_000002dd672d5860 .concat [ 16 16 0 0], LS_000002dd672d5860_1_0, LS_000002dd672d5860_1_4;
L_000002dd672d59a0 .concat [ 32 32 0 0], L_000002dd672d46e0, L_000002dd672d5860;
L_000002dd672d5d60 .arith/mult 64, L_000002dd672d5ea0, L_000002dd672d59a0;
L_000002dd672d5900 .functor MUXZ 64, L_000002dd67273cd0, L_000002dd672d5d60, L_000002dd672d60d0, C4<>;
L_000002dd672d5ae0 .cmp/eq 5, v000002dd67261a40_0, L_000002dd67273d18;
L_000002dd672d5e00 .part L_000002dd672d40a0, 31, 1;
LS_000002dd672d5b80_0_0 .concat [ 1 1 1 1], L_000002dd672d5e00, L_000002dd672d5e00, L_000002dd672d5e00, L_000002dd672d5e00;
LS_000002dd672d5b80_0_4 .concat [ 1 1 1 1], L_000002dd672d5e00, L_000002dd672d5e00, L_000002dd672d5e00, L_000002dd672d5e00;
LS_000002dd672d5b80_0_8 .concat [ 1 1 1 1], L_000002dd672d5e00, L_000002dd672d5e00, L_000002dd672d5e00, L_000002dd672d5e00;
LS_000002dd672d5b80_0_12 .concat [ 1 1 1 1], L_000002dd672d5e00, L_000002dd672d5e00, L_000002dd672d5e00, L_000002dd672d5e00;
LS_000002dd672d5b80_0_16 .concat [ 1 1 1 1], L_000002dd672d5e00, L_000002dd672d5e00, L_000002dd672d5e00, L_000002dd672d5e00;
LS_000002dd672d5b80_0_20 .concat [ 1 1 1 1], L_000002dd672d5e00, L_000002dd672d5e00, L_000002dd672d5e00, L_000002dd672d5e00;
LS_000002dd672d5b80_0_24 .concat [ 1 1 1 1], L_000002dd672d5e00, L_000002dd672d5e00, L_000002dd672d5e00, L_000002dd672d5e00;
LS_000002dd672d5b80_0_28 .concat [ 1 1 1 1], L_000002dd672d5e00, L_000002dd672d5e00, L_000002dd672d5e00, L_000002dd672d5e00;
LS_000002dd672d5b80_1_0 .concat [ 4 4 4 4], LS_000002dd672d5b80_0_0, LS_000002dd672d5b80_0_4, LS_000002dd672d5b80_0_8, LS_000002dd672d5b80_0_12;
LS_000002dd672d5b80_1_4 .concat [ 4 4 4 4], LS_000002dd672d5b80_0_16, LS_000002dd672d5b80_0_20, LS_000002dd672d5b80_0_24, LS_000002dd672d5b80_0_28;
L_000002dd672d5b80 .concat [ 16 16 0 0], LS_000002dd672d5b80_1_0, LS_000002dd672d5b80_1_4;
L_000002dd672d5cc0 .concat [ 32 32 0 0], L_000002dd672d40a0, L_000002dd672d5b80;
L_000002dd672d5c20 .concat [ 32 32 0 0], L_000002dd672d46e0, L_000002dd67273d60;
L_000002dd672cfa00 .arith/mult 64, L_000002dd672d5cc0, L_000002dd672d5c20;
L_000002dd672cf500 .functor MUXZ 64, L_000002dd67273da8, L_000002dd672cfa00, L_000002dd672d68b0, C4<>;
L_000002dd672d00e0 .cmp/eq 5, v000002dd67261a40_0, L_000002dd67273df0;
L_000002dd672d0180 .concat [ 32 32 0 0], L_000002dd672d40a0, L_000002dd67273e38;
L_000002dd672ce600 .concat [ 32 32 0 0], L_000002dd672d46e0, L_000002dd67273e80;
L_000002dd672ce060 .arith/mult 64, L_000002dd672d0180, L_000002dd672ce600;
L_000002dd672ce100 .functor MUXZ 64, L_000002dd67273ec8, L_000002dd672ce060, L_000002dd672d63e0, C4<>;
L_000002dd672ce2e0 .cmp/eq 32, L_000002dd672d4780, L_000002dd67273f10;
L_000002dd672d05e0 .functor MUXZ 32, L_000002dd672d4780, L_000002dd67273f58, L_000002dd672ce2e0, C4<>;
L_000002dd672ce880 .cmp/eq 5, v000002dd67261a40_0, L_000002dd67273fa0;
L_000002dd672d0220 .arith/div 32, L_000002dd672d4dc0, L_000002dd672d05e0;
L_000002dd672cea60 .functor MUXZ 32, L_000002dd67273fe8, L_000002dd672d0220, L_000002dd672d6f40, C4<>;
L_000002dd672cf3c0 .cmp/eq 5, v000002dd67261a40_0, L_000002dd67274030;
L_000002dd672d0680 .arith/mod 32, L_000002dd672d4dc0, L_000002dd672d05e0;
L_000002dd672d0720 .functor MUXZ 32, L_000002dd67274078, L_000002dd672d0680, L_000002dd672d6450, C4<>;
L_000002dd672d0400 .cmp/eq 5, v000002dd67261a40_0, L_000002dd672740c0;
L_000002dd672cf960 .arith/div 32, L_000002dd672d4dc0, L_000002dd672d05e0;
L_000002dd672d02c0 .functor MUXZ 32, L_000002dd67274108, L_000002dd672cf960, L_000002dd672d6d80, C4<>;
L_000002dd672cf280 .cmp/eq 5, v000002dd67261a40_0, L_000002dd67274150;
L_000002dd672cf6e0 .arith/mod 32, L_000002dd672d4dc0, L_000002dd672d05e0;
L_000002dd672cf320 .functor MUXZ 32, L_000002dd67274198, L_000002dd672cf6e0, L_000002dd672d6b50, C4<>;
S_000002dd67105d10 .scope module, "alu_mux_1" "mux_32b_2to1" 3 237, 5 3 0, S_000002dd670ab850;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "data1";
    .port_info 1 /INPUT 32 "data2";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "out";
L_000002dd672734f0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_000002dd672d6760 .functor XNOR 1, v000002dd67262800_0, L_000002dd672734f0, C4<0>, C4<0>;
v000002dd6724cef0_0 .net/2u *"_ivl_0", 0 0, L_000002dd672734f0;  1 drivers
v000002dd6724d490_0 .net *"_ivl_2", 0 0, L_000002dd672d6760;  1 drivers
v000002dd6724c590_0 .net "data1", 31 0, L_000002dd672d5040;  alias, 1 drivers
v000002dd6724db70_0 .net "data2", 31 0, v000002dd67262440_0;  alias, 1 drivers
v000002dd6724c9f0_0 .net "out", 31 0, L_000002dd672d3880;  alias, 1 drivers
v000002dd6724c090_0 .net "sel", 0 0, v000002dd67262800_0;  alias, 1 drivers
L_000002dd672d3880 .delay 32 (10,10,10) L_000002dd672d3880/d;
L_000002dd672d3880/d .functor MUXZ 32, L_000002dd672d5040, v000002dd67262440_0, L_000002dd672d6760, C4<>;
S_000002dd67105ea0 .scope module, "alu_mux_2" "mux_32b_2to1" 3 245, 5 3 0, S_000002dd670ab850;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "data1";
    .port_info 1 /INPUT 32 "data2";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "out";
L_000002dd67273538 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_000002dd672d6bc0 .functor XNOR 1, v000002dd67261680_0, L_000002dd67273538, C4<0>, C4<0>;
v000002dd6724cb30_0 .net/2u *"_ivl_0", 0 0, L_000002dd67273538;  1 drivers
v000002dd6724bcd0_0 .net *"_ivl_2", 0 0, L_000002dd672d6bc0;  1 drivers
v000002dd6724bf50_0 .net "data1", 31 0, L_000002dd672d3ec0;  alias, 1 drivers
v000002dd6724c270_0 .net "data2", 31 0, v000002dd672621c0_0;  alias, 1 drivers
v000002dd6724c3b0_0 .net "out", 31 0, L_000002dd672d3060;  alias, 1 drivers
v000002dd6724cbd0_0 .net "sel", 0 0, v000002dd67261680_0;  alias, 1 drivers
L_000002dd672d3060 .delay 32 (10,10,10) L_000002dd672d3060/d;
L_000002dd672d3060/d .functor MUXZ 32, L_000002dd672d3ec0, v000002dd672621c0_0, L_000002dd672d6bc0, C4<>;
S_000002dd67105080 .scope module, "branch_logic_inst" "branch_logic" 3 261, 6 9 0, S_000002dd670ab850;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "data1";
    .port_info 1 /INPUT 32 "data2";
    .port_info 2 /INPUT 4 "op";
    .port_info 3 /OUTPUT 1 "out";
v000002dd6724c450_0 .net "BEQ", 0 0, L_000002dd672cf5a0;  1 drivers
v000002dd6724c810_0 .net "BGE", 0 0, L_000002dd672ce6a0;  1 drivers
v000002dd6724c630_0 .net "BGEU", 0 0, L_000002dd672cff00;  1 drivers
v000002dd6724cc70_0 .net "BLT", 0 0, L_000002dd672ce740;  1 drivers
v000002dd6724cd10_0 .net "BLTU", 0 0, L_000002dd672ce560;  1 drivers
v000002dd6724ce50_0 .net "BNE", 0 0, L_000002dd672cfaa0;  1 drivers
v000002dd67250d00_0 .net "data1", 31 0, L_000002dd672d5040;  alias, 1 drivers
v000002dd67252060_0 .net "data2", 31 0, L_000002dd672d3ec0;  alias, 1 drivers
v000002dd672517a0_0 .net "op", 3 0, v000002dd67262580_0;  alias, 1 drivers
v000002dd672510c0_0 .var "out", 0 0;
E_000002dd671d7d80/0 .event anyedge, v000002dd672517a0_0, v000002dd6724c450_0, v000002dd6724ce50_0, v000002dd6724cc70_0;
E_000002dd671d7d80/1 .event anyedge, v000002dd6724c810_0, v000002dd6724cd10_0, v000002dd6724c630_0;
E_000002dd671d7d80 .event/or E_000002dd671d7d80/0, E_000002dd671d7d80/1;
L_000002dd672cf5a0 .cmp/eq 32, L_000002dd672d5040, L_000002dd672d3ec0;
L_000002dd672cfaa0 .cmp/ne 32, L_000002dd672d5040, L_000002dd672d3ec0;
L_000002dd672ce740 .cmp/gt.s 32, L_000002dd672d3ec0, L_000002dd672d5040;
L_000002dd672ce6a0 .cmp/ge.s 32, L_000002dd672d5040, L_000002dd672d3ec0;
L_000002dd672ce560 .cmp/gt 32, L_000002dd672d3ec0, L_000002dd672d5040;
L_000002dd672cff00 .cmp/ge 32, L_000002dd672d5040, L_000002dd672d3ec0;
S_000002dd67105210 .scope module, "control_unit_inst" "control_unit" 3 142, 7 11 0, S_000002dd670ab850;
 .timescale -9 -10;
    .port_info 0 /INPUT 7 "opcode";
    .port_info 1 /INPUT 3 "funct3";
    .port_info 2 /INPUT 7 "funct7";
    .port_info 3 /OUTPUT 5 "alu_op";
    .port_info 4 /OUTPUT 1 "reg_write_en";
    .port_info 5 /OUTPUT 3 "mem_write";
    .port_info 6 /OUTPUT 4 "mem_read";
    .port_info 7 /OUTPUT 4 "branch_jump";
    .port_info 8 /OUTPUT 4 "imm_sel";
    .port_info 9 /OUTPUT 1 "data1_alu_sel";
    .port_info 10 /OUTPUT 1 "data2_alu_sel";
    .port_info 11 /OUTPUT 2 "wb_sel";
    .port_info 12 /INPUT 1 "reset";
L_000002dd671ae810 .functor OR 1, L_000002dd6726aab0, L_000002dd6726bf50, C4<0>, C4<0>;
L_000002dd671add20 .functor OR 1, L_000002dd671ae810, L_000002dd6726ab50, C4<0>, C4<0>;
L_000002dd671af760 .functor OR 1, L_000002dd671add20, L_000002dd6726abf0, C4<0>, C4<0>;
L_000002dd671ae500/d .functor OR 1, L_000002dd671af760, L_000002dd6726b550, C4<0>, C4<0>;
L_000002dd671ae500 .delay 1 (20,20,20) L_000002dd671ae500/d;
L_000002dd671adbd0/d .functor OR 1, L_000002dd672d14e0, L_000002dd672d16c0, C4<0>, C4<0>;
L_000002dd671adbd0 .delay 1 (30,30,30) L_000002dd671adbd0/d;
L_000002dd671af5a0 .functor OR 1, L_000002dd672d0ae0, L_000002dd672d2160, C4<0>, C4<0>;
L_000002dd671add90 .functor OR 1, L_000002dd671af5a0, L_000002dd672d1da0, C4<0>, C4<0>;
L_000002dd671ae260/d .functor OR 1, L_000002dd671add90, L_000002dd672d11c0, C4<0>, C4<0>;
L_000002dd671ae260 .delay 1 (30,30,30) L_000002dd671ae260/d;
L_000002dd671ae1f0 .functor OR 1, L_000002dd672d0ea0, L_000002dd672d2980, C4<0>, C4<0>;
L_000002dd671ae490 .functor OR 1, L_000002dd671ae1f0, L_000002dd672d0c20, C4<0>, C4<0>;
L_000002dd671ae9d0 .functor OR 1, L_000002dd671ae490, v000002dd6726b9b0_0, C4<0>, C4<0>;
L_000002dd671af8b0/d .functor NOT 1, L_000002dd671ae9d0, C4<0>, C4<0>, C4<0>;
L_000002dd671af8b0 .delay 1 (30,30,30) L_000002dd671af8b0/d;
L_000002dd671af920/d .functor BUFZ 3, L_000002dd672d4b40, C4<000>, C4<000>, C4<000>;
L_000002dd671af920 .delay 3 (30,30,30) L_000002dd671af920/d;
L_000002dd671af990 .functor OR 1, L_000002dd672d09a0, L_000002dd672d1800, C4<0>, C4<0>;
L_000002dd671afa00 .functor OR 1, L_000002dd672d0f40, L_000002dd672d22a0, C4<0>, C4<0>;
L_000002dd671afa70/d .functor OR 1, L_000002dd671afa00, L_000002dd672d2d40, C4<0>, C4<0>;
L_000002dd671afa70 .delay 1 (30,30,30) L_000002dd671afa70/d;
L_000002dd671afae0 .functor OR 1, L_000002dd672d1940, L_000002dd672d1300, C4<0>, C4<0>;
L_000002dd671af7d0 .functor OR 1, L_000002dd671afae0, L_000002dd672d23e0, C4<0>, C4<0>;
L_000002dd671af840 .functor OR 1, L_000002dd671af7d0, L_000002dd672d1120, C4<0>, C4<0>;
L_000002dd6715cdb0 .functor OR 1, L_000002dd671af840, L_000002dd672d2ca0, C4<0>, C4<0>;
L_000002dd6715dd00 .functor OR 1, L_000002dd6715cdb0, L_000002dd672d1440, C4<0>, C4<0>;
L_000002dd6715de50/d .functor OR 1, L_000002dd6715dd00, L_000002dd672d2480, C4<0>, C4<0>;
L_000002dd6715de50 .delay 1 (30,30,30) L_000002dd6715de50/d;
L_000002dd670b9070 .functor OR 1, L_000002dd672d1a80, L_000002dd672d1c60, C4<0>, C4<0>;
L_000002dd672d75d0 .functor OR 1, L_000002dd670b9070, L_000002dd672d1ee0, C4<0>, C4<0>;
L_000002dd672d61b0/d .functor OR 1, L_000002dd672d75d0, L_000002dd672d2020, C4<0>, C4<0>;
L_000002dd672d61b0 .delay 1 (30,30,30) L_000002dd672d61b0/d;
L_000002dd672d7950 .functor OR 1, L_000002dd672d20c0, L_000002dd672d5400, C4<0>, C4<0>;
L_000002dd672d7800 .functor OR 1, L_000002dd672d7950, L_000002dd672d3f60, C4<0>, C4<0>;
L_000002dd672d7100 .functor OR 1, L_000002dd672d7800, L_000002dd672d32e0, C4<0>, C4<0>;
L_000002dd672d6a70 .functor OR 1, L_000002dd672d7100, L_000002dd672d39c0, C4<0>, C4<0>;
L_000002dd672d6c30 .functor OR 1, L_000002dd672d6a70, L_000002dd672d37e0, C4<0>, C4<0>;
L_000002dd672d7b80 .functor OR 1, L_000002dd672d6c30, L_000002dd672d3ce0, C4<0>, C4<0>;
L_000002dd672d7640/d .functor OR 1, L_000002dd672d7b80, L_000002dd672d3560, C4<0>, C4<0>;
L_000002dd672d7640 .delay 1 (30,30,30) L_000002dd672d7640/d;
L_000002dd672d72c0/d .functor NOT 1, L_000002dd672d36a0, C4<0>, C4<0>, C4<0>;
L_000002dd672d72c0 .delay 1 (30,30,30) L_000002dd672d72c0/d;
L_000002dd672d7aa0/d .functor OR 1, L_000002dd672d5220, L_000002dd672d3b00, C4<0>, C4<0>;
L_000002dd672d7aa0 .delay 1 (30,30,30) L_000002dd672d7aa0/d;
L_000002dd672720f8 .functor BUFT 1, C4<0010111>, C4<0>, C4<0>, C4<0>;
v000002dd67251160_0 .net/2u *"_ivl_0", 6 0, L_000002dd672720f8;  1 drivers
L_000002dd67272188 .functor BUFT 1, C4<0100011>, C4<0>, C4<0>, C4<0>;
v000002dd672513e0_0 .net/2u *"_ivl_10", 6 0, L_000002dd67272188;  1 drivers
v000002dd67251700_0 .net *"_ivl_101", 0 0, L_000002dd672d25c0;  1 drivers
v000002dd672522e0_0 .net *"_ivl_107", 1 0, L_000002dd672d1580;  1 drivers
L_000002dd672725c0 .functor BUFT 1, C4<0000011>, C4<0>, C4<0>, C4<0>;
v000002dd67252380_0 .net/2u *"_ivl_110", 6 0, L_000002dd672725c0;  1 drivers
v000002dd67251ac0_0 .net *"_ivl_112", 0 0, L_000002dd672d0e00;  1 drivers
v000002dd672518e0_0 .net *"_ivl_118", 2 0, L_000002dd671af920;  1 drivers
v000002dd67252240_0 .net *"_ivl_12", 0 0, L_000002dd6726ab50;  1 drivers
L_000002dd67272608 .functor BUFT 1, C4<1100111>, C4<0>, C4<0>, C4<0>;
v000002dd67252100_0 .net/2u *"_ivl_121", 6 0, L_000002dd67272608;  1 drivers
v000002dd67251020_0 .net *"_ivl_123", 0 0, L_000002dd672d09a0;  1 drivers
L_000002dd67272650 .functor BUFT 1, C4<1101111>, C4<0>, C4<0>, C4<0>;
v000002dd672521a0_0 .net/2u *"_ivl_125", 6 0, L_000002dd67272650;  1 drivers
v000002dd67251980_0 .net *"_ivl_127", 0 0, L_000002dd672d1800;  1 drivers
v000002dd67251a20_0 .net *"_ivl_130", 0 0, L_000002dd671af990;  1 drivers
L_000002dd67272698 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v000002dd67251480_0 .net/2u *"_ivl_131", 2 0, L_000002dd67272698;  1 drivers
v000002dd67251b60_0 .net *"_ivl_133", 2 0, L_000002dd672d1f80;  1 drivers
L_000002dd672726e0 .functor BUFT 1, C4<1100111>, C4<0>, C4<0>, C4<0>;
v000002dd67251fc0_0 .net/2u *"_ivl_138", 6 0, L_000002dd672726e0;  1 drivers
v000002dd67251c00_0 .net *"_ivl_14", 0 0, L_000002dd671add20;  1 drivers
v000002dd672515c0_0 .net *"_ivl_140", 0 0, L_000002dd672d0f40;  1 drivers
L_000002dd67272728 .functor BUFT 1, C4<1101111>, C4<0>, C4<0>, C4<0>;
v000002dd67250ee0_0 .net/2u *"_ivl_142", 6 0, L_000002dd67272728;  1 drivers
v000002dd67251ca0_0 .net *"_ivl_144", 0 0, L_000002dd672d22a0;  1 drivers
v000002dd67251340_0 .net *"_ivl_146", 0 0, L_000002dd671afa00;  1 drivers
L_000002dd67272770 .functor BUFT 1, C4<1100011>, C4<0>, C4<0>, C4<0>;
v000002dd67251200_0 .net/2u *"_ivl_148", 6 0, L_000002dd67272770;  1 drivers
v000002dd67251de0_0 .net *"_ivl_150", 0 0, L_000002dd672d2d40;  1 drivers
v000002dd672512a0_0 .net *"_ivl_152", 0 0, L_000002dd671afa70;  1 drivers
v000002dd67251e80_0 .net *"_ivl_156", 9 0, L_000002dd672d13a0;  1 drivers
L_000002dd672727b8 .functor BUFT 1, C4<0000011100>, C4<0>, C4<0>, C4<0>;
v000002dd67251f20_0 .net/2u *"_ivl_158", 9 0, L_000002dd672727b8;  1 drivers
L_000002dd672721d0 .functor BUFT 1, C4<0000011>, C4<0>, C4<0>, C4<0>;
v000002dd67250f80_0 .net/2u *"_ivl_16", 6 0, L_000002dd672721d0;  1 drivers
v000002dd6724f540_0 .net *"_ivl_160", 0 0, L_000002dd672d1940;  1 drivers
v000002dd6724e640_0 .net *"_ivl_162", 9 0, L_000002dd672d2340;  1 drivers
L_000002dd67272800 .functor BUFT 1, C4<0000011101>, C4<0>, C4<0>, C4<0>;
v000002dd67250c60_0 .net/2u *"_ivl_164", 9 0, L_000002dd67272800;  1 drivers
v000002dd6724fe00_0 .net *"_ivl_166", 0 0, L_000002dd672d1300;  1 drivers
v000002dd67250bc0_0 .net *"_ivl_168", 0 0, L_000002dd671afae0;  1 drivers
v000002dd6724fc20_0 .net *"_ivl_170", 9 0, L_000002dd672d1620;  1 drivers
L_000002dd67272848 .functor BUFT 1, C4<0010011011>, C4<0>, C4<0>, C4<0>;
v000002dd6724f180_0 .net/2u *"_ivl_172", 9 0, L_000002dd67272848;  1 drivers
v000002dd672501c0_0 .net *"_ivl_174", 0 0, L_000002dd672d23e0;  1 drivers
v000002dd6724e500_0 .net *"_ivl_176", 0 0, L_000002dd671af7d0;  1 drivers
v000002dd6724f5e0_0 .net *"_ivl_178", 16 0, L_000002dd672d0b80;  1 drivers
v000002dd6724f220_0 .net *"_ivl_18", 0 0, L_000002dd6726abf0;  1 drivers
L_000002dd67272890 .functor BUFT 1, C4<01100110110000000>, C4<0>, C4<0>, C4<0>;
v000002dd6724f360_0 .net/2u *"_ivl_180", 16 0, L_000002dd67272890;  1 drivers
v000002dd6724fae0_0 .net *"_ivl_182", 0 0, L_000002dd672d1120;  1 drivers
v000002dd6724ff40_0 .net *"_ivl_184", 0 0, L_000002dd671af840;  1 drivers
v000002dd6724f400_0 .net *"_ivl_186", 16 0, L_000002dd672d2ac0;  1 drivers
L_000002dd672728d8 .functor BUFT 1, C4<01100110100000001>, C4<0>, C4<0>, C4<0>;
v000002dd6724fb80_0 .net/2u *"_ivl_188", 16 0, L_000002dd672728d8;  1 drivers
v000002dd6724efa0_0 .net *"_ivl_190", 0 0, L_000002dd672d2ca0;  1 drivers
v000002dd67250580_0 .net *"_ivl_192", 0 0, L_000002dd6715cdb0;  1 drivers
v000002dd6724f720_0 .net *"_ivl_194", 16 0, L_000002dd672d2200;  1 drivers
L_000002dd67272920 .functor BUFT 1, C4<01100110110000001>, C4<0>, C4<0>, C4<0>;
v000002dd6724f860_0 .net/2u *"_ivl_196", 16 0, L_000002dd67272920;  1 drivers
v000002dd6724f2c0_0 .net *"_ivl_198", 0 0, L_000002dd672d1440;  1 drivers
v000002dd6724ebe0_0 .net *"_ivl_2", 0 0, L_000002dd6726aab0;  1 drivers
v000002dd67250080_0 .net *"_ivl_20", 0 0, L_000002dd671af760;  1 drivers
v000002dd6724ec80_0 .net *"_ivl_200", 0 0, L_000002dd6715dd00;  1 drivers
v000002dd6724e960_0 .net *"_ivl_202", 16 0, L_000002dd672d0cc0;  1 drivers
L_000002dd67272968 .functor BUFT 1, C4<01100111110000001>, C4<0>, C4<0>, C4<0>;
v000002dd67250120_0 .net/2u *"_ivl_204", 16 0, L_000002dd67272968;  1 drivers
v000002dd6724fcc0_0 .net *"_ivl_206", 0 0, L_000002dd672d2480;  1 drivers
v000002dd6724ffe0_0 .net *"_ivl_208", 0 0, L_000002dd6715de50;  1 drivers
L_000002dd672729b0 .functor BUFT 1, C4<0000011>, C4<0>, C4<0>, C4<0>;
v000002dd67250260_0 .net/2u *"_ivl_213", 6 0, L_000002dd672729b0;  1 drivers
v000002dd6724f4a0_0 .net *"_ivl_215", 0 0, L_000002dd672d2de0;  1 drivers
L_000002dd672729f8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v000002dd6724e6e0_0 .net/2u *"_ivl_217", 2 0, L_000002dd672729f8;  1 drivers
L_000002dd67272a40 .functor BUFT 1, C4<0010111>, C4<0>, C4<0>, C4<0>;
v000002dd67250a80_0 .net/2u *"_ivl_219", 6 0, L_000002dd67272a40;  1 drivers
L_000002dd67272218 .functor BUFT 1, C4<1100011>, C4<0>, C4<0>, C4<0>;
v000002dd6724fd60_0 .net/2u *"_ivl_22", 6 0, L_000002dd67272218;  1 drivers
v000002dd6724edc0_0 .net *"_ivl_221", 0 0, L_000002dd672d0fe0;  1 drivers
L_000002dd67272a88 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v000002dd6724eaa0_0 .net/2u *"_ivl_223", 2 0, L_000002dd67272a88;  1 drivers
L_000002dd67272ad0 .functor BUFT 1, C4<0100011>, C4<0>, C4<0>, C4<0>;
v000002dd67250b20_0 .net/2u *"_ivl_225", 6 0, L_000002dd67272ad0;  1 drivers
v000002dd6724fea0_0 .net *"_ivl_227", 0 0, L_000002dd672d2e80;  1 drivers
L_000002dd67272b18 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v000002dd6724e5a0_0 .net/2u *"_ivl_229", 2 0, L_000002dd67272b18;  1 drivers
L_000002dd67272b60 .functor BUFT 1, C4<0110111>, C4<0>, C4<0>, C4<0>;
v000002dd6724e820_0 .net/2u *"_ivl_231", 6 0, L_000002dd67272b60;  1 drivers
v000002dd6724f9a0_0 .net *"_ivl_233", 0 0, L_000002dd672d0d60;  1 drivers
L_000002dd67272ba8 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v000002dd67250300_0 .net/2u *"_ivl_235", 2 0, L_000002dd67272ba8;  1 drivers
L_000002dd67272bf0 .functor BUFT 1, C4<1101111>, C4<0>, C4<0>, C4<0>;
v000002dd6724fa40_0 .net/2u *"_ivl_237", 6 0, L_000002dd67272bf0;  1 drivers
v000002dd6724ea00_0 .net *"_ivl_239", 0 0, L_000002dd672d2520;  1 drivers
v000002dd6724ee60_0 .net *"_ivl_24", 0 0, L_000002dd6726b550;  1 drivers
L_000002dd67272c38 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v000002dd672503a0_0 .net/2u *"_ivl_241", 2 0, L_000002dd67272c38;  1 drivers
L_000002dd67272c80 .functor BUFT 1, C4<1100111>, C4<0>, C4<0>, C4<0>;
v000002dd6724e780_0 .net/2u *"_ivl_243", 6 0, L_000002dd67272c80;  1 drivers
v000002dd672504e0_0 .net *"_ivl_245", 0 0, L_000002dd672d1bc0;  1 drivers
L_000002dd67272cc8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v000002dd67250440_0 .net/2u *"_ivl_247", 2 0, L_000002dd67272cc8;  1 drivers
L_000002dd67272d10 .functor BUFT 1, C4<1100011>, C4<0>, C4<0>, C4<0>;
v000002dd6724e8c0_0 .net/2u *"_ivl_249", 6 0, L_000002dd67272d10;  1 drivers
v000002dd67250620_0 .net *"_ivl_251", 0 0, L_000002dd672d2f20;  1 drivers
L_000002dd67272d58 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v000002dd67250800_0 .net/2u *"_ivl_253", 2 0, L_000002dd67272d58;  1 drivers
v000002dd672506c0_0 .net *"_ivl_255", 9 0, L_000002dd672d1760;  1 drivers
L_000002dd67272da0 .functor BUFT 1, C4<0010011x01>, C4<0>, C4<0>, C4<0>;
v000002dd67250760_0 .net *"_ivl_257", 9 0, L_000002dd67272da0;  1 drivers
v000002dd6724eb40_0 .net *"_ivl_259", 0 0, L_000002dd672d27a0;  1 drivers
L_000002dd67272de8 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v000002dd67250940_0 .net/2u *"_ivl_261", 2 0, L_000002dd67272de8;  1 drivers
L_000002dd67272e30 .functor BUFT 1, C4<0010011>, C4<0>, C4<0>, C4<0>;
v000002dd6724ed20_0 .net/2u *"_ivl_263", 6 0, L_000002dd67272e30;  1 drivers
v000002dd672508a0_0 .net *"_ivl_265", 0 0, L_000002dd672d1b20;  1 drivers
L_000002dd67272e78 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v000002dd6724ef00_0 .net/2u *"_ivl_267", 2 0, L_000002dd67272e78;  1 drivers
L_000002dd67272ec0 .functor BUFT 1, C4<xxx>, C4<0>, C4<0>, C4<0>;
v000002dd672509e0_0 .net *"_ivl_269", 2 0, L_000002dd67272ec0;  1 drivers
v000002dd6724f040_0 .net *"_ivl_271", 2 0, L_000002dd672d18a0;  1 drivers
v000002dd6724f0e0_0 .net *"_ivl_273", 2 0, L_000002dd672d2840;  1 drivers
v000002dd6724f680_0 .net *"_ivl_275", 2 0, L_000002dd672d1d00;  1 drivers
v000002dd6724f7c0_0 .net *"_ivl_277", 2 0, L_000002dd672d19e0;  1 drivers
v000002dd6724f900_0 .net *"_ivl_279", 2 0, L_000002dd672d2fc0;  1 drivers
v000002dd67253870_0 .net *"_ivl_281", 2 0, L_000002dd672d2a20;  1 drivers
v000002dd672526f0_0 .net *"_ivl_283", 2 0, L_000002dd672d0900;  1 drivers
v000002dd672546d0_0 .net *"_ivl_285", 2 0, L_000002dd672d0a40;  1 drivers
v000002dd67252b50_0 .net *"_ivl_287", 2 0, L_000002dd672d1080;  1 drivers
L_000002dd67272f08 .functor BUFT 1, C4<0010111>, C4<0>, C4<0>, C4<0>;
v000002dd67253b90_0 .net/2u *"_ivl_289", 6 0, L_000002dd67272f08;  1 drivers
v000002dd67253a50_0 .net *"_ivl_291", 0 0, L_000002dd672d1a80;  1 drivers
L_000002dd67272f50 .functor BUFT 1, C4<1101111>, C4<0>, C4<0>, C4<0>;
v000002dd67253ff0_0 .net/2u *"_ivl_293", 6 0, L_000002dd67272f50;  1 drivers
v000002dd67253d70_0 .net *"_ivl_295", 0 0, L_000002dd672d1c60;  1 drivers
v000002dd67253af0_0 .net *"_ivl_297", 0 0, L_000002dd670b9070;  1 drivers
L_000002dd67272f98 .functor BUFT 1, C4<1100111>, C4<0>, C4<0>, C4<0>;
v000002dd67252790_0 .net/2u *"_ivl_299", 6 0, L_000002dd67272f98;  1 drivers
v000002dd67252e70_0 .net *"_ivl_301", 0 0, L_000002dd672d1ee0;  1 drivers
v000002dd67252830_0 .net *"_ivl_303", 0 0, L_000002dd672d75d0;  1 drivers
L_000002dd67272fe0 .functor BUFT 1, C4<1100011>, C4<0>, C4<0>, C4<0>;
v000002dd67253910_0 .net/2u *"_ivl_305", 6 0, L_000002dd67272fe0;  1 drivers
v000002dd672528d0_0 .net *"_ivl_307", 0 0, L_000002dd672d2020;  1 drivers
L_000002dd67273028 .functor BUFT 1, C4<0000011>, C4<0>, C4<0>, C4<0>;
v000002dd67252650_0 .net/2u *"_ivl_311", 6 0, L_000002dd67273028;  1 drivers
v000002dd67254a90_0 .net *"_ivl_313", 0 0, L_000002dd672d20c0;  1 drivers
L_000002dd67273070 .functor BUFT 1, C4<0010011>, C4<0>, C4<0>, C4<0>;
v000002dd672544f0_0 .net/2u *"_ivl_315", 6 0, L_000002dd67273070;  1 drivers
v000002dd67252dd0_0 .net *"_ivl_317", 0 0, L_000002dd672d5400;  1 drivers
v000002dd672548b0_0 .net *"_ivl_319", 0 0, L_000002dd672d7950;  1 drivers
L_000002dd672730b8 .functor BUFT 1, C4<0010111>, C4<0>, C4<0>, C4<0>;
v000002dd67254950_0 .net/2u *"_ivl_321", 6 0, L_000002dd672730b8;  1 drivers
v000002dd67253690_0 .net *"_ivl_323", 0 0, L_000002dd672d3f60;  1 drivers
v000002dd672532d0_0 .net *"_ivl_325", 0 0, L_000002dd672d7800;  1 drivers
L_000002dd67273100 .functor BUFT 1, C4<0100011>, C4<0>, C4<0>, C4<0>;
v000002dd67253e10_0 .net/2u *"_ivl_327", 6 0, L_000002dd67273100;  1 drivers
v000002dd67254450_0 .net *"_ivl_329", 0 0, L_000002dd672d32e0;  1 drivers
v000002dd67254630_0 .net *"_ivl_331", 0 0, L_000002dd672d7100;  1 drivers
L_000002dd67273148 .functor BUFT 1, C4<0110111>, C4<0>, C4<0>, C4<0>;
v000002dd672543b0_0 .net/2u *"_ivl_333", 6 0, L_000002dd67273148;  1 drivers
v000002dd67253eb0_0 .net *"_ivl_335", 0 0, L_000002dd672d39c0;  1 drivers
v000002dd67254590_0 .net *"_ivl_337", 0 0, L_000002dd672d6a70;  1 drivers
L_000002dd67273190 .functor BUFT 1, C4<1100111>, C4<0>, C4<0>, C4<0>;
v000002dd67252f10_0 .net/2u *"_ivl_339", 6 0, L_000002dd67273190;  1 drivers
v000002dd67253370_0 .net *"_ivl_34", 13 0, L_000002dd6726b910;  1 drivers
v000002dd67254270_0 .net *"_ivl_341", 0 0, L_000002dd672d37e0;  1 drivers
v000002dd672549f0_0 .net *"_ivl_343", 0 0, L_000002dd672d6c30;  1 drivers
L_000002dd672731d8 .functor BUFT 1, C4<1101111>, C4<0>, C4<0>, C4<0>;
v000002dd67253410_0 .net/2u *"_ivl_345", 6 0, L_000002dd672731d8;  1 drivers
v000002dd672539b0_0 .net *"_ivl_347", 0 0, L_000002dd672d3ce0;  1 drivers
v000002dd67254310_0 .net *"_ivl_349", 0 0, L_000002dd672d7b80;  1 drivers
L_000002dd67273220 .functor BUFT 1, C4<1100011>, C4<0>, C4<0>, C4<0>;
v000002dd672535f0_0 .net/2u *"_ivl_351", 6 0, L_000002dd67273220;  1 drivers
v000002dd67253f50_0 .net *"_ivl_353", 0 0, L_000002dd672d3560;  1 drivers
L_000002dd67273268 .functor BUFT 1, C4<0000011>, C4<0>, C4<0>, C4<0>;
v000002dd67252ab0_0 .net/2u *"_ivl_359", 6 0, L_000002dd67273268;  1 drivers
L_000002dd672722f0 .functor BUFT 1, C4<01100110000001>, C4<0>, C4<0>, C4<0>;
v000002dd67252a10_0 .net/2u *"_ivl_36", 13 0, L_000002dd672722f0;  1 drivers
v000002dd67254770_0 .net *"_ivl_361", 0 0, L_000002dd672d36a0;  1 drivers
v000002dd67253730_0 .net *"_ivl_363", 0 0, L_000002dd672d72c0;  1 drivers
L_000002dd672732b0 .functor BUFT 1, C4<1101111>, C4<0>, C4<0>, C4<0>;
v000002dd67253190_0 .net/2u *"_ivl_368", 6 0, L_000002dd672732b0;  1 drivers
v000002dd67254810_0 .net *"_ivl_370", 0 0, L_000002dd672d5220;  1 drivers
L_000002dd672732f8 .functor BUFT 1, C4<1100111>, C4<0>, C4<0>, C4<0>;
v000002dd67253550_0 .net/2u *"_ivl_372", 6 0, L_000002dd672732f8;  1 drivers
v000002dd672534b0_0 .net *"_ivl_374", 0 0, L_000002dd672d3b00;  1 drivers
v000002dd67254c70_0 .net *"_ivl_376", 0 0, L_000002dd672d7aa0;  1 drivers
v000002dd67254090_0 .net *"_ivl_38", 0 0, L_000002dd672d14e0;  1 drivers
L_000002dd67272140 .functor BUFT 1, C4<1101111>, C4<0>, C4<0>, C4<0>;
v000002dd67254bd0_0 .net/2u *"_ivl_4", 6 0, L_000002dd67272140;  1 drivers
L_000002dd67272338 .functor BUFT 1, C4<0110111>, C4<0>, C4<0>, C4<0>;
v000002dd67253c30_0 .net/2u *"_ivl_40", 6 0, L_000002dd67272338;  1 drivers
v000002dd67253230_0 .net *"_ivl_42", 0 0, L_000002dd672d16c0;  1 drivers
v000002dd67253cd0_0 .net *"_ivl_44", 0 0, L_000002dd671adbd0;  1 drivers
v000002dd67252510_0 .net *"_ivl_49", 16 0, L_000002dd672d28e0;  1 drivers
L_000002dd67272380 .functor BUFT 1, C4<00100111010100000>, C4<0>, C4<0>, C4<0>;
v000002dd672537d0_0 .net/2u *"_ivl_51", 16 0, L_000002dd67272380;  1 drivers
v000002dd67254130_0 .net *"_ivl_53", 0 0, L_000002dd672d0ae0;  1 drivers
v000002dd672541d0_0 .net *"_ivl_55", 16 0, L_000002dd672d2c00;  1 drivers
L_000002dd672723c8 .functor BUFT 1, C4<01100110000100000>, C4<0>, C4<0>, C4<0>;
v000002dd67254b30_0 .net/2u *"_ivl_57", 16 0, L_000002dd672723c8;  1 drivers
v000002dd67252bf0_0 .net *"_ivl_59", 0 0, L_000002dd672d2160;  1 drivers
v000002dd672525b0_0 .net *"_ivl_6", 0 0, L_000002dd6726bf50;  1 drivers
v000002dd67252fb0_0 .net *"_ivl_61", 0 0, L_000002dd671af5a0;  1 drivers
v000002dd67252970_0 .net *"_ivl_63", 16 0, L_000002dd672d2660;  1 drivers
L_000002dd67272410 .functor BUFT 1, C4<01100111010100000>, C4<0>, C4<0>, C4<0>;
v000002dd67252c90_0 .net/2u *"_ivl_65", 16 0, L_000002dd67272410;  1 drivers
v000002dd67252d30_0 .net *"_ivl_67", 0 0, L_000002dd672d1da0;  1 drivers
v000002dd67253050_0 .net *"_ivl_69", 0 0, L_000002dd671add90;  1 drivers
L_000002dd67272458 .functor BUFT 1, C4<0110111>, C4<0>, C4<0>, C4<0>;
v000002dd672530f0_0 .net/2u *"_ivl_71", 6 0, L_000002dd67272458;  1 drivers
v000002dd67255530_0 .net *"_ivl_73", 0 0, L_000002dd672d11c0;  1 drivers
v000002dd672553f0_0 .net *"_ivl_75", 0 0, L_000002dd671ae260;  1 drivers
L_000002dd672724a0 .functor BUFT 1, C4<0100011>, C4<0>, C4<0>, C4<0>;
v000002dd67255cb0_0 .net/2u *"_ivl_77", 6 0, L_000002dd672724a0;  1 drivers
v000002dd67255fd0_0 .net *"_ivl_79", 0 0, L_000002dd672d0ea0;  1 drivers
v000002dd67255d50_0 .net *"_ivl_8", 0 0, L_000002dd671ae810;  1 drivers
L_000002dd672724e8 .functor BUFT 1, C4<1100011>, C4<0>, C4<0>, C4<0>;
v000002dd67255a30_0 .net/2u *"_ivl_81", 6 0, L_000002dd672724e8;  1 drivers
v000002dd67255c10_0 .net *"_ivl_83", 0 0, L_000002dd672d2980;  1 drivers
v000002dd67255df0_0 .net *"_ivl_85", 0 0, L_000002dd671ae1f0;  1 drivers
L_000002dd67272530 .functor BUFT 1, C4<0000000>, C4<0>, C4<0>, C4<0>;
v000002dd67255490_0 .net/2u *"_ivl_87", 6 0, L_000002dd67272530;  1 drivers
v000002dd672555d0_0 .net *"_ivl_89", 0 0, L_000002dd672d0c20;  1 drivers
v000002dd67256250_0 .net *"_ivl_91", 0 0, L_000002dd671ae490;  1 drivers
v000002dd67255ad0_0 .net *"_ivl_93", 0 0, L_000002dd671ae9d0;  1 drivers
L_000002dd67272578 .functor BUFT 1, C4<0100011>, C4<0>, C4<0>, C4<0>;
v000002dd67255210_0 .net/2u *"_ivl_99", 6 0, L_000002dd67272578;  1 drivers
v000002dd67254ef0_0 .net "alu_op", 4 0, L_000002dd672d0860;  alias, 1 drivers
v000002dd67255030_0 .net "branch_jump", 3 0, L_000002dd672d2b60;  alias, 1 drivers
v000002dd67255670_0 .net "data1_alu_sel", 0 0, L_000002dd672d61b0;  alias, 1 drivers
v000002dd67255710_0 .net "data2_alu_sel", 0 0, L_000002dd672d7640;  alias, 1 drivers
v000002dd67254f90_0 .net "funct3", 2 0, L_000002dd672d4b40;  1 drivers
v000002dd672558f0_0 .net "funct3_mux_select", 0 0, L_000002dd671ae500;  1 drivers
v000002dd67255b70_0 .net "funct7", 6 0, L_000002dd672d41e0;  1 drivers
v000002dd67255990_0 .net "imm_sel", 3 0, L_000002dd672d1260;  alias, 1 drivers
v000002dd672550d0_0 .net "mem_read", 3 0, L_000002dd672d2700;  alias, 1 drivers
v000002dd67254d10_0 .net "mem_write", 2 0, L_000002dd672d1e40;  alias, 1 drivers
v000002dd672562f0_0 .net "opcode", 6 0, L_000002dd672d4f00;  1 drivers
v000002dd672557b0_0 .net "reg_write_en", 0 0, L_000002dd671af8b0;  alias, 1 drivers
v000002dd67255170_0 .net "reset", 0 0, v000002dd6726b9b0_0;  alias, 1 drivers
v000002dd672552b0_0 .net "wb_sel", 1 0, L_000002dd672d4320;  alias, 1 drivers
L_000002dd6726aab0 .cmp/eq 7, L_000002dd672d4f00, L_000002dd672720f8;
L_000002dd6726bf50 .cmp/eq 7, L_000002dd672d4f00, L_000002dd67272140;
L_000002dd6726ab50 .cmp/eq 7, L_000002dd672d4f00, L_000002dd67272188;
L_000002dd6726abf0 .cmp/eq 7, L_000002dd672d4f00, L_000002dd672721d0;
L_000002dd6726b550 .cmp/eq 7, L_000002dd672d4f00, L_000002dd67272218;
L_000002dd6726b910 .concat [ 7 7 0 0], L_000002dd672d41e0, L_000002dd672d4f00;
L_000002dd672d14e0 .cmp/eq 14, L_000002dd6726b910, L_000002dd672722f0;
L_000002dd672d16c0 .cmp/eq 7, L_000002dd672d4f00, L_000002dd67272338;
L_000002dd672d0860 .concat8 [ 3 1 1 0], L_000002dd6726b5f0, L_000002dd671adbd0, L_000002dd671ae260;
L_000002dd672d28e0 .concat [ 7 3 7 0], L_000002dd672d41e0, L_000002dd672d4b40, L_000002dd672d4f00;
L_000002dd672d0ae0 .cmp/eq 17, L_000002dd672d28e0, L_000002dd67272380;
L_000002dd672d2c00 .concat [ 7 3 7 0], L_000002dd672d41e0, L_000002dd672d4b40, L_000002dd672d4f00;
L_000002dd672d2160 .cmp/eq 17, L_000002dd672d2c00, L_000002dd672723c8;
L_000002dd672d2660 .concat [ 7 3 7 0], L_000002dd672d41e0, L_000002dd672d4b40, L_000002dd672d4f00;
L_000002dd672d1da0 .cmp/eq 17, L_000002dd672d2660, L_000002dd67272410;
L_000002dd672d11c0 .cmp/eq 7, L_000002dd672d4f00, L_000002dd67272458;
L_000002dd672d0ea0 .cmp/eq 7, L_000002dd672d4f00, L_000002dd672724a0;
L_000002dd672d2980 .cmp/eq 7, L_000002dd672d4f00, L_000002dd672724e8;
L_000002dd672d0c20 .cmp/eq 7, L_000002dd672d4f00, L_000002dd67272530;
L_000002dd672d25c0 .delay 1 (30,30,30) L_000002dd672d25c0/d;
L_000002dd672d25c0/d .cmp/eq 7, L_000002dd672d4f00, L_000002dd67272578;
L_000002dd672d1e40 .concat8 [ 2 1 0 0], L_000002dd672d1580, L_000002dd672d25c0;
L_000002dd672d1580 .delay 2 (30,30,30) L_000002dd672d1580/d;
L_000002dd672d1580/d .part L_000002dd672d4b40, 0, 2;
L_000002dd672d0e00 .delay 1 (30,30,30) L_000002dd672d0e00/d;
L_000002dd672d0e00/d .cmp/eq 7, L_000002dd672d4f00, L_000002dd672725c0;
L_000002dd672d2700 .concat8 [ 3 1 0 0], L_000002dd671af920, L_000002dd672d0e00;
L_000002dd672d09a0 .cmp/eq 7, L_000002dd672d4f00, L_000002dd67272608;
L_000002dd672d1800 .cmp/eq 7, L_000002dd672d4f00, L_000002dd67272650;
L_000002dd672d1f80 .delay 3 (30,30,30) L_000002dd672d1f80/d;
L_000002dd672d1f80/d .functor MUXZ 3, L_000002dd672d4b40, L_000002dd67272698, L_000002dd671af990, C4<>;
L_000002dd672d2b60 .concat8 [ 3 1 0 0], L_000002dd672d1f80, L_000002dd671afa70;
L_000002dd672d0f40 .cmp/eq 7, L_000002dd672d4f00, L_000002dd672726e0;
L_000002dd672d22a0 .cmp/eq 7, L_000002dd672d4f00, L_000002dd67272728;
L_000002dd672d2d40 .cmp/eq 7, L_000002dd672d4f00, L_000002dd67272770;
L_000002dd672d13a0 .concat [ 3 7 0 0], L_000002dd672d4b40, L_000002dd672d4f00;
L_000002dd672d1940 .cmp/eq 10, L_000002dd672d13a0, L_000002dd672727b8;
L_000002dd672d2340 .concat [ 3 7 0 0], L_000002dd672d4b40, L_000002dd672d4f00;
L_000002dd672d1300 .cmp/eq 10, L_000002dd672d2340, L_000002dd67272800;
L_000002dd672d1620 .concat [ 3 7 0 0], L_000002dd672d4b40, L_000002dd672d4f00;
L_000002dd672d23e0 .cmp/eq 10, L_000002dd672d1620, L_000002dd67272848;
L_000002dd672d0b80 .concat [ 7 3 7 0], L_000002dd672d41e0, L_000002dd672d4b40, L_000002dd672d4f00;
L_000002dd672d1120 .cmp/eq 17, L_000002dd672d0b80, L_000002dd67272890;
L_000002dd672d2ac0 .concat [ 7 3 7 0], L_000002dd672d41e0, L_000002dd672d4b40, L_000002dd672d4f00;
L_000002dd672d2ca0 .cmp/eq 17, L_000002dd672d2ac0, L_000002dd672728d8;
L_000002dd672d2200 .concat [ 7 3 7 0], L_000002dd672d41e0, L_000002dd672d4b40, L_000002dd672d4f00;
L_000002dd672d1440 .cmp/eq 17, L_000002dd672d2200, L_000002dd67272920;
L_000002dd672d0cc0 .concat [ 7 3 7 0], L_000002dd672d41e0, L_000002dd672d4b40, L_000002dd672d4f00;
L_000002dd672d2480 .cmp/eq 17, L_000002dd672d0cc0, L_000002dd67272968;
L_000002dd672d1260 .concat8 [ 3 1 0 0], L_000002dd672d1080, L_000002dd6715de50;
L_000002dd672d2de0 .cmp/eq 7, L_000002dd672d4f00, L_000002dd672729b0;
L_000002dd672d0fe0 .cmp/eq 7, L_000002dd672d4f00, L_000002dd67272a40;
L_000002dd672d2e80 .cmp/eq 7, L_000002dd672d4f00, L_000002dd67272ad0;
L_000002dd672d0d60 .cmp/eq 7, L_000002dd672d4f00, L_000002dd67272b60;
L_000002dd672d2520 .cmp/eq 7, L_000002dd672d4f00, L_000002dd67272bf0;
L_000002dd672d1bc0 .cmp/eq 7, L_000002dd672d4f00, L_000002dd67272c80;
L_000002dd672d2f20 .cmp/eq 7, L_000002dd672d4f00, L_000002dd67272d10;
L_000002dd672d1760 .concat [ 3 7 0 0], L_000002dd672d4b40, L_000002dd672d4f00;
L_000002dd672d27a0 .cmp/eq 10, L_000002dd672d1760, L_000002dd67272da0;
L_000002dd672d1b20 .cmp/eq 7, L_000002dd672d4f00, L_000002dd67272e30;
L_000002dd672d18a0 .functor MUXZ 3, L_000002dd67272ec0, L_000002dd67272e78, L_000002dd672d1b20, C4<>;
L_000002dd672d2840 .functor MUXZ 3, L_000002dd672d18a0, L_000002dd67272de8, L_000002dd672d27a0, C4<>;
L_000002dd672d1d00 .functor MUXZ 3, L_000002dd672d2840, L_000002dd67272d58, L_000002dd672d2f20, C4<>;
L_000002dd672d19e0 .functor MUXZ 3, L_000002dd672d1d00, L_000002dd67272cc8, L_000002dd672d1bc0, C4<>;
L_000002dd672d2fc0 .functor MUXZ 3, L_000002dd672d19e0, L_000002dd67272c38, L_000002dd672d2520, C4<>;
L_000002dd672d2a20 .functor MUXZ 3, L_000002dd672d2fc0, L_000002dd67272ba8, L_000002dd672d0d60, C4<>;
L_000002dd672d0900 .functor MUXZ 3, L_000002dd672d2a20, L_000002dd67272b18, L_000002dd672d2e80, C4<>;
L_000002dd672d0a40 .functor MUXZ 3, L_000002dd672d0900, L_000002dd67272a88, L_000002dd672d0fe0, C4<>;
L_000002dd672d1080 .delay 3 (30,30,30) L_000002dd672d1080/d;
L_000002dd672d1080/d .functor MUXZ 3, L_000002dd672d0a40, L_000002dd672729f8, L_000002dd672d2de0, C4<>;
L_000002dd672d1a80 .cmp/eq 7, L_000002dd672d4f00, L_000002dd67272f08;
L_000002dd672d1c60 .cmp/eq 7, L_000002dd672d4f00, L_000002dd67272f50;
L_000002dd672d1ee0 .cmp/eq 7, L_000002dd672d4f00, L_000002dd67272f98;
L_000002dd672d2020 .cmp/eq 7, L_000002dd672d4f00, L_000002dd67272fe0;
L_000002dd672d20c0 .cmp/eq 7, L_000002dd672d4f00, L_000002dd67273028;
L_000002dd672d5400 .cmp/eq 7, L_000002dd672d4f00, L_000002dd67273070;
L_000002dd672d3f60 .cmp/eq 7, L_000002dd672d4f00, L_000002dd672730b8;
L_000002dd672d32e0 .cmp/eq 7, L_000002dd672d4f00, L_000002dd67273100;
L_000002dd672d39c0 .cmp/eq 7, L_000002dd672d4f00, L_000002dd67273148;
L_000002dd672d37e0 .cmp/eq 7, L_000002dd672d4f00, L_000002dd67273190;
L_000002dd672d3ce0 .cmp/eq 7, L_000002dd672d4f00, L_000002dd672731d8;
L_000002dd672d3560 .cmp/eq 7, L_000002dd672d4f00, L_000002dd67273220;
L_000002dd672d36a0 .cmp/eq 7, L_000002dd672d4f00, L_000002dd67273268;
L_000002dd672d4320 .concat8 [ 1 1 0 0], L_000002dd672d72c0, L_000002dd672d7aa0;
L_000002dd672d5220 .cmp/eq 7, L_000002dd672d4f00, L_000002dd672732b0;
L_000002dd672d3b00 .cmp/eq 7, L_000002dd672d4f00, L_000002dd672732f8;
S_000002dd670a4ef0 .scope module, "funct3_mux" "mux_3b_2to1" 7 33, 8 3 0, S_000002dd67105210;
 .timescale -9 -10;
    .port_info 0 /INPUT 3 "data1";
    .port_info 1 /INPUT 3 "data2";
    .port_info 2 /OUTPUT 3 "out";
    .port_info 3 /INPUT 1 "sel";
L_000002dd67272260 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_000002dd671af530 .functor XNOR 1, L_000002dd671ae500, L_000002dd67272260, C4<0>, C4<0>;
v000002dd67251d40_0 .net/2u *"_ivl_0", 0 0, L_000002dd67272260;  1 drivers
v000002dd67250da0_0 .net *"_ivl_2", 0 0, L_000002dd671af530;  1 drivers
v000002dd67250e40_0 .net "data1", 2 0, L_000002dd672d4b40;  alias, 1 drivers
L_000002dd672722a8 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v000002dd67251660_0 .net "data2", 2 0, L_000002dd672722a8;  1 drivers
v000002dd67251840_0 .net "out", 2 0, L_000002dd6726b5f0;  1 drivers
v000002dd67251520_0 .net "sel", 0 0, L_000002dd671ae500;  alias, 1 drivers
L_000002dd6726b5f0 .delay 3 (10,10,10) L_000002dd6726b5f0/d;
L_000002dd6726b5f0/d .functor MUXZ 3, L_000002dd672d4b40, L_000002dd672722a8, L_000002dd671af530, C4<>;
S_000002dd670a5080 .scope module, "ex_mem_pipeline_reg_inst" "ex_mem_pipeline_reg" 3 269, 9 3 0, S_000002dd670ab850;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "reg_write_in";
    .port_info 3 /INPUT 32 "pc_in";
    .port_info 4 /INPUT 32 "alu_result_in";
    .port_info 5 /INPUT 32 "read_data2_in";
    .port_info 6 /INPUT 5 "dest_addr_in";
    .port_info 7 /INPUT 3 "mem_write_in";
    .port_info 8 /INPUT 4 "mem_read_in";
    .port_info 9 /INPUT 2 "wb_sel_in";
    .port_info 10 /INPUT 1 "busywait";
    .port_info 11 /OUTPUT 1 "reg_write_out";
    .port_info 12 /OUTPUT 32 "pc_out";
    .port_info 13 /OUTPUT 32 "alu_result_out";
    .port_info 14 /OUTPUT 32 "read_data2_out";
    .port_info 15 /OUTPUT 5 "dest_addr_out";
    .port_info 16 /OUTPUT 3 "mem_write_out";
    .port_info 17 /OUTPUT 4 "mem_read_out";
    .port_info 18 /OUTPUT 2 "wb_sel_out";
v000002dd67254db0_0 .net "alu_result_in", 31 0, v000002dd671ca310_0;  alias, 1 drivers
v000002dd67255350_0 .var "alu_result_out", 31 0;
v000002dd67254e50_0 .net "busywait", 0 0, L_000002dd671ae0a0;  alias, 1 drivers
v000002dd67255850_0 .net "clk", 0 0, v000002dd6726c3b0_0;  alias, 1 drivers
v000002dd67255e90_0 .net "dest_addr_in", 4 0, v000002dd672628a0_0;  alias, 1 drivers
v000002dd67255f30_0 .var "dest_addr_out", 4 0;
v000002dd67256070_0 .net "mem_read_in", 3 0, v000002dd67262260_0;  alias, 1 drivers
v000002dd67256110_0 .var "mem_read_out", 3 0;
v000002dd672561b0_0 .net "mem_write_in", 2 0, v000002dd672626c0_0;  alias, 1 drivers
v000002dd6725fd80_0 .var "mem_write_out", 2 0;
v000002dd672606e0_0 .net "pc_in", 31 0, v000002dd67262440_0;  alias, 1 drivers
v000002dd6725fb00_0 .var "pc_out", 31 0;
v000002dd67260fa0_0 .net "read_data2_in", 31 0, L_000002dd672d3ec0;  alias, 1 drivers
v000002dd6725fce0_0 .var "read_data2_out", 31 0;
v000002dd67260dc0_0 .net "reg_write_in", 0 0, v000002dd67261fe0_0;  alias, 1 drivers
v000002dd6725fe20_0 .var "reg_write_out", 0 0;
v000002dd6725ed40_0 .net "rst", 0 0, v000002dd6726b9b0_0;  alias, 1 drivers
v000002dd672612c0_0 .net "wb_sel_in", 1 0, v000002dd67262120_0;  alias, 1 drivers
v000002dd6725fec0_0 .var "wb_sel_out", 1 0;
E_000002dd671d81c0 .event posedge, v000002dd67255850_0;
S_000002dd670871a0 .scope module, "forwarding_mux_1" "mux_32b_3to1" 3 220, 10 2 0, S_000002dd670ab850;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "data1";
    .port_info 1 /INPUT 32 "data2";
    .port_info 2 /INPUT 32 "data3";
    .port_info 3 /OUTPUT 32 "out";
    .port_info 4 /INPUT 2 "sel";
L_000002dd672733d0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002dd67261400_0 .net/2u *"_ivl_0", 1 0, L_000002dd672733d0;  1 drivers
v000002dd6725f420_0 .net *"_ivl_2", 0 0, L_000002dd672d3740;  1 drivers
L_000002dd67273418 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v000002dd672610e0_0 .net/2u *"_ivl_4", 1 0, L_000002dd67273418;  1 drivers
v000002dd6725ff60_0 .net *"_ivl_6", 0 0, L_000002dd672d4000;  1 drivers
v000002dd672605a0_0 .net *"_ivl_8", 31 0, L_000002dd672d4fa0;  1 drivers
v000002dd6725ee80_0 .net "data1", 31 0, v000002dd67261860_0;  alias, 1 drivers
v000002dd67260140_0 .net "data2", 31 0, v000002dd67255350_0;  alias, 1 drivers
v000002dd6725ef20_0 .net "data3", 31 0, L_000002dd672cfb40;  alias, 1 drivers
v000002dd672600a0_0 .net "out", 31 0, L_000002dd672d5040;  alias, 1 drivers
v000002dd67260460_0 .net "sel", 1 0, v000002dd67261cc0_0;  alias, 1 drivers
L_000002dd672d3740 .cmp/eq 2, v000002dd67261cc0_0, L_000002dd672733d0;
L_000002dd672d4000 .cmp/eq 2, v000002dd67261cc0_0, L_000002dd67273418;
L_000002dd672d4fa0 .functor MUXZ 32, L_000002dd672cfb40, v000002dd67255350_0, L_000002dd672d4000, C4<>;
L_000002dd672d5040 .delay 32 (10,10,10) L_000002dd672d5040/d;
L_000002dd672d5040/d .functor MUXZ 32, L_000002dd672d4fa0, v000002dd67261860_0, L_000002dd672d3740, C4<>;
S_000002dd67087330 .scope module, "forwarding_mux_2" "mux_32b_3to1" 3 228, 10 2 0, S_000002dd670ab850;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "data1";
    .port_info 1 /INPUT 32 "data2";
    .port_info 2 /INPUT 32 "data3";
    .port_info 3 /OUTPUT 32 "out";
    .port_info 4 /INPUT 2 "sel";
L_000002dd67273460 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002dd67260000_0 .net/2u *"_ivl_0", 1 0, L_000002dd67273460;  1 drivers
v000002dd6725fa60_0 .net *"_ivl_2", 0 0, L_000002dd672d57c0;  1 drivers
L_000002dd672734a8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v000002dd6725fba0_0 .net/2u *"_ivl_4", 1 0, L_000002dd672734a8;  1 drivers
v000002dd67260f00_0 .net *"_ivl_6", 0 0, L_000002dd672d4280;  1 drivers
v000002dd67260c80_0 .net *"_ivl_8", 31 0, L_000002dd672d4140;  1 drivers
v000002dd6725efc0_0 .net "data1", 31 0, v000002dd67261e00_0;  alias, 1 drivers
v000002dd67260500_0 .net "data2", 31 0, v000002dd67255350_0;  alias, 1 drivers
v000002dd67260d20_0 .net "data3", 31 0, L_000002dd672cfb40;  alias, 1 drivers
v000002dd6725f6a0_0 .net "out", 31 0, L_000002dd672d3ec0;  alias, 1 drivers
v000002dd6725fc40_0 .net "sel", 1 0, v000002dd67261720_0;  alias, 1 drivers
L_000002dd672d57c0 .cmp/eq 2, v000002dd67261720_0, L_000002dd67273460;
L_000002dd672d4280 .cmp/eq 2, v000002dd67261720_0, L_000002dd672734a8;
L_000002dd672d4140 .functor MUXZ 32, L_000002dd672cfb40, v000002dd67255350_0, L_000002dd672d4280, C4<>;
L_000002dd672d3ec0 .delay 32 (10,10,10) L_000002dd672d3ec0/d;
L_000002dd672d3ec0/d .functor MUXZ 32, L_000002dd672d4140, v000002dd67261e00_0, L_000002dd672d57c0, C4<>;
S_000002dd670cd910 .scope module, "hazard_unit_inst" "hazard_unit" 3 163, 11 3 0, S_000002dd670ab850;
 .timescale -9 -10;
    .port_info 0 /INPUT 5 "addr1";
    .port_info 1 /INPUT 5 "addr2";
    .port_info 2 /INPUT 5 "ex_rd";
    .port_info 3 /INPUT 5 "mem_rd";
    .port_info 4 /INPUT 1 "ex_we";
    .port_info 5 /INPUT 1 "mem_we";
    .port_info 6 /INPUT 1 "ex_memr";
    .port_info 7 /OUTPUT 2 "forwarding_data1sel";
    .port_info 8 /OUTPUT 2 "forwarding_data2sel";
    .port_info 9 /OUTPUT 1 "bubble";
    .port_info 10 /OUTPUT 1 "stall";
L_000002dd672d6840 .functor AND 1, L_000002dd672d43c0, L_000002dd672d31a0, C4<1>, C4<1>;
L_000002dd672d64c0 .functor AND 1, L_000002dd672d4aa0, L_000002dd672d3600, C4<1>, C4<1>;
L_000002dd672d7020 .functor OR 1, L_000002dd672d6840, L_000002dd672d64c0, C4<0>, C4<0>;
L_000002dd672d7170 .functor AND 1, L_000002dd672d4a00, L_000002dd672d7020, C4<1>, C4<1>;
L_000002dd672d6290 .functor AND 1, v000002dd67261fe0_0, L_000002dd672d43c0, C4<1>, C4<1>;
L_000002dd672d7720 .functor AND 1, L_000002dd672d6290, L_000002dd672d34c0, C4<1>, C4<1>;
L_000002dd672d6530 .functor AND 1, v000002dd67261fe0_0, L_000002dd672d4aa0, C4<1>, C4<1>;
L_000002dd672d65a0 .functor AND 1, L_000002dd672d6530, L_000002dd672d3380, C4<1>, C4<1>;
L_000002dd672d7bf0 .functor AND 1, v000002dd6725fe20_0, L_000002dd672d43c0, C4<1>, C4<1>;
L_000002dd672d66f0 .functor AND 1, L_000002dd672d7bf0, L_000002dd672d4be0, C4<1>, C4<1>;
L_000002dd672d6920 .functor AND 1, v000002dd6725fe20_0, L_000002dd672d4aa0, C4<1>, C4<1>;
L_000002dd672d6ca0 .functor AND 1, L_000002dd672d6920, L_000002dd672d5180, C4<1>, C4<1>;
L_000002dd67273340 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000002dd6725f9c0_0 .net/2u *"_ivl_0", 4 0, L_000002dd67273340;  1 drivers
v000002dd67260780_0 .net *"_ivl_11", 0 0, L_000002dd672d6840;  1 drivers
v000002dd672601e0_0 .net *"_ivl_12", 0 0, L_000002dd672d3600;  1 drivers
v000002dd6725f2e0_0 .net *"_ivl_15", 0 0, L_000002dd672d64c0;  1 drivers
v000002dd67260be0_0 .net *"_ivl_17", 0 0, L_000002dd672d7020;  1 drivers
v000002dd67260280_0 .net *"_ivl_21", 0 0, L_000002dd672d6290;  1 drivers
v000002dd67260320_0 .net *"_ivl_22", 0 0, L_000002dd672d34c0;  1 drivers
v000002dd672603c0_0 .net *"_ivl_27", 0 0, L_000002dd672d6530;  1 drivers
v000002dd67260640_0 .net *"_ivl_28", 0 0, L_000002dd672d3380;  1 drivers
v000002dd6725f060_0 .net *"_ivl_33", 0 0, L_000002dd672d7bf0;  1 drivers
v000002dd6725f100_0 .net *"_ivl_34", 0 0, L_000002dd672d4be0;  1 drivers
v000002dd67260820_0 .net *"_ivl_39", 0 0, L_000002dd672d6920;  1 drivers
L_000002dd67273388 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000002dd672608c0_0 .net/2u *"_ivl_4", 4 0, L_000002dd67273388;  1 drivers
v000002dd672614a0_0 .net *"_ivl_40", 0 0, L_000002dd672d5180;  1 drivers
v000002dd67260a00_0 .net *"_ivl_8", 0 0, L_000002dd672d31a0;  1 drivers
v000002dd6725f1a0_0 .net "addr1", 4 0, L_000002dd672d54a0;  1 drivers
v000002dd67260aa0_0 .net "addr2", 4 0, L_000002dd672d4460;  1 drivers
v000002dd6725ede0_0 .var "bubble", 0 0;
v000002dd67260b40_0 .net "ex_hazard_rs1", 0 0, L_000002dd672d7720;  1 drivers
v000002dd6725f380_0 .net "ex_hazard_rs2", 0 0, L_000002dd672d65a0;  1 drivers
v000002dd6725f240_0 .net "ex_memr", 0 0, L_000002dd672d4a00;  1 drivers
v000002dd6725f880_0 .net "ex_rd", 4 0, v000002dd672628a0_0;  alias, 1 drivers
v000002dd67260e60_0 .net "ex_we", 0 0, v000002dd67261fe0_0;  alias, 1 drivers
v000002dd6725f4c0_0 .var "forwarding_data1sel", 1 0;
v000002dd6725f560_0 .var "forwarding_data2sel", 1 0;
v000002dd67261040_0 .net "load_use_hazard", 0 0, L_000002dd672d7170;  1 drivers
v000002dd6725f7e0_0 .net "mem_hazard_rs1", 0 0, L_000002dd672d66f0;  1 drivers
v000002dd67261180_0 .net "mem_hazard_rs2", 0 0, L_000002dd672d6ca0;  1 drivers
v000002dd67261220_0 .net "mem_rd", 4 0, v000002dd67255f30_0;  alias, 1 drivers
v000002dd67261360_0 .net "mem_we", 0 0, v000002dd6725fe20_0;  alias, 1 drivers
v000002dd6725f600_0 .net "rs1_used", 0 0, L_000002dd672d43c0;  1 drivers
v000002dd6725f740_0 .net "rs2_used", 0 0, L_000002dd672d4aa0;  1 drivers
v000002dd6725f920_0 .var "stall", 0 0;
E_000002dd671d8b40/0 .event anyedge, v000002dd67261040_0, v000002dd67260b40_0, v000002dd6725f7e0_0, v000002dd6725f380_0;
E_000002dd671d8b40/1 .event anyedge, v000002dd67261180_0;
E_000002dd671d8b40 .event/or E_000002dd671d8b40/0, E_000002dd671d8b40/1;
L_000002dd672d43c0 .cmp/ne 5, L_000002dd672d54a0, L_000002dd67273340;
L_000002dd672d4aa0 .cmp/ne 5, L_000002dd672d4460, L_000002dd67273388;
L_000002dd672d31a0 .cmp/eq 5, L_000002dd672d54a0, v000002dd672628a0_0;
L_000002dd672d3600 .cmp/eq 5, L_000002dd672d4460, v000002dd672628a0_0;
L_000002dd672d34c0 .cmp/eq 5, L_000002dd672d54a0, v000002dd672628a0_0;
L_000002dd672d3380 .cmp/eq 5, L_000002dd672d4460, v000002dd672628a0_0;
L_000002dd672d4be0 .cmp/eq 5, L_000002dd672d54a0, v000002dd67255f30_0;
L_000002dd672d5180 .cmp/eq 5, L_000002dd672d4460, v000002dd67255f30_0;
S_000002dd670994e0 .scope module, "id_ex_pipeline_reg_inst" "id_ex_pipeline_reg" 3 179, 12 3 0, S_000002dd670ab850;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "reg_write_en_in";
    .port_info 3 /INPUT 1 "data1_alu_sel_in";
    .port_info 4 /INPUT 1 "data2_alu_sel_in";
    .port_info 5 /INPUT 32 "pc_in";
    .port_info 6 /INPUT 32 "read_data1_in";
    .port_info 7 /INPUT 32 "read_data2_in";
    .port_info 8 /INPUT 32 "imm_in";
    .port_info 9 /INPUT 5 "dest_addr_in";
    .port_info 10 /INPUT 5 "aluop_in";
    .port_info 11 /INPUT 4 "branch_jump_in";
    .port_info 12 /INPUT 3 "mem_write_in";
    .port_info 13 /INPUT 4 "mem_read_in";
    .port_info 14 /INPUT 2 "wb_sel_in";
    .port_info 15 /INPUT 2 "data1sel_in";
    .port_info 16 /INPUT 2 "data2sel_in";
    .port_info 17 /INPUT 1 "busywait";
    .port_info 18 /OUTPUT 1 "reg_write_en_out";
    .port_info 19 /OUTPUT 1 "data1_alu_sel_out";
    .port_info 20 /OUTPUT 1 "data2_alu_sel_out";
    .port_info 21 /OUTPUT 32 "pc_out";
    .port_info 22 /OUTPUT 32 "read_data1_out";
    .port_info 23 /OUTPUT 32 "read_data2_out";
    .port_info 24 /OUTPUT 32 "imm_out";
    .port_info 25 /OUTPUT 5 "dest_addr_out";
    .port_info 26 /OUTPUT 5 "aluop_out";
    .port_info 27 /OUTPUT 4 "branch_jump_out";
    .port_info 28 /OUTPUT 3 "mem_write_out";
    .port_info 29 /OUTPUT 4 "mem_read_out";
    .port_info 30 /OUTPUT 2 "wb_sel_out";
    .port_info 31 /OUTPUT 2 "data1sel_out";
    .port_info 32 /OUTPUT 2 "data2sel_out";
v000002dd672624e0_0 .net "aluop_in", 4 0, L_000002dd672d0860;  alias, 1 drivers
v000002dd67261a40_0 .var "aluop_out", 4 0;
v000002dd672615e0_0 .net "branch_jump_in", 3 0, L_000002dd672d2b60;  alias, 1 drivers
v000002dd67262580_0 .var "branch_jump_out", 3 0;
v000002dd67262760_0 .net "busywait", 0 0, L_000002dd671ae0a0;  alias, 1 drivers
v000002dd67261ae0_0 .net "clk", 0 0, v000002dd6726c3b0_0;  alias, 1 drivers
v000002dd67262940_0 .net "data1_alu_sel_in", 0 0, L_000002dd672d61b0;  alias, 1 drivers
v000002dd67262800_0 .var "data1_alu_sel_out", 0 0;
v000002dd672617c0_0 .net "data1sel_in", 1 0, v000002dd6725f4c0_0;  alias, 1 drivers
v000002dd67261cc0_0 .var "data1sel_out", 1 0;
v000002dd672623a0_0 .net "data2_alu_sel_in", 0 0, L_000002dd672d7640;  alias, 1 drivers
v000002dd67261680_0 .var "data2_alu_sel_out", 0 0;
v000002dd672629e0_0 .net "data2sel_in", 1 0, v000002dd6725f560_0;  alias, 1 drivers
v000002dd67261720_0 .var "data2sel_out", 1 0;
v000002dd67262300_0 .net "dest_addr_in", 4 0, L_000002dd672d5540;  1 drivers
v000002dd672628a0_0 .var "dest_addr_out", 4 0;
v000002dd67261b80_0 .net "imm_in", 31 0, v000002dd672637f0_0;  alias, 1 drivers
v000002dd672621c0_0 .var "imm_out", 31 0;
v000002dd67261f40_0 .net "mem_read_in", 3 0, L_000002dd672d2700;  alias, 1 drivers
v000002dd67262260_0 .var "mem_read_out", 3 0;
v000002dd67261c20_0 .net "mem_write_in", 2 0, L_000002dd672d1e40;  alias, 1 drivers
v000002dd672626c0_0 .var "mem_write_out", 2 0;
v000002dd67261ea0_0 .net "pc_in", 31 0, v000002dd67266450_0;  alias, 1 drivers
v000002dd67262440_0 .var "pc_out", 31 0;
v000002dd67261d60_0 .net "read_data1_in", 31 0, L_000002dd671ae180;  alias, 1 drivers
v000002dd67261860_0 .var "read_data1_out", 31 0;
v000002dd672619a0_0 .net "read_data2_in", 31 0, L_000002dd671ae6c0;  alias, 1 drivers
v000002dd67261e00_0 .var "read_data2_out", 31 0;
v000002dd67262620_0 .net "reg_write_en_in", 0 0, L_000002dd671af8b0;  alias, 1 drivers
v000002dd67261fe0_0 .var "reg_write_en_out", 0 0;
v000002dd67262a80_0 .net "rst", 0 0, L_000002dd672d6610;  1 drivers
v000002dd67262080_0 .net "wb_sel_in", 1 0, L_000002dd672d4320;  alias, 1 drivers
v000002dd67262120_0 .var "wb_sel_out", 1 0;
S_000002dd6710e3b0 .scope module, "if_id_pipeline_reg_inst" "if_id_pipeline_reg" 3 103, 13 3 0, S_000002dd670ab850;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "pc_in";
    .port_info 3 /OUTPUT 32 "pc_out";
    .port_info 4 /INPUT 32 "instr_in";
    .port_info 5 /OUTPUT 32 "instr_out";
    .port_info 6 /INPUT 1 "busywait";
v000002dd67262b20_0 .net "busywait", 0 0, L_000002dd671aef10;  1 drivers
v000002dd67261900_0 .net "clk", 0 0, v000002dd6726c3b0_0;  alias, 1 drivers
v000002dd67262bc0_0 .net "instr_in", 31 0, v000002dd6726c130_0;  alias, 1 drivers
v000002dd67261540_0 .var "instr_out", 31 0;
v000002dd67256390_0 .net "pc_in", 31 0, v000002dd67265b90_0;  alias, 1 drivers
v000002dd67266450_0 .var "pc_out", 31 0;
v000002dd672664f0_0 .net "rst", 0 0, L_000002dd671aeea0;  1 drivers
S_000002dd67266d00 .scope module, "mem_wb_pipeline_reg_inst" "mem_wb_pipeline_reg" 3 309, 14 3 0, S_000002dd670ab850;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "reg_write_in";
    .port_info 3 /INPUT 32 "pc_in";
    .port_info 4 /INPUT 32 "mem_data_in";
    .port_info 5 /INPUT 32 "alu_result_in";
    .port_info 6 /INPUT 5 "dest_addr_in";
    .port_info 7 /INPUT 2 "wb_sel_in";
    .port_info 8 /INPUT 1 "busywait";
    .port_info 9 /OUTPUT 1 "reg_write_out";
    .port_info 10 /OUTPUT 32 "pc_out";
    .port_info 11 /OUTPUT 32 "mem_data_out";
    .port_info 12 /OUTPUT 32 "alu_result_out";
    .port_info 13 /OUTPUT 5 "dest_addr_out";
    .port_info 14 /OUTPUT 2 "wb_sel_out";
v000002dd672663b0_0 .net "alu_result_in", 31 0, v000002dd67255350_0;  alias, 1 drivers
v000002dd67266590_0 .var "alu_result_out", 31 0;
v000002dd67266310_0 .net "busywait", 0 0, L_000002dd671ae0a0;  alias, 1 drivers
v000002dd67265a50_0 .net "clk", 0 0, v000002dd6726c3b0_0;  alias, 1 drivers
v000002dd672668b0_0 .net "dest_addr_in", 4 0, v000002dd67255f30_0;  alias, 1 drivers
v000002dd67266b30_0 .var "dest_addr_out", 4 0;
v000002dd67265eb0_0 .net "mem_data_in", 31 0, v000002dd6726be10_0;  alias, 1 drivers
v000002dd67266630_0 .var "mem_data_out", 31 0;
v000002dd67265cd0_0 .net "pc_in", 31 0, v000002dd6725fb00_0;  alias, 1 drivers
v000002dd672666d0_0 .var "pc_out", 31 0;
v000002dd67266130_0 .net "reg_write_in", 0 0, v000002dd6725fe20_0;  alias, 1 drivers
v000002dd67266810_0 .var "reg_write_out", 0 0;
v000002dd67265f50_0 .net "rst", 0 0, v000002dd6726b9b0_0;  alias, 1 drivers
v000002dd67265550_0 .net "wb_sel_in", 1 0, v000002dd6725fec0_0;  alias, 1 drivers
v000002dd67266bd0_0 .var "wb_sel_out", 1 0;
S_000002dd670bc5f0 .scope module, "pc_inst" "pc" 3 88, 15 3 0, S_000002dd670ab850;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "pc_in";
    .port_info 3 /OUTPUT 32 "pc_out";
    .port_info 4 /INPUT 1 "busywait";
v000002dd67266950_0 .net "busywait", 0 0, L_000002dd671af6f0;  1 drivers
v000002dd67266a90_0 .net "clk", 0 0, v000002dd6726c3b0_0;  alias, 1 drivers
v000002dd672655f0_0 .net "pc_in", 31 0, L_000002dd6726b370;  alias, 1 drivers
v000002dd67265b90_0 .var "pc_out", 31 0;
v000002dd67266770_0 .net "rst", 0 0, v000002dd6726b9b0_0;  alias, 1 drivers
S_000002dd67267170 .scope module, "pc_mux" "mux_32b_2to1" 3 80, 5 3 0, S_000002dd670ab850;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "data1";
    .port_info 1 /INPUT 32 "data2";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "out";
L_000002dd67271fd8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_000002dd671ae960 .functor XNOR 1, v000002dd672510c0_0, L_000002dd67271fd8, C4<0>, C4<0>;
v000002dd672669f0_0 .net/2u *"_ivl_0", 0 0, L_000002dd67271fd8;  1 drivers
v000002dd67265af0_0 .net *"_ivl_2", 0 0, L_000002dd671ae960;  1 drivers
v000002dd67265690_0 .net "data1", 31 0, L_000002dd6726beb0;  alias, 1 drivers
v000002dd67265ff0_0 .net "data2", 31 0, v000002dd671ca310_0;  alias, 1 drivers
v000002dd67265730_0 .net "out", 31 0, L_000002dd6726b370;  alias, 1 drivers
v000002dd672657d0_0 .net "sel", 0 0, v000002dd672510c0_0;  alias, 1 drivers
L_000002dd6726b370 .delay 32 (10,10,10) L_000002dd6726b370/d;
L_000002dd6726b370/d .functor MUXZ 32, L_000002dd6726beb0, v000002dd671ca310_0, L_000002dd671ae960, C4<>;
S_000002dd67267300 .scope module, "pc_plus_4" "adder_32b_4" 3 97, 16 3 0, S_000002dd670ab850;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "data";
    .port_info 1 /OUTPUT 32 "out";
L_000002dd67272020 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v000002dd67265910_0 .net/2u *"_ivl_0", 31 0, L_000002dd67272020;  1 drivers
v000002dd67265870_0 .net "data", 31 0, v000002dd67265b90_0;  alias, 1 drivers
v000002dd672659b0_0 .net "out", 31 0, L_000002dd6726beb0;  alias, 1 drivers
L_000002dd6726beb0 .delay 32 (10,10,10) L_000002dd6726beb0/d;
L_000002dd6726beb0/d .arith/sum 32, v000002dd67265b90_0, L_000002dd67272020;
S_000002dd67267c60 .scope module, "pc_plus_4_ma" "adder_32b_4" 3 296, 16 3 0, S_000002dd670ab850;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "data";
    .port_info 1 /OUTPUT 32 "out";
L_000002dd672741e0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v000002dd67265c30_0 .net/2u *"_ivl_0", 31 0, L_000002dd672741e0;  1 drivers
v000002dd67265d70_0 .net "data", 31 0, v000002dd6725fb00_0;  alias, 1 drivers
v000002dd67265e10_0 .net "out", 31 0, L_000002dd672cf000;  alias, 1 drivers
L_000002dd672cf000 .delay 32 (10,10,10) L_000002dd672cf000/d;
L_000002dd672cf000/d .arith/sum 32, v000002dd6725fb00_0, L_000002dd672741e0;
S_000002dd67267940 .scope module, "reg_files_inst" "reg_files" 3 121, 17 3 0, S_000002dd670ab850;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 5 "addr1";
    .port_info 3 /INPUT 5 "addr2";
    .port_info 4 /OUTPUT 32 "data1";
    .port_info 5 /OUTPUT 32 "data2";
    .port_info 6 /INPUT 1 "we";
    .port_info 7 /INPUT 32 "wd";
    .port_info 8 /INPUT 5 "waddr";
L_000002dd671ae180/d .functor BUFZ 32, L_000002dd6726baf0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002dd671ae180 .delay 32 (10,10,10) L_000002dd671ae180/d;
L_000002dd671ae6c0/d .functor BUFZ 32, L_000002dd6726b410, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002dd671ae6c0 .delay 32 (10,10,10) L_000002dd671ae6c0/d;
v000002dd672661d0_0 .net *"_ivl_0", 31 0, L_000002dd6726baf0;  1 drivers
v000002dd67266270_0 .net *"_ivl_10", 6 0, L_000002dd6726b690;  1 drivers
L_000002dd672720b0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002dd67263bb0_0 .net *"_ivl_13", 1 0, L_000002dd672720b0;  1 drivers
v000002dd67264f10_0 .net *"_ivl_2", 6 0, L_000002dd6726c630;  1 drivers
L_000002dd67272068 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002dd672639d0_0 .net *"_ivl_5", 1 0, L_000002dd67272068;  1 drivers
v000002dd672646f0_0 .net *"_ivl_8", 31 0, L_000002dd6726b410;  1 drivers
v000002dd67263a70_0 .net "addr1", 4 0, L_000002dd6726c770;  1 drivers
v000002dd672632f0_0 .net "addr2", 4 0, L_000002dd6726a510;  1 drivers
v000002dd672634d0_0 .net "clk", 0 0, v000002dd6726c3b0_0;  alias, 1 drivers
v000002dd67263d90_0 .net "data1", 31 0, L_000002dd671ae180;  alias, 1 drivers
v000002dd672652d0_0 .net "data2", 31 0, L_000002dd671ae6c0;  alias, 1 drivers
v000002dd67263c50 .array "mem", 0 31, 31 0;
v000002dd67264970_0 .net "rst", 0 0, v000002dd6726b9b0_0;  alias, 1 drivers
v000002dd67263cf0_0 .net "waddr", 4 0, v000002dd67266b30_0;  alias, 1 drivers
v000002dd67263e30_0 .net "wd", 31 0, L_000002dd672cfb40;  alias, 1 drivers
v000002dd67264010_0 .net "we", 0 0, v000002dd67266810_0;  alias, 1 drivers
E_000002dd671d8140 .event negedge, v000002dd67255850_0;
L_000002dd6726baf0 .array/port v000002dd67263c50, L_000002dd6726c630;
L_000002dd6726c630 .concat [ 5 2 0 0], L_000002dd6726c770, L_000002dd67272068;
L_000002dd6726b410 .array/port v000002dd67263c50, L_000002dd6726b690;
L_000002dd6726b690 .concat [ 5 2 0 0], L_000002dd6726a510, L_000002dd672720b0;
S_000002dd67266fe0 .scope module, "sign_extender_inst" "sign_extender" 3 134, 18 9 0, S_000002dd670ab850;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "inst";
    .port_info 1 /INPUT 4 "imm_sel";
    .port_info 2 /OUTPUT 32 "imm_ext";
v000002dd67262f30_0 .net "TYPE1", 19 0, L_000002dd6726a1f0;  1 drivers
v000002dd672641f0_0 .net "TYPE3", 11 0, L_000002dd6726aa10;  1 drivers
v000002dd67263ed0_0 .net "TYPE5", 11 0, L_000002dd6726a330;  1 drivers
v000002dd672640b0_0 .net "TYPE6", 4 0, L_000002dd6726b4b0;  1 drivers
v000002dd67265230_0 .net *"_ivl_5", 6 0, L_000002dd6726a010;  1 drivers
v000002dd67263f70_0 .net *"_ivl_7", 4 0, L_000002dd6726c6d0;  1 drivers
v000002dd672637f0_0 .var "imm_ext", 31 0;
v000002dd67265370_0 .net "imm_sel", 3 0, L_000002dd672d1260;  alias, 1 drivers
v000002dd67264150_0 .net "inst", 31 0, v000002dd67261540_0;  alias, 1 drivers
E_000002dd671d8740/0 .event anyedge, v000002dd67255990_0, v000002dd67262f30_0, v000002dd67261540_0, v000002dd672641f0_0;
E_000002dd671d8740/1 .event anyedge, v000002dd67263ed0_0, v000002dd672640b0_0;
E_000002dd671d8740 .event/or E_000002dd671d8740/0, E_000002dd671d8740/1;
L_000002dd6726a1f0 .part v000002dd67261540_0, 12, 20;
L_000002dd6726aa10 .part v000002dd67261540_0, 20, 12;
L_000002dd6726a010 .part v000002dd67261540_0, 25, 7;
L_000002dd6726c6d0 .part v000002dd67261540_0, 7, 5;
L_000002dd6726a330 .concat [ 5 7 0 0], L_000002dd6726c6d0, L_000002dd6726a010;
L_000002dd6726b4b0 .part v000002dd67261540_0, 20, 5;
S_000002dd67267490 .scope module, "wb_mux" "mux_32b_3to1" 3 330, 10 2 0, S_000002dd670ab850;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "data1";
    .port_info 1 /INPUT 32 "data2";
    .port_info 2 /INPUT 32 "data3";
    .port_info 3 /OUTPUT 32 "out";
    .port_info 4 /INPUT 2 "sel";
L_000002dd67274228 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002dd67264290_0 .net/2u *"_ivl_0", 1 0, L_000002dd67274228;  1 drivers
v000002dd67264790_0 .net *"_ivl_2", 0 0, L_000002dd672cf1e0;  1 drivers
L_000002dd67274270 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v000002dd67262e90_0 .net/2u *"_ivl_4", 1 0, L_000002dd67274270;  1 drivers
v000002dd67262fd0_0 .net *"_ivl_6", 0 0, L_000002dd672d07c0;  1 drivers
v000002dd672648d0_0 .net *"_ivl_8", 31 0, L_000002dd672d0360;  1 drivers
v000002dd67264510_0 .net "data1", 31 0, v000002dd67266630_0;  alias, 1 drivers
v000002dd67263610_0 .net "data2", 31 0, v000002dd67266590_0;  alias, 1 drivers
v000002dd67263070_0 .net "data3", 31 0, v000002dd672666d0_0;  alias, 1 drivers
v000002dd67263390_0 .net "out", 31 0, L_000002dd672cfb40;  alias, 1 drivers
v000002dd67263b10_0 .net "sel", 1 0, v000002dd67266bd0_0;  alias, 1 drivers
L_000002dd672cf1e0 .cmp/eq 2, v000002dd67266bd0_0, L_000002dd67274228;
L_000002dd672d07c0 .cmp/eq 2, v000002dd67266bd0_0, L_000002dd67274270;
L_000002dd672d0360 .functor MUXZ 32, v000002dd672666d0_0, v000002dd67266590_0, L_000002dd672d07c0, C4<>;
L_000002dd672cfb40 .delay 32 (10,10,10) L_000002dd672cfb40/d;
L_000002dd672cfb40/d .functor MUXZ 32, L_000002dd672d0360, v000002dd67266630_0, L_000002dd672cf1e0, C4<>;
S_000002dd67267620 .scope module, "dmem_inst" "dmem" 2 43, 19 3 0, S_000002dd670b3540;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 4 "read";
    .port_info 3 /INPUT 3 "write";
    .port_info 4 /INPUT 32 "address";
    .port_info 5 /INPUT 32 "writedata";
    .port_info 6 /OUTPUT 32 "readdata";
    .port_info 7 /OUTPUT 1 "busywait";
v000002dd6726a790_0 .net "address", 31 0, L_000002dd672d6e60;  alias, 1 drivers
v000002dd6726add0_0 .var "busywait", 0 0;
v000002dd6726bff0_0 .net "clock", 0 0, v000002dd6726c3b0_0;  alias, 1 drivers
v000002dd6726afb0_0 .var/i "i", 31 0;
v000002dd6726ba50 .array "memory_array", 0 255, 7 0;
v000002dd6726a470_0 .net "read", 3 0, L_000002dd672d6680;  alias, 1 drivers
v000002dd6726a6f0_0 .var "readaccess", 0 0;
v000002dd6726be10_0 .var "readdata", 31 0;
v000002dd6726ac90_0 .net "reset", 0 0, v000002dd6726b9b0_0;  alias, 1 drivers
v000002dd6726b050_0 .net "write", 2 0, L_000002dd672d6990;  alias, 1 drivers
v000002dd6726bb90_0 .var "writeaccess", 0 0;
v000002dd6726a290_0 .net "writedata", 31 0, L_000002dd672d6ed0;  alias, 1 drivers
S_000002dd672677b0 .scope module, "imem_inst" "imem" 2 35, 20 11 0, S_000002dd670b3540;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "pc";
    .port_info 3 /OUTPUT 32 "instr";
v000002dd6726bcd0_0 .net "clk", 0 0, v000002dd6726c3b0_0;  alias, 1 drivers
v000002dd6726c130_0 .var "instr", 31 0;
v000002dd6726c1d0 .array "mem", 1023 0, 31 0;
v000002dd6726c270_0 .net "pc", 31 0, v000002dd67265b90_0;  alias, 1 drivers
v000002dd6726ad30_0 .net "rst", 0 0, v000002dd6726b9b0_0;  alias, 1 drivers
S_000002dd670b36d0 .scope module, "mux_32b_4to1" "mux_32b_4to1" 21 3;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "data1";
    .port_info 1 /INPUT 32 "data2";
    .port_info 2 /INPUT 32 "data3";
    .port_info 3 /INPUT 32 "data4";
    .port_info 4 /OUTPUT 32 "out";
    .port_info 5 /INPUT 2 "sel";
L_000002dd672742b8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002dd6726a650_0 .net/2u *"_ivl_0", 1 0, L_000002dd672742b8;  1 drivers
v000002dd6726a830_0 .net *"_ivl_10", 0 0, L_000002dd672cfd20;  1 drivers
v000002dd6726a8d0_0 .net *"_ivl_12", 31 0, L_000002dd672ce380;  1 drivers
v000002dd6726af10_0 .net *"_ivl_14", 31 0, L_000002dd672cf460;  1 drivers
v000002dd6726c450_0 .net *"_ivl_2", 0 0, L_000002dd672ceb00;  1 drivers
L_000002dd67274300 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v000002dd6726bc30_0 .net/2u *"_ivl_4", 1 0, L_000002dd67274300;  1 drivers
v000002dd6726a150_0 .net *"_ivl_6", 0 0, L_000002dd672ce7e0;  1 drivers
L_000002dd67274348 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v000002dd6726b190_0 .net/2u *"_ivl_8", 1 0, L_000002dd67274348;  1 drivers
o000002dd67203678 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000002dd6726b870_0 .net "data1", 31 0, o000002dd67203678;  0 drivers
o000002dd672036a8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000002dd6726a0b0_0 .net "data2", 31 0, o000002dd672036a8;  0 drivers
o000002dd672036d8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000002dd6726b730_0 .net "data3", 31 0, o000002dd672036d8;  0 drivers
o000002dd67203708 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000002dd6726b2d0_0 .net "data4", 31 0, o000002dd67203708;  0 drivers
v000002dd6726a3d0_0 .net "out", 31 0, L_000002dd672cfbe0;  1 drivers
o000002dd67203768 .functor BUFZ 2, C4<zz>; HiZ drive
v000002dd6726c590_0 .net "sel", 1 0, o000002dd67203768;  0 drivers
L_000002dd672ceb00 .cmp/eq 2, o000002dd67203768, L_000002dd672742b8;
L_000002dd672ce7e0 .cmp/eq 2, o000002dd67203768, L_000002dd67274300;
L_000002dd672cfd20 .cmp/eq 2, o000002dd67203768, L_000002dd67274348;
L_000002dd672ce380 .functor MUXZ 32, o000002dd67203708, o000002dd672036d8, L_000002dd672cfd20, C4<>;
L_000002dd672cf460 .functor MUXZ 32, L_000002dd672ce380, o000002dd672036a8, L_000002dd672ce7e0, C4<>;
L_000002dd672cfbe0 .delay 32 (10,10,10) L_000002dd672cfbe0/d;
L_000002dd672cfbe0/d .functor MUXZ 32, L_000002dd672cf460, o000002dd67203678, L_000002dd672ceb00, C4<>;
    .scope S_000002dd670bc5f0;
T_0 ;
    %wait E_000002dd671d81c0;
    %load/vec4 v000002dd67266770_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_0.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002dd67265b90_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000002dd67266950_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %delay 10, 0;
    %load/vec4 v000002dd672655f0_0;
    %assign/vec4 v000002dd67265b90_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000002dd6710e3b0;
T_1 ;
    %wait E_000002dd671d81c0;
    %load/vec4 v000002dd672664f0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_1.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002dd67266450_0, 10;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002dd67261540_0, 10;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000002dd67262b20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v000002dd67256390_0;
    %assign/vec4 v000002dd67266450_0, 10;
    %load/vec4 v000002dd67262bc0_0;
    %assign/vec4 v000002dd67261540_0, 10;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000002dd67267940;
T_2 ;
    %wait E_000002dd671d8140;
    %load/vec4 v000002dd67264970_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_2.0, 4;
    %delay 20, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002dd67263c50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002dd67263c50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002dd67263c50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002dd67263c50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002dd67263c50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002dd67263c50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002dd67263c50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002dd67263c50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002dd67263c50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002dd67263c50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002dd67263c50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002dd67263c50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002dd67263c50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002dd67263c50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002dd67263c50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002dd67263c50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002dd67263c50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002dd67263c50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002dd67263c50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002dd67263c50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002dd67263c50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002dd67263c50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002dd67263c50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002dd67263c50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002dd67263c50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002dd67263c50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002dd67263c50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002dd67263c50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002dd67263c50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002dd67263c50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002dd67263c50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002dd67263c50, 0, 4;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000002dd67264010_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_2.4, 4;
    %load/vec4 v000002dd67263cf0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_2.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %delay 20, 0;
    %load/vec4 v000002dd67263e30_0;
    %load/vec4 v000002dd67263cf0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002dd67263c50, 0, 4;
T_2.2 ;
T_2.1 ;
    %vpi_call 17 54 "$display", "reg[0] = %d, reg[1] = %d, reg[2] = %d, reg[3] = %d, reg[4] = %d, reg[5] = %d, reg[6] = %d", &A<v000002dd67263c50, 0>, &A<v000002dd67263c50, 1>, &A<v000002dd67263c50, 2>, &A<v000002dd67263c50, 3>, &A<v000002dd67263c50, 4>, &A<v000002dd67263c50, 5>, &A<v000002dd67263c50, 6> {0 0 0};
    %jmp T_2;
    .thread T_2;
    .scope S_000002dd67266fe0;
T_3 ;
    %wait E_000002dd671d8740;
    %load/vec4 v000002dd67265370_0;
    %parti/s 3, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002dd672637f0_0, 0, 32;
    %jmp T_3.7;
T_3.0 ;
    %load/vec4 v000002dd67262f30_0;
    %concati/vec4 0, 0, 12;
    %store/vec4 v000002dd672637f0_0, 0, 32;
    %jmp T_3.7;
T_3.1 ;
    %load/vec4 v000002dd67265370_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.8, 8;
    %pushi/vec4 0, 0, 11;
    %load/vec4 v000002dd67262f30_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v000002dd672637f0_0, 0, 32;
    %jmp T_3.9;
T_3.8 ;
    %load/vec4 v000002dd67264150_0;
    %parti/s 1, 31, 6;
    %replicate 12;
    %load/vec4 v000002dd67264150_0;
    %parti/s 8, 12, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000002dd67264150_0;
    %parti/s 1, 20, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000002dd67264150_0;
    %parti/s 10, 21, 6;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v000002dd672637f0_0, 0, 32;
T_3.9 ;
    %jmp T_3.7;
T_3.2 ;
    %load/vec4 v000002dd67265370_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.10, 8;
    %pushi/vec4 0, 0, 20;
    %load/vec4 v000002dd672641f0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000002dd672637f0_0, 0, 32;
    %jmp T_3.11;
T_3.10 ;
    %load/vec4 v000002dd672641f0_0;
    %parti/s 1, 11, 5;
    %replicate 20;
    %load/vec4 v000002dd672641f0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000002dd672637f0_0, 0, 32;
T_3.11 ;
    %jmp T_3.7;
T_3.3 ;
    %load/vec4 v000002dd67264150_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v000002dd67264150_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000002dd67264150_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000002dd67264150_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v000002dd672637f0_0, 0, 32;
    %jmp T_3.7;
T_3.4 ;
    %load/vec4 v000002dd67265370_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.12, 8;
    %pushi/vec4 0, 0, 20;
    %load/vec4 v000002dd67263ed0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000002dd672637f0_0, 0, 32;
    %jmp T_3.13;
T_3.12 ;
    %load/vec4 v000002dd67264150_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v000002dd67263ed0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000002dd672637f0_0, 0, 32;
T_3.13 ;
    %jmp T_3.7;
T_3.5 ;
    %pushi/vec4 0, 0, 27;
    %load/vec4 v000002dd672640b0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000002dd672637f0_0, 0, 32;
    %jmp T_3.7;
T_3.7 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000002dd670cd910;
T_4 ;
    %wait E_000002dd671d8b40;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002dd6725f4c0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002dd6725f560_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002dd6725ede0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002dd6725f920_0, 0, 1;
    %load/vec4 v000002dd67261040_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002dd6725ede0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002dd6725f920_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002dd6725f4c0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002dd6725f560_0, 0, 2;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000002dd67260b40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000002dd6725f4c0_0, 0, 2;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v000002dd6725f7e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000002dd6725f4c0_0, 0, 2;
T_4.4 ;
T_4.3 ;
    %load/vec4 v000002dd6725f380_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.6, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000002dd6725f560_0, 0, 2;
    %jmp T_4.7;
T_4.6 ;
    %load/vec4 v000002dd67261180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.8, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000002dd6725f560_0, 0, 2;
T_4.8 ;
T_4.7 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_000002dd670994e0;
T_5 ;
    %wait E_000002dd671d81c0;
    %load/vec4 v000002dd67262a80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002dd67261fe0_0, 10;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002dd67262800_0, 10;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002dd67261680_0, 10;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002dd67262440_0, 10;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002dd67261860_0, 10;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002dd67261e00_0, 10;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002dd672621c0_0, 10;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000002dd672628a0_0, 10;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000002dd67261a40_0, 10;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000002dd672626c0_0, 10;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002dd67262580_0, 10;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002dd67262260_0, 10;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000002dd67262120_0, 10;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000002dd67261cc0_0, 10;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000002dd67261720_0, 10;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v000002dd67262760_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v000002dd67262620_0;
    %assign/vec4 v000002dd67261fe0_0, 10;
    %load/vec4 v000002dd67262940_0;
    %assign/vec4 v000002dd67262800_0, 10;
    %load/vec4 v000002dd672623a0_0;
    %assign/vec4 v000002dd67261680_0, 10;
    %load/vec4 v000002dd67261ea0_0;
    %assign/vec4 v000002dd67262440_0, 10;
    %load/vec4 v000002dd67261d60_0;
    %assign/vec4 v000002dd67261860_0, 10;
    %load/vec4 v000002dd672619a0_0;
    %assign/vec4 v000002dd67261e00_0, 10;
    %load/vec4 v000002dd67261b80_0;
    %assign/vec4 v000002dd672621c0_0, 10;
    %load/vec4 v000002dd67262300_0;
    %assign/vec4 v000002dd672628a0_0, 10;
    %load/vec4 v000002dd672624e0_0;
    %assign/vec4 v000002dd67261a40_0, 10;
    %load/vec4 v000002dd67261c20_0;
    %assign/vec4 v000002dd672626c0_0, 10;
    %load/vec4 v000002dd672615e0_0;
    %assign/vec4 v000002dd67262580_0, 10;
    %load/vec4 v000002dd67261f40_0;
    %assign/vec4 v000002dd67262260_0, 10;
    %load/vec4 v000002dd67262080_0;
    %assign/vec4 v000002dd67262120_0, 10;
    %load/vec4 v000002dd672617c0_0;
    %assign/vec4 v000002dd67261cc0_0, 10;
    %load/vec4 v000002dd672629e0_0;
    %assign/vec4 v000002dd67261720_0, 10;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000002dd670ab9e0;
T_6 ;
    %wait E_000002dd671d8180;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002dd6724b2a0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002dd6724c130_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002dd6724d7b0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002dd6724d5d0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002dd6724d210_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002dd6724c6d0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002dd6724c770_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002dd6724d8f0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002dd6724be10_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002dd6724b3e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002dd6724bff0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002dd6724cf90_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002dd6724d0d0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002dd6724c310_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002dd6724b980_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002dd6724beb0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002dd6724da30_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002dd6724dad0_0, 0, 32;
    %load/vec4 v000002dd6724bd70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v000002dd671c8970_0;
    %cmpi/e 0, 0, 5;
    %jmp/0xz  T_6.2, 4;
    %load/vec4 v000002dd671c9870_0;
    %load/vec4 v000002dd671c9e10_0;
    %add;
    %store/vec4 v000002dd6724b2a0_0, 0, 32;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v000002dd671c9870_0;
    %load/vec4 v000002dd671c9e10_0;
    %sub;
    %store/vec4 v000002dd6724c130_0, 0, 32;
T_6.3 ;
T_6.0 ;
    %load/vec4 v000002dd6724d990_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %load/vec4 v000002dd671c8970_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %jmp T_6.9;
T_6.6 ;
    %load/vec4 v000002dd671c9870_0;
    %load/vec4 v000002dd671c9e10_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v000002dd6724d7b0_0, 0, 32;
    %jmp T_6.9;
T_6.7 ;
    %load/vec4 v000002dd671c9870_0;
    %load/vec4 v000002dd671c9e10_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v000002dd6724d5d0_0, 0, 32;
    %jmp T_6.9;
T_6.8 ;
    %load/vec4 v000002dd671c9870_0;
    %load/vec4 v000002dd671c9e10_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v000002dd6724d210_0, 0, 32;
    %jmp T_6.9;
T_6.9 ;
    %pop/vec4 1;
T_6.4 ;
    %load/vec4 v000002dd6724d030_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.10, 8;
    %load/vec4 v000002dd671c8970_0;
    %cmpi/e 2, 0, 5;
    %jmp/0xz  T_6.12, 4;
    %load/vec4 v000002dd671c9870_0;
    %load/vec4 v000002dd671c9e10_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %store/vec4 v000002dd6724c6d0_0, 0, 32;
    %jmp T_6.13;
T_6.12 ;
    %load/vec4 v000002dd671c9870_0;
    %load/vec4 v000002dd671c9e10_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_6.16, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.17, 8;
T_6.16 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.17, 8;
 ; End of false expr.
    %blend;
T_6.17;
    %store/vec4 v000002dd6724c770_0, 0, 32;
T_6.13 ;
T_6.10 ;
    %load/vec4 v000002dd6724c8b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.18, 8;
    %load/vec4 v000002dd671c8970_0;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_6.20, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 5;
    %cmp/u;
    %jmp/1 T_6.21, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 5;
    %cmp/u;
    %jmp/1 T_6.22, 6;
    %jmp T_6.23;
T_6.20 ;
    %load/vec4 v000002dd671c9870_0;
    %load/vec4 v000002dd671c9e10_0;
    %xor;
    %store/vec4 v000002dd6724d8f0_0, 0, 32;
    %jmp T_6.23;
T_6.21 ;
    %load/vec4 v000002dd671c9870_0;
    %load/vec4 v000002dd671c9e10_0;
    %or;
    %store/vec4 v000002dd6724be10_0, 0, 32;
    %jmp T_6.23;
T_6.22 ;
    %load/vec4 v000002dd671c9870_0;
    %load/vec4 v000002dd671c9e10_0;
    %and;
    %store/vec4 v000002dd6724b3e0_0, 0, 32;
    %jmp T_6.23;
T_6.23 ;
    %pop/vec4 1;
T_6.18 ;
    %load/vec4 v000002dd6724c4f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.24, 8;
    %load/vec4 v000002dd671c8970_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_6.26, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 5;
    %cmp/u;
    %jmp/1 T_6.27, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 5;
    %cmp/u;
    %jmp/1 T_6.28, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 5;
    %cmp/u;
    %jmp/1 T_6.29, 6;
    %jmp T_6.30;
T_6.26 ;
    %load/vec4 v000002dd6724d170_0;
    %parti/s 32, 0, 2;
    %store/vec4 v000002dd6724bff0_0, 0, 32;
    %jmp T_6.30;
T_6.27 ;
    %load/vec4 v000002dd6724cdb0_0;
    %parti/s 32, 32, 7;
    %store/vec4 v000002dd6724cf90_0, 0, 32;
    %jmp T_6.30;
T_6.28 ;
    %load/vec4 v000002dd6724ca90_0;
    %parti/s 32, 32, 7;
    %store/vec4 v000002dd6724d0d0_0, 0, 32;
    %jmp T_6.30;
T_6.29 ;
    %load/vec4 v000002dd6724d670_0;
    %parti/s 32, 32, 7;
    %store/vec4 v000002dd6724c310_0, 0, 32;
    %jmp T_6.30;
T_6.30 ;
    %pop/vec4 1;
T_6.24 ;
    %load/vec4 v000002dd6724d530_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.31, 8;
    %load/vec4 v000002dd671c8970_0;
    %dup/vec4;
    %pushi/vec4 12, 0, 5;
    %cmp/u;
    %jmp/1 T_6.33, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 5;
    %cmp/u;
    %jmp/1 T_6.34, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 5;
    %cmp/u;
    %jmp/1 T_6.35, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 5;
    %cmp/u;
    %jmp/1 T_6.36, 6;
    %jmp T_6.37;
T_6.33 ;
    %load/vec4 v000002dd671c9e10_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.38, 4;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v000002dd6724b980_0, 0, 32;
    %jmp T_6.39;
T_6.38 ;
    %load/vec4 v000002dd671c9870_0;
    %cmpi/e 2147483648, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_6.42, 4;
    %load/vec4 v000002dd671c9e10_0;
    %pushi/vec4 4294967295, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_6.42;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.40, 8;
    %pushi/vec4 2147483648, 0, 32;
    %store/vec4 v000002dd6724b980_0, 0, 32;
    %jmp T_6.41;
T_6.40 ;
    %load/vec4 v000002dd6724c950_0;
    %store/vec4 v000002dd6724b980_0, 0, 32;
T_6.41 ;
T_6.39 ;
    %jmp T_6.37;
T_6.34 ;
    %load/vec4 v000002dd671c9e10_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.43, 4;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v000002dd6724beb0_0, 0, 32;
    %jmp T_6.44;
T_6.43 ;
    %load/vec4 v000002dd6724d350_0;
    %store/vec4 v000002dd6724beb0_0, 0, 32;
T_6.44 ;
    %jmp T_6.37;
T_6.35 ;
    %load/vec4 v000002dd671c9e10_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.45, 4;
    %load/vec4 v000002dd671c9870_0;
    %store/vec4 v000002dd6724da30_0, 0, 32;
    %jmp T_6.46;
T_6.45 ;
    %load/vec4 v000002dd671c9870_0;
    %cmpi/e 2147483648, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_6.49, 4;
    %load/vec4 v000002dd671c9e10_0;
    %pushi/vec4 4294967295, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_6.49;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.47, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002dd6724da30_0, 0, 32;
    %jmp T_6.48;
T_6.47 ;
    %load/vec4 v000002dd6724d2b0_0;
    %store/vec4 v000002dd6724da30_0, 0, 32;
T_6.48 ;
T_6.46 ;
    %jmp T_6.37;
T_6.36 ;
    %load/vec4 v000002dd671c9e10_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.50, 4;
    %load/vec4 v000002dd671c9870_0;
    %store/vec4 v000002dd6724dad0_0, 0, 32;
    %jmp T_6.51;
T_6.50 ;
    %load/vec4 v000002dd6724d3f0_0;
    %store/vec4 v000002dd6724dad0_0, 0, 32;
T_6.51 ;
    %jmp T_6.37;
T_6.37 ;
    %pop/vec4 1;
T_6.31 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000002dd670ab9e0;
T_7 ;
    %wait E_000002dd671d8800;
    %load/vec4 v000002dd671c8970_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 5;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 5;
    %cmp/u;
    %jmp/1 T_7.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 5;
    %cmp/u;
    %jmp/1 T_7.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_7.10, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 5;
    %cmp/u;
    %jmp/1 T_7.11, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 5;
    %cmp/u;
    %jmp/1 T_7.12, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 5;
    %cmp/u;
    %jmp/1 T_7.13, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 5;
    %cmp/u;
    %jmp/1 T_7.14, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 5;
    %cmp/u;
    %jmp/1 T_7.15, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 5;
    %cmp/u;
    %jmp/1 T_7.16, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 5;
    %cmp/u;
    %jmp/1 T_7.17, 6;
    %load/vec4 v000002dd671c8970_0;
    %parti/s 2, 3, 3;
    %cmpi/e 3, 0, 2;
    %flag_mov 8, 4;
    %jmp/0 T_7.20, 8;
    %load/vec4 v000002dd671c9e10_0;
    %jmp/1 T_7.21, 8;
T_7.20 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_7.21, 8;
 ; End of false expr.
    %blend;
T_7.21;
    %store/vec4 v000002dd671ca310_0, 0, 32;
    %jmp T_7.19;
T_7.0 ;
    %load/vec4 v000002dd6724b2a0_0;
    %store/vec4 v000002dd671ca310_0, 0, 32;
    %jmp T_7.19;
T_7.1 ;
    %load/vec4 v000002dd6724c130_0;
    %store/vec4 v000002dd671ca310_0, 0, 32;
    %jmp T_7.19;
T_7.2 ;
    %load/vec4 v000002dd6724d7b0_0;
    %store/vec4 v000002dd671ca310_0, 0, 32;
    %jmp T_7.19;
T_7.3 ;
    %load/vec4 v000002dd6724c6d0_0;
    %store/vec4 v000002dd671ca310_0, 0, 32;
    %jmp T_7.19;
T_7.4 ;
    %load/vec4 v000002dd6724c770_0;
    %store/vec4 v000002dd671ca310_0, 0, 32;
    %jmp T_7.19;
T_7.5 ;
    %load/vec4 v000002dd6724d8f0_0;
    %store/vec4 v000002dd671ca310_0, 0, 32;
    %jmp T_7.19;
T_7.6 ;
    %load/vec4 v000002dd6724d5d0_0;
    %store/vec4 v000002dd671ca310_0, 0, 32;
    %jmp T_7.19;
T_7.7 ;
    %load/vec4 v000002dd6724d210_0;
    %store/vec4 v000002dd671ca310_0, 0, 32;
    %jmp T_7.19;
T_7.8 ;
    %load/vec4 v000002dd6724be10_0;
    %store/vec4 v000002dd671ca310_0, 0, 32;
    %jmp T_7.19;
T_7.9 ;
    %load/vec4 v000002dd6724b3e0_0;
    %store/vec4 v000002dd671ca310_0, 0, 32;
    %jmp T_7.19;
T_7.10 ;
    %load/vec4 v000002dd6724bff0_0;
    %store/vec4 v000002dd671ca310_0, 0, 32;
    %jmp T_7.19;
T_7.11 ;
    %load/vec4 v000002dd6724cf90_0;
    %store/vec4 v000002dd671ca310_0, 0, 32;
    %jmp T_7.19;
T_7.12 ;
    %load/vec4 v000002dd6724d0d0_0;
    %store/vec4 v000002dd671ca310_0, 0, 32;
    %jmp T_7.19;
T_7.13 ;
    %load/vec4 v000002dd6724c310_0;
    %store/vec4 v000002dd671ca310_0, 0, 32;
    %jmp T_7.19;
T_7.14 ;
    %load/vec4 v000002dd6724b980_0;
    %store/vec4 v000002dd671ca310_0, 0, 32;
    %jmp T_7.19;
T_7.15 ;
    %load/vec4 v000002dd6724beb0_0;
    %store/vec4 v000002dd671ca310_0, 0, 32;
    %jmp T_7.19;
T_7.16 ;
    %load/vec4 v000002dd6724da30_0;
    %store/vec4 v000002dd671ca310_0, 0, 32;
    %jmp T_7.19;
T_7.17 ;
    %load/vec4 v000002dd6724dad0_0;
    %store/vec4 v000002dd671ca310_0, 0, 32;
    %jmp T_7.19;
T_7.19 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_000002dd67105080;
T_8 ;
    %wait E_000002dd671d7d80;
    %delay 20, 0;
    %load/vec4 v000002dd672517a0_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v000002dd672517a0_0;
    %parti/s 3, 0, 2;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002dd672510c0_0, 0, 1;
    %jmp T_8.10;
T_8.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002dd672510c0_0, 0, 1;
    %jmp T_8.10;
T_8.3 ;
    %load/vec4 v000002dd6724c450_0;
    %store/vec4 v000002dd672510c0_0, 0, 1;
    %jmp T_8.10;
T_8.4 ;
    %load/vec4 v000002dd6724ce50_0;
    %store/vec4 v000002dd672510c0_0, 0, 1;
    %jmp T_8.10;
T_8.5 ;
    %load/vec4 v000002dd6724cc70_0;
    %store/vec4 v000002dd672510c0_0, 0, 1;
    %jmp T_8.10;
T_8.6 ;
    %load/vec4 v000002dd6724c810_0;
    %store/vec4 v000002dd672510c0_0, 0, 1;
    %jmp T_8.10;
T_8.7 ;
    %load/vec4 v000002dd6724cd10_0;
    %store/vec4 v000002dd672510c0_0, 0, 1;
    %jmp T_8.10;
T_8.8 ;
    %load/vec4 v000002dd6724c630_0;
    %store/vec4 v000002dd672510c0_0, 0, 1;
    %jmp T_8.10;
T_8.10 ;
    %pop/vec4 1;
    %jmp T_8.1;
T_8.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002dd672510c0_0, 0, 1;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_000002dd670a5080;
T_9 ;
    %wait E_000002dd671d81c0;
    %load/vec4 v000002dd6725ed40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002dd6725fe20_0, 10;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000002dd67255f30_0, 10;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002dd6725fb00_0, 10;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002dd67255350_0, 10;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002dd6725fce0_0, 10;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000002dd6725fd80_0, 10;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002dd67256110_0, 10;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000002dd6725fec0_0, 10;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v000002dd67254e50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v000002dd67260dc0_0;
    %assign/vec4 v000002dd6725fe20_0, 10;
    %load/vec4 v000002dd67255e90_0;
    %assign/vec4 v000002dd67255f30_0, 10;
    %load/vec4 v000002dd672606e0_0;
    %assign/vec4 v000002dd6725fb00_0, 10;
    %load/vec4 v000002dd67254db0_0;
    %assign/vec4 v000002dd67255350_0, 10;
    %load/vec4 v000002dd67260fa0_0;
    %assign/vec4 v000002dd6725fce0_0, 10;
    %load/vec4 v000002dd67256070_0;
    %assign/vec4 v000002dd67256110_0, 10;
    %load/vec4 v000002dd672561b0_0;
    %assign/vec4 v000002dd6725fd80_0, 10;
    %load/vec4 v000002dd672612c0_0;
    %assign/vec4 v000002dd6725fec0_0, 10;
T_9.2 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_000002dd67266d00;
T_10 ;
    %wait E_000002dd671d81c0;
    %load/vec4 v000002dd67265f50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002dd67266810_0, 10;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002dd672666d0_0, 10;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002dd67266630_0, 10;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002dd67266590_0, 10;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000002dd67266b30_0, 10;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000002dd67266bd0_0, 10;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000002dd67266310_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v000002dd67266130_0;
    %assign/vec4 v000002dd67266810_0, 10;
    %load/vec4 v000002dd67265cd0_0;
    %assign/vec4 v000002dd672666d0_0, 10;
    %load/vec4 v000002dd67265eb0_0;
    %assign/vec4 v000002dd67266630_0, 10;
    %load/vec4 v000002dd672663b0_0;
    %assign/vec4 v000002dd67266590_0, 10;
    %load/vec4 v000002dd672668b0_0;
    %assign/vec4 v000002dd67266b30_0, 10;
    %load/vec4 v000002dd67265550_0;
    %assign/vec4 v000002dd67266bd0_0, 10;
T_10.2 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000002dd672677b0;
T_11 ;
    %vpi_call 20 19 "$readmemh", "./IF_stage/imem/memfile.mem", v000002dd6726c1d0 {0 0 0};
    %end;
    .thread T_11;
    .scope S_000002dd672677b0;
T_12 ;
    %wait E_000002dd671d8140;
    %load/vec4 v000002dd6726ad30_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_12.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002dd6726c130_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v000002dd6726c270_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %load/vec4a v000002dd6726c1d0, 4;
    %assign/vec4 v000002dd6726c130_0, 20;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_000002dd67267620;
T_13 ;
    %wait E_000002dd671d8140;
    %load/vec4 v000002dd6726ac90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002dd6726afb0_0, 0, 32;
T_13.2 ;
    %load/vec4 v000002dd6726afb0_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_13.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v000002dd6726afb0_0;
    %store/vec4a v000002dd6726ba50, 4, 0;
    %load/vec4 v000002dd6726afb0_0;
    %addi 1, 0, 32;
    %store/vec4 v000002dd6726afb0_0, 0, 32;
    %jmp T_13.2;
T_13.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002dd6726add0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002dd6726a6f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002dd6726bb90_0, 0, 1;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v000002dd6726a470_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_13.6, 9;
    %load/vec4 v000002dd6726b050_0;
    %parti/s 1, 2, 3;
    %nor/r;
    %and;
T_13.6;
    %flag_set/vec4 8;
    %jmp/0 T_13.4, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_13.5, 8;
T_13.4 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_13.5, 8;
 ; End of false expr.
    %blend;
T_13.5;
    %store/vec4 v000002dd6726a6f0_0, 0, 1;
    %load/vec4 v000002dd6726a470_0;
    %parti/s 1, 3, 3;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_13.9, 9;
    %load/vec4 v000002dd6726b050_0;
    %parti/s 1, 2, 3;
    %and;
T_13.9;
    %flag_set/vec4 8;
    %jmp/0 T_13.7, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_13.8, 8;
T_13.7 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_13.8, 8;
 ; End of false expr.
    %blend;
T_13.8;
    %store/vec4 v000002dd6726bb90_0, 0, 1;
    %load/vec4 v000002dd6726a6f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.10, 8;
    %delay 20, 0;
    %load/vec4 v000002dd6726a470_0;
    %parti/s 3, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_13.12, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_13.13, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_13.14, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_13.15, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_13.16, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002dd6726be10_0, 0, 32;
    %jmp T_13.18;
T_13.12 ;
    %ix/getv 4, v000002dd6726a790_0;
    %load/vec4a v000002dd6726ba50, 4;
    %parti/s 1, 7, 4;
    %replicate 24;
    %ix/getv 4, v000002dd6726a790_0;
    %load/vec4a v000002dd6726ba50, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000002dd6726be10_0, 0, 32;
    %jmp T_13.18;
T_13.13 ;
    %load/vec4 v000002dd6726a790_0;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v000002dd6726ba50, 4;
    %parti/s 1, 7, 4;
    %replicate 16;
    %load/vec4 v000002dd6726a790_0;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v000002dd6726ba50, 4;
    %concat/vec4; draw_concat_vec4
    %ix/getv 4, v000002dd6726a790_0;
    %load/vec4a v000002dd6726ba50, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000002dd6726be10_0, 0, 32;
    %jmp T_13.18;
T_13.14 ;
    %load/vec4 v000002dd6726a790_0;
    %addi 3, 0, 32;
    %ix/vec4 4;
    %load/vec4a v000002dd6726ba50, 4;
    %load/vec4 v000002dd6726a790_0;
    %addi 2, 0, 32;
    %ix/vec4 4;
    %load/vec4a v000002dd6726ba50, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000002dd6726a790_0;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v000002dd6726ba50, 4;
    %concat/vec4; draw_concat_vec4
    %ix/getv 4, v000002dd6726a790_0;
    %load/vec4a v000002dd6726ba50, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000002dd6726be10_0, 0, 32;
    %jmp T_13.18;
T_13.15 ;
    %pushi/vec4 0, 0, 24;
    %ix/getv 4, v000002dd6726a790_0;
    %load/vec4a v000002dd6726ba50, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000002dd6726be10_0, 0, 32;
    %jmp T_13.18;
T_13.16 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v000002dd6726a790_0;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v000002dd6726ba50, 4;
    %concat/vec4; draw_concat_vec4
    %ix/getv 4, v000002dd6726a790_0;
    %load/vec4a v000002dd6726ba50, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000002dd6726be10_0, 0, 32;
    %jmp T_13.18;
T_13.18 ;
    %pop/vec4 1;
T_13.10 ;
    %load/vec4 v000002dd6726bb90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.19, 8;
    %delay 20, 0;
    %load/vec4 v000002dd6726b050_0;
    %parti/s 2, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_13.21, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_13.22, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_13.23, 6;
    %jmp T_13.25;
T_13.21 ;
    %load/vec4 v000002dd6726a290_0;
    %parti/s 8, 0, 2;
    %ix/getv 4, v000002dd6726a790_0;
    %store/vec4a v000002dd6726ba50, 4, 0;
    %jmp T_13.25;
T_13.22 ;
    %load/vec4 v000002dd6726a290_0;
    %parti/s 8, 0, 2;
    %ix/getv 4, v000002dd6726a790_0;
    %store/vec4a v000002dd6726ba50, 4, 0;
    %load/vec4 v000002dd6726a290_0;
    %parti/s 8, 8, 5;
    %load/vec4 v000002dd6726a790_0;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %store/vec4a v000002dd6726ba50, 4, 0;
    %jmp T_13.25;
T_13.23 ;
    %load/vec4 v000002dd6726a290_0;
    %parti/s 8, 0, 2;
    %ix/getv 4, v000002dd6726a790_0;
    %store/vec4a v000002dd6726ba50, 4, 0;
    %load/vec4 v000002dd6726a290_0;
    %parti/s 8, 8, 5;
    %load/vec4 v000002dd6726a790_0;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %store/vec4a v000002dd6726ba50, 4, 0;
    %load/vec4 v000002dd6726a290_0;
    %parti/s 8, 16, 6;
    %load/vec4 v000002dd6726a790_0;
    %addi 2, 0, 32;
    %ix/vec4 4;
    %store/vec4a v000002dd6726ba50, 4, 0;
    %load/vec4 v000002dd6726a290_0;
    %parti/s 8, 24, 6;
    %load/vec4 v000002dd6726a790_0;
    %addi 3, 0, 32;
    %ix/vec4 4;
    %store/vec4a v000002dd6726ba50, 4, 0;
    %jmp T_13.25;
T_13.25 ;
    %pop/vec4 1;
T_13.19 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_000002dd670b3540;
T_14 ;
    %delay 50, 0;
    %load/vec4 v000002dd6726c3b0_0;
    %inv;
    %store/vec4 v000002dd6726c3b0_0, 0, 1;
    %jmp T_14;
    .thread T_14;
    .scope S_000002dd670b3540;
T_15 ;
    %vpi_call 2 60 "$dumpfile", "cpu_tb.vcd" {0 0 0};
    %vpi_call 2 61 "$dumpvars", 32'sb00000000000000000000000000000000, S_000002dd670b3540 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002dd6726c3b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002dd6726b9b0_0, 0, 1;
    %delay 150, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002dd6726b9b0_0, 0, 1;
    %delay 20000, 0;
    %vpi_call 2 75 "$finish" {0 0 0};
    %end;
    .thread T_15;
# The file index is used to find the file name in the following table.
:file_names 22;
    "N/A";
    "<interactive>";
    "cpu_tb.v";
    "./cpu.v";
    "./EX_stage/alu/alu.v";
    "./utils/muxes/mux_32b_2to1.v";
    "./EX_stage/branch/branch_logic.v";
    "./ID_stage/control_unit/control_unit.v";
    "././utils/muxes/mux_3b_2to1.v";
    "./pipeline_regs/ex_mem_pipeline_reg.v";
    "./utils/muxes/mux_32b_3to1.v";
    "./ID_stage/hazard_unit/hazard_unit.v";
    "./pipeline_regs/id_ex_pipeline_reg.v";
    "./pipeline_regs/if_id_pipeline_reg.v";
    "./pipeline_regs/mem_wb_pipeline_reg.v";
    "./IF_stage/pc/pc.v";
    "./utils/adders/adder_32b_4.v";
    "./ID_stage/reg_files/reg_files.v";
    "./ID_stage/sign_extender/sign_extender.v";
    "././MA_stage/dmem/dmem.v";
    "././IF_stage/imem/imem.v";
    "./utils/muxes/mux_32b_4to1.v";
