
17__A6_app_rtc_sensor_sms-periodic.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002864  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003f8  08002a04  08002a04  00012a04  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002dfc  08002dfc  00020094  2**0
                  CONTENTS
  4 .ARM          00000000  08002dfc  08002dfc  00020094  2**0
                  CONTENTS
  5 .preinit_array 00000000  08002dfc  08002dfc  00020094  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002dfc  08002dfc  00012dfc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08002e00  08002e00  00012e00  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000094  20000000  08002e04  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000006ec  20000094  08002e98  00020094  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000780  08002e98  00020780  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020094  2**0
                  CONTENTS, READONLY
 12 .debug_info   00005e1b  00000000  00000000  000200c4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001150  00000000  00000000  00025edf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000003f8  00000000  00000000  00027030  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000370  00000000  00000000  00027428  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001035e  00000000  00000000  00027798  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00003f63  00000000  00000000  00037af6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00056337  00000000  00000000  0003ba59  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  00091d90  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001828  00000000  00000000  00091de4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000094 	.word	0x20000094
 80001bc:	00000000 	.word	0x00000000
 80001c0:	080029ec 	.word	0x080029ec

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000098 	.word	0x20000098
 80001dc:	080029ec 	.word	0x080029ec

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__io_putchar>:

static uint16_t compute_uart_bd(uint32_t periph_clk,uint32_t baudrate);
static void debug_uart_write(int ch);

int __io_putchar(int ch)
{
 8000280:	b580      	push	{r7, lr}
 8000282:	b082      	sub	sp, #8
 8000284:	af00      	add	r7, sp, #0
 8000286:	6078      	str	r0, [r7, #4]
	debug_uart_write(ch);
 8000288:	6878      	ldr	r0, [r7, #4]
 800028a:	f000 f913 	bl	80004b4 <debug_uart_write>
	return ch;
 800028e:	687b      	ldr	r3, [r7, #4]
}
 8000290:	4618      	mov	r0, r3
 8000292:	3708      	adds	r7, #8
 8000294:	46bd      	mov	sp, r7
 8000296:	bd80      	pop	{r7, pc}

08000298 <debug_uart_init>:

void debug_uart_init(void)
{
 8000298:	b580      	push	{r7, lr}
 800029a:	af00      	add	r7, sp, #0
	/*1. Enable clock access to UART pins' GPIO port (GPIOA)*/
	RCC->AHB1ENR |= GPIOAEN;
 800029c:	4b36      	ldr	r3, [pc, #216]	; (8000378 <debug_uart_init+0xe0>)
 800029e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80002a0:	4a35      	ldr	r2, [pc, #212]	; (8000378 <debug_uart_init+0xe0>)
 80002a2:	f043 0301 	orr.w	r3, r3, #1
 80002a6:	6313      	str	r3, [r2, #48]	; 0x30

	/*2. Set PA2 mode to alternate function*/
	GPIOA->MODER &= ~(1U<<4);
 80002a8:	4b34      	ldr	r3, [pc, #208]	; (800037c <debug_uart_init+0xe4>)
 80002aa:	681b      	ldr	r3, [r3, #0]
 80002ac:	4a33      	ldr	r2, [pc, #204]	; (800037c <debug_uart_init+0xe4>)
 80002ae:	f023 0310 	bic.w	r3, r3, #16
 80002b2:	6013      	str	r3, [r2, #0]
	GPIOA->MODER |= (1U<<5);
 80002b4:	4b31      	ldr	r3, [pc, #196]	; (800037c <debug_uart_init+0xe4>)
 80002b6:	681b      	ldr	r3, [r3, #0]
 80002b8:	4a30      	ldr	r2, [pc, #192]	; (800037c <debug_uart_init+0xe4>)
 80002ba:	f043 0320 	orr.w	r3, r3, #32
 80002be:	6013      	str	r3, [r2, #0]

	/*3. Set PA3 mode to alternate function*/
	GPIOA->MODER &= ~(1U<<6);
 80002c0:	4b2e      	ldr	r3, [pc, #184]	; (800037c <debug_uart_init+0xe4>)
 80002c2:	681b      	ldr	r3, [r3, #0]
 80002c4:	4a2d      	ldr	r2, [pc, #180]	; (800037c <debug_uart_init+0xe4>)
 80002c6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80002ca:	6013      	str	r3, [r2, #0]
	GPIOA->MODER |= (1U<<7);
 80002cc:	4b2b      	ldr	r3, [pc, #172]	; (800037c <debug_uart_init+0xe4>)
 80002ce:	681b      	ldr	r3, [r3, #0]
 80002d0:	4a2a      	ldr	r2, [pc, #168]	; (800037c <debug_uart_init+0xe4>)
 80002d2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80002d6:	6013      	str	r3, [r2, #0]

	/*4.Set PA2 alternate function type to UART2_TX (AF07)*/
	GPIOA->AFR[0] |=(1U<<8);
 80002d8:	4b28      	ldr	r3, [pc, #160]	; (800037c <debug_uart_init+0xe4>)
 80002da:	6a1b      	ldr	r3, [r3, #32]
 80002dc:	4a27      	ldr	r2, [pc, #156]	; (800037c <debug_uart_init+0xe4>)
 80002de:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80002e2:	6213      	str	r3, [r2, #32]
	GPIOA->AFR[0] |=(1U<<9);
 80002e4:	4b25      	ldr	r3, [pc, #148]	; (800037c <debug_uart_init+0xe4>)
 80002e6:	6a1b      	ldr	r3, [r3, #32]
 80002e8:	4a24      	ldr	r2, [pc, #144]	; (800037c <debug_uart_init+0xe4>)
 80002ea:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80002ee:	6213      	str	r3, [r2, #32]
	GPIOA->AFR[0] |=(1U<<10);
 80002f0:	4b22      	ldr	r3, [pc, #136]	; (800037c <debug_uart_init+0xe4>)
 80002f2:	6a1b      	ldr	r3, [r3, #32]
 80002f4:	4a21      	ldr	r2, [pc, #132]	; (800037c <debug_uart_init+0xe4>)
 80002f6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80002fa:	6213      	str	r3, [r2, #32]
	GPIOA->AFR[0] &= ~(1U<<11);
 80002fc:	4b1f      	ldr	r3, [pc, #124]	; (800037c <debug_uart_init+0xe4>)
 80002fe:	6a1b      	ldr	r3, [r3, #32]
 8000300:	4a1e      	ldr	r2, [pc, #120]	; (800037c <debug_uart_init+0xe4>)
 8000302:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8000306:	6213      	str	r3, [r2, #32]

	/*4.Set PA3 alternate function type to UART2_RX (AF07)*/
	GPIOA->AFR[0] |=(1U<<12);
 8000308:	4b1c      	ldr	r3, [pc, #112]	; (800037c <debug_uart_init+0xe4>)
 800030a:	6a1b      	ldr	r3, [r3, #32]
 800030c:	4a1b      	ldr	r2, [pc, #108]	; (800037c <debug_uart_init+0xe4>)
 800030e:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8000312:	6213      	str	r3, [r2, #32]
	GPIOA->AFR[0] |=(1U<<13);
 8000314:	4b19      	ldr	r3, [pc, #100]	; (800037c <debug_uart_init+0xe4>)
 8000316:	6a1b      	ldr	r3, [r3, #32]
 8000318:	4a18      	ldr	r2, [pc, #96]	; (800037c <debug_uart_init+0xe4>)
 800031a:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800031e:	6213      	str	r3, [r2, #32]
	GPIOA->AFR[0] |=(1U<<14);
 8000320:	4b16      	ldr	r3, [pc, #88]	; (800037c <debug_uart_init+0xe4>)
 8000322:	6a1b      	ldr	r3, [r3, #32]
 8000324:	4a15      	ldr	r2, [pc, #84]	; (800037c <debug_uart_init+0xe4>)
 8000326:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800032a:	6213      	str	r3, [r2, #32]
	GPIOA->AFR[0] &= ~(1U<<15);
 800032c:	4b13      	ldr	r3, [pc, #76]	; (800037c <debug_uart_init+0xe4>)
 800032e:	6a1b      	ldr	r3, [r3, #32]
 8000330:	4a12      	ldr	r2, [pc, #72]	; (800037c <debug_uart_init+0xe4>)
 8000332:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8000336:	6213      	str	r3, [r2, #32]

	/*Configure UART module*/

	/*5. Enable clock access to the UART module*/
	RCC->APB1ENR |= UART2EN;
 8000338:	4b0f      	ldr	r3, [pc, #60]	; (8000378 <debug_uart_init+0xe0>)
 800033a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800033c:	4a0e      	ldr	r2, [pc, #56]	; (8000378 <debug_uart_init+0xe0>)
 800033e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000342:	6413      	str	r3, [r2, #64]	; 0x40

	/*6. Disable UART module*/
	USART2->CR1 &=~CR1_UE;
 8000344:	4b0e      	ldr	r3, [pc, #56]	; (8000380 <debug_uart_init+0xe8>)
 8000346:	68db      	ldr	r3, [r3, #12]
 8000348:	4a0d      	ldr	r2, [pc, #52]	; (8000380 <debug_uart_init+0xe8>)
 800034a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800034e:	60d3      	str	r3, [r2, #12]

	/*7. Set UART baudrate*/
	USART2->BRR =  compute_uart_bd(SYS_FREQ,UART_BAUDRATE);
 8000350:	f44f 31e1 	mov.w	r1, #115200	; 0x1c200
 8000354:	480b      	ldr	r0, [pc, #44]	; (8000384 <debug_uart_init+0xec>)
 8000356:	f000 f8c5 	bl	80004e4 <compute_uart_bd>
 800035a:	4603      	mov	r3, r0
 800035c:	461a      	mov	r2, r3
 800035e:	4b08      	ldr	r3, [pc, #32]	; (8000380 <debug_uart_init+0xe8>)
 8000360:	609a      	str	r2, [r3, #8]

    /*8. Set trnasfer direction*/
	USART2->CR1 = (CR1_TE | CR1_RE);
 8000362:	4b07      	ldr	r3, [pc, #28]	; (8000380 <debug_uart_init+0xe8>)
 8000364:	220c      	movs	r2, #12
 8000366:	60da      	str	r2, [r3, #12]

	/*9. Enable UART module*/
	USART2->CR1 |= CR1_UE;
 8000368:	4b05      	ldr	r3, [pc, #20]	; (8000380 <debug_uart_init+0xe8>)
 800036a:	68db      	ldr	r3, [r3, #12]
 800036c:	4a04      	ldr	r2, [pc, #16]	; (8000380 <debug_uart_init+0xe8>)
 800036e:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8000372:	60d3      	str	r3, [r2, #12]


}
 8000374:	bf00      	nop
 8000376:	bd80      	pop	{r7, pc}
 8000378:	40023800 	.word	0x40023800
 800037c:	40020000 	.word	0x40020000
 8000380:	40004400 	.word	0x40004400
 8000384:	00f42400 	.word	0x00f42400

08000388 <a6_uart_init>:
 * A6 TX Pin   ==> PA10(RX)
 * A6 RX Pin   ==> PA9(TX)
 * */

void a6_uart_init(void)
{
 8000388:	b580      	push	{r7, lr}
 800038a:	af00      	add	r7, sp, #0
	/*1. Enable clock access to UART pins' GPIO port (GPIOA)*/
	RCC->AHB1ENR |= GPIOAEN;
 800038c:	4b39      	ldr	r3, [pc, #228]	; (8000474 <a6_uart_init+0xec>)
 800038e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000390:	4a38      	ldr	r2, [pc, #224]	; (8000474 <a6_uart_init+0xec>)
 8000392:	f043 0301 	orr.w	r3, r3, #1
 8000396:	6313      	str	r3, [r2, #48]	; 0x30

	/*2. Set PA9 mode to alternate function*/
	GPIOA->MODER &= ~(1U<<18);
 8000398:	4b37      	ldr	r3, [pc, #220]	; (8000478 <a6_uart_init+0xf0>)
 800039a:	681b      	ldr	r3, [r3, #0]
 800039c:	4a36      	ldr	r2, [pc, #216]	; (8000478 <a6_uart_init+0xf0>)
 800039e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80003a2:	6013      	str	r3, [r2, #0]
	GPIOA->MODER |= (1U<<19);
 80003a4:	4b34      	ldr	r3, [pc, #208]	; (8000478 <a6_uart_init+0xf0>)
 80003a6:	681b      	ldr	r3, [r3, #0]
 80003a8:	4a33      	ldr	r2, [pc, #204]	; (8000478 <a6_uart_init+0xf0>)
 80003aa:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80003ae:	6013      	str	r3, [r2, #0]

	/*3. Set PA10 mode to alternate function*/
	GPIOA->MODER &= ~(1U<<20);
 80003b0:	4b31      	ldr	r3, [pc, #196]	; (8000478 <a6_uart_init+0xf0>)
 80003b2:	681b      	ldr	r3, [r3, #0]
 80003b4:	4a30      	ldr	r2, [pc, #192]	; (8000478 <a6_uart_init+0xf0>)
 80003b6:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 80003ba:	6013      	str	r3, [r2, #0]
	GPIOA->MODER |= (1U<<21);
 80003bc:	4b2e      	ldr	r3, [pc, #184]	; (8000478 <a6_uart_init+0xf0>)
 80003be:	681b      	ldr	r3, [r3, #0]
 80003c0:	4a2d      	ldr	r2, [pc, #180]	; (8000478 <a6_uart_init+0xf0>)
 80003c2:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80003c6:	6013      	str	r3, [r2, #0]

	/*4.Set PA9 alternate function type to UART1_TX (AF07)*/
	GPIOA->AFR[1] |=(1U<<4);
 80003c8:	4b2b      	ldr	r3, [pc, #172]	; (8000478 <a6_uart_init+0xf0>)
 80003ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80003cc:	4a2a      	ldr	r2, [pc, #168]	; (8000478 <a6_uart_init+0xf0>)
 80003ce:	f043 0310 	orr.w	r3, r3, #16
 80003d2:	6253      	str	r3, [r2, #36]	; 0x24
	GPIOA->AFR[1] |=(1U<<5);
 80003d4:	4b28      	ldr	r3, [pc, #160]	; (8000478 <a6_uart_init+0xf0>)
 80003d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80003d8:	4a27      	ldr	r2, [pc, #156]	; (8000478 <a6_uart_init+0xf0>)
 80003da:	f043 0320 	orr.w	r3, r3, #32
 80003de:	6253      	str	r3, [r2, #36]	; 0x24
	GPIOA->AFR[1] |=(1U<<6);
 80003e0:	4b25      	ldr	r3, [pc, #148]	; (8000478 <a6_uart_init+0xf0>)
 80003e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80003e4:	4a24      	ldr	r2, [pc, #144]	; (8000478 <a6_uart_init+0xf0>)
 80003e6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80003ea:	6253      	str	r3, [r2, #36]	; 0x24
	GPIOA->AFR[1] &= ~(1U<<7);
 80003ec:	4b22      	ldr	r3, [pc, #136]	; (8000478 <a6_uart_init+0xf0>)
 80003ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80003f0:	4a21      	ldr	r2, [pc, #132]	; (8000478 <a6_uart_init+0xf0>)
 80003f2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80003f6:	6253      	str	r3, [r2, #36]	; 0x24

	/*4.Set PA10 alternate function type to UART1_RX (AF07)*/
	GPIOA->AFR[1] |=(1U<<8);
 80003f8:	4b1f      	ldr	r3, [pc, #124]	; (8000478 <a6_uart_init+0xf0>)
 80003fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80003fc:	4a1e      	ldr	r2, [pc, #120]	; (8000478 <a6_uart_init+0xf0>)
 80003fe:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000402:	6253      	str	r3, [r2, #36]	; 0x24
	GPIOA->AFR[1] |=(1U<<9);
 8000404:	4b1c      	ldr	r3, [pc, #112]	; (8000478 <a6_uart_init+0xf0>)
 8000406:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000408:	4a1b      	ldr	r2, [pc, #108]	; (8000478 <a6_uart_init+0xf0>)
 800040a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800040e:	6253      	str	r3, [r2, #36]	; 0x24
	GPIOA->AFR[1] |=(1U<<10);
 8000410:	4b19      	ldr	r3, [pc, #100]	; (8000478 <a6_uart_init+0xf0>)
 8000412:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000414:	4a18      	ldr	r2, [pc, #96]	; (8000478 <a6_uart_init+0xf0>)
 8000416:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800041a:	6253      	str	r3, [r2, #36]	; 0x24
	GPIOA->AFR[1] &= ~(1U<<11);
 800041c:	4b16      	ldr	r3, [pc, #88]	; (8000478 <a6_uart_init+0xf0>)
 800041e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000420:	4a15      	ldr	r2, [pc, #84]	; (8000478 <a6_uart_init+0xf0>)
 8000422:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8000426:	6253      	str	r3, [r2, #36]	; 0x24

	/*Configure UART module*/

    /*5. Enable clock access to the UART module*/
     RCC->APB2ENR |= UART1EN;
 8000428:	4b12      	ldr	r3, [pc, #72]	; (8000474 <a6_uart_init+0xec>)
 800042a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800042c:	4a11      	ldr	r2, [pc, #68]	; (8000474 <a6_uart_init+0xec>)
 800042e:	f043 0310 	orr.w	r3, r3, #16
 8000432:	6453      	str	r3, [r2, #68]	; 0x44

 	/*6. Disable UART module*/
 	 USART1->CR1 &=~CR1_UE;
 8000434:	4b11      	ldr	r3, [pc, #68]	; (800047c <a6_uart_init+0xf4>)
 8000436:	68db      	ldr	r3, [r3, #12]
 8000438:	4a10      	ldr	r2, [pc, #64]	; (800047c <a6_uart_init+0xf4>)
 800043a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800043e:	60d3      	str	r3, [r2, #12]

 	/*7. Set UART baudrate*/
 	USART1->BRR =  compute_uart_bd(SYS_FREQ,UART_BAUDRATE);
 8000440:	f44f 31e1 	mov.w	r1, #115200	; 0x1c200
 8000444:	480e      	ldr	r0, [pc, #56]	; (8000480 <a6_uart_init+0xf8>)
 8000446:	f000 f84d 	bl	80004e4 <compute_uart_bd>
 800044a:	4603      	mov	r3, r0
 800044c:	461a      	mov	r2, r3
 800044e:	4b0b      	ldr	r3, [pc, #44]	; (800047c <a6_uart_init+0xf4>)
 8000450:	609a      	str	r2, [r3, #8]

    /*8. Set trnasfer direction*/
	USART1->CR1 = (CR1_TE | CR1_RE);
 8000452:	4b0a      	ldr	r3, [pc, #40]	; (800047c <a6_uart_init+0xf4>)
 8000454:	220c      	movs	r2, #12
 8000456:	60da      	str	r2, [r3, #12]

	/*9. Enable RXNEIE/*/

	USART1->CR1 |= CR1_RXNEIE;
 8000458:	4b08      	ldr	r3, [pc, #32]	; (800047c <a6_uart_init+0xf4>)
 800045a:	68db      	ldr	r3, [r3, #12]
 800045c:	4a07      	ldr	r2, [pc, #28]	; (800047c <a6_uart_init+0xf4>)
 800045e:	f043 0320 	orr.w	r3, r3, #32
 8000462:	60d3      	str	r3, [r2, #12]


 	/*6. Disable UART module*/
 	USART1->CR1 |= CR1_UE;
 8000464:	4b05      	ldr	r3, [pc, #20]	; (800047c <a6_uart_init+0xf4>)
 8000466:	68db      	ldr	r3, [r3, #12]
 8000468:	4a04      	ldr	r2, [pc, #16]	; (800047c <a6_uart_init+0xf4>)
 800046a:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800046e:	60d3      	str	r3, [r2, #12]


}
 8000470:	bf00      	nop
 8000472:	bd80      	pop	{r7, pc}
 8000474:	40023800 	.word	0x40023800
 8000478:	40020000 	.word	0x40020000
 800047c:	40011000 	.word	0x40011000
 8000480:	00f42400 	.word	0x00f42400

08000484 <a6_uart_write_char>:

void a6_uart_write_char(char ch)
{
 8000484:	b480      	push	{r7}
 8000486:	b083      	sub	sp, #12
 8000488:	af00      	add	r7, sp, #0
 800048a:	4603      	mov	r3, r0
 800048c:	71fb      	strb	r3, [r7, #7]
	/*Make sure the transmit data register is empty*/
	while(!(USART1->SR & SR_TXE)){}
 800048e:	bf00      	nop
 8000490:	4b07      	ldr	r3, [pc, #28]	; (80004b0 <a6_uart_write_char+0x2c>)
 8000492:	681b      	ldr	r3, [r3, #0]
 8000494:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000498:	2b00      	cmp	r3, #0
 800049a:	d0f9      	beq.n	8000490 <a6_uart_write_char+0xc>

	/*Write to transmit data register*/
	USART1->DR = (ch & 0xFF);
 800049c:	4a04      	ldr	r2, [pc, #16]	; (80004b0 <a6_uart_write_char+0x2c>)
 800049e:	79fb      	ldrb	r3, [r7, #7]
 80004a0:	6053      	str	r3, [r2, #4]

}
 80004a2:	bf00      	nop
 80004a4:	370c      	adds	r7, #12
 80004a6:	46bd      	mov	sp, r7
 80004a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004ac:	4770      	bx	lr
 80004ae:	bf00      	nop
 80004b0:	40011000 	.word	0x40011000

080004b4 <debug_uart_write>:

static void debug_uart_write(int ch)
{
 80004b4:	b480      	push	{r7}
 80004b6:	b083      	sub	sp, #12
 80004b8:	af00      	add	r7, sp, #0
 80004ba:	6078      	str	r0, [r7, #4]
	/*Make sure the transmit data register is empty*/
	while(!(USART2->SR & SR_TXE)){}
 80004bc:	bf00      	nop
 80004be:	4b08      	ldr	r3, [pc, #32]	; (80004e0 <debug_uart_write+0x2c>)
 80004c0:	681b      	ldr	r3, [r3, #0]
 80004c2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80004c6:	2b00      	cmp	r3, #0
 80004c8:	d0f9      	beq.n	80004be <debug_uart_write+0xa>

	/*Write to transmit data register*/
	USART2->DR = (ch & 0xFF);
 80004ca:	687b      	ldr	r3, [r7, #4]
 80004cc:	4a04      	ldr	r2, [pc, #16]	; (80004e0 <debug_uart_write+0x2c>)
 80004ce:	b2db      	uxtb	r3, r3
 80004d0:	6053      	str	r3, [r2, #4]
}
 80004d2:	bf00      	nop
 80004d4:	370c      	adds	r7, #12
 80004d6:	46bd      	mov	sp, r7
 80004d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004dc:	4770      	bx	lr
 80004de:	bf00      	nop
 80004e0:	40004400 	.word	0x40004400

080004e4 <compute_uart_bd>:

static uint16_t compute_uart_bd(uint32_t periph_clk,uint32_t baudrate)
{
 80004e4:	b480      	push	{r7}
 80004e6:	b083      	sub	sp, #12
 80004e8:	af00      	add	r7, sp, #0
 80004ea:	6078      	str	r0, [r7, #4]
 80004ec:	6039      	str	r1, [r7, #0]
	return ((periph_clk + (baudrate/2U))/baudrate);
 80004ee:	683b      	ldr	r3, [r7, #0]
 80004f0:	085a      	lsrs	r2, r3, #1
 80004f2:	687b      	ldr	r3, [r7, #4]
 80004f4:	441a      	add	r2, r3
 80004f6:	683b      	ldr	r3, [r7, #0]
 80004f8:	fbb2 f3f3 	udiv	r3, r2, r3
 80004fc:	b29b      	uxth	r3, r3
}
 80004fe:	4618      	mov	r0, r3
 8000500:	370c      	adds	r7, #12
 8000502:	46bd      	mov	sp, r7
 8000504:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000508:	4770      	bx	lr
	...

0800050c <systick_delay_ms>:


void systick_delay_ms(uint32_t delay)
{
 800050c:	b480      	push	{r7}
 800050e:	b085      	sub	sp, #20
 8000510:	af00      	add	r7, sp, #0
 8000512:	6078      	str	r0, [r7, #4]
	/*1.Reload with number of clocks per millisecond*/
	SysTick->LOAD = SYSTICK_LOAD_VAL;
 8000514:	4b11      	ldr	r3, [pc, #68]	; (800055c <systick_delay_ms+0x50>)
 8000516:	f44f 527a 	mov.w	r2, #16000	; 0x3e80
 800051a:	605a      	str	r2, [r3, #4]

	/*2. Clear systick current value register*/
	SysTick->VAL = 0;
 800051c:	4b0f      	ldr	r3, [pc, #60]	; (800055c <systick_delay_ms+0x50>)
 800051e:	2200      	movs	r2, #0
 8000520:	609a      	str	r2, [r3, #8]

	/*3. Enable systick and select internal clk src*/
	SysTick->CTRL = (CTRL_CLKSRC | CTRL_ENABLE);
 8000522:	4b0e      	ldr	r3, [pc, #56]	; (800055c <systick_delay_ms+0x50>)
 8000524:	2205      	movs	r2, #5
 8000526:	601a      	str	r2, [r3, #0]

	for(int i = 0 ; i < delay ; i++  )
 8000528:	2300      	movs	r3, #0
 800052a:	60fb      	str	r3, [r7, #12]
 800052c:	e009      	b.n	8000542 <systick_delay_ms+0x36>
	{
		while((SysTick->CTRL & CTRL_COUNTFLAG) == 0){}
 800052e:	bf00      	nop
 8000530:	4b0a      	ldr	r3, [pc, #40]	; (800055c <systick_delay_ms+0x50>)
 8000532:	681b      	ldr	r3, [r3, #0]
 8000534:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000538:	2b00      	cmp	r3, #0
 800053a:	d0f9      	beq.n	8000530 <systick_delay_ms+0x24>
	for(int i = 0 ; i < delay ; i++  )
 800053c:	68fb      	ldr	r3, [r7, #12]
 800053e:	3301      	adds	r3, #1
 8000540:	60fb      	str	r3, [r7, #12]
 8000542:	68fb      	ldr	r3, [r7, #12]
 8000544:	687a      	ldr	r2, [r7, #4]
 8000546:	429a      	cmp	r2, r3
 8000548:	d8f1      	bhi.n	800052e <systick_delay_ms+0x22>
	}

	SysTick->CTRL = 0;
 800054a:	4b04      	ldr	r3, [pc, #16]	; (800055c <systick_delay_ms+0x50>)
 800054c:	2200      	movs	r2, #0
 800054e:	601a      	str	r2, [r3, #0]
}
 8000550:	bf00      	nop
 8000552:	3714      	adds	r7, #20
 8000554:	46bd      	mov	sp, r7
 8000556:	f85d 7b04 	ldr.w	r7, [sp], #4
 800055a:	4770      	bx	lr
 800055c:	e000e010 	.word	0xe000e010

08000560 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000560:	b480      	push	{r7}
 8000562:	b083      	sub	sp, #12
 8000564:	af00      	add	r7, sp, #0
 8000566:	4603      	mov	r3, r0
 8000568:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800056a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800056e:	2b00      	cmp	r3, #0
 8000570:	db0b      	blt.n	800058a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000572:	79fb      	ldrb	r3, [r7, #7]
 8000574:	f003 021f 	and.w	r2, r3, #31
 8000578:	4907      	ldr	r1, [pc, #28]	; (8000598 <__NVIC_EnableIRQ+0x38>)
 800057a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800057e:	095b      	lsrs	r3, r3, #5
 8000580:	2001      	movs	r0, #1
 8000582:	fa00 f202 	lsl.w	r2, r0, r2
 8000586:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800058a:	bf00      	nop
 800058c:	370c      	adds	r7, #12
 800058e:	46bd      	mov	sp, r7
 8000590:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000594:	4770      	bx	lr
 8000596:	bf00      	nop
 8000598:	e000e100 	.word	0xe000e100

0800059c <a6_module_init>:

uint8_t SMS_NOTIF = 0;
uint8_t CALL_NOTIF = 0;

void a6_module_init(void)
{
 800059c:	b580      	push	{r7, lr}
 800059e:	af00      	add	r7, sp, #0
	/*Enable fifos*/
	tx_fifo_init();
 80005a0:	f000 fb92 	bl	8000cc8 <tx_fifo_init>
	rx_fifo_init();
 80005a4:	f000 fc04 	bl	8000db0 <rx_fifo_init>

	/*Enable a6 uart*/
	a6_uart_init();
 80005a8:	f7ff feee 	bl	8000388 <a6_uart_init>

	/*Enable debug uart*/
	debug_uart_init();
 80005ac:	f7ff fe74 	bl	8000298 <debug_uart_init>

	/*Initialize flags*/
	searching   = false;
 80005b0:	4b0a      	ldr	r3, [pc, #40]	; (80005dc <a6_module_init+0x40>)
 80005b2:	2200      	movs	r2, #0
 80005b4:	701a      	strb	r2, [r3, #0]
	is_response	= false;
 80005b6:	4b0a      	ldr	r3, [pc, #40]	; (80005e0 <a6_module_init+0x44>)
 80005b8:	2200      	movs	r2, #0
 80005ba:	701a      	strb	r2, [r3, #0]

	printf("A6 Initialization...\n\r");
 80005bc:	4809      	ldr	r0, [pc, #36]	; (80005e4 <a6_module_init+0x48>)
 80005be:	f001 f8bf 	bl	8001740 <iprintf>

	/*Enable interrupt*/
	NVIC_EnableIRQ(USART1_IRQn);
 80005c2:	2025      	movs	r0, #37	; 0x25
 80005c4:	f7ff ffcc 	bl	8000560 <__NVIC_EnableIRQ>

	/*Run test command*/
	a6_startup_test();
 80005c8:	f000 f8f6 	bl	80007b8 <a6_startup_test>

	/*Check signal quality*/
	a6_signal_quality();
 80005cc:	f000 f928 	bl	8000820 <a6_signal_quality>

	/*Check network registration status*/
	a6_network_reg();
 80005d0:	f000 fa08 	bl	80009e4 <a6_network_reg>

	/*Get module name*/
	a6_module_name();
 80005d4:	f000 fa3a 	bl	8000a4c <a6_module_name>
}
 80005d8:	bf00      	nop
 80005da:	bd80      	pop	{r7, pc}
 80005dc:	200000b0 	.word	0x200000b0
 80005e0:	200000b1 	.word	0x200000b1
 80005e4:	08002a04 	.word	0x08002a04

080005e8 <a6_set_sms_format_to_text>:
	return 0;
}


uint8_t a6_set_sms_format_to_text(void)
{
 80005e8:	b580      	push	{r7, lr}
 80005ea:	b082      	sub	sp, #8
 80005ec:	af00      	add	r7, sp, #0
	uint8_t num_of_try  = MAX_NUM_OF_TRY;
 80005ee:	230a      	movs	r3, #10
 80005f0:	71fb      	strb	r3, [r7, #7]
	wait_resp("ok\r\n");
 80005f2:	4812      	ldr	r0, [pc, #72]	; (800063c <a6_set_sms_format_to_text+0x54>)
 80005f4:	f000 faa4 	bl	8000b40 <wait_resp>

	while(num_of_try)
 80005f8:	e015      	b.n	8000626 <a6_set_sms_format_to_text+0x3e>
	{
		a6_send_cmd("AT+CMGF=1\r\n");
 80005fa:	4811      	ldr	r0, [pc, #68]	; (8000640 <a6_set_sms_format_to_text+0x58>)
 80005fc:	f000 fb42 	bl	8000c84 <a6_send_cmd>
		systick_delay_ms(3000);
 8000600:	f640 30b8 	movw	r0, #3000	; 0xbb8
 8000604:	f7ff ff82 	bl	800050c <systick_delay_ms>

		if(is_response)
 8000608:	4b0e      	ldr	r3, [pc, #56]	; (8000644 <a6_set_sms_format_to_text+0x5c>)
 800060a:	781b      	ldrb	r3, [r3, #0]
 800060c:	b2db      	uxtb	r3, r3
 800060e:	2b00      	cmp	r3, #0
 8000610:	d006      	beq.n	8000620 <a6_set_sms_format_to_text+0x38>
		{
			/*Success*/
			printf("Format set successfully.....\n\r");
 8000612:	480d      	ldr	r0, [pc, #52]	; (8000648 <a6_set_sms_format_to_text+0x60>)
 8000614:	f001 f894 	bl	8001740 <iprintf>
			flush_buffer();
 8000618:	f000 fae6 	bl	8000be8 <flush_buffer>

			return 1;
 800061c:	2301      	movs	r3, #1
 800061e:	e009      	b.n	8000634 <a6_set_sms_format_to_text+0x4c>
		}
		num_of_try--;
 8000620:	79fb      	ldrb	r3, [r7, #7]
 8000622:	3b01      	subs	r3, #1
 8000624:	71fb      	strb	r3, [r7, #7]
	while(num_of_try)
 8000626:	79fb      	ldrb	r3, [r7, #7]
 8000628:	2b00      	cmp	r3, #0
 800062a:	d1e6      	bne.n	80005fa <a6_set_sms_format_to_text+0x12>
	}

	printf("ERR : Format set  failure....\n\r");
 800062c:	4807      	ldr	r0, [pc, #28]	; (800064c <a6_set_sms_format_to_text+0x64>)
 800062e:	f001 f887 	bl	8001740 <iprintf>
	return 0;
 8000632:	2300      	movs	r3, #0

}
 8000634:	4618      	mov	r0, r3
 8000636:	3708      	adds	r7, #8
 8000638:	46bd      	mov	sp, r7
 800063a:	bd80      	pop	{r7, pc}
 800063c:	08002a1c 	.word	0x08002a1c
 8000640:	08002a9c 	.word	0x08002a9c
 8000644:	200000b1 	.word	0x200000b1
 8000648:	08002aa8 	.word	0x08002aa8
 800064c:	08002ac8 	.word	0x08002ac8

08000650 <a6_send_sms>:


uint8_t a6_send_sms(char* message, char* phone_number)
{
 8000650:	b580      	push	{r7, lr}
 8000652:	b08e      	sub	sp, #56	; 0x38
 8000654:	af00      	add	r7, sp, #0
 8000656:	6078      	str	r0, [r7, #4]
 8000658:	6039      	str	r1, [r7, #0]
	uint8_t num_of_try  = MAX_NUM_OF_TRY;
 800065a:	230a      	movs	r3, #10
 800065c:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	wait_resp("ok\r\n");
 8000660:	4834      	ldr	r0, [pc, #208]	; (8000734 <a6_send_sms+0xe4>)
 8000662:	f000 fa6d 	bl	8000b40 <wait_resp>

	while(num_of_try)
 8000666:	e059      	b.n	800071c <a6_send_sms+0xcc>
	{
		char SMS_AT_CMD1[] = "AT+CMGF=1\r\n";
 8000668:	4a33      	ldr	r2, [pc, #204]	; (8000738 <a6_send_sms+0xe8>)
 800066a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800066e:	ca07      	ldmia	r2, {r0, r1, r2}
 8000670:	e883 0007 	stmia.w	r3, {r0, r1, r2}
		char SMS_AT_CMD2[21]= "AT+CMGS=+44"; /*+44  is UK code*/
 8000674:	4a31      	ldr	r2, [pc, #196]	; (800073c <a6_send_sms+0xec>)
 8000676:	f107 0310 	add.w	r3, r7, #16
 800067a:	ca07      	ldmia	r2, {r0, r1, r2}
 800067c:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8000680:	f107 031c 	add.w	r3, r7, #28
 8000684:	2200      	movs	r2, #0
 8000686:	601a      	str	r2, [r3, #0]
 8000688:	605a      	str	r2, [r3, #4]
 800068a:	721a      	strb	r2, [r3, #8]
		char CR[] = "\r\n";
 800068c:	4a2c      	ldr	r2, [pc, #176]	; (8000740 <a6_send_sms+0xf0>)
 800068e:	f107 030c 	add.w	r3, r7, #12
 8000692:	6812      	ldr	r2, [r2, #0]
 8000694:	4611      	mov	r1, r2
 8000696:	8019      	strh	r1, [r3, #0]
 8000698:	3302      	adds	r3, #2
 800069a:	0c12      	lsrs	r2, r2, #16
 800069c:	701a      	strb	r2, [r3, #0]


		uint8_t MSG_END[] = {26};
 800069e:	231a      	movs	r3, #26
 80006a0:	723b      	strb	r3, [r7, #8]

		strcat(SMS_AT_CMD2,phone_number);
 80006a2:	f107 0310 	add.w	r3, r7, #16
 80006a6:	6839      	ldr	r1, [r7, #0]
 80006a8:	4618      	mov	r0, r3
 80006aa:	f001 f881 	bl	80017b0 <strcat>
		strcat(SMS_AT_CMD2,CR);
 80006ae:	f107 020c 	add.w	r2, r7, #12
 80006b2:	f107 0310 	add.w	r3, r7, #16
 80006b6:	4611      	mov	r1, r2
 80006b8:	4618      	mov	r0, r3
 80006ba:	f001 f879 	bl	80017b0 <strcat>

		/*Set message format to text*/
		a6_send_cmd(SMS_AT_CMD1);
 80006be:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80006c2:	4618      	mov	r0, r3
 80006c4:	f000 fade 	bl	8000c84 <a6_send_cmd>
		systick_delay_ms(750);
 80006c8:	f240 20ee 	movw	r0, #750	; 0x2ee
 80006cc:	f7ff ff1e 	bl	800050c <systick_delay_ms>

		/*Send phone number*/
		a6_send_cmd(SMS_AT_CMD2);
 80006d0:	f107 0310 	add.w	r3, r7, #16
 80006d4:	4618      	mov	r0, r3
 80006d6:	f000 fad5 	bl	8000c84 <a6_send_cmd>
		systick_delay_ms(750);
 80006da:	f240 20ee 	movw	r0, #750	; 0x2ee
 80006de:	f7ff ff15 	bl	800050c <systick_delay_ms>

		/*Send the sms message*/
		a6_send_cmd(message);
 80006e2:	6878      	ldr	r0, [r7, #4]
 80006e4:	f000 face 	bl	8000c84 <a6_send_cmd>
		systick_delay_ms(750);
 80006e8:	f240 20ee 	movw	r0, #750	; 0x2ee
 80006ec:	f7ff ff0e 	bl	800050c <systick_delay_ms>

		/*Send message end*/
		a6_send_cmd((char *)MSG_END);
 80006f0:	f107 0308 	add.w	r3, r7, #8
 80006f4:	4618      	mov	r0, r3
 80006f6:	f000 fac5 	bl	8000c84 <a6_send_cmd>

		if(is_response)
 80006fa:	4b12      	ldr	r3, [pc, #72]	; (8000744 <a6_send_sms+0xf4>)
 80006fc:	781b      	ldrb	r3, [r3, #0]
 80006fe:	b2db      	uxtb	r3, r3
 8000700:	2b00      	cmp	r3, #0
 8000702:	d006      	beq.n	8000712 <a6_send_sms+0xc2>
		{
		   printf("SMS sent...\n\r");
 8000704:	4810      	ldr	r0, [pc, #64]	; (8000748 <a6_send_sms+0xf8>)
 8000706:	f001 f81b 	bl	8001740 <iprintf>
		   flush_buffer();
 800070a:	f000 fa6d 	bl	8000be8 <flush_buffer>
		   return 1;
 800070e:	2301      	movs	r3, #1
 8000710:	e00c      	b.n	800072c <a6_send_sms+0xdc>
		}

		num_of_try--;
 8000712:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8000716:	3b01      	subs	r3, #1
 8000718:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	while(num_of_try)
 800071c:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8000720:	2b00      	cmp	r3, #0
 8000722:	d1a1      	bne.n	8000668 <a6_send_sms+0x18>


	}

	printf("Unable to send SMS...\n\r");
 8000724:	4809      	ldr	r0, [pc, #36]	; (800074c <a6_send_sms+0xfc>)
 8000726:	f001 f80b 	bl	8001740 <iprintf>

	return 0;
 800072a:	2300      	movs	r3, #0


}
 800072c:	4618      	mov	r0, r3
 800072e:	3738      	adds	r7, #56	; 0x38
 8000730:	46bd      	mov	sp, r7
 8000732:	bd80      	pop	{r7, pc}
 8000734:	08002a1c 	.word	0x08002a1c
 8000738:	08002a9c 	.word	0x08002a9c
 800073c:	08002b10 	.word	0x08002b10
 8000740:	08002a98 	.word	0x08002a98
 8000744:	200000b1 	.word	0x200000b1
 8000748:	08002ae8 	.word	0x08002ae8
 800074c:	08002af8 	.word	0x08002af8

08000750 <a6_delete_all_sms>:


 uint8_t a6_delete_all_sms(void)
{
 8000750:	b580      	push	{r7, lr}
 8000752:	b082      	sub	sp, #8
 8000754:	af00      	add	r7, sp, #0
	uint8_t num_of_try  = MAX_NUM_OF_TRY;
 8000756:	230a      	movs	r3, #10
 8000758:	71fb      	strb	r3, [r7, #7]
	wait_resp("ok\r\n");
 800075a:	4812      	ldr	r0, [pc, #72]	; (80007a4 <a6_delete_all_sms+0x54>)
 800075c:	f000 f9f0 	bl	8000b40 <wait_resp>

	while(num_of_try)
 8000760:	e015      	b.n	800078e <a6_delete_all_sms+0x3e>
	{
		a6_send_cmd("AT+CMGD=1,4\r\n");
 8000762:	4811      	ldr	r0, [pc, #68]	; (80007a8 <a6_delete_all_sms+0x58>)
 8000764:	f000 fa8e 	bl	8000c84 <a6_send_cmd>
		systick_delay_ms(3000);
 8000768:	f640 30b8 	movw	r0, #3000	; 0xbb8
 800076c:	f7ff fece 	bl	800050c <systick_delay_ms>

		if(is_response)
 8000770:	4b0e      	ldr	r3, [pc, #56]	; (80007ac <a6_delete_all_sms+0x5c>)
 8000772:	781b      	ldrb	r3, [r3, #0]
 8000774:	b2db      	uxtb	r3, r3
 8000776:	2b00      	cmp	r3, #0
 8000778:	d006      	beq.n	8000788 <a6_delete_all_sms+0x38>
		{
			/*Success*/
			printf("All messages deleted successfully.....\n\r");
 800077a:	480d      	ldr	r0, [pc, #52]	; (80007b0 <a6_delete_all_sms+0x60>)
 800077c:	f000 ffe0 	bl	8001740 <iprintf>
			flush_buffer();
 8000780:	f000 fa32 	bl	8000be8 <flush_buffer>
			return 1;
 8000784:	2301      	movs	r3, #1
 8000786:	e009      	b.n	800079c <a6_delete_all_sms+0x4c>
		}
		num_of_try--;
 8000788:	79fb      	ldrb	r3, [r7, #7]
 800078a:	3b01      	subs	r3, #1
 800078c:	71fb      	strb	r3, [r7, #7]
	while(num_of_try)
 800078e:	79fb      	ldrb	r3, [r7, #7]
 8000790:	2b00      	cmp	r3, #0
 8000792:	d1e6      	bne.n	8000762 <a6_delete_all_sms+0x12>
	}

	printf("ERR : Message deletion failed....\n\r");
 8000794:	4807      	ldr	r0, [pc, #28]	; (80007b4 <a6_delete_all_sms+0x64>)
 8000796:	f000 ffd3 	bl	8001740 <iprintf>
	return 0;
 800079a:	2300      	movs	r3, #0

}
 800079c:	4618      	mov	r0, r3
 800079e:	3708      	adds	r7, #8
 80007a0:	46bd      	mov	sp, r7
 80007a2:	bd80      	pop	{r7, pc}
 80007a4:	08002a1c 	.word	0x08002a1c
 80007a8:	08002b28 	.word	0x08002b28
 80007ac:	200000b1 	.word	0x200000b1
 80007b0:	08002b38 	.word	0x08002b38
 80007b4:	08002b64 	.word	0x08002b64

080007b8 <a6_startup_test>:


static uint8_t a6_startup_test(void)
{
 80007b8:	b580      	push	{r7, lr}
 80007ba:	b082      	sub	sp, #8
 80007bc:	af00      	add	r7, sp, #0
	uint8_t num_of_try  = MAX_NUM_OF_TRY;
 80007be:	230a      	movs	r3, #10
 80007c0:	71fb      	strb	r3, [r7, #7]
	wait_resp("ok\r\n");
 80007c2:	4812      	ldr	r0, [pc, #72]	; (800080c <a6_startup_test+0x54>)
 80007c4:	f000 f9bc 	bl	8000b40 <wait_resp>

	while(num_of_try)
 80007c8:	e015      	b.n	80007f6 <a6_startup_test+0x3e>
	{
		a6_send_cmd("AT+COPN=?\r\n");
 80007ca:	4811      	ldr	r0, [pc, #68]	; (8000810 <a6_startup_test+0x58>)
 80007cc:	f000 fa5a 	bl	8000c84 <a6_send_cmd>
		systick_delay_ms(3000);
 80007d0:	f640 30b8 	movw	r0, #3000	; 0xbb8
 80007d4:	f7ff fe9a 	bl	800050c <systick_delay_ms>

		if(is_response)
 80007d8:	4b0e      	ldr	r3, [pc, #56]	; (8000814 <a6_startup_test+0x5c>)
 80007da:	781b      	ldrb	r3, [r3, #0]
 80007dc:	b2db      	uxtb	r3, r3
 80007de:	2b00      	cmp	r3, #0
 80007e0:	d006      	beq.n	80007f0 <a6_startup_test+0x38>
		{
			/*Success*/
			printf("Test was successful.....\n\r");
 80007e2:	480d      	ldr	r0, [pc, #52]	; (8000818 <a6_startup_test+0x60>)
 80007e4:	f000 ffac 	bl	8001740 <iprintf>
			flush_buffer();
 80007e8:	f000 f9fe 	bl	8000be8 <flush_buffer>
			return 1;
 80007ec:	2301      	movs	r3, #1
 80007ee:	e009      	b.n	8000804 <a6_startup_test+0x4c>
		}
		num_of_try--;
 80007f0:	79fb      	ldrb	r3, [r7, #7]
 80007f2:	3b01      	subs	r3, #1
 80007f4:	71fb      	strb	r3, [r7, #7]
	while(num_of_try)
 80007f6:	79fb      	ldrb	r3, [r7, #7]
 80007f8:	2b00      	cmp	r3, #0
 80007fa:	d1e6      	bne.n	80007ca <a6_startup_test+0x12>
	}

	printf("ERR : Test failure....\n\r");
 80007fc:	4807      	ldr	r0, [pc, #28]	; (800081c <a6_startup_test+0x64>)
 80007fe:	f000 ff9f 	bl	8001740 <iprintf>
	return 0;
 8000802:	2300      	movs	r3, #0

}
 8000804:	4618      	mov	r0, r3
 8000806:	3708      	adds	r7, #8
 8000808:	46bd      	mov	sp, r7
 800080a:	bd80      	pop	{r7, pc}
 800080c:	08002a1c 	.word	0x08002a1c
 8000810:	08002b88 	.word	0x08002b88
 8000814:	200000b1 	.word	0x200000b1
 8000818:	08002b94 	.word	0x08002b94
 800081c:	08002bb0 	.word	0x08002bb0

08000820 <a6_signal_quality>:

static uint8_t a6_signal_quality(void)
{
 8000820:	b580      	push	{r7, lr}
 8000822:	b082      	sub	sp, #8
 8000824:	af00      	add	r7, sp, #0
	uint8_t num_of_try  = MAX_NUM_OF_TRY;
 8000826:	230a      	movs	r3, #10
 8000828:	71fb      	strb	r3, [r7, #7]
	wait_resp("ok\r\n");
 800082a:	4812      	ldr	r0, [pc, #72]	; (8000874 <a6_signal_quality+0x54>)
 800082c:	f000 f988 	bl	8000b40 <wait_resp>

	while(num_of_try)
 8000830:	e015      	b.n	800085e <a6_signal_quality+0x3e>
	{
		a6_send_cmd("AT+CSQ=?\r\n");
 8000832:	4811      	ldr	r0, [pc, #68]	; (8000878 <a6_signal_quality+0x58>)
 8000834:	f000 fa26 	bl	8000c84 <a6_send_cmd>
		systick_delay_ms(3000);
 8000838:	f640 30b8 	movw	r0, #3000	; 0xbb8
 800083c:	f7ff fe66 	bl	800050c <systick_delay_ms>

		if(is_response)
 8000840:	4b0e      	ldr	r3, [pc, #56]	; (800087c <a6_signal_quality+0x5c>)
 8000842:	781b      	ldrb	r3, [r3, #0]
 8000844:	b2db      	uxtb	r3, r3
 8000846:	2b00      	cmp	r3, #0
 8000848:	d006      	beq.n	8000858 <a6_signal_quality+0x38>
		{
			/*Success*/
			printf("Signal check successful.....\n\r");
 800084a:	480d      	ldr	r0, [pc, #52]	; (8000880 <a6_signal_quality+0x60>)
 800084c:	f000 ff78 	bl	8001740 <iprintf>
			flush_buffer();
 8000850:	f000 f9ca 	bl	8000be8 <flush_buffer>
			return 1;
 8000854:	2301      	movs	r3, #1
 8000856:	e009      	b.n	800086c <a6_signal_quality+0x4c>
		}
		num_of_try--;
 8000858:	79fb      	ldrb	r3, [r7, #7]
 800085a:	3b01      	subs	r3, #1
 800085c:	71fb      	strb	r3, [r7, #7]
	while(num_of_try)
 800085e:	79fb      	ldrb	r3, [r7, #7]
 8000860:	2b00      	cmp	r3, #0
 8000862:	d1e6      	bne.n	8000832 <a6_signal_quality+0x12>
	}

	printf("ERR : Signal check failure....\n\r");
 8000864:	4807      	ldr	r0, [pc, #28]	; (8000884 <a6_signal_quality+0x64>)
 8000866:	f000 ff6b 	bl	8001740 <iprintf>
	return 0;
 800086a:	2300      	movs	r3, #0

}
 800086c:	4618      	mov	r0, r3
 800086e:	3708      	adds	r7, #8
 8000870:	46bd      	mov	sp, r7
 8000872:	bd80      	pop	{r7, pc}
 8000874:	08002a1c 	.word	0x08002a1c
 8000878:	08002bcc 	.word	0x08002bcc
 800087c:	200000b1 	.word	0x200000b1
 8000880:	08002bd8 	.word	0x08002bd8
 8000884:	08002bf8 	.word	0x08002bf8

08000888 <a6_is_call>:


uint8_t a6_is_call(void)
{
 8000888:	b580      	push	{r7, lr}
 800088a:	b082      	sub	sp, #8
 800088c:	af00      	add	r7, sp, #0
	char* ptr = NULL;
 800088e:	2300      	movs	r3, #0
 8000890:	607b      	str	r3, [r7, #4]

	ptr =  strstr(temp_buffer,"RING");
 8000892:	4907      	ldr	r1, [pc, #28]	; (80008b0 <a6_is_call+0x28>)
 8000894:	4807      	ldr	r0, [pc, #28]	; (80008b4 <a6_is_call+0x2c>)
 8000896:	f000 ffa2 	bl	80017de <strstr>
 800089a:	6078      	str	r0, [r7, #4]

	if(ptr == NULL)
 800089c:	687b      	ldr	r3, [r7, #4]
 800089e:	2b00      	cmp	r3, #0
 80008a0:	d101      	bne.n	80008a6 <a6_is_call+0x1e>
	{
		/*No call*/
		return 0;
 80008a2:	2300      	movs	r3, #0
 80008a4:	e000      	b.n	80008a8 <a6_is_call+0x20>
	}
	else
	{
		return 1;
 80008a6:	2301      	movs	r3, #1
	}

}
 80008a8:	4618      	mov	r0, r3
 80008aa:	3708      	adds	r7, #8
 80008ac:	46bd      	mov	sp, r7
 80008ae:	bd80      	pop	{r7, pc}
 80008b0:	08002c1c 	.word	0x08002c1c
 80008b4:	20000628 	.word	0x20000628

080008b8 <a6_is_sms>:


uint8_t a6_is_sms(void)
{
 80008b8:	b580      	push	{r7, lr}
 80008ba:	b082      	sub	sp, #8
 80008bc:	af00      	add	r7, sp, #0
	char* ptr = NULL;
 80008be:	2300      	movs	r3, #0
 80008c0:	607b      	str	r3, [r7, #4]

	ptr =  strstr(temp_buffer,"MESSAGE");
 80008c2:	4907      	ldr	r1, [pc, #28]	; (80008e0 <a6_is_sms+0x28>)
 80008c4:	4807      	ldr	r0, [pc, #28]	; (80008e4 <a6_is_sms+0x2c>)
 80008c6:	f000 ff8a 	bl	80017de <strstr>
 80008ca:	6078      	str	r0, [r7, #4]

	if(ptr == NULL)
 80008cc:	687b      	ldr	r3, [r7, #4]
 80008ce:	2b00      	cmp	r3, #0
 80008d0:	d101      	bne.n	80008d6 <a6_is_sms+0x1e>
	{
		/*No message*/
		return 0;
 80008d2:	2300      	movs	r3, #0
 80008d4:	e000      	b.n	80008d8 <a6_is_sms+0x20>
	}
	else
	{
		return 1;
 80008d6:	2301      	movs	r3, #1
	}

}
 80008d8:	4618      	mov	r0, r3
 80008da:	3708      	adds	r7, #8
 80008dc:	46bd      	mov	sp, r7
 80008de:	bd80      	pop	{r7, pc}
 80008e0:	08002c24 	.word	0x08002c24
 80008e4:	20000628 	.word	0x20000628

080008e8 <get_raw_sms>:


void get_raw_sms(void)
{
 80008e8:	b580      	push	{r7, lr}
 80008ea:	b082      	sub	sp, #8
 80008ec:	af00      	add	r7, sp, #0

	char* ptr = NULL;
 80008ee:	2300      	movs	r3, #0
 80008f0:	603b      	str	r3, [r7, #0]

	ptr =  strstr(temp_buffer,"+CMT");
 80008f2:	490f      	ldr	r1, [pc, #60]	; (8000930 <get_raw_sms+0x48>)
 80008f4:	480f      	ldr	r0, [pc, #60]	; (8000934 <get_raw_sms+0x4c>)
 80008f6:	f000 ff72 	bl	80017de <strstr>
 80008fa:	6038      	str	r0, [r7, #0]

	if(NULL != ptr)
 80008fc:	683b      	ldr	r3, [r7, #0]
 80008fe:	2b00      	cmp	r3, #0
 8000900:	d011      	beq.n	8000926 <get_raw_sms+0x3e>
	{
	   for( int j = 0 ; j < RAW_SMS_LEN ; j++)
 8000902:	2300      	movs	r3, #0
 8000904:	607b      	str	r3, [r7, #4]
 8000906:	e00b      	b.n	8000920 <get_raw_sms+0x38>
	   {
		   raw_msg[j] = ptr[j];
 8000908:	687b      	ldr	r3, [r7, #4]
 800090a:	683a      	ldr	r2, [r7, #0]
 800090c:	4413      	add	r3, r2
 800090e:	7819      	ldrb	r1, [r3, #0]
 8000910:	4a09      	ldr	r2, [pc, #36]	; (8000938 <get_raw_sms+0x50>)
 8000912:	687b      	ldr	r3, [r7, #4]
 8000914:	4413      	add	r3, r2
 8000916:	460a      	mov	r2, r1
 8000918:	701a      	strb	r2, [r3, #0]
	   for( int j = 0 ; j < RAW_SMS_LEN ; j++)
 800091a:	687b      	ldr	r3, [r7, #4]
 800091c:	3301      	adds	r3, #1
 800091e:	607b      	str	r3, [r7, #4]
 8000920:	687b      	ldr	r3, [r7, #4]
 8000922:	2bc7      	cmp	r3, #199	; 0xc7
 8000924:	ddf0      	ble.n	8000908 <get_raw_sms+0x20>
	   }
	}
}
 8000926:	bf00      	nop
 8000928:	3708      	adds	r7, #8
 800092a:	46bd      	mov	sp, r7
 800092c:	bd80      	pop	{r7, pc}
 800092e:	bf00      	nop
 8000930:	08002c2c 	.word	0x08002c2c
 8000934:	20000628 	.word	0x20000628
 8000938:	200000cc 	.word	0x200000cc

0800093c <get_sms_msg>:

void get_sms_msg(void)
{
 800093c:	b580      	push	{r7, lr}
 800093e:	b082      	sub	sp, #8
 8000940:	af00      	add	r7, sp, #0
	char* ptr = NULL;
 8000942:	2300      	movs	r3, #0
 8000944:	603b      	str	r3, [r7, #0]

	ptr =  strstr(raw_msg,"\"20");
 8000946:	490f      	ldr	r1, [pc, #60]	; (8000984 <get_sms_msg+0x48>)
 8000948:	480f      	ldr	r0, [pc, #60]	; (8000988 <get_sms_msg+0x4c>)
 800094a:	f000 ff48 	bl	80017de <strstr>
 800094e:	6038      	str	r0, [r7, #0]

	if( ptr !=NULL )
 8000950:	683b      	ldr	r3, [r7, #0]
 8000952:	2b00      	cmp	r3, #0
 8000954:	d011      	beq.n	800097a <get_sms_msg+0x3e>
	{
		   for( int j = 0 ; j < SMS_MSG_LEN ; j++)
 8000956:	2300      	movs	r3, #0
 8000958:	607b      	str	r3, [r7, #4]
 800095a:	e00b      	b.n	8000974 <get_sms_msg+0x38>
		   {
			   sms_msg[j] = ptr[j];
 800095c:	687b      	ldr	r3, [r7, #4]
 800095e:	683a      	ldr	r2, [r7, #0]
 8000960:	4413      	add	r3, r2
 8000962:	7819      	ldrb	r1, [r3, #0]
 8000964:	4a09      	ldr	r2, [pc, #36]	; (800098c <get_sms_msg+0x50>)
 8000966:	687b      	ldr	r3, [r7, #4]
 8000968:	4413      	add	r3, r2
 800096a:	460a      	mov	r2, r1
 800096c:	701a      	strb	r2, [r3, #0]
		   for( int j = 0 ; j < SMS_MSG_LEN ; j++)
 800096e:	687b      	ldr	r3, [r7, #4]
 8000970:	3301      	adds	r3, #1
 8000972:	607b      	str	r3, [r7, #4]
 8000974:	687b      	ldr	r3, [r7, #4]
 8000976:	2b45      	cmp	r3, #69	; 0x45
 8000978:	ddf0      	ble.n	800095c <get_sms_msg+0x20>
		   }
	}

}
 800097a:	bf00      	nop
 800097c:	3708      	adds	r7, #8
 800097e:	46bd      	mov	sp, r7
 8000980:	bd80      	pop	{r7, pc}
 8000982:	bf00      	nop
 8000984:	08002c34 	.word	0x08002c34
 8000988:	200000cc 	.word	0x200000cc
 800098c:	20000194 	.word	0x20000194

08000990 <get_sender_number>:



void get_sender_number(void)
{
 8000990:	b580      	push	{r7, lr}
 8000992:	b082      	sub	sp, #8
 8000994:	af00      	add	r7, sp, #0
	char* ptr = NULL;
 8000996:	2300      	movs	r3, #0
 8000998:	603b      	str	r3, [r7, #0]

	ptr =  strstr(raw_msg,"+44");
 800099a:	490f      	ldr	r1, [pc, #60]	; (80009d8 <get_sender_number+0x48>)
 800099c:	480f      	ldr	r0, [pc, #60]	; (80009dc <get_sender_number+0x4c>)
 800099e:	f000 ff1e 	bl	80017de <strstr>
 80009a2:	6038      	str	r0, [r7, #0]

	if( ptr !=NULL )
 80009a4:	683b      	ldr	r3, [r7, #0]
 80009a6:	2b00      	cmp	r3, #0
 80009a8:	d011      	beq.n	80009ce <get_sender_number+0x3e>
	{
		   for( int j = 0 ; j < PHONE_NUM_LEN ; j++)
 80009aa:	2300      	movs	r3, #0
 80009ac:	607b      	str	r3, [r7, #4]
 80009ae:	e00b      	b.n	80009c8 <get_sender_number+0x38>
		   {
			   sender_number[j] = ptr[j];
 80009b0:	687b      	ldr	r3, [r7, #4]
 80009b2:	683a      	ldr	r2, [r7, #0]
 80009b4:	4413      	add	r3, r2
 80009b6:	7819      	ldrb	r1, [r3, #0]
 80009b8:	4a09      	ldr	r2, [pc, #36]	; (80009e0 <get_sender_number+0x50>)
 80009ba:	687b      	ldr	r3, [r7, #4]
 80009bc:	4413      	add	r3, r2
 80009be:	460a      	mov	r2, r1
 80009c0:	701a      	strb	r2, [r3, #0]
		   for( int j = 0 ; j < PHONE_NUM_LEN ; j++)
 80009c2:	687b      	ldr	r3, [r7, #4]
 80009c4:	3301      	adds	r3, #1
 80009c6:	607b      	str	r3, [r7, #4]
 80009c8:	687b      	ldr	r3, [r7, #4]
 80009ca:	2b0c      	cmp	r3, #12
 80009cc:	ddf0      	ble.n	80009b0 <get_sender_number+0x20>
		   }
	}

}
 80009ce:	bf00      	nop
 80009d0:	3708      	adds	r7, #8
 80009d2:	46bd      	mov	sp, r7
 80009d4:	bd80      	pop	{r7, pc}
 80009d6:	bf00      	nop
 80009d8:	08002c38 	.word	0x08002c38
 80009dc:	200000cc 	.word	0x200000cc
 80009e0:	200000bc 	.word	0x200000bc

080009e4 <a6_network_reg>:

static uint8_t a6_network_reg(void)
{
 80009e4:	b580      	push	{r7, lr}
 80009e6:	b082      	sub	sp, #8
 80009e8:	af00      	add	r7, sp, #0
	uint8_t num_of_try  = MAX_NUM_OF_TRY;
 80009ea:	230a      	movs	r3, #10
 80009ec:	71fb      	strb	r3, [r7, #7]
	wait_resp("ok\r\n");
 80009ee:	4812      	ldr	r0, [pc, #72]	; (8000a38 <a6_network_reg+0x54>)
 80009f0:	f000 f8a6 	bl	8000b40 <wait_resp>

	while(num_of_try)
 80009f4:	e015      	b.n	8000a22 <a6_network_reg+0x3e>
	{
		a6_send_cmd("AT+CREG=?\r\n");
 80009f6:	4811      	ldr	r0, [pc, #68]	; (8000a3c <a6_network_reg+0x58>)
 80009f8:	f000 f944 	bl	8000c84 <a6_send_cmd>
		systick_delay_ms(3000);
 80009fc:	f640 30b8 	movw	r0, #3000	; 0xbb8
 8000a00:	f7ff fd84 	bl	800050c <systick_delay_ms>

		if(is_response)
 8000a04:	4b0e      	ldr	r3, [pc, #56]	; (8000a40 <a6_network_reg+0x5c>)
 8000a06:	781b      	ldrb	r3, [r3, #0]
 8000a08:	b2db      	uxtb	r3, r3
 8000a0a:	2b00      	cmp	r3, #0
 8000a0c:	d006      	beq.n	8000a1c <a6_network_reg+0x38>
		{
			/*Success*/
			printf("Network registration status retrieved.....\n\r");
 8000a0e:	480d      	ldr	r0, [pc, #52]	; (8000a44 <a6_network_reg+0x60>)
 8000a10:	f000 fe96 	bl	8001740 <iprintf>
			flush_buffer();
 8000a14:	f000 f8e8 	bl	8000be8 <flush_buffer>
			return 1;
 8000a18:	2301      	movs	r3, #1
 8000a1a:	e009      	b.n	8000a30 <a6_network_reg+0x4c>
		}
		num_of_try--;
 8000a1c:	79fb      	ldrb	r3, [r7, #7]
 8000a1e:	3b01      	subs	r3, #1
 8000a20:	71fb      	strb	r3, [r7, #7]
	while(num_of_try)
 8000a22:	79fb      	ldrb	r3, [r7, #7]
 8000a24:	2b00      	cmp	r3, #0
 8000a26:	d1e6      	bne.n	80009f6 <a6_network_reg+0x12>
	}

	printf("ERR : Registration status retrieval error....\n\r");
 8000a28:	4807      	ldr	r0, [pc, #28]	; (8000a48 <a6_network_reg+0x64>)
 8000a2a:	f000 fe89 	bl	8001740 <iprintf>
	return 0;
 8000a2e:	2300      	movs	r3, #0

}
 8000a30:	4618      	mov	r0, r3
 8000a32:	3708      	adds	r7, #8
 8000a34:	46bd      	mov	sp, r7
 8000a36:	bd80      	pop	{r7, pc}
 8000a38:	08002a1c 	.word	0x08002a1c
 8000a3c:	08002c3c 	.word	0x08002c3c
 8000a40:	200000b1 	.word	0x200000b1
 8000a44:	08002c48 	.word	0x08002c48
 8000a48:	08002c78 	.word	0x08002c78

08000a4c <a6_module_name>:

static uint8_t a6_module_name(void)
{
 8000a4c:	b580      	push	{r7, lr}
 8000a4e:	b082      	sub	sp, #8
 8000a50:	af00      	add	r7, sp, #0
	uint8_t num_of_try  = MAX_NUM_OF_TRY;
 8000a52:	230a      	movs	r3, #10
 8000a54:	71fb      	strb	r3, [r7, #7]
	wait_resp("ok\r\n");
 8000a56:	4812      	ldr	r0, [pc, #72]	; (8000aa0 <a6_module_name+0x54>)
 8000a58:	f000 f872 	bl	8000b40 <wait_resp>

	while(num_of_try)
 8000a5c:	e015      	b.n	8000a8a <a6_module_name+0x3e>
	{
		a6_send_cmd("ATI\r\n");
 8000a5e:	4811      	ldr	r0, [pc, #68]	; (8000aa4 <a6_module_name+0x58>)
 8000a60:	f000 f910 	bl	8000c84 <a6_send_cmd>
		systick_delay_ms(3000);
 8000a64:	f640 30b8 	movw	r0, #3000	; 0xbb8
 8000a68:	f7ff fd50 	bl	800050c <systick_delay_ms>

		if(is_response)
 8000a6c:	4b0e      	ldr	r3, [pc, #56]	; (8000aa8 <a6_module_name+0x5c>)
 8000a6e:	781b      	ldrb	r3, [r3, #0]
 8000a70:	b2db      	uxtb	r3, r3
 8000a72:	2b00      	cmp	r3, #0
 8000a74:	d006      	beq.n	8000a84 <a6_module_name+0x38>
		{
			/*Success*/
			printf("Module name retrieved successfully.....\n\r");
 8000a76:	480d      	ldr	r0, [pc, #52]	; (8000aac <a6_module_name+0x60>)
 8000a78:	f000 fe62 	bl	8001740 <iprintf>
			flush_buffer();
 8000a7c:	f000 f8b4 	bl	8000be8 <flush_buffer>
			return 1;
 8000a80:	2301      	movs	r3, #1
 8000a82:	e009      	b.n	8000a98 <a6_module_name+0x4c>
		}
		num_of_try--;
 8000a84:	79fb      	ldrb	r3, [r7, #7]
 8000a86:	3b01      	subs	r3, #1
 8000a88:	71fb      	strb	r3, [r7, #7]
	while(num_of_try)
 8000a8a:	79fb      	ldrb	r3, [r7, #7]
 8000a8c:	2b00      	cmp	r3, #0
 8000a8e:	d1e6      	bne.n	8000a5e <a6_module_name+0x12>
	}

	printf("ERR : Module name  retrieval error....\n\r");
 8000a90:	4807      	ldr	r0, [pc, #28]	; (8000ab0 <a6_module_name+0x64>)
 8000a92:	f000 fe55 	bl	8001740 <iprintf>
	return 0;
 8000a96:	2300      	movs	r3, #0

}
 8000a98:	4618      	mov	r0, r3
 8000a9a:	3708      	adds	r7, #8
 8000a9c:	46bd      	mov	sp, r7
 8000a9e:	bd80      	pop	{r7, pc}
 8000aa0:	08002a1c 	.word	0x08002a1c
 8000aa4:	08002ca8 	.word	0x08002ca8
 8000aa8:	200000b1 	.word	0x200000b1
 8000aac:	08002cb0 	.word	0x08002cb0
 8000ab0:	08002cdc 	.word	0x08002cdc

08000ab4 <cpy_to_uart>:


/*Copy content of tx_fifo into debug uart*/
static void cpy_to_uart(void)
{
 8000ab4:	b580      	push	{r7, lr}
 8000ab6:	b082      	sub	sp, #8
 8000ab8:	af00      	add	r7, sp, #0
	char letter;

	/*Make sure transmit data register is empty and
	 * fifo has content*/
	while((USART2->SR  & SR_TXE) && tx_fifo_size() >0)
 8000aba:	e006      	b.n	8000aca <cpy_to_uart+0x16>
	{
		/*Get char from fifo*/
		tx_fifo_get(&letter);
 8000abc:	1dfb      	adds	r3, r7, #7
 8000abe:	4618      	mov	r0, r3
 8000ac0:	f000 f940 	bl	8000d44 <tx_fifo_get>

		/*Put into uart data register*/
		USART2->DR = letter;
 8000ac4:	79fa      	ldrb	r2, [r7, #7]
 8000ac6:	4b08      	ldr	r3, [pc, #32]	; (8000ae8 <cpy_to_uart+0x34>)
 8000ac8:	605a      	str	r2, [r3, #4]
	while((USART2->SR  & SR_TXE) && tx_fifo_size() >0)
 8000aca:	4b07      	ldr	r3, [pc, #28]	; (8000ae8 <cpy_to_uart+0x34>)
 8000acc:	681b      	ldr	r3, [r3, #0]
 8000ace:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000ad2:	2b00      	cmp	r3, #0
 8000ad4:	d004      	beq.n	8000ae0 <cpy_to_uart+0x2c>
 8000ad6:	f000 f95b 	bl	8000d90 <tx_fifo_size>
 8000ada:	4603      	mov	r3, r0
 8000adc:	2b00      	cmp	r3, #0
 8000ade:	d1ed      	bne.n	8000abc <cpy_to_uart+0x8>
	}

}
 8000ae0:	bf00      	nop
 8000ae2:	3708      	adds	r7, #8
 8000ae4:	46bd      	mov	sp, r7
 8000ae6:	bd80      	pop	{r7, pc}
 8000ae8:	40004400 	.word	0x40004400

08000aec <uart_output_char>:

/*Output uart character*/
static void uart_output_char(char data)
{
 8000aec:	b580      	push	{r7, lr}
 8000aee:	b082      	sub	sp, #8
 8000af0:	af00      	add	r7, sp, #0
 8000af2:	4603      	mov	r3, r0
 8000af4:	71fb      	strb	r3, [r7, #7]
     if(tx_fifo_put(data) == FIFOFAIL)
 8000af6:	79fb      	ldrb	r3, [r7, #7]
 8000af8:	4618      	mov	r0, r3
 8000afa:	f000 f8f7 	bl	8000cec <tx_fifo_put>
 8000afe:	4603      	mov	r3, r0
 8000b00:	2b00      	cmp	r3, #0
 8000b02:	d002      	beq.n	8000b0a <uart_output_char+0x1e>
     {
    	 return;
     }

     cpy_to_uart();
 8000b04:	f7ff ffd6 	bl	8000ab4 <cpy_to_uart>
 8000b08:	e000      	b.n	8000b0c <uart_output_char+0x20>
    	 return;
 8000b0a:	bf00      	nop
}
 8000b0c:	3708      	adds	r7, #8
 8000b0e:	46bd      	mov	sp, r7
 8000b10:	bd80      	pop	{r7, pc}

08000b12 <to_lower>:



static char to_lower(char letter)

{
 8000b12:	b480      	push	{r7}
 8000b14:	b083      	sub	sp, #12
 8000b16:	af00      	add	r7, sp, #0
 8000b18:	4603      	mov	r3, r0
 8000b1a:	71fb      	strb	r3, [r7, #7]
	if((letter >= 'A') && (letter <= 'Z'))
 8000b1c:	79fb      	ldrb	r3, [r7, #7]
 8000b1e:	2b40      	cmp	r3, #64	; 0x40
 8000b20:	d906      	bls.n	8000b30 <to_lower+0x1e>
 8000b22:	79fb      	ldrb	r3, [r7, #7]
 8000b24:	2b5a      	cmp	r3, #90	; 0x5a
 8000b26:	d803      	bhi.n	8000b30 <to_lower+0x1e>
	{
		letter |=0x20;
 8000b28:	79fb      	ldrb	r3, [r7, #7]
 8000b2a:	f043 0320 	orr.w	r3, r3, #32
 8000b2e:	71fb      	strb	r3, [r7, #7]
	}

	return letter;
 8000b30:	79fb      	ldrb	r3, [r7, #7]
}
 8000b32:	4618      	mov	r0, r3
 8000b34:	370c      	adds	r7, #12
 8000b36:	46bd      	mov	sp, r7
 8000b38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b3c:	4770      	bx	lr
	...

08000b40 <wait_resp>:


/*Initialize the string search in the rx data stream*/

static void wait_resp(char *pt)
{
 8000b40:	b580      	push	{r7, lr}
 8000b42:	b082      	sub	sp, #8
 8000b44:	af00      	add	r7, sp, #0
 8000b46:	6078      	str	r0, [r7, #4]
	strcpy(sub_str,pt);
 8000b48:	6879      	ldr	r1, [r7, #4]
 8000b4a:	4808      	ldr	r0, [pc, #32]	; (8000b6c <wait_resp+0x2c>)
 8000b4c:	f000 fe3f 	bl	80017ce <strcpy>
	search_idx 	= 0;
 8000b50:	4b07      	ldr	r3, [pc, #28]	; (8000b70 <wait_resp+0x30>)
 8000b52:	2200      	movs	r2, #0
 8000b54:	601a      	str	r2, [r3, #0]
	is_response = false;
 8000b56:	4b07      	ldr	r3, [pc, #28]	; (8000b74 <wait_resp+0x34>)
 8000b58:	2200      	movs	r2, #0
 8000b5a:	701a      	strb	r2, [r3, #0]
	searching 	= true;
 8000b5c:	4b06      	ldr	r3, [pc, #24]	; (8000b78 <wait_resp+0x38>)
 8000b5e:	2201      	movs	r2, #1
 8000b60:	701a      	strb	r2, [r3, #0]
}
 8000b62:	bf00      	nop
 8000b64:	3708      	adds	r7, #8
 8000b66:	46bd      	mov	sp, r7
 8000b68:	bd80      	pop	{r7, pc}
 8000b6a:	bf00      	nop
 8000b6c:	20000608 	.word	0x20000608
 8000b70:	200000b4 	.word	0x200000b4
 8000b74:	200000b1 	.word	0x200000b1
 8000b78:	200000b0 	.word	0x200000b0

08000b7c <search_check>:



/*Search for string in rx data stream*/
static void search_check(char letter)
{
 8000b7c:	b590      	push	{r4, r7, lr}
 8000b7e:	b083      	sub	sp, #12
 8000b80:	af00      	add	r7, sp, #0
 8000b82:	4603      	mov	r3, r0
 8000b84:	71fb      	strb	r3, [r7, #7]
	if(searching)
 8000b86:	4b14      	ldr	r3, [pc, #80]	; (8000bd8 <search_check+0x5c>)
 8000b88:	781b      	ldrb	r3, [r3, #0]
 8000b8a:	b2db      	uxtb	r3, r3
 8000b8c:	2b00      	cmp	r3, #0
 8000b8e:	d01f      	beq.n	8000bd0 <search_check+0x54>
	{
		/*Check if characters match*/
		if(sub_str[search_idx] == to_lower(letter))
 8000b90:	4b12      	ldr	r3, [pc, #72]	; (8000bdc <search_check+0x60>)
 8000b92:	681b      	ldr	r3, [r3, #0]
 8000b94:	4a12      	ldr	r2, [pc, #72]	; (8000be0 <search_check+0x64>)
 8000b96:	5cd4      	ldrb	r4, [r2, r3]
 8000b98:	79fb      	ldrb	r3, [r7, #7]
 8000b9a:	4618      	mov	r0, r3
 8000b9c:	f7ff ffb9 	bl	8000b12 <to_lower>
 8000ba0:	4603      	mov	r3, r0
 8000ba2:	429c      	cmp	r4, r3
 8000ba4:	d111      	bne.n	8000bca <search_check+0x4e>
		{
			search_idx++;
 8000ba6:	4b0d      	ldr	r3, [pc, #52]	; (8000bdc <search_check+0x60>)
 8000ba8:	681b      	ldr	r3, [r3, #0]
 8000baa:	3301      	adds	r3, #1
 8000bac:	4a0b      	ldr	r2, [pc, #44]	; (8000bdc <search_check+0x60>)
 8000bae:	6013      	str	r3, [r2, #0]

			/* Check if end of string */
			if(sub_str[search_idx] == 0)
 8000bb0:	4b0a      	ldr	r3, [pc, #40]	; (8000bdc <search_check+0x60>)
 8000bb2:	681b      	ldr	r3, [r3, #0]
 8000bb4:	4a0a      	ldr	r2, [pc, #40]	; (8000be0 <search_check+0x64>)
 8000bb6:	5cd3      	ldrb	r3, [r2, r3]
 8000bb8:	2b00      	cmp	r3, #0
 8000bba:	d109      	bne.n	8000bd0 <search_check+0x54>
			{
				is_response =  true;
 8000bbc:	4b09      	ldr	r3, [pc, #36]	; (8000be4 <search_check+0x68>)
 8000bbe:	2201      	movs	r2, #1
 8000bc0:	701a      	strb	r2, [r3, #0]
				searching   =  false;
 8000bc2:	4b05      	ldr	r3, [pc, #20]	; (8000bd8 <search_check+0x5c>)
 8000bc4:	2200      	movs	r2, #0
 8000bc6:	701a      	strb	r2, [r3, #0]
		{
			/*Start over*/
			search_idx = 0;
		}
	}
}
 8000bc8:	e002      	b.n	8000bd0 <search_check+0x54>
			search_idx = 0;
 8000bca:	4b04      	ldr	r3, [pc, #16]	; (8000bdc <search_check+0x60>)
 8000bcc:	2200      	movs	r2, #0
 8000bce:	601a      	str	r2, [r3, #0]
}
 8000bd0:	bf00      	nop
 8000bd2:	370c      	adds	r7, #12
 8000bd4:	46bd      	mov	sp, r7
 8000bd6:	bd90      	pop	{r4, r7, pc}
 8000bd8:	200000b0 	.word	0x200000b0
 8000bdc:	200000b4 	.word	0x200000b4
 8000be0:	20000608 	.word	0x20000608
 8000be4:	200000b1 	.word	0x200000b1

08000be8 <flush_buffer>:

 void flush_buffer(void)
{
 8000be8:	b480      	push	{r7}
 8000bea:	b083      	sub	sp, #12
 8000bec:	af00      	add	r7, sp, #0
	itr = 0;
 8000bee:	4b0c      	ldr	r3, [pc, #48]	; (8000c20 <flush_buffer+0x38>)
 8000bf0:	2200      	movs	r2, #0
 8000bf2:	601a      	str	r2, [r3, #0]

	for(int i =0 ;i <TEMP_BUFF_SIZE; i++)
 8000bf4:	2300      	movs	r3, #0
 8000bf6:	607b      	str	r3, [r7, #4]
 8000bf8:	e007      	b.n	8000c0a <flush_buffer+0x22>
	{
		temp_buffer[i] = '\0';
 8000bfa:	4a0a      	ldr	r2, [pc, #40]	; (8000c24 <flush_buffer+0x3c>)
 8000bfc:	687b      	ldr	r3, [r7, #4]
 8000bfe:	4413      	add	r3, r2
 8000c00:	2200      	movs	r2, #0
 8000c02:	701a      	strb	r2, [r3, #0]
	for(int i =0 ;i <TEMP_BUFF_SIZE; i++)
 8000c04:	687b      	ldr	r3, [r7, #4]
 8000c06:	3301      	adds	r3, #1
 8000c08:	607b      	str	r3, [r7, #4]
 8000c0a:	687b      	ldr	r3, [r7, #4]
 8000c0c:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
 8000c10:	dbf3      	blt.n	8000bfa <flush_buffer+0x12>
	}

}
 8000c12:	bf00      	nop
 8000c14:	bf00      	nop
 8000c16:	370c      	adds	r7, #12
 8000c18:	46bd      	mov	sp, r7
 8000c1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c1e:	4770      	bx	lr
 8000c20:	200000b8 	.word	0x200000b8
 8000c24:	20000628 	.word	0x20000628

08000c28 <a6_process_data>:

static void a6_process_data(void)
{
 8000c28:	b580      	push	{r7, lr}
 8000c2a:	b082      	sub	sp, #8
 8000c2c:	af00      	add	r7, sp, #0
	char letter;

	/*Check if there is new data in data register*/
	if(USART1->SR & SR_RXNE)
 8000c2e:	4b11      	ldr	r3, [pc, #68]	; (8000c74 <a6_process_data+0x4c>)
 8000c30:	681b      	ldr	r3, [r3, #0]
 8000c32:	f003 0320 	and.w	r3, r3, #32
 8000c36:	2b00      	cmp	r3, #0
 8000c38:	d018      	beq.n	8000c6c <a6_process_data+0x44>
	{
		/*Store data from a6 uart data register to local variable*/
       letter  =  USART1->DR;
 8000c3a:	4b0e      	ldr	r3, [pc, #56]	; (8000c74 <a6_process_data+0x4c>)
 8000c3c:	685b      	ldr	r3, [r3, #4]
 8000c3e:	71fb      	strb	r3, [r7, #7]
       temp_buffer[itr++] = letter;
 8000c40:	4b0d      	ldr	r3, [pc, #52]	; (8000c78 <a6_process_data+0x50>)
 8000c42:	681b      	ldr	r3, [r3, #0]
 8000c44:	1c5a      	adds	r2, r3, #1
 8000c46:	490c      	ldr	r1, [pc, #48]	; (8000c78 <a6_process_data+0x50>)
 8000c48:	600a      	str	r2, [r1, #0]
 8000c4a:	490c      	ldr	r1, [pc, #48]	; (8000c7c <a6_process_data+0x54>)
 8000c4c:	79fa      	ldrb	r2, [r7, #7]
 8000c4e:	54ca      	strb	r2, [r1, r3]

       /*Print data from a6 uart data register to debug uart, meaning, your computer */
       uart_output_char(letter);
 8000c50:	79fb      	ldrb	r3, [r7, #7]
 8000c52:	4618      	mov	r0, r3
 8000c54:	f7ff ff4a 	bl	8000aec <uart_output_char>


       /*Check for response*/
       search_check(letter);
 8000c58:	79fb      	ldrb	r3, [r7, #7]
 8000c5a:	4618      	mov	r0, r3
 8000c5c:	f7ff ff8e 	bl	8000b7c <search_check>

       /*Check if SMS*/
       SMS_NOTIF = a6_is_sms();
 8000c60:	f7ff fe2a 	bl	80008b8 <a6_is_sms>
 8000c64:	4603      	mov	r3, r0
 8000c66:	461a      	mov	r2, r3
 8000c68:	4b05      	ldr	r3, [pc, #20]	; (8000c80 <a6_process_data+0x58>)
 8000c6a:	701a      	strb	r2, [r3, #0]


	}

}
 8000c6c:	bf00      	nop
 8000c6e:	3708      	adds	r7, #8
 8000c70:	46bd      	mov	sp, r7
 8000c72:	bd80      	pop	{r7, pc}
 8000c74:	40011000 	.word	0x40011000
 8000c78:	200000b8 	.word	0x200000b8
 8000c7c:	20000628 	.word	0x20000628
 8000c80:	200001da 	.word	0x200001da

08000c84 <a6_send_cmd>:


/*Send command to a6*/
static void a6_send_cmd(const char * cmd)
{
 8000c84:	b580      	push	{r7, lr}
 8000c86:	b084      	sub	sp, #16
 8000c88:	af00      	add	r7, sp, #0
 8000c8a:	6078      	str	r0, [r7, #4]
	int index = 0;
 8000c8c:	2300      	movs	r3, #0
 8000c8e:	60fb      	str	r3, [r7, #12]

	while(cmd[index] != 0)
 8000c90:	e009      	b.n	8000ca6 <a6_send_cmd+0x22>
	{
		a6_uart_write_char(cmd[index++]);
 8000c92:	68fb      	ldr	r3, [r7, #12]
 8000c94:	1c5a      	adds	r2, r3, #1
 8000c96:	60fa      	str	r2, [r7, #12]
 8000c98:	461a      	mov	r2, r3
 8000c9a:	687b      	ldr	r3, [r7, #4]
 8000c9c:	4413      	add	r3, r2
 8000c9e:	781b      	ldrb	r3, [r3, #0]
 8000ca0:	4618      	mov	r0, r3
 8000ca2:	f7ff fbef 	bl	8000484 <a6_uart_write_char>
	while(cmd[index] != 0)
 8000ca6:	68fb      	ldr	r3, [r7, #12]
 8000ca8:	687a      	ldr	r2, [r7, #4]
 8000caa:	4413      	add	r3, r2
 8000cac:	781b      	ldrb	r3, [r3, #0]
 8000cae:	2b00      	cmp	r3, #0
 8000cb0:	d1ef      	bne.n	8000c92 <a6_send_cmd+0xe>
	}
}
 8000cb2:	bf00      	nop
 8000cb4:	bf00      	nop
 8000cb6:	3710      	adds	r7, #16
 8000cb8:	46bd      	mov	sp, r7
 8000cba:	bd80      	pop	{r7, pc}

08000cbc <USART1_IRQHandler>:

void USART1_IRQHandler(void)
{
 8000cbc:	b580      	push	{r7, lr}
 8000cbe:	af00      	add	r7, sp, #0

	a6_process_data();
 8000cc0:	f7ff ffb2 	bl	8000c28 <a6_process_data>
}
 8000cc4:	bf00      	nop
 8000cc6:	bd80      	pop	{r7, pc}

08000cc8 <tx_fifo_init>:


/*Initialize tx fifo*/

void tx_fifo_init(void)
{
 8000cc8:	b480      	push	{r7}
 8000cca:	af00      	add	r7, sp, #0
	tx_put_itr = 0;
 8000ccc:	4b05      	ldr	r3, [pc, #20]	; (8000ce4 <tx_fifo_init+0x1c>)
 8000cce:	2200      	movs	r2, #0
 8000cd0:	601a      	str	r2, [r3, #0]
	tx_get_itr = 0;
 8000cd2:	4b05      	ldr	r3, [pc, #20]	; (8000ce8 <tx_fifo_init+0x20>)
 8000cd4:	2200      	movs	r2, #0
 8000cd6:	601a      	str	r2, [r3, #0]
}
 8000cd8:	bf00      	nop
 8000cda:	46bd      	mov	sp, r7
 8000cdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ce0:	4770      	bx	lr
 8000ce2:	bf00      	nop
 8000ce4:	20000760 	.word	0x20000760
 8000ce8:	2000075c 	.word	0x2000075c

08000cec <tx_fifo_put>:

/*Put data into tx fifo*/

uint8_t tx_fifo_put(tx_dataType data)
{
 8000cec:	b480      	push	{r7}
 8000cee:	b083      	sub	sp, #12
 8000cf0:	af00      	add	r7, sp, #0
 8000cf2:	4603      	mov	r3, r0
 8000cf4:	71fb      	strb	r3, [r7, #7]

	/*Check if fifo is full*/
	if((tx_put_itr - tx_get_itr) & ~(TXFIFOSIZE -1))
 8000cf6:	4b10      	ldr	r3, [pc, #64]	; (8000d38 <tx_fifo_put+0x4c>)
 8000cf8:	681a      	ldr	r2, [r3, #0]
 8000cfa:	4b10      	ldr	r3, [pc, #64]	; (8000d3c <tx_fifo_put+0x50>)
 8000cfc:	681b      	ldr	r3, [r3, #0]
 8000cfe:	1ad3      	subs	r3, r2, r3
 8000d00:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8000d04:	f023 0303 	bic.w	r3, r3, #3
 8000d08:	2b00      	cmp	r3, #0
 8000d0a:	d001      	beq.n	8000d10 <tx_fifo_put+0x24>
	{
		/*fifo is full*/
		return (TXFAIL);
 8000d0c:	2300      	movs	r3, #0
 8000d0e:	e00c      	b.n	8000d2a <tx_fifo_put+0x3e>
	}
	/*Put data into fifo*/
	TX_FIFO[tx_put_itr & (TXFIFOSIZE-1)] =  data;
 8000d10:	4b09      	ldr	r3, [pc, #36]	; (8000d38 <tx_fifo_put+0x4c>)
 8000d12:	681b      	ldr	r3, [r3, #0]
 8000d14:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8000d18:	4909      	ldr	r1, [pc, #36]	; (8000d40 <tx_fifo_put+0x54>)
 8000d1a:	79fa      	ldrb	r2, [r7, #7]
 8000d1c:	54ca      	strb	r2, [r1, r3]

	/*Increment itr*/
	tx_put_itr++;
 8000d1e:	4b06      	ldr	r3, [pc, #24]	; (8000d38 <tx_fifo_put+0x4c>)
 8000d20:	681b      	ldr	r3, [r3, #0]
 8000d22:	3301      	adds	r3, #1
 8000d24:	4a04      	ldr	r2, [pc, #16]	; (8000d38 <tx_fifo_put+0x4c>)
 8000d26:	6013      	str	r3, [r2, #0]

	return(TXSUCCESS);
 8000d28:	2301      	movs	r3, #1
}
 8000d2a:	4618      	mov	r0, r3
 8000d2c:	370c      	adds	r7, #12
 8000d2e:	46bd      	mov	sp, r7
 8000d30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d34:	4770      	bx	lr
 8000d36:	bf00      	nop
 8000d38:	20000760 	.word	0x20000760
 8000d3c:	2000075c 	.word	0x2000075c
 8000d40:	200001dc 	.word	0x200001dc

08000d44 <tx_fifo_get>:

uint8_t tx_fifo_get(tx_dataType *pdata)
{
 8000d44:	b480      	push	{r7}
 8000d46:	b083      	sub	sp, #12
 8000d48:	af00      	add	r7, sp, #0
 8000d4a:	6078      	str	r0, [r7, #4]
   /*Check if fifo is empty*/
	if(tx_put_itr == tx_get_itr)
 8000d4c:	4b0d      	ldr	r3, [pc, #52]	; (8000d84 <tx_fifo_get+0x40>)
 8000d4e:	681a      	ldr	r2, [r3, #0]
 8000d50:	4b0d      	ldr	r3, [pc, #52]	; (8000d88 <tx_fifo_get+0x44>)
 8000d52:	681b      	ldr	r3, [r3, #0]
 8000d54:	429a      	cmp	r2, r3
 8000d56:	d101      	bne.n	8000d5c <tx_fifo_get+0x18>
	{
		/*fifo empty*/
		return (TXFAIL);
 8000d58:	2300      	movs	r3, #0
 8000d5a:	e00d      	b.n	8000d78 <tx_fifo_get+0x34>
	}

	/*Get the data*/
	*pdata =  TX_FIFO[tx_get_itr & (TXFIFOSIZE - 1)];
 8000d5c:	4b0a      	ldr	r3, [pc, #40]	; (8000d88 <tx_fifo_get+0x44>)
 8000d5e:	681b      	ldr	r3, [r3, #0]
 8000d60:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8000d64:	4a09      	ldr	r2, [pc, #36]	; (8000d8c <tx_fifo_get+0x48>)
 8000d66:	5cd2      	ldrb	r2, [r2, r3]
 8000d68:	687b      	ldr	r3, [r7, #4]
 8000d6a:	701a      	strb	r2, [r3, #0]

	/*Increment the itr*/
	tx_get_itr++;
 8000d6c:	4b06      	ldr	r3, [pc, #24]	; (8000d88 <tx_fifo_get+0x44>)
 8000d6e:	681b      	ldr	r3, [r3, #0]
 8000d70:	3301      	adds	r3, #1
 8000d72:	4a05      	ldr	r2, [pc, #20]	; (8000d88 <tx_fifo_get+0x44>)
 8000d74:	6013      	str	r3, [r2, #0]

	return (TXSUCCESS);
 8000d76:	2301      	movs	r3, #1
}
 8000d78:	4618      	mov	r0, r3
 8000d7a:	370c      	adds	r7, #12
 8000d7c:	46bd      	mov	sp, r7
 8000d7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d82:	4770      	bx	lr
 8000d84:	20000760 	.word	0x20000760
 8000d88:	2000075c 	.word	0x2000075c
 8000d8c:	200001dc 	.word	0x200001dc

08000d90 <tx_fifo_size>:


uint32_t tx_fifo_size(void)
{
 8000d90:	b480      	push	{r7}
 8000d92:	af00      	add	r7, sp, #0
	return (uint32_t)(tx_put_itr -  tx_get_itr);
 8000d94:	4b04      	ldr	r3, [pc, #16]	; (8000da8 <tx_fifo_size+0x18>)
 8000d96:	681a      	ldr	r2, [r3, #0]
 8000d98:	4b04      	ldr	r3, [pc, #16]	; (8000dac <tx_fifo_size+0x1c>)
 8000d9a:	681b      	ldr	r3, [r3, #0]
 8000d9c:	1ad3      	subs	r3, r2, r3
}
 8000d9e:	4618      	mov	r0, r3
 8000da0:	46bd      	mov	sp, r7
 8000da2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000da6:	4770      	bx	lr
 8000da8:	20000760 	.word	0x20000760
 8000dac:	2000075c 	.word	0x2000075c

08000db0 <rx_fifo_init>:


/*Initialize rx fifo*/

void rx_fifo_init(void)
{
 8000db0:	b480      	push	{r7}
 8000db2:	af00      	add	r7, sp, #0
	rx_put_itr = 0;
 8000db4:	4b05      	ldr	r3, [pc, #20]	; (8000dcc <rx_fifo_init+0x1c>)
 8000db6:	2200      	movs	r2, #0
 8000db8:	601a      	str	r2, [r3, #0]
	rx_get_itr = 0;
 8000dba:	4b05      	ldr	r3, [pc, #20]	; (8000dd0 <rx_fifo_init+0x20>)
 8000dbc:	2200      	movs	r2, #0
 8000dbe:	601a      	str	r2, [r3, #0]
}
 8000dc0:	bf00      	nop
 8000dc2:	46bd      	mov	sp, r7
 8000dc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dc8:	4770      	bx	lr
 8000dca:	bf00      	nop
 8000dcc:	20000754 	.word	0x20000754
 8000dd0:	20000758 	.word	0x20000758

08000dd4 <light_init>:
#define CR2_SWSTART (1U<<30)
#define SR_EOC		(1U<<1)


void light_init(void)
{
 8000dd4:	b480      	push	{r7}
 8000dd6:	af00      	add	r7, sp, #0
	/*Enable clock access to GPIOA*/
	RCC->AHB1ENR |=GPIOAEN;
 8000dd8:	4b0b      	ldr	r3, [pc, #44]	; (8000e08 <light_init+0x34>)
 8000dda:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ddc:	4a0a      	ldr	r2, [pc, #40]	; (8000e08 <light_init+0x34>)
 8000dde:	f043 0301 	orr.w	r3, r3, #1
 8000de2:	6313      	str	r3, [r2, #48]	; 0x30

	/*Set PA5 as output*/
	GPIOA->MODER |=(1U<<10);
 8000de4:	4b09      	ldr	r3, [pc, #36]	; (8000e0c <light_init+0x38>)
 8000de6:	681b      	ldr	r3, [r3, #0]
 8000de8:	4a08      	ldr	r2, [pc, #32]	; (8000e0c <light_init+0x38>)
 8000dea:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000dee:	6013      	str	r3, [r2, #0]
	GPIOA->MODER &=~(1U<<11);
 8000df0:	4b06      	ldr	r3, [pc, #24]	; (8000e0c <light_init+0x38>)
 8000df2:	681b      	ldr	r3, [r3, #0]
 8000df4:	4a05      	ldr	r2, [pc, #20]	; (8000e0c <light_init+0x38>)
 8000df6:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8000dfa:	6013      	str	r3, [r2, #0]
}
 8000dfc:	bf00      	nop
 8000dfe:	46bd      	mov	sp, r7
 8000e00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e04:	4770      	bx	lr
 8000e06:	bf00      	nop
 8000e08:	40023800 	.word	0x40023800
 8000e0c:	40020000 	.word	0x40020000

08000e10 <light_on>:



void light_on(void)
{
 8000e10:	b480      	push	{r7}
 8000e12:	af00      	add	r7, sp, #0
	/*Set PA5 output to high*/
	GPIOA->ODR |=(1U<<5);
 8000e14:	4b05      	ldr	r3, [pc, #20]	; (8000e2c <light_on+0x1c>)
 8000e16:	695b      	ldr	r3, [r3, #20]
 8000e18:	4a04      	ldr	r2, [pc, #16]	; (8000e2c <light_on+0x1c>)
 8000e1a:	f043 0320 	orr.w	r3, r3, #32
 8000e1e:	6153      	str	r3, [r2, #20]
}
 8000e20:	bf00      	nop
 8000e22:	46bd      	mov	sp, r7
 8000e24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e28:	4770      	bx	lr
 8000e2a:	bf00      	nop
 8000e2c:	40020000 	.word	0x40020000

08000e30 <light_off>:


void light_off(void)
{
 8000e30:	b480      	push	{r7}
 8000e32:	af00      	add	r7, sp, #0
	/*Set PA5 output to low*/
	GPIOA->ODR &=~(1U<<5);
 8000e34:	4b05      	ldr	r3, [pc, #20]	; (8000e4c <light_off+0x1c>)
 8000e36:	695b      	ldr	r3, [r3, #20]
 8000e38:	4a04      	ldr	r2, [pc, #16]	; (8000e4c <light_off+0x1c>)
 8000e3a:	f023 0320 	bic.w	r3, r3, #32
 8000e3e:	6153      	str	r3, [r2, #20]
}
 8000e40:	bf00      	nop
 8000e42:	46bd      	mov	sp, r7
 8000e44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e48:	4770      	bx	lr
 8000e4a:	bf00      	nop
 8000e4c:	40020000 	.word	0x40020000

08000e50 <button_init>:



void button_init(void)
{
 8000e50:	b480      	push	{r7}
 8000e52:	af00      	add	r7, sp, #0
	/*Enable clock access GPIOC*/
	RCC->AHB1ENR |= GPIOCEN;
 8000e54:	4b0b      	ldr	r3, [pc, #44]	; (8000e84 <button_init+0x34>)
 8000e56:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e58:	4a0a      	ldr	r2, [pc, #40]	; (8000e84 <button_init+0x34>)
 8000e5a:	f043 0304 	orr.w	r3, r3, #4
 8000e5e:	6313      	str	r3, [r2, #48]	; 0x30

	/*Set PC13 to input*/
	GPIOC->MODER &=~(1U<<26);
 8000e60:	4b09      	ldr	r3, [pc, #36]	; (8000e88 <button_init+0x38>)
 8000e62:	681b      	ldr	r3, [r3, #0]
 8000e64:	4a08      	ldr	r2, [pc, #32]	; (8000e88 <button_init+0x38>)
 8000e66:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8000e6a:	6013      	str	r3, [r2, #0]
	GPIOC->MODER &=~(1U<<27);
 8000e6c:	4b06      	ldr	r3, [pc, #24]	; (8000e88 <button_init+0x38>)
 8000e6e:	681b      	ldr	r3, [r3, #0]
 8000e70:	4a05      	ldr	r2, [pc, #20]	; (8000e88 <button_init+0x38>)
 8000e72:	f023 6300 	bic.w	r3, r3, #134217728	; 0x8000000
 8000e76:	6013      	str	r3, [r2, #0]
}
 8000e78:	bf00      	nop
 8000e7a:	46bd      	mov	sp, r7
 8000e7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e80:	4770      	bx	lr
 8000e82:	bf00      	nop
 8000e84:	40023800 	.word	0x40023800
 8000e88:	40020800 	.word	0x40020800

08000e8c <get_btn_state>:


bool get_btn_state(void)
{
 8000e8c:	b480      	push	{r7}
 8000e8e:	af00      	add	r7, sp, #0

	/*Note :  BTN is active low*/

	/*Check if BTN is pressed*/
	if(GPIOC->IDR & BTN_PIN)
 8000e90:	4b06      	ldr	r3, [pc, #24]	; (8000eac <get_btn_state+0x20>)
 8000e92:	691b      	ldr	r3, [r3, #16]
 8000e94:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8000e98:	2b00      	cmp	r3, #0
 8000e9a:	d001      	beq.n	8000ea0 <get_btn_state+0x14>
	{
		return false;
 8000e9c:	2300      	movs	r3, #0
 8000e9e:	e000      	b.n	8000ea2 <get_btn_state+0x16>
	}
	else
	{
		return true;
 8000ea0:	2301      	movs	r3, #1
	}

}
 8000ea2:	4618      	mov	r0, r3
 8000ea4:	46bd      	mov	sp, r7
 8000ea6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eaa:	4770      	bx	lr
 8000eac:	40020800 	.word	0x40020800

08000eb0 <pa1_adc_init>:


void pa1_adc_init(void)
{
 8000eb0:	b480      	push	{r7}
 8000eb2:	af00      	add	r7, sp, #0
	/***Configure the ADC GPIO pin****/
	/*Enable clock access to GPIOA*/
	RCC->AHB1ENR |=GPIOAEN;
 8000eb4:	4b14      	ldr	r3, [pc, #80]	; (8000f08 <pa1_adc_init+0x58>)
 8000eb6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000eb8:	4a13      	ldr	r2, [pc, #76]	; (8000f08 <pa1_adc_init+0x58>)
 8000eba:	f043 0301 	orr.w	r3, r3, #1
 8000ebe:	6313      	str	r3, [r2, #48]	; 0x30

	/*Set the mode of PA1 to analog*/
	GPIOA->MODER |=(1U<<2);
 8000ec0:	4b12      	ldr	r3, [pc, #72]	; (8000f0c <pa1_adc_init+0x5c>)
 8000ec2:	681b      	ldr	r3, [r3, #0]
 8000ec4:	4a11      	ldr	r2, [pc, #68]	; (8000f0c <pa1_adc_init+0x5c>)
 8000ec6:	f043 0304 	orr.w	r3, r3, #4
 8000eca:	6013      	str	r3, [r2, #0]
	GPIOA->MODER |=(1U<<3);
 8000ecc:	4b0f      	ldr	r3, [pc, #60]	; (8000f0c <pa1_adc_init+0x5c>)
 8000ece:	681b      	ldr	r3, [r3, #0]
 8000ed0:	4a0e      	ldr	r2, [pc, #56]	; (8000f0c <pa1_adc_init+0x5c>)
 8000ed2:	f043 0308 	orr.w	r3, r3, #8
 8000ed6:	6013      	str	r3, [r2, #0]

	/***Configure the ADC module***/
	/*Enable clock access to ADC module*/
	RCC->APB2ENR |=ADC1EN;
 8000ed8:	4b0b      	ldr	r3, [pc, #44]	; (8000f08 <pa1_adc_init+0x58>)
 8000eda:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000edc:	4a0a      	ldr	r2, [pc, #40]	; (8000f08 <pa1_adc_init+0x58>)
 8000ede:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000ee2:	6453      	str	r3, [r2, #68]	; 0x44

	/*Conversion sequence start*/
	ADC1->SQR3 = ADC_CH1;
 8000ee4:	4b0a      	ldr	r3, [pc, #40]	; (8000f10 <pa1_adc_init+0x60>)
 8000ee6:	2201      	movs	r2, #1
 8000ee8:	635a      	str	r2, [r3, #52]	; 0x34

	/*Conversion sequence length*/
	ADC1->SQR1 = ADC_SEQ_LEN_1;
 8000eea:	4b09      	ldr	r3, [pc, #36]	; (8000f10 <pa1_adc_init+0x60>)
 8000eec:	2200      	movs	r2, #0
 8000eee:	62da      	str	r2, [r3, #44]	; 0x2c

	/*Enable ADC module*/
	ADC1->CR2 |=CR2_ADON;
 8000ef0:	4b07      	ldr	r3, [pc, #28]	; (8000f10 <pa1_adc_init+0x60>)
 8000ef2:	689b      	ldr	r3, [r3, #8]
 8000ef4:	4a06      	ldr	r2, [pc, #24]	; (8000f10 <pa1_adc_init+0x60>)
 8000ef6:	f043 0301 	orr.w	r3, r3, #1
 8000efa:	6093      	str	r3, [r2, #8]
}
 8000efc:	bf00      	nop
 8000efe:	46bd      	mov	sp, r7
 8000f00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f04:	4770      	bx	lr
 8000f06:	bf00      	nop
 8000f08:	40023800 	.word	0x40023800
 8000f0c:	40020000 	.word	0x40020000
 8000f10:	40012000 	.word	0x40012000

08000f14 <start_conversion>:



void start_conversion(void)
{
 8000f14:	b480      	push	{r7}
 8000f16:	af00      	add	r7, sp, #0
	/*Enable continuous conversion*/
	ADC1->CR2 |=CR2_CONT;
 8000f18:	4b08      	ldr	r3, [pc, #32]	; (8000f3c <start_conversion+0x28>)
 8000f1a:	689b      	ldr	r3, [r3, #8]
 8000f1c:	4a07      	ldr	r2, [pc, #28]	; (8000f3c <start_conversion+0x28>)
 8000f1e:	f043 0302 	orr.w	r3, r3, #2
 8000f22:	6093      	str	r3, [r2, #8]

	/*Start ADC conversion*/
	ADC1->CR2 |=CR2_SWSTART;
 8000f24:	4b05      	ldr	r3, [pc, #20]	; (8000f3c <start_conversion+0x28>)
 8000f26:	689b      	ldr	r3, [r3, #8]
 8000f28:	4a04      	ldr	r2, [pc, #16]	; (8000f3c <start_conversion+0x28>)
 8000f2a:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8000f2e:	6093      	str	r3, [r2, #8]
}
 8000f30:	bf00      	nop
 8000f32:	46bd      	mov	sp, r7
 8000f34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f38:	4770      	bx	lr
 8000f3a:	bf00      	nop
 8000f3c:	40012000 	.word	0x40012000

08000f40 <adc_read>:

uint32_t adc_read(void)
{
 8000f40:	b480      	push	{r7}
 8000f42:	af00      	add	r7, sp, #0
	/*Wait for conversion to be complete*/
	while(!(ADC1->SR & SR_EOC)){}
 8000f44:	bf00      	nop
 8000f46:	4b06      	ldr	r3, [pc, #24]	; (8000f60 <adc_read+0x20>)
 8000f48:	681b      	ldr	r3, [r3, #0]
 8000f4a:	f003 0302 	and.w	r3, r3, #2
 8000f4e:	2b00      	cmp	r3, #0
 8000f50:	d0f9      	beq.n	8000f46 <adc_read+0x6>

	/*Read converted results*/
	return (ADC1->DR);
 8000f52:	4b03      	ldr	r3, [pc, #12]	; (8000f60 <adc_read+0x20>)
 8000f54:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 8000f56:	4618      	mov	r0, r3
 8000f58:	46bd      	mov	sp, r7
 8000f5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f5e:	4770      	bx	lr
 8000f60:	40012000 	.word	0x40012000

08000f64 <main>:
uint8_t sensor_msg[RTC_BUFF_LEN] = {0};

uint32_t prev_time, curr_time;

int main()
{
 8000f64:	b580      	push	{r7, lr}
 8000f66:	af00      	add	r7, sp, #0

	debug_uart_init();
 8000f68:	f7ff f996 	bl	8000298 <debug_uart_init>
	a6_uart_init();
 8000f6c:	f7ff fa0c 	bl	8000388 <a6_uart_init>
	light_init();
 8000f70:	f7ff ff30 	bl	8000dd4 <light_init>
	button_init();
 8000f74:	f7ff ff6c 	bl	8000e50 <button_init>
	pa1_adc_init();
 8000f78:	f7ff ff9a 	bl	8000eb0 <pa1_adc_init>

	start_conversion();
 8000f7c:	f7ff ffca 	bl	8000f14 <start_conversion>

	a6_module_init();
 8000f80:	f7ff fb0c 	bl	800059c <a6_module_init>

	a6_set_sms_format_to_text();
 8000f84:	f7ff fb30 	bl	80005e8 <a6_set_sms_format_to_text>

	/*Delete all received messages*/
	a6_delete_all_sms();
 8000f88:	f7ff fbe2 	bl	8000750 <a6_delete_all_sms>

	rtc_init();
 8000f8c:	f000 f8ee 	bl	800116c <rtc_init>
	rtc_alarm_init();
 8000f90:	f000 f946 	bl	8001220 <rtc_alarm_init>

	prev_time = rtc_time_get_minute();
 8000f94:	f000 fac6 	bl	8001524 <rtc_time_get_minute>
 8000f98:	4603      	mov	r3, r0
 8000f9a:	4a23      	ldr	r2, [pc, #140]	; (8001028 <main+0xc4>)
 8000f9c:	6013      	str	r3, [r2, #0]

	while(1)
	{

		/*Read sensor*/
		sensor_value =  adc_read();
 8000f9e:	f7ff ffcf 	bl	8000f40 <adc_read>
 8000fa2:	4603      	mov	r3, r0
 8000fa4:	4a21      	ldr	r2, [pc, #132]	; (800102c <main+0xc8>)
 8000fa6:	6013      	str	r3, [r2, #0]

		/*Get notifications*/
		poll_for_notifs();
 8000fa8:	f000 f876 	bl	8001098 <poll_for_notifs>

		if(CALL_NOTIF)
 8000fac:	4b20      	ldr	r3, [pc, #128]	; (8001030 <main+0xcc>)
 8000fae:	781b      	ldrb	r3, [r3, #0]
 8000fb0:	2b00      	cmp	r3, #0
 8000fb2:	d004      	beq.n	8000fbe <main+0x5a>
		 {
			light_on();
 8000fb4:	f7ff ff2c 	bl	8000e10 <light_on>
			CALL_NOTIF = 0;
 8000fb8:	4b1d      	ldr	r3, [pc, #116]	; (8001030 <main+0xcc>)
 8000fba:	2200      	movs	r2, #0
 8000fbc:	701a      	strb	r2, [r3, #0]

		 }

		if(SMS_NOTIF)
 8000fbe:	4b1d      	ldr	r3, [pc, #116]	; (8001034 <main+0xd0>)
 8000fc0:	781b      	ldrb	r3, [r3, #0]
 8000fc2:	2b00      	cmp	r3, #0
 8000fc4:	d00a      	beq.n	8000fdc <main+0x78>
         {
        	 get_raw_sms();
 8000fc6:	f7ff fc8f 	bl	80008e8 <get_raw_sms>
        	 get_sms_msg();
 8000fca:	f7ff fcb7 	bl	800093c <get_sms_msg>
        	 get_sender_number();
 8000fce:	f7ff fcdf 	bl	8000990 <get_sender_number>

        	 /*Process command*/
        	 process_cmd();
 8000fd2:	f000 f83b 	bl	800104c <process_cmd>

        	 SMS_NOTIF = 0;
 8000fd6:	4b17      	ldr	r3, [pc, #92]	; (8001034 <main+0xd0>)
 8000fd8:	2200      	movs	r2, #0
 8000fda:	701a      	strb	r2, [r3, #0]
         }

		/*Send SMS when button is pressed*/

		if(get_btn_state())
 8000fdc:	f7ff ff56 	bl	8000e8c <get_btn_state>
 8000fe0:	4603      	mov	r3, r0
 8000fe2:	2b00      	cmp	r3, #0
 8000fe4:	d003      	beq.n	8000fee <main+0x8a>
		{
			a6_send_sms(btn_evt_msg,receiver_number);
 8000fe6:	4914      	ldr	r1, [pc, #80]	; (8001038 <main+0xd4>)
 8000fe8:	4814      	ldr	r0, [pc, #80]	; (800103c <main+0xd8>)
 8000fea:	f7ff fb31 	bl	8000650 <a6_send_sms>

		}


		curr_time  =  rtc_time_get_minute();
 8000fee:	f000 fa99 	bl	8001524 <rtc_time_get_minute>
 8000ff2:	4603      	mov	r3, r0
 8000ff4:	4a12      	ldr	r2, [pc, #72]	; (8001040 <main+0xdc>)
 8000ff6:	6013      	str	r3, [r2, #0]

		if((curr_time - prev_time) == 1)
 8000ff8:	4b11      	ldr	r3, [pc, #68]	; (8001040 <main+0xdc>)
 8000ffa:	681a      	ldr	r2, [r3, #0]
 8000ffc:	4b0a      	ldr	r3, [pc, #40]	; (8001028 <main+0xc4>)
 8000ffe:	681b      	ldr	r3, [r3, #0]
 8001000:	1ad3      	subs	r3, r2, r3
 8001002:	2b01      	cmp	r3, #1
 8001004:	d1cb      	bne.n	8000f9e <main+0x3a>
		{
			prev_time = curr_time;
 8001006:	4b0e      	ldr	r3, [pc, #56]	; (8001040 <main+0xdc>)
 8001008:	681b      	ldr	r3, [r3, #0]
 800100a:	4a07      	ldr	r2, [pc, #28]	; (8001028 <main+0xc4>)
 800100c:	6013      	str	r3, [r2, #0]

			/*Send sensor value as sms every minute*/
			sprintf((char*)sensor_msg, "Sensor Value : %d",(int)sensor_value);
 800100e:	4b07      	ldr	r3, [pc, #28]	; (800102c <main+0xc8>)
 8001010:	681b      	ldr	r3, [r3, #0]
 8001012:	461a      	mov	r2, r3
 8001014:	490b      	ldr	r1, [pc, #44]	; (8001044 <main+0xe0>)
 8001016:	480c      	ldr	r0, [pc, #48]	; (8001048 <main+0xe4>)
 8001018:	f000 fbaa 	bl	8001770 <siprintf>
			a6_send_sms((char*)sensor_msg,receiver_number);
 800101c:	4906      	ldr	r1, [pc, #24]	; (8001038 <main+0xd4>)
 800101e:	480a      	ldr	r0, [pc, #40]	; (8001048 <main+0xe4>)
 8001020:	f7ff fb16 	bl	8000650 <a6_send_sms>
		sensor_value =  adc_read();
 8001024:	e7bb      	b.n	8000f9e <main+0x3a>
 8001026:	bf00      	nop
 8001028:	20000768 	.word	0x20000768
 800102c:	2000076c 	.word	0x2000076c
 8001030:	200001db 	.word	0x200001db
 8001034:	200001da 	.word	0x200001da
 8001038:	20000000 	.word	0x20000000
 800103c:	2000000c 	.word	0x2000000c
 8001040:	20000764 	.word	0x20000764
 8001044:	08002d08 	.word	0x08002d08
 8001048:	200005dc 	.word	0x200005dc

0800104c <process_cmd>:

}


static void process_cmd(void)
{
 800104c:	b580      	push	{r7, lr}
 800104e:	b082      	sub	sp, #8
 8001050:	af00      	add	r7, sp, #0
	char * ptr1 =  strstr(sms_msg,"LEDON");
 8001052:	490e      	ldr	r1, [pc, #56]	; (800108c <process_cmd+0x40>)
 8001054:	480e      	ldr	r0, [pc, #56]	; (8001090 <process_cmd+0x44>)
 8001056:	f000 fbc2 	bl	80017de <strstr>
 800105a:	6078      	str	r0, [r7, #4]
	if(ptr1 != NULL)
 800105c:	687b      	ldr	r3, [r7, #4]
 800105e:	2b00      	cmp	r3, #0
 8001060:	d003      	beq.n	800106a <process_cmd+0x1e>
	{
		light_on();
 8001062:	f7ff fed5 	bl	8000e10 <light_on>
		flush_buffer();
 8001066:	f7ff fdbf 	bl	8000be8 <flush_buffer>
	}

	char * ptr2 =  strstr(sms_msg,"LEDOFF");
 800106a:	490a      	ldr	r1, [pc, #40]	; (8001094 <process_cmd+0x48>)
 800106c:	4808      	ldr	r0, [pc, #32]	; (8001090 <process_cmd+0x44>)
 800106e:	f000 fbb6 	bl	80017de <strstr>
 8001072:	6038      	str	r0, [r7, #0]
	if(ptr2 != NULL)
 8001074:	683b      	ldr	r3, [r7, #0]
 8001076:	2b00      	cmp	r3, #0
 8001078:	d003      	beq.n	8001082 <process_cmd+0x36>
	{
		light_off();
 800107a:	f7ff fed9 	bl	8000e30 <light_off>
		flush_buffer();
 800107e:	f7ff fdb3 	bl	8000be8 <flush_buffer>
	}


}
 8001082:	bf00      	nop
 8001084:	3708      	adds	r7, #8
 8001086:	46bd      	mov	sp, r7
 8001088:	bd80      	pop	{r7, pc}
 800108a:	bf00      	nop
 800108c:	08002d1c 	.word	0x08002d1c
 8001090:	20000194 	.word	0x20000194
 8001094:	08002d24 	.word	0x08002d24

08001098 <poll_for_notifs>:

static void poll_for_notifs(void)
{
 8001098:	b580      	push	{r7, lr}
 800109a:	b082      	sub	sp, #8
 800109c:	af00      	add	r7, sp, #0
	for(int i = 0 ; i<10; i++)
 800109e:	2300      	movs	r3, #0
 80010a0:	607b      	str	r3, [r7, #4]
 80010a2:	e011      	b.n	80010c8 <poll_for_notifs+0x30>
	{
		SMS_NOTIF  = a6_is_sms();
 80010a4:	f7ff fc08 	bl	80008b8 <a6_is_sms>
 80010a8:	4603      	mov	r3, r0
 80010aa:	461a      	mov	r2, r3
 80010ac:	4b0a      	ldr	r3, [pc, #40]	; (80010d8 <poll_for_notifs+0x40>)
 80010ae:	701a      	strb	r2, [r3, #0]
		CALL_NOTIF = a6_is_call();
 80010b0:	f7ff fbea 	bl	8000888 <a6_is_call>
 80010b4:	4603      	mov	r3, r0
 80010b6:	461a      	mov	r2, r3
 80010b8:	4b08      	ldr	r3, [pc, #32]	; (80010dc <poll_for_notifs+0x44>)
 80010ba:	701a      	strb	r2, [r3, #0]
		systick_delay_ms(1);
 80010bc:	2001      	movs	r0, #1
 80010be:	f7ff fa25 	bl	800050c <systick_delay_ms>
	for(int i = 0 ; i<10; i++)
 80010c2:	687b      	ldr	r3, [r7, #4]
 80010c4:	3301      	adds	r3, #1
 80010c6:	607b      	str	r3, [r7, #4]
 80010c8:	687b      	ldr	r3, [r7, #4]
 80010ca:	2b09      	cmp	r3, #9
 80010cc:	ddea      	ble.n	80010a4 <poll_for_notifs+0xc>
	}

}
 80010ce:	bf00      	nop
 80010d0:	bf00      	nop
 80010d2:	3708      	adds	r7, #8
 80010d4:	46bd      	mov	sp, r7
 80010d6:	bd80      	pop	{r7, pc}
 80010d8:	200001da 	.word	0x200001da
 80010dc:	200001db 	.word	0x200001db

080010e0 <alarm_callback>:

}


void alarm_callback(void)
{
 80010e0:	b480      	push	{r7}
 80010e2:	af00      	add	r7, sp, #0
//   sprintf((char*)sensor_msg, "Sensor Value : %d",(int)sensor_value);
//
//   a6_send_sms((char*)sensor_msg,receiver_number);
}
 80010e4:	bf00      	nop
 80010e6:	46bd      	mov	sp, r7
 80010e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010ec:	4770      	bx	lr
	...

080010f0 <RTC_Alarm_IRQHandler>:

void RTC_Alarm_IRQHandler(void)
{
 80010f0:	b580      	push	{r7, lr}
 80010f2:	af00      	add	r7, sp, #0
	/*Get the alarm interrupt source enable status*/
	if((RTC->CR & CR_ALRAIE) != 0)
 80010f4:	4b0c      	ldr	r3, [pc, #48]	; (8001128 <RTC_Alarm_IRQHandler+0x38>)
 80010f6:	689b      	ldr	r3, [r3, #8]
 80010f8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80010fc:	2b00      	cmp	r3, #0
 80010fe:	d00d      	beq.n	800111c <RTC_Alarm_IRQHandler+0x2c>
	{
		/*Get the pending status of the Alarm interrupt*/
		if((RTC->ISR & ISR_ALRAF) != 0)
 8001100:	4b09      	ldr	r3, [pc, #36]	; (8001128 <RTC_Alarm_IRQHandler+0x38>)
 8001102:	68db      	ldr	r3, [r3, #12]
 8001104:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001108:	2b00      	cmp	r3, #0
 800110a:	d007      	beq.n	800111c <RTC_Alarm_IRQHandler+0x2c>
		{
			/*Do something...*/
			alarm_callback();
 800110c:	f7ff ffe8 	bl	80010e0 <alarm_callback>

			/*Clear the alarm interrupt pending bit*/
			RTC->ISR &=~(ISR_INIT);
 8001110:	4b05      	ldr	r3, [pc, #20]	; (8001128 <RTC_Alarm_IRQHandler+0x38>)
 8001112:	68db      	ldr	r3, [r3, #12]
 8001114:	4a04      	ldr	r2, [pc, #16]	; (8001128 <RTC_Alarm_IRQHandler+0x38>)
 8001116:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800111a:	60d3      	str	r3, [r2, #12]
		}
	}

	/*Clear the EXTI's flag for RTC alarm*/
	EXTI->PR = (1U<<17);
 800111c:	4b03      	ldr	r3, [pc, #12]	; (800112c <RTC_Alarm_IRQHandler+0x3c>)
 800111e:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8001122:	615a      	str	r2, [r3, #20]
}
 8001124:	bf00      	nop
 8001126:	bd80      	pop	{r7, pc}
 8001128:	40002800 	.word	0x40002800
 800112c:	40013c00 	.word	0x40013c00

08001130 <__NVIC_EnableIRQ>:
{
 8001130:	b480      	push	{r7}
 8001132:	b083      	sub	sp, #12
 8001134:	af00      	add	r7, sp, #0
 8001136:	4603      	mov	r3, r0
 8001138:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800113a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800113e:	2b00      	cmp	r3, #0
 8001140:	db0b      	blt.n	800115a <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001142:	79fb      	ldrb	r3, [r7, #7]
 8001144:	f003 021f 	and.w	r2, r3, #31
 8001148:	4907      	ldr	r1, [pc, #28]	; (8001168 <__NVIC_EnableIRQ+0x38>)
 800114a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800114e:	095b      	lsrs	r3, r3, #5
 8001150:	2001      	movs	r0, #1
 8001152:	fa00 f202 	lsl.w	r2, r0, r2
 8001156:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800115a:	bf00      	nop
 800115c:	370c      	adds	r7, #12
 800115e:	46bd      	mov	sp, r7
 8001160:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001164:	4770      	bx	lr
 8001166:	bf00      	nop
 8001168:	e000e100 	.word	0xe000e100

0800116c <rtc_init>:
static void rtc_time_config(uint32_t Format12_24, uint32_t Hours, uint32_t Minutes, uint32_t Seconds);
static void rtc_alma_config_time(uint32_t Format12_24, uint32_t Hours, uint32_t Minutes, uint32_t Seconds);
static void rtc_alma_set_mask(uint32_t Mask);

void rtc_init(void)
{
 800116c:	b580      	push	{r7, lr}
 800116e:	af00      	add	r7, sp, #0
	/*Enable clock access to PWR*/
	RCC->APB1ENR |= PWREN;
 8001170:	4b28      	ldr	r3, [pc, #160]	; (8001214 <rtc_init+0xa8>)
 8001172:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001174:	4a27      	ldr	r2, [pc, #156]	; (8001214 <rtc_init+0xa8>)
 8001176:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800117a:	6413      	str	r3, [r2, #64]	; 0x40

	/*Enable Backup access to config rtc*/
	PWR->CR |= CR_DBP;
 800117c:	4b26      	ldr	r3, [pc, #152]	; (8001218 <rtc_init+0xac>)
 800117e:	681b      	ldr	r3, [r3, #0]
 8001180:	4a25      	ldr	r2, [pc, #148]	; (8001218 <rtc_init+0xac>)
 8001182:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001186:	6013      	str	r3, [r2, #0]

	/*Enable Low Speed Internal (LSI) clock*/
	RCC->CSR |=CSR_LSION;
 8001188:	4b22      	ldr	r3, [pc, #136]	; (8001214 <rtc_init+0xa8>)
 800118a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800118c:	4a21      	ldr	r2, [pc, #132]	; (8001214 <rtc_init+0xa8>)
 800118e:	f043 0301 	orr.w	r3, r3, #1
 8001192:	6753      	str	r3, [r2, #116]	; 0x74

	/*Wait for LSI to be enabled*/
	while((RCC->CSR & CSR_LSIRDY) != CSR_LSIRDY){}
 8001194:	bf00      	nop
 8001196:	4b1f      	ldr	r3, [pc, #124]	; (8001214 <rtc_init+0xa8>)
 8001198:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800119a:	f003 0302 	and.w	r3, r3, #2
 800119e:	2b02      	cmp	r3, #2
 80011a0:	d1f9      	bne.n	8001196 <rtc_init+0x2a>

	/*Force backup domain to reset*/
	RCC->BDCR |=BDCR_BDRST;
 80011a2:	4b1c      	ldr	r3, [pc, #112]	; (8001214 <rtc_init+0xa8>)
 80011a4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80011a6:	4a1b      	ldr	r2, [pc, #108]	; (8001214 <rtc_init+0xa8>)
 80011a8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80011ac:	6713      	str	r3, [r2, #112]	; 0x70

	/*Release backup domain reset*/
	RCC->BDCR &=~BDCR_BDRST;
 80011ae:	4b19      	ldr	r3, [pc, #100]	; (8001214 <rtc_init+0xa8>)
 80011b0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80011b2:	4a18      	ldr	r2, [pc, #96]	; (8001214 <rtc_init+0xa8>)
 80011b4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80011b8:	6713      	str	r3, [r2, #112]	; 0x70

	/*Set RTC clock source to LSI*/
	RCC->BDCR &=~(1U<<8);
 80011ba:	4b16      	ldr	r3, [pc, #88]	; (8001214 <rtc_init+0xa8>)
 80011bc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80011be:	4a15      	ldr	r2, [pc, #84]	; (8001214 <rtc_init+0xa8>)
 80011c0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80011c4:	6713      	str	r3, [r2, #112]	; 0x70
	RCC->BDCR |=(1U<<9);
 80011c6:	4b13      	ldr	r3, [pc, #76]	; (8001214 <rtc_init+0xa8>)
 80011c8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80011ca:	4a12      	ldr	r2, [pc, #72]	; (8001214 <rtc_init+0xa8>)
 80011cc:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80011d0:	6713      	str	r3, [r2, #112]	; 0x70

	/*Enable RTC*/
	RCC->BDCR |= RTCEN;
 80011d2:	4b10      	ldr	r3, [pc, #64]	; (8001214 <rtc_init+0xa8>)
 80011d4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80011d6:	4a0f      	ldr	r2, [pc, #60]	; (8001214 <rtc_init+0xa8>)
 80011d8:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80011dc:	6713      	str	r3, [r2, #112]	; 0x70

	/*Disable RTC registers write protection*/
	RTC->WPR = RTC_WRITE_PROTECTION_ENABLE_1;
 80011de:	4b0f      	ldr	r3, [pc, #60]	; (800121c <rtc_init+0xb0>)
 80011e0:	22ca      	movs	r2, #202	; 0xca
 80011e2:	625a      	str	r2, [r3, #36]	; 0x24
	RTC->WPR = RTC_WRITE_PROTECTION_ENABLE_2;
 80011e4:	4b0d      	ldr	r3, [pc, #52]	; (800121c <rtc_init+0xb0>)
 80011e6:	2253      	movs	r2, #83	; 0x53
 80011e8:	625a      	str	r2, [r3, #36]	; 0x24


	/*Enter initialization*/
	if(rtc_init_seq() != 1)
 80011ea:	f000 f947 	bl	800147c <rtc_init_seq>
	{
		/*Initialization error*/
	}

	/*Set hour format to AM/PM*/
	RTC->CR |= CR_FMT;
 80011ee:	4b0b      	ldr	r3, [pc, #44]	; (800121c <rtc_init+0xb0>)
 80011f0:	689b      	ldr	r3, [r3, #8]
 80011f2:	4a0a      	ldr	r2, [pc, #40]	; (800121c <rtc_init+0xb0>)
 80011f4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80011f8:	6093      	str	r3, [r2, #8]

	/*Set Asynch prescaler*/
	rtc_set_async_prescaler(RTC_ASYNCH_PREDIV);
 80011fa:	207f      	movs	r0, #127	; 0x7f
 80011fc:	f000 f8f2 	bl	80013e4 <rtc_set_async_prescaler>

	/*Set Synch prescaler*/
	rtc_set_synch_prescaler(RTC_SYNCH_PREDIV);
 8001200:	20f9      	movs	r0, #249	; 0xf9
 8001202:	f000 f905 	bl	8001410 <rtc_set_synch_prescaler>

	/*Exit intialization mode*/
	exit_init_seq();
 8001206:	f000 f984 	bl	8001512 <exit_init_seq>

	/*Enable RTC registers write protection*/
	RTC->WPR = 0xFF;
 800120a:	4b04      	ldr	r3, [pc, #16]	; (800121c <rtc_init+0xb0>)
 800120c:	22ff      	movs	r2, #255	; 0xff
 800120e:	625a      	str	r2, [r3, #36]	; 0x24
}
 8001210:	bf00      	nop
 8001212:	bd80      	pop	{r7, pc}
 8001214:	40023800 	.word	0x40023800
 8001218:	40007000 	.word	0x40007000
 800121c:	40002800 	.word	0x40002800

08001220 <rtc_alarm_init>:

void rtc_alarm_init(void)
{
 8001220:	b580      	push	{r7, lr}
 8001222:	af00      	add	r7, sp, #0
	/*Disable RTC registers write protection*/
	RTC->WPR = RTC_WRITE_PROTECTION_ENABLE_1;
 8001224:	4b29      	ldr	r3, [pc, #164]	; (80012cc <rtc_alarm_init+0xac>)
 8001226:	22ca      	movs	r2, #202	; 0xca
 8001228:	625a      	str	r2, [r3, #36]	; 0x24
	RTC->WPR = RTC_WRITE_PROTECTION_ENABLE_2;
 800122a:	4b28      	ldr	r3, [pc, #160]	; (80012cc <rtc_alarm_init+0xac>)
 800122c:	2253      	movs	r2, #83	; 0x53
 800122e:	625a      	str	r2, [r3, #36]	; 0x24

	/*Enter initialization*/
	if(rtc_init_seq() != 1)
 8001230:	f000 f924 	bl	800147c <rtc_init_seq>
	{
		/*Initialization error*/
	}

    /*Set date : Friday 14th, January 2022*/
	rtc_date_config(WEEKDAY_FRIDAY,0x14,MONTH_JANUARY,0x22);
 8001234:	2322      	movs	r3, #34	; 0x22
 8001236:	2201      	movs	r2, #1
 8001238:	2114      	movs	r1, #20
 800123a:	2005      	movs	r0, #5
 800123c:	f000 f85e 	bl	80012fc <rtc_date_config>

	/*Set time : 07:04: 00 PM*/
	rtc_time_config(TIME_FORMAT_PM,0x07,0x04,0x00);
 8001240:	2300      	movs	r3, #0
 8001242:	2204      	movs	r2, #4
 8001244:	2107      	movs	r1, #7
 8001246:	f44f 0080 	mov.w	r0, #4194304	; 0x400000
 800124a:	f000 f87f 	bl	800134c <rtc_time_config>

	/*Set alarm :  07:04:10*/

	/*RTC Alarm Generation: Alarm on Hours, Minutes and Seconds*/
	rtc_alma_config_time(TIME_FORMAT_PM,0x07,0x04,0x10);
 800124e:	2310      	movs	r3, #16
 8001250:	2204      	movs	r2, #4
 8001252:	2107      	movs	r1, #7
 8001254:	f44f 0080 	mov.w	r0, #4194304	; 0x400000
 8001258:	f000 f89e 	bl	8001398 <rtc_alma_config_time>

    /*Ignore weekday*/
	rtc_alma_set_mask(ALMA_MASK_DATEWEEKDAY);
 800125c:	f04f 4000 	mov.w	r0, #2147483648	; 0x80000000
 8001260:	f000 f838 	bl	80012d4 <rtc_alma_set_mask>

	/*Enable alarm*/
	RTC->CR |=CR_ALRAE;
 8001264:	4b19      	ldr	r3, [pc, #100]	; (80012cc <rtc_alarm_init+0xac>)
 8001266:	689b      	ldr	r3, [r3, #8]
 8001268:	4a18      	ldr	r2, [pc, #96]	; (80012cc <rtc_alarm_init+0xac>)
 800126a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800126e:	6093      	str	r3, [r2, #8]

	/*Enable IT Alarm*/
	RTC->CR |= CR_ALRAIE;
 8001270:	4b16      	ldr	r3, [pc, #88]	; (80012cc <rtc_alarm_init+0xac>)
 8001272:	689b      	ldr	r3, [r3, #8]
 8001274:	4a15      	ldr	r2, [pc, #84]	; (80012cc <rtc_alarm_init+0xac>)
 8001276:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800127a:	6093      	str	r3, [r2, #8]

	/*Clear the alarm interrupt pending bit*/
	RTC->ISR &=~ISR_ALRAF;
 800127c:	4b13      	ldr	r3, [pc, #76]	; (80012cc <rtc_alarm_init+0xac>)
 800127e:	68db      	ldr	r3, [r3, #12]
 8001280:	4a12      	ldr	r2, [pc, #72]	; (80012cc <rtc_alarm_init+0xac>)
 8001282:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001286:	60d3      	str	r3, [r2, #12]


	/*Enable IT alarm*/
	EXTI->IMR |=(1U<<17);
 8001288:	4b11      	ldr	r3, [pc, #68]	; (80012d0 <rtc_alarm_init+0xb0>)
 800128a:	681b      	ldr	r3, [r3, #0]
 800128c:	4a10      	ldr	r2, [pc, #64]	; (80012d0 <rtc_alarm_init+0xb0>)
 800128e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001292:	6013      	str	r3, [r2, #0]
	EXTI->RTSR |=(1U<<17);
 8001294:	4b0e      	ldr	r3, [pc, #56]	; (80012d0 <rtc_alarm_init+0xb0>)
 8001296:	689b      	ldr	r3, [r3, #8]
 8001298:	4a0d      	ldr	r2, [pc, #52]	; (80012d0 <rtc_alarm_init+0xb0>)
 800129a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800129e:	6093      	str	r3, [r2, #8]

	/*Configure RTC alarm interrupt*/

	/*Enable rtc alarm interrupt in NVIC*/
	NVIC_EnableIRQ(RTC_Alarm_IRQn);
 80012a0:	2029      	movs	r0, #41	; 0x29
 80012a2:	f7ff ff45 	bl	8001130 <__NVIC_EnableIRQ>


	/*Exit intialization mode*/
	RTC->ISR &=~ISR_INIT;
 80012a6:	4b09      	ldr	r3, [pc, #36]	; (80012cc <rtc_alarm_init+0xac>)
 80012a8:	68db      	ldr	r3, [r3, #12]
 80012aa:	4a08      	ldr	r2, [pc, #32]	; (80012cc <rtc_alarm_init+0xac>)
 80012ac:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80012b0:	60d3      	str	r3, [r2, #12]

	/*Clear RSF flag*/
	RTC->ISR &=~ISR_RSF;
 80012b2:	4b06      	ldr	r3, [pc, #24]	; (80012cc <rtc_alarm_init+0xac>)
 80012b4:	68db      	ldr	r3, [r3, #12]
 80012b6:	4a05      	ldr	r2, [pc, #20]	; (80012cc <rtc_alarm_init+0xac>)
 80012b8:	f023 0320 	bic.w	r3, r3, #32
 80012bc:	60d3      	str	r3, [r2, #12]

	if(	exit_init_seq() != 1)
 80012be:	f000 f928 	bl	8001512 <exit_init_seq>
	{
		//process error
	}
	/*Enable RTC registers write protection*/
	RTC->WPR = 0xFF;
 80012c2:	4b02      	ldr	r3, [pc, #8]	; (80012cc <rtc_alarm_init+0xac>)
 80012c4:	22ff      	movs	r2, #255	; 0xff
 80012c6:	625a      	str	r2, [r3, #36]	; 0x24


}
 80012c8:	bf00      	nop
 80012ca:	bd80      	pop	{r7, pc}
 80012cc:	40002800 	.word	0x40002800
 80012d0:	40013c00 	.word	0x40013c00

080012d4 <rtc_alma_set_mask>:


static void rtc_alma_set_mask(uint32_t Mask)
{
 80012d4:	b480      	push	{r7}
 80012d6:	b083      	sub	sp, #12
 80012d8:	af00      	add	r7, sp, #0
 80012da:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RTC->ALRMAR, RTC_ALRMAR_MSK4 | RTC_ALRMAR_MSK3 | RTC_ALRMAR_MSK2 | RTC_ALRMAR_MSK1, Mask);
 80012dc:	4b06      	ldr	r3, [pc, #24]	; (80012f8 <rtc_alma_set_mask+0x24>)
 80012de:	69db      	ldr	r3, [r3, #28]
 80012e0:	f003 327f 	and.w	r2, r3, #2139062143	; 0x7f7f7f7f
 80012e4:	4904      	ldr	r1, [pc, #16]	; (80012f8 <rtc_alma_set_mask+0x24>)
 80012e6:	687b      	ldr	r3, [r7, #4]
 80012e8:	4313      	orrs	r3, r2
 80012ea:	61cb      	str	r3, [r1, #28]
}
 80012ec:	bf00      	nop
 80012ee:	370c      	adds	r7, #12
 80012f0:	46bd      	mov	sp, r7
 80012f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012f6:	4770      	bx	lr
 80012f8:	40002800 	.word	0x40002800

080012fc <rtc_date_config>:


static void rtc_date_config(uint32_t WeekDay, uint32_t Day, uint32_t Month, uint32_t Year)
{
 80012fc:	b490      	push	{r4, r7}
 80012fe:	b084      	sub	sp, #16
 8001300:	af00      	add	r7, sp, #0
 8001302:	60f8      	str	r0, [r7, #12]
 8001304:	60b9      	str	r1, [r7, #8]
 8001306:	607a      	str	r2, [r7, #4]
 8001308:	603b      	str	r3, [r7, #0]
  register uint32_t temp = 0U;
 800130a:	2400      	movs	r4, #0

  temp = (WeekDay << RTC_DR_WDU_Pos)                                                        | \
 800130c:	68fb      	ldr	r3, [r7, #12]
 800130e:	035a      	lsls	r2, r3, #13
         (((Year & 0xF0U) << (RTC_DR_YT_Pos - 4U)) | ((Year & 0x0FU) << RTC_DR_YU_Pos))   | \
 8001310:	683b      	ldr	r3, [r7, #0]
 8001312:	041b      	lsls	r3, r3, #16
 8001314:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
  temp = (WeekDay << RTC_DR_WDU_Pos)                                                        | \
 8001318:	431a      	orrs	r2, r3
         (((Month & 0xF0U) << (RTC_DR_MT_Pos - 4U)) | ((Month & 0x0FU) << RTC_DR_MU_Pos)) | \
 800131a:	687b      	ldr	r3, [r7, #4]
 800131c:	021b      	lsls	r3, r3, #8
 800131e:	b29b      	uxth	r3, r3
         (((Year & 0xF0U) << (RTC_DR_YT_Pos - 4U)) | ((Year & 0x0FU) << RTC_DR_YU_Pos))   | \
 8001320:	431a      	orrs	r2, r3
         (((Day & 0xF0U) << (RTC_DR_DT_Pos - 4U)) | ((Day & 0x0FU) << RTC_DR_DU_Pos));
 8001322:	68bb      	ldr	r3, [r7, #8]
 8001324:	b2db      	uxtb	r3, r3
  temp = (WeekDay << RTC_DR_WDU_Pos)                                                        | \
 8001326:	ea42 0403 	orr.w	r4, r2, r3

  MODIFY_REG(RTC->DR, (RTC_DR_WDU | RTC_DR_MT | RTC_DR_MU | RTC_DR_DT | RTC_DR_DU | RTC_DR_YT | RTC_DR_YU), temp);
 800132a:	4b06      	ldr	r3, [pc, #24]	; (8001344 <rtc_date_config+0x48>)
 800132c:	685a      	ldr	r2, [r3, #4]
 800132e:	4b06      	ldr	r3, [pc, #24]	; (8001348 <rtc_date_config+0x4c>)
 8001330:	4013      	ands	r3, r2
 8001332:	4a04      	ldr	r2, [pc, #16]	; (8001344 <rtc_date_config+0x48>)
 8001334:	4323      	orrs	r3, r4
 8001336:	6053      	str	r3, [r2, #4]
}
 8001338:	bf00      	nop
 800133a:	3710      	adds	r7, #16
 800133c:	46bd      	mov	sp, r7
 800133e:	bc90      	pop	{r4, r7}
 8001340:	4770      	bx	lr
 8001342:	bf00      	nop
 8001344:	40002800 	.word	0x40002800
 8001348:	ff0000c0 	.word	0xff0000c0

0800134c <rtc_time_config>:



static void rtc_time_config(uint32_t Format12_24, uint32_t Hours, uint32_t Minutes, uint32_t Seconds)
{
 800134c:	b490      	push	{r4, r7}
 800134e:	b084      	sub	sp, #16
 8001350:	af00      	add	r7, sp, #0
 8001352:	60f8      	str	r0, [r7, #12]
 8001354:	60b9      	str	r1, [r7, #8]
 8001356:	607a      	str	r2, [r7, #4]
 8001358:	603b      	str	r3, [r7, #0]
  register uint32_t temp = 0U;
 800135a:	2400      	movs	r4, #0

  temp = Format12_24                                                                                    | \
         (((Hours & 0xF0U) << (RTC_TR_HT_Pos - 4U)) | ((Hours & 0x0FU) << RTC_TR_HU_Pos))     | \
 800135c:	68bb      	ldr	r3, [r7, #8]
 800135e:	041b      	lsls	r3, r3, #16
 8001360:	f403 027f 	and.w	r2, r3, #16711680	; 0xff0000
  temp = Format12_24                                                                                    | \
 8001364:	68fb      	ldr	r3, [r7, #12]
 8001366:	431a      	orrs	r2, r3
         (((Minutes & 0xF0U) << (RTC_TR_MNT_Pos - 4U)) | ((Minutes & 0x0FU) << RTC_TR_MNU_Pos)) | \
 8001368:	687b      	ldr	r3, [r7, #4]
 800136a:	021b      	lsls	r3, r3, #8
 800136c:	b29b      	uxth	r3, r3
         (((Hours & 0xF0U) << (RTC_TR_HT_Pos - 4U)) | ((Hours & 0x0FU) << RTC_TR_HU_Pos))     | \
 800136e:	431a      	orrs	r2, r3
         (((Seconds & 0xF0U) << (RTC_TR_ST_Pos - 4U)) | ((Seconds & 0x0FU) << RTC_TR_SU_Pos));
 8001370:	683b      	ldr	r3, [r7, #0]
 8001372:	b2db      	uxtb	r3, r3
  temp = Format12_24                                                                                    | \
 8001374:	ea42 0403 	orr.w	r4, r2, r3
  MODIFY_REG(RTC->TR, (
 8001378:	4b06      	ldr	r3, [pc, #24]	; (8001394 <rtc_time_config+0x48>)
 800137a:	681b      	ldr	r3, [r3, #0]
 800137c:	f023 137f 	bic.w	r3, r3, #8323199	; 0x7f007f
 8001380:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8001384:	4a03      	ldr	r2, [pc, #12]	; (8001394 <rtc_time_config+0x48>)
 8001386:	4323      	orrs	r3, r4
 8001388:	6013      	str	r3, [r2, #0]
		  RTC_TR_PM | RTC_TR_HT | RTC_TR_HU | RTC_TR_MNT | RTC_TR_MNU | RTC_TR_ST | RTC_TR_SU), temp);
}
 800138a:	bf00      	nop
 800138c:	3710      	adds	r7, #16
 800138e:	46bd      	mov	sp, r7
 8001390:	bc90      	pop	{r4, r7}
 8001392:	4770      	bx	lr
 8001394:	40002800 	.word	0x40002800

08001398 <rtc_alma_config_time>:



static void rtc_alma_config_time(uint32_t Format12_24, uint32_t Hours, uint32_t Minutes, uint32_t Seconds)
{
 8001398:	b490      	push	{r4, r7}
 800139a:	b084      	sub	sp, #16
 800139c:	af00      	add	r7, sp, #0
 800139e:	60f8      	str	r0, [r7, #12]
 80013a0:	60b9      	str	r1, [r7, #8]
 80013a2:	607a      	str	r2, [r7, #4]
 80013a4:	603b      	str	r3, [r7, #0]
  register uint32_t temp = 0U;
 80013a6:	2400      	movs	r4, #0

  temp = Format12_24 | (((Hours & 0xF0U) << (RTC_ALRMAR_HT_Pos - 4U)) | ((Hours & 0x0FU) << RTC_ALRMAR_HU_Pos))    | \
 80013a8:	68bb      	ldr	r3, [r7, #8]
 80013aa:	041b      	lsls	r3, r3, #16
 80013ac:	f403 027f 	and.w	r2, r3, #16711680	; 0xff0000
 80013b0:	68fb      	ldr	r3, [r7, #12]
 80013b2:	431a      	orrs	r2, r3
         (((Minutes & 0xF0U) << (RTC_ALRMAR_MNT_Pos - 4U)) | ((Minutes & 0x0FU) << RTC_ALRMAR_MNU_Pos)) | \
 80013b4:	687b      	ldr	r3, [r7, #4]
 80013b6:	021b      	lsls	r3, r3, #8
 80013b8:	b29b      	uxth	r3, r3
  temp = Format12_24 | (((Hours & 0xF0U) << (RTC_ALRMAR_HT_Pos - 4U)) | ((Hours & 0x0FU) << RTC_ALRMAR_HU_Pos))    | \
 80013ba:	431a      	orrs	r2, r3
         (((Seconds & 0xF0U) << (RTC_ALRMAR_ST_Pos - 4U)) | ((Seconds & 0x0FU) << RTC_ALRMAR_SU_Pos));
 80013bc:	683b      	ldr	r3, [r7, #0]
 80013be:	b2db      	uxtb	r3, r3
  temp = Format12_24 | (((Hours & 0xF0U) << (RTC_ALRMAR_HT_Pos - 4U)) | ((Hours & 0x0FU) << RTC_ALRMAR_HU_Pos))    | \
 80013c0:	ea42 0403 	orr.w	r4, r2, r3

  MODIFY_REG(RTC->ALRMAR, RTC_ALRMAR_PM | RTC_ALRMAR_HT | RTC_ALRMAR_HU | RTC_ALRMAR_MNT | RTC_ALRMAR_MNU | RTC_ALRMAR_ST | RTC_ALRMAR_SU, temp);
 80013c4:	4b06      	ldr	r3, [pc, #24]	; (80013e0 <rtc_alma_config_time+0x48>)
 80013c6:	69db      	ldr	r3, [r3, #28]
 80013c8:	f023 137f 	bic.w	r3, r3, #8323199	; 0x7f007f
 80013cc:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80013d0:	4a03      	ldr	r2, [pc, #12]	; (80013e0 <rtc_alma_config_time+0x48>)
 80013d2:	4323      	orrs	r3, r4
 80013d4:	61d3      	str	r3, [r2, #28]
}
 80013d6:	bf00      	nop
 80013d8:	3710      	adds	r7, #16
 80013da:	46bd      	mov	sp, r7
 80013dc:	bc90      	pop	{r4, r7}
 80013de:	4770      	bx	lr
 80013e0:	40002800 	.word	0x40002800

080013e4 <rtc_set_async_prescaler>:

static void rtc_set_async_prescaler(uint32_t AsynchPrescaler)
{
 80013e4:	b480      	push	{r7}
 80013e6:	b083      	sub	sp, #12
 80013e8:	af00      	add	r7, sp, #0
 80013ea:	6078      	str	r0, [r7, #4]

	MODIFY_REG(RTC->PRER, RTC_PRER_PREDIV_A, AsynchPrescaler << RTC_PRER_PREDIV_A_Pos);
 80013ec:	4b07      	ldr	r3, [pc, #28]	; (800140c <rtc_set_async_prescaler+0x28>)
 80013ee:	691b      	ldr	r3, [r3, #16]
 80013f0:	f423 02fe 	bic.w	r2, r3, #8323072	; 0x7f0000
 80013f4:	687b      	ldr	r3, [r7, #4]
 80013f6:	041b      	lsls	r3, r3, #16
 80013f8:	4904      	ldr	r1, [pc, #16]	; (800140c <rtc_set_async_prescaler+0x28>)
 80013fa:	4313      	orrs	r3, r2
 80013fc:	610b      	str	r3, [r1, #16]

}
 80013fe:	bf00      	nop
 8001400:	370c      	adds	r7, #12
 8001402:	46bd      	mov	sp, r7
 8001404:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001408:	4770      	bx	lr
 800140a:	bf00      	nop
 800140c:	40002800 	.word	0x40002800

08001410 <rtc_set_synch_prescaler>:

static void rtc_set_synch_prescaler(uint32_t SynchPrescaler)
{
 8001410:	b480      	push	{r7}
 8001412:	b083      	sub	sp, #12
 8001414:	af00      	add	r7, sp, #0
 8001416:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RTC->PRER, RTC_PRER_PREDIV_S, SynchPrescaler);
 8001418:	4b07      	ldr	r3, [pc, #28]	; (8001438 <rtc_set_synch_prescaler+0x28>)
 800141a:	691b      	ldr	r3, [r3, #16]
 800141c:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8001420:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8001424:	4904      	ldr	r1, [pc, #16]	; (8001438 <rtc_set_synch_prescaler+0x28>)
 8001426:	687a      	ldr	r2, [r7, #4]
 8001428:	4313      	orrs	r3, r2
 800142a:	610b      	str	r3, [r1, #16]
}
 800142c:	bf00      	nop
 800142e:	370c      	adds	r7, #12
 8001430:	46bd      	mov	sp, r7
 8001432:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001436:	4770      	bx	lr
 8001438:	40002800 	.word	0x40002800

0800143c <rtc_enable_init_mode>:

static void rtc_enable_init_mode(void)
{
 800143c:	b480      	push	{r7}
 800143e:	af00      	add	r7, sp, #0
	RTC->ISR = RTC_INIT_MASK;
 8001440:	4b04      	ldr	r3, [pc, #16]	; (8001454 <rtc_enable_init_mode+0x18>)
 8001442:	f04f 32ff 	mov.w	r2, #4294967295
 8001446:	60da      	str	r2, [r3, #12]
}
 8001448:	bf00      	nop
 800144a:	46bd      	mov	sp, r7
 800144c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001450:	4770      	bx	lr
 8001452:	bf00      	nop
 8001454:	40002800 	.word	0x40002800

08001458 <rtc_isActiveflag_init>:

static uint32_t rtc_isActiveflag_init(void)
{
 8001458:	b480      	push	{r7}
 800145a:	af00      	add	r7, sp, #0
	return (READ_BIT(RTC->ISR,RTC_ISR_INITF) ==  (RTC_ISR_INITF));
 800145c:	4b06      	ldr	r3, [pc, #24]	; (8001478 <rtc_isActiveflag_init+0x20>)
 800145e:	68db      	ldr	r3, [r3, #12]
 8001460:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001464:	2b40      	cmp	r3, #64	; 0x40
 8001466:	bf0c      	ite	eq
 8001468:	2301      	moveq	r3, #1
 800146a:	2300      	movne	r3, #0
 800146c:	b2db      	uxtb	r3, r3
}
 800146e:	4618      	mov	r0, r3
 8001470:	46bd      	mov	sp, r7
 8001472:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001476:	4770      	bx	lr
 8001478:	40002800 	.word	0x40002800

0800147c <rtc_init_seq>:

static uint32_t rtc_init_seq(void)
{
 800147c:	b580      	push	{r7, lr}
 800147e:	af00      	add	r7, sp, #0
	/*Set initialization mode*/
	rtc_enable_init_mode();
 8001480:	f7ff ffdc 	bl	800143c <rtc_enable_init_mode>

	/*Check if initialization mode is set*/
	while(rtc_isActiveflag_init() != 1){}
 8001484:	bf00      	nop
 8001486:	f7ff ffe7 	bl	8001458 <rtc_isActiveflag_init>
 800148a:	4603      	mov	r3, r0
 800148c:	2b01      	cmp	r3, #1
 800148e:	d1fa      	bne.n	8001486 <rtc_init_seq+0xa>

	return 1;
 8001490:	2301      	movs	r3, #1
}
 8001492:	4618      	mov	r0, r3
 8001494:	bd80      	pop	{r7, pc}
	...

08001498 <rtc_exit_init_mode>:



static void rtc_exit_init_mode(void)
{
 8001498:	b480      	push	{r7}
 800149a:	af00      	add	r7, sp, #0
	RTC->ISR = 0;
 800149c:	4b03      	ldr	r3, [pc, #12]	; (80014ac <rtc_exit_init_mode+0x14>)
 800149e:	2200      	movs	r2, #0
 80014a0:	60da      	str	r2, [r3, #12]

}
 80014a2:	bf00      	nop
 80014a4:	46bd      	mov	sp, r7
 80014a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014aa:	4770      	bx	lr
 80014ac:	40002800 	.word	0x40002800

080014b0 <rtc_clearflag_rs>:


void rtc_clearflag_rs(void)
{
 80014b0:	b480      	push	{r7}
 80014b2:	af00      	add	r7, sp, #0
    WRITE_REG(RTC->ISR, (~((RTC_ISR_RSF | RTC_ISR_INIT) & 0x0000FFFFU) | (RTC->ISR & RTC_ISR_INIT)));
 80014b4:	4b06      	ldr	r3, [pc, #24]	; (80014d0 <rtc_clearflag_rs+0x20>)
 80014b6:	68db      	ldr	r3, [r3, #12]
 80014b8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80014bc:	4a04      	ldr	r2, [pc, #16]	; (80014d0 <rtc_clearflag_rs+0x20>)
 80014be:	f063 03a0 	orn	r3, r3, #160	; 0xa0
 80014c2:	60d3      	str	r3, [r2, #12]

}
 80014c4:	bf00      	nop
 80014c6:	46bd      	mov	sp, r7
 80014c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014cc:	4770      	bx	lr
 80014ce:	bf00      	nop
 80014d0:	40002800 	.word	0x40002800

080014d4 <rtc_isActiveflag_rs>:

static uint32_t  rtc_isActiveflag_rs(void)
{
 80014d4:	b480      	push	{r7}
 80014d6:	af00      	add	r7, sp, #0
    return (READ_BIT(RTC->ISR, RTC_ISR_RSF) == (RTC_ISR_RSF));
 80014d8:	4b06      	ldr	r3, [pc, #24]	; (80014f4 <rtc_isActiveflag_rs+0x20>)
 80014da:	68db      	ldr	r3, [r3, #12]
 80014dc:	f003 0320 	and.w	r3, r3, #32
 80014e0:	2b20      	cmp	r3, #32
 80014e2:	bf0c      	ite	eq
 80014e4:	2301      	moveq	r3, #1
 80014e6:	2300      	movne	r3, #0
 80014e8:	b2db      	uxtb	r3, r3

}
 80014ea:	4618      	mov	r0, r3
 80014ec:	46bd      	mov	sp, r7
 80014ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014f2:	4770      	bx	lr
 80014f4:	40002800 	.word	0x40002800

080014f8 <wait_for_synchro>:
static uint32_t wait_for_synchro(void)
{
 80014f8:	b580      	push	{r7, lr}
 80014fa:	af00      	add	r7, sp, #0
	/*Clear RSF flag*/
	rtc_clearflag_rs();
 80014fc:	f7ff ffd8 	bl	80014b0 <rtc_clearflag_rs>

	/*Wait for registers to be synched*/
	while(rtc_isActiveflag_rs() != 1)
 8001500:	bf00      	nop
 8001502:	f7ff ffe7 	bl	80014d4 <rtc_isActiveflag_rs>
 8001506:	4603      	mov	r3, r0
 8001508:	2b01      	cmp	r3, #1
 800150a:	d1fa      	bne.n	8001502 <wait_for_synchro+0xa>
	{

	}

	return 0;
 800150c:	2300      	movs	r3, #0
}
 800150e:	4618      	mov	r0, r3
 8001510:	bd80      	pop	{r7, pc}

08001512 <exit_init_seq>:

static uint32_t exit_init_seq(void)
{
 8001512:	b580      	push	{r7, lr}
 8001514:	af00      	add	r7, sp, #0
	/*Disable rtc init mode*/
	rtc_exit_init_mode();
 8001516:	f7ff ffbf 	bl	8001498 <rtc_exit_init_mode>

	/*Wait for registers to be synchronised*/
	return (wait_for_synchro());
 800151a:	f7ff ffed 	bl	80014f8 <wait_for_synchro>
 800151e:	4603      	mov	r3, r0

}
 8001520:	4618      	mov	r0, r3
 8001522:	bd80      	pop	{r7, pc}

08001524 <rtc_time_get_minute>:
{
 return (uint32_t)(READ_BIT(RTC->TR, (RTC_TR_ST | RTC_TR_SU)) >> RTC_TR_SU_Pos);
}

uint32_t rtc_time_get_minute(void)
{
 8001524:	b480      	push	{r7}
 8001526:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RTC->TR, (RTC_TR_MNT | RTC_TR_MNU))>> RTC_TR_MNU_Pos);
 8001528:	4b04      	ldr	r3, [pc, #16]	; (800153c <rtc_time_get_minute+0x18>)
 800152a:	681b      	ldr	r3, [r3, #0]
 800152c:	0a1b      	lsrs	r3, r3, #8
 800152e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
}
 8001532:	4618      	mov	r0, r3
 8001534:	46bd      	mov	sp, r7
 8001536:	f85d 7b04 	ldr.w	r7, [sp], #4
 800153a:	4770      	bx	lr
 800153c:	40002800 	.word	0x40002800

08001540 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001540:	b580      	push	{r7, lr}
 8001542:	b086      	sub	sp, #24
 8001544:	af00      	add	r7, sp, #0
 8001546:	60f8      	str	r0, [r7, #12]
 8001548:	60b9      	str	r1, [r7, #8]
 800154a:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800154c:	2300      	movs	r3, #0
 800154e:	617b      	str	r3, [r7, #20]
 8001550:	e00a      	b.n	8001568 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8001552:	f3af 8000 	nop.w
 8001556:	4601      	mov	r1, r0
 8001558:	68bb      	ldr	r3, [r7, #8]
 800155a:	1c5a      	adds	r2, r3, #1
 800155c:	60ba      	str	r2, [r7, #8]
 800155e:	b2ca      	uxtb	r2, r1
 8001560:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001562:	697b      	ldr	r3, [r7, #20]
 8001564:	3301      	adds	r3, #1
 8001566:	617b      	str	r3, [r7, #20]
 8001568:	697a      	ldr	r2, [r7, #20]
 800156a:	687b      	ldr	r3, [r7, #4]
 800156c:	429a      	cmp	r2, r3
 800156e:	dbf0      	blt.n	8001552 <_read+0x12>
	}

return len;
 8001570:	687b      	ldr	r3, [r7, #4]
}
 8001572:	4618      	mov	r0, r3
 8001574:	3718      	adds	r7, #24
 8001576:	46bd      	mov	sp, r7
 8001578:	bd80      	pop	{r7, pc}

0800157a <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800157a:	b580      	push	{r7, lr}
 800157c:	b086      	sub	sp, #24
 800157e:	af00      	add	r7, sp, #0
 8001580:	60f8      	str	r0, [r7, #12]
 8001582:	60b9      	str	r1, [r7, #8]
 8001584:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001586:	2300      	movs	r3, #0
 8001588:	617b      	str	r3, [r7, #20]
 800158a:	e009      	b.n	80015a0 <_write+0x26>
	{
		__io_putchar(*ptr++);
 800158c:	68bb      	ldr	r3, [r7, #8]
 800158e:	1c5a      	adds	r2, r3, #1
 8001590:	60ba      	str	r2, [r7, #8]
 8001592:	781b      	ldrb	r3, [r3, #0]
 8001594:	4618      	mov	r0, r3
 8001596:	f7fe fe73 	bl	8000280 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800159a:	697b      	ldr	r3, [r7, #20]
 800159c:	3301      	adds	r3, #1
 800159e:	617b      	str	r3, [r7, #20]
 80015a0:	697a      	ldr	r2, [r7, #20]
 80015a2:	687b      	ldr	r3, [r7, #4]
 80015a4:	429a      	cmp	r2, r3
 80015a6:	dbf1      	blt.n	800158c <_write+0x12>
	}
	return len;
 80015a8:	687b      	ldr	r3, [r7, #4]
}
 80015aa:	4618      	mov	r0, r3
 80015ac:	3718      	adds	r7, #24
 80015ae:	46bd      	mov	sp, r7
 80015b0:	bd80      	pop	{r7, pc}

080015b2 <_close>:

int _close(int file)
{
 80015b2:	b480      	push	{r7}
 80015b4:	b083      	sub	sp, #12
 80015b6:	af00      	add	r7, sp, #0
 80015b8:	6078      	str	r0, [r7, #4]
	return -1;
 80015ba:	f04f 33ff 	mov.w	r3, #4294967295
}
 80015be:	4618      	mov	r0, r3
 80015c0:	370c      	adds	r7, #12
 80015c2:	46bd      	mov	sp, r7
 80015c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015c8:	4770      	bx	lr

080015ca <_fstat>:


int _fstat(int file, struct stat *st)
{
 80015ca:	b480      	push	{r7}
 80015cc:	b083      	sub	sp, #12
 80015ce:	af00      	add	r7, sp, #0
 80015d0:	6078      	str	r0, [r7, #4]
 80015d2:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80015d4:	683b      	ldr	r3, [r7, #0]
 80015d6:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80015da:	605a      	str	r2, [r3, #4]
	return 0;
 80015dc:	2300      	movs	r3, #0
}
 80015de:	4618      	mov	r0, r3
 80015e0:	370c      	adds	r7, #12
 80015e2:	46bd      	mov	sp, r7
 80015e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015e8:	4770      	bx	lr

080015ea <_isatty>:

int _isatty(int file)
{
 80015ea:	b480      	push	{r7}
 80015ec:	b083      	sub	sp, #12
 80015ee:	af00      	add	r7, sp, #0
 80015f0:	6078      	str	r0, [r7, #4]
	return 1;
 80015f2:	2301      	movs	r3, #1
}
 80015f4:	4618      	mov	r0, r3
 80015f6:	370c      	adds	r7, #12
 80015f8:	46bd      	mov	sp, r7
 80015fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015fe:	4770      	bx	lr

08001600 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001600:	b480      	push	{r7}
 8001602:	b085      	sub	sp, #20
 8001604:	af00      	add	r7, sp, #0
 8001606:	60f8      	str	r0, [r7, #12]
 8001608:	60b9      	str	r1, [r7, #8]
 800160a:	607a      	str	r2, [r7, #4]
	return 0;
 800160c:	2300      	movs	r3, #0
}
 800160e:	4618      	mov	r0, r3
 8001610:	3714      	adds	r7, #20
 8001612:	46bd      	mov	sp, r7
 8001614:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001618:	4770      	bx	lr
	...

0800161c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800161c:	b580      	push	{r7, lr}
 800161e:	b086      	sub	sp, #24
 8001620:	af00      	add	r7, sp, #0
 8001622:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001624:	4a14      	ldr	r2, [pc, #80]	; (8001678 <_sbrk+0x5c>)
 8001626:	4b15      	ldr	r3, [pc, #84]	; (800167c <_sbrk+0x60>)
 8001628:	1ad3      	subs	r3, r2, r3
 800162a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800162c:	697b      	ldr	r3, [r7, #20]
 800162e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001630:	4b13      	ldr	r3, [pc, #76]	; (8001680 <_sbrk+0x64>)
 8001632:	681b      	ldr	r3, [r3, #0]
 8001634:	2b00      	cmp	r3, #0
 8001636:	d102      	bne.n	800163e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001638:	4b11      	ldr	r3, [pc, #68]	; (8001680 <_sbrk+0x64>)
 800163a:	4a12      	ldr	r2, [pc, #72]	; (8001684 <_sbrk+0x68>)
 800163c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800163e:	4b10      	ldr	r3, [pc, #64]	; (8001680 <_sbrk+0x64>)
 8001640:	681a      	ldr	r2, [r3, #0]
 8001642:	687b      	ldr	r3, [r7, #4]
 8001644:	4413      	add	r3, r2
 8001646:	693a      	ldr	r2, [r7, #16]
 8001648:	429a      	cmp	r2, r3
 800164a:	d207      	bcs.n	800165c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800164c:	f000 f846 	bl	80016dc <__errno>
 8001650:	4603      	mov	r3, r0
 8001652:	220c      	movs	r2, #12
 8001654:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001656:	f04f 33ff 	mov.w	r3, #4294967295
 800165a:	e009      	b.n	8001670 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800165c:	4b08      	ldr	r3, [pc, #32]	; (8001680 <_sbrk+0x64>)
 800165e:	681b      	ldr	r3, [r3, #0]
 8001660:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001662:	4b07      	ldr	r3, [pc, #28]	; (8001680 <_sbrk+0x64>)
 8001664:	681a      	ldr	r2, [r3, #0]
 8001666:	687b      	ldr	r3, [r7, #4]
 8001668:	4413      	add	r3, r2
 800166a:	4a05      	ldr	r2, [pc, #20]	; (8001680 <_sbrk+0x64>)
 800166c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800166e:	68fb      	ldr	r3, [r7, #12]
}
 8001670:	4618      	mov	r0, r3
 8001672:	3718      	adds	r7, #24
 8001674:	46bd      	mov	sp, r7
 8001676:	bd80      	pop	{r7, pc}
 8001678:	20020000 	.word	0x20020000
 800167c:	00000400 	.word	0x00000400
 8001680:	200005fc 	.word	0x200005fc
 8001684:	20000780 	.word	0x20000780

08001688 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001688:	480d      	ldr	r0, [pc, #52]	; (80016c0 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800168a:	4685      	mov	sp, r0
/* Call the clock system intitialization function.*/
  bl  SystemInit
 800168c:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001690:	480c      	ldr	r0, [pc, #48]	; (80016c4 <LoopForever+0x6>)
  ldr r1, =_edata
 8001692:	490d      	ldr	r1, [pc, #52]	; (80016c8 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001694:	4a0d      	ldr	r2, [pc, #52]	; (80016cc <LoopForever+0xe>)
  movs r3, #0
 8001696:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001698:	e002      	b.n	80016a0 <LoopCopyDataInit>

0800169a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800169a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800169c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800169e:	3304      	adds	r3, #4

080016a0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80016a0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80016a2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80016a4:	d3f9      	bcc.n	800169a <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80016a6:	4a0a      	ldr	r2, [pc, #40]	; (80016d0 <LoopForever+0x12>)
  ldr r4, =_ebss
 80016a8:	4c0a      	ldr	r4, [pc, #40]	; (80016d4 <LoopForever+0x16>)
  movs r3, #0
 80016aa:	2300      	movs	r3, #0
  b LoopFillZerobss
 80016ac:	e001      	b.n	80016b2 <LoopFillZerobss>

080016ae <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80016ae:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80016b0:	3204      	adds	r2, #4

080016b2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80016b2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80016b4:	d3fb      	bcc.n	80016ae <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 80016b6:	f000 f817 	bl	80016e8 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80016ba:	f7ff fc53 	bl	8000f64 <main>

080016be <LoopForever>:

LoopForever:
    b LoopForever
 80016be:	e7fe      	b.n	80016be <LoopForever>
  ldr   r0, =_estack
 80016c0:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80016c4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80016c8:	20000094 	.word	0x20000094
  ldr r2, =_sidata
 80016cc:	08002e04 	.word	0x08002e04
  ldr r2, =_sbss
 80016d0:	20000094 	.word	0x20000094
  ldr r4, =_ebss
 80016d4:	20000780 	.word	0x20000780

080016d8 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80016d8:	e7fe      	b.n	80016d8 <ADC_IRQHandler>
	...

080016dc <__errno>:
 80016dc:	4b01      	ldr	r3, [pc, #4]	; (80016e4 <__errno+0x8>)
 80016de:	6818      	ldr	r0, [r3, #0]
 80016e0:	4770      	bx	lr
 80016e2:	bf00      	nop
 80016e4:	20000030 	.word	0x20000030

080016e8 <__libc_init_array>:
 80016e8:	b570      	push	{r4, r5, r6, lr}
 80016ea:	4d0d      	ldr	r5, [pc, #52]	; (8001720 <__libc_init_array+0x38>)
 80016ec:	4c0d      	ldr	r4, [pc, #52]	; (8001724 <__libc_init_array+0x3c>)
 80016ee:	1b64      	subs	r4, r4, r5
 80016f0:	10a4      	asrs	r4, r4, #2
 80016f2:	2600      	movs	r6, #0
 80016f4:	42a6      	cmp	r6, r4
 80016f6:	d109      	bne.n	800170c <__libc_init_array+0x24>
 80016f8:	4d0b      	ldr	r5, [pc, #44]	; (8001728 <__libc_init_array+0x40>)
 80016fa:	4c0c      	ldr	r4, [pc, #48]	; (800172c <__libc_init_array+0x44>)
 80016fc:	f001 f976 	bl	80029ec <_init>
 8001700:	1b64      	subs	r4, r4, r5
 8001702:	10a4      	asrs	r4, r4, #2
 8001704:	2600      	movs	r6, #0
 8001706:	42a6      	cmp	r6, r4
 8001708:	d105      	bne.n	8001716 <__libc_init_array+0x2e>
 800170a:	bd70      	pop	{r4, r5, r6, pc}
 800170c:	f855 3b04 	ldr.w	r3, [r5], #4
 8001710:	4798      	blx	r3
 8001712:	3601      	adds	r6, #1
 8001714:	e7ee      	b.n	80016f4 <__libc_init_array+0xc>
 8001716:	f855 3b04 	ldr.w	r3, [r5], #4
 800171a:	4798      	blx	r3
 800171c:	3601      	adds	r6, #1
 800171e:	e7f2      	b.n	8001706 <__libc_init_array+0x1e>
 8001720:	08002dfc 	.word	0x08002dfc
 8001724:	08002dfc 	.word	0x08002dfc
 8001728:	08002dfc 	.word	0x08002dfc
 800172c:	08002e00 	.word	0x08002e00

08001730 <memset>:
 8001730:	4402      	add	r2, r0
 8001732:	4603      	mov	r3, r0
 8001734:	4293      	cmp	r3, r2
 8001736:	d100      	bne.n	800173a <memset+0xa>
 8001738:	4770      	bx	lr
 800173a:	f803 1b01 	strb.w	r1, [r3], #1
 800173e:	e7f9      	b.n	8001734 <memset+0x4>

08001740 <iprintf>:
 8001740:	b40f      	push	{r0, r1, r2, r3}
 8001742:	4b0a      	ldr	r3, [pc, #40]	; (800176c <iprintf+0x2c>)
 8001744:	b513      	push	{r0, r1, r4, lr}
 8001746:	681c      	ldr	r4, [r3, #0]
 8001748:	b124      	cbz	r4, 8001754 <iprintf+0x14>
 800174a:	69a3      	ldr	r3, [r4, #24]
 800174c:	b913      	cbnz	r3, 8001754 <iprintf+0x14>
 800174e:	4620      	mov	r0, r4
 8001750:	f000 f8b4 	bl	80018bc <__sinit>
 8001754:	ab05      	add	r3, sp, #20
 8001756:	9a04      	ldr	r2, [sp, #16]
 8001758:	68a1      	ldr	r1, [r4, #8]
 800175a:	9301      	str	r3, [sp, #4]
 800175c:	4620      	mov	r0, r4
 800175e:	f000 fb2d 	bl	8001dbc <_vfiprintf_r>
 8001762:	b002      	add	sp, #8
 8001764:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8001768:	b004      	add	sp, #16
 800176a:	4770      	bx	lr
 800176c:	20000030 	.word	0x20000030

08001770 <siprintf>:
 8001770:	b40e      	push	{r1, r2, r3}
 8001772:	b500      	push	{lr}
 8001774:	b09c      	sub	sp, #112	; 0x70
 8001776:	ab1d      	add	r3, sp, #116	; 0x74
 8001778:	9002      	str	r0, [sp, #8]
 800177a:	9006      	str	r0, [sp, #24]
 800177c:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8001780:	4809      	ldr	r0, [pc, #36]	; (80017a8 <siprintf+0x38>)
 8001782:	9107      	str	r1, [sp, #28]
 8001784:	9104      	str	r1, [sp, #16]
 8001786:	4909      	ldr	r1, [pc, #36]	; (80017ac <siprintf+0x3c>)
 8001788:	f853 2b04 	ldr.w	r2, [r3], #4
 800178c:	9105      	str	r1, [sp, #20]
 800178e:	6800      	ldr	r0, [r0, #0]
 8001790:	9301      	str	r3, [sp, #4]
 8001792:	a902      	add	r1, sp, #8
 8001794:	f000 f9e8 	bl	8001b68 <_svfiprintf_r>
 8001798:	9b02      	ldr	r3, [sp, #8]
 800179a:	2200      	movs	r2, #0
 800179c:	701a      	strb	r2, [r3, #0]
 800179e:	b01c      	add	sp, #112	; 0x70
 80017a0:	f85d eb04 	ldr.w	lr, [sp], #4
 80017a4:	b003      	add	sp, #12
 80017a6:	4770      	bx	lr
 80017a8:	20000030 	.word	0x20000030
 80017ac:	ffff0208 	.word	0xffff0208

080017b0 <strcat>:
 80017b0:	b510      	push	{r4, lr}
 80017b2:	4602      	mov	r2, r0
 80017b4:	7814      	ldrb	r4, [r2, #0]
 80017b6:	4613      	mov	r3, r2
 80017b8:	3201      	adds	r2, #1
 80017ba:	2c00      	cmp	r4, #0
 80017bc:	d1fa      	bne.n	80017b4 <strcat+0x4>
 80017be:	3b01      	subs	r3, #1
 80017c0:	f811 2b01 	ldrb.w	r2, [r1], #1
 80017c4:	f803 2f01 	strb.w	r2, [r3, #1]!
 80017c8:	2a00      	cmp	r2, #0
 80017ca:	d1f9      	bne.n	80017c0 <strcat+0x10>
 80017cc:	bd10      	pop	{r4, pc}

080017ce <strcpy>:
 80017ce:	4603      	mov	r3, r0
 80017d0:	f811 2b01 	ldrb.w	r2, [r1], #1
 80017d4:	f803 2b01 	strb.w	r2, [r3], #1
 80017d8:	2a00      	cmp	r2, #0
 80017da:	d1f9      	bne.n	80017d0 <strcpy+0x2>
 80017dc:	4770      	bx	lr

080017de <strstr>:
 80017de:	b5f0      	push	{r4, r5, r6, r7, lr}
 80017e0:	780c      	ldrb	r4, [r1, #0]
 80017e2:	b164      	cbz	r4, 80017fe <strstr+0x20>
 80017e4:	4603      	mov	r3, r0
 80017e6:	781a      	ldrb	r2, [r3, #0]
 80017e8:	4618      	mov	r0, r3
 80017ea:	1c5e      	adds	r6, r3, #1
 80017ec:	b90a      	cbnz	r2, 80017f2 <strstr+0x14>
 80017ee:	4610      	mov	r0, r2
 80017f0:	e005      	b.n	80017fe <strstr+0x20>
 80017f2:	4294      	cmp	r4, r2
 80017f4:	d108      	bne.n	8001808 <strstr+0x2a>
 80017f6:	460d      	mov	r5, r1
 80017f8:	f815 2f01 	ldrb.w	r2, [r5, #1]!
 80017fc:	b902      	cbnz	r2, 8001800 <strstr+0x22>
 80017fe:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001800:	f813 7f01 	ldrb.w	r7, [r3, #1]!
 8001804:	4297      	cmp	r7, r2
 8001806:	d0f7      	beq.n	80017f8 <strstr+0x1a>
 8001808:	4633      	mov	r3, r6
 800180a:	e7ec      	b.n	80017e6 <strstr+0x8>

0800180c <std>:
 800180c:	2300      	movs	r3, #0
 800180e:	b510      	push	{r4, lr}
 8001810:	4604      	mov	r4, r0
 8001812:	e9c0 3300 	strd	r3, r3, [r0]
 8001816:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800181a:	6083      	str	r3, [r0, #8]
 800181c:	8181      	strh	r1, [r0, #12]
 800181e:	6643      	str	r3, [r0, #100]	; 0x64
 8001820:	81c2      	strh	r2, [r0, #14]
 8001822:	6183      	str	r3, [r0, #24]
 8001824:	4619      	mov	r1, r3
 8001826:	2208      	movs	r2, #8
 8001828:	305c      	adds	r0, #92	; 0x5c
 800182a:	f7ff ff81 	bl	8001730 <memset>
 800182e:	4b05      	ldr	r3, [pc, #20]	; (8001844 <std+0x38>)
 8001830:	6263      	str	r3, [r4, #36]	; 0x24
 8001832:	4b05      	ldr	r3, [pc, #20]	; (8001848 <std+0x3c>)
 8001834:	62a3      	str	r3, [r4, #40]	; 0x28
 8001836:	4b05      	ldr	r3, [pc, #20]	; (800184c <std+0x40>)
 8001838:	62e3      	str	r3, [r4, #44]	; 0x2c
 800183a:	4b05      	ldr	r3, [pc, #20]	; (8001850 <std+0x44>)
 800183c:	6224      	str	r4, [r4, #32]
 800183e:	6323      	str	r3, [r4, #48]	; 0x30
 8001840:	bd10      	pop	{r4, pc}
 8001842:	bf00      	nop
 8001844:	08002365 	.word	0x08002365
 8001848:	08002387 	.word	0x08002387
 800184c:	080023bf 	.word	0x080023bf
 8001850:	080023e3 	.word	0x080023e3

08001854 <_cleanup_r>:
 8001854:	4901      	ldr	r1, [pc, #4]	; (800185c <_cleanup_r+0x8>)
 8001856:	f000 b8af 	b.w	80019b8 <_fwalk_reent>
 800185a:	bf00      	nop
 800185c:	080026bd 	.word	0x080026bd

08001860 <__sfmoreglue>:
 8001860:	b570      	push	{r4, r5, r6, lr}
 8001862:	1e4a      	subs	r2, r1, #1
 8001864:	2568      	movs	r5, #104	; 0x68
 8001866:	4355      	muls	r5, r2
 8001868:	460e      	mov	r6, r1
 800186a:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800186e:	f000 f8c5 	bl	80019fc <_malloc_r>
 8001872:	4604      	mov	r4, r0
 8001874:	b140      	cbz	r0, 8001888 <__sfmoreglue+0x28>
 8001876:	2100      	movs	r1, #0
 8001878:	e9c0 1600 	strd	r1, r6, [r0]
 800187c:	300c      	adds	r0, #12
 800187e:	60a0      	str	r0, [r4, #8]
 8001880:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8001884:	f7ff ff54 	bl	8001730 <memset>
 8001888:	4620      	mov	r0, r4
 800188a:	bd70      	pop	{r4, r5, r6, pc}

0800188c <__sfp_lock_acquire>:
 800188c:	4801      	ldr	r0, [pc, #4]	; (8001894 <__sfp_lock_acquire+0x8>)
 800188e:	f000 b8b3 	b.w	80019f8 <__retarget_lock_acquire_recursive>
 8001892:	bf00      	nop
 8001894:	20000778 	.word	0x20000778

08001898 <__sfp_lock_release>:
 8001898:	4801      	ldr	r0, [pc, #4]	; (80018a0 <__sfp_lock_release+0x8>)
 800189a:	f000 b8ae 	b.w	80019fa <__retarget_lock_release_recursive>
 800189e:	bf00      	nop
 80018a0:	20000778 	.word	0x20000778

080018a4 <__sinit_lock_acquire>:
 80018a4:	4801      	ldr	r0, [pc, #4]	; (80018ac <__sinit_lock_acquire+0x8>)
 80018a6:	f000 b8a7 	b.w	80019f8 <__retarget_lock_acquire_recursive>
 80018aa:	bf00      	nop
 80018ac:	20000773 	.word	0x20000773

080018b0 <__sinit_lock_release>:
 80018b0:	4801      	ldr	r0, [pc, #4]	; (80018b8 <__sinit_lock_release+0x8>)
 80018b2:	f000 b8a2 	b.w	80019fa <__retarget_lock_release_recursive>
 80018b6:	bf00      	nop
 80018b8:	20000773 	.word	0x20000773

080018bc <__sinit>:
 80018bc:	b510      	push	{r4, lr}
 80018be:	4604      	mov	r4, r0
 80018c0:	f7ff fff0 	bl	80018a4 <__sinit_lock_acquire>
 80018c4:	69a3      	ldr	r3, [r4, #24]
 80018c6:	b11b      	cbz	r3, 80018d0 <__sinit+0x14>
 80018c8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80018cc:	f7ff bff0 	b.w	80018b0 <__sinit_lock_release>
 80018d0:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 80018d4:	6523      	str	r3, [r4, #80]	; 0x50
 80018d6:	4b13      	ldr	r3, [pc, #76]	; (8001924 <__sinit+0x68>)
 80018d8:	4a13      	ldr	r2, [pc, #76]	; (8001928 <__sinit+0x6c>)
 80018da:	681b      	ldr	r3, [r3, #0]
 80018dc:	62a2      	str	r2, [r4, #40]	; 0x28
 80018de:	42a3      	cmp	r3, r4
 80018e0:	bf04      	itt	eq
 80018e2:	2301      	moveq	r3, #1
 80018e4:	61a3      	streq	r3, [r4, #24]
 80018e6:	4620      	mov	r0, r4
 80018e8:	f000 f820 	bl	800192c <__sfp>
 80018ec:	6060      	str	r0, [r4, #4]
 80018ee:	4620      	mov	r0, r4
 80018f0:	f000 f81c 	bl	800192c <__sfp>
 80018f4:	60a0      	str	r0, [r4, #8]
 80018f6:	4620      	mov	r0, r4
 80018f8:	f000 f818 	bl	800192c <__sfp>
 80018fc:	2200      	movs	r2, #0
 80018fe:	60e0      	str	r0, [r4, #12]
 8001900:	2104      	movs	r1, #4
 8001902:	6860      	ldr	r0, [r4, #4]
 8001904:	f7ff ff82 	bl	800180c <std>
 8001908:	68a0      	ldr	r0, [r4, #8]
 800190a:	2201      	movs	r2, #1
 800190c:	2109      	movs	r1, #9
 800190e:	f7ff ff7d 	bl	800180c <std>
 8001912:	68e0      	ldr	r0, [r4, #12]
 8001914:	2202      	movs	r2, #2
 8001916:	2112      	movs	r1, #18
 8001918:	f7ff ff78 	bl	800180c <std>
 800191c:	2301      	movs	r3, #1
 800191e:	61a3      	str	r3, [r4, #24]
 8001920:	e7d2      	b.n	80018c8 <__sinit+0xc>
 8001922:	bf00      	nop
 8001924:	08002d64 	.word	0x08002d64
 8001928:	08001855 	.word	0x08001855

0800192c <__sfp>:
 800192c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800192e:	4607      	mov	r7, r0
 8001930:	f7ff ffac 	bl	800188c <__sfp_lock_acquire>
 8001934:	4b1e      	ldr	r3, [pc, #120]	; (80019b0 <__sfp+0x84>)
 8001936:	681e      	ldr	r6, [r3, #0]
 8001938:	69b3      	ldr	r3, [r6, #24]
 800193a:	b913      	cbnz	r3, 8001942 <__sfp+0x16>
 800193c:	4630      	mov	r0, r6
 800193e:	f7ff ffbd 	bl	80018bc <__sinit>
 8001942:	3648      	adds	r6, #72	; 0x48
 8001944:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8001948:	3b01      	subs	r3, #1
 800194a:	d503      	bpl.n	8001954 <__sfp+0x28>
 800194c:	6833      	ldr	r3, [r6, #0]
 800194e:	b30b      	cbz	r3, 8001994 <__sfp+0x68>
 8001950:	6836      	ldr	r6, [r6, #0]
 8001952:	e7f7      	b.n	8001944 <__sfp+0x18>
 8001954:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8001958:	b9d5      	cbnz	r5, 8001990 <__sfp+0x64>
 800195a:	4b16      	ldr	r3, [pc, #88]	; (80019b4 <__sfp+0x88>)
 800195c:	60e3      	str	r3, [r4, #12]
 800195e:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8001962:	6665      	str	r5, [r4, #100]	; 0x64
 8001964:	f000 f847 	bl	80019f6 <__retarget_lock_init_recursive>
 8001968:	f7ff ff96 	bl	8001898 <__sfp_lock_release>
 800196c:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8001970:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8001974:	6025      	str	r5, [r4, #0]
 8001976:	61a5      	str	r5, [r4, #24]
 8001978:	2208      	movs	r2, #8
 800197a:	4629      	mov	r1, r5
 800197c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8001980:	f7ff fed6 	bl	8001730 <memset>
 8001984:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8001988:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800198c:	4620      	mov	r0, r4
 800198e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001990:	3468      	adds	r4, #104	; 0x68
 8001992:	e7d9      	b.n	8001948 <__sfp+0x1c>
 8001994:	2104      	movs	r1, #4
 8001996:	4638      	mov	r0, r7
 8001998:	f7ff ff62 	bl	8001860 <__sfmoreglue>
 800199c:	4604      	mov	r4, r0
 800199e:	6030      	str	r0, [r6, #0]
 80019a0:	2800      	cmp	r0, #0
 80019a2:	d1d5      	bne.n	8001950 <__sfp+0x24>
 80019a4:	f7ff ff78 	bl	8001898 <__sfp_lock_release>
 80019a8:	230c      	movs	r3, #12
 80019aa:	603b      	str	r3, [r7, #0]
 80019ac:	e7ee      	b.n	800198c <__sfp+0x60>
 80019ae:	bf00      	nop
 80019b0:	08002d64 	.word	0x08002d64
 80019b4:	ffff0001 	.word	0xffff0001

080019b8 <_fwalk_reent>:
 80019b8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80019bc:	4606      	mov	r6, r0
 80019be:	4688      	mov	r8, r1
 80019c0:	f100 0448 	add.w	r4, r0, #72	; 0x48
 80019c4:	2700      	movs	r7, #0
 80019c6:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80019ca:	f1b9 0901 	subs.w	r9, r9, #1
 80019ce:	d505      	bpl.n	80019dc <_fwalk_reent+0x24>
 80019d0:	6824      	ldr	r4, [r4, #0]
 80019d2:	2c00      	cmp	r4, #0
 80019d4:	d1f7      	bne.n	80019c6 <_fwalk_reent+0xe>
 80019d6:	4638      	mov	r0, r7
 80019d8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80019dc:	89ab      	ldrh	r3, [r5, #12]
 80019de:	2b01      	cmp	r3, #1
 80019e0:	d907      	bls.n	80019f2 <_fwalk_reent+0x3a>
 80019e2:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80019e6:	3301      	adds	r3, #1
 80019e8:	d003      	beq.n	80019f2 <_fwalk_reent+0x3a>
 80019ea:	4629      	mov	r1, r5
 80019ec:	4630      	mov	r0, r6
 80019ee:	47c0      	blx	r8
 80019f0:	4307      	orrs	r7, r0
 80019f2:	3568      	adds	r5, #104	; 0x68
 80019f4:	e7e9      	b.n	80019ca <_fwalk_reent+0x12>

080019f6 <__retarget_lock_init_recursive>:
 80019f6:	4770      	bx	lr

080019f8 <__retarget_lock_acquire_recursive>:
 80019f8:	4770      	bx	lr

080019fa <__retarget_lock_release_recursive>:
 80019fa:	4770      	bx	lr

080019fc <_malloc_r>:
 80019fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80019fe:	1ccd      	adds	r5, r1, #3
 8001a00:	f025 0503 	bic.w	r5, r5, #3
 8001a04:	3508      	adds	r5, #8
 8001a06:	2d0c      	cmp	r5, #12
 8001a08:	bf38      	it	cc
 8001a0a:	250c      	movcc	r5, #12
 8001a0c:	2d00      	cmp	r5, #0
 8001a0e:	4606      	mov	r6, r0
 8001a10:	db01      	blt.n	8001a16 <_malloc_r+0x1a>
 8001a12:	42a9      	cmp	r1, r5
 8001a14:	d903      	bls.n	8001a1e <_malloc_r+0x22>
 8001a16:	230c      	movs	r3, #12
 8001a18:	6033      	str	r3, [r6, #0]
 8001a1a:	2000      	movs	r0, #0
 8001a1c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001a1e:	f000 ff27 	bl	8002870 <__malloc_lock>
 8001a22:	4921      	ldr	r1, [pc, #132]	; (8001aa8 <_malloc_r+0xac>)
 8001a24:	680a      	ldr	r2, [r1, #0]
 8001a26:	4614      	mov	r4, r2
 8001a28:	b99c      	cbnz	r4, 8001a52 <_malloc_r+0x56>
 8001a2a:	4f20      	ldr	r7, [pc, #128]	; (8001aac <_malloc_r+0xb0>)
 8001a2c:	683b      	ldr	r3, [r7, #0]
 8001a2e:	b923      	cbnz	r3, 8001a3a <_malloc_r+0x3e>
 8001a30:	4621      	mov	r1, r4
 8001a32:	4630      	mov	r0, r6
 8001a34:	f000 fc86 	bl	8002344 <_sbrk_r>
 8001a38:	6038      	str	r0, [r7, #0]
 8001a3a:	4629      	mov	r1, r5
 8001a3c:	4630      	mov	r0, r6
 8001a3e:	f000 fc81 	bl	8002344 <_sbrk_r>
 8001a42:	1c43      	adds	r3, r0, #1
 8001a44:	d123      	bne.n	8001a8e <_malloc_r+0x92>
 8001a46:	230c      	movs	r3, #12
 8001a48:	6033      	str	r3, [r6, #0]
 8001a4a:	4630      	mov	r0, r6
 8001a4c:	f000 ff16 	bl	800287c <__malloc_unlock>
 8001a50:	e7e3      	b.n	8001a1a <_malloc_r+0x1e>
 8001a52:	6823      	ldr	r3, [r4, #0]
 8001a54:	1b5b      	subs	r3, r3, r5
 8001a56:	d417      	bmi.n	8001a88 <_malloc_r+0x8c>
 8001a58:	2b0b      	cmp	r3, #11
 8001a5a:	d903      	bls.n	8001a64 <_malloc_r+0x68>
 8001a5c:	6023      	str	r3, [r4, #0]
 8001a5e:	441c      	add	r4, r3
 8001a60:	6025      	str	r5, [r4, #0]
 8001a62:	e004      	b.n	8001a6e <_malloc_r+0x72>
 8001a64:	6863      	ldr	r3, [r4, #4]
 8001a66:	42a2      	cmp	r2, r4
 8001a68:	bf0c      	ite	eq
 8001a6a:	600b      	streq	r3, [r1, #0]
 8001a6c:	6053      	strne	r3, [r2, #4]
 8001a6e:	4630      	mov	r0, r6
 8001a70:	f000 ff04 	bl	800287c <__malloc_unlock>
 8001a74:	f104 000b 	add.w	r0, r4, #11
 8001a78:	1d23      	adds	r3, r4, #4
 8001a7a:	f020 0007 	bic.w	r0, r0, #7
 8001a7e:	1ac2      	subs	r2, r0, r3
 8001a80:	d0cc      	beq.n	8001a1c <_malloc_r+0x20>
 8001a82:	1a1b      	subs	r3, r3, r0
 8001a84:	50a3      	str	r3, [r4, r2]
 8001a86:	e7c9      	b.n	8001a1c <_malloc_r+0x20>
 8001a88:	4622      	mov	r2, r4
 8001a8a:	6864      	ldr	r4, [r4, #4]
 8001a8c:	e7cc      	b.n	8001a28 <_malloc_r+0x2c>
 8001a8e:	1cc4      	adds	r4, r0, #3
 8001a90:	f024 0403 	bic.w	r4, r4, #3
 8001a94:	42a0      	cmp	r0, r4
 8001a96:	d0e3      	beq.n	8001a60 <_malloc_r+0x64>
 8001a98:	1a21      	subs	r1, r4, r0
 8001a9a:	4630      	mov	r0, r6
 8001a9c:	f000 fc52 	bl	8002344 <_sbrk_r>
 8001aa0:	3001      	adds	r0, #1
 8001aa2:	d1dd      	bne.n	8001a60 <_malloc_r+0x64>
 8001aa4:	e7cf      	b.n	8001a46 <_malloc_r+0x4a>
 8001aa6:	bf00      	nop
 8001aa8:	20000600 	.word	0x20000600
 8001aac:	20000604 	.word	0x20000604

08001ab0 <__ssputs_r>:
 8001ab0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8001ab4:	688e      	ldr	r6, [r1, #8]
 8001ab6:	429e      	cmp	r6, r3
 8001ab8:	4682      	mov	sl, r0
 8001aba:	460c      	mov	r4, r1
 8001abc:	4690      	mov	r8, r2
 8001abe:	461f      	mov	r7, r3
 8001ac0:	d838      	bhi.n	8001b34 <__ssputs_r+0x84>
 8001ac2:	898a      	ldrh	r2, [r1, #12]
 8001ac4:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8001ac8:	d032      	beq.n	8001b30 <__ssputs_r+0x80>
 8001aca:	6825      	ldr	r5, [r4, #0]
 8001acc:	6909      	ldr	r1, [r1, #16]
 8001ace:	eba5 0901 	sub.w	r9, r5, r1
 8001ad2:	6965      	ldr	r5, [r4, #20]
 8001ad4:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8001ad8:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8001adc:	3301      	adds	r3, #1
 8001ade:	444b      	add	r3, r9
 8001ae0:	106d      	asrs	r5, r5, #1
 8001ae2:	429d      	cmp	r5, r3
 8001ae4:	bf38      	it	cc
 8001ae6:	461d      	movcc	r5, r3
 8001ae8:	0553      	lsls	r3, r2, #21
 8001aea:	d531      	bpl.n	8001b50 <__ssputs_r+0xa0>
 8001aec:	4629      	mov	r1, r5
 8001aee:	f7ff ff85 	bl	80019fc <_malloc_r>
 8001af2:	4606      	mov	r6, r0
 8001af4:	b950      	cbnz	r0, 8001b0c <__ssputs_r+0x5c>
 8001af6:	230c      	movs	r3, #12
 8001af8:	f8ca 3000 	str.w	r3, [sl]
 8001afc:	89a3      	ldrh	r3, [r4, #12]
 8001afe:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001b02:	81a3      	strh	r3, [r4, #12]
 8001b04:	f04f 30ff 	mov.w	r0, #4294967295
 8001b08:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001b0c:	6921      	ldr	r1, [r4, #16]
 8001b0e:	464a      	mov	r2, r9
 8001b10:	f000 fe86 	bl	8002820 <memcpy>
 8001b14:	89a3      	ldrh	r3, [r4, #12]
 8001b16:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8001b1a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001b1e:	81a3      	strh	r3, [r4, #12]
 8001b20:	6126      	str	r6, [r4, #16]
 8001b22:	6165      	str	r5, [r4, #20]
 8001b24:	444e      	add	r6, r9
 8001b26:	eba5 0509 	sub.w	r5, r5, r9
 8001b2a:	6026      	str	r6, [r4, #0]
 8001b2c:	60a5      	str	r5, [r4, #8]
 8001b2e:	463e      	mov	r6, r7
 8001b30:	42be      	cmp	r6, r7
 8001b32:	d900      	bls.n	8001b36 <__ssputs_r+0x86>
 8001b34:	463e      	mov	r6, r7
 8001b36:	4632      	mov	r2, r6
 8001b38:	6820      	ldr	r0, [r4, #0]
 8001b3a:	4641      	mov	r1, r8
 8001b3c:	f000 fe7e 	bl	800283c <memmove>
 8001b40:	68a3      	ldr	r3, [r4, #8]
 8001b42:	6822      	ldr	r2, [r4, #0]
 8001b44:	1b9b      	subs	r3, r3, r6
 8001b46:	4432      	add	r2, r6
 8001b48:	60a3      	str	r3, [r4, #8]
 8001b4a:	6022      	str	r2, [r4, #0]
 8001b4c:	2000      	movs	r0, #0
 8001b4e:	e7db      	b.n	8001b08 <__ssputs_r+0x58>
 8001b50:	462a      	mov	r2, r5
 8001b52:	f000 fee9 	bl	8002928 <_realloc_r>
 8001b56:	4606      	mov	r6, r0
 8001b58:	2800      	cmp	r0, #0
 8001b5a:	d1e1      	bne.n	8001b20 <__ssputs_r+0x70>
 8001b5c:	6921      	ldr	r1, [r4, #16]
 8001b5e:	4650      	mov	r0, sl
 8001b60:	f000 fe92 	bl	8002888 <_free_r>
 8001b64:	e7c7      	b.n	8001af6 <__ssputs_r+0x46>
	...

08001b68 <_svfiprintf_r>:
 8001b68:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001b6c:	4698      	mov	r8, r3
 8001b6e:	898b      	ldrh	r3, [r1, #12]
 8001b70:	061b      	lsls	r3, r3, #24
 8001b72:	b09d      	sub	sp, #116	; 0x74
 8001b74:	4607      	mov	r7, r0
 8001b76:	460d      	mov	r5, r1
 8001b78:	4614      	mov	r4, r2
 8001b7a:	d50e      	bpl.n	8001b9a <_svfiprintf_r+0x32>
 8001b7c:	690b      	ldr	r3, [r1, #16]
 8001b7e:	b963      	cbnz	r3, 8001b9a <_svfiprintf_r+0x32>
 8001b80:	2140      	movs	r1, #64	; 0x40
 8001b82:	f7ff ff3b 	bl	80019fc <_malloc_r>
 8001b86:	6028      	str	r0, [r5, #0]
 8001b88:	6128      	str	r0, [r5, #16]
 8001b8a:	b920      	cbnz	r0, 8001b96 <_svfiprintf_r+0x2e>
 8001b8c:	230c      	movs	r3, #12
 8001b8e:	603b      	str	r3, [r7, #0]
 8001b90:	f04f 30ff 	mov.w	r0, #4294967295
 8001b94:	e0d1      	b.n	8001d3a <_svfiprintf_r+0x1d2>
 8001b96:	2340      	movs	r3, #64	; 0x40
 8001b98:	616b      	str	r3, [r5, #20]
 8001b9a:	2300      	movs	r3, #0
 8001b9c:	9309      	str	r3, [sp, #36]	; 0x24
 8001b9e:	2320      	movs	r3, #32
 8001ba0:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8001ba4:	f8cd 800c 	str.w	r8, [sp, #12]
 8001ba8:	2330      	movs	r3, #48	; 0x30
 8001baa:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8001d54 <_svfiprintf_r+0x1ec>
 8001bae:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8001bb2:	f04f 0901 	mov.w	r9, #1
 8001bb6:	4623      	mov	r3, r4
 8001bb8:	469a      	mov	sl, r3
 8001bba:	f813 2b01 	ldrb.w	r2, [r3], #1
 8001bbe:	b10a      	cbz	r2, 8001bc4 <_svfiprintf_r+0x5c>
 8001bc0:	2a25      	cmp	r2, #37	; 0x25
 8001bc2:	d1f9      	bne.n	8001bb8 <_svfiprintf_r+0x50>
 8001bc4:	ebba 0b04 	subs.w	fp, sl, r4
 8001bc8:	d00b      	beq.n	8001be2 <_svfiprintf_r+0x7a>
 8001bca:	465b      	mov	r3, fp
 8001bcc:	4622      	mov	r2, r4
 8001bce:	4629      	mov	r1, r5
 8001bd0:	4638      	mov	r0, r7
 8001bd2:	f7ff ff6d 	bl	8001ab0 <__ssputs_r>
 8001bd6:	3001      	adds	r0, #1
 8001bd8:	f000 80aa 	beq.w	8001d30 <_svfiprintf_r+0x1c8>
 8001bdc:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8001bde:	445a      	add	r2, fp
 8001be0:	9209      	str	r2, [sp, #36]	; 0x24
 8001be2:	f89a 3000 	ldrb.w	r3, [sl]
 8001be6:	2b00      	cmp	r3, #0
 8001be8:	f000 80a2 	beq.w	8001d30 <_svfiprintf_r+0x1c8>
 8001bec:	2300      	movs	r3, #0
 8001bee:	f04f 32ff 	mov.w	r2, #4294967295
 8001bf2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8001bf6:	f10a 0a01 	add.w	sl, sl, #1
 8001bfa:	9304      	str	r3, [sp, #16]
 8001bfc:	9307      	str	r3, [sp, #28]
 8001bfe:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8001c02:	931a      	str	r3, [sp, #104]	; 0x68
 8001c04:	4654      	mov	r4, sl
 8001c06:	2205      	movs	r2, #5
 8001c08:	f814 1b01 	ldrb.w	r1, [r4], #1
 8001c0c:	4851      	ldr	r0, [pc, #324]	; (8001d54 <_svfiprintf_r+0x1ec>)
 8001c0e:	f7fe fae7 	bl	80001e0 <memchr>
 8001c12:	9a04      	ldr	r2, [sp, #16]
 8001c14:	b9d8      	cbnz	r0, 8001c4e <_svfiprintf_r+0xe6>
 8001c16:	06d0      	lsls	r0, r2, #27
 8001c18:	bf44      	itt	mi
 8001c1a:	2320      	movmi	r3, #32
 8001c1c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8001c20:	0711      	lsls	r1, r2, #28
 8001c22:	bf44      	itt	mi
 8001c24:	232b      	movmi	r3, #43	; 0x2b
 8001c26:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8001c2a:	f89a 3000 	ldrb.w	r3, [sl]
 8001c2e:	2b2a      	cmp	r3, #42	; 0x2a
 8001c30:	d015      	beq.n	8001c5e <_svfiprintf_r+0xf6>
 8001c32:	9a07      	ldr	r2, [sp, #28]
 8001c34:	4654      	mov	r4, sl
 8001c36:	2000      	movs	r0, #0
 8001c38:	f04f 0c0a 	mov.w	ip, #10
 8001c3c:	4621      	mov	r1, r4
 8001c3e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8001c42:	3b30      	subs	r3, #48	; 0x30
 8001c44:	2b09      	cmp	r3, #9
 8001c46:	d94e      	bls.n	8001ce6 <_svfiprintf_r+0x17e>
 8001c48:	b1b0      	cbz	r0, 8001c78 <_svfiprintf_r+0x110>
 8001c4a:	9207      	str	r2, [sp, #28]
 8001c4c:	e014      	b.n	8001c78 <_svfiprintf_r+0x110>
 8001c4e:	eba0 0308 	sub.w	r3, r0, r8
 8001c52:	fa09 f303 	lsl.w	r3, r9, r3
 8001c56:	4313      	orrs	r3, r2
 8001c58:	9304      	str	r3, [sp, #16]
 8001c5a:	46a2      	mov	sl, r4
 8001c5c:	e7d2      	b.n	8001c04 <_svfiprintf_r+0x9c>
 8001c5e:	9b03      	ldr	r3, [sp, #12]
 8001c60:	1d19      	adds	r1, r3, #4
 8001c62:	681b      	ldr	r3, [r3, #0]
 8001c64:	9103      	str	r1, [sp, #12]
 8001c66:	2b00      	cmp	r3, #0
 8001c68:	bfbb      	ittet	lt
 8001c6a:	425b      	neglt	r3, r3
 8001c6c:	f042 0202 	orrlt.w	r2, r2, #2
 8001c70:	9307      	strge	r3, [sp, #28]
 8001c72:	9307      	strlt	r3, [sp, #28]
 8001c74:	bfb8      	it	lt
 8001c76:	9204      	strlt	r2, [sp, #16]
 8001c78:	7823      	ldrb	r3, [r4, #0]
 8001c7a:	2b2e      	cmp	r3, #46	; 0x2e
 8001c7c:	d10c      	bne.n	8001c98 <_svfiprintf_r+0x130>
 8001c7e:	7863      	ldrb	r3, [r4, #1]
 8001c80:	2b2a      	cmp	r3, #42	; 0x2a
 8001c82:	d135      	bne.n	8001cf0 <_svfiprintf_r+0x188>
 8001c84:	9b03      	ldr	r3, [sp, #12]
 8001c86:	1d1a      	adds	r2, r3, #4
 8001c88:	681b      	ldr	r3, [r3, #0]
 8001c8a:	9203      	str	r2, [sp, #12]
 8001c8c:	2b00      	cmp	r3, #0
 8001c8e:	bfb8      	it	lt
 8001c90:	f04f 33ff 	movlt.w	r3, #4294967295
 8001c94:	3402      	adds	r4, #2
 8001c96:	9305      	str	r3, [sp, #20]
 8001c98:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8001d64 <_svfiprintf_r+0x1fc>
 8001c9c:	7821      	ldrb	r1, [r4, #0]
 8001c9e:	2203      	movs	r2, #3
 8001ca0:	4650      	mov	r0, sl
 8001ca2:	f7fe fa9d 	bl	80001e0 <memchr>
 8001ca6:	b140      	cbz	r0, 8001cba <_svfiprintf_r+0x152>
 8001ca8:	2340      	movs	r3, #64	; 0x40
 8001caa:	eba0 000a 	sub.w	r0, r0, sl
 8001cae:	fa03 f000 	lsl.w	r0, r3, r0
 8001cb2:	9b04      	ldr	r3, [sp, #16]
 8001cb4:	4303      	orrs	r3, r0
 8001cb6:	3401      	adds	r4, #1
 8001cb8:	9304      	str	r3, [sp, #16]
 8001cba:	f814 1b01 	ldrb.w	r1, [r4], #1
 8001cbe:	4826      	ldr	r0, [pc, #152]	; (8001d58 <_svfiprintf_r+0x1f0>)
 8001cc0:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8001cc4:	2206      	movs	r2, #6
 8001cc6:	f7fe fa8b 	bl	80001e0 <memchr>
 8001cca:	2800      	cmp	r0, #0
 8001ccc:	d038      	beq.n	8001d40 <_svfiprintf_r+0x1d8>
 8001cce:	4b23      	ldr	r3, [pc, #140]	; (8001d5c <_svfiprintf_r+0x1f4>)
 8001cd0:	bb1b      	cbnz	r3, 8001d1a <_svfiprintf_r+0x1b2>
 8001cd2:	9b03      	ldr	r3, [sp, #12]
 8001cd4:	3307      	adds	r3, #7
 8001cd6:	f023 0307 	bic.w	r3, r3, #7
 8001cda:	3308      	adds	r3, #8
 8001cdc:	9303      	str	r3, [sp, #12]
 8001cde:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8001ce0:	4433      	add	r3, r6
 8001ce2:	9309      	str	r3, [sp, #36]	; 0x24
 8001ce4:	e767      	b.n	8001bb6 <_svfiprintf_r+0x4e>
 8001ce6:	fb0c 3202 	mla	r2, ip, r2, r3
 8001cea:	460c      	mov	r4, r1
 8001cec:	2001      	movs	r0, #1
 8001cee:	e7a5      	b.n	8001c3c <_svfiprintf_r+0xd4>
 8001cf0:	2300      	movs	r3, #0
 8001cf2:	3401      	adds	r4, #1
 8001cf4:	9305      	str	r3, [sp, #20]
 8001cf6:	4619      	mov	r1, r3
 8001cf8:	f04f 0c0a 	mov.w	ip, #10
 8001cfc:	4620      	mov	r0, r4
 8001cfe:	f810 2b01 	ldrb.w	r2, [r0], #1
 8001d02:	3a30      	subs	r2, #48	; 0x30
 8001d04:	2a09      	cmp	r2, #9
 8001d06:	d903      	bls.n	8001d10 <_svfiprintf_r+0x1a8>
 8001d08:	2b00      	cmp	r3, #0
 8001d0a:	d0c5      	beq.n	8001c98 <_svfiprintf_r+0x130>
 8001d0c:	9105      	str	r1, [sp, #20]
 8001d0e:	e7c3      	b.n	8001c98 <_svfiprintf_r+0x130>
 8001d10:	fb0c 2101 	mla	r1, ip, r1, r2
 8001d14:	4604      	mov	r4, r0
 8001d16:	2301      	movs	r3, #1
 8001d18:	e7f0      	b.n	8001cfc <_svfiprintf_r+0x194>
 8001d1a:	ab03      	add	r3, sp, #12
 8001d1c:	9300      	str	r3, [sp, #0]
 8001d1e:	462a      	mov	r2, r5
 8001d20:	4b0f      	ldr	r3, [pc, #60]	; (8001d60 <_svfiprintf_r+0x1f8>)
 8001d22:	a904      	add	r1, sp, #16
 8001d24:	4638      	mov	r0, r7
 8001d26:	f3af 8000 	nop.w
 8001d2a:	1c42      	adds	r2, r0, #1
 8001d2c:	4606      	mov	r6, r0
 8001d2e:	d1d6      	bne.n	8001cde <_svfiprintf_r+0x176>
 8001d30:	89ab      	ldrh	r3, [r5, #12]
 8001d32:	065b      	lsls	r3, r3, #25
 8001d34:	f53f af2c 	bmi.w	8001b90 <_svfiprintf_r+0x28>
 8001d38:	9809      	ldr	r0, [sp, #36]	; 0x24
 8001d3a:	b01d      	add	sp, #116	; 0x74
 8001d3c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8001d40:	ab03      	add	r3, sp, #12
 8001d42:	9300      	str	r3, [sp, #0]
 8001d44:	462a      	mov	r2, r5
 8001d46:	4b06      	ldr	r3, [pc, #24]	; (8001d60 <_svfiprintf_r+0x1f8>)
 8001d48:	a904      	add	r1, sp, #16
 8001d4a:	4638      	mov	r0, r7
 8001d4c:	f000 f9d4 	bl	80020f8 <_printf_i>
 8001d50:	e7eb      	b.n	8001d2a <_svfiprintf_r+0x1c2>
 8001d52:	bf00      	nop
 8001d54:	08002dc8 	.word	0x08002dc8
 8001d58:	08002dd2 	.word	0x08002dd2
 8001d5c:	00000000 	.word	0x00000000
 8001d60:	08001ab1 	.word	0x08001ab1
 8001d64:	08002dce 	.word	0x08002dce

08001d68 <__sfputc_r>:
 8001d68:	6893      	ldr	r3, [r2, #8]
 8001d6a:	3b01      	subs	r3, #1
 8001d6c:	2b00      	cmp	r3, #0
 8001d6e:	b410      	push	{r4}
 8001d70:	6093      	str	r3, [r2, #8]
 8001d72:	da08      	bge.n	8001d86 <__sfputc_r+0x1e>
 8001d74:	6994      	ldr	r4, [r2, #24]
 8001d76:	42a3      	cmp	r3, r4
 8001d78:	db01      	blt.n	8001d7e <__sfputc_r+0x16>
 8001d7a:	290a      	cmp	r1, #10
 8001d7c:	d103      	bne.n	8001d86 <__sfputc_r+0x1e>
 8001d7e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8001d82:	f000 bb33 	b.w	80023ec <__swbuf_r>
 8001d86:	6813      	ldr	r3, [r2, #0]
 8001d88:	1c58      	adds	r0, r3, #1
 8001d8a:	6010      	str	r0, [r2, #0]
 8001d8c:	7019      	strb	r1, [r3, #0]
 8001d8e:	4608      	mov	r0, r1
 8001d90:	f85d 4b04 	ldr.w	r4, [sp], #4
 8001d94:	4770      	bx	lr

08001d96 <__sfputs_r>:
 8001d96:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001d98:	4606      	mov	r6, r0
 8001d9a:	460f      	mov	r7, r1
 8001d9c:	4614      	mov	r4, r2
 8001d9e:	18d5      	adds	r5, r2, r3
 8001da0:	42ac      	cmp	r4, r5
 8001da2:	d101      	bne.n	8001da8 <__sfputs_r+0x12>
 8001da4:	2000      	movs	r0, #0
 8001da6:	e007      	b.n	8001db8 <__sfputs_r+0x22>
 8001da8:	f814 1b01 	ldrb.w	r1, [r4], #1
 8001dac:	463a      	mov	r2, r7
 8001dae:	4630      	mov	r0, r6
 8001db0:	f7ff ffda 	bl	8001d68 <__sfputc_r>
 8001db4:	1c43      	adds	r3, r0, #1
 8001db6:	d1f3      	bne.n	8001da0 <__sfputs_r+0xa>
 8001db8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08001dbc <_vfiprintf_r>:
 8001dbc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001dc0:	460d      	mov	r5, r1
 8001dc2:	b09d      	sub	sp, #116	; 0x74
 8001dc4:	4614      	mov	r4, r2
 8001dc6:	4698      	mov	r8, r3
 8001dc8:	4606      	mov	r6, r0
 8001dca:	b118      	cbz	r0, 8001dd4 <_vfiprintf_r+0x18>
 8001dcc:	6983      	ldr	r3, [r0, #24]
 8001dce:	b90b      	cbnz	r3, 8001dd4 <_vfiprintf_r+0x18>
 8001dd0:	f7ff fd74 	bl	80018bc <__sinit>
 8001dd4:	4b89      	ldr	r3, [pc, #548]	; (8001ffc <_vfiprintf_r+0x240>)
 8001dd6:	429d      	cmp	r5, r3
 8001dd8:	d11b      	bne.n	8001e12 <_vfiprintf_r+0x56>
 8001dda:	6875      	ldr	r5, [r6, #4]
 8001ddc:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8001dde:	07d9      	lsls	r1, r3, #31
 8001de0:	d405      	bmi.n	8001dee <_vfiprintf_r+0x32>
 8001de2:	89ab      	ldrh	r3, [r5, #12]
 8001de4:	059a      	lsls	r2, r3, #22
 8001de6:	d402      	bmi.n	8001dee <_vfiprintf_r+0x32>
 8001de8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8001dea:	f7ff fe05 	bl	80019f8 <__retarget_lock_acquire_recursive>
 8001dee:	89ab      	ldrh	r3, [r5, #12]
 8001df0:	071b      	lsls	r3, r3, #28
 8001df2:	d501      	bpl.n	8001df8 <_vfiprintf_r+0x3c>
 8001df4:	692b      	ldr	r3, [r5, #16]
 8001df6:	b9eb      	cbnz	r3, 8001e34 <_vfiprintf_r+0x78>
 8001df8:	4629      	mov	r1, r5
 8001dfa:	4630      	mov	r0, r6
 8001dfc:	f000 fb5a 	bl	80024b4 <__swsetup_r>
 8001e00:	b1c0      	cbz	r0, 8001e34 <_vfiprintf_r+0x78>
 8001e02:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8001e04:	07dc      	lsls	r4, r3, #31
 8001e06:	d50e      	bpl.n	8001e26 <_vfiprintf_r+0x6a>
 8001e08:	f04f 30ff 	mov.w	r0, #4294967295
 8001e0c:	b01d      	add	sp, #116	; 0x74
 8001e0e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8001e12:	4b7b      	ldr	r3, [pc, #492]	; (8002000 <_vfiprintf_r+0x244>)
 8001e14:	429d      	cmp	r5, r3
 8001e16:	d101      	bne.n	8001e1c <_vfiprintf_r+0x60>
 8001e18:	68b5      	ldr	r5, [r6, #8]
 8001e1a:	e7df      	b.n	8001ddc <_vfiprintf_r+0x20>
 8001e1c:	4b79      	ldr	r3, [pc, #484]	; (8002004 <_vfiprintf_r+0x248>)
 8001e1e:	429d      	cmp	r5, r3
 8001e20:	bf08      	it	eq
 8001e22:	68f5      	ldreq	r5, [r6, #12]
 8001e24:	e7da      	b.n	8001ddc <_vfiprintf_r+0x20>
 8001e26:	89ab      	ldrh	r3, [r5, #12]
 8001e28:	0598      	lsls	r0, r3, #22
 8001e2a:	d4ed      	bmi.n	8001e08 <_vfiprintf_r+0x4c>
 8001e2c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8001e2e:	f7ff fde4 	bl	80019fa <__retarget_lock_release_recursive>
 8001e32:	e7e9      	b.n	8001e08 <_vfiprintf_r+0x4c>
 8001e34:	2300      	movs	r3, #0
 8001e36:	9309      	str	r3, [sp, #36]	; 0x24
 8001e38:	2320      	movs	r3, #32
 8001e3a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8001e3e:	f8cd 800c 	str.w	r8, [sp, #12]
 8001e42:	2330      	movs	r3, #48	; 0x30
 8001e44:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8002008 <_vfiprintf_r+0x24c>
 8001e48:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8001e4c:	f04f 0901 	mov.w	r9, #1
 8001e50:	4623      	mov	r3, r4
 8001e52:	469a      	mov	sl, r3
 8001e54:	f813 2b01 	ldrb.w	r2, [r3], #1
 8001e58:	b10a      	cbz	r2, 8001e5e <_vfiprintf_r+0xa2>
 8001e5a:	2a25      	cmp	r2, #37	; 0x25
 8001e5c:	d1f9      	bne.n	8001e52 <_vfiprintf_r+0x96>
 8001e5e:	ebba 0b04 	subs.w	fp, sl, r4
 8001e62:	d00b      	beq.n	8001e7c <_vfiprintf_r+0xc0>
 8001e64:	465b      	mov	r3, fp
 8001e66:	4622      	mov	r2, r4
 8001e68:	4629      	mov	r1, r5
 8001e6a:	4630      	mov	r0, r6
 8001e6c:	f7ff ff93 	bl	8001d96 <__sfputs_r>
 8001e70:	3001      	adds	r0, #1
 8001e72:	f000 80aa 	beq.w	8001fca <_vfiprintf_r+0x20e>
 8001e76:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8001e78:	445a      	add	r2, fp
 8001e7a:	9209      	str	r2, [sp, #36]	; 0x24
 8001e7c:	f89a 3000 	ldrb.w	r3, [sl]
 8001e80:	2b00      	cmp	r3, #0
 8001e82:	f000 80a2 	beq.w	8001fca <_vfiprintf_r+0x20e>
 8001e86:	2300      	movs	r3, #0
 8001e88:	f04f 32ff 	mov.w	r2, #4294967295
 8001e8c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8001e90:	f10a 0a01 	add.w	sl, sl, #1
 8001e94:	9304      	str	r3, [sp, #16]
 8001e96:	9307      	str	r3, [sp, #28]
 8001e98:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8001e9c:	931a      	str	r3, [sp, #104]	; 0x68
 8001e9e:	4654      	mov	r4, sl
 8001ea0:	2205      	movs	r2, #5
 8001ea2:	f814 1b01 	ldrb.w	r1, [r4], #1
 8001ea6:	4858      	ldr	r0, [pc, #352]	; (8002008 <_vfiprintf_r+0x24c>)
 8001ea8:	f7fe f99a 	bl	80001e0 <memchr>
 8001eac:	9a04      	ldr	r2, [sp, #16]
 8001eae:	b9d8      	cbnz	r0, 8001ee8 <_vfiprintf_r+0x12c>
 8001eb0:	06d1      	lsls	r1, r2, #27
 8001eb2:	bf44      	itt	mi
 8001eb4:	2320      	movmi	r3, #32
 8001eb6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8001eba:	0713      	lsls	r3, r2, #28
 8001ebc:	bf44      	itt	mi
 8001ebe:	232b      	movmi	r3, #43	; 0x2b
 8001ec0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8001ec4:	f89a 3000 	ldrb.w	r3, [sl]
 8001ec8:	2b2a      	cmp	r3, #42	; 0x2a
 8001eca:	d015      	beq.n	8001ef8 <_vfiprintf_r+0x13c>
 8001ecc:	9a07      	ldr	r2, [sp, #28]
 8001ece:	4654      	mov	r4, sl
 8001ed0:	2000      	movs	r0, #0
 8001ed2:	f04f 0c0a 	mov.w	ip, #10
 8001ed6:	4621      	mov	r1, r4
 8001ed8:	f811 3b01 	ldrb.w	r3, [r1], #1
 8001edc:	3b30      	subs	r3, #48	; 0x30
 8001ede:	2b09      	cmp	r3, #9
 8001ee0:	d94e      	bls.n	8001f80 <_vfiprintf_r+0x1c4>
 8001ee2:	b1b0      	cbz	r0, 8001f12 <_vfiprintf_r+0x156>
 8001ee4:	9207      	str	r2, [sp, #28]
 8001ee6:	e014      	b.n	8001f12 <_vfiprintf_r+0x156>
 8001ee8:	eba0 0308 	sub.w	r3, r0, r8
 8001eec:	fa09 f303 	lsl.w	r3, r9, r3
 8001ef0:	4313      	orrs	r3, r2
 8001ef2:	9304      	str	r3, [sp, #16]
 8001ef4:	46a2      	mov	sl, r4
 8001ef6:	e7d2      	b.n	8001e9e <_vfiprintf_r+0xe2>
 8001ef8:	9b03      	ldr	r3, [sp, #12]
 8001efa:	1d19      	adds	r1, r3, #4
 8001efc:	681b      	ldr	r3, [r3, #0]
 8001efe:	9103      	str	r1, [sp, #12]
 8001f00:	2b00      	cmp	r3, #0
 8001f02:	bfbb      	ittet	lt
 8001f04:	425b      	neglt	r3, r3
 8001f06:	f042 0202 	orrlt.w	r2, r2, #2
 8001f0a:	9307      	strge	r3, [sp, #28]
 8001f0c:	9307      	strlt	r3, [sp, #28]
 8001f0e:	bfb8      	it	lt
 8001f10:	9204      	strlt	r2, [sp, #16]
 8001f12:	7823      	ldrb	r3, [r4, #0]
 8001f14:	2b2e      	cmp	r3, #46	; 0x2e
 8001f16:	d10c      	bne.n	8001f32 <_vfiprintf_r+0x176>
 8001f18:	7863      	ldrb	r3, [r4, #1]
 8001f1a:	2b2a      	cmp	r3, #42	; 0x2a
 8001f1c:	d135      	bne.n	8001f8a <_vfiprintf_r+0x1ce>
 8001f1e:	9b03      	ldr	r3, [sp, #12]
 8001f20:	1d1a      	adds	r2, r3, #4
 8001f22:	681b      	ldr	r3, [r3, #0]
 8001f24:	9203      	str	r2, [sp, #12]
 8001f26:	2b00      	cmp	r3, #0
 8001f28:	bfb8      	it	lt
 8001f2a:	f04f 33ff 	movlt.w	r3, #4294967295
 8001f2e:	3402      	adds	r4, #2
 8001f30:	9305      	str	r3, [sp, #20]
 8001f32:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8002018 <_vfiprintf_r+0x25c>
 8001f36:	7821      	ldrb	r1, [r4, #0]
 8001f38:	2203      	movs	r2, #3
 8001f3a:	4650      	mov	r0, sl
 8001f3c:	f7fe f950 	bl	80001e0 <memchr>
 8001f40:	b140      	cbz	r0, 8001f54 <_vfiprintf_r+0x198>
 8001f42:	2340      	movs	r3, #64	; 0x40
 8001f44:	eba0 000a 	sub.w	r0, r0, sl
 8001f48:	fa03 f000 	lsl.w	r0, r3, r0
 8001f4c:	9b04      	ldr	r3, [sp, #16]
 8001f4e:	4303      	orrs	r3, r0
 8001f50:	3401      	adds	r4, #1
 8001f52:	9304      	str	r3, [sp, #16]
 8001f54:	f814 1b01 	ldrb.w	r1, [r4], #1
 8001f58:	482c      	ldr	r0, [pc, #176]	; (800200c <_vfiprintf_r+0x250>)
 8001f5a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8001f5e:	2206      	movs	r2, #6
 8001f60:	f7fe f93e 	bl	80001e0 <memchr>
 8001f64:	2800      	cmp	r0, #0
 8001f66:	d03f      	beq.n	8001fe8 <_vfiprintf_r+0x22c>
 8001f68:	4b29      	ldr	r3, [pc, #164]	; (8002010 <_vfiprintf_r+0x254>)
 8001f6a:	bb1b      	cbnz	r3, 8001fb4 <_vfiprintf_r+0x1f8>
 8001f6c:	9b03      	ldr	r3, [sp, #12]
 8001f6e:	3307      	adds	r3, #7
 8001f70:	f023 0307 	bic.w	r3, r3, #7
 8001f74:	3308      	adds	r3, #8
 8001f76:	9303      	str	r3, [sp, #12]
 8001f78:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8001f7a:	443b      	add	r3, r7
 8001f7c:	9309      	str	r3, [sp, #36]	; 0x24
 8001f7e:	e767      	b.n	8001e50 <_vfiprintf_r+0x94>
 8001f80:	fb0c 3202 	mla	r2, ip, r2, r3
 8001f84:	460c      	mov	r4, r1
 8001f86:	2001      	movs	r0, #1
 8001f88:	e7a5      	b.n	8001ed6 <_vfiprintf_r+0x11a>
 8001f8a:	2300      	movs	r3, #0
 8001f8c:	3401      	adds	r4, #1
 8001f8e:	9305      	str	r3, [sp, #20]
 8001f90:	4619      	mov	r1, r3
 8001f92:	f04f 0c0a 	mov.w	ip, #10
 8001f96:	4620      	mov	r0, r4
 8001f98:	f810 2b01 	ldrb.w	r2, [r0], #1
 8001f9c:	3a30      	subs	r2, #48	; 0x30
 8001f9e:	2a09      	cmp	r2, #9
 8001fa0:	d903      	bls.n	8001faa <_vfiprintf_r+0x1ee>
 8001fa2:	2b00      	cmp	r3, #0
 8001fa4:	d0c5      	beq.n	8001f32 <_vfiprintf_r+0x176>
 8001fa6:	9105      	str	r1, [sp, #20]
 8001fa8:	e7c3      	b.n	8001f32 <_vfiprintf_r+0x176>
 8001faa:	fb0c 2101 	mla	r1, ip, r1, r2
 8001fae:	4604      	mov	r4, r0
 8001fb0:	2301      	movs	r3, #1
 8001fb2:	e7f0      	b.n	8001f96 <_vfiprintf_r+0x1da>
 8001fb4:	ab03      	add	r3, sp, #12
 8001fb6:	9300      	str	r3, [sp, #0]
 8001fb8:	462a      	mov	r2, r5
 8001fba:	4b16      	ldr	r3, [pc, #88]	; (8002014 <_vfiprintf_r+0x258>)
 8001fbc:	a904      	add	r1, sp, #16
 8001fbe:	4630      	mov	r0, r6
 8001fc0:	f3af 8000 	nop.w
 8001fc4:	4607      	mov	r7, r0
 8001fc6:	1c78      	adds	r0, r7, #1
 8001fc8:	d1d6      	bne.n	8001f78 <_vfiprintf_r+0x1bc>
 8001fca:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8001fcc:	07d9      	lsls	r1, r3, #31
 8001fce:	d405      	bmi.n	8001fdc <_vfiprintf_r+0x220>
 8001fd0:	89ab      	ldrh	r3, [r5, #12]
 8001fd2:	059a      	lsls	r2, r3, #22
 8001fd4:	d402      	bmi.n	8001fdc <_vfiprintf_r+0x220>
 8001fd6:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8001fd8:	f7ff fd0f 	bl	80019fa <__retarget_lock_release_recursive>
 8001fdc:	89ab      	ldrh	r3, [r5, #12]
 8001fde:	065b      	lsls	r3, r3, #25
 8001fe0:	f53f af12 	bmi.w	8001e08 <_vfiprintf_r+0x4c>
 8001fe4:	9809      	ldr	r0, [sp, #36]	; 0x24
 8001fe6:	e711      	b.n	8001e0c <_vfiprintf_r+0x50>
 8001fe8:	ab03      	add	r3, sp, #12
 8001fea:	9300      	str	r3, [sp, #0]
 8001fec:	462a      	mov	r2, r5
 8001fee:	4b09      	ldr	r3, [pc, #36]	; (8002014 <_vfiprintf_r+0x258>)
 8001ff0:	a904      	add	r1, sp, #16
 8001ff2:	4630      	mov	r0, r6
 8001ff4:	f000 f880 	bl	80020f8 <_printf_i>
 8001ff8:	e7e4      	b.n	8001fc4 <_vfiprintf_r+0x208>
 8001ffa:	bf00      	nop
 8001ffc:	08002d88 	.word	0x08002d88
 8002000:	08002da8 	.word	0x08002da8
 8002004:	08002d68 	.word	0x08002d68
 8002008:	08002dc8 	.word	0x08002dc8
 800200c:	08002dd2 	.word	0x08002dd2
 8002010:	00000000 	.word	0x00000000
 8002014:	08001d97 	.word	0x08001d97
 8002018:	08002dce 	.word	0x08002dce

0800201c <_printf_common>:
 800201c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002020:	4616      	mov	r6, r2
 8002022:	4699      	mov	r9, r3
 8002024:	688a      	ldr	r2, [r1, #8]
 8002026:	690b      	ldr	r3, [r1, #16]
 8002028:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800202c:	4293      	cmp	r3, r2
 800202e:	bfb8      	it	lt
 8002030:	4613      	movlt	r3, r2
 8002032:	6033      	str	r3, [r6, #0]
 8002034:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8002038:	4607      	mov	r7, r0
 800203a:	460c      	mov	r4, r1
 800203c:	b10a      	cbz	r2, 8002042 <_printf_common+0x26>
 800203e:	3301      	adds	r3, #1
 8002040:	6033      	str	r3, [r6, #0]
 8002042:	6823      	ldr	r3, [r4, #0]
 8002044:	0699      	lsls	r1, r3, #26
 8002046:	bf42      	ittt	mi
 8002048:	6833      	ldrmi	r3, [r6, #0]
 800204a:	3302      	addmi	r3, #2
 800204c:	6033      	strmi	r3, [r6, #0]
 800204e:	6825      	ldr	r5, [r4, #0]
 8002050:	f015 0506 	ands.w	r5, r5, #6
 8002054:	d106      	bne.n	8002064 <_printf_common+0x48>
 8002056:	f104 0a19 	add.w	sl, r4, #25
 800205a:	68e3      	ldr	r3, [r4, #12]
 800205c:	6832      	ldr	r2, [r6, #0]
 800205e:	1a9b      	subs	r3, r3, r2
 8002060:	42ab      	cmp	r3, r5
 8002062:	dc26      	bgt.n	80020b2 <_printf_common+0x96>
 8002064:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8002068:	1e13      	subs	r3, r2, #0
 800206a:	6822      	ldr	r2, [r4, #0]
 800206c:	bf18      	it	ne
 800206e:	2301      	movne	r3, #1
 8002070:	0692      	lsls	r2, r2, #26
 8002072:	d42b      	bmi.n	80020cc <_printf_common+0xb0>
 8002074:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8002078:	4649      	mov	r1, r9
 800207a:	4638      	mov	r0, r7
 800207c:	47c0      	blx	r8
 800207e:	3001      	adds	r0, #1
 8002080:	d01e      	beq.n	80020c0 <_printf_common+0xa4>
 8002082:	6823      	ldr	r3, [r4, #0]
 8002084:	68e5      	ldr	r5, [r4, #12]
 8002086:	6832      	ldr	r2, [r6, #0]
 8002088:	f003 0306 	and.w	r3, r3, #6
 800208c:	2b04      	cmp	r3, #4
 800208e:	bf08      	it	eq
 8002090:	1aad      	subeq	r5, r5, r2
 8002092:	68a3      	ldr	r3, [r4, #8]
 8002094:	6922      	ldr	r2, [r4, #16]
 8002096:	bf0c      	ite	eq
 8002098:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800209c:	2500      	movne	r5, #0
 800209e:	4293      	cmp	r3, r2
 80020a0:	bfc4      	itt	gt
 80020a2:	1a9b      	subgt	r3, r3, r2
 80020a4:	18ed      	addgt	r5, r5, r3
 80020a6:	2600      	movs	r6, #0
 80020a8:	341a      	adds	r4, #26
 80020aa:	42b5      	cmp	r5, r6
 80020ac:	d11a      	bne.n	80020e4 <_printf_common+0xc8>
 80020ae:	2000      	movs	r0, #0
 80020b0:	e008      	b.n	80020c4 <_printf_common+0xa8>
 80020b2:	2301      	movs	r3, #1
 80020b4:	4652      	mov	r2, sl
 80020b6:	4649      	mov	r1, r9
 80020b8:	4638      	mov	r0, r7
 80020ba:	47c0      	blx	r8
 80020bc:	3001      	adds	r0, #1
 80020be:	d103      	bne.n	80020c8 <_printf_common+0xac>
 80020c0:	f04f 30ff 	mov.w	r0, #4294967295
 80020c4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80020c8:	3501      	adds	r5, #1
 80020ca:	e7c6      	b.n	800205a <_printf_common+0x3e>
 80020cc:	18e1      	adds	r1, r4, r3
 80020ce:	1c5a      	adds	r2, r3, #1
 80020d0:	2030      	movs	r0, #48	; 0x30
 80020d2:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80020d6:	4422      	add	r2, r4
 80020d8:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80020dc:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80020e0:	3302      	adds	r3, #2
 80020e2:	e7c7      	b.n	8002074 <_printf_common+0x58>
 80020e4:	2301      	movs	r3, #1
 80020e6:	4622      	mov	r2, r4
 80020e8:	4649      	mov	r1, r9
 80020ea:	4638      	mov	r0, r7
 80020ec:	47c0      	blx	r8
 80020ee:	3001      	adds	r0, #1
 80020f0:	d0e6      	beq.n	80020c0 <_printf_common+0xa4>
 80020f2:	3601      	adds	r6, #1
 80020f4:	e7d9      	b.n	80020aa <_printf_common+0x8e>
	...

080020f8 <_printf_i>:
 80020f8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80020fc:	460c      	mov	r4, r1
 80020fe:	4691      	mov	r9, r2
 8002100:	7e27      	ldrb	r7, [r4, #24]
 8002102:	990c      	ldr	r1, [sp, #48]	; 0x30
 8002104:	2f78      	cmp	r7, #120	; 0x78
 8002106:	4680      	mov	r8, r0
 8002108:	469a      	mov	sl, r3
 800210a:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800210e:	d807      	bhi.n	8002120 <_printf_i+0x28>
 8002110:	2f62      	cmp	r7, #98	; 0x62
 8002112:	d80a      	bhi.n	800212a <_printf_i+0x32>
 8002114:	2f00      	cmp	r7, #0
 8002116:	f000 80d8 	beq.w	80022ca <_printf_i+0x1d2>
 800211a:	2f58      	cmp	r7, #88	; 0x58
 800211c:	f000 80a3 	beq.w	8002266 <_printf_i+0x16e>
 8002120:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8002124:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8002128:	e03a      	b.n	80021a0 <_printf_i+0xa8>
 800212a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800212e:	2b15      	cmp	r3, #21
 8002130:	d8f6      	bhi.n	8002120 <_printf_i+0x28>
 8002132:	a001      	add	r0, pc, #4	; (adr r0, 8002138 <_printf_i+0x40>)
 8002134:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8002138:	08002191 	.word	0x08002191
 800213c:	080021a5 	.word	0x080021a5
 8002140:	08002121 	.word	0x08002121
 8002144:	08002121 	.word	0x08002121
 8002148:	08002121 	.word	0x08002121
 800214c:	08002121 	.word	0x08002121
 8002150:	080021a5 	.word	0x080021a5
 8002154:	08002121 	.word	0x08002121
 8002158:	08002121 	.word	0x08002121
 800215c:	08002121 	.word	0x08002121
 8002160:	08002121 	.word	0x08002121
 8002164:	080022b1 	.word	0x080022b1
 8002168:	080021d5 	.word	0x080021d5
 800216c:	08002293 	.word	0x08002293
 8002170:	08002121 	.word	0x08002121
 8002174:	08002121 	.word	0x08002121
 8002178:	080022d3 	.word	0x080022d3
 800217c:	08002121 	.word	0x08002121
 8002180:	080021d5 	.word	0x080021d5
 8002184:	08002121 	.word	0x08002121
 8002188:	08002121 	.word	0x08002121
 800218c:	0800229b 	.word	0x0800229b
 8002190:	680b      	ldr	r3, [r1, #0]
 8002192:	1d1a      	adds	r2, r3, #4
 8002194:	681b      	ldr	r3, [r3, #0]
 8002196:	600a      	str	r2, [r1, #0]
 8002198:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800219c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80021a0:	2301      	movs	r3, #1
 80021a2:	e0a3      	b.n	80022ec <_printf_i+0x1f4>
 80021a4:	6825      	ldr	r5, [r4, #0]
 80021a6:	6808      	ldr	r0, [r1, #0]
 80021a8:	062e      	lsls	r6, r5, #24
 80021aa:	f100 0304 	add.w	r3, r0, #4
 80021ae:	d50a      	bpl.n	80021c6 <_printf_i+0xce>
 80021b0:	6805      	ldr	r5, [r0, #0]
 80021b2:	600b      	str	r3, [r1, #0]
 80021b4:	2d00      	cmp	r5, #0
 80021b6:	da03      	bge.n	80021c0 <_printf_i+0xc8>
 80021b8:	232d      	movs	r3, #45	; 0x2d
 80021ba:	426d      	negs	r5, r5
 80021bc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80021c0:	485e      	ldr	r0, [pc, #376]	; (800233c <_printf_i+0x244>)
 80021c2:	230a      	movs	r3, #10
 80021c4:	e019      	b.n	80021fa <_printf_i+0x102>
 80021c6:	f015 0f40 	tst.w	r5, #64	; 0x40
 80021ca:	6805      	ldr	r5, [r0, #0]
 80021cc:	600b      	str	r3, [r1, #0]
 80021ce:	bf18      	it	ne
 80021d0:	b22d      	sxthne	r5, r5
 80021d2:	e7ef      	b.n	80021b4 <_printf_i+0xbc>
 80021d4:	680b      	ldr	r3, [r1, #0]
 80021d6:	6825      	ldr	r5, [r4, #0]
 80021d8:	1d18      	adds	r0, r3, #4
 80021da:	6008      	str	r0, [r1, #0]
 80021dc:	0628      	lsls	r0, r5, #24
 80021de:	d501      	bpl.n	80021e4 <_printf_i+0xec>
 80021e0:	681d      	ldr	r5, [r3, #0]
 80021e2:	e002      	b.n	80021ea <_printf_i+0xf2>
 80021e4:	0669      	lsls	r1, r5, #25
 80021e6:	d5fb      	bpl.n	80021e0 <_printf_i+0xe8>
 80021e8:	881d      	ldrh	r5, [r3, #0]
 80021ea:	4854      	ldr	r0, [pc, #336]	; (800233c <_printf_i+0x244>)
 80021ec:	2f6f      	cmp	r7, #111	; 0x6f
 80021ee:	bf0c      	ite	eq
 80021f0:	2308      	moveq	r3, #8
 80021f2:	230a      	movne	r3, #10
 80021f4:	2100      	movs	r1, #0
 80021f6:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80021fa:	6866      	ldr	r6, [r4, #4]
 80021fc:	60a6      	str	r6, [r4, #8]
 80021fe:	2e00      	cmp	r6, #0
 8002200:	bfa2      	ittt	ge
 8002202:	6821      	ldrge	r1, [r4, #0]
 8002204:	f021 0104 	bicge.w	r1, r1, #4
 8002208:	6021      	strge	r1, [r4, #0]
 800220a:	b90d      	cbnz	r5, 8002210 <_printf_i+0x118>
 800220c:	2e00      	cmp	r6, #0
 800220e:	d04d      	beq.n	80022ac <_printf_i+0x1b4>
 8002210:	4616      	mov	r6, r2
 8002212:	fbb5 f1f3 	udiv	r1, r5, r3
 8002216:	fb03 5711 	mls	r7, r3, r1, r5
 800221a:	5dc7      	ldrb	r7, [r0, r7]
 800221c:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8002220:	462f      	mov	r7, r5
 8002222:	42bb      	cmp	r3, r7
 8002224:	460d      	mov	r5, r1
 8002226:	d9f4      	bls.n	8002212 <_printf_i+0x11a>
 8002228:	2b08      	cmp	r3, #8
 800222a:	d10b      	bne.n	8002244 <_printf_i+0x14c>
 800222c:	6823      	ldr	r3, [r4, #0]
 800222e:	07df      	lsls	r7, r3, #31
 8002230:	d508      	bpl.n	8002244 <_printf_i+0x14c>
 8002232:	6923      	ldr	r3, [r4, #16]
 8002234:	6861      	ldr	r1, [r4, #4]
 8002236:	4299      	cmp	r1, r3
 8002238:	bfde      	ittt	le
 800223a:	2330      	movle	r3, #48	; 0x30
 800223c:	f806 3c01 	strble.w	r3, [r6, #-1]
 8002240:	f106 36ff 	addle.w	r6, r6, #4294967295
 8002244:	1b92      	subs	r2, r2, r6
 8002246:	6122      	str	r2, [r4, #16]
 8002248:	f8cd a000 	str.w	sl, [sp]
 800224c:	464b      	mov	r3, r9
 800224e:	aa03      	add	r2, sp, #12
 8002250:	4621      	mov	r1, r4
 8002252:	4640      	mov	r0, r8
 8002254:	f7ff fee2 	bl	800201c <_printf_common>
 8002258:	3001      	adds	r0, #1
 800225a:	d14c      	bne.n	80022f6 <_printf_i+0x1fe>
 800225c:	f04f 30ff 	mov.w	r0, #4294967295
 8002260:	b004      	add	sp, #16
 8002262:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002266:	4835      	ldr	r0, [pc, #212]	; (800233c <_printf_i+0x244>)
 8002268:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800226c:	6823      	ldr	r3, [r4, #0]
 800226e:	680e      	ldr	r6, [r1, #0]
 8002270:	061f      	lsls	r7, r3, #24
 8002272:	f856 5b04 	ldr.w	r5, [r6], #4
 8002276:	600e      	str	r6, [r1, #0]
 8002278:	d514      	bpl.n	80022a4 <_printf_i+0x1ac>
 800227a:	07d9      	lsls	r1, r3, #31
 800227c:	bf44      	itt	mi
 800227e:	f043 0320 	orrmi.w	r3, r3, #32
 8002282:	6023      	strmi	r3, [r4, #0]
 8002284:	b91d      	cbnz	r5, 800228e <_printf_i+0x196>
 8002286:	6823      	ldr	r3, [r4, #0]
 8002288:	f023 0320 	bic.w	r3, r3, #32
 800228c:	6023      	str	r3, [r4, #0]
 800228e:	2310      	movs	r3, #16
 8002290:	e7b0      	b.n	80021f4 <_printf_i+0xfc>
 8002292:	6823      	ldr	r3, [r4, #0]
 8002294:	f043 0320 	orr.w	r3, r3, #32
 8002298:	6023      	str	r3, [r4, #0]
 800229a:	2378      	movs	r3, #120	; 0x78
 800229c:	4828      	ldr	r0, [pc, #160]	; (8002340 <_printf_i+0x248>)
 800229e:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80022a2:	e7e3      	b.n	800226c <_printf_i+0x174>
 80022a4:	065e      	lsls	r6, r3, #25
 80022a6:	bf48      	it	mi
 80022a8:	b2ad      	uxthmi	r5, r5
 80022aa:	e7e6      	b.n	800227a <_printf_i+0x182>
 80022ac:	4616      	mov	r6, r2
 80022ae:	e7bb      	b.n	8002228 <_printf_i+0x130>
 80022b0:	680b      	ldr	r3, [r1, #0]
 80022b2:	6826      	ldr	r6, [r4, #0]
 80022b4:	6960      	ldr	r0, [r4, #20]
 80022b6:	1d1d      	adds	r5, r3, #4
 80022b8:	600d      	str	r5, [r1, #0]
 80022ba:	0635      	lsls	r5, r6, #24
 80022bc:	681b      	ldr	r3, [r3, #0]
 80022be:	d501      	bpl.n	80022c4 <_printf_i+0x1cc>
 80022c0:	6018      	str	r0, [r3, #0]
 80022c2:	e002      	b.n	80022ca <_printf_i+0x1d2>
 80022c4:	0671      	lsls	r1, r6, #25
 80022c6:	d5fb      	bpl.n	80022c0 <_printf_i+0x1c8>
 80022c8:	8018      	strh	r0, [r3, #0]
 80022ca:	2300      	movs	r3, #0
 80022cc:	6123      	str	r3, [r4, #16]
 80022ce:	4616      	mov	r6, r2
 80022d0:	e7ba      	b.n	8002248 <_printf_i+0x150>
 80022d2:	680b      	ldr	r3, [r1, #0]
 80022d4:	1d1a      	adds	r2, r3, #4
 80022d6:	600a      	str	r2, [r1, #0]
 80022d8:	681e      	ldr	r6, [r3, #0]
 80022da:	6862      	ldr	r2, [r4, #4]
 80022dc:	2100      	movs	r1, #0
 80022de:	4630      	mov	r0, r6
 80022e0:	f7fd ff7e 	bl	80001e0 <memchr>
 80022e4:	b108      	cbz	r0, 80022ea <_printf_i+0x1f2>
 80022e6:	1b80      	subs	r0, r0, r6
 80022e8:	6060      	str	r0, [r4, #4]
 80022ea:	6863      	ldr	r3, [r4, #4]
 80022ec:	6123      	str	r3, [r4, #16]
 80022ee:	2300      	movs	r3, #0
 80022f0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80022f4:	e7a8      	b.n	8002248 <_printf_i+0x150>
 80022f6:	6923      	ldr	r3, [r4, #16]
 80022f8:	4632      	mov	r2, r6
 80022fa:	4649      	mov	r1, r9
 80022fc:	4640      	mov	r0, r8
 80022fe:	47d0      	blx	sl
 8002300:	3001      	adds	r0, #1
 8002302:	d0ab      	beq.n	800225c <_printf_i+0x164>
 8002304:	6823      	ldr	r3, [r4, #0]
 8002306:	079b      	lsls	r3, r3, #30
 8002308:	d413      	bmi.n	8002332 <_printf_i+0x23a>
 800230a:	68e0      	ldr	r0, [r4, #12]
 800230c:	9b03      	ldr	r3, [sp, #12]
 800230e:	4298      	cmp	r0, r3
 8002310:	bfb8      	it	lt
 8002312:	4618      	movlt	r0, r3
 8002314:	e7a4      	b.n	8002260 <_printf_i+0x168>
 8002316:	2301      	movs	r3, #1
 8002318:	4632      	mov	r2, r6
 800231a:	4649      	mov	r1, r9
 800231c:	4640      	mov	r0, r8
 800231e:	47d0      	blx	sl
 8002320:	3001      	adds	r0, #1
 8002322:	d09b      	beq.n	800225c <_printf_i+0x164>
 8002324:	3501      	adds	r5, #1
 8002326:	68e3      	ldr	r3, [r4, #12]
 8002328:	9903      	ldr	r1, [sp, #12]
 800232a:	1a5b      	subs	r3, r3, r1
 800232c:	42ab      	cmp	r3, r5
 800232e:	dcf2      	bgt.n	8002316 <_printf_i+0x21e>
 8002330:	e7eb      	b.n	800230a <_printf_i+0x212>
 8002332:	2500      	movs	r5, #0
 8002334:	f104 0619 	add.w	r6, r4, #25
 8002338:	e7f5      	b.n	8002326 <_printf_i+0x22e>
 800233a:	bf00      	nop
 800233c:	08002dd9 	.word	0x08002dd9
 8002340:	08002dea 	.word	0x08002dea

08002344 <_sbrk_r>:
 8002344:	b538      	push	{r3, r4, r5, lr}
 8002346:	4d06      	ldr	r5, [pc, #24]	; (8002360 <_sbrk_r+0x1c>)
 8002348:	2300      	movs	r3, #0
 800234a:	4604      	mov	r4, r0
 800234c:	4608      	mov	r0, r1
 800234e:	602b      	str	r3, [r5, #0]
 8002350:	f7ff f964 	bl	800161c <_sbrk>
 8002354:	1c43      	adds	r3, r0, #1
 8002356:	d102      	bne.n	800235e <_sbrk_r+0x1a>
 8002358:	682b      	ldr	r3, [r5, #0]
 800235a:	b103      	cbz	r3, 800235e <_sbrk_r+0x1a>
 800235c:	6023      	str	r3, [r4, #0]
 800235e:	bd38      	pop	{r3, r4, r5, pc}
 8002360:	2000077c 	.word	0x2000077c

08002364 <__sread>:
 8002364:	b510      	push	{r4, lr}
 8002366:	460c      	mov	r4, r1
 8002368:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800236c:	f000 fb02 	bl	8002974 <_read_r>
 8002370:	2800      	cmp	r0, #0
 8002372:	bfab      	itete	ge
 8002374:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8002376:	89a3      	ldrhlt	r3, [r4, #12]
 8002378:	181b      	addge	r3, r3, r0
 800237a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800237e:	bfac      	ite	ge
 8002380:	6563      	strge	r3, [r4, #84]	; 0x54
 8002382:	81a3      	strhlt	r3, [r4, #12]
 8002384:	bd10      	pop	{r4, pc}

08002386 <__swrite>:
 8002386:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800238a:	461f      	mov	r7, r3
 800238c:	898b      	ldrh	r3, [r1, #12]
 800238e:	05db      	lsls	r3, r3, #23
 8002390:	4605      	mov	r5, r0
 8002392:	460c      	mov	r4, r1
 8002394:	4616      	mov	r6, r2
 8002396:	d505      	bpl.n	80023a4 <__swrite+0x1e>
 8002398:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800239c:	2302      	movs	r3, #2
 800239e:	2200      	movs	r2, #0
 80023a0:	f000 f9c8 	bl	8002734 <_lseek_r>
 80023a4:	89a3      	ldrh	r3, [r4, #12]
 80023a6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80023aa:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80023ae:	81a3      	strh	r3, [r4, #12]
 80023b0:	4632      	mov	r2, r6
 80023b2:	463b      	mov	r3, r7
 80023b4:	4628      	mov	r0, r5
 80023b6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80023ba:	f000 b869 	b.w	8002490 <_write_r>

080023be <__sseek>:
 80023be:	b510      	push	{r4, lr}
 80023c0:	460c      	mov	r4, r1
 80023c2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80023c6:	f000 f9b5 	bl	8002734 <_lseek_r>
 80023ca:	1c43      	adds	r3, r0, #1
 80023cc:	89a3      	ldrh	r3, [r4, #12]
 80023ce:	bf15      	itete	ne
 80023d0:	6560      	strne	r0, [r4, #84]	; 0x54
 80023d2:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80023d6:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80023da:	81a3      	strheq	r3, [r4, #12]
 80023dc:	bf18      	it	ne
 80023de:	81a3      	strhne	r3, [r4, #12]
 80023e0:	bd10      	pop	{r4, pc}

080023e2 <__sclose>:
 80023e2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80023e6:	f000 b8d3 	b.w	8002590 <_close_r>
	...

080023ec <__swbuf_r>:
 80023ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80023ee:	460e      	mov	r6, r1
 80023f0:	4614      	mov	r4, r2
 80023f2:	4605      	mov	r5, r0
 80023f4:	b118      	cbz	r0, 80023fe <__swbuf_r+0x12>
 80023f6:	6983      	ldr	r3, [r0, #24]
 80023f8:	b90b      	cbnz	r3, 80023fe <__swbuf_r+0x12>
 80023fa:	f7ff fa5f 	bl	80018bc <__sinit>
 80023fe:	4b21      	ldr	r3, [pc, #132]	; (8002484 <__swbuf_r+0x98>)
 8002400:	429c      	cmp	r4, r3
 8002402:	d12b      	bne.n	800245c <__swbuf_r+0x70>
 8002404:	686c      	ldr	r4, [r5, #4]
 8002406:	69a3      	ldr	r3, [r4, #24]
 8002408:	60a3      	str	r3, [r4, #8]
 800240a:	89a3      	ldrh	r3, [r4, #12]
 800240c:	071a      	lsls	r2, r3, #28
 800240e:	d52f      	bpl.n	8002470 <__swbuf_r+0x84>
 8002410:	6923      	ldr	r3, [r4, #16]
 8002412:	b36b      	cbz	r3, 8002470 <__swbuf_r+0x84>
 8002414:	6923      	ldr	r3, [r4, #16]
 8002416:	6820      	ldr	r0, [r4, #0]
 8002418:	1ac0      	subs	r0, r0, r3
 800241a:	6963      	ldr	r3, [r4, #20]
 800241c:	b2f6      	uxtb	r6, r6
 800241e:	4283      	cmp	r3, r0
 8002420:	4637      	mov	r7, r6
 8002422:	dc04      	bgt.n	800242e <__swbuf_r+0x42>
 8002424:	4621      	mov	r1, r4
 8002426:	4628      	mov	r0, r5
 8002428:	f000 f948 	bl	80026bc <_fflush_r>
 800242c:	bb30      	cbnz	r0, 800247c <__swbuf_r+0x90>
 800242e:	68a3      	ldr	r3, [r4, #8]
 8002430:	3b01      	subs	r3, #1
 8002432:	60a3      	str	r3, [r4, #8]
 8002434:	6823      	ldr	r3, [r4, #0]
 8002436:	1c5a      	adds	r2, r3, #1
 8002438:	6022      	str	r2, [r4, #0]
 800243a:	701e      	strb	r6, [r3, #0]
 800243c:	6963      	ldr	r3, [r4, #20]
 800243e:	3001      	adds	r0, #1
 8002440:	4283      	cmp	r3, r0
 8002442:	d004      	beq.n	800244e <__swbuf_r+0x62>
 8002444:	89a3      	ldrh	r3, [r4, #12]
 8002446:	07db      	lsls	r3, r3, #31
 8002448:	d506      	bpl.n	8002458 <__swbuf_r+0x6c>
 800244a:	2e0a      	cmp	r6, #10
 800244c:	d104      	bne.n	8002458 <__swbuf_r+0x6c>
 800244e:	4621      	mov	r1, r4
 8002450:	4628      	mov	r0, r5
 8002452:	f000 f933 	bl	80026bc <_fflush_r>
 8002456:	b988      	cbnz	r0, 800247c <__swbuf_r+0x90>
 8002458:	4638      	mov	r0, r7
 800245a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800245c:	4b0a      	ldr	r3, [pc, #40]	; (8002488 <__swbuf_r+0x9c>)
 800245e:	429c      	cmp	r4, r3
 8002460:	d101      	bne.n	8002466 <__swbuf_r+0x7a>
 8002462:	68ac      	ldr	r4, [r5, #8]
 8002464:	e7cf      	b.n	8002406 <__swbuf_r+0x1a>
 8002466:	4b09      	ldr	r3, [pc, #36]	; (800248c <__swbuf_r+0xa0>)
 8002468:	429c      	cmp	r4, r3
 800246a:	bf08      	it	eq
 800246c:	68ec      	ldreq	r4, [r5, #12]
 800246e:	e7ca      	b.n	8002406 <__swbuf_r+0x1a>
 8002470:	4621      	mov	r1, r4
 8002472:	4628      	mov	r0, r5
 8002474:	f000 f81e 	bl	80024b4 <__swsetup_r>
 8002478:	2800      	cmp	r0, #0
 800247a:	d0cb      	beq.n	8002414 <__swbuf_r+0x28>
 800247c:	f04f 37ff 	mov.w	r7, #4294967295
 8002480:	e7ea      	b.n	8002458 <__swbuf_r+0x6c>
 8002482:	bf00      	nop
 8002484:	08002d88 	.word	0x08002d88
 8002488:	08002da8 	.word	0x08002da8
 800248c:	08002d68 	.word	0x08002d68

08002490 <_write_r>:
 8002490:	b538      	push	{r3, r4, r5, lr}
 8002492:	4d07      	ldr	r5, [pc, #28]	; (80024b0 <_write_r+0x20>)
 8002494:	4604      	mov	r4, r0
 8002496:	4608      	mov	r0, r1
 8002498:	4611      	mov	r1, r2
 800249a:	2200      	movs	r2, #0
 800249c:	602a      	str	r2, [r5, #0]
 800249e:	461a      	mov	r2, r3
 80024a0:	f7ff f86b 	bl	800157a <_write>
 80024a4:	1c43      	adds	r3, r0, #1
 80024a6:	d102      	bne.n	80024ae <_write_r+0x1e>
 80024a8:	682b      	ldr	r3, [r5, #0]
 80024aa:	b103      	cbz	r3, 80024ae <_write_r+0x1e>
 80024ac:	6023      	str	r3, [r4, #0]
 80024ae:	bd38      	pop	{r3, r4, r5, pc}
 80024b0:	2000077c 	.word	0x2000077c

080024b4 <__swsetup_r>:
 80024b4:	4b32      	ldr	r3, [pc, #200]	; (8002580 <__swsetup_r+0xcc>)
 80024b6:	b570      	push	{r4, r5, r6, lr}
 80024b8:	681d      	ldr	r5, [r3, #0]
 80024ba:	4606      	mov	r6, r0
 80024bc:	460c      	mov	r4, r1
 80024be:	b125      	cbz	r5, 80024ca <__swsetup_r+0x16>
 80024c0:	69ab      	ldr	r3, [r5, #24]
 80024c2:	b913      	cbnz	r3, 80024ca <__swsetup_r+0x16>
 80024c4:	4628      	mov	r0, r5
 80024c6:	f7ff f9f9 	bl	80018bc <__sinit>
 80024ca:	4b2e      	ldr	r3, [pc, #184]	; (8002584 <__swsetup_r+0xd0>)
 80024cc:	429c      	cmp	r4, r3
 80024ce:	d10f      	bne.n	80024f0 <__swsetup_r+0x3c>
 80024d0:	686c      	ldr	r4, [r5, #4]
 80024d2:	89a3      	ldrh	r3, [r4, #12]
 80024d4:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80024d8:	0719      	lsls	r1, r3, #28
 80024da:	d42c      	bmi.n	8002536 <__swsetup_r+0x82>
 80024dc:	06dd      	lsls	r5, r3, #27
 80024de:	d411      	bmi.n	8002504 <__swsetup_r+0x50>
 80024e0:	2309      	movs	r3, #9
 80024e2:	6033      	str	r3, [r6, #0]
 80024e4:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80024e8:	81a3      	strh	r3, [r4, #12]
 80024ea:	f04f 30ff 	mov.w	r0, #4294967295
 80024ee:	e03e      	b.n	800256e <__swsetup_r+0xba>
 80024f0:	4b25      	ldr	r3, [pc, #148]	; (8002588 <__swsetup_r+0xd4>)
 80024f2:	429c      	cmp	r4, r3
 80024f4:	d101      	bne.n	80024fa <__swsetup_r+0x46>
 80024f6:	68ac      	ldr	r4, [r5, #8]
 80024f8:	e7eb      	b.n	80024d2 <__swsetup_r+0x1e>
 80024fa:	4b24      	ldr	r3, [pc, #144]	; (800258c <__swsetup_r+0xd8>)
 80024fc:	429c      	cmp	r4, r3
 80024fe:	bf08      	it	eq
 8002500:	68ec      	ldreq	r4, [r5, #12]
 8002502:	e7e6      	b.n	80024d2 <__swsetup_r+0x1e>
 8002504:	0758      	lsls	r0, r3, #29
 8002506:	d512      	bpl.n	800252e <__swsetup_r+0x7a>
 8002508:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800250a:	b141      	cbz	r1, 800251e <__swsetup_r+0x6a>
 800250c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8002510:	4299      	cmp	r1, r3
 8002512:	d002      	beq.n	800251a <__swsetup_r+0x66>
 8002514:	4630      	mov	r0, r6
 8002516:	f000 f9b7 	bl	8002888 <_free_r>
 800251a:	2300      	movs	r3, #0
 800251c:	6363      	str	r3, [r4, #52]	; 0x34
 800251e:	89a3      	ldrh	r3, [r4, #12]
 8002520:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8002524:	81a3      	strh	r3, [r4, #12]
 8002526:	2300      	movs	r3, #0
 8002528:	6063      	str	r3, [r4, #4]
 800252a:	6923      	ldr	r3, [r4, #16]
 800252c:	6023      	str	r3, [r4, #0]
 800252e:	89a3      	ldrh	r3, [r4, #12]
 8002530:	f043 0308 	orr.w	r3, r3, #8
 8002534:	81a3      	strh	r3, [r4, #12]
 8002536:	6923      	ldr	r3, [r4, #16]
 8002538:	b94b      	cbnz	r3, 800254e <__swsetup_r+0x9a>
 800253a:	89a3      	ldrh	r3, [r4, #12]
 800253c:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8002540:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002544:	d003      	beq.n	800254e <__swsetup_r+0x9a>
 8002546:	4621      	mov	r1, r4
 8002548:	4630      	mov	r0, r6
 800254a:	f000 f929 	bl	80027a0 <__smakebuf_r>
 800254e:	89a0      	ldrh	r0, [r4, #12]
 8002550:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8002554:	f010 0301 	ands.w	r3, r0, #1
 8002558:	d00a      	beq.n	8002570 <__swsetup_r+0xbc>
 800255a:	2300      	movs	r3, #0
 800255c:	60a3      	str	r3, [r4, #8]
 800255e:	6963      	ldr	r3, [r4, #20]
 8002560:	425b      	negs	r3, r3
 8002562:	61a3      	str	r3, [r4, #24]
 8002564:	6923      	ldr	r3, [r4, #16]
 8002566:	b943      	cbnz	r3, 800257a <__swsetup_r+0xc6>
 8002568:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800256c:	d1ba      	bne.n	80024e4 <__swsetup_r+0x30>
 800256e:	bd70      	pop	{r4, r5, r6, pc}
 8002570:	0781      	lsls	r1, r0, #30
 8002572:	bf58      	it	pl
 8002574:	6963      	ldrpl	r3, [r4, #20]
 8002576:	60a3      	str	r3, [r4, #8]
 8002578:	e7f4      	b.n	8002564 <__swsetup_r+0xb0>
 800257a:	2000      	movs	r0, #0
 800257c:	e7f7      	b.n	800256e <__swsetup_r+0xba>
 800257e:	bf00      	nop
 8002580:	20000030 	.word	0x20000030
 8002584:	08002d88 	.word	0x08002d88
 8002588:	08002da8 	.word	0x08002da8
 800258c:	08002d68 	.word	0x08002d68

08002590 <_close_r>:
 8002590:	b538      	push	{r3, r4, r5, lr}
 8002592:	4d06      	ldr	r5, [pc, #24]	; (80025ac <_close_r+0x1c>)
 8002594:	2300      	movs	r3, #0
 8002596:	4604      	mov	r4, r0
 8002598:	4608      	mov	r0, r1
 800259a:	602b      	str	r3, [r5, #0]
 800259c:	f7ff f809 	bl	80015b2 <_close>
 80025a0:	1c43      	adds	r3, r0, #1
 80025a2:	d102      	bne.n	80025aa <_close_r+0x1a>
 80025a4:	682b      	ldr	r3, [r5, #0]
 80025a6:	b103      	cbz	r3, 80025aa <_close_r+0x1a>
 80025a8:	6023      	str	r3, [r4, #0]
 80025aa:	bd38      	pop	{r3, r4, r5, pc}
 80025ac:	2000077c 	.word	0x2000077c

080025b0 <__sflush_r>:
 80025b0:	898a      	ldrh	r2, [r1, #12]
 80025b2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80025b6:	4605      	mov	r5, r0
 80025b8:	0710      	lsls	r0, r2, #28
 80025ba:	460c      	mov	r4, r1
 80025bc:	d458      	bmi.n	8002670 <__sflush_r+0xc0>
 80025be:	684b      	ldr	r3, [r1, #4]
 80025c0:	2b00      	cmp	r3, #0
 80025c2:	dc05      	bgt.n	80025d0 <__sflush_r+0x20>
 80025c4:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80025c6:	2b00      	cmp	r3, #0
 80025c8:	dc02      	bgt.n	80025d0 <__sflush_r+0x20>
 80025ca:	2000      	movs	r0, #0
 80025cc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80025d0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80025d2:	2e00      	cmp	r6, #0
 80025d4:	d0f9      	beq.n	80025ca <__sflush_r+0x1a>
 80025d6:	2300      	movs	r3, #0
 80025d8:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80025dc:	682f      	ldr	r7, [r5, #0]
 80025de:	602b      	str	r3, [r5, #0]
 80025e0:	d032      	beq.n	8002648 <__sflush_r+0x98>
 80025e2:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80025e4:	89a3      	ldrh	r3, [r4, #12]
 80025e6:	075a      	lsls	r2, r3, #29
 80025e8:	d505      	bpl.n	80025f6 <__sflush_r+0x46>
 80025ea:	6863      	ldr	r3, [r4, #4]
 80025ec:	1ac0      	subs	r0, r0, r3
 80025ee:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80025f0:	b10b      	cbz	r3, 80025f6 <__sflush_r+0x46>
 80025f2:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80025f4:	1ac0      	subs	r0, r0, r3
 80025f6:	2300      	movs	r3, #0
 80025f8:	4602      	mov	r2, r0
 80025fa:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80025fc:	6a21      	ldr	r1, [r4, #32]
 80025fe:	4628      	mov	r0, r5
 8002600:	47b0      	blx	r6
 8002602:	1c43      	adds	r3, r0, #1
 8002604:	89a3      	ldrh	r3, [r4, #12]
 8002606:	d106      	bne.n	8002616 <__sflush_r+0x66>
 8002608:	6829      	ldr	r1, [r5, #0]
 800260a:	291d      	cmp	r1, #29
 800260c:	d82c      	bhi.n	8002668 <__sflush_r+0xb8>
 800260e:	4a2a      	ldr	r2, [pc, #168]	; (80026b8 <__sflush_r+0x108>)
 8002610:	40ca      	lsrs	r2, r1
 8002612:	07d6      	lsls	r6, r2, #31
 8002614:	d528      	bpl.n	8002668 <__sflush_r+0xb8>
 8002616:	2200      	movs	r2, #0
 8002618:	6062      	str	r2, [r4, #4]
 800261a:	04d9      	lsls	r1, r3, #19
 800261c:	6922      	ldr	r2, [r4, #16]
 800261e:	6022      	str	r2, [r4, #0]
 8002620:	d504      	bpl.n	800262c <__sflush_r+0x7c>
 8002622:	1c42      	adds	r2, r0, #1
 8002624:	d101      	bne.n	800262a <__sflush_r+0x7a>
 8002626:	682b      	ldr	r3, [r5, #0]
 8002628:	b903      	cbnz	r3, 800262c <__sflush_r+0x7c>
 800262a:	6560      	str	r0, [r4, #84]	; 0x54
 800262c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800262e:	602f      	str	r7, [r5, #0]
 8002630:	2900      	cmp	r1, #0
 8002632:	d0ca      	beq.n	80025ca <__sflush_r+0x1a>
 8002634:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8002638:	4299      	cmp	r1, r3
 800263a:	d002      	beq.n	8002642 <__sflush_r+0x92>
 800263c:	4628      	mov	r0, r5
 800263e:	f000 f923 	bl	8002888 <_free_r>
 8002642:	2000      	movs	r0, #0
 8002644:	6360      	str	r0, [r4, #52]	; 0x34
 8002646:	e7c1      	b.n	80025cc <__sflush_r+0x1c>
 8002648:	6a21      	ldr	r1, [r4, #32]
 800264a:	2301      	movs	r3, #1
 800264c:	4628      	mov	r0, r5
 800264e:	47b0      	blx	r6
 8002650:	1c41      	adds	r1, r0, #1
 8002652:	d1c7      	bne.n	80025e4 <__sflush_r+0x34>
 8002654:	682b      	ldr	r3, [r5, #0]
 8002656:	2b00      	cmp	r3, #0
 8002658:	d0c4      	beq.n	80025e4 <__sflush_r+0x34>
 800265a:	2b1d      	cmp	r3, #29
 800265c:	d001      	beq.n	8002662 <__sflush_r+0xb2>
 800265e:	2b16      	cmp	r3, #22
 8002660:	d101      	bne.n	8002666 <__sflush_r+0xb6>
 8002662:	602f      	str	r7, [r5, #0]
 8002664:	e7b1      	b.n	80025ca <__sflush_r+0x1a>
 8002666:	89a3      	ldrh	r3, [r4, #12]
 8002668:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800266c:	81a3      	strh	r3, [r4, #12]
 800266e:	e7ad      	b.n	80025cc <__sflush_r+0x1c>
 8002670:	690f      	ldr	r7, [r1, #16]
 8002672:	2f00      	cmp	r7, #0
 8002674:	d0a9      	beq.n	80025ca <__sflush_r+0x1a>
 8002676:	0793      	lsls	r3, r2, #30
 8002678:	680e      	ldr	r6, [r1, #0]
 800267a:	bf08      	it	eq
 800267c:	694b      	ldreq	r3, [r1, #20]
 800267e:	600f      	str	r7, [r1, #0]
 8002680:	bf18      	it	ne
 8002682:	2300      	movne	r3, #0
 8002684:	eba6 0807 	sub.w	r8, r6, r7
 8002688:	608b      	str	r3, [r1, #8]
 800268a:	f1b8 0f00 	cmp.w	r8, #0
 800268e:	dd9c      	ble.n	80025ca <__sflush_r+0x1a>
 8002690:	6a21      	ldr	r1, [r4, #32]
 8002692:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8002694:	4643      	mov	r3, r8
 8002696:	463a      	mov	r2, r7
 8002698:	4628      	mov	r0, r5
 800269a:	47b0      	blx	r6
 800269c:	2800      	cmp	r0, #0
 800269e:	dc06      	bgt.n	80026ae <__sflush_r+0xfe>
 80026a0:	89a3      	ldrh	r3, [r4, #12]
 80026a2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80026a6:	81a3      	strh	r3, [r4, #12]
 80026a8:	f04f 30ff 	mov.w	r0, #4294967295
 80026ac:	e78e      	b.n	80025cc <__sflush_r+0x1c>
 80026ae:	4407      	add	r7, r0
 80026b0:	eba8 0800 	sub.w	r8, r8, r0
 80026b4:	e7e9      	b.n	800268a <__sflush_r+0xda>
 80026b6:	bf00      	nop
 80026b8:	20400001 	.word	0x20400001

080026bc <_fflush_r>:
 80026bc:	b538      	push	{r3, r4, r5, lr}
 80026be:	690b      	ldr	r3, [r1, #16]
 80026c0:	4605      	mov	r5, r0
 80026c2:	460c      	mov	r4, r1
 80026c4:	b913      	cbnz	r3, 80026cc <_fflush_r+0x10>
 80026c6:	2500      	movs	r5, #0
 80026c8:	4628      	mov	r0, r5
 80026ca:	bd38      	pop	{r3, r4, r5, pc}
 80026cc:	b118      	cbz	r0, 80026d6 <_fflush_r+0x1a>
 80026ce:	6983      	ldr	r3, [r0, #24]
 80026d0:	b90b      	cbnz	r3, 80026d6 <_fflush_r+0x1a>
 80026d2:	f7ff f8f3 	bl	80018bc <__sinit>
 80026d6:	4b14      	ldr	r3, [pc, #80]	; (8002728 <_fflush_r+0x6c>)
 80026d8:	429c      	cmp	r4, r3
 80026da:	d11b      	bne.n	8002714 <_fflush_r+0x58>
 80026dc:	686c      	ldr	r4, [r5, #4]
 80026de:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80026e2:	2b00      	cmp	r3, #0
 80026e4:	d0ef      	beq.n	80026c6 <_fflush_r+0xa>
 80026e6:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80026e8:	07d0      	lsls	r0, r2, #31
 80026ea:	d404      	bmi.n	80026f6 <_fflush_r+0x3a>
 80026ec:	0599      	lsls	r1, r3, #22
 80026ee:	d402      	bmi.n	80026f6 <_fflush_r+0x3a>
 80026f0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80026f2:	f7ff f981 	bl	80019f8 <__retarget_lock_acquire_recursive>
 80026f6:	4628      	mov	r0, r5
 80026f8:	4621      	mov	r1, r4
 80026fa:	f7ff ff59 	bl	80025b0 <__sflush_r>
 80026fe:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8002700:	07da      	lsls	r2, r3, #31
 8002702:	4605      	mov	r5, r0
 8002704:	d4e0      	bmi.n	80026c8 <_fflush_r+0xc>
 8002706:	89a3      	ldrh	r3, [r4, #12]
 8002708:	059b      	lsls	r3, r3, #22
 800270a:	d4dd      	bmi.n	80026c8 <_fflush_r+0xc>
 800270c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800270e:	f7ff f974 	bl	80019fa <__retarget_lock_release_recursive>
 8002712:	e7d9      	b.n	80026c8 <_fflush_r+0xc>
 8002714:	4b05      	ldr	r3, [pc, #20]	; (800272c <_fflush_r+0x70>)
 8002716:	429c      	cmp	r4, r3
 8002718:	d101      	bne.n	800271e <_fflush_r+0x62>
 800271a:	68ac      	ldr	r4, [r5, #8]
 800271c:	e7df      	b.n	80026de <_fflush_r+0x22>
 800271e:	4b04      	ldr	r3, [pc, #16]	; (8002730 <_fflush_r+0x74>)
 8002720:	429c      	cmp	r4, r3
 8002722:	bf08      	it	eq
 8002724:	68ec      	ldreq	r4, [r5, #12]
 8002726:	e7da      	b.n	80026de <_fflush_r+0x22>
 8002728:	08002d88 	.word	0x08002d88
 800272c:	08002da8 	.word	0x08002da8
 8002730:	08002d68 	.word	0x08002d68

08002734 <_lseek_r>:
 8002734:	b538      	push	{r3, r4, r5, lr}
 8002736:	4d07      	ldr	r5, [pc, #28]	; (8002754 <_lseek_r+0x20>)
 8002738:	4604      	mov	r4, r0
 800273a:	4608      	mov	r0, r1
 800273c:	4611      	mov	r1, r2
 800273e:	2200      	movs	r2, #0
 8002740:	602a      	str	r2, [r5, #0]
 8002742:	461a      	mov	r2, r3
 8002744:	f7fe ff5c 	bl	8001600 <_lseek>
 8002748:	1c43      	adds	r3, r0, #1
 800274a:	d102      	bne.n	8002752 <_lseek_r+0x1e>
 800274c:	682b      	ldr	r3, [r5, #0]
 800274e:	b103      	cbz	r3, 8002752 <_lseek_r+0x1e>
 8002750:	6023      	str	r3, [r4, #0]
 8002752:	bd38      	pop	{r3, r4, r5, pc}
 8002754:	2000077c 	.word	0x2000077c

08002758 <__swhatbuf_r>:
 8002758:	b570      	push	{r4, r5, r6, lr}
 800275a:	460e      	mov	r6, r1
 800275c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002760:	2900      	cmp	r1, #0
 8002762:	b096      	sub	sp, #88	; 0x58
 8002764:	4614      	mov	r4, r2
 8002766:	461d      	mov	r5, r3
 8002768:	da07      	bge.n	800277a <__swhatbuf_r+0x22>
 800276a:	2300      	movs	r3, #0
 800276c:	602b      	str	r3, [r5, #0]
 800276e:	89b3      	ldrh	r3, [r6, #12]
 8002770:	061a      	lsls	r2, r3, #24
 8002772:	d410      	bmi.n	8002796 <__swhatbuf_r+0x3e>
 8002774:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002778:	e00e      	b.n	8002798 <__swhatbuf_r+0x40>
 800277a:	466a      	mov	r2, sp
 800277c:	f000 f90c 	bl	8002998 <_fstat_r>
 8002780:	2800      	cmp	r0, #0
 8002782:	dbf2      	blt.n	800276a <__swhatbuf_r+0x12>
 8002784:	9a01      	ldr	r2, [sp, #4]
 8002786:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800278a:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800278e:	425a      	negs	r2, r3
 8002790:	415a      	adcs	r2, r3
 8002792:	602a      	str	r2, [r5, #0]
 8002794:	e7ee      	b.n	8002774 <__swhatbuf_r+0x1c>
 8002796:	2340      	movs	r3, #64	; 0x40
 8002798:	2000      	movs	r0, #0
 800279a:	6023      	str	r3, [r4, #0]
 800279c:	b016      	add	sp, #88	; 0x58
 800279e:	bd70      	pop	{r4, r5, r6, pc}

080027a0 <__smakebuf_r>:
 80027a0:	898b      	ldrh	r3, [r1, #12]
 80027a2:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80027a4:	079d      	lsls	r5, r3, #30
 80027a6:	4606      	mov	r6, r0
 80027a8:	460c      	mov	r4, r1
 80027aa:	d507      	bpl.n	80027bc <__smakebuf_r+0x1c>
 80027ac:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80027b0:	6023      	str	r3, [r4, #0]
 80027b2:	6123      	str	r3, [r4, #16]
 80027b4:	2301      	movs	r3, #1
 80027b6:	6163      	str	r3, [r4, #20]
 80027b8:	b002      	add	sp, #8
 80027ba:	bd70      	pop	{r4, r5, r6, pc}
 80027bc:	ab01      	add	r3, sp, #4
 80027be:	466a      	mov	r2, sp
 80027c0:	f7ff ffca 	bl	8002758 <__swhatbuf_r>
 80027c4:	9900      	ldr	r1, [sp, #0]
 80027c6:	4605      	mov	r5, r0
 80027c8:	4630      	mov	r0, r6
 80027ca:	f7ff f917 	bl	80019fc <_malloc_r>
 80027ce:	b948      	cbnz	r0, 80027e4 <__smakebuf_r+0x44>
 80027d0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80027d4:	059a      	lsls	r2, r3, #22
 80027d6:	d4ef      	bmi.n	80027b8 <__smakebuf_r+0x18>
 80027d8:	f023 0303 	bic.w	r3, r3, #3
 80027dc:	f043 0302 	orr.w	r3, r3, #2
 80027e0:	81a3      	strh	r3, [r4, #12]
 80027e2:	e7e3      	b.n	80027ac <__smakebuf_r+0xc>
 80027e4:	4b0d      	ldr	r3, [pc, #52]	; (800281c <__smakebuf_r+0x7c>)
 80027e6:	62b3      	str	r3, [r6, #40]	; 0x28
 80027e8:	89a3      	ldrh	r3, [r4, #12]
 80027ea:	6020      	str	r0, [r4, #0]
 80027ec:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80027f0:	81a3      	strh	r3, [r4, #12]
 80027f2:	9b00      	ldr	r3, [sp, #0]
 80027f4:	6163      	str	r3, [r4, #20]
 80027f6:	9b01      	ldr	r3, [sp, #4]
 80027f8:	6120      	str	r0, [r4, #16]
 80027fa:	b15b      	cbz	r3, 8002814 <__smakebuf_r+0x74>
 80027fc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8002800:	4630      	mov	r0, r6
 8002802:	f000 f8db 	bl	80029bc <_isatty_r>
 8002806:	b128      	cbz	r0, 8002814 <__smakebuf_r+0x74>
 8002808:	89a3      	ldrh	r3, [r4, #12]
 800280a:	f023 0303 	bic.w	r3, r3, #3
 800280e:	f043 0301 	orr.w	r3, r3, #1
 8002812:	81a3      	strh	r3, [r4, #12]
 8002814:	89a0      	ldrh	r0, [r4, #12]
 8002816:	4305      	orrs	r5, r0
 8002818:	81a5      	strh	r5, [r4, #12]
 800281a:	e7cd      	b.n	80027b8 <__smakebuf_r+0x18>
 800281c:	08001855 	.word	0x08001855

08002820 <memcpy>:
 8002820:	440a      	add	r2, r1
 8002822:	4291      	cmp	r1, r2
 8002824:	f100 33ff 	add.w	r3, r0, #4294967295
 8002828:	d100      	bne.n	800282c <memcpy+0xc>
 800282a:	4770      	bx	lr
 800282c:	b510      	push	{r4, lr}
 800282e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8002832:	f803 4f01 	strb.w	r4, [r3, #1]!
 8002836:	4291      	cmp	r1, r2
 8002838:	d1f9      	bne.n	800282e <memcpy+0xe>
 800283a:	bd10      	pop	{r4, pc}

0800283c <memmove>:
 800283c:	4288      	cmp	r0, r1
 800283e:	b510      	push	{r4, lr}
 8002840:	eb01 0402 	add.w	r4, r1, r2
 8002844:	d902      	bls.n	800284c <memmove+0x10>
 8002846:	4284      	cmp	r4, r0
 8002848:	4623      	mov	r3, r4
 800284a:	d807      	bhi.n	800285c <memmove+0x20>
 800284c:	1e43      	subs	r3, r0, #1
 800284e:	42a1      	cmp	r1, r4
 8002850:	d008      	beq.n	8002864 <memmove+0x28>
 8002852:	f811 2b01 	ldrb.w	r2, [r1], #1
 8002856:	f803 2f01 	strb.w	r2, [r3, #1]!
 800285a:	e7f8      	b.n	800284e <memmove+0x12>
 800285c:	4402      	add	r2, r0
 800285e:	4601      	mov	r1, r0
 8002860:	428a      	cmp	r2, r1
 8002862:	d100      	bne.n	8002866 <memmove+0x2a>
 8002864:	bd10      	pop	{r4, pc}
 8002866:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800286a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800286e:	e7f7      	b.n	8002860 <memmove+0x24>

08002870 <__malloc_lock>:
 8002870:	4801      	ldr	r0, [pc, #4]	; (8002878 <__malloc_lock+0x8>)
 8002872:	f7ff b8c1 	b.w	80019f8 <__retarget_lock_acquire_recursive>
 8002876:	bf00      	nop
 8002878:	20000774 	.word	0x20000774

0800287c <__malloc_unlock>:
 800287c:	4801      	ldr	r0, [pc, #4]	; (8002884 <__malloc_unlock+0x8>)
 800287e:	f7ff b8bc 	b.w	80019fa <__retarget_lock_release_recursive>
 8002882:	bf00      	nop
 8002884:	20000774 	.word	0x20000774

08002888 <_free_r>:
 8002888:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800288a:	2900      	cmp	r1, #0
 800288c:	d048      	beq.n	8002920 <_free_r+0x98>
 800288e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8002892:	9001      	str	r0, [sp, #4]
 8002894:	2b00      	cmp	r3, #0
 8002896:	f1a1 0404 	sub.w	r4, r1, #4
 800289a:	bfb8      	it	lt
 800289c:	18e4      	addlt	r4, r4, r3
 800289e:	f7ff ffe7 	bl	8002870 <__malloc_lock>
 80028a2:	4a20      	ldr	r2, [pc, #128]	; (8002924 <_free_r+0x9c>)
 80028a4:	9801      	ldr	r0, [sp, #4]
 80028a6:	6813      	ldr	r3, [r2, #0]
 80028a8:	4615      	mov	r5, r2
 80028aa:	b933      	cbnz	r3, 80028ba <_free_r+0x32>
 80028ac:	6063      	str	r3, [r4, #4]
 80028ae:	6014      	str	r4, [r2, #0]
 80028b0:	b003      	add	sp, #12
 80028b2:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80028b6:	f7ff bfe1 	b.w	800287c <__malloc_unlock>
 80028ba:	42a3      	cmp	r3, r4
 80028bc:	d90b      	bls.n	80028d6 <_free_r+0x4e>
 80028be:	6821      	ldr	r1, [r4, #0]
 80028c0:	1862      	adds	r2, r4, r1
 80028c2:	4293      	cmp	r3, r2
 80028c4:	bf04      	itt	eq
 80028c6:	681a      	ldreq	r2, [r3, #0]
 80028c8:	685b      	ldreq	r3, [r3, #4]
 80028ca:	6063      	str	r3, [r4, #4]
 80028cc:	bf04      	itt	eq
 80028ce:	1852      	addeq	r2, r2, r1
 80028d0:	6022      	streq	r2, [r4, #0]
 80028d2:	602c      	str	r4, [r5, #0]
 80028d4:	e7ec      	b.n	80028b0 <_free_r+0x28>
 80028d6:	461a      	mov	r2, r3
 80028d8:	685b      	ldr	r3, [r3, #4]
 80028da:	b10b      	cbz	r3, 80028e0 <_free_r+0x58>
 80028dc:	42a3      	cmp	r3, r4
 80028de:	d9fa      	bls.n	80028d6 <_free_r+0x4e>
 80028e0:	6811      	ldr	r1, [r2, #0]
 80028e2:	1855      	adds	r5, r2, r1
 80028e4:	42a5      	cmp	r5, r4
 80028e6:	d10b      	bne.n	8002900 <_free_r+0x78>
 80028e8:	6824      	ldr	r4, [r4, #0]
 80028ea:	4421      	add	r1, r4
 80028ec:	1854      	adds	r4, r2, r1
 80028ee:	42a3      	cmp	r3, r4
 80028f0:	6011      	str	r1, [r2, #0]
 80028f2:	d1dd      	bne.n	80028b0 <_free_r+0x28>
 80028f4:	681c      	ldr	r4, [r3, #0]
 80028f6:	685b      	ldr	r3, [r3, #4]
 80028f8:	6053      	str	r3, [r2, #4]
 80028fa:	4421      	add	r1, r4
 80028fc:	6011      	str	r1, [r2, #0]
 80028fe:	e7d7      	b.n	80028b0 <_free_r+0x28>
 8002900:	d902      	bls.n	8002908 <_free_r+0x80>
 8002902:	230c      	movs	r3, #12
 8002904:	6003      	str	r3, [r0, #0]
 8002906:	e7d3      	b.n	80028b0 <_free_r+0x28>
 8002908:	6825      	ldr	r5, [r4, #0]
 800290a:	1961      	adds	r1, r4, r5
 800290c:	428b      	cmp	r3, r1
 800290e:	bf04      	itt	eq
 8002910:	6819      	ldreq	r1, [r3, #0]
 8002912:	685b      	ldreq	r3, [r3, #4]
 8002914:	6063      	str	r3, [r4, #4]
 8002916:	bf04      	itt	eq
 8002918:	1949      	addeq	r1, r1, r5
 800291a:	6021      	streq	r1, [r4, #0]
 800291c:	6054      	str	r4, [r2, #4]
 800291e:	e7c7      	b.n	80028b0 <_free_r+0x28>
 8002920:	b003      	add	sp, #12
 8002922:	bd30      	pop	{r4, r5, pc}
 8002924:	20000600 	.word	0x20000600

08002928 <_realloc_r>:
 8002928:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800292a:	4607      	mov	r7, r0
 800292c:	4614      	mov	r4, r2
 800292e:	460e      	mov	r6, r1
 8002930:	b921      	cbnz	r1, 800293c <_realloc_r+0x14>
 8002932:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8002936:	4611      	mov	r1, r2
 8002938:	f7ff b860 	b.w	80019fc <_malloc_r>
 800293c:	b922      	cbnz	r2, 8002948 <_realloc_r+0x20>
 800293e:	f7ff ffa3 	bl	8002888 <_free_r>
 8002942:	4625      	mov	r5, r4
 8002944:	4628      	mov	r0, r5
 8002946:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002948:	f000 f848 	bl	80029dc <_malloc_usable_size_r>
 800294c:	42a0      	cmp	r0, r4
 800294e:	d20f      	bcs.n	8002970 <_realloc_r+0x48>
 8002950:	4621      	mov	r1, r4
 8002952:	4638      	mov	r0, r7
 8002954:	f7ff f852 	bl	80019fc <_malloc_r>
 8002958:	4605      	mov	r5, r0
 800295a:	2800      	cmp	r0, #0
 800295c:	d0f2      	beq.n	8002944 <_realloc_r+0x1c>
 800295e:	4631      	mov	r1, r6
 8002960:	4622      	mov	r2, r4
 8002962:	f7ff ff5d 	bl	8002820 <memcpy>
 8002966:	4631      	mov	r1, r6
 8002968:	4638      	mov	r0, r7
 800296a:	f7ff ff8d 	bl	8002888 <_free_r>
 800296e:	e7e9      	b.n	8002944 <_realloc_r+0x1c>
 8002970:	4635      	mov	r5, r6
 8002972:	e7e7      	b.n	8002944 <_realloc_r+0x1c>

08002974 <_read_r>:
 8002974:	b538      	push	{r3, r4, r5, lr}
 8002976:	4d07      	ldr	r5, [pc, #28]	; (8002994 <_read_r+0x20>)
 8002978:	4604      	mov	r4, r0
 800297a:	4608      	mov	r0, r1
 800297c:	4611      	mov	r1, r2
 800297e:	2200      	movs	r2, #0
 8002980:	602a      	str	r2, [r5, #0]
 8002982:	461a      	mov	r2, r3
 8002984:	f7fe fddc 	bl	8001540 <_read>
 8002988:	1c43      	adds	r3, r0, #1
 800298a:	d102      	bne.n	8002992 <_read_r+0x1e>
 800298c:	682b      	ldr	r3, [r5, #0]
 800298e:	b103      	cbz	r3, 8002992 <_read_r+0x1e>
 8002990:	6023      	str	r3, [r4, #0]
 8002992:	bd38      	pop	{r3, r4, r5, pc}
 8002994:	2000077c 	.word	0x2000077c

08002998 <_fstat_r>:
 8002998:	b538      	push	{r3, r4, r5, lr}
 800299a:	4d07      	ldr	r5, [pc, #28]	; (80029b8 <_fstat_r+0x20>)
 800299c:	2300      	movs	r3, #0
 800299e:	4604      	mov	r4, r0
 80029a0:	4608      	mov	r0, r1
 80029a2:	4611      	mov	r1, r2
 80029a4:	602b      	str	r3, [r5, #0]
 80029a6:	f7fe fe10 	bl	80015ca <_fstat>
 80029aa:	1c43      	adds	r3, r0, #1
 80029ac:	d102      	bne.n	80029b4 <_fstat_r+0x1c>
 80029ae:	682b      	ldr	r3, [r5, #0]
 80029b0:	b103      	cbz	r3, 80029b4 <_fstat_r+0x1c>
 80029b2:	6023      	str	r3, [r4, #0]
 80029b4:	bd38      	pop	{r3, r4, r5, pc}
 80029b6:	bf00      	nop
 80029b8:	2000077c 	.word	0x2000077c

080029bc <_isatty_r>:
 80029bc:	b538      	push	{r3, r4, r5, lr}
 80029be:	4d06      	ldr	r5, [pc, #24]	; (80029d8 <_isatty_r+0x1c>)
 80029c0:	2300      	movs	r3, #0
 80029c2:	4604      	mov	r4, r0
 80029c4:	4608      	mov	r0, r1
 80029c6:	602b      	str	r3, [r5, #0]
 80029c8:	f7fe fe0f 	bl	80015ea <_isatty>
 80029cc:	1c43      	adds	r3, r0, #1
 80029ce:	d102      	bne.n	80029d6 <_isatty_r+0x1a>
 80029d0:	682b      	ldr	r3, [r5, #0]
 80029d2:	b103      	cbz	r3, 80029d6 <_isatty_r+0x1a>
 80029d4:	6023      	str	r3, [r4, #0]
 80029d6:	bd38      	pop	{r3, r4, r5, pc}
 80029d8:	2000077c 	.word	0x2000077c

080029dc <_malloc_usable_size_r>:
 80029dc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80029e0:	1f18      	subs	r0, r3, #4
 80029e2:	2b00      	cmp	r3, #0
 80029e4:	bfbc      	itt	lt
 80029e6:	580b      	ldrlt	r3, [r1, r0]
 80029e8:	18c0      	addlt	r0, r0, r3
 80029ea:	4770      	bx	lr

080029ec <_init>:
 80029ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80029ee:	bf00      	nop
 80029f0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80029f2:	bc08      	pop	{r3}
 80029f4:	469e      	mov	lr, r3
 80029f6:	4770      	bx	lr

080029f8 <_fini>:
 80029f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80029fa:	bf00      	nop
 80029fc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80029fe:	bc08      	pop	{r3}
 8002a00:	469e      	mov	lr, r3
 8002a02:	4770      	bx	lr
