mkdir -p /home/JengDeChang/IC_Contest/110_Job_Assignment_Machine/syn;
rm -rf /home/JengDeChang/IC_Contest/110_Job_Assignment_Machine/syn/*; \
cd /home/JengDeChang/IC_Contest/110_Job_Assignment_Machine/build; \
cp /home/JengDeChang/IC_Contest/110_Job_Assignment_Machine/script/synopsys_dc.setup /home/JengDeChang/IC_Contest/110_Job_Assignment_Machine/build/.synopsys_dc.setup; \
dcnxt_shell -f /home/JengDeChang/IC_Contest/110_Job_Assignment_Machine/script/dc_syn.tcl;

                            Design Compiler (R) NXT 

                 Version T-2022.03 for linux64 - Feb 22, 2022 

                    Copyright (c) 1988 - 2022 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)
Initializing...
Initializing gui preferences from file  /home/JengDeChang/.synopsys_dc_gui/preferences.tcl
set top JAM
JAM
#Read All Files
read_file -format verilog  ../src/${top}.v
Loading db file '/usr/cad/lib/CBDK_IC_Contest_v2.5/SynopsysDC/db/slow.db'
Loading db file '/home/nfs_cad/synopsys/synthesis/cur/libraries/syn/dw_foundation.sldb'
Loading db file '/home/nfs_cad/synopsys/synthesis/cur/libraries/syn/gtech.db'
Loading db file '/home/nfs_cad/synopsys/synthesis/cur/libraries/syn/standard.sldb'
  Loading link library 'slow'
  Loading link library 'gtech'
Loading verilog file '/home/JengDeChang/IC_Contest/110_Job_Assignment_Machine/src/JAM.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/JengDeChang/IC_Contest/110_Job_Assignment_Machine/src/JAM.v
Warning:  /home/JengDeChang/IC_Contest/110_Job_Assignment_Machine/src/JAM.v:55: signed to unsigned assignment occurs. (VER-318)
Warning:  /home/JengDeChang/IC_Contest/110_Job_Assignment_Machine/src/JAM.v:55: Out of bounds bit select _nba_job_sequence[8], valid bounds are [7:0]. (ELAB-312)
Warning:  /home/JengDeChang/IC_Contest/110_Job_Assignment_Machine/src/JAM.v:55: Out of bounds bit select _nba_flag_job_sequence[8], valid bounds are [7:0]. (ELAB-312)

Statistics for case statements in always block at line 44 in file
	'/home/JengDeChang/IC_Contest/110_Job_Assignment_Machine/src/JAM.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            59            |     no/auto      |
|           102            |     no/auto      |
===============================================

Statistics for case statements in always block at line 149 in file
	'/home/JengDeChang/IC_Contest/110_Job_Assignment_Machine/src/JAM.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           155            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 194 in file
	'/home/JengDeChang/IC_Contest/110_Job_Assignment_Machine/src/JAM.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           195            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine JAM line 44 in file
		'/home/JengDeChang/IC_Contest/110_Job_Assignment_Machine/src/JAM.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   MatchCount_reg    | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
|     MinCost_reg     | Flip-flop |  10   |  Y  | N  | N  | Y  | N  | N  | N  |
|    step2_min_reg    | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
|    tempCost_reg     | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
|   change_idx2_reg   | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
|      step2_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      Valid_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|  job_sequence_reg   | Flip-flop |  12   |  Y  | N  | N  | Y  | N  | N  | N  |
|  job_sequence_reg   | Flip-flop |  12   |  Y  | N  | Y  | N  | N  | N  | N  |
|   change_idx_reg    | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine JAM line 149 in file
		'/home/JengDeChang/IC_Contest/110_Job_Assignment_Machine/src/JAM.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   counter_seq_reg   | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
|   counter_seq_reg   | Flip-flop |   2   |  Y  | N  | N  | Y  | N  | N  | N  |
|     counter_reg     | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine JAM line 219 in file
		'/home/JengDeChang/IC_Contest/110_Job_Assignment_Machine/src/JAM.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   curr_state_reg    | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
======================================================
| block name/line  | Inputs | Outputs | # sel inputs |
======================================================
|      JAM/42      |   8    |    3    |      3       |
|      JAM/65      |   8    |    3    |      3       |
|      JAM/67      |   8    |    3    |      3       |
|      JAM/64      |   8    |    3    |      3       |
======================================================
Presto compilation completed successfully.
Current design is now '/home/JengDeChang/IC_Contest/110_Job_Assignment_Machine/src/JAM.db:JAM'
Loaded 1 design.
Current design is 'JAM'.
JAM
#read_file -format sverilog  JAM.v
current_design [get_designs ${top}]
Current design is 'JAM'.
{JAM}
link

  Linking design 'JAM'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  JAM                         /home/JengDeChang/IC_Contest/110_Job_Assignment_Machine/src/JAM.db
  slow (library)              /usr/cad/lib/CBDK_IC_Contest_v2.5/SynopsysDC/db/slow.db
  dw_foundation.sldb (library) /home/nfs_cad/synopsys/synthesis/cur/libraries/syn/dw_foundation.sldb

1
#Setting Clock Constraints
source -echo -verbose ../script/${top}.sdc
# operating conditions and boundary conditions #
set cycle 10.0
10.0
create_clock -name CLK  -period $cycle   [get_ports  CLK] 
1
set_dont_touch_network      [all_clocks]
1
set_fix_hold                [all_clocks]
1
set_clock_uncertainty  0.1  [all_clocks]
1
set_clock_latency      0.5  [all_clocks]
1
set_ideal_network           [get_ports CLK]
1
#Don't touch the basic env setting as below
set_input_delay  0   -clock CLK [remove_from_collection [all_inputs] [get_ports CLK]] -clock_fall
1
set_output_delay 0    -clock CLK [all_outputs]  -clock_fall
1
set_load         1   [all_outputs]
1
set_drive        0.1   [all_inputs]
1
set_operating_conditions -max_library slow -max slow
Using operating conditions 'slow' found in library 'slow'.
1
set_wire_load_model -name tsmc13_wl10 -library slow                        
1
set_max_fanout 20 [all_inputs]
1
1
check_design
 
****************************************
check_design summary:
Version:     T-2022.03
Date:        Mon Feb 19 19:06:00 2024
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Cells                                                               7
    Cells do not drive (LINT-1)                                     7
--------------------------------------------------------------------------------

Warning: In design 'JAM', cell 'C1755' does not drive any nets. (LINT-1)
Warning: In design 'JAM', cell 'C1789' does not drive any nets. (LINT-1)
Warning: In design 'JAM', cell 'C1843' does not drive any nets. (LINT-1)
Warning: In design 'JAM', cell 'C1890' does not drive any nets. (LINT-1)
Warning: In design 'JAM', cell 'C1894' does not drive any nets. (LINT-1)
Warning: In design 'JAM', cell 'C1897' does not drive any nets. (LINT-1)
Warning: In design 'JAM', cell 'B_102' does not drive any nets. (LINT-1)
1
set high_fanout_net_threshold 0
0
uniquify
1
set_fix_multiple_port_nets -all -buffer_constants [get_designs *]
1
#Synthesis all design
compile -map_effort high -area_effort high
Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | S-2021.06-DWBB_202106.0 |     *     |
| Licensed DW Building Blocks        | S-2021.06-DWBB_202106.0 |     *     |
============================================================================

====================================================================================================
| Flow Information                                                                                 |
----------------------------------------------------------------------------------------------------
| Flow         | Design Compiler NXT                                                               |
====================================================================================================
| Design Information                                      | Value                                  |
====================================================================================================
| Number of Scenarios                                     | 0                                      |
| Leaf Cell Count                                         | 624                                    |
| Number of User Hierarchies                              | 0                                      |
| Sequential Cell Count                                   | 77                                     |
| Macro Count                                             | 0                                      |
| Number of Power Domains                                 | 0                                      |
| Number of Path Groups                                   | 2                                      |
| Number of VT class                                      | 0                                      |
| Number of Clocks                                        | 1                                      |
| Number of Dont Touch cells                              | 160                                    |
| Number of Dont Touch nets                               | 1                                      |
| Number of size only cells                               | 0                                      |
| Design with UPF Data                                    | false                                  |
----------------------------------------------------------------------------------------------------
| Variables                                               | Value                                  |
----------------------------------------------------------------------------------------------------
| set_fix_multiple_port_nets                              | -all -buffer_constants                 |
====================================================================================================

Information: There are 7 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'JAM'
Information: Added key list 'DesignWare' to design 'JAM'. (DDB-72)

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'JAM_DW01_inc_0_DW01_inc_1'
  Processing 'JAM_DW01_dec_0'
  Processing 'JAM_DW01_inc_1_DW01_inc_2'
  Processing 'JAM_DW01_add_0'
  Mapping 'JAM_DW_cmp_0'
  Mapping 'JAM_DW_cmp_1'
  Processing 'JAM_DW01_cmp6_0'

  Beginning Mapping Optimizations  (High effort)
  -------------------------------
  Mapping Optimization (Phase 1)

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:00:02    9493.6      0.00       0.0   13308.0                                0.00  
    0:00:02    9493.6      0.00       0.0   13308.0                                0.00  
    0:00:02    9493.6      0.00       0.0   13308.0                                0.00  
    0:00:02    9493.6      0.00       0.0   13308.0                                0.00  
    0:00:02    9493.6      0.00       0.0   13308.0                                0.00  
    0:00:02    7283.5      0.29       0.5   13187.1                                0.00  
    0:00:02    7298.8      0.00       0.0   13160.6                                0.00  
    0:00:02    7290.3      0.23       0.2   13076.2                                0.00  
    0:00:03    7319.2      0.00       0.0   13076.2                                0.00  
    0:00:03    7290.3      0.23       0.2   13076.2                                0.00  
    0:00:03    7319.2      0.00       0.0   13076.2                                0.00  
    0:00:03    7290.3      0.23       0.2   13076.2                                0.00  
    0:00:03    7319.2      0.00       0.0   13076.2                                0.00  
    0:00:03    7290.3      0.23       0.2   13076.2                                0.00  
    0:00:03    7319.2      0.00       0.0   13076.2                                0.00  
    0:00:03    7319.2      0.00       0.0   13076.2                                0.00  
    0:00:03    7319.2      0.00       0.0   13076.2                                0.00  
    0:00:03    7319.2      0.00       0.0   13076.2                                0.00  
    0:00:03    7343.0      0.00       0.0    3997.4                                0.00  
    0:00:03    7359.9      0.00       0.0    1642.0                                0.00  
    0:00:03    7371.8      0.00       0.0     811.6                                0.00  
    0:00:03    7378.6      0.00       0.0      14.7                                0.00  
    0:00:03    7387.1      0.00       0.0       0.0                                0.00  
    0:00:03    7387.1      0.00       0.0       0.0                                0.00  
    0:00:03    7387.1      0.00       0.0       0.0                                0.00  
    0:00:03    7387.1      0.00       0.0       0.0                                0.00  



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:00:03    7387.1      0.00       0.0       0.0                                0.00  
    0:00:03    7387.1      0.00       0.0       0.0                                0.00  
    0:00:03    7234.3      0.00       0.0    3796.8                                0.00  


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:00:03    7234.3      0.00       0.0    3796.8                                0.00  
    0:00:03    7329.4      0.00       0.0       0.0                                0.00  


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:00:03    7329.4      0.00       0.0       0.0                                0.00  
    0:00:03    7329.4      0.00       0.0       0.0                                0.00  
    0:00:03    7205.5      0.00       0.0       0.0                                0.00  
    0:00:03    7164.7      0.00       0.0       0.0                                0.00  
    0:00:03    7154.5      0.00       0.0       0.0                                0.00  
    0:00:03    7147.8      0.00       0.0       0.0                                0.00  
    0:00:03    7141.0      0.00       0.0       0.0                                0.00  
    0:00:03    7141.0      0.00       0.0       0.0                                0.00  
    0:00:03    7141.0      0.00       0.0       0.0                                0.00  
    0:00:03    7042.5      0.16       0.2       0.0                                0.00  
    0:00:03    7042.5      0.16       0.2       0.0                                0.00  
    0:00:03    7042.5      0.16       0.2       0.0                                0.00  
    0:00:03    7042.5      0.16       0.2       0.0                                0.00  
    0:00:03    7042.5      0.16       0.2       0.0                                0.00  
    0:00:03    7042.5      0.16       0.2       0.0                                0.00  
    0:00:03    7044.2      0.00       0.0       0.0                                0.00  
Loading db file '/usr/cad/lib/CBDK_IC_Contest_v2.5/SynopsysDC/db/slow.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
1
#compile -map_effort high -area_effort high -inc
#compile_ultra
write -format ddc     -hierarchy -output "${top}_syn.ddc"
Writing ddc file 'JAM_syn.ddc'.
1
write_sdf -version 1.0 -context verilog  ../syn/${top}_syn.sdf
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/JengDeChang/IC_Contest/110_Job_Assignment_Machine/syn/JAM_syn.sdf'. (WT-3)
Information: Updating design information... (UID-85)
1
write -format verilog -hierarchy -output ../syn/${top}_syn.v
Writing verilog file '/home/JengDeChang/IC_Contest/110_Job_Assignment_Machine/syn/JAM_syn.v'.
1
report_area > area.log
report_timing > timing.log
report_qor   >  ${top}_syn.qor
Warning: Cannot use command line editor for terminal type 'xterm'.  (UI-74)
dcnxt_shell>  
****************************************
Report : area
Design : JAM
Version: T-2022.03
Date   : Mon Feb 19 19:06:22 2024
****************************************

Library(s) Used:

    slow (File: /usr/cad/lib/CBDK_IC_Contest_v2.5/SynopsysDC/db/slow.db)

Number of ports:                           65
Number of nets:                           670
Number of cells:                          556
Number of combinational cells:            477
Number of sequential cells:                77
Number of macros/black boxes:               0
Number of buf/inv:                         72
Number of references:                      86

Combinational area:               4555.821557
Buf/Inv area:                      529.588804
Noncombinational area:            2488.388348
Macro/Black Box area:                0.000000
Net Interconnect area:           79287.066040

Total cell area:                  7044.209904
Total area:                      86331.275944
1
dcnxt_shell>  
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : JAM
Version: T-2022.03
Date   : Mon Feb 19 19:06:26 2024
****************************************

Operating Conditions: slow   Library: slow
Wire Load Model Mode: top

  Startpoint: Cost[1] (input port clocked by CLK)
  Endpoint: tempCost_reg[10]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  JAM                tsmc13_wl10           slow

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLK (fall edge)                    5.00       5.00
  clock network delay (ideal)              0.50       5.50
  input external delay                     0.00       5.50 f
  Cost[1] (in)                             0.00       5.50 f
  add_61_S2/B[1] (JAM_DW01_add_0)          0.00       5.50 f
  add_61_S2/U1_1/CO (ADDFXL)               0.69       6.19 f
  add_61_S2/U1_2/CO (ADDFXL)               0.53       6.72 f
  add_61_S2/U1_3/CO (ADDFXL)               0.53       7.25 f
  add_61_S2/U1_4/CO (ADDFXL)               0.53       7.77 f
  add_61_S2/U1_5/CO (ADDFXL)               0.53       8.31 f
  add_61_S2/U1_6/CO (ADDFX2)               0.44       8.75 f
  add_61_S2/U5/Y (AND2X2)                  0.27       9.02 f
  add_61_S2/U6/Y (AND2X2)                  0.25       9.27 f
  add_61_S2/U8/Y (NAND2X1)                 0.18       9.45 r
  add_61_S2/U7/Y (XNOR2X1)                 0.25       9.71 r
  add_61_S2/SUM[10] (JAM_DW01_add_0)       0.00       9.71 r
  U370/Y (OAI2BB2XL)                       0.33      10.03 r
  tempCost_reg[10]/D (DFFRX1)              0.00      10.03 r
  data arrival time                                  10.03

  clock CLK (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.50      10.50
  clock uncertainty                       -0.10      10.40
  tempCost_reg[10]/CK (DFFRX1)             0.00      10.40 r
  library setup time                      -0.29      10.11
  data required time                                 10.11
  -----------------------------------------------------------
  data required time                                 10.11
  data arrival time                                 -10.03
  -----------------------------------------------------------
  slack (MET)                                         0.08


1
dcnxt_shell> 
Memory usage for this session 168 Mbytes.
Memory usage for this session including child processes 168 Mbytes.
CPU usage for this session 5 seconds ( 0.00 hours ).
Elapsed time for this session 32 seconds ( 0.01 hours ).

Thank you...
