--------------------------------------------------------------------------------
Release 13.4 Trace  (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

C:\EDA\Xilinx\v13_4\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s
3 -n 3 -fastpaths -xml svec_top_fmc_tdc.twx svec_top_fmc_tdc.ncd -o
svec_top_fmc_tdc.twr svec_top_fmc_tdc.pcf

Design file:              svec_top_fmc_tdc.ncd
Physical constraint file: svec_top_fmc_tdc.pcf
Device,package,speed:     xc6slx150t,fgg900,C,-3 (PRODUCTION 1.21 2012-01-07)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: ts_ignore_xclock1 = MAXDELAY FROM TIMEGRP "clk_62m5_sys" TO 
TIMEGRP         "tdc1_clk_125m" 20 ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: ts_ignore_xclock2 = MAXDELAY FROM TIMEGRP "tdc1_clk_125m" TO 
TIMEGRP         "clk_62m5_sys" 20 ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 40 paths analyzed, 38 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.678ns.
--------------------------------------------------------------------------------

Paths for end point cmp_tdc1_clks_crossing/sfifo/Mshreg_w_idx_shift_r_3_3 (SLICE_X40Y74.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    14.322ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc1_clks_crossing/sfifo/w_idx_gray_3 (FF)
  Destination:          cmp_tdc1_clks_crossing/sfifo/Mshreg_w_idx_shift_r_3_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.678ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         tdc1_clk_125m rising at 0.000ns
  Destination Clock:    clk_62m5_sys rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc1_clks_crossing/sfifo/w_idx_gray_3 to cmp_tdc1_clks_crossing/sfifo/Mshreg_w_idx_shift_r_3_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y127.BMUX   Tshcko                0.455   cmp_tdc1_clks_crossing/sfifo/w_idx_bnry<2>
                                                       cmp_tdc1_clks_crossing/sfifo/w_idx_gray_3
    SLICE_X40Y74.BX      net (fanout=1)        5.303   cmp_tdc1_clks_crossing/sfifo/w_idx_gray<3>
    SLICE_X40Y74.CLK     Tds                  -0.080   cmp_tdc2_clks_crossing/mfifo/r_idx_shift_w_3<2>
                                                       cmp_tdc1_clks_crossing/sfifo/Mshreg_w_idx_shift_r_3_3
    -------------------------------------------------  ---------------------------
    Total                                      5.678ns (0.375ns logic, 5.303ns route)
                                                       (6.6% logic, 93.4% route)

--------------------------------------------------------------------------------

Paths for end point cmp_tdc1_clks_crossing/sfifo/Mshreg_w_idx_shift_r_3_2 (SLICE_X40Y74.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    14.361ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc1_clks_crossing/sfifo/w_idx_gray_2 (FF)
  Destination:          cmp_tdc1_clks_crossing/sfifo/Mshreg_w_idx_shift_r_3_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.639ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         tdc1_clk_125m rising at 0.000ns
  Destination Clock:    clk_62m5_sys rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc1_clks_crossing/sfifo/w_idx_gray_2 to cmp_tdc1_clks_crossing/sfifo/Mshreg_w_idx_shift_r_3_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X87Y127.BQ     Tcko                  0.391   cmp_tdc1_clks_crossing/sfifo/w_idx_bnry<3>
                                                       cmp_tdc1_clks_crossing/sfifo/w_idx_gray_2
    SLICE_X40Y74.CX      net (fanout=1)        5.293   cmp_tdc1_clks_crossing/sfifo/w_idx_gray<2>
    SLICE_X40Y74.CLK     Tds                  -0.045   cmp_tdc2_clks_crossing/mfifo/r_idx_shift_w_3<2>
                                                       cmp_tdc1_clks_crossing/sfifo/Mshreg_w_idx_shift_r_3_2
    -------------------------------------------------  ---------------------------
    Total                                      5.639ns (0.346ns logic, 5.293ns route)
                                                       (6.1% logic, 93.9% route)

--------------------------------------------------------------------------------

Paths for end point cmp_tdc1_clks_crossing/sfifo/Mshreg_w_idx_shift_r_3_1 (SLICE_X40Y74.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    14.685ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc1_clks_crossing/sfifo/w_idx_gray_1 (FF)
  Destination:          cmp_tdc1_clks_crossing/sfifo/Mshreg_w_idx_shift_r_3_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.315ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         tdc1_clk_125m rising at 0.000ns
  Destination Clock:    clk_62m5_sys rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc1_clks_crossing/sfifo/w_idx_gray_1 to cmp_tdc1_clks_crossing/sfifo/Mshreg_w_idx_shift_r_3_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X87Y127.AQ     Tcko                  0.391   cmp_tdc1_clks_crossing/sfifo/w_idx_bnry<3>
                                                       cmp_tdc1_clks_crossing/sfifo/w_idx_gray_1
    SLICE_X40Y74.DX      net (fanout=1)        5.024   cmp_tdc1_clks_crossing/sfifo/w_idx_gray<1>
    SLICE_X40Y74.CLK     Tds                  -0.100   cmp_tdc2_clks_crossing/mfifo/r_idx_shift_w_3<2>
                                                       cmp_tdc1_clks_crossing/sfifo/Mshreg_w_idx_shift_r_3_1
    -------------------------------------------------  ---------------------------
    Total                                      5.315ns (0.291ns logic, 5.024ns route)
                                                       (5.5% logic, 94.5% route)

--------------------------------------------------------------------------------
Hold Paths: ts_ignore_xclock2 = MAXDELAY FROM TIMEGRP "tdc1_clk_125m" TO TIMEGRP         "clk_62m5_sys" 20 ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point cmp_tdc1_clks_crossing/sfifo/Mshreg_w_idx_shift_r_3_4 (SLICE_X100Y122.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.842ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_tdc1_clks_crossing/sfifo/w_idx_bnry_4 (FF)
  Destination:          cmp_tdc1_clks_crossing/sfifo/Mshreg_w_idx_shift_r_3_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.842ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         tdc1_clk_125m rising at 0.000ns
  Destination Clock:    clk_62m5_sys rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cmp_tdc1_clks_crossing/sfifo/w_idx_bnry_4 to cmp_tdc1_clks_crossing/sfifo/Mshreg_w_idx_shift_r_3_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y127.BQ     Tcko                  0.200   cmp_tdc1_clks_crossing/sfifo/w_idx_bnry<2>
                                                       cmp_tdc1_clks_crossing/sfifo/w_idx_bnry_4
    SLICE_X100Y122.AX    net (fanout=2)        0.712   cmp_tdc1_clks_crossing/sfifo/w_idx_bnry<4>
    SLICE_X100Y122.CLK   Tdh         (-Th)     0.070   cmp_tdc1_clks_crossing/sfifo/r_idx_shift_a_3<3>
                                                       cmp_tdc1_clks_crossing/sfifo/Mshreg_w_idx_shift_r_3_4
    -------------------------------------------------  ---------------------------
    Total                                      0.842ns (0.130ns logic, 0.712ns route)
                                                       (15.4% logic, 84.6% route)
--------------------------------------------------------------------------------

Paths for end point cmp_tdc1_clks_crossing/sfifo/Mshreg_w_idx_shift_r_3_0 (SLICE_X100Y122.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.910ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_tdc1_clks_crossing/sfifo/w_idx_gray_0 (FF)
  Destination:          cmp_tdc1_clks_crossing/sfifo/Mshreg_w_idx_shift_r_3_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.910ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         tdc1_clk_125m rising at 0.000ns
  Destination Clock:    clk_62m5_sys rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cmp_tdc1_clks_crossing/sfifo/w_idx_gray_0 to cmp_tdc1_clks_crossing/sfifo/Mshreg_w_idx_shift_r_3_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y127.CMUX   Tshcko                0.238   cmp_tdc1_clks_crossing/sfifo/w_idx_bnry<2>
                                                       cmp_tdc1_clks_crossing/sfifo/w_idx_gray_0
    SLICE_X100Y122.DX    net (fanout=1)        0.772   cmp_tdc1_clks_crossing/sfifo/w_idx_gray<0>
    SLICE_X100Y122.CLK   Tdh         (-Th)     0.100   cmp_tdc1_clks_crossing/sfifo/r_idx_shift_a_3<3>
                                                       cmp_tdc1_clks_crossing/sfifo/Mshreg_w_idx_shift_r_3_0
    -------------------------------------------------  ---------------------------
    Total                                      0.910ns (0.138ns logic, 0.772ns route)
                                                       (15.2% logic, 84.8% route)
--------------------------------------------------------------------------------

Paths for end point cmp_tdc1_clks_rsts_mgment/dac_word_22 (SLICE_X91Y141.D5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.932ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_tdc1/cmp_tdc_core/reg_control_block/dac_word_22 (FF)
  Destination:          cmp_tdc1_clks_rsts_mgment/dac_word_22 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.932ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         tdc1_clk_125m rising at 0.000ns
  Destination Clock:    clk_62m5_sys rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cmp_tdc1/cmp_tdc_core/reg_control_block/dac_word_22 to cmp_tdc1_clks_rsts_mgment/dac_word_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y150.CQ     Tcko                  0.200   cmp_tdc1/cmp_tdc_core/reg_control_block/dac_word<23>
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/dac_word_22
    SLICE_X91Y141.D5     net (fanout=2)        0.577   cmp_tdc1/cmp_tdc_core/reg_control_block/dac_word<22>
    SLICE_X91Y141.CLK    Tah         (-Th)    -0.155   cmp_tdc1_clks_rsts_mgment/dac_word<23>
                                                       cmp_tdc1_clks_rsts_mgment/Mmux_dac_word[23]_dac_word_i[23]_mux_15_OUT151
                                                       cmp_tdc1_clks_rsts_mgment/dac_word_22
    -------------------------------------------------  ---------------------------
    Total                                      0.932ns (0.355ns logic, 0.577ns route)
                                                       (38.1% logic, 61.9% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: ts_ignore_xclock3 = MAXDELAY FROM TIMEGRP "clk_62m5_sys" TO 
TIMEGRP         "tdc1_clk_125m" 20 ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 20 paths analyzed, 19 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   7.299ns.
--------------------------------------------------------------------------------

Paths for end point cmp_tdc1/wrabbit_utc_p (SLICE_X93Y104.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    12.701ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_occr_out_lock_int_1 (FF)
  Destination:          cmp_tdc1/wrabbit_utc_p (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.299ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_62m5_sys rising
  Destination Clock:    tdc1_clk_125m rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_occr_out_lock_int_1 to cmp_tdc1/wrabbit_utc_p
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y105.BQ     Tcko                  0.408   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_occr_out_lock_int<3>
                                                       U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_occr_out_lock_int_1
    SLICE_X69Y70.D2      net (fanout=6)        3.262   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_occr_out_lock_int<1>
    SLICE_X69Y70.DMUX    Tilo                  0.313   cmp_tdc2/wrabbit_utc_p
                                                       cmp_tdc1/wrabbit_utc_p_rstpot
    SLICE_X93Y104.AX     net (fanout=1)        3.253   cmp_tdc1/wrabbit_utc_p_rstpot
    SLICE_X93Y104.CLK    Tdick                 0.063   cmp_tdc1/wrabbit_utc_p
                                                       cmp_tdc1/wrabbit_utc_p
    -------------------------------------------------  ---------------------------
    Total                                      7.299ns (0.784ns logic, 6.515ns route)
                                                       (10.7% logic, 89.3% route)

--------------------------------------------------------------------------------

Paths for end point cmp_tdc1/cmp_wrabbit_synch/link_up_0 (SLICE_X96Y153.AX), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    13.980ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/U_sync_los/sync2 (FF)
  Destination:          cmp_tdc1/cmp_wrabbit_synch/link_up_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.020ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_62m5_sys rising
  Destination Clock:    tdc1_clk_125m rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/U_sync_los/sync2 to cmp_tdc1/cmp_wrabbit_synch/link_up_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y107.AQ     Tcko                  0.408   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/U_sync_los/sync2
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/U_sync_los/sync2
    SLICE_X55Y120.A3     net (fanout=5)        1.178   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/U_sync_los/sync2
    SLICE_X55Y120.A      Tilo                  0.259   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/link_ok
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/link_ok_o1
    SLICE_X96Y153.AX     net (fanout=8)        4.039   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/link_ok
    SLICE_X96Y153.CLK    Tdick                 0.136   cmp_tdc1/cmp_wrabbit_synch/link_up<1>
                                                       cmp_tdc1/cmp_wrabbit_synch/link_up_0
    -------------------------------------------------  ---------------------------
    Total                                      6.020ns (0.803ns logic, 5.217ns route)
                                                       (13.3% logic, 86.7% route)

--------------------------------------------------------------------------------
Slack (setup paths):    14.533ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/pcs_link_ok_o (FF)
  Destination:          cmp_tdc1/cmp_wrabbit_synch/link_up_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.467ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_62m5_sys rising
  Destination Clock:    tdc1_clk_125m rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/pcs_link_ok_o to cmp_tdc1/cmp_wrabbit_synch/link_up_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y120.DQ     Tcko                  0.391   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/pcs_link_ok_o
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/pcs_link_ok_o
    SLICE_X55Y120.A5     net (fanout=4)        0.642   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/pcs_link_ok_o
    SLICE_X55Y120.A      Tilo                  0.259   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/link_ok
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/link_ok_o1
    SLICE_X96Y153.AX     net (fanout=8)        4.039   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/link_ok
    SLICE_X96Y153.CLK    Tdick                 0.136   cmp_tdc1/cmp_wrabbit_synch/link_up<1>
                                                       cmp_tdc1/cmp_wrabbit_synch/link_up_0
    -------------------------------------------------  ---------------------------
    Total                                      5.467ns (0.786ns logic, 4.681ns route)
                                                       (14.4% logic, 85.6% route)

--------------------------------------------------------------------------------

Paths for end point cmp_tdc1/cmp_wrabbit_synch/clk_aux_locked_0 (SLICE_X97Y151.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    14.899ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_occr_out_lock_int_1 (FF)
  Destination:          cmp_tdc1/cmp_wrabbit_synch/clk_aux_locked_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.101ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_62m5_sys rising
  Destination Clock:    tdc1_clk_125m rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_occr_out_lock_int_1 to cmp_tdc1/cmp_wrabbit_synch/clk_aux_locked_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y105.BQ     Tcko                  0.408   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_occr_out_lock_int<3>
                                                       U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_occr_out_lock_int_1
    SLICE_X97Y151.AX     net (fanout=6)        4.630   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_occr_out_lock_int<1>
    SLICE_X97Y151.CLK    Tdick                 0.063   cmp_tdc1/cmp_wrabbit_synch/clk_aux_locked<1>
                                                       cmp_tdc1/cmp_wrabbit_synch/clk_aux_locked_0
    -------------------------------------------------  ---------------------------
    Total                                      5.101ns (0.471ns logic, 4.630ns route)
                                                       (9.2% logic, 90.8% route)

--------------------------------------------------------------------------------
Hold Paths: ts_ignore_xclock3 = MAXDELAY FROM TIMEGRP "clk_62m5_sys" TO TIMEGRP         "tdc1_clk_125m" 20 ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point cmp_tdc1_clks_crossing/mfifo/Mshreg_w_idx_shift_r_3_1 (SLICE_X90Y147.DI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.656ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_tdc1_clks_crossing/mfifo/w_idx_gray_1 (FF)
  Destination:          cmp_tdc1_clks_crossing/mfifo/Mshreg_w_idx_shift_r_3_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.656ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_62m5_sys rising
  Destination Clock:    tdc1_clk_125m rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cmp_tdc1_clks_crossing/mfifo/w_idx_gray_1 to cmp_tdc1_clks_crossing/mfifo/Mshreg_w_idx_shift_r_3_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y145.CQ     Tcko                  0.200   cmp_tdc1_clks_crossing/mfifo/w_idx_gray<2>
                                                       cmp_tdc1_clks_crossing/mfifo/w_idx_gray_1
    SLICE_X90Y147.DI     net (fanout=2)        0.423   cmp_tdc1_clks_crossing/mfifo/w_idx_gray<1>
    SLICE_X90Y147.CLK    Tdh         (-Th)    -0.033   cmp_tdc1_clks_crossing/mfifo/w_idx_shift_r_3<1>
                                                       cmp_tdc1_clks_crossing/mfifo/Mshreg_w_idx_shift_r_3_1
    -------------------------------------------------  ---------------------------
    Total                                      0.656ns (0.233ns logic, 0.423ns route)
                                                       (35.5% logic, 64.5% route)
--------------------------------------------------------------------------------

Paths for end point cmp_tdc1_clks_crossing/mfifo/Mshreg_w_idx_shift_r_3_2 (SLICE_X90Y147.AI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.686ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_tdc1_clks_crossing/mfifo/w_idx_gray_2 (FF)
  Destination:          cmp_tdc1_clks_crossing/mfifo/Mshreg_w_idx_shift_r_3_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.686ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_62m5_sys rising
  Destination Clock:    tdc1_clk_125m rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cmp_tdc1_clks_crossing/mfifo/w_idx_gray_2 to cmp_tdc1_clks_crossing/mfifo/Mshreg_w_idx_shift_r_3_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y145.DQ     Tcko                  0.200   cmp_tdc1_clks_crossing/mfifo/w_idx_gray<2>
                                                       cmp_tdc1_clks_crossing/mfifo/w_idx_gray_2
    SLICE_X90Y147.AI     net (fanout=2)        0.456   cmp_tdc1_clks_crossing/mfifo/w_idx_gray<2>
    SLICE_X90Y147.CLK    Tdh         (-Th)    -0.030   cmp_tdc1_clks_crossing/mfifo/w_idx_shift_r_3<1>
                                                       cmp_tdc1_clks_crossing/mfifo/Mshreg_w_idx_shift_r_3_2
    -------------------------------------------------  ---------------------------
    Total                                      0.686ns (0.230ns logic, 0.456ns route)
                                                       (33.5% logic, 66.5% route)
--------------------------------------------------------------------------------

Paths for end point cmp_tdc1_clks_crossing/mfifo/Mshreg_w_idx_shift_r_3_0 (SLICE_X90Y147.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.717ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_tdc1_clks_crossing/mfifo/w_idx_gray_0 (FF)
  Destination:          cmp_tdc1_clks_crossing/mfifo/Mshreg_w_idx_shift_r_3_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.717ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_62m5_sys rising
  Destination Clock:    tdc1_clk_125m rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cmp_tdc1_clks_crossing/mfifo/w_idx_gray_0 to cmp_tdc1_clks_crossing/mfifo/Mshreg_w_idx_shift_r_3_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y145.DMUX   Tshcko                0.244   cmp_tdc1_clks_crossing/mfifo/w_idx_bnry<1>
                                                       cmp_tdc1_clks_crossing/mfifo/w_idx_gray_0
    SLICE_X90Y147.AX     net (fanout=2)        0.543   cmp_tdc1_clks_crossing/mfifo/w_idx_gray<0>
    SLICE_X90Y147.CLK    Tdh         (-Th)     0.070   cmp_tdc1_clks_crossing/mfifo/w_idx_shift_r_3<1>
                                                       cmp_tdc1_clks_crossing/mfifo/Mshreg_w_idx_shift_r_3_0
    -------------------------------------------------  ---------------------------
    Total                                      0.717ns (0.174ns logic, 0.543ns route)
                                                       (24.3% logic, 75.7% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk_125m_pllref_n_i = PERIOD TIMEGRP 
"clk_125m_pllref_n_i" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   6.250ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk_125m_pllref_n_i = PERIOD TIMEGRP "clk_125m_pllref_n_i" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.750ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 6.250ns (160.000MHz) (Tgtpcper_TXUSRCLK)
  Physical resource: U_GTP/U_GTP_TILE_INST/gtpa1_dual_i/TXUSRCLK20
  Logical resource: U_GTP/U_GTP_TILE_INST/gtpa1_dual_i/TXUSRCLK20
  Location pin: GTPA1_DUAL_X1Y1.TXUSRCLK20
  Clock network: clk_125m_pllref_BUFG
--------------------------------------------------------------------------------
Slack: 1.750ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 6.250ns (160.000MHz) (Tgtpcper_TXUSRCLK)
  Physical resource: U_GTP/U_GTP_TILE_INST/gtpa1_dual_i/TXUSRCLK21
  Logical resource: U_GTP/U_GTP_TILE_INST/gtpa1_dual_i/TXUSRCLK21
  Location pin: GTPA1_DUAL_X1Y1.TXUSRCLK21
  Clock network: clk_125m_pllref_BUFG
--------------------------------------------------------------------------------
Slack: 4.875ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.125ns (320.000MHz) (Tgtpcper_TXUSRCLK)
  Physical resource: U_GTP/U_GTP_TILE_INST/gtpa1_dual_i/TXUSRCLK0
  Logical resource: U_GTP/U_GTP_TILE_INST/gtpa1_dual_i/TXUSRCLK0
  Location pin: GTPA1_DUAL_X1Y1.TXUSRCLK0
  Clock network: clk_125m_pllref_BUFG
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk_125m_pllref_p_i = PERIOD TIMEGRP 
"clk_125m_pllref_p_i" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 9020 paths analyzed, 1721 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.812ns.
--------------------------------------------------------------------------------

Paths for end point U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/cntr_rx_f_1 (SLICE_X68Y125.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.594ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/sync_reset_refclk/sync2 (FF)
  Destination:          U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/cntr_rx_f_1 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.368ns (Levels of Logic = 1)
  Clock Path Skew:      -0.003ns (0.244 - 0.247)
  Source Clock:         clk_125m_pllref_BUFG rising at 0.000ns
  Destination Clock:    clk_125m_pllref_BUFG falling at 4.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/sync_reset_refclk/sync2 to U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/cntr_rx_f_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y120.AQ     Tcko                  0.447   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/U_sync_tx_en/sync2
                                                       U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/sync_reset_refclk/sync2
    SLICE_X74Y114.A6     net (fanout=7)        0.766   U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/sync_reset_refclk/sync2
    SLICE_X74Y114.A      Tilo                  0.205   U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/rst_synced_refclk_inv
                                                       U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/rst_synced_refclk_inv1_INV_0
    SLICE_X68Y125.SR     net (fanout=25)       1.508   U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/rst_synced_refclk_inv
    SLICE_X68Y125.CLK    Tsrck                 0.442   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/cntr_rx_f<3>
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/cntr_rx_f_1
    -------------------------------------------------  ---------------------------
    Total                                      3.368ns (1.094ns logic, 2.274ns route)
                                                       (32.5% logic, 67.5% route)

--------------------------------------------------------------------------------

Paths for end point U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/cntr_rx_f_3 (SLICE_X68Y125.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.597ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/sync_reset_refclk/sync2 (FF)
  Destination:          U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/cntr_rx_f_3 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.365ns (Levels of Logic = 1)
  Clock Path Skew:      -0.003ns (0.244 - 0.247)
  Source Clock:         clk_125m_pllref_BUFG rising at 0.000ns
  Destination Clock:    clk_125m_pllref_BUFG falling at 4.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/sync_reset_refclk/sync2 to U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/cntr_rx_f_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y120.AQ     Tcko                  0.447   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/U_sync_tx_en/sync2
                                                       U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/sync_reset_refclk/sync2
    SLICE_X74Y114.A6     net (fanout=7)        0.766   U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/sync_reset_refclk/sync2
    SLICE_X74Y114.A      Tilo                  0.205   U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/rst_synced_refclk_inv
                                                       U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/rst_synced_refclk_inv1_INV_0
    SLICE_X68Y125.SR     net (fanout=25)       1.508   U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/rst_synced_refclk_inv
    SLICE_X68Y125.CLK    Tsrck                 0.439   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/cntr_rx_f<3>
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/cntr_rx_f_3
    -------------------------------------------------  ---------------------------
    Total                                      3.365ns (1.091ns logic, 2.274ns route)
                                                       (32.4% logic, 67.6% route)

--------------------------------------------------------------------------------

Paths for end point U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/cntr_rx_f_2 (SLICE_X68Y125.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.605ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/sync_reset_refclk/sync2 (FF)
  Destination:          U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/cntr_rx_f_2 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.357ns (Levels of Logic = 1)
  Clock Path Skew:      -0.003ns (0.244 - 0.247)
  Source Clock:         clk_125m_pllref_BUFG rising at 0.000ns
  Destination Clock:    clk_125m_pllref_BUFG falling at 4.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/sync_reset_refclk/sync2 to U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/cntr_rx_f_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y120.AQ     Tcko                  0.447   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/U_sync_tx_en/sync2
                                                       U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/sync_reset_refclk/sync2
    SLICE_X74Y114.A6     net (fanout=7)        0.766   U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/sync_reset_refclk/sync2
    SLICE_X74Y114.A      Tilo                  0.205   U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/rst_synced_refclk_inv
                                                       U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/rst_synced_refclk_inv1_INV_0
    SLICE_X68Y125.SR     net (fanout=25)       1.508   U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/rst_synced_refclk_inv
    SLICE_X68Y125.CLK    Tsrck                 0.431   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/cntr_rx_f<3>
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/cntr_rx_f_2
    -------------------------------------------------  ---------------------------
    Total                                      3.357ns (1.083ns logic, 2.274ns route)
                                                       (32.3% logic, 67.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk_125m_pllref_p_i = PERIOD TIMEGRP "clk_125m_pllref_p_i" 8 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/cntr_rx_r_7 (SLICE_X60Y127.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.325ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/sync_ffs_rx_r/ppulse_o (FF)
  Destination:          U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/cntr_rx_r_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.329ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.079 - 0.075)
  Source Clock:         clk_125m_pllref_BUFG rising at 8.000ns
  Destination Clock:    clk_125m_pllref_BUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/sync_ffs_rx_r/ppulse_o to U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/cntr_rx_r_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y126.DQ     Tcko                  0.198   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/sync_ffs_rx_r/ppulse_o
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/sync_ffs_rx_r/ppulse_o
    SLICE_X60Y127.CE     net (fanout=10)       0.239   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/sync_ffs_rx_r/ppulse_o
    SLICE_X60Y127.CLK    Tckce       (-Th)     0.108   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/cntr_rx_r<7>
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/cntr_rx_r_7
    -------------------------------------------------  ---------------------------
    Total                                      0.329ns (0.090ns logic, 0.239ns route)
                                                       (27.4% logic, 72.6% route)

--------------------------------------------------------------------------------

Paths for end point U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/cntr_rx_r_6 (SLICE_X60Y127.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.329ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/sync_ffs_rx_r/ppulse_o (FF)
  Destination:          U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/cntr_rx_r_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.333ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.079 - 0.075)
  Source Clock:         clk_125m_pllref_BUFG rising at 8.000ns
  Destination Clock:    clk_125m_pllref_BUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/sync_ffs_rx_r/ppulse_o to U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/cntr_rx_r_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y126.DQ     Tcko                  0.198   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/sync_ffs_rx_r/ppulse_o
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/sync_ffs_rx_r/ppulse_o
    SLICE_X60Y127.CE     net (fanout=10)       0.239   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/sync_ffs_rx_r/ppulse_o
    SLICE_X60Y127.CLK    Tckce       (-Th)     0.104   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/cntr_rx_r<7>
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/cntr_rx_r_6
    -------------------------------------------------  ---------------------------
    Total                                      0.333ns (0.094ns logic, 0.239ns route)
                                                       (28.2% logic, 71.8% route)

--------------------------------------------------------------------------------

Paths for end point U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/cntr_rx_r_5 (SLICE_X60Y127.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.331ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/sync_ffs_rx_r/ppulse_o (FF)
  Destination:          U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/cntr_rx_r_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.335ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.079 - 0.075)
  Source Clock:         clk_125m_pllref_BUFG rising at 8.000ns
  Destination Clock:    clk_125m_pllref_BUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/sync_ffs_rx_r/ppulse_o to U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/cntr_rx_r_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y126.DQ     Tcko                  0.198   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/sync_ffs_rx_r/ppulse_o
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/sync_ffs_rx_r/ppulse_o
    SLICE_X60Y127.CE     net (fanout=10)       0.239   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/sync_ffs_rx_r/ppulse_o
    SLICE_X60Y127.CLK    Tckce       (-Th)     0.102   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/cntr_rx_r<7>
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/cntr_rx_r_5
    -------------------------------------------------  ---------------------------
    Total                                      0.335ns (0.096ns logic, 0.239ns route)
                                                       (28.7% logic, 71.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk_125m_pllref_p_i = PERIOD TIMEGRP "clk_125m_pllref_p_i" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.750ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 6.250ns (160.000MHz) (Tgtpcper_TXUSRCLK)
  Physical resource: U_GTP/U_GTP_TILE_INST/gtpa1_dual_i/TXUSRCLK20
  Logical resource: U_GTP/U_GTP_TILE_INST/gtpa1_dual_i/TXUSRCLK20
  Location pin: GTPA1_DUAL_X1Y1.TXUSRCLK20
  Clock network: clk_125m_pllref_BUFG
--------------------------------------------------------------------------------
Slack: 1.750ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 6.250ns (160.000MHz) (Tgtpcper_TXUSRCLK)
  Physical resource: U_GTP/U_GTP_TILE_INST/gtpa1_dual_i/TXUSRCLK21
  Logical resource: U_GTP/U_GTP_TILE_INST/gtpa1_dual_i/TXUSRCLK21
  Location pin: GTPA1_DUAL_X1Y1.TXUSRCLK21
  Clock network: clk_125m_pllref_BUFG
--------------------------------------------------------------------------------
Slack: 4.875ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.125ns (320.000MHz) (Tgtpcper_TXUSRCLK)
  Physical resource: U_GTP/U_GTP_TILE_INST/gtpa1_dual_i/TXUSRCLK0
  Logical resource: U_GTP/U_GTP_TILE_INST/gtpa1_dual_i/TXUSRCLK0
  Location pin: GTPA1_DUAL_X1Y1.TXUSRCLK0
  Clock network: clk_125m_pllref_BUFG
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_tdc1_tdc_125m_clk_n_i = PERIOD TIMEGRP 
"tdc1_125m_clk_n_i" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.124ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_tdc1_tdc_125m_clk_n_i = PERIOD TIMEGRP "tdc1_125m_clk_n_i" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKA
  Logical resource: cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKA
  Location pin: RAMB16_X3Y78.CLKA
  Clock network: tdc1_clk_125m
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB)
  Physical resource: cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB
  Logical resource: cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB
  Location pin: RAMB16_X3Y78.CLKB
  Clock network: tdc1_clk_125m
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKA
  Logical resource: cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKA
  Location pin: RAMB16_X4Y76.CLKA
  Clock network: tdc1_clk_125m
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_tdc1_125m_clk_p_i = PERIOD TIMEGRP "tdc1_125m_clk_p_i" 8 
ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 454503 paths analyzed, 9943 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.729ns.
--------------------------------------------------------------------------------

Paths for end point cmp_tdc1/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o_9 (SLICE_X95Y162.C6), 541 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.271ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc1/cmp_tdc_core/reg_control_block/reg_adr_pipe0_3 (FF)
  Destination:          cmp_tdc1/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o_9 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.679ns (Levels of Logic = 7)
  Clock Path Skew:      -0.015ns (0.244 - 0.259)
  Source Clock:         tdc1_clk_125m rising at 0.000ns
  Destination Clock:    tdc1_clk_125m rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc1/cmp_tdc_core/reg_control_block/reg_adr_pipe0_3 to cmp_tdc1/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y161.DQ    Tcko                  0.391   cmp_tdc1/cmp_tdc_core/reg_control_block/reg_adr_pipe0<3>
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/reg_adr_pipe0_3
    SLICE_X103Y161.A6    net (fanout=47)       1.576   cmp_tdc1/cmp_tdc_core/reg_control_block/reg_adr_pipe0<3>
    SLICE_X103Y161.A     Tilo                  0.259   cmp_tdc1/cmp_tdc_core/reg_control_block/acam_config_3<23>
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out10921
    SLICE_X100Y163.B3    net (fanout=32)       2.298   cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out1092
    SLICE_X100Y163.B     Tilo                  0.203   cmp_tdc1/cmp_tdc_core/reg_control_block/acam_config_1<11>
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out38413
    SLICE_X100Y163.A5    net (fanout=1)        0.222   cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out38412
    SLICE_X100Y163.A     Tilo                  0.203   cmp_tdc1/cmp_tdc_core/reg_control_block/acam_config_1<11>
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out38414
    SLICE_X94Y163.C6     net (fanout=1)        0.765   cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out38413
    SLICE_X94Y163.C      Tilo                  0.204   cmp_tdc1/cmp_tdc_core/data_engine_block/acam_config_rdbk_1<16>
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out38415
    SLICE_X94Y163.B4     net (fanout=1)        0.269   cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out38414
    SLICE_X94Y163.B      Tilo                  0.203   cmp_tdc1/cmp_tdc_core/data_engine_block/acam_config_rdbk_1<16>
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out38416
    SLICE_X95Y162.D6     net (fanout=1)        0.387   cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out38415
    SLICE_X95Y162.D      Tilo                  0.259   cmp_tdc1/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o<9>
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out38418_SW0
    SLICE_X95Y162.C6     net (fanout=1)        0.118   N2733
    SLICE_X95Y162.CLK    Tas                   0.322   cmp_tdc1/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o<9>
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out38418
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o_9
    -------------------------------------------------  ---------------------------
    Total                                      7.679ns (2.044ns logic, 5.635ns route)
                                                       (26.6% logic, 73.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.460ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc1/cmp_tdc_core/reg_control_block/reg_adr_pipe0_0 (FF)
  Destination:          cmp_tdc1/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o_9 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.490ns (Levels of Logic = 8)
  Clock Path Skew:      -0.015ns (0.244 - 0.259)
  Source Clock:         tdc1_clk_125m rising at 0.000ns
  Destination Clock:    tdc1_clk_125m rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc1/cmp_tdc_core/reg_control_block/reg_adr_pipe0_0 to cmp_tdc1/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y161.AQ    Tcko                  0.447   cmp_tdc1/cmp_tdc_core/reg_control_block/reg_adr_pipe0<1>
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/reg_adr_pipe0_0
    SLICE_X101Y161.A6    net (fanout=34)       0.664   cmp_tdc1/cmp_tdc_core/reg_control_block/reg_adr_pipe0<0>
    SLICE_X101Y161.A     Tilo                  0.259   cmp_tdc1/cmp_tdc_core/reg_control_block/reg_adr_pipe0<3>
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/_n0576<7>11
    SLICE_X103Y161.A5    net (fanout=15)       0.408   cmp_tdc1/cmp_tdc_core/reg_control_block/_n0576<7>1
    SLICE_X103Y161.A     Tilo                  0.259   cmp_tdc1/cmp_tdc_core/reg_control_block/acam_config_3<23>
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out10921
    SLICE_X100Y163.B3    net (fanout=32)       2.298   cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out1092
    SLICE_X100Y163.B     Tilo                  0.203   cmp_tdc1/cmp_tdc_core/reg_control_block/acam_config_1<11>
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out38413
    SLICE_X100Y163.A5    net (fanout=1)        0.222   cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out38412
    SLICE_X100Y163.A     Tilo                  0.203   cmp_tdc1/cmp_tdc_core/reg_control_block/acam_config_1<11>
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out38414
    SLICE_X94Y163.C6     net (fanout=1)        0.765   cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out38413
    SLICE_X94Y163.C      Tilo                  0.204   cmp_tdc1/cmp_tdc_core/data_engine_block/acam_config_rdbk_1<16>
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out38415
    SLICE_X94Y163.B4     net (fanout=1)        0.269   cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out38414
    SLICE_X94Y163.B      Tilo                  0.203   cmp_tdc1/cmp_tdc_core/data_engine_block/acam_config_rdbk_1<16>
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out38416
    SLICE_X95Y162.D6     net (fanout=1)        0.387   cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out38415
    SLICE_X95Y162.D      Tilo                  0.259   cmp_tdc1/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o<9>
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out38418_SW0
    SLICE_X95Y162.C6     net (fanout=1)        0.118   N2733
    SLICE_X95Y162.CLK    Tas                   0.322   cmp_tdc1/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o<9>
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out38418
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o_9
    -------------------------------------------------  ---------------------------
    Total                                      7.490ns (2.359ns logic, 5.131ns route)
                                                       (31.5% logic, 68.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.655ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc1/cmp_tdc_core/reg_control_block/reg_adr_pipe0_5 (FF)
  Destination:          cmp_tdc1/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o_9 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.295ns (Levels of Logic = 8)
  Clock Path Skew:      -0.015ns (0.244 - 0.259)
  Source Clock:         tdc1_clk_125m rising at 0.000ns
  Destination Clock:    tdc1_clk_125m rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc1/cmp_tdc_core/reg_control_block/reg_adr_pipe0_5 to cmp_tdc1/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y161.CQ    Tcko                  0.447   cmp_tdc1/cmp_tdc_core/reg_control_block/reg_adr_pipe0<1>
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/reg_adr_pipe0_5
    SLICE_X101Y161.A2    net (fanout=9)        0.469   cmp_tdc1/cmp_tdc_core/reg_control_block/reg_adr_pipe0<5>
    SLICE_X101Y161.A     Tilo                  0.259   cmp_tdc1/cmp_tdc_core/reg_control_block/reg_adr_pipe0<3>
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/_n0576<7>11
    SLICE_X103Y161.A5    net (fanout=15)       0.408   cmp_tdc1/cmp_tdc_core/reg_control_block/_n0576<7>1
    SLICE_X103Y161.A     Tilo                  0.259   cmp_tdc1/cmp_tdc_core/reg_control_block/acam_config_3<23>
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out10921
    SLICE_X100Y163.B3    net (fanout=32)       2.298   cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out1092
    SLICE_X100Y163.B     Tilo                  0.203   cmp_tdc1/cmp_tdc_core/reg_control_block/acam_config_1<11>
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out38413
    SLICE_X100Y163.A5    net (fanout=1)        0.222   cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out38412
    SLICE_X100Y163.A     Tilo                  0.203   cmp_tdc1/cmp_tdc_core/reg_control_block/acam_config_1<11>
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out38414
    SLICE_X94Y163.C6     net (fanout=1)        0.765   cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out38413
    SLICE_X94Y163.C      Tilo                  0.204   cmp_tdc1/cmp_tdc_core/data_engine_block/acam_config_rdbk_1<16>
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out38415
    SLICE_X94Y163.B4     net (fanout=1)        0.269   cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out38414
    SLICE_X94Y163.B      Tilo                  0.203   cmp_tdc1/cmp_tdc_core/data_engine_block/acam_config_rdbk_1<16>
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out38416
    SLICE_X95Y162.D6     net (fanout=1)        0.387   cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out38415
    SLICE_X95Y162.D      Tilo                  0.259   cmp_tdc1/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o<9>
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out38418_SW0
    SLICE_X95Y162.C6     net (fanout=1)        0.118   N2733
    SLICE_X95Y162.CLK    Tas                   0.322   cmp_tdc1/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o<9>
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out38418
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o_9
    -------------------------------------------------  ---------------------------
    Total                                      7.295ns (2.359ns logic, 4.936ns route)
                                                       (32.3% logic, 67.7% route)

--------------------------------------------------------------------------------

Paths for end point cmp_tdc1/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o_13 (SLICE_X107Y158.C6), 541 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.297ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc1/cmp_tdc_core/reg_control_block/reg_adr_pipe0_0 (FF)
  Destination:          cmp_tdc1/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o_13 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.563ns (Levels of Logic = 6)
  Clock Path Skew:      -0.105ns (0.621 - 0.726)
  Source Clock:         tdc1_clk_125m rising at 0.000ns
  Destination Clock:    tdc1_clk_125m rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc1/cmp_tdc_core/reg_control_block/reg_adr_pipe0_0 to cmp_tdc1/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y161.AQ    Tcko                  0.447   cmp_tdc1/cmp_tdc_core/reg_control_block/reg_adr_pipe0<1>
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/reg_adr_pipe0_0
    SLICE_X101Y161.A6    net (fanout=34)       0.664   cmp_tdc1/cmp_tdc_core/reg_control_block/reg_adr_pipe0<0>
    SLICE_X101Y161.A     Tilo                  0.259   cmp_tdc1/cmp_tdc_core/reg_control_block/reg_adr_pipe0<3>
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/_n0576<7>11
    SLICE_X96Y167.B5     net (fanout=15)       1.473   cmp_tdc1/cmp_tdc_core/reg_control_block/_n0576<7>1
    SLICE_X96Y167.BMUX   Tilo                  0.251   cmp_tdc1/cmp_tdc_core/reg_control_block/acam_config_9<27>
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/_n0728<7>1
    SLICE_X103Y170.A4    net (fanout=31)       1.032   cmp_tdc1/cmp_tdc_core/reg_control_block/_n0728
    SLICE_X103Y170.A     Tilo                  0.259   cmp_tdc1/cmp_tdc_core/data_engine_block/acam_config_rdbk_8<15>
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out606
    SLICE_X107Y163.C5    net (fanout=1)        1.708   cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out605
    SLICE_X107Y163.C     Tilo                  0.259   cmp_tdc1/cmp_tdc_core/reg_control_block/acam_config_0<15>
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out6016
    SLICE_X107Y158.D6    net (fanout=1)        0.512   cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out6015
    SLICE_X107Y158.D     Tilo                  0.259   cmp_tdc1/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o<13>
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out6018_SW0
    SLICE_X107Y158.C6    net (fanout=1)        0.118   N2731
    SLICE_X107Y158.CLK   Tas                   0.322   cmp_tdc1/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o<13>
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out6018
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o_13
    -------------------------------------------------  ---------------------------
    Total                                      7.563ns (2.056ns logic, 5.507ns route)
                                                       (27.2% logic, 72.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.434ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc1/cmp_tdc_core/reg_control_block/reg_adr_pipe0_0 (FF)
  Destination:          cmp_tdc1/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o_13 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.426ns (Levels of Logic = 7)
  Clock Path Skew:      -0.105ns (0.621 - 0.726)
  Source Clock:         tdc1_clk_125m rising at 0.000ns
  Destination Clock:    tdc1_clk_125m rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc1/cmp_tdc_core/reg_control_block/reg_adr_pipe0_0 to cmp_tdc1/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y161.AQ    Tcko                  0.447   cmp_tdc1/cmp_tdc_core/reg_control_block/reg_adr_pipe0<1>
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/reg_adr_pipe0_0
    SLICE_X101Y161.A6    net (fanout=34)       0.664   cmp_tdc1/cmp_tdc_core/reg_control_block/reg_adr_pipe0<0>
    SLICE_X101Y161.A     Tilo                  0.259   cmp_tdc1/cmp_tdc_core/reg_control_block/reg_adr_pipe0<3>
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/_n0576<7>11
    SLICE_X98Y168.C6     net (fanout=15)       1.909   cmp_tdc1/cmp_tdc_core/reg_control_block/_n0576<7>1
    SLICE_X98Y168.C      Tilo                  0.205   cmp_tdc1/cmp_tdc_core/data_engine_block/acam_config_rdbk_4<27>
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out10211
    SLICE_X102Y166.A4    net (fanout=30)       1.054   cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out1021
    SLICE_X102Y166.A     Tilo                  0.205   cmp_tdc1/cmp_tdc_core/data_engine_block/acam_config_rdbk_4<15>
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out607
    SLICE_X107Y163.D3    net (fanout=1)        0.836   cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out606
    SLICE_X107Y163.D     Tilo                  0.259   cmp_tdc1/cmp_tdc_core/reg_control_block/acam_config_0<15>
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out6015
    SLICE_X107Y163.C6    net (fanout=1)        0.118   cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out6014
    SLICE_X107Y163.C     Tilo                  0.259   cmp_tdc1/cmp_tdc_core/reg_control_block/acam_config_0<15>
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out6016
    SLICE_X107Y158.D6    net (fanout=1)        0.512   cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out6015
    SLICE_X107Y158.D     Tilo                  0.259   cmp_tdc1/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o<13>
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out6018_SW0
    SLICE_X107Y158.C6    net (fanout=1)        0.118   N2731
    SLICE_X107Y158.CLK   Tas                   0.322   cmp_tdc1/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o<13>
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out6018
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o_13
    -------------------------------------------------  ---------------------------
    Total                                      7.426ns (2.215ns logic, 5.211ns route)
                                                       (29.8% logic, 70.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.492ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc1/cmp_tdc_core/reg_control_block/reg_adr_pipe0_5 (FF)
  Destination:          cmp_tdc1/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o_13 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.368ns (Levels of Logic = 6)
  Clock Path Skew:      -0.105ns (0.621 - 0.726)
  Source Clock:         tdc1_clk_125m rising at 0.000ns
  Destination Clock:    tdc1_clk_125m rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc1/cmp_tdc_core/reg_control_block/reg_adr_pipe0_5 to cmp_tdc1/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y161.CQ    Tcko                  0.447   cmp_tdc1/cmp_tdc_core/reg_control_block/reg_adr_pipe0<1>
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/reg_adr_pipe0_5
    SLICE_X101Y161.A2    net (fanout=9)        0.469   cmp_tdc1/cmp_tdc_core/reg_control_block/reg_adr_pipe0<5>
    SLICE_X101Y161.A     Tilo                  0.259   cmp_tdc1/cmp_tdc_core/reg_control_block/reg_adr_pipe0<3>
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/_n0576<7>11
    SLICE_X96Y167.B5     net (fanout=15)       1.473   cmp_tdc1/cmp_tdc_core/reg_control_block/_n0576<7>1
    SLICE_X96Y167.BMUX   Tilo                  0.251   cmp_tdc1/cmp_tdc_core/reg_control_block/acam_config_9<27>
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/_n0728<7>1
    SLICE_X103Y170.A4    net (fanout=31)       1.032   cmp_tdc1/cmp_tdc_core/reg_control_block/_n0728
    SLICE_X103Y170.A     Tilo                  0.259   cmp_tdc1/cmp_tdc_core/data_engine_block/acam_config_rdbk_8<15>
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out606
    SLICE_X107Y163.C5    net (fanout=1)        1.708   cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out605
    SLICE_X107Y163.C     Tilo                  0.259   cmp_tdc1/cmp_tdc_core/reg_control_block/acam_config_0<15>
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out6016
    SLICE_X107Y158.D6    net (fanout=1)        0.512   cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out6015
    SLICE_X107Y158.D     Tilo                  0.259   cmp_tdc1/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o<13>
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out6018_SW0
    SLICE_X107Y158.C6    net (fanout=1)        0.118   N2731
    SLICE_X107Y158.CLK   Tas                   0.322   cmp_tdc1/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o<13>
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out6018
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o_13
    -------------------------------------------------  ---------------------------
    Total                                      7.368ns (2.056ns logic, 5.312ns route)
                                                       (27.9% logic, 72.1% route)

--------------------------------------------------------------------------------

Paths for end point cmp_tdc1/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o_16 (SLICE_X93Y164.A5), 541 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.298ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc1/cmp_tdc_core/reg_control_block/reg_adr_pipe0_7 (FF)
  Destination:          cmp_tdc1/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o_16 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.649ns (Levels of Logic = 8)
  Clock Path Skew:      -0.018ns (0.240 - 0.258)
  Source Clock:         tdc1_clk_125m rising at 0.000ns
  Destination Clock:    tdc1_clk_125m rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc1/cmp_tdc_core/reg_control_block/reg_adr_pipe0_7 to cmp_tdc1/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y161.BQ     Tcko                  0.408   cmp_tdc1/cmp_tdc_core/reg_control_block/reg_adr_pipe0<7>
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/reg_adr_pipe0_7
    SLICE_X103Y161.C5    net (fanout=9)        0.789   cmp_tdc1/cmp_tdc_core/reg_control_block/reg_adr_pipe0<7>
    SLICE_X103Y161.C     Tilo                  0.259   cmp_tdc1/cmp_tdc_core/reg_control_block/acam_config_3<23>
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/_n0585<7>11
    SLICE_X104Y157.A4    net (fanout=16)       0.826   cmp_tdc1/cmp_tdc_core/reg_control_block/_n0585<7>1
    SLICE_X104Y157.A     Tilo                  0.203   cmp_tdc1/cmp_tdc_core/reg_control_block/acam_config_3<15>
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out11011
    SLICE_X103Y157.B6    net (fanout=32)       0.591   cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out1101
    SLICE_X103Y157.B     Tilo                  0.259   cmp_tdc1/cmp_tdc_core/reg_control_block/_n0505_inv
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out9611
    SLICE_X102Y162.A5    net (fanout=1)        1.301   cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out9610
    SLICE_X102Y162.A     Tilo                  0.205   cmp_tdc1/cmp_tdc_core/reg_control_block/acam_config_10<19>
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out9614
    SLICE_X95Y163.B6     net (fanout=1)        0.871   cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out9613
    SLICE_X95Y163.B      Tilo                  0.259   cmp_tdc1/cmp_tdc_core/data_engine_block/acam_config_rdbk_2<18>
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out9615
    SLICE_X95Y163.A5     net (fanout=1)        0.187   cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out9614
    SLICE_X95Y163.A      Tilo                  0.259   cmp_tdc1/cmp_tdc_core/data_engine_block/acam_config_rdbk_2<18>
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out9616
    SLICE_X93Y164.B6     net (fanout=1)        0.464   cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out9615
    SLICE_X93Y164.B      Tilo                  0.259   cmp_tdc1/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o<17>
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out9618_SW0
    SLICE_X93Y164.A5     net (fanout=1)        0.187   N2725
    SLICE_X93Y164.CLK    Tas                   0.322   cmp_tdc1/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o<17>
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out9618
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o_16
    -------------------------------------------------  ---------------------------
    Total                                      7.649ns (2.433ns logic, 5.216ns route)
                                                       (31.8% logic, 68.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.349ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc1/cmp_tdc_core/reg_control_block/reg_adr_pipe0_0 (FF)
  Destination:          cmp_tdc1/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o_16 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.597ns (Levels of Logic = 8)
  Clock Path Skew:      -0.019ns (0.240 - 0.259)
  Source Clock:         tdc1_clk_125m rising at 0.000ns
  Destination Clock:    tdc1_clk_125m rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc1/cmp_tdc_core/reg_control_block/reg_adr_pipe0_0 to cmp_tdc1/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y161.AQ    Tcko                  0.447   cmp_tdc1/cmp_tdc_core/reg_control_block/reg_adr_pipe0<1>
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/reg_adr_pipe0_0
    SLICE_X101Y161.A6    net (fanout=34)       0.664   cmp_tdc1/cmp_tdc_core/reg_control_block/reg_adr_pipe0<0>
    SLICE_X101Y161.A     Tilo                  0.259   cmp_tdc1/cmp_tdc_core/reg_control_block/reg_adr_pipe0<3>
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/_n0576<7>11
    SLICE_X103Y158.D6    net (fanout=15)       0.723   cmp_tdc1/cmp_tdc_core/reg_control_block/_n0576<7>1
    SLICE_X103Y158.D     Tilo                  0.259   cmp_tdc1/cmp_tdc_core/data_engine_block/acam_config_rdbk_10<26>
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/_n0611<7>1
    SLICE_X103Y157.B2    net (fanout=32)       0.672   cmp_tdc1/cmp_tdc_core/reg_control_block/_n0611
    SLICE_X103Y157.B     Tilo                  0.259   cmp_tdc1/cmp_tdc_core/reg_control_block/_n0505_inv
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out9611
    SLICE_X102Y162.A5    net (fanout=1)        1.301   cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out9610
    SLICE_X102Y162.A     Tilo                  0.205   cmp_tdc1/cmp_tdc_core/reg_control_block/acam_config_10<19>
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out9614
    SLICE_X95Y163.B6     net (fanout=1)        0.871   cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out9613
    SLICE_X95Y163.B      Tilo                  0.259   cmp_tdc1/cmp_tdc_core/data_engine_block/acam_config_rdbk_2<18>
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out9615
    SLICE_X95Y163.A5     net (fanout=1)        0.187   cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out9614
    SLICE_X95Y163.A      Tilo                  0.259   cmp_tdc1/cmp_tdc_core/data_engine_block/acam_config_rdbk_2<18>
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out9616
    SLICE_X93Y164.B6     net (fanout=1)        0.464   cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out9615
    SLICE_X93Y164.B      Tilo                  0.259   cmp_tdc1/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o<17>
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out9618_SW0
    SLICE_X93Y164.A5     net (fanout=1)        0.187   N2725
    SLICE_X93Y164.CLK    Tas                   0.322   cmp_tdc1/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o<17>
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out9618
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o_16
    -------------------------------------------------  ---------------------------
    Total                                      7.597ns (2.528ns logic, 5.069ns route)
                                                       (33.3% logic, 66.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.464ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc1/cmp_tdc_core/reg_control_block/reg_adr_pipe0_1 (FF)
  Destination:          cmp_tdc1/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o_16 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.482ns (Levels of Logic = 7)
  Clock Path Skew:      -0.019ns (0.240 - 0.259)
  Source Clock:         tdc1_clk_125m rising at 0.000ns
  Destination Clock:    tdc1_clk_125m rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc1/cmp_tdc_core/reg_control_block/reg_adr_pipe0_1 to cmp_tdc1/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y161.DQ    Tcko                  0.447   cmp_tdc1/cmp_tdc_core/reg_control_block/reg_adr_pipe0<1>
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/reg_adr_pipe0_1
    SLICE_X104Y157.A3    net (fanout=53)       1.668   cmp_tdc1/cmp_tdc_core/reg_control_block/reg_adr_pipe0<1>
    SLICE_X104Y157.A     Tilo                  0.203   cmp_tdc1/cmp_tdc_core/reg_control_block/acam_config_3<15>
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out11011
    SLICE_X103Y157.B6    net (fanout=32)       0.591   cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out1101
    SLICE_X103Y157.B     Tilo                  0.259   cmp_tdc1/cmp_tdc_core/reg_control_block/_n0505_inv
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out9611
    SLICE_X102Y162.A5    net (fanout=1)        1.301   cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out9610
    SLICE_X102Y162.A     Tilo                  0.205   cmp_tdc1/cmp_tdc_core/reg_control_block/acam_config_10<19>
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out9614
    SLICE_X95Y163.B6     net (fanout=1)        0.871   cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out9613
    SLICE_X95Y163.B      Tilo                  0.259   cmp_tdc1/cmp_tdc_core/data_engine_block/acam_config_rdbk_2<18>
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out9615
    SLICE_X95Y163.A5     net (fanout=1)        0.187   cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out9614
    SLICE_X95Y163.A      Tilo                  0.259   cmp_tdc1/cmp_tdc_core/data_engine_block/acam_config_rdbk_2<18>
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out9616
    SLICE_X93Y164.B6     net (fanout=1)        0.464   cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out9615
    SLICE_X93Y164.B      Tilo                  0.259   cmp_tdc1/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o<17>
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out9618_SW0
    SLICE_X93Y164.A5     net (fanout=1)        0.187   N2725
    SLICE_X93Y164.CLK    Tas                   0.322   cmp_tdc1/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o<17>
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out9618
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o_16
    -------------------------------------------------  ---------------------------
    Total                                      7.482ns (2.213ns logic, 5.269ns route)
                                                       (29.6% logic, 70.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_tdc1_125m_clk_p_i = PERIOD TIMEGRP "tdc1_125m_clk_p_i" 8 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point cmp_tdc1/cmp_tdc_core/acam_data_block/acam_data_st_FSM_FFd3 (SLICE_X104Y179.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.397ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_tdc1/cmp_tdc_core/acam_data_block/acam_data_st_FSM_FFd4 (FF)
  Destination:          cmp_tdc1/cmp_tdc_core/acam_data_block/acam_data_st_FSM_FFd3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.399ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.041 - 0.039)
  Source Clock:         tdc1_clk_125m rising at 8.000ns
  Destination Clock:    tdc1_clk_125m rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cmp_tdc1/cmp_tdc_core/acam_data_block/acam_data_st_FSM_FFd4 to cmp_tdc1/cmp_tdc_core/acam_data_block/acam_data_st_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y179.CQ    Tcko                  0.198   cmp_tdc1/cmp_tdc_core/acam_data_block/acam_data_st_FSM_FFd3-In
                                                       cmp_tdc1/cmp_tdc_core/acam_data_block/acam_data_st_FSM_FFd4
    SLICE_X104Y179.CX    net (fanout=2)        0.160   cmp_tdc1/cmp_tdc_core/acam_data_block/acam_data_st_FSM_FFd3-In
    SLICE_X104Y179.CLK   Tckdi       (-Th)    -0.041   cmp_tdc1/cmp_tdc_core/acam_data_block/acam_data_st_FSM_FFd3
                                                       cmp_tdc1/cmp_tdc_core/acam_data_block/acam_data_st_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      0.399ns (0.239ns logic, 0.160ns route)
                                                       (59.9% logic, 40.1% route)

--------------------------------------------------------------------------------

Paths for end point cmp_tdc1_clks_rsts_mgment/internal_rst_synch_1 (SLICE_X81Y156.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.402ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_tdc1_clks_rsts_mgment/internal_rst_synch_0 (FF)
  Destination:          cmp_tdc1_clks_rsts_mgment/internal_rst_synch_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.402ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         tdc1_clk_125m rising at 8.000ns
  Destination Clock:    tdc1_clk_125m rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cmp_tdc1_clks_rsts_mgment/internal_rst_synch_0 to cmp_tdc1_clks_rsts_mgment/internal_rst_synch_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X81Y156.CQ     Tcko                  0.198   cmp_tdc1_clks_rsts_mgment/internal_rst_synch<1>
                                                       cmp_tdc1_clks_rsts_mgment/internal_rst_synch_0
    SLICE_X81Y156.DX     net (fanout=4)        0.145   cmp_tdc1_clks_rsts_mgment/internal_rst_synch<0>
    SLICE_X81Y156.CLK    Tckdi       (-Th)    -0.059   cmp_tdc1_clks_rsts_mgment/internal_rst_synch<1>
                                                       cmp_tdc1_clks_rsts_mgment/internal_rst_synch_1
    -------------------------------------------------  ---------------------------
    Total                                      0.402ns (0.257ns logic, 0.145ns route)
                                                       (63.9% logic, 36.1% route)

--------------------------------------------------------------------------------

Paths for end point cmp_tdc1/cmp_tdc_core/data_formatting_block/un_retrig_from_roll_over_16 (SLICE_X114Y142.B6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.403ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_tdc1/cmp_tdc_core/data_formatting_block/un_previous_roll_over_nb_8 (FF)
  Destination:          cmp_tdc1/cmp_tdc_core/data_formatting_block/un_retrig_from_roll_over_16 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.405ns (Levels of Logic = 1)
  Clock Path Skew:      0.002ns (0.043 - 0.041)
  Source Clock:         tdc1_clk_125m rising at 8.000ns
  Destination Clock:    tdc1_clk_125m rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cmp_tdc1/cmp_tdc_core/data_formatting_block/un_previous_roll_over_nb_8 to cmp_tdc1/cmp_tdc_core/data_formatting_block/un_retrig_from_roll_over_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X115Y142.AQ    Tcko                  0.198   cmp_tdc1/cmp_tdc_core/data_formatting_block/un_previous_roll_over_nb<11>
                                                       cmp_tdc1/cmp_tdc_core/data_formatting_block/un_previous_roll_over_nb_8
    SLICE_X114Y142.B6    net (fanout=1)        0.017   cmp_tdc1/cmp_tdc_core/data_formatting_block/un_previous_roll_over_nb<8>
    SLICE_X114Y142.CLK   Tah         (-Th)    -0.190   cmp_tdc1/cmp_tdc_core/data_formatting_block/un_retrig_from_roll_over<18>
                                                       cmp_tdc1/cmp_tdc_core/data_formatting_block/Mmux_roll_over_nb_i[23]_un_previous_roll_over_nb[23]_mux_74_OUT71
                                                       cmp_tdc1/cmp_tdc_core/data_formatting_block/un_retrig_from_roll_over_16
    -------------------------------------------------  ---------------------------
    Total                                      0.405ns (0.388ns logic, 0.017ns route)
                                                       (95.8% logic, 4.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_tdc1_125m_clk_p_i = PERIOD TIMEGRP "tdc1_125m_clk_p_i" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKA
  Logical resource: cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKA
  Location pin: RAMB16_X3Y78.CLKA
  Clock network: tdc1_clk_125m
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB)
  Physical resource: cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB
  Logical resource: cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB
  Location pin: RAMB16_X3Y78.CLKB
  Clock network: tdc1_clk_125m
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKA
  Logical resource: cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKA
  Location pin: RAMB16_X4Y76.CLKA
  Clock network: tdc1_clk_125m
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_tdc2_tdc_125m_clk_p_i = PERIOD TIMEGRP 
"tdc2_125m_clk_p_i" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.124ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_tdc2_tdc_125m_clk_p_i = PERIOD TIMEGRP "tdc2_125m_clk_p_i" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKA
  Logical resource: cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKA
  Location pin: RAMB16_X1Y18.CLKA
  Clock network: tdc2_clk_125m
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB)
  Physical resource: cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB
  Logical resource: cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB
  Location pin: RAMB16_X1Y18.CLKB
  Clock network: tdc2_clk_125m
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKA
  Logical resource: cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKA
  Location pin: RAMB16_X2Y20.CLKA
  Clock network: tdc2_clk_125m
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_tdc2_tdc_125m_clk_n_i = PERIOD TIMEGRP 
"tdc2_125m_clk_n_i" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 454435 paths analyzed, 9913 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.765ns.
--------------------------------------------------------------------------------

Paths for end point cmp_tdc2/cmp_tdc_core/reg_control_block/acam_config_8_14 (SLICE_X31Y11.CE), 21 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.235ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc2/cmp_xwb_reg/r_master_adr_5 (FF)
  Destination:          cmp_tdc2/cmp_tdc_core/reg_control_block/acam_config_8_14 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.852ns (Levels of Logic = 3)
  Clock Path Skew:      0.122ns (0.942 - 0.820)
  Source Clock:         tdc2_clk_125m rising at 0.000ns
  Destination Clock:    tdc2_clk_125m rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc2/cmp_xwb_reg/r_master_adr_5 to cmp_tdc2/cmp_tdc_core/reg_control_block/acam_config_8_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y34.DQ      Tcko                  0.408   cmp_tdc2/cmp_xwb_reg/r_master_adr<5>
                                                       cmp_tdc2/cmp_xwb_reg/r_master_adr_5
    SLICE_X37Y16.B4      net (fanout=6)        2.304   cmp_tdc2/cmp_xwb_reg/r_master_adr<5>
    SLICE_X37Y16.B       Tilo                  0.259   cmp_tdc2/cmp_tdc_core/reg_control_block/reg_adr_pipe0<1>
                                                       cmp_tdc2/cmp_sdb_crossbar/crossbar/master_oe[1]_adr<5>1
    SLICE_X38Y20.B5      net (fanout=6)        0.785   cmp_tdc2/cnx_master_out[1]_adr<5>
    SLICE_X38Y20.B       Tilo                  0.205   cmp_tdc2/cmp_tdc_core/reg_control_block/acam_config_2<3>
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/_n0486_inv11
    SLICE_X36Y20.D2      net (fanout=4)        0.915   cmp_tdc2/cmp_tdc_core/reg_control_block/_n0486_inv1
    SLICE_X36Y20.D       Tilo                  0.203   cmp_tdc2/cmp_tdc_core/reg_control_block/acam_config_5<3>
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/_n0505_inv1
    SLICE_X31Y11.CE      net (fanout=8)        2.433   cmp_tdc2/cmp_tdc_core/reg_control_block/_n0505_inv
    SLICE_X31Y11.CLK     Tceck                 0.340   cmp_tdc2/cmp_tdc_core/reg_control_block/acam_config_8<15>
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/acam_config_8_14
    -------------------------------------------------  ---------------------------
    Total                                      7.852ns (1.415ns logic, 6.437ns route)
                                                       (18.0% logic, 82.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.433ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc2/cmp_xwb_reg/r_slave_stall (FF)
  Destination:          cmp_tdc2/cmp_tdc_core/reg_control_block/acam_config_8_14 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.651ns (Levels of Logic = 3)
  Clock Path Skew:      0.119ns (0.942 - 0.823)
  Source Clock:         tdc2_clk_125m rising at 0.000ns
  Destination Clock:    tdc2_clk_125m rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc2/cmp_xwb_reg/r_slave_stall to cmp_tdc2/cmp_tdc_core/reg_control_block/acam_config_8_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y46.BMUX    Tshcko                0.455   cmp_tdc2_clks_crossing/sw_en
                                                       cmp_tdc2/cmp_xwb_reg/r_slave_stall
    SLICE_X41Y34.A5      net (fanout=15)       1.675   cmp_tdc2/cmp_xwb_reg/r_slave_stall
    SLICE_X41Y34.A       Tilo                  0.259   cmp_tdc2/cmp_tdc_core/reg_control_block/tdc_config_wb_ack_o_pipe0
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/tdc_config_wb_stb_i_GND_552_o_MUX_12270_o1
    SLICE_X38Y20.B6      net (fanout=4)        1.166   cmp_tdc2/cmp_tdc_core/reg_control_block/tdc_config_wb_stb_i_GND_552_o_MUX_12270_o
    SLICE_X38Y20.B       Tilo                  0.205   cmp_tdc2/cmp_tdc_core/reg_control_block/acam_config_2<3>
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/_n0486_inv11
    SLICE_X36Y20.D2      net (fanout=4)        0.915   cmp_tdc2/cmp_tdc_core/reg_control_block/_n0486_inv1
    SLICE_X36Y20.D       Tilo                  0.203   cmp_tdc2/cmp_tdc_core/reg_control_block/acam_config_5<3>
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/_n0505_inv1
    SLICE_X31Y11.CE      net (fanout=8)        2.433   cmp_tdc2/cmp_tdc_core/reg_control_block/_n0505_inv
    SLICE_X31Y11.CLK     Tceck                 0.340   cmp_tdc2/cmp_tdc_core/reg_control_block/acam_config_8<15>
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/acam_config_8_14
    -------------------------------------------------  ---------------------------
    Total                                      7.651ns (1.462ns logic, 6.189ns route)
                                                       (19.1% logic, 80.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.452ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc2/cmp_sdb_crossbar/crossbar/matrix_old_0_1 (FF)
  Destination:          cmp_tdc2/cmp_tdc_core/reg_control_block/acam_config_8_14 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.634ns (Levels of Logic = 3)
  Clock Path Skew:      0.121ns (0.942 - 0.821)
  Source Clock:         tdc2_clk_125m rising at 0.000ns
  Destination Clock:    tdc2_clk_125m rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc2/cmp_sdb_crossbar/crossbar/matrix_old_0_1 to cmp_tdc2/cmp_tdc_core/reg_control_block/acam_config_8_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y33.CQ      Tcko                  0.391   cmp_tdc2/cmp_sdb_crossbar/crossbar/matrix_old_0<1>
                                                       cmp_tdc2/cmp_sdb_crossbar/crossbar/matrix_old_0_1
    SLICE_X39Y17.B5      net (fanout=100)      1.970   cmp_tdc2/cmp_sdb_crossbar/crossbar/matrix_old_0<1>
    SLICE_X39Y17.B       Tilo                  0.259   cmp_tdc2/cmp_tdc_core/reg_control_block/reg_adr_pipe0<7>
                                                       cmp_tdc2/cmp_sdb_crossbar/crossbar/master_oe[1]_adr<9>1
    SLICE_X38Y20.B2      net (fanout=4)        0.918   cmp_tdc2/cnx_master_out[1]_adr<9>
    SLICE_X38Y20.B       Tilo                  0.205   cmp_tdc2/cmp_tdc_core/reg_control_block/acam_config_2<3>
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/_n0486_inv11
    SLICE_X36Y20.D2      net (fanout=4)        0.915   cmp_tdc2/cmp_tdc_core/reg_control_block/_n0486_inv1
    SLICE_X36Y20.D       Tilo                  0.203   cmp_tdc2/cmp_tdc_core/reg_control_block/acam_config_5<3>
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/_n0505_inv1
    SLICE_X31Y11.CE      net (fanout=8)        2.433   cmp_tdc2/cmp_tdc_core/reg_control_block/_n0505_inv
    SLICE_X31Y11.CLK     Tceck                 0.340   cmp_tdc2/cmp_tdc_core/reg_control_block/acam_config_8<15>
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/acam_config_8_14
    -------------------------------------------------  ---------------------------
    Total                                      7.634ns (1.398ns logic, 6.236ns route)
                                                       (18.3% logic, 81.7% route)

--------------------------------------------------------------------------------

Paths for end point cmp_tdc2/cmp_tdc_core/reg_control_block/acam_config_8_13 (SLICE_X31Y11.CE), 21 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.251ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc2/cmp_xwb_reg/r_master_adr_5 (FF)
  Destination:          cmp_tdc2/cmp_tdc_core/reg_control_block/acam_config_8_13 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.836ns (Levels of Logic = 3)
  Clock Path Skew:      0.122ns (0.942 - 0.820)
  Source Clock:         tdc2_clk_125m rising at 0.000ns
  Destination Clock:    tdc2_clk_125m rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc2/cmp_xwb_reg/r_master_adr_5 to cmp_tdc2/cmp_tdc_core/reg_control_block/acam_config_8_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y34.DQ      Tcko                  0.408   cmp_tdc2/cmp_xwb_reg/r_master_adr<5>
                                                       cmp_tdc2/cmp_xwb_reg/r_master_adr_5
    SLICE_X37Y16.B4      net (fanout=6)        2.304   cmp_tdc2/cmp_xwb_reg/r_master_adr<5>
    SLICE_X37Y16.B       Tilo                  0.259   cmp_tdc2/cmp_tdc_core/reg_control_block/reg_adr_pipe0<1>
                                                       cmp_tdc2/cmp_sdb_crossbar/crossbar/master_oe[1]_adr<5>1
    SLICE_X38Y20.B5      net (fanout=6)        0.785   cmp_tdc2/cnx_master_out[1]_adr<5>
    SLICE_X38Y20.B       Tilo                  0.205   cmp_tdc2/cmp_tdc_core/reg_control_block/acam_config_2<3>
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/_n0486_inv11
    SLICE_X36Y20.D2      net (fanout=4)        0.915   cmp_tdc2/cmp_tdc_core/reg_control_block/_n0486_inv1
    SLICE_X36Y20.D       Tilo                  0.203   cmp_tdc2/cmp_tdc_core/reg_control_block/acam_config_5<3>
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/_n0505_inv1
    SLICE_X31Y11.CE      net (fanout=8)        2.433   cmp_tdc2/cmp_tdc_core/reg_control_block/_n0505_inv
    SLICE_X31Y11.CLK     Tceck                 0.324   cmp_tdc2/cmp_tdc_core/reg_control_block/acam_config_8<15>
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/acam_config_8_13
    -------------------------------------------------  ---------------------------
    Total                                      7.836ns (1.399ns logic, 6.437ns route)
                                                       (17.9% logic, 82.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.449ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc2/cmp_xwb_reg/r_slave_stall (FF)
  Destination:          cmp_tdc2/cmp_tdc_core/reg_control_block/acam_config_8_13 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.635ns (Levels of Logic = 3)
  Clock Path Skew:      0.119ns (0.942 - 0.823)
  Source Clock:         tdc2_clk_125m rising at 0.000ns
  Destination Clock:    tdc2_clk_125m rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc2/cmp_xwb_reg/r_slave_stall to cmp_tdc2/cmp_tdc_core/reg_control_block/acam_config_8_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y46.BMUX    Tshcko                0.455   cmp_tdc2_clks_crossing/sw_en
                                                       cmp_tdc2/cmp_xwb_reg/r_slave_stall
    SLICE_X41Y34.A5      net (fanout=15)       1.675   cmp_tdc2/cmp_xwb_reg/r_slave_stall
    SLICE_X41Y34.A       Tilo                  0.259   cmp_tdc2/cmp_tdc_core/reg_control_block/tdc_config_wb_ack_o_pipe0
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/tdc_config_wb_stb_i_GND_552_o_MUX_12270_o1
    SLICE_X38Y20.B6      net (fanout=4)        1.166   cmp_tdc2/cmp_tdc_core/reg_control_block/tdc_config_wb_stb_i_GND_552_o_MUX_12270_o
    SLICE_X38Y20.B       Tilo                  0.205   cmp_tdc2/cmp_tdc_core/reg_control_block/acam_config_2<3>
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/_n0486_inv11
    SLICE_X36Y20.D2      net (fanout=4)        0.915   cmp_tdc2/cmp_tdc_core/reg_control_block/_n0486_inv1
    SLICE_X36Y20.D       Tilo                  0.203   cmp_tdc2/cmp_tdc_core/reg_control_block/acam_config_5<3>
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/_n0505_inv1
    SLICE_X31Y11.CE      net (fanout=8)        2.433   cmp_tdc2/cmp_tdc_core/reg_control_block/_n0505_inv
    SLICE_X31Y11.CLK     Tceck                 0.324   cmp_tdc2/cmp_tdc_core/reg_control_block/acam_config_8<15>
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/acam_config_8_13
    -------------------------------------------------  ---------------------------
    Total                                      7.635ns (1.446ns logic, 6.189ns route)
                                                       (18.9% logic, 81.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.468ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc2/cmp_sdb_crossbar/crossbar/matrix_old_0_1 (FF)
  Destination:          cmp_tdc2/cmp_tdc_core/reg_control_block/acam_config_8_13 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.618ns (Levels of Logic = 3)
  Clock Path Skew:      0.121ns (0.942 - 0.821)
  Source Clock:         tdc2_clk_125m rising at 0.000ns
  Destination Clock:    tdc2_clk_125m rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc2/cmp_sdb_crossbar/crossbar/matrix_old_0_1 to cmp_tdc2/cmp_tdc_core/reg_control_block/acam_config_8_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y33.CQ      Tcko                  0.391   cmp_tdc2/cmp_sdb_crossbar/crossbar/matrix_old_0<1>
                                                       cmp_tdc2/cmp_sdb_crossbar/crossbar/matrix_old_0_1
    SLICE_X39Y17.B5      net (fanout=100)      1.970   cmp_tdc2/cmp_sdb_crossbar/crossbar/matrix_old_0<1>
    SLICE_X39Y17.B       Tilo                  0.259   cmp_tdc2/cmp_tdc_core/reg_control_block/reg_adr_pipe0<7>
                                                       cmp_tdc2/cmp_sdb_crossbar/crossbar/master_oe[1]_adr<9>1
    SLICE_X38Y20.B2      net (fanout=4)        0.918   cmp_tdc2/cnx_master_out[1]_adr<9>
    SLICE_X38Y20.B       Tilo                  0.205   cmp_tdc2/cmp_tdc_core/reg_control_block/acam_config_2<3>
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/_n0486_inv11
    SLICE_X36Y20.D2      net (fanout=4)        0.915   cmp_tdc2/cmp_tdc_core/reg_control_block/_n0486_inv1
    SLICE_X36Y20.D       Tilo                  0.203   cmp_tdc2/cmp_tdc_core/reg_control_block/acam_config_5<3>
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/_n0505_inv1
    SLICE_X31Y11.CE      net (fanout=8)        2.433   cmp_tdc2/cmp_tdc_core/reg_control_block/_n0505_inv
    SLICE_X31Y11.CLK     Tceck                 0.324   cmp_tdc2/cmp_tdc_core/reg_control_block/acam_config_8<15>
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/acam_config_8_13
    -------------------------------------------------  ---------------------------
    Total                                      7.618ns (1.382ns logic, 6.236ns route)
                                                       (18.1% logic, 81.9% route)

--------------------------------------------------------------------------------

Paths for end point cmp_tdc2/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o_19 (SLICE_X30Y18.C6), 541 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.253ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc2/cmp_tdc_core/reg_control_block/acam_config_3_19 (FF)
  Destination:          cmp_tdc2/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o_19 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.627ns (Levels of Logic = 6)
  Clock Path Skew:      -0.085ns (0.879 - 0.964)
  Source Clock:         tdc2_clk_125m rising at 0.000ns
  Destination Clock:    tdc2_clk_125m rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc2/cmp_tdc_core/reg_control_block/acam_config_3_19 to cmp_tdc2/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y10.DQ      Tcko                  0.391   cmp_tdc2/cmp_tdc_core/reg_control_block/acam_config_3<19>
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/acam_config_3_19
    SLICE_X36Y19.C4      net (fanout=2)        2.651   cmp_tdc2/cmp_tdc_core/reg_control_block/acam_config_3<19>
    SLICE_X36Y19.C       Tilo                  0.204   cmp_tdc2/cmp_tdc_core/reg_control_block/acam_config_10<3>
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/Mmux_dat_out13211
    SLICE_X31Y9.C5       net (fanout=1)        1.725   cmp_tdc2/cmp_tdc_core/reg_control_block/Mmux_dat_out13210
    SLICE_X31Y9.C        Tilo                  0.259   cmp_tdc2/cmp_tdc_core/data_engine_block/acam_config_rdbk_7<3>
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/Mmux_dat_out13214
    SLICE_X31Y13.B5      net (fanout=1)        0.570   cmp_tdc2/cmp_tdc_core/reg_control_block/Mmux_dat_out13213
    SLICE_X31Y13.B       Tilo                  0.259   cmp_tdc2/cmp_tdc_core/data_engine_block/acam_config_rdbk_6<19>
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/Mmux_dat_out13215
    SLICE_X31Y13.A5      net (fanout=1)        0.187   cmp_tdc2/cmp_tdc_core/reg_control_block/Mmux_dat_out13214
    SLICE_X31Y13.A       Tilo                  0.259   cmp_tdc2/cmp_tdc_core/data_engine_block/acam_config_rdbk_6<19>
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/Mmux_dat_out13216
    SLICE_X30Y18.D6      net (fanout=1)        0.512   cmp_tdc2/cmp_tdc_core/reg_control_block/Mmux_dat_out13215
    SLICE_X30Y18.D       Tilo                  0.203   cmp_tdc2/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o<19>
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/Mmux_dat_out13218_SW0
    SLICE_X30Y18.C6      net (fanout=1)        0.118   N2719
    SLICE_X30Y18.CLK     Tas                   0.289   cmp_tdc2/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o<19>
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/Mmux_dat_out13218
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o_19
    -------------------------------------------------  ---------------------------
    Total                                      7.627ns (1.864ns logic, 5.763ns route)
                                                       (24.4% logic, 75.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.343ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc2/cmp_tdc_core/reg_control_block/reg_adr_pipe0_0 (FF)
  Destination:          cmp_tdc2/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o_19 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.607ns (Levels of Logic = 8)
  Clock Path Skew:      -0.015ns (0.244 - 0.259)
  Source Clock:         tdc2_clk_125m rising at 0.000ns
  Destination Clock:    tdc2_clk_125m rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc2/cmp_tdc_core/reg_control_block/reg_adr_pipe0_0 to cmp_tdc2/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y17.BQ      Tcko                  0.447   cmp_tdc2/cmp_tdc_core/reg_control_block/reg_adr_pipe0<3>
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/reg_adr_pipe0_0
    SLICE_X36Y17.A1      net (fanout=34)       0.768   cmp_tdc2/cmp_tdc_core/reg_control_block/reg_adr_pipe0<0>
    SLICE_X36Y17.A       Tilo                  0.203   cmp_tdc2/cmp_tdc_core/data_engine_block/acam_config_rdbk_4<25>
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/_n0576<7>11
    SLICE_X33Y17.A5      net (fanout=15)       0.801   cmp_tdc2/cmp_tdc_core/reg_control_block/_n0576<7>1
    SLICE_X33Y17.A       Tilo                  0.259   cmp_tdc2/cmp_tdc_core/data_engine_block/acam_config_rdbk_10<27>
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/Mmux_dat_out10011
    SLICE_X32Y8.D4       net (fanout=30)       1.531   cmp_tdc2/cmp_tdc_core/reg_control_block/Mmux_dat_out1001
    SLICE_X32Y8.D        Tilo                  0.205   cmp_tdc2/cmp_tdc_core/data_engine_block/acam_config_rdbk_5<27>
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/Mmux_dat_out1329
    SLICE_X31Y9.C3       net (fanout=1)        0.737   cmp_tdc2/cmp_tdc_core/reg_control_block/Mmux_dat_out1328
    SLICE_X31Y9.C        Tilo                  0.259   cmp_tdc2/cmp_tdc_core/data_engine_block/acam_config_rdbk_7<3>
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/Mmux_dat_out13214
    SLICE_X31Y13.B5      net (fanout=1)        0.570   cmp_tdc2/cmp_tdc_core/reg_control_block/Mmux_dat_out13213
    SLICE_X31Y13.B       Tilo                  0.259   cmp_tdc2/cmp_tdc_core/data_engine_block/acam_config_rdbk_6<19>
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/Mmux_dat_out13215
    SLICE_X31Y13.A5      net (fanout=1)        0.187   cmp_tdc2/cmp_tdc_core/reg_control_block/Mmux_dat_out13214
    SLICE_X31Y13.A       Tilo                  0.259   cmp_tdc2/cmp_tdc_core/data_engine_block/acam_config_rdbk_6<19>
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/Mmux_dat_out13216
    SLICE_X30Y18.D6      net (fanout=1)        0.512   cmp_tdc2/cmp_tdc_core/reg_control_block/Mmux_dat_out13215
    SLICE_X30Y18.D       Tilo                  0.203   cmp_tdc2/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o<19>
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/Mmux_dat_out13218_SW0
    SLICE_X30Y18.C6      net (fanout=1)        0.118   N2719
    SLICE_X30Y18.CLK     Tas                   0.289   cmp_tdc2/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o<19>
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/Mmux_dat_out13218
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o_19
    -------------------------------------------------  ---------------------------
    Total                                      7.607ns (2.383ns logic, 5.224ns route)
                                                       (31.3% logic, 68.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.511ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc2/cmp_tdc_core/reg_control_block/reg_adr_pipe0_5 (FF)
  Destination:          cmp_tdc2/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o_19 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.438ns (Levels of Logic = 7)
  Clock Path Skew:      -0.016ns (0.244 - 0.260)
  Source Clock:         tdc2_clk_125m rising at 0.000ns
  Destination Clock:    tdc2_clk_125m rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc2/cmp_tdc_core/reg_control_block/reg_adr_pipe0_5 to cmp_tdc2/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y16.CQ      Tcko                  0.391   cmp_tdc2/cmp_tdc_core/reg_control_block/reg_adr_pipe0<1>
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/reg_adr_pipe0_5
    SLICE_X37Y17.A4      net (fanout=9)        0.450   cmp_tdc2/cmp_tdc_core/reg_control_block/reg_adr_pipe0<5>
    SLICE_X37Y17.A       Tilo                  0.259   cmp_tdc2/cmp_tdc_core/reg_control_block/reg_adr_pipe0_3_1
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/_n0585<7>11
    SLICE_X47Y16.B5      net (fanout=16)       0.961   cmp_tdc2/cmp_tdc_core/reg_control_block/_n0585<7>1
    SLICE_X47Y16.B       Tilo                  0.259   cmp_tdc2/cmp_tdc_core/data_engine_block/acam_config_rdbk_1<27>
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/_n0687<7>1
    SLICE_X31Y13.C6      net (fanout=30)       2.705   cmp_tdc2/cmp_tdc_core/reg_control_block/_n0687
    SLICE_X31Y13.C       Tilo                  0.259   cmp_tdc2/cmp_tdc_core/data_engine_block/acam_config_rdbk_6<19>
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/Mmux_dat_out1328
    SLICE_X31Y13.B4      net (fanout=1)        0.327   cmp_tdc2/cmp_tdc_core/reg_control_block/Mmux_dat_out1327
    SLICE_X31Y13.B       Tilo                  0.259   cmp_tdc2/cmp_tdc_core/data_engine_block/acam_config_rdbk_6<19>
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/Mmux_dat_out13215
    SLICE_X31Y13.A5      net (fanout=1)        0.187   cmp_tdc2/cmp_tdc_core/reg_control_block/Mmux_dat_out13214
    SLICE_X31Y13.A       Tilo                  0.259   cmp_tdc2/cmp_tdc_core/data_engine_block/acam_config_rdbk_6<19>
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/Mmux_dat_out13216
    SLICE_X30Y18.D6      net (fanout=1)        0.512   cmp_tdc2/cmp_tdc_core/reg_control_block/Mmux_dat_out13215
    SLICE_X30Y18.D       Tilo                  0.203   cmp_tdc2/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o<19>
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/Mmux_dat_out13218_SW0
    SLICE_X30Y18.C6      net (fanout=1)        0.118   N2719
    SLICE_X30Y18.CLK     Tas                   0.289   cmp_tdc2/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o<19>
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/Mmux_dat_out13218
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o_19
    -------------------------------------------------  ---------------------------
    Total                                      7.438ns (2.178ns logic, 5.260ns route)
                                                       (29.3% logic, 70.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_tdc2_tdc_125m_clk_n_i = PERIOD TIMEGRP "tdc2_125m_clk_n_i" 8 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAMB16_X2Y18.DIA29), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.278ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_tdc2/cmp_tdc_core/start_retrigger_block/roll_over_c_2 (FF)
  Destination:          cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.284ns (Levels of Logic = 0)
  Clock Path Skew:      0.006ns (0.069 - 0.063)
  Source Clock:         tdc2_clk_125m rising at 8.000ns
  Destination Clock:    tdc2_clk_125m rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cmp_tdc2/cmp_tdc_core/start_retrigger_block/roll_over_c_2 to cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y38.CQ      Tcko                  0.200   cmp_tdc2/cmp_tdc_core/start_retrigger_block/roll_over_c<3>
                                                       cmp_tdc2/cmp_tdc_core/start_retrigger_block/roll_over_c_2
    RAMB16_X2Y18.DIA29   net (fanout=8)        0.137   cmp_tdc2/cmp_tdc_core/start_retrigger_block/roll_over_c<2>
    RAMB16_X2Y18.CLKA    Trckd_DIA   (-Th)     0.053   cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.284ns (0.147ns logic, 0.137ns route)
                                                       (51.8% logic, 48.2% route)

--------------------------------------------------------------------------------

Paths for end point cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAMB16_X2Y18.DIA28), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.293ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_tdc2/cmp_tdc_core/start_retrigger_block/roll_over_c_1 (FF)
  Destination:          cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.299ns (Levels of Logic = 0)
  Clock Path Skew:      0.006ns (0.069 - 0.063)
  Source Clock:         tdc2_clk_125m rising at 8.000ns
  Destination Clock:    tdc2_clk_125m rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cmp_tdc2/cmp_tdc_core/start_retrigger_block/roll_over_c_1 to cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y38.BQ      Tcko                  0.200   cmp_tdc2/cmp_tdc_core/start_retrigger_block/roll_over_c<3>
                                                       cmp_tdc2/cmp_tdc_core/start_retrigger_block/roll_over_c_1
    RAMB16_X2Y18.DIA28   net (fanout=8)        0.152   cmp_tdc2/cmp_tdc_core/start_retrigger_block/roll_over_c<1>
    RAMB16_X2Y18.CLKA    Trckd_DIA   (-Th)     0.053   cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.299ns (0.147ns logic, 0.152ns route)
                                                       (49.2% logic, 50.8% route)

--------------------------------------------------------------------------------

Paths for end point cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAMB16_X1Y16.DIA1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.307ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_tdc2/cmp_tdc_core/data_formatting_block/acam_fine_timestamp_1 (FF)
  Destination:          cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.309ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.079 - 0.077)
  Source Clock:         tdc2_clk_125m rising at 8.000ns
  Destination Clock:    tdc2_clk_125m rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cmp_tdc2/cmp_tdc_core/data_formatting_block/acam_fine_timestamp_1 to cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y32.BQ      Tcko                  0.234   cmp_tdc2/cmp_tdc_core/data_formatting_block/acam_fine_timestamp<3>
                                                       cmp_tdc2/cmp_tdc_core/data_formatting_block/acam_fine_timestamp_1
    RAMB16_X1Y16.DIA1    net (fanout=2)        0.128   cmp_tdc2/cmp_tdc_core/data_formatting_block/acam_fine_timestamp<1>
    RAMB16_X1Y16.CLKA    Trckd_DIA   (-Th)     0.053   cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.309ns (0.181ns logic, 0.128ns route)
                                                       (58.6% logic, 41.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_tdc2_tdc_125m_clk_n_i = PERIOD TIMEGRP "tdc2_125m_clk_n_i" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKA
  Logical resource: cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKA
  Location pin: RAMB16_X1Y18.CLKA
  Clock network: tdc2_clk_125m
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB)
  Physical resource: cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB
  Logical resource: cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB
  Location pin: RAMB16_X1Y18.CLKB
  Clock network: tdc2_clk_125m
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKA
  Logical resource: cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKA
  Location pin: RAMB16_X2Y20.CLKA
  Clock network: tdc2_clk_125m
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk_125m_gtp_n_i = PERIOD TIMEGRP "clk_125m_gtp_n_i" 8 ns 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.125ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk_125m_gtp_n_i = PERIOD TIMEGRP "clk_125m_gtp_n_i" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.875ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.125ns (320.000MHz) (Tgtpcper_CLK)
  Physical resource: U_GTP/U_GTP_TILE_INST/gtpa1_dual_i/CLK01
  Logical resource: U_GTP/U_GTP_TILE_INST/gtpa1_dual_i/CLK01
  Location pin: GTPA1_DUAL_X1Y1.CLK11
  Clock network: clk_125m_gtp
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk_125m_gtp_p_i = PERIOD TIMEGRP "clk_125m_gtp_p_i" 8 ns 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.125ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk_125m_gtp_p_i = PERIOD TIMEGRP "clk_125m_gtp_p_i" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.875ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.125ns (320.000MHz) (Tgtpcper_CLK)
  Physical resource: U_GTP/U_GTP_TILE_INST/gtpa1_dual_i/CLK01
  Logical resource: U_GTP/U_GTP_TILE_INST/gtpa1_dual_i/CLK01
  Location pin: GTPA1_DUAL_X1Y1.CLK11
  Clock network: clk_125m_gtp
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk_20m_vcxo_i
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
tdc1_125m_clk_n_i|    5.678|         |         |         |
tdc1_125m_clk_p_i|    5.678|         |         |         |
-----------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk_125m_pllref_n_i
-------------------+---------+---------+---------+---------+
                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------+---------+---------+---------+---------+
clk_125m_pllref_n_i|    6.624|         |    3.406|    1.481|
clk_125m_pllref_p_i|    6.624|         |    3.406|    1.481|
-------------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk_125m_pllref_p_i
-------------------+---------+---------+---------+---------+
                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------+---------+---------+---------+---------+
clk_125m_pllref_n_i|    6.624|         |    3.406|    1.481|
clk_125m_pllref_p_i|    6.624|         |    3.406|    1.481|
-------------------+---------+---------+---------+---------+

Clock to Setup on destination clock tdc1_125m_clk_n_i
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
clk_20m_vcxo_i   |    7.299|         |         |         |
tdc1_125m_clk_n_i|    7.729|         |         |         |
tdc1_125m_clk_p_i|    7.729|         |         |         |
-----------------+---------+---------+---------+---------+

Clock to Setup on destination clock tdc1_125m_clk_p_i
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
clk_20m_vcxo_i   |    7.299|         |         |         |
tdc1_125m_clk_n_i|    7.729|         |         |         |
tdc1_125m_clk_p_i|    7.729|         |         |         |
-----------------+---------+---------+---------+---------+

Clock to Setup on destination clock tdc2_125m_clk_n_i
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
tdc2_125m_clk_n_i|    7.765|         |         |         |
tdc2_125m_clk_p_i|    7.765|         |         |         |
-----------------+---------+---------+---------+---------+

Clock to Setup on destination clock tdc2_125m_clk_p_i
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
tdc2_125m_clk_n_i|    7.765|         |         |         |
tdc2_125m_clk_p_i|    7.765|         |         |         |
-----------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 918018 paths, 0 nets, and 26724 connections

Design statistics:
   Minimum period:   7.765ns{1}   (Maximum frequency: 128.783MHz)
   Maximum path delay from/to any node:   7.299ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Jun 05 18:51:10 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 411 MB



