M_input_inc
{
  STRUCT inc_spec_USCM_input
  {
      int tx_uscm;
      int ty_uscm;
      string port_name_uscm;
      string port_name_con;
      string device_name_con;
      int tx_con;
      int ty_con;
  };

  STRUCT inc_spec_USCM_input inc_USCM_input_spec[] = 
  {
   //tx_uscm   ty      port_name_uscm           port_name_con              device_name_con      tx_con  ty_con
      {18,    31,    "CLK_INA_14[0]",    "TIEHI",    "USCM_TILE",    18,    31},    
      {18,    31,    "CLK_INA_14[1]",    "TIEHI",    "USCM_TILE",    18,    31},    
      {18,    31,    "CLK_INA_14[2]",    "TIEHI",    "USCM_TILE",    18,    31},    
      {18,    31,    "CLK_INA_14[3]",    "TIEHI",    "USCM_TILE",    18,    31},    
      {18,    31,    "CLK_INA_14[4]",    "TIEHI",    "USCM_TILE",    18,    31},    
      {18,    31,    "CLK_INA_14[5]",    "TIEHI",    "USCM_TILE",    18,    31},    
      {18,    31,    "CLK_INA_14[6]",    "TIEHI",    "USCM_TILE",    18,    31},    
      {18,    31,    "CLK_INA_14[7]",    "TIEHI",    "USCM_TILE",    18,    31},    
      {18,    31,    "CLK_INA_14[8]",    "TIEHI",    "USCM_TILE",    18,    31},    
      {18,    31,    "CLK_INB_14[0]",    "TIEHI",    "USCM_TILE",    18,    31},    
      {18,    31,    "CLK_INB_14[1]",    "TIEHI",    "USCM_TILE",    18,    31},    
      {18,    31,    "CLK_INB_14[2]",    "TIEHI",    "USCM_TILE",    18,    31},    
      {18,    31,    "CLK_INB_14[3]",    "TIEHI",    "USCM_TILE",    18,    31},    
      {18,    31,    "CLK_INB_14[4]",    "TIEHI",    "USCM_TILE",    18,    31},    
      {18,    31,    "CLK_INB_14[5]",    "TIEHI",    "USCM_TILE",    18,    31},    
      {18,    31,    "CLK_INB_14[6]",    "TIEHI",    "USCM_TILE",    18,    31},    
      {18,    31,    "CLK_INB_14[7]",    "TIEHI",    "USCM_TILE",    18,    31},    
      {18,    31,    "CLK_INB_14[8]",    "TIEHI",    "USCM_TILE",    18,    31},    
      {18,    31,    "CLK_INA_13[0]",    "TIEHI",    "USCM_TILE",    18,    31},    
      {18,    31,    "CLK_INA_13[1]",    "TIEHI",    "USCM_TILE",    18,    31},    
      {18,    31,    "CLK_INA_13[2]",    "TIEHI",    "USCM_TILE",    18,    31},    
      {18,    31,    "CLK_INA_13[3]",    "TIEHI",    "USCM_TILE",    18,    31},    
      {18,    31,    "CLK_INA_13[4]",    "TIEHI",    "USCM_TILE",    18,    31},    
      {18,    31,    "CLK_INA_13[5]",    "TIEHI",    "USCM_TILE",    18,    31},    
      {18,    31,    "CLK_INA_13[6]",    "TIEHI",    "USCM_TILE",    18,    31},    
      {18,    31,    "CLK_INA_13[7]",    "TIEHI",    "USCM_TILE",    18,    31},    
      {18,    31,    "CLK_INA_13[8]",    "TIEHI",    "USCM_TILE",    18,    31},    
      {18,    31,    "CLK_INB_13[0]",    "TIEHI",    "USCM_TILE",    18,    31},    
      {18,    31,    "CLK_INB_13[1]",    "TIEHI",    "USCM_TILE",    18,    31},    
      {18,    31,    "CLK_INB_13[2]",    "TIEHI",    "USCM_TILE",    18,    31},    
      {18,    31,    "CLK_INB_13[3]",    "TIEHI",    "USCM_TILE",    18,    31},    
      {18,    31,    "CLK_INB_13[4]",    "TIEHI",    "USCM_TILE",    18,    31},    
      {18,    31,    "CLK_INB_13[5]",    "TIEHI",    "USCM_TILE",    18,    31},    
      {18,    31,    "CLK_INB_13[6]",    "TIEHI",    "USCM_TILE",    18,    31},    
      {18,    31,    "CLK_INB_13[7]",    "TIEHI",    "USCM_TILE",    18,    31},    
      {18,    31,    "CLK_INB_13[8]",    "TIEHI",    "USCM_TILE",    18,    31},    
      {18,    31,    "CLK_INA_12[0]",    "TIEHI",    "USCM_TILE",    18,    31},    
      {18,    31,    "CLK_INA_12[1]",    "TIEHI",    "USCM_TILE",    18,    31},    
      {18,    31,    "CLK_INA_12[2]",    "TIEHI",    "USCM_TILE",    18,    31},    
      {18,    31,    "CLK_INA_12[3]",    "TIEHI",    "USCM_TILE",    18,    31},    
      {18,    31,    "CLK_INA_12[4]",    "TIEHI",    "USCM_TILE",    18,    31},    
      {18,    31,    "CLK_INA_12[5]",    "TIEHI",    "USCM_TILE",    18,    31},    
      {18,    31,    "CLK_INA_12[6]",    "TIEHI",    "USCM_TILE",    18,    31},    
      {18,    31,    "CLK_INA_12[7]",    "TIEHI",    "USCM_TILE",    18,    31},    
      {18,    31,    "CLK_INA_12[8]",    "TIEHI",    "USCM_TILE",    18,    31},    
      {18,    31,    "CLK_INB_12[0]",    "TIEHI",    "USCM_TILE",    18,    31},    
      {18,    31,    "CLK_INB_12[1]",    "TIEHI",    "USCM_TILE",    18,    31},    
      {18,    31,    "CLK_INB_12[2]",    "TIEHI",    "USCM_TILE",    18,    31},    
      {18,    31,    "CLK_INB_12[3]",    "TIEHI",    "USCM_TILE",    18,    31},    
      {18,    31,    "CLK_INB_12[4]",    "TIEHI",    "USCM_TILE",    18,    31},    
      {18,    31,    "CLK_INB_12[5]",    "TIEHI",    "USCM_TILE",    18,    31},    
      {18,    31,    "CLK_INB_12[6]",    "TIEHI",    "USCM_TILE",    18,    31},    
      {18,    31,    "CLK_INB_12[7]",    "TIEHI",    "USCM_TILE",    18,    31},    
      {18,    31,    "CLK_INB_12[8]",    "TIEHI",    "USCM_TILE",    18,    31},    
      {18,    31,    "CLK_INA_11[0]",    "TIEHI",    "USCM_TILE",    18,    31},    
      {18,    31,    "CLK_INA_11[1]",    "TIEHI",    "USCM_TILE",    18,    31},    
      {18,    31,    "CLK_INA_11[2]",    "TIEHI",    "USCM_TILE",    18,    31},    
      {18,    31,    "CLK_INA_11[3]",    "TIEHI",    "USCM_TILE",    18,    31},    
      {18,    31,    "CLK_INA_11[4]",    "TIEHI",    "USCM_TILE",    18,    31},    
      {18,    31,    "CLK_INA_11[5]",    "TIEHI",    "USCM_TILE",    18,    31},    
      {18,    31,    "CLK_INA_11[6]",    "TIEHI",    "USCM_TILE",    18,    31},    
      {18,    31,    "CLK_INA_11[7]",    "TIEHI",    "USCM_TILE",    18,    31},    
      {18,    31,    "CLK_INA_11[8]",    "TIEHI",    "USCM_TILE",    18,    31},    
      {18,    31,    "CLK_INB_11[0]",    "TIEHI",    "USCM_TILE",    18,    31},    
      {18,    31,    "CLK_INB_11[1]",    "TIEHI",    "USCM_TILE",    18,    31},    
      {18,    31,    "CLK_INB_11[2]",    "TIEHI",    "USCM_TILE",    18,    31},    
      {18,    31,    "CLK_INB_11[3]",    "TIEHI",    "USCM_TILE",    18,    31},    
      {18,    31,    "CLK_INB_11[4]",    "TIEHI",    "USCM_TILE",    18,    31},    
      {18,    31,    "CLK_INB_11[5]",    "TIEHI",    "USCM_TILE",    18,    31},    
      {18,    31,    "CLK_INB_11[6]",    "TIEHI",    "USCM_TILE",    18,    31},    
      {18,    31,    "CLK_INB_11[7]",    "TIEHI",    "USCM_TILE",    18,    31},    
      {18,    31,    "CLK_INB_11[8]",    "TIEHI",    "USCM_TILE",    18,    31},    
      {18,    31,    "CLK_INA_10[0]",    "TIEHI",    "USCM_TILE",    18,    31},    
      {18,    31,    "CLK_INA_10[1]",    "TIEHI",    "USCM_TILE",    18,    31},    
      {18,    31,    "CLK_INA_10[2]",    "TIEHI",    "USCM_TILE",    18,    31},    
      {18,    31,    "CLK_INA_10[3]",    "TIEHI",    "USCM_TILE",    18,    31},    
      {18,    31,    "CLK_INA_10[4]",    "TIEHI",    "USCM_TILE",    18,    31},    
      {18,    31,    "CLK_INA_10[5]",    "TIEHI",    "USCM_TILE",    18,    31},    
      {18,    31,    "CLK_INA_10[6]",    "TIEHI",    "USCM_TILE",    18,    31},    
      {18,    31,    "CLK_INA_10[7]",    "TIEHI",    "USCM_TILE",    18,    31},    
      {18,    31,    "CLK_INA_10[8]",    "TIEHI",    "USCM_TILE",    18,    31},    
      {18,    31,    "CLK_INB_10[0]",    "TIEHI",    "USCM_TILE",    18,    31},    
      {18,    31,    "CLK_INB_10[1]",    "TIEHI",    "USCM_TILE",    18,    31},    
      {18,    31,    "CLK_INB_10[2]",    "TIEHI",    "USCM_TILE",    18,    31},    
      {18,    31,    "CLK_INB_10[3]",    "TIEHI",    "USCM_TILE",    18,    31},    
      {18,    31,    "CLK_INB_10[4]",    "TIEHI",    "USCM_TILE",    18,    31},    
      {18,    31,    "CLK_INB_10[5]",    "TIEHI",    "USCM_TILE",    18,    31},    
      {18,    31,    "CLK_INB_10[6]",    "TIEHI",    "USCM_TILE",    18,    31},    
      {18,    31,    "CLK_INB_10[7]",    "TIEHI",    "USCM_TILE",    18,    31},    
      {18,    31,    "CLK_INB_10[8]",    "TIEHI",    "USCM_TILE",    18,    31},    
      {18,    31,    "CLK_INA_9[0]",    "CLK_PREGM_OUT[1]",    "PLL_TILE",    20,    16},    
      {18,    31,    "CLK_INA_9[1]",    "CLK_PREGM_OUT[4]",    "PLL_TILE",    20,    16},    
      {18,    31,    "CLK_INA_9[2]",    "CLK_PREGM_OUT[6]",    "PLL_TILE",    20,    16},    
      {18,    31,    "CLK_INA_9[3]",    "CLK_PREGM_OUT[7]",    "PLL_TILE",    20,    16},    
      {18,    31,    "CLK_INA_9[4]",    "CLK_PREGM_OUT[2]",    "PLL_TILE",    20,    42},    
      {18,    31,    "CLK_INA_9[5]",    "CLK_PREGM_OUT[4]",    "PLL_TILE",    20,    42},    
      {18,    31,    "CLK_INA_9[6]",    "CLK_PREGM_OUT[6]",    "PLL_TILE",    20,    42},    
      {18,    31,    "CLK_INA_9[7]",    "CLK_PREGM_OUT[7]",    "PLL_TILE",    20,    42},    
      {18,    31,    "CLK_INA_9[8]",    "CLK_PREGM_OUT[3]",    "PLL_TILE",    20,    47},    
      {18,    31,    "CLK_INB_9[0]",    "CLK_PREGM_OUT[1]",    "PLL_TILE",    20,    47},    
      {18,    31,    "CLK_INB_9[1]",    "CLK_PREGM_OUT[4]",    "PLL_TILE",    20,    47},    
      {18,    31,    "CLK_INB_9[2]",    "CLK_PREGM_OUT[6]",    "PLL_TILE",    20,    47},    
      {18,    31,    "CLK_INB_9[3]",    "CLK_PREGM_OUT[7]",    "PLL_TILE",    20,    47},    
      {18,    31,    "CLK_INB_9[4]",    "CLK_PREGM_OUT[2]",    "PLL_TILE",    20,    11},    
      {18,    31,    "CLK_INB_9[5]",    "CLK_PREGM_OUT[4]",    "PLL_TILE",    20,    11},    
      {18,    31,    "CLK_INB_9[6]",    "CLK_PREGM_OUT[6]",    "PLL_TILE",    20,    11},    
      {18,    31,    "CLK_INB_9[7]",    "CLK_PREGM_OUT[7]",    "PLL_TILE",    20,    11},    
      {18,    31,    "CLK_INB_9[8]",    "CLK_PREGM_OUT[3]",    "PLL_TILE",    20,    16},    
      {18,    31,    "CLK_INA_8[0]",    "CLK_PREGM_OUT[1]",    "PLL_TILE",    20,    16},    
      {18,    31,    "CLK_INA_8[1]",    "CLK_PREGM_OUT[3]",    "PLL_TILE",    20,    16},    
      {18,    31,    "CLK_INA_8[2]",    "CLK_PREGM_OUT[4]",    "PLL_TILE",    20,    16},    
      {18,    31,    "CLK_INA_8[3]",    "CLK_PREGM_OUT[6]",    "PLL_TILE",    20,    16},    
      {18,    31,    "CLK_INA_8[4]",    "CLK_PREGM_OUT[7]",    "PLL_TILE",    20,    47},    
      {18,    31,    "CLK_INA_8[5]",    "CLK_PREGM_OUT[1]",    "PLL_TILE",    20,    42},    
      {18,    31,    "CLK_INA_8[6]",    "CLK_PREGM_OUT[2]",    "PLL_TILE",    20,    42},    
      {18,    31,    "CLK_INA_8[7]",    "CLK_PREGM_OUT[4]",    "PLL_TILE",    20,    42},    
      {18,    31,    "CLK_INA_8[8]",    "CLK_PREGM_OUT[5]",    "PLL_TILE",    20,    42},    
      {18,    31,    "CLK_INB_8[0]",    "CLK_PREGM_OUT[1]",    "PLL_TILE",    20,    47},    
      {18,    31,    "CLK_INB_8[1]",    "CLK_PREGM_OUT[3]",    "PLL_TILE",    20,    47},    
      {18,    31,    "CLK_INB_8[2]",    "CLK_PREGM_OUT[4]",    "PLL_TILE",    20,    47},    
      {18,    31,    "CLK_INB_8[3]",    "CLK_PREGM_OUT[6]",    "PLL_TILE",    20,    47},    
      {18,    31,    "CLK_INB_8[4]",    "CLK_PREGM_OUT[7]",    "PLL_TILE",    20,    16},    
      {18,    31,    "CLK_INB_8[5]",    "CLK_PREGM_OUT[1]",    "PLL_TILE",    20,    11},    
      {18,    31,    "CLK_INB_8[6]",    "CLK_PREGM_OUT[2]",    "PLL_TILE",    20,    11},    
      {18,    31,    "CLK_INB_8[7]",    "CLK_PREGM_OUT[4]",    "PLL_TILE",    20,    11},    
      {18,    31,    "CLK_INB_8[8]",    "CLK_PREGM_OUT[5]",    "PLL_TILE",    20,    11},    
      {18,    31,    "CLK_INA_7[0]",    "CLK_PREGM_OUT[1]",    "PLL_TILE",    20,    16},    
      {18,    31,    "CLK_INA_7[1]",    "CLK_PREGM_OUT[3]",    "PLL_TILE",    20,    16},    
      {18,    31,    "CLK_INA_7[2]",    "CLK_PREGM_OUT[5]",    "PLL_TILE",    20,    16},    
      {18,    31,    "CLK_INA_7[3]",    "CLK_PREGM_OUT[7]",    "PLL_TILE",    20,    16},    
      {18,    31,    "CLK_INA_7[4]",    "CLK_PREGM_OUT[0]",    "PLL_TILE",    20,    11},    
      {18,    31,    "CLK_INA_7[5]",    "CLK_PREGM_OUT[3]",    "PLL_TILE",    20,    42},    
      {18,    31,    "CLK_INA_7[6]",    "CLK_PREGM_OUT[5]",    "PLL_TILE",    20,    42},    
      {18,    31,    "CLK_INA_7[7]",    "CLK_PREGM_OUT[6]",    "PLL_TILE",    20,    42},    
      {18,    31,    "CLK_INA_7[8]",    "CLK_PREGM_OUT[7]",    "PLL_TILE",    20,    42},    
      {18,    31,    "CLK_INB_7[0]",    "CLK_PREGM_OUT[1]",    "PLL_TILE",    20,    47},    
      {18,    31,    "CLK_INB_7[1]",    "CLK_PREGM_OUT[3]",    "PLL_TILE",    20,    47},    
      {18,    31,    "CLK_INB_7[2]",    "CLK_PREGM_OUT[5]",    "PLL_TILE",    20,    47},    
      {18,    31,    "CLK_INB_7[3]",    "CLK_PREGM_OUT[7]",    "PLL_TILE",    20,    47},    
      {18,    31,    "CLK_INB_7[4]",    "CLK_PREGM_OUT[0]",    "PLL_TILE",    20,    42},    
      {18,    31,    "CLK_INB_7[5]",    "CLK_PREGM_OUT[3]",    "PLL_TILE",    20,    11},    
      {18,    31,    "CLK_INB_7[6]",    "CLK_PREGM_OUT[5]",    "PLL_TILE",    20,    11},    
      {18,    31,    "CLK_INB_7[7]",    "CLK_PREGM_OUT[6]",    "PLL_TILE",    20,    11},    
      {18,    31,    "CLK_INB_7[8]",    "CLK_PREGM_OUT[7]",    "PLL_TILE",    20,    11},    
      {18,    31,    "CLK_INA_6[0]",    "CLK_PREGM_OUT[1]",    "PLL_TILE",    20,    16},    
      {18,    31,    "CLK_INA_6[1]",    "CLK_PREGM_OUT[2]",    "PLL_TILE",    20,    16},    
      {18,    31,    "CLK_INA_6[2]",    "CLK_PREGM_OUT[5]",    "PLL_TILE",    20,    16},    
      {18,    31,    "CLK_INA_6[3]",    "CLK_PREGM_OUT[0]",    "PLL_TILE",    20,    11},    
      {18,    31,    "CLK_INA_6[4]",    "CLK_PREGM_OUT[2]",    "PLL_TILE",    20,    11},    
      {18,    31,    "CLK_INA_6[5]",    "CLK_PREGM_OUT[3]",    "PLL_TILE",    20,    42},    
      {18,    31,    "CLK_INA_6[6]",    "CLK_PREGM_OUT[5]",    "PLL_TILE",    20,    42},    
      {18,    31,    "CLK_INA_6[7]",    "CLK_PREGM_OUT[6]",    "PLL_TILE",    20,    42},    
      {18,    31,    "CLK_INA_6[8]",    "CLK_USER_OUT",    "BLSR_TILE",    18,    31},    
      {18,    31,    "CLK_INB_6[0]",    "CLK_PREGM_OUT[1]",    "PLL_TILE",    20,    47},    
      {18,    31,    "CLK_INB_6[1]",    "CLK_PREGM_OUT[2]",    "PLL_TILE",    20,    47},    
      {18,    31,    "CLK_INB_6[2]",    "CLK_PREGM_OUT[5]",    "PLL_TILE",    20,    47},    
      {18,    31,    "CLK_INB_6[3]",    "CLK_PREGM_OUT[0]",    "PLL_TILE",    20,    42},    
      {18,    31,    "CLK_INB_6[4]",    "CLK_PREGM_OUT[2]",    "PLL_TILE",    20,    42},    
      {18,    31,    "CLK_INB_6[5]",    "CLK_PREGM_OUT[3]",    "PLL_TILE",    20,    11},    
      {18,    31,    "CLK_INB_6[6]",    "CLK_PREGM_OUT[5]",    "PLL_TILE",    20,    11},    
      {18,    31,    "CLK_INB_6[7]",    "CLK_PREGM_OUT[6]",    "PLL_TILE",    20,    11},    
      {18,    31,    "CLK_INB_6[8]",    "CLK_USER_OUT",    "BLSR_TILE",    18,    31},    
      {18,    31,    "CLK_INA_5[0]",    "CLK_PREGM_OUT[1]",    "PLL_TILE",    20,    16},    
      {18,    31,    "CLK_INA_5[1]",    "CLK_PREGM_OUT[2]",    "PLL_TILE",    20,    16},    
      {18,    31,    "CLK_INA_5[2]",    "CLK_PREGM_OUT[4]",    "PLL_TILE",    20,    16},    
      {18,    31,    "CLK_INA_5[3]",    "CLK_PREGM_OUT[5]",    "PLL_TILE",    20,    16},    
      {18,    31,    "CLK_INA_5[4]",    "CLK_PREGM_OUT[1]",    "PLL_TILE",    20,    42},    
      {18,    31,    "CLK_INA_5[5]",    "CLK_PREGM_OUT[4]",    "PLL_TILE",    20,    42},    
      {18,    31,    "CLK_INA_5[6]",    "CLK_PREGM_OUT[7]",    "PLL_TILE",    20,    42},    
      {18,    31,    "CLK_INA_5[7]",    "CLK_PREGM_OUT[0]",    "PLL_TILE",    20,    47},    
      {18,    31,    "CLK_INA_5[8]",    "CLK_PREGM_OUT[6]",    "PLL_TILE",    20,    42},    
      {18,    31,    "CLK_INB_5[0]",    "CLK_PREGM_OUT[1]",    "PLL_TILE",    20,    47},    
      {18,    31,    "CLK_INB_5[1]",    "CLK_PREGM_OUT[2]",    "PLL_TILE",    20,    47},    
      {18,    31,    "CLK_INB_5[2]",    "CLK_PREGM_OUT[4]",    "PLL_TILE",    20,    47},    
      {18,    31,    "CLK_INB_5[3]",    "CLK_PREGM_OUT[5]",    "PLL_TILE",    20,    47},    
      {18,    31,    "CLK_INB_5[4]",    "CLK_PREGM_OUT[1]",    "PLL_TILE",    20,    11},    
      {18,    31,    "CLK_INB_5[5]",    "CLK_PREGM_OUT[4]",    "PLL_TILE",    20,    11},    
      {18,    31,    "CLK_INB_5[6]",    "CLK_PREGM_OUT[7]",    "PLL_TILE",    20,    11},    
      {18,    31,    "CLK_INB_5[7]",    "CLK_PREGM_OUT[0]",    "PLL_TILE",    20,    16},    
      {18,    31,    "CLK_INB_5[8]",    "CLK_PREGM_OUT[6]",    "PLL_TILE",    20,    11},    
      {18,    31,    "CLK_INA_4[0]",    "CLK_PREGM_OUT[0]",    "PLL_TILE",    20,    16},    
      {18,    31,    "CLK_INA_4[1]",    "CLK_PREGM_OUT[2]",    "PLL_TILE",    20,    16},    
      {18,    31,    "CLK_INA_4[2]",    "CLK_PREGM_OUT[4]",    "PLL_TILE",    20,    16},    
      {18,    31,    "CLK_INA_4[3]",    "CLK_PREGM_OUT[7]",    "PLL_TILE",    20,    16},    
      {18,    31,    "CLK_INA_4[4]",    "CLK_PREGM_OUT[1]",    "PLL_TILE",    20,    42},    
      {18,    31,    "CLK_INA_4[5]",    "CLK_PREGM_OUT[3]",    "PLL_TILE",    20,    42},    
      {18,    31,    "CLK_INA_4[6]",    "CLK_PREGM_OUT[4]",    "PLL_TILE",    20,    42},    
      {18,    31,    "CLK_INA_4[7]",    "CLK_PREGM_OUT[7]",    "PLL_TILE",    20,    42},    
      {18,    31,    "CLK_INA_4[8]",    "CLK_PREGM_OUT[6]",    "PLL_TILE",    20,    47},    
      {18,    31,    "CLK_INB_4[0]",    "CLK_PREGM_OUT[0]",    "PLL_TILE",    20,    47},    
      {18,    31,    "CLK_INB_4[1]",    "CLK_PREGM_OUT[2]",    "PLL_TILE",    20,    47},    
      {18,    31,    "CLK_INB_4[2]",    "CLK_PREGM_OUT[4]",    "PLL_TILE",    20,    47},    
      {18,    31,    "CLK_INB_4[3]",    "CLK_PREGM_OUT[7]",    "PLL_TILE",    20,    47},    
      {18,    31,    "CLK_INB_4[4]",    "CLK_PREGM_OUT[1]",    "PLL_TILE",    20,    11},    
      {18,    31,    "CLK_INB_4[5]",    "CLK_PREGM_OUT[3]",    "PLL_TILE",    20,    11},    
      {18,    31,    "CLK_INB_4[6]",    "CLK_PREGM_OUT[4]",    "PLL_TILE",    20,    11},    
      {18,    31,    "CLK_INB_4[7]",    "CLK_PREGM_OUT[7]",    "PLL_TILE",    20,    11},    
      {18,    31,    "CLK_INB_4[8]",    "CLK_PREGM_OUT[6]",    "PLL_TILE",    20,    16},    
      {18,    31,    "CLK_INA_3[0]",    "CLK_PREGM_OUT[0]",    "PLL_TILE",    20,    16},    
      {18,    31,    "CLK_INA_3[1]",    "CLK_PREGM_OUT[3]",    "PLL_TILE",    20,    16},    
      {18,    31,    "CLK_INA_3[2]",    "CLK_PREGM_OUT[7]",    "PLL_TILE",    20,    16},    
      {18,    31,    "CLK_INA_3[3]",    "CLK_PREGM_OUT[0]",    "PLL_TILE",    20,    11},    
      {18,    31,    "CLK_INA_3[4]",    "CLK_PREGM_OUT[2]",    "PLL_TILE",    20,    11},    
      {18,    31,    "CLK_INA_3[5]",    "CLK_PREGM_OUT[5]",    "PLL_TILE",    20,    42},    
      {18,    31,    "CLK_INA_3[6]",    "CLK_PREGM_OUT[6]",    "PLL_TILE",    20,    42},    
      {18,    31,    "CLK_INA_3[7]",    "CLK_PREGM_OUT[5]",    "PLL_TILE",    20,    47},    
      {18,    31,    "CLK_INA_3[8]",    "CLK_PREGM_OUT[7]",    "PLL_TILE",    20,    42},    
      {18,    31,    "CLK_INB_3[0]",    "CLK_PREGM_OUT[0]",    "PLL_TILE",    20,    47},    
      {18,    31,    "CLK_INB_3[1]",    "CLK_PREGM_OUT[3]",    "PLL_TILE",    20,    47},    
      {18,    31,    "CLK_INB_3[2]",    "CLK_PREGM_OUT[7]",    "PLL_TILE",    20,    47},    
      {18,    31,    "CLK_INB_3[3]",    "CLK_PREGM_OUT[0]",    "PLL_TILE",    20,    42},    
      {18,    31,    "CLK_INB_3[4]",    "CLK_PREGM_OUT[2]",    "PLL_TILE",    20,    42},    
      {18,    31,    "CLK_INB_3[5]",    "CLK_PREGM_OUT[5]",    "PLL_TILE",    20,    11},    
      {18,    31,    "CLK_INB_3[6]",    "CLK_PREGM_OUT[6]",    "PLL_TILE",    20,    11},    
      {18,    31,    "CLK_INB_3[7]",    "CLK_PREGM_OUT[5]",    "PLL_TILE",    20,    16},    
      {18,    31,    "CLK_INB_3[8]",    "CLK_PREGM_OUT[7]",    "PLL_TILE",    20,    11},    
      {18,    31,    "CLK_INA_2[0]",    "CLK_PREGM_OUT[0]",    "PLL_TILE",    20,    16},    
      {18,    31,    "CLK_INA_2[1]",    "CLK_PREGM_OUT[3]",    "PLL_TILE",    20,    16},    
      {18,    31,    "CLK_INA_2[2]",    "CLK_PREGM_OUT[5]",    "PLL_TILE",    20,    16},    
      {18,    31,    "CLK_INA_2[3]",    "CLK_PREGM_OUT[6]",    "PLL_TILE",    20,    16},    
      {18,    31,    "CLK_INA_2[4]",    "CLK_PREGM_OUT[0]",    "PLL_TILE",    20,    42},    
      {18,    31,    "CLK_INA_2[5]",    "CLK_PREGM_OUT[2]",    "PLL_TILE",    20,    42},    
      {18,    31,    "CLK_INA_2[6]",    "CLK_PREGM_OUT[4]",    "PLL_TILE",    20,    42},    
      {18,    31,    "CLK_INA_2[7]",    "CLK_PREGM_OUT[6]",    "PLL_TILE",    20,    42},    
      {18,    31,    "CLK_INA_2[8]",    "CLK_PREGM_OUT[7]",    "PLL_TILE",    20,    42},    
      {18,    31,    "CLK_INB_2[0]",    "CLK_PREGM_OUT[0]",    "PLL_TILE",    20,    47},    
      {18,    31,    "CLK_INB_2[1]",    "CLK_PREGM_OUT[3]",    "PLL_TILE",    20,    47},    
      {18,    31,    "CLK_INB_2[2]",    "CLK_PREGM_OUT[5]",    "PLL_TILE",    20,    47},    
      {18,    31,    "CLK_INB_2[3]",    "CLK_PREGM_OUT[6]",    "PLL_TILE",    20,    47},    
      {18,    31,    "CLK_INB_2[4]",    "CLK_PREGM_OUT[0]",    "PLL_TILE",    20,    11},    
      {18,    31,    "CLK_INB_2[5]",    "CLK_PREGM_OUT[2]",    "PLL_TILE",    20,    11},    
      {18,    31,    "CLK_INB_2[6]",    "CLK_PREGM_OUT[4]",    "PLL_TILE",    20,    11},    
      {18,    31,    "CLK_INB_2[7]",    "CLK_PREGM_OUT[6]",    "PLL_TILE",    20,    11},    
      {18,    31,    "CLK_INB_2[8]",    "CLK_PREGM_OUT[7]",    "PLL_TILE",    20,    11},    
      {18,    31,    "CLK_INA_1[0]",    "CLK_PREGM_OUT[0]",    "PLL_TILE",    20,    16},    
      {18,    31,    "CLK_INA_1[1]",    "CLK_PREGM_OUT[2]",    "PLL_TILE",    20,    16},    
      {18,    31,    "CLK_INA_1[2]",    "CLK_PREGM_OUT[3]",    "PLL_TILE",    20,    16},    
      {18,    31,    "CLK_INA_1[3]",    "CLK_PREGM_OUT[5]",    "PLL_TILE",    20,    16},    
      {18,    31,    "CLK_INA_1[4]",    "CLK_PREGM_OUT[6]",    "PLL_TILE",    20,    16},    
      {18,    31,    "CLK_INA_1[5]",    "CLK_PREGM_OUT[1]",    "PLL_TILE",    20,    42},    
      {18,    31,    "CLK_INA_1[6]",    "CLK_PREGM_OUT[3]",    "PLL_TILE",    20,    42},    
      {18,    31,    "CLK_INA_1[7]",    "CLK_PREGM_OUT[7]",    "PLL_TILE",    20,    42},    
      {18,    31,    "CLK_INA_1[8]",    "CLK_PREGM_OUT[0]",    "PLL_TILE",    20,    42},    
      {18,    31,    "CLK_INB_1[0]",    "CLK_PREGM_OUT[0]",    "PLL_TILE",    20,    47},    
      {18,    31,    "CLK_INB_1[1]",    "CLK_PREGM_OUT[2]",    "PLL_TILE",    20,    47},    
      {18,    31,    "CLK_INB_1[2]",    "CLK_PREGM_OUT[3]",    "PLL_TILE",    20,    47},    
      {18,    31,    "CLK_INB_1[3]",    "CLK_PREGM_OUT[5]",    "PLL_TILE",    20,    47},    
      {18,    31,    "CLK_INB_1[4]",    "CLK_PREGM_OUT[6]",    "PLL_TILE",    20,    47},    
      {18,    31,    "CLK_INB_1[5]",    "CLK_PREGM_OUT[1]",    "PLL_TILE",    20,    11},    
      {18,    31,    "CLK_INB_1[6]",    "CLK_PREGM_OUT[3]",    "PLL_TILE",    20,    11},    
      {18,    31,    "CLK_INB_1[7]",    "CLK_PREGM_OUT[7]",    "PLL_TILE",    20,    11},    
      {18,    31,    "CLK_INB_1[8]",    "CLK_PREGM_OUT[0]",    "PLL_TILE",    20,    11},    
      {18,    31,    "CLK_INA_0[0]",    "CLK_PREGM_OUT[0]",    "PLL_TILE",    20,    16},    
      {18,    31,    "CLK_INA_0[1]",    "CLK_PREGM_OUT[2]",    "PLL_TILE",    20,    16},    
      {18,    31,    "CLK_INA_0[2]",    "CLK_PREGM_OUT[4]",    "PLL_TILE",    20,    16},    
      {18,    31,    "CLK_INA_0[3]",    "CLK_PREGM_OUT[6]",    "PLL_TILE",    20,    16},    
      {18,    31,    "CLK_INA_0[4]",    "CLK_PREGM_OUT[0]",    "PLL_TILE",    20,    11},    
      {18,    31,    "CLK_INA_0[5]",    "CLK_PREGM_OUT[1]",    "PLL_TILE",    20,    42},    
      {18,    31,    "CLK_INA_0[6]",    "CLK_PREGM_OUT[3]",    "PLL_TILE",    20,    42},    
      {18,    31,    "CLK_INA_0[7]",    "CLK_PREGM_OUT[5]",    "PLL_TILE",    20,    42},    
      {18,    31,    "CLK_INA_0[8]",    "CLK_PREGM_OUT[4]",    "PLL_TILE",    20,    42},    
      {18,    31,    "CLK_INB_0[0]",    "CLK_PREGM_OUT[0]",    "PLL_TILE",    20,    47},    
      {18,    31,    "CLK_INB_0[1]",    "CLK_PREGM_OUT[2]",    "PLL_TILE",    20,    47},    
      {18,    31,    "CLK_INB_0[2]",    "CLK_PREGM_OUT[4]",    "PLL_TILE",    20,    47},    
      {18,    31,    "CLK_INB_0[3]",    "CLK_PREGM_OUT[6]",    "PLL_TILE",    20,    47},    
      {18,    31,    "CLK_INB_0[4]",    "CLK_PREGM_OUT[0]",    "PLL_TILE",    20,    42},    
      {18,    31,    "CLK_INB_0[5]",    "CLK_PREGM_OUT[1]",    "PLL_TILE",    20,    11},    
      {18,    31,    "CLK_INB_0[6]",    "CLK_PREGM_OUT[3]",    "PLL_TILE",    20,    11},    
      {18,    31,    "CLK_INB_0[7]",    "CLK_PREGM_OUT[5]",    "PLL_TILE",    20,    11},    
      {18,    31,    "CLK_INB_0[8]",    "CLK_PREGM_OUT[4]",    "PLL_TILE",    20,    11},    
      {18,    31,    "DCI_INIT_IN",    "TIEHI",    "USCM_TILE",    18,    31},    
      {18,    31,    "CLK_OSC_IN[1]",    "TIEHI",    "USCM_TILE",    18,    31},    
      {18,    31,    "CLK_OSC_IN[0]",    "TIEHI",    "USCM_TILE",    18,    31},
      {18,    26,    "CLK_INA_14[0]",    "TIEHI",    "USCM_TILE",    18,    26},    
      {18,    26,    "CLK_INA_14[1]",    "TIEHI",    "USCM_TILE",    18,    26},    
      {18,    26,    "CLK_INA_14[2]",    "TIEHI",    "USCM_TILE",    18,    26},    
      {18,    26,    "CLK_INA_14[3]",    "TIEHI",    "USCM_TILE",    18,    26},    
      {18,    26,    "CLK_INA_14[4]",    "TIEHI",    "USCM_TILE",    18,    26},    
      {18,    26,    "CLK_INA_14[5]",    "TIEHI",    "USCM_TILE",    18,    26},    
      {18,    26,    "CLK_INA_14[6]",    "TIEHI",    "USCM_TILE",    18,    26},    
      {18,    26,    "CLK_INA_14[7]",    "TIEHI",    "USCM_TILE",    18,    26},    
      {18,    26,    "CLK_INA_14[8]",    "TIEHI",    "USCM_TILE",    18,    26},    
      {18,    26,    "CLK_INB_14[0]",    "TIEHI",    "USCM_TILE",    18,    26},    
      {18,    26,    "CLK_INB_14[1]",    "TIEHI",    "USCM_TILE",    18,    26},    
      {18,    26,    "CLK_INB_14[2]",    "TIEHI",    "USCM_TILE",    18,    26},    
      {18,    26,    "CLK_INB_14[3]",    "TIEHI",    "USCM_TILE",    18,    26},    
      {18,    26,    "CLK_INB_14[4]",    "TIEHI",    "USCM_TILE",    18,    26},    
      {18,    26,    "CLK_INB_14[5]",    "TIEHI",    "USCM_TILE",    18,    26},    
      {18,    26,    "CLK_INB_14[6]",    "TIEHI",    "USCM_TILE",    18,    26},    
      {18,    26,    "CLK_INB_14[7]",    "TIEHI",    "USCM_TILE",    18,    26},    
      {18,    26,    "CLK_INB_14[8]",    "TIEHI",    "USCM_TILE",    18,    26},    
      {18,    26,    "CLK_INA_13[0]",    "TIEHI",    "USCM_TILE",    18,    26},    
      {18,    26,    "CLK_INA_13[1]",    "TIEHI",    "USCM_TILE",    18,    26},    
      {18,    26,    "CLK_INA_13[2]",    "TIEHI",    "USCM_TILE",    18,    26},    
      {18,    26,    "CLK_INA_13[3]",    "TIEHI",    "USCM_TILE",    18,    26},    
      {18,    26,    "CLK_INA_13[4]",    "TIEHI",    "USCM_TILE",    18,    26},    
      {18,    26,    "CLK_INA_13[5]",    "TIEHI",    "USCM_TILE",    18,    26},    
      {18,    26,    "CLK_INA_13[6]",    "TIEHI",    "USCM_TILE",    18,    26},    
      {18,    26,    "CLK_INA_13[7]",    "TIEHI",    "USCM_TILE",    18,    26},    
      {18,    26,    "CLK_INA_13[8]",    "TIEHI",    "USCM_TILE",    18,    26},    
      {18,    26,    "CLK_INB_13[0]",    "TIEHI",    "USCM_TILE",    18,    26},    
      {18,    26,    "CLK_INB_13[1]",    "TIEHI",    "USCM_TILE",    18,    26},    
      {18,    26,    "CLK_INB_13[2]",    "TIEHI",    "USCM_TILE",    18,    26},    
      {18,    26,    "CLK_INB_13[3]",    "TIEHI",    "USCM_TILE",    18,    26},    
      {18,    26,    "CLK_INB_13[4]",    "TIEHI",    "USCM_TILE",    18,    26},    
      {18,    26,    "CLK_INB_13[5]",    "TIEHI",    "USCM_TILE",    18,    26},    
      {18,    26,    "CLK_INB_13[6]",    "TIEHI",    "USCM_TILE",    18,    26},    
      {18,    26,    "CLK_INB_13[7]",    "TIEHI",    "USCM_TILE",    18,    26},    
      {18,    26,    "CLK_INB_13[8]",    "TIEHI",    "USCM_TILE",    18,    26},    
      {18,    26,    "CLK_INA_12[0]",    "TIEHI",    "USCM_TILE",    18,    26},    
      {18,    26,    "CLK_INA_12[1]",    "TIEHI",    "USCM_TILE",    18,    26},    
      {18,    26,    "CLK_INA_12[2]",    "TIEHI",    "USCM_TILE",    18,    26},    
      {18,    26,    "CLK_INA_12[3]",    "TIEHI",    "USCM_TILE",    18,    26},    
      {18,    26,    "CLK_INA_12[4]",    "TIEHI",    "USCM_TILE",    18,    26},    
      {18,    26,    "CLK_INA_12[5]",    "TIEHI",    "USCM_TILE",    18,    26},    
      {18,    26,    "CLK_INA_12[6]",    "TIEHI",    "USCM_TILE",    18,    26},    
      {18,    26,    "CLK_INA_12[7]",    "TIEHI",    "USCM_TILE",    18,    26},    
      {18,    26,    "CLK_INA_12[8]",    "TIEHI",    "USCM_TILE",    18,    26},    
      {18,    26,    "CLK_INB_12[0]",    "TIEHI",    "USCM_TILE",    18,    26},    
      {18,    26,    "CLK_INB_12[1]",    "TIEHI",    "USCM_TILE",    18,    26},    
      {18,    26,    "CLK_INB_12[2]",    "TIEHI",    "USCM_TILE",    18,    26},    
      {18,    26,    "CLK_INB_12[3]",    "TIEHI",    "USCM_TILE",    18,    26},    
      {18,    26,    "CLK_INB_12[4]",    "TIEHI",    "USCM_TILE",    18,    26},    
      {18,    26,    "CLK_INB_12[5]",    "TIEHI",    "USCM_TILE",    18,    26},    
      {18,    26,    "CLK_INB_12[6]",    "TIEHI",    "USCM_TILE",    18,    26},    
      {18,    26,    "CLK_INB_12[7]",    "TIEHI",    "USCM_TILE",    18,    26},    
      {18,    26,    "CLK_INB_12[8]",    "TIEHI",    "USCM_TILE",    18,    26},    
      {18,    26,    "CLK_INA_11[0]",    "TIEHI",    "USCM_TILE",    18,    26},    
      {18,    26,    "CLK_INA_11[1]",    "TIEHI",    "USCM_TILE",    18,    26},    
      {18,    26,    "CLK_INA_11[2]",    "TIEHI",    "USCM_TILE",    18,    26},    
      {18,    26,    "CLK_INA_11[3]",    "TIEHI",    "USCM_TILE",    18,    26},    
      {18,    26,    "CLK_INA_11[4]",    "TIEHI",    "USCM_TILE",    18,    26},    
      {18,    26,    "CLK_INA_11[5]",    "TIEHI",    "USCM_TILE",    18,    26},    
      {18,    26,    "CLK_INA_11[6]",    "TIEHI",    "USCM_TILE",    18,    26},    
      {18,    26,    "CLK_INA_11[7]",    "TIEHI",    "USCM_TILE",    18,    26},    
      {18,    26,    "CLK_INA_11[8]",    "TIEHI",    "USCM_TILE",    18,    26},    
      {18,    26,    "CLK_INB_11[0]",    "TIEHI",    "USCM_TILE",    18,    26},    
      {18,    26,    "CLK_INB_11[1]",    "TIEHI",    "USCM_TILE",    18,    26},    
      {18,    26,    "CLK_INB_11[2]",    "TIEHI",    "USCM_TILE",    18,    26},    
      {18,    26,    "CLK_INB_11[3]",    "TIEHI",    "USCM_TILE",    18,    26},    
      {18,    26,    "CLK_INB_11[4]",    "TIEHI",    "USCM_TILE",    18,    26},    
      {18,    26,    "CLK_INB_11[5]",    "TIEHI",    "USCM_TILE",    18,    26},    
      {18,    26,    "CLK_INB_11[6]",    "TIEHI",    "USCM_TILE",    18,    26},    
      {18,    26,    "CLK_INB_11[7]",    "TIEHI",    "USCM_TILE",    18,    26},    
      {18,    26,    "CLK_INB_11[8]",    "TIEHI",    "USCM_TILE",    18,    26},    
      {18,    26,    "CLK_INA_10[0]",    "TIEHI",    "USCM_TILE",    18,    26},    
      {18,    26,    "CLK_INA_10[1]",    "TIEHI",    "USCM_TILE",    18,    26},    
      {18,    26,    "CLK_INA_10[2]",    "TIEHI",    "USCM_TILE",    18,    26},    
      {18,    26,    "CLK_INA_10[3]",    "TIEHI",    "USCM_TILE",    18,    26},    
      {18,    26,    "CLK_INA_10[4]",    "TIEHI",    "USCM_TILE",    18,    26},    
      {18,    26,    "CLK_INA_10[5]",    "TIEHI",    "USCM_TILE",    18,    26},    
      {18,    26,    "CLK_INA_10[6]",    "TIEHI",    "USCM_TILE",    18,    26},    
      {18,    26,    "CLK_INA_10[7]",    "TIEHI",    "USCM_TILE",    18,    26},    
      {18,    26,    "CLK_INA_10[8]",    "TIEHI",    "USCM_TILE",    18,    26},    
      {18,    26,    "CLK_INB_10[0]",    "TIEHI",    "USCM_TILE",    18,    26},    
      {18,    26,    "CLK_INB_10[1]",    "TIEHI",    "USCM_TILE",    18,    26},    
      {18,    26,    "CLK_INB_10[2]",    "TIEHI",    "USCM_TILE",    18,    26},    
      {18,    26,    "CLK_INB_10[3]",    "TIEHI",    "USCM_TILE",    18,    26},    
      {18,    26,    "CLK_INB_10[4]",    "TIEHI",    "USCM_TILE",    18,    26},    
      {18,    26,    "CLK_INB_10[5]",    "TIEHI",    "USCM_TILE",    18,    26},    
      {18,    26,    "CLK_INB_10[6]",    "TIEHI",    "USCM_TILE",    18,    26},    
      {18,    26,    "CLK_INB_10[7]",    "TIEHI",    "USCM_TILE",    18,    26},    
      {18,    26,    "CLK_INB_10[8]",    "TIEHI",    "USCM_TILE",    18,    26},    
      {18,    26,    "CLK_INA_9[0]",    "CLK_PREGM_OUT[1]",    "PLL_TILE",    20,    11},    
      {18,    26,    "CLK_INA_9[1]",    "CLK_PREGM_OUT[4]",    "PLL_TILE",    20,    11},    
      {18,    26,    "CLK_INA_9[2]",    "CLK_PREGM_OUT[6]",    "PLL_TILE",    20,    11},    
      {18,    26,    "CLK_INA_9[3]",    "CLK_PREGM_OUT[7]",    "PLL_TILE",    20,    11},    
      {18,    26,    "CLK_INA_9[4]",    "CLK_PREGM_OUT[2]",    "PLL_TILE",    20,    16},    
      {18,    26,    "CLK_INA_9[5]",    "CLK_PREGM_OUT[4]",    "PLL_TILE",    20,    47},    
      {18,    26,    "CLK_INA_9[6]",    "CLK_PREGM_OUT[6]",    "PLL_TILE",    20,    47},    
      {18,    26,    "CLK_INA_9[7]",    "CLK_PREGM_OUT[7]",    "PLL_TILE",    20,    47},    
      {18,    26,    "CLK_INA_9[8]",    "CLK_USER_OUT",    "BLSR_TILE",    18,    31},    
      {18,    26,    "CLK_INB_9[0]",    "CLK_PREGM_OUT[1]",    "PLL_TILE",    20,    42},    
      {18,    26,    "CLK_INB_9[1]",    "CLK_PREGM_OUT[4]",    "PLL_TILE",    20,    42},    
      {18,    26,    "CLK_INB_9[2]",    "CLK_PREGM_OUT[6]",    "PLL_TILE",    20,    42},    
      {18,    26,    "CLK_INB_9[3]",    "CLK_PREGM_OUT[7]",    "PLL_TILE",    20,    42},    
      {18,    26,    "CLK_INB_9[4]",    "CLK_PREGM_OUT[2]",    "PLL_TILE",    20,    47},    
      {18,    26,    "CLK_INB_9[5]",    "CLK_PREGM_OUT[4]",    "PLL_TILE",    20,    16},    
      {18,    26,    "CLK_INB_9[6]",    "CLK_PREGM_OUT[6]",    "PLL_TILE",    20,    16},    
      {18,    26,    "CLK_INB_9[7]",    "CLK_PREGM_OUT[7]",    "PLL_TILE",    20,    16},    
      {18,    26,    "CLK_INB_9[8]",    "CLK_USER_OUT",    "BLSR_TILE",    18,    31},    
      {18,    26,    "CLK_INA_8[0]",    "CLK_PREGM_OUT[1]",    "PLL_TILE",    20,    11},    
      {18,    26,    "CLK_INA_8[1]",    "CLK_PREGM_OUT[3]",    "PLL_TILE",    20,    11},    
      {18,    26,    "CLK_INA_8[2]",    "CLK_PREGM_OUT[4]",    "PLL_TILE",    20,    11},    
      {18,    26,    "CLK_INA_8[3]",    "CLK_PREGM_OUT[6]",    "PLL_TILE",    20,    11},    
      {18,    26,    "CLK_INA_8[4]",    "CLK_PREGM_OUT[7]",    "PLL_TILE",    20,    42},    
      {18,    26,    "CLK_INA_8[5]",    "CLK_PREGM_OUT[1]",    "PLL_TILE",    20,    47},    
      {18,    26,    "CLK_INA_8[6]",    "CLK_PREGM_OUT[2]",    "PLL_TILE",    20,    47},    
      {18,    26,    "CLK_INA_8[7]",    "CLK_PREGM_OUT[4]",    "PLL_TILE",    20,    47},    
      {18,    26,    "CLK_INA_8[8]",    "CLK_PREGM_OUT[5]",    "PLL_TILE",    20,    47},    
      {18,    26,    "CLK_INB_8[0]",    "CLK_PREGM_OUT[1]",    "PLL_TILE",    20,    42},    
      {18,    26,    "CLK_INB_8[1]",    "CLK_PREGM_OUT[3]",    "PLL_TILE",    20,    42},    
      {18,    26,    "CLK_INB_8[2]",    "CLK_PREGM_OUT[4]",    "PLL_TILE",    20,    42},    
      {18,    26,    "CLK_INB_8[3]",    "CLK_PREGM_OUT[6]",    "PLL_TILE",    20,    42},    
      {18,    26,    "CLK_INB_8[4]",    "CLK_PREGM_OUT[7]",    "PLL_TILE",    20,    11},    
      {18,    26,    "CLK_INB_8[5]",    "CLK_PREGM_OUT[1]",    "PLL_TILE",    20,    16},    
      {18,    26,    "CLK_INB_8[6]",    "CLK_PREGM_OUT[2]",    "PLL_TILE",    20,    16},    
      {18,    26,    "CLK_INB_8[7]",    "CLK_PREGM_OUT[4]",    "PLL_TILE",    20,    16},    
      {18,    26,    "CLK_INB_8[8]",    "CLK_PREGM_OUT[5]",    "PLL_TILE",    20,    16},    
      {18,    26,    "CLK_INA_7[0]",    "CLK_PREGM_OUT[1]",    "PLL_TILE",    20,    11},    
      {18,    26,    "CLK_INA_7[1]",    "CLK_PREGM_OUT[3]",    "PLL_TILE",    20,    11},    
      {18,    26,    "CLK_INA_7[2]",    "CLK_PREGM_OUT[5]",    "PLL_TILE",    20,    11},    
      {18,    26,    "CLK_INA_7[3]",    "CLK_PREGM_OUT[7]",    "PLL_TILE",    20,    11},    
      {18,    26,    "CLK_INA_7[4]",    "CLK_PREGM_OUT[0]",    "PLL_TILE",    20,    16},    
      {18,    26,    "CLK_INA_7[5]",    "CLK_PREGM_OUT[3]",    "PLL_TILE",    20,    47},    
      {18,    26,    "CLK_INA_7[6]",    "CLK_PREGM_OUT[5]",    "PLL_TILE",    20,    47},    
      {18,    26,    "CLK_INA_7[7]",    "CLK_PREGM_OUT[6]",    "PLL_TILE",    20,    47},    
      {18,    26,    "CLK_INA_7[8]",    "CLK_PREGM_OUT[7]",    "PLL_TILE",    20,    47},    
      {18,    26,    "CLK_INB_7[0]",    "CLK_PREGM_OUT[1]",    "PLL_TILE",    20,    42},    
      {18,    26,    "CLK_INB_7[1]",    "CLK_PREGM_OUT[3]",    "PLL_TILE",    20,    42},    
      {18,    26,    "CLK_INB_7[2]",    "CLK_PREGM_OUT[5]",    "PLL_TILE",    20,    42},    
      {18,    26,    "CLK_INB_7[3]",    "CLK_PREGM_OUT[7]",    "PLL_TILE",    20,    42},    
      {18,    26,    "CLK_INB_7[4]",    "CLK_PREGM_OUT[0]",    "PLL_TILE",    20,    47},    
      {18,    26,    "CLK_INB_7[5]",    "CLK_PREGM_OUT[3]",    "PLL_TILE",    20,    16},    
      {18,    26,    "CLK_INB_7[6]",    "CLK_PREGM_OUT[5]",    "PLL_TILE",    20,    16},    
      {18,    26,    "CLK_INB_7[7]",    "CLK_PREGM_OUT[6]",    "PLL_TILE",    20,    16},    
      {18,    26,    "CLK_INB_7[8]",    "CLK_PREGM_OUT[7]",    "PLL_TILE",    20,    16},    
      {18,    26,    "CLK_INA_6[0]",    "CLK_PREGM_OUT[1]",    "PLL_TILE",    20,    11},    
      {18,    26,    "CLK_INA_6[1]",    "CLK_PREGM_OUT[2]",    "PLL_TILE",    20,    11},    
      {18,    26,    "CLK_INA_6[2]",    "CLK_PREGM_OUT[5]",    "PLL_TILE",    20,    11},    
      {18,    26,    "CLK_INA_6[3]",    "CLK_PREGM_OUT[0]",    "PLL_TILE",    20,    16},    
      {18,    26,    "CLK_INA_6[4]",    "CLK_PREGM_OUT[2]",    "PLL_TILE",    20,    16},    
      {18,    26,    "CLK_INA_6[5]",    "CLK_PREGM_OUT[3]",    "PLL_TILE",    20,    47},    
      {18,    26,    "CLK_INA_6[6]",    "CLK_PREGM_OUT[5]",    "PLL_TILE",    20,    47},    
      {18,    26,    "CLK_INA_6[7]",    "CLK_PREGM_OUT[6]",    "PLL_TILE",    20,    47},    
      {18,    26,    "CLK_INA_6[8]",    "CLK_USER_OUT",    "BLSR_TILE",    18,    31},    
      {18,    26,    "CLK_INB_6[0]",    "CLK_PREGM_OUT[1]",    "PLL_TILE",    20,    42},    
      {18,    26,    "CLK_INB_6[1]",    "CLK_PREGM_OUT[2]",    "PLL_TILE",    20,    42},    
      {18,    26,    "CLK_INB_6[2]",    "CLK_PREGM_OUT[5]",    "PLL_TILE",    20,    42},    
      {18,    26,    "CLK_INB_6[3]",    "CLK_PREGM_OUT[0]",    "PLL_TILE",    20,    47},    
      {18,    26,    "CLK_INB_6[4]",    "CLK_PREGM_OUT[2]",    "PLL_TILE",    20,    47},    
      {18,    26,    "CLK_INB_6[5]",    "CLK_PREGM_OUT[3]",    "PLL_TILE",    20,    16},    
      {18,    26,    "CLK_INB_6[6]",    "CLK_PREGM_OUT[5]",    "PLL_TILE",    20,    16},    
      {18,    26,    "CLK_INB_6[7]",    "CLK_PREGM_OUT[6]",    "PLL_TILE",    20,    16},    
      {18,    26,    "CLK_INB_6[8]",    "CLK_USER_OUT",    "BLSR_TILE",    18,    31},    
      {18,    26,    "CLK_INA_5[0]",    "CLK_PREGM_OUT[1]",    "PLL_TILE",    20,    11},    
      {18,    26,    "CLK_INA_5[1]",    "CLK_PREGM_OUT[2]",    "PLL_TILE",    20,    11},    
      {18,    26,    "CLK_INA_5[2]",    "CLK_PREGM_OUT[4]",    "PLL_TILE",    20,    11},    
      {18,    26,    "CLK_INA_5[3]",    "CLK_PREGM_OUT[5]",    "PLL_TILE",    20,    11},    
      {18,    26,    "CLK_INA_5[4]",    "CLK_PREGM_OUT[1]",    "PLL_TILE",    20,    47},    
      {18,    26,    "CLK_INA_5[5]",    "CLK_PREGM_OUT[4]",    "PLL_TILE",    20,    47},    
      {18,    26,    "CLK_INA_5[6]",    "CLK_PREGM_OUT[2]",    "PLL_TILE",    20,    47},    
      {18,    26,    "CLK_INA_5[7]",    "CLK_PREGM_OUT[7]",    "PLL_TILE",    20,    47},    
      {18,    26,    "CLK_INA_5[8]",    "CLK_PREGM_OUT[6]",    "PLL_TILE",    20,    47},    
      {18,    26,    "CLK_INB_5[0]",    "CLK_PREGM_OUT[1]",    "PLL_TILE",    20,    42},    
      {18,    26,    "CLK_INB_5[1]",    "CLK_PREGM_OUT[2]",    "PLL_TILE",    20,    42},    
      {18,    26,    "CLK_INB_5[2]",    "CLK_PREGM_OUT[4]",    "PLL_TILE",    20,    42},    
      {18,    26,    "CLK_INB_5[3]",    "CLK_PREGM_OUT[5]",    "PLL_TILE",    20,    42},    
      {18,    26,    "CLK_INB_5[4]",    "CLK_PREGM_OUT[1]",    "PLL_TILE",    20,    16},    
      {18,    26,    "CLK_INB_5[5]",    "CLK_PREGM_OUT[4]",    "PLL_TILE",    20,    16},    
      {18,    26,    "CLK_INB_5[6]",    "CLK_PREGM_OUT[2]",    "PLL_TILE",    20,    16},    
      {18,    26,    "CLK_INB_5[7]",    "CLK_PREGM_OUT[7]",    "PLL_TILE",    20,    16},    
      {18,    26,    "CLK_INB_5[8]",    "CLK_PREGM_OUT[6]",    "PLL_TILE",    20,    16},    
      {18,    26,    "CLK_INA_4[0]",    "CLK_PREGM_OUT[0]",    "PLL_TILE",    20,    11},    
      {18,    26,    "CLK_INA_4[1]",    "CLK_PREGM_OUT[2]",    "PLL_TILE",    20,    11},    
      {18,    26,    "CLK_INA_4[2]",    "CLK_PREGM_OUT[4]",    "PLL_TILE",    20,    11},    
      {18,    26,    "CLK_INA_4[3]",    "CLK_PREGM_OUT[7]",    "PLL_TILE",    20,    11},    
      {18,    26,    "CLK_INA_4[4]",    "CLK_PREGM_OUT[1]",    "PLL_TILE",    20,    16},    
      {18,    26,    "CLK_INA_4[5]",    "CLK_PREGM_OUT[3]",    "PLL_TILE",    20,    47},    
      {18,    26,    "CLK_INA_4[6]",    "CLK_PREGM_OUT[4]",    "PLL_TILE",    20,    47},    
      {18,    26,    "CLK_INA_4[7]",    "CLK_PREGM_OUT[7]",    "PLL_TILE",    20,    47},    
      {18,    26,    "CLK_INA_4[8]",    "CLK_USER_OUT",    "BLSR_TILE",    18,    31},    
      {18,    26,    "CLK_INB_4[0]",    "CLK_PREGM_OUT[0]",    "PLL_TILE",    20,    42},    
      {18,    26,    "CLK_INB_4[1]",    "CLK_PREGM_OUT[2]",    "PLL_TILE",    20,    42},    
      {18,    26,    "CLK_INB_4[2]",    "CLK_PREGM_OUT[4]",    "PLL_TILE",    20,    42},    
      {18,    26,    "CLK_INB_4[3]",    "CLK_PREGM_OUT[7]",    "PLL_TILE",    20,    42},    
      {18,    26,    "CLK_INB_4[4]",    "CLK_PREGM_OUT[1]",    "PLL_TILE",    20,    47},    
      {18,    26,    "CLK_INB_4[5]",    "CLK_PREGM_OUT[3]",    "PLL_TILE",    20,    16},    
      {18,    26,    "CLK_INB_4[6]",    "CLK_PREGM_OUT[4]",    "PLL_TILE",    20,    16},    
      {18,    26,    "CLK_INB_4[7]",    "CLK_PREGM_OUT[7]",    "PLL_TILE",    20,    16},    
      {18,    26,    "CLK_INB_4[8]",    "CLK_USER_OUT",    "BLSR_TILE",    18,    31},    
      {18,    26,    "CLK_INA_3[0]",    "CLK_PREGM_OUT[0]",    "PLL_TILE",    20,    11},    
      {18,    26,    "CLK_INA_3[1]",    "CLK_PREGM_OUT[3]",    "PLL_TILE",    20,    11},    
      {18,    26,    "CLK_INA_3[2]",    "CLK_PREGM_OUT[7]",    "PLL_TILE",    20,    11},    
      {18,    26,    "CLK_INA_3[3]",    "CLK_PREGM_OUT[0]",    "PLL_TILE",    20,    16},    
      {18,    26,    "CLK_INA_3[4]",    "CLK_PREGM_OUT[2]",    "PLL_TILE",    20,    47},    
      {18,    26,    "CLK_INA_3[5]",    "CLK_PREGM_OUT[5]",    "PLL_TILE",    20,    47},    
      {18,    26,    "CLK_INA_3[6]",    "CLK_PREGM_OUT[6]",    "PLL_TILE",    20,    47},    
      {18,    26,    "CLK_INA_3[7]",    "CLK_USER_OUT",    "BLSR_TILE",    18,    31},    
      {18,    26,    "CLK_INA_3[8]",    "CLK_PREGM_OUT[7]",    "PLL_TILE",    20,    47},    
      {18,    26,    "CLK_INB_3[0]",    "CLK_PREGM_OUT[0]",    "PLL_TILE",    20,    42},    
      {18,    26,    "CLK_INB_3[1]",    "CLK_PREGM_OUT[3]",    "PLL_TILE",    20,    42},    
      {18,    26,    "CLK_INB_3[2]",    "CLK_PREGM_OUT[7]",    "PLL_TILE",    20,    42},    
      {18,    26,    "CLK_INB_3[3]",    "CLK_PREGM_OUT[0]",    "PLL_TILE",    20,    47},    
      {18,    26,    "CLK_INB_3[4]",    "CLK_PREGM_OUT[2]",    "PLL_TILE",    20,    16},    
      {18,    26,    "CLK_INB_3[5]",    "CLK_PREGM_OUT[5]",    "PLL_TILE",    20,    16},    
      {18,    26,    "CLK_INB_3[6]",    "CLK_PREGM_OUT[6]",    "PLL_TILE",    20,    16},    
      {18,    26,    "CLK_INB_3[7]",    "CLK_USER_OUT",    "BLSR_TILE",    18,    31},    
      {18,    26,    "CLK_INB_3[8]",    "CLK_PREGM_OUT[7]",    "PLL_TILE",    20,    16},    
      {18,    26,    "CLK_INA_2[0]",    "CLK_PREGM_OUT[0]",    "PLL_TILE",    20,    11},    
      {18,    26,    "CLK_INA_2[1]",    "CLK_PREGM_OUT[3]",    "PLL_TILE",    20,    11},    
      {18,    26,    "CLK_INA_2[2]",    "CLK_PREGM_OUT[5]",    "PLL_TILE",    20,    11},    
      {18,    26,    "CLK_INA_2[3]",    "CLK_PREGM_OUT[6]",    "PLL_TILE",    20,    11},    
      {18,    26,    "CLK_INA_2[4]",    "CLK_PREGM_OUT[0]",    "PLL_TILE",    20,    47},    
      {18,    26,    "CLK_INA_2[5]",    "CLK_PREGM_OUT[2]",    "PLL_TILE",    20,    47},    
      {18,    26,    "CLK_INA_2[6]",    "CLK_PREGM_OUT[4]",    "PLL_TILE",    20,    47},    
      {18,    26,    "CLK_INA_2[7]",    "CLK_PREGM_OUT[6]",    "PLL_TILE",    20,    47},    
      {18,    26,    "CLK_INA_2[8]",    "CLK_PREGM_OUT[7]",    "PLL_TILE",    20,    47},    
      {18,    26,    "CLK_INB_2[0]",    "CLK_PREGM_OUT[0]",    "PLL_TILE",    20,    42},    
      {18,    26,    "CLK_INB_2[1]",    "CLK_PREGM_OUT[3]",    "PLL_TILE",    20,    42},    
      {18,    26,    "CLK_INB_2[2]",    "CLK_PREGM_OUT[5]",    "PLL_TILE",    20,    42},    
      {18,    26,    "CLK_INB_2[3]",    "CLK_PREGM_OUT[6]",    "PLL_TILE",    20,    42},    
      {18,    26,    "CLK_INB_2[4]",    "CLK_PREGM_OUT[0]",    "PLL_TILE",    20,    16},    
      {18,    26,    "CLK_INB_2[5]",    "CLK_PREGM_OUT[2]",    "PLL_TILE",    20,    16},    
      {18,    26,    "CLK_INB_2[6]",    "CLK_PREGM_OUT[4]",    "PLL_TILE",    20,    16},    
      {18,    26,    "CLK_INB_2[7]",    "CLK_PREGM_OUT[6]",    "PLL_TILE",    20,    16},    
      {18,    26,    "CLK_INB_2[8]",    "CLK_PREGM_OUT[7]",    "PLL_TILE",    20,    16},    
      {18,    26,    "CLK_INA_1[0]",    "CLK_PREGM_OUT[0]",    "PLL_TILE",    20,    11},    
      {18,    26,    "CLK_INA_1[1]",    "CLK_PREGM_OUT[2]",    "PLL_TILE",    20,    11},    
      {18,    26,    "CLK_INA_1[2]",    "CLK_PREGM_OUT[3]",    "PLL_TILE",    20,    11},    
      {18,    26,    "CLK_INA_1[3]",    "CLK_PREGM_OUT[5]",    "PLL_TILE",    20,    11},    
      {18,    26,    "CLK_INA_1[4]",    "CLK_PREGM_OUT[6]",    "PLL_TILE",    20,    11},    
      {18,    26,    "CLK_INA_1[5]",    "CLK_PREGM_OUT[1]",    "PLL_TILE",    20,    47},    
      {18,    26,    "CLK_INA_1[6]",    "CLK_PREGM_OUT[3]",    "PLL_TILE",    20,    47},    
      {18,    26,    "CLK_INA_1[7]",    "CLK_PREGM_OUT[7]",    "PLL_TILE",    20,    47},    
      {18,    26,    "CLK_INA_1[8]",    "CLK_USER_OUT",    "BLSR_TILE",    18,    31},    
      {18,    26,    "CLK_INB_1[0]",    "CLK_PREGM_OUT[0]",    "PLL_TILE",    20,    42},    
      {18,    26,    "CLK_INB_1[1]",    "CLK_PREGM_OUT[2]",    "PLL_TILE",    20,    42},    
      {18,    26,    "CLK_INB_1[2]",    "CLK_PREGM_OUT[3]",    "PLL_TILE",    20,    42},    
      {18,    26,    "CLK_INB_1[3]",    "CLK_PREGM_OUT[5]",    "PLL_TILE",    20,    42},    
      {18,    26,    "CLK_INB_1[4]",    "CLK_PREGM_OUT[6]",    "PLL_TILE",    20,    42},    
      {18,    26,    "CLK_INB_1[5]",    "CLK_PREGM_OUT[1]",    "PLL_TILE",    20,    16},    
      {18,    26,    "CLK_INB_1[6]",    "CLK_PREGM_OUT[3]",    "PLL_TILE",    20,    16},    
      {18,    26,    "CLK_INB_1[7]",    "CLK_PREGM_OUT[7]",    "PLL_TILE",    20,    16},    
      {18,    26,    "CLK_INB_1[8]",    "CLK_USER_OUT",    "BLSR_TILE",    18,    31},    
      {18,    26,    "CLK_INA_0[0]",    "CLK_PREGM_OUT[0]",    "PLL_TILE",    20,    11},    
      {18,    26,    "CLK_INA_0[1]",    "CLK_PREGM_OUT[2]",    "PLL_TILE",    20,    11},    
      {18,    26,    "CLK_INA_0[2]",    "CLK_PREGM_OUT[4]",    "PLL_TILE",    20,    11},    
      {18,    26,    "CLK_INA_0[3]",    "CLK_PREGM_OUT[6]",    "PLL_TILE",    20,    11},    
      {18,    26,    "CLK_INA_0[4]",    "CLK_PREGM_OUT[0]",    "PLL_TILE",    20,    16},    
      {18,    26,    "CLK_INA_0[5]",    "CLK_PREGM_OUT[1]",    "PLL_TILE",    20,    47},    
      {18,    26,    "CLK_INA_0[6]",    "CLK_PREGM_OUT[3]",    "PLL_TILE",    20,    47},    
      {18,    26,    "CLK_INA_0[7]",    "CLK_PREGM_OUT[5]",    "PLL_TILE",    20,    47},    
      {18,    26,    "CLK_INA_0[8]",    "CLK_USER_OUT",    "BLSR_TILE",    18,    31},    
      {18,    26,    "CLK_INB_0[0]",    "CLK_PREGM_OUT[0]",    "PLL_TILE",    20,    42},    
      {18,    26,    "CLK_INB_0[1]",    "CLK_PREGM_OUT[2]",    "PLL_TILE",    20,    42},    
      {18,    26,    "CLK_INB_0[2]",    "CLK_PREGM_OUT[4]",    "PLL_TILE",    20,    42},    
      {18,    26,    "CLK_INB_0[3]",    "CLK_PREGM_OUT[6]",    "PLL_TILE",    20,    42},    
      {18,    26,    "CLK_INB_0[4]",    "CLK_PREGM_OUT[0]",    "PLL_TILE",    20,    47},    
      {18,    26,    "CLK_INB_0[5]",    "CLK_PREGM_OUT[1]",    "PLL_TILE",    20,    16},    
      {18,    26,    "CLK_INB_0[6]",    "CLK_PREGM_OUT[3]",    "PLL_TILE",    20,    16},    
      {18,    26,    "CLK_INB_0[7]",    "CLK_PREGM_OUT[5]",    "PLL_TILE",    20,    16},    
      {18,    26,    "CLK_INB_0[8]",    "CLK_USER_OUT",    "BLSR_TILE",    18,    31},    
      {18,    26,    "DCI_INIT_IN",    "TIEHI",    "USCM_TILE",    18,    26},    
      {18,    26,    "CLK_OSC_IN[1]",    "TIEHI",    "USCM_TILE",    18,    26},    
      {18,    26,    "CLK_OSC_IN[0]",    "TIEHI",    "USCM_TILE",    18,    26}
  };
}
