#! /usr/local/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x7fe4bf4053f0 .scope module, "testbench" "testbench" 2 30;
 .timescale -9 -9;
v0x7fe4bf5175b0_0 .var "access_complete", 0 0;
v0x7fe4bf517640_0 .var "clk", 0 0;
v0x7fe4bf5176d0_0 .net "dataadr", 31 0, v0x7fe4bf50fc60_0;  1 drivers
v0x7fe4bf517760_0 .var/i "idx", 31 0;
v0x7fe4bf5177f0_0 .net "memwrite", 0 0, L_0x7fe4bf517fa0;  1 drivers
v0x7fe4bf517880_0 .var/i "play_time", 31 0;
v0x7fe4bf517910_0 .var "printing", 0 0;
v0x7fe4bf5179b0_0 .var "reset", 0 0;
v0x7fe4bf517ac0_0 .var "sim_success", 0 0;
v0x7fe4bf517bd0_0 .net "writedata", 31 0, L_0x7fe4bf519b90;  1 drivers
E_0x7fe4bf400b80 .event negedge, v0x7fe4bf4158d0_0;
S_0x7fe4bf405560 .scope module, "DUT" "top" 2 37, 2 145 0, S_0x7fe4bf4053f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 32 "writedata";
    .port_info 3 /OUTPUT 32 "dataadr";
    .port_info 4 /OUTPUT 1 "memwrite";
v0x7fe4bf516fb0_0 .net "clk", 0 0, v0x7fe4bf517640_0;  1 drivers
v0x7fe4bf517040_0 .net "dataadr", 31 0, v0x7fe4bf50fc60_0;  alias, 1 drivers
v0x7fe4bf5170d0_0 .net "instr", 31 0, L_0x7fe4bf516ea0;  1 drivers
v0x7fe4bf517160_0 .net "memwrite", 0 0, L_0x7fe4bf517fa0;  alias, 1 drivers
v0x7fe4bf517270_0 .net "pc", 31 0, v0x7fe4bf513960_0;  1 drivers
v0x7fe4bf517380_0 .net "readdata", 31 0, L_0x7fe4bf51aed0;  1 drivers
v0x7fe4bf517490_0 .net "reset", 0 0, v0x7fe4bf5179b0_0;  1 drivers
v0x7fe4bf517520_0 .net "writedata", 31 0, L_0x7fe4bf519b90;  alias, 1 drivers
L_0x7fe4bf51ab70 .part v0x7fe4bf513960_0, 2, 6;
S_0x7fe4bf4057a0 .scope module, "dmem" "dmem" 2 160, 2 268 0, S_0x7fe4bf405560;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /INPUT 32 "a";
    .port_info 3 /INPUT 32 "wd";
    .port_info 4 /OUTPUT 32 "rd";
L_0x7fe4bf51aed0 .functor BUFZ 32, L_0x7fe4bf51ac50, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fe4bf4059e0 .array "RAM", 0 63, 31 0;
v0x7fe4bf405a70_0 .net *"_ivl_0", 31 0, L_0x7fe4bf51ac50;  1 drivers
v0x7fe4bf415760_0 .net *"_ivl_3", 29 0, L_0x7fe4bf51acf0;  1 drivers
v0x7fe4bf415820_0 .net "a", 31 0, v0x7fe4bf50fc60_0;  alias, 1 drivers
v0x7fe4bf4158d0_0 .net "clk", 0 0, v0x7fe4bf517640_0;  alias, 1 drivers
v0x7fe4bf4159b0_0 .net "rd", 31 0, L_0x7fe4bf51aed0;  alias, 1 drivers
v0x7fe4bf415a60_0 .net "wd", 31 0, L_0x7fe4bf519b90;  alias, 1 drivers
v0x7fe4bf415b10_0 .net "we", 0 0, L_0x7fe4bf517fa0;  alias, 1 drivers
E_0x7fe4bf404810 .event posedge, v0x7fe4bf4158d0_0;
L_0x7fe4bf51ac50 .array/port v0x7fe4bf4059e0, L_0x7fe4bf51acf0;
L_0x7fe4bf51acf0 .part v0x7fe4bf50fc60_0, 2, 30;
S_0x7fe4bf415c30 .scope module, "imem" "imem" 2 159, 2 217 0, S_0x7fe4bf405560;
 .timescale -9 -9;
    .port_info 0 /INPUT 6 "a";
    .port_info 1 /OUTPUT 32 "rd";
L_0x7fe4bf516ea0 .functor BUFZ 32, L_0x7fe4bf51a9f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fe4bf415df0 .array "RAM", 0 63, 31 0;
v0x7fe4bf415e90_0 .net *"_ivl_0", 31 0, L_0x7fe4bf51a9f0;  1 drivers
v0x7fe4bf415f40_0 .net *"_ivl_2", 7 0, L_0x7fe4bf51aa90;  1 drivers
L_0x10d049368 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fe4bf416000_0 .net *"_ivl_5", 1 0, L_0x10d049368;  1 drivers
v0x7fe4bf4160b0_0 .net "a", 5 0, L_0x7fe4bf51ab70;  1 drivers
v0x7fe4bf4161a0_0 .net "rd", 31 0, L_0x7fe4bf516ea0;  alias, 1 drivers
L_0x7fe4bf51a9f0 .array/port v0x7fe4bf415df0, L_0x7fe4bf51aa90;
L_0x7fe4bf51aa90 .concat [ 6 2 0 0], L_0x7fe4bf51ab70, L_0x10d049368;
S_0x7fe4bf416280 .scope module, "mips" "mips" 2 158, 2 175 0, S_0x7fe4bf405560;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 32 "pc";
    .port_info 3 /INPUT 32 "instr";
    .port_info 4 /OUTPUT 1 "memwrite";
    .port_info 5 /OUTPUT 32 "aluout";
    .port_info 6 /OUTPUT 32 "writedata";
    .port_info 7 /INPUT 32 "readdata";
v0x7fe4bf516220_0 .net "alucontrol", 2 0, v0x7fe4bf50df60_0;  1 drivers
v0x7fe4bf5162b0_0 .net "aluout", 31 0, v0x7fe4bf50fc60_0;  alias, 1 drivers
v0x7fe4bf5163d0_0 .net "alusrc", 0 0, L_0x7fe4bf517da0;  1 drivers
v0x7fe4bf5164e0_0 .net "clk", 0 0, v0x7fe4bf517640_0;  alias, 1 drivers
v0x7fe4bf5165f0_0 .net "instr", 31 0, L_0x7fe4bf516ea0;  alias, 1 drivers
v0x7fe4bf516680_0 .net "jump", 0 0, L_0x7fe4bf5180e0;  1 drivers
v0x7fe4bf516790_0 .net "memtoreg", 0 0, L_0x7fe4bf518040;  1 drivers
v0x7fe4bf5168a0_0 .net "memwrite", 0 0, L_0x7fe4bf517fa0;  alias, 1 drivers
v0x7fe4bf516930_0 .net "pc", 31 0, v0x7fe4bf513960_0;  alias, 1 drivers
v0x7fe4bf516a40_0 .net "pcsrc", 0 0, L_0x7fe4bf517f20;  1 drivers
v0x7fe4bf516ad0_0 .net "readdata", 31 0, L_0x7fe4bf51aed0;  alias, 1 drivers
v0x7fe4bf516b60_0 .net "regdst", 0 0, L_0x7fe4bf517d00;  1 drivers
v0x7fe4bf516c70_0 .net "regwrite", 0 0, L_0x7fe4bf517c60;  1 drivers
v0x7fe4bf516d80_0 .net "reset", 0 0, v0x7fe4bf5179b0_0;  alias, 1 drivers
v0x7fe4bf516e10_0 .net "writedata", 31 0, L_0x7fe4bf519b90;  alias, 1 drivers
v0x7fe4bf516f20_0 .net "zero", 0 0, v0x7fe4bf50fd80_0;  1 drivers
L_0x7fe4bf518490 .part L_0x7fe4bf516ea0, 26, 6;
L_0x7fe4bf5185b0 .part L_0x7fe4bf516ea0, 0, 6;
S_0x7fe4bf416540 .scope module, "CU" "controller" 2 196, 2 302 0, S_0x7fe4bf416280;
 .timescale -9 -9;
    .port_info 0 /INPUT 6 "op";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "zero";
    .port_info 3 /OUTPUT 1 "memtoreg";
    .port_info 4 /OUTPUT 1 "memwrite";
    .port_info 5 /OUTPUT 1 "pcsrc";
    .port_info 6 /OUTPUT 1 "alusrc";
    .port_info 7 /OUTPUT 1 "regdst";
    .port_info 8 /OUTPUT 1 "regwrite";
    .port_info 9 /OUTPUT 1 "jump";
    .port_info 10 /OUTPUT 3 "alucontrol";
L_0x7fe4bf517f20 .functor AND 1, L_0x7fe4bf517e40, v0x7fe4bf50fd80_0, C4<1>, C4<1>;
v0x7fe4bf50ee20_0 .net "alucontrol", 2 0, v0x7fe4bf50df60_0;  alias, 1 drivers
v0x7fe4bf50eeb0_0 .net "aluop", 1 0, L_0x7fe4bf518180;  1 drivers
v0x7fe4bf50ef40_0 .net "alusrc", 0 0, L_0x7fe4bf517da0;  alias, 1 drivers
v0x7fe4bf50efd0_0 .net "branch", 0 0, L_0x7fe4bf517e40;  1 drivers
v0x7fe4bf50f060_0 .net "funct", 5 0, L_0x7fe4bf5185b0;  1 drivers
v0x7fe4bf50f0f0_0 .net "jump", 0 0, L_0x7fe4bf5180e0;  alias, 1 drivers
v0x7fe4bf50f180_0 .net "memtoreg", 0 0, L_0x7fe4bf518040;  alias, 1 drivers
v0x7fe4bf50f210_0 .net "memwrite", 0 0, L_0x7fe4bf517fa0;  alias, 1 drivers
v0x7fe4bf50f2a0_0 .net "op", 5 0, L_0x7fe4bf518490;  1 drivers
v0x7fe4bf50f3b0_0 .net "pcsrc", 0 0, L_0x7fe4bf517f20;  alias, 1 drivers
v0x7fe4bf50f440_0 .net "regdst", 0 0, L_0x7fe4bf517d00;  alias, 1 drivers
v0x7fe4bf50f4d0_0 .net "regwrite", 0 0, L_0x7fe4bf517c60;  alias, 1 drivers
v0x7fe4bf50f560_0 .net "zero", 0 0, v0x7fe4bf50fd80_0;  alias, 1 drivers
S_0x7fe4bf416870 .scope module, "AD" "aludec" 2 320, 2 371 0, S_0x7fe4bf416540;
 .timescale -9 -9;
    .port_info 0 /INPUT 6 "funct";
    .port_info 1 /INPUT 2 "aluop";
    .port_info 2 /OUTPUT 3 "alucontrol";
v0x7fe4bf50df60_0 .var "alucontrol", 2 0;
v0x7fe4bf50dff0_0 .net "aluop", 1 0, L_0x7fe4bf518180;  alias, 1 drivers
v0x7fe4bf50dd60_0 .net "funct", 5 0, L_0x7fe4bf5185b0;  alias, 1 drivers
E_0x7fe4bf416aa0 .event edge, v0x7fe4bf50dff0_0, v0x7fe4bf50dd60_0;
S_0x7fe4bf508710 .scope module, "MD" "maindec" 2 319, 2 334 0, S_0x7fe4bf416540;
 .timescale -9 -9;
    .port_info 0 /INPUT 6 "op";
    .port_info 1 /OUTPUT 1 "memtoreg";
    .port_info 2 /OUTPUT 1 "memwrite";
    .port_info 3 /OUTPUT 1 "branch";
    .port_info 4 /OUTPUT 1 "alusrc";
    .port_info 5 /OUTPUT 1 "regdst";
    .port_info 6 /OUTPUT 1 "regwrite";
    .port_info 7 /OUTPUT 1 "jump";
    .port_info 8 /OUTPUT 2 "aluop";
v0x7fe4bf508880_0 .net *"_ivl_10", 8 0, v0x7fe4bf50ea30_0;  1 drivers
v0x7fe4bf508910_0 .net "aluop", 1 0, L_0x7fe4bf518180;  alias, 1 drivers
v0x7fe4bf50e910_0 .net "alusrc", 0 0, L_0x7fe4bf517da0;  alias, 1 drivers
v0x7fe4bf50e9a0_0 .net "branch", 0 0, L_0x7fe4bf517e40;  alias, 1 drivers
v0x7fe4bf50ea30_0 .var "controls", 8 0;
v0x7fe4bf50eac0_0 .net "jump", 0 0, L_0x7fe4bf5180e0;  alias, 1 drivers
v0x7fe4bf50eb50_0 .net "memtoreg", 0 0, L_0x7fe4bf518040;  alias, 1 drivers
v0x7fe4bf50ebe0_0 .net "memwrite", 0 0, L_0x7fe4bf517fa0;  alias, 1 drivers
v0x7fe4bf50ec70_0 .net "op", 5 0, L_0x7fe4bf518490;  alias, 1 drivers
v0x7fe4bf50ed00_0 .net "regdst", 0 0, L_0x7fe4bf517d00;  alias, 1 drivers
v0x7fe4bf50ed90_0 .net "regwrite", 0 0, L_0x7fe4bf517c60;  alias, 1 drivers
E_0x7fe4bf50a260 .event edge, v0x7fe4bf50ec70_0;
L_0x7fe4bf517c60 .part v0x7fe4bf50ea30_0, 8, 1;
L_0x7fe4bf517d00 .part v0x7fe4bf50ea30_0, 7, 1;
L_0x7fe4bf517da0 .part v0x7fe4bf50ea30_0, 6, 1;
L_0x7fe4bf517e40 .part v0x7fe4bf50ea30_0, 5, 1;
L_0x7fe4bf517fa0 .part v0x7fe4bf50ea30_0, 4, 1;
L_0x7fe4bf518040 .part v0x7fe4bf50ea30_0, 3, 1;
L_0x7fe4bf5180e0 .part v0x7fe4bf50ea30_0, 2, 1;
L_0x7fe4bf518180 .part v0x7fe4bf50ea30_0, 0, 2;
S_0x7fe4bf50f5f0 .scope module, "DP" "datapath" 2 198, 2 406 0, S_0x7fe4bf416280;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "memtoreg";
    .port_info 3 /INPUT 1 "pcsrc";
    .port_info 4 /INPUT 1 "alusrc";
    .port_info 5 /INPUT 1 "regdst";
    .port_info 6 /INPUT 1 "regwrite";
    .port_info 7 /INPUT 1 "jump";
    .port_info 8 /INPUT 3 "alucontrol";
    .port_info 9 /OUTPUT 1 "zero";
    .port_info 10 /OUTPUT 32 "pc";
    .port_info 11 /INPUT 32 "instr";
    .port_info 12 /OUTPUT 32 "aluout";
    .port_info 13 /OUTPUT 32 "writedata";
    .port_info 14 /INPUT 32 "readdata";
v0x7fe4bf514ce0_0 .net *"_ivl_3", 3 0, L_0x7fe4bf518eb0;  1 drivers
v0x7fe4bf514da0_0 .net *"_ivl_5", 25 0, L_0x7fe4bf518f50;  1 drivers
L_0x10d0490e0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fe4bf514e40_0 .net/2u *"_ivl_6", 1 0, L_0x10d0490e0;  1 drivers
v0x7fe4bf514ef0_0 .net "alucontrol", 2 0, v0x7fe4bf50df60_0;  alias, 1 drivers
v0x7fe4bf514f90_0 .net "aluout", 31 0, v0x7fe4bf50fc60_0;  alias, 1 drivers
v0x7fe4bf515070_0 .net "alusrc", 0 0, L_0x7fe4bf517da0;  alias, 1 drivers
v0x7fe4bf515100_0 .net "clk", 0 0, v0x7fe4bf517640_0;  alias, 1 drivers
v0x7fe4bf515190_0 .net "instr", 31 0, L_0x7fe4bf516ea0;  alias, 1 drivers
v0x7fe4bf515230_0 .net "jump", 0 0, L_0x7fe4bf5180e0;  alias, 1 drivers
v0x7fe4bf515340_0 .net "memtoreg", 0 0, L_0x7fe4bf518040;  alias, 1 drivers
v0x7fe4bf5153d0_0 .net "pc", 31 0, v0x7fe4bf513960_0;  alias, 1 drivers
v0x7fe4bf515470_0 .net "pcbranch", 31 0, L_0x7fe4bf518af0;  1 drivers
v0x7fe4bf515550_0 .net "pcnext", 31 0, L_0x7fe4bf518d90;  1 drivers
v0x7fe4bf515620_0 .net "pcnextbr", 31 0, L_0x7fe4bf518c70;  1 drivers
v0x7fe4bf5156f0_0 .net "pcplus4", 31 0, L_0x7fe4bf518650;  1 drivers
v0x7fe4bf515780_0 .net "pcsrc", 0 0, L_0x7fe4bf517f20;  alias, 1 drivers
v0x7fe4bf515850_0 .net "readdata", 31 0, L_0x7fe4bf51aed0;  alias, 1 drivers
v0x7fe4bf515a20_0 .net "regdst", 0 0, L_0x7fe4bf517d00;  alias, 1 drivers
v0x7fe4bf515ab0_0 .net "regwrite", 0 0, L_0x7fe4bf517c60;  alias, 1 drivers
v0x7fe4bf515b40_0 .net "reset", 0 0, v0x7fe4bf5179b0_0;  alias, 1 drivers
v0x7fe4bf515bd0_0 .net "result", 31 0, L_0x7fe4bf51a180;  1 drivers
v0x7fe4bf515c60_0 .net "signimm", 31 0, L_0x7fe4bf51a4b0;  1 drivers
v0x7fe4bf515cf0_0 .net "signimmsh", 31 0, L_0x7fe4bf5189d0;  1 drivers
v0x7fe4bf515d80_0 .net "srca", 31 0, L_0x7fe4bf519570;  1 drivers
v0x7fe4bf515e50_0 .net "srcb", 31 0, L_0x7fe4bf51a850;  1 drivers
v0x7fe4bf515f20_0 .net "writedata", 31 0, L_0x7fe4bf519b90;  alias, 1 drivers
v0x7fe4bf515fb0_0 .net "writereg", 4 0, L_0x7fe4bf519f60;  1 drivers
v0x7fe4bf516080_0 .net "zero", 0 0, v0x7fe4bf50fd80_0;  alias, 1 drivers
L_0x7fe4bf518eb0 .part L_0x7fe4bf518650, 28, 4;
L_0x7fe4bf518f50 .part L_0x7fe4bf516ea0, 0, 26;
L_0x7fe4bf518ff0 .concat [ 2 26 4 0], L_0x10d0490e0, L_0x7fe4bf518f50, L_0x7fe4bf518eb0;
L_0x7fe4bf519cf0 .part L_0x7fe4bf516ea0, 21, 5;
L_0x7fe4bf519d90 .part L_0x7fe4bf516ea0, 16, 5;
L_0x7fe4bf51a000 .part L_0x7fe4bf516ea0, 16, 5;
L_0x7fe4bf51a0a0 .part L_0x7fe4bf516ea0, 11, 5;
L_0x7fe4bf51a7b0 .part L_0x7fe4bf516ea0, 0, 16;
S_0x7fe4bf50f950 .scope module, "ALU" "alu" 2 447, 2 591 0, S_0x7fe4bf50f5f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 3 "sel";
    .port_info 3 /OUTPUT 32 "out";
    .port_info 4 /OUTPUT 1 "zero";
v0x7fe4bf50fb40_0 .net "a", 31 0, L_0x7fe4bf519570;  alias, 1 drivers
v0x7fe4bf50fbd0_0 .net "b", 31 0, L_0x7fe4bf51a850;  alias, 1 drivers
v0x7fe4bf50fc60_0 .var "out", 31 0;
v0x7fe4bf50fcf0_0 .net "sel", 2 0, v0x7fe4bf50df60_0;  alias, 1 drivers
v0x7fe4bf50fd80_0 .var "zero", 0 0;
E_0x7fe4bf503370 .event edge, v0x7fe4bf50df60_0, v0x7fe4bf50fb40_0, v0x7fe4bf50fbd0_0, v0x7fe4bf415820_0;
S_0x7fe4bf50fe10 .scope module, "RF" "regfile" 2 439, 2 543 0, S_0x7fe4bf50f5f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we3";
    .port_info 2 /INPUT 5 "ra1";
    .port_info 3 /INPUT 5 "ra2";
    .port_info 4 /INPUT 5 "wa3";
    .port_info 5 /INPUT 32 "wd3";
    .port_info 6 /OUTPUT 32 "rd1";
    .port_info 7 /OUTPUT 32 "rd2";
v0x7fe4bf5100e0_0 .net *"_ivl_0", 31 0, L_0x7fe4bf519110;  1 drivers
v0x7fe4bf510170_0 .net *"_ivl_10", 6 0, L_0x7fe4bf5193f0;  1 drivers
L_0x10d0491b8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fe4bf510210_0 .net *"_ivl_13", 1 0, L_0x10d0491b8;  1 drivers
L_0x10d049200 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fe4bf5102d0_0 .net/2u *"_ivl_14", 31 0, L_0x10d049200;  1 drivers
v0x7fe4bf510380_0 .net *"_ivl_18", 31 0, L_0x7fe4bf519700;  1 drivers
L_0x10d049248 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fe4bf510470_0 .net *"_ivl_21", 26 0, L_0x10d049248;  1 drivers
L_0x10d049290 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fe4bf510520_0 .net/2u *"_ivl_22", 31 0, L_0x10d049290;  1 drivers
v0x7fe4bf5105d0_0 .net *"_ivl_24", 0 0, L_0x7fe4bf519860;  1 drivers
v0x7fe4bf510670_0 .net *"_ivl_26", 31 0, L_0x7fe4bf519980;  1 drivers
v0x7fe4bf510780_0 .net *"_ivl_28", 6 0, L_0x7fe4bf519a20;  1 drivers
L_0x10d049128 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fe4bf510830_0 .net *"_ivl_3", 26 0, L_0x10d049128;  1 drivers
L_0x10d0492d8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fe4bf5108e0_0 .net *"_ivl_31", 1 0, L_0x10d0492d8;  1 drivers
L_0x10d049320 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fe4bf510990_0 .net/2u *"_ivl_32", 31 0, L_0x10d049320;  1 drivers
L_0x10d049170 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fe4bf510a40_0 .net/2u *"_ivl_4", 31 0, L_0x10d049170;  1 drivers
v0x7fe4bf510af0_0 .net *"_ivl_6", 0 0, L_0x7fe4bf519230;  1 drivers
v0x7fe4bf510b90_0 .net *"_ivl_8", 31 0, L_0x7fe4bf519350;  1 drivers
v0x7fe4bf510c40_0 .net "clk", 0 0, v0x7fe4bf517640_0;  alias, 1 drivers
v0x7fe4bf510dd0_0 .net "ra1", 4 0, L_0x7fe4bf519cf0;  1 drivers
v0x7fe4bf510e60_0 .net "ra2", 4 0, L_0x7fe4bf519d90;  1 drivers
v0x7fe4bf510f10_0 .net "rd1", 31 0, L_0x7fe4bf519570;  alias, 1 drivers
v0x7fe4bf510fd0_0 .net "rd2", 31 0, L_0x7fe4bf519b90;  alias, 1 drivers
v0x7fe4bf511060 .array "rf", 0 31, 31 0;
v0x7fe4bf5110f0_0 .net "wa3", 4 0, L_0x7fe4bf519f60;  alias, 1 drivers
v0x7fe4bf511180_0 .net "wd3", 31 0, L_0x7fe4bf51a180;  alias, 1 drivers
v0x7fe4bf511210_0 .net "we3", 0 0, L_0x7fe4bf517c60;  alias, 1 drivers
L_0x7fe4bf519110 .concat [ 5 27 0 0], L_0x7fe4bf519cf0, L_0x10d049128;
L_0x7fe4bf519230 .cmp/ne 32, L_0x7fe4bf519110, L_0x10d049170;
L_0x7fe4bf519350 .array/port v0x7fe4bf511060, L_0x7fe4bf5193f0;
L_0x7fe4bf5193f0 .concat [ 5 2 0 0], L_0x7fe4bf519cf0, L_0x10d0491b8;
L_0x7fe4bf519570 .functor MUXZ 32, L_0x10d049200, L_0x7fe4bf519350, L_0x7fe4bf519230, C4<>;
L_0x7fe4bf519700 .concat [ 5 27 0 0], L_0x7fe4bf519d90, L_0x10d049248;
L_0x7fe4bf519860 .cmp/ne 32, L_0x7fe4bf519700, L_0x10d049290;
L_0x7fe4bf519980 .array/port v0x7fe4bf511060, L_0x7fe4bf519a20;
L_0x7fe4bf519a20 .concat [ 5 2 0 0], L_0x7fe4bf519d90, L_0x10d0492d8;
L_0x7fe4bf519b90 .functor MUXZ 32, L_0x10d049320, L_0x7fe4bf519980, L_0x7fe4bf519860, C4<>;
S_0x7fe4bf511390 .scope module, "SE" "signext" 2 443, 2 575 0, S_0x7fe4bf50f5f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /OUTPUT 32 "y";
v0x7fe4bf511550_0 .net *"_ivl_1", 0 0, L_0x7fe4bf51a220;  1 drivers
v0x7fe4bf511600_0 .net *"_ivl_2", 15 0, L_0x7fe4bf51a2c0;  1 drivers
v0x7fe4bf5116b0_0 .net "a", 15 0, L_0x7fe4bf51a7b0;  1 drivers
v0x7fe4bf511770_0 .net "y", 31 0, L_0x7fe4bf51a4b0;  alias, 1 drivers
L_0x7fe4bf51a220 .part L_0x7fe4bf51a7b0, 15, 1;
LS_0x7fe4bf51a2c0_0_0 .concat [ 1 1 1 1], L_0x7fe4bf51a220, L_0x7fe4bf51a220, L_0x7fe4bf51a220, L_0x7fe4bf51a220;
LS_0x7fe4bf51a2c0_0_4 .concat [ 1 1 1 1], L_0x7fe4bf51a220, L_0x7fe4bf51a220, L_0x7fe4bf51a220, L_0x7fe4bf51a220;
LS_0x7fe4bf51a2c0_0_8 .concat [ 1 1 1 1], L_0x7fe4bf51a220, L_0x7fe4bf51a220, L_0x7fe4bf51a220, L_0x7fe4bf51a220;
LS_0x7fe4bf51a2c0_0_12 .concat [ 1 1 1 1], L_0x7fe4bf51a220, L_0x7fe4bf51a220, L_0x7fe4bf51a220, L_0x7fe4bf51a220;
L_0x7fe4bf51a2c0 .concat [ 4 4 4 4], LS_0x7fe4bf51a2c0_0_0, LS_0x7fe4bf51a2c0_0_4, LS_0x7fe4bf51a2c0_0_8, LS_0x7fe4bf51a2c0_0_12;
L_0x7fe4bf51a4b0 .concat [ 16 16 0 0], L_0x7fe4bf51a7b0, L_0x7fe4bf51a2c0;
S_0x7fe4bf511850 .scope module, "immsh" "sl2" 2 433, 2 503 0, S_0x7fe4bf50f5f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /OUTPUT 32 "y";
v0x7fe4bf511a40_0 .net *"_ivl_1", 25 0, L_0x7fe4bf5187d0;  1 drivers
L_0x10d049050 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fe4bf511b00_0 .net/2u *"_ivl_2", 1 0, L_0x10d049050;  1 drivers
v0x7fe4bf511bb0_0 .net *"_ivl_4", 27 0, L_0x7fe4bf5188f0;  1 drivers
L_0x10d049098 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x7fe4bf511c70_0 .net *"_ivl_9", 3 0, L_0x10d049098;  1 drivers
v0x7fe4bf511d20_0 .net "a", 31 0, L_0x7fe4bf51a4b0;  alias, 1 drivers
v0x7fe4bf511e00_0 .net "y", 31 0, L_0x7fe4bf5189d0;  alias, 1 drivers
L_0x7fe4bf5187d0 .part L_0x7fe4bf51a4b0, 0, 26;
L_0x7fe4bf5188f0 .concat [ 2 26 0 0], L_0x10d049050, L_0x7fe4bf5187d0;
L_0x7fe4bf5189d0 .concat [ 28 4 0 0], L_0x7fe4bf5188f0, L_0x10d049098;
S_0x7fe4bf511ed0 .scope module, "pcadd1" "adder" 2 432, 2 484 0, S_0x7fe4bf50f5f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "y";
v0x7fe4bf512120_0 .net "a", 31 0, v0x7fe4bf513960_0;  alias, 1 drivers
L_0x10d049008 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x7fe4bf5121d0_0 .net "b", 31 0, L_0x10d049008;  1 drivers
v0x7fe4bf512280_0 .net "y", 31 0, L_0x7fe4bf518650;  alias, 1 drivers
L_0x7fe4bf518650 .arith/sum 32, v0x7fe4bf513960_0, L_0x10d049008;
S_0x7fe4bf512390 .scope module, "pcadd2" "adder" 2 434, 2 484 0, S_0x7fe4bf50f5f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "y";
v0x7fe4bf5125a0_0 .net "a", 31 0, L_0x7fe4bf518650;  alias, 1 drivers
v0x7fe4bf512670_0 .net "b", 31 0, L_0x7fe4bf5189d0;  alias, 1 drivers
v0x7fe4bf512720_0 .net "y", 31 0, L_0x7fe4bf518af0;  alias, 1 drivers
L_0x7fe4bf518af0 .arith/sum 32, L_0x7fe4bf518650, L_0x7fe4bf5189d0;
S_0x7fe4bf512820 .scope module, "pcbrmux" "mux2" 2 435, 2 522 0, S_0x7fe4bf50f5f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
P_0x7fe4bf5129e0 .param/l "WIDTH" 0 2 522, +C4<00000000000000000000000000100000>;
v0x7fe4bf512b60_0 .net "d0", 31 0, L_0x7fe4bf518650;  alias, 1 drivers
v0x7fe4bf512c50_0 .net "d1", 31 0, L_0x7fe4bf518af0;  alias, 1 drivers
v0x7fe4bf512ce0_0 .net "s", 0 0, L_0x7fe4bf517f20;  alias, 1 drivers
v0x7fe4bf512d70_0 .net "y", 31 0, L_0x7fe4bf518c70;  alias, 1 drivers
L_0x7fe4bf518c70 .functor MUXZ 32, L_0x7fe4bf518650, L_0x7fe4bf518af0, L_0x7fe4bf517f20, C4<>;
S_0x7fe4bf512e20 .scope module, "pcmux" "mux2" 2 436, 2 522 0, S_0x7fe4bf50f5f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
P_0x7fe4bf512fe0 .param/l "WIDTH" 0 2 522, +C4<00000000000000000000000000100000>;
v0x7fe4bf513160_0 .net "d0", 31 0, L_0x7fe4bf518c70;  alias, 1 drivers
v0x7fe4bf513230_0 .net "d1", 31 0, L_0x7fe4bf518ff0;  1 drivers
v0x7fe4bf5132c0_0 .net "s", 0 0, L_0x7fe4bf5180e0;  alias, 1 drivers
v0x7fe4bf513350_0 .net "y", 31 0, L_0x7fe4bf518d90;  alias, 1 drivers
L_0x7fe4bf518d90 .functor MUXZ 32, L_0x7fe4bf518c70, L_0x7fe4bf518ff0, L_0x7fe4bf5180e0, C4<>;
S_0x7fe4bf513420 .scope module, "pcreg" "flopr" 2 431, 2 460 0, S_0x7fe4bf50f5f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "d";
    .port_info 3 /OUTPUT 32 "q";
P_0x7fe4bf512090 .param/l "WIDTH" 0 2 460, +C4<00000000000000000000000000100000>;
v0x7fe4bf5137f0_0 .net "clk", 0 0, v0x7fe4bf517640_0;  alias, 1 drivers
v0x7fe4bf5138d0_0 .net "d", 31 0, L_0x7fe4bf518d90;  alias, 1 drivers
v0x7fe4bf513960_0 .var "q", 31 0;
v0x7fe4bf5139f0_0 .net "reset", 0 0, v0x7fe4bf5179b0_0;  alias, 1 drivers
E_0x7fe4bf5137a0 .event posedge, v0x7fe4bf5139f0_0, v0x7fe4bf4158d0_0;
S_0x7fe4bf513aa0 .scope module, "resmux" "mux2" 2 442, 2 522 0, S_0x7fe4bf50f5f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
P_0x7fe4bf513c60 .param/l "WIDTH" 0 2 522, +C4<00000000000000000000000000100000>;
v0x7fe4bf513de0_0 .net "d0", 31 0, v0x7fe4bf50fc60_0;  alias, 1 drivers
v0x7fe4bf513ed0_0 .net "d1", 31 0, L_0x7fe4bf51aed0;  alias, 1 drivers
v0x7fe4bf513f60_0 .net "s", 0 0, L_0x7fe4bf518040;  alias, 1 drivers
v0x7fe4bf513ff0_0 .net "y", 31 0, L_0x7fe4bf51a180;  alias, 1 drivers
L_0x7fe4bf51a180 .functor MUXZ 32, v0x7fe4bf50fc60_0, L_0x7fe4bf51aed0, L_0x7fe4bf518040, C4<>;
S_0x7fe4bf5140c0 .scope module, "srcbmux" "mux2" 2 446, 2 522 0, S_0x7fe4bf50f5f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
P_0x7fe4bf514280 .param/l "WIDTH" 0 2 522, +C4<00000000000000000000000000100000>;
v0x7fe4bf514400_0 .net "d0", 31 0, L_0x7fe4bf519b90;  alias, 1 drivers
v0x7fe4bf5144f0_0 .net "d1", 31 0, L_0x7fe4bf51a4b0;  alias, 1 drivers
v0x7fe4bf514580_0 .net "s", 0 0, L_0x7fe4bf517da0;  alias, 1 drivers
v0x7fe4bf514650_0 .net "y", 31 0, L_0x7fe4bf51a850;  alias, 1 drivers
L_0x7fe4bf51a850 .functor MUXZ 32, L_0x7fe4bf519b90, L_0x7fe4bf51a4b0, L_0x7fe4bf517da0, C4<>;
S_0x7fe4bf5146e0 .scope module, "wrmux" "mux2" 2 441, 2 522 0, S_0x7fe4bf50f5f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 5 "d0";
    .port_info 1 /INPUT 5 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "y";
P_0x7fe4bf5148a0 .param/l "WIDTH" 0 2 522, +C4<00000000000000000000000000000101>;
v0x7fe4bf514a20_0 .net "d0", 4 0, L_0x7fe4bf51a000;  1 drivers
v0x7fe4bf514ae0_0 .net "d1", 4 0, L_0x7fe4bf51a0a0;  1 drivers
v0x7fe4bf514b80_0 .net "s", 0 0, L_0x7fe4bf517d00;  alias, 1 drivers
v0x7fe4bf514c10_0 .net "y", 4 0, L_0x7fe4bf519f60;  alias, 1 drivers
L_0x7fe4bf519f60 .functor MUXZ 5, L_0x7fe4bf51a000, L_0x7fe4bf51a0a0, L_0x7fe4bf517d00, C4<>;
    .scope S_0x7fe4bf508710;
T_0 ;
    %wait E_0x7fe4bf50a260;
    %load/vec4 v0x7fe4bf50ec70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %pushi/vec4 511, 511, 9;
    %assign/vec4 v0x7fe4bf50ea30_0, 0;
    %jmp T_0.7;
T_0.0 ;
    %pushi/vec4 386, 0, 9;
    %assign/vec4 v0x7fe4bf50ea30_0, 0;
    %jmp T_0.7;
T_0.1 ;
    %pushi/vec4 328, 0, 9;
    %assign/vec4 v0x7fe4bf50ea30_0, 0;
    %jmp T_0.7;
T_0.2 ;
    %pushi/vec4 80, 0, 9;
    %assign/vec4 v0x7fe4bf50ea30_0, 0;
    %jmp T_0.7;
T_0.3 ;
    %pushi/vec4 33, 0, 9;
    %assign/vec4 v0x7fe4bf50ea30_0, 0;
    %jmp T_0.7;
T_0.4 ;
    %pushi/vec4 320, 0, 9;
    %assign/vec4 v0x7fe4bf50ea30_0, 0;
    %jmp T_0.7;
T_0.5 ;
    %pushi/vec4 4, 0, 9;
    %assign/vec4 v0x7fe4bf50ea30_0, 0;
    %jmp T_0.7;
T_0.7 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x7fe4bf416870;
T_1 ;
    %wait E_0x7fe4bf416aa0;
    %load/vec4 v0x7fe4bf50dff0_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_1.0, 4;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x7fe4bf50df60_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x7fe4bf50dff0_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_1.2, 4;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x7fe4bf50df60_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0x7fe4bf50dd60_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %pushi/vec4 7, 7, 3;
    %assign/vec4 v0x7fe4bf50df60_0, 0;
    %jmp T_1.10;
T_1.4 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x7fe4bf50df60_0, 0;
    %jmp T_1.10;
T_1.5 ;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x7fe4bf50df60_0, 0;
    %jmp T_1.10;
T_1.6 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7fe4bf50df60_0, 0;
    %jmp T_1.10;
T_1.7 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x7fe4bf50df60_0, 0;
    %jmp T_1.10;
T_1.8 ;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x7fe4bf50df60_0, 0;
    %jmp T_1.10;
T_1.10 ;
    %pop/vec4 1;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x7fe4bf513420;
T_2 ;
    %wait E_0x7fe4bf5137a0;
    %load/vec4 v0x7fe4bf5139f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_2.1, 8;
T_2.0 ; End of true expr.
    %load/vec4 v0x7fe4bf5138d0_0;
    %jmp/0 T_2.1, 8;
 ; End of false expr.
    %blend;
T_2.1;
    %assign/vec4 v0x7fe4bf513960_0, 0;
    %jmp T_2;
    .thread T_2;
    .scope S_0x7fe4bf50fe10;
T_3 ;
    %wait E_0x7fe4bf404810;
    %load/vec4 v0x7fe4bf511210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x7fe4bf511180_0;
    %load/vec4 v0x7fe4bf5110f0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fe4bf511060, 0, 4;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7fe4bf50f950;
T_4 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fe4bf50fc60_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe4bf50fd80_0, 0, 1;
    %end;
    .thread T_4;
    .scope S_0x7fe4bf50f950;
T_5 ;
    %wait E_0x7fe4bf503370;
    %load/vec4 v0x7fe4bf50fcf0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %jmp T_5.5;
T_5.0 ;
    %load/vec4 v0x7fe4bf50fb40_0;
    %load/vec4 v0x7fe4bf50fbd0_0;
    %and;
    %store/vec4 v0x7fe4bf50fc60_0, 0, 32;
    %load/vec4 v0x7fe4bf50fc60_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_5.6, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fe4bf50fd80_0, 0, 1;
    %jmp T_5.7;
T_5.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe4bf50fd80_0, 0, 1;
T_5.7 ;
    %jmp T_5.5;
T_5.1 ;
    %load/vec4 v0x7fe4bf50fb40_0;
    %load/vec4 v0x7fe4bf50fbd0_0;
    %or;
    %store/vec4 v0x7fe4bf50fc60_0, 0, 32;
    %load/vec4 v0x7fe4bf50fc60_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_5.8, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fe4bf50fd80_0, 0, 1;
    %jmp T_5.9;
T_5.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe4bf50fd80_0, 0, 1;
T_5.9 ;
    %jmp T_5.5;
T_5.2 ;
    %load/vec4 v0x7fe4bf50fb40_0;
    %load/vec4 v0x7fe4bf50fbd0_0;
    %sub;
    %store/vec4 v0x7fe4bf50fc60_0, 0, 32;
    %load/vec4 v0x7fe4bf50fc60_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_5.10, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fe4bf50fd80_0, 0, 1;
    %jmp T_5.11;
T_5.10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe4bf50fd80_0, 0, 1;
T_5.11 ;
    %jmp T_5.5;
T_5.3 ;
    %load/vec4 v0x7fe4bf50fb40_0;
    %load/vec4 v0x7fe4bf50fbd0_0;
    %add;
    %store/vec4 v0x7fe4bf50fc60_0, 0, 32;
    %load/vec4 v0x7fe4bf50fc60_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_5.12, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fe4bf50fd80_0, 0, 1;
    %jmp T_5.13;
T_5.12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe4bf50fd80_0, 0, 1;
T_5.13 ;
    %jmp T_5.5;
T_5.4 ;
    %load/vec4 v0x7fe4bf50fb40_0;
    %load/vec4 v0x7fe4bf50fbd0_0;
    %cmp/u;
    %jmp/0xz  T_5.14, 5;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x7fe4bf50fc60_0, 0, 32;
    %jmp T_5.15;
T_5.14 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fe4bf50fc60_0, 0, 32;
T_5.15 ;
    %jmp T_5.5;
T_5.5 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x7fe4bf415c30;
T_6 ;
    %vpi_call 2 234 "$readmemh", "memfile_CHANGED.dat", v0x7fe4bf415df0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x7fe4bf4057a0;
T_7 ;
    %wait E_0x7fe4bf404810;
    %load/vec4 v0x7fe4bf415b10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x7fe4bf415a60_0;
    %load/vec4 v0x7fe4bf415820_0;
    %parti/s 30, 2, 3;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fe4bf4059e0, 0, 4;
T_7.0 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x7fe4bf4053f0;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe4bf517910_0, 0, 1;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x7fe4bf517760_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe4bf517ac0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe4bf5175b0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fe4bf517880_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fe4bf5179b0_0, 0;
    %delay 22, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fe4bf5179b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fe4bf517910_0, 0, 1;
    %vpi_call 2 63 "$write", "\012         PC      |    instr    | mw  |  data addr  |  data\012" {0 0 0};
    %vpi_call 2 64 "$write", " --------------------------------------------------------------\012" {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x7fe4bf4053f0;
T_9 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fe4bf517640_0, 0;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fe4bf517640_0, 0;
    %delay 5, 0;
    %jmp T_9;
    .thread T_9;
    .scope S_0x7fe4bf4053f0;
T_10 ;
    %wait E_0x7fe4bf400b80;
    %load/vec4 v0x7fe4bf5177f0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fe4bf5175b0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x7fe4bf5176d0_0;
    %pushi/vec4 84, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %load/vec4 v0x7fe4bf517bd0_0;
    %pushi/vec4 22, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fe4bf517ac0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fe4bf5175b0_0, 0, 1;
    %jmp T_10.3;
T_10.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe4bf517ac0_0, 0, 1;
T_10.3 ;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x7fe4bf4053f0;
T_11 ;
    %wait E_0x7fe4bf400b80;
    %delay 1, 0;
    %load/vec4 v0x7fe4bf517910_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %vpi_func 2 116 "$time" 64 {0 0 0};
    %subi 1, 0, 64;
    %vpi_call 2 109 "$write", " %2d)  %4h_%4h  |  %4h_%4h  |  %1b  |  %4h_%4h  |  %4h_%4h        %6t ns\012", v0x7fe4bf517760_0, &PV<v0x7fe4bf517270_0, 16, 16>, &PV<v0x7fe4bf517270_0, 0, 16>, &PV<v0x7fe4bf5170d0_0, 16, 16>, &PV<v0x7fe4bf5170d0_0, 0, 16>, v0x7fe4bf5177f0_0, &PV<v0x7fe4bf5176d0_0, 16, 16>, &PV<v0x7fe4bf5176d0_0, 0, 16>, &PV<v0x7fe4bf517bd0_0, 16, 16>, &PV<v0x7fe4bf517bd0_0, 0, 16>, S<0,vec4,u64> {1 0 0};
    %load/vec4 v0x7fe4bf517760_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fe4bf517760_0, 0, 32;
T_11.0 ;
    %load/vec4 v0x7fe4bf5175b0_0;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_11.2, 8;
    %load/vec4 v0x7fe4bf517880_0;
    %subi 1, 0, 32;
    %jmp/1 T_11.3, 8;
T_11.2 ; End of true expr.
    %load/vec4 v0x7fe4bf517880_0;
    %jmp/0 T_11.3, 8;
 ; End of false expr.
    %blend;
T_11.3;
    %store/vec4 v0x7fe4bf517880_0, 0, 32;
    %load/vec4 v0x7fe4bf517880_0;
    %cmpi/s 0, 0, 32;
    %flag_mov 8, 5;
    %load/vec4 v0x7fe4bf517760_0;
    %cmpi/s 30, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_or 5, 8;
    %jmp/0xz  T_11.4, 5;
    %load/vec4 v0x7fe4bf517ac0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_11.6, 4;
    %vpi_call 2 124 "$write", "\012\012\011Simulation SUCCESS\012" {0 0 0};
    %jmp T_11.7;
T_11.6 ;
    %vpi_call 2 127 "$write", "\012\012\011Simulation FAIL\012" {0 0 0};
T_11.7 ;
    %vpi_call 2 129 "$write", "\012\012\011\011 ~ ~ ~ TEST COMPLETE ~ ~ ~    %9t ns\012\012", $time {0 0 0};
    %vpi_call 2 130 "$finish" {0 0 0};
T_11.4 ;
    %jmp T_11;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "fresh_v1.v";
