
RC_Driver.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000d8f0  080001d8  080001d8  000011d8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000030  0800dac8  0800dac8  0000eac8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800daf8  0800daf8  0000f02c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  0800daf8  0800daf8  0000f02c  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  0800daf8  0800daf8  0000f02c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800daf8  0800daf8  0000eaf8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800dafc  0800dafc  0000eafc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000002c  20000000  0800db00  0000f000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00003560  2000002c  0800db2c  0000f02c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000358c  0800db2c  0000f58c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000f02c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00017b90  00000000  00000000  0000f05c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002fe2  00000000  00000000  00026bec  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000012b8  00000000  00000000  00029bd0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000e39  00000000  00000000  0002ae88  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00028b2b  00000000  00000000  0002bcc1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00017f8d  00000000  00000000  000547ec  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0010d61c  00000000  00000000  0006c779  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00179d95  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000050b0  00000000  00000000  00179dd8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005b  00000000  00000000  0017ee88  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d8 <__do_global_dtors_aux>:
 80001d8:	b510      	push	{r4, lr}
 80001da:	4c05      	ldr	r4, [pc, #20]	@ (80001f0 <__do_global_dtors_aux+0x18>)
 80001dc:	7823      	ldrb	r3, [r4, #0]
 80001de:	b933      	cbnz	r3, 80001ee <__do_global_dtors_aux+0x16>
 80001e0:	4b04      	ldr	r3, [pc, #16]	@ (80001f4 <__do_global_dtors_aux+0x1c>)
 80001e2:	b113      	cbz	r3, 80001ea <__do_global_dtors_aux+0x12>
 80001e4:	4804      	ldr	r0, [pc, #16]	@ (80001f8 <__do_global_dtors_aux+0x20>)
 80001e6:	f3af 8000 	nop.w
 80001ea:	2301      	movs	r3, #1
 80001ec:	7023      	strb	r3, [r4, #0]
 80001ee:	bd10      	pop	{r4, pc}
 80001f0:	2000002c 	.word	0x2000002c
 80001f4:	00000000 	.word	0x00000000
 80001f8:	0800dab0 	.word	0x0800dab0

080001fc <frame_dummy>:
 80001fc:	b508      	push	{r3, lr}
 80001fe:	4b03      	ldr	r3, [pc, #12]	@ (800020c <frame_dummy+0x10>)
 8000200:	b11b      	cbz	r3, 800020a <frame_dummy+0xe>
 8000202:	4903      	ldr	r1, [pc, #12]	@ (8000210 <frame_dummy+0x14>)
 8000204:	4803      	ldr	r0, [pc, #12]	@ (8000214 <frame_dummy+0x18>)
 8000206:	f3af 8000 	nop.w
 800020a:	bd08      	pop	{r3, pc}
 800020c:	00000000 	.word	0x00000000
 8000210:	20000030 	.word	0x20000030
 8000214:	0800dab0 	.word	0x0800dab0

08000218 <__aeabi_drsub>:
 8000218:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 800021c:	e002      	b.n	8000224 <__adddf3>
 800021e:	bf00      	nop

08000220 <__aeabi_dsub>:
 8000220:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

08000224 <__adddf3>:
 8000224:	b530      	push	{r4, r5, lr}
 8000226:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800022a:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800022e:	ea94 0f05 	teq	r4, r5
 8000232:	bf08      	it	eq
 8000234:	ea90 0f02 	teqeq	r0, r2
 8000238:	bf1f      	itttt	ne
 800023a:	ea54 0c00 	orrsne.w	ip, r4, r0
 800023e:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000242:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000246:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800024a:	f000 80e2 	beq.w	8000412 <__adddf3+0x1ee>
 800024e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000252:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000256:	bfb8      	it	lt
 8000258:	426d      	neglt	r5, r5
 800025a:	dd0c      	ble.n	8000276 <__adddf3+0x52>
 800025c:	442c      	add	r4, r5
 800025e:	ea80 0202 	eor.w	r2, r0, r2
 8000262:	ea81 0303 	eor.w	r3, r1, r3
 8000266:	ea82 0000 	eor.w	r0, r2, r0
 800026a:	ea83 0101 	eor.w	r1, r3, r1
 800026e:	ea80 0202 	eor.w	r2, r0, r2
 8000272:	ea81 0303 	eor.w	r3, r1, r3
 8000276:	2d36      	cmp	r5, #54	@ 0x36
 8000278:	bf88      	it	hi
 800027a:	bd30      	pophi	{r4, r5, pc}
 800027c:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000280:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000284:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000288:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800028c:	d002      	beq.n	8000294 <__adddf3+0x70>
 800028e:	4240      	negs	r0, r0
 8000290:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000294:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000298:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800029c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002a0:	d002      	beq.n	80002a8 <__adddf3+0x84>
 80002a2:	4252      	negs	r2, r2
 80002a4:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002a8:	ea94 0f05 	teq	r4, r5
 80002ac:	f000 80a7 	beq.w	80003fe <__adddf3+0x1da>
 80002b0:	f1a4 0401 	sub.w	r4, r4, #1
 80002b4:	f1d5 0e20 	rsbs	lr, r5, #32
 80002b8:	db0d      	blt.n	80002d6 <__adddf3+0xb2>
 80002ba:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002be:	fa22 f205 	lsr.w	r2, r2, r5
 80002c2:	1880      	adds	r0, r0, r2
 80002c4:	f141 0100 	adc.w	r1, r1, #0
 80002c8:	fa03 f20e 	lsl.w	r2, r3, lr
 80002cc:	1880      	adds	r0, r0, r2
 80002ce:	fa43 f305 	asr.w	r3, r3, r5
 80002d2:	4159      	adcs	r1, r3
 80002d4:	e00e      	b.n	80002f4 <__adddf3+0xd0>
 80002d6:	f1a5 0520 	sub.w	r5, r5, #32
 80002da:	f10e 0e20 	add.w	lr, lr, #32
 80002de:	2a01      	cmp	r2, #1
 80002e0:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002e4:	bf28      	it	cs
 80002e6:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002ea:	fa43 f305 	asr.w	r3, r3, r5
 80002ee:	18c0      	adds	r0, r0, r3
 80002f0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002f4:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80002f8:	d507      	bpl.n	800030a <__adddf3+0xe6>
 80002fa:	f04f 0e00 	mov.w	lr, #0
 80002fe:	f1dc 0c00 	rsbs	ip, ip, #0
 8000302:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000306:	eb6e 0101 	sbc.w	r1, lr, r1
 800030a:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 800030e:	d31b      	bcc.n	8000348 <__adddf3+0x124>
 8000310:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 8000314:	d30c      	bcc.n	8000330 <__adddf3+0x10c>
 8000316:	0849      	lsrs	r1, r1, #1
 8000318:	ea5f 0030 	movs.w	r0, r0, rrx
 800031c:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000320:	f104 0401 	add.w	r4, r4, #1
 8000324:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000328:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 800032c:	f080 809a 	bcs.w	8000464 <__adddf3+0x240>
 8000330:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000334:	bf08      	it	eq
 8000336:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800033a:	f150 0000 	adcs.w	r0, r0, #0
 800033e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000342:	ea41 0105 	orr.w	r1, r1, r5
 8000346:	bd30      	pop	{r4, r5, pc}
 8000348:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800034c:	4140      	adcs	r0, r0
 800034e:	eb41 0101 	adc.w	r1, r1, r1
 8000352:	3c01      	subs	r4, #1
 8000354:	bf28      	it	cs
 8000356:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 800035a:	d2e9      	bcs.n	8000330 <__adddf3+0x10c>
 800035c:	f091 0f00 	teq	r1, #0
 8000360:	bf04      	itt	eq
 8000362:	4601      	moveq	r1, r0
 8000364:	2000      	moveq	r0, #0
 8000366:	fab1 f381 	clz	r3, r1
 800036a:	bf08      	it	eq
 800036c:	3320      	addeq	r3, #32
 800036e:	f1a3 030b 	sub.w	r3, r3, #11
 8000372:	f1b3 0220 	subs.w	r2, r3, #32
 8000376:	da0c      	bge.n	8000392 <__adddf3+0x16e>
 8000378:	320c      	adds	r2, #12
 800037a:	dd08      	ble.n	800038e <__adddf3+0x16a>
 800037c:	f102 0c14 	add.w	ip, r2, #20
 8000380:	f1c2 020c 	rsb	r2, r2, #12
 8000384:	fa01 f00c 	lsl.w	r0, r1, ip
 8000388:	fa21 f102 	lsr.w	r1, r1, r2
 800038c:	e00c      	b.n	80003a8 <__adddf3+0x184>
 800038e:	f102 0214 	add.w	r2, r2, #20
 8000392:	bfd8      	it	le
 8000394:	f1c2 0c20 	rsble	ip, r2, #32
 8000398:	fa01 f102 	lsl.w	r1, r1, r2
 800039c:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003a0:	bfdc      	itt	le
 80003a2:	ea41 010c 	orrle.w	r1, r1, ip
 80003a6:	4090      	lslle	r0, r2
 80003a8:	1ae4      	subs	r4, r4, r3
 80003aa:	bfa2      	ittt	ge
 80003ac:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003b0:	4329      	orrge	r1, r5
 80003b2:	bd30      	popge	{r4, r5, pc}
 80003b4:	ea6f 0404 	mvn.w	r4, r4
 80003b8:	3c1f      	subs	r4, #31
 80003ba:	da1c      	bge.n	80003f6 <__adddf3+0x1d2>
 80003bc:	340c      	adds	r4, #12
 80003be:	dc0e      	bgt.n	80003de <__adddf3+0x1ba>
 80003c0:	f104 0414 	add.w	r4, r4, #20
 80003c4:	f1c4 0220 	rsb	r2, r4, #32
 80003c8:	fa20 f004 	lsr.w	r0, r0, r4
 80003cc:	fa01 f302 	lsl.w	r3, r1, r2
 80003d0:	ea40 0003 	orr.w	r0, r0, r3
 80003d4:	fa21 f304 	lsr.w	r3, r1, r4
 80003d8:	ea45 0103 	orr.w	r1, r5, r3
 80003dc:	bd30      	pop	{r4, r5, pc}
 80003de:	f1c4 040c 	rsb	r4, r4, #12
 80003e2:	f1c4 0220 	rsb	r2, r4, #32
 80003e6:	fa20 f002 	lsr.w	r0, r0, r2
 80003ea:	fa01 f304 	lsl.w	r3, r1, r4
 80003ee:	ea40 0003 	orr.w	r0, r0, r3
 80003f2:	4629      	mov	r1, r5
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	fa21 f004 	lsr.w	r0, r1, r4
 80003fa:	4629      	mov	r1, r5
 80003fc:	bd30      	pop	{r4, r5, pc}
 80003fe:	f094 0f00 	teq	r4, #0
 8000402:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 8000406:	bf06      	itte	eq
 8000408:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 800040c:	3401      	addeq	r4, #1
 800040e:	3d01      	subne	r5, #1
 8000410:	e74e      	b.n	80002b0 <__adddf3+0x8c>
 8000412:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000416:	bf18      	it	ne
 8000418:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800041c:	d029      	beq.n	8000472 <__adddf3+0x24e>
 800041e:	ea94 0f05 	teq	r4, r5
 8000422:	bf08      	it	eq
 8000424:	ea90 0f02 	teqeq	r0, r2
 8000428:	d005      	beq.n	8000436 <__adddf3+0x212>
 800042a:	ea54 0c00 	orrs.w	ip, r4, r0
 800042e:	bf04      	itt	eq
 8000430:	4619      	moveq	r1, r3
 8000432:	4610      	moveq	r0, r2
 8000434:	bd30      	pop	{r4, r5, pc}
 8000436:	ea91 0f03 	teq	r1, r3
 800043a:	bf1e      	ittt	ne
 800043c:	2100      	movne	r1, #0
 800043e:	2000      	movne	r0, #0
 8000440:	bd30      	popne	{r4, r5, pc}
 8000442:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000446:	d105      	bne.n	8000454 <__adddf3+0x230>
 8000448:	0040      	lsls	r0, r0, #1
 800044a:	4149      	adcs	r1, r1
 800044c:	bf28      	it	cs
 800044e:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 8000452:	bd30      	pop	{r4, r5, pc}
 8000454:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000458:	bf3c      	itt	cc
 800045a:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 800045e:	bd30      	popcc	{r4, r5, pc}
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000464:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000468:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800046c:	f04f 0000 	mov.w	r0, #0
 8000470:	bd30      	pop	{r4, r5, pc}
 8000472:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000476:	bf1a      	itte	ne
 8000478:	4619      	movne	r1, r3
 800047a:	4610      	movne	r0, r2
 800047c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000480:	bf1c      	itt	ne
 8000482:	460b      	movne	r3, r1
 8000484:	4602      	movne	r2, r0
 8000486:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800048a:	bf06      	itte	eq
 800048c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000490:	ea91 0f03 	teqeq	r1, r3
 8000494:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000498:	bd30      	pop	{r4, r5, pc}
 800049a:	bf00      	nop

0800049c <__aeabi_ui2d>:
 800049c:	f090 0f00 	teq	r0, #0
 80004a0:	bf04      	itt	eq
 80004a2:	2100      	moveq	r1, #0
 80004a4:	4770      	bxeq	lr
 80004a6:	b530      	push	{r4, r5, lr}
 80004a8:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004ac:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004b0:	f04f 0500 	mov.w	r5, #0
 80004b4:	f04f 0100 	mov.w	r1, #0
 80004b8:	e750      	b.n	800035c <__adddf3+0x138>
 80004ba:	bf00      	nop

080004bc <__aeabi_i2d>:
 80004bc:	f090 0f00 	teq	r0, #0
 80004c0:	bf04      	itt	eq
 80004c2:	2100      	moveq	r1, #0
 80004c4:	4770      	bxeq	lr
 80004c6:	b530      	push	{r4, r5, lr}
 80004c8:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004cc:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004d0:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 80004d4:	bf48      	it	mi
 80004d6:	4240      	negmi	r0, r0
 80004d8:	f04f 0100 	mov.w	r1, #0
 80004dc:	e73e      	b.n	800035c <__adddf3+0x138>
 80004de:	bf00      	nop

080004e0 <__aeabi_f2d>:
 80004e0:	0042      	lsls	r2, r0, #1
 80004e2:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004e6:	ea4f 0131 	mov.w	r1, r1, rrx
 80004ea:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004ee:	bf1f      	itttt	ne
 80004f0:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80004f4:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80004f8:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80004fc:	4770      	bxne	lr
 80004fe:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 8000502:	bf08      	it	eq
 8000504:	4770      	bxeq	lr
 8000506:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 800050a:	bf04      	itt	eq
 800050c:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000510:	4770      	bxeq	lr
 8000512:	b530      	push	{r4, r5, lr}
 8000514:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800051c:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000520:	e71c      	b.n	800035c <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_ul2d>:
 8000524:	ea50 0201 	orrs.w	r2, r0, r1
 8000528:	bf08      	it	eq
 800052a:	4770      	bxeq	lr
 800052c:	b530      	push	{r4, r5, lr}
 800052e:	f04f 0500 	mov.w	r5, #0
 8000532:	e00a      	b.n	800054a <__aeabi_l2d+0x16>

08000534 <__aeabi_l2d>:
 8000534:	ea50 0201 	orrs.w	r2, r0, r1
 8000538:	bf08      	it	eq
 800053a:	4770      	bxeq	lr
 800053c:	b530      	push	{r4, r5, lr}
 800053e:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 8000542:	d502      	bpl.n	800054a <__aeabi_l2d+0x16>
 8000544:	4240      	negs	r0, r0
 8000546:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800054a:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800054e:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000552:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000556:	f43f aed8 	beq.w	800030a <__adddf3+0xe6>
 800055a:	f04f 0203 	mov.w	r2, #3
 800055e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000562:	bf18      	it	ne
 8000564:	3203      	addne	r2, #3
 8000566:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800056a:	bf18      	it	ne
 800056c:	3203      	addne	r2, #3
 800056e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000572:	f1c2 0320 	rsb	r3, r2, #32
 8000576:	fa00 fc03 	lsl.w	ip, r0, r3
 800057a:	fa20 f002 	lsr.w	r0, r0, r2
 800057e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000582:	ea40 000e 	orr.w	r0, r0, lr
 8000586:	fa21 f102 	lsr.w	r1, r1, r2
 800058a:	4414      	add	r4, r2
 800058c:	e6bd      	b.n	800030a <__adddf3+0xe6>
 800058e:	bf00      	nop

08000590 <__aeabi_dmul>:
 8000590:	b570      	push	{r4, r5, r6, lr}
 8000592:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000596:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800059a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800059e:	bf1d      	ittte	ne
 80005a0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005a4:	ea94 0f0c 	teqne	r4, ip
 80005a8:	ea95 0f0c 	teqne	r5, ip
 80005ac:	f000 f8de 	bleq	800076c <__aeabi_dmul+0x1dc>
 80005b0:	442c      	add	r4, r5
 80005b2:	ea81 0603 	eor.w	r6, r1, r3
 80005b6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005ba:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005be:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005c2:	bf18      	it	ne
 80005c4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005c8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005cc:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80005d0:	d038      	beq.n	8000644 <__aeabi_dmul+0xb4>
 80005d2:	fba0 ce02 	umull	ip, lr, r0, r2
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005de:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 80005e2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005e6:	f04f 0600 	mov.w	r6, #0
 80005ea:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005ee:	f09c 0f00 	teq	ip, #0
 80005f2:	bf18      	it	ne
 80005f4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005f8:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80005fc:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000600:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 8000604:	d204      	bcs.n	8000610 <__aeabi_dmul+0x80>
 8000606:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800060a:	416d      	adcs	r5, r5
 800060c:	eb46 0606 	adc.w	r6, r6, r6
 8000610:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000614:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000618:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800061c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000620:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000624:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000628:	bf88      	it	hi
 800062a:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800062e:	d81e      	bhi.n	800066e <__aeabi_dmul+0xde>
 8000630:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 8000634:	bf08      	it	eq
 8000636:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800063a:	f150 0000 	adcs.w	r0, r0, #0
 800063e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000642:	bd70      	pop	{r4, r5, r6, pc}
 8000644:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000648:	ea46 0101 	orr.w	r1, r6, r1
 800064c:	ea40 0002 	orr.w	r0, r0, r2
 8000650:	ea81 0103 	eor.w	r1, r1, r3
 8000654:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000658:	bfc2      	ittt	gt
 800065a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800065e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000662:	bd70      	popgt	{r4, r5, r6, pc}
 8000664:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000668:	f04f 0e00 	mov.w	lr, #0
 800066c:	3c01      	subs	r4, #1
 800066e:	f300 80ab 	bgt.w	80007c8 <__aeabi_dmul+0x238>
 8000672:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 8000676:	bfde      	ittt	le
 8000678:	2000      	movle	r0, #0
 800067a:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 800067e:	bd70      	pople	{r4, r5, r6, pc}
 8000680:	f1c4 0400 	rsb	r4, r4, #0
 8000684:	3c20      	subs	r4, #32
 8000686:	da35      	bge.n	80006f4 <__aeabi_dmul+0x164>
 8000688:	340c      	adds	r4, #12
 800068a:	dc1b      	bgt.n	80006c4 <__aeabi_dmul+0x134>
 800068c:	f104 0414 	add.w	r4, r4, #20
 8000690:	f1c4 0520 	rsb	r5, r4, #32
 8000694:	fa00 f305 	lsl.w	r3, r0, r5
 8000698:	fa20 f004 	lsr.w	r0, r0, r4
 800069c:	fa01 f205 	lsl.w	r2, r1, r5
 80006a0:	ea40 0002 	orr.w	r0, r0, r2
 80006a4:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80006a8:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80006ac:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006b0:	fa21 f604 	lsr.w	r6, r1, r4
 80006b4:	eb42 0106 	adc.w	r1, r2, r6
 80006b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006bc:	bf08      	it	eq
 80006be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006c2:	bd70      	pop	{r4, r5, r6, pc}
 80006c4:	f1c4 040c 	rsb	r4, r4, #12
 80006c8:	f1c4 0520 	rsb	r5, r4, #32
 80006cc:	fa00 f304 	lsl.w	r3, r0, r4
 80006d0:	fa20 f005 	lsr.w	r0, r0, r5
 80006d4:	fa01 f204 	lsl.w	r2, r1, r4
 80006d8:	ea40 0002 	orr.w	r0, r0, r2
 80006dc:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006e0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006e4:	f141 0100 	adc.w	r1, r1, #0
 80006e8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006ec:	bf08      	it	eq
 80006ee:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006f2:	bd70      	pop	{r4, r5, r6, pc}
 80006f4:	f1c4 0520 	rsb	r5, r4, #32
 80006f8:	fa00 f205 	lsl.w	r2, r0, r5
 80006fc:	ea4e 0e02 	orr.w	lr, lr, r2
 8000700:	fa20 f304 	lsr.w	r3, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea43 0302 	orr.w	r3, r3, r2
 800070c:	fa21 f004 	lsr.w	r0, r1, r4
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	fa21 f204 	lsr.w	r2, r1, r4
 8000718:	ea20 0002 	bic.w	r0, r0, r2
 800071c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f094 0f00 	teq	r4, #0
 8000730:	d10f      	bne.n	8000752 <__aeabi_dmul+0x1c2>
 8000732:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 8000736:	0040      	lsls	r0, r0, #1
 8000738:	eb41 0101 	adc.w	r1, r1, r1
 800073c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000740:	bf08      	it	eq
 8000742:	3c01      	subeq	r4, #1
 8000744:	d0f7      	beq.n	8000736 <__aeabi_dmul+0x1a6>
 8000746:	ea41 0106 	orr.w	r1, r1, r6
 800074a:	f095 0f00 	teq	r5, #0
 800074e:	bf18      	it	ne
 8000750:	4770      	bxne	lr
 8000752:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 8000756:	0052      	lsls	r2, r2, #1
 8000758:	eb43 0303 	adc.w	r3, r3, r3
 800075c:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000760:	bf08      	it	eq
 8000762:	3d01      	subeq	r5, #1
 8000764:	d0f7      	beq.n	8000756 <__aeabi_dmul+0x1c6>
 8000766:	ea43 0306 	orr.w	r3, r3, r6
 800076a:	4770      	bx	lr
 800076c:	ea94 0f0c 	teq	r4, ip
 8000770:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000774:	bf18      	it	ne
 8000776:	ea95 0f0c 	teqne	r5, ip
 800077a:	d00c      	beq.n	8000796 <__aeabi_dmul+0x206>
 800077c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000780:	bf18      	it	ne
 8000782:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000786:	d1d1      	bne.n	800072c <__aeabi_dmul+0x19c>
 8000788:	ea81 0103 	eor.w	r1, r1, r3
 800078c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000790:	f04f 0000 	mov.w	r0, #0
 8000794:	bd70      	pop	{r4, r5, r6, pc}
 8000796:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800079a:	bf06      	itte	eq
 800079c:	4610      	moveq	r0, r2
 800079e:	4619      	moveq	r1, r3
 80007a0:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007a4:	d019      	beq.n	80007da <__aeabi_dmul+0x24a>
 80007a6:	ea94 0f0c 	teq	r4, ip
 80007aa:	d102      	bne.n	80007b2 <__aeabi_dmul+0x222>
 80007ac:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007b0:	d113      	bne.n	80007da <__aeabi_dmul+0x24a>
 80007b2:	ea95 0f0c 	teq	r5, ip
 80007b6:	d105      	bne.n	80007c4 <__aeabi_dmul+0x234>
 80007b8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007bc:	bf1c      	itt	ne
 80007be:	4610      	movne	r0, r2
 80007c0:	4619      	movne	r1, r3
 80007c2:	d10a      	bne.n	80007da <__aeabi_dmul+0x24a>
 80007c4:	ea81 0103 	eor.w	r1, r1, r3
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007cc:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80007d4:	f04f 0000 	mov.w	r0, #0
 80007d8:	bd70      	pop	{r4, r5, r6, pc}
 80007da:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007de:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 80007e2:	bd70      	pop	{r4, r5, r6, pc}

080007e4 <__aeabi_ddiv>:
 80007e4:	b570      	push	{r4, r5, r6, lr}
 80007e6:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80007ea:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80007ee:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007f2:	bf1d      	ittte	ne
 80007f4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007f8:	ea94 0f0c 	teqne	r4, ip
 80007fc:	ea95 0f0c 	teqne	r5, ip
 8000800:	f000 f8a7 	bleq	8000952 <__aeabi_ddiv+0x16e>
 8000804:	eba4 0405 	sub.w	r4, r4, r5
 8000808:	ea81 0e03 	eor.w	lr, r1, r3
 800080c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000810:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000814:	f000 8088 	beq.w	8000928 <__aeabi_ddiv+0x144>
 8000818:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800081c:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000820:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000824:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000828:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800082c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000830:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000834:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000838:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 800083c:	429d      	cmp	r5, r3
 800083e:	bf08      	it	eq
 8000840:	4296      	cmpeq	r6, r2
 8000842:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 8000846:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 800084a:	d202      	bcs.n	8000852 <__aeabi_ddiv+0x6e>
 800084c:	085b      	lsrs	r3, r3, #1
 800084e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000852:	1ab6      	subs	r6, r6, r2
 8000854:	eb65 0503 	sbc.w	r5, r5, r3
 8000858:	085b      	lsrs	r3, r3, #1
 800085a:	ea4f 0232 	mov.w	r2, r2, rrx
 800085e:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 8000862:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 8000866:	ebb6 0e02 	subs.w	lr, r6, r2
 800086a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800086e:	bf22      	ittt	cs
 8000870:	1ab6      	subcs	r6, r6, r2
 8000872:	4675      	movcs	r5, lr
 8000874:	ea40 000c 	orrcs.w	r0, r0, ip
 8000878:	085b      	lsrs	r3, r3, #1
 800087a:	ea4f 0232 	mov.w	r2, r2, rrx
 800087e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000882:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000886:	bf22      	ittt	cs
 8000888:	1ab6      	subcs	r6, r6, r2
 800088a:	4675      	movcs	r5, lr
 800088c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000890:	085b      	lsrs	r3, r3, #1
 8000892:	ea4f 0232 	mov.w	r2, r2, rrx
 8000896:	ebb6 0e02 	subs.w	lr, r6, r2
 800089a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800089e:	bf22      	ittt	cs
 80008a0:	1ab6      	subcs	r6, r6, r2
 80008a2:	4675      	movcs	r5, lr
 80008a4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80008a8:	085b      	lsrs	r3, r3, #1
 80008aa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80008b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008b6:	bf22      	ittt	cs
 80008b8:	1ab6      	subcs	r6, r6, r2
 80008ba:	4675      	movcs	r5, lr
 80008bc:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008c0:	ea55 0e06 	orrs.w	lr, r5, r6
 80008c4:	d018      	beq.n	80008f8 <__aeabi_ddiv+0x114>
 80008c6:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008ca:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008ce:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008d2:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008d6:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008da:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008de:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008e2:	d1c0      	bne.n	8000866 <__aeabi_ddiv+0x82>
 80008e4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008e8:	d10b      	bne.n	8000902 <__aeabi_ddiv+0x11e>
 80008ea:	ea41 0100 	orr.w	r1, r1, r0
 80008ee:	f04f 0000 	mov.w	r0, #0
 80008f2:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80008f6:	e7b6      	b.n	8000866 <__aeabi_ddiv+0x82>
 80008f8:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008fc:	bf04      	itt	eq
 80008fe:	4301      	orreq	r1, r0
 8000900:	2000      	moveq	r0, #0
 8000902:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000906:	bf88      	it	hi
 8000908:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800090c:	f63f aeaf 	bhi.w	800066e <__aeabi_dmul+0xde>
 8000910:	ebb5 0c03 	subs.w	ip, r5, r3
 8000914:	bf04      	itt	eq
 8000916:	ebb6 0c02 	subseq.w	ip, r6, r2
 800091a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800091e:	f150 0000 	adcs.w	r0, r0, #0
 8000922:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000926:	bd70      	pop	{r4, r5, r6, pc}
 8000928:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 800092c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000930:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000934:	bfc2      	ittt	gt
 8000936:	ebd4 050c 	rsbsgt	r5, r4, ip
 800093a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800093e:	bd70      	popgt	{r4, r5, r6, pc}
 8000940:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000944:	f04f 0e00 	mov.w	lr, #0
 8000948:	3c01      	subs	r4, #1
 800094a:	e690      	b.n	800066e <__aeabi_dmul+0xde>
 800094c:	ea45 0e06 	orr.w	lr, r5, r6
 8000950:	e68d      	b.n	800066e <__aeabi_dmul+0xde>
 8000952:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000956:	ea94 0f0c 	teq	r4, ip
 800095a:	bf08      	it	eq
 800095c:	ea95 0f0c 	teqeq	r5, ip
 8000960:	f43f af3b 	beq.w	80007da <__aeabi_dmul+0x24a>
 8000964:	ea94 0f0c 	teq	r4, ip
 8000968:	d10a      	bne.n	8000980 <__aeabi_ddiv+0x19c>
 800096a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800096e:	f47f af34 	bne.w	80007da <__aeabi_dmul+0x24a>
 8000972:	ea95 0f0c 	teq	r5, ip
 8000976:	f47f af25 	bne.w	80007c4 <__aeabi_dmul+0x234>
 800097a:	4610      	mov	r0, r2
 800097c:	4619      	mov	r1, r3
 800097e:	e72c      	b.n	80007da <__aeabi_dmul+0x24a>
 8000980:	ea95 0f0c 	teq	r5, ip
 8000984:	d106      	bne.n	8000994 <__aeabi_ddiv+0x1b0>
 8000986:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800098a:	f43f aefd 	beq.w	8000788 <__aeabi_dmul+0x1f8>
 800098e:	4610      	mov	r0, r2
 8000990:	4619      	mov	r1, r3
 8000992:	e722      	b.n	80007da <__aeabi_dmul+0x24a>
 8000994:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000998:	bf18      	it	ne
 800099a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800099e:	f47f aec5 	bne.w	800072c <__aeabi_dmul+0x19c>
 80009a2:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009a6:	f47f af0d 	bne.w	80007c4 <__aeabi_dmul+0x234>
 80009aa:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80009ae:	f47f aeeb 	bne.w	8000788 <__aeabi_dmul+0x1f8>
 80009b2:	e712      	b.n	80007da <__aeabi_dmul+0x24a>

080009b4 <__gedf2>:
 80009b4:	f04f 3cff 	mov.w	ip, #4294967295
 80009b8:	e006      	b.n	80009c8 <__cmpdf2+0x4>
 80009ba:	bf00      	nop

080009bc <__ledf2>:
 80009bc:	f04f 0c01 	mov.w	ip, #1
 80009c0:	e002      	b.n	80009c8 <__cmpdf2+0x4>
 80009c2:	bf00      	nop

080009c4 <__cmpdf2>:
 80009c4:	f04f 0c01 	mov.w	ip, #1
 80009c8:	f84d cd04 	str.w	ip, [sp, #-4]!
 80009cc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009d0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009d4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009d8:	bf18      	it	ne
 80009da:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80009de:	d01b      	beq.n	8000a18 <__cmpdf2+0x54>
 80009e0:	b001      	add	sp, #4
 80009e2:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009e6:	bf0c      	ite	eq
 80009e8:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80009ec:	ea91 0f03 	teqne	r1, r3
 80009f0:	bf02      	ittt	eq
 80009f2:	ea90 0f02 	teqeq	r0, r2
 80009f6:	2000      	moveq	r0, #0
 80009f8:	4770      	bxeq	lr
 80009fa:	f110 0f00 	cmn.w	r0, #0
 80009fe:	ea91 0f03 	teq	r1, r3
 8000a02:	bf58      	it	pl
 8000a04:	4299      	cmppl	r1, r3
 8000a06:	bf08      	it	eq
 8000a08:	4290      	cmpeq	r0, r2
 8000a0a:	bf2c      	ite	cs
 8000a0c:	17d8      	asrcs	r0, r3, #31
 8000a0e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a12:	f040 0001 	orr.w	r0, r0, #1
 8000a16:	4770      	bx	lr
 8000a18:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a1c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a20:	d102      	bne.n	8000a28 <__cmpdf2+0x64>
 8000a22:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a26:	d107      	bne.n	8000a38 <__cmpdf2+0x74>
 8000a28:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a2c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a30:	d1d6      	bne.n	80009e0 <__cmpdf2+0x1c>
 8000a32:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a36:	d0d3      	beq.n	80009e0 <__cmpdf2+0x1c>
 8000a38:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a3c:	4770      	bx	lr
 8000a3e:	bf00      	nop

08000a40 <__aeabi_cdrcmple>:
 8000a40:	4684      	mov	ip, r0
 8000a42:	4610      	mov	r0, r2
 8000a44:	4662      	mov	r2, ip
 8000a46:	468c      	mov	ip, r1
 8000a48:	4619      	mov	r1, r3
 8000a4a:	4663      	mov	r3, ip
 8000a4c:	e000      	b.n	8000a50 <__aeabi_cdcmpeq>
 8000a4e:	bf00      	nop

08000a50 <__aeabi_cdcmpeq>:
 8000a50:	b501      	push	{r0, lr}
 8000a52:	f7ff ffb7 	bl	80009c4 <__cmpdf2>
 8000a56:	2800      	cmp	r0, #0
 8000a58:	bf48      	it	mi
 8000a5a:	f110 0f00 	cmnmi.w	r0, #0
 8000a5e:	bd01      	pop	{r0, pc}

08000a60 <__aeabi_dcmpeq>:
 8000a60:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a64:	f7ff fff4 	bl	8000a50 <__aeabi_cdcmpeq>
 8000a68:	bf0c      	ite	eq
 8000a6a:	2001      	moveq	r0, #1
 8000a6c:	2000      	movne	r0, #0
 8000a6e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a72:	bf00      	nop

08000a74 <__aeabi_dcmplt>:
 8000a74:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a78:	f7ff ffea 	bl	8000a50 <__aeabi_cdcmpeq>
 8000a7c:	bf34      	ite	cc
 8000a7e:	2001      	movcc	r0, #1
 8000a80:	2000      	movcs	r0, #0
 8000a82:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a86:	bf00      	nop

08000a88 <__aeabi_dcmple>:
 8000a88:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a8c:	f7ff ffe0 	bl	8000a50 <__aeabi_cdcmpeq>
 8000a90:	bf94      	ite	ls
 8000a92:	2001      	movls	r0, #1
 8000a94:	2000      	movhi	r0, #0
 8000a96:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a9a:	bf00      	nop

08000a9c <__aeabi_dcmpge>:
 8000a9c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aa0:	f7ff ffce 	bl	8000a40 <__aeabi_cdrcmple>
 8000aa4:	bf94      	ite	ls
 8000aa6:	2001      	movls	r0, #1
 8000aa8:	2000      	movhi	r0, #0
 8000aaa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aae:	bf00      	nop

08000ab0 <__aeabi_dcmpgt>:
 8000ab0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ab4:	f7ff ffc4 	bl	8000a40 <__aeabi_cdrcmple>
 8000ab8:	bf34      	ite	cc
 8000aba:	2001      	movcc	r0, #1
 8000abc:	2000      	movcs	r0, #0
 8000abe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ac2:	bf00      	nop

08000ac4 <__aeabi_d2iz>:
 8000ac4:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000ac8:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000acc:	d215      	bcs.n	8000afa <__aeabi_d2iz+0x36>
 8000ace:	d511      	bpl.n	8000af4 <__aeabi_d2iz+0x30>
 8000ad0:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000ad4:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000ad8:	d912      	bls.n	8000b00 <__aeabi_d2iz+0x3c>
 8000ada:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ade:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000ae2:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000ae6:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000aea:	fa23 f002 	lsr.w	r0, r3, r2
 8000aee:	bf18      	it	ne
 8000af0:	4240      	negne	r0, r0
 8000af2:	4770      	bx	lr
 8000af4:	f04f 0000 	mov.w	r0, #0
 8000af8:	4770      	bx	lr
 8000afa:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000afe:	d105      	bne.n	8000b0c <__aeabi_d2iz+0x48>
 8000b00:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b04:	bf08      	it	eq
 8000b06:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b0a:	4770      	bx	lr
 8000b0c:	f04f 0000 	mov.w	r0, #0
 8000b10:	4770      	bx	lr
 8000b12:	bf00      	nop

08000b14 <__aeabi_d2f>:
 8000b14:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b18:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000b1c:	bf24      	itt	cs
 8000b1e:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000b22:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000b26:	d90d      	bls.n	8000b44 <__aeabi_d2f+0x30>
 8000b28:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000b2c:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000b30:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000b34:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000b38:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000b3c:	bf08      	it	eq
 8000b3e:	f020 0001 	biceq.w	r0, r0, #1
 8000b42:	4770      	bx	lr
 8000b44:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000b48:	d121      	bne.n	8000b8e <__aeabi_d2f+0x7a>
 8000b4a:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000b4e:	bfbc      	itt	lt
 8000b50:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000b54:	4770      	bxlt	lr
 8000b56:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000b5a:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b5e:	f1c2 0218 	rsb	r2, r2, #24
 8000b62:	f1c2 0c20 	rsb	ip, r2, #32
 8000b66:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b6a:	fa20 f002 	lsr.w	r0, r0, r2
 8000b6e:	bf18      	it	ne
 8000b70:	f040 0001 	orrne.w	r0, r0, #1
 8000b74:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b78:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b7c:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b80:	ea40 000c 	orr.w	r0, r0, ip
 8000b84:	fa23 f302 	lsr.w	r3, r3, r2
 8000b88:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b8c:	e7cc      	b.n	8000b28 <__aeabi_d2f+0x14>
 8000b8e:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b92:	d107      	bne.n	8000ba4 <__aeabi_d2f+0x90>
 8000b94:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b98:	bf1e      	ittt	ne
 8000b9a:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000b9e:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000ba2:	4770      	bxne	lr
 8000ba4:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000ba8:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000bac:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000bb0:	4770      	bx	lr
 8000bb2:	bf00      	nop

08000bb4 <MX_ADC1_Init>:

ADC_HandleTypeDef hadc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000bb4:	b580      	push	{r7, lr}
 8000bb6:	b09a      	sub	sp, #104	@ 0x68
 8000bb8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8000bba:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8000bbe:	2200      	movs	r2, #0
 8000bc0:	601a      	str	r2, [r3, #0]
 8000bc2:	605a      	str	r2, [r3, #4]
 8000bc4:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8000bc6:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8000bca:	2220      	movs	r2, #32
 8000bcc:	2100      	movs	r1, #0
 8000bce:	4618      	mov	r0, r3
 8000bd0:	f00c fe2d 	bl	800d82e <memset>
  ADC_InjectionConfTypeDef sConfigInjected = {0};
 8000bd4:	463b      	mov	r3, r7
 8000bd6:	223c      	movs	r2, #60	@ 0x3c
 8000bd8:	2100      	movs	r1, #0
 8000bda:	4618      	mov	r0, r3
 8000bdc:	f00c fe27 	bl	800d82e <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8000be0:	4b5d      	ldr	r3, [pc, #372]	@ (8000d58 <MX_ADC1_Init+0x1a4>)
 8000be2:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8000be6:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8000be8:	4b5b      	ldr	r3, [pc, #364]	@ (8000d58 <MX_ADC1_Init+0x1a4>)
 8000bea:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8000bee:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000bf0:	4b59      	ldr	r3, [pc, #356]	@ (8000d58 <MX_ADC1_Init+0x1a4>)
 8000bf2:	2200      	movs	r2, #0
 8000bf4:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000bf6:	4b58      	ldr	r3, [pc, #352]	@ (8000d58 <MX_ADC1_Init+0x1a4>)
 8000bf8:	2200      	movs	r2, #0
 8000bfa:	60da      	str	r2, [r3, #12]
  hadc1.Init.GainCompensation = 0;
 8000bfc:	4b56      	ldr	r3, [pc, #344]	@ (8000d58 <MX_ADC1_Init+0x1a4>)
 8000bfe:	2200      	movs	r2, #0
 8000c00:	611a      	str	r2, [r3, #16]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8000c02:	4b55      	ldr	r3, [pc, #340]	@ (8000d58 <MX_ADC1_Init+0x1a4>)
 8000c04:	2201      	movs	r2, #1
 8000c06:	615a      	str	r2, [r3, #20]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000c08:	4b53      	ldr	r3, [pc, #332]	@ (8000d58 <MX_ADC1_Init+0x1a4>)
 8000c0a:	2204      	movs	r2, #4
 8000c0c:	619a      	str	r2, [r3, #24]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000c0e:	4b52      	ldr	r3, [pc, #328]	@ (8000d58 <MX_ADC1_Init+0x1a4>)
 8000c10:	2200      	movs	r2, #0
 8000c12:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000c14:	4b50      	ldr	r3, [pc, #320]	@ (8000d58 <MX_ADC1_Init+0x1a4>)
 8000c16:	2200      	movs	r2, #0
 8000c18:	775a      	strb	r2, [r3, #29]
  hadc1.Init.NbrOfConversion = 1;
 8000c1a:	4b4f      	ldr	r3, [pc, #316]	@ (8000d58 <MX_ADC1_Init+0x1a4>)
 8000c1c:	2201      	movs	r2, #1
 8000c1e:	621a      	str	r2, [r3, #32]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000c20:	4b4d      	ldr	r3, [pc, #308]	@ (8000d58 <MX_ADC1_Init+0x1a4>)
 8000c22:	2200      	movs	r2, #0
 8000c24:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000c28:	4b4b      	ldr	r3, [pc, #300]	@ (8000d58 <MX_ADC1_Init+0x1a4>)
 8000c2a:	2200      	movs	r2, #0
 8000c2c:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000c2e:	4b4a      	ldr	r3, [pc, #296]	@ (8000d58 <MX_ADC1_Init+0x1a4>)
 8000c30:	2200      	movs	r2, #0
 8000c32:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8000c34:	4b48      	ldr	r3, [pc, #288]	@ (8000d58 <MX_ADC1_Init+0x1a4>)
 8000c36:	2200      	movs	r2, #0
 8000c38:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000c3c:	4b46      	ldr	r3, [pc, #280]	@ (8000d58 <MX_ADC1_Init+0x1a4>)
 8000c3e:	2200      	movs	r2, #0
 8000c40:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc1.Init.OversamplingMode = DISABLE;
 8000c42:	4b45      	ldr	r3, [pc, #276]	@ (8000d58 <MX_ADC1_Init+0x1a4>)
 8000c44:	2200      	movs	r2, #0
 8000c46:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000c4a:	4843      	ldr	r0, [pc, #268]	@ (8000d58 <MX_ADC1_Init+0x1a4>)
 8000c4c:	f006 ff22 	bl	8007a94 <HAL_ADC_Init>
 8000c50:	4603      	mov	r3, r0
 8000c52:	2b00      	cmp	r3, #0
 8000c54:	d001      	beq.n	8000c5a <MX_ADC1_Init+0xa6>
  {
    Error_Handler();
 8000c56:	f006 f87e 	bl	8006d56 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8000c5a:	2300      	movs	r3, #0
 8000c5c:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8000c5e:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8000c62:	4619      	mov	r1, r3
 8000c64:	483c      	ldr	r0, [pc, #240]	@ (8000d58 <MX_ADC1_Init+0x1a4>)
 8000c66:	f009 f95b 	bl	8009f20 <HAL_ADCEx_MultiModeConfigChannel>
 8000c6a:	4603      	mov	r3, r0
 8000c6c:	2b00      	cmp	r3, #0
 8000c6e:	d001      	beq.n	8000c74 <MX_ADC1_Init+0xc0>
  {
    Error_Handler();
 8000c70:	f006 f871 	bl	8006d56 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8000c74:	4b39      	ldr	r3, [pc, #228]	@ (8000d5c <MX_ADC1_Init+0x1a8>)
 8000c76:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000c78:	2306      	movs	r3, #6
 8000c7a:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8000c7c:	2300      	movs	r3, #0
 8000c7e:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000c80:	237f      	movs	r3, #127	@ 0x7f
 8000c82:	64bb      	str	r3, [r7, #72]	@ 0x48
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000c84:	2304      	movs	r3, #4
 8000c86:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sConfig.Offset = 0;
 8000c88:	2300      	movs	r3, #0
 8000c8a:	653b      	str	r3, [r7, #80]	@ 0x50
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000c8c:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8000c90:	4619      	mov	r1, r3
 8000c92:	4831      	ldr	r0, [pc, #196]	@ (8000d58 <MX_ADC1_Init+0x1a4>)
 8000c94:	f007 fc90 	bl	80085b8 <HAL_ADC_ConfigChannel>
 8000c98:	4603      	mov	r3, r0
 8000c9a:	2b00      	cmp	r3, #0
 8000c9c:	d001      	beq.n	8000ca2 <MX_ADC1_Init+0xee>
  {
    Error_Handler();
 8000c9e:	f006 f85a 	bl	8006d56 <Error_Handler>
  }

  /** Configure Injected Channel
  */
  sConfigInjected.InjectedChannel = ADC_CHANNEL_1;
 8000ca2:	4b2e      	ldr	r3, [pc, #184]	@ (8000d5c <MX_ADC1_Init+0x1a8>)
 8000ca4:	603b      	str	r3, [r7, #0]
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_1;
 8000ca6:	2309      	movs	r3, #9
 8000ca8:	607b      	str	r3, [r7, #4]
  sConfigInjected.InjectedSamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8000caa:	2300      	movs	r3, #0
 8000cac:	60bb      	str	r3, [r7, #8]
  sConfigInjected.InjectedSingleDiff = ADC_SINGLE_ENDED;
 8000cae:	237f      	movs	r3, #127	@ 0x7f
 8000cb0:	60fb      	str	r3, [r7, #12]
  sConfigInjected.InjectedOffsetNumber = ADC_OFFSET_NONE;
 8000cb2:	2304      	movs	r3, #4
 8000cb4:	613b      	str	r3, [r7, #16]
  sConfigInjected.InjectedOffset = 0;
 8000cb6:	2300      	movs	r3, #0
 8000cb8:	617b      	str	r3, [r7, #20]
  sConfigInjected.InjectedNbrOfConversion = 4;
 8000cba:	2304      	movs	r3, #4
 8000cbc:	623b      	str	r3, [r7, #32]
  sConfigInjected.InjectedDiscontinuousConvMode = DISABLE;
 8000cbe:	2300      	movs	r3, #0
 8000cc0:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
  sConfigInjected.AutoInjectedConv = DISABLE;
 8000cc4:	2300      	movs	r3, #0
 8000cc6:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
  sConfigInjected.QueueInjectedContext = DISABLE;
 8000cca:	2300      	movs	r3, #0
 8000ccc:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
  sConfigInjected.ExternalTrigInjecConv = ADC_EXTERNALTRIGINJEC_T2_TRGO;
 8000cd0:	2388      	movs	r3, #136	@ 0x88
 8000cd2:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigInjected.ExternalTrigInjecConvEdge = ADC_EXTERNALTRIGINJECCONV_EDGE_RISING;
 8000cd4:	2380      	movs	r3, #128	@ 0x80
 8000cd6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigInjected.InjecOversamplingMode = DISABLE;
 8000cd8:	2300      	movs	r3, #0
 8000cda:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
  if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 8000cde:	463b      	mov	r3, r7
 8000ce0:	4619      	mov	r1, r3
 8000ce2:	481d      	ldr	r0, [pc, #116]	@ (8000d58 <MX_ADC1_Init+0x1a4>)
 8000ce4:	f008 fbf0 	bl	80094c8 <HAL_ADCEx_InjectedConfigChannel>
 8000ce8:	4603      	mov	r3, r0
 8000cea:	2b00      	cmp	r3, #0
 8000cec:	d001      	beq.n	8000cf2 <MX_ADC1_Init+0x13e>
  {
    Error_Handler();
 8000cee:	f006 f832 	bl	8006d56 <Error_Handler>
  }

  /** Configure Injected Channel
  */
  sConfigInjected.InjectedChannel = ADC_CHANNEL_2;
 8000cf2:	4b1b      	ldr	r3, [pc, #108]	@ (8000d60 <MX_ADC1_Init+0x1ac>)
 8000cf4:	603b      	str	r3, [r7, #0]
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_2;
 8000cf6:	f240 130f 	movw	r3, #271	@ 0x10f
 8000cfa:	607b      	str	r3, [r7, #4]
  if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 8000cfc:	463b      	mov	r3, r7
 8000cfe:	4619      	mov	r1, r3
 8000d00:	4815      	ldr	r0, [pc, #84]	@ (8000d58 <MX_ADC1_Init+0x1a4>)
 8000d02:	f008 fbe1 	bl	80094c8 <HAL_ADCEx_InjectedConfigChannel>
 8000d06:	4603      	mov	r3, r0
 8000d08:	2b00      	cmp	r3, #0
 8000d0a:	d001      	beq.n	8000d10 <MX_ADC1_Init+0x15c>
  {
    Error_Handler();
 8000d0c:	f006 f823 	bl	8006d56 <Error_Handler>
  }

  /** Configure Injected Channel
  */
  sConfigInjected.InjectedChannel = ADC_CHANNEL_3;
 8000d10:	4b14      	ldr	r3, [pc, #80]	@ (8000d64 <MX_ADC1_Init+0x1b0>)
 8000d12:	603b      	str	r3, [r7, #0]
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_3;
 8000d14:	f240 2315 	movw	r3, #533	@ 0x215
 8000d18:	607b      	str	r3, [r7, #4]
  if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 8000d1a:	463b      	mov	r3, r7
 8000d1c:	4619      	mov	r1, r3
 8000d1e:	480e      	ldr	r0, [pc, #56]	@ (8000d58 <MX_ADC1_Init+0x1a4>)
 8000d20:	f008 fbd2 	bl	80094c8 <HAL_ADCEx_InjectedConfigChannel>
 8000d24:	4603      	mov	r3, r0
 8000d26:	2b00      	cmp	r3, #0
 8000d28:	d001      	beq.n	8000d2e <MX_ADC1_Init+0x17a>
  {
    Error_Handler();
 8000d2a:	f006 f814 	bl	8006d56 <Error_Handler>
  }

  /** Configure Injected Channel
  */
  sConfigInjected.InjectedChannel = ADC_CHANNEL_4;
 8000d2e:	4b0e      	ldr	r3, [pc, #56]	@ (8000d68 <MX_ADC1_Init+0x1b4>)
 8000d30:	603b      	str	r3, [r7, #0]
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_4;
 8000d32:	f240 331b 	movw	r3, #795	@ 0x31b
 8000d36:	607b      	str	r3, [r7, #4]
  sConfigInjected.InjectedSamplingTime = ADC_SAMPLETIME_47CYCLES_5;
 8000d38:	2304      	movs	r3, #4
 8000d3a:	60bb      	str	r3, [r7, #8]
  if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 8000d3c:	463b      	mov	r3, r7
 8000d3e:	4619      	mov	r1, r3
 8000d40:	4805      	ldr	r0, [pc, #20]	@ (8000d58 <MX_ADC1_Init+0x1a4>)
 8000d42:	f008 fbc1 	bl	80094c8 <HAL_ADCEx_InjectedConfigChannel>
 8000d46:	4603      	mov	r3, r0
 8000d48:	2b00      	cmp	r3, #0
 8000d4a:	d001      	beq.n	8000d50 <MX_ADC1_Init+0x19c>
  {
    Error_Handler();
 8000d4c:	f006 f803 	bl	8006d56 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000d50:	bf00      	nop
 8000d52:	3768      	adds	r7, #104	@ 0x68
 8000d54:	46bd      	mov	sp, r7
 8000d56:	bd80      	pop	{r7, pc}
 8000d58:	20002f64 	.word	0x20002f64
 8000d5c:	04300002 	.word	0x04300002
 8000d60:	08600004 	.word	0x08600004
 8000d64:	0c900008 	.word	0x0c900008
 8000d68:	10c00010 	.word	0x10c00010

08000d6c <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000d6c:	b580      	push	{r7, lr}
 8000d6e:	b09e      	sub	sp, #120	@ 0x78
 8000d70:	af00      	add	r7, sp, #0
 8000d72:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d74:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8000d78:	2200      	movs	r2, #0
 8000d7a:	601a      	str	r2, [r3, #0]
 8000d7c:	605a      	str	r2, [r3, #4]
 8000d7e:	609a      	str	r2, [r3, #8]
 8000d80:	60da      	str	r2, [r3, #12]
 8000d82:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000d84:	f107 0310 	add.w	r3, r7, #16
 8000d88:	2254      	movs	r2, #84	@ 0x54
 8000d8a:	2100      	movs	r1, #0
 8000d8c:	4618      	mov	r0, r3
 8000d8e:	f00c fd4e 	bl	800d82e <memset>
  if(adcHandle->Instance==ADC1)
 8000d92:	687b      	ldr	r3, [r7, #4]
 8000d94:	681b      	ldr	r3, [r3, #0]
 8000d96:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8000d9a:	d13c      	bne.n	8000e16 <HAL_ADC_MspInit+0xaa>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 8000d9c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8000da0:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 8000da2:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 8000da6:	657b      	str	r3, [r7, #84]	@ 0x54
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000da8:	f107 0310 	add.w	r3, r7, #16
 8000dac:	4618      	mov	r0, r3
 8000dae:	f00a fa2b 	bl	800b208 <HAL_RCCEx_PeriphCLKConfig>
 8000db2:	4603      	mov	r3, r0
 8000db4:	2b00      	cmp	r3, #0
 8000db6:	d001      	beq.n	8000dbc <HAL_ADC_MspInit+0x50>
    {
      Error_Handler();
 8000db8:	f005 ffcd 	bl	8006d56 <Error_Handler>
    }

    /* ADC1 clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 8000dbc:	4b18      	ldr	r3, [pc, #96]	@ (8000e20 <HAL_ADC_MspInit+0xb4>)
 8000dbe:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000dc0:	4a17      	ldr	r2, [pc, #92]	@ (8000e20 <HAL_ADC_MspInit+0xb4>)
 8000dc2:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8000dc6:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000dc8:	4b15      	ldr	r3, [pc, #84]	@ (8000e20 <HAL_ADC_MspInit+0xb4>)
 8000dca:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000dcc:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8000dd0:	60fb      	str	r3, [r7, #12]
 8000dd2:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000dd4:	4b12      	ldr	r3, [pc, #72]	@ (8000e20 <HAL_ADC_MspInit+0xb4>)
 8000dd6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000dd8:	4a11      	ldr	r2, [pc, #68]	@ (8000e20 <HAL_ADC_MspInit+0xb4>)
 8000dda:	f043 0301 	orr.w	r3, r3, #1
 8000dde:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000de0:	4b0f      	ldr	r3, [pc, #60]	@ (8000e20 <HAL_ADC_MspInit+0xb4>)
 8000de2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000de4:	f003 0301 	and.w	r3, r3, #1
 8000de8:	60bb      	str	r3, [r7, #8]
 8000dea:	68bb      	ldr	r3, [r7, #8]
    PA0     ------> ADC1_IN1
    PA1     ------> ADC1_IN2
    PA2     ------> ADC1_IN3
    PA3     ------> ADC1_IN4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 8000dec:	230f      	movs	r3, #15
 8000dee:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000df0:	2303      	movs	r3, #3
 8000df2:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000df4:	2300      	movs	r3, #0
 8000df6:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000df8:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8000dfc:	4619      	mov	r1, r3
 8000dfe:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000e02:	f009 faa5 	bl	800a350 <HAL_GPIO_Init>

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 8000e06:	2200      	movs	r2, #0
 8000e08:	2100      	movs	r1, #0
 8000e0a:	2012      	movs	r0, #18
 8000e0c:	f009 fa6b 	bl	800a2e6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 8000e10:	2012      	movs	r0, #18
 8000e12:	f009 fa82 	bl	800a31a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8000e16:	bf00      	nop
 8000e18:	3778      	adds	r7, #120	@ 0x78
 8000e1a:	46bd      	mov	sp, r7
 8000e1c:	bd80      	pop	{r7, pc}
 8000e1e:	bf00      	nop
 8000e20:	40021000 	.word	0x40021000

08000e24 <AdcProcess>:
            AdInitFlag = 1; //  !
        }
    }
}
*/
void AdcProcess() {
 8000e24:	b580      	push	{r7, lr}
 8000e26:	b082      	sub	sp, #8
 8000e28:	af00      	add	r7, sp, #0
		ADC1_Result[0] = (adc1Val[0] - ADC1_Offset[0]) / 81.9f;   	// Ia
 8000e2a:	4b6d      	ldr	r3, [pc, #436]	@ (8000fe0 <AdcProcess+0x1bc>)
 8000e2c:	ed93 7a00 	vldr	s14, [r3]
 8000e30:	4b6c      	ldr	r3, [pc, #432]	@ (8000fe4 <AdcProcess+0x1c0>)
 8000e32:	edd3 7a00 	vldr	s15, [r3]
 8000e36:	ee37 7a67 	vsub.f32	s14, s14, s15
 8000e3a:	eddf 6a6b 	vldr	s13, [pc, #428]	@ 8000fe8 <AdcProcess+0x1c4>
 8000e3e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000e42:	4b6a      	ldr	r3, [pc, #424]	@ (8000fec <AdcProcess+0x1c8>)
 8000e44:	edc3 7a00 	vstr	s15, [r3]
		ADC1_Result[1] = (adc1Val[1] - ADC1_Offset[1]) / 81.9f;		// Ib
 8000e48:	4b65      	ldr	r3, [pc, #404]	@ (8000fe0 <AdcProcess+0x1bc>)
 8000e4a:	ed93 7a01 	vldr	s14, [r3, #4]
 8000e4e:	4b65      	ldr	r3, [pc, #404]	@ (8000fe4 <AdcProcess+0x1c0>)
 8000e50:	edd3 7a01 	vldr	s15, [r3, #4]
 8000e54:	ee37 7a67 	vsub.f32	s14, s14, s15
 8000e58:	eddf 6a63 	vldr	s13, [pc, #396]	@ 8000fe8 <AdcProcess+0x1c4>
 8000e5c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000e60:	4b62      	ldr	r3, [pc, #392]	@ (8000fec <AdcProcess+0x1c8>)
 8000e62:	edc3 7a01 	vstr	s15, [r3, #4]
		ADC1_Result[2] = (adc1Val[2] - ADC1_Offset[2]) / 81.9f;		// Ic
 8000e66:	4b5e      	ldr	r3, [pc, #376]	@ (8000fe0 <AdcProcess+0x1bc>)
 8000e68:	ed93 7a02 	vldr	s14, [r3, #8]
 8000e6c:	4b5d      	ldr	r3, [pc, #372]	@ (8000fe4 <AdcProcess+0x1c0>)
 8000e6e:	edd3 7a02 	vldr	s15, [r3, #8]
 8000e72:	ee37 7a67 	vsub.f32	s14, s14, s15
 8000e76:	eddf 6a5c 	vldr	s13, [pc, #368]	@ 8000fe8 <AdcProcess+0x1c4>
 8000e7a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000e7e:	4b5b      	ldr	r3, [pc, #364]	@ (8000fec <AdcProcess+0x1c8>)
 8000e80:	edc3 7a02 	vstr	s15, [r3, #8]
		ADC1_Result[3] = (adc1Val[3]) / 203.4f;		// Vdc
 8000e84:	4b56      	ldr	r3, [pc, #344]	@ (8000fe0 <AdcProcess+0x1bc>)
 8000e86:	ed93 7a03 	vldr	s14, [r3, #12]
 8000e8a:	eddf 6a59 	vldr	s13, [pc, #356]	@ 8000ff0 <AdcProcess+0x1cc>
 8000e8e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000e92:	4b56      	ldr	r3, [pc, #344]	@ (8000fec <AdcProcess+0x1c8>)
 8000e94:	edc3 7a03 	vstr	s15, [r3, #12]

		INV.Ia = ADCgain[0] * ADC1_Result[0]*scale_comp;
 8000e98:	4b56      	ldr	r3, [pc, #344]	@ (8000ff4 <AdcProcess+0x1d0>)
 8000e9a:	ed93 7a00 	vldr	s14, [r3]
 8000e9e:	4b53      	ldr	r3, [pc, #332]	@ (8000fec <AdcProcess+0x1c8>)
 8000ea0:	edd3 7a00 	vldr	s15, [r3]
 8000ea4:	ee27 7a27 	vmul.f32	s14, s14, s15
 8000ea8:	4b53      	ldr	r3, [pc, #332]	@ (8000ff8 <AdcProcess+0x1d4>)
 8000eaa:	edd3 7a00 	vldr	s15, [r3]
 8000eae:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000eb2:	4b52      	ldr	r3, [pc, #328]	@ (8000ffc <AdcProcess+0x1d8>)
 8000eb4:	edc3 7a16 	vstr	s15, [r3, #88]	@ 0x58
		INV.Ib = ADCgain[1] * ADC1_Result[1]*scale_comp;
 8000eb8:	4b4e      	ldr	r3, [pc, #312]	@ (8000ff4 <AdcProcess+0x1d0>)
 8000eba:	ed93 7a01 	vldr	s14, [r3, #4]
 8000ebe:	4b4b      	ldr	r3, [pc, #300]	@ (8000fec <AdcProcess+0x1c8>)
 8000ec0:	edd3 7a01 	vldr	s15, [r3, #4]
 8000ec4:	ee27 7a27 	vmul.f32	s14, s14, s15
 8000ec8:	4b4b      	ldr	r3, [pc, #300]	@ (8000ff8 <AdcProcess+0x1d4>)
 8000eca:	edd3 7a00 	vldr	s15, [r3]
 8000ece:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000ed2:	4b4a      	ldr	r3, [pc, #296]	@ (8000ffc <AdcProcess+0x1d8>)
 8000ed4:	edc3 7a17 	vstr	s15, [r3, #92]	@ 0x5c
		INV.Ic = ADCgain[2] * ADC1_Result[2]*scale_comp;
 8000ed8:	4b46      	ldr	r3, [pc, #280]	@ (8000ff4 <AdcProcess+0x1d0>)
 8000eda:	ed93 7a02 	vldr	s14, [r3, #8]
 8000ede:	4b43      	ldr	r3, [pc, #268]	@ (8000fec <AdcProcess+0x1c8>)
 8000ee0:	edd3 7a02 	vldr	s15, [r3, #8]
 8000ee4:	ee27 7a27 	vmul.f32	s14, s14, s15
 8000ee8:	4b43      	ldr	r3, [pc, #268]	@ (8000ff8 <AdcProcess+0x1d4>)
 8000eea:	edd3 7a00 	vldr	s15, [r3]
 8000eee:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000ef2:	4b42      	ldr	r3, [pc, #264]	@ (8000ffc <AdcProcess+0x1d8>)
 8000ef4:	edc3 7a18 	vstr	s15, [r3, #96]	@ 0x60
		//INV.Ia = -(INV.Ib + INV.Ic);
		INV.Vdc = ADCgain[3] * ADC1_Result[3]*scale_comp;
 8000ef8:	4b3e      	ldr	r3, [pc, #248]	@ (8000ff4 <AdcProcess+0x1d0>)
 8000efa:	ed93 7a03 	vldr	s14, [r3, #12]
 8000efe:	4b3b      	ldr	r3, [pc, #236]	@ (8000fec <AdcProcess+0x1c8>)
 8000f00:	edd3 7a03 	vldr	s15, [r3, #12]
 8000f04:	ee27 7a27 	vmul.f32	s14, s14, s15
 8000f08:	4b3b      	ldr	r3, [pc, #236]	@ (8000ff8 <AdcProcess+0x1d4>)
 8000f0a:	edd3 7a00 	vldr	s15, [r3]
 8000f0e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000f12:	4b3a      	ldr	r3, [pc, #232]	@ (8000ffc <AdcProcess+0x1d8>)
 8000f14:	edc3 7a12 	vstr	s15, [r3, #72]	@ 0x48

		float alpha = 0.999;
 8000f18:	4b39      	ldr	r3, [pc, #228]	@ (8001000 <AdcProcess+0x1dc>)
 8000f1a:	607b      	str	r3, [r7, #4]
		INV.Vdc_control = INV.Vdc * (1-alpha) + alpha * INV.Vdc_control;
 8000f1c:	4b37      	ldr	r3, [pc, #220]	@ (8000ffc <AdcProcess+0x1d8>)
 8000f1e:	ed93 7a12 	vldr	s14, [r3, #72]	@ 0x48
 8000f22:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8000f26:	edd7 7a01 	vldr	s15, [r7, #4]
 8000f2a:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8000f2e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8000f32:	4b32      	ldr	r3, [pc, #200]	@ (8000ffc <AdcProcess+0x1d8>)
 8000f34:	edd3 6a13 	vldr	s13, [r3, #76]	@ 0x4c
 8000f38:	edd7 7a01 	vldr	s15, [r7, #4]
 8000f3c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8000f40:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000f44:	4b2d      	ldr	r3, [pc, #180]	@ (8000ffc <AdcProcess+0x1d8>)
 8000f46:	edc3 7a13 	vstr	s15, [r3, #76]	@ 0x4c
		INV.Vdc = INV.Vdc_control;
 8000f4a:	4b2c      	ldr	r3, [pc, #176]	@ (8000ffc <AdcProcess+0x1d8>)
 8000f4c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000f4e:	4a2b      	ldr	r2, [pc, #172]	@ (8000ffc <AdcProcess+0x1d8>)
 8000f50:	6493      	str	r3, [r2, #72]	@ 0x48
		INV.INV_Vdc = 1./MAX(INV.Vdc_control, 1.f);
 8000f52:	4b2a      	ldr	r3, [pc, #168]	@ (8000ffc <AdcProcess+0x1d8>)
 8000f54:	edd3 7a13 	vldr	s15, [r3, #76]	@ 0x4c
 8000f58:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8000f5c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000f60:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000f64:	dd07      	ble.n	8000f76 <AdcProcess+0x152>
 8000f66:	4b25      	ldr	r3, [pc, #148]	@ (8000ffc <AdcProcess+0x1d8>)
 8000f68:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000f6a:	4618      	mov	r0, r3
 8000f6c:	f7ff fab8 	bl	80004e0 <__aeabi_f2d>
 8000f70:	4602      	mov	r2, r0
 8000f72:	460b      	mov	r3, r1
 8000f74:	e002      	b.n	8000f7c <AdcProcess+0x158>
 8000f76:	f04f 0200 	mov.w	r2, #0
 8000f7a:	4b22      	ldr	r3, [pc, #136]	@ (8001004 <AdcProcess+0x1e0>)
 8000f7c:	f04f 0000 	mov.w	r0, #0
 8000f80:	4920      	ldr	r1, [pc, #128]	@ (8001004 <AdcProcess+0x1e0>)
 8000f82:	f7ff fc2f 	bl	80007e4 <__aeabi_ddiv>
 8000f86:	4602      	mov	r2, r0
 8000f88:	460b      	mov	r3, r1
 8000f8a:	4610      	mov	r0, r2
 8000f8c:	4619      	mov	r1, r3
 8000f8e:	f7ff fdc1 	bl	8000b14 <__aeabi_d2f>
 8000f92:	4603      	mov	r3, r0
 8000f94:	4a19      	ldr	r2, [pc, #100]	@ (8000ffc <AdcProcess+0x1d8>)
 8000f96:	6513      	str	r3, [r2, #80]	@ 0x50

		if (store_flag == 1) {
 8000f98:	4b1b      	ldr	r3, [pc, #108]	@ (8001008 <AdcProcess+0x1e4>)
 8000f9a:	681b      	ldr	r3, [r3, #0]
 8000f9c:	2b01      	cmp	r3, #1
 8000f9e:	d11a      	bne.n	8000fd6 <AdcProcess+0x1b2>

//			INV.Idsr_ref_OLC = 1.;

			if (store_cnt < 3000) Ia_arr[store_cnt++] = INV.Ia;
 8000fa0:	4b1a      	ldr	r3, [pc, #104]	@ (800100c <AdcProcess+0x1e8>)
 8000fa2:	681b      	ldr	r3, [r3, #0]
 8000fa4:	f640 32b7 	movw	r2, #2999	@ 0xbb7
 8000fa8:	4293      	cmp	r3, r2
 8000faa:	dc0b      	bgt.n	8000fc4 <AdcProcess+0x1a0>
 8000fac:	4b17      	ldr	r3, [pc, #92]	@ (800100c <AdcProcess+0x1e8>)
 8000fae:	681b      	ldr	r3, [r3, #0]
 8000fb0:	1c5a      	adds	r2, r3, #1
 8000fb2:	4916      	ldr	r1, [pc, #88]	@ (800100c <AdcProcess+0x1e8>)
 8000fb4:	600a      	str	r2, [r1, #0]
 8000fb6:	4a11      	ldr	r2, [pc, #68]	@ (8000ffc <AdcProcess+0x1d8>)
 8000fb8:	6d92      	ldr	r2, [r2, #88]	@ 0x58
 8000fba:	4915      	ldr	r1, [pc, #84]	@ (8001010 <AdcProcess+0x1ec>)
 8000fbc:	009b      	lsls	r3, r3, #2
 8000fbe:	440b      	add	r3, r1
 8000fc0:	601a      	str	r2, [r3, #0]
			else if (store_cnt >= 3000) store_flag = 0;
		}

}
 8000fc2:	e008      	b.n	8000fd6 <AdcProcess+0x1b2>
			else if (store_cnt >= 3000) store_flag = 0;
 8000fc4:	4b11      	ldr	r3, [pc, #68]	@ (800100c <AdcProcess+0x1e8>)
 8000fc6:	681b      	ldr	r3, [r3, #0]
 8000fc8:	f640 32b7 	movw	r2, #2999	@ 0xbb7
 8000fcc:	4293      	cmp	r3, r2
 8000fce:	dd02      	ble.n	8000fd6 <AdcProcess+0x1b2>
 8000fd0:	4b0d      	ldr	r3, [pc, #52]	@ (8001008 <AdcProcess+0x1e4>)
 8000fd2:	2200      	movs	r2, #0
 8000fd4:	601a      	str	r2, [r3, #0]
}
 8000fd6:	bf00      	nop
 8000fd8:	3708      	adds	r7, #8
 8000fda:	46bd      	mov	sp, r7
 8000fdc:	bd80      	pop	{r7, pc}
 8000fde:	bf00      	nop
 8000fe0:	2000004c 	.word	0x2000004c
 8000fe4:	20000000 	.word	0x20000000
 8000fe8:	42a3cccd 	.word	0x42a3cccd
 8000fec:	2000005c 	.word	0x2000005c
 8000ff0:	434b6666 	.word	0x434b6666
 8000ff4:	20000010 	.word	0x20000010
 8000ff8:	2000000c 	.word	0x2000000c
 8000ffc:	20003014 	.word	0x20003014
 8001000:	3f7fbe77 	.word	0x3f7fbe77
 8001004:	3ff00000 	.word	0x3ff00000
 8001008:	20002f5c 	.word	0x20002f5c
 800100c:	20002f58 	.word	0x20002f58
 8001010:	20000078 	.word	0x20000078
 8001014:	00000000 	.word	0x00000000

08001018 <Offset>:



// calculate ADC offset for Ia, Ib, and Ic by averaging 5000 cycles
void Offset() {
 8001018:	b580      	push	{r7, lr}
 800101a:	af00      	add	r7, sp, #0

	static unsigned int AdDummyCnt = 0;

	if (AdDummyCnt < 5000) {
 800101c:	4b46      	ldr	r3, [pc, #280]	@ (8001138 <Offset+0x120>)
 800101e:	681b      	ldr	r3, [r3, #0]
 8001020:	f241 3287 	movw	r2, #4999	@ 0x1387
 8001024:	4293      	cmp	r3, r2
 8001026:	d805      	bhi.n	8001034 <Offset+0x1c>
		AdDummyCnt++;
 8001028:	4b43      	ldr	r3, [pc, #268]	@ (8001138 <Offset+0x120>)
 800102a:	681b      	ldr	r3, [r3, #0]
 800102c:	3301      	adds	r3, #1
 800102e:	4a42      	ldr	r2, [pc, #264]	@ (8001138 <Offset+0x120>)
 8001030:	6013      	str	r3, [r2, #0]
			ADC1_Offset[2] = ADC1_Offset_sum[2] / 5000.;
			AdInitFlag = 1;
		}
	}

}
 8001032:	e079      	b.n	8001128 <Offset+0x110>
		AdOffCalcCnt++;
 8001034:	4b41      	ldr	r3, [pc, #260]	@ (800113c <Offset+0x124>)
 8001036:	681b      	ldr	r3, [r3, #0]
 8001038:	3301      	adds	r3, #1
 800103a:	4a40      	ldr	r2, [pc, #256]	@ (800113c <Offset+0x124>)
 800103c:	6013      	str	r3, [r2, #0]
		ADC1_Offset_sum[0] += adc1Val[0];
 800103e:	4b40      	ldr	r3, [pc, #256]	@ (8001140 <Offset+0x128>)
 8001040:	681b      	ldr	r3, [r3, #0]
 8001042:	ee07 3a90 	vmov	s15, r3
 8001046:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800104a:	4b3e      	ldr	r3, [pc, #248]	@ (8001144 <Offset+0x12c>)
 800104c:	edd3 7a00 	vldr	s15, [r3]
 8001050:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001054:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001058:	ee17 2a90 	vmov	r2, s15
 800105c:	4b38      	ldr	r3, [pc, #224]	@ (8001140 <Offset+0x128>)
 800105e:	601a      	str	r2, [r3, #0]
		ADC1_Offset_sum[1] += adc1Val[1];
 8001060:	4b37      	ldr	r3, [pc, #220]	@ (8001140 <Offset+0x128>)
 8001062:	685b      	ldr	r3, [r3, #4]
 8001064:	ee07 3a90 	vmov	s15, r3
 8001068:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800106c:	4b35      	ldr	r3, [pc, #212]	@ (8001144 <Offset+0x12c>)
 800106e:	edd3 7a01 	vldr	s15, [r3, #4]
 8001072:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001076:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800107a:	ee17 2a90 	vmov	r2, s15
 800107e:	4b30      	ldr	r3, [pc, #192]	@ (8001140 <Offset+0x128>)
 8001080:	605a      	str	r2, [r3, #4]
		ADC1_Offset_sum[2] += adc1Val[2];
 8001082:	4b2f      	ldr	r3, [pc, #188]	@ (8001140 <Offset+0x128>)
 8001084:	689b      	ldr	r3, [r3, #8]
 8001086:	ee07 3a90 	vmov	s15, r3
 800108a:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800108e:	4b2d      	ldr	r3, [pc, #180]	@ (8001144 <Offset+0x12c>)
 8001090:	edd3 7a02 	vldr	s15, [r3, #8]
 8001094:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001098:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800109c:	ee17 2a90 	vmov	r2, s15
 80010a0:	4b27      	ldr	r3, [pc, #156]	@ (8001140 <Offset+0x128>)
 80010a2:	609a      	str	r2, [r3, #8]
		if (AdOffCalcCnt == 5000) {
 80010a4:	4b25      	ldr	r3, [pc, #148]	@ (800113c <Offset+0x124>)
 80010a6:	681b      	ldr	r3, [r3, #0]
 80010a8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80010ac:	4293      	cmp	r3, r2
 80010ae:	d13b      	bne.n	8001128 <Offset+0x110>
			ADC1_Offset[0] = ADC1_Offset_sum[0] / 5000.;
 80010b0:	4b23      	ldr	r3, [pc, #140]	@ (8001140 <Offset+0x128>)
 80010b2:	681b      	ldr	r3, [r3, #0]
 80010b4:	4618      	mov	r0, r3
 80010b6:	f7ff f9f1 	bl	800049c <__aeabi_ui2d>
 80010ba:	a31d      	add	r3, pc, #116	@ (adr r3, 8001130 <Offset+0x118>)
 80010bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80010c0:	f7ff fb90 	bl	80007e4 <__aeabi_ddiv>
 80010c4:	4602      	mov	r2, r0
 80010c6:	460b      	mov	r3, r1
 80010c8:	4610      	mov	r0, r2
 80010ca:	4619      	mov	r1, r3
 80010cc:	f7ff fd22 	bl	8000b14 <__aeabi_d2f>
 80010d0:	4603      	mov	r3, r0
 80010d2:	4a1d      	ldr	r2, [pc, #116]	@ (8001148 <Offset+0x130>)
 80010d4:	6013      	str	r3, [r2, #0]
			ADC1_Offset[1] = ADC1_Offset_sum[1] / 5000.;
 80010d6:	4b1a      	ldr	r3, [pc, #104]	@ (8001140 <Offset+0x128>)
 80010d8:	685b      	ldr	r3, [r3, #4]
 80010da:	4618      	mov	r0, r3
 80010dc:	f7ff f9de 	bl	800049c <__aeabi_ui2d>
 80010e0:	a313      	add	r3, pc, #76	@ (adr r3, 8001130 <Offset+0x118>)
 80010e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80010e6:	f7ff fb7d 	bl	80007e4 <__aeabi_ddiv>
 80010ea:	4602      	mov	r2, r0
 80010ec:	460b      	mov	r3, r1
 80010ee:	4610      	mov	r0, r2
 80010f0:	4619      	mov	r1, r3
 80010f2:	f7ff fd0f 	bl	8000b14 <__aeabi_d2f>
 80010f6:	4603      	mov	r3, r0
 80010f8:	4a13      	ldr	r2, [pc, #76]	@ (8001148 <Offset+0x130>)
 80010fa:	6053      	str	r3, [r2, #4]
			ADC1_Offset[2] = ADC1_Offset_sum[2] / 5000.;
 80010fc:	4b10      	ldr	r3, [pc, #64]	@ (8001140 <Offset+0x128>)
 80010fe:	689b      	ldr	r3, [r3, #8]
 8001100:	4618      	mov	r0, r3
 8001102:	f7ff f9cb 	bl	800049c <__aeabi_ui2d>
 8001106:	a30a      	add	r3, pc, #40	@ (adr r3, 8001130 <Offset+0x118>)
 8001108:	e9d3 2300 	ldrd	r2, r3, [r3]
 800110c:	f7ff fb6a 	bl	80007e4 <__aeabi_ddiv>
 8001110:	4602      	mov	r2, r0
 8001112:	460b      	mov	r3, r1
 8001114:	4610      	mov	r0, r2
 8001116:	4619      	mov	r1, r3
 8001118:	f7ff fcfc 	bl	8000b14 <__aeabi_d2f>
 800111c:	4603      	mov	r3, r0
 800111e:	4a0a      	ldr	r2, [pc, #40]	@ (8001148 <Offset+0x130>)
 8001120:	6093      	str	r3, [r2, #8]
			AdInitFlag = 1;
 8001122:	4b0a      	ldr	r3, [pc, #40]	@ (800114c <Offset+0x134>)
 8001124:	2201      	movs	r2, #1
 8001126:	601a      	str	r2, [r3, #0]
}
 8001128:	bf00      	nop
 800112a:	bd80      	pop	{r7, pc}
 800112c:	f3af 8000 	nop.w
 8001130:	00000000 	.word	0x00000000
 8001134:	40b38800 	.word	0x40b38800
 8001138:	20002fd0 	.word	0x20002fd0
 800113c:	20002f60 	.word	0x20002f60
 8001140:	2000006c 	.word	0x2000006c
 8001144:	2000004c 	.word	0x2000004c
 8001148:	20000000 	.word	0x20000000
 800114c:	20000048 	.word	0x20000048

08001150 <Control>:
extern uint8_t T_buffer[0];
//extern SPI_HandleTypeDef hspi3;
extern ADC_HandleTypeDef hadc1;


void Control(void) {
 8001150:	b580      	push	{r7, lr}
 8001152:	af00      	add	r7, sp, #0

	ControlCnt++;
 8001154:	4bb1      	ldr	r3, [pc, #708]	@ (800141c <Control+0x2cc>)
 8001156:	681b      	ldr	r3, [r3, #0]
 8001158:	3301      	adds	r3, #1
 800115a:	4ab0      	ldr	r2, [pc, #704]	@ (800141c <Control+0x2cc>)
 800115c:	6013      	str	r3, [r2, #0]
	//INV.ADC_C_debug = HAL_ADCEx_InjectedGetValue(&hadc1, ADC_INJECTED_RANK_3);
	//INV.ADC_Vdc_debug = HAL_ADCEx_InjectedGetValue(&hadc1, ADC_INJECTED_RANK_4);

	//HAL_ADCEx_InjectedStart(&hadc1);

	adc1Val[0] = hadc1.Instance->JDR1; // Ia
 800115e:	4bb0      	ldr	r3, [pc, #704]	@ (8001420 <Control+0x2d0>)
 8001160:	681b      	ldr	r3, [r3, #0]
 8001162:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001166:	ee07 3a90 	vmov	s15, r3
 800116a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800116e:	4bad      	ldr	r3, [pc, #692]	@ (8001424 <Control+0x2d4>)
 8001170:	edc3 7a00 	vstr	s15, [r3]
	adc1Val[1] = hadc1.Instance->JDR2; // Ib
 8001174:	4baa      	ldr	r3, [pc, #680]	@ (8001420 <Control+0x2d0>)
 8001176:	681b      	ldr	r3, [r3, #0]
 8001178:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800117c:	ee07 3a90 	vmov	s15, r3
 8001180:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001184:	4ba7      	ldr	r3, [pc, #668]	@ (8001424 <Control+0x2d4>)
 8001186:	edc3 7a01 	vstr	s15, [r3, #4]
	adc1Val[2] = hadc1.Instance->JDR3; // Ic
 800118a:	4ba5      	ldr	r3, [pc, #660]	@ (8001420 <Control+0x2d0>)
 800118c:	681b      	ldr	r3, [r3, #0]
 800118e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001192:	ee07 3a90 	vmov	s15, r3
 8001196:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800119a:	4ba2      	ldr	r3, [pc, #648]	@ (8001424 <Control+0x2d4>)
 800119c:	edc3 7a02 	vstr	s15, [r3, #8]
	adc1Val[3] = hadc1.Instance->JDR4; // Vdc
 80011a0:	4b9f      	ldr	r3, [pc, #636]	@ (8001420 <Control+0x2d0>)
 80011a2:	681b      	ldr	r3, [r3, #0]
 80011a4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80011a8:	ee07 3a90 	vmov	s15, r3
 80011ac:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80011b0:	4b9c      	ldr	r3, [pc, #624]	@ (8001424 <Control+0x2d4>)
 80011b2:	edc3 7a03 	vstr	s15, [r3, #12]

	if (!AdInitFlag)
 80011b6:	4b9c      	ldr	r3, [pc, #624]	@ (8001428 <Control+0x2d8>)
 80011b8:	681b      	ldr	r3, [r3, #0]
 80011ba:	2b00      	cmp	r3, #0
 80011bc:	d102      	bne.n	80011c4 <Control+0x74>
		Offset();
 80011be:	f7ff ff2b 	bl	8001018 <Offset>
 80011c2:	e001      	b.n	80011c8 <Control+0x78>
	else {
		AdcProcess();
 80011c4:	f7ff fe2e 	bl	8000e24 <AdcProcess>
//	    INV.ADC_C_debug = HAL_ADCEx_InjectedGetValue(&hadc1, ADC_INJECTED_RANK_3);
//	    INV.ADC_Vdc_debug = HAL_ADCEx_InjectedGetValue(&hadc1, ADC_INJECTED_RANK_4);
//
//	}

    if (ABS(INV.Ia) >= 80.f)  {SoftWareFault();}
 80011c8:	4b98      	ldr	r3, [pc, #608]	@ (800142c <Control+0x2dc>)
 80011ca:	edd3 7a16 	vldr	s15, [r3, #88]	@ 0x58
 80011ce:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80011d2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80011d6:	dd0d      	ble.n	80011f4 <Control+0xa4>
 80011d8:	4b94      	ldr	r3, [pc, #592]	@ (800142c <Control+0x2dc>)
 80011da:	edd3 7a16 	vldr	s15, [r3, #88]	@ 0x58
 80011de:	ed9f 7a94 	vldr	s14, [pc, #592]	@ 8001430 <Control+0x2e0>
 80011e2:	eef4 7ac7 	vcmpe.f32	s15, s14
 80011e6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80011ea:	bfac      	ite	ge
 80011ec:	2301      	movge	r3, #1
 80011ee:	2300      	movlt	r3, #0
 80011f0:	b2db      	uxtb	r3, r3
 80011f2:	e00c      	b.n	800120e <Control+0xbe>
 80011f4:	4b8d      	ldr	r3, [pc, #564]	@ (800142c <Control+0x2dc>)
 80011f6:	edd3 7a16 	vldr	s15, [r3, #88]	@ 0x58
 80011fa:	ed9f 7a8e 	vldr	s14, [pc, #568]	@ 8001434 <Control+0x2e4>
 80011fe:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001202:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001206:	bf94      	ite	ls
 8001208:	2301      	movls	r3, #1
 800120a:	2300      	movhi	r3, #0
 800120c:	b2db      	uxtb	r3, r3
 800120e:	2b00      	cmp	r3, #0
 8001210:	d001      	beq.n	8001216 <Control+0xc6>
 8001212:	f000 f977 	bl	8001504 <SoftWareFault>
    if (ABS(INV.Ib) >= 80.f)  {SoftWareFault();}
 8001216:	4b85      	ldr	r3, [pc, #532]	@ (800142c <Control+0x2dc>)
 8001218:	edd3 7a17 	vldr	s15, [r3, #92]	@ 0x5c
 800121c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001220:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001224:	dd0d      	ble.n	8001242 <Control+0xf2>
 8001226:	4b81      	ldr	r3, [pc, #516]	@ (800142c <Control+0x2dc>)
 8001228:	edd3 7a17 	vldr	s15, [r3, #92]	@ 0x5c
 800122c:	ed9f 7a80 	vldr	s14, [pc, #512]	@ 8001430 <Control+0x2e0>
 8001230:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001234:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001238:	bfac      	ite	ge
 800123a:	2301      	movge	r3, #1
 800123c:	2300      	movlt	r3, #0
 800123e:	b2db      	uxtb	r3, r3
 8001240:	e00c      	b.n	800125c <Control+0x10c>
 8001242:	4b7a      	ldr	r3, [pc, #488]	@ (800142c <Control+0x2dc>)
 8001244:	edd3 7a17 	vldr	s15, [r3, #92]	@ 0x5c
 8001248:	ed9f 7a7a 	vldr	s14, [pc, #488]	@ 8001434 <Control+0x2e4>
 800124c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001250:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001254:	bf94      	ite	ls
 8001256:	2301      	movls	r3, #1
 8001258:	2300      	movhi	r3, #0
 800125a:	b2db      	uxtb	r3, r3
 800125c:	2b00      	cmp	r3, #0
 800125e:	d001      	beq.n	8001264 <Control+0x114>
 8001260:	f000 f950 	bl	8001504 <SoftWareFault>
    if (ABS(INV.Ic) >= 80.f)  {SoftWareFault();}
 8001264:	4b71      	ldr	r3, [pc, #452]	@ (800142c <Control+0x2dc>)
 8001266:	edd3 7a18 	vldr	s15, [r3, #96]	@ 0x60
 800126a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800126e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001272:	dd0d      	ble.n	8001290 <Control+0x140>
 8001274:	4b6d      	ldr	r3, [pc, #436]	@ (800142c <Control+0x2dc>)
 8001276:	edd3 7a18 	vldr	s15, [r3, #96]	@ 0x60
 800127a:	ed9f 7a6d 	vldr	s14, [pc, #436]	@ 8001430 <Control+0x2e0>
 800127e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001282:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001286:	bfac      	ite	ge
 8001288:	2301      	movge	r3, #1
 800128a:	2300      	movlt	r3, #0
 800128c:	b2db      	uxtb	r3, r3
 800128e:	e00c      	b.n	80012aa <Control+0x15a>
 8001290:	4b66      	ldr	r3, [pc, #408]	@ (800142c <Control+0x2dc>)
 8001292:	edd3 7a18 	vldr	s15, [r3, #96]	@ 0x60
 8001296:	ed9f 7a67 	vldr	s14, [pc, #412]	@ 8001434 <Control+0x2e4>
 800129a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800129e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80012a2:	bf94      	ite	ls
 80012a4:	2301      	movls	r3, #1
 80012a6:	2300      	movhi	r3, #0
 80012a8:	b2db      	uxtb	r3, r3
 80012aa:	2b00      	cmp	r3, #0
 80012ac:	d001      	beq.n	80012b2 <Control+0x162>
 80012ae:	f000 f929 	bl	8001504 <SoftWareFault>
//    if (ABS(INV.Wrpm) >= 1000.f)      {SoftWareFault();}

    UpdateController(&INV);
 80012b2:	485e      	ldr	r0, [pc, #376]	@ (800142c <Control+0x2dc>)
 80012b4:	f000 fc3a 	bl	8001b2c <UpdateController>

    Hallsensor_Observer(&INV);
 80012b8:	485c      	ldr	r0, [pc, #368]	@ (800142c <Control+0x2dc>)
 80012ba:	f005 f921 	bl	8006500 <Hallsensor_Observer>

	if (FLAG.READY && !(FLAG.FAULT)) {
 80012be:	4b5e      	ldr	r3, [pc, #376]	@ (8001438 <Control+0x2e8>)
 80012c0:	881b      	ldrh	r3, [r3, #0]
 80012c2:	2b00      	cmp	r3, #0
 80012c4:	f000 80fa 	beq.w	80014bc <Control+0x36c>
 80012c8:	4b5b      	ldr	r3, [pc, #364]	@ (8001438 <Control+0x2e8>)
 80012ca:	885b      	ldrh	r3, [r3, #2]
 80012cc:	2b00      	cmp	r3, #0
 80012ce:	f040 80f5 	bne.w	80014bc <Control+0x36c>

		if (FLAG.INV_RUN) {
 80012d2:	4b59      	ldr	r3, [pc, #356]	@ (8001438 <Control+0x2e8>)
 80012d4:	88db      	ldrh	r3, [r3, #6]
 80012d6:	2b00      	cmp	r3, #0
 80012d8:	d006      	beq.n	80012e8 <Control+0x198>
			SpeedControl(&INV);
 80012da:	4854      	ldr	r0, [pc, #336]	@ (800142c <Control+0x2dc>)
 80012dc:	f002 f824 	bl	8003328 <SpeedControl>
			Vref_GenControl(&INV);
 80012e0:	4852      	ldr	r0, [pc, #328]	@ (800142c <Control+0x2dc>)
 80012e2:	f002 fa79 	bl	80037d8 <Vref_GenControl>
		if (FLAG.INV_RUN) {
 80012e6:	e106      	b.n	80014f6 <Control+0x3a6>
//			CurrentControl(&INV);
		}
		else if(FLAG.HALL_POS_TEST){ //  Hall_position Test
 80012e8:	4b53      	ldr	r3, [pc, #332]	@ (8001438 <Control+0x2e8>)
 80012ea:	8b9b      	ldrh	r3, [r3, #28]
 80012ec:	2b00      	cmp	r3, #0
 80012ee:	d00d      	beq.n	800130c <Control+0x1bc>
			HallPosition_Test(&INV);
 80012f0:	484e      	ldr	r0, [pc, #312]	@ (800142c <Control+0x2dc>)
 80012f2:	f005 fa97 	bl	8006824 <HallPosition_Test>
			PwmDutyUpt();
 80012f6:	f005 fc23 	bl	8006b40 <PwmDutyUpt>
			PwmSwOn();
 80012fa:	f005 fbcb 	bl	8006a94 <PwmSwOn>
			PWM_BUF_ON;
 80012fe:	2200      	movs	r2, #0
 8001300:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001304:	484d      	ldr	r0, [pc, #308]	@ (800143c <Control+0x2ec>)
 8001306:	f009 f9bd 	bl	800a684 <HAL_GPIO_WritePin>
		if (FLAG.INV_RUN) {
 800130a:	e0f4      	b.n	80014f6 <Control+0x3a6>
		}
		// use for inverter duty test
		else if(FLAG.DUTY_TEST) {
 800130c:	4b4a      	ldr	r3, [pc, #296]	@ (8001438 <Control+0x2e8>)
 800130e:	8adb      	ldrh	r3, [r3, #22]
 8001310:	2b00      	cmp	r3, #0
 8001312:	d06d      	beq.n	80013f0 <Control+0x2a0>
//			CS_LOW;

			INV.Duty_A = LIMIT(INV.Duty_A, 0.f, 0.95f);
 8001314:	4b45      	ldr	r3, [pc, #276]	@ (800142c <Control+0x2dc>)
 8001316:	edd3 7a75 	vldr	s15, [r3, #468]	@ 0x1d4
 800131a:	ed9f 7a49 	vldr	s14, [pc, #292]	@ 8001440 <Control+0x2f0>
 800131e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001322:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001326:	dd01      	ble.n	800132c <Control+0x1dc>
 8001328:	4b46      	ldr	r3, [pc, #280]	@ (8001444 <Control+0x2f4>)
 800132a:	e00d      	b.n	8001348 <Control+0x1f8>
 800132c:	4b3f      	ldr	r3, [pc, #252]	@ (800142c <Control+0x2dc>)
 800132e:	edd3 7a75 	vldr	s15, [r3, #468]	@ 0x1d4
 8001332:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001336:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800133a:	d502      	bpl.n	8001342 <Control+0x1f2>
 800133c:	f04f 0300 	mov.w	r3, #0
 8001340:	e002      	b.n	8001348 <Control+0x1f8>
 8001342:	4b3a      	ldr	r3, [pc, #232]	@ (800142c <Control+0x2dc>)
 8001344:	f8d3 31d4 	ldr.w	r3, [r3, #468]	@ 0x1d4
 8001348:	4a38      	ldr	r2, [pc, #224]	@ (800142c <Control+0x2dc>)
 800134a:	f8c2 31d4 	str.w	r3, [r2, #468]	@ 0x1d4
			INV.Duty_B = LIMIT(INV.Duty_B, 0.f, 0.95f);
 800134e:	4b37      	ldr	r3, [pc, #220]	@ (800142c <Control+0x2dc>)
 8001350:	edd3 7a76 	vldr	s15, [r3, #472]	@ 0x1d8
 8001354:	ed9f 7a3a 	vldr	s14, [pc, #232]	@ 8001440 <Control+0x2f0>
 8001358:	eef4 7ac7 	vcmpe.f32	s15, s14
 800135c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001360:	dd01      	ble.n	8001366 <Control+0x216>
 8001362:	4b38      	ldr	r3, [pc, #224]	@ (8001444 <Control+0x2f4>)
 8001364:	e00d      	b.n	8001382 <Control+0x232>
 8001366:	4b31      	ldr	r3, [pc, #196]	@ (800142c <Control+0x2dc>)
 8001368:	edd3 7a76 	vldr	s15, [r3, #472]	@ 0x1d8
 800136c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001370:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001374:	d502      	bpl.n	800137c <Control+0x22c>
 8001376:	f04f 0300 	mov.w	r3, #0
 800137a:	e002      	b.n	8001382 <Control+0x232>
 800137c:	4b2b      	ldr	r3, [pc, #172]	@ (800142c <Control+0x2dc>)
 800137e:	f8d3 31d8 	ldr.w	r3, [r3, #472]	@ 0x1d8
 8001382:	4a2a      	ldr	r2, [pc, #168]	@ (800142c <Control+0x2dc>)
 8001384:	f8c2 31d8 	str.w	r3, [r2, #472]	@ 0x1d8
			INV.Duty_C = LIMIT(INV.Duty_C, 0.f, 0.95f);
 8001388:	4b28      	ldr	r3, [pc, #160]	@ (800142c <Control+0x2dc>)
 800138a:	edd3 7a77 	vldr	s15, [r3, #476]	@ 0x1dc
 800138e:	ed9f 7a2c 	vldr	s14, [pc, #176]	@ 8001440 <Control+0x2f0>
 8001392:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001396:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800139a:	dd01      	ble.n	80013a0 <Control+0x250>
 800139c:	4b29      	ldr	r3, [pc, #164]	@ (8001444 <Control+0x2f4>)
 800139e:	e00d      	b.n	80013bc <Control+0x26c>
 80013a0:	4b22      	ldr	r3, [pc, #136]	@ (800142c <Control+0x2dc>)
 80013a2:	edd3 7a77 	vldr	s15, [r3, #476]	@ 0x1dc
 80013a6:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80013aa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80013ae:	d502      	bpl.n	80013b6 <Control+0x266>
 80013b0:	f04f 0300 	mov.w	r3, #0
 80013b4:	e002      	b.n	80013bc <Control+0x26c>
 80013b6:	4b1d      	ldr	r3, [pc, #116]	@ (800142c <Control+0x2dc>)
 80013b8:	f8d3 31dc 	ldr.w	r3, [r3, #476]	@ 0x1dc
 80013bc:	4a1b      	ldr	r2, [pc, #108]	@ (800142c <Control+0x2dc>)
 80013be:	f8c2 31dc 	str.w	r3, [r2, #476]	@ 0x1dc

			INV.Duty_A = 0.2f;
 80013c2:	4b1a      	ldr	r3, [pc, #104]	@ (800142c <Control+0x2dc>)
 80013c4:	4a20      	ldr	r2, [pc, #128]	@ (8001448 <Control+0x2f8>)
 80013c6:	f8c3 21d4 	str.w	r2, [r3, #468]	@ 0x1d4
			INV.Duty_B = 0.3f;
 80013ca:	4b18      	ldr	r3, [pc, #96]	@ (800142c <Control+0x2dc>)
 80013cc:	4a1f      	ldr	r2, [pc, #124]	@ (800144c <Control+0x2fc>)
 80013ce:	f8c3 21d8 	str.w	r2, [r3, #472]	@ 0x1d8
			INV.Duty_C = 0.8f;
 80013d2:	4b16      	ldr	r3, [pc, #88]	@ (800142c <Control+0x2dc>)
 80013d4:	4a1e      	ldr	r2, [pc, #120]	@ (8001450 <Control+0x300>)
 80013d6:	f8c3 21dc 	str.w	r2, [r3, #476]	@ 0x1dc

			PwmDutyUpt();
 80013da:	f005 fbb1 	bl	8006b40 <PwmDutyUpt>
			PwmSwOn();
 80013de:	f005 fb59 	bl	8006a94 <PwmSwOn>
			PWM_BUF_ON;
 80013e2:	2200      	movs	r2, #0
 80013e4:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80013e8:	4814      	ldr	r0, [pc, #80]	@ (800143c <Control+0x2ec>)
 80013ea:	f009 f94b 	bl	800a684 <HAL_GPIO_WritePin>
		if (FLAG.INV_RUN) {
 80013ee:	e082      	b.n	80014f6 <Control+0x3a6>

//			if (FLAG.FAULT) PWM_BUF_OFF;

		}
		// use for current control test
		else if (FLAG.INV_OLC) {
 80013f0:	4b11      	ldr	r3, [pc, #68]	@ (8001438 <Control+0x2e8>)
 80013f2:	891b      	ldrh	r3, [r3, #8]
 80013f4:	2b00      	cmp	r3, #0
 80013f6:	d009      	beq.n	800140c <Control+0x2bc>
//			INV.Wrpm_ref_set_OLC = mode_change_rpm;
//			INV.Idsr_ref_OLC = -0.1f;
//			INV.Iqsr_ref_OLC = 2.0f;
			//TorqueControl(&INV);
			//INV.init_align_done = 1;
			Theta_mode = 1;
 80013f8:	4b16      	ldr	r3, [pc, #88]	@ (8001454 <Control+0x304>)
 80013fa:	2201      	movs	r2, #1
 80013fc:	601a      	str	r2, [r3, #0]
			OpenLoopControl(&INV);
 80013fe:	480b      	ldr	r0, [pc, #44]	@ (800142c <Control+0x2dc>)
 8001400:	f002 f898 	bl	8003534 <OpenLoopControl>
			CurrentControl(&INV);
 8001404:	4809      	ldr	r0, [pc, #36]	@ (800142c <Control+0x2dc>)
 8001406:	f000 fdb7 	bl	8001f78 <CurrentControl>
		if (FLAG.INV_RUN) {
 800140a:	e074      	b.n	80014f6 <Control+0x3a6>

		}

		else if (FLAG.INV_Vref_Gen) {
 800140c:	4b0a      	ldr	r3, [pc, #40]	@ (8001438 <Control+0x2e8>)
 800140e:	899b      	ldrh	r3, [r3, #12]
 8001410:	2b00      	cmp	r3, #0
 8001412:	d021      	beq.n	8001458 <Control+0x308>
			Vref_GenControl(&INV);
 8001414:	4805      	ldr	r0, [pc, #20]	@ (800142c <Control+0x2dc>)
 8001416:	f002 f9df 	bl	80037d8 <Vref_GenControl>
		if (FLAG.INV_RUN) {
 800141a:	e06c      	b.n	80014f6 <Control+0x3a6>
 800141c:	20002fd4 	.word	0x20002fd4
 8001420:	20002f64 	.word	0x20002f64
 8001424:	2000004c 	.word	0x2000004c
 8001428:	20000048 	.word	0x20000048
 800142c:	20003014 	.word	0x20003014
 8001430:	42a00000 	.word	0x42a00000
 8001434:	c2a00000 	.word	0xc2a00000
 8001438:	20002ff4 	.word	0x20002ff4
 800143c:	48000800 	.word	0x48000800
 8001440:	3f733333 	.word	0x3f733333
 8001444:	3f733333 	.word	0x3f733333
 8001448:	3e4ccccd 	.word	0x3e4ccccd
 800144c:	3e99999a 	.word	0x3e99999a
 8001450:	3f4ccccd 	.word	0x3f4ccccd
 8001454:	20003570 	.word	0x20003570
		}

		else if (FLAG.INV_VOLC) {
 8001458:	4b28      	ldr	r3, [pc, #160]	@ (80014fc <Control+0x3ac>)
 800145a:	895b      	ldrh	r3, [r3, #10]
 800145c:	2b00      	cmp	r3, #0
 800145e:	d003      	beq.n	8001468 <Control+0x318>
//			INV.Wrpm_ref_set_OLC = mode_change_rpm;
//			INV.Idsr_ref_OLC = -0.1f;
//			INV.Iqsr_ref_OLC = 2.0f;
			//TorqueControl(&INV);
			//INV.init_align_done = 1;
			VoltageOpenLoopControl(&INV);
 8001460:	4827      	ldr	r0, [pc, #156]	@ (8001500 <Control+0x3b0>)
 8001462:	f003 fbad 	bl	8004bc0 <VoltageOpenLoopControl>
		if (FLAG.INV_RUN) {
 8001466:	e046      	b.n	80014f6 <Control+0x3a6>
//			CurrentControl(&INV);
		}

		else if(FLAG.Param_Estimation){
 8001468:	4b24      	ldr	r3, [pc, #144]	@ (80014fc <Control+0x3ac>)
 800146a:	8b5b      	ldrh	r3, [r3, #26]
 800146c:	2b00      	cmp	r3, #0
 800146e:	d003      	beq.n	8001478 <Control+0x328>
			VoltageInjection_SquareWave(&INV);
 8001470:	4823      	ldr	r0, [pc, #140]	@ (8001500 <Control+0x3b0>)
 8001472:	f004 fc83 	bl	8005d7c <VoltageInjection_SquareWave>
		if (FLAG.INV_RUN) {
 8001476:	e03e      	b.n	80014f6 <Control+0x3a6>
		}
		else if (FLAG.INV_ALIGN) {
 8001478:	4b20      	ldr	r3, [pc, #128]	@ (80014fc <Control+0x3ac>)
 800147a:	89db      	ldrh	r3, [r3, #14]
 800147c:	2b00      	cmp	r3, #0
 800147e:	d003      	beq.n	8001488 <Control+0x338>
			Align(&INV);
 8001480:	481f      	ldr	r0, [pc, #124]	@ (8001500 <Control+0x3b0>)
 8001482:	f005 fa69 	bl	8006958 <Align>
		if (FLAG.INV_RUN) {
 8001486:	e036      	b.n	80014f6 <Control+0x3a6>
		}

		// reset code
		else{
			PwmSwOff();
 8001488:	f005 fb22 	bl	8006ad0 <PwmSwOff>
			PwmDutyUpt();
 800148c:	f005 fb58 	bl	8006b40 <PwmDutyUpt>
			ResetController(&INV);
 8001490:	481b      	ldr	r0, [pc, #108]	@ (8001500 <Control+0x3b0>)
 8001492:	f000 fc3b 	bl	8001d0c <ResetController>

			FLAG.INV_RUN = 0;
 8001496:	4b19      	ldr	r3, [pc, #100]	@ (80014fc <Control+0x3ac>)
 8001498:	2200      	movs	r2, #0
 800149a:	80da      	strh	r2, [r3, #6]
			FLAG.INV_OLC = 0;
 800149c:	4b17      	ldr	r3, [pc, #92]	@ (80014fc <Control+0x3ac>)
 800149e:	2200      	movs	r2, #0
 80014a0:	811a      	strh	r2, [r3, #8]
			FLAG.INV_VOLC = 0;
 80014a2:	4b16      	ldr	r3, [pc, #88]	@ (80014fc <Control+0x3ac>)
 80014a4:	2200      	movs	r2, #0
 80014a6:	815a      	strh	r2, [r3, #10]
			FLAG.INV_ALIGN = 0;
 80014a8:	4b14      	ldr	r3, [pc, #80]	@ (80014fc <Control+0x3ac>)
 80014aa:	2200      	movs	r2, #0
 80014ac:	81da      	strh	r2, [r3, #14]
			FLAG.INV_NLC = 0;
 80014ae:	4b13      	ldr	r3, [pc, #76]	@ (80014fc <Control+0x3ac>)
 80014b0:	2200      	movs	r2, #0
 80014b2:	821a      	strh	r2, [r3, #16]
			FLAG.TS_MODE = 0;
 80014b4:	4b11      	ldr	r3, [pc, #68]	@ (80014fc <Control+0x3ac>)
 80014b6:	2200      	movs	r2, #0
 80014b8:	825a      	strh	r2, [r3, #18]
		if (FLAG.INV_RUN) {
 80014ba:	e01c      	b.n	80014f6 <Control+0x3a6>
		}
	}

	// reset code
	else {
		PwmSwOff();
 80014bc:	f005 fb08 	bl	8006ad0 <PwmSwOff>
		PwmDutyUpt();
 80014c0:	f005 fb3e 	bl	8006b40 <PwmDutyUpt>

		ResetController(&INV);
 80014c4:	480e      	ldr	r0, [pc, #56]	@ (8001500 <Control+0x3b0>)
 80014c6:	f000 fc21 	bl	8001d0c <ResetController>

		FLAG.INV_RUN = 0;
 80014ca:	4b0c      	ldr	r3, [pc, #48]	@ (80014fc <Control+0x3ac>)
 80014cc:	2200      	movs	r2, #0
 80014ce:	80da      	strh	r2, [r3, #6]
		FLAG.INV_OLC = 0;
 80014d0:	4b0a      	ldr	r3, [pc, #40]	@ (80014fc <Control+0x3ac>)
 80014d2:	2200      	movs	r2, #0
 80014d4:	811a      	strh	r2, [r3, #8]
		FLAG.INV_VOLC = 0;
 80014d6:	4b09      	ldr	r3, [pc, #36]	@ (80014fc <Control+0x3ac>)
 80014d8:	2200      	movs	r2, #0
 80014da:	815a      	strh	r2, [r3, #10]
		FLAG.INV_ALIGN = 0;
 80014dc:	4b07      	ldr	r3, [pc, #28]	@ (80014fc <Control+0x3ac>)
 80014de:	2200      	movs	r2, #0
 80014e0:	81da      	strh	r2, [r3, #14]
		FLAG.INV_NLC = 0;
 80014e2:	4b06      	ldr	r3, [pc, #24]	@ (80014fc <Control+0x3ac>)
 80014e4:	2200      	movs	r2, #0
 80014e6:	821a      	strh	r2, [r3, #16]
		FLAG.TS_MODE = 0;
 80014e8:	4b04      	ldr	r3, [pc, #16]	@ (80014fc <Control+0x3ac>)
 80014ea:	2200      	movs	r2, #0
 80014ec:	825a      	strh	r2, [r3, #18]
		FLAG.READY = 0;
 80014ee:	4b03      	ldr	r3, [pc, #12]	@ (80014fc <Control+0x3ac>)
 80014f0:	2200      	movs	r2, #0
 80014f2:	801a      	strh	r2, [r3, #0]

	}
	//DAC
	//END_TICK_MANAGER(ControlTime);
}
 80014f4:	bf00      	nop
 80014f6:	bf00      	nop
 80014f8:	bd80      	pop	{r7, pc}
 80014fa:	bf00      	nop
 80014fc:	20002ff4 	.word	0x20002ff4
 8001500:	20003014 	.word	0x20003014

08001504 <SoftWareFault>:

	FaultCnt++;
}


void SoftWareFault() {
 8001504:	b580      	push	{r7, lr}
 8001506:	af00      	add	r7, sp, #0

	PwmSwOff();
 8001508:	f005 fae2 	bl	8006ad0 <PwmSwOff>

	FLAG.READY = 0;
 800150c:	4b15      	ldr	r3, [pc, #84]	@ (8001564 <SoftWareFault+0x60>)
 800150e:	2200      	movs	r2, #0
 8001510:	801a      	strh	r2, [r3, #0]
    if (FLAG.FAULT != 1) FLAG.FAULT = 2;
 8001512:	4b14      	ldr	r3, [pc, #80]	@ (8001564 <SoftWareFault+0x60>)
 8001514:	885b      	ldrh	r3, [r3, #2]
 8001516:	2b01      	cmp	r3, #1
 8001518:	d002      	beq.n	8001520 <SoftWareFault+0x1c>
 800151a:	4b12      	ldr	r3, [pc, #72]	@ (8001564 <SoftWareFault+0x60>)
 800151c:	2202      	movs	r2, #2
 800151e:	805a      	strh	r2, [r3, #2]

    FLTVAL.Vdc = INV.Vdc;
 8001520:	4b11      	ldr	r3, [pc, #68]	@ (8001568 <SoftWareFault+0x64>)
 8001522:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001524:	4a11      	ldr	r2, [pc, #68]	@ (800156c <SoftWareFault+0x68>)
 8001526:	6013      	str	r3, [r2, #0]
    FLTVAL.Idc = INV.Idc;
 8001528:	4b0f      	ldr	r3, [pc, #60]	@ (8001568 <SoftWareFault+0x64>)
 800152a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800152e:	4a0f      	ldr	r2, [pc, #60]	@ (800156c <SoftWareFault+0x68>)
 8001530:	6053      	str	r3, [r2, #4]
    FLTVAL.Ia = INV.Ia;
 8001532:	4b0d      	ldr	r3, [pc, #52]	@ (8001568 <SoftWareFault+0x64>)
 8001534:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001536:	4a0d      	ldr	r2, [pc, #52]	@ (800156c <SoftWareFault+0x68>)
 8001538:	6093      	str	r3, [r2, #8]
    FLTVAL.Ib = INV.Ib;
 800153a:	4b0b      	ldr	r3, [pc, #44]	@ (8001568 <SoftWareFault+0x64>)
 800153c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800153e:	4a0b      	ldr	r2, [pc, #44]	@ (800156c <SoftWareFault+0x68>)
 8001540:	60d3      	str	r3, [r2, #12]
    FLTVAL.Ic = INV.Ic;
 8001542:	4b09      	ldr	r3, [pc, #36]	@ (8001568 <SoftWareFault+0x64>)
 8001544:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001546:	4a09      	ldr	r2, [pc, #36]	@ (800156c <SoftWareFault+0x68>)
 8001548:	6113      	str	r3, [r2, #16]
    FLTVAL.Wrpm = INV.Wrpm;
 800154a:	4b07      	ldr	r3, [pc, #28]	@ (8001568 <SoftWareFault+0x64>)
 800154c:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8001550:	4a06      	ldr	r2, [pc, #24]	@ (800156c <SoftWareFault+0x68>)
 8001552:	6153      	str	r3, [r2, #20]

	FaultCnt++;
 8001554:	4b06      	ldr	r3, [pc, #24]	@ (8001570 <SoftWareFault+0x6c>)
 8001556:	881b      	ldrh	r3, [r3, #0]
 8001558:	3301      	adds	r3, #1
 800155a:	b29a      	uxth	r2, r3
 800155c:	4b04      	ldr	r3, [pc, #16]	@ (8001570 <SoftWareFault+0x6c>)
 800155e:	801a      	strh	r2, [r3, #0]
}
 8001560:	bf00      	nop
 8001562:	bd80      	pop	{r7, pc}
 8001564:	20002ff4 	.word	0x20002ff4
 8001568:	20003014 	.word	0x20003014
 800156c:	20002fdc 	.word	0x20002fdc
 8001570:	20002fd8 	.word	0x20002fd8

08001574 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001574:	b580      	push	{r7, lr}
 8001576:	b08a      	sub	sp, #40	@ 0x28
 8001578:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800157a:	f107 0314 	add.w	r3, r7, #20
 800157e:	2200      	movs	r2, #0
 8001580:	601a      	str	r2, [r3, #0]
 8001582:	605a      	str	r2, [r3, #4]
 8001584:	609a      	str	r2, [r3, #8]
 8001586:	60da      	str	r2, [r3, #12]
 8001588:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800158a:	4b30      	ldr	r3, [pc, #192]	@ (800164c <MX_GPIO_Init+0xd8>)
 800158c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800158e:	4a2f      	ldr	r2, [pc, #188]	@ (800164c <MX_GPIO_Init+0xd8>)
 8001590:	f043 0304 	orr.w	r3, r3, #4
 8001594:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001596:	4b2d      	ldr	r3, [pc, #180]	@ (800164c <MX_GPIO_Init+0xd8>)
 8001598:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800159a:	f003 0304 	and.w	r3, r3, #4
 800159e:	613b      	str	r3, [r7, #16]
 80015a0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80015a2:	4b2a      	ldr	r3, [pc, #168]	@ (800164c <MX_GPIO_Init+0xd8>)
 80015a4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80015a6:	4a29      	ldr	r2, [pc, #164]	@ (800164c <MX_GPIO_Init+0xd8>)
 80015a8:	f043 0301 	orr.w	r3, r3, #1
 80015ac:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80015ae:	4b27      	ldr	r3, [pc, #156]	@ (800164c <MX_GPIO_Init+0xd8>)
 80015b0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80015b2:	f003 0301 	and.w	r3, r3, #1
 80015b6:	60fb      	str	r3, [r7, #12]
 80015b8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80015ba:	4b24      	ldr	r3, [pc, #144]	@ (800164c <MX_GPIO_Init+0xd8>)
 80015bc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80015be:	4a23      	ldr	r2, [pc, #140]	@ (800164c <MX_GPIO_Init+0xd8>)
 80015c0:	f043 0302 	orr.w	r3, r3, #2
 80015c4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80015c6:	4b21      	ldr	r3, [pc, #132]	@ (800164c <MX_GPIO_Init+0xd8>)
 80015c8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80015ca:	f003 0302 	and.w	r3, r3, #2
 80015ce:	60bb      	str	r3, [r7, #8]
 80015d0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80015d2:	4b1e      	ldr	r3, [pc, #120]	@ (800164c <MX_GPIO_Init+0xd8>)
 80015d4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80015d6:	4a1d      	ldr	r2, [pc, #116]	@ (800164c <MX_GPIO_Init+0xd8>)
 80015d8:	f043 0308 	orr.w	r3, r3, #8
 80015dc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80015de:	4b1b      	ldr	r3, [pc, #108]	@ (800164c <MX_GPIO_Init+0xd8>)
 80015e0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80015e2:	f003 0308 	and.w	r3, r3, #8
 80015e6:	607b      	str	r3, [r7, #4]
 80015e8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(PWM_EN_GPIO_Port, PWM_EN_Pin, GPIO_PIN_SET);
 80015ea:	2201      	movs	r2, #1
 80015ec:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80015f0:	4817      	ldr	r0, [pc, #92]	@ (8001650 <MX_GPIO_Init+0xdc>)
 80015f2:	f009 f847 	bl	800a684 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PWM_EN_Pin */
  GPIO_InitStruct.Pin = PWM_EN_Pin;
 80015f6:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80015fa:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80015fc:	2301      	movs	r3, #1
 80015fe:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001600:	2300      	movs	r3, #0
 8001602:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001604:	2300      	movs	r3, #0
 8001606:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(PWM_EN_GPIO_Port, &GPIO_InitStruct);
 8001608:	f107 0314 	add.w	r3, r7, #20
 800160c:	4619      	mov	r1, r3
 800160e:	4810      	ldr	r0, [pc, #64]	@ (8001650 <MX_GPIO_Init+0xdc>)
 8001610:	f008 fe9e 	bl	800a350 <HAL_GPIO_Init>

  /*Configure GPIO pins : HALL_A_Pin HALL_B_Pin */
  GPIO_InitStruct.Pin = HALL_A_Pin|HALL_B_Pin;
 8001614:	23c0      	movs	r3, #192	@ 0xc0
 8001616:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001618:	2300      	movs	r3, #0
 800161a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800161c:	2301      	movs	r3, #1
 800161e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001620:	f107 0314 	add.w	r3, r7, #20
 8001624:	4619      	mov	r1, r3
 8001626:	480a      	ldr	r0, [pc, #40]	@ (8001650 <MX_GPIO_Init+0xdc>)
 8001628:	f008 fe92 	bl	800a350 <HAL_GPIO_Init>

  /*Configure GPIO pin : HALL_C_Pin */
  GPIO_InitStruct.Pin = HALL_C_Pin;
 800162c:	2304      	movs	r3, #4
 800162e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001630:	2300      	movs	r3, #0
 8001632:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001634:	2301      	movs	r3, #1
 8001636:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(HALL_C_GPIO_Port, &GPIO_InitStruct);
 8001638:	f107 0314 	add.w	r3, r7, #20
 800163c:	4619      	mov	r1, r3
 800163e:	4805      	ldr	r0, [pc, #20]	@ (8001654 <MX_GPIO_Init+0xe0>)
 8001640:	f008 fe86 	bl	800a350 <HAL_GPIO_Init>

}
 8001644:	bf00      	nop
 8001646:	3728      	adds	r7, #40	@ 0x28
 8001648:	46bd      	mov	sp, r7
 800164a:	bd80      	pop	{r7, pc}
 800164c:	40021000 	.word	0x40021000
 8001650:	48000800 	.word	0x48000800
 8001654:	48000c00 	.word	0x48000c00

08001658 <InitParameter>:

int cnt_inj = 0;

float W_LPF_set = 50.f;

void InitParameter(struct INVERTER *INV, float Rs, float Ld, float Lq, float Lamf, float PP, float Jm, float Bm, float Idsr_align, float Is_rated,float Is_limit,float Wrpm_rated,float Te_rated) {
 8001658:	b5b0      	push	{r4, r5, r7, lr}
 800165a:	b08e      	sub	sp, #56	@ 0x38
 800165c:	af00      	add	r7, sp, #0
 800165e:	6378      	str	r0, [r7, #52]	@ 0x34
 8001660:	ed87 0a0c 	vstr	s0, [r7, #48]	@ 0x30
 8001664:	edc7 0a0b 	vstr	s1, [r7, #44]	@ 0x2c
 8001668:	ed87 1a0a 	vstr	s2, [r7, #40]	@ 0x28
 800166c:	edc7 1a09 	vstr	s3, [r7, #36]	@ 0x24
 8001670:	ed87 2a08 	vstr	s4, [r7, #32]
 8001674:	edc7 2a07 	vstr	s5, [r7, #28]
 8001678:	ed87 3a06 	vstr	s6, [r7, #24]
 800167c:	edc7 3a05 	vstr	s7, [r7, #20]
 8001680:	ed87 4a04 	vstr	s8, [r7, #16]
 8001684:	edc7 4a03 	vstr	s9, [r7, #12]
 8001688:	ed87 5a02 	vstr	s10, [r7, #8]
 800168c:	edc7 5a01 	vstr	s11, [r7, #4]

	INV->Rs = Rs;
 8001690:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001692:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8001694:	601a      	str	r2, [r3, #0]
	INV->Ld = Ld;
 8001696:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001698:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800169a:	609a      	str	r2, [r3, #8]
	INV->Lq = Lq;
 800169c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800169e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80016a0:	60da      	str	r2, [r3, #12]
	INV->Ls = Ld;
 80016a2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80016a4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80016a6:	611a      	str	r2, [r3, #16]
	INV->Lamf = Lamf;
 80016a8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80016aa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80016ac:	615a      	str	r2, [r3, #20]
	INV->PP = PP;
 80016ae:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80016b0:	6a3a      	ldr	r2, [r7, #32]
 80016b2:	619a      	str	r2, [r3, #24]
	INV->INV_PP = 1./INV->PP;
 80016b4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80016b6:	ed93 7a06 	vldr	s14, [r3, #24]
 80016ba:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80016be:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80016c2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80016c4:	edc3 7a07 	vstr	s15, [r3, #28]
	INV->Kt = 1.5*INV->PP*INV->Lamf;
 80016c8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80016ca:	699b      	ldr	r3, [r3, #24]
 80016cc:	4618      	mov	r0, r3
 80016ce:	f7fe ff07 	bl	80004e0 <__aeabi_f2d>
 80016d2:	f04f 0200 	mov.w	r2, #0
 80016d6:	4b36      	ldr	r3, [pc, #216]	@ (80017b0 <InitParameter+0x158>)
 80016d8:	f7fe ff5a 	bl	8000590 <__aeabi_dmul>
 80016dc:	4602      	mov	r2, r0
 80016de:	460b      	mov	r3, r1
 80016e0:	4614      	mov	r4, r2
 80016e2:	461d      	mov	r5, r3
 80016e4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80016e6:	695b      	ldr	r3, [r3, #20]
 80016e8:	4618      	mov	r0, r3
 80016ea:	f7fe fef9 	bl	80004e0 <__aeabi_f2d>
 80016ee:	4602      	mov	r2, r0
 80016f0:	460b      	mov	r3, r1
 80016f2:	4620      	mov	r0, r4
 80016f4:	4629      	mov	r1, r5
 80016f6:	f7fe ff4b 	bl	8000590 <__aeabi_dmul>
 80016fa:	4602      	mov	r2, r0
 80016fc:	460b      	mov	r3, r1
 80016fe:	4610      	mov	r0, r2
 8001700:	4619      	mov	r1, r3
 8001702:	f7ff fa07 	bl	8000b14 <__aeabi_d2f>
 8001706:	4602      	mov	r2, r0
 8001708:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800170a:	621a      	str	r2, [r3, #32]
	INV->INV_Kt = 1./INV->Kt;
 800170c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800170e:	ed93 7a08 	vldr	s14, [r3, #32]
 8001712:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8001716:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800171a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800171c:	edc3 7a09 	vstr	s15, [r3, #36]	@ 0x24
	INV->Jm = Jm;
 8001720:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001722:	69fa      	ldr	r2, [r7, #28]
 8001724:	629a      	str	r2, [r3, #40]	@ 0x28
	INV->INV_Jm = 1./INV->Jm;
 8001726:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001728:	ed93 7a0a 	vldr	s14, [r3, #40]	@ 0x28
 800172c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8001730:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001734:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001736:	edc3 7a0b 	vstr	s15, [r3, #44]	@ 0x2c
	INV->Bm = Bm;
 800173a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800173c:	69ba      	ldr	r2, [r7, #24]
 800173e:	631a      	str	r2, [r3, #48]	@ 0x30
	INV->Idsr_align = Idsr_align;
 8001740:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001742:	697a      	ldr	r2, [r7, #20]
 8001744:	f8c3 223c 	str.w	r2, [r3, #572]	@ 0x23c
	INV->Is_rated = Is_rated;
 8001748:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800174a:	693a      	ldr	r2, [r7, #16]
 800174c:	635a      	str	r2, [r3, #52]	@ 0x34
	INV->Is_limit = Is_limit;
 800174e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001750:	68fa      	ldr	r2, [r7, #12]
 8001752:	639a      	str	r2, [r3, #56]	@ 0x38
	INV->Te_rated = INV->Kt * INV->Is_rated;
 8001754:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001756:	ed93 7a08 	vldr	s14, [r3, #32]
 800175a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800175c:	edd3 7a0d 	vldr	s15, [r3, #52]	@ 0x34
 8001760:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001764:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001766:	edc3 7a11 	vstr	s15, [r3, #68]	@ 0x44
	INV->Te_limit = INV->Kt * INV->Is_limit;
 800176a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800176c:	ed93 7a08 	vldr	s14, [r3, #32]
 8001770:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001772:	edd3 7a0e 	vldr	s15, [r3, #56]	@ 0x38
 8001776:	ee67 7a27 	vmul.f32	s15, s14, s15
 800177a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800177c:	edc3 7a0f 	vstr	s15, [r3, #60]	@ 0x3c
	INV->Wrpm_rated = Wrpm_rated;
 8001780:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001782:	68ba      	ldr	r2, [r7, #8]
 8001784:	641a      	str	r2, [r3, #64]	@ 0x40
	INV->Te_rated = Te_rated;
 8001786:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001788:	687a      	ldr	r2, [r7, #4]
 800178a:	645a      	str	r2, [r3, #68]	@ 0x44

	INV->MTPA_Te_gap = 0.105263157894737f;
 800178c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800178e:	4a09      	ldr	r2, [pc, #36]	@ (80017b4 <InitParameter+0x15c>)
 8001790:	f8c3 232c 	str.w	r2, [r3, #812]	@ 0x32c
	INV->MTPA_Te_max = 2.f;
 8001794:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001796:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800179a:	f8c3 2330 	str.w	r2, [r3, #816]	@ 0x330
	INV->MTPA_Te_gap_INV = 1.f/ 0.105263157894737f;
 800179e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80017a0:	4a05      	ldr	r2, [pc, #20]	@ (80017b8 <InitParameter+0x160>)
 80017a2:	f8c3 2334 	str.w	r2, [r3, #820]	@ 0x334
}
 80017a6:	bf00      	nop
 80017a8:	3738      	adds	r7, #56	@ 0x38
 80017aa:	46bd      	mov	sp, r7
 80017ac:	bdb0      	pop	{r4, r5, r7, pc}
 80017ae:	bf00      	nop
 80017b0:	3ff80000 	.word	0x3ff80000
 80017b4:	3dd79436 	.word	0x3dd79436
 80017b8:	41180000 	.word	0x41180000

080017bc <InitCurrentController>:
//	INV->Te_ref = 0.;
//	INV->Te_ref_aw = 0.;
//
//}

void InitCurrentController(struct INVERTER *INV, float Wcc) {
 80017bc:	b580      	push	{r7, lr}
 80017be:	b082      	sub	sp, #8
 80017c0:	af00      	add	r7, sp, #0
 80017c2:	6078      	str	r0, [r7, #4]
 80017c4:	ed87 0a00 	vstr	s0, [r7]

	INV->Wcc = Wcc;
 80017c8:	687b      	ldr	r3, [r7, #4]
 80017ca:	683a      	ldr	r2, [r7, #0]
 80017cc:	f8c3 2134 	str.w	r2, [r3, #308]	@ 0x134
	INV->Kpd_cc = INV->Wcc*INV->Ld;
 80017d0:	687b      	ldr	r3, [r7, #4]
 80017d2:	ed93 7a4d 	vldr	s14, [r3, #308]	@ 0x134
 80017d6:	687b      	ldr	r3, [r7, #4]
 80017d8:	edd3 7a02 	vldr	s15, [r3, #8]
 80017dc:	ee67 7a27 	vmul.f32	s15, s14, s15
 80017e0:	687b      	ldr	r3, [r7, #4]
 80017e2:	edc3 7a4e 	vstr	s15, [r3, #312]	@ 0x138
	INV->Kpq_cc = INV->Wcc*INV->Lq;
 80017e6:	687b      	ldr	r3, [r7, #4]
 80017e8:	ed93 7a4d 	vldr	s14, [r3, #308]	@ 0x134
 80017ec:	687b      	ldr	r3, [r7, #4]
 80017ee:	edd3 7a03 	vldr	s15, [r3, #12]
 80017f2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80017f6:	687b      	ldr	r3, [r7, #4]
 80017f8:	edc3 7a4f 	vstr	s15, [r3, #316]	@ 0x13c
	INV->Kid_cc = INV->Wcc*INV->Rs;
 80017fc:	687b      	ldr	r3, [r7, #4]
 80017fe:	ed93 7a4d 	vldr	s14, [r3, #308]	@ 0x134
 8001802:	687b      	ldr	r3, [r7, #4]
 8001804:	edd3 7a00 	vldr	s15, [r3]
 8001808:	ee67 7a27 	vmul.f32	s15, s14, s15
 800180c:	687b      	ldr	r3, [r7, #4]
 800180e:	edc3 7a50 	vstr	s15, [r3, #320]	@ 0x140
	INV->Kiq_cc = INV->Wcc*INV->Rs;
 8001812:	687b      	ldr	r3, [r7, #4]
 8001814:	ed93 7a4d 	vldr	s14, [r3, #308]	@ 0x134
 8001818:	687b      	ldr	r3, [r7, #4]
 800181a:	edd3 7a00 	vldr	s15, [r3]
 800181e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001822:	687b      	ldr	r3, [r7, #4]
 8001824:	edc3 7a51 	vstr	s15, [r3, #324]	@ 0x144
	//INV->Kpd_cc = 1e-6;
	//INV->Kpq_cc = 1e-6;
	//INV->Kid_cc = 0.01;
	//INV->Kiq_cc = 0.01;

	INV->Kad_cc = 1./fmaxf(INV->Kpd_cc, 1.e-9);
 8001828:	687b      	ldr	r3, [r7, #4]
 800182a:	edd3 7a4e 	vldr	s15, [r3, #312]	@ 0x138
 800182e:	eddf 0ab9 	vldr	s1, [pc, #740]	@ 8001b14 <InitCurrentController+0x358>
 8001832:	eeb0 0a67 	vmov.f32	s0, s15
 8001836:	f00c f902 	bl	800da3e <fmaxf>
 800183a:	eeb0 7a40 	vmov.f32	s14, s0
 800183e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8001842:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001846:	687b      	ldr	r3, [r7, #4]
 8001848:	edc3 7a52 	vstr	s15, [r3, #328]	@ 0x148
	INV->Kaq_cc = 1./fmaxf(INV->Kpq_cc, 1.e-9);
 800184c:	687b      	ldr	r3, [r7, #4]
 800184e:	edd3 7a4f 	vldr	s15, [r3, #316]	@ 0x13c
 8001852:	eddf 0ab0 	vldr	s1, [pc, #704]	@ 8001b14 <InitCurrentController+0x358>
 8001856:	eeb0 0a67 	vmov.f32	s0, s15
 800185a:	f00c f8f0 	bl	800da3e <fmaxf>
 800185e:	eeb0 7a40 	vmov.f32	s14, s0
 8001862:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8001866:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800186a:	687b      	ldr	r3, [r7, #4]
 800186c:	edc3 7a53 	vstr	s15, [r3, #332]	@ 0x14c

	INV->Ractive = INV->Rs * 1.;
 8001870:	687b      	ldr	r3, [r7, #4]
 8001872:	681a      	ldr	r2, [r3, #0]
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	605a      	str	r2, [r3, #4]

	INV->Idss = 0., INV->Iqss = 0.;
 8001878:	687b      	ldr	r3, [r7, #4]
 800187a:	f04f 0200 	mov.w	r2, #0
 800187e:	f8c3 2150 	str.w	r2, [r3, #336]	@ 0x150
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	f04f 0200 	mov.w	r2, #0
 8001888:	f8c3 2154 	str.w	r2, [r3, #340]	@ 0x154
	INV->Idsr = 0., INV->Iqsr = 0.;
 800188c:	687b      	ldr	r3, [r7, #4]
 800188e:	f04f 0200 	mov.w	r2, #0
 8001892:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158
 8001896:	687b      	ldr	r3, [r7, #4]
 8001898:	f04f 0200 	mov.w	r2, #0
 800189c:	f8c3 215c 	str.w	r2, [r3, #348]	@ 0x15c
	INV->Idsr_err = 0., INV->Iqsr_err = 0.;
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	f04f 0200 	mov.w	r2, #0
 80018a6:	f8c3 2160 	str.w	r2, [r3, #352]	@ 0x160
 80018aa:	687b      	ldr	r3, [r7, #4]
 80018ac:	f04f 0200 	mov.w	r2, #0
 80018b0:	f8c3 2164 	str.w	r2, [r3, #356]	@ 0x164
	INV->Vdsr_ref_integ = 0., INV->Vqsr_ref_integ = 0.;
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	f04f 0200 	mov.w	r2, #0
 80018ba:	f8c3 2168 	str.w	r2, [r3, #360]	@ 0x168
 80018be:	687b      	ldr	r3, [r7, #4]
 80018c0:	f04f 0200 	mov.w	r2, #0
 80018c4:	f8c3 216c 	str.w	r2, [r3, #364]	@ 0x16c
	INV->Vdsr_ref_ff = 0., INV->Vqsr_ref_ff = 0.;
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	f04f 0200 	mov.w	r2, #0
 80018ce:	f8c3 2170 	str.w	r2, [r3, #368]	@ 0x170
 80018d2:	687b      	ldr	r3, [r7, #4]
 80018d4:	f04f 0200 	mov.w	r2, #0
 80018d8:	f8c3 2174 	str.w	r2, [r3, #372]	@ 0x174
	INV->Vdsr_ref_unsat = 0., INV->Vqsr_ref_unsat = 0.;
 80018dc:	687b      	ldr	r3, [r7, #4]
 80018de:	f04f 0200 	mov.w	r2, #0
 80018e2:	f8c3 2178 	str.w	r2, [r3, #376]	@ 0x178
 80018e6:	687b      	ldr	r3, [r7, #4]
 80018e8:	f04f 0200 	mov.w	r2, #0
 80018ec:	f8c3 217c 	str.w	r2, [r3, #380]	@ 0x17c
	INV->Vdsr_ref = 0., INV->Vqsr_ref = 0., INV->Vmag_ref = 0.;
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	f04f 0200 	mov.w	r2, #0
 80018f6:	f8c3 218c 	str.w	r2, [r3, #396]	@ 0x18c
 80018fa:	687b      	ldr	r3, [r7, #4]
 80018fc:	f04f 0200 	mov.w	r2, #0
 8001900:	f8c3 2190 	str.w	r2, [r3, #400]	@ 0x190
 8001904:	687b      	ldr	r3, [r7, #4]
 8001906:	f04f 0200 	mov.w	r2, #0
 800190a:	f8c3 219c 	str.w	r2, [r3, #412]	@ 0x19c
	INV->Vdsr_ref_old = 0., INV->Vqsr_ref_old = 0.;
 800190e:	687b      	ldr	r3, [r7, #4]
 8001910:	f04f 0200 	mov.w	r2, #0
 8001914:	f8c3 2194 	str.w	r2, [r3, #404]	@ 0x194
 8001918:	687b      	ldr	r3, [r7, #4]
 800191a:	f04f 0200 	mov.w	r2, #0
 800191e:	f8c3 2198 	str.w	r2, [r3, #408]	@ 0x198
	INV->Vdsr_ref_aw = 0., INV->Vqsr_ref_aw = 0.;
 8001922:	687b      	ldr	r3, [r7, #4]
 8001924:	f04f 0200 	mov.w	r2, #0
 8001928:	f8c3 21a0 	str.w	r2, [r3, #416]	@ 0x1a0
 800192c:	687b      	ldr	r3, [r7, #4]
 800192e:	f04f 0200 	mov.w	r2, #0
 8001932:	f8c3 21a4 	str.w	r2, [r3, #420]	@ 0x1a4
	INV->Vdss_ref = 0., INV->Vqss_ref = 0.;
 8001936:	687b      	ldr	r3, [r7, #4]
 8001938:	f04f 0200 	mov.w	r2, #0
 800193c:	f8c3 21a8 	str.w	r2, [r3, #424]	@ 0x1a8
 8001940:	687b      	ldr	r3, [r7, #4]
 8001942:	f04f 0200 	mov.w	r2, #0
 8001946:	f8c3 21ac 	str.w	r2, [r3, #428]	@ 0x1ac
	INV->Vas_ref = 0., INV->Vbs_ref = 0., INV->Vcs_ref = 0.;
 800194a:	687b      	ldr	r3, [r7, #4]
 800194c:	f04f 0200 	mov.w	r2, #0
 8001950:	f8c3 21b0 	str.w	r2, [r3, #432]	@ 0x1b0
 8001954:	687b      	ldr	r3, [r7, #4]
 8001956:	f04f 0200 	mov.w	r2, #0
 800195a:	f8c3 21b4 	str.w	r2, [r3, #436]	@ 0x1b4
 800195e:	687b      	ldr	r3, [r7, #4]
 8001960:	f04f 0200 	mov.w	r2, #0
 8001964:	f8c3 21b8 	str.w	r2, [r3, #440]	@ 0x1b8
	INV->Vmax = 0., INV->Vmin = 0., INV->Voffset = 0.;
 8001968:	687b      	ldr	r3, [r7, #4]
 800196a:	f04f 0200 	mov.w	r2, #0
 800196e:	f8c3 21bc 	str.w	r2, [r3, #444]	@ 0x1bc
 8001972:	687b      	ldr	r3, [r7, #4]
 8001974:	f04f 0200 	mov.w	r2, #0
 8001978:	f8c3 21c0 	str.w	r2, [r3, #448]	@ 0x1c0
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	f04f 0200 	mov.w	r2, #0
 8001982:	f8c3 21c4 	str.w	r2, [r3, #452]	@ 0x1c4
	INV->Van_ref = 0., INV->Vbn_ref = 0., INV->Vcn_ref = 0.;
 8001986:	687b      	ldr	r3, [r7, #4]
 8001988:	f04f 0200 	mov.w	r2, #0
 800198c:	f8c3 21c8 	str.w	r2, [r3, #456]	@ 0x1c8
 8001990:	687b      	ldr	r3, [r7, #4]
 8001992:	f04f 0200 	mov.w	r2, #0
 8001996:	f8c3 21cc 	str.w	r2, [r3, #460]	@ 0x1cc
 800199a:	687b      	ldr	r3, [r7, #4]
 800199c:	f04f 0200 	mov.w	r2, #0
 80019a0:	f8c3 21d0 	str.w	r2, [r3, #464]	@ 0x1d0
	INV->Duty_A = 0., INV->Duty_B = 0., INV->Duty_C = 0.;
 80019a4:	687b      	ldr	r3, [r7, #4]
 80019a6:	f04f 0200 	mov.w	r2, #0
 80019aa:	f8c3 21d4 	str.w	r2, [r3, #468]	@ 0x1d4
 80019ae:	687b      	ldr	r3, [r7, #4]
 80019b0:	f04f 0200 	mov.w	r2, #0
 80019b4:	f8c3 21d8 	str.w	r2, [r3, #472]	@ 0x1d8
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	f04f 0200 	mov.w	r2, #0
 80019be:	f8c3 21dc 	str.w	r2, [r3, #476]	@ 0x1dc

	// Open-loop control
	INV->Idsr_ref_OLC = 0.;
 80019c2:	687b      	ldr	r3, [r7, #4]
 80019c4:	f04f 0200 	mov.w	r2, #0
 80019c8:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
	INV->Iqsr_ref_OLC = 0.;
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	f04f 0200 	mov.w	r2, #0
 80019d2:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
	INV->Vdsr_ref_OLC = 0.;
 80019d6:	687b      	ldr	r3, [r7, #4]
 80019d8:	f04f 0200 	mov.w	r2, #0
 80019dc:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
	INV->Thetar_OLC = 0.;
 80019e0:	687b      	ldr	r3, [r7, #4]
 80019e2:	f04f 0200 	mov.w	r2, #0
 80019e6:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c
	INV->Thetar_OLC_buffer = 0.;
 80019ea:	687b      	ldr	r3, [r7, #4]
 80019ec:	f04f 0200 	mov.w	r2, #0
 80019f0:	f8c3 2220 	str.w	r2, [r3, #544]	@ 0x220
	INV->Wrpm_ref_OLC = 0.;
 80019f4:	687b      	ldr	r3, [r7, #4]
 80019f6:	f04f 0200 	mov.w	r2, #0
 80019fa:	f8c3 2224 	str.w	r2, [r3, #548]	@ 0x224
	INV->Wrpm_ref_set_OLC = 0.;
 80019fe:	687b      	ldr	r3, [r7, #4]
 8001a00:	f04f 0200 	mov.w	r2, #0
 8001a04:	f8c3 222c 	str.w	r2, [r3, #556]	@ 0x22c
	INV->Wrpm_slope_OLC = 10.f;
 8001a08:	687b      	ldr	r3, [r7, #4]
 8001a0a:	4a43      	ldr	r2, [pc, #268]	@ (8001b18 <InitCurrentController+0x35c>)
 8001a0c:	f8c3 2230 	str.w	r2, [r3, #560]	@ 0x230
	INV->Idsr_slope_OLC = 20.f;
 8001a10:	687b      	ldr	r3, [r7, #4]
 8001a12:	4a42      	ldr	r2, [pc, #264]	@ (8001b1c <InitCurrentController+0x360>)
 8001a14:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210
	INV->Idsr_ref_set_OLC = 0.;
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	f04f 0200 	mov.w	r2, #0
 8001a1e:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

	// Nonlinearity compensation
	INV->Idsr_NLC = 0.1;//0.02;
 8001a22:	687b      	ldr	r3, [r7, #4]
 8001a24:	4a3e      	ldr	r2, [pc, #248]	@ (8001b20 <InitCurrentController+0x364>)
 8001a26:	f8c3 2244 	str.w	r2, [r3, #580]	@ 0x244
	INV->Idss_ref = 0., INV->Iqss_ref = 0.;
 8001a2a:	687b      	ldr	r3, [r7, #4]
 8001a2c:	f04f 0200 	mov.w	r2, #0
 8001a30:	f8c3 22ec 	str.w	r2, [r3, #748]	@ 0x2ec
 8001a34:	687b      	ldr	r3, [r7, #4]
 8001a36:	f04f 0200 	mov.w	r2, #0
 8001a3a:	f8c3 22f0 	str.w	r2, [r3, #752]	@ 0x2f0
	INV->Ia_ref = 0., INV->Ib_ref = 0., INV->Ic_ref = 0.;
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	f04f 0200 	mov.w	r2, #0
 8001a44:	f8c3 22f4 	str.w	r2, [r3, #756]	@ 0x2f4
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	f04f 0200 	mov.w	r2, #0
 8001a4e:	f8c3 22f8 	str.w	r2, [r3, #760]	@ 0x2f8
 8001a52:	687b      	ldr	r3, [r7, #4]
 8001a54:	f04f 0200 	mov.w	r2, #0
 8001a58:	f8c3 22fc 	str.w	r2, [r3, #764]	@ 0x2fc
	INV->A_NLC = 3.f; //7.f; //2.00146f;//0.;
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	4a31      	ldr	r2, [pc, #196]	@ (8001b24 <InitCurrentController+0x368>)
 8001a60:	f8c3 2300 	str.w	r2, [r3, #768]	@ 0x300
	INV->B_NLC = 4.f;//38.9431f;
 8001a64:	687b      	ldr	r3, [r7, #4]
 8001a66:	f04f 4281 	mov.w	r2, #1082130432	@ 0x40800000
 8001a6a:	f8c3 2304 	str.w	r2, [r3, #772]	@ 0x304
	INV->C_NLC = 0.;
 8001a6e:	687b      	ldr	r3, [r7, #4]
 8001a70:	f04f 0200 	mov.w	r2, #0
 8001a74:	f8c3 2308 	str.w	r2, [r3, #776]	@ 0x308
	INV->Va_NLC = 0., INV->Vb_NLC = 0., INV->Vc_NLC = 0.;
 8001a78:	687b      	ldr	r3, [r7, #4]
 8001a7a:	f04f 0200 	mov.w	r2, #0
 8001a7e:	f8c3 230c 	str.w	r2, [r3, #780]	@ 0x30c
 8001a82:	687b      	ldr	r3, [r7, #4]
 8001a84:	f04f 0200 	mov.w	r2, #0
 8001a88:	f8c3 2310 	str.w	r2, [r3, #784]	@ 0x310
 8001a8c:	687b      	ldr	r3, [r7, #4]
 8001a8e:	f04f 0200 	mov.w	r2, #0
 8001a92:	f8c3 2314 	str.w	r2, [r3, #788]	@ 0x314

	// Angle
	INV->Thetar = 0.;
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	f04f 0200 	mov.w	r2, #0
 8001a9c:	f8c3 21e0 	str.w	r2, [r3, #480]	@ 0x1e0
	INV->Thetar_adv = 0.;
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	f04f 0200 	mov.w	r2, #0
 8001aa6:	f8c3 21e4 	str.w	r2, [r3, #484]	@ 0x1e4
	INV->Thetar_offset = 0.;
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	f04f 0200 	mov.w	r2, #0
 8001ab0:	f8c3 21ec 	str.w	r2, [r3, #492]	@ 0x1ec
	INV->sinThetar = 0.;
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	f04f 0200 	mov.w	r2, #0
 8001aba:	f8c3 21f4 	str.w	r2, [r3, #500]	@ 0x1f4
	INV->cosThetar = 0.;
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	f04f 0200 	mov.w	r2, #0
 8001ac4:	f8c3 21f0 	str.w	r2, [r3, #496]	@ 0x1f0
	INV->sinThetar_adv = 0.;
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	f04f 0200 	mov.w	r2, #0
 8001ace:	f8c3 21fc 	str.w	r2, [r3, #508]	@ 0x1fc
	INV->cosThetar_adv = 0.;
 8001ad2:	687b      	ldr	r3, [r7, #4]
 8001ad4:	f04f 0200 	mov.w	r2, #0
 8001ad8:	f8c3 21f8 	str.w	r2, [r3, #504]	@ 0x1f8
	INV->init_align_done = 0;
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	2200      	movs	r2, #0
 8001ae0:	f8c3 2240 	str.w	r2, [r3, #576]	@ 0x240
	// Duty test
	INV->TestDuty_A = 0.f, INV->TestDuty_B = 0.f, INV->TestDuty_C = 0.f;
 8001ae4:	687b      	ldr	r3, [r7, #4]
 8001ae6:	f04f 0200 	mov.w	r2, #0
 8001aea:	f8c3 2318 	str.w	r2, [r3, #792]	@ 0x318
 8001aee:	687b      	ldr	r3, [r7, #4]
 8001af0:	f04f 0200 	mov.w	r2, #0
 8001af4:	f8c3 231c 	str.w	r2, [r3, #796]	@ 0x31c
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	f04f 0200 	mov.w	r2, #0
 8001afe:	f8c3 2320 	str.w	r2, [r3, #800]	@ 0x320

	// Hall Position Test
	INV->Duty_Test = 0.01;
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	4a08      	ldr	r2, [pc, #32]	@ (8001b28 <InitCurrentController+0x36c>)
 8001b06:	f8c3 23a4 	str.w	r2, [r3, #932]	@ 0x3a4
	// Sensorless
//	INV->Tmin = 13e-6;
//	INV->Tmin_ad = 2e-6; // From Starting point
//	INV->T_del = 10e-6; // From Starting point to End Point
//	INV->Vd_min = (2.f / 3.f) * INV->Vdc * 2.f * INV->Tmin * Fsamp;
}
 8001b0a:	bf00      	nop
 8001b0c:	3708      	adds	r7, #8
 8001b0e:	46bd      	mov	sp, r7
 8001b10:	bd80      	pop	{r7, pc}
 8001b12:	bf00      	nop
 8001b14:	3089705f 	.word	0x3089705f
 8001b18:	41200000 	.word	0x41200000
 8001b1c:	41a00000 	.word	0x41a00000
 8001b20:	3dcccccd 	.word	0x3dcccccd
 8001b24:	40400000 	.word	0x40400000
 8001b28:	3c23d70a 	.word	0x3c23d70a

08001b2c <UpdateController>:

void UpdateController(struct INVERTER *INV){
 8001b2c:	b580      	push	{r7, lr}
 8001b2e:	b082      	sub	sp, #8
 8001b30:	af00      	add	r7, sp, #0
 8001b32:	6078      	str	r0, [r7, #4]

	INV->Kpd_cc = INV->Wcc*INV->Ld;
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	ed93 7a4d 	vldr	s14, [r3, #308]	@ 0x134
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	edd3 7a02 	vldr	s15, [r3, #8]
 8001b40:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	edc3 7a4e 	vstr	s15, [r3, #312]	@ 0x138
	INV->Kpq_cc = INV->Wcc*INV->Lq;
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	ed93 7a4d 	vldr	s14, [r3, #308]	@ 0x134
 8001b50:	687b      	ldr	r3, [r7, #4]
 8001b52:	edd3 7a03 	vldr	s15, [r3, #12]
 8001b56:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001b5a:	687b      	ldr	r3, [r7, #4]
 8001b5c:	edc3 7a4f 	vstr	s15, [r3, #316]	@ 0x13c
	INV->Kid_cc = INV->Wcc*INV->Rs;
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	ed93 7a4d 	vldr	s14, [r3, #308]	@ 0x134
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	edd3 7a00 	vldr	s15, [r3]
 8001b6c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	edc3 7a50 	vstr	s15, [r3, #320]	@ 0x140
	INV->Kiq_cc = INV->Wcc*INV->Rs;
 8001b76:	687b      	ldr	r3, [r7, #4]
 8001b78:	ed93 7a4d 	vldr	s14, [r3, #308]	@ 0x134
 8001b7c:	687b      	ldr	r3, [r7, #4]
 8001b7e:	edd3 7a00 	vldr	s15, [r3]
 8001b82:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	edc3 7a51 	vstr	s15, [r3, #324]	@ 0x144

	INV->Kad_cc = 1./fmaxf(INV->Kpd_cc, 1.e-9);
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	edd3 7a4e 	vldr	s15, [r3, #312]	@ 0x138
 8001b92:	eddf 0a2b 	vldr	s1, [pc, #172]	@ 8001c40 <UpdateController+0x114>
 8001b96:	eeb0 0a67 	vmov.f32	s0, s15
 8001b9a:	f00b ff50 	bl	800da3e <fmaxf>
 8001b9e:	eeb0 7a40 	vmov.f32	s14, s0
 8001ba2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8001ba6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	edc3 7a52 	vstr	s15, [r3, #328]	@ 0x148
	INV->Kaq_cc = 1./fmaxf(INV->Kpq_cc, 1.e-9);
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	edd3 7a4f 	vldr	s15, [r3, #316]	@ 0x13c
 8001bb6:	eddf 0a22 	vldr	s1, [pc, #136]	@ 8001c40 <UpdateController+0x114>
 8001bba:	eeb0 0a67 	vmov.f32	s0, s15
 8001bbe:	f00b ff3e 	bl	800da3e <fmaxf>
 8001bc2:	eeb0 7a40 	vmov.f32	s14, s0
 8001bc6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8001bca:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	edc3 7a53 	vstr	s15, [r3, #332]	@ 0x14c

    INV->Kp_sc = INV->Jm*INV->Wsc;
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	ed93 7a0a 	vldr	s14, [r3, #40]	@ 0x28
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	edd3 7a23 	vldr	s15, [r3, #140]	@ 0x8c
 8001be0:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	edc3 7a25 	vstr	s15, [r3, #148]	@ 0x94
    INV->Ki_scale = 0.25f;
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	f04f 527a 	mov.w	r2, #1048576000	@ 0x3e800000
 8001bf0:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
    INV->Ki_sc = INV->Kp_sc*INV->Wsc*INV->Ki_scale;
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	ed93 7a25 	vldr	s14, [r3, #148]	@ 0x94
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	edd3 7a23 	vldr	s15, [r3, #140]	@ 0x8c
 8001c00:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	edd3 7a28 	vldr	s15, [r3, #160]	@ 0xa0
 8001c0a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001c0e:	687b      	ldr	r3, [r7, #4]
 8001c10:	edc3 7a26 	vstr	s15, [r3, #152]	@ 0x98
    INV->Ka_sc = 1.f/fmaxf(INV->Kp_sc, 1.e-9);
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	edd3 7a25 	vldr	s15, [r3, #148]	@ 0x94
 8001c1a:	eddf 0a09 	vldr	s1, [pc, #36]	@ 8001c40 <UpdateController+0x114>
 8001c1e:	eeb0 0a67 	vmov.f32	s0, s15
 8001c22:	f00b ff0c 	bl	800da3e <fmaxf>
 8001c26:	eeb0 7a40 	vmov.f32	s14, s0
 8001c2a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8001c2e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001c32:	687b      	ldr	r3, [r7, #4]
 8001c34:	edc3 7a27 	vstr	s15, [r3, #156]	@ 0x9c


}
 8001c38:	bf00      	nop
 8001c3a:	3708      	adds	r7, #8
 8001c3c:	46bd      	mov	sp, r7
 8001c3e:	bd80      	pop	{r7, pc}
 8001c40:	3089705f 	.word	0x3089705f
 8001c44:	00000000 	.word	0x00000000

08001c48 <Init_Spd_PLL>:

void Init_Spd_PLL(struct INVERTER* INV, float Ws){
 8001c48:	b580      	push	{r7, lr}
 8001c4a:	b082      	sub	sp, #8
 8001c4c:	af00      	add	r7, sp, #0
 8001c4e:	6078      	str	r0, [r7, #4]
 8001c50:	ed87 0a00 	vstr	s0, [r7]

	//W_SPD_PLL = 2.f * PI * 20.f;		// 2. * PI * 10.;
	INV->W_PLL = Ws;
 8001c54:	687b      	ldr	r3, [r7, #4]
 8001c56:	683a      	ldr	r2, [r7, #0]
 8001c58:	f8c3 2348 	str.w	r2, [r3, #840]	@ 0x348
	INV->Kp_PLL = 2.f * 0.707 * INV->W_PLL;
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	f8d3 3348 	ldr.w	r3, [r3, #840]	@ 0x348
 8001c62:	4618      	mov	r0, r3
 8001c64:	f7fe fc3c 	bl	80004e0 <__aeabi_f2d>
 8001c68:	a325      	add	r3, pc, #148	@ (adr r3, 8001d00 <Init_Spd_PLL+0xb8>)
 8001c6a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001c6e:	f7fe fc8f 	bl	8000590 <__aeabi_dmul>
 8001c72:	4602      	mov	r2, r0
 8001c74:	460b      	mov	r3, r1
 8001c76:	4610      	mov	r0, r2
 8001c78:	4619      	mov	r1, r3
 8001c7a:	f7fe ff4b 	bl	8000b14 <__aeabi_d2f>
 8001c7e:	4602      	mov	r2, r0
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	f8c3 2340 	str.w	r2, [r3, #832]	@ 0x340
	INV->Ki_PLL = INV->W_PLL * INV->W_PLL;
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	ed93 7ad2 	vldr	s14, [r3, #840]	@ 0x348
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	edd3 7ad2 	vldr	s15, [r3, #840]	@ 0x348
 8001c92:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	edc3 7ad1 	vstr	s15, [r3, #836]	@ 0x344
	INV->integ_Thetar_PLL = 0.;
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	f04f 0200 	mov.w	r2, #0
 8001ca2:	f8c3 233c 	str.w	r2, [r3, #828]	@ 0x33c

	INV->W_PLL_Hall = PI2 * 10.f;
 8001ca6:	687b      	ldr	r3, [r7, #4]
 8001ca8:	4a17      	ldr	r2, [pc, #92]	@ (8001d08 <Init_Spd_PLL+0xc0>)
 8001caa:	f8c3 2394 	str.w	r2, [r3, #916]	@ 0x394
    INV->Kp_PLL_Hall = 2.f * 0.707 * INV->W_PLL_Hall;
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	f8d3 3394 	ldr.w	r3, [r3, #916]	@ 0x394
 8001cb4:	4618      	mov	r0, r3
 8001cb6:	f7fe fc13 	bl	80004e0 <__aeabi_f2d>
 8001cba:	a311      	add	r3, pc, #68	@ (adr r3, 8001d00 <Init_Spd_PLL+0xb8>)
 8001cbc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001cc0:	f7fe fc66 	bl	8000590 <__aeabi_dmul>
 8001cc4:	4602      	mov	r2, r0
 8001cc6:	460b      	mov	r3, r1
 8001cc8:	4610      	mov	r0, r2
 8001cca:	4619      	mov	r1, r3
 8001ccc:	f7fe ff22 	bl	8000b14 <__aeabi_d2f>
 8001cd0:	4602      	mov	r2, r0
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	f8c3 2398 	str.w	r2, [r3, #920]	@ 0x398
    INV->Ki_PLL_Hall = INV->W_PLL_Hall * INV->W_PLL_Hall;
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	ed93 7ae5 	vldr	s14, [r3, #916]	@ 0x394
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	edd3 7ae5 	vldr	s15, [r3, #916]	@ 0x394
 8001ce4:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	edc3 7ae7 	vstr	s15, [r3, #924]	@ 0x39c
    INV->integ_PLL_Hall = 0.;
 8001cee:	687b      	ldr	r3, [r7, #4]
 8001cf0:	f04f 0200 	mov.w	r2, #0
 8001cf4:	f8c3 23a0 	str.w	r2, [r3, #928]	@ 0x3a0

}
 8001cf8:	bf00      	nop
 8001cfa:	3708      	adds	r7, #8
 8001cfc:	46bd      	mov	sp, r7
 8001cfe:	bd80      	pop	{r7, pc}
 8001d00:	76c8b439 	.word	0x76c8b439
 8001d04:	3ff69fbe 	.word	0x3ff69fbe
 8001d08:	427b53d2 	.word	0x427b53d2

08001d0c <ResetController>:

void ResetController(struct INVERTER *INV) {
 8001d0c:	b480      	push	{r7}
 8001d0e:	b083      	sub	sp, #12
 8001d10:	af00      	add	r7, sp, #0
 8001d12:	6078      	str	r0, [r7, #4]

	INV->Wrm_ref_set = 0.;
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	f04f 0200 	mov.w	r2, #0
 8001d1a:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
	INV->Wrpm_ref_set = 0.;
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	f04f 0200 	mov.w	r2, #0
 8001d24:	f8c3 20b4 	str.w	r2, [r3, #180]	@ 0xb4
	INV->Wrpm_ref_set_old = 0.;
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	f04f 0200 	mov.w	r2, #0
 8001d2e:	f8c3 20b8 	str.w	r2, [r3, #184]	@ 0xb8
	INV->Wrm_ref = 0.;
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	f04f 0200 	mov.w	r2, #0
 8001d38:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
	INV->Wrpm_ref = 0.;
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	f04f 0200 	mov.w	r2, #0
 8001d42:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

	INV->Te_ref_integ = 0.;
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	f04f 0200 	mov.w	r2, #0
 8001d4c:	f8c3 20cc 	str.w	r2, [r3, #204]	@ 0xcc
	INV->Te_ref_aw = 0.;
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	f04f 0200 	mov.w	r2, #0
 8001d56:	f8c3 20dc 	str.w	r2, [r3, #220]	@ 0xdc

	INV->Idsr_ref_integ = 0.;
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	f04f 0200 	mov.w	r2, #0
 8001d60:	f8c3 20f0 	str.w	r2, [r3, #240]	@ 0xf0
	INV->Idsr_ref_aw = 0.;
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	f04f 0200 	mov.w	r2, #0
 8001d6a:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100

	INV->Te_ref_sat = 0.;
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	f04f 0200 	mov.w	r2, #0
 8001d74:	f8c3 2128 	str.w	r2, [r3, #296]	@ 0x128
	INV->Te_ref = 0.;
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	f04f 0200 	mov.w	r2, #0
 8001d7e:	f8c3 20d8 	str.w	r2, [r3, #216]	@ 0xd8

	INV->Idsr_ref = 0.;
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	f04f 0200 	mov.w	r2, #0
 8001d88:	f8c3 20fc 	str.w	r2, [r3, #252]	@ 0xfc
	INV->Iqsr_ref = 0.;
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	f04f 0200 	mov.w	r2, #0
 8001d92:	f8c3 2124 	str.w	r2, [r3, #292]	@ 0x124

	INV->Idsr_ref_OLC = 0.;
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	f04f 0200 	mov.w	r2, #0
 8001d9c:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
	INV->Iqsr_ref_OLC = 0.;
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	f04f 0200 	mov.w	r2, #0
 8001da6:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
	INV->Vdsr_ref_OLC = 0.;
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	f04f 0200 	mov.w	r2, #0
 8001db0:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
	INV->Vqsr_ref_OLC = 0.;
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	f04f 0200 	mov.w	r2, #0
 8001dba:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218
	INV->Thetar_OLC = 0.;
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	f04f 0200 	mov.w	r2, #0
 8001dc4:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c
	INV->Wrpm_ref_OLC = 0.;
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	f04f 0200 	mov.w	r2, #0
 8001dce:	f8c3 2224 	str.w	r2, [r3, #548]	@ 0x224
	INV->Wrpm_ref_set_OLC = 0.;
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	f04f 0200 	mov.w	r2, #0
 8001dd8:	f8c3 222c 	str.w	r2, [r3, #556]	@ 0x22c
	INV->Wrpm_slope_OLC = 5.f;
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	4a1d      	ldr	r2, [pc, #116]	@ (8001e54 <ResetController+0x148>)
 8001de0:	f8c3 2230 	str.w	r2, [r3, #560]	@ 0x230

	INV->Vdsr_ref_integ = 0.;
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	f04f 0200 	mov.w	r2, #0
 8001dea:	f8c3 2168 	str.w	r2, [r3, #360]	@ 0x168
	INV->Vqsr_ref_integ = 0.;
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	f04f 0200 	mov.w	r2, #0
 8001df4:	f8c3 216c 	str.w	r2, [r3, #364]	@ 0x16c

	INV->Vdsr_ref_unsat = 0;
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	f04f 0200 	mov.w	r2, #0
 8001dfe:	f8c3 2178 	str.w	r2, [r3, #376]	@ 0x178
	INV->Vqsr_ref_unsat = 0;
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	f04f 0200 	mov.w	r2, #0
 8001e08:	f8c3 217c 	str.w	r2, [r3, #380]	@ 0x17c

	INV->Vdsr_ref_aw = 0.;
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	f04f 0200 	mov.w	r2, #0
 8001e12:	f8c3 21a0 	str.w	r2, [r3, #416]	@ 0x1a0
	INV->Vqsr_ref_aw = 0.;
 8001e16:	687b      	ldr	r3, [r7, #4]
 8001e18:	f04f 0200 	mov.w	r2, #0
 8001e1c:	f8c3 21a4 	str.w	r2, [r3, #420]	@ 0x1a4

	INV->TestDuty_A = 0.;
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	f04f 0200 	mov.w	r2, #0
 8001e26:	f8c3 2318 	str.w	r2, [r3, #792]	@ 0x318
	INV->TestDuty_B = 0.;
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	f04f 0200 	mov.w	r2, #0
 8001e30:	f8c3 231c 	str.w	r2, [r3, #796]	@ 0x31c
	INV->TestDuty_C = 0.;
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	f04f 0200 	mov.w	r2, #0
 8001e3a:	f8c3 2320 	str.w	r2, [r3, #800]	@ 0x320

	INV->alpha_LPF = 0;
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	f04f 0200 	mov.w	r2, #0
 8001e44:	f8c3 2180 	str.w	r2, [r3, #384]	@ 0x180

}
 8001e48:	bf00      	nop
 8001e4a:	370c      	adds	r7, #12
 8001e4c:	46bd      	mov	sp, r7
 8001e4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e52:	4770      	bx	lr
 8001e54:	40a00000 	.word	0x40a00000

08001e58 <InitSpeedController>:
	//
	//	INV->Idsr_ref = Id_MTPA[MTPA_index]  * (1. - MTPA_ratio) + Id_MTPA[MTPA_index + 1] * MTPA_ratio;
	//	INV->Iqsr_ref = (Iq_MTPA[MTPA_index] * (1. - MTPA_ratio) + Iq_MTPA[MTPA_index + 1] * MTPA_ratio) * SIGN(INV->Te_ref);
}

void InitSpeedController(struct INVERTER *INV, float Wsc, float zeta) {
 8001e58:	b580      	push	{r7, lr}
 8001e5a:	b084      	sub	sp, #16
 8001e5c:	af00      	add	r7, sp, #0
 8001e5e:	60f8      	str	r0, [r7, #12]
 8001e60:	ed87 0a02 	vstr	s0, [r7, #8]
 8001e64:	edc7 0a01 	vstr	s1, [r7, #4]

    INV->Wsc = Wsc;
 8001e68:	68fb      	ldr	r3, [r7, #12]
 8001e6a:	68ba      	ldr	r2, [r7, #8]
 8001e6c:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
    INV->zeta_sc = zeta;
 8001e70:	68fb      	ldr	r3, [r7, #12]
 8001e72:	687a      	ldr	r2, [r7, #4]
 8001e74:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

    INV->Kp_sc = INV->Jm*INV->Wsc;
 8001e78:	68fb      	ldr	r3, [r7, #12]
 8001e7a:	ed93 7a0a 	vldr	s14, [r3, #40]	@ 0x28
 8001e7e:	68fb      	ldr	r3, [r7, #12]
 8001e80:	edd3 7a23 	vldr	s15, [r3, #140]	@ 0x8c
 8001e84:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001e88:	68fb      	ldr	r3, [r7, #12]
 8001e8a:	edc3 7a25 	vstr	s15, [r3, #148]	@ 0x94
    INV->Ki_scale = 0.25f;
 8001e8e:	68fb      	ldr	r3, [r7, #12]
 8001e90:	f04f 527a 	mov.w	r2, #1048576000	@ 0x3e800000
 8001e94:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
    INV->Ki_sc = INV->Kp_sc*INV->Wsc*INV->Ki_scale;
 8001e98:	68fb      	ldr	r3, [r7, #12]
 8001e9a:	ed93 7a25 	vldr	s14, [r3, #148]	@ 0x94
 8001e9e:	68fb      	ldr	r3, [r7, #12]
 8001ea0:	edd3 7a23 	vldr	s15, [r3, #140]	@ 0x8c
 8001ea4:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001ea8:	68fb      	ldr	r3, [r7, #12]
 8001eaa:	edd3 7a28 	vldr	s15, [r3, #160]	@ 0xa0
 8001eae:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001eb2:	68fb      	ldr	r3, [r7, #12]
 8001eb4:	edc3 7a26 	vstr	s15, [r3, #152]	@ 0x98
    INV->Ka_sc = 1.f/fmaxf(INV->Kp_sc, 1.e-9);
 8001eb8:	68fb      	ldr	r3, [r7, #12]
 8001eba:	edd3 7a25 	vldr	s15, [r3, #148]	@ 0x94
 8001ebe:	eddf 0a2c 	vldr	s1, [pc, #176]	@ 8001f70 <InitSpeedController+0x118>
 8001ec2:	eeb0 0a67 	vmov.f32	s0, s15
 8001ec6:	f00b fdba 	bl	800da3e <fmaxf>
 8001eca:	eeb0 7a40 	vmov.f32	s14, s0
 8001ece:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8001ed2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001ed6:	68fb      	ldr	r3, [r7, #12]
 8001ed8:	edc3 7a27 	vstr	s15, [r3, #156]	@ 0x9c

    INV->Wrpm = 0., INV->Wrm = 0., INV->Wr = 0.;
 8001edc:	68fb      	ldr	r3, [r7, #12]
 8001ede:	f04f 0200 	mov.w	r2, #0
 8001ee2:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac
 8001ee6:	68fb      	ldr	r3, [r7, #12]
 8001ee8:	f04f 0200 	mov.w	r2, #0
 8001eec:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
 8001ef0:	68fb      	ldr	r3, [r7, #12]
 8001ef2:	f04f 0200 	mov.w	r2, #0
 8001ef6:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
    INV->Wrpm_ref_set = 0., INV->Wrm_ref_set = 0.;
 8001efa:	68fb      	ldr	r3, [r7, #12]
 8001efc:	f04f 0200 	mov.w	r2, #0
 8001f00:	f8c3 20b4 	str.w	r2, [r3, #180]	@ 0xb4
 8001f04:	68fb      	ldr	r3, [r7, #12]
 8001f06:	f04f 0200 	mov.w	r2, #0
 8001f0a:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
    INV->Wrpm_ref = 0., INV->Wrm_ref = 0.;
 8001f0e:	68fb      	ldr	r3, [r7, #12]
 8001f10:	f04f 0200 	mov.w	r2, #0
 8001f14:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
 8001f18:	68fb      	ldr	r3, [r7, #12]
 8001f1a:	f04f 0200 	mov.w	r2, #0
 8001f1e:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
//    INV->dWrm = 100.f*RPM2RM*Tsamp;       // 300 rpm/s
//    INV->dWrm = 360.f*RPM2RM*Tsamp;       // 300 rpm/s
//    INV->dWrm = 2000.f*RPM2RM*Tsamp;       // 300 rpm/s
    INV->dWrm = 3000.f*RPM2RM*Tsamp;       // 300 rpm/s
 8001f22:	68fb      	ldr	r3, [r7, #12]
 8001f24:	4a13      	ldr	r2, [pc, #76]	@ (8001f74 <InitSpeedController+0x11c>)
 8001f26:	f8c3 20c4 	str.w	r2, [r3, #196]	@ 0xc4
    INV->Wrm_err = 0.;
 8001f2a:	68fb      	ldr	r3, [r7, #12]
 8001f2c:	f04f 0200 	mov.w	r2, #0
 8001f30:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
    INV->Te_ref_integ = 0.;
 8001f34:	68fb      	ldr	r3, [r7, #12]
 8001f36:	f04f 0200 	mov.w	r2, #0
 8001f3a:	f8c3 20cc 	str.w	r2, [r3, #204]	@ 0xcc
    INV->Te_ref_ff = 0.;
 8001f3e:	68fb      	ldr	r3, [r7, #12]
 8001f40:	f04f 0200 	mov.w	r2, #0
 8001f44:	f8c3 20d0 	str.w	r2, [r3, #208]	@ 0xd0
    INV->Te_ref_unsat = 0.;
 8001f48:	68fb      	ldr	r3, [r7, #12]
 8001f4a:	f04f 0200 	mov.w	r2, #0
 8001f4e:	f8c3 20d4 	str.w	r2, [r3, #212]	@ 0xd4
    INV->Te_ref = 0.;
 8001f52:	68fb      	ldr	r3, [r7, #12]
 8001f54:	f04f 0200 	mov.w	r2, #0
 8001f58:	f8c3 20d8 	str.w	r2, [r3, #216]	@ 0xd8
    INV->Te_ref_aw = 0.;
 8001f5c:	68fb      	ldr	r3, [r7, #12]
 8001f5e:	f04f 0200 	mov.w	r2, #0
 8001f62:	f8c3 20dc 	str.w	r2, [r3, #220]	@ 0xdc

}
 8001f66:	bf00      	nop
 8001f68:	3710      	adds	r7, #16
 8001f6a:	46bd      	mov	sp, r7
 8001f6c:	bd80      	pop	{r7, pc}
 8001f6e:	bf00      	nop
 8001f70:	3089705f 	.word	0x3089705f
 8001f74:	3d00adfd 	.word	0x3d00adfd

08001f78 <CurrentControl>:

void CurrentControl(struct INVERTER *INV) {
 8001f78:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001f7c:	ed2d 8b02 	vpush	{d8}
 8001f80:	b08a      	sub	sp, #40	@ 0x28
 8001f82:	af00      	add	r7, sp, #0
 8001f84:	6278      	str	r0, [r7, #36]	@ 0x24

	if (FLAG.INV_RUN) {
 8001f86:	4b68      	ldr	r3, [pc, #416]	@ (8002128 <CurrentControl+0x1b0>)
 8001f88:	88db      	ldrh	r3, [r3, #6]
 8001f8a:	2b00      	cmp	r3, #0
 8001f8c:	d05b      	beq.n	8002046 <CurrentControl+0xce>
	    INV->Iqsr_ref_unsat = INV->Te_ref*INV->INV_Kt;
 8001f8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f90:	ed93 7a36 	vldr	s14, [r3, #216]	@ 0xd8
 8001f94:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f96:	edd3 7a09 	vldr	s15, [r3, #36]	@ 0x24
 8001f9a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001f9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001fa0:	edc3 7a47 	vstr	s15, [r3, #284]	@ 0x11c
	    INV->Iqsr_ref = LIMIT(INV->Iqsr_ref_unsat, -3.*INV->Is_rated, 3.*INV->Is_rated);
 8001fa4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001fa6:	f8d3 311c 	ldr.w	r3, [r3, #284]	@ 0x11c
 8001faa:	4618      	mov	r0, r3
 8001fac:	f7fe fa98 	bl	80004e0 <__aeabi_f2d>
 8001fb0:	4604      	mov	r4, r0
 8001fb2:	460d      	mov	r5, r1
 8001fb4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001fb6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001fb8:	4618      	mov	r0, r3
 8001fba:	f7fe fa91 	bl	80004e0 <__aeabi_f2d>
 8001fbe:	f04f 0200 	mov.w	r2, #0
 8001fc2:	4b5a      	ldr	r3, [pc, #360]	@ (800212c <CurrentControl+0x1b4>)
 8001fc4:	f7fe fae4 	bl	8000590 <__aeabi_dmul>
 8001fc8:	4602      	mov	r2, r0
 8001fca:	460b      	mov	r3, r1
 8001fcc:	4620      	mov	r0, r4
 8001fce:	4629      	mov	r1, r5
 8001fd0:	f7fe fd6e 	bl	8000ab0 <__aeabi_dcmpgt>
 8001fd4:	4603      	mov	r3, r0
 8001fd6:	2b00      	cmp	r3, #0
 8001fd8:	d007      	beq.n	8001fea <CurrentControl+0x72>
 8001fda:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001fdc:	edd3 7a0d 	vldr	s15, [r3, #52]	@ 0x34
 8001fe0:	eeb0 7a08 	vmov.f32	s14, #8	@ 0x40400000  3.0
 8001fe4:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001fe8:	e025      	b.n	8002036 <CurrentControl+0xbe>
 8001fea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001fec:	f8d3 311c 	ldr.w	r3, [r3, #284]	@ 0x11c
 8001ff0:	4618      	mov	r0, r3
 8001ff2:	f7fe fa75 	bl	80004e0 <__aeabi_f2d>
 8001ff6:	4604      	mov	r4, r0
 8001ff8:	460d      	mov	r5, r1
 8001ffa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ffc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001ffe:	4618      	mov	r0, r3
 8002000:	f7fe fa6e 	bl	80004e0 <__aeabi_f2d>
 8002004:	f04f 0200 	mov.w	r2, #0
 8002008:	4b49      	ldr	r3, [pc, #292]	@ (8002130 <CurrentControl+0x1b8>)
 800200a:	f7fe fac1 	bl	8000590 <__aeabi_dmul>
 800200e:	4602      	mov	r2, r0
 8002010:	460b      	mov	r3, r1
 8002012:	4620      	mov	r0, r4
 8002014:	4629      	mov	r1, r5
 8002016:	f7fe fd2d 	bl	8000a74 <__aeabi_dcmplt>
 800201a:	4603      	mov	r3, r0
 800201c:	2b00      	cmp	r3, #0
 800201e:	d007      	beq.n	8002030 <CurrentControl+0xb8>
 8002020:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002022:	edd3 7a0d 	vldr	s15, [r3, #52]	@ 0x34
 8002026:	eeb8 7a08 	vmov.f32	s14, #136	@ 0xc0400000 -3.0
 800202a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800202e:	e002      	b.n	8002036 <CurrentControl+0xbe>
 8002030:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002032:	edd3 7a47 	vldr	s15, [r3, #284]	@ 0x11c
 8002036:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002038:	edc3 7a49 	vstr	s15, [r3, #292]	@ 0x124
	    INV->Idsr_ref = 0;
 800203c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800203e:	f04f 0200 	mov.w	r2, #0
 8002042:	f8c3 20fc 	str.w	r2, [r3, #252]	@ 0xfc
	}

	INV->Vdsr_ref_old = INV->Vdsr_ref;
 8002046:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002048:	f8d3 218c 	ldr.w	r2, [r3, #396]	@ 0x18c
 800204c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800204e:	f8c3 2194 	str.w	r2, [r3, #404]	@ 0x194
	INV->Vqsr_ref_old = INV->Vqsr_ref;
 8002052:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002054:	f8d3 2190 	ldr.w	r2, [r3, #400]	@ 0x190
 8002058:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800205a:	f8c3 2198 	str.w	r2, [r3, #408]	@ 0x198

    //INV->Thetar_OLC = BOUND_PI(INV->Thetar_OLC + INV->Wrpm_ref_OLC*RPM2RM*INV->PP*Tsamp);
//    INV->Thetar = INV->Thetar_OLC;

	INV->Idss = (2.f * INV->Ia - INV->Ib - INV->Ic) * INV_3;
 800205e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002060:	edd3 7a16 	vldr	s15, [r3, #88]	@ 0x58
 8002064:	ee37 7aa7 	vadd.f32	s14, s15, s15
 8002068:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800206a:	edd3 7a17 	vldr	s15, [r3, #92]	@ 0x5c
 800206e:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002072:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002074:	edd3 7a18 	vldr	s15, [r3, #96]	@ 0x60
 8002078:	ee77 7a67 	vsub.f32	s15, s14, s15
 800207c:	ed9f 7a2d 	vldr	s14, [pc, #180]	@ 8002134 <CurrentControl+0x1bc>
 8002080:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002084:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002086:	edc3 7a54 	vstr	s15, [r3, #336]	@ 0x150
	INV->Iqss = (INV->Ib - INV->Ic) * INV_SQRT3;
 800208a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800208c:	ed93 7a17 	vldr	s14, [r3, #92]	@ 0x5c
 8002090:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002092:	edd3 7a18 	vldr	s15, [r3, #96]	@ 0x60
 8002096:	ee77 7a67 	vsub.f32	s15, s14, s15
 800209a:	ed9f 7a27 	vldr	s14, [pc, #156]	@ 8002138 <CurrentControl+0x1c0>
 800209e:	ee67 7a87 	vmul.f32	s15, s15, s14
 80020a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80020a4:	edc3 7a55 	vstr	s15, [r3, #340]	@ 0x154

	Vdss_ref_set = (2.f * Van - Vbn - Vcn) * INV_3;
 80020a8:	4b24      	ldr	r3, [pc, #144]	@ (800213c <CurrentControl+0x1c4>)
 80020aa:	edd3 7a00 	vldr	s15, [r3]
 80020ae:	ee37 7aa7 	vadd.f32	s14, s15, s15
 80020b2:	4b23      	ldr	r3, [pc, #140]	@ (8002140 <CurrentControl+0x1c8>)
 80020b4:	edd3 7a00 	vldr	s15, [r3]
 80020b8:	ee37 7a67 	vsub.f32	s14, s14, s15
 80020bc:	4b21      	ldr	r3, [pc, #132]	@ (8002144 <CurrentControl+0x1cc>)
 80020be:	edd3 7a00 	vldr	s15, [r3]
 80020c2:	ee77 7a67 	vsub.f32	s15, s14, s15
 80020c6:	ed9f 7a1b 	vldr	s14, [pc, #108]	@ 8002134 <CurrentControl+0x1bc>
 80020ca:	ee67 7a87 	vmul.f32	s15, s15, s14
 80020ce:	4b1e      	ldr	r3, [pc, #120]	@ (8002148 <CurrentControl+0x1d0>)
 80020d0:	edc3 7a00 	vstr	s15, [r3]
	Vqss_ref_set = INV_SQRT3 * (Vbn - Vcn);
 80020d4:	4b1a      	ldr	r3, [pc, #104]	@ (8002140 <CurrentControl+0x1c8>)
 80020d6:	ed93 7a00 	vldr	s14, [r3]
 80020da:	4b1a      	ldr	r3, [pc, #104]	@ (8002144 <CurrentControl+0x1cc>)
 80020dc:	edd3 7a00 	vldr	s15, [r3]
 80020e0:	ee77 7a67 	vsub.f32	s15, s14, s15
 80020e4:	ed9f 7a14 	vldr	s14, [pc, #80]	@ 8002138 <CurrentControl+0x1c0>
 80020e8:	ee67 7a87 	vmul.f32	s15, s15, s14
 80020ec:	4b17      	ldr	r3, [pc, #92]	@ (800214c <CurrentControl+0x1d4>)
 80020ee:	edc3 7a00 	vstr	s15, [r3]
//		EXT_1.Wr_EXT_f = EXT_1.a_LPF * EXT_1.Wr_EXT + (1.f-EXT_1.a_LPF) * EXT_1.Wr_EXT_f;
//		EXT_1.Wrm_EXT_f = EXT_1.Wr_EXT_f * INV->INV_PP;
//		EXT_1.Wrpm_EXT_f = EXT_1.Wrm_EXT_f * RM2RPM;
//	}

	if (Theta_mode == 1){
 80020f2:	4b17      	ldr	r3, [pc, #92]	@ (8002150 <CurrentControl+0x1d8>)
 80020f4:	681b      	ldr	r3, [r3, #0]
 80020f6:	2b01      	cmp	r3, #1
 80020f8:	d130      	bne.n	800215c <CurrentControl+0x1e4>
		INV->Thetar = INV->Thetar_OLC;
 80020fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80020fc:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 8002100:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002102:	f8c3 21e0 	str.w	r2, [r3, #480]	@ 0x1e0
		INV->Wr = INV->Wrpm_ref_OLC *RPM2RM * INV->PP;
 8002106:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002108:	edd3 7a89 	vldr	s15, [r3, #548]	@ 0x224
 800210c:	ed9f 7a11 	vldr	s14, [pc, #68]	@ 8002154 <CurrentControl+0x1dc>
 8002110:	ee27 7a87 	vmul.f32	s14, s15, s14
 8002114:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002116:	edd3 7a06 	vldr	s15, [r3, #24]
 800211a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800211e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002120:	edc3 7a29 	vstr	s15, [r3, #164]	@ 0xa4
 8002124:	e026      	b.n	8002174 <CurrentControl+0x1fc>
 8002126:	bf00      	nop
 8002128:	20002ff4 	.word	0x20002ff4
 800212c:	40080000 	.word	0x40080000
 8002130:	c0080000 	.word	0xc0080000
 8002134:	3eaaaaab 	.word	0x3eaaaaab
 8002138:	3f13cd3a 	.word	0x3f13cd3a
 800213c:	20003574 	.word	0x20003574
 8002140:	20003578 	.word	0x20003578
 8002144:	2000357c 	.word	0x2000357c
 8002148:	20003580 	.word	0x20003580
 800214c:	20003584 	.word	0x20003584
 8002150:	20003570 	.word	0x20003570
 8002154:	3dd67750 	.word	0x3dd67750
 8002158:	4118c9eb 	.word	0x4118c9eb
	}

	else {
		INV->Thetar = INV->Thetar_est_Hall;
 800215c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800215e:	f8d3 2368 	ldr.w	r2, [r3, #872]	@ 0x368
 8002162:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002164:	f8c3 21e0 	str.w	r2, [r3, #480]	@ 0x1e0
		INV->Wr = INV->Wr_est_Hall;
 8002168:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800216a:	f8d3 2390 	ldr.w	r2, [r3, #912]	@ 0x390
 800216e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002170:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
//			INV->Thetar = 0.f;
//			INV->Wr = 0.f;
//		}
//		break;
//	}
	INV->Wrm = INV->Wr * INV->INV_PP;
 8002174:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002176:	ed93 7a29 	vldr	s14, [r3, #164]	@ 0xa4
 800217a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800217c:	edd3 7a07 	vldr	s15, [r3, #28]
 8002180:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002184:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002186:	edc3 7a2a 	vstr	s15, [r3, #168]	@ 0xa8
	INV->Wrpm = INV->Wrm * RM2RPM;
 800218a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800218c:	edd3 7a2a 	vldr	s15, [r3, #168]	@ 0xa8
 8002190:	ed1f 7a0f 	vldr	s14, [pc, #-60]	@ 8002158 <CurrentControl+0x1e0>
 8002194:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002198:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800219a:	edc3 7a2b 	vstr	s15, [r3, #172]	@ 0xac

	#if ANGLE_COMPENSATION == ON
	    INV->Thetar_adv = BOUND_PI(INV->Thetar + 1.5f*INV->Wr*Tsamp);
	#else
	    INV->Thetar_adv = INV->Thetar;
 800219e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80021a0:	f8d3 21e0 	ldr.w	r2, [r3, #480]	@ 0x1e0
 80021a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80021a6:	f8c3 21e4 	str.w	r2, [r3, #484]	@ 0x1e4

	//
	//
	//

    INV->cosThetar = COS(INV->Thetar * INV->Thetar);
 80021aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80021ac:	ed93 7a78 	vldr	s14, [r3, #480]	@ 0x1e0
 80021b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80021b2:	edd3 7a78 	vldr	s15, [r3, #480]	@ 0x1e0
 80021b6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80021ba:	ee17 0a90 	vmov	r0, s15
 80021be:	f7fe f98f 	bl	80004e0 <__aeabi_f2d>
 80021c2:	4682      	mov	sl, r0
 80021c4:	468b      	mov	fp, r1
 80021c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80021c8:	ed93 7a78 	vldr	s14, [r3, #480]	@ 0x1e0
 80021cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80021ce:	edd3 7a78 	vldr	s15, [r3, #480]	@ 0x1e0
 80021d2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80021d6:	ee17 0a90 	vmov	r0, s15
 80021da:	f7fe f981 	bl	80004e0 <__aeabi_f2d>
 80021de:	e9c7 0106 	strd	r0, r1, [r7, #24]
 80021e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80021e4:	ed93 7a78 	vldr	s14, [r3, #480]	@ 0x1e0
 80021e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80021ea:	edd3 7a78 	vldr	s15, [r3, #480]	@ 0x1e0
 80021ee:	ee67 7a27 	vmul.f32	s15, s14, s15
 80021f2:	ee17 0a90 	vmov	r0, s15
 80021f6:	f7fe f973 	bl	80004e0 <__aeabi_f2d>
 80021fa:	e9c7 0104 	strd	r0, r1, [r7, #16]
 80021fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002200:	ed93 7a78 	vldr	s14, [r3, #480]	@ 0x1e0
 8002204:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002206:	edd3 7a78 	vldr	s15, [r3, #480]	@ 0x1e0
 800220a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800220e:	ee17 0a90 	vmov	r0, s15
 8002212:	f7fe f965 	bl	80004e0 <__aeabi_f2d>
 8002216:	e9c7 0102 	strd	r0, r1, [r7, #8]
 800221a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800221c:	ed93 7a78 	vldr	s14, [r3, #480]	@ 0x1e0
 8002220:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002222:	edd3 7a78 	vldr	s15, [r3, #480]	@ 0x1e0
 8002226:	ee67 7a27 	vmul.f32	s15, s14, s15
 800222a:	ee17 0a90 	vmov	r0, s15
 800222e:	f7fe f957 	bl	80004e0 <__aeabi_f2d>
 8002232:	4680      	mov	r8, r0
 8002234:	4689      	mov	r9, r1
 8002236:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002238:	ed93 7a78 	vldr	s14, [r3, #480]	@ 0x1e0
 800223c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800223e:	edd3 7a78 	vldr	s15, [r3, #480]	@ 0x1e0
 8002242:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002246:	ee17 0a90 	vmov	r0, s15
 800224a:	f7fe f949 	bl	80004e0 <__aeabi_f2d>
 800224e:	4604      	mov	r4, r0
 8002250:	460d      	mov	r5, r1
 8002252:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002254:	ed93 7a78 	vldr	s14, [r3, #480]	@ 0x1e0
 8002258:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800225a:	edd3 7a78 	vldr	s15, [r3, #480]	@ 0x1e0
 800225e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002262:	ee17 0a90 	vmov	r0, s15
 8002266:	f7fe f93b 	bl	80004e0 <__aeabi_f2d>
 800226a:	a3cf      	add	r3, pc, #828	@ (adr r3, 80025a8 <CurrentControl+0x630>)
 800226c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002270:	f7fe f98e 	bl	8000590 <__aeabi_dmul>
 8002274:	4602      	mov	r2, r0
 8002276:	460b      	mov	r3, r1
 8002278:	a1cd      	add	r1, pc, #820	@ (adr r1, 80025b0 <CurrentControl+0x638>)
 800227a:	e9d1 0100 	ldrd	r0, r1, [r1]
 800227e:	f7fd ffcf 	bl	8000220 <__aeabi_dsub>
 8002282:	4602      	mov	r2, r0
 8002284:	460b      	mov	r3, r1
 8002286:	4620      	mov	r0, r4
 8002288:	4629      	mov	r1, r5
 800228a:	f7fe f981 	bl	8000590 <__aeabi_dmul>
 800228e:	4602      	mov	r2, r0
 8002290:	460b      	mov	r3, r1
 8002292:	a1c9      	add	r1, pc, #804	@ (adr r1, 80025b8 <CurrentControl+0x640>)
 8002294:	e9d1 0100 	ldrd	r0, r1, [r1]
 8002298:	f7fd ffc2 	bl	8000220 <__aeabi_dsub>
 800229c:	4602      	mov	r2, r0
 800229e:	460b      	mov	r3, r1
 80022a0:	4640      	mov	r0, r8
 80022a2:	4649      	mov	r1, r9
 80022a4:	f7fe f974 	bl	8000590 <__aeabi_dmul>
 80022a8:	4602      	mov	r2, r0
 80022aa:	460b      	mov	r3, r1
 80022ac:	a1c4      	add	r1, pc, #784	@ (adr r1, 80025c0 <CurrentControl+0x648>)
 80022ae:	e9d1 0100 	ldrd	r0, r1, [r1]
 80022b2:	f7fd ffb5 	bl	8000220 <__aeabi_dsub>
 80022b6:	4602      	mov	r2, r0
 80022b8:	460b      	mov	r3, r1
 80022ba:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80022be:	f7fe f967 	bl	8000590 <__aeabi_dmul>
 80022c2:	4602      	mov	r2, r0
 80022c4:	460b      	mov	r3, r1
 80022c6:	a1c0      	add	r1, pc, #768	@ (adr r1, 80025c8 <CurrentControl+0x650>)
 80022c8:	e9d1 0100 	ldrd	r0, r1, [r1]
 80022cc:	f7fd ffa8 	bl	8000220 <__aeabi_dsub>
 80022d0:	4602      	mov	r2, r0
 80022d2:	460b      	mov	r3, r1
 80022d4:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80022d8:	f7fe f95a 	bl	8000590 <__aeabi_dmul>
 80022dc:	4602      	mov	r2, r0
 80022de:	460b      	mov	r3, r1
 80022e0:	a1bb      	add	r1, pc, #748	@ (adr r1, 80025d0 <CurrentControl+0x658>)
 80022e2:	e9d1 0100 	ldrd	r0, r1, [r1]
 80022e6:	f7fd ff9b 	bl	8000220 <__aeabi_dsub>
 80022ea:	4602      	mov	r2, r0
 80022ec:	460b      	mov	r3, r1
 80022ee:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 80022f2:	f7fe f94d 	bl	8000590 <__aeabi_dmul>
 80022f6:	4602      	mov	r2, r0
 80022f8:	460b      	mov	r3, r1
 80022fa:	f04f 0000 	mov.w	r0, #0
 80022fe:	49a8      	ldr	r1, [pc, #672]	@ (80025a0 <CurrentControl+0x628>)
 8002300:	f7fd ff8e 	bl	8000220 <__aeabi_dsub>
 8002304:	4602      	mov	r2, r0
 8002306:	460b      	mov	r3, r1
 8002308:	4650      	mov	r0, sl
 800230a:	4659      	mov	r1, fp
 800230c:	f7fe f940 	bl	8000590 <__aeabi_dmul>
 8002310:	4602      	mov	r2, r0
 8002312:	460b      	mov	r3, r1
 8002314:	f04f 0000 	mov.w	r0, #0
 8002318:	49a2      	ldr	r1, [pc, #648]	@ (80025a4 <CurrentControl+0x62c>)
 800231a:	f7fd ff81 	bl	8000220 <__aeabi_dsub>
 800231e:	4602      	mov	r2, r0
 8002320:	460b      	mov	r3, r1
 8002322:	4610      	mov	r0, r2
 8002324:	4619      	mov	r1, r3
 8002326:	f7fe fbf5 	bl	8000b14 <__aeabi_d2f>
 800232a:	4602      	mov	r2, r0
 800232c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800232e:	f8c3 21f0 	str.w	r2, [r3, #496]	@ 0x1f0
    INV->sinThetar = SIN(INV->Thetar, INV->Thetar * INV->Thetar);
 8002332:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002334:	f8d3 31e0 	ldr.w	r3, [r3, #480]	@ 0x1e0
 8002338:	4618      	mov	r0, r3
 800233a:	f7fe f8d1 	bl	80004e0 <__aeabi_f2d>
 800233e:	e9c7 0106 	strd	r0, r1, [r7, #24]
 8002342:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002344:	ed93 7a78 	vldr	s14, [r3, #480]	@ 0x1e0
 8002348:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800234a:	edd3 7a78 	vldr	s15, [r3, #480]	@ 0x1e0
 800234e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002352:	ee17 0a90 	vmov	r0, s15
 8002356:	f7fe f8c3 	bl	80004e0 <__aeabi_f2d>
 800235a:	e9c7 0104 	strd	r0, r1, [r7, #16]
 800235e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002360:	ed93 7a78 	vldr	s14, [r3, #480]	@ 0x1e0
 8002364:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002366:	edd3 7a78 	vldr	s15, [r3, #480]	@ 0x1e0
 800236a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800236e:	ee17 0a90 	vmov	r0, s15
 8002372:	f7fe f8b5 	bl	80004e0 <__aeabi_f2d>
 8002376:	e9c7 0102 	strd	r0, r1, [r7, #8]
 800237a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800237c:	ed93 7a78 	vldr	s14, [r3, #480]	@ 0x1e0
 8002380:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002382:	edd3 7a78 	vldr	s15, [r3, #480]	@ 0x1e0
 8002386:	ee67 7a27 	vmul.f32	s15, s14, s15
 800238a:	ee17 0a90 	vmov	r0, s15
 800238e:	f7fe f8a7 	bl	80004e0 <__aeabi_f2d>
 8002392:	e9c7 0100 	strd	r0, r1, [r7]
 8002396:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002398:	ed93 7a78 	vldr	s14, [r3, #480]	@ 0x1e0
 800239c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800239e:	edd3 7a78 	vldr	s15, [r3, #480]	@ 0x1e0
 80023a2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80023a6:	ee17 0a90 	vmov	r0, s15
 80023aa:	f7fe f899 	bl	80004e0 <__aeabi_f2d>
 80023ae:	4682      	mov	sl, r0
 80023b0:	468b      	mov	fp, r1
 80023b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80023b4:	ed93 7a78 	vldr	s14, [r3, #480]	@ 0x1e0
 80023b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80023ba:	edd3 7a78 	vldr	s15, [r3, #480]	@ 0x1e0
 80023be:	ee67 7a27 	vmul.f32	s15, s14, s15
 80023c2:	ee17 0a90 	vmov	r0, s15
 80023c6:	f7fe f88b 	bl	80004e0 <__aeabi_f2d>
 80023ca:	4680      	mov	r8, r0
 80023cc:	4689      	mov	r9, r1
 80023ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80023d0:	ed93 7a78 	vldr	s14, [r3, #480]	@ 0x1e0
 80023d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80023d6:	edd3 7a78 	vldr	s15, [r3, #480]	@ 0x1e0
 80023da:	ee67 7a27 	vmul.f32	s15, s14, s15
 80023de:	ee17 0a90 	vmov	r0, s15
 80023e2:	f7fe f87d 	bl	80004e0 <__aeabi_f2d>
 80023e6:	4604      	mov	r4, r0
 80023e8:	460d      	mov	r5, r1
 80023ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80023ec:	ed93 7a78 	vldr	s14, [r3, #480]	@ 0x1e0
 80023f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80023f2:	edd3 7a78 	vldr	s15, [r3, #480]	@ 0x1e0
 80023f6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80023fa:	ee17 0a90 	vmov	r0, s15
 80023fe:	f7fe f86f 	bl	80004e0 <__aeabi_f2d>
 8002402:	a359      	add	r3, pc, #356	@ (adr r3, 8002568 <CurrentControl+0x5f0>)
 8002404:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002408:	f7fe f8c2 	bl	8000590 <__aeabi_dmul>
 800240c:	4602      	mov	r2, r0
 800240e:	460b      	mov	r3, r1
 8002410:	a157      	add	r1, pc, #348	@ (adr r1, 8002570 <CurrentControl+0x5f8>)
 8002412:	e9d1 0100 	ldrd	r0, r1, [r1]
 8002416:	f7fd ff03 	bl	8000220 <__aeabi_dsub>
 800241a:	4602      	mov	r2, r0
 800241c:	460b      	mov	r3, r1
 800241e:	4620      	mov	r0, r4
 8002420:	4629      	mov	r1, r5
 8002422:	f7fe f8b5 	bl	8000590 <__aeabi_dmul>
 8002426:	4602      	mov	r2, r0
 8002428:	460b      	mov	r3, r1
 800242a:	a153      	add	r1, pc, #332	@ (adr r1, 8002578 <CurrentControl+0x600>)
 800242c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8002430:	f7fd fef6 	bl	8000220 <__aeabi_dsub>
 8002434:	4602      	mov	r2, r0
 8002436:	460b      	mov	r3, r1
 8002438:	4640      	mov	r0, r8
 800243a:	4649      	mov	r1, r9
 800243c:	f7fe f8a8 	bl	8000590 <__aeabi_dmul>
 8002440:	4602      	mov	r2, r0
 8002442:	460b      	mov	r3, r1
 8002444:	a14e      	add	r1, pc, #312	@ (adr r1, 8002580 <CurrentControl+0x608>)
 8002446:	e9d1 0100 	ldrd	r0, r1, [r1]
 800244a:	f7fd fee9 	bl	8000220 <__aeabi_dsub>
 800244e:	4602      	mov	r2, r0
 8002450:	460b      	mov	r3, r1
 8002452:	4650      	mov	r0, sl
 8002454:	4659      	mov	r1, fp
 8002456:	f7fe f89b 	bl	8000590 <__aeabi_dmul>
 800245a:	4602      	mov	r2, r0
 800245c:	460b      	mov	r3, r1
 800245e:	a14a      	add	r1, pc, #296	@ (adr r1, 8002588 <CurrentControl+0x610>)
 8002460:	e9d1 0100 	ldrd	r0, r1, [r1]
 8002464:	f7fd fedc 	bl	8000220 <__aeabi_dsub>
 8002468:	4602      	mov	r2, r0
 800246a:	460b      	mov	r3, r1
 800246c:	e9d7 0100 	ldrd	r0, r1, [r7]
 8002470:	f7fe f88e 	bl	8000590 <__aeabi_dmul>
 8002474:	4602      	mov	r2, r0
 8002476:	460b      	mov	r3, r1
 8002478:	a145      	add	r1, pc, #276	@ (adr r1, 8002590 <CurrentControl+0x618>)
 800247a:	e9d1 0100 	ldrd	r0, r1, [r1]
 800247e:	f7fd fecf 	bl	8000220 <__aeabi_dsub>
 8002482:	4602      	mov	r2, r0
 8002484:	460b      	mov	r3, r1
 8002486:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800248a:	f7fe f881 	bl	8000590 <__aeabi_dmul>
 800248e:	4602      	mov	r2, r0
 8002490:	460b      	mov	r3, r1
 8002492:	a141      	add	r1, pc, #260	@ (adr r1, 8002598 <CurrentControl+0x620>)
 8002494:	e9d1 0100 	ldrd	r0, r1, [r1]
 8002498:	f7fd fec2 	bl	8000220 <__aeabi_dsub>
 800249c:	4602      	mov	r2, r0
 800249e:	460b      	mov	r3, r1
 80024a0:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80024a4:	f7fe f874 	bl	8000590 <__aeabi_dmul>
 80024a8:	4602      	mov	r2, r0
 80024aa:	460b      	mov	r3, r1
 80024ac:	f04f 0000 	mov.w	r0, #0
 80024b0:	493c      	ldr	r1, [pc, #240]	@ (80025a4 <CurrentControl+0x62c>)
 80024b2:	f7fd feb5 	bl	8000220 <__aeabi_dsub>
 80024b6:	4602      	mov	r2, r0
 80024b8:	460b      	mov	r3, r1
 80024ba:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 80024be:	f7fe f867 	bl	8000590 <__aeabi_dmul>
 80024c2:	4602      	mov	r2, r0
 80024c4:	460b      	mov	r3, r1
 80024c6:	4610      	mov	r0, r2
 80024c8:	4619      	mov	r1, r3
 80024ca:	f7fe fb23 	bl	8000b14 <__aeabi_d2f>
 80024ce:	4602      	mov	r2, r0
 80024d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80024d2:	f8c3 21f4 	str.w	r2, [r3, #500]	@ 0x1f4

    INV->Thetar_adv = BOUND_PI(INV->Thetar + 1.5f*INV->Wr*Tsamp);
 80024d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80024d8:	ed93 7a78 	vldr	s14, [r3, #480]	@ 0x1e0
 80024dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80024de:	edd3 7a29 	vldr	s15, [r3, #164]	@ 0xa4
 80024e2:	eef7 6a08 	vmov.f32	s13, #120	@ 0x3fc00000  1.5
 80024e6:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80024ea:	eddf 6a3b 	vldr	s13, [pc, #236]	@ 80025d8 <CurrentControl+0x660>
 80024ee:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80024f2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80024f6:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80024fa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80024fe:	dd71      	ble.n	80025e4 <CurrentControl+0x66c>
 8002500:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002502:	ed93 7a78 	vldr	s14, [r3, #480]	@ 0x1e0
 8002506:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002508:	edd3 7a29 	vldr	s15, [r3, #164]	@ 0xa4
 800250c:	eef7 6a08 	vmov.f32	s13, #120	@ 0x3fc00000  1.5
 8002510:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8002514:	eddf 6a30 	vldr	s13, [pc, #192]	@ 80025d8 <CurrentControl+0x660>
 8002518:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800251c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002520:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002522:	edd3 6a78 	vldr	s13, [r3, #480]	@ 0x1e0
 8002526:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002528:	edd3 7a29 	vldr	s15, [r3, #164]	@ 0xa4
 800252c:	eeb7 6a08 	vmov.f32	s12, #120	@ 0x3fc00000  1.5
 8002530:	ee67 7a86 	vmul.f32	s15, s15, s12
 8002534:	ed9f 6a28 	vldr	s12, [pc, #160]	@ 80025d8 <CurrentControl+0x660>
 8002538:	ee67 7a86 	vmul.f32	s15, s15, s12
 800253c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002540:	eddf 6a26 	vldr	s13, [pc, #152]	@ 80025dc <CurrentControl+0x664>
 8002544:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8002548:	eef6 6a00 	vmov.f32	s13, #96	@ 0x3f000000  0.5
 800254c:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8002550:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002554:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002558:	eddf 6a21 	vldr	s13, [pc, #132]	@ 80025e0 <CurrentControl+0x668>
 800255c:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8002560:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002564:	e070      	b.n	8002648 <CurrentControl+0x6d0>
 8002566:	bf00      	nop
 8002568:	021bac0d 	.word	0x021bac0d
 800256c:	3d6ae7f4 	.word	0x3d6ae7f4
 8002570:	29bab323 	.word	0x29bab323
 8002574:	3de61246 	.word	0x3de61246
 8002578:	82db8a53 	.word	0x82db8a53
 800257c:	3e5ae645 	.word	0x3e5ae645
 8002580:	bc74aadf 	.word	0xbc74aadf
 8002584:	3ec71de3 	.word	0x3ec71de3
 8002588:	3403403b 	.word	0x3403403b
 800258c:	3f2a01a0 	.word	0x3f2a01a0
 8002590:	1999999a 	.word	0x1999999a
 8002594:	3f811111 	.word	0x3f811111
 8002598:	60000000 	.word	0x60000000
 800259c:	3fc55555 	.word	0x3fc55555
 80025a0:	3fe00000 	.word	0x3fe00000
 80025a4:	3ff00000 	.word	0x3ff00000
 80025a8:	c1f9f14c 	.word	0xc1f9f14c
 80025ac:	3da93974 	.word	0x3da93974
 80025b0:	01e7b18c 	.word	0x01e7b18c
 80025b4:	3e21eed9 	.word	0x3e21eed9
 80025b8:	c9f6ef19 	.word	0xc9f6ef19
 80025bc:	3e927e4f 	.word	0x3e927e4f
 80025c0:	3403403b 	.word	0x3403403b
 80025c4:	3efa01a0 	.word	0x3efa01a0
 80025c8:	2d82d834 	.word	0x2d82d834
 80025cc:	3f56c16c 	.word	0x3f56c16c
 80025d0:	60000000 	.word	0x60000000
 80025d4:	3fa55555 	.word	0x3fa55555
 80025d8:	38d1b717 	.word	0x38d1b717
 80025dc:	3e22f983 	.word	0x3e22f983
 80025e0:	40c90fdb 	.word	0x40c90fdb
 80025e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80025e6:	ed93 7a78 	vldr	s14, [r3, #480]	@ 0x1e0
 80025ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80025ec:	edd3 7a29 	vldr	s15, [r3, #164]	@ 0xa4
 80025f0:	eef7 6a08 	vmov.f32	s13, #120	@ 0x3fc00000  1.5
 80025f4:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80025f8:	ed5f 6a09 	vldr	s13, [pc, #-36]	@ 80025d8 <CurrentControl+0x660>
 80025fc:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8002600:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002604:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002606:	edd3 6a78 	vldr	s13, [r3, #480]	@ 0x1e0
 800260a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800260c:	edd3 7a29 	vldr	s15, [r3, #164]	@ 0xa4
 8002610:	eeb7 6a08 	vmov.f32	s12, #120	@ 0x3fc00000  1.5
 8002614:	ee67 7a86 	vmul.f32	s15, s15, s12
 8002618:	ed1f 6a11 	vldr	s12, [pc, #-68]	@ 80025d8 <CurrentControl+0x660>
 800261c:	ee67 7a86 	vmul.f32	s15, s15, s12
 8002620:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002624:	ed5f 6a13 	vldr	s13, [pc, #-76]	@ 80025dc <CurrentControl+0x664>
 8002628:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800262c:	eef6 6a00 	vmov.f32	s13, #96	@ 0x3f000000  0.5
 8002630:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8002634:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002638:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800263c:	ed5f 6a18 	vldr	s13, [pc, #-96]	@ 80025e0 <CurrentControl+0x668>
 8002640:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8002644:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002648:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800264a:	edc3 7a79 	vstr	s15, [r3, #484]	@ 0x1e4

    INV->cosThetar_adv = COS(INV->Thetar_adv * INV->Thetar_adv);
 800264e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002650:	ed93 7a79 	vldr	s14, [r3, #484]	@ 0x1e4
 8002654:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002656:	edd3 7a79 	vldr	s15, [r3, #484]	@ 0x1e4
 800265a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800265e:	ee17 0a90 	vmov	r0, s15
 8002662:	f7fd ff3d 	bl	80004e0 <__aeabi_f2d>
 8002666:	4682      	mov	sl, r0
 8002668:	468b      	mov	fp, r1
 800266a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800266c:	ed93 7a79 	vldr	s14, [r3, #484]	@ 0x1e4
 8002670:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002672:	edd3 7a79 	vldr	s15, [r3, #484]	@ 0x1e4
 8002676:	ee67 7a27 	vmul.f32	s15, s14, s15
 800267a:	ee17 0a90 	vmov	r0, s15
 800267e:	f7fd ff2f 	bl	80004e0 <__aeabi_f2d>
 8002682:	e9c7 0106 	strd	r0, r1, [r7, #24]
 8002686:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002688:	ed93 7a79 	vldr	s14, [r3, #484]	@ 0x1e4
 800268c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800268e:	edd3 7a79 	vldr	s15, [r3, #484]	@ 0x1e4
 8002692:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002696:	ee17 0a90 	vmov	r0, s15
 800269a:	f7fd ff21 	bl	80004e0 <__aeabi_f2d>
 800269e:	e9c7 0104 	strd	r0, r1, [r7, #16]
 80026a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80026a4:	ed93 7a79 	vldr	s14, [r3, #484]	@ 0x1e4
 80026a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80026aa:	edd3 7a79 	vldr	s15, [r3, #484]	@ 0x1e4
 80026ae:	ee67 7a27 	vmul.f32	s15, s14, s15
 80026b2:	ee17 0a90 	vmov	r0, s15
 80026b6:	f7fd ff13 	bl	80004e0 <__aeabi_f2d>
 80026ba:	e9c7 0102 	strd	r0, r1, [r7, #8]
 80026be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80026c0:	ed93 7a79 	vldr	s14, [r3, #484]	@ 0x1e4
 80026c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80026c6:	edd3 7a79 	vldr	s15, [r3, #484]	@ 0x1e4
 80026ca:	ee67 7a27 	vmul.f32	s15, s14, s15
 80026ce:	ee17 0a90 	vmov	r0, s15
 80026d2:	f7fd ff05 	bl	80004e0 <__aeabi_f2d>
 80026d6:	4680      	mov	r8, r0
 80026d8:	4689      	mov	r9, r1
 80026da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80026dc:	ed93 7a79 	vldr	s14, [r3, #484]	@ 0x1e4
 80026e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80026e2:	edd3 7a79 	vldr	s15, [r3, #484]	@ 0x1e4
 80026e6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80026ea:	ee17 0a90 	vmov	r0, s15
 80026ee:	f7fd fef7 	bl	80004e0 <__aeabi_f2d>
 80026f2:	4604      	mov	r4, r0
 80026f4:	460d      	mov	r5, r1
 80026f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80026f8:	ed93 7a79 	vldr	s14, [r3, #484]	@ 0x1e4
 80026fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80026fe:	edd3 7a79 	vldr	s15, [r3, #484]	@ 0x1e4
 8002702:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002706:	ee17 0a90 	vmov	r0, s15
 800270a:	f7fd fee9 	bl	80004e0 <__aeabi_f2d>
 800270e:	a3fd      	add	r3, pc, #1012	@ (adr r3, 8002b04 <CurrentControl+0xb8c>)
 8002710:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002714:	f7fd ff3c 	bl	8000590 <__aeabi_dmul>
 8002718:	4602      	mov	r2, r0
 800271a:	460b      	mov	r3, r1
 800271c:	a1fb      	add	r1, pc, #1004	@ (adr r1, 8002b0c <CurrentControl+0xb94>)
 800271e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8002722:	f7fd fd7d 	bl	8000220 <__aeabi_dsub>
 8002726:	4602      	mov	r2, r0
 8002728:	460b      	mov	r3, r1
 800272a:	4620      	mov	r0, r4
 800272c:	4629      	mov	r1, r5
 800272e:	f7fd ff2f 	bl	8000590 <__aeabi_dmul>
 8002732:	4602      	mov	r2, r0
 8002734:	460b      	mov	r3, r1
 8002736:	a1f7      	add	r1, pc, #988	@ (adr r1, 8002b14 <CurrentControl+0xb9c>)
 8002738:	e9d1 0100 	ldrd	r0, r1, [r1]
 800273c:	f7fd fd70 	bl	8000220 <__aeabi_dsub>
 8002740:	4602      	mov	r2, r0
 8002742:	460b      	mov	r3, r1
 8002744:	4640      	mov	r0, r8
 8002746:	4649      	mov	r1, r9
 8002748:	f7fd ff22 	bl	8000590 <__aeabi_dmul>
 800274c:	4602      	mov	r2, r0
 800274e:	460b      	mov	r3, r1
 8002750:	a1f2      	add	r1, pc, #968	@ (adr r1, 8002b1c <CurrentControl+0xba4>)
 8002752:	e9d1 0100 	ldrd	r0, r1, [r1]
 8002756:	f7fd fd63 	bl	8000220 <__aeabi_dsub>
 800275a:	4602      	mov	r2, r0
 800275c:	460b      	mov	r3, r1
 800275e:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8002762:	f7fd ff15 	bl	8000590 <__aeabi_dmul>
 8002766:	4602      	mov	r2, r0
 8002768:	460b      	mov	r3, r1
 800276a:	a1ee      	add	r1, pc, #952	@ (adr r1, 8002b24 <CurrentControl+0xbac>)
 800276c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8002770:	f7fd fd56 	bl	8000220 <__aeabi_dsub>
 8002774:	4602      	mov	r2, r0
 8002776:	460b      	mov	r3, r1
 8002778:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800277c:	f7fd ff08 	bl	8000590 <__aeabi_dmul>
 8002780:	4602      	mov	r2, r0
 8002782:	460b      	mov	r3, r1
 8002784:	a1e9      	add	r1, pc, #932	@ (adr r1, 8002b2c <CurrentControl+0xbb4>)
 8002786:	e9d1 0100 	ldrd	r0, r1, [r1]
 800278a:	f7fd fd49 	bl	8000220 <__aeabi_dsub>
 800278e:	4602      	mov	r2, r0
 8002790:	460b      	mov	r3, r1
 8002792:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8002796:	f7fd fefb 	bl	8000590 <__aeabi_dmul>
 800279a:	4602      	mov	r2, r0
 800279c:	460b      	mov	r3, r1
 800279e:	f04f 0000 	mov.w	r0, #0
 80027a2:	49d5      	ldr	r1, [pc, #852]	@ (8002af8 <CurrentControl+0xb80>)
 80027a4:	f7fd fd3c 	bl	8000220 <__aeabi_dsub>
 80027a8:	4602      	mov	r2, r0
 80027aa:	460b      	mov	r3, r1
 80027ac:	4650      	mov	r0, sl
 80027ae:	4659      	mov	r1, fp
 80027b0:	f7fd feee 	bl	8000590 <__aeabi_dmul>
 80027b4:	4602      	mov	r2, r0
 80027b6:	460b      	mov	r3, r1
 80027b8:	f04f 0000 	mov.w	r0, #0
 80027bc:	49cf      	ldr	r1, [pc, #828]	@ (8002afc <CurrentControl+0xb84>)
 80027be:	f7fd fd2f 	bl	8000220 <__aeabi_dsub>
 80027c2:	4602      	mov	r2, r0
 80027c4:	460b      	mov	r3, r1
 80027c6:	4610      	mov	r0, r2
 80027c8:	4619      	mov	r1, r3
 80027ca:	f7fe f9a3 	bl	8000b14 <__aeabi_d2f>
 80027ce:	4602      	mov	r2, r0
 80027d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80027d2:	f8c3 21f8 	str.w	r2, [r3, #504]	@ 0x1f8
    INV->sinThetar_adv = SIN(INV->Thetar_adv, INV->Thetar_adv * INV->Thetar_adv);
 80027d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80027d8:	f8d3 31e4 	ldr.w	r3, [r3, #484]	@ 0x1e4
 80027dc:	4618      	mov	r0, r3
 80027de:	f7fd fe7f 	bl	80004e0 <__aeabi_f2d>
 80027e2:	e9c7 0106 	strd	r0, r1, [r7, #24]
 80027e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80027e8:	ed93 7a79 	vldr	s14, [r3, #484]	@ 0x1e4
 80027ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80027ee:	edd3 7a79 	vldr	s15, [r3, #484]	@ 0x1e4
 80027f2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80027f6:	ee17 0a90 	vmov	r0, s15
 80027fa:	f7fd fe71 	bl	80004e0 <__aeabi_f2d>
 80027fe:	e9c7 0104 	strd	r0, r1, [r7, #16]
 8002802:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002804:	ed93 7a79 	vldr	s14, [r3, #484]	@ 0x1e4
 8002808:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800280a:	edd3 7a79 	vldr	s15, [r3, #484]	@ 0x1e4
 800280e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002812:	ee17 0a90 	vmov	r0, s15
 8002816:	f7fd fe63 	bl	80004e0 <__aeabi_f2d>
 800281a:	e9c7 0102 	strd	r0, r1, [r7, #8]
 800281e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002820:	ed93 7a79 	vldr	s14, [r3, #484]	@ 0x1e4
 8002824:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002826:	edd3 7a79 	vldr	s15, [r3, #484]	@ 0x1e4
 800282a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800282e:	ee17 0a90 	vmov	r0, s15
 8002832:	f7fd fe55 	bl	80004e0 <__aeabi_f2d>
 8002836:	e9c7 0100 	strd	r0, r1, [r7]
 800283a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800283c:	ed93 7a79 	vldr	s14, [r3, #484]	@ 0x1e4
 8002840:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002842:	edd3 7a79 	vldr	s15, [r3, #484]	@ 0x1e4
 8002846:	ee67 7a27 	vmul.f32	s15, s14, s15
 800284a:	ee17 0a90 	vmov	r0, s15
 800284e:	f7fd fe47 	bl	80004e0 <__aeabi_f2d>
 8002852:	4682      	mov	sl, r0
 8002854:	468b      	mov	fp, r1
 8002856:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002858:	ed93 7a79 	vldr	s14, [r3, #484]	@ 0x1e4
 800285c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800285e:	edd3 7a79 	vldr	s15, [r3, #484]	@ 0x1e4
 8002862:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002866:	ee17 0a90 	vmov	r0, s15
 800286a:	f7fd fe39 	bl	80004e0 <__aeabi_f2d>
 800286e:	4680      	mov	r8, r0
 8002870:	4689      	mov	r9, r1
 8002872:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002874:	ed93 7a79 	vldr	s14, [r3, #484]	@ 0x1e4
 8002878:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800287a:	edd3 7a79 	vldr	s15, [r3, #484]	@ 0x1e4
 800287e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002882:	ee17 0a90 	vmov	r0, s15
 8002886:	f7fd fe2b 	bl	80004e0 <__aeabi_f2d>
 800288a:	4604      	mov	r4, r0
 800288c:	460d      	mov	r5, r1
 800288e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002890:	ed93 7a79 	vldr	s14, [r3, #484]	@ 0x1e4
 8002894:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002896:	edd3 7a79 	vldr	s15, [r3, #484]	@ 0x1e4
 800289a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800289e:	ee17 0a90 	vmov	r0, s15
 80028a2:	f7fd fe1d 	bl	80004e0 <__aeabi_f2d>
 80028a6:	a386      	add	r3, pc, #536	@ (adr r3, 8002ac0 <CurrentControl+0xb48>)
 80028a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80028ac:	f7fd fe70 	bl	8000590 <__aeabi_dmul>
 80028b0:	4602      	mov	r2, r0
 80028b2:	460b      	mov	r3, r1
 80028b4:	a184      	add	r1, pc, #528	@ (adr r1, 8002ac8 <CurrentControl+0xb50>)
 80028b6:	e9d1 0100 	ldrd	r0, r1, [r1]
 80028ba:	f7fd fcb1 	bl	8000220 <__aeabi_dsub>
 80028be:	4602      	mov	r2, r0
 80028c0:	460b      	mov	r3, r1
 80028c2:	4620      	mov	r0, r4
 80028c4:	4629      	mov	r1, r5
 80028c6:	f7fd fe63 	bl	8000590 <__aeabi_dmul>
 80028ca:	4602      	mov	r2, r0
 80028cc:	460b      	mov	r3, r1
 80028ce:	a180      	add	r1, pc, #512	@ (adr r1, 8002ad0 <CurrentControl+0xb58>)
 80028d0:	e9d1 0100 	ldrd	r0, r1, [r1]
 80028d4:	f7fd fca4 	bl	8000220 <__aeabi_dsub>
 80028d8:	4602      	mov	r2, r0
 80028da:	460b      	mov	r3, r1
 80028dc:	4640      	mov	r0, r8
 80028de:	4649      	mov	r1, r9
 80028e0:	f7fd fe56 	bl	8000590 <__aeabi_dmul>
 80028e4:	4602      	mov	r2, r0
 80028e6:	460b      	mov	r3, r1
 80028e8:	a17b      	add	r1, pc, #492	@ (adr r1, 8002ad8 <CurrentControl+0xb60>)
 80028ea:	e9d1 0100 	ldrd	r0, r1, [r1]
 80028ee:	f7fd fc97 	bl	8000220 <__aeabi_dsub>
 80028f2:	4602      	mov	r2, r0
 80028f4:	460b      	mov	r3, r1
 80028f6:	4650      	mov	r0, sl
 80028f8:	4659      	mov	r1, fp
 80028fa:	f7fd fe49 	bl	8000590 <__aeabi_dmul>
 80028fe:	4602      	mov	r2, r0
 8002900:	460b      	mov	r3, r1
 8002902:	a177      	add	r1, pc, #476	@ (adr r1, 8002ae0 <CurrentControl+0xb68>)
 8002904:	e9d1 0100 	ldrd	r0, r1, [r1]
 8002908:	f7fd fc8a 	bl	8000220 <__aeabi_dsub>
 800290c:	4602      	mov	r2, r0
 800290e:	460b      	mov	r3, r1
 8002910:	e9d7 0100 	ldrd	r0, r1, [r7]
 8002914:	f7fd fe3c 	bl	8000590 <__aeabi_dmul>
 8002918:	4602      	mov	r2, r0
 800291a:	460b      	mov	r3, r1
 800291c:	a172      	add	r1, pc, #456	@ (adr r1, 8002ae8 <CurrentControl+0xb70>)
 800291e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8002922:	f7fd fc7d 	bl	8000220 <__aeabi_dsub>
 8002926:	4602      	mov	r2, r0
 8002928:	460b      	mov	r3, r1
 800292a:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800292e:	f7fd fe2f 	bl	8000590 <__aeabi_dmul>
 8002932:	4602      	mov	r2, r0
 8002934:	460b      	mov	r3, r1
 8002936:	a16e      	add	r1, pc, #440	@ (adr r1, 8002af0 <CurrentControl+0xb78>)
 8002938:	e9d1 0100 	ldrd	r0, r1, [r1]
 800293c:	f7fd fc70 	bl	8000220 <__aeabi_dsub>
 8002940:	4602      	mov	r2, r0
 8002942:	460b      	mov	r3, r1
 8002944:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8002948:	f7fd fe22 	bl	8000590 <__aeabi_dmul>
 800294c:	4602      	mov	r2, r0
 800294e:	460b      	mov	r3, r1
 8002950:	f04f 0000 	mov.w	r0, #0
 8002954:	4969      	ldr	r1, [pc, #420]	@ (8002afc <CurrentControl+0xb84>)
 8002956:	f7fd fc63 	bl	8000220 <__aeabi_dsub>
 800295a:	4602      	mov	r2, r0
 800295c:	460b      	mov	r3, r1
 800295e:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8002962:	f7fd fe15 	bl	8000590 <__aeabi_dmul>
 8002966:	4602      	mov	r2, r0
 8002968:	460b      	mov	r3, r1
 800296a:	4610      	mov	r0, r2
 800296c:	4619      	mov	r1, r3
 800296e:	f7fe f8d1 	bl	8000b14 <__aeabi_d2f>
 8002972:	4602      	mov	r2, r0
 8002974:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002976:	f8c3 21fc 	str.w	r2, [r3, #508]	@ 0x1fc

    INV->Idsr = INV->Idss*INV->cosThetar + INV->Iqss*INV->sinThetar;
 800297a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800297c:	ed93 7a54 	vldr	s14, [r3, #336]	@ 0x150
 8002980:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002982:	edd3 7a7c 	vldr	s15, [r3, #496]	@ 0x1f0
 8002986:	ee27 7a27 	vmul.f32	s14, s14, s15
 800298a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800298c:	edd3 6a55 	vldr	s13, [r3, #340]	@ 0x154
 8002990:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002992:	edd3 7a7d 	vldr	s15, [r3, #500]	@ 0x1f4
 8002996:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800299a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800299e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80029a0:	edc3 7a56 	vstr	s15, [r3, #344]	@ 0x158
    INV->Iqsr = -INV->Idss*INV->sinThetar + INV->Iqss*INV->cosThetar;
 80029a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80029a6:	edd3 7a54 	vldr	s15, [r3, #336]	@ 0x150
 80029aa:	eeb1 7a67 	vneg.f32	s14, s15
 80029ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80029b0:	edd3 7a7d 	vldr	s15, [r3, #500]	@ 0x1f4
 80029b4:	ee27 7a27 	vmul.f32	s14, s14, s15
 80029b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80029ba:	edd3 6a55 	vldr	s13, [r3, #340]	@ 0x154
 80029be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80029c0:	edd3 7a7c 	vldr	s15, [r3, #496]	@ 0x1f0
 80029c4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80029c8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80029cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80029ce:	edc3 7a57 	vstr	s15, [r3, #348]	@ 0x15c

    INV->Idsr_err = INV->Idsr_ref - INV->Idsr;
 80029d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80029d4:	ed93 7a3f 	vldr	s14, [r3, #252]	@ 0xfc
 80029d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80029da:	edd3 7a56 	vldr	s15, [r3, #344]	@ 0x158
 80029de:	ee77 7a67 	vsub.f32	s15, s14, s15
 80029e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80029e4:	edc3 7a58 	vstr	s15, [r3, #352]	@ 0x160
    INV->Iqsr_err = INV->Iqsr_ref - INV->Iqsr;
 80029e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80029ea:	ed93 7a49 	vldr	s14, [r3, #292]	@ 0x124
 80029ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80029f0:	edd3 7a57 	vldr	s15, [r3, #348]	@ 0x15c
 80029f4:	ee77 7a67 	vsub.f32	s15, s14, s15
 80029f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80029fa:	edc3 7a59 	vstr	s15, [r3, #356]	@ 0x164

	INV->Vdsr_ref_integ += INV->Kid_cc * (INV->Idsr_err - INV->Kad_cc * INV->Vdsr_ref_aw) * Tsamp;
 80029fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a00:	ed93 7a5a 	vldr	s14, [r3, #360]	@ 0x168
 8002a04:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a06:	edd3 6a50 	vldr	s13, [r3, #320]	@ 0x140
 8002a0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a0c:	ed93 6a58 	vldr	s12, [r3, #352]	@ 0x160
 8002a10:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a12:	edd3 5a52 	vldr	s11, [r3, #328]	@ 0x148
 8002a16:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a18:	edd3 7a68 	vldr	s15, [r3, #416]	@ 0x1a0
 8002a1c:	ee65 7aa7 	vmul.f32	s15, s11, s15
 8002a20:	ee76 7a67 	vsub.f32	s15, s12, s15
 8002a24:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002a28:	eddf 6a35 	vldr	s13, [pc, #212]	@ 8002b00 <CurrentControl+0xb88>
 8002a2c:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8002a30:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002a34:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a36:	edc3 7a5a 	vstr	s15, [r3, #360]	@ 0x168
	INV->Vqsr_ref_integ += INV->Kiq_cc * (INV->Iqsr_err - INV->Kaq_cc * INV->Vqsr_ref_aw) * Tsamp;
 8002a3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a3c:	ed93 7a5b 	vldr	s14, [r3, #364]	@ 0x16c
 8002a40:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a42:	edd3 6a51 	vldr	s13, [r3, #324]	@ 0x144
 8002a46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a48:	ed93 6a59 	vldr	s12, [r3, #356]	@ 0x164
 8002a4c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a4e:	edd3 5a53 	vldr	s11, [r3, #332]	@ 0x14c
 8002a52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a54:	edd3 7a69 	vldr	s15, [r3, #420]	@ 0x1a4
 8002a58:	ee65 7aa7 	vmul.f32	s15, s11, s15
 8002a5c:	ee76 7a67 	vsub.f32	s15, s12, s15
 8002a60:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002a64:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8002b00 <CurrentControl+0xb88>
 8002a68:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8002a6c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002a70:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a72:	edc3 7a5b 	vstr	s15, [r3, #364]	@ 0x16c
	INV->Vdsr_ref_ff = -INV->Wr * INV->Lq * INV->Iqsr_ref;
 8002a76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a78:	edd3 7a29 	vldr	s15, [r3, #164]	@ 0xa4
 8002a7c:	eeb1 7a67 	vneg.f32	s14, s15
 8002a80:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a82:	edd3 7a03 	vldr	s15, [r3, #12]
 8002a86:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002a8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a8c:	edd3 7a49 	vldr	s15, [r3, #292]	@ 0x124
 8002a90:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002a94:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a96:	edc3 7a5c 	vstr	s15, [r3, #368]	@ 0x170
	INV->Vqsr_ref_ff = INV->Wr * (INV->Ld * INV->Idsr_ref + INV->Lamf);
 8002a9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a9c:	ed93 7a29 	vldr	s14, [r3, #164]	@ 0xa4
 8002aa0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002aa2:	edd3 6a02 	vldr	s13, [r3, #8]
 8002aa6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002aa8:	edd3 7a3f 	vldr	s15, [r3, #252]	@ 0xfc
 8002aac:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8002ab0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ab2:	edd3 7a05 	vldr	s15, [r3, #20]
 8002ab6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002aba:	e03f      	b.n	8002b3c <CurrentControl+0xbc4>
 8002abc:	f3af 8000 	nop.w
 8002ac0:	021bac0d 	.word	0x021bac0d
 8002ac4:	3d6ae7f4 	.word	0x3d6ae7f4
 8002ac8:	29bab323 	.word	0x29bab323
 8002acc:	3de61246 	.word	0x3de61246
 8002ad0:	82db8a53 	.word	0x82db8a53
 8002ad4:	3e5ae645 	.word	0x3e5ae645
 8002ad8:	bc74aadf 	.word	0xbc74aadf
 8002adc:	3ec71de3 	.word	0x3ec71de3
 8002ae0:	3403403b 	.word	0x3403403b
 8002ae4:	3f2a01a0 	.word	0x3f2a01a0
 8002ae8:	1999999a 	.word	0x1999999a
 8002aec:	3f811111 	.word	0x3f811111
 8002af0:	60000000 	.word	0x60000000
 8002af4:	3fc55555 	.word	0x3fc55555
 8002af8:	3fe00000 	.word	0x3fe00000
 8002afc:	3ff00000 	.word	0x3ff00000
 8002b00:	38d1b717 	.word	0x38d1b717
 8002b04:	c1f9f14c 	.word	0xc1f9f14c
 8002b08:	3da93974 	.word	0x3da93974
 8002b0c:	01e7b18c 	.word	0x01e7b18c
 8002b10:	3e21eed9 	.word	0x3e21eed9
 8002b14:	c9f6ef19 	.word	0xc9f6ef19
 8002b18:	3e927e4f 	.word	0x3e927e4f
 8002b1c:	3403403b 	.word	0x3403403b
 8002b20:	3efa01a0 	.word	0x3efa01a0
 8002b24:	2d82d834 	.word	0x2d82d834
 8002b28:	3f56c16c 	.word	0x3f56c16c
 8002b2c:	60000000 	.word	0x60000000
 8002b30:	3fa55555 	.word	0x3fa55555
 8002b34:	3f13cd3a 	.word	0x3f13cd3a
 8002b38:	3f5db3d7 	.word	0x3f5db3d7
 8002b3c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002b40:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b42:	edc3 7a5d 	vstr	s15, [r3, #372]	@ 0x174
	INV->Vdsr_ref_unsat_old = INV->Kpd_cc * INV->Idsr_err + INV->Vdsr_ref_integ + INV->Vdsr_ref_ff - INV->Ractive * INV->Idsr;
 8002b46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b48:	ed93 7a4e 	vldr	s14, [r3, #312]	@ 0x138
 8002b4c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b4e:	edd3 7a58 	vldr	s15, [r3, #352]	@ 0x160
 8002b52:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002b56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b58:	edd3 7a5a 	vldr	s15, [r3, #360]	@ 0x168
 8002b5c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002b60:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b62:	edd3 7a5c 	vldr	s15, [r3, #368]	@ 0x170
 8002b66:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002b6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b6c:	edd3 6a01 	vldr	s13, [r3, #4]
 8002b70:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b72:	edd3 7a56 	vldr	s15, [r3, #344]	@ 0x158
 8002b76:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002b7a:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002b7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b80:	edc3 7a61 	vstr	s15, [r3, #388]	@ 0x184
	INV->Vqsr_ref_unsat_old = INV->Kpq_cc * INV->Iqsr_err + INV->Vqsr_ref_integ + INV->Vqsr_ref_ff - INV->Ractive * INV->Iqsr;
 8002b84:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b86:	ed93 7a4f 	vldr	s14, [r3, #316]	@ 0x13c
 8002b8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b8c:	edd3 7a59 	vldr	s15, [r3, #356]	@ 0x164
 8002b90:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002b94:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b96:	edd3 7a5b 	vldr	s15, [r3, #364]	@ 0x16c
 8002b9a:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002b9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ba0:	edd3 7a5d 	vldr	s15, [r3, #372]	@ 0x174
 8002ba4:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002ba8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002baa:	edd3 6a01 	vldr	s13, [r3, #4]
 8002bae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002bb0:	edd3 7a57 	vldr	s15, [r3, #348]	@ 0x15c
 8002bb4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002bb8:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002bbc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002bbe:	edc3 7a62 	vstr	s15, [r3, #392]	@ 0x188

	INV->Vdsr_ref_unsat = INV->alpha_LPF * INV->Vdsr_ref_unsat + (1 - INV->alpha_LPF) * INV->Vdsr_ref_unsat_old;
 8002bc2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002bc4:	ed93 7a60 	vldr	s14, [r3, #384]	@ 0x180
 8002bc8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002bca:	edd3 7a5e 	vldr	s15, [r3, #376]	@ 0x178
 8002bce:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002bd2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002bd4:	edd3 7a60 	vldr	s15, [r3, #384]	@ 0x180
 8002bd8:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002bdc:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8002be0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002be2:	edd3 7a61 	vldr	s15, [r3, #388]	@ 0x184
 8002be6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002bea:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002bee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002bf0:	edc3 7a5e 	vstr	s15, [r3, #376]	@ 0x178
	INV->Vqsr_ref_unsat = INV->alpha_LPF * INV->Vqsr_ref_unsat + (1 - INV->alpha_LPF) * INV->Vqsr_ref_unsat_old;
 8002bf4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002bf6:	ed93 7a60 	vldr	s14, [r3, #384]	@ 0x180
 8002bfa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002bfc:	edd3 7a5f 	vldr	s15, [r3, #380]	@ 0x17c
 8002c00:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002c04:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c06:	edd3 7a60 	vldr	s15, [r3, #384]	@ 0x180
 8002c0a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002c0e:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8002c12:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c14:	edd3 7a62 	vldr	s15, [r3, #392]	@ 0x188
 8002c18:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002c1c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002c20:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c22:	edc3 7a5f 	vstr	s15, [r3, #380]	@ 0x17c
//	INV->Vdsr_ref_ff = 0.f;
//	INV->Vqsr_ref_ff = INV->Wr*INV->Lamf;
//	INV->Vdsr_ref_unsat = INV->Kpd_cc*INV->Idsr_err + INV->Vdsr_ref_integ + INV->Vdsr_ref_ff;
//	INV->Vqsr_ref_unsat = INV->Kpq_cc*INV->Iqsr_err + INV->Vqsr_ref_integ + INV->Vqsr_ref_ff;

	INV->Vdsr_ref = LIMIT(INV->Vdsr_ref_unsat, -INV->Vdc*INV_SQRT3, INV->Vdc*INV_SQRT3);
 8002c26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c28:	ed93 7a5e 	vldr	s14, [r3, #376]	@ 0x178
 8002c2c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c2e:	edd3 7a12 	vldr	s15, [r3, #72]	@ 0x48
 8002c32:	ed5f 6a40 	vldr	s13, [pc, #-256]	@ 8002b34 <CurrentControl+0xbbc>
 8002c36:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8002c3a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002c3e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002c42:	dd07      	ble.n	8002c54 <CurrentControl+0xcdc>
 8002c44:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c46:	edd3 7a12 	vldr	s15, [r3, #72]	@ 0x48
 8002c4a:	ed1f 7a46 	vldr	s14, [pc, #-280]	@ 8002b34 <CurrentControl+0xbbc>
 8002c4e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002c52:	e01d      	b.n	8002c90 <CurrentControl+0xd18>
 8002c54:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c56:	ed93 7a5e 	vldr	s14, [r3, #376]	@ 0x178
 8002c5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c5c:	edd3 7a12 	vldr	s15, [r3, #72]	@ 0x48
 8002c60:	eef1 7a67 	vneg.f32	s15, s15
 8002c64:	ed5f 6a4d 	vldr	s13, [pc, #-308]	@ 8002b34 <CurrentControl+0xbbc>
 8002c68:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8002c6c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002c70:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002c74:	d509      	bpl.n	8002c8a <CurrentControl+0xd12>
 8002c76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c78:	edd3 7a12 	vldr	s15, [r3, #72]	@ 0x48
 8002c7c:	eef1 7a67 	vneg.f32	s15, s15
 8002c80:	ed1f 7a54 	vldr	s14, [pc, #-336]	@ 8002b34 <CurrentControl+0xbbc>
 8002c84:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002c88:	e002      	b.n	8002c90 <CurrentControl+0xd18>
 8002c8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c8c:	edd3 7a5e 	vldr	s15, [r3, #376]	@ 0x178
 8002c90:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c92:	edc3 7a63 	vstr	s15, [r3, #396]	@ 0x18c
	INV->Vqsr_ref = LIMIT(INV->Vqsr_ref_unsat, -INV->Vdc*INV_SQRT3, INV->Vdc*INV_SQRT3);
 8002c96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c98:	ed93 7a5f 	vldr	s14, [r3, #380]	@ 0x17c
 8002c9c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c9e:	edd3 7a12 	vldr	s15, [r3, #72]	@ 0x48
 8002ca2:	ed5f 6a5c 	vldr	s13, [pc, #-368]	@ 8002b34 <CurrentControl+0xbbc>
 8002ca6:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8002caa:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002cae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002cb2:	dd07      	ble.n	8002cc4 <CurrentControl+0xd4c>
 8002cb4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002cb6:	edd3 7a12 	vldr	s15, [r3, #72]	@ 0x48
 8002cba:	ed1f 7a62 	vldr	s14, [pc, #-392]	@ 8002b34 <CurrentControl+0xbbc>
 8002cbe:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002cc2:	e01d      	b.n	8002d00 <CurrentControl+0xd88>
 8002cc4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002cc6:	ed93 7a5f 	vldr	s14, [r3, #380]	@ 0x17c
 8002cca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ccc:	edd3 7a12 	vldr	s15, [r3, #72]	@ 0x48
 8002cd0:	eef1 7a67 	vneg.f32	s15, s15
 8002cd4:	ed5f 6a69 	vldr	s13, [pc, #-420]	@ 8002b34 <CurrentControl+0xbbc>
 8002cd8:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8002cdc:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002ce0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002ce4:	d509      	bpl.n	8002cfa <CurrentControl+0xd82>
 8002ce6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ce8:	edd3 7a12 	vldr	s15, [r3, #72]	@ 0x48
 8002cec:	eef1 7a67 	vneg.f32	s15, s15
 8002cf0:	ed1f 7a70 	vldr	s14, [pc, #-448]	@ 8002b34 <CurrentControl+0xbbc>
 8002cf4:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002cf8:	e002      	b.n	8002d00 <CurrentControl+0xd88>
 8002cfa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002cfc:	edd3 7a5f 	vldr	s15, [r3, #380]	@ 0x17c
 8002d00:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d02:	edc3 7a64 	vstr	s15, [r3, #400]	@ 0x190
	//arm_sqrt_f32(INV->Vdsr_ref*INV->Vdsr_ref + INV->Vqsr_ref*INV->Vqsr_ref, &INV->Vmag_ref);
	INV->Vdsr_ref_aw = INV->Vdsr_ref_unsat - INV->Vdsr_ref;
 8002d06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d08:	ed93 7a5e 	vldr	s14, [r3, #376]	@ 0x178
 8002d0c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d0e:	edd3 7a63 	vldr	s15, [r3, #396]	@ 0x18c
 8002d12:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002d16:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d18:	edc3 7a68 	vstr	s15, [r3, #416]	@ 0x1a0
	INV->Vqsr_ref_aw = INV->Vqsr_ref_unsat - INV->Vqsr_ref;
 8002d1c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d1e:	ed93 7a5f 	vldr	s14, [r3, #380]	@ 0x17c
 8002d22:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d24:	edd3 7a64 	vldr	s15, [r3, #400]	@ 0x190
 8002d28:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002d2c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d2e:	edc3 7a69 	vstr	s15, [r3, #420]	@ 0x1a4
	INV->Vdss_ref = INV->Vdsr_ref*INV->cosThetar_adv - INV->Vqsr_ref*INV->sinThetar_adv;
 8002d32:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d34:	ed93 7a63 	vldr	s14, [r3, #396]	@ 0x18c
 8002d38:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d3a:	edd3 7a7e 	vldr	s15, [r3, #504]	@ 0x1f8
 8002d3e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002d42:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d44:	edd3 6a64 	vldr	s13, [r3, #400]	@ 0x190
 8002d48:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d4a:	edd3 7a7f 	vldr	s15, [r3, #508]	@ 0x1fc
 8002d4e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002d52:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002d56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d58:	edc3 7a6a 	vstr	s15, [r3, #424]	@ 0x1a8
	INV->Vqss_ref = INV->Vdsr_ref*INV->sinThetar_adv + INV->Vqsr_ref*INV->cosThetar_adv;
 8002d5c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d5e:	ed93 7a63 	vldr	s14, [r3, #396]	@ 0x18c
 8002d62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d64:	edd3 7a7f 	vldr	s15, [r3, #508]	@ 0x1fc
 8002d68:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002d6c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d6e:	edd3 6a64 	vldr	s13, [r3, #400]	@ 0x190
 8002d72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d74:	edd3 7a7e 	vldr	s15, [r3, #504]	@ 0x1f8
 8002d78:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002d7c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002d80:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d82:	edc3 7a6b 	vstr	s15, [r3, #428]	@ 0x1ac

    INV->Vas_ref = INV->Vdss_ref;
 8002d86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d88:	f8d3 21a8 	ldr.w	r2, [r3, #424]	@ 0x1a8
 8002d8c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d8e:	f8c3 21b0 	str.w	r2, [r3, #432]	@ 0x1b0
    INV->Vbs_ref = -0.5f*INV->Vdss_ref + SQRT3HALF*INV->Vqss_ref;
 8002d92:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d94:	edd3 7a6a 	vldr	s15, [r3, #424]	@ 0x1a8
 8002d98:	eebe 7a00 	vmov.f32	s14, #224	@ 0xbf000000 -0.5
 8002d9c:	ee27 7a87 	vmul.f32	s14, s15, s14
 8002da0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002da2:	edd3 7a6b 	vldr	s15, [r3, #428]	@ 0x1ac
 8002da6:	ed5f 6a9c 	vldr	s13, [pc, #-624]	@ 8002b38 <CurrentControl+0xbc0>
 8002daa:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8002dae:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002db2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002db4:	edc3 7a6d 	vstr	s15, [r3, #436]	@ 0x1b4
    INV->Vcs_ref = -0.5f*INV->Vdss_ref - SQRT3HALF*INV->Vqss_ref;
 8002db8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002dba:	edd3 7a6a 	vldr	s15, [r3, #424]	@ 0x1a8
 8002dbe:	eebe 7a00 	vmov.f32	s14, #224	@ 0xbf000000 -0.5
 8002dc2:	ee27 7a87 	vmul.f32	s14, s15, s14
 8002dc6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002dc8:	edd3 7a6b 	vldr	s15, [r3, #428]	@ 0x1ac
 8002dcc:	ed5f 6aa6 	vldr	s13, [pc, #-664]	@ 8002b38 <CurrentControl+0xbc0>
 8002dd0:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8002dd4:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002dd8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002dda:	edc3 7a6e 	vstr	s15, [r3, #440]	@ 0x1b8

    INV->Vmax = INV->Vas_ref;
 8002dde:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002de0:	f8d3 21b0 	ldr.w	r2, [r3, #432]	@ 0x1b0
 8002de4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002de6:	f8c3 21bc 	str.w	r2, [r3, #444]	@ 0x1bc
    if (INV->Vmax < INV->Vbs_ref) INV->Vmax = INV->Vbs_ref;
 8002dea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002dec:	ed93 7a6f 	vldr	s14, [r3, #444]	@ 0x1bc
 8002df0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002df2:	edd3 7a6d 	vldr	s15, [r3, #436]	@ 0x1b4
 8002df6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002dfa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002dfe:	d505      	bpl.n	8002e0c <CurrentControl+0xe94>
 8002e00:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e02:	f8d3 21b4 	ldr.w	r2, [r3, #436]	@ 0x1b4
 8002e06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e08:	f8c3 21bc 	str.w	r2, [r3, #444]	@ 0x1bc
    if (INV->Vmax < INV->Vcs_ref) INV->Vmax = INV->Vcs_ref;
 8002e0c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e0e:	ed93 7a6f 	vldr	s14, [r3, #444]	@ 0x1bc
 8002e12:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e14:	edd3 7a6e 	vldr	s15, [r3, #440]	@ 0x1b8
 8002e18:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002e1c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002e20:	d505      	bpl.n	8002e2e <CurrentControl+0xeb6>
 8002e22:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e24:	f8d3 21b8 	ldr.w	r2, [r3, #440]	@ 0x1b8
 8002e28:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e2a:	f8c3 21bc 	str.w	r2, [r3, #444]	@ 0x1bc

    INV->Vmin = INV->Vas_ref;
 8002e2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e30:	f8d3 21b0 	ldr.w	r2, [r3, #432]	@ 0x1b0
 8002e34:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e36:	f8c3 21c0 	str.w	r2, [r3, #448]	@ 0x1c0
    if (INV->Vmin > INV->Vbs_ref) INV->Vmin = INV->Vbs_ref;
 8002e3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e3c:	ed93 7a70 	vldr	s14, [r3, #448]	@ 0x1c0
 8002e40:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e42:	edd3 7a6d 	vldr	s15, [r3, #436]	@ 0x1b4
 8002e46:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002e4a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002e4e:	dd05      	ble.n	8002e5c <CurrentControl+0xee4>
 8002e50:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e52:	f8d3 21b4 	ldr.w	r2, [r3, #436]	@ 0x1b4
 8002e56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e58:	f8c3 21c0 	str.w	r2, [r3, #448]	@ 0x1c0
    if (INV->Vmin > INV->Vcs_ref) INV->Vmin = INV->Vcs_ref;
 8002e5c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e5e:	ed93 7a70 	vldr	s14, [r3, #448]	@ 0x1c0
 8002e62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e64:	edd3 7a6e 	vldr	s15, [r3, #440]	@ 0x1b8
 8002e68:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002e6c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002e70:	dd05      	ble.n	8002e7e <CurrentControl+0xf06>
 8002e72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e74:	f8d3 21b8 	ldr.w	r2, [r3, #440]	@ 0x1b8
 8002e78:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e7a:	f8c3 21c0 	str.w	r2, [r3, #448]	@ 0x1c0

    INV->Voffset = -0.5f * (INV->Vmax + INV->Vmin);
 8002e7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e80:	ed93 7a6f 	vldr	s14, [r3, #444]	@ 0x1bc
 8002e84:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e86:	edd3 7a70 	vldr	s15, [r3, #448]	@ 0x1c0
 8002e8a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002e8e:	eebe 7a00 	vmov.f32	s14, #224	@ 0xbf000000 -0.5
 8002e92:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002e96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e98:	edc3 7a71 	vstr	s15, [r3, #452]	@ 0x1c4

    INV->Idss_ref = INV->Idsr_ref*INV->cosThetar_adv - INV->Iqsr_ref*INV->sinThetar_adv;
 8002e9c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e9e:	ed93 7a3f 	vldr	s14, [r3, #252]	@ 0xfc
 8002ea2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ea4:	edd3 7a7e 	vldr	s15, [r3, #504]	@ 0x1f8
 8002ea8:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002eac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002eae:	edd3 6a49 	vldr	s13, [r3, #292]	@ 0x124
 8002eb2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002eb4:	edd3 7a7f 	vldr	s15, [r3, #508]	@ 0x1fc
 8002eb8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002ebc:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002ec0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ec2:	edc3 7abb 	vstr	s15, [r3, #748]	@ 0x2ec
    INV->Iqss_ref = INV->Idsr_ref*INV->sinThetar_adv + INV->Iqsr_ref*INV->cosThetar_adv;
 8002ec6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ec8:	ed93 7a3f 	vldr	s14, [r3, #252]	@ 0xfc
 8002ecc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ece:	edd3 7a7f 	vldr	s15, [r3, #508]	@ 0x1fc
 8002ed2:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002ed6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ed8:	edd3 6a49 	vldr	s13, [r3, #292]	@ 0x124
 8002edc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ede:	edd3 7a7e 	vldr	s15, [r3, #504]	@ 0x1f8
 8002ee2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002ee6:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002eea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002eec:	edc3 7abc 	vstr	s15, [r3, #752]	@ 0x2f0

    INV->Ia_ref = INV->Idss_ref;
 8002ef0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ef2:	f8d3 22ec 	ldr.w	r2, [r3, #748]	@ 0x2ec
 8002ef6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ef8:	f8c3 22f4 	str.w	r2, [r3, #756]	@ 0x2f4
    INV->Ib_ref = -0.5f*INV->Idss_ref + SQRT3HALF*INV->Iqss_ref;
 8002efc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002efe:	edd3 7abb 	vldr	s15, [r3, #748]	@ 0x2ec
 8002f02:	eebe 7a00 	vmov.f32	s14, #224	@ 0xbf000000 -0.5
 8002f06:	ee27 7a87 	vmul.f32	s14, s15, s14
 8002f0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f0c:	edd3 7abc 	vldr	s15, [r3, #752]	@ 0x2f0
 8002f10:	eddf 6aa1 	vldr	s13, [pc, #644]	@ 8003198 <CurrentControl+0x1220>
 8002f14:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8002f18:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002f1c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f1e:	edc3 7abe 	vstr	s15, [r3, #760]	@ 0x2f8
    INV->Ic_ref = -0.5f*INV->Idss_ref - SQRT3HALF*INV->Iqss_ref;
 8002f22:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f24:	edd3 7abb 	vldr	s15, [r3, #748]	@ 0x2ec
 8002f28:	eebe 7a00 	vmov.f32	s14, #224	@ 0xbf000000 -0.5
 8002f2c:	ee27 7a87 	vmul.f32	s14, s15, s14
 8002f30:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f32:	edd3 7abc 	vldr	s15, [r3, #752]	@ 0x2f0
 8002f36:	eddf 6a98 	vldr	s13, [pc, #608]	@ 8003198 <CurrentControl+0x1220>
 8002f3a:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8002f3e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002f42:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f44:	edc3 7abf 	vstr	s15, [r3, #764]	@ 0x2fc

    INV->Va_NLC = INV->A_NLC*atanf(INV->B_NLC*INV->Ia_ref);
 8002f48:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f4a:	ed93 8ac0 	vldr	s16, [r3, #768]	@ 0x300
 8002f4e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f50:	ed93 7ac1 	vldr	s14, [r3, #772]	@ 0x304
 8002f54:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f56:	edd3 7abd 	vldr	s15, [r3, #756]	@ 0x2f4
 8002f5a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002f5e:	eeb0 0a67 	vmov.f32	s0, s15
 8002f62:	f00a fc91 	bl	800d888 <atanf>
 8002f66:	eef0 7a40 	vmov.f32	s15, s0
 8002f6a:	ee68 7a27 	vmul.f32	s15, s16, s15
 8002f6e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f70:	edc3 7ac3 	vstr	s15, [r3, #780]	@ 0x30c
    INV->Vb_NLC = INV->A_NLC*atanf(INV->B_NLC*INV->Ib_ref);
 8002f74:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f76:	ed93 8ac0 	vldr	s16, [r3, #768]	@ 0x300
 8002f7a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f7c:	ed93 7ac1 	vldr	s14, [r3, #772]	@ 0x304
 8002f80:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f82:	edd3 7abe 	vldr	s15, [r3, #760]	@ 0x2f8
 8002f86:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002f8a:	eeb0 0a67 	vmov.f32	s0, s15
 8002f8e:	f00a fc7b 	bl	800d888 <atanf>
 8002f92:	eef0 7a40 	vmov.f32	s15, s0
 8002f96:	ee68 7a27 	vmul.f32	s15, s16, s15
 8002f9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f9c:	edc3 7ac4 	vstr	s15, [r3, #784]	@ 0x310
    INV->Vc_NLC = INV->A_NLC*atanf(INV->B_NLC*INV->Ic_ref);
 8002fa0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002fa2:	ed93 8ac0 	vldr	s16, [r3, #768]	@ 0x300
 8002fa6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002fa8:	ed93 7ac1 	vldr	s14, [r3, #772]	@ 0x304
 8002fac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002fae:	edd3 7abf 	vldr	s15, [r3, #764]	@ 0x2fc
 8002fb2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002fb6:	eeb0 0a67 	vmov.f32	s0, s15
 8002fba:	f00a fc65 	bl	800d888 <atanf>
 8002fbe:	eef0 7a40 	vmov.f32	s15, s0
 8002fc2:	ee68 7a27 	vmul.f32	s15, s16, s15
 8002fc6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002fc8:	edc3 7ac5 	vstr	s15, [r3, #788]	@ 0x314

    INV->Van_ref = LIMIT(INV->Vas_ref + INV->Voffset + INV->Va_NLC, -0.5f*INV->Vdc, 0.5f*INV->Vdc);
 8002fcc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002fce:	ed93 7a6c 	vldr	s14, [r3, #432]	@ 0x1b0
 8002fd2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002fd4:	edd3 7a71 	vldr	s15, [r3, #452]	@ 0x1c4
 8002fd8:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002fdc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002fde:	edd3 7ac3 	vldr	s15, [r3, #780]	@ 0x30c
 8002fe2:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002fe6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002fe8:	edd3 7a12 	vldr	s15, [r3, #72]	@ 0x48
 8002fec:	eef6 6a00 	vmov.f32	s13, #96	@ 0x3f000000  0.5
 8002ff0:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8002ff4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002ff8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002ffc:	dd07      	ble.n	800300e <CurrentControl+0x1096>
 8002ffe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003000:	edd3 7a12 	vldr	s15, [r3, #72]	@ 0x48
 8003004:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8003008:	ee67 7a87 	vmul.f32	s15, s15, s14
 800300c:	e02d      	b.n	800306a <CurrentControl+0x10f2>
 800300e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003010:	ed93 7a6c 	vldr	s14, [r3, #432]	@ 0x1b0
 8003014:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003016:	edd3 7a71 	vldr	s15, [r3, #452]	@ 0x1c4
 800301a:	ee37 7a27 	vadd.f32	s14, s14, s15
 800301e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003020:	edd3 7ac3 	vldr	s15, [r3, #780]	@ 0x30c
 8003024:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003028:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800302a:	edd3 7a12 	vldr	s15, [r3, #72]	@ 0x48
 800302e:	eefe 6a00 	vmov.f32	s13, #224	@ 0xbf000000 -0.5
 8003032:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8003036:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800303a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800303e:	d507      	bpl.n	8003050 <CurrentControl+0x10d8>
 8003040:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003042:	edd3 7a12 	vldr	s15, [r3, #72]	@ 0x48
 8003046:	eebe 7a00 	vmov.f32	s14, #224	@ 0xbf000000 -0.5
 800304a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800304e:	e00c      	b.n	800306a <CurrentControl+0x10f2>
 8003050:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003052:	ed93 7a6c 	vldr	s14, [r3, #432]	@ 0x1b0
 8003056:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003058:	edd3 7a71 	vldr	s15, [r3, #452]	@ 0x1c4
 800305c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003060:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003062:	edd3 7ac3 	vldr	s15, [r3, #780]	@ 0x30c
 8003066:	ee77 7a27 	vadd.f32	s15, s14, s15
 800306a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800306c:	edc3 7a72 	vstr	s15, [r3, #456]	@ 0x1c8
    INV->Vbn_ref = LIMIT(INV->Vbs_ref + INV->Voffset + INV->Vb_NLC, -0.5f*INV->Vdc, 0.5f*INV->Vdc);
 8003070:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003072:	ed93 7a6d 	vldr	s14, [r3, #436]	@ 0x1b4
 8003076:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003078:	edd3 7a71 	vldr	s15, [r3, #452]	@ 0x1c4
 800307c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003080:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003082:	edd3 7ac4 	vldr	s15, [r3, #784]	@ 0x310
 8003086:	ee37 7a27 	vadd.f32	s14, s14, s15
 800308a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800308c:	edd3 7a12 	vldr	s15, [r3, #72]	@ 0x48
 8003090:	eef6 6a00 	vmov.f32	s13, #96	@ 0x3f000000  0.5
 8003094:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8003098:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800309c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80030a0:	dd07      	ble.n	80030b2 <CurrentControl+0x113a>
 80030a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80030a4:	edd3 7a12 	vldr	s15, [r3, #72]	@ 0x48
 80030a8:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 80030ac:	ee67 7a87 	vmul.f32	s15, s15, s14
 80030b0:	e02d      	b.n	800310e <CurrentControl+0x1196>
 80030b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80030b4:	ed93 7a6d 	vldr	s14, [r3, #436]	@ 0x1b4
 80030b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80030ba:	edd3 7a71 	vldr	s15, [r3, #452]	@ 0x1c4
 80030be:	ee37 7a27 	vadd.f32	s14, s14, s15
 80030c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80030c4:	edd3 7ac4 	vldr	s15, [r3, #784]	@ 0x310
 80030c8:	ee37 7a27 	vadd.f32	s14, s14, s15
 80030cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80030ce:	edd3 7a12 	vldr	s15, [r3, #72]	@ 0x48
 80030d2:	eefe 6a00 	vmov.f32	s13, #224	@ 0xbf000000 -0.5
 80030d6:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80030da:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80030de:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80030e2:	d507      	bpl.n	80030f4 <CurrentControl+0x117c>
 80030e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80030e6:	edd3 7a12 	vldr	s15, [r3, #72]	@ 0x48
 80030ea:	eebe 7a00 	vmov.f32	s14, #224	@ 0xbf000000 -0.5
 80030ee:	ee67 7a87 	vmul.f32	s15, s15, s14
 80030f2:	e00c      	b.n	800310e <CurrentControl+0x1196>
 80030f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80030f6:	ed93 7a6d 	vldr	s14, [r3, #436]	@ 0x1b4
 80030fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80030fc:	edd3 7a71 	vldr	s15, [r3, #452]	@ 0x1c4
 8003100:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003104:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003106:	edd3 7ac4 	vldr	s15, [r3, #784]	@ 0x310
 800310a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800310e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003110:	edc3 7a73 	vstr	s15, [r3, #460]	@ 0x1cc
    INV->Vcn_ref = LIMIT(INV->Vcs_ref + INV->Voffset + INV->Vc_NLC, -0.5f*INV->Vdc, 0.5f*INV->Vdc);
 8003114:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003116:	ed93 7a6e 	vldr	s14, [r3, #440]	@ 0x1b8
 800311a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800311c:	edd3 7a71 	vldr	s15, [r3, #452]	@ 0x1c4
 8003120:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003124:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003126:	edd3 7ac5 	vldr	s15, [r3, #788]	@ 0x314
 800312a:	ee37 7a27 	vadd.f32	s14, s14, s15
 800312e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003130:	edd3 7a12 	vldr	s15, [r3, #72]	@ 0x48
 8003134:	eef6 6a00 	vmov.f32	s13, #96	@ 0x3f000000  0.5
 8003138:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800313c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003140:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003144:	dd07      	ble.n	8003156 <CurrentControl+0x11de>
 8003146:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003148:	edd3 7a12 	vldr	s15, [r3, #72]	@ 0x48
 800314c:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8003150:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003154:	e02f      	b.n	80031b6 <CurrentControl+0x123e>
 8003156:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003158:	ed93 7a6e 	vldr	s14, [r3, #440]	@ 0x1b8
 800315c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800315e:	edd3 7a71 	vldr	s15, [r3, #452]	@ 0x1c4
 8003162:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003166:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003168:	edd3 7ac5 	vldr	s15, [r3, #788]	@ 0x314
 800316c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003170:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003172:	edd3 7a12 	vldr	s15, [r3, #72]	@ 0x48
 8003176:	eefe 6a00 	vmov.f32	s13, #224	@ 0xbf000000 -0.5
 800317a:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800317e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003182:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003186:	d509      	bpl.n	800319c <CurrentControl+0x1224>
 8003188:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800318a:	edd3 7a12 	vldr	s15, [r3, #72]	@ 0x48
 800318e:	eebe 7a00 	vmov.f32	s14, #224	@ 0xbf000000 -0.5
 8003192:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003196:	e00e      	b.n	80031b6 <CurrentControl+0x123e>
 8003198:	3f5db3d7 	.word	0x3f5db3d7
 800319c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800319e:	ed93 7a6e 	vldr	s14, [r3, #440]	@ 0x1b8
 80031a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80031a4:	edd3 7a71 	vldr	s15, [r3, #452]	@ 0x1c4
 80031a8:	ee37 7a27 	vadd.f32	s14, s14, s15
 80031ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80031ae:	edd3 7ac5 	vldr	s15, [r3, #788]	@ 0x314
 80031b2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80031b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80031b8:	edc3 7a74 	vstr	s15, [r3, #464]	@ 0x1d0

    Van = INV->Van_ref;
 80031bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80031be:	f8d3 31c8 	ldr.w	r3, [r3, #456]	@ 0x1c8
 80031c2:	4a54      	ldr	r2, [pc, #336]	@ (8003314 <CurrentControl+0x139c>)
 80031c4:	6013      	str	r3, [r2, #0]
    Vbn = INV->Vbn_ref;
 80031c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80031c8:	f8d3 31cc 	ldr.w	r3, [r3, #460]	@ 0x1cc
 80031cc:	4a52      	ldr	r2, [pc, #328]	@ (8003318 <CurrentControl+0x13a0>)
 80031ce:	6013      	str	r3, [r2, #0]
    Vcn = INV->Vcn_ref;
 80031d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80031d2:	f8d3 31d0 	ldr.w	r3, [r3, #464]	@ 0x1d0
 80031d6:	4a51      	ldr	r2, [pc, #324]	@ (800331c <CurrentControl+0x13a4>)
 80031d8:	6013      	str	r3, [r2, #0]

    INV->Duty_A = (INV->Van_ref*INV->INV_Vdc + 0.5f);
 80031da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80031dc:	ed93 7a72 	vldr	s14, [r3, #456]	@ 0x1c8
 80031e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80031e2:	edd3 7a14 	vldr	s15, [r3, #80]	@ 0x50
 80031e6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80031ea:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 80031ee:	ee77 7a87 	vadd.f32	s15, s15, s14
 80031f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80031f4:	edc3 7a75 	vstr	s15, [r3, #468]	@ 0x1d4
    INV->Duty_B = (INV->Vbn_ref*INV->INV_Vdc + 0.5f);
 80031f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80031fa:	ed93 7a73 	vldr	s14, [r3, #460]	@ 0x1cc
 80031fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003200:	edd3 7a14 	vldr	s15, [r3, #80]	@ 0x50
 8003204:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003208:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 800320c:	ee77 7a87 	vadd.f32	s15, s15, s14
 8003210:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003212:	edc3 7a76 	vstr	s15, [r3, #472]	@ 0x1d8
    INV->Duty_C = (INV->Vcn_ref*INV->INV_Vdc + 0.5f);
 8003216:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003218:	ed93 7a74 	vldr	s14, [r3, #464]	@ 0x1d0
 800321c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800321e:	edd3 7a14 	vldr	s15, [r3, #80]	@ 0x50
 8003222:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003226:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 800322a:	ee77 7a87 	vadd.f32	s15, s15, s14
 800322e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003230:	edc3 7a77 	vstr	s15, [r3, #476]	@ 0x1dc

    INV->Duty_A = LIMIT(INV->Duty_A, 0.f, 1.f);
 8003234:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003236:	edd3 7a75 	vldr	s15, [r3, #468]	@ 0x1d4
 800323a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800323e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003242:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003246:	dd02      	ble.n	800324e <CurrentControl+0x12d6>
 8003248:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 800324c:	e00d      	b.n	800326a <CurrentControl+0x12f2>
 800324e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003250:	edd3 7a75 	vldr	s15, [r3, #468]	@ 0x1d4
 8003254:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8003258:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800325c:	d502      	bpl.n	8003264 <CurrentControl+0x12ec>
 800325e:	f04f 0300 	mov.w	r3, #0
 8003262:	e002      	b.n	800326a <CurrentControl+0x12f2>
 8003264:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003266:	f8d3 31d4 	ldr.w	r3, [r3, #468]	@ 0x1d4
 800326a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800326c:	f8c2 31d4 	str.w	r3, [r2, #468]	@ 0x1d4
    INV->Duty_B = LIMIT(INV->Duty_B, 0.f, 1.f);
 8003270:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003272:	edd3 7a76 	vldr	s15, [r3, #472]	@ 0x1d8
 8003276:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800327a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800327e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003282:	dd02      	ble.n	800328a <CurrentControl+0x1312>
 8003284:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 8003288:	e00d      	b.n	80032a6 <CurrentControl+0x132e>
 800328a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800328c:	edd3 7a76 	vldr	s15, [r3, #472]	@ 0x1d8
 8003290:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8003294:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003298:	d502      	bpl.n	80032a0 <CurrentControl+0x1328>
 800329a:	f04f 0300 	mov.w	r3, #0
 800329e:	e002      	b.n	80032a6 <CurrentControl+0x132e>
 80032a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80032a2:	f8d3 31d8 	ldr.w	r3, [r3, #472]	@ 0x1d8
 80032a6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80032a8:	f8c2 31d8 	str.w	r3, [r2, #472]	@ 0x1d8
    INV->Duty_C = LIMIT(INV->Duty_C, 0.f, 1.f);
 80032ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80032ae:	edd3 7a77 	vldr	s15, [r3, #476]	@ 0x1dc
 80032b2:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80032b6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80032ba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80032be:	dd02      	ble.n	80032c6 <CurrentControl+0x134e>
 80032c0:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 80032c4:	e00d      	b.n	80032e2 <CurrentControl+0x136a>
 80032c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80032c8:	edd3 7a77 	vldr	s15, [r3, #476]	@ 0x1dc
 80032cc:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80032d0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80032d4:	d502      	bpl.n	80032dc <CurrentControl+0x1364>
 80032d6:	f04f 0300 	mov.w	r3, #0
 80032da:	e002      	b.n	80032e2 <CurrentControl+0x136a>
 80032dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80032de:	f8d3 31dc 	ldr.w	r3, [r3, #476]	@ 0x1dc
 80032e2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80032e4:	f8c2 31dc 	str.w	r3, [r2, #476]	@ 0x1dc

	PwmSwOn();
 80032e8:	f003 fbd4 	bl	8006a94 <PwmSwOn>
	PwmDutyUpt();
 80032ec:	f003 fc28 	bl	8006b40 <PwmDutyUpt>

	if (!FLAG.FAULT) PWM_BUF_ON;
 80032f0:	4b0b      	ldr	r3, [pc, #44]	@ (8003320 <CurrentControl+0x13a8>)
 80032f2:	885b      	ldrh	r3, [r3, #2]
 80032f4:	2b00      	cmp	r3, #0
 80032f6:	d105      	bne.n	8003304 <CurrentControl+0x138c>
 80032f8:	2200      	movs	r2, #0
 80032fa:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80032fe:	4809      	ldr	r0, [pc, #36]	@ (8003324 <CurrentControl+0x13ac>)
 8003300:	f007 f9c0 	bl	800a684 <HAL_GPIO_WritePin>

}
 8003304:	bf00      	nop
 8003306:	3728      	adds	r7, #40	@ 0x28
 8003308:	46bd      	mov	sp, r7
 800330a:	ecbd 8b02 	vpop	{d8}
 800330e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003312:	bf00      	nop
 8003314:	20003574 	.word	0x20003574
 8003318:	20003578 	.word	0x20003578
 800331c:	2000357c 	.word	0x2000357c
 8003320:	20002ff4 	.word	0x20002ff4
 8003324:	48000800 	.word	0x48000800

08003328 <SpeedControl>:

	if (!FLAG.FAULT) PWM_BUF_ON;

}

void SpeedControl(struct INVERTER *INV) {
 8003328:	b5b0      	push	{r4, r5, r7, lr}
 800332a:	b082      	sub	sp, #8
 800332c:	af00      	add	r7, sp, #0
 800332e:	6078      	str	r0, [r7, #4]

	//INV->Wrpm_ref_set = (dutyCycle - 0.15) * 20 * INV->Wrpm_rated;
	INV->Wrpm_ref_set = INV->Wrpm_ref_cmd;
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	f8d3 23a8 	ldr.w	r2, [r3, #936]	@ 0x3a8
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	f8c3 20b4 	str.w	r2, [r3, #180]	@ 0xb4
	if (ABS(INV->Wrpm_ref_set) < 0.05 * INV->Wrpm_rated) INV->Wrpm_ref_set = 0.;
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	edd3 7a2d 	vldr	s15, [r3, #180]	@ 0xb4
 8003342:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8003346:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800334a:	dd03      	ble.n	8003354 <SpeedControl+0x2c>
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8003352:	e006      	b.n	8003362 <SpeedControl+0x3a>
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	edd3 7a2d 	vldr	s15, [r3, #180]	@ 0xb4
 800335a:	eef1 7a67 	vneg.f32	s15, s15
 800335e:	ee17 3a90 	vmov	r3, s15
 8003362:	4618      	mov	r0, r3
 8003364:	f7fd f8bc 	bl	80004e0 <__aeabi_f2d>
 8003368:	4604      	mov	r4, r0
 800336a:	460d      	mov	r5, r1
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003370:	4618      	mov	r0, r3
 8003372:	f7fd f8b5 	bl	80004e0 <__aeabi_f2d>
 8003376:	a36d      	add	r3, pc, #436	@ (adr r3, 800352c <SpeedControl+0x204>)
 8003378:	e9d3 2300 	ldrd	r2, r3, [r3]
 800337c:	f7fd f908 	bl	8000590 <__aeabi_dmul>
 8003380:	4602      	mov	r2, r0
 8003382:	460b      	mov	r3, r1
 8003384:	4620      	mov	r0, r4
 8003386:	4629      	mov	r1, r5
 8003388:	f7fd fb74 	bl	8000a74 <__aeabi_dcmplt>
 800338c:	4603      	mov	r3, r0
 800338e:	2b00      	cmp	r3, #0
 8003390:	d004      	beq.n	800339c <SpeedControl+0x74>
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	f04f 0200 	mov.w	r2, #0
 8003398:	f8c3 20b4 	str.w	r2, [r3, #180]	@ 0xb4

    INV->Wrm_ref_set = INV->Wrpm_ref_set*RPM2RM;
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	edd3 7a2d 	vldr	s15, [r3, #180]	@ 0xb4
 80033a2:	ed9f 7a5f 	vldr	s14, [pc, #380]	@ 8003520 <SpeedControl+0x1f8>
 80033a6:	ee67 7a87 	vmul.f32	s15, s15, s14
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	edc3 7a2c 	vstr	s15, [r3, #176]	@ 0xb0
    if (INV->Wrm_ref < INV->Wrm_ref_set - INV->dWrm) {
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	ed93 7a2f 	vldr	s14, [r3, #188]	@ 0xbc
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	edd3 6a2c 	vldr	s13, [r3, #176]	@ 0xb0
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	edd3 7a31 	vldr	s15, [r3, #196]	@ 0xc4
 80033c2:	ee76 7ae7 	vsub.f32	s15, s13, s15
 80033c6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80033ca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80033ce:	d50b      	bpl.n	80033e8 <SpeedControl+0xc0>
        INV->Wrm_ref += INV->dWrm;
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	ed93 7a2f 	vldr	s14, [r3, #188]	@ 0xbc
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	edd3 7a31 	vldr	s15, [r3, #196]	@ 0xc4
 80033dc:	ee77 7a27 	vadd.f32	s15, s14, s15
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	edc3 7a2f 	vstr	s15, [r3, #188]	@ 0xbc
 80033e6:	e021      	b.n	800342c <SpeedControl+0x104>
    } else if (INV->Wrm_ref > INV->Wrm_ref_set + INV->dWrm) {
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	ed93 7a2f 	vldr	s14, [r3, #188]	@ 0xbc
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	edd3 6a2c 	vldr	s13, [r3, #176]	@ 0xb0
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	edd3 7a31 	vldr	s15, [r3, #196]	@ 0xc4
 80033fa:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80033fe:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003402:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003406:	dd0b      	ble.n	8003420 <SpeedControl+0xf8>
        INV->Wrm_ref -= INV->dWrm;
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	ed93 7a2f 	vldr	s14, [r3, #188]	@ 0xbc
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	edd3 7a31 	vldr	s15, [r3, #196]	@ 0xc4
 8003414:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	edc3 7a2f 	vstr	s15, [r3, #188]	@ 0xbc
 800341e:	e005      	b.n	800342c <SpeedControl+0x104>
    } else {
        INV->Wrm_ref = INV->Wrm_ref_set;
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
    }
    INV->Wrpm_ref = INV->Wrm_ref*RM2RPM;
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	edd3 7a2f 	vldr	s15, [r3, #188]	@ 0xbc
 8003432:	ed9f 7a3c 	vldr	s14, [pc, #240]	@ 8003524 <SpeedControl+0x1fc>
 8003436:	ee67 7a87 	vmul.f32	s15, s15, s14
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	edc3 7a30 	vstr	s15, [r3, #192]	@ 0xc0

    INV->Wrm_err = INV->Wrm_ref - INV->Wrm;
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	ed93 7a2f 	vldr	s14, [r3, #188]	@ 0xbc
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	edd3 7a2a 	vldr	s15, [r3, #168]	@ 0xa8
 800344c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	edc3 7a32 	vstr	s15, [r3, #200]	@ 0xc8

    INV->Te_ref_integ += INV->Ki_sc*(INV->Wrm_err - INV->Ka_sc*INV->Te_ref_aw)*Tsamp;
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	ed93 7a33 	vldr	s14, [r3, #204]	@ 0xcc
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	edd3 6a26 	vldr	s13, [r3, #152]	@ 0x98
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	ed93 6a32 	vldr	s12, [r3, #200]	@ 0xc8
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	edd3 5a27 	vldr	s11, [r3, #156]	@ 0x9c
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	edd3 7a37 	vldr	s15, [r3, #220]	@ 0xdc
 8003474:	ee65 7aa7 	vmul.f32	s15, s11, s15
 8003478:	ee76 7a67 	vsub.f32	s15, s12, s15
 800347c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003480:	eddf 6a29 	vldr	s13, [pc, #164]	@ 8003528 <SpeedControl+0x200>
 8003484:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8003488:	ee77 7a27 	vadd.f32	s15, s14, s15
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	edc3 7a33 	vstr	s15, [r3, #204]	@ 0xcc
//    INV->Te_ref_ff = 0.f;
//    INV->Te_ref_unsat = INV->Kp_sc*INV->Wrm_err + INV->Te_ref_integ + INV->Te_ref_ff;
    INV->Te_ref_unsat = INV->Kp_sc*INV->Wrm_err + INV->Te_ref_integ;
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	ed93 7a25 	vldr	s14, [r3, #148]	@ 0x94
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	edd3 7a32 	vldr	s15, [r3, #200]	@ 0xc8
 800349e:	ee27 7a27 	vmul.f32	s14, s14, s15
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	edd3 7a33 	vldr	s15, [r3, #204]	@ 0xcc
 80034a8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	edc3 7a35 	vstr	s15, [r3, #212]	@ 0xd4

    INV->Te_ref = LIMIT(INV->Te_ref_unsat, -INV->Te_rated, INV->Te_rated);
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	ed93 7a35 	vldr	s14, [r3, #212]	@ 0xd4
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	edd3 7a11 	vldr	s15, [r3, #68]	@ 0x44
 80034be:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80034c2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80034c6:	dd03      	ble.n	80034d0 <SpeedControl+0x1a8>
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	edd3 7a11 	vldr	s15, [r3, #68]	@ 0x44
 80034ce:	e015      	b.n	80034fc <SpeedControl+0x1d4>
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	ed93 7a35 	vldr	s14, [r3, #212]	@ 0xd4
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	edd3 7a11 	vldr	s15, [r3, #68]	@ 0x44
 80034dc:	eef1 7a67 	vneg.f32	s15, s15
 80034e0:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80034e4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80034e8:	d505      	bpl.n	80034f6 <SpeedControl+0x1ce>
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	edd3 7a11 	vldr	s15, [r3, #68]	@ 0x44
 80034f0:	eef1 7a67 	vneg.f32	s15, s15
 80034f4:	e002      	b.n	80034fc <SpeedControl+0x1d4>
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	edd3 7a35 	vldr	s15, [r3, #212]	@ 0xd4
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	edc3 7a36 	vstr	s15, [r3, #216]	@ 0xd8
    INV->Te_ref_aw = INV->Te_ref_unsat - INV->Te_ref;
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	ed93 7a35 	vldr	s14, [r3, #212]	@ 0xd4
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	edd3 7a36 	vldr	s15, [r3, #216]	@ 0xd8
 800350e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	edc3 7a37 	vstr	s15, [r3, #220]	@ 0xdc

}
 8003518:	bf00      	nop
 800351a:	3708      	adds	r7, #8
 800351c:	46bd      	mov	sp, r7
 800351e:	bdb0      	pop	{r4, r5, r7, pc}
 8003520:	3dd67750 	.word	0x3dd67750
 8003524:	4118c9eb 	.word	0x4118c9eb
 8003528:	38d1b717 	.word	0x38d1b717
 800352c:	9999999a 	.word	0x9999999a
 8003530:	3fa99999 	.word	0x3fa99999

08003534 <OpenLoopControl>:


void OpenLoopControl(struct INVERTER *INV) {
 8003534:	b480      	push	{r7}
 8003536:	b083      	sub	sp, #12
 8003538:	af00      	add	r7, sp, #0
 800353a:	6078      	str	r0, [r7, #4]

    if     (INV->Idsr_ref_set_OLC > INV->Idsr_ref_OLC + Tsamp * INV->Idsr_slope_OLC)       INV->Idsr_ref_OLC += Tsamp * INV->Idsr_slope_OLC;
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	ed93 7a83 	vldr	s14, [r3, #524]	@ 0x20c
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	edd3 6a81 	vldr	s13, [r3, #516]	@ 0x204
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	edd3 7a84 	vldr	s15, [r3, #528]	@ 0x210
 800354e:	ed9f 6a9d 	vldr	s12, [pc, #628]	@ 80037c4 <OpenLoopControl+0x290>
 8003552:	ee67 7a86 	vmul.f32	s15, s15, s12
 8003556:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800355a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800355e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003562:	dd0f      	ble.n	8003584 <OpenLoopControl+0x50>
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	ed93 7a81 	vldr	s14, [r3, #516]	@ 0x204
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	edd3 7a84 	vldr	s15, [r3, #528]	@ 0x210
 8003570:	eddf 6a94 	vldr	s13, [pc, #592]	@ 80037c4 <OpenLoopControl+0x290>
 8003574:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8003578:	ee77 7a27 	vadd.f32	s15, s14, s15
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	edc3 7a81 	vstr	s15, [r3, #516]	@ 0x204
 8003582:	e029      	b.n	80035d8 <OpenLoopControl+0xa4>
    else if(INV->Idsr_ref_set_OLC < INV->Idsr_ref_OLC - Tsamp * INV->Idsr_slope_OLC)       INV->Idsr_ref_OLC -= Tsamp * INV->Idsr_slope_OLC;
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	ed93 7a83 	vldr	s14, [r3, #524]	@ 0x20c
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	edd3 6a81 	vldr	s13, [r3, #516]	@ 0x204
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	edd3 7a84 	vldr	s15, [r3, #528]	@ 0x210
 8003596:	ed9f 6a8b 	vldr	s12, [pc, #556]	@ 80037c4 <OpenLoopControl+0x290>
 800359a:	ee67 7a86 	vmul.f32	s15, s15, s12
 800359e:	ee76 7ae7 	vsub.f32	s15, s13, s15
 80035a2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80035a6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80035aa:	d50f      	bpl.n	80035cc <OpenLoopControl+0x98>
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	ed93 7a81 	vldr	s14, [r3, #516]	@ 0x204
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	edd3 7a84 	vldr	s15, [r3, #528]	@ 0x210
 80035b8:	eddf 6a82 	vldr	s13, [pc, #520]	@ 80037c4 <OpenLoopControl+0x290>
 80035bc:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80035c0:	ee77 7a67 	vsub.f32	s15, s14, s15
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	edc3 7a81 	vstr	s15, [r3, #516]	@ 0x204
 80035ca:	e005      	b.n	80035d8 <OpenLoopControl+0xa4>
    else													                               INV->Idsr_ref_OLC =  INV->Idsr_ref_set_OLC;
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

    INV->Idsr_ref = INV->Idsr_ref_OLC;
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	f8c3 20fc 	str.w	r2, [r3, #252]	@ 0xfc
    INV->Iqsr_ref = INV->Iqsr_ref_OLC;
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	f8d3 2208 	ldr.w	r2, [r3, #520]	@ 0x208
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	f8c3 2124 	str.w	r2, [r3, #292]	@ 0x124

//    INV->Idsr_ref = 0.;
//    INV->Iqsr_ref = INV->Te_ref / INV->Kt;

    if     (INV->Wrpm_ref_set_OLC > INV->Wrpm_ref_OLC + Tsamp * INV->Wrpm_slope_OLC)       INV->Wrpm_ref_OLC += Tsamp * INV->Wrpm_slope_OLC;
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	ed93 7a8b 	vldr	s14, [r3, #556]	@ 0x22c
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	edd3 6a89 	vldr	s13, [r3, #548]	@ 0x224
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	edd3 7a8c 	vldr	s15, [r3, #560]	@ 0x230
 8003602:	ed9f 6a70 	vldr	s12, [pc, #448]	@ 80037c4 <OpenLoopControl+0x290>
 8003606:	ee67 7a86 	vmul.f32	s15, s15, s12
 800360a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800360e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003612:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003616:	dd0f      	ble.n	8003638 <OpenLoopControl+0x104>
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	ed93 7a89 	vldr	s14, [r3, #548]	@ 0x224
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	edd3 7a8c 	vldr	s15, [r3, #560]	@ 0x230
 8003624:	eddf 6a67 	vldr	s13, [pc, #412]	@ 80037c4 <OpenLoopControl+0x290>
 8003628:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800362c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	edc3 7a89 	vstr	s15, [r3, #548]	@ 0x224
 8003636:	e029      	b.n	800368c <OpenLoopControl+0x158>
    else if(INV->Wrpm_ref_set_OLC < INV->Wrpm_ref_OLC - Tsamp * INV->Wrpm_slope_OLC)       INV->Wrpm_ref_OLC -= Tsamp * INV->Wrpm_slope_OLC;
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	ed93 7a8b 	vldr	s14, [r3, #556]	@ 0x22c
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	edd3 6a89 	vldr	s13, [r3, #548]	@ 0x224
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	edd3 7a8c 	vldr	s15, [r3, #560]	@ 0x230
 800364a:	ed9f 6a5e 	vldr	s12, [pc, #376]	@ 80037c4 <OpenLoopControl+0x290>
 800364e:	ee67 7a86 	vmul.f32	s15, s15, s12
 8003652:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8003656:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800365a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800365e:	d50f      	bpl.n	8003680 <OpenLoopControl+0x14c>
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	ed93 7a89 	vldr	s14, [r3, #548]	@ 0x224
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	edd3 7a8c 	vldr	s15, [r3, #560]	@ 0x230
 800366c:	eddf 6a55 	vldr	s13, [pc, #340]	@ 80037c4 <OpenLoopControl+0x290>
 8003670:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8003674:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	edc3 7a89 	vstr	s15, [r3, #548]	@ 0x224
 800367e:	e005      	b.n	800368c <OpenLoopControl+0x158>
    else													                               INV->Wrpm_ref_OLC =  INV->Wrpm_ref_set_OLC;
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	f8d3 222c 	ldr.w	r2, [r3, #556]	@ 0x22c
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	f8c3 2224 	str.w	r2, [r3, #548]	@ 0x224

    INV->Thetar_OLC = BOUND_PI(INV->Thetar_OLC + INV->Wrpm_ref_OLC*RPM2RM*INV->PP*Tsamp);
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	ed93 7a87 	vldr	s14, [r3, #540]	@ 0x21c
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	edd3 7a89 	vldr	s15, [r3, #548]	@ 0x224
 8003698:	eddf 6a4b 	vldr	s13, [pc, #300]	@ 80037c8 <OpenLoopControl+0x294>
 800369c:	ee67 6aa6 	vmul.f32	s13, s15, s13
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	edd3 7a06 	vldr	s15, [r3, #24]
 80036a6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80036aa:	eddf 6a46 	vldr	s13, [pc, #280]	@ 80037c4 <OpenLoopControl+0x290>
 80036ae:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80036b2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80036b6:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80036ba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80036be:	dd3c      	ble.n	800373a <OpenLoopControl+0x206>
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	ed93 7a87 	vldr	s14, [r3, #540]	@ 0x21c
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	edd3 7a89 	vldr	s15, [r3, #548]	@ 0x224
 80036cc:	eddf 6a3e 	vldr	s13, [pc, #248]	@ 80037c8 <OpenLoopControl+0x294>
 80036d0:	ee67 6aa6 	vmul.f32	s13, s15, s13
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	edd3 7a06 	vldr	s15, [r3, #24]
 80036da:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80036de:	eddf 6a39 	vldr	s13, [pc, #228]	@ 80037c4 <OpenLoopControl+0x290>
 80036e2:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80036e6:	ee37 7a27 	vadd.f32	s14, s14, s15
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	edd3 6a87 	vldr	s13, [r3, #540]	@ 0x21c
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	edd3 7a89 	vldr	s15, [r3, #548]	@ 0x224
 80036f6:	ed9f 6a34 	vldr	s12, [pc, #208]	@ 80037c8 <OpenLoopControl+0x294>
 80036fa:	ee27 6a86 	vmul.f32	s12, s15, s12
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	edd3 7a06 	vldr	s15, [r3, #24]
 8003704:	ee66 7a27 	vmul.f32	s15, s12, s15
 8003708:	ed9f 6a2e 	vldr	s12, [pc, #184]	@ 80037c4 <OpenLoopControl+0x290>
 800370c:	ee67 7a86 	vmul.f32	s15, s15, s12
 8003710:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003714:	eddf 6a2d 	vldr	s13, [pc, #180]	@ 80037cc <OpenLoopControl+0x298>
 8003718:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800371c:	eef6 6a00 	vmov.f32	s13, #96	@ 0x3f000000  0.5
 8003720:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003724:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003728:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800372c:	eddf 6a28 	vldr	s13, [pc, #160]	@ 80037d0 <OpenLoopControl+0x29c>
 8003730:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8003734:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003738:	e03b      	b.n	80037b2 <OpenLoopControl+0x27e>
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	ed93 7a87 	vldr	s14, [r3, #540]	@ 0x21c
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	edd3 7a89 	vldr	s15, [r3, #548]	@ 0x224
 8003746:	eddf 6a20 	vldr	s13, [pc, #128]	@ 80037c8 <OpenLoopControl+0x294>
 800374a:	ee67 6aa6 	vmul.f32	s13, s15, s13
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	edd3 7a06 	vldr	s15, [r3, #24]
 8003754:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003758:	eddf 6a1a 	vldr	s13, [pc, #104]	@ 80037c4 <OpenLoopControl+0x290>
 800375c:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8003760:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	edd3 6a87 	vldr	s13, [r3, #540]	@ 0x21c
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	edd3 7a89 	vldr	s15, [r3, #548]	@ 0x224
 8003770:	ed9f 6a15 	vldr	s12, [pc, #84]	@ 80037c8 <OpenLoopControl+0x294>
 8003774:	ee27 6a86 	vmul.f32	s12, s15, s12
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	edd3 7a06 	vldr	s15, [r3, #24]
 800377e:	ee66 7a27 	vmul.f32	s15, s12, s15
 8003782:	ed9f 6a10 	vldr	s12, [pc, #64]	@ 80037c4 <OpenLoopControl+0x290>
 8003786:	ee67 7a86 	vmul.f32	s15, s15, s12
 800378a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800378e:	eddf 6a0f 	vldr	s13, [pc, #60]	@ 80037cc <OpenLoopControl+0x298>
 8003792:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8003796:	eef6 6a00 	vmov.f32	s13, #96	@ 0x3f000000  0.5
 800379a:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800379e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80037a2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80037a6:	eddf 6a0a 	vldr	s13, [pc, #40]	@ 80037d0 <OpenLoopControl+0x29c>
 80037aa:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80037ae:	ee77 7a67 	vsub.f32	s15, s14, s15
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	edc3 7a87 	vstr	s15, [r3, #540]	@ 0x21c
//    INV->Thetar_OLC = 0;

}
 80037b8:	bf00      	nop
 80037ba:	370c      	adds	r7, #12
 80037bc:	46bd      	mov	sp, r7
 80037be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037c2:	4770      	bx	lr
 80037c4:	38d1b717 	.word	0x38d1b717
 80037c8:	3dd67750 	.word	0x3dd67750
 80037cc:	3e22f983 	.word	0x3e22f983
 80037d0:	40c90fdb 	.word	0x40c90fdb
 80037d4:	00000000 	.word	0x00000000

080037d8 <Vref_GenControl>:

void Vref_GenControl(struct INVERTER *INV) {
 80037d8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80037dc:	b08a      	sub	sp, #40	@ 0x28
 80037de:	af00      	add	r7, sp, #0
 80037e0:	6278      	str	r0, [r7, #36]	@ 0x24

	if(Theta_mode == 1) {
 80037e2:	4bb8      	ldr	r3, [pc, #736]	@ (8003ac4 <Vref_GenControl+0x2ec>)
 80037e4:	681b      	ldr	r3, [r3, #0]
 80037e6:	2b01      	cmp	r3, #1
 80037e8:	f040 8176 	bne.w	8003ad8 <Vref_GenControl+0x300>
	    if     (INV->Idsr_ref_set_OLC > INV->Idsr_ref_OLC + Tsamp * INV->Idsr_slope_OLC)       INV->Idsr_ref_OLC += Tsamp * INV->Idsr_slope_OLC;
 80037ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80037ee:	ed93 7a83 	vldr	s14, [r3, #524]	@ 0x20c
 80037f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80037f4:	edd3 6a81 	vldr	s13, [r3, #516]	@ 0x204
 80037f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80037fa:	edd3 7a84 	vldr	s15, [r3, #528]	@ 0x210
 80037fe:	ed9f 6ab2 	vldr	s12, [pc, #712]	@ 8003ac8 <Vref_GenControl+0x2f0>
 8003802:	ee67 7a86 	vmul.f32	s15, s15, s12
 8003806:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800380a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800380e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003812:	dd0f      	ble.n	8003834 <Vref_GenControl+0x5c>
 8003814:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003816:	ed93 7a81 	vldr	s14, [r3, #516]	@ 0x204
 800381a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800381c:	edd3 7a84 	vldr	s15, [r3, #528]	@ 0x210
 8003820:	eddf 6aa9 	vldr	s13, [pc, #676]	@ 8003ac8 <Vref_GenControl+0x2f0>
 8003824:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8003828:	ee77 7a27 	vadd.f32	s15, s14, s15
 800382c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800382e:	edc3 7a81 	vstr	s15, [r3, #516]	@ 0x204
 8003832:	e029      	b.n	8003888 <Vref_GenControl+0xb0>
	    else if(INV->Idsr_ref_set_OLC < INV->Idsr_ref_OLC - Tsamp * INV->Idsr_slope_OLC)       INV->Idsr_ref_OLC -= Tsamp * INV->Idsr_slope_OLC;
 8003834:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003836:	ed93 7a83 	vldr	s14, [r3, #524]	@ 0x20c
 800383a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800383c:	edd3 6a81 	vldr	s13, [r3, #516]	@ 0x204
 8003840:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003842:	edd3 7a84 	vldr	s15, [r3, #528]	@ 0x210
 8003846:	ed9f 6aa0 	vldr	s12, [pc, #640]	@ 8003ac8 <Vref_GenControl+0x2f0>
 800384a:	ee67 7a86 	vmul.f32	s15, s15, s12
 800384e:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8003852:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003856:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800385a:	d50f      	bpl.n	800387c <Vref_GenControl+0xa4>
 800385c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800385e:	ed93 7a81 	vldr	s14, [r3, #516]	@ 0x204
 8003862:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003864:	edd3 7a84 	vldr	s15, [r3, #528]	@ 0x210
 8003868:	eddf 6a97 	vldr	s13, [pc, #604]	@ 8003ac8 <Vref_GenControl+0x2f0>
 800386c:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8003870:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003874:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003876:	edc3 7a81 	vstr	s15, [r3, #516]	@ 0x204
 800387a:	e005      	b.n	8003888 <Vref_GenControl+0xb0>
	    else													                               INV->Idsr_ref_OLC =  INV->Idsr_ref_set_OLC;
 800387c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800387e:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 8003882:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003884:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

	    INV->Idsr_ref = INV->Idsr_ref_OLC;
 8003888:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800388a:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800388e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003890:	f8c3 20fc 	str.w	r2, [r3, #252]	@ 0xfc
	    INV->Iqsr_ref = INV->Iqsr_ref_OLC;
 8003894:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003896:	f8d3 2208 	ldr.w	r2, [r3, #520]	@ 0x208
 800389a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800389c:	f8c3 2124 	str.w	r2, [r3, #292]	@ 0x124

	    if     (INV->Wrpm_ref_set_OLC > INV->Wrpm_ref_OLC + Tsamp * INV->Wrpm_slope_OLC)       INV->Wrpm_ref_OLC += Tsamp * INV->Wrpm_slope_OLC;
 80038a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80038a2:	ed93 7a8b 	vldr	s14, [r3, #556]	@ 0x22c
 80038a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80038a8:	edd3 6a89 	vldr	s13, [r3, #548]	@ 0x224
 80038ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80038ae:	edd3 7a8c 	vldr	s15, [r3, #560]	@ 0x230
 80038b2:	ed9f 6a85 	vldr	s12, [pc, #532]	@ 8003ac8 <Vref_GenControl+0x2f0>
 80038b6:	ee67 7a86 	vmul.f32	s15, s15, s12
 80038ba:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80038be:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80038c2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80038c6:	dd0f      	ble.n	80038e8 <Vref_GenControl+0x110>
 80038c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80038ca:	ed93 7a89 	vldr	s14, [r3, #548]	@ 0x224
 80038ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80038d0:	edd3 7a8c 	vldr	s15, [r3, #560]	@ 0x230
 80038d4:	eddf 6a7c 	vldr	s13, [pc, #496]	@ 8003ac8 <Vref_GenControl+0x2f0>
 80038d8:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80038dc:	ee77 7a27 	vadd.f32	s15, s14, s15
 80038e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80038e2:	edc3 7a89 	vstr	s15, [r3, #548]	@ 0x224
 80038e6:	e029      	b.n	800393c <Vref_GenControl+0x164>
	    else if(INV->Wrpm_ref_set_OLC < INV->Wrpm_ref_OLC - Tsamp * INV->Wrpm_slope_OLC)       INV->Wrpm_ref_OLC -= Tsamp * INV->Wrpm_slope_OLC;
 80038e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80038ea:	ed93 7a8b 	vldr	s14, [r3, #556]	@ 0x22c
 80038ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80038f0:	edd3 6a89 	vldr	s13, [r3, #548]	@ 0x224
 80038f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80038f6:	edd3 7a8c 	vldr	s15, [r3, #560]	@ 0x230
 80038fa:	ed9f 6a73 	vldr	s12, [pc, #460]	@ 8003ac8 <Vref_GenControl+0x2f0>
 80038fe:	ee67 7a86 	vmul.f32	s15, s15, s12
 8003902:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8003906:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800390a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800390e:	d50f      	bpl.n	8003930 <Vref_GenControl+0x158>
 8003910:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003912:	ed93 7a89 	vldr	s14, [r3, #548]	@ 0x224
 8003916:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003918:	edd3 7a8c 	vldr	s15, [r3, #560]	@ 0x230
 800391c:	eddf 6a6a 	vldr	s13, [pc, #424]	@ 8003ac8 <Vref_GenControl+0x2f0>
 8003920:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8003924:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003928:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800392a:	edc3 7a89 	vstr	s15, [r3, #548]	@ 0x224
 800392e:	e005      	b.n	800393c <Vref_GenControl+0x164>
	    else													                               INV->Wrpm_ref_OLC =  INV->Wrpm_ref_set_OLC;
 8003930:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003932:	f8d3 222c 	ldr.w	r2, [r3, #556]	@ 0x22c
 8003936:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003938:	f8c3 2224 	str.w	r2, [r3, #548]	@ 0x224

	    INV->Wr_ref_OLC = INV->Wrpm_ref_OLC *RPM2RM *INV->PP;
 800393c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800393e:	edd3 7a89 	vldr	s15, [r3, #548]	@ 0x224
 8003942:	ed9f 7a62 	vldr	s14, [pc, #392]	@ 8003acc <Vref_GenControl+0x2f4>
 8003946:	ee27 7a87 	vmul.f32	s14, s15, s14
 800394a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800394c:	edd3 7a06 	vldr	s15, [r3, #24]
 8003950:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003954:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003956:	edc3 7a8a 	vstr	s15, [r3, #552]	@ 0x228

	    INV->Vdsr_ref_OLC = INV->Rs * INV->Idsr_ref_OLC - INV->Wr_ref_OLC * (INV->Lq * INV->Iqsr_ref_OLC);
 800395a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800395c:	ed93 7a00 	vldr	s14, [r3]
 8003960:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003962:	edd3 7a81 	vldr	s15, [r3, #516]	@ 0x204
 8003966:	ee27 7a27 	vmul.f32	s14, s14, s15
 800396a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800396c:	edd3 6a8a 	vldr	s13, [r3, #552]	@ 0x228
 8003970:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003972:	ed93 6a03 	vldr	s12, [r3, #12]
 8003976:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003978:	edd3 7a82 	vldr	s15, [r3, #520]	@ 0x208
 800397c:	ee66 7a27 	vmul.f32	s15, s12, s15
 8003980:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003984:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003988:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800398a:	edc3 7a85 	vstr	s15, [r3, #532]	@ 0x214
	    INV->Vqsr_ref_OLC = INV->Rs * INV->Iqsr_ref_OLC + INV->Wr_ref_OLC * (INV->Ld * INV->Idsr_ref_OLC + INV->Lamf);
 800398e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003990:	ed93 7a00 	vldr	s14, [r3]
 8003994:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003996:	edd3 7a82 	vldr	s15, [r3, #520]	@ 0x208
 800399a:	ee27 7a27 	vmul.f32	s14, s14, s15
 800399e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80039a0:	edd3 6a8a 	vldr	s13, [r3, #552]	@ 0x228
 80039a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80039a6:	ed93 6a02 	vldr	s12, [r3, #8]
 80039aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80039ac:	edd3 7a81 	vldr	s15, [r3, #516]	@ 0x204
 80039b0:	ee26 6a27 	vmul.f32	s12, s12, s15
 80039b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80039b6:	edd3 7a05 	vldr	s15, [r3, #20]
 80039ba:	ee76 7a27 	vadd.f32	s15, s12, s15
 80039be:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80039c2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80039c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80039c8:	edc3 7a86 	vstr	s15, [r3, #536]	@ 0x218

	    INV->Vdsr_ref_unsat = INV->Vdsr_ref_OLC;
 80039cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80039ce:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 80039d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80039d4:	f8c3 2178 	str.w	r2, [r3, #376]	@ 0x178
		INV->Vqsr_ref_unsat = INV->Vqsr_ref_OLC;
 80039d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80039da:	f8d3 2218 	ldr.w	r2, [r3, #536]	@ 0x218
 80039de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80039e0:	f8c3 217c 	str.w	r2, [r3, #380]	@ 0x17c

		INV->Thetar_OLC = BOUND_PI(INV->Thetar_OLC + INV->Wr_ref_OLC * Tsamp);
 80039e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80039e6:	ed93 7a87 	vldr	s14, [r3, #540]	@ 0x21c
 80039ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80039ec:	edd3 7a8a 	vldr	s15, [r3, #552]	@ 0x228
 80039f0:	eddf 6a35 	vldr	s13, [pc, #212]	@ 8003ac8 <Vref_GenControl+0x2f0>
 80039f4:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80039f8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80039fc:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8003a00:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003a04:	dd2a      	ble.n	8003a5c <Vref_GenControl+0x284>
 8003a06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a08:	ed93 7a87 	vldr	s14, [r3, #540]	@ 0x21c
 8003a0c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a0e:	edd3 7a8a 	vldr	s15, [r3, #552]	@ 0x228
 8003a12:	eddf 6a2d 	vldr	s13, [pc, #180]	@ 8003ac8 <Vref_GenControl+0x2f0>
 8003a16:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8003a1a:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003a1e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a20:	edd3 6a87 	vldr	s13, [r3, #540]	@ 0x21c
 8003a24:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a26:	edd3 7a8a 	vldr	s15, [r3, #552]	@ 0x228
 8003a2a:	ed9f 6a27 	vldr	s12, [pc, #156]	@ 8003ac8 <Vref_GenControl+0x2f0>
 8003a2e:	ee67 7a86 	vmul.f32	s15, s15, s12
 8003a32:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003a36:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8003ad0 <Vref_GenControl+0x2f8>
 8003a3a:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8003a3e:	eef6 6a00 	vmov.f32	s13, #96	@ 0x3f000000  0.5
 8003a42:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003a46:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003a4a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003a4e:	eddf 6a21 	vldr	s13, [pc, #132]	@ 8003ad4 <Vref_GenControl+0x2fc>
 8003a52:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8003a56:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003a5a:	e029      	b.n	8003ab0 <Vref_GenControl+0x2d8>
 8003a5c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a5e:	ed93 7a87 	vldr	s14, [r3, #540]	@ 0x21c
 8003a62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a64:	edd3 7a8a 	vldr	s15, [r3, #552]	@ 0x228
 8003a68:	eddf 6a17 	vldr	s13, [pc, #92]	@ 8003ac8 <Vref_GenControl+0x2f0>
 8003a6c:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8003a70:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003a74:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a76:	edd3 6a87 	vldr	s13, [r3, #540]	@ 0x21c
 8003a7a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a7c:	edd3 7a8a 	vldr	s15, [r3, #552]	@ 0x228
 8003a80:	ed9f 6a11 	vldr	s12, [pc, #68]	@ 8003ac8 <Vref_GenControl+0x2f0>
 8003a84:	ee67 7a86 	vmul.f32	s15, s15, s12
 8003a88:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003a8c:	eddf 6a10 	vldr	s13, [pc, #64]	@ 8003ad0 <Vref_GenControl+0x2f8>
 8003a90:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8003a94:	eef6 6a00 	vmov.f32	s13, #96	@ 0x3f000000  0.5
 8003a98:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8003a9c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003aa0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003aa4:	eddf 6a0b 	vldr	s13, [pc, #44]	@ 8003ad4 <Vref_GenControl+0x2fc>
 8003aa8:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8003aac:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003ab0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ab2:	edc3 7a87 	vstr	s15, [r3, #540]	@ 0x21c
		INV->Thetar = INV->Thetar_OLC;
 8003ab6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ab8:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 8003abc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003abe:	f8c3 21e0 	str.w	r2, [r3, #480]	@ 0x1e0
 8003ac2:	e0ce      	b.n	8003c62 <Vref_GenControl+0x48a>
 8003ac4:	20003570 	.word	0x20003570
 8003ac8:	38d1b717 	.word	0x38d1b717
 8003acc:	3dd67750 	.word	0x3dd67750
 8003ad0:	3e22f983 	.word	0x3e22f983
 8003ad4:	40c90fdb 	.word	0x40c90fdb
	}

	else {

		INV->Iqsr_ref_unsat = INV->Te_ref*INV->INV_Kt;
 8003ad8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ada:	ed93 7a36 	vldr	s14, [r3, #216]	@ 0xd8
 8003ade:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ae0:	edd3 7a09 	vldr	s15, [r3, #36]	@ 0x24
 8003ae4:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003ae8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003aea:	edc3 7a47 	vstr	s15, [r3, #284]	@ 0x11c
		INV->Iqsr_ref = LIMIT(INV->Iqsr_ref_unsat, -1.3*INV->Is_rated, 1.3*INV->Is_rated);
 8003aee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003af0:	f8d3 311c 	ldr.w	r3, [r3, #284]	@ 0x11c
 8003af4:	4618      	mov	r0, r3
 8003af6:	f7fc fcf3 	bl	80004e0 <__aeabi_f2d>
 8003afa:	4604      	mov	r4, r0
 8003afc:	460d      	mov	r5, r1
 8003afe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b00:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003b02:	4618      	mov	r0, r3
 8003b04:	f7fc fcec 	bl	80004e0 <__aeabi_f2d>
 8003b08:	a3b0      	add	r3, pc, #704	@ (adr r3, 8003dcc <Vref_GenControl+0x5f4>)
 8003b0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003b0e:	f7fc fd3f 	bl	8000590 <__aeabi_dmul>
 8003b12:	4602      	mov	r2, r0
 8003b14:	460b      	mov	r3, r1
 8003b16:	4620      	mov	r0, r4
 8003b18:	4629      	mov	r1, r5
 8003b1a:	f7fc ffc9 	bl	8000ab0 <__aeabi_dcmpgt>
 8003b1e:	4603      	mov	r3, r0
 8003b20:	2b00      	cmp	r3, #0
 8003b22:	d011      	beq.n	8003b48 <Vref_GenControl+0x370>
 8003b24:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b26:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003b28:	4618      	mov	r0, r3
 8003b2a:	f7fc fcd9 	bl	80004e0 <__aeabi_f2d>
 8003b2e:	a3a7      	add	r3, pc, #668	@ (adr r3, 8003dcc <Vref_GenControl+0x5f4>)
 8003b30:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003b34:	f7fc fd2c 	bl	8000590 <__aeabi_dmul>
 8003b38:	4602      	mov	r2, r0
 8003b3a:	460b      	mov	r3, r1
 8003b3c:	4610      	mov	r0, r2
 8003b3e:	4619      	mov	r1, r3
 8003b40:	f7fc ffe8 	bl	8000b14 <__aeabi_d2f>
 8003b44:	4603      	mov	r3, r0
 8003b46:	e02f      	b.n	8003ba8 <Vref_GenControl+0x3d0>
 8003b48:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b4a:	f8d3 311c 	ldr.w	r3, [r3, #284]	@ 0x11c
 8003b4e:	4618      	mov	r0, r3
 8003b50:	f7fc fcc6 	bl	80004e0 <__aeabi_f2d>
 8003b54:	4604      	mov	r4, r0
 8003b56:	460d      	mov	r5, r1
 8003b58:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b5a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003b5c:	4618      	mov	r0, r3
 8003b5e:	f7fc fcbf 	bl	80004e0 <__aeabi_f2d>
 8003b62:	a39c      	add	r3, pc, #624	@ (adr r3, 8003dd4 <Vref_GenControl+0x5fc>)
 8003b64:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003b68:	f7fc fd12 	bl	8000590 <__aeabi_dmul>
 8003b6c:	4602      	mov	r2, r0
 8003b6e:	460b      	mov	r3, r1
 8003b70:	4620      	mov	r0, r4
 8003b72:	4629      	mov	r1, r5
 8003b74:	f7fc ff7e 	bl	8000a74 <__aeabi_dcmplt>
 8003b78:	4603      	mov	r3, r0
 8003b7a:	2b00      	cmp	r3, #0
 8003b7c:	d011      	beq.n	8003ba2 <Vref_GenControl+0x3ca>
 8003b7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b80:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003b82:	4618      	mov	r0, r3
 8003b84:	f7fc fcac 	bl	80004e0 <__aeabi_f2d>
 8003b88:	a392      	add	r3, pc, #584	@ (adr r3, 8003dd4 <Vref_GenControl+0x5fc>)
 8003b8a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003b8e:	f7fc fcff 	bl	8000590 <__aeabi_dmul>
 8003b92:	4602      	mov	r2, r0
 8003b94:	460b      	mov	r3, r1
 8003b96:	4610      	mov	r0, r2
 8003b98:	4619      	mov	r1, r3
 8003b9a:	f7fc ffbb 	bl	8000b14 <__aeabi_d2f>
 8003b9e:	4603      	mov	r3, r0
 8003ba0:	e002      	b.n	8003ba8 <Vref_GenControl+0x3d0>
 8003ba2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ba4:	f8d3 311c 	ldr.w	r3, [r3, #284]	@ 0x11c
 8003ba8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003baa:	f8c2 3124 	str.w	r3, [r2, #292]	@ 0x124
		INV->Idsr_ref = 0;
 8003bae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003bb0:	f04f 0200 	mov.w	r2, #0
 8003bb4:	f8c3 20fc 	str.w	r2, [r3, #252]	@ 0xfc

	    INV->Vdsr_ref = INV->Rs * INV->Idsr_ref - INV->Wrm_ref * INV->PP * (INV->Lq * INV->Iqsr_ref);
 8003bb8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003bba:	ed93 7a00 	vldr	s14, [r3]
 8003bbe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003bc0:	edd3 7a3f 	vldr	s15, [r3, #252]	@ 0xfc
 8003bc4:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003bc8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003bca:	edd3 6a2f 	vldr	s13, [r3, #188]	@ 0xbc
 8003bce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003bd0:	edd3 7a06 	vldr	s15, [r3, #24]
 8003bd4:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8003bd8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003bda:	ed93 6a03 	vldr	s12, [r3, #12]
 8003bde:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003be0:	edd3 7a49 	vldr	s15, [r3, #292]	@ 0x124
 8003be4:	ee66 7a27 	vmul.f32	s15, s12, s15
 8003be8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003bec:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003bf0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003bf2:	edc3 7a63 	vstr	s15, [r3, #396]	@ 0x18c
	    INV->Vqsr_ref = INV->Rs * INV->Iqsr_ref + INV->Wrm_ref * INV->PP * (INV->Ld * INV->Idsr_ref + INV->Lamf);
 8003bf6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003bf8:	ed93 7a00 	vldr	s14, [r3]
 8003bfc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003bfe:	edd3 7a49 	vldr	s15, [r3, #292]	@ 0x124
 8003c02:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003c06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c08:	edd3 6a2f 	vldr	s13, [r3, #188]	@ 0xbc
 8003c0c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c0e:	edd3 7a06 	vldr	s15, [r3, #24]
 8003c12:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8003c16:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c18:	ed93 6a02 	vldr	s12, [r3, #8]
 8003c1c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c1e:	edd3 7a3f 	vldr	s15, [r3, #252]	@ 0xfc
 8003c22:	ee26 6a27 	vmul.f32	s12, s12, s15
 8003c26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c28:	edd3 7a05 	vldr	s15, [r3, #20]
 8003c2c:	ee76 7a27 	vadd.f32	s15, s12, s15
 8003c30:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003c34:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003c38:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c3a:	edc3 7a64 	vstr	s15, [r3, #400]	@ 0x190

	    INV->Vdsr_ref_unsat = INV->Vdsr_ref;
 8003c3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c40:	f8d3 218c 	ldr.w	r2, [r3, #396]	@ 0x18c
 8003c44:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c46:	f8c3 2178 	str.w	r2, [r3, #376]	@ 0x178
		INV->Vqsr_ref_unsat = INV->Vqsr_ref;
 8003c4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c4c:	f8d3 2190 	ldr.w	r2, [r3, #400]	@ 0x190
 8003c50:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c52:	f8c3 217c 	str.w	r2, [r3, #380]	@ 0x17c

		INV->Thetar = INV->Thetar_est_Hall;
 8003c56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c58:	f8d3 2368 	ldr.w	r2, [r3, #872]	@ 0x368
 8003c5c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c5e:	f8c3 21e0 	str.w	r2, [r3, #480]	@ 0x1e0
//		INV->Wr = INV->Wrpm_ref_OLC *RPM2RM * INV->PP;
//	}

//	INV->Thetar_err = EXT_1.Thetar_EXT_old - INV->Thetar_OLC;

    INV->Thetar_adv = BOUND_PI(INV->Thetar + 1.5*INV->Wr*Tsamp);
 8003c62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c64:	f8d3 31e0 	ldr.w	r3, [r3, #480]	@ 0x1e0
 8003c68:	4618      	mov	r0, r3
 8003c6a:	f7fc fc39 	bl	80004e0 <__aeabi_f2d>
 8003c6e:	4604      	mov	r4, r0
 8003c70:	460d      	mov	r5, r1
 8003c72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c74:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8003c78:	4618      	mov	r0, r3
 8003c7a:	f7fc fc31 	bl	80004e0 <__aeabi_f2d>
 8003c7e:	f04f 0200 	mov.w	r2, #0
 8003c82:	4b4f      	ldr	r3, [pc, #316]	@ (8003dc0 <Vref_GenControl+0x5e8>)
 8003c84:	f7fc fc84 	bl	8000590 <__aeabi_dmul>
 8003c88:	4602      	mov	r2, r0
 8003c8a:	460b      	mov	r3, r1
 8003c8c:	4610      	mov	r0, r2
 8003c8e:	4619      	mov	r1, r3
 8003c90:	a347      	add	r3, pc, #284	@ (adr r3, 8003db0 <Vref_GenControl+0x5d8>)
 8003c92:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003c96:	f7fc fc7b 	bl	8000590 <__aeabi_dmul>
 8003c9a:	4602      	mov	r2, r0
 8003c9c:	460b      	mov	r3, r1
 8003c9e:	4620      	mov	r0, r4
 8003ca0:	4629      	mov	r1, r5
 8003ca2:	f7fc fabf 	bl	8000224 <__adddf3>
 8003ca6:	4602      	mov	r2, r0
 8003ca8:	460b      	mov	r3, r1
 8003caa:	4610      	mov	r0, r2
 8003cac:	4619      	mov	r1, r3
 8003cae:	f04f 0200 	mov.w	r2, #0
 8003cb2:	f04f 0300 	mov.w	r3, #0
 8003cb6:	f7fc fefb 	bl	8000ab0 <__aeabi_dcmpgt>
 8003cba:	4603      	mov	r3, r0
 8003cbc:	2b00      	cmp	r3, #0
 8003cbe:	f000 808d 	beq.w	8003ddc <Vref_GenControl+0x604>
 8003cc2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003cc4:	f8d3 31e0 	ldr.w	r3, [r3, #480]	@ 0x1e0
 8003cc8:	4618      	mov	r0, r3
 8003cca:	f7fc fc09 	bl	80004e0 <__aeabi_f2d>
 8003cce:	4604      	mov	r4, r0
 8003cd0:	460d      	mov	r5, r1
 8003cd2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003cd4:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8003cd8:	4618      	mov	r0, r3
 8003cda:	f7fc fc01 	bl	80004e0 <__aeabi_f2d>
 8003cde:	f04f 0200 	mov.w	r2, #0
 8003ce2:	4b37      	ldr	r3, [pc, #220]	@ (8003dc0 <Vref_GenControl+0x5e8>)
 8003ce4:	f7fc fc54 	bl	8000590 <__aeabi_dmul>
 8003ce8:	4602      	mov	r2, r0
 8003cea:	460b      	mov	r3, r1
 8003cec:	4610      	mov	r0, r2
 8003cee:	4619      	mov	r1, r3
 8003cf0:	a32f      	add	r3, pc, #188	@ (adr r3, 8003db0 <Vref_GenControl+0x5d8>)
 8003cf2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003cf6:	f7fc fc4b 	bl	8000590 <__aeabi_dmul>
 8003cfa:	4602      	mov	r2, r0
 8003cfc:	460b      	mov	r3, r1
 8003cfe:	4620      	mov	r0, r4
 8003d00:	4629      	mov	r1, r5
 8003d02:	f7fc fa8f 	bl	8000224 <__adddf3>
 8003d06:	4602      	mov	r2, r0
 8003d08:	460b      	mov	r3, r1
 8003d0a:	4690      	mov	r8, r2
 8003d0c:	4699      	mov	r9, r3
 8003d0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d10:	f8d3 31e0 	ldr.w	r3, [r3, #480]	@ 0x1e0
 8003d14:	4618      	mov	r0, r3
 8003d16:	f7fc fbe3 	bl	80004e0 <__aeabi_f2d>
 8003d1a:	4604      	mov	r4, r0
 8003d1c:	460d      	mov	r5, r1
 8003d1e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d20:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8003d24:	4618      	mov	r0, r3
 8003d26:	f7fc fbdb 	bl	80004e0 <__aeabi_f2d>
 8003d2a:	f04f 0200 	mov.w	r2, #0
 8003d2e:	4b24      	ldr	r3, [pc, #144]	@ (8003dc0 <Vref_GenControl+0x5e8>)
 8003d30:	f7fc fc2e 	bl	8000590 <__aeabi_dmul>
 8003d34:	4602      	mov	r2, r0
 8003d36:	460b      	mov	r3, r1
 8003d38:	4610      	mov	r0, r2
 8003d3a:	4619      	mov	r1, r3
 8003d3c:	a31c      	add	r3, pc, #112	@ (adr r3, 8003db0 <Vref_GenControl+0x5d8>)
 8003d3e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003d42:	f7fc fc25 	bl	8000590 <__aeabi_dmul>
 8003d46:	4602      	mov	r2, r0
 8003d48:	460b      	mov	r3, r1
 8003d4a:	4620      	mov	r0, r4
 8003d4c:	4629      	mov	r1, r5
 8003d4e:	f7fc fa69 	bl	8000224 <__adddf3>
 8003d52:	4602      	mov	r2, r0
 8003d54:	460b      	mov	r3, r1
 8003d56:	4610      	mov	r0, r2
 8003d58:	4619      	mov	r1, r3
 8003d5a:	a317      	add	r3, pc, #92	@ (adr r3, 8003db8 <Vref_GenControl+0x5e0>)
 8003d5c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003d60:	f7fc fc16 	bl	8000590 <__aeabi_dmul>
 8003d64:	4602      	mov	r2, r0
 8003d66:	460b      	mov	r3, r1
 8003d68:	4610      	mov	r0, r2
 8003d6a:	4619      	mov	r1, r3
 8003d6c:	f04f 0200 	mov.w	r2, #0
 8003d70:	4b14      	ldr	r3, [pc, #80]	@ (8003dc4 <Vref_GenControl+0x5ec>)
 8003d72:	f7fc fa57 	bl	8000224 <__adddf3>
 8003d76:	4602      	mov	r2, r0
 8003d78:	460b      	mov	r3, r1
 8003d7a:	4610      	mov	r0, r2
 8003d7c:	4619      	mov	r1, r3
 8003d7e:	f7fc fea1 	bl	8000ac4 <__aeabi_d2iz>
 8003d82:	ee07 0a90 	vmov	s15, r0
 8003d86:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003d8a:	ed9f 7a0f 	vldr	s14, [pc, #60]	@ 8003dc8 <Vref_GenControl+0x5f0>
 8003d8e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003d92:	ee17 0a90 	vmov	r0, s15
 8003d96:	f7fc fba3 	bl	80004e0 <__aeabi_f2d>
 8003d9a:	4602      	mov	r2, r0
 8003d9c:	460b      	mov	r3, r1
 8003d9e:	4640      	mov	r0, r8
 8003da0:	4649      	mov	r1, r9
 8003da2:	f7fc fa3d 	bl	8000220 <__aeabi_dsub>
 8003da6:	4602      	mov	r2, r0
 8003da8:	460b      	mov	r3, r1
 8003daa:	e08b      	b.n	8003ec4 <Vref_GenControl+0x6ec>
 8003dac:	f3af 8000 	nop.w
 8003db0:	e0000000 	.word	0xe0000000
 8003db4:	3f1a36e2 	.word	0x3f1a36e2
 8003db8:	60000000 	.word	0x60000000
 8003dbc:	3fc45f30 	.word	0x3fc45f30
 8003dc0:	3ff80000 	.word	0x3ff80000
 8003dc4:	3fe00000 	.word	0x3fe00000
 8003dc8:	40c90fdb 	.word	0x40c90fdb
 8003dcc:	cccccccd 	.word	0xcccccccd
 8003dd0:	3ff4cccc 	.word	0x3ff4cccc
 8003dd4:	cccccccd 	.word	0xcccccccd
 8003dd8:	bff4cccc 	.word	0xbff4cccc
 8003ddc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003dde:	f8d3 31e0 	ldr.w	r3, [r3, #480]	@ 0x1e0
 8003de2:	4618      	mov	r0, r3
 8003de4:	f7fc fb7c 	bl	80004e0 <__aeabi_f2d>
 8003de8:	4604      	mov	r4, r0
 8003dea:	460d      	mov	r5, r1
 8003dec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003dee:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8003df2:	4618      	mov	r0, r3
 8003df4:	f7fc fb74 	bl	80004e0 <__aeabi_f2d>
 8003df8:	f04f 0200 	mov.w	r2, #0
 8003dfc:	4bda      	ldr	r3, [pc, #872]	@ (8004168 <Vref_GenControl+0x990>)
 8003dfe:	f7fc fbc7 	bl	8000590 <__aeabi_dmul>
 8003e02:	4602      	mov	r2, r0
 8003e04:	460b      	mov	r3, r1
 8003e06:	4610      	mov	r0, r2
 8003e08:	4619      	mov	r1, r3
 8003e0a:	a3c7      	add	r3, pc, #796	@ (adr r3, 8004128 <Vref_GenControl+0x950>)
 8003e0c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003e10:	f7fc fbbe 	bl	8000590 <__aeabi_dmul>
 8003e14:	4602      	mov	r2, r0
 8003e16:	460b      	mov	r3, r1
 8003e18:	4620      	mov	r0, r4
 8003e1a:	4629      	mov	r1, r5
 8003e1c:	f7fc fa02 	bl	8000224 <__adddf3>
 8003e20:	4602      	mov	r2, r0
 8003e22:	460b      	mov	r3, r1
 8003e24:	4690      	mov	r8, r2
 8003e26:	4699      	mov	r9, r3
 8003e28:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e2a:	f8d3 31e0 	ldr.w	r3, [r3, #480]	@ 0x1e0
 8003e2e:	4618      	mov	r0, r3
 8003e30:	f7fc fb56 	bl	80004e0 <__aeabi_f2d>
 8003e34:	4604      	mov	r4, r0
 8003e36:	460d      	mov	r5, r1
 8003e38:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e3a:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8003e3e:	4618      	mov	r0, r3
 8003e40:	f7fc fb4e 	bl	80004e0 <__aeabi_f2d>
 8003e44:	f04f 0200 	mov.w	r2, #0
 8003e48:	4bc7      	ldr	r3, [pc, #796]	@ (8004168 <Vref_GenControl+0x990>)
 8003e4a:	f7fc fba1 	bl	8000590 <__aeabi_dmul>
 8003e4e:	4602      	mov	r2, r0
 8003e50:	460b      	mov	r3, r1
 8003e52:	4610      	mov	r0, r2
 8003e54:	4619      	mov	r1, r3
 8003e56:	a3b4      	add	r3, pc, #720	@ (adr r3, 8004128 <Vref_GenControl+0x950>)
 8003e58:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003e5c:	f7fc fb98 	bl	8000590 <__aeabi_dmul>
 8003e60:	4602      	mov	r2, r0
 8003e62:	460b      	mov	r3, r1
 8003e64:	4620      	mov	r0, r4
 8003e66:	4629      	mov	r1, r5
 8003e68:	f7fc f9dc 	bl	8000224 <__adddf3>
 8003e6c:	4602      	mov	r2, r0
 8003e6e:	460b      	mov	r3, r1
 8003e70:	4610      	mov	r0, r2
 8003e72:	4619      	mov	r1, r3
 8003e74:	a3ae      	add	r3, pc, #696	@ (adr r3, 8004130 <Vref_GenControl+0x958>)
 8003e76:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003e7a:	f7fc fb89 	bl	8000590 <__aeabi_dmul>
 8003e7e:	4602      	mov	r2, r0
 8003e80:	460b      	mov	r3, r1
 8003e82:	4610      	mov	r0, r2
 8003e84:	4619      	mov	r1, r3
 8003e86:	f04f 0200 	mov.w	r2, #0
 8003e8a:	4bb8      	ldr	r3, [pc, #736]	@ (800416c <Vref_GenControl+0x994>)
 8003e8c:	f7fc f9c8 	bl	8000220 <__aeabi_dsub>
 8003e90:	4602      	mov	r2, r0
 8003e92:	460b      	mov	r3, r1
 8003e94:	4610      	mov	r0, r2
 8003e96:	4619      	mov	r1, r3
 8003e98:	f7fc fe14 	bl	8000ac4 <__aeabi_d2iz>
 8003e9c:	ee07 0a90 	vmov	s15, r0
 8003ea0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003ea4:	ed9f 7ab2 	vldr	s14, [pc, #712]	@ 8004170 <Vref_GenControl+0x998>
 8003ea8:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003eac:	ee17 0a90 	vmov	r0, s15
 8003eb0:	f7fc fb16 	bl	80004e0 <__aeabi_f2d>
 8003eb4:	4602      	mov	r2, r0
 8003eb6:	460b      	mov	r3, r1
 8003eb8:	4640      	mov	r0, r8
 8003eba:	4649      	mov	r1, r9
 8003ebc:	f7fc f9b0 	bl	8000220 <__aeabi_dsub>
 8003ec0:	4602      	mov	r2, r0
 8003ec2:	460b      	mov	r3, r1
 8003ec4:	4610      	mov	r0, r2
 8003ec6:	4619      	mov	r1, r3
 8003ec8:	f7fc fe24 	bl	8000b14 <__aeabi_d2f>
 8003ecc:	4602      	mov	r2, r0
 8003ece:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ed0:	f8c3 21e4 	str.w	r2, [r3, #484]	@ 0x1e4

    INV->cosThetar = COS(INV->Thetar * INV->Thetar);
 8003ed4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ed6:	ed93 7a78 	vldr	s14, [r3, #480]	@ 0x1e0
 8003eda:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003edc:	edd3 7a78 	vldr	s15, [r3, #480]	@ 0x1e0
 8003ee0:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003ee4:	ee17 0a90 	vmov	r0, s15
 8003ee8:	f7fc fafa 	bl	80004e0 <__aeabi_f2d>
 8003eec:	4682      	mov	sl, r0
 8003eee:	468b      	mov	fp, r1
 8003ef0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ef2:	ed93 7a78 	vldr	s14, [r3, #480]	@ 0x1e0
 8003ef6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ef8:	edd3 7a78 	vldr	s15, [r3, #480]	@ 0x1e0
 8003efc:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003f00:	ee17 0a90 	vmov	r0, s15
 8003f04:	f7fc faec 	bl	80004e0 <__aeabi_f2d>
 8003f08:	e9c7 0106 	strd	r0, r1, [r7, #24]
 8003f0c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f0e:	ed93 7a78 	vldr	s14, [r3, #480]	@ 0x1e0
 8003f12:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f14:	edd3 7a78 	vldr	s15, [r3, #480]	@ 0x1e0
 8003f18:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003f1c:	ee17 0a90 	vmov	r0, s15
 8003f20:	f7fc fade 	bl	80004e0 <__aeabi_f2d>
 8003f24:	e9c7 0104 	strd	r0, r1, [r7, #16]
 8003f28:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f2a:	ed93 7a78 	vldr	s14, [r3, #480]	@ 0x1e0
 8003f2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f30:	edd3 7a78 	vldr	s15, [r3, #480]	@ 0x1e0
 8003f34:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003f38:	ee17 0a90 	vmov	r0, s15
 8003f3c:	f7fc fad0 	bl	80004e0 <__aeabi_f2d>
 8003f40:	e9c7 0102 	strd	r0, r1, [r7, #8]
 8003f44:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f46:	ed93 7a78 	vldr	s14, [r3, #480]	@ 0x1e0
 8003f4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f4c:	edd3 7a78 	vldr	s15, [r3, #480]	@ 0x1e0
 8003f50:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003f54:	ee17 0a90 	vmov	r0, s15
 8003f58:	f7fc fac2 	bl	80004e0 <__aeabi_f2d>
 8003f5c:	4680      	mov	r8, r0
 8003f5e:	4689      	mov	r9, r1
 8003f60:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f62:	ed93 7a78 	vldr	s14, [r3, #480]	@ 0x1e0
 8003f66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f68:	edd3 7a78 	vldr	s15, [r3, #480]	@ 0x1e0
 8003f6c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003f70:	ee17 0a90 	vmov	r0, s15
 8003f74:	f7fc fab4 	bl	80004e0 <__aeabi_f2d>
 8003f78:	4604      	mov	r4, r0
 8003f7a:	460d      	mov	r5, r1
 8003f7c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f7e:	ed93 7a78 	vldr	s14, [r3, #480]	@ 0x1e0
 8003f82:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f84:	edd3 7a78 	vldr	s15, [r3, #480]	@ 0x1e0
 8003f88:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003f8c:	ee17 0a90 	vmov	r0, s15
 8003f90:	f7fc faa6 	bl	80004e0 <__aeabi_f2d>
 8003f94:	a368      	add	r3, pc, #416	@ (adr r3, 8004138 <Vref_GenControl+0x960>)
 8003f96:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003f9a:	f7fc faf9 	bl	8000590 <__aeabi_dmul>
 8003f9e:	4602      	mov	r2, r0
 8003fa0:	460b      	mov	r3, r1
 8003fa2:	a167      	add	r1, pc, #412	@ (adr r1, 8004140 <Vref_GenControl+0x968>)
 8003fa4:	e9d1 0100 	ldrd	r0, r1, [r1]
 8003fa8:	f7fc f93a 	bl	8000220 <__aeabi_dsub>
 8003fac:	4602      	mov	r2, r0
 8003fae:	460b      	mov	r3, r1
 8003fb0:	4620      	mov	r0, r4
 8003fb2:	4629      	mov	r1, r5
 8003fb4:	f7fc faec 	bl	8000590 <__aeabi_dmul>
 8003fb8:	4602      	mov	r2, r0
 8003fba:	460b      	mov	r3, r1
 8003fbc:	a162      	add	r1, pc, #392	@ (adr r1, 8004148 <Vref_GenControl+0x970>)
 8003fbe:	e9d1 0100 	ldrd	r0, r1, [r1]
 8003fc2:	f7fc f92d 	bl	8000220 <__aeabi_dsub>
 8003fc6:	4602      	mov	r2, r0
 8003fc8:	460b      	mov	r3, r1
 8003fca:	4640      	mov	r0, r8
 8003fcc:	4649      	mov	r1, r9
 8003fce:	f7fc fadf 	bl	8000590 <__aeabi_dmul>
 8003fd2:	4602      	mov	r2, r0
 8003fd4:	460b      	mov	r3, r1
 8003fd6:	a15e      	add	r1, pc, #376	@ (adr r1, 8004150 <Vref_GenControl+0x978>)
 8003fd8:	e9d1 0100 	ldrd	r0, r1, [r1]
 8003fdc:	f7fc f920 	bl	8000220 <__aeabi_dsub>
 8003fe0:	4602      	mov	r2, r0
 8003fe2:	460b      	mov	r3, r1
 8003fe4:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8003fe8:	f7fc fad2 	bl	8000590 <__aeabi_dmul>
 8003fec:	4602      	mov	r2, r0
 8003fee:	460b      	mov	r3, r1
 8003ff0:	a159      	add	r1, pc, #356	@ (adr r1, 8004158 <Vref_GenControl+0x980>)
 8003ff2:	e9d1 0100 	ldrd	r0, r1, [r1]
 8003ff6:	f7fc f913 	bl	8000220 <__aeabi_dsub>
 8003ffa:	4602      	mov	r2, r0
 8003ffc:	460b      	mov	r3, r1
 8003ffe:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8004002:	f7fc fac5 	bl	8000590 <__aeabi_dmul>
 8004006:	4602      	mov	r2, r0
 8004008:	460b      	mov	r3, r1
 800400a:	a155      	add	r1, pc, #340	@ (adr r1, 8004160 <Vref_GenControl+0x988>)
 800400c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8004010:	f7fc f906 	bl	8000220 <__aeabi_dsub>
 8004014:	4602      	mov	r2, r0
 8004016:	460b      	mov	r3, r1
 8004018:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 800401c:	f7fc fab8 	bl	8000590 <__aeabi_dmul>
 8004020:	4602      	mov	r2, r0
 8004022:	460b      	mov	r3, r1
 8004024:	f04f 0000 	mov.w	r0, #0
 8004028:	4950      	ldr	r1, [pc, #320]	@ (800416c <Vref_GenControl+0x994>)
 800402a:	f7fc f8f9 	bl	8000220 <__aeabi_dsub>
 800402e:	4602      	mov	r2, r0
 8004030:	460b      	mov	r3, r1
 8004032:	4650      	mov	r0, sl
 8004034:	4659      	mov	r1, fp
 8004036:	f7fc faab 	bl	8000590 <__aeabi_dmul>
 800403a:	4602      	mov	r2, r0
 800403c:	460b      	mov	r3, r1
 800403e:	f04f 0000 	mov.w	r0, #0
 8004042:	494c      	ldr	r1, [pc, #304]	@ (8004174 <Vref_GenControl+0x99c>)
 8004044:	f7fc f8ec 	bl	8000220 <__aeabi_dsub>
 8004048:	4602      	mov	r2, r0
 800404a:	460b      	mov	r3, r1
 800404c:	4610      	mov	r0, r2
 800404e:	4619      	mov	r1, r3
 8004050:	f7fc fd60 	bl	8000b14 <__aeabi_d2f>
 8004054:	4602      	mov	r2, r0
 8004056:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004058:	f8c3 21f0 	str.w	r2, [r3, #496]	@ 0x1f0
    INV->sinThetar = SIN(INV->Thetar, INV->Thetar * INV->Thetar);
 800405c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800405e:	f8d3 31e0 	ldr.w	r3, [r3, #480]	@ 0x1e0
 8004062:	4618      	mov	r0, r3
 8004064:	f7fc fa3c 	bl	80004e0 <__aeabi_f2d>
 8004068:	e9c7 0106 	strd	r0, r1, [r7, #24]
 800406c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800406e:	ed93 7a78 	vldr	s14, [r3, #480]	@ 0x1e0
 8004072:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004074:	edd3 7a78 	vldr	s15, [r3, #480]	@ 0x1e0
 8004078:	ee67 7a27 	vmul.f32	s15, s14, s15
 800407c:	ee17 0a90 	vmov	r0, s15
 8004080:	f7fc fa2e 	bl	80004e0 <__aeabi_f2d>
 8004084:	e9c7 0104 	strd	r0, r1, [r7, #16]
 8004088:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800408a:	ed93 7a78 	vldr	s14, [r3, #480]	@ 0x1e0
 800408e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004090:	edd3 7a78 	vldr	s15, [r3, #480]	@ 0x1e0
 8004094:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004098:	ee17 0a90 	vmov	r0, s15
 800409c:	f7fc fa20 	bl	80004e0 <__aeabi_f2d>
 80040a0:	e9c7 0102 	strd	r0, r1, [r7, #8]
 80040a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80040a6:	ed93 7a78 	vldr	s14, [r3, #480]	@ 0x1e0
 80040aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80040ac:	edd3 7a78 	vldr	s15, [r3, #480]	@ 0x1e0
 80040b0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80040b4:	ee17 0a90 	vmov	r0, s15
 80040b8:	f7fc fa12 	bl	80004e0 <__aeabi_f2d>
 80040bc:	e9c7 0100 	strd	r0, r1, [r7]
 80040c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80040c2:	ed93 7a78 	vldr	s14, [r3, #480]	@ 0x1e0
 80040c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80040c8:	edd3 7a78 	vldr	s15, [r3, #480]	@ 0x1e0
 80040cc:	ee67 7a27 	vmul.f32	s15, s14, s15
 80040d0:	ee17 0a90 	vmov	r0, s15
 80040d4:	f7fc fa04 	bl	80004e0 <__aeabi_f2d>
 80040d8:	4682      	mov	sl, r0
 80040da:	468b      	mov	fp, r1
 80040dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80040de:	ed93 7a78 	vldr	s14, [r3, #480]	@ 0x1e0
 80040e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80040e4:	edd3 7a78 	vldr	s15, [r3, #480]	@ 0x1e0
 80040e8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80040ec:	ee17 0a90 	vmov	r0, s15
 80040f0:	f7fc f9f6 	bl	80004e0 <__aeabi_f2d>
 80040f4:	4680      	mov	r8, r0
 80040f6:	4689      	mov	r9, r1
 80040f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80040fa:	ed93 7a78 	vldr	s14, [r3, #480]	@ 0x1e0
 80040fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004100:	edd3 7a78 	vldr	s15, [r3, #480]	@ 0x1e0
 8004104:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004108:	ee17 0a90 	vmov	r0, s15
 800410c:	f7fc f9e8 	bl	80004e0 <__aeabi_f2d>
 8004110:	4604      	mov	r4, r0
 8004112:	460d      	mov	r5, r1
 8004114:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004116:	ed93 7a78 	vldr	s14, [r3, #480]	@ 0x1e0
 800411a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800411c:	edd3 7a78 	vldr	s15, [r3, #480]	@ 0x1e0
 8004120:	e02a      	b.n	8004178 <Vref_GenControl+0x9a0>
 8004122:	bf00      	nop
 8004124:	f3af 8000 	nop.w
 8004128:	e0000000 	.word	0xe0000000
 800412c:	3f1a36e2 	.word	0x3f1a36e2
 8004130:	60000000 	.word	0x60000000
 8004134:	3fc45f30 	.word	0x3fc45f30
 8004138:	c1f9f14c 	.word	0xc1f9f14c
 800413c:	3da93974 	.word	0x3da93974
 8004140:	01e7b18c 	.word	0x01e7b18c
 8004144:	3e21eed9 	.word	0x3e21eed9
 8004148:	c9f6ef19 	.word	0xc9f6ef19
 800414c:	3e927e4f 	.word	0x3e927e4f
 8004150:	3403403b 	.word	0x3403403b
 8004154:	3efa01a0 	.word	0x3efa01a0
 8004158:	2d82d834 	.word	0x2d82d834
 800415c:	3f56c16c 	.word	0x3f56c16c
 8004160:	60000000 	.word	0x60000000
 8004164:	3fa55555 	.word	0x3fa55555
 8004168:	3ff80000 	.word	0x3ff80000
 800416c:	3fe00000 	.word	0x3fe00000
 8004170:	40c90fdb 	.word	0x40c90fdb
 8004174:	3ff00000 	.word	0x3ff00000
 8004178:	ee67 7a27 	vmul.f32	s15, s14, s15
 800417c:	ee17 0a90 	vmov	r0, s15
 8004180:	f7fc f9ae 	bl	80004e0 <__aeabi_f2d>
 8004184:	a3f8      	add	r3, pc, #992	@ (adr r3, 8004568 <Vref_GenControl+0xd90>)
 8004186:	e9d3 2300 	ldrd	r2, r3, [r3]
 800418a:	f7fc fa01 	bl	8000590 <__aeabi_dmul>
 800418e:	4602      	mov	r2, r0
 8004190:	460b      	mov	r3, r1
 8004192:	a1f7      	add	r1, pc, #988	@ (adr r1, 8004570 <Vref_GenControl+0xd98>)
 8004194:	e9d1 0100 	ldrd	r0, r1, [r1]
 8004198:	f7fc f842 	bl	8000220 <__aeabi_dsub>
 800419c:	4602      	mov	r2, r0
 800419e:	460b      	mov	r3, r1
 80041a0:	4620      	mov	r0, r4
 80041a2:	4629      	mov	r1, r5
 80041a4:	f7fc f9f4 	bl	8000590 <__aeabi_dmul>
 80041a8:	4602      	mov	r2, r0
 80041aa:	460b      	mov	r3, r1
 80041ac:	a1f2      	add	r1, pc, #968	@ (adr r1, 8004578 <Vref_GenControl+0xda0>)
 80041ae:	e9d1 0100 	ldrd	r0, r1, [r1]
 80041b2:	f7fc f835 	bl	8000220 <__aeabi_dsub>
 80041b6:	4602      	mov	r2, r0
 80041b8:	460b      	mov	r3, r1
 80041ba:	4640      	mov	r0, r8
 80041bc:	4649      	mov	r1, r9
 80041be:	f7fc f9e7 	bl	8000590 <__aeabi_dmul>
 80041c2:	4602      	mov	r2, r0
 80041c4:	460b      	mov	r3, r1
 80041c6:	a1ee      	add	r1, pc, #952	@ (adr r1, 8004580 <Vref_GenControl+0xda8>)
 80041c8:	e9d1 0100 	ldrd	r0, r1, [r1]
 80041cc:	f7fc f828 	bl	8000220 <__aeabi_dsub>
 80041d0:	4602      	mov	r2, r0
 80041d2:	460b      	mov	r3, r1
 80041d4:	4650      	mov	r0, sl
 80041d6:	4659      	mov	r1, fp
 80041d8:	f7fc f9da 	bl	8000590 <__aeabi_dmul>
 80041dc:	4602      	mov	r2, r0
 80041de:	460b      	mov	r3, r1
 80041e0:	a1e9      	add	r1, pc, #932	@ (adr r1, 8004588 <Vref_GenControl+0xdb0>)
 80041e2:	e9d1 0100 	ldrd	r0, r1, [r1]
 80041e6:	f7fc f81b 	bl	8000220 <__aeabi_dsub>
 80041ea:	4602      	mov	r2, r0
 80041ec:	460b      	mov	r3, r1
 80041ee:	e9d7 0100 	ldrd	r0, r1, [r7]
 80041f2:	f7fc f9cd 	bl	8000590 <__aeabi_dmul>
 80041f6:	4602      	mov	r2, r0
 80041f8:	460b      	mov	r3, r1
 80041fa:	a1e5      	add	r1, pc, #916	@ (adr r1, 8004590 <Vref_GenControl+0xdb8>)
 80041fc:	e9d1 0100 	ldrd	r0, r1, [r1]
 8004200:	f7fc f80e 	bl	8000220 <__aeabi_dsub>
 8004204:	4602      	mov	r2, r0
 8004206:	460b      	mov	r3, r1
 8004208:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800420c:	f7fc f9c0 	bl	8000590 <__aeabi_dmul>
 8004210:	4602      	mov	r2, r0
 8004212:	460b      	mov	r3, r1
 8004214:	a1e2      	add	r1, pc, #904	@ (adr r1, 80045a0 <Vref_GenControl+0xdc8>)
 8004216:	e9d1 0100 	ldrd	r0, r1, [r1]
 800421a:	f7fc f801 	bl	8000220 <__aeabi_dsub>
 800421e:	4602      	mov	r2, r0
 8004220:	460b      	mov	r3, r1
 8004222:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8004226:	f7fc f9b3 	bl	8000590 <__aeabi_dmul>
 800422a:	4602      	mov	r2, r0
 800422c:	460b      	mov	r3, r1
 800422e:	f04f 0000 	mov.w	r0, #0
 8004232:	49d9      	ldr	r1, [pc, #868]	@ (8004598 <Vref_GenControl+0xdc0>)
 8004234:	f7fb fff4 	bl	8000220 <__aeabi_dsub>
 8004238:	4602      	mov	r2, r0
 800423a:	460b      	mov	r3, r1
 800423c:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8004240:	f7fc f9a6 	bl	8000590 <__aeabi_dmul>
 8004244:	4602      	mov	r2, r0
 8004246:	460b      	mov	r3, r1
 8004248:	4610      	mov	r0, r2
 800424a:	4619      	mov	r1, r3
 800424c:	f7fc fc62 	bl	8000b14 <__aeabi_d2f>
 8004250:	4602      	mov	r2, r0
 8004252:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004254:	f8c3 21f4 	str.w	r2, [r3, #500]	@ 0x1f4

    INV->cosThetar_adv = COS(INV->Thetar_adv * INV->Thetar_adv);
 8004258:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800425a:	ed93 7a79 	vldr	s14, [r3, #484]	@ 0x1e4
 800425e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004260:	edd3 7a79 	vldr	s15, [r3, #484]	@ 0x1e4
 8004264:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004268:	ee17 0a90 	vmov	r0, s15
 800426c:	f7fc f938 	bl	80004e0 <__aeabi_f2d>
 8004270:	4682      	mov	sl, r0
 8004272:	468b      	mov	fp, r1
 8004274:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004276:	ed93 7a79 	vldr	s14, [r3, #484]	@ 0x1e4
 800427a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800427c:	edd3 7a79 	vldr	s15, [r3, #484]	@ 0x1e4
 8004280:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004284:	ee17 0a90 	vmov	r0, s15
 8004288:	f7fc f92a 	bl	80004e0 <__aeabi_f2d>
 800428c:	e9c7 0106 	strd	r0, r1, [r7, #24]
 8004290:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004292:	ed93 7a79 	vldr	s14, [r3, #484]	@ 0x1e4
 8004296:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004298:	edd3 7a79 	vldr	s15, [r3, #484]	@ 0x1e4
 800429c:	ee67 7a27 	vmul.f32	s15, s14, s15
 80042a0:	ee17 0a90 	vmov	r0, s15
 80042a4:	f7fc f91c 	bl	80004e0 <__aeabi_f2d>
 80042a8:	e9c7 0104 	strd	r0, r1, [r7, #16]
 80042ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80042ae:	ed93 7a79 	vldr	s14, [r3, #484]	@ 0x1e4
 80042b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80042b4:	edd3 7a79 	vldr	s15, [r3, #484]	@ 0x1e4
 80042b8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80042bc:	ee17 0a90 	vmov	r0, s15
 80042c0:	f7fc f90e 	bl	80004e0 <__aeabi_f2d>
 80042c4:	e9c7 0102 	strd	r0, r1, [r7, #8]
 80042c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80042ca:	ed93 7a79 	vldr	s14, [r3, #484]	@ 0x1e4
 80042ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80042d0:	edd3 7a79 	vldr	s15, [r3, #484]	@ 0x1e4
 80042d4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80042d8:	ee17 0a90 	vmov	r0, s15
 80042dc:	f7fc f900 	bl	80004e0 <__aeabi_f2d>
 80042e0:	4680      	mov	r8, r0
 80042e2:	4689      	mov	r9, r1
 80042e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80042e6:	ed93 7a79 	vldr	s14, [r3, #484]	@ 0x1e4
 80042ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80042ec:	edd3 7a79 	vldr	s15, [r3, #484]	@ 0x1e4
 80042f0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80042f4:	ee17 0a90 	vmov	r0, s15
 80042f8:	f7fc f8f2 	bl	80004e0 <__aeabi_f2d>
 80042fc:	4604      	mov	r4, r0
 80042fe:	460d      	mov	r5, r1
 8004300:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004302:	ed93 7a79 	vldr	s14, [r3, #484]	@ 0x1e4
 8004306:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004308:	edd3 7a79 	vldr	s15, [r3, #484]	@ 0x1e4
 800430c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004310:	ee17 0a90 	vmov	r0, s15
 8004314:	f7fc f8e4 	bl	80004e0 <__aeabi_f2d>
 8004318:	a387      	add	r3, pc, #540	@ (adr r3, 8004538 <Vref_GenControl+0xd60>)
 800431a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800431e:	f7fc f937 	bl	8000590 <__aeabi_dmul>
 8004322:	4602      	mov	r2, r0
 8004324:	460b      	mov	r3, r1
 8004326:	a186      	add	r1, pc, #536	@ (adr r1, 8004540 <Vref_GenControl+0xd68>)
 8004328:	e9d1 0100 	ldrd	r0, r1, [r1]
 800432c:	f7fb ff78 	bl	8000220 <__aeabi_dsub>
 8004330:	4602      	mov	r2, r0
 8004332:	460b      	mov	r3, r1
 8004334:	4620      	mov	r0, r4
 8004336:	4629      	mov	r1, r5
 8004338:	f7fc f92a 	bl	8000590 <__aeabi_dmul>
 800433c:	4602      	mov	r2, r0
 800433e:	460b      	mov	r3, r1
 8004340:	a181      	add	r1, pc, #516	@ (adr r1, 8004548 <Vref_GenControl+0xd70>)
 8004342:	e9d1 0100 	ldrd	r0, r1, [r1]
 8004346:	f7fb ff6b 	bl	8000220 <__aeabi_dsub>
 800434a:	4602      	mov	r2, r0
 800434c:	460b      	mov	r3, r1
 800434e:	4640      	mov	r0, r8
 8004350:	4649      	mov	r1, r9
 8004352:	f7fc f91d 	bl	8000590 <__aeabi_dmul>
 8004356:	4602      	mov	r2, r0
 8004358:	460b      	mov	r3, r1
 800435a:	a17d      	add	r1, pc, #500	@ (adr r1, 8004550 <Vref_GenControl+0xd78>)
 800435c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8004360:	f7fb ff5e 	bl	8000220 <__aeabi_dsub>
 8004364:	4602      	mov	r2, r0
 8004366:	460b      	mov	r3, r1
 8004368:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800436c:	f7fc f910 	bl	8000590 <__aeabi_dmul>
 8004370:	4602      	mov	r2, r0
 8004372:	460b      	mov	r3, r1
 8004374:	a178      	add	r1, pc, #480	@ (adr r1, 8004558 <Vref_GenControl+0xd80>)
 8004376:	e9d1 0100 	ldrd	r0, r1, [r1]
 800437a:	f7fb ff51 	bl	8000220 <__aeabi_dsub>
 800437e:	4602      	mov	r2, r0
 8004380:	460b      	mov	r3, r1
 8004382:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8004386:	f7fc f903 	bl	8000590 <__aeabi_dmul>
 800438a:	4602      	mov	r2, r0
 800438c:	460b      	mov	r3, r1
 800438e:	a174      	add	r1, pc, #464	@ (adr r1, 8004560 <Vref_GenControl+0xd88>)
 8004390:	e9d1 0100 	ldrd	r0, r1, [r1]
 8004394:	f7fb ff44 	bl	8000220 <__aeabi_dsub>
 8004398:	4602      	mov	r2, r0
 800439a:	460b      	mov	r3, r1
 800439c:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 80043a0:	f7fc f8f6 	bl	8000590 <__aeabi_dmul>
 80043a4:	4602      	mov	r2, r0
 80043a6:	460b      	mov	r3, r1
 80043a8:	f04f 0000 	mov.w	r0, #0
 80043ac:	497b      	ldr	r1, [pc, #492]	@ (800459c <Vref_GenControl+0xdc4>)
 80043ae:	f7fb ff37 	bl	8000220 <__aeabi_dsub>
 80043b2:	4602      	mov	r2, r0
 80043b4:	460b      	mov	r3, r1
 80043b6:	4650      	mov	r0, sl
 80043b8:	4659      	mov	r1, fp
 80043ba:	f7fc f8e9 	bl	8000590 <__aeabi_dmul>
 80043be:	4602      	mov	r2, r0
 80043c0:	460b      	mov	r3, r1
 80043c2:	f04f 0000 	mov.w	r0, #0
 80043c6:	4974      	ldr	r1, [pc, #464]	@ (8004598 <Vref_GenControl+0xdc0>)
 80043c8:	f7fb ff2a 	bl	8000220 <__aeabi_dsub>
 80043cc:	4602      	mov	r2, r0
 80043ce:	460b      	mov	r3, r1
 80043d0:	4610      	mov	r0, r2
 80043d2:	4619      	mov	r1, r3
 80043d4:	f7fc fb9e 	bl	8000b14 <__aeabi_d2f>
 80043d8:	4602      	mov	r2, r0
 80043da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80043dc:	f8c3 21f8 	str.w	r2, [r3, #504]	@ 0x1f8
    INV->sinThetar_adv = SIN(INV->Thetar_adv, INV->Thetar_adv * INV->Thetar_adv);
 80043e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80043e2:	f8d3 31e4 	ldr.w	r3, [r3, #484]	@ 0x1e4
 80043e6:	4618      	mov	r0, r3
 80043e8:	f7fc f87a 	bl	80004e0 <__aeabi_f2d>
 80043ec:	e9c7 0106 	strd	r0, r1, [r7, #24]
 80043f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80043f2:	ed93 7a79 	vldr	s14, [r3, #484]	@ 0x1e4
 80043f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80043f8:	edd3 7a79 	vldr	s15, [r3, #484]	@ 0x1e4
 80043fc:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004400:	ee17 0a90 	vmov	r0, s15
 8004404:	f7fc f86c 	bl	80004e0 <__aeabi_f2d>
 8004408:	e9c7 0104 	strd	r0, r1, [r7, #16]
 800440c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800440e:	ed93 7a79 	vldr	s14, [r3, #484]	@ 0x1e4
 8004412:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004414:	edd3 7a79 	vldr	s15, [r3, #484]	@ 0x1e4
 8004418:	ee67 7a27 	vmul.f32	s15, s14, s15
 800441c:	ee17 0a90 	vmov	r0, s15
 8004420:	f7fc f85e 	bl	80004e0 <__aeabi_f2d>
 8004424:	e9c7 0102 	strd	r0, r1, [r7, #8]
 8004428:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800442a:	ed93 7a79 	vldr	s14, [r3, #484]	@ 0x1e4
 800442e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004430:	edd3 7a79 	vldr	s15, [r3, #484]	@ 0x1e4
 8004434:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004438:	ee17 0a90 	vmov	r0, s15
 800443c:	f7fc f850 	bl	80004e0 <__aeabi_f2d>
 8004440:	e9c7 0100 	strd	r0, r1, [r7]
 8004444:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004446:	ed93 7a79 	vldr	s14, [r3, #484]	@ 0x1e4
 800444a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800444c:	edd3 7a79 	vldr	s15, [r3, #484]	@ 0x1e4
 8004450:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004454:	ee17 0a90 	vmov	r0, s15
 8004458:	f7fc f842 	bl	80004e0 <__aeabi_f2d>
 800445c:	4682      	mov	sl, r0
 800445e:	468b      	mov	fp, r1
 8004460:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004462:	ed93 7a79 	vldr	s14, [r3, #484]	@ 0x1e4
 8004466:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004468:	edd3 7a79 	vldr	s15, [r3, #484]	@ 0x1e4
 800446c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004470:	ee17 0a90 	vmov	r0, s15
 8004474:	f7fc f834 	bl	80004e0 <__aeabi_f2d>
 8004478:	4680      	mov	r8, r0
 800447a:	4689      	mov	r9, r1
 800447c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800447e:	ed93 7a79 	vldr	s14, [r3, #484]	@ 0x1e4
 8004482:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004484:	edd3 7a79 	vldr	s15, [r3, #484]	@ 0x1e4
 8004488:	ee67 7a27 	vmul.f32	s15, s14, s15
 800448c:	ee17 0a90 	vmov	r0, s15
 8004490:	f7fc f826 	bl	80004e0 <__aeabi_f2d>
 8004494:	4604      	mov	r4, r0
 8004496:	460d      	mov	r5, r1
 8004498:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800449a:	ed93 7a79 	vldr	s14, [r3, #484]	@ 0x1e4
 800449e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80044a0:	edd3 7a79 	vldr	s15, [r3, #484]	@ 0x1e4
 80044a4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80044a8:	ee17 0a90 	vmov	r0, s15
 80044ac:	f7fc f818 	bl	80004e0 <__aeabi_f2d>
 80044b0:	a32d      	add	r3, pc, #180	@ (adr r3, 8004568 <Vref_GenControl+0xd90>)
 80044b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80044b6:	f7fc f86b 	bl	8000590 <__aeabi_dmul>
 80044ba:	4602      	mov	r2, r0
 80044bc:	460b      	mov	r3, r1
 80044be:	a12c      	add	r1, pc, #176	@ (adr r1, 8004570 <Vref_GenControl+0xd98>)
 80044c0:	e9d1 0100 	ldrd	r0, r1, [r1]
 80044c4:	f7fb feac 	bl	8000220 <__aeabi_dsub>
 80044c8:	4602      	mov	r2, r0
 80044ca:	460b      	mov	r3, r1
 80044cc:	4620      	mov	r0, r4
 80044ce:	4629      	mov	r1, r5
 80044d0:	f7fc f85e 	bl	8000590 <__aeabi_dmul>
 80044d4:	4602      	mov	r2, r0
 80044d6:	460b      	mov	r3, r1
 80044d8:	a127      	add	r1, pc, #156	@ (adr r1, 8004578 <Vref_GenControl+0xda0>)
 80044da:	e9d1 0100 	ldrd	r0, r1, [r1]
 80044de:	f7fb fe9f 	bl	8000220 <__aeabi_dsub>
 80044e2:	4602      	mov	r2, r0
 80044e4:	460b      	mov	r3, r1
 80044e6:	4640      	mov	r0, r8
 80044e8:	4649      	mov	r1, r9
 80044ea:	f7fc f851 	bl	8000590 <__aeabi_dmul>
 80044ee:	4602      	mov	r2, r0
 80044f0:	460b      	mov	r3, r1
 80044f2:	a123      	add	r1, pc, #140	@ (adr r1, 8004580 <Vref_GenControl+0xda8>)
 80044f4:	e9d1 0100 	ldrd	r0, r1, [r1]
 80044f8:	f7fb fe92 	bl	8000220 <__aeabi_dsub>
 80044fc:	4602      	mov	r2, r0
 80044fe:	460b      	mov	r3, r1
 8004500:	4650      	mov	r0, sl
 8004502:	4659      	mov	r1, fp
 8004504:	f7fc f844 	bl	8000590 <__aeabi_dmul>
 8004508:	4602      	mov	r2, r0
 800450a:	460b      	mov	r3, r1
 800450c:	a11e      	add	r1, pc, #120	@ (adr r1, 8004588 <Vref_GenControl+0xdb0>)
 800450e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8004512:	f7fb fe85 	bl	8000220 <__aeabi_dsub>
 8004516:	4602      	mov	r2, r0
 8004518:	460b      	mov	r3, r1
 800451a:	e9d7 0100 	ldrd	r0, r1, [r7]
 800451e:	f7fc f837 	bl	8000590 <__aeabi_dmul>
 8004522:	4602      	mov	r2, r0
 8004524:	460b      	mov	r3, r1
 8004526:	a11a      	add	r1, pc, #104	@ (adr r1, 8004590 <Vref_GenControl+0xdb8>)
 8004528:	e9d1 0100 	ldrd	r0, r1, [r1]
 800452c:	f7fb fe78 	bl	8000220 <__aeabi_dsub>
 8004530:	4602      	mov	r2, r0
 8004532:	460b      	mov	r3, r1
 8004534:	e038      	b.n	80045a8 <Vref_GenControl+0xdd0>
 8004536:	bf00      	nop
 8004538:	c1f9f14c 	.word	0xc1f9f14c
 800453c:	3da93974 	.word	0x3da93974
 8004540:	01e7b18c 	.word	0x01e7b18c
 8004544:	3e21eed9 	.word	0x3e21eed9
 8004548:	c9f6ef19 	.word	0xc9f6ef19
 800454c:	3e927e4f 	.word	0x3e927e4f
 8004550:	3403403b 	.word	0x3403403b
 8004554:	3efa01a0 	.word	0x3efa01a0
 8004558:	2d82d834 	.word	0x2d82d834
 800455c:	3f56c16c 	.word	0x3f56c16c
 8004560:	60000000 	.word	0x60000000
 8004564:	3fa55555 	.word	0x3fa55555
 8004568:	021bac0d 	.word	0x021bac0d
 800456c:	3d6ae7f4 	.word	0x3d6ae7f4
 8004570:	29bab323 	.word	0x29bab323
 8004574:	3de61246 	.word	0x3de61246
 8004578:	82db8a53 	.word	0x82db8a53
 800457c:	3e5ae645 	.word	0x3e5ae645
 8004580:	bc74aadf 	.word	0xbc74aadf
 8004584:	3ec71de3 	.word	0x3ec71de3
 8004588:	3403403b 	.word	0x3403403b
 800458c:	3f2a01a0 	.word	0x3f2a01a0
 8004590:	1999999a 	.word	0x1999999a
 8004594:	3f811111 	.word	0x3f811111
 8004598:	3ff00000 	.word	0x3ff00000
 800459c:	3fe00000 	.word	0x3fe00000
 80045a0:	60000000 	.word	0x60000000
 80045a4:	3fc55555 	.word	0x3fc55555
 80045a8:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80045ac:	f7fb fff0 	bl	8000590 <__aeabi_dmul>
 80045b0:	4602      	mov	r2, r0
 80045b2:	460b      	mov	r3, r1
 80045b4:	a1cf      	add	r1, pc, #828	@ (adr r1, 80048f4 <Vref_GenControl+0x111c>)
 80045b6:	e9d1 0100 	ldrd	r0, r1, [r1]
 80045ba:	f7fb fe31 	bl	8000220 <__aeabi_dsub>
 80045be:	4602      	mov	r2, r0
 80045c0:	460b      	mov	r3, r1
 80045c2:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80045c6:	f7fb ffe3 	bl	8000590 <__aeabi_dmul>
 80045ca:	4602      	mov	r2, r0
 80045cc:	460b      	mov	r3, r1
 80045ce:	f04f 0000 	mov.w	r0, #0
 80045d2:	49c5      	ldr	r1, [pc, #788]	@ (80048e8 <Vref_GenControl+0x1110>)
 80045d4:	f7fb fe24 	bl	8000220 <__aeabi_dsub>
 80045d8:	4602      	mov	r2, r0
 80045da:	460b      	mov	r3, r1
 80045dc:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 80045e0:	f7fb ffd6 	bl	8000590 <__aeabi_dmul>
 80045e4:	4602      	mov	r2, r0
 80045e6:	460b      	mov	r3, r1
 80045e8:	4610      	mov	r0, r2
 80045ea:	4619      	mov	r1, r3
 80045ec:	f7fc fa92 	bl	8000b14 <__aeabi_d2f>
 80045f0:	4602      	mov	r2, r0
 80045f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80045f4:	f8c3 21fc 	str.w	r2, [r3, #508]	@ 0x1fc

    INV->Vdsr_ref = LIMIT(INV->Vdsr_ref_unsat, -INV->Vdc*INV_SQRT3, INV->Vdc*INV_SQRT3);
 80045f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80045fa:	ed93 7a5e 	vldr	s14, [r3, #376]	@ 0x178
 80045fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004600:	edd3 7a12 	vldr	s15, [r3, #72]	@ 0x48
 8004604:	eddf 6ab9 	vldr	s13, [pc, #740]	@ 80048ec <Vref_GenControl+0x1114>
 8004608:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800460c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004610:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004614:	dd07      	ble.n	8004626 <Vref_GenControl+0xe4e>
 8004616:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004618:	edd3 7a12 	vldr	s15, [r3, #72]	@ 0x48
 800461c:	ed9f 7ab3 	vldr	s14, [pc, #716]	@ 80048ec <Vref_GenControl+0x1114>
 8004620:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004624:	e01d      	b.n	8004662 <Vref_GenControl+0xe8a>
 8004626:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004628:	ed93 7a5e 	vldr	s14, [r3, #376]	@ 0x178
 800462c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800462e:	edd3 7a12 	vldr	s15, [r3, #72]	@ 0x48
 8004632:	eef1 7a67 	vneg.f32	s15, s15
 8004636:	eddf 6aad 	vldr	s13, [pc, #692]	@ 80048ec <Vref_GenControl+0x1114>
 800463a:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800463e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004642:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004646:	d509      	bpl.n	800465c <Vref_GenControl+0xe84>
 8004648:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800464a:	edd3 7a12 	vldr	s15, [r3, #72]	@ 0x48
 800464e:	eef1 7a67 	vneg.f32	s15, s15
 8004652:	ed9f 7aa6 	vldr	s14, [pc, #664]	@ 80048ec <Vref_GenControl+0x1114>
 8004656:	ee67 7a87 	vmul.f32	s15, s15, s14
 800465a:	e002      	b.n	8004662 <Vref_GenControl+0xe8a>
 800465c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800465e:	edd3 7a5e 	vldr	s15, [r3, #376]	@ 0x178
 8004662:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004664:	edc3 7a63 	vstr	s15, [r3, #396]	@ 0x18c
    INV->Vqsr_ref = LIMIT(INV->Vqsr_ref_unsat, -INV->Vdc*INV_SQRT3, INV->Vdc*INV_SQRT3);
 8004668:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800466a:	ed93 7a5f 	vldr	s14, [r3, #380]	@ 0x17c
 800466e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004670:	edd3 7a12 	vldr	s15, [r3, #72]	@ 0x48
 8004674:	eddf 6a9d 	vldr	s13, [pc, #628]	@ 80048ec <Vref_GenControl+0x1114>
 8004678:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800467c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004680:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004684:	dd07      	ble.n	8004696 <Vref_GenControl+0xebe>
 8004686:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004688:	edd3 7a12 	vldr	s15, [r3, #72]	@ 0x48
 800468c:	ed9f 7a97 	vldr	s14, [pc, #604]	@ 80048ec <Vref_GenControl+0x1114>
 8004690:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004694:	e01d      	b.n	80046d2 <Vref_GenControl+0xefa>
 8004696:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004698:	ed93 7a5f 	vldr	s14, [r3, #380]	@ 0x17c
 800469c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800469e:	edd3 7a12 	vldr	s15, [r3, #72]	@ 0x48
 80046a2:	eef1 7a67 	vneg.f32	s15, s15
 80046a6:	eddf 6a91 	vldr	s13, [pc, #580]	@ 80048ec <Vref_GenControl+0x1114>
 80046aa:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80046ae:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80046b2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80046b6:	d509      	bpl.n	80046cc <Vref_GenControl+0xef4>
 80046b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80046ba:	edd3 7a12 	vldr	s15, [r3, #72]	@ 0x48
 80046be:	eef1 7a67 	vneg.f32	s15, s15
 80046c2:	ed9f 7a8a 	vldr	s14, [pc, #552]	@ 80048ec <Vref_GenControl+0x1114>
 80046c6:	ee67 7a87 	vmul.f32	s15, s15, s14
 80046ca:	e002      	b.n	80046d2 <Vref_GenControl+0xefa>
 80046cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80046ce:	edd3 7a5f 	vldr	s15, [r3, #380]	@ 0x17c
 80046d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80046d4:	edc3 7a64 	vstr	s15, [r3, #400]	@ 0x190
//    arm_sqrt_f32(INV->Vdsr_ref*INV->Vdsr_ref + INV->Vqsr_ref*INV->Vqsr_ref,  &INV->Vmag_ref );
    INV->Vdsr_ref_aw = INV->Vdsr_ref_unsat - INV->Vdsr_ref;
 80046d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80046da:	ed93 7a5e 	vldr	s14, [r3, #376]	@ 0x178
 80046de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80046e0:	edd3 7a63 	vldr	s15, [r3, #396]	@ 0x18c
 80046e4:	ee77 7a67 	vsub.f32	s15, s14, s15
 80046e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80046ea:	edc3 7a68 	vstr	s15, [r3, #416]	@ 0x1a0
    INV->Vqsr_ref_aw = INV->Vqsr_ref_unsat - INV->Vqsr_ref;
 80046ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80046f0:	ed93 7a5f 	vldr	s14, [r3, #380]	@ 0x17c
 80046f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80046f6:	edd3 7a64 	vldr	s15, [r3, #400]	@ 0x190
 80046fa:	ee77 7a67 	vsub.f32	s15, s14, s15
 80046fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004700:	edc3 7a69 	vstr	s15, [r3, #420]	@ 0x1a4
    INV->Vdss_ref = INV->Vdsr_ref*INV->cosThetar_adv - INV->Vqsr_ref*INV->sinThetar_adv;
 8004704:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004706:	ed93 7a63 	vldr	s14, [r3, #396]	@ 0x18c
 800470a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800470c:	edd3 7a7e 	vldr	s15, [r3, #504]	@ 0x1f8
 8004710:	ee27 7a27 	vmul.f32	s14, s14, s15
 8004714:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004716:	edd3 6a64 	vldr	s13, [r3, #400]	@ 0x190
 800471a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800471c:	edd3 7a7f 	vldr	s15, [r3, #508]	@ 0x1fc
 8004720:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8004724:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004728:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800472a:	edc3 7a6a 	vstr	s15, [r3, #424]	@ 0x1a8
    INV->Vqss_ref = INV->Vdsr_ref*INV->sinThetar_adv + INV->Vqsr_ref*INV->cosThetar_adv;
 800472e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004730:	ed93 7a63 	vldr	s14, [r3, #396]	@ 0x18c
 8004734:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004736:	edd3 7a7f 	vldr	s15, [r3, #508]	@ 0x1fc
 800473a:	ee27 7a27 	vmul.f32	s14, s14, s15
 800473e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004740:	edd3 6a64 	vldr	s13, [r3, #400]	@ 0x190
 8004744:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004746:	edd3 7a7e 	vldr	s15, [r3, #504]	@ 0x1f8
 800474a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800474e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004752:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004754:	edc3 7a6b 	vstr	s15, [r3, #428]	@ 0x1ac

    INV->Vas_ref = INV->Vdss_ref;
 8004758:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800475a:	f8d3 21a8 	ldr.w	r2, [r3, #424]	@ 0x1a8
 800475e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004760:	f8c3 21b0 	str.w	r2, [r3, #432]	@ 0x1b0
    INV->Vbs_ref = -0.5f*INV->Vdss_ref + SQRT3HALF*INV->Vqss_ref;
 8004764:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004766:	edd3 7a6a 	vldr	s15, [r3, #424]	@ 0x1a8
 800476a:	eebe 7a00 	vmov.f32	s14, #224	@ 0xbf000000 -0.5
 800476e:	ee27 7a87 	vmul.f32	s14, s15, s14
 8004772:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004774:	edd3 7a6b 	vldr	s15, [r3, #428]	@ 0x1ac
 8004778:	eddf 6a5d 	vldr	s13, [pc, #372]	@ 80048f0 <Vref_GenControl+0x1118>
 800477c:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8004780:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004784:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004786:	edc3 7a6d 	vstr	s15, [r3, #436]	@ 0x1b4
    INV->Vcs_ref = -0.5f*INV->Vdss_ref - SQRT3HALF*INV->Vqss_ref;
 800478a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800478c:	edd3 7a6a 	vldr	s15, [r3, #424]	@ 0x1a8
 8004790:	eebe 7a00 	vmov.f32	s14, #224	@ 0xbf000000 -0.5
 8004794:	ee27 7a87 	vmul.f32	s14, s15, s14
 8004798:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800479a:	edd3 7a6b 	vldr	s15, [r3, #428]	@ 0x1ac
 800479e:	eddf 6a54 	vldr	s13, [pc, #336]	@ 80048f0 <Vref_GenControl+0x1118>
 80047a2:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80047a6:	ee77 7a67 	vsub.f32	s15, s14, s15
 80047aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80047ac:	edc3 7a6e 	vstr	s15, [r3, #440]	@ 0x1b8

    INV->Vmax = INV->Vas_ref;
 80047b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80047b2:	f8d3 21b0 	ldr.w	r2, [r3, #432]	@ 0x1b0
 80047b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80047b8:	f8c3 21bc 	str.w	r2, [r3, #444]	@ 0x1bc
    if (INV->Vmax < INV->Vbs_ref) INV->Vmax = INV->Vbs_ref;
 80047bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80047be:	ed93 7a6f 	vldr	s14, [r3, #444]	@ 0x1bc
 80047c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80047c4:	edd3 7a6d 	vldr	s15, [r3, #436]	@ 0x1b4
 80047c8:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80047cc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80047d0:	d505      	bpl.n	80047de <Vref_GenControl+0x1006>
 80047d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80047d4:	f8d3 21b4 	ldr.w	r2, [r3, #436]	@ 0x1b4
 80047d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80047da:	f8c3 21bc 	str.w	r2, [r3, #444]	@ 0x1bc
    if (INV->Vmax < INV->Vcs_ref) INV->Vmax = INV->Vcs_ref;
 80047de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80047e0:	ed93 7a6f 	vldr	s14, [r3, #444]	@ 0x1bc
 80047e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80047e6:	edd3 7a6e 	vldr	s15, [r3, #440]	@ 0x1b8
 80047ea:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80047ee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80047f2:	d505      	bpl.n	8004800 <Vref_GenControl+0x1028>
 80047f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80047f6:	f8d3 21b8 	ldr.w	r2, [r3, #440]	@ 0x1b8
 80047fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80047fc:	f8c3 21bc 	str.w	r2, [r3, #444]	@ 0x1bc

    INV->Vmin = INV->Vas_ref;
 8004800:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004802:	f8d3 21b0 	ldr.w	r2, [r3, #432]	@ 0x1b0
 8004806:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004808:	f8c3 21c0 	str.w	r2, [r3, #448]	@ 0x1c0
    if (INV->Vmin > INV->Vbs_ref) INV->Vmin = INV->Vbs_ref;
 800480c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800480e:	ed93 7a70 	vldr	s14, [r3, #448]	@ 0x1c0
 8004812:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004814:	edd3 7a6d 	vldr	s15, [r3, #436]	@ 0x1b4
 8004818:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800481c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004820:	dd05      	ble.n	800482e <Vref_GenControl+0x1056>
 8004822:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004824:	f8d3 21b4 	ldr.w	r2, [r3, #436]	@ 0x1b4
 8004828:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800482a:	f8c3 21c0 	str.w	r2, [r3, #448]	@ 0x1c0
    if (INV->Vmin > INV->Vcs_ref) INV->Vmin = INV->Vcs_ref;
 800482e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004830:	ed93 7a70 	vldr	s14, [r3, #448]	@ 0x1c0
 8004834:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004836:	edd3 7a6e 	vldr	s15, [r3, #440]	@ 0x1b8
 800483a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800483e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004842:	dd05      	ble.n	8004850 <Vref_GenControl+0x1078>
 8004844:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004846:	f8d3 21b8 	ldr.w	r2, [r3, #440]	@ 0x1b8
 800484a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800484c:	f8c3 21c0 	str.w	r2, [r3, #448]	@ 0x1c0

    INV->Voffset = -0.5f * (INV->Vmax + INV->Vmin);
 8004850:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004852:	ed93 7a6f 	vldr	s14, [r3, #444]	@ 0x1bc
 8004856:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004858:	edd3 7a70 	vldr	s15, [r3, #448]	@ 0x1c0
 800485c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004860:	eebe 7a00 	vmov.f32	s14, #224	@ 0xbf000000 -0.5
 8004864:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004868:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800486a:	edc3 7a71 	vstr	s15, [r3, #452]	@ 0x1c4

    INV->Van_ref = INV->Vas_ref + INV->Voffset;
 800486e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004870:	ed93 7a6c 	vldr	s14, [r3, #432]	@ 0x1b0
 8004874:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004876:	edd3 7a71 	vldr	s15, [r3, #452]	@ 0x1c4
 800487a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800487e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004880:	edc3 7a72 	vstr	s15, [r3, #456]	@ 0x1c8
    INV->Vbn_ref = INV->Vbs_ref + INV->Voffset;
 8004884:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004886:	ed93 7a6d 	vldr	s14, [r3, #436]	@ 0x1b4
 800488a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800488c:	edd3 7a71 	vldr	s15, [r3, #452]	@ 0x1c4
 8004890:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004894:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004896:	edc3 7a73 	vstr	s15, [r3, #460]	@ 0x1cc
    INV->Vcn_ref = INV->Vcs_ref + INV->Voffset;
 800489a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800489c:	ed93 7a6e 	vldr	s14, [r3, #440]	@ 0x1b8
 80048a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80048a2:	edd3 7a71 	vldr	s15, [r3, #452]	@ 0x1c4
 80048a6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80048aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80048ac:	edc3 7a74 	vstr	s15, [r3, #464]	@ 0x1d0

    INV->Van_ref = LIMIT(INV->Vas_ref + INV->Voffset, -0.5f*INV->Vdc, 0.5f*INV->Vdc);
 80048b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80048b2:	ed93 7a6c 	vldr	s14, [r3, #432]	@ 0x1b0
 80048b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80048b8:	edd3 7a71 	vldr	s15, [r3, #452]	@ 0x1c4
 80048bc:	ee37 7a27 	vadd.f32	s14, s14, s15
 80048c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80048c2:	edd3 7a12 	vldr	s15, [r3, #72]	@ 0x48
 80048c6:	eef6 6a00 	vmov.f32	s13, #96	@ 0x3f000000  0.5
 80048ca:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80048ce:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80048d2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80048d6:	dd11      	ble.n	80048fc <Vref_GenControl+0x1124>
 80048d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80048da:	edd3 7a12 	vldr	s15, [r3, #72]	@ 0x48
 80048de:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 80048e2:	ee67 7a87 	vmul.f32	s15, s15, s14
 80048e6:	e02d      	b.n	8004944 <Vref_GenControl+0x116c>
 80048e8:	3ff00000 	.word	0x3ff00000
 80048ec:	3f13cd3a 	.word	0x3f13cd3a
 80048f0:	3f5db3d7 	.word	0x3f5db3d7
 80048f4:	60000000 	.word	0x60000000
 80048f8:	3fc55555 	.word	0x3fc55555
 80048fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80048fe:	ed93 7a6c 	vldr	s14, [r3, #432]	@ 0x1b0
 8004902:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004904:	edd3 7a71 	vldr	s15, [r3, #452]	@ 0x1c4
 8004908:	ee37 7a27 	vadd.f32	s14, s14, s15
 800490c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800490e:	edd3 7a12 	vldr	s15, [r3, #72]	@ 0x48
 8004912:	eefe 6a00 	vmov.f32	s13, #224	@ 0xbf000000 -0.5
 8004916:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800491a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800491e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004922:	d507      	bpl.n	8004934 <Vref_GenControl+0x115c>
 8004924:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004926:	edd3 7a12 	vldr	s15, [r3, #72]	@ 0x48
 800492a:	eebe 7a00 	vmov.f32	s14, #224	@ 0xbf000000 -0.5
 800492e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004932:	e007      	b.n	8004944 <Vref_GenControl+0x116c>
 8004934:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004936:	ed93 7a6c 	vldr	s14, [r3, #432]	@ 0x1b0
 800493a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800493c:	edd3 7a71 	vldr	s15, [r3, #452]	@ 0x1c4
 8004940:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004944:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004946:	edc3 7a72 	vstr	s15, [r3, #456]	@ 0x1c8
    INV->Vbn_ref = LIMIT(INV->Vbs_ref + INV->Voffset, -0.5f*INV->Vdc, 0.5f*INV->Vdc);
 800494a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800494c:	ed93 7a6d 	vldr	s14, [r3, #436]	@ 0x1b4
 8004950:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004952:	edd3 7a71 	vldr	s15, [r3, #452]	@ 0x1c4
 8004956:	ee37 7a27 	vadd.f32	s14, s14, s15
 800495a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800495c:	edd3 7a12 	vldr	s15, [r3, #72]	@ 0x48
 8004960:	eef6 6a00 	vmov.f32	s13, #96	@ 0x3f000000  0.5
 8004964:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8004968:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800496c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004970:	dd07      	ble.n	8004982 <Vref_GenControl+0x11aa>
 8004972:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004974:	edd3 7a12 	vldr	s15, [r3, #72]	@ 0x48
 8004978:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 800497c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004980:	e023      	b.n	80049ca <Vref_GenControl+0x11f2>
 8004982:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004984:	ed93 7a6d 	vldr	s14, [r3, #436]	@ 0x1b4
 8004988:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800498a:	edd3 7a71 	vldr	s15, [r3, #452]	@ 0x1c4
 800498e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8004992:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004994:	edd3 7a12 	vldr	s15, [r3, #72]	@ 0x48
 8004998:	eefe 6a00 	vmov.f32	s13, #224	@ 0xbf000000 -0.5
 800499c:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80049a0:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80049a4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80049a8:	d507      	bpl.n	80049ba <Vref_GenControl+0x11e2>
 80049aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80049ac:	edd3 7a12 	vldr	s15, [r3, #72]	@ 0x48
 80049b0:	eebe 7a00 	vmov.f32	s14, #224	@ 0xbf000000 -0.5
 80049b4:	ee67 7a87 	vmul.f32	s15, s15, s14
 80049b8:	e007      	b.n	80049ca <Vref_GenControl+0x11f2>
 80049ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80049bc:	ed93 7a6d 	vldr	s14, [r3, #436]	@ 0x1b4
 80049c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80049c2:	edd3 7a71 	vldr	s15, [r3, #452]	@ 0x1c4
 80049c6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80049ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80049cc:	edc3 7a73 	vstr	s15, [r3, #460]	@ 0x1cc
    INV->Vcn_ref = LIMIT(INV->Vcs_ref + INV->Voffset, -0.5f*INV->Vdc, 0.5f*INV->Vdc);
 80049d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80049d2:	ed93 7a6e 	vldr	s14, [r3, #440]	@ 0x1b8
 80049d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80049d8:	edd3 7a71 	vldr	s15, [r3, #452]	@ 0x1c4
 80049dc:	ee37 7a27 	vadd.f32	s14, s14, s15
 80049e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80049e2:	edd3 7a12 	vldr	s15, [r3, #72]	@ 0x48
 80049e6:	eef6 6a00 	vmov.f32	s13, #96	@ 0x3f000000  0.5
 80049ea:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80049ee:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80049f2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80049f6:	dd07      	ble.n	8004a08 <Vref_GenControl+0x1230>
 80049f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80049fa:	edd3 7a12 	vldr	s15, [r3, #72]	@ 0x48
 80049fe:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8004a02:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004a06:	e023      	b.n	8004a50 <Vref_GenControl+0x1278>
 8004a08:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a0a:	ed93 7a6e 	vldr	s14, [r3, #440]	@ 0x1b8
 8004a0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a10:	edd3 7a71 	vldr	s15, [r3, #452]	@ 0x1c4
 8004a14:	ee37 7a27 	vadd.f32	s14, s14, s15
 8004a18:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a1a:	edd3 7a12 	vldr	s15, [r3, #72]	@ 0x48
 8004a1e:	eefe 6a00 	vmov.f32	s13, #224	@ 0xbf000000 -0.5
 8004a22:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8004a26:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004a2a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004a2e:	d507      	bpl.n	8004a40 <Vref_GenControl+0x1268>
 8004a30:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a32:	edd3 7a12 	vldr	s15, [r3, #72]	@ 0x48
 8004a36:	eebe 7a00 	vmov.f32	s14, #224	@ 0xbf000000 -0.5
 8004a3a:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004a3e:	e007      	b.n	8004a50 <Vref_GenControl+0x1278>
 8004a40:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a42:	ed93 7a6e 	vldr	s14, [r3, #440]	@ 0x1b8
 8004a46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a48:	edd3 7a71 	vldr	s15, [r3, #452]	@ 0x1c4
 8004a4c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004a50:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a52:	edc3 7a74 	vstr	s15, [r3, #464]	@ 0x1d0

    Van = INV->Van_ref;
 8004a56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a58:	f8d3 31c8 	ldr.w	r3, [r3, #456]	@ 0x1c8
 8004a5c:	4a52      	ldr	r2, [pc, #328]	@ (8004ba8 <Vref_GenControl+0x13d0>)
 8004a5e:	6013      	str	r3, [r2, #0]
    Vbn = INV->Vbn_ref;
 8004a60:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a62:	f8d3 31cc 	ldr.w	r3, [r3, #460]	@ 0x1cc
 8004a66:	4a51      	ldr	r2, [pc, #324]	@ (8004bac <Vref_GenControl+0x13d4>)
 8004a68:	6013      	str	r3, [r2, #0]
    Vcn = INV->Vcn_ref;
 8004a6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a6c:	f8d3 31d0 	ldr.w	r3, [r3, #464]	@ 0x1d0
 8004a70:	4a4f      	ldr	r2, [pc, #316]	@ (8004bb0 <Vref_GenControl+0x13d8>)
 8004a72:	6013      	str	r3, [r2, #0]

    INV->Duty_A = (INV->Van_ref*INV->INV_Vdc + 0.5f);
 8004a74:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a76:	ed93 7a72 	vldr	s14, [r3, #456]	@ 0x1c8
 8004a7a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a7c:	edd3 7a14 	vldr	s15, [r3, #80]	@ 0x50
 8004a80:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004a84:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8004a88:	ee77 7a87 	vadd.f32	s15, s15, s14
 8004a8c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a8e:	edc3 7a75 	vstr	s15, [r3, #468]	@ 0x1d4
    INV->Duty_B = (INV->Vbn_ref*INV->INV_Vdc + 0.5f);
 8004a92:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a94:	ed93 7a73 	vldr	s14, [r3, #460]	@ 0x1cc
 8004a98:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a9a:	edd3 7a14 	vldr	s15, [r3, #80]	@ 0x50
 8004a9e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004aa2:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8004aa6:	ee77 7a87 	vadd.f32	s15, s15, s14
 8004aaa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004aac:	edc3 7a76 	vstr	s15, [r3, #472]	@ 0x1d8
    INV->Duty_C = (INV->Vcn_ref*INV->INV_Vdc + 0.5f);
 8004ab0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ab2:	ed93 7a74 	vldr	s14, [r3, #464]	@ 0x1d0
 8004ab6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ab8:	edd3 7a14 	vldr	s15, [r3, #80]	@ 0x50
 8004abc:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004ac0:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8004ac4:	ee77 7a87 	vadd.f32	s15, s15, s14
 8004ac8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004aca:	edc3 7a77 	vstr	s15, [r3, #476]	@ 0x1dc

    INV->Duty_A = LIMIT(INV->Duty_A, 0.f, 1.f);
 8004ace:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ad0:	edd3 7a75 	vldr	s15, [r3, #468]	@ 0x1d4
 8004ad4:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8004ad8:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004adc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004ae0:	dd02      	ble.n	8004ae8 <Vref_GenControl+0x1310>
 8004ae2:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 8004ae6:	e00d      	b.n	8004b04 <Vref_GenControl+0x132c>
 8004ae8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004aea:	edd3 7a75 	vldr	s15, [r3, #468]	@ 0x1d4
 8004aee:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8004af2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004af6:	d502      	bpl.n	8004afe <Vref_GenControl+0x1326>
 8004af8:	f04f 0300 	mov.w	r3, #0
 8004afc:	e002      	b.n	8004b04 <Vref_GenControl+0x132c>
 8004afe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b00:	f8d3 31d4 	ldr.w	r3, [r3, #468]	@ 0x1d4
 8004b04:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004b06:	f8c2 31d4 	str.w	r3, [r2, #468]	@ 0x1d4
    INV->Duty_B = LIMIT(INV->Duty_B, 0.f, 1.f);
 8004b0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b0c:	edd3 7a76 	vldr	s15, [r3, #472]	@ 0x1d8
 8004b10:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8004b14:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004b18:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004b1c:	dd02      	ble.n	8004b24 <Vref_GenControl+0x134c>
 8004b1e:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 8004b22:	e00d      	b.n	8004b40 <Vref_GenControl+0x1368>
 8004b24:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b26:	edd3 7a76 	vldr	s15, [r3, #472]	@ 0x1d8
 8004b2a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8004b2e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004b32:	d502      	bpl.n	8004b3a <Vref_GenControl+0x1362>
 8004b34:	f04f 0300 	mov.w	r3, #0
 8004b38:	e002      	b.n	8004b40 <Vref_GenControl+0x1368>
 8004b3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b3c:	f8d3 31d8 	ldr.w	r3, [r3, #472]	@ 0x1d8
 8004b40:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004b42:	f8c2 31d8 	str.w	r3, [r2, #472]	@ 0x1d8
    INV->Duty_C = LIMIT(INV->Duty_C, 0.f, 1.f);
 8004b46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b48:	edd3 7a77 	vldr	s15, [r3, #476]	@ 0x1dc
 8004b4c:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8004b50:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004b54:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004b58:	dd02      	ble.n	8004b60 <Vref_GenControl+0x1388>
 8004b5a:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 8004b5e:	e00d      	b.n	8004b7c <Vref_GenControl+0x13a4>
 8004b60:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b62:	edd3 7a77 	vldr	s15, [r3, #476]	@ 0x1dc
 8004b66:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8004b6a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004b6e:	d502      	bpl.n	8004b76 <Vref_GenControl+0x139e>
 8004b70:	f04f 0300 	mov.w	r3, #0
 8004b74:	e002      	b.n	8004b7c <Vref_GenControl+0x13a4>
 8004b76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b78:	f8d3 31dc 	ldr.w	r3, [r3, #476]	@ 0x1dc
 8004b7c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004b7e:	f8c2 31dc 	str.w	r3, [r2, #476]	@ 0x1dc

	PwmSwOn();
 8004b82:	f001 ff87 	bl	8006a94 <PwmSwOn>
	PwmDutyUpt();
 8004b86:	f001 ffdb 	bl	8006b40 <PwmDutyUpt>

	if (!FLAG.FAULT) PWM_BUF_ON;
 8004b8a:	4b0a      	ldr	r3, [pc, #40]	@ (8004bb4 <Vref_GenControl+0x13dc>)
 8004b8c:	885b      	ldrh	r3, [r3, #2]
 8004b8e:	2b00      	cmp	r3, #0
 8004b90:	d105      	bne.n	8004b9e <Vref_GenControl+0x13c6>
 8004b92:	2200      	movs	r2, #0
 8004b94:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8004b98:	4807      	ldr	r0, [pc, #28]	@ (8004bb8 <Vref_GenControl+0x13e0>)
 8004b9a:	f005 fd73 	bl	800a684 <HAL_GPIO_WritePin>

}
 8004b9e:	bf00      	nop
 8004ba0:	3728      	adds	r7, #40	@ 0x28
 8004ba2:	46bd      	mov	sp, r7
 8004ba4:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004ba8:	20003574 	.word	0x20003574
 8004bac:	20003578 	.word	0x20003578
 8004bb0:	2000357c 	.word	0x2000357c
 8004bb4:	20002ff4 	.word	0x20002ff4
 8004bb8:	48000800 	.word	0x48000800
 8004bbc:	00000000 	.word	0x00000000

08004bc0 <VoltageOpenLoopControl>:
void VoltageOpenLoopControl(struct INVERTER *INV) {
 8004bc0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004bc4:	b08a      	sub	sp, #40	@ 0x28
 8004bc6:	af00      	add	r7, sp, #0
 8004bc8:	6278      	str	r0, [r7, #36]	@ 0x24

    INV->Vdsr_ref_unsat = INV->Vdsr_ref_OLC;
 8004bca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004bcc:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 8004bd0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004bd2:	f8c3 2178 	str.w	r2, [r3, #376]	@ 0x178
    INV->Vqsr_ref_unsat = INV->Vqsr_ref_OLC;
 8004bd6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004bd8:	f8d3 2218 	ldr.w	r2, [r3, #536]	@ 0x218
 8004bdc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004bde:	f8c3 217c 	str.w	r2, [r3, #380]	@ 0x17c

    INV->Thetar_OLC = BOUND_PI(INV->Thetar_OLC + INV->Wrpm_ref_OLC*RPM2RM*INV->PP*Tsamp);
 8004be2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004be4:	ed93 7a87 	vldr	s14, [r3, #540]	@ 0x21c
 8004be8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004bea:	edd3 7a89 	vldr	s15, [r3, #548]	@ 0x224
 8004bee:	eddf 6a83 	vldr	s13, [pc, #524]	@ 8004dfc <VoltageOpenLoopControl+0x23c>
 8004bf2:	ee67 6aa6 	vmul.f32	s13, s15, s13
 8004bf6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004bf8:	edd3 7a06 	vldr	s15, [r3, #24]
 8004bfc:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8004c00:	eddf 6a72 	vldr	s13, [pc, #456]	@ 8004dcc <VoltageOpenLoopControl+0x20c>
 8004c04:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8004c08:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004c0c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8004c10:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004c14:	dd3c      	ble.n	8004c90 <VoltageOpenLoopControl+0xd0>
 8004c16:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c18:	ed93 7a87 	vldr	s14, [r3, #540]	@ 0x21c
 8004c1c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c1e:	edd3 7a89 	vldr	s15, [r3, #548]	@ 0x224
 8004c22:	eddf 6a76 	vldr	s13, [pc, #472]	@ 8004dfc <VoltageOpenLoopControl+0x23c>
 8004c26:	ee67 6aa6 	vmul.f32	s13, s15, s13
 8004c2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c2c:	edd3 7a06 	vldr	s15, [r3, #24]
 8004c30:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8004c34:	eddf 6a65 	vldr	s13, [pc, #404]	@ 8004dcc <VoltageOpenLoopControl+0x20c>
 8004c38:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8004c3c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8004c40:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c42:	edd3 6a87 	vldr	s13, [r3, #540]	@ 0x21c
 8004c46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c48:	edd3 7a89 	vldr	s15, [r3, #548]	@ 0x224
 8004c4c:	ed9f 6a6b 	vldr	s12, [pc, #428]	@ 8004dfc <VoltageOpenLoopControl+0x23c>
 8004c50:	ee27 6a86 	vmul.f32	s12, s15, s12
 8004c54:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c56:	edd3 7a06 	vldr	s15, [r3, #24]
 8004c5a:	ee66 7a27 	vmul.f32	s15, s12, s15
 8004c5e:	ed9f 6a5b 	vldr	s12, [pc, #364]	@ 8004dcc <VoltageOpenLoopControl+0x20c>
 8004c62:	ee67 7a86 	vmul.f32	s15, s15, s12
 8004c66:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004c6a:	eddf 6a59 	vldr	s13, [pc, #356]	@ 8004dd0 <VoltageOpenLoopControl+0x210>
 8004c6e:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8004c72:	eef6 6a00 	vmov.f32	s13, #96	@ 0x3f000000  0.5
 8004c76:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004c7a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8004c7e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004c82:	eddf 6a54 	vldr	s13, [pc, #336]	@ 8004dd4 <VoltageOpenLoopControl+0x214>
 8004c86:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8004c8a:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004c8e:	e03b      	b.n	8004d08 <VoltageOpenLoopControl+0x148>
 8004c90:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c92:	ed93 7a87 	vldr	s14, [r3, #540]	@ 0x21c
 8004c96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c98:	edd3 7a89 	vldr	s15, [r3, #548]	@ 0x224
 8004c9c:	eddf 6a57 	vldr	s13, [pc, #348]	@ 8004dfc <VoltageOpenLoopControl+0x23c>
 8004ca0:	ee67 6aa6 	vmul.f32	s13, s15, s13
 8004ca4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ca6:	edd3 7a06 	vldr	s15, [r3, #24]
 8004caa:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8004cae:	eddf 6a47 	vldr	s13, [pc, #284]	@ 8004dcc <VoltageOpenLoopControl+0x20c>
 8004cb2:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8004cb6:	ee37 7a27 	vadd.f32	s14, s14, s15
 8004cba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004cbc:	edd3 6a87 	vldr	s13, [r3, #540]	@ 0x21c
 8004cc0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004cc2:	edd3 7a89 	vldr	s15, [r3, #548]	@ 0x224
 8004cc6:	ed9f 6a4d 	vldr	s12, [pc, #308]	@ 8004dfc <VoltageOpenLoopControl+0x23c>
 8004cca:	ee27 6a86 	vmul.f32	s12, s15, s12
 8004cce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004cd0:	edd3 7a06 	vldr	s15, [r3, #24]
 8004cd4:	ee66 7a27 	vmul.f32	s15, s12, s15
 8004cd8:	ed9f 6a3c 	vldr	s12, [pc, #240]	@ 8004dcc <VoltageOpenLoopControl+0x20c>
 8004cdc:	ee67 7a86 	vmul.f32	s15, s15, s12
 8004ce0:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004ce4:	eddf 6a3a 	vldr	s13, [pc, #232]	@ 8004dd0 <VoltageOpenLoopControl+0x210>
 8004ce8:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8004cec:	eef6 6a00 	vmov.f32	s13, #96	@ 0x3f000000  0.5
 8004cf0:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8004cf4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8004cf8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004cfc:	eddf 6a35 	vldr	s13, [pc, #212]	@ 8004dd4 <VoltageOpenLoopControl+0x214>
 8004d00:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8004d04:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004d08:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d0a:	edc3 7a87 	vstr	s15, [r3, #540]	@ 0x21c

    INV->Thetar = INV->Thetar_OLC;
 8004d0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d10:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 8004d14:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d16:	f8c3 21e0 	str.w	r2, [r3, #480]	@ 0x1e0

    INV->Idss = (2.f * INV->Ia - INV->Ib - INV->Ic) * INV_3;
 8004d1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d1c:	edd3 7a16 	vldr	s15, [r3, #88]	@ 0x58
 8004d20:	ee37 7aa7 	vadd.f32	s14, s15, s15
 8004d24:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d26:	edd3 7a17 	vldr	s15, [r3, #92]	@ 0x5c
 8004d2a:	ee37 7a67 	vsub.f32	s14, s14, s15
 8004d2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d30:	edd3 7a18 	vldr	s15, [r3, #96]	@ 0x60
 8004d34:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004d38:	ed9f 7a27 	vldr	s14, [pc, #156]	@ 8004dd8 <VoltageOpenLoopControl+0x218>
 8004d3c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004d40:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d42:	edc3 7a54 	vstr	s15, [r3, #336]	@ 0x150
    INV->Iqss = (INV->Ib - INV->Ic) * INV_SQRT3;
 8004d46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d48:	ed93 7a17 	vldr	s14, [r3, #92]	@ 0x5c
 8004d4c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d4e:	edd3 7a18 	vldr	s15, [r3, #96]	@ 0x60
 8004d52:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004d56:	ed9f 7a21 	vldr	s14, [pc, #132]	@ 8004ddc <VoltageOpenLoopControl+0x21c>
 8004d5a:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004d5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d60:	edc3 7a55 	vstr	s15, [r3, #340]	@ 0x154

    Vdss_ref_set = (2.f * Van - Vbn - Vcn) * INV_3;
 8004d64:	4b1e      	ldr	r3, [pc, #120]	@ (8004de0 <VoltageOpenLoopControl+0x220>)
 8004d66:	edd3 7a00 	vldr	s15, [r3]
 8004d6a:	ee37 7aa7 	vadd.f32	s14, s15, s15
 8004d6e:	4b1d      	ldr	r3, [pc, #116]	@ (8004de4 <VoltageOpenLoopControl+0x224>)
 8004d70:	edd3 7a00 	vldr	s15, [r3]
 8004d74:	ee37 7a67 	vsub.f32	s14, s14, s15
 8004d78:	4b1b      	ldr	r3, [pc, #108]	@ (8004de8 <VoltageOpenLoopControl+0x228>)
 8004d7a:	edd3 7a00 	vldr	s15, [r3]
 8004d7e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004d82:	ed9f 7a15 	vldr	s14, [pc, #84]	@ 8004dd8 <VoltageOpenLoopControl+0x218>
 8004d86:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004d8a:	4b18      	ldr	r3, [pc, #96]	@ (8004dec <VoltageOpenLoopControl+0x22c>)
 8004d8c:	edc3 7a00 	vstr	s15, [r3]
    Vqss_ref_set = INV_SQRT3 * (Vbn - Vcn);
 8004d90:	4b14      	ldr	r3, [pc, #80]	@ (8004de4 <VoltageOpenLoopControl+0x224>)
 8004d92:	ed93 7a00 	vldr	s14, [r3]
 8004d96:	4b14      	ldr	r3, [pc, #80]	@ (8004de8 <VoltageOpenLoopControl+0x228>)
 8004d98:	edd3 7a00 	vldr	s15, [r3]
 8004d9c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004da0:	ed9f 7a0e 	vldr	s14, [pc, #56]	@ 8004ddc <VoltageOpenLoopControl+0x21c>
 8004da4:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004da8:	4b11      	ldr	r3, [pc, #68]	@ (8004df0 <VoltageOpenLoopControl+0x230>)
 8004daa:	edc3 7a00 	vstr	s15, [r3]
//    	EXT_1.Wr_EXT_f = EXT_1.a_LPF * EXT_1.Wr_EXT + (1.f-EXT_1.a_LPF) * EXT_1.Wr_EXT_f;
//    	EXT_1.Wrm_EXT_f = EXT_1.Wr_EXT_f * INV->INV_PP;
//    	EXT_1.Wrpm_EXT_f = EXT_1.Wrm_EXT_f * RM2RPM;
//    }

    if (Theta_mode){
 8004dae:	4b11      	ldr	r3, [pc, #68]	@ (8004df4 <VoltageOpenLoopControl+0x234>)
 8004db0:	681b      	ldr	r3, [r3, #0]
 8004db2:	2b00      	cmp	r3, #0
 8004db4:	d024      	beq.n	8004e00 <VoltageOpenLoopControl+0x240>
    	INV->Thetar = EXT_1.Thetar_EXT_old;
 8004db6:	4b10      	ldr	r3, [pc, #64]	@ (8004df8 <VoltageOpenLoopControl+0x238>)
 8004db8:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004dba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004dbc:	f8c3 21e0 	str.w	r2, [r3, #480]	@ 0x1e0
    	INV->Wr = EXT_1.Wr_EXT_f;
 8004dc0:	4b0d      	ldr	r3, [pc, #52]	@ (8004df8 <VoltageOpenLoopControl+0x238>)
 8004dc2:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8004dc4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004dc6:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
 8004dca:	e02e      	b.n	8004e2a <VoltageOpenLoopControl+0x26a>
 8004dcc:	38d1b717 	.word	0x38d1b717
 8004dd0:	3e22f983 	.word	0x3e22f983
 8004dd4:	40c90fdb 	.word	0x40c90fdb
 8004dd8:	3eaaaaab 	.word	0x3eaaaaab
 8004ddc:	3f13cd3a 	.word	0x3f13cd3a
 8004de0:	20003574 	.word	0x20003574
 8004de4:	20003578 	.word	0x20003578
 8004de8:	2000357c 	.word	0x2000357c
 8004dec:	20003580 	.word	0x20003580
 8004df0:	20003584 	.word	0x20003584
 8004df4:	20003570 	.word	0x20003570
 8004df8:	200033cc 	.word	0x200033cc
 8004dfc:	3dd67750 	.word	0x3dd67750
    }

    else {
    	INV->Thetar = INV->Thetar_OLC;
 8004e00:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e02:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 8004e06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e08:	f8c3 21e0 	str.w	r2, [r3, #480]	@ 0x1e0
    	INV->Wr = INV->Wrpm_ref_OLC *RPM2RM * INV->PP;
 8004e0c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e0e:	edd3 7a89 	vldr	s15, [r3, #548]	@ 0x224
 8004e12:	ed1f 7a06 	vldr	s14, [pc, #-24]	@ 8004dfc <VoltageOpenLoopControl+0x23c>
 8004e16:	ee27 7a87 	vmul.f32	s14, s15, s14
 8004e1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e1c:	edd3 7a06 	vldr	s15, [r3, #24]
 8004e20:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004e24:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e26:	edc3 7a29 	vstr	s15, [r3, #164]	@ 0xa4
//    INV->Thetar = INV->Thetar_OLC;

#if ANGLE_COMPENSATION == ON
    INV->Thetar_adv = BOUND_PI(INV->Thetar + 1.5*INV->Wr*Tsamp);
#else
    INV->Thetar_adv = INV->Thetar;
 8004e2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e2c:	f8d3 21e0 	ldr.w	r2, [r3, #480]	@ 0x1e0
 8004e30:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e32:	f8c3 21e4 	str.w	r2, [r3, #484]	@ 0x1e4
#endif

    INV->Thetar_adv = BOUND_PI(INV->Thetar + 1.5*INV->Wr*Tsamp);
 8004e36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e38:	f8d3 31e0 	ldr.w	r3, [r3, #480]	@ 0x1e0
 8004e3c:	4618      	mov	r0, r3
 8004e3e:	f7fb fb4f 	bl	80004e0 <__aeabi_f2d>
 8004e42:	4604      	mov	r4, r0
 8004e44:	460d      	mov	r5, r1
 8004e46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e48:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8004e4c:	4618      	mov	r0, r3
 8004e4e:	f7fb fb47 	bl	80004e0 <__aeabi_f2d>
 8004e52:	f04f 0200 	mov.w	r2, #0
 8004e56:	4b4e      	ldr	r3, [pc, #312]	@ (8004f90 <VoltageOpenLoopControl+0x3d0>)
 8004e58:	f7fb fb9a 	bl	8000590 <__aeabi_dmul>
 8004e5c:	4602      	mov	r2, r0
 8004e5e:	460b      	mov	r3, r1
 8004e60:	4610      	mov	r0, r2
 8004e62:	4619      	mov	r1, r3
 8004e64:	a346      	add	r3, pc, #280	@ (adr r3, 8004f80 <VoltageOpenLoopControl+0x3c0>)
 8004e66:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004e6a:	f7fb fb91 	bl	8000590 <__aeabi_dmul>
 8004e6e:	4602      	mov	r2, r0
 8004e70:	460b      	mov	r3, r1
 8004e72:	4620      	mov	r0, r4
 8004e74:	4629      	mov	r1, r5
 8004e76:	f7fb f9d5 	bl	8000224 <__adddf3>
 8004e7a:	4602      	mov	r2, r0
 8004e7c:	460b      	mov	r3, r1
 8004e7e:	4610      	mov	r0, r2
 8004e80:	4619      	mov	r1, r3
 8004e82:	f04f 0200 	mov.w	r2, #0
 8004e86:	f04f 0300 	mov.w	r3, #0
 8004e8a:	f7fb fe11 	bl	8000ab0 <__aeabi_dcmpgt>
 8004e8e:	4603      	mov	r3, r0
 8004e90:	2b00      	cmp	r3, #0
 8004e92:	f000 8083 	beq.w	8004f9c <VoltageOpenLoopControl+0x3dc>
 8004e96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e98:	f8d3 31e0 	ldr.w	r3, [r3, #480]	@ 0x1e0
 8004e9c:	4618      	mov	r0, r3
 8004e9e:	f7fb fb1f 	bl	80004e0 <__aeabi_f2d>
 8004ea2:	4604      	mov	r4, r0
 8004ea4:	460d      	mov	r5, r1
 8004ea6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ea8:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8004eac:	4618      	mov	r0, r3
 8004eae:	f7fb fb17 	bl	80004e0 <__aeabi_f2d>
 8004eb2:	f04f 0200 	mov.w	r2, #0
 8004eb6:	4b36      	ldr	r3, [pc, #216]	@ (8004f90 <VoltageOpenLoopControl+0x3d0>)
 8004eb8:	f7fb fb6a 	bl	8000590 <__aeabi_dmul>
 8004ebc:	4602      	mov	r2, r0
 8004ebe:	460b      	mov	r3, r1
 8004ec0:	4610      	mov	r0, r2
 8004ec2:	4619      	mov	r1, r3
 8004ec4:	a32e      	add	r3, pc, #184	@ (adr r3, 8004f80 <VoltageOpenLoopControl+0x3c0>)
 8004ec6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004eca:	f7fb fb61 	bl	8000590 <__aeabi_dmul>
 8004ece:	4602      	mov	r2, r0
 8004ed0:	460b      	mov	r3, r1
 8004ed2:	4620      	mov	r0, r4
 8004ed4:	4629      	mov	r1, r5
 8004ed6:	f7fb f9a5 	bl	8000224 <__adddf3>
 8004eda:	4602      	mov	r2, r0
 8004edc:	460b      	mov	r3, r1
 8004ede:	4690      	mov	r8, r2
 8004ee0:	4699      	mov	r9, r3
 8004ee2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ee4:	f8d3 31e0 	ldr.w	r3, [r3, #480]	@ 0x1e0
 8004ee8:	4618      	mov	r0, r3
 8004eea:	f7fb faf9 	bl	80004e0 <__aeabi_f2d>
 8004eee:	4604      	mov	r4, r0
 8004ef0:	460d      	mov	r5, r1
 8004ef2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ef4:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8004ef8:	4618      	mov	r0, r3
 8004efa:	f7fb faf1 	bl	80004e0 <__aeabi_f2d>
 8004efe:	f04f 0200 	mov.w	r2, #0
 8004f02:	4b23      	ldr	r3, [pc, #140]	@ (8004f90 <VoltageOpenLoopControl+0x3d0>)
 8004f04:	f7fb fb44 	bl	8000590 <__aeabi_dmul>
 8004f08:	4602      	mov	r2, r0
 8004f0a:	460b      	mov	r3, r1
 8004f0c:	4610      	mov	r0, r2
 8004f0e:	4619      	mov	r1, r3
 8004f10:	a31b      	add	r3, pc, #108	@ (adr r3, 8004f80 <VoltageOpenLoopControl+0x3c0>)
 8004f12:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004f16:	f7fb fb3b 	bl	8000590 <__aeabi_dmul>
 8004f1a:	4602      	mov	r2, r0
 8004f1c:	460b      	mov	r3, r1
 8004f1e:	4620      	mov	r0, r4
 8004f20:	4629      	mov	r1, r5
 8004f22:	f7fb f97f 	bl	8000224 <__adddf3>
 8004f26:	4602      	mov	r2, r0
 8004f28:	460b      	mov	r3, r1
 8004f2a:	4610      	mov	r0, r2
 8004f2c:	4619      	mov	r1, r3
 8004f2e:	a316      	add	r3, pc, #88	@ (adr r3, 8004f88 <VoltageOpenLoopControl+0x3c8>)
 8004f30:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004f34:	f7fb fb2c 	bl	8000590 <__aeabi_dmul>
 8004f38:	4602      	mov	r2, r0
 8004f3a:	460b      	mov	r3, r1
 8004f3c:	4610      	mov	r0, r2
 8004f3e:	4619      	mov	r1, r3
 8004f40:	f04f 0200 	mov.w	r2, #0
 8004f44:	4b13      	ldr	r3, [pc, #76]	@ (8004f94 <VoltageOpenLoopControl+0x3d4>)
 8004f46:	f7fb f96d 	bl	8000224 <__adddf3>
 8004f4a:	4602      	mov	r2, r0
 8004f4c:	460b      	mov	r3, r1
 8004f4e:	4610      	mov	r0, r2
 8004f50:	4619      	mov	r1, r3
 8004f52:	f7fb fdb7 	bl	8000ac4 <__aeabi_d2iz>
 8004f56:	ee07 0a90 	vmov	s15, r0
 8004f5a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004f5e:	ed9f 7a0e 	vldr	s14, [pc, #56]	@ 8004f98 <VoltageOpenLoopControl+0x3d8>
 8004f62:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004f66:	ee17 0a90 	vmov	r0, s15
 8004f6a:	f7fb fab9 	bl	80004e0 <__aeabi_f2d>
 8004f6e:	4602      	mov	r2, r0
 8004f70:	460b      	mov	r3, r1
 8004f72:	4640      	mov	r0, r8
 8004f74:	4649      	mov	r1, r9
 8004f76:	f7fb f953 	bl	8000220 <__aeabi_dsub>
 8004f7a:	4602      	mov	r2, r0
 8004f7c:	460b      	mov	r3, r1
 8004f7e:	e081      	b.n	8005084 <VoltageOpenLoopControl+0x4c4>
 8004f80:	e0000000 	.word	0xe0000000
 8004f84:	3f1a36e2 	.word	0x3f1a36e2
 8004f88:	60000000 	.word	0x60000000
 8004f8c:	3fc45f30 	.word	0x3fc45f30
 8004f90:	3ff80000 	.word	0x3ff80000
 8004f94:	3fe00000 	.word	0x3fe00000
 8004f98:	40c90fdb 	.word	0x40c90fdb
 8004f9c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f9e:	f8d3 31e0 	ldr.w	r3, [r3, #480]	@ 0x1e0
 8004fa2:	4618      	mov	r0, r3
 8004fa4:	f7fb fa9c 	bl	80004e0 <__aeabi_f2d>
 8004fa8:	4604      	mov	r4, r0
 8004faa:	460d      	mov	r5, r1
 8004fac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004fae:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8004fb2:	4618      	mov	r0, r3
 8004fb4:	f7fb fa94 	bl	80004e0 <__aeabi_f2d>
 8004fb8:	f04f 0200 	mov.w	r2, #0
 8004fbc:	4bda      	ldr	r3, [pc, #872]	@ (8005328 <VoltageOpenLoopControl+0x768>)
 8004fbe:	f7fb fae7 	bl	8000590 <__aeabi_dmul>
 8004fc2:	4602      	mov	r2, r0
 8004fc4:	460b      	mov	r3, r1
 8004fc6:	4610      	mov	r0, r2
 8004fc8:	4619      	mov	r1, r3
 8004fca:	a3c7      	add	r3, pc, #796	@ (adr r3, 80052e8 <VoltageOpenLoopControl+0x728>)
 8004fcc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004fd0:	f7fb fade 	bl	8000590 <__aeabi_dmul>
 8004fd4:	4602      	mov	r2, r0
 8004fd6:	460b      	mov	r3, r1
 8004fd8:	4620      	mov	r0, r4
 8004fda:	4629      	mov	r1, r5
 8004fdc:	f7fb f922 	bl	8000224 <__adddf3>
 8004fe0:	4602      	mov	r2, r0
 8004fe2:	460b      	mov	r3, r1
 8004fe4:	4690      	mov	r8, r2
 8004fe6:	4699      	mov	r9, r3
 8004fe8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004fea:	f8d3 31e0 	ldr.w	r3, [r3, #480]	@ 0x1e0
 8004fee:	4618      	mov	r0, r3
 8004ff0:	f7fb fa76 	bl	80004e0 <__aeabi_f2d>
 8004ff4:	4604      	mov	r4, r0
 8004ff6:	460d      	mov	r5, r1
 8004ff8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ffa:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8004ffe:	4618      	mov	r0, r3
 8005000:	f7fb fa6e 	bl	80004e0 <__aeabi_f2d>
 8005004:	f04f 0200 	mov.w	r2, #0
 8005008:	4bc7      	ldr	r3, [pc, #796]	@ (8005328 <VoltageOpenLoopControl+0x768>)
 800500a:	f7fb fac1 	bl	8000590 <__aeabi_dmul>
 800500e:	4602      	mov	r2, r0
 8005010:	460b      	mov	r3, r1
 8005012:	4610      	mov	r0, r2
 8005014:	4619      	mov	r1, r3
 8005016:	a3b4      	add	r3, pc, #720	@ (adr r3, 80052e8 <VoltageOpenLoopControl+0x728>)
 8005018:	e9d3 2300 	ldrd	r2, r3, [r3]
 800501c:	f7fb fab8 	bl	8000590 <__aeabi_dmul>
 8005020:	4602      	mov	r2, r0
 8005022:	460b      	mov	r3, r1
 8005024:	4620      	mov	r0, r4
 8005026:	4629      	mov	r1, r5
 8005028:	f7fb f8fc 	bl	8000224 <__adddf3>
 800502c:	4602      	mov	r2, r0
 800502e:	460b      	mov	r3, r1
 8005030:	4610      	mov	r0, r2
 8005032:	4619      	mov	r1, r3
 8005034:	a3ae      	add	r3, pc, #696	@ (adr r3, 80052f0 <VoltageOpenLoopControl+0x730>)
 8005036:	e9d3 2300 	ldrd	r2, r3, [r3]
 800503a:	f7fb faa9 	bl	8000590 <__aeabi_dmul>
 800503e:	4602      	mov	r2, r0
 8005040:	460b      	mov	r3, r1
 8005042:	4610      	mov	r0, r2
 8005044:	4619      	mov	r1, r3
 8005046:	f04f 0200 	mov.w	r2, #0
 800504a:	4bb8      	ldr	r3, [pc, #736]	@ (800532c <VoltageOpenLoopControl+0x76c>)
 800504c:	f7fb f8e8 	bl	8000220 <__aeabi_dsub>
 8005050:	4602      	mov	r2, r0
 8005052:	460b      	mov	r3, r1
 8005054:	4610      	mov	r0, r2
 8005056:	4619      	mov	r1, r3
 8005058:	f7fb fd34 	bl	8000ac4 <__aeabi_d2iz>
 800505c:	ee07 0a90 	vmov	s15, r0
 8005060:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005064:	ed9f 7ab2 	vldr	s14, [pc, #712]	@ 8005330 <VoltageOpenLoopControl+0x770>
 8005068:	ee67 7a87 	vmul.f32	s15, s15, s14
 800506c:	ee17 0a90 	vmov	r0, s15
 8005070:	f7fb fa36 	bl	80004e0 <__aeabi_f2d>
 8005074:	4602      	mov	r2, r0
 8005076:	460b      	mov	r3, r1
 8005078:	4640      	mov	r0, r8
 800507a:	4649      	mov	r1, r9
 800507c:	f7fb f8d0 	bl	8000220 <__aeabi_dsub>
 8005080:	4602      	mov	r2, r0
 8005082:	460b      	mov	r3, r1
 8005084:	4610      	mov	r0, r2
 8005086:	4619      	mov	r1, r3
 8005088:	f7fb fd44 	bl	8000b14 <__aeabi_d2f>
 800508c:	4602      	mov	r2, r0
 800508e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005090:	f8c3 21e4 	str.w	r2, [r3, #484]	@ 0x1e4

    INV->cosThetar = COS(INV->Thetar * INV->Thetar);
 8005094:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005096:	ed93 7a78 	vldr	s14, [r3, #480]	@ 0x1e0
 800509a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800509c:	edd3 7a78 	vldr	s15, [r3, #480]	@ 0x1e0
 80050a0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80050a4:	ee17 0a90 	vmov	r0, s15
 80050a8:	f7fb fa1a 	bl	80004e0 <__aeabi_f2d>
 80050ac:	4682      	mov	sl, r0
 80050ae:	468b      	mov	fp, r1
 80050b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80050b2:	ed93 7a78 	vldr	s14, [r3, #480]	@ 0x1e0
 80050b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80050b8:	edd3 7a78 	vldr	s15, [r3, #480]	@ 0x1e0
 80050bc:	ee67 7a27 	vmul.f32	s15, s14, s15
 80050c0:	ee17 0a90 	vmov	r0, s15
 80050c4:	f7fb fa0c 	bl	80004e0 <__aeabi_f2d>
 80050c8:	e9c7 0106 	strd	r0, r1, [r7, #24]
 80050cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80050ce:	ed93 7a78 	vldr	s14, [r3, #480]	@ 0x1e0
 80050d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80050d4:	edd3 7a78 	vldr	s15, [r3, #480]	@ 0x1e0
 80050d8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80050dc:	ee17 0a90 	vmov	r0, s15
 80050e0:	f7fb f9fe 	bl	80004e0 <__aeabi_f2d>
 80050e4:	e9c7 0104 	strd	r0, r1, [r7, #16]
 80050e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80050ea:	ed93 7a78 	vldr	s14, [r3, #480]	@ 0x1e0
 80050ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80050f0:	edd3 7a78 	vldr	s15, [r3, #480]	@ 0x1e0
 80050f4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80050f8:	ee17 0a90 	vmov	r0, s15
 80050fc:	f7fb f9f0 	bl	80004e0 <__aeabi_f2d>
 8005100:	e9c7 0102 	strd	r0, r1, [r7, #8]
 8005104:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005106:	ed93 7a78 	vldr	s14, [r3, #480]	@ 0x1e0
 800510a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800510c:	edd3 7a78 	vldr	s15, [r3, #480]	@ 0x1e0
 8005110:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005114:	ee17 0a90 	vmov	r0, s15
 8005118:	f7fb f9e2 	bl	80004e0 <__aeabi_f2d>
 800511c:	4680      	mov	r8, r0
 800511e:	4689      	mov	r9, r1
 8005120:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005122:	ed93 7a78 	vldr	s14, [r3, #480]	@ 0x1e0
 8005126:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005128:	edd3 7a78 	vldr	s15, [r3, #480]	@ 0x1e0
 800512c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005130:	ee17 0a90 	vmov	r0, s15
 8005134:	f7fb f9d4 	bl	80004e0 <__aeabi_f2d>
 8005138:	4604      	mov	r4, r0
 800513a:	460d      	mov	r5, r1
 800513c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800513e:	ed93 7a78 	vldr	s14, [r3, #480]	@ 0x1e0
 8005142:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005144:	edd3 7a78 	vldr	s15, [r3, #480]	@ 0x1e0
 8005148:	ee67 7a27 	vmul.f32	s15, s14, s15
 800514c:	ee17 0a90 	vmov	r0, s15
 8005150:	f7fb f9c6 	bl	80004e0 <__aeabi_f2d>
 8005154:	a368      	add	r3, pc, #416	@ (adr r3, 80052f8 <VoltageOpenLoopControl+0x738>)
 8005156:	e9d3 2300 	ldrd	r2, r3, [r3]
 800515a:	f7fb fa19 	bl	8000590 <__aeabi_dmul>
 800515e:	4602      	mov	r2, r0
 8005160:	460b      	mov	r3, r1
 8005162:	a167      	add	r1, pc, #412	@ (adr r1, 8005300 <VoltageOpenLoopControl+0x740>)
 8005164:	e9d1 0100 	ldrd	r0, r1, [r1]
 8005168:	f7fb f85a 	bl	8000220 <__aeabi_dsub>
 800516c:	4602      	mov	r2, r0
 800516e:	460b      	mov	r3, r1
 8005170:	4620      	mov	r0, r4
 8005172:	4629      	mov	r1, r5
 8005174:	f7fb fa0c 	bl	8000590 <__aeabi_dmul>
 8005178:	4602      	mov	r2, r0
 800517a:	460b      	mov	r3, r1
 800517c:	a162      	add	r1, pc, #392	@ (adr r1, 8005308 <VoltageOpenLoopControl+0x748>)
 800517e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8005182:	f7fb f84d 	bl	8000220 <__aeabi_dsub>
 8005186:	4602      	mov	r2, r0
 8005188:	460b      	mov	r3, r1
 800518a:	4640      	mov	r0, r8
 800518c:	4649      	mov	r1, r9
 800518e:	f7fb f9ff 	bl	8000590 <__aeabi_dmul>
 8005192:	4602      	mov	r2, r0
 8005194:	460b      	mov	r3, r1
 8005196:	a15e      	add	r1, pc, #376	@ (adr r1, 8005310 <VoltageOpenLoopControl+0x750>)
 8005198:	e9d1 0100 	ldrd	r0, r1, [r1]
 800519c:	f7fb f840 	bl	8000220 <__aeabi_dsub>
 80051a0:	4602      	mov	r2, r0
 80051a2:	460b      	mov	r3, r1
 80051a4:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80051a8:	f7fb f9f2 	bl	8000590 <__aeabi_dmul>
 80051ac:	4602      	mov	r2, r0
 80051ae:	460b      	mov	r3, r1
 80051b0:	a159      	add	r1, pc, #356	@ (adr r1, 8005318 <VoltageOpenLoopControl+0x758>)
 80051b2:	e9d1 0100 	ldrd	r0, r1, [r1]
 80051b6:	f7fb f833 	bl	8000220 <__aeabi_dsub>
 80051ba:	4602      	mov	r2, r0
 80051bc:	460b      	mov	r3, r1
 80051be:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80051c2:	f7fb f9e5 	bl	8000590 <__aeabi_dmul>
 80051c6:	4602      	mov	r2, r0
 80051c8:	460b      	mov	r3, r1
 80051ca:	a155      	add	r1, pc, #340	@ (adr r1, 8005320 <VoltageOpenLoopControl+0x760>)
 80051cc:	e9d1 0100 	ldrd	r0, r1, [r1]
 80051d0:	f7fb f826 	bl	8000220 <__aeabi_dsub>
 80051d4:	4602      	mov	r2, r0
 80051d6:	460b      	mov	r3, r1
 80051d8:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 80051dc:	f7fb f9d8 	bl	8000590 <__aeabi_dmul>
 80051e0:	4602      	mov	r2, r0
 80051e2:	460b      	mov	r3, r1
 80051e4:	f04f 0000 	mov.w	r0, #0
 80051e8:	4950      	ldr	r1, [pc, #320]	@ (800532c <VoltageOpenLoopControl+0x76c>)
 80051ea:	f7fb f819 	bl	8000220 <__aeabi_dsub>
 80051ee:	4602      	mov	r2, r0
 80051f0:	460b      	mov	r3, r1
 80051f2:	4650      	mov	r0, sl
 80051f4:	4659      	mov	r1, fp
 80051f6:	f7fb f9cb 	bl	8000590 <__aeabi_dmul>
 80051fa:	4602      	mov	r2, r0
 80051fc:	460b      	mov	r3, r1
 80051fe:	f04f 0000 	mov.w	r0, #0
 8005202:	494c      	ldr	r1, [pc, #304]	@ (8005334 <VoltageOpenLoopControl+0x774>)
 8005204:	f7fb f80c 	bl	8000220 <__aeabi_dsub>
 8005208:	4602      	mov	r2, r0
 800520a:	460b      	mov	r3, r1
 800520c:	4610      	mov	r0, r2
 800520e:	4619      	mov	r1, r3
 8005210:	f7fb fc80 	bl	8000b14 <__aeabi_d2f>
 8005214:	4602      	mov	r2, r0
 8005216:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005218:	f8c3 21f0 	str.w	r2, [r3, #496]	@ 0x1f0
    INV->sinThetar = SIN(INV->Thetar, INV->Thetar * INV->Thetar);
 800521c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800521e:	f8d3 31e0 	ldr.w	r3, [r3, #480]	@ 0x1e0
 8005222:	4618      	mov	r0, r3
 8005224:	f7fb f95c 	bl	80004e0 <__aeabi_f2d>
 8005228:	e9c7 0106 	strd	r0, r1, [r7, #24]
 800522c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800522e:	ed93 7a78 	vldr	s14, [r3, #480]	@ 0x1e0
 8005232:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005234:	edd3 7a78 	vldr	s15, [r3, #480]	@ 0x1e0
 8005238:	ee67 7a27 	vmul.f32	s15, s14, s15
 800523c:	ee17 0a90 	vmov	r0, s15
 8005240:	f7fb f94e 	bl	80004e0 <__aeabi_f2d>
 8005244:	e9c7 0104 	strd	r0, r1, [r7, #16]
 8005248:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800524a:	ed93 7a78 	vldr	s14, [r3, #480]	@ 0x1e0
 800524e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005250:	edd3 7a78 	vldr	s15, [r3, #480]	@ 0x1e0
 8005254:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005258:	ee17 0a90 	vmov	r0, s15
 800525c:	f7fb f940 	bl	80004e0 <__aeabi_f2d>
 8005260:	e9c7 0102 	strd	r0, r1, [r7, #8]
 8005264:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005266:	ed93 7a78 	vldr	s14, [r3, #480]	@ 0x1e0
 800526a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800526c:	edd3 7a78 	vldr	s15, [r3, #480]	@ 0x1e0
 8005270:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005274:	ee17 0a90 	vmov	r0, s15
 8005278:	f7fb f932 	bl	80004e0 <__aeabi_f2d>
 800527c:	e9c7 0100 	strd	r0, r1, [r7]
 8005280:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005282:	ed93 7a78 	vldr	s14, [r3, #480]	@ 0x1e0
 8005286:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005288:	edd3 7a78 	vldr	s15, [r3, #480]	@ 0x1e0
 800528c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005290:	ee17 0a90 	vmov	r0, s15
 8005294:	f7fb f924 	bl	80004e0 <__aeabi_f2d>
 8005298:	4682      	mov	sl, r0
 800529a:	468b      	mov	fp, r1
 800529c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800529e:	ed93 7a78 	vldr	s14, [r3, #480]	@ 0x1e0
 80052a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80052a4:	edd3 7a78 	vldr	s15, [r3, #480]	@ 0x1e0
 80052a8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80052ac:	ee17 0a90 	vmov	r0, s15
 80052b0:	f7fb f916 	bl	80004e0 <__aeabi_f2d>
 80052b4:	4680      	mov	r8, r0
 80052b6:	4689      	mov	r9, r1
 80052b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80052ba:	ed93 7a78 	vldr	s14, [r3, #480]	@ 0x1e0
 80052be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80052c0:	edd3 7a78 	vldr	s15, [r3, #480]	@ 0x1e0
 80052c4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80052c8:	ee17 0a90 	vmov	r0, s15
 80052cc:	f7fb f908 	bl	80004e0 <__aeabi_f2d>
 80052d0:	4604      	mov	r4, r0
 80052d2:	460d      	mov	r5, r1
 80052d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80052d6:	ed93 7a78 	vldr	s14, [r3, #480]	@ 0x1e0
 80052da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80052dc:	edd3 7a78 	vldr	s15, [r3, #480]	@ 0x1e0
 80052e0:	e02a      	b.n	8005338 <VoltageOpenLoopControl+0x778>
 80052e2:	bf00      	nop
 80052e4:	f3af 8000 	nop.w
 80052e8:	e0000000 	.word	0xe0000000
 80052ec:	3f1a36e2 	.word	0x3f1a36e2
 80052f0:	60000000 	.word	0x60000000
 80052f4:	3fc45f30 	.word	0x3fc45f30
 80052f8:	c1f9f14c 	.word	0xc1f9f14c
 80052fc:	3da93974 	.word	0x3da93974
 8005300:	01e7b18c 	.word	0x01e7b18c
 8005304:	3e21eed9 	.word	0x3e21eed9
 8005308:	c9f6ef19 	.word	0xc9f6ef19
 800530c:	3e927e4f 	.word	0x3e927e4f
 8005310:	3403403b 	.word	0x3403403b
 8005314:	3efa01a0 	.word	0x3efa01a0
 8005318:	2d82d834 	.word	0x2d82d834
 800531c:	3f56c16c 	.word	0x3f56c16c
 8005320:	60000000 	.word	0x60000000
 8005324:	3fa55555 	.word	0x3fa55555
 8005328:	3ff80000 	.word	0x3ff80000
 800532c:	3fe00000 	.word	0x3fe00000
 8005330:	40c90fdb 	.word	0x40c90fdb
 8005334:	3ff00000 	.word	0x3ff00000
 8005338:	ee67 7a27 	vmul.f32	s15, s14, s15
 800533c:	ee17 0a90 	vmov	r0, s15
 8005340:	f7fb f8ce 	bl	80004e0 <__aeabi_f2d>
 8005344:	a3f8      	add	r3, pc, #992	@ (adr r3, 8005728 <VoltageOpenLoopControl+0xb68>)
 8005346:	e9d3 2300 	ldrd	r2, r3, [r3]
 800534a:	f7fb f921 	bl	8000590 <__aeabi_dmul>
 800534e:	4602      	mov	r2, r0
 8005350:	460b      	mov	r3, r1
 8005352:	a1f7      	add	r1, pc, #988	@ (adr r1, 8005730 <VoltageOpenLoopControl+0xb70>)
 8005354:	e9d1 0100 	ldrd	r0, r1, [r1]
 8005358:	f7fa ff62 	bl	8000220 <__aeabi_dsub>
 800535c:	4602      	mov	r2, r0
 800535e:	460b      	mov	r3, r1
 8005360:	4620      	mov	r0, r4
 8005362:	4629      	mov	r1, r5
 8005364:	f7fb f914 	bl	8000590 <__aeabi_dmul>
 8005368:	4602      	mov	r2, r0
 800536a:	460b      	mov	r3, r1
 800536c:	a1f2      	add	r1, pc, #968	@ (adr r1, 8005738 <VoltageOpenLoopControl+0xb78>)
 800536e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8005372:	f7fa ff55 	bl	8000220 <__aeabi_dsub>
 8005376:	4602      	mov	r2, r0
 8005378:	460b      	mov	r3, r1
 800537a:	4640      	mov	r0, r8
 800537c:	4649      	mov	r1, r9
 800537e:	f7fb f907 	bl	8000590 <__aeabi_dmul>
 8005382:	4602      	mov	r2, r0
 8005384:	460b      	mov	r3, r1
 8005386:	a1ee      	add	r1, pc, #952	@ (adr r1, 8005740 <VoltageOpenLoopControl+0xb80>)
 8005388:	e9d1 0100 	ldrd	r0, r1, [r1]
 800538c:	f7fa ff48 	bl	8000220 <__aeabi_dsub>
 8005390:	4602      	mov	r2, r0
 8005392:	460b      	mov	r3, r1
 8005394:	4650      	mov	r0, sl
 8005396:	4659      	mov	r1, fp
 8005398:	f7fb f8fa 	bl	8000590 <__aeabi_dmul>
 800539c:	4602      	mov	r2, r0
 800539e:	460b      	mov	r3, r1
 80053a0:	a1e9      	add	r1, pc, #932	@ (adr r1, 8005748 <VoltageOpenLoopControl+0xb88>)
 80053a2:	e9d1 0100 	ldrd	r0, r1, [r1]
 80053a6:	f7fa ff3b 	bl	8000220 <__aeabi_dsub>
 80053aa:	4602      	mov	r2, r0
 80053ac:	460b      	mov	r3, r1
 80053ae:	e9d7 0100 	ldrd	r0, r1, [r7]
 80053b2:	f7fb f8ed 	bl	8000590 <__aeabi_dmul>
 80053b6:	4602      	mov	r2, r0
 80053b8:	460b      	mov	r3, r1
 80053ba:	a1e5      	add	r1, pc, #916	@ (adr r1, 8005750 <VoltageOpenLoopControl+0xb90>)
 80053bc:	e9d1 0100 	ldrd	r0, r1, [r1]
 80053c0:	f7fa ff2e 	bl	8000220 <__aeabi_dsub>
 80053c4:	4602      	mov	r2, r0
 80053c6:	460b      	mov	r3, r1
 80053c8:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80053cc:	f7fb f8e0 	bl	8000590 <__aeabi_dmul>
 80053d0:	4602      	mov	r2, r0
 80053d2:	460b      	mov	r3, r1
 80053d4:	a1e2      	add	r1, pc, #904	@ (adr r1, 8005760 <VoltageOpenLoopControl+0xba0>)
 80053d6:	e9d1 0100 	ldrd	r0, r1, [r1]
 80053da:	f7fa ff21 	bl	8000220 <__aeabi_dsub>
 80053de:	4602      	mov	r2, r0
 80053e0:	460b      	mov	r3, r1
 80053e2:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80053e6:	f7fb f8d3 	bl	8000590 <__aeabi_dmul>
 80053ea:	4602      	mov	r2, r0
 80053ec:	460b      	mov	r3, r1
 80053ee:	f04f 0000 	mov.w	r0, #0
 80053f2:	49d9      	ldr	r1, [pc, #868]	@ (8005758 <VoltageOpenLoopControl+0xb98>)
 80053f4:	f7fa ff14 	bl	8000220 <__aeabi_dsub>
 80053f8:	4602      	mov	r2, r0
 80053fa:	460b      	mov	r3, r1
 80053fc:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8005400:	f7fb f8c6 	bl	8000590 <__aeabi_dmul>
 8005404:	4602      	mov	r2, r0
 8005406:	460b      	mov	r3, r1
 8005408:	4610      	mov	r0, r2
 800540a:	4619      	mov	r1, r3
 800540c:	f7fb fb82 	bl	8000b14 <__aeabi_d2f>
 8005410:	4602      	mov	r2, r0
 8005412:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005414:	f8c3 21f4 	str.w	r2, [r3, #500]	@ 0x1f4

    INV->cosThetar_adv = COS(INV->Thetar_adv * INV->Thetar_adv);
 8005418:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800541a:	ed93 7a79 	vldr	s14, [r3, #484]	@ 0x1e4
 800541e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005420:	edd3 7a79 	vldr	s15, [r3, #484]	@ 0x1e4
 8005424:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005428:	ee17 0a90 	vmov	r0, s15
 800542c:	f7fb f858 	bl	80004e0 <__aeabi_f2d>
 8005430:	4682      	mov	sl, r0
 8005432:	468b      	mov	fp, r1
 8005434:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005436:	ed93 7a79 	vldr	s14, [r3, #484]	@ 0x1e4
 800543a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800543c:	edd3 7a79 	vldr	s15, [r3, #484]	@ 0x1e4
 8005440:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005444:	ee17 0a90 	vmov	r0, s15
 8005448:	f7fb f84a 	bl	80004e0 <__aeabi_f2d>
 800544c:	e9c7 0106 	strd	r0, r1, [r7, #24]
 8005450:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005452:	ed93 7a79 	vldr	s14, [r3, #484]	@ 0x1e4
 8005456:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005458:	edd3 7a79 	vldr	s15, [r3, #484]	@ 0x1e4
 800545c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005460:	ee17 0a90 	vmov	r0, s15
 8005464:	f7fb f83c 	bl	80004e0 <__aeabi_f2d>
 8005468:	e9c7 0104 	strd	r0, r1, [r7, #16]
 800546c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800546e:	ed93 7a79 	vldr	s14, [r3, #484]	@ 0x1e4
 8005472:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005474:	edd3 7a79 	vldr	s15, [r3, #484]	@ 0x1e4
 8005478:	ee67 7a27 	vmul.f32	s15, s14, s15
 800547c:	ee17 0a90 	vmov	r0, s15
 8005480:	f7fb f82e 	bl	80004e0 <__aeabi_f2d>
 8005484:	e9c7 0102 	strd	r0, r1, [r7, #8]
 8005488:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800548a:	ed93 7a79 	vldr	s14, [r3, #484]	@ 0x1e4
 800548e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005490:	edd3 7a79 	vldr	s15, [r3, #484]	@ 0x1e4
 8005494:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005498:	ee17 0a90 	vmov	r0, s15
 800549c:	f7fb f820 	bl	80004e0 <__aeabi_f2d>
 80054a0:	4680      	mov	r8, r0
 80054a2:	4689      	mov	r9, r1
 80054a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80054a6:	ed93 7a79 	vldr	s14, [r3, #484]	@ 0x1e4
 80054aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80054ac:	edd3 7a79 	vldr	s15, [r3, #484]	@ 0x1e4
 80054b0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80054b4:	ee17 0a90 	vmov	r0, s15
 80054b8:	f7fb f812 	bl	80004e0 <__aeabi_f2d>
 80054bc:	4604      	mov	r4, r0
 80054be:	460d      	mov	r5, r1
 80054c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80054c2:	ed93 7a79 	vldr	s14, [r3, #484]	@ 0x1e4
 80054c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80054c8:	edd3 7a79 	vldr	s15, [r3, #484]	@ 0x1e4
 80054cc:	ee67 7a27 	vmul.f32	s15, s14, s15
 80054d0:	ee17 0a90 	vmov	r0, s15
 80054d4:	f7fb f804 	bl	80004e0 <__aeabi_f2d>
 80054d8:	a387      	add	r3, pc, #540	@ (adr r3, 80056f8 <VoltageOpenLoopControl+0xb38>)
 80054da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80054de:	f7fb f857 	bl	8000590 <__aeabi_dmul>
 80054e2:	4602      	mov	r2, r0
 80054e4:	460b      	mov	r3, r1
 80054e6:	a186      	add	r1, pc, #536	@ (adr r1, 8005700 <VoltageOpenLoopControl+0xb40>)
 80054e8:	e9d1 0100 	ldrd	r0, r1, [r1]
 80054ec:	f7fa fe98 	bl	8000220 <__aeabi_dsub>
 80054f0:	4602      	mov	r2, r0
 80054f2:	460b      	mov	r3, r1
 80054f4:	4620      	mov	r0, r4
 80054f6:	4629      	mov	r1, r5
 80054f8:	f7fb f84a 	bl	8000590 <__aeabi_dmul>
 80054fc:	4602      	mov	r2, r0
 80054fe:	460b      	mov	r3, r1
 8005500:	a181      	add	r1, pc, #516	@ (adr r1, 8005708 <VoltageOpenLoopControl+0xb48>)
 8005502:	e9d1 0100 	ldrd	r0, r1, [r1]
 8005506:	f7fa fe8b 	bl	8000220 <__aeabi_dsub>
 800550a:	4602      	mov	r2, r0
 800550c:	460b      	mov	r3, r1
 800550e:	4640      	mov	r0, r8
 8005510:	4649      	mov	r1, r9
 8005512:	f7fb f83d 	bl	8000590 <__aeabi_dmul>
 8005516:	4602      	mov	r2, r0
 8005518:	460b      	mov	r3, r1
 800551a:	a17d      	add	r1, pc, #500	@ (adr r1, 8005710 <VoltageOpenLoopControl+0xb50>)
 800551c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8005520:	f7fa fe7e 	bl	8000220 <__aeabi_dsub>
 8005524:	4602      	mov	r2, r0
 8005526:	460b      	mov	r3, r1
 8005528:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800552c:	f7fb f830 	bl	8000590 <__aeabi_dmul>
 8005530:	4602      	mov	r2, r0
 8005532:	460b      	mov	r3, r1
 8005534:	a178      	add	r1, pc, #480	@ (adr r1, 8005718 <VoltageOpenLoopControl+0xb58>)
 8005536:	e9d1 0100 	ldrd	r0, r1, [r1]
 800553a:	f7fa fe71 	bl	8000220 <__aeabi_dsub>
 800553e:	4602      	mov	r2, r0
 8005540:	460b      	mov	r3, r1
 8005542:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8005546:	f7fb f823 	bl	8000590 <__aeabi_dmul>
 800554a:	4602      	mov	r2, r0
 800554c:	460b      	mov	r3, r1
 800554e:	a174      	add	r1, pc, #464	@ (adr r1, 8005720 <VoltageOpenLoopControl+0xb60>)
 8005550:	e9d1 0100 	ldrd	r0, r1, [r1]
 8005554:	f7fa fe64 	bl	8000220 <__aeabi_dsub>
 8005558:	4602      	mov	r2, r0
 800555a:	460b      	mov	r3, r1
 800555c:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8005560:	f7fb f816 	bl	8000590 <__aeabi_dmul>
 8005564:	4602      	mov	r2, r0
 8005566:	460b      	mov	r3, r1
 8005568:	f04f 0000 	mov.w	r0, #0
 800556c:	497b      	ldr	r1, [pc, #492]	@ (800575c <VoltageOpenLoopControl+0xb9c>)
 800556e:	f7fa fe57 	bl	8000220 <__aeabi_dsub>
 8005572:	4602      	mov	r2, r0
 8005574:	460b      	mov	r3, r1
 8005576:	4650      	mov	r0, sl
 8005578:	4659      	mov	r1, fp
 800557a:	f7fb f809 	bl	8000590 <__aeabi_dmul>
 800557e:	4602      	mov	r2, r0
 8005580:	460b      	mov	r3, r1
 8005582:	f04f 0000 	mov.w	r0, #0
 8005586:	4974      	ldr	r1, [pc, #464]	@ (8005758 <VoltageOpenLoopControl+0xb98>)
 8005588:	f7fa fe4a 	bl	8000220 <__aeabi_dsub>
 800558c:	4602      	mov	r2, r0
 800558e:	460b      	mov	r3, r1
 8005590:	4610      	mov	r0, r2
 8005592:	4619      	mov	r1, r3
 8005594:	f7fb fabe 	bl	8000b14 <__aeabi_d2f>
 8005598:	4602      	mov	r2, r0
 800559a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800559c:	f8c3 21f8 	str.w	r2, [r3, #504]	@ 0x1f8
    INV->sinThetar_adv = SIN(INV->Thetar_adv, INV->Thetar_adv * INV->Thetar_adv);
 80055a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80055a2:	f8d3 31e4 	ldr.w	r3, [r3, #484]	@ 0x1e4
 80055a6:	4618      	mov	r0, r3
 80055a8:	f7fa ff9a 	bl	80004e0 <__aeabi_f2d>
 80055ac:	e9c7 0106 	strd	r0, r1, [r7, #24]
 80055b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80055b2:	ed93 7a79 	vldr	s14, [r3, #484]	@ 0x1e4
 80055b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80055b8:	edd3 7a79 	vldr	s15, [r3, #484]	@ 0x1e4
 80055bc:	ee67 7a27 	vmul.f32	s15, s14, s15
 80055c0:	ee17 0a90 	vmov	r0, s15
 80055c4:	f7fa ff8c 	bl	80004e0 <__aeabi_f2d>
 80055c8:	e9c7 0104 	strd	r0, r1, [r7, #16]
 80055cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80055ce:	ed93 7a79 	vldr	s14, [r3, #484]	@ 0x1e4
 80055d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80055d4:	edd3 7a79 	vldr	s15, [r3, #484]	@ 0x1e4
 80055d8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80055dc:	ee17 0a90 	vmov	r0, s15
 80055e0:	f7fa ff7e 	bl	80004e0 <__aeabi_f2d>
 80055e4:	e9c7 0102 	strd	r0, r1, [r7, #8]
 80055e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80055ea:	ed93 7a79 	vldr	s14, [r3, #484]	@ 0x1e4
 80055ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80055f0:	edd3 7a79 	vldr	s15, [r3, #484]	@ 0x1e4
 80055f4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80055f8:	ee17 0a90 	vmov	r0, s15
 80055fc:	f7fa ff70 	bl	80004e0 <__aeabi_f2d>
 8005600:	e9c7 0100 	strd	r0, r1, [r7]
 8005604:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005606:	ed93 7a79 	vldr	s14, [r3, #484]	@ 0x1e4
 800560a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800560c:	edd3 7a79 	vldr	s15, [r3, #484]	@ 0x1e4
 8005610:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005614:	ee17 0a90 	vmov	r0, s15
 8005618:	f7fa ff62 	bl	80004e0 <__aeabi_f2d>
 800561c:	4682      	mov	sl, r0
 800561e:	468b      	mov	fp, r1
 8005620:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005622:	ed93 7a79 	vldr	s14, [r3, #484]	@ 0x1e4
 8005626:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005628:	edd3 7a79 	vldr	s15, [r3, #484]	@ 0x1e4
 800562c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005630:	ee17 0a90 	vmov	r0, s15
 8005634:	f7fa ff54 	bl	80004e0 <__aeabi_f2d>
 8005638:	4680      	mov	r8, r0
 800563a:	4689      	mov	r9, r1
 800563c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800563e:	ed93 7a79 	vldr	s14, [r3, #484]	@ 0x1e4
 8005642:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005644:	edd3 7a79 	vldr	s15, [r3, #484]	@ 0x1e4
 8005648:	ee67 7a27 	vmul.f32	s15, s14, s15
 800564c:	ee17 0a90 	vmov	r0, s15
 8005650:	f7fa ff46 	bl	80004e0 <__aeabi_f2d>
 8005654:	4604      	mov	r4, r0
 8005656:	460d      	mov	r5, r1
 8005658:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800565a:	ed93 7a79 	vldr	s14, [r3, #484]	@ 0x1e4
 800565e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005660:	edd3 7a79 	vldr	s15, [r3, #484]	@ 0x1e4
 8005664:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005668:	ee17 0a90 	vmov	r0, s15
 800566c:	f7fa ff38 	bl	80004e0 <__aeabi_f2d>
 8005670:	a32d      	add	r3, pc, #180	@ (adr r3, 8005728 <VoltageOpenLoopControl+0xb68>)
 8005672:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005676:	f7fa ff8b 	bl	8000590 <__aeabi_dmul>
 800567a:	4602      	mov	r2, r0
 800567c:	460b      	mov	r3, r1
 800567e:	a12c      	add	r1, pc, #176	@ (adr r1, 8005730 <VoltageOpenLoopControl+0xb70>)
 8005680:	e9d1 0100 	ldrd	r0, r1, [r1]
 8005684:	f7fa fdcc 	bl	8000220 <__aeabi_dsub>
 8005688:	4602      	mov	r2, r0
 800568a:	460b      	mov	r3, r1
 800568c:	4620      	mov	r0, r4
 800568e:	4629      	mov	r1, r5
 8005690:	f7fa ff7e 	bl	8000590 <__aeabi_dmul>
 8005694:	4602      	mov	r2, r0
 8005696:	460b      	mov	r3, r1
 8005698:	a127      	add	r1, pc, #156	@ (adr r1, 8005738 <VoltageOpenLoopControl+0xb78>)
 800569a:	e9d1 0100 	ldrd	r0, r1, [r1]
 800569e:	f7fa fdbf 	bl	8000220 <__aeabi_dsub>
 80056a2:	4602      	mov	r2, r0
 80056a4:	460b      	mov	r3, r1
 80056a6:	4640      	mov	r0, r8
 80056a8:	4649      	mov	r1, r9
 80056aa:	f7fa ff71 	bl	8000590 <__aeabi_dmul>
 80056ae:	4602      	mov	r2, r0
 80056b0:	460b      	mov	r3, r1
 80056b2:	a123      	add	r1, pc, #140	@ (adr r1, 8005740 <VoltageOpenLoopControl+0xb80>)
 80056b4:	e9d1 0100 	ldrd	r0, r1, [r1]
 80056b8:	f7fa fdb2 	bl	8000220 <__aeabi_dsub>
 80056bc:	4602      	mov	r2, r0
 80056be:	460b      	mov	r3, r1
 80056c0:	4650      	mov	r0, sl
 80056c2:	4659      	mov	r1, fp
 80056c4:	f7fa ff64 	bl	8000590 <__aeabi_dmul>
 80056c8:	4602      	mov	r2, r0
 80056ca:	460b      	mov	r3, r1
 80056cc:	a11e      	add	r1, pc, #120	@ (adr r1, 8005748 <VoltageOpenLoopControl+0xb88>)
 80056ce:	e9d1 0100 	ldrd	r0, r1, [r1]
 80056d2:	f7fa fda5 	bl	8000220 <__aeabi_dsub>
 80056d6:	4602      	mov	r2, r0
 80056d8:	460b      	mov	r3, r1
 80056da:	e9d7 0100 	ldrd	r0, r1, [r7]
 80056de:	f7fa ff57 	bl	8000590 <__aeabi_dmul>
 80056e2:	4602      	mov	r2, r0
 80056e4:	460b      	mov	r3, r1
 80056e6:	a11a      	add	r1, pc, #104	@ (adr r1, 8005750 <VoltageOpenLoopControl+0xb90>)
 80056e8:	e9d1 0100 	ldrd	r0, r1, [r1]
 80056ec:	f7fa fd98 	bl	8000220 <__aeabi_dsub>
 80056f0:	4602      	mov	r2, r0
 80056f2:	460b      	mov	r3, r1
 80056f4:	e038      	b.n	8005768 <VoltageOpenLoopControl+0xba8>
 80056f6:	bf00      	nop
 80056f8:	c1f9f14c 	.word	0xc1f9f14c
 80056fc:	3da93974 	.word	0x3da93974
 8005700:	01e7b18c 	.word	0x01e7b18c
 8005704:	3e21eed9 	.word	0x3e21eed9
 8005708:	c9f6ef19 	.word	0xc9f6ef19
 800570c:	3e927e4f 	.word	0x3e927e4f
 8005710:	3403403b 	.word	0x3403403b
 8005714:	3efa01a0 	.word	0x3efa01a0
 8005718:	2d82d834 	.word	0x2d82d834
 800571c:	3f56c16c 	.word	0x3f56c16c
 8005720:	60000000 	.word	0x60000000
 8005724:	3fa55555 	.word	0x3fa55555
 8005728:	021bac0d 	.word	0x021bac0d
 800572c:	3d6ae7f4 	.word	0x3d6ae7f4
 8005730:	29bab323 	.word	0x29bab323
 8005734:	3de61246 	.word	0x3de61246
 8005738:	82db8a53 	.word	0x82db8a53
 800573c:	3e5ae645 	.word	0x3e5ae645
 8005740:	bc74aadf 	.word	0xbc74aadf
 8005744:	3ec71de3 	.word	0x3ec71de3
 8005748:	3403403b 	.word	0x3403403b
 800574c:	3f2a01a0 	.word	0x3f2a01a0
 8005750:	1999999a 	.word	0x1999999a
 8005754:	3f811111 	.word	0x3f811111
 8005758:	3ff00000 	.word	0x3ff00000
 800575c:	3fe00000 	.word	0x3fe00000
 8005760:	60000000 	.word	0x60000000
 8005764:	3fc55555 	.word	0x3fc55555
 8005768:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800576c:	f7fa ff10 	bl	8000590 <__aeabi_dmul>
 8005770:	4602      	mov	r2, r0
 8005772:	460b      	mov	r3, r1
 8005774:	a1cf      	add	r1, pc, #828	@ (adr r1, 8005ab4 <VoltageOpenLoopControl+0xef4>)
 8005776:	e9d1 0100 	ldrd	r0, r1, [r1]
 800577a:	f7fa fd51 	bl	8000220 <__aeabi_dsub>
 800577e:	4602      	mov	r2, r0
 8005780:	460b      	mov	r3, r1
 8005782:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8005786:	f7fa ff03 	bl	8000590 <__aeabi_dmul>
 800578a:	4602      	mov	r2, r0
 800578c:	460b      	mov	r3, r1
 800578e:	f04f 0000 	mov.w	r0, #0
 8005792:	49c5      	ldr	r1, [pc, #788]	@ (8005aa8 <VoltageOpenLoopControl+0xee8>)
 8005794:	f7fa fd44 	bl	8000220 <__aeabi_dsub>
 8005798:	4602      	mov	r2, r0
 800579a:	460b      	mov	r3, r1
 800579c:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 80057a0:	f7fa fef6 	bl	8000590 <__aeabi_dmul>
 80057a4:	4602      	mov	r2, r0
 80057a6:	460b      	mov	r3, r1
 80057a8:	4610      	mov	r0, r2
 80057aa:	4619      	mov	r1, r3
 80057ac:	f7fb f9b2 	bl	8000b14 <__aeabi_d2f>
 80057b0:	4602      	mov	r2, r0
 80057b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80057b4:	f8c3 21fc 	str.w	r2, [r3, #508]	@ 0x1fc

    INV->Vdsr_ref = LIMIT(INV->Vdsr_ref_unsat, -INV->Vdc*INV_SQRT3, INV->Vdc*INV_SQRT3);
 80057b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80057ba:	ed93 7a5e 	vldr	s14, [r3, #376]	@ 0x178
 80057be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80057c0:	edd3 7a12 	vldr	s15, [r3, #72]	@ 0x48
 80057c4:	eddf 6ab9 	vldr	s13, [pc, #740]	@ 8005aac <VoltageOpenLoopControl+0xeec>
 80057c8:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80057cc:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80057d0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80057d4:	dd07      	ble.n	80057e6 <VoltageOpenLoopControl+0xc26>
 80057d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80057d8:	edd3 7a12 	vldr	s15, [r3, #72]	@ 0x48
 80057dc:	ed9f 7ab3 	vldr	s14, [pc, #716]	@ 8005aac <VoltageOpenLoopControl+0xeec>
 80057e0:	ee67 7a87 	vmul.f32	s15, s15, s14
 80057e4:	e01d      	b.n	8005822 <VoltageOpenLoopControl+0xc62>
 80057e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80057e8:	ed93 7a5e 	vldr	s14, [r3, #376]	@ 0x178
 80057ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80057ee:	edd3 7a12 	vldr	s15, [r3, #72]	@ 0x48
 80057f2:	eef1 7a67 	vneg.f32	s15, s15
 80057f6:	eddf 6aad 	vldr	s13, [pc, #692]	@ 8005aac <VoltageOpenLoopControl+0xeec>
 80057fa:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80057fe:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8005802:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005806:	d509      	bpl.n	800581c <VoltageOpenLoopControl+0xc5c>
 8005808:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800580a:	edd3 7a12 	vldr	s15, [r3, #72]	@ 0x48
 800580e:	eef1 7a67 	vneg.f32	s15, s15
 8005812:	ed9f 7aa6 	vldr	s14, [pc, #664]	@ 8005aac <VoltageOpenLoopControl+0xeec>
 8005816:	ee67 7a87 	vmul.f32	s15, s15, s14
 800581a:	e002      	b.n	8005822 <VoltageOpenLoopControl+0xc62>
 800581c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800581e:	edd3 7a5e 	vldr	s15, [r3, #376]	@ 0x178
 8005822:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005824:	edc3 7a63 	vstr	s15, [r3, #396]	@ 0x18c
    INV->Vqsr_ref = LIMIT(INV->Vqsr_ref_unsat, -INV->Vdc*INV_SQRT3, INV->Vdc*INV_SQRT3);
 8005828:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800582a:	ed93 7a5f 	vldr	s14, [r3, #380]	@ 0x17c
 800582e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005830:	edd3 7a12 	vldr	s15, [r3, #72]	@ 0x48
 8005834:	eddf 6a9d 	vldr	s13, [pc, #628]	@ 8005aac <VoltageOpenLoopControl+0xeec>
 8005838:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800583c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8005840:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005844:	dd07      	ble.n	8005856 <VoltageOpenLoopControl+0xc96>
 8005846:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005848:	edd3 7a12 	vldr	s15, [r3, #72]	@ 0x48
 800584c:	ed9f 7a97 	vldr	s14, [pc, #604]	@ 8005aac <VoltageOpenLoopControl+0xeec>
 8005850:	ee67 7a87 	vmul.f32	s15, s15, s14
 8005854:	e01d      	b.n	8005892 <VoltageOpenLoopControl+0xcd2>
 8005856:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005858:	ed93 7a5f 	vldr	s14, [r3, #380]	@ 0x17c
 800585c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800585e:	edd3 7a12 	vldr	s15, [r3, #72]	@ 0x48
 8005862:	eef1 7a67 	vneg.f32	s15, s15
 8005866:	eddf 6a91 	vldr	s13, [pc, #580]	@ 8005aac <VoltageOpenLoopControl+0xeec>
 800586a:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800586e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8005872:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005876:	d509      	bpl.n	800588c <VoltageOpenLoopControl+0xccc>
 8005878:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800587a:	edd3 7a12 	vldr	s15, [r3, #72]	@ 0x48
 800587e:	eef1 7a67 	vneg.f32	s15, s15
 8005882:	ed9f 7a8a 	vldr	s14, [pc, #552]	@ 8005aac <VoltageOpenLoopControl+0xeec>
 8005886:	ee67 7a87 	vmul.f32	s15, s15, s14
 800588a:	e002      	b.n	8005892 <VoltageOpenLoopControl+0xcd2>
 800588c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800588e:	edd3 7a5f 	vldr	s15, [r3, #380]	@ 0x17c
 8005892:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005894:	edc3 7a64 	vstr	s15, [r3, #400]	@ 0x190
//    arm_sqrt_f32(INV->Vdsr_ref*INV->Vdsr_ref + INV->Vqsr_ref*INV->Vqsr_ref,  &INV->Vmag_ref );
    INV->Vdsr_ref_aw = INV->Vdsr_ref_unsat - INV->Vdsr_ref;
 8005898:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800589a:	ed93 7a5e 	vldr	s14, [r3, #376]	@ 0x178
 800589e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80058a0:	edd3 7a63 	vldr	s15, [r3, #396]	@ 0x18c
 80058a4:	ee77 7a67 	vsub.f32	s15, s14, s15
 80058a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80058aa:	edc3 7a68 	vstr	s15, [r3, #416]	@ 0x1a0
    INV->Vqsr_ref_aw = INV->Vqsr_ref_unsat - INV->Vqsr_ref;
 80058ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80058b0:	ed93 7a5f 	vldr	s14, [r3, #380]	@ 0x17c
 80058b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80058b6:	edd3 7a64 	vldr	s15, [r3, #400]	@ 0x190
 80058ba:	ee77 7a67 	vsub.f32	s15, s14, s15
 80058be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80058c0:	edc3 7a69 	vstr	s15, [r3, #420]	@ 0x1a4
    INV->Vdss_ref = INV->Vdsr_ref*INV->cosThetar_adv - INV->Vqsr_ref*INV->sinThetar_adv;
 80058c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80058c6:	ed93 7a63 	vldr	s14, [r3, #396]	@ 0x18c
 80058ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80058cc:	edd3 7a7e 	vldr	s15, [r3, #504]	@ 0x1f8
 80058d0:	ee27 7a27 	vmul.f32	s14, s14, s15
 80058d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80058d6:	edd3 6a64 	vldr	s13, [r3, #400]	@ 0x190
 80058da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80058dc:	edd3 7a7f 	vldr	s15, [r3, #508]	@ 0x1fc
 80058e0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80058e4:	ee77 7a67 	vsub.f32	s15, s14, s15
 80058e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80058ea:	edc3 7a6a 	vstr	s15, [r3, #424]	@ 0x1a8
    INV->Vqss_ref = INV->Vdsr_ref*INV->sinThetar_adv + INV->Vqsr_ref*INV->cosThetar_adv;
 80058ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80058f0:	ed93 7a63 	vldr	s14, [r3, #396]	@ 0x18c
 80058f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80058f6:	edd3 7a7f 	vldr	s15, [r3, #508]	@ 0x1fc
 80058fa:	ee27 7a27 	vmul.f32	s14, s14, s15
 80058fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005900:	edd3 6a64 	vldr	s13, [r3, #400]	@ 0x190
 8005904:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005906:	edd3 7a7e 	vldr	s15, [r3, #504]	@ 0x1f8
 800590a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800590e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005912:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005914:	edc3 7a6b 	vstr	s15, [r3, #428]	@ 0x1ac

    INV->Vas_ref = INV->Vdss_ref;
 8005918:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800591a:	f8d3 21a8 	ldr.w	r2, [r3, #424]	@ 0x1a8
 800591e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005920:	f8c3 21b0 	str.w	r2, [r3, #432]	@ 0x1b0
    INV->Vbs_ref = -0.5f*INV->Vdss_ref + SQRT3HALF*INV->Vqss_ref;
 8005924:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005926:	edd3 7a6a 	vldr	s15, [r3, #424]	@ 0x1a8
 800592a:	eebe 7a00 	vmov.f32	s14, #224	@ 0xbf000000 -0.5
 800592e:	ee27 7a87 	vmul.f32	s14, s15, s14
 8005932:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005934:	edd3 7a6b 	vldr	s15, [r3, #428]	@ 0x1ac
 8005938:	eddf 6a5d 	vldr	s13, [pc, #372]	@ 8005ab0 <VoltageOpenLoopControl+0xef0>
 800593c:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8005940:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005944:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005946:	edc3 7a6d 	vstr	s15, [r3, #436]	@ 0x1b4
    INV->Vcs_ref = -0.5f*INV->Vdss_ref - SQRT3HALF*INV->Vqss_ref;
 800594a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800594c:	edd3 7a6a 	vldr	s15, [r3, #424]	@ 0x1a8
 8005950:	eebe 7a00 	vmov.f32	s14, #224	@ 0xbf000000 -0.5
 8005954:	ee27 7a87 	vmul.f32	s14, s15, s14
 8005958:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800595a:	edd3 7a6b 	vldr	s15, [r3, #428]	@ 0x1ac
 800595e:	eddf 6a54 	vldr	s13, [pc, #336]	@ 8005ab0 <VoltageOpenLoopControl+0xef0>
 8005962:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8005966:	ee77 7a67 	vsub.f32	s15, s14, s15
 800596a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800596c:	edc3 7a6e 	vstr	s15, [r3, #440]	@ 0x1b8

    INV->Vmax = INV->Vas_ref;
 8005970:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005972:	f8d3 21b0 	ldr.w	r2, [r3, #432]	@ 0x1b0
 8005976:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005978:	f8c3 21bc 	str.w	r2, [r3, #444]	@ 0x1bc
    if (INV->Vmax < INV->Vbs_ref) INV->Vmax = INV->Vbs_ref;
 800597c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800597e:	ed93 7a6f 	vldr	s14, [r3, #444]	@ 0x1bc
 8005982:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005984:	edd3 7a6d 	vldr	s15, [r3, #436]	@ 0x1b4
 8005988:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800598c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005990:	d505      	bpl.n	800599e <VoltageOpenLoopControl+0xdde>
 8005992:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005994:	f8d3 21b4 	ldr.w	r2, [r3, #436]	@ 0x1b4
 8005998:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800599a:	f8c3 21bc 	str.w	r2, [r3, #444]	@ 0x1bc
    if (INV->Vmax < INV->Vcs_ref) INV->Vmax = INV->Vcs_ref;
 800599e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80059a0:	ed93 7a6f 	vldr	s14, [r3, #444]	@ 0x1bc
 80059a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80059a6:	edd3 7a6e 	vldr	s15, [r3, #440]	@ 0x1b8
 80059aa:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80059ae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80059b2:	d505      	bpl.n	80059c0 <VoltageOpenLoopControl+0xe00>
 80059b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80059b6:	f8d3 21b8 	ldr.w	r2, [r3, #440]	@ 0x1b8
 80059ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80059bc:	f8c3 21bc 	str.w	r2, [r3, #444]	@ 0x1bc

    INV->Vmin = INV->Vas_ref;
 80059c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80059c2:	f8d3 21b0 	ldr.w	r2, [r3, #432]	@ 0x1b0
 80059c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80059c8:	f8c3 21c0 	str.w	r2, [r3, #448]	@ 0x1c0
    if (INV->Vmin > INV->Vbs_ref) INV->Vmin = INV->Vbs_ref;
 80059cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80059ce:	ed93 7a70 	vldr	s14, [r3, #448]	@ 0x1c0
 80059d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80059d4:	edd3 7a6d 	vldr	s15, [r3, #436]	@ 0x1b4
 80059d8:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80059dc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80059e0:	dd05      	ble.n	80059ee <VoltageOpenLoopControl+0xe2e>
 80059e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80059e4:	f8d3 21b4 	ldr.w	r2, [r3, #436]	@ 0x1b4
 80059e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80059ea:	f8c3 21c0 	str.w	r2, [r3, #448]	@ 0x1c0
    if (INV->Vmin > INV->Vcs_ref) INV->Vmin = INV->Vcs_ref;
 80059ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80059f0:	ed93 7a70 	vldr	s14, [r3, #448]	@ 0x1c0
 80059f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80059f6:	edd3 7a6e 	vldr	s15, [r3, #440]	@ 0x1b8
 80059fa:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80059fe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005a02:	dd05      	ble.n	8005a10 <VoltageOpenLoopControl+0xe50>
 8005a04:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a06:	f8d3 21b8 	ldr.w	r2, [r3, #440]	@ 0x1b8
 8005a0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a0c:	f8c3 21c0 	str.w	r2, [r3, #448]	@ 0x1c0

    INV->Voffset = -0.5f * (INV->Vmax + INV->Vmin);
 8005a10:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a12:	ed93 7a6f 	vldr	s14, [r3, #444]	@ 0x1bc
 8005a16:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a18:	edd3 7a70 	vldr	s15, [r3, #448]	@ 0x1c0
 8005a1c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005a20:	eebe 7a00 	vmov.f32	s14, #224	@ 0xbf000000 -0.5
 8005a24:	ee67 7a87 	vmul.f32	s15, s15, s14
 8005a28:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a2a:	edc3 7a71 	vstr	s15, [r3, #452]	@ 0x1c4

    INV->Van_ref = INV->Vas_ref + INV->Voffset;
 8005a2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a30:	ed93 7a6c 	vldr	s14, [r3, #432]	@ 0x1b0
 8005a34:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a36:	edd3 7a71 	vldr	s15, [r3, #452]	@ 0x1c4
 8005a3a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005a3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a40:	edc3 7a72 	vstr	s15, [r3, #456]	@ 0x1c8
    INV->Vbn_ref = INV->Vbs_ref + INV->Voffset;
 8005a44:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a46:	ed93 7a6d 	vldr	s14, [r3, #436]	@ 0x1b4
 8005a4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a4c:	edd3 7a71 	vldr	s15, [r3, #452]	@ 0x1c4
 8005a50:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005a54:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a56:	edc3 7a73 	vstr	s15, [r3, #460]	@ 0x1cc
    INV->Vcn_ref = INV->Vcs_ref + INV->Voffset;
 8005a5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a5c:	ed93 7a6e 	vldr	s14, [r3, #440]	@ 0x1b8
 8005a60:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a62:	edd3 7a71 	vldr	s15, [r3, #452]	@ 0x1c4
 8005a66:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005a6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a6c:	edc3 7a74 	vstr	s15, [r3, #464]	@ 0x1d0

    INV->Van_ref = LIMIT(INV->Vas_ref + INV->Voffset, -0.5f*INV->Vdc, 0.5f*INV->Vdc);
 8005a70:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a72:	ed93 7a6c 	vldr	s14, [r3, #432]	@ 0x1b0
 8005a76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a78:	edd3 7a71 	vldr	s15, [r3, #452]	@ 0x1c4
 8005a7c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8005a80:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a82:	edd3 7a12 	vldr	s15, [r3, #72]	@ 0x48
 8005a86:	eef6 6a00 	vmov.f32	s13, #96	@ 0x3f000000  0.5
 8005a8a:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8005a8e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8005a92:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005a96:	dd11      	ble.n	8005abc <VoltageOpenLoopControl+0xefc>
 8005a98:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a9a:	edd3 7a12 	vldr	s15, [r3, #72]	@ 0x48
 8005a9e:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8005aa2:	ee67 7a87 	vmul.f32	s15, s15, s14
 8005aa6:	e02d      	b.n	8005b04 <VoltageOpenLoopControl+0xf44>
 8005aa8:	3ff00000 	.word	0x3ff00000
 8005aac:	3f13cd3a 	.word	0x3f13cd3a
 8005ab0:	3f5db3d7 	.word	0x3f5db3d7
 8005ab4:	60000000 	.word	0x60000000
 8005ab8:	3fc55555 	.word	0x3fc55555
 8005abc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005abe:	ed93 7a6c 	vldr	s14, [r3, #432]	@ 0x1b0
 8005ac2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ac4:	edd3 7a71 	vldr	s15, [r3, #452]	@ 0x1c4
 8005ac8:	ee37 7a27 	vadd.f32	s14, s14, s15
 8005acc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ace:	edd3 7a12 	vldr	s15, [r3, #72]	@ 0x48
 8005ad2:	eefe 6a00 	vmov.f32	s13, #224	@ 0xbf000000 -0.5
 8005ad6:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8005ada:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8005ade:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005ae2:	d507      	bpl.n	8005af4 <VoltageOpenLoopControl+0xf34>
 8005ae4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ae6:	edd3 7a12 	vldr	s15, [r3, #72]	@ 0x48
 8005aea:	eebe 7a00 	vmov.f32	s14, #224	@ 0xbf000000 -0.5
 8005aee:	ee67 7a87 	vmul.f32	s15, s15, s14
 8005af2:	e007      	b.n	8005b04 <VoltageOpenLoopControl+0xf44>
 8005af4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005af6:	ed93 7a6c 	vldr	s14, [r3, #432]	@ 0x1b0
 8005afa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005afc:	edd3 7a71 	vldr	s15, [r3, #452]	@ 0x1c4
 8005b00:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005b04:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b06:	edc3 7a72 	vstr	s15, [r3, #456]	@ 0x1c8
    INV->Vbn_ref = LIMIT(INV->Vbs_ref + INV->Voffset, -0.5f*INV->Vdc, 0.5f*INV->Vdc);
 8005b0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b0c:	ed93 7a6d 	vldr	s14, [r3, #436]	@ 0x1b4
 8005b10:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b12:	edd3 7a71 	vldr	s15, [r3, #452]	@ 0x1c4
 8005b16:	ee37 7a27 	vadd.f32	s14, s14, s15
 8005b1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b1c:	edd3 7a12 	vldr	s15, [r3, #72]	@ 0x48
 8005b20:	eef6 6a00 	vmov.f32	s13, #96	@ 0x3f000000  0.5
 8005b24:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8005b28:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8005b2c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005b30:	dd07      	ble.n	8005b42 <VoltageOpenLoopControl+0xf82>
 8005b32:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b34:	edd3 7a12 	vldr	s15, [r3, #72]	@ 0x48
 8005b38:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8005b3c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8005b40:	e023      	b.n	8005b8a <VoltageOpenLoopControl+0xfca>
 8005b42:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b44:	ed93 7a6d 	vldr	s14, [r3, #436]	@ 0x1b4
 8005b48:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b4a:	edd3 7a71 	vldr	s15, [r3, #452]	@ 0x1c4
 8005b4e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8005b52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b54:	edd3 7a12 	vldr	s15, [r3, #72]	@ 0x48
 8005b58:	eefe 6a00 	vmov.f32	s13, #224	@ 0xbf000000 -0.5
 8005b5c:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8005b60:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8005b64:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005b68:	d507      	bpl.n	8005b7a <VoltageOpenLoopControl+0xfba>
 8005b6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b6c:	edd3 7a12 	vldr	s15, [r3, #72]	@ 0x48
 8005b70:	eebe 7a00 	vmov.f32	s14, #224	@ 0xbf000000 -0.5
 8005b74:	ee67 7a87 	vmul.f32	s15, s15, s14
 8005b78:	e007      	b.n	8005b8a <VoltageOpenLoopControl+0xfca>
 8005b7a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b7c:	ed93 7a6d 	vldr	s14, [r3, #436]	@ 0x1b4
 8005b80:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b82:	edd3 7a71 	vldr	s15, [r3, #452]	@ 0x1c4
 8005b86:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005b8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b8c:	edc3 7a73 	vstr	s15, [r3, #460]	@ 0x1cc
    INV->Vcn_ref = LIMIT(INV->Vcs_ref + INV->Voffset, -0.5f*INV->Vdc, 0.5f*INV->Vdc);
 8005b90:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b92:	ed93 7a6e 	vldr	s14, [r3, #440]	@ 0x1b8
 8005b96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b98:	edd3 7a71 	vldr	s15, [r3, #452]	@ 0x1c4
 8005b9c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8005ba0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ba2:	edd3 7a12 	vldr	s15, [r3, #72]	@ 0x48
 8005ba6:	eef6 6a00 	vmov.f32	s13, #96	@ 0x3f000000  0.5
 8005baa:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8005bae:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8005bb2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005bb6:	dd07      	ble.n	8005bc8 <VoltageOpenLoopControl+0x1008>
 8005bb8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005bba:	edd3 7a12 	vldr	s15, [r3, #72]	@ 0x48
 8005bbe:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8005bc2:	ee67 7a87 	vmul.f32	s15, s15, s14
 8005bc6:	e023      	b.n	8005c10 <VoltageOpenLoopControl+0x1050>
 8005bc8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005bca:	ed93 7a6e 	vldr	s14, [r3, #440]	@ 0x1b8
 8005bce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005bd0:	edd3 7a71 	vldr	s15, [r3, #452]	@ 0x1c4
 8005bd4:	ee37 7a27 	vadd.f32	s14, s14, s15
 8005bd8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005bda:	edd3 7a12 	vldr	s15, [r3, #72]	@ 0x48
 8005bde:	eefe 6a00 	vmov.f32	s13, #224	@ 0xbf000000 -0.5
 8005be2:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8005be6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8005bea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005bee:	d507      	bpl.n	8005c00 <VoltageOpenLoopControl+0x1040>
 8005bf0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005bf2:	edd3 7a12 	vldr	s15, [r3, #72]	@ 0x48
 8005bf6:	eebe 7a00 	vmov.f32	s14, #224	@ 0xbf000000 -0.5
 8005bfa:	ee67 7a87 	vmul.f32	s15, s15, s14
 8005bfe:	e007      	b.n	8005c10 <VoltageOpenLoopControl+0x1050>
 8005c00:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c02:	ed93 7a6e 	vldr	s14, [r3, #440]	@ 0x1b8
 8005c06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c08:	edd3 7a71 	vldr	s15, [r3, #452]	@ 0x1c4
 8005c0c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005c10:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c12:	edc3 7a74 	vstr	s15, [r3, #464]	@ 0x1d0

    Van = INV->Van_ref;
 8005c16:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c18:	f8d3 31c8 	ldr.w	r3, [r3, #456]	@ 0x1c8
 8005c1c:	4a52      	ldr	r2, [pc, #328]	@ (8005d68 <VoltageOpenLoopControl+0x11a8>)
 8005c1e:	6013      	str	r3, [r2, #0]
    Vbn = INV->Vbn_ref;
 8005c20:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c22:	f8d3 31cc 	ldr.w	r3, [r3, #460]	@ 0x1cc
 8005c26:	4a51      	ldr	r2, [pc, #324]	@ (8005d6c <VoltageOpenLoopControl+0x11ac>)
 8005c28:	6013      	str	r3, [r2, #0]
    Vcn = INV->Vcn_ref;
 8005c2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c2c:	f8d3 31d0 	ldr.w	r3, [r3, #464]	@ 0x1d0
 8005c30:	4a4f      	ldr	r2, [pc, #316]	@ (8005d70 <VoltageOpenLoopControl+0x11b0>)
 8005c32:	6013      	str	r3, [r2, #0]

    INV->Duty_A = (INV->Van_ref*INV->INV_Vdc + 0.5f);
 8005c34:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c36:	ed93 7a72 	vldr	s14, [r3, #456]	@ 0x1c8
 8005c3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c3c:	edd3 7a14 	vldr	s15, [r3, #80]	@ 0x50
 8005c40:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005c44:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8005c48:	ee77 7a87 	vadd.f32	s15, s15, s14
 8005c4c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c4e:	edc3 7a75 	vstr	s15, [r3, #468]	@ 0x1d4
    INV->Duty_B = (INV->Vbn_ref*INV->INV_Vdc + 0.5f);
 8005c52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c54:	ed93 7a73 	vldr	s14, [r3, #460]	@ 0x1cc
 8005c58:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c5a:	edd3 7a14 	vldr	s15, [r3, #80]	@ 0x50
 8005c5e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005c62:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8005c66:	ee77 7a87 	vadd.f32	s15, s15, s14
 8005c6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c6c:	edc3 7a76 	vstr	s15, [r3, #472]	@ 0x1d8
    INV->Duty_C = (INV->Vcn_ref*INV->INV_Vdc + 0.5f);
 8005c70:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c72:	ed93 7a74 	vldr	s14, [r3, #464]	@ 0x1d0
 8005c76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c78:	edd3 7a14 	vldr	s15, [r3, #80]	@ 0x50
 8005c7c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005c80:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8005c84:	ee77 7a87 	vadd.f32	s15, s15, s14
 8005c88:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c8a:	edc3 7a77 	vstr	s15, [r3, #476]	@ 0x1dc

    INV->Duty_A = LIMIT(INV->Duty_A, 0.f, 1.f);
 8005c8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c90:	edd3 7a75 	vldr	s15, [r3, #468]	@ 0x1d4
 8005c94:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8005c98:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005c9c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005ca0:	dd02      	ble.n	8005ca8 <VoltageOpenLoopControl+0x10e8>
 8005ca2:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 8005ca6:	e00d      	b.n	8005cc4 <VoltageOpenLoopControl+0x1104>
 8005ca8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005caa:	edd3 7a75 	vldr	s15, [r3, #468]	@ 0x1d4
 8005cae:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8005cb2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005cb6:	d502      	bpl.n	8005cbe <VoltageOpenLoopControl+0x10fe>
 8005cb8:	f04f 0300 	mov.w	r3, #0
 8005cbc:	e002      	b.n	8005cc4 <VoltageOpenLoopControl+0x1104>
 8005cbe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005cc0:	f8d3 31d4 	ldr.w	r3, [r3, #468]	@ 0x1d4
 8005cc4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005cc6:	f8c2 31d4 	str.w	r3, [r2, #468]	@ 0x1d4
    INV->Duty_B = LIMIT(INV->Duty_B, 0.f, 1.f);
 8005cca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ccc:	edd3 7a76 	vldr	s15, [r3, #472]	@ 0x1d8
 8005cd0:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8005cd4:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005cd8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005cdc:	dd02      	ble.n	8005ce4 <VoltageOpenLoopControl+0x1124>
 8005cde:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 8005ce2:	e00d      	b.n	8005d00 <VoltageOpenLoopControl+0x1140>
 8005ce4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ce6:	edd3 7a76 	vldr	s15, [r3, #472]	@ 0x1d8
 8005cea:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8005cee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005cf2:	d502      	bpl.n	8005cfa <VoltageOpenLoopControl+0x113a>
 8005cf4:	f04f 0300 	mov.w	r3, #0
 8005cf8:	e002      	b.n	8005d00 <VoltageOpenLoopControl+0x1140>
 8005cfa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005cfc:	f8d3 31d8 	ldr.w	r3, [r3, #472]	@ 0x1d8
 8005d00:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005d02:	f8c2 31d8 	str.w	r3, [r2, #472]	@ 0x1d8
    INV->Duty_C = LIMIT(INV->Duty_C, 0.f, 1.f);
 8005d06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d08:	edd3 7a77 	vldr	s15, [r3, #476]	@ 0x1dc
 8005d0c:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8005d10:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005d14:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005d18:	dd02      	ble.n	8005d20 <VoltageOpenLoopControl+0x1160>
 8005d1a:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 8005d1e:	e00d      	b.n	8005d3c <VoltageOpenLoopControl+0x117c>
 8005d20:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d22:	edd3 7a77 	vldr	s15, [r3, #476]	@ 0x1dc
 8005d26:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8005d2a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005d2e:	d502      	bpl.n	8005d36 <VoltageOpenLoopControl+0x1176>
 8005d30:	f04f 0300 	mov.w	r3, #0
 8005d34:	e002      	b.n	8005d3c <VoltageOpenLoopControl+0x117c>
 8005d36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d38:	f8d3 31dc 	ldr.w	r3, [r3, #476]	@ 0x1dc
 8005d3c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005d3e:	f8c2 31dc 	str.w	r3, [r2, #476]	@ 0x1dc

	PwmSwOn();
 8005d42:	f000 fea7 	bl	8006a94 <PwmSwOn>
	PwmDutyUpt();
 8005d46:	f000 fefb 	bl	8006b40 <PwmDutyUpt>

	if (!FLAG.FAULT) PWM_BUF_ON;
 8005d4a:	4b0a      	ldr	r3, [pc, #40]	@ (8005d74 <VoltageOpenLoopControl+0x11b4>)
 8005d4c:	885b      	ldrh	r3, [r3, #2]
 8005d4e:	2b00      	cmp	r3, #0
 8005d50:	d105      	bne.n	8005d5e <VoltageOpenLoopControl+0x119e>
 8005d52:	2200      	movs	r2, #0
 8005d54:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8005d58:	4807      	ldr	r0, [pc, #28]	@ (8005d78 <VoltageOpenLoopControl+0x11b8>)
 8005d5a:	f004 fc93 	bl	800a684 <HAL_GPIO_WritePin>

}
 8005d5e:	bf00      	nop
 8005d60:	3728      	adds	r7, #40	@ 0x28
 8005d62:	46bd      	mov	sp, r7
 8005d64:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005d68:	20003574 	.word	0x20003574
 8005d6c:	20003578 	.word	0x20003578
 8005d70:	2000357c 	.word	0x2000357c
 8005d74:	20002ff4 	.word	0x20002ff4
 8005d78:	48000800 	.word	0x48000800

08005d7c <VoltageInjection_SquareWave>:

void VoltageInjection_SquareWave(struct INVERTER *INV) {
 8005d7c:	b580      	push	{r7, lr}
 8005d7e:	ed2d 8b02 	vpush	{d8}
 8005d82:	b082      	sub	sp, #8
 8005d84:	af00      	add	r7, sp, #0
 8005d86:	6078      	str	r0, [r7, #4]

	INV->Vmag_inj = 1;
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 8005d8e:	f8c3 2338 	str.w	r2, [r3, #824]	@ 0x338

	INV->Thetar = INV->Thetar_OLC;
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	f8c3 21e0 	str.w	r2, [r3, #480]	@ 0x1e0
	INV->Thetar_adv = INV->Thetar_OLC;
 8005d9e:	687b      	ldr	r3, [r7, #4]
 8005da0:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 8005da4:	687b      	ldr	r3, [r7, #4]
 8005da6:	f8c3 21e4 	str.w	r2, [r3, #484]	@ 0x1e4

	INV->cosThetar = 1;
 8005daa:	687b      	ldr	r3, [r7, #4]
 8005dac:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 8005db0:	f8c3 21f0 	str.w	r2, [r3, #496]	@ 0x1f0
	INV->sinThetar = 0;
 8005db4:	687b      	ldr	r3, [r7, #4]
 8005db6:	f04f 0200 	mov.w	r2, #0
 8005dba:	f8c3 21f4 	str.w	r2, [r3, #500]	@ 0x1f4
	INV->cosThetar_adv = 1;
 8005dbe:	687b      	ldr	r3, [r7, #4]
 8005dc0:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 8005dc4:	f8c3 21f8 	str.w	r2, [r3, #504]	@ 0x1f8
	INV->sinThetar_adv = 0;
 8005dc8:	687b      	ldr	r3, [r7, #4]
 8005dca:	f04f 0200 	mov.w	r2, #0
 8005dce:	f8c3 21fc 	str.w	r2, [r3, #508]	@ 0x1fc

	if (cnt_inj >= 2) {
 8005dd2:	4b49      	ldr	r3, [pc, #292]	@ (8005ef8 <VoltageInjection_SquareWave+0x17c>)
 8005dd4:	681b      	ldr	r3, [r3, #0]
 8005dd6:	2b01      	cmp	r3, #1
 8005dd8:	dd0e      	ble.n	8005df8 <VoltageInjection_SquareWave+0x7c>
		//    +d 
		INV->Vdsr_ref_unsat = INV->Vmag_inj;
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	f8d3 2338 	ldr.w	r2, [r3, #824]	@ 0x338
 8005de0:	687b      	ldr	r3, [r7, #4]
 8005de2:	f8c3 2178 	str.w	r2, [r3, #376]	@ 0x178
		INV->Vqsr_ref_unsat = 0;
 8005de6:	687b      	ldr	r3, [r7, #4]
 8005de8:	f04f 0200 	mov.w	r2, #0
 8005dec:	f8c3 217c 	str.w	r2, [r3, #380]	@ 0x17c
		cnt_inj = 0;
 8005df0:	4b41      	ldr	r3, [pc, #260]	@ (8005ef8 <VoltageInjection_SquareWave+0x17c>)
 8005df2:	2200      	movs	r2, #0
 8005df4:	601a      	str	r2, [r3, #0]
 8005df6:	e00f      	b.n	8005e18 <VoltageInjection_SquareWave+0x9c>
	}
	else {
		//    -d 
		INV->Vdsr_ref_unsat = -INV->Vmag_inj;
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	edd3 7ace 	vldr	s15, [r3, #824]	@ 0x338
 8005dfe:	eef1 7a67 	vneg.f32	s15, s15
 8005e02:	687b      	ldr	r3, [r7, #4]
 8005e04:	edc3 7a5e 	vstr	s15, [r3, #376]	@ 0x178
		INV->Vqsr_ref_unsat = 0;
 8005e08:	687b      	ldr	r3, [r7, #4]
 8005e0a:	f04f 0200 	mov.w	r2, #0
 8005e0e:	f8c3 217c 	str.w	r2, [r3, #380]	@ 0x17c
		cnt_inj = 1;
 8005e12:	4b39      	ldr	r3, [pc, #228]	@ (8005ef8 <VoltageInjection_SquareWave+0x17c>)
 8005e14:	2201      	movs	r2, #1
 8005e16:	601a      	str	r2, [r3, #0]
	}

	cnt_inj++;
 8005e18:	4b37      	ldr	r3, [pc, #220]	@ (8005ef8 <VoltageInjection_SquareWave+0x17c>)
 8005e1a:	681b      	ldr	r3, [r3, #0]
 8005e1c:	3301      	adds	r3, #1
 8005e1e:	4a36      	ldr	r2, [pc, #216]	@ (8005ef8 <VoltageInjection_SquareWave+0x17c>)
 8005e20:	6013      	str	r3, [r2, #0]

	INV->Vdsr_ref = LIMIT(INV->Vdsr_ref_unsat, -INV->Vdc*INV_SQRT3, INV->Vdc*INV_SQRT3);
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	ed93 7a5e 	vldr	s14, [r3, #376]	@ 0x178
 8005e28:	687b      	ldr	r3, [r7, #4]
 8005e2a:	edd3 7a12 	vldr	s15, [r3, #72]	@ 0x48
 8005e2e:	eddf 6a33 	vldr	s13, [pc, #204]	@ 8005efc <VoltageInjection_SquareWave+0x180>
 8005e32:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8005e36:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8005e3a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005e3e:	dd07      	ble.n	8005e50 <VoltageInjection_SquareWave+0xd4>
 8005e40:	687b      	ldr	r3, [r7, #4]
 8005e42:	edd3 7a12 	vldr	s15, [r3, #72]	@ 0x48
 8005e46:	ed9f 7a2d 	vldr	s14, [pc, #180]	@ 8005efc <VoltageInjection_SquareWave+0x180>
 8005e4a:	ee67 7a87 	vmul.f32	s15, s15, s14
 8005e4e:	e01d      	b.n	8005e8c <VoltageInjection_SquareWave+0x110>
 8005e50:	687b      	ldr	r3, [r7, #4]
 8005e52:	ed93 7a5e 	vldr	s14, [r3, #376]	@ 0x178
 8005e56:	687b      	ldr	r3, [r7, #4]
 8005e58:	edd3 7a12 	vldr	s15, [r3, #72]	@ 0x48
 8005e5c:	eef1 7a67 	vneg.f32	s15, s15
 8005e60:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8005efc <VoltageInjection_SquareWave+0x180>
 8005e64:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8005e68:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8005e6c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005e70:	d509      	bpl.n	8005e86 <VoltageInjection_SquareWave+0x10a>
 8005e72:	687b      	ldr	r3, [r7, #4]
 8005e74:	edd3 7a12 	vldr	s15, [r3, #72]	@ 0x48
 8005e78:	eef1 7a67 	vneg.f32	s15, s15
 8005e7c:	ed9f 7a1f 	vldr	s14, [pc, #124]	@ 8005efc <VoltageInjection_SquareWave+0x180>
 8005e80:	ee67 7a87 	vmul.f32	s15, s15, s14
 8005e84:	e002      	b.n	8005e8c <VoltageInjection_SquareWave+0x110>
 8005e86:	687b      	ldr	r3, [r7, #4]
 8005e88:	edd3 7a5e 	vldr	s15, [r3, #376]	@ 0x178
 8005e8c:	687b      	ldr	r3, [r7, #4]
 8005e8e:	edc3 7a63 	vstr	s15, [r3, #396]	@ 0x18c
	INV->Vqsr_ref = LIMIT(INV->Vqsr_ref_unsat, -INV->Vdc*INV_SQRT3, INV->Vdc*INV_SQRT3);
 8005e92:	687b      	ldr	r3, [r7, #4]
 8005e94:	ed93 7a5f 	vldr	s14, [r3, #380]	@ 0x17c
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	edd3 7a12 	vldr	s15, [r3, #72]	@ 0x48
 8005e9e:	eddf 6a17 	vldr	s13, [pc, #92]	@ 8005efc <VoltageInjection_SquareWave+0x180>
 8005ea2:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8005ea6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8005eaa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005eae:	dd07      	ble.n	8005ec0 <VoltageInjection_SquareWave+0x144>
 8005eb0:	687b      	ldr	r3, [r7, #4]
 8005eb2:	edd3 7a12 	vldr	s15, [r3, #72]	@ 0x48
 8005eb6:	ed9f 7a11 	vldr	s14, [pc, #68]	@ 8005efc <VoltageInjection_SquareWave+0x180>
 8005eba:	ee67 7a87 	vmul.f32	s15, s15, s14
 8005ebe:	e024      	b.n	8005f0a <VoltageInjection_SquareWave+0x18e>
 8005ec0:	687b      	ldr	r3, [r7, #4]
 8005ec2:	ed93 7a5f 	vldr	s14, [r3, #380]	@ 0x17c
 8005ec6:	687b      	ldr	r3, [r7, #4]
 8005ec8:	edd3 7a12 	vldr	s15, [r3, #72]	@ 0x48
 8005ecc:	eef1 7a67 	vneg.f32	s15, s15
 8005ed0:	eddf 6a0a 	vldr	s13, [pc, #40]	@ 8005efc <VoltageInjection_SquareWave+0x180>
 8005ed4:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8005ed8:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8005edc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005ee0:	d510      	bpl.n	8005f04 <VoltageInjection_SquareWave+0x188>
 8005ee2:	687b      	ldr	r3, [r7, #4]
 8005ee4:	edd3 7a12 	vldr	s15, [r3, #72]	@ 0x48
 8005ee8:	eef1 7a67 	vneg.f32	s15, s15
 8005eec:	ed9f 7a03 	vldr	s14, [pc, #12]	@ 8005efc <VoltageInjection_SquareWave+0x180>
 8005ef0:	ee67 7a87 	vmul.f32	s15, s15, s14
 8005ef4:	e009      	b.n	8005f0a <VoltageInjection_SquareWave+0x18e>
 8005ef6:	bf00      	nop
 8005ef8:	200033c8 	.word	0x200033c8
 8005efc:	3f13cd3a 	.word	0x3f13cd3a
 8005f00:	3f5db3d7 	.word	0x3f5db3d7
 8005f04:	687b      	ldr	r3, [r7, #4]
 8005f06:	edd3 7a5f 	vldr	s15, [r3, #380]	@ 0x17c
 8005f0a:	687b      	ldr	r3, [r7, #4]
 8005f0c:	edc3 7a64 	vstr	s15, [r3, #400]	@ 0x190
	INV->Vdsr_ref_aw = INV->Vdsr_ref_unsat - INV->Vdsr_ref;
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	ed93 7a5e 	vldr	s14, [r3, #376]	@ 0x178
 8005f16:	687b      	ldr	r3, [r7, #4]
 8005f18:	edd3 7a63 	vldr	s15, [r3, #396]	@ 0x18c
 8005f1c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8005f20:	687b      	ldr	r3, [r7, #4]
 8005f22:	edc3 7a68 	vstr	s15, [r3, #416]	@ 0x1a0
	INV->Vqsr_ref_aw = INV->Vqsr_ref_unsat - INV->Vqsr_ref;
 8005f26:	687b      	ldr	r3, [r7, #4]
 8005f28:	ed93 7a5f 	vldr	s14, [r3, #380]	@ 0x17c
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	edd3 7a64 	vldr	s15, [r3, #400]	@ 0x190
 8005f32:	ee77 7a67 	vsub.f32	s15, s14, s15
 8005f36:	687b      	ldr	r3, [r7, #4]
 8005f38:	edc3 7a69 	vstr	s15, [r3, #420]	@ 0x1a4
	INV->Vdss_ref = INV->Vdsr_ref*INV->cosThetar_adv - INV->Vqsr_ref*INV->sinThetar_adv;
 8005f3c:	687b      	ldr	r3, [r7, #4]
 8005f3e:	ed93 7a63 	vldr	s14, [r3, #396]	@ 0x18c
 8005f42:	687b      	ldr	r3, [r7, #4]
 8005f44:	edd3 7a7e 	vldr	s15, [r3, #504]	@ 0x1f8
 8005f48:	ee27 7a27 	vmul.f32	s14, s14, s15
 8005f4c:	687b      	ldr	r3, [r7, #4]
 8005f4e:	edd3 6a64 	vldr	s13, [r3, #400]	@ 0x190
 8005f52:	687b      	ldr	r3, [r7, #4]
 8005f54:	edd3 7a7f 	vldr	s15, [r3, #508]	@ 0x1fc
 8005f58:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8005f5c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8005f60:	687b      	ldr	r3, [r7, #4]
 8005f62:	edc3 7a6a 	vstr	s15, [r3, #424]	@ 0x1a8
	INV->Vqss_ref = INV->Vdsr_ref*INV->sinThetar_adv + INV->Vqsr_ref*INV->cosThetar_adv;
 8005f66:	687b      	ldr	r3, [r7, #4]
 8005f68:	ed93 7a63 	vldr	s14, [r3, #396]	@ 0x18c
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	edd3 7a7f 	vldr	s15, [r3, #508]	@ 0x1fc
 8005f72:	ee27 7a27 	vmul.f32	s14, s14, s15
 8005f76:	687b      	ldr	r3, [r7, #4]
 8005f78:	edd3 6a64 	vldr	s13, [r3, #400]	@ 0x190
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	edd3 7a7e 	vldr	s15, [r3, #504]	@ 0x1f8
 8005f82:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8005f86:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005f8a:	687b      	ldr	r3, [r7, #4]
 8005f8c:	edc3 7a6b 	vstr	s15, [r3, #428]	@ 0x1ac

	INV->Vas_ref = INV->Vdss_ref;
 8005f90:	687b      	ldr	r3, [r7, #4]
 8005f92:	f8d3 21a8 	ldr.w	r2, [r3, #424]	@ 0x1a8
 8005f96:	687b      	ldr	r3, [r7, #4]
 8005f98:	f8c3 21b0 	str.w	r2, [r3, #432]	@ 0x1b0
	INV->Vbs_ref = -0.5f*INV->Vdss_ref + SQRT3HALF*INV->Vqss_ref;
 8005f9c:	687b      	ldr	r3, [r7, #4]
 8005f9e:	edd3 7a6a 	vldr	s15, [r3, #424]	@ 0x1a8
 8005fa2:	eebe 7a00 	vmov.f32	s14, #224	@ 0xbf000000 -0.5
 8005fa6:	ee27 7a87 	vmul.f32	s14, s15, s14
 8005faa:	687b      	ldr	r3, [r7, #4]
 8005fac:	edd3 7a6b 	vldr	s15, [r3, #428]	@ 0x1ac
 8005fb0:	ed5f 6a2d 	vldr	s13, [pc, #-180]	@ 8005f00 <VoltageInjection_SquareWave+0x184>
 8005fb4:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8005fb8:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	edc3 7a6d 	vstr	s15, [r3, #436]	@ 0x1b4
	INV->Vcs_ref = -0.5f*INV->Vdss_ref - SQRT3HALF*INV->Vqss_ref;
 8005fc2:	687b      	ldr	r3, [r7, #4]
 8005fc4:	edd3 7a6a 	vldr	s15, [r3, #424]	@ 0x1a8
 8005fc8:	eebe 7a00 	vmov.f32	s14, #224	@ 0xbf000000 -0.5
 8005fcc:	ee27 7a87 	vmul.f32	s14, s15, s14
 8005fd0:	687b      	ldr	r3, [r7, #4]
 8005fd2:	edd3 7a6b 	vldr	s15, [r3, #428]	@ 0x1ac
 8005fd6:	ed5f 6a36 	vldr	s13, [pc, #-216]	@ 8005f00 <VoltageInjection_SquareWave+0x184>
 8005fda:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8005fde:	ee77 7a67 	vsub.f32	s15, s14, s15
 8005fe2:	687b      	ldr	r3, [r7, #4]
 8005fe4:	edc3 7a6e 	vstr	s15, [r3, #440]	@ 0x1b8

	INV->Vmax = INV->Vas_ref;
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	f8d3 21b0 	ldr.w	r2, [r3, #432]	@ 0x1b0
 8005fee:	687b      	ldr	r3, [r7, #4]
 8005ff0:	f8c3 21bc 	str.w	r2, [r3, #444]	@ 0x1bc
	if (INV->Vmax < INV->Vbs_ref) INV->Vmax = INV->Vbs_ref;
 8005ff4:	687b      	ldr	r3, [r7, #4]
 8005ff6:	ed93 7a6f 	vldr	s14, [r3, #444]	@ 0x1bc
 8005ffa:	687b      	ldr	r3, [r7, #4]
 8005ffc:	edd3 7a6d 	vldr	s15, [r3, #436]	@ 0x1b4
 8006000:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8006004:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006008:	d505      	bpl.n	8006016 <VoltageInjection_SquareWave+0x29a>
 800600a:	687b      	ldr	r3, [r7, #4]
 800600c:	f8d3 21b4 	ldr.w	r2, [r3, #436]	@ 0x1b4
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	f8c3 21bc 	str.w	r2, [r3, #444]	@ 0x1bc
	if (INV->Vmax < INV->Vcs_ref) INV->Vmax = INV->Vcs_ref;
 8006016:	687b      	ldr	r3, [r7, #4]
 8006018:	ed93 7a6f 	vldr	s14, [r3, #444]	@ 0x1bc
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	edd3 7a6e 	vldr	s15, [r3, #440]	@ 0x1b8
 8006022:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8006026:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800602a:	d505      	bpl.n	8006038 <VoltageInjection_SquareWave+0x2bc>
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	f8d3 21b8 	ldr.w	r2, [r3, #440]	@ 0x1b8
 8006032:	687b      	ldr	r3, [r7, #4]
 8006034:	f8c3 21bc 	str.w	r2, [r3, #444]	@ 0x1bc

	INV->Vmin = INV->Vas_ref;
 8006038:	687b      	ldr	r3, [r7, #4]
 800603a:	f8d3 21b0 	ldr.w	r2, [r3, #432]	@ 0x1b0
 800603e:	687b      	ldr	r3, [r7, #4]
 8006040:	f8c3 21c0 	str.w	r2, [r3, #448]	@ 0x1c0
	if (INV->Vmin > INV->Vbs_ref) INV->Vmin = INV->Vbs_ref;
 8006044:	687b      	ldr	r3, [r7, #4]
 8006046:	ed93 7a70 	vldr	s14, [r3, #448]	@ 0x1c0
 800604a:	687b      	ldr	r3, [r7, #4]
 800604c:	edd3 7a6d 	vldr	s15, [r3, #436]	@ 0x1b4
 8006050:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8006054:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006058:	dd05      	ble.n	8006066 <VoltageInjection_SquareWave+0x2ea>
 800605a:	687b      	ldr	r3, [r7, #4]
 800605c:	f8d3 21b4 	ldr.w	r2, [r3, #436]	@ 0x1b4
 8006060:	687b      	ldr	r3, [r7, #4]
 8006062:	f8c3 21c0 	str.w	r2, [r3, #448]	@ 0x1c0
	if (INV->Vmin > INV->Vcs_ref) INV->Vmin = INV->Vcs_ref;
 8006066:	687b      	ldr	r3, [r7, #4]
 8006068:	ed93 7a70 	vldr	s14, [r3, #448]	@ 0x1c0
 800606c:	687b      	ldr	r3, [r7, #4]
 800606e:	edd3 7a6e 	vldr	s15, [r3, #440]	@ 0x1b8
 8006072:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8006076:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800607a:	dd05      	ble.n	8006088 <VoltageInjection_SquareWave+0x30c>
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	f8d3 21b8 	ldr.w	r2, [r3, #440]	@ 0x1b8
 8006082:	687b      	ldr	r3, [r7, #4]
 8006084:	f8c3 21c0 	str.w	r2, [r3, #448]	@ 0x1c0

	INV->Voffset = -0.5f * (INV->Vmax + INV->Vmin);
 8006088:	687b      	ldr	r3, [r7, #4]
 800608a:	ed93 7a6f 	vldr	s14, [r3, #444]	@ 0x1bc
 800608e:	687b      	ldr	r3, [r7, #4]
 8006090:	edd3 7a70 	vldr	s15, [r3, #448]	@ 0x1c0
 8006094:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006098:	eebe 7a00 	vmov.f32	s14, #224	@ 0xbf000000 -0.5
 800609c:	ee67 7a87 	vmul.f32	s15, s15, s14
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	edc3 7a71 	vstr	s15, [r3, #452]	@ 0x1c4

	INV->Idss_ref = INV->Idsr_ref*INV->cosThetar_adv - INV->Iqsr_ref*INV->sinThetar_adv;
 80060a6:	687b      	ldr	r3, [r7, #4]
 80060a8:	ed93 7a3f 	vldr	s14, [r3, #252]	@ 0xfc
 80060ac:	687b      	ldr	r3, [r7, #4]
 80060ae:	edd3 7a7e 	vldr	s15, [r3, #504]	@ 0x1f8
 80060b2:	ee27 7a27 	vmul.f32	s14, s14, s15
 80060b6:	687b      	ldr	r3, [r7, #4]
 80060b8:	edd3 6a49 	vldr	s13, [r3, #292]	@ 0x124
 80060bc:	687b      	ldr	r3, [r7, #4]
 80060be:	edd3 7a7f 	vldr	s15, [r3, #508]	@ 0x1fc
 80060c2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80060c6:	ee77 7a67 	vsub.f32	s15, s14, s15
 80060ca:	687b      	ldr	r3, [r7, #4]
 80060cc:	edc3 7abb 	vstr	s15, [r3, #748]	@ 0x2ec
	INV->Iqss_ref = INV->Idsr_ref*INV->sinThetar_adv + INV->Iqsr_ref*INV->cosThetar_adv;
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	ed93 7a3f 	vldr	s14, [r3, #252]	@ 0xfc
 80060d6:	687b      	ldr	r3, [r7, #4]
 80060d8:	edd3 7a7f 	vldr	s15, [r3, #508]	@ 0x1fc
 80060dc:	ee27 7a27 	vmul.f32	s14, s14, s15
 80060e0:	687b      	ldr	r3, [r7, #4]
 80060e2:	edd3 6a49 	vldr	s13, [r3, #292]	@ 0x124
 80060e6:	687b      	ldr	r3, [r7, #4]
 80060e8:	edd3 7a7e 	vldr	s15, [r3, #504]	@ 0x1f8
 80060ec:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80060f0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80060f4:	687b      	ldr	r3, [r7, #4]
 80060f6:	edc3 7abc 	vstr	s15, [r3, #752]	@ 0x2f0

	INV->Ia_ref = INV->Idss_ref;
 80060fa:	687b      	ldr	r3, [r7, #4]
 80060fc:	f8d3 22ec 	ldr.w	r2, [r3, #748]	@ 0x2ec
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	f8c3 22f4 	str.w	r2, [r3, #756]	@ 0x2f4
	INV->Ib_ref = -0.5f*INV->Idss_ref + SQRT3HALF*INV->Iqss_ref;
 8006106:	687b      	ldr	r3, [r7, #4]
 8006108:	edd3 7abb 	vldr	s15, [r3, #748]	@ 0x2ec
 800610c:	eebe 7a00 	vmov.f32	s14, #224	@ 0xbf000000 -0.5
 8006110:	ee27 7a87 	vmul.f32	s14, s15, s14
 8006114:	687b      	ldr	r3, [r7, #4]
 8006116:	edd3 7abc 	vldr	s15, [r3, #752]	@ 0x2f0
 800611a:	ed5f 6a87 	vldr	s13, [pc, #-540]	@ 8005f00 <VoltageInjection_SquareWave+0x184>
 800611e:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8006122:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006126:	687b      	ldr	r3, [r7, #4]
 8006128:	edc3 7abe 	vstr	s15, [r3, #760]	@ 0x2f8
	INV->Ic_ref = -0.5f*INV->Idss_ref - SQRT3HALF*INV->Iqss_ref;
 800612c:	687b      	ldr	r3, [r7, #4]
 800612e:	edd3 7abb 	vldr	s15, [r3, #748]	@ 0x2ec
 8006132:	eebe 7a00 	vmov.f32	s14, #224	@ 0xbf000000 -0.5
 8006136:	ee27 7a87 	vmul.f32	s14, s15, s14
 800613a:	687b      	ldr	r3, [r7, #4]
 800613c:	edd3 7abc 	vldr	s15, [r3, #752]	@ 0x2f0
 8006140:	ed5f 6a91 	vldr	s13, [pc, #-580]	@ 8005f00 <VoltageInjection_SquareWave+0x184>
 8006144:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8006148:	ee77 7a67 	vsub.f32	s15, s14, s15
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	edc3 7abf 	vstr	s15, [r3, #764]	@ 0x2fc

	INV->Va_NLC = INV->A_NLC*atanf(INV->B_NLC*INV->Ia_ref);
 8006152:	687b      	ldr	r3, [r7, #4]
 8006154:	ed93 8ac0 	vldr	s16, [r3, #768]	@ 0x300
 8006158:	687b      	ldr	r3, [r7, #4]
 800615a:	ed93 7ac1 	vldr	s14, [r3, #772]	@ 0x304
 800615e:	687b      	ldr	r3, [r7, #4]
 8006160:	edd3 7abd 	vldr	s15, [r3, #756]	@ 0x2f4
 8006164:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006168:	eeb0 0a67 	vmov.f32	s0, s15
 800616c:	f007 fb8c 	bl	800d888 <atanf>
 8006170:	eef0 7a40 	vmov.f32	s15, s0
 8006174:	ee68 7a27 	vmul.f32	s15, s16, s15
 8006178:	687b      	ldr	r3, [r7, #4]
 800617a:	edc3 7ac3 	vstr	s15, [r3, #780]	@ 0x30c
	INV->Vb_NLC = INV->A_NLC*atanf(INV->B_NLC*INV->Ib_ref);
 800617e:	687b      	ldr	r3, [r7, #4]
 8006180:	ed93 8ac0 	vldr	s16, [r3, #768]	@ 0x300
 8006184:	687b      	ldr	r3, [r7, #4]
 8006186:	ed93 7ac1 	vldr	s14, [r3, #772]	@ 0x304
 800618a:	687b      	ldr	r3, [r7, #4]
 800618c:	edd3 7abe 	vldr	s15, [r3, #760]	@ 0x2f8
 8006190:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006194:	eeb0 0a67 	vmov.f32	s0, s15
 8006198:	f007 fb76 	bl	800d888 <atanf>
 800619c:	eef0 7a40 	vmov.f32	s15, s0
 80061a0:	ee68 7a27 	vmul.f32	s15, s16, s15
 80061a4:	687b      	ldr	r3, [r7, #4]
 80061a6:	edc3 7ac4 	vstr	s15, [r3, #784]	@ 0x310
	INV->Vc_NLC = INV->A_NLC*atanf(INV->B_NLC*INV->Ic_ref);
 80061aa:	687b      	ldr	r3, [r7, #4]
 80061ac:	ed93 8ac0 	vldr	s16, [r3, #768]	@ 0x300
 80061b0:	687b      	ldr	r3, [r7, #4]
 80061b2:	ed93 7ac1 	vldr	s14, [r3, #772]	@ 0x304
 80061b6:	687b      	ldr	r3, [r7, #4]
 80061b8:	edd3 7abf 	vldr	s15, [r3, #764]	@ 0x2fc
 80061bc:	ee67 7a27 	vmul.f32	s15, s14, s15
 80061c0:	eeb0 0a67 	vmov.f32	s0, s15
 80061c4:	f007 fb60 	bl	800d888 <atanf>
 80061c8:	eef0 7a40 	vmov.f32	s15, s0
 80061cc:	ee68 7a27 	vmul.f32	s15, s16, s15
 80061d0:	687b      	ldr	r3, [r7, #4]
 80061d2:	edc3 7ac5 	vstr	s15, [r3, #788]	@ 0x314

	INV->Van_ref = LIMIT(INV->Vas_ref + INV->Voffset + INV->Va_NLC, -0.5f*INV->Vdc, 0.5f*INV->Vdc);
 80061d6:	687b      	ldr	r3, [r7, #4]
 80061d8:	ed93 7a6c 	vldr	s14, [r3, #432]	@ 0x1b0
 80061dc:	687b      	ldr	r3, [r7, #4]
 80061de:	edd3 7a71 	vldr	s15, [r3, #452]	@ 0x1c4
 80061e2:	ee37 7a27 	vadd.f32	s14, s14, s15
 80061e6:	687b      	ldr	r3, [r7, #4]
 80061e8:	edd3 7ac3 	vldr	s15, [r3, #780]	@ 0x30c
 80061ec:	ee37 7a27 	vadd.f32	s14, s14, s15
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	edd3 7a12 	vldr	s15, [r3, #72]	@ 0x48
 80061f6:	eef6 6a00 	vmov.f32	s13, #96	@ 0x3f000000  0.5
 80061fa:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80061fe:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8006202:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006206:	dd07      	ble.n	8006218 <VoltageInjection_SquareWave+0x49c>
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	edd3 7a12 	vldr	s15, [r3, #72]	@ 0x48
 800620e:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8006212:	ee67 7a87 	vmul.f32	s15, s15, s14
 8006216:	e02d      	b.n	8006274 <VoltageInjection_SquareWave+0x4f8>
 8006218:	687b      	ldr	r3, [r7, #4]
 800621a:	ed93 7a6c 	vldr	s14, [r3, #432]	@ 0x1b0
 800621e:	687b      	ldr	r3, [r7, #4]
 8006220:	edd3 7a71 	vldr	s15, [r3, #452]	@ 0x1c4
 8006224:	ee37 7a27 	vadd.f32	s14, s14, s15
 8006228:	687b      	ldr	r3, [r7, #4]
 800622a:	edd3 7ac3 	vldr	s15, [r3, #780]	@ 0x30c
 800622e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8006232:	687b      	ldr	r3, [r7, #4]
 8006234:	edd3 7a12 	vldr	s15, [r3, #72]	@ 0x48
 8006238:	eefe 6a00 	vmov.f32	s13, #224	@ 0xbf000000 -0.5
 800623c:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8006240:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8006244:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006248:	d507      	bpl.n	800625a <VoltageInjection_SquareWave+0x4de>
 800624a:	687b      	ldr	r3, [r7, #4]
 800624c:	edd3 7a12 	vldr	s15, [r3, #72]	@ 0x48
 8006250:	eebe 7a00 	vmov.f32	s14, #224	@ 0xbf000000 -0.5
 8006254:	ee67 7a87 	vmul.f32	s15, s15, s14
 8006258:	e00c      	b.n	8006274 <VoltageInjection_SquareWave+0x4f8>
 800625a:	687b      	ldr	r3, [r7, #4]
 800625c:	ed93 7a6c 	vldr	s14, [r3, #432]	@ 0x1b0
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	edd3 7a71 	vldr	s15, [r3, #452]	@ 0x1c4
 8006266:	ee37 7a27 	vadd.f32	s14, s14, s15
 800626a:	687b      	ldr	r3, [r7, #4]
 800626c:	edd3 7ac3 	vldr	s15, [r3, #780]	@ 0x30c
 8006270:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	edc3 7a72 	vstr	s15, [r3, #456]	@ 0x1c8
	INV->Vbn_ref = LIMIT(INV->Vbs_ref + INV->Voffset + INV->Vb_NLC, -0.5f*INV->Vdc, 0.5f*INV->Vdc);
 800627a:	687b      	ldr	r3, [r7, #4]
 800627c:	ed93 7a6d 	vldr	s14, [r3, #436]	@ 0x1b4
 8006280:	687b      	ldr	r3, [r7, #4]
 8006282:	edd3 7a71 	vldr	s15, [r3, #452]	@ 0x1c4
 8006286:	ee37 7a27 	vadd.f32	s14, s14, s15
 800628a:	687b      	ldr	r3, [r7, #4]
 800628c:	edd3 7ac4 	vldr	s15, [r3, #784]	@ 0x310
 8006290:	ee37 7a27 	vadd.f32	s14, s14, s15
 8006294:	687b      	ldr	r3, [r7, #4]
 8006296:	edd3 7a12 	vldr	s15, [r3, #72]	@ 0x48
 800629a:	eef6 6a00 	vmov.f32	s13, #96	@ 0x3f000000  0.5
 800629e:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80062a2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80062a6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80062aa:	dd07      	ble.n	80062bc <VoltageInjection_SquareWave+0x540>
 80062ac:	687b      	ldr	r3, [r7, #4]
 80062ae:	edd3 7a12 	vldr	s15, [r3, #72]	@ 0x48
 80062b2:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 80062b6:	ee67 7a87 	vmul.f32	s15, s15, s14
 80062ba:	e02d      	b.n	8006318 <VoltageInjection_SquareWave+0x59c>
 80062bc:	687b      	ldr	r3, [r7, #4]
 80062be:	ed93 7a6d 	vldr	s14, [r3, #436]	@ 0x1b4
 80062c2:	687b      	ldr	r3, [r7, #4]
 80062c4:	edd3 7a71 	vldr	s15, [r3, #452]	@ 0x1c4
 80062c8:	ee37 7a27 	vadd.f32	s14, s14, s15
 80062cc:	687b      	ldr	r3, [r7, #4]
 80062ce:	edd3 7ac4 	vldr	s15, [r3, #784]	@ 0x310
 80062d2:	ee37 7a27 	vadd.f32	s14, s14, s15
 80062d6:	687b      	ldr	r3, [r7, #4]
 80062d8:	edd3 7a12 	vldr	s15, [r3, #72]	@ 0x48
 80062dc:	eefe 6a00 	vmov.f32	s13, #224	@ 0xbf000000 -0.5
 80062e0:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80062e4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80062e8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80062ec:	d507      	bpl.n	80062fe <VoltageInjection_SquareWave+0x582>
 80062ee:	687b      	ldr	r3, [r7, #4]
 80062f0:	edd3 7a12 	vldr	s15, [r3, #72]	@ 0x48
 80062f4:	eebe 7a00 	vmov.f32	s14, #224	@ 0xbf000000 -0.5
 80062f8:	ee67 7a87 	vmul.f32	s15, s15, s14
 80062fc:	e00c      	b.n	8006318 <VoltageInjection_SquareWave+0x59c>
 80062fe:	687b      	ldr	r3, [r7, #4]
 8006300:	ed93 7a6d 	vldr	s14, [r3, #436]	@ 0x1b4
 8006304:	687b      	ldr	r3, [r7, #4]
 8006306:	edd3 7a71 	vldr	s15, [r3, #452]	@ 0x1c4
 800630a:	ee37 7a27 	vadd.f32	s14, s14, s15
 800630e:	687b      	ldr	r3, [r7, #4]
 8006310:	edd3 7ac4 	vldr	s15, [r3, #784]	@ 0x310
 8006314:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	edc3 7a73 	vstr	s15, [r3, #460]	@ 0x1cc
	INV->Vcn_ref = LIMIT(INV->Vcs_ref + INV->Voffset + INV->Vc_NLC, -0.5f*INV->Vdc, 0.5f*INV->Vdc);
 800631e:	687b      	ldr	r3, [r7, #4]
 8006320:	ed93 7a6e 	vldr	s14, [r3, #440]	@ 0x1b8
 8006324:	687b      	ldr	r3, [r7, #4]
 8006326:	edd3 7a71 	vldr	s15, [r3, #452]	@ 0x1c4
 800632a:	ee37 7a27 	vadd.f32	s14, s14, s15
 800632e:	687b      	ldr	r3, [r7, #4]
 8006330:	edd3 7ac5 	vldr	s15, [r3, #788]	@ 0x314
 8006334:	ee37 7a27 	vadd.f32	s14, s14, s15
 8006338:	687b      	ldr	r3, [r7, #4]
 800633a:	edd3 7a12 	vldr	s15, [r3, #72]	@ 0x48
 800633e:	eef6 6a00 	vmov.f32	s13, #96	@ 0x3f000000  0.5
 8006342:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8006346:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800634a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800634e:	dd07      	ble.n	8006360 <VoltageInjection_SquareWave+0x5e4>
 8006350:	687b      	ldr	r3, [r7, #4]
 8006352:	edd3 7a12 	vldr	s15, [r3, #72]	@ 0x48
 8006356:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 800635a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800635e:	e02d      	b.n	80063bc <VoltageInjection_SquareWave+0x640>
 8006360:	687b      	ldr	r3, [r7, #4]
 8006362:	ed93 7a6e 	vldr	s14, [r3, #440]	@ 0x1b8
 8006366:	687b      	ldr	r3, [r7, #4]
 8006368:	edd3 7a71 	vldr	s15, [r3, #452]	@ 0x1c4
 800636c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8006370:	687b      	ldr	r3, [r7, #4]
 8006372:	edd3 7ac5 	vldr	s15, [r3, #788]	@ 0x314
 8006376:	ee37 7a27 	vadd.f32	s14, s14, s15
 800637a:	687b      	ldr	r3, [r7, #4]
 800637c:	edd3 7a12 	vldr	s15, [r3, #72]	@ 0x48
 8006380:	eefe 6a00 	vmov.f32	s13, #224	@ 0xbf000000 -0.5
 8006384:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8006388:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800638c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006390:	d507      	bpl.n	80063a2 <VoltageInjection_SquareWave+0x626>
 8006392:	687b      	ldr	r3, [r7, #4]
 8006394:	edd3 7a12 	vldr	s15, [r3, #72]	@ 0x48
 8006398:	eebe 7a00 	vmov.f32	s14, #224	@ 0xbf000000 -0.5
 800639c:	ee67 7a87 	vmul.f32	s15, s15, s14
 80063a0:	e00c      	b.n	80063bc <VoltageInjection_SquareWave+0x640>
 80063a2:	687b      	ldr	r3, [r7, #4]
 80063a4:	ed93 7a6e 	vldr	s14, [r3, #440]	@ 0x1b8
 80063a8:	687b      	ldr	r3, [r7, #4]
 80063aa:	edd3 7a71 	vldr	s15, [r3, #452]	@ 0x1c4
 80063ae:	ee37 7a27 	vadd.f32	s14, s14, s15
 80063b2:	687b      	ldr	r3, [r7, #4]
 80063b4:	edd3 7ac5 	vldr	s15, [r3, #788]	@ 0x314
 80063b8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80063bc:	687b      	ldr	r3, [r7, #4]
 80063be:	edc3 7a74 	vstr	s15, [r3, #464]	@ 0x1d0

	INV->Duty_A = (INV->Van_ref*INV->INV_Vdc + 0.5f);
 80063c2:	687b      	ldr	r3, [r7, #4]
 80063c4:	ed93 7a72 	vldr	s14, [r3, #456]	@ 0x1c8
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	edd3 7a14 	vldr	s15, [r3, #80]	@ 0x50
 80063ce:	ee67 7a27 	vmul.f32	s15, s14, s15
 80063d2:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 80063d6:	ee77 7a87 	vadd.f32	s15, s15, s14
 80063da:	687b      	ldr	r3, [r7, #4]
 80063dc:	edc3 7a75 	vstr	s15, [r3, #468]	@ 0x1d4
	INV->Duty_B = (INV->Vbn_ref*INV->INV_Vdc + 0.5f);
 80063e0:	687b      	ldr	r3, [r7, #4]
 80063e2:	ed93 7a73 	vldr	s14, [r3, #460]	@ 0x1cc
 80063e6:	687b      	ldr	r3, [r7, #4]
 80063e8:	edd3 7a14 	vldr	s15, [r3, #80]	@ 0x50
 80063ec:	ee67 7a27 	vmul.f32	s15, s14, s15
 80063f0:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 80063f4:	ee77 7a87 	vadd.f32	s15, s15, s14
 80063f8:	687b      	ldr	r3, [r7, #4]
 80063fa:	edc3 7a76 	vstr	s15, [r3, #472]	@ 0x1d8
	INV->Duty_C = (INV->Vcn_ref*INV->INV_Vdc + 0.5f);
 80063fe:	687b      	ldr	r3, [r7, #4]
 8006400:	ed93 7a74 	vldr	s14, [r3, #464]	@ 0x1d0
 8006404:	687b      	ldr	r3, [r7, #4]
 8006406:	edd3 7a14 	vldr	s15, [r3, #80]	@ 0x50
 800640a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800640e:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8006412:	ee77 7a87 	vadd.f32	s15, s15, s14
 8006416:	687b      	ldr	r3, [r7, #4]
 8006418:	edc3 7a77 	vstr	s15, [r3, #476]	@ 0x1dc

	INV->Duty_A = LIMIT(INV->Duty_A, 0.f, 1.f);
 800641c:	687b      	ldr	r3, [r7, #4]
 800641e:	edd3 7a75 	vldr	s15, [r3, #468]	@ 0x1d4
 8006422:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006426:	eef4 7ac7 	vcmpe.f32	s15, s14
 800642a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800642e:	dd02      	ble.n	8006436 <VoltageInjection_SquareWave+0x6ba>
 8006430:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 8006434:	e00d      	b.n	8006452 <VoltageInjection_SquareWave+0x6d6>
 8006436:	687b      	ldr	r3, [r7, #4]
 8006438:	edd3 7a75 	vldr	s15, [r3, #468]	@ 0x1d4
 800643c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8006440:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006444:	d502      	bpl.n	800644c <VoltageInjection_SquareWave+0x6d0>
 8006446:	f04f 0300 	mov.w	r3, #0
 800644a:	e002      	b.n	8006452 <VoltageInjection_SquareWave+0x6d6>
 800644c:	687b      	ldr	r3, [r7, #4]
 800644e:	f8d3 31d4 	ldr.w	r3, [r3, #468]	@ 0x1d4
 8006452:	687a      	ldr	r2, [r7, #4]
 8006454:	f8c2 31d4 	str.w	r3, [r2, #468]	@ 0x1d4
	INV->Duty_B = LIMIT(INV->Duty_B, 0.f, 1.f);
 8006458:	687b      	ldr	r3, [r7, #4]
 800645a:	edd3 7a76 	vldr	s15, [r3, #472]	@ 0x1d8
 800645e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006462:	eef4 7ac7 	vcmpe.f32	s15, s14
 8006466:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800646a:	dd02      	ble.n	8006472 <VoltageInjection_SquareWave+0x6f6>
 800646c:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 8006470:	e00d      	b.n	800648e <VoltageInjection_SquareWave+0x712>
 8006472:	687b      	ldr	r3, [r7, #4]
 8006474:	edd3 7a76 	vldr	s15, [r3, #472]	@ 0x1d8
 8006478:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800647c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006480:	d502      	bpl.n	8006488 <VoltageInjection_SquareWave+0x70c>
 8006482:	f04f 0300 	mov.w	r3, #0
 8006486:	e002      	b.n	800648e <VoltageInjection_SquareWave+0x712>
 8006488:	687b      	ldr	r3, [r7, #4]
 800648a:	f8d3 31d8 	ldr.w	r3, [r3, #472]	@ 0x1d8
 800648e:	687a      	ldr	r2, [r7, #4]
 8006490:	f8c2 31d8 	str.w	r3, [r2, #472]	@ 0x1d8
	INV->Duty_C = LIMIT(INV->Duty_C, 0.f, 1.f);
 8006494:	687b      	ldr	r3, [r7, #4]
 8006496:	edd3 7a77 	vldr	s15, [r3, #476]	@ 0x1dc
 800649a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800649e:	eef4 7ac7 	vcmpe.f32	s15, s14
 80064a2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80064a6:	dd02      	ble.n	80064ae <VoltageInjection_SquareWave+0x732>
 80064a8:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 80064ac:	e00d      	b.n	80064ca <VoltageInjection_SquareWave+0x74e>
 80064ae:	687b      	ldr	r3, [r7, #4]
 80064b0:	edd3 7a77 	vldr	s15, [r3, #476]	@ 0x1dc
 80064b4:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80064b8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80064bc:	d502      	bpl.n	80064c4 <VoltageInjection_SquareWave+0x748>
 80064be:	f04f 0300 	mov.w	r3, #0
 80064c2:	e002      	b.n	80064ca <VoltageInjection_SquareWave+0x74e>
 80064c4:	687b      	ldr	r3, [r7, #4]
 80064c6:	f8d3 31dc 	ldr.w	r3, [r3, #476]	@ 0x1dc
 80064ca:	687a      	ldr	r2, [r7, #4]
 80064cc:	f8c2 31dc 	str.w	r3, [r2, #476]	@ 0x1dc

	PwmDutyUpt();
 80064d0:	f000 fb36 	bl	8006b40 <PwmDutyUpt>
	PwmSwOn();
 80064d4:	f000 fade 	bl	8006a94 <PwmSwOn>

	if (!FLAG.FAULT) PWM_BUF_ON;
 80064d8:	4b07      	ldr	r3, [pc, #28]	@ (80064f8 <VoltageInjection_SquareWave+0x77c>)
 80064da:	885b      	ldrh	r3, [r3, #2]
 80064dc:	2b00      	cmp	r3, #0
 80064de:	d105      	bne.n	80064ec <VoltageInjection_SquareWave+0x770>
 80064e0:	2200      	movs	r2, #0
 80064e2:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80064e6:	4805      	ldr	r0, [pc, #20]	@ (80064fc <VoltageInjection_SquareWave+0x780>)
 80064e8:	f004 f8cc 	bl	800a684 <HAL_GPIO_WritePin>

}
 80064ec:	bf00      	nop
 80064ee:	3708      	adds	r7, #8
 80064f0:	46bd      	mov	sp, r7
 80064f2:	ecbd 8b02 	vpop	{d8}
 80064f6:	bd80      	pop	{r7, pc}
 80064f8:	20002ff4 	.word	0x20002ff4
 80064fc:	48000800 	.word	0x48000800

08006500 <Hallsensor_Observer>:

void Hallsensor_Observer(struct INVERTER *INV){ // speed calculation
 8006500:	b580      	push	{r7, lr}
 8006502:	b082      	sub	sp, #8
 8006504:	af00      	add	r7, sp, #0
 8006506:	6078      	str	r0, [r7, #4]

//	INV->hallSensorValue = HAL_TIM_ReadCapturedValue(&htim3, TIM_CHANNEL_1);

	INV->Thetar_err_Hall = BOUND_PI(INV->Thetar_Hall_PLL - INV->Thetar_est_Hall);
 8006508:	687b      	ldr	r3, [r7, #4]
 800650a:	ed93 7ad9 	vldr	s14, [r3, #868]	@ 0x364
 800650e:	687b      	ldr	r3, [r7, #4]
 8006510:	edd3 7ada 	vldr	s15, [r3, #872]	@ 0x368
 8006514:	ee77 7a67 	vsub.f32	s15, s14, s15
 8006518:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800651c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006520:	dd22      	ble.n	8006568 <Hallsensor_Observer+0x68>
 8006522:	687b      	ldr	r3, [r7, #4]
 8006524:	ed93 7ad9 	vldr	s14, [r3, #868]	@ 0x364
 8006528:	687b      	ldr	r3, [r7, #4]
 800652a:	edd3 7ada 	vldr	s15, [r3, #872]	@ 0x368
 800652e:	ee37 7a67 	vsub.f32	s14, s14, s15
 8006532:	687b      	ldr	r3, [r7, #4]
 8006534:	edd3 6ad9 	vldr	s13, [r3, #868]	@ 0x364
 8006538:	687b      	ldr	r3, [r7, #4]
 800653a:	edd3 7ada 	vldr	s15, [r3, #872]	@ 0x368
 800653e:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8006542:	eddf 6a93 	vldr	s13, [pc, #588]	@ 8006790 <Hallsensor_Observer+0x290>
 8006546:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800654a:	eef6 6a00 	vmov.f32	s13, #96	@ 0x3f000000  0.5
 800654e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006552:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8006556:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800655a:	eddf 6a8e 	vldr	s13, [pc, #568]	@ 8006794 <Hallsensor_Observer+0x294>
 800655e:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8006562:	ee77 7a67 	vsub.f32	s15, s14, s15
 8006566:	e021      	b.n	80065ac <Hallsensor_Observer+0xac>
 8006568:	687b      	ldr	r3, [r7, #4]
 800656a:	ed93 7ad9 	vldr	s14, [r3, #868]	@ 0x364
 800656e:	687b      	ldr	r3, [r7, #4]
 8006570:	edd3 7ada 	vldr	s15, [r3, #872]	@ 0x368
 8006574:	ee37 7a67 	vsub.f32	s14, s14, s15
 8006578:	687b      	ldr	r3, [r7, #4]
 800657a:	edd3 6ad9 	vldr	s13, [r3, #868]	@ 0x364
 800657e:	687b      	ldr	r3, [r7, #4]
 8006580:	edd3 7ada 	vldr	s15, [r3, #872]	@ 0x368
 8006584:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8006588:	eddf 6a81 	vldr	s13, [pc, #516]	@ 8006790 <Hallsensor_Observer+0x290>
 800658c:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8006590:	eef6 6a00 	vmov.f32	s13, #96	@ 0x3f000000  0.5
 8006594:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8006598:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800659c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80065a0:	eddf 6a7c 	vldr	s13, [pc, #496]	@ 8006794 <Hallsensor_Observer+0x294>
 80065a4:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80065a8:	ee77 7a67 	vsub.f32	s15, s14, s15
 80065ac:	687b      	ldr	r3, [r7, #4]
 80065ae:	edc3 7adb 	vstr	s15, [r3, #876]	@ 0x36c
//	INV->Thetar_Hall_PLL = BOUND_PI(INV->Thetar_Hall_PLL);
//	INV->Thetar_err_Hall = INV->Thetar_Hall_PLL - INV->Thetar_est_Hall;
	INV->integ_PLL_Hall += Tsamp * INV->Ki_PLL_Hall * INV->Thetar_err_Hall;
 80065b2:	687b      	ldr	r3, [r7, #4]
 80065b4:	ed93 7ae8 	vldr	s14, [r3, #928]	@ 0x3a0
 80065b8:	687b      	ldr	r3, [r7, #4]
 80065ba:	edd3 7ae7 	vldr	s15, [r3, #924]	@ 0x39c
 80065be:	eddf 6a76 	vldr	s13, [pc, #472]	@ 8006798 <Hallsensor_Observer+0x298>
 80065c2:	ee67 6aa6 	vmul.f32	s13, s15, s13
 80065c6:	687b      	ldr	r3, [r7, #4]
 80065c8:	edd3 7adb 	vldr	s15, [r3, #876]	@ 0x36c
 80065cc:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80065d0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80065d4:	687b      	ldr	r3, [r7, #4]
 80065d6:	edc3 7ae8 	vstr	s15, [r3, #928]	@ 0x3a0
	INV->Wr_est_Hall = INV->Kp_PLL_Hall * INV->Thetar_err_Hall + INV->integ_PLL_Hall;
 80065da:	687b      	ldr	r3, [r7, #4]
 80065dc:	ed93 7ae6 	vldr	s14, [r3, #920]	@ 0x398
 80065e0:	687b      	ldr	r3, [r7, #4]
 80065e2:	edd3 7adb 	vldr	s15, [r3, #876]	@ 0x36c
 80065e6:	ee27 7a27 	vmul.f32	s14, s14, s15
 80065ea:	687b      	ldr	r3, [r7, #4]
 80065ec:	edd3 7ae8 	vldr	s15, [r3, #928]	@ 0x3a0
 80065f0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80065f4:	687b      	ldr	r3, [r7, #4]
 80065f6:	edc3 7ae4 	vstr	s15, [r3, #912]	@ 0x390
	INV->Thetar_est_Hall += Tsamp * INV->Wr_est_Hall;
 80065fa:	687b      	ldr	r3, [r7, #4]
 80065fc:	ed93 7ada 	vldr	s14, [r3, #872]	@ 0x368
 8006600:	687b      	ldr	r3, [r7, #4]
 8006602:	edd3 7ae4 	vldr	s15, [r3, #912]	@ 0x390
 8006606:	eddf 6a64 	vldr	s13, [pc, #400]	@ 8006798 <Hallsensor_Observer+0x298>
 800660a:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800660e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006612:	687b      	ldr	r3, [r7, #4]
 8006614:	edc3 7ada 	vstr	s15, [r3, #872]	@ 0x368
	INV->Thetar_est_Hall = BOUND_PI(INV->Thetar_est_Hall);
 8006618:	687b      	ldr	r3, [r7, #4]
 800661a:	edd3 7ada 	vldr	s15, [r3, #872]	@ 0x368
 800661e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8006622:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006626:	dd18      	ble.n	800665a <Hallsensor_Observer+0x15a>
 8006628:	687b      	ldr	r3, [r7, #4]
 800662a:	ed93 7ada 	vldr	s14, [r3, #872]	@ 0x368
 800662e:	687b      	ldr	r3, [r7, #4]
 8006630:	edd3 7ada 	vldr	s15, [r3, #872]	@ 0x368
 8006634:	eddf 6a56 	vldr	s13, [pc, #344]	@ 8006790 <Hallsensor_Observer+0x290>
 8006638:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800663c:	eef6 6a00 	vmov.f32	s13, #96	@ 0x3f000000  0.5
 8006640:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006644:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8006648:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800664c:	eddf 6a51 	vldr	s13, [pc, #324]	@ 8006794 <Hallsensor_Observer+0x294>
 8006650:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8006654:	ee77 7a67 	vsub.f32	s15, s14, s15
 8006658:	e017      	b.n	800668a <Hallsensor_Observer+0x18a>
 800665a:	687b      	ldr	r3, [r7, #4]
 800665c:	ed93 7ada 	vldr	s14, [r3, #872]	@ 0x368
 8006660:	687b      	ldr	r3, [r7, #4]
 8006662:	edd3 7ada 	vldr	s15, [r3, #872]	@ 0x368
 8006666:	eddf 6a4a 	vldr	s13, [pc, #296]	@ 8006790 <Hallsensor_Observer+0x290>
 800666a:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800666e:	eef6 6a00 	vmov.f32	s13, #96	@ 0x3f000000  0.5
 8006672:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8006676:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800667a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800667e:	eddf 6a45 	vldr	s13, [pc, #276]	@ 8006794 <Hallsensor_Observer+0x294>
 8006682:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8006686:	ee77 7a67 	vsub.f32	s15, s14, s15
 800668a:	687b      	ldr	r3, [r7, #4]
 800668c:	edc3 7ada 	vstr	s15, [r3, #872]	@ 0x368

//	if (fabs(INV->Wr_est_Hall) < 20){
//		INV->Wr_est_Hall = 0;
//	}

	INV->Wr = INV->Wr_est_Hall;
 8006690:	687b      	ldr	r3, [r7, #4]
 8006692:	f8d3 2390 	ldr.w	r2, [r3, #912]	@ 0x390
 8006696:	687b      	ldr	r3, [r7, #4]
 8006698:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
	INV->Wrm = INV->Wr * INV->INV_PP;
 800669c:	687b      	ldr	r3, [r7, #4]
 800669e:	ed93 7a29 	vldr	s14, [r3, #164]	@ 0xa4
 80066a2:	687b      	ldr	r3, [r7, #4]
 80066a4:	edd3 7a07 	vldr	s15, [r3, #28]
 80066a8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80066ac:	687b      	ldr	r3, [r7, #4]
 80066ae:	edc3 7a2a 	vstr	s15, [r3, #168]	@ 0xa8
	INV->Wrpm = INV->Wrm*Rm2Rpm;
 80066b2:	687b      	ldr	r3, [r7, #4]
 80066b4:	edd3 7a2a 	vldr	s15, [r3, #168]	@ 0xa8
 80066b8:	ed9f 7a38 	vldr	s14, [pc, #224]	@ 800679c <Hallsensor_Observer+0x29c>
 80066bc:	ee67 7a87 	vmul.f32	s15, s15, s14
 80066c0:	687b      	ldr	r3, [r7, #4]
 80066c2:	edc3 7a2b 	vstr	s15, [r3, #172]	@ 0xac

	INV->hall_a = HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_6);
 80066c6:	2140      	movs	r1, #64	@ 0x40
 80066c8:	4835      	ldr	r0, [pc, #212]	@ (80067a0 <Hallsensor_Observer+0x2a0>)
 80066ca:	f003 ffc3 	bl	800a654 <HAL_GPIO_ReadPin>
 80066ce:	4603      	mov	r3, r0
 80066d0:	461a      	mov	r2, r3
 80066d2:	687b      	ldr	r3, [r7, #4]
 80066d4:	f883 234c 	strb.w	r2, [r3, #844]	@ 0x34c
	INV->hall_b = HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_7);
 80066d8:	2180      	movs	r1, #128	@ 0x80
 80066da:	4831      	ldr	r0, [pc, #196]	@ (80067a0 <Hallsensor_Observer+0x2a0>)
 80066dc:	f003 ffba 	bl	800a654 <HAL_GPIO_ReadPin>
 80066e0:	4603      	mov	r3, r0
 80066e2:	461a      	mov	r2, r3
 80066e4:	687b      	ldr	r3, [r7, #4]
 80066e6:	f883 234d 	strb.w	r2, [r3, #845]	@ 0x34d
	INV->hall_c = HAL_GPIO_ReadPin(GPIOD, GPIO_PIN_2);
 80066ea:	2104      	movs	r1, #4
 80066ec:	482d      	ldr	r0, [pc, #180]	@ (80067a4 <Hallsensor_Observer+0x2a4>)
 80066ee:	f003 ffb1 	bl	800a654 <HAL_GPIO_ReadPin>
 80066f2:	4603      	mov	r3, r0
 80066f4:	461a      	mov	r2, r3
 80066f6:	687b      	ldr	r3, [r7, #4]
 80066f8:	f883 234e 	strb.w	r2, [r3, #846]	@ 0x34e

	INV->hall_state = GetHallSensorState(INV->hall_a,INV->hall_b,INV->hall_c);
 80066fc:	687b      	ldr	r3, [r7, #4]
 80066fe:	f893 034c 	ldrb.w	r0, [r3, #844]	@ 0x34c
 8006702:	687b      	ldr	r3, [r7, #4]
 8006704:	f893 134d 	ldrb.w	r1, [r3, #845]	@ 0x34d
 8006708:	687b      	ldr	r3, [r7, #4]
 800670a:	f893 334e 	ldrb.w	r3, [r3, #846]	@ 0x34e
 800670e:	461a      	mov	r2, r3
 8006710:	f000 f854 	bl	80067bc <GetHallSensorState>
 8006714:	4603      	mov	r3, r0
 8006716:	461a      	mov	r2, r3
 8006718:	687b      	ldr	r3, [r7, #4]
 800671a:	f883 2354 	strb.w	r2, [r3, #852]	@ 0x354

	switch(INV->hall_state){
 800671e:	687b      	ldr	r3, [r7, #4]
 8006720:	f893 3354 	ldrb.w	r3, [r3, #852]	@ 0x354
 8006724:	3b01      	subs	r3, #1
 8006726:	2b05      	cmp	r3, #5
 8006728:	d82d      	bhi.n	8006786 <Hallsensor_Observer+0x286>
 800672a:	a201      	add	r2, pc, #4	@ (adr r2, 8006730 <Hallsensor_Observer+0x230>)
 800672c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006730:	08006769 	.word	0x08006769
 8006734:	0800677d 	.word	0x0800677d
 8006738:	08006773 	.word	0x08006773
 800673c:	08006755 	.word	0x08006755
 8006740:	0800675f 	.word	0x0800675f
 8006744:	08006749 	.word	0x08006749
		case 6:
			INV->Thetar_Hall_PLL = 0.;
 8006748:	687b      	ldr	r3, [r7, #4]
 800674a:	f04f 0200 	mov.w	r2, #0
 800674e:	f8c3 2364 	str.w	r2, [r3, #868]	@ 0x364
			break;
 8006752:	e018      	b.n	8006786 <Hallsensor_Observer+0x286>
		case 4:
			INV->Thetar_Hall_PLL = PIOF3;
 8006754:	687b      	ldr	r3, [r7, #4]
 8006756:	4a14      	ldr	r2, [pc, #80]	@ (80067a8 <Hallsensor_Observer+0x2a8>)
 8006758:	f8c3 2364 	str.w	r2, [r3, #868]	@ 0x364
			break;
 800675c:	e013      	b.n	8006786 <Hallsensor_Observer+0x286>
		case 5:
			INV->Thetar_Hall_PLL = 2*PIOF3;
 800675e:	687b      	ldr	r3, [r7, #4]
 8006760:	4a12      	ldr	r2, [pc, #72]	@ (80067ac <Hallsensor_Observer+0x2ac>)
 8006762:	f8c3 2364 	str.w	r2, [r3, #868]	@ 0x364
			break;
 8006766:	e00e      	b.n	8006786 <Hallsensor_Observer+0x286>
		case 1:
			INV->Thetar_Hall_PLL = 3*PIOF3;
 8006768:	687b      	ldr	r3, [r7, #4]
 800676a:	4a11      	ldr	r2, [pc, #68]	@ (80067b0 <Hallsensor_Observer+0x2b0>)
 800676c:	f8c3 2364 	str.w	r2, [r3, #868]	@ 0x364
			break;
 8006770:	e009      	b.n	8006786 <Hallsensor_Observer+0x286>
		case 3:
			INV->Thetar_Hall_PLL = -2*PIOF3;
 8006772:	687b      	ldr	r3, [r7, #4]
 8006774:	4a0f      	ldr	r2, [pc, #60]	@ (80067b4 <Hallsensor_Observer+0x2b4>)
 8006776:	f8c3 2364 	str.w	r2, [r3, #868]	@ 0x364
			break;
 800677a:	e004      	b.n	8006786 <Hallsensor_Observer+0x286>
		case 2:
			INV->Thetar_Hall_PLL = -PIOF3;
 800677c:	687b      	ldr	r3, [r7, #4]
 800677e:	4a0e      	ldr	r2, [pc, #56]	@ (80067b8 <Hallsensor_Observer+0x2b8>)
 8006780:	f8c3 2364 	str.w	r2, [r3, #868]	@ 0x364
			break;
 8006784:	bf00      	nop
//			}
//			break;
//		}
//	}
//	INV->hall_state_old = INV->hall_state;
}
 8006786:	bf00      	nop
 8006788:	3708      	adds	r7, #8
 800678a:	46bd      	mov	sp, r7
 800678c:	bd80      	pop	{r7, pc}
 800678e:	bf00      	nop
 8006790:	3e22f983 	.word	0x3e22f983
 8006794:	40c90fdb 	.word	0x40c90fdb
 8006798:	38d1b717 	.word	0x38d1b717
 800679c:	4118c9eb 	.word	0x4118c9eb
 80067a0:	48000800 	.word	0x48000800
 80067a4:	48000c00 	.word	0x48000c00
 80067a8:	3f860a92 	.word	0x3f860a92
 80067ac:	40060a92 	.word	0x40060a92
 80067b0:	40490fdb 	.word	0x40490fdb
 80067b4:	c0060a92 	.word	0xc0060a92
 80067b8:	bf860a92 	.word	0xbf860a92

080067bc <GetHallSensorState>:

uint8_t GetHallSensorState(GPIO_PinState hall_sensor_1, GPIO_PinState hall_sensor_2, GPIO_PinState hall_sensor_3)
{
 80067bc:	b480      	push	{r7}
 80067be:	b085      	sub	sp, #20
 80067c0:	af00      	add	r7, sp, #0
 80067c2:	4603      	mov	r3, r0
 80067c4:	71fb      	strb	r3, [r7, #7]
 80067c6:	460b      	mov	r3, r1
 80067c8:	71bb      	strb	r3, [r7, #6]
 80067ca:	4613      	mov	r3, r2
 80067cc:	717b      	strb	r3, [r7, #5]
    uint8_t hall_state = 0;
 80067ce:	2300      	movs	r3, #0
 80067d0:	73fb      	strb	r3, [r7, #15]

    // Shift and combine the states to form a 3-bit value
    hall_state |= (hall_sensor_1 == GPIO_PIN_SET) ? 0x01 : 0x00;
 80067d2:	79fb      	ldrb	r3, [r7, #7]
 80067d4:	2b01      	cmp	r3, #1
 80067d6:	bf0c      	ite	eq
 80067d8:	2301      	moveq	r3, #1
 80067da:	2300      	movne	r3, #0
 80067dc:	b2db      	uxtb	r3, r3
 80067de:	b25a      	sxtb	r2, r3
 80067e0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80067e4:	4313      	orrs	r3, r2
 80067e6:	b25b      	sxtb	r3, r3
 80067e8:	73fb      	strb	r3, [r7, #15]
    hall_state |= (hall_sensor_2 == GPIO_PIN_SET) ? 0x02 : 0x00;
 80067ea:	79bb      	ldrb	r3, [r7, #6]
 80067ec:	2b01      	cmp	r3, #1
 80067ee:	d101      	bne.n	80067f4 <GetHallSensorState+0x38>
 80067f0:	2202      	movs	r2, #2
 80067f2:	e000      	b.n	80067f6 <GetHallSensorState+0x3a>
 80067f4:	2200      	movs	r2, #0
 80067f6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80067fa:	4313      	orrs	r3, r2
 80067fc:	b25b      	sxtb	r3, r3
 80067fe:	73fb      	strb	r3, [r7, #15]
    hall_state |= (hall_sensor_3 == GPIO_PIN_SET) ? 0x04 : 0x00;
 8006800:	797b      	ldrb	r3, [r7, #5]
 8006802:	2b01      	cmp	r3, #1
 8006804:	d101      	bne.n	800680a <GetHallSensorState+0x4e>
 8006806:	2204      	movs	r2, #4
 8006808:	e000      	b.n	800680c <GetHallSensorState+0x50>
 800680a:	2200      	movs	r2, #0
 800680c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006810:	4313      	orrs	r3, r2
 8006812:	b25b      	sxtb	r3, r3
 8006814:	73fb      	strb	r3, [r7, #15]

    return hall_state;
 8006816:	7bfb      	ldrb	r3, [r7, #15]
}
 8006818:	4618      	mov	r0, r3
 800681a:	3714      	adds	r7, #20
 800681c:	46bd      	mov	sp, r7
 800681e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006822:	4770      	bx	lr

08006824 <HallPosition_Test>:

void HallPosition_Test(struct INVERTER *INV){
 8006824:	b480      	push	{r7}
 8006826:	b083      	sub	sp, #12
 8006828:	af00      	add	r7, sp, #0
 800682a:	6078      	str	r0, [r7, #4]
	//INV->Duty_Test = 0.01;
	switch (INV->duty_state){
 800682c:	687b      	ldr	r3, [r7, #4]
 800682e:	f8d3 335c 	ldr.w	r3, [r3, #860]	@ 0x35c
 8006832:	3b01      	subs	r3, #1
 8006834:	2b05      	cmp	r3, #5
 8006836:	d878      	bhi.n	800692a <HallPosition_Test+0x106>
 8006838:	a201      	add	r2, pc, #4	@ (adr r2, 8006840 <HallPosition_Test+0x1c>)
 800683a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800683e:	bf00      	nop
 8006840:	08006859 	.word	0x08006859
 8006844:	0800687b 	.word	0x0800687b
 8006848:	0800689f 	.word	0x0800689f
 800684c:	080068c1 	.word	0x080068c1
 8006850:	080068e5 	.word	0x080068e5
 8006854:	08006907 	.word	0x08006907
	case 1: // vector [1 0 0]
		INV->Duty_A = INV->Duty_Test;
 8006858:	687b      	ldr	r3, [r7, #4]
 800685a:	f8d3 23a4 	ldr.w	r2, [r3, #932]	@ 0x3a4
 800685e:	687b      	ldr	r3, [r7, #4]
 8006860:	f8c3 21d4 	str.w	r2, [r3, #468]	@ 0x1d4
		INV->Duty_B = 0;
 8006864:	687b      	ldr	r3, [r7, #4]
 8006866:	f04f 0200 	mov.w	r2, #0
 800686a:	f8c3 21d8 	str.w	r2, [r3, #472]	@ 0x1d8
		INV->Duty_C = 0;
 800686e:	687b      	ldr	r3, [r7, #4]
 8006870:	f04f 0200 	mov.w	r2, #0
 8006874:	f8c3 21dc 	str.w	r2, [r3, #476]	@ 0x1dc
		break;
 8006878:	e067      	b.n	800694a <HallPosition_Test+0x126>
	case 2: // vector [1 1 0]
		INV->Duty_A = INV->Duty_Test;
 800687a:	687b      	ldr	r3, [r7, #4]
 800687c:	f8d3 23a4 	ldr.w	r2, [r3, #932]	@ 0x3a4
 8006880:	687b      	ldr	r3, [r7, #4]
 8006882:	f8c3 21d4 	str.w	r2, [r3, #468]	@ 0x1d4
		INV->Duty_B = INV->Duty_Test;
 8006886:	687b      	ldr	r3, [r7, #4]
 8006888:	f8d3 23a4 	ldr.w	r2, [r3, #932]	@ 0x3a4
 800688c:	687b      	ldr	r3, [r7, #4]
 800688e:	f8c3 21d8 	str.w	r2, [r3, #472]	@ 0x1d8
		INV->Duty_C = 0;
 8006892:	687b      	ldr	r3, [r7, #4]
 8006894:	f04f 0200 	mov.w	r2, #0
 8006898:	f8c3 21dc 	str.w	r2, [r3, #476]	@ 0x1dc
		break;
 800689c:	e055      	b.n	800694a <HallPosition_Test+0x126>
	case 3: // vector [0 1 0]
		INV->Duty_A = 0;
 800689e:	687b      	ldr	r3, [r7, #4]
 80068a0:	f04f 0200 	mov.w	r2, #0
 80068a4:	f8c3 21d4 	str.w	r2, [r3, #468]	@ 0x1d4
		INV->Duty_B = INV->Duty_Test;
 80068a8:	687b      	ldr	r3, [r7, #4]
 80068aa:	f8d3 23a4 	ldr.w	r2, [r3, #932]	@ 0x3a4
 80068ae:	687b      	ldr	r3, [r7, #4]
 80068b0:	f8c3 21d8 	str.w	r2, [r3, #472]	@ 0x1d8
		INV->Duty_C = 0;
 80068b4:	687b      	ldr	r3, [r7, #4]
 80068b6:	f04f 0200 	mov.w	r2, #0
 80068ba:	f8c3 21dc 	str.w	r2, [r3, #476]	@ 0x1dc
		break;
 80068be:	e044      	b.n	800694a <HallPosition_Test+0x126>
	case 4: // vector [0 1 1]
		INV->Duty_A = 0;
 80068c0:	687b      	ldr	r3, [r7, #4]
 80068c2:	f04f 0200 	mov.w	r2, #0
 80068c6:	f8c3 21d4 	str.w	r2, [r3, #468]	@ 0x1d4
		INV->Duty_B = INV->Duty_Test;
 80068ca:	687b      	ldr	r3, [r7, #4]
 80068cc:	f8d3 23a4 	ldr.w	r2, [r3, #932]	@ 0x3a4
 80068d0:	687b      	ldr	r3, [r7, #4]
 80068d2:	f8c3 21d8 	str.w	r2, [r3, #472]	@ 0x1d8
		INV->Duty_C = INV->Duty_Test;
 80068d6:	687b      	ldr	r3, [r7, #4]
 80068d8:	f8d3 23a4 	ldr.w	r2, [r3, #932]	@ 0x3a4
 80068dc:	687b      	ldr	r3, [r7, #4]
 80068de:	f8c3 21dc 	str.w	r2, [r3, #476]	@ 0x1dc
		break;
 80068e2:	e032      	b.n	800694a <HallPosition_Test+0x126>
	case 5: // vector [0 0 1]
		INV->Duty_A = 0;
 80068e4:	687b      	ldr	r3, [r7, #4]
 80068e6:	f04f 0200 	mov.w	r2, #0
 80068ea:	f8c3 21d4 	str.w	r2, [r3, #468]	@ 0x1d4
		INV->Duty_B = 0;
 80068ee:	687b      	ldr	r3, [r7, #4]
 80068f0:	f04f 0200 	mov.w	r2, #0
 80068f4:	f8c3 21d8 	str.w	r2, [r3, #472]	@ 0x1d8
		INV->Duty_C = INV->Duty_Test;
 80068f8:	687b      	ldr	r3, [r7, #4]
 80068fa:	f8d3 23a4 	ldr.w	r2, [r3, #932]	@ 0x3a4
 80068fe:	687b      	ldr	r3, [r7, #4]
 8006900:	f8c3 21dc 	str.w	r2, [r3, #476]	@ 0x1dc
		break;
 8006904:	e021      	b.n	800694a <HallPosition_Test+0x126>
	case 6: // vector [1 0 1]
		INV->Duty_A = INV->Duty_Test;
 8006906:	687b      	ldr	r3, [r7, #4]
 8006908:	f8d3 23a4 	ldr.w	r2, [r3, #932]	@ 0x3a4
 800690c:	687b      	ldr	r3, [r7, #4]
 800690e:	f8c3 21d4 	str.w	r2, [r3, #468]	@ 0x1d4
		INV->Duty_B = 0;
 8006912:	687b      	ldr	r3, [r7, #4]
 8006914:	f04f 0200 	mov.w	r2, #0
 8006918:	f8c3 21d8 	str.w	r2, [r3, #472]	@ 0x1d8
		INV->Duty_C = INV->Duty_Test;
 800691c:	687b      	ldr	r3, [r7, #4]
 800691e:	f8d3 23a4 	ldr.w	r2, [r3, #932]	@ 0x3a4
 8006922:	687b      	ldr	r3, [r7, #4]
 8006924:	f8c3 21dc 	str.w	r2, [r3, #476]	@ 0x1dc
		break;
 8006928:	e00f      	b.n	800694a <HallPosition_Test+0x126>
	default: // vector [0 0 0]
		INV->Duty_A = 0;
 800692a:	687b      	ldr	r3, [r7, #4]
 800692c:	f04f 0200 	mov.w	r2, #0
 8006930:	f8c3 21d4 	str.w	r2, [r3, #468]	@ 0x1d4
		INV->Duty_B = 0;
 8006934:	687b      	ldr	r3, [r7, #4]
 8006936:	f04f 0200 	mov.w	r2, #0
 800693a:	f8c3 21d8 	str.w	r2, [r3, #472]	@ 0x1d8
		INV->Duty_C = 0;
 800693e:	687b      	ldr	r3, [r7, #4]
 8006940:	f04f 0200 	mov.w	r2, #0
 8006944:	f8c3 21dc 	str.w	r2, [r3, #476]	@ 0x1dc
		break;
 8006948:	bf00      	nop
	}
}
 800694a:	bf00      	nop
 800694c:	370c      	adds	r7, #12
 800694e:	46bd      	mov	sp, r7
 8006950:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006954:	4770      	bx	lr
 8006956:	bf00      	nop

08006958 <Align>:

void Align(struct INVERTER *INV) {
 8006958:	b580      	push	{r7, lr}
 800695a:	b082      	sub	sp, #8
 800695c:	af00      	add	r7, sp, #0
 800695e:	6078      	str	r0, [r7, #4]

    INV->Thetar = 0.;
 8006960:	687b      	ldr	r3, [r7, #4]
 8006962:	f04f 0200 	mov.w	r2, #0
 8006966:	f8c3 21e0 	str.w	r2, [r3, #480]	@ 0x1e0

    switch (Mode_align) {
 800696a:	4b44      	ldr	r3, [pc, #272]	@ (8006a7c <Align+0x124>)
 800696c:	681b      	ldr	r3, [r3, #0]
 800696e:	2b03      	cmp	r3, #3
 8006970:	d875      	bhi.n	8006a5e <Align+0x106>
 8006972:	a201      	add	r2, pc, #4	@ (adr r2, 8006978 <Align+0x20>)
 8006974:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006978:	08006989 	.word	0x08006989
 800697c:	080069b9 	.word	0x080069b9
 8006980:	080069fd 	.word	0x080069fd
 8006984:	08006a4b 	.word	0x08006a4b
    case 0:
        Align_done = 0;
 8006988:	4b3d      	ldr	r3, [pc, #244]	@ (8006a80 <Align+0x128>)
 800698a:	2200      	movs	r2, #0
 800698c:	601a      	str	r2, [r3, #0]
        INV->Thetar_offset = 0.;
 800698e:	687b      	ldr	r3, [r7, #4]
 8006990:	f04f 0200 	mov.w	r2, #0
 8006994:	f8c3 21ec 	str.w	r2, [r3, #492]	@ 0x1ec
        INV->Idsr_ref = INV->Idsr_align;
 8006998:	687b      	ldr	r3, [r7, #4]
 800699a:	f8d3 223c 	ldr.w	r2, [r3, #572]	@ 0x23c
 800699e:	687b      	ldr	r3, [r7, #4]
 80069a0:	f8c3 20fc 	str.w	r2, [r3, #252]	@ 0xfc
        Time_align = 0.;
 80069a4:	4b37      	ldr	r3, [pc, #220]	@ (8006a84 <Align+0x12c>)
 80069a6:	f04f 0200 	mov.w	r2, #0
 80069aa:	601a      	str	r2, [r3, #0]
        Mode_align++;
 80069ac:	4b33      	ldr	r3, [pc, #204]	@ (8006a7c <Align+0x124>)
 80069ae:	681b      	ldr	r3, [r3, #0]
 80069b0:	3301      	adds	r3, #1
 80069b2:	4a32      	ldr	r2, [pc, #200]	@ (8006a7c <Align+0x124>)
 80069b4:	6013      	str	r3, [r2, #0]
        break;
 80069b6:	e053      	b.n	8006a60 <Align+0x108>
    case 1:
        CurrentControl(INV);
 80069b8:	6878      	ldr	r0, [r7, #4]
 80069ba:	f7fb fadd 	bl	8001f78 <CurrentControl>
		PwmDutyUpt();
 80069be:	f000 f8bf 	bl	8006b40 <PwmDutyUpt>
		PwmSwOn();
 80069c2:	f000 f867 	bl	8006a94 <PwmSwOn>
        if (!FLAG.FAULT) {PWM_BUF_ON;}
 80069c6:	4b30      	ldr	r3, [pc, #192]	@ (8006a88 <Align+0x130>)
 80069c8:	885b      	ldrh	r3, [r3, #2]
 80069ca:	2b00      	cmp	r3, #0
 80069cc:	d105      	bne.n	80069da <Align+0x82>
 80069ce:	2200      	movs	r2, #0
 80069d0:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80069d4:	482d      	ldr	r0, [pc, #180]	@ (8006a8c <Align+0x134>)
 80069d6:	f003 fe55 	bl	800a684 <HAL_GPIO_WritePin>
        if (Time_align >= 1.) {

//            INV->Thetar_offset = 0.999*INV->Thetar_offset + 0.001*BOUND_PI(htim2.Instance->CNT*PI2*INV_ENC_CNT_MAX*INV->PP);	// IIR  (3  )
//            INV->Thetar_offset = BOUND_PI(htim2.Instance->CNT*PI2*INV_ENC_CNT_MAX*INV->PP);
        }
        if (Time_align >= 4.) Mode_align++;
 80069da:	4b2a      	ldr	r3, [pc, #168]	@ (8006a84 <Align+0x12c>)
 80069dc:	edd3 7a00 	vldr	s15, [r3]
 80069e0:	eeb1 7a00 	vmov.f32	s14, #16	@ 0x40800000  4.0
 80069e4:	eef4 7ac7 	vcmpe.f32	s15, s14
 80069e8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80069ec:	da00      	bge.n	80069f0 <Align+0x98>
        break;
 80069ee:	e037      	b.n	8006a60 <Align+0x108>
        if (Time_align >= 4.) Mode_align++;
 80069f0:	4b22      	ldr	r3, [pc, #136]	@ (8006a7c <Align+0x124>)
 80069f2:	681b      	ldr	r3, [r3, #0]
 80069f4:	3301      	adds	r3, #1
 80069f6:	4a21      	ldr	r2, [pc, #132]	@ (8006a7c <Align+0x124>)
 80069f8:	6013      	str	r3, [r2, #0]
        break;
 80069fa:	e031      	b.n	8006a60 <Align+0x108>
    case 2:		// 0    
        INV->Idsr_ref = 0.;
 80069fc:	687b      	ldr	r3, [r7, #4]
 80069fe:	f04f 0200 	mov.w	r2, #0
 8006a02:	f8c3 20fc 	str.w	r2, [r3, #252]	@ 0xfc

        CurrentControl(INV);
 8006a06:	6878      	ldr	r0, [r7, #4]
 8006a08:	f7fb fab6 	bl	8001f78 <CurrentControl>
		PwmDutyUpt();
 8006a0c:	f000 f898 	bl	8006b40 <PwmDutyUpt>
		PwmSwOn();
 8006a10:	f000 f840 	bl	8006a94 <PwmSwOn>
        if (!FLAG.FAULT) {PWM_BUF_ON;}
 8006a14:	4b1c      	ldr	r3, [pc, #112]	@ (8006a88 <Align+0x130>)
 8006a16:	885b      	ldrh	r3, [r3, #2]
 8006a18:	2b00      	cmp	r3, #0
 8006a1a:	d105      	bne.n	8006a28 <Align+0xd0>
 8006a1c:	2200      	movs	r2, #0
 8006a1e:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8006a22:	481a      	ldr	r0, [pc, #104]	@ (8006a8c <Align+0x134>)
 8006a24:	f003 fe2e 	bl	800a684 <HAL_GPIO_WritePin>

        if (Time_align >= 5.) Mode_align++;
 8006a28:	4b16      	ldr	r3, [pc, #88]	@ (8006a84 <Align+0x12c>)
 8006a2a:	edd3 7a00 	vldr	s15, [r3]
 8006a2e:	eeb1 7a04 	vmov.f32	s14, #20	@ 0x40a00000  5.0
 8006a32:	eef4 7ac7 	vcmpe.f32	s15, s14
 8006a36:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006a3a:	da00      	bge.n	8006a3e <Align+0xe6>
        break;
 8006a3c:	e010      	b.n	8006a60 <Align+0x108>
        if (Time_align >= 5.) Mode_align++;
 8006a3e:	4b0f      	ldr	r3, [pc, #60]	@ (8006a7c <Align+0x124>)
 8006a40:	681b      	ldr	r3, [r3, #0]
 8006a42:	3301      	adds	r3, #1
 8006a44:	4a0d      	ldr	r2, [pc, #52]	@ (8006a7c <Align+0x124>)
 8006a46:	6013      	str	r3, [r2, #0]
        break;
 8006a48:	e00a      	b.n	8006a60 <Align+0x108>
    case 3:
        Mode_align = 0;
 8006a4a:	4b0c      	ldr	r3, [pc, #48]	@ (8006a7c <Align+0x124>)
 8006a4c:	2200      	movs	r2, #0
 8006a4e:	601a      	str	r2, [r3, #0]
        Align_done = 1;
 8006a50:	4b0b      	ldr	r3, [pc, #44]	@ (8006a80 <Align+0x128>)
 8006a52:	2201      	movs	r2, #1
 8006a54:	601a      	str	r2, [r3, #0]
        FLAG.INV_ALIGN = 0;
 8006a56:	4b0c      	ldr	r3, [pc, #48]	@ (8006a88 <Align+0x130>)
 8006a58:	2200      	movs	r2, #0
 8006a5a:	81da      	strh	r2, [r3, #14]
        break;
 8006a5c:	e000      	b.n	8006a60 <Align+0x108>
    default:
        break;
 8006a5e:	bf00      	nop
    }
    Time_align += Tsamp;
 8006a60:	4b08      	ldr	r3, [pc, #32]	@ (8006a84 <Align+0x12c>)
 8006a62:	edd3 7a00 	vldr	s15, [r3]
 8006a66:	ed9f 7a0a 	vldr	s14, [pc, #40]	@ 8006a90 <Align+0x138>
 8006a6a:	ee77 7a87 	vadd.f32	s15, s15, s14
 8006a6e:	4b05      	ldr	r3, [pc, #20]	@ (8006a84 <Align+0x12c>)
 8006a70:	edc3 7a00 	vstr	s15, [r3]

}
 8006a74:	bf00      	nop
 8006a76:	3708      	adds	r7, #8
 8006a78:	46bd      	mov	sp, r7
 8006a7a:	bd80      	pop	{r7, pc}
 8006a7c:	200033c0 	.word	0x200033c0
 8006a80:	2000356c 	.word	0x2000356c
 8006a84:	200033c4 	.word	0x200033c4
 8006a88:	20002ff4 	.word	0x20002ff4
 8006a8c:	48000800 	.word	0x48000800
 8006a90:	38d1b717 	.word	0x38d1b717

08006a94 <PwmSwOn>:

// 2. PwmSwOn()  

// 3. PwmSwOff()  
void PwmSwOn() {
 8006a94:	b580      	push	{r7, lr}
 8006a96:	af00      	add	r7, sp, #0
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 8006a98:	2100      	movs	r1, #0
 8006a9a:	480c      	ldr	r0, [pc, #48]	@ (8006acc <PwmSwOn+0x38>)
 8006a9c:	f005 f87c 	bl	800bb98 <HAL_TIM_PWM_Start>
	HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_1);
 8006aa0:	2100      	movs	r1, #0
 8006aa2:	480a      	ldr	r0, [pc, #40]	@ (8006acc <PwmSwOn+0x38>)
 8006aa4:	f006 fc0e 	bl	800d2c4 <HAL_TIMEx_PWMN_Start>
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 8006aa8:	2104      	movs	r1, #4
 8006aaa:	4808      	ldr	r0, [pc, #32]	@ (8006acc <PwmSwOn+0x38>)
 8006aac:	f005 f874 	bl	800bb98 <HAL_TIM_PWM_Start>
	HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_2);
 8006ab0:	2104      	movs	r1, #4
 8006ab2:	4806      	ldr	r0, [pc, #24]	@ (8006acc <PwmSwOn+0x38>)
 8006ab4:	f006 fc06 	bl	800d2c4 <HAL_TIMEx_PWMN_Start>
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_3);
 8006ab8:	2108      	movs	r1, #8
 8006aba:	4804      	ldr	r0, [pc, #16]	@ (8006acc <PwmSwOn+0x38>)
 8006abc:	f005 f86c 	bl	800bb98 <HAL_TIM_PWM_Start>
	HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_3);
 8006ac0:	2108      	movs	r1, #8
 8006ac2:	4802      	ldr	r0, [pc, #8]	@ (8006acc <PwmSwOn+0x38>)
 8006ac4:	f006 fbfe 	bl	800d2c4 <HAL_TIMEx_PWMN_Start>
}
 8006ac8:	bf00      	nop
 8006aca:	bd80      	pop	{r7, pc}
 8006acc:	20003488 	.word	0x20003488

08006ad0 <PwmSwOff>:

void PwmSwOff() {
 8006ad0:	b580      	push	{r7, lr}
 8006ad2:	af00      	add	r7, sp, #0
	PWM_BUF_OFF;
 8006ad4:	2201      	movs	r2, #1
 8006ad6:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8006ada:	4816      	ldr	r0, [pc, #88]	@ (8006b34 <PwmSwOff+0x64>)
 8006adc:	f003 fdd2 	bl	800a684 <HAL_GPIO_WritePin>
	INV.Duty_A = 0.f;
 8006ae0:	4b15      	ldr	r3, [pc, #84]	@ (8006b38 <PwmSwOff+0x68>)
 8006ae2:	f04f 0200 	mov.w	r2, #0
 8006ae6:	f8c3 21d4 	str.w	r2, [r3, #468]	@ 0x1d4
	INV.Duty_B = 0.f;
 8006aea:	4b13      	ldr	r3, [pc, #76]	@ (8006b38 <PwmSwOff+0x68>)
 8006aec:	f04f 0200 	mov.w	r2, #0
 8006af0:	f8c3 21d8 	str.w	r2, [r3, #472]	@ 0x1d8
	INV.Duty_C = 0.f;
 8006af4:	4b10      	ldr	r3, [pc, #64]	@ (8006b38 <PwmSwOff+0x68>)
 8006af6:	f04f 0200 	mov.w	r2, #0
 8006afa:	f8c3 21dc 	str.w	r2, [r3, #476]	@ 0x1dc

	HAL_TIM_PWM_Stop(&htim1, TIM_CHANNEL_1);
 8006afe:	2100      	movs	r1, #0
 8006b00:	480e      	ldr	r0, [pc, #56]	@ (8006b3c <PwmSwOff+0x6c>)
 8006b02:	f005 f95b 	bl	800bdbc <HAL_TIM_PWM_Stop>
	HAL_TIMEx_PWMN_Stop(&htim1, TIM_CHANNEL_1);
 8006b06:	2100      	movs	r1, #0
 8006b08:	480c      	ldr	r0, [pc, #48]	@ (8006b3c <PwmSwOff+0x6c>)
 8006b0a:	f006 fc9d 	bl	800d448 <HAL_TIMEx_PWMN_Stop>
	HAL_TIM_PWM_Stop(&htim1, TIM_CHANNEL_2);
 8006b0e:	2104      	movs	r1, #4
 8006b10:	480a      	ldr	r0, [pc, #40]	@ (8006b3c <PwmSwOff+0x6c>)
 8006b12:	f005 f953 	bl	800bdbc <HAL_TIM_PWM_Stop>
	HAL_TIMEx_PWMN_Stop(&htim1, TIM_CHANNEL_2);
 8006b16:	2104      	movs	r1, #4
 8006b18:	4808      	ldr	r0, [pc, #32]	@ (8006b3c <PwmSwOff+0x6c>)
 8006b1a:	f006 fc95 	bl	800d448 <HAL_TIMEx_PWMN_Stop>
	HAL_TIM_PWM_Stop(&htim1, TIM_CHANNEL_3);
 8006b1e:	2108      	movs	r1, #8
 8006b20:	4806      	ldr	r0, [pc, #24]	@ (8006b3c <PwmSwOff+0x6c>)
 8006b22:	f005 f94b 	bl	800bdbc <HAL_TIM_PWM_Stop>
	HAL_TIMEx_PWMN_Stop(&htim1, TIM_CHANNEL_3);
 8006b26:	2108      	movs	r1, #8
 8006b28:	4804      	ldr	r0, [pc, #16]	@ (8006b3c <PwmSwOff+0x6c>)
 8006b2a:	f006 fc8d 	bl	800d448 <HAL_TIMEx_PWMN_Stop>
}
 8006b2e:	bf00      	nop
 8006b30:	bd80      	pop	{r7, pc}
 8006b32:	bf00      	nop
 8006b34:	48000800 	.word	0x48000800
 8006b38:	20003014 	.word	0x20003014
 8006b3c:	20003488 	.word	0x20003488

08006b40 <PwmDutyUpt>:

void PwmDutyUpt() {
 8006b40:	b480      	push	{r7}
 8006b42:	af00      	add	r7, sp, #0
	htim1.Instance->CCR1 = (unsigned int)(INV.Duty_A * htim1.Instance->ARR);
 8006b44:	4b1e      	ldr	r3, [pc, #120]	@ (8006bc0 <PwmDutyUpt+0x80>)
 8006b46:	ed93 7a75 	vldr	s14, [r3, #468]	@ 0x1d4
 8006b4a:	4b1e      	ldr	r3, [pc, #120]	@ (8006bc4 <PwmDutyUpt+0x84>)
 8006b4c:	681b      	ldr	r3, [r3, #0]
 8006b4e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006b50:	ee07 3a90 	vmov	s15, r3
 8006b54:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006b58:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006b5c:	4b19      	ldr	r3, [pc, #100]	@ (8006bc4 <PwmDutyUpt+0x84>)
 8006b5e:	681b      	ldr	r3, [r3, #0]
 8006b60:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006b64:	ee17 2a90 	vmov	r2, s15
 8006b68:	635a      	str	r2, [r3, #52]	@ 0x34
	htim1.Instance->CCR2 = (unsigned int)(INV.Duty_B * htim1.Instance->ARR);
 8006b6a:	4b15      	ldr	r3, [pc, #84]	@ (8006bc0 <PwmDutyUpt+0x80>)
 8006b6c:	ed93 7a76 	vldr	s14, [r3, #472]	@ 0x1d8
 8006b70:	4b14      	ldr	r3, [pc, #80]	@ (8006bc4 <PwmDutyUpt+0x84>)
 8006b72:	681b      	ldr	r3, [r3, #0]
 8006b74:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006b76:	ee07 3a90 	vmov	s15, r3
 8006b7a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006b7e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006b82:	4b10      	ldr	r3, [pc, #64]	@ (8006bc4 <PwmDutyUpt+0x84>)
 8006b84:	681b      	ldr	r3, [r3, #0]
 8006b86:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006b8a:	ee17 2a90 	vmov	r2, s15
 8006b8e:	639a      	str	r2, [r3, #56]	@ 0x38
	htim1.Instance->CCR3 = (unsigned int)(INV.Duty_C * htim1.Instance->ARR);
 8006b90:	4b0b      	ldr	r3, [pc, #44]	@ (8006bc0 <PwmDutyUpt+0x80>)
 8006b92:	ed93 7a77 	vldr	s14, [r3, #476]	@ 0x1dc
 8006b96:	4b0b      	ldr	r3, [pc, #44]	@ (8006bc4 <PwmDutyUpt+0x84>)
 8006b98:	681b      	ldr	r3, [r3, #0]
 8006b9a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006b9c:	ee07 3a90 	vmov	s15, r3
 8006ba0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006ba4:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006ba8:	4b06      	ldr	r3, [pc, #24]	@ (8006bc4 <PwmDutyUpt+0x84>)
 8006baa:	681b      	ldr	r3, [r3, #0]
 8006bac:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006bb0:	ee17 2a90 	vmov	r2, s15
 8006bb4:	63da      	str	r2, [r3, #60]	@ 0x3c
}
 8006bb6:	bf00      	nop
 8006bb8:	46bd      	mov	sp, r7
 8006bba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bbe:	4770      	bx	lr
 8006bc0:	20003014 	.word	0x20003014
 8006bc4:	20003488 	.word	0x20003488

08006bc8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8006bc8:	b580      	push	{r7, lr}
 8006bca:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8006bcc:	f000 fcb1 	bl	8007532 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8006bd0:	f000 f874 	bl	8006cbc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8006bd4:	f7fa fcce 	bl	8001574 <MX_GPIO_Init>
  MX_ADC1_Init();
 8006bd8:	f7f9 ffec 	bl	8000bb4 <MX_ADC1_Init>
  MX_TIM2_Init();
 8006bdc:	f000 fb08 	bl	80071f0 <MX_TIM2_Init>
  MX_TIM1_Init();
 8006be0:	f000 fa26 	bl	8007030 <MX_TIM1_Init>
  MX_TIM15_Init();
 8006be4:	f000 fb78 	bl	80072d8 <MX_TIM15_Init>
  //  			3000.f,	// Wrpm_rated
  //  			0.776f	// Te_rated
  //  );

    //InitParameter(&INV, 5.87e-3, 0.61e-6, 0.61e-6, 728e-6, 4.f, 1e-6, 1e-6, 2.f, 10.f, 20.f, 35000.f, 1e-2); // Velineon 3500
    InitParameter(&INV, 19e-3, 3.2e-6, 3.2e-6, 2e-3, 1.f, 1e-6, 1e-6, 2.f, 50.f, 50.f, 10000.f, 3); // XERUN 13.5T
 8006be8:	eef0 5a08 	vmov.f32	s11, #8	@ 0x40400000  3.0
 8006bec:	ed9f 5a24 	vldr	s10, [pc, #144]	@ 8006c80 <main+0xb8>
 8006bf0:	eddf 4a24 	vldr	s9, [pc, #144]	@ 8006c84 <main+0xbc>
 8006bf4:	ed9f 4a23 	vldr	s8, [pc, #140]	@ 8006c84 <main+0xbc>
 8006bf8:	eef0 3a00 	vmov.f32	s7, #0	@ 0x40000000  2.0
 8006bfc:	ed9f 3a22 	vldr	s6, [pc, #136]	@ 8006c88 <main+0xc0>
 8006c00:	eddf 2a21 	vldr	s5, [pc, #132]	@ 8006c88 <main+0xc0>
 8006c04:	eeb7 2a00 	vmov.f32	s4, #112	@ 0x3f800000  1.0
 8006c08:	eddf 1a20 	vldr	s3, [pc, #128]	@ 8006c8c <main+0xc4>
 8006c0c:	ed9f 1a20 	vldr	s2, [pc, #128]	@ 8006c90 <main+0xc8>
 8006c10:	eddf 0a1f 	vldr	s1, [pc, #124]	@ 8006c90 <main+0xc8>
 8006c14:	ed9f 0a1f 	vldr	s0, [pc, #124]	@ 8006c94 <main+0xcc>
 8006c18:	481f      	ldr	r0, [pc, #124]	@ (8006c98 <main+0xd0>)
 8006c1a:	f7fa fd1d 	bl	8001658 <InitParameter>
  //  InitParameter(&INV, 7.85e-3, 0.35e-6, 0.35e-6, 0.711e-3, 4.f, 1e-6, 1e-6, 2.f, 40.f, 40.f, 10000.f, 3); // CASTLE 13.5T

    InitSpeedController(&INV, PI2*25.f, 0.707f);		//PI2*2.	0.707
 8006c1e:	eddf 0a1f 	vldr	s1, [pc, #124]	@ 8006c9c <main+0xd4>
 8006c22:	ed9f 0a1f 	vldr	s0, [pc, #124]	@ 8006ca0 <main+0xd8>
 8006c26:	481c      	ldr	r0, [pc, #112]	@ (8006c98 <main+0xd0>)
 8006c28:	f7fb f916 	bl	8001e58 <InitSpeedController>
  //  InitFluxWeakeningController(&INV, 0.0001f, 1.f);
  //  InitTorqueController(&INV);
    InitCurrentController(&INV, PI2*1000.f);	//PI2*200.
 8006c2c:	ed9f 0a1d 	vldr	s0, [pc, #116]	@ 8006ca4 <main+0xdc>
 8006c30:	4819      	ldr	r0, [pc, #100]	@ (8006c98 <main+0xd0>)
 8006c32:	f7fa fdc3 	bl	80017bc <InitCurrentController>

    Init_Spd_PLL(&INV, PI2*20.f);
 8006c36:	ed9f 0a1c 	vldr	s0, [pc, #112]	@ 8006ca8 <main+0xe0>
 8006c3a:	4817      	ldr	r0, [pc, #92]	@ (8006c98 <main+0xd0>)
 8006c3c:	f7fb f804 	bl	8001c48 <Init_Spd_PLL>
    initExtended_Sensorless_Synchronous_Frame(&EXT_1, PI2*200.f, INV.Rs, INV.Ld, INV.Lq);
 8006c40:	4b15      	ldr	r3, [pc, #84]	@ (8006c98 <main+0xd0>)
 8006c42:	edd3 7a00 	vldr	s15, [r3]
 8006c46:	4b14      	ldr	r3, [pc, #80]	@ (8006c98 <main+0xd0>)
 8006c48:	ed93 7a02 	vldr	s14, [r3, #8]
 8006c4c:	4b12      	ldr	r3, [pc, #72]	@ (8006c98 <main+0xd0>)
 8006c4e:	edd3 6a03 	vldr	s13, [r3, #12]
 8006c52:	eef0 1a66 	vmov.f32	s3, s13
 8006c56:	eeb0 1a47 	vmov.f32	s2, s14
 8006c5a:	eef0 0a67 	vmov.f32	s1, s15
 8006c5e:	ed9f 0a13 	vldr	s0, [pc, #76]	@ 8006cac <main+0xe4>
 8006c62:	4813      	ldr	r0, [pc, #76]	@ (8006cb0 <main+0xe8>)
 8006c64:	f000 f87d 	bl	8006d62 <initExtended_Sensorless_Synchronous_Frame>


    //HAL_ADCEx_Calibration_Start(&hadc1, ADC_SINGLE_ENDED); // Idc

    HAL_ADC_Start_IT(&hadc1);
 8006c68:	4812      	ldr	r0, [pc, #72]	@ (8006cb4 <main+0xec>)
 8006c6a:	f001 f8cf 	bl	8007e0c <HAL_ADC_Start_IT>
    HAL_ADCEx_InjectedStart_IT(&hadc1);
 8006c6e:	4811      	ldr	r0, [pc, #68]	@ (8006cb4 <main+0xec>)
 8006c70:	f002 faf2 	bl	8009258 <HAL_ADCEx_InjectedStart_IT>
    //HAL_ADC_Start_DMA(&hadc1, adc1Val, 4);
  //  HAL_TIM_Base_Start_IT(&htim2);
    HAL_TIM_OC_Start_IT(&htim2, TIM_CHANNEL_2);
 8006c74:	2104      	movs	r1, #4
 8006c76:	4810      	ldr	r0, [pc, #64]	@ (8006cb8 <main+0xf0>)
 8006c78:	f004 fdcc 	bl	800b814 <HAL_TIM_OC_Start_IT>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8006c7c:	bf00      	nop
 8006c7e:	e7fd      	b.n	8006c7c <main+0xb4>
 8006c80:	461c4000 	.word	0x461c4000
 8006c84:	42480000 	.word	0x42480000
 8006c88:	358637bd 	.word	0x358637bd
 8006c8c:	3b03126f 	.word	0x3b03126f
 8006c90:	3656bf95 	.word	0x3656bf95
 8006c94:	3c9ba5e3 	.word	0x3c9ba5e3
 8006c98:	20003014 	.word	0x20003014
 8006c9c:	3f34fdf4 	.word	0x3f34fdf4
 8006ca0:	431d1463 	.word	0x431d1463
 8006ca4:	45c4597c 	.word	0x45c4597c
 8006ca8:	42fb53d2 	.word	0x42fb53d2
 8006cac:	449d1463 	.word	0x449d1463
 8006cb0:	200033cc 	.word	0x200033cc
 8006cb4:	20002f64 	.word	0x20002f64
 8006cb8:	200034d4 	.word	0x200034d4

08006cbc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8006cbc:	b580      	push	{r7, lr}
 8006cbe:	b094      	sub	sp, #80	@ 0x50
 8006cc0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8006cc2:	f107 0318 	add.w	r3, r7, #24
 8006cc6:	2238      	movs	r2, #56	@ 0x38
 8006cc8:	2100      	movs	r1, #0
 8006cca:	4618      	mov	r0, r3
 8006ccc:	f006 fdaf 	bl	800d82e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8006cd0:	1d3b      	adds	r3, r7, #4
 8006cd2:	2200      	movs	r2, #0
 8006cd4:	601a      	str	r2, [r3, #0]
 8006cd6:	605a      	str	r2, [r3, #4]
 8006cd8:	609a      	str	r2, [r3, #8]
 8006cda:	60da      	str	r2, [r3, #12]
 8006cdc:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 8006cde:	2000      	movs	r0, #0
 8006ce0:	f003 fce8 	bl	800a6b4 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8006ce4:	2302      	movs	r3, #2
 8006ce6:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8006ce8:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8006cec:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8006cee:	2340      	movs	r3, #64	@ 0x40
 8006cf0:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8006cf2:	2302      	movs	r3, #2
 8006cf4:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8006cf6:	2302      	movs	r3, #2
 8006cf8:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
 8006cfa:	2304      	movs	r3, #4
 8006cfc:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 85;
 8006cfe:	2355      	movs	r3, #85	@ 0x55
 8006d00:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8006d02:	2302      	movs	r3, #2
 8006d04:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8006d06:	2302      	movs	r3, #2
 8006d08:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8006d0a:	2302      	movs	r3, #2
 8006d0c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8006d0e:	f107 0318 	add.w	r3, r7, #24
 8006d12:	4618      	mov	r0, r3
 8006d14:	f003 fd82 	bl	800a81c <HAL_RCC_OscConfig>
 8006d18:	4603      	mov	r3, r0
 8006d1a:	2b00      	cmp	r3, #0
 8006d1c:	d001      	beq.n	8006d22 <SystemClock_Config+0x66>
  {
    Error_Handler();
 8006d1e:	f000 f81a 	bl	8006d56 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8006d22:	230f      	movs	r3, #15
 8006d24:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8006d26:	2303      	movs	r3, #3
 8006d28:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8006d2a:	2300      	movs	r3, #0
 8006d2c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8006d2e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8006d32:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8006d34:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8006d38:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8006d3a:	1d3b      	adds	r3, r7, #4
 8006d3c:	2104      	movs	r1, #4
 8006d3e:	4618      	mov	r0, r3
 8006d40:	f004 f87e 	bl	800ae40 <HAL_RCC_ClockConfig>
 8006d44:	4603      	mov	r3, r0
 8006d46:	2b00      	cmp	r3, #0
 8006d48:	d001      	beq.n	8006d4e <SystemClock_Config+0x92>
  {
    Error_Handler();
 8006d4a:	f000 f804 	bl	8006d56 <Error_Handler>
  }
}
 8006d4e:	bf00      	nop
 8006d50:	3750      	adds	r7, #80	@ 0x50
 8006d52:	46bd      	mov	sp, r7
 8006d54:	bd80      	pop	{r7, pc}

08006d56 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8006d56:	b480      	push	{r7}
 8006d58:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8006d5a:	b672      	cpsid	i
}
 8006d5c:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8006d5e:	bf00      	nop
 8006d60:	e7fd      	b.n	8006d5e <Error_Handler+0x8>

08006d62 <initExtended_Sensorless_Synchronous_Frame>:

	SPDOBS->Tload_est = -SPDOBS->Tl_est;
}


void initExtended_Sensorless_Synchronous_Frame(struct EXT_Sensorless* EXT, float Wc, float Rs, float Ld, float Lq) {
 8006d62:	b480      	push	{r7}
 8006d64:	b087      	sub	sp, #28
 8006d66:	af00      	add	r7, sp, #0
 8006d68:	6178      	str	r0, [r7, #20]
 8006d6a:	ed87 0a04 	vstr	s0, [r7, #16]
 8006d6e:	edc7 0a03 	vstr	s1, [r7, #12]
 8006d72:	ed87 1a02 	vstr	s2, [r7, #8]
 8006d76:	edc7 1a01 	vstr	s3, [r7, #4]
    EXT->Rs_hat = Rs;
 8006d7a:	697b      	ldr	r3, [r7, #20]
 8006d7c:	68fa      	ldr	r2, [r7, #12]
 8006d7e:	601a      	str	r2, [r3, #0]
    EXT->Ld_hat = Ld;
 8006d80:	697b      	ldr	r3, [r7, #20]
 8006d82:	68ba      	ldr	r2, [r7, #8]
 8006d84:	605a      	str	r2, [r3, #4]
    EXT->Lq_hat = Lq;
 8006d86:	697b      	ldr	r3, [r7, #20]
 8006d88:	687a      	ldr	r2, [r7, #4]
 8006d8a:	609a      	str	r2, [r3, #8]
    EXT->INV_Ld_hat = 1./Ld;
 8006d8c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006d90:	ed97 7a02 	vldr	s14, [r7, #8]
 8006d94:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006d98:	697b      	ldr	r3, [r7, #20]
 8006d9a:	edc3 7a03 	vstr	s15, [r3, #12]

    EXT->k_debug = 1.f;
 8006d9e:	697b      	ldr	r3, [r7, #20]
 8006da0:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 8006da4:	651a      	str	r2, [r3, #80]	@ 0x50

    EXT->Wec = 1.0f*Wc;
 8006da6:	697b      	ldr	r3, [r7, #20]
 8006da8:	693a      	ldr	r2, [r7, #16]
 8006daa:	611a      	str	r2, [r3, #16]
    EXT->Kpd_EXT = EXT->Ld_hat * EXT->Wec;
 8006dac:	697b      	ldr	r3, [r7, #20]
 8006dae:	ed93 7a01 	vldr	s14, [r3, #4]
 8006db2:	697b      	ldr	r3, [r7, #20]
 8006db4:	edd3 7a04 	vldr	s15, [r3, #16]
 8006db8:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006dbc:	697b      	ldr	r3, [r7, #20]
 8006dbe:	edc3 7a05 	vstr	s15, [r3, #20]
    EXT->Kid_EXT = EXT->Rs_hat * EXT->Wec;
 8006dc2:	697b      	ldr	r3, [r7, #20]
 8006dc4:	ed93 7a00 	vldr	s14, [r3]
 8006dc8:	697b      	ldr	r3, [r7, #20]
 8006dca:	edd3 7a04 	vldr	s15, [r3, #16]
 8006dce:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006dd2:	697b      	ldr	r3, [r7, #20]
 8006dd4:	edc3 7a06 	vstr	s15, [r3, #24]
    EXT->Kpq_EXT = EXT->Ld_hat * EXT->Wec;
 8006dd8:	697b      	ldr	r3, [r7, #20]
 8006dda:	ed93 7a01 	vldr	s14, [r3, #4]
 8006dde:	697b      	ldr	r3, [r7, #20]
 8006de0:	edd3 7a04 	vldr	s15, [r3, #16]
 8006de4:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006de8:	697b      	ldr	r3, [r7, #20]
 8006dea:	edc3 7a07 	vstr	s15, [r3, #28]
    EXT->Kiq_EXT = EXT->Rs_hat * EXT->Wec;
 8006dee:	697b      	ldr	r3, [r7, #20]
 8006df0:	ed93 7a00 	vldr	s14, [r3]
 8006df4:	697b      	ldr	r3, [r7, #20]
 8006df6:	edd3 7a04 	vldr	s15, [r3, #16]
 8006dfa:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006dfe:	697b      	ldr	r3, [r7, #20]
 8006e00:	edc3 7a08 	vstr	s15, [r3, #32]

    //EXT->Tsamp = 1.f / 5.e3;


    EXT->Vdss_ref_EXT = 0.f;
 8006e04:	697b      	ldr	r3, [r7, #20]
 8006e06:	f04f 0200 	mov.w	r2, #0
 8006e0a:	625a      	str	r2, [r3, #36]	@ 0x24
    EXT->Vqss_ref_EXT = 0.f;
 8006e0c:	697b      	ldr	r3, [r7, #20]
 8006e0e:	f04f 0200 	mov.w	r2, #0
 8006e12:	629a      	str	r2, [r3, #40]	@ 0x28
    EXT->Vdss_ref_old = 0.f;
 8006e14:	697b      	ldr	r3, [r7, #20]
 8006e16:	f04f 0200 	mov.w	r2, #0
 8006e1a:	62da      	str	r2, [r3, #44]	@ 0x2c
    EXT->Vqss_ref_old = 0.f;
 8006e1c:	697b      	ldr	r3, [r7, #20]
 8006e1e:	f04f 0200 	mov.w	r2, #0
 8006e22:	631a      	str	r2, [r3, #48]	@ 0x30

    EXT->Err_Thetar_EXT = 0.f;
 8006e24:	697b      	ldr	r3, [r7, #20]
 8006e26:	f04f 0200 	mov.w	r2, #0
 8006e2a:	635a      	str	r2, [r3, #52]	@ 0x34
    EXT->Wr_EXT = 0.f;
 8006e2c:	697b      	ldr	r3, [r7, #20]
 8006e2e:	f04f 0200 	mov.w	r2, #0
 8006e32:	639a      	str	r2, [r3, #56]	@ 0x38
    EXT->Thetar_EXT = 0.f;
 8006e34:	697b      	ldr	r3, [r7, #20]
 8006e36:	f04f 0200 	mov.w	r2, #0
 8006e3a:	63da      	str	r2, [r3, #60]	@ 0x3c
    EXT->Thetar_EXT_old = 0.f;
 8006e3c:	697b      	ldr	r3, [r7, #20]
 8006e3e:	f04f 0200 	mov.w	r2, #0
 8006e42:	641a      	str	r2, [r3, #64]	@ 0x40
    EXT->Sin_Thetar_EXT = 0.f;
 8006e44:	697b      	ldr	r3, [r7, #20]
 8006e46:	f04f 0200 	mov.w	r2, #0
 8006e4a:	645a      	str	r2, [r3, #68]	@ 0x44
    EXT->Cos_Thetar_EXT = 0.f;
 8006e4c:	697b      	ldr	r3, [r7, #20]
 8006e4e:	f04f 0200 	mov.w	r2, #0
 8006e52:	649a      	str	r2, [r3, #72]	@ 0x48
    EXT->Wr_EXT_f = 0.f;
 8006e54:	697b      	ldr	r3, [r7, #20]
 8006e56:	f04f 0200 	mov.w	r2, #0
 8006e5a:	665a      	str	r2, [r3, #100]	@ 0x64

    EXT->Thetarm_EXT = 0.f;
 8006e5c:	697b      	ldr	r3, [r7, #20]
 8006e5e:	f04f 0200 	mov.w	r2, #0
 8006e62:	655a      	str	r2, [r3, #84]	@ 0x54
    EXT->Thetarm_EXT_old = 0.f;
 8006e64:	697b      	ldr	r3, [r7, #20]
 8006e66:	f04f 0200 	mov.w	r2, #0
 8006e6a:	659a      	str	r2, [r3, #88]	@ 0x58
    EXT->Sin_Thetarm_EXT = 0.f;
 8006e6c:	697b      	ldr	r3, [r7, #20]
 8006e6e:	f04f 0200 	mov.w	r2, #0
 8006e72:	65da      	str	r2, [r3, #92]	@ 0x5c
    EXT->Cos_Thetarm_EXT = 0.f;
 8006e74:	697b      	ldr	r3, [r7, #20]
 8006e76:	f04f 0200 	mov.w	r2, #0
 8006e7a:	661a      	str	r2, [r3, #96]	@ 0x60

    EXT->Vdse_ref_EXT = 0.f;
 8006e7c:	697b      	ldr	r3, [r7, #20]
 8006e7e:	f04f 0200 	mov.w	r2, #0
 8006e82:	675a      	str	r2, [r3, #116]	@ 0x74
    EXT->Vqse_ref_EXT = 0.f;
 8006e84:	697b      	ldr	r3, [r7, #20]
 8006e86:	f04f 0200 	mov.w	r2, #0
 8006e8a:	679a      	str	r2, [r3, #120]	@ 0x78
    EXT->Idse_EXT = 0.f;
 8006e8c:	697b      	ldr	r3, [r7, #20]
 8006e8e:	f04f 0200 	mov.w	r2, #0
 8006e92:	67da      	str	r2, [r3, #124]	@ 0x7c
    EXT->Iqse_EXT = 0.f;
 8006e94:	697b      	ldr	r3, [r7, #20]
 8006e96:	f04f 0200 	mov.w	r2, #0
 8006e9a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
    EXT->Err_Idse_EXT = 0.f;
 8006e9e:	697b      	ldr	r3, [r7, #20]
 8006ea0:	f04f 0200 	mov.w	r2, #0
 8006ea4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    EXT->Err_Iqse_EXT = 0.f;
 8006ea8:	697b      	ldr	r3, [r7, #20]
 8006eaa:	f04f 0200 	mov.w	r2, #0
 8006eae:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
    EXT->Idse_EXT_est = 0.f;
 8006eb2:	697b      	ldr	r3, [r7, #20]
 8006eb4:	f04f 0200 	mov.w	r2, #0
 8006eb8:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
    EXT->Iqse_EXT_est = 0.f;
 8006ebc:	697b      	ldr	r3, [r7, #20]
 8006ebe:	f04f 0200 	mov.w	r2, #0
 8006ec2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    EXT->integ_Idse_EXT_est = 0.f;
 8006ec6:	697b      	ldr	r3, [r7, #20]
 8006ec8:	f04f 0200 	mov.w	r2, #0
 8006ecc:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
    EXT->integ_Iqse_EXT_est = 0.f;
 8006ed0:	697b      	ldr	r3, [r7, #20]
 8006ed2:	f04f 0200 	mov.w	r2, #0
 8006ed6:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
    EXT->EEMFd_est = 0.f;
 8006eda:	697b      	ldr	r3, [r7, #20]
 8006edc:	f04f 0200 	mov.w	r2, #0
 8006ee0:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
    EXT->EEMFq_est = 0.f;
 8006ee4:	697b      	ldr	r3, [r7, #20]
 8006ee6:	f04f 0200 	mov.w	r2, #0
 8006eea:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
    EXT->Vdse_FF_EXT = 0.f;
 8006eee:	697b      	ldr	r3, [r7, #20]
 8006ef0:	f04f 0200 	mov.w	r2, #0
 8006ef4:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
    EXT->Vqse_FF_EXT = 0.f;
 8006ef8:	697b      	ldr	r3, [r7, #20]
 8006efa:	f04f 0200 	mov.w	r2, #0
 8006efe:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac

}
 8006f02:	bf00      	nop
 8006f04:	371c      	adds	r7, #28
 8006f06:	46bd      	mov	sp, r7
 8006f08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f0c:	4770      	bx	lr
	...

08006f10 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8006f10:	b580      	push	{r7, lr}
 8006f12:	b082      	sub	sp, #8
 8006f14:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8006f16:	4b0f      	ldr	r3, [pc, #60]	@ (8006f54 <HAL_MspInit+0x44>)
 8006f18:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006f1a:	4a0e      	ldr	r2, [pc, #56]	@ (8006f54 <HAL_MspInit+0x44>)
 8006f1c:	f043 0301 	orr.w	r3, r3, #1
 8006f20:	6613      	str	r3, [r2, #96]	@ 0x60
 8006f22:	4b0c      	ldr	r3, [pc, #48]	@ (8006f54 <HAL_MspInit+0x44>)
 8006f24:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006f26:	f003 0301 	and.w	r3, r3, #1
 8006f2a:	607b      	str	r3, [r7, #4]
 8006f2c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8006f2e:	4b09      	ldr	r3, [pc, #36]	@ (8006f54 <HAL_MspInit+0x44>)
 8006f30:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006f32:	4a08      	ldr	r2, [pc, #32]	@ (8006f54 <HAL_MspInit+0x44>)
 8006f34:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006f38:	6593      	str	r3, [r2, #88]	@ 0x58
 8006f3a:	4b06      	ldr	r3, [pc, #24]	@ (8006f54 <HAL_MspInit+0x44>)
 8006f3c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006f3e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006f42:	603b      	str	r3, [r7, #0]
 8006f44:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 8006f46:	f003 fc59 	bl	800a7fc <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8006f4a:	bf00      	nop
 8006f4c:	3708      	adds	r7, #8
 8006f4e:	46bd      	mov	sp, r7
 8006f50:	bd80      	pop	{r7, pc}
 8006f52:	bf00      	nop
 8006f54:	40021000 	.word	0x40021000

08006f58 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8006f58:	b480      	push	{r7}
 8006f5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
	while (1) {
 8006f5c:	bf00      	nop
 8006f5e:	e7fd      	b.n	8006f5c <NMI_Handler+0x4>

08006f60 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8006f60:	b480      	push	{r7}
 8006f62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8006f64:	bf00      	nop
 8006f66:	e7fd      	b.n	8006f64 <HardFault_Handler+0x4>

08006f68 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8006f68:	b480      	push	{r7}
 8006f6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8006f6c:	bf00      	nop
 8006f6e:	e7fd      	b.n	8006f6c <MemManage_Handler+0x4>

08006f70 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8006f70:	b480      	push	{r7}
 8006f72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8006f74:	bf00      	nop
 8006f76:	e7fd      	b.n	8006f74 <BusFault_Handler+0x4>

08006f78 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8006f78:	b480      	push	{r7}
 8006f7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8006f7c:	bf00      	nop
 8006f7e:	e7fd      	b.n	8006f7c <UsageFault_Handler+0x4>

08006f80 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8006f80:	b480      	push	{r7}
 8006f82:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8006f84:	bf00      	nop
 8006f86:	46bd      	mov	sp, r7
 8006f88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f8c:	4770      	bx	lr

08006f8e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8006f8e:	b480      	push	{r7}
 8006f90:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8006f92:	bf00      	nop
 8006f94:	46bd      	mov	sp, r7
 8006f96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f9a:	4770      	bx	lr

08006f9c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8006f9c:	b480      	push	{r7}
 8006f9e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8006fa0:	bf00      	nop
 8006fa2:	46bd      	mov	sp, r7
 8006fa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fa8:	4770      	bx	lr

08006faa <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8006faa:	b580      	push	{r7, lr}
 8006fac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8006fae:	f000 fb13 	bl	80075d8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8006fb2:	bf00      	nop
 8006fb4:	bd80      	pop	{r7, pc}
	...

08006fb8 <ADC1_2_IRQHandler>:

/**
  * @brief This function handles ADC1 and ADC2 global interrupt.
  */
void ADC1_2_IRQHandler(void)
{
 8006fb8:	b580      	push	{r7, lr}
 8006fba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_2_IRQn 0 */

  /* USER CODE END ADC1_2_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8006fbc:	4802      	ldr	r0, [pc, #8]	@ (8006fc8 <ADC1_2_IRQHandler+0x10>)
 8006fbe:	f001 f87d 	bl	80080bc <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_2_IRQn 1 */

  /* USER CODE END ADC1_2_IRQn 1 */
}
 8006fc2:	bf00      	nop
 8006fc4:	bd80      	pop	{r7, pc}
 8006fc6:	bf00      	nop
 8006fc8:	20002f64 	.word	0x20002f64

08006fcc <TIM1_BRK_TIM15_IRQHandler>:

/**
  * @brief This function handles TIM1 break interrupt and TIM15 global interrupt.
  */
void TIM1_BRK_TIM15_IRQHandler(void)
{
 8006fcc:	b580      	push	{r7, lr}
 8006fce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_TIM15_IRQn 0 */

  /* USER CODE END TIM1_BRK_TIM15_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8006fd0:	4803      	ldr	r0, [pc, #12]	@ (8006fe0 <TIM1_BRK_TIM15_IRQHandler+0x14>)
 8006fd2:	f004 ff8f 	bl	800bef4 <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim15);
 8006fd6:	4803      	ldr	r0, [pc, #12]	@ (8006fe4 <TIM1_BRK_TIM15_IRQHandler+0x18>)
 8006fd8:	f004 ff8c 	bl	800bef4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_TIM15_IRQn 1 */

  /* USER CODE END TIM1_BRK_TIM15_IRQn 1 */
}
 8006fdc:	bf00      	nop
 8006fde:	bd80      	pop	{r7, pc}
 8006fe0:	20003488 	.word	0x20003488
 8006fe4:	20003520 	.word	0x20003520

08006fe8 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8006fe8:	b580      	push	{r7, lr}
 8006fea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */
  tim2_cnt++;
 8006fec:	4b05      	ldr	r3, [pc, #20]	@ (8007004 <TIM2_IRQHandler+0x1c>)
 8006fee:	681b      	ldr	r3, [r3, #0]
 8006ff0:	3301      	adds	r3, #1
 8006ff2:	4a04      	ldr	r2, [pc, #16]	@ (8007004 <TIM2_IRQHandler+0x1c>)
 8006ff4:	6013      	str	r3, [r2, #0]
  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8006ff6:	4804      	ldr	r0, [pc, #16]	@ (8007008 <TIM2_IRQHandler+0x20>)
 8006ff8:	f004 ff7c 	bl	800bef4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */
  Control();
 8006ffc:	f7fa f8a8 	bl	8001150 <Control>
  /* USER CODE END TIM2_IRQn 1 */
}
 8007000:	bf00      	nop
 8007002:	bd80      	pop	{r7, pc}
 8007004:	20003484 	.word	0x20003484
 8007008:	200034d4 	.word	0x200034d4

0800700c <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 800700c:	b480      	push	{r7}
 800700e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8007010:	4b06      	ldr	r3, [pc, #24]	@ (800702c <SystemInit+0x20>)
 8007012:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007016:	4a05      	ldr	r2, [pc, #20]	@ (800702c <SystemInit+0x20>)
 8007018:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800701c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8007020:	bf00      	nop
 8007022:	46bd      	mov	sp, r7
 8007024:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007028:	4770      	bx	lr
 800702a:	bf00      	nop
 800702c:	e000ed00 	.word	0xe000ed00

08007030 <MX_TIM1_Init>:
TIM_HandleTypeDef htim2;
TIM_HandleTypeDef htim15;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8007030:	b580      	push	{r7, lr}
 8007032:	b0a0      	sub	sp, #128	@ 0x80
 8007034:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8007036:	f107 0370 	add.w	r3, r7, #112	@ 0x70
 800703a:	2200      	movs	r2, #0
 800703c:	601a      	str	r2, [r3, #0]
 800703e:	605a      	str	r2, [r3, #4]
 8007040:	609a      	str	r2, [r3, #8]
 8007042:	60da      	str	r2, [r3, #12]
  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 8007044:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8007048:	2200      	movs	r2, #0
 800704a:	601a      	str	r2, [r3, #0]
 800704c:	605a      	str	r2, [r3, #4]
 800704e:	609a      	str	r2, [r3, #8]
 8007050:	60da      	str	r2, [r3, #12]
 8007052:	611a      	str	r2, [r3, #16]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8007054:	f107 0350 	add.w	r3, r7, #80	@ 0x50
 8007058:	2200      	movs	r2, #0
 800705a:	601a      	str	r2, [r3, #0]
 800705c:	605a      	str	r2, [r3, #4]
 800705e:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8007060:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8007064:	2200      	movs	r2, #0
 8007066:	601a      	str	r2, [r3, #0]
 8007068:	605a      	str	r2, [r3, #4]
 800706a:	609a      	str	r2, [r3, #8]
 800706c:	60da      	str	r2, [r3, #12]
 800706e:	611a      	str	r2, [r3, #16]
 8007070:	615a      	str	r2, [r3, #20]
 8007072:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8007074:	463b      	mov	r3, r7
 8007076:	2234      	movs	r2, #52	@ 0x34
 8007078:	2100      	movs	r1, #0
 800707a:	4618      	mov	r0, r3
 800707c:	f006 fbd7 	bl	800d82e <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8007080:	4b59      	ldr	r3, [pc, #356]	@ (80071e8 <MX_TIM1_Init+0x1b8>)
 8007082:	4a5a      	ldr	r2, [pc, #360]	@ (80071ec <MX_TIM1_Init+0x1bc>)
 8007084:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8007086:	4b58      	ldr	r3, [pc, #352]	@ (80071e8 <MX_TIM1_Init+0x1b8>)
 8007088:	2200      	movs	r2, #0
 800708a:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_CENTERALIGNED2;
 800708c:	4b56      	ldr	r3, [pc, #344]	@ (80071e8 <MX_TIM1_Init+0x1b8>)
 800708e:	2240      	movs	r2, #64	@ 0x40
 8007090:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 4200;
 8007092:	4b55      	ldr	r3, [pc, #340]	@ (80071e8 <MX_TIM1_Init+0x1b8>)
 8007094:	f241 0268 	movw	r2, #4200	@ 0x1068
 8007098:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800709a:	4b53      	ldr	r3, [pc, #332]	@ (80071e8 <MX_TIM1_Init+0x1b8>)
 800709c:	2200      	movs	r2, #0
 800709e:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80070a0:	4b51      	ldr	r3, [pc, #324]	@ (80071e8 <MX_TIM1_Init+0x1b8>)
 80070a2:	2200      	movs	r2, #0
 80070a4:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80070a6:	4b50      	ldr	r3, [pc, #320]	@ (80071e8 <MX_TIM1_Init+0x1b8>)
 80070a8:	2200      	movs	r2, #0
 80070aa:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80070ac:	484e      	ldr	r0, [pc, #312]	@ (80071e8 <MX_TIM1_Init+0x1b8>)
 80070ae:	f004 faf9 	bl	800b6a4 <HAL_TIM_Base_Init>
 80070b2:	4603      	mov	r3, r0
 80070b4:	2b00      	cmp	r3, #0
 80070b6:	d001      	beq.n	80070bc <MX_TIM1_Init+0x8c>
  {
    Error_Handler();
 80070b8:	f7ff fe4d 	bl	8006d56 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80070bc:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80070c0:	673b      	str	r3, [r7, #112]	@ 0x70
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80070c2:	f107 0370 	add.w	r3, r7, #112	@ 0x70
 80070c6:	4619      	mov	r1, r3
 80070c8:	4847      	ldr	r0, [pc, #284]	@ (80071e8 <MX_TIM1_Init+0x1b8>)
 80070ca:	f005 f9f1 	bl	800c4b0 <HAL_TIM_ConfigClockSource>
 80070ce:	4603      	mov	r3, r0
 80070d0:	2b00      	cmp	r3, #0
 80070d2:	d001      	beq.n	80070d8 <MX_TIM1_Init+0xa8>
  {
    Error_Handler();
 80070d4:	f7ff fe3f 	bl	8006d56 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 80070d8:	4843      	ldr	r0, [pc, #268]	@ (80071e8 <MX_TIM1_Init+0x1b8>)
 80070da:	f004 fcfb 	bl	800bad4 <HAL_TIM_PWM_Init>
 80070de:	4603      	mov	r3, r0
 80070e0:	2b00      	cmp	r3, #0
 80070e2:	d001      	beq.n	80070e8 <MX_TIM1_Init+0xb8>
  {
    Error_Handler();
 80070e4:	f7ff fe37 	bl	8006d56 <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_RESET;
 80070e8:	2304      	movs	r3, #4
 80070ea:	65fb      	str	r3, [r7, #92]	@ 0x5c
  sSlaveConfig.InputTrigger = TIM_TS_ITR1;
 80070ec:	2310      	movs	r3, #16
 80070ee:	663b      	str	r3, [r7, #96]	@ 0x60
  if (HAL_TIM_SlaveConfigSynchro(&htim1, &sSlaveConfig) != HAL_OK)
 80070f0:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 80070f4:	4619      	mov	r1, r3
 80070f6:	483c      	ldr	r0, [pc, #240]	@ (80071e8 <MX_TIM1_Init+0x1b8>)
 80070f8:	f005 faf0 	bl	800c6dc <HAL_TIM_SlaveConfigSynchro>
 80070fc:	4603      	mov	r3, r0
 80070fe:	2b00      	cmp	r3, #0
 8007100:	d001      	beq.n	8007106 <MX_TIM1_Init+0xd6>
  {
    Error_Handler();
 8007102:	f7ff fe28 	bl	8006d56 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_OC4REF;
 8007106:	2370      	movs	r3, #112	@ 0x70
 8007108:	653b      	str	r3, [r7, #80]	@ 0x50
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_OC4REF;
 800710a:	f44f 03e0 	mov.w	r3, #7340032	@ 0x700000
 800710e:	657b      	str	r3, [r7, #84]	@ 0x54
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8007110:	2300      	movs	r3, #0
 8007112:	65bb      	str	r3, [r7, #88]	@ 0x58
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8007114:	f107 0350 	add.w	r3, r7, #80	@ 0x50
 8007118:	4619      	mov	r1, r3
 800711a:	4833      	ldr	r0, [pc, #204]	@ (80071e8 <MX_TIM1_Init+0x1b8>)
 800711c:	f006 f9f2 	bl	800d504 <HAL_TIMEx_MasterConfigSynchronization>
 8007120:	4603      	mov	r3, r0
 8007122:	2b00      	cmp	r3, #0
 8007124:	d001      	beq.n	800712a <MX_TIM1_Init+0xfa>
  {
    Error_Handler();
 8007126:	f7ff fe16 	bl	8006d56 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800712a:	2360      	movs	r3, #96	@ 0x60
 800712c:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.Pulse = 0;
 800712e:	2300      	movs	r3, #0
 8007130:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8007132:	2300      	movs	r3, #0
 8007134:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8007136:	2300      	movs	r3, #0
 8007138:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800713a:	2300      	movs	r3, #0
 800713c:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 800713e:	2300      	movs	r3, #0
 8007140:	64bb      	str	r3, [r7, #72]	@ 0x48
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8007142:	2300      	movs	r3, #0
 8007144:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8007146:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 800714a:	2200      	movs	r2, #0
 800714c:	4619      	mov	r1, r3
 800714e:	4826      	ldr	r0, [pc, #152]	@ (80071e8 <MX_TIM1_Init+0x1b8>)
 8007150:	f005 f89a 	bl	800c288 <HAL_TIM_PWM_ConfigChannel>
 8007154:	4603      	mov	r3, r0
 8007156:	2b00      	cmp	r3, #0
 8007158:	d001      	beq.n	800715e <MX_TIM1_Init+0x12e>
  {
    Error_Handler();
 800715a:	f7ff fdfc 	bl	8006d56 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800715e:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8007162:	2204      	movs	r2, #4
 8007164:	4619      	mov	r1, r3
 8007166:	4820      	ldr	r0, [pc, #128]	@ (80071e8 <MX_TIM1_Init+0x1b8>)
 8007168:	f005 f88e 	bl	800c288 <HAL_TIM_PWM_ConfigChannel>
 800716c:	4603      	mov	r3, r0
 800716e:	2b00      	cmp	r3, #0
 8007170:	d001      	beq.n	8007176 <MX_TIM1_Init+0x146>
  {
    Error_Handler();
 8007172:	f7ff fdf0 	bl	8006d56 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8007176:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 800717a:	2208      	movs	r2, #8
 800717c:	4619      	mov	r1, r3
 800717e:	481a      	ldr	r0, [pc, #104]	@ (80071e8 <MX_TIM1_Init+0x1b8>)
 8007180:	f005 f882 	bl	800c288 <HAL_TIM_PWM_ConfigChannel>
 8007184:	4603      	mov	r3, r0
 8007186:	2b00      	cmp	r3, #0
 8007188:	d001      	beq.n	800718e <MX_TIM1_Init+0x15e>
  {
    Error_Handler();
 800718a:	f7ff fde4 	bl	8006d56 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 800718e:	2300      	movs	r3, #0
 8007190:	603b      	str	r3, [r7, #0]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8007192:	2300      	movs	r3, #0
 8007194:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8007196:	2300      	movs	r3, #0
 8007198:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.DeadTime = 35;
 800719a:	2323      	movs	r3, #35	@ 0x23
 800719c:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 800719e:	2300      	movs	r3, #0
 80071a0:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80071a2:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80071a6:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakFilter = 0;
 80071a8:	2300      	movs	r3, #0
 80071aa:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 80071ac:	2300      	movs	r3, #0
 80071ae:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 80071b0:	2300      	movs	r3, #0
 80071b2:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 80071b4:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80071b8:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Filter = 0;
 80071ba:	2300      	movs	r3, #0
 80071bc:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 80071be:	2300      	movs	r3, #0
 80071c0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80071c2:	2300      	movs	r3, #0
 80071c4:	633b      	str	r3, [r7, #48]	@ 0x30
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80071c6:	463b      	mov	r3, r7
 80071c8:	4619      	mov	r1, r3
 80071ca:	4807      	ldr	r0, [pc, #28]	@ (80071e8 <MX_TIM1_Init+0x1b8>)
 80071cc:	f006 fa30 	bl	800d630 <HAL_TIMEx_ConfigBreakDeadTime>
 80071d0:	4603      	mov	r3, r0
 80071d2:	2b00      	cmp	r3, #0
 80071d4:	d001      	beq.n	80071da <MX_TIM1_Init+0x1aa>
  {
    Error_Handler();
 80071d6:	f7ff fdbe 	bl	8006d56 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 80071da:	4803      	ldr	r0, [pc, #12]	@ (80071e8 <MX_TIM1_Init+0x1b8>)
 80071dc:	f000 f92a 	bl	8007434 <HAL_TIM_MspPostInit>

}
 80071e0:	bf00      	nop
 80071e2:	3780      	adds	r7, #128	@ 0x80
 80071e4:	46bd      	mov	sp, r7
 80071e6:	bd80      	pop	{r7, pc}
 80071e8:	20003488 	.word	0x20003488
 80071ec:	40012c00 	.word	0x40012c00

080071f0 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 80071f0:	b580      	push	{r7, lr}
 80071f2:	b08e      	sub	sp, #56	@ 0x38
 80071f4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80071f6:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80071fa:	2200      	movs	r2, #0
 80071fc:	601a      	str	r2, [r3, #0]
 80071fe:	605a      	str	r2, [r3, #4]
 8007200:	609a      	str	r2, [r3, #8]
 8007202:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8007204:	f107 031c 	add.w	r3, r7, #28
 8007208:	2200      	movs	r2, #0
 800720a:	601a      	str	r2, [r3, #0]
 800720c:	605a      	str	r2, [r3, #4]
 800720e:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8007210:	463b      	mov	r3, r7
 8007212:	2200      	movs	r2, #0
 8007214:	601a      	str	r2, [r3, #0]
 8007216:	605a      	str	r2, [r3, #4]
 8007218:	609a      	str	r2, [r3, #8]
 800721a:	60da      	str	r2, [r3, #12]
 800721c:	611a      	str	r2, [r3, #16]
 800721e:	615a      	str	r2, [r3, #20]
 8007220:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8007222:	4b2c      	ldr	r3, [pc, #176]	@ (80072d4 <MX_TIM2_Init+0xe4>)
 8007224:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8007228:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 800722a:	4b2a      	ldr	r3, [pc, #168]	@ (80072d4 <MX_TIM2_Init+0xe4>)
 800722c:	2200      	movs	r2, #0
 800722e:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8007230:	4b28      	ldr	r3, [pc, #160]	@ (80072d4 <MX_TIM2_Init+0xe4>)
 8007232:	2200      	movs	r2, #0
 8007234:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 16999;
 8007236:	4b27      	ldr	r3, [pc, #156]	@ (80072d4 <MX_TIM2_Init+0xe4>)
 8007238:	f244 2267 	movw	r2, #16999	@ 0x4267
 800723c:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800723e:	4b25      	ldr	r3, [pc, #148]	@ (80072d4 <MX_TIM2_Init+0xe4>)
 8007240:	2200      	movs	r2, #0
 8007242:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8007244:	4b23      	ldr	r3, [pc, #140]	@ (80072d4 <MX_TIM2_Init+0xe4>)
 8007246:	2200      	movs	r2, #0
 8007248:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800724a:	4822      	ldr	r0, [pc, #136]	@ (80072d4 <MX_TIM2_Init+0xe4>)
 800724c:	f004 fa2a 	bl	800b6a4 <HAL_TIM_Base_Init>
 8007250:	4603      	mov	r3, r0
 8007252:	2b00      	cmp	r3, #0
 8007254:	d001      	beq.n	800725a <MX_TIM2_Init+0x6a>
  {
    Error_Handler();
 8007256:	f7ff fd7e 	bl	8006d56 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800725a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800725e:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8007260:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8007264:	4619      	mov	r1, r3
 8007266:	481b      	ldr	r0, [pc, #108]	@ (80072d4 <MX_TIM2_Init+0xe4>)
 8007268:	f005 f922 	bl	800c4b0 <HAL_TIM_ConfigClockSource>
 800726c:	4603      	mov	r3, r0
 800726e:	2b00      	cmp	r3, #0
 8007270:	d001      	beq.n	8007276 <MX_TIM2_Init+0x86>
  {
    Error_Handler();
 8007272:	f7ff fd70 	bl	8006d56 <Error_Handler>
  }
  if (HAL_TIM_OC_Init(&htim2) != HAL_OK)
 8007276:	4817      	ldr	r0, [pc, #92]	@ (80072d4 <MX_TIM2_Init+0xe4>)
 8007278:	f004 fa6b 	bl	800b752 <HAL_TIM_OC_Init>
 800727c:	4603      	mov	r3, r0
 800727e:	2b00      	cmp	r3, #0
 8007280:	d001      	beq.n	8007286 <MX_TIM2_Init+0x96>
  {
    Error_Handler();
 8007282:	f7ff fd68 	bl	8006d56 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_OC1;
 8007286:	2330      	movs	r3, #48	@ 0x30
 8007288:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_ENABLE;
 800728a:	2380      	movs	r3, #128	@ 0x80
 800728c:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800728e:	f107 031c 	add.w	r3, r7, #28
 8007292:	4619      	mov	r1, r3
 8007294:	480f      	ldr	r0, [pc, #60]	@ (80072d4 <MX_TIM2_Init+0xe4>)
 8007296:	f006 f935 	bl	800d504 <HAL_TIMEx_MasterConfigSynchronization>
 800729a:	4603      	mov	r3, r0
 800729c:	2b00      	cmp	r3, #0
 800729e:	d001      	beq.n	80072a4 <MX_TIM2_Init+0xb4>
  {
    Error_Handler();
 80072a0:	f7ff fd59 	bl	8006d56 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 80072a4:	2300      	movs	r3, #0
 80072a6:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 2100;
 80072a8:	f640 0334 	movw	r3, #2100	@ 0x834
 80072ac:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80072ae:	2300      	movs	r3, #0
 80072b0:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80072b2:	2300      	movs	r3, #0
 80072b4:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_OC_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80072b6:	463b      	mov	r3, r7
 80072b8:	2204      	movs	r2, #4
 80072ba:	4619      	mov	r1, r3
 80072bc:	4805      	ldr	r0, [pc, #20]	@ (80072d4 <MX_TIM2_Init+0xe4>)
 80072be:	f004 ff69 	bl	800c194 <HAL_TIM_OC_ConfigChannel>
 80072c2:	4603      	mov	r3, r0
 80072c4:	2b00      	cmp	r3, #0
 80072c6:	d001      	beq.n	80072cc <MX_TIM2_Init+0xdc>
  {
    Error_Handler();
 80072c8:	f7ff fd45 	bl	8006d56 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80072cc:	bf00      	nop
 80072ce:	3738      	adds	r7, #56	@ 0x38
 80072d0:	46bd      	mov	sp, r7
 80072d2:	bd80      	pop	{r7, pc}
 80072d4:	200034d4 	.word	0x200034d4

080072d8 <MX_TIM15_Init>:
/* TIM15 init function */
void MX_TIM15_Init(void)
{
 80072d8:	b580      	push	{r7, lr}
 80072da:	b088      	sub	sp, #32
 80072dc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM15_Init 0 */

  /* USER CODE END TIM15_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80072de:	f107 0310 	add.w	r3, r7, #16
 80072e2:	2200      	movs	r2, #0
 80072e4:	601a      	str	r2, [r3, #0]
 80072e6:	605a      	str	r2, [r3, #4]
 80072e8:	609a      	str	r2, [r3, #8]
 80072ea:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80072ec:	1d3b      	adds	r3, r7, #4
 80072ee:	2200      	movs	r2, #0
 80072f0:	601a      	str	r2, [r3, #0]
 80072f2:	605a      	str	r2, [r3, #4]
 80072f4:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM15_Init 1 */

  /* USER CODE END TIM15_Init 1 */
  htim15.Instance = TIM15;
 80072f6:	4b1f      	ldr	r3, [pc, #124]	@ (8007374 <MX_TIM15_Init+0x9c>)
 80072f8:	4a1f      	ldr	r2, [pc, #124]	@ (8007378 <MX_TIM15_Init+0xa0>)
 80072fa:	601a      	str	r2, [r3, #0]
  htim15.Init.Prescaler = 4200;
 80072fc:	4b1d      	ldr	r3, [pc, #116]	@ (8007374 <MX_TIM15_Init+0x9c>)
 80072fe:	f241 0268 	movw	r2, #4200	@ 0x1068
 8007302:	605a      	str	r2, [r3, #4]
  htim15.Init.CounterMode = TIM_COUNTERMODE_UP;
 8007304:	4b1b      	ldr	r3, [pc, #108]	@ (8007374 <MX_TIM15_Init+0x9c>)
 8007306:	2200      	movs	r2, #0
 8007308:	609a      	str	r2, [r3, #8]
  htim15.Init.Period = 9999;
 800730a:	4b1a      	ldr	r3, [pc, #104]	@ (8007374 <MX_TIM15_Init+0x9c>)
 800730c:	f242 720f 	movw	r2, #9999	@ 0x270f
 8007310:	60da      	str	r2, [r3, #12]
  htim15.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8007312:	4b18      	ldr	r3, [pc, #96]	@ (8007374 <MX_TIM15_Init+0x9c>)
 8007314:	2200      	movs	r2, #0
 8007316:	611a      	str	r2, [r3, #16]
  htim15.Init.RepetitionCounter = 0;
 8007318:	4b16      	ldr	r3, [pc, #88]	@ (8007374 <MX_TIM15_Init+0x9c>)
 800731a:	2200      	movs	r2, #0
 800731c:	615a      	str	r2, [r3, #20]
  htim15.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800731e:	4b15      	ldr	r3, [pc, #84]	@ (8007374 <MX_TIM15_Init+0x9c>)
 8007320:	2200      	movs	r2, #0
 8007322:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim15) != HAL_OK)
 8007324:	4813      	ldr	r0, [pc, #76]	@ (8007374 <MX_TIM15_Init+0x9c>)
 8007326:	f004 f9bd 	bl	800b6a4 <HAL_TIM_Base_Init>
 800732a:	4603      	mov	r3, r0
 800732c:	2b00      	cmp	r3, #0
 800732e:	d001      	beq.n	8007334 <MX_TIM15_Init+0x5c>
  {
    Error_Handler();
 8007330:	f7ff fd11 	bl	8006d56 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8007334:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8007338:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim15, &sClockSourceConfig) != HAL_OK)
 800733a:	f107 0310 	add.w	r3, r7, #16
 800733e:	4619      	mov	r1, r3
 8007340:	480c      	ldr	r0, [pc, #48]	@ (8007374 <MX_TIM15_Init+0x9c>)
 8007342:	f005 f8b5 	bl	800c4b0 <HAL_TIM_ConfigClockSource>
 8007346:	4603      	mov	r3, r0
 8007348:	2b00      	cmp	r3, #0
 800734a:	d001      	beq.n	8007350 <MX_TIM15_Init+0x78>
  {
    Error_Handler();
 800734c:	f7ff fd03 	bl	8006d56 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8007350:	2300      	movs	r3, #0
 8007352:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8007354:	2300      	movs	r3, #0
 8007356:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim15, &sMasterConfig) != HAL_OK)
 8007358:	1d3b      	adds	r3, r7, #4
 800735a:	4619      	mov	r1, r3
 800735c:	4805      	ldr	r0, [pc, #20]	@ (8007374 <MX_TIM15_Init+0x9c>)
 800735e:	f006 f8d1 	bl	800d504 <HAL_TIMEx_MasterConfigSynchronization>
 8007362:	4603      	mov	r3, r0
 8007364:	2b00      	cmp	r3, #0
 8007366:	d001      	beq.n	800736c <MX_TIM15_Init+0x94>
  {
    Error_Handler();
 8007368:	f7ff fcf5 	bl	8006d56 <Error_Handler>
  }
  /* USER CODE BEGIN TIM15_Init 2 */

  /* USER CODE END TIM15_Init 2 */

}
 800736c:	bf00      	nop
 800736e:	3720      	adds	r7, #32
 8007370:	46bd      	mov	sp, r7
 8007372:	bd80      	pop	{r7, pc}
 8007374:	20003520 	.word	0x20003520
 8007378:	40014000 	.word	0x40014000

0800737c <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 800737c:	b580      	push	{r7, lr}
 800737e:	b086      	sub	sp, #24
 8007380:	af00      	add	r7, sp, #0
 8007382:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 8007384:	687b      	ldr	r3, [r7, #4]
 8007386:	681b      	ldr	r3, [r3, #0]
 8007388:	4a27      	ldr	r2, [pc, #156]	@ (8007428 <HAL_TIM_Base_MspInit+0xac>)
 800738a:	4293      	cmp	r3, r2
 800738c:	d114      	bne.n	80073b8 <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800738e:	4b27      	ldr	r3, [pc, #156]	@ (800742c <HAL_TIM_Base_MspInit+0xb0>)
 8007390:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007392:	4a26      	ldr	r2, [pc, #152]	@ (800742c <HAL_TIM_Base_MspInit+0xb0>)
 8007394:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8007398:	6613      	str	r3, [r2, #96]	@ 0x60
 800739a:	4b24      	ldr	r3, [pc, #144]	@ (800742c <HAL_TIM_Base_MspInit+0xb0>)
 800739c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800739e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80073a2:	617b      	str	r3, [r7, #20]
 80073a4:	697b      	ldr	r3, [r7, #20]

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_BRK_TIM15_IRQn, 0, 0);
 80073a6:	2200      	movs	r2, #0
 80073a8:	2100      	movs	r1, #0
 80073aa:	2018      	movs	r0, #24
 80073ac:	f002 ff9b 	bl	800a2e6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM15_IRQn);
 80073b0:	2018      	movs	r0, #24
 80073b2:	f002 ffb2 	bl	800a31a <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM15_IRQn);
  /* USER CODE BEGIN TIM15_MspInit 1 */

  /* USER CODE END TIM15_MspInit 1 */
  }
}
 80073b6:	e032      	b.n	800741e <HAL_TIM_Base_MspInit+0xa2>
  else if(tim_baseHandle->Instance==TIM2)
 80073b8:	687b      	ldr	r3, [r7, #4]
 80073ba:	681b      	ldr	r3, [r3, #0]
 80073bc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80073c0:	d114      	bne.n	80073ec <HAL_TIM_Base_MspInit+0x70>
    __HAL_RCC_TIM2_CLK_ENABLE();
 80073c2:	4b1a      	ldr	r3, [pc, #104]	@ (800742c <HAL_TIM_Base_MspInit+0xb0>)
 80073c4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80073c6:	4a19      	ldr	r2, [pc, #100]	@ (800742c <HAL_TIM_Base_MspInit+0xb0>)
 80073c8:	f043 0301 	orr.w	r3, r3, #1
 80073cc:	6593      	str	r3, [r2, #88]	@ 0x58
 80073ce:	4b17      	ldr	r3, [pc, #92]	@ (800742c <HAL_TIM_Base_MspInit+0xb0>)
 80073d0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80073d2:	f003 0301 	and.w	r3, r3, #1
 80073d6:	613b      	str	r3, [r7, #16]
 80073d8:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80073da:	2200      	movs	r2, #0
 80073dc:	2100      	movs	r1, #0
 80073de:	201c      	movs	r0, #28
 80073e0:	f002 ff81 	bl	800a2e6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80073e4:	201c      	movs	r0, #28
 80073e6:	f002 ff98 	bl	800a31a <HAL_NVIC_EnableIRQ>
}
 80073ea:	e018      	b.n	800741e <HAL_TIM_Base_MspInit+0xa2>
  else if(tim_baseHandle->Instance==TIM15)
 80073ec:	687b      	ldr	r3, [r7, #4]
 80073ee:	681b      	ldr	r3, [r3, #0]
 80073f0:	4a0f      	ldr	r2, [pc, #60]	@ (8007430 <HAL_TIM_Base_MspInit+0xb4>)
 80073f2:	4293      	cmp	r3, r2
 80073f4:	d113      	bne.n	800741e <HAL_TIM_Base_MspInit+0xa2>
    __HAL_RCC_TIM15_CLK_ENABLE();
 80073f6:	4b0d      	ldr	r3, [pc, #52]	@ (800742c <HAL_TIM_Base_MspInit+0xb0>)
 80073f8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80073fa:	4a0c      	ldr	r2, [pc, #48]	@ (800742c <HAL_TIM_Base_MspInit+0xb0>)
 80073fc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007400:	6613      	str	r3, [r2, #96]	@ 0x60
 8007402:	4b0a      	ldr	r3, [pc, #40]	@ (800742c <HAL_TIM_Base_MspInit+0xb0>)
 8007404:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007406:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800740a:	60fb      	str	r3, [r7, #12]
 800740c:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM1_BRK_TIM15_IRQn, 0, 0);
 800740e:	2200      	movs	r2, #0
 8007410:	2100      	movs	r1, #0
 8007412:	2018      	movs	r0, #24
 8007414:	f002 ff67 	bl	800a2e6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM15_IRQn);
 8007418:	2018      	movs	r0, #24
 800741a:	f002 ff7e 	bl	800a31a <HAL_NVIC_EnableIRQ>
}
 800741e:	bf00      	nop
 8007420:	3718      	adds	r7, #24
 8007422:	46bd      	mov	sp, r7
 8007424:	bd80      	pop	{r7, pc}
 8007426:	bf00      	nop
 8007428:	40012c00 	.word	0x40012c00
 800742c:	40021000 	.word	0x40021000
 8007430:	40014000 	.word	0x40014000

08007434 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8007434:	b580      	push	{r7, lr}
 8007436:	b08a      	sub	sp, #40	@ 0x28
 8007438:	af00      	add	r7, sp, #0
 800743a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800743c:	f107 0314 	add.w	r3, r7, #20
 8007440:	2200      	movs	r2, #0
 8007442:	601a      	str	r2, [r3, #0]
 8007444:	605a      	str	r2, [r3, #4]
 8007446:	609a      	str	r2, [r3, #8]
 8007448:	60da      	str	r2, [r3, #12]
 800744a:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM1)
 800744c:	687b      	ldr	r3, [r7, #4]
 800744e:	681b      	ldr	r3, [r3, #0]
 8007450:	4a20      	ldr	r2, [pc, #128]	@ (80074d4 <HAL_TIM_MspPostInit+0xa0>)
 8007452:	4293      	cmp	r3, r2
 8007454:	d13a      	bne.n	80074cc <HAL_TIM_MspPostInit+0x98>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8007456:	4b20      	ldr	r3, [pc, #128]	@ (80074d8 <HAL_TIM_MspPostInit+0xa4>)
 8007458:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800745a:	4a1f      	ldr	r2, [pc, #124]	@ (80074d8 <HAL_TIM_MspPostInit+0xa4>)
 800745c:	f043 0302 	orr.w	r3, r3, #2
 8007460:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8007462:	4b1d      	ldr	r3, [pc, #116]	@ (80074d8 <HAL_TIM_MspPostInit+0xa4>)
 8007464:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007466:	f003 0302 	and.w	r3, r3, #2
 800746a:	613b      	str	r3, [r7, #16]
 800746c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800746e:	4b1a      	ldr	r3, [pc, #104]	@ (80074d8 <HAL_TIM_MspPostInit+0xa4>)
 8007470:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007472:	4a19      	ldr	r2, [pc, #100]	@ (80074d8 <HAL_TIM_MspPostInit+0xa4>)
 8007474:	f043 0301 	orr.w	r3, r3, #1
 8007478:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800747a:	4b17      	ldr	r3, [pc, #92]	@ (80074d8 <HAL_TIM_MspPostInit+0xa4>)
 800747c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800747e:	f003 0301 	and.w	r3, r3, #1
 8007482:	60fb      	str	r3, [r7, #12]
 8007484:	68fb      	ldr	r3, [r7, #12]
    PA9     ------> TIM1_CH2
    PA10     ------> TIM1_CH3
    PA11     ------> TIM1_CH1N
    PA12     ------> TIM1_CH2N
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8007486:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800748a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800748c:	2302      	movs	r3, #2
 800748e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007490:	2300      	movs	r3, #0
 8007492:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8007494:	2300      	movs	r3, #0
 8007496:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_TIM1;
 8007498:	2304      	movs	r3, #4
 800749a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800749c:	f107 0314 	add.w	r3, r7, #20
 80074a0:	4619      	mov	r1, r3
 80074a2:	480e      	ldr	r0, [pc, #56]	@ (80074dc <HAL_TIM_MspPostInit+0xa8>)
 80074a4:	f002 ff54 	bl	800a350 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 80074a8:	f44f 53f8 	mov.w	r3, #7936	@ 0x1f00
 80074ac:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_12;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80074ae:	2302      	movs	r3, #2
 80074b0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80074b2:	2300      	movs	r3, #0
 80074b4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80074b6:	2300      	movs	r3, #0
 80074b8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 80074ba:	2306      	movs	r3, #6
 80074bc:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80074be:	f107 0314 	add.w	r3, r7, #20
 80074c2:	4619      	mov	r1, r3
 80074c4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80074c8:	f002 ff42 	bl	800a350 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 80074cc:	bf00      	nop
 80074ce:	3728      	adds	r7, #40	@ 0x28
 80074d0:	46bd      	mov	sp, r7
 80074d2:	bd80      	pop	{r7, pc}
 80074d4:	40012c00 	.word	0x40012c00
 80074d8:	40021000 	.word	0x40021000
 80074dc:	48000400 	.word	0x48000400

080074e0 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80074e0:	480d      	ldr	r0, [pc, #52]	@ (8007518 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80074e2:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
    bl  SystemInit
 80074e4:	f7ff fd92 	bl	800700c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80074e8:	480c      	ldr	r0, [pc, #48]	@ (800751c <LoopForever+0x6>)
  ldr r1, =_edata
 80074ea:	490d      	ldr	r1, [pc, #52]	@ (8007520 <LoopForever+0xa>)
  ldr r2, =_sidata
 80074ec:	4a0d      	ldr	r2, [pc, #52]	@ (8007524 <LoopForever+0xe>)
  movs r3, #0
 80074ee:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 80074f0:	e002      	b.n	80074f8 <LoopCopyDataInit>

080074f2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80074f2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80074f4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80074f6:	3304      	adds	r3, #4

080074f8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80074f8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80074fa:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80074fc:	d3f9      	bcc.n	80074f2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80074fe:	4a0a      	ldr	r2, [pc, #40]	@ (8007528 <LoopForever+0x12>)
  ldr r4, =_ebss
 8007500:	4c0a      	ldr	r4, [pc, #40]	@ (800752c <LoopForever+0x16>)
  movs r3, #0
 8007502:	2300      	movs	r3, #0
  b LoopFillZerobss
 8007504:	e001      	b.n	800750a <LoopFillZerobss>

08007506 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8007506:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8007508:	3204      	adds	r2, #4

0800750a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800750a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800750c:	d3fb      	bcc.n	8007506 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800750e:	f006 f997 	bl	800d840 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8007512:	f7ff fb59 	bl	8006bc8 <main>

08007516 <LoopForever>:

LoopForever:
    b LoopForever
 8007516:	e7fe      	b.n	8007516 <LoopForever>
  ldr   r0, =_estack
 8007518:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 800751c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8007520:	2000002c 	.word	0x2000002c
  ldr r2, =_sidata
 8007524:	0800db00 	.word	0x0800db00
  ldr r2, =_sbss
 8007528:	2000002c 	.word	0x2000002c
  ldr r4, =_ebss
 800752c:	2000358c 	.word	0x2000358c

08007530 <ADC3_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8007530:	e7fe      	b.n	8007530 <ADC3_IRQHandler>

08007532 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8007532:	b580      	push	{r7, lr}
 8007534:	b082      	sub	sp, #8
 8007536:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8007538:	2300      	movs	r3, #0
 800753a:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800753c:	2003      	movs	r0, #3
 800753e:	f002 fec7 	bl	800a2d0 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8007542:	200f      	movs	r0, #15
 8007544:	f000 f80e 	bl	8007564 <HAL_InitTick>
 8007548:	4603      	mov	r3, r0
 800754a:	2b00      	cmp	r3, #0
 800754c:	d002      	beq.n	8007554 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 800754e:	2301      	movs	r3, #1
 8007550:	71fb      	strb	r3, [r7, #7]
 8007552:	e001      	b.n	8007558 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8007554:	f7ff fcdc 	bl	8006f10 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8007558:	79fb      	ldrb	r3, [r7, #7]

}
 800755a:	4618      	mov	r0, r3
 800755c:	3708      	adds	r7, #8
 800755e:	46bd      	mov	sp, r7
 8007560:	bd80      	pop	{r7, pc}
	...

08007564 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8007564:	b580      	push	{r7, lr}
 8007566:	b084      	sub	sp, #16
 8007568:	af00      	add	r7, sp, #0
 800756a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 800756c:	2300      	movs	r3, #0
 800756e:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8007570:	4b16      	ldr	r3, [pc, #88]	@ (80075cc <HAL_InitTick+0x68>)
 8007572:	681b      	ldr	r3, [r3, #0]
 8007574:	2b00      	cmp	r3, #0
 8007576:	d022      	beq.n	80075be <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8007578:	4b15      	ldr	r3, [pc, #84]	@ (80075d0 <HAL_InitTick+0x6c>)
 800757a:	681a      	ldr	r2, [r3, #0]
 800757c:	4b13      	ldr	r3, [pc, #76]	@ (80075cc <HAL_InitTick+0x68>)
 800757e:	681b      	ldr	r3, [r3, #0]
 8007580:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8007584:	fbb1 f3f3 	udiv	r3, r1, r3
 8007588:	fbb2 f3f3 	udiv	r3, r2, r3
 800758c:	4618      	mov	r0, r3
 800758e:	f002 fed2 	bl	800a336 <HAL_SYSTICK_Config>
 8007592:	4603      	mov	r3, r0
 8007594:	2b00      	cmp	r3, #0
 8007596:	d10f      	bne.n	80075b8 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8007598:	687b      	ldr	r3, [r7, #4]
 800759a:	2b0f      	cmp	r3, #15
 800759c:	d809      	bhi.n	80075b2 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800759e:	2200      	movs	r2, #0
 80075a0:	6879      	ldr	r1, [r7, #4]
 80075a2:	f04f 30ff 	mov.w	r0, #4294967295
 80075a6:	f002 fe9e 	bl	800a2e6 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80075aa:	4a0a      	ldr	r2, [pc, #40]	@ (80075d4 <HAL_InitTick+0x70>)
 80075ac:	687b      	ldr	r3, [r7, #4]
 80075ae:	6013      	str	r3, [r2, #0]
 80075b0:	e007      	b.n	80075c2 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 80075b2:	2301      	movs	r3, #1
 80075b4:	73fb      	strb	r3, [r7, #15]
 80075b6:	e004      	b.n	80075c2 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 80075b8:	2301      	movs	r3, #1
 80075ba:	73fb      	strb	r3, [r7, #15]
 80075bc:	e001      	b.n	80075c2 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 80075be:	2301      	movs	r3, #1
 80075c0:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80075c2:	7bfb      	ldrb	r3, [r7, #15]
}
 80075c4:	4618      	mov	r0, r3
 80075c6:	3710      	adds	r7, #16
 80075c8:	46bd      	mov	sp, r7
 80075ca:	bd80      	pop	{r7, pc}
 80075cc:	20000028 	.word	0x20000028
 80075d0:	20000020 	.word	0x20000020
 80075d4:	20000024 	.word	0x20000024

080075d8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80075d8:	b480      	push	{r7}
 80075da:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80075dc:	4b05      	ldr	r3, [pc, #20]	@ (80075f4 <HAL_IncTick+0x1c>)
 80075de:	681a      	ldr	r2, [r3, #0]
 80075e0:	4b05      	ldr	r3, [pc, #20]	@ (80075f8 <HAL_IncTick+0x20>)
 80075e2:	681b      	ldr	r3, [r3, #0]
 80075e4:	4413      	add	r3, r2
 80075e6:	4a03      	ldr	r2, [pc, #12]	@ (80075f4 <HAL_IncTick+0x1c>)
 80075e8:	6013      	str	r3, [r2, #0]
}
 80075ea:	bf00      	nop
 80075ec:	46bd      	mov	sp, r7
 80075ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075f2:	4770      	bx	lr
 80075f4:	20003588 	.word	0x20003588
 80075f8:	20000028 	.word	0x20000028

080075fc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80075fc:	b480      	push	{r7}
 80075fe:	af00      	add	r7, sp, #0
  return uwTick;
 8007600:	4b03      	ldr	r3, [pc, #12]	@ (8007610 <HAL_GetTick+0x14>)
 8007602:	681b      	ldr	r3, [r3, #0]
}
 8007604:	4618      	mov	r0, r3
 8007606:	46bd      	mov	sp, r7
 8007608:	f85d 7b04 	ldr.w	r7, [sp], #4
 800760c:	4770      	bx	lr
 800760e:	bf00      	nop
 8007610:	20003588 	.word	0x20003588

08007614 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8007614:	b480      	push	{r7}
 8007616:	b083      	sub	sp, #12
 8007618:	af00      	add	r7, sp, #0
 800761a:	6078      	str	r0, [r7, #4]
 800761c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 800761e:	687b      	ldr	r3, [r7, #4]
 8007620:	689b      	ldr	r3, [r3, #8]
 8007622:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8007626:	683b      	ldr	r3, [r7, #0]
 8007628:	431a      	orrs	r2, r3
 800762a:	687b      	ldr	r3, [r7, #4]
 800762c:	609a      	str	r2, [r3, #8]
}
 800762e:	bf00      	nop
 8007630:	370c      	adds	r7, #12
 8007632:	46bd      	mov	sp, r7
 8007634:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007638:	4770      	bx	lr

0800763a <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 800763a:	b480      	push	{r7}
 800763c:	b083      	sub	sp, #12
 800763e:	af00      	add	r7, sp, #0
 8007640:	6078      	str	r0, [r7, #4]
 8007642:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 8007644:	687b      	ldr	r3, [r7, #4]
 8007646:	689b      	ldr	r3, [r3, #8]
 8007648:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 800764c:	683b      	ldr	r3, [r7, #0]
 800764e:	431a      	orrs	r2, r3
 8007650:	687b      	ldr	r3, [r7, #4]
 8007652:	609a      	str	r2, [r3, #8]
}
 8007654:	bf00      	nop
 8007656:	370c      	adds	r7, #12
 8007658:	46bd      	mov	sp, r7
 800765a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800765e:	4770      	bx	lr

08007660 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8007660:	b480      	push	{r7}
 8007662:	b083      	sub	sp, #12
 8007664:	af00      	add	r7, sp, #0
 8007666:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 8007668:	687b      	ldr	r3, [r7, #4]
 800766a:	689b      	ldr	r3, [r3, #8]
 800766c:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8007670:	4618      	mov	r0, r3
 8007672:	370c      	adds	r7, #12
 8007674:	46bd      	mov	sp, r7
 8007676:	f85d 7b04 	ldr.w	r7, [sp], #4
 800767a:	4770      	bx	lr

0800767c <LL_ADC_SetOffset>:
  *             (fADC) to convert in 12-bit resolution.\n
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 800767c:	b480      	push	{r7}
 800767e:	b087      	sub	sp, #28
 8007680:	af00      	add	r7, sp, #0
 8007682:	60f8      	str	r0, [r7, #12]
 8007684:	60b9      	str	r1, [r7, #8]
 8007686:	607a      	str	r2, [r7, #4]
 8007688:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800768a:	68fb      	ldr	r3, [r7, #12]
 800768c:	3360      	adds	r3, #96	@ 0x60
 800768e:	461a      	mov	r2, r3
 8007690:	68bb      	ldr	r3, [r7, #8]
 8007692:	009b      	lsls	r3, r3, #2
 8007694:	4413      	add	r3, r2
 8007696:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8007698:	697b      	ldr	r3, [r7, #20]
 800769a:	681a      	ldr	r2, [r3, #0]
 800769c:	4b08      	ldr	r3, [pc, #32]	@ (80076c0 <LL_ADC_SetOffset+0x44>)
 800769e:	4013      	ands	r3, r2
 80076a0:	687a      	ldr	r2, [r7, #4]
 80076a2:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 80076a6:	683a      	ldr	r2, [r7, #0]
 80076a8:	430a      	orrs	r2, r1
 80076aa:	4313      	orrs	r3, r2
 80076ac:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 80076b0:	697b      	ldr	r3, [r7, #20]
 80076b2:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 80076b4:	bf00      	nop
 80076b6:	371c      	adds	r7, #28
 80076b8:	46bd      	mov	sp, r7
 80076ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076be:	4770      	bx	lr
 80076c0:	03fff000 	.word	0x03fff000

080076c4 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 80076c4:	b480      	push	{r7}
 80076c6:	b085      	sub	sp, #20
 80076c8:	af00      	add	r7, sp, #0
 80076ca:	6078      	str	r0, [r7, #4]
 80076cc:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80076ce:	687b      	ldr	r3, [r7, #4]
 80076d0:	3360      	adds	r3, #96	@ 0x60
 80076d2:	461a      	mov	r2, r3
 80076d4:	683b      	ldr	r3, [r7, #0]
 80076d6:	009b      	lsls	r3, r3, #2
 80076d8:	4413      	add	r3, r2
 80076da:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80076dc:	68fb      	ldr	r3, [r7, #12]
 80076de:	681b      	ldr	r3, [r3, #0]
 80076e0:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 80076e4:	4618      	mov	r0, r3
 80076e6:	3714      	adds	r7, #20
 80076e8:	46bd      	mov	sp, r7
 80076ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076ee:	4770      	bx	lr

080076f0 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 80076f0:	b480      	push	{r7}
 80076f2:	b087      	sub	sp, #28
 80076f4:	af00      	add	r7, sp, #0
 80076f6:	60f8      	str	r0, [r7, #12]
 80076f8:	60b9      	str	r1, [r7, #8]
 80076fa:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80076fc:	68fb      	ldr	r3, [r7, #12]
 80076fe:	3360      	adds	r3, #96	@ 0x60
 8007700:	461a      	mov	r2, r3
 8007702:	68bb      	ldr	r3, [r7, #8]
 8007704:	009b      	lsls	r3, r3, #2
 8007706:	4413      	add	r3, r2
 8007708:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800770a:	697b      	ldr	r3, [r7, #20]
 800770c:	681b      	ldr	r3, [r3, #0]
 800770e:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8007712:	687b      	ldr	r3, [r7, #4]
 8007714:	431a      	orrs	r2, r3
 8007716:	697b      	ldr	r3, [r7, #20]
 8007718:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 800771a:	bf00      	nop
 800771c:	371c      	adds	r7, #28
 800771e:	46bd      	mov	sp, r7
 8007720:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007724:	4770      	bx	lr

08007726 <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 8007726:	b480      	push	{r7}
 8007728:	b087      	sub	sp, #28
 800772a:	af00      	add	r7, sp, #0
 800772c:	60f8      	str	r0, [r7, #12]
 800772e:	60b9      	str	r1, [r7, #8]
 8007730:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8007732:	68fb      	ldr	r3, [r7, #12]
 8007734:	3360      	adds	r3, #96	@ 0x60
 8007736:	461a      	mov	r2, r3
 8007738:	68bb      	ldr	r3, [r7, #8]
 800773a:	009b      	lsls	r3, r3, #2
 800773c:	4413      	add	r3, r2
 800773e:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8007740:	697b      	ldr	r3, [r7, #20]
 8007742:	681b      	ldr	r3, [r3, #0]
 8007744:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8007748:	687b      	ldr	r3, [r7, #4]
 800774a:	431a      	orrs	r2, r3
 800774c:	697b      	ldr	r3, [r7, #20]
 800774e:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 8007750:	bf00      	nop
 8007752:	371c      	adds	r7, #28
 8007754:	46bd      	mov	sp, r7
 8007756:	f85d 7b04 	ldr.w	r7, [sp], #4
 800775a:	4770      	bx	lr

0800775c <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 800775c:	b480      	push	{r7}
 800775e:	b087      	sub	sp, #28
 8007760:	af00      	add	r7, sp, #0
 8007762:	60f8      	str	r0, [r7, #12]
 8007764:	60b9      	str	r1, [r7, #8]
 8007766:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8007768:	68fb      	ldr	r3, [r7, #12]
 800776a:	3360      	adds	r3, #96	@ 0x60
 800776c:	461a      	mov	r2, r3
 800776e:	68bb      	ldr	r3, [r7, #8]
 8007770:	009b      	lsls	r3, r3, #2
 8007772:	4413      	add	r3, r2
 8007774:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8007776:	697b      	ldr	r3, [r7, #20]
 8007778:	681b      	ldr	r3, [r3, #0]
 800777a:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 800777e:	687b      	ldr	r3, [r7, #4]
 8007780:	431a      	orrs	r2, r3
 8007782:	697b      	ldr	r3, [r7, #20]
 8007784:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 8007786:	bf00      	nop
 8007788:	371c      	adds	r7, #28
 800778a:	46bd      	mov	sp, r7
 800778c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007790:	4770      	bx	lr

08007792 <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 8007792:	b480      	push	{r7}
 8007794:	b083      	sub	sp, #12
 8007796:	af00      	add	r7, sp, #0
 8007798:	6078      	str	r0, [r7, #4]
 800779a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 800779c:	687b      	ldr	r3, [r7, #4]
 800779e:	695b      	ldr	r3, [r3, #20]
 80077a0:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80077a4:	683b      	ldr	r3, [r7, #0]
 80077a6:	431a      	orrs	r2, r3
 80077a8:	687b      	ldr	r3, [r7, #4]
 80077aa:	615a      	str	r2, [r3, #20]
}
 80077ac:	bf00      	nop
 80077ae:	370c      	adds	r7, #12
 80077b0:	46bd      	mov	sp, r7
 80077b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077b6:	4770      	bx	lr

080077b8 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 80077b8:	b480      	push	{r7}
 80077ba:	b083      	sub	sp, #12
 80077bc:	af00      	add	r7, sp, #0
 80077be:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 80077c0:	687b      	ldr	r3, [r7, #4]
 80077c2:	68db      	ldr	r3, [r3, #12]
 80077c4:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80077c8:	2b00      	cmp	r3, #0
 80077ca:	d101      	bne.n	80077d0 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 80077cc:	2301      	movs	r3, #1
 80077ce:	e000      	b.n	80077d2 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 80077d0:	2300      	movs	r3, #0
}
 80077d2:	4618      	mov	r0, r3
 80077d4:	370c      	adds	r7, #12
 80077d6:	46bd      	mov	sp, r7
 80077d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077dc:	4770      	bx	lr

080077de <LL_ADC_REG_SetSequencerRanks>:
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles
  *             (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 80077de:	b480      	push	{r7}
 80077e0:	b087      	sub	sp, #28
 80077e2:	af00      	add	r7, sp, #0
 80077e4:	60f8      	str	r0, [r7, #12]
 80077e6:	60b9      	str	r1, [r7, #8]
 80077e8:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 80077ea:	68fb      	ldr	r3, [r7, #12]
 80077ec:	3330      	adds	r3, #48	@ 0x30
 80077ee:	461a      	mov	r2, r3
 80077f0:	68bb      	ldr	r3, [r7, #8]
 80077f2:	0a1b      	lsrs	r3, r3, #8
 80077f4:	009b      	lsls	r3, r3, #2
 80077f6:	f003 030c 	and.w	r3, r3, #12
 80077fa:	4413      	add	r3, r2
 80077fc:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 80077fe:	697b      	ldr	r3, [r7, #20]
 8007800:	681a      	ldr	r2, [r3, #0]
 8007802:	68bb      	ldr	r3, [r7, #8]
 8007804:	f003 031f 	and.w	r3, r3, #31
 8007808:	211f      	movs	r1, #31
 800780a:	fa01 f303 	lsl.w	r3, r1, r3
 800780e:	43db      	mvns	r3, r3
 8007810:	401a      	ands	r2, r3
 8007812:	687b      	ldr	r3, [r7, #4]
 8007814:	0e9b      	lsrs	r3, r3, #26
 8007816:	f003 011f 	and.w	r1, r3, #31
 800781a:	68bb      	ldr	r3, [r7, #8]
 800781c:	f003 031f 	and.w	r3, r3, #31
 8007820:	fa01 f303 	lsl.w	r3, r1, r3
 8007824:	431a      	orrs	r2, r3
 8007826:	697b      	ldr	r3, [r7, #20]
 8007828:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 800782a:	bf00      	nop
 800782c:	371c      	adds	r7, #28
 800782e:	46bd      	mov	sp, r7
 8007830:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007834:	4770      	bx	lr

08007836 <LL_ADC_INJ_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8007836:	b480      	push	{r7}
 8007838:	b083      	sub	sp, #12
 800783a:	af00      	add	r7, sp, #0
 800783c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN)) ? 1UL : 0UL);
 800783e:	687b      	ldr	r3, [r7, #4]
 8007840:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007842:	f403 73c0 	and.w	r3, r3, #384	@ 0x180
 8007846:	2b00      	cmp	r3, #0
 8007848:	d101      	bne.n	800784e <LL_ADC_INJ_IsTriggerSourceSWStart+0x18>
 800784a:	2301      	movs	r3, #1
 800784c:	e000      	b.n	8007850 <LL_ADC_INJ_IsTriggerSourceSWStart+0x1a>
 800784e:	2300      	movs	r3, #0
}
 8007850:	4618      	mov	r0, r3
 8007852:	370c      	adds	r7, #12
 8007854:	46bd      	mov	sp, r7
 8007856:	f85d 7b04 	ldr.w	r7, [sp], #4
 800785a:	4770      	bx	lr

0800785c <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 800785c:	b480      	push	{r7}
 800785e:	b087      	sub	sp, #28
 8007860:	af00      	add	r7, sp, #0
 8007862:	60f8      	str	r0, [r7, #12]
 8007864:	60b9      	str	r1, [r7, #8]
 8007866:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8007868:	68fb      	ldr	r3, [r7, #12]
 800786a:	3314      	adds	r3, #20
 800786c:	461a      	mov	r2, r3
 800786e:	68bb      	ldr	r3, [r7, #8]
 8007870:	0e5b      	lsrs	r3, r3, #25
 8007872:	009b      	lsls	r3, r3, #2
 8007874:	f003 0304 	and.w	r3, r3, #4
 8007878:	4413      	add	r3, r2
 800787a:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 800787c:	697b      	ldr	r3, [r7, #20]
 800787e:	681a      	ldr	r2, [r3, #0]
 8007880:	68bb      	ldr	r3, [r7, #8]
 8007882:	0d1b      	lsrs	r3, r3, #20
 8007884:	f003 031f 	and.w	r3, r3, #31
 8007888:	2107      	movs	r1, #7
 800788a:	fa01 f303 	lsl.w	r3, r1, r3
 800788e:	43db      	mvns	r3, r3
 8007890:	401a      	ands	r2, r3
 8007892:	68bb      	ldr	r3, [r7, #8]
 8007894:	0d1b      	lsrs	r3, r3, #20
 8007896:	f003 031f 	and.w	r3, r3, #31
 800789a:	6879      	ldr	r1, [r7, #4]
 800789c:	fa01 f303 	lsl.w	r3, r1, r3
 80078a0:	431a      	orrs	r2, r3
 80078a2:	697b      	ldr	r3, [r7, #20]
 80078a4:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 80078a6:	bf00      	nop
 80078a8:	371c      	adds	r7, #28
 80078aa:	46bd      	mov	sp, r7
 80078ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078b0:	4770      	bx	lr
	...

080078b4 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 80078b4:	b480      	push	{r7}
 80078b6:	b085      	sub	sp, #20
 80078b8:	af00      	add	r7, sp, #0
 80078ba:	60f8      	str	r0, [r7, #12]
 80078bc:	60b9      	str	r1, [r7, #8]
 80078be:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 80078c0:	68fb      	ldr	r3, [r7, #12]
 80078c2:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 80078c6:	68bb      	ldr	r3, [r7, #8]
 80078c8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80078cc:	43db      	mvns	r3, r3
 80078ce:	401a      	ands	r2, r3
 80078d0:	687b      	ldr	r3, [r7, #4]
 80078d2:	f003 0318 	and.w	r3, r3, #24
 80078d6:	4908      	ldr	r1, [pc, #32]	@ (80078f8 <LL_ADC_SetChannelSingleDiff+0x44>)
 80078d8:	40d9      	lsrs	r1, r3
 80078da:	68bb      	ldr	r3, [r7, #8]
 80078dc:	400b      	ands	r3, r1
 80078de:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80078e2:	431a      	orrs	r2, r3
 80078e4:	68fb      	ldr	r3, [r7, #12]
 80078e6:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 80078ea:	bf00      	nop
 80078ec:	3714      	adds	r7, #20
 80078ee:	46bd      	mov	sp, r7
 80078f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078f4:	4770      	bx	lr
 80078f6:	bf00      	nop
 80078f8:	0007ffff 	.word	0x0007ffff

080078fc <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 80078fc:	b480      	push	{r7}
 80078fe:	b083      	sub	sp, #12
 8007900:	af00      	add	r7, sp, #0
 8007902:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8007904:	687b      	ldr	r3, [r7, #4]
 8007906:	689b      	ldr	r3, [r3, #8]
 8007908:	f003 031f 	and.w	r3, r3, #31
}
 800790c:	4618      	mov	r0, r3
 800790e:	370c      	adds	r7, #12
 8007910:	46bd      	mov	sp, r7
 8007912:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007916:	4770      	bx	lr

08007918 <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_LIMIT_RES8_6B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES12_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES8_6B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8007918:	b480      	push	{r7}
 800791a:	b083      	sub	sp, #12
 800791c:	af00      	add	r7, sp, #0
 800791e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG));
 8007920:	687b      	ldr	r3, [r7, #4]
 8007922:	689b      	ldr	r3, [r3, #8]
 8007924:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
}
 8007928:	4618      	mov	r0, r3
 800792a:	370c      	adds	r7, #12
 800792c:	46bd      	mov	sp, r7
 800792e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007932:	4770      	bx	lr

08007934 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8007934:	b480      	push	{r7}
 8007936:	b083      	sub	sp, #12
 8007938:	af00      	add	r7, sp, #0
 800793a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 800793c:	687b      	ldr	r3, [r7, #4]
 800793e:	689b      	ldr	r3, [r3, #8]
 8007940:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 8007944:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8007948:	687a      	ldr	r2, [r7, #4]
 800794a:	6093      	str	r3, [r2, #8]
}
 800794c:	bf00      	nop
 800794e:	370c      	adds	r7, #12
 8007950:	46bd      	mov	sp, r7
 8007952:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007956:	4770      	bx	lr

08007958 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8007958:	b480      	push	{r7}
 800795a:	b083      	sub	sp, #12
 800795c:	af00      	add	r7, sp, #0
 800795e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8007960:	687b      	ldr	r3, [r7, #4]
 8007962:	689b      	ldr	r3, [r3, #8]
 8007964:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8007968:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800796c:	d101      	bne.n	8007972 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 800796e:	2301      	movs	r3, #1
 8007970:	e000      	b.n	8007974 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8007972:	2300      	movs	r3, #0
}
 8007974:	4618      	mov	r0, r3
 8007976:	370c      	adds	r7, #12
 8007978:	46bd      	mov	sp, r7
 800797a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800797e:	4770      	bx	lr

08007980 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8007980:	b480      	push	{r7}
 8007982:	b083      	sub	sp, #12
 8007984:	af00      	add	r7, sp, #0
 8007986:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8007988:	687b      	ldr	r3, [r7, #4]
 800798a:	689b      	ldr	r3, [r3, #8]
 800798c:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 8007990:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8007994:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8007998:	687b      	ldr	r3, [r7, #4]
 800799a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 800799c:	bf00      	nop
 800799e:	370c      	adds	r7, #12
 80079a0:	46bd      	mov	sp, r7
 80079a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079a6:	4770      	bx	lr

080079a8 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 80079a8:	b480      	push	{r7}
 80079aa:	b083      	sub	sp, #12
 80079ac:	af00      	add	r7, sp, #0
 80079ae:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 80079b0:	687b      	ldr	r3, [r7, #4]
 80079b2:	689b      	ldr	r3, [r3, #8]
 80079b4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80079b8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80079bc:	d101      	bne.n	80079c2 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 80079be:	2301      	movs	r3, #1
 80079c0:	e000      	b.n	80079c4 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 80079c2:	2300      	movs	r3, #0
}
 80079c4:	4618      	mov	r0, r3
 80079c6:	370c      	adds	r7, #12
 80079c8:	46bd      	mov	sp, r7
 80079ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079ce:	4770      	bx	lr

080079d0 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 80079d0:	b480      	push	{r7}
 80079d2:	b083      	sub	sp, #12
 80079d4:	af00      	add	r7, sp, #0
 80079d6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80079d8:	687b      	ldr	r3, [r7, #4]
 80079da:	689b      	ldr	r3, [r3, #8]
 80079dc:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80079e0:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80079e4:	f043 0201 	orr.w	r2, r3, #1
 80079e8:	687b      	ldr	r3, [r7, #4]
 80079ea:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 80079ec:	bf00      	nop
 80079ee:	370c      	adds	r7, #12
 80079f0:	46bd      	mov	sp, r7
 80079f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079f6:	4770      	bx	lr

080079f8 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 80079f8:	b480      	push	{r7}
 80079fa:	b083      	sub	sp, #12
 80079fc:	af00      	add	r7, sp, #0
 80079fe:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8007a00:	687b      	ldr	r3, [r7, #4]
 8007a02:	689b      	ldr	r3, [r3, #8]
 8007a04:	f003 0301 	and.w	r3, r3, #1
 8007a08:	2b01      	cmp	r3, #1
 8007a0a:	d101      	bne.n	8007a10 <LL_ADC_IsEnabled+0x18>
 8007a0c:	2301      	movs	r3, #1
 8007a0e:	e000      	b.n	8007a12 <LL_ADC_IsEnabled+0x1a>
 8007a10:	2300      	movs	r3, #0
}
 8007a12:	4618      	mov	r0, r3
 8007a14:	370c      	adds	r7, #12
 8007a16:	46bd      	mov	sp, r7
 8007a18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a1c:	4770      	bx	lr

08007a1e <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8007a1e:	b480      	push	{r7}
 8007a20:	b083      	sub	sp, #12
 8007a22:	af00      	add	r7, sp, #0
 8007a24:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8007a26:	687b      	ldr	r3, [r7, #4]
 8007a28:	689b      	ldr	r3, [r3, #8]
 8007a2a:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8007a2e:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8007a32:	f043 0204 	orr.w	r2, r3, #4
 8007a36:	687b      	ldr	r3, [r7, #4]
 8007a38:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8007a3a:	bf00      	nop
 8007a3c:	370c      	adds	r7, #12
 8007a3e:	46bd      	mov	sp, r7
 8007a40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a44:	4770      	bx	lr

08007a46 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8007a46:	b480      	push	{r7}
 8007a48:	b083      	sub	sp, #12
 8007a4a:	af00      	add	r7, sp, #0
 8007a4c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8007a4e:	687b      	ldr	r3, [r7, #4]
 8007a50:	689b      	ldr	r3, [r3, #8]
 8007a52:	f003 0304 	and.w	r3, r3, #4
 8007a56:	2b04      	cmp	r3, #4
 8007a58:	d101      	bne.n	8007a5e <LL_ADC_REG_IsConversionOngoing+0x18>
 8007a5a:	2301      	movs	r3, #1
 8007a5c:	e000      	b.n	8007a60 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8007a5e:	2300      	movs	r3, #0
}
 8007a60:	4618      	mov	r0, r3
 8007a62:	370c      	adds	r7, #12
 8007a64:	46bd      	mov	sp, r7
 8007a66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a6a:	4770      	bx	lr

08007a6c <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8007a6c:	b480      	push	{r7}
 8007a6e:	b083      	sub	sp, #12
 8007a70:	af00      	add	r7, sp, #0
 8007a72:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8007a74:	687b      	ldr	r3, [r7, #4]
 8007a76:	689b      	ldr	r3, [r3, #8]
 8007a78:	f003 0308 	and.w	r3, r3, #8
 8007a7c:	2b08      	cmp	r3, #8
 8007a7e:	d101      	bne.n	8007a84 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8007a80:	2301      	movs	r3, #1
 8007a82:	e000      	b.n	8007a86 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8007a84:	2300      	movs	r3, #0
}
 8007a86:	4618      	mov	r0, r3
 8007a88:	370c      	adds	r7, #12
 8007a8a:	46bd      	mov	sp, r7
 8007a8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a90:	4770      	bx	lr
	...

08007a94 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8007a94:	b590      	push	{r4, r7, lr}
 8007a96:	b089      	sub	sp, #36	@ 0x24
 8007a98:	af00      	add	r7, sp, #0
 8007a9a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8007a9c:	2300      	movs	r3, #0
 8007a9e:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 8007aa0:	2300      	movs	r3, #0
 8007aa2:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8007aa4:	687b      	ldr	r3, [r7, #4]
 8007aa6:	2b00      	cmp	r3, #0
 8007aa8:	d101      	bne.n	8007aae <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8007aaa:	2301      	movs	r3, #1
 8007aac:	e1a9      	b.n	8007e02 <HAL_ADC_Init+0x36e>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8007aae:	687b      	ldr	r3, [r7, #4]
 8007ab0:	695b      	ldr	r3, [r3, #20]
 8007ab2:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8007ab4:	687b      	ldr	r3, [r7, #4]
 8007ab6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007ab8:	2b00      	cmp	r3, #0
 8007aba:	d109      	bne.n	8007ad0 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8007abc:	6878      	ldr	r0, [r7, #4]
 8007abe:	f7f9 f955 	bl	8000d6c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8007ac2:	687b      	ldr	r3, [r7, #4]
 8007ac4:	2200      	movs	r2, #0
 8007ac6:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8007ac8:	687b      	ldr	r3, [r7, #4]
 8007aca:	2200      	movs	r2, #0
 8007acc:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8007ad0:	687b      	ldr	r3, [r7, #4]
 8007ad2:	681b      	ldr	r3, [r3, #0]
 8007ad4:	4618      	mov	r0, r3
 8007ad6:	f7ff ff3f 	bl	8007958 <LL_ADC_IsDeepPowerDownEnabled>
 8007ada:	4603      	mov	r3, r0
 8007adc:	2b00      	cmp	r3, #0
 8007ade:	d004      	beq.n	8007aea <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8007ae0:	687b      	ldr	r3, [r7, #4]
 8007ae2:	681b      	ldr	r3, [r3, #0]
 8007ae4:	4618      	mov	r0, r3
 8007ae6:	f7ff ff25 	bl	8007934 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8007aea:	687b      	ldr	r3, [r7, #4]
 8007aec:	681b      	ldr	r3, [r3, #0]
 8007aee:	4618      	mov	r0, r3
 8007af0:	f7ff ff5a 	bl	80079a8 <LL_ADC_IsInternalRegulatorEnabled>
 8007af4:	4603      	mov	r3, r0
 8007af6:	2b00      	cmp	r3, #0
 8007af8:	d115      	bne.n	8007b26 <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8007afa:	687b      	ldr	r3, [r7, #4]
 8007afc:	681b      	ldr	r3, [r3, #0]
 8007afe:	4618      	mov	r0, r3
 8007b00:	f7ff ff3e 	bl	8007980 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8007b04:	4b9c      	ldr	r3, [pc, #624]	@ (8007d78 <HAL_ADC_Init+0x2e4>)
 8007b06:	681b      	ldr	r3, [r3, #0]
 8007b08:	099b      	lsrs	r3, r3, #6
 8007b0a:	4a9c      	ldr	r2, [pc, #624]	@ (8007d7c <HAL_ADC_Init+0x2e8>)
 8007b0c:	fba2 2303 	umull	r2, r3, r2, r3
 8007b10:	099b      	lsrs	r3, r3, #6
 8007b12:	3301      	adds	r3, #1
 8007b14:	005b      	lsls	r3, r3, #1
 8007b16:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8007b18:	e002      	b.n	8007b20 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 8007b1a:	68fb      	ldr	r3, [r7, #12]
 8007b1c:	3b01      	subs	r3, #1
 8007b1e:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8007b20:	68fb      	ldr	r3, [r7, #12]
 8007b22:	2b00      	cmp	r3, #0
 8007b24:	d1f9      	bne.n	8007b1a <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8007b26:	687b      	ldr	r3, [r7, #4]
 8007b28:	681b      	ldr	r3, [r3, #0]
 8007b2a:	4618      	mov	r0, r3
 8007b2c:	f7ff ff3c 	bl	80079a8 <LL_ADC_IsInternalRegulatorEnabled>
 8007b30:	4603      	mov	r3, r0
 8007b32:	2b00      	cmp	r3, #0
 8007b34:	d10d      	bne.n	8007b52 <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8007b36:	687b      	ldr	r3, [r7, #4]
 8007b38:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007b3a:	f043 0210 	orr.w	r2, r3, #16
 8007b3e:	687b      	ldr	r3, [r7, #4]
 8007b40:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8007b42:	687b      	ldr	r3, [r7, #4]
 8007b44:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007b46:	f043 0201 	orr.w	r2, r3, #1
 8007b4a:	687b      	ldr	r3, [r7, #4]
 8007b4c:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 8007b4e:	2301      	movs	r3, #1
 8007b50:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8007b52:	687b      	ldr	r3, [r7, #4]
 8007b54:	681b      	ldr	r3, [r3, #0]
 8007b56:	4618      	mov	r0, r3
 8007b58:	f7ff ff75 	bl	8007a46 <LL_ADC_REG_IsConversionOngoing>
 8007b5c:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8007b5e:	687b      	ldr	r3, [r7, #4]
 8007b60:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007b62:	f003 0310 	and.w	r3, r3, #16
 8007b66:	2b00      	cmp	r3, #0
 8007b68:	f040 8142 	bne.w	8007df0 <HAL_ADC_Init+0x35c>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 8007b6c:	697b      	ldr	r3, [r7, #20]
 8007b6e:	2b00      	cmp	r3, #0
 8007b70:	f040 813e 	bne.w	8007df0 <HAL_ADC_Init+0x35c>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8007b74:	687b      	ldr	r3, [r7, #4]
 8007b76:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007b78:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8007b7c:	f043 0202 	orr.w	r2, r3, #2
 8007b80:	687b      	ldr	r3, [r7, #4]
 8007b82:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8007b84:	687b      	ldr	r3, [r7, #4]
 8007b86:	681b      	ldr	r3, [r3, #0]
 8007b88:	4618      	mov	r0, r3
 8007b8a:	f7ff ff35 	bl	80079f8 <LL_ADC_IsEnabled>
 8007b8e:	4603      	mov	r3, r0
 8007b90:	2b00      	cmp	r3, #0
 8007b92:	d141      	bne.n	8007c18 <HAL_ADC_Init+0x184>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8007b94:	687b      	ldr	r3, [r7, #4]
 8007b96:	681b      	ldr	r3, [r3, #0]
 8007b98:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8007b9c:	d004      	beq.n	8007ba8 <HAL_ADC_Init+0x114>
 8007b9e:	687b      	ldr	r3, [r7, #4]
 8007ba0:	681b      	ldr	r3, [r3, #0]
 8007ba2:	4a77      	ldr	r2, [pc, #476]	@ (8007d80 <HAL_ADC_Init+0x2ec>)
 8007ba4:	4293      	cmp	r3, r2
 8007ba6:	d10f      	bne.n	8007bc8 <HAL_ADC_Init+0x134>
 8007ba8:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8007bac:	f7ff ff24 	bl	80079f8 <LL_ADC_IsEnabled>
 8007bb0:	4604      	mov	r4, r0
 8007bb2:	4873      	ldr	r0, [pc, #460]	@ (8007d80 <HAL_ADC_Init+0x2ec>)
 8007bb4:	f7ff ff20 	bl	80079f8 <LL_ADC_IsEnabled>
 8007bb8:	4603      	mov	r3, r0
 8007bba:	4323      	orrs	r3, r4
 8007bbc:	2b00      	cmp	r3, #0
 8007bbe:	bf0c      	ite	eq
 8007bc0:	2301      	moveq	r3, #1
 8007bc2:	2300      	movne	r3, #0
 8007bc4:	b2db      	uxtb	r3, r3
 8007bc6:	e012      	b.n	8007bee <HAL_ADC_Init+0x15a>
 8007bc8:	486e      	ldr	r0, [pc, #440]	@ (8007d84 <HAL_ADC_Init+0x2f0>)
 8007bca:	f7ff ff15 	bl	80079f8 <LL_ADC_IsEnabled>
 8007bce:	4604      	mov	r4, r0
 8007bd0:	486d      	ldr	r0, [pc, #436]	@ (8007d88 <HAL_ADC_Init+0x2f4>)
 8007bd2:	f7ff ff11 	bl	80079f8 <LL_ADC_IsEnabled>
 8007bd6:	4603      	mov	r3, r0
 8007bd8:	431c      	orrs	r4, r3
 8007bda:	486c      	ldr	r0, [pc, #432]	@ (8007d8c <HAL_ADC_Init+0x2f8>)
 8007bdc:	f7ff ff0c 	bl	80079f8 <LL_ADC_IsEnabled>
 8007be0:	4603      	mov	r3, r0
 8007be2:	4323      	orrs	r3, r4
 8007be4:	2b00      	cmp	r3, #0
 8007be6:	bf0c      	ite	eq
 8007be8:	2301      	moveq	r3, #1
 8007bea:	2300      	movne	r3, #0
 8007bec:	b2db      	uxtb	r3, r3
 8007bee:	2b00      	cmp	r3, #0
 8007bf0:	d012      	beq.n	8007c18 <HAL_ADC_Init+0x184>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8007bf2:	687b      	ldr	r3, [r7, #4]
 8007bf4:	681b      	ldr	r3, [r3, #0]
 8007bf6:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8007bfa:	d004      	beq.n	8007c06 <HAL_ADC_Init+0x172>
 8007bfc:	687b      	ldr	r3, [r7, #4]
 8007bfe:	681b      	ldr	r3, [r3, #0]
 8007c00:	4a5f      	ldr	r2, [pc, #380]	@ (8007d80 <HAL_ADC_Init+0x2ec>)
 8007c02:	4293      	cmp	r3, r2
 8007c04:	d101      	bne.n	8007c0a <HAL_ADC_Init+0x176>
 8007c06:	4a62      	ldr	r2, [pc, #392]	@ (8007d90 <HAL_ADC_Init+0x2fc>)
 8007c08:	e000      	b.n	8007c0c <HAL_ADC_Init+0x178>
 8007c0a:	4a62      	ldr	r2, [pc, #392]	@ (8007d94 <HAL_ADC_Init+0x300>)
 8007c0c:	687b      	ldr	r3, [r7, #4]
 8007c0e:	685b      	ldr	r3, [r3, #4]
 8007c10:	4619      	mov	r1, r3
 8007c12:	4610      	mov	r0, r2
 8007c14:	f7ff fcfe 	bl	8007614 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8007c18:	687b      	ldr	r3, [r7, #4]
 8007c1a:	7f5b      	ldrb	r3, [r3, #29]
 8007c1c:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 8007c1e:	687b      	ldr	r3, [r7, #4]
 8007c20:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8007c22:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 8007c24:	687b      	ldr	r3, [r7, #4]
 8007c26:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 8007c28:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 8007c2a:	687b      	ldr	r3, [r7, #4]
 8007c2c:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 8007c2e:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8007c30:	687b      	ldr	r3, [r7, #4]
 8007c32:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8007c36:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8007c38:	4313      	orrs	r3, r2
 8007c3a:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8007c3c:	687b      	ldr	r3, [r7, #4]
 8007c3e:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8007c42:	2b01      	cmp	r3, #1
 8007c44:	d106      	bne.n	8007c54 <HAL_ADC_Init+0x1c0>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8007c46:	687b      	ldr	r3, [r7, #4]
 8007c48:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007c4a:	3b01      	subs	r3, #1
 8007c4c:	045b      	lsls	r3, r3, #17
 8007c4e:	69ba      	ldr	r2, [r7, #24]
 8007c50:	4313      	orrs	r3, r2
 8007c52:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8007c54:	687b      	ldr	r3, [r7, #4]
 8007c56:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007c58:	2b00      	cmp	r3, #0
 8007c5a:	d009      	beq.n	8007c70 <HAL_ADC_Init+0x1dc>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8007c5c:	687b      	ldr	r3, [r7, #4]
 8007c5e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007c60:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                   | hadc->Init.ExternalTrigConvEdge
 8007c64:	687b      	ldr	r3, [r7, #4]
 8007c66:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007c68:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8007c6a:	69ba      	ldr	r2, [r7, #24]
 8007c6c:	4313      	orrs	r3, r2
 8007c6e:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 8007c70:	687b      	ldr	r3, [r7, #4]
 8007c72:	681b      	ldr	r3, [r3, #0]
 8007c74:	68da      	ldr	r2, [r3, #12]
 8007c76:	4b48      	ldr	r3, [pc, #288]	@ (8007d98 <HAL_ADC_Init+0x304>)
 8007c78:	4013      	ands	r3, r2
 8007c7a:	687a      	ldr	r2, [r7, #4]
 8007c7c:	6812      	ldr	r2, [r2, #0]
 8007c7e:	69b9      	ldr	r1, [r7, #24]
 8007c80:	430b      	orrs	r3, r1
 8007c82:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 8007c84:	687b      	ldr	r3, [r7, #4]
 8007c86:	681b      	ldr	r3, [r3, #0]
 8007c88:	691b      	ldr	r3, [r3, #16]
 8007c8a:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 8007c8e:	687b      	ldr	r3, [r7, #4]
 8007c90:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007c92:	687b      	ldr	r3, [r7, #4]
 8007c94:	681b      	ldr	r3, [r3, #0]
 8007c96:	430a      	orrs	r2, r1
 8007c98:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8007c9a:	687b      	ldr	r3, [r7, #4]
 8007c9c:	681b      	ldr	r3, [r3, #0]
 8007c9e:	4618      	mov	r0, r3
 8007ca0:	f7ff fee4 	bl	8007a6c <LL_ADC_INJ_IsConversionOngoing>
 8007ca4:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8007ca6:	697b      	ldr	r3, [r7, #20]
 8007ca8:	2b00      	cmp	r3, #0
 8007caa:	d17f      	bne.n	8007dac <HAL_ADC_Init+0x318>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8007cac:	693b      	ldr	r3, [r7, #16]
 8007cae:	2b00      	cmp	r3, #0
 8007cb0:	d17c      	bne.n	8007dac <HAL_ADC_Init+0x318>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8007cb2:	687b      	ldr	r3, [r7, #4]
 8007cb4:	7f1b      	ldrb	r3, [r3, #28]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8007cb6:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8007cb8:	687b      	ldr	r3, [r7, #4]
 8007cba:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8007cbe:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8007cc0:	4313      	orrs	r3, r2
 8007cc2:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8007cc4:	687b      	ldr	r3, [r7, #4]
 8007cc6:	681b      	ldr	r3, [r3, #0]
 8007cc8:	68db      	ldr	r3, [r3, #12]
 8007cca:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8007cce:	f023 0302 	bic.w	r3, r3, #2
 8007cd2:	687a      	ldr	r2, [r7, #4]
 8007cd4:	6812      	ldr	r2, [r2, #0]
 8007cd6:	69b9      	ldr	r1, [r7, #24]
 8007cd8:	430b      	orrs	r3, r1
 8007cda:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 8007cdc:	687b      	ldr	r3, [r7, #4]
 8007cde:	691b      	ldr	r3, [r3, #16]
 8007ce0:	2b00      	cmp	r3, #0
 8007ce2:	d017      	beq.n	8007d14 <HAL_ADC_Init+0x280>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8007ce4:	687b      	ldr	r3, [r7, #4]
 8007ce6:	681b      	ldr	r3, [r3, #0]
 8007ce8:	691a      	ldr	r2, [r3, #16]
 8007cea:	687b      	ldr	r3, [r7, #4]
 8007cec:	681b      	ldr	r3, [r3, #0]
 8007cee:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8007cf2:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 8007cf4:	687b      	ldr	r3, [r7, #4]
 8007cf6:	681b      	ldr	r3, [r3, #0]
 8007cf8:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8007cfc:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8007d00:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8007d04:	687a      	ldr	r2, [r7, #4]
 8007d06:	6911      	ldr	r1, [r2, #16]
 8007d08:	687a      	ldr	r2, [r7, #4]
 8007d0a:	6812      	ldr	r2, [r2, #0]
 8007d0c:	430b      	orrs	r3, r1
 8007d0e:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
 8007d12:	e013      	b.n	8007d3c <HAL_ADC_Init+0x2a8>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8007d14:	687b      	ldr	r3, [r7, #4]
 8007d16:	681b      	ldr	r3, [r3, #0]
 8007d18:	691a      	ldr	r2, [r3, #16]
 8007d1a:	687b      	ldr	r3, [r7, #4]
 8007d1c:	681b      	ldr	r3, [r3, #0]
 8007d1e:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8007d22:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 8007d24:	687b      	ldr	r3, [r7, #4]
 8007d26:	681b      	ldr	r3, [r3, #0]
 8007d28:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8007d2c:	687a      	ldr	r2, [r7, #4]
 8007d2e:	6812      	ldr	r2, [r2, #0]
 8007d30:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8007d34:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8007d38:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 8007d3c:	687b      	ldr	r3, [r7, #4]
 8007d3e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8007d42:	2b01      	cmp	r3, #1
 8007d44:	d12a      	bne.n	8007d9c <HAL_ADC_Init+0x308>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8007d46:	687b      	ldr	r3, [r7, #4]
 8007d48:	681b      	ldr	r3, [r3, #0]
 8007d4a:	691b      	ldr	r3, [r3, #16]
 8007d4c:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8007d50:	f023 0304 	bic.w	r3, r3, #4
 8007d54:	687a      	ldr	r2, [r7, #4]
 8007d56:	6c51      	ldr	r1, [r2, #68]	@ 0x44
 8007d58:	687a      	ldr	r2, [r7, #4]
 8007d5a:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8007d5c:	4311      	orrs	r1, r2
 8007d5e:	687a      	ldr	r2, [r7, #4]
 8007d60:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8007d62:	4311      	orrs	r1, r2
 8007d64:	687a      	ldr	r2, [r7, #4]
 8007d66:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8007d68:	430a      	orrs	r2, r1
 8007d6a:	431a      	orrs	r2, r3
 8007d6c:	687b      	ldr	r3, [r7, #4]
 8007d6e:	681b      	ldr	r3, [r3, #0]
 8007d70:	f042 0201 	orr.w	r2, r2, #1
 8007d74:	611a      	str	r2, [r3, #16]
 8007d76:	e019      	b.n	8007dac <HAL_ADC_Init+0x318>
 8007d78:	20000020 	.word	0x20000020
 8007d7c:	053e2d63 	.word	0x053e2d63
 8007d80:	50000100 	.word	0x50000100
 8007d84:	50000400 	.word	0x50000400
 8007d88:	50000500 	.word	0x50000500
 8007d8c:	50000600 	.word	0x50000600
 8007d90:	50000300 	.word	0x50000300
 8007d94:	50000700 	.word	0x50000700
 8007d98:	fff04007 	.word	0xfff04007
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8007d9c:	687b      	ldr	r3, [r7, #4]
 8007d9e:	681b      	ldr	r3, [r3, #0]
 8007da0:	691a      	ldr	r2, [r3, #16]
 8007da2:	687b      	ldr	r3, [r7, #4]
 8007da4:	681b      	ldr	r3, [r3, #0]
 8007da6:	f022 0201 	bic.w	r2, r2, #1
 8007daa:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8007dac:	687b      	ldr	r3, [r7, #4]
 8007dae:	695b      	ldr	r3, [r3, #20]
 8007db0:	2b01      	cmp	r3, #1
 8007db2:	d10c      	bne.n	8007dce <HAL_ADC_Init+0x33a>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8007db4:	687b      	ldr	r3, [r7, #4]
 8007db6:	681b      	ldr	r3, [r3, #0]
 8007db8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007dba:	f023 010f 	bic.w	r1, r3, #15
 8007dbe:	687b      	ldr	r3, [r7, #4]
 8007dc0:	6a1b      	ldr	r3, [r3, #32]
 8007dc2:	1e5a      	subs	r2, r3, #1
 8007dc4:	687b      	ldr	r3, [r7, #4]
 8007dc6:	681b      	ldr	r3, [r3, #0]
 8007dc8:	430a      	orrs	r2, r1
 8007dca:	631a      	str	r2, [r3, #48]	@ 0x30
 8007dcc:	e007      	b.n	8007dde <HAL_ADC_Init+0x34a>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8007dce:	687b      	ldr	r3, [r7, #4]
 8007dd0:	681b      	ldr	r3, [r3, #0]
 8007dd2:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007dd4:	687b      	ldr	r3, [r7, #4]
 8007dd6:	681b      	ldr	r3, [r3, #0]
 8007dd8:	f022 020f 	bic.w	r2, r2, #15
 8007ddc:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8007dde:	687b      	ldr	r3, [r7, #4]
 8007de0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007de2:	f023 0303 	bic.w	r3, r3, #3
 8007de6:	f043 0201 	orr.w	r2, r3, #1
 8007dea:	687b      	ldr	r3, [r7, #4]
 8007dec:	65da      	str	r2, [r3, #92]	@ 0x5c
 8007dee:	e007      	b.n	8007e00 <HAL_ADC_Init+0x36c>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8007df0:	687b      	ldr	r3, [r7, #4]
 8007df2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007df4:	f043 0210 	orr.w	r2, r3, #16
 8007df8:	687b      	ldr	r3, [r7, #4]
 8007dfa:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8007dfc:	2301      	movs	r3, #1
 8007dfe:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8007e00:	7ffb      	ldrb	r3, [r7, #31]
}
 8007e02:	4618      	mov	r0, r3
 8007e04:	3724      	adds	r7, #36	@ 0x24
 8007e06:	46bd      	mov	sp, r7
 8007e08:	bd90      	pop	{r4, r7, pc}
 8007e0a:	bf00      	nop

08007e0c <HAL_ADC_Start_IT>:
  *          before calling HAL_ADC_Start_IT().
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_IT(ADC_HandleTypeDef *hadc)
{
 8007e0c:	b580      	push	{r7, lr}
 8007e0e:	b086      	sub	sp, #24
 8007e10:	af00      	add	r7, sp, #0
 8007e12:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8007e14:	687b      	ldr	r3, [r7, #4]
 8007e16:	681b      	ldr	r3, [r3, #0]
 8007e18:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8007e1c:	d004      	beq.n	8007e28 <HAL_ADC_Start_IT+0x1c>
 8007e1e:	687b      	ldr	r3, [r7, #4]
 8007e20:	681b      	ldr	r3, [r3, #0]
 8007e22:	4a92      	ldr	r2, [pc, #584]	@ (800806c <HAL_ADC_Start_IT+0x260>)
 8007e24:	4293      	cmp	r3, r2
 8007e26:	d101      	bne.n	8007e2c <HAL_ADC_Start_IT+0x20>
 8007e28:	4b91      	ldr	r3, [pc, #580]	@ (8008070 <HAL_ADC_Start_IT+0x264>)
 8007e2a:	e000      	b.n	8007e2e <HAL_ADC_Start_IT+0x22>
 8007e2c:	4b91      	ldr	r3, [pc, #580]	@ (8008074 <HAL_ADC_Start_IT+0x268>)
 8007e2e:	4618      	mov	r0, r3
 8007e30:	f7ff fd64 	bl	80078fc <LL_ADC_GetMultimode>
 8007e34:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8007e36:	687b      	ldr	r3, [r7, #4]
 8007e38:	681b      	ldr	r3, [r3, #0]
 8007e3a:	4618      	mov	r0, r3
 8007e3c:	f7ff fe03 	bl	8007a46 <LL_ADC_REG_IsConversionOngoing>
 8007e40:	4603      	mov	r3, r0
 8007e42:	2b00      	cmp	r3, #0
 8007e44:	f040 8132 	bne.w	80080ac <HAL_ADC_Start_IT+0x2a0>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8007e48:	687b      	ldr	r3, [r7, #4]
 8007e4a:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8007e4e:	2b01      	cmp	r3, #1
 8007e50:	d101      	bne.n	8007e56 <HAL_ADC_Start_IT+0x4a>
 8007e52:	2302      	movs	r3, #2
 8007e54:	e12d      	b.n	80080b2 <HAL_ADC_Start_IT+0x2a6>
 8007e56:	687b      	ldr	r3, [r7, #4]
 8007e58:	2201      	movs	r2, #1
 8007e5a:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8007e5e:	6878      	ldr	r0, [r7, #4]
 8007e60:	f000 ffea 	bl	8008e38 <ADC_Enable>
 8007e64:	4603      	mov	r3, r0
 8007e66:	75fb      	strb	r3, [r7, #23]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8007e68:	7dfb      	ldrb	r3, [r7, #23]
 8007e6a:	2b00      	cmp	r3, #0
 8007e6c:	f040 8119 	bne.w	80080a2 <HAL_ADC_Start_IT+0x296>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8007e70:	687b      	ldr	r3, [r7, #4]
 8007e72:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007e74:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8007e78:	f023 0301 	bic.w	r3, r3, #1
 8007e7c:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8007e80:	687b      	ldr	r3, [r7, #4]
 8007e82:	65da      	str	r2, [r3, #92]	@ 0x5c

#if defined(ADC_MULTIMODE_SUPPORT)
      /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
        - if ADC instance is master or if multimode feature is not available
        - if multimode setting is disabled (ADC instance slave in independent mode) */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8007e84:	687b      	ldr	r3, [r7, #4]
 8007e86:	681b      	ldr	r3, [r3, #0]
 8007e88:	4a78      	ldr	r2, [pc, #480]	@ (800806c <HAL_ADC_Start_IT+0x260>)
 8007e8a:	4293      	cmp	r3, r2
 8007e8c:	d009      	beq.n	8007ea2 <HAL_ADC_Start_IT+0x96>
 8007e8e:	687b      	ldr	r3, [r7, #4]
 8007e90:	681b      	ldr	r3, [r3, #0]
 8007e92:	4a79      	ldr	r2, [pc, #484]	@ (8008078 <HAL_ADC_Start_IT+0x26c>)
 8007e94:	4293      	cmp	r3, r2
 8007e96:	d002      	beq.n	8007e9e <HAL_ADC_Start_IT+0x92>
 8007e98:	687b      	ldr	r3, [r7, #4]
 8007e9a:	681b      	ldr	r3, [r3, #0]
 8007e9c:	e003      	b.n	8007ea6 <HAL_ADC_Start_IT+0x9a>
 8007e9e:	4b77      	ldr	r3, [pc, #476]	@ (800807c <HAL_ADC_Start_IT+0x270>)
 8007ea0:	e001      	b.n	8007ea6 <HAL_ADC_Start_IT+0x9a>
 8007ea2:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8007ea6:	687a      	ldr	r2, [r7, #4]
 8007ea8:	6812      	ldr	r2, [r2, #0]
 8007eaa:	4293      	cmp	r3, r2
 8007eac:	d002      	beq.n	8007eb4 <HAL_ADC_Start_IT+0xa8>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8007eae:	693b      	ldr	r3, [r7, #16]
 8007eb0:	2b00      	cmp	r3, #0
 8007eb2:	d105      	bne.n	8007ec0 <HAL_ADC_Start_IT+0xb4>
         )
      {
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8007eb4:	687b      	ldr	r3, [r7, #4]
 8007eb6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007eb8:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8007ebc:	687b      	ldr	r3, [r7, #4]
 8007ebe:	65da      	str	r2, [r3, #92]	@ 0x5c
      }
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Set ADC error code */
      /* Check if a conversion is on going on ADC group injected */
      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 8007ec0:	687b      	ldr	r3, [r7, #4]
 8007ec2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007ec4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8007ec8:	2b00      	cmp	r3, #0
 8007eca:	d006      	beq.n	8007eda <HAL_ADC_Start_IT+0xce>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8007ecc:	687b      	ldr	r3, [r7, #4]
 8007ece:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007ed0:	f023 0206 	bic.w	r2, r3, #6
 8007ed4:	687b      	ldr	r3, [r7, #4]
 8007ed6:	661a      	str	r2, [r3, #96]	@ 0x60
 8007ed8:	e002      	b.n	8007ee0 <HAL_ADC_Start_IT+0xd4>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8007eda:	687b      	ldr	r3, [r7, #4]
 8007edc:	2200      	movs	r2, #0
 8007ede:	661a      	str	r2, [r3, #96]	@ 0x60
      }

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8007ee0:	687b      	ldr	r3, [r7, #4]
 8007ee2:	681b      	ldr	r3, [r3, #0]
 8007ee4:	221c      	movs	r2, #28
 8007ee6:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8007ee8:	687b      	ldr	r3, [r7, #4]
 8007eea:	2200      	movs	r2, #0
 8007eec:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

      /* Disable all interruptions before enabling the desired ones */
      __HAL_ADC_DISABLE_IT(hadc, (ADC_IT_EOC | ADC_IT_EOS | ADC_IT_OVR));
 8007ef0:	687b      	ldr	r3, [r7, #4]
 8007ef2:	681b      	ldr	r3, [r3, #0]
 8007ef4:	685a      	ldr	r2, [r3, #4]
 8007ef6:	687b      	ldr	r3, [r7, #4]
 8007ef8:	681b      	ldr	r3, [r3, #0]
 8007efa:	f022 021c 	bic.w	r2, r2, #28
 8007efe:	605a      	str	r2, [r3, #4]

      /* Enable ADC end of conversion interrupt */
      switch (hadc->Init.EOCSelection)
 8007f00:	687b      	ldr	r3, [r7, #4]
 8007f02:	699b      	ldr	r3, [r3, #24]
 8007f04:	2b08      	cmp	r3, #8
 8007f06:	d108      	bne.n	8007f1a <HAL_ADC_Start_IT+0x10e>
      {
        case ADC_EOC_SEQ_CONV:
          __HAL_ADC_ENABLE_IT(hadc, ADC_IT_EOS);
 8007f08:	687b      	ldr	r3, [r7, #4]
 8007f0a:	681b      	ldr	r3, [r3, #0]
 8007f0c:	685a      	ldr	r2, [r3, #4]
 8007f0e:	687b      	ldr	r3, [r7, #4]
 8007f10:	681b      	ldr	r3, [r3, #0]
 8007f12:	f042 0208 	orr.w	r2, r2, #8
 8007f16:	605a      	str	r2, [r3, #4]
          break;
 8007f18:	e008      	b.n	8007f2c <HAL_ADC_Start_IT+0x120>
        /* case ADC_EOC_SINGLE_CONV */
        default:
          __HAL_ADC_ENABLE_IT(hadc, ADC_IT_EOC);
 8007f1a:	687b      	ldr	r3, [r7, #4]
 8007f1c:	681b      	ldr	r3, [r3, #0]
 8007f1e:	685a      	ldr	r2, [r3, #4]
 8007f20:	687b      	ldr	r3, [r7, #4]
 8007f22:	681b      	ldr	r3, [r3, #0]
 8007f24:	f042 0204 	orr.w	r2, r2, #4
 8007f28:	605a      	str	r2, [r3, #4]
          break;
 8007f2a:	bf00      	nop

      /* Enable ADC overrun interrupt */
      /* If hadc->Init.Overrun is set to ADC_OVR_DATA_PRESERVED, only then is
         ADC_IT_OVR enabled; otherwise data overwrite is considered as normal
         behavior and no CPU time is lost for a non-processed interruption */
      if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 8007f2c:	687b      	ldr	r3, [r7, #4]
 8007f2e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007f30:	2b00      	cmp	r3, #0
 8007f32:	d107      	bne.n	8007f44 <HAL_ADC_Start_IT+0x138>
      {
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8007f34:	687b      	ldr	r3, [r7, #4]
 8007f36:	681b      	ldr	r3, [r3, #0]
 8007f38:	685a      	ldr	r2, [r3, #4]
 8007f3a:	687b      	ldr	r3, [r7, #4]
 8007f3c:	681b      	ldr	r3, [r3, #0]
 8007f3e:	f042 0210 	orr.w	r2, r2, #16
 8007f42:	605a      	str	r2, [r3, #4]
      /* Case of multimode enabled (when multimode feature is available):     */
      /*  - if ADC is slave and dual regular conversions are enabled, ADC is  */
      /*    enabled only (conversion is not started),                         */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8007f44:	687b      	ldr	r3, [r7, #4]
 8007f46:	681b      	ldr	r3, [r3, #0]
 8007f48:	4a48      	ldr	r2, [pc, #288]	@ (800806c <HAL_ADC_Start_IT+0x260>)
 8007f4a:	4293      	cmp	r3, r2
 8007f4c:	d009      	beq.n	8007f62 <HAL_ADC_Start_IT+0x156>
 8007f4e:	687b      	ldr	r3, [r7, #4]
 8007f50:	681b      	ldr	r3, [r3, #0]
 8007f52:	4a49      	ldr	r2, [pc, #292]	@ (8008078 <HAL_ADC_Start_IT+0x26c>)
 8007f54:	4293      	cmp	r3, r2
 8007f56:	d002      	beq.n	8007f5e <HAL_ADC_Start_IT+0x152>
 8007f58:	687b      	ldr	r3, [r7, #4]
 8007f5a:	681b      	ldr	r3, [r3, #0]
 8007f5c:	e003      	b.n	8007f66 <HAL_ADC_Start_IT+0x15a>
 8007f5e:	4b47      	ldr	r3, [pc, #284]	@ (800807c <HAL_ADC_Start_IT+0x270>)
 8007f60:	e001      	b.n	8007f66 <HAL_ADC_Start_IT+0x15a>
 8007f62:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8007f66:	687a      	ldr	r2, [r7, #4]
 8007f68:	6812      	ldr	r2, [r2, #0]
 8007f6a:	4293      	cmp	r3, r2
 8007f6c:	d008      	beq.n	8007f80 <HAL_ADC_Start_IT+0x174>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8007f6e:	693b      	ldr	r3, [r7, #16]
 8007f70:	2b00      	cmp	r3, #0
 8007f72:	d005      	beq.n	8007f80 <HAL_ADC_Start_IT+0x174>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8007f74:	693b      	ldr	r3, [r7, #16]
 8007f76:	2b05      	cmp	r3, #5
 8007f78:	d002      	beq.n	8007f80 <HAL_ADC_Start_IT+0x174>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8007f7a:	693b      	ldr	r3, [r7, #16]
 8007f7c:	2b09      	cmp	r3, #9
 8007f7e:	d13a      	bne.n	8007ff6 <HAL_ADC_Start_IT+0x1ea>
         )
      {
        /* ADC instance is not a multimode slave instance with multimode regular conversions enabled */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8007f80:	687b      	ldr	r3, [r7, #4]
 8007f82:	681b      	ldr	r3, [r3, #0]
 8007f84:	68db      	ldr	r3, [r3, #12]
 8007f86:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007f8a:	2b00      	cmp	r3, #0
 8007f8c:	d02d      	beq.n	8007fea <HAL_ADC_Start_IT+0x1de>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8007f8e:	687b      	ldr	r3, [r7, #4]
 8007f90:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007f92:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8007f96:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8007f9a:	687b      	ldr	r3, [r7, #4]
 8007f9c:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Enable as well injected interruptions in case
           HAL_ADCEx_InjectedStart_IT() has not been called beforehand. This
           allows to start regular and injected conversions when JAUTO is
           set with a single call to HAL_ADC_Start_IT() */
          switch (hadc->Init.EOCSelection)
 8007f9e:	687b      	ldr	r3, [r7, #4]
 8007fa0:	699b      	ldr	r3, [r3, #24]
 8007fa2:	2b08      	cmp	r3, #8
 8007fa4:	d110      	bne.n	8007fc8 <HAL_ADC_Start_IT+0x1bc>
          {
            case ADC_EOC_SEQ_CONV:
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8007fa6:	687b      	ldr	r3, [r7, #4]
 8007fa8:	681b      	ldr	r3, [r3, #0]
 8007faa:	685a      	ldr	r2, [r3, #4]
 8007fac:	687b      	ldr	r3, [r7, #4]
 8007fae:	681b      	ldr	r3, [r3, #0]
 8007fb0:	f022 0220 	bic.w	r2, r2, #32
 8007fb4:	605a      	str	r2, [r3, #4]
              __HAL_ADC_ENABLE_IT(hadc, ADC_IT_JEOS);
 8007fb6:	687b      	ldr	r3, [r7, #4]
 8007fb8:	681b      	ldr	r3, [r3, #0]
 8007fba:	685a      	ldr	r2, [r3, #4]
 8007fbc:	687b      	ldr	r3, [r7, #4]
 8007fbe:	681b      	ldr	r3, [r3, #0]
 8007fc0:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8007fc4:	605a      	str	r2, [r3, #4]
              break;
 8007fc6:	e010      	b.n	8007fea <HAL_ADC_Start_IT+0x1de>
            /* case ADC_EOC_SINGLE_CONV */
            default:
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOS);
 8007fc8:	687b      	ldr	r3, [r7, #4]
 8007fca:	681b      	ldr	r3, [r3, #0]
 8007fcc:	685a      	ldr	r2, [r3, #4]
 8007fce:	687b      	ldr	r3, [r7, #4]
 8007fd0:	681b      	ldr	r3, [r3, #0]
 8007fd2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007fd6:	605a      	str	r2, [r3, #4]
              __HAL_ADC_ENABLE_IT(hadc, ADC_IT_JEOC);
 8007fd8:	687b      	ldr	r3, [r7, #4]
 8007fda:	681b      	ldr	r3, [r3, #0]
 8007fdc:	685a      	ldr	r2, [r3, #4]
 8007fde:	687b      	ldr	r3, [r7, #4]
 8007fe0:	681b      	ldr	r3, [r3, #0]
 8007fe2:	f042 0220 	orr.w	r2, r2, #32
 8007fe6:	605a      	str	r2, [r3, #4]
              break;
 8007fe8:	bf00      	nop
          }
        }

        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8007fea:	687b      	ldr	r3, [r7, #4]
 8007fec:	681b      	ldr	r3, [r3, #0]
 8007fee:	4618      	mov	r0, r3
 8007ff0:	f7ff fd15 	bl	8007a1e <LL_ADC_REG_StartConversion>
 8007ff4:	e05c      	b.n	80080b0 <HAL_ADC_Start_IT+0x2a4>
      }
      else
      {
        /* ADC instance is a multimode slave instance with multimode regular conversions enabled */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8007ff6:	687b      	ldr	r3, [r7, #4]
 8007ff8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007ffa:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8007ffe:	687b      	ldr	r3, [r7, #4]
 8008000:	65da      	str	r2, [r3, #92]	@ 0x5c
        /* if Master ADC JAUTO bit is set, Slave injected interruptions
           are enabled nevertheless (for same reason as above) */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8008002:	687b      	ldr	r3, [r7, #4]
 8008004:	681b      	ldr	r3, [r3, #0]
 8008006:	4a19      	ldr	r2, [pc, #100]	@ (800806c <HAL_ADC_Start_IT+0x260>)
 8008008:	4293      	cmp	r3, r2
 800800a:	d009      	beq.n	8008020 <HAL_ADC_Start_IT+0x214>
 800800c:	687b      	ldr	r3, [r7, #4]
 800800e:	681b      	ldr	r3, [r3, #0]
 8008010:	4a19      	ldr	r2, [pc, #100]	@ (8008078 <HAL_ADC_Start_IT+0x26c>)
 8008012:	4293      	cmp	r3, r2
 8008014:	d002      	beq.n	800801c <HAL_ADC_Start_IT+0x210>
 8008016:	687b      	ldr	r3, [r7, #4]
 8008018:	681b      	ldr	r3, [r3, #0]
 800801a:	e003      	b.n	8008024 <HAL_ADC_Start_IT+0x218>
 800801c:	4b17      	ldr	r3, [pc, #92]	@ (800807c <HAL_ADC_Start_IT+0x270>)
 800801e:	e001      	b.n	8008024 <HAL_ADC_Start_IT+0x218>
 8008020:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8008024:	60fb      	str	r3, [r7, #12]
        if (READ_BIT(tmpADC_Master->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8008026:	68fb      	ldr	r3, [r7, #12]
 8008028:	68db      	ldr	r3, [r3, #12]
 800802a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800802e:	2b00      	cmp	r3, #0
 8008030:	d03e      	beq.n	80080b0 <HAL_ADC_Start_IT+0x2a4>
        {
          /* First, update Slave State in setting HAL_ADC_STATE_INJ_BUSY bit
             and in resetting HAL_ADC_STATE_INJ_EOC bit */
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8008032:	687b      	ldr	r3, [r7, #4]
 8008034:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008036:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 800803a:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 800803e:	687b      	ldr	r3, [r7, #4]
 8008040:	65da      	str	r2, [r3, #92]	@ 0x5c
          /* Next, set Slave injected interruptions */
          switch (hadc->Init.EOCSelection)
 8008042:	687b      	ldr	r3, [r7, #4]
 8008044:	699b      	ldr	r3, [r3, #24]
 8008046:	2b08      	cmp	r3, #8
 8008048:	d11a      	bne.n	8008080 <HAL_ADC_Start_IT+0x274>
          {
            case ADC_EOC_SEQ_CONV:
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 800804a:	687b      	ldr	r3, [r7, #4]
 800804c:	681b      	ldr	r3, [r3, #0]
 800804e:	685a      	ldr	r2, [r3, #4]
 8008050:	687b      	ldr	r3, [r7, #4]
 8008052:	681b      	ldr	r3, [r3, #0]
 8008054:	f022 0220 	bic.w	r2, r2, #32
 8008058:	605a      	str	r2, [r3, #4]
              __HAL_ADC_ENABLE_IT(hadc, ADC_IT_JEOS);
 800805a:	687b      	ldr	r3, [r7, #4]
 800805c:	681b      	ldr	r3, [r3, #0]
 800805e:	685a      	ldr	r2, [r3, #4]
 8008060:	687b      	ldr	r3, [r7, #4]
 8008062:	681b      	ldr	r3, [r3, #0]
 8008064:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8008068:	605a      	str	r2, [r3, #4]
              break;
 800806a:	e021      	b.n	80080b0 <HAL_ADC_Start_IT+0x2a4>
 800806c:	50000100 	.word	0x50000100
 8008070:	50000300 	.word	0x50000300
 8008074:	50000700 	.word	0x50000700
 8008078:	50000500 	.word	0x50000500
 800807c:	50000400 	.word	0x50000400
            /* case ADC_EOC_SINGLE_CONV */
            default:
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOS);
 8008080:	687b      	ldr	r3, [r7, #4]
 8008082:	681b      	ldr	r3, [r3, #0]
 8008084:	685a      	ldr	r2, [r3, #4]
 8008086:	687b      	ldr	r3, [r7, #4]
 8008088:	681b      	ldr	r3, [r3, #0]
 800808a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800808e:	605a      	str	r2, [r3, #4]
              __HAL_ADC_ENABLE_IT(hadc, ADC_IT_JEOC);
 8008090:	687b      	ldr	r3, [r7, #4]
 8008092:	681b      	ldr	r3, [r3, #0]
 8008094:	685a      	ldr	r2, [r3, #4]
 8008096:	687b      	ldr	r3, [r7, #4]
 8008098:	681b      	ldr	r3, [r3, #0]
 800809a:	f042 0220 	orr.w	r2, r2, #32
 800809e:	605a      	str	r2, [r3, #4]
              break;
 80080a0:	e006      	b.n	80080b0 <HAL_ADC_Start_IT+0x2a4>
#endif /* ADC_MULTIMODE_SUPPORT */
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 80080a2:	687b      	ldr	r3, [r7, #4]
 80080a4:	2200      	movs	r2, #0
 80080a6:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
 80080aa:	e001      	b.n	80080b0 <HAL_ADC_Start_IT+0x2a4>
    }

  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 80080ac:	2302      	movs	r3, #2
 80080ae:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 80080b0:	7dfb      	ldrb	r3, [r7, #23]
}
 80080b2:	4618      	mov	r0, r3
 80080b4:	3718      	adds	r7, #24
 80080b6:	46bd      	mov	sp, r7
 80080b8:	bd80      	pop	{r7, pc}
 80080ba:	bf00      	nop

080080bc <HAL_ADC_IRQHandler>:
  * @brief  Handle ADC interrupt request.
  * @param hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 80080bc:	b580      	push	{r7, lr}
 80080be:	b08a      	sub	sp, #40	@ 0x28
 80080c0:	af00      	add	r7, sp, #0
 80080c2:	6078      	str	r0, [r7, #4]
  uint32_t overrun_error = 0UL; /* flag set if overrun occurrence has to be considered as an error */
 80080c4:	2300      	movs	r3, #0
 80080c6:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t tmp_isr = hadc->Instance->ISR;
 80080c8:	687b      	ldr	r3, [r7, #4]
 80080ca:	681b      	ldr	r3, [r3, #0]
 80080cc:	681b      	ldr	r3, [r3, #0]
 80080ce:	61fb      	str	r3, [r7, #28]
  uint32_t tmp_ier = hadc->Instance->IER;
 80080d0:	687b      	ldr	r3, [r7, #4]
 80080d2:	681b      	ldr	r3, [r3, #0]
 80080d4:	685b      	ldr	r3, [r3, #4]
 80080d6:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_adc_inj_is_trigger_source_sw_start;
  uint32_t tmp_adc_reg_is_trigger_source_sw_start;
  uint32_t tmp_cfgr;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80080d8:	687b      	ldr	r3, [r7, #4]
 80080da:	681b      	ldr	r3, [r3, #0]
 80080dc:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80080e0:	d004      	beq.n	80080ec <HAL_ADC_IRQHandler+0x30>
 80080e2:	687b      	ldr	r3, [r7, #4]
 80080e4:	681b      	ldr	r3, [r3, #0]
 80080e6:	4a8e      	ldr	r2, [pc, #568]	@ (8008320 <HAL_ADC_IRQHandler+0x264>)
 80080e8:	4293      	cmp	r3, r2
 80080ea:	d101      	bne.n	80080f0 <HAL_ADC_IRQHandler+0x34>
 80080ec:	4b8d      	ldr	r3, [pc, #564]	@ (8008324 <HAL_ADC_IRQHandler+0x268>)
 80080ee:	e000      	b.n	80080f2 <HAL_ADC_IRQHandler+0x36>
 80080f0:	4b8d      	ldr	r3, [pc, #564]	@ (8008328 <HAL_ADC_IRQHandler+0x26c>)
 80080f2:	4618      	mov	r0, r3
 80080f4:	f7ff fc02 	bl	80078fc <LL_ADC_GetMultimode>
 80080f8:	6178      	str	r0, [r7, #20]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));

  /* ========== Check End of Sampling flag for ADC group regular ========== */
  if (((tmp_isr & ADC_FLAG_EOSMP) == ADC_FLAG_EOSMP) && ((tmp_ier & ADC_IT_EOSMP) == ADC_IT_EOSMP))
 80080fa:	69fb      	ldr	r3, [r7, #28]
 80080fc:	f003 0302 	and.w	r3, r3, #2
 8008100:	2b00      	cmp	r3, #0
 8008102:	d017      	beq.n	8008134 <HAL_ADC_IRQHandler+0x78>
 8008104:	69bb      	ldr	r3, [r7, #24]
 8008106:	f003 0302 	and.w	r3, r3, #2
 800810a:	2b00      	cmp	r3, #0
 800810c:	d012      	beq.n	8008134 <HAL_ADC_IRQHandler+0x78>
  {
    /* Update state machine on end of sampling status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800810e:	687b      	ldr	r3, [r7, #4]
 8008110:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008112:	f003 0310 	and.w	r3, r3, #16
 8008116:	2b00      	cmp	r3, #0
 8008118:	d105      	bne.n	8008126 <HAL_ADC_IRQHandler+0x6a>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOSMP);
 800811a:	687b      	ldr	r3, [r7, #4]
 800811c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800811e:	f443 6200 	orr.w	r2, r3, #2048	@ 0x800
 8008122:	687b      	ldr	r3, [r7, #4]
 8008124:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* End Of Sampling callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->EndOfSamplingCallback(hadc);
#else
    HAL_ADCEx_EndOfSamplingCallback(hadc);
 8008126:	6878      	ldr	r0, [r7, #4]
 8008128:	f001 f9c4 	bl	80094b4 <HAL_ADCEx_EndOfSamplingCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOSMP);
 800812c:	687b      	ldr	r3, [r7, #4]
 800812e:	681b      	ldr	r3, [r3, #0]
 8008130:	2202      	movs	r2, #2
 8008132:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group regular end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8008134:	69fb      	ldr	r3, [r7, #28]
 8008136:	f003 0304 	and.w	r3, r3, #4
 800813a:	2b00      	cmp	r3, #0
 800813c:	d004      	beq.n	8008148 <HAL_ADC_IRQHandler+0x8c>
 800813e:	69bb      	ldr	r3, [r7, #24]
 8008140:	f003 0304 	and.w	r3, r3, #4
 8008144:	2b00      	cmp	r3, #0
 8008146:	d10b      	bne.n	8008160 <HAL_ADC_IRQHandler+0xa4>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8008148:	69fb      	ldr	r3, [r7, #28]
 800814a:	f003 0308 	and.w	r3, r3, #8
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 800814e:	2b00      	cmp	r3, #0
 8008150:	f000 8094 	beq.w	800827c <HAL_ADC_IRQHandler+0x1c0>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8008154:	69bb      	ldr	r3, [r7, #24]
 8008156:	f003 0308 	and.w	r3, r3, #8
 800815a:	2b00      	cmp	r3, #0
 800815c:	f000 808e 	beq.w	800827c <HAL_ADC_IRQHandler+0x1c0>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8008160:	687b      	ldr	r3, [r7, #4]
 8008162:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008164:	f003 0310 	and.w	r3, r3, #16
 8008168:	2b00      	cmp	r3, #0
 800816a:	d105      	bne.n	8008178 <HAL_ADC_IRQHandler+0xbc>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800816c:	687b      	ldr	r3, [r7, #4]
 800816e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008170:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8008174:	687b      	ldr	r3, [r7, #4]
 8008176:	65da      	str	r2, [r3, #92]	@ 0x5c
    }

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8008178:	687b      	ldr	r3, [r7, #4]
 800817a:	681b      	ldr	r3, [r3, #0]
 800817c:	4618      	mov	r0, r3
 800817e:	f7ff fb1b 	bl	80077b8 <LL_ADC_REG_IsTriggerSourceSWStart>
 8008182:	4603      	mov	r3, r0
 8008184:	2b00      	cmp	r3, #0
 8008186:	d072      	beq.n	800826e <HAL_ADC_IRQHandler+0x1b2>
    {
      /* Get relevant register CFGR in ADC instance of ADC master or slave    */
      /* in function of multimode state (for devices with multimode           */
      /* available).                                                          */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8008188:	687b      	ldr	r3, [r7, #4]
 800818a:	681b      	ldr	r3, [r3, #0]
 800818c:	4a64      	ldr	r2, [pc, #400]	@ (8008320 <HAL_ADC_IRQHandler+0x264>)
 800818e:	4293      	cmp	r3, r2
 8008190:	d009      	beq.n	80081a6 <HAL_ADC_IRQHandler+0xea>
 8008192:	687b      	ldr	r3, [r7, #4]
 8008194:	681b      	ldr	r3, [r3, #0]
 8008196:	4a65      	ldr	r2, [pc, #404]	@ (800832c <HAL_ADC_IRQHandler+0x270>)
 8008198:	4293      	cmp	r3, r2
 800819a:	d002      	beq.n	80081a2 <HAL_ADC_IRQHandler+0xe6>
 800819c:	687b      	ldr	r3, [r7, #4]
 800819e:	681b      	ldr	r3, [r3, #0]
 80081a0:	e003      	b.n	80081aa <HAL_ADC_IRQHandler+0xee>
 80081a2:	4b63      	ldr	r3, [pc, #396]	@ (8008330 <HAL_ADC_IRQHandler+0x274>)
 80081a4:	e001      	b.n	80081aa <HAL_ADC_IRQHandler+0xee>
 80081a6:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 80081aa:	687a      	ldr	r2, [r7, #4]
 80081ac:	6812      	ldr	r2, [r2, #0]
 80081ae:	4293      	cmp	r3, r2
 80081b0:	d008      	beq.n	80081c4 <HAL_ADC_IRQHandler+0x108>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80081b2:	697b      	ldr	r3, [r7, #20]
 80081b4:	2b00      	cmp	r3, #0
 80081b6:	d005      	beq.n	80081c4 <HAL_ADC_IRQHandler+0x108>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 80081b8:	697b      	ldr	r3, [r7, #20]
 80081ba:	2b05      	cmp	r3, #5
 80081bc:	d002      	beq.n	80081c4 <HAL_ADC_IRQHandler+0x108>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 80081be:	697b      	ldr	r3, [r7, #20]
 80081c0:	2b09      	cmp	r3, #9
 80081c2:	d104      	bne.n	80081ce <HAL_ADC_IRQHandler+0x112>
         )
      {
        /* check CONT bit directly in handle ADC CFGR register */
        tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 80081c4:	687b      	ldr	r3, [r7, #4]
 80081c6:	681b      	ldr	r3, [r3, #0]
 80081c8:	68db      	ldr	r3, [r3, #12]
 80081ca:	623b      	str	r3, [r7, #32]
 80081cc:	e014      	b.n	80081f8 <HAL_ADC_IRQHandler+0x13c>
      }
      else
      {
        /* else need to check Master ADC CONT bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 80081ce:	687b      	ldr	r3, [r7, #4]
 80081d0:	681b      	ldr	r3, [r3, #0]
 80081d2:	4a53      	ldr	r2, [pc, #332]	@ (8008320 <HAL_ADC_IRQHandler+0x264>)
 80081d4:	4293      	cmp	r3, r2
 80081d6:	d009      	beq.n	80081ec <HAL_ADC_IRQHandler+0x130>
 80081d8:	687b      	ldr	r3, [r7, #4]
 80081da:	681b      	ldr	r3, [r3, #0]
 80081dc:	4a53      	ldr	r2, [pc, #332]	@ (800832c <HAL_ADC_IRQHandler+0x270>)
 80081de:	4293      	cmp	r3, r2
 80081e0:	d002      	beq.n	80081e8 <HAL_ADC_IRQHandler+0x12c>
 80081e2:	687b      	ldr	r3, [r7, #4]
 80081e4:	681b      	ldr	r3, [r3, #0]
 80081e6:	e003      	b.n	80081f0 <HAL_ADC_IRQHandler+0x134>
 80081e8:	4b51      	ldr	r3, [pc, #324]	@ (8008330 <HAL_ADC_IRQHandler+0x274>)
 80081ea:	e001      	b.n	80081f0 <HAL_ADC_IRQHandler+0x134>
 80081ec:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 80081f0:	613b      	str	r3, [r7, #16]
        tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 80081f2:	693b      	ldr	r3, [r7, #16]
 80081f4:	68db      	ldr	r3, [r3, #12]
 80081f6:	623b      	str	r3, [r7, #32]
#else
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Carry on if continuous mode is disabled */
      if (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) != ADC_CFGR_CONT)
 80081f8:	6a3b      	ldr	r3, [r7, #32]
 80081fa:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80081fe:	2b00      	cmp	r3, #0
 8008200:	d135      	bne.n	800826e <HAL_ADC_IRQHandler+0x1b2>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8008202:	687b      	ldr	r3, [r7, #4]
 8008204:	681b      	ldr	r3, [r3, #0]
 8008206:	681b      	ldr	r3, [r3, #0]
 8008208:	f003 0308 	and.w	r3, r3, #8
 800820c:	2b08      	cmp	r3, #8
 800820e:	d12e      	bne.n	800826e <HAL_ADC_IRQHandler+0x1b2>
        {
          /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit         */
          /* ADSTART==0 (no conversion on going)                              */
          if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8008210:	687b      	ldr	r3, [r7, #4]
 8008212:	681b      	ldr	r3, [r3, #0]
 8008214:	4618      	mov	r0, r3
 8008216:	f7ff fc16 	bl	8007a46 <LL_ADC_REG_IsConversionOngoing>
 800821a:	4603      	mov	r3, r0
 800821c:	2b00      	cmp	r3, #0
 800821e:	d11a      	bne.n	8008256 <HAL_ADC_IRQHandler+0x19a>
          {
            /* Disable ADC end of sequence conversion interrupt */
            /* Note: Overrun interrupt was enabled with EOC interrupt in      */
            /* HAL_Start_IT(), but is not disabled here because can be used   */
            /* by overrun IRQ process below.                                  */
            __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8008220:	687b      	ldr	r3, [r7, #4]
 8008222:	681b      	ldr	r3, [r3, #0]
 8008224:	685a      	ldr	r2, [r3, #4]
 8008226:	687b      	ldr	r3, [r7, #4]
 8008228:	681b      	ldr	r3, [r3, #0]
 800822a:	f022 020c 	bic.w	r2, r2, #12
 800822e:	605a      	str	r2, [r3, #4]

            /* Set ADC state */
            CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8008230:	687b      	ldr	r3, [r7, #4]
 8008232:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008234:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8008238:	687b      	ldr	r3, [r7, #4]
 800823a:	65da      	str	r2, [r3, #92]	@ 0x5c

            if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 800823c:	687b      	ldr	r3, [r7, #4]
 800823e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008240:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8008244:	2b00      	cmp	r3, #0
 8008246:	d112      	bne.n	800826e <HAL_ADC_IRQHandler+0x1b2>
            {
              SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8008248:	687b      	ldr	r3, [r7, #4]
 800824a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800824c:	f043 0201 	orr.w	r2, r3, #1
 8008250:	687b      	ldr	r3, [r7, #4]
 8008252:	65da      	str	r2, [r3, #92]	@ 0x5c
 8008254:	e00b      	b.n	800826e <HAL_ADC_IRQHandler+0x1b2>
            }
          }
          else
          {
            /* Change ADC state to error state */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8008256:	687b      	ldr	r3, [r7, #4]
 8008258:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800825a:	f043 0210 	orr.w	r2, r3, #16
 800825e:	687b      	ldr	r3, [r7, #4]
 8008260:	65da      	str	r2, [r3, #92]	@ 0x5c

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8008262:	687b      	ldr	r3, [r7, #4]
 8008264:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008266:	f043 0201 	orr.w	r2, r3, #1
 800826a:	687b      	ldr	r3, [r7, #4]
 800826c:	661a      	str	r2, [r3, #96]	@ 0x60
    /*       possibility to use:                                              */
    /*        " if ( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_EOS)) "               */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 800826e:	6878      	ldr	r0, [r7, #4]
 8008270:	f000 f984 	bl	800857c <HAL_ADC_ConvCpltCallback>
    /* Clear regular group conversion flag */
    /* Note: in case of overrun set to ADC_OVR_DATA_PRESERVED, end of         */
    /*       conversion flags clear induces the release of the preserved data.*/
    /*       Therefore, if the preserved data value is needed, it must be     */
    /*       read preliminarily into HAL_ADC_ConvCpltCallback().              */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8008274:	687b      	ldr	r3, [r7, #4]
 8008276:	681b      	ldr	r3, [r3, #0]
 8008278:	220c      	movs	r2, #12
 800827a:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group injected end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 800827c:	69fb      	ldr	r3, [r7, #28]
 800827e:	f003 0320 	and.w	r3, r3, #32
 8008282:	2b00      	cmp	r3, #0
 8008284:	d004      	beq.n	8008290 <HAL_ADC_IRQHandler+0x1d4>
 8008286:	69bb      	ldr	r3, [r7, #24]
 8008288:	f003 0320 	and.w	r3, r3, #32
 800828c:	2b00      	cmp	r3, #0
 800828e:	d10b      	bne.n	80082a8 <HAL_ADC_IRQHandler+0x1ec>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8008290:	69fb      	ldr	r3, [r7, #28]
 8008292:	f003 0340 	and.w	r3, r3, #64	@ 0x40
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8008296:	2b00      	cmp	r3, #0
 8008298:	f000 80b3 	beq.w	8008402 <HAL_ADC_IRQHandler+0x346>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 800829c:	69bb      	ldr	r3, [r7, #24]
 800829e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80082a2:	2b00      	cmp	r3, #0
 80082a4:	f000 80ad 	beq.w	8008402 <HAL_ADC_IRQHandler+0x346>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80082a8:	687b      	ldr	r3, [r7, #4]
 80082aa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80082ac:	f003 0310 	and.w	r3, r3, #16
 80082b0:	2b00      	cmp	r3, #0
 80082b2:	d105      	bne.n	80082c0 <HAL_ADC_IRQHandler+0x204>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 80082b4:	687b      	ldr	r3, [r7, #4]
 80082b6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80082b8:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 80082bc:	687b      	ldr	r3, [r7, #4]
 80082be:	65da      	str	r2, [r3, #92]	@ 0x5c
    }

    /* Retrieve ADC configuration */
    tmp_adc_inj_is_trigger_source_sw_start = LL_ADC_INJ_IsTriggerSourceSWStart(hadc->Instance);
 80082c0:	687b      	ldr	r3, [r7, #4]
 80082c2:	681b      	ldr	r3, [r3, #0]
 80082c4:	4618      	mov	r0, r3
 80082c6:	f7ff fab6 	bl	8007836 <LL_ADC_INJ_IsTriggerSourceSWStart>
 80082ca:	60f8      	str	r0, [r7, #12]
    tmp_adc_reg_is_trigger_source_sw_start = LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance);
 80082cc:	687b      	ldr	r3, [r7, #4]
 80082ce:	681b      	ldr	r3, [r3, #0]
 80082d0:	4618      	mov	r0, r3
 80082d2:	f7ff fa71 	bl	80077b8 <LL_ADC_REG_IsTriggerSourceSWStart>
 80082d6:	60b8      	str	r0, [r7, #8]
    /* Get relevant register CFGR in ADC instance of ADC master or slave  */
    /* in function of multimode state (for devices with multimode         */
    /* available).                                                        */
#if defined(ADC_MULTIMODE_SUPPORT)
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80082d8:	687b      	ldr	r3, [r7, #4]
 80082da:	681b      	ldr	r3, [r3, #0]
 80082dc:	4a10      	ldr	r2, [pc, #64]	@ (8008320 <HAL_ADC_IRQHandler+0x264>)
 80082de:	4293      	cmp	r3, r2
 80082e0:	d009      	beq.n	80082f6 <HAL_ADC_IRQHandler+0x23a>
 80082e2:	687b      	ldr	r3, [r7, #4]
 80082e4:	681b      	ldr	r3, [r3, #0]
 80082e6:	4a11      	ldr	r2, [pc, #68]	@ (800832c <HAL_ADC_IRQHandler+0x270>)
 80082e8:	4293      	cmp	r3, r2
 80082ea:	d002      	beq.n	80082f2 <HAL_ADC_IRQHandler+0x236>
 80082ec:	687b      	ldr	r3, [r7, #4]
 80082ee:	681b      	ldr	r3, [r3, #0]
 80082f0:	e003      	b.n	80082fa <HAL_ADC_IRQHandler+0x23e>
 80082f2:	4b0f      	ldr	r3, [pc, #60]	@ (8008330 <HAL_ADC_IRQHandler+0x274>)
 80082f4:	e001      	b.n	80082fa <HAL_ADC_IRQHandler+0x23e>
 80082f6:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 80082fa:	687a      	ldr	r2, [r7, #4]
 80082fc:	6812      	ldr	r2, [r2, #0]
 80082fe:	4293      	cmp	r3, r2
 8008300:	d008      	beq.n	8008314 <HAL_ADC_IRQHandler+0x258>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8008302:	697b      	ldr	r3, [r7, #20]
 8008304:	2b00      	cmp	r3, #0
 8008306:	d005      	beq.n	8008314 <HAL_ADC_IRQHandler+0x258>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_SIMULT)
 8008308:	697b      	ldr	r3, [r7, #20]
 800830a:	2b06      	cmp	r3, #6
 800830c:	d002      	beq.n	8008314 <HAL_ADC_IRQHandler+0x258>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_INTERL)
 800830e:	697b      	ldr	r3, [r7, #20]
 8008310:	2b07      	cmp	r3, #7
 8008312:	d10f      	bne.n	8008334 <HAL_ADC_IRQHandler+0x278>
       )
    {
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8008314:	687b      	ldr	r3, [r7, #4]
 8008316:	681b      	ldr	r3, [r3, #0]
 8008318:	68db      	ldr	r3, [r3, #12]
 800831a:	623b      	str	r3, [r7, #32]
 800831c:	e01f      	b.n	800835e <HAL_ADC_IRQHandler+0x2a2>
 800831e:	bf00      	nop
 8008320:	50000100 	.word	0x50000100
 8008324:	50000300 	.word	0x50000300
 8008328:	50000700 	.word	0x50000700
 800832c:	50000500 	.word	0x50000500
 8008330:	50000400 	.word	0x50000400
    }
    else
    {
      tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8008334:	687b      	ldr	r3, [r7, #4]
 8008336:	681b      	ldr	r3, [r3, #0]
 8008338:	4a8b      	ldr	r2, [pc, #556]	@ (8008568 <HAL_ADC_IRQHandler+0x4ac>)
 800833a:	4293      	cmp	r3, r2
 800833c:	d009      	beq.n	8008352 <HAL_ADC_IRQHandler+0x296>
 800833e:	687b      	ldr	r3, [r7, #4]
 8008340:	681b      	ldr	r3, [r3, #0]
 8008342:	4a8a      	ldr	r2, [pc, #552]	@ (800856c <HAL_ADC_IRQHandler+0x4b0>)
 8008344:	4293      	cmp	r3, r2
 8008346:	d002      	beq.n	800834e <HAL_ADC_IRQHandler+0x292>
 8008348:	687b      	ldr	r3, [r7, #4]
 800834a:	681b      	ldr	r3, [r3, #0]
 800834c:	e003      	b.n	8008356 <HAL_ADC_IRQHandler+0x29a>
 800834e:	4b88      	ldr	r3, [pc, #544]	@ (8008570 <HAL_ADC_IRQHandler+0x4b4>)
 8008350:	e001      	b.n	8008356 <HAL_ADC_IRQHandler+0x29a>
 8008352:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8008356:	613b      	str	r3, [r7, #16]
      tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8008358:	693b      	ldr	r3, [r7, #16]
 800835a:	68db      	ldr	r3, [r3, #12]
 800835c:	623b      	str	r3, [r7, #32]
    /* Disable interruption if no further conversion upcoming by injected     */
    /* external trigger or by automatic injected conversion with regular      */
    /* group having no further conversion upcoming (same conditions as        */
    /* regular group interruption disabling above),                           */
    /* and if injected scan sequence is completed.                            */
    if (tmp_adc_inj_is_trigger_source_sw_start != 0UL)
 800835e:	68fb      	ldr	r3, [r7, #12]
 8008360:	2b00      	cmp	r3, #0
 8008362:	d047      	beq.n	80083f4 <HAL_ADC_IRQHandler+0x338>
    {
      if ((READ_BIT(tmp_cfgr, ADC_CFGR_JAUTO) == 0UL) ||
 8008364:	6a3b      	ldr	r3, [r7, #32]
 8008366:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800836a:	2b00      	cmp	r3, #0
 800836c:	d007      	beq.n	800837e <HAL_ADC_IRQHandler+0x2c2>
 800836e:	68bb      	ldr	r3, [r7, #8]
 8008370:	2b00      	cmp	r3, #0
 8008372:	d03f      	beq.n	80083f4 <HAL_ADC_IRQHandler+0x338>
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
           (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) == 0UL)))
 8008374:	6a3b      	ldr	r3, [r7, #32]
 8008376:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
 800837a:	2b00      	cmp	r3, #0
 800837c:	d13a      	bne.n	80083f4 <HAL_ADC_IRQHandler+0x338>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS))
 800837e:	687b      	ldr	r3, [r7, #4]
 8008380:	681b      	ldr	r3, [r3, #0]
 8008382:	681b      	ldr	r3, [r3, #0]
 8008384:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008388:	2b40      	cmp	r3, #64	@ 0x40
 800838a:	d133      	bne.n	80083f4 <HAL_ADC_IRQHandler+0x338>
          /* when the last context has been fully processed, JSQR is reset      */
          /* by the hardware. Even if no injected conversion is planned to come */
          /* (queue empty, triggers are ignored), it can start again            */
          /* immediately after setting a new context (JADSTART is still set).   */
          /* Therefore, state of HAL ADC injected group is kept to busy.        */
          if (READ_BIT(tmp_cfgr, ADC_CFGR_JQM) == 0UL)
 800838c:	6a3b      	ldr	r3, [r7, #32]
 800838e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8008392:	2b00      	cmp	r3, #0
 8008394:	d12e      	bne.n	80083f4 <HAL_ADC_IRQHandler+0x338>
          {
            /* Allowed to modify bits ADC_IT_JEOC/ADC_IT_JEOS only if bit       */
            /* JADSTART==0 (no conversion on going)                             */
            if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) == 0UL)
 8008396:	687b      	ldr	r3, [r7, #4]
 8008398:	681b      	ldr	r3, [r3, #0]
 800839a:	4618      	mov	r0, r3
 800839c:	f7ff fb66 	bl	8007a6c <LL_ADC_INJ_IsConversionOngoing>
 80083a0:	4603      	mov	r3, r0
 80083a2:	2b00      	cmp	r3, #0
 80083a4:	d11a      	bne.n	80083dc <HAL_ADC_IRQHandler+0x320>
            {
              /* Disable ADC end of sequence conversion interrupt  */
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC | ADC_IT_JEOS);
 80083a6:	687b      	ldr	r3, [r7, #4]
 80083a8:	681b      	ldr	r3, [r3, #0]
 80083aa:	685a      	ldr	r2, [r3, #4]
 80083ac:	687b      	ldr	r3, [r7, #4]
 80083ae:	681b      	ldr	r3, [r3, #0]
 80083b0:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 80083b4:	605a      	str	r2, [r3, #4]

              /* Set ADC state */
              CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 80083b6:	687b      	ldr	r3, [r7, #4]
 80083b8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80083ba:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80083be:	687b      	ldr	r3, [r7, #4]
 80083c0:	65da      	str	r2, [r3, #92]	@ 0x5c

              if ((hadc->State & HAL_ADC_STATE_REG_BUSY) == 0UL)
 80083c2:	687b      	ldr	r3, [r7, #4]
 80083c4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80083c6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80083ca:	2b00      	cmp	r3, #0
 80083cc:	d112      	bne.n	80083f4 <HAL_ADC_IRQHandler+0x338>
              {
                SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80083ce:	687b      	ldr	r3, [r7, #4]
 80083d0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80083d2:	f043 0201 	orr.w	r2, r3, #1
 80083d6:	687b      	ldr	r3, [r7, #4]
 80083d8:	65da      	str	r2, [r3, #92]	@ 0x5c
 80083da:	e00b      	b.n	80083f4 <HAL_ADC_IRQHandler+0x338>
              }
            }
            else
            {
              /* Update ADC state machine to error */
              SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80083dc:	687b      	ldr	r3, [r7, #4]
 80083de:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80083e0:	f043 0210 	orr.w	r2, r3, #16
 80083e4:	687b      	ldr	r3, [r7, #4]
 80083e6:	65da      	str	r2, [r3, #92]	@ 0x5c

              /* Set ADC error code to ADC peripheral internal error */
              SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80083e8:	687b      	ldr	r3, [r7, #4]
 80083ea:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80083ec:	f043 0201 	orr.w	r2, r3, #1
 80083f0:	687b      	ldr	r3, [r7, #4]
 80083f2:	661a      	str	r2, [r3, #96]	@ 0x60
              interruption has been triggered by end of conversion or end of
              sequence.    */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 80083f4:	6878      	ldr	r0, [r7, #4]
 80083f6:	f001 f835 	bl	8009464 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC | ADC_FLAG_JEOS);
 80083fa:	687b      	ldr	r3, [r7, #4]
 80083fc:	681b      	ldr	r3, [r3, #0]
 80083fe:	2260      	movs	r2, #96	@ 0x60
 8008400:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Analog watchdog 1 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))
 8008402:	69fb      	ldr	r3, [r7, #28]
 8008404:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008408:	2b00      	cmp	r3, #0
 800840a:	d011      	beq.n	8008430 <HAL_ADC_IRQHandler+0x374>
 800840c:	69bb      	ldr	r3, [r7, #24]
 800840e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008412:	2b00      	cmp	r3, #0
 8008414:	d00c      	beq.n	8008430 <HAL_ADC_IRQHandler+0x374>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8008416:	687b      	ldr	r3, [r7, #4]
 8008418:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800841a:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 800841e:	687b      	ldr	r3, [r7, #4]
 8008420:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Level out of window 1 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindowCallback(hadc);
#else
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 8008422:	6878      	ldr	r0, [r7, #4]
 8008424:	f000 f8b4 	bl	8008590 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 8008428:	687b      	ldr	r3, [r7, #4]
 800842a:	681b      	ldr	r3, [r3, #0]
 800842c:	2280      	movs	r2, #128	@ 0x80
 800842e:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 2 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))
 8008430:	69fb      	ldr	r3, [r7, #28]
 8008432:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008436:	2b00      	cmp	r3, #0
 8008438:	d012      	beq.n	8008460 <HAL_ADC_IRQHandler+0x3a4>
 800843a:	69bb      	ldr	r3, [r7, #24]
 800843c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008440:	2b00      	cmp	r3, #0
 8008442:	d00d      	beq.n	8008460 <HAL_ADC_IRQHandler+0x3a4>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 8008444:	687b      	ldr	r3, [r7, #4]
 8008446:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008448:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 800844c:	687b      	ldr	r3, [r7, #4]
 800844e:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Level out of window 2 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow2Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 8008450:	6878      	ldr	r0, [r7, #4]
 8008452:	f001 f81b 	bl	800948c <HAL_ADCEx_LevelOutOfWindow2Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 8008456:	687b      	ldr	r3, [r7, #4]
 8008458:	681b      	ldr	r3, [r3, #0]
 800845a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800845e:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 3 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))
 8008460:	69fb      	ldr	r3, [r7, #28]
 8008462:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8008466:	2b00      	cmp	r3, #0
 8008468:	d012      	beq.n	8008490 <HAL_ADC_IRQHandler+0x3d4>
 800846a:	69bb      	ldr	r3, [r7, #24]
 800846c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8008470:	2b00      	cmp	r3, #0
 8008472:	d00d      	beq.n	8008490 <HAL_ADC_IRQHandler+0x3d4>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 8008474:	687b      	ldr	r3, [r7, #4]
 8008476:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008478:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 800847c:	687b      	ldr	r3, [r7, #4]
 800847e:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Level out of window 3 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow3Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 8008480:	6878      	ldr	r0, [r7, #4]
 8008482:	f001 f80d 	bl	80094a0 <HAL_ADCEx_LevelOutOfWindow3Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 8008486:	687b      	ldr	r3, [r7, #4]
 8008488:	681b      	ldr	r3, [r3, #0]
 800848a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800848e:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Overrun flag ========== */
  if (((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 8008490:	69fb      	ldr	r3, [r7, #28]
 8008492:	f003 0310 	and.w	r3, r3, #16
 8008496:	2b00      	cmp	r3, #0
 8008498:	d043      	beq.n	8008522 <HAL_ADC_IRQHandler+0x466>
 800849a:	69bb      	ldr	r3, [r7, #24]
 800849c:	f003 0310 	and.w	r3, r3, #16
 80084a0:	2b00      	cmp	r3, #0
 80084a2:	d03e      	beq.n	8008522 <HAL_ADC_IRQHandler+0x466>
    /* overrun event is not considered as an error.                           */
    /* (cf ref manual "Managing conversions without using the DMA and without */
    /* overrun ")                                                             */
    /* Exception for usage with DMA overrun event always considered as an     */
    /* error.                                                                 */
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 80084a4:	687b      	ldr	r3, [r7, #4]
 80084a6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80084a8:	2b00      	cmp	r3, #0
 80084aa:	d102      	bne.n	80084b2 <HAL_ADC_IRQHandler+0x3f6>
    {
      overrun_error = 1UL;
 80084ac:	2301      	movs	r3, #1
 80084ae:	627b      	str	r3, [r7, #36]	@ 0x24
 80084b0:	e021      	b.n	80084f6 <HAL_ADC_IRQHandler+0x43a>
    }
    else
    {
      /* Check DMA configuration */
#if defined(ADC_MULTIMODE_SUPPORT)
      if (tmp_multimode_config != LL_ADC_MULTI_INDEPENDENT)
 80084b2:	697b      	ldr	r3, [r7, #20]
 80084b4:	2b00      	cmp	r3, #0
 80084b6:	d015      	beq.n	80084e4 <HAL_ADC_IRQHandler+0x428>
      {
        /* Multimode (when feature is available) is enabled,
           Common Control Register MDMA bits must be checked. */
        if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 80084b8:	687b      	ldr	r3, [r7, #4]
 80084ba:	681b      	ldr	r3, [r3, #0]
 80084bc:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80084c0:	d004      	beq.n	80084cc <HAL_ADC_IRQHandler+0x410>
 80084c2:	687b      	ldr	r3, [r7, #4]
 80084c4:	681b      	ldr	r3, [r3, #0]
 80084c6:	4a28      	ldr	r2, [pc, #160]	@ (8008568 <HAL_ADC_IRQHandler+0x4ac>)
 80084c8:	4293      	cmp	r3, r2
 80084ca:	d101      	bne.n	80084d0 <HAL_ADC_IRQHandler+0x414>
 80084cc:	4b29      	ldr	r3, [pc, #164]	@ (8008574 <HAL_ADC_IRQHandler+0x4b8>)
 80084ce:	e000      	b.n	80084d2 <HAL_ADC_IRQHandler+0x416>
 80084d0:	4b29      	ldr	r3, [pc, #164]	@ (8008578 <HAL_ADC_IRQHandler+0x4bc>)
 80084d2:	4618      	mov	r0, r3
 80084d4:	f7ff fa20 	bl	8007918 <LL_ADC_GetMultiDMATransfer>
 80084d8:	4603      	mov	r3, r0
 80084da:	2b00      	cmp	r3, #0
 80084dc:	d00b      	beq.n	80084f6 <HAL_ADC_IRQHandler+0x43a>
        {
          overrun_error = 1UL;
 80084de:	2301      	movs	r3, #1
 80084e0:	627b      	str	r3, [r7, #36]	@ 0x24
 80084e2:	e008      	b.n	80084f6 <HAL_ADC_IRQHandler+0x43a>
      }
      else
#endif /* ADC_MULTIMODE_SUPPORT */
      {
        /* Multimode not set or feature not available or ADC independent */
        if ((hadc->Instance->CFGR & ADC_CFGR_DMAEN) != 0UL)
 80084e4:	687b      	ldr	r3, [r7, #4]
 80084e6:	681b      	ldr	r3, [r3, #0]
 80084e8:	68db      	ldr	r3, [r3, #12]
 80084ea:	f003 0301 	and.w	r3, r3, #1
 80084ee:	2b00      	cmp	r3, #0
 80084f0:	d001      	beq.n	80084f6 <HAL_ADC_IRQHandler+0x43a>
        {
          overrun_error = 1UL;
 80084f2:	2301      	movs	r3, #1
 80084f4:	627b      	str	r3, [r7, #36]	@ 0x24
        }
      }
    }

    if (overrun_error == 1UL)
 80084f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80084f8:	2b01      	cmp	r3, #1
 80084fa:	d10e      	bne.n	800851a <HAL_ADC_IRQHandler+0x45e>
    {
      /* Change ADC state to error state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 80084fc:	687b      	ldr	r3, [r7, #4]
 80084fe:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008500:	f443 6280 	orr.w	r2, r3, #1024	@ 0x400
 8008504:	687b      	ldr	r3, [r7, #4]
 8008506:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set ADC error code to overrun */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8008508:	687b      	ldr	r3, [r7, #4]
 800850a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800850c:	f043 0202 	orr.w	r2, r3, #2
 8008510:	687b      	ldr	r3, [r7, #4]
 8008512:	661a      	str	r2, [r3, #96]	@ 0x60
      /*       Therefore, old ADC conversion data can be retrieved in         */
      /*       function "HAL_ADC_ErrorCallback()".                            */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8008514:	6878      	ldr	r0, [r7, #4]
 8008516:	f000 f845 	bl	80085a4 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    }

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 800851a:	687b      	ldr	r3, [r7, #4]
 800851c:	681b      	ldr	r3, [r3, #0]
 800851e:	2210      	movs	r2, #16
 8008520:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Injected context queue overflow flag ========== */
  if (((tmp_isr & ADC_FLAG_JQOVF) == ADC_FLAG_JQOVF) && ((tmp_ier & ADC_IT_JQOVF) == ADC_IT_JQOVF))
 8008522:	69fb      	ldr	r3, [r7, #28]
 8008524:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008528:	2b00      	cmp	r3, #0
 800852a:	d018      	beq.n	800855e <HAL_ADC_IRQHandler+0x4a2>
 800852c:	69bb      	ldr	r3, [r7, #24]
 800852e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008532:	2b00      	cmp	r3, #0
 8008534:	d013      	beq.n	800855e <HAL_ADC_IRQHandler+0x4a2>
  {
    /* Change ADC state to overrun state */
    SET_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF);
 8008536:	687b      	ldr	r3, [r7, #4]
 8008538:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800853a:	f443 4280 	orr.w	r2, r3, #16384	@ 0x4000
 800853e:	687b      	ldr	r3, [r7, #4]
 8008540:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Set ADC error code to Injected context queue overflow */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 8008542:	687b      	ldr	r3, [r7, #4]
 8008544:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008546:	f043 0208 	orr.w	r2, r3, #8
 800854a:	687b      	ldr	r3, [r7, #4]
 800854c:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Clear the Injected context queue overflow flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 800854e:	687b      	ldr	r3, [r7, #4]
 8008550:	681b      	ldr	r3, [r3, #0]
 8008552:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8008556:	601a      	str	r2, [r3, #0]

    /* Injected context queue overflow callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedQueueOverflowCallback(hadc);
#else
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 8008558:	6878      	ldr	r0, [r7, #4]
 800855a:	f000 ff8d 	bl	8009478 <HAL_ADCEx_InjectedQueueOverflowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
  }

}
 800855e:	bf00      	nop
 8008560:	3728      	adds	r7, #40	@ 0x28
 8008562:	46bd      	mov	sp, r7
 8008564:	bd80      	pop	{r7, pc}
 8008566:	bf00      	nop
 8008568:	50000100 	.word	0x50000100
 800856c:	50000500 	.word	0x50000500
 8008570:	50000400 	.word	0x50000400
 8008574:	50000300 	.word	0x50000300
 8008578:	50000700 	.word	0x50000700

0800857c <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 800857c:	b480      	push	{r7}
 800857e:	b083      	sub	sp, #12
 8008580:	af00      	add	r7, sp, #0
 8008582:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 8008584:	bf00      	nop
 8008586:	370c      	adds	r7, #12
 8008588:	46bd      	mov	sp, r7
 800858a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800858e:	4770      	bx	lr

08008590 <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog 1 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 8008590:	b480      	push	{r7}
 8008592:	b083      	sub	sp, #12
 8008594:	af00      	add	r7, sp, #0
 8008596:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 8008598:	bf00      	nop
 800859a:	370c      	adds	r7, #12
 800859c:	46bd      	mov	sp, r7
 800859e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085a2:	4770      	bx	lr

080085a4 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 80085a4:	b480      	push	{r7}
 80085a6:	b083      	sub	sp, #12
 80085a8:	af00      	add	r7, sp, #0
 80085aa:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 80085ac:	bf00      	nop
 80085ae:	370c      	adds	r7, #12
 80085b0:	46bd      	mov	sp, r7
 80085b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085b6:	4770      	bx	lr

080085b8 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 80085b8:	b580      	push	{r7, lr}
 80085ba:	b0b6      	sub	sp, #216	@ 0xd8
 80085bc:	af00      	add	r7, sp, #0
 80085be:	6078      	str	r0, [r7, #4]
 80085c0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80085c2:	2300      	movs	r3, #0
 80085c4:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 80085c8:	2300      	movs	r3, #0
 80085ca:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80085cc:	687b      	ldr	r3, [r7, #4]
 80085ce:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 80085d2:	2b01      	cmp	r3, #1
 80085d4:	d102      	bne.n	80085dc <HAL_ADC_ConfigChannel+0x24>
 80085d6:	2302      	movs	r3, #2
 80085d8:	f000 bc13 	b.w	8008e02 <HAL_ADC_ConfigChannel+0x84a>
 80085dc:	687b      	ldr	r3, [r7, #4]
 80085de:	2201      	movs	r2, #1
 80085e0:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80085e4:	687b      	ldr	r3, [r7, #4]
 80085e6:	681b      	ldr	r3, [r3, #0]
 80085e8:	4618      	mov	r0, r3
 80085ea:	f7ff fa2c 	bl	8007a46 <LL_ADC_REG_IsConversionOngoing>
 80085ee:	4603      	mov	r3, r0
 80085f0:	2b00      	cmp	r3, #0
 80085f2:	f040 83f3 	bne.w	8008ddc <HAL_ADC_ConfigChannel+0x824>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 80085f6:	687b      	ldr	r3, [r7, #4]
 80085f8:	6818      	ldr	r0, [r3, #0]
 80085fa:	683b      	ldr	r3, [r7, #0]
 80085fc:	6859      	ldr	r1, [r3, #4]
 80085fe:	683b      	ldr	r3, [r7, #0]
 8008600:	681b      	ldr	r3, [r3, #0]
 8008602:	461a      	mov	r2, r3
 8008604:	f7ff f8eb 	bl	80077de <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8008608:	687b      	ldr	r3, [r7, #4]
 800860a:	681b      	ldr	r3, [r3, #0]
 800860c:	4618      	mov	r0, r3
 800860e:	f7ff fa1a 	bl	8007a46 <LL_ADC_REG_IsConversionOngoing>
 8008612:	f8c7 00d0 	str.w	r0, [r7, #208]	@ 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8008616:	687b      	ldr	r3, [r7, #4]
 8008618:	681b      	ldr	r3, [r3, #0]
 800861a:	4618      	mov	r0, r3
 800861c:	f7ff fa26 	bl	8007a6c <LL_ADC_INJ_IsConversionOngoing>
 8008620:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8008624:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 8008628:	2b00      	cmp	r3, #0
 800862a:	f040 81d9 	bne.w	80089e0 <HAL_ADC_ConfigChannel+0x428>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800862e:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8008632:	2b00      	cmp	r3, #0
 8008634:	f040 81d4 	bne.w	80089e0 <HAL_ADC_ConfigChannel+0x428>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8008638:	683b      	ldr	r3, [r7, #0]
 800863a:	689b      	ldr	r3, [r3, #8]
 800863c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008640:	d10f      	bne.n	8008662 <HAL_ADC_ConfigChannel+0xaa>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8008642:	687b      	ldr	r3, [r7, #4]
 8008644:	6818      	ldr	r0, [r3, #0]
 8008646:	683b      	ldr	r3, [r7, #0]
 8008648:	681b      	ldr	r3, [r3, #0]
 800864a:	2200      	movs	r2, #0
 800864c:	4619      	mov	r1, r3
 800864e:	f7ff f905 	bl	800785c <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 8008652:	687b      	ldr	r3, [r7, #4]
 8008654:	681b      	ldr	r3, [r3, #0]
 8008656:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 800865a:	4618      	mov	r0, r3
 800865c:	f7ff f899 	bl	8007792 <LL_ADC_SetSamplingTimeCommonConfig>
 8008660:	e00e      	b.n	8008680 <HAL_ADC_ConfigChannel+0xc8>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8008662:	687b      	ldr	r3, [r7, #4]
 8008664:	6818      	ldr	r0, [r3, #0]
 8008666:	683b      	ldr	r3, [r7, #0]
 8008668:	6819      	ldr	r1, [r3, #0]
 800866a:	683b      	ldr	r3, [r7, #0]
 800866c:	689b      	ldr	r3, [r3, #8]
 800866e:	461a      	mov	r2, r3
 8008670:	f7ff f8f4 	bl	800785c <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 8008674:	687b      	ldr	r3, [r7, #4]
 8008676:	681b      	ldr	r3, [r3, #0]
 8008678:	2100      	movs	r1, #0
 800867a:	4618      	mov	r0, r3
 800867c:	f7ff f889 	bl	8007792 <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 8008680:	683b      	ldr	r3, [r7, #0]
 8008682:	695a      	ldr	r2, [r3, #20]
 8008684:	687b      	ldr	r3, [r7, #4]
 8008686:	681b      	ldr	r3, [r3, #0]
 8008688:	68db      	ldr	r3, [r3, #12]
 800868a:	08db      	lsrs	r3, r3, #3
 800868c:	f003 0303 	and.w	r3, r3, #3
 8008690:	005b      	lsls	r3, r3, #1
 8008692:	fa02 f303 	lsl.w	r3, r2, r3
 8008696:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 800869a:	683b      	ldr	r3, [r7, #0]
 800869c:	691b      	ldr	r3, [r3, #16]
 800869e:	2b04      	cmp	r3, #4
 80086a0:	d022      	beq.n	80086e8 <HAL_ADC_ConfigChannel+0x130>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 80086a2:	687b      	ldr	r3, [r7, #4]
 80086a4:	6818      	ldr	r0, [r3, #0]
 80086a6:	683b      	ldr	r3, [r7, #0]
 80086a8:	6919      	ldr	r1, [r3, #16]
 80086aa:	683b      	ldr	r3, [r7, #0]
 80086ac:	681a      	ldr	r2, [r3, #0]
 80086ae:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80086b2:	f7fe ffe3 	bl	800767c <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(pConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(pConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, pConfig->OffsetNumber, pConfig->OffsetSign);
 80086b6:	687b      	ldr	r3, [r7, #4]
 80086b8:	6818      	ldr	r0, [r3, #0]
 80086ba:	683b      	ldr	r3, [r7, #0]
 80086bc:	6919      	ldr	r1, [r3, #16]
 80086be:	683b      	ldr	r3, [r7, #0]
 80086c0:	699b      	ldr	r3, [r3, #24]
 80086c2:	461a      	mov	r2, r3
 80086c4:	f7ff f82f 	bl	8007726 <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 80086c8:	687b      	ldr	r3, [r7, #4]
 80086ca:	6818      	ldr	r0, [r3, #0]
 80086cc:	683b      	ldr	r3, [r7, #0]
 80086ce:	6919      	ldr	r1, [r3, #16]
                                   (pConfig->OffsetSaturation == ENABLE) ?
 80086d0:	683b      	ldr	r3, [r7, #0]
 80086d2:	7f1b      	ldrb	r3, [r3, #28]
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 80086d4:	2b01      	cmp	r3, #1
 80086d6:	d102      	bne.n	80086de <HAL_ADC_ConfigChannel+0x126>
 80086d8:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80086dc:	e000      	b.n	80086e0 <HAL_ADC_ConfigChannel+0x128>
 80086de:	2300      	movs	r3, #0
 80086e0:	461a      	mov	r2, r3
 80086e2:	f7ff f83b 	bl	800775c <LL_ADC_SetOffsetSaturation>
 80086e6:	e17b      	b.n	80089e0 <HAL_ADC_ConfigChannel+0x428>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80086e8:	687b      	ldr	r3, [r7, #4]
 80086ea:	681b      	ldr	r3, [r3, #0]
 80086ec:	2100      	movs	r1, #0
 80086ee:	4618      	mov	r0, r3
 80086f0:	f7fe ffe8 	bl	80076c4 <LL_ADC_GetOffsetChannel>
 80086f4:	4603      	mov	r3, r0
 80086f6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80086fa:	2b00      	cmp	r3, #0
 80086fc:	d10a      	bne.n	8008714 <HAL_ADC_ConfigChannel+0x15c>
 80086fe:	687b      	ldr	r3, [r7, #4]
 8008700:	681b      	ldr	r3, [r3, #0]
 8008702:	2100      	movs	r1, #0
 8008704:	4618      	mov	r0, r3
 8008706:	f7fe ffdd 	bl	80076c4 <LL_ADC_GetOffsetChannel>
 800870a:	4603      	mov	r3, r0
 800870c:	0e9b      	lsrs	r3, r3, #26
 800870e:	f003 021f 	and.w	r2, r3, #31
 8008712:	e01e      	b.n	8008752 <HAL_ADC_ConfigChannel+0x19a>
 8008714:	687b      	ldr	r3, [r7, #4]
 8008716:	681b      	ldr	r3, [r3, #0]
 8008718:	2100      	movs	r1, #0
 800871a:	4618      	mov	r0, r3
 800871c:	f7fe ffd2 	bl	80076c4 <LL_ADC_GetOffsetChannel>
 8008720:	4603      	mov	r3, r0
 8008722:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008726:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 800872a:	fa93 f3a3 	rbit	r3, r3
 800872e:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8008732:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8008736:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 800873a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800873e:	2b00      	cmp	r3, #0
 8008740:	d101      	bne.n	8008746 <HAL_ADC_ConfigChannel+0x18e>
  {
    return 32U;
 8008742:	2320      	movs	r3, #32
 8008744:	e004      	b.n	8008750 <HAL_ADC_ConfigChannel+0x198>
  }
  return __builtin_clz(value);
 8008746:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800874a:	fab3 f383 	clz	r3, r3
 800874e:	b2db      	uxtb	r3, r3
 8008750:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8008752:	683b      	ldr	r3, [r7, #0]
 8008754:	681b      	ldr	r3, [r3, #0]
 8008756:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800875a:	2b00      	cmp	r3, #0
 800875c:	d105      	bne.n	800876a <HAL_ADC_ConfigChannel+0x1b2>
 800875e:	683b      	ldr	r3, [r7, #0]
 8008760:	681b      	ldr	r3, [r3, #0]
 8008762:	0e9b      	lsrs	r3, r3, #26
 8008764:	f003 031f 	and.w	r3, r3, #31
 8008768:	e018      	b.n	800879c <HAL_ADC_ConfigChannel+0x1e4>
 800876a:	683b      	ldr	r3, [r7, #0]
 800876c:	681b      	ldr	r3, [r3, #0]
 800876e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008772:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8008776:	fa93 f3a3 	rbit	r3, r3
 800877a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  return result;
 800877e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008782:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  if (value == 0U)
 8008786:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800878a:	2b00      	cmp	r3, #0
 800878c:	d101      	bne.n	8008792 <HAL_ADC_ConfigChannel+0x1da>
    return 32U;
 800878e:	2320      	movs	r3, #32
 8008790:	e004      	b.n	800879c <HAL_ADC_ConfigChannel+0x1e4>
  return __builtin_clz(value);
 8008792:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8008796:	fab3 f383 	clz	r3, r3
 800879a:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 800879c:	429a      	cmp	r2, r3
 800879e:	d106      	bne.n	80087ae <HAL_ADC_ConfigChannel+0x1f6>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 80087a0:	687b      	ldr	r3, [r7, #4]
 80087a2:	681b      	ldr	r3, [r3, #0]
 80087a4:	2200      	movs	r2, #0
 80087a6:	2100      	movs	r1, #0
 80087a8:	4618      	mov	r0, r3
 80087aa:	f7fe ffa1 	bl	80076f0 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80087ae:	687b      	ldr	r3, [r7, #4]
 80087b0:	681b      	ldr	r3, [r3, #0]
 80087b2:	2101      	movs	r1, #1
 80087b4:	4618      	mov	r0, r3
 80087b6:	f7fe ff85 	bl	80076c4 <LL_ADC_GetOffsetChannel>
 80087ba:	4603      	mov	r3, r0
 80087bc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80087c0:	2b00      	cmp	r3, #0
 80087c2:	d10a      	bne.n	80087da <HAL_ADC_ConfigChannel+0x222>
 80087c4:	687b      	ldr	r3, [r7, #4]
 80087c6:	681b      	ldr	r3, [r3, #0]
 80087c8:	2101      	movs	r1, #1
 80087ca:	4618      	mov	r0, r3
 80087cc:	f7fe ff7a 	bl	80076c4 <LL_ADC_GetOffsetChannel>
 80087d0:	4603      	mov	r3, r0
 80087d2:	0e9b      	lsrs	r3, r3, #26
 80087d4:	f003 021f 	and.w	r2, r3, #31
 80087d8:	e01e      	b.n	8008818 <HAL_ADC_ConfigChannel+0x260>
 80087da:	687b      	ldr	r3, [r7, #4]
 80087dc:	681b      	ldr	r3, [r3, #0]
 80087de:	2101      	movs	r1, #1
 80087e0:	4618      	mov	r0, r3
 80087e2:	f7fe ff6f 	bl	80076c4 <LL_ADC_GetOffsetChannel>
 80087e6:	4603      	mov	r3, r0
 80087e8:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80087ec:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80087f0:	fa93 f3a3 	rbit	r3, r3
 80087f4:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  return result;
 80087f8:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80087fc:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  if (value == 0U)
 8008800:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8008804:	2b00      	cmp	r3, #0
 8008806:	d101      	bne.n	800880c <HAL_ADC_ConfigChannel+0x254>
    return 32U;
 8008808:	2320      	movs	r3, #32
 800880a:	e004      	b.n	8008816 <HAL_ADC_ConfigChannel+0x25e>
  return __builtin_clz(value);
 800880c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8008810:	fab3 f383 	clz	r3, r3
 8008814:	b2db      	uxtb	r3, r3
 8008816:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8008818:	683b      	ldr	r3, [r7, #0]
 800881a:	681b      	ldr	r3, [r3, #0]
 800881c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008820:	2b00      	cmp	r3, #0
 8008822:	d105      	bne.n	8008830 <HAL_ADC_ConfigChannel+0x278>
 8008824:	683b      	ldr	r3, [r7, #0]
 8008826:	681b      	ldr	r3, [r3, #0]
 8008828:	0e9b      	lsrs	r3, r3, #26
 800882a:	f003 031f 	and.w	r3, r3, #31
 800882e:	e018      	b.n	8008862 <HAL_ADC_ConfigChannel+0x2aa>
 8008830:	683b      	ldr	r3, [r7, #0]
 8008832:	681b      	ldr	r3, [r3, #0]
 8008834:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008838:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800883c:	fa93 f3a3 	rbit	r3, r3
 8008840:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  return result;
 8008844:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8008848:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  if (value == 0U)
 800884c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8008850:	2b00      	cmp	r3, #0
 8008852:	d101      	bne.n	8008858 <HAL_ADC_ConfigChannel+0x2a0>
    return 32U;
 8008854:	2320      	movs	r3, #32
 8008856:	e004      	b.n	8008862 <HAL_ADC_ConfigChannel+0x2aa>
  return __builtin_clz(value);
 8008858:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800885c:	fab3 f383 	clz	r3, r3
 8008860:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8008862:	429a      	cmp	r2, r3
 8008864:	d106      	bne.n	8008874 <HAL_ADC_ConfigChannel+0x2bc>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8008866:	687b      	ldr	r3, [r7, #4]
 8008868:	681b      	ldr	r3, [r3, #0]
 800886a:	2200      	movs	r2, #0
 800886c:	2101      	movs	r1, #1
 800886e:	4618      	mov	r0, r3
 8008870:	f7fe ff3e 	bl	80076f0 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8008874:	687b      	ldr	r3, [r7, #4]
 8008876:	681b      	ldr	r3, [r3, #0]
 8008878:	2102      	movs	r1, #2
 800887a:	4618      	mov	r0, r3
 800887c:	f7fe ff22 	bl	80076c4 <LL_ADC_GetOffsetChannel>
 8008880:	4603      	mov	r3, r0
 8008882:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008886:	2b00      	cmp	r3, #0
 8008888:	d10a      	bne.n	80088a0 <HAL_ADC_ConfigChannel+0x2e8>
 800888a:	687b      	ldr	r3, [r7, #4]
 800888c:	681b      	ldr	r3, [r3, #0]
 800888e:	2102      	movs	r1, #2
 8008890:	4618      	mov	r0, r3
 8008892:	f7fe ff17 	bl	80076c4 <LL_ADC_GetOffsetChannel>
 8008896:	4603      	mov	r3, r0
 8008898:	0e9b      	lsrs	r3, r3, #26
 800889a:	f003 021f 	and.w	r2, r3, #31
 800889e:	e01e      	b.n	80088de <HAL_ADC_ConfigChannel+0x326>
 80088a0:	687b      	ldr	r3, [r7, #4]
 80088a2:	681b      	ldr	r3, [r3, #0]
 80088a4:	2102      	movs	r1, #2
 80088a6:	4618      	mov	r0, r3
 80088a8:	f7fe ff0c 	bl	80076c4 <LL_ADC_GetOffsetChannel>
 80088ac:	4603      	mov	r3, r0
 80088ae:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80088b2:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80088b6:	fa93 f3a3 	rbit	r3, r3
 80088ba:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  return result;
 80088be:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80088c2:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  if (value == 0U)
 80088c6:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80088ca:	2b00      	cmp	r3, #0
 80088cc:	d101      	bne.n	80088d2 <HAL_ADC_ConfigChannel+0x31a>
    return 32U;
 80088ce:	2320      	movs	r3, #32
 80088d0:	e004      	b.n	80088dc <HAL_ADC_ConfigChannel+0x324>
  return __builtin_clz(value);
 80088d2:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80088d6:	fab3 f383 	clz	r3, r3
 80088da:	b2db      	uxtb	r3, r3
 80088dc:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80088de:	683b      	ldr	r3, [r7, #0]
 80088e0:	681b      	ldr	r3, [r3, #0]
 80088e2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80088e6:	2b00      	cmp	r3, #0
 80088e8:	d105      	bne.n	80088f6 <HAL_ADC_ConfigChannel+0x33e>
 80088ea:	683b      	ldr	r3, [r7, #0]
 80088ec:	681b      	ldr	r3, [r3, #0]
 80088ee:	0e9b      	lsrs	r3, r3, #26
 80088f0:	f003 031f 	and.w	r3, r3, #31
 80088f4:	e016      	b.n	8008924 <HAL_ADC_ConfigChannel+0x36c>
 80088f6:	683b      	ldr	r3, [r7, #0]
 80088f8:	681b      	ldr	r3, [r3, #0]
 80088fa:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80088fe:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8008902:	fa93 f3a3 	rbit	r3, r3
 8008906:	67fb      	str	r3, [r7, #124]	@ 0x7c
  return result;
 8008908:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800890a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  if (value == 0U)
 800890e:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8008912:	2b00      	cmp	r3, #0
 8008914:	d101      	bne.n	800891a <HAL_ADC_ConfigChannel+0x362>
    return 32U;
 8008916:	2320      	movs	r3, #32
 8008918:	e004      	b.n	8008924 <HAL_ADC_ConfigChannel+0x36c>
  return __builtin_clz(value);
 800891a:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800891e:	fab3 f383 	clz	r3, r3
 8008922:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8008924:	429a      	cmp	r2, r3
 8008926:	d106      	bne.n	8008936 <HAL_ADC_ConfigChannel+0x37e>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8008928:	687b      	ldr	r3, [r7, #4]
 800892a:	681b      	ldr	r3, [r3, #0]
 800892c:	2200      	movs	r2, #0
 800892e:	2102      	movs	r1, #2
 8008930:	4618      	mov	r0, r3
 8008932:	f7fe fedd 	bl	80076f0 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8008936:	687b      	ldr	r3, [r7, #4]
 8008938:	681b      	ldr	r3, [r3, #0]
 800893a:	2103      	movs	r1, #3
 800893c:	4618      	mov	r0, r3
 800893e:	f7fe fec1 	bl	80076c4 <LL_ADC_GetOffsetChannel>
 8008942:	4603      	mov	r3, r0
 8008944:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008948:	2b00      	cmp	r3, #0
 800894a:	d10a      	bne.n	8008962 <HAL_ADC_ConfigChannel+0x3aa>
 800894c:	687b      	ldr	r3, [r7, #4]
 800894e:	681b      	ldr	r3, [r3, #0]
 8008950:	2103      	movs	r1, #3
 8008952:	4618      	mov	r0, r3
 8008954:	f7fe feb6 	bl	80076c4 <LL_ADC_GetOffsetChannel>
 8008958:	4603      	mov	r3, r0
 800895a:	0e9b      	lsrs	r3, r3, #26
 800895c:	f003 021f 	and.w	r2, r3, #31
 8008960:	e017      	b.n	8008992 <HAL_ADC_ConfigChannel+0x3da>
 8008962:	687b      	ldr	r3, [r7, #4]
 8008964:	681b      	ldr	r3, [r3, #0]
 8008966:	2103      	movs	r1, #3
 8008968:	4618      	mov	r0, r3
 800896a:	f7fe feab 	bl	80076c4 <LL_ADC_GetOffsetChannel>
 800896e:	4603      	mov	r3, r0
 8008970:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008972:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8008974:	fa93 f3a3 	rbit	r3, r3
 8008978:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 800897a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800897c:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (value == 0U)
 800897e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8008980:	2b00      	cmp	r3, #0
 8008982:	d101      	bne.n	8008988 <HAL_ADC_ConfigChannel+0x3d0>
    return 32U;
 8008984:	2320      	movs	r3, #32
 8008986:	e003      	b.n	8008990 <HAL_ADC_ConfigChannel+0x3d8>
  return __builtin_clz(value);
 8008988:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800898a:	fab3 f383 	clz	r3, r3
 800898e:	b2db      	uxtb	r3, r3
 8008990:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8008992:	683b      	ldr	r3, [r7, #0]
 8008994:	681b      	ldr	r3, [r3, #0]
 8008996:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800899a:	2b00      	cmp	r3, #0
 800899c:	d105      	bne.n	80089aa <HAL_ADC_ConfigChannel+0x3f2>
 800899e:	683b      	ldr	r3, [r7, #0]
 80089a0:	681b      	ldr	r3, [r3, #0]
 80089a2:	0e9b      	lsrs	r3, r3, #26
 80089a4:	f003 031f 	and.w	r3, r3, #31
 80089a8:	e011      	b.n	80089ce <HAL_ADC_ConfigChannel+0x416>
 80089aa:	683b      	ldr	r3, [r7, #0]
 80089ac:	681b      	ldr	r3, [r3, #0]
 80089ae:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80089b0:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80089b2:	fa93 f3a3 	rbit	r3, r3
 80089b6:	667b      	str	r3, [r7, #100]	@ 0x64
  return result;
 80089b8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80089ba:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (value == 0U)
 80089bc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80089be:	2b00      	cmp	r3, #0
 80089c0:	d101      	bne.n	80089c6 <HAL_ADC_ConfigChannel+0x40e>
    return 32U;
 80089c2:	2320      	movs	r3, #32
 80089c4:	e003      	b.n	80089ce <HAL_ADC_ConfigChannel+0x416>
  return __builtin_clz(value);
 80089c6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80089c8:	fab3 f383 	clz	r3, r3
 80089cc:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80089ce:	429a      	cmp	r2, r3
 80089d0:	d106      	bne.n	80089e0 <HAL_ADC_ConfigChannel+0x428>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 80089d2:	687b      	ldr	r3, [r7, #4]
 80089d4:	681b      	ldr	r3, [r3, #0]
 80089d6:	2200      	movs	r2, #0
 80089d8:	2103      	movs	r1, #3
 80089da:	4618      	mov	r0, r3
 80089dc:	f7fe fe88 	bl	80076f0 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80089e0:	687b      	ldr	r3, [r7, #4]
 80089e2:	681b      	ldr	r3, [r3, #0]
 80089e4:	4618      	mov	r0, r3
 80089e6:	f7ff f807 	bl	80079f8 <LL_ADC_IsEnabled>
 80089ea:	4603      	mov	r3, r0
 80089ec:	2b00      	cmp	r3, #0
 80089ee:	f040 813d 	bne.w	8008c6c <HAL_ADC_ConfigChannel+0x6b4>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 80089f2:	687b      	ldr	r3, [r7, #4]
 80089f4:	6818      	ldr	r0, [r3, #0]
 80089f6:	683b      	ldr	r3, [r7, #0]
 80089f8:	6819      	ldr	r1, [r3, #0]
 80089fa:	683b      	ldr	r3, [r7, #0]
 80089fc:	68db      	ldr	r3, [r3, #12]
 80089fe:	461a      	mov	r2, r3
 8008a00:	f7fe ff58 	bl	80078b4 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8008a04:	683b      	ldr	r3, [r7, #0]
 8008a06:	68db      	ldr	r3, [r3, #12]
 8008a08:	4aa2      	ldr	r2, [pc, #648]	@ (8008c94 <HAL_ADC_ConfigChannel+0x6dc>)
 8008a0a:	4293      	cmp	r3, r2
 8008a0c:	f040 812e 	bne.w	8008c6c <HAL_ADC_ConfigChannel+0x6b4>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8008a10:	687b      	ldr	r3, [r7, #4]
 8008a12:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8008a14:	683b      	ldr	r3, [r7, #0]
 8008a16:	681b      	ldr	r3, [r3, #0]
 8008a18:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008a1c:	2b00      	cmp	r3, #0
 8008a1e:	d10b      	bne.n	8008a38 <HAL_ADC_ConfigChannel+0x480>
 8008a20:	683b      	ldr	r3, [r7, #0]
 8008a22:	681b      	ldr	r3, [r3, #0]
 8008a24:	0e9b      	lsrs	r3, r3, #26
 8008a26:	3301      	adds	r3, #1
 8008a28:	f003 031f 	and.w	r3, r3, #31
 8008a2c:	2b09      	cmp	r3, #9
 8008a2e:	bf94      	ite	ls
 8008a30:	2301      	movls	r3, #1
 8008a32:	2300      	movhi	r3, #0
 8008a34:	b2db      	uxtb	r3, r3
 8008a36:	e019      	b.n	8008a6c <HAL_ADC_ConfigChannel+0x4b4>
 8008a38:	683b      	ldr	r3, [r7, #0]
 8008a3a:	681b      	ldr	r3, [r3, #0]
 8008a3c:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008a3e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8008a40:	fa93 f3a3 	rbit	r3, r3
 8008a44:	65bb      	str	r3, [r7, #88]	@ 0x58
  return result;
 8008a46:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8008a48:	663b      	str	r3, [r7, #96]	@ 0x60
  if (value == 0U)
 8008a4a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8008a4c:	2b00      	cmp	r3, #0
 8008a4e:	d101      	bne.n	8008a54 <HAL_ADC_ConfigChannel+0x49c>
    return 32U;
 8008a50:	2320      	movs	r3, #32
 8008a52:	e003      	b.n	8008a5c <HAL_ADC_ConfigChannel+0x4a4>
  return __builtin_clz(value);
 8008a54:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8008a56:	fab3 f383 	clz	r3, r3
 8008a5a:	b2db      	uxtb	r3, r3
 8008a5c:	3301      	adds	r3, #1
 8008a5e:	f003 031f 	and.w	r3, r3, #31
 8008a62:	2b09      	cmp	r3, #9
 8008a64:	bf94      	ite	ls
 8008a66:	2301      	movls	r3, #1
 8008a68:	2300      	movhi	r3, #0
 8008a6a:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8008a6c:	2b00      	cmp	r3, #0
 8008a6e:	d079      	beq.n	8008b64 <HAL_ADC_ConfigChannel+0x5ac>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8008a70:	683b      	ldr	r3, [r7, #0]
 8008a72:	681b      	ldr	r3, [r3, #0]
 8008a74:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008a78:	2b00      	cmp	r3, #0
 8008a7a:	d107      	bne.n	8008a8c <HAL_ADC_ConfigChannel+0x4d4>
 8008a7c:	683b      	ldr	r3, [r7, #0]
 8008a7e:	681b      	ldr	r3, [r3, #0]
 8008a80:	0e9b      	lsrs	r3, r3, #26
 8008a82:	3301      	adds	r3, #1
 8008a84:	069b      	lsls	r3, r3, #26
 8008a86:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8008a8a:	e015      	b.n	8008ab8 <HAL_ADC_ConfigChannel+0x500>
 8008a8c:	683b      	ldr	r3, [r7, #0]
 8008a8e:	681b      	ldr	r3, [r3, #0]
 8008a90:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008a92:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008a94:	fa93 f3a3 	rbit	r3, r3
 8008a98:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 8008a9a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008a9c:	657b      	str	r3, [r7, #84]	@ 0x54
  if (value == 0U)
 8008a9e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008aa0:	2b00      	cmp	r3, #0
 8008aa2:	d101      	bne.n	8008aa8 <HAL_ADC_ConfigChannel+0x4f0>
    return 32U;
 8008aa4:	2320      	movs	r3, #32
 8008aa6:	e003      	b.n	8008ab0 <HAL_ADC_ConfigChannel+0x4f8>
  return __builtin_clz(value);
 8008aa8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008aaa:	fab3 f383 	clz	r3, r3
 8008aae:	b2db      	uxtb	r3, r3
 8008ab0:	3301      	adds	r3, #1
 8008ab2:	069b      	lsls	r3, r3, #26
 8008ab4:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8008ab8:	683b      	ldr	r3, [r7, #0]
 8008aba:	681b      	ldr	r3, [r3, #0]
 8008abc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008ac0:	2b00      	cmp	r3, #0
 8008ac2:	d109      	bne.n	8008ad8 <HAL_ADC_ConfigChannel+0x520>
 8008ac4:	683b      	ldr	r3, [r7, #0]
 8008ac6:	681b      	ldr	r3, [r3, #0]
 8008ac8:	0e9b      	lsrs	r3, r3, #26
 8008aca:	3301      	adds	r3, #1
 8008acc:	f003 031f 	and.w	r3, r3, #31
 8008ad0:	2101      	movs	r1, #1
 8008ad2:	fa01 f303 	lsl.w	r3, r1, r3
 8008ad6:	e017      	b.n	8008b08 <HAL_ADC_ConfigChannel+0x550>
 8008ad8:	683b      	ldr	r3, [r7, #0]
 8008ada:	681b      	ldr	r3, [r3, #0]
 8008adc:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008ade:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008ae0:	fa93 f3a3 	rbit	r3, r3
 8008ae4:	643b      	str	r3, [r7, #64]	@ 0x40
  return result;
 8008ae6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008ae8:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (value == 0U)
 8008aea:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008aec:	2b00      	cmp	r3, #0
 8008aee:	d101      	bne.n	8008af4 <HAL_ADC_ConfigChannel+0x53c>
    return 32U;
 8008af0:	2320      	movs	r3, #32
 8008af2:	e003      	b.n	8008afc <HAL_ADC_ConfigChannel+0x544>
  return __builtin_clz(value);
 8008af4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008af6:	fab3 f383 	clz	r3, r3
 8008afa:	b2db      	uxtb	r3, r3
 8008afc:	3301      	adds	r3, #1
 8008afe:	f003 031f 	and.w	r3, r3, #31
 8008b02:	2101      	movs	r1, #1
 8008b04:	fa01 f303 	lsl.w	r3, r1, r3
 8008b08:	ea42 0103 	orr.w	r1, r2, r3
 8008b0c:	683b      	ldr	r3, [r7, #0]
 8008b0e:	681b      	ldr	r3, [r3, #0]
 8008b10:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008b14:	2b00      	cmp	r3, #0
 8008b16:	d10a      	bne.n	8008b2e <HAL_ADC_ConfigChannel+0x576>
 8008b18:	683b      	ldr	r3, [r7, #0]
 8008b1a:	681b      	ldr	r3, [r3, #0]
 8008b1c:	0e9b      	lsrs	r3, r3, #26
 8008b1e:	3301      	adds	r3, #1
 8008b20:	f003 021f 	and.w	r2, r3, #31
 8008b24:	4613      	mov	r3, r2
 8008b26:	005b      	lsls	r3, r3, #1
 8008b28:	4413      	add	r3, r2
 8008b2a:	051b      	lsls	r3, r3, #20
 8008b2c:	e018      	b.n	8008b60 <HAL_ADC_ConfigChannel+0x5a8>
 8008b2e:	683b      	ldr	r3, [r7, #0]
 8008b30:	681b      	ldr	r3, [r3, #0]
 8008b32:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008b34:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008b36:	fa93 f3a3 	rbit	r3, r3
 8008b3a:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 8008b3c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008b3e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (value == 0U)
 8008b40:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008b42:	2b00      	cmp	r3, #0
 8008b44:	d101      	bne.n	8008b4a <HAL_ADC_ConfigChannel+0x592>
    return 32U;
 8008b46:	2320      	movs	r3, #32
 8008b48:	e003      	b.n	8008b52 <HAL_ADC_ConfigChannel+0x59a>
  return __builtin_clz(value);
 8008b4a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008b4c:	fab3 f383 	clz	r3, r3
 8008b50:	b2db      	uxtb	r3, r3
 8008b52:	3301      	adds	r3, #1
 8008b54:	f003 021f 	and.w	r2, r3, #31
 8008b58:	4613      	mov	r3, r2
 8008b5a:	005b      	lsls	r3, r3, #1
 8008b5c:	4413      	add	r3, r2
 8008b5e:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8008b60:	430b      	orrs	r3, r1
 8008b62:	e07e      	b.n	8008c62 <HAL_ADC_ConfigChannel+0x6aa>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8008b64:	683b      	ldr	r3, [r7, #0]
 8008b66:	681b      	ldr	r3, [r3, #0]
 8008b68:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008b6c:	2b00      	cmp	r3, #0
 8008b6e:	d107      	bne.n	8008b80 <HAL_ADC_ConfigChannel+0x5c8>
 8008b70:	683b      	ldr	r3, [r7, #0]
 8008b72:	681b      	ldr	r3, [r3, #0]
 8008b74:	0e9b      	lsrs	r3, r3, #26
 8008b76:	3301      	adds	r3, #1
 8008b78:	069b      	lsls	r3, r3, #26
 8008b7a:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8008b7e:	e015      	b.n	8008bac <HAL_ADC_ConfigChannel+0x5f4>
 8008b80:	683b      	ldr	r3, [r7, #0]
 8008b82:	681b      	ldr	r3, [r3, #0]
 8008b84:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008b86:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008b88:	fa93 f3a3 	rbit	r3, r3
 8008b8c:	62bb      	str	r3, [r7, #40]	@ 0x28
  return result;
 8008b8e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008b90:	633b      	str	r3, [r7, #48]	@ 0x30
  if (value == 0U)
 8008b92:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008b94:	2b00      	cmp	r3, #0
 8008b96:	d101      	bne.n	8008b9c <HAL_ADC_ConfigChannel+0x5e4>
    return 32U;
 8008b98:	2320      	movs	r3, #32
 8008b9a:	e003      	b.n	8008ba4 <HAL_ADC_ConfigChannel+0x5ec>
  return __builtin_clz(value);
 8008b9c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008b9e:	fab3 f383 	clz	r3, r3
 8008ba2:	b2db      	uxtb	r3, r3
 8008ba4:	3301      	adds	r3, #1
 8008ba6:	069b      	lsls	r3, r3, #26
 8008ba8:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8008bac:	683b      	ldr	r3, [r7, #0]
 8008bae:	681b      	ldr	r3, [r3, #0]
 8008bb0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008bb4:	2b00      	cmp	r3, #0
 8008bb6:	d109      	bne.n	8008bcc <HAL_ADC_ConfigChannel+0x614>
 8008bb8:	683b      	ldr	r3, [r7, #0]
 8008bba:	681b      	ldr	r3, [r3, #0]
 8008bbc:	0e9b      	lsrs	r3, r3, #26
 8008bbe:	3301      	adds	r3, #1
 8008bc0:	f003 031f 	and.w	r3, r3, #31
 8008bc4:	2101      	movs	r1, #1
 8008bc6:	fa01 f303 	lsl.w	r3, r1, r3
 8008bca:	e017      	b.n	8008bfc <HAL_ADC_ConfigChannel+0x644>
 8008bcc:	683b      	ldr	r3, [r7, #0]
 8008bce:	681b      	ldr	r3, [r3, #0]
 8008bd0:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008bd2:	6a3b      	ldr	r3, [r7, #32]
 8008bd4:	fa93 f3a3 	rbit	r3, r3
 8008bd8:	61fb      	str	r3, [r7, #28]
  return result;
 8008bda:	69fb      	ldr	r3, [r7, #28]
 8008bdc:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8008bde:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008be0:	2b00      	cmp	r3, #0
 8008be2:	d101      	bne.n	8008be8 <HAL_ADC_ConfigChannel+0x630>
    return 32U;
 8008be4:	2320      	movs	r3, #32
 8008be6:	e003      	b.n	8008bf0 <HAL_ADC_ConfigChannel+0x638>
  return __builtin_clz(value);
 8008be8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008bea:	fab3 f383 	clz	r3, r3
 8008bee:	b2db      	uxtb	r3, r3
 8008bf0:	3301      	adds	r3, #1
 8008bf2:	f003 031f 	and.w	r3, r3, #31
 8008bf6:	2101      	movs	r1, #1
 8008bf8:	fa01 f303 	lsl.w	r3, r1, r3
 8008bfc:	ea42 0103 	orr.w	r1, r2, r3
 8008c00:	683b      	ldr	r3, [r7, #0]
 8008c02:	681b      	ldr	r3, [r3, #0]
 8008c04:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008c08:	2b00      	cmp	r3, #0
 8008c0a:	d10d      	bne.n	8008c28 <HAL_ADC_ConfigChannel+0x670>
 8008c0c:	683b      	ldr	r3, [r7, #0]
 8008c0e:	681b      	ldr	r3, [r3, #0]
 8008c10:	0e9b      	lsrs	r3, r3, #26
 8008c12:	3301      	adds	r3, #1
 8008c14:	f003 021f 	and.w	r2, r3, #31
 8008c18:	4613      	mov	r3, r2
 8008c1a:	005b      	lsls	r3, r3, #1
 8008c1c:	4413      	add	r3, r2
 8008c1e:	3b1e      	subs	r3, #30
 8008c20:	051b      	lsls	r3, r3, #20
 8008c22:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8008c26:	e01b      	b.n	8008c60 <HAL_ADC_ConfigChannel+0x6a8>
 8008c28:	683b      	ldr	r3, [r7, #0]
 8008c2a:	681b      	ldr	r3, [r3, #0]
 8008c2c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008c2e:	697b      	ldr	r3, [r7, #20]
 8008c30:	fa93 f3a3 	rbit	r3, r3
 8008c34:	613b      	str	r3, [r7, #16]
  return result;
 8008c36:	693b      	ldr	r3, [r7, #16]
 8008c38:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8008c3a:	69bb      	ldr	r3, [r7, #24]
 8008c3c:	2b00      	cmp	r3, #0
 8008c3e:	d101      	bne.n	8008c44 <HAL_ADC_ConfigChannel+0x68c>
    return 32U;
 8008c40:	2320      	movs	r3, #32
 8008c42:	e003      	b.n	8008c4c <HAL_ADC_ConfigChannel+0x694>
  return __builtin_clz(value);
 8008c44:	69bb      	ldr	r3, [r7, #24]
 8008c46:	fab3 f383 	clz	r3, r3
 8008c4a:	b2db      	uxtb	r3, r3
 8008c4c:	3301      	adds	r3, #1
 8008c4e:	f003 021f 	and.w	r2, r3, #31
 8008c52:	4613      	mov	r3, r2
 8008c54:	005b      	lsls	r3, r3, #1
 8008c56:	4413      	add	r3, r2
 8008c58:	3b1e      	subs	r3, #30
 8008c5a:	051b      	lsls	r3, r3, #20
 8008c5c:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8008c60:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 8008c62:	683a      	ldr	r2, [r7, #0]
 8008c64:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8008c66:	4619      	mov	r1, r3
 8008c68:	f7fe fdf8 	bl	800785c <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8008c6c:	683b      	ldr	r3, [r7, #0]
 8008c6e:	681a      	ldr	r2, [r3, #0]
 8008c70:	4b09      	ldr	r3, [pc, #36]	@ (8008c98 <HAL_ADC_ConfigChannel+0x6e0>)
 8008c72:	4013      	ands	r3, r2
 8008c74:	2b00      	cmp	r3, #0
 8008c76:	f000 80be 	beq.w	8008df6 <HAL_ADC_ConfigChannel+0x83e>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8008c7a:	687b      	ldr	r3, [r7, #4]
 8008c7c:	681b      	ldr	r3, [r3, #0]
 8008c7e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8008c82:	d004      	beq.n	8008c8e <HAL_ADC_ConfigChannel+0x6d6>
 8008c84:	687b      	ldr	r3, [r7, #4]
 8008c86:	681b      	ldr	r3, [r3, #0]
 8008c88:	4a04      	ldr	r2, [pc, #16]	@ (8008c9c <HAL_ADC_ConfigChannel+0x6e4>)
 8008c8a:	4293      	cmp	r3, r2
 8008c8c:	d10a      	bne.n	8008ca4 <HAL_ADC_ConfigChannel+0x6ec>
 8008c8e:	4b04      	ldr	r3, [pc, #16]	@ (8008ca0 <HAL_ADC_ConfigChannel+0x6e8>)
 8008c90:	e009      	b.n	8008ca6 <HAL_ADC_ConfigChannel+0x6ee>
 8008c92:	bf00      	nop
 8008c94:	407f0000 	.word	0x407f0000
 8008c98:	80080000 	.word	0x80080000
 8008c9c:	50000100 	.word	0x50000100
 8008ca0:	50000300 	.word	0x50000300
 8008ca4:	4b59      	ldr	r3, [pc, #356]	@ (8008e0c <HAL_ADC_ConfigChannel+0x854>)
 8008ca6:	4618      	mov	r0, r3
 8008ca8:	f7fe fcda 	bl	8007660 <LL_ADC_GetCommonPathInternalCh>
 8008cac:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 8008cb0:	683b      	ldr	r3, [r7, #0]
 8008cb2:	681b      	ldr	r3, [r3, #0]
 8008cb4:	4a56      	ldr	r2, [pc, #344]	@ (8008e10 <HAL_ADC_ConfigChannel+0x858>)
 8008cb6:	4293      	cmp	r3, r2
 8008cb8:	d004      	beq.n	8008cc4 <HAL_ADC_ConfigChannel+0x70c>
 8008cba:	683b      	ldr	r3, [r7, #0]
 8008cbc:	681b      	ldr	r3, [r3, #0]
 8008cbe:	4a55      	ldr	r2, [pc, #340]	@ (8008e14 <HAL_ADC_ConfigChannel+0x85c>)
 8008cc0:	4293      	cmp	r3, r2
 8008cc2:	d13a      	bne.n	8008d3a <HAL_ADC_ConfigChannel+0x782>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8008cc4:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8008cc8:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8008ccc:	2b00      	cmp	r3, #0
 8008cce:	d134      	bne.n	8008d3a <HAL_ADC_ConfigChannel+0x782>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8008cd0:	687b      	ldr	r3, [r7, #4]
 8008cd2:	681b      	ldr	r3, [r3, #0]
 8008cd4:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8008cd8:	d005      	beq.n	8008ce6 <HAL_ADC_ConfigChannel+0x72e>
 8008cda:	687b      	ldr	r3, [r7, #4]
 8008cdc:	681b      	ldr	r3, [r3, #0]
 8008cde:	4a4e      	ldr	r2, [pc, #312]	@ (8008e18 <HAL_ADC_ConfigChannel+0x860>)
 8008ce0:	4293      	cmp	r3, r2
 8008ce2:	f040 8085 	bne.w	8008df0 <HAL_ADC_ConfigChannel+0x838>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8008ce6:	687b      	ldr	r3, [r7, #4]
 8008ce8:	681b      	ldr	r3, [r3, #0]
 8008cea:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8008cee:	d004      	beq.n	8008cfa <HAL_ADC_ConfigChannel+0x742>
 8008cf0:	687b      	ldr	r3, [r7, #4]
 8008cf2:	681b      	ldr	r3, [r3, #0]
 8008cf4:	4a49      	ldr	r2, [pc, #292]	@ (8008e1c <HAL_ADC_ConfigChannel+0x864>)
 8008cf6:	4293      	cmp	r3, r2
 8008cf8:	d101      	bne.n	8008cfe <HAL_ADC_ConfigChannel+0x746>
 8008cfa:	4a49      	ldr	r2, [pc, #292]	@ (8008e20 <HAL_ADC_ConfigChannel+0x868>)
 8008cfc:	e000      	b.n	8008d00 <HAL_ADC_ConfigChannel+0x748>
 8008cfe:	4a43      	ldr	r2, [pc, #268]	@ (8008e0c <HAL_ADC_ConfigChannel+0x854>)
 8008d00:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8008d04:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8008d08:	4619      	mov	r1, r3
 8008d0a:	4610      	mov	r0, r2
 8008d0c:	f7fe fc95 	bl	800763a <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8008d10:	4b44      	ldr	r3, [pc, #272]	@ (8008e24 <HAL_ADC_ConfigChannel+0x86c>)
 8008d12:	681b      	ldr	r3, [r3, #0]
 8008d14:	099b      	lsrs	r3, r3, #6
 8008d16:	4a44      	ldr	r2, [pc, #272]	@ (8008e28 <HAL_ADC_ConfigChannel+0x870>)
 8008d18:	fba2 2303 	umull	r2, r3, r2, r3
 8008d1c:	099b      	lsrs	r3, r3, #6
 8008d1e:	1c5a      	adds	r2, r3, #1
 8008d20:	4613      	mov	r3, r2
 8008d22:	005b      	lsls	r3, r3, #1
 8008d24:	4413      	add	r3, r2
 8008d26:	009b      	lsls	r3, r3, #2
 8008d28:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8008d2a:	e002      	b.n	8008d32 <HAL_ADC_ConfigChannel+0x77a>
          {
            wait_loop_index--;
 8008d2c:	68fb      	ldr	r3, [r7, #12]
 8008d2e:	3b01      	subs	r3, #1
 8008d30:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8008d32:	68fb      	ldr	r3, [r7, #12]
 8008d34:	2b00      	cmp	r3, #0
 8008d36:	d1f9      	bne.n	8008d2c <HAL_ADC_ConfigChannel+0x774>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8008d38:	e05a      	b.n	8008df0 <HAL_ADC_ConfigChannel+0x838>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8008d3a:	683b      	ldr	r3, [r7, #0]
 8008d3c:	681b      	ldr	r3, [r3, #0]
 8008d3e:	4a3b      	ldr	r2, [pc, #236]	@ (8008e2c <HAL_ADC_ConfigChannel+0x874>)
 8008d40:	4293      	cmp	r3, r2
 8008d42:	d125      	bne.n	8008d90 <HAL_ADC_ConfigChannel+0x7d8>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8008d44:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8008d48:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8008d4c:	2b00      	cmp	r3, #0
 8008d4e:	d11f      	bne.n	8008d90 <HAL_ADC_ConfigChannel+0x7d8>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8008d50:	687b      	ldr	r3, [r7, #4]
 8008d52:	681b      	ldr	r3, [r3, #0]
 8008d54:	4a31      	ldr	r2, [pc, #196]	@ (8008e1c <HAL_ADC_ConfigChannel+0x864>)
 8008d56:	4293      	cmp	r3, r2
 8008d58:	d104      	bne.n	8008d64 <HAL_ADC_ConfigChannel+0x7ac>
 8008d5a:	687b      	ldr	r3, [r7, #4]
 8008d5c:	681b      	ldr	r3, [r3, #0]
 8008d5e:	4a34      	ldr	r2, [pc, #208]	@ (8008e30 <HAL_ADC_ConfigChannel+0x878>)
 8008d60:	4293      	cmp	r3, r2
 8008d62:	d047      	beq.n	8008df4 <HAL_ADC_ConfigChannel+0x83c>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8008d64:	687b      	ldr	r3, [r7, #4]
 8008d66:	681b      	ldr	r3, [r3, #0]
 8008d68:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8008d6c:	d004      	beq.n	8008d78 <HAL_ADC_ConfigChannel+0x7c0>
 8008d6e:	687b      	ldr	r3, [r7, #4]
 8008d70:	681b      	ldr	r3, [r3, #0]
 8008d72:	4a2a      	ldr	r2, [pc, #168]	@ (8008e1c <HAL_ADC_ConfigChannel+0x864>)
 8008d74:	4293      	cmp	r3, r2
 8008d76:	d101      	bne.n	8008d7c <HAL_ADC_ConfigChannel+0x7c4>
 8008d78:	4a29      	ldr	r2, [pc, #164]	@ (8008e20 <HAL_ADC_ConfigChannel+0x868>)
 8008d7a:	e000      	b.n	8008d7e <HAL_ADC_ConfigChannel+0x7c6>
 8008d7c:	4a23      	ldr	r2, [pc, #140]	@ (8008e0c <HAL_ADC_ConfigChannel+0x854>)
 8008d7e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8008d82:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8008d86:	4619      	mov	r1, r3
 8008d88:	4610      	mov	r0, r2
 8008d8a:	f7fe fc56 	bl	800763a <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8008d8e:	e031      	b.n	8008df4 <HAL_ADC_ConfigChannel+0x83c>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 8008d90:	683b      	ldr	r3, [r7, #0]
 8008d92:	681b      	ldr	r3, [r3, #0]
 8008d94:	4a27      	ldr	r2, [pc, #156]	@ (8008e34 <HAL_ADC_ConfigChannel+0x87c>)
 8008d96:	4293      	cmp	r3, r2
 8008d98:	d12d      	bne.n	8008df6 <HAL_ADC_ConfigChannel+0x83e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8008d9a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8008d9e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8008da2:	2b00      	cmp	r3, #0
 8008da4:	d127      	bne.n	8008df6 <HAL_ADC_ConfigChannel+0x83e>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8008da6:	687b      	ldr	r3, [r7, #4]
 8008da8:	681b      	ldr	r3, [r3, #0]
 8008daa:	4a1c      	ldr	r2, [pc, #112]	@ (8008e1c <HAL_ADC_ConfigChannel+0x864>)
 8008dac:	4293      	cmp	r3, r2
 8008dae:	d022      	beq.n	8008df6 <HAL_ADC_ConfigChannel+0x83e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8008db0:	687b      	ldr	r3, [r7, #4]
 8008db2:	681b      	ldr	r3, [r3, #0]
 8008db4:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8008db8:	d004      	beq.n	8008dc4 <HAL_ADC_ConfigChannel+0x80c>
 8008dba:	687b      	ldr	r3, [r7, #4]
 8008dbc:	681b      	ldr	r3, [r3, #0]
 8008dbe:	4a17      	ldr	r2, [pc, #92]	@ (8008e1c <HAL_ADC_ConfigChannel+0x864>)
 8008dc0:	4293      	cmp	r3, r2
 8008dc2:	d101      	bne.n	8008dc8 <HAL_ADC_ConfigChannel+0x810>
 8008dc4:	4a16      	ldr	r2, [pc, #88]	@ (8008e20 <HAL_ADC_ConfigChannel+0x868>)
 8008dc6:	e000      	b.n	8008dca <HAL_ADC_ConfigChannel+0x812>
 8008dc8:	4a10      	ldr	r2, [pc, #64]	@ (8008e0c <HAL_ADC_ConfigChannel+0x854>)
 8008dca:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8008dce:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8008dd2:	4619      	mov	r1, r3
 8008dd4:	4610      	mov	r0, r2
 8008dd6:	f7fe fc30 	bl	800763a <LL_ADC_SetCommonPathInternalCh>
 8008dda:	e00c      	b.n	8008df6 <HAL_ADC_ConfigChannel+0x83e>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8008ddc:	687b      	ldr	r3, [r7, #4]
 8008dde:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008de0:	f043 0220 	orr.w	r2, r3, #32
 8008de4:	687b      	ldr	r3, [r7, #4]
 8008de6:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8008de8:	2301      	movs	r3, #1
 8008dea:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
 8008dee:	e002      	b.n	8008df6 <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8008df0:	bf00      	nop
 8008df2:	e000      	b.n	8008df6 <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8008df4:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8008df6:	687b      	ldr	r3, [r7, #4]
 8008df8:	2200      	movs	r2, #0
 8008dfa:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 8008dfe:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 8008e02:	4618      	mov	r0, r3
 8008e04:	37d8      	adds	r7, #216	@ 0xd8
 8008e06:	46bd      	mov	sp, r7
 8008e08:	bd80      	pop	{r7, pc}
 8008e0a:	bf00      	nop
 8008e0c:	50000700 	.word	0x50000700
 8008e10:	c3210000 	.word	0xc3210000
 8008e14:	90c00010 	.word	0x90c00010
 8008e18:	50000600 	.word	0x50000600
 8008e1c:	50000100 	.word	0x50000100
 8008e20:	50000300 	.word	0x50000300
 8008e24:	20000020 	.word	0x20000020
 8008e28:	053e2d63 	.word	0x053e2d63
 8008e2c:	c7520000 	.word	0xc7520000
 8008e30:	50000500 	.word	0x50000500
 8008e34:	cb840000 	.word	0xcb840000

08008e38 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8008e38:	b580      	push	{r7, lr}
 8008e3a:	b084      	sub	sp, #16
 8008e3c:	af00      	add	r7, sp, #0
 8008e3e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8008e40:	2300      	movs	r3, #0
 8008e42:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8008e44:	687b      	ldr	r3, [r7, #4]
 8008e46:	681b      	ldr	r3, [r3, #0]
 8008e48:	4618      	mov	r0, r3
 8008e4a:	f7fe fdd5 	bl	80079f8 <LL_ADC_IsEnabled>
 8008e4e:	4603      	mov	r3, r0
 8008e50:	2b00      	cmp	r3, #0
 8008e52:	d176      	bne.n	8008f42 <ADC_Enable+0x10a>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8008e54:	687b      	ldr	r3, [r7, #4]
 8008e56:	681b      	ldr	r3, [r3, #0]
 8008e58:	689a      	ldr	r2, [r3, #8]
 8008e5a:	4b3c      	ldr	r3, [pc, #240]	@ (8008f4c <ADC_Enable+0x114>)
 8008e5c:	4013      	ands	r3, r2
 8008e5e:	2b00      	cmp	r3, #0
 8008e60:	d00d      	beq.n	8008e7e <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8008e62:	687b      	ldr	r3, [r7, #4]
 8008e64:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008e66:	f043 0210 	orr.w	r2, r3, #16
 8008e6a:	687b      	ldr	r3, [r7, #4]
 8008e6c:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8008e6e:	687b      	ldr	r3, [r7, #4]
 8008e70:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008e72:	f043 0201 	orr.w	r2, r3, #1
 8008e76:	687b      	ldr	r3, [r7, #4]
 8008e78:	661a      	str	r2, [r3, #96]	@ 0x60

      return HAL_ERROR;
 8008e7a:	2301      	movs	r3, #1
 8008e7c:	e062      	b.n	8008f44 <ADC_Enable+0x10c>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8008e7e:	687b      	ldr	r3, [r7, #4]
 8008e80:	681b      	ldr	r3, [r3, #0]
 8008e82:	4618      	mov	r0, r3
 8008e84:	f7fe fda4 	bl	80079d0 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8008e88:	687b      	ldr	r3, [r7, #4]
 8008e8a:	681b      	ldr	r3, [r3, #0]
 8008e8c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8008e90:	d004      	beq.n	8008e9c <ADC_Enable+0x64>
 8008e92:	687b      	ldr	r3, [r7, #4]
 8008e94:	681b      	ldr	r3, [r3, #0]
 8008e96:	4a2e      	ldr	r2, [pc, #184]	@ (8008f50 <ADC_Enable+0x118>)
 8008e98:	4293      	cmp	r3, r2
 8008e9a:	d101      	bne.n	8008ea0 <ADC_Enable+0x68>
 8008e9c:	4b2d      	ldr	r3, [pc, #180]	@ (8008f54 <ADC_Enable+0x11c>)
 8008e9e:	e000      	b.n	8008ea2 <ADC_Enable+0x6a>
 8008ea0:	4b2d      	ldr	r3, [pc, #180]	@ (8008f58 <ADC_Enable+0x120>)
 8008ea2:	4618      	mov	r0, r3
 8008ea4:	f7fe fbdc 	bl	8007660 <LL_ADC_GetCommonPathInternalCh>
 8008ea8:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 8008eaa:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8008eae:	2b00      	cmp	r3, #0
 8008eb0:	d013      	beq.n	8008eda <ADC_Enable+0xa2>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8008eb2:	4b2a      	ldr	r3, [pc, #168]	@ (8008f5c <ADC_Enable+0x124>)
 8008eb4:	681b      	ldr	r3, [r3, #0]
 8008eb6:	099b      	lsrs	r3, r3, #6
 8008eb8:	4a29      	ldr	r2, [pc, #164]	@ (8008f60 <ADC_Enable+0x128>)
 8008eba:	fba2 2303 	umull	r2, r3, r2, r3
 8008ebe:	099b      	lsrs	r3, r3, #6
 8008ec0:	1c5a      	adds	r2, r3, #1
 8008ec2:	4613      	mov	r3, r2
 8008ec4:	005b      	lsls	r3, r3, #1
 8008ec6:	4413      	add	r3, r2
 8008ec8:	009b      	lsls	r3, r3, #2
 8008eca:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8008ecc:	e002      	b.n	8008ed4 <ADC_Enable+0x9c>
      {
        wait_loop_index--;
 8008ece:	68bb      	ldr	r3, [r7, #8]
 8008ed0:	3b01      	subs	r3, #1
 8008ed2:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8008ed4:	68bb      	ldr	r3, [r7, #8]
 8008ed6:	2b00      	cmp	r3, #0
 8008ed8:	d1f9      	bne.n	8008ece <ADC_Enable+0x96>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8008eda:	f7fe fb8f 	bl	80075fc <HAL_GetTick>
 8008ede:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8008ee0:	e028      	b.n	8008f34 <ADC_Enable+0xfc>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8008ee2:	687b      	ldr	r3, [r7, #4]
 8008ee4:	681b      	ldr	r3, [r3, #0]
 8008ee6:	4618      	mov	r0, r3
 8008ee8:	f7fe fd86 	bl	80079f8 <LL_ADC_IsEnabled>
 8008eec:	4603      	mov	r3, r0
 8008eee:	2b00      	cmp	r3, #0
 8008ef0:	d104      	bne.n	8008efc <ADC_Enable+0xc4>
      {
        LL_ADC_Enable(hadc->Instance);
 8008ef2:	687b      	ldr	r3, [r7, #4]
 8008ef4:	681b      	ldr	r3, [r3, #0]
 8008ef6:	4618      	mov	r0, r3
 8008ef8:	f7fe fd6a 	bl	80079d0 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8008efc:	f7fe fb7e 	bl	80075fc <HAL_GetTick>
 8008f00:	4602      	mov	r2, r0
 8008f02:	68fb      	ldr	r3, [r7, #12]
 8008f04:	1ad3      	subs	r3, r2, r3
 8008f06:	2b02      	cmp	r3, #2
 8008f08:	d914      	bls.n	8008f34 <ADC_Enable+0xfc>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8008f0a:	687b      	ldr	r3, [r7, #4]
 8008f0c:	681b      	ldr	r3, [r3, #0]
 8008f0e:	681b      	ldr	r3, [r3, #0]
 8008f10:	f003 0301 	and.w	r3, r3, #1
 8008f14:	2b01      	cmp	r3, #1
 8008f16:	d00d      	beq.n	8008f34 <ADC_Enable+0xfc>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8008f18:	687b      	ldr	r3, [r7, #4]
 8008f1a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008f1c:	f043 0210 	orr.w	r2, r3, #16
 8008f20:	687b      	ldr	r3, [r7, #4]
 8008f22:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8008f24:	687b      	ldr	r3, [r7, #4]
 8008f26:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008f28:	f043 0201 	orr.w	r2, r3, #1
 8008f2c:	687b      	ldr	r3, [r7, #4]
 8008f2e:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 8008f30:	2301      	movs	r3, #1
 8008f32:	e007      	b.n	8008f44 <ADC_Enable+0x10c>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8008f34:	687b      	ldr	r3, [r7, #4]
 8008f36:	681b      	ldr	r3, [r3, #0]
 8008f38:	681b      	ldr	r3, [r3, #0]
 8008f3a:	f003 0301 	and.w	r3, r3, #1
 8008f3e:	2b01      	cmp	r3, #1
 8008f40:	d1cf      	bne.n	8008ee2 <ADC_Enable+0xaa>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8008f42:	2300      	movs	r3, #0
}
 8008f44:	4618      	mov	r0, r3
 8008f46:	3710      	adds	r7, #16
 8008f48:	46bd      	mov	sp, r7
 8008f4a:	bd80      	pop	{r7, pc}
 8008f4c:	8000003f 	.word	0x8000003f
 8008f50:	50000100 	.word	0x50000100
 8008f54:	50000300 	.word	0x50000300
 8008f58:	50000700 	.word	0x50000700
 8008f5c:	20000020 	.word	0x20000020
 8008f60:	053e2d63 	.word	0x053e2d63

08008f64 <LL_ADC_SetCommonPathInternalCh>:
{
 8008f64:	b480      	push	{r7}
 8008f66:	b083      	sub	sp, #12
 8008f68:	af00      	add	r7, sp, #0
 8008f6a:	6078      	str	r0, [r7, #4]
 8008f6c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 8008f6e:	687b      	ldr	r3, [r7, #4]
 8008f70:	689b      	ldr	r3, [r3, #8]
 8008f72:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8008f76:	683b      	ldr	r3, [r7, #0]
 8008f78:	431a      	orrs	r2, r3
 8008f7a:	687b      	ldr	r3, [r7, #4]
 8008f7c:	609a      	str	r2, [r3, #8]
}
 8008f7e:	bf00      	nop
 8008f80:	370c      	adds	r7, #12
 8008f82:	46bd      	mov	sp, r7
 8008f84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f88:	4770      	bx	lr

08008f8a <LL_ADC_GetCommonPathInternalCh>:
{
 8008f8a:	b480      	push	{r7}
 8008f8c:	b083      	sub	sp, #12
 8008f8e:	af00      	add	r7, sp, #0
 8008f90:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 8008f92:	687b      	ldr	r3, [r7, #4]
 8008f94:	689b      	ldr	r3, [r3, #8]
 8008f96:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8008f9a:	4618      	mov	r0, r3
 8008f9c:	370c      	adds	r7, #12
 8008f9e:	46bd      	mov	sp, r7
 8008fa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fa4:	4770      	bx	lr
	...

08008fa8 <LL_ADC_SetOffset>:
{
 8008fa8:	b480      	push	{r7}
 8008faa:	b087      	sub	sp, #28
 8008fac:	af00      	add	r7, sp, #0
 8008fae:	60f8      	str	r0, [r7, #12]
 8008fb0:	60b9      	str	r1, [r7, #8]
 8008fb2:	607a      	str	r2, [r7, #4]
 8008fb4:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8008fb6:	68fb      	ldr	r3, [r7, #12]
 8008fb8:	3360      	adds	r3, #96	@ 0x60
 8008fba:	461a      	mov	r2, r3
 8008fbc:	68bb      	ldr	r3, [r7, #8]
 8008fbe:	009b      	lsls	r3, r3, #2
 8008fc0:	4413      	add	r3, r2
 8008fc2:	617b      	str	r3, [r7, #20]
  MODIFY_REG(*preg,
 8008fc4:	697b      	ldr	r3, [r7, #20]
 8008fc6:	681a      	ldr	r2, [r3, #0]
 8008fc8:	4b08      	ldr	r3, [pc, #32]	@ (8008fec <LL_ADC_SetOffset+0x44>)
 8008fca:	4013      	ands	r3, r2
 8008fcc:	687a      	ldr	r2, [r7, #4]
 8008fce:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 8008fd2:	683a      	ldr	r2, [r7, #0]
 8008fd4:	430a      	orrs	r2, r1
 8008fd6:	4313      	orrs	r3, r2
 8008fd8:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8008fdc:	697b      	ldr	r3, [r7, #20]
 8008fde:	601a      	str	r2, [r3, #0]
}
 8008fe0:	bf00      	nop
 8008fe2:	371c      	adds	r7, #28
 8008fe4:	46bd      	mov	sp, r7
 8008fe6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fea:	4770      	bx	lr
 8008fec:	03fff000 	.word	0x03fff000

08008ff0 <LL_ADC_GetOffsetChannel>:
{
 8008ff0:	b480      	push	{r7}
 8008ff2:	b085      	sub	sp, #20
 8008ff4:	af00      	add	r7, sp, #0
 8008ff6:	6078      	str	r0, [r7, #4]
 8008ff8:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8008ffa:	687b      	ldr	r3, [r7, #4]
 8008ffc:	3360      	adds	r3, #96	@ 0x60
 8008ffe:	461a      	mov	r2, r3
 8009000:	683b      	ldr	r3, [r7, #0]
 8009002:	009b      	lsls	r3, r3, #2
 8009004:	4413      	add	r3, r2
 8009006:	60fb      	str	r3, [r7, #12]
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8009008:	68fb      	ldr	r3, [r7, #12]
 800900a:	681b      	ldr	r3, [r3, #0]
 800900c:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 8009010:	4618      	mov	r0, r3
 8009012:	3714      	adds	r7, #20
 8009014:	46bd      	mov	sp, r7
 8009016:	f85d 7b04 	ldr.w	r7, [sp], #4
 800901a:	4770      	bx	lr

0800901c <LL_ADC_SetOffsetState>:
{
 800901c:	b480      	push	{r7}
 800901e:	b087      	sub	sp, #28
 8009020:	af00      	add	r7, sp, #0
 8009022:	60f8      	str	r0, [r7, #12]
 8009024:	60b9      	str	r1, [r7, #8]
 8009026:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8009028:	68fb      	ldr	r3, [r7, #12]
 800902a:	3360      	adds	r3, #96	@ 0x60
 800902c:	461a      	mov	r2, r3
 800902e:	68bb      	ldr	r3, [r7, #8]
 8009030:	009b      	lsls	r3, r3, #2
 8009032:	4413      	add	r3, r2
 8009034:	617b      	str	r3, [r7, #20]
  MODIFY_REG(*preg,
 8009036:	697b      	ldr	r3, [r7, #20]
 8009038:	681b      	ldr	r3, [r3, #0]
 800903a:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800903e:	687b      	ldr	r3, [r7, #4]
 8009040:	431a      	orrs	r2, r3
 8009042:	697b      	ldr	r3, [r7, #20]
 8009044:	601a      	str	r2, [r3, #0]
}
 8009046:	bf00      	nop
 8009048:	371c      	adds	r7, #28
 800904a:	46bd      	mov	sp, r7
 800904c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009050:	4770      	bx	lr

08009052 <LL_ADC_SetOffsetSign>:
{
 8009052:	b480      	push	{r7}
 8009054:	b087      	sub	sp, #28
 8009056:	af00      	add	r7, sp, #0
 8009058:	60f8      	str	r0, [r7, #12]
 800905a:	60b9      	str	r1, [r7, #8]
 800905c:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800905e:	68fb      	ldr	r3, [r7, #12]
 8009060:	3360      	adds	r3, #96	@ 0x60
 8009062:	461a      	mov	r2, r3
 8009064:	68bb      	ldr	r3, [r7, #8]
 8009066:	009b      	lsls	r3, r3, #2
 8009068:	4413      	add	r3, r2
 800906a:	617b      	str	r3, [r7, #20]
  MODIFY_REG(*preg,
 800906c:	697b      	ldr	r3, [r7, #20]
 800906e:	681b      	ldr	r3, [r3, #0]
 8009070:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8009074:	687b      	ldr	r3, [r7, #4]
 8009076:	431a      	orrs	r2, r3
 8009078:	697b      	ldr	r3, [r7, #20]
 800907a:	601a      	str	r2, [r3, #0]
}
 800907c:	bf00      	nop
 800907e:	371c      	adds	r7, #28
 8009080:	46bd      	mov	sp, r7
 8009082:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009086:	4770      	bx	lr

08009088 <LL_ADC_SetOffsetSaturation>:
{
 8009088:	b480      	push	{r7}
 800908a:	b087      	sub	sp, #28
 800908c:	af00      	add	r7, sp, #0
 800908e:	60f8      	str	r0, [r7, #12]
 8009090:	60b9      	str	r1, [r7, #8]
 8009092:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8009094:	68fb      	ldr	r3, [r7, #12]
 8009096:	3360      	adds	r3, #96	@ 0x60
 8009098:	461a      	mov	r2, r3
 800909a:	68bb      	ldr	r3, [r7, #8]
 800909c:	009b      	lsls	r3, r3, #2
 800909e:	4413      	add	r3, r2
 80090a0:	617b      	str	r3, [r7, #20]
  MODIFY_REG(*preg,
 80090a2:	697b      	ldr	r3, [r7, #20]
 80090a4:	681b      	ldr	r3, [r3, #0]
 80090a6:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 80090aa:	687b      	ldr	r3, [r7, #4]
 80090ac:	431a      	orrs	r2, r3
 80090ae:	697b      	ldr	r3, [r7, #20]
 80090b0:	601a      	str	r2, [r3, #0]
}
 80090b2:	bf00      	nop
 80090b4:	371c      	adds	r7, #28
 80090b6:	46bd      	mov	sp, r7
 80090b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090bc:	4770      	bx	lr

080090be <LL_ADC_SetSamplingTimeCommonConfig>:
{
 80090be:	b480      	push	{r7}
 80090c0:	b083      	sub	sp, #12
 80090c2:	af00      	add	r7, sp, #0
 80090c4:	6078      	str	r0, [r7, #4]
 80090c6:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 80090c8:	687b      	ldr	r3, [r7, #4]
 80090ca:	695b      	ldr	r3, [r3, #20]
 80090cc:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80090d0:	683b      	ldr	r3, [r7, #0]
 80090d2:	431a      	orrs	r2, r3
 80090d4:	687b      	ldr	r3, [r7, #4]
 80090d6:	615a      	str	r2, [r3, #20]
}
 80090d8:	bf00      	nop
 80090da:	370c      	adds	r7, #12
 80090dc:	46bd      	mov	sp, r7
 80090de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090e2:	4770      	bx	lr

080090e4 <LL_ADC_INJ_GetTrigAuto>:
{
 80090e4:	b480      	push	{r7}
 80090e6:	b083      	sub	sp, #12
 80090e8:	af00      	add	r7, sp, #0
 80090ea:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCx->CFGR, ADC_CFGR_JAUTO));
 80090ec:	687b      	ldr	r3, [r7, #4]
 80090ee:	68db      	ldr	r3, [r3, #12]
 80090f0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
}
 80090f4:	4618      	mov	r0, r3
 80090f6:	370c      	adds	r7, #12
 80090f8:	46bd      	mov	sp, r7
 80090fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090fe:	4770      	bx	lr

08009100 <LL_ADC_SetChannelSamplingTime>:
{
 8009100:	b480      	push	{r7}
 8009102:	b087      	sub	sp, #28
 8009104:	af00      	add	r7, sp, #0
 8009106:	60f8      	str	r0, [r7, #12]
 8009108:	60b9      	str	r1, [r7, #8]
 800910a:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 800910c:	68fb      	ldr	r3, [r7, #12]
 800910e:	3314      	adds	r3, #20
 8009110:	461a      	mov	r2, r3
 8009112:	68bb      	ldr	r3, [r7, #8]
 8009114:	0e5b      	lsrs	r3, r3, #25
 8009116:	009b      	lsls	r3, r3, #2
 8009118:	f003 0304 	and.w	r3, r3, #4
 800911c:	4413      	add	r3, r2
 800911e:	617b      	str	r3, [r7, #20]
  MODIFY_REG(*preg,
 8009120:	697b      	ldr	r3, [r7, #20]
 8009122:	681a      	ldr	r2, [r3, #0]
 8009124:	68bb      	ldr	r3, [r7, #8]
 8009126:	0d1b      	lsrs	r3, r3, #20
 8009128:	f003 031f 	and.w	r3, r3, #31
 800912c:	2107      	movs	r1, #7
 800912e:	fa01 f303 	lsl.w	r3, r1, r3
 8009132:	43db      	mvns	r3, r3
 8009134:	401a      	ands	r2, r3
 8009136:	68bb      	ldr	r3, [r7, #8]
 8009138:	0d1b      	lsrs	r3, r3, #20
 800913a:	f003 031f 	and.w	r3, r3, #31
 800913e:	6879      	ldr	r1, [r7, #4]
 8009140:	fa01 f303 	lsl.w	r3, r1, r3
 8009144:	431a      	orrs	r2, r3
 8009146:	697b      	ldr	r3, [r7, #20]
 8009148:	601a      	str	r2, [r3, #0]
}
 800914a:	bf00      	nop
 800914c:	371c      	adds	r7, #28
 800914e:	46bd      	mov	sp, r7
 8009150:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009154:	4770      	bx	lr
	...

08009158 <LL_ADC_SetChannelSingleDiff>:
{
 8009158:	b480      	push	{r7}
 800915a:	b085      	sub	sp, #20
 800915c:	af00      	add	r7, sp, #0
 800915e:	60f8      	str	r0, [r7, #12]
 8009160:	60b9      	str	r1, [r7, #8]
 8009162:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->DIFSEL,
 8009164:	68fb      	ldr	r3, [r7, #12]
 8009166:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 800916a:	68bb      	ldr	r3, [r7, #8]
 800916c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009170:	43db      	mvns	r3, r3
 8009172:	401a      	ands	r2, r3
 8009174:	687b      	ldr	r3, [r7, #4]
 8009176:	f003 0318 	and.w	r3, r3, #24
 800917a:	4908      	ldr	r1, [pc, #32]	@ (800919c <LL_ADC_SetChannelSingleDiff+0x44>)
 800917c:	40d9      	lsrs	r1, r3
 800917e:	68bb      	ldr	r3, [r7, #8]
 8009180:	400b      	ands	r3, r1
 8009182:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009186:	431a      	orrs	r2, r3
 8009188:	68fb      	ldr	r3, [r7, #12]
 800918a:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
}
 800918e:	bf00      	nop
 8009190:	3714      	adds	r7, #20
 8009192:	46bd      	mov	sp, r7
 8009194:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009198:	4770      	bx	lr
 800919a:	bf00      	nop
 800919c:	0007ffff 	.word	0x0007ffff

080091a0 <LL_ADC_GetMultimode>:
{
 80091a0:	b480      	push	{r7}
 80091a2:	b083      	sub	sp, #12
 80091a4:	af00      	add	r7, sp, #0
 80091a6:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 80091a8:	687b      	ldr	r3, [r7, #4]
 80091aa:	689b      	ldr	r3, [r3, #8]
 80091ac:	f003 031f 	and.w	r3, r3, #31
}
 80091b0:	4618      	mov	r0, r3
 80091b2:	370c      	adds	r7, #12
 80091b4:	46bd      	mov	sp, r7
 80091b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091ba:	4770      	bx	lr

080091bc <LL_ADC_IsEnabled>:
{
 80091bc:	b480      	push	{r7}
 80091be:	b083      	sub	sp, #12
 80091c0:	af00      	add	r7, sp, #0
 80091c2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80091c4:	687b      	ldr	r3, [r7, #4]
 80091c6:	689b      	ldr	r3, [r3, #8]
 80091c8:	f003 0301 	and.w	r3, r3, #1
 80091cc:	2b01      	cmp	r3, #1
 80091ce:	d101      	bne.n	80091d4 <LL_ADC_IsEnabled+0x18>
 80091d0:	2301      	movs	r3, #1
 80091d2:	e000      	b.n	80091d6 <LL_ADC_IsEnabled+0x1a>
 80091d4:	2300      	movs	r3, #0
}
 80091d6:	4618      	mov	r0, r3
 80091d8:	370c      	adds	r7, #12
 80091da:	46bd      	mov	sp, r7
 80091dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091e0:	4770      	bx	lr

080091e2 <LL_ADC_REG_IsConversionOngoing>:
{
 80091e2:	b480      	push	{r7}
 80091e4:	b083      	sub	sp, #12
 80091e6:	af00      	add	r7, sp, #0
 80091e8:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80091ea:	687b      	ldr	r3, [r7, #4]
 80091ec:	689b      	ldr	r3, [r3, #8]
 80091ee:	f003 0304 	and.w	r3, r3, #4
 80091f2:	2b04      	cmp	r3, #4
 80091f4:	d101      	bne.n	80091fa <LL_ADC_REG_IsConversionOngoing+0x18>
 80091f6:	2301      	movs	r3, #1
 80091f8:	e000      	b.n	80091fc <LL_ADC_REG_IsConversionOngoing+0x1a>
 80091fa:	2300      	movs	r3, #0
}
 80091fc:	4618      	mov	r0, r3
 80091fe:	370c      	adds	r7, #12
 8009200:	46bd      	mov	sp, r7
 8009202:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009206:	4770      	bx	lr

08009208 <LL_ADC_INJ_StartConversion>:
{
 8009208:	b480      	push	{r7}
 800920a:	b083      	sub	sp, #12
 800920c:	af00      	add	r7, sp, #0
 800920e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(ADCx->CR,
 8009210:	687b      	ldr	r3, [r7, #4]
 8009212:	689b      	ldr	r3, [r3, #8]
 8009214:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8009218:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800921c:	f043 0208 	orr.w	r2, r3, #8
 8009220:	687b      	ldr	r3, [r7, #4]
 8009222:	609a      	str	r2, [r3, #8]
}
 8009224:	bf00      	nop
 8009226:	370c      	adds	r7, #12
 8009228:	46bd      	mov	sp, r7
 800922a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800922e:	4770      	bx	lr

08009230 <LL_ADC_INJ_IsConversionOngoing>:
{
 8009230:	b480      	push	{r7}
 8009232:	b083      	sub	sp, #12
 8009234:	af00      	add	r7, sp, #0
 8009236:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8009238:	687b      	ldr	r3, [r7, #4]
 800923a:	689b      	ldr	r3, [r3, #8]
 800923c:	f003 0308 	and.w	r3, r3, #8
 8009240:	2b08      	cmp	r3, #8
 8009242:	d101      	bne.n	8009248 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8009244:	2301      	movs	r3, #1
 8009246:	e000      	b.n	800924a <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8009248:	2300      	movs	r3, #0
}
 800924a:	4618      	mov	r0, r3
 800924c:	370c      	adds	r7, #12
 800924e:	46bd      	mov	sp, r7
 8009250:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009254:	4770      	bx	lr
	...

08009258 <HAL_ADCEx_InjectedStart_IT>:
  *         For ADC master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADCEx_InjectedStart_IT(ADC_HandleTypeDef *hadc)
{
 8009258:	b580      	push	{r7, lr}
 800925a:	b086      	sub	sp, #24
 800925c:	af00      	add	r7, sp, #0
 800925e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
  uint32_t tmp_config_injected_queue;
#if defined(ADC_MULTIMODE_SUPPORT)
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8009260:	687b      	ldr	r3, [r7, #4]
 8009262:	681b      	ldr	r3, [r3, #0]
 8009264:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8009268:	d004      	beq.n	8009274 <HAL_ADCEx_InjectedStart_IT+0x1c>
 800926a:	687b      	ldr	r3, [r7, #4]
 800926c:	681b      	ldr	r3, [r3, #0]
 800926e:	4a78      	ldr	r2, [pc, #480]	@ (8009450 <HAL_ADCEx_InjectedStart_IT+0x1f8>)
 8009270:	4293      	cmp	r3, r2
 8009272:	d101      	bne.n	8009278 <HAL_ADCEx_InjectedStart_IT+0x20>
 8009274:	4b77      	ldr	r3, [pc, #476]	@ (8009454 <HAL_ADCEx_InjectedStart_IT+0x1fc>)
 8009276:	e000      	b.n	800927a <HAL_ADCEx_InjectedStart_IT+0x22>
 8009278:	4b77      	ldr	r3, [pc, #476]	@ (8009458 <HAL_ADCEx_InjectedStart_IT+0x200>)
 800927a:	4618      	mov	r0, r3
 800927c:	f7ff ff90 	bl	80091a0 <LL_ADC_GetMultimode>
 8009280:	6178      	str	r0, [r7, #20]
#endif /* ADC_MULTIMODE_SUPPORT */

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) != 0UL)
 8009282:	687b      	ldr	r3, [r7, #4]
 8009284:	681b      	ldr	r3, [r3, #0]
 8009286:	4618      	mov	r0, r3
 8009288:	f7ff ffd2 	bl	8009230 <LL_ADC_INJ_IsConversionOngoing>
 800928c:	4603      	mov	r3, r0
 800928e:	2b00      	cmp	r3, #0
 8009290:	d001      	beq.n	8009296 <HAL_ADCEx_InjectedStart_IT+0x3e>
  {
    return HAL_BUSY;
 8009292:	2302      	movs	r3, #2
 8009294:	e0d8      	b.n	8009448 <HAL_ADCEx_InjectedStart_IT+0x1f0>
       If JQDIS is not set at that point, returns an error
       - since software trigger detection is disabled. User needs to
       resort to HAL_ADCEx_DisableInjectedQueue() API to set JQDIS.
       - or (if JQDIS is intentionally reset) since JEXTEN = 0 which means
         the queue is empty */
    tmp_config_injected_queue = READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JQDIS);
 8009296:	687b      	ldr	r3, [r7, #4]
 8009298:	681b      	ldr	r3, [r3, #0]
 800929a:	68db      	ldr	r3, [r3, #12]
 800929c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80092a0:	613b      	str	r3, [r7, #16]

    if ((READ_BIT(hadc->Instance->JSQR, ADC_JSQR_JEXTEN) == 0UL)
 80092a2:	687b      	ldr	r3, [r7, #4]
 80092a4:	681b      	ldr	r3, [r3, #0]
 80092a6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80092a8:	f403 73c0 	and.w	r3, r3, #384	@ 0x180
 80092ac:	2b00      	cmp	r3, #0
 80092ae:	d10a      	bne.n	80092c6 <HAL_ADCEx_InjectedStart_IT+0x6e>
        && (tmp_config_injected_queue == 0UL)
 80092b0:	693b      	ldr	r3, [r7, #16]
 80092b2:	2b00      	cmp	r3, #0
 80092b4:	d107      	bne.n	80092c6 <HAL_ADCEx_InjectedStart_IT+0x6e>
       )
    {
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80092b6:	687b      	ldr	r3, [r7, #4]
 80092b8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80092ba:	f043 0220 	orr.w	r2, r3, #32
 80092be:	687b      	ldr	r3, [r7, #4]
 80092c0:	65da      	str	r2, [r3, #92]	@ 0x5c
      return HAL_ERROR;
 80092c2:	2301      	movs	r3, #1
 80092c4:	e0c0      	b.n	8009448 <HAL_ADCEx_InjectedStart_IT+0x1f0>
    }

    /* Process locked */
    __HAL_LOCK(hadc);
 80092c6:	687b      	ldr	r3, [r7, #4]
 80092c8:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 80092cc:	2b01      	cmp	r3, #1
 80092ce:	d101      	bne.n	80092d4 <HAL_ADCEx_InjectedStart_IT+0x7c>
 80092d0:	2302      	movs	r3, #2
 80092d2:	e0b9      	b.n	8009448 <HAL_ADCEx_InjectedStart_IT+0x1f0>
 80092d4:	687b      	ldr	r3, [r7, #4]
 80092d6:	2201      	movs	r2, #1
 80092d8:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 80092dc:	6878      	ldr	r0, [r7, #4]
 80092de:	f7ff fdab 	bl	8008e38 <ADC_Enable>
 80092e2:	4603      	mov	r3, r0
 80092e4:	73fb      	strb	r3, [r7, #15]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 80092e6:	7bfb      	ldrb	r3, [r7, #15]
 80092e8:	2b00      	cmp	r3, #0
 80092ea:	f040 80a8 	bne.w	800943e <HAL_ADCEx_InjectedStart_IT+0x1e6>
    {
      /* Check if a regular conversion is ongoing */
      if ((hadc->State & HAL_ADC_STATE_REG_BUSY) != 0UL)
 80092ee:	687b      	ldr	r3, [r7, #4]
 80092f0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80092f2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80092f6:	2b00      	cmp	r3, #0
 80092f8:	d006      	beq.n	8009308 <HAL_ADCEx_InjectedStart_IT+0xb0>
      {
        /* Reset ADC error code field related to injected conversions only */
        CLEAR_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 80092fa:	687b      	ldr	r3, [r7, #4]
 80092fc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80092fe:	f023 0208 	bic.w	r2, r3, #8
 8009302:	687b      	ldr	r3, [r7, #4]
 8009304:	661a      	str	r2, [r3, #96]	@ 0x60
 8009306:	e002      	b.n	800930e <HAL_ADCEx_InjectedStart_IT+0xb6>
      }
      else
      {
        /* Set ADC error code to none */
        ADC_CLEAR_ERRORCODE(hadc);
 8009308:	687b      	ldr	r3, [r7, #4]
 800930a:	2200      	movs	r2, #0
 800930c:	661a      	str	r2, [r3, #96]	@ 0x60
      }

      /* Set ADC state                                                        */
      /* - Clear state bitfield related to injected group conversion results  */
      /* - Set state bitfield related to injected operation                   */
      ADC_STATE_CLR_SET(hadc->State,
 800930e:	687b      	ldr	r3, [r7, #4]
 8009310:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009312:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8009316:	f023 0301 	bic.w	r3, r3, #1
 800931a:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 800931e:	687b      	ldr	r3, [r7, #4]
 8009320:	65da      	str	r2, [r3, #92]	@ 0x5c

#if defined(ADC_MULTIMODE_SUPPORT)
      /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
        - if ADC instance is master or if multimode feature is not available
        - if multimode setting is disabled (ADC instance slave in independent mode) */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8009322:	687b      	ldr	r3, [r7, #4]
 8009324:	681b      	ldr	r3, [r3, #0]
 8009326:	4a4a      	ldr	r2, [pc, #296]	@ (8009450 <HAL_ADCEx_InjectedStart_IT+0x1f8>)
 8009328:	4293      	cmp	r3, r2
 800932a:	d009      	beq.n	8009340 <HAL_ADCEx_InjectedStart_IT+0xe8>
 800932c:	687b      	ldr	r3, [r7, #4]
 800932e:	681b      	ldr	r3, [r3, #0]
 8009330:	4a4a      	ldr	r2, [pc, #296]	@ (800945c <HAL_ADCEx_InjectedStart_IT+0x204>)
 8009332:	4293      	cmp	r3, r2
 8009334:	d002      	beq.n	800933c <HAL_ADCEx_InjectedStart_IT+0xe4>
 8009336:	687b      	ldr	r3, [r7, #4]
 8009338:	681b      	ldr	r3, [r3, #0]
 800933a:	e003      	b.n	8009344 <HAL_ADCEx_InjectedStart_IT+0xec>
 800933c:	4b48      	ldr	r3, [pc, #288]	@ (8009460 <HAL_ADCEx_InjectedStart_IT+0x208>)
 800933e:	e001      	b.n	8009344 <HAL_ADCEx_InjectedStart_IT+0xec>
 8009340:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8009344:	687a      	ldr	r2, [r7, #4]
 8009346:	6812      	ldr	r2, [r2, #0]
 8009348:	4293      	cmp	r3, r2
 800934a:	d002      	beq.n	8009352 <HAL_ADCEx_InjectedStart_IT+0xfa>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800934c:	697b      	ldr	r3, [r7, #20]
 800934e:	2b00      	cmp	r3, #0
 8009350:	d105      	bne.n	800935e <HAL_ADCEx_InjectedStart_IT+0x106>
         )
      {
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8009352:	687b      	ldr	r3, [r7, #4]
 8009354:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009356:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 800935a:	687b      	ldr	r3, [r7, #4]
 800935c:	65da      	str	r2, [r3, #92]	@ 0x5c
      }
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Clear ADC group injected group conversion flag */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JEOC | ADC_FLAG_JEOS));
 800935e:	687b      	ldr	r3, [r7, #4]
 8009360:	681b      	ldr	r3, [r3, #0]
 8009362:	2260      	movs	r2, #96	@ 0x60
 8009364:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8009366:	687b      	ldr	r3, [r7, #4]
 8009368:	2200      	movs	r2, #0
 800936a:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

      /* Enable ADC Injected context queue overflow interrupt if this feature   */
      /* is enabled.                                                            */
      if ((hadc->Instance->CFGR & ADC_CFGR_JQM) != 0UL)
 800936e:	687b      	ldr	r3, [r7, #4]
 8009370:	681b      	ldr	r3, [r3, #0]
 8009372:	68db      	ldr	r3, [r3, #12]
 8009374:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8009378:	2b00      	cmp	r3, #0
 800937a:	d007      	beq.n	800938c <HAL_ADCEx_InjectedStart_IT+0x134>
      {
        __HAL_ADC_ENABLE_IT(hadc, ADC_FLAG_JQOVF);
 800937c:	687b      	ldr	r3, [r7, #4]
 800937e:	681b      	ldr	r3, [r3, #0]
 8009380:	685a      	ldr	r2, [r3, #4]
 8009382:	687b      	ldr	r3, [r7, #4]
 8009384:	681b      	ldr	r3, [r3, #0]
 8009386:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800938a:	605a      	str	r2, [r3, #4]
      }

      /* Enable ADC end of conversion interrupt */
      switch (hadc->Init.EOCSelection)
 800938c:	687b      	ldr	r3, [r7, #4]
 800938e:	699b      	ldr	r3, [r3, #24]
 8009390:	2b08      	cmp	r3, #8
 8009392:	d110      	bne.n	80093b6 <HAL_ADCEx_InjectedStart_IT+0x15e>
      {
        case ADC_EOC_SEQ_CONV:
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8009394:	687b      	ldr	r3, [r7, #4]
 8009396:	681b      	ldr	r3, [r3, #0]
 8009398:	685a      	ldr	r2, [r3, #4]
 800939a:	687b      	ldr	r3, [r7, #4]
 800939c:	681b      	ldr	r3, [r3, #0]
 800939e:	f022 0220 	bic.w	r2, r2, #32
 80093a2:	605a      	str	r2, [r3, #4]
          __HAL_ADC_ENABLE_IT(hadc, ADC_IT_JEOS);
 80093a4:	687b      	ldr	r3, [r7, #4]
 80093a6:	681b      	ldr	r3, [r3, #0]
 80093a8:	685a      	ldr	r2, [r3, #4]
 80093aa:	687b      	ldr	r3, [r7, #4]
 80093ac:	681b      	ldr	r3, [r3, #0]
 80093ae:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80093b2:	605a      	str	r2, [r3, #4]
          break;
 80093b4:	e010      	b.n	80093d8 <HAL_ADCEx_InjectedStart_IT+0x180>
        /* case ADC_EOC_SINGLE_CONV */
        default:
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOS);
 80093b6:	687b      	ldr	r3, [r7, #4]
 80093b8:	681b      	ldr	r3, [r3, #0]
 80093ba:	685a      	ldr	r2, [r3, #4]
 80093bc:	687b      	ldr	r3, [r7, #4]
 80093be:	681b      	ldr	r3, [r3, #0]
 80093c0:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80093c4:	605a      	str	r2, [r3, #4]
          __HAL_ADC_ENABLE_IT(hadc, ADC_IT_JEOC);
 80093c6:	687b      	ldr	r3, [r7, #4]
 80093c8:	681b      	ldr	r3, [r3, #0]
 80093ca:	685a      	ldr	r2, [r3, #4]
 80093cc:	687b      	ldr	r3, [r7, #4]
 80093ce:	681b      	ldr	r3, [r3, #0]
 80093d0:	f042 0220 	orr.w	r2, r2, #32
 80093d4:	605a      	str	r2, [r3, #4]
          break;
 80093d6:	bf00      	nop
      /*    - if multimode only concerns regular conversion, ADC is enabled     */
      /*     and conversion is started.                                         */
      /* If ADC is master or independent,                                       */
      /*    - ADC is enabled and conversion is started.                         */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80093d8:	687b      	ldr	r3, [r7, #4]
 80093da:	681b      	ldr	r3, [r3, #0]
 80093dc:	4a1c      	ldr	r2, [pc, #112]	@ (8009450 <HAL_ADCEx_InjectedStart_IT+0x1f8>)
 80093de:	4293      	cmp	r3, r2
 80093e0:	d009      	beq.n	80093f6 <HAL_ADCEx_InjectedStart_IT+0x19e>
 80093e2:	687b      	ldr	r3, [r7, #4]
 80093e4:	681b      	ldr	r3, [r3, #0]
 80093e6:	4a1d      	ldr	r2, [pc, #116]	@ (800945c <HAL_ADCEx_InjectedStart_IT+0x204>)
 80093e8:	4293      	cmp	r3, r2
 80093ea:	d002      	beq.n	80093f2 <HAL_ADCEx_InjectedStart_IT+0x19a>
 80093ec:	687b      	ldr	r3, [r7, #4]
 80093ee:	681b      	ldr	r3, [r3, #0]
 80093f0:	e003      	b.n	80093fa <HAL_ADCEx_InjectedStart_IT+0x1a2>
 80093f2:	4b1b      	ldr	r3, [pc, #108]	@ (8009460 <HAL_ADCEx_InjectedStart_IT+0x208>)
 80093f4:	e001      	b.n	80093fa <HAL_ADCEx_InjectedStart_IT+0x1a2>
 80093f6:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 80093fa:	687a      	ldr	r2, [r7, #4]
 80093fc:	6812      	ldr	r2, [r2, #0]
 80093fe:	4293      	cmp	r3, r2
 8009400:	d008      	beq.n	8009414 <HAL_ADCEx_InjectedStart_IT+0x1bc>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8009402:	697b      	ldr	r3, [r7, #20]
 8009404:	2b00      	cmp	r3, #0
 8009406:	d005      	beq.n	8009414 <HAL_ADCEx_InjectedStart_IT+0x1bc>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_SIMULT)
 8009408:	697b      	ldr	r3, [r7, #20]
 800940a:	2b06      	cmp	r3, #6
 800940c:	d002      	beq.n	8009414 <HAL_ADCEx_InjectedStart_IT+0x1bc>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_INTERL)
 800940e:	697b      	ldr	r3, [r7, #20]
 8009410:	2b07      	cmp	r3, #7
 8009412:	d10d      	bne.n	8009430 <HAL_ADCEx_InjectedStart_IT+0x1d8>
         )
      {
        /* ADC instance is not a multimode slave instance with multimode injected conversions enabled */
        if (LL_ADC_INJ_GetTrigAuto(hadc->Instance) == LL_ADC_INJ_TRIG_INDEPENDENT)
 8009414:	687b      	ldr	r3, [r7, #4]
 8009416:	681b      	ldr	r3, [r3, #0]
 8009418:	4618      	mov	r0, r3
 800941a:	f7ff fe63 	bl	80090e4 <LL_ADC_INJ_GetTrigAuto>
 800941e:	4603      	mov	r3, r0
 8009420:	2b00      	cmp	r3, #0
 8009422:	d110      	bne.n	8009446 <HAL_ADCEx_InjectedStart_IT+0x1ee>
        {
          LL_ADC_INJ_StartConversion(hadc->Instance);
 8009424:	687b      	ldr	r3, [r7, #4]
 8009426:	681b      	ldr	r3, [r3, #0]
 8009428:	4618      	mov	r0, r3
 800942a:	f7ff feed 	bl	8009208 <LL_ADC_INJ_StartConversion>
        if (LL_ADC_INJ_GetTrigAuto(hadc->Instance) == LL_ADC_INJ_TRIG_INDEPENDENT)
 800942e:	e00a      	b.n	8009446 <HAL_ADCEx_InjectedStart_IT+0x1ee>
        }
      }
      else
      {
        /* ADC instance is not a multimode slave instance with multimode injected conversions enabled */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8009430:	687b      	ldr	r3, [r7, #4]
 8009432:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009434:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8009438:	687b      	ldr	r3, [r7, #4]
 800943a:	65da      	str	r2, [r3, #92]	@ 0x5c
 800943c:	e003      	b.n	8009446 <HAL_ADCEx_InjectedStart_IT+0x1ee>

    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 800943e:	687b      	ldr	r3, [r7, #4]
 8009440:	2200      	movs	r2, #0
 8009442:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
    }

    /* Return function status */
    return tmp_hal_status;
 8009446:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 8009448:	4618      	mov	r0, r3
 800944a:	3718      	adds	r7, #24
 800944c:	46bd      	mov	sp, r7
 800944e:	bd80      	pop	{r7, pc}
 8009450:	50000100 	.word	0x50000100
 8009454:	50000300 	.word	0x50000300
 8009458:	50000700 	.word	0x50000700
 800945c:	50000500 	.word	0x50000500
 8009460:	50000400 	.word	0x50000400

08009464 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8009464:	b480      	push	{r7}
 8009466:	b083      	sub	sp, #12
 8009468:	af00      	add	r7, sp, #0
 800946a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedConvCpltCallback must be implemented in the user file.
  */
}
 800946c:	bf00      	nop
 800946e:	370c      	adds	r7, #12
 8009470:	46bd      	mov	sp, r7
 8009472:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009476:	4770      	bx	lr

08009478 <HAL_ADCEx_InjectedQueueOverflowCallback>:
            contexts).
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedQueueOverflowCallback(ADC_HandleTypeDef *hadc)
{
 8009478:	b480      	push	{r7}
 800947a:	b083      	sub	sp, #12
 800947c:	af00      	add	r7, sp, #0
 800947e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedQueueOverflowCallback must be implemented in the user file.
  */
}
 8009480:	bf00      	nop
 8009482:	370c      	adds	r7, #12
 8009484:	46bd      	mov	sp, r7
 8009486:	f85d 7b04 	ldr.w	r7, [sp], #4
 800948a:	4770      	bx	lr

0800948c <HAL_ADCEx_LevelOutOfWindow2Callback>:
  * @brief  Analog watchdog 2 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow2Callback(ADC_HandleTypeDef *hadc)
{
 800948c:	b480      	push	{r7}
 800948e:	b083      	sub	sp, #12
 8009490:	af00      	add	r7, sp, #0
 8009492:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow2Callback must be implemented in the user file.
  */
}
 8009494:	bf00      	nop
 8009496:	370c      	adds	r7, #12
 8009498:	46bd      	mov	sp, r7
 800949a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800949e:	4770      	bx	lr

080094a0 <HAL_ADCEx_LevelOutOfWindow3Callback>:
  * @brief  Analog watchdog 3 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow3Callback(ADC_HandleTypeDef *hadc)
{
 80094a0:	b480      	push	{r7}
 80094a2:	b083      	sub	sp, #12
 80094a4:	af00      	add	r7, sp, #0
 80094a6:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow3Callback must be implemented in the user file.
  */
}
 80094a8:	bf00      	nop
 80094aa:	370c      	adds	r7, #12
 80094ac:	46bd      	mov	sp, r7
 80094ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094b2:	4770      	bx	lr

080094b4 <HAL_ADCEx_EndOfSamplingCallback>:
  * @brief  End Of Sampling callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_EndOfSamplingCallback(ADC_HandleTypeDef *hadc)
{
 80094b4:	b480      	push	{r7}
 80094b6:	b083      	sub	sp, #12
 80094b8:	af00      	add	r7, sp, #0
 80094ba:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_EndOfSamplingCallback must be implemented in the user file.
  */
}
 80094bc:	bf00      	nop
 80094be:	370c      	adds	r7, #12
 80094c0:	46bd      	mov	sp, r7
 80094c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094c6:	4770      	bx	lr

080094c8 <HAL_ADCEx_InjectedConfigChannel>:
  *         injected group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_InjectedConfigChannel(ADC_HandleTypeDef *hadc,
                                                  const ADC_InjectionConfTypeDef *pConfigInjected)
{
 80094c8:	b580      	push	{r7, lr}
 80094ca:	b0b6      	sub	sp, #216	@ 0xd8
 80094cc:	af00      	add	r7, sp, #0
 80094ce:	6078      	str	r0, [r7, #4]
 80094d0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80094d2:	2300      	movs	r3, #0
 80094d4:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmp_offset_shifted;
  uint32_t tmp_config_internal_channel;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0;
 80094d8:	2300      	movs	r3, #0
 80094da:	60bb      	str	r3, [r7, #8]

  uint32_t tmp_jsqr_context_queue_being_built = 0U;
 80094dc:	2300      	movs	r3, #0
 80094de:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfigInjected->InjectedChannel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80094e2:	687b      	ldr	r3, [r7, #4]
 80094e4:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 80094e8:	2b01      	cmp	r3, #1
 80094ea:	d102      	bne.n	80094f2 <HAL_ADCEx_InjectedConfigChannel+0x2a>
 80094ec:	2302      	movs	r3, #2
 80094ee:	f000 bcfd 	b.w	8009eec <HAL_ADCEx_InjectedConfigChannel+0xa24>
 80094f2:	687b      	ldr	r3, [r7, #4]
 80094f4:	2201      	movs	r2, #1
 80094f6:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  /*      injected channel rank. It is entered into queue only when all       */
  /*      injected ranks have been set.                                       */
  /*   Note: Scan mode is not present by hardware on this device, but used    */
  /*   by software for alignment over all STM32 devices.                      */

  if ((hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)  ||
 80094fa:	687b      	ldr	r3, [r7, #4]
 80094fc:	695b      	ldr	r3, [r3, #20]
 80094fe:	2b00      	cmp	r3, #0
 8009500:	d003      	beq.n	800950a <HAL_ADCEx_InjectedConfigChannel+0x42>
      (pConfigInjected->InjectedNbrOfConversion == 1U))
 8009502:	683b      	ldr	r3, [r7, #0]
 8009504:	6a1b      	ldr	r3, [r3, #32]
  if ((hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)  ||
 8009506:	2b01      	cmp	r3, #1
 8009508:	d130      	bne.n	800956c <HAL_ADCEx_InjectedConfigChannel+0xa4>
    /*    (scan mode disabled, only rank 1 used)                              */
    /*  - external trigger to start conversion                                */
    /*  - external trigger polarity                                           */
    /*  - channel set to rank 1 (scan mode disabled, only rank 1 can be used) */

    if (pConfigInjected->InjectedRank == ADC_INJECTED_RANK_1)
 800950a:	683b      	ldr	r3, [r7, #0]
 800950c:	685b      	ldr	r3, [r3, #4]
 800950e:	2b09      	cmp	r3, #9
 8009510:	d179      	bne.n	8009606 <HAL_ADCEx_InjectedConfigChannel+0x13e>
      /* Enable external trigger if trigger selection is different of         */
      /* software start.                                                      */
      /* Note: This configuration keeps the hardware feature of parameter     */
      /*       ExternalTrigInjecConvEdge "trigger edge none" equivalent to    */
      /*       software start.                                                */
      if (pConfigInjected->ExternalTrigInjecConv != ADC_INJECTED_SOFTWARE_START)
 8009512:	683b      	ldr	r3, [r7, #0]
 8009514:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009516:	2b00      	cmp	r3, #0
 8009518:	d010      	beq.n	800953c <HAL_ADCEx_InjectedConfigChannel+0x74>
      {
        tmp_jsqr_context_queue_being_built = (ADC_JSQR_RK(pConfigInjected->InjectedChannel, ADC_INJECTED_RANK_1)
 800951a:	683b      	ldr	r3, [r7, #0]
 800951c:	681b      	ldr	r3, [r3, #0]
 800951e:	0e9b      	lsrs	r3, r3, #26
 8009520:	025b      	lsls	r3, r3, #9
 8009522:	f403 5278 	and.w	r2, r3, #15872	@ 0x3e00
                                              | (pConfigInjected->ExternalTrigInjecConv & ADC_JSQR_JEXTSEL)
 8009526:	683b      	ldr	r3, [r7, #0]
 8009528:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800952a:	f003 037c 	and.w	r3, r3, #124	@ 0x7c
 800952e:	431a      	orrs	r2, r3
                                              | pConfigInjected->ExternalTrigInjecConvEdge
 8009530:	683b      	ldr	r3, [r7, #0]
 8009532:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
        tmp_jsqr_context_queue_being_built = (ADC_JSQR_RK(pConfigInjected->InjectedChannel, ADC_INJECTED_RANK_1)
 8009534:	4313      	orrs	r3, r2
 8009536:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800953a:	e007      	b.n	800954c <HAL_ADCEx_InjectedConfigChannel+0x84>
                                             );
      }
      else
      {
        tmp_jsqr_context_queue_being_built = (ADC_JSQR_RK(pConfigInjected->InjectedChannel, ADC_INJECTED_RANK_1));
 800953c:	683b      	ldr	r3, [r7, #0]
 800953e:	681b      	ldr	r3, [r3, #0]
 8009540:	0e9b      	lsrs	r3, r3, #26
 8009542:	025b      	lsls	r3, r3, #9
 8009544:	f403 5378 	and.w	r3, r3, #15872	@ 0x3e00
 8009548:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
      }

      MODIFY_REG(hadc->Instance->JSQR, ADC_JSQR_FIELDS, tmp_jsqr_context_queue_being_built);
 800954c:	687b      	ldr	r3, [r7, #4]
 800954e:	681b      	ldr	r3, [r3, #0]
 8009550:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8009552:	4b84      	ldr	r3, [pc, #528]	@ (8009764 <HAL_ADCEx_InjectedConfigChannel+0x29c>)
 8009554:	4013      	ands	r3, r2
 8009556:	687a      	ldr	r2, [r7, #4]
 8009558:	6812      	ldr	r2, [r2, #0]
 800955a:	f8d7 10d0 	ldr.w	r1, [r7, #208]	@ 0xd0
 800955e:	430b      	orrs	r3, r1
 8009560:	64d3      	str	r3, [r2, #76]	@ 0x4c
      /* For debug and informative reasons, hadc handle saves JSQR setting */
      hadc->InjectionConfig.ContextQueue = tmp_jsqr_context_queue_being_built;
 8009562:	687b      	ldr	r3, [r7, #4]
 8009564:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8009568:	665a      	str	r2, [r3, #100]	@ 0x64
    if (pConfigInjected->InjectedRank == ADC_INJECTED_RANK_1)
 800956a:	e04c      	b.n	8009606 <HAL_ADCEx_InjectedConfigChannel+0x13e>
    /* 1. Start new context and set parameters related to all injected        */
    /*    channels: injected sequence length and trigger.                     */

    /* if hadc->InjectionConfig.ChannelCount is equal to 0, this is the first */
    /*   call of the context under setting                                    */
    if (hadc->InjectionConfig.ChannelCount == 0U)
 800956c:	687b      	ldr	r3, [r7, #4]
 800956e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8009570:	2b00      	cmp	r3, #0
 8009572:	d11d      	bne.n	80095b0 <HAL_ADCEx_InjectedConfigChannel+0xe8>
    {
      /* Initialize number of channels that will be configured on the context */
      /*  being built                                                         */
      hadc->InjectionConfig.ChannelCount = pConfigInjected->InjectedNbrOfConversion;
 8009574:	683b      	ldr	r3, [r7, #0]
 8009576:	6a1a      	ldr	r2, [r3, #32]
 8009578:	687b      	ldr	r3, [r7, #4]
 800957a:	669a      	str	r2, [r3, #104]	@ 0x68
      /* Handle hadc saves the context under build up over each HAL_ADCEx_InjectedConfigChannel()
         call, this context will be written in JSQR register at the last call.
         At this point, the context is merely reset  */
      hadc->InjectionConfig.ContextQueue = 0x00000000U;
 800957c:	687b      	ldr	r3, [r7, #4]
 800957e:	2200      	movs	r2, #0
 8009580:	665a      	str	r2, [r3, #100]	@ 0x64
      /* Enable external trigger if trigger selection is different of         */
      /* software start.                                                      */
      /* Note: This configuration keeps the hardware feature of parameter     */
      /*       ExternalTrigInjecConvEdge "trigger edge none" equivalent to    */
      /*       software start.                                                */
      if (pConfigInjected->ExternalTrigInjecConv != ADC_INJECTED_SOFTWARE_START)
 8009582:	683b      	ldr	r3, [r7, #0]
 8009584:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009586:	2b00      	cmp	r3, #0
 8009588:	d00d      	beq.n	80095a6 <HAL_ADCEx_InjectedConfigChannel+0xde>
      {
        tmp_jsqr_context_queue_being_built = ((pConfigInjected->InjectedNbrOfConversion - 1U)
 800958a:	683b      	ldr	r3, [r7, #0]
 800958c:	6a1b      	ldr	r3, [r3, #32]
 800958e:	1e5a      	subs	r2, r3, #1
                                              | (pConfigInjected->ExternalTrigInjecConv & ADC_JSQR_JEXTSEL)
 8009590:	683b      	ldr	r3, [r7, #0]
 8009592:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009594:	f003 037c 	and.w	r3, r3, #124	@ 0x7c
 8009598:	431a      	orrs	r2, r3
                                              | pConfigInjected->ExternalTrigInjecConvEdge
 800959a:	683b      	ldr	r3, [r7, #0]
 800959c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
        tmp_jsqr_context_queue_being_built = ((pConfigInjected->InjectedNbrOfConversion - 1U)
 800959e:	4313      	orrs	r3, r2
 80095a0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80095a4:	e004      	b.n	80095b0 <HAL_ADCEx_InjectedConfigChannel+0xe8>
                                             );
      }
      else
      {
        tmp_jsqr_context_queue_being_built = ((pConfigInjected->InjectedNbrOfConversion - 1U));
 80095a6:	683b      	ldr	r3, [r7, #0]
 80095a8:	6a1b      	ldr	r3, [r3, #32]
 80095aa:	3b01      	subs	r3, #1
 80095ac:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
    /*    related to each channel: channel rank sequence                    */
    /* Clear the old JSQx bits for the selected rank */
    tmp_jsqr_context_queue_being_built &= ~ADC_JSQR_RK(ADC_SQR3_SQ10, pConfigInjected->InjectedRank);

    /* Set the JSQx bits for the selected rank */
    tmp_jsqr_context_queue_being_built |= ADC_JSQR_RK(pConfigInjected->InjectedChannel, pConfigInjected->InjectedRank);
 80095b0:	683b      	ldr	r3, [r7, #0]
 80095b2:	681b      	ldr	r3, [r3, #0]
 80095b4:	0e9b      	lsrs	r3, r3, #26
 80095b6:	f003 021f 	and.w	r2, r3, #31
 80095ba:	683b      	ldr	r3, [r7, #0]
 80095bc:	685b      	ldr	r3, [r3, #4]
 80095be:	f003 031f 	and.w	r3, r3, #31
 80095c2:	fa02 f303 	lsl.w	r3, r2, r3
 80095c6:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 80095ca:	4313      	orrs	r3, r2
 80095cc:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0

    /* Decrease channel count  */
    hadc->InjectionConfig.ChannelCount--;
 80095d0:	687b      	ldr	r3, [r7, #4]
 80095d2:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80095d4:	1e5a      	subs	r2, r3, #1
 80095d6:	687b      	ldr	r3, [r7, #4]
 80095d8:	669a      	str	r2, [r3, #104]	@ 0x68

    /* 3. tmp_jsqr_context_queue_being_built is fully built for this HAL_ADCEx_InjectedConfigChannel()
          call, aggregate the setting to those already built during the previous
          HAL_ADCEx_InjectedConfigChannel() calls (for the same context of course)  */
    hadc->InjectionConfig.ContextQueue |= tmp_jsqr_context_queue_being_built;
 80095da:	687b      	ldr	r3, [r7, #4]
 80095dc:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 80095de:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 80095e2:	431a      	orrs	r2, r3
 80095e4:	687b      	ldr	r3, [r7, #4]
 80095e6:	665a      	str	r2, [r3, #100]	@ 0x64

    /* 4. End of context setting: if this is the last channel set, then write context
        into register JSQR and make it enter into queue                   */
    if (hadc->InjectionConfig.ChannelCount == 0U)
 80095e8:	687b      	ldr	r3, [r7, #4]
 80095ea:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80095ec:	2b00      	cmp	r3, #0
 80095ee:	d10a      	bne.n	8009606 <HAL_ADCEx_InjectedConfigChannel+0x13e>
    {
      MODIFY_REG(hadc->Instance->JSQR, ADC_JSQR_FIELDS, hadc->InjectionConfig.ContextQueue);
 80095f0:	687b      	ldr	r3, [r7, #4]
 80095f2:	681b      	ldr	r3, [r3, #0]
 80095f4:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80095f6:	4b5b      	ldr	r3, [pc, #364]	@ (8009764 <HAL_ADCEx_InjectedConfigChannel+0x29c>)
 80095f8:	4013      	ands	r3, r2
 80095fa:	687a      	ldr	r2, [r7, #4]
 80095fc:	6e51      	ldr	r1, [r2, #100]	@ 0x64
 80095fe:	687a      	ldr	r2, [r7, #4]
 8009600:	6812      	ldr	r2, [r2, #0]
 8009602:	430b      	orrs	r3, r1
 8009604:	64d3      	str	r3, [r2, #76]	@ 0x4c
  /* conversion on going on injected group:                                   */
  /*  - Injected context queue: Queue disable (active context is kept) or     */
  /*    enable (context decremented, up to 2 contexts queued)                 */
  /*  - Injected discontinuous mode: can be enabled only if auto-injected     */
  /*    mode is disabled.                                                     */
  if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) == 0UL)
 8009606:	687b      	ldr	r3, [r7, #4]
 8009608:	681b      	ldr	r3, [r3, #0]
 800960a:	4618      	mov	r0, r3
 800960c:	f7ff fe10 	bl	8009230 <LL_ADC_INJ_IsConversionOngoing>
 8009610:	4603      	mov	r3, r0
 8009612:	2b00      	cmp	r3, #0
 8009614:	d124      	bne.n	8009660 <HAL_ADCEx_InjectedConfigChannel+0x198>
  {
    /* If auto-injected mode is disabled: no constraint                       */
    if (pConfigInjected->AutoInjectedConv == DISABLE)
 8009616:	683b      	ldr	r3, [r7, #0]
 8009618:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800961c:	2b00      	cmp	r3, #0
 800961e:	d112      	bne.n	8009646 <HAL_ADCEx_InjectedConfigChannel+0x17e>
    {
      MODIFY_REG(hadc->Instance->CFGR,
 8009620:	687b      	ldr	r3, [r7, #4]
 8009622:	681b      	ldr	r3, [r3, #0]
 8009624:	68db      	ldr	r3, [r3, #12]
 8009626:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 800962a:	683b      	ldr	r3, [r7, #0]
 800962c:	f893 3026 	ldrb.w	r3, [r3, #38]	@ 0x26
 8009630:	055a      	lsls	r2, r3, #21
 8009632:	683b      	ldr	r3, [r7, #0]
 8009634:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8009638:	051b      	lsls	r3, r3, #20
 800963a:	431a      	orrs	r2, r3
 800963c:	687b      	ldr	r3, [r7, #4]
 800963e:	681b      	ldr	r3, [r3, #0]
 8009640:	430a      	orrs	r2, r1
 8009642:	60da      	str	r2, [r3, #12]
 8009644:	e00c      	b.n	8009660 <HAL_ADCEx_InjectedConfigChannel+0x198>
    }
    /* If auto-injected mode is enabled: Injected discontinuous setting is    */
    /* discarded.                                                             */
    else
    {
      MODIFY_REG(hadc->Instance->CFGR,
 8009646:	687b      	ldr	r3, [r7, #4]
 8009648:	681b      	ldr	r3, [r3, #0]
 800964a:	68db      	ldr	r3, [r3, #12]
 800964c:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8009650:	683b      	ldr	r3, [r7, #0]
 8009652:	f893 3026 	ldrb.w	r3, [r3, #38]	@ 0x26
 8009656:	055a      	lsls	r2, r3, #21
 8009658:	687b      	ldr	r3, [r7, #4]
 800965a:	681b      	ldr	r3, [r3, #0]
 800965c:	430a      	orrs	r2, r1
 800965e:	60da      	str	r2, [r3, #12]
  /* conversion on going on regular and injected groups:                      */
  /*  - Automatic injected conversion: can be enabled if injected group       */
  /*    external triggers are disabled.                                       */
  /*  - Channel sampling time                                                 */
  /*  - Channel offset                                                        */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8009660:	687b      	ldr	r3, [r7, #4]
 8009662:	681b      	ldr	r3, [r3, #0]
 8009664:	4618      	mov	r0, r3
 8009666:	f7ff fdbc 	bl	80091e2 <LL_ADC_REG_IsConversionOngoing>
 800966a:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
  tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800966e:	687b      	ldr	r3, [r7, #4]
 8009670:	681b      	ldr	r3, [r3, #0]
 8009672:	4618      	mov	r0, r3
 8009674:	f7ff fddc 	bl	8009230 <LL_ADC_INJ_IsConversionOngoing>
 8009678:	f8c7 00c8 	str.w	r0, [r7, #200]	@ 0xc8

  if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800967c:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8009680:	2b00      	cmp	r3, #0
 8009682:	f040 822e 	bne.w	8009ae2 <HAL_ADCEx_InjectedConfigChannel+0x61a>
      && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8009686:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800968a:	2b00      	cmp	r3, #0
 800968c:	f040 8229 	bne.w	8009ae2 <HAL_ADCEx_InjectedConfigChannel+0x61a>
     )
  {
    /* If injected group external triggers are disabled (set to injected      */
    /* software start): no constraint                                         */
    if ((pConfigInjected->ExternalTrigInjecConv == ADC_INJECTED_SOFTWARE_START)
 8009690:	683b      	ldr	r3, [r7, #0]
 8009692:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009694:	2b00      	cmp	r3, #0
 8009696:	d003      	beq.n	80096a0 <HAL_ADCEx_InjectedConfigChannel+0x1d8>
        || (pConfigInjected->ExternalTrigInjecConvEdge == ADC_EXTERNALTRIGINJECCONV_EDGE_NONE))
 8009698:	683b      	ldr	r3, [r7, #0]
 800969a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800969c:	2b00      	cmp	r3, #0
 800969e:	d116      	bne.n	80096ce <HAL_ADCEx_InjectedConfigChannel+0x206>
    {
      if (pConfigInjected->AutoInjectedConv == ENABLE)
 80096a0:	683b      	ldr	r3, [r7, #0]
 80096a2:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80096a6:	2b01      	cmp	r3, #1
 80096a8:	d108      	bne.n	80096bc <HAL_ADCEx_InjectedConfigChannel+0x1f4>
      {
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO);
 80096aa:	687b      	ldr	r3, [r7, #4]
 80096ac:	681b      	ldr	r3, [r3, #0]
 80096ae:	68da      	ldr	r2, [r3, #12]
 80096b0:	687b      	ldr	r3, [r7, #4]
 80096b2:	681b      	ldr	r3, [r3, #0]
 80096b4:	f042 7200 	orr.w	r2, r2, #33554432	@ 0x2000000
 80096b8:	60da      	str	r2, [r3, #12]
      if (pConfigInjected->AutoInjectedConv == ENABLE)
 80096ba:	e01f      	b.n	80096fc <HAL_ADCEx_InjectedConfigChannel+0x234>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO);
 80096bc:	687b      	ldr	r3, [r7, #4]
 80096be:	681b      	ldr	r3, [r3, #0]
 80096c0:	68da      	ldr	r2, [r3, #12]
 80096c2:	687b      	ldr	r3, [r7, #4]
 80096c4:	681b      	ldr	r3, [r3, #0]
 80096c6:	f022 7200 	bic.w	r2, r2, #33554432	@ 0x2000000
 80096ca:	60da      	str	r2, [r3, #12]
      if (pConfigInjected->AutoInjectedConv == ENABLE)
 80096cc:	e016      	b.n	80096fc <HAL_ADCEx_InjectedConfigChannel+0x234>
    }
    /* If Automatic injected conversion was intended to be set and could not  */
    /* due to injected group external triggers enabled, error is reported.    */
    else
    {
      if (pConfigInjected->AutoInjectedConv == ENABLE)
 80096ce:	683b      	ldr	r3, [r7, #0]
 80096d0:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80096d4:	2b01      	cmp	r3, #1
 80096d6:	d109      	bne.n	80096ec <HAL_ADCEx_InjectedConfigChannel+0x224>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80096d8:	687b      	ldr	r3, [r7, #4]
 80096da:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80096dc:	f043 0220 	orr.w	r2, r3, #32
 80096e0:	687b      	ldr	r3, [r7, #4]
 80096e2:	65da      	str	r2, [r3, #92]	@ 0x5c

        tmp_hal_status = HAL_ERROR;
 80096e4:	2301      	movs	r3, #1
 80096e6:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
 80096ea:	e007      	b.n	80096fc <HAL_ADCEx_InjectedConfigChannel+0x234>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO);
 80096ec:	687b      	ldr	r3, [r7, #4]
 80096ee:	681b      	ldr	r3, [r3, #0]
 80096f0:	68da      	ldr	r2, [r3, #12]
 80096f2:	687b      	ldr	r3, [r7, #4]
 80096f4:	681b      	ldr	r3, [r3, #0]
 80096f6:	f022 7200 	bic.w	r2, r2, #33554432	@ 0x2000000
 80096fa:	60da      	str	r2, [r3, #12]
      }
    }

    if (pConfigInjected->InjecOversamplingMode == ENABLE)
 80096fc:	683b      	ldr	r3, [r7, #0]
 80096fe:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8009702:	2b01      	cmp	r3, #1
 8009704:	d110      	bne.n	8009728 <HAL_ADCEx_InjectedConfigChannel+0x260>
      /* Configuration of Injected Oversampler:                                 */
      /*  - Oversampling Ratio                                                  */
      /*  - Right bit shift                                                     */

      /* Enable OverSampling mode */
      MODIFY_REG(hadc->Instance->CFGR2,
 8009706:	687b      	ldr	r3, [r7, #4]
 8009708:	681b      	ldr	r3, [r3, #0]
 800970a:	691b      	ldr	r3, [r3, #16]
 800970c:	f423 72ff 	bic.w	r2, r3, #510	@ 0x1fe
 8009710:	683b      	ldr	r3, [r7, #0]
 8009712:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8009714:	683b      	ldr	r3, [r7, #0]
 8009716:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009718:	430b      	orrs	r3, r1
 800971a:	431a      	orrs	r2, r3
 800971c:	687b      	ldr	r3, [r7, #4]
 800971e:	681b      	ldr	r3, [r3, #0]
 8009720:	f042 0202 	orr.w	r2, r2, #2
 8009724:	611a      	str	r2, [r3, #16]
 8009726:	e007      	b.n	8009738 <HAL_ADCEx_InjectedConfigChannel+0x270>
                );
    }
    else
    {
      /* Disable Regular OverSampling */
      CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_JOVSE);
 8009728:	687b      	ldr	r3, [r7, #4]
 800972a:	681b      	ldr	r3, [r3, #0]
 800972c:	691a      	ldr	r2, [r3, #16]
 800972e:	687b      	ldr	r3, [r7, #4]
 8009730:	681b      	ldr	r3, [r3, #0]
 8009732:	f022 0202 	bic.w	r2, r2, #2
 8009736:	611a      	str	r2, [r3, #16]
    }

    /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
    if (pConfigInjected->InjectedSamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8009738:	683b      	ldr	r3, [r7, #0]
 800973a:	689b      	ldr	r3, [r3, #8]
 800973c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8009740:	d112      	bne.n	8009768 <HAL_ADCEx_InjectedConfigChannel+0x2a0>
    {
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfigInjected->InjectedChannel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8009742:	687b      	ldr	r3, [r7, #4]
 8009744:	6818      	ldr	r0, [r3, #0]
 8009746:	683b      	ldr	r3, [r7, #0]
 8009748:	681b      	ldr	r3, [r3, #0]
 800974a:	2200      	movs	r2, #0
 800974c:	4619      	mov	r1, r3
 800974e:	f7ff fcd7 	bl	8009100 <LL_ADC_SetChannelSamplingTime>

      /* Set ADC sampling time common configuration */
      LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 8009752:	687b      	ldr	r3, [r7, #4]
 8009754:	681b      	ldr	r3, [r3, #0]
 8009756:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 800975a:	4618      	mov	r0, r3
 800975c:	f7ff fcaf 	bl	80090be <LL_ADC_SetSamplingTimeCommonConfig>
 8009760:	e011      	b.n	8009786 <HAL_ADCEx_InjectedConfigChannel+0x2be>
 8009762:	bf00      	nop
 8009764:	04104000 	.word	0x04104000
    }
    else
    {
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfigInjected->InjectedChannel,
 8009768:	687b      	ldr	r3, [r7, #4]
 800976a:	6818      	ldr	r0, [r3, #0]
 800976c:	683b      	ldr	r3, [r7, #0]
 800976e:	6819      	ldr	r1, [r3, #0]
                                    pConfigInjected->InjectedSamplingTime);
 8009770:	683b      	ldr	r3, [r7, #0]
 8009772:	689b      	ldr	r3, [r3, #8]
      LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfigInjected->InjectedChannel,
 8009774:	461a      	mov	r2, r3
 8009776:	f7ff fcc3 	bl	8009100 <LL_ADC_SetChannelSamplingTime>

      /* Set ADC sampling time common configuration */
      LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 800977a:	687b      	ldr	r3, [r7, #4]
 800977c:	681b      	ldr	r3, [r3, #0]
 800977e:	2100      	movs	r1, #0
 8009780:	4618      	mov	r0, r3
 8009782:	f7ff fc9c 	bl	80090be <LL_ADC_SetSamplingTimeCommonConfig>

    /* Configure the offset: offset enable/disable, channel, offset value */

    /* Shift the offset with respect to the selected ADC resolution. */
    /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
    tmp_offset_shifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, pConfigInjected->InjectedOffset);
 8009786:	683b      	ldr	r3, [r7, #0]
 8009788:	695a      	ldr	r2, [r3, #20]
 800978a:	687b      	ldr	r3, [r7, #4]
 800978c:	681b      	ldr	r3, [r3, #0]
 800978e:	68db      	ldr	r3, [r3, #12]
 8009790:	08db      	lsrs	r3, r3, #3
 8009792:	f003 0303 	and.w	r3, r3, #3
 8009796:	005b      	lsls	r3, r3, #1
 8009798:	fa02 f303 	lsl.w	r3, r2, r3
 800979c:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4

    if (pConfigInjected->InjectedOffsetNumber != ADC_OFFSET_NONE)
 80097a0:	683b      	ldr	r3, [r7, #0]
 80097a2:	691b      	ldr	r3, [r3, #16]
 80097a4:	2b04      	cmp	r3, #4
 80097a6:	d022      	beq.n	80097ee <HAL_ADCEx_InjectedConfigChannel+0x326>
    {
      /* Set ADC selected offset number */
      LL_ADC_SetOffset(hadc->Instance, pConfigInjected->InjectedOffsetNumber, pConfigInjected->InjectedChannel,
 80097a8:	687b      	ldr	r3, [r7, #4]
 80097aa:	6818      	ldr	r0, [r3, #0]
 80097ac:	683b      	ldr	r3, [r7, #0]
 80097ae:	6919      	ldr	r1, [r3, #16]
 80097b0:	683b      	ldr	r3, [r7, #0]
 80097b2:	681a      	ldr	r2, [r3, #0]
 80097b4:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80097b8:	f7ff fbf6 	bl	8008fa8 <LL_ADC_SetOffset>
                       tmp_offset_shifted);

      /* Set ADC selected offset sign & saturation */
      LL_ADC_SetOffsetSign(hadc->Instance, pConfigInjected->InjectedOffsetNumber, pConfigInjected->InjectedOffsetSign);
 80097bc:	687b      	ldr	r3, [r7, #4]
 80097be:	6818      	ldr	r0, [r3, #0]
 80097c0:	683b      	ldr	r3, [r7, #0]
 80097c2:	6919      	ldr	r1, [r3, #16]
 80097c4:	683b      	ldr	r3, [r7, #0]
 80097c6:	699b      	ldr	r3, [r3, #24]
 80097c8:	461a      	mov	r2, r3
 80097ca:	f7ff fc42 	bl	8009052 <LL_ADC_SetOffsetSign>
      LL_ADC_SetOffsetSaturation(hadc->Instance, pConfigInjected->InjectedOffsetNumber,
 80097ce:	687b      	ldr	r3, [r7, #4]
 80097d0:	6818      	ldr	r0, [r3, #0]
 80097d2:	683b      	ldr	r3, [r7, #0]
 80097d4:	6919      	ldr	r1, [r3, #16]
                                 (pConfigInjected->InjectedOffsetSaturation == ENABLE) ?
 80097d6:	683b      	ldr	r3, [r7, #0]
 80097d8:	7f1b      	ldrb	r3, [r3, #28]
      LL_ADC_SetOffsetSaturation(hadc->Instance, pConfigInjected->InjectedOffsetNumber,
 80097da:	2b01      	cmp	r3, #1
 80097dc:	d102      	bne.n	80097e4 <HAL_ADCEx_InjectedConfigChannel+0x31c>
 80097de:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80097e2:	e000      	b.n	80097e6 <HAL_ADCEx_InjectedConfigChannel+0x31e>
 80097e4:	2300      	movs	r3, #0
 80097e6:	461a      	mov	r2, r3
 80097e8:	f7ff fc4e 	bl	8009088 <LL_ADC_SetOffsetSaturation>
 80097ec:	e179      	b.n	8009ae2 <HAL_ADCEx_InjectedConfigChannel+0x61a>
    }
    else
    {
      /* Scan each offset register to check if the selected channel is targeted. */
      /* If this is the case, the corresponding offset number is disabled.       */
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80097ee:	687b      	ldr	r3, [r7, #4]
 80097f0:	681b      	ldr	r3, [r3, #0]
 80097f2:	2100      	movs	r1, #0
 80097f4:	4618      	mov	r0, r3
 80097f6:	f7ff fbfb 	bl	8008ff0 <LL_ADC_GetOffsetChannel>
 80097fa:	4603      	mov	r3, r0
 80097fc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009800:	2b00      	cmp	r3, #0
 8009802:	d10a      	bne.n	800981a <HAL_ADCEx_InjectedConfigChannel+0x352>
 8009804:	687b      	ldr	r3, [r7, #4]
 8009806:	681b      	ldr	r3, [r3, #0]
 8009808:	2100      	movs	r1, #0
 800980a:	4618      	mov	r0, r3
 800980c:	f7ff fbf0 	bl	8008ff0 <LL_ADC_GetOffsetChannel>
 8009810:	4603      	mov	r3, r0
 8009812:	0e9b      	lsrs	r3, r3, #26
 8009814:	f003 021f 	and.w	r2, r3, #31
 8009818:	e01e      	b.n	8009858 <HAL_ADCEx_InjectedConfigChannel+0x390>
 800981a:	687b      	ldr	r3, [r7, #4]
 800981c:	681b      	ldr	r3, [r3, #0]
 800981e:	2100      	movs	r1, #0
 8009820:	4618      	mov	r0, r3
 8009822:	f7ff fbe5 	bl	8008ff0 <LL_ADC_GetOffsetChannel>
 8009826:	4603      	mov	r3, r0
 8009828:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800982c:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8009830:	fa93 f3a3 	rbit	r3, r3
 8009834:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
  return result;
 8009838:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800983c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
  if (value == 0U)
 8009840:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8009844:	2b00      	cmp	r3, #0
 8009846:	d101      	bne.n	800984c <HAL_ADCEx_InjectedConfigChannel+0x384>
    return 32U;
 8009848:	2320      	movs	r3, #32
 800984a:	e004      	b.n	8009856 <HAL_ADCEx_InjectedConfigChannel+0x38e>
  return __builtin_clz(value);
 800984c:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8009850:	fab3 f383 	clz	r3, r3
 8009854:	b2db      	uxtb	r3, r3
 8009856:	461a      	mov	r2, r3
          == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfigInjected->InjectedChannel))
 8009858:	683b      	ldr	r3, [r7, #0]
 800985a:	681b      	ldr	r3, [r3, #0]
 800985c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009860:	2b00      	cmp	r3, #0
 8009862:	d105      	bne.n	8009870 <HAL_ADCEx_InjectedConfigChannel+0x3a8>
 8009864:	683b      	ldr	r3, [r7, #0]
 8009866:	681b      	ldr	r3, [r3, #0]
 8009868:	0e9b      	lsrs	r3, r3, #26
 800986a:	f003 031f 	and.w	r3, r3, #31
 800986e:	e018      	b.n	80098a2 <HAL_ADCEx_InjectedConfigChannel+0x3da>
 8009870:	683b      	ldr	r3, [r7, #0]
 8009872:	681b      	ldr	r3, [r3, #0]
 8009874:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009878:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800987c:	fa93 f3a3 	rbit	r3, r3
 8009880:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  return result;
 8009884:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8009888:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  if (value == 0U)
 800988c:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8009890:	2b00      	cmp	r3, #0
 8009892:	d101      	bne.n	8009898 <HAL_ADCEx_InjectedConfigChannel+0x3d0>
    return 32U;
 8009894:	2320      	movs	r3, #32
 8009896:	e004      	b.n	80098a2 <HAL_ADCEx_InjectedConfigChannel+0x3da>
  return __builtin_clz(value);
 8009898:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 800989c:	fab3 f383 	clz	r3, r3
 80098a0:	b2db      	uxtb	r3, r3
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80098a2:	429a      	cmp	r2, r3
 80098a4:	d106      	bne.n	80098b4 <HAL_ADCEx_InjectedConfigChannel+0x3ec>
      {
        LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 80098a6:	687b      	ldr	r3, [r7, #4]
 80098a8:	681b      	ldr	r3, [r3, #0]
 80098aa:	2200      	movs	r2, #0
 80098ac:	2100      	movs	r1, #0
 80098ae:	4618      	mov	r0, r3
 80098b0:	f7ff fbb4 	bl	800901c <LL_ADC_SetOffsetState>
      }
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80098b4:	687b      	ldr	r3, [r7, #4]
 80098b6:	681b      	ldr	r3, [r3, #0]
 80098b8:	2101      	movs	r1, #1
 80098ba:	4618      	mov	r0, r3
 80098bc:	f7ff fb98 	bl	8008ff0 <LL_ADC_GetOffsetChannel>
 80098c0:	4603      	mov	r3, r0
 80098c2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80098c6:	2b00      	cmp	r3, #0
 80098c8:	d10a      	bne.n	80098e0 <HAL_ADCEx_InjectedConfigChannel+0x418>
 80098ca:	687b      	ldr	r3, [r7, #4]
 80098cc:	681b      	ldr	r3, [r3, #0]
 80098ce:	2101      	movs	r1, #1
 80098d0:	4618      	mov	r0, r3
 80098d2:	f7ff fb8d 	bl	8008ff0 <LL_ADC_GetOffsetChannel>
 80098d6:	4603      	mov	r3, r0
 80098d8:	0e9b      	lsrs	r3, r3, #26
 80098da:	f003 021f 	and.w	r2, r3, #31
 80098de:	e01e      	b.n	800991e <HAL_ADCEx_InjectedConfigChannel+0x456>
 80098e0:	687b      	ldr	r3, [r7, #4]
 80098e2:	681b      	ldr	r3, [r3, #0]
 80098e4:	2101      	movs	r1, #1
 80098e6:	4618      	mov	r0, r3
 80098e8:	f7ff fb82 	bl	8008ff0 <LL_ADC_GetOffsetChannel>
 80098ec:	4603      	mov	r3, r0
 80098ee:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80098f2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80098f6:	fa93 f3a3 	rbit	r3, r3
 80098fa:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  return result;
 80098fe:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8009902:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  if (value == 0U)
 8009906:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800990a:	2b00      	cmp	r3, #0
 800990c:	d101      	bne.n	8009912 <HAL_ADCEx_InjectedConfigChannel+0x44a>
    return 32U;
 800990e:	2320      	movs	r3, #32
 8009910:	e004      	b.n	800991c <HAL_ADCEx_InjectedConfigChannel+0x454>
  return __builtin_clz(value);
 8009912:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8009916:	fab3 f383 	clz	r3, r3
 800991a:	b2db      	uxtb	r3, r3
 800991c:	461a      	mov	r2, r3
          == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfigInjected->InjectedChannel))
 800991e:	683b      	ldr	r3, [r7, #0]
 8009920:	681b      	ldr	r3, [r3, #0]
 8009922:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009926:	2b00      	cmp	r3, #0
 8009928:	d105      	bne.n	8009936 <HAL_ADCEx_InjectedConfigChannel+0x46e>
 800992a:	683b      	ldr	r3, [r7, #0]
 800992c:	681b      	ldr	r3, [r3, #0]
 800992e:	0e9b      	lsrs	r3, r3, #26
 8009930:	f003 031f 	and.w	r3, r3, #31
 8009934:	e018      	b.n	8009968 <HAL_ADCEx_InjectedConfigChannel+0x4a0>
 8009936:	683b      	ldr	r3, [r7, #0]
 8009938:	681b      	ldr	r3, [r3, #0]
 800993a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800993e:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8009942:	fa93 f3a3 	rbit	r3, r3
 8009946:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  return result;
 800994a:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800994e:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
  if (value == 0U)
 8009952:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8009956:	2b00      	cmp	r3, #0
 8009958:	d101      	bne.n	800995e <HAL_ADCEx_InjectedConfigChannel+0x496>
    return 32U;
 800995a:	2320      	movs	r3, #32
 800995c:	e004      	b.n	8009968 <HAL_ADCEx_InjectedConfigChannel+0x4a0>
  return __builtin_clz(value);
 800995e:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8009962:	fab3 f383 	clz	r3, r3
 8009966:	b2db      	uxtb	r3, r3
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8009968:	429a      	cmp	r2, r3
 800996a:	d106      	bne.n	800997a <HAL_ADCEx_InjectedConfigChannel+0x4b2>
      {
        LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 800996c:	687b      	ldr	r3, [r7, #4]
 800996e:	681b      	ldr	r3, [r3, #0]
 8009970:	2200      	movs	r2, #0
 8009972:	2101      	movs	r1, #1
 8009974:	4618      	mov	r0, r3
 8009976:	f7ff fb51 	bl	800901c <LL_ADC_SetOffsetState>
      }
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 800997a:	687b      	ldr	r3, [r7, #4]
 800997c:	681b      	ldr	r3, [r3, #0]
 800997e:	2102      	movs	r1, #2
 8009980:	4618      	mov	r0, r3
 8009982:	f7ff fb35 	bl	8008ff0 <LL_ADC_GetOffsetChannel>
 8009986:	4603      	mov	r3, r0
 8009988:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800998c:	2b00      	cmp	r3, #0
 800998e:	d10a      	bne.n	80099a6 <HAL_ADCEx_InjectedConfigChannel+0x4de>
 8009990:	687b      	ldr	r3, [r7, #4]
 8009992:	681b      	ldr	r3, [r3, #0]
 8009994:	2102      	movs	r1, #2
 8009996:	4618      	mov	r0, r3
 8009998:	f7ff fb2a 	bl	8008ff0 <LL_ADC_GetOffsetChannel>
 800999c:	4603      	mov	r3, r0
 800999e:	0e9b      	lsrs	r3, r3, #26
 80099a0:	f003 021f 	and.w	r2, r3, #31
 80099a4:	e01e      	b.n	80099e4 <HAL_ADCEx_InjectedConfigChannel+0x51c>
 80099a6:	687b      	ldr	r3, [r7, #4]
 80099a8:	681b      	ldr	r3, [r3, #0]
 80099aa:	2102      	movs	r1, #2
 80099ac:	4618      	mov	r0, r3
 80099ae:	f7ff fb1f 	bl	8008ff0 <LL_ADC_GetOffsetChannel>
 80099b2:	4603      	mov	r3, r0
 80099b4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80099b8:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80099bc:	fa93 f3a3 	rbit	r3, r3
 80099c0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  return result;
 80099c4:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80099c8:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  if (value == 0U)
 80099cc:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80099d0:	2b00      	cmp	r3, #0
 80099d2:	d101      	bne.n	80099d8 <HAL_ADCEx_InjectedConfigChannel+0x510>
    return 32U;
 80099d4:	2320      	movs	r3, #32
 80099d6:	e004      	b.n	80099e2 <HAL_ADCEx_InjectedConfigChannel+0x51a>
  return __builtin_clz(value);
 80099d8:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80099dc:	fab3 f383 	clz	r3, r3
 80099e0:	b2db      	uxtb	r3, r3
 80099e2:	461a      	mov	r2, r3
          == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfigInjected->InjectedChannel))
 80099e4:	683b      	ldr	r3, [r7, #0]
 80099e6:	681b      	ldr	r3, [r3, #0]
 80099e8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80099ec:	2b00      	cmp	r3, #0
 80099ee:	d105      	bne.n	80099fc <HAL_ADCEx_InjectedConfigChannel+0x534>
 80099f0:	683b      	ldr	r3, [r7, #0]
 80099f2:	681b      	ldr	r3, [r3, #0]
 80099f4:	0e9b      	lsrs	r3, r3, #26
 80099f6:	f003 031f 	and.w	r3, r3, #31
 80099fa:	e014      	b.n	8009a26 <HAL_ADCEx_InjectedConfigChannel+0x55e>
 80099fc:	683b      	ldr	r3, [r7, #0]
 80099fe:	681b      	ldr	r3, [r3, #0]
 8009a00:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009a02:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8009a04:	fa93 f3a3 	rbit	r3, r3
 8009a08:	67bb      	str	r3, [r7, #120]	@ 0x78
  return result;
 8009a0a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8009a0c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  if (value == 0U)
 8009a10:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8009a14:	2b00      	cmp	r3, #0
 8009a16:	d101      	bne.n	8009a1c <HAL_ADCEx_InjectedConfigChannel+0x554>
    return 32U;
 8009a18:	2320      	movs	r3, #32
 8009a1a:	e004      	b.n	8009a26 <HAL_ADCEx_InjectedConfigChannel+0x55e>
  return __builtin_clz(value);
 8009a1c:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8009a20:	fab3 f383 	clz	r3, r3
 8009a24:	b2db      	uxtb	r3, r3
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8009a26:	429a      	cmp	r2, r3
 8009a28:	d106      	bne.n	8009a38 <HAL_ADCEx_InjectedConfigChannel+0x570>
      {
        LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8009a2a:	687b      	ldr	r3, [r7, #4]
 8009a2c:	681b      	ldr	r3, [r3, #0]
 8009a2e:	2200      	movs	r2, #0
 8009a30:	2102      	movs	r1, #2
 8009a32:	4618      	mov	r0, r3
 8009a34:	f7ff faf2 	bl	800901c <LL_ADC_SetOffsetState>
      }
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8009a38:	687b      	ldr	r3, [r7, #4]
 8009a3a:	681b      	ldr	r3, [r3, #0]
 8009a3c:	2103      	movs	r1, #3
 8009a3e:	4618      	mov	r0, r3
 8009a40:	f7ff fad6 	bl	8008ff0 <LL_ADC_GetOffsetChannel>
 8009a44:	4603      	mov	r3, r0
 8009a46:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009a4a:	2b00      	cmp	r3, #0
 8009a4c:	d10a      	bne.n	8009a64 <HAL_ADCEx_InjectedConfigChannel+0x59c>
 8009a4e:	687b      	ldr	r3, [r7, #4]
 8009a50:	681b      	ldr	r3, [r3, #0]
 8009a52:	2103      	movs	r1, #3
 8009a54:	4618      	mov	r0, r3
 8009a56:	f7ff facb 	bl	8008ff0 <LL_ADC_GetOffsetChannel>
 8009a5a:	4603      	mov	r3, r0
 8009a5c:	0e9b      	lsrs	r3, r3, #26
 8009a5e:	f003 021f 	and.w	r2, r3, #31
 8009a62:	e017      	b.n	8009a94 <HAL_ADCEx_InjectedConfigChannel+0x5cc>
 8009a64:	687b      	ldr	r3, [r7, #4]
 8009a66:	681b      	ldr	r3, [r3, #0]
 8009a68:	2103      	movs	r1, #3
 8009a6a:	4618      	mov	r0, r3
 8009a6c:	f7ff fac0 	bl	8008ff0 <LL_ADC_GetOffsetChannel>
 8009a70:	4603      	mov	r3, r0
 8009a72:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009a74:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8009a76:	fa93 f3a3 	rbit	r3, r3
 8009a7a:	66fb      	str	r3, [r7, #108]	@ 0x6c
  return result;
 8009a7c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009a7e:	677b      	str	r3, [r7, #116]	@ 0x74
  if (value == 0U)
 8009a80:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8009a82:	2b00      	cmp	r3, #0
 8009a84:	d101      	bne.n	8009a8a <HAL_ADCEx_InjectedConfigChannel+0x5c2>
    return 32U;
 8009a86:	2320      	movs	r3, #32
 8009a88:	e003      	b.n	8009a92 <HAL_ADCEx_InjectedConfigChannel+0x5ca>
  return __builtin_clz(value);
 8009a8a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8009a8c:	fab3 f383 	clz	r3, r3
 8009a90:	b2db      	uxtb	r3, r3
 8009a92:	461a      	mov	r2, r3
          == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfigInjected->InjectedChannel))
 8009a94:	683b      	ldr	r3, [r7, #0]
 8009a96:	681b      	ldr	r3, [r3, #0]
 8009a98:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009a9c:	2b00      	cmp	r3, #0
 8009a9e:	d105      	bne.n	8009aac <HAL_ADCEx_InjectedConfigChannel+0x5e4>
 8009aa0:	683b      	ldr	r3, [r7, #0]
 8009aa2:	681b      	ldr	r3, [r3, #0]
 8009aa4:	0e9b      	lsrs	r3, r3, #26
 8009aa6:	f003 031f 	and.w	r3, r3, #31
 8009aaa:	e011      	b.n	8009ad0 <HAL_ADCEx_InjectedConfigChannel+0x608>
 8009aac:	683b      	ldr	r3, [r7, #0]
 8009aae:	681b      	ldr	r3, [r3, #0]
 8009ab0:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009ab2:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8009ab4:	fa93 f3a3 	rbit	r3, r3
 8009ab8:	663b      	str	r3, [r7, #96]	@ 0x60
  return result;
 8009aba:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8009abc:	66bb      	str	r3, [r7, #104]	@ 0x68
  if (value == 0U)
 8009abe:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8009ac0:	2b00      	cmp	r3, #0
 8009ac2:	d101      	bne.n	8009ac8 <HAL_ADCEx_InjectedConfigChannel+0x600>
    return 32U;
 8009ac4:	2320      	movs	r3, #32
 8009ac6:	e003      	b.n	8009ad0 <HAL_ADCEx_InjectedConfigChannel+0x608>
  return __builtin_clz(value);
 8009ac8:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8009aca:	fab3 f383 	clz	r3, r3
 8009ace:	b2db      	uxtb	r3, r3
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8009ad0:	429a      	cmp	r2, r3
 8009ad2:	d106      	bne.n	8009ae2 <HAL_ADCEx_InjectedConfigChannel+0x61a>
      {
        LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8009ad4:	687b      	ldr	r3, [r7, #4]
 8009ad6:	681b      	ldr	r3, [r3, #0]
 8009ad8:	2200      	movs	r2, #0
 8009ada:	2103      	movs	r1, #3
 8009adc:	4618      	mov	r0, r3
 8009ade:	f7ff fa9d 	bl	800901c <LL_ADC_SetOffsetState>
  }

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated only when ADC is disabled:                */
  /*  - Single or differential mode                                           */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8009ae2:	687b      	ldr	r3, [r7, #4]
 8009ae4:	681b      	ldr	r3, [r3, #0]
 8009ae6:	4618      	mov	r0, r3
 8009ae8:	f7ff fb68 	bl	80091bc <LL_ADC_IsEnabled>
 8009aec:	4603      	mov	r3, r0
 8009aee:	2b00      	cmp	r3, #0
 8009af0:	f040 813d 	bne.w	8009d6e <HAL_ADCEx_InjectedConfigChannel+0x8a6>
  {
    /* Set mode single-ended or differential input of the selected ADC channel */
    LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfigInjected->InjectedChannel, pConfigInjected->InjectedSingleDiff);
 8009af4:	687b      	ldr	r3, [r7, #4]
 8009af6:	6818      	ldr	r0, [r3, #0]
 8009af8:	683b      	ldr	r3, [r7, #0]
 8009afa:	6819      	ldr	r1, [r3, #0]
 8009afc:	683b      	ldr	r3, [r7, #0]
 8009afe:	68db      	ldr	r3, [r3, #12]
 8009b00:	461a      	mov	r2, r3
 8009b02:	f7ff fb29 	bl	8009158 <LL_ADC_SetChannelSingleDiff>

    /* Configuration of differential mode */
    /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
    if (pConfigInjected->InjectedSingleDiff == ADC_DIFFERENTIAL_ENDED)
 8009b06:	683b      	ldr	r3, [r7, #0]
 8009b08:	68db      	ldr	r3, [r3, #12]
 8009b0a:	4aa2      	ldr	r2, [pc, #648]	@ (8009d94 <HAL_ADCEx_InjectedConfigChannel+0x8cc>)
 8009b0c:	4293      	cmp	r3, r2
 8009b0e:	f040 812e 	bne.w	8009d6e <HAL_ADCEx_InjectedConfigChannel+0x8a6>
    {
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8009b12:	687b      	ldr	r3, [r7, #4]
 8009b14:	6818      	ldr	r0, [r3, #0]
                                    (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8009b16:	683b      	ldr	r3, [r7, #0]
 8009b18:	681b      	ldr	r3, [r3, #0]
 8009b1a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009b1e:	2b00      	cmp	r3, #0
 8009b20:	d10b      	bne.n	8009b3a <HAL_ADCEx_InjectedConfigChannel+0x672>
 8009b22:	683b      	ldr	r3, [r7, #0]
 8009b24:	681b      	ldr	r3, [r3, #0]
 8009b26:	0e9b      	lsrs	r3, r3, #26
 8009b28:	3301      	adds	r3, #1
 8009b2a:	f003 031f 	and.w	r3, r3, #31
 8009b2e:	2b09      	cmp	r3, #9
 8009b30:	bf94      	ite	ls
 8009b32:	2301      	movls	r3, #1
 8009b34:	2300      	movhi	r3, #0
 8009b36:	b2db      	uxtb	r3, r3
 8009b38:	e019      	b.n	8009b6e <HAL_ADCEx_InjectedConfigChannel+0x6a6>
 8009b3a:	683b      	ldr	r3, [r7, #0]
 8009b3c:	681b      	ldr	r3, [r3, #0]
 8009b3e:	65bb      	str	r3, [r7, #88]	@ 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009b40:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8009b42:	fa93 f3a3 	rbit	r3, r3
 8009b46:	657b      	str	r3, [r7, #84]	@ 0x54
  return result;
 8009b48:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009b4a:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (value == 0U)
 8009b4c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8009b4e:	2b00      	cmp	r3, #0
 8009b50:	d101      	bne.n	8009b56 <HAL_ADCEx_InjectedConfigChannel+0x68e>
    return 32U;
 8009b52:	2320      	movs	r3, #32
 8009b54:	e003      	b.n	8009b5e <HAL_ADCEx_InjectedConfigChannel+0x696>
  return __builtin_clz(value);
 8009b56:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8009b58:	fab3 f383 	clz	r3, r3
 8009b5c:	b2db      	uxtb	r3, r3
 8009b5e:	3301      	adds	r3, #1
 8009b60:	f003 031f 	and.w	r3, r3, #31
 8009b64:	2b09      	cmp	r3, #9
 8009b66:	bf94      	ite	ls
 8009b68:	2301      	movls	r3, #1
 8009b6a:	2300      	movhi	r3, #0
 8009b6c:	b2db      	uxtb	r3, r3
      LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8009b6e:	2b00      	cmp	r3, #0
 8009b70:	d079      	beq.n	8009c66 <HAL_ADCEx_InjectedConfigChannel+0x79e>
                                    (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8009b72:	683b      	ldr	r3, [r7, #0]
 8009b74:	681b      	ldr	r3, [r3, #0]
 8009b76:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009b7a:	2b00      	cmp	r3, #0
 8009b7c:	d107      	bne.n	8009b8e <HAL_ADCEx_InjectedConfigChannel+0x6c6>
 8009b7e:	683b      	ldr	r3, [r7, #0]
 8009b80:	681b      	ldr	r3, [r3, #0]
 8009b82:	0e9b      	lsrs	r3, r3, #26
 8009b84:	3301      	adds	r3, #1
 8009b86:	069b      	lsls	r3, r3, #26
 8009b88:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8009b8c:	e015      	b.n	8009bba <HAL_ADCEx_InjectedConfigChannel+0x6f2>
 8009b8e:	683b      	ldr	r3, [r7, #0]
 8009b90:	681b      	ldr	r3, [r3, #0]
 8009b92:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009b94:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009b96:	fa93 f3a3 	rbit	r3, r3
 8009b9a:	64bb      	str	r3, [r7, #72]	@ 0x48
  return result;
 8009b9c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009b9e:	653b      	str	r3, [r7, #80]	@ 0x50
  if (value == 0U)
 8009ba0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009ba2:	2b00      	cmp	r3, #0
 8009ba4:	d101      	bne.n	8009baa <HAL_ADCEx_InjectedConfigChannel+0x6e2>
    return 32U;
 8009ba6:	2320      	movs	r3, #32
 8009ba8:	e003      	b.n	8009bb2 <HAL_ADCEx_InjectedConfigChannel+0x6ea>
  return __builtin_clz(value);
 8009baa:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009bac:	fab3 f383 	clz	r3, r3
 8009bb0:	b2db      	uxtb	r3, r3
 8009bb2:	3301      	adds	r3, #1
 8009bb4:	069b      	lsls	r3, r3, #26
 8009bb6:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8009bba:	683b      	ldr	r3, [r7, #0]
 8009bbc:	681b      	ldr	r3, [r3, #0]
 8009bbe:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009bc2:	2b00      	cmp	r3, #0
 8009bc4:	d109      	bne.n	8009bda <HAL_ADCEx_InjectedConfigChannel+0x712>
 8009bc6:	683b      	ldr	r3, [r7, #0]
 8009bc8:	681b      	ldr	r3, [r3, #0]
 8009bca:	0e9b      	lsrs	r3, r3, #26
 8009bcc:	3301      	adds	r3, #1
 8009bce:	f003 031f 	and.w	r3, r3, #31
 8009bd2:	2101      	movs	r1, #1
 8009bd4:	fa01 f303 	lsl.w	r3, r1, r3
 8009bd8:	e017      	b.n	8009c0a <HAL_ADCEx_InjectedConfigChannel+0x742>
 8009bda:	683b      	ldr	r3, [r7, #0]
 8009bdc:	681b      	ldr	r3, [r3, #0]
 8009bde:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009be0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009be2:	fa93 f3a3 	rbit	r3, r3
 8009be6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  return result;
 8009be8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009bea:	647b      	str	r3, [r7, #68]	@ 0x44
  if (value == 0U)
 8009bec:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009bee:	2b00      	cmp	r3, #0
 8009bf0:	d101      	bne.n	8009bf6 <HAL_ADCEx_InjectedConfigChannel+0x72e>
    return 32U;
 8009bf2:	2320      	movs	r3, #32
 8009bf4:	e003      	b.n	8009bfe <HAL_ADCEx_InjectedConfigChannel+0x736>
  return __builtin_clz(value);
 8009bf6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009bf8:	fab3 f383 	clz	r3, r3
 8009bfc:	b2db      	uxtb	r3, r3
 8009bfe:	3301      	adds	r3, #1
 8009c00:	f003 031f 	and.w	r3, r3, #31
 8009c04:	2101      	movs	r1, #1
 8009c06:	fa01 f303 	lsl.w	r3, r1, r3
 8009c0a:	ea42 0103 	orr.w	r1, r2, r3
 8009c0e:	683b      	ldr	r3, [r7, #0]
 8009c10:	681b      	ldr	r3, [r3, #0]
 8009c12:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009c16:	2b00      	cmp	r3, #0
 8009c18:	d10a      	bne.n	8009c30 <HAL_ADCEx_InjectedConfigChannel+0x768>
 8009c1a:	683b      	ldr	r3, [r7, #0]
 8009c1c:	681b      	ldr	r3, [r3, #0]
 8009c1e:	0e9b      	lsrs	r3, r3, #26
 8009c20:	3301      	adds	r3, #1
 8009c22:	f003 021f 	and.w	r2, r3, #31
 8009c26:	4613      	mov	r3, r2
 8009c28:	005b      	lsls	r3, r3, #1
 8009c2a:	4413      	add	r3, r2
 8009c2c:	051b      	lsls	r3, r3, #20
 8009c2e:	e018      	b.n	8009c62 <HAL_ADCEx_InjectedConfigChannel+0x79a>
 8009c30:	683b      	ldr	r3, [r7, #0]
 8009c32:	681b      	ldr	r3, [r3, #0]
 8009c34:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009c36:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009c38:	fa93 f3a3 	rbit	r3, r3
 8009c3c:	633b      	str	r3, [r7, #48]	@ 0x30
  return result;
 8009c3e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009c40:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (value == 0U)
 8009c42:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009c44:	2b00      	cmp	r3, #0
 8009c46:	d101      	bne.n	8009c4c <HAL_ADCEx_InjectedConfigChannel+0x784>
    return 32U;
 8009c48:	2320      	movs	r3, #32
 8009c4a:	e003      	b.n	8009c54 <HAL_ADCEx_InjectedConfigChannel+0x78c>
  return __builtin_clz(value);
 8009c4c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009c4e:	fab3 f383 	clz	r3, r3
 8009c52:	b2db      	uxtb	r3, r3
 8009c54:	3301      	adds	r3, #1
 8009c56:	f003 021f 	and.w	r2, r3, #31
 8009c5a:	4613      	mov	r3, r2
 8009c5c:	005b      	lsls	r3, r3, #1
 8009c5e:	4413      	add	r3, r2
 8009c60:	051b      	lsls	r3, r3, #20
      LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8009c62:	430b      	orrs	r3, r1
 8009c64:	e07e      	b.n	8009d64 <HAL_ADCEx_InjectedConfigChannel+0x89c>
                                    (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8009c66:	683b      	ldr	r3, [r7, #0]
 8009c68:	681b      	ldr	r3, [r3, #0]
 8009c6a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009c6e:	2b00      	cmp	r3, #0
 8009c70:	d107      	bne.n	8009c82 <HAL_ADCEx_InjectedConfigChannel+0x7ba>
 8009c72:	683b      	ldr	r3, [r7, #0]
 8009c74:	681b      	ldr	r3, [r3, #0]
 8009c76:	0e9b      	lsrs	r3, r3, #26
 8009c78:	3301      	adds	r3, #1
 8009c7a:	069b      	lsls	r3, r3, #26
 8009c7c:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8009c80:	e015      	b.n	8009cae <HAL_ADCEx_InjectedConfigChannel+0x7e6>
 8009c82:	683b      	ldr	r3, [r7, #0]
 8009c84:	681b      	ldr	r3, [r3, #0]
 8009c86:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009c88:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009c8a:	fa93 f3a3 	rbit	r3, r3
 8009c8e:	627b      	str	r3, [r7, #36]	@ 0x24
  return result;
 8009c90:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009c92:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (value == 0U)
 8009c94:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009c96:	2b00      	cmp	r3, #0
 8009c98:	d101      	bne.n	8009c9e <HAL_ADCEx_InjectedConfigChannel+0x7d6>
    return 32U;
 8009c9a:	2320      	movs	r3, #32
 8009c9c:	e003      	b.n	8009ca6 <HAL_ADCEx_InjectedConfigChannel+0x7de>
  return __builtin_clz(value);
 8009c9e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009ca0:	fab3 f383 	clz	r3, r3
 8009ca4:	b2db      	uxtb	r3, r3
 8009ca6:	3301      	adds	r3, #1
 8009ca8:	069b      	lsls	r3, r3, #26
 8009caa:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8009cae:	683b      	ldr	r3, [r7, #0]
 8009cb0:	681b      	ldr	r3, [r3, #0]
 8009cb2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009cb6:	2b00      	cmp	r3, #0
 8009cb8:	d109      	bne.n	8009cce <HAL_ADCEx_InjectedConfigChannel+0x806>
 8009cba:	683b      	ldr	r3, [r7, #0]
 8009cbc:	681b      	ldr	r3, [r3, #0]
 8009cbe:	0e9b      	lsrs	r3, r3, #26
 8009cc0:	3301      	adds	r3, #1
 8009cc2:	f003 031f 	and.w	r3, r3, #31
 8009cc6:	2101      	movs	r1, #1
 8009cc8:	fa01 f303 	lsl.w	r3, r1, r3
 8009ccc:	e017      	b.n	8009cfe <HAL_ADCEx_InjectedConfigChannel+0x836>
 8009cce:	683b      	ldr	r3, [r7, #0]
 8009cd0:	681b      	ldr	r3, [r3, #0]
 8009cd2:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009cd4:	69fb      	ldr	r3, [r7, #28]
 8009cd6:	fa93 f3a3 	rbit	r3, r3
 8009cda:	61bb      	str	r3, [r7, #24]
  return result;
 8009cdc:	69bb      	ldr	r3, [r7, #24]
 8009cde:	623b      	str	r3, [r7, #32]
  if (value == 0U)
 8009ce0:	6a3b      	ldr	r3, [r7, #32]
 8009ce2:	2b00      	cmp	r3, #0
 8009ce4:	d101      	bne.n	8009cea <HAL_ADCEx_InjectedConfigChannel+0x822>
    return 32U;
 8009ce6:	2320      	movs	r3, #32
 8009ce8:	e003      	b.n	8009cf2 <HAL_ADCEx_InjectedConfigChannel+0x82a>
  return __builtin_clz(value);
 8009cea:	6a3b      	ldr	r3, [r7, #32]
 8009cec:	fab3 f383 	clz	r3, r3
 8009cf0:	b2db      	uxtb	r3, r3
 8009cf2:	3301      	adds	r3, #1
 8009cf4:	f003 031f 	and.w	r3, r3, #31
 8009cf8:	2101      	movs	r1, #1
 8009cfa:	fa01 f303 	lsl.w	r3, r1, r3
 8009cfe:	ea42 0103 	orr.w	r1, r2, r3
 8009d02:	683b      	ldr	r3, [r7, #0]
 8009d04:	681b      	ldr	r3, [r3, #0]
 8009d06:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009d0a:	2b00      	cmp	r3, #0
 8009d0c:	d10d      	bne.n	8009d2a <HAL_ADCEx_InjectedConfigChannel+0x862>
 8009d0e:	683b      	ldr	r3, [r7, #0]
 8009d10:	681b      	ldr	r3, [r3, #0]
 8009d12:	0e9b      	lsrs	r3, r3, #26
 8009d14:	3301      	adds	r3, #1
 8009d16:	f003 021f 	and.w	r2, r3, #31
 8009d1a:	4613      	mov	r3, r2
 8009d1c:	005b      	lsls	r3, r3, #1
 8009d1e:	4413      	add	r3, r2
 8009d20:	3b1e      	subs	r3, #30
 8009d22:	051b      	lsls	r3, r3, #20
 8009d24:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8009d28:	e01b      	b.n	8009d62 <HAL_ADCEx_InjectedConfigChannel+0x89a>
 8009d2a:	683b      	ldr	r3, [r7, #0]
 8009d2c:	681b      	ldr	r3, [r3, #0]
 8009d2e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009d30:	693b      	ldr	r3, [r7, #16]
 8009d32:	fa93 f3a3 	rbit	r3, r3
 8009d36:	60fb      	str	r3, [r7, #12]
  return result;
 8009d38:	68fb      	ldr	r3, [r7, #12]
 8009d3a:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 8009d3c:	697b      	ldr	r3, [r7, #20]
 8009d3e:	2b00      	cmp	r3, #0
 8009d40:	d101      	bne.n	8009d46 <HAL_ADCEx_InjectedConfigChannel+0x87e>
    return 32U;
 8009d42:	2320      	movs	r3, #32
 8009d44:	e003      	b.n	8009d4e <HAL_ADCEx_InjectedConfigChannel+0x886>
  return __builtin_clz(value);
 8009d46:	697b      	ldr	r3, [r7, #20]
 8009d48:	fab3 f383 	clz	r3, r3
 8009d4c:	b2db      	uxtb	r3, r3
 8009d4e:	3301      	adds	r3, #1
 8009d50:	f003 021f 	and.w	r2, r3, #31
 8009d54:	4613      	mov	r3, r2
 8009d56:	005b      	lsls	r3, r3, #1
 8009d58:	4413      	add	r3, r2
 8009d5a:	3b1e      	subs	r3, #30
 8009d5c:	051b      	lsls	r3, r3, #20
 8009d5e:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
      LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8009d62:	430b      	orrs	r3, r1
                                                 (__LL_ADC_CHANNEL_TO_DECIMAL_NB(
                                                    (uint32_t)pConfigInjected->InjectedChannel)
                                                  + 1UL) & 0x1FUL)),
                                    pConfigInjected->InjectedSamplingTime);
 8009d64:	683a      	ldr	r2, [r7, #0]
 8009d66:	6892      	ldr	r2, [r2, #8]
      LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8009d68:	4619      	mov	r1, r3
 8009d6a:	f7ff f9c9 	bl	8009100 <LL_ADC_SetChannelSamplingTime>
  /* internal measurement paths enable: If internal channel selected,       */
  /* enable dedicated internal buffers and path.                            */
  /* Note: these internal measurement paths can be disabled using           */
  /* HAL_ADC_DeInit().                                                      */

  if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfigInjected->InjectedChannel))
 8009d6e:	683b      	ldr	r3, [r7, #0]
 8009d70:	681a      	ldr	r2, [r3, #0]
 8009d72:	4b09      	ldr	r3, [pc, #36]	@ (8009d98 <HAL_ADCEx_InjectedConfigChannel+0x8d0>)
 8009d74:	4013      	ands	r3, r2
 8009d76:	2b00      	cmp	r3, #0
 8009d78:	f000 80b2 	beq.w	8009ee0 <HAL_ADCEx_InjectedConfigChannel+0xa18>
  {
    tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8009d7c:	687b      	ldr	r3, [r7, #4]
 8009d7e:	681b      	ldr	r3, [r3, #0]
 8009d80:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8009d84:	d004      	beq.n	8009d90 <HAL_ADCEx_InjectedConfigChannel+0x8c8>
 8009d86:	687b      	ldr	r3, [r7, #4]
 8009d88:	681b      	ldr	r3, [r3, #0]
 8009d8a:	4a04      	ldr	r2, [pc, #16]	@ (8009d9c <HAL_ADCEx_InjectedConfigChannel+0x8d4>)
 8009d8c:	4293      	cmp	r3, r2
 8009d8e:	d109      	bne.n	8009da4 <HAL_ADCEx_InjectedConfigChannel+0x8dc>
 8009d90:	4b03      	ldr	r3, [pc, #12]	@ (8009da0 <HAL_ADCEx_InjectedConfigChannel+0x8d8>)
 8009d92:	e008      	b.n	8009da6 <HAL_ADCEx_InjectedConfigChannel+0x8de>
 8009d94:	407f0000 	.word	0x407f0000
 8009d98:	80080000 	.word	0x80080000
 8009d9c:	50000100 	.word	0x50000100
 8009da0:	50000300 	.word	0x50000300
 8009da4:	4b53      	ldr	r3, [pc, #332]	@ (8009ef4 <HAL_ADCEx_InjectedConfigChannel+0xa2c>)
 8009da6:	4618      	mov	r0, r3
 8009da8:	f7ff f8ef 	bl	8008f8a <LL_ADC_GetCommonPathInternalCh>
 8009dac:	f8c7 00c0 	str.w	r0, [r7, #192]	@ 0xc0

    /* If the requested internal measurement path has already been enabled,   */
    /* bypass the configuration processing.                                   */
    if (((pConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR_ADC1)
 8009db0:	683b      	ldr	r3, [r7, #0]
 8009db2:	681b      	ldr	r3, [r3, #0]
 8009db4:	4a50      	ldr	r2, [pc, #320]	@ (8009ef8 <HAL_ADCEx_InjectedConfigChannel+0xa30>)
 8009db6:	4293      	cmp	r3, r2
 8009db8:	d004      	beq.n	8009dc4 <HAL_ADCEx_InjectedConfigChannel+0x8fc>
         || (pConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 8009dba:	683b      	ldr	r3, [r7, #0]
 8009dbc:	681b      	ldr	r3, [r3, #0]
 8009dbe:	4a4f      	ldr	r2, [pc, #316]	@ (8009efc <HAL_ADCEx_InjectedConfigChannel+0xa34>)
 8009dc0:	4293      	cmp	r3, r2
 8009dc2:	d139      	bne.n	8009e38 <HAL_ADCEx_InjectedConfigChannel+0x970>
        && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8009dc4:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8009dc8:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8009dcc:	2b00      	cmp	r3, #0
 8009dce:	d133      	bne.n	8009e38 <HAL_ADCEx_InjectedConfigChannel+0x970>
    {
      if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8009dd0:	687b      	ldr	r3, [r7, #4]
 8009dd2:	681b      	ldr	r3, [r3, #0]
 8009dd4:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8009dd8:	d004      	beq.n	8009de4 <HAL_ADCEx_InjectedConfigChannel+0x91c>
 8009dda:	687b      	ldr	r3, [r7, #4]
 8009ddc:	681b      	ldr	r3, [r3, #0]
 8009dde:	4a48      	ldr	r2, [pc, #288]	@ (8009f00 <HAL_ADCEx_InjectedConfigChannel+0xa38>)
 8009de0:	4293      	cmp	r3, r2
 8009de2:	d17a      	bne.n	8009eda <HAL_ADCEx_InjectedConfigChannel+0xa12>
      {
        LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8009de4:	687b      	ldr	r3, [r7, #4]
 8009de6:	681b      	ldr	r3, [r3, #0]
 8009de8:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8009dec:	d004      	beq.n	8009df8 <HAL_ADCEx_InjectedConfigChannel+0x930>
 8009dee:	687b      	ldr	r3, [r7, #4]
 8009df0:	681b      	ldr	r3, [r3, #0]
 8009df2:	4a44      	ldr	r2, [pc, #272]	@ (8009f04 <HAL_ADCEx_InjectedConfigChannel+0xa3c>)
 8009df4:	4293      	cmp	r3, r2
 8009df6:	d101      	bne.n	8009dfc <HAL_ADCEx_InjectedConfigChannel+0x934>
 8009df8:	4a43      	ldr	r2, [pc, #268]	@ (8009f08 <HAL_ADCEx_InjectedConfigChannel+0xa40>)
 8009dfa:	e000      	b.n	8009dfe <HAL_ADCEx_InjectedConfigChannel+0x936>
 8009dfc:	4a3d      	ldr	r2, [pc, #244]	@ (8009ef4 <HAL_ADCEx_InjectedConfigChannel+0xa2c>)
 8009dfe:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8009e02:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8009e06:	4619      	mov	r1, r3
 8009e08:	4610      	mov	r0, r2
 8009e0a:	f7ff f8ab 	bl	8008f64 <LL_ADC_SetCommonPathInternalCh>
        /* Wait loop initialization and execution */
        /* Note: Variable divided by 2 to compensate partially              */
        /*       CPU processing cycles, scaling in us split to not          */
        /*       exceed 32 bits register capacity and handle low frequency. */
        wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL)
                           * (((SystemCoreClock / (100000UL * 2UL)) + 1UL) + 1UL));
 8009e0e:	4b3f      	ldr	r3, [pc, #252]	@ (8009f0c <HAL_ADCEx_InjectedConfigChannel+0xa44>)
 8009e10:	681b      	ldr	r3, [r3, #0]
 8009e12:	099b      	lsrs	r3, r3, #6
 8009e14:	4a3e      	ldr	r2, [pc, #248]	@ (8009f10 <HAL_ADCEx_InjectedConfigChannel+0xa48>)
 8009e16:	fba2 2303 	umull	r2, r3, r2, r3
 8009e1a:	099a      	lsrs	r2, r3, #6
 8009e1c:	4613      	mov	r3, r2
 8009e1e:	005b      	lsls	r3, r3, #1
 8009e20:	4413      	add	r3, r2
 8009e22:	009b      	lsls	r3, r3, #2
 8009e24:	3318      	adds	r3, #24
        wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL)
 8009e26:	60bb      	str	r3, [r7, #8]
        while (wait_loop_index != 0UL)
 8009e28:	e002      	b.n	8009e30 <HAL_ADCEx_InjectedConfigChannel+0x968>
        {
          wait_loop_index--;
 8009e2a:	68bb      	ldr	r3, [r7, #8]
 8009e2c:	3b01      	subs	r3, #1
 8009e2e:	60bb      	str	r3, [r7, #8]
        while (wait_loop_index != 0UL)
 8009e30:	68bb      	ldr	r3, [r7, #8]
 8009e32:	2b00      	cmp	r3, #0
 8009e34:	d1f9      	bne.n	8009e2a <HAL_ADCEx_InjectedConfigChannel+0x962>
      if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8009e36:	e050      	b.n	8009eda <HAL_ADCEx_InjectedConfigChannel+0xa12>
        }
      }
    }
    else if ((pConfigInjected->InjectedChannel == ADC_CHANNEL_VBAT)
 8009e38:	683b      	ldr	r3, [r7, #0]
 8009e3a:	681b      	ldr	r3, [r3, #0]
 8009e3c:	4a35      	ldr	r2, [pc, #212]	@ (8009f14 <HAL_ADCEx_InjectedConfigChannel+0xa4c>)
 8009e3e:	4293      	cmp	r3, r2
 8009e40:	d125      	bne.n	8009e8e <HAL_ADCEx_InjectedConfigChannel+0x9c6>
             && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8009e42:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8009e46:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8009e4a:	2b00      	cmp	r3, #0
 8009e4c:	d11f      	bne.n	8009e8e <HAL_ADCEx_InjectedConfigChannel+0x9c6>
    {
      if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8009e4e:	687b      	ldr	r3, [r7, #4]
 8009e50:	681b      	ldr	r3, [r3, #0]
 8009e52:	4a2c      	ldr	r2, [pc, #176]	@ (8009f04 <HAL_ADCEx_InjectedConfigChannel+0xa3c>)
 8009e54:	4293      	cmp	r3, r2
 8009e56:	d104      	bne.n	8009e62 <HAL_ADCEx_InjectedConfigChannel+0x99a>
 8009e58:	687b      	ldr	r3, [r7, #4]
 8009e5a:	681b      	ldr	r3, [r3, #0]
 8009e5c:	4a2e      	ldr	r2, [pc, #184]	@ (8009f18 <HAL_ADCEx_InjectedConfigChannel+0xa50>)
 8009e5e:	4293      	cmp	r3, r2
 8009e60:	d03d      	beq.n	8009ede <HAL_ADCEx_InjectedConfigChannel+0xa16>
      {
        LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8009e62:	687b      	ldr	r3, [r7, #4]
 8009e64:	681b      	ldr	r3, [r3, #0]
 8009e66:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8009e6a:	d004      	beq.n	8009e76 <HAL_ADCEx_InjectedConfigChannel+0x9ae>
 8009e6c:	687b      	ldr	r3, [r7, #4]
 8009e6e:	681b      	ldr	r3, [r3, #0]
 8009e70:	4a24      	ldr	r2, [pc, #144]	@ (8009f04 <HAL_ADCEx_InjectedConfigChannel+0xa3c>)
 8009e72:	4293      	cmp	r3, r2
 8009e74:	d101      	bne.n	8009e7a <HAL_ADCEx_InjectedConfigChannel+0x9b2>
 8009e76:	4a24      	ldr	r2, [pc, #144]	@ (8009f08 <HAL_ADCEx_InjectedConfigChannel+0xa40>)
 8009e78:	e000      	b.n	8009e7c <HAL_ADCEx_InjectedConfigChannel+0x9b4>
 8009e7a:	4a1e      	ldr	r2, [pc, #120]	@ (8009ef4 <HAL_ADCEx_InjectedConfigChannel+0xa2c>)
 8009e7c:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8009e80:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8009e84:	4619      	mov	r1, r3
 8009e86:	4610      	mov	r0, r2
 8009e88:	f7ff f86c 	bl	8008f64 <LL_ADC_SetCommonPathInternalCh>
      if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8009e8c:	e027      	b.n	8009ede <HAL_ADCEx_InjectedConfigChannel+0xa16>
                                       LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
      }
    }
    else if ((pConfigInjected->InjectedChannel == ADC_CHANNEL_VREFINT)
 8009e8e:	683b      	ldr	r3, [r7, #0]
 8009e90:	681b      	ldr	r3, [r3, #0]
 8009e92:	4a22      	ldr	r2, [pc, #136]	@ (8009f1c <HAL_ADCEx_InjectedConfigChannel+0xa54>)
 8009e94:	4293      	cmp	r3, r2
 8009e96:	d123      	bne.n	8009ee0 <HAL_ADCEx_InjectedConfigChannel+0xa18>
             && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8009e98:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8009e9c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8009ea0:	2b00      	cmp	r3, #0
 8009ea2:	d11d      	bne.n	8009ee0 <HAL_ADCEx_InjectedConfigChannel+0xa18>
    {
      if (ADC_VREFINT_INSTANCE(hadc))
 8009ea4:	687b      	ldr	r3, [r7, #4]
 8009ea6:	681b      	ldr	r3, [r3, #0]
 8009ea8:	4a16      	ldr	r2, [pc, #88]	@ (8009f04 <HAL_ADCEx_InjectedConfigChannel+0xa3c>)
 8009eaa:	4293      	cmp	r3, r2
 8009eac:	d018      	beq.n	8009ee0 <HAL_ADCEx_InjectedConfigChannel+0xa18>
      {
        LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8009eae:	687b      	ldr	r3, [r7, #4]
 8009eb0:	681b      	ldr	r3, [r3, #0]
 8009eb2:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8009eb6:	d004      	beq.n	8009ec2 <HAL_ADCEx_InjectedConfigChannel+0x9fa>
 8009eb8:	687b      	ldr	r3, [r7, #4]
 8009eba:	681b      	ldr	r3, [r3, #0]
 8009ebc:	4a11      	ldr	r2, [pc, #68]	@ (8009f04 <HAL_ADCEx_InjectedConfigChannel+0xa3c>)
 8009ebe:	4293      	cmp	r3, r2
 8009ec0:	d101      	bne.n	8009ec6 <HAL_ADCEx_InjectedConfigChannel+0x9fe>
 8009ec2:	4a11      	ldr	r2, [pc, #68]	@ (8009f08 <HAL_ADCEx_InjectedConfigChannel+0xa40>)
 8009ec4:	e000      	b.n	8009ec8 <HAL_ADCEx_InjectedConfigChannel+0xa00>
 8009ec6:	4a0b      	ldr	r2, [pc, #44]	@ (8009ef4 <HAL_ADCEx_InjectedConfigChannel+0xa2c>)
 8009ec8:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8009ecc:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8009ed0:	4619      	mov	r1, r3
 8009ed2:	4610      	mov	r0, r2
 8009ed4:	f7ff f846 	bl	8008f64 <LL_ADC_SetCommonPathInternalCh>
 8009ed8:	e002      	b.n	8009ee0 <HAL_ADCEx_InjectedConfigChannel+0xa18>
      if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8009eda:	bf00      	nop
 8009edc:	e000      	b.n	8009ee0 <HAL_ADCEx_InjectedConfigChannel+0xa18>
      if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8009ede:	bf00      	nop
      /* nothing to do */
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8009ee0:	687b      	ldr	r3, [r7, #4]
 8009ee2:	2200      	movs	r2, #0
 8009ee4:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 8009ee8:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 8009eec:	4618      	mov	r0, r3
 8009eee:	37d8      	adds	r7, #216	@ 0xd8
 8009ef0:	46bd      	mov	sp, r7
 8009ef2:	bd80      	pop	{r7, pc}
 8009ef4:	50000700 	.word	0x50000700
 8009ef8:	c3210000 	.word	0xc3210000
 8009efc:	90c00010 	.word	0x90c00010
 8009f00:	50000600 	.word	0x50000600
 8009f04:	50000100 	.word	0x50000100
 8009f08:	50000300 	.word	0x50000300
 8009f0c:	20000020 	.word	0x20000020
 8009f10:	053e2d63 	.word	0x053e2d63
 8009f14:	c7520000 	.word	0xc7520000
 8009f18:	50000500 	.word	0x50000500
 8009f1c:	cb840000 	.word	0xcb840000

08009f20 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param pMultimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, const ADC_MultiModeTypeDef *pMultimode)
{
 8009f20:	b590      	push	{r4, r7, lr}
 8009f22:	b0a1      	sub	sp, #132	@ 0x84
 8009f24:	af00      	add	r7, sp, #0
 8009f26:	6078      	str	r0, [r7, #4]
 8009f28:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8009f2a:	2300      	movs	r3, #0
 8009f2c:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8009f30:	687b      	ldr	r3, [r7, #4]
 8009f32:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8009f36:	2b01      	cmp	r3, #1
 8009f38:	d101      	bne.n	8009f3e <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8009f3a:	2302      	movs	r3, #2
 8009f3c:	e0e7      	b.n	800a10e <HAL_ADCEx_MultiModeConfigChannel+0x1ee>
 8009f3e:	687b      	ldr	r3, [r7, #4]
 8009f40:	2201      	movs	r2, #1
 8009f42:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 8009f46:	2300      	movs	r3, #0
 8009f48:	667b      	str	r3, [r7, #100]	@ 0x64
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 8009f4a:	2300      	movs	r3, #0
 8009f4c:	66bb      	str	r3, [r7, #104]	@ 0x68

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 8009f4e:	687b      	ldr	r3, [r7, #4]
 8009f50:	681b      	ldr	r3, [r3, #0]
 8009f52:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8009f56:	d102      	bne.n	8009f5e <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8009f58:	4b6f      	ldr	r3, [pc, #444]	@ (800a118 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8009f5a:	60bb      	str	r3, [r7, #8]
 8009f5c:	e009      	b.n	8009f72 <HAL_ADCEx_MultiModeConfigChannel+0x52>
 8009f5e:	687b      	ldr	r3, [r7, #4]
 8009f60:	681b      	ldr	r3, [r3, #0]
 8009f62:	4a6e      	ldr	r2, [pc, #440]	@ (800a11c <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 8009f64:	4293      	cmp	r3, r2
 8009f66:	d102      	bne.n	8009f6e <HAL_ADCEx_MultiModeConfigChannel+0x4e>
 8009f68:	4b6d      	ldr	r3, [pc, #436]	@ (800a120 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 8009f6a:	60bb      	str	r3, [r7, #8]
 8009f6c:	e001      	b.n	8009f72 <HAL_ADCEx_MultiModeConfigChannel+0x52>
 8009f6e:	2300      	movs	r3, #0
 8009f70:	60bb      	str	r3, [r7, #8]

  if (tmp_hadc_slave.Instance == NULL)
 8009f72:	68bb      	ldr	r3, [r7, #8]
 8009f74:	2b00      	cmp	r3, #0
 8009f76:	d10b      	bne.n	8009f90 <HAL_ADCEx_MultiModeConfigChannel+0x70>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8009f78:	687b      	ldr	r3, [r7, #4]
 8009f7a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009f7c:	f043 0220 	orr.w	r2, r3, #32
 8009f80:	687b      	ldr	r3, [r7, #4]
 8009f82:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8009f84:	687b      	ldr	r3, [r7, #4]
 8009f86:	2200      	movs	r2, #0
 8009f88:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    return HAL_ERROR;
 8009f8c:	2301      	movs	r3, #1
 8009f8e:	e0be      	b.n	800a10e <HAL_ADCEx_MultiModeConfigChannel+0x1ee>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmp_hadc_slave)->Instance);
 8009f90:	68bb      	ldr	r3, [r7, #8]
 8009f92:	4618      	mov	r0, r3
 8009f94:	f7ff f925 	bl	80091e2 <LL_ADC_REG_IsConversionOngoing>
 8009f98:	67b8      	str	r0, [r7, #120]	@ 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8009f9a:	687b      	ldr	r3, [r7, #4]
 8009f9c:	681b      	ldr	r3, [r3, #0]
 8009f9e:	4618      	mov	r0, r3
 8009fa0:	f7ff f91f 	bl	80091e2 <LL_ADC_REG_IsConversionOngoing>
 8009fa4:	4603      	mov	r3, r0
 8009fa6:	2b00      	cmp	r3, #0
 8009fa8:	f040 80a0 	bne.w	800a0ec <HAL_ADCEx_MultiModeConfigChannel+0x1cc>
      && (tmp_hadc_slave_conversion_on_going == 0UL))
 8009fac:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8009fae:	2b00      	cmp	r3, #0
 8009fb0:	f040 809c 	bne.w	800a0ec <HAL_ADCEx_MultiModeConfigChannel+0x1cc>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8009fb4:	687b      	ldr	r3, [r7, #4]
 8009fb6:	681b      	ldr	r3, [r3, #0]
 8009fb8:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8009fbc:	d004      	beq.n	8009fc8 <HAL_ADCEx_MultiModeConfigChannel+0xa8>
 8009fbe:	687b      	ldr	r3, [r7, #4]
 8009fc0:	681b      	ldr	r3, [r3, #0]
 8009fc2:	4a55      	ldr	r2, [pc, #340]	@ (800a118 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8009fc4:	4293      	cmp	r3, r2
 8009fc6:	d101      	bne.n	8009fcc <HAL_ADCEx_MultiModeConfigChannel+0xac>
 8009fc8:	4b56      	ldr	r3, [pc, #344]	@ (800a124 <HAL_ADCEx_MultiModeConfigChannel+0x204>)
 8009fca:	e000      	b.n	8009fce <HAL_ADCEx_MultiModeConfigChannel+0xae>
 8009fcc:	4b56      	ldr	r3, [pc, #344]	@ (800a128 <HAL_ADCEx_MultiModeConfigChannel+0x208>)
 8009fce:	677b      	str	r3, [r7, #116]	@ 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8009fd0:	683b      	ldr	r3, [r7, #0]
 8009fd2:	681b      	ldr	r3, [r3, #0]
 8009fd4:	2b00      	cmp	r3, #0
 8009fd6:	d04b      	beq.n	800a070 <HAL_ADCEx_MultiModeConfigChannel+0x150>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 8009fd8:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8009fda:	689b      	ldr	r3, [r3, #8]
 8009fdc:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8009fe0:	683b      	ldr	r3, [r7, #0]
 8009fe2:	6859      	ldr	r1, [r3, #4]
 8009fe4:	687b      	ldr	r3, [r7, #4]
 8009fe6:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8009fea:	035b      	lsls	r3, r3, #13
 8009fec:	430b      	orrs	r3, r1
 8009fee:	431a      	orrs	r2, r3
 8009ff0:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8009ff2:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8009ff4:	687b      	ldr	r3, [r7, #4]
 8009ff6:	681b      	ldr	r3, [r3, #0]
 8009ff8:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8009ffc:	d004      	beq.n	800a008 <HAL_ADCEx_MultiModeConfigChannel+0xe8>
 8009ffe:	687b      	ldr	r3, [r7, #4]
 800a000:	681b      	ldr	r3, [r3, #0]
 800a002:	4a45      	ldr	r2, [pc, #276]	@ (800a118 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 800a004:	4293      	cmp	r3, r2
 800a006:	d10f      	bne.n	800a028 <HAL_ADCEx_MultiModeConfigChannel+0x108>
 800a008:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 800a00c:	f7ff f8d6 	bl	80091bc <LL_ADC_IsEnabled>
 800a010:	4604      	mov	r4, r0
 800a012:	4841      	ldr	r0, [pc, #260]	@ (800a118 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 800a014:	f7ff f8d2 	bl	80091bc <LL_ADC_IsEnabled>
 800a018:	4603      	mov	r3, r0
 800a01a:	4323      	orrs	r3, r4
 800a01c:	2b00      	cmp	r3, #0
 800a01e:	bf0c      	ite	eq
 800a020:	2301      	moveq	r3, #1
 800a022:	2300      	movne	r3, #0
 800a024:	b2db      	uxtb	r3, r3
 800a026:	e012      	b.n	800a04e <HAL_ADCEx_MultiModeConfigChannel+0x12e>
 800a028:	483c      	ldr	r0, [pc, #240]	@ (800a11c <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 800a02a:	f7ff f8c7 	bl	80091bc <LL_ADC_IsEnabled>
 800a02e:	4604      	mov	r4, r0
 800a030:	483b      	ldr	r0, [pc, #236]	@ (800a120 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 800a032:	f7ff f8c3 	bl	80091bc <LL_ADC_IsEnabled>
 800a036:	4603      	mov	r3, r0
 800a038:	431c      	orrs	r4, r3
 800a03a:	483c      	ldr	r0, [pc, #240]	@ (800a12c <HAL_ADCEx_MultiModeConfigChannel+0x20c>)
 800a03c:	f7ff f8be 	bl	80091bc <LL_ADC_IsEnabled>
 800a040:	4603      	mov	r3, r0
 800a042:	4323      	orrs	r3, r4
 800a044:	2b00      	cmp	r3, #0
 800a046:	bf0c      	ite	eq
 800a048:	2301      	moveq	r3, #1
 800a04a:	2300      	movne	r3, #0
 800a04c:	b2db      	uxtb	r3, r3
 800a04e:	2b00      	cmp	r3, #0
 800a050:	d056      	beq.n	800a100 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 800a052:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800a054:	689b      	ldr	r3, [r3, #8]
 800a056:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 800a05a:	f023 030f 	bic.w	r3, r3, #15
 800a05e:	683a      	ldr	r2, [r7, #0]
 800a060:	6811      	ldr	r1, [r2, #0]
 800a062:	683a      	ldr	r2, [r7, #0]
 800a064:	6892      	ldr	r2, [r2, #8]
 800a066:	430a      	orrs	r2, r1
 800a068:	431a      	orrs	r2, r3
 800a06a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800a06c:	609a      	str	r2, [r3, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 800a06e:	e047      	b.n	800a100 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 800a070:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800a072:	689b      	ldr	r3, [r3, #8]
 800a074:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800a078:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800a07a:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800a07c:	687b      	ldr	r3, [r7, #4]
 800a07e:	681b      	ldr	r3, [r3, #0]
 800a080:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800a084:	d004      	beq.n	800a090 <HAL_ADCEx_MultiModeConfigChannel+0x170>
 800a086:	687b      	ldr	r3, [r7, #4]
 800a088:	681b      	ldr	r3, [r3, #0]
 800a08a:	4a23      	ldr	r2, [pc, #140]	@ (800a118 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 800a08c:	4293      	cmp	r3, r2
 800a08e:	d10f      	bne.n	800a0b0 <HAL_ADCEx_MultiModeConfigChannel+0x190>
 800a090:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 800a094:	f7ff f892 	bl	80091bc <LL_ADC_IsEnabled>
 800a098:	4604      	mov	r4, r0
 800a09a:	481f      	ldr	r0, [pc, #124]	@ (800a118 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 800a09c:	f7ff f88e 	bl	80091bc <LL_ADC_IsEnabled>
 800a0a0:	4603      	mov	r3, r0
 800a0a2:	4323      	orrs	r3, r4
 800a0a4:	2b00      	cmp	r3, #0
 800a0a6:	bf0c      	ite	eq
 800a0a8:	2301      	moveq	r3, #1
 800a0aa:	2300      	movne	r3, #0
 800a0ac:	b2db      	uxtb	r3, r3
 800a0ae:	e012      	b.n	800a0d6 <HAL_ADCEx_MultiModeConfigChannel+0x1b6>
 800a0b0:	481a      	ldr	r0, [pc, #104]	@ (800a11c <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 800a0b2:	f7ff f883 	bl	80091bc <LL_ADC_IsEnabled>
 800a0b6:	4604      	mov	r4, r0
 800a0b8:	4819      	ldr	r0, [pc, #100]	@ (800a120 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 800a0ba:	f7ff f87f 	bl	80091bc <LL_ADC_IsEnabled>
 800a0be:	4603      	mov	r3, r0
 800a0c0:	431c      	orrs	r4, r3
 800a0c2:	481a      	ldr	r0, [pc, #104]	@ (800a12c <HAL_ADCEx_MultiModeConfigChannel+0x20c>)
 800a0c4:	f7ff f87a 	bl	80091bc <LL_ADC_IsEnabled>
 800a0c8:	4603      	mov	r3, r0
 800a0ca:	4323      	orrs	r3, r4
 800a0cc:	2b00      	cmp	r3, #0
 800a0ce:	bf0c      	ite	eq
 800a0d0:	2301      	moveq	r3, #1
 800a0d2:	2300      	movne	r3, #0
 800a0d4:	b2db      	uxtb	r3, r3
 800a0d6:	2b00      	cmp	r3, #0
 800a0d8:	d012      	beq.n	800a100 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 800a0da:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800a0dc:	689b      	ldr	r3, [r3, #8]
 800a0de:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 800a0e2:	f023 030f 	bic.w	r3, r3, #15
 800a0e6:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 800a0e8:	6093      	str	r3, [r2, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 800a0ea:	e009      	b.n	800a100 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800a0ec:	687b      	ldr	r3, [r7, #4]
 800a0ee:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a0f0:	f043 0220 	orr.w	r2, r3, #32
 800a0f4:	687b      	ldr	r3, [r7, #4]
 800a0f6:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 800a0f8:	2301      	movs	r3, #1
 800a0fa:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
 800a0fe:	e000      	b.n	800a102 <HAL_ADCEx_MultiModeConfigChannel+0x1e2>
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 800a100:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800a102:	687b      	ldr	r3, [r7, #4]
 800a104:	2200      	movs	r2, #0
 800a106:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 800a10a:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
}
 800a10e:	4618      	mov	r0, r3
 800a110:	3784      	adds	r7, #132	@ 0x84
 800a112:	46bd      	mov	sp, r7
 800a114:	bd90      	pop	{r4, r7, pc}
 800a116:	bf00      	nop
 800a118:	50000100 	.word	0x50000100
 800a11c:	50000400 	.word	0x50000400
 800a120:	50000500 	.word	0x50000500
 800a124:	50000300 	.word	0x50000300
 800a128:	50000700 	.word	0x50000700
 800a12c:	50000600 	.word	0x50000600

0800a130 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800a130:	b480      	push	{r7}
 800a132:	b085      	sub	sp, #20
 800a134:	af00      	add	r7, sp, #0
 800a136:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800a138:	687b      	ldr	r3, [r7, #4]
 800a13a:	f003 0307 	and.w	r3, r3, #7
 800a13e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800a140:	4b0c      	ldr	r3, [pc, #48]	@ (800a174 <__NVIC_SetPriorityGrouping+0x44>)
 800a142:	68db      	ldr	r3, [r3, #12]
 800a144:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800a146:	68ba      	ldr	r2, [r7, #8]
 800a148:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800a14c:	4013      	ands	r3, r2
 800a14e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800a150:	68fb      	ldr	r3, [r7, #12]
 800a152:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800a154:	68bb      	ldr	r3, [r7, #8]
 800a156:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800a158:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800a15c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800a160:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800a162:	4a04      	ldr	r2, [pc, #16]	@ (800a174 <__NVIC_SetPriorityGrouping+0x44>)
 800a164:	68bb      	ldr	r3, [r7, #8]
 800a166:	60d3      	str	r3, [r2, #12]
}
 800a168:	bf00      	nop
 800a16a:	3714      	adds	r7, #20
 800a16c:	46bd      	mov	sp, r7
 800a16e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a172:	4770      	bx	lr
 800a174:	e000ed00 	.word	0xe000ed00

0800a178 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800a178:	b480      	push	{r7}
 800a17a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800a17c:	4b04      	ldr	r3, [pc, #16]	@ (800a190 <__NVIC_GetPriorityGrouping+0x18>)
 800a17e:	68db      	ldr	r3, [r3, #12]
 800a180:	0a1b      	lsrs	r3, r3, #8
 800a182:	f003 0307 	and.w	r3, r3, #7
}
 800a186:	4618      	mov	r0, r3
 800a188:	46bd      	mov	sp, r7
 800a18a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a18e:	4770      	bx	lr
 800a190:	e000ed00 	.word	0xe000ed00

0800a194 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800a194:	b480      	push	{r7}
 800a196:	b083      	sub	sp, #12
 800a198:	af00      	add	r7, sp, #0
 800a19a:	4603      	mov	r3, r0
 800a19c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800a19e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a1a2:	2b00      	cmp	r3, #0
 800a1a4:	db0b      	blt.n	800a1be <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800a1a6:	79fb      	ldrb	r3, [r7, #7]
 800a1a8:	f003 021f 	and.w	r2, r3, #31
 800a1ac:	4907      	ldr	r1, [pc, #28]	@ (800a1cc <__NVIC_EnableIRQ+0x38>)
 800a1ae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a1b2:	095b      	lsrs	r3, r3, #5
 800a1b4:	2001      	movs	r0, #1
 800a1b6:	fa00 f202 	lsl.w	r2, r0, r2
 800a1ba:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800a1be:	bf00      	nop
 800a1c0:	370c      	adds	r7, #12
 800a1c2:	46bd      	mov	sp, r7
 800a1c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1c8:	4770      	bx	lr
 800a1ca:	bf00      	nop
 800a1cc:	e000e100 	.word	0xe000e100

0800a1d0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800a1d0:	b480      	push	{r7}
 800a1d2:	b083      	sub	sp, #12
 800a1d4:	af00      	add	r7, sp, #0
 800a1d6:	4603      	mov	r3, r0
 800a1d8:	6039      	str	r1, [r7, #0]
 800a1da:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800a1dc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a1e0:	2b00      	cmp	r3, #0
 800a1e2:	db0a      	blt.n	800a1fa <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800a1e4:	683b      	ldr	r3, [r7, #0]
 800a1e6:	b2da      	uxtb	r2, r3
 800a1e8:	490c      	ldr	r1, [pc, #48]	@ (800a21c <__NVIC_SetPriority+0x4c>)
 800a1ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a1ee:	0112      	lsls	r2, r2, #4
 800a1f0:	b2d2      	uxtb	r2, r2
 800a1f2:	440b      	add	r3, r1
 800a1f4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800a1f8:	e00a      	b.n	800a210 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800a1fa:	683b      	ldr	r3, [r7, #0]
 800a1fc:	b2da      	uxtb	r2, r3
 800a1fe:	4908      	ldr	r1, [pc, #32]	@ (800a220 <__NVIC_SetPriority+0x50>)
 800a200:	79fb      	ldrb	r3, [r7, #7]
 800a202:	f003 030f 	and.w	r3, r3, #15
 800a206:	3b04      	subs	r3, #4
 800a208:	0112      	lsls	r2, r2, #4
 800a20a:	b2d2      	uxtb	r2, r2
 800a20c:	440b      	add	r3, r1
 800a20e:	761a      	strb	r2, [r3, #24]
}
 800a210:	bf00      	nop
 800a212:	370c      	adds	r7, #12
 800a214:	46bd      	mov	sp, r7
 800a216:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a21a:	4770      	bx	lr
 800a21c:	e000e100 	.word	0xe000e100
 800a220:	e000ed00 	.word	0xe000ed00

0800a224 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800a224:	b480      	push	{r7}
 800a226:	b089      	sub	sp, #36	@ 0x24
 800a228:	af00      	add	r7, sp, #0
 800a22a:	60f8      	str	r0, [r7, #12]
 800a22c:	60b9      	str	r1, [r7, #8]
 800a22e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800a230:	68fb      	ldr	r3, [r7, #12]
 800a232:	f003 0307 	and.w	r3, r3, #7
 800a236:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800a238:	69fb      	ldr	r3, [r7, #28]
 800a23a:	f1c3 0307 	rsb	r3, r3, #7
 800a23e:	2b04      	cmp	r3, #4
 800a240:	bf28      	it	cs
 800a242:	2304      	movcs	r3, #4
 800a244:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800a246:	69fb      	ldr	r3, [r7, #28]
 800a248:	3304      	adds	r3, #4
 800a24a:	2b06      	cmp	r3, #6
 800a24c:	d902      	bls.n	800a254 <NVIC_EncodePriority+0x30>
 800a24e:	69fb      	ldr	r3, [r7, #28]
 800a250:	3b03      	subs	r3, #3
 800a252:	e000      	b.n	800a256 <NVIC_EncodePriority+0x32>
 800a254:	2300      	movs	r3, #0
 800a256:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800a258:	f04f 32ff 	mov.w	r2, #4294967295
 800a25c:	69bb      	ldr	r3, [r7, #24]
 800a25e:	fa02 f303 	lsl.w	r3, r2, r3
 800a262:	43da      	mvns	r2, r3
 800a264:	68bb      	ldr	r3, [r7, #8]
 800a266:	401a      	ands	r2, r3
 800a268:	697b      	ldr	r3, [r7, #20]
 800a26a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800a26c:	f04f 31ff 	mov.w	r1, #4294967295
 800a270:	697b      	ldr	r3, [r7, #20]
 800a272:	fa01 f303 	lsl.w	r3, r1, r3
 800a276:	43d9      	mvns	r1, r3
 800a278:	687b      	ldr	r3, [r7, #4]
 800a27a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800a27c:	4313      	orrs	r3, r2
         );
}
 800a27e:	4618      	mov	r0, r3
 800a280:	3724      	adds	r7, #36	@ 0x24
 800a282:	46bd      	mov	sp, r7
 800a284:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a288:	4770      	bx	lr
	...

0800a28c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800a28c:	b580      	push	{r7, lr}
 800a28e:	b082      	sub	sp, #8
 800a290:	af00      	add	r7, sp, #0
 800a292:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800a294:	687b      	ldr	r3, [r7, #4]
 800a296:	3b01      	subs	r3, #1
 800a298:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800a29c:	d301      	bcc.n	800a2a2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800a29e:	2301      	movs	r3, #1
 800a2a0:	e00f      	b.n	800a2c2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800a2a2:	4a0a      	ldr	r2, [pc, #40]	@ (800a2cc <SysTick_Config+0x40>)
 800a2a4:	687b      	ldr	r3, [r7, #4]
 800a2a6:	3b01      	subs	r3, #1
 800a2a8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800a2aa:	210f      	movs	r1, #15
 800a2ac:	f04f 30ff 	mov.w	r0, #4294967295
 800a2b0:	f7ff ff8e 	bl	800a1d0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800a2b4:	4b05      	ldr	r3, [pc, #20]	@ (800a2cc <SysTick_Config+0x40>)
 800a2b6:	2200      	movs	r2, #0
 800a2b8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800a2ba:	4b04      	ldr	r3, [pc, #16]	@ (800a2cc <SysTick_Config+0x40>)
 800a2bc:	2207      	movs	r2, #7
 800a2be:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800a2c0:	2300      	movs	r3, #0
}
 800a2c2:	4618      	mov	r0, r3
 800a2c4:	3708      	adds	r7, #8
 800a2c6:	46bd      	mov	sp, r7
 800a2c8:	bd80      	pop	{r7, pc}
 800a2ca:	bf00      	nop
 800a2cc:	e000e010 	.word	0xe000e010

0800a2d0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800a2d0:	b580      	push	{r7, lr}
 800a2d2:	b082      	sub	sp, #8
 800a2d4:	af00      	add	r7, sp, #0
 800a2d6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800a2d8:	6878      	ldr	r0, [r7, #4]
 800a2da:	f7ff ff29 	bl	800a130 <__NVIC_SetPriorityGrouping>
}
 800a2de:	bf00      	nop
 800a2e0:	3708      	adds	r7, #8
 800a2e2:	46bd      	mov	sp, r7
 800a2e4:	bd80      	pop	{r7, pc}

0800a2e6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800a2e6:	b580      	push	{r7, lr}
 800a2e8:	b086      	sub	sp, #24
 800a2ea:	af00      	add	r7, sp, #0
 800a2ec:	4603      	mov	r3, r0
 800a2ee:	60b9      	str	r1, [r7, #8]
 800a2f0:	607a      	str	r2, [r7, #4]
 800a2f2:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800a2f4:	f7ff ff40 	bl	800a178 <__NVIC_GetPriorityGrouping>
 800a2f8:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800a2fa:	687a      	ldr	r2, [r7, #4]
 800a2fc:	68b9      	ldr	r1, [r7, #8]
 800a2fe:	6978      	ldr	r0, [r7, #20]
 800a300:	f7ff ff90 	bl	800a224 <NVIC_EncodePriority>
 800a304:	4602      	mov	r2, r0
 800a306:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800a30a:	4611      	mov	r1, r2
 800a30c:	4618      	mov	r0, r3
 800a30e:	f7ff ff5f 	bl	800a1d0 <__NVIC_SetPriority>
}
 800a312:	bf00      	nop
 800a314:	3718      	adds	r7, #24
 800a316:	46bd      	mov	sp, r7
 800a318:	bd80      	pop	{r7, pc}

0800a31a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800a31a:	b580      	push	{r7, lr}
 800a31c:	b082      	sub	sp, #8
 800a31e:	af00      	add	r7, sp, #0
 800a320:	4603      	mov	r3, r0
 800a322:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800a324:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a328:	4618      	mov	r0, r3
 800a32a:	f7ff ff33 	bl	800a194 <__NVIC_EnableIRQ>
}
 800a32e:	bf00      	nop
 800a330:	3708      	adds	r7, #8
 800a332:	46bd      	mov	sp, r7
 800a334:	bd80      	pop	{r7, pc}

0800a336 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800a336:	b580      	push	{r7, lr}
 800a338:	b082      	sub	sp, #8
 800a33a:	af00      	add	r7, sp, #0
 800a33c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800a33e:	6878      	ldr	r0, [r7, #4]
 800a340:	f7ff ffa4 	bl	800a28c <SysTick_Config>
 800a344:	4603      	mov	r3, r0
}
 800a346:	4618      	mov	r0, r3
 800a348:	3708      	adds	r7, #8
 800a34a:	46bd      	mov	sp, r7
 800a34c:	bd80      	pop	{r7, pc}
	...

0800a350 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800a350:	b480      	push	{r7}
 800a352:	b087      	sub	sp, #28
 800a354:	af00      	add	r7, sp, #0
 800a356:	6078      	str	r0, [r7, #4]
 800a358:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800a35a:	2300      	movs	r3, #0
 800a35c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 800a35e:	e15a      	b.n	800a616 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 800a360:	683b      	ldr	r3, [r7, #0]
 800a362:	681a      	ldr	r2, [r3, #0]
 800a364:	2101      	movs	r1, #1
 800a366:	697b      	ldr	r3, [r7, #20]
 800a368:	fa01 f303 	lsl.w	r3, r1, r3
 800a36c:	4013      	ands	r3, r2
 800a36e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800a370:	68fb      	ldr	r3, [r7, #12]
 800a372:	2b00      	cmp	r3, #0
 800a374:	f000 814c 	beq.w	800a610 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800a378:	683b      	ldr	r3, [r7, #0]
 800a37a:	685b      	ldr	r3, [r3, #4]
 800a37c:	f003 0303 	and.w	r3, r3, #3
 800a380:	2b01      	cmp	r3, #1
 800a382:	d005      	beq.n	800a390 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800a384:	683b      	ldr	r3, [r7, #0]
 800a386:	685b      	ldr	r3, [r3, #4]
 800a388:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800a38c:	2b02      	cmp	r3, #2
 800a38e:	d130      	bne.n	800a3f2 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800a390:	687b      	ldr	r3, [r7, #4]
 800a392:	689b      	ldr	r3, [r3, #8]
 800a394:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800a396:	697b      	ldr	r3, [r7, #20]
 800a398:	005b      	lsls	r3, r3, #1
 800a39a:	2203      	movs	r2, #3
 800a39c:	fa02 f303 	lsl.w	r3, r2, r3
 800a3a0:	43db      	mvns	r3, r3
 800a3a2:	693a      	ldr	r2, [r7, #16]
 800a3a4:	4013      	ands	r3, r2
 800a3a6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800a3a8:	683b      	ldr	r3, [r7, #0]
 800a3aa:	68da      	ldr	r2, [r3, #12]
 800a3ac:	697b      	ldr	r3, [r7, #20]
 800a3ae:	005b      	lsls	r3, r3, #1
 800a3b0:	fa02 f303 	lsl.w	r3, r2, r3
 800a3b4:	693a      	ldr	r2, [r7, #16]
 800a3b6:	4313      	orrs	r3, r2
 800a3b8:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800a3ba:	687b      	ldr	r3, [r7, #4]
 800a3bc:	693a      	ldr	r2, [r7, #16]
 800a3be:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800a3c0:	687b      	ldr	r3, [r7, #4]
 800a3c2:	685b      	ldr	r3, [r3, #4]
 800a3c4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800a3c6:	2201      	movs	r2, #1
 800a3c8:	697b      	ldr	r3, [r7, #20]
 800a3ca:	fa02 f303 	lsl.w	r3, r2, r3
 800a3ce:	43db      	mvns	r3, r3
 800a3d0:	693a      	ldr	r2, [r7, #16]
 800a3d2:	4013      	ands	r3, r2
 800a3d4:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800a3d6:	683b      	ldr	r3, [r7, #0]
 800a3d8:	685b      	ldr	r3, [r3, #4]
 800a3da:	091b      	lsrs	r3, r3, #4
 800a3dc:	f003 0201 	and.w	r2, r3, #1
 800a3e0:	697b      	ldr	r3, [r7, #20]
 800a3e2:	fa02 f303 	lsl.w	r3, r2, r3
 800a3e6:	693a      	ldr	r2, [r7, #16]
 800a3e8:	4313      	orrs	r3, r2
 800a3ea:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800a3ec:	687b      	ldr	r3, [r7, #4]
 800a3ee:	693a      	ldr	r2, [r7, #16]
 800a3f0:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800a3f2:	683b      	ldr	r3, [r7, #0]
 800a3f4:	685b      	ldr	r3, [r3, #4]
 800a3f6:	f003 0303 	and.w	r3, r3, #3
 800a3fa:	2b03      	cmp	r3, #3
 800a3fc:	d017      	beq.n	800a42e <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800a3fe:	687b      	ldr	r3, [r7, #4]
 800a400:	68db      	ldr	r3, [r3, #12]
 800a402:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800a404:	697b      	ldr	r3, [r7, #20]
 800a406:	005b      	lsls	r3, r3, #1
 800a408:	2203      	movs	r2, #3
 800a40a:	fa02 f303 	lsl.w	r3, r2, r3
 800a40e:	43db      	mvns	r3, r3
 800a410:	693a      	ldr	r2, [r7, #16]
 800a412:	4013      	ands	r3, r2
 800a414:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800a416:	683b      	ldr	r3, [r7, #0]
 800a418:	689a      	ldr	r2, [r3, #8]
 800a41a:	697b      	ldr	r3, [r7, #20]
 800a41c:	005b      	lsls	r3, r3, #1
 800a41e:	fa02 f303 	lsl.w	r3, r2, r3
 800a422:	693a      	ldr	r2, [r7, #16]
 800a424:	4313      	orrs	r3, r2
 800a426:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800a428:	687b      	ldr	r3, [r7, #4]
 800a42a:	693a      	ldr	r2, [r7, #16]
 800a42c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800a42e:	683b      	ldr	r3, [r7, #0]
 800a430:	685b      	ldr	r3, [r3, #4]
 800a432:	f003 0303 	and.w	r3, r3, #3
 800a436:	2b02      	cmp	r3, #2
 800a438:	d123      	bne.n	800a482 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800a43a:	697b      	ldr	r3, [r7, #20]
 800a43c:	08da      	lsrs	r2, r3, #3
 800a43e:	687b      	ldr	r3, [r7, #4]
 800a440:	3208      	adds	r2, #8
 800a442:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a446:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 800a448:	697b      	ldr	r3, [r7, #20]
 800a44a:	f003 0307 	and.w	r3, r3, #7
 800a44e:	009b      	lsls	r3, r3, #2
 800a450:	220f      	movs	r2, #15
 800a452:	fa02 f303 	lsl.w	r3, r2, r3
 800a456:	43db      	mvns	r3, r3
 800a458:	693a      	ldr	r2, [r7, #16]
 800a45a:	4013      	ands	r3, r2
 800a45c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800a45e:	683b      	ldr	r3, [r7, #0]
 800a460:	691a      	ldr	r2, [r3, #16]
 800a462:	697b      	ldr	r3, [r7, #20]
 800a464:	f003 0307 	and.w	r3, r3, #7
 800a468:	009b      	lsls	r3, r3, #2
 800a46a:	fa02 f303 	lsl.w	r3, r2, r3
 800a46e:	693a      	ldr	r2, [r7, #16]
 800a470:	4313      	orrs	r3, r2
 800a472:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 800a474:	697b      	ldr	r3, [r7, #20]
 800a476:	08da      	lsrs	r2, r3, #3
 800a478:	687b      	ldr	r3, [r7, #4]
 800a47a:	3208      	adds	r2, #8
 800a47c:	6939      	ldr	r1, [r7, #16]
 800a47e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800a482:	687b      	ldr	r3, [r7, #4]
 800a484:	681b      	ldr	r3, [r3, #0]
 800a486:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 800a488:	697b      	ldr	r3, [r7, #20]
 800a48a:	005b      	lsls	r3, r3, #1
 800a48c:	2203      	movs	r2, #3
 800a48e:	fa02 f303 	lsl.w	r3, r2, r3
 800a492:	43db      	mvns	r3, r3
 800a494:	693a      	ldr	r2, [r7, #16]
 800a496:	4013      	ands	r3, r2
 800a498:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800a49a:	683b      	ldr	r3, [r7, #0]
 800a49c:	685b      	ldr	r3, [r3, #4]
 800a49e:	f003 0203 	and.w	r2, r3, #3
 800a4a2:	697b      	ldr	r3, [r7, #20]
 800a4a4:	005b      	lsls	r3, r3, #1
 800a4a6:	fa02 f303 	lsl.w	r3, r2, r3
 800a4aa:	693a      	ldr	r2, [r7, #16]
 800a4ac:	4313      	orrs	r3, r2
 800a4ae:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800a4b0:	687b      	ldr	r3, [r7, #4]
 800a4b2:	693a      	ldr	r2, [r7, #16]
 800a4b4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800a4b6:	683b      	ldr	r3, [r7, #0]
 800a4b8:	685b      	ldr	r3, [r3, #4]
 800a4ba:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800a4be:	2b00      	cmp	r3, #0
 800a4c0:	f000 80a6 	beq.w	800a610 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800a4c4:	4b5b      	ldr	r3, [pc, #364]	@ (800a634 <HAL_GPIO_Init+0x2e4>)
 800a4c6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a4c8:	4a5a      	ldr	r2, [pc, #360]	@ (800a634 <HAL_GPIO_Init+0x2e4>)
 800a4ca:	f043 0301 	orr.w	r3, r3, #1
 800a4ce:	6613      	str	r3, [r2, #96]	@ 0x60
 800a4d0:	4b58      	ldr	r3, [pc, #352]	@ (800a634 <HAL_GPIO_Init+0x2e4>)
 800a4d2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a4d4:	f003 0301 	and.w	r3, r3, #1
 800a4d8:	60bb      	str	r3, [r7, #8]
 800a4da:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 800a4dc:	4a56      	ldr	r2, [pc, #344]	@ (800a638 <HAL_GPIO_Init+0x2e8>)
 800a4de:	697b      	ldr	r3, [r7, #20]
 800a4e0:	089b      	lsrs	r3, r3, #2
 800a4e2:	3302      	adds	r3, #2
 800a4e4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800a4e8:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 800a4ea:	697b      	ldr	r3, [r7, #20]
 800a4ec:	f003 0303 	and.w	r3, r3, #3
 800a4f0:	009b      	lsls	r3, r3, #2
 800a4f2:	220f      	movs	r2, #15
 800a4f4:	fa02 f303 	lsl.w	r3, r2, r3
 800a4f8:	43db      	mvns	r3, r3
 800a4fa:	693a      	ldr	r2, [r7, #16]
 800a4fc:	4013      	ands	r3, r2
 800a4fe:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 800a500:	687b      	ldr	r3, [r7, #4]
 800a502:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 800a506:	d01f      	beq.n	800a548 <HAL_GPIO_Init+0x1f8>
 800a508:	687b      	ldr	r3, [r7, #4]
 800a50a:	4a4c      	ldr	r2, [pc, #304]	@ (800a63c <HAL_GPIO_Init+0x2ec>)
 800a50c:	4293      	cmp	r3, r2
 800a50e:	d019      	beq.n	800a544 <HAL_GPIO_Init+0x1f4>
 800a510:	687b      	ldr	r3, [r7, #4]
 800a512:	4a4b      	ldr	r2, [pc, #300]	@ (800a640 <HAL_GPIO_Init+0x2f0>)
 800a514:	4293      	cmp	r3, r2
 800a516:	d013      	beq.n	800a540 <HAL_GPIO_Init+0x1f0>
 800a518:	687b      	ldr	r3, [r7, #4]
 800a51a:	4a4a      	ldr	r2, [pc, #296]	@ (800a644 <HAL_GPIO_Init+0x2f4>)
 800a51c:	4293      	cmp	r3, r2
 800a51e:	d00d      	beq.n	800a53c <HAL_GPIO_Init+0x1ec>
 800a520:	687b      	ldr	r3, [r7, #4]
 800a522:	4a49      	ldr	r2, [pc, #292]	@ (800a648 <HAL_GPIO_Init+0x2f8>)
 800a524:	4293      	cmp	r3, r2
 800a526:	d007      	beq.n	800a538 <HAL_GPIO_Init+0x1e8>
 800a528:	687b      	ldr	r3, [r7, #4]
 800a52a:	4a48      	ldr	r2, [pc, #288]	@ (800a64c <HAL_GPIO_Init+0x2fc>)
 800a52c:	4293      	cmp	r3, r2
 800a52e:	d101      	bne.n	800a534 <HAL_GPIO_Init+0x1e4>
 800a530:	2305      	movs	r3, #5
 800a532:	e00a      	b.n	800a54a <HAL_GPIO_Init+0x1fa>
 800a534:	2306      	movs	r3, #6
 800a536:	e008      	b.n	800a54a <HAL_GPIO_Init+0x1fa>
 800a538:	2304      	movs	r3, #4
 800a53a:	e006      	b.n	800a54a <HAL_GPIO_Init+0x1fa>
 800a53c:	2303      	movs	r3, #3
 800a53e:	e004      	b.n	800a54a <HAL_GPIO_Init+0x1fa>
 800a540:	2302      	movs	r3, #2
 800a542:	e002      	b.n	800a54a <HAL_GPIO_Init+0x1fa>
 800a544:	2301      	movs	r3, #1
 800a546:	e000      	b.n	800a54a <HAL_GPIO_Init+0x1fa>
 800a548:	2300      	movs	r3, #0
 800a54a:	697a      	ldr	r2, [r7, #20]
 800a54c:	f002 0203 	and.w	r2, r2, #3
 800a550:	0092      	lsls	r2, r2, #2
 800a552:	4093      	lsls	r3, r2
 800a554:	693a      	ldr	r2, [r7, #16]
 800a556:	4313      	orrs	r3, r2
 800a558:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800a55a:	4937      	ldr	r1, [pc, #220]	@ (800a638 <HAL_GPIO_Init+0x2e8>)
 800a55c:	697b      	ldr	r3, [r7, #20]
 800a55e:	089b      	lsrs	r3, r3, #2
 800a560:	3302      	adds	r3, #2
 800a562:	693a      	ldr	r2, [r7, #16]
 800a564:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800a568:	4b39      	ldr	r3, [pc, #228]	@ (800a650 <HAL_GPIO_Init+0x300>)
 800a56a:	689b      	ldr	r3, [r3, #8]
 800a56c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800a56e:	68fb      	ldr	r3, [r7, #12]
 800a570:	43db      	mvns	r3, r3
 800a572:	693a      	ldr	r2, [r7, #16]
 800a574:	4013      	ands	r3, r2
 800a576:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800a578:	683b      	ldr	r3, [r7, #0]
 800a57a:	685b      	ldr	r3, [r3, #4]
 800a57c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800a580:	2b00      	cmp	r3, #0
 800a582:	d003      	beq.n	800a58c <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 800a584:	693a      	ldr	r2, [r7, #16]
 800a586:	68fb      	ldr	r3, [r7, #12]
 800a588:	4313      	orrs	r3, r2
 800a58a:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800a58c:	4a30      	ldr	r2, [pc, #192]	@ (800a650 <HAL_GPIO_Init+0x300>)
 800a58e:	693b      	ldr	r3, [r7, #16]
 800a590:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800a592:	4b2f      	ldr	r3, [pc, #188]	@ (800a650 <HAL_GPIO_Init+0x300>)
 800a594:	68db      	ldr	r3, [r3, #12]
 800a596:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800a598:	68fb      	ldr	r3, [r7, #12]
 800a59a:	43db      	mvns	r3, r3
 800a59c:	693a      	ldr	r2, [r7, #16]
 800a59e:	4013      	ands	r3, r2
 800a5a0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800a5a2:	683b      	ldr	r3, [r7, #0]
 800a5a4:	685b      	ldr	r3, [r3, #4]
 800a5a6:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800a5aa:	2b00      	cmp	r3, #0
 800a5ac:	d003      	beq.n	800a5b6 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 800a5ae:	693a      	ldr	r2, [r7, #16]
 800a5b0:	68fb      	ldr	r3, [r7, #12]
 800a5b2:	4313      	orrs	r3, r2
 800a5b4:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800a5b6:	4a26      	ldr	r2, [pc, #152]	@ (800a650 <HAL_GPIO_Init+0x300>)
 800a5b8:	693b      	ldr	r3, [r7, #16]
 800a5ba:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 800a5bc:	4b24      	ldr	r3, [pc, #144]	@ (800a650 <HAL_GPIO_Init+0x300>)
 800a5be:	685b      	ldr	r3, [r3, #4]
 800a5c0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800a5c2:	68fb      	ldr	r3, [r7, #12]
 800a5c4:	43db      	mvns	r3, r3
 800a5c6:	693a      	ldr	r2, [r7, #16]
 800a5c8:	4013      	ands	r3, r2
 800a5ca:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800a5cc:	683b      	ldr	r3, [r7, #0]
 800a5ce:	685b      	ldr	r3, [r3, #4]
 800a5d0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a5d4:	2b00      	cmp	r3, #0
 800a5d6:	d003      	beq.n	800a5e0 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 800a5d8:	693a      	ldr	r2, [r7, #16]
 800a5da:	68fb      	ldr	r3, [r7, #12]
 800a5dc:	4313      	orrs	r3, r2
 800a5de:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800a5e0:	4a1b      	ldr	r2, [pc, #108]	@ (800a650 <HAL_GPIO_Init+0x300>)
 800a5e2:	693b      	ldr	r3, [r7, #16]
 800a5e4:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 800a5e6:	4b1a      	ldr	r3, [pc, #104]	@ (800a650 <HAL_GPIO_Init+0x300>)
 800a5e8:	681b      	ldr	r3, [r3, #0]
 800a5ea:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800a5ec:	68fb      	ldr	r3, [r7, #12]
 800a5ee:	43db      	mvns	r3, r3
 800a5f0:	693a      	ldr	r2, [r7, #16]
 800a5f2:	4013      	ands	r3, r2
 800a5f4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800a5f6:	683b      	ldr	r3, [r7, #0]
 800a5f8:	685b      	ldr	r3, [r3, #4]
 800a5fa:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800a5fe:	2b00      	cmp	r3, #0
 800a600:	d003      	beq.n	800a60a <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 800a602:	693a      	ldr	r2, [r7, #16]
 800a604:	68fb      	ldr	r3, [r7, #12]
 800a606:	4313      	orrs	r3, r2
 800a608:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800a60a:	4a11      	ldr	r2, [pc, #68]	@ (800a650 <HAL_GPIO_Init+0x300>)
 800a60c:	693b      	ldr	r3, [r7, #16]
 800a60e:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 800a610:	697b      	ldr	r3, [r7, #20]
 800a612:	3301      	adds	r3, #1
 800a614:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 800a616:	683b      	ldr	r3, [r7, #0]
 800a618:	681a      	ldr	r2, [r3, #0]
 800a61a:	697b      	ldr	r3, [r7, #20]
 800a61c:	fa22 f303 	lsr.w	r3, r2, r3
 800a620:	2b00      	cmp	r3, #0
 800a622:	f47f ae9d 	bne.w	800a360 <HAL_GPIO_Init+0x10>
  }
}
 800a626:	bf00      	nop
 800a628:	bf00      	nop
 800a62a:	371c      	adds	r7, #28
 800a62c:	46bd      	mov	sp, r7
 800a62e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a632:	4770      	bx	lr
 800a634:	40021000 	.word	0x40021000
 800a638:	40010000 	.word	0x40010000
 800a63c:	48000400 	.word	0x48000400
 800a640:	48000800 	.word	0x48000800
 800a644:	48000c00 	.word	0x48000c00
 800a648:	48001000 	.word	0x48001000
 800a64c:	48001400 	.word	0x48001400
 800a650:	40010400 	.word	0x40010400

0800a654 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800a654:	b480      	push	{r7}
 800a656:	b085      	sub	sp, #20
 800a658:	af00      	add	r7, sp, #0
 800a65a:	6078      	str	r0, [r7, #4]
 800a65c:	460b      	mov	r3, r1
 800a65e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 800a660:	687b      	ldr	r3, [r7, #4]
 800a662:	691a      	ldr	r2, [r3, #16]
 800a664:	887b      	ldrh	r3, [r7, #2]
 800a666:	4013      	ands	r3, r2
 800a668:	2b00      	cmp	r3, #0
 800a66a:	d002      	beq.n	800a672 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800a66c:	2301      	movs	r3, #1
 800a66e:	73fb      	strb	r3, [r7, #15]
 800a670:	e001      	b.n	800a676 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800a672:	2300      	movs	r3, #0
 800a674:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800a676:	7bfb      	ldrb	r3, [r7, #15]
}
 800a678:	4618      	mov	r0, r3
 800a67a:	3714      	adds	r7, #20
 800a67c:	46bd      	mov	sp, r7
 800a67e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a682:	4770      	bx	lr

0800a684 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800a684:	b480      	push	{r7}
 800a686:	b083      	sub	sp, #12
 800a688:	af00      	add	r7, sp, #0
 800a68a:	6078      	str	r0, [r7, #4]
 800a68c:	460b      	mov	r3, r1
 800a68e:	807b      	strh	r3, [r7, #2]
 800a690:	4613      	mov	r3, r2
 800a692:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800a694:	787b      	ldrb	r3, [r7, #1]
 800a696:	2b00      	cmp	r3, #0
 800a698:	d003      	beq.n	800a6a2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800a69a:	887a      	ldrh	r2, [r7, #2]
 800a69c:	687b      	ldr	r3, [r7, #4]
 800a69e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800a6a0:	e002      	b.n	800a6a8 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800a6a2:	887a      	ldrh	r2, [r7, #2]
 800a6a4:	687b      	ldr	r3, [r7, #4]
 800a6a6:	629a      	str	r2, [r3, #40]	@ 0x28
}
 800a6a8:	bf00      	nop
 800a6aa:	370c      	adds	r7, #12
 800a6ac:	46bd      	mov	sp, r7
 800a6ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6b2:	4770      	bx	lr

0800a6b4 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800a6b4:	b480      	push	{r7}
 800a6b6:	b085      	sub	sp, #20
 800a6b8:	af00      	add	r7, sp, #0
 800a6ba:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 800a6bc:	687b      	ldr	r3, [r7, #4]
 800a6be:	2b00      	cmp	r3, #0
 800a6c0:	d141      	bne.n	800a746 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800a6c2:	4b4b      	ldr	r3, [pc, #300]	@ (800a7f0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800a6c4:	681b      	ldr	r3, [r3, #0]
 800a6c6:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800a6ca:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800a6ce:	d131      	bne.n	800a734 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800a6d0:	4b47      	ldr	r3, [pc, #284]	@ (800a7f0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800a6d2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a6d6:	4a46      	ldr	r2, [pc, #280]	@ (800a7f0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800a6d8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800a6dc:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800a6e0:	4b43      	ldr	r3, [pc, #268]	@ (800a7f0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800a6e2:	681b      	ldr	r3, [r3, #0]
 800a6e4:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800a6e8:	4a41      	ldr	r2, [pc, #260]	@ (800a7f0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800a6ea:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800a6ee:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800a6f0:	4b40      	ldr	r3, [pc, #256]	@ (800a7f4 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800a6f2:	681b      	ldr	r3, [r3, #0]
 800a6f4:	2232      	movs	r2, #50	@ 0x32
 800a6f6:	fb02 f303 	mul.w	r3, r2, r3
 800a6fa:	4a3f      	ldr	r2, [pc, #252]	@ (800a7f8 <HAL_PWREx_ControlVoltageScaling+0x144>)
 800a6fc:	fba2 2303 	umull	r2, r3, r2, r3
 800a700:	0c9b      	lsrs	r3, r3, #18
 800a702:	3301      	adds	r3, #1
 800a704:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800a706:	e002      	b.n	800a70e <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 800a708:	68fb      	ldr	r3, [r7, #12]
 800a70a:	3b01      	subs	r3, #1
 800a70c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800a70e:	4b38      	ldr	r3, [pc, #224]	@ (800a7f0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800a710:	695b      	ldr	r3, [r3, #20]
 800a712:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800a716:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800a71a:	d102      	bne.n	800a722 <HAL_PWREx_ControlVoltageScaling+0x6e>
 800a71c:	68fb      	ldr	r3, [r7, #12]
 800a71e:	2b00      	cmp	r3, #0
 800a720:	d1f2      	bne.n	800a708 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800a722:	4b33      	ldr	r3, [pc, #204]	@ (800a7f0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800a724:	695b      	ldr	r3, [r3, #20]
 800a726:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800a72a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800a72e:	d158      	bne.n	800a7e2 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 800a730:	2303      	movs	r3, #3
 800a732:	e057      	b.n	800a7e4 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800a734:	4b2e      	ldr	r3, [pc, #184]	@ (800a7f0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800a736:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a73a:	4a2d      	ldr	r2, [pc, #180]	@ (800a7f0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800a73c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800a740:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 800a744:	e04d      	b.n	800a7e2 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800a746:	687b      	ldr	r3, [r7, #4]
 800a748:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a74c:	d141      	bne.n	800a7d2 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800a74e:	4b28      	ldr	r3, [pc, #160]	@ (800a7f0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800a750:	681b      	ldr	r3, [r3, #0]
 800a752:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800a756:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800a75a:	d131      	bne.n	800a7c0 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800a75c:	4b24      	ldr	r3, [pc, #144]	@ (800a7f0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800a75e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a762:	4a23      	ldr	r2, [pc, #140]	@ (800a7f0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800a764:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800a768:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800a76c:	4b20      	ldr	r3, [pc, #128]	@ (800a7f0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800a76e:	681b      	ldr	r3, [r3, #0]
 800a770:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800a774:	4a1e      	ldr	r2, [pc, #120]	@ (800a7f0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800a776:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800a77a:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800a77c:	4b1d      	ldr	r3, [pc, #116]	@ (800a7f4 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800a77e:	681b      	ldr	r3, [r3, #0]
 800a780:	2232      	movs	r2, #50	@ 0x32
 800a782:	fb02 f303 	mul.w	r3, r2, r3
 800a786:	4a1c      	ldr	r2, [pc, #112]	@ (800a7f8 <HAL_PWREx_ControlVoltageScaling+0x144>)
 800a788:	fba2 2303 	umull	r2, r3, r2, r3
 800a78c:	0c9b      	lsrs	r3, r3, #18
 800a78e:	3301      	adds	r3, #1
 800a790:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800a792:	e002      	b.n	800a79a <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 800a794:	68fb      	ldr	r3, [r7, #12]
 800a796:	3b01      	subs	r3, #1
 800a798:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800a79a:	4b15      	ldr	r3, [pc, #84]	@ (800a7f0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800a79c:	695b      	ldr	r3, [r3, #20]
 800a79e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800a7a2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800a7a6:	d102      	bne.n	800a7ae <HAL_PWREx_ControlVoltageScaling+0xfa>
 800a7a8:	68fb      	ldr	r3, [r7, #12]
 800a7aa:	2b00      	cmp	r3, #0
 800a7ac:	d1f2      	bne.n	800a794 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800a7ae:	4b10      	ldr	r3, [pc, #64]	@ (800a7f0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800a7b0:	695b      	ldr	r3, [r3, #20]
 800a7b2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800a7b6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800a7ba:	d112      	bne.n	800a7e2 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 800a7bc:	2303      	movs	r3, #3
 800a7be:	e011      	b.n	800a7e4 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800a7c0:	4b0b      	ldr	r3, [pc, #44]	@ (800a7f0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800a7c2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a7c6:	4a0a      	ldr	r2, [pc, #40]	@ (800a7f0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800a7c8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800a7cc:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 800a7d0:	e007      	b.n	800a7e2 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800a7d2:	4b07      	ldr	r3, [pc, #28]	@ (800a7f0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800a7d4:	681b      	ldr	r3, [r3, #0]
 800a7d6:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800a7da:	4a05      	ldr	r2, [pc, #20]	@ (800a7f0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800a7dc:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800a7e0:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 800a7e2:	2300      	movs	r3, #0
}
 800a7e4:	4618      	mov	r0, r3
 800a7e6:	3714      	adds	r7, #20
 800a7e8:	46bd      	mov	sp, r7
 800a7ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7ee:	4770      	bx	lr
 800a7f0:	40007000 	.word	0x40007000
 800a7f4:	20000020 	.word	0x20000020
 800a7f8:	431bde83 	.word	0x431bde83

0800a7fc <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 800a7fc:	b480      	push	{r7}
 800a7fe:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 800a800:	4b05      	ldr	r3, [pc, #20]	@ (800a818 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800a802:	689b      	ldr	r3, [r3, #8]
 800a804:	4a04      	ldr	r2, [pc, #16]	@ (800a818 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800a806:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800a80a:	6093      	str	r3, [r2, #8]
}
 800a80c:	bf00      	nop
 800a80e:	46bd      	mov	sp, r7
 800a810:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a814:	4770      	bx	lr
 800a816:	bf00      	nop
 800a818:	40007000 	.word	0x40007000

0800a81c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800a81c:	b580      	push	{r7, lr}
 800a81e:	b088      	sub	sp, #32
 800a820:	af00      	add	r7, sp, #0
 800a822:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800a824:	687b      	ldr	r3, [r7, #4]
 800a826:	2b00      	cmp	r3, #0
 800a828:	d101      	bne.n	800a82e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800a82a:	2301      	movs	r3, #1
 800a82c:	e2fe      	b.n	800ae2c <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800a82e:	687b      	ldr	r3, [r7, #4]
 800a830:	681b      	ldr	r3, [r3, #0]
 800a832:	f003 0301 	and.w	r3, r3, #1
 800a836:	2b00      	cmp	r3, #0
 800a838:	d075      	beq.n	800a926 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800a83a:	4b97      	ldr	r3, [pc, #604]	@ (800aa98 <HAL_RCC_OscConfig+0x27c>)
 800a83c:	689b      	ldr	r3, [r3, #8]
 800a83e:	f003 030c 	and.w	r3, r3, #12
 800a842:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800a844:	4b94      	ldr	r3, [pc, #592]	@ (800aa98 <HAL_RCC_OscConfig+0x27c>)
 800a846:	68db      	ldr	r3, [r3, #12]
 800a848:	f003 0303 	and.w	r3, r3, #3
 800a84c:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 800a84e:	69bb      	ldr	r3, [r7, #24]
 800a850:	2b0c      	cmp	r3, #12
 800a852:	d102      	bne.n	800a85a <HAL_RCC_OscConfig+0x3e>
 800a854:	697b      	ldr	r3, [r7, #20]
 800a856:	2b03      	cmp	r3, #3
 800a858:	d002      	beq.n	800a860 <HAL_RCC_OscConfig+0x44>
 800a85a:	69bb      	ldr	r3, [r7, #24]
 800a85c:	2b08      	cmp	r3, #8
 800a85e:	d10b      	bne.n	800a878 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800a860:	4b8d      	ldr	r3, [pc, #564]	@ (800aa98 <HAL_RCC_OscConfig+0x27c>)
 800a862:	681b      	ldr	r3, [r3, #0]
 800a864:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a868:	2b00      	cmp	r3, #0
 800a86a:	d05b      	beq.n	800a924 <HAL_RCC_OscConfig+0x108>
 800a86c:	687b      	ldr	r3, [r7, #4]
 800a86e:	685b      	ldr	r3, [r3, #4]
 800a870:	2b00      	cmp	r3, #0
 800a872:	d157      	bne.n	800a924 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800a874:	2301      	movs	r3, #1
 800a876:	e2d9      	b.n	800ae2c <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800a878:	687b      	ldr	r3, [r7, #4]
 800a87a:	685b      	ldr	r3, [r3, #4]
 800a87c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a880:	d106      	bne.n	800a890 <HAL_RCC_OscConfig+0x74>
 800a882:	4b85      	ldr	r3, [pc, #532]	@ (800aa98 <HAL_RCC_OscConfig+0x27c>)
 800a884:	681b      	ldr	r3, [r3, #0]
 800a886:	4a84      	ldr	r2, [pc, #528]	@ (800aa98 <HAL_RCC_OscConfig+0x27c>)
 800a888:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800a88c:	6013      	str	r3, [r2, #0]
 800a88e:	e01d      	b.n	800a8cc <HAL_RCC_OscConfig+0xb0>
 800a890:	687b      	ldr	r3, [r7, #4]
 800a892:	685b      	ldr	r3, [r3, #4]
 800a894:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800a898:	d10c      	bne.n	800a8b4 <HAL_RCC_OscConfig+0x98>
 800a89a:	4b7f      	ldr	r3, [pc, #508]	@ (800aa98 <HAL_RCC_OscConfig+0x27c>)
 800a89c:	681b      	ldr	r3, [r3, #0]
 800a89e:	4a7e      	ldr	r2, [pc, #504]	@ (800aa98 <HAL_RCC_OscConfig+0x27c>)
 800a8a0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800a8a4:	6013      	str	r3, [r2, #0]
 800a8a6:	4b7c      	ldr	r3, [pc, #496]	@ (800aa98 <HAL_RCC_OscConfig+0x27c>)
 800a8a8:	681b      	ldr	r3, [r3, #0]
 800a8aa:	4a7b      	ldr	r2, [pc, #492]	@ (800aa98 <HAL_RCC_OscConfig+0x27c>)
 800a8ac:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800a8b0:	6013      	str	r3, [r2, #0]
 800a8b2:	e00b      	b.n	800a8cc <HAL_RCC_OscConfig+0xb0>
 800a8b4:	4b78      	ldr	r3, [pc, #480]	@ (800aa98 <HAL_RCC_OscConfig+0x27c>)
 800a8b6:	681b      	ldr	r3, [r3, #0]
 800a8b8:	4a77      	ldr	r2, [pc, #476]	@ (800aa98 <HAL_RCC_OscConfig+0x27c>)
 800a8ba:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800a8be:	6013      	str	r3, [r2, #0]
 800a8c0:	4b75      	ldr	r3, [pc, #468]	@ (800aa98 <HAL_RCC_OscConfig+0x27c>)
 800a8c2:	681b      	ldr	r3, [r3, #0]
 800a8c4:	4a74      	ldr	r2, [pc, #464]	@ (800aa98 <HAL_RCC_OscConfig+0x27c>)
 800a8c6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800a8ca:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800a8cc:	687b      	ldr	r3, [r7, #4]
 800a8ce:	685b      	ldr	r3, [r3, #4]
 800a8d0:	2b00      	cmp	r3, #0
 800a8d2:	d013      	beq.n	800a8fc <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a8d4:	f7fc fe92 	bl	80075fc <HAL_GetTick>
 800a8d8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800a8da:	e008      	b.n	800a8ee <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800a8dc:	f7fc fe8e 	bl	80075fc <HAL_GetTick>
 800a8e0:	4602      	mov	r2, r0
 800a8e2:	693b      	ldr	r3, [r7, #16]
 800a8e4:	1ad3      	subs	r3, r2, r3
 800a8e6:	2b64      	cmp	r3, #100	@ 0x64
 800a8e8:	d901      	bls.n	800a8ee <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800a8ea:	2303      	movs	r3, #3
 800a8ec:	e29e      	b.n	800ae2c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800a8ee:	4b6a      	ldr	r3, [pc, #424]	@ (800aa98 <HAL_RCC_OscConfig+0x27c>)
 800a8f0:	681b      	ldr	r3, [r3, #0]
 800a8f2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a8f6:	2b00      	cmp	r3, #0
 800a8f8:	d0f0      	beq.n	800a8dc <HAL_RCC_OscConfig+0xc0>
 800a8fa:	e014      	b.n	800a926 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a8fc:	f7fc fe7e 	bl	80075fc <HAL_GetTick>
 800a900:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800a902:	e008      	b.n	800a916 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800a904:	f7fc fe7a 	bl	80075fc <HAL_GetTick>
 800a908:	4602      	mov	r2, r0
 800a90a:	693b      	ldr	r3, [r7, #16]
 800a90c:	1ad3      	subs	r3, r2, r3
 800a90e:	2b64      	cmp	r3, #100	@ 0x64
 800a910:	d901      	bls.n	800a916 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800a912:	2303      	movs	r3, #3
 800a914:	e28a      	b.n	800ae2c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800a916:	4b60      	ldr	r3, [pc, #384]	@ (800aa98 <HAL_RCC_OscConfig+0x27c>)
 800a918:	681b      	ldr	r3, [r3, #0]
 800a91a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a91e:	2b00      	cmp	r3, #0
 800a920:	d1f0      	bne.n	800a904 <HAL_RCC_OscConfig+0xe8>
 800a922:	e000      	b.n	800a926 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800a924:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800a926:	687b      	ldr	r3, [r7, #4]
 800a928:	681b      	ldr	r3, [r3, #0]
 800a92a:	f003 0302 	and.w	r3, r3, #2
 800a92e:	2b00      	cmp	r3, #0
 800a930:	d075      	beq.n	800aa1e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800a932:	4b59      	ldr	r3, [pc, #356]	@ (800aa98 <HAL_RCC_OscConfig+0x27c>)
 800a934:	689b      	ldr	r3, [r3, #8]
 800a936:	f003 030c 	and.w	r3, r3, #12
 800a93a:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800a93c:	4b56      	ldr	r3, [pc, #344]	@ (800aa98 <HAL_RCC_OscConfig+0x27c>)
 800a93e:	68db      	ldr	r3, [r3, #12]
 800a940:	f003 0303 	and.w	r3, r3, #3
 800a944:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 800a946:	69bb      	ldr	r3, [r7, #24]
 800a948:	2b0c      	cmp	r3, #12
 800a94a:	d102      	bne.n	800a952 <HAL_RCC_OscConfig+0x136>
 800a94c:	697b      	ldr	r3, [r7, #20]
 800a94e:	2b02      	cmp	r3, #2
 800a950:	d002      	beq.n	800a958 <HAL_RCC_OscConfig+0x13c>
 800a952:	69bb      	ldr	r3, [r7, #24]
 800a954:	2b04      	cmp	r3, #4
 800a956:	d11f      	bne.n	800a998 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800a958:	4b4f      	ldr	r3, [pc, #316]	@ (800aa98 <HAL_RCC_OscConfig+0x27c>)
 800a95a:	681b      	ldr	r3, [r3, #0]
 800a95c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800a960:	2b00      	cmp	r3, #0
 800a962:	d005      	beq.n	800a970 <HAL_RCC_OscConfig+0x154>
 800a964:	687b      	ldr	r3, [r7, #4]
 800a966:	68db      	ldr	r3, [r3, #12]
 800a968:	2b00      	cmp	r3, #0
 800a96a:	d101      	bne.n	800a970 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 800a96c:	2301      	movs	r3, #1
 800a96e:	e25d      	b.n	800ae2c <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800a970:	4b49      	ldr	r3, [pc, #292]	@ (800aa98 <HAL_RCC_OscConfig+0x27c>)
 800a972:	685b      	ldr	r3, [r3, #4]
 800a974:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800a978:	687b      	ldr	r3, [r7, #4]
 800a97a:	691b      	ldr	r3, [r3, #16]
 800a97c:	061b      	lsls	r3, r3, #24
 800a97e:	4946      	ldr	r1, [pc, #280]	@ (800aa98 <HAL_RCC_OscConfig+0x27c>)
 800a980:	4313      	orrs	r3, r2
 800a982:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 800a984:	4b45      	ldr	r3, [pc, #276]	@ (800aa9c <HAL_RCC_OscConfig+0x280>)
 800a986:	681b      	ldr	r3, [r3, #0]
 800a988:	4618      	mov	r0, r3
 800a98a:	f7fc fdeb 	bl	8007564 <HAL_InitTick>
 800a98e:	4603      	mov	r3, r0
 800a990:	2b00      	cmp	r3, #0
 800a992:	d043      	beq.n	800aa1c <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 800a994:	2301      	movs	r3, #1
 800a996:	e249      	b.n	800ae2c <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800a998:	687b      	ldr	r3, [r7, #4]
 800a99a:	68db      	ldr	r3, [r3, #12]
 800a99c:	2b00      	cmp	r3, #0
 800a99e:	d023      	beq.n	800a9e8 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800a9a0:	4b3d      	ldr	r3, [pc, #244]	@ (800aa98 <HAL_RCC_OscConfig+0x27c>)
 800a9a2:	681b      	ldr	r3, [r3, #0]
 800a9a4:	4a3c      	ldr	r2, [pc, #240]	@ (800aa98 <HAL_RCC_OscConfig+0x27c>)
 800a9a6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800a9aa:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a9ac:	f7fc fe26 	bl	80075fc <HAL_GetTick>
 800a9b0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800a9b2:	e008      	b.n	800a9c6 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800a9b4:	f7fc fe22 	bl	80075fc <HAL_GetTick>
 800a9b8:	4602      	mov	r2, r0
 800a9ba:	693b      	ldr	r3, [r7, #16]
 800a9bc:	1ad3      	subs	r3, r2, r3
 800a9be:	2b02      	cmp	r3, #2
 800a9c0:	d901      	bls.n	800a9c6 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 800a9c2:	2303      	movs	r3, #3
 800a9c4:	e232      	b.n	800ae2c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800a9c6:	4b34      	ldr	r3, [pc, #208]	@ (800aa98 <HAL_RCC_OscConfig+0x27c>)
 800a9c8:	681b      	ldr	r3, [r3, #0]
 800a9ca:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800a9ce:	2b00      	cmp	r3, #0
 800a9d0:	d0f0      	beq.n	800a9b4 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800a9d2:	4b31      	ldr	r3, [pc, #196]	@ (800aa98 <HAL_RCC_OscConfig+0x27c>)
 800a9d4:	685b      	ldr	r3, [r3, #4]
 800a9d6:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800a9da:	687b      	ldr	r3, [r7, #4]
 800a9dc:	691b      	ldr	r3, [r3, #16]
 800a9de:	061b      	lsls	r3, r3, #24
 800a9e0:	492d      	ldr	r1, [pc, #180]	@ (800aa98 <HAL_RCC_OscConfig+0x27c>)
 800a9e2:	4313      	orrs	r3, r2
 800a9e4:	604b      	str	r3, [r1, #4]
 800a9e6:	e01a      	b.n	800aa1e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800a9e8:	4b2b      	ldr	r3, [pc, #172]	@ (800aa98 <HAL_RCC_OscConfig+0x27c>)
 800a9ea:	681b      	ldr	r3, [r3, #0]
 800a9ec:	4a2a      	ldr	r2, [pc, #168]	@ (800aa98 <HAL_RCC_OscConfig+0x27c>)
 800a9ee:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800a9f2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a9f4:	f7fc fe02 	bl	80075fc <HAL_GetTick>
 800a9f8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800a9fa:	e008      	b.n	800aa0e <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800a9fc:	f7fc fdfe 	bl	80075fc <HAL_GetTick>
 800aa00:	4602      	mov	r2, r0
 800aa02:	693b      	ldr	r3, [r7, #16]
 800aa04:	1ad3      	subs	r3, r2, r3
 800aa06:	2b02      	cmp	r3, #2
 800aa08:	d901      	bls.n	800aa0e <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 800aa0a:	2303      	movs	r3, #3
 800aa0c:	e20e      	b.n	800ae2c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800aa0e:	4b22      	ldr	r3, [pc, #136]	@ (800aa98 <HAL_RCC_OscConfig+0x27c>)
 800aa10:	681b      	ldr	r3, [r3, #0]
 800aa12:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800aa16:	2b00      	cmp	r3, #0
 800aa18:	d1f0      	bne.n	800a9fc <HAL_RCC_OscConfig+0x1e0>
 800aa1a:	e000      	b.n	800aa1e <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800aa1c:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800aa1e:	687b      	ldr	r3, [r7, #4]
 800aa20:	681b      	ldr	r3, [r3, #0]
 800aa22:	f003 0308 	and.w	r3, r3, #8
 800aa26:	2b00      	cmp	r3, #0
 800aa28:	d041      	beq.n	800aaae <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800aa2a:	687b      	ldr	r3, [r7, #4]
 800aa2c:	695b      	ldr	r3, [r3, #20]
 800aa2e:	2b00      	cmp	r3, #0
 800aa30:	d01c      	beq.n	800aa6c <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800aa32:	4b19      	ldr	r3, [pc, #100]	@ (800aa98 <HAL_RCC_OscConfig+0x27c>)
 800aa34:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800aa38:	4a17      	ldr	r2, [pc, #92]	@ (800aa98 <HAL_RCC_OscConfig+0x27c>)
 800aa3a:	f043 0301 	orr.w	r3, r3, #1
 800aa3e:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800aa42:	f7fc fddb 	bl	80075fc <HAL_GetTick>
 800aa46:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800aa48:	e008      	b.n	800aa5c <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800aa4a:	f7fc fdd7 	bl	80075fc <HAL_GetTick>
 800aa4e:	4602      	mov	r2, r0
 800aa50:	693b      	ldr	r3, [r7, #16]
 800aa52:	1ad3      	subs	r3, r2, r3
 800aa54:	2b02      	cmp	r3, #2
 800aa56:	d901      	bls.n	800aa5c <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 800aa58:	2303      	movs	r3, #3
 800aa5a:	e1e7      	b.n	800ae2c <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800aa5c:	4b0e      	ldr	r3, [pc, #56]	@ (800aa98 <HAL_RCC_OscConfig+0x27c>)
 800aa5e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800aa62:	f003 0302 	and.w	r3, r3, #2
 800aa66:	2b00      	cmp	r3, #0
 800aa68:	d0ef      	beq.n	800aa4a <HAL_RCC_OscConfig+0x22e>
 800aa6a:	e020      	b.n	800aaae <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800aa6c:	4b0a      	ldr	r3, [pc, #40]	@ (800aa98 <HAL_RCC_OscConfig+0x27c>)
 800aa6e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800aa72:	4a09      	ldr	r2, [pc, #36]	@ (800aa98 <HAL_RCC_OscConfig+0x27c>)
 800aa74:	f023 0301 	bic.w	r3, r3, #1
 800aa78:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800aa7c:	f7fc fdbe 	bl	80075fc <HAL_GetTick>
 800aa80:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800aa82:	e00d      	b.n	800aaa0 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800aa84:	f7fc fdba 	bl	80075fc <HAL_GetTick>
 800aa88:	4602      	mov	r2, r0
 800aa8a:	693b      	ldr	r3, [r7, #16]
 800aa8c:	1ad3      	subs	r3, r2, r3
 800aa8e:	2b02      	cmp	r3, #2
 800aa90:	d906      	bls.n	800aaa0 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 800aa92:	2303      	movs	r3, #3
 800aa94:	e1ca      	b.n	800ae2c <HAL_RCC_OscConfig+0x610>
 800aa96:	bf00      	nop
 800aa98:	40021000 	.word	0x40021000
 800aa9c:	20000024 	.word	0x20000024
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800aaa0:	4b8c      	ldr	r3, [pc, #560]	@ (800acd4 <HAL_RCC_OscConfig+0x4b8>)
 800aaa2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800aaa6:	f003 0302 	and.w	r3, r3, #2
 800aaaa:	2b00      	cmp	r3, #0
 800aaac:	d1ea      	bne.n	800aa84 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800aaae:	687b      	ldr	r3, [r7, #4]
 800aab0:	681b      	ldr	r3, [r3, #0]
 800aab2:	f003 0304 	and.w	r3, r3, #4
 800aab6:	2b00      	cmp	r3, #0
 800aab8:	f000 80a6 	beq.w	800ac08 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 800aabc:	2300      	movs	r3, #0
 800aabe:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800aac0:	4b84      	ldr	r3, [pc, #528]	@ (800acd4 <HAL_RCC_OscConfig+0x4b8>)
 800aac2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800aac4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800aac8:	2b00      	cmp	r3, #0
 800aaca:	d101      	bne.n	800aad0 <HAL_RCC_OscConfig+0x2b4>
 800aacc:	2301      	movs	r3, #1
 800aace:	e000      	b.n	800aad2 <HAL_RCC_OscConfig+0x2b6>
 800aad0:	2300      	movs	r3, #0
 800aad2:	2b00      	cmp	r3, #0
 800aad4:	d00d      	beq.n	800aaf2 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800aad6:	4b7f      	ldr	r3, [pc, #508]	@ (800acd4 <HAL_RCC_OscConfig+0x4b8>)
 800aad8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800aada:	4a7e      	ldr	r2, [pc, #504]	@ (800acd4 <HAL_RCC_OscConfig+0x4b8>)
 800aadc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800aae0:	6593      	str	r3, [r2, #88]	@ 0x58
 800aae2:	4b7c      	ldr	r3, [pc, #496]	@ (800acd4 <HAL_RCC_OscConfig+0x4b8>)
 800aae4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800aae6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800aaea:	60fb      	str	r3, [r7, #12]
 800aaec:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 800aaee:	2301      	movs	r3, #1
 800aaf0:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800aaf2:	4b79      	ldr	r3, [pc, #484]	@ (800acd8 <HAL_RCC_OscConfig+0x4bc>)
 800aaf4:	681b      	ldr	r3, [r3, #0]
 800aaf6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800aafa:	2b00      	cmp	r3, #0
 800aafc:	d118      	bne.n	800ab30 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800aafe:	4b76      	ldr	r3, [pc, #472]	@ (800acd8 <HAL_RCC_OscConfig+0x4bc>)
 800ab00:	681b      	ldr	r3, [r3, #0]
 800ab02:	4a75      	ldr	r2, [pc, #468]	@ (800acd8 <HAL_RCC_OscConfig+0x4bc>)
 800ab04:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800ab08:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800ab0a:	f7fc fd77 	bl	80075fc <HAL_GetTick>
 800ab0e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800ab10:	e008      	b.n	800ab24 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800ab12:	f7fc fd73 	bl	80075fc <HAL_GetTick>
 800ab16:	4602      	mov	r2, r0
 800ab18:	693b      	ldr	r3, [r7, #16]
 800ab1a:	1ad3      	subs	r3, r2, r3
 800ab1c:	2b02      	cmp	r3, #2
 800ab1e:	d901      	bls.n	800ab24 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 800ab20:	2303      	movs	r3, #3
 800ab22:	e183      	b.n	800ae2c <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800ab24:	4b6c      	ldr	r3, [pc, #432]	@ (800acd8 <HAL_RCC_OscConfig+0x4bc>)
 800ab26:	681b      	ldr	r3, [r3, #0]
 800ab28:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800ab2c:	2b00      	cmp	r3, #0
 800ab2e:	d0f0      	beq.n	800ab12 <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800ab30:	687b      	ldr	r3, [r7, #4]
 800ab32:	689b      	ldr	r3, [r3, #8]
 800ab34:	2b01      	cmp	r3, #1
 800ab36:	d108      	bne.n	800ab4a <HAL_RCC_OscConfig+0x32e>
 800ab38:	4b66      	ldr	r3, [pc, #408]	@ (800acd4 <HAL_RCC_OscConfig+0x4b8>)
 800ab3a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ab3e:	4a65      	ldr	r2, [pc, #404]	@ (800acd4 <HAL_RCC_OscConfig+0x4b8>)
 800ab40:	f043 0301 	orr.w	r3, r3, #1
 800ab44:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800ab48:	e024      	b.n	800ab94 <HAL_RCC_OscConfig+0x378>
 800ab4a:	687b      	ldr	r3, [r7, #4]
 800ab4c:	689b      	ldr	r3, [r3, #8]
 800ab4e:	2b05      	cmp	r3, #5
 800ab50:	d110      	bne.n	800ab74 <HAL_RCC_OscConfig+0x358>
 800ab52:	4b60      	ldr	r3, [pc, #384]	@ (800acd4 <HAL_RCC_OscConfig+0x4b8>)
 800ab54:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ab58:	4a5e      	ldr	r2, [pc, #376]	@ (800acd4 <HAL_RCC_OscConfig+0x4b8>)
 800ab5a:	f043 0304 	orr.w	r3, r3, #4
 800ab5e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800ab62:	4b5c      	ldr	r3, [pc, #368]	@ (800acd4 <HAL_RCC_OscConfig+0x4b8>)
 800ab64:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ab68:	4a5a      	ldr	r2, [pc, #360]	@ (800acd4 <HAL_RCC_OscConfig+0x4b8>)
 800ab6a:	f043 0301 	orr.w	r3, r3, #1
 800ab6e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800ab72:	e00f      	b.n	800ab94 <HAL_RCC_OscConfig+0x378>
 800ab74:	4b57      	ldr	r3, [pc, #348]	@ (800acd4 <HAL_RCC_OscConfig+0x4b8>)
 800ab76:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ab7a:	4a56      	ldr	r2, [pc, #344]	@ (800acd4 <HAL_RCC_OscConfig+0x4b8>)
 800ab7c:	f023 0301 	bic.w	r3, r3, #1
 800ab80:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800ab84:	4b53      	ldr	r3, [pc, #332]	@ (800acd4 <HAL_RCC_OscConfig+0x4b8>)
 800ab86:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ab8a:	4a52      	ldr	r2, [pc, #328]	@ (800acd4 <HAL_RCC_OscConfig+0x4b8>)
 800ab8c:	f023 0304 	bic.w	r3, r3, #4
 800ab90:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800ab94:	687b      	ldr	r3, [r7, #4]
 800ab96:	689b      	ldr	r3, [r3, #8]
 800ab98:	2b00      	cmp	r3, #0
 800ab9a:	d016      	beq.n	800abca <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800ab9c:	f7fc fd2e 	bl	80075fc <HAL_GetTick>
 800aba0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800aba2:	e00a      	b.n	800abba <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800aba4:	f7fc fd2a 	bl	80075fc <HAL_GetTick>
 800aba8:	4602      	mov	r2, r0
 800abaa:	693b      	ldr	r3, [r7, #16]
 800abac:	1ad3      	subs	r3, r2, r3
 800abae:	f241 3288 	movw	r2, #5000	@ 0x1388
 800abb2:	4293      	cmp	r3, r2
 800abb4:	d901      	bls.n	800abba <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 800abb6:	2303      	movs	r3, #3
 800abb8:	e138      	b.n	800ae2c <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800abba:	4b46      	ldr	r3, [pc, #280]	@ (800acd4 <HAL_RCC_OscConfig+0x4b8>)
 800abbc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800abc0:	f003 0302 	and.w	r3, r3, #2
 800abc4:	2b00      	cmp	r3, #0
 800abc6:	d0ed      	beq.n	800aba4 <HAL_RCC_OscConfig+0x388>
 800abc8:	e015      	b.n	800abf6 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800abca:	f7fc fd17 	bl	80075fc <HAL_GetTick>
 800abce:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800abd0:	e00a      	b.n	800abe8 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800abd2:	f7fc fd13 	bl	80075fc <HAL_GetTick>
 800abd6:	4602      	mov	r2, r0
 800abd8:	693b      	ldr	r3, [r7, #16]
 800abda:	1ad3      	subs	r3, r2, r3
 800abdc:	f241 3288 	movw	r2, #5000	@ 0x1388
 800abe0:	4293      	cmp	r3, r2
 800abe2:	d901      	bls.n	800abe8 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 800abe4:	2303      	movs	r3, #3
 800abe6:	e121      	b.n	800ae2c <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800abe8:	4b3a      	ldr	r3, [pc, #232]	@ (800acd4 <HAL_RCC_OscConfig+0x4b8>)
 800abea:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800abee:	f003 0302 	and.w	r3, r3, #2
 800abf2:	2b00      	cmp	r3, #0
 800abf4:	d1ed      	bne.n	800abd2 <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800abf6:	7ffb      	ldrb	r3, [r7, #31]
 800abf8:	2b01      	cmp	r3, #1
 800abfa:	d105      	bne.n	800ac08 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800abfc:	4b35      	ldr	r3, [pc, #212]	@ (800acd4 <HAL_RCC_OscConfig+0x4b8>)
 800abfe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800ac00:	4a34      	ldr	r2, [pc, #208]	@ (800acd4 <HAL_RCC_OscConfig+0x4b8>)
 800ac02:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800ac06:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800ac08:	687b      	ldr	r3, [r7, #4]
 800ac0a:	681b      	ldr	r3, [r3, #0]
 800ac0c:	f003 0320 	and.w	r3, r3, #32
 800ac10:	2b00      	cmp	r3, #0
 800ac12:	d03c      	beq.n	800ac8e <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800ac14:	687b      	ldr	r3, [r7, #4]
 800ac16:	699b      	ldr	r3, [r3, #24]
 800ac18:	2b00      	cmp	r3, #0
 800ac1a:	d01c      	beq.n	800ac56 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800ac1c:	4b2d      	ldr	r3, [pc, #180]	@ (800acd4 <HAL_RCC_OscConfig+0x4b8>)
 800ac1e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800ac22:	4a2c      	ldr	r2, [pc, #176]	@ (800acd4 <HAL_RCC_OscConfig+0x4b8>)
 800ac24:	f043 0301 	orr.w	r3, r3, #1
 800ac28:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800ac2c:	f7fc fce6 	bl	80075fc <HAL_GetTick>
 800ac30:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800ac32:	e008      	b.n	800ac46 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800ac34:	f7fc fce2 	bl	80075fc <HAL_GetTick>
 800ac38:	4602      	mov	r2, r0
 800ac3a:	693b      	ldr	r3, [r7, #16]
 800ac3c:	1ad3      	subs	r3, r2, r3
 800ac3e:	2b02      	cmp	r3, #2
 800ac40:	d901      	bls.n	800ac46 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 800ac42:	2303      	movs	r3, #3
 800ac44:	e0f2      	b.n	800ae2c <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800ac46:	4b23      	ldr	r3, [pc, #140]	@ (800acd4 <HAL_RCC_OscConfig+0x4b8>)
 800ac48:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800ac4c:	f003 0302 	and.w	r3, r3, #2
 800ac50:	2b00      	cmp	r3, #0
 800ac52:	d0ef      	beq.n	800ac34 <HAL_RCC_OscConfig+0x418>
 800ac54:	e01b      	b.n	800ac8e <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800ac56:	4b1f      	ldr	r3, [pc, #124]	@ (800acd4 <HAL_RCC_OscConfig+0x4b8>)
 800ac58:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800ac5c:	4a1d      	ldr	r2, [pc, #116]	@ (800acd4 <HAL_RCC_OscConfig+0x4b8>)
 800ac5e:	f023 0301 	bic.w	r3, r3, #1
 800ac62:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800ac66:	f7fc fcc9 	bl	80075fc <HAL_GetTick>
 800ac6a:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800ac6c:	e008      	b.n	800ac80 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800ac6e:	f7fc fcc5 	bl	80075fc <HAL_GetTick>
 800ac72:	4602      	mov	r2, r0
 800ac74:	693b      	ldr	r3, [r7, #16]
 800ac76:	1ad3      	subs	r3, r2, r3
 800ac78:	2b02      	cmp	r3, #2
 800ac7a:	d901      	bls.n	800ac80 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 800ac7c:	2303      	movs	r3, #3
 800ac7e:	e0d5      	b.n	800ae2c <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800ac80:	4b14      	ldr	r3, [pc, #80]	@ (800acd4 <HAL_RCC_OscConfig+0x4b8>)
 800ac82:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800ac86:	f003 0302 	and.w	r3, r3, #2
 800ac8a:	2b00      	cmp	r3, #0
 800ac8c:	d1ef      	bne.n	800ac6e <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800ac8e:	687b      	ldr	r3, [r7, #4]
 800ac90:	69db      	ldr	r3, [r3, #28]
 800ac92:	2b00      	cmp	r3, #0
 800ac94:	f000 80c9 	beq.w	800ae2a <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800ac98:	4b0e      	ldr	r3, [pc, #56]	@ (800acd4 <HAL_RCC_OscConfig+0x4b8>)
 800ac9a:	689b      	ldr	r3, [r3, #8]
 800ac9c:	f003 030c 	and.w	r3, r3, #12
 800aca0:	2b0c      	cmp	r3, #12
 800aca2:	f000 8083 	beq.w	800adac <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800aca6:	687b      	ldr	r3, [r7, #4]
 800aca8:	69db      	ldr	r3, [r3, #28]
 800acaa:	2b02      	cmp	r3, #2
 800acac:	d15e      	bne.n	800ad6c <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800acae:	4b09      	ldr	r3, [pc, #36]	@ (800acd4 <HAL_RCC_OscConfig+0x4b8>)
 800acb0:	681b      	ldr	r3, [r3, #0]
 800acb2:	4a08      	ldr	r2, [pc, #32]	@ (800acd4 <HAL_RCC_OscConfig+0x4b8>)
 800acb4:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800acb8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800acba:	f7fc fc9f 	bl	80075fc <HAL_GetTick>
 800acbe:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800acc0:	e00c      	b.n	800acdc <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800acc2:	f7fc fc9b 	bl	80075fc <HAL_GetTick>
 800acc6:	4602      	mov	r2, r0
 800acc8:	693b      	ldr	r3, [r7, #16]
 800acca:	1ad3      	subs	r3, r2, r3
 800accc:	2b02      	cmp	r3, #2
 800acce:	d905      	bls.n	800acdc <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 800acd0:	2303      	movs	r3, #3
 800acd2:	e0ab      	b.n	800ae2c <HAL_RCC_OscConfig+0x610>
 800acd4:	40021000 	.word	0x40021000
 800acd8:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800acdc:	4b55      	ldr	r3, [pc, #340]	@ (800ae34 <HAL_RCC_OscConfig+0x618>)
 800acde:	681b      	ldr	r3, [r3, #0]
 800ace0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800ace4:	2b00      	cmp	r3, #0
 800ace6:	d1ec      	bne.n	800acc2 <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800ace8:	4b52      	ldr	r3, [pc, #328]	@ (800ae34 <HAL_RCC_OscConfig+0x618>)
 800acea:	68da      	ldr	r2, [r3, #12]
 800acec:	4b52      	ldr	r3, [pc, #328]	@ (800ae38 <HAL_RCC_OscConfig+0x61c>)
 800acee:	4013      	ands	r3, r2
 800acf0:	687a      	ldr	r2, [r7, #4]
 800acf2:	6a11      	ldr	r1, [r2, #32]
 800acf4:	687a      	ldr	r2, [r7, #4]
 800acf6:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800acf8:	3a01      	subs	r2, #1
 800acfa:	0112      	lsls	r2, r2, #4
 800acfc:	4311      	orrs	r1, r2
 800acfe:	687a      	ldr	r2, [r7, #4]
 800ad00:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 800ad02:	0212      	lsls	r2, r2, #8
 800ad04:	4311      	orrs	r1, r2
 800ad06:	687a      	ldr	r2, [r7, #4]
 800ad08:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800ad0a:	0852      	lsrs	r2, r2, #1
 800ad0c:	3a01      	subs	r2, #1
 800ad0e:	0552      	lsls	r2, r2, #21
 800ad10:	4311      	orrs	r1, r2
 800ad12:	687a      	ldr	r2, [r7, #4]
 800ad14:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800ad16:	0852      	lsrs	r2, r2, #1
 800ad18:	3a01      	subs	r2, #1
 800ad1a:	0652      	lsls	r2, r2, #25
 800ad1c:	4311      	orrs	r1, r2
 800ad1e:	687a      	ldr	r2, [r7, #4]
 800ad20:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 800ad22:	06d2      	lsls	r2, r2, #27
 800ad24:	430a      	orrs	r2, r1
 800ad26:	4943      	ldr	r1, [pc, #268]	@ (800ae34 <HAL_RCC_OscConfig+0x618>)
 800ad28:	4313      	orrs	r3, r2
 800ad2a:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800ad2c:	4b41      	ldr	r3, [pc, #260]	@ (800ae34 <HAL_RCC_OscConfig+0x618>)
 800ad2e:	681b      	ldr	r3, [r3, #0]
 800ad30:	4a40      	ldr	r2, [pc, #256]	@ (800ae34 <HAL_RCC_OscConfig+0x618>)
 800ad32:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800ad36:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800ad38:	4b3e      	ldr	r3, [pc, #248]	@ (800ae34 <HAL_RCC_OscConfig+0x618>)
 800ad3a:	68db      	ldr	r3, [r3, #12]
 800ad3c:	4a3d      	ldr	r2, [pc, #244]	@ (800ae34 <HAL_RCC_OscConfig+0x618>)
 800ad3e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800ad42:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800ad44:	f7fc fc5a 	bl	80075fc <HAL_GetTick>
 800ad48:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800ad4a:	e008      	b.n	800ad5e <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800ad4c:	f7fc fc56 	bl	80075fc <HAL_GetTick>
 800ad50:	4602      	mov	r2, r0
 800ad52:	693b      	ldr	r3, [r7, #16]
 800ad54:	1ad3      	subs	r3, r2, r3
 800ad56:	2b02      	cmp	r3, #2
 800ad58:	d901      	bls.n	800ad5e <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 800ad5a:	2303      	movs	r3, #3
 800ad5c:	e066      	b.n	800ae2c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800ad5e:	4b35      	ldr	r3, [pc, #212]	@ (800ae34 <HAL_RCC_OscConfig+0x618>)
 800ad60:	681b      	ldr	r3, [r3, #0]
 800ad62:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800ad66:	2b00      	cmp	r3, #0
 800ad68:	d0f0      	beq.n	800ad4c <HAL_RCC_OscConfig+0x530>
 800ad6a:	e05e      	b.n	800ae2a <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800ad6c:	4b31      	ldr	r3, [pc, #196]	@ (800ae34 <HAL_RCC_OscConfig+0x618>)
 800ad6e:	681b      	ldr	r3, [r3, #0]
 800ad70:	4a30      	ldr	r2, [pc, #192]	@ (800ae34 <HAL_RCC_OscConfig+0x618>)
 800ad72:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800ad76:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800ad78:	f7fc fc40 	bl	80075fc <HAL_GetTick>
 800ad7c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800ad7e:	e008      	b.n	800ad92 <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800ad80:	f7fc fc3c 	bl	80075fc <HAL_GetTick>
 800ad84:	4602      	mov	r2, r0
 800ad86:	693b      	ldr	r3, [r7, #16]
 800ad88:	1ad3      	subs	r3, r2, r3
 800ad8a:	2b02      	cmp	r3, #2
 800ad8c:	d901      	bls.n	800ad92 <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 800ad8e:	2303      	movs	r3, #3
 800ad90:	e04c      	b.n	800ae2c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800ad92:	4b28      	ldr	r3, [pc, #160]	@ (800ae34 <HAL_RCC_OscConfig+0x618>)
 800ad94:	681b      	ldr	r3, [r3, #0]
 800ad96:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800ad9a:	2b00      	cmp	r3, #0
 800ad9c:	d1f0      	bne.n	800ad80 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 800ad9e:	4b25      	ldr	r3, [pc, #148]	@ (800ae34 <HAL_RCC_OscConfig+0x618>)
 800ada0:	68da      	ldr	r2, [r3, #12]
 800ada2:	4924      	ldr	r1, [pc, #144]	@ (800ae34 <HAL_RCC_OscConfig+0x618>)
 800ada4:	4b25      	ldr	r3, [pc, #148]	@ (800ae3c <HAL_RCC_OscConfig+0x620>)
 800ada6:	4013      	ands	r3, r2
 800ada8:	60cb      	str	r3, [r1, #12]
 800adaa:	e03e      	b.n	800ae2a <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800adac:	687b      	ldr	r3, [r7, #4]
 800adae:	69db      	ldr	r3, [r3, #28]
 800adb0:	2b01      	cmp	r3, #1
 800adb2:	d101      	bne.n	800adb8 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 800adb4:	2301      	movs	r3, #1
 800adb6:	e039      	b.n	800ae2c <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 800adb8:	4b1e      	ldr	r3, [pc, #120]	@ (800ae34 <HAL_RCC_OscConfig+0x618>)
 800adba:	68db      	ldr	r3, [r3, #12]
 800adbc:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800adbe:	697b      	ldr	r3, [r7, #20]
 800adc0:	f003 0203 	and.w	r2, r3, #3
 800adc4:	687b      	ldr	r3, [r7, #4]
 800adc6:	6a1b      	ldr	r3, [r3, #32]
 800adc8:	429a      	cmp	r2, r3
 800adca:	d12c      	bne.n	800ae26 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800adcc:	697b      	ldr	r3, [r7, #20]
 800adce:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 800add2:	687b      	ldr	r3, [r7, #4]
 800add4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800add6:	3b01      	subs	r3, #1
 800add8:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800adda:	429a      	cmp	r2, r3
 800addc:	d123      	bne.n	800ae26 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800adde:	697b      	ldr	r3, [r7, #20]
 800ade0:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 800ade4:	687b      	ldr	r3, [r7, #4]
 800ade6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ade8:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800adea:	429a      	cmp	r2, r3
 800adec:	d11b      	bne.n	800ae26 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800adee:	697b      	ldr	r3, [r7, #20]
 800adf0:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 800adf4:	687b      	ldr	r3, [r7, #4]
 800adf6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800adf8:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800adfa:	429a      	cmp	r2, r3
 800adfc:	d113      	bne.n	800ae26 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800adfe:	697b      	ldr	r3, [r7, #20]
 800ae00:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 800ae04:	687b      	ldr	r3, [r7, #4]
 800ae06:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ae08:	085b      	lsrs	r3, r3, #1
 800ae0a:	3b01      	subs	r3, #1
 800ae0c:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800ae0e:	429a      	cmp	r2, r3
 800ae10:	d109      	bne.n	800ae26 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800ae12:	697b      	ldr	r3, [r7, #20]
 800ae14:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 800ae18:	687b      	ldr	r3, [r7, #4]
 800ae1a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800ae1c:	085b      	lsrs	r3, r3, #1
 800ae1e:	3b01      	subs	r3, #1
 800ae20:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800ae22:	429a      	cmp	r2, r3
 800ae24:	d001      	beq.n	800ae2a <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 800ae26:	2301      	movs	r3, #1
 800ae28:	e000      	b.n	800ae2c <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 800ae2a:	2300      	movs	r3, #0
}
 800ae2c:	4618      	mov	r0, r3
 800ae2e:	3720      	adds	r7, #32
 800ae30:	46bd      	mov	sp, r7
 800ae32:	bd80      	pop	{r7, pc}
 800ae34:	40021000 	.word	0x40021000
 800ae38:	019f800c 	.word	0x019f800c
 800ae3c:	feeefffc 	.word	0xfeeefffc

0800ae40 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800ae40:	b580      	push	{r7, lr}
 800ae42:	b086      	sub	sp, #24
 800ae44:	af00      	add	r7, sp, #0
 800ae46:	6078      	str	r0, [r7, #4]
 800ae48:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 800ae4a:	2300      	movs	r3, #0
 800ae4c:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800ae4e:	687b      	ldr	r3, [r7, #4]
 800ae50:	2b00      	cmp	r3, #0
 800ae52:	d101      	bne.n	800ae58 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 800ae54:	2301      	movs	r3, #1
 800ae56:	e11e      	b.n	800b096 <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800ae58:	4b91      	ldr	r3, [pc, #580]	@ (800b0a0 <HAL_RCC_ClockConfig+0x260>)
 800ae5a:	681b      	ldr	r3, [r3, #0]
 800ae5c:	f003 030f 	and.w	r3, r3, #15
 800ae60:	683a      	ldr	r2, [r7, #0]
 800ae62:	429a      	cmp	r2, r3
 800ae64:	d910      	bls.n	800ae88 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800ae66:	4b8e      	ldr	r3, [pc, #568]	@ (800b0a0 <HAL_RCC_ClockConfig+0x260>)
 800ae68:	681b      	ldr	r3, [r3, #0]
 800ae6a:	f023 020f 	bic.w	r2, r3, #15
 800ae6e:	498c      	ldr	r1, [pc, #560]	@ (800b0a0 <HAL_RCC_ClockConfig+0x260>)
 800ae70:	683b      	ldr	r3, [r7, #0]
 800ae72:	4313      	orrs	r3, r2
 800ae74:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800ae76:	4b8a      	ldr	r3, [pc, #552]	@ (800b0a0 <HAL_RCC_ClockConfig+0x260>)
 800ae78:	681b      	ldr	r3, [r3, #0]
 800ae7a:	f003 030f 	and.w	r3, r3, #15
 800ae7e:	683a      	ldr	r2, [r7, #0]
 800ae80:	429a      	cmp	r2, r3
 800ae82:	d001      	beq.n	800ae88 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 800ae84:	2301      	movs	r3, #1
 800ae86:	e106      	b.n	800b096 <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800ae88:	687b      	ldr	r3, [r7, #4]
 800ae8a:	681b      	ldr	r3, [r3, #0]
 800ae8c:	f003 0301 	and.w	r3, r3, #1
 800ae90:	2b00      	cmp	r3, #0
 800ae92:	d073      	beq.n	800af7c <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800ae94:	687b      	ldr	r3, [r7, #4]
 800ae96:	685b      	ldr	r3, [r3, #4]
 800ae98:	2b03      	cmp	r3, #3
 800ae9a:	d129      	bne.n	800aef0 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800ae9c:	4b81      	ldr	r3, [pc, #516]	@ (800b0a4 <HAL_RCC_ClockConfig+0x264>)
 800ae9e:	681b      	ldr	r3, [r3, #0]
 800aea0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800aea4:	2b00      	cmp	r3, #0
 800aea6:	d101      	bne.n	800aeac <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 800aea8:	2301      	movs	r3, #1
 800aeaa:	e0f4      	b.n	800b096 <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 800aeac:	f000 f966 	bl	800b17c <RCC_GetSysClockFreqFromPLLSource>
 800aeb0:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 800aeb2:	693b      	ldr	r3, [r7, #16]
 800aeb4:	4a7c      	ldr	r2, [pc, #496]	@ (800b0a8 <HAL_RCC_ClockConfig+0x268>)
 800aeb6:	4293      	cmp	r3, r2
 800aeb8:	d93f      	bls.n	800af3a <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800aeba:	4b7a      	ldr	r3, [pc, #488]	@ (800b0a4 <HAL_RCC_ClockConfig+0x264>)
 800aebc:	689b      	ldr	r3, [r3, #8]
 800aebe:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800aec2:	2b00      	cmp	r3, #0
 800aec4:	d009      	beq.n	800aeda <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800aec6:	687b      	ldr	r3, [r7, #4]
 800aec8:	681b      	ldr	r3, [r3, #0]
 800aeca:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800aece:	2b00      	cmp	r3, #0
 800aed0:	d033      	beq.n	800af3a <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 800aed2:	687b      	ldr	r3, [r7, #4]
 800aed4:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800aed6:	2b00      	cmp	r3, #0
 800aed8:	d12f      	bne.n	800af3a <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800aeda:	4b72      	ldr	r3, [pc, #456]	@ (800b0a4 <HAL_RCC_ClockConfig+0x264>)
 800aedc:	689b      	ldr	r3, [r3, #8]
 800aede:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800aee2:	4a70      	ldr	r2, [pc, #448]	@ (800b0a4 <HAL_RCC_ClockConfig+0x264>)
 800aee4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800aee8:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 800aeea:	2380      	movs	r3, #128	@ 0x80
 800aeec:	617b      	str	r3, [r7, #20]
 800aeee:	e024      	b.n	800af3a <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800aef0:	687b      	ldr	r3, [r7, #4]
 800aef2:	685b      	ldr	r3, [r3, #4]
 800aef4:	2b02      	cmp	r3, #2
 800aef6:	d107      	bne.n	800af08 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800aef8:	4b6a      	ldr	r3, [pc, #424]	@ (800b0a4 <HAL_RCC_ClockConfig+0x264>)
 800aefa:	681b      	ldr	r3, [r3, #0]
 800aefc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800af00:	2b00      	cmp	r3, #0
 800af02:	d109      	bne.n	800af18 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 800af04:	2301      	movs	r3, #1
 800af06:	e0c6      	b.n	800b096 <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800af08:	4b66      	ldr	r3, [pc, #408]	@ (800b0a4 <HAL_RCC_ClockConfig+0x264>)
 800af0a:	681b      	ldr	r3, [r3, #0]
 800af0c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800af10:	2b00      	cmp	r3, #0
 800af12:	d101      	bne.n	800af18 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 800af14:	2301      	movs	r3, #1
 800af16:	e0be      	b.n	800b096 <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 800af18:	f000 f8ce 	bl	800b0b8 <HAL_RCC_GetSysClockFreq>
 800af1c:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 800af1e:	693b      	ldr	r3, [r7, #16]
 800af20:	4a61      	ldr	r2, [pc, #388]	@ (800b0a8 <HAL_RCC_ClockConfig+0x268>)
 800af22:	4293      	cmp	r3, r2
 800af24:	d909      	bls.n	800af3a <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800af26:	4b5f      	ldr	r3, [pc, #380]	@ (800b0a4 <HAL_RCC_ClockConfig+0x264>)
 800af28:	689b      	ldr	r3, [r3, #8]
 800af2a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800af2e:	4a5d      	ldr	r2, [pc, #372]	@ (800b0a4 <HAL_RCC_ClockConfig+0x264>)
 800af30:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800af34:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 800af36:	2380      	movs	r3, #128	@ 0x80
 800af38:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800af3a:	4b5a      	ldr	r3, [pc, #360]	@ (800b0a4 <HAL_RCC_ClockConfig+0x264>)
 800af3c:	689b      	ldr	r3, [r3, #8]
 800af3e:	f023 0203 	bic.w	r2, r3, #3
 800af42:	687b      	ldr	r3, [r7, #4]
 800af44:	685b      	ldr	r3, [r3, #4]
 800af46:	4957      	ldr	r1, [pc, #348]	@ (800b0a4 <HAL_RCC_ClockConfig+0x264>)
 800af48:	4313      	orrs	r3, r2
 800af4a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800af4c:	f7fc fb56 	bl	80075fc <HAL_GetTick>
 800af50:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800af52:	e00a      	b.n	800af6a <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800af54:	f7fc fb52 	bl	80075fc <HAL_GetTick>
 800af58:	4602      	mov	r2, r0
 800af5a:	68fb      	ldr	r3, [r7, #12]
 800af5c:	1ad3      	subs	r3, r2, r3
 800af5e:	f241 3288 	movw	r2, #5000	@ 0x1388
 800af62:	4293      	cmp	r3, r2
 800af64:	d901      	bls.n	800af6a <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 800af66:	2303      	movs	r3, #3
 800af68:	e095      	b.n	800b096 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800af6a:	4b4e      	ldr	r3, [pc, #312]	@ (800b0a4 <HAL_RCC_ClockConfig+0x264>)
 800af6c:	689b      	ldr	r3, [r3, #8]
 800af6e:	f003 020c 	and.w	r2, r3, #12
 800af72:	687b      	ldr	r3, [r7, #4]
 800af74:	685b      	ldr	r3, [r3, #4]
 800af76:	009b      	lsls	r3, r3, #2
 800af78:	429a      	cmp	r2, r3
 800af7a:	d1eb      	bne.n	800af54 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800af7c:	687b      	ldr	r3, [r7, #4]
 800af7e:	681b      	ldr	r3, [r3, #0]
 800af80:	f003 0302 	and.w	r3, r3, #2
 800af84:	2b00      	cmp	r3, #0
 800af86:	d023      	beq.n	800afd0 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800af88:	687b      	ldr	r3, [r7, #4]
 800af8a:	681b      	ldr	r3, [r3, #0]
 800af8c:	f003 0304 	and.w	r3, r3, #4
 800af90:	2b00      	cmp	r3, #0
 800af92:	d005      	beq.n	800afa0 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800af94:	4b43      	ldr	r3, [pc, #268]	@ (800b0a4 <HAL_RCC_ClockConfig+0x264>)
 800af96:	689b      	ldr	r3, [r3, #8]
 800af98:	4a42      	ldr	r2, [pc, #264]	@ (800b0a4 <HAL_RCC_ClockConfig+0x264>)
 800af9a:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800af9e:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800afa0:	687b      	ldr	r3, [r7, #4]
 800afa2:	681b      	ldr	r3, [r3, #0]
 800afa4:	f003 0308 	and.w	r3, r3, #8
 800afa8:	2b00      	cmp	r3, #0
 800afaa:	d007      	beq.n	800afbc <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 800afac:	4b3d      	ldr	r3, [pc, #244]	@ (800b0a4 <HAL_RCC_ClockConfig+0x264>)
 800afae:	689b      	ldr	r3, [r3, #8]
 800afb0:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 800afb4:	4a3b      	ldr	r2, [pc, #236]	@ (800b0a4 <HAL_RCC_ClockConfig+0x264>)
 800afb6:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800afba:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800afbc:	4b39      	ldr	r3, [pc, #228]	@ (800b0a4 <HAL_RCC_ClockConfig+0x264>)
 800afbe:	689b      	ldr	r3, [r3, #8]
 800afc0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800afc4:	687b      	ldr	r3, [r7, #4]
 800afc6:	689b      	ldr	r3, [r3, #8]
 800afc8:	4936      	ldr	r1, [pc, #216]	@ (800b0a4 <HAL_RCC_ClockConfig+0x264>)
 800afca:	4313      	orrs	r3, r2
 800afcc:	608b      	str	r3, [r1, #8]
 800afce:	e008      	b.n	800afe2 <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 800afd0:	697b      	ldr	r3, [r7, #20]
 800afd2:	2b80      	cmp	r3, #128	@ 0x80
 800afd4:	d105      	bne.n	800afe2 <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 800afd6:	4b33      	ldr	r3, [pc, #204]	@ (800b0a4 <HAL_RCC_ClockConfig+0x264>)
 800afd8:	689b      	ldr	r3, [r3, #8]
 800afda:	4a32      	ldr	r2, [pc, #200]	@ (800b0a4 <HAL_RCC_ClockConfig+0x264>)
 800afdc:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800afe0:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800afe2:	4b2f      	ldr	r3, [pc, #188]	@ (800b0a0 <HAL_RCC_ClockConfig+0x260>)
 800afe4:	681b      	ldr	r3, [r3, #0]
 800afe6:	f003 030f 	and.w	r3, r3, #15
 800afea:	683a      	ldr	r2, [r7, #0]
 800afec:	429a      	cmp	r2, r3
 800afee:	d21d      	bcs.n	800b02c <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800aff0:	4b2b      	ldr	r3, [pc, #172]	@ (800b0a0 <HAL_RCC_ClockConfig+0x260>)
 800aff2:	681b      	ldr	r3, [r3, #0]
 800aff4:	f023 020f 	bic.w	r2, r3, #15
 800aff8:	4929      	ldr	r1, [pc, #164]	@ (800b0a0 <HAL_RCC_ClockConfig+0x260>)
 800affa:	683b      	ldr	r3, [r7, #0]
 800affc:	4313      	orrs	r3, r2
 800affe:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 800b000:	f7fc fafc 	bl	80075fc <HAL_GetTick>
 800b004:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800b006:	e00a      	b.n	800b01e <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800b008:	f7fc faf8 	bl	80075fc <HAL_GetTick>
 800b00c:	4602      	mov	r2, r0
 800b00e:	68fb      	ldr	r3, [r7, #12]
 800b010:	1ad3      	subs	r3, r2, r3
 800b012:	f241 3288 	movw	r2, #5000	@ 0x1388
 800b016:	4293      	cmp	r3, r2
 800b018:	d901      	bls.n	800b01e <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 800b01a:	2303      	movs	r3, #3
 800b01c:	e03b      	b.n	800b096 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800b01e:	4b20      	ldr	r3, [pc, #128]	@ (800b0a0 <HAL_RCC_ClockConfig+0x260>)
 800b020:	681b      	ldr	r3, [r3, #0]
 800b022:	f003 030f 	and.w	r3, r3, #15
 800b026:	683a      	ldr	r2, [r7, #0]
 800b028:	429a      	cmp	r2, r3
 800b02a:	d1ed      	bne.n	800b008 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800b02c:	687b      	ldr	r3, [r7, #4]
 800b02e:	681b      	ldr	r3, [r3, #0]
 800b030:	f003 0304 	and.w	r3, r3, #4
 800b034:	2b00      	cmp	r3, #0
 800b036:	d008      	beq.n	800b04a <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800b038:	4b1a      	ldr	r3, [pc, #104]	@ (800b0a4 <HAL_RCC_ClockConfig+0x264>)
 800b03a:	689b      	ldr	r3, [r3, #8]
 800b03c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800b040:	687b      	ldr	r3, [r7, #4]
 800b042:	68db      	ldr	r3, [r3, #12]
 800b044:	4917      	ldr	r1, [pc, #92]	@ (800b0a4 <HAL_RCC_ClockConfig+0x264>)
 800b046:	4313      	orrs	r3, r2
 800b048:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800b04a:	687b      	ldr	r3, [r7, #4]
 800b04c:	681b      	ldr	r3, [r3, #0]
 800b04e:	f003 0308 	and.w	r3, r3, #8
 800b052:	2b00      	cmp	r3, #0
 800b054:	d009      	beq.n	800b06a <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800b056:	4b13      	ldr	r3, [pc, #76]	@ (800b0a4 <HAL_RCC_ClockConfig+0x264>)
 800b058:	689b      	ldr	r3, [r3, #8]
 800b05a:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800b05e:	687b      	ldr	r3, [r7, #4]
 800b060:	691b      	ldr	r3, [r3, #16]
 800b062:	00db      	lsls	r3, r3, #3
 800b064:	490f      	ldr	r1, [pc, #60]	@ (800b0a4 <HAL_RCC_ClockConfig+0x264>)
 800b066:	4313      	orrs	r3, r2
 800b068:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800b06a:	f000 f825 	bl	800b0b8 <HAL_RCC_GetSysClockFreq>
 800b06e:	4602      	mov	r2, r0
 800b070:	4b0c      	ldr	r3, [pc, #48]	@ (800b0a4 <HAL_RCC_ClockConfig+0x264>)
 800b072:	689b      	ldr	r3, [r3, #8]
 800b074:	091b      	lsrs	r3, r3, #4
 800b076:	f003 030f 	and.w	r3, r3, #15
 800b07a:	490c      	ldr	r1, [pc, #48]	@ (800b0ac <HAL_RCC_ClockConfig+0x26c>)
 800b07c:	5ccb      	ldrb	r3, [r1, r3]
 800b07e:	f003 031f 	and.w	r3, r3, #31
 800b082:	fa22 f303 	lsr.w	r3, r2, r3
 800b086:	4a0a      	ldr	r2, [pc, #40]	@ (800b0b0 <HAL_RCC_ClockConfig+0x270>)
 800b088:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 800b08a:	4b0a      	ldr	r3, [pc, #40]	@ (800b0b4 <HAL_RCC_ClockConfig+0x274>)
 800b08c:	681b      	ldr	r3, [r3, #0]
 800b08e:	4618      	mov	r0, r3
 800b090:	f7fc fa68 	bl	8007564 <HAL_InitTick>
 800b094:	4603      	mov	r3, r0
}
 800b096:	4618      	mov	r0, r3
 800b098:	3718      	adds	r7, #24
 800b09a:	46bd      	mov	sp, r7
 800b09c:	bd80      	pop	{r7, pc}
 800b09e:	bf00      	nop
 800b0a0:	40022000 	.word	0x40022000
 800b0a4:	40021000 	.word	0x40021000
 800b0a8:	04c4b400 	.word	0x04c4b400
 800b0ac:	0800dac8 	.word	0x0800dac8
 800b0b0:	20000020 	.word	0x20000020
 800b0b4:	20000024 	.word	0x20000024

0800b0b8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800b0b8:	b480      	push	{r7}
 800b0ba:	b087      	sub	sp, #28
 800b0bc:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 800b0be:	4b2c      	ldr	r3, [pc, #176]	@ (800b170 <HAL_RCC_GetSysClockFreq+0xb8>)
 800b0c0:	689b      	ldr	r3, [r3, #8]
 800b0c2:	f003 030c 	and.w	r3, r3, #12
 800b0c6:	2b04      	cmp	r3, #4
 800b0c8:	d102      	bne.n	800b0d0 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800b0ca:	4b2a      	ldr	r3, [pc, #168]	@ (800b174 <HAL_RCC_GetSysClockFreq+0xbc>)
 800b0cc:	613b      	str	r3, [r7, #16]
 800b0ce:	e047      	b.n	800b160 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 800b0d0:	4b27      	ldr	r3, [pc, #156]	@ (800b170 <HAL_RCC_GetSysClockFreq+0xb8>)
 800b0d2:	689b      	ldr	r3, [r3, #8]
 800b0d4:	f003 030c 	and.w	r3, r3, #12
 800b0d8:	2b08      	cmp	r3, #8
 800b0da:	d102      	bne.n	800b0e2 <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800b0dc:	4b26      	ldr	r3, [pc, #152]	@ (800b178 <HAL_RCC_GetSysClockFreq+0xc0>)
 800b0de:	613b      	str	r3, [r7, #16]
 800b0e0:	e03e      	b.n	800b160 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 800b0e2:	4b23      	ldr	r3, [pc, #140]	@ (800b170 <HAL_RCC_GetSysClockFreq+0xb8>)
 800b0e4:	689b      	ldr	r3, [r3, #8]
 800b0e6:	f003 030c 	and.w	r3, r3, #12
 800b0ea:	2b0c      	cmp	r3, #12
 800b0ec:	d136      	bne.n	800b15c <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800b0ee:	4b20      	ldr	r3, [pc, #128]	@ (800b170 <HAL_RCC_GetSysClockFreq+0xb8>)
 800b0f0:	68db      	ldr	r3, [r3, #12]
 800b0f2:	f003 0303 	and.w	r3, r3, #3
 800b0f6:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800b0f8:	4b1d      	ldr	r3, [pc, #116]	@ (800b170 <HAL_RCC_GetSysClockFreq+0xb8>)
 800b0fa:	68db      	ldr	r3, [r3, #12]
 800b0fc:	091b      	lsrs	r3, r3, #4
 800b0fe:	f003 030f 	and.w	r3, r3, #15
 800b102:	3301      	adds	r3, #1
 800b104:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800b106:	68fb      	ldr	r3, [r7, #12]
 800b108:	2b03      	cmp	r3, #3
 800b10a:	d10c      	bne.n	800b126 <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800b10c:	4a1a      	ldr	r2, [pc, #104]	@ (800b178 <HAL_RCC_GetSysClockFreq+0xc0>)
 800b10e:	68bb      	ldr	r3, [r7, #8]
 800b110:	fbb2 f3f3 	udiv	r3, r2, r3
 800b114:	4a16      	ldr	r2, [pc, #88]	@ (800b170 <HAL_RCC_GetSysClockFreq+0xb8>)
 800b116:	68d2      	ldr	r2, [r2, #12]
 800b118:	0a12      	lsrs	r2, r2, #8
 800b11a:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800b11e:	fb02 f303 	mul.w	r3, r2, r3
 800b122:	617b      	str	r3, [r7, #20]
      break;
 800b124:	e00c      	b.n	800b140 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800b126:	4a13      	ldr	r2, [pc, #76]	@ (800b174 <HAL_RCC_GetSysClockFreq+0xbc>)
 800b128:	68bb      	ldr	r3, [r7, #8]
 800b12a:	fbb2 f3f3 	udiv	r3, r2, r3
 800b12e:	4a10      	ldr	r2, [pc, #64]	@ (800b170 <HAL_RCC_GetSysClockFreq+0xb8>)
 800b130:	68d2      	ldr	r2, [r2, #12]
 800b132:	0a12      	lsrs	r2, r2, #8
 800b134:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800b138:	fb02 f303 	mul.w	r3, r2, r3
 800b13c:	617b      	str	r3, [r7, #20]
      break;
 800b13e:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800b140:	4b0b      	ldr	r3, [pc, #44]	@ (800b170 <HAL_RCC_GetSysClockFreq+0xb8>)
 800b142:	68db      	ldr	r3, [r3, #12]
 800b144:	0e5b      	lsrs	r3, r3, #25
 800b146:	f003 0303 	and.w	r3, r3, #3
 800b14a:	3301      	adds	r3, #1
 800b14c:	005b      	lsls	r3, r3, #1
 800b14e:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 800b150:	697a      	ldr	r2, [r7, #20]
 800b152:	687b      	ldr	r3, [r7, #4]
 800b154:	fbb2 f3f3 	udiv	r3, r2, r3
 800b158:	613b      	str	r3, [r7, #16]
 800b15a:	e001      	b.n	800b160 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 800b15c:	2300      	movs	r3, #0
 800b15e:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 800b160:	693b      	ldr	r3, [r7, #16]
}
 800b162:	4618      	mov	r0, r3
 800b164:	371c      	adds	r7, #28
 800b166:	46bd      	mov	sp, r7
 800b168:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b16c:	4770      	bx	lr
 800b16e:	bf00      	nop
 800b170:	40021000 	.word	0x40021000
 800b174:	00f42400 	.word	0x00f42400
 800b178:	007a1200 	.word	0x007a1200

0800b17c <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 800b17c:	b480      	push	{r7}
 800b17e:	b087      	sub	sp, #28
 800b180:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800b182:	4b1e      	ldr	r3, [pc, #120]	@ (800b1fc <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800b184:	68db      	ldr	r3, [r3, #12]
 800b186:	f003 0303 	and.w	r3, r3, #3
 800b18a:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800b18c:	4b1b      	ldr	r3, [pc, #108]	@ (800b1fc <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800b18e:	68db      	ldr	r3, [r3, #12]
 800b190:	091b      	lsrs	r3, r3, #4
 800b192:	f003 030f 	and.w	r3, r3, #15
 800b196:	3301      	adds	r3, #1
 800b198:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 800b19a:	693b      	ldr	r3, [r7, #16]
 800b19c:	2b03      	cmp	r3, #3
 800b19e:	d10c      	bne.n	800b1ba <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800b1a0:	4a17      	ldr	r2, [pc, #92]	@ (800b200 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 800b1a2:	68fb      	ldr	r3, [r7, #12]
 800b1a4:	fbb2 f3f3 	udiv	r3, r2, r3
 800b1a8:	4a14      	ldr	r2, [pc, #80]	@ (800b1fc <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800b1aa:	68d2      	ldr	r2, [r2, #12]
 800b1ac:	0a12      	lsrs	r2, r2, #8
 800b1ae:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800b1b2:	fb02 f303 	mul.w	r3, r2, r3
 800b1b6:	617b      	str	r3, [r7, #20]
    break;
 800b1b8:	e00c      	b.n	800b1d4 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800b1ba:	4a12      	ldr	r2, [pc, #72]	@ (800b204 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 800b1bc:	68fb      	ldr	r3, [r7, #12]
 800b1be:	fbb2 f3f3 	udiv	r3, r2, r3
 800b1c2:	4a0e      	ldr	r2, [pc, #56]	@ (800b1fc <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800b1c4:	68d2      	ldr	r2, [r2, #12]
 800b1c6:	0a12      	lsrs	r2, r2, #8
 800b1c8:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800b1cc:	fb02 f303 	mul.w	r3, r2, r3
 800b1d0:	617b      	str	r3, [r7, #20]
    break;
 800b1d2:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800b1d4:	4b09      	ldr	r3, [pc, #36]	@ (800b1fc <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800b1d6:	68db      	ldr	r3, [r3, #12]
 800b1d8:	0e5b      	lsrs	r3, r3, #25
 800b1da:	f003 0303 	and.w	r3, r3, #3
 800b1de:	3301      	adds	r3, #1
 800b1e0:	005b      	lsls	r3, r3, #1
 800b1e2:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 800b1e4:	697a      	ldr	r2, [r7, #20]
 800b1e6:	68bb      	ldr	r3, [r7, #8]
 800b1e8:	fbb2 f3f3 	udiv	r3, r2, r3
 800b1ec:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 800b1ee:	687b      	ldr	r3, [r7, #4]
}
 800b1f0:	4618      	mov	r0, r3
 800b1f2:	371c      	adds	r7, #28
 800b1f4:	46bd      	mov	sp, r7
 800b1f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b1fa:	4770      	bx	lr
 800b1fc:	40021000 	.word	0x40021000
 800b200:	007a1200 	.word	0x007a1200
 800b204:	00f42400 	.word	0x00f42400

0800b208 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800b208:	b580      	push	{r7, lr}
 800b20a:	b086      	sub	sp, #24
 800b20c:	af00      	add	r7, sp, #0
 800b20e:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800b210:	2300      	movs	r3, #0
 800b212:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800b214:	2300      	movs	r3, #0
 800b216:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800b218:	687b      	ldr	r3, [r7, #4]
 800b21a:	681b      	ldr	r3, [r3, #0]
 800b21c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800b220:	2b00      	cmp	r3, #0
 800b222:	f000 8098 	beq.w	800b356 <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800b226:	2300      	movs	r3, #0
 800b228:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800b22a:	4b43      	ldr	r3, [pc, #268]	@ (800b338 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800b22c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b22e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800b232:	2b00      	cmp	r3, #0
 800b234:	d10d      	bne.n	800b252 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800b236:	4b40      	ldr	r3, [pc, #256]	@ (800b338 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800b238:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b23a:	4a3f      	ldr	r2, [pc, #252]	@ (800b338 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800b23c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800b240:	6593      	str	r3, [r2, #88]	@ 0x58
 800b242:	4b3d      	ldr	r3, [pc, #244]	@ (800b338 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800b244:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b246:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800b24a:	60bb      	str	r3, [r7, #8]
 800b24c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800b24e:	2301      	movs	r3, #1
 800b250:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800b252:	4b3a      	ldr	r3, [pc, #232]	@ (800b33c <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800b254:	681b      	ldr	r3, [r3, #0]
 800b256:	4a39      	ldr	r2, [pc, #228]	@ (800b33c <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800b258:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800b25c:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800b25e:	f7fc f9cd 	bl	80075fc <HAL_GetTick>
 800b262:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800b264:	e009      	b.n	800b27a <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800b266:	f7fc f9c9 	bl	80075fc <HAL_GetTick>
 800b26a:	4602      	mov	r2, r0
 800b26c:	68fb      	ldr	r3, [r7, #12]
 800b26e:	1ad3      	subs	r3, r2, r3
 800b270:	2b02      	cmp	r3, #2
 800b272:	d902      	bls.n	800b27a <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 800b274:	2303      	movs	r3, #3
 800b276:	74fb      	strb	r3, [r7, #19]
        break;
 800b278:	e005      	b.n	800b286 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800b27a:	4b30      	ldr	r3, [pc, #192]	@ (800b33c <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800b27c:	681b      	ldr	r3, [r3, #0]
 800b27e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800b282:	2b00      	cmp	r3, #0
 800b284:	d0ef      	beq.n	800b266 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 800b286:	7cfb      	ldrb	r3, [r7, #19]
 800b288:	2b00      	cmp	r3, #0
 800b28a:	d159      	bne.n	800b340 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800b28c:	4b2a      	ldr	r3, [pc, #168]	@ (800b338 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800b28e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b292:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800b296:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800b298:	697b      	ldr	r3, [r7, #20]
 800b29a:	2b00      	cmp	r3, #0
 800b29c:	d01e      	beq.n	800b2dc <HAL_RCCEx_PeriphCLKConfig+0xd4>
 800b29e:	687b      	ldr	r3, [r7, #4]
 800b2a0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b2a2:	697a      	ldr	r2, [r7, #20]
 800b2a4:	429a      	cmp	r2, r3
 800b2a6:	d019      	beq.n	800b2dc <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800b2a8:	4b23      	ldr	r3, [pc, #140]	@ (800b338 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800b2aa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b2ae:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800b2b2:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800b2b4:	4b20      	ldr	r3, [pc, #128]	@ (800b338 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800b2b6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b2ba:	4a1f      	ldr	r2, [pc, #124]	@ (800b338 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800b2bc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800b2c0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800b2c4:	4b1c      	ldr	r3, [pc, #112]	@ (800b338 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800b2c6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b2ca:	4a1b      	ldr	r2, [pc, #108]	@ (800b338 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800b2cc:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800b2d0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800b2d4:	4a18      	ldr	r2, [pc, #96]	@ (800b338 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800b2d6:	697b      	ldr	r3, [r7, #20]
 800b2d8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800b2dc:	697b      	ldr	r3, [r7, #20]
 800b2de:	f003 0301 	and.w	r3, r3, #1
 800b2e2:	2b00      	cmp	r3, #0
 800b2e4:	d016      	beq.n	800b314 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b2e6:	f7fc f989 	bl	80075fc <HAL_GetTick>
 800b2ea:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800b2ec:	e00b      	b.n	800b306 <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800b2ee:	f7fc f985 	bl	80075fc <HAL_GetTick>
 800b2f2:	4602      	mov	r2, r0
 800b2f4:	68fb      	ldr	r3, [r7, #12]
 800b2f6:	1ad3      	subs	r3, r2, r3
 800b2f8:	f241 3288 	movw	r2, #5000	@ 0x1388
 800b2fc:	4293      	cmp	r3, r2
 800b2fe:	d902      	bls.n	800b306 <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 800b300:	2303      	movs	r3, #3
 800b302:	74fb      	strb	r3, [r7, #19]
            break;
 800b304:	e006      	b.n	800b314 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800b306:	4b0c      	ldr	r3, [pc, #48]	@ (800b338 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800b308:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b30c:	f003 0302 	and.w	r3, r3, #2
 800b310:	2b00      	cmp	r3, #0
 800b312:	d0ec      	beq.n	800b2ee <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 800b314:	7cfb      	ldrb	r3, [r7, #19]
 800b316:	2b00      	cmp	r3, #0
 800b318:	d10b      	bne.n	800b332 <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800b31a:	4b07      	ldr	r3, [pc, #28]	@ (800b338 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800b31c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b320:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800b324:	687b      	ldr	r3, [r7, #4]
 800b326:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b328:	4903      	ldr	r1, [pc, #12]	@ (800b338 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800b32a:	4313      	orrs	r3, r2
 800b32c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 800b330:	e008      	b.n	800b344 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800b332:	7cfb      	ldrb	r3, [r7, #19]
 800b334:	74bb      	strb	r3, [r7, #18]
 800b336:	e005      	b.n	800b344 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 800b338:	40021000 	.word	0x40021000
 800b33c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b340:	7cfb      	ldrb	r3, [r7, #19]
 800b342:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800b344:	7c7b      	ldrb	r3, [r7, #17]
 800b346:	2b01      	cmp	r3, #1
 800b348:	d105      	bne.n	800b356 <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800b34a:	4ba7      	ldr	r3, [pc, #668]	@ (800b5e8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b34c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b34e:	4aa6      	ldr	r2, [pc, #664]	@ (800b5e8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b350:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800b354:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800b356:	687b      	ldr	r3, [r7, #4]
 800b358:	681b      	ldr	r3, [r3, #0]
 800b35a:	f003 0301 	and.w	r3, r3, #1
 800b35e:	2b00      	cmp	r3, #0
 800b360:	d00a      	beq.n	800b378 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800b362:	4ba1      	ldr	r3, [pc, #644]	@ (800b5e8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b364:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b368:	f023 0203 	bic.w	r2, r3, #3
 800b36c:	687b      	ldr	r3, [r7, #4]
 800b36e:	685b      	ldr	r3, [r3, #4]
 800b370:	499d      	ldr	r1, [pc, #628]	@ (800b5e8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b372:	4313      	orrs	r3, r2
 800b374:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800b378:	687b      	ldr	r3, [r7, #4]
 800b37a:	681b      	ldr	r3, [r3, #0]
 800b37c:	f003 0302 	and.w	r3, r3, #2
 800b380:	2b00      	cmp	r3, #0
 800b382:	d00a      	beq.n	800b39a <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800b384:	4b98      	ldr	r3, [pc, #608]	@ (800b5e8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b386:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b38a:	f023 020c 	bic.w	r2, r3, #12
 800b38e:	687b      	ldr	r3, [r7, #4]
 800b390:	689b      	ldr	r3, [r3, #8]
 800b392:	4995      	ldr	r1, [pc, #596]	@ (800b5e8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b394:	4313      	orrs	r3, r2
 800b396:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800b39a:	687b      	ldr	r3, [r7, #4]
 800b39c:	681b      	ldr	r3, [r3, #0]
 800b39e:	f003 0304 	and.w	r3, r3, #4
 800b3a2:	2b00      	cmp	r3, #0
 800b3a4:	d00a      	beq.n	800b3bc <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800b3a6:	4b90      	ldr	r3, [pc, #576]	@ (800b5e8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b3a8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b3ac:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 800b3b0:	687b      	ldr	r3, [r7, #4]
 800b3b2:	68db      	ldr	r3, [r3, #12]
 800b3b4:	498c      	ldr	r1, [pc, #560]	@ (800b5e8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b3b6:	4313      	orrs	r3, r2
 800b3b8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800b3bc:	687b      	ldr	r3, [r7, #4]
 800b3be:	681b      	ldr	r3, [r3, #0]
 800b3c0:	f003 0308 	and.w	r3, r3, #8
 800b3c4:	2b00      	cmp	r3, #0
 800b3c6:	d00a      	beq.n	800b3de <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800b3c8:	4b87      	ldr	r3, [pc, #540]	@ (800b5e8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b3ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b3ce:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800b3d2:	687b      	ldr	r3, [r7, #4]
 800b3d4:	691b      	ldr	r3, [r3, #16]
 800b3d6:	4984      	ldr	r1, [pc, #528]	@ (800b5e8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b3d8:	4313      	orrs	r3, r2
 800b3da:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800b3de:	687b      	ldr	r3, [r7, #4]
 800b3e0:	681b      	ldr	r3, [r3, #0]
 800b3e2:	f003 0310 	and.w	r3, r3, #16
 800b3e6:	2b00      	cmp	r3, #0
 800b3e8:	d00a      	beq.n	800b400 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800b3ea:	4b7f      	ldr	r3, [pc, #508]	@ (800b5e8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b3ec:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b3f0:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800b3f4:	687b      	ldr	r3, [r7, #4]
 800b3f6:	695b      	ldr	r3, [r3, #20]
 800b3f8:	497b      	ldr	r1, [pc, #492]	@ (800b5e8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b3fa:	4313      	orrs	r3, r2
 800b3fc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800b400:	687b      	ldr	r3, [r7, #4]
 800b402:	681b      	ldr	r3, [r3, #0]
 800b404:	f003 0320 	and.w	r3, r3, #32
 800b408:	2b00      	cmp	r3, #0
 800b40a:	d00a      	beq.n	800b422 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800b40c:	4b76      	ldr	r3, [pc, #472]	@ (800b5e8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b40e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b412:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800b416:	687b      	ldr	r3, [r7, #4]
 800b418:	699b      	ldr	r3, [r3, #24]
 800b41a:	4973      	ldr	r1, [pc, #460]	@ (800b5e8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b41c:	4313      	orrs	r3, r2
 800b41e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800b422:	687b      	ldr	r3, [r7, #4]
 800b424:	681b      	ldr	r3, [r3, #0]
 800b426:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b42a:	2b00      	cmp	r3, #0
 800b42c:	d00a      	beq.n	800b444 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800b42e:	4b6e      	ldr	r3, [pc, #440]	@ (800b5e8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b430:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b434:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 800b438:	687b      	ldr	r3, [r7, #4]
 800b43a:	69db      	ldr	r3, [r3, #28]
 800b43c:	496a      	ldr	r1, [pc, #424]	@ (800b5e8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b43e:	4313      	orrs	r3, r2
 800b440:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800b444:	687b      	ldr	r3, [r7, #4]
 800b446:	681b      	ldr	r3, [r3, #0]
 800b448:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b44c:	2b00      	cmp	r3, #0
 800b44e:	d00a      	beq.n	800b466 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800b450:	4b65      	ldr	r3, [pc, #404]	@ (800b5e8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b452:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b456:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800b45a:	687b      	ldr	r3, [r7, #4]
 800b45c:	6a1b      	ldr	r3, [r3, #32]
 800b45e:	4962      	ldr	r1, [pc, #392]	@ (800b5e8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b460:	4313      	orrs	r3, r2
 800b462:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800b466:	687b      	ldr	r3, [r7, #4]
 800b468:	681b      	ldr	r3, [r3, #0]
 800b46a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800b46e:	2b00      	cmp	r3, #0
 800b470:	d00a      	beq.n	800b488 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800b472:	4b5d      	ldr	r3, [pc, #372]	@ (800b5e8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b474:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b478:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800b47c:	687b      	ldr	r3, [r7, #4]
 800b47e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b480:	4959      	ldr	r1, [pc, #356]	@ (800b5e8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b482:	4313      	orrs	r3, r2
 800b484:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* I2C3 */
#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800b488:	687b      	ldr	r3, [r7, #4]
 800b48a:	681b      	ldr	r3, [r3, #0]
 800b48c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800b490:	2b00      	cmp	r3, #0
 800b492:	d00a      	beq.n	800b4aa <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800b494:	4b54      	ldr	r3, [pc, #336]	@ (800b5e8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b496:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800b49a:	f023 0203 	bic.w	r2, r3, #3
 800b49e:	687b      	ldr	r3, [r7, #4]
 800b4a0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b4a2:	4951      	ldr	r1, [pc, #324]	@ (800b5e8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b4a4:	4313      	orrs	r3, r2
 800b4a6:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800b4aa:	687b      	ldr	r3, [r7, #4]
 800b4ac:	681b      	ldr	r3, [r3, #0]
 800b4ae:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800b4b2:	2b00      	cmp	r3, #0
 800b4b4:	d00a      	beq.n	800b4cc <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800b4b6:	4b4c      	ldr	r3, [pc, #304]	@ (800b5e8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b4b8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b4bc:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 800b4c0:	687b      	ldr	r3, [r7, #4]
 800b4c2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b4c4:	4948      	ldr	r1, [pc, #288]	@ (800b5e8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b4c6:	4313      	orrs	r3, r2
 800b4c8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800b4cc:	687b      	ldr	r3, [r7, #4]
 800b4ce:	681b      	ldr	r3, [r3, #0]
 800b4d0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800b4d4:	2b00      	cmp	r3, #0
 800b4d6:	d015      	beq.n	800b504 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800b4d8:	4b43      	ldr	r3, [pc, #268]	@ (800b5e8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b4da:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b4de:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800b4e2:	687b      	ldr	r3, [r7, #4]
 800b4e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b4e6:	4940      	ldr	r1, [pc, #256]	@ (800b5e8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b4e8:	4313      	orrs	r3, r2
 800b4ea:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 800b4ee:	687b      	ldr	r3, [r7, #4]
 800b4f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b4f2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800b4f6:	d105      	bne.n	800b504 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800b4f8:	4b3b      	ldr	r3, [pc, #236]	@ (800b5e8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b4fa:	68db      	ldr	r3, [r3, #12]
 800b4fc:	4a3a      	ldr	r2, [pc, #232]	@ (800b5e8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b4fe:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800b502:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 800b504:	687b      	ldr	r3, [r7, #4]
 800b506:	681b      	ldr	r3, [r3, #0]
 800b508:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800b50c:	2b00      	cmp	r3, #0
 800b50e:	d015      	beq.n	800b53c <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 800b510:	4b35      	ldr	r3, [pc, #212]	@ (800b5e8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b512:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b516:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800b51a:	687b      	ldr	r3, [r7, #4]
 800b51c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b51e:	4932      	ldr	r1, [pc, #200]	@ (800b5e8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b520:	4313      	orrs	r3, r2
 800b522:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 800b526:	687b      	ldr	r3, [r7, #4]
 800b528:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b52a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800b52e:	d105      	bne.n	800b53c <HAL_RCCEx_PeriphCLKConfig+0x334>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800b530:	4b2d      	ldr	r3, [pc, #180]	@ (800b5e8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b532:	68db      	ldr	r3, [r3, #12]
 800b534:	4a2c      	ldr	r2, [pc, #176]	@ (800b5e8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b536:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800b53a:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800b53c:	687b      	ldr	r3, [r7, #4]
 800b53e:	681b      	ldr	r3, [r3, #0]
 800b540:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800b544:	2b00      	cmp	r3, #0
 800b546:	d015      	beq.n	800b574 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800b548:	4b27      	ldr	r3, [pc, #156]	@ (800b5e8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b54a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b54e:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 800b552:	687b      	ldr	r3, [r7, #4]
 800b554:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b556:	4924      	ldr	r1, [pc, #144]	@ (800b5e8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b558:	4313      	orrs	r3, r2
 800b55a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 800b55e:	687b      	ldr	r3, [r7, #4]
 800b560:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b562:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800b566:	d105      	bne.n	800b574 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800b568:	4b1f      	ldr	r3, [pc, #124]	@ (800b5e8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b56a:	68db      	ldr	r3, [r3, #12]
 800b56c:	4a1e      	ldr	r2, [pc, #120]	@ (800b5e8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b56e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800b572:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800b574:	687b      	ldr	r3, [r7, #4]
 800b576:	681b      	ldr	r3, [r3, #0]
 800b578:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800b57c:	2b00      	cmp	r3, #0
 800b57e:	d015      	beq.n	800b5ac <HAL_RCCEx_PeriphCLKConfig+0x3a4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800b580:	4b19      	ldr	r3, [pc, #100]	@ (800b5e8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b582:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b586:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800b58a:	687b      	ldr	r3, [r7, #4]
 800b58c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b58e:	4916      	ldr	r1, [pc, #88]	@ (800b5e8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b590:	4313      	orrs	r3, r2
 800b592:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800b596:	687b      	ldr	r3, [r7, #4]
 800b598:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b59a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800b59e:	d105      	bne.n	800b5ac <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800b5a0:	4b11      	ldr	r3, [pc, #68]	@ (800b5e8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b5a2:	68db      	ldr	r3, [r3, #12]
 800b5a4:	4a10      	ldr	r2, [pc, #64]	@ (800b5e8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b5a6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800b5aa:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800b5ac:	687b      	ldr	r3, [r7, #4]
 800b5ae:	681b      	ldr	r3, [r3, #0]
 800b5b0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800b5b4:	2b00      	cmp	r3, #0
 800b5b6:	d019      	beq.n	800b5ec <HAL_RCCEx_PeriphCLKConfig+0x3e4>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800b5b8:	4b0b      	ldr	r3, [pc, #44]	@ (800b5e8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b5ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b5be:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800b5c2:	687b      	ldr	r3, [r7, #4]
 800b5c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b5c6:	4908      	ldr	r1, [pc, #32]	@ (800b5e8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b5c8:	4313      	orrs	r3, r2
 800b5ca:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800b5ce:	687b      	ldr	r3, [r7, #4]
 800b5d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b5d2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800b5d6:	d109      	bne.n	800b5ec <HAL_RCCEx_PeriphCLKConfig+0x3e4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800b5d8:	4b03      	ldr	r3, [pc, #12]	@ (800b5e8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b5da:	68db      	ldr	r3, [r3, #12]
 800b5dc:	4a02      	ldr	r2, [pc, #8]	@ (800b5e8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b5de:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800b5e2:	60d3      	str	r3, [r2, #12]
 800b5e4:	e002      	b.n	800b5ec <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 800b5e6:	bf00      	nop
 800b5e8:	40021000 	.word	0x40021000
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 800b5ec:	687b      	ldr	r3, [r7, #4]
 800b5ee:	681b      	ldr	r3, [r3, #0]
 800b5f0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800b5f4:	2b00      	cmp	r3, #0
 800b5f6:	d015      	beq.n	800b624 <HAL_RCCEx_PeriphCLKConfig+0x41c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 800b5f8:	4b29      	ldr	r3, [pc, #164]	@ (800b6a0 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800b5fa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b5fe:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 800b602:	687b      	ldr	r3, [r7, #4]
 800b604:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b606:	4926      	ldr	r1, [pc, #152]	@ (800b6a0 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800b608:	4313      	orrs	r3, r2
 800b60a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 800b60e:	687b      	ldr	r3, [r7, #4]
 800b610:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b612:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800b616:	d105      	bne.n	800b624 <HAL_RCCEx_PeriphCLKConfig+0x41c>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 800b618:	4b21      	ldr	r3, [pc, #132]	@ (800b6a0 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800b61a:	68db      	ldr	r3, [r3, #12]
 800b61c:	4a20      	ldr	r2, [pc, #128]	@ (800b6a0 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800b61e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800b622:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 800b624:	687b      	ldr	r3, [r7, #4]
 800b626:	681b      	ldr	r3, [r3, #0]
 800b628:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800b62c:	2b00      	cmp	r3, #0
 800b62e:	d015      	beq.n	800b65c <HAL_RCCEx_PeriphCLKConfig+0x454>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 800b630:	4b1b      	ldr	r3, [pc, #108]	@ (800b6a0 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800b632:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b636:	f023 4240 	bic.w	r2, r3, #3221225472	@ 0xc0000000
 800b63a:	687b      	ldr	r3, [r7, #4]
 800b63c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800b63e:	4918      	ldr	r1, [pc, #96]	@ (800b6a0 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800b640:	4313      	orrs	r3, r2
 800b642:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 800b646:	687b      	ldr	r3, [r7, #4]
 800b648:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800b64a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b64e:	d105      	bne.n	800b65c <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 800b650:	4b13      	ldr	r3, [pc, #76]	@ (800b6a0 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800b652:	68db      	ldr	r3, [r3, #12]
 800b654:	4a12      	ldr	r2, [pc, #72]	@ (800b6a0 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800b656:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800b65a:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 800b65c:	687b      	ldr	r3, [r7, #4]
 800b65e:	681b      	ldr	r3, [r3, #0]
 800b660:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800b664:	2b00      	cmp	r3, #0
 800b666:	d015      	beq.n	800b694 <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 800b668:	4b0d      	ldr	r3, [pc, #52]	@ (800b6a0 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800b66a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800b66e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800b672:	687b      	ldr	r3, [r7, #4]
 800b674:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800b676:	490a      	ldr	r1, [pc, #40]	@ (800b6a0 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800b678:	4313      	orrs	r3, r2
 800b67a:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 800b67e:	687b      	ldr	r3, [r7, #4]
 800b680:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800b682:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800b686:	d105      	bne.n	800b694 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800b688:	4b05      	ldr	r3, [pc, #20]	@ (800b6a0 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800b68a:	68db      	ldr	r3, [r3, #12]
 800b68c:	4a04      	ldr	r2, [pc, #16]	@ (800b6a0 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800b68e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800b692:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 800b694:	7cbb      	ldrb	r3, [r7, #18]
}
 800b696:	4618      	mov	r0, r3
 800b698:	3718      	adds	r7, #24
 800b69a:	46bd      	mov	sp, r7
 800b69c:	bd80      	pop	{r7, pc}
 800b69e:	bf00      	nop
 800b6a0:	40021000 	.word	0x40021000

0800b6a4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800b6a4:	b580      	push	{r7, lr}
 800b6a6:	b082      	sub	sp, #8
 800b6a8:	af00      	add	r7, sp, #0
 800b6aa:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800b6ac:	687b      	ldr	r3, [r7, #4]
 800b6ae:	2b00      	cmp	r3, #0
 800b6b0:	d101      	bne.n	800b6b6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800b6b2:	2301      	movs	r3, #1
 800b6b4:	e049      	b.n	800b74a <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800b6b6:	687b      	ldr	r3, [r7, #4]
 800b6b8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800b6bc:	b2db      	uxtb	r3, r3
 800b6be:	2b00      	cmp	r3, #0
 800b6c0:	d106      	bne.n	800b6d0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800b6c2:	687b      	ldr	r3, [r7, #4]
 800b6c4:	2200      	movs	r2, #0
 800b6c6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800b6ca:	6878      	ldr	r0, [r7, #4]
 800b6cc:	f7fb fe56 	bl	800737c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800b6d0:	687b      	ldr	r3, [r7, #4]
 800b6d2:	2202      	movs	r2, #2
 800b6d4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800b6d8:	687b      	ldr	r3, [r7, #4]
 800b6da:	681a      	ldr	r2, [r3, #0]
 800b6dc:	687b      	ldr	r3, [r7, #4]
 800b6de:	3304      	adds	r3, #4
 800b6e0:	4619      	mov	r1, r3
 800b6e2:	4610      	mov	r0, r2
 800b6e4:	f001 f86e 	bl	800c7c4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800b6e8:	687b      	ldr	r3, [r7, #4]
 800b6ea:	2201      	movs	r2, #1
 800b6ec:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800b6f0:	687b      	ldr	r3, [r7, #4]
 800b6f2:	2201      	movs	r2, #1
 800b6f4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800b6f8:	687b      	ldr	r3, [r7, #4]
 800b6fa:	2201      	movs	r2, #1
 800b6fc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800b700:	687b      	ldr	r3, [r7, #4]
 800b702:	2201      	movs	r2, #1
 800b704:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800b708:	687b      	ldr	r3, [r7, #4]
 800b70a:	2201      	movs	r2, #1
 800b70c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800b710:	687b      	ldr	r3, [r7, #4]
 800b712:	2201      	movs	r2, #1
 800b714:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800b718:	687b      	ldr	r3, [r7, #4]
 800b71a:	2201      	movs	r2, #1
 800b71c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800b720:	687b      	ldr	r3, [r7, #4]
 800b722:	2201      	movs	r2, #1
 800b724:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800b728:	687b      	ldr	r3, [r7, #4]
 800b72a:	2201      	movs	r2, #1
 800b72c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800b730:	687b      	ldr	r3, [r7, #4]
 800b732:	2201      	movs	r2, #1
 800b734:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800b738:	687b      	ldr	r3, [r7, #4]
 800b73a:	2201      	movs	r2, #1
 800b73c:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800b740:	687b      	ldr	r3, [r7, #4]
 800b742:	2201      	movs	r2, #1
 800b744:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800b748:	2300      	movs	r3, #0
}
 800b74a:	4618      	mov	r0, r3
 800b74c:	3708      	adds	r7, #8
 800b74e:	46bd      	mov	sp, r7
 800b750:	bd80      	pop	{r7, pc}

0800b752 <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 800b752:	b580      	push	{r7, lr}
 800b754:	b082      	sub	sp, #8
 800b756:	af00      	add	r7, sp, #0
 800b758:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800b75a:	687b      	ldr	r3, [r7, #4]
 800b75c:	2b00      	cmp	r3, #0
 800b75e:	d101      	bne.n	800b764 <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 800b760:	2301      	movs	r3, #1
 800b762:	e049      	b.n	800b7f8 <HAL_TIM_OC_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800b764:	687b      	ldr	r3, [r7, #4]
 800b766:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800b76a:	b2db      	uxtb	r3, r3
 800b76c:	2b00      	cmp	r3, #0
 800b76e:	d106      	bne.n	800b77e <HAL_TIM_OC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800b770:	687b      	ldr	r3, [r7, #4]
 800b772:	2200      	movs	r2, #0
 800b774:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 800b778:	6878      	ldr	r0, [r7, #4]
 800b77a:	f000 f841 	bl	800b800 <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800b77e:	687b      	ldr	r3, [r7, #4]
 800b780:	2202      	movs	r2, #2
 800b782:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 800b786:	687b      	ldr	r3, [r7, #4]
 800b788:	681a      	ldr	r2, [r3, #0]
 800b78a:	687b      	ldr	r3, [r7, #4]
 800b78c:	3304      	adds	r3, #4
 800b78e:	4619      	mov	r1, r3
 800b790:	4610      	mov	r0, r2
 800b792:	f001 f817 	bl	800c7c4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800b796:	687b      	ldr	r3, [r7, #4]
 800b798:	2201      	movs	r2, #1
 800b79a:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800b79e:	687b      	ldr	r3, [r7, #4]
 800b7a0:	2201      	movs	r2, #1
 800b7a2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800b7a6:	687b      	ldr	r3, [r7, #4]
 800b7a8:	2201      	movs	r2, #1
 800b7aa:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800b7ae:	687b      	ldr	r3, [r7, #4]
 800b7b0:	2201      	movs	r2, #1
 800b7b2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800b7b6:	687b      	ldr	r3, [r7, #4]
 800b7b8:	2201      	movs	r2, #1
 800b7ba:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800b7be:	687b      	ldr	r3, [r7, #4]
 800b7c0:	2201      	movs	r2, #1
 800b7c2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800b7c6:	687b      	ldr	r3, [r7, #4]
 800b7c8:	2201      	movs	r2, #1
 800b7ca:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800b7ce:	687b      	ldr	r3, [r7, #4]
 800b7d0:	2201      	movs	r2, #1
 800b7d2:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800b7d6:	687b      	ldr	r3, [r7, #4]
 800b7d8:	2201      	movs	r2, #1
 800b7da:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800b7de:	687b      	ldr	r3, [r7, #4]
 800b7e0:	2201      	movs	r2, #1
 800b7e2:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800b7e6:	687b      	ldr	r3, [r7, #4]
 800b7e8:	2201      	movs	r2, #1
 800b7ea:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800b7ee:	687b      	ldr	r3, [r7, #4]
 800b7f0:	2201      	movs	r2, #1
 800b7f2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800b7f6:	2300      	movs	r3, #0
}
 800b7f8:	4618      	mov	r0, r3
 800b7fa:	3708      	adds	r7, #8
 800b7fc:	46bd      	mov	sp, r7
 800b7fe:	bd80      	pop	{r7, pc}

0800b800 <HAL_TIM_OC_MspInit>:
  * @brief  Initializes the TIM Output Compare MSP.
  * @param  htim TIM Output Compare handle
  * @retval None
  */
__weak void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim)
{
 800b800:	b480      	push	{r7}
 800b802:	b083      	sub	sp, #12
 800b804:	af00      	add	r7, sp, #0
 800b806:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_MspInit could be implemented in the user file
   */
}
 800b808:	bf00      	nop
 800b80a:	370c      	adds	r7, #12
 800b80c:	46bd      	mov	sp, r7
 800b80e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b812:	4770      	bx	lr

0800b814 <HAL_TIM_OC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800b814:	b580      	push	{r7, lr}
 800b816:	b084      	sub	sp, #16
 800b818:	af00      	add	r7, sp, #0
 800b81a:	6078      	str	r0, [r7, #4]
 800b81c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800b81e:	2300      	movs	r3, #0
 800b820:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_CHANNEL(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800b822:	683b      	ldr	r3, [r7, #0]
 800b824:	2b00      	cmp	r3, #0
 800b826:	d109      	bne.n	800b83c <HAL_TIM_OC_Start_IT+0x28>
 800b828:	687b      	ldr	r3, [r7, #4]
 800b82a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800b82e:	b2db      	uxtb	r3, r3
 800b830:	2b01      	cmp	r3, #1
 800b832:	bf14      	ite	ne
 800b834:	2301      	movne	r3, #1
 800b836:	2300      	moveq	r3, #0
 800b838:	b2db      	uxtb	r3, r3
 800b83a:	e03c      	b.n	800b8b6 <HAL_TIM_OC_Start_IT+0xa2>
 800b83c:	683b      	ldr	r3, [r7, #0]
 800b83e:	2b04      	cmp	r3, #4
 800b840:	d109      	bne.n	800b856 <HAL_TIM_OC_Start_IT+0x42>
 800b842:	687b      	ldr	r3, [r7, #4]
 800b844:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800b848:	b2db      	uxtb	r3, r3
 800b84a:	2b01      	cmp	r3, #1
 800b84c:	bf14      	ite	ne
 800b84e:	2301      	movne	r3, #1
 800b850:	2300      	moveq	r3, #0
 800b852:	b2db      	uxtb	r3, r3
 800b854:	e02f      	b.n	800b8b6 <HAL_TIM_OC_Start_IT+0xa2>
 800b856:	683b      	ldr	r3, [r7, #0]
 800b858:	2b08      	cmp	r3, #8
 800b85a:	d109      	bne.n	800b870 <HAL_TIM_OC_Start_IT+0x5c>
 800b85c:	687b      	ldr	r3, [r7, #4]
 800b85e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800b862:	b2db      	uxtb	r3, r3
 800b864:	2b01      	cmp	r3, #1
 800b866:	bf14      	ite	ne
 800b868:	2301      	movne	r3, #1
 800b86a:	2300      	moveq	r3, #0
 800b86c:	b2db      	uxtb	r3, r3
 800b86e:	e022      	b.n	800b8b6 <HAL_TIM_OC_Start_IT+0xa2>
 800b870:	683b      	ldr	r3, [r7, #0]
 800b872:	2b0c      	cmp	r3, #12
 800b874:	d109      	bne.n	800b88a <HAL_TIM_OC_Start_IT+0x76>
 800b876:	687b      	ldr	r3, [r7, #4]
 800b878:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800b87c:	b2db      	uxtb	r3, r3
 800b87e:	2b01      	cmp	r3, #1
 800b880:	bf14      	ite	ne
 800b882:	2301      	movne	r3, #1
 800b884:	2300      	moveq	r3, #0
 800b886:	b2db      	uxtb	r3, r3
 800b888:	e015      	b.n	800b8b6 <HAL_TIM_OC_Start_IT+0xa2>
 800b88a:	683b      	ldr	r3, [r7, #0]
 800b88c:	2b10      	cmp	r3, #16
 800b88e:	d109      	bne.n	800b8a4 <HAL_TIM_OC_Start_IT+0x90>
 800b890:	687b      	ldr	r3, [r7, #4]
 800b892:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800b896:	b2db      	uxtb	r3, r3
 800b898:	2b01      	cmp	r3, #1
 800b89a:	bf14      	ite	ne
 800b89c:	2301      	movne	r3, #1
 800b89e:	2300      	moveq	r3, #0
 800b8a0:	b2db      	uxtb	r3, r3
 800b8a2:	e008      	b.n	800b8b6 <HAL_TIM_OC_Start_IT+0xa2>
 800b8a4:	687b      	ldr	r3, [r7, #4]
 800b8a6:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800b8aa:	b2db      	uxtb	r3, r3
 800b8ac:	2b01      	cmp	r3, #1
 800b8ae:	bf14      	ite	ne
 800b8b0:	2301      	movne	r3, #1
 800b8b2:	2300      	moveq	r3, #0
 800b8b4:	b2db      	uxtb	r3, r3
 800b8b6:	2b00      	cmp	r3, #0
 800b8b8:	d001      	beq.n	800b8be <HAL_TIM_OC_Start_IT+0xaa>
  {
    return HAL_ERROR;
 800b8ba:	2301      	movs	r3, #1
 800b8bc:	e0f1      	b.n	800baa2 <HAL_TIM_OC_Start_IT+0x28e>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800b8be:	683b      	ldr	r3, [r7, #0]
 800b8c0:	2b00      	cmp	r3, #0
 800b8c2:	d104      	bne.n	800b8ce <HAL_TIM_OC_Start_IT+0xba>
 800b8c4:	687b      	ldr	r3, [r7, #4]
 800b8c6:	2202      	movs	r2, #2
 800b8c8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800b8cc:	e023      	b.n	800b916 <HAL_TIM_OC_Start_IT+0x102>
 800b8ce:	683b      	ldr	r3, [r7, #0]
 800b8d0:	2b04      	cmp	r3, #4
 800b8d2:	d104      	bne.n	800b8de <HAL_TIM_OC_Start_IT+0xca>
 800b8d4:	687b      	ldr	r3, [r7, #4]
 800b8d6:	2202      	movs	r2, #2
 800b8d8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800b8dc:	e01b      	b.n	800b916 <HAL_TIM_OC_Start_IT+0x102>
 800b8de:	683b      	ldr	r3, [r7, #0]
 800b8e0:	2b08      	cmp	r3, #8
 800b8e2:	d104      	bne.n	800b8ee <HAL_TIM_OC_Start_IT+0xda>
 800b8e4:	687b      	ldr	r3, [r7, #4]
 800b8e6:	2202      	movs	r2, #2
 800b8e8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800b8ec:	e013      	b.n	800b916 <HAL_TIM_OC_Start_IT+0x102>
 800b8ee:	683b      	ldr	r3, [r7, #0]
 800b8f0:	2b0c      	cmp	r3, #12
 800b8f2:	d104      	bne.n	800b8fe <HAL_TIM_OC_Start_IT+0xea>
 800b8f4:	687b      	ldr	r3, [r7, #4]
 800b8f6:	2202      	movs	r2, #2
 800b8f8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800b8fc:	e00b      	b.n	800b916 <HAL_TIM_OC_Start_IT+0x102>
 800b8fe:	683b      	ldr	r3, [r7, #0]
 800b900:	2b10      	cmp	r3, #16
 800b902:	d104      	bne.n	800b90e <HAL_TIM_OC_Start_IT+0xfa>
 800b904:	687b      	ldr	r3, [r7, #4]
 800b906:	2202      	movs	r2, #2
 800b908:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800b90c:	e003      	b.n	800b916 <HAL_TIM_OC_Start_IT+0x102>
 800b90e:	687b      	ldr	r3, [r7, #4]
 800b910:	2202      	movs	r2, #2
 800b912:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  switch (Channel)
 800b916:	683b      	ldr	r3, [r7, #0]
 800b918:	2b0c      	cmp	r3, #12
 800b91a:	d841      	bhi.n	800b9a0 <HAL_TIM_OC_Start_IT+0x18c>
 800b91c:	a201      	add	r2, pc, #4	@ (adr r2, 800b924 <HAL_TIM_OC_Start_IT+0x110>)
 800b91e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b922:	bf00      	nop
 800b924:	0800b959 	.word	0x0800b959
 800b928:	0800b9a1 	.word	0x0800b9a1
 800b92c:	0800b9a1 	.word	0x0800b9a1
 800b930:	0800b9a1 	.word	0x0800b9a1
 800b934:	0800b96b 	.word	0x0800b96b
 800b938:	0800b9a1 	.word	0x0800b9a1
 800b93c:	0800b9a1 	.word	0x0800b9a1
 800b940:	0800b9a1 	.word	0x0800b9a1
 800b944:	0800b97d 	.word	0x0800b97d
 800b948:	0800b9a1 	.word	0x0800b9a1
 800b94c:	0800b9a1 	.word	0x0800b9a1
 800b950:	0800b9a1 	.word	0x0800b9a1
 800b954:	0800b98f 	.word	0x0800b98f
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 800b958:	687b      	ldr	r3, [r7, #4]
 800b95a:	681b      	ldr	r3, [r3, #0]
 800b95c:	68da      	ldr	r2, [r3, #12]
 800b95e:	687b      	ldr	r3, [r7, #4]
 800b960:	681b      	ldr	r3, [r3, #0]
 800b962:	f042 0202 	orr.w	r2, r2, #2
 800b966:	60da      	str	r2, [r3, #12]
      break;
 800b968:	e01d      	b.n	800b9a6 <HAL_TIM_OC_Start_IT+0x192>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 800b96a:	687b      	ldr	r3, [r7, #4]
 800b96c:	681b      	ldr	r3, [r3, #0]
 800b96e:	68da      	ldr	r2, [r3, #12]
 800b970:	687b      	ldr	r3, [r7, #4]
 800b972:	681b      	ldr	r3, [r3, #0]
 800b974:	f042 0204 	orr.w	r2, r2, #4
 800b978:	60da      	str	r2, [r3, #12]
      break;
 800b97a:	e014      	b.n	800b9a6 <HAL_TIM_OC_Start_IT+0x192>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 800b97c:	687b      	ldr	r3, [r7, #4]
 800b97e:	681b      	ldr	r3, [r3, #0]
 800b980:	68da      	ldr	r2, [r3, #12]
 800b982:	687b      	ldr	r3, [r7, #4]
 800b984:	681b      	ldr	r3, [r3, #0]
 800b986:	f042 0208 	orr.w	r2, r2, #8
 800b98a:	60da      	str	r2, [r3, #12]
      break;
 800b98c:	e00b      	b.n	800b9a6 <HAL_TIM_OC_Start_IT+0x192>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 800b98e:	687b      	ldr	r3, [r7, #4]
 800b990:	681b      	ldr	r3, [r3, #0]
 800b992:	68da      	ldr	r2, [r3, #12]
 800b994:	687b      	ldr	r3, [r7, #4]
 800b996:	681b      	ldr	r3, [r3, #0]
 800b998:	f042 0210 	orr.w	r2, r2, #16
 800b99c:	60da      	str	r2, [r3, #12]
      break;
 800b99e:	e002      	b.n	800b9a6 <HAL_TIM_OC_Start_IT+0x192>
    }

    default:
      status = HAL_ERROR;
 800b9a0:	2301      	movs	r3, #1
 800b9a2:	73fb      	strb	r3, [r7, #15]
      break;
 800b9a4:	bf00      	nop
  }

  if (status == HAL_OK)
 800b9a6:	7bfb      	ldrb	r3, [r7, #15]
 800b9a8:	2b00      	cmp	r3, #0
 800b9aa:	d179      	bne.n	800baa0 <HAL_TIM_OC_Start_IT+0x28c>
  {
    /* Enable the Output compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800b9ac:	687b      	ldr	r3, [r7, #4]
 800b9ae:	681b      	ldr	r3, [r3, #0]
 800b9b0:	2201      	movs	r2, #1
 800b9b2:	6839      	ldr	r1, [r7, #0]
 800b9b4:	4618      	mov	r0, r3
 800b9b6:	f001 fc5f 	bl	800d278 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800b9ba:	687b      	ldr	r3, [r7, #4]
 800b9bc:	681b      	ldr	r3, [r3, #0]
 800b9be:	4a3b      	ldr	r2, [pc, #236]	@ (800baac <HAL_TIM_OC_Start_IT+0x298>)
 800b9c0:	4293      	cmp	r3, r2
 800b9c2:	d018      	beq.n	800b9f6 <HAL_TIM_OC_Start_IT+0x1e2>
 800b9c4:	687b      	ldr	r3, [r7, #4]
 800b9c6:	681b      	ldr	r3, [r3, #0]
 800b9c8:	4a39      	ldr	r2, [pc, #228]	@ (800bab0 <HAL_TIM_OC_Start_IT+0x29c>)
 800b9ca:	4293      	cmp	r3, r2
 800b9cc:	d013      	beq.n	800b9f6 <HAL_TIM_OC_Start_IT+0x1e2>
 800b9ce:	687b      	ldr	r3, [r7, #4]
 800b9d0:	681b      	ldr	r3, [r3, #0]
 800b9d2:	4a38      	ldr	r2, [pc, #224]	@ (800bab4 <HAL_TIM_OC_Start_IT+0x2a0>)
 800b9d4:	4293      	cmp	r3, r2
 800b9d6:	d00e      	beq.n	800b9f6 <HAL_TIM_OC_Start_IT+0x1e2>
 800b9d8:	687b      	ldr	r3, [r7, #4]
 800b9da:	681b      	ldr	r3, [r3, #0]
 800b9dc:	4a36      	ldr	r2, [pc, #216]	@ (800bab8 <HAL_TIM_OC_Start_IT+0x2a4>)
 800b9de:	4293      	cmp	r3, r2
 800b9e0:	d009      	beq.n	800b9f6 <HAL_TIM_OC_Start_IT+0x1e2>
 800b9e2:	687b      	ldr	r3, [r7, #4]
 800b9e4:	681b      	ldr	r3, [r3, #0]
 800b9e6:	4a35      	ldr	r2, [pc, #212]	@ (800babc <HAL_TIM_OC_Start_IT+0x2a8>)
 800b9e8:	4293      	cmp	r3, r2
 800b9ea:	d004      	beq.n	800b9f6 <HAL_TIM_OC_Start_IT+0x1e2>
 800b9ec:	687b      	ldr	r3, [r7, #4]
 800b9ee:	681b      	ldr	r3, [r3, #0]
 800b9f0:	4a33      	ldr	r2, [pc, #204]	@ (800bac0 <HAL_TIM_OC_Start_IT+0x2ac>)
 800b9f2:	4293      	cmp	r3, r2
 800b9f4:	d101      	bne.n	800b9fa <HAL_TIM_OC_Start_IT+0x1e6>
 800b9f6:	2301      	movs	r3, #1
 800b9f8:	e000      	b.n	800b9fc <HAL_TIM_OC_Start_IT+0x1e8>
 800b9fa:	2300      	movs	r3, #0
 800b9fc:	2b00      	cmp	r3, #0
 800b9fe:	d007      	beq.n	800ba10 <HAL_TIM_OC_Start_IT+0x1fc>
    {
      /* Enable the main output */
      __HAL_TIM_MOE_ENABLE(htim);
 800ba00:	687b      	ldr	r3, [r7, #4]
 800ba02:	681b      	ldr	r3, [r3, #0]
 800ba04:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800ba06:	687b      	ldr	r3, [r7, #4]
 800ba08:	681b      	ldr	r3, [r3, #0]
 800ba0a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800ba0e:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800ba10:	687b      	ldr	r3, [r7, #4]
 800ba12:	681b      	ldr	r3, [r3, #0]
 800ba14:	4a25      	ldr	r2, [pc, #148]	@ (800baac <HAL_TIM_OC_Start_IT+0x298>)
 800ba16:	4293      	cmp	r3, r2
 800ba18:	d022      	beq.n	800ba60 <HAL_TIM_OC_Start_IT+0x24c>
 800ba1a:	687b      	ldr	r3, [r7, #4]
 800ba1c:	681b      	ldr	r3, [r3, #0]
 800ba1e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800ba22:	d01d      	beq.n	800ba60 <HAL_TIM_OC_Start_IT+0x24c>
 800ba24:	687b      	ldr	r3, [r7, #4]
 800ba26:	681b      	ldr	r3, [r3, #0]
 800ba28:	4a26      	ldr	r2, [pc, #152]	@ (800bac4 <HAL_TIM_OC_Start_IT+0x2b0>)
 800ba2a:	4293      	cmp	r3, r2
 800ba2c:	d018      	beq.n	800ba60 <HAL_TIM_OC_Start_IT+0x24c>
 800ba2e:	687b      	ldr	r3, [r7, #4]
 800ba30:	681b      	ldr	r3, [r3, #0]
 800ba32:	4a25      	ldr	r2, [pc, #148]	@ (800bac8 <HAL_TIM_OC_Start_IT+0x2b4>)
 800ba34:	4293      	cmp	r3, r2
 800ba36:	d013      	beq.n	800ba60 <HAL_TIM_OC_Start_IT+0x24c>
 800ba38:	687b      	ldr	r3, [r7, #4]
 800ba3a:	681b      	ldr	r3, [r3, #0]
 800ba3c:	4a23      	ldr	r2, [pc, #140]	@ (800bacc <HAL_TIM_OC_Start_IT+0x2b8>)
 800ba3e:	4293      	cmp	r3, r2
 800ba40:	d00e      	beq.n	800ba60 <HAL_TIM_OC_Start_IT+0x24c>
 800ba42:	687b      	ldr	r3, [r7, #4]
 800ba44:	681b      	ldr	r3, [r3, #0]
 800ba46:	4a1a      	ldr	r2, [pc, #104]	@ (800bab0 <HAL_TIM_OC_Start_IT+0x29c>)
 800ba48:	4293      	cmp	r3, r2
 800ba4a:	d009      	beq.n	800ba60 <HAL_TIM_OC_Start_IT+0x24c>
 800ba4c:	687b      	ldr	r3, [r7, #4]
 800ba4e:	681b      	ldr	r3, [r3, #0]
 800ba50:	4a18      	ldr	r2, [pc, #96]	@ (800bab4 <HAL_TIM_OC_Start_IT+0x2a0>)
 800ba52:	4293      	cmp	r3, r2
 800ba54:	d004      	beq.n	800ba60 <HAL_TIM_OC_Start_IT+0x24c>
 800ba56:	687b      	ldr	r3, [r7, #4]
 800ba58:	681b      	ldr	r3, [r3, #0]
 800ba5a:	4a19      	ldr	r2, [pc, #100]	@ (800bac0 <HAL_TIM_OC_Start_IT+0x2ac>)
 800ba5c:	4293      	cmp	r3, r2
 800ba5e:	d115      	bne.n	800ba8c <HAL_TIM_OC_Start_IT+0x278>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800ba60:	687b      	ldr	r3, [r7, #4]
 800ba62:	681b      	ldr	r3, [r3, #0]
 800ba64:	689a      	ldr	r2, [r3, #8]
 800ba66:	4b1a      	ldr	r3, [pc, #104]	@ (800bad0 <HAL_TIM_OC_Start_IT+0x2bc>)
 800ba68:	4013      	ands	r3, r2
 800ba6a:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800ba6c:	68bb      	ldr	r3, [r7, #8]
 800ba6e:	2b06      	cmp	r3, #6
 800ba70:	d015      	beq.n	800ba9e <HAL_TIM_OC_Start_IT+0x28a>
 800ba72:	68bb      	ldr	r3, [r7, #8]
 800ba74:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800ba78:	d011      	beq.n	800ba9e <HAL_TIM_OC_Start_IT+0x28a>
      {
        __HAL_TIM_ENABLE(htim);
 800ba7a:	687b      	ldr	r3, [r7, #4]
 800ba7c:	681b      	ldr	r3, [r3, #0]
 800ba7e:	681a      	ldr	r2, [r3, #0]
 800ba80:	687b      	ldr	r3, [r7, #4]
 800ba82:	681b      	ldr	r3, [r3, #0]
 800ba84:	f042 0201 	orr.w	r2, r2, #1
 800ba88:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800ba8a:	e008      	b.n	800ba9e <HAL_TIM_OC_Start_IT+0x28a>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 800ba8c:	687b      	ldr	r3, [r7, #4]
 800ba8e:	681b      	ldr	r3, [r3, #0]
 800ba90:	681a      	ldr	r2, [r3, #0]
 800ba92:	687b      	ldr	r3, [r7, #4]
 800ba94:	681b      	ldr	r3, [r3, #0]
 800ba96:	f042 0201 	orr.w	r2, r2, #1
 800ba9a:	601a      	str	r2, [r3, #0]
 800ba9c:	e000      	b.n	800baa0 <HAL_TIM_OC_Start_IT+0x28c>
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800ba9e:	bf00      	nop
    }
  }

  /* Return function status */
  return status;
 800baa0:	7bfb      	ldrb	r3, [r7, #15]
}
 800baa2:	4618      	mov	r0, r3
 800baa4:	3710      	adds	r7, #16
 800baa6:	46bd      	mov	sp, r7
 800baa8:	bd80      	pop	{r7, pc}
 800baaa:	bf00      	nop
 800baac:	40012c00 	.word	0x40012c00
 800bab0:	40013400 	.word	0x40013400
 800bab4:	40014000 	.word	0x40014000
 800bab8:	40014400 	.word	0x40014400
 800babc:	40014800 	.word	0x40014800
 800bac0:	40015000 	.word	0x40015000
 800bac4:	40000400 	.word	0x40000400
 800bac8:	40000800 	.word	0x40000800
 800bacc:	40000c00 	.word	0x40000c00
 800bad0:	00010007 	.word	0x00010007

0800bad4 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800bad4:	b580      	push	{r7, lr}
 800bad6:	b082      	sub	sp, #8
 800bad8:	af00      	add	r7, sp, #0
 800bada:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800badc:	687b      	ldr	r3, [r7, #4]
 800bade:	2b00      	cmp	r3, #0
 800bae0:	d101      	bne.n	800bae6 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800bae2:	2301      	movs	r3, #1
 800bae4:	e049      	b.n	800bb7a <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800bae6:	687b      	ldr	r3, [r7, #4]
 800bae8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800baec:	b2db      	uxtb	r3, r3
 800baee:	2b00      	cmp	r3, #0
 800baf0:	d106      	bne.n	800bb00 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800baf2:	687b      	ldr	r3, [r7, #4]
 800baf4:	2200      	movs	r2, #0
 800baf6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800bafa:	6878      	ldr	r0, [r7, #4]
 800bafc:	f000 f841 	bl	800bb82 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800bb00:	687b      	ldr	r3, [r7, #4]
 800bb02:	2202      	movs	r2, #2
 800bb04:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800bb08:	687b      	ldr	r3, [r7, #4]
 800bb0a:	681a      	ldr	r2, [r3, #0]
 800bb0c:	687b      	ldr	r3, [r7, #4]
 800bb0e:	3304      	adds	r3, #4
 800bb10:	4619      	mov	r1, r3
 800bb12:	4610      	mov	r0, r2
 800bb14:	f000 fe56 	bl	800c7c4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800bb18:	687b      	ldr	r3, [r7, #4]
 800bb1a:	2201      	movs	r2, #1
 800bb1c:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800bb20:	687b      	ldr	r3, [r7, #4]
 800bb22:	2201      	movs	r2, #1
 800bb24:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800bb28:	687b      	ldr	r3, [r7, #4]
 800bb2a:	2201      	movs	r2, #1
 800bb2c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800bb30:	687b      	ldr	r3, [r7, #4]
 800bb32:	2201      	movs	r2, #1
 800bb34:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800bb38:	687b      	ldr	r3, [r7, #4]
 800bb3a:	2201      	movs	r2, #1
 800bb3c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800bb40:	687b      	ldr	r3, [r7, #4]
 800bb42:	2201      	movs	r2, #1
 800bb44:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800bb48:	687b      	ldr	r3, [r7, #4]
 800bb4a:	2201      	movs	r2, #1
 800bb4c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800bb50:	687b      	ldr	r3, [r7, #4]
 800bb52:	2201      	movs	r2, #1
 800bb54:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800bb58:	687b      	ldr	r3, [r7, #4]
 800bb5a:	2201      	movs	r2, #1
 800bb5c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800bb60:	687b      	ldr	r3, [r7, #4]
 800bb62:	2201      	movs	r2, #1
 800bb64:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800bb68:	687b      	ldr	r3, [r7, #4]
 800bb6a:	2201      	movs	r2, #1
 800bb6c:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800bb70:	687b      	ldr	r3, [r7, #4]
 800bb72:	2201      	movs	r2, #1
 800bb74:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800bb78:	2300      	movs	r3, #0
}
 800bb7a:	4618      	mov	r0, r3
 800bb7c:	3708      	adds	r7, #8
 800bb7e:	46bd      	mov	sp, r7
 800bb80:	bd80      	pop	{r7, pc}

0800bb82 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800bb82:	b480      	push	{r7}
 800bb84:	b083      	sub	sp, #12
 800bb86:	af00      	add	r7, sp, #0
 800bb88:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800bb8a:	bf00      	nop
 800bb8c:	370c      	adds	r7, #12
 800bb8e:	46bd      	mov	sp, r7
 800bb90:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb94:	4770      	bx	lr
	...

0800bb98 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800bb98:	b580      	push	{r7, lr}
 800bb9a:	b084      	sub	sp, #16
 800bb9c:	af00      	add	r7, sp, #0
 800bb9e:	6078      	str	r0, [r7, #4]
 800bba0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800bba2:	683b      	ldr	r3, [r7, #0]
 800bba4:	2b00      	cmp	r3, #0
 800bba6:	d109      	bne.n	800bbbc <HAL_TIM_PWM_Start+0x24>
 800bba8:	687b      	ldr	r3, [r7, #4]
 800bbaa:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800bbae:	b2db      	uxtb	r3, r3
 800bbb0:	2b01      	cmp	r3, #1
 800bbb2:	bf14      	ite	ne
 800bbb4:	2301      	movne	r3, #1
 800bbb6:	2300      	moveq	r3, #0
 800bbb8:	b2db      	uxtb	r3, r3
 800bbba:	e03c      	b.n	800bc36 <HAL_TIM_PWM_Start+0x9e>
 800bbbc:	683b      	ldr	r3, [r7, #0]
 800bbbe:	2b04      	cmp	r3, #4
 800bbc0:	d109      	bne.n	800bbd6 <HAL_TIM_PWM_Start+0x3e>
 800bbc2:	687b      	ldr	r3, [r7, #4]
 800bbc4:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800bbc8:	b2db      	uxtb	r3, r3
 800bbca:	2b01      	cmp	r3, #1
 800bbcc:	bf14      	ite	ne
 800bbce:	2301      	movne	r3, #1
 800bbd0:	2300      	moveq	r3, #0
 800bbd2:	b2db      	uxtb	r3, r3
 800bbd4:	e02f      	b.n	800bc36 <HAL_TIM_PWM_Start+0x9e>
 800bbd6:	683b      	ldr	r3, [r7, #0]
 800bbd8:	2b08      	cmp	r3, #8
 800bbda:	d109      	bne.n	800bbf0 <HAL_TIM_PWM_Start+0x58>
 800bbdc:	687b      	ldr	r3, [r7, #4]
 800bbde:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800bbe2:	b2db      	uxtb	r3, r3
 800bbe4:	2b01      	cmp	r3, #1
 800bbe6:	bf14      	ite	ne
 800bbe8:	2301      	movne	r3, #1
 800bbea:	2300      	moveq	r3, #0
 800bbec:	b2db      	uxtb	r3, r3
 800bbee:	e022      	b.n	800bc36 <HAL_TIM_PWM_Start+0x9e>
 800bbf0:	683b      	ldr	r3, [r7, #0]
 800bbf2:	2b0c      	cmp	r3, #12
 800bbf4:	d109      	bne.n	800bc0a <HAL_TIM_PWM_Start+0x72>
 800bbf6:	687b      	ldr	r3, [r7, #4]
 800bbf8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800bbfc:	b2db      	uxtb	r3, r3
 800bbfe:	2b01      	cmp	r3, #1
 800bc00:	bf14      	ite	ne
 800bc02:	2301      	movne	r3, #1
 800bc04:	2300      	moveq	r3, #0
 800bc06:	b2db      	uxtb	r3, r3
 800bc08:	e015      	b.n	800bc36 <HAL_TIM_PWM_Start+0x9e>
 800bc0a:	683b      	ldr	r3, [r7, #0]
 800bc0c:	2b10      	cmp	r3, #16
 800bc0e:	d109      	bne.n	800bc24 <HAL_TIM_PWM_Start+0x8c>
 800bc10:	687b      	ldr	r3, [r7, #4]
 800bc12:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800bc16:	b2db      	uxtb	r3, r3
 800bc18:	2b01      	cmp	r3, #1
 800bc1a:	bf14      	ite	ne
 800bc1c:	2301      	movne	r3, #1
 800bc1e:	2300      	moveq	r3, #0
 800bc20:	b2db      	uxtb	r3, r3
 800bc22:	e008      	b.n	800bc36 <HAL_TIM_PWM_Start+0x9e>
 800bc24:	687b      	ldr	r3, [r7, #4]
 800bc26:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800bc2a:	b2db      	uxtb	r3, r3
 800bc2c:	2b01      	cmp	r3, #1
 800bc2e:	bf14      	ite	ne
 800bc30:	2301      	movne	r3, #1
 800bc32:	2300      	moveq	r3, #0
 800bc34:	b2db      	uxtb	r3, r3
 800bc36:	2b00      	cmp	r3, #0
 800bc38:	d001      	beq.n	800bc3e <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 800bc3a:	2301      	movs	r3, #1
 800bc3c:	e0a6      	b.n	800bd8c <HAL_TIM_PWM_Start+0x1f4>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800bc3e:	683b      	ldr	r3, [r7, #0]
 800bc40:	2b00      	cmp	r3, #0
 800bc42:	d104      	bne.n	800bc4e <HAL_TIM_PWM_Start+0xb6>
 800bc44:	687b      	ldr	r3, [r7, #4]
 800bc46:	2202      	movs	r2, #2
 800bc48:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800bc4c:	e023      	b.n	800bc96 <HAL_TIM_PWM_Start+0xfe>
 800bc4e:	683b      	ldr	r3, [r7, #0]
 800bc50:	2b04      	cmp	r3, #4
 800bc52:	d104      	bne.n	800bc5e <HAL_TIM_PWM_Start+0xc6>
 800bc54:	687b      	ldr	r3, [r7, #4]
 800bc56:	2202      	movs	r2, #2
 800bc58:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800bc5c:	e01b      	b.n	800bc96 <HAL_TIM_PWM_Start+0xfe>
 800bc5e:	683b      	ldr	r3, [r7, #0]
 800bc60:	2b08      	cmp	r3, #8
 800bc62:	d104      	bne.n	800bc6e <HAL_TIM_PWM_Start+0xd6>
 800bc64:	687b      	ldr	r3, [r7, #4]
 800bc66:	2202      	movs	r2, #2
 800bc68:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800bc6c:	e013      	b.n	800bc96 <HAL_TIM_PWM_Start+0xfe>
 800bc6e:	683b      	ldr	r3, [r7, #0]
 800bc70:	2b0c      	cmp	r3, #12
 800bc72:	d104      	bne.n	800bc7e <HAL_TIM_PWM_Start+0xe6>
 800bc74:	687b      	ldr	r3, [r7, #4]
 800bc76:	2202      	movs	r2, #2
 800bc78:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800bc7c:	e00b      	b.n	800bc96 <HAL_TIM_PWM_Start+0xfe>
 800bc7e:	683b      	ldr	r3, [r7, #0]
 800bc80:	2b10      	cmp	r3, #16
 800bc82:	d104      	bne.n	800bc8e <HAL_TIM_PWM_Start+0xf6>
 800bc84:	687b      	ldr	r3, [r7, #4]
 800bc86:	2202      	movs	r2, #2
 800bc88:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800bc8c:	e003      	b.n	800bc96 <HAL_TIM_PWM_Start+0xfe>
 800bc8e:	687b      	ldr	r3, [r7, #4]
 800bc90:	2202      	movs	r2, #2
 800bc92:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800bc96:	687b      	ldr	r3, [r7, #4]
 800bc98:	681b      	ldr	r3, [r3, #0]
 800bc9a:	2201      	movs	r2, #1
 800bc9c:	6839      	ldr	r1, [r7, #0]
 800bc9e:	4618      	mov	r0, r3
 800bca0:	f001 faea 	bl	800d278 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800bca4:	687b      	ldr	r3, [r7, #4]
 800bca6:	681b      	ldr	r3, [r3, #0]
 800bca8:	4a3a      	ldr	r2, [pc, #232]	@ (800bd94 <HAL_TIM_PWM_Start+0x1fc>)
 800bcaa:	4293      	cmp	r3, r2
 800bcac:	d018      	beq.n	800bce0 <HAL_TIM_PWM_Start+0x148>
 800bcae:	687b      	ldr	r3, [r7, #4]
 800bcb0:	681b      	ldr	r3, [r3, #0]
 800bcb2:	4a39      	ldr	r2, [pc, #228]	@ (800bd98 <HAL_TIM_PWM_Start+0x200>)
 800bcb4:	4293      	cmp	r3, r2
 800bcb6:	d013      	beq.n	800bce0 <HAL_TIM_PWM_Start+0x148>
 800bcb8:	687b      	ldr	r3, [r7, #4]
 800bcba:	681b      	ldr	r3, [r3, #0]
 800bcbc:	4a37      	ldr	r2, [pc, #220]	@ (800bd9c <HAL_TIM_PWM_Start+0x204>)
 800bcbe:	4293      	cmp	r3, r2
 800bcc0:	d00e      	beq.n	800bce0 <HAL_TIM_PWM_Start+0x148>
 800bcc2:	687b      	ldr	r3, [r7, #4]
 800bcc4:	681b      	ldr	r3, [r3, #0]
 800bcc6:	4a36      	ldr	r2, [pc, #216]	@ (800bda0 <HAL_TIM_PWM_Start+0x208>)
 800bcc8:	4293      	cmp	r3, r2
 800bcca:	d009      	beq.n	800bce0 <HAL_TIM_PWM_Start+0x148>
 800bccc:	687b      	ldr	r3, [r7, #4]
 800bcce:	681b      	ldr	r3, [r3, #0]
 800bcd0:	4a34      	ldr	r2, [pc, #208]	@ (800bda4 <HAL_TIM_PWM_Start+0x20c>)
 800bcd2:	4293      	cmp	r3, r2
 800bcd4:	d004      	beq.n	800bce0 <HAL_TIM_PWM_Start+0x148>
 800bcd6:	687b      	ldr	r3, [r7, #4]
 800bcd8:	681b      	ldr	r3, [r3, #0]
 800bcda:	4a33      	ldr	r2, [pc, #204]	@ (800bda8 <HAL_TIM_PWM_Start+0x210>)
 800bcdc:	4293      	cmp	r3, r2
 800bcde:	d101      	bne.n	800bce4 <HAL_TIM_PWM_Start+0x14c>
 800bce0:	2301      	movs	r3, #1
 800bce2:	e000      	b.n	800bce6 <HAL_TIM_PWM_Start+0x14e>
 800bce4:	2300      	movs	r3, #0
 800bce6:	2b00      	cmp	r3, #0
 800bce8:	d007      	beq.n	800bcfa <HAL_TIM_PWM_Start+0x162>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800bcea:	687b      	ldr	r3, [r7, #4]
 800bcec:	681b      	ldr	r3, [r3, #0]
 800bcee:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800bcf0:	687b      	ldr	r3, [r7, #4]
 800bcf2:	681b      	ldr	r3, [r3, #0]
 800bcf4:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800bcf8:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800bcfa:	687b      	ldr	r3, [r7, #4]
 800bcfc:	681b      	ldr	r3, [r3, #0]
 800bcfe:	4a25      	ldr	r2, [pc, #148]	@ (800bd94 <HAL_TIM_PWM_Start+0x1fc>)
 800bd00:	4293      	cmp	r3, r2
 800bd02:	d022      	beq.n	800bd4a <HAL_TIM_PWM_Start+0x1b2>
 800bd04:	687b      	ldr	r3, [r7, #4]
 800bd06:	681b      	ldr	r3, [r3, #0]
 800bd08:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800bd0c:	d01d      	beq.n	800bd4a <HAL_TIM_PWM_Start+0x1b2>
 800bd0e:	687b      	ldr	r3, [r7, #4]
 800bd10:	681b      	ldr	r3, [r3, #0]
 800bd12:	4a26      	ldr	r2, [pc, #152]	@ (800bdac <HAL_TIM_PWM_Start+0x214>)
 800bd14:	4293      	cmp	r3, r2
 800bd16:	d018      	beq.n	800bd4a <HAL_TIM_PWM_Start+0x1b2>
 800bd18:	687b      	ldr	r3, [r7, #4]
 800bd1a:	681b      	ldr	r3, [r3, #0]
 800bd1c:	4a24      	ldr	r2, [pc, #144]	@ (800bdb0 <HAL_TIM_PWM_Start+0x218>)
 800bd1e:	4293      	cmp	r3, r2
 800bd20:	d013      	beq.n	800bd4a <HAL_TIM_PWM_Start+0x1b2>
 800bd22:	687b      	ldr	r3, [r7, #4]
 800bd24:	681b      	ldr	r3, [r3, #0]
 800bd26:	4a23      	ldr	r2, [pc, #140]	@ (800bdb4 <HAL_TIM_PWM_Start+0x21c>)
 800bd28:	4293      	cmp	r3, r2
 800bd2a:	d00e      	beq.n	800bd4a <HAL_TIM_PWM_Start+0x1b2>
 800bd2c:	687b      	ldr	r3, [r7, #4]
 800bd2e:	681b      	ldr	r3, [r3, #0]
 800bd30:	4a19      	ldr	r2, [pc, #100]	@ (800bd98 <HAL_TIM_PWM_Start+0x200>)
 800bd32:	4293      	cmp	r3, r2
 800bd34:	d009      	beq.n	800bd4a <HAL_TIM_PWM_Start+0x1b2>
 800bd36:	687b      	ldr	r3, [r7, #4]
 800bd38:	681b      	ldr	r3, [r3, #0]
 800bd3a:	4a18      	ldr	r2, [pc, #96]	@ (800bd9c <HAL_TIM_PWM_Start+0x204>)
 800bd3c:	4293      	cmp	r3, r2
 800bd3e:	d004      	beq.n	800bd4a <HAL_TIM_PWM_Start+0x1b2>
 800bd40:	687b      	ldr	r3, [r7, #4]
 800bd42:	681b      	ldr	r3, [r3, #0]
 800bd44:	4a18      	ldr	r2, [pc, #96]	@ (800bda8 <HAL_TIM_PWM_Start+0x210>)
 800bd46:	4293      	cmp	r3, r2
 800bd48:	d115      	bne.n	800bd76 <HAL_TIM_PWM_Start+0x1de>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800bd4a:	687b      	ldr	r3, [r7, #4]
 800bd4c:	681b      	ldr	r3, [r3, #0]
 800bd4e:	689a      	ldr	r2, [r3, #8]
 800bd50:	4b19      	ldr	r3, [pc, #100]	@ (800bdb8 <HAL_TIM_PWM_Start+0x220>)
 800bd52:	4013      	ands	r3, r2
 800bd54:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800bd56:	68fb      	ldr	r3, [r7, #12]
 800bd58:	2b06      	cmp	r3, #6
 800bd5a:	d015      	beq.n	800bd88 <HAL_TIM_PWM_Start+0x1f0>
 800bd5c:	68fb      	ldr	r3, [r7, #12]
 800bd5e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800bd62:	d011      	beq.n	800bd88 <HAL_TIM_PWM_Start+0x1f0>
    {
      __HAL_TIM_ENABLE(htim);
 800bd64:	687b      	ldr	r3, [r7, #4]
 800bd66:	681b      	ldr	r3, [r3, #0]
 800bd68:	681a      	ldr	r2, [r3, #0]
 800bd6a:	687b      	ldr	r3, [r7, #4]
 800bd6c:	681b      	ldr	r3, [r3, #0]
 800bd6e:	f042 0201 	orr.w	r2, r2, #1
 800bd72:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800bd74:	e008      	b.n	800bd88 <HAL_TIM_PWM_Start+0x1f0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800bd76:	687b      	ldr	r3, [r7, #4]
 800bd78:	681b      	ldr	r3, [r3, #0]
 800bd7a:	681a      	ldr	r2, [r3, #0]
 800bd7c:	687b      	ldr	r3, [r7, #4]
 800bd7e:	681b      	ldr	r3, [r3, #0]
 800bd80:	f042 0201 	orr.w	r2, r2, #1
 800bd84:	601a      	str	r2, [r3, #0]
 800bd86:	e000      	b.n	800bd8a <HAL_TIM_PWM_Start+0x1f2>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800bd88:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800bd8a:	2300      	movs	r3, #0
}
 800bd8c:	4618      	mov	r0, r3
 800bd8e:	3710      	adds	r7, #16
 800bd90:	46bd      	mov	sp, r7
 800bd92:	bd80      	pop	{r7, pc}
 800bd94:	40012c00 	.word	0x40012c00
 800bd98:	40013400 	.word	0x40013400
 800bd9c:	40014000 	.word	0x40014000
 800bda0:	40014400 	.word	0x40014400
 800bda4:	40014800 	.word	0x40014800
 800bda8:	40015000 	.word	0x40015000
 800bdac:	40000400 	.word	0x40000400
 800bdb0:	40000800 	.word	0x40000800
 800bdb4:	40000c00 	.word	0x40000c00
 800bdb8:	00010007 	.word	0x00010007

0800bdbc <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800bdbc:	b580      	push	{r7, lr}
 800bdbe:	b082      	sub	sp, #8
 800bdc0:	af00      	add	r7, sp, #0
 800bdc2:	6078      	str	r0, [r7, #4]
 800bdc4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 800bdc6:	687b      	ldr	r3, [r7, #4]
 800bdc8:	681b      	ldr	r3, [r3, #0]
 800bdca:	2200      	movs	r2, #0
 800bdcc:	6839      	ldr	r1, [r7, #0]
 800bdce:	4618      	mov	r0, r3
 800bdd0:	f001 fa52 	bl	800d278 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800bdd4:	687b      	ldr	r3, [r7, #4]
 800bdd6:	681b      	ldr	r3, [r3, #0]
 800bdd8:	4a40      	ldr	r2, [pc, #256]	@ (800bedc <HAL_TIM_PWM_Stop+0x120>)
 800bdda:	4293      	cmp	r3, r2
 800bddc:	d018      	beq.n	800be10 <HAL_TIM_PWM_Stop+0x54>
 800bdde:	687b      	ldr	r3, [r7, #4]
 800bde0:	681b      	ldr	r3, [r3, #0]
 800bde2:	4a3f      	ldr	r2, [pc, #252]	@ (800bee0 <HAL_TIM_PWM_Stop+0x124>)
 800bde4:	4293      	cmp	r3, r2
 800bde6:	d013      	beq.n	800be10 <HAL_TIM_PWM_Stop+0x54>
 800bde8:	687b      	ldr	r3, [r7, #4]
 800bdea:	681b      	ldr	r3, [r3, #0]
 800bdec:	4a3d      	ldr	r2, [pc, #244]	@ (800bee4 <HAL_TIM_PWM_Stop+0x128>)
 800bdee:	4293      	cmp	r3, r2
 800bdf0:	d00e      	beq.n	800be10 <HAL_TIM_PWM_Stop+0x54>
 800bdf2:	687b      	ldr	r3, [r7, #4]
 800bdf4:	681b      	ldr	r3, [r3, #0]
 800bdf6:	4a3c      	ldr	r2, [pc, #240]	@ (800bee8 <HAL_TIM_PWM_Stop+0x12c>)
 800bdf8:	4293      	cmp	r3, r2
 800bdfa:	d009      	beq.n	800be10 <HAL_TIM_PWM_Stop+0x54>
 800bdfc:	687b      	ldr	r3, [r7, #4]
 800bdfe:	681b      	ldr	r3, [r3, #0]
 800be00:	4a3a      	ldr	r2, [pc, #232]	@ (800beec <HAL_TIM_PWM_Stop+0x130>)
 800be02:	4293      	cmp	r3, r2
 800be04:	d004      	beq.n	800be10 <HAL_TIM_PWM_Stop+0x54>
 800be06:	687b      	ldr	r3, [r7, #4]
 800be08:	681b      	ldr	r3, [r3, #0]
 800be0a:	4a39      	ldr	r2, [pc, #228]	@ (800bef0 <HAL_TIM_PWM_Stop+0x134>)
 800be0c:	4293      	cmp	r3, r2
 800be0e:	d101      	bne.n	800be14 <HAL_TIM_PWM_Stop+0x58>
 800be10:	2301      	movs	r3, #1
 800be12:	e000      	b.n	800be16 <HAL_TIM_PWM_Stop+0x5a>
 800be14:	2300      	movs	r3, #0
 800be16:	2b00      	cmp	r3, #0
 800be18:	d017      	beq.n	800be4a <HAL_TIM_PWM_Stop+0x8e>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 800be1a:	687b      	ldr	r3, [r7, #4]
 800be1c:	681b      	ldr	r3, [r3, #0]
 800be1e:	6a1a      	ldr	r2, [r3, #32]
 800be20:	f241 1311 	movw	r3, #4369	@ 0x1111
 800be24:	4013      	ands	r3, r2
 800be26:	2b00      	cmp	r3, #0
 800be28:	d10f      	bne.n	800be4a <HAL_TIM_PWM_Stop+0x8e>
 800be2a:	687b      	ldr	r3, [r7, #4]
 800be2c:	681b      	ldr	r3, [r3, #0]
 800be2e:	6a1a      	ldr	r2, [r3, #32]
 800be30:	f244 4344 	movw	r3, #17476	@ 0x4444
 800be34:	4013      	ands	r3, r2
 800be36:	2b00      	cmp	r3, #0
 800be38:	d107      	bne.n	800be4a <HAL_TIM_PWM_Stop+0x8e>
 800be3a:	687b      	ldr	r3, [r7, #4]
 800be3c:	681b      	ldr	r3, [r3, #0]
 800be3e:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800be40:	687b      	ldr	r3, [r7, #4]
 800be42:	681b      	ldr	r3, [r3, #0]
 800be44:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800be48:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800be4a:	687b      	ldr	r3, [r7, #4]
 800be4c:	681b      	ldr	r3, [r3, #0]
 800be4e:	6a1a      	ldr	r2, [r3, #32]
 800be50:	f241 1311 	movw	r3, #4369	@ 0x1111
 800be54:	4013      	ands	r3, r2
 800be56:	2b00      	cmp	r3, #0
 800be58:	d10f      	bne.n	800be7a <HAL_TIM_PWM_Stop+0xbe>
 800be5a:	687b      	ldr	r3, [r7, #4]
 800be5c:	681b      	ldr	r3, [r3, #0]
 800be5e:	6a1a      	ldr	r2, [r3, #32]
 800be60:	f244 4344 	movw	r3, #17476	@ 0x4444
 800be64:	4013      	ands	r3, r2
 800be66:	2b00      	cmp	r3, #0
 800be68:	d107      	bne.n	800be7a <HAL_TIM_PWM_Stop+0xbe>
 800be6a:	687b      	ldr	r3, [r7, #4]
 800be6c:	681b      	ldr	r3, [r3, #0]
 800be6e:	681a      	ldr	r2, [r3, #0]
 800be70:	687b      	ldr	r3, [r7, #4]
 800be72:	681b      	ldr	r3, [r3, #0]
 800be74:	f022 0201 	bic.w	r2, r2, #1
 800be78:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800be7a:	683b      	ldr	r3, [r7, #0]
 800be7c:	2b00      	cmp	r3, #0
 800be7e:	d104      	bne.n	800be8a <HAL_TIM_PWM_Stop+0xce>
 800be80:	687b      	ldr	r3, [r7, #4]
 800be82:	2201      	movs	r2, #1
 800be84:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800be88:	e023      	b.n	800bed2 <HAL_TIM_PWM_Stop+0x116>
 800be8a:	683b      	ldr	r3, [r7, #0]
 800be8c:	2b04      	cmp	r3, #4
 800be8e:	d104      	bne.n	800be9a <HAL_TIM_PWM_Stop+0xde>
 800be90:	687b      	ldr	r3, [r7, #4]
 800be92:	2201      	movs	r2, #1
 800be94:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800be98:	e01b      	b.n	800bed2 <HAL_TIM_PWM_Stop+0x116>
 800be9a:	683b      	ldr	r3, [r7, #0]
 800be9c:	2b08      	cmp	r3, #8
 800be9e:	d104      	bne.n	800beaa <HAL_TIM_PWM_Stop+0xee>
 800bea0:	687b      	ldr	r3, [r7, #4]
 800bea2:	2201      	movs	r2, #1
 800bea4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800bea8:	e013      	b.n	800bed2 <HAL_TIM_PWM_Stop+0x116>
 800beaa:	683b      	ldr	r3, [r7, #0]
 800beac:	2b0c      	cmp	r3, #12
 800beae:	d104      	bne.n	800beba <HAL_TIM_PWM_Stop+0xfe>
 800beb0:	687b      	ldr	r3, [r7, #4]
 800beb2:	2201      	movs	r2, #1
 800beb4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800beb8:	e00b      	b.n	800bed2 <HAL_TIM_PWM_Stop+0x116>
 800beba:	683b      	ldr	r3, [r7, #0]
 800bebc:	2b10      	cmp	r3, #16
 800bebe:	d104      	bne.n	800beca <HAL_TIM_PWM_Stop+0x10e>
 800bec0:	687b      	ldr	r3, [r7, #4]
 800bec2:	2201      	movs	r2, #1
 800bec4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800bec8:	e003      	b.n	800bed2 <HAL_TIM_PWM_Stop+0x116>
 800beca:	687b      	ldr	r3, [r7, #4]
 800becc:	2201      	movs	r2, #1
 800bece:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Return function status */
  return HAL_OK;
 800bed2:	2300      	movs	r3, #0
}
 800bed4:	4618      	mov	r0, r3
 800bed6:	3708      	adds	r7, #8
 800bed8:	46bd      	mov	sp, r7
 800beda:	bd80      	pop	{r7, pc}
 800bedc:	40012c00 	.word	0x40012c00
 800bee0:	40013400 	.word	0x40013400
 800bee4:	40014000 	.word	0x40014000
 800bee8:	40014400 	.word	0x40014400
 800beec:	40014800 	.word	0x40014800
 800bef0:	40015000 	.word	0x40015000

0800bef4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800bef4:	b580      	push	{r7, lr}
 800bef6:	b084      	sub	sp, #16
 800bef8:	af00      	add	r7, sp, #0
 800befa:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800befc:	687b      	ldr	r3, [r7, #4]
 800befe:	681b      	ldr	r3, [r3, #0]
 800bf00:	68db      	ldr	r3, [r3, #12]
 800bf02:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800bf04:	687b      	ldr	r3, [r7, #4]
 800bf06:	681b      	ldr	r3, [r3, #0]
 800bf08:	691b      	ldr	r3, [r3, #16]
 800bf0a:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800bf0c:	68bb      	ldr	r3, [r7, #8]
 800bf0e:	f003 0302 	and.w	r3, r3, #2
 800bf12:	2b00      	cmp	r3, #0
 800bf14:	d020      	beq.n	800bf58 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800bf16:	68fb      	ldr	r3, [r7, #12]
 800bf18:	f003 0302 	and.w	r3, r3, #2
 800bf1c:	2b00      	cmp	r3, #0
 800bf1e:	d01b      	beq.n	800bf58 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800bf20:	687b      	ldr	r3, [r7, #4]
 800bf22:	681b      	ldr	r3, [r3, #0]
 800bf24:	f06f 0202 	mvn.w	r2, #2
 800bf28:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800bf2a:	687b      	ldr	r3, [r7, #4]
 800bf2c:	2201      	movs	r2, #1
 800bf2e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800bf30:	687b      	ldr	r3, [r7, #4]
 800bf32:	681b      	ldr	r3, [r3, #0]
 800bf34:	699b      	ldr	r3, [r3, #24]
 800bf36:	f003 0303 	and.w	r3, r3, #3
 800bf3a:	2b00      	cmp	r3, #0
 800bf3c:	d003      	beq.n	800bf46 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800bf3e:	6878      	ldr	r0, [r7, #4]
 800bf40:	f000 fc22 	bl	800c788 <HAL_TIM_IC_CaptureCallback>
 800bf44:	e005      	b.n	800bf52 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800bf46:	6878      	ldr	r0, [r7, #4]
 800bf48:	f000 fc14 	bl	800c774 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800bf4c:	6878      	ldr	r0, [r7, #4]
 800bf4e:	f000 fc25 	bl	800c79c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800bf52:	687b      	ldr	r3, [r7, #4]
 800bf54:	2200      	movs	r2, #0
 800bf56:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800bf58:	68bb      	ldr	r3, [r7, #8]
 800bf5a:	f003 0304 	and.w	r3, r3, #4
 800bf5e:	2b00      	cmp	r3, #0
 800bf60:	d020      	beq.n	800bfa4 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800bf62:	68fb      	ldr	r3, [r7, #12]
 800bf64:	f003 0304 	and.w	r3, r3, #4
 800bf68:	2b00      	cmp	r3, #0
 800bf6a:	d01b      	beq.n	800bfa4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800bf6c:	687b      	ldr	r3, [r7, #4]
 800bf6e:	681b      	ldr	r3, [r3, #0]
 800bf70:	f06f 0204 	mvn.w	r2, #4
 800bf74:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800bf76:	687b      	ldr	r3, [r7, #4]
 800bf78:	2202      	movs	r2, #2
 800bf7a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800bf7c:	687b      	ldr	r3, [r7, #4]
 800bf7e:	681b      	ldr	r3, [r3, #0]
 800bf80:	699b      	ldr	r3, [r3, #24]
 800bf82:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800bf86:	2b00      	cmp	r3, #0
 800bf88:	d003      	beq.n	800bf92 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800bf8a:	6878      	ldr	r0, [r7, #4]
 800bf8c:	f000 fbfc 	bl	800c788 <HAL_TIM_IC_CaptureCallback>
 800bf90:	e005      	b.n	800bf9e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800bf92:	6878      	ldr	r0, [r7, #4]
 800bf94:	f000 fbee 	bl	800c774 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800bf98:	6878      	ldr	r0, [r7, #4]
 800bf9a:	f000 fbff 	bl	800c79c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800bf9e:	687b      	ldr	r3, [r7, #4]
 800bfa0:	2200      	movs	r2, #0
 800bfa2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800bfa4:	68bb      	ldr	r3, [r7, #8]
 800bfa6:	f003 0308 	and.w	r3, r3, #8
 800bfaa:	2b00      	cmp	r3, #0
 800bfac:	d020      	beq.n	800bff0 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800bfae:	68fb      	ldr	r3, [r7, #12]
 800bfb0:	f003 0308 	and.w	r3, r3, #8
 800bfb4:	2b00      	cmp	r3, #0
 800bfb6:	d01b      	beq.n	800bff0 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800bfb8:	687b      	ldr	r3, [r7, #4]
 800bfba:	681b      	ldr	r3, [r3, #0]
 800bfbc:	f06f 0208 	mvn.w	r2, #8
 800bfc0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800bfc2:	687b      	ldr	r3, [r7, #4]
 800bfc4:	2204      	movs	r2, #4
 800bfc6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800bfc8:	687b      	ldr	r3, [r7, #4]
 800bfca:	681b      	ldr	r3, [r3, #0]
 800bfcc:	69db      	ldr	r3, [r3, #28]
 800bfce:	f003 0303 	and.w	r3, r3, #3
 800bfd2:	2b00      	cmp	r3, #0
 800bfd4:	d003      	beq.n	800bfde <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800bfd6:	6878      	ldr	r0, [r7, #4]
 800bfd8:	f000 fbd6 	bl	800c788 <HAL_TIM_IC_CaptureCallback>
 800bfdc:	e005      	b.n	800bfea <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800bfde:	6878      	ldr	r0, [r7, #4]
 800bfe0:	f000 fbc8 	bl	800c774 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800bfe4:	6878      	ldr	r0, [r7, #4]
 800bfe6:	f000 fbd9 	bl	800c79c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800bfea:	687b      	ldr	r3, [r7, #4]
 800bfec:	2200      	movs	r2, #0
 800bfee:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800bff0:	68bb      	ldr	r3, [r7, #8]
 800bff2:	f003 0310 	and.w	r3, r3, #16
 800bff6:	2b00      	cmp	r3, #0
 800bff8:	d020      	beq.n	800c03c <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800bffa:	68fb      	ldr	r3, [r7, #12]
 800bffc:	f003 0310 	and.w	r3, r3, #16
 800c000:	2b00      	cmp	r3, #0
 800c002:	d01b      	beq.n	800c03c <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800c004:	687b      	ldr	r3, [r7, #4]
 800c006:	681b      	ldr	r3, [r3, #0]
 800c008:	f06f 0210 	mvn.w	r2, #16
 800c00c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800c00e:	687b      	ldr	r3, [r7, #4]
 800c010:	2208      	movs	r2, #8
 800c012:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800c014:	687b      	ldr	r3, [r7, #4]
 800c016:	681b      	ldr	r3, [r3, #0]
 800c018:	69db      	ldr	r3, [r3, #28]
 800c01a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800c01e:	2b00      	cmp	r3, #0
 800c020:	d003      	beq.n	800c02a <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800c022:	6878      	ldr	r0, [r7, #4]
 800c024:	f000 fbb0 	bl	800c788 <HAL_TIM_IC_CaptureCallback>
 800c028:	e005      	b.n	800c036 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800c02a:	6878      	ldr	r0, [r7, #4]
 800c02c:	f000 fba2 	bl	800c774 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800c030:	6878      	ldr	r0, [r7, #4]
 800c032:	f000 fbb3 	bl	800c79c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800c036:	687b      	ldr	r3, [r7, #4]
 800c038:	2200      	movs	r2, #0
 800c03a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800c03c:	68bb      	ldr	r3, [r7, #8]
 800c03e:	f003 0301 	and.w	r3, r3, #1
 800c042:	2b00      	cmp	r3, #0
 800c044:	d00c      	beq.n	800c060 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800c046:	68fb      	ldr	r3, [r7, #12]
 800c048:	f003 0301 	and.w	r3, r3, #1
 800c04c:	2b00      	cmp	r3, #0
 800c04e:	d007      	beq.n	800c060 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800c050:	687b      	ldr	r3, [r7, #4]
 800c052:	681b      	ldr	r3, [r3, #0]
 800c054:	f06f 0201 	mvn.w	r2, #1
 800c058:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800c05a:	6878      	ldr	r0, [r7, #4]
 800c05c:	f000 fb80 	bl	800c760 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800c060:	68bb      	ldr	r3, [r7, #8]
 800c062:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800c066:	2b00      	cmp	r3, #0
 800c068:	d104      	bne.n	800c074 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 800c06a:	68bb      	ldr	r3, [r7, #8]
 800c06c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800c070:	2b00      	cmp	r3, #0
 800c072:	d00c      	beq.n	800c08e <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800c074:	68fb      	ldr	r3, [r7, #12]
 800c076:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800c07a:	2b00      	cmp	r3, #0
 800c07c:	d007      	beq.n	800c08e <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 800c07e:	687b      	ldr	r3, [r7, #4]
 800c080:	681b      	ldr	r3, [r3, #0]
 800c082:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 800c086:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800c088:	6878      	ldr	r0, [r7, #4]
 800c08a:	f001 fb6f 	bl	800d76c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800c08e:	68bb      	ldr	r3, [r7, #8]
 800c090:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800c094:	2b00      	cmp	r3, #0
 800c096:	d00c      	beq.n	800c0b2 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800c098:	68fb      	ldr	r3, [r7, #12]
 800c09a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800c09e:	2b00      	cmp	r3, #0
 800c0a0:	d007      	beq.n	800c0b2 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800c0a2:	687b      	ldr	r3, [r7, #4]
 800c0a4:	681b      	ldr	r3, [r3, #0]
 800c0a6:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 800c0aa:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800c0ac:	6878      	ldr	r0, [r7, #4]
 800c0ae:	f001 fb67 	bl	800d780 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800c0b2:	68bb      	ldr	r3, [r7, #8]
 800c0b4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c0b8:	2b00      	cmp	r3, #0
 800c0ba:	d00c      	beq.n	800c0d6 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800c0bc:	68fb      	ldr	r3, [r7, #12]
 800c0be:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c0c2:	2b00      	cmp	r3, #0
 800c0c4:	d007      	beq.n	800c0d6 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800c0c6:	687b      	ldr	r3, [r7, #4]
 800c0c8:	681b      	ldr	r3, [r3, #0]
 800c0ca:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800c0ce:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800c0d0:	6878      	ldr	r0, [r7, #4]
 800c0d2:	f000 fb6d 	bl	800c7b0 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800c0d6:	68bb      	ldr	r3, [r7, #8]
 800c0d8:	f003 0320 	and.w	r3, r3, #32
 800c0dc:	2b00      	cmp	r3, #0
 800c0de:	d00c      	beq.n	800c0fa <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800c0e0:	68fb      	ldr	r3, [r7, #12]
 800c0e2:	f003 0320 	and.w	r3, r3, #32
 800c0e6:	2b00      	cmp	r3, #0
 800c0e8:	d007      	beq.n	800c0fa <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800c0ea:	687b      	ldr	r3, [r7, #4]
 800c0ec:	681b      	ldr	r3, [r3, #0]
 800c0ee:	f06f 0220 	mvn.w	r2, #32
 800c0f2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800c0f4:	6878      	ldr	r0, [r7, #4]
 800c0f6:	f001 fb2f 	bl	800d758 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if ((itflag & (TIM_FLAG_IDX)) == (TIM_FLAG_IDX))
 800c0fa:	68bb      	ldr	r3, [r7, #8]
 800c0fc:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800c100:	2b00      	cmp	r3, #0
 800c102:	d00c      	beq.n	800c11e <HAL_TIM_IRQHandler+0x22a>
  {
    if ((itsource & (TIM_IT_IDX)) == (TIM_IT_IDX))
 800c104:	68fb      	ldr	r3, [r7, #12]
 800c106:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800c10a:	2b00      	cmp	r3, #0
 800c10c:	d007      	beq.n	800c11e <HAL_TIM_IRQHandler+0x22a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IDX);
 800c10e:	687b      	ldr	r3, [r7, #4]
 800c110:	681b      	ldr	r3, [r3, #0]
 800c112:	f46f 1280 	mvn.w	r2, #1048576	@ 0x100000
 800c116:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
#else
      HAL_TIMEx_EncoderIndexCallback(htim);
 800c118:	6878      	ldr	r0, [r7, #4]
 800c11a:	f001 fb3b 	bl	800d794 <HAL_TIMEx_EncoderIndexCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if ((itflag & (TIM_FLAG_DIR)) == (TIM_FLAG_DIR))
 800c11e:	68bb      	ldr	r3, [r7, #8]
 800c120:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800c124:	2b00      	cmp	r3, #0
 800c126:	d00c      	beq.n	800c142 <HAL_TIM_IRQHandler+0x24e>
  {
    if ((itsource & (TIM_IT_DIR)) == (TIM_IT_DIR))
 800c128:	68fb      	ldr	r3, [r7, #12]
 800c12a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800c12e:	2b00      	cmp	r3, #0
 800c130:	d007      	beq.n	800c142 <HAL_TIM_IRQHandler+0x24e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_DIR);
 800c132:	687b      	ldr	r3, [r7, #4]
 800c134:	681b      	ldr	r3, [r3, #0]
 800c136:	f46f 1200 	mvn.w	r2, #2097152	@ 0x200000
 800c13a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
#else
      HAL_TIMEx_DirectionChangeCallback(htim);
 800c13c:	6878      	ldr	r0, [r7, #4]
 800c13e:	f001 fb33 	bl	800d7a8 <HAL_TIMEx_DirectionChangeCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if ((itflag & (TIM_FLAG_IERR)) == (TIM_FLAG_IERR))
 800c142:	68bb      	ldr	r3, [r7, #8]
 800c144:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800c148:	2b00      	cmp	r3, #0
 800c14a:	d00c      	beq.n	800c166 <HAL_TIM_IRQHandler+0x272>
  {
    if ((itsource & (TIM_IT_IERR)) == (TIM_IT_IERR))
 800c14c:	68fb      	ldr	r3, [r7, #12]
 800c14e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800c152:	2b00      	cmp	r3, #0
 800c154:	d007      	beq.n	800c166 <HAL_TIM_IRQHandler+0x272>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IERR);
 800c156:	687b      	ldr	r3, [r7, #4]
 800c158:	681b      	ldr	r3, [r3, #0]
 800c15a:	f46f 0280 	mvn.w	r2, #4194304	@ 0x400000
 800c15e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
#else
      HAL_TIMEx_IndexErrorCallback(htim);
 800c160:	6878      	ldr	r0, [r7, #4]
 800c162:	f001 fb2b 	bl	800d7bc <HAL_TIMEx_IndexErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if ((itflag & (TIM_FLAG_TERR)) == (TIM_FLAG_TERR))
 800c166:	68bb      	ldr	r3, [r7, #8]
 800c168:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800c16c:	2b00      	cmp	r3, #0
 800c16e:	d00c      	beq.n	800c18a <HAL_TIM_IRQHandler+0x296>
  {
    if ((itsource & (TIM_IT_TERR)) == (TIM_IT_TERR))
 800c170:	68fb      	ldr	r3, [r7, #12]
 800c172:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800c176:	2b00      	cmp	r3, #0
 800c178:	d007      	beq.n	800c18a <HAL_TIM_IRQHandler+0x296>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TERR);
 800c17a:	687b      	ldr	r3, [r7, #4]
 800c17c:	681b      	ldr	r3, [r3, #0]
 800c17e:	f46f 0200 	mvn.w	r2, #8388608	@ 0x800000
 800c182:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
 800c184:	6878      	ldr	r0, [r7, #4]
 800c186:	f001 fb23 	bl	800d7d0 <HAL_TIMEx_TransitionErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800c18a:	bf00      	nop
 800c18c:	3710      	adds	r7, #16
 800c18e:	46bd      	mov	sp, r7
 800c190:	bd80      	pop	{r7, pc}
	...

0800c194 <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           const TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 800c194:	b580      	push	{r7, lr}
 800c196:	b086      	sub	sp, #24
 800c198:	af00      	add	r7, sp, #0
 800c19a:	60f8      	str	r0, [r7, #12]
 800c19c:	60b9      	str	r1, [r7, #8]
 800c19e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800c1a0:	2300      	movs	r3, #0
 800c1a2:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_CHANNEL_MODE(sConfig->OCMode, Channel));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 800c1a4:	68fb      	ldr	r3, [r7, #12]
 800c1a6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800c1aa:	2b01      	cmp	r3, #1
 800c1ac:	d101      	bne.n	800c1b2 <HAL_TIM_OC_ConfigChannel+0x1e>
 800c1ae:	2302      	movs	r3, #2
 800c1b0:	e066      	b.n	800c280 <HAL_TIM_OC_ConfigChannel+0xec>
 800c1b2:	68fb      	ldr	r3, [r7, #12]
 800c1b4:	2201      	movs	r2, #1
 800c1b6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800c1ba:	687b      	ldr	r3, [r7, #4]
 800c1bc:	2b14      	cmp	r3, #20
 800c1be:	d857      	bhi.n	800c270 <HAL_TIM_OC_ConfigChannel+0xdc>
 800c1c0:	a201      	add	r2, pc, #4	@ (adr r2, 800c1c8 <HAL_TIM_OC_ConfigChannel+0x34>)
 800c1c2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c1c6:	bf00      	nop
 800c1c8:	0800c21d 	.word	0x0800c21d
 800c1cc:	0800c271 	.word	0x0800c271
 800c1d0:	0800c271 	.word	0x0800c271
 800c1d4:	0800c271 	.word	0x0800c271
 800c1d8:	0800c22b 	.word	0x0800c22b
 800c1dc:	0800c271 	.word	0x0800c271
 800c1e0:	0800c271 	.word	0x0800c271
 800c1e4:	0800c271 	.word	0x0800c271
 800c1e8:	0800c239 	.word	0x0800c239
 800c1ec:	0800c271 	.word	0x0800c271
 800c1f0:	0800c271 	.word	0x0800c271
 800c1f4:	0800c271 	.word	0x0800c271
 800c1f8:	0800c247 	.word	0x0800c247
 800c1fc:	0800c271 	.word	0x0800c271
 800c200:	0800c271 	.word	0x0800c271
 800c204:	0800c271 	.word	0x0800c271
 800c208:	0800c255 	.word	0x0800c255
 800c20c:	0800c271 	.word	0x0800c271
 800c210:	0800c271 	.word	0x0800c271
 800c214:	0800c271 	.word	0x0800c271
 800c218:	0800c263 	.word	0x0800c263
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800c21c:	68fb      	ldr	r3, [r7, #12]
 800c21e:	681b      	ldr	r3, [r3, #0]
 800c220:	68b9      	ldr	r1, [r7, #8]
 800c222:	4618      	mov	r0, r3
 800c224:	f000 fb82 	bl	800c92c <TIM_OC1_SetConfig>
      break;
 800c228:	e025      	b.n	800c276 <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800c22a:	68fb      	ldr	r3, [r7, #12]
 800c22c:	681b      	ldr	r3, [r3, #0]
 800c22e:	68b9      	ldr	r1, [r7, #8]
 800c230:	4618      	mov	r0, r3
 800c232:	f000 fc15 	bl	800ca60 <TIM_OC2_SetConfig>
      break;
 800c236:	e01e      	b.n	800c276 <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800c238:	68fb      	ldr	r3, [r7, #12]
 800c23a:	681b      	ldr	r3, [r3, #0]
 800c23c:	68b9      	ldr	r1, [r7, #8]
 800c23e:	4618      	mov	r0, r3
 800c240:	f000 fca2 	bl	800cb88 <TIM_OC3_SetConfig>
      break;
 800c244:	e017      	b.n	800c276 <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800c246:	68fb      	ldr	r3, [r7, #12]
 800c248:	681b      	ldr	r3, [r3, #0]
 800c24a:	68b9      	ldr	r1, [r7, #8]
 800c24c:	4618      	mov	r0, r3
 800c24e:	f000 fd2d 	bl	800ccac <TIM_OC4_SetConfig>
      break;
 800c252:	e010      	b.n	800c276 <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 5 in Output Compare */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800c254:	68fb      	ldr	r3, [r7, #12]
 800c256:	681b      	ldr	r3, [r3, #0]
 800c258:	68b9      	ldr	r1, [r7, #8]
 800c25a:	4618      	mov	r0, r3
 800c25c:	f000 fdba 	bl	800cdd4 <TIM_OC5_SetConfig>
      break;
 800c260:	e009      	b.n	800c276 <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 6 in Output Compare */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800c262:	68fb      	ldr	r3, [r7, #12]
 800c264:	681b      	ldr	r3, [r3, #0]
 800c266:	68b9      	ldr	r1, [r7, #8]
 800c268:	4618      	mov	r0, r3
 800c26a:	f000 fe1d 	bl	800cea8 <TIM_OC6_SetConfig>
      break;
 800c26e:	e002      	b.n	800c276 <HAL_TIM_OC_ConfigChannel+0xe2>
    }

    default:
      status = HAL_ERROR;
 800c270:	2301      	movs	r3, #1
 800c272:	75fb      	strb	r3, [r7, #23]
      break;
 800c274:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800c276:	68fb      	ldr	r3, [r7, #12]
 800c278:	2200      	movs	r2, #0
 800c27a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800c27e:	7dfb      	ldrb	r3, [r7, #23]
}
 800c280:	4618      	mov	r0, r3
 800c282:	3718      	adds	r7, #24
 800c284:	46bd      	mov	sp, r7
 800c286:	bd80      	pop	{r7, pc}

0800c288 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800c288:	b580      	push	{r7, lr}
 800c28a:	b086      	sub	sp, #24
 800c28c:	af00      	add	r7, sp, #0
 800c28e:	60f8      	str	r0, [r7, #12]
 800c290:	60b9      	str	r1, [r7, #8]
 800c292:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800c294:	2300      	movs	r3, #0
 800c296:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800c298:	68fb      	ldr	r3, [r7, #12]
 800c29a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800c29e:	2b01      	cmp	r3, #1
 800c2a0:	d101      	bne.n	800c2a6 <HAL_TIM_PWM_ConfigChannel+0x1e>
 800c2a2:	2302      	movs	r3, #2
 800c2a4:	e0ff      	b.n	800c4a6 <HAL_TIM_PWM_ConfigChannel+0x21e>
 800c2a6:	68fb      	ldr	r3, [r7, #12]
 800c2a8:	2201      	movs	r2, #1
 800c2aa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800c2ae:	687b      	ldr	r3, [r7, #4]
 800c2b0:	2b14      	cmp	r3, #20
 800c2b2:	f200 80f0 	bhi.w	800c496 <HAL_TIM_PWM_ConfigChannel+0x20e>
 800c2b6:	a201      	add	r2, pc, #4	@ (adr r2, 800c2bc <HAL_TIM_PWM_ConfigChannel+0x34>)
 800c2b8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c2bc:	0800c311 	.word	0x0800c311
 800c2c0:	0800c497 	.word	0x0800c497
 800c2c4:	0800c497 	.word	0x0800c497
 800c2c8:	0800c497 	.word	0x0800c497
 800c2cc:	0800c351 	.word	0x0800c351
 800c2d0:	0800c497 	.word	0x0800c497
 800c2d4:	0800c497 	.word	0x0800c497
 800c2d8:	0800c497 	.word	0x0800c497
 800c2dc:	0800c393 	.word	0x0800c393
 800c2e0:	0800c497 	.word	0x0800c497
 800c2e4:	0800c497 	.word	0x0800c497
 800c2e8:	0800c497 	.word	0x0800c497
 800c2ec:	0800c3d3 	.word	0x0800c3d3
 800c2f0:	0800c497 	.word	0x0800c497
 800c2f4:	0800c497 	.word	0x0800c497
 800c2f8:	0800c497 	.word	0x0800c497
 800c2fc:	0800c415 	.word	0x0800c415
 800c300:	0800c497 	.word	0x0800c497
 800c304:	0800c497 	.word	0x0800c497
 800c308:	0800c497 	.word	0x0800c497
 800c30c:	0800c455 	.word	0x0800c455
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800c310:	68fb      	ldr	r3, [r7, #12]
 800c312:	681b      	ldr	r3, [r3, #0]
 800c314:	68b9      	ldr	r1, [r7, #8]
 800c316:	4618      	mov	r0, r3
 800c318:	f000 fb08 	bl	800c92c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800c31c:	68fb      	ldr	r3, [r7, #12]
 800c31e:	681b      	ldr	r3, [r3, #0]
 800c320:	699a      	ldr	r2, [r3, #24]
 800c322:	68fb      	ldr	r3, [r7, #12]
 800c324:	681b      	ldr	r3, [r3, #0]
 800c326:	f042 0208 	orr.w	r2, r2, #8
 800c32a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800c32c:	68fb      	ldr	r3, [r7, #12]
 800c32e:	681b      	ldr	r3, [r3, #0]
 800c330:	699a      	ldr	r2, [r3, #24]
 800c332:	68fb      	ldr	r3, [r7, #12]
 800c334:	681b      	ldr	r3, [r3, #0]
 800c336:	f022 0204 	bic.w	r2, r2, #4
 800c33a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800c33c:	68fb      	ldr	r3, [r7, #12]
 800c33e:	681b      	ldr	r3, [r3, #0]
 800c340:	6999      	ldr	r1, [r3, #24]
 800c342:	68bb      	ldr	r3, [r7, #8]
 800c344:	691a      	ldr	r2, [r3, #16]
 800c346:	68fb      	ldr	r3, [r7, #12]
 800c348:	681b      	ldr	r3, [r3, #0]
 800c34a:	430a      	orrs	r2, r1
 800c34c:	619a      	str	r2, [r3, #24]
      break;
 800c34e:	e0a5      	b.n	800c49c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800c350:	68fb      	ldr	r3, [r7, #12]
 800c352:	681b      	ldr	r3, [r3, #0]
 800c354:	68b9      	ldr	r1, [r7, #8]
 800c356:	4618      	mov	r0, r3
 800c358:	f000 fb82 	bl	800ca60 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800c35c:	68fb      	ldr	r3, [r7, #12]
 800c35e:	681b      	ldr	r3, [r3, #0]
 800c360:	699a      	ldr	r2, [r3, #24]
 800c362:	68fb      	ldr	r3, [r7, #12]
 800c364:	681b      	ldr	r3, [r3, #0]
 800c366:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800c36a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800c36c:	68fb      	ldr	r3, [r7, #12]
 800c36e:	681b      	ldr	r3, [r3, #0]
 800c370:	699a      	ldr	r2, [r3, #24]
 800c372:	68fb      	ldr	r3, [r7, #12]
 800c374:	681b      	ldr	r3, [r3, #0]
 800c376:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800c37a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800c37c:	68fb      	ldr	r3, [r7, #12]
 800c37e:	681b      	ldr	r3, [r3, #0]
 800c380:	6999      	ldr	r1, [r3, #24]
 800c382:	68bb      	ldr	r3, [r7, #8]
 800c384:	691b      	ldr	r3, [r3, #16]
 800c386:	021a      	lsls	r2, r3, #8
 800c388:	68fb      	ldr	r3, [r7, #12]
 800c38a:	681b      	ldr	r3, [r3, #0]
 800c38c:	430a      	orrs	r2, r1
 800c38e:	619a      	str	r2, [r3, #24]
      break;
 800c390:	e084      	b.n	800c49c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800c392:	68fb      	ldr	r3, [r7, #12]
 800c394:	681b      	ldr	r3, [r3, #0]
 800c396:	68b9      	ldr	r1, [r7, #8]
 800c398:	4618      	mov	r0, r3
 800c39a:	f000 fbf5 	bl	800cb88 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800c39e:	68fb      	ldr	r3, [r7, #12]
 800c3a0:	681b      	ldr	r3, [r3, #0]
 800c3a2:	69da      	ldr	r2, [r3, #28]
 800c3a4:	68fb      	ldr	r3, [r7, #12]
 800c3a6:	681b      	ldr	r3, [r3, #0]
 800c3a8:	f042 0208 	orr.w	r2, r2, #8
 800c3ac:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800c3ae:	68fb      	ldr	r3, [r7, #12]
 800c3b0:	681b      	ldr	r3, [r3, #0]
 800c3b2:	69da      	ldr	r2, [r3, #28]
 800c3b4:	68fb      	ldr	r3, [r7, #12]
 800c3b6:	681b      	ldr	r3, [r3, #0]
 800c3b8:	f022 0204 	bic.w	r2, r2, #4
 800c3bc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800c3be:	68fb      	ldr	r3, [r7, #12]
 800c3c0:	681b      	ldr	r3, [r3, #0]
 800c3c2:	69d9      	ldr	r1, [r3, #28]
 800c3c4:	68bb      	ldr	r3, [r7, #8]
 800c3c6:	691a      	ldr	r2, [r3, #16]
 800c3c8:	68fb      	ldr	r3, [r7, #12]
 800c3ca:	681b      	ldr	r3, [r3, #0]
 800c3cc:	430a      	orrs	r2, r1
 800c3ce:	61da      	str	r2, [r3, #28]
      break;
 800c3d0:	e064      	b.n	800c49c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800c3d2:	68fb      	ldr	r3, [r7, #12]
 800c3d4:	681b      	ldr	r3, [r3, #0]
 800c3d6:	68b9      	ldr	r1, [r7, #8]
 800c3d8:	4618      	mov	r0, r3
 800c3da:	f000 fc67 	bl	800ccac <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800c3de:	68fb      	ldr	r3, [r7, #12]
 800c3e0:	681b      	ldr	r3, [r3, #0]
 800c3e2:	69da      	ldr	r2, [r3, #28]
 800c3e4:	68fb      	ldr	r3, [r7, #12]
 800c3e6:	681b      	ldr	r3, [r3, #0]
 800c3e8:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800c3ec:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800c3ee:	68fb      	ldr	r3, [r7, #12]
 800c3f0:	681b      	ldr	r3, [r3, #0]
 800c3f2:	69da      	ldr	r2, [r3, #28]
 800c3f4:	68fb      	ldr	r3, [r7, #12]
 800c3f6:	681b      	ldr	r3, [r3, #0]
 800c3f8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800c3fc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800c3fe:	68fb      	ldr	r3, [r7, #12]
 800c400:	681b      	ldr	r3, [r3, #0]
 800c402:	69d9      	ldr	r1, [r3, #28]
 800c404:	68bb      	ldr	r3, [r7, #8]
 800c406:	691b      	ldr	r3, [r3, #16]
 800c408:	021a      	lsls	r2, r3, #8
 800c40a:	68fb      	ldr	r3, [r7, #12]
 800c40c:	681b      	ldr	r3, [r3, #0]
 800c40e:	430a      	orrs	r2, r1
 800c410:	61da      	str	r2, [r3, #28]
      break;
 800c412:	e043      	b.n	800c49c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800c414:	68fb      	ldr	r3, [r7, #12]
 800c416:	681b      	ldr	r3, [r3, #0]
 800c418:	68b9      	ldr	r1, [r7, #8]
 800c41a:	4618      	mov	r0, r3
 800c41c:	f000 fcda 	bl	800cdd4 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800c420:	68fb      	ldr	r3, [r7, #12]
 800c422:	681b      	ldr	r3, [r3, #0]
 800c424:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800c426:	68fb      	ldr	r3, [r7, #12]
 800c428:	681b      	ldr	r3, [r3, #0]
 800c42a:	f042 0208 	orr.w	r2, r2, #8
 800c42e:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800c430:	68fb      	ldr	r3, [r7, #12]
 800c432:	681b      	ldr	r3, [r3, #0]
 800c434:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800c436:	68fb      	ldr	r3, [r7, #12]
 800c438:	681b      	ldr	r3, [r3, #0]
 800c43a:	f022 0204 	bic.w	r2, r2, #4
 800c43e:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800c440:	68fb      	ldr	r3, [r7, #12]
 800c442:	681b      	ldr	r3, [r3, #0]
 800c444:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 800c446:	68bb      	ldr	r3, [r7, #8]
 800c448:	691a      	ldr	r2, [r3, #16]
 800c44a:	68fb      	ldr	r3, [r7, #12]
 800c44c:	681b      	ldr	r3, [r3, #0]
 800c44e:	430a      	orrs	r2, r1
 800c450:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 800c452:	e023      	b.n	800c49c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800c454:	68fb      	ldr	r3, [r7, #12]
 800c456:	681b      	ldr	r3, [r3, #0]
 800c458:	68b9      	ldr	r1, [r7, #8]
 800c45a:	4618      	mov	r0, r3
 800c45c:	f000 fd24 	bl	800cea8 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800c460:	68fb      	ldr	r3, [r7, #12]
 800c462:	681b      	ldr	r3, [r3, #0]
 800c464:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800c466:	68fb      	ldr	r3, [r7, #12]
 800c468:	681b      	ldr	r3, [r3, #0]
 800c46a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800c46e:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800c470:	68fb      	ldr	r3, [r7, #12]
 800c472:	681b      	ldr	r3, [r3, #0]
 800c474:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800c476:	68fb      	ldr	r3, [r7, #12]
 800c478:	681b      	ldr	r3, [r3, #0]
 800c47a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800c47e:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800c480:	68fb      	ldr	r3, [r7, #12]
 800c482:	681b      	ldr	r3, [r3, #0]
 800c484:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 800c486:	68bb      	ldr	r3, [r7, #8]
 800c488:	691b      	ldr	r3, [r3, #16]
 800c48a:	021a      	lsls	r2, r3, #8
 800c48c:	68fb      	ldr	r3, [r7, #12]
 800c48e:	681b      	ldr	r3, [r3, #0]
 800c490:	430a      	orrs	r2, r1
 800c492:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 800c494:	e002      	b.n	800c49c <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 800c496:	2301      	movs	r3, #1
 800c498:	75fb      	strb	r3, [r7, #23]
      break;
 800c49a:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800c49c:	68fb      	ldr	r3, [r7, #12]
 800c49e:	2200      	movs	r2, #0
 800c4a0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800c4a4:	7dfb      	ldrb	r3, [r7, #23]
}
 800c4a6:	4618      	mov	r0, r3
 800c4a8:	3718      	adds	r7, #24
 800c4aa:	46bd      	mov	sp, r7
 800c4ac:	bd80      	pop	{r7, pc}
 800c4ae:	bf00      	nop

0800c4b0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800c4b0:	b580      	push	{r7, lr}
 800c4b2:	b084      	sub	sp, #16
 800c4b4:	af00      	add	r7, sp, #0
 800c4b6:	6078      	str	r0, [r7, #4]
 800c4b8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800c4ba:	2300      	movs	r3, #0
 800c4bc:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800c4be:	687b      	ldr	r3, [r7, #4]
 800c4c0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800c4c4:	2b01      	cmp	r3, #1
 800c4c6:	d101      	bne.n	800c4cc <HAL_TIM_ConfigClockSource+0x1c>
 800c4c8:	2302      	movs	r3, #2
 800c4ca:	e0f6      	b.n	800c6ba <HAL_TIM_ConfigClockSource+0x20a>
 800c4cc:	687b      	ldr	r3, [r7, #4]
 800c4ce:	2201      	movs	r2, #1
 800c4d0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800c4d4:	687b      	ldr	r3, [r7, #4]
 800c4d6:	2202      	movs	r2, #2
 800c4d8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800c4dc:	687b      	ldr	r3, [r7, #4]
 800c4de:	681b      	ldr	r3, [r3, #0]
 800c4e0:	689b      	ldr	r3, [r3, #8]
 800c4e2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800c4e4:	68bb      	ldr	r3, [r7, #8]
 800c4e6:	f423 1344 	bic.w	r3, r3, #3211264	@ 0x310000
 800c4ea:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800c4ee:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800c4f0:	68bb      	ldr	r3, [r7, #8]
 800c4f2:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800c4f6:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800c4f8:	687b      	ldr	r3, [r7, #4]
 800c4fa:	681b      	ldr	r3, [r3, #0]
 800c4fc:	68ba      	ldr	r2, [r7, #8]
 800c4fe:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800c500:	683b      	ldr	r3, [r7, #0]
 800c502:	681b      	ldr	r3, [r3, #0]
 800c504:	4a6f      	ldr	r2, [pc, #444]	@ (800c6c4 <HAL_TIM_ConfigClockSource+0x214>)
 800c506:	4293      	cmp	r3, r2
 800c508:	f000 80c1 	beq.w	800c68e <HAL_TIM_ConfigClockSource+0x1de>
 800c50c:	4a6d      	ldr	r2, [pc, #436]	@ (800c6c4 <HAL_TIM_ConfigClockSource+0x214>)
 800c50e:	4293      	cmp	r3, r2
 800c510:	f200 80c6 	bhi.w	800c6a0 <HAL_TIM_ConfigClockSource+0x1f0>
 800c514:	4a6c      	ldr	r2, [pc, #432]	@ (800c6c8 <HAL_TIM_ConfigClockSource+0x218>)
 800c516:	4293      	cmp	r3, r2
 800c518:	f000 80b9 	beq.w	800c68e <HAL_TIM_ConfigClockSource+0x1de>
 800c51c:	4a6a      	ldr	r2, [pc, #424]	@ (800c6c8 <HAL_TIM_ConfigClockSource+0x218>)
 800c51e:	4293      	cmp	r3, r2
 800c520:	f200 80be 	bhi.w	800c6a0 <HAL_TIM_ConfigClockSource+0x1f0>
 800c524:	4a69      	ldr	r2, [pc, #420]	@ (800c6cc <HAL_TIM_ConfigClockSource+0x21c>)
 800c526:	4293      	cmp	r3, r2
 800c528:	f000 80b1 	beq.w	800c68e <HAL_TIM_ConfigClockSource+0x1de>
 800c52c:	4a67      	ldr	r2, [pc, #412]	@ (800c6cc <HAL_TIM_ConfigClockSource+0x21c>)
 800c52e:	4293      	cmp	r3, r2
 800c530:	f200 80b6 	bhi.w	800c6a0 <HAL_TIM_ConfigClockSource+0x1f0>
 800c534:	4a66      	ldr	r2, [pc, #408]	@ (800c6d0 <HAL_TIM_ConfigClockSource+0x220>)
 800c536:	4293      	cmp	r3, r2
 800c538:	f000 80a9 	beq.w	800c68e <HAL_TIM_ConfigClockSource+0x1de>
 800c53c:	4a64      	ldr	r2, [pc, #400]	@ (800c6d0 <HAL_TIM_ConfigClockSource+0x220>)
 800c53e:	4293      	cmp	r3, r2
 800c540:	f200 80ae 	bhi.w	800c6a0 <HAL_TIM_ConfigClockSource+0x1f0>
 800c544:	4a63      	ldr	r2, [pc, #396]	@ (800c6d4 <HAL_TIM_ConfigClockSource+0x224>)
 800c546:	4293      	cmp	r3, r2
 800c548:	f000 80a1 	beq.w	800c68e <HAL_TIM_ConfigClockSource+0x1de>
 800c54c:	4a61      	ldr	r2, [pc, #388]	@ (800c6d4 <HAL_TIM_ConfigClockSource+0x224>)
 800c54e:	4293      	cmp	r3, r2
 800c550:	f200 80a6 	bhi.w	800c6a0 <HAL_TIM_ConfigClockSource+0x1f0>
 800c554:	4a60      	ldr	r2, [pc, #384]	@ (800c6d8 <HAL_TIM_ConfigClockSource+0x228>)
 800c556:	4293      	cmp	r3, r2
 800c558:	f000 8099 	beq.w	800c68e <HAL_TIM_ConfigClockSource+0x1de>
 800c55c:	4a5e      	ldr	r2, [pc, #376]	@ (800c6d8 <HAL_TIM_ConfigClockSource+0x228>)
 800c55e:	4293      	cmp	r3, r2
 800c560:	f200 809e 	bhi.w	800c6a0 <HAL_TIM_ConfigClockSource+0x1f0>
 800c564:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 800c568:	f000 8091 	beq.w	800c68e <HAL_TIM_ConfigClockSource+0x1de>
 800c56c:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 800c570:	f200 8096 	bhi.w	800c6a0 <HAL_TIM_ConfigClockSource+0x1f0>
 800c574:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800c578:	f000 8089 	beq.w	800c68e <HAL_TIM_ConfigClockSource+0x1de>
 800c57c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800c580:	f200 808e 	bhi.w	800c6a0 <HAL_TIM_ConfigClockSource+0x1f0>
 800c584:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800c588:	d03e      	beq.n	800c608 <HAL_TIM_ConfigClockSource+0x158>
 800c58a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800c58e:	f200 8087 	bhi.w	800c6a0 <HAL_TIM_ConfigClockSource+0x1f0>
 800c592:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800c596:	f000 8086 	beq.w	800c6a6 <HAL_TIM_ConfigClockSource+0x1f6>
 800c59a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800c59e:	d87f      	bhi.n	800c6a0 <HAL_TIM_ConfigClockSource+0x1f0>
 800c5a0:	2b70      	cmp	r3, #112	@ 0x70
 800c5a2:	d01a      	beq.n	800c5da <HAL_TIM_ConfigClockSource+0x12a>
 800c5a4:	2b70      	cmp	r3, #112	@ 0x70
 800c5a6:	d87b      	bhi.n	800c6a0 <HAL_TIM_ConfigClockSource+0x1f0>
 800c5a8:	2b60      	cmp	r3, #96	@ 0x60
 800c5aa:	d050      	beq.n	800c64e <HAL_TIM_ConfigClockSource+0x19e>
 800c5ac:	2b60      	cmp	r3, #96	@ 0x60
 800c5ae:	d877      	bhi.n	800c6a0 <HAL_TIM_ConfigClockSource+0x1f0>
 800c5b0:	2b50      	cmp	r3, #80	@ 0x50
 800c5b2:	d03c      	beq.n	800c62e <HAL_TIM_ConfigClockSource+0x17e>
 800c5b4:	2b50      	cmp	r3, #80	@ 0x50
 800c5b6:	d873      	bhi.n	800c6a0 <HAL_TIM_ConfigClockSource+0x1f0>
 800c5b8:	2b40      	cmp	r3, #64	@ 0x40
 800c5ba:	d058      	beq.n	800c66e <HAL_TIM_ConfigClockSource+0x1be>
 800c5bc:	2b40      	cmp	r3, #64	@ 0x40
 800c5be:	d86f      	bhi.n	800c6a0 <HAL_TIM_ConfigClockSource+0x1f0>
 800c5c0:	2b30      	cmp	r3, #48	@ 0x30
 800c5c2:	d064      	beq.n	800c68e <HAL_TIM_ConfigClockSource+0x1de>
 800c5c4:	2b30      	cmp	r3, #48	@ 0x30
 800c5c6:	d86b      	bhi.n	800c6a0 <HAL_TIM_ConfigClockSource+0x1f0>
 800c5c8:	2b20      	cmp	r3, #32
 800c5ca:	d060      	beq.n	800c68e <HAL_TIM_ConfigClockSource+0x1de>
 800c5cc:	2b20      	cmp	r3, #32
 800c5ce:	d867      	bhi.n	800c6a0 <HAL_TIM_ConfigClockSource+0x1f0>
 800c5d0:	2b00      	cmp	r3, #0
 800c5d2:	d05c      	beq.n	800c68e <HAL_TIM_ConfigClockSource+0x1de>
 800c5d4:	2b10      	cmp	r3, #16
 800c5d6:	d05a      	beq.n	800c68e <HAL_TIM_ConfigClockSource+0x1de>
 800c5d8:	e062      	b.n	800c6a0 <HAL_TIM_ConfigClockSource+0x1f0>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800c5da:	687b      	ldr	r3, [r7, #4]
 800c5dc:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800c5de:	683b      	ldr	r3, [r7, #0]
 800c5e0:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800c5e2:	683b      	ldr	r3, [r7, #0]
 800c5e4:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800c5e6:	683b      	ldr	r3, [r7, #0]
 800c5e8:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800c5ea:	f000 fe25 	bl	800d238 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800c5ee:	687b      	ldr	r3, [r7, #4]
 800c5f0:	681b      	ldr	r3, [r3, #0]
 800c5f2:	689b      	ldr	r3, [r3, #8]
 800c5f4:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800c5f6:	68bb      	ldr	r3, [r7, #8]
 800c5f8:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800c5fc:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800c5fe:	687b      	ldr	r3, [r7, #4]
 800c600:	681b      	ldr	r3, [r3, #0]
 800c602:	68ba      	ldr	r2, [r7, #8]
 800c604:	609a      	str	r2, [r3, #8]
      break;
 800c606:	e04f      	b.n	800c6a8 <HAL_TIM_ConfigClockSource+0x1f8>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800c608:	687b      	ldr	r3, [r7, #4]
 800c60a:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800c60c:	683b      	ldr	r3, [r7, #0]
 800c60e:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800c610:	683b      	ldr	r3, [r7, #0]
 800c612:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800c614:	683b      	ldr	r3, [r7, #0]
 800c616:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800c618:	f000 fe0e 	bl	800d238 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800c61c:	687b      	ldr	r3, [r7, #4]
 800c61e:	681b      	ldr	r3, [r3, #0]
 800c620:	689a      	ldr	r2, [r3, #8]
 800c622:	687b      	ldr	r3, [r7, #4]
 800c624:	681b      	ldr	r3, [r3, #0]
 800c626:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800c62a:	609a      	str	r2, [r3, #8]
      break;
 800c62c:	e03c      	b.n	800c6a8 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800c62e:	687b      	ldr	r3, [r7, #4]
 800c630:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800c632:	683b      	ldr	r3, [r7, #0]
 800c634:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800c636:	683b      	ldr	r3, [r7, #0]
 800c638:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800c63a:	461a      	mov	r2, r3
 800c63c:	f000 fd80 	bl	800d140 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800c640:	687b      	ldr	r3, [r7, #4]
 800c642:	681b      	ldr	r3, [r3, #0]
 800c644:	2150      	movs	r1, #80	@ 0x50
 800c646:	4618      	mov	r0, r3
 800c648:	f000 fdd9 	bl	800d1fe <TIM_ITRx_SetConfig>
      break;
 800c64c:	e02c      	b.n	800c6a8 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800c64e:	687b      	ldr	r3, [r7, #4]
 800c650:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800c652:	683b      	ldr	r3, [r7, #0]
 800c654:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800c656:	683b      	ldr	r3, [r7, #0]
 800c658:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800c65a:	461a      	mov	r2, r3
 800c65c:	f000 fd9f 	bl	800d19e <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800c660:	687b      	ldr	r3, [r7, #4]
 800c662:	681b      	ldr	r3, [r3, #0]
 800c664:	2160      	movs	r1, #96	@ 0x60
 800c666:	4618      	mov	r0, r3
 800c668:	f000 fdc9 	bl	800d1fe <TIM_ITRx_SetConfig>
      break;
 800c66c:	e01c      	b.n	800c6a8 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800c66e:	687b      	ldr	r3, [r7, #4]
 800c670:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800c672:	683b      	ldr	r3, [r7, #0]
 800c674:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800c676:	683b      	ldr	r3, [r7, #0]
 800c678:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800c67a:	461a      	mov	r2, r3
 800c67c:	f000 fd60 	bl	800d140 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800c680:	687b      	ldr	r3, [r7, #4]
 800c682:	681b      	ldr	r3, [r3, #0]
 800c684:	2140      	movs	r1, #64	@ 0x40
 800c686:	4618      	mov	r0, r3
 800c688:	f000 fdb9 	bl	800d1fe <TIM_ITRx_SetConfig>
      break;
 800c68c:	e00c      	b.n	800c6a8 <HAL_TIM_ConfigClockSource+0x1f8>
    case TIM_CLOCKSOURCE_ITR11:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_INSTANCE((htim->Instance), sClockSourceConfig->ClockSource));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800c68e:	687b      	ldr	r3, [r7, #4]
 800c690:	681a      	ldr	r2, [r3, #0]
 800c692:	683b      	ldr	r3, [r7, #0]
 800c694:	681b      	ldr	r3, [r3, #0]
 800c696:	4619      	mov	r1, r3
 800c698:	4610      	mov	r0, r2
 800c69a:	f000 fdb0 	bl	800d1fe <TIM_ITRx_SetConfig>
      break;
 800c69e:	e003      	b.n	800c6a8 <HAL_TIM_ConfigClockSource+0x1f8>
    }

    default:
      status = HAL_ERROR;
 800c6a0:	2301      	movs	r3, #1
 800c6a2:	73fb      	strb	r3, [r7, #15]
      break;
 800c6a4:	e000      	b.n	800c6a8 <HAL_TIM_ConfigClockSource+0x1f8>
      break;
 800c6a6:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800c6a8:	687b      	ldr	r3, [r7, #4]
 800c6aa:	2201      	movs	r2, #1
 800c6ac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800c6b0:	687b      	ldr	r3, [r7, #4]
 800c6b2:	2200      	movs	r2, #0
 800c6b4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800c6b8:	7bfb      	ldrb	r3, [r7, #15]
}
 800c6ba:	4618      	mov	r0, r3
 800c6bc:	3710      	adds	r7, #16
 800c6be:	46bd      	mov	sp, r7
 800c6c0:	bd80      	pop	{r7, pc}
 800c6c2:	bf00      	nop
 800c6c4:	00100070 	.word	0x00100070
 800c6c8:	00100060 	.word	0x00100060
 800c6cc:	00100050 	.word	0x00100050
 800c6d0:	00100040 	.word	0x00100040
 800c6d4:	00100030 	.word	0x00100030
 800c6d8:	00100020 	.word	0x00100020

0800c6dc <HAL_TIM_SlaveConfigSynchro>:
  *         timer input or external trigger input) and the Slave mode
  *         (Disable, Reset, Gated, Trigger, External clock mode 1, Reset + Trigger, Gated + Reset).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_SlaveConfigSynchro(TIM_HandleTypeDef *htim, const TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 800c6dc:	b580      	push	{r7, lr}
 800c6de:	b082      	sub	sp, #8
 800c6e0:	af00      	add	r7, sp, #0
 800c6e2:	6078      	str	r0, [r7, #4]
 800c6e4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
  assert_param(IS_TIM_SLAVE_MODE(sSlaveConfig->SlaveMode));
  assert_param(IS_TIM_TRIGGER_INSTANCE(htim->Instance, sSlaveConfig->InputTrigger));

  __HAL_LOCK(htim);
 800c6e6:	687b      	ldr	r3, [r7, #4]
 800c6e8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800c6ec:	2b01      	cmp	r3, #1
 800c6ee:	d101      	bne.n	800c6f4 <HAL_TIM_SlaveConfigSynchro+0x18>
 800c6f0:	2302      	movs	r3, #2
 800c6f2:	e031      	b.n	800c758 <HAL_TIM_SlaveConfigSynchro+0x7c>
 800c6f4:	687b      	ldr	r3, [r7, #4]
 800c6f6:	2201      	movs	r2, #1
 800c6f8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800c6fc:	687b      	ldr	r3, [r7, #4]
 800c6fe:	2202      	movs	r2, #2
 800c700:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  if (TIM_SlaveTimer_SetConfig(htim, sSlaveConfig) != HAL_OK)
 800c704:	6839      	ldr	r1, [r7, #0]
 800c706:	6878      	ldr	r0, [r7, #4]
 800c708:	f000 fc3a 	bl	800cf80 <TIM_SlaveTimer_SetConfig>
 800c70c:	4603      	mov	r3, r0
 800c70e:	2b00      	cmp	r3, #0
 800c710:	d009      	beq.n	800c726 <HAL_TIM_SlaveConfigSynchro+0x4a>
  {
    htim->State = HAL_TIM_STATE_READY;
 800c712:	687b      	ldr	r3, [r7, #4]
 800c714:	2201      	movs	r2, #1
 800c716:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    __HAL_UNLOCK(htim);
 800c71a:	687b      	ldr	r3, [r7, #4]
 800c71c:	2200      	movs	r2, #0
 800c71e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    return HAL_ERROR;
 800c722:	2301      	movs	r3, #1
 800c724:	e018      	b.n	800c758 <HAL_TIM_SlaveConfigSynchro+0x7c>
  }

  /* Disable Trigger Interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 800c726:	687b      	ldr	r3, [r7, #4]
 800c728:	681b      	ldr	r3, [r3, #0]
 800c72a:	68da      	ldr	r2, [r3, #12]
 800c72c:	687b      	ldr	r3, [r7, #4]
 800c72e:	681b      	ldr	r3, [r3, #0]
 800c730:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800c734:	60da      	str	r2, [r3, #12]

  /* Disable Trigger DMA request */
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 800c736:	687b      	ldr	r3, [r7, #4]
 800c738:	681b      	ldr	r3, [r3, #0]
 800c73a:	68da      	ldr	r2, [r3, #12]
 800c73c:	687b      	ldr	r3, [r7, #4]
 800c73e:	681b      	ldr	r3, [r3, #0]
 800c740:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800c744:	60da      	str	r2, [r3, #12]

  htim->State = HAL_TIM_STATE_READY;
 800c746:	687b      	ldr	r3, [r7, #4]
 800c748:	2201      	movs	r2, #1
 800c74a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800c74e:	687b      	ldr	r3, [r7, #4]
 800c750:	2200      	movs	r2, #0
 800c752:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800c756:	2300      	movs	r3, #0
}
 800c758:	4618      	mov	r0, r3
 800c75a:	3708      	adds	r7, #8
 800c75c:	46bd      	mov	sp, r7
 800c75e:	bd80      	pop	{r7, pc}

0800c760 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800c760:	b480      	push	{r7}
 800c762:	b083      	sub	sp, #12
 800c764:	af00      	add	r7, sp, #0
 800c766:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 800c768:	bf00      	nop
 800c76a:	370c      	adds	r7, #12
 800c76c:	46bd      	mov	sp, r7
 800c76e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c772:	4770      	bx	lr

0800c774 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800c774:	b480      	push	{r7}
 800c776:	b083      	sub	sp, #12
 800c778:	af00      	add	r7, sp, #0
 800c77a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800c77c:	bf00      	nop
 800c77e:	370c      	adds	r7, #12
 800c780:	46bd      	mov	sp, r7
 800c782:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c786:	4770      	bx	lr

0800c788 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800c788:	b480      	push	{r7}
 800c78a:	b083      	sub	sp, #12
 800c78c:	af00      	add	r7, sp, #0
 800c78e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800c790:	bf00      	nop
 800c792:	370c      	adds	r7, #12
 800c794:	46bd      	mov	sp, r7
 800c796:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c79a:	4770      	bx	lr

0800c79c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800c79c:	b480      	push	{r7}
 800c79e:	b083      	sub	sp, #12
 800c7a0:	af00      	add	r7, sp, #0
 800c7a2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800c7a4:	bf00      	nop
 800c7a6:	370c      	adds	r7, #12
 800c7a8:	46bd      	mov	sp, r7
 800c7aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c7ae:	4770      	bx	lr

0800c7b0 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800c7b0:	b480      	push	{r7}
 800c7b2:	b083      	sub	sp, #12
 800c7b4:	af00      	add	r7, sp, #0
 800c7b6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800c7b8:	bf00      	nop
 800c7ba:	370c      	adds	r7, #12
 800c7bc:	46bd      	mov	sp, r7
 800c7be:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c7c2:	4770      	bx	lr

0800c7c4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800c7c4:	b480      	push	{r7}
 800c7c6:	b085      	sub	sp, #20
 800c7c8:	af00      	add	r7, sp, #0
 800c7ca:	6078      	str	r0, [r7, #4]
 800c7cc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800c7ce:	687b      	ldr	r3, [r7, #4]
 800c7d0:	681b      	ldr	r3, [r3, #0]
 800c7d2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800c7d4:	687b      	ldr	r3, [r7, #4]
 800c7d6:	4a4c      	ldr	r2, [pc, #304]	@ (800c908 <TIM_Base_SetConfig+0x144>)
 800c7d8:	4293      	cmp	r3, r2
 800c7da:	d017      	beq.n	800c80c <TIM_Base_SetConfig+0x48>
 800c7dc:	687b      	ldr	r3, [r7, #4]
 800c7de:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800c7e2:	d013      	beq.n	800c80c <TIM_Base_SetConfig+0x48>
 800c7e4:	687b      	ldr	r3, [r7, #4]
 800c7e6:	4a49      	ldr	r2, [pc, #292]	@ (800c90c <TIM_Base_SetConfig+0x148>)
 800c7e8:	4293      	cmp	r3, r2
 800c7ea:	d00f      	beq.n	800c80c <TIM_Base_SetConfig+0x48>
 800c7ec:	687b      	ldr	r3, [r7, #4]
 800c7ee:	4a48      	ldr	r2, [pc, #288]	@ (800c910 <TIM_Base_SetConfig+0x14c>)
 800c7f0:	4293      	cmp	r3, r2
 800c7f2:	d00b      	beq.n	800c80c <TIM_Base_SetConfig+0x48>
 800c7f4:	687b      	ldr	r3, [r7, #4]
 800c7f6:	4a47      	ldr	r2, [pc, #284]	@ (800c914 <TIM_Base_SetConfig+0x150>)
 800c7f8:	4293      	cmp	r3, r2
 800c7fa:	d007      	beq.n	800c80c <TIM_Base_SetConfig+0x48>
 800c7fc:	687b      	ldr	r3, [r7, #4]
 800c7fe:	4a46      	ldr	r2, [pc, #280]	@ (800c918 <TIM_Base_SetConfig+0x154>)
 800c800:	4293      	cmp	r3, r2
 800c802:	d003      	beq.n	800c80c <TIM_Base_SetConfig+0x48>
 800c804:	687b      	ldr	r3, [r7, #4]
 800c806:	4a45      	ldr	r2, [pc, #276]	@ (800c91c <TIM_Base_SetConfig+0x158>)
 800c808:	4293      	cmp	r3, r2
 800c80a:	d108      	bne.n	800c81e <TIM_Base_SetConfig+0x5a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800c80c:	68fb      	ldr	r3, [r7, #12]
 800c80e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c812:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800c814:	683b      	ldr	r3, [r7, #0]
 800c816:	685b      	ldr	r3, [r3, #4]
 800c818:	68fa      	ldr	r2, [r7, #12]
 800c81a:	4313      	orrs	r3, r2
 800c81c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800c81e:	687b      	ldr	r3, [r7, #4]
 800c820:	4a39      	ldr	r2, [pc, #228]	@ (800c908 <TIM_Base_SetConfig+0x144>)
 800c822:	4293      	cmp	r3, r2
 800c824:	d023      	beq.n	800c86e <TIM_Base_SetConfig+0xaa>
 800c826:	687b      	ldr	r3, [r7, #4]
 800c828:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800c82c:	d01f      	beq.n	800c86e <TIM_Base_SetConfig+0xaa>
 800c82e:	687b      	ldr	r3, [r7, #4]
 800c830:	4a36      	ldr	r2, [pc, #216]	@ (800c90c <TIM_Base_SetConfig+0x148>)
 800c832:	4293      	cmp	r3, r2
 800c834:	d01b      	beq.n	800c86e <TIM_Base_SetConfig+0xaa>
 800c836:	687b      	ldr	r3, [r7, #4]
 800c838:	4a35      	ldr	r2, [pc, #212]	@ (800c910 <TIM_Base_SetConfig+0x14c>)
 800c83a:	4293      	cmp	r3, r2
 800c83c:	d017      	beq.n	800c86e <TIM_Base_SetConfig+0xaa>
 800c83e:	687b      	ldr	r3, [r7, #4]
 800c840:	4a34      	ldr	r2, [pc, #208]	@ (800c914 <TIM_Base_SetConfig+0x150>)
 800c842:	4293      	cmp	r3, r2
 800c844:	d013      	beq.n	800c86e <TIM_Base_SetConfig+0xaa>
 800c846:	687b      	ldr	r3, [r7, #4]
 800c848:	4a33      	ldr	r2, [pc, #204]	@ (800c918 <TIM_Base_SetConfig+0x154>)
 800c84a:	4293      	cmp	r3, r2
 800c84c:	d00f      	beq.n	800c86e <TIM_Base_SetConfig+0xaa>
 800c84e:	687b      	ldr	r3, [r7, #4]
 800c850:	4a33      	ldr	r2, [pc, #204]	@ (800c920 <TIM_Base_SetConfig+0x15c>)
 800c852:	4293      	cmp	r3, r2
 800c854:	d00b      	beq.n	800c86e <TIM_Base_SetConfig+0xaa>
 800c856:	687b      	ldr	r3, [r7, #4]
 800c858:	4a32      	ldr	r2, [pc, #200]	@ (800c924 <TIM_Base_SetConfig+0x160>)
 800c85a:	4293      	cmp	r3, r2
 800c85c:	d007      	beq.n	800c86e <TIM_Base_SetConfig+0xaa>
 800c85e:	687b      	ldr	r3, [r7, #4]
 800c860:	4a31      	ldr	r2, [pc, #196]	@ (800c928 <TIM_Base_SetConfig+0x164>)
 800c862:	4293      	cmp	r3, r2
 800c864:	d003      	beq.n	800c86e <TIM_Base_SetConfig+0xaa>
 800c866:	687b      	ldr	r3, [r7, #4]
 800c868:	4a2c      	ldr	r2, [pc, #176]	@ (800c91c <TIM_Base_SetConfig+0x158>)
 800c86a:	4293      	cmp	r3, r2
 800c86c:	d108      	bne.n	800c880 <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800c86e:	68fb      	ldr	r3, [r7, #12]
 800c870:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800c874:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800c876:	683b      	ldr	r3, [r7, #0]
 800c878:	68db      	ldr	r3, [r3, #12]
 800c87a:	68fa      	ldr	r2, [r7, #12]
 800c87c:	4313      	orrs	r3, r2
 800c87e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800c880:	68fb      	ldr	r3, [r7, #12]
 800c882:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800c886:	683b      	ldr	r3, [r7, #0]
 800c888:	695b      	ldr	r3, [r3, #20]
 800c88a:	4313      	orrs	r3, r2
 800c88c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800c88e:	687b      	ldr	r3, [r7, #4]
 800c890:	68fa      	ldr	r2, [r7, #12]
 800c892:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800c894:	683b      	ldr	r3, [r7, #0]
 800c896:	689a      	ldr	r2, [r3, #8]
 800c898:	687b      	ldr	r3, [r7, #4]
 800c89a:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800c89c:	683b      	ldr	r3, [r7, #0]
 800c89e:	681a      	ldr	r2, [r3, #0]
 800c8a0:	687b      	ldr	r3, [r7, #4]
 800c8a2:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800c8a4:	687b      	ldr	r3, [r7, #4]
 800c8a6:	4a18      	ldr	r2, [pc, #96]	@ (800c908 <TIM_Base_SetConfig+0x144>)
 800c8a8:	4293      	cmp	r3, r2
 800c8aa:	d013      	beq.n	800c8d4 <TIM_Base_SetConfig+0x110>
 800c8ac:	687b      	ldr	r3, [r7, #4]
 800c8ae:	4a1a      	ldr	r2, [pc, #104]	@ (800c918 <TIM_Base_SetConfig+0x154>)
 800c8b0:	4293      	cmp	r3, r2
 800c8b2:	d00f      	beq.n	800c8d4 <TIM_Base_SetConfig+0x110>
 800c8b4:	687b      	ldr	r3, [r7, #4]
 800c8b6:	4a1a      	ldr	r2, [pc, #104]	@ (800c920 <TIM_Base_SetConfig+0x15c>)
 800c8b8:	4293      	cmp	r3, r2
 800c8ba:	d00b      	beq.n	800c8d4 <TIM_Base_SetConfig+0x110>
 800c8bc:	687b      	ldr	r3, [r7, #4]
 800c8be:	4a19      	ldr	r2, [pc, #100]	@ (800c924 <TIM_Base_SetConfig+0x160>)
 800c8c0:	4293      	cmp	r3, r2
 800c8c2:	d007      	beq.n	800c8d4 <TIM_Base_SetConfig+0x110>
 800c8c4:	687b      	ldr	r3, [r7, #4]
 800c8c6:	4a18      	ldr	r2, [pc, #96]	@ (800c928 <TIM_Base_SetConfig+0x164>)
 800c8c8:	4293      	cmp	r3, r2
 800c8ca:	d003      	beq.n	800c8d4 <TIM_Base_SetConfig+0x110>
 800c8cc:	687b      	ldr	r3, [r7, #4]
 800c8ce:	4a13      	ldr	r2, [pc, #76]	@ (800c91c <TIM_Base_SetConfig+0x158>)
 800c8d0:	4293      	cmp	r3, r2
 800c8d2:	d103      	bne.n	800c8dc <TIM_Base_SetConfig+0x118>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800c8d4:	683b      	ldr	r3, [r7, #0]
 800c8d6:	691a      	ldr	r2, [r3, #16]
 800c8d8:	687b      	ldr	r3, [r7, #4]
 800c8da:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800c8dc:	687b      	ldr	r3, [r7, #4]
 800c8de:	2201      	movs	r2, #1
 800c8e0:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800c8e2:	687b      	ldr	r3, [r7, #4]
 800c8e4:	691b      	ldr	r3, [r3, #16]
 800c8e6:	f003 0301 	and.w	r3, r3, #1
 800c8ea:	2b01      	cmp	r3, #1
 800c8ec:	d105      	bne.n	800c8fa <TIM_Base_SetConfig+0x136>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800c8ee:	687b      	ldr	r3, [r7, #4]
 800c8f0:	691b      	ldr	r3, [r3, #16]
 800c8f2:	f023 0201 	bic.w	r2, r3, #1
 800c8f6:	687b      	ldr	r3, [r7, #4]
 800c8f8:	611a      	str	r2, [r3, #16]
  }
}
 800c8fa:	bf00      	nop
 800c8fc:	3714      	adds	r7, #20
 800c8fe:	46bd      	mov	sp, r7
 800c900:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c904:	4770      	bx	lr
 800c906:	bf00      	nop
 800c908:	40012c00 	.word	0x40012c00
 800c90c:	40000400 	.word	0x40000400
 800c910:	40000800 	.word	0x40000800
 800c914:	40000c00 	.word	0x40000c00
 800c918:	40013400 	.word	0x40013400
 800c91c:	40015000 	.word	0x40015000
 800c920:	40014000 	.word	0x40014000
 800c924:	40014400 	.word	0x40014400
 800c928:	40014800 	.word	0x40014800

0800c92c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800c92c:	b480      	push	{r7}
 800c92e:	b087      	sub	sp, #28
 800c930:	af00      	add	r7, sp, #0
 800c932:	6078      	str	r0, [r7, #4]
 800c934:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800c936:	687b      	ldr	r3, [r7, #4]
 800c938:	6a1b      	ldr	r3, [r3, #32]
 800c93a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800c93c:	687b      	ldr	r3, [r7, #4]
 800c93e:	6a1b      	ldr	r3, [r3, #32]
 800c940:	f023 0201 	bic.w	r2, r3, #1
 800c944:	687b      	ldr	r3, [r7, #4]
 800c946:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800c948:	687b      	ldr	r3, [r7, #4]
 800c94a:	685b      	ldr	r3, [r3, #4]
 800c94c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800c94e:	687b      	ldr	r3, [r7, #4]
 800c950:	699b      	ldr	r3, [r3, #24]
 800c952:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800c954:	68fb      	ldr	r3, [r7, #12]
 800c956:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800c95a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c95e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800c960:	68fb      	ldr	r3, [r7, #12]
 800c962:	f023 0303 	bic.w	r3, r3, #3
 800c966:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800c968:	683b      	ldr	r3, [r7, #0]
 800c96a:	681b      	ldr	r3, [r3, #0]
 800c96c:	68fa      	ldr	r2, [r7, #12]
 800c96e:	4313      	orrs	r3, r2
 800c970:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800c972:	697b      	ldr	r3, [r7, #20]
 800c974:	f023 0302 	bic.w	r3, r3, #2
 800c978:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800c97a:	683b      	ldr	r3, [r7, #0]
 800c97c:	689b      	ldr	r3, [r3, #8]
 800c97e:	697a      	ldr	r2, [r7, #20]
 800c980:	4313      	orrs	r3, r2
 800c982:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800c984:	687b      	ldr	r3, [r7, #4]
 800c986:	4a30      	ldr	r2, [pc, #192]	@ (800ca48 <TIM_OC1_SetConfig+0x11c>)
 800c988:	4293      	cmp	r3, r2
 800c98a:	d013      	beq.n	800c9b4 <TIM_OC1_SetConfig+0x88>
 800c98c:	687b      	ldr	r3, [r7, #4]
 800c98e:	4a2f      	ldr	r2, [pc, #188]	@ (800ca4c <TIM_OC1_SetConfig+0x120>)
 800c990:	4293      	cmp	r3, r2
 800c992:	d00f      	beq.n	800c9b4 <TIM_OC1_SetConfig+0x88>
 800c994:	687b      	ldr	r3, [r7, #4]
 800c996:	4a2e      	ldr	r2, [pc, #184]	@ (800ca50 <TIM_OC1_SetConfig+0x124>)
 800c998:	4293      	cmp	r3, r2
 800c99a:	d00b      	beq.n	800c9b4 <TIM_OC1_SetConfig+0x88>
 800c99c:	687b      	ldr	r3, [r7, #4]
 800c99e:	4a2d      	ldr	r2, [pc, #180]	@ (800ca54 <TIM_OC1_SetConfig+0x128>)
 800c9a0:	4293      	cmp	r3, r2
 800c9a2:	d007      	beq.n	800c9b4 <TIM_OC1_SetConfig+0x88>
 800c9a4:	687b      	ldr	r3, [r7, #4]
 800c9a6:	4a2c      	ldr	r2, [pc, #176]	@ (800ca58 <TIM_OC1_SetConfig+0x12c>)
 800c9a8:	4293      	cmp	r3, r2
 800c9aa:	d003      	beq.n	800c9b4 <TIM_OC1_SetConfig+0x88>
 800c9ac:	687b      	ldr	r3, [r7, #4]
 800c9ae:	4a2b      	ldr	r2, [pc, #172]	@ (800ca5c <TIM_OC1_SetConfig+0x130>)
 800c9b0:	4293      	cmp	r3, r2
 800c9b2:	d10c      	bne.n	800c9ce <TIM_OC1_SetConfig+0xa2>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800c9b4:	697b      	ldr	r3, [r7, #20]
 800c9b6:	f023 0308 	bic.w	r3, r3, #8
 800c9ba:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800c9bc:	683b      	ldr	r3, [r7, #0]
 800c9be:	68db      	ldr	r3, [r3, #12]
 800c9c0:	697a      	ldr	r2, [r7, #20]
 800c9c2:	4313      	orrs	r3, r2
 800c9c4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800c9c6:	697b      	ldr	r3, [r7, #20]
 800c9c8:	f023 0304 	bic.w	r3, r3, #4
 800c9cc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800c9ce:	687b      	ldr	r3, [r7, #4]
 800c9d0:	4a1d      	ldr	r2, [pc, #116]	@ (800ca48 <TIM_OC1_SetConfig+0x11c>)
 800c9d2:	4293      	cmp	r3, r2
 800c9d4:	d013      	beq.n	800c9fe <TIM_OC1_SetConfig+0xd2>
 800c9d6:	687b      	ldr	r3, [r7, #4]
 800c9d8:	4a1c      	ldr	r2, [pc, #112]	@ (800ca4c <TIM_OC1_SetConfig+0x120>)
 800c9da:	4293      	cmp	r3, r2
 800c9dc:	d00f      	beq.n	800c9fe <TIM_OC1_SetConfig+0xd2>
 800c9de:	687b      	ldr	r3, [r7, #4]
 800c9e0:	4a1b      	ldr	r2, [pc, #108]	@ (800ca50 <TIM_OC1_SetConfig+0x124>)
 800c9e2:	4293      	cmp	r3, r2
 800c9e4:	d00b      	beq.n	800c9fe <TIM_OC1_SetConfig+0xd2>
 800c9e6:	687b      	ldr	r3, [r7, #4]
 800c9e8:	4a1a      	ldr	r2, [pc, #104]	@ (800ca54 <TIM_OC1_SetConfig+0x128>)
 800c9ea:	4293      	cmp	r3, r2
 800c9ec:	d007      	beq.n	800c9fe <TIM_OC1_SetConfig+0xd2>
 800c9ee:	687b      	ldr	r3, [r7, #4]
 800c9f0:	4a19      	ldr	r2, [pc, #100]	@ (800ca58 <TIM_OC1_SetConfig+0x12c>)
 800c9f2:	4293      	cmp	r3, r2
 800c9f4:	d003      	beq.n	800c9fe <TIM_OC1_SetConfig+0xd2>
 800c9f6:	687b      	ldr	r3, [r7, #4]
 800c9f8:	4a18      	ldr	r2, [pc, #96]	@ (800ca5c <TIM_OC1_SetConfig+0x130>)
 800c9fa:	4293      	cmp	r3, r2
 800c9fc:	d111      	bne.n	800ca22 <TIM_OC1_SetConfig+0xf6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800c9fe:	693b      	ldr	r3, [r7, #16]
 800ca00:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800ca04:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800ca06:	693b      	ldr	r3, [r7, #16]
 800ca08:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800ca0c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800ca0e:	683b      	ldr	r3, [r7, #0]
 800ca10:	695b      	ldr	r3, [r3, #20]
 800ca12:	693a      	ldr	r2, [r7, #16]
 800ca14:	4313      	orrs	r3, r2
 800ca16:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800ca18:	683b      	ldr	r3, [r7, #0]
 800ca1a:	699b      	ldr	r3, [r3, #24]
 800ca1c:	693a      	ldr	r2, [r7, #16]
 800ca1e:	4313      	orrs	r3, r2
 800ca20:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800ca22:	687b      	ldr	r3, [r7, #4]
 800ca24:	693a      	ldr	r2, [r7, #16]
 800ca26:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800ca28:	687b      	ldr	r3, [r7, #4]
 800ca2a:	68fa      	ldr	r2, [r7, #12]
 800ca2c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800ca2e:	683b      	ldr	r3, [r7, #0]
 800ca30:	685a      	ldr	r2, [r3, #4]
 800ca32:	687b      	ldr	r3, [r7, #4]
 800ca34:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800ca36:	687b      	ldr	r3, [r7, #4]
 800ca38:	697a      	ldr	r2, [r7, #20]
 800ca3a:	621a      	str	r2, [r3, #32]
}
 800ca3c:	bf00      	nop
 800ca3e:	371c      	adds	r7, #28
 800ca40:	46bd      	mov	sp, r7
 800ca42:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca46:	4770      	bx	lr
 800ca48:	40012c00 	.word	0x40012c00
 800ca4c:	40013400 	.word	0x40013400
 800ca50:	40014000 	.word	0x40014000
 800ca54:	40014400 	.word	0x40014400
 800ca58:	40014800 	.word	0x40014800
 800ca5c:	40015000 	.word	0x40015000

0800ca60 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800ca60:	b480      	push	{r7}
 800ca62:	b087      	sub	sp, #28
 800ca64:	af00      	add	r7, sp, #0
 800ca66:	6078      	str	r0, [r7, #4]
 800ca68:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800ca6a:	687b      	ldr	r3, [r7, #4]
 800ca6c:	6a1b      	ldr	r3, [r3, #32]
 800ca6e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800ca70:	687b      	ldr	r3, [r7, #4]
 800ca72:	6a1b      	ldr	r3, [r3, #32]
 800ca74:	f023 0210 	bic.w	r2, r3, #16
 800ca78:	687b      	ldr	r3, [r7, #4]
 800ca7a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800ca7c:	687b      	ldr	r3, [r7, #4]
 800ca7e:	685b      	ldr	r3, [r3, #4]
 800ca80:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800ca82:	687b      	ldr	r3, [r7, #4]
 800ca84:	699b      	ldr	r3, [r3, #24]
 800ca86:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800ca88:	68fb      	ldr	r3, [r7, #12]
 800ca8a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800ca8e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800ca92:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800ca94:	68fb      	ldr	r3, [r7, #12]
 800ca96:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800ca9a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800ca9c:	683b      	ldr	r3, [r7, #0]
 800ca9e:	681b      	ldr	r3, [r3, #0]
 800caa0:	021b      	lsls	r3, r3, #8
 800caa2:	68fa      	ldr	r2, [r7, #12]
 800caa4:	4313      	orrs	r3, r2
 800caa6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800caa8:	697b      	ldr	r3, [r7, #20]
 800caaa:	f023 0320 	bic.w	r3, r3, #32
 800caae:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800cab0:	683b      	ldr	r3, [r7, #0]
 800cab2:	689b      	ldr	r3, [r3, #8]
 800cab4:	011b      	lsls	r3, r3, #4
 800cab6:	697a      	ldr	r2, [r7, #20]
 800cab8:	4313      	orrs	r3, r2
 800caba:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800cabc:	687b      	ldr	r3, [r7, #4]
 800cabe:	4a2c      	ldr	r2, [pc, #176]	@ (800cb70 <TIM_OC2_SetConfig+0x110>)
 800cac0:	4293      	cmp	r3, r2
 800cac2:	d007      	beq.n	800cad4 <TIM_OC2_SetConfig+0x74>
 800cac4:	687b      	ldr	r3, [r7, #4]
 800cac6:	4a2b      	ldr	r2, [pc, #172]	@ (800cb74 <TIM_OC2_SetConfig+0x114>)
 800cac8:	4293      	cmp	r3, r2
 800caca:	d003      	beq.n	800cad4 <TIM_OC2_SetConfig+0x74>
 800cacc:	687b      	ldr	r3, [r7, #4]
 800cace:	4a2a      	ldr	r2, [pc, #168]	@ (800cb78 <TIM_OC2_SetConfig+0x118>)
 800cad0:	4293      	cmp	r3, r2
 800cad2:	d10d      	bne.n	800caf0 <TIM_OC2_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800cad4:	697b      	ldr	r3, [r7, #20]
 800cad6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800cada:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800cadc:	683b      	ldr	r3, [r7, #0]
 800cade:	68db      	ldr	r3, [r3, #12]
 800cae0:	011b      	lsls	r3, r3, #4
 800cae2:	697a      	ldr	r2, [r7, #20]
 800cae4:	4313      	orrs	r3, r2
 800cae6:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800cae8:	697b      	ldr	r3, [r7, #20]
 800caea:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800caee:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800caf0:	687b      	ldr	r3, [r7, #4]
 800caf2:	4a1f      	ldr	r2, [pc, #124]	@ (800cb70 <TIM_OC2_SetConfig+0x110>)
 800caf4:	4293      	cmp	r3, r2
 800caf6:	d013      	beq.n	800cb20 <TIM_OC2_SetConfig+0xc0>
 800caf8:	687b      	ldr	r3, [r7, #4]
 800cafa:	4a1e      	ldr	r2, [pc, #120]	@ (800cb74 <TIM_OC2_SetConfig+0x114>)
 800cafc:	4293      	cmp	r3, r2
 800cafe:	d00f      	beq.n	800cb20 <TIM_OC2_SetConfig+0xc0>
 800cb00:	687b      	ldr	r3, [r7, #4]
 800cb02:	4a1e      	ldr	r2, [pc, #120]	@ (800cb7c <TIM_OC2_SetConfig+0x11c>)
 800cb04:	4293      	cmp	r3, r2
 800cb06:	d00b      	beq.n	800cb20 <TIM_OC2_SetConfig+0xc0>
 800cb08:	687b      	ldr	r3, [r7, #4]
 800cb0a:	4a1d      	ldr	r2, [pc, #116]	@ (800cb80 <TIM_OC2_SetConfig+0x120>)
 800cb0c:	4293      	cmp	r3, r2
 800cb0e:	d007      	beq.n	800cb20 <TIM_OC2_SetConfig+0xc0>
 800cb10:	687b      	ldr	r3, [r7, #4]
 800cb12:	4a1c      	ldr	r2, [pc, #112]	@ (800cb84 <TIM_OC2_SetConfig+0x124>)
 800cb14:	4293      	cmp	r3, r2
 800cb16:	d003      	beq.n	800cb20 <TIM_OC2_SetConfig+0xc0>
 800cb18:	687b      	ldr	r3, [r7, #4]
 800cb1a:	4a17      	ldr	r2, [pc, #92]	@ (800cb78 <TIM_OC2_SetConfig+0x118>)
 800cb1c:	4293      	cmp	r3, r2
 800cb1e:	d113      	bne.n	800cb48 <TIM_OC2_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800cb20:	693b      	ldr	r3, [r7, #16]
 800cb22:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800cb26:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800cb28:	693b      	ldr	r3, [r7, #16]
 800cb2a:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800cb2e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800cb30:	683b      	ldr	r3, [r7, #0]
 800cb32:	695b      	ldr	r3, [r3, #20]
 800cb34:	009b      	lsls	r3, r3, #2
 800cb36:	693a      	ldr	r2, [r7, #16]
 800cb38:	4313      	orrs	r3, r2
 800cb3a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800cb3c:	683b      	ldr	r3, [r7, #0]
 800cb3e:	699b      	ldr	r3, [r3, #24]
 800cb40:	009b      	lsls	r3, r3, #2
 800cb42:	693a      	ldr	r2, [r7, #16]
 800cb44:	4313      	orrs	r3, r2
 800cb46:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800cb48:	687b      	ldr	r3, [r7, #4]
 800cb4a:	693a      	ldr	r2, [r7, #16]
 800cb4c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800cb4e:	687b      	ldr	r3, [r7, #4]
 800cb50:	68fa      	ldr	r2, [r7, #12]
 800cb52:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800cb54:	683b      	ldr	r3, [r7, #0]
 800cb56:	685a      	ldr	r2, [r3, #4]
 800cb58:	687b      	ldr	r3, [r7, #4]
 800cb5a:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800cb5c:	687b      	ldr	r3, [r7, #4]
 800cb5e:	697a      	ldr	r2, [r7, #20]
 800cb60:	621a      	str	r2, [r3, #32]
}
 800cb62:	bf00      	nop
 800cb64:	371c      	adds	r7, #28
 800cb66:	46bd      	mov	sp, r7
 800cb68:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb6c:	4770      	bx	lr
 800cb6e:	bf00      	nop
 800cb70:	40012c00 	.word	0x40012c00
 800cb74:	40013400 	.word	0x40013400
 800cb78:	40015000 	.word	0x40015000
 800cb7c:	40014000 	.word	0x40014000
 800cb80:	40014400 	.word	0x40014400
 800cb84:	40014800 	.word	0x40014800

0800cb88 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800cb88:	b480      	push	{r7}
 800cb8a:	b087      	sub	sp, #28
 800cb8c:	af00      	add	r7, sp, #0
 800cb8e:	6078      	str	r0, [r7, #4]
 800cb90:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800cb92:	687b      	ldr	r3, [r7, #4]
 800cb94:	6a1b      	ldr	r3, [r3, #32]
 800cb96:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800cb98:	687b      	ldr	r3, [r7, #4]
 800cb9a:	6a1b      	ldr	r3, [r3, #32]
 800cb9c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800cba0:	687b      	ldr	r3, [r7, #4]
 800cba2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800cba4:	687b      	ldr	r3, [r7, #4]
 800cba6:	685b      	ldr	r3, [r3, #4]
 800cba8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800cbaa:	687b      	ldr	r3, [r7, #4]
 800cbac:	69db      	ldr	r3, [r3, #28]
 800cbae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800cbb0:	68fb      	ldr	r3, [r7, #12]
 800cbb2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800cbb6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800cbba:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800cbbc:	68fb      	ldr	r3, [r7, #12]
 800cbbe:	f023 0303 	bic.w	r3, r3, #3
 800cbc2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800cbc4:	683b      	ldr	r3, [r7, #0]
 800cbc6:	681b      	ldr	r3, [r3, #0]
 800cbc8:	68fa      	ldr	r2, [r7, #12]
 800cbca:	4313      	orrs	r3, r2
 800cbcc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800cbce:	697b      	ldr	r3, [r7, #20]
 800cbd0:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800cbd4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800cbd6:	683b      	ldr	r3, [r7, #0]
 800cbd8:	689b      	ldr	r3, [r3, #8]
 800cbda:	021b      	lsls	r3, r3, #8
 800cbdc:	697a      	ldr	r2, [r7, #20]
 800cbde:	4313      	orrs	r3, r2
 800cbe0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800cbe2:	687b      	ldr	r3, [r7, #4]
 800cbe4:	4a2b      	ldr	r2, [pc, #172]	@ (800cc94 <TIM_OC3_SetConfig+0x10c>)
 800cbe6:	4293      	cmp	r3, r2
 800cbe8:	d007      	beq.n	800cbfa <TIM_OC3_SetConfig+0x72>
 800cbea:	687b      	ldr	r3, [r7, #4]
 800cbec:	4a2a      	ldr	r2, [pc, #168]	@ (800cc98 <TIM_OC3_SetConfig+0x110>)
 800cbee:	4293      	cmp	r3, r2
 800cbf0:	d003      	beq.n	800cbfa <TIM_OC3_SetConfig+0x72>
 800cbf2:	687b      	ldr	r3, [r7, #4]
 800cbf4:	4a29      	ldr	r2, [pc, #164]	@ (800cc9c <TIM_OC3_SetConfig+0x114>)
 800cbf6:	4293      	cmp	r3, r2
 800cbf8:	d10d      	bne.n	800cc16 <TIM_OC3_SetConfig+0x8e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800cbfa:	697b      	ldr	r3, [r7, #20]
 800cbfc:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800cc00:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800cc02:	683b      	ldr	r3, [r7, #0]
 800cc04:	68db      	ldr	r3, [r3, #12]
 800cc06:	021b      	lsls	r3, r3, #8
 800cc08:	697a      	ldr	r2, [r7, #20]
 800cc0a:	4313      	orrs	r3, r2
 800cc0c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800cc0e:	697b      	ldr	r3, [r7, #20]
 800cc10:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800cc14:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800cc16:	687b      	ldr	r3, [r7, #4]
 800cc18:	4a1e      	ldr	r2, [pc, #120]	@ (800cc94 <TIM_OC3_SetConfig+0x10c>)
 800cc1a:	4293      	cmp	r3, r2
 800cc1c:	d013      	beq.n	800cc46 <TIM_OC3_SetConfig+0xbe>
 800cc1e:	687b      	ldr	r3, [r7, #4]
 800cc20:	4a1d      	ldr	r2, [pc, #116]	@ (800cc98 <TIM_OC3_SetConfig+0x110>)
 800cc22:	4293      	cmp	r3, r2
 800cc24:	d00f      	beq.n	800cc46 <TIM_OC3_SetConfig+0xbe>
 800cc26:	687b      	ldr	r3, [r7, #4]
 800cc28:	4a1d      	ldr	r2, [pc, #116]	@ (800cca0 <TIM_OC3_SetConfig+0x118>)
 800cc2a:	4293      	cmp	r3, r2
 800cc2c:	d00b      	beq.n	800cc46 <TIM_OC3_SetConfig+0xbe>
 800cc2e:	687b      	ldr	r3, [r7, #4]
 800cc30:	4a1c      	ldr	r2, [pc, #112]	@ (800cca4 <TIM_OC3_SetConfig+0x11c>)
 800cc32:	4293      	cmp	r3, r2
 800cc34:	d007      	beq.n	800cc46 <TIM_OC3_SetConfig+0xbe>
 800cc36:	687b      	ldr	r3, [r7, #4]
 800cc38:	4a1b      	ldr	r2, [pc, #108]	@ (800cca8 <TIM_OC3_SetConfig+0x120>)
 800cc3a:	4293      	cmp	r3, r2
 800cc3c:	d003      	beq.n	800cc46 <TIM_OC3_SetConfig+0xbe>
 800cc3e:	687b      	ldr	r3, [r7, #4]
 800cc40:	4a16      	ldr	r2, [pc, #88]	@ (800cc9c <TIM_OC3_SetConfig+0x114>)
 800cc42:	4293      	cmp	r3, r2
 800cc44:	d113      	bne.n	800cc6e <TIM_OC3_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800cc46:	693b      	ldr	r3, [r7, #16]
 800cc48:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800cc4c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800cc4e:	693b      	ldr	r3, [r7, #16]
 800cc50:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800cc54:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800cc56:	683b      	ldr	r3, [r7, #0]
 800cc58:	695b      	ldr	r3, [r3, #20]
 800cc5a:	011b      	lsls	r3, r3, #4
 800cc5c:	693a      	ldr	r2, [r7, #16]
 800cc5e:	4313      	orrs	r3, r2
 800cc60:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800cc62:	683b      	ldr	r3, [r7, #0]
 800cc64:	699b      	ldr	r3, [r3, #24]
 800cc66:	011b      	lsls	r3, r3, #4
 800cc68:	693a      	ldr	r2, [r7, #16]
 800cc6a:	4313      	orrs	r3, r2
 800cc6c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800cc6e:	687b      	ldr	r3, [r7, #4]
 800cc70:	693a      	ldr	r2, [r7, #16]
 800cc72:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800cc74:	687b      	ldr	r3, [r7, #4]
 800cc76:	68fa      	ldr	r2, [r7, #12]
 800cc78:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800cc7a:	683b      	ldr	r3, [r7, #0]
 800cc7c:	685a      	ldr	r2, [r3, #4]
 800cc7e:	687b      	ldr	r3, [r7, #4]
 800cc80:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800cc82:	687b      	ldr	r3, [r7, #4]
 800cc84:	697a      	ldr	r2, [r7, #20]
 800cc86:	621a      	str	r2, [r3, #32]
}
 800cc88:	bf00      	nop
 800cc8a:	371c      	adds	r7, #28
 800cc8c:	46bd      	mov	sp, r7
 800cc8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc92:	4770      	bx	lr
 800cc94:	40012c00 	.word	0x40012c00
 800cc98:	40013400 	.word	0x40013400
 800cc9c:	40015000 	.word	0x40015000
 800cca0:	40014000 	.word	0x40014000
 800cca4:	40014400 	.word	0x40014400
 800cca8:	40014800 	.word	0x40014800

0800ccac <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800ccac:	b480      	push	{r7}
 800ccae:	b087      	sub	sp, #28
 800ccb0:	af00      	add	r7, sp, #0
 800ccb2:	6078      	str	r0, [r7, #4]
 800ccb4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800ccb6:	687b      	ldr	r3, [r7, #4]
 800ccb8:	6a1b      	ldr	r3, [r3, #32]
 800ccba:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800ccbc:	687b      	ldr	r3, [r7, #4]
 800ccbe:	6a1b      	ldr	r3, [r3, #32]
 800ccc0:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800ccc4:	687b      	ldr	r3, [r7, #4]
 800ccc6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800ccc8:	687b      	ldr	r3, [r7, #4]
 800ccca:	685b      	ldr	r3, [r3, #4]
 800cccc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800ccce:	687b      	ldr	r3, [r7, #4]
 800ccd0:	69db      	ldr	r3, [r3, #28]
 800ccd2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800ccd4:	68fb      	ldr	r3, [r7, #12]
 800ccd6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800ccda:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800ccde:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800cce0:	68fb      	ldr	r3, [r7, #12]
 800cce2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800cce6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800cce8:	683b      	ldr	r3, [r7, #0]
 800ccea:	681b      	ldr	r3, [r3, #0]
 800ccec:	021b      	lsls	r3, r3, #8
 800ccee:	68fa      	ldr	r2, [r7, #12]
 800ccf0:	4313      	orrs	r3, r2
 800ccf2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800ccf4:	697b      	ldr	r3, [r7, #20]
 800ccf6:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800ccfa:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800ccfc:	683b      	ldr	r3, [r7, #0]
 800ccfe:	689b      	ldr	r3, [r3, #8]
 800cd00:	031b      	lsls	r3, r3, #12
 800cd02:	697a      	ldr	r2, [r7, #20]
 800cd04:	4313      	orrs	r3, r2
 800cd06:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 800cd08:	687b      	ldr	r3, [r7, #4]
 800cd0a:	4a2c      	ldr	r2, [pc, #176]	@ (800cdbc <TIM_OC4_SetConfig+0x110>)
 800cd0c:	4293      	cmp	r3, r2
 800cd0e:	d007      	beq.n	800cd20 <TIM_OC4_SetConfig+0x74>
 800cd10:	687b      	ldr	r3, [r7, #4]
 800cd12:	4a2b      	ldr	r2, [pc, #172]	@ (800cdc0 <TIM_OC4_SetConfig+0x114>)
 800cd14:	4293      	cmp	r3, r2
 800cd16:	d003      	beq.n	800cd20 <TIM_OC4_SetConfig+0x74>
 800cd18:	687b      	ldr	r3, [r7, #4]
 800cd1a:	4a2a      	ldr	r2, [pc, #168]	@ (800cdc4 <TIM_OC4_SetConfig+0x118>)
 800cd1c:	4293      	cmp	r3, r2
 800cd1e:	d10d      	bne.n	800cd3c <TIM_OC4_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 800cd20:	697b      	ldr	r3, [r7, #20]
 800cd22:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800cd26:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 800cd28:	683b      	ldr	r3, [r7, #0]
 800cd2a:	68db      	ldr	r3, [r3, #12]
 800cd2c:	031b      	lsls	r3, r3, #12
 800cd2e:	697a      	ldr	r2, [r7, #20]
 800cd30:	4313      	orrs	r3, r2
 800cd32:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 800cd34:	697b      	ldr	r3, [r7, #20]
 800cd36:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800cd3a:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800cd3c:	687b      	ldr	r3, [r7, #4]
 800cd3e:	4a1f      	ldr	r2, [pc, #124]	@ (800cdbc <TIM_OC4_SetConfig+0x110>)
 800cd40:	4293      	cmp	r3, r2
 800cd42:	d013      	beq.n	800cd6c <TIM_OC4_SetConfig+0xc0>
 800cd44:	687b      	ldr	r3, [r7, #4]
 800cd46:	4a1e      	ldr	r2, [pc, #120]	@ (800cdc0 <TIM_OC4_SetConfig+0x114>)
 800cd48:	4293      	cmp	r3, r2
 800cd4a:	d00f      	beq.n	800cd6c <TIM_OC4_SetConfig+0xc0>
 800cd4c:	687b      	ldr	r3, [r7, #4]
 800cd4e:	4a1e      	ldr	r2, [pc, #120]	@ (800cdc8 <TIM_OC4_SetConfig+0x11c>)
 800cd50:	4293      	cmp	r3, r2
 800cd52:	d00b      	beq.n	800cd6c <TIM_OC4_SetConfig+0xc0>
 800cd54:	687b      	ldr	r3, [r7, #4]
 800cd56:	4a1d      	ldr	r2, [pc, #116]	@ (800cdcc <TIM_OC4_SetConfig+0x120>)
 800cd58:	4293      	cmp	r3, r2
 800cd5a:	d007      	beq.n	800cd6c <TIM_OC4_SetConfig+0xc0>
 800cd5c:	687b      	ldr	r3, [r7, #4]
 800cd5e:	4a1c      	ldr	r2, [pc, #112]	@ (800cdd0 <TIM_OC4_SetConfig+0x124>)
 800cd60:	4293      	cmp	r3, r2
 800cd62:	d003      	beq.n	800cd6c <TIM_OC4_SetConfig+0xc0>
 800cd64:	687b      	ldr	r3, [r7, #4]
 800cd66:	4a17      	ldr	r2, [pc, #92]	@ (800cdc4 <TIM_OC4_SetConfig+0x118>)
 800cd68:	4293      	cmp	r3, r2
 800cd6a:	d113      	bne.n	800cd94 <TIM_OC4_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800cd6c:	693b      	ldr	r3, [r7, #16]
 800cd6e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800cd72:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 800cd74:	693b      	ldr	r3, [r7, #16]
 800cd76:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800cd7a:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800cd7c:	683b      	ldr	r3, [r7, #0]
 800cd7e:	695b      	ldr	r3, [r3, #20]
 800cd80:	019b      	lsls	r3, r3, #6
 800cd82:	693a      	ldr	r2, [r7, #16]
 800cd84:	4313      	orrs	r3, r2
 800cd86:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 800cd88:	683b      	ldr	r3, [r7, #0]
 800cd8a:	699b      	ldr	r3, [r3, #24]
 800cd8c:	019b      	lsls	r3, r3, #6
 800cd8e:	693a      	ldr	r2, [r7, #16]
 800cd90:	4313      	orrs	r3, r2
 800cd92:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800cd94:	687b      	ldr	r3, [r7, #4]
 800cd96:	693a      	ldr	r2, [r7, #16]
 800cd98:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800cd9a:	687b      	ldr	r3, [r7, #4]
 800cd9c:	68fa      	ldr	r2, [r7, #12]
 800cd9e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800cda0:	683b      	ldr	r3, [r7, #0]
 800cda2:	685a      	ldr	r2, [r3, #4]
 800cda4:	687b      	ldr	r3, [r7, #4]
 800cda6:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800cda8:	687b      	ldr	r3, [r7, #4]
 800cdaa:	697a      	ldr	r2, [r7, #20]
 800cdac:	621a      	str	r2, [r3, #32]
}
 800cdae:	bf00      	nop
 800cdb0:	371c      	adds	r7, #28
 800cdb2:	46bd      	mov	sp, r7
 800cdb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cdb8:	4770      	bx	lr
 800cdba:	bf00      	nop
 800cdbc:	40012c00 	.word	0x40012c00
 800cdc0:	40013400 	.word	0x40013400
 800cdc4:	40015000 	.word	0x40015000
 800cdc8:	40014000 	.word	0x40014000
 800cdcc:	40014400 	.word	0x40014400
 800cdd0:	40014800 	.word	0x40014800

0800cdd4 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800cdd4:	b480      	push	{r7}
 800cdd6:	b087      	sub	sp, #28
 800cdd8:	af00      	add	r7, sp, #0
 800cdda:	6078      	str	r0, [r7, #4]
 800cddc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800cdde:	687b      	ldr	r3, [r7, #4]
 800cde0:	6a1b      	ldr	r3, [r3, #32]
 800cde2:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800cde4:	687b      	ldr	r3, [r7, #4]
 800cde6:	6a1b      	ldr	r3, [r3, #32]
 800cde8:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800cdec:	687b      	ldr	r3, [r7, #4]
 800cdee:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800cdf0:	687b      	ldr	r3, [r7, #4]
 800cdf2:	685b      	ldr	r3, [r3, #4]
 800cdf4:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800cdf6:	687b      	ldr	r3, [r7, #4]
 800cdf8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800cdfa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800cdfc:	68fb      	ldr	r3, [r7, #12]
 800cdfe:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800ce02:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800ce06:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800ce08:	683b      	ldr	r3, [r7, #0]
 800ce0a:	681b      	ldr	r3, [r3, #0]
 800ce0c:	68fa      	ldr	r2, [r7, #12]
 800ce0e:	4313      	orrs	r3, r2
 800ce10:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800ce12:	693b      	ldr	r3, [r7, #16]
 800ce14:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 800ce18:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800ce1a:	683b      	ldr	r3, [r7, #0]
 800ce1c:	689b      	ldr	r3, [r3, #8]
 800ce1e:	041b      	lsls	r3, r3, #16
 800ce20:	693a      	ldr	r2, [r7, #16]
 800ce22:	4313      	orrs	r3, r2
 800ce24:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800ce26:	687b      	ldr	r3, [r7, #4]
 800ce28:	4a19      	ldr	r2, [pc, #100]	@ (800ce90 <TIM_OC5_SetConfig+0xbc>)
 800ce2a:	4293      	cmp	r3, r2
 800ce2c:	d013      	beq.n	800ce56 <TIM_OC5_SetConfig+0x82>
 800ce2e:	687b      	ldr	r3, [r7, #4]
 800ce30:	4a18      	ldr	r2, [pc, #96]	@ (800ce94 <TIM_OC5_SetConfig+0xc0>)
 800ce32:	4293      	cmp	r3, r2
 800ce34:	d00f      	beq.n	800ce56 <TIM_OC5_SetConfig+0x82>
 800ce36:	687b      	ldr	r3, [r7, #4]
 800ce38:	4a17      	ldr	r2, [pc, #92]	@ (800ce98 <TIM_OC5_SetConfig+0xc4>)
 800ce3a:	4293      	cmp	r3, r2
 800ce3c:	d00b      	beq.n	800ce56 <TIM_OC5_SetConfig+0x82>
 800ce3e:	687b      	ldr	r3, [r7, #4]
 800ce40:	4a16      	ldr	r2, [pc, #88]	@ (800ce9c <TIM_OC5_SetConfig+0xc8>)
 800ce42:	4293      	cmp	r3, r2
 800ce44:	d007      	beq.n	800ce56 <TIM_OC5_SetConfig+0x82>
 800ce46:	687b      	ldr	r3, [r7, #4]
 800ce48:	4a15      	ldr	r2, [pc, #84]	@ (800cea0 <TIM_OC5_SetConfig+0xcc>)
 800ce4a:	4293      	cmp	r3, r2
 800ce4c:	d003      	beq.n	800ce56 <TIM_OC5_SetConfig+0x82>
 800ce4e:	687b      	ldr	r3, [r7, #4]
 800ce50:	4a14      	ldr	r2, [pc, #80]	@ (800cea4 <TIM_OC5_SetConfig+0xd0>)
 800ce52:	4293      	cmp	r3, r2
 800ce54:	d109      	bne.n	800ce6a <TIM_OC5_SetConfig+0x96>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800ce56:	697b      	ldr	r3, [r7, #20]
 800ce58:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800ce5c:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800ce5e:	683b      	ldr	r3, [r7, #0]
 800ce60:	695b      	ldr	r3, [r3, #20]
 800ce62:	021b      	lsls	r3, r3, #8
 800ce64:	697a      	ldr	r2, [r7, #20]
 800ce66:	4313      	orrs	r3, r2
 800ce68:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800ce6a:	687b      	ldr	r3, [r7, #4]
 800ce6c:	697a      	ldr	r2, [r7, #20]
 800ce6e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800ce70:	687b      	ldr	r3, [r7, #4]
 800ce72:	68fa      	ldr	r2, [r7, #12]
 800ce74:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800ce76:	683b      	ldr	r3, [r7, #0]
 800ce78:	685a      	ldr	r2, [r3, #4]
 800ce7a:	687b      	ldr	r3, [r7, #4]
 800ce7c:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800ce7e:	687b      	ldr	r3, [r7, #4]
 800ce80:	693a      	ldr	r2, [r7, #16]
 800ce82:	621a      	str	r2, [r3, #32]
}
 800ce84:	bf00      	nop
 800ce86:	371c      	adds	r7, #28
 800ce88:	46bd      	mov	sp, r7
 800ce8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce8e:	4770      	bx	lr
 800ce90:	40012c00 	.word	0x40012c00
 800ce94:	40013400 	.word	0x40013400
 800ce98:	40014000 	.word	0x40014000
 800ce9c:	40014400 	.word	0x40014400
 800cea0:	40014800 	.word	0x40014800
 800cea4:	40015000 	.word	0x40015000

0800cea8 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800cea8:	b480      	push	{r7}
 800ceaa:	b087      	sub	sp, #28
 800ceac:	af00      	add	r7, sp, #0
 800ceae:	6078      	str	r0, [r7, #4]
 800ceb0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800ceb2:	687b      	ldr	r3, [r7, #4]
 800ceb4:	6a1b      	ldr	r3, [r3, #32]
 800ceb6:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800ceb8:	687b      	ldr	r3, [r7, #4]
 800ceba:	6a1b      	ldr	r3, [r3, #32]
 800cebc:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 800cec0:	687b      	ldr	r3, [r7, #4]
 800cec2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800cec4:	687b      	ldr	r3, [r7, #4]
 800cec6:	685b      	ldr	r3, [r3, #4]
 800cec8:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800ceca:	687b      	ldr	r3, [r7, #4]
 800cecc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800cece:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800ced0:	68fb      	ldr	r3, [r7, #12]
 800ced2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800ced6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800ceda:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800cedc:	683b      	ldr	r3, [r7, #0]
 800cede:	681b      	ldr	r3, [r3, #0]
 800cee0:	021b      	lsls	r3, r3, #8
 800cee2:	68fa      	ldr	r2, [r7, #12]
 800cee4:	4313      	orrs	r3, r2
 800cee6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800cee8:	693b      	ldr	r3, [r7, #16]
 800ceea:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800ceee:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800cef0:	683b      	ldr	r3, [r7, #0]
 800cef2:	689b      	ldr	r3, [r3, #8]
 800cef4:	051b      	lsls	r3, r3, #20
 800cef6:	693a      	ldr	r2, [r7, #16]
 800cef8:	4313      	orrs	r3, r2
 800cefa:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800cefc:	687b      	ldr	r3, [r7, #4]
 800cefe:	4a1a      	ldr	r2, [pc, #104]	@ (800cf68 <TIM_OC6_SetConfig+0xc0>)
 800cf00:	4293      	cmp	r3, r2
 800cf02:	d013      	beq.n	800cf2c <TIM_OC6_SetConfig+0x84>
 800cf04:	687b      	ldr	r3, [r7, #4]
 800cf06:	4a19      	ldr	r2, [pc, #100]	@ (800cf6c <TIM_OC6_SetConfig+0xc4>)
 800cf08:	4293      	cmp	r3, r2
 800cf0a:	d00f      	beq.n	800cf2c <TIM_OC6_SetConfig+0x84>
 800cf0c:	687b      	ldr	r3, [r7, #4]
 800cf0e:	4a18      	ldr	r2, [pc, #96]	@ (800cf70 <TIM_OC6_SetConfig+0xc8>)
 800cf10:	4293      	cmp	r3, r2
 800cf12:	d00b      	beq.n	800cf2c <TIM_OC6_SetConfig+0x84>
 800cf14:	687b      	ldr	r3, [r7, #4]
 800cf16:	4a17      	ldr	r2, [pc, #92]	@ (800cf74 <TIM_OC6_SetConfig+0xcc>)
 800cf18:	4293      	cmp	r3, r2
 800cf1a:	d007      	beq.n	800cf2c <TIM_OC6_SetConfig+0x84>
 800cf1c:	687b      	ldr	r3, [r7, #4]
 800cf1e:	4a16      	ldr	r2, [pc, #88]	@ (800cf78 <TIM_OC6_SetConfig+0xd0>)
 800cf20:	4293      	cmp	r3, r2
 800cf22:	d003      	beq.n	800cf2c <TIM_OC6_SetConfig+0x84>
 800cf24:	687b      	ldr	r3, [r7, #4]
 800cf26:	4a15      	ldr	r2, [pc, #84]	@ (800cf7c <TIM_OC6_SetConfig+0xd4>)
 800cf28:	4293      	cmp	r3, r2
 800cf2a:	d109      	bne.n	800cf40 <TIM_OC6_SetConfig+0x98>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800cf2c:	697b      	ldr	r3, [r7, #20]
 800cf2e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800cf32:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800cf34:	683b      	ldr	r3, [r7, #0]
 800cf36:	695b      	ldr	r3, [r3, #20]
 800cf38:	029b      	lsls	r3, r3, #10
 800cf3a:	697a      	ldr	r2, [r7, #20]
 800cf3c:	4313      	orrs	r3, r2
 800cf3e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800cf40:	687b      	ldr	r3, [r7, #4]
 800cf42:	697a      	ldr	r2, [r7, #20]
 800cf44:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800cf46:	687b      	ldr	r3, [r7, #4]
 800cf48:	68fa      	ldr	r2, [r7, #12]
 800cf4a:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800cf4c:	683b      	ldr	r3, [r7, #0]
 800cf4e:	685a      	ldr	r2, [r3, #4]
 800cf50:	687b      	ldr	r3, [r7, #4]
 800cf52:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800cf54:	687b      	ldr	r3, [r7, #4]
 800cf56:	693a      	ldr	r2, [r7, #16]
 800cf58:	621a      	str	r2, [r3, #32]
}
 800cf5a:	bf00      	nop
 800cf5c:	371c      	adds	r7, #28
 800cf5e:	46bd      	mov	sp, r7
 800cf60:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf64:	4770      	bx	lr
 800cf66:	bf00      	nop
 800cf68:	40012c00 	.word	0x40012c00
 800cf6c:	40013400 	.word	0x40013400
 800cf70:	40014000 	.word	0x40014000
 800cf74:	40014400 	.word	0x40014400
 800cf78:	40014800 	.word	0x40014800
 800cf7c:	40015000 	.word	0x40015000

0800cf80 <TIM_SlaveTimer_SetConfig>:
  * @param  sSlaveConfig Slave timer configuration
  * @retval None
  */
static HAL_StatusTypeDef TIM_SlaveTimer_SetConfig(TIM_HandleTypeDef *htim,
                                                  const TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 800cf80:	b580      	push	{r7, lr}
 800cf82:	b086      	sub	sp, #24
 800cf84:	af00      	add	r7, sp, #0
 800cf86:	6078      	str	r0, [r7, #4]
 800cf88:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800cf8a:	2300      	movs	r3, #0
 800cf8c:	75fb      	strb	r3, [r7, #23]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800cf8e:	687b      	ldr	r3, [r7, #4]
 800cf90:	681b      	ldr	r3, [r3, #0]
 800cf92:	689b      	ldr	r3, [r3, #8]
 800cf94:	613b      	str	r3, [r7, #16]

  /* Reset the Trigger Selection Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800cf96:	693b      	ldr	r3, [r7, #16]
 800cf98:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 800cf9c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800cfa0:	613b      	str	r3, [r7, #16]
  /* Set the Input Trigger source */
  tmpsmcr |= sSlaveConfig->InputTrigger;
 800cfa2:	683b      	ldr	r3, [r7, #0]
 800cfa4:	685b      	ldr	r3, [r3, #4]
 800cfa6:	693a      	ldr	r2, [r7, #16]
 800cfa8:	4313      	orrs	r3, r2
 800cfaa:	613b      	str	r3, [r7, #16]

  /* Reset the slave mode Bits */
  tmpsmcr &= ~TIM_SMCR_SMS;
 800cfac:	693b      	ldr	r3, [r7, #16]
 800cfae:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800cfb2:	f023 0307 	bic.w	r3, r3, #7
 800cfb6:	613b      	str	r3, [r7, #16]
  /* Set the slave mode */
  tmpsmcr |= sSlaveConfig->SlaveMode;
 800cfb8:	683b      	ldr	r3, [r7, #0]
 800cfba:	681b      	ldr	r3, [r3, #0]
 800cfbc:	693a      	ldr	r2, [r7, #16]
 800cfbe:	4313      	orrs	r3, r2
 800cfc0:	613b      	str	r3, [r7, #16]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800cfc2:	687b      	ldr	r3, [r7, #4]
 800cfc4:	681b      	ldr	r3, [r3, #0]
 800cfc6:	693a      	ldr	r2, [r7, #16]
 800cfc8:	609a      	str	r2, [r3, #8]

  /* Configure the trigger prescaler, filter, and polarity */
  switch (sSlaveConfig->InputTrigger)
 800cfca:	683b      	ldr	r3, [r7, #0]
 800cfcc:	685b      	ldr	r3, [r3, #4]
 800cfce:	4a56      	ldr	r2, [pc, #344]	@ (800d128 <TIM_SlaveTimer_SetConfig+0x1a8>)
 800cfd0:	4293      	cmp	r3, r2
 800cfd2:	f000 80a2 	beq.w	800d11a <TIM_SlaveTimer_SetConfig+0x19a>
 800cfd6:	4a54      	ldr	r2, [pc, #336]	@ (800d128 <TIM_SlaveTimer_SetConfig+0x1a8>)
 800cfd8:	4293      	cmp	r3, r2
 800cfda:	f200 809b 	bhi.w	800d114 <TIM_SlaveTimer_SetConfig+0x194>
 800cfde:	4a53      	ldr	r2, [pc, #332]	@ (800d12c <TIM_SlaveTimer_SetConfig+0x1ac>)
 800cfe0:	4293      	cmp	r3, r2
 800cfe2:	f000 809a 	beq.w	800d11a <TIM_SlaveTimer_SetConfig+0x19a>
 800cfe6:	4a51      	ldr	r2, [pc, #324]	@ (800d12c <TIM_SlaveTimer_SetConfig+0x1ac>)
 800cfe8:	4293      	cmp	r3, r2
 800cfea:	f200 8093 	bhi.w	800d114 <TIM_SlaveTimer_SetConfig+0x194>
 800cfee:	4a50      	ldr	r2, [pc, #320]	@ (800d130 <TIM_SlaveTimer_SetConfig+0x1b0>)
 800cff0:	4293      	cmp	r3, r2
 800cff2:	f000 8092 	beq.w	800d11a <TIM_SlaveTimer_SetConfig+0x19a>
 800cff6:	4a4e      	ldr	r2, [pc, #312]	@ (800d130 <TIM_SlaveTimer_SetConfig+0x1b0>)
 800cff8:	4293      	cmp	r3, r2
 800cffa:	f200 808b 	bhi.w	800d114 <TIM_SlaveTimer_SetConfig+0x194>
 800cffe:	4a4d      	ldr	r2, [pc, #308]	@ (800d134 <TIM_SlaveTimer_SetConfig+0x1b4>)
 800d000:	4293      	cmp	r3, r2
 800d002:	f000 808a 	beq.w	800d11a <TIM_SlaveTimer_SetConfig+0x19a>
 800d006:	4a4b      	ldr	r2, [pc, #300]	@ (800d134 <TIM_SlaveTimer_SetConfig+0x1b4>)
 800d008:	4293      	cmp	r3, r2
 800d00a:	f200 8083 	bhi.w	800d114 <TIM_SlaveTimer_SetConfig+0x194>
 800d00e:	4a4a      	ldr	r2, [pc, #296]	@ (800d138 <TIM_SlaveTimer_SetConfig+0x1b8>)
 800d010:	4293      	cmp	r3, r2
 800d012:	f000 8082 	beq.w	800d11a <TIM_SlaveTimer_SetConfig+0x19a>
 800d016:	4a48      	ldr	r2, [pc, #288]	@ (800d138 <TIM_SlaveTimer_SetConfig+0x1b8>)
 800d018:	4293      	cmp	r3, r2
 800d01a:	d87b      	bhi.n	800d114 <TIM_SlaveTimer_SetConfig+0x194>
 800d01c:	4a47      	ldr	r2, [pc, #284]	@ (800d13c <TIM_SlaveTimer_SetConfig+0x1bc>)
 800d01e:	4293      	cmp	r3, r2
 800d020:	d07b      	beq.n	800d11a <TIM_SlaveTimer_SetConfig+0x19a>
 800d022:	4a46      	ldr	r2, [pc, #280]	@ (800d13c <TIM_SlaveTimer_SetConfig+0x1bc>)
 800d024:	4293      	cmp	r3, r2
 800d026:	d875      	bhi.n	800d114 <TIM_SlaveTimer_SetConfig+0x194>
 800d028:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 800d02c:	d075      	beq.n	800d11a <TIM_SlaveTimer_SetConfig+0x19a>
 800d02e:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 800d032:	d86f      	bhi.n	800d114 <TIM_SlaveTimer_SetConfig+0x194>
 800d034:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800d038:	d06f      	beq.n	800d11a <TIM_SlaveTimer_SetConfig+0x19a>
 800d03a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800d03e:	d869      	bhi.n	800d114 <TIM_SlaveTimer_SetConfig+0x194>
 800d040:	2b70      	cmp	r3, #112	@ 0x70
 800d042:	d01a      	beq.n	800d07a <TIM_SlaveTimer_SetConfig+0xfa>
 800d044:	2b70      	cmp	r3, #112	@ 0x70
 800d046:	d865      	bhi.n	800d114 <TIM_SlaveTimer_SetConfig+0x194>
 800d048:	2b60      	cmp	r3, #96	@ 0x60
 800d04a:	d059      	beq.n	800d100 <TIM_SlaveTimer_SetConfig+0x180>
 800d04c:	2b60      	cmp	r3, #96	@ 0x60
 800d04e:	d861      	bhi.n	800d114 <TIM_SlaveTimer_SetConfig+0x194>
 800d050:	2b50      	cmp	r3, #80	@ 0x50
 800d052:	d04b      	beq.n	800d0ec <TIM_SlaveTimer_SetConfig+0x16c>
 800d054:	2b50      	cmp	r3, #80	@ 0x50
 800d056:	d85d      	bhi.n	800d114 <TIM_SlaveTimer_SetConfig+0x194>
 800d058:	2b40      	cmp	r3, #64	@ 0x40
 800d05a:	d019      	beq.n	800d090 <TIM_SlaveTimer_SetConfig+0x110>
 800d05c:	2b40      	cmp	r3, #64	@ 0x40
 800d05e:	d859      	bhi.n	800d114 <TIM_SlaveTimer_SetConfig+0x194>
 800d060:	2b30      	cmp	r3, #48	@ 0x30
 800d062:	d05a      	beq.n	800d11a <TIM_SlaveTimer_SetConfig+0x19a>
 800d064:	2b30      	cmp	r3, #48	@ 0x30
 800d066:	d855      	bhi.n	800d114 <TIM_SlaveTimer_SetConfig+0x194>
 800d068:	2b20      	cmp	r3, #32
 800d06a:	d056      	beq.n	800d11a <TIM_SlaveTimer_SetConfig+0x19a>
 800d06c:	2b20      	cmp	r3, #32
 800d06e:	d851      	bhi.n	800d114 <TIM_SlaveTimer_SetConfig+0x194>
 800d070:	2b00      	cmp	r3, #0
 800d072:	d052      	beq.n	800d11a <TIM_SlaveTimer_SetConfig+0x19a>
 800d074:	2b10      	cmp	r3, #16
 800d076:	d050      	beq.n	800d11a <TIM_SlaveTimer_SetConfig+0x19a>
 800d078:	e04c      	b.n	800d114 <TIM_SlaveTimer_SetConfig+0x194>
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPRESCALER(sSlaveConfig->TriggerPrescaler));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));
      /* Configure the ETR Trigger source */
      TIM_ETR_SetConfig(htim->Instance,
 800d07a:	687b      	ldr	r3, [r7, #4]
 800d07c:	6818      	ldr	r0, [r3, #0]
                        sSlaveConfig->TriggerPrescaler,
 800d07e:	683b      	ldr	r3, [r7, #0]
 800d080:	68d9      	ldr	r1, [r3, #12]
                        sSlaveConfig->TriggerPolarity,
 800d082:	683b      	ldr	r3, [r7, #0]
 800d084:	689a      	ldr	r2, [r3, #8]
                        sSlaveConfig->TriggerFilter);
 800d086:	683b      	ldr	r3, [r7, #0]
 800d088:	691b      	ldr	r3, [r3, #16]
      TIM_ETR_SetConfig(htim->Instance,
 800d08a:	f000 f8d5 	bl	800d238 <TIM_ETR_SetConfig>
      break;
 800d08e:	e045      	b.n	800d11c <TIM_SlaveTimer_SetConfig+0x19c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      if ((sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED) || \
 800d090:	683b      	ldr	r3, [r7, #0]
 800d092:	681b      	ldr	r3, [r3, #0]
 800d094:	2b05      	cmp	r3, #5
 800d096:	d004      	beq.n	800d0a2 <TIM_SlaveTimer_SetConfig+0x122>
          (sSlaveConfig->SlaveMode == TIM_SLAVEMODE_COMBINED_GATEDRESET))
 800d098:	683b      	ldr	r3, [r7, #0]
 800d09a:	681b      	ldr	r3, [r3, #0]
      if ((sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED) || \
 800d09c:	f1b3 1f01 	cmp.w	r3, #65537	@ 0x10001
 800d0a0:	d101      	bne.n	800d0a6 <TIM_SlaveTimer_SetConfig+0x126>
      {
        return HAL_ERROR;
 800d0a2:	2301      	movs	r3, #1
 800d0a4:	e03b      	b.n	800d11e <TIM_SlaveTimer_SetConfig+0x19e>
      }

      /* Disable the Channel 1: Reset the CC1E Bit */
      tmpccer = htim->Instance->CCER;
 800d0a6:	687b      	ldr	r3, [r7, #4]
 800d0a8:	681b      	ldr	r3, [r3, #0]
 800d0aa:	6a1b      	ldr	r3, [r3, #32]
 800d0ac:	60fb      	str	r3, [r7, #12]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 800d0ae:	687b      	ldr	r3, [r7, #4]
 800d0b0:	681b      	ldr	r3, [r3, #0]
 800d0b2:	6a1a      	ldr	r2, [r3, #32]
 800d0b4:	687b      	ldr	r3, [r7, #4]
 800d0b6:	681b      	ldr	r3, [r3, #0]
 800d0b8:	f022 0201 	bic.w	r2, r2, #1
 800d0bc:	621a      	str	r2, [r3, #32]
      tmpccmr1 = htim->Instance->CCMR1;
 800d0be:	687b      	ldr	r3, [r7, #4]
 800d0c0:	681b      	ldr	r3, [r3, #0]
 800d0c2:	699b      	ldr	r3, [r3, #24]
 800d0c4:	60bb      	str	r3, [r7, #8]

      /* Set the filter */
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800d0c6:	68bb      	ldr	r3, [r7, #8]
 800d0c8:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800d0cc:	60bb      	str	r3, [r7, #8]
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 800d0ce:	683b      	ldr	r3, [r7, #0]
 800d0d0:	691b      	ldr	r3, [r3, #16]
 800d0d2:	011b      	lsls	r3, r3, #4
 800d0d4:	68ba      	ldr	r2, [r7, #8]
 800d0d6:	4313      	orrs	r3, r2
 800d0d8:	60bb      	str	r3, [r7, #8]

      /* Write to TIMx CCMR1 and CCER registers */
      htim->Instance->CCMR1 = tmpccmr1;
 800d0da:	687b      	ldr	r3, [r7, #4]
 800d0dc:	681b      	ldr	r3, [r3, #0]
 800d0de:	68ba      	ldr	r2, [r7, #8]
 800d0e0:	619a      	str	r2, [r3, #24]
      htim->Instance->CCER = tmpccer;
 800d0e2:	687b      	ldr	r3, [r7, #4]
 800d0e4:	681b      	ldr	r3, [r3, #0]
 800d0e6:	68fa      	ldr	r2, [r7, #12]
 800d0e8:	621a      	str	r2, [r3, #32]
      break;
 800d0ea:	e017      	b.n	800d11c <TIM_SlaveTimer_SetConfig+0x19c>
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI1 Filter and Polarity */
      TIM_TI1_ConfigInputStage(htim->Instance,
 800d0ec:	687b      	ldr	r3, [r7, #4]
 800d0ee:	6818      	ldr	r0, [r3, #0]
                               sSlaveConfig->TriggerPolarity,
 800d0f0:	683b      	ldr	r3, [r7, #0]
 800d0f2:	6899      	ldr	r1, [r3, #8]
                               sSlaveConfig->TriggerFilter);
 800d0f4:	683b      	ldr	r3, [r7, #0]
 800d0f6:	691b      	ldr	r3, [r3, #16]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800d0f8:	461a      	mov	r2, r3
 800d0fa:	f000 f821 	bl	800d140 <TIM_TI1_ConfigInputStage>
      break;
 800d0fe:	e00d      	b.n	800d11c <TIM_SlaveTimer_SetConfig+0x19c>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI2 Filter and Polarity */
      TIM_TI2_ConfigInputStage(htim->Instance,
 800d100:	687b      	ldr	r3, [r7, #4]
 800d102:	6818      	ldr	r0, [r3, #0]
                               sSlaveConfig->TriggerPolarity,
 800d104:	683b      	ldr	r3, [r7, #0]
 800d106:	6899      	ldr	r1, [r3, #8]
                               sSlaveConfig->TriggerFilter);
 800d108:	683b      	ldr	r3, [r7, #0]
 800d10a:	691b      	ldr	r3, [r3, #16]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800d10c:	461a      	mov	r2, r3
 800d10e:	f000 f846 	bl	800d19e <TIM_TI2_ConfigInputStage>
      break;
 800d112:	e003      	b.n	800d11c <TIM_SlaveTimer_SetConfig+0x19c>
      assert_param(IS_TIM_INTERNAL_TRIGGEREVENT_INSTANCE((htim->Instance), sSlaveConfig->InputTrigger));
      break;
    }

    default:
      status = HAL_ERROR;
 800d114:	2301      	movs	r3, #1
 800d116:	75fb      	strb	r3, [r7, #23]
      break;
 800d118:	e000      	b.n	800d11c <TIM_SlaveTimer_SetConfig+0x19c>
      break;
 800d11a:	bf00      	nop
  }

  return status;
 800d11c:	7dfb      	ldrb	r3, [r7, #23]
}
 800d11e:	4618      	mov	r0, r3
 800d120:	3718      	adds	r7, #24
 800d122:	46bd      	mov	sp, r7
 800d124:	bd80      	pop	{r7, pc}
 800d126:	bf00      	nop
 800d128:	00100070 	.word	0x00100070
 800d12c:	00100060 	.word	0x00100060
 800d130:	00100050 	.word	0x00100050
 800d134:	00100040 	.word	0x00100040
 800d138:	00100030 	.word	0x00100030
 800d13c:	00100020 	.word	0x00100020

0800d140 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800d140:	b480      	push	{r7}
 800d142:	b087      	sub	sp, #28
 800d144:	af00      	add	r7, sp, #0
 800d146:	60f8      	str	r0, [r7, #12]
 800d148:	60b9      	str	r1, [r7, #8]
 800d14a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800d14c:	68fb      	ldr	r3, [r7, #12]
 800d14e:	6a1b      	ldr	r3, [r3, #32]
 800d150:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800d152:	68fb      	ldr	r3, [r7, #12]
 800d154:	6a1b      	ldr	r3, [r3, #32]
 800d156:	f023 0201 	bic.w	r2, r3, #1
 800d15a:	68fb      	ldr	r3, [r7, #12]
 800d15c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800d15e:	68fb      	ldr	r3, [r7, #12]
 800d160:	699b      	ldr	r3, [r3, #24]
 800d162:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800d164:	693b      	ldr	r3, [r7, #16]
 800d166:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800d16a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800d16c:	687b      	ldr	r3, [r7, #4]
 800d16e:	011b      	lsls	r3, r3, #4
 800d170:	693a      	ldr	r2, [r7, #16]
 800d172:	4313      	orrs	r3, r2
 800d174:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800d176:	697b      	ldr	r3, [r7, #20]
 800d178:	f023 030a 	bic.w	r3, r3, #10
 800d17c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800d17e:	697a      	ldr	r2, [r7, #20]
 800d180:	68bb      	ldr	r3, [r7, #8]
 800d182:	4313      	orrs	r3, r2
 800d184:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800d186:	68fb      	ldr	r3, [r7, #12]
 800d188:	693a      	ldr	r2, [r7, #16]
 800d18a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800d18c:	68fb      	ldr	r3, [r7, #12]
 800d18e:	697a      	ldr	r2, [r7, #20]
 800d190:	621a      	str	r2, [r3, #32]
}
 800d192:	bf00      	nop
 800d194:	371c      	adds	r7, #28
 800d196:	46bd      	mov	sp, r7
 800d198:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d19c:	4770      	bx	lr

0800d19e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800d19e:	b480      	push	{r7}
 800d1a0:	b087      	sub	sp, #28
 800d1a2:	af00      	add	r7, sp, #0
 800d1a4:	60f8      	str	r0, [r7, #12]
 800d1a6:	60b9      	str	r1, [r7, #8]
 800d1a8:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800d1aa:	68fb      	ldr	r3, [r7, #12]
 800d1ac:	6a1b      	ldr	r3, [r3, #32]
 800d1ae:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800d1b0:	68fb      	ldr	r3, [r7, #12]
 800d1b2:	6a1b      	ldr	r3, [r3, #32]
 800d1b4:	f023 0210 	bic.w	r2, r3, #16
 800d1b8:	68fb      	ldr	r3, [r7, #12]
 800d1ba:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800d1bc:	68fb      	ldr	r3, [r7, #12]
 800d1be:	699b      	ldr	r3, [r3, #24]
 800d1c0:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800d1c2:	693b      	ldr	r3, [r7, #16]
 800d1c4:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800d1c8:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800d1ca:	687b      	ldr	r3, [r7, #4]
 800d1cc:	031b      	lsls	r3, r3, #12
 800d1ce:	693a      	ldr	r2, [r7, #16]
 800d1d0:	4313      	orrs	r3, r2
 800d1d2:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800d1d4:	697b      	ldr	r3, [r7, #20]
 800d1d6:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800d1da:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800d1dc:	68bb      	ldr	r3, [r7, #8]
 800d1de:	011b      	lsls	r3, r3, #4
 800d1e0:	697a      	ldr	r2, [r7, #20]
 800d1e2:	4313      	orrs	r3, r2
 800d1e4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800d1e6:	68fb      	ldr	r3, [r7, #12]
 800d1e8:	693a      	ldr	r2, [r7, #16]
 800d1ea:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800d1ec:	68fb      	ldr	r3, [r7, #12]
 800d1ee:	697a      	ldr	r2, [r7, #20]
 800d1f0:	621a      	str	r2, [r3, #32]
}
 800d1f2:	bf00      	nop
 800d1f4:	371c      	adds	r7, #28
 800d1f6:	46bd      	mov	sp, r7
 800d1f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d1fc:	4770      	bx	lr

0800d1fe <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800d1fe:	b480      	push	{r7}
 800d200:	b085      	sub	sp, #20
 800d202:	af00      	add	r7, sp, #0
 800d204:	6078      	str	r0, [r7, #4]
 800d206:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800d208:	687b      	ldr	r3, [r7, #4]
 800d20a:	689b      	ldr	r3, [r3, #8]
 800d20c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800d20e:	68fb      	ldr	r3, [r7, #12]
 800d210:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 800d214:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800d218:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800d21a:	683a      	ldr	r2, [r7, #0]
 800d21c:	68fb      	ldr	r3, [r7, #12]
 800d21e:	4313      	orrs	r3, r2
 800d220:	f043 0307 	orr.w	r3, r3, #7
 800d224:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800d226:	687b      	ldr	r3, [r7, #4]
 800d228:	68fa      	ldr	r2, [r7, #12]
 800d22a:	609a      	str	r2, [r3, #8]
}
 800d22c:	bf00      	nop
 800d22e:	3714      	adds	r7, #20
 800d230:	46bd      	mov	sp, r7
 800d232:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d236:	4770      	bx	lr

0800d238 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800d238:	b480      	push	{r7}
 800d23a:	b087      	sub	sp, #28
 800d23c:	af00      	add	r7, sp, #0
 800d23e:	60f8      	str	r0, [r7, #12]
 800d240:	60b9      	str	r1, [r7, #8]
 800d242:	607a      	str	r2, [r7, #4]
 800d244:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800d246:	68fb      	ldr	r3, [r7, #12]
 800d248:	689b      	ldr	r3, [r3, #8]
 800d24a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800d24c:	697b      	ldr	r3, [r7, #20]
 800d24e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800d252:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800d254:	683b      	ldr	r3, [r7, #0]
 800d256:	021a      	lsls	r2, r3, #8
 800d258:	687b      	ldr	r3, [r7, #4]
 800d25a:	431a      	orrs	r2, r3
 800d25c:	68bb      	ldr	r3, [r7, #8]
 800d25e:	4313      	orrs	r3, r2
 800d260:	697a      	ldr	r2, [r7, #20]
 800d262:	4313      	orrs	r3, r2
 800d264:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800d266:	68fb      	ldr	r3, [r7, #12]
 800d268:	697a      	ldr	r2, [r7, #20]
 800d26a:	609a      	str	r2, [r3, #8]
}
 800d26c:	bf00      	nop
 800d26e:	371c      	adds	r7, #28
 800d270:	46bd      	mov	sp, r7
 800d272:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d276:	4770      	bx	lr

0800d278 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800d278:	b480      	push	{r7}
 800d27a:	b087      	sub	sp, #28
 800d27c:	af00      	add	r7, sp, #0
 800d27e:	60f8      	str	r0, [r7, #12]
 800d280:	60b9      	str	r1, [r7, #8]
 800d282:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800d284:	68bb      	ldr	r3, [r7, #8]
 800d286:	f003 031f 	and.w	r3, r3, #31
 800d28a:	2201      	movs	r2, #1
 800d28c:	fa02 f303 	lsl.w	r3, r2, r3
 800d290:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800d292:	68fb      	ldr	r3, [r7, #12]
 800d294:	6a1a      	ldr	r2, [r3, #32]
 800d296:	697b      	ldr	r3, [r7, #20]
 800d298:	43db      	mvns	r3, r3
 800d29a:	401a      	ands	r2, r3
 800d29c:	68fb      	ldr	r3, [r7, #12]
 800d29e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800d2a0:	68fb      	ldr	r3, [r7, #12]
 800d2a2:	6a1a      	ldr	r2, [r3, #32]
 800d2a4:	68bb      	ldr	r3, [r7, #8]
 800d2a6:	f003 031f 	and.w	r3, r3, #31
 800d2aa:	6879      	ldr	r1, [r7, #4]
 800d2ac:	fa01 f303 	lsl.w	r3, r1, r3
 800d2b0:	431a      	orrs	r2, r3
 800d2b2:	68fb      	ldr	r3, [r7, #12]
 800d2b4:	621a      	str	r2, [r3, #32]
}
 800d2b6:	bf00      	nop
 800d2b8:	371c      	adds	r7, #28
 800d2ba:	46bd      	mov	sp, r7
 800d2bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d2c0:	4770      	bx	lr
	...

0800d2c4 <HAL_TIMEx_PWMN_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_PWMN_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800d2c4:	b580      	push	{r7, lr}
 800d2c6:	b084      	sub	sp, #16
 800d2c8:	af00      	add	r7, sp, #0
 800d2ca:	6078      	str	r0, [r7, #4]
 800d2cc:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));

  /* Check the TIM complementary channel state */
  if (TIM_CHANNEL_N_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800d2ce:	683b      	ldr	r3, [r7, #0]
 800d2d0:	2b00      	cmp	r3, #0
 800d2d2:	d109      	bne.n	800d2e8 <HAL_TIMEx_PWMN_Start+0x24>
 800d2d4:	687b      	ldr	r3, [r7, #4]
 800d2d6:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800d2da:	b2db      	uxtb	r3, r3
 800d2dc:	2b01      	cmp	r3, #1
 800d2de:	bf14      	ite	ne
 800d2e0:	2301      	movne	r3, #1
 800d2e2:	2300      	moveq	r3, #0
 800d2e4:	b2db      	uxtb	r3, r3
 800d2e6:	e022      	b.n	800d32e <HAL_TIMEx_PWMN_Start+0x6a>
 800d2e8:	683b      	ldr	r3, [r7, #0]
 800d2ea:	2b04      	cmp	r3, #4
 800d2ec:	d109      	bne.n	800d302 <HAL_TIMEx_PWMN_Start+0x3e>
 800d2ee:	687b      	ldr	r3, [r7, #4]
 800d2f0:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800d2f4:	b2db      	uxtb	r3, r3
 800d2f6:	2b01      	cmp	r3, #1
 800d2f8:	bf14      	ite	ne
 800d2fa:	2301      	movne	r3, #1
 800d2fc:	2300      	moveq	r3, #0
 800d2fe:	b2db      	uxtb	r3, r3
 800d300:	e015      	b.n	800d32e <HAL_TIMEx_PWMN_Start+0x6a>
 800d302:	683b      	ldr	r3, [r7, #0]
 800d304:	2b08      	cmp	r3, #8
 800d306:	d109      	bne.n	800d31c <HAL_TIMEx_PWMN_Start+0x58>
 800d308:	687b      	ldr	r3, [r7, #4]
 800d30a:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 800d30e:	b2db      	uxtb	r3, r3
 800d310:	2b01      	cmp	r3, #1
 800d312:	bf14      	ite	ne
 800d314:	2301      	movne	r3, #1
 800d316:	2300      	moveq	r3, #0
 800d318:	b2db      	uxtb	r3, r3
 800d31a:	e008      	b.n	800d32e <HAL_TIMEx_PWMN_Start+0x6a>
 800d31c:	687b      	ldr	r3, [r7, #4]
 800d31e:	f893 3047 	ldrb.w	r3, [r3, #71]	@ 0x47
 800d322:	b2db      	uxtb	r3, r3
 800d324:	2b01      	cmp	r3, #1
 800d326:	bf14      	ite	ne
 800d328:	2301      	movne	r3, #1
 800d32a:	2300      	moveq	r3, #0
 800d32c:	b2db      	uxtb	r3, r3
 800d32e:	2b00      	cmp	r3, #0
 800d330:	d001      	beq.n	800d336 <HAL_TIMEx_PWMN_Start+0x72>
  {
    return HAL_ERROR;
 800d332:	2301      	movs	r3, #1
 800d334:	e073      	b.n	800d41e <HAL_TIMEx_PWMN_Start+0x15a>
  }

  /* Set the TIM complementary channel state */
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800d336:	683b      	ldr	r3, [r7, #0]
 800d338:	2b00      	cmp	r3, #0
 800d33a:	d104      	bne.n	800d346 <HAL_TIMEx_PWMN_Start+0x82>
 800d33c:	687b      	ldr	r3, [r7, #4]
 800d33e:	2202      	movs	r2, #2
 800d340:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800d344:	e013      	b.n	800d36e <HAL_TIMEx_PWMN_Start+0xaa>
 800d346:	683b      	ldr	r3, [r7, #0]
 800d348:	2b04      	cmp	r3, #4
 800d34a:	d104      	bne.n	800d356 <HAL_TIMEx_PWMN_Start+0x92>
 800d34c:	687b      	ldr	r3, [r7, #4]
 800d34e:	2202      	movs	r2, #2
 800d350:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800d354:	e00b      	b.n	800d36e <HAL_TIMEx_PWMN_Start+0xaa>
 800d356:	683b      	ldr	r3, [r7, #0]
 800d358:	2b08      	cmp	r3, #8
 800d35a:	d104      	bne.n	800d366 <HAL_TIMEx_PWMN_Start+0xa2>
 800d35c:	687b      	ldr	r3, [r7, #4]
 800d35e:	2202      	movs	r2, #2
 800d360:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800d364:	e003      	b.n	800d36e <HAL_TIMEx_PWMN_Start+0xaa>
 800d366:	687b      	ldr	r3, [r7, #4]
 800d368:	2202      	movs	r2, #2
 800d36a:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Enable the complementary PWM output  */
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE);
 800d36e:	687b      	ldr	r3, [r7, #4]
 800d370:	681b      	ldr	r3, [r3, #0]
 800d372:	2204      	movs	r2, #4
 800d374:	6839      	ldr	r1, [r7, #0]
 800d376:	4618      	mov	r0, r3
 800d378:	f000 fa34 	bl	800d7e4 <TIM_CCxNChannelCmd>

  /* Enable the Main Output */
  __HAL_TIM_MOE_ENABLE(htim);
 800d37c:	687b      	ldr	r3, [r7, #4]
 800d37e:	681b      	ldr	r3, [r3, #0]
 800d380:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800d382:	687b      	ldr	r3, [r7, #4]
 800d384:	681b      	ldr	r3, [r3, #0]
 800d386:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800d38a:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800d38c:	687b      	ldr	r3, [r7, #4]
 800d38e:	681b      	ldr	r3, [r3, #0]
 800d390:	4a25      	ldr	r2, [pc, #148]	@ (800d428 <HAL_TIMEx_PWMN_Start+0x164>)
 800d392:	4293      	cmp	r3, r2
 800d394:	d022      	beq.n	800d3dc <HAL_TIMEx_PWMN_Start+0x118>
 800d396:	687b      	ldr	r3, [r7, #4]
 800d398:	681b      	ldr	r3, [r3, #0]
 800d39a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800d39e:	d01d      	beq.n	800d3dc <HAL_TIMEx_PWMN_Start+0x118>
 800d3a0:	687b      	ldr	r3, [r7, #4]
 800d3a2:	681b      	ldr	r3, [r3, #0]
 800d3a4:	4a21      	ldr	r2, [pc, #132]	@ (800d42c <HAL_TIMEx_PWMN_Start+0x168>)
 800d3a6:	4293      	cmp	r3, r2
 800d3a8:	d018      	beq.n	800d3dc <HAL_TIMEx_PWMN_Start+0x118>
 800d3aa:	687b      	ldr	r3, [r7, #4]
 800d3ac:	681b      	ldr	r3, [r3, #0]
 800d3ae:	4a20      	ldr	r2, [pc, #128]	@ (800d430 <HAL_TIMEx_PWMN_Start+0x16c>)
 800d3b0:	4293      	cmp	r3, r2
 800d3b2:	d013      	beq.n	800d3dc <HAL_TIMEx_PWMN_Start+0x118>
 800d3b4:	687b      	ldr	r3, [r7, #4]
 800d3b6:	681b      	ldr	r3, [r3, #0]
 800d3b8:	4a1e      	ldr	r2, [pc, #120]	@ (800d434 <HAL_TIMEx_PWMN_Start+0x170>)
 800d3ba:	4293      	cmp	r3, r2
 800d3bc:	d00e      	beq.n	800d3dc <HAL_TIMEx_PWMN_Start+0x118>
 800d3be:	687b      	ldr	r3, [r7, #4]
 800d3c0:	681b      	ldr	r3, [r3, #0]
 800d3c2:	4a1d      	ldr	r2, [pc, #116]	@ (800d438 <HAL_TIMEx_PWMN_Start+0x174>)
 800d3c4:	4293      	cmp	r3, r2
 800d3c6:	d009      	beq.n	800d3dc <HAL_TIMEx_PWMN_Start+0x118>
 800d3c8:	687b      	ldr	r3, [r7, #4]
 800d3ca:	681b      	ldr	r3, [r3, #0]
 800d3cc:	4a1b      	ldr	r2, [pc, #108]	@ (800d43c <HAL_TIMEx_PWMN_Start+0x178>)
 800d3ce:	4293      	cmp	r3, r2
 800d3d0:	d004      	beq.n	800d3dc <HAL_TIMEx_PWMN_Start+0x118>
 800d3d2:	687b      	ldr	r3, [r7, #4]
 800d3d4:	681b      	ldr	r3, [r3, #0]
 800d3d6:	4a1a      	ldr	r2, [pc, #104]	@ (800d440 <HAL_TIMEx_PWMN_Start+0x17c>)
 800d3d8:	4293      	cmp	r3, r2
 800d3da:	d115      	bne.n	800d408 <HAL_TIMEx_PWMN_Start+0x144>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800d3dc:	687b      	ldr	r3, [r7, #4]
 800d3de:	681b      	ldr	r3, [r3, #0]
 800d3e0:	689a      	ldr	r2, [r3, #8]
 800d3e2:	4b18      	ldr	r3, [pc, #96]	@ (800d444 <HAL_TIMEx_PWMN_Start+0x180>)
 800d3e4:	4013      	ands	r3, r2
 800d3e6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800d3e8:	68fb      	ldr	r3, [r7, #12]
 800d3ea:	2b06      	cmp	r3, #6
 800d3ec:	d015      	beq.n	800d41a <HAL_TIMEx_PWMN_Start+0x156>
 800d3ee:	68fb      	ldr	r3, [r7, #12]
 800d3f0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800d3f4:	d011      	beq.n	800d41a <HAL_TIMEx_PWMN_Start+0x156>
    {
      __HAL_TIM_ENABLE(htim);
 800d3f6:	687b      	ldr	r3, [r7, #4]
 800d3f8:	681b      	ldr	r3, [r3, #0]
 800d3fa:	681a      	ldr	r2, [r3, #0]
 800d3fc:	687b      	ldr	r3, [r7, #4]
 800d3fe:	681b      	ldr	r3, [r3, #0]
 800d400:	f042 0201 	orr.w	r2, r2, #1
 800d404:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800d406:	e008      	b.n	800d41a <HAL_TIMEx_PWMN_Start+0x156>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800d408:	687b      	ldr	r3, [r7, #4]
 800d40a:	681b      	ldr	r3, [r3, #0]
 800d40c:	681a      	ldr	r2, [r3, #0]
 800d40e:	687b      	ldr	r3, [r7, #4]
 800d410:	681b      	ldr	r3, [r3, #0]
 800d412:	f042 0201 	orr.w	r2, r2, #1
 800d416:	601a      	str	r2, [r3, #0]
 800d418:	e000      	b.n	800d41c <HAL_TIMEx_PWMN_Start+0x158>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800d41a:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800d41c:	2300      	movs	r3, #0
}
 800d41e:	4618      	mov	r0, r3
 800d420:	3710      	adds	r7, #16
 800d422:	46bd      	mov	sp, r7
 800d424:	bd80      	pop	{r7, pc}
 800d426:	bf00      	nop
 800d428:	40012c00 	.word	0x40012c00
 800d42c:	40000400 	.word	0x40000400
 800d430:	40000800 	.word	0x40000800
 800d434:	40000c00 	.word	0x40000c00
 800d438:	40013400 	.word	0x40013400
 800d43c:	40014000 	.word	0x40014000
 800d440:	40015000 	.word	0x40015000
 800d444:	00010007 	.word	0x00010007

0800d448 <HAL_TIMEx_PWMN_Stop>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_PWMN_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800d448:	b580      	push	{r7, lr}
 800d44a:	b082      	sub	sp, #8
 800d44c:	af00      	add	r7, sp, #0
 800d44e:	6078      	str	r0, [r7, #4]
 800d450:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));

  /* Disable the complementary PWM output  */
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_DISABLE);
 800d452:	687b      	ldr	r3, [r7, #4]
 800d454:	681b      	ldr	r3, [r3, #0]
 800d456:	2200      	movs	r2, #0
 800d458:	6839      	ldr	r1, [r7, #0]
 800d45a:	4618      	mov	r0, r3
 800d45c:	f000 f9c2 	bl	800d7e4 <TIM_CCxNChannelCmd>

  /* Disable the Main Output */
  __HAL_TIM_MOE_DISABLE(htim);
 800d460:	687b      	ldr	r3, [r7, #4]
 800d462:	681b      	ldr	r3, [r3, #0]
 800d464:	6a1a      	ldr	r2, [r3, #32]
 800d466:	f241 1311 	movw	r3, #4369	@ 0x1111
 800d46a:	4013      	ands	r3, r2
 800d46c:	2b00      	cmp	r3, #0
 800d46e:	d10f      	bne.n	800d490 <HAL_TIMEx_PWMN_Stop+0x48>
 800d470:	687b      	ldr	r3, [r7, #4]
 800d472:	681b      	ldr	r3, [r3, #0]
 800d474:	6a1a      	ldr	r2, [r3, #32]
 800d476:	f244 4344 	movw	r3, #17476	@ 0x4444
 800d47a:	4013      	ands	r3, r2
 800d47c:	2b00      	cmp	r3, #0
 800d47e:	d107      	bne.n	800d490 <HAL_TIMEx_PWMN_Stop+0x48>
 800d480:	687b      	ldr	r3, [r7, #4]
 800d482:	681b      	ldr	r3, [r3, #0]
 800d484:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800d486:	687b      	ldr	r3, [r7, #4]
 800d488:	681b      	ldr	r3, [r3, #0]
 800d48a:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800d48e:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800d490:	687b      	ldr	r3, [r7, #4]
 800d492:	681b      	ldr	r3, [r3, #0]
 800d494:	6a1a      	ldr	r2, [r3, #32]
 800d496:	f241 1311 	movw	r3, #4369	@ 0x1111
 800d49a:	4013      	ands	r3, r2
 800d49c:	2b00      	cmp	r3, #0
 800d49e:	d10f      	bne.n	800d4c0 <HAL_TIMEx_PWMN_Stop+0x78>
 800d4a0:	687b      	ldr	r3, [r7, #4]
 800d4a2:	681b      	ldr	r3, [r3, #0]
 800d4a4:	6a1a      	ldr	r2, [r3, #32]
 800d4a6:	f244 4344 	movw	r3, #17476	@ 0x4444
 800d4aa:	4013      	ands	r3, r2
 800d4ac:	2b00      	cmp	r3, #0
 800d4ae:	d107      	bne.n	800d4c0 <HAL_TIMEx_PWMN_Stop+0x78>
 800d4b0:	687b      	ldr	r3, [r7, #4]
 800d4b2:	681b      	ldr	r3, [r3, #0]
 800d4b4:	681a      	ldr	r2, [r3, #0]
 800d4b6:	687b      	ldr	r3, [r7, #4]
 800d4b8:	681b      	ldr	r3, [r3, #0]
 800d4ba:	f022 0201 	bic.w	r2, r2, #1
 800d4be:	601a      	str	r2, [r3, #0]

  /* Set the TIM complementary channel state */
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800d4c0:	683b      	ldr	r3, [r7, #0]
 800d4c2:	2b00      	cmp	r3, #0
 800d4c4:	d104      	bne.n	800d4d0 <HAL_TIMEx_PWMN_Stop+0x88>
 800d4c6:	687b      	ldr	r3, [r7, #4]
 800d4c8:	2201      	movs	r2, #1
 800d4ca:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800d4ce:	e013      	b.n	800d4f8 <HAL_TIMEx_PWMN_Stop+0xb0>
 800d4d0:	683b      	ldr	r3, [r7, #0]
 800d4d2:	2b04      	cmp	r3, #4
 800d4d4:	d104      	bne.n	800d4e0 <HAL_TIMEx_PWMN_Stop+0x98>
 800d4d6:	687b      	ldr	r3, [r7, #4]
 800d4d8:	2201      	movs	r2, #1
 800d4da:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800d4de:	e00b      	b.n	800d4f8 <HAL_TIMEx_PWMN_Stop+0xb0>
 800d4e0:	683b      	ldr	r3, [r7, #0]
 800d4e2:	2b08      	cmp	r3, #8
 800d4e4:	d104      	bne.n	800d4f0 <HAL_TIMEx_PWMN_Stop+0xa8>
 800d4e6:	687b      	ldr	r3, [r7, #4]
 800d4e8:	2201      	movs	r2, #1
 800d4ea:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800d4ee:	e003      	b.n	800d4f8 <HAL_TIMEx_PWMN_Stop+0xb0>
 800d4f0:	687b      	ldr	r3, [r7, #4]
 800d4f2:	2201      	movs	r2, #1
 800d4f4:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Return function status */
  return HAL_OK;
 800d4f8:	2300      	movs	r3, #0
}
 800d4fa:	4618      	mov	r0, r3
 800d4fc:	3708      	adds	r7, #8
 800d4fe:	46bd      	mov	sp, r7
 800d500:	bd80      	pop	{r7, pc}
	...

0800d504 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800d504:	b480      	push	{r7}
 800d506:	b085      	sub	sp, #20
 800d508:	af00      	add	r7, sp, #0
 800d50a:	6078      	str	r0, [r7, #4]
 800d50c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800d50e:	687b      	ldr	r3, [r7, #4]
 800d510:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800d514:	2b01      	cmp	r3, #1
 800d516:	d101      	bne.n	800d51c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800d518:	2302      	movs	r3, #2
 800d51a:	e074      	b.n	800d606 <HAL_TIMEx_MasterConfigSynchronization+0x102>
 800d51c:	687b      	ldr	r3, [r7, #4]
 800d51e:	2201      	movs	r2, #1
 800d520:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800d524:	687b      	ldr	r3, [r7, #4]
 800d526:	2202      	movs	r2, #2
 800d528:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800d52c:	687b      	ldr	r3, [r7, #4]
 800d52e:	681b      	ldr	r3, [r3, #0]
 800d530:	685b      	ldr	r3, [r3, #4]
 800d532:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800d534:	687b      	ldr	r3, [r7, #4]
 800d536:	681b      	ldr	r3, [r3, #0]
 800d538:	689b      	ldr	r3, [r3, #8]
 800d53a:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800d53c:	687b      	ldr	r3, [r7, #4]
 800d53e:	681b      	ldr	r3, [r3, #0]
 800d540:	4a34      	ldr	r2, [pc, #208]	@ (800d614 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800d542:	4293      	cmp	r3, r2
 800d544:	d009      	beq.n	800d55a <HAL_TIMEx_MasterConfigSynchronization+0x56>
 800d546:	687b      	ldr	r3, [r7, #4]
 800d548:	681b      	ldr	r3, [r3, #0]
 800d54a:	4a33      	ldr	r2, [pc, #204]	@ (800d618 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800d54c:	4293      	cmp	r3, r2
 800d54e:	d004      	beq.n	800d55a <HAL_TIMEx_MasterConfigSynchronization+0x56>
 800d550:	687b      	ldr	r3, [r7, #4]
 800d552:	681b      	ldr	r3, [r3, #0]
 800d554:	4a31      	ldr	r2, [pc, #196]	@ (800d61c <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800d556:	4293      	cmp	r3, r2
 800d558:	d108      	bne.n	800d56c <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800d55a:	68fb      	ldr	r3, [r7, #12]
 800d55c:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800d560:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800d562:	683b      	ldr	r3, [r7, #0]
 800d564:	685b      	ldr	r3, [r3, #4]
 800d566:	68fa      	ldr	r2, [r7, #12]
 800d568:	4313      	orrs	r3, r2
 800d56a:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800d56c:	68fb      	ldr	r3, [r7, #12]
 800d56e:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 800d572:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800d576:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800d578:	683b      	ldr	r3, [r7, #0]
 800d57a:	681b      	ldr	r3, [r3, #0]
 800d57c:	68fa      	ldr	r2, [r7, #12]
 800d57e:	4313      	orrs	r3, r2
 800d580:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800d582:	687b      	ldr	r3, [r7, #4]
 800d584:	681b      	ldr	r3, [r3, #0]
 800d586:	68fa      	ldr	r2, [r7, #12]
 800d588:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800d58a:	687b      	ldr	r3, [r7, #4]
 800d58c:	681b      	ldr	r3, [r3, #0]
 800d58e:	4a21      	ldr	r2, [pc, #132]	@ (800d614 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800d590:	4293      	cmp	r3, r2
 800d592:	d022      	beq.n	800d5da <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800d594:	687b      	ldr	r3, [r7, #4]
 800d596:	681b      	ldr	r3, [r3, #0]
 800d598:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800d59c:	d01d      	beq.n	800d5da <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800d59e:	687b      	ldr	r3, [r7, #4]
 800d5a0:	681b      	ldr	r3, [r3, #0]
 800d5a2:	4a1f      	ldr	r2, [pc, #124]	@ (800d620 <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 800d5a4:	4293      	cmp	r3, r2
 800d5a6:	d018      	beq.n	800d5da <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800d5a8:	687b      	ldr	r3, [r7, #4]
 800d5aa:	681b      	ldr	r3, [r3, #0]
 800d5ac:	4a1d      	ldr	r2, [pc, #116]	@ (800d624 <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 800d5ae:	4293      	cmp	r3, r2
 800d5b0:	d013      	beq.n	800d5da <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800d5b2:	687b      	ldr	r3, [r7, #4]
 800d5b4:	681b      	ldr	r3, [r3, #0]
 800d5b6:	4a1c      	ldr	r2, [pc, #112]	@ (800d628 <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 800d5b8:	4293      	cmp	r3, r2
 800d5ba:	d00e      	beq.n	800d5da <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800d5bc:	687b      	ldr	r3, [r7, #4]
 800d5be:	681b      	ldr	r3, [r3, #0]
 800d5c0:	4a15      	ldr	r2, [pc, #84]	@ (800d618 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800d5c2:	4293      	cmp	r3, r2
 800d5c4:	d009      	beq.n	800d5da <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800d5c6:	687b      	ldr	r3, [r7, #4]
 800d5c8:	681b      	ldr	r3, [r3, #0]
 800d5ca:	4a18      	ldr	r2, [pc, #96]	@ (800d62c <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 800d5cc:	4293      	cmp	r3, r2
 800d5ce:	d004      	beq.n	800d5da <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800d5d0:	687b      	ldr	r3, [r7, #4]
 800d5d2:	681b      	ldr	r3, [r3, #0]
 800d5d4:	4a11      	ldr	r2, [pc, #68]	@ (800d61c <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800d5d6:	4293      	cmp	r3, r2
 800d5d8:	d10c      	bne.n	800d5f4 <HAL_TIMEx_MasterConfigSynchronization+0xf0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800d5da:	68bb      	ldr	r3, [r7, #8]
 800d5dc:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800d5e0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800d5e2:	683b      	ldr	r3, [r7, #0]
 800d5e4:	689b      	ldr	r3, [r3, #8]
 800d5e6:	68ba      	ldr	r2, [r7, #8]
 800d5e8:	4313      	orrs	r3, r2
 800d5ea:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800d5ec:	687b      	ldr	r3, [r7, #4]
 800d5ee:	681b      	ldr	r3, [r3, #0]
 800d5f0:	68ba      	ldr	r2, [r7, #8]
 800d5f2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800d5f4:	687b      	ldr	r3, [r7, #4]
 800d5f6:	2201      	movs	r2, #1
 800d5f8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800d5fc:	687b      	ldr	r3, [r7, #4]
 800d5fe:	2200      	movs	r2, #0
 800d600:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800d604:	2300      	movs	r3, #0
}
 800d606:	4618      	mov	r0, r3
 800d608:	3714      	adds	r7, #20
 800d60a:	46bd      	mov	sp, r7
 800d60c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d610:	4770      	bx	lr
 800d612:	bf00      	nop
 800d614:	40012c00 	.word	0x40012c00
 800d618:	40013400 	.word	0x40013400
 800d61c:	40015000 	.word	0x40015000
 800d620:	40000400 	.word	0x40000400
 800d624:	40000800 	.word	0x40000800
 800d628:	40000c00 	.word	0x40000c00
 800d62c:	40014000 	.word	0x40014000

0800d630 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800d630:	b480      	push	{r7}
 800d632:	b085      	sub	sp, #20
 800d634:	af00      	add	r7, sp, #0
 800d636:	6078      	str	r0, [r7, #4]
 800d638:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800d63a:	2300      	movs	r3, #0
 800d63c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
  assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800d63e:	687b      	ldr	r3, [r7, #4]
 800d640:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800d644:	2b01      	cmp	r3, #1
 800d646:	d101      	bne.n	800d64c <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800d648:	2302      	movs	r3, #2
 800d64a:	e078      	b.n	800d73e <HAL_TIMEx_ConfigBreakDeadTime+0x10e>
 800d64c:	687b      	ldr	r3, [r7, #4]
 800d64e:	2201      	movs	r2, #1
 800d650:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800d654:	68fb      	ldr	r3, [r7, #12]
 800d656:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 800d65a:	683b      	ldr	r3, [r7, #0]
 800d65c:	68db      	ldr	r3, [r3, #12]
 800d65e:	4313      	orrs	r3, r2
 800d660:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800d662:	68fb      	ldr	r3, [r7, #12]
 800d664:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800d668:	683b      	ldr	r3, [r7, #0]
 800d66a:	689b      	ldr	r3, [r3, #8]
 800d66c:	4313      	orrs	r3, r2
 800d66e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800d670:	68fb      	ldr	r3, [r7, #12]
 800d672:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 800d676:	683b      	ldr	r3, [r7, #0]
 800d678:	685b      	ldr	r3, [r3, #4]
 800d67a:	4313      	orrs	r3, r2
 800d67c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800d67e:	68fb      	ldr	r3, [r7, #12]
 800d680:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 800d684:	683b      	ldr	r3, [r7, #0]
 800d686:	681b      	ldr	r3, [r3, #0]
 800d688:	4313      	orrs	r3, r2
 800d68a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800d68c:	68fb      	ldr	r3, [r7, #12]
 800d68e:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800d692:	683b      	ldr	r3, [r7, #0]
 800d694:	691b      	ldr	r3, [r3, #16]
 800d696:	4313      	orrs	r3, r2
 800d698:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800d69a:	68fb      	ldr	r3, [r7, #12]
 800d69c:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 800d6a0:	683b      	ldr	r3, [r7, #0]
 800d6a2:	695b      	ldr	r3, [r3, #20]
 800d6a4:	4313      	orrs	r3, r2
 800d6a6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800d6a8:	68fb      	ldr	r3, [r7, #12]
 800d6aa:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 800d6ae:	683b      	ldr	r3, [r7, #0]
 800d6b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d6b2:	4313      	orrs	r3, r2
 800d6b4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 800d6b6:	68fb      	ldr	r3, [r7, #12]
 800d6b8:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 800d6bc:	683b      	ldr	r3, [r7, #0]
 800d6be:	699b      	ldr	r3, [r3, #24]
 800d6c0:	041b      	lsls	r3, r3, #16
 800d6c2:	4313      	orrs	r3, r2
 800d6c4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 800d6c6:	68fb      	ldr	r3, [r7, #12]
 800d6c8:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 800d6cc:	683b      	ldr	r3, [r7, #0]
 800d6ce:	69db      	ldr	r3, [r3, #28]
 800d6d0:	4313      	orrs	r3, r2
 800d6d2:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 800d6d4:	687b      	ldr	r3, [r7, #4]
 800d6d6:	681b      	ldr	r3, [r3, #0]
 800d6d8:	4a1c      	ldr	r2, [pc, #112]	@ (800d74c <HAL_TIMEx_ConfigBreakDeadTime+0x11c>)
 800d6da:	4293      	cmp	r3, r2
 800d6dc:	d009      	beq.n	800d6f2 <HAL_TIMEx_ConfigBreakDeadTime+0xc2>
 800d6de:	687b      	ldr	r3, [r7, #4]
 800d6e0:	681b      	ldr	r3, [r3, #0]
 800d6e2:	4a1b      	ldr	r2, [pc, #108]	@ (800d750 <HAL_TIMEx_ConfigBreakDeadTime+0x120>)
 800d6e4:	4293      	cmp	r3, r2
 800d6e6:	d004      	beq.n	800d6f2 <HAL_TIMEx_ConfigBreakDeadTime+0xc2>
 800d6e8:	687b      	ldr	r3, [r7, #4]
 800d6ea:	681b      	ldr	r3, [r3, #0]
 800d6ec:	4a19      	ldr	r2, [pc, #100]	@ (800d754 <HAL_TIMEx_ConfigBreakDeadTime+0x124>)
 800d6ee:	4293      	cmp	r3, r2
 800d6f0:	d11c      	bne.n	800d72c <HAL_TIMEx_ConfigBreakDeadTime+0xfc>
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));
    assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 800d6f2:	68fb      	ldr	r3, [r7, #12]
 800d6f4:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 800d6f8:	683b      	ldr	r3, [r7, #0]
 800d6fa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d6fc:	051b      	lsls	r3, r3, #20
 800d6fe:	4313      	orrs	r3, r2
 800d700:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 800d702:	68fb      	ldr	r3, [r7, #12]
 800d704:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 800d708:	683b      	ldr	r3, [r7, #0]
 800d70a:	6a1b      	ldr	r3, [r3, #32]
 800d70c:	4313      	orrs	r3, r2
 800d70e:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 800d710:	68fb      	ldr	r3, [r7, #12]
 800d712:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 800d716:	683b      	ldr	r3, [r7, #0]
 800d718:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d71a:	4313      	orrs	r3, r2
 800d71c:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 800d71e:	68fb      	ldr	r3, [r7, #12]
 800d720:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 800d724:	683b      	ldr	r3, [r7, #0]
 800d726:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d728:	4313      	orrs	r3, r2
 800d72a:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800d72c:	687b      	ldr	r3, [r7, #4]
 800d72e:	681b      	ldr	r3, [r3, #0]
 800d730:	68fa      	ldr	r2, [r7, #12]
 800d732:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 800d734:	687b      	ldr	r3, [r7, #4]
 800d736:	2200      	movs	r2, #0
 800d738:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800d73c:	2300      	movs	r3, #0
}
 800d73e:	4618      	mov	r0, r3
 800d740:	3714      	adds	r7, #20
 800d742:	46bd      	mov	sp, r7
 800d744:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d748:	4770      	bx	lr
 800d74a:	bf00      	nop
 800d74c:	40012c00 	.word	0x40012c00
 800d750:	40013400 	.word	0x40013400
 800d754:	40015000 	.word	0x40015000

0800d758 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800d758:	b480      	push	{r7}
 800d75a:	b083      	sub	sp, #12
 800d75c:	af00      	add	r7, sp, #0
 800d75e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800d760:	bf00      	nop
 800d762:	370c      	adds	r7, #12
 800d764:	46bd      	mov	sp, r7
 800d766:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d76a:	4770      	bx	lr

0800d76c <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800d76c:	b480      	push	{r7}
 800d76e:	b083      	sub	sp, #12
 800d770:	af00      	add	r7, sp, #0
 800d772:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800d774:	bf00      	nop
 800d776:	370c      	adds	r7, #12
 800d778:	46bd      	mov	sp, r7
 800d77a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d77e:	4770      	bx	lr

0800d780 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800d780:	b480      	push	{r7}
 800d782:	b083      	sub	sp, #12
 800d784:	af00      	add	r7, sp, #0
 800d786:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800d788:	bf00      	nop
 800d78a:	370c      	adds	r7, #12
 800d78c:	46bd      	mov	sp, r7
 800d78e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d792:	4770      	bx	lr

0800d794 <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 800d794:	b480      	push	{r7}
 800d796:	b083      	sub	sp, #12
 800d798:	af00      	add	r7, sp, #0
 800d79a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 800d79c:	bf00      	nop
 800d79e:	370c      	adds	r7, #12
 800d7a0:	46bd      	mov	sp, r7
 800d7a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d7a6:	4770      	bx	lr

0800d7a8 <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 800d7a8:	b480      	push	{r7}
 800d7aa:	b083      	sub	sp, #12
 800d7ac:	af00      	add	r7, sp, #0
 800d7ae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 800d7b0:	bf00      	nop
 800d7b2:	370c      	adds	r7, #12
 800d7b4:	46bd      	mov	sp, r7
 800d7b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d7ba:	4770      	bx	lr

0800d7bc <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 800d7bc:	b480      	push	{r7}
 800d7be:	b083      	sub	sp, #12
 800d7c0:	af00      	add	r7, sp, #0
 800d7c2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 800d7c4:	bf00      	nop
 800d7c6:	370c      	adds	r7, #12
 800d7c8:	46bd      	mov	sp, r7
 800d7ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d7ce:	4770      	bx	lr

0800d7d0 <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 800d7d0:	b480      	push	{r7}
 800d7d2:	b083      	sub	sp, #12
 800d7d4:	af00      	add	r7, sp, #0
 800d7d6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 800d7d8:	bf00      	nop
 800d7da:	370c      	adds	r7, #12
 800d7dc:	46bd      	mov	sp, r7
 800d7de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d7e2:	4770      	bx	lr

0800d7e4 <TIM_CCxNChannelCmd>:
  * @param  ChannelNState specifies the TIM Channel CCxNE bit new state.
  *          This parameter can be: TIM_CCxN_ENABLE or TIM_CCxN_Disable.
  * @retval None
  */
static void TIM_CCxNChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelNState)
{
 800d7e4:	b480      	push	{r7}
 800d7e6:	b087      	sub	sp, #28
 800d7e8:	af00      	add	r7, sp, #0
 800d7ea:	60f8      	str	r0, [r7, #12]
 800d7ec:	60b9      	str	r1, [r7, #8]
 800d7ee:	607a      	str	r2, [r7, #4]
  uint32_t tmp;

  tmp = TIM_CCER_CC1NE << (Channel & 0xFU); /* 0xFU = 15 bits max shift */
 800d7f0:	68bb      	ldr	r3, [r7, #8]
 800d7f2:	f003 030f 	and.w	r3, r3, #15
 800d7f6:	2204      	movs	r2, #4
 800d7f8:	fa02 f303 	lsl.w	r3, r2, r3
 800d7fc:	617b      	str	r3, [r7, #20]

  /* Reset the CCxNE Bit */
  TIMx->CCER &=  ~tmp;
 800d7fe:	68fb      	ldr	r3, [r7, #12]
 800d800:	6a1a      	ldr	r2, [r3, #32]
 800d802:	697b      	ldr	r3, [r7, #20]
 800d804:	43db      	mvns	r3, r3
 800d806:	401a      	ands	r2, r3
 800d808:	68fb      	ldr	r3, [r7, #12]
 800d80a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxNE Bit */
  TIMx->CCER |= (uint32_t)(ChannelNState << (Channel & 0xFU)); /* 0xFU = 15 bits max shift */
 800d80c:	68fb      	ldr	r3, [r7, #12]
 800d80e:	6a1a      	ldr	r2, [r3, #32]
 800d810:	68bb      	ldr	r3, [r7, #8]
 800d812:	f003 030f 	and.w	r3, r3, #15
 800d816:	6879      	ldr	r1, [r7, #4]
 800d818:	fa01 f303 	lsl.w	r3, r1, r3
 800d81c:	431a      	orrs	r2, r3
 800d81e:	68fb      	ldr	r3, [r7, #12]
 800d820:	621a      	str	r2, [r3, #32]
}
 800d822:	bf00      	nop
 800d824:	371c      	adds	r7, #28
 800d826:	46bd      	mov	sp, r7
 800d828:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d82c:	4770      	bx	lr

0800d82e <memset>:
 800d82e:	4402      	add	r2, r0
 800d830:	4603      	mov	r3, r0
 800d832:	4293      	cmp	r3, r2
 800d834:	d100      	bne.n	800d838 <memset+0xa>
 800d836:	4770      	bx	lr
 800d838:	f803 1b01 	strb.w	r1, [r3], #1
 800d83c:	e7f9      	b.n	800d832 <memset+0x4>
	...

0800d840 <__libc_init_array>:
 800d840:	b570      	push	{r4, r5, r6, lr}
 800d842:	4d0d      	ldr	r5, [pc, #52]	@ (800d878 <__libc_init_array+0x38>)
 800d844:	4c0d      	ldr	r4, [pc, #52]	@ (800d87c <__libc_init_array+0x3c>)
 800d846:	1b64      	subs	r4, r4, r5
 800d848:	10a4      	asrs	r4, r4, #2
 800d84a:	2600      	movs	r6, #0
 800d84c:	42a6      	cmp	r6, r4
 800d84e:	d109      	bne.n	800d864 <__libc_init_array+0x24>
 800d850:	4d0b      	ldr	r5, [pc, #44]	@ (800d880 <__libc_init_array+0x40>)
 800d852:	4c0c      	ldr	r4, [pc, #48]	@ (800d884 <__libc_init_array+0x44>)
 800d854:	f000 f92c 	bl	800dab0 <_init>
 800d858:	1b64      	subs	r4, r4, r5
 800d85a:	10a4      	asrs	r4, r4, #2
 800d85c:	2600      	movs	r6, #0
 800d85e:	42a6      	cmp	r6, r4
 800d860:	d105      	bne.n	800d86e <__libc_init_array+0x2e>
 800d862:	bd70      	pop	{r4, r5, r6, pc}
 800d864:	f855 3b04 	ldr.w	r3, [r5], #4
 800d868:	4798      	blx	r3
 800d86a:	3601      	adds	r6, #1
 800d86c:	e7ee      	b.n	800d84c <__libc_init_array+0xc>
 800d86e:	f855 3b04 	ldr.w	r3, [r5], #4
 800d872:	4798      	blx	r3
 800d874:	3601      	adds	r6, #1
 800d876:	e7f2      	b.n	800d85e <__libc_init_array+0x1e>
 800d878:	0800daf8 	.word	0x0800daf8
 800d87c:	0800daf8 	.word	0x0800daf8
 800d880:	0800daf8 	.word	0x0800daf8
 800d884:	0800dafc 	.word	0x0800dafc

0800d888 <atanf>:
 800d888:	b538      	push	{r3, r4, r5, lr}
 800d88a:	ee10 5a10 	vmov	r5, s0
 800d88e:	f025 4400 	bic.w	r4, r5, #2147483648	@ 0x80000000
 800d892:	f1b4 4fa1 	cmp.w	r4, #1350565888	@ 0x50800000
 800d896:	eef0 7a40 	vmov.f32	s15, s0
 800d89a:	d310      	bcc.n	800d8be <atanf+0x36>
 800d89c:	f1b4 4fff 	cmp.w	r4, #2139095040	@ 0x7f800000
 800d8a0:	d904      	bls.n	800d8ac <atanf+0x24>
 800d8a2:	ee70 7a00 	vadd.f32	s15, s0, s0
 800d8a6:	eeb0 0a67 	vmov.f32	s0, s15
 800d8aa:	bd38      	pop	{r3, r4, r5, pc}
 800d8ac:	eddf 7a4d 	vldr	s15, [pc, #308]	@ 800d9e4 <atanf+0x15c>
 800d8b0:	ed9f 7a4d 	vldr	s14, [pc, #308]	@ 800d9e8 <atanf+0x160>
 800d8b4:	2d00      	cmp	r5, #0
 800d8b6:	bfc8      	it	gt
 800d8b8:	eef0 7a47 	vmovgt.f32	s15, s14
 800d8bc:	e7f3      	b.n	800d8a6 <atanf+0x1e>
 800d8be:	4b4b      	ldr	r3, [pc, #300]	@ (800d9ec <atanf+0x164>)
 800d8c0:	429c      	cmp	r4, r3
 800d8c2:	d810      	bhi.n	800d8e6 <atanf+0x5e>
 800d8c4:	f1b4 5f44 	cmp.w	r4, #822083584	@ 0x31000000
 800d8c8:	d20a      	bcs.n	800d8e0 <atanf+0x58>
 800d8ca:	ed9f 7a49 	vldr	s14, [pc, #292]	@ 800d9f0 <atanf+0x168>
 800d8ce:	ee30 7a07 	vadd.f32	s14, s0, s14
 800d8d2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800d8d6:	eeb4 7ae6 	vcmpe.f32	s14, s13
 800d8da:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d8de:	dce2      	bgt.n	800d8a6 <atanf+0x1e>
 800d8e0:	f04f 33ff 	mov.w	r3, #4294967295
 800d8e4:	e013      	b.n	800d90e <atanf+0x86>
 800d8e6:	f000 f8a3 	bl	800da30 <fabsf>
 800d8ea:	4b42      	ldr	r3, [pc, #264]	@ (800d9f4 <atanf+0x16c>)
 800d8ec:	429c      	cmp	r4, r3
 800d8ee:	d84f      	bhi.n	800d990 <atanf+0x108>
 800d8f0:	f5a3 03d0 	sub.w	r3, r3, #6815744	@ 0x680000
 800d8f4:	429c      	cmp	r4, r3
 800d8f6:	d841      	bhi.n	800d97c <atanf+0xf4>
 800d8f8:	eef0 7a00 	vmov.f32	s15, #0	@ 0x40000000  2.0
 800d8fc:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 800d900:	eea0 7a27 	vfma.f32	s14, s0, s15
 800d904:	2300      	movs	r3, #0
 800d906:	ee30 0a27 	vadd.f32	s0, s0, s15
 800d90a:	eec7 7a00 	vdiv.f32	s15, s14, s0
 800d90e:	1c5a      	adds	r2, r3, #1
 800d910:	ee27 6aa7 	vmul.f32	s12, s15, s15
 800d914:	ed9f 7a38 	vldr	s14, [pc, #224]	@ 800d9f8 <atanf+0x170>
 800d918:	eddf 5a38 	vldr	s11, [pc, #224]	@ 800d9fc <atanf+0x174>
 800d91c:	ed9f 5a38 	vldr	s10, [pc, #224]	@ 800da00 <atanf+0x178>
 800d920:	ee66 6a06 	vmul.f32	s13, s12, s12
 800d924:	eee6 5a87 	vfma.f32	s11, s13, s14
 800d928:	ed9f 7a36 	vldr	s14, [pc, #216]	@ 800da04 <atanf+0x17c>
 800d92c:	eea5 7aa6 	vfma.f32	s14, s11, s13
 800d930:	eddf 5a35 	vldr	s11, [pc, #212]	@ 800da08 <atanf+0x180>
 800d934:	eee7 5a26 	vfma.f32	s11, s14, s13
 800d938:	ed9f 7a34 	vldr	s14, [pc, #208]	@ 800da0c <atanf+0x184>
 800d93c:	eea5 7aa6 	vfma.f32	s14, s11, s13
 800d940:	eddf 5a33 	vldr	s11, [pc, #204]	@ 800da10 <atanf+0x188>
 800d944:	eee7 5a26 	vfma.f32	s11, s14, s13
 800d948:	ed9f 7a32 	vldr	s14, [pc, #200]	@ 800da14 <atanf+0x18c>
 800d94c:	eea6 5a87 	vfma.f32	s10, s13, s14
 800d950:	ed9f 7a31 	vldr	s14, [pc, #196]	@ 800da18 <atanf+0x190>
 800d954:	eea5 7a26 	vfma.f32	s14, s10, s13
 800d958:	ed9f 5a30 	vldr	s10, [pc, #192]	@ 800da1c <atanf+0x194>
 800d95c:	eea7 5a26 	vfma.f32	s10, s14, s13
 800d960:	ed9f 7a2f 	vldr	s14, [pc, #188]	@ 800da20 <atanf+0x198>
 800d964:	eea5 7a26 	vfma.f32	s14, s10, s13
 800d968:	ee27 7a26 	vmul.f32	s14, s14, s13
 800d96c:	eea5 7a86 	vfma.f32	s14, s11, s12
 800d970:	ee27 7a87 	vmul.f32	s14, s15, s14
 800d974:	d121      	bne.n	800d9ba <atanf+0x132>
 800d976:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800d97a:	e794      	b.n	800d8a6 <atanf+0x1e>
 800d97c:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 800d980:	ee30 7a67 	vsub.f32	s14, s0, s15
 800d984:	ee30 0a27 	vadd.f32	s0, s0, s15
 800d988:	2301      	movs	r3, #1
 800d98a:	eec7 7a00 	vdiv.f32	s15, s14, s0
 800d98e:	e7be      	b.n	800d90e <atanf+0x86>
 800d990:	4b24      	ldr	r3, [pc, #144]	@ (800da24 <atanf+0x19c>)
 800d992:	429c      	cmp	r4, r3
 800d994:	d80b      	bhi.n	800d9ae <atanf+0x126>
 800d996:	eef7 7a08 	vmov.f32	s15, #120	@ 0x3fc00000  1.5
 800d99a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800d99e:	eea0 7a27 	vfma.f32	s14, s0, s15
 800d9a2:	2302      	movs	r3, #2
 800d9a4:	ee70 6a67 	vsub.f32	s13, s0, s15
 800d9a8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800d9ac:	e7af      	b.n	800d90e <atanf+0x86>
 800d9ae:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 800d9b2:	eec7 7a00 	vdiv.f32	s15, s14, s0
 800d9b6:	2303      	movs	r3, #3
 800d9b8:	e7a9      	b.n	800d90e <atanf+0x86>
 800d9ba:	4a1b      	ldr	r2, [pc, #108]	@ (800da28 <atanf+0x1a0>)
 800d9bc:	491b      	ldr	r1, [pc, #108]	@ (800da2c <atanf+0x1a4>)
 800d9be:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 800d9c2:	eb01 0383 	add.w	r3, r1, r3, lsl #2
 800d9c6:	edd3 6a00 	vldr	s13, [r3]
 800d9ca:	ee37 7a66 	vsub.f32	s14, s14, s13
 800d9ce:	2d00      	cmp	r5, #0
 800d9d0:	ee37 7a67 	vsub.f32	s14, s14, s15
 800d9d4:	edd2 7a00 	vldr	s15, [r2]
 800d9d8:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800d9dc:	bfb8      	it	lt
 800d9de:	eef1 7a67 	vneglt.f32	s15, s15
 800d9e2:	e760      	b.n	800d8a6 <atanf+0x1e>
 800d9e4:	bfc90fdb 	.word	0xbfc90fdb
 800d9e8:	3fc90fdb 	.word	0x3fc90fdb
 800d9ec:	3edfffff 	.word	0x3edfffff
 800d9f0:	7149f2ca 	.word	0x7149f2ca
 800d9f4:	3f97ffff 	.word	0x3f97ffff
 800d9f8:	3c8569d7 	.word	0x3c8569d7
 800d9fc:	3d4bda59 	.word	0x3d4bda59
 800da00:	bd6ef16b 	.word	0xbd6ef16b
 800da04:	3d886b35 	.word	0x3d886b35
 800da08:	3dba2e6e 	.word	0x3dba2e6e
 800da0c:	3e124925 	.word	0x3e124925
 800da10:	3eaaaaab 	.word	0x3eaaaaab
 800da14:	bd15a221 	.word	0xbd15a221
 800da18:	bd9d8795 	.word	0xbd9d8795
 800da1c:	bde38e38 	.word	0xbde38e38
 800da20:	be4ccccd 	.word	0xbe4ccccd
 800da24:	401bffff 	.word	0x401bffff
 800da28:	0800dae8 	.word	0x0800dae8
 800da2c:	0800dad8 	.word	0x0800dad8

0800da30 <fabsf>:
 800da30:	ee10 3a10 	vmov	r3, s0
 800da34:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800da38:	ee00 3a10 	vmov	s0, r3
 800da3c:	4770      	bx	lr

0800da3e <fmaxf>:
 800da3e:	b508      	push	{r3, lr}
 800da40:	ed2d 8b02 	vpush	{d8}
 800da44:	eeb0 8a40 	vmov.f32	s16, s0
 800da48:	eef0 8a60 	vmov.f32	s17, s1
 800da4c:	f000 f814 	bl	800da78 <__fpclassifyf>
 800da50:	b930      	cbnz	r0, 800da60 <fmaxf+0x22>
 800da52:	eeb0 8a68 	vmov.f32	s16, s17
 800da56:	eeb0 0a48 	vmov.f32	s0, s16
 800da5a:	ecbd 8b02 	vpop	{d8}
 800da5e:	bd08      	pop	{r3, pc}
 800da60:	eeb0 0a68 	vmov.f32	s0, s17
 800da64:	f000 f808 	bl	800da78 <__fpclassifyf>
 800da68:	2800      	cmp	r0, #0
 800da6a:	d0f4      	beq.n	800da56 <fmaxf+0x18>
 800da6c:	eeb4 8ae8 	vcmpe.f32	s16, s17
 800da70:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800da74:	dded      	ble.n	800da52 <fmaxf+0x14>
 800da76:	e7ee      	b.n	800da56 <fmaxf+0x18>

0800da78 <__fpclassifyf>:
 800da78:	ee10 3a10 	vmov	r3, s0
 800da7c:	f033 4000 	bics.w	r0, r3, #2147483648	@ 0x80000000
 800da80:	d00d      	beq.n	800da9e <__fpclassifyf+0x26>
 800da82:	f5a0 0300 	sub.w	r3, r0, #8388608	@ 0x800000
 800da86:	f1b3 4ffe 	cmp.w	r3, #2130706432	@ 0x7f000000
 800da8a:	d30a      	bcc.n	800daa2 <__fpclassifyf+0x2a>
 800da8c:	4b07      	ldr	r3, [pc, #28]	@ (800daac <__fpclassifyf+0x34>)
 800da8e:	1e42      	subs	r2, r0, #1
 800da90:	429a      	cmp	r2, r3
 800da92:	d908      	bls.n	800daa6 <__fpclassifyf+0x2e>
 800da94:	f1a0 43ff 	sub.w	r3, r0, #2139095040	@ 0x7f800000
 800da98:	4258      	negs	r0, r3
 800da9a:	4158      	adcs	r0, r3
 800da9c:	4770      	bx	lr
 800da9e:	2002      	movs	r0, #2
 800daa0:	4770      	bx	lr
 800daa2:	2004      	movs	r0, #4
 800daa4:	4770      	bx	lr
 800daa6:	2003      	movs	r0, #3
 800daa8:	4770      	bx	lr
 800daaa:	bf00      	nop
 800daac:	007ffffe 	.word	0x007ffffe

0800dab0 <_init>:
 800dab0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800dab2:	bf00      	nop
 800dab4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800dab6:	bc08      	pop	{r3}
 800dab8:	469e      	mov	lr, r3
 800daba:	4770      	bx	lr

0800dabc <_fini>:
 800dabc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800dabe:	bf00      	nop
 800dac0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800dac2:	bc08      	pop	{r3}
 800dac4:	469e      	mov	lr, r3
 800dac6:	4770      	bx	lr
