$date
	Sun Oct 23 04:55:22 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#760833
b11 !
1"
#760834
b11 &
b11 %
1$
#760835
0"
#760838
b1010 &
b1010 %
#760842
b101 &
b101 %
#760846
b10000 &
b10000 %
#760850
b1000 &
b1000 %
#760854
b100 &
b100 %
#760858
b10 &
b10 %
#760862
b1 &
1#
b1 %
#760866
b0 &
b0 %
0#
0$
#1788462
b110 &
b110 %
1$
b110 !
1"
#1788463
0"
#1788466
b11 &
b11 %
#1788470
b1010 &
b1010 %
#1788474
b101 &
b101 %
#1788478
b10000 &
b10000 %
#1788482
b1000 &
b1000 %
#1788486
b100 &
b100 %
#1788490
b10 &
b10 %
#1788494
b1 &
1#
b1 %
#1788498
b0 &
b0 %
0#
0$
#2738559
b10010 !
1"
#2738562
b10010 &
b10010 %
1$
#2738563
0"
#2738566
b1001 &
b1001 %
#2738570
b11100 &
b11100 %
#2738574
b1110 &
b1110 %
#2738578
b111 &
b111 %
#2738582
b10110 &
b10110 %
#2738586
b1011 &
b1011 %
#2738590
b100010 &
b100010 %
#2738594
b10001 &
b10001 %
#2738598
b110100 &
b110100 %
#2738602
b11010 &
b11010 %
#2738606
b1101 &
b1101 %
#2738610
b101000 &
b101000 %
#2738614
b10100 &
b10100 %
#2738618
b1010 &
b1010 %
#2738622
b101 &
b101 %
#2738626
b10000 &
b10000 %
#2738630
b1000 &
b1000 %
#2738634
b100 &
b100 %
#2738638
b10 &
b10 %
#2738642
b1 &
b1 %
1#
#2738646
b0 &
0#
b0 %
0$
#4500012
