ildceline8>.
    Related source file is ildceline8.vf.
Unit <ildceline8> synthesized.


Synthesizing Unit <andline16>.
    Related source file is andline16.vf.
Unit <andline16> synthesized.


Synthesizing Unit <andline8>.
    Related source file is andline8.vf.
Unit <andline8> synthesized.


Synthesizing Unit <xorcy_dline40>.
    Related source file is xorcy_dline40.vf.
Unit <xorcy_dline40> synthesized.


Synthesizing Unit <ildceline40>.
    Related source file is ildceline40.vf.
Unit <ildceline40> synthesized.


Synthesizing Unit <andline40>.
    Related source file is andline40.vf.
Unit <andline40> synthesized.


Synthesizing Unit <sel_vernier>.
    Related source file is sel_vernier.v.
    Found 40-bit tristate buffer for signal <Vout>.
    Summary:
	inferred  40 Tristate(s).
Unit <sel_vernier> synthesized.


Synthesizing Unit <vernier_40_gates>.
    Related source file is vernier_40_gates.vf.
Unit <vernier_40_gates> synthesized.


Synthesizing Unit <synclogic>.
    Related source file is synclogic.vf.
Unit <synclogic> synthesized.


Synthesizing Unit <stop_channel>.
    Related source file is stop_channel.vf.
Unit <stop_channel> synthesized.


Synthesizing Unit <cc8ce1>.
    Related source file is cc8ce1.vf.
Unit <cc8ce1> synthesized.


Synthesizing Unit <cc24ce>.
    Related source file is cc24ce.vf.
WARNING:Xst:646 - Signal <ovf26> is assigned but never used.
Unit <cc24ce> synthesized.


Synthesizing Unit <myfd8ce>.
    Related source file is myfd8ce.vf.
Unit <myfd8ce> synthesized.


Synthesizing Unit <dff_26bits>.
    Related source file is DFF_26bits.vf.
Unit <dff_26bits> synthesized.


Synthesizing Unit <counter32bit>.
    Related source file is counter32bit.vf.
Unit <counter32bit> synthesized.


Synthesizing Unit <cntr_reg_interface>.
    Related source file is cntr_reg_interface.v.
    Found 8-bit tristate buffer for signal <cntr4_in_byte>.
    Found 8-bit tristate buffer for signal <cntr3_in_byte>.
    Found 8-bit tristate buffer for signal <cntr2_in_byte>.
    Found 8-bit tristate buffer for signal <cntr1_in_byte>.
    Summary:
	inferred 128 Tristate(s).
Unit <cntr_reg_interface> synthesized.


Synthesizing Unit <cntr_registers>.
    Related source file is cntr_registers.vf.
Unit <cntr_registers> synthesized.


Synthesizing Unit <uart_tx>.
    Related source file is uart_tx.v.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 6                                              |
    | Inputs             | 2                                              |
    | Outputs            | 2                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | 0001                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 9-bit register for signal <data_buf>.
    Found 8-bit register for signal <datareg>.
    Found 1-bit register for signal <din_rdyreg>.
    Found 4-bit up counter for signal <sample_count>.
    Found 4-bit up counter for signal <shift_count>.
    Found 9 1-bit 2-to-1 multiplexers.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   2 Counter(s).
	inferred  18 D-type flip-flop(s).
	inferred   9 Multiplexer(s).
Unit <uart_tx> synthesized.


Synthesizing Unit <uart_rx>.
    Related source file is uart_rx.v.
WARNING:Xst:646 - Signal <dout_byte_temp<0>> is assigned but never used.
    Found finite state machine <FSM_1> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 10                                             |
    | Inputs             | 4                                              |
    | Outputs            | 2                                              |
    | Clock              | clk (rising_edge)                              |
    | Clock enable       | enable (positive)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00001                                          |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit register for signal <dout_byte>.
    Found 4-bit up counter for signal <bit_count>.
    Found 10-bit register for signal <dout_byte_temp>.
    Found 4-bit up counter for signal <sample_count>.
    Found 3-bit register for signal <ser_in_reg>.
    Found 1-bit register for signal <start>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   2 Counter(s).
	inferred  22 D-type flip-flop(s).
Unit <uart_rx> synthesized.


Synthesizing Unit <uart_baud>.
    Related source file is uart_baud.v.
    Found 8-bit up counter for signal <cnt1>.
    Summary:
	inferred   1 Counter(s).
Unit <uart_baud> synthesized.


Synthesizing Unit <inst_decoder>.
    Related source file is inst_decoder.v.
WARNING:Xst:646 - Signal <data_reg<5>> is assigned but never used.
WARNING:Xst:646 - Signal <shift<5>> is assigned but never used.
    Found finite state machine <FSM_2> for signal <cstate>.
    -----------------------------------------------------------------------
    | States             | 11                                             |
    | Transitions        | 20                                             |
    | Inputs             | 9                                              |
    | Outputs            | 8                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | res (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00000000001                                    |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 5-bit register for signal <pkt_addr>.
    Found 3-bit comparator equal for signal <$n0025> created at line 209.
    Found 8-bit register for signal <data_reg>.
    Found 3-bit register for signal <dev_addr_reg>.
    Found 6-bit register for signal <shift>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  22 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <inst_decoder> synthesized.


Synthesizing Unit <four_stop_channels>.
    Related source file is four_stop_channels.vf.
Unit <four_stop_channels> synthesized.


Synthesizing Unit <maincount4channel>.
    Related source file is MainCount4Channel.vf.
WARNING:Xst:646 - Signal <Q<31:27>> is assigned but never used.
Unit <maincount4channel> synthesized.


Synthesizing Unit <priority_encoder>.
    Related source file is priority_encoder.v.
    Found 8-bit tristate buffer for signal <dataOutz>.
    Summary:
	inferred   8 Tristate(s).
Unit <priority_encoder> synthesized.


Synthesizing Unit <DAC>.
    Related source file is DAC.v.
    Found 16x8-bit ROM for signal <dacinreg>.
    Found 8-bit tristate buffer for signal <dac_val>.
    Found 8-bit adder carry out for signal <$n0002>.
    Found 8-bit register for signal <Accum>.
    Found 4-bit up counter for signal <DACaddr>.
    Summary:
	inferred   1 ROM(s).
	inferred   1 Counter(s).
	inferred   8 D-type flip-flop(s).
	inferred   1 Adder/Subtracter(s).
	inferred   8 Tristate(s).
Unit <DAC> synthesized.


Synthesizing Unit <fpga_addr_out>.
    Related source file is fpga_addr_out.v.
    Found 8-bit tristate buffer for signal <dout>.
    Summary:
	inferred   8 Tristate(s).
Unit <fpga_addr_out> synthesized.


Synthesizing Unit <gen_sel_signals>.
    Related source file is gen_sel_signals.v.
WARNING:Xst:646 - Signal <sel_out<31:24>> is assigned but never used.
    Found 32x32-bit ROM for signal <sel_out>.
    Summary:
	inferred   1 ROM(s).
Unit <gen_sel_signals> synthesized.


Synthesizing Unit <router>.
    Related source file is router.v.
    Found 1-bit tristate buffer for signal <tx_uc>.
    Summary:
	inferred   1 Tristate(s).
Unit <router> synthesized.


Synthesizing Unit <clk_mul>.
    Related source file is clk_mul.vf.
Unit <clk_mul> synthesized.


Synthesizing Unit <chrono48_stop3>.
    Related source file is Chrono48_stop3.vf.
WARNING:Xst:646 - Signal <XLXN_111> is assigned but never used.
WARNING:Xst:646 - Signal <sel_ver_bytes<0>> is assigned but never used.
WARNING:Xst:646 - Signal <uart_rdy> is assigned but never used.
WARNING:Xst:646 - Signal <cmd_rst_test> is assigned but never used.
Unit <chrono48_stop3> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# FSMs                             : 3
# ROMs                             : 2
  16x8-bit ROM                     : 1
  32x32-bit ROM                    : 1
# Registers                        : 28
  1-bit register                   : 21
  5-bit register                   : 1
  8-bit register                   : 4
  9-bit register                   : 1
  3-bit register                   : 1
# Counters                         : 6
  4-bit up counter                 : 5
  8-bit up counter                 : 1
# Multiplexers                     : 1
  2-to-1 multiplexer               : 1
# Tristates                        : 24
  1-bit tristate buffer            : 1
  40-bit tristate buffer           : 4
  8-bit tristate buffer            : 19
# Adders/Subtractors               : 1
  8-bit adder carry out            : 1
# Comparators                      : 1
  3-bit comparator equal           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Selecting encoding for FSM_2 ...
Optimizing FSM <FSM_2> on signal <cstate> with one-hot encoding.
Selecting encoding for FSM_1 ...
Optimizing FSM <FSM_1> on signal <state> with one-hot encoding.
Selecting encoding for FSM_0 ...
Optimizing FSM <FSM_0> on signal <state> with one-hot encoding.

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1291 - FF/Latch <data_reg_5> is unconnected in block <inst_decoder>.
WARNING:Xst:1291 - FF/Latch <dout_byte_5> is unconnected in block <XLXI_113>.

Optimizing unit <chrono48_stop3> ...

Optimizing unit <DAC> ...

Optimizing unit <priority_encoder> ...

Optimizing unit <inst_decoder> ...

Optimizing unit <uart_baud> ...

Optimizing unit <uart_rx> ...

Optimizing unit <cntr_reg_interface> ...

Optimizing unit <myfd8ce> ...

Optimizing unit <cc8ce1> ...

Optimizing unit <synclogic> ...

Optimizing unit <sel_vernier> ...

Optimizing unit <andline8> ...

Optimizing unit <andline16> ...

Optimizing unit <ildceline8> ...

Optimizing unit <ildceline16> ...

Optimizing unit <xorcy_dline8> ...

Optimizing unit <xorcy_dline16> ...

Optimizing unit <dff_26bits> ...

Optimizing unit <cc24ce> ...

Optimizing unit <andline40> ...

Optimizing unit <ildceline40> ...

Optimizing unit <xorcy_dline40> ...

Optimizing unit <uart_tx> ...

Optimizing unit <cntr_registers> ...

Optimizing unit <counter32bit> ...

Optimizing unit <vernier_40_gates> ...

Optimizing unit <maincount4channel> ...

Optimizing unit <stop_channel> ...

Optimizing unit <four_stop_channels> ...
Loading device for application Xst from file 'v200.nph' in environment C:/Xilinx.

Mapping all equations...
WARNING:Xst:1291 - FF/Latch <XLXI_113_dout_byte_5> is unconnected in block <chrono48_stop3>.
Building and optimizing final netlist ...
WARNING:Xst:1291 - FF/Latch <XLXI_100_Accum_0> is unconnected in block <chrono48_stop3>.
Found area constraint ratio of 100 (+ 5) on block chrono48_stop3, actual ratio is 21.
FlipFlop XLXI_111_pkt_addr_3 has been replicated 1 time(s)
FlipFlop XLXI_111_pkt_addr_2 has been replicated 1 time(s)
FlipFlop XLXI_111_pkt_addr_0 has been replicated 1 time(s)
FlipFlop XLXI_111_pkt_addr_1 has been replicated 1 time(s)
FlipFlop XLXI_111_cstate_FFd5 has been replicated 2 time(s)

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s200pq208-6 

 Number of Slices:                     484  out of   2352    20%  
 Number of Slice Flip Flops:           432  out of   4704     9%  
 Number of 4 input LUTs:               257  out of   4704     5%  
 Number of bonded IOBs:                 16  out of    144    11%  
 Number of TBUFs:                      312  out of   2352    13%  
 Number of GCLKs:                        2  out of      4    50%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | Clock_Mul_XLXI_1:CLK2X+Clock_Mul_XLXI_2:CLK2X| 150   |
out_pulse(XLXI_104/XLXI_2/XLXI_18/XLXI_5:O)| NONE(*)(XLXI_104/XLXI_2/XLXI_18/XLXI_4)| 1     |
XLXI_104/XLXI_2/XLXI_9:G           | NONE                   | 40    |
out_pulse(XLXI_104/XLXI_3/XLXI_18/XLXI_5:O)| NONE(*)(XLXI_104/XLXI_3/XLXI_18/XLXI_4)| 1     |
XLXI_104/XLXI_3/XLXI_9:G           | NONE                   | 40    |
out_pulse(XLXI_104/XLXI_4/XLXI_18/XLXI_5:O)| NONE(*)(XLXI_104/XLXI_4/XLXI_18/XLXI_4)| 1     |
XLXI_104/XLXI_4/XLXI_9:G           | NONE                   | 40    |
out_pulse(XLXI_104/XLXI_5/XLXI_18/XLXI_5:O)| NONE(*)(XLXI_104/XLXI_5/XLXI_18/XLXI_4)| 1     |
XLXI_104/XLXI_5/XLXI_9:G           | NONE                   | 40    |
clk                                | IBUFG                  | 112   |
XLXI_111_cstate_FFd3:Q             | NONE                   | 4     |
XLXI_113_startbitsync(XLXI_113__n00091:O)| NONE(*)(XLXI_113_start)| 1     |
XLXI_111_cstate_FFd6:Q             | NONE                   | 1     |
-----------------------------------+------------------------+-------+
(*) These 5 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: 28.584ns (Maximum Frequency: 34.985MHz)
   Minimum input arrival time before clock: 7.539ns
   Maximum output required time after clock: 10.437ns
   Maximum combinational path delay: 10.128ns

=========================================================================
Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd d:\tdc48stop_20140630/_ngo -uc
chrono48_stop.ucf -p xc2s200-pq208-6 chrono48_stop3.ngc chrono48_stop3.ngd 

Reading NGO file "D:/TDC48Stop_20140630/chrono48_stop3.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "chrono48_stop.ucf" ...

Checking timing specifications ...
Checking expanded design ...
WARNING:NgdBuild:454 - logical net 'XLXI_103/XLXI_13_XLXI_1/CO' has no load
WARNING:NgdBuild:479 - The input pad net 'teststop' is driving one or more clock
   loads that should only use a dedicated clock buffer. This could result in
   large clock skews on this net. Check whether the correct type of BUF is being
   used to drive the clock buffer.

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   2

Total memory usage is 41036 kilobytes

Writing NGD file "chrono48_stop3.ngd" ...

Writing NGDBUILD log file "chrono48_stop3.bld"...

NGDBUILD done.
Completed process "Translate".



Started process "Map".

Using target part "2s200pq208-6".
Removing unused or disabled logic...
Running cover...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
Number of errors:      0
Number of warnings:   53
Logic Utilization:
  Total Number Slice Registers:     425 out of  4,704    9%
    Number used as Flip Flops:                    265
    Number used as Latches:                       160
  Number of 4 input LUTs:           431 out of  4,704    9%
Logic Distribution:
    Number of occupied Slices:                         715 out of  2,352   30%
    Number of Slices containing only related logic:    715 out of    715  100%
    Number of Slices containing unrelated logic:         0 out of    715    0%
        *See NOTES below for an explanation of the effects of unrelated logic
Total Number 4 input LUTs:          627 out of  4,704   13%
      Number used as logic:                       431
      Number used as a route-thru:                196
   Number of bonded IOBs:            15 out of    140   10%
      IOB Flip Flops:                               2
   Number of GCLKs:                   2 out of      4   50%
   Number of GCLKIOBs:                1 out of      4   25%
   Number of DLLs:                    2 out of      4   50%

   Number of RPM macros:            2
Total equivalent gate count for design:  21,405
Additional JTAG gate count for IOBs:  768
Peak Memory Usage:  72 MB

NOTES:

   Related logic is defined as being logic that shares connectivity -
   e.g. two LUTs are "related" if they share common inputs.
   When assembling slices, Map gives priority to combine logic that
   is related.  Doing so results in the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin
   packing unrelated logic into a slice once 99% of the slices are
   occupied through related logic packing.

   Note that once logic distribution reaches the 99% level through
   related logic packing, this does not mean the device is completely
   utilized.  Unrelated logic packing will then begin, continuing until
   all usable LUTs and FFs are occupied.  Depending on your timing
   budget, increased levels of unrelated logic packing may adversely
   affect the overall timing performance of your design.


Mapping completed.
See MAP report file "chrono48_stop3_map.mrp" for details.
Completed process "Map".

Mapping Module chrono48_stop3 . . .
MAP command line:
map -intstyle ise -p xc2s200-pq208-6 -cm area -pr b -k 4 -c 100 -tx on -o chrono48_stop3_map.ncd chrono48_stop3.ngd chrono48_stop3.pcf
Mapping Module chrono48_stop3: DONE



Started process "Place & Route".





Constraints file: chrono48_stop3.pcf

Loading device database for application Par from file "chrono48_stop3_map.ncd".
   "chrono48_stop3" is an NCD, version 2.38, device xc2s200, package pq208,
speed -6
Loading device for application Par from file 'v200.nph' in environment
C:/Xilinx.
Device speed data version:  PRODUCTION 1.27 2003-06-19.


Resolving physical constraints.
Finished resolving physical constraints.

Device utilization summary:

   Number of External GCLKIOBs         1 out of 4      25%
   Number of External IOBs            15 out of 140    10%
      Number of LOCed External IOBs   15 out of 15    100%

   Number of SLICEs                  715 out of 2352   30%

   Number of DLLs                      2 out of 4      50%
   Number of GCLKs                     2 out of 4      50%



Overall effort level (-ol):   Standard (set by user)
Placer effort level (-pl):    Standard (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    Standard (set by user)


Phase 1.1
Phase 1.1 (Checksum:98a183) REAL time: 0 secs 

Phase 2.23
Phase 2.23 (Checksum:1312cfe) REAL time: 0 secs 

Phase 3.3
Phase 3.3 (Checksum:1c9c37d) REAL time: 0 secs 

Phase 4.5
Phase 4.5 (Checksum:26259fc) REAL time: 0 secs 

Phase 5.8
....
Phase 5.8 (Checksum:bc06aa) REAL time: 0 secs 

Phase 6.5
Phase 6.5 (Checksum:39386fa) REAL time: 0 secs 

Phase 7.18
Phase 7.18 (Checksum:42c1d79) REAL time: 0 secs 

Writing design to file chrono48_stop3.ncd.

Total REAL time to Placer completion: 2 secs 
Total CPU time to Placer completion: 1 secs 


Phase 1: 3380 unrouted;       REAL time: 2 secs 

Phase 2: 2839 unrouted;       REAL time: 8 secs 

Phase 3: 580 unrouted;       REAL time: 8 secs 

Phase 4: 0 unrouted;       REAL time: 8 secs 

Total REAL time to Router completion: 9 secs 
Total CPU time to Router completion: 8 secs 

Generating "par" statistics.

**************************
Generating Clock Report
**************************

+----------------------------+----------+--------+------------+-------------+
|         Clock Net          | Resource | Fanout |Net Skew(ns)|Max Delay(ns)|
+----------------------------+----------+--------+------------+-------------+
|    clk100mhz_OBUF          |  Global  |  134   |  0.077     |  0.543      |
+----------------------------+----------+--------+------------+-------------+
|XLXI_104/XLXI_4/XLXI_18/    |          |        |            |             |
|               out_pulse    |   Local  |    1   |  0.000     |  0.583      |
+----------------------------+----------+--------+------------+-------------+
|XLXI_104/XLXI_3/XLXI_18/    |          |        |            |             |
|               out_pulse    |   Local  |    1   |  0.000     |  0.573      |
+----------------------------+----------+--------+------------+-------------+
|XLXI_104/XLXI_2/XLXI_18/    |          |        |            |             |
|               out_pulse    |   Local  |    1   |  0.000     |  0.592      |
+----------------------------+----------+--------+------------+-------------+
|XLXI_104/XLXI_5/XLXI_18/    |          |        |            |             |
|               out_pulse    |   Local  |    1   |  0.000     |  0.587      |
+----------------------------+----------+--------+------------+-------------+
|          clk25mhz          |   Local  |   72   |  1.604     |  4.409      |
+----------------------------+----------+--------+------------+-------------+
|    XLXI_111_cstate_FFd3    |   Local  |    4   |  0.021     |  3.146      |
+----------------------------+----------+--------+------------+-------------+
|    XLXI_111_cstate_FFd6    |   Local  |    2   |  0.000     |  1.301      |
+----------------------------+----------+--------+------------+-------------+
|   XLXI_113_startbitsync    |   Local  |    1   |  0.000     |  0.560      |
+----------------------------+----------+--------+------------+-------------+

Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 9 secs 
Total CPU time to PAR completion: 8 secs 

Peak Memory Usage:  67 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.

Writing design to file chrono48_stop3.ncd.


PAR done.
Completed process "Place & Route".


Started process "Generate Post-Place & Route Static Timing".


Analysis completed Thu Jul 03 10:11:48 2014
--------------------------------------------------------------------------------

Generating Report ...

Completed process "Generate Post-Place & Route Static Timing".

Place & Route Module chrono48_stop3 . . .
PAR command line: par -w -intstyle ise -ol std -t 1 chrono48_stop3_map.ncd chrono48_stop3.ncd chrono48_stop3.pcf
PAR completed successfully




Started process "Generate Programming File".

Completed process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------


Started process "View Verilog Functional Model".

Release 6.1i - sch2verilog G.23
Copyright (c) 1995-2003 Xilinx, Inc.  All rights reserved.
WARNING:DesignEntry:15 - Bus "dout(7:0)" is connected to too many source pins
   and/or IO Ports. A Wired Or connection will be used
WARNING:DesignEntry:13 - Net "cmd_rst_test" is connected to source pins and/or
   IO ports while there is no load pin connected to it
WARNING:DesignEntry:13 - Net "XLXN_111" is connected to source pins and/or IO
   ports while there is no load pin connected to it
WARNING:DesignEntry:13 - Net "uart_rdy" is connected to source pins and/or IO
   ports while there is no load pin connected to it
DRC Check completed: No Error found.
Verilog netlist file generated.
Completed process "View Verilog Functional Model".





Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling source file "clk_mul.vf"
Module <clk_mul> compiled
Compiling source file "router.v"
Module <router> compiled
Compiling source file "gen_sel_signals.v"
Module <gen_sel_signals> compiled
Compiling source file "fpga_addr_out.v"
Module <fpga_addr_out> compiled
Compiling source file "DAC.v"
Module <DAC> compiled
Compiling source file "priority_encoder.v"
Module <priority_encoder> compiled
Compiling source file "myfd8ce.vf"
Module <myfd8ce> compiled
Compiling source file "DFF_26bits.vf"
Module <dff_26bits> compiled
Compiling source file "cntr_registers.vf"
Module <cntr_registers> compiled
Compiling source file "cntr_reg_interface.v"
Module <cntr_reg_interface> compiled
Compiling source file "cc8ce1.vf"
Module <cc8ce1> compiled
Compiling source file "cc24ce.vf"
Module <cc24ce> compiled
Compiling source file "counter32bit.vf"
Module <counter32bit> compiled
Compiling source file "MainCount4Channel.vf"
Module <maincount4channel> compiled
Compiling source file "synclogic.vf"
Module <synclogic> compiled
Compiling source file "sel_vernier.v"
Module <sel_vernier> compiled
Compiling source file "andline8.vf"
Module <andline8> compiled
Compiling source file "andline16.vf"
Module <andline16> compiled
Compiling source file "andline40.vf"
Module <andline40> compiled
Compiling source file "ildceline8.vf"
Module <ildceline8> compiled
Compiling source file "ildceline16.vf"
Module <ildceline16> compiled
Compiling source file "ildceline40.vf"
Module <ildceline40> compiled
Compiling source file "xorcy_dline8.vf"
Module <xorcy_dline8> compiled
Compiling source file "xorcy_dline16.vf"
Module <xorcy_dline16> compiled
Compiling source file "xorcy_dline40.vf"
Module <xorcy_dline40> compiled
Compiling source file "vernier_40_gates.vf"
Module <vernier_40_gates> compiled
Compiling source file "stop_channel.vf"
Module <stop_channel> compiled
Compiling source file "four_stop_channels.vf"
Module <four_stop_channels> compiled
Compiling source file "inst_decoder.v"
Compiling source file "uart_baud.v"
Module <inst_decoder> compiled
Module <uart_baud> compiled
Compiling source file "uart_rx.v"
Module <uart_rx> compiled
Compiling source file "uart_tx.v"
Module <uart_tx> compiled
Compiling source file "Chrono48_stop3.vf"
Module <chrono48_stop3> compiled
No errors in compilation
Analysis of file <chrono48_stop3.prj> succeeded.
 

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <chrono48_stop3>.
Module <chrono48_stop3> is correct for synthesis.
 
    Set user-defined property "RLOC_ORIGIN =  R5C26" for instance <XLXI_103> in unit <chrono48_stop3>.
    Set user-defined property "RLOC_ORIGIN =  R8C3" for instance <XLXI_104> in unit <chrono48_stop3>.
    Set user-defined property "INIT =  0" for instance <XLXI_116> in unit <chrono48_stop3>.
Analyzing module <clk_mul>.
Module <clk_mul> is correct for synthesis.
 
    Set user-defined property "LOC =  dll0" for instance <XLXI_1> in unit <clk_mul>.
    Set user-defined property "CLKDV_DIVIDE =  16.000000" for instance <XLXI_1> in unit <clk_mul>.
    Set user-defined property "DUTY_CYCLE_CORRECTION =  true" for instance <XLXI_1> in unit <clk_mul>.
    Set user-defined property "LOC =  dll1" for instance <XLXI_2> in unit <clk_mul>.
    Set user-defined property "CLKDV_DIVIDE =  16.000000" for instance <XLXI_2> in unit <clk_mul>.
    Set user-defined property "DUTY_CYCLE_CORRECTION =  true" for instance <XLXI_2> in unit <clk_mul>.
    Set user-defined property "LOC =  gclkbuf0" for instance <XLXI_4> in unit <clk_mul>.
    Set user-defined property "LOC =  gclkbuf1" for instance <XLXI_5> in unit <clk_mul>.
Analyzing module <CLKDLL>.
Analyzing module <IBUFG>.
Analyzing module <BUFG>.
Analyzing module <INV>.
Analyzing module <OBUF_F_24>.
Analyzing module <router>.
Module <router> is correct for synthesis.
 
Analyzing module <gen_sel_signals>.
Module <gen_sel_signals> is correct for synthesis.
 
Analyzing module <fpga_addr_out>.
Module <fpga_addr_out> is correct for synthesis.
 
Analyzing module <DAC>.
Module <DAC> is correct for synthesis.
 
Analyzing module <priority_encoder>.
Module <priority_encoder> is correct for synthesis.
 
Analyzing module <maincount4channel>.
Module <maincount4channel> is correct for synthesis.
 
    Set user-defined property "RLOC =  R5C3" for instance <XLXI_11> in unit <maincount4channel>.
Analyzing module <cntr_registers>.
Module <cntr_registers> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0" for instance <XLXI_37> in unit <cntr_registers>.
    Set user-defined property "RLOC =  R1C0" for instance <XLXI_38> in unit <cntr_registers>.
    Set user-defined property "RLOC =  R2C0" for instance <XLXI_39> in unit <cntr_registers>.
    Set user-defined property "RLOC =  R3C0" for instance <XLXI_40> in unit <cntr_registers>.
Analyzing module <dff_26bits>.
Module <dff_26bits> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C4" for instance <XLXI_5> in unit <dff_26bits>.
    Set user-defined property "RLOC =  R0C8" for instance <XLXI_6> in unit <dff_26bits>.
    Set user-defined property "RLOC =  R0C12.S1" for instance <XLXI_7> in unit <dff_26bits>.
    Set user-defined property "INIT =  0" for instance <XLXI_7> in unit <dff_26bits>.
    Set user-defined property "RLOC =  R0C12.S0" for instance <XLXI_8> in unit <dff_26bits>.
    Set user-defined property "INIT =  0" for instance <XLXI_8> in unit <dff_26bits>.
    Set user-defined property "RLOC =  R0C0" for instance <XLXI_9> in unit <dff_26bits>.
    Set user-defined property "RLOC =  R0C13.S1" for instance <XLXI_10> in unit <dff_26bits>.
    Set user-defined property "INIT =  0" for instance <XLXI_10> in unit <dff_26bits>.
Analyzing module <myfd8ce>.
Module <myfd8ce> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0.S1" for instance <I_Q0> in unit <myfd8ce>.
    Set user-defined property "INIT =  0" for instance <I_Q0> in unit <myfd8ce>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <I_Q1> in unit <myfd8ce>.
    Set user-defined property "INIT =  0" for instance <I_Q1> in unit <myfd8ce>.
    Set user-defined property "RLOC =  R0C1.S1" for instance <I_Q2> in unit <myfd8ce>.
    Set user-defined property "INIT =  0" for instance <I_Q2> in unit <myfd8ce>.
    Set user-defined property "RLOC =  R0C1.S0" for instance <I_Q3> in unit <myfd8ce>.
    Set user-defined property "INIT =  0" for instance <I_Q3> in unit <myfd8ce>.
    Set user-defined property "RLOC =  R0C2.S1" for instance <I_Q4> in unit <myfd8ce>.
    Set user-defined property "INIT =  0" for instance <I_Q4> in unit <myfd8ce>.
    Set user-defined property "RLOC =  R0C2.S0" for instance <I_Q5> in unit <myfd8ce>.
    Set user-defined property "INIT =  0" for instance <I_Q5> in unit <myfd8ce>.
    Set user-defined property "RLOC =  R0C3.S1" for instance <I_Q6> in unit <myfd8ce>.
    Set user-defined property "INIT =  0" for instance <I_Q6> in unit <myfd8ce>.
    Set user-defined property "RLOC =  R0C3.S0" for instance <I_Q7> in unit <myfd8ce>.
    Set user-defined property "INIT =  0" for instance <I_Q7> in unit <myfd8ce>.
Analyzing module <FDCE>.
Analyzing module <cntr_reg_interface>.
Module <cntr_reg_interface> is correct for synthesis.
 
Analyzing module <counter32bit>.
Module <counter32bit> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0" for instance <XLXI_1> in unit <counter32bit>.
    Set user-defined property "INIT =  0" for instance <XLXI_5> in unit <counter32bit>.
    Set user-defined property "INIT =  0" for instance <XLXI_9> in unit <counter32bit>.
Analyzing module <cc24ce>.
Module <cc24ce> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0" for instance <XLXI_2> in unit <cc24ce>.
    Set user-defined property "RLOC =  R4C0" for instance <XLXI_3> in unit <cc24ce>.
    Set user-defined property "RLOC =  R8C0" for instance <XLXI_4> in unit <cc24ce>.
    Set user-defined property "RLOC =  R12C0" for instance <XLXI_7> in unit <cc24ce>.
Analyzing module <cc8ce1>.
Module <cc8ce1> is correct for synthesis.
 
    Set user-defined property "RLOC =  R3C0.S0" for instance <I_36_4> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R3C0.S0" for instance <I_36_26> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R3C0.S0" for instance <I_36_35> in unit <cc8ce1>.
    Set user-defined property "INIT =  0" for instance <I_36_35> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R3C0.S0" for instance <I_36_36> in unit <cc8ce1>.
    Set user-defined property "INIT =  0" for instance <I_36_36> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R2C0.S0" for instance <I_36_224> in unit <cc8ce1>.
    Set user-defined property "INIT =  0" for instance <I_36_224> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R2C0.S0" for instance <I_36_233> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R2C0.S0" for instance <I_36_237> in unit <cc8ce1>.
    Set user-defined property "INIT =  0" for instance <I_36_237> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R2C0.S0" for instance <I_36_246> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R1C0.S0" for instance <I_36_250> in unit <cc8ce1>.
    Set user-defined property "INIT =  0" for instance <I_36_250> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R1C0.S0" for instance <I_36_259> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R1C0.S0" for instance <I_36_263> in unit <cc8ce1>.
    Set user-defined property "INIT =  0" for instance <I_36_263> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R1C0.S0" for instance <I_36_272> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <I_36_276> in unit <cc8ce1>.
    Set user-defined property "INIT =  0" for instance <I_36_276> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <I_36_285> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <I_36_289> in unit <cc8ce1>.
    Set user-defined property "INIT =  0" for instance <I_36_289> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <I_36_298> in unit <cc8ce1>.
Analyzing module <MUXCY_L>.
Analyzing module <XORCY>.
Analyzing module <MUXCY>.
Analyzing module <AND2B1>.
Analyzing module <four_stop_channels>.
Module <four_stop_channels> is correct for synthesis.
 
    Set user-defined property "RLOC =  R14C0" for instance <XLXI_2> in unit <four_stop_channels>.
    Set user-defined property "RLOC =  R12C0" for instance <XLXI_3> in unit <four_stop_channels>.
    Set user-defined property "RLOC =  R10C0" for instance <XLXI_4> in unit <four_stop_channels>.
    Set user-defined property "RLOC =  R8C0" for instance <XLXI_5> in unit <four_stop_channels>.
Analyzing module <stop_channel>.
Module <stop_channel> is correct for synthesis.
 
    Set user-defined property "INIT =  0" for instance <XLXI_17> in unit <stop_channel>.
    Set user-defined property "RLOC =  R1C0" for instance <XLXI_18> in unit <stop_channel>.
    Set user-defined property "RLOC =  R0C1" for instance <XLXI_19> in unit <stop_channel>.
Analyzing module <XOR2>.
Analyzing module <AND2>.
Analyzing module <synclogic>.
Module <synclogic> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0.S0" for instance <ff_clksyn> in unit <synclogic>.
    Set user-defined property "INIT =  0" for instance <ff_clksyn> in unit <synclogic>.
    Set user-defined property "RLOC =  R0C0.S1" for instance <XLXI_4> in unit <synclogic>.
    Set user-defined property "INIT =  0" for instance <XLXI_4> in unit <synclogic>.
    Set user-defined property "RLOC =  R0C0.S1" for instance <XLXI_6> in unit <synclogic>.
Analyzing module <OR2>.
Analyzing module <FMAP>.
Analyzing module <vernier_40_gates>.
Module <vernier_40_gates> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0" for instance <XLXI_2> in unit <vernier_40_gates>.
    Set user-defined property "RLOC =  R1C0" for instance <XLXI_3> in unit <vernier_40_gates>.
    Set user-defined property "RLOC =  R1C0" for instance <XLXI_4> in unit <vernier_40_gates>.
Analyzing module <sel_vernier>.
Module <sel_vernier> is correct for synthesis.
 
Analyzing module <andline40>.
Module <andline40> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C16" for instance <XLXI_1> in unit <andline40>.
    Set user-defined property "RLOC =  R0C8" for instance <XLXI_2> in unit <andline40>.
    Set user-defined property "RLOC =  R0C0" for instance <XLXI_3> in unit <andline40>.
Analyzing module <andline8>.
Module <andline8> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0.S1" for instance <and_0> in unit <andline8>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <and_1> in unit <andline8>.
    Set user-defined property "RLOC =  R0C1.S1" for instance <and_2> in unit <andline8>.
    Set user-defined property "RLOC =  R0C1.S0" for instance <and_3> in unit <andline8>.
    Set user-defined property "RLOC =  R0C2.S1" for instance <and_4> in unit <andline8>.
    Set user-defined property "RLOC =  R0C2.S0" for instance <and_5> in unit <andline8>.
    Set user-defined property "RLOC =  R0C3.S1" for instance <and_6> in unit <andline8>.
    Set user-defined property "RLOC =  R0C3.S0" for instance <and_7> in unit <andline8>.
Analyzing module <MULT_AND>.
Analyzing module <andline16>.
Module <andline16> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0.S1" for instance <and_0> in unit <andline16>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <and_1> in unit <andline16>.
    Set user-defined property "RLOC =  R0C1.S1" for instance <and_2> in unit <andline16>.
    Set user-defined property "RLOC =  R0C1.S0" for instance <and_3> in unit <andline16>.
    Set user-defined property "RLOC =  R0C2.S1" for instance <and_4> in unit <andline16>.
    Set user-defined property "RLOC =  R0C2.S0" for instance <and_5> in unit <andline16>.
    Set user-defined property "RLOC =  R0C3.S1" for instance <and_6> in unit <andline16>.
    Set user-defined property "RLOC =  R0C3.S0" for instance <and_7> in unit <andline16>.
    Set user-defined property "RLOC =  R0C4.S1" for instance <and_8> in unit <andline16>.
    Set user-defined property "RLOC =  R0C4.S0" for instance <and_9> in unit <andline16>.
    Set user-defined property "RLOC =  R0C5.S1" for instance <and_10> in unit <andline16>.
    Set user-defined property "RLOC =  R0C5.S0" for instance <and_11> in unit <andline16>.
    Set user-defined property "RLOC =  R0C6.S1" for instance <and_12> in unit <andline16>.
    Set user-defined property "RLOC =  R0C6.S0" for instance <and_13> in unit <andline16>.
    Set user-defined property "RLOC =  R0C7.S1" for instance <and_14> in unit <andline16>.
    Set user-defined property "RLOC =  R0C7.S0" for instance <and_15> in unit <andline16>.
Analyzing module <ildceline40>.
Module <ildceline40> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C16" for instance <XLXI_4> in unit <ildceline40>.
    Set user-defined property "RLOC =  R0C8" for instance <XLXI_5> in unit <ildceline40>.
    Set user-defined property "RLOC =  R0C0" for instance <XLXI_6> in unit <ildceline40>.
Analyzing module <ildceline8>.
Module <ildceline8> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0.S1" for instance <latch_0> in unit <ildceline8>.
    Set user-defined property "INIT =  0" for instance <latch_0> in unit <ildceline8>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <latch_1> in unit <ildceline8>.
    Set user-defined property "INIT =  0" for instance <latch_1> in unit <ildceline8>.
    Set user-defined property "RLOC =  R0C1.S1" for instance <latch_2> in unit <ildceline8>.
    Set user-defined property "INIT =  0" for instance <latch_2> in unit <ildceline8>.
    Set user-defined property "RLOC =  R0C1.S0" for instance <latch_3> in unit <ildceline8>.
    Set user-defined property "INIT =  0" for instance <latch_3> in unit <ildceline8>.
    Set user-defined property "RLOC =  R0C2.S1" for instance <latch_4> in unit <ildceline8>.
    Set user-defined property "INIT =  0" for instance <latch_4> in unit <ildceline8>.
    Set user-defined property "RLOC =  R0C2.S0" for instance <latch_5> in unit <ildceline8>.
    Set user-defined property "INIT =  0" for instance <latch_5> in unit <ildceline8>.
    Set user-defined property "RLOC =  R0C3.S1" for instance <latch_6> in unit <ildceline8>.
    Set user-defined property "INIT =  0" for instance <latch_6> in unit <ildceline8>.
    Set user-defined property "RLOC =  R0C3.S0" for instance <latch_7> in unit <ildceline8>.
    Set user-defined property "INIT =  0" for instance <latch_7> in unit <ildceline8>.
Analyzing module <LDCE_1>.
Analyzing module <ildceline16>.
Module <ildceline16> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0.S1" for instance <latch_0> in unit <ildceline16>.
    Set user-defined property "INIT =  0" for instance <latch_0> in unit <ildceline16>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <latch_1> in unit <ildceline16>.
    Set user-defined property "INIT =  0" for instance <latch_1> in unit <ildceline16>.
    Set user-defined property "RLOC =  R0C1.S1" for instance <latch_2> in unit <ildceline16>.
    Set user-defined property "INIT =  0" for instance <latch_2> in unit <ildceline16>.
    Set user-defined property "RLOC =  R0C1.S0" for instance <latch_3> in unit <ildceline16>.
    Set user-defined property "INIT =  0" for instance <latch_3> in unit <ildceline16>.
    Set user-defined property "RLOC =  R0C2.S1" for instance <latch_4> in unit <ildceline16>.
    Set user-defined property "INIT =  0" for instance <latch_4> in unit <ildceline16>.
    Set user-defined property "RLOC =  R0C2.S0" for instance <latch_5> in unit <ildceline16>.
    Set user-defined property "INIT =  0" for instance <latch_5> in unit <ildceline16>.
    Set user-defined property "RLOC =  R0C3.S1" for instance <latch_6> in unit <ildceline16>.
    Set user-defined property "INIT =  0" for instance <latch_6> in unit <ildceline16>.
    Set user-defined property "RLOC =  R0C3.S0" for instance <latch_7> in unit <ildceline16>.
    Set user-defined property "INIT =  0" for instance <latch_7> in unit <ildceline16>.
    Set user-defined property "RLOC =  R0C4.S1" for instance <latch_8> in unit <ildceline16>.
    Set user-defined property "INIT =  0" for instance <latch_8> in unit <ildceline16>.
    Set user-defined property "RLOC =  R0C4.S0" for instance <latch_9> in unit <ildceline16>.
    Set user-defined property "INIT =  0" for instance <latch_9> in unit <ildceline16>.
    Set user-defined property "RLOC =  R0C5.S1" for instance <latch_10> in unit <ildceline16>.
    Set user-defined property "INIT =  0" for instance <latch_10> in unit <ildceline16>.
    Set user-defined property "RLOC =  R0C5.S0" for instance <latch_11> in unit <ildceline16>.
    Set user-defined property "INIT =  0" for instance <latch_11> in unit <ildceline16>.
    Set user-defined property "RLOC =  R0C6.S1" for instance <latch_12> in unit <ildceline16>.
    Set user-defined property "INIT =  0" for instance <latch_12> in unit <ildceline16>.
    Set user-defined property "RLOC =  R0C6.S0" for instance <latch_13> in unit <ildceline16>.
    Set user-defined property "INIT =  0" for instance <latch_13> in unit <ildceline16>.
    Set user-defined property "RLOC =  R0C7.S1" for instance <latch_14> in unit <ildceline16>.
    Set user-defined property "INIT =  0" for instance <latch_14> in unit <ildceline16>.
    Set user-defined property "RLOC =  R0C7.S0" for instance <latch_15> in unit <ildceline16>.
    Set user-defined property "INIT =  0" for instance <latch_15> in unit <ildceline16>.
Analyzing module <xorcy_dline40>.
Module <xorcy_dline40> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0.S1" for instance <XLXI_3> in unit <xorcy_dline40>.
    Set user-defined property "RLOC =  R0C16" for instance <XLXI_4> in unit <xorcy_dline40>.
    Set user-defined property "RLOC =  R0C8" for instance <XLXI_5> in unit <xorcy_dline40>.
    Set user-defined property "RLOC =  R0C0" for instance <XLXI_6> in unit <xorcy_dline40>.
Analyzing module <xorcy_dline8>.
Module <xorcy_dline8> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0.S1" for instance <xor_0> in unit <xorcy_dline8>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <xor_1> in unit <xorcy_dline8>.
    Set user-defined property "RLOC =  R0C1.S1" for instance <xor_2> in unit <xorcy_dline8>.
    Set user-defined property "RLOC =  R0C1.S0" for instance <xor_3> in unit <xorcy_dline8>.
    Set user-defined property "RLOC =  R0C2.S1" for instance <xor_4> in unit <xorcy_dline8>.
    Set user-defined property "RLOC =  R0C2.S0" for instance <xor_5> in unit <xorcy_dline8>.
    Set user-defined property "RLOC =  R0C3.S1" for instance <xor_6> in unit <xorcy_dline8>.
    Set user-defined property "RLOC =  R0C3.S0" for instance <xor_7> in unit <xorcy_dline8>.
Analyzing module <XORCY_D>.
Analyzing module <xorcy_dline16>.
Module <xorcy_dline16> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0.S1" for instance <xor_0> in unit <xorcy_dline16>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <xor_1> in unit <xorcy_dline16>.
    Set user-defined property "RLOC =  R0C1.S1" for instance <xor_2> in unit <xorcy_dline16>.
    Set user-defined property "RLOC =  R0C1.S0" for instance <xor_3> in unit <xorcy_dline16>.
    Set user-defined property "RLOC =  R0C2.S1" for instance <xor_4> in unit <xorcy_dline16>.
    Set user-defined property "RLOC =  R0C2.S0" for instance <xor_5> in unit <xorcy_dline16>.
    Set user-defined property "RLOC =  R0C3.S1" for instance <xor_6> in unit <xorcy_dline16>.
    Set user-defined property "RLOC =  R0C3.S0" for instance <xor_7> in unit <xorcy_dline16>.
    Set user-defined property "RLOC =  R0C4.S1" for instance <xor_8> in unit <xorcy_dline16>.
    Set user-defined property "RLOC =  R0C4.S0" for instance <xor_9> in unit <xorcy_dline16>.
    Set user-defined property "RLOC =  R0C5.S1" for instance <xor_10> in unit <xorcy_dline16>.
    Set user-defined property "RLOC =  R0C5.S0" for instance <xor_11> in unit <xorcy_dline16>.
    Set user-defined property "RLOC =  R0C6.S1" for instance <xor_12> in unit <xorcy_dline16>.
    Set user-defined property "RLOC =  R0C6.S0" for instance <xor_13> in unit <xorcy_dline16>.
    Set user-defined property "RLOC =  R0C7.S1" for instance <xor_14> in unit <xorcy_dline16>.
    Set user-defined property "RLOC =  R0C7.S0" for instance <xor_15> in unit <xorcy_dline16>.
Analyzing module <IBUF>.
Analyzing module <inst_decoder>.
Module <inst_decoder> is correct for synthesis.
 
Analyzing module <uart_baud>.
Module <uart_baud> is correct for synthesis.
 
Analyzing module <uart_rx>.
Module <uart_rx> is correct for synthesis.
 
Analyzing module <uart_tx>.
Module <uart_tx> is correct for synthesis.
 
Analyzing module <GND>.
Analyzing module <FDC>.
Analyzing module <VCC>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <xorcy_dline16>.
    Related source file is xorcy_dline16.vf.
Unit <xorcy_dline16> synthesized.


Synthesizing Unit <xorcy_dline8>.
    Related source file is xorcy_dline8.vf.
Unit <xorcy_dline8> synthesized.


Synthesizing Unit <ildceline16>.
    Related source file is ildceline16.vf.
Unit <ildceline16> synthesized.


Synthesizing Unit <ildceline8>.
    Related source file is ildceline8.vf.
Unit <ildceline8> synthesized.


Synthesizing Unit <andline16>.
    Related source file is andline16.vf.
Unit <andline16> synthesized.


Synthesizing Unit <andline8>.
    Related source file is andline8.vf.
Unit <andline8> synthesized.


Synthesizing Unit <xorcy_dline40>.
    Related source file is xorcy_dline40.vf.
Unit <xorcy_dline40> synthesized.


Synthesizing Unit <ildceline40>.
    Related source file is ildceline40.vf.
Unit <ildceline40> synthesized.


Synthesizing Unit <andline40>.
    Related source file is andline40.vf.
Unit <andline40> synthesized.


Synthesizing Unit <sel_vernier>.
    Related source file is sel_vernier.v.
    Found 40-bit tristate buffer for signal <Vout>.
    Summary:
	inferred  40 Tristate(s).
Unit <sel_vernier> synthesized.


Synthesizing Unit <vernier_40_gates>.
    Related source file is vernier_40_gates.vf.
Unit <vernier_40_gates> synthesized.


Synthesizing Unit <synclogic>.
    Related source file is synclogic.vf.
Unit <synclogic> synthesized.


Synthesizing Unit <stop_channel>.
    Related source file is stop_channel.vf.
Unit <stop_channel> synthesized.


Synthesizing Unit <cc8ce1>.
    Related source file is cc8ce1.vf.
Unit <cc8ce1> synthesized.


Synthesizing Unit <cc24ce>.
    Related source file is cc24ce.vf.
WARNING:Xst:646 - Signal <ovf26> is assigned but never used.
Unit <cc24ce> synthesized.


Synthesizing Unit <myfd8ce>.
    Related source file is myfd8ce.vf.
Unit <myfd8ce> synthesized.


Synthesizing Unit <dff_26bits>.
    Related source file is DFF_26bits.vf.
Unit <dff_26bits> synthesized.


Synthesizing Unit <counter32bit>.
    Related source file is counter32bit.vf.
Unit <counter32bit> synthesized.


Synthesizing Unit <cntr_reg_interface>.
    Related source file is cntr_reg_interface.v.
    Found 8-bit tristate buffer for signal <cntr4_in_byte>.
    Found 8-bit tristate buffer for signal <cntr3_in_byte>.
    Found 8-bit tristate buffer for signal <cntr2_in_byte>.
    Found 8-bit tristate buffer for signal <cntr1_in_byte>.
    Summary:
	inferred 128 Tristate(s).
Unit <cntr_reg_interface> synthesized.


Synthesizing Unit <cntr_registers>.
    Related source file is cntr_registers.vf.
Unit <cntr_registers> synthesized.


Synthesizing Unit <uart_tx>.
    Related source file is uart_tx.v.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 6                                              |
    | Inputs             | 2                                              |
    | Outputs            | 2                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | 0001                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 9-bit register for signal <data_buf>.
    Found 8-bit register for signal <datareg>.
    Found 1-bit register for signal <din_rdyreg>.
    Found 4-bit up counter for signal <sample_count>.
    Found 4-bit up counter for signal <shift_count>.
    Found 9 1-bit 2-to-1 multiplexers.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   2 Counter(s).
	inferred  18 D-type flip-flop(s).
	inferred   9 Multiplexer(s).
Unit <uart_tx> synthesized.


Synthesizing Unit <uart_rx>.
    Related source file is uart_rx.v.
WARNING:Xst:646 - Signal <dout_byte_temp<0>> is assigned but never used.
    Found finite state machine <FSM_1> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 10                                             |
    | Inputs             | 4                                              |
    | Outputs            | 2                                              |
    | Clock              | clk (rising_edge)                              |
    | Clock enable       | enable (positive)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00001                                          |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit register for signal <dout_byte>.
    Found 4-bit up counter for signal <bit_count>.
    Found 10-bit register for signal <dout_byte_temp>.
    Found 4-bit up counter for signal <sample_count>.
    Found 3-bit register for signal <ser_in_reg>.
    Found 1-bit register for signal <start>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   2 Counter(s).
	inferred  22 D-type flip-flop(s).
Unit <uart_rx> synthesized.


Synthesizing Unit <uart_baud>.
    Related source file is uart_baud.v.
    Found 8-bit up counter for signal <cnt1>.
    Summary:
	inferred   1 Counter(s).
Unit <uart_baud> synthesized.


Synthesizing Unit <inst_decoder>.
    Related source file is inst_decoder.v.
WARNING:Xst:646 - Signal <data_reg<5>> is assigned but never used.
WARNING:Xst:646 - Signal <shift<5>> is assigned but never used.
    Found finite state machine <FSM_2> for signal <cstate>.
    -----------------------------------------------------------------------
    | States             | 11                                             |
    | Transitions        | 20                                             |
    | Inputs             | 9                                              |
    | Outputs            | 8                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | res (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00000000001                                    |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 5-bit register for signal <pkt_addr>.
    Found 3-bit comparator equal for signal <$n0025> created at line 209.
    Found 8-bit register for signal <data_reg>.
    Found 3-bit register for signal <dev_addr_reg>.
    Found 6-bit register for signal <shift>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  22 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <inst_decoder> synthesized.


Synthesizing Unit <four_stop_channels>.
    Related source file is four_stop_channels.vf.
Unit <four_stop_channels> synthesized.


Synthesizing Unit <maincount4channel>.
    Related source file is MainCount4Channel.vf.
WARNING:Xst:646 - Signal <Q<31:27>> is assigned but never used.
Unit <maincount4channel> synthesized.


Synthesizing Unit <priority_encoder>.
    Related source file is priority_encoder.v.
    Found 8-bit tristate buffer for signal <dataOutz>.
    Summary:
	inferred   8 Tristate(s).
Unit <priority_encoder> synthesized.


Synthesizing Unit <DAC>.
    Related source file is DAC.v.
    Found 16x8-bit ROM for signal <dacinreg>.
    Found 8-bit tristate buffer for signal <dac_val>.
    Found 8-bit adder carry out for signal <$n0002>.
    Found 8-bit register for signal <Accum>.
    Found 4-bit up counter for signal <DACaddr>.
    Summary:
	inferred   1 ROM(s).
	inferred   1 Counter(s).
	inferred   8 D-type flip-flop(s).
	inferred   1 Adder/Subtracter(s).
	inferred   8 Tristate(s).
Unit <DAC> synthesized.


Synthesizing Unit <fpga_addr_out>.
    Related source file is fpga_addr_out.v.
    Found 8-bit tristate buffer for signal <dout>.
    Summary:
	inferred   8 Tristate(s).
Unit <fpga_addr_out> synthesized.


Synthesizing Unit <gen_sel_signals>.
    Related source file is gen_sel_signals.v.
WARNING:Xst:646 - Signal <sel_out<31:24>> is assigned but never used.
    Found 32x32-bit ROM for signal <sel_out>.
    Summary:
	inferred   1 ROM(s).
Unit <gen_sel_signals> synthesized.


Synthesizing Unit <router>.
    Related source file is router.v.
    Found 1-bit tristate buffer for signal <tx_uc>.
    Summary:
	inferred   1 Tristate(s).
Unit <router> synthesized.


Synthesizing Unit <clk_mul>.
    Related source file is clk_mul.vf.
Unit <clk_mul> synthesized.


Synthesizing Unit <chrono48_stop3>.
    Related source file is Chrono48_stop3.vf.
WARNING:Xst:646 - Signal <XLXN_111> is assigned but never used.
WARNING:Xst:646 - Signal <sel_ver_bytes<0>> is assigned but never used.
WARNING:Xst:646 - Signal <uart_rdy> is assigned but never used.
WARNING:Xst:646 - Signal <cmd_rst_test> is assigned but never used.
Unit <chrono48_stop3> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# FSMs                             : 3
# ROMs                             : 2
  16x8-bit ROM                     : 1
  32x32-bit ROM                    : 1
# Registers                        : 28
  1-bit register                   : 21
  5-bit register                   : 1
  8-bit register                   : 4
  9-bit register                   : 1
  3-bit register                   : 1
# Counters                         : 6
  4-bit up counter                 : 5
  8-bit up counter                 : 1
# Multiplexers                     : 1
  2-to-1 multiplexer               : 1
# Tristates                        : 24
  1-bit tristate buffer            : 1
  40-bit tristate buffer           : 4
  8-bit tristate buffer            : 19
# Adders/Subtractors               : 1
  8-bit adder carry out            : 1
# Comparators                      : 1
  3-bit comparator equal           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Selecting encoding for FSM_2 ...
Optimizing FSM <FSM_2> on signal <cstate> with one-hot encoding.
Selecting encoding for FSM_1 ...
Optimizing FSM <FSM_1> on signal <state> with one-hot encoding.
Selecting encoding for FSM_0 ...
Optimizing FSM <FSM_0> on signal <state> with one-hot encoding.

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1291 - FF/Latch <data_reg_5> is unconnected in block <inst_decoder>.
WARNING:Xst:1291 - FF/Latch <dout_byte_5> is unconnected in block <XLXI_113>.

Optimizing unit <chrono48_stop3> ...

Optimizing unit <DAC> ...

Optimizing unit <priority_encoder> ...

Optimizing unit <inst_decoder> ...

Optimizing unit <uart_baud> ...

Optimizing unit <uart_rx> ...

Optimizing unit <cntr_reg_interface> ...

Optimizing unit <myfd8ce> ...

Optimizing unit <cc8ce1> ...

Optimizing unit <synclogic> ...

Optimizing unit <sel_vernier> ...

Optimizing unit <andline8> ...

Optimizing unit <andline16> ...

Optimizing unit <ildceline8> ...

Optimizing unit <ildceline16> ...

Optimizing unit <xorcy_dline8> ...

Optimizing unit <xorcy_dline16> ...

Optimizing unit <dff_26bits> ...

Optimizing unit <cc24ce> ...

Optimizing unit <andline40> ...

Optimizing unit <ildceline40> ...

Optimizing unit <xorcy_dline40> ...

Optimizing unit <uart_tx> ...

Optimizing unit <cntr_registers> ...

Optimizing unit <counter32bit> ...

Optimizing unit <vernier_40_gates> ...

Optimizing unit <maincount4channel> ...

Optimizing unit <stop_channel> ...

Optimizing unit <four_stop_channels> ...
Loading device for application Xst from file 'v200.nph' in environment C:/Xilinx.

Mapping all equations...
WARNING:Xst:1291 - FF/Latch <XLXI_113_dout_byte_5> is unconnected in block <chrono48_stop3>.
Building and optimizing final netlist ...
WARNING:Xst:1291 - FF/Latch <XLXI_100_Accum_0> is unconnected in block <chrono48_stop3>.
Found area constraint ratio of 100 (+ 5) on block chrono48_stop3, actual ratio is 21.
FlipFlop XLXI_111_pkt_addr_0 has been replicated 1 time(s)
FlipFlop XLXI_111_pkt_addr_1 has been replicated 1 time(s)
FlipFlop XLXI_111_pkt_addr_2 has been replicated 1 time(s)
FlipFlop XLXI_111_pkt_addr_3 has been replicated 1 time(s)
FlipFlop XLXI_111_pkt_addr_4 has been replicated 1 time(s)
FlipFlop XLXI_111_cstate_FFd5 has been replicated 2 time(s)

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s200pq208-6 

 Number of Slices:                     487  out of   2352    20%  
 Number of Slice Flip Flops:           434  out of   4704     9%  
 Number of 4 input LUTs:               261  out of   4704     5%  
 Number of bonded IOBs:                 15  out of    144    10%  
 Number of TBUFs:                      312  out of   2352    13%  
 Number of GCLKs:                        3  out of      4    75%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | Clock_Mul_XLXI_1:CLK2X+Clock_Mul_XLXI_2:CLK2X| 150   |
out_pulse(XLXI_104/XLXI_2/XLXI_18/XLXI_5:O)| NONE(*)(XLXI_104/XLXI_2/XLXI_18/XLXI_4)| 1     |
XLXI_104/XLXI_2/XLXI_9:G           | NONE                   | 40    |
out_pulse(XLXI_104/XLXI_3/XLXI_18/XLXI_5:O)| NONE(*)(XLXI_104/XLXI_3/XLXI_18/XLXI_4)| 1     |
XLXI_104/XLXI_3/XLXI_9:G           | NONE                   | 40    |
out_pulse(XLXI_104/XLXI_4/XLXI_18/XLXI_5:O)| NONE(*)(XLXI_104/XLXI_4/XLXI_18/XLXI_4)| 1     |
XLXI_104/XLXI_4/XLXI_9:G           | NONE                   | 40    |
out_pulse(XLXI_104/XLXI_5/XLXI_18/XLXI_5:O)| NONE(*)(XLXI_104/XLXI_5/XLXI_18/XLXI_4)| 1     |
XLXI_104/XLXI_5/XLXI_9:G           | NONE                   | 40    |
clk                                | IBUFG                  | 113   |
start_clk_sync                     | BUFGP                  | 1     |
XLXI_111_cstate_FFd3:Q             | NONE                   | 4     |
XLXI_113_startbitsync(XLXI_113__n00091:O)| NONE(*)(XLXI_113_start)| 1     |
XLXI_111_cstate_FFd6:Q             | NONE                   | 1     |
-----------------------------------+------------------------+-------+
(*) These 5 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: 28.584ns (Maximum Frequency: 34.985MHz)
   Minimum input arrival time before clock: 7.195ns
   Maximum output required time after clock: 10.437ns
   Maximum combinational path delay: 10.128ns

=========================================================================
Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd d:\tdc48stop_20140630/_ngo -uc
chrono48_stop.ucf -p xc2s200-pq208-6 chrono48_stop3.ngc chrono48_stop3.ngd 

Reading NGO file "D:/TDC48Stop_20140630/chrono48_stop3.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "chrono48_stop.ucf" ...

Checking timing specifications ...
Checking expanded design ...
WARNING:NgdBuild:477 - clock net 'start_clk_sync_BUFGP' has non-clock
   connections. These problematic connections include:
     pin I0 on block XLXI_104/XLXI_2/XLXI_15 with type XOR2,
     pin I0 on block XLXI_104/XLXI_2/XLXI_16 with type AND2,
     pin I0 on block XLXI_104/XLXI_3/XLXI_15 with type XOR2,
     pin I0 on block XLXI_104/XLXI_3/XLXI_16 with type AND2,
     pin I0 on block XLXI_104/XLXI_4/XLXI_15 with type XOR2,
     pin I0 on block XLXI_104/XLXI_4/XLXI_16 with type AND2,
     pin I0 on block XLXI_104/XLXI_5/XLXI_15 with type XOR2,
     pin I0 on block XLXI_104/XLXI_5/XLXI_16 with type AND2
WARNING:NgdBuild:454 - logical net 'XLXI_103/XLXI_13_XLXI_1/CO' has no load
WARNING:NgdBuild:479 - The input pad net 'teststop' is driving one or more clock
   loads that should only use a dedicated clock buffer. This could result in
   large clock skews on this net. Check whether the correct type of BUF is being
   used to drive the clock buffer.

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   3

Total memory usage is 41036 kilobytes

Writing NGD file "chrono48_stop3.ngd" ...

Writing NGDBUILD log file "chrono48_stop3.bld"...

NGDBUILD done.
Completed process "Translate".



Started process "Map".

Using target part "2s200pq208-6".
ERROR:MapLib:93 - Illegal LOC on IPAD symbol "start_clk_sync" or BUFGP symbol
   "start_clk_sync_BUFGP" (output signal=start_clk_sync_BUFGP), IPAD-IBUFG
   should only be LOCed to GCLKIOB site.

Error found in mapping process, exiting...
Errors found during the mapping phase.  Please see map report file for more
details.  Output files will not be written.

Design Summary
--------------
Number of errors   :   1
Number of warnings :   0
ERROR: MAP failed
Process "Map" did not complete.

Mapping Module chrono48_stop3 . . .
MAP command line:
map -intstyle ise -p xc2s200-pq208-6 -cm area -pr b -k 4 -c 100 -tx on -o chrono48_stop3_map.ncd chrono48_stop3.ngd chrono48_stop3.pcf
Mapping Module chrono48_stop3: failed


Project Navigator Auto-Make Log File
-------------------------------------


Started process "View Verilog Functional Model".

Release 6.1i - sch2verilog G.23
Copyright (c) 1995-2003 Xilinx, Inc.  All rights reserved.
WARNING:DesignEntry:15 - Bus "dout(7:0)" is connected to too many source pins
   and/or IO Ports. A Wired Or connection will be used
WARNING:DesignEntry:13 - Net "cmd_rst_test" is connected to source pins and/or
   IO ports while there is no load pin connected to it
WARNING:DesignEntry:13 - Net "XLXN_111" is connected to source pins and/or IO
   ports while there is no load pin connected to it
WARNING:DesignEntry:13 - Net "uart_rdy" is connected to source pins and/or IO
   ports while there is no load pin connected to it
DRC Check completed: No Error found.
Verilog netlist file generated.
Completed process "View Verilog Functional Model".





Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling source file "clk_mul.vf"
Module <clk_mul> compiled
Compiling source file "router.v"
Module <router> compiled
Compiling source file "gen_sel_signals.v"
Module <gen_sel_signals> compiled
Compiling source file "fpga_addr_out.v"
Module <fpga_addr_out> compiled
Compiling source file "DAC.v"
Module <DAC> compiled
Compiling source file "priority_encoder.v"
Module <priority_encoder> compiled
Compiling source file "myfd8ce.vf"
Module <myfd8ce> compiled
Compiling source file "DFF_26bits.vf"
Module <dff_26bits> compiled
Compiling source file "cntr_registers.vf"
Module <cntr_registers> compiled
Compiling source file "cntr_reg_interface.v"
Module <cntr_reg_interface> compiled
Compiling source file "cc8ce1.vf"
Module <cc8ce1> compiled
Compiling source file "cc24ce.vf"
Module <cc24ce> compiled
Compiling source file "counter32bit.vf"
Module <counter32bit> compiled
Compiling source file "MainCount4Channel.vf"
Module <maincount4channel> compiled
Compiling source file "synclogic.vf"
Module <synclogic> compiled
Compiling source file "sel_vernier.v"
Module <sel_vernier> compiled
Compiling source file "andline8.vf"
Module <andline8> compiled
Compiling source file "andline16.vf"
Module <andline16> compiled
Compiling source file "andline40.vf"
Module <andline40> compiled
Compiling source file "ildceline8.vf"
Module <ildceline8> compiled
Compiling source file "ildceline16.vf"
Module <ildceline16> compiled
Compiling source file "ildceline40.vf"
Module <ildceline40> compiled
Compiling source file "xorcy_dline8.vf"
Module <xorcy_dline8> compiled
Compiling source file "xorcy_dline16.vf"
Module <xorcy_dline16> compiled
Compiling source file "xorcy_dline40.vf"
Module <xorcy_dline40> compiled
Compiling source file "vernier_40_gates.vf"
Module <vernier_40_gates> compiled
Compiling source file "stop_channel.vf"
Module <stop_channel> compiled
Compiling source file "four_stop_channels.vf"
Module <four_stop_channels> compiled
Compiling source file "inst_decoder.v"
Compiling source file "uart_baud.v"
Module <inst_decoder> compiled
Module <uart_baud> compiled
Compiling source file "uart_rx.v"
Module <uart_rx> compiled
Compiling source file "uart_tx.v"
Module <uart_tx> compiled
Compiling source file "Chrono48_stop3.vf"
Module <chrono48_stop3> compiled
No errors in compilation
Analysis of file <chrono48_stop3.prj> succeeded.
 

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <chrono48_stop3>.
Module <chrono48_stop3> is correct for synthesis.
 
    Set user-defined property "RLOC_ORIGIN =  R5C26" for instance <XLXI_103> in unit <chrono48_stop3>.
    Set user-defined property "RLOC_ORIGIN =  R8C3" for instance <XLXI_104> in unit <chrono48_stop3>.
    Set user-defined property "INIT =  0" for instance <XLXI_116> in unit <chrono48_stop3>.
Analyzing module <clk_mul>.
Module <clk_mul> is correct for synthesis.
 
    Set user-defined property "LOC =  dll0" for instance <XLXI_1> in unit <clk_mul>.
    Set user-defined property "CLKDV_DIVIDE =  16.000000" for instance <XLXI_1> in unit <clk_mul>.
    Set user-defined property "DUTY_CYCLE_CORRECTION =  true" for instance <XLXI_1> in unit <clk_mul>.
    Set user-defined property "LOC =  dll1" for instance <XLXI_2> in unit <clk_mul>.
    Set user-defined property "CLKDV_DIVIDE =  16.000000" for instance <XLXI_2> in unit <clk_mul>.
    Set user-defined property "DUTY_CYCLE_CORRECTION =  true" for instance <XLXI_2> in unit <clk_mul>.
    Set user-defined property "LOC =  gclkbuf0" for instance <XLXI_4> in unit <clk_mul>.
    Set user-defined property "LOC =  gclkbuf1" for instance <XLXI_5> in unit <clk_mul>.
Analyzing module <CLKDLL>.
Analyzing module <IBUFG>.
Analyzing module <BUFG>.
Analyzing module <INV>.
Analyzing module <OBUF_F_24>.
Analyzing module <router>.
Module <router> is correct for synthesis.
 
Analyzing module <gen_sel_signals>.
Module <gen_sel_signals> is correct for synthesis.
 
Analyzing module <fpga_addr_out>.
Module <fpga_addr_out> is correct for synthesis.
 
Analyzing module <DAC>.
Module <DAC> is correct for synthesis.
 
Analyzing module <priority_encoder>.
Module <priority_encoder> is correct for synthesis.
 
Analyzing module <maincount4channel>.
Module <maincount4channel> is correct for synthesis.
 
    Set user-defined property "RLOC =  R5C3" for instance <XLXI_11> in unit <maincount4channel>.
Analyzing module <cntr_registers>.
Module <cntr_registers> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0" for instance <XLXI_37> in unit <cntr_registers>.
    Set user-defined property "RLOC =  R1C0" for instance <XLXI_38> in unit <cntr_registers>.
    Set user-defined property "RLOC =  R2C0" for instance <XLXI_39> in unit <cntr_registers>.
    Set user-defined property "RLOC =  R3C0" for instance <XLXI_40> in unit <cntr_registers>.
Analyzing module <dff_26bits>.
Module <dff_26bits> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C4" for instance <XLXI_5> in unit <dff_26bits>.
    Set user-defined property "RLOC =  R0C8" for instance <XLXI_6> in unit <dff_26bits>.
    Set user-defined property "RLOC =  R0C12.S1" for instance <XLXI_7> in unit <dff_26bits>.
    Set user-defined property "INIT =  0" for instance <XLXI_7> in unit <dff_26bits>.
    Set user-defined property "RLOC =  R0C12.S0" for instance <XLXI_8> in unit <dff_26bits>.
    Set user-defined property "INIT =  0" for instance <XLXI_8> in unit <dff_26bits>.
    Set user-defined property "RLOC =  R0C0" for instance <XLXI_9> in unit <dff_26bits>.
    Set user-defined property "RLOC =  R0C13.S1" for instance <XLXI_10> in unit <dff_26bits>.
    Set user-defined property "INIT =  0" for instance <XLXI_10> in unit <dff_26bits>.
Analyzing module <myfd8ce>.
Module <myfd8ce> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0.S1" for instance <I_Q0> in unit <myfd8ce>.
    Set user-defined property "INIT =  0" for instance <I_Q0> in unit <myfd8ce>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <I_Q1> in unit <myfd8ce>.
    Set user-defined property "INIT =  0" for instance <I_Q1> in unit <myfd8ce>.
    Set user-defined property "RLOC =  R0C1.S1" for instance <I_Q2> in unit <myfd8ce>.
    Set user-defined property "INIT =  0" for instance <I_Q2> in unit <myfd8ce>.
    Set user-defined property "RLOC =  R0C1.S0" for instance <I_Q3> in unit <myfd8ce>.
    Set user-defined property "INIT =  0" for instance <I_Q3> in unit <myfd8ce>.
    Set user-defined property "RLOC =  R0C2.S1" for instance <I_Q4> in unit <myfd8ce>.
    Set user-defined property "INIT =  0" for instance <I_Q4> in unit <myfd8ce>.
    Set user-defined property "RLOC =  R0C2.S0" for instance <I_Q5> in unit <myfd8ce>.
    Set user-defined property "INIT =  0" for instance <I_Q5> in unit <myfd8ce>.
    Set user-defined property "RLOC =  R0C3.S1" for instance <I_Q6> in unit <myfd8ce>.
    Set user-defined property "INIT =  0" for instance <I_Q6> in unit <myfd8ce>.
    Set user-defined property "RLOC =  R0C3.S0" for instance <I_Q7> in unit <myfd8ce>.
    Set user-defined property "INIT =  0" for instance <I_Q7> in unit <myfd8ce>.
Analyzing module <FDCE>.
Analyzing module <cntr_reg_interface>.
Module <cntr_reg_interface> is correct for synthesis.
 
Analyzing module <counter32bit>.
Module <counter32bit> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0" for instance <XLXI_1> in unit <counter32bit>.
    Set user-defined property "INIT =  0" for instance <XLXI_5> in unit <counter32bit>.
    Set user-defined property "INIT =  0" for instance <XLXI_9> in unit <counter32bit>.
Analyzing module <cc24ce>.
Module <cc24ce> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0" for instance <XLXI_2> in unit <cc24ce>.
    Set user-defined property "RLOC =  R4C0" for instance <XLXI_3> in unit <cc24ce>.
    Set user-defined property "RLOC =  R8C0" for instance <XLXI_4> in unit <cc24ce>.
    Set user-defined property "RLOC =  R12C0" for instance <XLXI_7> in unit <cc24ce>.
Analyzing module <cc8ce1>.
Module <cc8ce1> is correct for synthesis.
 
    Set user-defined property "RLOC =  R3C0.S0" for instance <I_36_4> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R3C0.S0" for instance <I_36_26> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R3C0.S0" for instance <I_36_35> in unit <cc8ce1>.
    Set user-defined property "INIT =  0" for instance <I_36_35> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R3C0.S0" for instance <I_36_36> in unit <cc8ce1>.
    Set user-defined property "INIT =  0" for instance <I_36_36> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R2C0.S0" for instance <I_36_224> in unit <cc8ce1>.
    Set user-defined property "INIT =  0" for instance <I_36_224> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R2C0.S0" for instance <I_36_233> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R2C0.S0" for instance <I_36_237> in unit <cc8ce1>.
    Set user-defined property "INIT =  0" for instance <I_36_237> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R2C0.S0" for instance <I_36_246> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R1C0.S0" for instance <I_36_250> in unit <cc8ce1>.
    Set user-defined property "INIT =  0" for instance <I_36_250> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R1C0.S0" for instance <I_36_259> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R1C0.S0" for instance <I_36_263> in unit <cc8ce1>.
    Set user-defined property "INIT =  0" for instance <I_36_263> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R1C0.S0" for instance <I_36_272> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <I_36_276> in unit <cc8ce1>.
    Set user-defined property "INIT =  0" for instance <I_36_276> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <I_36_285> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <I_36_289> in unit <cc8ce1>.
    Set user-defined property "INIT =  0" for instance <I_36_289> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <I_36_298> in unit <cc8ce1>.
Analyzing module <MUXCY_L>.
Analyzing module <XORCY>.
Analyzing module <MUXCY>.
Analyzing module <AND2B1>.
Analyzing module <four_stop_channels>.
Module <four_stop_channels> is correct for synthesis.
 
    Set user-defined property "RLOC =  R14C0" for instance <XLXI_2> in unit <four_stop_channels>.
    Set user-defined property "RLOC =  R12C0" for instance <XLXI_3> in unit <four_stop_channels>.
    Set user-defined property "RLOC =  R10C0" for instance <XLXI_4> in unit <four_stop_channels>.
    Set user-defined property "RLOC =  R8C0" for instance <XLXI_5> in unit <four_stop_channels>.
Analyzing module <stop_channel>.
Module <stop_channel> is correct for synthesis.
 
    Set user-defined property "INIT =  0" for instance <XLXI_17> in unit <stop_channel>.
    Set user-defined property "RLOC =  R1C0" for instance <XLXI_18> in unit <stop_channel>.
    Set user-defined property "RLOC =  R0C1" for instance <XLXI_19> in unit <stop_channel>.
Analyzing module <XOR2>.
Analyzing module <AND2>.
Analyzing module <synclogic>.
Module <synclogic> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0.S0" for instance <ff_clksyn> in unit <synclogic>.
    Set user-defined property "INIT =  0" for instance <ff_clksyn> in unit <synclogic>.
    Set user-defined property "RLOC =  R0C0.S1" for instance <XLXI_4> in unit <synclogic>.
    Set user-defined property "INIT =  0" for instance <XLXI_4> in unit <synclogic>.
    Set user-defined property "RLOC =  R0C0.S1" for instance <XLXI_6> in unit <synclogic>.
Analyzing module <OR2>.
Analyzing module <FMAP>.
Analyzing module <vernier_40_gates>.
Module <vernier_40_gates> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0" for instance <XLXI_2> in unit <vernier_40_gates>.
    Set user-defined property "RLOC =  R1C0" for instance <XLXI_3> in unit <vernier_40_gates>.
    Set user-defined property "RLOC =  R1C0" for instance <XLXI_4> in unit <vernier_40_gates>.
Analyzing module <sel_vernier>.
Module <sel_vernier> is correct for synthesis.
 
Analyzing module <andline40>.
Module <andline40> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C16" for instance <XLXI_1> in unit <andline40>.
    Set user-defined property "RLOC =  R0C8" for instance <XLXI_2> in unit <andline40>.
    Set user-defined property "RLOC =  R0C0" for instance <XLXI_3> in unit <andline40>.
Analyzing module <andline8>.
Module <andline8> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0.S1" for instance <and_0> in unit <andline8>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <and_1> in unit <andline8>.
    Set user-defined property "RLOC =  R0C1.S1" for instance <and_2> in unit <andline8>.
    Set user-defined property "RLOC =  R0C1.S0" for instance <and_3> in unit <andline8>.
    Set user-defined property "RLOC =  R0C2.S1" for instance <and_4> in unit <andline8>.
    Set user-defined property "RLOC =  R0C2.S0" for instance <and_5> in unit <andline8>.
    Set user-defined property "RLOC =  R0C3.S1" for instance <and_6> in unit <andline8>.
    Set user-defined property "RLOC =  R0C3.S0" for instance <and_7> in unit <andline8>.
Analyzing module <MULT_AND>.
Analyzing module <andline16>.
Module <andline16> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0.S1" for instance <and_0> in unit <andline16>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <and_1> in unit <andline16>.
    Set user-defined property "RLOC =  R0C1.S1" for instance <and_2> in unit <andline16>.
    Set user-defined property "RLOC =  R0C1.S0" for instance <and_3> in unit <andline16>.
    Set user-defined property "RLOC =  R0C2.S1" for instance <and_4> in unit <andline16>.
    Set user-defined property "RLOC =  R0C2.S0" for instance <and_5> in unit <andline16>.
    Set user-defined property "RLOC =  R0C3.S1" for instance <and_6> in unit <andline16>.
    Set user-defined property "RLOC =  R0C3.S0" for instance <and_7> in unit <andline16>.
    Set user-defined property "RLOC =  R0C4.S1" for instance <and_8> in unit <andline16>.
    Set user-defined property "RLOC =  R0C4.S0" for instance <and_9> in unit <andline16>.
    Set user-defined property "RLOC =  R0C5.S1" for instance <and_10> in unit <andline16>.
    Set user-defined property "RLOC =  R0C5.S0" for instance <and_11> in unit <andline16>.
    Set user-defined property "RLOC =  R0C6.S1" for instance <and_12> in unit <andline16>.
    Set user-defined property "RLOC =  R0C6.S0" for instance <and_13> in unit <andline16>.
    Set user-defined property "RLOC =  R0C7.S1" for instance <and_14> in unit <andline16>.
    Set user-defined property "RLOC =  R0C7.S0" for instance <and_15> in unit <andline16>.
Analyzing module <ildceline40>.
Module <ildceline40> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C16" for instance <XLXI_4> in unit <ildceline40>.
    Set user-defined property "RLOC =  R0C8" for instance <XLXI_5> in unit <ildceline40>.
    Set user-defined property "RLOC =  R0C0" for instance <XLXI_6> in unit <ildceline40>.
Analyzing module <ildceline8>.
Module <ildceline8> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0.S1" for instance <latch_0> in unit <ildceline8>.
    Set user-defined property "INIT =  0" for instance <latch_0> in unit <ildceline8>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <latch_1> in unit <ildceline8>.
    Set user-defined property "INIT =  0" for instance <latch_1> in unit <ildceline8>.
    Set user-defined property "RLOC =  R0C1.S1" for instance <latch_2> in unit <ildceline8>.
    Set user-defined property "INIT =  0" for instance <latch_2> in unit <ildceline8>.
    Set user-defined property "RLOC =  R0C1.S0" for instance <latch_3> in unit <ildceline8>.
    Set user-defined property "INIT =  0" for instance <latch_3> in unit <ildceline8>.
    Set user-defined property "RLOC =  R0C2.S1" for instance <latch_4> in unit <ildceline8>.
    Set user-defined property "INIT =  0" for instance <latch_4> in unit <ildceline8>.
    Set user-defined property "RLOC =  R0C2.S0" for instance <latch_5> in unit <ildceline8>.
    Set user-defined property "INIT =  0" for instance <latch_5> in unit <ildceline8>.
    Set user-defined property "RLOC =  R0C3.S1" for instance <latch_6> in unit <ildceline8>.
    Set user-defined property "INIT =  0" for instance <latch_6> in unit <ildceline8>.
    Set user-defined property "RLOC =  R0C3.S0" for instance <latch_7> in unit <ildceline8>.
    Set user-defined property "INIT =  0" for instance <latch_7> in unit <ildceline8>.
Analyzing module <LDCE_1>.
Analyzing module <ildceline16>.
Module <ildceline16> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0.S1" for instance <latch_0> in unit <ildceline16>.
    Set user-defined property "INIT =  0" for instance <latch_0> in unit <ildceline16>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <latch_1> in unit <ildceline16>.
    Set user-defined property "INIT =  0" for instance <latch_1> in unit <ildceline16>.
    Set user-defined property "RLOC =  R0C1.S1" for instance <latch_2> in unit <ildceline16>.
    Set user-defined property "INIT =  0" for instance <latch_2> in unit <ildceline16>.
    Set user-defined property "RLOC =  R0C1.S0" for instance <latch_3> in unit <ildceline16>.
    Set user-defined property "INIT =  0" for instance <latch_3> in unit <ildceline16>.
    Set user-defined property "RLOC =  R0C2.S1" for instance <latch_4> in unit <ildceline16>.
    Set user-defined property "INIT =  0" for instance <latch_4> in unit <ildceline16>.
    Set user-defined property "RLOC =  R0C2.S0" for instance <latch_5> in unit <ildceline16>.
    Set user-defined property "INIT =  0" for instance <latch_5> in unit <ildceline16>.
    Set user-defined property "RLOC =  R0C3.S1" for instance <latch_6> in unit <ildceline16>.
    Set user-defined property "INIT =  0" for instance <latch_6> in unit <ildceline16>.
    Set user-defined property "RLOC =  R0C3.S0" for instance <latch_7> in unit <ildceline16>.
    Set user-defined property "INIT =  0" for instance <latch_7> in unit <ildceline16>.
    Set user-defined property "RLOC =  R0C4.S1" for instance <latch_8> in unit <ildceline16>.
    Set user-defined property "INIT =  0" for instance <latch_8> in unit <ildceline16>.
    Set user-defined property "RLOC =  R0C4.S0" for instance <latch_9> in unit <ildceline16>.
    Set user-defined property "INIT =  0" for instance <latch_9> in unit <ildceline16>.
    Set user-defined property "RLOC =  R0C5.S1" for instance <latch_10> in unit <ildceline16>.
    Set user-defined property "INIT =  0" for instance <latch_10> in unit <ildceline16>.
    Set user-defined property "RLOC =  R0C5.S0" for instance <latch_11> in unit <ildceline16>.
    Set user-defined property "INIT =  0" for instance <latch_11> in unit <ildceline16>.
    Set user-defined property "RLOC =  R0C6.S1" for instance <latch_12> in unit <ildceline16>.
    Set user-defined property "INIT =  0" for instance <latch_12> in unit <ildceline16>.
    Set user-defined property "RLOC =  R0C6.S0" for instance <latch_13> in unit <ildceline16>.
    Set user-defined property "INIT =  0" for instance <latch_13> in unit <ildceline16>.
    Set user-defined property "RLOC =  R0C7.S1" for instance <latch_14> in unit <ildceline16>.
    Set user-defined property "INIT =  0" for instance <latch_14> in unit <ildceline16>.
    Set user-defined property "RLOC =  R0C7.S0" for instance <latch_15> in unit <ildceline16>.
    Set user-defined property "INIT =  0" for instance <latch_15> in unit <ildceline16>.
Analyzing module <xorcy_dline40>.
Module <xorcy_dline40> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0.S1" for instance <XLXI_3> in unit <xorcy_dline40>.
    Set user-defined property "RLOC =  R0C16" for instance <XLXI_4> in unit <xorcy_dline40>.
    Set user-defined property "RLOC =  R0C8" for instance <XLXI_5> in unit <xorcy_dline40>.
    Set user-defined property "RLOC =  R0C0" for instance <XLXI_6> in unit <xorcy_dline40>.
Analyzing module <xorcy_dline8>.
Module <xorcy_dline8> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0.S1" for instance <xor_0> in unit <xorcy_dline8>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <xor_1> in unit <xorcy_dline8>.
    Set user-defined property "RLOC =  R0C1.S1" for instance <xor_2> in unit <xorcy_dline8>.
    Set user-defined property "RLOC =  R0C1.S0" for instance <xor_3> in unit <xorcy_dline8>.
    Set user-defined property "RLOC =  R0C2.S1" for instance <xor_4> in unit <xorcy_dline8>.
    Set user-defined property "RLOC =  R0C2.S0" for instance <xor_5> in unit <xorcy_dline8>.
    Set user-defined property "RLOC =  R0C3.S1" for instance <xor_6> in unit <xorcy_dline8>.
    Set user-defined property "RLOC =  R0C3.S0" for instance <xor_7> in unit <xorcy_dline8>.
Analyzing module <XORCY_D>.
Analyzing module <xorcy_dline16>.
Module <xorcy_dline16> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0.S1" for instance <xor_0> in unit <xorcy_dline16>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <xor_1> in unit <xorcy_dline16>.
    Set user-defined property "RLOC =  R0C1.S1" for instance <xor_2> in unit <xorcy_dline16>.
    Set user-defined property "RLOC =  R0C1.S0" for instance <xor_3> in unit <xorcy_dline16>.
    Set user-defined property "RLOC =  R0C2.S1" for instance <xor_4> in unit <xorcy_dline16>.
    Set user-defined property "RLOC =  R0C2.S0" for instance <xor_5> in unit <xorcy_dline16>.
    Set user-defined property "RLOC =  R0C3.S1" for instance <xor_6> in unit <xorcy_dline16>.
    Set user-defined property "RLOC =  R0C3.S0" for instance <xor_7> in unit <xorcy_dline16>.
    Set user-defined property "RLOC =  R0C4.S1" for instance <xor_8> in unit <xorcy_dline16>.
    Set user-defined property "RLOC =  R0C4.S0" for instance <xor_9> in unit <xorcy_dline16>.
    Set user-defined property "RLOC =  R0C5.S1" for instance <xor_10> in unit <xorcy_dline16>.
    Set user-defined property "RLOC =  R0C5.S0" for instance <xor_11> in unit <xorcy_dline16>.
    Set user-defined property "RLOC =  R0C6.S1" for instance <xor_12> in unit <xorcy_dline16>.
    Set user-defined property "RLOC =  R0C6.S0" for instance <xor_13> in unit <xorcy_dline16>.
    Set user-defined property "RLOC =  R0C7.S1" for instance <xor_14> in unit <xorcy_dline16>.
    Set user-defined property "RLOC =  R0C7.S0" for instance <xor_15> in unit <xorcy_dline16>.
Analyzing module <inst_decoder>.
Module <inst_decoder> is correct for synthesis.
 
Analyzing module <uart_baud>.
Module <uart_baud> is correct for synthesis.
 
Analyzing module <uart_rx>.
Module <uart_rx> is correct for synthesis.
 
Analyzing module <uart_tx>.
Module <uart_tx> is correct for synthesis.
 
Analyzing module <GND>.
Analyzing module <FDC>.
Analyzing module <VCC>.
Analyzing module <IBUF>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <xorcy_dline16>.
    Related source file is xorcy_dline16.vf.
Unit <xorcy_dline16> synthesized.


Synthesizing Unit <xorcy_dline8>.
    Related source file is xorcy_dline8.vf.
Unit <xorcy_dline8> synthesized.


Synthesizing Unit <ildceline16>.
    Related source file is ildceline16.vf.
Unit <ildceline16> synthesized.


Synthesizing Unit <ildceline8>.
    Related source file is ildceline8.vf.
Unit <ildceline8> synthesized.


Synthesizing Unit <andline16>.
    Related source file is andline16.vf.
Unit <andline16> synthesized.


Synthesizing Unit <andline8>.
    Related source file is andline8.vf.
Unit <andline8> synthesized.


Synthesizing Unit <xorcy_dline40>.
    Related source file is xorcy_dline40.vf.
Unit <xorcy_dline40> synthesized.


Synthesizing Unit <ildceline40>.
    Related source file is ildceline40.vf.
Unit <ildceline40> synthesized.


Synthesizing Unit <andline40>.
    Related source file is andline40.vf.
Unit <andline40> synthesized.


Synthesizing Unit <sel_vernier>.
    Related source file is sel_vernier.v.
    Found 40-bit tristate buffer for signal <Vout>.
    Summary:
	inferred  40 Tristate(s).
Unit <sel_vernier> synthesized.


Synthesizing Unit <vernier_40_gates>.
    Related source file is vernier_40_gates.vf.
Unit <vernier_40_gates> synthesized.


Synthesizing Unit <synclogic>.
    Related source file is synclogic.vf.
Unit <synclogic> synthesized.


Synthesizing Unit <stop_channel>.
    Related source file is stop_channel.vf.
Unit <stop_channel> synthesized.


Synthesizing Unit <cc8ce1>.
    Related source file is cc8ce1.vf.
Unit <cc8ce1> synthesized.


Synthesizing Unit <cc24ce>.
    Related source file is cc24ce.vf.
WARNING:Xst:646 - Signal <ovf26> is assigned but never used.
Unit <cc24ce> synthesized.


Synthesizing Unit <myfd8ce>.
    Related source file is myfd8ce.vf.
Unit <myfd8ce> synthesized.


Synthesizing Unit <dff_26bits>.
    Related source file is DFF_26bits.vf.
Unit <dff_26bits> synthesized.


Synthesizing Unit <counter32bit>.
    Related source file is counter32bit.vf.
Unit <counter32bit> synthesized.


Synthesizing Unit <cntr_reg_interface>.
    Related source file is cntr_reg_interface.v.
    Found 8-bit tristate buffer for signal <cntr4_in_byte>.
    Found 8-bit tristate buffer for signal <cntr3_in_byte>.
    Found 8-bit tristate buffer for signal <cntr2_in_byte>.
    Found 8-bit tristate buffer for signal <cntr1_in_byte>.
    Summary:
	inferred 128 Tristate(s).
Unit <cntr_reg_interface> synthesized.


Synthesizing Unit <cntr_registers>.
    Related source file is cntr_registers.vf.
Unit <cntr_registers> synthesized.


Synthesizing Unit <uart_tx>.
    Related source file is uart_tx.v.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 6                                              |
    | Inputs             | 2                                              |
    | Outputs            | 2                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | 0001                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 9-bit register for signal <data_buf>.
    Found 8-bit register for signal <datareg>.
    Found 1-bit register for signal <din_rdyreg>.
    Found 4-bit up counter for signal <sample_count>.
    Found 4-bit up counter for signal <shift_count>.
    Found 9 1-bit 2-to-1 multiplexers.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   2 Counter(s).
	inferred  18 D-type flip-flop(s).
	inferred   9 Multiplexer(s).
Unit <uart_tx> synthesized.


Synthesizing Unit <uart_rx>.
    Related source file is uart_rx.v.
WARNING:Xst:646 - Signal <dout_byte_temp<0>> is assigned but never used.
    Found finite state machine <FSM_1> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 10                                             |
    | Inputs             | 4                                              |
    | Outputs            | 2                                              |
    | Clock              | clk (rising_edge)                              |
    | Clock enable       | enable (positive)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00001                                          |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit register for signal <dout_byte>.
    Found 4-bit up counter for signal <bit_count>.
    Found 10-bit register for signal <dout_byte_temp>.
    Found 4-bit up counter for signal <sample_count>.
    Found 3-bit register for signal <ser_in_reg>.
    Found 1-bit register for signal <start>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   2 Counter(s).
	inferred  22 D-type flip-flop(s).
Unit <uart_rx> synthesized.


Synthesizing Unit <uart_baud>.
    Related source file is uart_baud.v.
    Found 8-bit up counter for signal <cnt1>.
    Summary:
	inferred   1 Counter(s).
Unit <uart_baud> synthesized.


Synthesizing Unit <inst_decoder>.
    Related source file is inst_decoder.v.
WARNING:Xst:646 - Signal <data_reg<5>> is assigned but never used.
WARNING:Xst:646 - Signal <shift<5>> is assigned but never used.
    Found finite state machine <FSM_2> for signal <cstate>.
    -----------------------------------------------------------------------
    | States             | 11                                             |
    | Transitions        | 20                                             |
    | Inputs             | 9                                              |
    | Outputs            | 8                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | res (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00000000001                                    |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 5-bit register for signal <pkt_addr>.
    Found 3-bit comparator equal for signal <$n0025> created at line 209.
    Found 8-bit register for signal <data_reg>.
    Found 3-bit register for signal <dev_addr_reg>.
    Found 6-bit register for signal <shift>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  22 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <inst_decoder> synthesized.


Synthesizing Unit <four_stop_channels>.
    Related source file is four_stop_channels.vf.
Unit <four_stop_channels> synthesized.


Synthesizing Unit <maincount4channel>.
    Related source file is MainCount4Channel.vf.
WARNING:Xst:646 - Signal <Q<31:27>> is assigned but never used.
Unit <maincount4channel> synthesized.


Synthesizing Unit <priority_encoder>.
    Related source file is priority_encoder.v.
    Found 8-bit tristate buffer for signal <dataOutz>.
    Summary:
	inferred   8 Tristate(s).
Unit <priority_encoder> synthesized.


Synthesizing Unit <DAC>.
    Related source file is DAC.v.
    Found 16x8-bit ROM for signal <dacinreg>.
    Found 8-bit tristate buffer for signal <dac_val>.
    Found 8-bit adder carry out for signal <$n0002>.
    Found 8-bit register for signal <Accum>.
    Found 4-bit up counter for signal <DACaddr>.
    Summary:
	inferred   1 ROM(s).
	inferred   1 Counter(s).
	inferred   8 D-type flip-flop(s).
	inferred   1 Adder/Subtracter(s).
	inferred   8 Tristate(s).
Unit <DAC> synthesized.


Synthesizing Unit <fpga_addr_out>.
    Related source file is fpga_addr_out.v.
    Found 8-bit tristate buffer for signal <dout>.
    Summary:
	inferred   8 Tristate(s).
Unit <fpga_addr_out> synthesized.


Synthesizing Unit <gen_sel_signals>.
    Related source file is gen_sel_signals.v.
WARNING:Xst:646 - Signal <sel_out<31:24>> is assigned but never used.
    Found 32x32-bit ROM for signal <sel_out>.
    Summary:
	inferred   1 ROM(s).
Unit <gen_sel_signals> synthesized.


Synthesizing Unit <router>.
    Related source file is router.v.
    Found 1-bit tristate buffer for signal <tx_uc>.
    Summary:
	inferred   1 Tristate(s).
Unit <router> synthesized.


Synthesizing Unit <clk_mul>.
    Related source file is clk_mul.vf.
Unit <clk_mul> synthesized.


Synthesizing Unit <chrono48_stop3>.
    Related source file is Chrono48_stop3.vf.
WARNING:Xst:646 - Signal <XLXN_111> is assigned but never used.
WARNING:Xst:646 - Signal <sel_ver_bytes<0>> is assigned but never used.
WARNING:Xst:646 - Signal <uart_rdy> is assigned but never used.
WARNING:Xst:646 - Signal <cmd_rst_test> is assigned but never used.
Unit <chrono48_stop3> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# FSMs                             : 3
# ROMs                             : 2
  16x8-bit ROM                     : 1
  32x32-bit ROM                    : 1
# Registers                        : 28
  1-bit register                   : 21
  5-bit register                   : 1
  8-bit register                   : 4
  9-bit register                   : 1
  3-bit register                   : 1
# Counters                         : 6
  4-bit up counter                 : 5
  8-bit up counter                 : 1
# Multiplexers                     : 1
  2-to-1 multiplexer               : 1
# Tristates                        : 24
  1-bit tristate buffer            : 1
  40-bit tristate buffer           : 4
  8-bit tristate buffer            : 19
# Adders/Subtractors               : 1
  8-bit adder carry out            : 1
# Comparators                      : 1
  3-bit comparator equal           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Selecting encoding for FSM_2 ...
Optimizing FSM <FSM_2> on signal <cstate> with one-hot encoding.
Selecting encoding for FSM_1 ...
Optimizing FSM <FSM_1> on signal <state> with one-hot encoding.
Selecting encoding for FSM_0 ...
Optimizing FSM <FSM_0> on signal <state> with one-hot encoding.

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1291 - FF/Latch <data_reg_5> is unconnected in block <inst_decoder>.
WARNING:Xst:1291 - FF/Latch <dout_byte_5> is unconnected in block <XLXI_113>.

Optimizing unit <chrono48_stop3> ...

Optimizing unit <DAC> ...

Optimizing unit <priority_encoder> ...

Optimizing unit <inst_decoder> ...

Optimizing unit <uart_baud> ...

Optimizing unit <uart_rx> ...

Optimizing unit <cntr_reg_interface> ...

Optimizing unit <myfd8ce> ...

Optimizing unit <cc8ce1> ...

Optimizing unit <synclogic> ...

Optimizing unit <sel_vernier> ...

Optimizing unit <andline8> ...

Optimizing unit <andline16> ...

Optimizing unit <ildceline8> ...

Optimizing unit <ildceline16> ...

Optimizing unit <xorcy_dline8> ...

Optimizing unit <xorcy_dline16> ...

Optimizing unit <dff_26bits> ...

Optimizing unit <cc24ce> ...

Optimizing unit <andline40> ...

Optimizing unit <ildceline40> ...

Optimizing unit <xorcy_dline40> ...

Optimizing unit <uart_tx> ...

Optimizing unit <cntr_registers> ...

Optimizing unit <counter32bit> ...

Optimizing unit <vernier_40_gates> ...

Optimizing unit <maincount4channel> ...

Optimizing unit <stop_channel> ...

Optimizing unit <four_stop_channels> ...
Loading device for application Xst from file 'v200.nph' in environment C:/Xilinx.

Mapping all equations...
WARNING:Xst:1291 - FF/Latch <XLXI_113_dout_byte_5> is unconnected in block <chrono48_stop3>.
Building and optimizing final netlist ...
WARNING:Xst:1291 - FF/Latch <XLXI_100_Accum_0> is unconnected in block <chrono48_stop3>.
Found area constraint ratio of 100 (+ 5) on block chrono48_stop3, actual ratio is 21.
FlipFlop XLXI_111_pkt_addr_0 has been replicated 1 time(s)
FlipFlop XLXI_111_pkt_addr_1 has been replicated 1 time(s)
FlipFlop XLXI_111_pkt_addr_2 has been replicated 1 time(s)
FlipFlop XLXI_111_pkt_addr_3 has been replicated 1 time(s)
FlipFlop XLXI_111_pkt_addr_4 has been replicated 1 time(s)
FlipFlop XLXI_111_cstate_FFd5 has been replicated 2 time(s)

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s200pq208-6 

 Number of Slices:                     487  out of   2352    20%  
 Number of Slice Flip Flops:           434  out of   4704     9%  
 Number of 4 input LUTs:               261  out of   4704     5%  
 Number of bonded IOBs:                 16  out of    144    11%  
 Number of TBUFs:                      312  out of   2352    13%  
 Number of GCLKs:                        2  out of      4    50%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | Clock_Mul_XLXI_1:CLK2X+Clock_Mul_XLXI_2:CLK2X| 150   |
out_pulse(XLXI_104/XLXI_2/XLXI_18/XLXI_5:O)| NONE(*)(XLXI_104/XLXI_2/XLXI_18/XLXI_4)| 1     |
XLXI_104/XLXI_2/XLXI_9:G           | NONE                   | 40    |
out_pulse(XLXI_104/XLXI_3/XLXI_18/XLXI_5:O)| NONE(*)(XLXI_104/XLXI_3/XLXI_18/XLXI_4)| 1     |
XLXI_104/XLXI_3/XLXI_9:G           | NONE                   | 40    |
out_pulse(XLXI_104/XLXI_4/XLXI_18/XLXI_5:O)| NONE(*)(XLXI_104/XLXI_4/XLXI_18/XLXI_4)| 1     |
XLXI_104/XLXI_4/XLXI_9:G           | NONE                   | 40    |
out_pulse(XLXI_104/XLXI_5/XLXI_18/XLXI_5:O)| NONE(*)(XLXI_104/XLXI_5/XLXI_18/XLXI_4)| 1     |
XLXI_104/XLXI_5/XLXI_9:G           | NONE                   | 40    |
clk                                | IBUFG                  | 113   |
start_clk_sync                     | IBUF                   | 1     |
XLXI_111_cstate_FFd3:Q             | NONE                   | 4     |
XLXI_113_startbitsync(XLXI_113__n00091:O)| NONE(*)(XLXI_113_start)| 1     |
XLXI_111_cstate_FFd6:Q             | NONE                   | 1     |
-----------------------------------+------------------------+-------+
(*) These 5 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: 28.584ns (Maximum Frequency: 34.985MHz)
   Minimum input arrival time before clock: 7.065ns
   Maximum output required time after clock: 10.437ns
   Maximum combinational path delay: 10.128ns

=========================================================================
Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd d:\tdc48stop_20140630/_ngo -uc
chrono48_stop.ucf -p xc2s200-pq208-6 chrono48_stop3.ngc chrono48_stop3.ngd 

Reading NGO file "D:/TDC48Stop_20140630/chrono48_stop3.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "chrono48_stop.ucf" ...

Checking timing specifications ...
Checking expanded design ...
ERROR:NgdBuild:466 - input pad net 'start_clk_sync' has illegal connection.
   Possible pins causing this are:
     pin I0 on block XLXI_104/XLXI_2/XLXI_15 with type XOR2,
     pin I0 on block XLXI_104/XLXI_2/XLXI_16 with type AND2,
     pin I0 on block XLXI_104/XLXI_3/XLXI_15 with type XOR2,
     pin I0 on block XLXI_104/XLXI_3/XLXI_16 with type AND2,
     pin I0 on block XLXI_104/XLXI_4/XLXI_15 with type XOR2,
     pin I0 on block XLXI_104/XLXI_4/XLXI_16 with type AND2,
     pin I0 on block XLXI_104/XLXI_5/XLXI_15 with type XOR2,
     pin I0 on block XLXI_104/XLXI_5/XLXI_16 with type AND2
WARNING:NgdBuild:479 - The input pad net 'start_clk_sync' is driving one or more
   clock loads that should only use a dedicated clock buffer. This could result
   in large clock skews on this net. Check whether the correct type of BUF is
   being used to drive the clock buffer.
WARNING:NgdBuild:454 - logical net 'XLXI_103/XLXI_13_XLXI_1/CO' has no load
WARNING:NgdBuild:479 - The input pad net 'teststop' is driving one or more clock
   loads that should only use a dedicated clock buffer. This could result in
   large clock skews on this net. Check whether the correct type of BUF is being
   used to drive the clock buffer.

NGDBUILD Design Results Summary:
  Number of errors:     1
  Number of warnings:   3

Total memory usage is 41036 kilobytes


One or more errors were found during NGDBUILD.  No NGD file will be written.

Writing NGDBUILD log file "chrono48_stop3.bld"...
ERROR: NGDBUILD failed
Process "Translate" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------


Started process "View Verilog Functional Model".

Release 6.1i - sch2verilog G.23
Copyright (c) 1995-2003 Xilinx, Inc.  All rights reserved.
WARNING:DesignEntry:15 - Bus "dout(7:0)" is connected to too many source pins
   and/or IO Ports. A Wired Or connection will be used
WARNING:DesignEntry:13 - Net "cmd_rst_test" is connected to source pins and/or
   IO ports while there is no load pin connected to it
WARNING:DesignEntry:13 - Net "XLXN_111" is connected to source pins and/or IO
   ports while there is no load pin connected to it
WARNING:DesignEntry:13 - Net "uart_rdy" is connected to source pins and/or IO
   ports while there is no load pin connected to it
DRC Check completed: No Error found.
Verilog netlist file generated.
Completed process "View Verilog Functional Model".





Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling source file "clk_mul.vf"
Module <clk_mul> compiled
Compiling source file "router.v"
Module <router> compiled
Compiling source file "gen_sel_signals.v"
Module <gen_sel_signals> compiled
Compiling source file "fpga_addr_out.v"
Module <fpga_addr_out> compiled
Compiling source file "DAC.v"
Module <DAC> compiled
Compiling source file "priority_encoder.v"
Module <priority_encoder> compiled
Compiling source file "myfd8ce.vf"
Module <myfd8ce> compiled
Compiling source file "DFF_26bits.vf"
Module <dff_26bits> compiled
Compiling source file "cntr_registers.vf"
Module <cntr_registers> compiled
Compiling source file "cntr_reg_interface.v"
Module <cntr_reg_interface> compiled
Compiling source file "cc8ce1.vf"
Module <cc8ce1> compiled
Compiling source file "cc24ce.vf"
Module <cc24ce> compiled
Compiling source file "counter32bit.vf"
Module <counter32bit> compiled
Compiling source file "MainCount4Channel.vf"
Module <maincount4channel> compiled
Compiling source file "synclogic.vf"
Module <synclogic> compiled
Compiling source file "sel_vernier.v"
Module <sel_vernier> compiled
Compiling source file "andline8.vf"
Module <andline8> compiled
Compiling source file "andline16.vf"
Module <andline16> compiled
Compiling source file "andline40.vf"
Module <andline40> compiled
Compiling source file "ildceline8.vf"
Module <ildceline8> compiled
Compiling source file "ildceline16.vf"
Module <ildceline16> compiled
Compiling source file "ildceline40.vf"
Module <ildceline40> compiled
Compiling source file "xorcy_dline8.vf"
Module <xorcy_dline8> compiled
Compiling source file "xorcy_dline16.vf"
Module <xorcy_dline16> compiled
Compiling source file "xorcy_dline40.vf"
Module <xorcy_dline40> compiled
Compiling source file "vernier_40_gates.vf"
Module <vernier_40_gates> compiled
Compiling source file "stop_channel.vf"
Module <stop_channel> compiled
Compiling source file "four_stop_channels.vf"
Module <four_stop_channels> compiled
Compiling source file "inst_decoder.v"
Compiling source file "uart_baud.v"
Module <inst_decoder> compiled
Module <uart_baud> compiled
Compiling source file "uart_rx.v"
Module <uart_rx> compiled
Compiling source file "uart_tx.v"
Module <uart_tx> compiled
Compiling source file "Chrono48_stop3.vf"
Module <chrono48_stop3> compiled
No errors in compilation
Analysis of file <chrono48_stop3.prj> succeeded.
 

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <chrono48_stop3>.
Module <chrono48_stop3> is correct for synthesis.
 
    Set user-defined property "RLOC_ORIGIN =  R5C26" for instance <XLXI_103> in unit <chrono48_stop3>.
    Set user-defined property "RLOC_ORIGIN =  R8C3" for instance <XLXI_104> in unit <chrono48_stop3>.
    Set user-defined property "INIT =  0" for instance <XLXI_116> in unit <chrono48_stop3>.
Analyzing module <clk_mul>.
Module <clk_mul> is correct for synthesis.
 
    Set user-defined property "LOC =  dll0" for instance <XLXI_1> in unit <clk_mul>.
    Set user-defined property "CLKDV_DIVIDE =  16.000000" for instance <XLXI_1> in unit <clk_mul>.
    Set user-defined property "DUTY_CYCLE_CORRECTION =  true" for instance <XLXI_1> in unit <clk_mul>.
    Set user-defined property "LOC =  dll1" for instance <XLXI_2> in unit <clk_mul>.
    Set user-defined property "CLKDV_DIVIDE =  16.000000" for instance <XLXI_2> in unit <clk_mul>.
    Set user-defined property "DUTY_CYCLE_CORRECTION =  true" for instance <XLXI_2> in unit <clk_mul>.
    Set user-defined property "LOC =  gclkbuf0" for instance <XLXI_4> in unit <clk_mul>.
    Set user-defined property "LOC =  gclkbuf1" for instance <XLXI_5> in unit <clk_mul>.
Analyzing module <CLKDLL>.
Analyzing module <IBUFG>.
Analyzing module <BUFG>.
Analyzing module <INV>.
Analyzing module <OBUF_F_24>.
Analyzing module <router>.
Module <router> is correct for synthesis.
 
Analyzing module <gen_sel_signals>.
Module <gen_sel_signals> is correct for synthesis.
 
Analyzing module <fpga_addr_out>.
Module <fpga_addr_out> is correct for synthesis.
 
Analyzing module <DAC>.
Module <DAC> is correct for synthesis.
 
Analyzing module <priority_encoder>.
Module <priority_encoder> is correct for synthesis.
 
Analyzing module <maincount4channel>.
Module <maincount4channel> is correct for synthesis.
 
    Set user-defined property "RLOC =  R5C3" for instance <XLXI_11> in unit <maincount4channel>.
Analyzing module <cntr_registers>.
Module <cntr_registers> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0" for instance <XLXI_37> in unit <cntr_registers>.
    Set user-defined property "RLOC =  R1C0" for instance <XLXI_38> in unit <cntr_registers>.
    Set user-defined property "RLOC =  R2C0" for instance <XLXI_39> in unit <cntr_registers>.
    Set user-defined property "RLOC =  R3C0" for instance <XLXI_40> in unit <cntr_registers>.
Analyzing module <dff_26bits>.
Module <dff_26bits> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C4" for instance <XLXI_5> in unit <dff_26bits>.
    Set user-defined property "RLOC =  R0C8" for instance <XLXI_6> in unit <dff_26bits>.
    Set user-defined property "RLOC =  R0C12.S1" for instance <XLXI_7> in unit <dff_26bits>.
    Set user-defined property "INIT =  0" for instance <XLXI_7> in unit <dff_26bits>.
    Set user-defined property "RLOC =  R0C12.S0" for instance <XLXI_8> in unit <dff_26bits>.
    Set user-defined property "INIT =  0" for instance <XLXI_8> in unit <dff_26bits>.
    Set user-defined property "RLOC =  R0C0" for instance <XLXI_9> in unit <dff_26bits>.
    Set user-defined property "RLOC =  R0C13.S1" for instance <XLXI_10> in unit <dff_26bits>.
    Set user-defined property "INIT =  0" for instance <XLXI_10> in unit <dff_26bits>.
Analyzing module <myfd8ce>.
Module <myfd8ce> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0.S1" for instance <I_Q0> in unit <myfd8ce>.
    Set user-defined property "INIT =  0" for instance <I_Q0> in unit <myfd8ce>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <I_Q1> in unit <myfd8ce>.
    Set user-defined property "INIT =  0" for instance <I_Q1> in unit <myfd8ce>.
    Set user-defined property "RLOC =  R0C1.S1" for instance <I_Q2> in unit <myfd8ce>.
    Set user-defined property "INIT =  0" for instance <I_Q2> in unit <myfd8ce>.
    Set user-defined property "RLOC =  R0C1.S0" for instance <I_Q3> in unit <myfd8ce>.
    Set user-defined property "INIT =  0" for instance <I_Q3> in unit <myfd8ce>.
    Set user-defined property "RLOC =  R0C2.S1" for instance <I_Q4> in unit <myfd8ce>.
    Set user-defined property "INIT =  0" for instance <I_Q4> in unit <myfd8ce>.
    Set user-defined property "RLOC =  R0C2.S0" for instance <I_Q5> in unit <myfd8ce>.
    Set user-defined property "INIT =  0" for instance <I_Q5> in unit <myfd8ce>.
    Set user-defined property "RLOC =  R0C3.S1" for instance <I_Q6> in unit <myfd8ce>.
    Set user-defined property "INIT =  0" for instance <I_Q6> in unit <myfd8ce>.
    Set user-defined property "RLOC =  R0C3.S0" for instance <I_Q7> in unit <myfd8ce>.
    Set user-defined property "INIT =  0" for instance <I_Q7> in unit <myfd8ce>.
Analyzing module <FDCE>.
Analyzing module <cntr_reg_interface>.
Module <cntr_reg_interface> is correct for synthesis.
 
Analyzing module <counter32bit>.
Module <counter32bit> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0" for instance <XLXI_1> in unit <counter32bit>.
    Set user-defined property "INIT =  0" for instance <XLXI_5> in unit <counter32bit>.
    Set user-defined property "INIT =  0" for instance <XLXI_9> in unit <counter32bit>.
Analyzing module <cc24ce>.
Module <cc24ce> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0" for instance <XLXI_2> in unit <cc24ce>.
    Set user-defined property "RLOC =  R4C0" for instance <XLXI_3> in unit <cc24ce>.
    Set user-defined property "RLOC =  R8C0" for instance <XLXI_4> in unit <cc24ce>.
    Set user-defined property "RLOC =  R12C0" for instance <XLXI_7> in unit <cc24ce>.
Analyzing module <cc8ce1>.
Module <cc8ce1> is correct for synthesis.
 
    Set user-defined property "RLOC =  R3C0.S0" for instance <I_36_4> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R3C0.S0" for instance <I_36_26> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R3C0.S0" for instance <I_36_35> in unit <cc8ce1>.
    Set user-defined property "INIT =  0" for instance <I_36_35> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R3C0.S0" for instance <I_36_36> in unit <cc8ce1>.
    Set user-defined property "INIT =  0" for instance <I_36_36> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R2C0.S0" for instance <I_36_224> in unit <cc8ce1>.
    Set user-defined property "INIT =  0" for instance <I_36_224> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R2C0.S0" for instance <I_36_233> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R2C0.S0" for instance <I_36_237> in unit <cc8ce1>.
    Set user-defined property "INIT =  0" for instance <I_36_237> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R2C0.S0" for instance <I_36_246> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R1C0.S0" for instance <I_36_250> in unit <cc8ce1>.
    Set user-defined property "INIT =  0" for instance <I_36_250> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R1C0.S0" for instance <I_36_259> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R1C0.S0" for instance <I_36_263> in unit <cc8ce1>.
    Set user-defined property "INIT =  0" for instance <I_36_263> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R1C0.S0" for instance <I_36_272> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <I_36_276> in unit <cc8ce1>.
    Set user-defined property "INIT =  0" for instance <I_36_276> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <I_36_285> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <I_36_289> in unit <cc8ce1>.
    Set user-defined property "INIT =  0" for instance <I_36_289> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <I_36_298> in unit <cc8ce1>.
Analyzing module <MUXCY_L>.
Analyzing module <XORCY>.
Analyzing module <MUXCY>.
Analyzing module <AND2B1>.
Analyzing module <four_stop_channels>.
Module <four_stop_channels> is correct for synthesis.
 
    Set user-defined property "RLOC =  R14C0" for instance <XLXI_2> in unit <four_stop_channels>.
    Set user-defined property "RLOC =  R12C0" for instance <XLXI_3> in unit <four_stop_channels>.
    Set user-defined property "RLOC =  R10C0" for instance <XLXI_4> in unit <four_stop_channels>.
    Set user-defined property "RLOC =  R8C0" for instance <XLXI_5> in unit <four_stop_channels>.
Analyzing module <stop_channel>.
Module <stop_channel> is correct for synthesis.
 
    Set user-defined property "INIT =  0" for instance <XLXI_17> in unit <stop_channel>.
    Set user-defined property "RLOC =  R1C0" for instance <XLXI_18> in unit <stop_channel>.
    Set user-defined property "RLOC =  R0C1" for instance <XLXI_19> in unit <stop_channel>.
Analyzing module <XOR2>.
Analyzing module <AND2>.
Analyzing module <synclogic>.
Module <synclogic> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0.S0" for instance <ff_clksyn> in unit <synclogic>.
    Set user-defined property "INIT =  0" for instance <ff_clksyn> in unit <synclogic>.
    Set user-defined property "RLOC =  R0C0.S1" for instance <XLXI_4> in unit <synclogic>.
    Set user-defined property "INIT =  0" for instance <XLXI_4> in unit <synclogic>.
    Set user-defined property "RLOC =  R0C0.S1" for instance <XLXI_6> in unit <synclogic>.
Analyzing module <OR2>.
Analyzing module <FMAP>.
Analyzing module <vernier_40_gates>.
Module <vernier_40_gates> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0" for instance <XLXI_2> in unit <vernier_40_gates>.
    Set user-defined property "RLOC =  R1C0" for instance <XLXI_3> in unit <vernier_40_gates>.
    Set user-defined property "RLOC =  R1C0" for instance <XLXI_4> in unit <vernier_40_gates>.
Analyzing module <sel_vernier>.
Module <sel_vernier> is correct for synthesis.
 
Analyzing module <andline40>.
Module <andline40> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C16" for instance <XLXI_1> in unit <andline40>.
    Set user-defined property "RLOC =  R0C8" for instance <XLXI_2> in unit <andline40>.
    Set user-defined property "RLOC =  R0C0" for instance <XLXI_3> in unit <andline40>.
Analyzing module <andline8>.
Module <andline8> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0.S1" for instance <and_0> in unit <andline8>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <and_1> in unit <andline8>.
    Set user-defined property "RLOC =  R0C1.S1" for instance <and_2> in unit <andline8>.
    Set user-defined property "RLOC =  R0C1.S0" for instance <and_3> in unit <andline8>.
    Set user-defined property "RLOC =  R0C2.S1" for instance <and_4> in unit <andline8>.
    Set user-defined property "RLOC =  R0C2.S0" for instance <and_5> in unit <andline8>.
    Set user-defined property "RLOC =  R0C3.S1" for instance <and_6> in unit <andline8>.
    Set user-defined property "RLOC =  R0C3.S0" for instance <and_7> in unit <andline8>.
Analyzing module <MULT_AND>.
Analyzing module <andline16>.
Module <andline16> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0.S1" for instance <and_0> in unit <andline16>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <and_1> in unit <andline16>.
    Set user-defined property "RLOC =  R0C1.S1" for instance <and_2> in unit <andline16>.
    Set user-defined property "RLOC =  R0C1.S0" for instance <and_3> in unit <andline16>.
    Set user-defined property "RLOC =  R0C2.S1" for instance <and_4> in unit <andline16>.
    Set user-defined property "RLOC =  R0C2.S0" for instance <and_5> in unit <andline16>.
    Set user-defined property "RLOC =  R0C3.S1" for instance <and_6> in unit <andline16>.
    Set user-defined property "RLOC =  R0C3.S0" for instance <and_7> in unit <andline16>.
    Set user-defined property "RLOC =  R0C4.S1" for instance <and_8> in unit <andline16>.
    Set user-defined property "RLOC =  R0C4.S0" for instance <and_9> in unit <andline16>.
    Set user-defined property "RLOC =  R0C5.S1" for instance <and_10> in unit <andline16>.
    Set user-defined property "RLOC =  R0C5.S0" for instance <and_11> in unit <andline16>.
    Set user-defined property "RLOC =  R0C6.S1" for instance <and_12> in unit <andline16>.
    Set user-defined property "RLOC =  R0C6.S0" for instance <and_13> in unit <andline16>.
    Set user-defined property "RLOC =  R0C7.S1" for instance <and_14> in unit <andline16>.
    Set user-defined property "RLOC =  R0C7.S0" for instance <and_15> in unit <andline16>.
Analyzing module <ildceline40>.
Module <ildceline40> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C16" for instance <XLXI_4> in unit <ildceline40>.
    Set user-defined property "RLOC =  R0C8" for instance <XLXI_5> in unit <ildceline40>.
    Set user-defined property "RLOC =  R0C0" for instance <XLXI_6> in unit <ildceline40>.
Analyzing module <ildceline8>.
Module <ildceline8> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0.S1" for instance <latch_0> in unit <ildceline8>.
    Set user-defined property "INIT =  0" for instance <latch_0> in unit <ildceline8>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <latch_1> in unit <ildceline8>.
    Set user-defined property "INIT =  0" for instance <latch_1> in unit <ildceline8>.
    Set user-defined property "RLOC =  R0C1.S1" for instance <latch_2> in unit <ildceline8>.
    Set user-defined property "INIT =  0" for instance <latch_2> in unit <ildceline8>.
    Set user-defined property "RLOC =  R0C1.S0" for instance <latch_3> in unit <ildceline8>.
    Set user-defined property "INIT =  0" for instance <latch_3> in unit <ildceline8>.
    Set user-defined property "RLOC =  R0C2.S1" for instance <latch_4> in unit <ildceline8>.
    Set user-defined property "INIT =  0" for instance <latch_4> in unit <ildceline8>.
    Set user-defined property "RLOC =  R0C2.S0" for instance <latch_5> in unit <ildceline8>.
    Set user-defined property "INIT =  0" for instance <latch_5> in unit <ildceline8>.
    Set user-defined property "RLOC =  R0C3.S1" for instance <latch_6> in unit <ildceline8>.
    Set user-defined property "INIT =  0" for instance <latch_6> in unit <ildceline8>.
    Set user-defined property "RLOC =  R0C3.S0" for instance <latch_7> in unit <ildceline8>.
    Set user-defined property "INIT =  0" for instance <latch_7> in unit <ildceline8>.
Analyzing module <LDCE_1>.
Analyzing module <ildceline16>.
Module <ildceline16> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0.S1" for instance <latch_0> in unit <ildceline16>.
    Set user-defined property "INIT =  0" for instance <latch_0> in unit <ildceline16>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <latch_1> in unit <ildceline16>.
    Set user-defined property "INIT =  0" for instance <latch_1> in unit <ildceline16>.
    Set user-defined property "RLOC =  R0C1.S1" for instance <latch_2> in unit <ildceline16>.
    Set user-defined property "INIT =  0" for instance <latch_2> in unit <ildceline16>.
    Set user-defined property "RLOC =  R0C1.S0" for instance <latch_3> in unit <ildceline16>.
    Set user-defined property "INIT =  0" for instance <latch_3> in unit <ildceline16>.
    Set user-defined property "RLOC =  R0C2.S1" for instance <latch_4> in unit <ildceline16>.
    Set user-defined property "INIT =  0" for instance <latch_4> in unit <ildceline16>.
    Set user-defined property "RLOC =  R0C2.S0" for instance <latch_5> in unit <ildceline16>.
    Set user-defined property "INIT =  0" for instance <latch_5> in unit <ildceline16>.
    Set user-defined property "RLOC =  R0C3.S1" for instance <latch_6> in unit <ildceline16>.
    Set user-defined property "INIT =  0" for instance <latch_6> in unit <ildceline16>.
    Set user-defined property "RLOC =  R0C3.S0" for instance <latch_7> in unit <ildceline16>.
    Set user-defined property "INIT =  0" for instance <latch_7> in unit <ildceline16>.
    Set user-defined property "RLOC =  R0C4.S1" for instance <latch_8> in unit <ildceline16>.
    Set user-defined property "INIT =  0" for instance <latch_8> in unit <ildceline16>.
    Set user-defined property "RLOC =  R0C4.S0" for instance <latch_9> in unit <ildceline16>.
    Set user-defined property "INIT =  0" for instance <latch_9> in unit <ildceline16>.
    Set user-defined property "RLOC =  R0C5.S1" for instance <latch_10> in unit <ildceline16>.
    Set user-defined property "INIT =  0" for instance <latch_10> in unit <ildceline16>.
    Set user-defined property "RLOC =  R0C5.S0" for instance <latch_11> in unit <ildceline16>.
    Set user-defined property "INIT =  0" for instance <latch_11> in unit <ildceline16>.
    Set user-defined property "RLOC =  R0C6.S1" for instance <latch_12> in unit <ildceline16>.
    Set user-defined property "INIT =  0" for instance <latch_12> in unit <ildceline16>.
    Set user-defined property "RLOC =  R0C6.S0" for instance <latch_13> in unit <ildceline16>.
    Set user-defined property "INIT =  0" for instance <latch_13> in unit <ildceline16>.
    Set user-defined property "RLOC =  R0C7.S1" for instance <latch_14> in unit <ildceline16>.
    Set user-defined property "INIT =  0" for instance <latch_14> in unit <ildceline16>.
    Set user-defined property "RLOC =  R0C7.S0" for instance <latch_15> in unit <ildceline16>.
    Set user-defined property "INIT =  0" for instance <latch_15> in unit <ildceline16>.
Analyzing module <xorcy_dline40>.
Module <xorcy_dline40> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0.S1" for instance <XLXI_3> in unit <xorcy_dline40>.
    Set user-defined property "RLOC =  R0C16" for instance <XLXI_4> in unit <xorcy_dline40>.
    Set user-defined property "RLOC =  R0C8" for instance <XLXI_5> in unit <xorcy_dline40>.
    Set user-defined property "RLOC =  R0C0" for instance <XLXI_6> in unit <xorcy_dline40>.
Analyzing module <xorcy_dline8>.
Module <xorcy_dline8> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0.S1" for instance <xor_0> in unit <xorcy_dline8>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <xor_1> in unit <xorcy_dline8>.
    Set user-defined property "RLOC =  R0C1.S1" for instance <xor_2> in unit <xorcy_dline8>.
    Set user-defined property "RLOC =  R0C1.S0" for instance <xor_3> in unit <xorcy_dline8>.
    Set user-defined property "RLOC =  R0C2.S1" for instance <xor_4> in unit <xorcy_dline8>.
    Set user-defined property "RLOC =  R0C2.S0" for instance <xor_5> in unit <xorcy_dline8>.
    Set user-defined property "RLOC =  R0C3.S1" for instance <xor_6> in unit <xorcy_dline8>.
    Set user-defined property "RLOC =  R0C3.S0" for instance <xor_7> in unit <xorcy_dline8>.
Analyzing module <XORCY_D>.
Analyzing module <xorcy_dline16>.
Module <xorcy_dline16> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0.S1" for instance <xor_0> in unit <xorcy_dline16>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <xor_1> in unit <xorcy_dline16>.
    Set user-defined property "RLOC =  R0C1.S1" for instance <xor_2> in unit <xorcy_dline16>.
    Set user-defined property "RLOC =  R0C1.S0" for instance <xor_3> in unit <xorcy_dline16>.
    Set user-defined property "RLOC =  R0C2.S1" for instance <xor_4> in unit <xorcy_dline16>.
    Set user-defined property "RLOC =  R0C2.S0" for instance <xor_5> in unit <xorcy_dline16>.
    Set user-defined property "RLOC =  R0C3.S1" for instance <xor_6> in unit <xorcy_dline16>.
    Set user-defined property "RLOC =  R0C3.S0" for instance <xor_7> in unit <xorcy_dline16>.
    Set user-defined property "RLOC =  R0C4.S1" for instance <xor_8> in unit <xorcy_dline16>.
    Set user-defined property "RLOC =  R0C4.S0" for instance <xor_9> in unit <xorcy_dline16>.
    Set user-defined property "RLOC =  R0C5.S1" for instance <xor_10> in unit <xorcy_dline16>.
    Set user-defined property "RLOC =  R0C5.S0" for instance <xor_11> in unit <xorcy_dline16>.
    Set user-defined property "RLOC =  R0C6.S1" for instance <xor_12> in unit <xorcy_dline16>.
    Set user-defined property "RLOC =  R0C6.S0" for instance <xor_13> in unit <xorcy_dline16>.
    Set user-defined property "RLOC =  R0C7.S1" for instance <xor_14> in unit <xorcy_dline16>.
    Set user-defined property "RLOC =  R0C7.S0" for instance <xor_15> in unit <xorcy_dline16>.
Analyzing module <inst_decoder>.
Module <inst_decoder> is correct for synthesis.
 
Analyzing module <uart_baud>.
Module <uart_baud> is correct for synthesis.
 
Analyzing module <uart_rx>.
Module <uart_rx> is correct for synthesis.
 
Analyzing module <uart_tx>.
Module <uart_tx> is correct for synthesis.
 
Analyzing module <GND>.
Analyzing module <FDC>.
Analyzing module <VCC>.
Analyzing module <IBUF>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <xorcy_dline16>.
    Related source file is xorcy_dline16.vf.
Unit <xorcy_dline16> synthesized.


Synthesizing Unit <xorcy_dline8>.
    Related source file is xorcy_dline8.vf.
Unit <xorcy_dline8> synthesized.


Synthesizing Unit <ildceline16>.
    Related source file is ildceline16.vf.
Unit <ildceline16> synthesized.


Synthesizing Unit <ildceline8>.
    Related source file is ildceline8.vf.
Unit <ildceline8> synthesized.


Synthesizing Unit <andline16>.
    Related source file is andline16.vf.
Unit <andline16> synthesized.


Synthesizing Unit <andline8>.
    Related source file is andline8.vf.
Unit <andline8> synthesized.


Synthesizing Unit <xorcy_dline40>.
    Related source file is xorcy_dline40.vf.
Unit <xorcy_dline40> synthesized.


Synthesizing Unit <ildceline40>.
    Related source file is ildceline40.vf.
Unit <ildceline40> synthesized.


Synthesizing Unit <andline40>.
    Related source file is andline40.vf.
Unit <andline40> synthesized.


Synthesizing Unit <sel_vernier>.
    Related source file is sel_vernier.v.
    Found 40-bit tristate buffer for signal <Vout>.
    Summary:
	inferred  40 Tristate(s).
Unit <sel_vernier> synthesized.


Synthesizing Unit <vernier_40_gates>.
    Related source file is vernier_40_gates.vf.
Unit <vernier_40_gates> synthesized.


Synthesizing Unit <synclogic>.
    Related source file is synclogic.vf.
Unit <synclogic> synthesized.


Synthesizing Unit <stop_channel>.
    Related source file is stop_channel.vf.
Unit <stop_channel> synthesized.


Synthesizing Unit <cc8ce1>.
    Related source file is cc8ce1.vf.
Unit <cc8ce1> synthesized.


Synthesizing Unit <cc24ce>.
    Related source file is cc24ce.vf.
WARNING:Xst:646 - Signal <ovf26> is assigned but never used.
Unit <cc24ce> synthesized.


Synthesizing Unit <myfd8ce>.
    Related source file is myfd8ce.vf.
Unit <myfd8ce> synthesized.


Synthesizing Unit <dff_26bits>.
    Related source file is DFF_26bits.vf.
Unit <dff_26bits> synthesized.


Synthesizing Unit <counter32bit>.
    Related source file is counter32bit.vf.
Unit <counter32bit> synthesized.


Synthesizing Unit <cntr_reg_interface>.
    Related source file is cntr_reg_interface.v.
    Found 8-bit tristate buffer for signal <cntr4_in_byte>.
    Found 8-bit tristate buffer for signal <cntr3_in_byte>.
    Found 8-bit tristate buffer for signal <cntr2_in_byte>.
    Found 8-bit tristate buffer for signal <cntr1_in_byte>.
    Summary:
	inferred 128 Tristate(s).
Unit <cntr_reg_interface> synthesized.


Synthesizing Unit <cntr_registers>.
    Related source file is cntr_registers.vf.
Unit <cntr_registers> synthesized.


Synthesizing Unit <uart_tx>.
    Related source file is uart_tx.v.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 6                                              |
    | Inputs             | 2                                              |
    | Outputs            | 2                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | 0001                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 9-bit register for signal <data_buf>.
    Found 8-bit register for signal <datareg>.
    Found 1-bit register for signal <din_rdyreg>.
    Found 4-bit up counter for signal <sample_count>.
    Found 4-bit up counter for signal <shift_count>.
    Found 9 1-bit 2-to-1 multiplexers.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   2 Counter(s).
	inferred  18 D-type flip-flop(s).
	inferred   9 Multiplexer(s).
Unit <uart_tx> synthesized.


Synthesizing Unit <uart_rx>.
    Related source file is uart_rx.v.
WARNING:Xst:646 - Signal <dout_byte_temp<0>> is assigned but never used.
    Found finite state machine <FSM_1> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 10                                             |
    | Inputs             | 4                                              |
    | Outputs            | 2                                              |
    | Clock              | clk (rising_edge)                              |
    | Clock enable       | enable (positive)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00001                                          |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit register for signal <dout_byte>.
    Found 4-bit up counter for signal <bit_count>.
    Found 10-bit register for signal <dout_byte_temp>.
    Found 4-bit up counter for signal <sample_count>.
    Found 3-bit register for signal <ser_in_reg>.
    Found 1-bit register for signal <start>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   2 Counter(s).
	inferred  22 D-type flip-flop(s).
Unit <uart_rx> synthesized.


Synthesizing Unit <uart_baud>.
    Related source file is uart_baud.v.
    Found 8-bit up counter for signal <cnt1>.
    Summary:
	inferred   1 Counter(s).
Unit <uart_baud> synthesized.


Synthesizing Unit <inst_decoder>.
    Related source file is inst_decoder.v.
WARNING:Xst:646 - Signal <data_reg<5>> is assigned but never used.
WARNING:Xst:646 - Signal <shift<5>> is assigned but never used.
    Found finite state machine <FSM_2> for signal <cstate>.
    -----------------------------------------------------------------------
    | States             | 11                                             |
    | Transitions        | 20                                             |
    | Inputs             | 9                                              |
    | Outputs            | 8                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | res (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00000000001                                    |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 5-bit register for signal <pkt_addr>.
    Found 3-bit comparator equal for signal <$n0025> created at line 209.
    Found 8-bit register for signal <data_reg>.
    Found 3-bit register for signal <dev_addr_reg>.
    Found 6-bit register for signal <shift>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  22 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <inst_decoder> synthesized.


Synthesizing Unit <four_stop_channels>.
    Related source file is four_stop_channels.vf.
Unit <four_stop_channels> synthesized.


Synthesizing Unit <maincount4channel>.
    Related source file is MainCount4Channel.vf.
WARNING:Xst:646 - Signal <Q<31:27>> is assigned but never used.
Unit <maincount4channel> synthesized.


Synthesizing Unit <priority_encoder>.
    Related source file is priority_encoder.v.
    Found 8-bit tristate buffer for signal <dataOutz>.
    Summary:
	inferred   8 Tristate(s).
Unit <priority_encoder> synthesized.


Synthesizing Unit <DAC>.
    Related source file is DAC.v.
    Found 16x8-bit ROM for signal <dacinreg>.
    Found 8-bit tristate buffer for signal <dac_val>.
    Found 8-bit adder carry out for signal <$n0002>.
    Found 8-bit register for signal <Accum>.
    Found 4-bit up counter for signal <DACaddr>.
    Summary:
	inferred   1 ROM(s).
	inferred   1 Counter(s).
	inferred   8 D-type flip-flop(s).
	inferred   1 Adder/Subtracter(s).
	inferred   8 Tristate(s).
Unit <DAC> synthesized.


Synthesizing Unit <fpga_addr_out>.
    Related source file is fpga_addr_out.v.
    Found 8-bit tristate buffer for signal <dout>.
    Summary:
	inferred   8 Tristate(s).
Unit <fpga_addr_out> synthesized.


Synthesizing Unit <gen_sel_signals>.
    Related source file is gen_sel_signals.v.
WARNING:Xst:646 - Signal <sel_out<31:24>> is assigned but never used.
    Found 32x32-bit ROM for signal <sel_out>.
    Summary:
	inferred   1 ROM(s).
Unit <gen_sel_signals> synthesized.


Synthesizing Unit <router>.
    Related source file is router.v.
    Found 1-bit tristate buffer for signal <tx_uc>.
    Summary:
	inferred   1 Tristate(s).
Unit <router> synthesized.


Synthesizing Unit <clk_mul>.
    Related source file is clk_mul.vf.
Unit <clk_mul> synthesized.


Synthesizing Unit <chrono48_stop3>.
    Related source file is Chrono48_stop3.vf.
WARNING:Xst:646 - Signal <XLXN_111> is assigned but never used.
WARNING:Xst:646 - Signal <sel_ver_bytes<0>> is assigned but never used.
WARNING:Xst:646 - Signal <uart_rdy> is assigned but never used.
WARNING:Xst:646 - Signal <cmd_rst_test> is assigned but never used.
Unit <chrono48_stop3> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# FSMs                             : 3
# ROMs                             : 2
  16x8-bit ROM                     : 1
  32x32-bit ROM                    : 1
# Registers                        : 28
  1-bit register                   : 21
  5-bit register                   : 1
  8-bit register                   : 4
  9-bit register                   : 1
  3-bit register                   : 1
# Counters                         : 6
  4-bit up counter                 : 5
  8-bit up counter                 : 1
# Multiplexers                     : 1
  2-to-1 multiplexer               : 1
# Tristates                        : 24
  1-bit tristate buffer            : 1
  40-bit tristate buffer           : 4
  8-bit tristate buffer            : 19
# Adders/Subtractors               : 1
  8-bit adder carry out            : 1
# Comparators                      : 1
  3-bit comparator equal           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Selecting encoding for FSM_2 ...
Optimizing FSM <FSM_2> on signal <cstate> with one-hot encoding.
Selecting encoding for FSM_1 ...
Optimizing FSM <FSM_1> on signal <state> with one-hot encoding.
Selecting encoding for FSM_0 ...
Optimizing FSM <FSM_0> on signal <state> with one-hot encoding.

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1291 - FF/Latch <data_reg_5> is unconnected in block <inst_decoder>.
WARNING:Xst:1291 - FF/Latch <dout_byte_5> is unconnected in block <XLXI_113>.

Optimizing unit <chrono48_stop3> ...

Optimizing unit <DAC> ...

Optimizing unit <priority_encoder> ...

Optimizing unit <inst_decoder> ...

Optimizing unit <uart_baud> ...

Optimizing unit <uart_rx> ...

Optimizing unit <cntr_reg_interface> ...

Optimizing unit <myfd8ce> ...

Optimizing unit <cc8ce1> ...

Optimizing unit <synclogic> ...

Optimizing unit <sel_vernier> ...

Optimizing unit <andline8> ...

Optimizing unit <andline16> ...

Optimizing unit <ildceline8> ...

Optimizing unit <ildceline16> ...

Optimizing unit <xorcy_dline8> ...

Optimizing unit <xorcy_dline16> ...

Optimizing unit <dff_26bits> ...

Optimizing unit <cc24ce> ...

Optimizing unit <andline40> ...

Optimizing unit <ildceline40> ...

Optimizing unit <xorcy_dline40> ...

Optimizing unit <uart_tx> ...

Optimizing unit <cntr_registers> ...

Optimizing unit <counter32bit> ...

Optimizing unit <vernier_40_gates> ...

Optimizing unit <maincount4channel> ...

Optimizing unit <stop_channel> ...

Optimizing unit <four_stop_channels> ...
Loading device for application Xst from file 'v200.nph' in environment C:/Xilinx.

Mapping all equations...
WARNING:Xst:1291 - FF/Latch <XLXI_113_dout_byte_5> is unconnected in block <chrono48_stop3>.
Building and optimizing final netlist ...
WARNING:Xst:1291 - FF/Latch <XLXI_100_Accum_0> is unconnected in block <chrono48_stop3>.
Found area constraint ratio of 100 (+ 5) on block chrono48_stop3, actual ratio is 21.
FlipFlop XLXI_111_pkt_addr_0 has been replicated 1 time(s)
FlipFlop XLXI_111_pkt_addr_1 has been replicated 1 time(s)
FlipFlop XLXI_111_pkt_addr_2 has been replicated 1 time(s)
FlipFlop XLXI_111_pkt_addr_3 has been replicated 1 time(s)
FlipFlop XLXI_111_pkt_addr_4 has been replicated 1 time(s)
FlipFlop XLXI_111_cstate_FFd5 has been replicated 2 time(s)

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s200pq208-6 

 Number of Slices:                     487  out of   2352    20%  
 Number of Slice Flip Flops:           434  out of   4704     9%  
 Number of 4 input LUTs:               261  out of   4704     5%  
 Number of bonded IOBs:                 16  out of    144    11%  
 Number of TBUFs:                      312  out of   2352    13%  
 Number of GCLKs:                        2  out of      4    50%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | Clock_Mul_XLXI_1:CLK2X+Clock_Mul_XLXI_2:CLK2X| 150   |
out_pulse(XLXI_104/XLXI_2/XLXI_18/XLXI_5:O)| NONE(*)(XLXI_104/XLXI_2/XLXI_18/XLXI_4)| 1     |
XLXI_104/XLXI_2/XLXI_9:G           | NONE                   | 40    |
out_pulse(XLXI_104/XLXI_3/XLXI_18/XLXI_5:O)| NONE(*)(XLXI_104/XLXI_3/XLXI_18/XLXI_4)| 1     |
XLXI_104/XLXI_3/XLXI_9:G           | NONE                   | 40    |
out_pulse(XLXI_104/XLXI_4/XLXI_18/XLXI_5:O)| NONE(*)(XLXI_104/XLXI_4/XLXI_18/XLXI_4)| 1     |
XLXI_104/XLXI_4/XLXI_9:G           | NONE                   | 40    |
out_pulse(XLXI_104/XLXI_5/XLXI_18/XLXI_5:O)| NONE(*)(XLXI_104/XLXI_5/XLXI_18/XLXI_4)| 1     |
XLXI_104/XLXI_5/XLXI_9:G           | NONE                   | 40    |
clk                                | IBUFG                  | 113   |
start_clk_sync                     | IBUF                   | 1     |
XLXI_111_cstate_FFd3:Q             | NONE                   | 4     |
XLXI_113_startbitsync(XLXI_113__n00091:O)| NONE(*)(XLXI_113_start)| 1     |
XLXI_111_cstate_FFd6:Q             | NONE                   | 1     |
-----------------------------------+------------------------+-------+
(*) These 5 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: 28.584ns (Maximum Frequency: 34.985MHz)
   Minimum input arrival time before clock: 7.314ns
   Maximum output required time after clock: 10.437ns
   Maximum combinational path delay: 10.128ns

=========================================================================
Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd d:\tdc48stop_20140630/_ngo -uc
chrono48_stop.ucf -p xc2s200-pq208-6 chrono48_stop3.ngc chrono48_stop3.ngd 

Reading NGO file "D:/TDC48Stop_20140630/chrono48_stop3.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "chrono48_stop.ucf" ...

Checking timing specifications ...
Checking expanded design ...
WARNING:NgdBuild:479 - The input pad net 'start_clk_sync' is driving one or more
   clock loads that should only use a dedicated clock buffer. This could result
   in large clock skews on this net. Check whether the correct type of BUF is
   being used to drive the clock buffer.
WARNING:NgdBuild:454 - logical net 'XLXI_103/XLXI_13_XLXI_1/CO' has no load
WARNING:NgdBuild:479 - The input pad net 'teststop' is driving one or more clock
   loads that should only use a dedicated clock buffer. This could result in
   large clock skews on this net. Check whether the correct type of BUF is being
   used to drive the clock buffer.

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   3

Total memory usage is 41036 kilobytes

Writing NGD file "chrono48_stop3.ngd" ...

Writing NGDBUILD log file "chrono48_stop3.bld"...

NGDBUILD done.
Completed process "Translate".



Started process "Map".

Using target part "2s200pq208-6".
Removing unused or disabled logic...
Running cover...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
Number of errors:      0
Number of warnings:   53
Logic Utilization:
  Total Number Slice Registers:     427 out of  4,704    9%
    Number used as Flip Flops:                    267
    Number used as Latches:                       160
  Number of 4 input LUTs:           435 out of  4,704    9%
Logic Distribution:
    Number of occupied Slices:                         720 out of  2,352   30%
    Number of Slices containing only related logic:    720 out of    720  100%
    Number of Slices containing unrelated logic:         0 out of    720    0%
        *See NOTES below for an explanation of the effects of unrelated logic
Total Number 4 input LUTs:          631 out of  4,704   13%
      Number used as logic:                       435
      Number used as a route-thru:                196
   Number of bonded IOBs:            15 out of    140   10%
      IOB Flip Flops:                               2
   Number of GCLKs:                   2 out of      4   50%
   Number of GCLKIOBs:                1 out of      4   25%
   Number of DLLs:                    2 out of      4   50%

   Number of RPM macros:            2
Total equivalent gate count for design:  21,445
Additional JTAG gate count for IOBs:  768
Peak Memory Usage:  72 MB

NOTES:

   Related logic is defined as being logic that shares connectivity -
   e.g. two LUTs are "related" if they share common inputs.
   When assembling slices, Map gives priority to combine logic that
   is related.  Doing so results in the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin
   packing unrelated logic into a slice once 99% of the slices are
   occupied through related logic packing.

   Note that once logic distribution reaches the 99% level through
   related logic packing, this does not mean the device is completely
   utilized.  Unrelated logic packing will then begin, continuing until
   all usable LUTs and FFs are occupied.  Depending on your timing
   budget, increased levels of unrelated logic packing may adversely
   affect the overall timing performance of your design.


Mapping completed.
See MAP report file "chrono48_stop3_map.mrp" for details.
Completed process "Map".

Mapping Module chrono48_stop3 . . .
MAP command line:
map -intstyle ise -p xc2s200-pq208-6 -cm area -pr b -k 4 -c 100 -tx on -o chrono48_stop3_map.ncd chrono48_stop3.ngd chrono48_stop3.pcf
Mapping Module chrono48_stop3: DONE



Started process "Place & Route".





Constraints file: chrono48_stop3.pcf

Loading device database for application Par from file "chrono48_stop3_map.ncd".
   "chrono48_stop3" is an NCD, version 2.38, device xc2s200, package pq208,
speed -6
Loading device for application Par from file 'v200.nph' in environment
C:/Xilinx.
Device speed data version:  PRODUCTION 1.27 2003-06-19.


Resolving physical constraints.
Finished resolving physical constraints.

Device utilization summary:

   Number of External GCLKIOBs         1 out of 4      25%
   Number of External IOBs            15 out of 140    10%
      Number of LOCed External IOBs   15 out of 15    100%

   Number of SLICEs                  720 out of 2352   30%

   Number of DLLs                      2 out of 4      50%
   Number of GCLKs                     2 out of 4      50%



Overall effort level (-ol):   Standard (set by user)
Placer effort level (-pl):    Standard (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    Standard (set by user)


Phase 1.1
Phase 1.1 (Checksum:98a1bf) REAL time: 0 secs 

Phase 2.23
Phase 2.23 (Checksum:1312cfe) REAL time: 0 secs 

Phase 3.3
Phase 3.3 (Checksum:1c9c37d) REAL time: 0 secs 

Phase 4.5
Phase 4.5 (Checksum:26259fc) REAL time: 0 secs 

Phase 5.8
....
Phase 5.8 (Checksum:bd0fcd) REAL time: 0 secs 

Phase 6.5
Phase 6.5 (Checksum:39386fa) REAL time: 0 secs 

Phase 7.18
Phase 7.18 (Checksum:42c1d79) REAL time: 2 secs 

Writing design to file chrono48_stop3.ncd.

Total REAL time to Placer completion: 2 secs 
Total CPU time to Placer completion: 1 secs 


Phase 1: 3393 unrouted;       REAL time: 2 secs 

Phase 2: 2853 unrouted;       REAL time: 8 secs 

Phase 3: 597 unrouted;       REAL time: 8 secs 

Phase 4: 0 unrouted;       REAL time: 9 secs 

Total REAL time to Router completion: 9 secs 
Total CPU time to Router completion: 8 secs 

Generating "par" statistics.

**************************
Generating Clock Report
**************************

+----------------------------+----------+--------+------------+-------------+
|         Clock Net          | Resource | Fanout |Net Skew(ns)|Max Delay(ns)|
+----------------------------+----------+--------+------------+-------------+
|    clk100mhz_OBUF          |  Global  |  134   |  0.077     |  0.543      |
+----------------------------+----------+--------+------------+-------------+
|XLXI_104/XLXI_4/XLXI_18/    |          |        |            |             |
|               out_pulse    |   Local  |    1   |  0.000     |  0.573      |
+----------------------------+----------+--------+------------+-------------+
|          XLXN_116          |   Local  |    9   |  0.000     |  3.193      |
+----------------------------+----------+--------+------------+-------------+
|XLXI_104/XLXI_3/XLXI_18/    |          |        |            |             |
|               out_pulse    |   Local  |    1   |  0.000     |  0.573      |
+----------------------------+----------+--------+------------+-------------+
|XLXI_104/XLXI_2/XLXI_18/    |          |        |            |             |
|               out_pulse    |   Local  |    1   |  0.000     |  0.592      |
+----------------------------+----------+--------+------------+-------------+
|XLXI_104/XLXI_5/XLXI_18/    |          |        |            |             |
|               out_pulse    |   Local  |    1   |  0.000     |  0.587      |
+----------------------------+----------+--------+------------+-------------+
|          clk25mhz          |   Local  |   73   |  1.687     |  4.512      |
+----------------------------+----------+--------+------------+-------------+
|    XLXI_111_cstate_FFd3    |   Local  |    4   |  0.238     |  1.365      |
+----------------------------+----------+--------+------------+-------------+
|    XLXI_111_cstate_FFd6    |   Local  |    2   |  0.000     |  1.303      |
+----------------------------+----------+--------+------------+-------------+
|   XLXI_113_startbitsync    |   Local  |    1   |  0.000     |  0.560      |
+----------------------------+----------+--------+------------+-------------+

Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 9 secs 
Total CPU time to PAR completion: 8 secs 

Peak Memory Usage:  67 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.

Writing design to file chrono48_stop3.ncd.


PAR done.
Completed process "Place & Route".


Started process "Generate Post-Place & Route Static Timing".


Analysis completed Thu Jul 03 10:31:42 2014
--------------------------------------------------------------------------------

Generating Report ...

Completed process "Generate Post-Place & Route Static Timing".

Place & Route Module chrono48_stop3 . . .
PAR command line: par -w -intstyle ise -ol std -t 1 chrono48_stop3_map.ncd chrono48_stop3.ncd chrono48_stop3.pcf
PAR completed successfully




Started process "Generate Programming File".

Completed process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------


Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd d:\tdc48stop_20140630/_ngo -uc
chrono48_stop.ucf -p xc2s200-pq208-6 chrono48_stop3.ngc chrono48_stop3.ngd 

Reading NGO file "D:/TDC48Stop_20140630/chrono48_stop3.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "chrono48_stop.ucf" ...

Checking timing specifications ...
Checking expanded design ...
WARNING:NgdBuild:483 - Attribute "LOC" on "start_clk_sync1" is on the wrong type
   of object.  Please see the Constraints Guide for more information on this
   attribute.
WARNING:NgdBuild:479 - The input pad net 'start_clk_sync' is driving one or more
   clock loads that should only use a dedicated clock buffer. This could result
   in large clock skews on this net. Check whether the correct type of BUF is
   being used to drive the clock buffer.
WARNING:NgdBuild:454 - logical net 'XLXI_103/XLXI_13_XLXI_1/CO' has no load
WARNING:NgdBuild:479 - The input pad net 'teststop' is driving one or more clock
   loads that should only use a dedicated clock buffer. This could result in
   large clock skews on this net. Check whether the correct type of BUF is being
   used to drive the clock buffer.

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   4

Total memory usage is 41036 kilobytes

Writing NGD file "chrono48_stop3.ngd" ...

Writing NGDBUILD log file "chrono48_stop3.bld"...

NGDBUILD done.
Completed process "Translate".



Started process "Map".

Using target part "2s200pq208-6".
Removing unused or disabled logic...
Running cover...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
Number of errors:      0
Number of warnings:   53
Logic Utilization:
  Total Number Slice Registers:     427 out of  4,704    9%
    Number used as Flip Flops:                    267
    Number used as Latches:                       160
  Number of 4 input LUTs:           435 out of  4,704    9%
Logic Distribution:
    Number of occupied Slices:                         720 out of  2,352   30%
    Number of Slices containing only related logic:    720 out of    720  100%
    Number of Slices containing unrelated logic:         0 out of    720    0%
        *See NOTES below for an explanation of the effects of unrelated logic
Total Number 4 input LUTs:          631 out of  4,704   13%
      Number used as logic:                       435
      Number used as a route-thru:                196
   Number of bonded IOBs:            15 out of    140   10%
      IOB Flip Flops:                               2
   Number of GCLKs:                   2 out of      4   50%
   Number of GCLKIOBs:                1 out of      4   25%
   Number of DLLs:                    2 out of      4   50%

   Number of RPM macros:            2
Total equivalent gate count for design:  21,445
Additional JTAG gate count for IOBs:  768
Peak Memory Usage:  72 MB

NOTES:

   Related logic is defined as being logic that shares connectivity -
   e.g. two LUTs are "related" if they share common inputs.
   When assembling slices, Map gives priority to combine logic that
   is related.  Doing so results in the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin
   packing unrelated logic into a slice once 99% of the slices are
   occupied through related logic packing.

   Note that once logic distribution reaches the 99% level through
   related logic packing, this does not mean the device is completely
   utilized.  Unrelated logic packing will then begin, continuing until
   all usable LUTs and FFs are occupied.  Depending on your timing
   budget, increased levels of unrelated logic packing may adversely
   affect the overall timing performance of your design.


Mapping completed.
See MAP report file "chrono48_stop3_map.mrp" for details.
Completed process "Map".

Mapping Module chrono48_stop3 . . .
MAP command line:
map -intstyle ise -p xc2s200-pq208-6 -cm area -pr b -k 4 -c 100 -tx on -o chrono48_stop3_map.ncd chrono48_stop3.ngd chrono48_stop3.pcf
Mapping Module chrono48_stop3: DONE



Started process "Place & Route".





Constraints file: chrono48_stop3.pcf

Loading device database for application Par from file "chrono48_stop3_map.ncd".
   "chrono48_stop3" is an NCD, version 2.38, device xc2s200, package pq208,
speed -6
Loading device for application Par from file 'v200.nph' in environment
C:/Xilinx.
Device speed data version:  PRODUCTION 1.27 2003-06-19.


Resolving physical constraints.
Finished resolving physical constraints.

Device utilization summary:

   Number of External GCLKIOBs         1 out of 4      25%
   Number of External IOBs            15 out of 140    10%
      Number of LOCed External IOBs   14 out of 15     93%

   Number of SLICEs                  720 out of 2352   30%

   Number of DLLs                      2 out of 4      50%
   Number of GCLKs                     2 out of 4      50%



Overall effort level (-ol):   Standard (set by user)
Placer effort level (-pl):    Standard (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    Standard (set by user)


Phase 1.1
Phase 1.1 (Checksum:98a1bf) REAL time: 0 secs 

Phase 2.23
Phase 2.23 (Checksum:1312cfe) REAL time: 0 secs 

Phase 3.3
Phase 3.3 (Checksum:1c9c37d) REAL time: 0 secs 

Phase 4.5
Phase 4.5 (Checksum:26259fc) REAL time: 0 secs 

Phase 5.8
....
Phase 5.8 (Checksum:bd0fcd) REAL time: 0 secs 

Phase 6.5
Phase 6.5 (Checksum:39386fa) REAL time: 0 secs 

Phase 7.18
Phase 7.18 (Checksum:42c1d79) REAL time: 0 secs 

Writing design to file chrono48_stop3.ncd.

Total REAL time to Placer completion: 0 secs 
Total CPU time to Placer completion: 1 secs 


Phase 1: 3393 unrouted;       REAL time: 0 secs 

Phase 2: 2853 unrouted;       REAL time: 7 secs 

Phase 3: 597 unrouted;       REAL time: 8 secs 

Phase 4: 0 unrouted;       REAL time: 8 secs 

Total REAL time to Router completion: 8 secs 
Total CPU time to Router completion: 8 secs 

Generating "par" statistics.

**************************
Generating Clock Report
**************************

+----------------------------+----------+--------+------------+-------------+
|         Clock Net          | Resource | Fanout |Net Skew(ns)|Max Delay(ns)|
+----------------------------+----------+--------+------------+-------------+
|    clk100mhz_OBUF          |  Global  |  134   |  0.077     |  0.543      |
+----------------------------+----------+--------+------------+-------------+
|XLXI_104/XLXI_4/XLXI_18/    |          |        |            |             |
|               out_pulse    |   Local  |    1   |  0.000     |  0.573      |
+----------------------------+----------+--------+------------+-------------+
|          XLXN_116          |   Local  |    9   |  0.000     |  3.193      |
+----------------------------+----------+--------+------------+-------------+
|XLXI_104/XLXI_3/XLXI_18/    |          |        |            |             |
|               out_pulse    |   Local  |    1   |  0.000     |  0.573      |
+----------------------------+----------+--------+------------+-------------+
|XLXI_104/XLXI_2/XLXI_18/    |          |        |            |             |
|               out_pulse    |   Local  |    1   |  0.000     |  0.592      |
+----------------------------+----------+--------+------------+-------------+
|XLXI_104/XLXI_5/XLXI_18/    |          |        |            |             |
|               out_pulse    |   Local  |    1   |  0.000     |  0.587      |
+----------------------------+----------+--------+------------+-------------+
|          clk25mhz          |   Local  |   73   |  1.687     |  4.512      |
+----------------------------+----------+--------+------------+-------------+
|    XLXI_111_cstate_FFd3    |   Local  |    4   |  0.238     |  1.365      |
+----------------------------+----------+--------+------------+-------------+
|    XLXI_111_cstate_FFd6    |   Local  |    2   |  0.000     |  1.303      |
+----------------------------+----------+--------+------------+-------------+
|   XLXI_113_startbitsync    |   Local  |    1   |  0.000     |  0.560      |
+----------------------------+----------+--------+------------+-------------+

Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 9 secs 
Total CPU time to PAR completion: 8 secs 

Peak Memory Usage:  67 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.

Writing design to file chrono48_stop3.ncd.


PAR done.
Completed process "Place & Route".


Started process "Generate Post-Place & Route Static Timing".


Analysis completed Thu Jul 03 10:36:46 2014
--------------------------------------------------------------------------------

Generating Report ...

Completed process "Generate Post-Place & Route Static Timing".

Place & Route Module chrono48_stop3 . . .
PAR command line: par -w -intstyle ise -ol std -t 1 chrono48_stop3_map.ncd chrono48_stop3.ncd chrono48_stop3.pcf
PAR completed successfully




Started process "Generate Programming File".

Completed process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------


Started process "View Verilog Functional Model".

Release 6.1i - sch2verilog G.23
Copyright (c) 1995-2003 Xilinx, Inc.  All rights reserved.
WARNING:DesignEntry:15 - Bus "dout(7:0)" is connected to too many source pins
   and/or IO Ports. A Wired Or connection will be used
WARNING:DesignEntry:13 - Net "cmd_rst_test" is connected to source pins and/or
   IO ports while there is no load pin connected to it
WARNING:DesignEntry:13 - Net "XLXN_111" is connected to source pins and/or IO
   ports while there is no load pin connected to it
WARNING:DesignEntry:13 - Net "uart_rdy" is connected to source pins and/or IO
   ports while there is no load pin connected to it
DRC Check completed: No Error found.
Verilog netlist file generated.
Completed process "View Verilog Functional Model".





Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling source file "clk_mul.vf"
Module <clk_mul> compiled
Compiling source file "router.v"
Module <router> compiled
Compiling source file "gen_sel_signals.v"
Module <gen_sel_signals> compiled
Compiling source file "fpga_addr_out.v"
Module <fpga_addr_out> compiled
Compiling source file "DAC.v"
Module <DAC> compiled
Compiling source file "priority_encoder.v"
Module <priority_encoder> compiled
Compiling source file "myfd8ce.vf"
Module <myfd8ce> compiled
Compiling source file "DFF_26bits.vf"
Module <dff_26bits> compiled
Compiling source file "cntr_registers.vf"
Module <cntr_registers> compiled
Compiling source file "cntr_reg_interface.v"
Module <cntr_reg_interface> compiled
Compiling source file "cc8ce1.vf"
Module <cc8ce1> compiled
Compiling source file "cc24ce.vf"
Module <cc24ce> compiled
Compiling source file "counter32bit.vf"
Module <counter32bit> compiled
Compiling source file "MainCount4Channel.vf"
Module <maincount4channel> compiled
Compiling source file "synclogic.vf"
Module <synclogic> compiled
Compiling source file "sel_vernier.v"
Module <sel_vernier> compiled
Compiling source file "andline8.vf"
Module <andline8> compiled
Compiling source file "andline16.vf"
Module <andline16> compiled
Compiling source file "andline40.vf"
Module <andline40> compiled
Compiling source file "ildceline8.vf"
Module <ildceline8> compiled
Compiling source file "ildceline16.vf"
Module <ildceline16> compiled
Compiling source file "ildceline40.vf"
Module <ildceline40> compiled
Compiling source file "xorcy_dline8.vf"
Module <xorcy_dline8> compiled
Compiling source file "xorcy_dline16.vf"
Module <xorcy_dline16> compiled
Compiling source file "xorcy_dline40.vf"
Module <xorcy_dline40> compiled
Compiling source file "vernier_40_gates.vf"
Module <vernier_40_gates> compiled
Compiling source file "stop_channel.vf"
Module <stop_channel> compiled
Compiling source file "four_stop_channels.vf"
Module <four_stop_channels> compiled
Compiling source file "inst_decoder.v"
Compiling source file "uart_baud.v"
Module <inst_decoder> compiled
Module <uart_baud> compiled
Compiling source file "uart_rx.v"
Module <uart_rx> compiled
Compiling source file "uart_tx.v"
Module <uart_tx> compiled
Compiling source file "Chrono48_stop3.vf"
Module <chrono48_stop3> compiled
No errors in compilation
Analysis of file <chrono48_stop3.prj> succeeded.
 

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <chrono48_stop3>.
Module <chrono48_stop3> is correct for synthesis.
 
    Set user-defined property "RLOC_ORIGIN =  R5C26" for instance <XLXI_103> in unit <chrono48_stop3>.
    Set user-defined property "RLOC_ORIGIN =  R8C3" for instance <XLXI_104> in unit <chrono48_stop3>.
    Set user-defined property "INIT =  0" for instance <XLXI_116> in unit <chrono48_stop3>.
Analyzing module <clk_mul>.
Module <clk_mul> is correct for synthesis.
 
    Set user-defined property "LOC =  dll0" for instance <XLXI_1> in unit <clk_mul>.
    Set user-defined property "CLKDV_DIVIDE =  16.000000" for instance <XLXI_1> in unit <clk_mul>.
    Set user-defined property "DUTY_CYCLE_CORRECTION =  true" for instance <XLXI_1> in unit <clk_mul>.
    Set user-defined property "LOC =  dll1" for instance <XLXI_2> in unit <clk_mul>.
    Set user-defined property "CLKDV_DIVIDE =  16.000000" for instance <XLXI_2> in unit <clk_mul>.
    Set user-defined property "DUTY_CYCLE_CORRECTION =  true" for instance <XLXI_2> in unit <clk_mul>.
    Set user-defined property "LOC =  gclkbuf0" for instance <XLXI_4> in unit <clk_mul>.
    Set user-defined property "LOC =  gclkbuf1" for instance <XLXI_5> in unit <clk_mul>.
Analyzing module <CLKDLL>.
Analyzing module <IBUFG>.
Analyzing module <BUFG>.
Analyzing module <INV>.
Analyzing module <OBUF_F_24>.
Analyzing module <router>.
Module <router> is correct for synthesis.
 
Analyzing module <gen_sel_signals>.
Module <gen_sel_signals> is correct for synthesis.
 
Analyzing module <fpga_addr_out>.
Module <fpga_addr_out> is correct for synthesis.
 
Analyzing module <DAC>.
Module <DAC> is correct for synthesis.
 
Analyzing module <priority_encoder>.
Module <priority_encoder> is correct for synthesis.
 
Analyzing module <maincount4channel>.
Module <maincount4channel> is correct for synthesis.
 
    Set user-defined property "RLOC =  R5C3" for instance <XLXI_11> in unit <maincount4channel>.
Analyzing module <cntr_registers>.
Module <cntr_registers> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0" for instance <XLXI_37> in unit <cntr_registers>.
    Set user-defined property "RLOC =  R1C0" for instance <XLXI_38> in unit <cntr_registers>.
    Set user-defined property "RLOC =  R2C0" for instance <XLXI_39> in unit <cntr_registers>.
    Set user-defined property "RLOC =  R3C0" for instance <XLXI_40> in unit <cntr_registers>.
Analyzing module <dff_26bits>.
Module <dff_26bits> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C4" for instance <XLXI_5> in unit <dff_26bits>.
    Set user-defined property "RLOC =  R0C8" for instance <XLXI_6> in unit <dff_26bits>.
    Set user-defined property "RLOC =  R0C12.S1" for instance <XLXI_7> in unit <dff_26bits>.
    Set user-defined property "INIT =  0" for instance <XLXI_7> in unit <dff_26bits>.
    Set user-defined property "RLOC =  R0C12.S0" for instance <XLXI_8> in unit <dff_26bits>.
    Set user-defined property "INIT =  0" for instance <XLXI_8> in unit <dff_26bits>.
    Set user-defined property "RLOC =  R0C0" for instance <XLXI_9> in unit <dff_26bits>.
    Set user-defined property "RLOC =  R0C13.S1" for instance <XLXI_10> in unit <dff_26bits>.
    Set user-defined property "INIT =  0" for instance <XLXI_10> in unit <dff_26bits>.
Analyzing module <myfd8ce>.
Module <myfd8ce> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0.S1" for instance <I_Q0> in unit <myfd8ce>.
    Set user-defined property "INIT =  0" for instance <I_Q0> in unit <myfd8ce>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <I_Q1> in unit <myfd8ce>.
    Set user-defined property "INIT =  0" for instance <I_Q1> in unit <myfd8ce>.
    Set user-defined property "RLOC =  R0C1.S1" for instance <I_Q2> in unit <myfd8ce>.
    Set user-defined property "INIT =  0" for instance <I_Q2> in unit <myfd8ce>.
    Set user-defined property "RLOC =  R0C1.S0" for instance <I_Q3> in unit <myfd8ce>.
    Set user-defined property "INIT =  0" for instance <I_Q3> in unit <myfd8ce>.
    Set user-defined property "RLOC =  R0C2.S1" for instance <I_Q4> in unit <myfd8ce>.
    Set user-defined property "INIT =  0" for instance <I_Q4> in unit <myfd8ce>.
    Set user-defined property "RLOC =  R0C2.S0" for instance <I_Q5> in unit <myfd8ce>.
    Set user-defined property "INIT =  0" for instance <I_Q5> in unit <myfd8ce>.
    Set user-defined property "RLOC =  R0C3.S1" for instance <I_Q6> in unit <myfd8ce>.
    Set user-defined property "INIT =  0" for instance <I_Q6> in unit <myfd8ce>.
    Set user-defined property "RLOC =  R0C3.S0" for instance <I_Q7> in unit <myfd8ce>.
    Set user-defined property "INIT =  0" for instance <I_Q7> in unit <myfd8ce>.
Analyzing module <FDCE>.
Analyzing module <cntr_reg_interface>.
Module <cntr_reg_interface> is correct for synthesis.
 
Analyzing module <counter32bit>.
Module <counter32bit> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0" for instance <XLXI_1> in unit <counter32bit>.
    Set user-defined property "INIT =  0" for instance <XLXI_5> in unit <counter32bit>.
    Set user-defined property "INIT =  0" for instance <XLXI_9> in unit <counter32bit>.
Analyzing module <cc24ce>.
Module <cc24ce> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0" for instance <XLXI_2> in unit <cc24ce>.
    Set user-defined property "RLOC =  R4C0" for instance <XLXI_3> in unit <cc24ce>.
    Set user-defined property "RLOC =  R8C0" for instance <XLXI_4> in unit <cc24ce>.
    Set user-defined property "RLOC =  R12C0" for instance <XLXI_7> in unit <cc24ce>.
Analyzing module <cc8ce1>.
Module <cc8ce1> is correct for synthesis.
 
    Set user-defined property "RLOC =  R3C0.S0" for instance <I_36_4> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R3C0.S0" for instance <I_36_26> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R3C0.S0" for instance <I_36_35> in unit <cc8ce1>.
    Set user-defined property "INIT =  0" for instance <I_36_35> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R3C0.S0" for instance <I_36_36> in unit <cc8ce1>.
    Set user-defined property "INIT =  0" for instance <I_36_36> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R2C0.S0" for instance <I_36_224> in unit <cc8ce1>.
    Set user-defined property "INIT =  0" for instance <I_36_224> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R2C0.S0" for instance <I_36_233> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R2C0.S0" for instance <I_36_237> in unit <cc8ce1>.
    Set user-defined property "INIT =  0" for instance <I_36_237> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R2C0.S0" for instance <I_36_246> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R1C0.S0" for instance <I_36_250> in unit <cc8ce1>.
    Set user-defined property "INIT =  0" for instance <I_36_250> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R1C0.S0" for instance <I_36_259> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R1C0.S0" for instance <I_36_263> in unit <cc8ce1>.
    Set user-defined property "INIT =  0" for instance <I_36_263> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R1C0.S0" for instance <I_36_272> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <I_36_276> in unit <cc8ce1>.
    Set user-defined property "INIT =  0" for instance <I_36_276> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <I_36_285> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <I_36_289> in unit <cc8ce1>.
    Set user-defined property "INIT =  0" for instance <I_36_289> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <I_36_298> in unit <cc8ce1>.
Analyzing module <MUXCY_L>.
Analyzing module <XORCY>.
Analyzing module <MUXCY>.
Analyzing module <AND2B1>.
Analyzing module <four_stop_channels>.
Module <four_stop_channels> is correct for synthesis.
 
    Set user-defined property "RLOC =  R14C0" for instance <XLXI_2> in unit <four_stop_channels>.
    Set user-defined property "RLOC =  R12C0" for instance <XLXI_3> in unit <four_stop_channels>.
    Set user-defined property "RLOC =  R10C0" for instance <XLXI_4> in unit <four_stop_channels>.
    Set user-defined property "RLOC =  R8C0" for instance <XLXI_5> in unit <four_stop_channels>.
Analyzing module <stop_channel>.
Module <stop_channel> is correct for synthesis.
 
    Set user-defined property "INIT =  0" for instance <XLXI_17> in unit <stop_channel>.
    Set user-defined property "RLOC =  R1C0" for instance <XLXI_18> in unit <stop_channel>.
    Set user-defined property "RLOC =  R0C1" for instance <XLXI_19> in unit <stop_channel>.
Analyzing module <XOR2>.
Analyzing module <AND2>.
Analyzing module <synclogic>.
Module <synclogic> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0.S0" for instance <ff_clksyn> in unit <synclogic>.
    Set user-defined property "INIT =  0" for instance <ff_clksyn> in unit <synclogic>.
    Set user-defined property "RLOC =  R0C0.S1" for instance <XLXI_4> in unit <synclogic>.
    Set user-defined property "INIT =  0" for instance <XLXI_4> in unit <synclogic>.
    Set user-defined property "RLOC =  R0C0.S1" for instance <XLXI_6> in unit <synclogic>.
Analyzing module <OR2>.
Analyzing module <FMAP>.
Analyzing module <vernier_40_gates>.
Module <vernier_40_gates> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0" for instance <XLXI_2> in unit <vernier_40_gates>.
    Set user-defined property "RLOC =  R1C0" for instance <XLXI_3> in unit <vernier_40_gates>.
    Set user-defined property "RLOC =  R1C0" for instance <XLXI_4> in unit <vernier_40_gates>.
Analyzing module <sel_vernier>.
Module <sel_vernier> is correct for synthesis.
 
Analyzing module <andline40>.
Module <andline40> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C16" for instance <XLXI_1> in unit <andline40>.
    Set user-defined property "RLOC =  R0C8" for instance <XLXI_2> in unit <andline40>.
    Set user-defined property "RLOC =  R0C0" for instance <XLXI_3> in unit <andline40>.
Analyzing module <andline8>.
Module <andline8> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0.S1" for instance <and_0> in unit <andline8>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <and_1> in unit <andline8>.
    Set user-defined property "RLOC =  R0C1.S1" for instance <and_2> in unit <andline8>.
    Set user-defined property "RLOC =  R0C1.S0" for instance <and_3> in unit <andline8>.
    Set user-defined property "RLOC =  R0C2.S1" for instance <and_4> in unit <andline8>.
    Set user-defined property "RLOC =  R0C2.S0" for instance <and_5> in unit <andline8>.
    Set user-defined property "RLOC =  R0C3.S1" for instance <and_6> in unit <andline8>.
    Set user-defined property "RLOC =  R0C3.S0" for instance <and_7> in unit <andline8>.
Analyzing module <MULT_AND>.
Analyzing module <andline16>.
Module <andline16> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0.S1" for instance <and_0> in unit <andline16>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <and_1> in unit <andline16>.
    Set user-defined property "RLOC =  R0C1.S1" for instance <and_2> in unit <andline16>.
    Set user-defined property "RLOC =  R0C1.S0" for instance <and_3> in unit <andline16>.
    Set user-defined property "RLOC =  R0C2.S1" for instance <and_4> in unit <andline16>.
    Set user-defined property "RLOC =  R0C2.S0" for instance <and_5> in unit <andline16>.
    Set user-defined property "RLOC =  R0C3.S1" for instance <and_6> in unit <andline16>.
    Set user-defined property "RLOC =  R0C3.S0" for instance <and_7> in unit <andline16>.
    Set user-defined property "RLOC =  R0C4.S1" for instance <and_8> in unit <andline16>.
    Set user-defined property "RLOC =  R0C4.S0" for instance <and_9> in unit <andline16>.
    Set user-defined property "RLOC =  R0C5.S1" for instance <and_10> in unit <andline16>.
    Set user-defined property "RLOC =  R0C5.S0" for instance <and_11> in unit <andline16>.
    Set user-defined property "RLOC =  R0C6.S1" for instance <and_12> in unit <andline16>.
    Set user-defined property "RLOC =  R0C6.S0" for instance <and_13> in unit <andline16>.
    Set user-defined property "RLOC =  R0C7.S1" for instance <and_14> in unit <andline16>.
    Set user-defined property "RLOC =  R0C7.S0" for instance <and_15> in unit <andline16>.
Analyzing module <ildceline40>.
Module <ildceline40> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C16" for instance <XLXI_4> in unit <ildceline40>.
    Set user-defined property "RLOC =  R0C8" for instance <XLXI_5> in unit <ildceline40>.
    Set user-defined property "RLOC =  R0C0" for instance <XLXI_6> in unit <ildceline40>.
Analyzing module <ildceline8>.
Module <ildceline8> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0.S1" for instance <latch_0> in unit <ildceline8>.
    Set user-defined property "INIT =  0" for instance <latch_0> in unit <ildceline8>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <latch_1> in unit <ildceline8>.
    Set user-defined property "INIT =  0" for instance <latch_1> in unit <ildceline8>.
    Set user-defined property "RLOC =  R0C1.S1" for instance <latch_2> in unit <ildceline8>.
    Set user-defined property "INIT =  0" for instance <latch_2> in unit <ildceline8>.
    Set user-defined property "RLOC =  R0C1.S0" for instance <latch_3> in unit <ildceline8>.
    Set user-defined property "INIT =  0" for instance <latch_3> in unit <ildceline8>.
    Set user-defined property "RLOC =  R0C2.S1" for instance <latch_4> in unit <ildceline8>.
    Set user-defined property "INIT =  0" for instance <latch_4> in unit <ildceline8>.
    Set user-defined property "RLOC =  R0C2.S0" for instance <latch_5> in unit <ildceline8>.
    Set user-defined property "INIT =  0" for instance <latch_5> in unit <ildceline8>.
    Set user-defined property "RLOC =  R0C3.S1" for instance <latch_6> in unit <ildceline8>.
    Set user-defined property "INIT =  0" for instance <latch_6> in unit <ildceline8>.
    Set user-defined property "RLOC =  R0C3.S0" for instance <latch_7> in unit <ildceline8>.
    Set user-defined property "INIT =  0" for instance <latch_7> in unit <ildceline8>.
Analyzing module <LDCE_1>.
Analyzing module <ildceline16>.
Module <ildceline16> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0.S1" for instance <latch_0> in unit <ildceline16>.
    Set user-defined property "INIT =  0" for instance <latch_0> in unit <ildceline16>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <latch_1> in unit <ildceline16>.
    Set user-defined property "INIT =  0" for instance <latch_1> in unit <ildceline16>.
    Set user-defined property "RLOC =  R0C1.S1" for instance <latch_2> in unit <ildceline16>.
    Set user-defined property "INIT =  0" for instance <latch_2> in unit <ildceline16>.
    Set user-defined property "RLOC =  R0C1.S0" for instance <latch_3> in unit <ildceline16>.
    Set user-defined property "INIT =  0" for instance <latch_3> in unit <ildceline16>.
    Set user-defined property "RLOC =  R0C2.S1" for instance <latch_4> in unit <ildceline16>.
    Set user-defined property "INIT =  0" for instance <latch_4> in unit <ildceline16>.
    Set user-defined property "RLOC =  R0C2.S0" for instance <latch_5> in unit <ildceline16>.
    Set user-defined property "INIT =  0" for instance <latch_5> in unit <ildceline16>.
    Set user-defined property "RLOC =  R0C3.S1" for instance <latch_6> in unit <ildceline16>.
    Set user-defined property "INIT =  0" for instance <latch_6> in unit <ildceline16>.
    Set user-defined property "RLOC =  R0C3.S0" for instance <latch_7> in unit <ildceline16>.
    Set user-defined property "INIT =  0" for instance <latch_7> in unit <ildceline16>.
    Set user-defined property "RLOC =  R0C4.S1" for instance <latch_8> in unit <ildceline16>.
    Set user-defined property "INIT =  0" for instance <latch_8> in unit <ildceline16>.
    Set user-defined property "RLOC =  R0C4.S0" for instance <latch_9> in unit <ildceline16>.
    Set user-defined property "INIT =  0" for instance <latch_9> in unit <ildceline16>.
    Set user-defined property "RLOC =  R0C5.S1" for instance <latch_10> in unit <ildceline16>.
    Set user-defined property "INIT =  0" for instance <latch_10> in unit <ildceline16>.
    Set user-defined property "RLOC =  R0C5.S0" for instance <latch_11> in unit <ildceline16>.
    Set user-defined property "INIT =  0" for instance <latch_11> in unit <ildceline16>.
    Set user-defined property "RLOC =  R0C6.S1" for instance <latch_12> in unit <ildceline16>.
    Set user-defined property "INIT =  0" for instance <latch_12> in unit <ildceline16>.
    Set user-defined property "RLOC =  R0C6.S0" for instance <latch_13> in unit <ildceline16>.
    Set user-defined property "INIT =  0" for instance <latch_13> in unit <ildceline16>.
    Set user-defined property "RLOC =  R0C7.S1" for instance <latch_14> in unit <ildceline16>.
    Set user-defined property "INIT =  0" for instance <latch_14> in unit <ildceline16>.
    Set user-defined property "RLOC =  R0C7.S0" for instance <latch_15> in unit <ildceline16>.
    Set user-defined property "INIT =  0" for instance <latch_15> in unit <ildceline16>.
Analyzing module <xorcy_dline40>.
Module <xorcy_dline40> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0.S1" for instance <XLXI_3> in unit <xorcy_dline40>.
    Set user-defined property "RLOC =  R0C16" for instance <XLXI_4> in unit <xorcy_dline40>.
    Set user-defined property "RLOC =  R0C8" for instance <XLXI_5> in unit <xorcy_dline40>.
    Set user-defined property "RLOC =  R0C0" for instance <XLXI_6> in unit <xorcy_dline40>.
Analyzing module <xorcy_dline8>.
Module <xorcy_dline8> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0.S1" for instance <xor_0> in unit <xorcy_dline8>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <xor_1> in unit <xorcy_dline8>.
    Set user-defined property "RLOC =  R0C1.S1" for instance <xor_2> in unit <xorcy_dline8>.
    Set user-defined property "RLOC =  R0C1.S0" for instance <xor_3> in unit <xorcy_dline8>.
    Set user-defined property "RLOC =  R0C2.S1" for instance <xor_4> in unit <xorcy_dline8>.
    Set user-defined property "RLOC =  R0C2.S0" for instance <xor_5> in unit <xorcy_dline8>.
    Set user-defined property "RLOC =  R0C3.S1" for instance <xor_6> in unit <xorcy_dline8>.
    Set user-defined property "RLOC =  R0C3.S0" for instance <xor_7> in unit <xorcy_dline8>.
Analyzing module <XORCY_D>.
Analyzing module <xorcy_dline16>.
Module <xorcy_dline16> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0.S1" for instance <xor_0> in unit <xorcy_dline16>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <xor_1> in unit <xorcy_dline16>.
    Set user-defined property "RLOC =  R0C1.S1" for instance <xor_2> in unit <xorcy_dline16>.
    Set user-defined property "RLOC =  R0C1.S0" for instance <xor_3> in unit <xorcy_dline16>.
    Set user-defined property "RLOC =  R0C2.S1" for instance <xor_4> in unit <xorcy_dline16>.
    Set user-defined property "RLOC =  R0C2.S0" for instance <xor_5> in unit <xorcy_dline16>.
    Set user-defined property "RLOC =  R0C3.S1" for instance <xor_6> in unit <xorcy_dline16>.
    Set user-defined property "RLOC =  R0C3.S0" for instance <xor_7> in unit <xorcy_dline16>.
    Set user-defined property "RLOC =  R0C4.S1" for instance <xor_8> in unit <xorcy_dline16>.
    Set user-defined property "RLOC =  R0C4.S0" for instance <xor_9> in unit <xorcy_dline16>.
    Set user-defined property "RLOC =  R0C5.S1" for instance <xor_10> in unit <xorcy_dline16>.
    Set user-defined property "RLOC =  R0C5.S0" for instance <xor_11> in unit <xorcy_dline16>.
    Set user-defined property "RLOC =  R0C6.S1" for instance <xor_12> in unit <xorcy_dline16>.
    Set user-defined property "RLOC =  R0C6.S0" for instance <xor_13> in unit <xorcy_dline16>.
    Set user-defined property "RLOC =  R0C7.S1" for instance <xor_14> in unit <xorcy_dline16>.
    Set user-defined property "RLOC =  R0C7.S0" for instance <xor_15> in unit <xorcy_dline16>.
Analyzing module <inst_decoder>.
Module <inst_decoder> is correct for synthesis.
 
Analyzing module <uart_baud>.
Module <uart_baud> is correct for synthesis.
 
Analyzing module <uart_rx>.
Module <uart_rx> is correct for synthesis.
 
Analyzing module <uart_tx>.
Module <uart_tx> is correct for synthesis.
 
Analyzing module <GND>.
Analyzing module <FDC>.
Analyzing module <VCC>.
Analyzing module <IBUF>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <xorcy_dline16>.
    Related source file is xorcy_dline16.vf.
Unit <xorcy_dline16> synthesized.


Synthesizing Unit <xorcy_dline8>.
    Related source file is xorcy_dline8.vf.
Unit <xorcy_dline8> synthesized.


Synthesizing Unit <ildceline16>.
    Related source file is ildceline16.vf.
Unit <ildceline16> synthesized.


Synthesizing Unit <ildceline8>.
    Related source file is ildceline8.vf.
Unit <ildceline8> synthesized.


Synthesizing Unit <andline16>.
    Related source file is andline16.vf.
Unit <andline16> synthesized.


Synthesizing Unit <andline8>.
    Related source file is andline8.vf.
Unit <andline8> synthesized.


Synthesizing Unit <xorcy_dline40>.
    Related source file is xorcy_dline40.vf.
Unit <xorcy_dline40> synthesized.


Synthesizing Unit <ildceline40>.
    Related source file is ildceline40.vf.
Unit <ildceline40> synthesized.


Synthesizing Unit <andline40>.
    Related source file is andline40.vf.
Unit <andline40> synthesized.


Synthesizing Unit <sel_vernier>.
    Related source file is sel_vernier.v.
    Found 40-bit tristate buffer for signal <Vout>.
    Summary:
	inferred  40 Tristate(s).
Unit <sel_vernier> synthesized.


Synthesizing Unit <vernier_40_gates>.
    Related source file is vernier_40_gates.vf.
Unit <vernier_40_gates> synthesized.


Synthesizing Unit <synclogic>.
    Related source file is synclogic.vf.
Unit <synclogic> synthesized.


Synthesizing Unit <stop_channel>.
    Related source file is stop_channel.vf.
Unit <stop_channel> synthesized.


Synthesizing Unit <cc8ce1>.
    Related source file is cc8ce1.vf.
Unit <cc8ce1> synthesized.


Synthesizing Unit <cc24ce>.
    Related source file is cc24ce.vf.
WARNING:Xst:646 - Signal <ovf26> is assigned but never used.
Unit <cc24ce> synthesized.


Synthesizing Unit <myfd8ce>.
    Related source file is myfd8ce.vf.
Unit <myfd8ce> synthesized.


Synthesizing Unit <dff_26bits>.
    Related source file is DFF_26bits.vf.
Unit <dff_26bits> synthesized.


Synthesizing Unit <counter32bit>.
    Related source file is counter32bit.vf.
Unit <counter32bit> synthesized.


Synthesizing Unit <cntr_reg_interface>.
    Related source file is cntr_reg_interface.v.
    Found 8-bit tristate buffer for signal <cntr4_in_byte>.
    Found 8-bit tristate buffer for signal <cntr3_in_byte>.
    Found 8-bit tristate buffer for signal <cntr2_in_byte>.
    Found 8-bit tristate buffer for signal <cntr1_in_byte>.
    Summary:
	inferred 128 Tristate(s).
Unit <cntr_reg_interface> synthesized.


Synthesizing Unit <cntr_registers>.
    Related source file is cntr_registers.vf.
Unit <cntr_registers> synthesized.


Synthesizing Unit <uart_tx>.
    Related source file is uart_tx.v.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 6                                              |
    | Inputs             | 2                                              |
    | Outputs            | 2                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | 0001                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 9-bit register for signal <data_buf>.
    Found 8-bit register for signal <datareg>.
    Found 1-bit register for signal <din_rdyreg>.
    Found 4-bit up counter for signal <sample_count>.
    Found 4-bit up counter for signal <shift_count>.
    Found 9 1-bit 2-to-1 multiplexers.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   2 Counter(s).
	inferred  18 D-type flip-flop(s).
	inferred   9 Multiplexer(s).
Unit <uart_tx> synthesized.


Synthesizing Unit <uart_rx>.
    Related source file is uart_rx.v.
WARNING:Xst:646 - Signal <dout_byte_temp<0>> is assigned but never used.
    Found finite state machine <FSM_1> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 10                                             |
    | Inputs             | 4                                              |
    | Outputs            | 2                                              |
    | Clock              | clk (rising_edge)                              |
    | Clock enable       | enable (positive)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00001                                          |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit register for signal <dout_byte>.
    Found 4-bit up counter for signal <bit_count>.
    Found 10-bit register for signal <dout_byte_temp>.
    Found 4-bit up counter for signal <sample_count>.
    Found 3-bit register for signal <ser_in_reg>.
    Found 1-bit register for signal <start>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   2 Counter(s).
	inferred  22 D-type flip-flop(s).
Unit <uart_rx> synthesized.


Synthesizing Unit <uart_baud>.
    Related source file is uart_baud.v.
    Found 8-bit up counter for signal <cnt1>.
    Summary:
	inferred   1 Counter(s).
Unit <uart_baud> synthesized.


Synthesizing Unit <inst_decoder>.
    Related source file is inst_decoder.v.
WARNING:Xst:646 - Signal <data_reg<5>> is assigned but never used.
WARNING:Xst:646 - Signal <shift<5>> is assigned but never used.
    Found finite state machine <FSM_2> for signal <cstate>.
    -----------------------------------------------------------------------
    | States             | 11                                             |
    | Transitions        | 20                                             |
    | Inputs             | 9                                              |
    | Outputs            | 8                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | res (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00000000001                                    |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 5-bit register for signal <pkt_addr>.
    Found 3-bit comparator equal for signal <$n0025> created at line 209.
    Found 8-bit register for signal <data_reg>.
    Found 3-bit register for signal <dev_addr_reg>.
    Found 6-bit register for signal <shift>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  22 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <inst_decoder> synthesized.


Synthesizing Unit <four_stop_channels>.
    Related source file is four_stop_channels.vf.
Unit <four_stop_channels> synthesized.


Synthesizing Unit <maincount4channel>.
    Related source file is MainCount4Channel.vf.
WARNING:Xst:646 - Signal <Q<31:27>> is assigned but never used.
Unit <maincount4channel> synthesized.


Synthesizing Unit <priority_encoder>.
    Related source file is priority_encoder.v.
    Found 8-bit tristate buffer for signal <dataOutz>.
    Summary:
	inferred   8 Tristate(s).
Unit <priority_encoder> synthesized.


Synthesizing Unit <DAC>.
    Related source file is DAC.v.
    Found 16x8-bit ROM for signal <dacinreg>.
    Found 8-bit tristate buffer for signal <dac_val>.
    Found 8-bit adder carry out for signal <$n0002>.
    Found 8-bit register for signal <Accum>.
    Found 4-bit up counter for signal <DACaddr>.
    Summary:
	inferred   1 ROM(s).
	inferred   1 Counter(s).
	inferred   8 D-type flip-flop(s).
	inferred   1 Adder/Subtracter(s).
	inferred   8 Tristate(s).
Unit <DAC> synthesized.


Synthesizing Unit <fpga_addr_out>.
    Related source file is fpga_addr_out.v.
    Found 8-bit tristate buffer for signal <dout>.
    Summary:
	inferred   8 Tristate(s).
Unit <fpga_addr_out> synthesized.


Synthesizing Unit <gen_sel_signals>.
    Related source file is gen_sel_signals.v.
WARNING:Xst:646 - Signal <sel_out<31:24>> is assigned but never used.
    Found 32x32-bit ROM for signal <sel_out>.
    Summary:
	inferred   1 ROM(s).
Unit <gen_sel_signals> synthesized.


Synthesizing Unit <router>.
    Related source file is router.v.
    Found 1-bit tristate buffer for signal <tx_uc>.
    Summary:
	inferred   1 Tristate(s).
Unit <router> synthesized.


Synthesizing Unit <clk_mul>.
    Related source file is clk_mul.vf.
Unit <clk_mul> synthesized.


Synthesizing Unit <chrono48_stop3>.
    Related source file is Chrono48_stop3.vf.
WARNING:Xst:646 - Signal <XLXN_111> is assigned but never used.
WARNING:Xst:646 - Signal <sel_ver_bytes<0>> is assigned but never used.
WARNING:Xst:646 - Signal <uart_rdy> is assigned but never used.
WARNING:Xst:646 - Signal <cmd_rst_test> is assigned but never used.
Unit <chrono48_stop3> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# FSMs                             : 3
# ROMs                             : 2
  16x8-bit ROM                     : 1
  32x32-bit ROM                    : 1
# Registers                        : 28
  1-bit register                   : 21
  5-bit register                   : 1
  8-bit register                   : 4
  9-bit register                   : 1
  3-bit register                   : 1
# Counters                         : 6
  4-bit up counter                 : 5
  8-bit up counter                 : 1
# Multiplexers                     : 1
  2-to-1 multiplexer               : 1
# Tristates                        : 24
  1-bit tristate buffer            : 1
  40-bit tristate buffer           : 4
  8-bit tristate buffer            : 19
# Adders/Subtractors               : 1
  8-bit adder carry out            : 1
# Comparators                      : 1
  3-bit comparator equal           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Selecting encoding for FSM_2 ...
Optimizing FSM <FSM_2> on signal <cstate> with one-hot encoding.
Selecting encoding for FSM_1 ...
Optimizing FSM <FSM_1> on signal <state> with one-hot encoding.
Selecting encoding for FSM_0 ...
Optimizing FSM <FSM_0> on signal <state> with one-hot encoding.

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1291 - FF/Latch <data_reg_5> is unconnected in block <inst_decoder>.
WARNING:Xst:1291 - FF/Latch <dout_byte_5> is unconnected in block <XLXI_113>.

Optimizing unit <chrono48_stop3> ...

Optimizing unit <DAC> ...

Optimizing unit <priority_encoder> ...

Optimizing unit <inst_decoder> ...

Optimizing unit <uart_baud> ...

Optimizing unit <uart_rx> ...

Optimizing unit <cntr_reg_interface> ...

Optimizing unit <myfd8ce> ...

Optimizing unit <cc8ce1> ...

Optimizing unit <synclogic> ...

Optimizing unit <sel_vernier> ...

Optimizing unit <andline8> ...

Optimizing unit <andline16> ...

Optimizing unit <ildceline8> ...

Optimizing unit <ildceline16> ...

Optimizing unit <xorcy_dline8> ...

Optimizing unit <xorcy_dline16> ...

Optimizing unit <dff_26bits> ...

Optimizing unit <cc24ce> ...

Optimizing unit <andline40> ...

Optimizing unit <ildceline40> ...

Optimizing unit <xorcy_dline40> ...

Optimizing unit <uart_tx> ...

Optimizing unit <cntr_registers> ...

Optimizing unit <counter32bit> ...

Optimizing unit <vernier_40_gates> ...

Optimizing unit <maincount4channel> ...

Optimizing unit <stop_channel> ...

Optimizing unit <four_stop_channels> ...
Loading device for application Xst from file 'v200.nph' in environment C:/Xilinx.

Mapping all equations...
WARNING:Xst:1291 - FF/Latch <XLXI_113_dout_byte_5> is unconnected in block <chrono48_stop3>.
Building and optimizing final netlist ...
WARNING:Xst:1291 - FF/Latch <XLXI_100_Accum_0> is unconnected in block <chrono48_stop3>.
Found area constraint ratio of 100 (+ 5) on block chrono48_stop3, actual ratio is 21.
FlipFlop XLXI_111_pkt_addr_0 has been replicated 1 time(s)
FlipFlop XLXI_111_pkt_addr_1 has been replicated 1 time(s)
FlipFlop XLXI_111_pkt_addr_2 has been replicated 1 time(s)
FlipFlop XLXI_111_pkt_addr_3 has been replicated 1 time(s)
FlipFlop XLXI_111_pkt_addr_4 has been replicated 1 time(s)
FlipFlop XLXI_111_cstate_FFd5 has been replicated 2 time(s)

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s200pq208-6 

 Number of Slices:                     487  out of   2352    20%  
 Number of Slice Flip Flops:           434  out of   4704     9%  
 Number of 4 input LUTs:               261  out of   4704     5%  
 Number of bonded IOBs:                 17  out of    144    11%  
 Number of TBUFs:                      312  out of   2352    13%  
 Number of GCLKs:                        2  out of      4    50%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | Clock_Mul_XLXI_1:CLK2X+Clock_Mul_XLXI_2:CLK2X| 150   |
out_pulse(XLXI_104/XLXI_2/XLXI_18/XLXI_5:O)| NONE(*)(XLXI_104/XLXI_2/XLXI_18/XLXI_4)| 1     |
XLXI_104/XLXI_2/XLXI_9:G           | NONE                   | 40    |
out_pulse(XLXI_104/XLXI_3/XLXI_18/XLXI_5:O)| NONE(*)(XLXI_104/XLXI_3/XLXI_18/XLXI_4)| 1     |
XLXI_104/XLXI_3/XLXI_9:G           | NONE                   | 40    |
out_pulse(XLXI_104/XLXI_4/XLXI_18/XLXI_5:O)| NONE(*)(XLXI_104/XLXI_4/XLXI_18/XLXI_4)| 1     |
XLXI_104/XLXI_4/XLXI_9:G           | NONE                   | 40    |
out_pulse(XLXI_104/XLXI_5/XLXI_18/XLXI_5:O)| NONE(*)(XLXI_104/XLXI_5/XLXI_18/XLXI_4)| 1     |
XLXI_104/XLXI_5/XLXI_9:G           | NONE                   | 40    |
clk                                | IBUFG                  | 113   |
start_clk_sync                     | IBUF                   | 1     |
XLXI_111_cstate_FFd3:Q             | NONE                   | 4     |
XLXI_113_startbitsync(XLXI_113__n00091:O)| NONE(*)(XLXI_113_start)| 1     |
XLXI_111_cstate_FFd6:Q             | NONE                   | 1     |
-----------------------------------+------------------------+-------+
(*) These 5 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: 28.584ns (Maximum Frequency: 34.985MHz)
   Minimum input arrival time before clock: 7.314ns
   Maximum output required time after clock: 10.437ns
   Maximum combinational path delay: 10.128ns

=========================================================================
Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd d:\tdc48stop_20140630/_ngo -uc
chrono48_stop.ucf -p xc2s200-pq208-6 chrono48_stop3.ngc chrono48_stop3.ngd 

Reading NGO file "D:/TDC48Stop_20140630/chrono48_stop3.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "chrono48_stop.ucf" ...

Checking timing specifications ...
Checking expanded design ...
WARNING:NgdBuild:479 - The input pad net 'start_clk_sync' is driving one or more
   clock loads that should only use a dedicated clock buffer. This could result
   in large clock skews on this net. Check whether the correct type of BUF is
   being used to drive the clock buffer.
WARNING:NgdBuild:454 - logical net 'XLXI_103/XLXI_13_XLXI_1/CO' has no load
WARNING:NgdBuild:479 - The input pad net 'teststop' is driving one or more clock
   loads that should only use a dedicated clock buffer. This could result in
   large clock skews on this net. Check whether the correct type of BUF is being
   used to drive the clock buffer.

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   3

Total memory usage is 41036 kilobytes

Writing NGD file "chrono48_stop3.ngd" ...

Writing NGDBUILD log file "chrono48_stop3.bld"...

NGDBUILD done.
Completed process "Translate".



Started process "Map".

Using target part "2s200pq208-6".
Removing unused or disabled logic...
Running cover...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
Number of errors:      0
Number of warnings:   53
Logic Utilization:
  Total Number Slice Registers:     427 out of  4,704    9%
    Number used as Flip Flops:                    267
    Number used as Latches:                       160
  Number of 4 input LUTs:           435 out of  4,704    9%
Logic Distribution:
    Number of occupied Slices:                         720 out of  2,352   30%
    Number of Slices containing only related logic:    720 out of    720  100%
    Number of Slices containing unrelated logic:         0 out of    720    0%
        *See NOTES below for an explanation of the effects of unrelated logic
Total Number 4 input LUTs:          631 out of  4,704   13%
      Number used as logic:                       435
      Number used as a route-thru:                196
   Number of bonded IOBs:            16 out of    140   11%
      IOB Flip Flops:                               2
   Number of GCLKs:                   2 out of      4   50%
   Number of GCLKIOBs:                1 out of      4   25%
   Number of DLLs:                    2 out of      4   50%

   Number of RPM macros:            2
Total equivalent gate count for design:  21,445
Additional JTAG gate count for IOBs:  816
Peak Memory Usage:  71 MB

NOTES:

   Related logic is defined as being logic that shares connectivity -
   e.g. two LUTs are "related" if they share common inputs.
   When assembling slices, Map gives priority to combine logic that
   is related.  Doing so results in the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin
   packing unrelated logic into a slice once 99% of the slices are
   occupied through related logic packing.

   Note that once logic distribution reaches the 99% level through
   related logic packing, this does not mean the device is completely
   utilized.  Unrelated logic packing will then begin, continuing until
   all usable LUTs and FFs are occupied.  Depending on your timing
   budget, increased levels of unrelated logic packing may adversely
   affect the overall timing performance of your design.


Mapping completed.
See MAP report file "chrono48_stop3_map.mrp" for details.
Completed process "Map".

Mapping Module chrono48_stop3 . . .
MAP command line:
map -intstyle ise -p xc2s200-pq208-6 -cm area -pr b -k 4 -c 100 -tx on -o chrono48_stop3_map.ncd chrono48_stop3.ngd chrono48_stop3.pcf
Mapping Module chrono48_stop3: DONE



Started process "Place & Route".





Constraints file: chrono48_stop3.pcf

Loading device database for application Par from file "chrono48_stop3_map.ncd".
   "chrono48_stop3" is an NCD, version 2.38, device xc2s200, package pq208,
speed -6
Loading device for application Par from file 'v200.nph' in environment
C:/Xilinx.
Device speed data version:  PRODUCTION 1.27 2003-06-19.


Resolving physical constraints.
Finished resolving physical constraints.

Device utilization summary:

   Number of External GCLKIOBs         1 out of 4      25%
   Number of External IOBs            16 out of 140    11%
      Number of LOCed External IOBs   15 out of 16     93%

   Number of SLICEs                  720 out of 2352   30%

   Number of DLLs                      2 out of 4      50%
   Number of GCLKs                     2 out of 4      50%



Overall effort level (-ol):   Standard (set by user)
Placer effort level (-pl):    Standard (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    Standard (set by user)


Phase 1.1
Phase 1.1 (Checksum:98a1cb) REAL time: 0 secs 

Phase 2.23
Phase 2.23 (Checksum:1312cfe) REAL time: 0 secs 

Phase 3.3
Phase 3.3 (Checksum:1c9c37d) REAL time: 0 secs 

Phase 4.5
Phase 4.5 (Checksum:26259fc) REAL time: 0 secs 

Phase 5.8
....
Phase 5.8 (Checksum:bcc324) REAL time: 0 secs 

Phase 6.5
Phase 6.5 (Checksum:39386fa) REAL time: 0 secs 

Phase 7.18
Phase 7.18 (Checksum:42c1d79) REAL time: 0 secs 

Writing design to file chrono48_stop3.ncd.

Total REAL time to Placer completion: 0 secs 
Total CPU time to Placer completion: 1 secs 


Phase 1: 3394 unrouted;       REAL time: 0 secs 

Phase 2: 2854 unrouted;       REAL time: 7 secs 

Phase 3: 603 unrouted;       REAL time: 8 secs 

Phase 4: 0 unrouted;       REAL time: 8 secs 

Total REAL time to Router completion: 8 secs 
Total CPU time to Router completion: 8 secs 

Generating "par" statistics.

**************************
Generating Clock Report
**************************

+----------------------------+----------+--------+------------+-------------+
|         Clock Net          | Resource | Fanout |Net Skew(ns)|Max Delay(ns)|
+----------------------------+----------+--------+------------+-------------+
|    clk100mhz_OBUF          |  Global  |  134   |  0.077     |  0.543      |
+----------------------------+----------+--------+------------+-------------+
|XLXI_104/XLXI_4/XLXI_18/    |          |        |            |             |
|               out_pulse    |   Local  |    1   |  0.000     |  0.573      |
+----------------------------+----------+--------+------------+-------------+
|          XLXN_116          |   Local  |    9   |  0.000     |  2.789      |
+----------------------------+----------+--------+------------+-------------+
|XLXI_104/XLXI_3/XLXI_18/    |          |        |            |             |
|               out_pulse    |   Local  |    1   |  0.000     |  0.573      |
+----------------------------+----------+--------+------------+-------------+
|XLXI_104/XLXI_2/XLXI_18/    |          |        |            |             |
|               out_pulse    |   Local  |    1   |  0.000     |  0.592      |
+----------------------------+----------+--------+------------+-------------+
|XLXI_104/XLXI_5/XLXI_18/    |          |        |            |             |
|               out_pulse    |   Local  |    1   |  0.000     |  0.587      |
+----------------------------+----------+--------+------------+-------------+
|          clk25mhz          |   Local  |   73   |  1.687     |  4.522      |
+----------------------------+----------+--------+------------+-------------+
|    XLXI_111_cstate_FFd3    |   Local  |    4   |  0.299     |  1.441      |
+----------------------------+----------+--------+------------+-------------+
|    XLXI_111_cstate_FFd6    |   Local  |    2   |  0.000     |  1.201      |
+----------------------------+----------+--------+------------+-------------+
|   XLXI_113_startbitsync    |   Local  |    1   |  0.000     |  0.702      |
+----------------------------+----------+--------+------------+-------------+

Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 8 secs 
Total CPU time to PAR completion: 8 secs 

Peak Memory Usage:  67 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.

Writing design to file chrono48_stop3.ncd.


PAR done.
Completed process "Place & Route".


Started process "Generate Post-Place & Route Static Timing".


Analysis completed Thu Jul 03 10:38:23 2014
--------------------------------------------------------------------------------

Generating Report ...

Completed process "Generate Post-Place & Route Static Timing".

Place & Route Module chrono48_stop3 . . .
PAR command line: par -w -intstyle ise -ol std -t 1 chrono48_stop3_map.ncd chrono48_stop3.ncd chrono48_stop3.pcf
PAR completed successfully




Started process "Generate Programming File".

Completed process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------


Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd d:\tdc48stop_20140630/_ngo -uc
chrono48_stop.ucf -p xc2s200-pq208-6 chrono48_stop3.ngc chrono48_stop3.ngd 

Reading NGO file "D:/TDC48Stop_20140630/chrono48_stop3.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "chrono48_stop.ucf" ...

Checking timing specifications ...
Checking expanded design ...
WARNING:NgdBuild:479 - The input pad net 'start_clk_sync' is driving one or more
   clock loads that should only use a dedicated clock buffer. This could result
   in large clock skews on this net. Check whether the correct type of BUF is
   being used to drive the clock buffer.
WARNING:NgdBuild:454 - logical net 'XLXI_103/XLXI_13_XLXI_1/CO' has no load
WARNING:NgdBuild:479 - The input pad net 'teststop' is driving one or more clock
   loads that should only use a dedicated clock buffer. This could result in
   large clock skews on this net. Check whether the correct type of BUF is being
   used to drive the clock buffer.

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   3

Total memory usage is 41036 kilobytes

Writing NGD file "chrono48_stop3.ngd" ...

Writing NGDBUILD log file "chrono48_stop3.bld"...

NGDBUILD done.
Completed process "Translate".



Started process "Map".

Using target part "2s200pq208-6".
Removing unused or disabled logic...
Running cover...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
Number of errors:      0
Number of warnings:   53
Logic Utilization:
  Total Number Slice Registers:     427 out of  4,704    9%
    Number used as Flip Flops:                    267
    Number used as Latches:                       160
  Number of 4 input LUTs:           435 out of  4,704    9%
Logic Distribution:
    Number of occupied Slices:                         720 out of  2,352   30%
    Number of Slices containing only related logic:    720 out of    720  100%
    Number of Slices containing unrelated logic:         0 out of    720    0%
        *See NOTES below for an explanation of the effects of unrelated logic
Total Number 4 input LUTs:          631 out of  4,704   13%
      Number used as logic:                       435
      Number used as a route-thru:                196
   Number of bonded IOBs:            16 out of    140   11%
      IOB Flip Flops:                               2
   Number of GCLKs:                   2 out of      4   50%
   Number of GCLKIOBs:                1 out of      4   25%
   Number of DLLs:                    2 out of      4   50%

   Number of RPM macros:            2
Total equivalent gate count for design:  21,445
Additional JTAG gate count for IOBs:  816
Peak Memory Usage:  71 MB

NOTES:

   Related logic is defined as being logic that shares connectivity -
   e.g. two LUTs are "related" if they share common inputs.
   When assembling slices, Map gives priority to combine logic that
   is related.  Doing so results in the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin
   packing unrelated logic into a slice once 99% of the slices are
   occupied through related logic packing.

   Note that once logic distribution reaches the 99% level through
   related logic packing, this does not mean the device is completely
   utilized.  Unrelated logic packing will then begin, continuing until
   all usable LUTs and FFs are occupied.  Depending on your timing
   budget, increased levels of unrelated logic packing may adversely
   affect the overall timing performance of your design.


Mapping completed.
See MAP report file "chrono48_stop3_map.mrp" for details.
Completed process "Map".

Mapping Module chrono48_stop3 . . .
MAP command line:
map -intstyle ise -p xc2s200-pq208-6 -cm area -pr b -k 4 -c 100 -tx on -o chrono48_stop3_map.ncd chrono48_stop3.ngd chrono48_stop3.pcf
Mapping Module chrono48_stop3: DONE



Started process "Place & Route".





Constraints file: chrono48_stop3.pcf

Loading device database for application Par from file "chrono48_stop3_map.ncd".
   "chrono48_stop3" is an NCD, version 2.38, device xc2s200, package pq208,
speed -6
Loading device for application Par from file 'v200.nph' in environment
C:/Xilinx.
Device speed data version:  PRODUCTION 1.27 2003-06-19.


Resolving physical constraints.
Finished resolving physical constraints.

Device utilization summary:

   Number of External GCLKIOBs         1 out of 4      25%
   Number of External IOBs            16 out of 140    11%
      Number of LOCed External IOBs   15 out of 16     93%

   Number of SLICEs                  720 out of 2352   30%

   Number of DLLs                      2 out of 4      50%
   Number of GCLKs                     2 out of 4      50%



Overall effort level (-ol):   Standard (set by user)
Placer effort level (-pl):    Standard (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    Standard (set by user)


Phase 1.1
Phase 1.1 (Checksum:98a1cb) REAL time: 0 secs 

Phase 2.23
Phase 2.23 (Checksum:1312cfe) REAL time: 0 secs 

Phase 3.3
Phase 3.3 (Checksum:1c9c37d) REAL time: 0 secs 

Phase 4.5
Phase 4.5 (Checksum:26259fc) REAL time: 0 secs 

Phase 5.8
....
Phase 5.8 (Checksum:bcc324) REAL time: 0 secs 

Phase 6.5
Phase 6.5 (Checksum:39386fa) REAL time: 0 secs 

Phase 7.18
Phase 7.18 (Checksum:42c1d79) REAL time: 0 secs 

Writing design to file chrono48_stop3.ncd.

Total REAL time to Placer completion: 0 secs 
Total CPU time to Placer completion: 1 secs 


Phase 1: 3394 unrouted;       REAL time: 0 secs 

Phase 2: 2854 unrouted;       REAL time: 7 secs 

Phase 3: 603 unrouted;       REAL time: 8 secs 

Phase 4: 0 unrouted;       REAL time: 8 secs 

Total REAL time to Router completion: 8 secs 
Total CPU time to Router completion: 8 secs 

Generating "par" statistics.

**************************
Generating Clock Report
**************************

+----------------------------+----------+--------+------------+-------------+
|         Clock Net          | Resource | Fanout |Net Skew(ns)|Max Delay(ns)|
+----------------------------+----------+--------+------------+-------------+
|    clk100mhz_OBUF          |  Global  |  134   |  0.077     |  0.543      |
+----------------------------+----------+--------+------------+-------------+
|XLXI_104/XLXI_4/XLXI_18/    |          |        |            |             |
|               out_pulse    |   Local  |    1   |  0.000     |  0.573      |
+----------------------------+----------+--------+------------+-------------+
|          XLXN_116          |   Local  |    9   |  0.000     |  2.789      |
+----------------------------+----------+--------+------------+-------------+
|XLXI_104/XLXI_3/XLXI_18/    |          |        |            |             |
|               out_pulse    |   Local  |    1   |  0.000     |  0.573      |
+----------------------------+----------+--------+------------+-------------+
|XLXI_104/XLXI_2/XLXI_18/    |          |        |            |             |
|               out_pulse    |   Local  |    1   |  0.000     |  0.592      |
+----------------------------+----------+--------+------------+-------------+
|XLXI_104/XLXI_5/XLXI_18/    |          |        |            |             |
|               out_pulse    |   Local  |    1   |  0.000     |  0.587      |
+----------------------------+----------+--------+------------+-------------+
|          clk25mhz          |   Local  |   73   |  1.687     |  4.522      |
+----------------------------+----------+--------+------------+-------------+
|    XLXI_111_cstate_FFd3    |   Local  |    4   |  0.299     |  1.441      |
+----------------------------+----------+--------+------------+-------------+
|    XLXI_111_cstate_FFd6    |   Local  |    2   |  0.000     |  1.201      |
+----------------------------+----------+--------+------------+-------------+
|   XLXI_113_startbitsync    |   Local  |    1   |  0.000     |  0.702      |
+----------------------------+----------+--------+------------+-------------+

Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 8 secs 
Total CPU time to PAR completion: 8 secs 

Peak Memory Usage:  67 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.

Writing design to file chrono48_stop3.ncd.


PAR done.
Completed process "Place & Route".


Started process "Generate Post-Place & Route Static Timing".


Analysis completed Thu Jul 03 10:47:45 2014
--------------------------------------------------------------------------------

Generating Report ...

Completed process "Generate Post-Place & Route Static Timing".

Place & Route Module chrono48_stop3 . . .
PAR command line: par -w -intstyle ise -ol std -t 1 chrono48_stop3_map.ncd chrono48_stop3.ncd chrono48_stop3.pcf
PAR completed successfully




Started process "Generate Programming File".

Completed process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------


Started process "View Verilog Functional Model".

Release 6.1i - sch2verilog G.23
Copyright (c) 1995-2003 Xilinx, Inc.  All rights reserved.
WARNING:DesignEntry:15 - Bus "dout(7:0)" is connected to too many source pins
   and/or IO Ports. A Wired Or connection will be used
WARNING:DesignEntry:15 - Bus "XLXN_76(39:0)" is connected to too many source
   pins and/or IO Ports. A Wired Or connection will be used
WARNING:DesignEntry:13 - Net "XLXN_111" is connected to source pins and/or IO
   ports while there is no load pin connected to it
WARNING:DesignEntry:13 - Net "cmd_rst_test" is connected to source pins and/or
   IO ports while there is no load pin connected to it
WARNING:DesignEntry:13 - Net "uart_rdy" is connected to source pins and/or IO
   ports while there is no load pin connected to it
ERROR:DesignEntry:77 - Net "start_sync" is connected to input ports and instance
   output pins. A net cannot be connected to both input ports and instance
   output pins
WARNING:DesignEntry:11 - Net "tst_start_pulse" is connected to load pins and/or
   IO Port, but there is no source pin or IO Port connected to it
WARNING:DesignEntry:11 - Net "XLXN_180" is connected to load pins and/or IO
   Port, but there is no source pin or IO Port connected to it
Error: 
Process "View Verilog Functional Model" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------


Started process "View Verilog Functional Model".

Release 6.1i - sch2verilog G.23
Copyright (c) 1995-2003 Xilinx, Inc.  All rights reserved.
WARNING:DesignEntry:15 - Bus "dout(7:0)" is connected to too many source pins
   and/or IO Ports. A Wired Or connection will be used
WARNING:DesignEntry:15 - Bus "XLXN_76(39:0)" is connected to too many source
   pins and/or IO Ports. A Wired Or connection will be used
WARNING:DesignEntry:13 - Net "XLXN_111" is connected to source pins and/or IO
   ports while there is no load pin connected to it
WARNING:DesignEntry:13 - Net "cmd_rst_test" is connected to source pins and/or
   IO ports while there is no load pin connected to it
WARNING:DesignEntry:13 - Net "uart_rdy" is connected to source pins and/or IO
   ports while there is no load pin connected to it
WARNING:DesignEntry:13 - Net "start_sync" is connected to source pins and/or IO
   ports while there is no load pin connected to it
WARNING:DesignEntry:11 - Net "tst_start_pulse" is connected to load pins and/or
   IO Port, but there is no source pin or IO Port connected to it
WARNING:DesignEntry:11 - Net "XLXN_180" is connected to load pins and/or IO
   Port, but there is no source pin or IO Port connected to it
DRC Check completed: No Error found.
Verilog netlist file generated.
Completed process "View Verilog Functional Model".



Started process "View Verilog Functional Model".

Release 6.1i - sch2verilog G.23
Copyright (c) 1995-2003 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Verilog netlist file generated.
Completed process "View Verilog Functional Model".





Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling source file "clk_mul.vf"
Module <clk_mul> compiled
Compiling source file "router.v"
Module <router> compiled
Compiling source file "gen_sel_signals.v"
Module <gen_sel_signals> compiled
Compiling source file "fpga_addr_out.v"
Module <fpga_addr_out> compiled
Compiling source file "DAC.v"
Module <DAC> compiled
Compiling source file "priority_encoder.v"
Module <priority_encoder> compiled
Compiling source file "myfd8ce.vf"
Module <myfd8ce> compiled
Compiling source file "DFF_26bits.vf"
Module <dff_26bits> compiled
Compiling source file "cntr_registers.vf"
Module <cntr_registers> compiled
Compiling source file "cntr_reg_interface.v"
Module <cntr_reg_interface> compiled
Compiling source file "cc8ce1.vf"
Module <cc8ce1> compiled
Compiling source file "cc24ce.vf"
Module <cc24ce> compiled
Compiling source file "counter32bit.vf"
Module <counter32bit> compiled
Compiling source file "MainCount4Channel.vf"
Module <maincount4channel> compiled
Compiling source file "synclogic.vf"
Module <synclogic> compiled
Compiling source file "sel_vernier.v"
Module <sel_vernier> compiled
Compiling source file "andline8.vf"
Module <andline8> compiled
Compiling source file "andline16.vf"
Module <andline16> compiled
Compiling source file "andline40.vf"
Module <andline40> compiled
Compiling source file "ildceline8.vf"
Module <ildceline8> compiled
Compiling source file "ildceline16.vf"
Module <ildceline16> compiled
Compiling source file "ildceline40.vf"
Module <ildceline40> compiled
Compiling source file "xorcy_dline8.vf"
Module <xorcy_dline8> compiled
Compiling source file "xorcy_dline16.vf"
Module <xorcy_dline16> compiled
Compiling source file "xorcy_dline40.vf"
Module <xorcy_dline40> compiled
Compiling source file "vernier_40_gates.vf"
Module <vernier_40_gates> compiled
Compiling source file "stop_channel.vf"
Module <stop_channel> compiled
Compiling source file "four_stop_channels.vf"
Module <four_stop_channels> compiled
Compiling source file "inst_decoder.v"
Compiling source file "uart_baud.v"
Module <inst_decoder> compiled
Module <uart_baud> compiled
Compiling source file "uart_rx.v"
Module <uart_rx> compiled
Compiling source file "uart_tx.v"
Module <uart_tx> compiled
Compiling source file "start_channel.vf"
Module <start_channel> compiled
Compiling source file "Chrono48_stop3.vf"
Module <chrono48_stop3> compiled
No errors in compilation
Analysis of file <chrono48_stop3.prj> succeeded.
 

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <chrono48_stop3>.
Module <chrono48_stop3> is correct for synthesis.
 
    Set user-defined property "RLOC_ORIGIN =  R5C26" for instance <XLXI_103> in unit <chrono48_stop3>.
    Set user-defined property "RLOC_ORIGIN =  R8C3" for instance <XLXI_104> in unit <chrono48_stop3>.
    Set user-defined property "RLOC_ORIGIN =  R27C7" for instance <XLXI_131> in unit <chrono48_stop3>.
Analyzing module <clk_mul>.
Module <clk_mul> is correct for synthesis.
 
    Set user-defined property "LOC =  dll0" for instance <XLXI_1> in unit <clk_mul>.
    Set user-defined property "CLKDV_DIVIDE =  16.000000" for instance <XLXI_1> in unit <clk_mul>.
    Set user-defined property "DUTY_CYCLE_CORRECTION =  true" for instance <XLXI_1> in unit <clk_mul>.
    Set user-defined property "LOC =  dll1" for instance <XLXI_2> in unit <clk_mul>.
    Set user-defined property "CLKDV_DIVIDE =  16.000000" for instance <XLXI_2> in unit <clk_mul>.
    Set user-defined property "DUTY_CYCLE_CORRECTION =  true" for instance <XLXI_2> in unit <clk_mul>.
    Set user-defined property "LOC =  gclkbuf0" for instance <XLXI_4> in unit <clk_mul>.
    Set user-defined property "LOC =  gclkbuf1" for instance <XLXI_5> in unit <clk_mul>.
Analyzing module <CLKDLL>.
Analyzing module <IBUFG>.
Analyzing module <BUFG>.
Analyzing module <INV>.
Analyzing module <IBUF>.
Analyzing module <OBUF_F_24>.
Analyzing module <router>.
Module <router> is correct for synthesis.
 
Analyzing module <OR2>.
Analyzing module <gen_sel_signals>.
Module <gen_sel_signals> is correct for synthesis.
 
Analyzing module <fpga_addr_out>.
Module <fpga_addr_out> is correct for synthesis.
 
Analyzing module <DAC>.
Module <DAC> is correct for synthesis.
 
Analyzing module <priority_encoder>.
Module <priority_encoder> is correct for synthesis.
 
Analyzing module <maincount4channel>.
Module <maincount4channel> is correct for synthesis.
 
    Set user-defined property "RLOC =  R5C3" for instance <XLXI_11> in unit <maincount4channel>.
Analyzing module <cntr_registers>.
Module <cntr_registers> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0" for instance <XLXI_37> in unit <cntr_registers>.
    Set user-defined property "RLOC =  R1C0" for instance <XLXI_38> in unit <cntr_registers>.
    Set user-defined property "RLOC =  R2C0" for instance <XLXI_39> in unit <cntr_registers>.
    Set user-defined property "RLOC =  R3C0" for instance <XLXI_40> in unit <cntr_registers>.
Analyzing module <dff_26bits>.
Module <dff_26bits> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C4" for instance <XLXI_5> in unit <dff_26bits>.
    Set user-defined property "RLOC =  R0C8" for instance <XLXI_6> in unit <dff_26bits>.
    Set user-defined property "RLOC =  R0C12.S1" for instance <XLXI_7> in unit <dff_26bits>.
    Set user-defined property "INIT =  0" for instance <XLXI_7> in unit <dff_26bits>.
    Set user-defined property "RLOC =  R0C12.S0" for instance <XLXI_8> in unit <dff_26bits>.
    Set user-defined property "INIT =  0" for instance <XLXI_8> in unit <dff_26bits>.
    Set user-defined property "RLOC =  R0C0" for instance <XLXI_9> in unit <dff_26bits>.
    Set user-defined property "RLOC =  R0C13.S1" for instance <XLXI_10> in unit <dff_26bits>.
    Set user-defined property "INIT =  0" for instance <XLXI_10> in unit <dff_26bits>.
Analyzing module <myfd8ce>.
Module <myfd8ce> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0.S1" for instance <I_Q0> in unit <myfd8ce>.
    Set user-defined property "INIT =  0" for instance <I_Q0> in unit <myfd8ce>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <I_Q1> in unit <myfd8ce>.
    Set user-defined property "INIT =  0" for instance <I_Q1> in unit <myfd8ce>.
    Set user-defined property "RLOC =  R0C1.S1" for instance <I_Q2> in unit <myfd8ce>.
    Set user-defined property "INIT =  0" for instance <I_Q2> in unit <myfd8ce>.
    Set user-defined property "RLOC =  R0C1.S0" for instance <I_Q3> in unit <myfd8ce>.
    Set user-defined property "INIT =  0" for instance <I_Q3> in unit <myfd8ce>.
    Set user-defined property "RLOC =  R0C2.S1" for instance <I_Q4> in unit <myfd8ce>.
    Set user-defined property "INIT =  0" for instance <I_Q4> in unit <myfd8ce>.
    Set user-defined property "RLOC =  R0C2.S0" for instance <I_Q5> in unit <myfd8ce>.
    Set user-defined property "INIT =  0" for instance <I_Q5> in unit <myfd8ce>.
    Set user-defined property "RLOC =  R0C3.S1" for instance <I_Q6> in unit <myfd8ce>.
    Set user-defined property "INIT =  0" for instance <I_Q6> in unit <myfd8ce>.
    Set user-defined property "RLOC =  R0C3.S0" for instance <I_Q7> in unit <myfd8ce>.
    Set user-defined property "INIT =  0" for instance <I_Q7> in unit <myfd8ce>.
Analyzing module <FDCE>.
Analyzing module <cntr_reg_interface>.
Module <cntr_reg_interface> is correct for synthesis.
 
Analyzing module <counter32bit>.
Module <counter32bit> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0" for instance <XLXI_1> in unit <counter32bit>.
    Set user-defined property "INIT =  0" for instance <XLXI_5> in unit <counter32bit>.
    Set user-defined property "INIT =  0" for instance <XLXI_9> in unit <counter32bit>.
Analyzing module <cc24ce>.
Module <cc24ce> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0" for instance <XLXI_2> in unit <cc24ce>.
    Set user-defined property "RLOC =  R4C0" for instance <XLXI_3> in unit <cc24ce>.
    Set user-defined property "RLOC =  R8C0" for instance <XLXI_4> in unit <cc24ce>.
    Set user-defined property "RLOC =  R12C0" for instance <XLXI_7> in unit <cc24ce>.
Analyzing module <cc8ce1>.
Module <cc8ce1> is correct for synthesis.
 
    Set user-defined property "RLOC =  R3C0.S0" for instance <I_36_4> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R3C0.S0" for instance <I_36_26> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R3C0.S0" for instance <I_36_35> in unit <cc8ce1>.
    Set user-defined property "INIT =  0" for instance <I_36_35> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R3C0.S0" for instance <I_36_36> in unit <cc8ce1>.
    Set user-defined property "INIT =  0" for instance <I_36_36> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R2C0.S0" for instance <I_36_224> in unit <cc8ce1>.
    Set user-defined property "INIT =  0" for instance <I_36_224> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R2C0.S0" for instance <I_36_233> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R2C0.S0" for instance <I_36_237> in unit <cc8ce1>.
    Set user-defined property "INIT =  0" for instance <I_36_237> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R2C0.S0" for instance <I_36_246> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R1C0.S0" for instance <I_36_250> in unit <cc8ce1>.
    Set user-defined property "INIT =  0" for instance <I_36_250> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R1C0.S0" for instance <I_36_259> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R1C0.S0" for instance <I_36_263> in unit <cc8ce1>.
    Set user-defined property "INIT =  0" for instance <I_36_263> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R1C0.S0" for instance <I_36_272> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <I_36_276> in unit <cc8ce1>.
    Set user-defined property "INIT =  0" for instance <I_36_276> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <I_36_285> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <I_36_289> in unit <cc8ce1>.
    Set user-defined property "INIT =  0" for instance <I_36_289> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <I_36_298> in unit <cc8ce1>.
Analyzing module <MUXCY_L>.
Analyzing module <XORCY>.
Analyzing module <MUXCY>.
Analyzing module <AND2B1>.
Analyzing module <VCC>.
Analyzing module <four_stop_channels>.
Module <four_stop_channels> is correct for synthesis.
 
    Set user-defined property "RLOC =  R14C0" for instance <XLXI_2> in unit <four_stop_channels>.
    Set user-defined property "RLOC =  R12C0" for instance <XLXI_3> in unit <four_stop_channels>.
    Set user-defined property "RLOC =  R10C0" for instance <XLXI_4> in unit <four_stop_channels>.
    Set user-defined property "RLOC =  R8C0" for instance <XLXI_5> in unit <four_stop_channels>.
Analyzing module <stop_channel>.
Module <stop_channel> is correct for synthesis.
 
    Set user-defined property "INIT =  0" for instance <XLXI_17> in unit <stop_channel>.
    Set user-defined property "RLOC =  R1C0" for instance <XLXI_18> in unit <stop_channel>.
    Set user-defined property "RLOC =  R0C1" for instance <XLXI_19> in unit <stop_channel>.
Analyzing module <XOR2>.
Analyzing module <AND2>.
Analyzing module <FDC>.
Analyzing module <synclogic>.
Module <synclogic> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0.S0" for instance <ff_clksyn> in unit <synclogic>.
    Set user-defined property "INIT =  0" for instance <ff_clksyn> in unit <synclogic>.
    Set user-defined property "RLOC =  R0C0.S1" for instance <XLXI_4> in unit <synclogic>.
    Set user-defined property "INIT =  0" for instance <XLXI_4> in unit <synclogic>.
    Set user-defined property "RLOC =  R0C0.S1" for instance <XLXI_6> in unit <synclogic>.
Analyzing module <FMAP>.
Analyzing module <vernier_40_gates>.
Module <vernier_40_gates> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0" for instance <XLXI_2> in unit <vernier_40_gates>.
    Set user-defined property "RLOC =  R1C0" for instance <XLXI_3> in unit <vernier_40_gates>.
    Set user-defined property "RLOC =  R1C0" for instance <XLXI_4> in unit <vernier_40_gates>.
Analyzing module <sel_vernier>.
Module <sel_vernier> is correct for synthesis.
 
Analyzing module <andline40>.
Module <andline40> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C16" for instance <XLXI_1> in unit <andline40>.
    Set user-defined property "RLOC =  R0C8" for instance <XLXI_2> in unit <andline40>.
    Set user-defined property "RLOC =  R0C0" for instance <XLXI_3> in unit <andline40>.
Analyzing module <andline8>.
Module <andline8> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0.S1" for instance <and_0> in unit <andline8>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <and_1> in unit <andline8>.
    Set user-defined property "RLOC =  R0C1.S1" for instance <and_2> in unit <andline8>.
    Set user-defined property "RLOC =  R0C1.S0" for instance <and_3> in unit <andline8>.
    Set user-defined property "RLOC =  R0C2.S1" for instance <and_4> in unit <andline8>.
    Set user-defined property "RLOC =  R0C2.S0" for instance <and_5> in unit <andline8>.
    Set user-defined property "RLOC =  R0C3.S1" for instance <and_6> in unit <andline8>.
    Set user-defined property "RLOC =  R0C3.S0" for instance <and_7> in unit <andline8>.
Analyzing module <MULT_AND>.
Analyzing module <andline16>.
Module <andline16> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0.S1" for instance <and_0> in unit <andline16>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <and_1> in unit <andline16>.
    Set user-defined property "RLOC =  R0C1.S1" for instance <and_2> in unit <andline16>.
    Set user-defined property "RLOC =  R0C1.S0" for instance <and_3> in unit <andline16>.
    Set user-defined property "RLOC =  R0C2.S1" for instance <and_4> in unit <andline16>.
    Set user-defined property "RLOC =  R0C2.S0" for instance <and_5> in unit <andline16>.
    Set user-defined property "RLOC =  R0C3.S1" for instance <and_6> in unit <andline16>.
    Set user-defined property "RLOC =  R0C3.S0" for instance <and_7> in unit <andline16>.
    Set user-defined property "RLOC =  R0C4.S1" for instance <and_8> in unit <andline16>.
    Set user-defined property "RLOC =  R0C4.S0" for instance <and_9> in unit <andline16>.
    Set user-defined property "RLOC =  R0C5.S1" for instance <and_10> in unit <andline16>.
    Set user-defined property "RLOC =  R0C5.S0" for instance <and_11> in unit <andline16>.
    Set user-defined property "RLOC =  R0C6.S1" for instance <and_12> in unit <andline16>.
    Set user-defined property "RLOC =  R0C6.S0" for instance <and_13> in unit <andline16>.
    Set user-defined property "RLOC =  R0C7.S1" for instance <and_14> in unit <andline16>.
    Set user-defined property "RLOC =  R0C7.S0" for instance <and_15> in unit <andline16>.
Analyzing module <ildceline40>.
Module <ildceline40> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C16" for instance <XLXI_4> in unit <ildceline40>.
    Set user-defined property "RLOC =  R0C8" for instance <XLXI_5> in unit <ildceline40>.
    Set user-defined property "RLOC =  R0C0" for instance <XLXI_6> in unit <ildceline40>.
Analyzing module <ildceline8>.
Module <ildceline8> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0.S1" for instance <latch_0> in unit <ildceline8>.
    Set user-defined property "INIT =  0" for instance <latch_0> in unit <ildceline8>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <latch_1> in unit <ildceline8>.
    Set user-defined property "INIT =  0" for instance <latch_1> in unit <ildceline8>.
    Set user-defined property "RLOC =  R0C1.S1" for instance <latch_2> in unit <ildceline8>.
    Set user-defined property "INIT =  0" for instance <latch_2> in unit <ildceline8>.
    Set user-defined property "RLOC =  R0C1.S0" for instance <latch_3> in unit <ildceline8>.
    Set user-defined property "INIT =  0" for instance <latch_3> in unit <ildceline8>.
    Set user-defined property "RLOC =  R0C2.S1" for instance <latch_4> in unit <ildceline8>.
    Set user-defined property "INIT =  0" for instance <latch_4> in unit <ildceline8>.
    Set user-defined property "RLOC =  R0C2.S0" for instance <latch_5> in unit <ildceline8>.
    Set user-defined property "INIT =  0" for instance <latch_5> in unit <ildceline8>.
    Set user-defined property "RLOC =  R0C3.S1" for instance <latch_6> in unit <ildceline8>.
    Set user-defined property "INIT =  0" for instance <latch_6> in unit <ildceline8>.
    Set user-defined property "RLOC =  R0C3.S0" for instance <latch_7> in unit <ildceline8>.
    Set user-defined property "INIT =  0" for instance <latch_7> in unit <ildceline8>.
Analyzing module <LDCE_1>.
Analyzing module <ildceline16>.
Module <ildceline16> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0.S1" for instance <latch_0> in unit <ildceline16>.
    Set user-defined property "INIT =  0" for instance <latch_0> in unit <ildceline16>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <latch_1> in unit <ildceline16>.
    Set user-defined property "INIT =  0" for instance <latch_1> in unit <ildceline16>.
    Set user-defined property "RLOC =  R0C1.S1" for instance <latch_2> in unit <ildceline16>.
    Set user-defined property "INIT =  0" for instance <latch_2> in unit <ildceline16>.
    Set user-defined property "RLOC =  R0C1.S0" for instance <latch_3> in unit <ildceline16>.
    Set user-defined property "INIT =  0" for instance <latch_3> in unit <ildceline16>.
    Set user-defined property "RLOC =  R0C2.S1" for instance <latch_4> in unit <ildceline16>.
    Set user-defined property "INIT =  0" for instance <latch_4> in unit <ildceline16>.
    Set user-defined property "RLOC =  R0C2.S0" for instance <latch_5> in unit <ildceline16>.
    Set user-defined property "INIT =  0" for instance <latch_5> in unit <ildceline16>.
    Set user-defined property "RLOC =  R0C3.S1" for instance <latch_6> in unit <ildceline16>.
    Set user-defined property "INIT =  0" for instance <latch_6> in unit <ildceline16>.
    Set user-defined property "RLOC =  R0C3.S0" for instance <latch_7> in unit <ildceline16>.
    Set user-defined property "INIT =  0" for instance <latch_7> in unit <ildceline16>.
    Set user-defined property "RLOC =  R0C4.S1" for instance <latch_8> in unit <ildceline16>.
    Set user-defined property "INIT =  0" for instance <latch_8> in unit <ildceline16>.
    Set user-defined property "RLOC =  R0C4.S0" for instance <latch_9> in unit <ildceline16>.
    Set user-defined property "INIT =  0" for instance <latch_9> in unit <ildceline16>.
    Set user-defined property "RLOC =  R0C5.S1" for instance <latch_10> in unit <ildceline16>.
    Set user-defined property "INIT =  0" for instance <latch_10> in unit <ildceline16>.
    Set user-defined property "RLOC =  R0C5.S0" for instance <latch_11> in unit <ildceline16>.
    Set user-defined property "INIT =  0" for instance <latch_11> in unit <ildceline16>.
    Set user-defined property "RLOC =  R0C6.S1" for instance <latch_12> in unit <ildceline16>.
    Set user-defined property "INIT =  0" for instance <latch_12> in unit <ildceline16>.
    Set user-defined property "RLOC =  R0C6.S0" for instance <latch_13> in unit <ildceline16>.
    Set user-defined property "INIT =  0" for instance <latch_13> in unit <ildceline16>.
    Set user-defined property "RLOC =  R0C7.S1" for instance <latch_14> in unit <ildceline16>.
    Set user-defined property "INIT =  0" for instance <latch_14> in unit <ildceline16>.
    Set user-defined property "RLOC =  R0C7.S0" for instance <latch_15> in unit <ildceline16>.
    Set user-defined property "INIT =  0" for instance <latch_15> in unit <ildceline16>.
Analyzing module <xorcy_dline40>.
Module <xorcy_dline40> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0.S1" for instance <XLXI_3> in unit <xorcy_dline40>.
    Set user-defined property "RLOC =  R0C16" for instance <XLXI_4> in unit <xorcy_dline40>.
    Set user-defined property "RLOC =  R0C8" for instance <XLXI_5> in unit <xorcy_dline40>.
    Set user-defined property "RLOC =  R0C0" for instance <XLXI_6> in unit <xorcy_dline40>.
Analyzing module <xorcy_dline8>.
Module <xorcy_dline8> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0.S1" for instance <xor_0> in unit <xorcy_dline8>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <xor_1> in unit <xorcy_dline8>.
    Set user-defined property "RLOC =  R0C1.S1" for instance <xor_2> in unit <xorcy_dline8>.
    Set user-defined property "RLOC =  R0C1.S0" for instance <xor_3> in unit <xorcy_dline8>.
    Set user-defined property "RLOC =  R0C2.S1" for instance <xor_4> in unit <xorcy_dline8>.
    Set user-defined property "RLOC =  R0C2.S0" for instance <xor_5> in unit <xorcy_dline8>.
    Set user-defined property "RLOC =  R0C3.S1" for instance <xor_6> in unit <xorcy_dline8>.
    Set user-defined property "RLOC =  R0C3.S0" for instance <xor_7> in unit <xorcy_dline8>.
Analyzing module <XORCY_D>.
Analyzing module <xorcy_dline16>.
Module <xorcy_dline16> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0.S1" for instance <xor_0> in unit <xorcy_dline16>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <xor_1> in unit <xorcy_dline16>.
    Set user-defined property "RLOC =  R0C1.S1" for instance <xor_2> in unit <xorcy_dline16>.
    Set user-defined property "RLOC =  R0C1.S0" for instance <xor_3> in unit <xorcy_dline16>.
    Set user-defined property "RLOC =  R0C2.S1" for instance <xor_4> in unit <xorcy_dline16>.
    Set user-defined property "RLOC =  R0C2.S0" for instance <xor_5> in unit <xorcy_dline16>.
    Set user-defined property "RLOC =  R0C3.S1" for instance <xor_6> in unit <xorcy_dline16>.
    Set user-defined property "RLOC =  R0C3.S0" for instance <xor_7> in unit <xorcy_dline16>.
    Set user-defined property "RLOC =  R0C4.S1" for instance <xor_8> in unit <xorcy_dline16>.
    Set user-defined property "RLOC =  R0C4.S0" for instance <xor_9> in unit <xorcy_dline16>.
    Set user-defined property "RLOC =  R0C5.S1" for instance <xor_10> in unit <xorcy_dline16>.
    Set user-defined property "RLOC =  R0C5.S0" for instance <xor_11> in unit <xorcy_dline16>.
    Set user-defined property "RLOC =  R0C6.S1" for instance <xor_12> in unit <xorcy_dline16>.
    Set user-defined property "RLOC =  R0C6.S0" for instance <xor_13> in unit <xorcy_dline16>.
    Set user-defined property "RLOC =  R0C7.S1" for instance <xor_14> in unit <xorcy_dline16>.
    Set user-defined property "RLOC =  R0C7.S0" for instance <xor_15> in unit <xorcy_dline16>.
Analyzing module <inst_decoder>.
Module <inst_decoder> is correct for synthesis.
 
Analyzing module <uart_baud>.
Module <uart_baud> is correct for synthesis.
 
Analyzing module <uart_rx>.
Module <uart_rx> is correct for synthesis.
 
Analyzing module <uart_tx>.
Module <uart_tx> is correct for synthesis.
 
Analyzing module <GND>.
Analyzing module <start_channel>.
Module <start_channel> is correct for synthesis.
 
    Set user-defined property "RLOC =  R1C0" for instance <XLXI_4> in unit <start_channel>.
    Set user-defined property "RLOC =  R0C2" for instance <XLXI_5> in unit <start_channel>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <xorcy_dline16>.
    Related source file is xorcy_dline16.vf.
Unit <xorcy_dline16> synthesized.


Synthesizing Unit <xorcy_dline8>.
    Related source file is xorcy_dline8.vf.
Unit <xorcy_dline8> synthesized.


Synthesizing Unit <ildceline16>.
    Related source file is ildceline16.vf.
Unit <ildceline16> synthesized.


Synthesizing Unit <ildceline8>.
    Related source file is ildceline8.vf.
Unit <ildceline8> synthesized.


Synthesizing Unit <andline16>.
    Related source file is andline16.vf.
Unit <andline16> synthesized.


Synthesizing Unit <andline8>.
    Related source file is andline8.vf.
Unit <andline8> synthesized.


Synthesizing Unit <xorcy_dline40>.
    Related source file is xorcy_dline40.vf.
Unit <xorcy_dline40> synthesized.


Synthesizing Unit <ildceline40>.
    Related source file is ildceline40.vf.
Unit <ildceline40> synthesized.


Synthesizing Unit <andline40>.
    Related source file is andline40.vf.
Unit <andline40> synthesized.


Synthesizing Unit <sel_vernier>.
    Related source file is sel_vernier.v.
    Found 40-bit tristate buffer for signal <Vout>.
    Summary:
	inferred  40 Tristate(s).
Unit <sel_vernier> synthesized.


Synthesizing Unit <vernier_40_gates>.
    Related source file is vernier_40_gates.vf.
Unit <vernier_40_gates> synthesized.


Synthesizing Unit <synclogic>.
    Related source file is synclogic.vf.
Unit <synclogic> synthesized.


Synthesizing Unit <stop_channel>.
    Related source file is stop_channel.vf.
Unit <stop_channel> synthesized.


Synthesizing Unit <cc8ce1>.
    Related source file is cc8ce1.vf.
Unit <cc8ce1> synthesized.


Synthesizing Unit <cc24ce>.
    Related source file is cc24ce.vf.
WARNING:Xst:646 - Signal <ovf26> is assigned but never used.
Unit <cc24ce> synthesized.


Synthesizing Unit <myfd8ce>.
    Related source file is myfd8ce.vf.
Unit <myfd8ce> synthesized.


Synthesizing Unit <dff_26bits>.
    Related source file is DFF_26bits.vf.
Unit <dff_26bits> synthesized.


Synthesizing Unit <counter32bit>.
    Related source file is counter32bit.vf.
Unit <counter32bit> synthesized.


Synthesizing Unit <cntr_reg_interface>.
    Related source file is cntr_reg_interface.v.
    Found 8-bit tristate buffer for signal <cntr4_in_byte>.
    Found 8-bit tristate buffer for signal <cntr3_in_byte>.
    Found 8-bit tristate buffer for signal <cntr2_in_byte>.
    Found 8-bit tristate buffer for signal <cntr1_in_byte>.
    Summary:
	inferred 128 Tristate(s).
Unit <cntr_reg_interface> synthesized.


Synthesizing Unit <cntr_registers>.
    Related source file is cntr_registers.vf.
Unit <cntr_registers> synthesized.


Synthesizing Unit <start_channel>.
    Related source file is start_channel.vf.
Unit <start_channel> synthesized.


Synthesizing Unit <uart_tx>.
    Related source file is uart_tx.v.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 6                                              |
    | Inputs             | 2                                              |
    | Outputs            | 2                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | 0001                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 9-bit register for signal <data_buf>.
    Found 8-bit register for signal <datareg>.
    Found 1-bit register for signal <din_rdyreg>.
    Found 4-bit up counter for signal <sample_count>.
    Found 4-bit up counter for signal <shift_count>.
    Found 9 1-bit 2-to-1 multiplexers.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   2 Counter(s).
	inferred  18 D-type flip-flop(s).
	inferred   9 Multiplexer(s).
Unit <uart_tx> synthesized.


Synthesizing Unit <uart_rx>.
    Related source file is uart_rx.v.
WARNING:Xst:646 - Signal <dout_byte_temp<0>> is assigned but never used.
    Found finite state machine <FSM_1> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 10                                             |
    | Inputs             | 4                                              |
    | Outputs            | 2                                              |
    | Clock              | clk (rising_edge)                              |
    | Clock enable       | enable (positive)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00001                                          |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit register for signal <dout_byte>.
    Found 4-bit up counter for signal <bit_count>.
    Found 10-bit register for signal <dout_byte_temp>.
    Found 4-bit up counter for signal <sample_count>.
    Found 3-bit register for signal <ser_in_reg>.
    Found 1-bit register for signal <start>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   2 Counter(s).
	inferred  22 D-type flip-flop(s).
Unit <uart_rx> synthesized.


Synthesizing Unit <uart_baud>.
    Related source file is uart_baud.v.
    Found 8-bit up counter for signal <cnt1>.
    Summary:
	inferred   1 Counter(s).
Unit <uart_baud> synthesized.


Synthesizing Unit <inst_decoder>.
    Related source file is inst_decoder.v.
WARNING:Xst:646 - Signal <data_reg<5>> is assigned but never used.
WARNING:Xst:646 - Signal <shift<5>> is assigned but never used.
    Found finite state machine <FSM_2> for signal <cstate>.
    -----------------------------------------------------------------------
    | States             | 11                                             |
    | Transitions        | 20                                             |
    | Inputs             | 9                                              |
    | Outputs            | 8                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | res (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00000000001                                    |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 5-bit register for signal <pkt_addr>.
    Found 3-bit comparator equal for signal <$n0025> created at line 209.
    Found 8-bit register for signal <data_reg>.
    Found 3-bit register for signal <dev_addr_reg>.
    Found 6-bit register for signal <shift>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  22 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <inst_decoder> synthesized.


Synthesizing Unit <four_stop_channels>.
    Related source file is four_stop_channels.vf.
Unit <four_stop_channels> synthesized.


Synthesizing Unit <maincount4channel>.
    Related source file is MainCount4Channel.vf.
WARNING:Xst:646 - Signal <Q<31:27>> is assigned but never used.
Unit <maincount4channel> synthesized.


Synthesizing Unit <priority_encoder>.
    Related source file is priority_encoder.v.
    Found 8-bit tristate buffer for signal <dataOutz>.
    Summary:
	inferred   8 Tristate(s).
Unit <priority_encoder> synthesized.


Synthesizing Unit <DAC>.
    Related source file is DAC.v.
    Found 16x8-bit ROM for signal <dacinreg>.
    Found 8-bit tristate buffer for signal <dac_val>.
    Found 8-bit adder carry out for signal <$n0002>.
    Found 8-bit register for signal <Accum>.
    Found 4-bit up counter for signal <DACaddr>.
    Summary:
	inferred   1 ROM(s).
	inferred   1 Counter(s).
	inferred   8 D-type flip-flop(s).
	inferred   1 Adder/Subtracter(s).
	inferred   8 Tristate(s).
Unit <DAC> synthesized.


Synthesizing Unit <fpga_addr_out>.
    Related source file is fpga_addr_out.v.
    Found 8-bit tristate buffer for signal <dout>.
    Summary:
	inferred   8 Tristate(s).
Unit <fpga_addr_out> synthesized.


Synthesizing Unit <gen_sel_signals>.
    Related source file is gen_sel_signals.v.
WARNING:Xst:646 - Signal <sel_out<31:24>> is assigned but never used.
    Found 32x32-bit ROM for signal <sel_out>.
    Summary:
	inferred   1 ROM(s).
Unit <gen_sel_signals> synthesized.


Synthesizing Unit <router>.
    Related source file is router.v.
    Found 1-bit tristate buffer for signal <tx_uc>.
    Summary:
	inferred   1 Tristate(s).
Unit <router> synthesized.


Synthesizing Unit <clk_mul>.
    Related source file is clk_mul.vf.
Unit <clk_mul> synthesized.


Synthesizing Unit <chrono48_stop3>.
    Related source file is Chrono48_stop3.vf.
WARNING:Xst:653 - Signal <tst_start_pulse> is used but never assigned. Tied to value 0.
WARNING:Xst:646 - Signal <start_sync> is assigned but never used.
WARNING:Xst:646 - Signal <XLXN_111> is assigned but never used.
WARNING:Xst:653 - Signal <XLXN_180> is used but never assigned. Tied to value 0.
WARNING:Xst:646 - Signal <uart_rdy> is assigned but never used.
WARNING:Xst:646 - Signal <cmd_rst_test> is assigned but never used.
Unit <chrono48_stop3> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# FSMs                             : 3
# ROMs                             : 2
  16x8-bit ROM                     : 1
  32x32-bit ROM                    : 1
# Registers                        : 28
  1-bit register                   : 21
  5-bit register                   : 1
  8-bit register                   : 4
  9-bit register                   : 1
  3-bit register                   : 1
# Counters                         : 6
  4-bit up counter                 : 5
  8-bit up counter                 : 1
# Multiplexers                     : 1
  2-to-1 multiplexer               : 1
# Tristates                        : 25
  1-bit tristate buffer            : 1
  40-bit tristate buffer           : 5
  8-bit tristate buffer            : 19
# Adders/Subtractors               : 1
  8-bit adder carry out            : 1
# Comparators                      : 1
  3-bit comparator equal           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Selecting encoding for FSM_2 ...
Optimizing FSM <FSM_2> on signal <cstate> with one-hot encoding.
Selecting encoding for FSM_1 ...
Optimizing FSM <FSM_1> on signal <state> with one-hot encoding.
Selecting encoding for FSM_0 ...
Optimizing FSM <FSM_0> on signal <state> with one-hot encoding.

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1291 - FF/Latch <data_reg_5> is unconnected in block <inst_decoder>.
WARNING:Xst:1291 - FF/Latch <dout_byte_5> is unconnected in block <XLXI_113>.

Optimizing unit <chrono48_stop3> ...

Optimizing unit <DAC> ...

Optimizing unit <priority_encoder> ...

Optimizing unit <inst_decoder> ...

Optimizing unit <uart_baud> ...

Optimizing unit <uart_rx> ...

Optimizing unit <cntr_reg_interface> ...

Optimizing unit <myfd8ce> ...

Optimizing unit <cc8ce1> ...

Optimizing unit <synclogic> ...

Optimizing unit <sel_vernier> ...

Optimizing unit <andline8> ...

Optimizing unit <andline16> ...

Optimizing unit <ildceline8> ...

Optimizing unit <ildceline16> ...

Optimizing unit <xorcy_dline8> ...

Optimizing unit <xorcy_dline16> ...

Optimizing unit <dff_26bits> ...

Optimizing unit <cc24ce> ...

Optimizing unit <andline40> ...

Optimizing unit <ildceline40> ...

Optimizing unit <xorcy_dline40> ...

Optimizing unit <uart_tx> ...

Optimizing unit <cntr_registers> ...

Optimizing unit <counter32bit> ...

Optimizing unit <vernier_40_gates> ...

Optimizing unit <maincount4channel> ...

Optimizing unit <start_channel> ...

Optimizing unit <stop_channel> ...

Optimizing unit <four_stop_channels> ...
Loading device for application Xst from file 'v200.nph' in environment C:/Xilinx.

Mapping all equations...
WARNING:Xst:1291 - FF/Latch <XLXI_113_dout_byte_5> is unconnected in block <chrono48_stop3>.
Building and optimizing final netlist ...
WARNING:Xst:1291 - FF/Latch <XLXI_100_Accum_0> is unconnected in block <chrono48_stop3>.
Found area constraint ratio of 100 (+ 5) on block chrono48_stop3, actual ratio is 24.
FlipFlop XLXI_111_pkt_addr_3 has been replicated 1 time(s)
FlipFlop XLXI_111_pkt_addr_2 has been replicated 1 time(s)
FlipFlop XLXI_111_pkt_addr_0 has been replicated 1 time(s)
FlipFlop XLXI_111_pkt_addr_1 has been replicated 1 time(s)
FlipFlop XLXI_111_cstate_FFd5 has been replicated 2 time(s)

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s200pq208-6 

 Number of Slices:                     550  out of   2352    23%  
 Number of Slice Flip Flops:           474  out of   4704    10%  
 Number of 4 input LUTs:               259  out of   4704     5%  
 Number of bonded IOBs:                 15  out of    144    10%  
 Number of TBUFs:                      352  out of   2352    14%  
 Number of GCLKs:                        2  out of      4    50%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | Clock_Mul_XLXI_1:CLK2X+Clock_Mul_XLXI_2:CLK2X| 151   |
out_pulse(XLXI_131/XLXI_4/XLXI_5:O)| NONE(*)(XLXI_131/XLXI_4/XLXI_4)| 1     |
XLXI_131/XLXI_3:G                  | NONE                   | 40    |
out_pulse(XLXI_104/XLXI_2/XLXI_18/XLXI_5:O)| NONE(*)(XLXI_104/XLXI_2/XLXI_18/XLXI_4)| 1     |
XLXI_104/XLXI_2/XLXI_9:G           | NONE                   | 40    |
out_pulse(XLXI_104/XLXI_3/XLXI_18/XLXI_5:O)| NONE(*)(XLXI_104/XLXI_3/XLXI_18/XLXI_4)| 1     |
XLXI_104/XLXI_3/XLXI_9:G           | NONE                   | 40    |
out_pulse(XLXI_104/XLXI_4/XLXI_18/XLXI_5:O)| NONE(*)(XLXI_104/XLXI_4/XLXI_18/XLXI_4)| 1     |
XLXI_104/XLXI_4/XLXI_9:G           | NONE                   | 40    |
out_pulse(XLXI_104/XLXI_5/XLXI_18/XLXI_5:O)| NONE(*)(XLXI_104/XLXI_5/XLXI_18/XLXI_4)| 1     |
XLXI_104/XLXI_5/XLXI_9:G           | NONE                   | 40    |
clk                                | IBUFG                  | 112   |
XLXI_111_cstate_FFd3:Q             | NONE                   | 4     |
XLXI_113_startbitsync(XLXI_113__n00091:O)| NONE(*)(XLXI_113_start)| 1     |
XLXI_111_cstate_FFd6:Q             | NONE                   | 1     |
-----------------------------------+------------------------+-------+
(*) These 6 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: 31.680ns (Maximum Frequency: 31.566MHz)
   Minimum input arrival time before clock: 7.065ns
   Maximum output required time after clock: 10.437ns
   Maximum combinational path delay: 10.128ns

=========================================================================
Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd d:\tdc48stop_20140630/_ngo -uc
chrono48_stop.ucf -p xc2s200-pq208-6 chrono48_stop3.ngc chrono48_stop3.ngd 

Reading NGO file "D:/TDC48Stop_20140630/chrono48_stop3.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "chrono48_stop.ucf" ...
ERROR:NgdBuild:755 - Line 50 in 'chrono48_stop.ucf': Could not find net(s)
   'start_clk_sync1' in the design.  To suppress this error specify the correct
   net name or remove the constraint.  The 'Ignore I\O constraints on Invalid
   Object Names' property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 51 in 'chrono48_stop.ucf': Could not find net(s)
   'cmd_reset' in the design.  To suppress this error specify the correct net
   name or remove the constraint.  The 'Ignore I\O constraints on Invalid Object
   Names' property can also be set ( -aul switch for command line users).
ERROR:Parsers:11 - Encountered unrecognized constraint while parsing.
ERROR:NgdBuild:19 - Errors found while parsing constraint file
   "chrono48_stop.ucf".

Writing NGDBUILD log file "chrono48_stop3.bld"...
ERROR: NGDBUILD failed
Process "Translate" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------


Started process "View Verilog Functional Model".

Release 6.1i - sch2verilog G.23
Copyright (c) 1995-2003 Xilinx, Inc.  All rights reserved.
WARNING:DesignEntry:15 - Bus "dout(7:0)" is connected to too many source pins
   and/or IO Ports. A Wired Or connection will be used
WARNING:DesignEntry:15 - Bus "XLXN_76(39:0)" is connected to too many source
   pins and/or IO Ports. A Wired Or connection will be used
WARNING:DesignEntry:13 - Net "intr" is connected to source pins and/or IO ports
   while there is no load pin connected to it
WARNING:DesignEntry:13 - Net "XLXN_111" is connected to source pins and/or IO
   ports while there is no load pin connected to it
WARNING:DesignEntry:13 - Net "cmd_rst_test" is connected to source pins and/or
   IO ports while there is no load pin connected to it
WARNING:DesignEntry:13 - Net "uart_rdy" is connected to source pins and/or IO
   ports while there is no load pin connected to it
WARNING:DesignEntry:13 - Net "start_sync" is connected to source pins and/or IO
   ports while there is no load pin connected to it
WARNING:DesignEntry:11 - Net "tst_start_pulse" is connected to load pins and/or
   IO Port, but there is no source pin or IO Port connected to it
WARNING:DesignEntry:11 - Net "XLXN_180" is connected to load pins and/or IO
   Port, but there is no source pin or IO Port connected to it
DRC Check completed: No Error found.
Verilog netlist file generated.
Completed process "View Verilog Functional Model".





Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling source file "clk_mul.vf"
Module <clk_mul> compiled
Compiling source file "router.v"
Module <router> compiled
Compiling source file "gen_sel_signals.v"
Module <gen_sel_signals> compiled
Compiling source file "fpga_addr_out.v"
Module <fpga_addr_out> compiled
Compiling source file "DAC.v"
Module <DAC> compiled
Compiling source file "priority_encoder.v"
Module <priority_encoder> compiled
Compiling source file "myfd8ce.vf"
Module <myfd8ce> compiled
Compiling source file "DFF_26bits.vf"
Module <dff_26bits> compiled
Compiling source file "cntr_registers.vf"
Module <cntr_registers> compiled
Compiling source file "cntr_reg_interface.v"
Module <cntr_reg_interface> compiled
Compiling source file "cc8ce1.vf"
Module <cc8ce1> compiled
Compiling source file "cc24ce.vf"
Module <cc24ce> compiled
Compiling source file "counter32bit.vf"
Module <counter32bit> compiled
Compiling source file "MainCount4Channel.vf"
Module <maincount4channel> compiled
Compiling source file "synclogic.vf"
Module <synclogic> compiled
Compiling source file "sel_vernier.v"
Module <sel_vernier> compiled
Compiling source file "andline8.vf"
Module <andline8> compiled
Compiling source file "andline16.vf"
Module <andline16> compiled
Compiling source file "andline40.vf"
Module <andline40> compiled
Compiling source file "ildceline8.vf"
Module <ildceline8> compiled
Compiling source file "ildceline16.vf"
Module <ildceline16> compiled
Compiling source file "ildceline40.vf"
Module <ildceline40> compiled
Compiling source file "xorcy_dline8.vf"
Module <xorcy_dline8> compiled
Compiling source file "xorcy_dline16.vf"
Module <xorcy_dline16> compiled
Compiling source file "xorcy_dline40.vf"
Module <xorcy_dline40> compiled
Compiling source file "vernier_40_gates.vf"
Module <vernier_40_gates> compiled
Compiling source file "stop_channel.vf"
Module <stop_channel> compiled
Compiling source file "four_stop_channels.vf"
Module <four_stop_channels> compiled
Compiling source file "inst_decoder.v"
Compiling source file "uart_baud.v"
Module <inst_decoder> compiled
Module <uart_baud> compiled
Compiling source file "uart_rx.v"
Module <uart_rx> compiled
Compiling source file "uart_tx.v"
Module <uart_tx> compiled
Compiling source file "start_channel.vf"
Module <start_channel> compiled
Compiling source file "Chrono48_stop3.vf"
Module <chrono48_stop3> compiled
No errors in compilation
Analysis of file <chrono48_stop3.prj> succeeded.
 

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <chrono48_stop3>.
Module <chrono48_stop3> is correct for synthesis.
 
    Set user-defined property "RLOC_ORIGIN =  R5C26" for instance <XLXI_103> in unit <chrono48_stop3>.
    Set user-defined property "RLOC_ORIGIN =  R8C3" for instance <XLXI_104> in unit <chrono48_stop3>.
    Set user-defined property "RLOC_ORIGIN =  R27C7" for instance <XLXI_131> in unit <chrono48_stop3>.
Analyzing module <clk_mul>.
Module <clk_mul> is correct for synthesis.
 
    Set user-defined property "LOC =  dll0" for instance <XLXI_1> in unit <clk_mul>.
    Set user-defined property "CLKDV_DIVIDE =  16.000000" for instance <XLXI_1> in unit <clk_mul>.
    Set user-defined property "DUTY_CYCLE_CORRECTION =  true" for instance <XLXI_1> in unit <clk_mul>.
    Set user-defined property "LOC =  dll1" for instance <XLXI_2> in unit <clk_mul>.
    Set user-defined property "CLKDV_DIVIDE =  16.000000" for instance <XLXI_2> in unit <clk_mul>.
    Set user-defined property "DUTY_CYCLE_CORRECTION =  true" for instance <XLXI_2> in unit <clk_mul>.
    Set user-defined property "LOC =  gclkbuf0" for instance <XLXI_4> in unit <clk_mul>.
    Set user-defined property "LOC =  gclkbuf1" for instance <XLXI_5> in unit <clk_mul>.
Analyzing module <CLKDLL>.
Analyzing module <IBUFG>.
Analyzing module <BUFG>.
Analyzing module <INV>.
Analyzing module <IBUF>.
Analyzing module <OBUF_F_24>.
Analyzing module <router>.
Module <router> is correct for synthesis.
 
Analyzing module <OR2>.
Analyzing module <gen_sel_signals>.
Module <gen_sel_signals> is correct for synthesis.
 
Analyzing module <fpga_addr_out>.
Module <fpga_addr_out> is correct for synthesis.
 
Analyzing module <DAC>.
Module <DAC> is correct for synthesis.
 
Analyzing module <priority_encoder>.
Module <priority_encoder> is correct for synthesis.
 
Analyzing module <maincount4channel>.
Module <maincount4channel> is correct for synthesis.
 
    Set user-defined property "RLOC =  R5C3" for instance <XLXI_11> in unit <maincount4channel>.
Analyzing module <cntr_registers>.
Module <cntr_registers> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0" for instance <XLXI_37> in unit <cntr_registers>.
    Set user-defined property "RLOC =  R1C0" for instance <XLXI_38> in unit <cntr_registers>.
    Set user-defined property "RLOC =  R2C0" for instance <XLXI_39> in unit <cntr_registers>.
    Set user-defined property "RLOC =  R3C0" for instance <XLXI_40> in unit <cntr_registers>.
Analyzing module <dff_26bits>.
Module <dff_26bits> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C4" for instance <XLXI_5> in unit <dff_26bits>.
    Set user-defined property "RLOC =  R0C8" for instance <XLXI_6> in unit <dff_26bits>.
    Set user-defined property "RLOC =  R0C12.S1" for instance <XLXI_7> in unit <dff_26bits>.
    Set user-defined property "INIT =  0" for instance <XLXI_7> in unit <dff_26bits>.
    Set user-defined property "RLOC =  R0C12.S0" for instance <XLXI_8> in unit <dff_26bits>.
    Set user-defined property "INIT =  0" for instance <XLXI_8> in unit <dff_26bits>.
    Set user-defined property "RLOC =  R0C0" for instance <XLXI_9> in unit <dff_26bits>.
    Set user-defined property "RLOC =  R0C13.S1" for instance <XLXI_10> in unit <dff_26bits>.
    Set user-defined property "INIT =  0" for instance <XLXI_10> in unit <dff_26bits>.
Analyzing module <myfd8ce>.
Module <myfd8ce> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0.S1" for instance <I_Q0> in unit <myfd8ce>.
    Set user-defined property "INIT =  0" for instance <I_Q0> in unit <myfd8ce>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <I_Q1> in unit <myfd8ce>.
    Set user-defined property "INIT =  0" for instance <I_Q1> in unit <myfd8ce>.
    Set user-defined property "RLOC =  R0C1.S1" for instance <I_Q2> in unit <myfd8ce>.
    Set user-defined property "INIT =  0" for instance <I_Q2> in unit <myfd8ce>.
    Set user-defined property "RLOC =  R0C1.S0" for instance <I_Q3> in unit <myfd8ce>.
    Set user-defined property "INIT =  0" for instance <I_Q3> in unit <myfd8ce>.
    Set user-defined property "RLOC =  R0C2.S1" for instance <I_Q4> in unit <myfd8ce>.
    Set user-defined property "INIT =  0" for instance <I_Q4> in unit <myfd8ce>.
    Set user-defined property "RLOC =  R0C2.S0" for instance <I_Q5> in unit <myfd8ce>.
    Set user-defined property "INIT =  0" for instance <I_Q5> in unit <myfd8ce>.
    Set user-defined property "RLOC =  R0C3.S1" for instance <I_Q6> in unit <myfd8ce>.
    Set user-defined property "INIT =  0" for instance <I_Q6> in unit <myfd8ce>.
    Set user-defined property "RLOC =  R0C3.S0" for instance <I_Q7> in unit <myfd8ce>.
    Set user-defined property "INIT =  0" for instance <I_Q7> in unit <myfd8ce>.
Analyzing module <FDCE>.
Analyzing module <cntr_reg_interface>.
Module <cntr_reg_interface> is correct for synthesis.
 
Analyzing module <counter32bit>.
Module <counter32bit> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0" for instance <XLXI_1> in unit <counter32bit>.
    Set user-defined property "INIT =  0" for instance <XLXI_5> in unit <counter32bit>.
    Set user-defined property "INIT =  0" for instance <XLXI_9> in unit <counter32bit>.
Analyzing module <cc24ce>.
Module <cc24ce> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0" for instance <XLXI_2> in unit <cc24ce>.
    Set user-defined property "RLOC =  R4C0" for instance <XLXI_3> in unit <cc24ce>.
    Set user-defined property "RLOC =  R8C0" for instance <XLXI_4> in unit <cc24ce>.
    Set user-defined property "RLOC =  R12C0" for instance <XLXI_7> in unit <cc24ce>.
Analyzing module <cc8ce1>.
Module <cc8ce1> is correct for synthesis.
 
    Set user-defined property "RLOC =  R3C0.S0" for instance <I_36_4> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R3C0.S0" for instance <I_36_26> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R3C0.S0" for instance <I_36_35> in unit <cc8ce1>.
    Set user-defined property "INIT =  0" for instance <I_36_35> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R3C0.S0" for instance <I_36_36> in unit <cc8ce1>.
    Set user-defined property "INIT =  0" for instance <I_36_36> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R2C0.S0" for instance <I_36_224> in unit <cc8ce1>.
    Set user-defined property "INIT =  0" for instance <I_36_224> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R2C0.S0" for instance <I_36_233> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R2C0.S0" for instance <I_36_237> in unit <cc8ce1>.
    Set user-defined property "INIT =  0" for instance <I_36_237> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R2C0.S0" for instance <I_36_246> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R1C0.S0" for instance <I_36_250> in unit <cc8ce1>.
    Set user-defined property "INIT =  0" for instance <I_36_250> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R1C0.S0" for instance <I_36_259> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R1C0.S0" for instance <I_36_263> in unit <cc8ce1>.
    Set user-defined property "INIT =  0" for instance <I_36_263> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R1C0.S0" for instance <I_36_272> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <I_36_276> in unit <cc8ce1>.
    Set user-defined property "INIT =  0" for instance <I_36_276> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <I_36_285> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <I_36_289> in unit <cc8ce1>.
    Set user-defined property "INIT =  0" for instance <I_36_289> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <I_36_298> in unit <cc8ce1>.
Analyzing module <MUXCY_L>.
Analyzing module <XORCY>.
Analyzing module <MUXCY>.
Analyzing module <AND2B1>.
Analyzing module <VCC>.
Analyzing module <four_stop_channels>.
Module <four_stop_channels> is correct for synthesis.
 
    Set user-defined property "RLOC =  R14C0" for instance <XLXI_2> in unit <four_stop_channels>.
    Set user-defined property "RLOC =  R12C0" for instance <XLXI_3> in unit <four_stop_channels>.
    Set user-defined property "RLOC =  R10C0" for instance <XLXI_4> in unit <four_stop_channels>.
    Set user-defined property "RLOC =  R8C0" for instance <XLXI_5> in unit <four_stop_channels>.
Analyzing module <stop_channel>.
Module <stop_channel> is correct for synthesis.
 
    Set user-defined property "INIT =  0" for instance <XLXI_17> in unit <stop_channel>.
    Set user-defined property "RLOC =  R1C0" for instance <XLXI_18> in unit <stop_channel>.
    Set user-defined property "RLOC =  R0C1" for instance <XLXI_19> in unit <stop_channel>.
Analyzing module <XOR2>.
Analyzing module <AND2>.
Analyzing module <FDC>.
Analyzing module <synclogic>.
Module <synclogic> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0.S0" for instance <ff_clksyn> in unit <synclogic>.
    Set user-defined property "INIT =  0" for instance <ff_clksyn> in unit <synclogic>.
    Set user-defined property "RLOC =  R0C0.S1" for instance <XLXI_4> in unit <synclogic>.
    Set user-defined property "INIT =  0" for instance <XLXI_4> in unit <synclogic>.
    Set user-defined property "RLOC =  R0C0.S1" for instance <XLXI_6> in unit <synclogic>.
Analyzing module <FMAP>.
Analyzing module <vernier_40_gates>.
Module <vernier_40_gates> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0" for instance <XLXI_2> in unit <vernier_40_gates>.
    Set user-defined property "RLOC =  R1C0" for instance <XLXI_3> in unit <vernier_40_gates>.
    Set user-defined property "RLOC =  R1C0" for instance <XLXI_4> in unit <vernier_40_gates>.
Analyzing module <sel_vernier>.
Module <sel_vernier> is correct for synthesis.
 
Analyzing module <andline40>.
Module <andline40> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C16" for instance <XLXI_1> in unit <andline40>.
    Set user-defined property "RLOC =  R0C8" for instance <XLXI_2> in unit <andline40>.
    Set user-defined property "RLOC =  R0C0" for instance <XLXI_3> in unit <andline40>.
Analyzing module <andline8>.
Module <andline8> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0.S1" for instance <and_0> in unit <andline8>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <and_1> in unit <andline8>.
    Set user-defined property "RLOC =  R0C1.S1" for instance <and_2> in unit <andline8>.
    Set user-defined property "RLOC =  R0C1.S0" for instance <and_3> in unit <andline8>.
    Set user-defined property "RLOC =  R0C2.S1" for instance <and_4> in unit <andline8>.
    Set user-defined property "RLOC =  R0C2.S0" for instance <and_5> in unit <andline8>.
    Set user-defined property "RLOC =  R0C3.S1" for instance <and_6> in unit <andline8>.
    Set user-defined property "RLOC =  R0C3.S0" for instance <and_7> in unit <andline8>.
Analyzing module <MULT_AND>.
Analyzing module <andline16>.
Module <andline16> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0.S1" for instance <and_0> in unit <andline16>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <and_1> in unit <andline16>.
    Set user-defined property "RLOC =  R0C1.S1" for instance <and_2> in unit <andline16>.
    Set user-defined property "RLOC =  R0C1.S0" for instance <and_3> in unit <andline16>.
    Set user-defined property "RLOC =  R0C2.S1" for instance <and_4> in unit <andline16>.
    Set user-defined property "RLOC =  R0C2.S0" for instance <and_5> in unit <andline16>.
    Set user-defined property "RLOC =  R0C3.S1" for instance <and_6> in unit <andline16>.
    Set user-defined property "RLOC =  R0C3.S0" for instance <and_7> in unit <andline16>.
    Set user-defined property "RLOC =  R0C4.S1" for instance <and_8> in unit <andline16>.
    Set user-defined property "RLOC =  R0C4.S0" for instance <and_9> in unit <andline16>.
    Set user-defined property "RLOC =  R0C5.S1" for instance <and_10> in unit <andline16>.
    Set user-defined property "RLOC =  R0C5.S0" for instance <and_11> in unit <andline16>.
    Set user-defined property "RLOC =  R0C6.S1" for instance <and_12> in unit <andline16>.
    Set user-defined property "RLOC =  R0C6.S0" for instance <and_13> in unit <andline16>.
    Set user-defined property "RLOC =  R0C7.S1" for instance <and_14> in unit <andline16>.
    Set user-defined property "RLOC =  R0C7.S0" for instance <and_15> in unit <andline16>.
Analyzing module <ildceline40>.
Module <ildceline40> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C16" for instance <XLXI_4> in unit <ildceline40>.
    Set user-defined property "RLOC =  R0C8" for instance <XLXI_5> in unit <ildceline40>.
    Set user-defined property "RLOC =  R0C0" for instance <XLXI_6> in unit <ildceline40>.
Analyzing module <ildceline8>.
Module <ildceline8> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0.S1" for instance <latch_0> in unit <ildceline8>.
    Set user-defined property "INIT =  0" for instance <latch_0> in unit <ildceline8>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <latch_1> in unit <ildceline8>.
    Set user-defined property "INIT =  0" for instance <latch_1> in unit <ildceline8>.
    Set user-defined property "RLOC =  R0C1.S1" for instance <latch_2> in unit <ildceline8>.
    Set user-defined property "INIT =  0" for instance <latch_2> in unit <ildceline8>.
    Set user-defined property "RLOC =  R0C1.S0" for instance <latch_3> in unit <ildceline8>.
    Set user-defined property "INIT =  0" for instance <latch_3> in unit <ildceline8>.
    Set user-defined property "RLOC =  R0C2.S1" for instance <latch_4> in unit <ildceline8>.
    Set user-defined property "INIT =  0" for instance <latch_4> in unit <ildceline8>.
    Set user-defined property "RLOC =  R0C2.S0" for instance <latch_5> in unit <ildceline8>.
    Set user-defined property "INIT =  0" for instance <latch_5> in unit <ildceline8>.
    Set user-defined property "RLOC =  R0C3.S1" for instance <latch_6> in unit <ildceline8>.
    Set user-defined property "INIT =  0" for instance <latch_6> in unit <ildceline8>.
    Set user-defined property "RLOC =  R0C3.S0" for instance <latch_7> in unit <ildceline8>.
    Set user-defined property "INIT =  0" for instance <latch_7> in unit <ildceline8>.
Analyzing module <LDCE_1>.
Analyzing module <ildceline16>.
Module <ildceline16> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0.S1" for instance <latch_0> in unit <ildceline16>.
    Set user-defined property "INIT =  0" for instance <latch_0> in unit <ildceline16>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <latch_1> in unit <ildceline16>.
    Set user-defined property "INIT =  0" for instance <latch_1> in unit <ildceline16>.
    Set user-defined property "RLOC =  R0C1.S1" for instance <latch_2> in unit <ildceline16>.
    Set user-defined property "INIT =  0" for instance <latch_2> in unit <ildceline16>.
    Set user-defined property "RLOC =  R0C1.S0" for instance <latch_3> in unit <ildceline16>.
    Set user-defined property "INIT =  0" for instance <latch_3> in unit <ildceline16>.
    Set user-defined property "RLOC =  R0C2.S1" for instance <latch_4> in unit <ildceline16>.
    Set user-defined property "INIT =  0" for instance <latch_4> in unit <ildceline16>.
    Set user-defined property "RLOC =  R0C2.S0" for instance <latch_5> in unit <ildceline16>.
    Set user-defined property "INIT =  0" for instance <latch_5> in unit <ildceline16>.
    Set user-defined property "RLOC =  R0C3.S1" for instance <latch_6> in unit <ildceline16>.
    Set user-defined property "INIT =  0" for instance <latch_6> in unit <ildceline16>.
    Set user-defined property "RLOC =  R0C3.S0" for instance <latch_7> in unit <ildceline16>.
    Set user-defined property "INIT =  0" for instance <latch_7> in unit <ildceline16>.
    Set user-defined property "RLOC =  R0C4.S1" for instance <latch_8> in unit <ildceline16>.
    Set user-defined property "INIT =  0" for instance <latch_8> in unit <ildceline16>.
    Set user-defined property "RLOC =  R0C4.S0" for instance <latch_9> in unit <ildceline16>.
    Set user-defined property "INIT =  0" for instance <latch_9> in unit <ildceline16>.
    Set user-defined property "RLOC =  R0C5.S1" for instance <latch_10> in unit <ildceline16>.
    Set user-defined property "INIT =  0" for instance <latch_10> in unit <ildceline16>.
    Set user-defined property "RLOC =  R0C5.S0" for instance <latch_11> in unit <ildceline16>.
    Set user-defined property "INIT =  0" for instance <latch_11> in unit <ildceline16>.
    Set user-defined property "RLOC =  R0C6.S1" for instance <latch_12> in unit <ildceline16>.
    Set user-defined property "INIT =  0" for instance <latch_12> in unit <ildceline16>.
    Set user-defined property "RLOC =  R0C6.S0" for instance <latch_13> in unit <ildceline16>.
    Set user-defined property "INIT =  0" for instance <latch_13> in unit <ildceline16>.
    Set user-defined property "RLOC =  R0C7.S1" for instance <latch_14> in unit <ildceline16>.
    Set user-defined property "INIT =  0" for instance <latch_14> in unit <ildceline16>.
    Set user-defined property "RLOC =  R0C7.S0" for instance <latch_15> in unit <ildceline16>.
    Set user-defined property "INIT =  0" for instance <latch_15> in unit <ildceline16>.
Analyzing module <xorcy_dline40>.
Module <xorcy_dline40> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0.S1" for instance <XLXI_3> in unit <xorcy_dline40>.
    Set user-defined property "RLOC =  R0C16" for instance <XLXI_4> in unit <xorcy_dline40>.
    Set user-defined property "RLOC =  R0C8" for instance <XLXI_5> in unit <xorcy_dline40>.
    Set user-defined property "RLOC =  R0C0" for instance <XLXI_6> in unit <xorcy_dline40>.
Analyzing module <xorcy_dline8>.
Module <xorcy_dline8> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0.S1" for instance <xor_0> in unit <xorcy_dline8>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <xor_1> in unit <xorcy_dline8>.
    Set user-defined property "RLOC =  R0C1.S1" for instance <xor_2> in unit <xorcy_dline8>.
    Set user-defined property "RLOC =  R0C1.S0" for instance <xor_3> in unit <xorcy_dline8>.
    Set user-defined property "RLOC =  R0C2.S1" for instance <xor_4> in unit <xorcy_dline8>.
    Set user-defined property "RLOC =  R0C2.S0" for instance <xor_5> in unit <xorcy_dline8>.
    Set user-defined property "RLOC =  R0C3.S1" for instance <xor_6> in unit <xorcy_dline8>.
    Set user-defined property "RLOC =  R0C3.S0" for instance <xor_7> in unit <xorcy_dline8>.
Analyzing module <XORCY_D>.
Analyzing module <xorcy_dline16>.
Module <xorcy_dline16> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0.S1" for instance <xor_0> in unit <xorcy_dline16>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <xor_1> in unit <xorcy_dline16>.
    Set user-defined property "RLOC =  R0C1.S1" for instance <xor_2> in unit <xorcy_dline16>.
    Set user-defined property "RLOC =  R0C1.S0" for instance <xor_3> in unit <xorcy_dline16>.
    Set user-defined property "RLOC =  R0C2.S1" for instance <xor_4> in unit <xorcy_dline16>.
    Set user-defined property "RLOC =  R0C2.S0" for instance <xor_5> in unit <xorcy_dline16>.
    Set user-defined property "RLOC =  R0C3.S1" for instance <xor_6> in unit <xorcy_dline16>.
    Set user-defined property "RLOC =  R0C3.S0" for instance <xor_7> in unit <xorcy_dline16>.
    Set user-defined property "RLOC =  R0C4.S1" for instance <xor_8> in unit <xorcy_dline16>.
    Set user-defined property "RLOC =  R0C4.S0" for instance <xor_9> in unit <xorcy_dline16>.
    Set user-defined property "RLOC =  R0C5.S1" for instance <xor_10> in unit <xorcy_dline16>.
    Set user-defined property "RLOC =  R0C5.S0" for instance <xor_11> in unit <xorcy_dline16>.
    Set user-defined property "RLOC =  R0C6.S1" for instance <xor_12> in unit <xorcy_dline16>.
    Set user-defined property "RLOC =  R0C6.S0" for instance <xor_13> in unit <xorcy_dline16>.
    Set user-defined property "RLOC =  R0C7.S1" for instance <xor_14> in unit <xorcy_dline16>.
    Set user-defined property "RLOC =  R0C7.S0" for instance <xor_15> in unit <xorcy_dline16>.
Analyzing module <inst_decoder>.
Module <inst_decoder> is correct for synthesis.
 
Analyzing module <uart_baud>.
Module <uart_baud> is correct for synthesis.
 
Analyzing module <uart_rx>.
Module <uart_rx> is correct for synthesis.
 
Analyzing module <uart_tx>.
Module <uart_tx> is correct for synthesis.
 
Analyzing module <GND>.
Analyzing module <start_channel>.
Module <start_channel> is correct for synthesis.
 
    Set user-defined property "RLOC =  R1C0" for instance <XLXI_4> in unit <start_channel>.
    Set user-defined property "RLOC =  R0C2" for instance <XLXI_5> in unit <start_channel>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <xorcy_dline16>.
    Related source file is xorcy_dline16.vf.
Unit <xorcy_dline16> synthesized.


Synthesizing Unit <xorcy_dline8>.
    Related source file is xorcy_dline8.vf.
Unit <xorcy_dline8> synthesized.


Synthesizing Unit <ildceline16>.
    Related source file is ildceline16.vf.
Unit <ildceline16> synthesized.


Synthesizing Unit <ildceline8>.
    Related source file is ildceline8.vf.
Unit <ildceline8> synthesized.


Synthesizing Unit <andline16>.
    Related source file is andline16.vf.
Unit <andline16> synthesized.


Synthesizing Unit <andline8>.
    Related source file is andline8.vf.
Unit <andline8> synthesized.


Synthesizing Unit <xorcy_dline40>.
    Related source file is xorcy_dline40.vf.
Unit <xorcy_dline40> synthesized.


Synthesizing Unit <ildceline40>.
    Related source file is ildceline40.vf.
Unit <ildceline40> synthesized.


Synthesizing Unit <andline40>.
    Related source file is andline40.vf.
Unit <andline40> synthesized.


Synthesizing Unit <sel_vernier>.
    Related source file is sel_vernier.v.
    Found 40-bit tristate buffer for signal <Vout>.
    Summary:
	inferred  40 Tristate(s).
Unit <sel_vernier> synthesized.


Synthesizing Unit <vernier_40_gates>.
    Related source file is vernier_40_gates.vf.
Unit <vernier_40_gates> synthesized.


Synthesizing Unit <synclogic>.
    Related source file is synclogic.vf.
Unit <synclogic> synthesized.


Synthesizing Unit <stop_channel>.
    Related source file is stop_channel.vf.
Unit <stop_channel> synthesized.


Synthesizing Unit <cc8ce1>.
    Related source file is cc8ce1.vf.
Unit <cc8ce1> synthesized.


Synthesizing Unit <cc24ce>.
    Related source file is cc24ce.vf.
WARNING:Xst:646 - Signal <ovf26> is assigned but never used.
Unit <cc24ce> synthesized.


Synthesizing Unit <myfd8ce>.
    Related source file is myfd8ce.vf.
Unit <myfd8ce> synthesized.


Synthesizing Unit <dff_26bits>.
    Related source file is DFF_26bits.vf.
Unit <dff_26bits> synthesized.


Synthesizing Unit <counter32bit>.
    Related source file is counter32bit.vf.
Unit <counter32bit> synthesized.


Synthesizing Unit <cntr_reg_interface>.
    Related source file is cntr_reg_interface.v.
    Found 8-bit tristate buffer for signal <cntr4_in_byte>.
    Found 8-bit tristate buffer for signal <cntr3_in_byte>.
    Found 8-bit tristate buffer for signal <cntr2_in_byte>.
    Found 8-bit tristate buffer for signal <cntr1_in_byte>.
    Summary:
	inferred 128 Tristate(s).
Unit <cntr_reg_interface> synthesized.


Synthesizing Unit <cntr_registers>.
    Related source file is cntr_registers.vf.
Unit <cntr_registers> synthesized.


Synthesizing Unit <start_channel>.
    Related source file is start_channel.vf.
Unit <start_channel> synthesized.


Synthesizing Unit <uart_tx>.
    Related source file is uart_tx.v.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 6                                              |
    | Inputs             | 2                                              |
    | Outputs            | 2                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | 0001                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 9-bit register for signal <data_buf>.
    Found 8-bit register for signal <datareg>.
    Found 1-bit register for signal <din_rdyreg>.
    Found 4-bit up counter for signal <sample_count>.
    Found 4-bit up counter for signal <shift_count>.
    Found 9 1-bit 2-to-1 multiplexers.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   2 Counter(s).
	inferred  18 D-type flip-flop(s).
	inferred   9 Multiplexer(s).
Unit <uart_tx> synthesized.


Synthesizing Unit <uart_rx>.
    Related source file is uart_rx.v.
WARNING:Xst:646 - Signal <dout_byte_temp<0>> is assigned but never used.
    Found finite state machine <FSM_1> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 10                                             |
    | Inputs             | 4                                              |
    | Outputs            | 2                                              |
    | Clock              | clk (rising_edge)                              |
    | Clock enable       | enable (positive)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00001                                          |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit register for signal <dout_byte>.
    Found 4-bit up counter for signal <bit_count>.
    Found 10-bit register for signal <dout_byte_temp>.
    Found 4-bit up counter for signal <sample_count>.
    Found 3-bit register for signal <ser_in_reg>.
    Found 1-bit register for signal <start>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   2 Counter(s).
	inferred  22 D-type flip-flop(s).
Unit <uart_rx> synthesized.


Synthesizing Unit <uart_baud>.
    Related source file is uart_baud.v.
    Found 8-bit up counter for signal <cnt1>.
    Summary:
	inferred   1 Counter(s).
Unit <uart_baud> synthesized.


Synthesizing Unit <inst_decoder>.
    Related source file is inst_decoder.v.
WARNING:Xst:646 - Signal <data_reg<5>> is assigned but never used.
WARNING:Xst:646 - Signal <shift<5>> is assigned but never used.
    Found finite state machine <FSM_2> for signal <cstate>.
    -----------------------------------------------------------------------
    | States             | 11                                             |
    | Transitions        | 20                                             |
    | Inputs             | 9                                              |
    | Outputs            | 8                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | res (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00000000001                                    |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 5-bit register for signal <pkt_addr>.
    Found 3-bit comparator equal for signal <$n0025> created at line 209.
    Found 8-bit register for signal <data_reg>.
    Found 3-bit register for signal <dev_addr_reg>.
    Found 6-bit register for signal <shift>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  22 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <inst_decoder> synthesized.


Synthesizing Unit <four_stop_channels>.
    Related source file is four_stop_channels.vf.
Unit <four_stop_channels> synthesized.


Synthesizing Unit <maincount4channel>.
    Related source file is MainCount4Channel.vf.
WARNING:Xst:646 - Signal <Q<31:27>> is assigned but never used.
Unit <maincount4channel> synthesized.


Synthesizing Unit <priority_encoder>.
    Related source file is priority_encoder.v.
    Found 8-bit tristate buffer for signal <dataOutz>.
    Summary:
	inferred   8 Tristate(s).
Unit <priority_encoder> synthesized.


Synthesizing Unit <DAC>.
    Related source file is DAC.v.
    Found 16x8-bit ROM for signal <dacinreg>.
    Found 8-bit tristate buffer for signal <dac_val>.
    Found 8-bit adder carry out for signal <$n0002>.
    Found 8-bit register for signal <Accum>.
    Found 4-bit up counter for signal <DACaddr>.
    Summary:
	inferred   1 ROM(s).
	inferred   1 Counter(s).
	inferred   8 D-type flip-flop(s).
	inferred   1 Adder/Subtracter(s).
	inferred   8 Tristate(s).
Unit <DAC> synthesized.


Synthesizing Unit <fpga_addr_out>.
    Related source file is fpga_addr_out.v.
    Found 8-bit tristate buffer for signal <dout>.
    Summary:
	inferred   8 Tristate(s).
Unit <fpga_addr_out> synthesized.


Synthesizing Unit <gen_sel_signals>.
    Related source file is gen_sel_signals.v.
WARNING:Xst:646 - Signal <sel_out<31:24>> is assigned but never used.
    Found 32x32-bit ROM for signal <sel_out>.
    Summary:
	inferred   1 ROM(s).
Unit <gen_sel_signals> synthesized.


Synthesizing Unit <router>.
    Related source file is router.v.
    Found 1-bit tristate buffer for signal <tx_uc>.
    Summary:
	inferred   1 Tristate(s).
Unit <router> synthesized.


Synthesizing Unit <clk_mul>.
    Related source file is clk_mul.vf.
Unit <clk_mul> synthesized.


Synthesizing Unit <chrono48_stop3>.
    Related source file is Chrono48_stop3.vf.
WARNING:Xst:653 - Signal <tst_start_pulse> is used but never assigned. Tied to value 0.
WARNING:Xst:646 - Signal <start_sync> is assigned but never used.
WARNING:Xst:646 - Signal <XLXN_111> is assigned but never used.
WARNING:Xst:653 - Signal <XLXN_180> is used but never assigned. Tied to value 0.
WARNING:Xst:646 - Signal <uart_rdy> is assigned but never used.
WARNING:Xst:646 - Signal <cmd_rst_test> is assigned but never used.
WARNING:Xst:646 - Signal <intr> is assigned but never used.
Unit <chrono48_stop3> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# FSMs                             : 3
# ROMs                             : 2
  16x8-bit ROM                     : 1
  32x32-bit ROM                    : 1
# Registers                        : 28
  1-bit register                   : 21
  5-bit register                   : 1
  8-bit register                   : 4
  9-bit register                   : 1
  3-bit register                   : 1
# Counters                         : 6
  4-bit up counter                 : 5
  8-bit up counter                 : 1
# Multiplexers                     : 1
  2-to-1 multiplexer               : 1
# Tristates                        : 25
  1-bit tristate buffer            : 1
  40-bit tristate buffer           : 5
  8-bit tristate buffer            : 19
# Adders/Subtractors               : 1
  8-bit adder carry out            : 1
# Comparators                      : 1
  3-bit comparator equal           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Selecting encoding for FSM_2 ...
Optimizing FSM <FSM_2> on signal <cstate> with one-hot encoding.
Selecting encoding for FSM_1 ...
Optimizing FSM <FSM_1> on signal <state> with one-hot encoding.
Selecting encoding for FSM_0 ...
Optimizing FSM <FSM_0> on signal <state> with one-hot encoding.

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1291 - FF/Latch <data_reg_5> is unconnected in block <inst_decoder>.
WARNING:Xst:1291 - FF/Latch <dout_byte_5> is unconnected in block <XLXI_113>.

Optimizing unit <chrono48_stop3> ...

Optimizing unit <DAC> ...

Optimizing unit <priority_encoder> ...

Optimizing unit <inst_decoder> ...

Optimizing unit <uart_baud> ...

Optimizing unit <uart_rx> ...

Optimizing unit <cntr_reg_interface> ...

Optimizing unit <myfd8ce> ...

Optimizing unit <cc8ce1> ...

Optimizing unit <synclogic> ...

Optimizing unit <sel_vernier> ...

Optimizing unit <andline8> ...

Optimizing unit <andline16> ...

Optimizing unit <ildceline8> ...

Optimizing unit <ildceline16> ...

Optimizing unit <xorcy_dline8> ...

Optimizing unit <xorcy_dline16> ...

Optimizing unit <dff_26bits> ...

Optimizing unit <cc24ce> ...

Optimizing unit <andline40> ...

Optimizing unit <ildceline40> ...

Optimizing unit <xorcy_dline40> ...

Optimizing unit <uart_tx> ...

Optimizing unit <cntr_registers> ...

Optimizing unit <counter32bit> ...

Optimizing unit <vernier_40_gates> ...

Optimizing unit <maincount4channel> ...

Optimizing unit <start_channel> ...

Optimizing unit <stop_channel> ...

Optimizing unit <four_stop_channels> ...
Loading device for application Xst from file 'v200.nph' in environment C:/Xilinx.

Mapping all equations...
WARNING:Xst:1291 - FF/Latch <XLXI_113_dout_byte_5> is unconnected in block <chrono48_stop3>.
Building and optimizing final netlist ...
WARNING:Xst:1291 - FF/Latch <XLXI_100_Accum_0> is unconnected in block <chrono48_stop3>.
Found area constraint ratio of 100 (+ 5) on block chrono48_stop3, actual ratio is 24.
FlipFlop XLXI_111_pkt_addr_3 has been replicated 1 time(s)
FlipFlop XLXI_111_pkt_addr_2 has been replicated 1 time(s)
FlipFlop XLXI_111_pkt_addr_0 has been replicated 1 time(s)
FlipFlop XLXI_111_pkt_addr_1 has been replicated 1 time(s)
FlipFlop XLXI_111_cstate_FFd5 has been replicated 2 time(s)

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s200pq208-6 

 Number of Slices:                     550  out of   2352    23%  
 Number of Slice Flip Flops:           474  out of   4704    10%  
 Number of 4 input LUTs:               259  out of   4704     5%  
 Number of bonded IOBs:                 14  out of    144     9%  
 Number of TBUFs:                      352  out of   2352    14%  
 Number of GCLKs:                        2  out of      4    50%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | Clock_Mul_XLXI_1:CLK2X+Clock_Mul_XLXI_2:CLK2X| 151   |
out_pulse(XLXI_131/XLXI_4/XLXI_5:O)| NONE(*)(XLXI_131/XLXI_4/XLXI_4)| 1     |
XLXI_131/XLXI_3:G                  | NONE                   | 40    |
out_pulse(XLXI_104/XLXI_2/XLXI_18/XLXI_5:O)| NONE(*)(XLXI_104/XLXI_2/XLXI_18/XLXI_4)| 1     |
XLXI_104/XLXI_2/XLXI_9:G           | NONE                   | 40    |
out_pulse(XLXI_104/XLXI_3/XLXI_18/XLXI_5:O)| NONE(*)(XLXI_104/XLXI_3/XLXI_18/XLXI_4)| 1     |
XLXI_104/XLXI_3/XLXI_9:G           | NONE                   | 40    |
out_pulse(XLXI_104/XLXI_4/XLXI_18/XLXI_5:O)| NONE(*)(XLXI_104/XLXI_4/XLXI_18/XLXI_4)| 1     |
XLXI_104/XLXI_4/XLXI_9:G           | NONE                   | 40    |
out_pulse(XLXI_104/XLXI_5/XLXI_18/XLXI_5:O)| NONE(*)(XLXI_104/XLXI_5/XLXI_18/XLXI_4)| 1     |
XLXI_104/XLXI_5/XLXI_9:G           | NONE                   | 40    |
clk                                | IBUFG                  | 112   |
XLXI_111_cstate_FFd3:Q             | NONE                   | 4     |
XLXI_113_startbitsync(XLXI_113__n00091:O)| NONE(*)(XLXI_113_start)| 1     |
XLXI_111_cstate_FFd6:Q             | NONE                   | 1     |
-----------------------------------+------------------------+-------+
(*) These 6 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: 31.680ns (Maximum Frequency: 31.566MHz)
   Minimum input arrival time before clock: 7.065ns
   Maximum output required time after clock: 10.437ns
   Maximum combinational path delay: 10.128ns

=========================================================================
Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd d:\tdc48stop_20140630/_ngo -uc
chrono48_stop.ucf -p xc2s200-pq208-6 chrono48_stop3.ngc chrono48_stop3.ngd 

Reading NGO file "D:/TDC48Stop_20140630/chrono48_stop3.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "chrono48_stop.ucf" ...
ERROR:NgdBuild:755 - Line 38 in 'chrono48_stop.ucf': Could not find net(s)
   'intr' in the design.  To suppress this error specify the correct net name or
   remove the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:Parsers:11 - Encountered unrecognized constraint while parsing.
ERROR:NgdBuild:19 - Errors found while parsing constraint file
   "chrono48_stop.ucf".

Writing NGDBUILD log file "chrono48_stop3.bld"...
ERROR: NGDBUILD failed
Process "Translate" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------


Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd d:\tdc48stop_20140630/_ngo -uc
chrono48_stop.ucf -p xc2s200-pq208-6 chrono48_stop3.ngc chrono48_stop3.ngd 

Reading NGO file "D:/TDC48Stop_20140630/chrono48_stop3.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "chrono48_stop.ucf" ...

Checking timing specifications ...
Checking expanded design ...
WARNING:NgdBuild:454 - logical net 'XLXI_103/ovf24_intr' has no load
WARNING:NgdBuild:454 - logical net 'XLXI_103/XLXI_13_XLXI_1/CO' has no load
WARNING:NgdBuild:479 - The input pad net 'teststop' is driving one or more clock
   loads that should only use a dedicated clock buffer. This could result in
   large clock skews on this net. Check whether the correct type of BUF is being
   used to drive the clock buffer.

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   3

Total memory usage is 41036 kilobytes

Writing NGD file "chrono48_stop3.ngd" ...

Writing NGDBUILD log file "chrono48_stop3.bld"...

NGDBUILD done.
Completed process "Translate".



Started process "Map".

Using target part "2s200pq208-6".
Removing unused or disabled logic...
Running cover...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
Number of errors:      0
Number of warnings:   54
Logic Utilization:
  Total Number Slice Registers:     466 out of  4,704    9%
    Number used as Flip Flops:                    266
    Number used as Latches:                       200
  Number of 4 input LUTs:           435 out of  4,704    9%
Logic Distribution:
    Number of occupied Slices:                         814 out of  2,352   34%
    Number of Slices containing only related logic:    814 out of    814  100%
    Number of Slices containing unrelated logic:         0 out of    814    0%
        *See NOTES below for an explanation of the effects of unrelated logic
Total Number 4 input LUTs:          670 out of  4,704   14%
      Number used as logic:                       435
      Number used as a route-thru:                235
   Number of bonded IOBs:            13 out of    140    9%
      IOB Flip Flops:                               2
   Number of GCLKs:                   2 out of      4   50%
   Number of GCLKIOBs:                1 out of      4   25%
   Number of DLLs:                    2 out of      4   50%

   Number of RPM macros:            3
Total equivalent gate count for design:  22,317
Additional JTAG gate count for IOBs:  672
Peak Memory Usage:  71 MB

NOTES:

   Related logic is defined as being logic that shares connectivity -
   e.g. two LUTs are "related" if they share common inputs.
   When assembling slices, Map gives priority to combine logic that
   is related.  Doing so results in the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin
   packing unrelated logic into a slice once 99% of the slices are
   occupied through related logic packing.

   Note that once logic distribution reaches the 99% level through
   related logic packing, this does not mean the device is completely
   utilized.  Unrelated logic packing will then begin, continuing until
   all usable LUTs and FFs are occupied.  Depending on your timing
   budget, increased levels of unrelated logic packing may adversely
   affect the overall timing performance of your design.


Mapping completed.
See MAP report file "chrono48_stop3_map.mrp" for details.
Completed process "Map".

Mapping Module chrono48_stop3 . . .
MAP command line:
map -intstyle ise -p xc2s200-pq208-6 -cm area -pr b -k 4 -c 100 -tx on -o chrono48_stop3_map.ncd chrono48_stop3.ngd chrono48_stop3.pcf
Mapping Module chrono48_stop3: DONE



Started process "Place & Route".





Constraints file: chrono48_stop3.pcf

Loading device database for application Par from file "chrono48_stop3_map.ncd".
   "chrono48_stop3" is an NCD, version 2.38, device xc2s200, package pq208,
speed -6
Loading device for application Par from file 'v200.nph' in environment
C:/Xilinx.
Device speed data version:  PRODUCTION 1.27 2003-06-19.


Resolving physical constraints.
Finished resolving physical constraints.

Device utilization summary:

   Number of External GCLKIOBs         1 out of 4      25%
   Number of External IOBs            13 out of 140     9%
      Number of LOCed External IOBs   12 out of 13     92%

   Number of SLICEs                  814 out of 2352   34%

   Number of DLLs                      2 out of 4      50%
   Number of GCLKs                     2 out of 4      50%



Overall effort level (-ol):   Standard (set by user)
Placer effort level (-pl):    Standard (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    Standard (set by user)


Phase 1.1
Phase 1.1 (Checksum:98a136) REAL time: 0 secs 

Phase 2.23
Phase 2.23 (Checksum:1312cfe) REAL time: 0 secs 

Phase 3.3
Phase 3.3 (Checksum:1c9c37d) REAL time: 0 secs 

Phase 4.5
Phase 4.5 (Checksum:26259fc) REAL time: 0 secs 

Phase 5.8
....
Phase 5.8 (Checksum:b83d9f) REAL time: 0 secs 

Phase 6.5
Phase 6.5 (Checksum:39386fa) REAL time: 0 secs 

Phase 7.18
Phase 7.18 (Checksum:42c1d79) REAL time: 0 secs 

Writing design to file chrono48_stop3.ncd.

Total REAL time to Placer completion: 2 secs 
Total CPU time to Placer completion: 1 secs 


Phase 1: 3686 unrouted;       REAL time: 2 secs 

Phase 2: 3065 unrouted;       REAL time: 8 secs 

Phase 3: 606 unrouted;       REAL time: 8 secs 

Phase 4: 0 unrouted;       REAL time: 9 secs 

Total REAL time to Router completion: 9 secs 
Total CPU time to Router completion: 8 secs 

Generating "par" statistics.

**************************
Generating Clock Report
**************************

+----------------------------+----------+--------+------------+-------------+
|         Clock Net          | Resource | Fanout |Net Skew(ns)|Max Delay(ns)|
+----------------------------+----------+--------+------------+-------------+
|    clk100mhz_OBUF          |  Global  |  134   |  0.081     |  0.543      |
+----------------------------+----------+--------+------------+-------------+
|XLXI_131/XLXI_4/out_puls    |          |        |            |             |
|                       e    |   Local  |    1   |  0.000     |  0.573      |
+----------------------------+----------+--------+------------+-------------+
|XLXI_104/XLXI_4/XLXI_18/    |          |        |            |             |
|               out_pulse    |   Local  |    1   |  0.000     |  0.573      |
+----------------------------+----------+--------+------------+-------------+
|XLXI_104/XLXI_3/XLXI_18/    |          |        |            |             |
|               out_pulse    |   Local  |    1   |  0.000     |  0.573      |
+----------------------------+----------+--------+------------+-------------+
|XLXI_104/XLXI_2/XLXI_18/    |          |        |            |             |
|               out_pulse    |   Local  |    1   |  0.000     |  0.573      |
+----------------------------+----------+--------+------------+-------------+
|XLXI_104/XLXI_5/XLXI_18/    |          |        |            |             |
|               out_pulse    |   Local  |    1   |  0.000     |  0.587      |
+----------------------------+----------+--------+------------+-------------+
|          clk25mhz          |   Local  |   72   |  1.640     |  4.465      |
+----------------------------+----------+--------+------------+-------------+
|    XLXI_111_cstate_FFd3    |   Local  |    4   |  0.036     |  3.074      |
+----------------------------+----------+--------+------------+-------------+
|    XLXI_111_cstate_FFd6    |   Local  |    2   |  0.000     |  1.301      |
+----------------------------+----------+--------+------------+-------------+
|   XLXI_113_startbitsync    |   Local  |    1   |  0.000     |  0.573      |
+----------------------------+----------+--------+------------+-------------+

Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 9 secs 
Total CPU time to PAR completion: 8 secs 

Peak Memory Usage:  68 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.

Writing design to file chrono48_stop3.ncd.


PAR done.
Completed process "Place & Route".


Started process "Generate Post-Place & Route Static Timing".


Analysis completed Thu Jul 03 11:50:01 2014
--------------------------------------------------------------------------------

Generating Report ...

Completed process "Generate Post-Place & Route Static Timing".

Place & Route Module chrono48_stop3 . . .
PAR command line: par -w -intstyle ise -ol std -t 1 chrono48_stop3_map.ncd chrono48_stop3.ncd chrono48_stop3.pcf
PAR completed successfully




Started process "Generate Programming File".

Completed process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------


Started process "View Verilog Functional Model".

Release 6.1i - sch2verilog G.23
Copyright (c) 1995-2003 Xilinx, Inc.  All rights reserved.
WARNING:DesignEntry:15 - Bus "dout(7:0)" is connected to too many source pins
   and/or IO Ports. A Wired Or connection will be used
WARNING:DesignEntry:15 - Bus "XLXN_76(39:0)" is connected to too many source
   pins and/or IO Ports. A Wired Or connection will be used
WARNING:DesignEntry:13 - Net "XLXN_111" is connected to source pins and/or IO
   ports while there is no load pin connected to it
WARNING:DesignEntry:13 - Net "cmd_rst_test" is connected to source pins and/or
   IO ports while there is no load pin connected to it
WARNING:DesignEntry:13 - Net "uart_rdy" is connected to source pins and/or IO
   ports while there is no load pin connected to it
WARNING:DesignEntry:11 - Net "tst_start_pulse" is connected to load pins and/or
   IO Port, but there is no source pin or IO Port connected to it
WARNING:DesignEntry:11 - Net "XLXN_180" is connected to load pins and/or IO
   Port, but there is no source pin or IO Port connected to it
DRC Check completed: No Error found.
Verilog netlist file generated.
Completed process "View Verilog Functional Model".





Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling source file "clk_mul.vf"
Module <clk_mul> compiled
Compiling source file "router.v"
Module <router> compiled
Compiling source file "gen_sel_signals.v"
Module <gen_sel_signals> compiled
Compiling source file "fpga_addr_out.v"
Module <fpga_addr_out> compiled
Compiling source file "DAC.v"
Module <DAC> compiled
Compiling source file "priority_encoder.v"
Module <priority_encoder> compiled
Compiling source file "myfd8ce.vf"
Module <myfd8ce> compiled
Compiling source file "DFF_26bits.vf"
Module <dff_26bits> compiled
Compiling source file "cntr_registers.vf"
Module <cntr_registers> compiled
Compiling source file "cntr_reg_interface.v"
Module <cntr_reg_interface> compiled
Compiling source file "cc8ce1.vf"
Module <cc8ce1> compiled
Compiling source file "cc24ce.vf"
Module <cc24ce> compiled
Compiling source file "counter32bit.vf"
Module <counter32bit> compiled
Compiling source file "MainCount4Channel.vf"
Module <maincount4channel> compiled
Compiling source file "synclogic.vf"
Module <synclogic> compiled
Compiling source file "sel_vernier.v"
Module <sel_vernier> compiled
Compiling source file "andline8.vf"
Module <andline8> compiled
Compiling source file "andline16.vf"
Module <andline16> compiled
Compiling source file "andline40.vf"
Module <andline40> compiled
Compiling source file "ildceline8.vf"
Module <ildceline8> compiled
Compiling source file "ildceline16.vf"
Module <ildceline16> compiled
Compiling source file "ildceline40.vf"
Module <ildceline40> compiled
Compiling source file "xorcy_dline8.vf"
Module <xorcy_dline8> compiled
Compiling source file "xorcy_dline16.vf"
Module <xorcy_dline16> compiled
Compiling source file "xorcy_dline40.vf"
Module <xorcy_dline40> compiled
Compiling source file "vernier_40_gates.vf"
Module <vernier_40_gates> compiled
Compiling source file "stop_channel.vf"
Module <stop_channel> compiled
Compiling source file "four_stop_channels.vf"
Module <four_stop_channels> compiled
Compiling source file "inst_decoder.v"
Compiling source file "uart_baud.v"
Module <inst_decoder> compiled
Module <uart_baud> compiled
Compiling source file "uart_rx.v"
Module <uart_rx> compiled
Compiling source file "uart_tx.v"
Module <uart_tx> compiled
Compiling source file "start_channel.vf"
Module <start_channel> compiled
Compiling source file "Chrono48_stop3.vf"
Module <chrono48_stop3> compiled
No errors in compilation
Analysis of file <chrono48_stop3.prj> succeeded.
 

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <chrono48_stop3>.
Module <chrono48_stop3> is correct for synthesis.
 
    Set user-defined property "RLOC_ORIGIN =  R5C26" for instance <XLXI_103> in unit <chrono48_stop3>.
    Set user-defined property "RLOC_ORIGIN =  R8C3" for instance <XLXI_104> in unit <chrono48_stop3>.
    Set user-defined property "RLOC_ORIGIN =  R27C7" for instance <XLXI_131> in unit <chrono48_stop3>.
Analyzing module <clk_mul>.
Module <clk_mul> is correct for synthesis.
 
    Set user-defined property "LOC =  dll0" for instance <XLXI_1> in unit <clk_mul>.
    Set user-defined property "CLKDV_DIVIDE =  16.000000" for instance <XLXI_1> in unit <clk_mul>.
    Set user-defined property "DUTY_CYCLE_CORRECTION =  true" for instance <XLXI_1> in unit <clk_mul>.
    Set user-defined property "LOC =  dll1" for instance <XLXI_2> in unit <clk_mul>.
    Set user-defined property "CLKDV_DIVIDE =  16.000000" for instance <XLXI_2> in unit <clk_mul>.
    Set user-defined property "DUTY_CYCLE_CORRECTION =  true" for instance <XLXI_2> in unit <clk_mul>.
    Set user-defined property "LOC =  gclkbuf0" for instance <XLXI_4> in unit <clk_mul>.
    Set user-defined property "LOC =  gclkbuf1" for instance <XLXI_5> in unit <clk_mul>.
Analyzing module <CLKDLL>.
Analyzing module <IBUFG>.
Analyzing module <BUFG>.
Analyzing module <INV>.
Analyzing module <IBUF>.
Analyzing module <OBUF_F_24>.
Analyzing module <router>.
Module <router> is correct for synthesis.
 
Analyzing module <OR2>.
Analyzing module <gen_sel_signals>.
Module <gen_sel_signals> is correct for synthesis.
 
Analyzing module <fpga_addr_out>.
Module <fpga_addr_out> is correct for synthesis.
 
Analyzing module <DAC>.
Module <DAC> is correct for synthesis.
 
Analyzing module <priority_encoder>.
Module <priority_encoder> is correct for synthesis.
 
Analyzing module <maincount4channel>.
Module <maincount4channel> is correct for synthesis.
 
    Set user-defined property "RLOC =  R5C3" for instance <XLXI_11> in unit <maincount4channel>.
Analyzing module <cntr_registers>.
Module <cntr_registers> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0" for instance <XLXI_37> in unit <cntr_registers>.
    Set user-defined property "RLOC =  R1C0" for instance <XLXI_38> in unit <cntr_registers>.
    Set user-defined property "RLOC =  R2C0" for instance <XLXI_39> in unit <cntr_registers>.
    Set user-defined property "RLOC =  R3C0" for instance <XLXI_40> in unit <cntr_registers>.
Analyzing module <dff_26bits>.
Module <dff_26bits> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C4" for instance <XLXI_5> in unit <dff_26bits>.
    Set user-defined property "RLOC =  R0C8" for instance <XLXI_6> in unit <dff_26bits>.
    Set user-defined property "RLOC =  R0C12.S1" for instance <XLXI_7> in unit <dff_26bits>.
    Set user-defined property "INIT =  0" for instance <XLXI_7> in unit <dff_26bits>.
    Set user-defined property "RLOC =  R0C12.S0" for instance <XLXI_8> in unit <dff_26bits>.
    Set user-defined property "INIT =  0" for instance <XLXI_8> in unit <dff_26bits>.
    Set user-defined property "RLOC =  R0C0" for instance <XLXI_9> in unit <dff_26bits>.
    Set user-defined property "RLOC =  R0C13.S1" for instance <XLXI_10> in unit <dff_26bits>.
    Set user-defined property "INIT =  0" for instance <XLXI_10> in unit <dff_26bits>.
Analyzing module <myfd8ce>.
Module <myfd8ce> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0.S1" for instance <I_Q0> in unit <myfd8ce>.
    Set user-defined property "INIT =  0" for instance <I_Q0> in unit <myfd8ce>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <I_Q1> in unit <myfd8ce>.
    Set user-defined property "INIT =  0" for instance <I_Q1> in unit <myfd8ce>.
    Set user-defined property "RLOC =  R0C1.S1" for instance <I_Q2> in unit <myfd8ce>.
    Set user-defined property "INIT =  0" for instance <I_Q2> in unit <myfd8ce>.
    Set user-defined property "RLOC =  R0C1.S0" for instance <I_Q3> in unit <myfd8ce>.
    Set user-defined property "INIT =  0" for instance <I_Q3> in unit <myfd8ce>.
    Set user-defined property "RLOC =  R0C2.S1" for instance <I_Q4> in unit <myfd8ce>.
    Set user-defined property "INIT =  0" for instance <I_Q4> in unit <myfd8ce>.
    Set user-defined property "RLOC =  R0C2.S0" for instance <I_Q5> in unit <myfd8ce>.
    Set user-defined property "INIT =  0" for instance <I_Q5> in unit <myfd8ce>.
    Set user-defined property "RLOC =  R0C3.S1" for instance <I_Q6> in unit <myfd8ce>.
    Set user-defined property "INIT =  0" for instance <I_Q6> in unit <myfd8ce>.
    Set user-defined property "RLOC =  R0C3.S0" for instance <I_Q7> in unit <myfd8ce>.
    Set user-defined property "INIT =  0" for instance <I_Q7> in unit <myfd8ce>.
Analyzing module <FDCE>.
Analyzing module <cntr_reg_interface>.
Module <cntr_reg_interface> is correct for synthesis.
 
Analyzing module <counter32bit>.
Module <counter32bit> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0" for instance <XLXI_1> in unit <counter32bit>.
    Set user-defined property "INIT =  0" for instance <XLXI_5> in unit <counter32bit>.
    Set user-defined property "INIT =  0" for instance <XLXI_9> in unit <counter32bit>.
Analyzing module <cc24ce>.
Module <cc24ce> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0" for instance <XLXI_2> in unit <cc24ce>.
    Set user-defined property "RLOC =  R4C0" for instance <XLXI_3> in unit <cc24ce>.
    Set user-defined property "RLOC =  R8C0" for instance <XLXI_4> in unit <cc24ce>.
    Set user-defined property "RLOC =  R12C0" for instance <XLXI_7> in unit <cc24ce>.
Analyzing module <cc8ce1>.
Module <cc8ce1> is correct for synthesis.
 
    Set user-defined property "RLOC =  R3C0.S0" for instance <I_36_4> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R3C0.S0" for instance <I_36_26> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R3C0.S0" for instance <I_36_35> in unit <cc8ce1>.
    Set user-defined property "INIT =  0" for instance <I_36_35> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R3C0.S0" for instance <I_36_36> in unit <cc8ce1>.
    Set user-defined property "INIT =  0" for instance <I_36_36> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R2C0.S0" for instance <I_36_224> in unit <cc8ce1>.
    Set user-defined property "INIT =  0" for instance <I_36_224> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R2C0.S0" for instance <I_36_233> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R2C0.S0" for instance <I_36_237> in unit <cc8ce1>.
    Set user-defined property "INIT =  0" for instance <I_36_237> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R2C0.S0" for instance <I_36_246> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R1C0.S0" for instance <I_36_250> in unit <cc8ce1>.
    Set user-defined property "INIT =  0" for instance <I_36_250> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R1C0.S0" for instance <I_36_259> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R1C0.S0" for instance <I_36_263> in unit <cc8ce1>.
    Set user-defined property "INIT =  0" for instance <I_36_263> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R1C0.S0" for instance <I_36_272> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <I_36_276> in unit <cc8ce1>.
    Set user-defined property "INIT =  0" for instance <I_36_276> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <I_36_285> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <I_36_289> in unit <cc8ce1>.
    Set user-defined property "INIT =  0" for instance <I_36_289> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <I_36_298> in unit <cc8ce1>.
Analyzing module <MUXCY_L>.
Analyzing module <XORCY>.
Analyzing module <MUXCY>.
Analyzing module <AND2B1>.
Analyzing module <VCC>.
Analyzing module <four_stop_channels>.
Module <four_stop_channels> is correct for synthesis.
 
    Set user-defined property "RLOC =  R14C0" for instance <XLXI_2> in unit <four_stop_channels>.
    Set user-defined property "RLOC =  R12C0" for instance <XLXI_3> in unit <four_stop_channels>.
    Set user-defined property "RLOC =  R10C0" for instance <XLXI_4> in unit <four_stop_channels>.
    Set user-defined property "RLOC =  R8C0" for instance <XLXI_5> in unit <four_stop_channels>.
Analyzing module <stop_channel>.
Module <stop_channel> is correct for synthesis.
 
    Set user-defined property "INIT =  0" for instance <XLXI_17> in unit <stop_channel>.
    Set user-defined property "RLOC =  R1C0" for instance <XLXI_18> in unit <stop_channel>.
    Set user-defined property "RLOC =  R0C1" for instance <XLXI_19> in unit <stop_channel>.
Analyzing module <XOR2>.
Analyzing module <AND2>.
Analyzing module <FDC>.
Analyzing module <synclogic>.
Module <synclogic> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0.S0" for instance <ff_clksyn> in unit <synclogic>.
    Set user-defined property "INIT =  0" for instance <ff_clksyn> in unit <synclogic>.
    Set user-defined property "RLOC =  R0C0.S1" for instance <XLXI_4> in unit <synclogic>.
    Set user-defined property "INIT =  0" for instance <XLXI_4> in unit <synclogic>.
    Set user-defined property "RLOC =  R0C0.S1" for instance <XLXI_6> in unit <synclogic>.
Analyzing module <FMAP>.
Analyzing module <vernier_40_gates>.
Module <vernier_40_gates> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0" for instance <XLXI_2> in unit <vernier_40_gates>.
    Set user-defined property "RLOC =  R1C0" for instance <XLXI_3> in unit <vernier_40_gates>.
    Set user-defined property "RLOC =  R1C0" for instance <XLXI_4> in unit <vernier_40_gates>.
Analyzing module <sel_vernier>.
Module <sel_vernier> is correct for synthesis.
 
Analyzing module <andline40>.
Module <andline40> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C16" for instance <XLXI_1> in unit <andline40>.
    Set user-defined property "RLOC =  R0C8" for instance <XLXI_2> in unit <andline40>.
    Set user-defined property "RLOC =  R0C0" for instance <XLXI_3> in unit <andline40>.
Analyzing module <andline8>.
Module <andline8> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0.S1" for instance <and_0> in unit <andline8>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <and_1> in unit <andline8>.
    Set user-defined property "RLOC =  R0C1.S1" for instance <and_2> in unit <andline8>.
    Set user-defined property "RLOC =  R0C1.S0" for instance <and_3> in unit <andline8>.
    Set user-defined property "RLOC =  R0C2.S1" for instance <and_4> in unit <andline8>.
    Set user-defined property "RLOC =  R0C2.S0" for instance <and_5> in unit <andline8>.
    Set user-defined property "RLOC =  R0C3.S1" for instance <and_6> in unit <andline8>.
    Set user-defined property "RLOC =  R0C3.S0" for instance <and_7> in unit <andline8>.
Analyzing module <MULT_AND>.
Analyzing module <andline16>.
Module <andline16> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0.S1" for instance <and_0> in unit <andline16>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <and_1> in unit <andline16>.
    Set user-defined property "RLOC =  R0C1.S1" for instance <and_2> in unit <andline16>.
    Set user-defined property "RLOC =  R0C1.S0" for instance <and_3> in unit <andline16>.
    Set user-defined property "RLOC =  R0C2.S1" for instance <and_4> in unit <andline16>.
    Set user-defined property "RLOC =  R0C2.S0" for instance <and_5> in unit <andline16>.
    Set user-defined property "RLOC =  R0C3.S1" for instance <and_6> in unit <andline16>.
    Set user-defined property "RLOC =  R0C3.S0" for instance <and_7> in unit <andline16>.
    Set user-defined property "RLOC =  R0C4.S1" for instance <and_8> in unit <andline16>.
    Set user-defined property "RLOC =  R0C4.S0" for instance <and_9> in unit <andline16>.
    Set user-defined property "RLOC =  R0C5.S1" for instance <and_10> in unit <andline16>.
    Set user-defined property "RLOC =  R0C5.S0" for instance <and_11> in unit <andline16>.
    Set user-defined property "RLOC =  R0C6.S1" for instance <and_12> in unit <andline16>.
    Set user-defined property "RLOC =  R0C6.S0" for instance <and_13> in unit <andline16>.
    Set user-defined property "RLOC =  R0C7.S1" for instance <and_14> in unit <andline16>.
    Set user-defined property "RLOC =  R0C7.S0" for instance <and_15> in unit <andline16>.
Analyzing module <ildceline40>.
Module <ildceline40> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C16" for instance <XLXI_4> in unit <ildceline40>.
    Set user-defined property "RLOC =  R0C8" for instance <XLXI_5> in unit <ildceline40>.
    Set user-defined property "RLOC =  R0C0" for instance <XLXI_6> in unit <ildceline40>.
Analyzing module <ildceline8>.
Module <ildceline8> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0.S1" for instance <latch_0> in unit <ildceline8>.
    Set user-defined property "INIT =  0" for instance <latch_0> in unit <ildceline8>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <latch_1> in unit <ildceline8>.
    Set user-defined property "INIT =  0" for instance <latch_1> in unit <ildceline8>.
    Set user-defined property "RLOC =  R0C1.S1" for instance <latch_2> in unit <ildceline8>.
    Set user-defined property "INIT =  0" for instance <latch_2> in unit <ildceline8>.
    Set user-defined property "RLOC =  R0C1.S0" for instance <latch_3> in unit <ildceline8>.
    Set user-defined property "INIT =  0" for instance <latch_3> in unit <ildceline8>.
    Set user-defined property "RLOC =  R0C2.S1" for instance <latch_4> in unit <ildceline8>.
    Set user-defined property "INIT =  0" for instance <latch_4> in unit <ildceline8>.
    Set user-defined property "RLOC =  R0C2.S0" for instance <latch_5> in unit <ildceline8>.
    Set user-defined property "INIT =  0" for instance <latch_5> in unit <ildceline8>.
    Set user-defined property "RLOC =  R0C3.S1" for instance <latch_6> in unit <ildceline8>.
    Set user-defined property "INIT =  0" for instance <latch_6> in unit <ildceline8>.
    Set user-defined property "RLOC =  R0C3.S0" for instance <latch_7> in unit <ildceline8>.
    Set user-defined property "INIT =  0" for instance <latch_7> in unit <ildceline8>.
Analyzing module <LDCE_1>.
Analyzing module <ildceline16>.
Module <ildceline16> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0.S1" for instance <latch_0> in unit <ildceline16>.
    Set user-defined property "INIT =  0" for instance <latch_0> in unit <ildceline16>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <latch_1> in unit <ildceline16>.
    Set user-defined property "INIT =  0" for instance <latch_1> in unit <ildceline16>.
    Set user-defined property "RLOC =  R0C1.S1" for instance <latch_2> in unit <ildceline16>.
    Set user-defined property "INIT =  0" for instance <latch_2> in unit <ildceline16>.
    Set user-defined property "RLOC =  R0C1.S0" for instance <latch_3> in unit <ildceline16>.
    Set user-defined property "INIT =  0" for instance <latch_3> in unit <ildceline16>.
    Set user-defined property "RLOC =  R0C2.S1" for instance <latch_4> in unit <ildceline16>.
    Set user-defined property "INIT =  0" for instance <latch_4> in unit <ildceline16>.
    Set user-defined property "RLOC =  R0C2.S0" for instance <latch_5> in unit <ildceline16>.
    Set user-defined property "INIT =  0" for instance <latch_5> in unit <ildceline16>.
    Set user-defined property "RLOC =  R0C3.S1" for instance <latch_6> in unit <ildceline16>.
    Set user-defined property "INIT =  0" for instance <latch_6> in unit <ildceline16>.
    Set user-defined property "RLOC =  R0C3.S0" for instance <latch_7> in unit <ildceline16>.
    Set user-defined property "INIT =  0" for instance <latch_7> in unit <ildceline16>.
    Set user-defined property "RLOC =  R0C4.S1" for instance <latch_8> in unit <ildceline16>.
    Set user-defined property "INIT =  0" for instance <latch_8> in unit <ildceline16>.
    Set user-defined property "RLOC =  R0C4.S0" for instance <latch_9> in unit <ildceline16>.
    Set user-defined property "INIT =  0" for instance <latch_9> in unit <ildceline16>.
    Set user-defined property "RLOC =  R0C5.S1" for instance <latch_10> in unit <ildceline16>.
    Set user-defined property "INIT =  0" for instance <latch_10> in unit <ildceline16>.
    Set user-defined property "RLOC =  R0C5.S0" for instance <latch_11> in unit <ildceline16>.
    Set user-defined property "INIT =  0" for instance <latch_11> in unit <ildceline16>.
    Set user-defined property "RLOC =  R0C6.S1" for instance <latch_12> in unit <ildceline16>.
    Set user-defined property "INIT =  0" for instance <latch_12> in unit <ildceline16>.
    Set user-defined property "RLOC =  R0C6.S0" for instance <latch_13> in unit <ildceline16>.
    Set user-defined property "INIT =  0" for instance <latch_13> in unit <ildceline16>.
    Set user-defined property "RLOC =  R0C7.S1" for instance <latch_14> in unit <ildceline16>.
    Set user-defined property "INIT =  0" for instance <latch_14> in unit <ildceline16>.
    Set user-defined property "RLOC =  R0C7.S0" for instance <latch_15> in unit <ildceline16>.
    Set user-defined property "INIT =  0" for instance <latch_15> in unit <ildceline16>.
Analyzing module <xorcy_dline40>.
Module <xorcy_dline40> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0.S1" for instance <XLXI_3> in unit <xorcy_dline40>.
    Set user-defined property "RLOC =  R0C16" for instance <XLXI_4> in unit <xorcy_dline40>.
    Set user-defined property "RLOC =  R0C8" for instance <XLXI_5> in unit <xorcy_dline40>.
    Set user-defined property "RLOC =  R0C0" for instance <XLXI_6> in unit <xorcy_dline40>.
Analyzing module <xorcy_dline8>.
Module <xorcy_dline8> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0.S1" for instance <xor_0> in unit <xorcy_dline8>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <xor_1> in unit <xorcy_dline8>.
    Set user-defined property "RLOC =  R0C1.S1" for instance <xor_2> in unit <xorcy_dline8>.
    Set user-defined property "RLOC =  R0C1.S0" for instance <xor_3> in unit <xorcy_dline8>.
    Set user-defined property "RLOC =  R0C2.S1" for instance <xor_4> in unit <xorcy_dline8>.
    Set user-defined property "RLOC =  R0C2.S0" for instance <xor_5> in unit <xorcy_dline8>.
    Set user-defined property "RLOC =  R0C3.S1" for instance <xor_6> in unit <xorcy_dline8>.
    Set user-defined property "RLOC =  R0C3.S0" for instance <xor_7> in unit <xorcy_dline8>.
Analyzing module <XORCY_D>.
Analyzing module <xorcy_dline16>.
Module <xorcy_dline16> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0.S1" for instance <xor_0> in unit <xorcy_dline16>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <xor_1> in unit <xorcy_dline16>.
    Set user-defined property "RLOC =  R0C1.S1" for instance <xor_2> in unit <xorcy_dline16>.
    Set user-defined property "RLOC =  R0C1.S0" for instance <xor_3> in unit <xorcy_dline16>.
    Set user-defined property "RLOC =  R0C2.S1" for instance <xor_4> in unit <xorcy_dline16>.
    Set user-defined property "RLOC =  R0C2.S0" for instance <xor_5> in unit <xorcy_dline16>.
    Set user-defined property "RLOC =  R0C3.S1" for instance <xor_6> in unit <xorcy_dline16>.
    Set user-defined property "RLOC =  R0C3.S0" for instance <xor_7> in unit <xorcy_dline16>.
    Set user-defined property "RLOC =  R0C4.S1" for instance <xor_8> in unit <xorcy_dline16>.
    Set user-defined property "RLOC =  R0C4.S0" for instance <xor_9> in unit <xorcy_dline16>.
    Set user-defined property "RLOC =  R0C5.S1" for instance <xor_10> in unit <xorcy_dline16>.
    Set user-defined property "RLOC =  R0C5.S0" for instance <xor_11> in unit <xorcy_dline16>.
    Set user-defined property "RLOC =  R0C6.S1" for instance <xor_12> in unit <xorcy_dline16>.
    Set user-defined property "RLOC =  R0C6.S0" for instance <xor_13> in unit <xorcy_dline16>.
    Set user-defined property "RLOC =  R0C7.S1" for instance <xor_14> in unit <xorcy_dline16>.
    Set user-defined property "RLOC =  R0C7.S0" for instance <xor_15> in unit <xorcy_dline16>.
Analyzing module <inst_decoder>.
Module <inst_decoder> is correct for synthesis.
 
Analyzing module <uart_baud>.
Module <uart_baud> is correct for synthesis.
 
Analyzing module <uart_rx>.
Module <uart_rx> is correct for synthesis.
 
Analyzing module <uart_tx>.
Module <uart_tx> is correct for synthesis.
 
Analyzing module <GND>.
Analyzing module <start_channel>.
Module <start_channel> is correct for synthesis.
 
    Set user-defined property "RLOC =  R1C0" for instance <XLXI_4> in unit <start_channel>.
    Set user-defined property "RLOC =  R0C2" for instance <XLXI_5> in unit <start_channel>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <xorcy_dline16>.
    Related source file is xorcy_dline16.vf.
Unit <xorcy_dline16> synthesized.


Synthesizing Unit <xorcy_dline8>.
    Related source file is xorcy_dline8.vf.
Unit <xorcy_dline8> synthesized.


Synthesizing Unit <ildceline16>.
    Related source file is ildceline16.vf.
Unit <ildceline16> synthesized.


Synthesizing Unit <ildceline8>.
    Related source file is ildceline8.vf.
Unit <ildceline8> synthesized.


Synthesizing Unit <andline16>.
    Related source file is andline16.vf.
Unit <andline16> synthesized.


Synthesizing Unit <andline8>.
    Related source file is andline8.vf.
Unit <andline8> synthesized.


Synthesizing Unit <xorcy_dline40>.
    Related source file is xorcy_dline40.vf.
Unit <xorcy_dline40> synthesized.


Synthesizing Unit <ildceline40>.
    Related source file is ildceline40.vf.
Unit <ildceline40> synthesized.


Synthesizing Unit <andline40>.
    Related source file is andline40.vf.
Unit <andline40> synthesized.


Synthesizing Unit <sel_vernier>.
    Related source file is sel_vernier.v.
    Found 40-bit tristate buffer for signal <Vout>.
    Summary:
	inferred  40 Tristate(s).
Unit <sel_vernier> synthesized.


Synthesizing Unit <vernier_40_gates>.
    Related source file is vernier_40_gates.vf.
Unit <vernier_40_gates> synthesized.


Synthesizing Unit <synclogic>.
    Related source file is synclogic.vf.
Unit <synclogic> synthesized.


Synthesizing Unit <stop_channel>.
    Related source file is stop_channel.vf.
Unit <stop_channel> synthesized.


Synthesizing Unit <cc8ce1>.
    Related source file is cc8ce1.vf.
Unit <cc8ce1> synthesized.


Synthesizing Unit <cc24ce>.
    Related source file is cc24ce.vf.
WARNING:Xst:646 - Signal <ovf26> is assigned but never used.
Unit <cc24ce> synthesized.


Synthesizing Unit <myfd8ce>.
    Related source file is myfd8ce.vf.
Unit <myfd8ce> synthesized.


Synthesizing Unit <dff_26bits>.
    Related source file is DFF_26bits.vf.
Unit <dff_26bits> synthesized.


Synthesizing Unit <counter32bit>.
    Related source file is counter32bit.vf.
Unit <counter32bit> synthesized.


Synthesizing Unit <cntr_reg_interface>.
    Related source file is cntr_reg_interface.v.
    Found 8-bit tristate buffer for signal <cntr4_in_byte>.
    Found 8-bit tristate buffer for signal <cntr3_in_byte>.
    Found 8-bit tristate buffer for signal <cntr2_in_byte>.
    Found 8-bit tristate buffer for signal <cntr1_in_byte>.
    Summary:
	inferred 128 Tristate(s).
Unit <cntr_reg_interface> synthesized.


Synthesizing Unit <cntr_registers>.
    Related source file is cntr_registers.vf.
Unit <cntr_registers> synthesized.


Synthesizing Unit <start_channel>.
    Related source file is start_channel.vf.
Unit <start_channel> synthesized.


Synthesizing Unit <uart_tx>.
    Related source file is uart_tx.v.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 6                                              |
    | Inputs             | 2                                              |
    | Outputs            | 2                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | 0001                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 9-bit register for signal <data_buf>.
    Found 8-bit register for signal <datareg>.
    Found 1-bit register for signal <din_rdyreg>.
    Found 4-bit up counter for signal <sample_count>.
    Found 4-bit up counter for signal <shift_count>.
    Found 9 1-bit 2-to-1 multiplexers.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   2 Counter(s).
	inferred  18 D-type flip-flop(s).
	inferred   9 Multiplexer(s).
Unit <uart_tx> synthesized.


Synthesizing Unit <uart_rx>.
    Related source file is uart_rx.v.
WARNING:Xst:646 - Signal <dout_byte_temp<0>> is assigned but never used.
    Found finite state machine <FSM_1> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 10                                             |
    | Inputs             | 4                                              |
    | Outputs            | 2                                              |
    | Clock              | clk (rising_edge)                              |
    | Clock enable       | enable (positive)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00001                                          |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit register for signal <dout_byte>.
    Found 4-bit up counter for signal <bit_count>.
    Found 10-bit register for signal <dout_byte_temp>.
    Found 4-bit up counter for signal <sample_count>.
    Found 3-bit register for signal <ser_in_reg>.
    Found 1-bit register for signal <start>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   2 Counter(s).
	inferred  22 D-type flip-flop(s).
Unit <uart_rx> synthesized.


Synthesizing Unit <uart_baud>.
    Related source file is uart_baud.v.
    Found 8-bit up counter for signal <cnt1>.
    Summary:
	inferred   1 Counter(s).
Unit <uart_baud> synthesized.


Synthesizing Unit <inst_decoder>.
    Related source file is inst_decoder.v.
WARNING:Xst:646 - Signal <data_reg<5>> is assigned but never used.
WARNING:Xst:646 - Signal <shift<5>> is assigned but never used.
    Found finite state machine <FSM_2> for signal <cstate>.
    -----------------------------------------------------------------------
    | States             | 11                                             |
    | Transitions        | 20                                             |
    | Inputs             | 9                                              |
    | Outputs            | 8                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | res (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00000000001                                    |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 5-bit register for signal <pkt_addr>.
    Found 3-bit comparator equal for signal <$n0025> created at line 209.
    Found 8-bit register for signal <data_reg>.
    Found 3-bit register for signal <dev_addr_reg>.
    Found 6-bit register for signal <shift>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  22 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <inst_decoder> synthesized.


Synthesizing Unit <four_stop_channels>.
    Related source file is four_stop_channels.vf.
Unit <four_stop_channels> synthesized.


Synthesizing Unit <maincount4channel>.
    Related source file is MainCount4Channel.vf.
WARNING:Xst:646 - Signal <Q<31:27>> is assigned but never used.
Unit <maincount4channel> synthesized.


Synthesizing Unit <priority_encoder>.
    Related source file is priority_encoder.v.
    Found 8-bit tristate buffer for signal <dataOutz>.
    Summary:
	inferred   8 Tristate(s).
Unit <priority_encoder> synthesized.


Synthesizing Unit <DAC>.
    Related source file is DAC.v.
    Found 16x8-bit ROM for signal <dacinreg>.
    Found 8-bit tristate buffer for signal <dac_val>.
    Found 8-bit adder carry out for signal <$n0002>.
    Found 8-bit register for signal <Accum>.
    Found 4-bit up counter for signal <DACaddr>.
    Summary:
	inferred   1 ROM(s).
	inferred   1 Counter(s).
	inferred   8 D-type flip-flop(s).
	inferred   1 Adder/Subtracter(s).
	inferred   8 Tristate(s).
Unit <DAC> synthesized.


Synthesizing Unit <fpga_addr_out>.
    Related source file is fpga_addr_out.v.
    Found 8-bit tristate buffer for signal <dout>.
    Summary:
	inferred   8 Tristate(s).
Unit <fpga_addr_out> synthesized.


Synthesizing Unit <gen_sel_signals>.
    Related source file is gen_sel_signals.v.
WARNING:Xst:646 - Signal <sel_out<31:24>> is assigned but never used.
    Found 32x32-bit ROM for signal <sel_out>.
    Summary:
	inferred   1 ROM(s).
Unit <gen_sel_signals> synthesized.


Synthesizing Unit <router>.
    Related source file is router.v.
    Found 1-bit tristate buffer for signal <tx_uc>.
    Summary:
	inferred   1 Tristate(s).
Unit <router> synthesized.


Synthesizing Unit <clk_mul>.
    Related source file is clk_mul.vf.
Unit <clk_mul> synthesized.


Synthesizing Unit <chrono48_stop3>.
    Related source file is Chrono48_stop3.vf.
WARNING:Xst:653 - Signal <tst_start_pulse> is used but never assigned. Tied to value 0.
WARNING:Xst:646 - Signal <XLXN_111> is assigned but never used.
WARNING:Xst:653 - Signal <XLXN_180> is used but never assigned. Tied to value 0.
WARNING:Xst:646 - Signal <uart_rdy> is assigned but never used.
WARNING:Xst:646 - Signal <cmd_rst_test> is assigned but never used.
Unit <chrono48_stop3> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# FSMs                             : 3
# ROMs                             : 2
  16x8-bit ROM                     : 1
  32x32-bit ROM                    : 1
# Registers                        : 28
  1-bit register                   : 21
  5-bit register                   : 1
  8-bit register                   : 4
  9-bit register                   : 1
  3-bit register                   : 1
# Counters                         : 6
  4-bit up counter                 : 5
  8-bit up counter                 : 1
# Multiplexers                     : 1
  2-to-1 multiplexer               : 1
# Tristates                        : 25
  1-bit tristate buffer            : 1
  40-bit tristate buffer           : 5
  8-bit tristate buffer            : 19
# Adders/Subtractors               : 1
  8-bit adder carry out            : 1
# Comparators                      : 1
  3-bit comparator equal           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Selecting encoding for FSM_2 ...
Optimizing FSM <FSM_2> on signal <cstate> with one-hot encoding.
Selecting encoding for FSM_1 ...
Optimizing FSM <FSM_1> on signal <state> with one-hot encoding.
Selecting encoding for FSM_0 ...
Optimizing FSM <FSM_0> on signal <state> with one-hot encoding.

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1291 - FF/Latch <data_reg_5> is unconnected in block <inst_decoder>.
WARNING:Xst:1291 - FF/Latch <dout_byte_5> is unconnected in block <XLXI_113>.

Optimizing unit <chrono48_stop3> ...

Optimizing unit <DAC> ...

Optimizing unit <priority_encoder> ...

Optimizing unit <inst_decoder> ...

Optimizing unit <uart_baud> ...

Optimizing unit <uart_rx> ...

Optimizing unit <cntr_reg_interface> ...

Optimizing unit <myfd8ce> ...

Optimizing unit <cc8ce1> ...

Optimizing unit <synclogic> ...

Optimizing unit <sel_vernier> ...

Optimizing unit <andline8> ...

Optimizing unit <andline16> ...

Optimizing unit <ildceline8> ...

Optimizing unit <ildceline16> ...

Optimizing unit <xorcy_dline8> ...

Optimizing unit <xorcy_dline16> ...

Optimizing unit <dff_26bits> ...

Optimizing unit <cc24ce> ...

Optimizing unit <andline40> ...

Optimizing unit <ildceline40> ...

Optimizing unit <xorcy_dline40> ...

Optimizing unit <uart_tx> ...

Optimizing unit <cntr_registers> ...

Optimizing unit <counter32bit> ...

Optimizing unit <vernier_40_gates> ...

Optimizing unit <maincount4channel> ...

Optimizing unit <start_channel> ...

Optimizing unit <stop_channel> ...

Optimizing unit <four_stop_channels> ...
Loading device for application Xst from file 'v200.nph' in environment C:/Xilinx.

Mapping all equations...
WARNING:Xst:1291 - FF/Latch <XLXI_113_dout_byte_5> is unconnected in block <chrono48_stop3>.
Building and optimizing final netlist ...
WARNING:Xst:1291 - FF/Latch <XLXI_100_Accum_0> is unconnected in block <chrono48_stop3>.
Found area constraint ratio of 100 (+ 5) on block chrono48_stop3, actual ratio is 24.
FlipFlop XLXI_111_pkt_addr_3 has been replicated 1 time(s)
FlipFlop XLXI_111_pkt_addr_2 has been replicated 1 time(s)
FlipFlop XLXI_111_pkt_addr_0 has been replicated 1 time(s)
FlipFlop XLXI_111_pkt_addr_1 has been replicated 1 time(s)
FlipFlop XLXI_111_cstate_FFd5 has been replicated 2 time(s)

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s200pq208-6 

 Number of Slices:                     550  out of   2352    23%  
 Number of Slice Flip Flops:           474  out of   4704    10%  
 Number of 4 input LUTs:               259  out of   4704     5%  
 Number of bonded IOBs:                 17  out of    144    11%  
 Number of TBUFs:                      352  out of   2352    14%  
 Number of GCLKs:                        2  out of      4    50%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | Clock_Mul_XLXI_1:CLK2X+Clock_Mul_XLXI_2:CLK2X| 151   |
out_pulse(XLXI_131/XLXI_4/XLXI_5:O)| NONE(*)(XLXI_131/XLXI_4/XLXI_4)| 1     |
XLXI_131/XLXI_3:G                  | NONE                   | 40    |
out_pulse(XLXI_104/XLXI_2/XLXI_18/XLXI_5:O)| NONE(*)(XLXI_104/XLXI_2/XLXI_18/XLXI_4)| 1     |
XLXI_104/XLXI_2/XLXI_9:G           | NONE                   | 40    |
out_pulse(XLXI_104/XLXI_3/XLXI_18/XLXI_5:O)| NONE(*)(XLXI_104/XLXI_3/XLXI_18/XLXI_4)| 1     |
XLXI_104/XLXI_3/XLXI_9:G           | NONE                   | 40    |
out_pulse(XLXI_104/XLXI_4/XLXI_18/XLXI_5:O)| NONE(*)(XLXI_104/XLXI_4/XLXI_18/XLXI_4)| 1     |
XLXI_104/XLXI_4/XLXI_9:G           | NONE                   | 40    |
out_pulse(XLXI_104/XLXI_5/XLXI_18/XLXI_5:O)| NONE(*)(XLXI_104/XLXI_5/XLXI_18/XLXI_4)| 1     |
XLXI_104/XLXI_5/XLXI_9:G           | NONE                   | 40    |
clk                                | IBUFG                  | 112   |
XLXI_111_cstate_FFd3:Q             | NONE                   | 4     |
XLXI_113_startbitsync(XLXI_113__n00091:O)| NONE(*)(XLXI_113_start)| 1     |
XLXI_111_cstate_FFd6:Q             | NONE                   | 1     |
-----------------------------------+------------------------+-------+
(*) These 6 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: 32.040ns (Maximum Frequency: 31.211MHz)
   Minimum input arrival time before clock: 7.065ns
   Maximum output required time after clock: 10.437ns
   Maximum combinational path delay: 10.128ns

=========================================================================
Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd d:\tdc48stop_20140630/_ngo -uc
chrono48_stop.ucf -p xc2s200-pq208-6 chrono48_stop3.ngc chrono48_stop3.ngd 

Reading NGO file "D:/TDC48Stop_20140630/chrono48_stop3.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "chrono48_stop.ucf" ...

Checking timing specifications ...
Checking expanded design ...
WARNING:NgdBuild:454 - logical net 'XLXI_103/XLXI_13_XLXI_1/CO' has no load
WARNING:NgdBuild:479 - The input pad net 'teststop' is driving one or more clock
   loads that should only use a dedicated clock buffer. This could result in
   large clock skews on this net. Check whether the correct type of BUF is being
   used to drive the clock buffer.

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   2

Total memory usage is 41036 kilobytes

Writing NGD file "chrono48_stop3.ngd" ...

Writing NGDBUILD log file "chrono48_stop3.bld"...

NGDBUILD done.
Completed process "Translate".



Started process "Map".

Using target part "2s200pq208-6".
Removing unused or disabled logic...
Running cover...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
Number of errors:      0
Number of warnings:   54
Logic Utilization:
  Total Number Slice Registers:     467 out of  4,704    9%
    Number used as Flip Flops:                    267
    Number used as Latches:                       200
  Number of 4 input LUTs:           435 out of  4,704    9%
Logic Distribution:
    Number of occupied Slices:                         815 out of  2,352   34%
    Number of Slices containing only related logic:    815 out of    815  100%
    Number of Slices containing unrelated logic:         0 out of    815    0%
        *See NOTES below for an explanation of the effects of unrelated logic
Total Number 4 input LUTs:          670 out of  4,704   14%
      Number used as logic:                       435
      Number used as a route-thru:                235
   Number of bonded IOBs:            16 out of    140   11%
      IOB Flip Flops:                               2
   Number of GCLKs:                   2 out of      4   50%
   Number of GCLKIOBs:                1 out of      4   25%
   Number of DLLs:                    2 out of      4   50%

   Number of RPM macros:            3
Total equivalent gate count for design:  22,325
Additional JTAG gate count for IOBs:  816
Peak Memory Usage:  72 MB

NOTES:

   Related logic is defined as being logic that shares connectivity -
   e.g. two LUTs are "related" if they share common inputs.
   When assembling slices, Map gives priority to combine logic that
   is related.  Doing so results in the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin
   packing unrelated logic into a slice once 99% of the slices are
   occupied through related logic packing.

   Note that once logic distribution reaches the 99% level through
   related logic packing, this does not mean the device is completely
   utilized.  Unrelated logic packing will then begin, continuing until
   all usable LUTs and FFs are occupied.  Depending on your timing
   budget, increased levels of unrelated logic packing may adversely
   affect the overall timing performance of your design.


Mapping completed.
See MAP report file "chrono48_stop3_map.mrp" for details.
Completed process "Map".

Mapping Module chrono48_stop3 . . .
MAP command line:
map -intstyle ise -p xc2s200-pq208-6 -cm area -pr b -k 4 -c 100 -tx on -o chrono48_stop3_map.ncd chrono48_stop3.ngd chrono48_stop3.pcf
Mapping Module chrono48_stop3: DONE



Started process "Place & Route".





Constraints file: chrono48_stop3.pcf

Loading device database for application Par from file "chrono48_stop3_map.ncd".
   "chrono48_stop3" is an NCD, version 2.38, device xc2s200, package pq208,
speed -6
Loading device for application Par from file 'v200.nph' in environment
C:/Xilinx.
Device speed data version:  PRODUCTION 1.27 2003-06-19.


Resolving physical constraints.
Finished resolving physical constraints.

Device utilization summary:

   Number of External GCLKIOBs         1 out of 4      25%
   Number of External IOBs            16 out of 140    11%
      Number of LOCed External IOBs   15 out of 16     93%

   Number of SLICEs                  815 out of 2352   34%

   Number of DLLs                      2 out of 4      50%
   Number of GCLKs                     2 out of 4      50%



Overall effort level (-ol):   Standard (set by user)
Placer effort level (-pl):    Standard (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    Standard (set by user)


Phase 1.1
Phase 1.1 (Checksum:98a16a) REAL time: 0 secs 

Phase 2.23
Phase 2.23 (Checksum:1312cfe) REAL time: 0 secs 

Phase 3.3
Phase 3.3 (Checksum:1c9c37d) REAL time: 0 secs 

Phase 4.5
Phase 4.5 (Checksum:26259fc) REAL time: 0 secs 

Phase 5.8
....
Phase 5.8 (Checksum:b8797c) REAL time: 0 secs 

Phase 6.5
Phase 6.5 (Checksum:39386fa) REAL time: 0 secs 

Phase 7.18
Phase 7.18 (Checksum:42c1d79) REAL time: 2 secs 

Writing design to file chrono48_stop3.ncd.

Total REAL time to Placer completion: 2 secs 
Total CPU time to Placer completion: 1 secs 


Phase 1: 3692 unrouted;       REAL time: 2 secs 

Phase 2: 3070 unrouted;       REAL time: 8 secs 

Phase 3: 574 unrouted;       REAL time: 8 secs 

Phase 4: 0 unrouted;       REAL time: 8 secs 

Total REAL time to Router completion: 9 secs 
Total CPU time to Router completion: 8 secs 

Generating "par" statistics.

**************************
Generating Clock Report
**************************

+----------------------------+----------+--------+------------+-------------+
|         Clock Net          | Resource | Fanout |Net Skew(ns)|Max Delay(ns)|
+----------------------------+----------+--------+------------+-------------+
|    clk100mhz_OBUF          |  Global  |  135   |  0.081     |  0.543      |
+----------------------------+----------+--------+------------+-------------+
|XLXI_131/XLXI_4/out_puls    |          |        |            |             |
|                       e    |   Local  |    1   |  0.000     |  0.573      |
+----------------------------+----------+--------+------------+-------------+
|XLXI_104/XLXI_4/XLXI_18/    |          |        |            |             |
|               out_pulse    |   Local  |    1   |  0.000     |  0.573      |
+----------------------------+----------+--------+------------+-------------+
|XLXI_104/XLXI_3/XLXI_18/    |          |        |            |             |
|               out_pulse    |   Local  |    1   |  0.000     |  0.573      |
+----------------------------+----------+--------+------------+-------------+
|XLXI_104/XLXI_2/XLXI_18/    |          |        |            |             |
|               out_pulse    |   Local  |    1   |  0.000     |  0.573      |
+----------------------------+----------+--------+------------+-------------+
|XLXI_104/XLXI_5/XLXI_18/    |          |        |            |             |
|               out_pulse    |   Local  |    1   |  0.000     |  0.587      |
+----------------------------+----------+--------+------------+-------------+
|          clk25mhz          |   Local  |   72   |  2.036     |  5.067      |
+----------------------------+----------+--------+------------+-------------+
|    XLXI_111_cstate_FFd3    |   Local  |    4   |  0.012     |  3.105      |
+----------------------------+----------+--------+------------+-------------+
|    XLXI_111_cstate_FFd6    |   Local  |    2   |  0.000     |  1.784      |
+----------------------------+----------+--------+------------+-------------+
|   XLXI_113_startbitsync    |   Local  |    1   |  0.000     |  0.560      |
+----------------------------+----------+--------+------------+-------------+

Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 9 secs 
Total CPU time to PAR completion: 8 secs 

Peak Memory Usage:  68 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.

Writing design to file chrono48_stop3.ncd.


PAR done.
Completed process "Place & Route".


Started process "Generate Post-Place & Route Static Timing".


Analysis completed Thu Jul 03 11:55:23 2014
--------------------------------------------------------------------------------

Generating Report ...

Completed process "Generate Post-Place & Route Static Timing".

Place & Route Module chrono48_stop3 . . .
PAR command line: par -w -intstyle ise -ol std -t 1 chrono48_stop3_map.ncd chrono48_stop3.ncd chrono48_stop3.pcf
PAR completed successfully




Started process "Generate Programming File".

Completed process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling source file "inst_decoder.v"
Module <inst_decoder> compiled
No errors in compilation
Analysis of file <inst_decoder.prj> succeeded.
 

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <inst_decoder>.
Module <inst_decoder> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <inst_decoder>.
    Related source file is inst_decoder.v.
WARNING:Xst:646 - Signal <data_reg<5>> is assigned but never used.
WARNING:Xst:646 - Signal <shift<5>> is assigned but never used.
    Found finite state machine <FSM_0> for signal <cstate>.
    -----------------------------------------------------------------------
    | States             | 11                                             |
    | Transitions        | 20                                             |
    | Inputs             | 9                                              |
    | Outputs            | 8                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | res (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00000000001                                    |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 5-bit register for signal <pkt_addr>.
    Found 4-bit comparator equal for signal <$n0025> created at line 209.
    Found 8-bit register for signal <data_reg>.
    Found 4-bit register for signal <dev_addr_reg>.
    Found 6-bit register for signal <shift>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  23 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <inst_decoder> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# FSMs                             : 1
# Registers                        : 9
  1-bit register                   : 6
  8-bit register                   : 1
  4-bit register                   : 1
  5-bit register                   : 1
# Comparators                      : 1
  4-bit comparator equal           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Selecting encoding for FSM_0 ...
Optimizing FSM <FSM_0> on signal <cstate> with one-hot encoding.

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1291 - FF/Latch <data_reg_5> is unconnected in block <inst_decoder>.

Optimizing unit <inst_decoder> ...
Loading device for application Xst from file 'v200.nph' in environment C:/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block inst_decoder, actual ratio is 0.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s200pq208-6 

 Number of Slices:                      18  out of   2352     0%  
 Number of Slice Flip Flops:            31  out of   4704     0%  
 Number of 4 input LUTs:                19  out of   4704     0%  
 Number of bonded IOBs:                 33  out of    144    22%  
 Number of GCLKs:                        1  out of      4    25%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 31    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: 6.142ns (Maximum Frequency: 162.813MHz)
   Minimum input arrival time before clock: 2.520ns
   Maximum output required time after clock: 10.127ns
   Maximum combinational path delay: 9.647ns

=========================================================================
Completed process "Synthesize".



Project Navigator Auto-Make Log File
-------------------------------------


Started process "Create Schematic Symbol".

Compiling source file "inst_decoder.v"
tdtfi(verilog) completed successfully.


Release 6.1i - spl2sym G.23
Copyright (c) 1995-2003 Xilinx, Inc.  All rights reserved.
Completed process "Create Schematic Symbol".



Project Navigator Auto-Make Log File
-------------------------------------


Started process "View Verilog Functional Model".

Release 6.1i - sch2verilog G.23
Copyright (c) 1995-2003 Xilinx, Inc.  All rights reserved.
WARNING:DesignEntry:15 - Bus "dout(7:0)" is connected to too many source pins
   and/or IO Ports. A Wired Or connection will be used
WARNING:DesignEntry:15 - Bus "XLXN_76(39:0)" is connected to too many source
   pins and/or IO Ports. A Wired Or connection will be used
WARNING:DesignEntry:13 - Net "intr" is connected to source pins and/or IO ports
   while there is no load pin connected to it
WARNING:DesignEntry:13 - Net "XLXN_111" is connected to source pins and/or IO
   ports while there is no load pin connected to it
WARNING:DesignEntry:13 - Net "cmd_rst_test" is connected to source pins and/or
   IO ports while there is no load pin connected to it
WARNING:DesignEntry:13 - Net "uart_rdy" is connected to source pins and/or IO
   ports while there is no load pin connected to it
WARNING:DesignEntry:13 - Net "start_sync" is connected to source pins and/or IO
   ports while there is no load pin connected to it
WARNING:DesignEntry:11 - Net "tst_start_pulse" is connected to load pins and/or
   IO Port, but there is no source pin or IO Port connected to it
WARNING:DesignEntry:11 - Net "XLXN_180" is connected to load pins and/or IO
   Port, but there is no source pin or IO Port connected to it
DRC Check completed: No Error found.
Verilog netlist file generated.
Completed process "View Verilog Functional Model".





Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling source file "clk_mul.vf"
Module <clk_mul> compiled
Compiling source file "router.v"
Module <router> compiled
Compiling source file "gen_sel_signals.v"
Module <gen_sel_signals> compiled
Compiling source file "fpga_addr_out.v"
Module <fpga_addr_out> compiled
Compiling source file "DAC.v"
Module <DAC> compiled
Compiling source file "priority_encoder.v"
Module <priority_encoder> compiled
Compiling source file "myfd8ce.vf"
Module <myfd8ce> compiled
Compiling source file "DFF_26bits.vf"
Module <dff_26bits> compiled
Compiling source file "cntr_registers.vf"
Module <cntr_registers> compiled
Compiling source file "cntr_reg_interface.v"
Module <cntr_reg_interface> compiled
Compiling source file "cc8ce1.vf"
Module <cc8ce1> compiled
Compiling source file "cc24ce.vf"
Module <cc24ce> compiled
Compiling source file "counter32bit.vf"
Module <counter32bit> compiled
Compiling source file "MainCount4Channel.vf"
Module <maincount4channel> compiled
Compiling source file "synclogic.vf"
Module <synclogic> compiled
Compiling source file "sel_vernier.v"
Module <sel_vernier> compiled
Compiling source file "andline8.vf"
Module <andline8> compiled
Compiling source file "andline16.vf"
Module <andline16> compiled
Compiling source file "andline40.vf"
Module <andline40> compiled
Compiling source file "ildceline8.vf"
Module <ildceline8> compiled
Compiling source file "ildceline16.vf"
Module <ildceline16> compiled
Compiling source file "ildceline40.vf"
Module <ildceline40> compiled
Compiling source file "xorcy_dline8.vf"
Module <xorcy_dline8> compiled
Compiling source file "xorcy_dline16.vf"
Module <xorcy_dline16> compiled
Compiling source file "xorcy_dline40.vf"
Module <xorcy_dline40> compiled
Compiling source file "vernier_40_gates.vf"
Module <vernier_40_gates> compiled
Compiling source file "stop_channel.vf"
Module <stop_channel> compiled
Compiling source file "four_stop_channels.vf"
Module <four_stop_channels> compiled
Compiling source file "inst_decoder.v"
Compiling source file "uart_baud.v"
Module <inst_decoder> compiled
Module <uart_baud> compiled
Compiling source file "uart_rx.v"
Module <uart_rx> compiled
Compiling source file "uart_tx.v"
Module <uart_tx> compiled
Compiling source file "start_channel.vf"
Module <start_channel> compiled
Compiling source file "Chrono48_stop3.vf"
Module <chrono48_stop3> compiled
No errors in compilation
Analysis of file <chrono48_stop3.prj> succeeded.
 

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <chrono48_stop3>.
Module <chrono48_stop3> is correct for synthesis.
 
    Set user-defined property "RLOC_ORIGIN =  R5C26" for instance <XLXI_103> in unit <chrono48_stop3>.
    Set user-defined property "RLOC_ORIGIN =  R8C3" for instance <XLXI_104> in unit <chrono48_stop3>.
    Set user-defined property "RLOC_ORIGIN =  R27C7" for instance <XLXI_131> in unit <chrono48_stop3>.
Analyzing module <clk_mul>.
Module <clk_mul> is correct for synthesis.
 
    Set user-defined property "LOC =  dll0" for instance <XLXI_1> in unit <clk_mul>.
    Set user-defined property "CLKDV_DIVIDE =  16.000000" for instance <XLXI_1> in unit <clk_mul>.
    Set user-defined property "DUTY_CYCLE_CORRECTION =  true" for instance <XLXI_1> in unit <clk_mul>.
    Set user-defined property "LOC =  dll1" for instance <XLXI_2> in unit <clk_mul>.
    Set user-defined property "CLKDV_DIVIDE =  16.000000" for instance <XLXI_2> in unit <clk_mul>.
    Set user-defined property "DUTY_CYCLE_CORRECTION =  true" for instance <XLXI_2> in unit <clk_mul>.
    Set user-defined property "LOC =  gclkbuf0" for instance <XLXI_4> in unit <clk_mul>.
    Set user-defined property "LOC =  gclkbuf1" for instance <XLXI_5> in unit <clk_mul>.
Analyzing module <CLKDLL>.
Analyzing module <IBUFG>.
Analyzing module <BUFG>.
Analyzing module <INV>.
Analyzing module <IBUF>.
Analyzing module <OBUF_F_24>.
Analyzing module <router>.
Module <router> is correct for synthesis.
 
Analyzing module <OR2>.
Analyzing module <gen_sel_signals>.
Module <gen_sel_signals> is correct for synthesis.
 
Analyzing module <fpga_addr_out>.
Module <fpga_addr_out> is correct for synthesis.
 
Analyzing module <DAC>.
Module <DAC> is correct for synthesis.
 
Analyzing module <priority_encoder>.
Module <priority_encoder> is correct for synthesis.
 
Analyzing module <maincount4channel>.
Module <maincount4channel> is correct for synthesis.
 
    Set user-defined property "RLOC =  R5C3" for instance <XLXI_11> in unit <maincount4channel>.
Analyzing module <cntr_registers>.
Module <cntr_registers> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0" for instance <XLXI_37> in unit <cntr_registers>.
    Set user-defined property "RLOC =  R1C0" for instance <XLXI_38> in unit <cntr_registers>.
    Set user-defined property "RLOC =  R2C0" for instance <XLXI_39> in unit <cntr_registers>.
    Set user-defined property "RLOC =  R3C0" for instance <XLXI_40> in unit <cntr_registers>.
Analyzing module <dff_26bits>.
Module <dff_26bits> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C4" for instance <XLXI_5> in unit <dff_26bits>.
    Set user-defined property "RLOC =  R0C8" for instance <XLXI_6> in unit <dff_26bits>.
    Set user-defined property "RLOC =  R0C12.S1" for instance <XLXI_7> in unit <dff_26bits>.
    Set user-defined property "INIT =  0" for instance <XLXI_7> in unit <dff_26bits>.
    Set user-defined property "RLOC =  R0C12.S0" for instance <XLXI_8> in unit <dff_26bits>.
    Set user-defined property "INIT =  0" for instance <XLXI_8> in unit <dff_26bits>.
    Set user-defined property "RLOC =  R0C0" for instance <XLXI_9> in unit <dff_26bits>.
    Set user-defined property "RLOC =  R0C13.S1" for instance <XLXI_10> in unit <dff_26bits>.
    Set user-defined property "INIT =  0" for instance <XLXI_10> in unit <dff_26bits>.
Analyzing module <myfd8ce>.
Module <myfd8ce> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0.S1" for instance <I_Q0> in unit <myfd8ce>.
    Set user-defined property "INIT =  0" for instance <I_Q0> in unit <myfd8ce>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <I_Q1> in unit <myfd8ce>.
    Set user-defined property "INIT =  0" for instance <I_Q1> in unit <myfd8ce>.
    Set user-defined property "RLOC =  R0C1.S1" for instance <I_Q2> in unit <myfd8ce>.
    Set user-defined property "INIT =  0" for instance <I_Q2> in unit <myfd8ce>.
    Set user-defined property "RLOC =  R0C1.S0" for instance <I_Q3> in unit <myfd8ce>.
    Set user-defined property "INIT =  0" for instance <I_Q3> in unit <myfd8ce>.
    Set user-defined property "RLOC =  R0C2.S1" for instance <I_Q4> in unit <myfd8ce>.
    Set user-defined property "INIT =  0" for instance <I_Q4> in unit <myfd8ce>.
    Set user-defined property "RLOC =  R0C2.S0" for instance <I_Q5> in unit <myfd8ce>.
    Set user-defined property "INIT =  0" for instance <I_Q5> in unit <myfd8ce>.
    Set user-defined property "RLOC =  R0C3.S1" for instance <I_Q6> in unit <myfd8ce>.
    Set user-defined property "INIT =  0" for instance <I_Q6> in unit <myfd8ce>.
    Set user-defined property "RLOC =  R0C3.S0" for instance <I_Q7> in unit <myfd8ce>.
    Set user-defined property "INIT =  0" for instance <I_Q7> in unit <myfd8ce>.
Analyzing module <FDCE>.
Analyzing module <cntr_reg_interface>.
Module <cntr_reg_interface> is correct for synthesis.
 
Analyzing module <counter32bit>.
Module <counter32bit> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0" for instance <XLXI_1> in unit <counter32bit>.
    Set user-defined property "INIT =  0" for instance <XLXI_5> in unit <counter32bit>.
    Set user-defined property "INIT =  0" for instance <XLXI_9> in unit <counter32bit>.
Analyzing module <cc24ce>.
Module <cc24ce> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0" for instance <XLXI_2> in unit <cc24ce>.
    Set user-defined property "RLOC =  R4C0" for instance <XLXI_3> in unit <cc24ce>.
    Set user-defined property "RLOC =  R8C0" for instance <XLXI_4> in unit <cc24ce>.
    Set user-defined property "RLOC =  R12C0" for instance <XLXI_7> in unit <cc24ce>.
Analyzing module <cc8ce1>.
Module <cc8ce1> is correct for synthesis.
 
    Set user-defined property "RLOC =  R3C0.S0" for instance <I_36_4> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R3C0.S0" for instance <I_36_26> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R3C0.S0" for instance <I_36_35> in unit <cc8ce1>.
    Set user-defined property "INIT =  0" for instance <I_36_35> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R3C0.S0" for instance <I_36_36> in unit <cc8ce1>.
    Set user-defined property "INIT =  0" for instance <I_36_36> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R2C0.S0" for instance <I_36_224> in unit <cc8ce1>.
    Set user-defined property "INIT =  0" for instance <I_36_224> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R2C0.S0" for instance <I_36_233> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R2C0.S0" for instance <I_36_237> in unit <cc8ce1>.
    Set user-defined property "INIT =  0" for instance <I_36_237> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R2C0.S0" for instance <I_36_246> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R1C0.S0" for instance <I_36_250> in unit <cc8ce1>.
    Set user-defined property "INIT =  0" for instance <I_36_250> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R1C0.S0" for instance <I_36_259> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R1C0.S0" for instance <I_36_263> in unit <cc8ce1>.
    Set user-defined property "INIT =  0" for instance <I_36_263> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R1C0.S0" for instance <I_36_272> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <I_36_276> in unit <cc8ce1>.
    Set user-defined property "INIT =  0" for instance <I_36_276> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <I_36_285> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <I_36_289> in unit <cc8ce1>.
    Set user-defined property "INIT =  0" for instance <I_36_289> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <I_36_298> in unit <cc8ce1>.
Analyzing module <MUXCY_L>.
Analyzing module <XORCY>.
Analyzing module <MUXCY>.
Analyzing module <AND2B1>.
Analyzing module <VCC>.
Analyzing module <four_stop_channels>.
Module <four_stop_channels> is correct for synthesis.
 
    Set user-defined property "RLOC =  R14C0" for instance <XLXI_2> in unit <four_stop_channels>.
    Set user-defined property "RLOC =  R12C0" for instance <XLXI_3> in unit <four_stop_channels>.
    Set user-defined property "RLOC =  R10C0" for instance <XLXI_4> in unit <four_stop_channels>.
    Set user-defined property "RLOC =  R8C0" for instance <XLXI_5> in unit <four_stop_channels>.
Analyzing module <stop_channel>.
Module <stop_channel> is correct for synthesis.
 
    Set user-defined property "INIT =  0" for instance <XLXI_17> in unit <stop_channel>.
    Set user-defined property "RLOC =  R1C0" for instance <XLXI_18> in unit <stop_channel>.
    Set user-defined property "RLOC =  R0C1" for instance <XLXI_19> in unit <stop_channel>.
Analyzing module <XOR2>.
Analyzing module <AND2>.
Analyzing module <FDC>.
Analyzing module <synclogic>.
Module <synclogic> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0.S0" for instance <ff_clksyn> in unit <synclogic>.
    Set user-defined property "INIT =  0" for instance <ff_clksyn> in unit <synclogic>.
    Set user-defined property "RLOC =  R0C0.S1" for instance <XLXI_4> in unit <synclogic>.
    Set user-defined property "INIT =  0" for instance <XLXI_4> in unit <synclogic>.
    Set user-defined property "RLOC =  R0C0.S1" for instance <XLXI_6> in unit <synclogic>.
Analyzing module <FMAP>.
Analyzing module <vernier_40_gates>.
Module <vernier_40_gates> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0" for instance <XLXI_2> in unit <vernier_40_gates>.
    Set user-defined property "RLOC =  R1C0" for instance <XLXI_3> in unit <vernier_40_gates>.
    Set user-defined property "RLOC =  R1C0" for instance <XLXI_4> in unit <vernier_40_gates>.
Analyzing module <sel_vernier>.
Module <sel_vernier> is correct for synthesis.
 
Analyzing module <andline40>.
Module <andline40> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C16" for instance <XLXI_1> in unit <andline40>.
    Set user-defined property "RLOC =  R0C8" for instance <XLXI_2> in unit <andline40>.
    Set user-defined property "RLOC =  R0C0" for instance <XLXI_3> in unit <andline40>.
Analyzing module <andline8>.
Module <andline8> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0.S1" for instance <and_0> in unit <andline8>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <and_1> in unit <andline8>.
    Set user-defined property "RLOC =  R0C1.S1" for instance <and_2> in unit <andline8>.
    Set user-defined property "RLOC =  R0C1.S0" for instance <and_3> in unit <andline8>.
    Set user-defined property "RLOC =  R0C2.S1" for instance <and_4> in unit <andline8>.
    Set user-defined property "RLOC =  R0C2.S0" for instance <and_5> in unit <andline8>.
    Set user-defined property "RLOC =  R0C3.S1" for instance <and_6> in unit <andline8>.
    Set user-defined property "RLOC =  R0C3.S0" for instance <and_7> in unit <andline8>.
Analyzing module <MULT_AND>.
Analyzing module <andline16>.
Module <andline16> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0.S1" for instance <and_0> in unit <andline16>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <and_1> in unit <andline16>.
    Set user-defined property "RLOC =  R0C1.S1" for instance <and_2> in unit <andline16>.
    Set user-defined property "RLOC =  R0C1.S0" for instance <and_3> in unit <andline16>.
    Set user-defined property "RLOC =  R0C2.S1" for instance <and_4> in unit <andline16>.
    Set user-defined property "RLOC =  R0C2.S0" for instance <and_5> in unit <andline16>.
    Set user-defined property "RLOC =  R0C3.S1" for instance <and_6> in unit <andline16>.
    Set user-defined property "RLOC =  R0C3.S0" for instance <and_7> in unit <andline16>.
    Set user-defined property "RLOC =  R0C4.S1" for instance <and_8> in unit <andline16>.
    Set user-defined property "RLOC =  R0C4.S0" for instance <and_9> in unit <andline16>.
    Set user-defined property "RLOC =  R0C5.S1" for instance <and_10> in unit <andline16>.
    Set user-defined property "RLOC =  R0C5.S0" for instance <and_11> in unit <andline16>.
    Set user-defined property "RLOC =  R0C6.S1" for instance <and_12> in unit <andline16>.
    Set user-defined property "RLOC =  R0C6.S0" for instance <and_13> in unit <andline16>.
    Set user-defined property "RLOC =  R0C7.S1" for instance <and_14> in unit <andline16>.
    Set user-defined property "RLOC =  R0C7.S0" for instance <and_15> in unit <andline16>.
Analyzing module <ildceline40>.
Module <ildceline40> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C16" for instance <XLXI_4> in unit <ildceline40>.
    Set user-defined property "RLOC =  R0C8" for instance <XLXI_5> in unit <ildceline40>.
    Set user-defined property "RLOC =  R0C0" for instance <XLXI_6> in unit <ildceline40>.
Analyzing module <ildceline8>.
Module <ildceline8> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0.S1" for instance <latch_0> in unit <ildceline8>.
    Set user-defined property "INIT =  0" for instance <latch_0> in unit <ildceline8>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <latch_1> in unit <ildceline8>.
    Set user-defined property "INIT =  0" for instance <latch_1> in unit <ildceline8>.
    Set user-defined property "RLOC =  R0C1.S1" for instance <latch_2> in unit <ildceline8>.
    Set user-defined property "INIT =  0" for instance <latch_2> in unit <ildceline8>.
    Set user-defined property "RLOC =  R0C1.S0" for instance <latch_3> in unit <ildceline8>.
    Set user-defined property "INIT =  0" for instance <latch_3> in unit <ildceline8>.
    Set user-defined property "RLOC =  R0C2.S1" for instance <latch_4> in unit <ildceline8>.
    Set user-defined property "INIT =  0" for instance <latch_4> in unit <ildceline8>.
    Set user-defined property "RLOC =  R0C2.S0" for instance <latch_5> in unit <ildceline8>.
    Set user-defined property "INIT =  0" for instance <latch_5> in unit <ildceline8>.
    Set user-defined property "RLOC =  R0C3.S1" for instance <latch_6> in unit <ildceline8>.
    Set user-defined property "INIT =  0" for instance <latch_6> in unit <ildceline8>.
    Set user-defined property "RLOC =  R0C3.S0" for instance <latch_7> in unit <ildceline8>.
    Set user-defined property "INIT =  0" for instance <latch_7> in unit <ildceline8>.
Analyzing module <LDCE_1>.
Analyzing module <ildceline16>.
Module <ildceline16> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0.S1" for instance <latch_0> in unit <ildceline16>.
    Set user-defined property "INIT =  0" for instance <latch_0> in unit <ildceline16>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <latch_1> in unit <ildceline16>.
    Set user-defined property "INIT =  0" for instance <latch_1> in unit <ildceline16>.
    Set user-defined property "RLOC =  R0C1.S1" for instance <latch_2> in unit <ildceline16>.
    Set user-defined property "INIT =  0" for instance <latch_2> in unit <ildceline16>.
    Set user-defined property "RLOC =  R0C1.S0" for instance <latch_3> in unit <ildceline16>.
    Set user-defined property "INIT =  0" for instance <latch_3> in unit <ildceline16>.
    Set user-defined property "RLOC =  R0C2.S1" for instance <latch_4> in unit <ildceline16>.
    Set user-defined property "INIT =  0" for instance <latch_4> in unit <ildceline16>.
    Set user-defined property "RLOC =  R0C2.S0" for instance <latch_5> in unit <ildceline16>.
    Set user-defined property "INIT =  0" for instance <latch_5> in unit <ildceline16>.
    Set user-defined property "RLOC =  R0C3.S1" for instance <latch_6> in unit <ildceline16>.
    Set user-defined property "INIT =  0" for instance <latch_6> in unit <ildceline16>.
    Set user-defined property "RLOC =  R0C3.S0" for instance <latch_7> in unit <ildceline16>.
    Set user-defined property "INIT =  0" for instance <latch_7> in unit <ildceline16>.
    Set user-defined property "RLOC =  R0C4.S1" for instance <latch_8> in unit <ildceline16>.
    Set user-defined property "INIT =  0" for instance <latch_8> in unit <ildceline16>.
    Set user-defined property "RLOC =  R0C4.S0" for instance <latch_9> in unit <ildceline16>.
    Set user-defined property "INIT =  0" for instance <latch_9> in unit <ildceline16>.
    Set user-defined property "RLOC =  R0C5.S1" for instance <latch_10> in unit <ildceline16>.
    Set user-defined property "INIT =  0" for instance <latch_10> in unit <ildceline16>.
    Set user-defined property "RLOC =  R0C5.S0" for instance <latch_11> in unit <ildceline16>.
    Set user-defined property "INIT =  0" for instance <latch_11> in unit <ildceline16>.
    Set user-defined property "RLOC =  R0C6.S1" for instance <latch_12> in unit <ildceline16>.
    Set user-defined property "INIT =  0" for instance <latch_12> in unit <ildceline16>.
    Set user-defined property "RLOC =  R0C6.S0" for instance <latch_13> in unit <ildceline16>.
    Set user-defined property "INIT =  0" for instance <latch_13> in unit <ildceline16>.
    Set user-defined property "RLOC =  R0C7.S1" for instance <latch_14> in unit <ildceline16>.
    Set user-defined property "INIT =  0" for instance <latch_14> in unit <ildceline16>.
    Set user-defined property "RLOC =  R0C7.S0" for instance <latch_15> in unit <ildceline16>.
    Set user-defined property "INIT =  0" for instance <latch_15> in unit <ildceline16>.
Analyzing module <xorcy_dline40>.
Module <xorcy_dline40> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0.S1" for instance <XLXI_3> in unit <xorcy_dline40>.
    Set user-defined property "RLOC =  R0C16" for instance <XLXI_4> in unit <xorcy_dline40>.
    Set user-defined property "RLOC =  R0C8" for instance <XLXI_5> in unit <xorcy_dline40>.
    Set user-defined property "RLOC =  R0C0" for instance <XLXI_6> in unit <xorcy_dline40>.
Analyzing module <xorcy_dline8>.
Module <xorcy_dline8> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0.S1" for instance <xor_0> in unit <xorcy_dline8>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <xor_1> in unit <xorcy_dline8>.
    Set user-defined property "RLOC =  R0C1.S1" for instance <xor_2> in unit <xorcy_dline8>.
    Set user-defined property "RLOC =  R0C1.S0" for instance <xor_3> in unit <xorcy_dline8>.
    Set user-defined property "RLOC =  R0C2.S1" for instance <xor_4> in unit <xorcy_dline8>.
    Set user-defined property "RLOC =  R0C2.S0" for instance <xor_5> in unit <xorcy_dline8>.
    Set user-defined property "RLOC =  R0C3.S1" for instance <xor_6> in unit <xorcy_dline8>.
    Set user-defined property "RLOC =  R0C3.S0" for instance <xor_7> in unit <xorcy_dline8>.
Analyzing module <XORCY_D>.
Analyzing module <xorcy_dline16>.
Module <xorcy_dline16> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0.S1" for instance <xor_0> in unit <xorcy_dline16>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <xor_1> in unit <xorcy_dline16>.
    Set user-defined property "RLOC =  R0C1.S1" for instance <xor_2> in unit <xorcy_dline16>.
    Set user-defined property "RLOC =  R0C1.S0" for instance <xor_3> in unit <xorcy_dline16>.
    Set user-defined property "RLOC =  R0C2.S1" for instance <xor_4> in unit <xorcy_dline16>.
    Set user-defined property "RLOC =  R0C2.S0" for instance <xor_5> in unit <xorcy_dline16>.
    Set user-defined property "RLOC =  R0C3.S1" for instance <xor_6> in unit <xorcy_dline16>.
    Set user-defined property "RLOC =  R0C3.S0" for instance <xor_7> in unit <xorcy_dline16>.
    Set user-defined property "RLOC =  R0C4.S1" for instance <xor_8> in unit <xorcy_dline16>.
    Set user-defined property "RLOC =  R0C4.S0" for instance <xor_9> in unit <xorcy_dline16>.
    Set user-defined property "RLOC =  R0C5.S1" for instance <xor_10> in unit <xorcy_dline16>.
    Set user-defined property "RLOC =  R0C5.S0" for instance <xor_11> in unit <xorcy_dline16>.
    Set user-defined property "RLOC =  R0C6.S1" for instance <xor_12> in unit <xorcy_dline16>.
    Set user-defined property "RLOC =  R0C6.S0" for instance <xor_13> in unit <xorcy_dline16>.
    Set user-defined property "RLOC =  R0C7.S1" for instance <xor_14> in unit <xorcy_dline16>.
    Set user-defined property "RLOC =  R0C7.S0" for instance <xor_15> in unit <xorcy_dline16>.
Analyzing module <inst_decoder>.
Module <inst_decoder> is correct for synthesis.
 
Analyzing module <uart_baud>.
Module <uart_baud> is correct for synthesis.
 
Analyzing module <uart_rx>.
Module <uart_rx> is correct for synthesis.
 
Analyzing module <uart_tx>.
Module <uart_tx> is correct for synthesis.
 
Analyzing module <GND>.
Analyzing module <start_channel>.
Module <start_channel> is correct for synthesis.
 
    Set user-defined property "RLOC =  R1C0" for instance <XLXI_4> in unit <start_channel>.
    Set user-defined property "RLOC =  R0C2" for instance <XLXI_5> in unit <start_channel>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <xorcy_dline16>.
    Related source file is xorcy_dline16.vf.
Unit <xorcy_dline16> synthesized.


Synthesizing Unit <xorcy_dline8>.
    Related source file is xorcy_dline8.vf.
Unit <xorcy_dline8> synthesized.


Synthesizing Unit <ildceline16>.
    Related source file is ildceline16.vf.
Unit <ildceline16> synthesized.


Synthesizing Unit <ildceline8>.
    Related source file is ildceline8.vf.
Unit <ildceline8> synthesized.


Synthesizing Unit <andline16>.
    Related source file is andline16.vf.
Unit <andline16> synthesized.


Synthesizing Unit <andline8>.
    Related source file is andline8.vf.
Unit <andline8> synthesized.


Synthesizing Unit <xorcy_dline40>.
    Related source file is xorcy_dline40.vf.
Unit <xorcy_dline40> synthesized.


Synthesizing Unit <ildceline40>.
    Related source file is ildceline40.vf.
Unit <ildceline40> synthesized.


Synthesizing Unit <andline40>.
    Related source file is andline40.vf.
Unit <andline40> synthesized.


Synthesizing Unit <sel_vernier>.
    Related source file is sel_vernier.v.
    Found 40-bit tristate buffer for signal <Vout>.
    Summary:
	inferred  40 Tristate(s).
Unit <sel_vernier> synthesized.


Synthesizing Unit <vernier_40_gates>.
    Related source file is vernier_40_gates.vf.
Unit <vernier_40_gates> synthesized.


Synthesizing Unit <synclogic>.
    Related source file is synclogic.vf.
Unit <synclogic> synthesized.


Synthesizing Unit <stop_channel>.
    Related source file is stop_channel.vf.
Unit <stop_channel> synthesized.


Synthesizing Unit <cc8ce1>.
    Related source file is cc8ce1.vf.
Unit <cc8ce1> synthesized.


Synthesizing Unit <cc24ce>.
    Related source file is cc24ce.vf.
WARNING:Xst:646 - Signal <ovf26> is assigned but never used.
Unit <cc24ce> synthesized.


Synthesizing Unit <myfd8ce>.
    Related source file is myfd8ce.vf.
Unit <myfd8ce> synthesized.


Synthesizing Unit <dff_26bits>.
    Related source file is DFF_26bits.vf.
Unit <dff_26bits> synthesized.


Synthesizing Unit <counter32bit>.
    Related source file is counter32bit.vf.
Unit <counter32bit> synthesized.


Synthesizing Unit <cntr_reg_interface>.
    Related source file is cntr_reg_interface.v.
    Found 8-bit tristate buffer for signal <cntr4_in_byte>.
    Found 8-bit tristate buffer for signal <cntr3_in_byte>.
    Found 8-bit tristate buffer for signal <cntr2_in_byte>.
    Found 8-bit tristate buffer for signal <cntr1_in_byte>.
    Summary:
	inferred 128 Tristate(s).
Unit <cntr_reg_interface> synthesized.


Synthesizing Unit <cntr_registers>.
    Related source file is cntr_registers.vf.
Unit <cntr_registers> synthesized.


Synthesizing Unit <start_channel>.
    Related source file is start_channel.vf.
Unit <start_channel> synthesized.


Synthesizing Unit <uart_tx>.
    Related source file is uart_tx.v.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 6                                              |
    | Inputs             | 2                                              |
    | Outputs            | 2                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | 0001                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 9-bit register for signal <data_buf>.
    Found 8-bit register for signal <datareg>.
    Found 1-bit register for signal <din_rdyreg>.
    Found 4-bit up counter for signal <sample_count>.
    Found 4-bit up counter for signal <shift_count>.
    Found 9 1-bit 2-to-1 multiplexers.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   2 Counter(s).
	inferred  18 D-type flip-flop(s).
	inferred   9 Multiplexer(s).
Unit <uart_tx> synthesized.


Synthesizing Unit <uart_rx>.
    Related source file is uart_rx.v.
WARNING:Xst:646 - Signal <dout_byte_temp<0>> is assigned but never used.
    Found finite state machine <FSM_1> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 10                                             |
    | Inputs             | 4                                              |
    | Outputs            | 2                                              |
    | Clock              | clk (rising_edge)                              |
    | Clock enable       | enable (positive)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00001                                          |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit register for signal <dout_byte>.
    Found 4-bit up counter for signal <bit_count>.
    Found 10-bit register for signal <dout_byte_temp>.
    Found 4-bit up counter for signal <sample_count>.
    Found 3-bit register for signal <ser_in_reg>.
    Found 1-bit register for signal <start>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   2 Counter(s).
	inferred  22 D-type flip-flop(s).
Unit <uart_rx> synthesized.


Synthesizing Unit <uart_baud>.
    Related source file is uart_baud.v.
    Found 8-bit up counter for signal <cnt1>.
    Summary:
	inferred   1 Counter(s).
Unit <uart_baud> synthesized.


Synthesizing Unit <inst_decoder>.
    Related source file is inst_decoder.v.
WARNING:Xst:646 - Signal <data_reg<5>> is assigned but never used.
WARNING:Xst:646 - Signal <shift<5>> is assigned but never used.
    Found finite state machine <FSM_2> for signal <cstate>.
    -----------------------------------------------------------------------
    | States             | 11                                             |
    | Transitions        | 20                                             |
    | Inputs             | 9                                              |
    | Outputs            | 8                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | res (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00000000001                                    |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 5-bit register for signal <pkt_addr>.
    Found 4-bit comparator equal for signal <$n0025> created at line 209.
    Found 8-bit register for signal <data_reg>.
    Found 4-bit register for signal <dev_addr_reg>.
    Found 6-bit register for signal <shift>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  23 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <inst_decoder> synthesized.


Synthesizing Unit <four_stop_channels>.
    Related source file is four_stop_channels.vf.
Unit <four_stop_channels> synthesized.


Synthesizing Unit <maincount4channel>.
    Related source file is MainCount4Channel.vf.
WARNING:Xst:646 - Signal <Q<31:27>> is assigned but never used.
Unit <maincount4channel> synthesized.


Synthesizing Unit <priority_encoder>.
    Related source file is priority_encoder.v.
    Found 8-bit tristate buffer for signal <dataOutz>.
    Summary:
	inferred   8 Tristate(s).
Unit <priority_encoder> synthesized.


Synthesizing Unit <DAC>.
    Related source file is DAC.v.
    Found 16x8-bit ROM for signal <dacinreg>.
    Found 8-bit tristate buffer for signal <dac_val>.
    Found 8-bit adder carry out for signal <$n0002>.
    Found 8-bit register for signal <Accum>.
    Found 4-bit up counter for signal <DACaddr>.
    Summary:
	inferred   1 ROM(s).
	inferred   1 Counter(s).
	inferred   8 D-type flip-flop(s).
	inferred   1 Adder/Subtracter(s).
	inferred   8 Tristate(s).
Unit <DAC> synthesized.


Synthesizing Unit <fpga_addr_out>.
    Related source file is fpga_addr_out.v.
    Found 8-bit tristate buffer for signal <dout>.
    Summary:
	inferred   8 Tristate(s).
Unit <fpga_addr_out> synthesized.


Synthesizing Unit <gen_sel_signals>.
    Related source file is gen_sel_signals.v.
WARNING:Xst:646 - Signal <sel_out<31:24>> is assigned but never used.
    Found 32x32-bit ROM for signal <sel_out>.
    Summary:
	inferred   1 ROM(s).
Unit <gen_sel_signals> synthesized.


Synthesizing Unit <router>.
    Related source file is router.v.
    Found 1-bit tristate buffer for signal <tx_uc>.
    Summary:
	inferred   1 Tristate(s).
Unit <router> synthesized.


Synthesizing Unit <clk_mul>.
    Related source file is clk_mul.vf.
Unit <clk_mul> synthesized.


Synthesizing Unit <chrono48_stop3>.
    Related source file is Chrono48_stop3.vf.
WARNING:Xst:653 - Signal <tst_start_pulse> is used but never assigned. Tied to value 0.
WARNING:Xst:646 - Signal <start_sync> is assigned but never used.
WARNING:Xst:646 - Signal <XLXN_111> is assigned but never used.
WARNING:Xst:653 - Signal <XLXN_180> is used but never assigned. Tied to value 0.
WARNING:Xst:646 - Signal <uart_rdy> is assigned but never used.
WARNING:Xst:646 - Signal <cmd_rst_test> is assigned but never used.
WARNING:Xst:646 - Signal <intr> is assigned but never used.
Unit <chrono48_stop3> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# FSMs                             : 3
# ROMs                             : 2
  16x8-bit ROM                     : 1
  32x32-bit ROM                    : 1
# Registers                        : 28
  1-bit register                   : 21
  5-bit register                   : 1
  8-bit register                   : 4
  9-bit register                   : 1
  4-bit register                   : 1
# Counters                         : 6
  4-bit up counter                 : 5
  8-bit up counter                 : 1
# Multiplexers                     : 1
  2-to-1 multiplexer               : 1
# Tristates                        : 25
  1-bit tristate buffer            : 1
  40-bit tristate buffer           : 5
  8-bit tristate buffer            : 19
# Adders/Subtractors               : 1
  8-bit adder carry out            : 1
# Comparators                      : 1
  4-bit comparator equal           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Selecting encoding for FSM_2 ...
Optimizing FSM <FSM_2> on signal <cstate> with one-hot encoding.
Selecting encoding for FSM_1 ...
Optimizing FSM <FSM_1> on signal <state> with one-hot encoding.
Selecting encoding for FSM_0 ...
Optimizing FSM <FSM_0> on signal <state> with one-hot encoding.

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1291 - FF/Latch <data_reg_5> is unconnected in block <inst_decoder>.
WARNING:Xst:1291 - FF/Latch <dout_byte_5> is unconnected in block <XLXI_113>.

Optimizing unit <chrono48_stop3> ...

Optimizing unit <DAC> ...

Optimizing unit <priority_encoder> ...

Optimizing unit <inst_decoder> ...

Optimizing unit <uart_baud> ...

Optimizing unit <uart_rx> ...

Optimizing unit <cntr_reg_interface> ...

Optimizing unit <myfd8ce> ...

Optimizing unit <cc8ce1> ...

Optimizing unit <synclogic> ...

Optimizing unit <sel_vernier> ...

Optimizing unit <andline8> ...

Optimizing unit <andline16> ...

Optimizing unit <ildceline8> ...

Optimizing unit <ildceline16> ...

Optimizing unit <xorcy_dline8> ...

Optimizing unit <xorcy_dline16> ...

Optimizing unit <dff_26bits> ...

Optimizing unit <cc24ce> ...

Optimizing unit <andline40> ...

Optimizing unit <ildceline40> ...

Optimizing unit <xorcy_dline40> ...

Optimizing unit <uart_tx> ...

Optimizing unit <cntr_registers> ...

Optimizing unit <counter32bit> ...

Optimizing unit <vernier_40_gates> ...

Optimizing unit <maincount4channel> ...

Optimizing unit <start_channel> ...

Optimizing unit <stop_channel> ...

Optimizing unit <four_stop_channels> ...
Loading device for application Xst from file 'v200.nph' in environment C:/Xilinx.

Mapping all equations...
WARNING:Xst:1291 - FF/Latch <XLXI_113_dout_byte_5> is unconnected in block <chrono48_stop3>.
Building and optimizing final netlist ...
WARNING:Xst:1291 - FF/Latch <XLXI_100_Accum_0> is unconnected in block <chrono48_stop3>.
Found area constraint ratio of 100 (+ 5) on block chrono48_stop3, actual ratio is 24.
FlipFlop XLXI_111_pkt_addr_3 has been replicated 1 time(s)
FlipFlop XLXI_111_pkt_addr_2 has been replicated 1 time(s)
FlipFlop XLXI_111_pkt_addr_0 has been replicated 1 time(s)
FlipFlop XLXI_111_pkt_addr_1 has been replicated 1 time(s)
FlipFlop XLXI_111_cstate_FFd5 has been replicated 2 time(s)

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s200pq208-6 

 Number of Slices:                     550  out of   2352    23%  
 Number of Slice Flip Flops:           475  out of   4704    10%  
 Number of 4 input LUTs:               259  out of   4704     5%  
 Number of bonded IOBs:                 15  out of    144    10%  
 Number of TBUFs:                      352  out of   2352    14%  
 Number of GCLKs:                        2  out of      4    50%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | Clock_Mul_XLXI_1:CLK2X+Clock_Mul_XLXI_2:CLK2X| 151   |
out_pulse(XLXI_131/XLXI_4/XLXI_5:O)| NONE(*)(XLXI_131/XLXI_4/XLXI_4)| 1     |
XLXI_131/XLXI_3:G                  | NONE                   | 40    |
out_pulse(XLXI_104/XLXI_2/XLXI_18/XLXI_5:O)| NONE(*)(XLXI_104/XLXI_2/XLXI_18/XLXI_4)| 1     |
XLXI_104/XLXI_2/XLXI_9:G           | NONE                   | 40    |
out_pulse(XLXI_104/XLXI_3/XLXI_18/XLXI_5:O)| NONE(*)(XLXI_104/XLXI_3/XLXI_18/XLXI_4)| 1     |
XLXI_104/XLXI_3/XLXI_9:G           | NONE                   | 40    |
out_pulse(XLXI_104/XLXI_4/XLXI_18/XLXI_5:O)| NONE(*)(XLXI_104/XLXI_4/XLXI_18/XLXI_4)| 1     |
XLXI_104/XLXI_4/XLXI_9:G           | NONE                   | 40    |
out_pulse(XLXI_104/XLXI_5/XLXI_18/XLXI_5:O)| NONE(*)(XLXI_104/XLXI_5/XLXI_18/XLXI_4)| 1     |
XLXI_104/XLXI_5/XLXI_9:G           | NONE                   | 40    |
clk                                | IBUFG                  | 113   |
XLXI_111_cstate_FFd3:Q             | NONE                   | 4     |
XLXI_113_startbitsync(XLXI_113__n00091:O)| NONE(*)(XLXI_113_start)| 1     |
XLXI_111_cstate_FFd6:Q             | NONE                   | 1     |
-----------------------------------+------------------------+-------+
(*) These 6 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: 31.680ns (Maximum Frequency: 31.566MHz)
   Minimum input arrival time before clock: 2.520ns
   Maximum output required time after clock: 10.266ns
   Maximum combinational path delay: 9.786ns

=========================================================================
Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd d:\tdc48stop_20140630/_ngo -uc
chrono48_stop.ucf -p xc2s200-pq208-6 chrono48_stop3.ngc chrono48_stop3.ngd 

Reading NGO file "D:/TDC48Stop_20140630/chrono48_stop3.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "chrono48_stop.ucf" ...

Checking timing specifications ...
Checking expanded design ...
WARNING:NgdBuild:454 - logical net 'XLXI_103/ovf24_intr' has no load
WARNING:NgdBuild:454 - logical net 'XLXI_103/XLXI_13_XLXI_1/CO' has no load
WARNING:NgdBuild:479 - The input pad net 'teststop' is driving one or more clock
   loads that should only use a dedicated clock buffer. This could result in
   large clock skews on this net. Check whether the correct type of BUF is being
   used to drive the clock buffer.

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   3

Total memory usage is 41036 kilobytes

Writing NGD file "chrono48_stop3.ngd" ...

Writing NGDBUILD log file "chrono48_stop3.bld"...

NGDBUILD done.
Completed process "Translate".



Started process "Map".

Using target part "2s200pq208-6".
Removing unused or disabled logic...
Running cover...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
Number of errors:      0
Number of warnings:   54
Logic Utilization:
  Total Number Slice Registers:     467 out of  4,704    9%
    Number used as Flip Flops:                    267
    Number used as Latches:                       200
  Number of 4 input LUTs:           434 out of  4,704    9%
Logic Distribution:
    Number of occupied Slices:                         815 out of  2,352   34%
    Number of Slices containing only related logic:    815 out of    815  100%
    Number of Slices containing unrelated logic:         0 out of    815    0%
        *See NOTES below for an explanation of the effects of unrelated logic
Total Number 4 input LUTs:          669 out of  4,704   14%
      Number used as logic:                       434
      Number used as a route-thru:                235
   Number of bonded IOBs:            14 out of    140   10%
      IOB Flip Flops:                               2
   Number of GCLKs:                   2 out of      4   50%
   Number of GCLKIOBs:                1 out of      4   25%
   Number of DLLs:                    2 out of      4   50%

   Number of RPM macros:            3
Total equivalent gate count for design:  22,319
Additional JTAG gate count for IOBs:  720
Peak Memory Usage:  71 MB

NOTES:

   Related logic is defined as being logic that shares connectivity -
   e.g. two LUTs are "related" if they share common inputs.
   When assembling slices, Map gives priority to combine logic that
   is related.  Doing so results in the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin
   packing unrelated logic into a slice once 99% of the slices are
   occupied through related logic packing.

   Note that once logic distribution reaches the 99% level through
   related logic packing, this does not mean the device is completely
   utilized.  Unrelated logic packing will then begin, continuing until
   all usable LUTs and FFs are occupied.  Depending on your timing
   budget, increased levels of unrelated logic packing may adversely
   affect the overall timing performance of your design.


Mapping completed.
See MAP report file "chrono48_stop3_map.mrp" for details.
Completed process "Map".

Mapping Module chrono48_stop3 . . .
MAP command line:
map -intstyle ise -p xc2s200-pq208-6 -cm area -pr b -k 4 -c 100 -tx on -o chrono48_stop3_map.ncd chrono48_stop3.ngd chrono48_stop3.pcf
Mapping Module chrono48_stop3: DONE



Started process "Place & Route".





Constraints file: chrono48_stop3.pcf

Loading device database for application Par from file "chrono48_stop3_map.ncd".
   "chrono48_stop3" is an NCD, version 2.38, device xc2s200, package pq208,
speed -6
Loading device for application Par from file 'v200.nph' in environment
C:/Xilinx.
Device speed data version:  PRODUCTION 1.27 2003-06-19.


Resolving physical constraints.
Finished resolving physical constraints.

Device utilization summary:

   Number of External GCLKIOBs         1 out of 4      25%
   Number of External IOBs            14 out of 140    10%
      Number of LOCed External IOBs   13 out of 14     92%

   Number of SLICEs                  815 out of 2352   34%

   Number of DLLs                      2 out of 4      50%
   Number of GCLKs                     2 out of 4      50%



Overall effort level (-ol):   Standard (set by user)
Placer effort level (-pl):    Standard (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    Standard (set by user)


Phase 1.1
Phase 1.1 (Checksum:98a150) REAL time: 0 secs 

Phase 2.23
Phase 2.23 (Checksum:1312cfe) REAL time: 0 secs 

Phase 3.3
Phase 3.3 (Checksum:1c9c37d) REAL time: 0 secs 

Phase 4.5
Phase 4.5 (Checksum:26259fc) REAL time: 0 secs 

Phase 5.8
....
Phase 5.8 (Checksum:b85e6f) REAL time: 0 secs 

Phase 6.5
Phase 6.5 (Checksum:39386fa) REAL time: 0 secs 

Phase 7.18
Phase 7.18 (Checksum:42c1d79) REAL time: 0 secs 

Writing design to file chrono48_stop3.ncd.

Total REAL time to Placer completion: 0 secs 
Total CPU time to Placer completion: 1 secs 


Phase 1: 3683 unrouted;       REAL time: 0 secs 

Phase 2: 3062 unrouted;       REAL time: 7 secs 

Phase 3: 597 unrouted;       REAL time: 7 secs 

Phase 4: 0 unrouted;       REAL time: 8 secs 

Total REAL time to Router completion: 8 secs 
Total CPU time to Router completion: 8 secs 

Generating "par" statistics.

**************************
Generating Clock Report
**************************

+----------------------------+----------+--------+------------+-------------+
|         Clock Net          | Resource | Fanout |Net Skew(ns)|Max Delay(ns)|
+----------------------------+----------+--------+------------+-------------+
|    clk100mhz_OBUF          |  Global  |  134   |  0.081     |  0.543      |
+----------------------------+----------+--------+------------+-------------+
|XLXI_131/XLXI_4/out_puls    |          |        |            |             |
|                       e    |   Local  |    1   |  0.000     |  0.573      |
+----------------------------+----------+--------+------------+-------------+
|XLXI_104/XLXI_4/XLXI_18/    |          |        |            |             |
|               out_pulse    |   Local  |    1   |  0.000     |  0.573      |
+----------------------------+----------+--------+------------+-------------+
|XLXI_104/XLXI_3/XLXI_18/    |          |        |            |             |
|               out_pulse    |   Local  |    1   |  0.000     |  0.573      |
+----------------------------+----------+--------+------------+-------------+
|XLXI_104/XLXI_2/XLXI_18/    |          |        |            |             |
|               out_pulse    |   Local  |    1   |  0.000     |  0.573      |
+----------------------------+----------+--------+------------+-------------+
|XLXI_104/XLXI_5/XLXI_18/    |          |        |            |             |
|               out_pulse    |   Local  |    1   |  0.000     |  0.587      |
+----------------------------+----------+--------+------------+-------------+
|          clk25mhz          |   Local  |   72   |  1.774     |  4.599      |
+----------------------------+----------+--------+------------+-------------+
|    XLXI_111_cstate_FFd3    |   Local  |    4   |  0.045     |  3.171      |
+----------------------------+----------+--------+------------+-------------+
|    XLXI_111_cstate_FFd6    |   Local  |    2   |  0.000     |  0.853      |
+----------------------------+----------+--------+------------+-------------+
|   XLXI_113_startbitsync    |   Local  |    1   |  0.000     |  0.560      |
+----------------------------+----------+--------+------------+-------------+

Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 8 secs 
Total CPU time to PAR completion: 8 secs 

Peak Memory Usage:  68 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.

Writing design to file chrono48_stop3.ncd.


PAR done.
Completed process "Place & Route".


Started process "Generate Post-Place & Route Static Timing".


Analysis completed Thu Jul 03 14:09:24 2014
--------------------------------------------------------------------------------

Generating Report ...

Completed process "Generate Post-Place & Route Static Timing".

Place & Route Module chrono48_stop3 . . .
PAR command line: par -w -intstyle ise -ol std -t 1 chrono48_stop3_map.ncd chrono48_stop3.ncd chrono48_stop3.pcf
PAR completed successfully




Started process "Generate Programming File".

Completed process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------


Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd d:\tdc48stop_20140630/_ngo -uc
chrono48_stop.ucf -p xc2s200-pq208-6 chrono48_stop3.ngc chrono48_stop3.ngd 

Reading NGO file "D:/TDC48Stop_20140630/chrono48_stop3.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "chrono48_stop.ucf" ...

Checking timing specifications ...
Checking expanded design ...
WARNING:NgdBuild:454 - logical net 'XLXI_103/ovf24_intr' has no load
WARNING:NgdBuild:454 - logical net 'XLXI_103/XLXI_13_XLXI_1/CO' has no load
WARNING:NgdBuild:479 - The input pad net 'teststop' is driving one or more clock
   loads that should only use a dedicated clock buffer. This could result in
   large clock skews on this net. Check whether the correct type of BUF is being
   used to drive the clock buffer.

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   3

Total memory usage is 41036 kilobytes

Writing NGD file "chrono48_stop3.ngd" ...

Writing NGDBUILD log file "chrono48_stop3.bld"...

NGDBUILD done.
Completed process "Translate".



Started process "Map".

Using target part "2s200pq208-6".
Removing unused or disabled logic...
Running cover...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
Number of errors:      0
Number of warnings:   54
Logic Utilization:
  Total Number Slice Registers:     467 out of  4,704    9%
    Number used as Flip Flops:                    267
    Number used as Latches:                       200
  Number of 4 input LUTs:           434 out of  4,704    9%
Logic Distribution:
    Number of occupied Slices:                         815 out of  2,352   34%
    Number of Slices containing only related logic:    815 out of    815  100%
    Number of Slices containing unrelated logic:         0 out of    815    0%
        *See NOTES below for an explanation of the effects of unrelated logic
Total Number 4 input LUTs:          669 out of  4,704   14%
      Number used as logic:                       434
      Number used as a route-thru:                235
   Number of bonded IOBs:            14 out of    140   10%
      IOB Flip Flops:                               2
   Number of GCLKs:                   2 out of      4   50%
   Number of GCLKIOBs:                1 out of      4   25%
   Number of DLLs:                    2 out of      4   50%

   Number of RPM macros:            3
Total equivalent gate count for design:  22,319
Additional JTAG gate count for IOBs:  720
Peak Memory Usage:  71 MB

NOTES:

   Related logic is defined as being logic that shares connectivity -
   e.g. two LUTs are "related" if they share common inputs.
   When assembling slices, Map gives priority to combine logic that
   is related.  Doing so results in the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin
   packing unrelated logic into a slice once 99% of the slices are
   occupied through related logic packing.

   Note that once logic distribution reaches the 99% level through
   related logic packing, this does not mean the device is completely
   utilized.  Unrelated logic packing will then begin, continuing until
   all usable LUTs and FFs are occupied.  Depending on your timing
   budget, increased levels of unrelated logic packing may adversely
   affect the overall timing performance of your design.


Mapping completed.
See MAP report file "chrono48_stop3_map.mrp" for details.
Completed process "Map".

Mapping Module chrono48_stop3 . . .
MAP command line:
map -intstyle ise -p xc2s200-pq208-6 -cm area -pr b -k 4 -c 100 -tx on -o chrono48_stop3_map.ncd chrono48_stop3.ngd chrono48_stop3.pcf
Mapping Module chrono48_stop3: DONE



Started process "Place & Route".





Constraints file: chrono48_stop3.pcf

Loading device database for application Par from file "chrono48_stop3_map.ncd".
   "chrono48_stop3" is an NCD, version 2.38, device xc2s200, package pq208,
speed -6
Loading device for application Par from file 'v200.nph' in environment
C:/Xilinx.
Device speed data version:  PRODUCTION 1.27 2003-06-19.


Resolving physical constraints.
Finished resolving physical constraints.

Device utilization summary:

   Number of External GCLKIOBs         1 out of 4      25%
   Number of External IOBs            14 out of 140    10%
      Number of LOCed External IOBs   13 out of 14     92%

   Number of SLICEs                  815 out of 2352   34%

   Number of DLLs                      2 out of 4      50%
   Number of GCLKs                     2 out of 4      50%



Overall effort level (-ol):   Standard (set by user)
Placer effort level (-pl):    Standard (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    Standard (set by user)


Phase 1.1
Phase 1.1 (Checksum:98a150) REAL time: 0 secs 

Phase 2.23
Phase 2.23 (Checksum:1312cfe) REAL time: 0 secs 

Phase 3.3
Phase 3.3 (Checksum:1c9c37d) REAL time: 0 secs 

Phase 4.5
Phase 4.5 (Checksum:26259fc) REAL time: 0 secs 

Phase 5.8
.....
Phase 5.8 (Checksum:b8571c) REAL time: 0 secs 

Phase 6.5
Phase 6.5 (Checksum:39386fa) REAL time: 0 secs 

Phase 7.18
Phase 7.18 (Checksum:42c1d79) REAL time: 0 secs 

Writing design to file chrono48_stop3.ncd.

Total REAL time to Placer completion: 0 secs 
Total CPU time to Placer completion: 1 secs 


Phase 1: 3683 unrouted;       REAL time: 0 secs 

Phase 2: 3062 unrouted;       REAL time: 7 secs 

Phase 3: 624 unrouted;       REAL time: 7 secs 

Phase 4: 0 unrouted;       REAL time: 8 secs 

Total REAL time to Router completion: 8 secs 
Total CPU time to Router completion: 8 secs 

Generating "par" statistics.

**************************
Generating Clock Report
**************************

+----------------------------+----------+--------+------------+-------------+
|         Clock Net          | Resource | Fanout |Net Skew(ns)|Max Delay(ns)|
+----------------------------+----------+--------+------------+-------------+
|    clk100mhz_OBUF          |  Global  |  134   |  0.081     |  0.543      |
+----------------------------+----------+--------+------------+-------------+
|XLXI_131/XLXI_4/out_puls    |          |        |            |             |
|                       e    |   Local  |    1   |  0.000     |  0.573      |
+----------------------------+----------+--------+------------+-------------+
|XLXI_104/XLXI_4/XLXI_18/    |          |        |            |             |
|               out_pulse    |   Local  |    1   |  0.000     |  0.573      |
+----------------------------+----------+--------+------------+-------------+
|XLXI_104/XLXI_3/XLXI_18/    |          |        |            |             |
|               out_pulse    |   Local  |    1   |  0.000     |  0.573      |
+----------------------------+----------+--------+------------+-------------+
|XLXI_104/XLXI_2/XLXI_18/    |          |        |            |             |
|               out_pulse    |   Local  |    1   |  0.000     |  0.573      |
+----------------------------+----------+--------+------------+-------------+
|XLXI_104/XLXI_5/XLXI_18/    |          |        |            |             |
|               out_pulse    |   Local  |    1   |  0.000     |  0.587      |
+----------------------------+----------+--------+------------+-------------+
|          clk25mhz          |   Local  |   72   |  1.766     |  4.503      |
+----------------------------+----------+--------+------------+-------------+
|    XLXI_111_cstate_FFd3    |   Local  |    4   |  0.038     |  3.110      |
+----------------------------+----------+--------+------------+-------------+
|    XLXI_111_cstate_FFd6    |   Local  |    2   |  0.000     |  0.853      |
+----------------------------+----------+--------+------------+-------------+
|   XLXI_113_startbitsync    |   Local  |    1   |  0.000     |  0.573      |
+----------------------------+----------+--------+------------+-------------+

Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 8 secs 
Total CPU time to PAR completion: 8 secs 

Peak Memory Usage:  68 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.

Writing design to file chrono48_stop3.ncd.


PAR done.
Completed process "Place & Route".


Started process "Generate Post-Place & Route Static Timing".


Analysis completed Thu Jul 03 14:12:57 2014
--------------------------------------------------------------------------------

Generating Report ...

Completed process "Generate Post-Place & Route Static Timing".

Place & Route Module chrono48_stop3 . . .
PAR command line: par -w -intstyle ise -ol std -t 1 chrono48_stop3_map.ncd chrono48_stop3.ncd chrono48_stop3.pcf
PAR completed successfully




Started process "Generate Programming File".

Completed process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------


Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd d:\tdc48stop_20140630/_ngo -uc
chrono48_stop.ucf -p xc2s200-pq208-6 chrono48_stop3.ngc chrono48_stop3.ngd 

Reading NGO file "D:/TDC48Stop_20140630/chrono48_stop3.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "chrono48_stop.ucf" ...

Checking timing specifications ...
Checking expanded design ...
WARNING:NgdBuild:454 - logical net 'XLXI_103/ovf24_intr' has no load
WARNING:NgdBuild:454 - logical net 'XLXI_103/XLXI_13_XLXI_1/CO' has no load
WARNING:NgdBuild:479 - The input pad net 'teststop' is driving one or more clock
   loads that should only use a dedicated clock buffer. This could result in
   large clock skews on this net. Check whether the correct type of BUF is being
   used to drive the clock buffer.

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   3

Total memory usage is 41036 kilobytes

Writing NGD file "chrono48_stop3.ngd" ...

Writing NGDBUILD log file "chrono48_stop3.bld"...

NGDBUILD done.
Completed process "Translate".



Started process "Map".

Using target part "2s200pq208-6".
Removing unused or disabled logic...
Running cover...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
Number of errors:      0
Number of warnings:   54
Logic Utilization:
  Total Number Slice Registers:     467 out of  4,704    9%
    Number used as Flip Flops:                    267
    Number used as Latches:                       200
  Number of 4 input LUTs:           434 out of  4,704    9%
Logic Distribution:
    Number of occupied Slices:                         815 out of  2,352   34%
    Number of Slices containing only related logic:    815 out of    815  100%
    Number of Slices containing unrelated logic:         0 out of    815    0%
        *See NOTES below for an explanation of the effects of unrelated logic
Total Number 4 input LUTs:          669 out of  4,704   14%
      Number used as logic:                       434
      Number used as a route-thru:                235
   Number of bonded IOBs:            14 out of    140   10%
      IOB Flip Flops:                               2
   Number of GCLKs:                   2 out of      4   50%
   Number of GCLKIOBs:                1 out of      4   25%
   Number of DLLs:                    2 out of      4   50%

   Number of RPM macros:            3
Total equivalent gate count for design:  22,319
Additional JTAG gate count for IOBs:  720
Peak Memory Usage:  71 MB

NOTES:

   Related logic is defined as being logic that shares connectivity -
   e.g. two LUTs are "related" if they share common inputs.
   When assembling slices, Map gives priority to combine logic that
   is related.  Doing so results in the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin
   packing unrelated logic into a slice once 99% of the slices are
   occupied through related logic packing.

   Note that once logic distribution reaches the 99% level through
   related logic packing, this does not mean the device is completely
   utilized.  Unrelated logic packing will then begin, continuing until
   all usable LUTs and FFs are occupied.  Depending on your timing
   budget, increased levels of unrelated logic packing may adversely
   affect the overall timing performance of your design.


Mapping completed.
See MAP report file "chrono48_stop3_map.mrp" for details.
Completed process "Map".

Mapping Module chrono48_stop3 . . .
MAP command line:
map -intstyle ise -p xc2s200-pq208-6 -cm area -pr b -k 4 -c 100 -tx on -o chrono48_stop3_map.ncd chrono48_stop3.ngd chrono48_stop3.pcf
Mapping Module chrono48_stop3: DONE



Started process "Place & Route".





Constraints file: chrono48_stop3.pcf

Loading device database for application Par from file "chrono48_stop3_map.ncd".
   "chrono48_stop3" is an NCD, version 2.38, device xc2s200, package pq208,
speed -6
Loading device for application Par from file 'v200.nph' in environment
C:/Xilinx.
Device speed data version:  PRODUCTION 1.27 2003-06-19.


Resolving physical constraints.
Finished resolving physical constraints.

Device utilization summary:

   Number of External GCLKIOBs         1 out of 4      25%
   Number of External IOBs            14 out of 140    10%
      Number of LOCed External IOBs   13 out of 14     92%

   Number of SLICEs                  815 out of 2352   34%

   Number of DLLs                      2 out of 4      50%
   Number of GCLKs                     2 out of 4      50%



Overall effort level (-ol):   Standard (set by user)
Placer effort level (-pl):    Standard (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    Standard (set by user)


Phase 1.1
Phase 1.1 (Checksum:98a150) REAL time: 0 secs 

Phase 2.23
Phase 2.23 (Checksum:1312cfe) REAL time: 0 secs 

Phase 3.3
Phase 3.3 (Checksum:1c9c37d) REAL time: 0 secs 

Phase 4.5
Phase 4.5 (Checksum:26259fc) REAL time: 0 secs 

Phase 5.8
.....
Phase 5.8 (Checksum:b86a72) REAL time: 0 secs 

Phase 6.5
Phase 6.5 (Checksum:39386fa) REAL time: 0 secs 

Phase 7.18
Phase 7.18 (Checksum:42c1d79) REAL time: 0 secs 

Writing design to file chrono48_stop3.ncd.

Total REAL time to Placer completion: 2 secs 
Total CPU time to Placer completion: 1 secs 


Phase 1: 3683 unrouted;       REAL time: 2 secs 

Phase 2: 3062 unrouted;       REAL time: 8 secs 

Phase 3: 628 unrouted;       REAL time: 8 secs 

Phase 4: 0 unrouted;       REAL time: 8 secs 

Total REAL time to Router completion: 8 secs 
Total CPU time to Router completion: 8 secs 

Generating "par" statistics.

**************************
Generating Clock Report
**************************

+----------------------------+----------+--------+------------+-------------+
|         Clock Net          | Resource | Fanout |Net Skew(ns)|Max Delay(ns)|
+----------------------------+----------+--------+------------+-------------+
|    clk100mhz_OBUF          |  Global  |  134   |  0.080     |  0.547      |
+----------------------------+----------+--------+------------+-------------+
|XLXI_131/XLXI_4/out_puls    |          |        |            |             |
|                       e    |   Local  |    1   |  0.000     |  0.573      |
+----------------------------+----------+--------+------------+-------------+
|XLXI_104/XLXI_4/XLXI_18/    |          |        |            |             |
|               out_pulse    |   Local  |    1   |  0.000     |  0.573      |
+----------------------------+----------+--------+------------+-------------+
|XLXI_104/XLXI_3/XLXI_18/    |          |        |            |             |
|               out_pulse    |   Local  |    1   |  0.000     |  0.573      |
+----------------------------+----------+--------+------------+-------------+
|XLXI_104/XLXI_2/XLXI_18/    |          |        |            |             |
|               out_pulse    |   Local  |    1   |  0.000     |  0.573      |
+----------------------------+----------+--------+------------+-------------+
|XLXI_104/XLXI_5/XLXI_18/    |          |        |            |             |
|               out_pulse    |   Local  |    1   |  0.000     |  0.587      |
+----------------------------+----------+--------+------------+-------------+
|          clk25mhz          |   Local  |   72   |  1.766     |  4.503      |
+----------------------------+----------+--------+------------+-------------+
|    XLXI_111_cstate_FFd3    |   Local  |    4   |  0.038     |  3.110      |
+----------------------------+----------+--------+------------+-------------+
|    XLXI_111_cstate_FFd6    |   Local  |    2   |  0.000     |  0.853      |
+----------------------------+----------+--------+------------+-------------+
|   XLXI_113_startbitsync    |   Local  |    1   |  0.000     |  0.573      |
+----------------------------+----------+--------+------------+-------------+

Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 9 secs 
Total CPU time to PAR completion: 8 secs 

Peak Memory Usage:  68 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.

Writing design to file chrono48_stop3.ncd.


PAR done.
Completed process "Place & Route".


Started process "Generate Post-Place & Route Static Timing".


Analysis completed Fri Jul 04 12:15:56 2014
--------------------------------------------------------------------------------

Generating Report ...

Completed process "Generate Post-Place & Route Static Timing".

Place & Route Module chrono48_stop3 . . .
PAR command line: par -w -intstyle ise -ol std -t 1 chrono48_stop3_map.ncd chrono48_stop3.ncd chrono48_stop3.pcf
PAR completed successfully




Started process "Generate Programming File".

Completed process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------


Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd d:\tdc48stop_20140630/_ngo -uc
chrono48_stop.ucf -p xc2s200-pq208-6 chrono48_stop3.ngc chrono48_stop3.ngd 

Reading NGO file "D:/TDC48Stop_20140630/chrono48_stop3.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "chrono48_stop.ucf" ...

Checking timing specifications ...
Checking expanded design ...
WARNING:NgdBuild:454 - logical net 'XLXI_103/ovf24_intr' has no load
WARNING:NgdBuild:454 - logical net 'XLXI_103/XLXI_13_XLXI_1/CO' has no load
WARNING:NgdBuild:479 - The input pad net 'teststop' is driving one or more clock
   loads that should only use a dedicated clock buffer. This could result in
   large clock skews on this net. Check whether the correct type of BUF is being
   used to drive the clock buffer.

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   3

Total memory usage is 41036 kilobytes

Writing NGD file "chrono48_stop3.ngd" ...

Writing NGDBUILD log file "chrono48_stop3.bld"...

NGDBUILD done.
Completed process "Translate".



Started process "Map".

Using target part "2s200pq208-6".
Removing unused or disabled logic...
Running cover...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
Number of errors:      0
Number of warnings:   54
Logic Utilization:
  Total Number Slice Registers:     467 out of  4,704    9%
    Number used as Flip Flops:                    267
    Number used as Latches:                       200
  Number of 4 input LUTs:           434 out of  4,704    9%
Logic Distribution:
    Number of occupied Slices:                         815 out of  2,352   34%
    Number of Slices containing only related logic:    815 out of    815  100%
    Number of Slices containing unrelated logic:         0 out of    815    0%
        *See NOTES below for an explanation of the effects of unrelated logic
Total Number 4 input LUTs:          669 out of  4,704   14%
      Number used as logic:                       434
      Number used as a route-thru:                235
   Number of bonded IOBs:            14 out of    140   10%
      IOB Flip Flops:                               2
   Number of GCLKs:                   2 out of      4   50%
   Number of GCLKIOBs:                1 out of      4   25%
   Number of DLLs:                    2 out of      4   50%

   Number of RPM macros:            3
Total equivalent gate count for design:  22,319
Additional JTAG gate count for IOBs:  720
Peak Memory Usage:  71 MB

NOTES:

   Related logic is defined as being logic that shares connectivity -
   e.g. two LUTs are "related" if they share common inputs.
   When assembling slices, Map gives priority to combine logic that
   is related.  Doing so results in the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin
   packing unrelated logic into a slice once 99% of the slices are
   occupied through related logic packing.

   Note that once logic distribution reaches the 99% level through
   related logic packing, this does not mean the device is completely
   utilized.  Unrelated logic packing will then begin, continuing until
   all usable LUTs and FFs are occupied.  Depending on your timing
   budget, increased levels of unrelated logic packing may adversely
   affect the overall timing performance of your design.


Mapping completed.
See MAP report file "chrono48_stop3_map.mrp" for details.
Completed process "Map".

Mapping Module chrono48_stop3 . . .
MAP command line:
map -intstyle ise -p xc2s200-pq208-6 -cm area -pr b -k 4 -c 100 -tx on -o chrono48_stop3_map.ncd chrono48_stop3.ngd chrono48_stop3.pcf
Mapping Module chrono48_stop3: DONE



Started process "Place & Route".





Constraints file: chrono48_stop3.pcf

Loading device database for application Par from file "chrono48_stop3_map.ncd".
   "chrono48_stop3" is an NCD, version 2.38, device xc2s200, package pq208,
speed -6
Loading device for application Par from file 'v200.nph' in environment
C:/Xilinx.
Device speed data version:  PRODUCTION 1.27 2003-06-19.


Resolving physical constraints.
Finished resolving physical constraints.

Device utilization summary:

   Number of External GCLKIOBs         1 out of 4      25%
   Number of External IOBs            14 out of 140    10%
      Number of LOCed External IOBs   13 out of 14     92%

   Number of SLICEs                  815 out of 2352   34%

   Number of DLLs                      2 out of 4      50%
   Number of GCLKs                     2 out of 4      50%



Overall effort level (-ol):   Standard (set by user)
Placer effort level (-pl):    Standard (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    Standard (set by user)


Phase 1.1
Phase 1.1 (Checksum:98a150) REAL time: 0 secs 

Phase 2.23
Phase 2.23 (Checksum:1312cfe) REAL time: 0 secs 

Phase 3.3
Phase 3.3 (Checksum:1c9c37d) REAL time: 0 secs 

Phase 4.5
Phase 4.5 (Checksum:26259fc) REAL time: 0 secs 

Phase 5.8
.....
Phase 5.8 (Checksum:b85127) REAL time: 0 secs 

Phase 6.5
Phase 6.5 (Checksum:39386fa) REAL time: 0 secs 

Phase 7.18
Phase 7.18 (Checksum:42c1d79) REAL time: 2 secs 

Writing design to file chrono48_stop3.ncd.

Total REAL time to Placer completion: 2 secs 
Total CPU time to Placer completion: 1 secs 


Phase 1: 3683 unrouted;       REAL time: 2 secs 

Phase 2: 3062 unrouted;       REAL time: 8 secs 

Phase 3: 562 unrouted;       REAL time: 8 secs 

Phase 4: 0 unrouted;       REAL time: 8 secs 

Total REAL time to Router completion: 9 secs 
Total CPU time to Router completion: 8 secs 

Generating "par" statistics.

**************************
Generating Clock Report
**************************

+----------------------------+----------+--------+------------+-------------+
|         Clock Net          | Resource | Fanout |Net Skew(ns)|Max Delay(ns)|
+----------------------------+----------+--------+------------+-------------+
|    clk100mhz_OBUF          |  Global  |  134   |  0.080     |  0.547      |
+----------------------------+----------+--------+------------+-------------+
|XLXI_131/XLXI_4/out_puls    |          |        |            |             |
|                       e    |   Local  |    1   |  0.000     |  0.573      |
+----------------------------+----------+--------+------------+-------------+
|XLXI_104/XLXI_4/XLXI_18/    |          |        |            |             |
|               out_pulse    |   Local  |    1   |  0.000     |  0.573      |
+----------------------------+----------+--------+------------+-------------+
|XLXI_104/XLXI_3/XLXI_18/    |          |        |            |             |
|               out_pulse    |   Local  |    1   |  0.000     |  0.573      |
+----------------------------+----------+--------+------------+-------------+
|XLXI_104/XLXI_2/XLXI_18/    |          |        |            |             |
|               out_pulse    |   Local  |    1   |  0.000     |  0.573      |
+----------------------------+----------+--------+------------+-------------+
|XLXI_104/XLXI_5/XLXI_18/    |          |        |            |             |
|               out_pulse    |   Local  |    1   |  0.000     |  0.587      |
+----------------------------+----------+--------+------------+-------------+
|          clk25mhz          |   Local  |   72   |  1.911     |  4.950      |
+----------------------------+----------+--------+------------+-------------+
|    XLXI_111_cstate_FFd3    |   Local  |    4   |  0.011     |  3.173      |
+----------------------------+----------+--------+------------+-------------+
|    XLXI_111_cstate_FFd6    |   Local  |    2   |  0.000     |  1.201      |
+----------------------------+----------+--------+------------+-------------+
|   XLXI_113_startbitsync    |   Local  |    1   |  0.000     |  0.573      |
+----------------------------+----------+--------+------------+-------------+

Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 9 secs 
Total CPU time to PAR completion: 8 secs 

Peak Memory Usage:  68 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.

Writing design to file chrono48_stop3.ncd.


PAR done.
Completed process "Place & Route".


Started process "Generate Post-Place & Route Static Timing".


Analysis completed Sat Jul 05 11:08:46 2014
--------------------------------------------------------------------------------

Generating Report ...

Completed process "Generate Post-Place & Route Static Timing".

Place & Route Module chrono48_stop3 . . .
PAR command line: par -w -intstyle ise -ol std -t 1 chrono48_stop3_map.ncd chrono48_stop3.ncd chrono48_stop3.pcf
PAR completed successfully




Started process "Generate Programming File".

Completed process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------


Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd d:\tdc48stop_20140630/_ngo -uc
chrono48_stop.ucf -p xc2s200-pq208-6 chrono48_stop3.ngc chrono48_stop3.ngd 

Reading NGO file "D:/TDC48Stop_20140630/chrono48_stop3.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "chrono48_stop.ucf" ...

Checking timing specifications ...
Checking expanded design ...
WARNING:NgdBuild:454 - logical net 'XLXI_103/ovf24_intr' has no load
WARNING:NgdBuild:454 - logical net 'XLXI_103/XLXI_13_XLXI_1/CO' has no load
WARNING:NgdBuild:479 - The input pad net 'teststop' is driving one or more clock
   loads that should only use a dedicated clock buffer. This could result in
   large clock skews on this net. Check whether the correct type of BUF is being
   used to drive the clock buffer.

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   3

Total memory usage is 41036 kilobytes

Writing NGD file "chrono48_stop3.ngd" ...

Writing NGDBUILD log file "chrono48_stop3.bld"...

NGDBUILD done.
Completed process "Translate".



Started process "Map".

Using target part "2s200pq208-6".
Removing unused or disabled logic...
Running cover...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
Number of errors:      0
Number of warnings:   54
Logic Utilization:
  Total Number Slice Registers:     467 out of  4,704    9%
    Number used as Flip Flops:                    267
    Number used as Latches:                       200
  Number of 4 input LUTs:           434 out of  4,704    9%
Logic Distribution:
    Number of occupied Slices:                         815 out of  2,352   34%
    Number of Slices containing only related logic:    815 out of    815  100%
    Number of Slices containing unrelated logic:         0 out of    815    0%
        *See NOTES below for an explanation of the effects of unrelated logic
Total Number 4 input LUTs:          669 out of  4,704   14%
      Number used as logic:                       434
      Number used as a route-thru:                235
   Number of bonded IOBs:            14 out of    140   10%
      IOB Flip Flops:                               2
   Number of GCLKs:                   2 out of      4   50%
   Number of GCLKIOBs:                1 out of      4   25%
   Number of DLLs:                    2 out of      4   50%

   Number of RPM macros:            3
Total equivalent gate count for design:  22,319
Additional JTAG gate count for IOBs:  720
Peak Memory Usage:  71 MB

NOTES:

   Related logic is defined as being logic that shares connectivity -
   e.g. two LUTs are "related" if they share common inputs.
   When assembling slices, Map gives priority to combine logic that
   is related.  Doing so results in the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin
   packing unrelated logic into a slice once 99% of the slices are
   occupied through related logic packing.

   Note that once logic distribution reaches the 99% level through
   related logic packing, this does not mean the device is completely
   utilized.  Unrelated logic packing will then begin, continuing until
   all usable LUTs and FFs are occupied.  Depending on your timing
   budget, increased levels of unrelated logic packing may adversely
   affect the overall timing performance of your design.


Mapping completed.
See MAP report file "chrono48_stop3_map.mrp" for details.
Completed process "Map".

Mapping Module chrono48_stop3 . . .
MAP command line:
map -intstyle ise -p xc2s200-pq208-6 -cm area -pr b -k 4 -c 100 -tx on -o chrono48_stop3_map.ncd chrono48_stop3.ngd chrono48_stop3.pcf
Mapping Module chrono48_stop3: DONE



Started process "Place & Route".





Constraints file: chrono48_stop3.pcf

Loading device database for application Par from file "chrono48_stop3_map.ncd".
   "chrono48_stop3" is an NCD, version 2.38, device xc2s200, package pq208,
speed -6
Loading device for application Par from file 'v200.nph' in environment
C:/Xilinx.
Device speed data version:  PRODUCTION 1.27 2003-06-19.


Resolving physical constraints.
Finished resolving physical constraints.

Device utilization summary:

   Number of External GCLKIOBs         1 out of 4      25%
   Number of External IOBs            14 out of 140    10%
      Number of LOCed External IOBs   13 out of 14     92%

   Number of SLICEs                  815 out of 2352   34%

   Number of DLLs                      2 out of 4      50%
   Number of GCLKs                     2 out of 4      50%



Overall effort level (-ol):   Standard (set by user)
Placer effort level (-pl):    Standard (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    Standard (set by user)


Phase 1.1
Phase 1.1 (Checksum:98a150) REAL time: 2 secs 

Phase 2.23
Phase 2.23 (Checksum:1312cfe) REAL time: 2 secs 

Phase 3.3
Phase 3.3 (Checksum:1c9c37d) REAL time: 2 secs 

Phase 4.5
Phase 4.5 (Checksum:26259fc) REAL time: 2 secs 

Phase 5.8
.....
Phase 5.8 (Checksum:b84a1f) REAL time: 2 secs 

Phase 6.5
Phase 6.5 (Checksum:39386fa) REAL time: 2 secs 

Phase 7.18
Phase 7.18 (Checksum:42c1d79) REAL time: 2 secs 

Writing design to file chrono48_stop3.ncd.

Total REAL time to Placer completion: 2 secs 
Total CPU time to Placer completion: 1 secs 


Phase 1: 3683 unrouted;       REAL time: 2 secs 

Phase 2: 3062 unrouted;       REAL time: 8 secs 

Phase 3: 559 unrouted;       REAL time: 9 secs 

Phase 4: 0 unrouted;       REAL time: 9 secs 

Total REAL time to Router completion: 9 secs 
Total CPU time to Router completion: 8 secs 

Generating "par" statistics.

**************************
Generating Clock Report
**************************

+----------------------------+----------+--------+------------+-------------+
|         Clock Net          | Resource | Fanout |Net Skew(ns)|Max Delay(ns)|
+----------------------------+----------+--------+------------+-------------+
|    clk100mhz_OBUF          |  Global  |  134   |  0.080     |  0.547      |
+----------------------------+----------+--------+------------+-------------+
|XLXI_131/XLXI_4/out_puls    |          |        |            |             |
|                       e    |   Local  |    1   |  0.000     |  0.573      |
+----------------------------+----------+--------+------------+-------------+
|XLXI_104/XLXI_4/XLXI_18/    |          |        |            |             |
|               out_pulse    |   Local  |    1   |  0.000     |  0.573      |
+----------------------------+----------+--------+------------+-------------+
|XLXI_104/XLXI_3/XLXI_18/    |          |        |            |             |
|               out_pulse    |   Local  |    1   |  0.000     |  0.573      |
+----------------------------+----------+--------+------------+-------------+
|XLXI_104/XLXI_2/XLXI_18/    |          |        |            |             |
|               out_pulse    |   Local  |    1   |  0.000     |  0.573      |
+----------------------------+----------+--------+------------+-------------+
|XLXI_104/XLXI_5/XLXI_18/    |          |        |            |             |
|               out_pulse    |   Local  |    1   |  0.000     |  0.587      |
+----------------------------+----------+--------+------------+-------------+
|          clk25mhz          |   Local  |   72   |  1.911     |  4.950      |
+----------------------------+----------+--------+------------+-------------+
|    XLXI_111_cstate_FFd3    |   Local  |    4   |  0.011     |  3.173      |
+----------------------------+----------+--------+------------+-------------+
|    XLXI_111_cstate_FFd6    |   Local  |    2   |  0.000     |  1.201      |
+----------------------------+----------+--------+------------+-------------+
|   XLXI_113_startbitsync    |   Local  |    1   |  0.000     |  0.573      |
+----------------------------+----------+--------+------------+-------------+

Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 10 secs 
Total CPU time to PAR completion: 8 secs 

Peak Memory Usage:  68 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.

Writing design to file chrono48_stop3.ncd.


PAR done.
Completed process "Place & Route".


Started process "Generate Post-Place & Route Static Timing".


Analysis completed Tue Jul 08 09:18:53 2014
--------------------------------------------------------------------------------

Generating Report ...

Completed process "Generate Post-Place & Route Static Timing".

Place & Route Module chrono48_stop3 . . .
PAR command line: par -w -intstyle ise -ol std -t 1 chrono48_stop3_map.ncd chrono48_stop3.ncd chrono48_stop3.pcf
PAR completed successfully




Started process "Generate Programming File".

Completed process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------


Started process "View Verilog Functional Model".

Release 6.1i - sch2verilog G.23
Copyright (c) 1995-2003 Xilinx, Inc.  All rights reserved.
WARNING:DesignEntry:15 - Bus "dout(7:0)" is connected to too many source pins
   and/or IO Ports. A Wired Or connection will be used
WARNING:DesignEntry:15 - Bus "XLXN_76(39:0)" is connected to too many source
   pins and/or IO Ports. A Wired Or connection will be used
WARNING:DesignEntry:13 - Net "intr" is connected to source pins and/or IO ports
   while there is no load pin connected to it
WARNING:DesignEntry:13 - Net "XLXN_111" is connected to source pins and/or IO
   ports while there is no load pin connected to it
WARNING:DesignEntry:13 - Net "cmd_rst_test" is connected to source pins and/or
   IO ports while there is no load pin connected to it
WARNING:DesignEntry:13 - Net "uart_rdy" is connected to source pins and/or IO
   ports while there is no load pin connected to it
WARNING:DesignEntry:13 - Net "start_sync" is connected to source pins and/or IO
   ports while there is no load pin connected to it
WARNING:DesignEntry:11 - Net "XLXN_180" is connected to load pins and/or IO
   Port, but there is no source pin or IO Port connected to it
DRC Check completed: No Error found.
Verilog netlist file generated.
Completed process "View Verilog Functional Model".





Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling source file "clk_mul.vf"
Module <clk_mul> compiled
Compiling source file "router.v"
Module <router> compiled
Compiling source file "gen_sel_signals.v"
Module <gen_sel_signals> compiled
Compiling source file "fpga_addr_out.v"
Module <fpga_addr_out> compiled
Compiling source file "DAC.v"
Module <DAC> compiled
Compiling source file "priority_encoder.v"
Module <priority_encoder> compiled
Compiling source file "myfd8ce.vf"
Module <myfd8ce> compiled
Compiling source file "DFF_26bits.vf"
Module <dff_26bits> compiled
Compiling source file "cntr_registers.vf"
Module <cntr_registers> compiled
Compiling source file "cntr_reg_interface.v"
Module <cntr_reg_interface> compiled
Compiling source file "cc8ce1.vf"
Module <cc8ce1> compiled
Compiling source file "cc24ce.vf"
Module <cc24ce> compiled
Compiling source file "counter32bit.vf"
Module <counter32bit> compiled
Compiling source file "MainCount4Channel.vf"
Module <maincount4channel> compiled
Compiling source file "synclogic.vf"
Module <synclogic> compiled
Compiling source file "sel_vernier.v"
Module <sel_vernier> compiled
Compiling source file "andline8.vf"
Module <andline8> compiled
Compiling source file "andline16.vf"
Module <andline16> compiled
Compiling source file "andline40.vf"
Module <andline40> compiled
Compiling source file "ildceline8.vf"
Module <ildceline8> compiled
Compiling source file "ildceline16.vf"
Module <ildceline16> compiled
Compiling source file "ildceline40.vf"
Module <ildceline40> compiled
Compiling source file "xorcy_dline8.vf"
Module <xorcy_dline8> compiled
Compiling source file "xorcy_dline16.vf"
Module <xorcy_dline16> compiled
Compiling source file "xorcy_dline40.vf"
Module <xorcy_dline40> compiled
Compiling source file "vernier_40_gates.vf"
Module <vernier_40_gates> compiled
Compiling source file "stop_channel.vf"
Module <stop_channel> compiled
Compiling source file "four_stop_channels.vf"
Module <four_stop_channels> compiled
Compiling source file "inst_decoder.v"
Compiling source file "uart_baud.v"
Module <inst_decoder> compiled
Module <uart_baud> compiled
Compiling source file "uart_rx.v"
Module <uart_rx> compiled
Compiling source file "uart_tx.v"
Module <uart_tx> compiled
Compiling source file "start_channel.vf"
Module <start_channel> compiled
Compiling source file "Chrono48_stop3.vf"
Module <chrono48_stop3> compiled
No errors in compilation
Analysis of file <chrono48_stop3.prj> succeeded.
 

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <chrono48_stop3>.
Module <chrono48_stop3> is correct for synthesis.
 
    Set user-defined property "RLOC_ORIGIN =  R5C26" for instance <XLXI_103> in unit <chrono48_stop3>.
    Set user-defined property "RLOC_ORIGIN =  R8C3" for instance <XLXI_104> in unit <chrono48_stop3>.
    Set user-defined property "RLOC_ORIGIN =  R27C7" for instance <XLXI_131> in unit <chrono48_stop3>.
Analyzing module <clk_mul>.
Module <clk_mul> is correct for synthesis.
 
    Set user-defined property "LOC =  dll0" for instance <XLXI_1> in unit <clk_mul>.
    Set user-defined property "CLKDV_DIVIDE =  16.000000" for instance <XLXI_1> in unit <clk_mul>.
    Set user-defined property "DUTY_CYCLE_CORRECTION =  true" for instance <XLXI_1> in unit <clk_mul>.
    Set user-defined property "LOC =  dll1" for instance <XLXI_2> in unit <clk_mul>.
    Set user-defined property "CLKDV_DIVIDE =  16.000000" for instance <XLXI_2> in unit <clk_mul>.
    Set user-defined property "DUTY_CYCLE_CORRECTION =  true" for instance <XLXI_2> in unit <clk_mul>.
    Set user-defined property "LOC =  gclkbuf0" for instance <XLXI_4> in unit <clk_mul>.
    Set user-defined property "LOC =  gclkbuf1" for instance <XLXI_5> in unit <clk_mul>.
Analyzing module <CLKDLL>.
Analyzing module <IBUFG>.
Analyzing module <BUFG>.
Analyzing module <INV>.
Analyzing module <IBUF>.
Analyzing module <OBUF_F_24>.
Analyzing module <router>.
Module <router> is correct for synthesis.
 
Analyzing module <gen_sel_signals>.
Module <gen_sel_signals> is correct for synthesis.
 
Analyzing module <fpga_addr_out>.
Module <fpga_addr_out> is correct for synthesis.
 
Analyzing module <DAC>.
Module <DAC> is correct for synthesis.
 
Analyzing module <priority_encoder>.
Module <priority_encoder> is correct for synthesis.
 
Analyzing module <maincount4channel>.
Module <maincount4channel> is correct for synthesis.
 
    Set user-defined property "RLOC =  R5C3" for instance <XLXI_11> in unit <maincount4channel>.
Analyzing module <cntr_registers>.
Module <cntr_registers> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0" for instance <XLXI_37> in unit <cntr_registers>.
    Set user-defined property "RLOC =  R1C0" for instance <XLXI_38> in unit <cntr_registers>.
    Set user-defined property "RLOC =  R2C0" for instance <XLXI_39> in unit <cntr_registers>.
    Set user-defined property "RLOC =  R3C0" for instance <XLXI_40> in unit <cntr_registers>.
Analyzing module <dff_26bits>.
Module <dff_26bits> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C4" for instance <XLXI_5> in unit <dff_26bits>.
    Set user-defined property "RLOC =  R0C8" for instance <XLXI_6> in unit <dff_26bits>.
    Set user-defined property "RLOC =  R0C12.S1" for instance <XLXI_7> in unit <dff_26bits>.
    Set user-defined property "INIT =  0" for instance <XLXI_7> in unit <dff_26bits>.
    Set user-defined property "RLOC =  R0C12.S0" for instance <XLXI_8> in unit <dff_26bits>.
    Set user-defined property "INIT =  0" for instance <XLXI_8> in unit <dff_26bits>.
    Set user-defined property "RLOC =  R0C0" for instance <XLXI_9> in unit <dff_26bits>.
    Set user-defined property "RLOC =  R0C13.S1" for instance <XLXI_10> in unit <dff_26bits>.
    Set user-defined property "INIT =  0" for instance <XLXI_10> in unit <dff_26bits>.
Analyzing module <myfd8ce>.
Module <myfd8ce> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0.S1" for instance <I_Q0> in unit <myfd8ce>.
    Set user-defined property "INIT =  0" for instance <I_Q0> in unit <myfd8ce>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <I_Q1> in unit <myfd8ce>.
    Set user-defined property "INIT =  0" for instance <I_Q1> in unit <myfd8ce>.
    Set user-defined property "RLOC =  R0C1.S1" for instance <I_Q2> in unit <myfd8ce>.
    Set user-defined property "INIT =  0" for instance <I_Q2> in unit <myfd8ce>.
    Set user-defined property "RLOC =  R0C1.S0" for instance <I_Q3> in unit <myfd8ce>.
    Set user-defined property "INIT =  0" for instance <I_Q3> in unit <myfd8ce>.
    Set user-defined property "RLOC =  R0C2.S1" for instance <I_Q4> in unit <myfd8ce>.
    Set user-defined property "INIT =  0" for instance <I_Q4> in unit <myfd8ce>.
    Set user-defined property "RLOC =  R0C2.S0" for instance <I_Q5> in unit <myfd8ce>.
    Set user-defined property "INIT =  0" for instance <I_Q5> in unit <myfd8ce>.
    Set user-defined property "RLOC =  R0C3.S1" for instance <I_Q6> in unit <myfd8ce>.
    Set user-defined property "INIT =  0" for instance <I_Q6> in unit <myfd8ce>.
    Set user-defined property "RLOC =  R0C3.S0" for instance <I_Q7> in unit <myfd8ce>.
    Set user-defined property "INIT =  0" for instance <I_Q7> in unit <myfd8ce>.
Analyzing module <FDCE>.
Analyzing module <cntr_reg_interface>.
Module <cntr_reg_interface> is correct for synthesis.
 
Analyzing module <counter32bit>.
Module <counter32bit> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0" for instance <XLXI_1> in unit <counter32bit>.
    Set user-defined property "INIT =  0" for instance <XLXI_5> in unit <counter32bit>.
    Set user-defined property "INIT =  0" for instance <XLXI_9> in unit <counter32bit>.
Analyzing module <cc24ce>.
Module <cc24ce> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0" for instance <XLXI_2> in unit <cc24ce>.
    Set user-defined property "RLOC =  R4C0" for instance <XLXI_3> in unit <cc24ce>.
    Set user-defined property "RLOC =  R8C0" for instance <XLXI_4> in unit <cc24ce>.
    Set user-defined property "RLOC =  R12C0" for instance <XLXI_7> in unit <cc24ce>.
Analyzing module <cc8ce1>.
Module <cc8ce1> is correct for synthesis.
 
    Set user-defined property "RLOC =  R3C0.S0" for instance <I_36_4> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R3C0.S0" for instance <I_36_26> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R3C0.S0" for instance <I_36_35> in unit <cc8ce1>.
    Set user-defined property "INIT =  0" for instance <I_36_35> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R3C0.S0" for instance <I_36_36> in unit <cc8ce1>.
    Set user-defined property "INIT =  0" for instance <I_36_36> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R2C0.S0" for instance <I_36_224> in unit <cc8ce1>.
    Set user-defined property "INIT =  0" for instance <I_36_224> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R2C0.S0" for instance <I_36_233> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R2C0.S0" for instance <I_36_237> in unit <cc8ce1>.
    Set user-defined property "INIT =  0" for instance <I_36_237> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R2C0.S0" for instance <I_36_246> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R1C0.S0" for instance <I_36_250> in unit <cc8ce1>.
    Set user-defined property "INIT =  0" for instance <I_36_250> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R1C0.S0" for instance <I_36_259> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R1C0.S0" for instance <I_36_263> in unit <cc8ce1>.
    Set user-defined property "INIT =  0" for instance <I_36_263> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R1C0.S0" for instance <I_36_272> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <I_36_276> in unit <cc8ce1>.
    Set user-defined property "INIT =  0" for instance <I_36_276> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <I_36_285> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <I_36_289> in unit <cc8ce1>.
    Set user-defined property "INIT =  0" for instance <I_36_289> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <I_36_298> in unit <cc8ce1>.
Analyzing module <MUXCY_L>.
Analyzing module <XORCY>.
Analyzing module <MUXCY>.
Analyzing module <AND2B1>.
Analyzing module <VCC>.
Analyzing module <four_stop_channels>.
Module <four_stop_channels> is correct for synthesis.
 
    Set user-defined property "RLOC =  R14C0" for instance <XLXI_2> in unit <four_stop_channels>.
    Set user-defined property "RLOC =  R12C0" for instance <XLXI_3> in unit <four_stop_channels>.
    Set user-defined property "RLOC =  R10C0" for instance <XLXI_4> in unit <four_stop_channels>.
    Set user-defined property "RLOC =  R8C0" for instance <XLXI_5> in unit <four_stop_channels>.
Analyzing module <stop_channel>.
Module <stop_channel> is correct for synthesis.
 
    Set user-defined property "INIT =  0" for instance <XLXI_17> in unit <stop_channel>.
    Set user-defined property "RLOC =  R1C0" for instance <XLXI_18> in unit <stop_channel>.
    Set user-defined property "RLOC =  R0C1" for instance <XLXI_19> in unit <stop_channel>.
Analyzing module <XOR2>.
Analyzing module <AND2>.
Analyzing module <FDC>.
Analyzing module <synclogic>.
Module <synclogic> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0.S0" for instance <ff_clksyn> in unit <synclogic>.
    Set user-defined property "INIT =  0" for instance <ff_clksyn> in unit <synclogic>.
    Set user-defined property "RLOC =  R0C0.S1" for instance <XLXI_4> in unit <synclogic>.
    Set user-defined property "INIT =  0" for instance <XLXI_4> in unit <synclogic>.
    Set user-defined property "RLOC =  R0C0.S1" for instance <XLXI_6> in unit <synclogic>.
Analyzing module <OR2>.
Analyzing module <FMAP>.
Analyzing module <vernier_40_gates>.
Module <vernier_40_gates> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0" for instance <XLXI_2> in unit <vernier_40_gates>.
    Set user-defined property "RLOC =  R1C0" for instance <XLXI_3> in unit <vernier_40_gates>.
    Set user-defined property "RLOC =  R1C0" for instance <XLXI_4> in unit <vernier_40_gates>.
Analyzing module <sel_vernier>.
Module <sel_vernier> is correct for synthesis.
 
Analyzing module <andline40>.
Module <andline40> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C16" for instance <XLXI_1> in unit <andline40>.
    Set user-defined property "RLOC =  R0C8" for instance <XLXI_2> in unit <andline40>.
    Set user-defined property "RLOC =  R0C0" for instance <XLXI_3> in unit <andline40>.
Analyzing module <andline8>.
Module <andline8> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0.S1" for instance <and_0> in unit <andline8>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <and_1> in unit <andline8>.
    Set user-defined property "RLOC =  R0C1.S1" for instance <and_2> in unit <andline8>.
    Set user-defined property "RLOC =  R0C1.S0" for instance <and_3> in unit <andline8>.
    Set user-defined property "RLOC =  R0C2.S1" for instance <and_4> in unit <andline8>.
    Set user-defined property "RLOC =  R0C2.S0" for instance <and_5> in unit <andline8>.
    Set user-defined property "RLOC =  R0C3.S1" for instance <and_6> in unit <andline8>.
    Set user-defined property "RLOC =  R0C3.S0" for instance <and_7> in unit <andline8>.
Analyzing module <MULT_AND>.
Analyzing module <andline16>.
Module <andline16> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0.S1" for instance <and_0> in unit <andline16>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <and_1> in unit <andline16>.
    Set user-defined property "RLOC =  R0C1.S1" for instance <and_2> in unit <andline16>.
    Set user-defined property "RLOC =  R0C1.S0" for instance <and_3> in unit <andline16>.
    Set user-defined property "RLOC =  R0C2.S1" for instance <and_4> in unit <andline16>.
    Set user-defined property "RLOC =  R0C2.S0" for instance <and_5> in unit <andline16>.
    Set user-defined property "RLOC =  R0C3.S1" for instance <and_6> in unit <andline16>.
    Set user-defined property "RLOC =  R0C3.S0" for instance <and_7> in unit <andline16>.
    Set user-defined property "RLOC =  R0C4.S1" for instance <and_8> in unit <andline16>.
    Set user-defined property "RLOC =  R0C4.S0" for instance <and_9> in unit <andline16>.
    Set user-defined property "RLOC =  R0C5.S1" for instance <and_10> in unit <andline16>.
    Set user-defined property "RLOC =  R0C5.S0" for instance <and_11> in unit <andline16>.
    Set user-defined property "RLOC =  R0C6.S1" for instance <and_12> in unit <andline16>.
    Set user-defined property "RLOC =  R0C6.S0" for instance <and_13> in unit <andline16>.
    Set user-defined property "RLOC =  R0C7.S1" for instance <and_14> in unit <andline16>.
    Set user-defined property "RLOC =  R0C7.S0" for instance <and_15> in unit <andline16>.
Analyzing module <ildceline40>.
Module <ildceline40> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C16" for instance <XLXI_4> in unit <ildceline40>.
    Set user-defined property "RLOC =  R0C8" for instance <XLXI_5> in unit <ildceline40>.
    Set user-defined property "RLOC =  R0C0" for instance <XLXI_6> in unit <ildceline40>.
Analyzing module <ildceline8>.
Module <ildceline8> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0.S1" for instance <latch_0> in unit <ildceline8>.
    Set user-defined property "INIT =  0" for instance <latch_0> in unit <ildceline8>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <latch_1> in unit <ildceline8>.
    Set user-defined property "INIT =  0" for instance <latch_1> in unit <ildceline8>.
    Set user-defined property "RLOC =  R0C1.S1" for instance <latch_2> in unit <ildceline8>.
    Set user-defined property "INIT =  0" for instance <latch_2> in unit <ildceline8>.
    Set user-defined property "RLOC =  R0C1.S0" for instance <latch_3> in unit <ildceline8>.
    Set user-defined property "INIT =  0" for instance <latch_3> in unit <ildceline8>.
    Set user-defined property "RLOC =  R0C2.S1" for instance <latch_4> in unit <ildceline8>.
    Set user-defined property "INIT =  0" for instance <latch_4> in unit <ildceline8>.
    Set user-defined property "RLOC =  R0C2.S0" for instance <latch_5> in unit <ildceline8>.
    Set user-defined property "INIT =  0" for instance <latch_5> in unit <ildceline8>.
    Set user-defined property "RLOC =  R0C3.S1" for instance <latch_6> in unit <ildceline8>.
    Set user-defined property "INIT =  0" for instance <latch_6> in unit <ildceline8>.
    Set user-defined property "RLOC =  R0C3.S0" for instance <latch_7> in unit <ildceline8>.
    Set user-defined property "INIT =  0" for instance <latch_7> in unit <ildceline8>.
Analyzing module <LDCE_1>.
Analyzing module <ildceline16>.
Module <ildceline16> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0.S1" for instance <latch_0> in unit <ildceline16>.
    Set user-defined property "INIT =  0" for instance <latch_0> in unit <ildceline16>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <latch_1> in unit <ildceline16>.
    Set user-defined property "INIT =  0" for instance <latch_1> in unit <ildceline16>.
    Set user-defined property "RLOC =  R0C1.S1" for instance <latch_2> in unit <ildceline16>.
    Set user-defined property "INIT =  0" for instance <latch_2> in unit <ildceline16>.
    Set user-defined property "RLOC =  R0C1.S0" for instance <latch_3> in unit <ildceline16>.
    Set user-defined property "INIT =  0" for instance <latch_3> in unit <ildceline16>.
    Set user-defined property "RLOC =  R0C2.S1" for instance <latch_4> in unit <ildceline16>.
    Set user-defined property "INIT =  0" for instance <latch_4> in unit <ildceline16>.
    Set user-defined property "RLOC =  R0C2.S0" for instance <latch_5> in unit <ildceline16>.
    Set user-defined property "INIT =  0" for instance <latch_5> in unit <ildceline16>.
    Set user-defined property "RLOC =  R0C3.S1" for instance <latch_6> in unit <ildceline16>.
    Set user-defined property "INIT =  0" for instance <latch_6> in unit <ildceline16>.
    Set user-defined property "RLOC =  R0C3.S0" for instance <latch_7> in unit <ildceline16>.
    Set user-defined property "INIT =  0" for instance <latch_7> in unit <ildceline16>.
    Set user-defined property "RLOC =  R0C4.S1" for instance <latch_8> in unit <ildceline16>.
    Set user-defined property "INIT =  0" for instance <latch_8> in unit <ildceline16>.
    Set user-defined property "RLOC =  R0C4.S0" for instance <latch_9> in unit <ildceline16>.
    Set user-defined property "INIT =  0" for instance <latch_9> in unit <ildceline16>.
    Set user-defined property "RLOC =  R0C5.S1" for instance <latch_10> in unit <ildceline16>.
    Set user-defined property "INIT =  0" for instance <latch_10> in unit <ildceline16>.
    Set user-defined property "RLOC =  R0C5.S0" for instance <latch_11> in unit <ildceline16>.
    Set user-defined property "INIT =  0" for instance <latch_11> in unit <ildceline16>.
    Set user-defined property "RLOC =  R0C6.S1" for instance <latch_12> in unit <ildceline16>.
    Set user-defined property "INIT =  0" for instance <latch_12> in unit <ildceline16>.
    Set user-defined property "RLOC =  R0C6.S0" for instance <latch_13> in unit <ildceline16>.
    Set user-defined property "INIT =  0" for instance <latch_13> in unit <ildceline16>.
    Set user-defined property "RLOC =  R0C7.S1" for instance <latch_14> in unit <ildceline16>.
    Set user-defined property "INIT =  0" for instance <latch_14> in unit <ildceline16>.
    Set user-defined property "RLOC =  R0C7.S0" for instance <latch_15> in unit <ildceline16>.
    Set user-defined property "INIT =  0" for instance <latch_15> in unit <ildceline16>.
Analyzing module <xorcy_dline40>.
Module <xorcy_dline40> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0.S1" for instance <XLXI_3> in unit <xorcy_dline40>.
    Set user-defined property "RLOC =  R0C16" for instance <XLXI_4> in unit <xorcy_dline40>.
    Set user-defined property "RLOC =  R0C8" for instance <XLXI_5> in unit <xorcy_dline40>.
    Set user-defined property "RLOC =  R0C0" for instance <XLXI_6> in unit <xorcy_dline40>.
Analyzing module <xorcy_dline8>.
Module <xorcy_dline8> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0.S1" for instance <xor_0> in unit <xorcy_dline8>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <xor_1> in unit <xorcy_dline8>.
    Set user-defined property "RLOC =  R0C1.S1" for instance <xor_2> in unit <xorcy_dline8>.
    Set user-defined property "RLOC =  R0C1.S0" for instance <xor_3> in unit <xorcy_dline8>.
    Set user-defined property "RLOC =  R0C2.S1" for instance <xor_4> in unit <xorcy_dline8>.
    Set user-defined property "RLOC =  R0C2.S0" for instance <xor_5> in unit <xorcy_dline8>.
    Set user-defined property "RLOC =  R0C3.S1" for instance <xor_6> in unit <xorcy_dline8>.
    Set user-defined property "RLOC =  R0C3.S0" for instance <xor_7> in unit <xorcy_dline8>.
Analyzing module <XORCY_D>.
Analyzing module <xorcy_dline16>.
Module <xorcy_dline16> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0.S1" for instance <xor_0> in unit <xorcy_dline16>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <xor_1> in unit <xorcy_dline16>.
    Set user-defined property "RLOC =  R0C1.S1" for instance <xor_2> in unit <xorcy_dline16>.
    Set user-defined property "RLOC =  R0C1.S0" for instance <xor_3> in unit <xorcy_dline16>.
    Set user-defined property "RLOC =  R0C2.S1" for instance <xor_4> in unit <xorcy_dline16>.
    Set user-defined property "RLOC =  R0C2.S0" for instance <xor_5> in unit <xorcy_dline16>.
    Set user-defined property "RLOC =  R0C3.S1" for instance <xor_6> in unit <xorcy_dline16>.
    Set user-defined property "RLOC =  R0C3.S0" for instance <xor_7> in unit <xorcy_dline16>.
    Set user-defined property "RLOC =  R0C4.S1" for instance <xor_8> in unit <xorcy_dline16>.
    Set user-defined property "RLOC =  R0C4.S0" for instance <xor_9> in unit <xorcy_dline16>.
    Set user-defined property "RLOC =  R0C5.S1" for instance <xor_10> in unit <xorcy_dline16>.
    Set user-defined property "RLOC =  R0C5.S0" for instance <xor_11> in unit <xorcy_dline16>.
    Set user-defined property "RLOC =  R0C6.S1" for instance <xor_12> in unit <xorcy_dline16>.
    Set user-defined property "RLOC =  R0C6.S0" for instance <xor_13> in unit <xorcy_dline16>.
    Set user-defined property "RLOC =  R0C7.S1" for instance <xor_14> in unit <xorcy_dline16>.
    Set user-defined property "RLOC =  R0C7.S0" for instance <xor_15> in unit <xorcy_dline16>.
Analyzing module <inst_decoder>.
Module <inst_decoder> is correct for synthesis.
 
Analyzing module <uart_baud>.
Module <uart_baud> is correct for synthesis.
 
Analyzing module <uart_rx>.
Module <uart_rx> is correct for synthesis.
 
Analyzing module <uart_tx>.
Module <uart_tx> is correct for synthesis.
 
Analyzing module <GND>.
Analyzing module <start_channel>.
Module <start_channel> is correct for synthesis.
 
    Set user-defined property "RLOC =  R1C0" for instance <XLXI_4> in unit <start_channel>.
    Set user-defined property "RLOC =  R0C2" for instance <XLXI_5> in unit <start_channel>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <xorcy_dline16>.
    Related source file is xorcy_dline16.vf.
Unit <xorcy_dline16> synthesized.


Synthesizing Unit <xorcy_dline8>.
    Related source file is xorcy_dline8.vf.
Unit <xorcy_dline8> synthesized.


Synthesizing Unit <ildceline16>.
    Related source file is ildceline16.vf.
Unit <ildceline16> synthesized.


Synthesizing Unit <ildceline8>.
    Related source file is ildceline8.vf.
Unit <ildceline8> synthesized.


Synthesizing Unit <andline16>.
    Related source file is andline16.vf.
Unit <andline16> synthesized.


Synthesizing Unit <andline8>.
    Related source file is andline8.vf.
Unit <andline8> synthesized.


Synthesizing Unit <xorcy_dline40>.
    Related source file is xorcy_dline40.vf.
Unit <xorcy_dline40> synthesized.


Synthesizing Unit <ildceline40>.
    Related source file is ildceline40.vf.
Unit <ildceline40> synthesized.


Synthesizing Unit <andline40>.
    Related source file is andline40.vf.
Unit <andline40> synthesized.


Synthesizing Unit <sel_vernier>.
    Related source file is sel_vernier.v.
    Found 40-bit tristate buffer for signal <Vout>.
    Summary:
	inferred  40 Tristate(s).
Unit <sel_vernier> synthesized.


Synthesizing Unit <vernier_40_gates>.
    Related source file is vernier_40_gates.vf.
Unit <vernier_40_gates> synthesized.


Synthesizing Unit <synclogic>.
    Related source file is synclogic.vf.
Unit <synclogic> synthesized.


Synthesizing Unit <stop_channel>.
    Related source file is stop_channel.vf.
Unit <stop_channel> synthesized.


Synthesizing Unit <cc8ce1>.
    Related source file is cc8ce1.vf.
Unit <cc8ce1> synthesized.


Synthesizing Unit <cc24ce>.
    Related source file is cc24ce.vf.
WARNING:Xst:646 - Signal <ovf26> is assigned but never used.
Unit <cc24ce> synthesized.


Synthesizing Unit <myfd8ce>.
    Related source file is myfd8ce.vf.
Unit <myfd8ce> synthesized.


Synthesizing Unit <dff_26bits>.
    Related source file is DFF_26bits.vf.
Unit <dff_26bits> synthesized.


Synthesizing Unit <counter32bit>.
    Related source file is counter32bit.vf.
Unit <counter32bit> synthesized.


Synthesizing Unit <cntr_reg_interface>.
    Related source file is cntr_reg_interface.v.
    Found 8-bit tristate buffer for signal <cntr4_in_byte>.
    Found 8-bit tristate buffer for signal <cntr3_in_byte>.
    Found 8-bit tristate buffer for signal <cntr2_in_byte>.
    Found 8-bit tristate buffer for signal <cntr1_in_byte>.
    Summary:
	inferred 128 Tristate(s).
Unit <cntr_reg_interface> synthesized.


Synthesizing Unit <cntr_registers>.
    Related source file is cntr_registers.vf.
Unit <cntr_registers> synthesized.


Synthesizing Unit <start_channel>.
    Related source file is start_channel.vf.
Unit <start_channel> synthesized.


Synthesizing Unit <uart_tx>.
    Related source file is uart_tx.v.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 6                                              |
    | Inputs             | 2                                              |
    | Outputs            | 2                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | 0001                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 9-bit register for signal <data_buf>.
    Found 8-bit register for signal <datareg>.
    Found 1-bit register for signal <din_rdyreg>.
    Found 4-bit up counter for signal <sample_count>.
    Found 4-bit up counter for signal <shift_count>.
    Found 9 1-bit 2-to-1 multiplexers.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   2 Counter(s).
	inferred  18 D-type flip-flop(s).
	inferred   9 Multiplexer(s).
Unit <uart_tx> synthesized.


Synthesizing Unit <uart_rx>.
    Related source file is uart_rx.v.
WARNING:Xst:646 - Signal <dout_byte_temp<0>> is assigned but never used.
    Found finite state machine <FSM_1> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 10                                             |
    | Inputs             | 4                                              |
    | Outputs            | 2                                              |
    | Clock              | clk (rising_edge)                              |
    | Clock enable       | enable (positive)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00001                                          |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit register for signal <dout_byte>.
    Found 4-bit up counter for signal <bit_count>.
    Found 10-bit register for signal <dout_byte_temp>.
    Found 4-bit up counter for signal <sample_count>.
    Found 3-bit register for signal <ser_in_reg>.
    Found 1-bit register for signal <start>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   2 Counter(s).
	inferred  22 D-type flip-flop(s).
Unit <uart_rx> synthesized.


Synthesizing Unit <uart_baud>.
    Related source file is uart_baud.v.
    Found 8-bit up counter for signal <cnt1>.
    Summary:
	inferred   1 Counter(s).
Unit <uart_baud> synthesized.


Synthesizing Unit <inst_decoder>.
    Related source file is inst_decoder.v.
WARNING:Xst:646 - Signal <data_reg<5>> is assigned but never used.
WARNING:Xst:646 - Signal <shift<5>> is assigned but never used.
    Found finite state machine <FSM_2> for signal <cstate>.
    -----------------------------------------------------------------------
    | States             | 11                                             |
    | Transitions        | 20                                             |
    | Inputs             | 9                                              |
    | Outputs            | 8                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | res (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00000000001                                    |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 5-bit register for signal <pkt_addr>.
    Found 4-bit comparator equal for signal <$n0025> created at line 209.
    Found 8-bit register for signal <data_reg>.
    Found 4-bit register for signal <dev_addr_reg>.
    Found 6-bit register for signal <shift>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  23 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <inst_decoder> synthesized.


Synthesizing Unit <four_stop_channels>.
    Related source file is four_stop_channels.vf.
Unit <four_stop_channels> synthesized.


Synthesizing Unit <maincount4channel>.
    Related source file is MainCount4Channel.vf.
WARNING:Xst:646 - Signal <Q<31:27>> is assigned but never used.
Unit <maincount4channel> synthesized.


Synthesizing Unit <priority_encoder>.
    Related source file is priority_encoder.v.
    Found 8-bit tristate buffer for signal <dataOutz>.
    Summary:
	inferred   8 Tristate(s).
Unit <priority_encoder> synthesized.


Synthesizing Unit <DAC>.
    Related source file is DAC.v.
    Found 16x8-bit ROM for signal <dacinreg>.
    Found 8-bit tristate buffer for signal <dac_val>.
    Found 8-bit adder carry out for signal <$n0002>.
    Found 8-bit register for signal <Accum>.
    Found 4-bit up counter for signal <DACaddr>.
    Summary:
	inferred   1 ROM(s).
	inferred   1 Counter(s).
	inferred   8 D-type flip-flop(s).
	inferred   1 Adder/Subtracter(s).
	inferred   8 Tristate(s).
Unit <DAC> synthesized.


Synthesizing Unit <fpga_addr_out>.
    Related source file is fpga_addr_out.v.
    Found 8-bit tristate buffer for signal <dout>.
    Summary:
	inferred   8 Tristate(s).
Unit <fpga_addr_out> synthesized.


Synthesizing Unit <gen_sel_signals>.
    Related source file is gen_sel_signals.v.
WARNING:Xst:646 - Signal <sel_out<31:24>> is assigned but never used.
    Found 32x32-bit ROM for signal <sel_out>.
    Summary:
	inferred   1 ROM(s).
Unit <gen_sel_signals> synthesized.


Synthesizing Unit <router>.
    Related source file is router.v.
    Found 1-bit tristate buffer for signal <tx_uc>.
    Summary:
	inferred   1 Tristate(s).
Unit <router> synthesized.


Synthesizing Unit <clk_mul>.
    Related source file is clk_mul.vf.
Unit <clk_mul> synthesized.


Synthesizing Unit <chrono48_stop3>.
    Related source file is Chrono48_stop3.vf.
WARNING:Xst:646 - Signal <start_sync> is assigned but never used.
WARNING:Xst:646 - Signal <XLXN_111> is assigned but never used.
WARNING:Xst:653 - Signal <XLXN_180> is used but never assigned. Tied to value 0.
WARNING:Xst:646 - Signal <uart_rdy> is assigned but never used.
WARNING:Xst:646 - Signal <cmd_rst_test> is assigned but never used.
WARNING:Xst:646 - Signal <intr> is assigned but never used.
Unit <chrono48_stop3> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# FSMs                             : 3
# ROMs                             : 2
  16x8-bit ROM                     : 1
  32x32-bit ROM                    : 1
# Registers                        : 28
  1-bit register                   : 21
  5-bit register                   : 1
  8-bit register                   : 4
  9-bit register                   : 1
  4-bit register                   : 1
# Counters                         : 6
  4-bit up counter                 : 5
  8-bit up counter                 : 1
# Multiplexers                     : 1
  2-to-1 multiplexer               : 1
# Tristates                        : 25
  1-bit tristate buffer            : 1
  40-bit tristate buffer           : 5
  8-bit tristate buffer            : 19
# Adders/Subtractors               : 1
  8-bit adder carry out            : 1
# Comparators                      : 1
  4-bit comparator equal           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Selecting encoding for FSM_2 ...
Optimizing FSM <FSM_2> on signal <cstate> with one-hot encoding.
Selecting encoding for FSM_1 ...
Optimizing FSM <FSM_1> on signal <state> with one-hot encoding.
Selecting encoding for FSM_0 ...
Optimizing FSM <FSM_0> on signal <state> with one-hot encoding.

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1291 - FF/Latch <data_reg_5> is unconnected in block <inst_decoder>.
WARNING:Xst:1291 - FF/Latch <dout_byte_5> is unconnected in block <XLXI_113>.

Optimizing unit <chrono48_stop3> ...

Optimizing unit <DAC> ...

Optimizing unit <priority_encoder> ...

Optimizing unit <inst_decoder> ...

Optimizing unit <uart_baud> ...

Optimizing unit <uart_rx> ...

Optimizing unit <cntr_reg_interface> ...

Optimizing unit <myfd8ce> ...

Optimizing unit <cc8ce1> ...

Optimizing unit <synclogic> ...

Optimizing unit <sel_vernier> ...

Optimizing unit <andline8> ...

Optimizing unit <andline16> ...

Optimizing unit <ildceline8> ...

Optimizing unit <ildceline16> ...

Optimizing unit <xorcy_dline8> ...

Optimizing unit <xorcy_dline16> ...

Optimizing unit <dff_26bits> ...

Optimizing unit <cc24ce> ...

Optimizing unit <andline40> ...

Optimizing unit <ildceline40> ...

Optimizing unit <xorcy_dline40> ...

Optimizing unit <uart_tx> ...

Optimizing unit <cntr_registers> ...

Optimizing unit <counter32bit> ...

Optimizing unit <vernier_40_gates> ...

Optimizing unit <maincount4channel> ...

Optimizing unit <start_channel> ...

Optimizing unit <stop_channel> ...

Optimizing unit <four_stop_channels> ...
Loading device for application Xst from file 'v200.nph' in environment C:/Xilinx.

Mapping all equations...
WARNING:Xst:1291 - FF/Latch <XLXI_113_dout_byte_5> is unconnected in block <chrono48_stop3>.
Building and optimizing final netlist ...
WARNING:Xst:1291 - FF/Latch <XLXI_100_Accum_0> is unconnected in block <chrono48_stop3>.
Found area constraint ratio of 100 (+ 5) on block chrono48_stop3, actual ratio is 24.
FlipFlop XLXI_111_pkt_addr_3 has been replicated 1 time(s)
FlipFlop XLXI_111_pkt_addr_2 has been replicated 1 time(s)
FlipFlop XLXI_111_pkt_addr_0 has been replicated 1 time(s)
FlipFlop XLXI_111_pkt_addr_1 has been replicated 1 time(s)
FlipFlop XLXI_111_cstate_FFd5 has been replicated 2 time(s)

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s200pq208-6 

 Number of Slices:                     550  out of   2352    23%  
 Number of Slice Flip Flops:           475  out of   4704    10%  
 Number of 4 input LUTs:               259  out of   4704     5%  
 Number of bonded IOBs:                 15  out of    144    10%  
 Number of TBUFs:                      352  out of   2352    14%  
 Number of GCLKs:                        2  out of      4    50%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | Clock_Mul_XLXI_1:CLK2X+Clock_Mul_XLXI_2:CLK2X| 151   |
out_pulse(XLXI_131/XLXI_4/XLXI_5:O)| NONE(*)(XLXI_131/XLXI_4/XLXI_4)| 1     |
XLXI_131/XLXI_3:G                  | NONE                   | 40    |
out_pulse(XLXI_104/XLXI_2/XLXI_18/XLXI_5:O)| NONE(*)(XLXI_104/XLXI_2/XLXI_18/XLXI_4)| 1     |
XLXI_104/XLXI_2/XLXI_9:G           | NONE                   | 40    |
out_pulse(XLXI_104/XLXI_3/XLXI_18/XLXI_5:O)| NONE(*)(XLXI_104/XLXI_3/XLXI_18/XLXI_4)| 1     |
XLXI_104/XLXI_3/XLXI_9:G           | NONE                   | 40    |
out_pulse(XLXI_104/XLXI_4/XLXI_18/XLXI_5:O)| NONE(*)(XLXI_104/XLXI_4/XLXI_18/XLXI_4)| 1     |
XLXI_104/XLXI_4/XLXI_9:G           | NONE                   | 40    |
out_pulse(XLXI_104/XLXI_5/XLXI_18/XLXI_5:O)| NONE(*)(XLXI_104/XLXI_5/XLXI_18/XLXI_4)| 1     |
XLXI_104/XLXI_5/XLXI_9:G           | NONE                   | 40    |
clk                                | IBUFG                  | 113   |
XLXI_111_cstate_FFd3:Q             | NONE                   | 4     |
XLXI_113_startbitsync(XLXI_113__n00091:O)| NONE(*)(XLXI_113_start)| 1     |
XLXI_111_cstate_FFd6:Q             | NONE                   | 1     |
-----------------------------------+------------------------+-------+
(*) These 6 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: 31.680ns (Maximum Frequency: 31.566MHz)
   Minimum input arrival time before clock: 2.520ns
   Maximum output required time after clock: 10.266ns
   Maximum combinational path delay: 9.786ns

=========================================================================
Completed process "Synthesize".




Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd d:\tdc48stop_20140630/_ngo -uc
chrono48_stop.ucf -p xc2s200-pq208-6 chrono48_stop3.ngc chrono48_stop3.ngd 

Reading NGO file "D:/TDC48Stop_20140630/chrono48_stop3.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "chrono48_stop.ucf" ...

Checking timing specifications ...
Checking expanded design ...
WARNING:NgdBuild:454 - logical net 'XLXI_103/ovf24_intr' has no load
WARNING:NgdBuild:454 - logical net 'XLXI_103/XLXI_13_XLXI_1/CO' has no load
WARNING:NgdBuild:479 - The input pad net 'teststop' is driving one or more clock
   loads that should only use a dedicated clock buffer. This could result in
   large clock skews on this net. Check whether the correct type of BUF is being
   used to drive the clock buffer.

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   3

Total memory usage is 41036 kilobytes

Writing NGD file "chrono48_stop3.ngd" ...

Writing NGDBUILD log file "chrono48_stop3.bld"...

NGDBUILD done.
Completed process "Translate".



Started process "Map".

Using target part "2s200pq208-6".
Removing unused or disabled logic...
Running cover...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
Number of errors:      0
Number of warnings:   54
Logic Utilization:
  Total Number Slice Registers:     467 out of  4,704    9%
    Number used as Flip Flops:                    267
    Number used as Latches:                       200
  Number of 4 input LUTs:           434 out of  4,704    9%
Logic Distribution:
    Number of occupied Slices:                         815 out of  2,352   34%
    Number of Slices containing only related logic:    815 out of    815  100%
    Number of Slices containing unrelated logic:         0 out of    815    0%
        *See NOTES below for an explanation of the effects of unrelated logic
Total Number 4 input LUTs:          669 out of  4,704   14%
      Number used as logic:                       434
      Number used as a route-thru:                235
   Number of bonded IOBs:            14 out of    140   10%
      IOB Flip Flops:                               2
   Number of GCLKs:                   2 out of      4   50%
   Number of GCLKIOBs:                1 out of      4   25%
   Number of DLLs:                    2 out of      4   50%

   Number of RPM macros:            3
Total equivalent gate count for design:  22,319
Additional JTAG gate count for IOBs:  720
Peak Memory Usage:  72 MB

NOTES:

   Related logic is defined as being logic that shares connectivity -
   e.g. two LUTs are "related" if they share common inputs.
   When assembling slices, Map gives priority to combine logic that
   is related.  Doing so results in the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin
   packing unrelated logic into a slice once 99% of the slices are
   occupied through related logic packing.

   Note that once logic distribution reaches the 99% level through
   related logic packing, this does not mean the device is completely
   utilized.  Unrelated logic packing will then begin, continuing until
   all usable LUTs and FFs are occupied.  Depending on your timing
   budget, increased levels of unrelated logic packing may adversely
   affect the overall timing performance of your design.


Mapping completed.
See MAP report file "chrono48_stop3_map.mrp" for details.
Completed process "Map".

Mapping Module chrono48_stop3 . . .
MAP command line:
map -intstyle ise -p xc2s200-pq208-6 -cm area -pr b -k 4 -c 100 -tx on -o chrono48_stop3_map.ncd chrono48_stop3.ngd chrono48_stop3.pcf
Mapping Module chrono48_stop3: DONE



Started process "Place & Route".





Constraints file: chrono48_stop3.pcf

Loading device database for application Par from file "chrono48_stop3_map.ncd".
   "chrono48_stop3" is an NCD, version 2.38, device xc2s200, package pq208,
speed -6
Loading device for application Par from file 'v200.nph' in environment
C:/Xilinx.
Device speed data version:  PRODUCTION 1.27 2003-06-19.


Resolving physical constraints.
Finished resolving physical constraints.

Device utilization summary:

   Number of External GCLKIOBs         1 out of 4      25%
   Number of External IOBs            14 out of 140    10%
      Number of LOCed External IOBs   13 out of 14     92%

   Number of SLICEs                  815 out of 2352   34%

   Number of DLLs                      2 out of 4      50%
   Number of GCLKs                     2 out of 4      50%



Overall effort level (-ol):   Standard (set by user)
Placer effort level (-pl):    Standard (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    Standard (set by user)


Phase 1.1
Phase 1.1 (Checksum:98a150) REAL time: 0 secs 

Phase 2.23
Phase 2.23 (Checksum:1312cfe) REAL time: 0 secs 

Phase 3.3
Phase 3.3 (Checksum:1c9c37d) REAL time: 0 secs 

Phase 4.5
Phase 4.5 (Checksum:26259fc) REAL time: 0 secs 

Phase 5.8
.....
Phase 5.8 (Checksum:b8410a) REAL time: 0 secs 

Phase 6.5
Phase 6.5 (Checksum:39386fa) REAL time: 0 secs 

Phase 7.18
Phase 7.18 (Checksum:42c1d79) REAL time: 0 secs 

Writing design to file chrono48_stop3.ncd.

Total REAL time to Placer completion: 0 secs 
Total CPU time to Placer completion: 1 secs 


Phase 1: 3683 unrouted;       REAL time: 0 secs 

Phase 2: 3062 unrouted;       REAL time: 7 secs 

Phase 3: 535 unrouted;       REAL time: 7 secs 

Phase 4: 0 unrouted;       REAL time: 7 secs 

Total REAL time to Router completion: 8 secs 
Total CPU time to Router completion: 8 secs 

Generating "par" statistics.

**************************
Generating Clock Report
**************************

+----------------------------+----------+--------+------------+-------------+
|         Clock Net          | Resource | Fanout |Net Skew(ns)|Max Delay(ns)|
+----------------------------+----------+--------+------------+-------------+
|    clk100mhz_OBUF          |  Global  |  134   |  0.080     |  0.547      |
+----------------------------+----------+--------+------------+-------------+
|XLXI_131/XLXI_4/out_puls    |          |        |            |             |
|                       e    |   Local  |    1   |  0.000     |  0.573      |
+----------------------------+----------+--------+------------+-------------+
|XLXI_104/XLXI_4/XLXI_18/    |          |        |            |             |
|               out_pulse    |   Local  |    1   |  0.000     |  0.573      |
+----------------------------+----------+--------+------------+-------------+
|XLXI_104/XLXI_3/XLXI_18/    |          |        |            |             |
|               out_pulse    |   Local  |    1   |  0.000     |  0.573      |
+----------------------------+----------+--------+------------+-------------+
|XLXI_104/XLXI_2/XLXI_18/    |          |        |            |             |
|               out_pulse    |   Local  |    1   |  0.000     |  0.583      |
+----------------------------+----------+--------+------------+-------------+
|XLXI_104/XLXI_5/XLXI_18/    |          |        |            |             |
|               out_pulse    |   Local  |    1   |  0.000     |  0.587      |
+----------------------------+----------+--------+------------+-------------+
|          clk25mhz          |   Local  |   72   |  1.855     |  4.894      |
+----------------------------+----------+--------+------------+-------------+
|    XLXI_111_cstate_FFd3    |   Local  |    4   |  0.058     |  3.096      |
+----------------------------+----------+--------+------------+-------------+
|    XLXI_111_cstate_FFd6    |   Local  |    2   |  0.000     |  1.201      |
+----------------------------+----------+--------+------------+-------------+
|   XLXI_113_startbitsync    |   Local  |    1   |  0.000     |  0.573      |
+----------------------------+----------+--------+------------+-------------+

Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 8 secs 
Total CPU time to PAR completion: 8 secs 

Peak Memory Usage:  68 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.

Writing design to file chrono48_stop3.ncd.


PAR done.
Completed process "Place & Route".


Started process "Generate Post-Place & Route Static Timing".


Analysis completed Tue Jul 08 10:15:51 2014
--------------------------------------------------------------------------------

Generating Report ...

Completed process "Generate Post-Place & Route Static Timing".

Place & Route Module chrono48_stop3 . . .
PAR command line: par -w -intstyle ise -ol std -t 1 chrono48_stop3_map.ncd chrono48_stop3.ncd chrono48_stop3.pcf
PAR completed successfully




Started process "Generate Programming File".

Completed process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------


Started process "View Verilog Functional Model".

Release 6.1i - sch2verilog G.23
Copyright (c) 1995-2003 Xilinx, Inc.  All rights reserved.
WARNING:DesignEntry:15 - Bus "dout(7:0)" is connected to too many source pins
   and/or IO Ports. A Wired Or connection will be used
WARNING:DesignEntry:15 - Bus "XLXN_76(39:0)" is connected to too many source
   pins and/or IO Ports. A Wired Or connection will be used
WARNING:DesignEntry:13 - Net "intr" is connected to source pins and/or IO ports
   while there is no load pin connected to it
WARNING:DesignEntry:13 - Net "XLXN_111" is connected to source pins and/or IO
   ports while there is no load pin connected to it
WARNING:DesignEntry:13 - Net "cmd_rst_test" is connected to source pins and/or
   IO ports while there is no load pin connected to it
WARNING:DesignEntry:13 - Net "uart_rdy" is connected to source pins and/or IO
   ports while there is no load pin connected to it
WARNING:DesignEntry:13 - Net "start_sync" is connected to source pins and/or IO
   ports while there is no load pin connected to it
WARNING:DesignEntry:11 - Net "XLXN_180" is connected to load pins and/or IO
   Port, but there is no source pin or IO Port connected to it
DRC Check completed: No Error found.
Verilog netlist file generated.
Completed process "View Verilog Functional Model".



Started process "View Verilog Functional Model".

Release 6.1i - sch2verilog G.23
Copyright (c) 1995-2003 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Verilog netlist file generated.
Completed process "View Verilog Functional Model".



Started process "View Verilog Functional Model".

Release 6.1i - sch2verilog G.23
Copyright (c) 1995-2003 Xilinx, Inc.  All rights reserved.
WARNING:DesignEntry:15 - Bus "count(7:0)" is connected to too many source pins
   and/or IO Ports. A Wired Or connection will be used
DRC Check completed: No Error found.
Verilog netlist file generated.
Completed process "View Verilog Functional Model".



Started process "View Verilog Functional Model".

Release 6.1i - sch2verilog G.23
Copyright (c) 1995-2003 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Verilog netlist file generated.
Completed process "View Verilog Functional Model".



Started process "View Verilog Functional Model".

Release 6.1i - sch2verilog G.23
Copyright (c) 1995-2003 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Verilog netlist file generated.
Completed process "View Verilog Functional Model".



Started process "View Verilog Functional Model".

Release 6.1i - sch2verilog G.23
Copyright (c) 1995-2003 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Verilog netlist file generated.
Completed process "View Verilog Functional Model".



Started process "View Verilog Functional Model".

Release 6.1i - sch2verilog G.23
Copyright (c) 1995-2003 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Verilog netlist file generated.
Completed process "View Verilog Functional Model".



Started process "View Verilog Functional Model".

Release 6.1i - sch2verilog G.23
Copyright (c) 1995-2003 Xilinx, Inc.  All rights reserved.
WARNING:DesignEntry:13 - Net "ovf26" is connected to source pins and/or IO ports
   while there is no load pin connected to it
DRC Check completed: No Error found.
Verilog netlist file generated.
Completed process "View Verilog Functional Model".



Started process "View Verilog Functional Model".

Release 6.1i - sch2verilog G.23
Copyright (c) 1995-2003 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Verilog netlist file generated.
Completed process "View Verilog Functional Model".



Started process "View Verilog Functional Model".

Release 6.1i - sch2verilog G.23
Copyright (c) 1995-2003 Xilinx, Inc.  All rights reserved.
WARNING:DesignEntry:15 - Bus "ver_stop(39:0)" is connected to too many source
   pins and/or IO Ports. A Wired Or connection will be used
DRC Check completed: No Error found.
Verilog netlist file generated.
Completed process "View Verilog Functional Model".



Started process "View Verilog Functional Model".

Release 6.1i - sch2verilog G.23
Copyright (c) 1995-2003 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Verilog netlist file generated.
Completed process "View Verilog Functional Model".



Started process "View Verilog Functional Model".

Release 6.1i - sch2verilog G.23
Copyright (c) 1995-2003 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Verilog netlist file generated.
Completed process "View Verilog Functional Model".



Started process "View Verilog Functional Model".

Release 6.1i - sch2verilog G.23
Copyright (c) 1995-2003 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Verilog netlist file generated.
Completed process "View Verilog Functional Model".



Started process "View Verilog Functional Model".

Release 6.1i - sch2verilog G.23
Copyright (c) 1995-2003 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Verilog netlist file generated.
Completed process "View Verilog Functional Model".



Started process "View Verilog Functional Model".

Release 6.1i - sch2verilog G.23
Copyright (c) 1995-2003 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Verilog netlist file generated.
Completed process "View Verilog Functional Model".



Started process "View Verilog Functional Model".

Release 6.1i - sch2verilog G.23
Copyright (c) 1995-2003 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Verilog netlist file generated.
Completed process "View Verilog Functional Model".



Started process "View Verilog Functional Model".

Release 6.1i - sch2verilog G.23
Copyright (c) 1995-2003 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Verilog netlist file generated.
Completed process "View Verilog Functional Model".



Started process "View Verilog Functional Model".

Release 6.1i - sch2verilog G.23
Copyright (c) 1995-2003 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Verilog netlist file generated.
Completed process "View Verilog Functional Model".



Started process "View Verilog Functional Model".

Release 6.1i - sch2verilog G.23
Copyright (c) 1995-2003 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Verilog netlist file generated.
Completed process "View Verilog Functional Model".



Started process "View Verilog Functional Model".

Release 6.1i - sch2verilog G.23
Copyright (c) 1995-2003 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Verilog netlist file generated.
Completed process "View Verilog Functional Model".



Started process "View Verilog Functional Model".

Release 6.1i - sch2verilog G.23
Copyright (c) 1995-2003 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Verilog netlist file generated.
Completed process "View Verilog Functional Model".



Started process "View Verilog Functional Model".

Release 6.1i - sch2verilog G.23
Copyright (c) 1995-2003 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Verilog netlist file generated.
Completed process "View Verilog Functional Model".



Started process "View Verilog Functional Model".

Release 6.1i - sch2verilog G.23
Copyright (c) 1995-2003 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Verilog netlist file generated.
Completed process "View Verilog Functional Model".





Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling source file "clk_mul.vf"
Module <clk_mul> compiled
Compiling source file "router.v"
Module <router> compiled
Compiling source file "gen_sel_signals.v"
Module <gen_sel_signals> compiled
Compiling source file "fpga_addr_out.v"
Module <fpga_addr_out> compiled
Compiling source file "DAC.v"
Module <DAC> compiled
Compiling source file "priority_encoder.v"
Module <priority_encoder> compiled
Compiling source file "myfd8ce.vf"
Module <myfd8ce> compiled
Compiling source file "DFF_26bits.vf"
Module <dff_26bits> compiled
Compiling source file "cntr_registers.vf"
Module <cntr_registers> compiled
Compiling source file "cntr_reg_interface.v"
Module <cntr_reg_interface> compiled
Compiling source file "cc8ce1.vf"
Module <cc8ce1> compiled
Compiling source file "cc24ce.vf"
Module <cc24ce> compiled
Compiling source file "counter32bit.vf"
Module <counter32bit> compiled
Compiling source file "MainCount4Channel.vf"
Module <maincount4channel> compiled
Compiling source file "synclogic.vf"
Module <synclogic> compiled
Compiling source file "sel_vernier.v"
Module <sel_vernier> compiled
Compiling source file "andline8.vf"
Module <andline8> compiled
Compiling source file "andline16.vf"
Module <andline16> compiled
Compiling source file "andline40.vf"
Module <andline40> compiled
Compiling source file "ildceline8.vf"
Module <ildceline8> compiled
Compiling source file "ildceline16.vf"
Module <ildceline16> compiled
Compiling source file "ildceline40.vf"
Module <ildceline40> compiled
Compiling source file "xorcy_dline8.vf"
Module <xorcy_dline8> compiled
Compiling source file "xorcy_dline16.vf"
Module <xorcy_dline16> compiled
Compiling source file "xorcy_dline40.vf"
Module <xorcy_dline40> compiled
Compiling source file "vernier_40_gates.vf"
Module <vernier_40_gates> compiled
Compiling source file "stop_channel.vf"
Module <stop_channel> compiled
Compiling source file "four_stop_channels.vf"
Module <four_stop_channels> compiled
Compiling source file "inst_decoder.v"
Compiling source file "uart_baud.v"
Module <inst_decoder> compiled
Module <uart_baud> compiled
Compiling source file "uart_rx.v"
Module <uart_rx> compiled
Compiling source file "uart_tx.v"
Module <uart_tx> compiled
Compiling source file "start_channel.vf"
Module <start_channel> compiled
Compiling source file "Chrono48_stop3.vf"
Module <chrono48_stop3> compiled
No errors in compilation
Analysis of file <chrono48_stop3.prj> succeeded.
 

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <chrono48_stop3>.
Module <chrono48_stop3> is correct for synthesis.
 
    Set user-defined property "RLOC_ORIGIN =  R5C26" for instance <XLXI_103> in unit <chrono48_stop3>.
    Set user-defined property "RLOC_ORIGIN =  R8C3" for instance <XLXI_104> in unit <chrono48_stop3>.
    Set user-defined property "RLOC_ORIGIN =  R27C7" for instance <XLXI_131> in unit <chrono48_stop3>.
Analyzing module <clk_mul>.
Module <clk_mul> is correct for synthesis.
 
    Set user-defined property "LOC =  dll0" for instance <XLXI_1> in unit <clk_mul>.
    Set user-defined property "CLKDV_DIVIDE =  16.000000" for instance <XLXI_1> in unit <clk_mul>.
    Set user-defined property "DUTY_CYCLE_CORRECTION =  true" for instance <XLXI_1> in unit <clk_mul>.
    Set user-defined property "LOC =  dll1" for instance <XLXI_2> in unit <clk_mul>.
    Set user-defined property "CLKDV_DIVIDE =  16.000000" for instance <XLXI_2> in unit <clk_mul>.
    Set user-defined property "DUTY_CYCLE_CORRECTION =  true" for instance <XLXI_2> in unit <clk_mul>.
    Set user-defined property "LOC =  gclkbuf0" for instance <XLXI_4> in unit <clk_mul>.
    Set user-defined property "LOC =  gclkbuf1" for instance <XLXI_5> in unit <clk_mul>.
Analyzing module <CLKDLL>.
Analyzing module <IBUFG>.
Analyzing module <BUFG>.
Analyzing module <INV>.
Analyzing module <IBUF>.
Analyzing module <OBUF_F_24>.
Analyzing module <router>.
Module <router> is correct for synthesis.
 
Analyzing module <gen_sel_signals>.
Module <gen_sel_signals> is correct for synthesis.
 
Analyzing module <fpga_addr_out>.
Module <fpga_addr_out> is correct for synthesis.
 
Analyzing module <DAC>.
Module <DAC> is correct for synthesis.
 
Analyzing module <priority_encoder>.
Module <priority_encoder> is correct for synthesis.
 
Analyzing module <maincount4channel>.
Module <maincount4channel> is correct for synthesis.
 
    Set user-defined property "RLOC =  R5C3" for instance <XLXI_11> in unit <maincount4channel>.
Analyzing module <cntr_registers>.
Module <cntr_registers> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0" for instance <XLXI_37> in unit <cntr_registers>.
    Set user-defined property "RLOC =  R1C0" for instance <XLXI_38> in unit <cntr_registers>.
    Set user-defined property "RLOC =  R2C0" for instance <XLXI_39> in unit <cntr_registers>.
    Set user-defined property "RLOC =  R3C0" for instance <XLXI_40> in unit <cntr_registers>.
Analyzing module <dff_26bits>.
Module <dff_26bits> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C4" for instance <XLXI_5> in unit <dff_26bits>.
    Set user-defined property "RLOC =  R0C8" for instance <XLXI_6> in unit <dff_26bits>.
    Set user-defined property "RLOC =  R0C12.S1" for instance <XLXI_7> in unit <dff_26bits>.
    Set user-defined property "INIT =  0" for instance <XLXI_7> in unit <dff_26bits>.
    Set user-defined property "RLOC =  R0C12.S0" for instance <XLXI_8> in unit <dff_26bits>.
    Set user-defined property "INIT =  0" for instance <XLXI_8> in unit <dff_26bits>.
    Set user-defined property "RLOC =  R0C0" for instance <XLXI_9> in unit <dff_26bits>.
    Set user-defined property "RLOC =  R0C13.S1" for instance <XLXI_10> in unit <dff_26bits>.
    Set user-defined property "INIT =  0" for instance <XLXI_10> in unit <dff_26bits>.
Analyzing module <myfd8ce>.
Module <myfd8ce> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0.S1" for instance <I_Q0> in unit <myfd8ce>.
    Set user-defined property "INIT =  0" for instance <I_Q0> in unit <myfd8ce>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <I_Q1> in unit <myfd8ce>.
    Set user-defined property "INIT =  0" for instance <I_Q1> in unit <myfd8ce>.
    Set user-defined property "RLOC =  R0C1.S1" for instance <I_Q2> in unit <myfd8ce>.
    Set user-defined property "INIT =  0" for instance <I_Q2> in unit <myfd8ce>.
    Set user-defined property "RLOC =  R0C1.S0" for instance <I_Q3> in unit <myfd8ce>.
    Set user-defined property "INIT =  0" for instance <I_Q3> in unit <myfd8ce>.
    Set user-defined property "RLOC =  R0C2.S1" for instance <I_Q4> in unit <myfd8ce>.
    Set user-defined property "INIT =  0" for instance <I_Q4> in unit <myfd8ce>.
    Set user-defined property "RLOC =  R0C2.S0" for instance <I_Q5> in unit <myfd8ce>.
    Set user-defined property "INIT =  0" for instance <I_Q5> in unit <myfd8ce>.
    Set user-defined property "RLOC =  R0C3.S1" for instance <I_Q6> in unit <myfd8ce>.
    Set user-defined property "INIT =  0" for instance <I_Q6> in unit <myfd8ce>.
    Set user-defined property "RLOC =  R0C3.S0" for instance <I_Q7> in unit <myfd8ce>.
    Set user-defined property "INIT =  0" for instance <I_Q7> in unit <myfd8ce>.
Analyzing module <FDCE>.
Analyzing module <cntr_reg_interface>.
Module <cntr_reg_interface> is correct for synthesis.
 
Analyzing module <counter32bit>.
Module <counter32bit> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0" for instance <XLXI_1> in unit <counter32bit>.
    Set user-defined property "INIT =  0" for instance <XLXI_5> in unit <counter32bit>.
    Set user-defined property "INIT =  0" for instance <XLXI_9> in unit <counter32bit>.
Analyzing module <cc24ce>.
Module <cc24ce> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0" for instance <XLXI_2> in unit <cc24ce>.
    Set user-defined property "RLOC =  R4C0" for instance <XLXI_3> in unit <cc24ce>.
    Set user-defined property "RLOC =  R8C0" for instance <XLXI_4> in unit <cc24ce>.
    Set user-defined property "RLOC =  R12C0" for instance <XLXI_7> in unit <cc24ce>.
Analyzing module <cc8ce1>.
Module <cc8ce1> is correct for synthesis.
 
    Set user-defined property "RLOC =  R3C0.S0" for instance <I_36_4> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R3C0.S0" for instance <I_36_26> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R3C0.S0" for instance <I_36_35> in unit <cc8ce1>.
    Set user-defined property "INIT =  0" for instance <I_36_35> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R3C0.S0" for instance <I_36_36> in unit <cc8ce1>.
    Set user-defined property "INIT =  0" for instance <I_36_36> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R2C0.S0" for instance <I_36_224> in unit <cc8ce1>.
    Set user-defined property "INIT =  0" for instance <I_36_224> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R2C0.S0" for instance <I_36_233> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R2C0.S0" for instance <I_36_237> in unit <cc8ce1>.
    Set user-defined property "INIT =  0" for instance <I_36_237> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R2C0.S0" for instance <I_36_246> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R1C0.S0" for instance <I_36_250> in unit <cc8ce1>.
    Set user-defined property "INIT =  0" for instance <I_36_250> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R1C0.S0" for instance <I_36_259> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R1C0.S0" for instance <I_36_263> in unit <cc8ce1>.
    Set user-defined property "INIT =  0" for instance <I_36_263> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R1C0.S0" for instance <I_36_272> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <I_36_276> in unit <cc8ce1>.
    Set user-defined property "INIT =  0" for instance <I_36_276> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <I_36_285> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <I_36_289> in unit <cc8ce1>.
    Set user-defined property "INIT =  0" for instance <I_36_289> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <I_36_298> in unit <cc8ce1>.
Analyzing module <MUXCY_L>.
Analyzing module <XORCY>.
Analyzing module <MUXCY>.
Analyzing module <AND2B1>.
Analyzing module <VCC>.
Analyzing module <four_stop_channels>.
Module <four_stop_channels> is correct for synthesis.
 
    Set user-defined property "RLOC =  R14C0" for instance <XLXI_2> in unit <four_stop_channels>.
    Set user-defined property "RLOC =  R12C0" for instance <XLXI_3> in unit <four_stop_channels>.
    Set user-defined property "RLOC =  R10C0" for instance <XLXI_4> in unit <four_stop_channels>.
    Set user-defined property "RLOC =  R8C0" for instance <XLXI_5> in unit <four_stop_channels>.
Analyzing module <stop_channel>.
Module <stop_channel> is correct for synthesis.
 
    Set user-defined property "INIT =  0" for instance <XLXI_17> in unit <stop_channel>.
    Set user-defined property "RLOC =  R1C0" for instance <XLXI_18> in unit <stop_channel>.
    Set user-defined property "RLOC =  R0C1" for instance <XLXI_19> in unit <stop_channel>.
Analyzing module <XOR2>.
Analyzing module <AND2>.
Analyzing module <FDC>.
Analyzing module <synclogic>.
Module <synclogic> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0.S0" for instance <ff_clksyn> in unit <synclogic>.
    Set user-defined property "INIT =  0" for instance <ff_clksyn> in unit <synclogic>.
    Set user-defined property "RLOC =  R0C0.S1" for instance <XLXI_4> in unit <synclogic>.
    Set user-defined property "INIT =  0" for instance <XLXI_4> in unit <synclogic>.
    Set user-defined property "RLOC =  R0C0.S1" for instance <XLXI_6> in unit <synclogic>.
Analyzing module <OR2>.
Analyzing module <FMAP>.
Analyzing module <vernier_40_gates>.
Module <vernier_40_gates> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0" for instance <XLXI_2> in unit <vernier_40_gates>.
    Set user-defined property "RLOC =  R1C0" for instance <XLXI_3> in unit <vernier_40_gates>.
    Set user-defined property "RLOC =  R1C0" for instance <XLXI_4> in unit <vernier_40_gates>.
Analyzing module <sel_vernier>.
Module <sel_vernier> is correct for synthesis.
 
Analyzing module <andline40>.
Module <andline40> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C16" for instance <XLXI_1> in unit <andline40>.
    Set user-defined property "RLOC =  R0C8" for instance <XLXI_2> in unit <andline40>.
    Set user-defined property "RLOC =  R0C0" for instance <XLXI_3> in unit <andline40>.
Analyzing module <andline8>.
Module <andline8> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0.S1" for instance <and_0> in unit <andline8>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <and_1> in unit <andline8>.
    Set user-defined property "RLOC =  R0C1.S1" for instance <and_2> in unit <andline8>.
    Set user-defined property "RLOC =  R0C1.S0" for instance <and_3> in unit <andline8>.
    Set user-defined property "RLOC =  R0C2.S1" for instance <and_4> in unit <andline8>.
    Set user-defined property "RLOC =  R0C2.S0" for instance <and_5> in unit <andline8>.
    Set user-defined property "RLOC =  R0C3.S1" for instance <and_6> in unit <andline8>.
    Set user-defined property "RLOC =  R0C3.S0" for instance <and_7> in unit <andline8>.
Analyzing module <MULT_AND>.
Analyzing module <andline16>.
Module <andline16> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0.S1" for instance <and_0> in unit <andline16>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <and_1> in unit <andline16>.
    Set user-defined property "RLOC =  R0C1.S1" for instance <and_2> in unit <andline16>.
    Set user-defined property "RLOC =  R0C1.S0" for instance <and_3> in unit <andline16>.
    Set user-defined property "RLOC =  R0C2.S1" for instance <and_4> in unit <andline16>.
    Set user-defined property "RLOC =  R0C2.S0" for instance <and_5> in unit <andline16>.
    Set user-defined property "RLOC =  R0C3.S1" for instance <and_6> in unit <andline16>.
    Set user-defined property "RLOC =  R0C3.S0" for instance <and_7> in unit <andline16>.
    Set user-defined property "RLOC =  R0C4.S1" for instance <and_8> in unit <andline16>.
    Set user-defined property "RLOC =  R0C4.S0" for instance <and_9> in unit <andline16>.
    Set user-defined property "RLOC =  R0C5.S1" for instance <and_10> in unit <andline16>.
    Set user-defined property "RLOC =  R0C5.S0" for instance <and_11> in unit <andline16>.
    Set user-defined property "RLOC =  R0C6.S1" for instance <and_12> in unit <andline16>.
    Set user-defined property "RLOC =  R0C6.S0" for instance <and_13> in unit <andline16>.
    Set user-defined property "RLOC =  R0C7.S1" for instance <and_14> in unit <andline16>.
    Set user-defined property "RLOC =  R0C7.S0" for instance <and_15> in unit <andline16>.
Analyzing module <ildceline40>.
Module <ildceline40> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C16" for instance <XLXI_4> in unit <ildceline40>.
    Set user-defined property "RLOC =  R0C8" for instance <XLXI_5> in unit <ildceline40>.
    Set user-defined property "RLOC =  R0C0" for instance <XLXI_6> in unit <ildceline40>.
Analyzing module <ildceline8>.
Module <ildceline8> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0.S1" for instance <latch_0> in unit <ildceline8>.
    Set user-defined property "INIT =  0" for instance <latch_0> in unit <ildceline8>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <latch_1> in unit <ildceline8>.
    Set user-defined property "INIT =  0" for instance <latch_1> in unit <ildceline8>.
    Set user-defined property "RLOC =  R0C1.S1" for instance <latch_2> in unit <ildceline8>.
    Set user-defined property "INIT =  0" for instance <latch_2> in unit <ildceline8>.
    Set user-defined property "RLOC =  R0C1.S0" for instance <latch_3> in unit <ildceline8>.
    Set user-defined property "INIT =  0" for instance <latch_3> in unit <ildceline8>.
    Set user-defined property "RLOC =  R0C2.S1" for instance <latch_4> in unit <ildceline8>.
    Set user-defined property "INIT =  0" for instance <latch_4> in unit <ildceline8>.
    Set user-defined property "RLOC =  R0C2.S0" for instance <latch_5> in unit <ildceline8>.
    Set user-defined property "INIT =  0" for instance <latch_5> in unit <ildceline8>.
    Set user-defined property "RLOC =  R0C3.S1" for instance <latch_6> in unit <ildceline8>.
    Set user-defined property "INIT =  0" for instance <latch_6> in unit <ildceline8>.
    Set user-defined property "RLOC =  R0C3.S0" for instance <latch_7> in unit <ildceline8>.
    Set user-defined property "INIT =  0" for instance <latch_7> in unit <ildceline8>.
Analyzing module <LDCE_1>.
Analyzing module <ildceline16>.
Module <ildceline16> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0.S1" for instance <latch_0> in unit <ildceline16>.
    Set user-defined property "INIT =  0" for instance <latch_0> in unit <ildceline16>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <latch_1> in unit <ildceline16>.
    Set user-defined property "INIT =  0" for instance <latch_1> in unit <ildceline16>.
    Set user-defined property "RLOC =  R0C1.S1" for instance <latch_2> in unit <ildceline16>.
    Set user-defined property "INIT =  0" for instance <latch_2> in unit <ildceline16>.
    Set user-defined property "RLOC =  R0C1.S0" for instance <latch_3> in unit <ildceline16>.
    Set user-defined property "INIT =  0" for instance <latch_3> in unit <ildceline16>.
    Set user-defined property "RLOC =  R0C2.S1" for instance <latch_4> in unit <ildceline16>.
    Set user-defined property "INIT =  0" for instance <latch_4> in unit <ildceline16>.
    Set user-defined property "RLOC =  R0C2.S0" for instance <latch_5> in unit <ildceline16>.
    Set user-defined property "INIT =  0" for instance <latch_5> in unit <ildceline16>.
    Set user-defined property "RLOC =  R0C3.S1" for instance <latch_6> in unit <ildceline16>.
    Set user-defined property "INIT =  0" for instance <latch_6> in unit <ildceline16>.
    Set user-defined property "RLOC =  R0C3.S0" for instance <latch_7> in unit <ildceline16>.
    Set user-defined property "INIT =  0" for instance <latch_7> in unit <ildceline16>.
    Set user-defined property "RLOC =  R0C4.S1" for instance <latch_8> in unit <ildceline16>.
    Set user-defined property "INIT =  0" for instance <latch_8> in unit <ildceline16>.
    Set user-defined property "RLOC =  R0C4.S0" for instance <latch_9> in unit <ildceline16>.
    Set user-defined property "INIT =  0" for instance <latch_9> in unit <ildceline16>.
    Set user-defined property "RLOC =  R0C5.S1" for instance <latch_10> in unit <ildceline16>.
    Set user-defined property "INIT =  0" for instance <latch_10> in unit <ildceline16>.
    Set user-defined property "RLOC =  R0C5.S0" for instance <latch_11> in unit <ildceline16>.
    Set user-defined property "INIT =  0" for instance <latch_11> in unit <ildceline16>.
    Set user-defined property "RLOC =  R0C6.S1" for instance <latch_12> in unit <ildceline16>.
    Set user-defined property "INIT =  0" for instance <latch_12> in unit <ildceline16>.
    Set user-defined property "RLOC =  R0C6.S0" for instance <latch_13> in unit <ildceline16>.
    Set user-defined property "INIT =  0" for instance <latch_13> in unit <ildceline16>.
    Set user-defined property "RLOC =  R0C7.S1" for instance <latch_14> in unit <ildceline16>.
    Set user-defined property "INIT =  0" for instance <latch_14> in unit <ildceline16>.
    Set user-defined property "RLOC =  R0C7.S0" for instance <latch_15> in unit <ildceline16>.
    Set user-defined property "INIT =  0" for instance <latch_15> in unit <ildceline16>.
Analyzing module <xorcy_dline40>.
Module <xorcy_dline40> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0.S1" for instance <XLXI_3> in unit <xorcy_dline40>.
    Set user-defined property "RLOC =  R0C16" for instance <XLXI_4> in unit <xorcy_dline40>.
    Set user-defined property "RLOC =  R0C8" for instance <XLXI_5> in unit <xorcy_dline40>.
    Set user-defined property "RLOC =  R0C0" for instance <XLXI_6> in unit <xorcy_dline40>.
Analyzing module <xorcy_dline8>.
Module <xorcy_dline8> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0.S1" for instance <xor_0> in unit <xorcy_dline8>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <xor_1> in unit <xorcy_dline8>.
    Set user-defined property "RLOC =  R0C1.S1" for instance <xor_2> in unit <xorcy_dline8>.
    Set user-defined property "RLOC =  R0C1.S0" for instance <xor_3> in unit <xorcy_dline8>.
    Set user-defined property "RLOC =  R0C2.S1" for instance <xor_4> in unit <xorcy_dline8>.
    Set user-defined property "RLOC =  R0C2.S0" for instance <xor_5> in unit <xorcy_dline8>.
    Set user-defined property "RLOC =  R0C3.S1" for instance <xor_6> in unit <xorcy_dline8>.
    Set user-defined property "RLOC =  R0C3.S0" for instance <xor_7> in unit <xorcy_dline8>.
Analyzing module <XORCY_D>.
Analyzing module <xorcy_dline16>.
Module <xorcy_dline16> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0.S1" for instance <xor_0> in unit <xorcy_dline16>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <xor_1> in unit <xorcy_dline16>.
    Set user-defined property "RLOC =  R0C1.S1" for instance <xor_2> in unit <xorcy_dline16>.
    Set user-defined property "RLOC =  R0C1.S0" for instance <xor_3> in unit <xorcy_dline16>.
    Set user-defined property "RLOC =  R0C2.S1" for instance <xor_4> in unit <xorcy_dline16>.
    Set user-defined property "RLOC =  R0C2.S0" for instance <xor_5> in unit <xorcy_dline16>.
    Set user-defined property "RLOC =  R0C3.S1" for instance <xor_6> in unit <xorcy_dline16>.
    Set user-defined property "RLOC =  R0C3.S0" for instance <xor_7> in unit <xorcy_dline16>.
    Set user-defined property "RLOC =  R0C4.S1" for instance <xor_8> in unit <xorcy_dline16>.
    Set user-defined property "RLOC =  R0C4.S0" for instance <xor_9> in unit <xorcy_dline16>.
    Set user-defined property "RLOC =  R0C5.S1" for instance <xor_10> in unit <xorcy_dline16>.
    Set user-defined property "RLOC =  R0C5.S0" for instance <xor_11> in unit <xorcy_dline16>.
    Set user-defined property "RLOC =  R0C6.S1" for instance <xor_12> in unit <xorcy_dline16>.
    Set user-defined property "RLOC =  R0C6.S0" for instance <xor_13> in unit <xorcy_dline16>.
    Set user-defined property "RLOC =  R0C7.S1" for instance <xor_14> in unit <xorcy_dline16>.
    Set user-defined property "RLOC =  R0C7.S0" for instance <xor_15> in unit <xorcy_dline16>.
Analyzing module <inst_decoder>.
Module <inst_decoder> is correct for synthesis.
 
Analyzing module <uart_baud>.
Module <uart_baud> is correct for synthesis.
 
Analyzing module <uart_rx>.
Module <uart_rx> is correct for synthesis.
 
Analyzing module <uart_tx>.
Module <uart_tx> is correct for synthesis.
 
Analyzing module <GND>.
Analyzing module <start_channel>.
Module <start_channel> is correct for synthesis.
 
    Set user-defined property "RLOC =  R1C0" for instance <XLXI_4> in unit <start_channel>.
    Set user-defined property "RLOC =  R0C2" for instance <XLXI_5> in unit <start_channel>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <xorcy_dline16>.
    Related source file is xorcy_dline16.vf.
Unit <xorcy_dline16> synthesized.


Synthesizing Unit <xorcy_dline8>.
    Related source file is xorcy_dline8.vf.
Unit <xorcy_dline8> synthesized.


Synthesizing Unit <ildceline16>.
    Related source file is ildceline16.vf.
Unit <ildceline16> synthesized.


Synthesizing Unit <ildceline8>.
    Related source file is ildceline8.vf.
Unit <ildceline8> synthesized.


Synthesizing Unit <andline16>.
    Related source file is andline16.vf.
Unit <andline16> synthesized.


Synthesizing Unit <andline8>.
    Related source file is andline8.vf.
Unit <andline8> synthesized.


Synthesizing Unit <xorcy_dline40>.
    Related source file is xorcy_dline40.vf.
Unit <xorcy_dline40> synthesized.


Synthesizing Unit <ildceline40>.
    Related source file is ildceline40.vf.
Unit <ildceline40> synthesized.


Synthesizing Unit <andline40>.
    Related source file is andline40.vf.
Unit <andline40> synthesized.


Synthesizing Unit <sel_vernier>.
    Related source file is sel_vernier.v.
    Found 40-bit tristate buffer for signal <Vout>.
    Summary:
	inferred  40 Tristate(s).
Unit <sel_vernier> synthesized.


Synthesizing Unit <vernier_40_gates>.
    Related source file is vernier_40_gates.vf.
Unit <vernier_40_gates> synthesized.


Synthesizing Unit <synclogic>.
    Related source file is synclogic.vf.
Unit <synclogic> synthesized.


Synthesizing Unit <stop_channel>.
    Related source file is stop_channel.vf.
Unit <stop_channel> synthesized.


Synthesizing Unit <cc8ce1>.
    Related source file is cc8ce1.vf.
Unit <cc8ce1> synthesized.


Synthesizing Unit <cc24ce>.
    Related source file is cc24ce.vf.
WARNING:Xst:646 - Signal <ovf26> is assigned but never used.
Unit <cc24ce> synthesized.


Synthesizing Unit <myfd8ce>.
    Related source file is myfd8ce.vf.
Unit <myfd8ce> synthesized.


Synthesizing Unit <dff_26bits>.
    Related source file is DFF_26bits.vf.
Unit <dff_26bits> synthesized.


Synthesizing Unit <counter32bit>.
    Related source file is counter32bit.vf.
Unit <counter32bit> synthesized.


Synthesizing Unit <cntr_reg_interface>.
    Related source file is cntr_reg_interface.v.
    Found 8-bit tristate buffer for signal <cntr4_in_byte>.
    Found 8-bit tristate buffer for signal <cntr3_in_byte>.
    Found 8-bit tristate buffer for signal <cntr2_in_byte>.
    Found 8-bit tristate buffer for signal <cntr1_in_byte>.
    Summary:
	inferred 128 Tristate(s).
Unit <cntr_reg_interface> synthesized.


Synthesizing Unit <cntr_registers>.
    Related source file is cntr_registers.vf.
Unit <cntr_registers> synthesized.


Synthesizing Unit <start_channel>.
    Related source file is start_channel.vf.
Unit <start_channel> synthesized.


Synthesizing Unit <uart_tx>.
    Related source file is uart_tx.v.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 6                                              |
    | Inputs             | 2                                              |
    | Outputs            | 2                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | 0001                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 9-bit register for signal <data_buf>.
    Found 8-bit register for signal <datareg>.
    Found 1-bit register for signal <din_rdyreg>.
    Found 4-bit up counter for signal <sample_count>.
    Found 4-bit up counter for signal <shift_count>.
    Found 9 1-bit 2-to-1 multiplexers.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   2 Counter(s).
	inferred  18 D-type flip-flop(s).
	inferred   9 Multiplexer(s).
Unit <uart_tx> synthesized.


Synthesizing Unit <uart_rx>.
    Related source file is uart_rx.v.
WARNING:Xst:646 - Signal <dout_byte_temp<0>> is assigned but never used.
    Found finite state machine <FSM_1> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 10                                             |
    | Inputs             | 4                                              |
    | Outputs            | 2                                              |
    | Clock              | clk (rising_edge)                              |
    | Clock enable       | enable (positive)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00001                                          |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit register for signal <dout_byte>.
    Found 4-bit up counter for signal <bit_count>.
    Found 10-bit register for signal <dout_byte_temp>.
    Found 4-bit up counter for signal <sample_count>.
    Found 3-bit register for signal <ser_in_reg>.
    Found 1-bit register for signal <start>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   2 Counter(s).
	inferred  22 D-type flip-flop(s).
Unit <uart_rx> synthesized.


Synthesizing Unit <uart_baud>.
    Related source file is uart_baud.v.
    Found 8-bit up counter for signal <cnt1>.
    Summary:
	inferred   1 Counter(s).
Unit <uart_baud> synthesized.


Synthesizing Unit <inst_decoder>.
    Related source file is inst_decoder.v.
WARNING:Xst:646 - Signal <data_reg<5>> is assigned but never used.
WARNING:Xst:646 - Signal <shift<5>> is assigned but never used.
    Found finite state machine <FSM_2> for signal <cstate>.
    -----------------------------------------------------------------------
    | States             | 11                                             |
    | Transitions        | 20                                             |
    | Inputs             | 9                                              |
    | Outputs            | 8                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | res (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00000000001                                    |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 5-bit register for signal <pkt_addr>.
    Found 4-bit comparator equal for signal <$n0025> created at line 209.
    Found 8-bit register for signal <data_reg>.
    Found 4-bit register for signal <dev_addr_reg>.
    Found 6-bit register for signal <shift>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  23 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <inst_decoder> synthesized.


Synthesizing Unit <four_stop_channels>.
    Related source file is four_stop_channels.vf.
Unit <four_stop_channels> synthesized.


Synthesizing Unit <maincount4channel>.
    Related source file is MainCount4Channel.vf.
WARNING:Xst:646 - Signal <Q<31:27>> is assigned but never used.
Unit <maincount4channel> synthesized.


Synthesizing Unit <priority_encoder>.
    Related source file is priority_encoder.v.
    Found 8-bit tristate buffer for signal <dataOutz>.
    Summary:
	inferred   8 Tristate(s).
Unit <priority_encoder> synthesized.


Synthesizing Unit <DAC>.
    Related source file is DAC.v.
    Found 16x8-bit ROM for signal <dacinreg>.
    Found 8-bit tristate buffer for signal <dac_val>.
    Found 8-bit adder carry out for signal <$n0002>.
    Found 8-bit register for signal <Accum>.
    Found 4-bit up counter for signal <DACaddr>.
    Summary:
	inferred   1 ROM(s).
	inferred   1 Counter(s).
	inferred   8 D-type flip-flop(s).
	inferred   1 Adder/Subtracter(s).
	inferred   8 Tristate(s).
Unit <DAC> synthesized.


Synthesizing Unit <fpga_addr_out>.
    Related source file is fpga_addr_out.v.
    Found 8-bit tristate buffer for signal <dout>.
    Summary:
	inferred   8 Tristate(s).
Unit <fpga_addr_out> synthesized.


Synthesizing Unit <gen_sel_signals>.
    Related source file is gen_sel_signals.v.
WARNING:Xst:646 - Signal <sel_out<31:24>> is assigned but never used.
    Found 32x32-bit ROM for signal <sel_out>.
    Summary:
	inferred   1 ROM(s).
Unit <gen_sel_signals> synthesized.


Synthesizing Unit <router>.
    Related source file is router.v.
    Found 1-bit tristate buffer for signal <tx_uc>.
    Summary:
	inferred   1 Tristate(s).
Unit <router> synthesized.


Synthesizing Unit <clk_mul>.
    Related source file is clk_mul.vf.
Unit <clk_mul> synthesized.


Synthesizing Unit <chrono48_stop3>.
    Related source file is Chrono48_stop3.vf.
WARNING:Xst:646 - Signal <start_sync> is assigned but never used.
WARNING:Xst:646 - Signal <XLXN_111> is assigned but never used.
WARNING:Xst:653 - Signal <XLXN_180> is used but never assigned. Tied to value 0.
WARNING:Xst:646 - Signal <uart_rdy> is assigned but never used.
WARNING:Xst:646 - Signal <cmd_rst_test> is assigned but never used.
WARNING:Xst:646 - Signal <intr> is assigned but never used.
Unit <chrono48_stop3> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# FSMs                             : 3
# ROMs                             : 2
  16x8-bit ROM                     : 1
  32x32-bit ROM                    : 1
# Registers                        : 28
  1-bit register                   : 21
  5-bit register                   : 1
  8-bit register                   : 4
  9-bit register                   : 1
  4-bit register                   : 1
# Counters                         : 6
  4-bit up counter                 : 5
  8-bit up counter                 : 1
# Multiplexers                     : 1
  2-to-1 multiplexer               : 1
# Tristates                        : 25
  1-bit tristate buffer            : 1
  40-bit tristate buffer           : 5
  8-bit tristate buffer            : 19
# Adders/Subtractors               : 1
  8-bit adder carry out            : 1
# Comparators                      : 1
  4-bit comparator equal           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Selecting encoding for FSM_2 ...
Optimizing FSM <FSM_2> on signal <cstate> with one-hot encoding.
Selecting encoding for FSM_1 ...
Optimizing FSM <FSM_1> on signal <state> with one-hot encoding.
Selecting encoding for FSM_0 ...
Optimizing FSM <FSM_0> on signal <state> with one-hot encoding.

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1291 - FF/Latch <data_reg_5> is unconnected in block <inst_decoder>.
WARNING:Xst:1291 - FF/Latch <dout_byte_5> is unconnected in block <XLXI_113>.

Optimizing unit <chrono48_stop3> ...

Optimizing unit <DAC> ...

Optimizing unit <priority_encoder> ...

Optimizing unit <inst_decoder> ...

Optimizing unit <uart_baud> ...

Optimizing unit <uart_rx> ...

Optimizing unit <cntr_reg_interface> ...

Optimizing unit <myfd8ce> ...

Optimizing unit <cc8ce1> ...

Optimizing unit <synclogic> ...

Optimizing unit <sel_vernier> ...

Optimizing unit <andline8> ...

Optimizing unit <andline16> ...

Optimizing unit <ildceline8> ...

Optimizing unit <ildceline16> ...

Optimizing unit <xorcy_dline8> ...

Optimizing unit <xorcy_dline16> ...

Optimizing unit <dff_26bits> ...

Optimizing unit <cc24ce> ...

Optimizing unit <andline40> ...

Optimizing unit <ildceline40> ...

Optimizing unit <xorcy_dline40> ...

Optimizing unit <uart_tx> ...

Optimizing unit <cntr_registers> ...

Optimizing unit <counter32bit> ...

Optimizing unit <vernier_40_gates> ...

Optimizing unit <maincount4channel> ...

Optimizing unit <start_channel> ...

Optimizing unit <stop_channel> ...

Optimizing unit <four_stop_channels> ...
Loading device for application Xst from file 'v200.nph' in environment C:/Xilinx.

Mapping all equations...
WARNING:Xst:1291 - FF/Latch <XLXI_113_dout_byte_5> is unconnected in block <chrono48_stop3>.
Building and optimizing final netlist ...
WARNING:Xst:1291 - FF/Latch <XLXI_100_Accum_0> is unconnected in block <chrono48_stop3>.
Found area constraint ratio of 100 (+ 5) on block chrono48_stop3, actual ratio is 24.
FlipFlop XLXI_111_pkt_addr_3 has been replicated 1 time(s)
FlipFlop XLXI_111_pkt_addr_2 has been replicated 1 time(s)
FlipFlop XLXI_111_pkt_addr_0 has been replicated 1 time(s)
FlipFlop XLXI_111_pkt_addr_1 has been replicated 1 time(s)
FlipFlop XLXI_111_cstate_FFd5 has been replicated 2 time(s)

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s200pq208-6 

 Number of Slices:                     550  out of   2352    23%  
 Number of Slice Flip Flops:           475  out of   4704    10%  
 Number of 4 input LUTs:               259  out of   4704     5%  
 Number of bonded IOBs:                 15  out of    144    10%  
 Number of TBUFs:                      352  out of   2352    14%  
 Number of GCLKs:                        2  out of      4    50%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | Clock_Mul_XLXI_1:CLK2X+Clock_Mul_XLXI_2:CLK2X| 151   |
out_pulse(XLXI_131/XLXI_4/XLXI_5:O)| NONE(*)(XLXI_131/XLXI_4/XLXI_4)| 1     |
XLXI_131/XLXI_3:G                  | NONE                   | 40    |
out_pulse(XLXI_104/XLXI_2/XLXI_18/XLXI_5:O)| NONE(*)(XLXI_104/XLXI_2/XLXI_18/XLXI_4)| 1     |
XLXI_104/XLXI_2/XLXI_9:G           | NONE                   | 40    |
out_pulse(XLXI_104/XLXI_3/XLXI_18/XLXI_5:O)| NONE(*)(XLXI_104/XLXI_3/XLXI_18/XLXI_4)| 1     |
XLXI_104/XLXI_3/XLXI_9:G           | NONE                   | 40    |
out_pulse(XLXI_104/XLXI_4/XLXI_18/XLXI_5:O)| NONE(*)(XLXI_104/XLXI_4/XLXI_18/XLXI_4)| 1     |
XLXI_104/XLXI_4/XLXI_9:G           | NONE                   | 40    |
out_pulse(XLXI_104/XLXI_5/XLXI_18/XLXI_5:O)| NONE(*)(XLXI_104/XLXI_5/XLXI_18/XLXI_4)| 1     |
XLXI_104/XLXI_5/XLXI_9:G           | NONE                   | 40    |
clk                                | IBUFG                  | 113   |
XLXI_111_cstate_FFd3:Q             | NONE                   | 4     |
XLXI_113_startbitsync(XLXI_113__n00091:O)| NONE(*)(XLXI_113_start)| 1     |
XLXI_111_cstate_FFd6:Q             | NONE                   | 1     |
-----------------------------------+------------------------+-------+
(*) These 6 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: 31.680ns (Maximum Frequency: 31.566MHz)
   Minimum input arrival time before clock: 2.520ns
   Maximum output required time after clock: 10.266ns
   Maximum combinational path delay: 9.786ns

=========================================================================
Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd d:\tdc48stop_20140630/_ngo -uc
chrono48_stop.ucf -p xc2s200-pq208-6 chrono48_stop3.ngc chrono48_stop3.ngd 

Reading NGO file "D:/TDC48Stop_20140630/chrono48_stop3.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "chrono48_stop.ucf" ...

Checking timing specifications ...
Checking expanded design ...
WARNING:NgdBuild:454 - logical net 'XLXI_103/ovf24_intr' has no load
WARNING:NgdBuild:454 - logical net 'XLXI_103/XLXI_13_XLXI_1/CO' has no load
WARNING:NgdBuild:479 - The input pad net 'teststop' is driving one or more clock
   loads that should only use a dedicated clock buffer. This could result in
   large clock skews on this net. Check whether the correct type of BUF is being
   used to drive the clock buffer.

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   3

Total memory usage is 41036 kilobytes

Writing NGD file "chrono48_stop3.ngd" ...

Writing NGDBUILD log file "chrono48_stop3.bld"...

NGDBUILD done.
Completed process "Translate".



Started process "Map".

Using target part "2s200pq208-6".
Removing unused or disabled logic...
Running cover...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
Number of errors:      0
Number of warnings:   54
Logic Utilization:
  Total Number Slice Registers:     467 out of  4,704    9%
    Number used as Flip Flops:                    267
    Number used as Latches:                       200
  Number of 4 input LUTs:           434 out of  4,704    9%
Logic Distribution:
    Number of occupied Slices:                         815 out of  2,352   34%
    Number of Slices containing only related logic:    815 out of    815  100%
    Number of Slices containing unrelated logic:         0 out of    815    0%
        *See NOTES below for an explanation of the effects of unrelated logic
Total Number 4 input LUTs:          669 out of  4,704   14%
      Number used as logic:                       434
      Number used as a route-thru:                235
   Number of bonded IOBs:            14 out of    140   10%
      IOB Flip Flops:                               2
   Number of GCLKs:                   2 out of      4   50%
   Number of GCLKIOBs:                1 out of      4   25%
   Number of DLLs:                    2 out of      4   50%

   Number of RPM macros:            3
Total equivalent gate count for design:  22,319
Additional JTAG gate count for IOBs:  720
Peak Memory Usage:  72 MB

NOTES:

   Related logic is defined as being logic that shares connectivity -
   e.g. two LUTs are "related" if they share common inputs.
   When assembling slices, Map gives priority to combine logic that
   is related.  Doing so results in the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin
   packing unrelated logic into a slice once 99% of the slices are
   occupied through related logic packing.

   Note that once logic distribution reaches the 99% level through
   related logic packing, this does not mean the device is completely
   utilized.  Unrelated logic packing will then begin, continuing until
   all usable LUTs and FFs are occupied.  Depending on your timing
   budget, increased levels of unrelated logic packing may adversely
   affect the overall timing performance of your design.


Mapping completed.
See MAP report file "chrono48_stop3_map.mrp" for details.
Completed process "Map".

Mapping Module chrono48_stop3 . . .
MAP command line:
map -intstyle ise -p xc2s200-pq208-6 -cm area -pr b -k 4 -c 100 -tx on -o chrono48_stop3_map.ncd chrono48_stop3.ngd chrono48_stop3.pcf
Mapping Module chrono48_stop3: DONE



Started process "Place & Route".





Constraints file: chrono48_stop3.pcf

Loading device database for application Par from file "chrono48_stop3_map.ncd".
   "chrono48_stop3" is an NCD, version 2.38, device xc2s200, package pq208,
speed -6
Loading device for application Par from file 'v200.nph' in environment
C:/Xilinx.
Device speed data version:  PRODUCTION 1.27 2003-06-19.


Resolving physical constraints.
Finished resolving physical constraints.

Device utilization summary:

   Number of External GCLKIOBs         1 out of 4      25%
   Number of External IOBs            14 out of 140    10%
      Number of LOCed External IOBs   13 out of 14     92%

   Number of SLICEs                  815 out of 2352   34%

   Number of DLLs                      2 out of 4      50%
   Number of GCLKs                     2 out of 4      50%



Overall effort level (-ol):   Standard (set by user)
Placer effort level (-pl):    Standard (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    Standard (set by user)


Phase 1.1
Phase 1.1 (Checksum:98a150) REAL time: 0 secs 

Phase 2.23
Phase 2.23 (Checksum:1312cfe) REAL time: 0 secs 

Phase 3.3
Phase 3.3 (Checksum:1c9c37d) REAL time: 0 secs 

Phase 4.5
Phase 4.5 (Checksum:26259fc) REAL time: 0 secs 

Phase 5.8
.....
Phase 5.8 (Checksum:b8410a) REAL time: 0 secs 

Phase 6.5
Phase 6.5 (Checksum:39386fa) REAL time: 0 secs 

Phase 7.18
Phase 7.18 (Checksum:42c1d79) REAL time: 0 secs 

Writing design to file chrono48_stop3.ncd.

Total REAL time to Placer completion: 0 secs 
Total CPU time to Placer completion: 1 secs 


Phase 1: 3683 unrouted;       REAL time: 0 secs 

Phase 2: 3062 unrouted;       REAL time: 7 secs 

Phase 3: 535 unrouted;       REAL time: 8 secs 

Phase 4: 0 unrouted;       REAL time: 8 secs 

Total REAL time to Router completion: 8 secs 
Total CPU time to Router completion: 8 secs 

Generating "par" statistics.

**************************
Generating Clock Report
**************************

+----------------------------+----------+--------+------------+-------------+
|         Clock Net          | Resource | Fanout |Net Skew(ns)|Max Delay(ns)|
+----------------------------+----------+--------+------------+-------------+
|    clk100mhz_OBUF          |  Global  |  134   |  0.080     |  0.547      |
+----------------------------+----------+--------+------------+-------------+
|XLXI_131/XLXI_4/out_puls    |          |        |            |             |
|                       e    |   Local  |    1   |  0.000     |  0.573      |
+----------------------------+----------+--------+------------+-------------+
|XLXI_104/XLXI_4/XLXI_18/    |          |        |            |             |
|               out_pulse    |   Local  |    1   |  0.000     |  0.573      |
+----------------------------+----------+--------+------------+-------------+
|XLXI_104/XLXI_3/XLXI_18/    |          |        |            |             |
|               out_pulse    |   Local  |    1   |  0.000     |  0.573      |
+----------------------------+----------+--------+------------+-------------+
|XLXI_104/XLXI_2/XLXI_18/    |          |        |            |             |
|               out_pulse    |   Local  |    1   |  0.000     |  0.583      |
+----------------------------+----------+--------+------------+-------------+
|XLXI_104/XLXI_5/XLXI_18/    |          |        |            |             |
|               out_pulse    |   Local  |    1   |  0.000     |  0.587      |
+----------------------------+----------+--------+------------+-------------+
|          clk25mhz          |   Local  |   72   |  1.855     |  4.894      |
+----------------------------+----------+--------+------------+-------------+
|    XLXI_111_cstate_FFd3    |   Local  |    4   |  0.058     |  3.096      |
+----------------------------+----------+--------+------------+-------------+
|    XLXI_111_cstate_FFd6    |   Local  |    2   |  0.000     |  1.201      |
+----------------------------+----------+--------+------------+-------------+
|   XLXI_113_startbitsync    |   Local  |    1   |  0.000     |  0.573      |
+----------------------------+----------+--------+------------+-------------+

Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 8 secs 
Total CPU time to PAR completion: 8 secs 

Peak Memory Usage:  68 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.

Writing design to file chrono48_stop3.ncd.


PAR done.
Completed process "Place & Route".


Started process "Generate Post-Place & Route Static Timing".


Analysis completed Tue Jul 08 11:09:33 2014
--------------------------------------------------------------------------------

Generating Report ...

Completed process "Generate Post-Place & Route Static Timing".

Place & Route Module chrono48_stop3 . . .
PAR command line: par -w -intstyle ise -ol std -t 1 chrono48_stop3_map.ncd chrono48_stop3.ncd chrono48_stop3.pcf
PAR completed successfully




Started process "Generate Programming File".

Completed process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling source file "inst_decoder.v"
Module <inst_decoder> compiled
No errors in compilation
Analysis of file <inst_decoder.prj> succeeded.
 

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <inst_decoder>.
Module <inst_decoder> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <inst_decoder>.
    Related source file is inst_decoder.v.
WARNING:Xst:646 - Signal <data_reg<5>> is assigned but never used.
WARNING:Xst:646 - Signal <shift<5>> is assigned but never used.
    Found finite state machine <FSM_0> for signal <cstate>.
    -----------------------------------------------------------------------
    | States             | 11                                             |
    | Transitions        | 20                                             |
    | Inputs             | 9                                              |
    | Outputs            | 8                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | res (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00000000001                                    |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 5-bit register for signal <pkt_addr>.
    Found 4-bit comparator equal for signal <$n0025> created at line 209.
    Found 8-bit register for signal <data_reg>.
    Found 4-bit register for signal <dev_addr_reg>.
    Found 6-bit register for signal <shift>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  23 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <inst_decoder> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# FSMs                             : 1
# Registers                        : 9
  1-bit register                   : 6
  8-bit register                   : 1
  4-bit register                   : 1
  5-bit register                   : 1
# Comparators                      : 1
  4-bit comparator equal           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Selecting encoding for FSM_0 ...
Optimizing FSM <FSM_0> on signal <cstate> with one-hot encoding.

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1291 - FF/Latch <data_reg_5> is unconnected in block <inst_decoder>.

Optimizing unit <inst_decoder> ...
Loading device for application Xst from file 'v200.nph' in environment C:/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block inst_decoder, actual ratio is 0.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s200pq208-6 

 Number of Slices:                      19  out of   2352     0%  
 Number of Slice Flip Flops:            31  out of   4704     0%  
 Number of 4 input LUTs:                19  out of   4704     0%  
 Number of bonded IOBs:                 33  out of    144    22%  
 Number of GCLKs:                        1  out of      4    25%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 31    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: 6.142ns (Maximum Frequency: 162.813MHz)
   Minimum input arrival time before clock: 2.520ns
   Maximum output required time after clock: 9.956ns
   Maximum combinational path delay: 9.818ns

=========================================================================
Completed process "Synthesize".



Project Navigator Auto-Make Log File
-------------------------------------


Started process "Create Schematic Symbol".

Compiling source file "inst_decoder.v"
tdtfi(verilog) completed successfully.


Release 6.1i - spl2sym G.23
Copyright (c) 1995-2003 Xilinx, Inc.  All rights reserved.
Completed process "Create Schematic Symbol".



Project Navigator Auto-Make Log File
-------------------------------------


Started process "View Verilog Functional Model".

Release 6.1i - sch2verilog G.23
Copyright (c) 1995-2003 Xilinx, Inc.  All rights reserved.
WARNING:DesignEntry:15 - Bus "dout(7:0)" is connected to too many source pins
   and/or IO Ports. A Wired Or connection will be used
WARNING:DesignEntry:15 - Bus "XLXN_76(39:0)" is connected to too many source
   pins and/or IO Ports. A Wired Or connection will be used
WARNING:DesignEntry:13 - Net "intr" is connected to source pins and/or IO ports
   while there is no load pin connected to it
WARNING:DesignEntry:13 - Net "XLXN_111" is connected to source pins and/or IO
   ports while there is no load pin connected to it
WARNING:DesignEntry:13 - Net "cmd_rst_test" is connected to source pins and/or
   IO ports while there is no load pin connected to it
WARNING:DesignEntry:13 - Net "uart_rdy" is connected to source pins and/or IO
   ports while there is no load pin connected to it
WARNING:DesignEntry:13 - Net "start_sync" is connected to source pins and/or IO
   ports while there is no load pin connected to it
WARNING:DesignEntry:11 - Net "XLXN_180" is connected to load pins and/or IO
   Port, but there is no source pin or IO Port connected to it
DRC Check completed: No Error found.
Verilog netlist file generated.
Completed process "View Verilog Functional Model".





Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling source file "clk_mul.vf"
Module <clk_mul> compiled
Compiling source file "router.v"
Module <router> compiled
Compiling source file "gen_sel_signals.v"
Module <gen_sel_signals> compiled
Compiling source file "fpga_addr_out.v"
Module <fpga_addr_out> compiled
Compiling source file "DAC.v"
Module <DAC> compiled
Compiling source file "priority_encoder.v"
Module <priority_encoder> compiled
Compiling source file "myfd8ce.vf"
Module <myfd8ce> compiled
Compiling source file "DFF_26bits.vf"
Module <dff_26bits> compiled
Compiling source file "cntr_registers.vf"
Module <cntr_registers> compiled
Compiling source file "cntr_reg_interface.v"
Module <cntr_reg_interface> compiled
Compiling source file "cc8ce1.vf"
Module <cc8ce1> compiled
Compiling source file "cc24ce.vf"
Module <cc24ce> compiled
Compiling source file "counter32bit.vf"
Module <counter32bit> compiled
Compiling source file "MainCount4Channel.vf"
Module <maincount4channel> compiled
Compiling source file "synclogic.vf"
Module <synclogic> compiled
Compiling source file "sel_vernier.v"
Module <sel_vernier> compiled
Compiling source file "andline8.vf"
Module <andline8> compiled
Compiling source file "andline16.vf"
Module <andline16> compiled
Compiling source file "andline40.vf"
Module <andline40> compiled
Compiling source file "ildceline8.vf"
Module <ildceline8> compiled
Compiling source file "ildceline16.vf"
Module <ildceline16> compiled
Compiling source file "ildceline40.vf"
Module <ildceline40> compiled
Compiling source file "xorcy_dline8.vf"
Module <xorcy_dline8> compiled
Compiling source file "xorcy_dline16.vf"
Module <xorcy_dline16> compiled
Compiling source file "xorcy_dline40.vf"
Module <xorcy_dline40> compiled
Compiling source file "vernier_40_gates.vf"
Module <vernier_40_gates> compiled
Compiling source file "stop_channel.vf"
Module <stop_channel> compiled
Compiling source file "four_stop_channels.vf"
Module <four_stop_channels> compiled
Compiling source file "inst_decoder.v"
Compiling source file "uart_baud.v"
Module <inst_decoder> compiled
Module <uart_baud> compiled
Compiling source file "uart_rx.v"
Module <uart_rx> compiled
Compiling source file "uart_tx.v"
Module <uart_tx> compiled
Compiling source file "start_channel.vf"
Module <start_channel> compiled
Compiling source file "Chrono48_stop3.vf"
Module <chrono48_stop3> compiled
No errors in compilation
Analysis of file <chrono48_stop3.prj> succeeded.
 

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <chrono48_stop3>.
Module <chrono48_stop3> is correct for synthesis.
 
    Set user-defined property "RLOC_ORIGIN =  R5C26" for instance <XLXI_103> in unit <chrono48_stop3>.
    Set user-defined property "RLOC_ORIGIN =  R8C3" for instance <XLXI_104> in unit <chrono48_stop3>.
    Set user-defined property "RLOC_ORIGIN =  R27C7" for instance <XLXI_131> in unit <chrono48_stop3>.
Analyzing module <clk_mul>.
Module <clk_mul> is correct for synthesis.
 
    Set user-defined property "LOC =  dll0" for instance <XLXI_1> in unit <clk_mul>.
    Set user-defined property "CLKDV_DIVIDE =  16.000000" for instance <XLXI_1> in unit <clk_mul>.
    Set user-defined property "DUTY_CYCLE_CORRECTION =  true" for instance <XLXI_1> in unit <clk_mul>.
    Set user-defined property "LOC =  dll1" for instance <XLXI_2> in unit <clk_mul>.
    Set user-defined property "CLKDV_DIVIDE =  16.000000" for instance <XLXI_2> in unit <clk_mul>.
    Set user-defined property "DUTY_CYCLE_CORRECTION =  true" for instance <XLXI_2> in unit <clk_mul>.
    Set user-defined property "LOC =  gclkbuf0" for instance <XLXI_4> in unit <clk_mul>.
    Set user-defined property "LOC =  gclkbuf1" for instance <XLXI_5> in unit <clk_mul>.
Analyzing module <CLKDLL>.
Analyzing module <IBUFG>.
Analyzing module <BUFG>.
Analyzing module <INV>.
Analyzing module <IBUF>.
Analyzing module <OBUF_F_24>.
Analyzing module <router>.
Module <router> is correct for synthesis.
 
Analyzing module <gen_sel_signals>.
Module <gen_sel_signals> is correct for synthesis.
 
Analyzing module <fpga_addr_out>.
Module <fpga_addr_out> is correct for synthesis.
 
Analyzing module <DAC>.
Module <DAC> is correct for synthesis.
 
Analyzing module <priority_encoder>.
Module <priority_encoder> is correct for synthesis.
 
Analyzing module <maincount4channel>.
Module <maincount4channel> is correct for synthesis.
 
    Set user-defined property "RLOC =  R5C3" for instance <XLXI_11> in unit <maincount4channel>.
Analyzing module <cntr_registers>.
Module <cntr_registers> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0" for instance <XLXI_37> in unit <cntr_registers>.
    Set user-defined property "RLOC =  R1C0" for instance <XLXI_38> in unit <cntr_registers>.
    Set user-defined property "RLOC =  R2C0" for instance <XLXI_39> in unit <cntr_registers>.
    Set user-defined property "RLOC =  R3C0" for instance <XLXI_40> in unit <cntr_registers>.
Analyzing module <dff_26bits>.
Module <dff_26bits> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C4" for instance <XLXI_5> in unit <dff_26bits>.
    Set user-defined property "RLOC =  R0C8" for instance <XLXI_6> in unit <dff_26bits>.
    Set user-defined property "RLOC =  R0C12.S1" for instance <XLXI_7> in unit <dff_26bits>.
    Set user-defined property "INIT =  0" for instance <XLXI_7> in unit <dff_26bits>.
    Set user-defined property "RLOC =  R0C12.S0" for instance <XLXI_8> in unit <dff_26bits>.
    Set user-defined property "INIT =  0" for instance <XLXI_8> in unit <dff_26bits>.
    Set user-defined property "RLOC =  R0C0" for instance <XLXI_9> in unit <dff_26bits>.
    Set user-defined property "RLOC =  R0C13.S1" for instance <XLXI_10> in unit <dff_26bits>.
    Set user-defined property "INIT =  0" for instance <XLXI_10> in unit <dff_26bits>.
Analyzing module <myfd8ce>.
Module <myfd8ce> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0.S1" for instance <I_Q0> in unit <myfd8ce>.
    Set user-defined property "INIT =  0" for instance <I_Q0> in unit <myfd8ce>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <I_Q1> in unit <myfd8ce>.
    Set user-defined property "INIT =  0" for instance <I_Q1> in unit <myfd8ce>.
    Set user-defined property "RLOC =  R0C1.S1" for instance <I_Q2> in unit <myfd8ce>.
    Set user-defined property "INIT =  0" for instance <I_Q2> in unit <myfd8ce>.
    Set user-defined property "RLOC =  R0C1.S0" for instance <I_Q3> in unit <myfd8ce>.
    Set user-defined property "INIT =  0" for instance <I_Q3> in unit <myfd8ce>.
    Set user-defined property "RLOC =  R0C2.S1" for instance <I_Q4> in unit <myfd8ce>.
    Set user-defined property "INIT =  0" for instance <I_Q4> in unit <myfd8ce>.
    Set user-defined property "RLOC =  R0C2.S0" for instance <I_Q5> in unit <myfd8ce>.
    Set user-defined property "INIT =  0" for instance <I_Q5> in unit <myfd8ce>.
    Set user-defined property "RLOC =  R0C3.S1" for instance <I_Q6> in unit <myfd8ce>.
    Set user-defined property "INIT =  0" for instance <I_Q6> in unit <myfd8ce>.
    Set user-defined property "RLOC =  R0C3.S0" for instance <I_Q7> in unit <myfd8ce>.
    Set user-defined property "INIT =  0" for instance <I_Q7> in unit <myfd8ce>.
Analyzing module <FDCE>.
Analyzing module <cntr_reg_interface>.
Module <cntr_reg_interface> is correct for synthesis.
 
Analyzing module <counter32bit>.
Module <counter32bit> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0" for instance <XLXI_1> in unit <counter32bit>.
    Set user-defined property "INIT =  0" for instance <XLXI_5> in unit <counter32bit>.
    Set user-defined property "INIT =  0" for instance <XLXI_9> in unit <counter32bit>.
Analyzing module <cc24ce>.
Module <cc24ce> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0" for instance <XLXI_2> in unit <cc24ce>.
    Set user-defined property "RLOC =  R4C0" for instance <XLXI_3> in unit <cc24ce>.
    Set user-defined property "RLOC =  R8C0" for instance <XLXI_4> in unit <cc24ce>.
    Set user-defined property "RLOC =  R12C0" for instance <XLXI_7> in unit <cc24ce>.
Analyzing module <cc8ce1>.
Module <cc8ce1> is correct for synthesis.
 
    Set user-defined property "RLOC =  R3C0.S0" for instance <I_36_4> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R3C0.S0" for instance <I_36_26> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R3C0.S0" for instance <I_36_35> in unit <cc8ce1>.
    Set user-defined property "INIT =  0" for instance <I_36_35> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R3C0.S0" for instance <I_36_36> in unit <cc8ce1>.
    Set user-defined property "INIT =  0" for instance <I_36_36> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R2C0.S0" for instance <I_36_224> in unit <cc8ce1>.
    Set user-defined property "INIT =  0" for instance <I_36_224> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R2C0.S0" for instance <I_36_233> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R2C0.S0" for instance <I_36_237> in unit <cc8ce1>.
    Set user-defined property "INIT =  0" for instance <I_36_237> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R2C0.S0" for instance <I_36_246> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R1C0.S0" for instance <I_36_250> in unit <cc8ce1>.
    Set user-defined property "INIT =  0" for instance <I_36_250> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R1C0.S0" for instance <I_36_259> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R1C0.S0" for instance <I_36_263> in unit <cc8ce1>.
    Set user-defined property "INIT =  0" for instance <I_36_263> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R1C0.S0" for instance <I_36_272> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <I_36_276> in unit <cc8ce1>.
    Set user-defined property "INIT =  0" for instance <I_36_276> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <I_36_285> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <I_36_289> in unit <cc8ce1>.
    Set user-defined property "INIT =  0" for instance <I_36_289> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <I_36_298> in unit <cc8ce1>.
Analyzing module <MUXCY_L>.
Analyzing module <XORCY>.
Analyzing module <MUXCY>.
Analyzing module <AND2B1>.
Analyzing module <VCC>.
Analyzing module <four_stop_channels>.
Module <four_stop_channels> is correct for synthesis.
 
    Set user-defined property "RLOC =  R14C0" for instance <XLXI_2> in unit <four_stop_channels>.
    Set user-defined property "RLOC =  R12C0" for instance <XLXI_3> in unit <four_stop_channels>.
    Set user-defined property "RLOC =  R10C0" for instance <XLXI_4> in unit <four_stop_channels>.
    Set user-defined property "RLOC =  R8C0" for instance <XLXI_5> in unit <four_stop_channels>.
Analyzing module <stop_channel>.
Module <stop_channel> is correct for synthesis.
 
    Set user-defined property "INIT =  0" for instance <XLXI_17> in unit <stop_channel>.
    Set user-defined property "RLOC =  R1C0" for instance <XLXI_18> in unit <stop_channel>.
    Set user-defined property "RLOC =  R0C1" for instance <XLXI_19> in unit <stop_channel>.
Analyzing module <XOR2>.
Analyzing module <AND2>.
Analyzing module <FDC>.
Analyzing module <synclogic>.
Module <synclogic> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0.S0" for instance <ff_clksyn> in unit <synclogic>.
    Set user-defined property "INIT =  0" for instance <ff_clksyn> in unit <synclogic>.
    Set user-defined property "RLOC =  R0C0.S1" for instance <XLXI_4> in unit <synclogic>.
    Set user-defined property "INIT =  0" for instance <XLXI_4> in unit <synclogic>.
    Set user-defined property "RLOC =  R0C0.S1" for instance <XLXI_6> in unit <synclogic>.
Analyzing module <OR2>.
Analyzing module <FMAP>.
Analyzing module <vernier_40_gates>.
Module <vernier_40_gates> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0" for instance <XLXI_2> in unit <vernier_40_gates>.
    Set user-defined property "RLOC =  R1C0" for instance <XLXI_3> in unit <vernier_40_gates>.
    Set user-defined property "RLOC =  R1C0" for instance <XLXI_4> in unit <vernier_40_gates>.
Analyzing module <sel_vernier>.
Module <sel_vernier> is correct for synthesis.
 
Analyzing module <andline40>.
Module <andline40> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C16" for instance <XLXI_1> in unit <andline40>.
    Set user-defined property "RLOC =  R0C8" for instance <XLXI_2> in unit <andline40>.
    Set user-defined property "RLOC =  R0C0" for instance <XLXI_3> in unit <andline40>.
Analyzing module <andline8>.
Module <andline8> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0.S1" for instance <and_0> in unit <andline8>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <and_1> in unit <andline8>.
    Set user-defined property "RLOC =  R0C1.S1" for instance <and_2> in unit <andline8>.
    Set user-defined property "RLOC =  R0C1.S0" for instance <and_3> in unit <andline8>.
    Set user-defined property "RLOC =  R0C2.S1" for instance <and_4> in unit <andline8>.
    Set user-defined property "RLOC =  R0C2.S0" for instance <and_5> in unit <andline8>.
    Set user-defined property "RLOC =  R0C3.S1" for instance <and_6> in unit <andline8>.
    Set user-defined property "RLOC =  R0C3.S0" for instance <and_7> in unit <andline8>.
Analyzing module <MULT_AND>.
Analyzing module <andline16>.
Module <andline16> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0.S1" for instance <and_0> in unit <andline16>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <and_1> in unit <andline16>.
    Set user-defined property "RLOC =  R0C1.S1" for instance <and_2> in unit <andline16>.
    Set user-defined property "RLOC =  R0C1.S0" for instance <and_3> in unit <andline16>.
    Set user-defined property "RLOC =  R0C2.S1" for instance <and_4> in unit <andline16>.
    Set user-defined property "RLOC =  R0C2.S0" for instance <and_5> in unit <andline16>.
    Set user-defined property "RLOC =  R0C3.S1" for instance <and_6> in unit <andline16>.
    Set user-defined property "RLOC =  R0C3.S0" for instance <and_7> in unit <andline16>.
    Set user-defined property "RLOC =  R0C4.S1" for instance <and_8> in unit <andline16>.
    Set user-defined property "RLOC =  R0C4.S0" for instance <and_9> in unit <andline16>.
    Set user-defined property "RLOC =  R0C5.S1" for instance <and_10> in unit <andline16>.
    Set user-defined property "RLOC =  R0C5.S0" for instance <and_11> in unit <andline16>.
    Set user-defined property "RLOC =  R0C6.S1" for instance <and_12> in unit <andline16>.
    Set user-defined property "RLOC =  R0C6.S0" for instance <and_13> in unit <andline16>.
    Set user-defined property "RLOC =  R0C7.S1" for instance <and_14> in unit <andline16>.
    Set user-defined property "RLOC =  R0C7.S0" for instance <and_15> in unit <andline16>.
Analyzing module <ildceline40>.
Module <ildceline40> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C16" for instance <XLXI_4> in unit <ildceline40>.
    Set user-defined property "RLOC =  R0C8" for instance <XLXI_5> in unit <ildceline40>.
    Set user-defined property "RLOC =  R0C0" for instance <XLXI_6> in unit <ildceline40>.
Analyzing module <ildceline8>.
Module <ildceline8> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0.S1" for instance <latch_0> in unit <ildceline8>.
    Set user-defined property "INIT =  0" for instance <latch_0> in unit <ildceline8>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <latch_1> in unit <ildceline8>.
    Set user-defined property "INIT =  0" for instance <latch_1> in unit <ildceline8>.
    Set user-defined property "RLOC =  R0C1.S1" for instance <latch_2> in unit <ildceline8>.
    Set user-defined property "INIT =  0" for instance <latch_2> in unit <ildceline8>.
    Set user-defined property "RLOC =  R0C1.S0" for instance <latch_3> in unit <ildceline8>.
    Set user-defined property "INIT =  0" for instance <latch_3> in unit <ildceline8>.
    Set user-defined property "RLOC =  R0C2.S1" for instance <latch_4> in unit <ildceline8>.
    Set user-defined property "INIT =  0" for instance <latch_4> in unit <ildceline8>.
    Set user-defined property "RLOC =  R0C2.S0" for instance <latch_5> in unit <ildceline8>.
    Set user-defined property "INIT =  0" for instance <latch_5> in unit <ildceline8>.
    Set user-defined property "RLOC =  R0C3.S1" for instance <latch_6> in unit <ildceline8>.
    Set user-defined property "INIT =  0" for instance <latch_6> in unit <ildceline8>.
    Set user-defined property "RLOC =  R0C3.S0" for instance <latch_7> in unit <ildceline8>.
    Set user-defined property "INIT =  0" for instance <latch_7> in unit <ildceline8>.
Analyzing module <LDCE_1>.
Analyzing module <ildceline16>.
Module <ildceline16> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0.S1" for instance <latch_0> in unit <ildceline16>.
    Set user-defined property "INIT =  0" for instance <latch_0> in unit <ildceline16>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <latch_1> in unit <ildceline16>.
    Set user-defined property "INIT =  0" for instance <latch_1> in unit <ildceline16>.
    Set user-defined property "RLOC =  R0C1.S1" for instance <latch_2> in unit <ildceline16>.
    Set user-defined property "INIT =  0" for instance <latch_2> in unit <ildceline16>.
    Set user-defined property "RLOC =  R0C1.S0" for instance <latch_3> in unit <ildceline16>.
    Set user-defined property "INIT =  0" for instance <latch_3> in unit <ildceline16>.
    Set user-defined property "RLOC =  R0C2.S1" for instance <latch_4> in unit <ildceline16>.
    Set user-defined property "INIT =  0" for instance <latch_4> in unit <ildceline16>.
    Set user-defined property "RLOC =  R0C2.S0" for instance <latch_5> in unit <ildceline16>.
    Set user-defined property "INIT =  0" for instance <latch_5> in unit <ildceline16>.
    Set user-defined property "RLOC =  R0C3.S1" for instance <latch_6> in unit <ildceline16>.
    Set user-defined property "INIT =  0" for instance <latch_6> in unit <ildceline16>.
    Set user-defined property "RLOC =  R0C3.S0" for instance <latch_7> in unit <ildceline16>.
    Set user-defined property "INIT =  0" for instance <latch_7> in unit <ildceline16>.
    Set user-defined property "RLOC =  R0C4.S1" for instance <latch_8> in unit <ildceline16>.
    Set user-defined property "INIT =  0" for instance <latch_8> in unit <ildceline16>.
    Set user-defined property "RLOC =  R0C4.S0" for instance <latch_9> in unit <ildceline16>.
    Set user-defined property "INIT =  0" for instance <latch_9> in unit <ildceline16>.
    Set user-defined property "RLOC =  R0C5.S1" for instance <latch_10> in unit <ildceline16>.
    Set user-defined property "INIT =  0" for instance <latch_10> in unit <ildceline16>.
    Set user-defined property "RLOC =  R0C5.S0" for instance <latch_11> in unit <ildceline16>.
    Set user-defined property "INIT =  0" for instance <latch_11> in unit <ildceline16>.
    Set user-defined property "RLOC =  R0C6.S1" for instance <latch_12> in unit <ildceline16>.
    Set user-defined property "INIT =  0" for instance <latch_12> in unit <ildceline16>.
    Set user-defined property "RLOC =  R0C6.S0" for instance <latch_13> in unit <ildceline16>.
    Set user-defined property "INIT =  0" for instance <latch_13> in unit <ildceline16>.
    Set user-defined property "RLOC =  R0C7.S1" for instance <latch_14> in unit <ildceline16>.
    Set user-defined property "INIT =  0" for instance <latch_14> in unit <ildceline16>.
    Set user-defined property "RLOC =  R0C7.S0" for instance <latch_15> in unit <ildceline16>.
    Set user-defined property "INIT =  0" for instance <latch_15> in unit <ildceline16>.
Analyzing module <xorcy_dline40>.
Module <xorcy_dline40> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0.S1" for instance <XLXI_3> in unit <xorcy_dline40>.
    Set user-defined property "RLOC =  R0C16" for instance <XLXI_4> in unit <xorcy_dline40>.
    Set user-defined property "RLOC =  R0C8" for instance <XLXI_5> in unit <xorcy_dline40>.
    Set user-defined property "RLOC =  R0C0" for instance <XLXI_6> in unit <xorcy_dline40>.
Analyzing module <xorcy_dline8>.
Module <xorcy_dline8> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0.S1" for instance <xor_0> in unit <xorcy_dline8>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <xor_1> in unit <xorcy_dline8>.
    Set user-defined property "RLOC =  R0C1.S1" for instance <xor_2> in unit <xorcy_dline8>.
    Set user-defined property "RLOC =  R0C1.S0" for instance <xor_3> in unit <xorcy_dline8>.
    Set user-defined property "RLOC =  R0C2.S1" for instance <xor_4> in unit <xorcy_dline8>.
    Set user-defined property "RLOC =  R0C2.S0" for instance <xor_5> in unit <xorcy_dline8>.
    Set user-defined property "RLOC =  R0C3.S1" for instance <xor_6> in unit <xorcy_dline8>.
    Set user-defined property "RLOC =  R0C3.S0" for instance <xor_7> in unit <xorcy_dline8>.
Analyzing module <XORCY_D>.
Analyzing module <xorcy_dline16>.
Module <xorcy_dline16> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0.S1" for instance <xor_0> in unit <xorcy_dline16>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <xor_1> in unit <xorcy_dline16>.
    Set user-defined property "RLOC =  R0C1.S1" for instance <xor_2> in unit <xorcy_dline16>.
    Set user-defined property "RLOC =  R0C1.S0" for instance <xor_3> in unit <xorcy_dline16>.
    Set user-defined property "RLOC =  R0C2.S1" for instance <xor_4> in unit <xorcy_dline16>.
    Set user-defined property "RLOC =  R0C2.S0" for instance <xor_5> in unit <xorcy_dline16>.
    Set user-defined property "RLOC =  R0C3.S1" for instance <xor_6> in unit <xorcy_dline16>.
    Set user-defined property "RLOC =  R0C3.S0" for instance <xor_7> in unit <xorcy_dline16>.
    Set user-defined property "RLOC =  R0C4.S1" for instance <xor_8> in unit <xorcy_dline16>.
    Set user-defined property "RLOC =  R0C4.S0" for instance <xor_9> in unit <xorcy_dline16>.
    Set user-defined property "RLOC =  R0C5.S1" for instance <xor_10> in unit <xorcy_dline16>.
    Set user-defined property "RLOC =  R0C5.S0" for instance <xor_11> in unit <xorcy_dline16>.
    Set user-defined property "RLOC =  R0C6.S1" for instance <xor_12> in unit <xorcy_dline16>.
    Set user-defined property "RLOC =  R0C6.S0" for instance <xor_13> in unit <xorcy_dline16>.
    Set user-defined property "RLOC =  R0C7.S1" for instance <xor_14> in unit <xorcy_dline16>.
    Set user-defined property "RLOC =  R0C7.S0" for instance <xor_15> in unit <xorcy_dline16>.
Analyzing module <inst_decoder>.
Module <inst_decoder> is correct for synthesis.
 
Analyzing module <uart_baud>.
Module <uart_baud> is correct for synthesis.
 
Analyzing module <uart_rx>.
Module <uart_rx> is correct for synthesis.
 
Analyzing module <uart_tx>.
Module <uart_tx> is correct for synthesis.
 
Analyzing module <GND>.
Analyzing module <start_channel>.
Module <start_channel> is correct for synthesis.
 
    Set user-defined property "RLOC =  R1C0" for instance <XLXI_4> in unit <start_channel>.
    Set user-defined property "RLOC =  R0C2" for instance <XLXI_5> in unit <start_channel>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <xorcy_dline16>.
    Related source file is xorcy_dline16.vf.
Unit <xorcy_dline16> synthesized.


Synthesizing Unit <xorcy_dline8>.
    Related source file is xorcy_dline8.vf.
Unit <xorcy_dline8> synthesized.


Synthesizing Unit <ildceline16>.
    Related source file is ildceline16.vf.
Unit <ildceline16> synthesized.


Synthesizing Unit <ildceline8>.
    Related source file is ildceline8.vf.
Unit <ildceline8> synthesized.


Synthesizing Unit <andline16>.
    Related source file is andline16.vf.
Unit <andline16> synthesized.


Synthesizing Unit <andline8>.
    Related source file is andline8.vf.
Unit <andline8> synthesized.


Synthesizing Unit <xorcy_dline40>.
    Related source file is xorcy_dline40.vf.
Unit <xorcy_dline40> synthesized.


Synthesizing Unit <ildceline40>.
    Related source file is ildceline40.vf.
Unit <ildceline40> synthesized.


Synthesizing Unit <andline40>.
    Related source file is andline40.vf.
Unit <andline40> synthesized.


Synthesizing Unit <sel_vernier>.
    Related source file is sel_vernier.v.
    Found 40-bit tristate buffer for signal <Vout>.
    Summary:
	inferred  40 Tristate(s).
Unit <sel_vernier> synthesized.


Synthesizing Unit <vernier_40_gates>.
    Related source file is vernier_40_gates.vf.
Unit <vernier_40_gates> synthesized.


Synthesizing Unit <synclogic>.
    Related source file is synclogic.vf.
Unit <synclogic> synthesized.


Synthesizing Unit <stop_channel>.
    Related source file is stop_channel.vf.
Unit <stop_channel> synthesized.


Synthesizing Unit <cc8ce1>.
    Related source file is cc8ce1.vf.
Unit <cc8ce1> synthesized.


Synthesizing Unit <cc24ce>.
    Related source file is cc24ce.vf.
WARNING:Xst:646 - Signal <ovf26> is assigned but never used.
Unit <cc24ce> synthesized.


Synthesizing Unit <myfd8ce>.
    Related source file is myfd8ce.vf.
Unit <myfd8ce> synthesized.


Synthesizing Unit <dff_26bits>.
    Related source file is DFF_26bits.vf.
Unit <dff_26bits> synthesized.


Synthesizing Unit <counter32bit>.
    Related source file is counter32bit.vf.
Unit <counter32bit> synthesized.


Synthesizing Unit <cntr_reg_interface>.
    Related source file is cntr_reg_interface.v.
    Found 8-bit tristate buffer for signal <cntr4_in_byte>.
    Found 8-bit tristate buffer for signal <cntr3_in_byte>.
    Found 8-bit tristate buffer for signal <cntr2_in_byte>.
    Found 8-bit tristate buffer for signal <cntr1_in_byte>.
    Summary:
	inferred 128 Tristate(s).
Unit <cntr_reg_interface> synthesized.


Synthesizing Unit <cntr_registers>.
    Related source file is cntr_registers.vf.
Unit <cntr_registers> synthesized.


Synthesizing Unit <start_channel>.
    Related source file is start_channel.vf.
Unit <start_channel> synthesized.


Synthesizing Unit <uart_tx>.
    Related source file is uart_tx.v.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 6                                              |
    | Inputs             | 2                                              |
    | Outputs            | 2                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | 0001                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 9-bit register for signal <data_buf>.
    Found 8-bit register for signal <datareg>.
    Found 1-bit register for signal <din_rdyreg>.
    Found 4-bit up counter for signal <sample_count>.
    Found 4-bit up counter for signal <shift_count>.
    Found 9 1-bit 2-to-1 multiplexers.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   2 Counter(s).
	inferred  18 D-type flip-flop(s).
	inferred   9 Multiplexer(s).
Unit <uart_tx> synthesized.


Synthesizing Unit <uart_rx>.
    Related source file is uart_rx.v.
WARNING:Xst:646 - Signal <dout_byte_temp<0>> is assigned but never used.
    Found finite state machine <FSM_1> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 10                                             |
    | Inputs             | 4                                              |
    | Outputs            | 2                                              |
    | Clock              | clk (rising_edge)                              |
    | Clock enable       | enable (positive)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00001                                          |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit register for signal <dout_byte>.
    Found 4-bit up counter for signal <bit_count>.
    Found 10-bit register for signal <dout_byte_temp>.
    Found 4-bit up counter for signal <sample_count>.
    Found 3-bit register for signal <ser_in_reg>.
    Found 1-bit register for signal <start>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   2 Counter(s).
	inferred  22 D-type flip-flop(s).
Unit <uart_rx> synthesized.


Synthesizing Unit <uart_baud>.
    Related source file is uart_baud.v.
    Found 8-bit up counter for signal <cnt1>.
    Summary:
	inferred   1 Counter(s).
Unit <uart_baud> synthesized.


Synthesizing Unit <inst_decoder>.
    Related source file is inst_decoder.v.
WARNING:Xst:646 - Signal <data_reg<5>> is assigned but never used.
WARNING:Xst:646 - Signal <shift<5>> is assigned but never used.
    Found finite state machine <FSM_2> for signal <cstate>.
    -----------------------------------------------------------------------
    | States             | 11                                             |
    | Transitions        | 20                                             |
    | Inputs             | 9                                              |
    | Outputs            | 8                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | res (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00000000001                                    |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 5-bit register for signal <pkt_addr>.
    Found 4-bit comparator equal for signal <$n0025> created at line 209.
    Found 8-bit register for signal <data_reg>.
    Found 4-bit register for signal <dev_addr_reg>.
    Found 6-bit register for signal <shift>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  23 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <inst_decoder> synthesized.


Synthesizing Unit <four_stop_channels>.
    Related source file is four_stop_channels.vf.
Unit <four_stop_channels> synthesized.


Synthesizing Unit <maincount4channel>.
    Related source file is MainCount4Channel.vf.
WARNING:Xst:646 - Signal <Q<31:27>> is assigned but never used.
Unit <maincount4channel> synthesized.


Synthesizing Unit <priority_encoder>.
    Related source file is priority_encoder.v.
    Found 8-bit tristate buffer for signal <dataOutz>.
    Summary:
	inferred   8 Tristate(s).
Unit <priority_encoder> synthesized.


Synthesizing Unit <DAC>.
    Related source file is DAC.v.
    Found 16x8-bit ROM for signal <dacinreg>.
    Found 8-bit tristate buffer for signal <dac_val>.
    Found 8-bit adder carry out for signal <$n0002>.
    Found 8-bit register for signal <Accum>.
    Found 4-bit up counter for signal <DACaddr>.
    Summary:
	inferred   1 ROM(s).
	inferred   1 Counter(s).
	inferred   8 D-type flip-flop(s).
	inferred   1 Adder/Subtracter(s).
	inferred   8 Tristate(s).
Unit <DAC> synthesized.


Synthesizing Unit <fpga_addr_out>.
    Related source file is fpga_addr_out.v.
    Found 8-bit tristate buffer for signal <dout>.
    Summary:
	inferred   8 Tristate(s).
Unit <fpga_addr_out> synthesized.


Synthesizing Unit <gen_sel_signals>.
    Related source file is gen_sel_signals.v.
WARNING:Xst:646 - Signal <sel_out<31:24>> is assigned but never used.
    Found 32x32-bit ROM for signal <sel_out>.
    Summary:
	inferred   1 ROM(s).
Unit <gen_sel_signals> synthesized.


Synthesizing Unit <router>.
    Related source file is router.v.
    Found 1-bit tristate buffer for signal <tx_uc>.
    Summary:
	inferred   1 Tristate(s).
Unit <router> synthesized.


Synthesizing Unit <clk_mul>.
    Related source file is clk_mul.vf.
Unit <clk_mul> synthesized.


Synthesizing Unit <chrono48_stop3>.
    Related source file is Chrono48_stop3.vf.
WARNING:Xst:646 - Signal <start_sync> is assigned but never used.
WARNING:Xst:646 - Signal <XLXN_111> is assigned but never used.
WARNING:Xst:653 - Signal <XLXN_180> is used but never assigned. Tied to value 0.
WARNING:Xst:646 - Signal <uart_rdy> is assigned but never used.
WARNING:Xst:646 - Signal <cmd_rst_test> is assigned but never used.
WARNING:Xst:646 - Signal <intr> is assigned but never used.
Unit <chrono48_stop3> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# FSMs                             : 3
# ROMs                             : 2
  16x8-bit ROM                     : 1
  32x32-bit ROM                    : 1
# Registers                        : 28
  1-bit register                   : 21
  5-bit register                   : 1
  8-bit register                   : 4
  9-bit register                   : 1
  4-bit register                   : 1
# Counters                         : 6
  4-bit up counter                 : 5
  8-bit up counter                 : 1
# Multiplexers                     : 1
  2-to-1 multiplexer               : 1
# Tristates                        : 25
  1-bit tristate buffer            : 1
  40-bit tristate buffer           : 5
  8-bit tristate buffer            : 19
# Adders/Subtractors               : 1
  8-bit adder carry out            : 1
# Comparators                      : 1
  4-bit comparator equal           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Selecting encoding for FSM_2 ...
Optimizing FSM <FSM_2> on signal <cstate> with one-hot encoding.
Selecting encoding for FSM_1 ...
Optimizing FSM <FSM_1> on signal <state> with one-hot encoding.
Selecting encoding for FSM_0 ...
Optimizing FSM <FSM_0> on signal <state> with one-hot encoding.

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1291 - FF/Latch <data_reg_5> is unconnected in block <inst_decoder>.
WARNING:Xst:1291 - FF/Latch <dout_byte_5> is unconnected in block <XLXI_113>.

Optimizing unit <chrono48_stop3> ...

Optimizing unit <DAC> ...

Optimizing unit <priority_encoder> ...

Optimizing unit <inst_decoder> ...

Optimizing unit <uart_baud> ...

Optimizing unit <uart_rx> ...

Optimizing unit <cntr_reg_interface> ...

Optimizing unit <myfd8ce> ...

Optimizing unit <cc8ce1> ...

Optimizing unit <synclogic> ...

Optimizing unit <sel_vernier> ...

Optimizing unit <andline8> ...

Optimizing unit <andline16> ...

Optimizing unit <ildceline8> ...

Optimizing unit <ildceline16> ...

Optimizing unit <xorcy_dline8> ...

Optimizing unit <xorcy_dline16> ...

Optimizing unit <dff_26bits> ...

Optimizing unit <cc24ce> ...

Optimizing unit <andline40> ...

Optimizing unit <ildceline40> ...

Optimizing unit <xorcy_dline40> ...

Optimizing unit <uart_tx> ...

Optimizing unit <cntr_registers> ...

Optimizing unit <counter32bit> ...

Optimizing unit <vernier_40_gates> ...

Optimizing unit <maincount4channel> ...

Optimizing unit <start_channel> ...

Optimizing unit <stop_channel> ...

Optimizing unit <four_stop_channels> ...
Loading device for application Xst from file 'v200.nph' in environment C:/Xilinx.

Mapping all equations...
WARNING:Xst:1291 - FF/Latch <XLXI_113_dout_byte_5> is unconnected in block <chrono48_stop3>.
Building and optimizing final netlist ...
WARNING:Xst:1291 - FF/Latch <XLXI_100_Accum_0> is unconnected in block <chrono48_stop3>.
Found area constraint ratio of 100 (+ 5) on block chrono48_stop3, actual ratio is 24.
FlipFlop XLXI_111_pkt_addr_3 has been replicated 1 time(s)
FlipFlop XLXI_111_pkt_addr_2 has been replicated 1 time(s)
FlipFlop XLXI_111_pkt_addr_0 has been replicated 1 time(s)
FlipFlop XLXI_111_pkt_addr_1 has been replicated 1 time(s)
FlipFlop XLXI_111_cstate_FFd5 has been replicated 2 time(s)

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s200pq208-6 

 Number of Slices:                     550  out of   2352    23%  
 Number of Slice Flip Flops:           475  out of   4704    10%  
 Number of 4 input LUTs:               259  out of   4704     5%  
 Number of bonded IOBs:                 15  out of    144    10%  
 Number of TBUFs:                      352  out of   2352    14%  
 Number of GCLKs:                        2  out of      4    50%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | Clock_Mul_XLXI_1:CLK2X+Clock_Mul_XLXI_2:CLK2X| 151   |
out_pulse(XLXI_131/XLXI_4/XLXI_5:O)| NONE(*)(XLXI_131/XLXI_4/XLXI_4)| 1     |
XLXI_131/XLXI_3:G                  | NONE                   | 40    |
out_pulse(XLXI_104/XLXI_2/XLXI_18/XLXI_5:O)| NONE(*)(XLXI_104/XLXI_2/XLXI_18/XLXI_4)| 1     |
XLXI_104/XLXI_2/XLXI_9:G           | NONE                   | 40    |
out_pulse(XLXI_104/XLXI_3/XLXI_18/XLXI_5:O)| NONE(*)(XLXI_104/XLXI_3/XLXI_18/XLXI_4)| 1     |
XLXI_104/XLXI_3/XLXI_9:G           | NONE                   | 40    |
out_pulse(XLXI_104/XLXI_4/XLXI_18/XLXI_5:O)| NONE(*)(XLXI_104/XLXI_4/XLXI_18/XLXI_4)| 1     |
XLXI_104/XLXI_4/XLXI_9:G           | NONE                   | 40    |
out_pulse(XLXI_104/XLXI_5/XLXI_18/XLXI_5:O)| NONE(*)(XLXI_104/XLXI_5/XLXI_18/XLXI_4)| 1     |
XLXI_104/XLXI_5/XLXI_9:G           | NONE                   | 40    |
clk                                | IBUFG                  | 113   |
XLXI_111_cstate_FFd3:Q             | NONE                   | 4     |
XLXI_113_startbitsync(XLXI_113__n00091:O)| NONE(*)(XLXI_113_start)| 1     |
XLXI_111_cstate_FFd6:Q             | NONE                   | 1     |
-----------------------------------+------------------------+-------+
(*) These 6 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: 31.680ns (Maximum Frequency: 31.566MHz)
   Minimum input arrival time before clock: 3.726ns
   Maximum output required time after clock: 10.095ns
   Maximum combinational path delay: 9.957ns

=========================================================================
Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd d:\tdc48stop_20140630/_ngo -uc
chrono48_stop.ucf -p xc2s200-pq208-6 chrono48_stop3.ngc chrono48_stop3.ngd 

Reading NGO file "D:/TDC48Stop_20140630/chrono48_stop3.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "chrono48_stop.ucf" ...

Checking timing specifications ...
Checking expanded design ...
WARNING:NgdBuild:454 - logical net 'XLXI_103/ovf24_intr' has no load
WARNING:NgdBuild:454 - logical net 'XLXI_103/XLXI_13_XLXI_1/CO' has no load
WARNING:NgdBuild:479 - The input pad net 'teststop' is driving one or more clock
   loads that should only use a dedicated clock buffer. This could result in
   large clock skews on this net. Check whether the correct type of BUF is being
   used to drive the clock buffer.

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   3

Total memory usage is 41036 kilobytes

Writing NGD file "chrono48_stop3.ngd" ...

Writing NGDBUILD log file "chrono48_stop3.bld"...

NGDBUILD done.
Completed process "Translate".



Started process "Map".

Using target part "2s200pq208-6".
Removing unused or disabled logic...
Running cover...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
Number of errors:      0
Number of warnings:   54
Logic Utilization:
  Total Number Slice Registers:     467 out of  4,704    9%
    Number used as Flip Flops:                    267
    Number used as Latches:                       200
  Number of 4 input LUTs:           434 out of  4,704    9%
Logic Distribution:
    Number of occupied Slices:                         815 out of  2,352   34%
    Number of Slices containing only related logic:    815 out of    815  100%
    Number of Slices containing unrelated logic:         0 out of    815    0%
        *See NOTES below for an explanation of the effects of unrelated logic
Total Number 4 input LUTs:          669 out of  4,704   14%
      Number used as logic:                       434
      Number used as a route-thru:                235
   Number of bonded IOBs:            14 out of    140   10%
      IOB Flip Flops:                               2
   Number of GCLKs:                   2 out of      4   50%
   Number of GCLKIOBs:                1 out of      4   25%
   Number of DLLs:                    2 out of      4   50%

   Number of RPM macros:            3
Total equivalent gate count for design:  22,319
Additional JTAG gate count for IOBs:  720
Peak Memory Usage:  71 MB

NOTES:

   Related logic is defined as being logic that shares connectivity -
   e.g. two LUTs are "related" if they share common inputs.
   When assembling slices, Map gives priority to combine logic that
   is related.  Doing so results in the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin
   packing unrelated logic into a slice once 99% of the slices are
   occupied through related logic packing.

   Note that once logic distribution reaches the 99% level through
   related logic packing, this does not mean the device is completely
   utilized.  Unrelated logic packing will then begin, continuing until
   all usable LUTs and FFs are occupied.  Depending on your timing
   budget, increased levels of unrelated logic packing may adversely
   affect the overall timing performance of your design.


Mapping completed.
See MAP report file "chrono48_stop3_map.mrp" for details.
Completed process "Map".

Mapping Module chrono48_stop3 . . .
MAP command line:
map -intstyle ise -p xc2s200-pq208-6 -cm area -pr b -k 4 -c 100 -tx on -o chrono48_stop3_map.ncd chrono48_stop3.ngd chrono48_stop3.pcf
Mapping Module chrono48_stop3: DONE



Started process "Place & Route".





Constraints file: chrono48_stop3.pcf

Loading device database for application Par from file "chrono48_stop3_map.ncd".
   "chrono48_stop3" is an NCD, version 2.38, device xc2s200, package pq208,
speed -6
Loading device for application Par from file 'v200.nph' in environment
C:/Xilinx.
Device speed data version:  PRODUCTION 1.27 2003-06-19.


Resolving physical constraints.
Finished resolving physical constraints.

Device utilization summary:

   Number of External GCLKIOBs         1 out of 4      25%
   Number of External IOBs            14 out of 140    10%
      Number of LOCed External IOBs   13 out of 14     92%

   Number of SLICEs                  815 out of 2352   34%

   Number of DLLs                      2 out of 4      50%
   Number of GCLKs                     2 out of 4      50%



Overall effort level (-ol):   Standard (set by user)
Placer effort level (-pl):    Standard (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    Standard (set by user)


Phase 1.1
Phase 1.1 (Checksum:98a150) REAL time: 0 secs 

Phase 2.23
Phase 2.23 (Checksum:1312cfe) REAL time: 2 secs 

Phase 3.3
Phase 3.3 (Checksum:1c9c37d) REAL time: 2 secs 

Phase 4.5
Phase 4.5 (Checksum:26259fc) REAL time: 2 secs 

Phase 5.8
....
Phase 5.8 (Checksum:b8518b) REAL time: 2 secs 

Phase 6.5
Phase 6.5 (Checksum:39386fa) REAL time: 2 secs 

Phase 7.18
Phase 7.18 (Checksum:42c1d79) REAL time: 2 secs 

Writing design to file chrono48_stop3.ncd.

Total REAL time to Placer completion: 2 secs 
Total CPU time to Placer completion: 1 secs 


Phase 1: 3683 unrouted;       REAL time: 2 secs 

Phase 2: 3062 unrouted;       REAL time: 8 secs 

Phase 3: 595 unrouted;       REAL time: 8 secs 

Phase 4: 0 unrouted;       REAL time: 9 secs 

Total REAL time to Router completion: 9 secs 
Total CPU time to Router completion: 8 secs 

Generating "par" statistics.

**************************
Generating Clock Report
**************************

+----------------------------+----------+--------+------------+-------------+
|         Clock Net          | Resource | Fanout |Net Skew(ns)|Max Delay(ns)|
+----------------------------+----------+--------+------------+-------------+
|    clk100mhz_OBUF          |  Global  |  134   |  0.080     |  0.547      |
+----------------------------+----------+--------+------------+-------------+
|XLXI_131/XLXI_4/out_puls    |          |        |            |             |
|                       e    |   Local  |    1   |  0.000     |  0.573      |
+----------------------------+----------+--------+------------+-------------+
|XLXI_104/XLXI_4/XLXI_18/    |          |        |            |             |
|               out_pulse    |   Local  |    1   |  0.000     |  0.573      |
+----------------------------+----------+--------+------------+-------------+
|XLXI_104/XLXI_3/XLXI_18/    |          |        |            |             |
|               out_pulse    |   Local  |    1   |  0.000     |  0.573      |
+----------------------------+----------+--------+------------+-------------+
|XLXI_104/XLXI_2/XLXI_18/    |          |        |            |             |
|               out_pulse    |   Local  |    1   |  0.000     |  0.573      |
+----------------------------+----------+--------+------------+-------------+
|XLXI_104/XLXI_5/XLXI_18/    |          |        |            |             |
|               out_pulse    |   Local  |    1   |  0.000     |  0.587      |
+----------------------------+----------+--------+------------+-------------+
|          clk25mhz          |   Local  |   72   |  1.729     |  4.534      |
+----------------------------+----------+--------+------------+-------------+
|    XLXI_111_cstate_FFd3    |   Local  |    4   |  0.012     |  3.150      |
+----------------------------+----------+--------+------------+-------------+
|    XLXI_111_cstate_FFd6    |   Local  |    2   |  0.000     |  1.342      |
+----------------------------+----------+--------+------------+-------------+
|   XLXI_113_startbitsync    |   Local  |    1   |  0.000     |  0.583      |
+----------------------------+----------+--------+------------+-------------+

Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 9 secs 
Total CPU time to PAR completion: 8 secs 

Peak Memory Usage:  68 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.

Writing design to file chrono48_stop3.ncd.


PAR done.
Completed process "Place & Route".


Started process "Generate Post-Place & Route Static Timing".


Analysis completed Wed Jul 09 12:08:48 2014
--------------------------------------------------------------------------------

Generating Report ...

Completed process "Generate Post-Place & Route Static Timing".

Place & Route Module chrono48_stop3 . . .
PAR command line: par -w -intstyle ise -ol std -t 1 chrono48_stop3_map.ncd chrono48_stop3.ncd chrono48_stop3.pcf
PAR completed successfully




Started process "Generate Programming File".

Completed process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling source file "inst_decoder.v"
Module <inst_decoder> compiled
No errors in compilation
Analysis of file <inst_decoder.prj> succeeded.
 

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <inst_decoder>.
Module <inst_decoder> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <inst_decoder>.
    Related source file is inst_decoder.v.
WARNING:Xst:646 - Signal <data_reg<5>> is assigned but never used.
WARNING:Xst:646 - Signal <shift<5>> is assigned but never used.
    Found finite state machine <FSM_0> for signal <cstate>.
    -----------------------------------------------------------------------
    | States             | 11                                             |
    | Transitions        | 20                                             |
    | Inputs             | 9                                              |
    | Outputs            | 8                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | res (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00000000001                                    |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 5-bit register for signal <pkt_addr>.
    Found 4-bit comparator equal for signal <$n0025> created at line 209.
    Found 8-bit register for signal <data_reg>.
    Found 4-bit register for signal <dev_addr_reg>.
    Found 6-bit register for signal <shift>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  23 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <inst_decoder> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# FSMs                             : 1
# Registers                        : 9
  1-bit register                   : 6
  8-bit register                   : 1
  4-bit register                   : 1
  5-bit register                   : 1
# Comparators                      : 1
  4-bit comparator equal           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Selecting encoding for FSM_0 ...
Optimizing FSM <FSM_0> on signal <cstate> with one-hot encoding.

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1291 - FF/Latch <data_reg_5> is unconnected in block <inst_decoder>.

Optimizing unit <inst_decoder> ...
Loading device for application Xst from file 'v200.nph' in environment C:/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block inst_decoder, actual ratio is 0.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s200pq208-6 

 Number of Slices:                      19  out of   2352     0%  
 Number of Slice Flip Flops:            31  out of   4704     0%  
 Number of 4 input LUTs:                19  out of   4704     0%  
 Number of bonded IOBs:                 33  out of    144    22%  
 Number of GCLKs:                        1  out of      4    25%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 31    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: 6.142ns (Maximum Frequency: 162.813MHz)
   Minimum input arrival time before clock: 2.520ns
   Maximum output required time after clock: 9.956ns
   Maximum combinational path delay: 9.647ns

=========================================================================
Completed process "Synthesize".



Project Navigator Auto-Make Log File
-------------------------------------


Started process "Create Schematic Symbol".

Compiling source file "inst_decoder.v"
tdtfi(verilog) completed successfully.


Release 6.1i - spl2sym G.23
Copyright (c) 1995-2003 Xilinx, Inc.  All rights reserved.
Completed process "Create Schematic Symbol".



Project Navigator Auto-Make Log File
-------------------------------------


Started process "View Verilog Functional Model".

Release 6.1i - sch2verilog G.23
Copyright (c) 1995-2003 Xilinx, Inc.  All rights reserved.
WARNING:DesignEntry:15 - Bus "dout(7:0)" is connected to too many source pins
   and/or IO Ports. A Wired Or connection will be used
WARNING:DesignEntry:15 - Bus "XLXN_76(39:0)" is connected to too many source
   pins and/or IO Ports. A Wired Or connection will be used
WARNING:DesignEntry:13 - Net "intr" is connected to source pins and/or IO ports
   while there is no load pin connected to it
WARNING:DesignEntry:13 - Net "XLXN_111" is connected to source pins and/or IO
   ports while there is no load pin connected to it
WARNING:DesignEntry:13 - Net "cmd_rst_test" is connected to source pins and/or
   IO ports while there is no load pin connected to it
WARNING:DesignEntry:13 - Net "uart_rdy" is connected to source pins and/or IO
   ports while there is no load pin connected to it
WARNING:DesignEntry:13 - Net "start_sync" is connected to source pins and/or IO
   ports while there is no load pin connected to it
WARNING:DesignEntry:11 - Net "XLXN_180" is connected to load pins and/or IO
   Port, but there is no source pin or IO Port connected to it
DRC Check completed: No Error found.
Verilog netlist file generated.
Completed process "View Verilog Functional Model".





Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling source file "clk_mul.vf"
Module <clk_mul> compiled
Compiling source file "router.v"
Module <router> compiled
Compiling source file "gen_sel_signals.v"
Module <gen_sel_signals> compiled
Compiling source file "fpga_addr_out.v"
Module <fpga_addr_out> compiled
Compiling source file "DAC.v"
Module <DAC> compiled
Compiling source file "priority_encoder.v"
Module <priority_encoder> compiled
Compiling source file "myfd8ce.vf"
Module <myfd8ce> compiled
Compiling source file "DFF_26bits.vf"
Module <dff_26bits> compiled
Compiling source file "cntr_registers.vf"
Module <cntr_registers> compiled
Compiling source file "cntr_reg_interface.v"
Module <cntr_reg_interface> compiled
Compiling source file "cc8ce1.vf"
Module <cc8ce1> compiled
Compiling source file "cc24ce.vf"
Module <cc24ce> compiled
Compiling source file "counter32bit.vf"
Module <counter32bit> compiled
Compiling source file "MainCount4Channel.vf"
Module <maincount4channel> compiled
Compiling source file "synclogic.vf"
Module <synclogic> compiled
Compiling source file "sel_vernier.v"
Module <sel_vernier> compiled
Compiling source file "andline8.vf"
Module <andline8> compiled
Compiling source file "andline16.vf"
Module <andline16> compiled
Compiling source file "andline40.vf"
Module <andline40> compiled
Compiling source file "ildceline8.vf"
Module <ildceline8> compiled
Compiling source file "ildceline16.vf"
Module <ildceline16> compiled
Compiling source file "ildceline40.vf"
Module <ildceline40> compiled
Compiling source file "xorcy_dline8.vf"
Module <xorcy_dline8> compiled
Compiling source file "xorcy_dline16.vf"
Module <xorcy_dline16> compiled
Compiling source file "xorcy_dline40.vf"
Module <xorcy_dline40> compiled
Compiling source file "vernier_40_gates.vf"
Module <vernier_40_gates> compiled
Compiling source file "stop_channel.vf"
Module <stop_channel> compiled
Compiling source file "four_stop_channels.vf"
Module <four_stop_channels> compiled
Compiling source file "inst_decoder.v"
Compiling source file "uart_baud.v"
Module <inst_decoder> compiled
Module <uart_baud> compiled
Compiling source file "uart_rx.v"
Module <uart_rx> compiled
Compiling source file "uart_tx.v"
Module <uart_tx> compiled
Compiling source file "start_channel.vf"
Module <start_channel> compiled
Compiling source file "Chrono48_stop3.vf"
Module <chrono48_stop3> compiled
No errors in compilation
Analysis of file <chrono48_stop3.prj> succeeded.
 

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <chrono48_stop3>.
Module <chrono48_stop3> is correct for synthesis.
 
    Set user-defined property "RLOC_ORIGIN =  R5C26" for instance <XLXI_103> in unit <chrono48_stop3>.
    Set user-defined property "RLOC_ORIGIN =  R8C3" for instance <XLXI_104> in unit <chrono48_stop3>.
    Set user-defined property "RLOC_ORIGIN =  R27C7" for instance <XLXI_131> in unit <chrono48_stop3>.
Analyzing module <clk_mul>.
Module <clk_mul> is correct for synthesis.
 
    Set user-defined property "LOC =  dll0" for instance <XLXI_1> in unit <clk_mul>.
    Set user-defined property "CLKDV_DIVIDE =  16.000000" for instance <XLXI_1> in unit <clk_mul>.
    Set user-defined property "DUTY_CYCLE_CORRECTION =  true" for instance <XLXI_1> in unit <clk_mul>.
    Set user-defined property "LOC =  dll1" for instance <XLXI_2> in unit <clk_mul>.
    Set user-defined property "CLKDV_DIVIDE =  16.000000" for instance <XLXI_2> in unit <clk_mul>.
    Set user-defined property "DUTY_CYCLE_CORRECTION =  true" for instance <XLXI_2> in unit <clk_mul>.
    Set user-defined property "LOC =  gclkbuf0" for instance <XLXI_4> in unit <clk_mul>.
    Set user-defined property "LOC =  gclkbuf1" for instance <XLXI_5> in unit <clk_mul>.
Analyzing module <CLKDLL>.
Analyzing module <IBUFG>.
Analyzing module <BUFG>.
Analyzing module <INV>.
Analyzing module <IBUF>.
Analyzing module <OBUF_F_24>.
Analyzing module <router>.
Module <router> is correct for synthesis.
 
Analyzing module <gen_sel_signals>.
Module <gen_sel_signals> is correct for synthesis.
 
Analyzing module <fpga_addr_out>.
Module <fpga_addr_out> is correct for synthesis.
 
Analyzing module <DAC>.
Module <DAC> is correct for synthesis.
 
Analyzing module <priority_encoder>.
Module <priority_encoder> is correct for synthesis.
 
Analyzing module <maincount4channel>.
Module <maincount4channel> is correct for synthesis.
 
    Set user-defined property "RLOC =  R5C3" for instance <XLXI_11> in unit <maincount4channel>.
Analyzing module <cntr_registers>.
Module <cntr_registers> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0" for instance <XLXI_37> in unit <cntr_registers>.
    Set user-defined property "RLOC =  R1C0" for instance <XLXI_38> in unit <cntr_registers>.
    Set user-defined property "RLOC =  R2C0" for instance <XLXI_39> in unit <cntr_registers>.
    Set user-defined property "RLOC =  R3C0" for instance <XLXI_40> in unit <cntr_registers>.
Analyzing module <dff_26bits>.
Module <dff_26bits> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C4" for instance <XLXI_5> in unit <dff_26bits>.
    Set user-defined property "RLOC =  R0C8" for instance <XLXI_6> in unit <dff_26bits>.
    Set user-defined property "RLOC =  R0C12.S1" for instance <XLXI_7> in unit <dff_26bits>.
    Set user-defined property "INIT =  0" for instance <XLXI_7> in unit <dff_26bits>.
    Set user-defined property "RLOC =  R0C12.S0" for instance <XLXI_8> in unit <dff_26bits>.
    Set user-defined property "INIT =  0" for instance <XLXI_8> in unit <dff_26bits>.
    Set user-defined property "RLOC =  R0C0" for instance <XLXI_9> in unit <dff_26bits>.
    Set user-defined property "RLOC =  R0C13.S1" for instance <XLXI_10> in unit <dff_26bits>.
    Set user-defined property "INIT =  0" for instance <XLXI_10> in unit <dff_26bits>.
Analyzing module <myfd8ce>.
Module <myfd8ce> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0.S1" for instance <I_Q0> in unit <myfd8ce>.
    Set user-defined property "INIT =  0" for instance <I_Q0> in unit <myfd8ce>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <I_Q1> in unit <myfd8ce>.
    Set user-defined property "INIT =  0" for instance <I_Q1> in unit <myfd8ce>.
    Set user-defined property "RLOC =  R0C1.S1" for instance <I_Q2> in unit <myfd8ce>.
    Set user-defined property "INIT =  0" for instance <I_Q2> in unit <myfd8ce>.
    Set user-defined property "RLOC =  R0C1.S0" for instance <I_Q3> in unit <myfd8ce>.
    Set user-defined property "INIT =  0" for instance <I_Q3> in unit <myfd8ce>.
    Set user-defined property "RLOC =  R0C2.S1" for instance <I_Q4> in unit <myfd8ce>.
    Set user-defined property "INIT =  0" for instance <I_Q4> in unit <myfd8ce>.
    Set user-defined property "RLOC =  R0C2.S0" for instance <I_Q5> in unit <myfd8ce>.
    Set user-defined property "INIT =  0" for instance <I_Q5> in unit <myfd8ce>.
    Set user-defined property "RLOC =  R0C3.S1" for instance <I_Q6> in unit <myfd8ce>.
    Set user-defined property "INIT =  0" for instance <I_Q6> in unit <myfd8ce>.
    Set user-defined property "RLOC =  R0C3.S0" for instance <I_Q7> in unit <myfd8ce>.
    Set user-defined property "INIT =  0" for instance <I_Q7> in unit <myfd8ce>.
Analyzing module <FDCE>.
Analyzing module <cntr_reg_interface>.
Module <cntr_reg_interface> is correct for synthesis.
 
Analyzing module <counter32bit>.
Module <counter32bit> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0" for instance <XLXI_1> in unit <counter32bit>.
    Set user-defined property "INIT =  0" for instance <XLXI_5> in unit <counter32bit>.
    Set user-defined property "INIT =  0" for instance <XLXI_9> in unit <counter32bit>.
Analyzing module <cc24ce>.
Module <cc24ce> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0" for instance <XLXI_2> in unit <cc24ce>.
    Set user-defined property "RLOC =  R4C0" for instance <XLXI_3> in unit <cc24ce>.
    Set user-defined property "RLOC =  R8C0" for instance <XLXI_4> in unit <cc24ce>.
    Set user-defined property "RLOC =  R12C0" for instance <XLXI_7> in unit <cc24ce>.
Analyzing module <cc8ce1>.
Module <cc8ce1> is correct for synthesis.
 
    Set user-defined property "RLOC =  R3C0.S0" for instance <I_36_4> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R3C0.S0" for instance <I_36_26> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R3C0.S0" for instance <I_36_35> in unit <cc8ce1>.
    Set user-defined property "INIT =  0" for instance <I_36_35> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R3C0.S0" for instance <I_36_36> in unit <cc8ce1>.
    Set user-defined property "INIT =  0" for instance <I_36_36> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R2C0.S0" for instance <I_36_224> in unit <cc8ce1>.
    Set user-defined property "INIT =  0" for instance <I_36_224> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R2C0.S0" for instance <I_36_233> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R2C0.S0" for instance <I_36_237> in unit <cc8ce1>.
    Set user-defined property "INIT =  0" for instance <I_36_237> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R2C0.S0" for instance <I_36_246> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R1C0.S0" for instance <I_36_250> in unit <cc8ce1>.
    Set user-defined property "INIT =  0" for instance <I_36_250> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R1C0.S0" for instance <I_36_259> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R1C0.S0" for instance <I_36_263> in unit <cc8ce1>.
    Set user-defined property "INIT =  0" for instance <I_36_263> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R1C0.S0" for instance <I_36_272> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <I_36_276> in unit <cc8ce1>.
    Set user-defined property "INIT =  0" for instance <I_36_276> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <I_36_285> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <I_36_289> in unit <cc8ce1>.
    Set user-defined property "INIT =  0" for instance <I_36_289> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <I_36_298> in unit <cc8ce1>.
Analyzing module <MUXCY_L>.
Analyzing module <XORCY>.
Analyzing module <MUXCY>.
Analyzing module <AND2B1>.
Analyzing module <VCC>.
Analyzing module <four_stop_channels>.
Module <four_stop_channels> is correct for synthesis.
 
    Set user-defined property "RLOC =  R14C0" for instance <XLXI_2> in unit <four_stop_channels>.
    Set user-defined property "RLOC =  R12C0" for instance <XLXI_3> in unit <four_stop_channels>.
    Set user-defined property "RLOC =  R10C0" for instance <XLXI_4> in unit <four_stop_channels>.
    Set user-defined property "RLOC =  R8C0" for instance <XLXI_5> in unit <four_stop_channels>.
Analyzing module <stop_channel>.
Module <stop_channel> is correct for synthesis.
 
    Set user-defined property "INIT =  0" for instance <XLXI_17> in unit <stop_channel>.
    Set user-defined property "RLOC =  R1C0" for instance <XLXI_18> in unit <stop_channel>.
    Set user-defined property "RLOC =  R0C1" for instance <XLXI_19> in unit <stop_channel>.
Analyzing module <XOR2>.
Analyzing module <AND2>.
Analyzing module <FDC>.
Analyzing module <synclogic>.
Module <synclogic> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0.S0" for instance <ff_clksyn> in unit <synclogic>.
    Set user-defined property "INIT =  0" for instance <ff_clksyn> in unit <synclogic>.
    Set user-defined property "RLOC =  R0C0.S1" for instance <XLXI_4> in unit <synclogic>.
    Set user-defined property "INIT =  0" for instance <XLXI_4> in unit <synclogic>.
    Set user-defined property "RLOC =  R0C0.S1" for instance <XLXI_6> in unit <synclogic>.
Analyzing module <OR2>.
Analyzing module <FMAP>.
Analyzing module <vernier_40_gates>.
Module <vernier_40_gates> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0" for instance <XLXI_2> in unit <vernier_40_gates>.
    Set user-defined property "RLOC =  R1C0" for instance <XLXI_3> in unit <vernier_40_gates>.
    Set user-defined property "RLOC =  R1C0" for instance <XLXI_4> in unit <vernier_40_gates>.
Analyzing module <sel_vernier>.
Module <sel_vernier> is correct for synthesis.
 
Analyzing module <andline40>.
Module <andline40> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C16" for instance <XLXI_1> in unit <andline40>.
    Set user-defined property "RLOC =  R0C8" for instance <XLXI_2> in unit <andline40>.
    Set user-defined property "RLOC =  R0C0" for instance <XLXI_3> in unit <andline40>.
Analyzing module <andline8>.
Module <andline8> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0.S1" for instance <and_0> in unit <andline8>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <and_1> in unit <andline8>.
    Set user-defined property "RLOC =  R0C1.S1" for instance <and_2> in unit <andline8>.
    Set user-defined property "RLOC =  R0C1.S0" for instance <and_3> in unit <andline8>.
    Set user-defined property "RLOC =  R0C2.S1" for instance <and_4> in unit <andline8>.
    Set user-defined property "RLOC =  R0C2.S0" for instance <and_5> in unit <andline8>.
    Set user-defined property "RLOC =  R0C3.S1" for instance <and_6> in unit <andline8>.
    Set user-defined property "RLOC =  R0C3.S0" for instance <and_7> in unit <andline8>.
Analyzing module <MULT_AND>.
Analyzing module <andline16>.
Module <andline16> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0.S1" for instance <and_0> in unit <andline16>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <and_1> in unit <andline16>.
    Set user-defined property "RLOC =  R0C1.S1" for instance <and_2> in unit <andline16>.
    Set user-defined property "RLOC =  R0C1.S0" for instance <and_3> in unit <andline16>.
    Set user-defined property "RLOC =  R0C2.S1" for instance <and_4> in unit <andline16>.
    Set user-defined property "RLOC =  R0C2.S0" for instance <and_5> in unit <andline16>.
    Set user-defined property "RLOC =  R0C3.S1" for instance <and_6> in unit <andline16>.
    Set user-defined property "RLOC =  R0C3.S0" for instance <and_7> in unit <andline16>.
    Set user-defined property "RLOC =  R0C4.S1" for instance <and_8> in unit <andline16>.
    Set user-defined property "RLOC =  R0C4.S0" for instance <and_9> in unit <andline16>.
    Set user-defined property "RLOC =  R0C5.S1" for instance <and_10> in unit <andline16>.
    Set user-defined property "RLOC =  R0C5.S0" for instance <and_11> in unit <andline16>.
    Set user-defined property "RLOC =  R0C6.S1" for instance <and_12> in unit <andline16>.
    Set user-defined property "RLOC =  R0C6.S0" for instance <and_13> in unit <andline16>.
    Set user-defined property "RLOC =  R0C7.S1" for instance <and_14> in unit <andline16>.
    Set user-defined property "RLOC =  R0C7.S0" for instance <and_15> in unit <andline16>.
Analyzing module <ildceline40>.
Module <ildceline40> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C16" for instance <XLXI_4> in unit <ildceline40>.
    Set user-defined property "RLOC =  R0C8" for instance <XLXI_5> in unit <ildceline40>.
    Set user-defined property "RLOC =  R0C0" for instance <XLXI_6> in unit <ildceline40>.
Analyzing module <ildceline8>.
Module <ildceline8> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0.S1" for instance <latch_0> in unit <ildceline8>.
    Set user-defined property "INIT =  0" for instance <latch_0> in unit <ildceline8>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <latch_1> in unit <ildceline8>.
    Set user-defined property "INIT =  0" for instance <latch_1> in unit <ildceline8>.
    Set user-defined property "RLOC =  R0C1.S1" for instance <latch_2> in unit <ildceline8>.
    Set user-defined property "INIT =  0" for instance <latch_2> in unit <ildceline8>.
    Set user-defined property "RLOC =  R0C1.S0" for instance <latch_3> in unit <ildceline8>.
    Set user-defined property "INIT =  0" for instance <latch_3> in unit <ildceline8>.
    Set user-defined property "RLOC =  R0C2.S1" for instance <latch_4> in unit <ildceline8>.
    Set user-defined property "INIT =  0" for instance <latch_4> in unit <ildceline8>.
    Set user-defined property "RLOC =  R0C2.S0" for instance <latch_5> in unit <ildceline8>.
    Set user-defined property "INIT =  0" for instance <latch_5> in unit <ildceline8>.
    Set user-defined property "RLOC =  R0C3.S1" for instance <latch_6> in unit <ildceline8>.
    Set user-defined property "INIT =  0" for instance <latch_6> in unit <ildceline8>.
    Set user-defined property "RLOC =  R0C3.S0" for instance <latch_7> in unit <ildceline8>.
    Set user-defined property "INIT =  0" for instance <latch_7> in unit <ildceline8>.
Analyzing module <LDCE_1>.
Analyzing module <ildceline16>.
Module <ildceline16> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0.S1" for instance <latch_0> in unit <ildceline16>.
    Set user-defined property "INIT =  0" for instance <latch_0> in unit <ildceline16>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <latch_1> in unit <ildceline16>.
    Set user-defined property "INIT =  0" for instance <latch_1> in unit <ildceline16>.
    Set user-defined property "RLOC =  R0C1.S1" for instance <latch_2> in unit <ildceline16>.
    Set user-defined property "INIT =  0" for instance <latch_2> in unit <ildceline16>.
    Set user-defined property "RLOC =  R0C1.S0" for instance <latch_3> in unit <ildceline16>.
    Set user-defined property "INIT =  0" for instance <latch_3> in unit <ildceline16>.
    Set user-defined property "RLOC =  R0C2.S1" for instance <latch_4> in unit <ildceline16>.
    Set user-defined property "INIT =  0" for instance <latch_4> in unit <ildceline16>.
    Set user-defined property "RLOC =  R0C2.S0" for instance <latch_5> in unit <ildceline16>.
    Set user-defined property "INIT =  0" for instance <latch_5> in unit <ildceline16>.
    Set user-defined property "RLOC =  R0C3.S1" for instance <latch_6> in unit <ildceline16>.
    Set user-defined property "INIT =  0" for instance <latch_6> in unit <ildceline16>.
    Set user-defined property "RLOC =  R0C3.S0" for instance <latch_7> in unit <ildceline16>.
    Set user-defined property "INIT =  0" for instance <latch_7> in unit <ildceline16>.
    Set user-defined property "RLOC =  R0C4.S1" for instance <latch_8> in unit <ildceline16>.
    Set user-defined property "INIT =  0" for instance <latch_8> in unit <ildceline16>.
    Set user-defined property "RLOC =  R0C4.S0" for instance <latch_9> in unit <ildceline16>.
    Set user-defined property "INIT =  0" for instance <latch_9> in unit <ildceline16>.
    Set user-defined property "RLOC =  R0C5.S1" for instance <latch_10> in unit <ildceline16>.
    Set user-defined property "INIT =  0" for instance <latch_10> in unit <ildceline16>.
    Set user-defined property "RLOC =  R0C5.S0" for instance <latch_11> in unit <ildceline16>.
    Set user-defined property "INIT =  0" for instance <latch_11> in unit <ildceline16>.
    Set user-defined property "RLOC =  R0C6.S1" for instance <latch_12> in unit <ildceline16>.
    Set user-defined property "INIT =  0" for instance <latch_12> in unit <ildceline16>.
    Set user-defined property "RLOC =  R0C6.S0" for instance <latch_13> in unit <ildceline16>.
    Set user-defined property "INIT =  0" for instance <latch_13> in unit <ildceline16>.
    Set user-defined property "RLOC =  R0C7.S1" for instance <latch_14> in unit <ildceline16>.
    Set user-defined property "INIT =  0" for instance <latch_14> in unit <ildceline16>.
    Set user-defined property "RLOC =  R0C7.S0" for instance <latch_15> in unit <ildceline16>.
    Set user-defined property "INIT =  0" for instance <latch_15> in unit <ildceline16>.
Analyzing module <xorcy_dline40>.
Module <xorcy_dline40> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0.S1" for instance <XLXI_3> in unit <xorcy_dline40>.
    Set user-defined property "RLOC =  R0C16" for instance <XLXI_4> in unit <xorcy_dline40>.
    Set user-defined property "RLOC =  R0C8" for instance <XLXI_5> in unit <xorcy_dline40>.
    Set user-defined property "RLOC =  R0C0" for instance <XLXI_6> in unit <xorcy_dline40>.
Analyzing module <xorcy_dline8>.
Module <xorcy_dline8> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0.S1" for instance <xor_0> in unit <xorcy_dline8>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <xor_1> in unit <xorcy_dline8>.
    Set user-defined property "RLOC =  R0C1.S1" for instance <xor_2> in unit <xorcy_dline8>.
    Set user-defined property "RLOC =  R0C1.S0" for instance <xor_3> in unit <xorcy_dline8>.
    Set user-defined property "RLOC =  R0C2.S1" for instance <xor_4> in unit <xorcy_dline8>.
    Set user-defined property "RLOC =  R0C2.S0" for instance <xor_5> in unit <xorcy_dline8>.
    Set user-defined property "RLOC =  R0C3.S1" for instance <xor_6> in unit <xorcy_dline8>.
    Set user-defined property "RLOC =  R0C3.S0" for instance <xor_7> in unit <xorcy_dline8>.
Analyzing module <XORCY_D>.
Analyzing module <xorcy_dline16>.
Module <xorcy_dline16> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0.S1" for instance <xor_0> in unit <xorcy_dline16>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <xor_1> in unit <xorcy_dline16>.
    Set user-defined property "RLOC =  R0C1.S1" for instance <xor_2> in unit <xorcy_dline16>.
    Set user-defined property "RLOC =  R0C1.S0" for instance <xor_3> in unit <xorcy_dline16>.
    Set user-defined property "RLOC =  R0C2.S1" for instance <xor_4> in unit <xorcy_dline16>.
    Set user-defined property "RLOC =  R0C2.S0" for instance <xor_5> in unit <xorcy_dline16>.
    Set user-defined property "RLOC =  R0C3.S1" for instance <xor_6> in unit <xorcy_dline16>.
    Set user-defined property "RLOC =  R0C3.S0" for instance <xor_7> in unit <xorcy_dline16>.
    Set user-defined property "RLOC =  R0C4.S1" for instance <xor_8> in unit <xorcy_dline16>.
    Set user-defined property "RLOC =  R0C4.S0" for instance <xor_9> in unit <xorcy_dline16>.
    Set user-defined property "RLOC =  R0C5.S1" for instance <xor_10> in unit <xorcy_dline16>.
    Set user-defined property "RLOC =  R0C5.S0" for instance <xor_11> in unit <xorcy_dline16>.
    Set user-defined property "RLOC =  R0C6.S1" for instance <xor_12> in unit <xorcy_dline16>.
    Set user-defined property "RLOC =  R0C6.S0" for instance <xor_13> in unit <xorcy_dline16>.
    Set user-defined property "RLOC =  R0C7.S1" for instance <xor_14> in unit <xorcy_dline16>.
    Set user-defined property "RLOC =  R0C7.S0" for instance <xor_15> in unit <xorcy_dline16>.
Analyzing module <inst_decoder>.
Module <inst_decoder> is correct for synthesis.
 
Analyzing module <uart_baud>.
Module <uart_baud> is correct for synthesis.
 
Analyzing module <uart_rx>.
Module <uart_rx> is correct for synthesis.
 
Analyzing module <uart_tx>.
Module <uart_tx> is correct for synthesis.
 
Analyzing module <GND>.
Analyzing module <start_channel>.
Module <start_channel> is correct for synthesis.
 
    Set user-defined property "RLOC =  R1C0" for instance <XLXI_4> in unit <start_channel>.
    Set user-defined property "RLOC =  R0C2" for instance <XLXI_5> in unit <start_channel>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <xorcy_dline16>.
    Related source file is xorcy_dline16.vf.
Unit <xorcy_dline16> synthesized.


Synthesizing Unit <xorcy_dline8>.
    Related source file is xorcy_dline8.vf.
Unit <xorcy_dline8> synthesized.


Synthesizing Unit <ildceline16>.
    Related source file is ildceline16.vf.
Unit <ildceline16> synthesized.


Synthesizing Unit <ildceline8>.
    Related source file is ildceline8.vf.
Unit <ildceline8> synthesized.


Synthesizing Unit <andline16>.
    Related source file is andline16.vf.
Unit <andline16> synthesized.


Synthesizing Unit <andline8>.
    Related source file is andline8.vf.
Unit <andline8> synthesized.


Synthesizing Unit <xorcy_dline40>.
    Related source file is xorcy_dline40.vf.
Unit <xorcy_dline40> synthesized.


Synthesizing Unit <ildceline40>.
    Related source file is ildceline40.vf.
Unit <ildceline40> synthesized.


Synthesizing Unit <andline40>.
    Related source file is andline40.vf.
Unit <andline40> synthesized.


Synthesizing Unit <sel_vernier>.
    Related source file is sel_vernier.v.
    Found 40-bit tristate buffer for signal <Vout>.
    Summary:
	inferred  40 Tristate(s).
Unit <sel_vernier> synthesized.


Synthesizing Unit <vernier_40_gates>.
    Related source file is vernier_40_gates.vf.
Unit <vernier_40_gates> synthesized.


Synthesizing Unit <synclogic>.
    Related source file is synclogic.vf.
Unit <synclogic> synthesized.


Synthesizing Unit <stop_channel>.
    Related source file is stop_channel.vf.
Unit <stop_channel> synthesized.


Synthesizing Unit <cc8ce1>.
    Related source file is cc8ce1.vf.
Unit <cc8ce1> synthesized.


Synthesizing Unit <cc24ce>.
    Related source file is cc24ce.vf.
WARNING:Xst:646 - Signal <ovf26> is assigned but never used.
Unit <cc24ce> synthesized.


Synthesizing Unit <myfd8ce>.
    Related source file is myfd8ce.vf.
Unit <myfd8ce> synthesized.


Synthesizing Unit <dff_26bits>.
    Related source file is DFF_26bits.vf.
Unit <dff_26bits> synthesized.


Synthesizing Unit <counter32bit>.
    Related source file is counter32bit.vf.
Unit <counter32bit> synthesized.


Synthesizing Unit <cntr_reg_interface>.
    Related source file is cntr_reg_interface.v.
    Found 8-bit tristate buffer for signal <cntr4_in_byte>.
    Found 8-bit tristate buffer for signal <cntr3_in_byte>.
    Found 8-bit tristate buffer for signal <cntr2_in_byte>.
    Found 8-bit tristate buffer for signal <cntr1_in_byte>.
    Summary:
	inferred 128 Tristate(s).
Unit <cntr_reg_interface> synthesized.


Synthesizing Unit <cntr_registers>.
    Related source file is cntr_registers.vf.
Unit <cntr_registers> synthesized.


Synthesizing Unit <start_channel>.
    Related source file is start_channel.vf.
Unit <start_channel> synthesized.


Synthesizing Unit <uart_tx>.
    Related source file is uart_tx.v.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 6                                              |
    | Inputs             | 2                                              |
    | Outputs            | 2                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | 0001                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 9-bit register for signal <data_buf>.
    Found 8-bit register for signal <datareg>.
    Found 1-bit register for signal <din_rdyreg>.
    Found 4-bit up counter for signal <sample_count>.
    Found 4-bit up counter for signal <shift_count>.
    Found 9 1-bit 2-to-1 multiplexers.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   2 Counter(s).
	inferred  18 D-type flip-flop(s).
	inferred   9 Multiplexer(s).
Unit <uart_tx> synthesized.


Synthesizing Unit <uart_rx>.
    Related source file is uart_rx.v.
WARNING:Xst:646 - Signal <dout_byte_temp<0>> is assigned but never used.
    Found finite state machine <FSM_1> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 10                                             |
    | Inputs             | 4                                              |
    | Outputs            | 2                                              |
    | Clock              | clk (rising_edge)                              |
    | Clock enable       | enable (positive)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00001                                          |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit register for signal <dout_byte>.
    Found 4-bit up counter for signal <bit_count>.
    Found 10-bit register for signal <dout_byte_temp>.
    Found 4-bit up counter for signal <sample_count>.
    Found 3-bit register for signal <ser_in_reg>.
    Found 1-bit register for signal <start>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   2 Counter(s).
	inferred  22 D-type flip-flop(s).
Unit <uart_rx> synthesized.


Synthesizing Unit <uart_baud>.
    Related source file is uart_baud.v.
    Found 8-bit up counter for signal <cnt1>.
    Summary:
	inferred   1 Counter(s).
Unit <uart_baud> synthesized.


Synthesizing Unit <inst_decoder>.
    Related source file is inst_decoder.v.
WARNING:Xst:646 - Signal <data_reg<5>> is assigned but never used.
WARNING:Xst:646 - Signal <shift<5>> is assigned but never used.
    Found finite state machine <FSM_2> for signal <cstate>.
    -----------------------------------------------------------------------
    | States             | 11                                             |
    | Transitions        | 20                                             |
    | Inputs             | 9                                              |
    | Outputs            | 8                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | res (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00000000001                                    |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 5-bit register for signal <pkt_addr>.
    Found 4-bit comparator equal for signal <$n0025> created at line 209.
    Found 8-bit register for signal <data_reg>.
    Found 4-bit register for signal <dev_addr_reg>.
    Found 6-bit register for signal <shift>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  23 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <inst_decoder> synthesized.


Synthesizing Unit <four_stop_channels>.
    Related source file is four_stop_channels.vf.
Unit <four_stop_channels> synthesized.


Synthesizing Unit <maincount4channel>.
    Related source file is MainCount4Channel.vf.
WARNING:Xst:646 - Signal <Q<31:27>> is assigned but never used.
Unit <maincount4channel> synthesized.


Synthesizing Unit <priority_encoder>.
    Related source file is priority_encoder.v.
    Found 8-bit tristate buffer for signal <dataOutz>.
    Summary:
	inferred   8 Tristate(s).
Unit <priority_encoder> synthesized.


Synthesizing Unit <DAC>.
    Related source file is DAC.v.
    Found 16x8-bit ROM for signal <dacinreg>.
    Found 8-bit tristate buffer for signal <dac_val>.
    Found 8-bit adder carry out for signal <$n0002>.
    Found 8-bit register for signal <Accum>.
    Found 4-bit up counter for signal <DACaddr>.
    Summary:
	inferred   1 ROM(s).
	inferred   1 Counter(s).
	inferred   8 D-type flip-flop(s).
	inferred   1 Adder/Subtracter(s).
	inferred   8 Tristate(s).
Unit <DAC> synthesized.


Synthesizing Unit <fpga_addr_out>.
    Related source file is fpga_addr_out.v.
    Found 8-bit tristate buffer for signal <dout>.
    Summary:
	inferred   8 Tristate(s).
Unit <fpga_addr_out> synthesized.


Synthesizing Unit <gen_sel_signals>.
    Related source file is gen_sel_signals.v.
WARNING:Xst:646 - Signal <sel_out<31:24>> is assigned but never used.
    Found 32x32-bit ROM for signal <sel_out>.
    Summary:
	inferred   1 ROM(s).
Unit <gen_sel_signals> synthesized.


Synthesizing Unit <router>.
    Related source file is router.v.
    Found 1-bit tristate buffer for signal <tx_uc>.
    Summary:
	inferred   1 Tristate(s).
Unit <router> synthesized.


Synthesizing Unit <clk_mul>.
    Related source file is clk_mul.vf.
Unit <clk_mul> synthesized.


Synthesizing Unit <chrono48_stop3>.
    Related source file is Chrono48_stop3.vf.
WARNING:Xst:646 - Signal <start_sync> is assigned but never used.
WARNING:Xst:646 - Signal <XLXN_111> is assigned but never used.
WARNING:Xst:653 - Signal <XLXN_180> is used but never assigned. Tied to value 0.
WARNING:Xst:646 - Signal <uart_rdy> is assigned but never used.
WARNING:Xst:646 - Signal <cmd_rst_test> is assigned but never used.
WARNING:Xst:646 - Signal <intr> is assigned but never used.
Unit <chrono48_stop3> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# FSMs                             : 3
# ROMs                             : 2
  16x8-bit ROM                     : 1
  32x32-bit ROM                    : 1
# Registers                        : 28
  1-bit register                   : 21
  5-bit register                   : 1
  8-bit register                   : 4
  9-bit register                   : 1
  4-bit register                   : 1
# Counters                         : 6
  4-bit up counter                 : 5
  8-bit up counter                 : 1
# Multiplexers                     : 1
  2-to-1 multiplexer               : 1
# Tristates                        : 25
  1-bit tristate buffer            : 1
  40-bit tristate buffer           : 5
  8-bit tristate buffer            : 19
# Adders/Subtractors               : 1
  8-bit adder carry out            : 1
# Comparators                      : 1
  4-bit comparator equal           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Selecting encoding for FSM_2 ...
Optimizing FSM <FSM_2> on signal <cstate> with one-hot encoding.
Selecting encoding for FSM_1 ...
Optimizing FSM <FSM_1> on signal <state> with one-hot encoding.
Selecting encoding for FSM_0 ...
Optimizing FSM <FSM_0> on signal <state> with one-hot encoding.

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1291 - FF/Latch <data_reg_5> is unconnected in block <inst_decoder>.
WARNING:Xst:1291 - FF/Latch <dout_byte_5> is unconnected in block <XLXI_113>.

Optimizing unit <chrono48_stop3> ...

Optimizing unit <DAC> ...

Optimizing unit <priority_encoder> ...

Optimizing unit <inst_decoder> ...

Optimizing unit <uart_baud> ...

Optimizing unit <uart_rx> ...

Optimizing unit <cntr_reg_interface> ...

Optimizing unit <myfd8ce> ...

Optimizing unit <cc8ce1> ...

Optimizing unit <synclogic> ...

Optimizing unit <sel_vernier> ...

Optimizing unit <andline8> ...

Optimizing unit <andline16> ...

Optimizing unit <ildceline8> ...

Optimizing unit <ildceline16> ...

Optimizing unit <xorcy_dline8> ...

Optimizing unit <xorcy_dline16> ...

Optimizing unit <dff_26bits> ...

Optimizing unit <cc24ce> ...

Optimizing unit <andline40> ...

Optimizing unit <ildceline40> ...

Optimizing unit <xorcy_dline40> ...

Optimizing unit <uart_tx> ...

Optimizing unit <cntr_registers> ...

Optimizing unit <counter32bit> ...

Optimizing unit <vernier_40_gates> ...

Optimizing unit <maincount4channel> ...

Optimizing unit <start_channel> ...

Optimizing unit <stop_channel> ...

Optimizing unit <four_stop_channels> ...
Loading device for application Xst from file 'v200.nph' in environment C:/Xilinx.

Mapping all equations...
WARNING:Xst:1291 - FF/Latch <XLXI_113_dout_byte_5> is unconnected in block <chrono48_stop3>.
Building and optimizing final netlist ...
WARNING:Xst:1291 - FF/Latch <XLXI_100_Accum_0> is unconnected in block <chrono48_stop3>.
Found area constraint ratio of 100 (+ 5) on block chrono48_stop3, actual ratio is 24.
FlipFlop XLXI_111_pkt_addr_3 has been replicated 1 time(s)
FlipFlop XLXI_111_pkt_addr_2 has been replicated 1 time(s)
FlipFlop XLXI_111_pkt_addr_0 has been replicated 1 time(s)
FlipFlop XLXI_111_pkt_addr_1 has been replicated 1 time(s)
FlipFlop XLXI_111_cstate_FFd5 has been replicated 2 time(s)

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s200pq208-6 

 Number of Slices:                     550  out of   2352    23%  
 Number of Slice Flip Flops:           475  out of   4704    10%  
 Number of 4 input LUTs:               259  out of   4704     5%  
 Number of bonded IOBs:                 15  out of    144    10%  
 Number of TBUFs:                      352  out of   2352    14%  
 Number of GCLKs:                        2  out of      4    50%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | Clock_Mul_XLXI_1:CLK2X+Clock_Mul_XLXI_2:CLK2X| 151   |
out_pulse(XLXI_131/XLXI_4/XLXI_5:O)| NONE(*)(XLXI_131/XLXI_4/XLXI_4)| 1     |
XLXI_131/XLXI_3:G                  | NONE                   | 40    |
out_pulse(XLXI_104/XLXI_2/XLXI_18/XLXI_5:O)| NONE(*)(XLXI_104/XLXI_2/XLXI_18/XLXI_4)| 1     |
XLXI_104/XLXI_2/XLXI_9:G           | NONE                   | 40    |
out_pulse(XLXI_104/XLXI_3/XLXI_18/XLXI_5:O)| NONE(*)(XLXI_104/XLXI_3/XLXI_18/XLXI_4)| 1     |
XLXI_104/XLXI_3/XLXI_9:G           | NONE                   | 40    |
out_pulse(XLXI_104/XLXI_4/XLXI_18/XLXI_5:O)| NONE(*)(XLXI_104/XLXI_4/XLXI_18/XLXI_4)| 1     |
XLXI_104/XLXI_4/XLXI_9:G           | NONE                   | 40    |
out_pulse(XLXI_104/XLXI_5/XLXI_18/XLXI_5:O)| NONE(*)(XLXI_104/XLXI_5/XLXI_18/XLXI_4)| 1     |
XLXI_104/XLXI_5/XLXI_9:G           | NONE                   | 40    |
clk                                | IBUFG                  | 113   |
XLXI_111_cstate_FFd3:Q             | NONE                   | 4     |
XLXI_113_startbitsync(XLXI_113__n00091:O)| NONE(*)(XLXI_113_start)| 1     |
XLXI_111_cstate_FFd6:Q             | NONE                   | 1     |
-----------------------------------+------------------------+-------+
(*) These 6 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: 31.680ns (Maximum Frequency: 31.566MHz)
   Minimum input arrival time before clock: 2.520ns
   Maximum output required time after clock: 10.095ns
   Maximum combinational path delay: 9.786ns

=========================================================================
Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd d:\tdc48stop_20140630/_ngo -uc
chrono48_stop.ucf -p xc2s200-pq208-6 chrono48_stop3.ngc chrono48_stop3.ngd 

Reading NGO file "D:/TDC48Stop_20140630/chrono48_stop3.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "chrono48_stop.ucf" ...

Checking timing specifications ...
Checking expanded design ...
WARNING:NgdBuild:454 - logical net 'XLXI_103/ovf24_intr' has no load
WARNING:NgdBuild:454 - logical net 'XLXI_103/XLXI_13_XLXI_1/CO' has no load
WARNING:NgdBuild:479 - The input pad net 'teststop' is driving one or more clock
   loads that should only use a dedicated clock buffer. This could result in
   large clock skews on this net. Check whether the correct type of BUF is being
   used to drive the clock buffer.

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   3

Total memory usage is 41036 kilobytes

Writing NGD file "chrono48_stop3.ngd" ...

Writing NGDBUILD log file "chrono48_stop3.bld"...

NGDBUILD done.
Completed process "Translate".



Started process "Map".

Using target part "2s200pq208-6".
Removing unused or disabled logic...
Running cover...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
Number of errors:      0
Number of warnings:   54
Logic Utilization:
  Total Number Slice Registers:     467 out of  4,704    9%
    Number used as Flip Flops:                    267
    Number used as Latches:                       200
  Number of 4 input LUTs:           432 out of  4,704    9%
Logic Distribution:
    Number of occupied Slices:                         815 out of  2,352   34%
    Number of Slices containing only related logic:    815 out of    815  100%
    Number of Slices containing unrelated logic:         0 out of    815    0%
        *See NOTES below for an explanation of the effects of unrelated logic
Total Number 4 input LUTs:          668 out of  4,704   14%
      Number used as logic:                       432
      Number used as a route-thru:                236
   Number of bonded IOBs:            14 out of    140   10%
      IOB Flip Flops:                               2
   Number of GCLKs:                   2 out of      4   50%
   Number of GCLKIOBs:                1 out of      4   25%
   Number of DLLs:                    2 out of      4   50%

   Number of RPM macros:            3
Total equivalent gate count for design:  22,307
Additional JTAG gate count for IOBs:  720
Peak Memory Usage:  72 MB

NOTES:

   Related logic is defined as being logic that shares connectivity -
   e.g. two LUTs are "related" if they share common inputs.
   When assembling slices, Map gives priority to combine logic that
   is related.  Doing so results in the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin
   packing unrelated logic into a slice once 99% of the slices are
   occupied through related logic packing.

   Note that once logic distribution reaches the 99% level through
   related logic packing, this does not mean the device is completely
   utilized.  Unrelated logic packing will then begin, continuing until
   all usable LUTs and FFs are occupied.  Depending on your timing
   budget, increased levels of unrelated logic packing may adversely
   affect the overall timing performance of your design.


Mapping completed.
See MAP report file "chrono48_stop3_map.mrp" for details.
Completed process "Map".

Mapping Module chrono48_stop3 . . .
MAP command line:
map -intstyle ise -p xc2s200-pq208-6 -cm area -pr b -k 4 -c 100 -tx on -o chrono48_stop3_map.ncd chrono48_stop3.ngd chrono48_stop3.pcf
Mapping Module chrono48_stop3: DONE



Started process "Place & Route".





Constraints file: chrono48_stop3.pcf

Loading device database for application Par from file "chrono48_stop3_map.ncd".
   "chrono48_stop3" is an NCD, version 2.38, device xc2s200, package pq208,
speed -6
Loading device for application Par from file 'v200.nph' in environment
C:/Xilinx.
Device speed data version:  PRODUCTION 1.27 2003-06-19.


Resolving physical constraints.
Finished resolving physical constraints.

Device utilization summary:

   Number of External GCLKIOBs         1 out of 4      25%
   Number of External IOBs            14 out of 140    10%
      Number of LOCed External IOBs   13 out of 14     92%

   Number of SLICEs                  815 out of 2352   34%

   Number of DLLs                      2 out of 4      50%
   Number of GCLKs                     2 out of 4      50%



Overall effort level (-ol):   Standard (set by user)
Placer effort level (-pl):    Standard (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    Standard (set by user)


Phase 1.1
Phase 1.1 (Checksum:98a150) REAL time: 0 secs 

Phase 2.23
Phase 2.23 (Checksum:1312cfe) REAL time: 0 secs 

Phase 3.3
Phase 3.3 (Checksum:1c9c37d) REAL time: 0 secs 

Phase 4.5
Phase 4.5 (Checksum:26259fc) REAL time: 0 secs 

Phase 5.8
.....
Phase 5.8 (Checksum:b83e03) REAL time: 0 secs 

Phase 6.5
Phase 6.5 (Checksum:39386fa) REAL time: 0 secs 

Phase 7.18
Phase 7.18 (Checksum:42c1d79) REAL time: 0 secs 

Writing design to file chrono48_stop3.ncd.

Total REAL time to Placer completion: 2 secs 
Total CPU time to Placer completion: 1 secs 


Phase 1: 3690 unrouted;       REAL time: 2 secs 

Phase 2: 3069 unrouted;       REAL time: 7 secs 

Phase 3: 594 unrouted;       REAL time: 8 secs 

Phase 4: 0 unrouted;       REAL time: 8 secs 

Total REAL time to Router completion: 8 secs 
Total CPU time to Router completion: 8 secs 

Generating "par" statistics.

**************************
Generating Clock Report
**************************

+----------------------------+----------+--------+------------+-------------+
|         Clock Net          | Resource | Fanout |Net Skew(ns)|Max Delay(ns)|
+----------------------------+----------+--------+------------+-------------+
|    clk100mhz_OBUF          |  Global  |  134   |  0.080     |  0.547      |
+----------------------------+----------+--------+------------+-------------+
|XLXI_131/XLXI_4/out_puls    |          |        |            |             |
|                       e    |   Local  |    1   |  0.000     |  0.573      |
+----------------------------+----------+--------+------------+-------------+
|XLXI_104/XLXI_4/XLXI_18/    |          |        |            |             |
|               out_pulse    |   Local  |    1   |  0.000     |  0.573      |
+----------------------------+----------+--------+------------+-------------+
|XLXI_104/XLXI_3/XLXI_18/    |          |        |            |             |
|               out_pulse    |   Local  |    1   |  0.000     |  0.573      |
+----------------------------+----------+--------+------------+-------------+
|XLXI_104/XLXI_2/XLXI_18/    |          |        |            |             |
|               out_pulse    |   Local  |    1   |  0.000     |  0.573      |
+----------------------------+----------+--------+------------+-------------+
|XLXI_104/XLXI_5/XLXI_18/    |          |        |            |             |
|               out_pulse    |   Local  |    1   |  0.000     |  0.587      |
+----------------------------+----------+--------+------------+-------------+
|          clk25mhz          |   Local  |   72   |  1.714     |  4.519      |
+----------------------------+----------+--------+------------+-------------+
|    XLXI_111_cstate_FFd3    |   Local  |    4   |  0.012     |  3.111      |
+----------------------------+----------+--------+------------+-------------+
|    XLXI_111_cstate_FFd6    |   Local  |    2   |  0.000     |  0.864      |
+----------------------------+----------+--------+------------+-------------+
|   XLXI_113_startbitsync    |   Local  |    1   |  0.000     |  0.702      |
+----------------------------+----------+--------+------------+-------------+

Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 9 secs 
Total CPU time to PAR completion: 8 secs 

Peak Memory Usage:  68 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.

Writing design to file chrono48_stop3.ncd.


PAR done.
Completed process "Place & Route".


Started process "Generate Post-Place & Route Static Timing".


Analysis completed Wed Jul 09 12:14:44 2014
--------------------------------------------------------------------------------

Generating Report ...

Completed process "Generate Post-Place & Route Static Timing".

Place & Route Module chrono48_stop3 . . .
PAR command line: par -w -intstyle ise -ol std -t 1 chrono48_stop3_map.ncd chrono48_stop3.ncd chrono48_stop3.pcf
PAR completed successfully




Started process "Generate Programming File".

Completed process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling source file "inst_decoder.v"
Module <inst_decoder> compiled
No errors in compilation
Analysis of file <inst_decoder.prj> succeeded.
 

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <inst_decoder>.
Module <inst_decoder> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <inst_decoder>.
    Related source file is inst_decoder.v.
WARNING:Xst:646 - Signal <data_reg<5>> is assigned but never used.
WARNING:Xst:646 - Signal <shift<5>> is assigned but never used.
    Found finite state machine <FSM_0> for signal <cstate>.
    -----------------------------------------------------------------------
    | States             | 11                                             |
    | Transitions        | 20                                             |
    | Inputs             | 9                                              |
    | Outputs            | 8                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | res (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00000000001                                    |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 5-bit register for signal <pkt_addr>.
    Found 4-bit comparator equal for signal <$n0025> created at line 209.
    Found 8-bit register for signal <data_reg>.
    Found 4-bit register for signal <dev_addr_reg>.
    Found 6-bit register for signal <shift>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  23 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <inst_decoder> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# FSMs                             : 1
# Registers                        : 9
  1-bit register                   : 6
  8-bit register                   : 1
  4-bit register                   : 1
  5-bit register                   : 1
# Comparators                      : 1
  4-bit comparator equal           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Selecting encoding for FSM_0 ...
Optimizing FSM <FSM_0> on signal <cstate> with one-hot encoding.

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1291 - FF/Latch <data_reg_5> is unconnected in block <inst_decoder>.

Optimizing unit <inst_decoder> ...
Loading device for application Xst from file 'v200.nph' in environment C:/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block inst_decoder, actual ratio is 0.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s200pq208-6 

 Number of Slices:                      18  out of   2352     0%  
 Number of Slice Flip Flops:            31  out of   4704     0%  
 Number of 4 input LUTs:                19  out of   4704     0%  
 Number of bonded IOBs:                 33  out of    144    22%  
 Number of GCLKs:                        1  out of      4    25%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 31    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: 6.142ns (Maximum Frequency: 162.813MHz)
   Minimum input arrival time before clock: 2.520ns
   Maximum output required time after clock: 10.127ns
   Maximum combinational path delay: 9.647ns

=========================================================================
Completed process "Synthesize".



Project Navigator Auto-Make Log File
-------------------------------------


Started process "Create Schematic Symbol".

Compiling source file "inst_decoder.v"
tdtfi(verilog) completed successfully.


Release 6.1i - spl2sym G.23
Copyright (c) 1995-2003 Xilinx, Inc.  All rights reserved.
Completed process "Create Schematic Symbol".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling source file "router.v"
Module <router> compiled
No errors in compilation
Analysis of file <router.prj> succeeded.
 

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <router>.
Module <router> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <router>.
    Related source file is router.v.
    Found 1-bit tristate buffer for signal <tx_uc>.
    Summary:
	inferred   1 Tristate(s).
Unit <router> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Tristates                        : 1
  1-bit tristate buffer            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <router> ...
Loading device for application Xst from file 'v200.nph' in environment C:/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block router, actual ratio is 0.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s200pq208-6 

 Number of Slices:                       1  out of   2352     0%  
 Number of 4 input LUTs:                 1  out of   4704     0%  
 Number of bonded IOBs:                  5  out of    144     3%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
No clock signals found in this design

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: No path found
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: No path found
   Maximum combinational path delay: 8.202ns

=========================================================================
Completed process "Synthesize".



Project Navigator Auto-Make Log File
-------------------------------------


Started process "Create Schematic Symbol".

Compiling source file "router.v"
tdtfi(verilog) completed successfully.


Release 6.1i - spl2sym G.23
Copyright (c) 1995-2003 Xilinx, Inc.  All rights reserved.
Completed process "Create Schematic Symbol".



Project Navigator Auto-Make Log File
-------------------------------------


Started process "View Verilog Functional Model".

Release 6.1i - sch2verilog G.23
Copyright (c) 1995-2003 Xilinx, Inc.  All rights reserved.
WARNING:DesignEntry:15 - Bus "dout(7:0)" is connected to too many source pins
   and/or IO Ports. A Wired Or connection will be used
WARNING:DesignEntry:15 - Bus "XLXN_76(39:0)" is connected to too many source
   pins and/or IO Ports. A Wired Or connection will be used
WARNING:DesignEntry:13 - Net "intr" is connected to source pins and/or IO ports
   while there is no load pin connected to it
WARNING:DesignEntry:13 - Net "XLXN_111" is connected to source pins and/or IO
   ports while there is no load pin connected to it
WARNING:DesignEntry:13 - Net "cmd_rst_test" is connected to source pins and/or
   IO ports while there is no load pin connected to it
WARNING:DesignEntry:13 - Net "uart_rdy" is connected to source pins and/or IO
   ports while there is no load pin connected to it
WARNING:DesignEntry:13 - Net "start_sync" is connected to source pins and/or IO
   ports while there is no load pin connected to it
WARNING:DesignEntry:11 - Net "XLXN_180" is connected to load pins and/or IO
   Port, but there is no source pin or IO Port connected to it
DRC Check completed: No Error found.
Verilog netlist file generated.
Completed process "View Verilog Functional Model".





Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling source file "clk_mul.vf"
Module <clk_mul> compiled
Compiling source file "router.v"
Module <router> compiled
Compiling source file "gen_sel_signals.v"
Module <gen_sel_signals> compiled
Compiling source file "fpga_addr_out.v"
Module <fpga_addr_out> compiled
Compiling source file "DAC.v"
Module <DAC> compiled
Compiling source file "priority_encoder.v"
Module <priority_encoder> compiled
Compiling source file "myfd8ce.vf"
Module <myfd8ce> compiled
Compiling source file "DFF_26bits.vf"
Module <dff_26bits> compiled
Compiling source file "cntr_registers.vf"
Module <cntr_registers> compiled
Compiling source file "cntr_reg_interface.v"
Module <cntr_reg_interface> compiled
Compiling source file "cc8ce1.vf"
Module <cc8ce1> compiled
Compiling source file "cc24ce.vf"
Module <cc24ce> compiled
Compiling source file "counter32bit.vf"
Module <counter32bit> compiled
Compiling source file "MainCount4Channel.vf"
Module <maincount4channel> compiled
Compiling source file "synclogic.vf"
Module <synclogic> compiled
Compiling source file "sel_vernier.v"
Module <sel_vernier> compiled
Compiling source file "andline8.vf"
Module <andline8> compiled
Compiling source file "andline16.vf"
Module <andline16> compiled
Compiling source file "andline40.vf"
Module <andline40> compiled
Compiling source file "ildceline8.vf"
Module <ildceline8> compiled
Compiling source file "ildceline16.vf"
Module <ildceline16> compiled
Compiling source file "ildceline40.vf"
Module <ildceline40> compiled
Compiling source file "xorcy_dline8.vf"
Module <xorcy_dline8> compiled
Compiling source file "xorcy_dline16.vf"
Module <xorcy_dline16> compiled
Compiling source file "xorcy_dline40.vf"
Module <xorcy_dline40> compiled
Compiling source file "vernier_40_gates.vf"
Module <vernier_40_gates> compiled
Compiling source file "stop_channel.vf"
Module <stop_channel> compiled
Compiling source file "four_stop_channels.vf"
Module <four_stop_channels> compiled
Compiling source file "inst_decoder.v"
Compiling source file "uart_baud.v"
Module <inst_decoder> compiled
Module <uart_baud> compiled
Compiling source file "uart_rx.v"
Module <uart_rx> compiled
Compiling source file "uart_tx.v"
Module <uart_tx> compiled
Compiling source file "start_channel.vf"
Module <start_channel> compiled
Compiling source file "Chrono48_stop3.vf"
Module <chrono48_stop3> compiled
No errors in compilation
Analysis of file <chrono48_stop3.prj> succeeded.
 

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <chrono48_stop3>.
Module <chrono48_stop3> is correct for synthesis.
 
    Set user-defined property "RLOC_ORIGIN =  R5C26" for instance <XLXI_103> in unit <chrono48_stop3>.
    Set user-defined property "RLOC_ORIGIN =  R8C3" for instance <XLXI_104> in unit <chrono48_stop3>.
    Set user-defined property "RLOC_ORIGIN =  R27C7" for instance <XLXI_131> in unit <chrono48_stop3>.
Analyzing module <clk_mul>.
Module <clk_mul> is correct for synthesis.
 
    Set user-defined property "LOC =  dll0" for instance <XLXI_1> in unit <clk_mul>.
    Set user-defined property "CLKDV_DIVIDE =  16.000000" for instance <XLXI_1> in unit <clk_mul>.
    Set user-defined property "DUTY_CYCLE_CORRECTION =  true" for instance <XLXI_1> in unit <clk_mul>.
    Set user-defined property "LOC =  dll1" for instance <XLXI_2> in unit <clk_mul>.
    Set user-defined property "CLKDV_DIVIDE =  16.000000" for instance <XLXI_2> in unit <clk_mul>.
    Set user-defined property "DUTY_CYCLE_CORRECTION =  true" for instance <XLXI_2> in unit <clk_mul>.
    Set user-defined property "LOC =  gclkbuf0" for instance <XLXI_4> in unit <clk_mul>.
    Set user-defined property "LOC =  gclkbuf1" for instance <XLXI_5> in unit <clk_mul>.
Analyzing module <CLKDLL>.
Analyzing module <IBUFG>.
Analyzing module <BUFG>.
Analyzing module <INV>.
Analyzing module <IBUF>.
Analyzing module <OBUF_F_24>.
Analyzing module <router>.
Module <router> is correct for synthesis.
 
Analyzing module <gen_sel_signals>.
Module <gen_sel_signals> is correct for synthesis.
 
Analyzing module <fpga_addr_out>.
Module <fpga_addr_out> is correct for synthesis.
 
Analyzing module <DAC>.
Module <DAC> is correct for synthesis.
 
Analyzing module <priority_encoder>.
Module <priority_encoder> is correct for synthesis.
 
Analyzing module <maincount4channel>.
Module <maincount4channel> is correct for synthesis.
 
    Set user-defined property "RLOC =  R5C3" for instance <XLXI_11> in unit <maincount4channel>.
Analyzing module <cntr_registers>.
Module <cntr_registers> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0" for instance <XLXI_37> in unit <cntr_registers>.
    Set user-defined property "RLOC =  R1C0" for instance <XLXI_38> in unit <cntr_registers>.
    Set user-defined property "RLOC =  R2C0" for instance <XLXI_39> in unit <cntr_registers>.
    Set user-defined property "RLOC =  R3C0" for instance <XLXI_40> in unit <cntr_registers>.
Analyzing module <dff_26bits>.
Module <dff_26bits> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C4" for instance <XLXI_5> in unit <dff_26bits>.
    Set user-defined property "RLOC =  R0C8" for instance <XLXI_6> in unit <dff_26bits>.
    Set user-defined property "RLOC =  R0C12.S1" for instance <XLXI_7> in unit <dff_26bits>.
    Set user-defined property "INIT =  0" for instance <XLXI_7> in unit <dff_26bits>.
    Set user-defined property "RLOC =  R0C12.S0" for instance <XLXI_8> in unit <dff_26bits>.
    Set user-defined property "INIT =  0" for instance <XLXI_8> in unit <dff_26bits>.
    Set user-defined property "RLOC =  R0C0" for instance <XLXI_9> in unit <dff_26bits>.
    Set user-defined property "RLOC =  R0C13.S1" for instance <XLXI_10> in unit <dff_26bits>.
    Set user-defined property "INIT =  0" for instance <XLXI_10> in unit <dff_26bits>.
Analyzing module <myfd8ce>.
Module <myfd8ce> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0.S1" for instance <I_Q0> in unit <myfd8ce>.
    Set user-defined property "INIT =  0" for instance <I_Q0> in unit <myfd8ce>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <I_Q1> in unit <myfd8ce>.
    Set user-defined property "INIT =  0" for instance <I_Q1> in unit <myfd8ce>.
    Set user-defined property "RLOC =  R0C1.S1" for instance <I_Q2> in unit <myfd8ce>.
    Set user-defined property "INIT =  0" for instance <I_Q2> in unit <myfd8ce>.
    Set user-defined property "RLOC =  R0C1.S0" for instance <I_Q3> in unit <myfd8ce>.
    Set user-defined property "INIT =  0" for instance <I_Q3> in unit <myfd8ce>.
    Set user-defined property "RLOC =  R0C2.S1" for instance <I_Q4> in unit <myfd8ce>.
    Set user-defined property "INIT =  0" for instance <I_Q4> in unit <myfd8ce>.
    Set user-defined property "RLOC =  R0C2.S0" for instance <I_Q5> in unit <myfd8ce>.
    Set user-defined property "INIT =  0" for instance <I_Q5> in unit <myfd8ce>.
    Set user-defined property "RLOC =  R0C3.S1" for instance <I_Q6> in unit <myfd8ce>.
    Set user-defined property "INIT =  0" for instance <I_Q6> in unit <myfd8ce>.
    Set user-defined property "RLOC =  R0C3.S0" for instance <I_Q7> in unit <myfd8ce>.
    Set user-defined property "INIT =  0" for instance <I_Q7> in unit <myfd8ce>.
Analyzing module <FDCE>.
Analyzing module <cntr_reg_interface>.
Module <cntr_reg_interface> is correct for synthesis.
 
Analyzing module <counter32bit>.
Module <counter32bit> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0" for instance <XLXI_1> in unit <counter32bit>.
    Set user-defined property "INIT =  0" for instance <XLXI_5> in unit <counter32bit>.
    Set user-defined property "INIT =  0" for instance <XLXI_9> in unit <counter32bit>.
Analyzing module <cc24ce>.
Module <cc24ce> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0" for instance <XLXI_2> in unit <cc24ce>.
    Set user-defined property "RLOC =  R4C0" for instance <XLXI_3> in unit <cc24ce>.
    Set user-defined property "RLOC =  R8C0" for instance <XLXI_4> in unit <cc24ce>.
    Set user-defined property "RLOC =  R12C0" for instance <XLXI_7> in unit <cc24ce>.
Analyzing module <cc8ce1>.
Module <cc8ce1> is correct for synthesis.
 
    Set user-defined property "RLOC =  R3C0.S0" for instance <I_36_4> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R3C0.S0" for instance <I_36_26> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R3C0.S0" for instance <I_36_35> in unit <cc8ce1>.
    Set user-defined property "INIT =  0" for instance <I_36_35> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R3C0.S0" for instance <I_36_36> in unit <cc8ce1>.
    Set user-defined property "INIT =  0" for instance <I_36_36> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R2C0.S0" for instance <I_36_224> in unit <cc8ce1>.
    Set user-defined property "INIT =  0" for instance <I_36_224> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R2C0.S0" for instance <I_36_233> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R2C0.S0" for instance <I_36_237> in unit <cc8ce1>.
    Set user-defined property "INIT =  0" for instance <I_36_237> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R2C0.S0" for instance <I_36_246> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R1C0.S0" for instance <I_36_250> in unit <cc8ce1>.
    Set user-defined property "INIT =  0" for instance <I_36_250> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R1C0.S0" for instance <I_36_259> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R1C0.S0" for instance <I_36_263> in unit <cc8ce1>.
    Set user-defined property "INIT =  0" for instance <I_36_263> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R1C0.S0" for instance <I_36_272> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <I_36_276> in unit <cc8ce1>.
    Set user-defined property "INIT =  0" for instance <I_36_276> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <I_36_285> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <I_36_289> in unit <cc8ce1>.
    Set user-defined property "INIT =  0" for instance <I_36_289> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <I_36_298> in unit <cc8ce1>.
Analyzing module <MUXCY_L>.
Analyzing module <XORCY>.
Analyzing module <MUXCY>.
Analyzing module <AND2B1>.
Analyzing module <VCC>.
Analyzing module <four_stop_channels>.
Module <four_stop_channels> is correct for synthesis.
 
    Set user-defined property "RLOC =  R14C0" for instance <XLXI_2> in unit <four_stop_channels>.
    Set user-defined property "RLOC =  R12C0" for instance <XLXI_3> in unit <four_stop_channels>.
    Set user-defined property "RLOC =  R10C0" for instance <XLXI_4> in unit <four_stop_channels>.
    Set user-defined property "RLOC =  R8C0" for instance <XLXI_5> in unit <four_stop_channels>.
Analyzing module <stop_channel>.
Module <stop_channel> is correct for synthesis.
 
    Set user-defined property "INIT =  0" for instance <XLXI_17> in unit <stop_channel>.
    Set user-defined property "RLOC =  R1C0" for instance <XLXI_18> in unit <stop_channel>.
    Set user-defined property "RLOC =  R0C1" for instance <XLXI_19> in unit <stop_channel>.
Analyzing module <XOR2>.
Analyzing module <AND2>.
Analyzing module <FDC>.
Analyzing module <synclogic>.
Module <synclogic> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0.S0" for instance <ff_clksyn> in unit <synclogic>.
    Set user-defined property "INIT =  0" for instance <ff_clksyn> in unit <synclogic>.
    Set user-defined property "RLOC =  R0C0.S1" for instance <XLXI_4> in unit <synclogic>.
    Set user-defined property "INIT =  0" for instance <XLXI_4> in unit <synclogic>.
    Set user-defined property "RLOC =  R0C0.S1" for instance <XLXI_6> in unit <synclogic>.
Analyzing module <OR2>.
Analyzing module <FMAP>.
Analyzing module <vernier_40_gates>.
Module <vernier_40_gates> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0" for instance <XLXI_2> in unit <vernier_40_gates>.
    Set user-defined property "RLOC =  R1C0" for instance <XLXI_3> in unit <vernier_40_gates>.
    Set user-defined property "RLOC =  R1C0" for instance <XLXI_4> in unit <vernier_40_gates>.
Analyzing module <sel_vernier>.
Module <sel_vernier> is correct for synthesis.
 
Analyzing module <andline40>.
Module <andline40> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C16" for instance <XLXI_1> in unit <andline40>.
    Set user-defined property "RLOC =  R0C8" for instance <XLXI_2> in unit <andline40>.
    Set user-defined property "RLOC =  R0C0" for instance <XLXI_3> in unit <andline40>.
Analyzing module <andline8>.
Module <andline8> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0.S1" for instance <and_0> in unit <andline8>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <and_1> in unit <andline8>.
    Set user-defined property "RLOC =  R0C1.S1" for instance <and_2> in unit <andline8>.
    Set user-defined property "RLOC =  R0C1.S0" for instance <and_3> in unit <andline8>.
    Set user-defined property "RLOC =  R0C2.S1" for instance <and_4> in unit <andline8>.
    Set user-defined property "RLOC =  R0C2.S0" for instance <and_5> in unit <andline8>.
    Set user-defined property "RLOC =  R0C3.S1" for instance <and_6> in unit <andline8>.
    Set user-defined property "RLOC =  R0C3.S0" for instance <and_7> in unit <andline8>.
Analyzing module <MULT_AND>.
Analyzing module <andline16>.
Module <andline16> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0.S1" for instance <and_0> in unit <andline16>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <and_1> in unit <andline16>.
    Set user-defined property "RLOC =  R0C1.S1" for instance <and_2> in unit <andline16>.
    Set user-defined property "RLOC =  R0C1.S0" for instance <and_3> in unit <andline16>.
    Set user-defined property "RLOC =  R0C2.S1" for instance <and_4> in unit <andline16>.
    Set user-defined property "RLOC =  R0C2.S0" for instance <and_5> in unit <andline16>.
    Set user-defined property "RLOC =  R0C3.S1" for instance <and_6> in unit <andline16>.
    Set user-defined property "RLOC =  R0C3.S0" for instance <and_7> in unit <andline16>.
    Set user-defined property "RLOC =  R0C4.S1" for instance <and_8> in unit <andline16>.
    Set user-defined property "RLOC =  R0C4.S0" for instance <and_9> in unit <andline16>.
    Set user-defined property "RLOC =  R0C5.S1" for instance <and_10> in unit <andline16>.
    Set user-defined property "RLOC =  R0C5.S0" for instance <and_11> in unit <andline16>.
    Set user-defined property "RLOC =  R0C6.S1" for instance <and_12> in unit <andline16>.
    Set user-defined property "RLOC =  R0C6.S0" for instance <and_13> in unit <andline16>.
    Set user-defined property "RLOC =  R0C7.S1" for instance <and_14> in unit <andline16>.
    Set user-defined property "RLOC =  R0C7.S0" for instance <and_15> in unit <andline16>.
Analyzing module <ildceline40>.
Module <ildceline40> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C16" for instance <XLXI_4> in unit <ildceline40>.
    Set user-defined property "RLOC =  R0C8" for instance <XLXI_5> in unit <ildceline40>.
    Set user-defined property "RLOC =  R0C0" for instance <XLXI_6> in unit <ildceline40>.
Analyzing module <ildceline8>.
Module <ildceline8> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0.S1" for instance <latch_0> in unit <ildceline8>.
    Set user-defined property "INIT =  0" for instance <latch_0> in unit <ildceline8>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <latch_1> in unit <ildceline8>.
    Set user-defined property "INIT =  0" for instance <latch_1> in unit <ildceline8>.
    Set user-defined property "RLOC =  R0C1.S1" for instance <latch_2> in unit <ildceline8>.
    Set user-defined property "INIT =  0" for instance <latch_2> in unit <ildceline8>.
    Set user-defined property "RLOC =  R0C1.S0" for instance <latch_3> in unit <ildceline8>.
    Set user-defined property "INIT =  0" for instance <latch_3> in unit <ildceline8>.
    Set user-defined property "RLOC =  R0C2.S1" for instance <latch_4> in unit <ildceline8>.
    Set user-defined property "INIT =  0" for instance <latch_4> in unit <ildceline8>.
    Set user-defined property "RLOC =  R0C2.S0" for instance <latch_5> in unit <ildceline8>.
    Set user-defined property "INIT =  0" for instance <latch_5> in unit <ildceline8>.
    Set user-defined property "RLOC =  R0C3.S1" for instance <latch_6> in unit <ildceline8>.
    Set user-defined property "INIT =  0" for instance <latch_6> in unit <ildceline8>.
    Set user-defined property "RLOC =  R0C3.S0" for instance <latch_7> in unit <ildceline8>.
    Set user-defined property "INIT =  0" for instance <latch_7> in unit <ildceline8>.
Analyzing module <LDCE_1>.
Analyzing module <ildceline16>.
Module <ildceline16> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0.S1" for instance <latch_0> in unit <ildceline16>.
    Set user-defined property "INIT =  0" for instance <latch_0> in unit <ildceline16>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <latch_1> in unit <ildceline16>.
    Set user-defined property "INIT =  0" for instance <latch_1> in unit <ildceline16>.
    Set user-defined property "RLOC =  R0C1.S1" for instance <latch_2> in unit <ildceline16>.
    Set user-defined property "INIT =  0" for instance <latch_2> in unit <ildceline16>.
    Set user-defined property "RLOC =  R0C1.S0" for instance <latch_3> in unit <ildceline16>.
    Set user-defined property "INIT =  0" for instance <latch_3> in unit <ildceline16>.
    Set user-defined property "RLOC =  R0C2.S1" for instance <latch_4> in unit <ildceline16>.
    Set user-defined property "INIT =  0" for instance <latch_4> in unit <ildceline16>.
    Set user-defined property "RLOC =  R0C2.S0" for instance <latch_5> in unit <ildceline16>.
    Set user-defined property "INIT =  0" for instance <latch_5> in unit <ildceline16>.
    Set user-defined property "RLOC =  R0C3.S1" for instance <latch_6> in unit <ildceline16>.
    Set user-defined property "INIT =  0" for instance <latch_6> in unit <ildceline16>.
    Set user-defined property "RLOC =  R0C3.S0" for instance <latch_7> in unit <ildceline16>.
    Set user-defined property "INIT =  0" for instance <latch_7> in unit <ildceline16>.
    Set user-defined property "RLOC =  R0C4.S1" for instance <latch_8> in unit <ildceline16>.
    Set user-defined property "INIT =  0" for instance <latch_8> in unit <ildceline16>.
    Set user-defined property "RLOC =  R0C4.S0" for instance <latch_9> in unit <ildceline16>.
    Set user-defined property "INIT =  0" for instance <latch_9> in unit <ildceline16>.
    Set user-defined property "RLOC =  R0C5.S1" for instance <latch_10> in unit <ildceline16>.
    Set user-defined property "INIT =  0" for instance <latch_10> in unit <ildceline16>.
    Set user-defined property "RLOC =  R0C5.S0" for instance <latch_11> in unit <ildceline16>.
    Set user-defined property "INIT =  0" for instance <latch_11> in unit <ildceline16>.
    Set user-defined property "RLOC =  R0C6.S1" for instance <latch_12> in unit <ildceline16>.
    Set user-defined property "INIT =  0" for instance <latch_12> in unit <ildceline16>.
    Set user-defined property "RLOC =  R0C6.S0" for instance <latch_13> in unit <ildceline16>.
    Set user-defined property "INIT =  0" for instance <latch_13> in unit <ildceline16>.
    Set user-defined property "RLOC =  R0C7.S1" for instance <latch_14> in unit <ildceline16>.
    Set user-defined property "INIT =  0" for instance <latch_14> in unit <ildceline16>.
    Set user-defined property "RLOC =  R0C7.S0" for instance <latch_15> in unit <ildceline16>.
    Set user-defined property "INIT =  0" for instance <latch_15> in unit <ildceline16>.
Analyzing module <xorcy_dline40>.
Module <xorcy_dline40> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0.S1" for instance <XLXI_3> in unit <xorcy_dline40>.
    Set user-defined property "RLOC =  R0C16" for instance <XLXI_4> in unit <xorcy_dline40>.
    Set user-defined property "RLOC =  R0C8" for instance <XLXI_5> in unit <xorcy_dline40>.
    Set user-defined property "RLOC =  R0C0" for instance <XLXI_6> in unit <xorcy_dline40>.
Analyzing module <xorcy_dline8>.
Module <xorcy_dline8> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0.S1" for instance <xor_0> in unit <xorcy_dline8>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <xor_1> in unit <xorcy_dline8>.
    Set user-defined property "RLOC =  R0C1.S1" for instance <xor_2> in unit <xorcy_dline8>.
    Set user-defined property "RLOC =  R0C1.S0" for instance <xor_3> in unit <xorcy_dline8>.
    Set user-defined property "RLOC =  R0C2.S1" for instance <xor_4> in unit <xorcy_dline8>.
    Set user-defined property "RLOC =  R0C2.S0" for instance <xor_5> in unit <xorcy_dline8>.
    Set user-defined property "RLOC =  R0C3.S1" for instance <xor_6> in unit <xorcy_dline8>.
    Set user-defined property "RLOC =  R0C3.S0" for instance <xor_7> in unit <xorcy_dline8>.
Analyzing module <XORCY_D>.
Analyzing module <xorcy_dline16>.
Module <xorcy_dline16> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0.S1" for instance <xor_0> in unit <xorcy_dline16>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <xor_1> in unit <xorcy_dline16>.
    Set user-defined property "RLOC =  R0C1.S1" for instance <xor_2> in unit <xorcy_dline16>.
    Set user-defined property "RLOC =  R0C1.S0" for instance <xor_3> in unit <xorcy_dline16>.
    Set user-defined property "RLOC =  R0C2.S1" for instance <xor_4> in unit <xorcy_dline16>.
    Set user-defined property "RLOC =  R0C2.S0" for instance <xor_5> in unit <xorcy_dline16>.
    Set user-defined property "RLOC =  R0C3.S1" for instance <xor_6> in unit <xorcy_dline16>.
    Set user-defined property "RLOC =  R0C3.S0" for instance <xor_7> in unit <xorcy_dline16>.
    Set user-defined property "RLOC =  R0C4.S1" for instance <xor_8> in unit <xorcy_dline16>.
    Set user-defined property "RLOC =  R0C4.S0" for instance <xor_9> in unit <xorcy_dline16>.
    Set user-defined property "RLOC =  R0C5.S1" for instance <xor_10> in unit <xorcy_dline16>.
    Set user-defined property "RLOC =  R0C5.S0" for instance <xor_11> in unit <xorcy_dline16>.
    Set user-defined property "RLOC =  R0C6.S1" for instance <xor_12> in unit <xorcy_dline16>.
    Set user-defined property "RLOC =  R0C6.S0" for instance <xor_13> in unit <xorcy_dline16>.
    Set user-defined property "RLOC =  R0C7.S1" for instance <xor_14> in unit <xorcy_dline16>.
    Set user-defined property "RLOC =  R0C7.S0" for instance <xor_15> in unit <xorcy_dline16>.
Analyzing module <inst_decoder>.
Module <inst_decoder> is correct for synthesis.
 
Analyzing module <uart_baud>.
Module <uart_baud> is correct for synthesis.
 
Analyzing module <uart_rx>.
Module <uart_rx> is correct for synthesis.
 
Analyzing module <uart_tx>.
Module <uart_tx> is correct for synthesis.
 
Analyzing module <GND>.
Analyzing module <start_channel>.
Module <start_channel> is correct for synthesis.
 
    Set user-defined property "RLOC =  R1C0" for instance <XLXI_4> in unit <start_channel>.
    Set user-defined property "RLOC =  R0C2" for instance <XLXI_5> in unit <start_channel>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <xorcy_dline16>.
    Related source file is xorcy_dline16.vf.
Unit <xorcy_dline16> synthesized.


Synthesizing Unit <xorcy_dline8>.
    Related source file is xorcy_dline8.vf.
Unit <xorcy_dline8> synthesized.


Synthesizing Unit <ildceline16>.
    Related source file is ildceline16.vf.
Unit <ildceline16> synthesized.


Synthesizing Unit <ildceline8>.
    Related source file is ildceline8.vf.
Unit <ildceline8> synthesized.


Synthesizing Unit <andline16>.
    Related source file is andline16.vf.
Unit <andline16> synthesized.


Synthesizing Unit <andline8>.
    Related source file is andline8.vf.
Unit <andline8> synthesized.


Synthesizing Unit <xorcy_dline40>.
    Related source file is xorcy_dline40.vf.
Unit <xorcy_dline40> synthesized.


Synthesizing Unit <ildceline40>.
    Related source file is ildceline40.vf.
Unit <ildceline40> synthesized.


Synthesizing Unit <andline40>.
    Related source file is andline40.vf.
Unit <andline40> synthesized.


Synthesizing Unit <sel_vernier>.
    Related source file is sel_vernier.v.
    Found 40-bit tristate buffer for signal <Vout>.
    Summary:
	inferred  40 Tristate(s).
Unit <sel_vernier> synthesized.


Synthesizing Unit <vernier_40_gates>.
    Related source file is vernier_40_gates.vf.
Unit <vernier_40_gates> synthesized.


Synthesizing Unit <synclogic>.
    Related source file is synclogic.vf.
Unit <synclogic> synthesized.


Synthesizing Unit <stop_channel>.
    Related source file is stop_channel.vf.
Unit <stop_channel> synthesized.


Synthesizing Unit <cc8ce1>.
    Related source file is cc8ce1.vf.
Unit <cc8ce1> synthesized.


Synthesizing Unit <cc24ce>.
    Related source file is cc24ce.vf.
WARNING:Xst:646 - Signal <ovf26> is assigned but never used.
Unit <cc24ce> synthesized.


Synthesizing Unit <myfd8ce>.
    Related source file is myfd8ce.vf.
Unit <myfd8ce> synthesized.


Synthesizing Unit <dff_26bits>.
    Related source file is DFF_26bits.vf.
Unit <dff_26bits> synthesized.


Synthesizing Unit <counter32bit>.
    Related source file is counter32bit.vf.
Unit <counter32bit> synthesized.


Synthesizing Unit <cntr_reg_interface>.
    Related source file is cntr_reg_interface.v.
    Found 8-bit tristate buffer for signal <cntr4_in_byte>.
    Found 8-bit tristate buffer for signal <cntr3_in_byte>.
    Found 8-bit tristate buffer for signal <cntr2_in_byte>.
    Found 8-bit tristate buffer for signal <cntr1_in_byte>.
    Summary:
	inferred 128 Tristate(s).
Unit <cntr_reg_interface> synthesized.


Synthesizing Unit <cntr_registers>.
    Related source file is cntr_registers.vf.
Unit <cntr_registers> synthesized.


Synthesizing Unit <start_channel>.
    Related source file is start_channel.vf.
Unit <start_channel> synthesized.


Synthesizing Unit <uart_tx>.
    Related source file is uart_tx.v.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 6                                              |
    | Inputs             | 2                                              |
    | Outputs            | 2                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | 0001                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 9-bit register for signal <data_buf>.
    Found 8-bit register for signal <datareg>.
    Found 1-bit register for signal <din_rdyreg>.
    Found 4-bit up counter for signal <sample_count>.
    Found 4-bit up counter for signal <shift_count>.
    Found 9 1-bit 2-to-1 multiplexers.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   2 Counter(s).
	inferred  18 D-type flip-flop(s).
	inferred   9 Multiplexer(s).
Unit <uart_tx> synthesized.


Synthesizing Unit <uart_rx>.
    Related source file is uart_rx.v.
WARNING:Xst:646 - Signal <dout_byte_temp<0>> is assigned but never used.
    Found finite state machine <FSM_1> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 10                                             |
    | Inputs             | 4                                              |
    | Outputs            | 2                                              |
    | Clock              | clk (rising_edge)                              |
    | Clock enable       | enable (positive)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00001                                          |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit register for signal <dout_byte>.
    Found 4-bit up counter for signal <bit_count>.
    Found 10-bit register for signal <dout_byte_temp>.
    Found 4-bit up counter for signal <sample_count>.
    Found 3-bit register for signal <ser_in_reg>.
    Found 1-bit register for signal <start>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   2 Counter(s).
	inferred  22 D-type flip-flop(s).
Unit <uart_rx> synthesized.


Synthesizing Unit <uart_baud>.
    Related source file is uart_baud.v.
    Found 8-bit up counter for signal <cnt1>.
    Summary:
	inferred   1 Counter(s).
Unit <uart_baud> synthesized.


Synthesizing Unit <inst_decoder>.
    Related source file is inst_decoder.v.
WARNING:Xst:646 - Signal <data_reg<5>> is assigned but never used.
WARNING:Xst:646 - Signal <shift<5>> is assigned but never used.
    Found finite state machine <FSM_2> for signal <cstate>.
    -----------------------------------------------------------------------
    | States             | 11                                             |
    | Transitions        | 20                                             |
    | Inputs             | 9                                              |
    | Outputs            | 8                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | res (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00000000001                                    |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 5-bit register for signal <pkt_addr>.
    Found 4-bit comparator equal for signal <$n0025> created at line 209.
    Found 8-bit register for signal <data_reg>.
    Found 4-bit register for signal <dev_addr_reg>.
    Found 6-bit register for signal <shift>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  23 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <inst_decoder> synthesized.


Synthesizing Unit <four_stop_channels>.
    Related source file is four_stop_channels.vf.
Unit <four_stop_channels> synthesized.


Synthesizing Unit <maincount4channel>.
    Related source file is MainCount4Channel.vf.
WARNING:Xst:646 - Signal <Q<31:27>> is assigned but never used.
Unit <maincount4channel> synthesized.


Synthesizing Unit <priority_encoder>.
    Related source file is priority_encoder.v.
    Found 8-bit tristate buffer for signal <dataOutz>.
    Summary:
	inferred   8 Tristate(s).
Unit <priority_encoder> synthesized.


Synthesizing Unit <DAC>.
    Related source file is DAC.v.
    Found 16x8-bit ROM for signal <dacinreg>.
    Found 8-bit tristate buffer for signal <dac_val>.
    Found 8-bit adder carry out for signal <$n0002>.
    Found 8-bit register for signal <Accum>.
    Found 4-bit up counter for signal <DACaddr>.
    Summary:
	inferred   1 ROM(s).
	inferred   1 Counter(s).
	inferred   8 D-type flip-flop(s).
	inferred   1 Adder/Subtracter(s).
	inferred   8 Tristate(s).
Unit <DAC> synthesized.


Synthesizing Unit <fpga_addr_out>.
    Related source file is fpga_addr_out.v.
    Found 8-bit tristate buffer for signal <dout>.
    Summary:
	inferred   8 Tristate(s).
Unit <fpga_addr_out> synthesized.


Synthesizing Unit <gen_sel_signals>.
    Related source file is gen_sel_signals.v.
WARNING:Xst:646 - Signal <sel_out<31:24>> is assigned but never used.
    Found 32x32-bit ROM for signal <sel_out>.
    Summary:
	inferred   1 ROM(s).
Unit <gen_sel_signals> synthesized.


Synthesizing Unit <router>.
    Related source file is router.v.
    Found 1-bit tristate buffer for signal <tx_uc>.
    Summary:
	inferred   1 Tristate(s).
Unit <router> synthesized.


Synthesizing Unit <clk_mul>.
    Related source file is clk_mul.vf.
Unit <clk_mul> synthesized.


Synthesizing Unit <chrono48_stop3>.
    Related source file is Chrono48_stop3.vf.
WARNING:Xst:646 - Signal <start_sync> is assigned but never used.
WARNING:Xst:646 - Signal <XLXN_111> is assigned but never used.
WARNING:Xst:653 - Signal <XLXN_180> is used but never assigned. Tied to value 0.
WARNING:Xst:646 - Signal <uart_rdy> is assigned but never used.
WARNING:Xst:646 - Signal <cmd_rst_test> is assigned but never used.
WARNING:Xst:646 - Signal <intr> is assigned but never used.
Unit <chrono48_stop3> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# FSMs                             : 3
# ROMs                             : 2
  16x8-bit ROM                     : 1
  32x32-bit ROM                    : 1
# Registers                        : 28
  1-bit register                   : 21
  5-bit register                   : 1
  8-bit register                   : 4
  9-bit register                   : 1
  4-bit register                   : 1
# Counters                         : 6
  4-bit up counter                 : 5
  8-bit up counter                 : 1
# Multiplexers                     : 1
  2-to-1 multiplexer               : 1
# Tristates                        : 25
  1-bit tristate buffer            : 1
  40-bit tristate buffer           : 5
  8-bit tristate buffer            : 19
# Adders/Subtractors               : 1
  8-bit adder carry out            : 1
# Comparators                      : 1
  4-bit comparator equal           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Selecting encoding for FSM_2 ...
Optimizing FSM <FSM_2> on signal <cstate> with one-hot encoding.
Selecting encoding for FSM_1 ...
Optimizing FSM <FSM_1> on signal <state> with one-hot encoding.
Selecting encoding for FSM_0 ...
Optimizing FSM <FSM_0> on signal <state> with one-hot encoding.

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1291 - FF/Latch <data_reg_5> is unconnected in block <inst_decoder>.
WARNING:Xst:1291 - FF/Latch <dout_byte_5> is unconnected in block <XLXI_113>.

Optimizing unit <chrono48_stop3> ...

Optimizing unit <DAC> ...

Optimizing unit <priority_encoder> ...

Optimizing unit <inst_decoder> ...

Optimizing unit <uart_baud> ...

Optimizing unit <uart_rx> ...

Optimizing unit <cntr_reg_interface> ...

Optimizing unit <myfd8ce> ...

Optimizing unit <cc8ce1> ...

Optimizing unit <synclogic> ...

Optimizing unit <sel_vernier> ...

Optimizing unit <andline8> ...

Optimizing unit <andline16> ...

Optimizing unit <ildceline8> ...

Optimizing unit <ildceline16> ...

Optimizing unit <xorcy_dline8> ...

Optimizing unit <xorcy_dline16> ...

Optimizing unit <dff_26bits> ...

Optimizing unit <cc24ce> ...

Optimizing unit <andline40> ...

Optimizing unit <ildceline40> ...

Optimizing unit <xorcy_dline40> ...

Optimizing unit <uart_tx> ...

Optimizing unit <cntr_registers> ...

Optimizing unit <counter32bit> ...

Optimizing unit <vernier_40_gates> ...

Optimizing unit <maincount4channel> ...

Optimizing unit <start_channel> ...

Optimizing unit <stop_channel> ...

Optimizing unit <four_stop_channels> ...
Loading device for application Xst from file 'v200.nph' in environment C:/Xilinx.

Mapping all equations...
WARNING:Xst:1291 - FF/Latch <XLXI_113_dout_byte_5> is unconnected in block <chrono48_stop3>.
Building and optimizing final netlist ...
WARNING:Xst:1291 - FF/Latch <XLXI_100_Accum_0> is unconnected in block <chrono48_stop3>.
Found area constraint ratio of 100 (+ 5) on block chrono48_stop3, actual ratio is 24.
FlipFlop XLXI_111_pkt_addr_3 has been replicated 1 time(s)
FlipFlop XLXI_111_pkt_addr_2 has been replicated 1 time(s)
FlipFlop XLXI_111_pkt_addr_0 has been replicated 1 time(s)
FlipFlop XLXI_111_pkt_addr_1 has been replicated 1 time(s)
FlipFlop XLXI_111_cstate_FFd5 has been replicated 2 time(s)

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s200pq208-6 

 Number of Slices:                     550  out of   2352    23%  
 Number of Slice Flip Flops:           475  out of   4704    10%  
 Number of 4 input LUTs:               259  out of   4704     5%  
 Number of bonded IOBs:                 15  out of    144    10%  
 Number of TBUFs:                      352  out of   2352    14%  
 Number of GCLKs:                        2  out of      4    50%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | Clock_Mul_XLXI_1:CLK2X+Clock_Mul_XLXI_2:CLK2X| 151   |
out_pulse(XLXI_131/XLXI_4/XLXI_5:O)| NONE(*)(XLXI_131/XLXI_4/XLXI_4)| 1     |
XLXI_131/XLXI_3:G                  | NONE                   | 40    |
out_pulse(XLXI_104/XLXI_2/XLXI_18/XLXI_5:O)| NONE(*)(XLXI_104/XLXI_2/XLXI_18/XLXI_4)| 1     |
XLXI_104/XLXI_2/XLXI_9:G           | NONE                   | 40    |
out_pulse(XLXI_104/XLXI_3/XLXI_18/XLXI_5:O)| NONE(*)(XLXI_104/XLXI_3/XLXI_18/XLXI_4)| 1     |
XLXI_104/XLXI_3/XLXI_9:G           | NONE                   | 40    |
out_pulse(XLXI_104/XLXI_4/XLXI_18/XLXI_5:O)| NONE(*)(XLXI_104/XLXI_4/XLXI_18/XLXI_4)| 1     |
XLXI_104/XLXI_4/XLXI_9:G           | NONE                   | 40    |
out_pulse(XLXI_104/XLXI_5/XLXI_18/XLXI_5:O)| NONE(*)(XLXI_104/XLXI_5/XLXI_18/XLXI_4)| 1     |
XLXI_104/XLXI_5/XLXI_9:G           | NONE                   | 40    |
clk                                | IBUFG                  | 113   |
XLXI_111_cstate_FFd3:Q             | NONE                   | 4     |
XLXI_113_startbitsync(XLXI_113__n00091:O)| NONE(*)(XLXI_113_start)| 1     |
XLXI_111_cstate_FFd6:Q             | NONE                   | 1     |
-----------------------------------+------------------------+-------+
(*) These 6 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: 31.680ns (Maximum Frequency: 31.566MHz)
   Minimum input arrival time before clock: 2.520ns
   Maximum output required time after clock: 10.266ns
   Maximum combinational path delay: 9.786ns

=========================================================================
Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd d:\tdc48stop_20140630n/_ngo -uc
chrono48_stop.ucf -p xc2s200-pq208-6 chrono48_stop3.ngc chrono48_stop3.ngd 

Reading NGO file "D:/TDC48Stop_20140630N/chrono48_stop3.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "chrono48_stop.ucf" ...

Checking timing specifications ...
Checking expanded design ...
WARNING:NgdBuild:454 - logical net 'XLXI_103/ovf24_intr' has no load
WARNING:NgdBuild:454 - logical net 'XLXI_103/XLXI_13_XLXI_1/CO' has no load
WARNING:NgdBuild:479 - The input pad net 'teststop' is driving one or more clock
   loads that should only use a dedicated clock buffer. This could result in
   large clock skews on this net. Check whether the correct type of BUF is being
   used to drive the clock buffer.

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   3

Total memory usage is 41036 kilobytes

Writing NGD file "chrono48_stop3.ngd" ...

Writing NGDBUILD log file "chrono48_stop3.bld"...

NGDBUILD done.
Completed process "Translate".



Started process "Map".

Using target part "2s200pq208-6".
Removing unused or disabled logic...
Running cover...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
Number of errors:      0
Number of warnings:   54
Logic Utilization:
  Total Number Slice Registers:     467 out of  4,704    9%
    Number used as Flip Flops:                    267
    Number used as Latches:                       200
  Number of 4 input LUTs:           434 out of  4,704    9%
Logic Distribution:
    Number of occupied Slices:                         815 out of  2,352   34%
    Number of Slices containing only related logic:    815 out of    815  100%
    Number of Slices containing unrelated logic:         0 out of    815    0%
        *See NOTES below for an explanation of the effects of unrelated logic
Total Number 4 input LUTs:          669 out of  4,704   14%
      Number used as logic:                       434
      Number used as a route-thru:                235
   Number of bonded IOBs:            14 out of    140   10%
      IOB Flip Flops:                               2
   Number of GCLKs:                   2 out of      4   50%
   Number of GCLKIOBs:                1 out of      4   25%
   Number of DLLs:                    2 out of      4   50%

   Number of RPM macros:            3
Total equivalent gate count for design:  22,319
Additional JTAG gate count for IOBs:  720
Peak Memory Usage:  71 MB

NOTES:

   Related logic is defined as being logic that shares connectivity -
   e.g. two LUTs are "related" if they share common inputs.
   When assembling slices, Map gives priority to combine logic that
   is related.  Doing so results in the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin
   packing unrelated logic into a slice once 99% of the slices are
   occupied through related logic packing.

   Note that once logic distribution reaches the 99% level through
   related logic packing, this does not mean the device is completely
   utilized.  Unrelated logic packing will then begin, continuing until
   all usable LUTs and FFs are occupied.  Depending on your timing
   budget, increased levels of unrelated logic packing may adversely
   affect the overall timing performance of your design.


Mapping completed.
See MAP report file "chrono48_stop3_map.mrp" for details.
Completed process "Map".

Mapping Module chrono48_stop3 . . .
MAP command line:
map -intstyle ise -p xc2s200-pq208-6 -cm area -pr b -k 4 -c 100 -tx on -o chrono48_stop3_map.ncd chrono48_stop3.ngd chrono48_stop3.pcf
Mapping Module chrono48_stop3: DONE



Started process "Place & Route".





Constraints file: chrono48_stop3.pcf

Loading device database for application Par from file "chrono48_stop3_map.ncd".
   "chrono48_stop3" is an NCD, version 2.38, device xc2s200, package pq208,
speed -6
Loading device for application Par from file 'v200.nph' in environment
C:/Xilinx.
Device speed data version:  PRODUCTION 1.27 2003-06-19.


Resolving physical constraints.
Finished resolving physical constraints.

Device utilization summary:

   Number of External GCLKIOBs         1 out of 4      25%
   Number of External IOBs            14 out of 140    10%
      Number of LOCed External IOBs   13 out of 14     92%

   Number of SLICEs                  815 out of 2352   34%

   Number of DLLs                      2 out of 4      50%
   Number of GCLKs                     2 out of 4      50%



Overall effort level (-ol):   Standard (set by user)
Placer effort level (-pl):    Standard (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    Standard (set by user)


Phase 1.1
Phase 1.1 (Checksum:98a150) REAL time: 0 secs 

Phase 2.23
Phase 2.23 (Checksum:1312cfe) REAL time: 0 secs 

Phase 3.3
Phase 3.3 (Checksum:1c9c37d) REAL time: 0 secs 

Phase 4.5
Phase 4.5 (Checksum:26259fc) REAL time: 0 secs 

Phase 5.8
.....
Phase 5.8 (Checksum:b8410a) REAL time: 0 secs 

Phase 6.5
Phase 6.5 (Checksum:39386fa) REAL time: 0 secs 

Phase 7.18
Phase 7.18 (Checksum:42c1d79) REAL time: 0 secs 

Writing design to file chrono48_stop3.ncd.

Total REAL time to Placer completion: 2 secs 
Total CPU time to Placer completion: 1 secs 


Phase 1: 3683 unrouted;       REAL time: 2 secs 

Phase 2: 3062 unrouted;       REAL time: 8 secs 

Phase 3: 535 unrouted;       REAL time: 8 secs 

Phase 4: 0 unrouted;       REAL time: 8 secs 

Total REAL time to Router completion: 8 secs 
Total CPU time to Router completion: 8 secs 

Generating "par" statistics.

**************************
Generating Clock Report
**************************

+----------------------------+----------+--------+------------+-------------+
|         Clock Net          | Resource | Fanout |Net Skew(ns)|Max Delay(ns)|
+----------------------------+----------+--------+------------+-------------+
|    clk100mhz_OBUF          |  Global  |  134   |  0.080     |  0.547      |
+----------------------------+----------+--------+------------+-------------+
|XLXI_131/XLXI_4/out_puls    |          |        |            |             |
|                       e    |   Local  |    1   |  0.000     |  0.573      |
+----------------------------+----------+--------+------------+-------------+
|XLXI_104/XLXI_4/XLXI_18/    |          |        |            |             |
|               out_pulse    |   Local  |    1   |  0.000     |  0.573      |
+----------------------------+----------+--------+------------+-------------+
|XLXI_104/XLXI_3/XLXI_18/    |          |        |            |             |
|               out_pulse    |   Local  |    1   |  0.000     |  0.573      |
+----------------------------+----------+--------+------------+-------------+
|XLXI_104/XLXI_2/XLXI_18/    |          |        |            |             |
|               out_pulse    |   Local  |    1   |  0.000     |  0.583      |
+----------------------------+----------+--------+------------+-------------+
|XLXI_104/XLXI_5/XLXI_18/    |          |        |            |             |
|               out_pulse    |   Local  |    1   |  0.000     |  0.587      |
+----------------------------+----------+--------+------------+-------------+
|          clk25mhz          |   Local  |   72   |  1.855     |  4.894      |
+----------------------------+----------+--------+------------+-------------+
|    XLXI_111_cstate_FFd3    |   Local  |    4   |  0.058     |  3.096      |
+----------------------------+----------+--------+------------+-------------+
|    XLXI_111_cstate_FFd6    |   Local  |    2   |  0.000     |  1.201      |
+----------------------------+----------+--------+------------+-------------+
|   XLXI_113_startbitsync    |   Local  |    1   |  0.000     |  0.573      |
+----------------------------+----------+--------+------------+-------------+

Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 9 secs 
Total CPU time to PAR completion: 8 secs 

Peak Memory Usage:  68 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.

Writing design to file chrono48_stop3.ncd.


PAR done.
Completed process "Place & Route".


Started process "Generate Post-Place & Route Static Timing".


Analysis completed Wed Jul 16 12:45:27 2014
--------------------------------------------------------------------------------

Generating Report ...

Completed process "Generate Post-Place & Route Static Timing".

Place & Route Module chrono48_stop3 . . .
PAR command line: par -w -intstyle ise -ol std -t 1 chrono48_stop3_map.ncd chrono48_stop3.ncd chrono48_stop3.pcf
PAR completed successfully




Started process "Generate Programming File".

Completed process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------


Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd d:\tdc48stop_20140630n/_ngo -uc
chrono48_stop.ucf -p xc2s200-pq208-6 chrono48_stop3.ngc chrono48_stop3.ngd 

Reading NGO file "D:/TDC48Stop_20140630N/chrono48_stop3.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "chrono48_stop.ucf" ...

Checking timing specifications ...
Checking expanded design ...
WARNING:NgdBuild:454 - logical net 'XLXI_103/ovf24_intr' has no load
WARNING:NgdBuild:454 - logical net 'XLXI_103/XLXI_13_XLXI_1/CO' has no load
WARNING:NgdBuild:479 - The input pad net 'teststop' is driving one or more clock
   loads that should only use a dedicated clock buffer. This could result in
   large clock skews on this net. Check whether the correct type of BUF is being
   used to drive the clock buffer.

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   3

Total memory usage is 41036 kilobytes

Writing NGD file "chrono48_stop3.ngd" ...

Writing NGDBUILD log file "chrono48_stop3.bld"...

NGDBUILD done.
Completed process "Translate".



Started process "Map".

Using target part "2s200pq208-6".
Removing unused or disabled logic...
Running cover...
Running directed packing...
ERROR:Pack:1107 - Unable to combine the following symbols into a single IOB
   component:
   	PAD symbol "dev_addr<2>" (Pad Signal = dev_addr<2>)
   	BUF symbol "dev_addr_2_IBUF" (Output Signal = dev_addr_2_IBUF)
   Each of the following constraints specifies an illegal physical site for a
   component of type IOB:
   	Symbol "dev_addr<2>" (LOC=P182)
   Please correct the constraints accordingly.

Mapping completed.
See MAP report file "chrono48_stop3_map.mrp" for details.
Problem encountered during the packing phase.

Design Summary
--------------
Number of errors   :   1
Number of warnings :  48
ERROR: MAP failed
Process "Map" did not complete.

Mapping Module chrono48_stop3 . . .
MAP command line:
map -intstyle ise -p xc2s200-pq208-6 -cm area -pr b -k 4 -c 100 -tx on -o chrono48_stop3_map.ncd chrono48_stop3.ngd chrono48_stop3.pcf
Mapping Module chrono48_stop3: failed


Project Navigator Auto-Make Log File
-------------------------------------


Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling source file "clk_mul.vf"
Module <clk_mul> compiled
Compiling source file "router.v"
Module <router> compiled
Compiling source file "gen_sel_signals.v"
Module <gen_sel_signals> compiled
Compiling source file "fpga_addr_out.v"
Module <fpga_addr_out> compiled
Compiling source file "DAC.v"
Module <DAC> compiled
Compiling source file "priority_encoder.v"
Module <priority_encoder> compiled
Compiling source file "myfd8ce.vf"
Module <myfd8ce> compiled
Compiling source file "DFF_26bits.vf"
Module <dff_26bits> compiled
Compiling source file "cntr_registers.vf"
Module <cntr_registers> compiled
Compiling source file "cntr_reg_interface.v"
Module <cntr_reg_interface> compiled
Compiling source file "cc8ce1.vf"
Module <cc8ce1> compiled
Compiling source file "cc24ce.vf"
Module <cc24ce> compiled
Compiling source file "counter32bit.vf"
Module <counter32bit> compiled
Compiling source file "MainCount4Channel.vf"
Module <maincount4channel> compiled
Compiling source file "synclogic.vf"
Module <synclogic> compiled
Compiling source file "sel_vernier.v"
Module <sel_vernier> compiled
Compiling source file "andline8.vf"
Module <andline8> compiled
Compiling source file "andline16.vf"
Module <andline16> compiled
Compiling source file "andline40.vf"
Module <andline40> compiled
Compiling source file "ildceline8.vf"
Module <ildceline8> compiled
Compiling source file "ildceline16.vf"
Module <ildceline16> compiled
Compiling source file "ildceline40.vf"
Module <ildceline40> compiled
Compiling source file "xorcy_dline8.vf"
Module <xorcy_dline8> compiled
Compiling source file "xorcy_dline16.vf"
Module <xorcy_dline16> compiled
Compiling source file "xorcy_dline40.vf"
Module <xorcy_dline40> compiled
Compiling source file "vernier_40_gates.vf"
Module <vernier_40_gates> compiled
Compiling source file "stop_channel.vf"
Module <stop_channel> compiled
Compiling source file "four_stop_channels.vf"
Module <four_stop_channels> compiled
Compiling source file "inst_decoder.v"
Compiling source file "uart_baud.v"
Module <inst_decoder> compiled
Module <uart_baud> compiled
Compiling source file "uart_rx.v"
Module <uart_rx> compiled
Compiling source file "uart_tx.v"
Module <uart_tx> compiled
Compiling source file "start_channel.vf"
Module <start_channel> compiled
Compiling source file "Chrono48_stop3.vf"
Module <chrono48_stop3> compiled
No errors in compilation
Analysis of file <chrono48_stop3.prj> succeeded.
 

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <chrono48_stop3>.
Module <chrono48_stop3> is correct for synthesis.
 
    Set user-defined property "RLOC_ORIGIN =  R5C26" for instance <XLXI_103> in unit <chrono48_stop3>.
    Set user-defined property "RLOC_ORIGIN =  R8C3" for instance <XLXI_104> in unit <chrono48_stop3>.
    Set user-defined property "RLOC_ORIGIN =  R27C7" for instance <XLXI_131> in unit <chrono48_stop3>.
Analyzing module <clk_mul>.
Module <clk_mul> is correct for synthesis.
 
    Set user-defined property "LOC =  dll0" for instance <XLXI_1> in unit <clk_mul>.
    Set user-defined property "CLKDV_DIVIDE =  16.000000" for instance <XLXI_1> in unit <clk_mul>.
    Set user-defined property "DUTY_CYCLE_CORRECTION =  true" for instance <XLXI_1> in unit <clk_mul>.
    Set user-defined property "LOC =  dll1" for instance <XLXI_2> in unit <clk_mul>.
    Set user-defined property "CLKDV_DIVIDE =  16.000000" for instance <XLXI_2> in unit <clk_mul>.
    Set user-defined property "DUTY_CYCLE_CORRECTION =  true" for instance <XLXI_2> in unit <clk_mul>.
    Set user-defined property "LOC =  gclkbuf0" for instance <XLXI_4> in unit <clk_mul>.
    Set user-defined property "LOC =  gclkbuf1" for instance <XLXI_5> in unit <clk_mul>.
Analyzing module <CLKDLL>.
Analyzing module <IBUFG>.
Analyzing module <BUFG>.
Analyzing module <INV>.
Analyzing module <IBUF>.
Analyzing module <OBUF_F_24>.
Analyzing module <router>.
Module <router> is correct for synthesis.
 
Analyzing module <gen_sel_signals>.
Module <gen_sel_signals> is correct for synthesis.
 
Analyzing module <fpga_addr_out>.
Module <fpga_addr_out> is correct for synthesis.
 
Analyzing module <DAC>.
Module <DAC> is correct for synthesis.
 
Analyzing module <priority_encoder>.
Module <priority_encoder> is correct for synthesis.
 
Analyzing module <maincount4channel>.
Module <maincount4channel> is correct for synthesis.
 
    Set user-defined property "RLOC =  R5C3" for instance <XLXI_11> in unit <maincount4channel>.
Analyzing module <cntr_registers>.
Module <cntr_registers> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0" for instance <XLXI_37> in unit <cntr_registers>.
    Set user-defined property "RLOC =  R1C0" for instance <XLXI_38> in unit <cntr_registers>.
    Set user-defined property "RLOC =  R2C0" for instance <XLXI_39> in unit <cntr_registers>.
    Set user-defined property "RLOC =  R3C0" for instance <XLXI_40> in unit <cntr_registers>.
Analyzing module <dff_26bits>.
Module <dff_26bits> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C4" for instance <XLXI_5> in unit <dff_26bits>.
    Set user-defined property "RLOC =  R0C8" for instance <XLXI_6> in unit <dff_26bits>.
    Set user-defined property "RLOC =  R0C12.S1" for instance <XLXI_7> in unit <dff_26bits>.
    Set user-defined property "INIT =  0" for instance <XLXI_7> in unit <dff_26bits>.
    Set user-defined property "RLOC =  R0C12.S0" for instance <XLXI_8> in unit <dff_26bits>.
    Set user-defined property "INIT =  0" for instance <XLXI_8> in unit <dff_26bits>.
    Set user-defined property "RLOC =  R0C0" for instance <XLXI_9> in unit <dff_26bits>.
    Set user-defined property "RLOC =  R0C13.S1" for instance <XLXI_10> in unit <dff_26bits>.
    Set user-defined property "INIT =  0" for instance <XLXI_10> in unit <dff_26bits>.
Analyzing module <myfd8ce>.
Module <myfd8ce> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0.S1" for instance <I_Q0> in unit <myfd8ce>.
    Set user-defined property "INIT =  0" for instance <I_Q0> in unit <myfd8ce>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <I_Q1> in unit <myfd8ce>.
    Set user-defined property "INIT =  0" for instance <I_Q1> in unit <myfd8ce>.
    Set user-defined property "RLOC =  R0C1.S1" for instance <I_Q2> in unit <myfd8ce>.
    Set user-defined property "INIT =  0" for instance <I_Q2> in unit <myfd8ce>.
    Set user-defined property "RLOC =  R0C1.S0" for instance <I_Q3> in unit <myfd8ce>.
    Set user-defined property "INIT =  0" for instance <I_Q3> in unit <myfd8ce>.
    Set user-defined property "RLOC =  R0C2.S1" for instance <I_Q4> in unit <myfd8ce>.
    Set user-defined property "INIT =  0" for instance <I_Q4> in unit <myfd8ce>.
    Set user-defined property "RLOC =  R0C2.S0" for instance <I_Q5> in unit <myfd8ce>.
    Set user-defined property "INIT =  0" for instance <I_Q5> in unit <myfd8ce>.
    Set user-defined property "RLOC =  R0C3.S1" for instance <I_Q6> in unit <myfd8ce>.
    Set user-defined property "INIT =  0" for instance <I_Q6> in unit <myfd8ce>.
    Set user-defined property "RLOC =  R0C3.S0" for instance <I_Q7> in unit <myfd8ce>.
    Set user-defined property "INIT =  0" for instance <I_Q7> in unit <myfd8ce>.
Analyzing module <FDCE>.
Analyzing module <cntr_reg_interface>.
Module <cntr_reg_interface> is correct for synthesis.
 
Analyzing module <counter32bit>.
Module <counter32bit> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0" for instance <XLXI_1> in unit <counter32bit>.
    Set user-defined property "INIT =  0" for instance <XLXI_5> in unit <counter32bit>.
    Set user-defined property "INIT =  0" for instance <XLXI_9> in unit <counter32bit>.
Analyzing module <cc24ce>.
Module <cc24ce> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0" for instance <XLXI_2> in unit <cc24ce>.
    Set user-defined property "RLOC =  R4C0" for instance <XLXI_3> in unit <cc24ce>.
    Set user-defined property "RLOC =  R8C0" for instance <XLXI_4> in unit <cc24ce>.
    Set user-defined property "RLOC =  R12C0" for instance <XLXI_7> in unit <cc24ce>.
Analyzing module <cc8ce1>.
Module <cc8ce1> is correct for synthesis.
 
    Set user-defined property "RLOC =  R3C0.S0" for instance <I_36_4> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R3C0.S0" for instance <I_36_26> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R3C0.S0" for instance <I_36_35> in unit <cc8ce1>.
    Set user-defined property "INIT =  0" for instance <I_36_35> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R3C0.S0" for instance <I_36_36> in unit <cc8ce1>.
    Set user-defined property "INIT =  0" for instance <I_36_36> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R2C0.S0" for instance <I_36_224> in unit <cc8ce1>.
    Set user-defined property "INIT =  0" for instance <I_36_224> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R2C0.S0" for instance <I_36_233> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R2C0.S0" for instance <I_36_237> in unit <cc8ce1>.
    Set user-defined property "INIT =  0" for instance <I_36_237> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R2C0.S0" for instance <I_36_246> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R1C0.S0" for instance <I_36_250> in unit <cc8ce1>.
    Set user-defined property "INIT =  0" for instance <I_36_250> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R1C0.S0" for instance <I_36_259> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R1C0.S0" for instance <I_36_263> in unit <cc8ce1>.
    Set user-defined property "INIT =  0" for instance <I_36_263> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R1C0.S0" for instance <I_36_272> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <I_36_276> in unit <cc8ce1>.
    Set user-defined property "INIT =  0" for instance <I_36_276> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <I_36_285> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <I_36_289> in unit <cc8ce1>.
    Set user-defined property "INIT =  0" for instance <I_36_289> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <I_36_298> in unit <cc8ce1>.
Analyzing module <MUXCY_L>.
Analyzing module <XORCY>.
Analyzing module <MUXCY>.
Analyzing module <AND2B1>.
Analyzing module <VCC>.
Analyzing module <four_stop_channels>.
Module <four_stop_channels> is correct for synthesis.
 
    Set user-defined property "RLOC =  R14C0" for instance <XLXI_2> in unit <four_stop_channels>.
    Set user-defined property "RLOC =  R12C0" for instance <XLXI_3> in unit <four_stop_channels>.
    Set user-defined property "RLOC =  R10C0" for instance <XLXI_4> in unit <four_stop_channels>.
    Set user-defined property "RLOC =  R8C0" for instance <XLXI_5> in unit <four_stop_channels>.
Analyzing module <stop_channel>.
Module <stop_channel> is correct for synthesis.
 
    Set user-defined property "INIT =  0" for instance <XLXI_17> in unit <stop_channel>.
    Set user-defined property "RLOC =  R1C0" for instance <XLXI_18> in unit <stop_channel>.
    Set user-defined property "RLOC =  R0C1" for instance <XLXI_19> in unit <stop_channel>.
Analyzing module <XOR2>.
Analyzing module <AND2>.
Analyzing module <FDC>.
Analyzing module <synclogic>.
Module <synclogic> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0.S0" for instance <ff_clksyn> in unit <synclogic>.
    Set user-defined property "INIT =  0" for instance <ff_clksyn> in unit <synclogic>.
    Set user-defined property "RLOC =  R0C0.S1" for instance <XLXI_4> in unit <synclogic>.
    Set user-defined property "INIT =  0" for instance <XLXI_4> in unit <synclogic>.
    Set user-defined property "RLOC =  R0C0.S1" for instance <XLXI_6> in unit <synclogic>.
Analyzing module <OR2>.
Analyzing module <FMAP>.
Analyzing module <vernier_40_gates>.
Module <vernier_40_gates> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0" for instance <XLXI_2> in unit <vernier_40_gates>.
    Set user-defined property "RLOC =  R1C0" for instance <XLXI_3> in unit <vernier_40_gates>.
    Set user-defined property "RLOC =  R1C0" for instance <XLXI_4> in unit <vernier_40_gates>.
Analyzing module <sel_vernier>.
Module <sel_vernier> is correct for synthesis.
 
Analyzing module <andline40>.
Module <andline40> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C16" for instance <XLXI_1> in unit <andline40>.
    Set user-defined property "RLOC =  R0C8" for instance <XLXI_2> in unit <andline40>.
    Set user-defined property "RLOC =  R0C0" for instance <XLXI_3> in unit <andline40>.
Analyzing module <andline8>.
Module <andline8> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0.S1" for instance <and_0> in unit <andline8>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <and_1> in unit <andline8>.
    Set user-defined property "RLOC =  R0C1.S1" for instance <and_2> in unit <andline8>.
    Set user-defined property "RLOC =  R0C1.S0" for instance <and_3> in unit <andline8>.
    Set user-defined property "RLOC =  R0C2.S1" for instance <and_4> in unit <andline8>.
    Set user-defined property "RLOC =  R0C2.S0" for instance <and_5> in unit <andline8>.
    Set user-defined property "RLOC =  R0C3.S1" for instance <and_6> in unit <andline8>.
    Set user-defined property "RLOC =  R0C3.S0" for instance <and_7> in unit <andline8>.
Analyzing module <MULT_AND>.
Analyzing module <andline16>.
Module <andline16> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0.S1" for instance <and_0> in unit <andline16>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <and_1> in unit <andline16>.
    Set user-defined property "RLOC =  R0C1.S1" for instance <and_2> in unit <andline16>.
    Set user-defined property "RLOC =  R0C1.S0" for instance <and_3> in unit <andline16>.
    Set user-defined property "RLOC =  R0C2.S1" for instance <and_4> in unit <andline16>.
    Set user-defined property "RLOC =  R0C2.S0" for instance <and_5> in unit <andline16>.
    Set user-defined property "RLOC =  R0C3.S1" for instance <and_6> in unit <andline16>.
    Set user-defined property "RLOC =  R0C3.S0" for instance <and_7> in unit <andline16>.
    Set user-defined property "RLOC =  R0C4.S1" for instance <and_8> in unit <andline16>.
    Set user-defined property "RLOC =  R0C4.S0" for instance <and_9> in unit <andline16>.
    Set user-defined property "RLOC =  R0C5.S1" for instance <and_10> in unit <andline16>.
    Set user-defined property "RLOC =  R0C5.S0" for instance <and_11> in unit <andline16>.
    Set user-defined property "RLOC =  R0C6.S1" for instance <and_12> in unit <andline16>.
    Set user-defined property "RLOC =  R0C6.S0" for instance <and_13> in unit <andline16>.
    Set user-defined property "RLOC =  R0C7.S1" for instance <and_14> in unit <andline16>.
    Set user-defined property "RLOC =  R0C7.S0" for instance <and_15> in unit <andline16>.
Analyzing module <ildceline40>.
Module <ildceline40> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C16" for instance <XLXI_4> in unit <ildceline40>.
    Set user-defined property "RLOC =  R0C8" for instance <XLXI_5> in unit <ildceline40>.
    Set user-defined property "RLOC =  R0C0" for instance <XLXI_6> in unit <ildceline40>.
Analyzing module <ildceline8>.
Module <ildceline8> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0.S1" for instance <latch_0> in unit <ildceline8>.
    Set user-defined property "INIT =  0" for instance <latch_0> in unit <ildceline8>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <latch_1> in unit <ildceline8>.
    Set user-defined property "INIT =  0" for instance <latch_1> in unit <ildceline8>.
    Set user-defined property "RLOC =  R0C1.S1" for instance <latch_2> in unit <ildceline8>.
    Set user-defined property "INIT =  0" for instance <latch_2> in unit <ildceline8>.
    Set user-defined property "RLOC =  R0C1.S0" for instance <latch_3> in unit <ildceline8>.
    Set user-defined property "INIT =  0" for instance <latch_3> in unit <ildceline8>.
    Set user-defined property "RLOC =  R0C2.S1" for instance <latch_4> in unit <ildceline8>.
    Set user-defined property "INIT =  0" for instance <latch_4> in unit <ildceline8>.
    Set user-defined property "RLOC =  R0C2.S0" for instance <latch_5> in unit <ildceline8>.
    Set user-defined property "INIT =  0" for instance <latch_5> in unit <ildceline8>.
    Set user-defined property "RLOC =  R0C3.S1" for instance <latch_6> in unit <ildceline8>.
    Set user-defined property "INIT =  0" for instance <latch_6> in unit <ildceline8>.
    Set user-defined property "RLOC =  R0C3.S0" for instance <latch_7> in unit <ildceline8>.
    Set user-defined property "INIT =  0" for instance <latch_7> in unit <ildceline8>.
Analyzing module <LDCE_1>.
Analyzing module <ildceline16>.
Module <ildceline16> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0.S1" for instance <latch_0> in unit <ildceline16>.
    Set user-defined property "INIT =  0" for instance <latch_0> in unit <ildceline16>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <latch_1> in unit <ildceline16>.
    Set user-defined property "INIT =  0" for instance <latch_1> in unit <ildceline16>.
    Set user-defined property "RLOC =  R0C1.S1" for instance <latch_2> in unit <ildceline16>.
    Set user-defined property "INIT =  0" for instance <latch_2> in unit <ildceline16>.
    Set user-defined property "RLOC =  R0C1.S0" for instance <latch_3> in unit <ildceline16>.
    Set user-defined property "INIT =  0" for instance <latch_3> in unit <ildceline16>.
    Set user-defined property "RLOC =  R0C2.S1" for instance <latch_4> in unit <ildceline16>.
    Set user-defined property "INIT =  0" for instance <latch_4> in unit <ildceline16>.
    Set user-defined property "RLOC =  R0C2.S0" for instance <latch_5> in unit <ildceline16>.
    Set user-defined property "INIT =  0" for instance <latch_5> in unit <ildceline16>.
    Set user-defined property "RLOC =  R0C3.S1" for instance <latch_6> in unit <ildceline16>.
    Set user-defined property "INIT =  0" for instance <latch_6> in unit <ildceline16>.
    Set user-defined property "RLOC =  R0C3.S0" for instance <latch_7> in unit <ildceline16>.
    Set user-defined property "INIT =  0" for instance <latch_7> in unit <ildceline16>.
    Set user-defined property "RLOC =  R0C4.S1" for instance <latch_8> in unit <ildceline16>.
    Set user-defined property "INIT =  0" for instance <latch_8> in unit <ildceline16>.
    Set user-defined property "RLOC =  R0C4.S0" for instance <latch_9> in unit <ildceline16>.
    Set user-defined property "INIT =  0" for instance <latch_9> in unit <ildceline16>.
    Set user-defined property "RLOC =  R0C5.S1" for instance <latch_10> in unit <ildceline16>.
    Set user-defined property "INIT =  0" for instance <latch_10> in unit <ildceline16>.
    Set user-defined property "RLOC =  R0C5.S0" for instance <latch_11> in unit <ildceline16>.
    Set user-defined property "INIT =  0" for instance <latch_11> in unit <ildceline16>.
    Set user-defined property "RLOC =  R0C6.S1" for instance <latch_12> in unit <ildceline16>.
    Set user-defined property "INIT =  0" for instance <latch_12> in unit <ildceline16>.
    Set user-defined property "RLOC =  R0C6.S0" for instance <latch_13> in unit <ildceline16>.
    Set user-defined property "INIT =  0" for instance <latch_13> in unit <ildceline16>.
    Set user-defined property "RLOC =  R0C7.S1" for instance <latch_14> in unit <ildceline16>.
    Set user-defined property "INIT =  0" for instance <latch_14> in unit <ildceline16>.
    Set user-defined property "RLOC =  R0C7.S0" for instance <latch_15> in unit <ildceline16>.
    Set user-defined property "INIT =  0" for instance <latch_15> in unit <ildceline16>.
Analyzing module <xorcy_dline40>.
Module <xorcy_dline40> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0.S1" for instance <XLXI_3> in unit <xorcy_dline40>.
    Set user-defined property "RLOC =  R0C16" for instance <XLXI_4> in unit <xorcy_dline40>.
    Set user-defined property "RLOC =  R0C8" for instance <XLXI_5> in unit <xorcy_dline40>.
    Set user-defined property "RLOC =  R0C0" for instance <XLXI_6> in unit <xorcy_dline40>.
Analyzing module <xorcy_dline8>.
Module <xorcy_dline8> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0.S1" for instance <xor_0> in unit <xorcy_dline8>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <xor_1> in unit <xorcy_dline8>.
    Set user-defined property "RLOC =  R0C1.S1" for instance <xor_2> in unit <xorcy_dline8>.
    Set user-defined property "RLOC =  R0C1.S0" for instance <xor_3> in unit <xorcy_dline8>.
    Set user-defined property "RLOC =  R0C2.S1" for instance <xor_4> in unit <xorcy_dline8>.
    Set user-defined property "RLOC =  R0C2.S0" for instance <xor_5> in unit <xorcy_dline8>.
    Set user-defined property "RLOC =  R0C3.S1" for instance <xor_6> in unit <xorcy_dline8>.
    Set user-defined property "RLOC =  R0C3.S0" for instance <xor_7> in unit <xorcy_dline8>.
Analyzing module <XORCY_D>.
Analyzing module <xorcy_dline16>.
Module <xorcy_dline16> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0.S1" for instance <xor_0> in unit <xorcy_dline16>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <xor_1> in unit <xorcy_dline16>.
    Set user-defined property "RLOC =  R0C1.S1" for instance <xor_2> in unit <xorcy_dline16>.
    Set user-defined property "RLOC =  R0C1.S0" for instance <xor_3> in unit <xorcy_dline16>.
    Set user-defined property "RLOC =  R0C2.S1" for instance <xor_4> in unit <xorcy_dline16>.
    Set user-defined property "RLOC =  R0C2.S0" for instance <xor_5> in unit <xorcy_dline16>.
    Set user-defined property "RLOC =  R0C3.S1" for instance <xor_6> in unit <xorcy_dline16>.
    Set user-defined property "RLOC =  R0C3.S0" for instance <xor_7> in unit <xorcy_dline16>.
    Set user-defined property "RLOC =  R0C4.S1" for instance <xor_8> in unit <xorcy_dline16>.
    Set user-defined property "RLOC =  R0C4.S0" for instance <xor_9> in unit <xorcy_dline16>.
    Set user-defined property "RLOC =  R0C5.S1" for instance <xor_10> in unit <xorcy_dline16>.
    Set user-defined property "RLOC =  R0C5.S0" for instance <xor_11> in unit <xorcy_dline16>.
    Set user-defined property "RLOC =  R0C6.S1" for instance <xor_12> in unit <xorcy_dline16>.
    Set user-defined property "RLOC =  R0C6.S0" for instance <xor_13> in unit <xorcy_dline16>.
    Set user-defined property "RLOC =  R0C7.S1" for instance <xor_14> in unit <xorcy_dline16>.
    Set user-defined property "RLOC =  R0C7.S0" for instance <xor_15> in unit <xorcy_dline16>.
Analyzing module <inst_decoder>.
Module <inst_decoder> is correct for synthesis.
 
Analyzing module <uart_baud>.
Module <uart_baud> is correct for synthesis.
 
Analyzing module <uart_rx>.
Module <uart_rx> is correct for synthesis.
 
Analyzing module <uart_tx>.
Module <uart_tx> is correct for synthesis.
 
Analyzing module <GND>.
Analyzing module <start_channel>.
Module <start_channel> is correct for synthesis.
 
    Set user-defined property "RLOC =  R1C0" for instance <XLXI_4> in unit <start_channel>.
    Set user-defined property "RLOC =  R0C2" for instance <XLXI_5> in unit <start_channel>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <xorcy_dline16>.
    Related source file is xorcy_dline16.vf.
Unit <xorcy_dline16> synthesized.


Synthesizing Unit <xorcy_dline8>.
    Related source file is xorcy_dline8.vf.
Unit <xorcy_dline8> synthesized.


Synthesizing Unit <ildceline16>.
    Related source file is ildceline16.vf.
Unit <ildceline16> synthesized.


Synthesizing Unit <ildceline8>.
    Related source file is ildceline8.vf.
Unit <ildceline8> synthesized.


Synthesizing Unit <andline16>.
    Related source file is andline16.vf.
Unit <andline16> synthesized.


Synthesizing Unit <andline8>.
    Related source file is andline8.vf.
Unit <andline8> synthesized.


Synthesizing Unit <xorcy_dline40>.
    Related source file is xorcy_dline40.vf.
Unit <xorcy_dline40> synthesized.


Synthesizing Unit <ildceline40>.
    Related source file is ildceline40.vf.
Unit <ildceline40> synthesized.


Synthesizing Unit <andline40>.
    Related source file is andline40.vf.
Unit <andline40> synthesized.


Synthesizing Unit <sel_vernier>.
    Related source file is sel_vernier.v.
    Found 40-bit tristate buffer for signal <Vout>.
    Summary:
	inferred  40 Tristate(s).
Unit <sel_vernier> synthesized.


Synthesizing Unit <vernier_40_gates>.
    Related source file is vernier_40_gates.vf.
Unit <vernier_40_gates> synthesized.


Synthesizing Unit <synclogic>.
    Related source file is synclogic.vf.
Unit <synclogic> synthesized.


Synthesizing Unit <stop_channel>.
    Related source file is stop_channel.vf.
Unit <stop_channel> synthesized.


Synthesizing Unit <cc8ce1>.
    Related source file is cc8ce1.vf.
Unit <cc8ce1> synthesized.


Synthesizing Unit <cc24ce>.
    Related source file is cc24ce.vf.
WARNING:Xst:646 - Signal <ovf26> is assigned but never used.
Unit <cc24ce> synthesized.


Synthesizing Unit <myfd8ce>.
    Related source file is myfd8ce.vf.
Unit <myfd8ce> synthesized.


Synthesizing Unit <dff_26bits>.
    Related source file is DFF_26bits.vf.
Unit <dff_26bits> synthesized.


Synthesizing Unit <counter32bit>.
    Related source file is counter32bit.vf.
Unit <counter32bit> synthesized.


Synthesizing Unit <cntr_reg_interface>.
    Related source file is cntr_reg_interface.v.
    Found 8-bit tristate buffer for signal <cntr4_in_byte>.
    Found 8-bit tristate buffer for signal <cntr3_in_byte>.
    Found 8-bit tristate buffer for signal <cntr2_in_byte>.
    Found 8-bit tristate buffer for signal <cntr1_in_byte>.
    Summary:
	inferred 128 Tristate(s).
Unit <cntr_reg_interface> synthesized.


Synthesizing Unit <cntr_registers>.
    Related source file is cntr_registers.vf.
Unit <cntr_registers> synthesized.


Synthesizing Unit <start_channel>.
    Related source file is start_channel.vf.
Unit <start_channel> synthesized.


Synthesizing Unit <uart_tx>.
    Related source file is uart_tx.v.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 6                                              |
    | Inputs             | 2                                              |
    | Outputs            | 2                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | 0001                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 9-bit register for signal <data_buf>.
    Found 8-bit register for signal <datareg>.
    Found 1-bit register for signal <din_rdyreg>.
    Found 4-bit up counter for signal <sample_count>.
    Found 4-bit up counter for signal <shift_count>.
    Found 9 1-bit 2-to-1 multiplexers.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   2 Counter(s).
	inferred  18 D-type flip-flop(s).
	inferred   9 Multiplexer(s).
Unit <uart_tx> synthesized.


Synthesizing Unit <uart_rx>.
    Related source file is uart_rx.v.
WARNING:Xst:646 - Signal <dout_byte_temp<0>> is assigned but never used.
    Found finite state machine <FSM_1> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 10                                             |
    | Inputs             | 4                                              |
    | Outputs            | 2                                              |
    | Clock              | clk (rising_edge)                              |
    | Clock enable       | enable (positive)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00001                                          |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit register for signal <dout_byte>.
    Found 4-bit up counter for signal <bit_count>.
    Found 10-bit register for signal <dout_byte_temp>.
    Found 4-bit up counter for signal <sample_count>.
    Found 3-bit register for signal <ser_in_reg>.
    Found 1-bit register for signal <start>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   2 Counter(s).
	inferred  22 D-type flip-flop(s).
Unit <uart_rx> synthesized.


Synthesizing Unit <uart_baud>.
    Related source file is uart_baud.v.
    Found 8-bit up counter for signal <cnt1>.
    Summary:
	inferred   1 Counter(s).
Unit <uart_baud> synthesized.


Synthesizing Unit <inst_decoder>.
    Related source file is inst_decoder.v.
WARNING:Xst:646 - Signal <data_reg<5>> is assigned but never used.
WARNING:Xst:646 - Signal <shift<5>> is assigned but never used.
    Found finite state machine <FSM_2> for signal <cstate>.
    -----------------------------------------------------------------------
    | States             | 11                                             |
    | Transitions        | 20                                             |
    | Inputs             | 9                                              |
    | Outputs            | 8                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | res (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00000000001                                    |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 5-bit register for signal <pkt_addr>.
    Found 4-bit comparator equal for signal <$n0025> created at line 209.
    Found 8-bit register for signal <data_reg>.
    Found 4-bit register for signal <dev_addr_reg>.
    Found 6-bit register for signal <shift>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  23 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <inst_decoder> synthesized.


Synthesizing Unit <four_stop_channels>.
    Related source file is four_stop_channels.vf.
Unit <four_stop_channels> synthesized.


Synthesizing Unit <maincount4channel>.
    Related source file is MainCount4Channel.vf.
WARNING:Xst:646 - Signal <Q<31:27>> is assigned but never used.
Unit <maincount4channel> synthesized.


Synthesizing Unit <priority_encoder>.
    Related source file is priority_encoder.v.
    Found 8-bit tristate buffer for signal <dataOutz>.
    Summary:
	inferred   8 Tristate(s).
Unit <priority_encoder> synthesized.


Synthesizing Unit <DAC>.
    Related source file is DAC.v.
    Found 16x8-bit ROM for signal <dacinreg>.
    Found 8-bit tristate buffer for signal <dac_val>.
    Found 8-bit adder carry out for signal <$n0002>.
    Found 8-bit register for signal <Accum>.
    Found 4-bit up counter for signal <DACaddr>.
    Summary:
	inferred   1 ROM(s).
	inferred   1 Counter(s).
	inferred   8 D-type flip-flop(s).
	inferred   1 Adder/Subtracter(s).
	inferred   8 Tristate(s).
Unit <DAC> synthesized.


Synthesizing Unit <fpga_addr_out>.
    Related source file is fpga_addr_out.v.
    Found 8-bit tristate buffer for signal <dout>.
    Summary:
	inferred   8 Tristate(s).
Unit <fpga_addr_out> synthesized.


Synthesizing Unit <gen_sel_signals>.
    Related source file is gen_sel_signals.v.
WARNING:Xst:646 - Signal <sel_out<31:24>> is assigned but never used.
    Found 32x32-bit ROM for signal <sel_out>.
    Summary:
	inferred   1 ROM(s).
Unit <gen_sel_signals> synthesized.


Synthesizing Unit <router>.
    Related source file is router.v.
    Found 1-bit tristate buffer for signal <tx_uc>.
    Summary:
	inferred   1 Tristate(s).
Unit <router> synthesized.


Synthesizing Unit <clk_mul>.
    Related source file is clk_mul.vf.
Unit <clk_mul> synthesized.


Synthesizing Unit <chrono48_stop3>.
    Related source file is Chrono48_stop3.vf.
WARNING:Xst:646 - Signal <start_sync> is assigned but never used.
WARNING:Xst:646 - Signal <XLXN_111> is assigned but never used.
WARNING:Xst:653 - Signal <XLXN_180> is used but never assigned. Tied to value 0.
WARNING:Xst:646 - Signal <uart_rdy> is assigned but never used.
WARNING:Xst:646 - Signal <cmd_rst_test> is assigned but never used.
WARNING:Xst:646 - Signal <intr> is assigned but never used.
Unit <chrono48_stop3> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# FSMs                             : 3
# ROMs                             : 2
  16x8-bit ROM                     : 1
  32x32-bit ROM                    : 1
# Registers                        : 28
  1-bit register                   : 21
  5-bit register                   : 1
  8-bit register                   : 4
  9-bit register                   : 1
  4-bit register                   : 1
# Counters                         : 6
  4-bit up counter                 : 5
  8-bit up counter                 : 1
# Multiplexers                     : 1
  2-to-1 multiplexer               : 1
# Tristates                        : 25
  1-bit tristate buffer            : 1
  40-bit tristate buffer           : 5
  8-bit tristate buffer            : 19
# Adders/Subtractors               : 1
  8-bit adder carry out            : 1
# Comparators                      : 1
  4-bit comparator equal           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Selecting encoding for FSM_2 ...
Optimizing FSM <FSM_2> on signal <cstate> with one-hot encoding.
Selecting encoding for FSM_1 ...
Optimizing FSM <FSM_1> on signal <state> with one-hot encoding.
Selecting encoding for FSM_0 ...
Optimizing FSM <FSM_0> on signal <state> with one-hot encoding.

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1291 - FF/Latch <data_reg_5> is unconnected in block <inst_decoder>.
WARNING:Xst:1291 - FF/Latch <dout_byte_5> is unconnected in block <XLXI_113>.

Optimizing unit <chrono48_stop3> ...

Optimizing unit <DAC> ...

Optimizing unit <priority_encoder> ...

Optimizing unit <inst_decoder> ...

Optimizing unit <uart_baud> ...

Optimizing unit <uart_rx> ...

Optimizing unit <cntr_reg_interface> ...

Optimizing unit <myfd8ce> ...

Optimizing unit <cc8ce1> ...

Optimizing unit <synclogic> ...

Optimizing unit <sel_vernier> ...

Optimizing unit <andline8> ...

Optimizing unit <andline16> ...

Optimizing unit <ildceline8> ...

Optimizing unit <ildceline16> ...

Optimizing unit <xorcy_dline8> ...

Optimizing unit <xorcy_dline16> ...

Optimizing unit <dff_26bits> ...

Optimizing unit <cc24ce> ...

Optimizing unit <andline40> ...

Optimizing unit <ildceline40> ...

Optimizing unit <xorcy_dline40> ...

Optimizing unit <uart_tx> ...

Optimizing unit <cntr_registers> ...

Optimizing unit <counter32bit> ...

Optimizing unit <vernier_40_gates> ...

Optimizing unit <maincount4channel> ...

Optimizing unit <start_channel> ...

Optimizing unit <stop_channel> ...

Optimizing unit <four_stop_channels> ...
Loading device for application Xst from file 'v200.nph' in environment C:/Xilinx.

Mapping all equations...
WARNING:Xst:1291 - FF/Latch <XLXI_113_dout_byte_5> is unconnected in block <chrono48_stop3>.
Building and optimizing final netlist ...
WARNING:Xst:1291 - FF/Latch <XLXI_100_Accum_0> is unconnected in block <chrono48_stop3>.
Found area constraint ratio of 100 (+ 5) on block chrono48_stop3, actual ratio is 24.
FlipFlop XLXI_111_pkt_addr_3 has been replicated 1 time(s)
FlipFlop XLXI_111_pkt_addr_2 has been replicated 1 time(s)
FlipFlop XLXI_111_pkt_addr_0 has been replicated 1 time(s)
FlipFlop XLXI_111_pkt_addr_1 has been replicated 1 time(s)
FlipFlop XLXI_111_cstate_FFd5 has been replicated 2 time(s)

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s200pq208-6 

 Number of Slices:                     550  out of   2352    23%  
 Number of Slice Flip Flops:           475  out of   4704    10%  
 Number of 4 input LUTs:               259  out of   4704     5%  
 Number of bonded IOBs:                  7  out of    144     4%  
 Number of TBUFs:                      353  out of   2352    15%  
 Number of GCLKs:                        2  out of      4    50%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | Clock_Mul_XLXI_1:CLK2X+Clock_Mul_XLXI_2:CLK2X| 151   |
out_pulse(XLXI_131/XLXI_4/XLXI_5:O)| NONE(*)(XLXI_131/XLXI_4/XLXI_4)| 1     |
XLXI_131/XLXI_3:G                  | NONE                   | 40    |
out_pulse(XLXI_104/XLXI_2/XLXI_18/XLXI_5:O)| NONE(*)(XLXI_104/XLXI_2/XLXI_18/XLXI_4)| 1     |
XLXI_104/XLXI_2/XLXI_9:G           | NONE                   | 40    |
out_pulse(XLXI_104/XLXI_3/XLXI_18/XLXI_5:O)| NONE(*)(XLXI_104/XLXI_3/XLXI_18/XLXI_4)| 1     |
XLXI_104/XLXI_3/XLXI_9:G           | NONE                   | 40    |
out_pulse(XLXI_104/XLXI_4/XLXI_18/XLXI_5:O)| NONE(*)(XLXI_104/XLXI_4/XLXI_18/XLXI_4)| 1     |
XLXI_104/XLXI_4/XLXI_9:G           | NONE                   | 40    |
out_pulse(XLXI_104/XLXI_5/XLXI_18/XLXI_5:O)| NONE(*)(XLXI_104/XLXI_5/XLXI_18/XLXI_4)| 1     |
XLXI_104/XLXI_5/XLXI_9:G           | NONE                   | 40    |
clk                                | IBUFG                  | 113   |
XLXI_111_cstate_FFd3:Q             | NONE                   | 4     |
XLXI_113_startbitsync(XLXI_113__n00091:O)| NONE(*)(XLXI_113_start)| 1     |
XLXI_111_cstate_FFd6:Q             | NONE                   | 1     |
-----------------------------------+------------------------+-------+
(*) These 6 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: 31.680ns (Maximum Frequency: 31.566MHz)
   Minimum input arrival time before clock: 0.709ns
   Maximum output required time after clock: 9.710ns
   Maximum combinational path delay: 4.979ns

=========================================================================
Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd d:\tdc48stop_20140630n/_ngo -uc
chrono48_stop.ucf -p xc2s200-pq208-6 chrono48_stop3.ngc chrono48_stop3.ngd 

Reading NGO file "D:/TDC48Stop_20140630N/chrono48_stop3.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "chrono48_stop.ucf" ...

Checking timing specifications ...
Checking expanded design ...
WARNING:NgdBuild:483 - Attribute "LOC" on "rx_uc" is on the wrong type of
   object.  Please see the Constraints Guide for more information on this
   attribute.
WARNING:NgdBuild:483 - Attribute "LOC" on "teststop" is on the wrong type of
   object.  Please see the Constraints Guide for more information on this
   attribute.
WARNING:NgdBuild:483 - Attribute "LOC" on "tx_uc" is on the wrong type of
   object.  Please see the Constraints Guide for more information on this
   attribute.
WARNING:NgdBuild:483 - Attribute "LOC" on "dev_addr<3>" is on the wrong type of
   object.  Please see the Constraints Guide for more information on this
   attribute.
WARNING:NgdBuild:483 - Attribute "LOC" on "dev_addr<2>" is on the wrong type of
   object.  Please see the Constraints Guide for more information on this
   attribute.
WARNING:NgdBuild:483 - Attribute "LOC" on "dev_addr<1>" is on the wrong type of
   object.  Please see the Constraints Guide for more information on this
   attribute.
WARNING:NgdBuild:483 - Attribute "LOC" on "dev_addr<0>" is on the wrong type of
   object.  Please see the Constraints Guide for more information on this
   attribute.
WARNING:NgdBuild:454 - logical net 'XLXI_103/ovf24_intr' has no load
WARNING:NgdBuild:454 - logical net 'XLXI_103/XLXI_13_XLXI_1/CO' has no load

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   9

Total memory usage is 41036 kilobytes

Writing NGD file "chrono48_stop3.ngd" ...

Writing NGDBUILD log file "chrono48_stop3.bld"...

NGDBUILD done.
Completed process "Translate".



Started process "Map".

Using target part "2s200pq208-6".
ERROR:MapLib:661 - LUT4 symbol "XLXI_111_cstate_FFd1-In1" (output
   signal=XLXI_111_cstate_FFd1-In) has input signal "XLXI_111_data_reg<2>" which
   will be trimmed. See the trim report for details about why the input signal
   will become undriven.
ERROR:MapLib:661 - LUT4 symbol "XLXI_111_cstate_FFd1-In1" (output
   signal=XLXI_111_cstate_FFd1-In) has input signal "XLXI_111_data_reg<0>" which
   will be trimmed. See the trim report for details about why the input signal
   will become undriven.
ERROR:MapLib:661 - LUT4 symbol "XLXI_111_cstate_FFd1-In1" (output
   signal=XLXI_111_cstate_FFd1-In) has input signal "XLXI_111_data_reg<1>" which
   will be trimmed. See the trim report for details about why the input signal
   will become undriven.
ERROR:MapLib:661 - LUT4 symbol "XLXI_111_cstate_FFd11-In26" (output
   signal=CHOICE825) has input signal "XLXI_111_data_reg<6>" which will be
   trimmed. See the trim report for details about why the input signal will
   become undriven.
ERROR:MapLib:661 - LUT4 symbol "XLXI_111_cstate_FFd11-In26" (output
   signal=CHOICE825) has input signal "XLXI_111_data_reg<7>" which will be
   trimmed. See the trim report for details about why the input signal will
   become undriven.
ERROR:MapLib:661 - LUT4 symbol "XLXI_111_cstate_FFd11-In46" (output
   signal=CHOICE832) has input signal "XLXI_111_data_reg<1>" which will be
   trimmed. See the trim report for details about why the input signal will
   become undriven.
ERROR:MapLib:661 - LUT4 symbol "XLXI_111_cstate_FFd11-In46" (output
   signal=CHOICE832) has input signal "XLXI_111_data_reg<2>" which will be
   trimmed. See the trim report for details about why the input signal will
   become undriven.
ERROR:MapLib:661 - LUT4 symbol "XLXI_111_cstate_FFd11-In46" (output
   signal=CHOICE832) has input signal "XLXI_111_data_reg<0>" which will be
   trimmed. See the trim report for details about why the input signal will
   become undriven.
ERROR:MapLib:661 - LUT4 symbol "XLXI_111_cstate_FFd2-In1" (output
   signal=XLXI_111_cstate_FFd2-In) has input signal "XLXI_111_data_reg<0>" which
   will be trimmed. See the trim report for details about why the input signal
   will become undriven.
ERROR:MapLib:661 - LUT4 symbol "XLXI_111_cstate_FFd2-In1" (output
   signal=XLXI_111_cstate_FFd2-In) has input signal "XLXI_111_data_reg<1>" which
   will be trimmed. See the trim report for details about why the input signal
   will become undriven.
ERROR:MapLib:661 - LUT4 symbol "XLXI_111_cstate_FFd2-In1" (output
   signal=XLXI_111_cstate_FFd2-In) has input signal "XLXI_111_data_reg<2>" which
   will be trimmed. See the trim report for details about why the input signal
   will become undriven.
ERROR:MapLib:661 - LUT4 symbol "XLXI_111_cstate_FFd3-In1" (output
   signal=XLXI_111_cstate_FFd3-In) has input signal "XLXI_111_data_reg<0>" which
   will be trimmed. See the trim report for details about why the input signal
   will become undriven.
ERROR:MapLib:661 - LUT4 symbol "XLXI_111_cstate_FFd3-In1" (output
   signal=XLXI_111_cstate_FFd3-In) has input signal "XLXI_111_data_reg<2>" which
   will be trimmed. See the trim report for details about why the input signal
   will become undriven.
ERROR:MapLib:661 - LUT4 symbol "XLXI_111_cstate_FFd3-In1" (output
   signal=XLXI_111_cstate_FFd3-In) has input signal "XLXI_111_data_reg<1>" which
   will be trimmed. See the trim report for details about why the input signal
   will become undriven.
ERROR:MapLib:661 - LUT4 symbol "XLXI_111_cstate_FFd4-In1" (output
   signal=XLXI_111_cstate_FFd4-In) has input signal "XLXI_111_data_reg<1>" which
   will be trimmed. See the trim report for details about why the input signal
   will become undriven.
ERROR:MapLib:661 - LUT4 symbol "XLXI_111_cstate_FFd4-In1" (output
   signal=XLXI_111_cstate_FFd4-In) has input signal "XLXI_111_data_reg<2>" which
   will be trimmed. See the trim report for details about why the input signal
   will become undriven.
ERROR:MapLib:661 - LUT4 symbol "XLXI_111_cstate_FFd4-In1" (output
   signal=XLXI_111_cstate_FFd4-In) has input signal "XLXI_111_data_reg<0>" which
   will be trimmed. See the trim report for details about why the input signal
   will become undriven.
ERROR:MapLib:661 - LUT4 symbol "XLXI_111_cstate_FFd5-In1" (output
   signal=XLXI_111_cstate_FFd5-In) has input signal "XLXI_111_data_reg<0>" which
   will be trimmed. See the trim report for details about why the input signal
   will become undriven.
ERROR:MapLib:661 - LUT4 symbol "XLXI_111_cstate_FFd5-In1" (output
   signal=XLXI_111_cstate_FFd5-In) has input signal "XLXI_111_data_reg<2>" which
   will be trimmed. See the trim report for details about why the input signal
   will become undriven.
ERROR:MapLib:661 - LUT4 symbol "XLXI_111_cstate_FFd5-In1" (output
   signal=XLXI_111_cstate_FFd5-In) has input signal "XLXI_111_data_reg<1>" which
   will be trimmed. See the trim report for details about why the input signal
   will become undriven.
ERROR:MapLib:661 - LUT3 symbol "XLXI_111_cstate_FFd7-In1" (output
   signal=XLXI_111_cstate_FFd7-In) has input signal "XLXI_111_data_reg<7>" which
   will be trimmed. See the trim report for details about why the input signal
   will become undriven.
ERROR:MapLib:661 - LUT3 symbol "XLXI_111_cstate_FFd7-In1" (output
   signal=XLXI_111_cstate_FFd7-In) has input signal "XLXI_111_data_reg<6>" which
   will be trimmed. See the trim report for details about why the input signal
   will become undriven.
ERROR:MapLib:661 - LUT3 symbol "XLXI_111_cstate_FFd8-In1" (output
   signal=XLXI_111_cstate_FFd8-In) has input signal "XLXI_111_data_reg<6>" which
   will be trimmed. See the trim report for details about why the input signal
   will become undriven.
ERROR:MapLib:661 - LUT3 symbol "XLXI_111_cstate_FFd8-In1" (output
   signal=XLXI_111_cstate_FFd8-In) has input signal "XLXI_111_data_reg<7>" which
   will be trimmed. See the trim report for details about why the input signal
   will become undriven.
ERROR:MapLib:661 - LUT3 symbol "XLXI_111_cstate_FFd9-In1" (output
   signal=XLXI_111_cstate_FFd9-In) has input signal "XLXI_111_data_reg<7>" which
   will be trimmed. See the trim report for details about why the input signal
   will become undriven.
ERROR:MapLib:661 - LUT3 symbol "XLXI_111_cstate_FFd9-In1" (output
   signal=XLXI_111_cstate_FFd9-In) has input signal "XLXI_111_data_reg<6>" which
   will be trimmed. See the trim report for details about why the input signal
   will become undriven.
ERROR:MapLib:661 - LUT2 symbol "XLXI_113__n00131" (output signal=XLXI_113_rst2)
   has input signal "XLXI_113_start" which will be trimmed. See the trim report
   for details about why the input signal will become undriven.
ERROR:MapLib:661 - LUT3 symbol "XLXI_113__n00441" (output
   signal=XLXI_113__n0044) has input signal "XLXI_113_start" which will be
   trimmed. See the trim report for details about why the input signal will
   become undriven.
ERROR:MapLib:661 - LUT3 symbol "XLXI_113_bit_count_inst_lut3_121" (output
   signal=XLXI_113_bit_count_inst_lut3_12) has input signal "XLXI_113_start"
   which will be trimmed. See the trim report for details about why the input
   signal will become undriven.
ERROR:MapLib:661 - LUT3 symbol "XLXI_113_bit_count_inst_lut3_131" (output
   signal=XLXI_113_bit_count_inst_lut3_13) has input signal "XLXI_113_start"
   which will be trimmed. See the trim report for details about why the input
   signal will become undriven.
ERROR:MapLib:661 - LUT3 symbol "XLXI_113_bit_count_inst_lut3_141" (output
   signal=XLXI_113_bit_count_inst_lut3_14) has input signal "XLXI_113_start"
   which will be trimmed. See the trim report for details about why the input
   signal will become undriven.
ERROR:MapLib:661 - LUT3 symbol "XLXI_113_bit_count_inst_lut3_151" (output
   signal=XLXI_113_bit_count_inst_lut3_15) has input signal "XLXI_113_start"
   which will be trimmed. See the trim report for details about why the input
   signal will become undriven.
ERROR:MapLib:661 - LUT3 symbol "XLXI_113_sample_count_inst_lut3_121" (output
   signal=XLXI_113_sample_count_inst_lut3_12) has input signal "XLXI_113_start"
   which will be trimmed. See the trim report for details about why the input
   signal will become undriven.
ERROR:MapLib:661 - LUT3 symbol "XLXI_113_sample_count_inst_lut3_131" (output
   signal=XLXI_113_sample_count_inst_lut3_13) has input signal "XLXI_113_start"
   which will be trimmed. See the trim report for details about why the input
   signal will become undriven.
ERROR:MapLib:661 - LUT3 symbol "XLXI_113_sample_count_inst_lut3_141" (output
   signal=XLXI_113_sample_count_inst_lut3_14) has input signal "XLXI_113_start"
   which will be trimmed. See the trim report for details about why the input
   signal will become undriven.
ERROR:MapLib:661 - LUT3 symbol "XLXI_113_sample_count_inst_lut3_151" (output
   signal=XLXI_113_sample_count_inst_lut3_15) has input signal "XLXI_113_start"
   which will be trimmed. See the trim report for details about why the input
   signal will become undriven.
ERROR:MapLib:661 - LUT4 symbol "XLXI_113_state_FFd4-In" (output
   signal=XLXI_113_state_FFd4-In) has input signal "XLXI_113_start" which will
   be trimmed. See the trim report for details about why the input signal will
   become undriven.
ERROR:MapLib:661 - LUT3 symbol "XLXI_113_state_FFd5-In1" (output
   signal=XLXI_113_state_FFd5-In) has input signal "XLXI_113_start" which will
   be trimmed. See the trim report for details about why the input signal will
   become undriven.

Error found in mapping process, exiting...
Errors found during the mapping phase.  Please see map report file for more
details.  Output files will not be written.

Design Summary
--------------
Number of errors   :  38
Number of warnings :   0
ERROR: MAP failed
Process "Map" did not complete.

Mapping Module chrono48_stop3 . . .
MAP command line:
map -intstyle ise -p xc2s200-pq208-6 -cm area -pr b -k 4 -c 100 -tx on -o chrono48_stop3_map.ncd chrono48_stop3.ngd chrono48_stop3.pcf
Mapping Module chrono48_stop3: failed


Project Navigator Auto-Make Log File
-------------------------------------


Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling source file "clk_mul.vf"
Module <clk_mul> compiled
Compiling source file "router.v"
Module <router> compiled
Compiling source file "gen_sel_signals.v"
Module <gen_sel_signals> compiled
Compiling source file "fpga_addr_out.v"
Module <fpga_addr_out> compiled
Compiling source file "DAC.v"
Module <DAC> compiled
Compiling source file "priority_encoder.v"
Module <priority_encoder> compiled
Compiling source file "myfd8ce.vf"
Module <myfd8ce> compiled
Compiling source file "DFF_26bits.vf"
Module <dff_26bits> compiled
Compiling source file "cntr_registers.vf"
Module <cntr_registers> compiled
Compiling source file "cntr_reg_interface.v"
Module <cntr_reg_interface> compiled
Compiling source file "cc8ce1.vf"
Module <cc8ce1> compiled
Compiling source file "cc24ce.vf"
Module <cc24ce> compiled
Compiling source file "counter32bit.vf"
Module <counter32bit> compiled
Compiling source file "MainCount4Channel.vf"
Module <maincount4channel> compiled
Compiling source file "synclogic.vf"
Module <synclogic> compiled
Compiling source file "sel_vernier.v"
Module <sel_vernier> compiled
Compiling source file "andline8.vf"
Module <andline8> compiled
Compiling source file "andline16.vf"
Module <andline16> compiled
Compiling source file "andline40.vf"
Module <andline40> compiled
Compiling source file "ildceline8.vf"
Module <ildceline8> compiled
Compiling source file "ildceline16.vf"
Module <ildceline16> compiled
Compiling source file "ildceline40.vf"
Module <ildceline40> compiled
Compiling source file "xorcy_dline8.vf"
Module <xorcy_dline8> compiled
Compiling source file "xorcy_dline16.vf"
Module <xorcy_dline16> compiled
Compiling source file "xorcy_dline40.vf"
Module <xorcy_dline40> compiled
Compiling source file "vernier_40_gates.vf"
Module <vernier_40_gates> compiled
Compiling source file "stop_channel.vf"
Module <stop_channel> compiled
Compiling source file "four_stop_channels.vf"
Module <four_stop_channels> compiled
Compiling source file "inst_decoder.v"
Compiling source file "uart_baud.v"
Module <inst_decoder> compiled
Module <uart_baud> compiled
Compiling source file "uart_rx.v"
Module <uart_rx> compiled
Compiling source file "uart_tx.v"
Module <uart_tx> compiled
Compiling source file "start_channel.vf"
Module <start_channel> compiled
Compiling source file "Chrono48_stop3.vf"
Module <chrono48_stop3> compiled
No errors in compilation
Analysis of file <chrono48_stop3.prj> succeeded.
 

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <chrono48_stop3>.
Module <chrono48_stop3> is correct for synthesis.
 
    Set user-defined property "RLOC_ORIGIN =  R5C26" for instance <XLXI_103> in unit <chrono48_stop3>.
    Set user-defined property "RLOC_ORIGIN =  R8C3" for instance <XLXI_104> in unit <chrono48_stop3>.
    Set user-defined property "RLOC_ORIGIN =  R27C7" for instance <XLXI_131> in unit <chrono48_stop3>.
Analyzing module <clk_mul>.
Module <clk_mul> is correct for synthesis.
 
    Set user-defined property "LOC =  dll0" for instance <XLXI_1> in unit <clk_mul>.
    Set user-defined property "CLKDV_DIVIDE =  16.000000" for instance <XLXI_1> in unit <clk_mul>.
    Set user-defined property "DUTY_CYCLE_CORRECTION =  true" for instance <XLXI_1> in unit <clk_mul>.
    Set user-defined property "LOC =  dll1" for instance <XLXI_2> in unit <clk_mul>.
    Set user-defined property "CLKDV_DIVIDE =  16.000000" for instance <XLXI_2> in unit <clk_mul>.
    Set user-defined property "DUTY_CYCLE_CORRECTION =  true" for instance <XLXI_2> in unit <clk_mul>.
    Set user-defined property "LOC =  gclkbuf0" for instance <XLXI_4> in unit <clk_mul>.
    Set user-defined property "LOC =  gclkbuf1" for instance <XLXI_5> in unit <clk_mul>.
Analyzing module <CLKDLL>.
Analyzing module <IBUFG>.
Analyzing module <BUFG>.
Analyzing module <INV>.
Analyzing module <IBUF>.
Analyzing module <OBUF_F_24>.
Analyzing module <router>.
Module <router> is correct for synthesis.
 
Analyzing module <gen_sel_signals>.
Module <gen_sel_signals> is correct for synthesis.
 
Analyzing module <fpga_addr_out>.
Module <fpga_addr_out> is correct for synthesis.
 
Analyzing module <DAC>.
Module <DAC> is correct for synthesis.
 
Analyzing module <priority_encoder>.
Module <priority_encoder> is correct for synthesis.
 
Analyzing module <maincount4channel>.
Module <maincount4channel> is correct for synthesis.
 
    Set user-defined property "RLOC =  R5C3" for instance <XLXI_11> in unit <maincount4channel>.
Analyzing module <cntr_registers>.
Module <cntr_registers> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0" for instance <XLXI_37> in unit <cntr_registers>.
    Set user-defined property "RLOC =  R1C0" for instance <XLXI_38> in unit <cntr_registers>.
    Set user-defined property "RLOC =  R2C0" for instance <XLXI_39> in unit <cntr_registers>.
    Set user-defined property "RLOC =  R3C0" for instance <XLXI_40> in unit <cntr_registers>.
Analyzing module <dff_26bits>.
Module <dff_26bits> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C4" for instance <XLXI_5> in unit <dff_26bits>.
    Set user-defined property "RLOC =  R0C8" for instance <XLXI_6> in unit <dff_26bits>.
    Set user-defined property "RLOC =  R0C12.S1" for instance <XLXI_7> in unit <dff_26bits>.
    Set user-defined property "INIT =  0" for instance <XLXI_7> in unit <dff_26bits>.
    Set user-defined property "RLOC =  R0C12.S0" for instance <XLXI_8> in unit <dff_26bits>.
    Set user-defined property "INIT =  0" for instance <XLXI_8> in unit <dff_26bits>.
    Set user-defined property "RLOC =  R0C0" for instance <XLXI_9> in unit <dff_26bits>.
    Set user-defined property "RLOC =  R0C13.S1" for instance <XLXI_10> in unit <dff_26bits>.
    Set user-defined property "INIT =  0" for instance <XLXI_10> in unit <dff_26bits>.
Analyzing module <myfd8ce>.
Module <myfd8ce> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0.S1" for instance <I_Q0> in unit <myfd8ce>.
    Set user-defined property "INIT =  0" for instance <I_Q0> in unit <myfd8ce>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <I_Q1> in unit <myfd8ce>.
    Set user-defined property "INIT =  0" for instance <I_Q1> in unit <myfd8ce>.
    Set user-defined property "RLOC =  R0C1.S1" for instance <I_Q2> in unit <myfd8ce>.
    Set user-defined property "INIT =  0" for instance <I_Q2> in unit <myfd8ce>.
    Set user-defined property "RLOC =  R0C1.S0" for instance <I_Q3> in unit <myfd8ce>.
    Set user-defined property "INIT =  0" for instance <I_Q3> in unit <myfd8ce>.
    Set user-defined property "RLOC =  R0C2.S1" for instance <I_Q4> in unit <myfd8ce>.
    Set user-defined property "INIT =  0" for instance <I_Q4> in unit <myfd8ce>.
    Set user-defined property "RLOC =  R0C2.S0" for instance <I_Q5> in unit <myfd8ce>.
    Set user-defined property "INIT =  0" for instance <I_Q5> in unit <myfd8ce>.
    Set user-defined property "RLOC =  R0C3.S1" for instance <I_Q6> in unit <myfd8ce>.
    Set user-defined property "INIT =  0" for instance <I_Q6> in unit <myfd8ce>.
    Set user-defined property "RLOC =  R0C3.S0" for instance <I_Q7> in unit <myfd8ce>.
    Set user-defined property "INIT =  0" for instance <I_Q7> in unit <myfd8ce>.
Analyzing module <FDCE>.
Analyzing module <cntr_reg_interface>.
Module <cntr_reg_interface> is correct for synthesis.
 
Analyzing module <counter32bit>.
Module <counter32bit> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0" for instance <XLXI_1> in unit <counter32bit>.
    Set user-defined property "INIT =  0" for instance <XLXI_5> in unit <counter32bit>.
    Set user-defined property "INIT =  0" for instance <XLXI_9> in unit <counter32bit>.
Analyzing module <cc24ce>.
Module <cc24ce> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0" for instance <XLXI_2> in unit <cc24ce>.
    Set user-defined property "RLOC =  R4C0" for instance <XLXI_3> in unit <cc24ce>.
    Set user-defined property "RLOC =  R8C0" for instance <XLXI_4> in unit <cc24ce>.
    Set user-defined property "RLOC =  R12C0" for instance <XLXI_7> in unit <cc24ce>.
Analyzing module <cc8ce1>.
Module <cc8ce1> is correct for synthesis.
 
    Set user-defined property "RLOC =  R3C0.S0" for instance <I_36_4> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R3C0.S0" for instance <I_36_26> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R3C0.S0" for instance <I_36_35> in unit <cc8ce1>.
    Set user-defined property "INIT =  0" for instance <I_36_35> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R3C0.S0" for instance <I_36_36> in unit <cc8ce1>.
    Set user-defined property "INIT =  0" for instance <I_36_36> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R2C0.S0" for instance <I_36_224> in unit <cc8ce1>.
    Set user-defined property "INIT =  0" for instance <I_36_224> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R2C0.S0" for instance <I_36_233> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R2C0.S0" for instance <I_36_237> in unit <cc8ce1>.
    Set user-defined property "INIT =  0" for instance <I_36_237> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R2C0.S0" for instance <I_36_246> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R1C0.S0" for instance <I_36_250> in unit <cc8ce1>.
    Set user-defined property "INIT =  0" for instance <I_36_250> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R1C0.S0" for instance <I_36_259> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R1C0.S0" for instance <I_36_263> in unit <cc8ce1>.
    Set user-defined property "INIT =  0" for instance <I_36_263> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R1C0.S0" for instance <I_36_272> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <I_36_276> in unit <cc8ce1>.
    Set user-defined property "INIT =  0" for instance <I_36_276> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <I_36_285> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <I_36_289> in unit <cc8ce1>.
    Set user-defined property "INIT =  0" for instance <I_36_289> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <I_36_298> in unit <cc8ce1>.
Analyzing module <MUXCY_L>.
Analyzing module <XORCY>.
Analyzing module <MUXCY>.
Analyzing module <AND2B1>.
Analyzing module <VCC>.
Analyzing module <four_stop_channels>.
Module <four_stop_channels> is correct for synthesis.
 
    Set user-defined property "RLOC =  R14C0" for instance <XLXI_2> in unit <four_stop_channels>.
    Set user-defined property "RLOC =  R12C0" for instance <XLXI_3> in unit <four_stop_channels>.
    Set user-defined property "RLOC =  R10C0" for instance <XLXI_4> in unit <four_stop_channels>.
    Set user-defined property "RLOC =  R8C0" for instance <XLXI_5> in unit <four_stop_channels>.
Analyzing module <stop_channel>.
Module <stop_channel> is correct for synthesis.
 
    Set user-defined property "INIT =  0" for instance <XLXI_17> in unit <stop_channel>.
    Set user-defined property "RLOC =  R1C0" for instance <XLXI_18> in unit <stop_channel>.
    Set user-defined property "RLOC =  R0C1" for instance <XLXI_19> in unit <stop_channel>.
Analyzing module <XOR2>.
Analyzing module <AND2>.
Analyzing module <FDC>.
Analyzing module <synclogic>.
Module <synclogic> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0.S0" for instance <ff_clksyn> in unit <synclogic>.
    Set user-defined property "INIT =  0" for instance <ff_clksyn> in unit <synclogic>.
    Set user-defined property "RLOC =  R0C0.S1" for instance <XLXI_4> in unit <synclogic>.
    Set user-defined property "INIT =  0" for instance <XLXI_4> in unit <synclogic>.
    Set user-defined property "RLOC =  R0C0.S1" for instance <XLXI_6> in unit <synclogic>.
Analyzing module <OR2>.
Analyzing module <FMAP>.
Analyzing module <vernier_40_gates>.
Module <vernier_40_gates> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0" for instance <XLXI_2> in unit <vernier_40_gates>.
    Set user-defined property "RLOC =  R1C0" for instance <XLXI_3> in unit <vernier_40_gates>.
    Set user-defined property "RLOC =  R1C0" for instance <XLXI_4> in unit <vernier_40_gates>.
Analyzing module <sel_vernier>.
Module <sel_vernier> is correct for synthesis.
 
Analyzing module <andline40>.
Module <andline40> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C16" for instance <XLXI_1> in unit <andline40>.
    Set user-defined property "RLOC =  R0C8" for instance <XLXI_2> in unit <andline40>.
    Set user-defined property "RLOC =  R0C0" for instance <XLXI_3> in unit <andline40>.
Analyzing module <andline8>.
Module <andline8> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0.S1" for instance <and_0> in unit <andline8>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <and_1> in unit <andline8>.
    Set user-defined property "RLOC =  R0C1.S1" for instance <and_2> in unit <andline8>.
    Set user-defined property "RLOC =  R0C1.S0" for instance <and_3> in unit <andline8>.
    Set user-defined property "RLOC =  R0C2.S1" for instance <and_4> in unit <andline8>.
    Set user-defined property "RLOC =  R0C2.S0" for instance <and_5> in unit <andline8>.
    Set user-defined property "RLOC =  R0C3.S1" for instance <and_6> in unit <andline8>.
    Set user-defined property "RLOC =  R0C3.S0" for instance <and_7> in unit <andline8>.
Analyzing module <MULT_AND>.
Analyzing module <andline16>.
Module <andline16> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0.S1" for instance <and_0> in unit <andline16>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <and_1> in unit <andline16>.
    Set user-defined property "RLOC =  R0C1.S1" for instance <and_2> in unit <andline16>.
    Set user-defined property "RLOC =  R0C1.S0" for instance <and_3> in unit <andline16>.
    Set user-defined property "RLOC =  R0C2.S1" for instance <and_4> in unit <andline16>.
    Set user-defined property "RLOC =  R0C2.S0" for instance <and_5> in unit <andline16>.
    Set user-defined property "RLOC =  R0C3.S1" for instance <and_6> in unit <andline16>.
    Set user-defined property "RLOC =  R0C3.S0" for instance <and_7> in unit <andline16>.
    Set user-defined property "RLOC =  R0C4.S1" for instance <and_8> in unit <andline16>.
    Set user-defined property "RLOC =  R0C4.S0" for instance <and_9> in unit <andline16>.
    Set user-defined property "RLOC =  R0C5.S1" for instance <and_10> in unit <andline16>.
    Set user-defined property "RLOC =  R0C5.S0" for instance <and_11> in unit <andline16>.
    Set user-defined property "RLOC =  R0C6.S1" for instance <and_12> in unit <andline16>.
    Set user-defined property "RLOC =  R0C6.S0" for instance <and_13> in unit <andline16>.
    Set user-defined property "RLOC =  R0C7.S1" for instance <and_14> in unit <andline16>.
    Set user-defined property "RLOC =  R0C7.S0" for instance <and_15> in unit <andline16>.
Analyzing module <ildceline40>.
Module <ildceline40> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C16" for instance <XLXI_4> in unit <ildceline40>.
    Set user-defined property "RLOC =  R0C8" for instance <XLXI_5> in unit <ildceline40>.
    Set user-defined property "RLOC =  R0C0" for instance <XLXI_6> in unit <ildceline40>.
Analyzing module <ildceline8>.
Module <ildceline8> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0.S1" for instance <latch_0> in unit <ildceline8>.
    Set user-defined property "INIT =  0" for instance <latch_0> in unit <ildceline8>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <latch_1> in unit <ildceline8>.
    Set user-defined property "INIT =  0" for instance <latch_1> in unit <ildceline8>.
    Set user-defined property "RLOC =  R0C1.S1" for instance <latch_2> in unit <ildceline8>.
    Set user-defined property "INIT =  0" for instance <latch_2> in unit <ildceline8>.
    Set user-defined property "RLOC =  R0C1.S0" for instance <latch_3> in unit <ildceline8>.
    Set user-defined property "INIT =  0" for instance <latch_3> in unit <ildceline8>.
    Set user-defined property "RLOC =  R0C2.S1" for instance <latch_4> in unit <ildceline8>.
    Set user-defined property "INIT =  0" for instance <latch_4> in unit <ildceline8>.
    Set user-defined property "RLOC =  R0C2.S0" for instance <latch_5> in unit <ildceline8>.
    Set user-defined property "INIT =  0" for instance <latch_5> in unit <ildceline8>.
    Set user-defined property "RLOC =  R0C3.S1" for instance <latch_6> in unit <ildceline8>.
    Set user-defined property "INIT =  0" for instance <latch_6> in unit <ildceline8>.
    Set user-defined property "RLOC =  R0C3.S0" for instance <latch_7> in unit <ildceline8>.
    Set user-defined property "INIT =  0" for instance <latch_7> in unit <ildceline8>.
Analyzing module <LDCE_1>.
Analyzing module <ildceline16>.
Module <ildceline16> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0.S1" for instance <latch_0> in unit <ildceline16>.
    Set user-defined property "INIT =  0" for instance <latch_0> in unit <ildceline16>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <latch_1> in unit <ildceline16>.
    Set user-defined property "INIT =  0" for instance <latch_1> in unit <ildceline16>.
    Set user-defined property "RLOC =  R0C1.S1" for instance <latch_2> in unit <ildceline16>.
    Set user-defined property "INIT =  0" for instance <latch_2> in unit <ildceline16>.
    Set user-defined property "RLOC =  R0C1.S0" for instance <latch_3> in unit <ildceline16>.
    Set user-defined property "INIT =  0" for instance <latch_3> in unit <ildceline16>.
    Set user-defined property "RLOC =  R0C2.S1" for instance <latch_4> in unit <ildceline16>.
    Set user-defined property "INIT =  0" for instance <latch_4> in unit <ildceline16>.
    Set user-defined property "RLOC =  R0C2.S0" for instance <latch_5> in unit <ildceline16>.
    Set user-defined property "INIT =  0" for instance <latch_5> in unit <ildceline16>.
    Set user-defined property "RLOC =  R0C3.S1" for instance <latch_6> in unit <ildceline16>.
    Set user-defined property "INIT =  0" for instance <latch_6> in unit <ildceline16>.
    Set user-defined property "RLOC =  R0C3.S0" for instance <latch_7> in unit <ildceline16>.
    Set user-defined property "INIT =  0" for instance <latch_7> in unit <ildceline16>.
    Set user-defined property "RLOC =  R0C4.S1" for instance <latch_8> in unit <ildceline16>.
    Set user-defined property "INIT =  0" for instance <latch_8> in unit <ildceline16>.
    Set user-defined property "RLOC =  R0C4.S0" for instance <latch_9> in unit <ildceline16>.
    Set user-defined property "INIT =  0" for instance <latch_9> in unit <ildceline16>.
    Set user-defined property "RLOC =  R0C5.S1" for instance <latch_10> in unit <ildceline16>.
    Set user-defined property "INIT =  0" for instance <latch_10> in unit <ildceline16>.
    Set user-defined property "RLOC =  R0C5.S0" for instance <latch_11> in unit <ildceline16>.
    Set user-defined property "INIT =  0" for instance <latch_11> in unit <ildceline16>.
    Set user-defined property "RLOC =  R0C6.S1" for instance <latch_12> in unit <ildceline16>.
    Set user-defined property "INIT =  0" for instance <latch_12> in unit <ildceline16>.
    Set user-defined property "RLOC =  R0C6.S0" for instance <latch_13> in unit <ildceline16>.
    Set user-defined property "INIT =  0" for instance <latch_13> in unit <ildceline16>.
    Set user-defined property "RLOC =  R0C7.S1" for instance <latch_14> in unit <ildceline16>.
    Set user-defined property "INIT =  0" for instance <latch_14> in unit <ildceline16>.
    Set user-defined property "RLOC =  R0C7.S0" for instance <latch_15> in unit <ildceline16>.
    Set user-defined property "INIT =  0" for instance <latch_15> in unit <ildceline16>.
Analyzing module <xorcy_dline40>.
Module <xorcy_dline40> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0.S1" for instance <XLXI_3> in unit <xorcy_dline40>.
    Set user-defined property "RLOC =  R0C16" for instance <XLXI_4> in unit <xorcy_dline40>.
    Set user-defined property "RLOC =  R0C8" for instance <XLXI_5> in unit <xorcy_dline40>.
    Set user-defined property "RLOC =  R0C0" for instance <XLXI_6> in unit <xorcy_dline40>.
Analyzing module <xorcy_dline8>.
Module <xorcy_dline8> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0.S1" for instance <xor_0> in unit <xorcy_dline8>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <xor_1> in unit <xorcy_dline8>.
    Set user-defined property "RLOC =  R0C1.S1" for instance <xor_2> in unit <xorcy_dline8>.
    Set user-defined property "RLOC =  R0C1.S0" for instance <xor_3> in unit <xorcy_dline8>.
    Set user-defined property "RLOC =  R0C2.S1" for instance <xor_4> in unit <xorcy_dline8>.
    Set user-defined property "RLOC =  R0C2.S0" for instance <xor_5> in unit <xorcy_dline8>.
    Set user-defined property "RLOC =  R0C3.S1" for instance <xor_6> in unit <xorcy_dline8>.
    Set user-defined property "RLOC =  R0C3.S0" for instance <xor_7> in unit <xorcy_dline8>.
Analyzing module <XORCY_D>.
Analyzing module <xorcy_dline16>.
Module <xorcy_dline16> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0.S1" for instance <xor_0> in unit <xorcy_dline16>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <xor_1> in unit <xorcy_dline16>.
    Set user-defined property "RLOC =  R0C1.S1" for instance <xor_2> in unit <xorcy_dline16>.
    Set user-defined property "RLOC =  R0C1.S0" for instance <xor_3> in unit <xorcy_dline16>.
    Set user-defined property "RLOC =  R0C2.S1" for instance <xor_4> in unit <xorcy_dline16>.
    Set user-defined property "RLOC =  R0C2.S0" for instance <xor_5> in unit <xorcy_dline16>.
    Set user-defined property "RLOC =  R0C3.S1" for instance <xor_6> in unit <xorcy_dline16>.
    Set user-defined property "RLOC =  R0C3.S0" for instance <xor_7> in unit <xorcy_dline16>.
    Set user-defined property "RLOC =  R0C4.S1" for instance <xor_8> in unit <xorcy_dline16>.
    Set user-defined property "RLOC =  R0C4.S0" for instance <xor_9> in unit <xorcy_dline16>.
    Set user-defined property "RLOC =  R0C5.S1" for instance <xor_10> in unit <xorcy_dline16>.
    Set user-defined property "RLOC =  R0C5.S0" for instance <xor_11> in unit <xorcy_dline16>.
    Set user-defined property "RLOC =  R0C6.S1" for instance <xor_12> in unit <xorcy_dline16>.
    Set user-defined property "RLOC =  R0C6.S0" for instance <xor_13> in unit <xorcy_dline16>.
    Set user-defined property "RLOC =  R0C7.S1" for instance <xor_14> in unit <xorcy_dline16>.
    Set user-defined property "RLOC =  R0C7.S0" for instance <xor_15> in unit <xorcy_dline16>.
Analyzing module <inst_decoder>.
Module <inst_decoder> is correct for synthesis.
 
Analyzing module <uart_baud>.
Module <uart_baud> is correct for synthesis.
 
Analyzing module <uart_rx>.
Module <uart_rx> is correct for synthesis.
 
Analyzing module <uart_tx>.
Module <uart_tx> is correct for synthesis.
 
Analyzing module <GND>.
Analyzing module <start_channel>.
Module <start_channel> is correct for synthesis.
 
    Set user-defined property "RLOC =  R1C0" for instance <XLXI_4> in unit <start_channel>.
    Set user-defined property "RLOC =  R0C2" for instance <XLXI_5> in unit <start_channel>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <xorcy_dline16>.
    Related source file is xorcy_dline16.vf.
Unit <xorcy_dline16> synthesized.


Synthesizing Unit <xorcy_dline8>.
    Related source file is xorcy_dline8.vf.
Unit <xorcy_dline8> synthesized.


Synthesizing Unit <ildceline16>.
    Related source file is ildceline16.vf.
Unit <ildceline16> synthesized.


Synthesizing Unit <ildceline8>.
    Related source file is ildceline8.vf.
Unit <ildceline8> synthesized.


Synthesizing Unit <andline16>.
    Related source file is andline16.vf.
Unit <andline16> synthesized.


Synthesizing Unit <andline8>.
    Related source file is andline8.vf.
Unit <andline8> synthesized.


Synthesizing Unit <xorcy_dline40>.
    Related source file is xorcy_dline40.vf.
Unit <xorcy_dline40> synthesized.


Synthesizing Unit <ildceline40>.
    Related source file is ildceline40.vf.
Unit <ildceline40> synthesized.


Synthesizing Unit <andline40>.
    Related source file is andline40.vf.
Unit <andline40> synthesized.


Synthesizing Unit <sel_vernier>.
    Related source file is sel_vernier.v.
    Found 40-bit tristate buffer for signal <Vout>.
    Summary:
	inferred  40 Tristate(s).
Unit <sel_vernier> synthesized.


Synthesizing Unit <vernier_40_gates>.
    Related source file is vernier_40_gates.vf.
Unit <vernier_40_gates> synthesized.


Synthesizing Unit <synclogic>.
    Related source file is synclogic.vf.
Unit <synclogic> synthesized.


Synthesizing Unit <stop_channel>.
    Related source file is stop_channel.vf.
Unit <stop_channel> synthesized.


Synthesizing Unit <cc8ce1>.
    Related source file is cc8ce1.vf.
Unit <cc8ce1> synthesized.


Synthesizing Unit <cc24ce>.
    Related source file is cc24ce.vf.
WARNING:Xst:646 - Signal <ovf26> is assigned but never used.
Unit <cc24ce> synthesized.


Synthesizing Unit <myfd8ce>.
    Related source file is myfd8ce.vf.
Unit <myfd8ce> synthesized.


Synthesizing Unit <dff_26bits>.
    Related source file is DFF_26bits.vf.
Unit <dff_26bits> synthesized.


Synthesizing Unit <counter32bit>.
    Related source file is counter32bit.vf.
Unit <counter32bit> synthesized.


Synthesizing Unit <cntr_reg_interface>.
    Related source file is cntr_reg_interface.v.
    Found 8-bit tristate buffer for signal <cntr4_in_byte>.
    Found 8-bit tristate buffer for signal <cntr3_in_byte>.
    Found 8-bit tristate buffer for signal <cntr2_in_byte>.
    Found 8-bit tristate buffer for signal <cntr1_in_byte>.
    Summary:
	inferred 128 Tristate(s).
Unit <cntr_reg_interface> synthesized.


Synthesizing Unit <cntr_registers>.
    Related source file is cntr_registers.vf.
Unit <cntr_registers> synthesized.


Synthesizing Unit <start_channel>.
    Related source file is start_channel.vf.
Unit <start_channel> synthesized.


Synthesizing Unit <uart_tx>.
    Related source file is uart_tx.v.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 6                                              |
    | Inputs             | 2                                              |
    | Outputs            | 2                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | 0001                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 9-bit register for signal <data_buf>.
    Found 8-bit register for signal <datareg>.
    Found 1-bit register for signal <din_rdyreg>.
    Found 4-bit up counter for signal <sample_count>.
    Found 4-bit up counter for signal <shift_count>.
    Found 9 1-bit 2-to-1 multiplexers.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   2 Counter(s).
	inferred  18 D-type flip-flop(s).
	inferred   9 Multiplexer(s).
Unit <uart_tx> synthesized.


Synthesizing Unit <uart_rx>.
    Related source file is uart_rx.v.
WARNING:Xst:646 - Signal <dout_byte_temp<0>> is assigned but never used.
    Found finite state machine <FSM_1> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 10                                             |
    | Inputs             | 4                                              |
    | Outputs            | 2                                              |
    | Clock              | clk (rising_edge)                              |
    | Clock enable       | enable (positive)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00001                                          |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit register for signal <dout_byte>.
    Found 4-bit up counter for signal <bit_count>.
    Found 10-bit register for signal <dout_byte_temp>.
    Found 4-bit up counter for signal <sample_count>.
    Found 3-bit register for signal <ser_in_reg>.
    Found 1-bit register for signal <start>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   2 Counter(s).
	inferred  22 D-type flip-flop(s).
Unit <uart_rx> synthesized.


Synthesizing Unit <uart_baud>.
    Related source file is uart_baud.v.
    Found 8-bit up counter for signal <cnt1>.
    Summary:
	inferred   1 Counter(s).
Unit <uart_baud> synthesized.


Synthesizing Unit <inst_decoder>.
    Related source file is inst_decoder.v.
WARNING:Xst:646 - Signal <data_reg<5>> is assigned but never used.
WARNING:Xst:646 - Signal <shift<5>> is assigned but never used.
    Found finite state machine <FSM_2> for signal <cstate>.
    -----------------------------------------------------------------------
    | States             | 11                                             |
    | Transitions        | 20                                             |
    | Inputs             | 9                                              |
    | Outputs            | 8                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | res (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00000000001                                    |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 5-bit register for signal <pkt_addr>.
    Found 4-bit comparator equal for signal <$n0025> created at line 209.
    Found 8-bit register for signal <data_reg>.
    Found 4-bit register for signal <dev_addr_reg>.
    Found 6-bit register for signal <shift>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  23 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <inst_decoder> synthesized.


Synthesizing Unit <four_stop_channels>.
    Related source file is four_stop_channels.vf.
Unit <four_stop_channels> synthesized.


Synthesizing Unit <maincount4channel>.
    Related source file is MainCount4Channel.vf.
WARNING:Xst:646 - Signal <Q<31:27>> is assigned but never used.
Unit <maincount4channel> synthesized.


Synthesizing Unit <priority_encoder>.
    Related source file is priority_encoder.v.
    Found 8-bit tristate buffer for signal <dataOutz>.
    Summary:
	inferred   8 Tristate(s).
Unit <priority_encoder> synthesized.


Synthesizing Unit <DAC>.
    Related source file is DAC.v.
    Found 16x8-bit ROM for signal <dacinreg>.
    Found 8-bit tristate buffer for signal <dac_val>.
    Found 8-bit adder carry out for signal <$n0002>.
    Found 8-bit register for signal <Accum>.
    Found 4-bit up counter for signal <DACaddr>.
    Summary:
	inferred   1 ROM(s).
	inferred   1 Counter(s).
	inferred   8 D-type flip-flop(s).
	inferred   1 Adder/Subtracter(s).
	inferred   8 Tristate(s).
Unit <DAC> synthesized.


Synthesizing Unit <fpga_addr_out>.
    Related source file is fpga_addr_out.v.
    Found 8-bit tristate buffer for signal <dout>.
    Summary:
	inferred   8 Tristate(s).
Unit <fpga_addr_out> synthesized.


Synthesizing Unit <gen_sel_signals>.
    Related source file is gen_sel_signals.v.
WARNING:Xst:646 - Signal <sel_out<31:24>> is assigned but never used.
    Found 32x32-bit ROM for signal <sel_out>.
    Summary:
	inferred   1 ROM(s).
Unit <gen_sel_signals> synthesized.


Synthesizing Unit <router>.
    Related source file is router.v.
    Found 1-bit tristate buffer for signal <tx_uc>.
    Summary:
	inferred   1 Tristate(s).
Unit <router> synthesized.


Synthesizing Unit <clk_mul>.
    Related source file is clk_mul.vf.
Unit <clk_mul> synthesized.


Synthesizing Unit <chrono48_stop3>.
    Related source file is Chrono48_stop3.vf.
WARNING:Xst:646 - Signal <start_sync> is assigned but never used.
WARNING:Xst:646 - Signal <XLXN_111> is assigned but never used.
WARNING:Xst:653 - Signal <XLXN_180> is used but never assigned. Tied to value 0.
WARNING:Xst:646 - Signal <uart_rdy> is assigned but never used.
WARNING:Xst:646 - Signal <cmd_rst_test> is assigned but never used.
WARNING:Xst:646 - Signal <intr> is assigned but never used.
Unit <chrono48_stop3> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# FSMs                             : 3
# ROMs                             : 2
  16x8-bit ROM                     : 1
  32x32-bit ROM                    : 1
# Registers                        : 28
  1-bit register                   : 21
  5-bit register                   : 1
  8-bit register                   : 4
  9-bit register                   : 1
  4-bit register                   : 1
# Counters                         : 6
  4-bit up counter                 : 5
  8-bit up counter                 : 1
# Multiplexers                     : 1
  2-to-1 multiplexer               : 1
# Tristates                        : 25
  1-bit tristate buffer            : 1
  40-bit tristate buffer           : 5
  8-bit tristate buffer            : 19
# Adders/Subtractors               : 1
  8-bit adder carry out            : 1
# Comparators                      : 1
  4-bit comparator equal           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Selecting encoding for FSM_2 ...
Optimizing FSM <FSM_2> on signal <cstate> with one-hot encoding.
Selecting encoding for FSM_1 ...
Optimizing FSM <FSM_1> on signal <state> with one-hot encoding.
Selecting encoding for FSM_0 ...
Optimizing FSM <FSM_0> on signal <state> with one-hot encoding.

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1291 - FF/Latch <data_reg_5> is unconnected in block <inst_decoder>.
WARNING:Xst:1291 - FF/Latch <dout_byte_5> is unconnected in block <XLXI_113>.

Optimizing unit <chrono48_stop3> ...

Optimizing unit <DAC> ...

Optimizing unit <priority_encoder> ...

Optimizing unit <inst_decoder> ...

Optimizing unit <uart_baud> ...

Optimizing unit <uart_rx> ...

Optimizing unit <cntr_reg_interface> ...

Optimizing unit <myfd8ce> ...

Optimizing unit <cc8ce1> ...

Optimizing unit <synclogic> ...

Optimizing unit <sel_vernier> ...

Optimizing unit <andline8> ...

Optimizing unit <andline16> ...

Optimizing unit <ildceline8> ...

Optimizing unit <ildceline16> ...

Optimizing unit <xorcy_dline8> ...

Optimizing unit <xorcy_dline16> ...

Optimizing unit <dff_26bits> ...

Optimizing unit <cc24ce> ...

Optimizing unit <andline40> ...

Optimizing unit <ildceline40> ...

Optimizing unit <xorcy_dline40> ...

Optimizing unit <uart_tx> ...

Optimizing unit <cntr_registers> ...

Optimizing unit <counter32bit> ...

Optimizing unit <vernier_40_gates> ...

Optimizing unit <maincount4channel> ...

Optimizing unit <start_channel> ...

Optimizing unit <stop_channel> ...

Optimizing unit <four_stop_channels> ...
Loading device for application Xst from file 'v200.nph' in environment C:/Xilinx.

Mapping all equations...
WARNING:Xst:1291 - FF/Latch <XLXI_113_dout_byte_5> is unconnected in block <chrono48_stop3>.
Building and optimizing final netlist ...
WARNING:Xst:1291 - FF/Latch <XLXI_100_Accum_0> is unconnected in block <chrono48_stop3>.
Found area constraint ratio of 100 (+ 5) on block chrono48_stop3, actual ratio is 24.
FlipFlop XLXI_111_pkt_addr_3 has been replicated 1 time(s)
FlipFlop XLXI_111_pkt_addr_2 has been replicated 1 time(s)
FlipFlop XLXI_111_pkt_addr_0 has been replicated 1 time(s)
FlipFlop XLXI_111_pkt_addr_1 has been replicated 1 time(s)
FlipFlop XLXI_111_cstate_FFd5 has been replicated 2 time(s)

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s200pq208-6 

 Number of Slices:                     550  out of   2352    23%  
 Number of Slice Flip Flops:           475  out of   4704    10%  
 Number of 4 input LUTs:               259  out of   4704     5%  
 Number of bonded IOBs:                 15  out of    144    10%  
 Number of TBUFs:                      352  out of   2352    14%  
 Number of GCLKs:                        2  out of      4    50%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | Clock_Mul_XLXI_1:CLK2X+Clock_Mul_XLXI_2:CLK2X| 151   |
out_pulse(XLXI_131/XLXI_4/XLXI_5:O)| NONE(*)(XLXI_131/XLXI_4/XLXI_4)| 1     |
XLXI_131/XLXI_3:G                  | NONE                   | 40    |
out_pulse(XLXI_104/XLXI_2/XLXI_18/XLXI_5:O)| NONE(*)(XLXI_104/XLXI_2/XLXI_18/XLXI_4)| 1     |
XLXI_104/XLXI_2/XLXI_9:G           | NONE                   | 40    |
out_pulse(XLXI_104/XLXI_3/XLXI_18/XLXI_5:O)| NONE(*)(XLXI_104/XLXI_3/XLXI_18/XLXI_4)| 1     |
XLXI_104/XLXI_3/XLXI_9:G           | NONE                   | 40    |
out_pulse(XLXI_104/XLXI_4/XLXI_18/XLXI_5:O)| NONE(*)(XLXI_104/XLXI_4/XLXI_18/XLXI_4)| 1     |
XLXI_104/XLXI_4/XLXI_9:G           | NONE                   | 40    |
out_pulse(XLXI_104/XLXI_5/XLXI_18/XLXI_5:O)| NONE(*)(XLXI_104/XLXI_5/XLXI_18/XLXI_4)| 1     |
XLXI_104/XLXI_5/XLXI_9:G           | NONE                   | 40    |
clk                                | IBUFG                  | 113   |
XLXI_111_cstate_FFd3:Q             | NONE                   | 4     |
XLXI_113_startbitsync(XLXI_113__n00091:O)| NONE(*)(XLXI_113_start)| 1     |
XLXI_111_cstate_FFd6:Q             | NONE                   | 1     |
-----------------------------------+------------------------+-------+
(*) These 6 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: 31.680ns (Maximum Frequency: 31.566MHz)
   Minimum input arrival time before clock: 2.520ns
   Maximum output required time after clock: 10.266ns
   Maximum combinational path delay: 9.786ns

=========================================================================
Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd d:\tdc48stop_20140630n/_ngo -uc
chrono48_stop.ucf -p xc2s200-pq208-6 chrono48_stop3.ngc chrono48_stop3.ngd 

Reading NGO file "D:/TDC48Stop_20140630N/chrono48_stop3.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "chrono48_stop.ucf" ...

Checking timing specifications ...
Checking expanded design ...
WARNING:NgdBuild:454 - logical net 'XLXI_103/ovf24_intr' has no load
WARNING:NgdBuild:454 - logical net 'XLXI_103/XLXI_13_XLXI_1/CO' has no load
WARNING:NgdBuild:479 - The input pad net 'teststop' is driving one or more clock
   loads that should only use a dedicated clock buffer. This could result in
   large clock skews on this net. Check whether the correct type of BUF is being
   used to drive the clock buffer.

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   3

Total memory usage is 41036 kilobytes

Writing NGD file "chrono48_stop3.ngd" ...

Writing NGDBUILD log file "chrono48_stop3.bld"...

NGDBUILD done.
Completed process "Translate".



Started process "Map".

Using target part "2s200pq208-6".
Removing unused or disabled logic...
Running cover...
Running directed packing...
ERROR:Pack:1107 - Unable to combine the following symbols into a single IOB
   component:
   	PAD symbol "dev_addr<2>" (Pad Signal = dev_addr<2>)
   	BUF symbol "dev_addr_2_IBUF" (Output Signal = dev_addr_2_IBUF)
   Each of the following constraints specifies an illegal physical site for a
   component of type IOB:
   	Symbol "dev_addr<2>" (LOC=P182)
   Please correct the constraints accordingly.

Mapping completed.
See MAP report file "chrono48_stop3_map.mrp" for details.
Problem encountered during the packing phase.

Design Summary
--------------
Number of errors   :   1
Number of warnings :  48
ERROR: MAP failed
Process "Map" did not complete.

Mapping Module chrono48_stop3 . . .
MAP command line:
map -intstyle ise -p xc2s200-pq208-6 -cm area  -k 4 -c 100 -tx on -o chrono48_stop3_map.ncd chrono48_stop3.ngd chrono48_stop3.pcf
Mapping Module chrono48_stop3: failed


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling source file "inst_decoder.v"
Module <inst_decoder> compiled
No errors in compilation
Analysis of file <inst_decoder.prj> succeeded.
 

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <inst_decoder>.
Module <inst_decoder> is correct for synthesis.
 
Analyzing module <IBUF>.
Analyzing module <IBUFG>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <inst_decoder>.
    Related source file is inst_decoder.v.
WARNING:Xst:646 - Signal <data_reg<5>> is assigned but never used.
WARNING:Xst:646 - Signal <shift<5>> is assigned but never used.
    Found finite state machine <FSM_0> for signal <cstate>.
    -----------------------------------------------------------------------
    | States             | 11                                             |
    | Transitions        | 20                                             |
    | Inputs             | 9                                              |
    | Outputs            | 8                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | res (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00000000001                                    |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 5-bit register for signal <pkt_addr>.
    Found 4-bit comparator equal for signal <$n0025> created at line 216.
    Found 8-bit register for signal <data_reg>.
    Found 4-bit register for signal <dev_addr_reg>.
    Found 6-bit register for signal <shift>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  23 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <inst_decoder> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# FSMs                             : 1
# Registers                        : 9
  1-bit register                   : 6
  8-bit register                   : 1
  4-bit register                   : 1
  5-bit register                   : 1
# Comparators                      : 1
  4-bit comparator equal           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Selecting encoding for FSM_0 ...
Optimizing FSM <FSM_0> on signal <cstate> with one-hot encoding.

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1291 - FF/Latch <data_reg_5> is unconnected in block <inst_decoder>.

Optimizing unit <inst_decoder> ...
Loading device for application Xst from file 'v200.nph' in environment C:/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block inst_decoder, actual ratio is 0.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s200pq208-6 

 Number of Slices:                      19  out of   2352     0%  
 Number of Slice Flip Flops:            31  out of   4704     0%  
 Number of 4 input LUTs:                19  out of   4704     0%  
 Number of bonded IOBs:                 33  out of    144    22%  
 Number of GCLKs:                        1  out of      4    25%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 31    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: 6.142ns (Maximum Frequency: 162.813MHz)
   Minimum input arrival time before clock: 2.520ns
   Maximum output required time after clock: 10.127ns
   Maximum combinational path delay: 10.296ns

=========================================================================
Completed process "Synthesize".



Project Navigator Auto-Make Log File
-------------------------------------


Started process "View Verilog Functional Model".

Release 6.1i - sch2verilog G.23
Copyright (c) 1995-2003 Xilinx, Inc.  All rights reserved.
WARNING:DesignEntry:15 - Bus "dout(7:0)" is connected to too many source pins
   and/or IO Ports. A Wired Or connection will be used
WARNING:DesignEntry:15 - Bus "XLXN_76(39:0)" is connected to too many source
   pins and/or IO Ports. A Wired Or connection will be used
WARNING:DesignEntry:13 - Net "intr" is connected to source pins and/or IO ports
   while there is no load pin connected to it
WARNING:DesignEntry:13 - Net "uart_rdy" is connected to source pins and/or IO
   ports while there is no load pin connected to it
WARNING:DesignEntry:13 - Net "start_sync" is connected to source pins and/or IO
   ports while there is no load pin connected to it
WARNING:DesignEntry:11 - Net "XLXN_180" is connected to load pins and/or IO
   Port, but there is no source pin or IO Port connected to it
WARNING:DesignEntry:13 - Net "XLXN_111" is connected to source pins and/or IO
   ports while there is no load pin connected to it
WARNING:DesignEntry:13 - Net "cmd_rst_test" is connected to source pins and/or
   IO ports while there is no load pin connected to it
DRC Check completed: No Error found.
Verilog netlist file generated.
Completed process "View Verilog Functional Model".





Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling source file "clk_mul.vf"
Module <clk_mul> compiled
Compiling source file "router.v"
Module <router> compiled
Compiling source file "gen_sel_signals.v"
Module <gen_sel_signals> compiled
Compiling source file "fpga_addr_out.v"
Module <fpga_addr_out> compiled
Compiling source file "DAC.v"
Module <DAC> compiled
Compiling source file "priority_encoder.v"
Module <priority_encoder> compiled
Compiling source file "myfd8ce.vf"
Module <myfd8ce> compiled
Compiling source file "DFF_26bits.vf"
Module <dff_26bits> compiled
Compiling source file "cntr_registers.vf"
Module <cntr_registers> compiled
Compiling source file "cntr_reg_interface.v"
Module <cntr_reg_interface> compiled
Compiling source file "cc8ce1.vf"
Module <cc8ce1> compiled
Compiling source file "cc24ce.vf"
Module <cc24ce> compiled
Compiling source file "counter32bit.vf"
Module <counter32bit> compiled
Compiling source file "MainCount4Channel.vf"
Module <maincount4channel> compiled
Compiling source file "synclogic.vf"
Module <synclogic> compiled
Compiling source file "sel_vernier.v"
Module <sel_vernier> compiled
Compiling source file "andline8.vf"
Module <andline8> compiled
Compiling source file "andline16.vf"
Module <andline16> compiled
Compiling source file "andline40.vf"
Module <andline40> compiled
Compiling source file "ildceline8.vf"
Module <ildceline8> compiled
Compiling source file "ildceline16.vf"
Module <ildceline16> compiled
Compiling source file "ildceline40.vf"
Module <ildceline40> compiled
Compiling source file "xorcy_dline8.vf"
Module <xorcy_dline8> compiled
Compiling source file "xorcy_dline16.vf"
Module <xorcy_dline16> compiled
Compiling source file "xorcy_dline40.vf"
Module <xorcy_dline40> compiled
Compiling source file "vernier_40_gates.vf"
Module <vernier_40_gates> compiled
Compiling source file "stop_channel.vf"
Module <stop_channel> compiled
Compiling source file "four_stop_channels.vf"
Module <four_stop_channels> compiled
Compiling source file "inst_decoder.v"
Compiling source file "uart_baud.v"
Module <inst_decoder> compiled
Module <uart_baud> compiled
Compiling source file "uart_rx.v"
Module <uart_rx> compiled
Compiling source file "uart_tx.v"
Module <uart_tx> compiled
Compiling source file "start_channel.vf"
Module <start_channel> compiled
Compiling source file "Chrono48_stop3.vf"
Module <chrono48_stop3> compiled
No errors in compilation
Analysis of file <chrono48_stop3.prj> succeeded.
 

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <chrono48_stop3>.
Module <chrono48_stop3> is correct for synthesis.
 
    Set user-defined property "RLOC_ORIGIN =  R5C26" for instance <XLXI_103> in unit <chrono48_stop3>.
    Set user-defined property "RLOC_ORIGIN =  R8C3" for instance <XLXI_104> in unit <chrono48_stop3>.
    Set user-defined property "RLOC_ORIGIN =  R27C7" for instance <XLXI_131> in unit <chrono48_stop3>.
Analyzing module <clk_mul>.
Module <clk_mul> is correct for synthesis.
 
    Set user-defined property "LOC =  dll0" for instance <XLXI_1> in unit <clk_mul>.
    Set user-defined property "CLKDV_DIVIDE =  16.000000" for instance <XLXI_1> in unit <clk_mul>.
    Set user-defined property "DUTY_CYCLE_CORRECTION =  true" for instance <XLXI_1> in unit <clk_mul>.
    Set user-defined property "LOC =  dll1" for instance <XLXI_2> in unit <clk_mul>.
    Set user-defined property "CLKDV_DIVIDE =  16.000000" for instance <XLXI_2> in unit <clk_mul>.
    Set user-defined property "DUTY_CYCLE_CORRECTION =  true" for instance <XLXI_2> in unit <clk_mul>.
    Set user-defined property "LOC =  gclkbuf0" for instance <XLXI_4> in unit <clk_mul>.
    Set user-defined property "LOC =  gclkbuf1" for instance <XLXI_5> in unit <clk_mul>.
Analyzing module <CLKDLL>.
Analyzing module <IBUFG>.
Analyzing module <BUFG>.
Analyzing module <INV>.
Analyzing module <IBUF>.
Analyzing module <OBUF_F_24>.
Analyzing module <router>.
Module <router> is correct for synthesis.
 
Analyzing module <gen_sel_signals>.
Module <gen_sel_signals> is correct for synthesis.
 
Analyzing module <fpga_addr_out>.
Module <fpga_addr_out> is correct for synthesis.
 
Analyzing module <DAC>.
Module <DAC> is correct for synthesis.
 
Analyzing module <priority_encoder>.
Module <priority_encoder> is correct for synthesis.
 
Analyzing module <maincount4channel>.
Module <maincount4channel> is correct for synthesis.
 
    Set user-defined property "RLOC =  R5C3" for instance <XLXI_11> in unit <maincount4channel>.
Analyzing module <cntr_registers>.
Module <cntr_registers> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0" for instance <XLXI_37> in unit <cntr_registers>.
    Set user-defined property "RLOC =  R1C0" for instance <XLXI_38> in unit <cntr_registers>.
    Set user-defined property "RLOC =  R2C0" for instance <XLXI_39> in unit <cntr_registers>.
    Set user-defined property "RLOC =  R3C0" for instance <XLXI_40> in unit <cntr_registers>.
Analyzing module <dff_26bits>.
Module <dff_26bits> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C4" for instance <XLXI_5> in unit <dff_26bits>.
    Set user-defined property "RLOC =  R0C8" for instance <XLXI_6> in unit <dff_26bits>.
    Set user-defined property "RLOC =  R0C12.S1" for instance <XLXI_7> in unit <dff_26bits>.
    Set user-defined property "INIT =  0" for instance <XLXI_7> in unit <dff_26bits>.
    Set user-defined property "RLOC =  R0C12.S0" for instance <XLXI_8> in unit <dff_26bits>.
    Set user-defined property "INIT =  0" for instance <XLXI_8> in unit <dff_26bits>.
    Set user-defined property "RLOC =  R0C0" for instance <XLXI_9> in unit <dff_26bits>.
    Set user-defined property "RLOC =  R0C13.S1" for instance <XLXI_10> in unit <dff_26bits>.
    Set user-defined property "INIT =  0" for instance <XLXI_10> in unit <dff_26bits>.
Analyzing module <myfd8ce>.
Module <myfd8ce> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0.S1" for instance <I_Q0> in unit <myfd8ce>.
    Set user-defined property "INIT =  0" for instance <I_Q0> in unit <myfd8ce>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <I_Q1> in unit <myfd8ce>.
    Set user-defined property "INIT =  0" for instance <I_Q1> in unit <myfd8ce>.
    Set user-defined property "RLOC =  R0C1.S1" for instance <I_Q2> in unit <myfd8ce>.
    Set user-defined property "INIT =  0" for instance <I_Q2> in unit <myfd8ce>.
    Set user-defined property "RLOC =  R0C1.S0" for instance <I_Q3> in unit <myfd8ce>.
    Set user-defined property "INIT =  0" for instance <I_Q3> in unit <myfd8ce>.
    Set user-defined property "RLOC =  R0C2.S1" for instance <I_Q4> in unit <myfd8ce>.
    Set user-defined property "INIT =  0" for instance <I_Q4> in unit <myfd8ce>.
    Set user-defined property "RLOC =  R0C2.S0" for instance <I_Q5> in unit <myfd8ce>.
    Set user-defined property "INIT =  0" for instance <I_Q5> in unit <myfd8ce>.
    Set user-defined property "RLOC =  R0C3.S1" for instance <I_Q6> in unit <myfd8ce>.
    Set user-defined property "INIT =  0" for instance <I_Q6> in unit <myfd8ce>.
    Set user-defined property "RLOC =  R0C3.S0" for instance <I_Q7> in unit <myfd8ce>.
    Set user-defined property "INIT =  0" for instance <I_Q7> in unit <myfd8ce>.
Analyzing module <FDCE>.
Analyzing module <cntr_reg_interface>.
Module <cntr_reg_interface> is correct for synthesis.
 
Analyzing module <counter32bit>.
Module <counter32bit> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0" for instance <XLXI_1> in unit <counter32bit>.
    Set user-defined property "INIT =  0" for instance <XLXI_5> in unit <counter32bit>.
    Set user-defined property "INIT =  0" for instance <XLXI_9> in unit <counter32bit>.
Analyzing module <cc24ce>.
Module <cc24ce> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0" for instance <XLXI_2> in unit <cc24ce>.
    Set user-defined property "RLOC =  R4C0" for instance <XLXI_3> in unit <cc24ce>.
    Set user-defined property "RLOC =  R8C0" for instance <XLXI_4> in unit <cc24ce>.
    Set user-defined property "RLOC =  R12C0" for instance <XLXI_7> in unit <cc24ce>.
Analyzing module <cc8ce1>.
Module <cc8ce1> is correct for synthesis.
 
    Set user-defined property "RLOC =  R3C0.S0" for instance <I_36_4> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R3C0.S0" for instance <I_36_26> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R3C0.S0" for instance <I_36_35> in unit <cc8ce1>.
    Set user-defined property "INIT =  0" for instance <I_36_35> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R3C0.S0" for instance <I_36_36> in unit <cc8ce1>.
    Set user-defined property "INIT =  0" for instance <I_36_36> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R2C0.S0" for instance <I_36_224> in unit <cc8ce1>.
    Set user-defined property "INIT =  0" for instance <I_36_224> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R2C0.S0" for instance <I_36_233> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R2C0.S0" for instance <I_36_237> in unit <cc8ce1>.
    Set user-defined property "INIT =  0" for instance <I_36_237> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R2C0.S0" for instance <I_36_246> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R1C0.S0" for instance <I_36_250> in unit <cc8ce1>.
    Set user-defined property "INIT =  0" for instance <I_36_250> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R1C0.S0" for instance <I_36_259> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R1C0.S0" for instance <I_36_263> in unit <cc8ce1>.
    Set user-defined property "INIT =  0" for instance <I_36_263> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R1C0.S0" for instance <I_36_272> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <I_36_276> in unit <cc8ce1>.
    Set user-defined property "INIT =  0" for instance <I_36_276> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <I_36_285> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <I_36_289> in unit <cc8ce1>.
    Set user-defined property "INIT =  0" for instance <I_36_289> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <I_36_298> in unit <cc8ce1>.
Analyzing module <MUXCY_L>.
Analyzing module <XORCY>.
Analyzing module <MUXCY>.
Analyzing module <AND2B1>.
Analyzing module <VCC>.
Analyzing module <four_stop_channels>.
Module <four_stop_channels> is correct for synthesis.
 
    Set user-defined property "RLOC =  R14C0" for instance <XLXI_2> in unit <four_stop_channels>.
    Set user-defined property "RLOC =  R12C0" for instance <XLXI_3> in unit <four_stop_channels>.
    Set user-defined property "RLOC =  R10C0" for instance <XLXI_4> in unit <four_stop_channels>.
    Set user-defined property "RLOC =  R8C0" for instance <XLXI_5> in unit <four_stop_channels>.
Analyzing module <stop_channel>.
Module <stop_channel> is correct for synthesis.
 
    Set user-defined property "INIT =  0" for instance <XLXI_17> in unit <stop_channel>.
    Set user-defined property "RLOC =  R1C0" for instance <XLXI_18> in unit <stop_channel>.
    Set user-defined property "RLOC =  R0C1" for instance <XLXI_19> in unit <stop_channel>.
Analyzing module <XOR2>.
Analyzing module <AND2>.
Analyzing module <FDC>.
Analyzing module <synclogic>.
Module <synclogic> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0.S0" for instance <ff_clksyn> in unit <synclogic>.
    Set user-defined property "INIT =  0" for instance <ff_clksyn> in unit <synclogic>.
    Set user-defined property "RLOC =  R0C0.S1" for instance <XLXI_4> in unit <synclogic>.
    Set user-defined property "INIT =  0" for instance <XLXI_4> in unit <synclogic>.
    Set user-defined property "RLOC =  R0C0.S1" for instance <XLXI_6> in unit <synclogic>.
Analyzing module <OR2>.
Analyzing module <FMAP>.
Analyzing module <vernier_40_gates>.
Module <vernier_40_gates> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0" for instance <XLXI_2> in unit <vernier_40_gates>.
    Set user-defined property "RLOC =  R1C0" for instance <XLXI_3> in unit <vernier_40_gates>.
    Set user-defined property "RLOC =  R1C0" for instance <XLXI_4> in unit <vernier_40_gates>.
Analyzing module <sel_vernier>.
Module <sel_vernier> is correct for synthesis.
 
Analyzing module <andline40>.
Module <andline40> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C16" for instance <XLXI_1> in unit <andline40>.
    Set user-defined property "RLOC =  R0C8" for instance <XLXI_2> in unit <andline40>.
    Set user-defined property "RLOC =  R0C0" for instance <XLXI_3> in unit <andline40>.
Analyzing module <andline8>.
Module <andline8> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0.S1" for instance <and_0> in unit <andline8>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <and_1> in unit <andline8>.
    Set user-defined property "RLOC =  R0C1.S1" for instance <and_2> in unit <andline8>.
    Set user-defined property "RLOC =  R0C1.S0" for instance <and_3> in unit <andline8>.
    Set user-defined property "RLOC =  R0C2.S1" for instance <and_4> in unit <andline8>.
    Set user-defined property "RLOC =  R0C2.S0" for instance <and_5> in unit <andline8>.
    Set user-defined property "RLOC =  R0C3.S1" for instance <and_6> in unit <andline8>.
    Set user-defined property "RLOC =  R0C3.S0" for instance <and_7> in unit <andline8>.
Analyzing module <MULT_AND>.
Analyzing module <andline16>.
Module <andline16> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0.S1" for instance <and_0> in unit <andline16>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <and_1> in unit <andline16>.
    Set user-defined property "RLOC =  R0C1.S1" for instance <and_2> in unit <andline16>.
    Set user-defined property "RLOC =  R0C1.S0" for instance <and_3> in unit <andline16>.
    Set user-defined property "RLOC =  R0C2.S1" for instance <and_4> in unit <andline16>.
    Set user-defined property "RLOC =  R0C2.S0" for instance <and_5> in unit <andline16>.
    Set user-defined property "RLOC =  R0C3.S1" for instance <and_6> in unit <andline16>.
    Set user-defined property "RLOC =  R0C3.S0" for instance <and_7> in unit <andline16>.
    Set user-defined property "RLOC =  R0C4.S1" for instance <and_8> in unit <andline16>.
    Set user-defined property "RLOC =  R0C4.S0" for instance <and_9> in unit <andline16>.
    Set user-defined property "RLOC =  R0C5.S1" for instance <and_10> in unit <andline16>.
    Set user-defined property "RLOC =  R0C5.S0" for instance <and_11> in unit <andline16>.
    Set user-defined property "RLOC =  R0C6.S1" for instance <and_12> in unit <andline16>.
    Set user-defined property "RLOC =  R0C6.S0" for instance <and_13> in unit <andline16>.
    Set user-defined property "RLOC =  R0C7.S1" for instance <and_14> in unit <andline16>.
    Set user-defined property "RLOC =  R0C7.S0" for instance <and_15> in unit <andline16>.
Analyzing module <ildceline40>.
Module <ildceline40> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C16" for instance <XLXI_4> in unit <ildceline40>.
    Set user-defined property "RLOC =  R0C8" for instance <XLXI_5> in unit <ildceline40>.
    Set user-defined property "RLOC =  R0C0" for instance <XLXI_6> in unit <ildceline40>.
Analyzing module <ildceline8>.
Module <ildceline8> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0.S1" for instance <latch_0> in unit <ildceline8>.
    Set user-defined property "INIT =  0" for instance <latch_0> in unit <ildceline8>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <latch_1> in unit <ildceline8>.
    Set user-defined property "INIT =  0" for instance <latch_1> in unit <ildceline8>.
    Set user-defined property "RLOC =  R0C1.S1" for instance <latch_2> in unit <ildceline8>.
    Set user-defined property "INIT =  0" for instance <latch_2> in unit <ildceline8>.
    Set user-defined property "RLOC =  R0C1.S0" for instance <latch_3> in unit <ildceline8>.
    Set user-defined property "INIT =  0" for instance <latch_3> in unit <ildceline8>.
    Set user-defined property "RLOC =  R0C2.S1" for instance <latch_4> in unit <ildceline8>.
    Set user-defined property "INIT =  0" for instance <latch_4> in unit <ildceline8>.
    Set user-defined property "RLOC =  R0C2.S0" for instance <latch_5> in unit <ildceline8>.
    Set user-defined property "INIT =  0" for instance <latch_5> in unit <ildceline8>.
    Set user-defined property "RLOC =  R0C3.S1" for instance <latch_6> in unit <ildceline8>.
    Set user-defined property "INIT =  0" for instance <latch_6> in unit <ildceline8>.
    Set user-defined property "RLOC =  R0C3.S0" for instance <latch_7> in unit <ildceline8>.
    Set user-defined property "INIT =  0" for instance <latch_7> in unit <ildceline8>.
Analyzing module <LDCE_1>.
Analyzing module <ildceline16>.
Module <ildceline16> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0.S1" for instance <latch_0> in unit <ildceline16>.
    Set user-defined property "INIT =  0" for instance <latch_0> in unit <ildceline16>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <latch_1> in unit <ildceline16>.
    Set user-defined property "INIT =  0" for instance <latch_1> in unit <ildceline16>.
    Set user-defined property "RLOC =  R0C1.S1" for instance <latch_2> in unit <ildceline16>.
    Set user-defined property "INIT =  0" for instance <latch_2> in unit <ildceline16>.
    Set user-defined property "RLOC =  R0C1.S0" for instance <latch_3> in unit <ildceline16>.
    Set user-defined property "INIT =  0" for instance <latch_3> in unit <ildceline16>.
    Set user-defined property "RLOC =  R0C2.S1" for instance <latch_4> in unit <ildceline16>.
    Set user-defined property "INIT =  0" for instance <latch_4> in unit <ildceline16>.
    Set user-defined property "RLOC =  R0C2.S0" for instance <latch_5> in unit <ildceline16>.
    Set user-defined property "INIT =  0" for instance <latch_5> in unit <ildceline16>.
    Set user-defined property "RLOC =  R0C3.S1" for instance <latch_6> in unit <ildceline16>.
    Set user-defined property "INIT =  0" for instance <latch_6> in unit <ildceline16>.
    Set user-defined property "RLOC =  R0C3.S0" for instance <latch_7> in unit <ildceline16>.
    Set user-defined property "INIT =  0" for instance <latch_7> in unit <ildceline16>.
    Set user-defined property "RLOC =  R0C4.S1" for instance <latch_8> in unit <ildceline16>.
    Set user-defined property "INIT =  0" for instance <latch_8> in unit <ildceline16>.
    Set user-defined property "RLOC =  R0C4.S0" for instance <latch_9> in unit <ildceline16>.
    Set user-defined property "INIT =  0" for instance <latch_9> in unit <ildceline16>.
    Set user-defined property "RLOC =  R0C5.S1" for instance <latch_10> in unit <ildceline16>.
    Set user-defined property "INIT =  0" for instance <latch_10> in unit <ildceline16>.
    Set user-defined property "RLOC =  R0C5.S0" for instance <latch_11> in unit <ildceline16>.
    Set user-defined property "INIT =  0" for instance <latch_11> in unit <ildceline16>.
    Set user-defined property "RLOC =  R0C6.S1" for instance <latch_12> in unit <ildceline16>.
    Set user-defined property "INIT =  0" for instance <latch_12> in unit <ildceline16>.
    Set user-defined property "RLOC =  R0C6.S0" for instance <latch_13> in unit <ildceline16>.
    Set user-defined property "INIT =  0" for instance <latch_13> in unit <ildceline16>.
    Set user-defined property "RLOC =  R0C7.S1" for instance <latch_14> in unit <ildceline16>.
    Set user-defined property "INIT =  0" for instance <latch_14> in unit <ildceline16>.
    Set user-defined property "RLOC =  R0C7.S0" for instance <latch_15> in unit <ildceline16>.
    Set user-defined property "INIT =  0" for instance <latch_15> in unit <ildceline16>.
Analyzing module <xorcy_dline40>.
Module <xorcy_dline40> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0.S1" for instance <XLXI_3> in unit <xorcy_dline40>.
    Set user-defined property "RLOC =  R0C16" for instance <XLXI_4> in unit <xorcy_dline40>.
    Set user-defined property "RLOC =  R0C8" for instance <XLXI_5> in unit <xorcy_dline40>.
    Set user-defined property "RLOC =  R0C0" for instance <XLXI_6> in unit <xorcy_dline40>.
Analyzing module <xorcy_dline8>.
Module <xorcy_dline8> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0.S1" for instance <xor_0> in unit <xorcy_dline8>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <xor_1> in unit <xorcy_dline8>.
    Set user-defined property "RLOC =  R0C1.S1" for instance <xor_2> in unit <xorcy_dline8>.
    Set user-defined property "RLOC =  R0C1.S0" for instance <xor_3> in unit <xorcy_dline8>.
    Set user-defined property "RLOC =  R0C2.S1" for instance <xor_4> in unit <xorcy_dline8>.
    Set user-defined property "RLOC =  R0C2.S0" for instance <xor_5> in unit <xorcy_dline8>.
    Set user-defined property "RLOC =  R0C3.S1" for instance <xor_6> in unit <xorcy_dline8>.
    Set user-defined property "RLOC =  R0C3.S0" for instance <xor_7> in unit <xorcy_dline8>.
Analyzing module <XORCY_D>.
Analyzing module <xorcy_dline16>.
Module <xorcy_dline16> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0.S1" for instance <xor_0> in unit <xorcy_dline16>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <xor_1> in unit <xorcy_dline16>.
    Set user-defined property "RLOC =  R0C1.S1" for instance <xor_2> in unit <xorcy_dline16>.
    Set user-defined property "RLOC =  R0C1.S0" for instance <xor_3> in unit <xorcy_dline16>.
    Set user-defined property "RLOC =  R0C2.S1" for instance <xor_4> in unit <xorcy_dline16>.
    Set user-defined property "RLOC =  R0C2.S0" for instance <xor_5> in unit <xorcy_dline16>.
    Set user-defined property "RLOC =  R0C3.S1" for instance <xor_6> in unit <xorcy_dline16>.
    Set user-defined property "RLOC =  R0C3.S0" for instance <xor_7> in unit <xorcy_dline16>.
    Set user-defined property "RLOC =  R0C4.S1" for instance <xor_8> in unit <xorcy_dline16>.
    Set user-defined property "RLOC =  R0C4.S0" for instance <xor_9> in unit <xorcy_dline16>.
    Set user-defined property "RLOC =  R0C5.S1" for instance <xor_10> in unit <xorcy_dline16>.
    Set user-defined property "RLOC =  R0C5.S0" for instance <xor_11> in unit <xorcy_dline16>.
    Set user-defined property "RLOC =  R0C6.S1" for instance <xor_12> in unit <xorcy_dline16>.
    Set user-defined property "RLOC =  R0C6.S0" for instance <xor_13> in unit <xorcy_dline16>.
    Set user-defined property "RLOC =  R0C7.S1" for instance <xor_14> in unit <xorcy_dline16>.
    Set user-defined property "RLOC =  R0C7.S0" for instance <xor_15> in unit <xorcy_dline16>.
Analyzing module <inst_decoder>.
Module <inst_decoder> is correct for synthesis.
 
Analyzing module <uart_baud>.
Module <uart_baud> is correct for synthesis.
 
Analyzing module <uart_rx>.
Module <uart_rx> is correct for synthesis.
 
Analyzing module <uart_tx>.
Module <uart_tx> is correct for synthesis.
 
Analyzing module <GND>.
Analyzing module <start_channel>.
Module <start_channel> is correct for synthesis.
 
    Set user-defined property "RLOC =  R1C0" for instance <XLXI_4> in unit <start_channel>.
    Set user-defined property "RLOC =  R0C2" for instance <XLXI_5> in unit <start_channel>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <xorcy_dline16>.
    Related source file is xorcy_dline16.vf.
Unit <xorcy_dline16> synthesized.


Synthesizing Unit <xorcy_dline8>.
    Related source file is xorcy_dline8.vf.
Unit <xorcy_dline8> synthesized.


Synthesizing Unit <ildceline16>.
    Related source file is ildceline16.vf.
Unit <ildceline16> synthesized.


Synthesizing Unit <ildceline8>.
    Related source file is ildceline8.vf.
Unit <ildceline8> synthesized.


Synthesizing Unit <andline16>.
    Related source file is andline16.vf.
Unit <andline16> synthesized.


Synthesizing Unit <andline8>.
    Related source file is andline8.vf.
Unit <andline8> synthesized.


Synthesizing Unit <xorcy_dline40>.
    Related source file is xorcy_dline40.vf.
Unit <xorcy_dline40> synthesized.


Synthesizing Unit <ildceline40>.
    Related source file is ildceline40.vf.
Unit <ildceline40> synthesized.


Synthesizing Unit <andline40>.
    Related source file is andline40.vf.
Unit <andline40> synthesized.


Synthesizing Unit <sel_vernier>.
    Related source file is sel_vernier.v.
    Found 40-bit tristate buffer for signal <Vout>.
    Summary:
	inferred  40 Tristate(s).
Unit <sel_vernier> synthesized.


Synthesizing Unit <vernier_40_gates>.
    Related source file is vernier_40_gates.vf.
Unit <vernier_40_gates> synthesized.


Synthesizing Unit <synclogic>.
    Related source file is synclogic.vf.
Unit <synclogic> synthesized.


Synthesizing Unit <stop_channel>.
    Related source file is stop_channel.vf.
Unit <stop_channel> synthesized.


Synthesizing Unit <cc8ce1>.
    Related source file is cc8ce1.vf.
Unit <cc8ce1> synthesized.


Synthesizing Unit <cc24ce>.
    Related source file is cc24ce.vf.
WARNING:Xst:646 - Signal <ovf26> is assigned but never used.
Unit <cc24ce> synthesized.


Synthesizing Unit <myfd8ce>.
    Related source file is myfd8ce.vf.
Unit <myfd8ce> synthesized.


Synthesizing Unit <dff_26bits>.
    Related source file is DFF_26bits.vf.
Unit <dff_26bits> synthesized.


Synthesizing Unit <counter32bit>.
    Related source file is counter32bit.vf.
Unit <counter32bit> synthesized.


Synthesizing Unit <cntr_reg_interface>.
    Related source file is cntr_reg_interface.v.
    Found 8-bit tristate buffer for signal <cntr4_in_byte>.
    Found 8-bit tristate buffer for signal <cntr3_in_byte>.
    Found 8-bit tristate buffer for signal <cntr2_in_byte>.
    Found 8-bit tristate buffer for signal <cntr1_in_byte>.
    Summary:
	inferred 128 Tristate(s).
Unit <cntr_reg_interface> synthesized.


Synthesizing Unit <cntr_registers>.
    Related source file is cntr_registers.vf.
Unit <cntr_registers> synthesized.


Synthesizing Unit <start_channel>.
    Related source file is start_channel.vf.
Unit <start_channel> synthesized.


Synthesizing Unit <uart_tx>.
    Related source file is uart_tx.v.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 6                                              |
    | Inputs             | 2                                              |
    | Outputs            | 2                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | 0001                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 9-bit register for signal <data_buf>.
    Found 8-bit register for signal <datareg>.
    Found 1-bit register for signal <din_rdyreg>.
    Found 4-bit up counter for signal <sample_count>.
    Found 4-bit up counter for signal <shift_count>.
    Found 9 1-bit 2-to-1 multiplexers.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   2 Counter(s).
	inferred  18 D-type flip-flop(s).
	inferred   9 Multiplexer(s).
Unit <uart_tx> synthesized.


Synthesizing Unit <uart_rx>.
    Related source file is uart_rx.v.
WARNING:Xst:646 - Signal <dout_byte_temp<0>> is assigned but never used.
    Found finite state machine <FSM_1> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 10                                             |
    | Inputs             | 4                                              |
    | Outputs            | 2                                              |
    | Clock              | clk (rising_edge)                              |
    | Clock enable       | enable (positive)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00001                                          |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit register for signal <dout_byte>.
    Found 4-bit up counter for signal <bit_count>.
    Found 10-bit register for signal <dout_byte_temp>.
    Found 4-bit up counter for signal <sample_count>.
    Found 3-bit register for signal <ser_in_reg>.
    Found 1-bit register for signal <start>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   2 Counter(s).
	inferred  22 D-type flip-flop(s).
Unit <uart_rx> synthesized.


Synthesizing Unit <uart_baud>.
    Related source file is uart_baud.v.
    Found 8-bit up counter for signal <cnt1>.
    Summary:
	inferred   1 Counter(s).
Unit <uart_baud> synthesized.


Synthesizing Unit <inst_decoder>.
    Related source file is inst_decoder.v.
WARNING:Xst:646 - Signal <data_reg<5>> is assigned but never used.
WARNING:Xst:646 - Signal <shift<5>> is assigned but never used.
    Found finite state machine <FSM_2> for signal <cstate>.
    -----------------------------------------------------------------------
    | States             | 11                                             |
    | Transitions        | 20                                             |
    | Inputs             | 9                                              |
    | Outputs            | 8                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | res (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00000000001                                    |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 5-bit register for signal <pkt_addr>.
    Found 4-bit comparator equal for signal <$n0025> created at line 216.
    Found 8-bit register for signal <data_reg>.
    Found 4-bit register for signal <dev_addr_reg>.
    Found 6-bit register for signal <shift>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  23 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <inst_decoder> synthesized.


Synthesizing Unit <four_stop_channels>.
    Related source file is four_stop_channels.vf.
Unit <four_stop_channels> synthesized.


Synthesizing Unit <maincount4channel>.
    Related source file is MainCount4Channel.vf.
WARNING:Xst:646 - Signal <Q<31:27>> is assigned but never used.
Unit <maincount4channel> synthesized.


Synthesizing Unit <priority_encoder>.
    Related source file is priority_encoder.v.
    Found 8-bit tristate buffer for signal <dataOutz>.
    Summary:
	inferred   8 Tristate(s).
Unit <priority_encoder> synthesized.


Synthesizing Unit <DAC>.
    Related source file is DAC.v.
    Found 16x8-bit ROM for signal <dacinreg>.
    Found 8-bit tristate buffer for signal <dac_val>.
    Found 8-bit adder carry out for signal <$n0002>.
    Found 8-bit register for signal <Accum>.
    Found 4-bit up counter for signal <DACaddr>.
    Summary:
	inferred   1 ROM(s).
	inferred   1 Counter(s).
	inferred   8 D-type flip-flop(s).
	inferred   1 Adder/Subtracter(s).
	inferred   8 Tristate(s).
Unit <DAC> synthesized.


Synthesizing Unit <fpga_addr_out>.
    Related source file is fpga_addr_out.v.
    Found 8-bit tristate buffer for signal <dout>.
    Summary:
	inferred   8 Tristate(s).
Unit <fpga_addr_out> synthesized.


Synthesizing Unit <gen_sel_signals>.
    Related source file is gen_sel_signals.v.
WARNING:Xst:646 - Signal <sel_out<31:24>> is assigned but never used.
    Found 32x32-bit ROM for signal <sel_out>.
    Summary:
	inferred   1 ROM(s).
Unit <gen_sel_signals> synthesized.


Synthesizing Unit <router>.
    Related source file is router.v.
    Found 1-bit tristate buffer for signal <tx_uc>.
    Summary:
	inferred   1 Tristate(s).
Unit <router> synthesized.


Synthesizing Unit <clk_mul>.
    Related source file is clk_mul.vf.
Unit <clk_mul> synthesized.


Synthesizing Unit <chrono48_stop3>.
    Related source file is Chrono48_stop3.vf.
WARNING:Xst:646 - Signal <start_sync> is assigned but never used.
WARNING:Xst:646 - Signal <XLXN_111> is assigned but never used.
WARNING:Xst:653 - Signal <XLXN_180> is used but never assigned. Tied to value 0.
WARNING:Xst:646 - Signal <uart_rdy> is assigned but never used.
WARNING:Xst:646 - Signal <cmd_rst_test> is assigned but never used.
WARNING:Xst:646 - Signal <intr> is assigned but never used.
Unit <chrono48_stop3> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# FSMs                             : 3
# ROMs                             : 2
  16x8-bit ROM                     : 1
  32x32-bit ROM                    : 1
# Registers                        : 28
  1-bit register                   : 21
  5-bit register                   : 1
  8-bit register                   : 4
  9-bit register                   : 1
  4-bit register                   : 1
# Counters                         : 6
  4-bit up counter                 : 5
  8-bit up counter                 : 1
# Multiplexers                     : 1
  2-to-1 multiplexer               : 1
# Tristates                        : 25
  1-bit tristate buffer            : 1
  40-bit tristate buffer           : 5
  8-bit tristate buffer            : 19
# Adders/Subtractors               : 1
  8-bit adder carry out            : 1
# Comparators                      : 1
  4-bit comparator equal           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Selecting encoding for FSM_2 ...
Optimizing FSM <FSM_2> on signal <cstate> with one-hot encoding.
Selecting encoding for FSM_1 ...
Optimizing FSM <FSM_1> on signal <state> with one-hot encoding.
Selecting encoding for FSM_0 ...
Optimizing FSM <FSM_0> on signal <state> with one-hot encoding.

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1291 - FF/Latch <data_reg_5> is unconnected in block <inst_decoder>.
WARNING:Xst:1291 - FF/Latch <dout_byte_5> is unconnected in block <XLXI_113>.

Optimizing unit <chrono48_stop3> ...

Optimizing unit <DAC> ...

Optimizing unit <priority_encoder> ...

Optimizing unit <inst_decoder> ...

Optimizing unit <uart_baud> ...

Optimizing unit <uart_rx> ...

Optimizing unit <cntr_reg_interface> ...

Optimizing unit <myfd8ce> ...

Optimizing unit <cc8ce1> ...

Optimizing unit <synclogic> ...

Optimizing unit <sel_vernier> ...

Optimizing unit <andline8> ...

Optimizing unit <andline16> ...

Optimizing unit <ildceline8> ...

Optimizing unit <ildceline16> ...

Optimizing unit <xorcy_dline8> ...

Optimizing unit <xorcy_dline16> ...

Optimizing unit <dff_26bits> ...

Optimizing unit <cc24ce> ...

Optimizing unit <andline40> ...

Optimizing unit <ildceline40> ...

Optimizing unit <xorcy_dline40> ...

Optimizing unit <uart_tx> ...

Optimizing unit <cntr_registers> ...

Optimizing unit <counter32bit> ...

Optimizing unit <vernier_40_gates> ...

Optimizing unit <maincount4channel> ...

Optimizing unit <start_channel> ...

Optimizing unit <stop_channel> ...

Optimizing unit <four_stop_channels> ...
Loading device for application Xst from file 'v200.nph' in environment C:/Xilinx.

Mapping all equations...
WARNING:Xst:1291 - FF/Latch <XLXI_113_dout_byte_5> is unconnected in block <chrono48_stop3>.
Building and optimizing final netlist ...
WARNING:Xst:1291 - FF/Latch <XLXI_100_Accum_0> is unconnected in block <chrono48_stop3>.
Found area constraint ratio of 100 (+ 5) on block chrono48_stop3, actual ratio is 24.
FlipFlop XLXI_111_pkt_addr_3 has been replicated 1 time(s)
FlipFlop XLXI_111_pkt_addr_2 has been replicated 1 time(s)
FlipFlop XLXI_111_pkt_addr_0 has been replicated 1 time(s)
FlipFlop XLXI_111_pkt_addr_1 has been replicated 1 time(s)
FlipFlop XLXI_111_cstate_FFd5 has been replicated 2 time(s)

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s200pq208-6 

 Number of Slices:                     550  out of   2352    23%  
 Number of Slice Flip Flops:           475  out of   4704    10%  
 Number of 4 input LUTs:               259  out of   4704     5%  
 Number of bonded IOBs:                 15  out of    144    10%  
 Number of TBUFs:                      352  out of   2352    14%  
 Number of GCLKs:                        2  out of      4    50%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | Clock_Mul_XLXI_1:CLK2X+Clock_Mul_XLXI_2:CLK2X| 151   |
out_pulse(XLXI_131/XLXI_4/XLXI_5:O)| NONE(*)(XLXI_131/XLXI_4/XLXI_4)| 1     |
XLXI_131/XLXI_3:G                  | NONE                   | 40    |
out_pulse(XLXI_104/XLXI_2/XLXI_18/XLXI_5:O)| NONE(*)(XLXI_104/XLXI_2/XLXI_18/XLXI_4)| 1     |
XLXI_104/XLXI_2/XLXI_9:G           | NONE                   | 40    |
out_pulse(XLXI_104/XLXI_3/XLXI_18/XLXI_5:O)| NONE(*)(XLXI_104/XLXI_3/XLXI_18/XLXI_4)| 1     |
XLXI_104/XLXI_3/XLXI_9:G           | NONE                   | 40    |
out_pulse(XLXI_104/XLXI_4/XLXI_18/XLXI_5:O)| NONE(*)(XLXI_104/XLXI_4/XLXI_18/XLXI_4)| 1     |
XLXI_104/XLXI_4/XLXI_9:G           | NONE                   | 40    |
out_pulse(XLXI_104/XLXI_5/XLXI_18/XLXI_5:O)| NONE(*)(XLXI_104/XLXI_5/XLXI_18/XLXI_4)| 1     |
XLXI_104/XLXI_5/XLXI_9:G           | NONE                   | 40    |
clk                                | IBUFG                  | 113   |
XLXI_111_cstate_FFd3:Q             | NONE                   | 4     |
XLXI_113_startbitsync(XLXI_113__n00091:O)| NONE(*)(XLXI_113_start)| 1     |
XLXI_111_cstate_FFd6:Q             | NONE                   | 1     |
-----------------------------------+------------------------+-------+
(*) These 6 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: 31.680ns (Maximum Frequency: 31.566MHz)
   Minimum input arrival time before clock: 2.520ns
   Maximum output required time after clock: 10.266ns
   Maximum combinational path delay: 10.435ns

=========================================================================
Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd d:\tdc48stop_20140630n/_ngo -uc
chrono48_stop.ucf -p xc2s200-pq208-6 chrono48_stop3.ngc chrono48_stop3.ngd 

Reading NGO file "D:/TDC48Stop_20140630N/chrono48_stop3.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "chrono48_stop.ucf" ...

Checking timing specifications ...
Checking expanded design ...
WARNING:NgdBuild:477 - clock net 'XLXI_111_dev_addrf<2>' has non-clock
   connections. These problematic connections include:
     pin I2 on block XLXI_50_I0_EnableTr_INV53 with type LUT4
WARNING:NgdBuild:478 - clock net 'XLXI_111_dev_addrf<2>' drives no clock pins
WARNING:NgdBuild:454 - logical net 'XLXI_103/ovf24_intr' has no load
WARNING:NgdBuild:454 - logical net 'XLXI_103/XLXI_13_XLXI_1/CO' has no load
WARNING:NgdBuild:479 - The input pad net 'teststop' is driving one or more clock
   loads that should only use a dedicated clock buffer. This could result in
   large clock skews on this net. Check whether the correct type of BUF is being
   used to drive the clock buffer.

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   5

Total memory usage is 41036 kilobytes

Writing NGD file "chrono48_stop3.ngd" ...

Writing NGDBUILD log file "chrono48_stop3.bld"...

NGDBUILD done.
Completed process "Translate".



Started process "Map".

Using target part "2s200pq208-6".
Removing unused or disabled logic...
Running cover...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
Number of errors:      0
Number of warnings:   55
Logic Utilization:
  Total Number Slice Registers:     467 out of  4,704    9%
    Number used as Flip Flops:                    267
    Number used as Latches:                       200
  Number of 4 input LUTs:           434 out of  4,704    9%
Logic Distribution:
    Number of occupied Slices:                         815 out of  2,352   34%
    Number of Slices containing only related logic:    815 out of    815  100%
    Number of Slices containing unrelated logic:         0 out of    815    0%
        *See NOTES below for an explanation of the effects of unrelated logic
Total Number 4 input LUTs:          669 out of  4,704   14%
      Number used as logic:                       434
      Number used as a route-thru:                235
   Number of bonded IOBs:            13 out of    140    9%
      IOB Flip Flops:                               2
   Number of GCLKs:                   2 out of      4   50%
   Number of GCLKIOBs:                2 out of      4   50%
   Number of DLLs:                    2 out of      4   50%

   Number of RPM macros:            3
Total equivalent gate count for design:  22,319
Additional JTAG gate count for IOBs:  720
Peak Memory Usage:  72 MB

NOTES:

   Related logic is defined as being logic that shares connectivity -
   e.g. two LUTs are "related" if they share common inputs.
   When assembling slices, Map gives priority to combine logic that
   is related.  Doing so results in the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin
   packing unrelated logic into a slice once 99% of the slices are
   occupied through related logic packing.

   Note that once logic distribution reaches the 99% level through
   related logic packing, this does not mean the device is completely
   utilized.  Unrelated logic packing will then begin, continuing until
   all usable LUTs and FFs are occupied.  Depending on your timing
   budget, increased levels of unrelated logic packing may adversely
   affect the overall timing performance of your design.


Mapping completed.
See MAP report file "chrono48_stop3_map.mrp" for details.
Completed process "Map".

Mapping Module chrono48_stop3 . . .
MAP command line:
map -intstyle ise -p xc2s200-pq208-6 -cm area -pr b -k 4 -c 100 -tx on -o chrono48_stop3_map.ncd chrono48_stop3.ngd chrono48_stop3.pcf
Mapping Module chrono48_stop3: DONE



Started process "Place & Route".





Constraints file: chrono48_stop3.pcf

Loading device database for application Par from file "chrono48_stop3_map.ncd".
   "chrono48_stop3" is an NCD, version 2.38, device xc2s200, package pq208,
speed -6
Loading device for application Par from file 'v200.nph' in environment
C:/Xilinx.
Device speed data version:  PRODUCTION 1.27 2003-06-19.


Resolving physical constraints.
Finished resolving physical constraints.

Device utilization summary:

   Number of External GCLKIOBs         2 out of 4      50%
   Number of External IOBs            13 out of 140     9%
      Number of LOCed External IOBs   12 out of 13     92%

   Number of SLICEs                  815 out of 2352   34%

   Number of DLLs                      2 out of 4      50%
   Number of GCLKs                     2 out of 4      50%



Overall effort level (-ol):   Standard (set by user)
Placer effort level (-pl):    Standard (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    Standard (set by user)


Phase 1.1
Phase 1.1 (Checksum:98a150) REAL time: 0 secs 

Phase 2.23
Phase 2.23 (Checksum:1312cfe) REAL time: 0 secs 

Phase 3.3
Phase 3.3 (Checksum:1c9c37d) REAL time: 0 secs 

Phase 4.5
Phase 4.5 (Checksum:26259fc) REAL time: 0 secs 

Phase 5.8
.....
Phase 5.8 (Checksum:b88327) REAL time: 0 secs 

Phase 6.5
Phase 6.5 (Checksum:39386fa) REAL time: 0 secs 

Phase 7.18
Phase 7.18 (Checksum:42c1d79) REAL time: 0 secs 

Writing design to file chrono48_stop3.ncd.

Total REAL time to Placer completion: 2 secs 
Total CPU time to Placer completion: 1 secs 


Phase 1: 3683 unrouted;       REAL time: 2 secs 

Phase 2: 3062 unrouted;       REAL time: 8 secs 

Phase 3: 583 unrouted;       REAL time: 8 secs 

Phase 4: 0 unrouted;       REAL time: 8 secs 

Total REAL time to Router completion: 9 secs 
Total CPU time to Router completion: 8 secs 

Generating "par" statistics.

**************************
Generating Clock Report
**************************

+----------------------------+----------+--------+------------+-------------+
|         Clock Net          | Resource | Fanout |Net Skew(ns)|Max Delay(ns)|
+----------------------------+----------+--------+------------+-------------+
|    clk100mhz_OBUF          |  Global  |  134   |  0.080     |  0.547      |
+----------------------------+----------+--------+------------+-------------+
|XLXI_131/XLXI_4/out_puls    |          |        |            |             |
|                       e    |   Local  |    1   |  0.000     |  0.573      |
+----------------------------+----------+--------+------------+-------------+
|XLXI_104/XLXI_4/XLXI_18/    |          |        |            |             |
|               out_pulse    |   Local  |    1   |  0.000     |  0.573      |
+----------------------------+----------+--------+------------+-------------+
|XLXI_104/XLXI_3/XLXI_18/    |          |        |            |             |
|               out_pulse    |   Local  |    1   |  0.000     |  0.573      |
+----------------------------+----------+--------+------------+-------------+
|XLXI_104/XLXI_2/XLXI_18/    |          |        |            |             |
|               out_pulse    |   Local  |    1   |  0.000     |  0.573      |
+----------------------------+----------+--------+------------+-------------+
|XLXI_104/XLXI_5/XLXI_18/    |          |        |            |             |
|               out_pulse    |   Local  |    1   |  0.000     |  0.587      |
+----------------------------+----------+--------+------------+-------------+
|          clk25mhz          |   Local  |   72   |  1.802     |  4.887      |
+----------------------------+----------+--------+------------+-------------+
|    XLXI_111_cstate_FFd3    |   Local  |    4   |  0.038     |  3.139      |
+----------------------------+----------+--------+------------+-------------+
|    XLXI_111_cstate_FFd6    |   Local  |    2   |  0.000     |  1.162      |
+----------------------------+----------+--------+------------+-------------+
|   XLXI_113_startbitsync    |   Local  |    1   |  0.000     |  0.573      |
+----------------------------+----------+--------+------------+-------------+

Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 9 secs 
Total CPU time to PAR completion: 8 secs 

Peak Memory Usage:  68 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.

Writing design to file chrono48_stop3.ncd.


PAR done.
Completed process "Place & Route".


Started process "Generate Post-Place & Route Static Timing".


Analysis completed Fri Jul 18 09:55:54 2014
--------------------------------------------------------------------------------

Generating Report ...

Completed process "Generate Post-Place & Route Static Timing".

Place & Route Module chrono48_stop3 . . .
PAR command line: par -w -intstyle ise -ol std -t 1 chrono48_stop3_map.ncd chrono48_stop3.ncd chrono48_stop3.pcf
PAR completed successfully




Started process "Generate Programming File".

Completed process "Generate Programming File".


