Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.3 (lin64) Build 1034051 Fri Oct  3 16:32:59 MDT 2014
| Date         : Wed Apr  8 17:15:33 2015
| Host         : paasei running 64-bit Scientific Linux release 6.5 (Carbon)
| Command      : report_timing -delay_type min -max_paths 10 -sort_by group -input_pins -file postroute_timing_min.rpt
| Design       : paj_raygentop_hierarchy_no_mem
| Device       : xcku035-ffva1156
| Speed File   : -3  PREVIEW 1.10 09-18-2014
-----------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 resultwriteinst/fifo3insta/pos_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            resultwriteinst/fifo3insta/pos_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.127ns  (logic 0.067ns (52.756%)  route 0.060ns (47.244%))
  Logic Levels:           1  (LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  tm3_clk_v0
                         net (fo=1194, unset)         0.000     0.000    resultwriteinst/fifo3insta/tm3_clk_v0
    SLICE_X50Y137                                                     r  resultwriteinst/fifo3insta/pos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y137        FDRE (Prop_FDRE_C_Q)         0.052     0.052 r  resultwriteinst/fifo3insta/pos_reg[1]/Q
                         net (fo=55, routed)          0.048     0.100    resultwriteinst/fifo3insta/n_0_pos_reg[1]
    SLICE_X50Y137                                                     r  resultwriteinst/fifo3insta/pos[1]_i_1/I2
    SLICE_X50Y137        LUT3 (Prop_LUT3_I2_O)        0.015     0.115 r  resultwriteinst/fifo3insta/pos[1]_i_1/O
                         net (fo=1, routed)           0.012     0.127    resultwriteinst/fifo3insta/n_0_pos[1]_i_1
    SLICE_X50Y137        FDRE                                         r  resultwriteinst/fifo3insta/pos_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  tm3_clk_v0
                         net (fo=1194, unset)         0.000     0.000    resultwriteinst/fifo3insta/tm3_clk_v0
    SLICE_X50Y137                                                     r  resultwriteinst/fifo3insta/pos_reg[1]/C
                         clock pessimism              0.000     0.000    
    SLICE_X50Y137        FDRE (Hold_FDRE_C_D)         0.056     0.056    resultwriteinst/fifo3insta/pos_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.056    
                         arrival time                           0.127    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 resultwriteinst/fifo3instb/pos_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            resultwriteinst/fifo3instb/pos_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.128ns  (logic 0.067ns (52.344%)  route 0.061ns (47.656%))
  Logic Levels:           1  (LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  tm3_clk_v0
                         net (fo=1194, unset)         0.000     0.000    resultwriteinst/fifo3instb/tm3_clk_v0
    SLICE_X50Y137                                                     r  resultwriteinst/fifo3instb/pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y137        FDRE (Prop_FDRE_C_Q)         0.052     0.052 r  resultwriteinst/fifo3instb/pos_reg[0]/Q
                         net (fo=56, routed)          0.049     0.101    resultwriteinst/fifo3instb/n_0_pos_reg[0]
    SLICE_X50Y137                                                     r  resultwriteinst/fifo3instb/pos[1]_i_2/I0
    SLICE_X50Y137        LUT3 (Prop_LUT3_I0_O)        0.015     0.116 r  resultwriteinst/fifo3instb/pos[1]_i_2/O
                         net (fo=1, routed)           0.012     0.128    resultwriteinst/fifo3instb/n_0_pos[1]_i_2
    SLICE_X50Y137        FDRE                                         r  resultwriteinst/fifo3instb/pos_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  tm3_clk_v0
                         net (fo=1194, unset)         0.000     0.000    resultwriteinst/fifo3instb/tm3_clk_v0
    SLICE_X50Y137                                                     r  resultwriteinst/fifo3instb/pos_reg[1]/C
                         clock pessimism              0.000     0.000    
    SLICE_X50Y137        FDRE (Hold_FDRE_C_D)         0.056     0.056    resultwriteinst/fifo3instb/pos_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.056    
                         arrival time                           0.128    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 page_reg/C
                            (rising edge-triggered cell FDSE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            page_reg/D
                            (rising edge-triggered cell FDSE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.134ns  (logic 0.068ns (50.746%)  route 0.066ns (49.254%))
  Logic Levels:           1  (LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  tm3_clk_v0
                         net (fo=1194, unset)         0.000     0.000    tm3_clk_v0
    SLICE_X50Y143                                                     r  page_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y143        FDSE (Prop_FDSE_C_Q)         0.052     0.052 f  page_reg/Q
                         net (fo=8, routed)           0.050     0.102    nextaddr01[15]
    SLICE_X50Y143                                                     f  page_i_1/I0
    SLICE_X50Y143        LUT1 (Prop_LUT1_I0_O)        0.016     0.118 r  page_i_1/O
                         net (fo=1, routed)           0.016     0.134    fbpage
    SLICE_X50Y143        FDSE                                         r  page_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  tm3_clk_v0
                         net (fo=1194, unset)         0.000     0.000    tm3_clk_v0
    SLICE_X50Y143                                                     r  page_reg/C
                         clock pessimism              0.000     0.000    
    SLICE_X50Y143        FDSE (Hold_FDSE_C_D)         0.056     0.056    page_reg
  -------------------------------------------------------------------
                         required time                         -0.056    
                         arrival time                           0.134    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 resultwriteinst/fifo3instb/pos_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            resultwriteinst/fifo3instb/pos_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.134ns  (logic 0.068ns (50.746%)  route 0.066ns (49.254%))
  Logic Levels:           1  (LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  tm3_clk_v0
                         net (fo=1194, unset)         0.000     0.000    resultwriteinst/fifo3instb/tm3_clk_v0
    SLICE_X50Y137                                                     r  resultwriteinst/fifo3instb/pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y137        FDRE (Prop_FDRE_C_Q)         0.052     0.052 f  resultwriteinst/fifo3instb/pos_reg[0]/Q
                         net (fo=56, routed)          0.051     0.103    resultwriteinst/fifo3instb/n_0_pos_reg[0]
    SLICE_X50Y137                                                     f  resultwriteinst/fifo3instb/pos[0]_i_1/I0
    SLICE_X50Y137        LUT1 (Prop_LUT1_I0_O)        0.016     0.119 r  resultwriteinst/fifo3instb/pos[0]_i_1/O
                         net (fo=1, routed)           0.015     0.134    resultwriteinst/fifo3instb/n_0_pos[0]_i_1
    SLICE_X50Y137        FDRE                                         r  resultwriteinst/fifo3instb/pos_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  tm3_clk_v0
                         net (fo=1194, unset)         0.000     0.000    resultwriteinst/fifo3instb/tm3_clk_v0
    SLICE_X50Y137                                                     r  resultwriteinst/fifo3instb/pos_reg[0]/C
                         clock pessimism              0.000     0.000    
    SLICE_X50Y137        FDRE (Hold_FDRE_C_D)         0.056     0.056    resultwriteinst/fifo3instb/pos_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.056    
                         arrival time                           0.134    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 resultwriteinst/fifo3insta/pos_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            resultwriteinst/fifo3insta/pos_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.137ns  (logic 0.068ns (49.635%)  route 0.069ns (50.365%))
  Logic Levels:           1  (LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  tm3_clk_v0
                         net (fo=1194, unset)         0.000     0.000    resultwriteinst/fifo3insta/tm3_clk_v0
    SLICE_X50Y137                                                     r  resultwriteinst/fifo3insta/pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y137        FDRE (Prop_FDRE_C_Q)         0.052     0.052 f  resultwriteinst/fifo3insta/pos_reg[0]/Q
                         net (fo=56, routed)          0.053     0.105    resultwriteinst/fifo3insta/n_0_pos_reg[0]
    SLICE_X50Y137                                                     f  resultwriteinst/fifo3insta/pos[0]_i_1__0/I0
    SLICE_X50Y137        LUT1 (Prop_LUT1_I0_O)        0.016     0.121 r  resultwriteinst/fifo3insta/pos[0]_i_1__0/O
                         net (fo=1, routed)           0.016     0.137    resultwriteinst/fifo3insta/n_0_pos[0]_i_1__0
    SLICE_X50Y137        FDRE                                         r  resultwriteinst/fifo3insta/pos_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  tm3_clk_v0
                         net (fo=1194, unset)         0.000     0.000    resultwriteinst/fifo3insta/tm3_clk_v0
    SLICE_X50Y137                                                     r  resultwriteinst/fifo3insta/pos_reg[0]/C
                         clock pessimism              0.000     0.000    
    SLICE_X50Y137        FDRE (Hold_FDRE_C_D)         0.056     0.056    resultwriteinst/fifo3insta/pos_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.056    
                         arrival time                           0.137    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 resultwriteinst/fifo3instb/data2_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            resultwriteinst/fifo3instb/data1_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.151ns  (logic 0.097ns (64.238%)  route 0.054ns (35.762%))
  Logic Levels:           1  (LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  tm3_clk_v0
                         net (fo=1194, unset)         0.000     0.000    resultwriteinst/fifo3instb/tm3_clk_v0
    SLICE_X49Y142                                                     r  resultwriteinst/fifo3instb/data2_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y142        FDRE (Prop_FDRE_C_Q)         0.052     0.052 r  resultwriteinst/fifo3instb/data2_reg[17]/Q
                         net (fo=1, routed)           0.042     0.094    resultwriteinst/fifo3instb/n_0_data2_reg[17]
    SLICE_X49Y142                                                     r  resultwriteinst/fifo3instb/data1[17]_i_2/I4
    SLICE_X49Y142        LUT5 (Prop_LUT5_I4_O)        0.045     0.139 r  resultwriteinst/fifo3instb/data1[17]_i_2/O
                         net (fo=1, routed)           0.012     0.151    resultwriteinst/fifo3instb/n_0_data1[17]_i_2
    SLICE_X49Y142        FDRE                                         r  resultwriteinst/fifo3instb/data1_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  tm3_clk_v0
                         net (fo=1194, unset)         0.000     0.000    resultwriteinst/fifo3instb/tm3_clk_v0
    SLICE_X49Y142                                                     r  resultwriteinst/fifo3instb/data1_reg[17]/C
                         clock pessimism              0.000     0.000    
    SLICE_X49Y142        FDRE (Hold_FDRE_C_D)         0.056     0.056    resultwriteinst/fifo3instb/data1_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.056    
                         arrival time                           0.151    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 resultwriteinst/bilinearimp/rvl_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            resultwriteinst/bilinearimp/i2r_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.153ns  (logic 0.098ns (64.052%)  route 0.055ns (35.948%))
  Logic Levels:           2  (CARRY8=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  tm3_clk_v0
                         net (fo=1194, unset)         0.000     0.000    resultwriteinst/bilinearimp/tm3_clk_v0
    SLICE_X54Y152                                                     r  resultwriteinst/bilinearimp/rvl_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y152        FDRE (Prop_FDRE_C_Q)         0.051     0.051 r  resultwriteinst/bilinearimp/rvl_reg[6]/Q
                         net (fo=1, routed)           0.041     0.092    resultwriteinst/bilinearimp/rvl[6]
    SLICE_X54Y152                                                     r  resultwriteinst/bilinearimp/i2r[6]_i_2/I2
    SLICE_X54Y152        LUT4 (Prop_LUT4_I2_O)        0.015     0.107 r  resultwriteinst/bilinearimp/i2r[6]_i_2/O
                         net (fo=1, routed)           0.000     0.107    resultwriteinst/bilinearimp/n_0_i2r[6]_i_2
    SLICE_X54Y152                                                     r  resultwriteinst/bilinearimp/i2r_reg[6]_i_1/S[3]
    SLICE_X54Y152        CARRY8 (Prop_CARRY8_S[3]_O[3])
                                                      0.032     0.139 r  resultwriteinst/bilinearimp/i2r_reg[6]_i_1/O[3]
                         net (fo=1, routed)           0.014     0.153    resultwriteinst/bilinearimp/n_12_i2r_reg[6]_i_1
    SLICE_X54Y152        FDRE                                         r  resultwriteinst/bilinearimp/i2r_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  tm3_clk_v0
                         net (fo=1194, unset)         0.000     0.000    resultwriteinst/bilinearimp/tm3_clk_v0
    SLICE_X54Y152                                                     r  resultwriteinst/bilinearimp/i2r_reg[6]/C
                         clock pessimism              0.000     0.000    
    SLICE_X54Y152        FDRE (Hold_FDRE_C_D)         0.056     0.056    resultwriteinst/bilinearimp/i2r_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.056    
                         arrival time                           0.153    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 resultwriteinst/fifo3instb/data2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            resultwriteinst/fifo3instb/data1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.097ns (62.581%)  route 0.058ns (37.419%))
  Logic Levels:           1  (LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  tm3_clk_v0
                         net (fo=1194, unset)         0.000     0.000    resultwriteinst/fifo3instb/tm3_clk_v0
    SLICE_X51Y137                                                     r  resultwriteinst/fifo3instb/data2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y137        FDRE (Prop_FDRE_C_Q)         0.052     0.052 r  resultwriteinst/fifo3instb/data2_reg[0]/Q
                         net (fo=1, routed)           0.043     0.095    resultwriteinst/fifo3instb/n_0_data2_reg[0]
    SLICE_X51Y137                                                     r  resultwriteinst/fifo3instb/data1[0]_i_1/I4
    SLICE_X51Y137        LUT6 (Prop_LUT6_I4_O)        0.045     0.140 r  resultwriteinst/fifo3instb/data1[0]_i_1/O
                         net (fo=1, routed)           0.015     0.155    resultwriteinst/fifo3instb/n_0_data1[0]_i_1
    SLICE_X51Y137        FDRE                                         r  resultwriteinst/fifo3instb/data1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  tm3_clk_v0
                         net (fo=1194, unset)         0.000     0.000    resultwriteinst/fifo3instb/tm3_clk_v0
    SLICE_X51Y137                                                     r  resultwriteinst/fifo3instb/data1_reg[0]/C
                         clock pessimism              0.000     0.000    
    SLICE_X51Y137        FDRE (Hold_FDRE_C_D)         0.056     0.056    resultwriteinst/fifo3instb/data1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.056    
                         arrival time                           0.155    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 resultwriteinst/fifo3instb/data2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            resultwriteinst/fifo3instb/data1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.097ns (62.581%)  route 0.058ns (37.419%))
  Logic Levels:           1  (LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  tm3_clk_v0
                         net (fo=1194, unset)         0.000     0.000    resultwriteinst/fifo3instb/tm3_clk_v0
    SLICE_X51Y137                                                     r  resultwriteinst/fifo3instb/data2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y137        FDRE (Prop_FDRE_C_Q)         0.052     0.052 r  resultwriteinst/fifo3instb/data2_reg[3]/Q
                         net (fo=1, routed)           0.042     0.094    resultwriteinst/fifo3instb/n_0_data2_reg[3]
    SLICE_X51Y137                                                     r  resultwriteinst/fifo3instb/data1[3]_i_1/I4
    SLICE_X51Y137        LUT6 (Prop_LUT6_I4_O)        0.045     0.139 r  resultwriteinst/fifo3instb/data1[3]_i_1/O
                         net (fo=1, routed)           0.016     0.155    resultwriteinst/fifo3instb/n_0_data1[3]_i_1
    SLICE_X51Y137        FDRE                                         r  resultwriteinst/fifo3instb/data1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  tm3_clk_v0
                         net (fo=1194, unset)         0.000     0.000    resultwriteinst/fifo3instb/tm3_clk_v0
    SLICE_X51Y137                                                     r  resultwriteinst/fifo3instb/data1_reg[3]/C
                         clock pessimism              0.000     0.000    
    SLICE_X51Y137        FDRE (Hold_FDRE_C_D)         0.056     0.056    resultwriteinst/fifo3instb/data1_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.056    
                         arrival time                           0.155    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 resultwriteinst/fifo3instb/data2_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            resultwriteinst/fifo3instb/data1_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.097ns (62.581%)  route 0.058ns (37.419%))
  Logic Levels:           1  (LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  tm3_clk_v0
                         net (fo=1194, unset)         0.000     0.000    resultwriteinst/fifo3instb/tm3_clk_v0
    SLICE_X49Y142                                                     r  resultwriteinst/fifo3instb/data2_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y142        FDRE (Prop_FDRE_C_Q)         0.052     0.052 r  resultwriteinst/fifo3instb/data2_reg[9]/Q
                         net (fo=1, routed)           0.042     0.094    resultwriteinst/fifo3instb/n_0_data2_reg[9]
    SLICE_X49Y142                                                     r  resultwriteinst/fifo3instb/data1[9]_i_1/I4
    SLICE_X49Y142        LUT6 (Prop_LUT6_I4_O)        0.045     0.139 r  resultwriteinst/fifo3instb/data1[9]_i_1/O
                         net (fo=1, routed)           0.016     0.155    resultwriteinst/fifo3instb/n_0_data1[9]_i_1
    SLICE_X49Y142        FDRE                                         r  resultwriteinst/fifo3instb/data1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  tm3_clk_v0
                         net (fo=1194, unset)         0.000     0.000    resultwriteinst/fifo3instb/tm3_clk_v0
    SLICE_X49Y142                                                     r  resultwriteinst/fifo3instb/data1_reg[9]/C
                         clock pessimism              0.000     0.000    
    SLICE_X49Y142        FDRE (Hold_FDRE_C_D)         0.056     0.056    resultwriteinst/fifo3instb/data1_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.056    
                         arrival time                           0.155    
  -------------------------------------------------------------------
                         slack                                  0.099    




