Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Tue Sep  2 22:39:43 2025
| Host         : DESKTOP-291N13N running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file uart_forwarder_timing_summary_routed.rpt -pb uart_forwarder_timing_summary_routed.pb -rpx uart_forwarder_timing_summary_routed.rpx -warn_on_violation
| Design       : uart_forwarder
| Device       : 7a35ti-cpg236
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  71          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (71)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (143)
5. checking no_input_delay (1)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (71)
-------------------------
 There are 71 register/latch pins with no clock driven by root clock pin: i_clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (143)
--------------------------------------------------
 There are 143 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  144          inf        0.000                      0                  144           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           144 Endpoints
Min Delay           144 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 UART_TX_INST/o_TX_Serial_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            o_tx_serial
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.550ns  (logic 3.961ns (60.473%)  route 2.589ns (39.527%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y99         FDRE                         0.000     0.000 r  UART_TX_INST/o_TX_Serial_reg/C
    SLICE_X41Y99         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  UART_TX_INST/o_TX_Serial_reg/Q
                         net (fo=1, routed)           2.589     3.045    o_tx_serial_OBUF
    J1                   OBUF (Prop_obuf_I_O)         3.505     6.550 r  o_tx_serial_OBUF_inst/O
                         net (fo=0)                   0.000     6.550    o_tx_serial
    J1                                                                r  o_tx_serial (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART_RX_INST/r_Clk_Count_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            UART_RX_INST/r_Clk_Count_reg[1]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.660ns  (logic 1.120ns (24.033%)  route 3.540ns (75.967%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y92         FDRE                         0.000     0.000 r  UART_RX_INST/r_Clk_Count_reg[4]/C
    SLICE_X38Y92         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  UART_RX_INST/r_Clk_Count_reg[4]/Q
                         net (fo=4, routed)           0.834     1.352    UART_RX_INST/r_Clk_Count_reg_n_0_[4]
    SLICE_X39Y93         LUT4 (Prop_lut4_I0_O)        0.152     1.504 r  UART_RX_INST/r_Clk_Count[13]_i_7/O
                         net (fo=4, routed)           1.293     2.797    UART_RX_INST/r_Clk_Count[13]_i_7_n_0
    SLICE_X39Y96         LUT6 (Prop_lut6_I3_O)        0.326     3.123 r  UART_RX_INST/r_Clk_Count[13]_i_2/O
                         net (fo=15, routed)          0.338     3.461    UART_RX_INST/r_Clk_Count[13]_i_2_n_0
    SLICE_X40Y95         LUT5 (Prop_lut5_I0_O)        0.124     3.585 r  UART_RX_INST/r_Clk_Count[13]_i_1/O
                         net (fo=13, routed)          1.075     4.660    UART_RX_INST/r_Clk_Count[13]_i_1_n_0
    SLICE_X38Y92         FDRE                                         r  UART_RX_INST/r_Clk_Count_reg[1]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART_RX_INST/r_Clk_Count_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            UART_RX_INST/r_Clk_Count_reg[2]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.660ns  (logic 1.120ns (24.033%)  route 3.540ns (75.967%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y92         FDRE                         0.000     0.000 r  UART_RX_INST/r_Clk_Count_reg[4]/C
    SLICE_X38Y92         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  UART_RX_INST/r_Clk_Count_reg[4]/Q
                         net (fo=4, routed)           0.834     1.352    UART_RX_INST/r_Clk_Count_reg_n_0_[4]
    SLICE_X39Y93         LUT4 (Prop_lut4_I0_O)        0.152     1.504 r  UART_RX_INST/r_Clk_Count[13]_i_7/O
                         net (fo=4, routed)           1.293     2.797    UART_RX_INST/r_Clk_Count[13]_i_7_n_0
    SLICE_X39Y96         LUT6 (Prop_lut6_I3_O)        0.326     3.123 r  UART_RX_INST/r_Clk_Count[13]_i_2/O
                         net (fo=15, routed)          0.338     3.461    UART_RX_INST/r_Clk_Count[13]_i_2_n_0
    SLICE_X40Y95         LUT5 (Prop_lut5_I0_O)        0.124     3.585 r  UART_RX_INST/r_Clk_Count[13]_i_1/O
                         net (fo=13, routed)          1.075     4.660    UART_RX_INST/r_Clk_Count[13]_i_1_n_0
    SLICE_X38Y92         FDRE                                         r  UART_RX_INST/r_Clk_Count_reg[2]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART_RX_INST/r_Clk_Count_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            UART_RX_INST/r_Clk_Count_reg[3]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.660ns  (logic 1.120ns (24.033%)  route 3.540ns (75.967%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y92         FDRE                         0.000     0.000 r  UART_RX_INST/r_Clk_Count_reg[4]/C
    SLICE_X38Y92         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  UART_RX_INST/r_Clk_Count_reg[4]/Q
                         net (fo=4, routed)           0.834     1.352    UART_RX_INST/r_Clk_Count_reg_n_0_[4]
    SLICE_X39Y93         LUT4 (Prop_lut4_I0_O)        0.152     1.504 r  UART_RX_INST/r_Clk_Count[13]_i_7/O
                         net (fo=4, routed)           1.293     2.797    UART_RX_INST/r_Clk_Count[13]_i_7_n_0
    SLICE_X39Y96         LUT6 (Prop_lut6_I3_O)        0.326     3.123 r  UART_RX_INST/r_Clk_Count[13]_i_2/O
                         net (fo=15, routed)          0.338     3.461    UART_RX_INST/r_Clk_Count[13]_i_2_n_0
    SLICE_X40Y95         LUT5 (Prop_lut5_I0_O)        0.124     3.585 r  UART_RX_INST/r_Clk_Count[13]_i_1/O
                         net (fo=13, routed)          1.075     4.660    UART_RX_INST/r_Clk_Count[13]_i_1_n_0
    SLICE_X38Y92         FDRE                                         r  UART_RX_INST/r_Clk_Count_reg[3]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART_RX_INST/r_Clk_Count_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            UART_RX_INST/r_Clk_Count_reg[4]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.660ns  (logic 1.120ns (24.033%)  route 3.540ns (75.967%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y92         FDRE                         0.000     0.000 r  UART_RX_INST/r_Clk_Count_reg[4]/C
    SLICE_X38Y92         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  UART_RX_INST/r_Clk_Count_reg[4]/Q
                         net (fo=4, routed)           0.834     1.352    UART_RX_INST/r_Clk_Count_reg_n_0_[4]
    SLICE_X39Y93         LUT4 (Prop_lut4_I0_O)        0.152     1.504 r  UART_RX_INST/r_Clk_Count[13]_i_7/O
                         net (fo=4, routed)           1.293     2.797    UART_RX_INST/r_Clk_Count[13]_i_7_n_0
    SLICE_X39Y96         LUT6 (Prop_lut6_I3_O)        0.326     3.123 r  UART_RX_INST/r_Clk_Count[13]_i_2/O
                         net (fo=15, routed)          0.338     3.461    UART_RX_INST/r_Clk_Count[13]_i_2_n_0
    SLICE_X40Y95         LUT5 (Prop_lut5_I0_O)        0.124     3.585 r  UART_RX_INST/r_Clk_Count[13]_i_1/O
                         net (fo=13, routed)          1.075     4.660    UART_RX_INST/r_Clk_Count[13]_i_1_n_0
    SLICE_X38Y92         FDRE                                         r  UART_RX_INST/r_Clk_Count_reg[4]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART_RX_INST/r_Clk_Count_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            UART_RX_INST/r_Clk_Count_reg[5]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.611ns  (logic 1.120ns (24.289%)  route 3.491ns (75.711%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y92         FDRE                         0.000     0.000 r  UART_RX_INST/r_Clk_Count_reg[4]/C
    SLICE_X38Y92         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  UART_RX_INST/r_Clk_Count_reg[4]/Q
                         net (fo=4, routed)           0.834     1.352    UART_RX_INST/r_Clk_Count_reg_n_0_[4]
    SLICE_X39Y93         LUT4 (Prop_lut4_I0_O)        0.152     1.504 r  UART_RX_INST/r_Clk_Count[13]_i_7/O
                         net (fo=4, routed)           1.293     2.797    UART_RX_INST/r_Clk_Count[13]_i_7_n_0
    SLICE_X39Y96         LUT6 (Prop_lut6_I3_O)        0.326     3.123 r  UART_RX_INST/r_Clk_Count[13]_i_2/O
                         net (fo=15, routed)          0.338     3.461    UART_RX_INST/r_Clk_Count[13]_i_2_n_0
    SLICE_X40Y95         LUT5 (Prop_lut5_I0_O)        0.124     3.585 r  UART_RX_INST/r_Clk_Count[13]_i_1/O
                         net (fo=13, routed)          1.026     4.611    UART_RX_INST/r_Clk_Count[13]_i_1_n_0
    SLICE_X38Y93         FDRE                                         r  UART_RX_INST/r_Clk_Count_reg[5]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART_RX_INST/r_Clk_Count_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            UART_RX_INST/r_Clk_Count_reg[6]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.611ns  (logic 1.120ns (24.289%)  route 3.491ns (75.711%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y92         FDRE                         0.000     0.000 r  UART_RX_INST/r_Clk_Count_reg[4]/C
    SLICE_X38Y92         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  UART_RX_INST/r_Clk_Count_reg[4]/Q
                         net (fo=4, routed)           0.834     1.352    UART_RX_INST/r_Clk_Count_reg_n_0_[4]
    SLICE_X39Y93         LUT4 (Prop_lut4_I0_O)        0.152     1.504 r  UART_RX_INST/r_Clk_Count[13]_i_7/O
                         net (fo=4, routed)           1.293     2.797    UART_RX_INST/r_Clk_Count[13]_i_7_n_0
    SLICE_X39Y96         LUT6 (Prop_lut6_I3_O)        0.326     3.123 r  UART_RX_INST/r_Clk_Count[13]_i_2/O
                         net (fo=15, routed)          0.338     3.461    UART_RX_INST/r_Clk_Count[13]_i_2_n_0
    SLICE_X40Y95         LUT5 (Prop_lut5_I0_O)        0.124     3.585 r  UART_RX_INST/r_Clk_Count[13]_i_1/O
                         net (fo=13, routed)          1.026     4.611    UART_RX_INST/r_Clk_Count[13]_i_1_n_0
    SLICE_X38Y93         FDRE                                         r  UART_RX_INST/r_Clk_Count_reg[6]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART_RX_INST/r_Clk_Count_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            UART_RX_INST/r_Clk_Count_reg[7]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.611ns  (logic 1.120ns (24.289%)  route 3.491ns (75.711%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y92         FDRE                         0.000     0.000 r  UART_RX_INST/r_Clk_Count_reg[4]/C
    SLICE_X38Y92         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  UART_RX_INST/r_Clk_Count_reg[4]/Q
                         net (fo=4, routed)           0.834     1.352    UART_RX_INST/r_Clk_Count_reg_n_0_[4]
    SLICE_X39Y93         LUT4 (Prop_lut4_I0_O)        0.152     1.504 r  UART_RX_INST/r_Clk_Count[13]_i_7/O
                         net (fo=4, routed)           1.293     2.797    UART_RX_INST/r_Clk_Count[13]_i_7_n_0
    SLICE_X39Y96         LUT6 (Prop_lut6_I3_O)        0.326     3.123 r  UART_RX_INST/r_Clk_Count[13]_i_2/O
                         net (fo=15, routed)          0.338     3.461    UART_RX_INST/r_Clk_Count[13]_i_2_n_0
    SLICE_X40Y95         LUT5 (Prop_lut5_I0_O)        0.124     3.585 r  UART_RX_INST/r_Clk_Count[13]_i_1/O
                         net (fo=13, routed)          1.026     4.611    UART_RX_INST/r_Clk_Count[13]_i_1_n_0
    SLICE_X38Y93         FDRE                                         r  UART_RX_INST/r_Clk_Count_reg[7]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART_RX_INST/r_Clk_Count_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            UART_RX_INST/r_Clk_Count_reg[8]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.611ns  (logic 1.120ns (24.289%)  route 3.491ns (75.711%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y92         FDRE                         0.000     0.000 r  UART_RX_INST/r_Clk_Count_reg[4]/C
    SLICE_X38Y92         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  UART_RX_INST/r_Clk_Count_reg[4]/Q
                         net (fo=4, routed)           0.834     1.352    UART_RX_INST/r_Clk_Count_reg_n_0_[4]
    SLICE_X39Y93         LUT4 (Prop_lut4_I0_O)        0.152     1.504 r  UART_RX_INST/r_Clk_Count[13]_i_7/O
                         net (fo=4, routed)           1.293     2.797    UART_RX_INST/r_Clk_Count[13]_i_7_n_0
    SLICE_X39Y96         LUT6 (Prop_lut6_I3_O)        0.326     3.123 r  UART_RX_INST/r_Clk_Count[13]_i_2/O
                         net (fo=15, routed)          0.338     3.461    UART_RX_INST/r_Clk_Count[13]_i_2_n_0
    SLICE_X40Y95         LUT5 (Prop_lut5_I0_O)        0.124     3.585 r  UART_RX_INST/r_Clk_Count[13]_i_1/O
                         net (fo=13, routed)          1.026     4.611    UART_RX_INST/r_Clk_Count[13]_i_1_n_0
    SLICE_X38Y93         FDRE                                         r  UART_RX_INST/r_Clk_Count_reg[8]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART_RX_INST/r_Clk_Count_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            UART_RX_INST/r_Clk_Count_reg[13]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.330ns  (logic 1.120ns (25.864%)  route 3.210ns (74.136%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y92         FDRE                         0.000     0.000 r  UART_RX_INST/r_Clk_Count_reg[4]/C
    SLICE_X38Y92         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  UART_RX_INST/r_Clk_Count_reg[4]/Q
                         net (fo=4, routed)           0.834     1.352    UART_RX_INST/r_Clk_Count_reg_n_0_[4]
    SLICE_X39Y93         LUT4 (Prop_lut4_I0_O)        0.152     1.504 r  UART_RX_INST/r_Clk_Count[13]_i_7/O
                         net (fo=4, routed)           1.293     2.797    UART_RX_INST/r_Clk_Count[13]_i_7_n_0
    SLICE_X39Y96         LUT6 (Prop_lut6_I3_O)        0.326     3.123 r  UART_RX_INST/r_Clk_Count[13]_i_2/O
                         net (fo=15, routed)          0.338     3.461    UART_RX_INST/r_Clk_Count[13]_i_2_n_0
    SLICE_X40Y95         LUT5 (Prop_lut5_I0_O)        0.124     3.585 r  UART_RX_INST/r_Clk_Count[13]_i_1/O
                         net (fo=13, routed)          0.745     4.330    UART_RX_INST/r_Clk_Count[13]_i_1_n_0
    SLICE_X38Y95         FDRE                                         r  UART_RX_INST/r_Clk_Count_reg[13]/R
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 UART_RX_INST/r_RX_Byte_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            tx_byte_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.247ns  (logic 0.141ns (57.021%)  route 0.106ns (42.979%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y99         FDRE                         0.000     0.000 r  UART_RX_INST/r_RX_Byte_reg[2]/C
    SLICE_X37Y99         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  UART_RX_INST/r_RX_Byte_reg[2]/Q
                         net (fo=2, routed)           0.106     0.247    r_RX_Byte[2]
    SLICE_X39Y99         FDRE                                         r  tx_byte_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tx_byte_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            UART_TX_INST/r_TX_Data_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.260ns  (logic 0.141ns (54.325%)  route 0.119ns (45.675%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y99         FDRE                         0.000     0.000 r  tx_byte_reg[3]/C
    SLICE_X39Y99         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  tx_byte_reg[3]/Q
                         net (fo=1, routed)           0.119     0.260    UART_TX_INST/Q[3]
    SLICE_X40Y99         FDRE                                         r  UART_TX_INST/r_TX_Data_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART_RX_INST/r_RX_Byte_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            tx_byte_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.264ns  (logic 0.141ns (53.387%)  route 0.123ns (46.613%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y98         FDRE                         0.000     0.000 r  UART_RX_INST/r_RX_Byte_reg[5]/C
    SLICE_X39Y98         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  UART_RX_INST/r_RX_Byte_reg[5]/Q
                         net (fo=2, routed)           0.123     0.264    r_RX_Byte[5]
    SLICE_X39Y99         FDRE                                         r  tx_byte_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART_RX_INST/r_RX_Byte_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            tx_byte_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.280ns  (logic 0.164ns (58.514%)  route 0.116ns (41.486%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y99         FDRE                         0.000     0.000 r  UART_RX_INST/r_RX_Byte_reg[0]/C
    SLICE_X38Y99         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  UART_RX_INST/r_RX_Byte_reg[0]/Q
                         net (fo=2, routed)           0.116     0.280    r_RX_Byte[0]
    SLICE_X39Y99         FDRE                                         r  tx_byte_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART_RX_INST/r_RX_Byte_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            tx_byte_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.293ns  (logic 0.164ns (56.019%)  route 0.129ns (43.981%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y99         FDRE                         0.000     0.000 r  UART_RX_INST/r_RX_Byte_reg[7]/C
    SLICE_X38Y99         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  UART_RX_INST/r_RX_Byte_reg[7]/Q
                         net (fo=2, routed)           0.129     0.293    r_RX_Byte[7]
    SLICE_X39Y99         FDRE                                         r  tx_byte_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART_TX_INST/FSM_sequential_r_SM_Main_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            UART_TX_INST/r_Bit_Index_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.294ns  (logic 0.186ns (63.200%)  route 0.108ns (36.800%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y98         FDRE                         0.000     0.000 r  UART_TX_INST/FSM_sequential_r_SM_Main_reg[1]/C
    SLICE_X40Y98         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  UART_TX_INST/FSM_sequential_r_SM_Main_reg[1]/Q
                         net (fo=12, routed)          0.108     0.249    UART_TX_INST/r_SM_Main[1]
    SLICE_X41Y98         LUT6 (Prop_lut6_I4_O)        0.045     0.294 r  UART_TX_INST/r_Bit_Index[2]_i_1/O
                         net (fo=1, routed)           0.000     0.294    UART_TX_INST/r_Bit_Index[2]_i_1_n_0
    SLICE_X41Y98         FDRE                                         r  UART_TX_INST/r_Bit_Index_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART_RX_INST/r_Bit_Index_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            UART_RX_INST/r_Bit_Index_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.296ns  (logic 0.186ns (62.765%)  route 0.110ns (37.235%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y97         FDRE                         0.000     0.000 r  UART_RX_INST/r_Bit_Index_reg[1]/C
    SLICE_X39Y97         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  UART_RX_INST/r_Bit_Index_reg[1]/Q
                         net (fo=11, routed)          0.110     0.251    UART_RX_INST/r_Bit_Index_reg_n_0_[1]
    SLICE_X38Y97         LUT6 (Prop_lut6_I3_O)        0.045     0.296 r  UART_RX_INST/r_Bit_Index[2]_i_1/O
                         net (fo=1, routed)           0.000     0.296    UART_RX_INST/r_Bit_Index[2]_i_1_n_0
    SLICE_X38Y97         FDRE                                         r  UART_RX_INST/r_Bit_Index_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tx_byte_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            UART_TX_INST/r_TX_Data_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.306ns  (logic 0.141ns (46.123%)  route 0.165ns (53.877%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y99         FDRE                         0.000     0.000 r  tx_byte_reg[1]/C
    SLICE_X39Y99         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  tx_byte_reg[1]/Q
                         net (fo=1, routed)           0.165     0.306    UART_TX_INST/Q[1]
    SLICE_X40Y99         FDRE                                         r  UART_TX_INST/r_TX_Data_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART_TX_INST/FSM_sequential_r_SM_Main_reg[2]_inv/C
                            (rising edge-triggered cell FDRE)
  Destination:            UART_TX_INST/r_Bit_Index_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.307ns  (logic 0.186ns (60.488%)  route 0.121ns (39.512%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y98         FDRE                         0.000     0.000 r  UART_TX_INST/FSM_sequential_r_SM_Main_reg[2]_inv/C
    SLICE_X40Y98         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  UART_TX_INST/FSM_sequential_r_SM_Main_reg[2]_inv/Q
                         net (fo=12, routed)          0.121     0.262    UART_TX_INST/r_SM_Main[2]
    SLICE_X41Y98         LUT6 (Prop_lut6_I3_O)        0.045     0.307 r  UART_TX_INST/r_Bit_Index[1]_i_1/O
                         net (fo=1, routed)           0.000     0.307    UART_TX_INST/r_Bit_Index[1]_i_1_n_0
    SLICE_X41Y98         FDRE                                         r  UART_TX_INST/r_Bit_Index_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART_TX_INST/FSM_sequential_r_SM_Main_reg[2]_inv/C
                            (rising edge-triggered cell FDRE)
  Destination:            UART_TX_INST/r_Bit_Index_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.308ns  (logic 0.186ns (60.292%)  route 0.122ns (39.708%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y98         FDRE                         0.000     0.000 r  UART_TX_INST/FSM_sequential_r_SM_Main_reg[2]_inv/C
    SLICE_X40Y98         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  UART_TX_INST/FSM_sequential_r_SM_Main_reg[2]_inv/Q
                         net (fo=12, routed)          0.122     0.263    UART_TX_INST/r_SM_Main[2]
    SLICE_X41Y98         LUT6 (Prop_lut6_I3_O)        0.045     0.308 r  UART_TX_INST/r_Bit_Index[0]_i_1/O
                         net (fo=1, routed)           0.000     0.308    UART_TX_INST/r_Bit_Index[0]_i_1_n_0
    SLICE_X41Y98         FDRE                                         r  UART_TX_INST/r_Bit_Index_reg[0]/D
  -------------------------------------------------------------------    -------------------





