@E: CG426 :"C:\lscc\diamond\projects\SDRAM_controller\sdram_controller\impl1\source\sdram_controller.v":778:4:778:27|Assignment target ram_side_chip0_data_port must be of type reg or genvar
@E: CG426 :"C:\lscc\diamond\projects\SDRAM_controller\sdram_controller\impl1\source\sdram_controller.v":779:4:779:27|Assignment target ram_side_chip1_data_port must be of type reg or genvar

