digraph G {
ranksep="1.3";
subgraph cluster_root {
shape=Mrecord;
label="root \n: Root";
tooltip="eventq_index&#61;0&#10;\full_system&#61;false&#10;\sim_quantum&#61;0&#10;\time_sync_enable&#61;false&#10;\time_sync_period&#61;100000000000&#10;\time_sync_spin_threshold&#61;100000000";
style="rounded, filled";
color="#000000";
fillcolor="#bab6ae";
fontname=Arial;
fontsize=14;
fontcolor="#000000";
subgraph cluster_system {
shape=Mrecord;
label="system \n: System";
tooltip="byte_order&#61;little&#10;\cache_line_size&#61;128&#10;\eventq_index&#61;0&#10;\exit_on_work_items&#61;false&#10;\init_param&#61;0&#10;\m5ops_base&#61;0&#10;\mem_mode&#61;atomic&#10;\mem_ranges&#61;0:17179869184&#10;\memories&#61;system.mem_ctrls.dram&#10;\mmap_using_noreserve&#61;false&#10;\multi_thread&#61;false&#10;\num_work_ids&#61;16&#10;\readfile&#61;&#10;\redirect_paths&#61;system.redirect_paths0 system.redirect_paths1 system.redirect_paths2&#10;\shared_backstore&#61;&#10;\symbolfile&#61;&#10;\thermal_components&#61;&#10;\thermal_model&#61;Null&#10;\work_begin_ckpt_count&#61;0&#10;\work_begin_cpu_id_exit&#61;-1&#10;\work_begin_exit_count&#61;0&#10;\work_cpus_ckpt_count&#61;0&#10;\work_end_ckpt_count&#61;0&#10;\work_end_exit_count&#61;0&#10;\work_item_id&#61;-1&#10;\workload&#61;Null";
style="rounded, filled";
color="#000000";
fillcolor="#e4e7eb";
fontname=Arial;
fontsize=14;
fontcolor="#000000";
system_system_port [shape=Mrecord, label=system_port, style="rounded, filled", color="#000000", fillcolor="#b6b8bc", fontname=Arial, fontsize=14, fontcolor="#000000"];
subgraph cluster_system_dvfs_handler {
shape=Mrecord;
label="dvfs_handler \n: DVFSHandler";
tooltip="domains&#61;&#10;\enable&#61;false&#10;\eventq_index&#61;0&#10;\sys_clk_domain&#61;system.clk_domain&#10;\transition_latency&#61;100000000";
style="rounded, filled";
color="#000000";
fillcolor="#bab6ae";
fontname=Arial;
fontsize=14;
fontcolor="#000000";
}

subgraph cluster_system_cpu {
shape=Mrecord;
label="cpu \n: AtomicSimpleCPU";
tooltip="branchPred&#61;Null&#10;\checker&#61;Null&#10;\clk_domain&#61;system.cpu_clk_domain&#10;\cpu_id&#61;0&#10;\do_checkpoint_insts&#61;true&#10;\do_statistics_insts&#61;true&#10;\dtb&#61;system.cpu.dtb&#10;\eventq_index&#61;0&#10;\function_trace&#61;false&#10;\function_trace_start&#61;0&#10;\interrupts&#61;system.cpu.interrupts&#10;\isa&#61;system.cpu.isa&#10;\itb&#61;system.cpu.itb&#10;\max_insts_all_threads&#61;0&#10;\max_insts_any_thread&#61;0&#10;\numThreads&#61;1&#10;\power_gating_on_idle&#61;false&#10;\power_model&#61;&#10;\power_state&#61;system.cpu.power_state&#10;\progress_interval&#61;0&#10;\pwr_gating_latency&#61;300&#10;\simpoint_start_insts&#61;1000000 11000000&#10;\simulate_data_stalls&#61;false&#10;\simulate_inst_stalls&#61;false&#10;\socket_id&#61;0&#10;\switched_out&#61;false&#10;\syscallRetryLatency&#61;10000&#10;\system&#61;system&#10;\tracer&#61;system.cpu.tracer&#10;\wait_for_remote_gdb&#61;false&#10;\width&#61;1&#10;\workload&#61;system.cpu.workload";
style="rounded, filled";
color="#000000";
fillcolor="#bbc6d9";
fontname=Arial;
fontsize=14;
fontcolor="#000000";
system_cpu_icache_port [shape=Mrecord, label=icache_port, style="rounded, filled", color="#000000", fillcolor="#959ead", fontname=Arial, fontsize=14, fontcolor="#000000"];
system_cpu_dcache_port [shape=Mrecord, label=dcache_port, style="rounded, filled", color="#000000", fillcolor="#959ead", fontname=Arial, fontsize=14, fontcolor="#000000"];
subgraph cluster_system_cpu_dtb {
shape=Mrecord;
label="dtb \n: ArmDTB";
tooltip="eventq_index&#61;0&#10;\is_stage2&#61;false&#10;\size&#61;64&#10;\sys&#61;system&#10;\walker&#61;system.cpu.dtb.walker";
style="rounded, filled";
color="#000000";
fillcolor="#bab6ae";
fontname=Arial;
fontsize=14;
fontcolor="#000000";
subgraph cluster_system_cpu_dtb_stage2_mmu {
shape=Mrecord;
label="stage2_mmu \n: ArmStage2DMMU";
tooltip="eventq_index&#61;0&#10;\stage2_tlb&#61;system.cpu.dtb.stage2_mmu.stage2_tlb&#10;\sys&#61;system&#10;\tlb&#61;system.cpu.dtb";
style="rounded, filled";
color="#000000";
fillcolor="#9f9c95";
fontname=Arial;
fontsize=14;
fontcolor="#000000";
subgraph cluster_system_cpu_dtb_stage2_mmu_stage2_tlb {
shape=Mrecord;
label="stage2_tlb \n: ArmStage2TLB";
tooltip="eventq_index&#61;0&#10;\is_stage2&#61;true&#10;\size&#61;32&#10;\sys&#61;system&#10;\walker&#61;system.cpu.dtb.stage2_mmu.stage2_tlb.walker";
style="rounded, filled";
color="#000000";
fillcolor="#84827c";
fontname=Arial;
fontsize=14;
fontcolor="#000000";
subgraph cluster_system_cpu_dtb_stage2_mmu_stage2_tlb_walker {
shape=Mrecord;
label="walker \n: ArmStage2TableWalker";
tooltip="clk_domain&#61;system.cpu_clk_domain&#10;\eventq_index&#61;0&#10;\is_stage2&#61;true&#10;\num_squash_per_cycle&#61;2&#10;\power_model&#61;&#10;\power_state&#61;system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state&#10;\sys&#61;system";
style="rounded, filled";
color="#000000";
fillcolor="#6a6863";
fontname=Arial;
fontsize=14;
fontcolor="#000000";
subgraph cluster_system_cpu_dtb_stage2_mmu_stage2_tlb_walker_power_state {
shape=Mrecord;
label="power_state \n: PowerState";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
style="rounded, filled";
color="#000000";
fillcolor="#4f4e4a";
fontname=Arial;
fontsize=14;
fontcolor="#000000";
}

}

}

}

subgraph cluster_system_cpu_dtb_walker {
shape=Mrecord;
label="walker \n: ArmTableWalker";
tooltip="clk_domain&#61;system.cpu_clk_domain&#10;\eventq_index&#61;0&#10;\is_stage2&#61;false&#10;\num_squash_per_cycle&#61;2&#10;\power_model&#61;&#10;\power_state&#61;system.cpu.dtb.walker.power_state&#10;\sys&#61;system";
style="rounded, filled";
color="#000000";
fillcolor="#9f9c95";
fontname=Arial;
fontsize=14;
fontcolor="#000000";
system_cpu_dtb_walker_port [shape=Mrecord, label=port, style="rounded, filled", color="#000000", fillcolor="#7f7c77", fontname=Arial, fontsize=14, fontcolor="#000000"];
subgraph cluster_system_cpu_dtb_walker_power_state {
shape=Mrecord;
label="power_state \n: PowerState";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
style="rounded, filled";
color="#000000";
fillcolor="#84827c";
fontname=Arial;
fontsize=14;
fontcolor="#000000";
}

}

}

subgraph cluster_system_cpu_itb {
shape=Mrecord;
label="itb \n: ArmITB";
tooltip="eventq_index&#61;0&#10;\is_stage2&#61;false&#10;\size&#61;64&#10;\sys&#61;system&#10;\walker&#61;system.cpu.itb.walker";
style="rounded, filled";
color="#000000";
fillcolor="#bab6ae";
fontname=Arial;
fontsize=14;
fontcolor="#000000";
subgraph cluster_system_cpu_itb_stage2_mmu {
shape=Mrecord;
label="stage2_mmu \n: ArmStage2IMMU";
tooltip="eventq_index&#61;0&#10;\stage2_tlb&#61;system.cpu.itb.stage2_mmu.stage2_tlb&#10;\sys&#61;system&#10;\tlb&#61;system.cpu.itb";
style="rounded, filled";
color="#000000";
fillcolor="#9f9c95";
fontname=Arial;
fontsize=14;
fontcolor="#000000";
subgraph cluster_system_cpu_itb_stage2_mmu_stage2_tlb {
shape=Mrecord;
label="stage2_tlb \n: ArmStage2TLB";
tooltip="eventq_index&#61;0&#10;\is_stage2&#61;true&#10;\size&#61;32&#10;\sys&#61;system&#10;\walker&#61;system.cpu.itb.stage2_mmu.stage2_tlb.walker";
style="rounded, filled";
color="#000000";
fillcolor="#84827c";
fontname=Arial;
fontsize=14;
fontcolor="#000000";
subgraph cluster_system_cpu_itb_stage2_mmu_stage2_tlb_walker {
shape=Mrecord;
label="walker \n: ArmStage2TableWalker";
tooltip="clk_domain&#61;system.cpu_clk_domain&#10;\eventq_index&#61;0&#10;\is_stage2&#61;true&#10;\num_squash_per_cycle&#61;2&#10;\power_model&#61;&#10;\power_state&#61;system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state&#10;\sys&#61;system";
style="rounded, filled";
color="#000000";
fillcolor="#6a6863";
fontname=Arial;
fontsize=14;
fontcolor="#000000";
subgraph cluster_system_cpu_itb_stage2_mmu_stage2_tlb_walker_power_state {
shape=Mrecord;
label="power_state \n: PowerState";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
style="rounded, filled";
color="#000000";
fillcolor="#4f4e4a";
fontname=Arial;
fontsize=14;
fontcolor="#000000";
}

}

}

}

subgraph cluster_system_cpu_itb_walker {
shape=Mrecord;
label="walker \n: ArmTableWalker";
tooltip="clk_domain&#61;system.cpu_clk_domain&#10;\eventq_index&#61;0&#10;\is_stage2&#61;false&#10;\num_squash_per_cycle&#61;2&#10;\power_model&#61;&#10;\power_state&#61;system.cpu.itb.walker.power_state&#10;\sys&#61;system";
style="rounded, filled";
color="#000000";
fillcolor="#9f9c95";
fontname=Arial;
fontsize=14;
fontcolor="#000000";
system_cpu_itb_walker_port [shape=Mrecord, label=port, style="rounded, filled", color="#000000", fillcolor="#7f7c77", fontname=Arial, fontsize=14, fontcolor="#000000"];
subgraph cluster_system_cpu_itb_walker_power_state {
shape=Mrecord;
label="power_state \n: PowerState";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
style="rounded, filled";
color="#000000";
fillcolor="#84827c";
fontname=Arial;
fontsize=14;
fontcolor="#000000";
}

}

}

subgraph cluster_system_cpu_tracer {
shape=Mrecord;
label="tracer \n: ExeTracer";
tooltip="eventq_index&#61;0";
style="rounded, filled";
color="#000000";
fillcolor="#bab6ae";
fontname=Arial;
fontsize=14;
fontcolor="#000000";
}

subgraph cluster_system_cpu_power_state {
shape=Mrecord;
label="power_state \n: PowerState";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;ON CLK_GATED OFF";
style="rounded, filled";
color="#000000";
fillcolor="#bab6ae";
fontname=Arial;
fontsize=14;
fontcolor="#000000";
}

subgraph cluster_system_cpu_workload {
shape=Mrecord;
label="workload \n: Process";
tooltip="cmd&#61;/home/data/ChenRuiyang/graph500-graph500-2.1.4/seq-csr/seq-csr -s 13 -e 12&#10;\cwd&#61;/home/data/ChenRuiyang/gem5&#10;\drivers&#61;&#10;\egid&#61;100&#10;\env&#61;&#10;\errout&#61;cerr&#10;\euid&#61;100&#10;\eventq_index&#61;0&#10;\executable&#61;/home/data/ChenRuiyang/graph500-graph500-2.1.4/seq-csr/seq-csr&#10;\gid&#61;100&#10;\input&#61;cin&#10;\kvmInSE&#61;false&#10;\maxStackSize&#61;67108864&#10;\output&#61;cout&#10;\pgid&#61;100&#10;\pid&#61;100&#10;\ppid&#61;0&#10;\release&#61;5.1.0&#10;\simpoint&#61;0&#10;\system&#61;system&#10;\uid&#61;100&#10;\useArchPT&#61;false";
style="rounded, filled";
color="#000000";
fillcolor="#bab6ae";
fontname=Arial;
fontsize=14;
fontcolor="#000000";
}

subgraph cluster_system_cpu_isa {
shape=Mrecord;
label="isa \n: ArmISA";
tooltip="decoderFlavor&#61;Generic&#10;\eventq_index&#61;0&#10;\fpsid&#61;1090793632&#10;\id_aa64afr0_el1&#61;0&#10;\id_aa64afr1_el1&#61;0&#10;\id_aa64dfr0_el1&#61;15790086&#10;\id_aa64dfr1_el1&#61;0&#10;\id_aa64isar0_el1&#61;0&#10;\id_aa64isar1_el1&#61;16846864&#10;\id_aa64mmfr0_el1&#61;15728642&#10;\id_aa64mmfr1_el1&#61;1052672&#10;\id_aa64mmfr2_el1&#61;0&#10;\id_isar0&#61;34607377&#10;\id_isar1&#61;34677009&#10;\id_isar2&#61;555950401&#10;\id_isar3&#61;17899825&#10;\id_isar4&#61;268501314&#10;\id_isar5&#61;268435456&#10;\id_mmfr0&#61;270536963&#10;\id_mmfr1&#61;0&#10;\id_mmfr2&#61;19070976&#10;\id_mmfr3&#61;34611729&#10;\impdef_nop&#61;false&#10;\midr&#61;0&#10;\pmu&#61;Null&#10;\sve_vl_se&#61;1&#10;\system&#61;system";
style="rounded, filled";
color="#000000";
fillcolor="#bab6ae";
fontname=Arial;
fontsize=14;
fontcolor="#000000";
}

subgraph cluster_system_cpu_icache {
shape=Mrecord;
label="icache \n: O3_ARM_v7a_ICache";
tooltip="addr_ranges&#61;0:18446744073709551615&#10;\assoc&#61;8&#10;\clk_domain&#61;system.cpu_clk_domain&#10;\clusivity&#61;mostly_incl&#10;\compressor&#61;Null&#10;\data_latency&#61;1&#10;\demand_mshr_reserve&#61;1&#10;\eventq_index&#61;0&#10;\is_read_only&#61;true&#10;\max_miss_count&#61;0&#10;\mshrs&#61;2&#10;\power_model&#61;&#10;\power_state&#61;system.cpu.icache.power_state&#10;\prefetch_on_access&#61;false&#10;\prefetcher&#61;Null&#10;\replacement_policy&#61;system.cpu.icache.replacement_policy&#10;\response_latency&#61;1&#10;\sequential_access&#61;false&#10;\size&#61;65536&#10;\system&#61;system&#10;\tag_latency&#61;1&#10;\tags&#61;system.cpu.icache.tags&#10;\tgts_per_mshr&#61;8&#10;\warmup_percentage&#61;0&#10;\write_allocator&#61;Null&#10;\write_buffers&#61;8&#10;\writeback_clean&#61;true";
style="rounded, filled";
color="#000000";
fillcolor="#bab6ae";
fontname=Arial;
fontsize=14;
fontcolor="#000000";
system_cpu_icache_cpu_side [shape=Mrecord, label=cpu_side, style="rounded, filled", color="#000000", fillcolor="#94918b", fontname=Arial, fontsize=14, fontcolor="#000000"];
system_cpu_icache_mem_side [shape=Mrecord, label=mem_side, style="rounded, filled", color="#000000", fillcolor="#94918b", fontname=Arial, fontsize=14, fontcolor="#000000"];
subgraph cluster_system_cpu_icache_tags {
shape=Mrecord;
label="tags \n: BaseSetAssoc";
tooltip="assoc&#61;8&#10;\block_size&#61;128&#10;\clk_domain&#61;system.cpu_clk_domain&#10;\entry_size&#61;128&#10;\eventq_index&#61;0&#10;\indexing_policy&#61;system.cpu.icache.tags.indexing_policy&#10;\power_model&#61;&#10;\power_state&#61;system.cpu.icache.tags.power_state&#10;\replacement_policy&#61;system.cpu.icache.replacement_policy&#10;\sequential_access&#61;false&#10;\size&#61;65536&#10;\system&#61;system&#10;\tag_latency&#61;1&#10;\warmup_percentage&#61;0";
style="rounded, filled";
color="#000000";
fillcolor="#9f9c95";
fontname=Arial;
fontsize=14;
fontcolor="#000000";
subgraph cluster_system_cpu_icache_tags_indexing_policy {
shape=Mrecord;
label="indexing_policy \n: SetAssociative";
tooltip="assoc&#61;8&#10;\entry_size&#61;128&#10;\eventq_index&#61;0&#10;\size&#61;65536";
style="rounded, filled";
color="#000000";
fillcolor="#84827c";
fontname=Arial;
fontsize=14;
fontcolor="#000000";
}

subgraph cluster_system_cpu_icache_tags_power_state {
shape=Mrecord;
label="power_state \n: PowerState";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
style="rounded, filled";
color="#000000";
fillcolor="#84827c";
fontname=Arial;
fontsize=14;
fontcolor="#000000";
}

}

subgraph cluster_system_cpu_icache_replacement_policy {
shape=Mrecord;
label="replacement_policy \n: LRURP";
tooltip="eventq_index&#61;0";
style="rounded, filled";
color="#000000";
fillcolor="#9f9c95";
fontname=Arial;
fontsize=14;
fontcolor="#000000";
}

subgraph cluster_system_cpu_icache_power_state {
shape=Mrecord;
label="power_state \n: PowerState";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
style="rounded, filled";
color="#000000";
fillcolor="#9f9c95";
fontname=Arial;
fontsize=14;
fontcolor="#000000";
}

}

subgraph cluster_system_cpu_dcache {
shape=Mrecord;
label="dcache \n: O3_ARM_v7a_DCache";
tooltip="addr_ranges&#61;0:18446744073709551615&#10;\assoc&#61;8&#10;\clk_domain&#61;system.cpu_clk_domain&#10;\clusivity&#61;mostly_incl&#10;\compressor&#61;Null&#10;\data_latency&#61;2&#10;\demand_mshr_reserve&#61;1&#10;\eventq_index&#61;0&#10;\is_read_only&#61;false&#10;\max_miss_count&#61;0&#10;\mshrs&#61;6&#10;\power_model&#61;&#10;\power_state&#61;system.cpu.dcache.power_state&#10;\prefetch_on_access&#61;false&#10;\prefetcher&#61;Null&#10;\replacement_policy&#61;system.cpu.dcache.replacement_policy&#10;\response_latency&#61;2&#10;\sequential_access&#61;false&#10;\size&#61;32768&#10;\system&#61;system&#10;\tag_latency&#61;2&#10;\tags&#61;system.cpu.dcache.tags&#10;\tgts_per_mshr&#61;8&#10;\warmup_percentage&#61;0&#10;\write_allocator&#61;Null&#10;\write_buffers&#61;16&#10;\writeback_clean&#61;true";
style="rounded, filled";
color="#000000";
fillcolor="#bab6ae";
fontname=Arial;
fontsize=14;
fontcolor="#000000";
system_cpu_dcache_cpu_side [shape=Mrecord, label=cpu_side, style="rounded, filled", color="#000000", fillcolor="#94918b", fontname=Arial, fontsize=14, fontcolor="#000000"];
system_cpu_dcache_mem_side [shape=Mrecord, label=mem_side, style="rounded, filled", color="#000000", fillcolor="#94918b", fontname=Arial, fontsize=14, fontcolor="#000000"];
subgraph cluster_system_cpu_dcache_tags {
shape=Mrecord;
label="tags \n: BaseSetAssoc";
tooltip="assoc&#61;8&#10;\block_size&#61;128&#10;\clk_domain&#61;system.cpu_clk_domain&#10;\entry_size&#61;128&#10;\eventq_index&#61;0&#10;\indexing_policy&#61;system.cpu.dcache.tags.indexing_policy&#10;\power_model&#61;&#10;\power_state&#61;system.cpu.dcache.tags.power_state&#10;\replacement_policy&#61;system.cpu.dcache.replacement_policy&#10;\sequential_access&#61;false&#10;\size&#61;32768&#10;\system&#61;system&#10;\tag_latency&#61;2&#10;\warmup_percentage&#61;0";
style="rounded, filled";
color="#000000";
fillcolor="#9f9c95";
fontname=Arial;
fontsize=14;
fontcolor="#000000";
subgraph cluster_system_cpu_dcache_tags_indexing_policy {
shape=Mrecord;
label="indexing_policy \n: SetAssociative";
tooltip="assoc&#61;8&#10;\entry_size&#61;128&#10;\eventq_index&#61;0&#10;\size&#61;32768";
style="rounded, filled";
color="#000000";
fillcolor="#84827c";
fontname=Arial;
fontsize=14;
fontcolor="#000000";
}

subgraph cluster_system_cpu_dcache_tags_power_state {
shape=Mrecord;
label="power_state \n: PowerState";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
style="rounded, filled";
color="#000000";
fillcolor="#84827c";
fontname=Arial;
fontsize=14;
fontcolor="#000000";
}

}

subgraph cluster_system_cpu_dcache_replacement_policy {
shape=Mrecord;
label="replacement_policy \n: LRURP";
tooltip="eventq_index&#61;0";
style="rounded, filled";
color="#000000";
fillcolor="#9f9c95";
fontname=Arial;
fontsize=14;
fontcolor="#000000";
}

subgraph cluster_system_cpu_dcache_power_state {
shape=Mrecord;
label="power_state \n: PowerState";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
style="rounded, filled";
color="#000000";
fillcolor="#9f9c95";
fontname=Arial;
fontsize=14;
fontcolor="#000000";
}

}

subgraph cluster_system_cpu_itb_walker_cache {
shape=Mrecord;
label="itb_walker_cache \n: O3_ARM_v7aWalkCache";
tooltip="addr_ranges&#61;0:18446744073709551615&#10;\assoc&#61;8&#10;\clk_domain&#61;system.cpu_clk_domain&#10;\clusivity&#61;mostly_incl&#10;\compressor&#61;Null&#10;\data_latency&#61;4&#10;\demand_mshr_reserve&#61;1&#10;\eventq_index&#61;0&#10;\is_read_only&#61;true&#10;\max_miss_count&#61;0&#10;\mshrs&#61;6&#10;\power_model&#61;&#10;\power_state&#61;system.cpu.itb_walker_cache.power_state&#10;\prefetch_on_access&#61;false&#10;\prefetcher&#61;Null&#10;\replacement_policy&#61;system.cpu.itb_walker_cache.replacement_policy&#10;\response_latency&#61;4&#10;\sequential_access&#61;false&#10;\size&#61;1024&#10;\system&#61;system&#10;\tag_latency&#61;4&#10;\tags&#61;system.cpu.itb_walker_cache.tags&#10;\tgts_per_mshr&#61;8&#10;\warmup_percentage&#61;0&#10;\write_allocator&#61;Null&#10;\write_buffers&#61;16&#10;\writeback_clean&#61;true";
style="rounded, filled";
color="#000000";
fillcolor="#bab6ae";
fontname=Arial;
fontsize=14;
fontcolor="#000000";
system_cpu_itb_walker_cache_cpu_side [shape=Mrecord, label=cpu_side, style="rounded, filled", color="#000000", fillcolor="#94918b", fontname=Arial, fontsize=14, fontcolor="#000000"];
system_cpu_itb_walker_cache_mem_side [shape=Mrecord, label=mem_side, style="rounded, filled", color="#000000", fillcolor="#94918b", fontname=Arial, fontsize=14, fontcolor="#000000"];
subgraph cluster_system_cpu_itb_walker_cache_tags {
shape=Mrecord;
label="tags \n: BaseSetAssoc";
tooltip="assoc&#61;8&#10;\block_size&#61;128&#10;\clk_domain&#61;system.cpu_clk_domain&#10;\entry_size&#61;128&#10;\eventq_index&#61;0&#10;\indexing_policy&#61;system.cpu.itb_walker_cache.tags.indexing_policy&#10;\power_model&#61;&#10;\power_state&#61;system.cpu.itb_walker_cache.tags.power_state&#10;\replacement_policy&#61;system.cpu.itb_walker_cache.replacement_policy&#10;\sequential_access&#61;false&#10;\size&#61;1024&#10;\system&#61;system&#10;\tag_latency&#61;4&#10;\warmup_percentage&#61;0";
style="rounded, filled";
color="#000000";
fillcolor="#9f9c95";
fontname=Arial;
fontsize=14;
fontcolor="#000000";
subgraph cluster_system_cpu_itb_walker_cache_tags_indexing_policy {
shape=Mrecord;
label="indexing_policy \n: SetAssociative";
tooltip="assoc&#61;8&#10;\entry_size&#61;128&#10;\eventq_index&#61;0&#10;\size&#61;1024";
style="rounded, filled";
color="#000000";
fillcolor="#84827c";
fontname=Arial;
fontsize=14;
fontcolor="#000000";
}

subgraph cluster_system_cpu_itb_walker_cache_tags_power_state {
shape=Mrecord;
label="power_state \n: PowerState";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
style="rounded, filled";
color="#000000";
fillcolor="#84827c";
fontname=Arial;
fontsize=14;
fontcolor="#000000";
}

}

subgraph cluster_system_cpu_itb_walker_cache_replacement_policy {
shape=Mrecord;
label="replacement_policy \n: LRURP";
tooltip="eventq_index&#61;0";
style="rounded, filled";
color="#000000";
fillcolor="#9f9c95";
fontname=Arial;
fontsize=14;
fontcolor="#000000";
}

subgraph cluster_system_cpu_itb_walker_cache_power_state {
shape=Mrecord;
label="power_state \n: PowerState";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
style="rounded, filled";
color="#000000";
fillcolor="#9f9c95";
fontname=Arial;
fontsize=14;
fontcolor="#000000";
}

}

subgraph cluster_system_cpu_dtb_walker_cache {
shape=Mrecord;
label="dtb_walker_cache \n: O3_ARM_v7aWalkCache";
tooltip="addr_ranges&#61;0:18446744073709551615&#10;\assoc&#61;8&#10;\clk_domain&#61;system.cpu_clk_domain&#10;\clusivity&#61;mostly_incl&#10;\compressor&#61;Null&#10;\data_latency&#61;4&#10;\demand_mshr_reserve&#61;1&#10;\eventq_index&#61;0&#10;\is_read_only&#61;true&#10;\max_miss_count&#61;0&#10;\mshrs&#61;6&#10;\power_model&#61;&#10;\power_state&#61;system.cpu.dtb_walker_cache.power_state&#10;\prefetch_on_access&#61;false&#10;\prefetcher&#61;Null&#10;\replacement_policy&#61;system.cpu.dtb_walker_cache.replacement_policy&#10;\response_latency&#61;4&#10;\sequential_access&#61;false&#10;\size&#61;1024&#10;\system&#61;system&#10;\tag_latency&#61;4&#10;\tags&#61;system.cpu.dtb_walker_cache.tags&#10;\tgts_per_mshr&#61;8&#10;\warmup_percentage&#61;0&#10;\write_allocator&#61;Null&#10;\write_buffers&#61;16&#10;\writeback_clean&#61;true";
style="rounded, filled";
color="#000000";
fillcolor="#bab6ae";
fontname=Arial;
fontsize=14;
fontcolor="#000000";
system_cpu_dtb_walker_cache_cpu_side [shape=Mrecord, label=cpu_side, style="rounded, filled", color="#000000", fillcolor="#94918b", fontname=Arial, fontsize=14, fontcolor="#000000"];
system_cpu_dtb_walker_cache_mem_side [shape=Mrecord, label=mem_side, style="rounded, filled", color="#000000", fillcolor="#94918b", fontname=Arial, fontsize=14, fontcolor="#000000"];
subgraph cluster_system_cpu_dtb_walker_cache_tags {
shape=Mrecord;
label="tags \n: BaseSetAssoc";
tooltip="assoc&#61;8&#10;\block_size&#61;128&#10;\clk_domain&#61;system.cpu_clk_domain&#10;\entry_size&#61;128&#10;\eventq_index&#61;0&#10;\indexing_policy&#61;system.cpu.dtb_walker_cache.tags.indexing_policy&#10;\power_model&#61;&#10;\power_state&#61;system.cpu.dtb_walker_cache.tags.power_state&#10;\replacement_policy&#61;system.cpu.dtb_walker_cache.replacement_policy&#10;\sequential_access&#61;false&#10;\size&#61;1024&#10;\system&#61;system&#10;\tag_latency&#61;4&#10;\warmup_percentage&#61;0";
style="rounded, filled";
color="#000000";
fillcolor="#9f9c95";
fontname=Arial;
fontsize=14;
fontcolor="#000000";
subgraph cluster_system_cpu_dtb_walker_cache_tags_indexing_policy {
shape=Mrecord;
label="indexing_policy \n: SetAssociative";
tooltip="assoc&#61;8&#10;\entry_size&#61;128&#10;\eventq_index&#61;0&#10;\size&#61;1024";
style="rounded, filled";
color="#000000";
fillcolor="#84827c";
fontname=Arial;
fontsize=14;
fontcolor="#000000";
}

subgraph cluster_system_cpu_dtb_walker_cache_tags_power_state {
shape=Mrecord;
label="power_state \n: PowerState";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
style="rounded, filled";
color="#000000";
fillcolor="#84827c";
fontname=Arial;
fontsize=14;
fontcolor="#000000";
}

}

subgraph cluster_system_cpu_dtb_walker_cache_replacement_policy {
shape=Mrecord;
label="replacement_policy \n: LRURP";
tooltip="eventq_index&#61;0";
style="rounded, filled";
color="#000000";
fillcolor="#9f9c95";
fontname=Arial;
fontsize=14;
fontcolor="#000000";
}

subgraph cluster_system_cpu_dtb_walker_cache_power_state {
shape=Mrecord;
label="power_state \n: PowerState";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
style="rounded, filled";
color="#000000";
fillcolor="#9f9c95";
fontname=Arial;
fontsize=14;
fontcolor="#000000";
}

}

subgraph cluster_system_cpu_interrupts {
shape=Mrecord;
label="interrupts \n: ArmInterrupts";
tooltip="eventq_index&#61;0";
style="rounded, filled";
color="#000000";
fillcolor="#bab6ae";
fontname=Arial;
fontsize=14;
fontcolor="#000000";
}

}

subgraph cluster_system_voltage_domain {
shape=Mrecord;
label="voltage_domain \n: VoltageDomain";
tooltip="eventq_index&#61;0&#10;\voltage&#61;1.0";
style="rounded, filled";
color="#000000";
fillcolor="#bab6ae";
fontname=Arial;
fontsize=14;
fontcolor="#000000";
}

subgraph cluster_system_clk_domain {
shape=Mrecord;
label="clk_domain \n: SrcClockDomain";
tooltip="clock&#61;1000&#10;\domain_id&#61;-1&#10;\eventq_index&#61;0&#10;\init_perf_level&#61;0&#10;\voltage_domain&#61;system.voltage_domain";
style="rounded, filled";
color="#000000";
fillcolor="#bab6ae";
fontname=Arial;
fontsize=14;
fontcolor="#000000";
}

subgraph cluster_system_cpu_voltage_domain {
shape=Mrecord;
label="cpu_voltage_domain \n: VoltageDomain";
tooltip="eventq_index&#61;0&#10;\voltage&#61;1.0";
style="rounded, filled";
color="#000000";
fillcolor="#bab6ae";
fontname=Arial;
fontsize=14;
fontcolor="#000000";
}

subgraph cluster_system_cpu_clk_domain {
shape=Mrecord;
label="cpu_clk_domain \n: SrcClockDomain";
tooltip="clock&#61;400&#10;\domain_id&#61;-1&#10;\eventq_index&#61;0&#10;\init_perf_level&#61;0&#10;\voltage_domain&#61;system.cpu_voltage_domain";
style="rounded, filled";
color="#000000";
fillcolor="#bab6ae";
fontname=Arial;
fontsize=14;
fontcolor="#000000";
}

subgraph cluster_system_membus {
shape=Mrecord;
label="membus \n: SystemXBar";
tooltip="clk_domain&#61;system.clk_domain&#10;\eventq_index&#61;0&#10;\forward_latency&#61;4&#10;\frontend_latency&#61;3&#10;\header_latency&#61;1&#10;\max_outstanding_snoops&#61;512&#10;\max_routing_table_size&#61;512&#10;\point_of_coherency&#61;true&#10;\point_of_unification&#61;true&#10;\power_model&#61;&#10;\power_state&#61;system.membus.power_state&#10;\response_latency&#61;2&#10;\snoop_filter&#61;system.membus.snoop_filter&#10;\snoop_response_latency&#61;4&#10;\system&#61;system&#10;\use_default_range&#61;false&#10;\width&#61;16";
style="rounded, filled";
color="#000000";
fillcolor="#6f798c";
fontname=Arial;
fontsize=14;
fontcolor="#000000";
system_membus_cpu_side_ports [shape=Mrecord, label=cpu_side_ports, style="rounded, filled", color="#000000", fillcolor="#586070", fontname=Arial, fontsize=14, fontcolor="#000000"];
system_membus_mem_side_ports [shape=Mrecord, label=mem_side_ports, style="rounded, filled", color="#000000", fillcolor="#586070", fontname=Arial, fontsize=14, fontcolor="#000000"];
subgraph cluster_system_membus_snoop_filter {
shape=Mrecord;
label="snoop_filter \n: SnoopFilter";
tooltip="eventq_index&#61;0&#10;\lookup_latency&#61;1&#10;\max_capacity&#61;8388608&#10;\system&#61;system";
style="rounded, filled";
color="#000000";
fillcolor="#bab6ae";
fontname=Arial;
fontsize=14;
fontcolor="#000000";
}

subgraph cluster_system_membus_power_state {
shape=Mrecord;
label="power_state \n: PowerState";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
style="rounded, filled";
color="#000000";
fillcolor="#bab6ae";
fontname=Arial;
fontsize=14;
fontcolor="#000000";
}

}

subgraph cluster_system_l2 {
shape=Mrecord;
label="l2 \n: O3_ARM_v7aL2";
tooltip="addr_ranges&#61;0:18446744073709551615&#10;\assoc&#61;16&#10;\clk_domain&#61;system.cpu_clk_domain&#10;\clusivity&#61;mostly_excl&#10;\compressor&#61;Null&#10;\data_latency&#61;12&#10;\demand_mshr_reserve&#61;1&#10;\eventq_index&#61;0&#10;\is_read_only&#61;false&#10;\max_miss_count&#61;0&#10;\mshrs&#61;16&#10;\power_model&#61;&#10;\power_state&#61;system.l2.power_state&#10;\prefetch_on_access&#61;true&#10;\prefetcher&#61;system.l2.prefetcher&#10;\replacement_policy&#61;system.l2.replacement_policy&#10;\response_latency&#61;12&#10;\sequential_access&#61;false&#10;\size&#61;1048576&#10;\system&#61;system&#10;\tag_latency&#61;12&#10;\tags&#61;system.l2.tags&#10;\tgts_per_mshr&#61;8&#10;\warmup_percentage&#61;0&#10;\write_allocator&#61;Null&#10;\write_buffers&#61;8&#10;\writeback_clean&#61;false";
style="rounded, filled";
color="#000000";
fillcolor="#bab6ae";
fontname=Arial;
fontsize=14;
fontcolor="#000000";
system_l2_cpu_side [shape=Mrecord, label=cpu_side, style="rounded, filled", color="#000000", fillcolor="#94918b", fontname=Arial, fontsize=14, fontcolor="#000000"];
system_l2_mem_side [shape=Mrecord, label=mem_side, style="rounded, filled", color="#000000", fillcolor="#94918b", fontname=Arial, fontsize=14, fontcolor="#000000"];
subgraph cluster_system_l2_tags {
shape=Mrecord;
label="tags \n: BaseSetAssoc";
tooltip="assoc&#61;16&#10;\block_size&#61;128&#10;\clk_domain&#61;system.cpu_clk_domain&#10;\entry_size&#61;128&#10;\eventq_index&#61;0&#10;\indexing_policy&#61;system.l2.tags.indexing_policy&#10;\power_model&#61;&#10;\power_state&#61;system.l2.tags.power_state&#10;\replacement_policy&#61;system.l2.replacement_policy&#10;\sequential_access&#61;false&#10;\size&#61;1048576&#10;\system&#61;system&#10;\tag_latency&#61;12&#10;\warmup_percentage&#61;0";
style="rounded, filled";
color="#000000";
fillcolor="#9f9c95";
fontname=Arial;
fontsize=14;
fontcolor="#000000";
subgraph cluster_system_l2_tags_indexing_policy {
shape=Mrecord;
label="indexing_policy \n: SetAssociative";
tooltip="assoc&#61;16&#10;\entry_size&#61;128&#10;\eventq_index&#61;0&#10;\size&#61;1048576";
style="rounded, filled";
color="#000000";
fillcolor="#84827c";
fontname=Arial;
fontsize=14;
fontcolor="#000000";
}

subgraph cluster_system_l2_tags_power_state {
shape=Mrecord;
label="power_state \n: PowerState";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
style="rounded, filled";
color="#000000";
fillcolor="#84827c";
fontname=Arial;
fontsize=14;
fontcolor="#000000";
}

}

subgraph cluster_system_l2_replacement_policy {
shape=Mrecord;
label="replacement_policy \n: RandomRP";
tooltip="eventq_index&#61;0";
style="rounded, filled";
color="#000000";
fillcolor="#9f9c95";
fontname=Arial;
fontsize=14;
fontcolor="#000000";
}

subgraph cluster_system_l2_power_state {
shape=Mrecord;
label="power_state \n: PowerState";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
style="rounded, filled";
color="#000000";
fillcolor="#9f9c95";
fontname=Arial;
fontsize=14;
fontcolor="#000000";
}

subgraph cluster_system_l2_prefetcher {
shape=Mrecord;
label="prefetcher \n: StridePrefetcher";
tooltip="block_size&#61;128&#10;\cache_snoop&#61;false&#10;\clk_domain&#61;system.cpu_clk_domain&#10;\confidence_counter_bits&#61;3&#10;\confidence_threshold&#61;50&#10;\degree&#61;4&#10;\eventq_index&#61;0&#10;\initial_confidence&#61;4&#10;\latency&#61;1&#10;\max_prefetch_requests_with_pending_translation&#61;32&#10;\on_data&#61;true&#10;\on_inst&#61;false&#10;\on_miss&#61;false&#10;\on_read&#61;true&#10;\on_write&#61;true&#10;\power_model&#61;&#10;\power_state&#61;system.l2.prefetcher.power_state&#10;\prefetch_on_access&#61;true&#10;\queue_filter&#61;true&#10;\queue_size&#61;32&#10;\queue_squash&#61;true&#10;\sys&#61;system&#10;\table_assoc&#61;4&#10;\table_entries&#61;64&#10;\table_indexing_policy&#61;system.l2.prefetcher.table_indexing_policy&#10;\table_replacement_policy&#61;system.l2.prefetcher.table_replacement_policy&#10;\tag_prefetch&#61;true&#10;\throttle_control_percentage&#61;0&#10;\use_requestor_id&#61;true&#10;\use_virtual_addresses&#61;false";
style="rounded, filled";
color="#000000";
fillcolor="#9f9c95";
fontname=Arial;
fontsize=14;
fontcolor="#000000";
subgraph cluster_system_l2_prefetcher_table_indexing_policy {
shape=Mrecord;
label="table_indexing_policy \n: StridePrefetcherHashedSetAssociative";
tooltip="assoc&#61;4&#10;\entry_size&#61;1&#10;\eventq_index&#61;0&#10;\size&#61;64";
style="rounded, filled";
color="#000000";
fillcolor="#84827c";
fontname=Arial;
fontsize=14;
fontcolor="#000000";
}

subgraph cluster_system_l2_prefetcher_table_replacement_policy {
shape=Mrecord;
label="table_replacement_policy \n: RandomRP";
tooltip="eventq_index&#61;0";
style="rounded, filled";
color="#000000";
fillcolor="#84827c";
fontname=Arial;
fontsize=14;
fontcolor="#000000";
}

subgraph cluster_system_l2_prefetcher_power_state {
shape=Mrecord;
label="power_state \n: PowerState";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
style="rounded, filled";
color="#000000";
fillcolor="#84827c";
fontname=Arial;
fontsize=14;
fontcolor="#000000";
}

}

}

subgraph cluster_system_tol2bus {
shape=Mrecord;
label="tol2bus \n: L2XBar";
tooltip="clk_domain&#61;system.cpu_clk_domain&#10;\eventq_index&#61;0&#10;\forward_latency&#61;0&#10;\frontend_latency&#61;1&#10;\header_latency&#61;1&#10;\max_outstanding_snoops&#61;512&#10;\max_routing_table_size&#61;512&#10;\point_of_coherency&#61;false&#10;\point_of_unification&#61;true&#10;\power_model&#61;&#10;\power_state&#61;system.tol2bus.power_state&#10;\response_latency&#61;1&#10;\snoop_filter&#61;system.tol2bus.snoop_filter&#10;\snoop_response_latency&#61;1&#10;\system&#61;system&#10;\use_default_range&#61;false&#10;\width&#61;32";
style="rounded, filled";
color="#000000";
fillcolor="#6f798c";
fontname=Arial;
fontsize=14;
fontcolor="#000000";
system_tol2bus_cpu_side_ports [shape=Mrecord, label=cpu_side_ports, style="rounded, filled", color="#000000", fillcolor="#586070", fontname=Arial, fontsize=14, fontcolor="#000000"];
system_tol2bus_mem_side_ports [shape=Mrecord, label=mem_side_ports, style="rounded, filled", color="#000000", fillcolor="#586070", fontname=Arial, fontsize=14, fontcolor="#000000"];
subgraph cluster_system_tol2bus_snoop_filter {
shape=Mrecord;
label="snoop_filter \n: SnoopFilter";
tooltip="eventq_index&#61;0&#10;\lookup_latency&#61;0&#10;\max_capacity&#61;8388608&#10;\system&#61;system";
style="rounded, filled";
color="#000000";
fillcolor="#bab6ae";
fontname=Arial;
fontsize=14;
fontcolor="#000000";
}

subgraph cluster_system_tol2bus_power_state {
shape=Mrecord;
label="power_state \n: PowerState";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
style="rounded, filled";
color="#000000";
fillcolor="#bab6ae";
fontname=Arial;
fontsize=14;
fontcolor="#000000";
}

}

subgraph cluster_system_mem_ctrls {
shape=Mrecord;
label="mem_ctrls \n: MemCtrl";
tooltip="clk_domain&#61;system.clk_domain&#10;\command_window&#61;10000&#10;\dram&#61;system.mem_ctrls.dram&#10;\eventq_index&#61;0&#10;\mem_sched_policy&#61;frfcfs&#10;\min_writes_per_switch&#61;16&#10;\nvm&#61;Null&#10;\power_model&#61;&#10;\power_state&#61;system.mem_ctrls.power_state&#10;\qos_policy&#61;Null&#10;\qos_priorities&#61;1&#10;\qos_priority_escalation&#61;false&#10;\qos_q_policy&#61;fifo&#10;\qos_requestors&#61;               &#10;\qos_syncro_scheduler&#61;false&#10;\qos_turnaround_policy&#61;Null&#10;\static_backend_latency&#61;10000&#10;\static_frontend_latency&#61;10000&#10;\system&#61;system&#10;\write_high_thresh_perc&#61;85&#10;\write_low_thresh_perc&#61;50";
style="rounded, filled";
color="#000000";
fillcolor="#bab6ae";
fontname=Arial;
fontsize=14;
fontcolor="#000000";
system_mem_ctrls_port [shape=Mrecord, label=port, style="rounded, filled", color="#000000", fillcolor="#94918b", fontname=Arial, fontsize=14, fontcolor="#000000"];
subgraph cluster_system_mem_ctrls_power_state {
shape=Mrecord;
label="power_state \n: PowerState";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
style="rounded, filled";
color="#000000";
fillcolor="#9f9c95";
fontname=Arial;
fontsize=14;
fontcolor="#000000";
}

subgraph cluster_system_mem_ctrls_dram {
shape=Mrecord;
label="dram \n: DDR3_2133_8x8";
tooltip="IDD0&#61;0.07&#10;\IDD02&#61;0.0&#10;\IDD2N&#61;0.037&#10;\IDD2N2&#61;0.0&#10;\IDD2P0&#61;0.0&#10;\IDD2P02&#61;0.0&#10;\IDD2P1&#61;0.043000000000000003&#10;\IDD2P12&#61;0.0&#10;\IDD3N&#61;0.044&#10;\IDD3N2&#61;0.0&#10;\IDD3P0&#61;0.0&#10;\IDD3P02&#61;0.0&#10;\IDD3P1&#61;0.044&#10;\IDD3P12&#61;0.0&#10;\IDD4R&#61;0.191&#10;\IDD4R2&#61;0.0&#10;\IDD4W&#61;0.157&#10;\IDD4W2&#61;0.0&#10;\IDD5&#61;0.25&#10;\IDD52&#61;0.0&#10;\IDD6&#61;0.02&#10;\IDD62&#61;0.0&#10;\VDD&#61;1.5&#10;\VDD2&#61;0.0&#10;\activation_limit&#61;4&#10;\addr_mapping&#61;RoRaBaCoCh&#10;\bank_groups_per_rank&#61;0&#10;\banks_per_rank&#61;8&#10;\beats_per_clock&#61;2&#10;\burst_length&#61;8&#10;\clk_domain&#61;system.clk_domain&#10;\conf_table_reported&#61;true&#10;\data_clock_sync&#61;false&#10;\device_bus_width&#61;8&#10;\device_rowbuffer_size&#61;1024&#10;\device_size&#61;536870912&#10;\devices_per_rank&#61;8&#10;\dll&#61;true&#10;\enable_dram_powerdown&#61;false&#10;\eventq_index&#61;0&#10;\image_file&#61;&#10;\in_addr_map&#61;true&#10;\kvm_map&#61;true&#10;\max_accesses_per_row&#61;16&#10;\null&#61;false&#10;\page_policy&#61;open_adaptive&#10;\power_model&#61;&#10;\power_state&#61;system.mem_ctrls.dram.power_state&#10;\range&#61;0:17179869184&#10;\ranks_per_channel&#61;2&#10;\read_buffer_size&#61;32&#10;\tAAD&#61;938&#10;\tBURST&#61;3752&#10;\tBURST_MAX&#61;3752&#10;\tBURST_MIN&#61;3752&#10;\tCCD_L&#61;0&#10;\tCCD_L_WR&#61;0&#10;\tCK&#61;938&#10;\tCL&#61;13090&#10;\tCS&#61;2500&#10;\tPPD&#61;0&#10;\tRAS&#61;33000&#10;\tRCD&#61;13090&#10;\tREFI&#61;7800000&#10;\tRFC&#61;260000&#10;\tRP&#61;13090&#10;\tRRD&#61;5000&#10;\tRRD_L&#61;0&#10;\tRTP&#61;7500&#10;\tRTW&#61;2500&#10;\tWR&#61;15000&#10;\tWTR&#61;7500&#10;\tWTR_L&#61;7500&#10;\tXAW&#61;25000&#10;\tXP&#61;6000&#10;\tXPDLL&#61;0&#10;\tXS&#61;270000&#10;\tXSDLL&#61;0&#10;\two_cycle_activate&#61;false&#10;\write_buffer_size&#61;64";
style="rounded, filled";
color="#000000";
fillcolor="#5e5958";
fontname=Arial;
fontsize=14;
fontcolor="#000000";
subgraph cluster_system_mem_ctrls_dram_power_state {
shape=Mrecord;
label="power_state \n: PowerState";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
style="rounded, filled";
color="#000000";
fillcolor="#bab6ae";
fontname=Arial;
fontsize=14;
fontcolor="#000000";
}

}

}

subgraph cluster_system_redirect_paths0 {
shape=Mrecord;
label="redirect_paths0 \n: RedirectPath";
tooltip="app_path&#61;/proc&#10;\eventq_index&#61;0&#10;\host_paths&#61;m5out/RELOAD/graph500_s_13_e_12_normal_profile/9/fs/proc";
style="rounded, filled";
color="#000000";
fillcolor="#bab6ae";
fontname=Arial;
fontsize=14;
fontcolor="#000000";
}

subgraph cluster_system_redirect_paths1 {
shape=Mrecord;
label="redirect_paths1 \n: RedirectPath";
tooltip="app_path&#61;/sys&#10;\eventq_index&#61;0&#10;\host_paths&#61;m5out/RELOAD/graph500_s_13_e_12_normal_profile/9/fs/sys";
style="rounded, filled";
color="#000000";
fillcolor="#bab6ae";
fontname=Arial;
fontsize=14;
fontcolor="#000000";
}

subgraph cluster_system_redirect_paths2 {
shape=Mrecord;
label="redirect_paths2 \n: RedirectPath";
tooltip="app_path&#61;/tmp&#10;\eventq_index&#61;0&#10;\host_paths&#61;m5out/RELOAD/graph500_s_13_e_12_normal_profile/9/fs/tmp";
style="rounded, filled";
color="#000000";
fillcolor="#bab6ae";
fontname=Arial;
fontsize=14;
fontcolor="#000000";
}

subgraph cluster_system_switch_cpus {
shape=Mrecord;
label="switch_cpus \n: O3_ARM_v7a_3";
tooltip="LFSTSize&#61;1024&#10;\LQEntries&#61;64&#10;\LSQCheckLoads&#61;true&#10;\LSQDepCheckShift&#61;0&#10;\SQEntries&#61;60&#10;\SSITSize&#61;1024&#10;\activity&#61;0&#10;\backComSize&#61;5&#10;\branchPred&#61;system.switch_cpus.branchPred&#10;\cacheLoadPorts&#61;200&#10;\cacheStorePorts&#61;200&#10;\checker&#61;Null&#10;\clk_domain&#61;system.cpu_clk_domain&#10;\commitToDecodeDelay&#61;1&#10;\commitToFetchDelay&#61;1&#10;\commitToIEWDelay&#61;1&#10;\commitToRenameDelay&#61;1&#10;\commitWidth&#61;4&#10;\cpu_id&#61;0&#10;\decodeToFetchDelay&#61;1&#10;\decodeToRenameDelay&#61;2&#10;\decodeWidth&#61;8&#10;\dispatchWidth&#61;8&#10;\do_checkpoint_insts&#61;true&#10;\do_statistics_insts&#61;true&#10;\dtb&#61;system.switch_cpus.dtb&#10;\eventq_index&#61;0&#10;\fetchBufferSize&#61;64&#10;\fetchQueueSize&#61;32&#10;\fetchToDecodeDelay&#61;3&#10;\fetchTrapLatency&#61;1&#10;\fetchWidth&#61;8&#10;\forwardComSize&#61;5&#10;\fuPool&#61;system.switch_cpus.fuPool&#10;\function_trace&#61;false&#10;\function_trace_start&#61;0&#10;\iewToCommitDelay&#61;1&#10;\iewToDecodeDelay&#61;1&#10;\iewToFetchDelay&#61;1&#10;\iewToRenameDelay&#61;1&#10;\interrupts&#61;&#10;\isa&#61;system.cpu.isa&#10;\issueToExecuteDelay&#61;1&#10;\issueWidth&#61;8&#10;\itb&#61;system.switch_cpus.itb&#10;\max_insts_all_threads&#61;0&#10;\max_insts_any_thread&#61;0&#10;\needsTSO&#61;false&#10;\numIQEntries&#61;97&#10;\numPhysCCRegs&#61;640&#10;\numPhysFloatRegs&#61;192&#10;\numPhysIntRegs&#61;128&#10;\numPhysVecPredRegs&#61;32&#10;\numPhysVecRegs&#61;96&#10;\numROBEntries&#61;224&#10;\numRobs&#61;1&#10;\numThreads&#61;1&#10;\power_gating_on_idle&#61;false&#10;\power_model&#61;&#10;\power_state&#61;system.switch_cpus.power_state&#10;\progress_interval&#61;0&#10;\pwr_gating_latency&#61;300&#10;\renameToDecodeDelay&#61;1&#10;\renameToFetchDelay&#61;1&#10;\renameToIEWDelay&#61;1&#10;\renameToROBDelay&#61;1&#10;\renameWidth&#61;8&#10;\simpoint_start_insts&#61;1000000 11000000&#10;\smtCommitPolicy&#61;RoundRobin&#10;\smtFetchPolicy&#61;SingleThread&#10;\smtIQPolicy&#61;Partitioned&#10;\smtIQThreshold&#61;100&#10;\smtLSQPolicy&#61;Partitioned&#10;\smtLSQThreshold&#61;100&#10;\smtNumFetchingThreads&#61;1&#10;\smtROBPolicy&#61;Partitioned&#10;\smtROBThreshold&#61;100&#10;\socket_id&#61;0&#10;\squashWidth&#61;4&#10;\store_set_clear_period&#61;250000&#10;\switched_out&#61;true&#10;\syscallRetryLatency&#61;10000&#10;\system&#61;system&#10;\tracer&#61;system.switch_cpus.tracer&#10;\trapLatency&#61;13&#10;\wait_for_remote_gdb&#61;false&#10;\wbWidth&#61;8&#10;\workload&#61;system.cpu.workload";
style="rounded, filled";
color="#000000";
fillcolor="#bbc6d9";
fontname=Arial;
fontsize=14;
fontcolor="#000000";
subgraph cluster_system_switch_cpus_fuPool {
shape=Mrecord;
label="fuPool \n: O3_ARM_v7a_FUP";
tooltip="FUList&#61;system.switch_cpus.fuPool.FUList0 system.switch_cpus.fuPool.FUList1 system.switch_cpus.fuPool.FUList2 system.switch_cpus.fuPool.FUList3 system.switch_cpus.fuPool.FUList4&#10;\eventq_index&#61;0";
style="rounded, filled";
color="#000000";
fillcolor="#bab6ae";
fontname=Arial;
fontsize=14;
fontcolor="#000000";
subgraph cluster_system_switch_cpus_fuPool_FUList0 {
shape=Mrecord;
label="FUList0 \n: O3_ARM_v7a_Simple_Int";
tooltip="count&#61;2&#10;\eventq_index&#61;0&#10;\opList&#61;system.switch_cpus.fuPool.FUList0.opList";
style="rounded, filled";
color="#000000";
fillcolor="#9f9c95";
fontname=Arial;
fontsize=14;
fontcolor="#000000";
subgraph cluster_system_switch_cpus_fuPool_FUList0_opList {
shape=Mrecord;
label="opList \n: OpDesc";
tooltip="eventq_index&#61;0&#10;\opClass&#61;IntAlu&#10;\opLat&#61;1&#10;\pipelined&#61;true";
style="rounded, filled";
color="#000000";
fillcolor="#84827c";
fontname=Arial;
fontsize=14;
fontcolor="#000000";
}

}

subgraph cluster_system_switch_cpus_fuPool_FUList1 {
shape=Mrecord;
label="FUList1 \n: O3_ARM_v7a_Complex_Int";
tooltip="count&#61;1&#10;\eventq_index&#61;0&#10;\opList&#61;system.switch_cpus.fuPool.FUList1.opList0 system.switch_cpus.fuPool.FUList1.opList1 system.switch_cpus.fuPool.FUList1.opList2";
style="rounded, filled";
color="#000000";
fillcolor="#9f9c95";
fontname=Arial;
fontsize=14;
fontcolor="#000000";
subgraph cluster_system_switch_cpus_fuPool_FUList1_opList0 {
shape=Mrecord;
label="opList0 \n: OpDesc";
tooltip="eventq_index&#61;0&#10;\opClass&#61;IntMult&#10;\opLat&#61;3&#10;\pipelined&#61;true";
style="rounded, filled";
color="#000000";
fillcolor="#84827c";
fontname=Arial;
fontsize=14;
fontcolor="#000000";
}

subgraph cluster_system_switch_cpus_fuPool_FUList1_opList1 {
shape=Mrecord;
label="opList1 \n: OpDesc";
tooltip="eventq_index&#61;0&#10;\opClass&#61;IntDiv&#10;\opLat&#61;12&#10;\pipelined&#61;false";
style="rounded, filled";
color="#000000";
fillcolor="#84827c";
fontname=Arial;
fontsize=14;
fontcolor="#000000";
}

subgraph cluster_system_switch_cpus_fuPool_FUList1_opList2 {
shape=Mrecord;
label="opList2 \n: OpDesc";
tooltip="eventq_index&#61;0&#10;\opClass&#61;IprAccess&#10;\opLat&#61;3&#10;\pipelined&#61;true";
style="rounded, filled";
color="#000000";
fillcolor="#84827c";
fontname=Arial;
fontsize=14;
fontcolor="#000000";
}

}

subgraph cluster_system_switch_cpus_fuPool_FUList2 {
shape=Mrecord;
label="FUList2 \n: O3_ARM_v7a_Load";
tooltip="count&#61;1&#10;\eventq_index&#61;0&#10;\opList&#61;system.switch_cpus.fuPool.FUList2.opList0 system.switch_cpus.fuPool.FUList2.opList1";
style="rounded, filled";
color="#000000";
fillcolor="#9f9c95";
fontname=Arial;
fontsize=14;
fontcolor="#000000";
subgraph cluster_system_switch_cpus_fuPool_FUList2_opList0 {
shape=Mrecord;
label="opList0 \n: OpDesc";
tooltip="eventq_index&#61;0&#10;\opClass&#61;MemRead&#10;\opLat&#61;2&#10;\pipelined&#61;true";
style="rounded, filled";
color="#000000";
fillcolor="#84827c";
fontname=Arial;
fontsize=14;
fontcolor="#000000";
}

subgraph cluster_system_switch_cpus_fuPool_FUList2_opList1 {
shape=Mrecord;
label="opList1 \n: OpDesc";
tooltip="eventq_index&#61;0&#10;\opClass&#61;FloatMemRead&#10;\opLat&#61;2&#10;\pipelined&#61;true";
style="rounded, filled";
color="#000000";
fillcolor="#84827c";
fontname=Arial;
fontsize=14;
fontcolor="#000000";
}

}

subgraph cluster_system_switch_cpus_fuPool_FUList3 {
shape=Mrecord;
label="FUList3 \n: O3_ARM_v7a_Store";
tooltip="count&#61;1&#10;\eventq_index&#61;0&#10;\opList&#61;system.switch_cpus.fuPool.FUList3.opList0 system.switch_cpus.fuPool.FUList3.opList1";
style="rounded, filled";
color="#000000";
fillcolor="#9f9c95";
fontname=Arial;
fontsize=14;
fontcolor="#000000";
subgraph cluster_system_switch_cpus_fuPool_FUList3_opList0 {
shape=Mrecord;
label="opList0 \n: OpDesc";
tooltip="eventq_index&#61;0&#10;\opClass&#61;MemWrite&#10;\opLat&#61;2&#10;\pipelined&#61;true";
style="rounded, filled";
color="#000000";
fillcolor="#84827c";
fontname=Arial;
fontsize=14;
fontcolor="#000000";
}

subgraph cluster_system_switch_cpus_fuPool_FUList3_opList1 {
shape=Mrecord;
label="opList1 \n: OpDesc";
tooltip="eventq_index&#61;0&#10;\opClass&#61;FloatMemWrite&#10;\opLat&#61;2&#10;\pipelined&#61;true";
style="rounded, filled";
color="#000000";
fillcolor="#84827c";
fontname=Arial;
fontsize=14;
fontcolor="#000000";
}

}

subgraph cluster_system_switch_cpus_fuPool_FUList4 {
shape=Mrecord;
label="FUList4 \n: O3_ARM_v7a_FP";
tooltip="count&#61;2&#10;\eventq_index&#61;0&#10;\opList&#61;system.switch_cpus.fuPool.FUList4.opList00 system.switch_cpus.fuPool.FUList4.opList01 system.switch_cpus.fuPool.FUList4.opList02 system.switch_cpus.fuPool.FUList4.opList03 system.switch_cpus.fuPool.FUList4.opList04 system.switch_cpus.fuPool.FUList4.opList05 system.switch_cpus.fuPool.FUList4.opList06 system.switch_cpus.fuPool.FUList4.opList07 system.switch_cpus.fuPool.FUList4.opList08 system.switch_cpus.fuPool.FUList4.opList09 system.switch_cpus.fuPool.FUList4.opList10 system.switch_cpus.fuPool.FUList4.opList11 system.switch_cpus.fuPool.FUList4.opList12 system.switch_cpus.fuPool.FUList4.opList13 system.switch_cpus.fuPool.FUList4.opList14 system.switch_cpus.fuPool.FUList4.opList15 system.switch_cpus.fuPool.FUList4.opList16 system.switch_cpus.fuPool.FUList4.opList17 system.switch_cpus.fuPool.FUList4.opList18 system.switch_cpus.fuPool.FUList4.opList19 system.switch_cpus.fuPool.FUList4.opList20 system.switch_cpus.fuPool.FUList4.opList21 system.switch_cpus.fuPool.FUList4.opList22 system.switch_cpus.fuPool.FUList4.opList23 system.switch_cpus.fuPool.FUList4.opList24 system.switch_cpus.fuPool.FUList4.opList25 system.switch_cpus.fuPool.FUList4.opList26 system.switch_cpus.fuPool.FUList4.opList27";
style="rounded, filled";
color="#000000";
fillcolor="#9f9c95";
fontname=Arial;
fontsize=14;
fontcolor="#000000";
subgraph cluster_system_switch_cpus_fuPool_FUList4_opList00 {
shape=Mrecord;
label="opList00 \n: OpDesc";
tooltip="eventq_index&#61;0&#10;\opClass&#61;SimdAdd&#10;\opLat&#61;4&#10;\pipelined&#61;true";
style="rounded, filled";
color="#000000";
fillcolor="#84827c";
fontname=Arial;
fontsize=14;
fontcolor="#000000";
}

subgraph cluster_system_switch_cpus_fuPool_FUList4_opList01 {
shape=Mrecord;
label="opList01 \n: OpDesc";
tooltip="eventq_index&#61;0&#10;\opClass&#61;SimdAddAcc&#10;\opLat&#61;4&#10;\pipelined&#61;true";
style="rounded, filled";
color="#000000";
fillcolor="#84827c";
fontname=Arial;
fontsize=14;
fontcolor="#000000";
}

subgraph cluster_system_switch_cpus_fuPool_FUList4_opList02 {
shape=Mrecord;
label="opList02 \n: OpDesc";
tooltip="eventq_index&#61;0&#10;\opClass&#61;SimdAlu&#10;\opLat&#61;4&#10;\pipelined&#61;true";
style="rounded, filled";
color="#000000";
fillcolor="#84827c";
fontname=Arial;
fontsize=14;
fontcolor="#000000";
}

subgraph cluster_system_switch_cpus_fuPool_FUList4_opList03 {
shape=Mrecord;
label="opList03 \n: OpDesc";
tooltip="eventq_index&#61;0&#10;\opClass&#61;SimdCmp&#10;\opLat&#61;4&#10;\pipelined&#61;true";
style="rounded, filled";
color="#000000";
fillcolor="#84827c";
fontname=Arial;
fontsize=14;
fontcolor="#000000";
}

subgraph cluster_system_switch_cpus_fuPool_FUList4_opList04 {
shape=Mrecord;
label="opList04 \n: OpDesc";
tooltip="eventq_index&#61;0&#10;\opClass&#61;SimdCvt&#10;\opLat&#61;3&#10;\pipelined&#61;true";
style="rounded, filled";
color="#000000";
fillcolor="#84827c";
fontname=Arial;
fontsize=14;
fontcolor="#000000";
}

subgraph cluster_system_switch_cpus_fuPool_FUList4_opList05 {
shape=Mrecord;
label="opList05 \n: OpDesc";
tooltip="eventq_index&#61;0&#10;\opClass&#61;SimdMisc&#10;\opLat&#61;3&#10;\pipelined&#61;true";
style="rounded, filled";
color="#000000";
fillcolor="#84827c";
fontname=Arial;
fontsize=14;
fontcolor="#000000";
}

subgraph cluster_system_switch_cpus_fuPool_FUList4_opList06 {
shape=Mrecord;
label="opList06 \n: OpDesc";
tooltip="eventq_index&#61;0&#10;\opClass&#61;SimdMult&#10;\opLat&#61;5&#10;\pipelined&#61;true";
style="rounded, filled";
color="#000000";
fillcolor="#84827c";
fontname=Arial;
fontsize=14;
fontcolor="#000000";
}

subgraph cluster_system_switch_cpus_fuPool_FUList4_opList07 {
shape=Mrecord;
label="opList07 \n: OpDesc";
tooltip="eventq_index&#61;0&#10;\opClass&#61;SimdMultAcc&#10;\opLat&#61;5&#10;\pipelined&#61;true";
style="rounded, filled";
color="#000000";
fillcolor="#84827c";
fontname=Arial;
fontsize=14;
fontcolor="#000000";
}

subgraph cluster_system_switch_cpus_fuPool_FUList4_opList08 {
shape=Mrecord;
label="opList08 \n: OpDesc";
tooltip="eventq_index&#61;0&#10;\opClass&#61;SimdShift&#10;\opLat&#61;3&#10;\pipelined&#61;true";
style="rounded, filled";
color="#000000";
fillcolor="#84827c";
fontname=Arial;
fontsize=14;
fontcolor="#000000";
}

subgraph cluster_system_switch_cpus_fuPool_FUList4_opList09 {
shape=Mrecord;
label="opList09 \n: OpDesc";
tooltip="eventq_index&#61;0&#10;\opClass&#61;SimdShiftAcc&#10;\opLat&#61;3&#10;\pipelined&#61;true";
style="rounded, filled";
color="#000000";
fillcolor="#84827c";
fontname=Arial;
fontsize=14;
fontcolor="#000000";
}

subgraph cluster_system_switch_cpus_fuPool_FUList4_opList10 {
shape=Mrecord;
label="opList10 \n: OpDesc";
tooltip="eventq_index&#61;0&#10;\opClass&#61;SimdSqrt&#10;\opLat&#61;9&#10;\pipelined&#61;true";
style="rounded, filled";
color="#000000";
fillcolor="#84827c";
fontname=Arial;
fontsize=14;
fontcolor="#000000";
}

subgraph cluster_system_switch_cpus_fuPool_FUList4_opList11 {
shape=Mrecord;
label="opList11 \n: OpDesc";
tooltip="eventq_index&#61;0&#10;\opClass&#61;SimdFloatAdd&#10;\opLat&#61;5&#10;\pipelined&#61;true";
style="rounded, filled";
color="#000000";
fillcolor="#84827c";
fontname=Arial;
fontsize=14;
fontcolor="#000000";
}

subgraph cluster_system_switch_cpus_fuPool_FUList4_opList12 {
shape=Mrecord;
label="opList12 \n: OpDesc";
tooltip="eventq_index&#61;0&#10;\opClass&#61;SimdFloatAlu&#10;\opLat&#61;5&#10;\pipelined&#61;true";
style="rounded, filled";
color="#000000";
fillcolor="#84827c";
fontname=Arial;
fontsize=14;
fontcolor="#000000";
}

subgraph cluster_system_switch_cpus_fuPool_FUList4_opList13 {
shape=Mrecord;
label="opList13 \n: OpDesc";
tooltip="eventq_index&#61;0&#10;\opClass&#61;SimdFloatCmp&#10;\opLat&#61;3&#10;\pipelined&#61;true";
style="rounded, filled";
color="#000000";
fillcolor="#84827c";
fontname=Arial;
fontsize=14;
fontcolor="#000000";
}

subgraph cluster_system_switch_cpus_fuPool_FUList4_opList14 {
shape=Mrecord;
label="opList14 \n: OpDesc";
tooltip="eventq_index&#61;0&#10;\opClass&#61;SimdFloatCvt&#10;\opLat&#61;3&#10;\pipelined&#61;true";
style="rounded, filled";
color="#000000";
fillcolor="#84827c";
fontname=Arial;
fontsize=14;
fontcolor="#000000";
}

subgraph cluster_system_switch_cpus_fuPool_FUList4_opList15 {
shape=Mrecord;
label="opList15 \n: OpDesc";
tooltip="eventq_index&#61;0&#10;\opClass&#61;SimdFloatDiv&#10;\opLat&#61;3&#10;\pipelined&#61;true";
style="rounded, filled";
color="#000000";
fillcolor="#84827c";
fontname=Arial;
fontsize=14;
fontcolor="#000000";
}

subgraph cluster_system_switch_cpus_fuPool_FUList4_opList16 {
shape=Mrecord;
label="opList16 \n: OpDesc";
tooltip="eventq_index&#61;0&#10;\opClass&#61;SimdFloatMisc&#10;\opLat&#61;3&#10;\pipelined&#61;true";
style="rounded, filled";
color="#000000";
fillcolor="#84827c";
fontname=Arial;
fontsize=14;
fontcolor="#000000";
}

subgraph cluster_system_switch_cpus_fuPool_FUList4_opList17 {
shape=Mrecord;
label="opList17 \n: OpDesc";
tooltip="eventq_index&#61;0&#10;\opClass&#61;SimdFloatMult&#10;\opLat&#61;3&#10;\pipelined&#61;true";
style="rounded, filled";
color="#000000";
fillcolor="#84827c";
fontname=Arial;
fontsize=14;
fontcolor="#000000";
}

subgraph cluster_system_switch_cpus_fuPool_FUList4_opList18 {
shape=Mrecord;
label="opList18 \n: OpDesc";
tooltip="eventq_index&#61;0&#10;\opClass&#61;SimdFloatMultAcc&#10;\opLat&#61;5&#10;\pipelined&#61;true";
style="rounded, filled";
color="#000000";
fillcolor="#84827c";
fontname=Arial;
fontsize=14;
fontcolor="#000000";
}

subgraph cluster_system_switch_cpus_fuPool_FUList4_opList19 {
shape=Mrecord;
label="opList19 \n: OpDesc";
tooltip="eventq_index&#61;0&#10;\opClass&#61;SimdFloatSqrt&#10;\opLat&#61;9&#10;\pipelined&#61;true";
style="rounded, filled";
color="#000000";
fillcolor="#84827c";
fontname=Arial;
fontsize=14;
fontcolor="#000000";
}

subgraph cluster_system_switch_cpus_fuPool_FUList4_opList20 {
shape=Mrecord;
label="opList20 \n: OpDesc";
tooltip="eventq_index&#61;0&#10;\opClass&#61;FloatAdd&#10;\opLat&#61;5&#10;\pipelined&#61;true";
style="rounded, filled";
color="#000000";
fillcolor="#84827c";
fontname=Arial;
fontsize=14;
fontcolor="#000000";
}

subgraph cluster_system_switch_cpus_fuPool_FUList4_opList21 {
shape=Mrecord;
label="opList21 \n: OpDesc";
tooltip="eventq_index&#61;0&#10;\opClass&#61;FloatCmp&#10;\opLat&#61;5&#10;\pipelined&#61;true";
style="rounded, filled";
color="#000000";
fillcolor="#84827c";
fontname=Arial;
fontsize=14;
fontcolor="#000000";
}

subgraph cluster_system_switch_cpus_fuPool_FUList4_opList22 {
shape=Mrecord;
label="opList22 \n: OpDesc";
tooltip="eventq_index&#61;0&#10;\opClass&#61;FloatCvt&#10;\opLat&#61;5&#10;\pipelined&#61;true";
style="rounded, filled";
color="#000000";
fillcolor="#84827c";
fontname=Arial;
fontsize=14;
fontcolor="#000000";
}

subgraph cluster_system_switch_cpus_fuPool_FUList4_opList23 {
shape=Mrecord;
label="opList23 \n: OpDesc";
tooltip="eventq_index&#61;0&#10;\opClass&#61;FloatDiv&#10;\opLat&#61;9&#10;\pipelined&#61;false";
style="rounded, filled";
color="#000000";
fillcolor="#84827c";
fontname=Arial;
fontsize=14;
fontcolor="#000000";
}

subgraph cluster_system_switch_cpus_fuPool_FUList4_opList24 {
shape=Mrecord;
label="opList24 \n: OpDesc";
tooltip="eventq_index&#61;0&#10;\opClass&#61;FloatSqrt&#10;\opLat&#61;33&#10;\pipelined&#61;false";
style="rounded, filled";
color="#000000";
fillcolor="#84827c";
fontname=Arial;
fontsize=14;
fontcolor="#000000";
}

subgraph cluster_system_switch_cpus_fuPool_FUList4_opList25 {
shape=Mrecord;
label="opList25 \n: OpDesc";
tooltip="eventq_index&#61;0&#10;\opClass&#61;FloatMult&#10;\opLat&#61;4&#10;\pipelined&#61;true";
style="rounded, filled";
color="#000000";
fillcolor="#84827c";
fontname=Arial;
fontsize=14;
fontcolor="#000000";
}

subgraph cluster_system_switch_cpus_fuPool_FUList4_opList26 {
shape=Mrecord;
label="opList26 \n: OpDesc";
tooltip="eventq_index&#61;0&#10;\opClass&#61;FloatMultAcc&#10;\opLat&#61;5&#10;\pipelined&#61;true";
style="rounded, filled";
color="#000000";
fillcolor="#84827c";
fontname=Arial;
fontsize=14;
fontcolor="#000000";
}

subgraph cluster_system_switch_cpus_fuPool_FUList4_opList27 {
shape=Mrecord;
label="opList27 \n: OpDesc";
tooltip="eventq_index&#61;0&#10;\opClass&#61;FloatMisc&#10;\opLat&#61;3&#10;\pipelined&#61;true";
style="rounded, filled";
color="#000000";
fillcolor="#84827c";
fontname=Arial;
fontsize=14;
fontcolor="#000000";
}

}

}

subgraph cluster_system_switch_cpus_branchPred {
shape=Mrecord;
label="branchPred \n: O3_ARM_v7a_BP";
tooltip="BTBEntries&#61;2048&#10;\BTBTagSize&#61;18&#10;\RASSize&#61;16&#10;\choiceCtrBits&#61;2&#10;\choicePredictorSize&#61;8192&#10;\eventq_index&#61;0&#10;\globalCtrBits&#61;2&#10;\globalPredictorSize&#61;8192&#10;\indirectBranchPred&#61;system.switch_cpus.branchPred.indirectBranchPred&#10;\instShiftAmt&#61;2&#10;\numThreads&#61;1";
style="rounded, filled";
color="#000000";
fillcolor="#bab6ae";
fontname=Arial;
fontsize=14;
fontcolor="#000000";
subgraph cluster_system_switch_cpus_branchPred_indirectBranchPred {
shape=Mrecord;
label="indirectBranchPred \n: SimpleIndirectPredictor";
tooltip="eventq_index&#61;0&#10;\indirectGHRBits&#61;13&#10;\indirectHashGHR&#61;true&#10;\indirectHashTargets&#61;true&#10;\indirectPathLength&#61;3&#10;\indirectSets&#61;256&#10;\indirectTagSize&#61;16&#10;\indirectWays&#61;2&#10;\instShiftAmt&#61;2&#10;\numThreads&#61;1";
style="rounded, filled";
color="#000000";
fillcolor="#9f9c95";
fontname=Arial;
fontsize=14;
fontcolor="#000000";
}

}

subgraph cluster_system_switch_cpus_dtb {
shape=Mrecord;
label="dtb \n: ArmDTB";
tooltip="eventq_index&#61;0&#10;\is_stage2&#61;false&#10;\size&#61;64&#10;\sys&#61;system&#10;\walker&#61;system.switch_cpus.dtb.walker";
style="rounded, filled";
color="#000000";
fillcolor="#bab6ae";
fontname=Arial;
fontsize=14;
fontcolor="#000000";
subgraph cluster_system_switch_cpus_dtb_stage2_mmu {
shape=Mrecord;
label="stage2_mmu \n: ArmStage2DMMU";
tooltip="eventq_index&#61;0&#10;\stage2_tlb&#61;system.switch_cpus.dtb.stage2_mmu.stage2_tlb&#10;\sys&#61;system&#10;\tlb&#61;system.switch_cpus.dtb";
style="rounded, filled";
color="#000000";
fillcolor="#9f9c95";
fontname=Arial;
fontsize=14;
fontcolor="#000000";
subgraph cluster_system_switch_cpus_dtb_stage2_mmu_stage2_tlb {
shape=Mrecord;
label="stage2_tlb \n: ArmStage2TLB";
tooltip="eventq_index&#61;0&#10;\is_stage2&#61;true&#10;\size&#61;32&#10;\sys&#61;system&#10;\walker&#61;system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker";
style="rounded, filled";
color="#000000";
fillcolor="#84827c";
fontname=Arial;
fontsize=14;
fontcolor="#000000";
subgraph cluster_system_switch_cpus_dtb_stage2_mmu_stage2_tlb_walker {
shape=Mrecord;
label="walker \n: ArmStage2TableWalker";
tooltip="clk_domain&#61;system.cpu_clk_domain&#10;\eventq_index&#61;0&#10;\is_stage2&#61;true&#10;\num_squash_per_cycle&#61;2&#10;\power_model&#61;&#10;\power_state&#61;system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.power_state&#10;\sys&#61;system";
style="rounded, filled";
color="#000000";
fillcolor="#6a6863";
fontname=Arial;
fontsize=14;
fontcolor="#000000";
subgraph cluster_system_switch_cpus_dtb_stage2_mmu_stage2_tlb_walker_power_state {
shape=Mrecord;
label="power_state \n: PowerState";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
style="rounded, filled";
color="#000000";
fillcolor="#4f4e4a";
fontname=Arial;
fontsize=14;
fontcolor="#000000";
}

}

}

}

subgraph cluster_system_switch_cpus_dtb_walker {
shape=Mrecord;
label="walker \n: ArmTableWalker";
tooltip="clk_domain&#61;system.cpu_clk_domain&#10;\eventq_index&#61;0&#10;\is_stage2&#61;false&#10;\num_squash_per_cycle&#61;2&#10;\power_model&#61;&#10;\power_state&#61;system.switch_cpus.dtb.walker.power_state&#10;\sys&#61;system";
style="rounded, filled";
color="#000000";
fillcolor="#9f9c95";
fontname=Arial;
fontsize=14;
fontcolor="#000000";
subgraph cluster_system_switch_cpus_dtb_walker_power_state {
shape=Mrecord;
label="power_state \n: PowerState";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
style="rounded, filled";
color="#000000";
fillcolor="#84827c";
fontname=Arial;
fontsize=14;
fontcolor="#000000";
}

}

}

subgraph cluster_system_switch_cpus_itb {
shape=Mrecord;
label="itb \n: ArmITB";
tooltip="eventq_index&#61;0&#10;\is_stage2&#61;false&#10;\size&#61;64&#10;\sys&#61;system&#10;\walker&#61;system.switch_cpus.itb.walker";
style="rounded, filled";
color="#000000";
fillcolor="#bab6ae";
fontname=Arial;
fontsize=14;
fontcolor="#000000";
subgraph cluster_system_switch_cpus_itb_stage2_mmu {
shape=Mrecord;
label="stage2_mmu \n: ArmStage2IMMU";
tooltip="eventq_index&#61;0&#10;\stage2_tlb&#61;system.switch_cpus.itb.stage2_mmu.stage2_tlb&#10;\sys&#61;system&#10;\tlb&#61;system.switch_cpus.itb";
style="rounded, filled";
color="#000000";
fillcolor="#9f9c95";
fontname=Arial;
fontsize=14;
fontcolor="#000000";
subgraph cluster_system_switch_cpus_itb_stage2_mmu_stage2_tlb {
shape=Mrecord;
label="stage2_tlb \n: ArmStage2TLB";
tooltip="eventq_index&#61;0&#10;\is_stage2&#61;true&#10;\size&#61;32&#10;\sys&#61;system&#10;\walker&#61;system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker";
style="rounded, filled";
color="#000000";
fillcolor="#84827c";
fontname=Arial;
fontsize=14;
fontcolor="#000000";
subgraph cluster_system_switch_cpus_itb_stage2_mmu_stage2_tlb_walker {
shape=Mrecord;
label="walker \n: ArmStage2TableWalker";
tooltip="clk_domain&#61;system.cpu_clk_domain&#10;\eventq_index&#61;0&#10;\is_stage2&#61;true&#10;\num_squash_per_cycle&#61;2&#10;\power_model&#61;&#10;\power_state&#61;system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.power_state&#10;\sys&#61;system";
style="rounded, filled";
color="#000000";
fillcolor="#6a6863";
fontname=Arial;
fontsize=14;
fontcolor="#000000";
subgraph cluster_system_switch_cpus_itb_stage2_mmu_stage2_tlb_walker_power_state {
shape=Mrecord;
label="power_state \n: PowerState";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
style="rounded, filled";
color="#000000";
fillcolor="#4f4e4a";
fontname=Arial;
fontsize=14;
fontcolor="#000000";
}

}

}

}

subgraph cluster_system_switch_cpus_itb_walker {
shape=Mrecord;
label="walker \n: ArmTableWalker";
tooltip="clk_domain&#61;system.cpu_clk_domain&#10;\eventq_index&#61;0&#10;\is_stage2&#61;false&#10;\num_squash_per_cycle&#61;2&#10;\power_model&#61;&#10;\power_state&#61;system.switch_cpus.itb.walker.power_state&#10;\sys&#61;system";
style="rounded, filled";
color="#000000";
fillcolor="#9f9c95";
fontname=Arial;
fontsize=14;
fontcolor="#000000";
subgraph cluster_system_switch_cpus_itb_walker_power_state {
shape=Mrecord;
label="power_state \n: PowerState";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
style="rounded, filled";
color="#000000";
fillcolor="#84827c";
fontname=Arial;
fontsize=14;
fontcolor="#000000";
}

}

}

subgraph cluster_system_switch_cpus_tracer {
shape=Mrecord;
label="tracer \n: ExeTracer";
tooltip="eventq_index&#61;0";
style="rounded, filled";
color="#000000";
fillcolor="#bab6ae";
fontname=Arial;
fontsize=14;
fontcolor="#000000";
}

subgraph cluster_system_switch_cpus_power_state {
shape=Mrecord;
label="power_state \n: PowerState";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;ON CLK_GATED OFF";
style="rounded, filled";
color="#000000";
fillcolor="#bab6ae";
fontname=Arial;
fontsize=14;
fontcolor="#000000";
}

}

}

}

system_system_port -> system_membus_cpu_side_ports  [dir=forward];
system_cpu_icache_port -> system_cpu_icache_cpu_side  [dir=forward];
system_cpu_dcache_port -> system_cpu_dcache_cpu_side  [dir=forward];
system_cpu_dtb_walker_port -> system_cpu_dtb_walker_cache_cpu_side  [dir=forward];
system_cpu_itb_walker_port -> system_cpu_itb_walker_cache_cpu_side  [dir=forward];
system_membus_cpu_side_ports -> system_l2_mem_side  [dir=back];
system_membus_mem_side_ports -> system_mem_ctrls_port  [dir=forward];
system_tol2bus_cpu_side_ports -> system_cpu_icache_mem_side  [dir=back];
system_tol2bus_cpu_side_ports -> system_cpu_dcache_mem_side  [dir=back];
system_tol2bus_cpu_side_ports -> system_cpu_itb_walker_cache_mem_side  [dir=back];
system_tol2bus_cpu_side_ports -> system_cpu_dtb_walker_cache_mem_side  [dir=back];
system_tol2bus_mem_side_ports -> system_l2_cpu_side  [dir=forward];
}
