// Seed: 926910439
module module_0 (
    output id_0,
    output id_1,
    output tri0 id_2,
    input id_3,
    output id_4
);
  logic id_5;
  assign id_0 = id_3;
  assign id_2[1] = 1;
  logic id_6;
  type_12(
      id_3, id_1, id_0
  );
  assign id_1 = 1;
  logic id_7;
  assign id_0 = id_3;
  logic id_8 = 1;
endmodule
