// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2014.4
// Copyright (C) 2014 Xilinx Inc. All rights reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module image_filter_Filter2D (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        p_src_rows_V_read,
        p_src_cols_V_read,
        p_src_data_stream_0_V_dout,
        p_src_data_stream_0_V_empty_n,
        p_src_data_stream_0_V_read,
        p_src_data_stream_1_V_dout,
        p_src_data_stream_1_V_empty_n,
        p_src_data_stream_1_V_read,
        p_src_data_stream_2_V_dout,
        p_src_data_stream_2_V_empty_n,
        p_src_data_stream_2_V_read,
        p_dst_data_stream_0_V_din,
        p_dst_data_stream_0_V_full_n,
        p_dst_data_stream_0_V_write,
        p_dst_data_stream_1_V_din,
        p_dst_data_stream_1_V_full_n,
        p_dst_data_stream_1_V_write,
        p_dst_data_stream_2_V_din,
        p_dst_data_stream_2_V_full_n,
        p_dst_data_stream_2_V_write
);

parameter    ap_const_logic_1 = 1'b1;
parameter    ap_const_logic_0 = 1'b0;
parameter    ap_ST_st1_fsm_0 = 8'b1;
parameter    ap_ST_st2_fsm_1 = 8'b10;
parameter    ap_ST_st3_fsm_2 = 8'b100;
parameter    ap_ST_st4_fsm_3 = 8'b1000;
parameter    ap_ST_st5_fsm_4 = 8'b10000;
parameter    ap_ST_st6_fsm_5 = 8'b100000;
parameter    ap_ST_pp0_stg0_fsm_6 = 8'b1000000;
parameter    ap_ST_st18_fsm_7 = 8'b10000000;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv1_1 = 1'b1;
parameter    ap_const_lv32_1 = 32'b1;
parameter    ap_const_lv32_2 = 32'b10;
parameter    ap_const_lv32_3 = 32'b11;
parameter    ap_const_lv1_0 = 1'b0;
parameter    ap_const_lv32_4 = 32'b100;
parameter    ap_const_lv32_5 = 32'b101;
parameter    ap_const_lv32_6 = 32'b110;
parameter    ap_const_lv2_0 = 2'b00;
parameter    ap_const_lv11_0 = 11'b00000000000;
parameter    ap_const_lv32_7 = 32'b111;
parameter    ap_const_lv5_4 = 5'b100;
parameter    ap_const_lv2_1 = 2'b1;
parameter    ap_const_lv8_0 = 8'b00000000;
parameter    ap_const_lv2_2 = 2'b10;
parameter    ap_const_lv11_5 = 11'b101;
parameter    ap_const_lv11_2 = 11'b10;
parameter    ap_const_lv11_7FD = 11'b11111111101;
parameter    ap_const_lv12_3 = 12'b11;
parameter    ap_const_lv11_7FF = 11'b11111111111;
parameter    ap_const_lv11_1 = 11'b1;
parameter    ap_const_lv11_4 = 11'b100;
parameter    ap_const_lv12_FFC = 12'b111111111100;
parameter    ap_const_lv32_B = 32'b1011;
parameter    ap_const_lv12_FFF = 12'b111111111111;
parameter    ap_const_lv12_FFB = 12'b111111111011;
parameter    ap_const_lv12_FFA = 12'b111111111010;
parameter    ap_const_lv32_A = 32'b1010;
parameter    ap_const_lv10_0 = 10'b0000000000;
parameter    ap_const_lv32_E = 32'b1110;
parameter    ap_const_lv9_0 = 9'b000000000;
parameter    ap_const_lv32_8 = 32'b1000;
parameter    ap_const_lv3_0 = 3'b000;
parameter    ap_const_lv8_FF = 8'b11111111;
parameter    ap_true = 1'b1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [11:0] p_src_rows_V_read;
input  [11:0] p_src_cols_V_read;
input  [7:0] p_src_data_stream_0_V_dout;
input   p_src_data_stream_0_V_empty_n;
output   p_src_data_stream_0_V_read;
input  [7:0] p_src_data_stream_1_V_dout;
input   p_src_data_stream_1_V_empty_n;
output   p_src_data_stream_1_V_read;
input  [7:0] p_src_data_stream_2_V_dout;
input   p_src_data_stream_2_V_empty_n;
output   p_src_data_stream_2_V_read;
output  [7:0] p_dst_data_stream_0_V_din;
input   p_dst_data_stream_0_V_full_n;
output   p_dst_data_stream_0_V_write;
output  [7:0] p_dst_data_stream_1_V_din;
input   p_dst_data_stream_1_V_full_n;
output   p_dst_data_stream_1_V_write;
output  [7:0] p_dst_data_stream_2_V_din;
input   p_dst_data_stream_2_V_full_n;
output   p_dst_data_stream_2_V_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg p_src_data_stream_0_V_read;
reg p_src_data_stream_1_V_read;
reg p_src_data_stream_2_V_read;
reg p_dst_data_stream_0_V_write;
reg p_dst_data_stream_1_V_write;
reg p_dst_data_stream_2_V_write;
(* fsm_encoding = "none" *) reg   [7:0] ap_CS_fsm = 8'b1;
reg    ap_sig_cseq_ST_st1_fsm_0;
reg    ap_sig_bdd_26;
reg   [10:0] p_025_0_i_reg_672;
wire   [10:0] tmp_fu_900_p1;
reg   [10:0] tmp_reg_2938;
wire   [10:0] tmp_22_fu_904_p1;
reg   [10:0] tmp_22_reg_2944;
wire   [12:0] cols_cast1_fu_908_p1;
reg   [12:0] cols_cast1_reg_2950;
wire   [1:0] tmp_1_fu_912_p2;
reg    ap_sig_cseq_ST_st2_fsm_1;
reg    ap_sig_bdd_79;
wire   [1:0] tmp_4_fu_924_p2;
reg    ap_sig_cseq_ST_st3_fsm_2;
reg    ap_sig_bdd_88;
wire   [1:0] tmp_7_fu_936_p2;
reg    ap_sig_cseq_ST_st4_fsm_3;
reg    ap_sig_bdd_97;
wire   [10:0] heightloop_fu_948_p2;
reg   [10:0] heightloop_reg_3244;
wire   [0:0] tmp_8_fu_942_p2;
wire   [10:0] widthloop_fu_953_p2;
reg   [10:0] widthloop_reg_3249;
wire   [11:0] tmp_47_cast_fu_963_p1;
reg   [11:0] tmp_47_cast_reg_3254;
wire   [11:0] p_neg226_i_fu_967_p2;
reg   [11:0] p_neg226_i_reg_3261;
wire   [1:0] tmp_23_fu_972_p1;
reg   [1:0] tmp_23_reg_3269;
wire   [10:0] ref_fu_976_p2;
reg   [10:0] ref_reg_3277;
wire   [11:0] ref_cast_fu_981_p1;
reg   [11:0] ref_cast_reg_3282;
wire   [1:0] tmp_24_fu_985_p1;
reg   [1:0] tmp_24_reg_3287;
wire   [11:0] tmp_74_cast_cast_fu_989_p1;
reg   [11:0] tmp_74_cast_cast_reg_3292;
reg    ap_sig_cseq_ST_st5_fsm_4;
reg    ap_sig_bdd_127;
wire   [10:0] i_V_fu_998_p2;
reg   [10:0] i_V_reg_3301;
wire   [0:0] tmp_12_fu_1004_p2;
reg   [0:0] tmp_12_reg_3306;
wire   [0:0] tmp_10_fu_993_p2;
wire   [11:0] ImagLoc_y_fu_1010_p2;
reg   [11:0] ImagLoc_y_reg_3311;
wire   [0:0] or_cond6_2_fu_1037_p2;
reg   [0:0] or_cond6_2_reg_3319;
reg   [0:0] tmp_30_reg_3324;
wire   [1:0] tmp_14_fu_1051_p3;
reg   [1:0] tmp_14_reg_3328;
wire   [1:0] tmp_31_fu_1065_p1;
reg   [1:0] tmp_31_reg_3342;
wire   [1:0] tmp_32_fu_1069_p1;
reg   [1:0] tmp_32_reg_3348;
wire   [11:0] y_3_2_fu_1078_p2;
reg   [11:0] y_3_2_reg_3355;
reg    ap_sig_cseq_ST_st6_fsm_5;
reg    ap_sig_bdd_156;
wire   [11:0] y_3_2_1_fu_1083_p2;
reg   [11:0] y_3_2_1_reg_3362;
wire   [0:0] brmerge_fu_1088_p2;
reg   [0:0] brmerge_reg_3369;
wire   [0:0] tmp_15_fu_1097_p2;
reg   [0:0] tmp_15_reg_3373;
reg    ap_sig_cseq_ST_pp0_stg0_fsm_6;
reg    ap_sig_bdd_169;
reg    ap_reg_ppiten_pp0_it0 = 1'b0;
reg    ap_reg_ppiten_pp0_it1 = 1'b0;
reg    ap_reg_ppiten_pp0_it2 = 1'b0;
reg    ap_reg_ppiten_pp0_it3 = 1'b0;
reg    ap_reg_ppiten_pp0_it4 = 1'b0;
reg    ap_reg_ppiten_pp0_it5 = 1'b0;
reg   [0:0] ap_reg_ppstg_tmp_15_reg_3373_pp0_it5;
reg   [0:0] or_cond7_reg_3399;
reg   [0:0] ap_reg_ppstg_or_cond7_reg_3399_pp0_it5;
reg   [0:0] or_cond7_1_reg_3421;
reg   [0:0] ap_reg_ppstg_or_cond7_1_reg_3421_pp0_it5;
reg   [0:0] or_cond7_2_reg_3441;
reg   [0:0] ap_reg_ppstg_or_cond7_2_reg_3441_pp0_it5;
reg    ap_sig_bdd_212;
reg    ap_reg_ppiten_pp0_it6 = 1'b0;
reg    ap_reg_ppiten_pp0_it7 = 1'b0;
reg    ap_reg_ppiten_pp0_it8 = 1'b0;
reg    ap_reg_ppiten_pp0_it9 = 1'b0;
reg   [0:0] or_cond219_i_reg_3382;
reg   [0:0] ap_reg_ppstg_or_cond219_i_reg_3382_pp0_it9;
reg    ap_sig_bdd_234;
reg    ap_reg_ppiten_pp0_it10 = 1'b0;
reg   [0:0] ap_reg_ppstg_tmp_15_reg_3373_pp0_it1;
reg   [0:0] ap_reg_ppstg_tmp_15_reg_3373_pp0_it2;
reg   [0:0] ap_reg_ppstg_tmp_15_reg_3373_pp0_it3;
reg   [0:0] ap_reg_ppstg_tmp_15_reg_3373_pp0_it4;
reg   [0:0] ap_reg_ppstg_tmp_15_reg_3373_pp0_it6;
reg   [0:0] ap_reg_ppstg_tmp_15_reg_3373_pp0_it7;
wire   [10:0] j_V_fu_1102_p2;
wire   [0:0] or_cond219_i_fu_1124_p2;
reg   [0:0] ap_reg_ppstg_or_cond219_i_reg_3382_pp0_it1;
reg   [0:0] ap_reg_ppstg_or_cond219_i_reg_3382_pp0_it2;
reg   [0:0] ap_reg_ppstg_or_cond219_i_reg_3382_pp0_it3;
reg   [0:0] ap_reg_ppstg_or_cond219_i_reg_3382_pp0_it4;
reg   [0:0] ap_reg_ppstg_or_cond219_i_reg_3382_pp0_it5;
reg   [0:0] ap_reg_ppstg_or_cond219_i_reg_3382_pp0_it6;
reg   [0:0] ap_reg_ppstg_or_cond219_i_reg_3382_pp0_it7;
reg   [0:0] ap_reg_ppstg_or_cond219_i_reg_3382_pp0_it8;
wire   [11:0] ImagLoc_x_fu_1129_p2;
reg   [11:0] ImagLoc_x_reg_3386;
wire   [0:0] tmp_19_fu_1149_p2;
reg   [0:0] tmp_19_reg_3395;
reg   [0:0] ap_reg_ppstg_tmp_19_reg_3395_pp0_it1;
reg   [0:0] ap_reg_ppstg_tmp_19_reg_3395_pp0_it2;
reg   [0:0] ap_reg_ppstg_tmp_19_reg_3395_pp0_it3;
reg   [0:0] ap_reg_ppstg_tmp_19_reg_3395_pp0_it4;
reg   [0:0] ap_reg_ppstg_tmp_19_reg_3395_pp0_it5;
reg   [0:0] ap_reg_ppstg_tmp_19_reg_3395_pp0_it6;
wire   [0:0] or_cond7_fu_1154_p2;
reg   [0:0] ap_reg_ppstg_or_cond7_reg_3399_pp0_it1;
reg   [0:0] ap_reg_ppstg_or_cond7_reg_3399_pp0_it2;
reg   [0:0] ap_reg_ppstg_or_cond7_reg_3399_pp0_it3;
reg   [0:0] ap_reg_ppstg_or_cond7_reg_3399_pp0_it4;
reg   [0:0] ap_reg_ppstg_or_cond7_reg_3399_pp0_it6;
reg   [0:0] tmp_36_reg_3403;
reg   [0:0] ap_reg_ppstg_tmp_36_reg_3403_pp0_it1;
reg   [0:0] ap_reg_ppstg_tmp_36_reg_3403_pp0_it2;
reg   [0:0] ap_reg_ppstg_tmp_36_reg_3403_pp0_it3;
reg   [0:0] ap_reg_ppstg_tmp_36_reg_3403_pp0_it4;
reg   [0:0] ap_reg_ppstg_tmp_36_reg_3403_pp0_it5;
reg   [0:0] ap_reg_ppstg_tmp_36_reg_3403_pp0_it6;
wire   [0:0] tmp_20_fu_1168_p2;
reg   [0:0] tmp_20_reg_3407;
reg   [0:0] ap_reg_ppstg_tmp_20_reg_3407_pp0_it1;
reg   [0:0] ap_reg_ppstg_tmp_20_reg_3407_pp0_it2;
reg   [0:0] ap_reg_ppstg_tmp_20_reg_3407_pp0_it3;
reg   [0:0] ap_reg_ppstg_tmp_20_reg_3407_pp0_it4;
reg   [0:0] ap_reg_ppstg_tmp_20_reg_3407_pp0_it5;
wire   [1:0] col_assign_fu_1173_p2;
reg   [1:0] col_assign_reg_3411;
reg   [1:0] ap_reg_ppstg_col_assign_reg_3411_pp0_it1;
reg   [1:0] ap_reg_ppstg_col_assign_reg_3411_pp0_it2;
reg   [1:0] ap_reg_ppstg_col_assign_reg_3411_pp0_it3;
reg   [1:0] ap_reg_ppstg_col_assign_reg_3411_pp0_it4;
reg   [1:0] ap_reg_ppstg_col_assign_reg_3411_pp0_it5;
wire   [0:0] tmp_323_1_fu_1184_p2;
reg   [0:0] tmp_323_1_reg_3417;
reg   [0:0] ap_reg_ppstg_tmp_323_1_reg_3417_pp0_it1;
reg   [0:0] ap_reg_ppstg_tmp_323_1_reg_3417_pp0_it2;
reg   [0:0] ap_reg_ppstg_tmp_323_1_reg_3417_pp0_it3;
reg   [0:0] ap_reg_ppstg_tmp_323_1_reg_3417_pp0_it4;
reg   [0:0] ap_reg_ppstg_tmp_323_1_reg_3417_pp0_it5;
reg   [0:0] ap_reg_ppstg_tmp_323_1_reg_3417_pp0_it6;
wire   [0:0] or_cond7_1_fu_1189_p2;
reg   [0:0] ap_reg_ppstg_or_cond7_1_reg_3421_pp0_it1;
reg   [0:0] ap_reg_ppstg_or_cond7_1_reg_3421_pp0_it2;
reg   [0:0] ap_reg_ppstg_or_cond7_1_reg_3421_pp0_it3;
reg   [0:0] ap_reg_ppstg_or_cond7_1_reg_3421_pp0_it4;
reg   [0:0] ap_reg_ppstg_or_cond7_1_reg_3421_pp0_it6;
reg   [0:0] tmp_45_reg_3425;
reg   [0:0] ap_reg_ppstg_tmp_45_reg_3425_pp0_it1;
reg   [0:0] ap_reg_ppstg_tmp_45_reg_3425_pp0_it2;
reg   [0:0] ap_reg_ppstg_tmp_45_reg_3425_pp0_it3;
reg   [0:0] ap_reg_ppstg_tmp_45_reg_3425_pp0_it4;
reg   [0:0] ap_reg_ppstg_tmp_45_reg_3425_pp0_it5;
reg   [0:0] ap_reg_ppstg_tmp_45_reg_3425_pp0_it6;
wire   [0:0] tmp_326_1_fu_1203_p2;
reg   [0:0] tmp_326_1_reg_3429;
reg   [0:0] ap_reg_ppstg_tmp_326_1_reg_3429_pp0_it1;
reg   [0:0] ap_reg_ppstg_tmp_326_1_reg_3429_pp0_it2;
reg   [0:0] ap_reg_ppstg_tmp_326_1_reg_3429_pp0_it3;
reg   [0:0] ap_reg_ppstg_tmp_326_1_reg_3429_pp0_it4;
reg   [0:0] ap_reg_ppstg_tmp_326_1_reg_3429_pp0_it5;
wire   [1:0] tmp_50_fu_1213_p1;
reg   [1:0] tmp_50_reg_3433;
reg   [1:0] ap_reg_ppstg_tmp_50_reg_3433_pp0_it1;
reg   [1:0] ap_reg_ppstg_tmp_50_reg_3433_pp0_it2;
reg   [1:0] ap_reg_ppstg_tmp_50_reg_3433_pp0_it3;
reg   [1:0] ap_reg_ppstg_tmp_50_reg_3433_pp0_it4;
reg   [1:0] ap_reg_ppstg_tmp_50_reg_3433_pp0_it5;
wire   [0:0] tmp_323_2_fu_1223_p2;
reg   [0:0] tmp_323_2_reg_3437;
reg   [0:0] ap_reg_ppstg_tmp_323_2_reg_3437_pp0_it1;
reg   [0:0] ap_reg_ppstg_tmp_323_2_reg_3437_pp0_it2;
reg   [0:0] ap_reg_ppstg_tmp_323_2_reg_3437_pp0_it3;
reg   [0:0] ap_reg_ppstg_tmp_323_2_reg_3437_pp0_it4;
reg   [0:0] ap_reg_ppstg_tmp_323_2_reg_3437_pp0_it5;
reg   [0:0] ap_reg_ppstg_tmp_323_2_reg_3437_pp0_it6;
wire   [0:0] or_cond7_2_fu_1228_p2;
reg   [0:0] ap_reg_ppstg_or_cond7_2_reg_3441_pp0_it1;
reg   [0:0] ap_reg_ppstg_or_cond7_2_reg_3441_pp0_it2;
reg   [0:0] ap_reg_ppstg_or_cond7_2_reg_3441_pp0_it3;
reg   [0:0] ap_reg_ppstg_or_cond7_2_reg_3441_pp0_it4;
reg   [0:0] ap_reg_ppstg_or_cond7_2_reg_3441_pp0_it6;
reg   [0:0] tmp_59_reg_3445;
reg   [0:0] ap_reg_ppstg_tmp_59_reg_3445_pp0_it1;
reg   [0:0] ap_reg_ppstg_tmp_59_reg_3445_pp0_it2;
reg   [0:0] ap_reg_ppstg_tmp_59_reg_3445_pp0_it3;
reg   [0:0] ap_reg_ppstg_tmp_59_reg_3445_pp0_it4;
reg   [0:0] ap_reg_ppstg_tmp_59_reg_3445_pp0_it5;
reg   [0:0] ap_reg_ppstg_tmp_59_reg_3445_pp0_it6;
wire   [0:0] tmp_326_2_fu_1242_p2;
reg   [0:0] tmp_326_2_reg_3449;
reg   [0:0] ap_reg_ppstg_tmp_326_2_reg_3449_pp0_it1;
reg   [0:0] ap_reg_ppstg_tmp_326_2_reg_3449_pp0_it2;
reg   [0:0] ap_reg_ppstg_tmp_326_2_reg_3449_pp0_it3;
reg   [0:0] ap_reg_ppstg_tmp_326_2_reg_3449_pp0_it4;
reg   [0:0] ap_reg_ppstg_tmp_326_2_reg_3449_pp0_it5;
wire   [1:0] tmp_63_fu_1252_p1;
reg   [1:0] tmp_63_reg_3453;
reg   [1:0] ap_reg_ppstg_tmp_63_reg_3453_pp0_it1;
reg   [1:0] ap_reg_ppstg_tmp_63_reg_3453_pp0_it2;
reg   [1:0] ap_reg_ppstg_tmp_63_reg_3453_pp0_it3;
reg   [1:0] ap_reg_ppstg_tmp_63_reg_3453_pp0_it4;
reg   [1:0] ap_reg_ppstg_tmp_63_reg_3453_pp0_it5;
wire   [1:0] tmp_54_fu_1260_p1;
reg   [1:0] tmp_54_reg_3457;
reg   [1:0] ap_reg_ppstg_tmp_54_reg_3457_pp0_it2;
reg   [1:0] ap_reg_ppstg_tmp_54_reg_3457_pp0_it3;
reg   [1:0] ap_reg_ppstg_tmp_54_reg_3457_pp0_it4;
reg   [1:0] ap_reg_ppstg_tmp_54_reg_3457_pp0_it5;
wire   [1:0] tmp_66_fu_1268_p1;
reg   [1:0] tmp_66_reg_3463;
reg   [1:0] ap_reg_ppstg_tmp_66_reg_3463_pp0_it2;
reg   [1:0] ap_reg_ppstg_tmp_66_reg_3463_pp0_it3;
reg   [1:0] ap_reg_ppstg_tmp_66_reg_3463_pp0_it4;
reg   [1:0] ap_reg_ppstg_tmp_66_reg_3463_pp0_it5;
wire   [1:0] tmp_39_fu_1272_p1;
reg   [1:0] tmp_39_reg_3469;
wire   [1:0] tmp_49_fu_1276_p1;
reg   [1:0] tmp_49_reg_3474;
wire   [1:0] tmp_62_fu_1280_p1;
reg   [1:0] tmp_62_reg_3479;
wire   [14:0] grp_image_filter_borderInterpolate_fu_708_ap_return;
reg   [14:0] x_reg_3484;
wire   [1:0] tmp_35_fu_1284_p1;
reg   [1:0] tmp_35_reg_3489;
reg   [1:0] ap_reg_ppstg_tmp_35_reg_3489_pp0_it5;
wire   [1:0] locy_0_2_t_fu_1288_p2;
reg   [1:0] locy_0_2_t_reg_3494;
reg   [1:0] ap_reg_ppstg_locy_0_2_t_reg_3494_pp0_it5;
reg   [1:0] ap_reg_ppstg_locy_0_2_t_reg_3494_pp0_it6;
wire   [14:0] grp_image_filter_borderInterpolate_fu_716_ap_return;
reg   [14:0] x_1_reg_3498;
reg   [14:0] ap_reg_ppstg_x_1_reg_3498_pp0_it5;
wire   [1:0] locy_1_2_t_fu_1292_p2;
reg   [1:0] locy_1_2_t_reg_3506;
reg   [1:0] ap_reg_ppstg_locy_1_2_t_reg_3506_pp0_it5;
reg   [1:0] ap_reg_ppstg_locy_1_2_t_reg_3506_pp0_it6;
wire   [14:0] grp_image_filter_borderInterpolate_fu_724_ap_return;
reg   [14:0] x_2_reg_3510;
reg   [14:0] ap_reg_ppstg_x_2_reg_3510_pp0_it5;
wire   [1:0] locy_2_2_t_fu_1296_p2;
reg   [1:0] locy_2_2_t_reg_3518;
reg   [1:0] ap_reg_ppstg_locy_2_2_t_reg_3518_pp0_it5;
reg   [1:0] ap_reg_ppstg_locy_2_2_t_reg_3518_pp0_it6;
reg   [10:0] k_buf_0_val_0_addr_reg_3522;
reg   [10:0] k_buf_0_val_1_addr_reg_3528;
reg   [10:0] k_buf_0_val_2_addr_reg_3534;
wire   [7:0] k_buf_0_val_0_q0;
reg   [7:0] right_border_buf_0_val_2_0_reg_3570;
wire   [7:0] k_buf_0_val_1_q0;
reg   [7:0] right_border_buf_0_val_1_0_reg_3575;
wire   [7:0] k_buf_0_val_2_q0;
reg   [7:0] src_kernel_win_0_val_2_0_reg_3583;
wire   [1:0] tmp_37_fu_1327_p1;
reg   [1:0] tmp_37_reg_3590;
wire   [1:0] tmp_38_fu_1331_p1;
reg   [1:0] tmp_38_reg_3596;
wire   [1:0] col_assign_s_fu_1335_p2;
reg   [1:0] col_assign_s_reg_3602;
wire   [7:0] k_buf_1_val_0_q0;
reg   [7:0] right_border_buf_1_val_2_0_reg_3608;
wire   [7:0] k_buf_1_val_1_q0;
reg   [7:0] right_border_buf_1_val_1_0_reg_3613;
wire   [7:0] k_buf_1_val_2_q0;
reg   [7:0] src_kernel_win_1_val_2_0_reg_3621;
wire   [1:0] tmp_46_fu_1439_p1;
reg   [1:0] tmp_46_reg_3628;
wire   [1:0] tmp_48_fu_1443_p1;
reg   [1:0] tmp_48_reg_3634;
wire   [0:0] tmp_51_fu_1456_p3;
reg   [0:0] tmp_51_reg_3640;
wire   [1:0] col_assign_17_1_t1_fu_1466_p2;
reg   [1:0] col_assign_17_1_t1_reg_3646;
wire   [7:0] col_buf_1_val_0_0_9_fu_1491_p3;
reg   [7:0] col_buf_1_val_0_0_9_reg_3650;
wire   [0:0] sel_tmp20_fu_1505_p2;
reg   [0:0] sel_tmp20_reg_3656;
wire   [0:0] sel_tmp21_fu_1511_p2;
reg   [0:0] sel_tmp21_reg_3662;
wire   [7:0] k_buf_2_val_0_q0;
reg   [7:0] right_border_buf_2_val_2_0_reg_3667;
wire   [7:0] k_buf_2_val_1_q0;
reg   [7:0] right_border_buf_2_val_1_0_reg_3672;
wire   [7:0] k_buf_2_val_2_q0;
reg   [7:0] src_kernel_win_2_val_2_0_reg_3680;
wire   [1:0] tmp_60_fu_1625_p1;
reg   [1:0] tmp_60_reg_3687;
wire   [1:0] tmp_61_fu_1629_p1;
reg   [1:0] tmp_61_reg_3693;
wire   [0:0] tmp_64_fu_1642_p3;
reg   [0:0] tmp_64_reg_3699;
wire   [1:0] col_assign_17_2_t1_fu_1652_p2;
reg   [1:0] col_assign_17_2_t1_reg_3705;
wire   [7:0] col_buf_2_val_0_0_9_fu_1677_p3;
reg   [7:0] col_buf_2_val_0_0_9_reg_3709;
wire   [0:0] sel_tmp34_fu_1691_p2;
reg   [0:0] sel_tmp34_reg_3715;
wire   [0:0] sel_tmp35_fu_1697_p2;
reg   [0:0] sel_tmp35_reg_3721;
reg   [7:0] src_kernel_win_0_val_0_1_6_reg_3726;
reg   [7:0] src_kernel_win_0_val_2_1_9_reg_3731;
reg   [7:0] src_kernel_win_0_val_1_1_6_reg_3736;
reg   [7:0] src_kernel_win_1_val_0_1_6_reg_3741;
reg   [7:0] src_kernel_win_1_val_2_1_9_reg_3746;
reg   [7:0] src_kernel_win_1_val_1_1_6_reg_3751;
reg   [7:0] src_kernel_win_2_val_0_1_6_reg_3756;
reg   [7:0] src_kernel_win_2_val_2_1_9_reg_3761;
reg   [7:0] src_kernel_win_2_val_1_1_6_reg_3766;
wire   [9:0] p_Val2_0_1_fu_2338_p2;
reg   [9:0] p_Val2_0_1_reg_3771;
wire   [8:0] p_Val2_0_2_fu_2360_p2;
reg   [8:0] p_Val2_0_2_reg_3776;
wire  signed [10:0] tmp6_fu_2380_p2;
reg  signed [10:0] tmp6_reg_3781;
wire   [9:0] p_Val2_1_1_fu_2434_p2;
reg   [9:0] p_Val2_1_1_reg_3786;
wire   [8:0] p_Val2_1_2_fu_2456_p2;
reg   [8:0] p_Val2_1_2_reg_3791;
wire  signed [10:0] tmp11_fu_2476_p2;
reg  signed [10:0] tmp11_reg_3796;
wire   [9:0] p_Val2_2_1_fu_2530_p2;
reg   [9:0] p_Val2_2_1_reg_3801;
wire   [8:0] p_Val2_2_2_fu_2552_p2;
reg   [8:0] p_Val2_2_2_reg_3806;
wire  signed [10:0] tmp16_fu_2572_p2;
reg  signed [10:0] tmp16_reg_3811;
wire   [0:0] isneg_fu_2631_p3;
reg   [0:0] isneg_reg_3816;
wire   [7:0] p_Val2_21_fu_2639_p1;
reg   [7:0] p_Val2_21_reg_3821;
wire   [0:0] tmp_i_i_fu_2653_p2;
reg   [0:0] tmp_i_i_reg_3826;
wire   [0:0] not_i_i_i_fu_2659_p2;
reg   [0:0] not_i_i_i_reg_3832;
wire   [0:0] isneg_1_fu_2682_p3;
reg   [0:0] isneg_1_reg_3837;
wire   [7:0] p_Val2_24_fu_2690_p1;
reg   [7:0] p_Val2_24_reg_3842;
wire   [0:0] tmp_i_i1_fu_2704_p2;
reg   [0:0] tmp_i_i1_reg_3847;
wire   [0:0] not_i_i_i1_fu_2710_p2;
reg   [0:0] not_i_i_i1_reg_3853;
wire   [0:0] isneg_2_fu_2733_p3;
reg   [0:0] isneg_2_reg_3858;
wire   [7:0] p_Val2_26_fu_2741_p1;
reg   [7:0] p_Val2_26_reg_3863;
wire   [0:0] tmp_i_i2_fu_2755_p2;
reg   [0:0] tmp_i_i2_reg_3868;
wire   [0:0] not_i_i_i2_fu_2761_p2;
reg   [0:0] not_i_i_i2_reg_3874;
wire   [10:0] k_buf_0_val_0_address0;
reg    k_buf_0_val_0_ce0;
wire   [10:0] k_buf_0_val_0_address1;
reg    k_buf_0_val_0_ce1;
reg    k_buf_0_val_0_we1;
wire   [7:0] k_buf_0_val_0_d1;
wire   [10:0] k_buf_0_val_1_address0;
reg    k_buf_0_val_1_ce0;
wire   [10:0] k_buf_0_val_1_address1;
reg    k_buf_0_val_1_ce1;
reg    k_buf_0_val_1_we1;
wire   [7:0] k_buf_0_val_1_d1;
wire   [10:0] k_buf_0_val_2_address0;
reg    k_buf_0_val_2_ce0;
wire   [10:0] k_buf_0_val_2_address1;
reg    k_buf_0_val_2_ce1;
reg    k_buf_0_val_2_we1;
wire   [7:0] k_buf_0_val_2_d1;
wire   [10:0] k_buf_1_val_0_address0;
reg    k_buf_1_val_0_ce0;
wire   [10:0] k_buf_1_val_0_address1;
reg    k_buf_1_val_0_ce1;
reg    k_buf_1_val_0_we1;
wire   [7:0] k_buf_1_val_0_d1;
wire   [10:0] k_buf_1_val_1_address0;
reg    k_buf_1_val_1_ce0;
reg   [10:0] k_buf_1_val_1_address1;
reg    k_buf_1_val_1_ce1;
reg    k_buf_1_val_1_we1;
wire   [7:0] k_buf_1_val_1_d1;
wire   [10:0] k_buf_1_val_2_address0;
reg    k_buf_1_val_2_ce0;
wire   [10:0] k_buf_1_val_2_address1;
reg    k_buf_1_val_2_ce1;
reg    k_buf_1_val_2_we1;
wire   [7:0] k_buf_1_val_2_d1;
wire   [10:0] k_buf_2_val_0_address0;
reg    k_buf_2_val_0_ce0;
wire   [10:0] k_buf_2_val_0_address1;
reg    k_buf_2_val_0_ce1;
reg    k_buf_2_val_0_we1;
wire   [7:0] k_buf_2_val_0_d1;
wire   [10:0] k_buf_2_val_1_address0;
reg    k_buf_2_val_1_ce0;
reg   [10:0] k_buf_2_val_1_address1;
reg    k_buf_2_val_1_ce1;
reg    k_buf_2_val_1_we1;
wire   [7:0] k_buf_2_val_1_d1;
wire   [10:0] k_buf_2_val_2_address0;
reg    k_buf_2_val_2_ce0;
wire   [10:0] k_buf_2_val_2_address1;
reg    k_buf_2_val_2_ce1;
reg    k_buf_2_val_2_we1;
wire   [7:0] k_buf_2_val_2_d1;
wire   [11:0] grp_image_filter_borderInterpolate_fu_684_p;
wire   [11:0] grp_image_filter_borderInterpolate_fu_684_len;
wire   [4:0] grp_image_filter_borderInterpolate_fu_684_borderType;
wire   [14:0] grp_image_filter_borderInterpolate_fu_684_ap_return;
reg    grp_image_filter_borderInterpolate_fu_684_ap_ce;
wire   [11:0] grp_image_filter_borderInterpolate_fu_692_p;
wire   [11:0] grp_image_filter_borderInterpolate_fu_692_len;
wire   [4:0] grp_image_filter_borderInterpolate_fu_692_borderType;
wire   [14:0] grp_image_filter_borderInterpolate_fu_692_ap_return;
reg    grp_image_filter_borderInterpolate_fu_692_ap_ce;
wire   [11:0] grp_image_filter_borderInterpolate_fu_700_p;
wire   [11:0] grp_image_filter_borderInterpolate_fu_700_len;
wire   [4:0] grp_image_filter_borderInterpolate_fu_700_borderType;
wire   [14:0] grp_image_filter_borderInterpolate_fu_700_ap_return;
reg    grp_image_filter_borderInterpolate_fu_700_ap_ce;
wire   [11:0] grp_image_filter_borderInterpolate_fu_708_p;
wire   [11:0] grp_image_filter_borderInterpolate_fu_708_len;
wire   [4:0] grp_image_filter_borderInterpolate_fu_708_borderType;
reg    grp_image_filter_borderInterpolate_fu_708_ap_ce;
wire   [11:0] grp_image_filter_borderInterpolate_fu_716_p;
wire   [11:0] grp_image_filter_borderInterpolate_fu_716_len;
wire   [4:0] grp_image_filter_borderInterpolate_fu_716_borderType;
reg    grp_image_filter_borderInterpolate_fu_716_ap_ce;
wire   [11:0] grp_image_filter_borderInterpolate_fu_724_p;
wire   [11:0] grp_image_filter_borderInterpolate_fu_724_len;
wire   [4:0] grp_image_filter_borderInterpolate_fu_724_borderType;
reg    grp_image_filter_borderInterpolate_fu_724_ap_ce;
wire   [11:0] grp_image_filter_borderInterpolate_fu_732_p;
wire   [11:0] grp_image_filter_borderInterpolate_fu_732_len;
wire   [4:0] grp_image_filter_borderInterpolate_fu_732_borderType;
wire   [14:0] grp_image_filter_borderInterpolate_fu_732_ap_return;
reg    grp_image_filter_borderInterpolate_fu_732_ap_ce;
wire   [11:0] grp_image_filter_borderInterpolate_fu_740_p;
wire   [11:0] grp_image_filter_borderInterpolate_fu_740_len;
wire   [4:0] grp_image_filter_borderInterpolate_fu_740_borderType;
wire   [14:0] grp_image_filter_borderInterpolate_fu_740_ap_return;
reg    grp_image_filter_borderInterpolate_fu_740_ap_ce;
wire   [11:0] grp_image_filter_borderInterpolate_fu_748_p;
wire   [11:0] grp_image_filter_borderInterpolate_fu_748_len;
wire   [4:0] grp_image_filter_borderInterpolate_fu_748_borderType;
wire   [14:0] grp_image_filter_borderInterpolate_fu_748_ap_return;
reg    grp_image_filter_borderInterpolate_fu_748_ap_ce;
wire   [11:0] grp_image_filter_borderInterpolate_fu_756_p;
wire   [11:0] grp_image_filter_borderInterpolate_fu_756_len;
wire   [4:0] grp_image_filter_borderInterpolate_fu_756_borderType;
wire   [14:0] grp_image_filter_borderInterpolate_fu_756_ap_return;
reg    grp_image_filter_borderInterpolate_fu_756_ap_ce;
wire   [11:0] grp_image_filter_borderInterpolate_fu_764_p;
wire   [11:0] grp_image_filter_borderInterpolate_fu_764_len;
wire   [4:0] grp_image_filter_borderInterpolate_fu_764_borderType;
wire   [14:0] grp_image_filter_borderInterpolate_fu_764_ap_return;
reg    grp_image_filter_borderInterpolate_fu_764_ap_ce;
wire   [11:0] grp_image_filter_borderInterpolate_fu_772_p;
wire   [11:0] grp_image_filter_borderInterpolate_fu_772_len;
wire   [4:0] grp_image_filter_borderInterpolate_fu_772_borderType;
wire   [14:0] grp_image_filter_borderInterpolate_fu_772_ap_return;
reg    grp_image_filter_borderInterpolate_fu_772_ap_ce;
reg   [1:0] tmp_s_reg_628;
wire   [0:0] tmp_2_fu_918_p2;
reg   [1:0] tmp_3_reg_639;
wire   [0:0] tmp_5_fu_930_p2;
reg   [1:0] tmp_6_reg_650;
reg   [10:0] p_012_0_i_reg_661;
reg    ap_sig_cseq_ST_st18_fsm_7;
reg    ap_sig_bdd_871;
wire   [63:0] tmp_17_fu_1303_p1;
wire  signed [63:0] tmp_316_1_fu_1310_p1;
wire  signed [63:0] tmp_316_2_fu_1316_p1;
wire   [63:0] tmp_358_1_fu_1532_p1;
wire   [10:0] k_buf_1_val_1_addr_1_gep_fu_570_p3;
wire   [63:0] tmp_358_2_fu_1718_p1;
wire   [10:0] k_buf_2_val_1_addr_1_gep_fu_610_p3;
reg   [7:0] right_border_buf_0_val_0_0_fu_194;
reg   [7:0] right_border_buf_0_val_0_1_fu_198;
reg   [7:0] right_border_buf_0_val_0_2_fu_202;
reg   [7:0] right_border_buf_1_val_0_0_fu_206;
reg   [7:0] right_border_buf_1_val_0_1_fu_210;
reg   [7:0] right_border_buf_1_val_0_2_fu_214;
reg   [7:0] right_border_buf_2_val_0_0_fu_218;
reg   [7:0] right_border_buf_2_val_0_1_fu_222;
reg   [7:0] right_border_buf_2_val_0_2_fu_226;
reg   [7:0] col_buf_0_val_0_0_fu_230;
reg   [7:0] col_buf_1_val_0_0_fu_234;
reg   [7:0] col_buf_2_val_0_0_fu_238;
reg   [7:0] src_kernel_win_0_val_0_1_fu_242;
wire   [7:0] src_kernel_win_0_val_0_1_3_fu_1854_p3;
wire   [7:0] col_buf_0_val_0_0_9_fu_1942_p3;
reg   [7:0] src_kernel_win_0_val_0_2_fu_246;
reg   [7:0] col_buf_2_val_0_0_3_fu_250;
reg   [7:0] src_kernel_win_0_val_2_1_fu_254;
reg   [7:0] src_kernel_win_0_val_1_1_fu_258;
wire   [7:0] src_kernel_win_0_val_1_1_3_fu_1886_p3;
wire   [7:0] right_border_buf_0_val_1_2_11_fu_1959_p3;
reg   [7:0] src_kernel_win_0_val_1_2_fu_262;
reg   [7:0] col_buf_2_val_0_0_5_fu_266;
reg   [7:0] src_kernel_win_0_val_2_2_fu_270;
reg   [7:0] col_buf_2_val_0_0_6_fu_274;
reg   [7:0] src_kernel_win_1_val_0_1_fu_278;
wire   [7:0] src_kernel_win_1_val_0_1_3_fu_2016_p3;
wire   [7:0] src_kernel_win_1_val_0_1_4_fu_2083_p3;
reg   [7:0] src_kernel_win_1_val_0_2_fu_282;
reg   [7:0] right_border_buf_2_val_1_2_2_fu_286;
wire   [7:0] right_border_buf_2_val_1_2_9_fu_1779_p3;
reg   [7:0] src_kernel_win_1_val_2_1_fu_290;
reg   [7:0] src_kernel_win_1_val_1_1_fu_294;
wire   [7:0] src_kernel_win_1_val_1_1_3_fu_2048_p3;
wire   [7:0] src_kernel_win_1_val_1_1_4_fu_2104_p3;
reg   [7:0] src_kernel_win_1_val_1_2_fu_298;
reg   [7:0] right_border_buf_2_val_1_2_3_fu_302;
wire   [7:0] right_border_buf_2_val_1_2_7_fu_1762_p3;
reg   [7:0] src_kernel_win_1_val_2_2_fu_306;
reg   [7:0] right_border_buf_2_val_1_2_4_fu_310;
wire   [7:0] right_border_buf_2_val_1_2_5_fu_1740_p3;
reg   [7:0] src_kernel_win_2_val_0_1_fu_314;
wire   [7:0] src_kernel_win_2_val_0_1_3_fu_2165_p3;
wire   [7:0] src_kernel_win_2_val_0_1_4_fu_2232_p3;
reg   [7:0] src_kernel_win_2_val_0_2_fu_318;
reg   [7:0] col_buf_1_val_0_0_3_fu_322;
reg   [7:0] src_kernel_win_2_val_2_1_fu_326;
reg   [7:0] src_kernel_win_2_val_1_1_fu_330;
wire   [7:0] src_kernel_win_2_val_1_1_3_fu_2197_p3;
wire   [7:0] src_kernel_win_2_val_1_1_4_fu_2253_p3;
reg   [7:0] src_kernel_win_2_val_1_2_fu_334;
reg   [7:0] col_buf_1_val_0_0_5_fu_338;
reg   [7:0] src_kernel_win_2_val_2_2_fu_342;
reg   [7:0] col_buf_1_val_0_0_6_fu_346;
reg   [7:0] right_border_buf_0_val_1_2_1_fu_350;
wire   [7:0] right_border_buf_0_val_1_2_8_fu_1407_p3;
reg   [7:0] right_border_buf_0_val_1_2_2_fu_354;
wire   [7:0] right_border_buf_0_val_1_2_6_fu_1398_p3;
reg   [7:0] right_border_buf_0_val_1_2_7_fu_358;
wire   [7:0] right_border_buf_0_val_1_2_4_fu_1381_p3;
reg   [7:0] col_buf_0_val_0_0_3_fu_362;
reg   [7:0] col_buf_0_val_0_0_5_fu_366;
reg   [7:0] col_buf_0_val_0_0_6_fu_370;
reg   [7:0] right_border_buf_1_val_1_2_2_fu_374;
wire   [7:0] right_border_buf_1_val_1_2_9_fu_1593_p3;
reg   [7:0] right_border_buf_1_val_1_2_3_fu_378;
wire   [7:0] right_border_buf_1_val_1_2_7_fu_1584_p3;
reg   [7:0] right_border_buf_1_val_1_2_8_fu_382;
wire   [7:0] right_border_buf_1_val_1_2_5_fu_1567_p3;
wire   [10:0] tmp_9_fu_958_p2;
wire   [10:0] tmp_29_fu_1016_p4;
wire   [0:0] icmp_fu_1026_p2;
wire   [0:0] tmp_318_2_fu_1032_p2;
wire   [10:0] p_i_fu_1058_p3;
wire   [0:0] tmp_13_fu_1073_p2;
wire   [9:0] tmp_33_fu_1108_p4;
wire   [0:0] icmp1_fu_1118_p2;
wire   [11:0] tmp_77_cast_fu_1093_p1;
wire  signed [12:0] ImagLoc_x_cast_fu_1139_p1;
wire   [0:0] tmp_18_fu_1143_p2;
wire   [1:0] tmp_34_fu_1135_p1;
wire   [0:0] tmp_321_1_fu_1178_p2;
wire   [11:0] col_assign_1_fu_1208_p2;
wire   [0:0] tmp_321_2_fu_1217_p2;
wire   [11:0] col_assign_2_fu_1247_p2;
wire   [11:0] col_assign_18_1_fu_1256_p2;
wire   [11:0] col_assign_18_2_fu_1264_p2;
wire  signed [31:0] x_ext_fu_1300_p1;
wire   [0:0] sel_tmp6_fu_1363_p2;
wire   [0:0] sel_tmp7_fu_1376_p2;
wire   [7:0] right_border_buf_0_val_1_2_3_fu_1368_p3;
wire   [7:0] right_border_buf_0_val_1_2_5_fu_1390_p3;
wire   [1:0] tmp_52_fu_1463_p1;
wire   [0:0] sel_tmp16_fu_1471_p2;
wire   [0:0] sel_tmp17_fu_1485_p2;
wire   [7:0] col_buf_1_val_0_0_2_fu_1477_p3;
wire   [0:0] sel_tmp19_fu_1499_p2;
wire  signed [31:0] x_1_ext_fu_1431_p1;
wire   [0:0] sel_tmp22_fu_1549_p2;
wire   [0:0] sel_tmp23_fu_1562_p2;
wire   [7:0] right_border_buf_1_val_1_2_4_fu_1554_p3;
wire   [7:0] right_border_buf_1_val_1_2_6_fu_1576_p3;
wire   [1:0] tmp_65_fu_1649_p1;
wire   [0:0] sel_tmp30_fu_1657_p2;
wire   [0:0] sel_tmp31_fu_1671_p2;
wire   [7:0] col_buf_2_val_0_0_2_fu_1663_p3;
wire   [0:0] sel_tmp33_fu_1685_p2;
wire  signed [31:0] x_2_ext_fu_1617_p1;
wire   [0:0] sel_tmp36_fu_1735_p2;
wire   [0:0] sel_tmp37_fu_1749_p2;
wire   [7:0] right_border_buf_2_val_1_2_6_fu_1754_p3;
wire   [7:0] right_border_buf_2_val_1_2_8_fu_1771_p3;
wire   [0:0] sel_tmp8_fu_1837_p2;
wire   [1:0] locy_fu_1830_p2;
wire   [0:0] sel_tmp1_fu_1848_p2;
wire   [7:0] sel_tmp9_fu_1841_p3;
wire   [0:0] sel_tmp3_fu_1869_p2;
wire   [1:0] locy_0_1_t_fu_1862_p2;
wire   [0:0] sel_tmp5_fu_1880_p2;
wire   [7:0] sel_tmp4_fu_1873_p3;
wire   [0:0] sel_tmp_fu_1924_p2;
wire   [0:0] sel_tmp2_fu_1937_p2;
wire   [7:0] col_buf_0_val_0_0_2_fu_1929_p3;
wire   [7:0] right_border_buf_0_val_1_2_fu_1951_p3;
wire   [0:0] sel_tmp10_fu_1999_p2;
wire   [1:0] locy_1_0_t_fu_1992_p2;
wire   [0:0] sel_tmp12_fu_2010_p2;
wire   [7:0] sel_tmp11_fu_2003_p3;
wire   [0:0] sel_tmp13_fu_2031_p2;
wire   [1:0] locy_1_1_t_fu_2024_p2;
wire   [0:0] sel_tmp15_fu_2042_p2;
wire   [7:0] sel_tmp14_fu_2035_p3;
wire   [7:0] sel_tmp18_fu_2077_p3;
wire   [7:0] right_border_buf_1_val_1_2_fu_2090_p3;
wire   [7:0] right_border_buf_1_val_1_2_1_56_fu_2097_p3;
wire   [0:0] sel_tmp24_fu_2148_p2;
wire   [1:0] locy_2_0_t_fu_2141_p2;
wire   [0:0] sel_tmp26_fu_2159_p2;
wire   [7:0] sel_tmp25_fu_2152_p3;
wire   [0:0] sel_tmp27_fu_2180_p2;
wire   [1:0] locy_2_1_t_fu_2173_p2;
wire   [0:0] sel_tmp29_fu_2191_p2;
wire   [7:0] sel_tmp28_fu_2184_p3;
wire   [7:0] sel_tmp32_fu_2226_p3;
wire   [7:0] right_border_buf_2_val_1_2_fu_2239_p3;
wire   [7:0] right_border_buf_2_val_1_2_1_63_fu_2246_p3;
wire   [8:0] tmp_376_0_0_2_cast_fu_2312_p1;
wire   [8:0] OP1_V_0_0_cast_fu_2308_p1;
wire   [8:0] p_Val2_7_0_0_2_fu_2316_p2;
wire   [8:0] p_shl_fu_2326_p3;
wire   [9:0] p_shl_cast_fu_2334_p1;
wire   [8:0] p_Val2_0_1_2_fu_2344_p3;
wire   [8:0] OP1_V_0_2_cast_fu_2356_p1;
wire  signed [9:0] p_Val2_7_0_0_2_cast_cast_fu_2322_p1;
wire   [9:0] tmp_376_0_2_2_cast_cast_fu_2366_p1;
wire  signed [9:0] tmp7_fu_2370_p2;
wire  signed [10:0] tmp7_cast_fu_2376_p1;
wire   [10:0] tmp_376_0_1_cast_50_fu_2352_p1;
wire   [8:0] tmp_376_1_0_2_cast_fu_2408_p1;
wire   [8:0] OP1_V_1_0_cast_fu_2404_p1;
wire   [8:0] p_Val2_7_1_0_2_fu_2412_p2;
wire   [8:0] p_shl1_fu_2422_p3;
wire   [9:0] p_shl1_cast_fu_2430_p1;
wire   [8:0] p_Val2_1_1_2_fu_2440_p3;
wire   [8:0] OP1_V_1_2_cast_fu_2452_p1;
wire  signed [9:0] p_Val2_7_1_0_2_cast_cast_fu_2418_p1;
wire   [9:0] tmp_376_1_2_2_cast_cast_fu_2462_p1;
wire  signed [9:0] tmp12_fu_2466_p2;
wire  signed [10:0] tmp12_cast_fu_2472_p1;
wire   [10:0] tmp_376_1_1_cast_57_fu_2448_p1;
wire   [8:0] tmp_376_2_0_2_cast_fu_2504_p1;
wire   [8:0] OP1_V_2_0_cast_fu_2500_p1;
wire   [8:0] p_Val2_7_2_0_2_fu_2508_p2;
wire   [8:0] p_shl2_fu_2518_p3;
wire   [9:0] p_shl2_cast_fu_2526_p1;
wire   [8:0] p_Val2_2_1_2_fu_2536_p3;
wire   [8:0] OP1_V_2_2_cast_fu_2548_p1;
wire  signed [9:0] p_Val2_7_2_0_2_cast_cast_fu_2514_p1;
wire   [9:0] tmp_376_2_2_2_cast_cast_fu_2558_p1;
wire  signed [9:0] tmp17_fu_2562_p2;
wire  signed [10:0] tmp17_cast_fu_2568_p1;
wire   [10:0] tmp_376_2_1_cast_64_fu_2544_p1;
wire  signed [10:0] tmp_376_0_1_cast_fu_2614_p1;
wire  signed [10:0] tmp_376_0_2_cast_fu_2617_p1;
wire  signed [10:0] tmp5_fu_2620_p2;
wire  signed [10:0] p_Val2_20_fu_2626_p2;
wire   [2:0] tmp_21_fu_2643_p4;
wire  signed [10:0] tmp_376_1_1_cast_fu_2665_p1;
wire  signed [10:0] tmp_376_1_2_cast_fu_2668_p1;
wire  signed [10:0] tmp10_fu_2671_p2;
wire  signed [10:0] p_Val2_23_fu_2677_p2;
wire   [2:0] tmp_25_fu_2694_p4;
wire  signed [10:0] tmp_376_2_1_cast_fu_2716_p1;
wire  signed [10:0] tmp_376_2_2_cast_fu_2719_p1;
wire  signed [10:0] tmp15_fu_2722_p2;
wire  signed [10:0] p_Val2_s_fu_2728_p2;
wire   [2:0] tmp_26_fu_2745_p4;
wire   [0:0] overflow_fu_2767_p2;
wire   [0:0] tmp_i_i_51_fu_2778_p2;
wire   [7:0] p_mux_i_i_cast_fu_2771_p3;
wire   [0:0] overflow_3_fu_2791_p2;
wire   [0:0] tmp_i_i1_58_fu_2802_p2;
wire   [7:0] p_mux_i_i39_cast_fu_2795_p3;
wire   [0:0] overflow_4_fu_2815_p2;
wire   [0:0] tmp_i_i2_65_fu_2826_p2;
wire   [7:0] p_mux_i_i48_cast_fu_2819_p3;
reg   [7:0] ap_NS_fsm;
reg    ap_sig_bdd_887;
reg    ap_sig_bdd_899;


image_filter_Filter2D_k_buf_0_val_0 #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
k_buf_0_val_0_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( k_buf_0_val_0_address0 ),
    .ce0( k_buf_0_val_0_ce0 ),
    .q0( k_buf_0_val_0_q0 ),
    .address1( k_buf_0_val_0_address1 ),
    .ce1( k_buf_0_val_0_ce1 ),
    .we1( k_buf_0_val_0_we1 ),
    .d1( k_buf_0_val_0_d1 )
);

image_filter_Filter2D_k_buf_0_val_0 #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
k_buf_0_val_1_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( k_buf_0_val_1_address0 ),
    .ce0( k_buf_0_val_1_ce0 ),
    .q0( k_buf_0_val_1_q0 ),
    .address1( k_buf_0_val_1_address1 ),
    .ce1( k_buf_0_val_1_ce1 ),
    .we1( k_buf_0_val_1_we1 ),
    .d1( k_buf_0_val_1_d1 )
);

image_filter_Filter2D_k_buf_0_val_0 #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
k_buf_0_val_2_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( k_buf_0_val_2_address0 ),
    .ce0( k_buf_0_val_2_ce0 ),
    .q0( k_buf_0_val_2_q0 ),
    .address1( k_buf_0_val_2_address1 ),
    .ce1( k_buf_0_val_2_ce1 ),
    .we1( k_buf_0_val_2_we1 ),
    .d1( k_buf_0_val_2_d1 )
);

image_filter_Filter2D_k_buf_0_val_0 #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
k_buf_1_val_0_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( k_buf_1_val_0_address0 ),
    .ce0( k_buf_1_val_0_ce0 ),
    .q0( k_buf_1_val_0_q0 ),
    .address1( k_buf_1_val_0_address1 ),
    .ce1( k_buf_1_val_0_ce1 ),
    .we1( k_buf_1_val_0_we1 ),
    .d1( k_buf_1_val_0_d1 )
);

image_filter_Filter2D_k_buf_0_val_0 #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
k_buf_1_val_1_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( k_buf_1_val_1_address0 ),
    .ce0( k_buf_1_val_1_ce0 ),
    .q0( k_buf_1_val_1_q0 ),
    .address1( k_buf_1_val_1_address1 ),
    .ce1( k_buf_1_val_1_ce1 ),
    .we1( k_buf_1_val_1_we1 ),
    .d1( k_buf_1_val_1_d1 )
);

image_filter_Filter2D_k_buf_0_val_0 #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
k_buf_1_val_2_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( k_buf_1_val_2_address0 ),
    .ce0( k_buf_1_val_2_ce0 ),
    .q0( k_buf_1_val_2_q0 ),
    .address1( k_buf_1_val_2_address1 ),
    .ce1( k_buf_1_val_2_ce1 ),
    .we1( k_buf_1_val_2_we1 ),
    .d1( k_buf_1_val_2_d1 )
);

image_filter_Filter2D_k_buf_0_val_0 #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
k_buf_2_val_0_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( k_buf_2_val_0_address0 ),
    .ce0( k_buf_2_val_0_ce0 ),
    .q0( k_buf_2_val_0_q0 ),
    .address1( k_buf_2_val_0_address1 ),
    .ce1( k_buf_2_val_0_ce1 ),
    .we1( k_buf_2_val_0_we1 ),
    .d1( k_buf_2_val_0_d1 )
);

image_filter_Filter2D_k_buf_0_val_0 #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
k_buf_2_val_1_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( k_buf_2_val_1_address0 ),
    .ce0( k_buf_2_val_1_ce0 ),
    .q0( k_buf_2_val_1_q0 ),
    .address1( k_buf_2_val_1_address1 ),
    .ce1( k_buf_2_val_1_ce1 ),
    .we1( k_buf_2_val_1_we1 ),
    .d1( k_buf_2_val_1_d1 )
);

image_filter_Filter2D_k_buf_0_val_0 #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
k_buf_2_val_2_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( k_buf_2_val_2_address0 ),
    .ce0( k_buf_2_val_2_ce0 ),
    .q0( k_buf_2_val_2_q0 ),
    .address1( k_buf_2_val_2_address1 ),
    .ce1( k_buf_2_val_2_ce1 ),
    .we1( k_buf_2_val_2_we1 ),
    .d1( k_buf_2_val_2_d1 )
);

image_filter_borderInterpolate grp_image_filter_borderInterpolate_fu_684(
    .ap_clk( ap_clk ),
    .ap_rst( ap_rst ),
    .p( grp_image_filter_borderInterpolate_fu_684_p ),
    .len( grp_image_filter_borderInterpolate_fu_684_len ),
    .borderType( grp_image_filter_borderInterpolate_fu_684_borderType ),
    .ap_return( grp_image_filter_borderInterpolate_fu_684_ap_return ),
    .ap_ce( grp_image_filter_borderInterpolate_fu_684_ap_ce )
);

image_filter_borderInterpolate grp_image_filter_borderInterpolate_fu_692(
    .ap_clk( ap_clk ),
    .ap_rst( ap_rst ),
    .p( grp_image_filter_borderInterpolate_fu_692_p ),
    .len( grp_image_filter_borderInterpolate_fu_692_len ),
    .borderType( grp_image_filter_borderInterpolate_fu_692_borderType ),
    .ap_return( grp_image_filter_borderInterpolate_fu_692_ap_return ),
    .ap_ce( grp_image_filter_borderInterpolate_fu_692_ap_ce )
);

image_filter_borderInterpolate grp_image_filter_borderInterpolate_fu_700(
    .ap_clk( ap_clk ),
    .ap_rst( ap_rst ),
    .p( grp_image_filter_borderInterpolate_fu_700_p ),
    .len( grp_image_filter_borderInterpolate_fu_700_len ),
    .borderType( grp_image_filter_borderInterpolate_fu_700_borderType ),
    .ap_return( grp_image_filter_borderInterpolate_fu_700_ap_return ),
    .ap_ce( grp_image_filter_borderInterpolate_fu_700_ap_ce )
);

image_filter_borderInterpolate grp_image_filter_borderInterpolate_fu_708(
    .ap_clk( ap_clk ),
    .ap_rst( ap_rst ),
    .p( grp_image_filter_borderInterpolate_fu_708_p ),
    .len( grp_image_filter_borderInterpolate_fu_708_len ),
    .borderType( grp_image_filter_borderInterpolate_fu_708_borderType ),
    .ap_return( grp_image_filter_borderInterpolate_fu_708_ap_return ),
    .ap_ce( grp_image_filter_borderInterpolate_fu_708_ap_ce )
);

image_filter_borderInterpolate grp_image_filter_borderInterpolate_fu_716(
    .ap_clk( ap_clk ),
    .ap_rst( ap_rst ),
    .p( grp_image_filter_borderInterpolate_fu_716_p ),
    .len( grp_image_filter_borderInterpolate_fu_716_len ),
    .borderType( grp_image_filter_borderInterpolate_fu_716_borderType ),
    .ap_return( grp_image_filter_borderInterpolate_fu_716_ap_return ),
    .ap_ce( grp_image_filter_borderInterpolate_fu_716_ap_ce )
);

image_filter_borderInterpolate grp_image_filter_borderInterpolate_fu_724(
    .ap_clk( ap_clk ),
    .ap_rst( ap_rst ),
    .p( grp_image_filter_borderInterpolate_fu_724_p ),
    .len( grp_image_filter_borderInterpolate_fu_724_len ),
    .borderType( grp_image_filter_borderInterpolate_fu_724_borderType ),
    .ap_return( grp_image_filter_borderInterpolate_fu_724_ap_return ),
    .ap_ce( grp_image_filter_borderInterpolate_fu_724_ap_ce )
);

image_filter_borderInterpolate grp_image_filter_borderInterpolate_fu_732(
    .ap_clk( ap_clk ),
    .ap_rst( ap_rst ),
    .p( grp_image_filter_borderInterpolate_fu_732_p ),
    .len( grp_image_filter_borderInterpolate_fu_732_len ),
    .borderType( grp_image_filter_borderInterpolate_fu_732_borderType ),
    .ap_return( grp_image_filter_borderInterpolate_fu_732_ap_return ),
    .ap_ce( grp_image_filter_borderInterpolate_fu_732_ap_ce )
);

image_filter_borderInterpolate grp_image_filter_borderInterpolate_fu_740(
    .ap_clk( ap_clk ),
    .ap_rst( ap_rst ),
    .p( grp_image_filter_borderInterpolate_fu_740_p ),
    .len( grp_image_filter_borderInterpolate_fu_740_len ),
    .borderType( grp_image_filter_borderInterpolate_fu_740_borderType ),
    .ap_return( grp_image_filter_borderInterpolate_fu_740_ap_return ),
    .ap_ce( grp_image_filter_borderInterpolate_fu_740_ap_ce )
);

image_filter_borderInterpolate grp_image_filter_borderInterpolate_fu_748(
    .ap_clk( ap_clk ),
    .ap_rst( ap_rst ),
    .p( grp_image_filter_borderInterpolate_fu_748_p ),
    .len( grp_image_filter_borderInterpolate_fu_748_len ),
    .borderType( grp_image_filter_borderInterpolate_fu_748_borderType ),
    .ap_return( grp_image_filter_borderInterpolate_fu_748_ap_return ),
    .ap_ce( grp_image_filter_borderInterpolate_fu_748_ap_ce )
);

image_filter_borderInterpolate grp_image_filter_borderInterpolate_fu_756(
    .ap_clk( ap_clk ),
    .ap_rst( ap_rst ),
    .p( grp_image_filter_borderInterpolate_fu_756_p ),
    .len( grp_image_filter_borderInterpolate_fu_756_len ),
    .borderType( grp_image_filter_borderInterpolate_fu_756_borderType ),
    .ap_return( grp_image_filter_borderInterpolate_fu_756_ap_return ),
    .ap_ce( grp_image_filter_borderInterpolate_fu_756_ap_ce )
);

image_filter_borderInterpolate grp_image_filter_borderInterpolate_fu_764(
    .ap_clk( ap_clk ),
    .ap_rst( ap_rst ),
    .p( grp_image_filter_borderInterpolate_fu_764_p ),
    .len( grp_image_filter_borderInterpolate_fu_764_len ),
    .borderType( grp_image_filter_borderInterpolate_fu_764_borderType ),
    .ap_return( grp_image_filter_borderInterpolate_fu_764_ap_return ),
    .ap_ce( grp_image_filter_borderInterpolate_fu_764_ap_ce )
);

image_filter_borderInterpolate grp_image_filter_borderInterpolate_fu_772(
    .ap_clk( ap_clk ),
    .ap_rst( ap_rst ),
    .p( grp_image_filter_borderInterpolate_fu_772_p ),
    .len( grp_image_filter_borderInterpolate_fu_772_len ),
    .borderType( grp_image_filter_borderInterpolate_fu_772_borderType ),
    .ap_return( grp_image_filter_borderInterpolate_fu_772_ap_return ),
    .ap_ce( grp_image_filter_borderInterpolate_fu_772_ap_ce )
);



/// the current state (ap_CS_fsm) of the state machine. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_CS_fsm
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_st1_fsm_0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

/// ap_reg_ppiten_pp0_it0 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it0
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it0 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_6) & ~((ap_sig_bdd_212 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_234 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & (ap_const_lv1_0 == tmp_15_fu_1097_p2))) begin
            ap_reg_ppiten_pp0_it0 <= ap_const_logic_0;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5)) begin
            ap_reg_ppiten_pp0_it0 <= ap_const_logic_1;
        end
    end
end

/// ap_reg_ppiten_pp0_it1 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it1
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_6) & ~((ap_sig_bdd_212 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_234 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))))) begin
            ap_reg_ppiten_pp0_it1 <= ap_reg_ppiten_pp0_it0;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5)) begin
            ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it10 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it10
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it10 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_212 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_234 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10)))) begin
            ap_reg_ppiten_pp0_it10 <= ap_reg_ppiten_pp0_it9;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5)) begin
            ap_reg_ppiten_pp0_it10 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it2 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it2
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it2 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_212 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_234 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10)))) begin
            ap_reg_ppiten_pp0_it2 <= ap_reg_ppiten_pp0_it1;
        end
    end
end

/// ap_reg_ppiten_pp0_it3 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it3
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it3 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_212 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_234 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10)))) begin
            ap_reg_ppiten_pp0_it3 <= ap_reg_ppiten_pp0_it2;
        end
    end
end

/// ap_reg_ppiten_pp0_it4 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it4
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it4 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_212 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_234 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10)))) begin
            ap_reg_ppiten_pp0_it4 <= ap_reg_ppiten_pp0_it3;
        end
    end
end

/// ap_reg_ppiten_pp0_it5 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it5
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it5 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_212 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_234 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10)))) begin
            ap_reg_ppiten_pp0_it5 <= ap_reg_ppiten_pp0_it4;
        end
    end
end

/// ap_reg_ppiten_pp0_it6 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it6
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it6 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_212 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_234 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10)))) begin
            ap_reg_ppiten_pp0_it6 <= ap_reg_ppiten_pp0_it5;
        end
    end
end

/// ap_reg_ppiten_pp0_it7 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it7
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it7 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_212 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_234 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10)))) begin
            ap_reg_ppiten_pp0_it7 <= ap_reg_ppiten_pp0_it6;
        end
    end
end

/// ap_reg_ppiten_pp0_it8 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it8
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it8 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_212 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_234 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10)))) begin
            if (~(ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) begin
                ap_reg_ppiten_pp0_it8 <= ap_const_logic_0;
            end else if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) begin
                ap_reg_ppiten_pp0_it8 <= ap_reg_ppiten_pp0_it7;
            end
        end
    end
end

/// ap_reg_ppiten_pp0_it9 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it9
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it9 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_212 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_234 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10)))) begin
            ap_reg_ppiten_pp0_it9 <= ap_reg_ppiten_pp0_it8;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st18_fsm_7)) begin
        p_012_0_i_reg_661 <= i_V_reg_3301;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3) & ~(tmp_8_fu_942_p2 == ap_const_lv1_0))) begin
        p_012_0_i_reg_661 <= ap_const_lv11_0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_6) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_212 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_234 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & ~(ap_const_lv1_0 == tmp_15_fu_1097_p2))) begin
        p_025_0_i_reg_672 <= j_V_fu_1102_p2;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5)) begin
        p_025_0_i_reg_672 <= ap_const_lv11_0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((~(ap_const_lv1_0 == brmerge_reg_3369) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7) & ~((ap_sig_bdd_212 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_234 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_15_reg_3373_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond7_reg_3399_pp0_it6) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_36_reg_3403_pp0_it6)) | (~(ap_const_lv1_0 == brmerge_reg_3369) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7) & ~((ap_sig_bdd_212 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_234 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_15_reg_3373_pp0_it6) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond7_reg_3399_pp0_it6)))) begin
        src_kernel_win_0_val_0_1_fu_242 <= right_border_buf_0_val_2_0_reg_3570;
    end else if (((~(ap_const_lv1_0 == brmerge_reg_3369) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7) & ~((ap_sig_bdd_212 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_234 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_15_reg_3373_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond7_reg_3399_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_36_reg_3403_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_19_reg_3395_pp0_it6) & (col_assign_s_reg_3602 == ap_const_lv2_1)) | (~(ap_const_lv1_0 == brmerge_reg_3369) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7) & ~((ap_sig_bdd_212 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_234 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_15_reg_3373_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond7_reg_3399_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_36_reg_3403_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_19_reg_3395_pp0_it6) & (col_assign_s_reg_3602 == ap_const_lv2_0)) | (~(ap_const_lv1_0 == brmerge_reg_3369) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7) & ~((ap_sig_bdd_212 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_234 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_15_reg_3373_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond7_reg_3399_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_36_reg_3403_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_19_reg_3395_pp0_it6) & ~(col_assign_s_reg_3602 == ap_const_lv2_1) & ~(col_assign_s_reg_3602 == ap_const_lv2_0)))) begin
        src_kernel_win_0_val_0_1_fu_242 <= col_buf_0_val_0_0_9_fu_1942_p3;
    end else if ((((ap_const_lv1_0 == brmerge_reg_3369) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7) & ~((ap_sig_bdd_212 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_234 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & (ap_const_lv1_0 == tmp_30_reg_3324) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_15_reg_3373_pp0_it6) & (ap_reg_ppstg_locy_0_2_t_reg_3494_pp0_it6 == ap_const_lv2_1)) | ((ap_const_lv1_0 == brmerge_reg_3369) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7) & ~((ap_sig_bdd_212 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_234 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & (ap_const_lv1_0 == tmp_30_reg_3324) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_15_reg_3373_pp0_it6) & (ap_reg_ppstg_locy_0_2_t_reg_3494_pp0_it6 == ap_const_lv2_0)) | ((ap_const_lv1_0 == brmerge_reg_3369) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7) & ~((ap_sig_bdd_212 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_234 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & (ap_const_lv1_0 == tmp_30_reg_3324) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_15_reg_3373_pp0_it6) & ~(ap_reg_ppstg_locy_0_2_t_reg_3494_pp0_it6 == ap_const_lv2_1) & ~(ap_reg_ppstg_locy_0_2_t_reg_3494_pp0_it6 == ap_const_lv2_0)))) begin
        src_kernel_win_0_val_0_1_fu_242 <= src_kernel_win_0_val_0_1_3_fu_1854_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((~(ap_const_lv1_0 == brmerge_reg_3369) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7) & ~((ap_sig_bdd_212 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_234 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_15_reg_3373_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond7_reg_3399_pp0_it6) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_36_reg_3403_pp0_it6)) | (~(ap_const_lv1_0 == brmerge_reg_3369) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7) & ~((ap_sig_bdd_212 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_234 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_15_reg_3373_pp0_it6) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond7_reg_3399_pp0_it6)))) begin
        src_kernel_win_0_val_1_1_fu_258 <= right_border_buf_0_val_1_0_reg_3575;
    end else if (((~(ap_const_lv1_0 == brmerge_reg_3369) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7) & ~((ap_sig_bdd_212 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_234 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_15_reg_3373_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond7_reg_3399_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_36_reg_3403_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_19_reg_3395_pp0_it6) & (col_assign_s_reg_3602 == ap_const_lv2_1)) | (~(ap_const_lv1_0 == brmerge_reg_3369) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7) & ~((ap_sig_bdd_212 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_234 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_15_reg_3373_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond7_reg_3399_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_36_reg_3403_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_19_reg_3395_pp0_it6) & (col_assign_s_reg_3602 == ap_const_lv2_0)) | (~(ap_const_lv1_0 == brmerge_reg_3369) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7) & ~((ap_sig_bdd_212 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_234 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_15_reg_3373_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond7_reg_3399_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_36_reg_3403_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_19_reg_3395_pp0_it6) & ~(col_assign_s_reg_3602 == ap_const_lv2_1) & ~(col_assign_s_reg_3602 == ap_const_lv2_0)))) begin
        src_kernel_win_0_val_1_1_fu_258 <= right_border_buf_0_val_1_2_11_fu_1959_p3;
    end else if ((((ap_const_lv1_0 == brmerge_reg_3369) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7) & ~((ap_sig_bdd_212 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_234 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & (ap_const_lv1_0 == tmp_30_reg_3324) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_15_reg_3373_pp0_it6) & (ap_reg_ppstg_locy_0_2_t_reg_3494_pp0_it6 == ap_const_lv2_1)) | ((ap_const_lv1_0 == brmerge_reg_3369) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7) & ~((ap_sig_bdd_212 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_234 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & (ap_const_lv1_0 == tmp_30_reg_3324) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_15_reg_3373_pp0_it6) & (ap_reg_ppstg_locy_0_2_t_reg_3494_pp0_it6 == ap_const_lv2_0)) | ((ap_const_lv1_0 == brmerge_reg_3369) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7) & ~((ap_sig_bdd_212 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_234 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & (ap_const_lv1_0 == tmp_30_reg_3324) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_15_reg_3373_pp0_it6) & ~(ap_reg_ppstg_locy_0_2_t_reg_3494_pp0_it6 == ap_const_lv2_1) & ~(ap_reg_ppstg_locy_0_2_t_reg_3494_pp0_it6 == ap_const_lv2_0)))) begin
        src_kernel_win_0_val_1_1_fu_258 <= src_kernel_win_0_val_1_1_3_fu_1886_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((~(ap_const_lv1_0 == brmerge_reg_3369) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7) & ~((ap_sig_bdd_212 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_234 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_15_reg_3373_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond7_reg_3399_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_36_reg_3403_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_19_reg_3395_pp0_it6) & ~(col_assign_s_reg_3602 == ap_const_lv2_1) & ~(col_assign_s_reg_3602 == ap_const_lv2_0))) begin
        src_kernel_win_0_val_2_1_fu_254 <= right_border_buf_0_val_0_2_fu_202;
    end else if ((~(ap_const_lv1_0 == brmerge_reg_3369) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7) & ~((ap_sig_bdd_212 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_234 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_15_reg_3373_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond7_reg_3399_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_36_reg_3403_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_19_reg_3395_pp0_it6) & (col_assign_s_reg_3602 == ap_const_lv2_0))) begin
        src_kernel_win_0_val_2_1_fu_254 <= right_border_buf_0_val_0_0_fu_194;
    end else if ((~(ap_const_lv1_0 == brmerge_reg_3369) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7) & ~((ap_sig_bdd_212 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_234 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_15_reg_3373_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond7_reg_3399_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_36_reg_3403_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_19_reg_3395_pp0_it6) & (col_assign_s_reg_3602 == ap_const_lv2_1))) begin
        src_kernel_win_0_val_2_1_fu_254 <= right_border_buf_0_val_0_1_fu_198;
    end else if ((((ap_const_lv1_0 == brmerge_reg_3369) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7) & ~((ap_sig_bdd_212 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_234 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & (ap_const_lv1_0 == tmp_30_reg_3324) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_15_reg_3373_pp0_it6) & ~(ap_reg_ppstg_locy_0_2_t_reg_3494_pp0_it6 == ap_const_lv2_1) & ~(ap_reg_ppstg_locy_0_2_t_reg_3494_pp0_it6 == ap_const_lv2_0)) | (~(ap_const_lv1_0 == brmerge_reg_3369) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7) & ~((ap_sig_bdd_212 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_234 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_15_reg_3373_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond7_reg_3399_pp0_it6) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_36_reg_3403_pp0_it6)) | (~(ap_const_lv1_0 == brmerge_reg_3369) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7) & ~((ap_sig_bdd_212 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_234 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_15_reg_3373_pp0_it6) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond7_reg_3399_pp0_it6)))) begin
        src_kernel_win_0_val_2_1_fu_254 <= src_kernel_win_0_val_2_0_reg_3583;
    end else if (((ap_const_lv1_0 == brmerge_reg_3369) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7) & ~((ap_sig_bdd_212 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_234 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & (ap_const_lv1_0 == tmp_30_reg_3324) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_15_reg_3373_pp0_it6) & (ap_reg_ppstg_locy_0_2_t_reg_3494_pp0_it6 == ap_const_lv2_0))) begin
        src_kernel_win_0_val_2_1_fu_254 <= col_buf_0_val_0_0_fu_230;
    end else if (((ap_const_lv1_0 == brmerge_reg_3369) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7) & ~((ap_sig_bdd_212 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_234 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & (ap_const_lv1_0 == tmp_30_reg_3324) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_15_reg_3373_pp0_it6) & (ap_reg_ppstg_locy_0_2_t_reg_3494_pp0_it6 == ap_const_lv2_1))) begin
        src_kernel_win_0_val_2_1_fu_254 <= right_border_buf_0_val_1_0_reg_3575;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((~(ap_const_lv1_0 == brmerge_reg_3369) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7) & ~((ap_sig_bdd_212 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_234 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_15_reg_3373_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond7_1_reg_3421_pp0_it6) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_45_reg_3425_pp0_it6)) | (~(ap_const_lv1_0 == brmerge_reg_3369) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7) & ~((ap_sig_bdd_212 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_234 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_15_reg_3373_pp0_it6) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond7_1_reg_3421_pp0_it6)))) begin
        src_kernel_win_1_val_0_1_fu_278 <= right_border_buf_1_val_2_0_reg_3608;
    end else if (((~(ap_const_lv1_0 == brmerge_reg_3369) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7) & ~((ap_sig_bdd_212 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_234 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_15_reg_3373_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond7_1_reg_3421_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_45_reg_3425_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_323_1_reg_3417_pp0_it6) & (ap_const_lv1_0 == tmp_51_reg_3640) & (col_assign_17_1_t1_reg_3646 == ap_const_lv2_1)) | (~(ap_const_lv1_0 == brmerge_reg_3369) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7) & ~((ap_sig_bdd_212 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_234 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_15_reg_3373_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond7_1_reg_3421_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_45_reg_3425_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_323_1_reg_3417_pp0_it6) & (ap_const_lv1_0 == tmp_51_reg_3640) & (col_assign_17_1_t1_reg_3646 == ap_const_lv2_0)) | (~(ap_const_lv1_0 == brmerge_reg_3369) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7) & ~((ap_sig_bdd_212 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_234 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_15_reg_3373_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond7_1_reg_3421_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_45_reg_3425_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_323_1_reg_3417_pp0_it6) & (ap_const_lv1_0 == tmp_51_reg_3640) & ~(col_assign_17_1_t1_reg_3646 == ap_const_lv2_1) & ~(col_assign_17_1_t1_reg_3646 == ap_const_lv2_0)) | (~(ap_const_lv1_0 == brmerge_reg_3369) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7) & ~((ap_sig_bdd_212 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_234 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_15_reg_3373_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond7_1_reg_3421_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_45_reg_3425_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_323_1_reg_3417_pp0_it6) & ~(ap_const_lv1_0 == tmp_51_reg_3640)))) begin
        src_kernel_win_1_val_0_1_fu_278 <= src_kernel_win_1_val_0_1_4_fu_2083_p3;
    end else if ((((ap_const_lv1_0 == brmerge_reg_3369) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7) & ~((ap_sig_bdd_212 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_234 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & (ap_const_lv1_0 == tmp_30_reg_3324) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_15_reg_3373_pp0_it6) & (ap_reg_ppstg_locy_1_2_t_reg_3506_pp0_it6 == ap_const_lv2_1)) | ((ap_const_lv1_0 == brmerge_reg_3369) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7) & ~((ap_sig_bdd_212 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_234 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & (ap_const_lv1_0 == tmp_30_reg_3324) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_15_reg_3373_pp0_it6) & (ap_reg_ppstg_locy_1_2_t_reg_3506_pp0_it6 == ap_const_lv2_0)) | ((ap_const_lv1_0 == brmerge_reg_3369) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7) & ~((ap_sig_bdd_212 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_234 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & (ap_const_lv1_0 == tmp_30_reg_3324) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_15_reg_3373_pp0_it6) & ~(ap_reg_ppstg_locy_1_2_t_reg_3506_pp0_it6 == ap_const_lv2_1) & ~(ap_reg_ppstg_locy_1_2_t_reg_3506_pp0_it6 == ap_const_lv2_0)))) begin
        src_kernel_win_1_val_0_1_fu_278 <= src_kernel_win_1_val_0_1_3_fu_2016_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((~(ap_const_lv1_0 == brmerge_reg_3369) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7) & ~((ap_sig_bdd_212 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_234 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_15_reg_3373_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond7_1_reg_3421_pp0_it6) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_45_reg_3425_pp0_it6)) | (~(ap_const_lv1_0 == brmerge_reg_3369) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7) & ~((ap_sig_bdd_212 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_234 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_15_reg_3373_pp0_it6) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond7_1_reg_3421_pp0_it6)))) begin
        src_kernel_win_1_val_1_1_fu_294 <= right_border_buf_1_val_1_0_reg_3613;
    end else if (((~(ap_const_lv1_0 == brmerge_reg_3369) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7) & ~((ap_sig_bdd_212 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_234 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_15_reg_3373_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond7_1_reg_3421_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_45_reg_3425_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_323_1_reg_3417_pp0_it6) & (ap_const_lv1_0 == tmp_51_reg_3640) & (col_assign_17_1_t1_reg_3646 == ap_const_lv2_1)) | (~(ap_const_lv1_0 == brmerge_reg_3369) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7) & ~((ap_sig_bdd_212 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_234 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_15_reg_3373_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond7_1_reg_3421_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_45_reg_3425_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_323_1_reg_3417_pp0_it6) & (ap_const_lv1_0 == tmp_51_reg_3640) & (col_assign_17_1_t1_reg_3646 == ap_const_lv2_0)) | (~(ap_const_lv1_0 == brmerge_reg_3369) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7) & ~((ap_sig_bdd_212 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_234 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_15_reg_3373_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond7_1_reg_3421_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_45_reg_3425_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_323_1_reg_3417_pp0_it6) & (ap_const_lv1_0 == tmp_51_reg_3640) & ~(col_assign_17_1_t1_reg_3646 == ap_const_lv2_1) & ~(col_assign_17_1_t1_reg_3646 == ap_const_lv2_0)) | (~(ap_const_lv1_0 == brmerge_reg_3369) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7) & ~((ap_sig_bdd_212 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_234 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_15_reg_3373_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond7_1_reg_3421_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_45_reg_3425_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_323_1_reg_3417_pp0_it6) & ~(ap_const_lv1_0 == tmp_51_reg_3640)))) begin
        src_kernel_win_1_val_1_1_fu_294 <= src_kernel_win_1_val_1_1_4_fu_2104_p3;
    end else if ((((ap_const_lv1_0 == brmerge_reg_3369) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7) & ~((ap_sig_bdd_212 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_234 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & (ap_const_lv1_0 == tmp_30_reg_3324) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_15_reg_3373_pp0_it6) & (ap_reg_ppstg_locy_1_2_t_reg_3506_pp0_it6 == ap_const_lv2_1)) | ((ap_const_lv1_0 == brmerge_reg_3369) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7) & ~((ap_sig_bdd_212 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_234 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & (ap_const_lv1_0 == tmp_30_reg_3324) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_15_reg_3373_pp0_it6) & (ap_reg_ppstg_locy_1_2_t_reg_3506_pp0_it6 == ap_const_lv2_0)) | ((ap_const_lv1_0 == brmerge_reg_3369) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7) & ~((ap_sig_bdd_212 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_234 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & (ap_const_lv1_0 == tmp_30_reg_3324) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_15_reg_3373_pp0_it6) & ~(ap_reg_ppstg_locy_1_2_t_reg_3506_pp0_it6 == ap_const_lv2_1) & ~(ap_reg_ppstg_locy_1_2_t_reg_3506_pp0_it6 == ap_const_lv2_0)))) begin
        src_kernel_win_1_val_1_1_fu_294 <= src_kernel_win_1_val_1_1_3_fu_2048_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((~(ap_const_lv1_0 == brmerge_reg_3369) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7) & ~((ap_sig_bdd_212 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_234 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_15_reg_3373_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond7_1_reg_3421_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_45_reg_3425_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_323_1_reg_3417_pp0_it6) & ~(ap_const_lv1_0 == tmp_51_reg_3640))) begin
        src_kernel_win_1_val_2_1_fu_290 <= ap_const_lv8_0;
    end else if ((~(ap_const_lv1_0 == brmerge_reg_3369) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7) & ~((ap_sig_bdd_212 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_234 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_15_reg_3373_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond7_1_reg_3421_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_45_reg_3425_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_323_1_reg_3417_pp0_it6) & (ap_const_lv1_0 == tmp_51_reg_3640) & ~(col_assign_17_1_t1_reg_3646 == ap_const_lv2_1) & ~(col_assign_17_1_t1_reg_3646 == ap_const_lv2_0))) begin
        src_kernel_win_1_val_2_1_fu_290 <= right_border_buf_1_val_0_2_fu_214;
    end else if ((~(ap_const_lv1_0 == brmerge_reg_3369) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7) & ~((ap_sig_bdd_212 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_234 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_15_reg_3373_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond7_1_reg_3421_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_45_reg_3425_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_323_1_reg_3417_pp0_it6) & (ap_const_lv1_0 == tmp_51_reg_3640) & (col_assign_17_1_t1_reg_3646 == ap_const_lv2_0))) begin
        src_kernel_win_1_val_2_1_fu_290 <= right_border_buf_1_val_0_0_fu_206;
    end else if ((~(ap_const_lv1_0 == brmerge_reg_3369) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7) & ~((ap_sig_bdd_212 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_234 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_15_reg_3373_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond7_1_reg_3421_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_45_reg_3425_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_323_1_reg_3417_pp0_it6) & (ap_const_lv1_0 == tmp_51_reg_3640) & (col_assign_17_1_t1_reg_3646 == ap_const_lv2_1))) begin
        src_kernel_win_1_val_2_1_fu_290 <= right_border_buf_1_val_0_1_fu_210;
    end else if ((((ap_const_lv1_0 == brmerge_reg_3369) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7) & ~((ap_sig_bdd_212 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_234 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & (ap_const_lv1_0 == tmp_30_reg_3324) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_15_reg_3373_pp0_it6) & ~(ap_reg_ppstg_locy_1_2_t_reg_3506_pp0_it6 == ap_const_lv2_1) & ~(ap_reg_ppstg_locy_1_2_t_reg_3506_pp0_it6 == ap_const_lv2_0)) | (~(ap_const_lv1_0 == brmerge_reg_3369) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7) & ~((ap_sig_bdd_212 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_234 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_15_reg_3373_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond7_1_reg_3421_pp0_it6) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_45_reg_3425_pp0_it6)) | (~(ap_const_lv1_0 == brmerge_reg_3369) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7) & ~((ap_sig_bdd_212 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_234 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_15_reg_3373_pp0_it6) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond7_1_reg_3421_pp0_it6)))) begin
        src_kernel_win_1_val_2_1_fu_290 <= src_kernel_win_1_val_2_0_reg_3621;
    end else if (((ap_const_lv1_0 == brmerge_reg_3369) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7) & ~((ap_sig_bdd_212 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_234 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & (ap_const_lv1_0 == tmp_30_reg_3324) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_15_reg_3373_pp0_it6) & (ap_reg_ppstg_locy_1_2_t_reg_3506_pp0_it6 == ap_const_lv2_0))) begin
        src_kernel_win_1_val_2_1_fu_290 <= col_buf_1_val_0_0_fu_234;
    end else if (((ap_const_lv1_0 == brmerge_reg_3369) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7) & ~((ap_sig_bdd_212 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_234 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & (ap_const_lv1_0 == tmp_30_reg_3324) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_15_reg_3373_pp0_it6) & (ap_reg_ppstg_locy_1_2_t_reg_3506_pp0_it6 == ap_const_lv2_1))) begin
        src_kernel_win_1_val_2_1_fu_290 <= right_border_buf_1_val_1_0_reg_3613;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((~(ap_const_lv1_0 == brmerge_reg_3369) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7) & ~((ap_sig_bdd_212 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_234 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_15_reg_3373_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond7_2_reg_3441_pp0_it6) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_59_reg_3445_pp0_it6)) | (~(ap_const_lv1_0 == brmerge_reg_3369) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7) & ~((ap_sig_bdd_212 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_234 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_15_reg_3373_pp0_it6) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond7_2_reg_3441_pp0_it6)))) begin
        src_kernel_win_2_val_0_1_fu_314 <= right_border_buf_2_val_2_0_reg_3667;
    end else if (((~(ap_const_lv1_0 == brmerge_reg_3369) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7) & ~((ap_sig_bdd_212 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_234 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_15_reg_3373_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond7_2_reg_3441_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_59_reg_3445_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_323_2_reg_3437_pp0_it6) & (ap_const_lv1_0 == tmp_64_reg_3699) & (col_assign_17_2_t1_reg_3705 == ap_const_lv2_1)) | (~(ap_const_lv1_0 == brmerge_reg_3369) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7) & ~((ap_sig_bdd_212 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_234 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_15_reg_3373_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond7_2_reg_3441_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_59_reg_3445_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_323_2_reg_3437_pp0_it6) & (ap_const_lv1_0 == tmp_64_reg_3699) & (col_assign_17_2_t1_reg_3705 == ap_const_lv2_0)) | (~(ap_const_lv1_0 == brmerge_reg_3369) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7) & ~((ap_sig_bdd_212 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_234 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_15_reg_3373_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond7_2_reg_3441_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_59_reg_3445_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_323_2_reg_3437_pp0_it6) & (ap_const_lv1_0 == tmp_64_reg_3699) & ~(col_assign_17_2_t1_reg_3705 == ap_const_lv2_1) & ~(col_assign_17_2_t1_reg_3705 == ap_const_lv2_0)) | (~(ap_const_lv1_0 == brmerge_reg_3369) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7) & ~((ap_sig_bdd_212 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_234 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_15_reg_3373_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond7_2_reg_3441_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_59_reg_3445_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_323_2_reg_3437_pp0_it6) & ~(ap_const_lv1_0 == tmp_64_reg_3699)))) begin
        src_kernel_win_2_val_0_1_fu_314 <= src_kernel_win_2_val_0_1_4_fu_2232_p3;
    end else if ((((ap_const_lv1_0 == brmerge_reg_3369) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7) & ~((ap_sig_bdd_212 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_234 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & (ap_const_lv1_0 == tmp_30_reg_3324) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_15_reg_3373_pp0_it6) & (ap_reg_ppstg_locy_2_2_t_reg_3518_pp0_it6 == ap_const_lv2_1)) | ((ap_const_lv1_0 == brmerge_reg_3369) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7) & ~((ap_sig_bdd_212 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_234 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & (ap_const_lv1_0 == tmp_30_reg_3324) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_15_reg_3373_pp0_it6) & (ap_reg_ppstg_locy_2_2_t_reg_3518_pp0_it6 == ap_const_lv2_0)) | ((ap_const_lv1_0 == brmerge_reg_3369) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7) & ~((ap_sig_bdd_212 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_234 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & (ap_const_lv1_0 == tmp_30_reg_3324) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_15_reg_3373_pp0_it6) & ~(ap_reg_ppstg_locy_2_2_t_reg_3518_pp0_it6 == ap_const_lv2_1) & ~(ap_reg_ppstg_locy_2_2_t_reg_3518_pp0_it6 == ap_const_lv2_0)))) begin
        src_kernel_win_2_val_0_1_fu_314 <= src_kernel_win_2_val_0_1_3_fu_2165_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((~(ap_const_lv1_0 == brmerge_reg_3369) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7) & ~((ap_sig_bdd_212 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_234 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_15_reg_3373_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond7_2_reg_3441_pp0_it6) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_59_reg_3445_pp0_it6)) | (~(ap_const_lv1_0 == brmerge_reg_3369) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7) & ~((ap_sig_bdd_212 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_234 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_15_reg_3373_pp0_it6) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond7_2_reg_3441_pp0_it6)))) begin
        src_kernel_win_2_val_1_1_fu_330 <= right_border_buf_2_val_1_0_reg_3672;
    end else if (((~(ap_const_lv1_0 == brmerge_reg_3369) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7) & ~((ap_sig_bdd_212 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_234 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_15_reg_3373_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond7_2_reg_3441_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_59_reg_3445_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_323_2_reg_3437_pp0_it6) & (ap_const_lv1_0 == tmp_64_reg_3699) & (col_assign_17_2_t1_reg_3705 == ap_const_lv2_1)) | (~(ap_const_lv1_0 == brmerge_reg_3369) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7) & ~((ap_sig_bdd_212 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_234 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_15_reg_3373_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond7_2_reg_3441_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_59_reg_3445_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_323_2_reg_3437_pp0_it6) & (ap_const_lv1_0 == tmp_64_reg_3699) & (col_assign_17_2_t1_reg_3705 == ap_const_lv2_0)) | (~(ap_const_lv1_0 == brmerge_reg_3369) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7) & ~((ap_sig_bdd_212 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_234 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_15_reg_3373_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond7_2_reg_3441_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_59_reg_3445_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_323_2_reg_3437_pp0_it6) & (ap_const_lv1_0 == tmp_64_reg_3699) & ~(col_assign_17_2_t1_reg_3705 == ap_const_lv2_1) & ~(col_assign_17_2_t1_reg_3705 == ap_const_lv2_0)) | (~(ap_const_lv1_0 == brmerge_reg_3369) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7) & ~((ap_sig_bdd_212 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_234 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_15_reg_3373_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond7_2_reg_3441_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_59_reg_3445_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_323_2_reg_3437_pp0_it6) & ~(ap_const_lv1_0 == tmp_64_reg_3699)))) begin
        src_kernel_win_2_val_1_1_fu_330 <= src_kernel_win_2_val_1_1_4_fu_2253_p3;
    end else if ((((ap_const_lv1_0 == brmerge_reg_3369) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7) & ~((ap_sig_bdd_212 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_234 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & (ap_const_lv1_0 == tmp_30_reg_3324) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_15_reg_3373_pp0_it6) & (ap_reg_ppstg_locy_2_2_t_reg_3518_pp0_it6 == ap_const_lv2_1)) | ((ap_const_lv1_0 == brmerge_reg_3369) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7) & ~((ap_sig_bdd_212 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_234 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & (ap_const_lv1_0 == tmp_30_reg_3324) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_15_reg_3373_pp0_it6) & (ap_reg_ppstg_locy_2_2_t_reg_3518_pp0_it6 == ap_const_lv2_0)) | ((ap_const_lv1_0 == brmerge_reg_3369) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7) & ~((ap_sig_bdd_212 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_234 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & (ap_const_lv1_0 == tmp_30_reg_3324) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_15_reg_3373_pp0_it6) & ~(ap_reg_ppstg_locy_2_2_t_reg_3518_pp0_it6 == ap_const_lv2_1) & ~(ap_reg_ppstg_locy_2_2_t_reg_3518_pp0_it6 == ap_const_lv2_0)))) begin
        src_kernel_win_2_val_1_1_fu_330 <= src_kernel_win_2_val_1_1_3_fu_2197_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((~(ap_const_lv1_0 == brmerge_reg_3369) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7) & ~((ap_sig_bdd_212 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_234 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_15_reg_3373_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond7_2_reg_3441_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_59_reg_3445_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_323_2_reg_3437_pp0_it6) & ~(ap_const_lv1_0 == tmp_64_reg_3699))) begin
        src_kernel_win_2_val_2_1_fu_326 <= ap_const_lv8_0;
    end else if ((~(ap_const_lv1_0 == brmerge_reg_3369) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7) & ~((ap_sig_bdd_212 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_234 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_15_reg_3373_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond7_2_reg_3441_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_59_reg_3445_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_323_2_reg_3437_pp0_it6) & (ap_const_lv1_0 == tmp_64_reg_3699) & ~(col_assign_17_2_t1_reg_3705 == ap_const_lv2_1) & ~(col_assign_17_2_t1_reg_3705 == ap_const_lv2_0))) begin
        src_kernel_win_2_val_2_1_fu_326 <= right_border_buf_2_val_0_2_fu_226;
    end else if ((~(ap_const_lv1_0 == brmerge_reg_3369) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7) & ~((ap_sig_bdd_212 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_234 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_15_reg_3373_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond7_2_reg_3441_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_59_reg_3445_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_323_2_reg_3437_pp0_it6) & (ap_const_lv1_0 == tmp_64_reg_3699) & (col_assign_17_2_t1_reg_3705 == ap_const_lv2_0))) begin
        src_kernel_win_2_val_2_1_fu_326 <= right_border_buf_2_val_0_0_fu_218;
    end else if ((~(ap_const_lv1_0 == brmerge_reg_3369) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7) & ~((ap_sig_bdd_212 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_234 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_15_reg_3373_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond7_2_reg_3441_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_59_reg_3445_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_323_2_reg_3437_pp0_it6) & (ap_const_lv1_0 == tmp_64_reg_3699) & (col_assign_17_2_t1_reg_3705 == ap_const_lv2_1))) begin
        src_kernel_win_2_val_2_1_fu_326 <= right_border_buf_2_val_0_1_fu_222;
    end else if ((((ap_const_lv1_0 == brmerge_reg_3369) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7) & ~((ap_sig_bdd_212 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_234 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & (ap_const_lv1_0 == tmp_30_reg_3324) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_15_reg_3373_pp0_it6) & ~(ap_reg_ppstg_locy_2_2_t_reg_3518_pp0_it6 == ap_const_lv2_1) & ~(ap_reg_ppstg_locy_2_2_t_reg_3518_pp0_it6 == ap_const_lv2_0)) | (~(ap_const_lv1_0 == brmerge_reg_3369) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7) & ~((ap_sig_bdd_212 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_234 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_15_reg_3373_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond7_2_reg_3441_pp0_it6) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_59_reg_3445_pp0_it6)) | (~(ap_const_lv1_0 == brmerge_reg_3369) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7) & ~((ap_sig_bdd_212 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_234 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_15_reg_3373_pp0_it6) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond7_2_reg_3441_pp0_it6)))) begin
        src_kernel_win_2_val_2_1_fu_326 <= src_kernel_win_2_val_2_0_reg_3680;
    end else if (((ap_const_lv1_0 == brmerge_reg_3369) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7) & ~((ap_sig_bdd_212 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_234 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & (ap_const_lv1_0 == tmp_30_reg_3324) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_15_reg_3373_pp0_it6) & (ap_reg_ppstg_locy_2_2_t_reg_3518_pp0_it6 == ap_const_lv2_0))) begin
        src_kernel_win_2_val_2_1_fu_326 <= col_buf_2_val_0_0_fu_238;
    end else if (((ap_const_lv1_0 == brmerge_reg_3369) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7) & ~((ap_sig_bdd_212 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_234 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & (ap_const_lv1_0 == tmp_30_reg_3324) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_15_reg_3373_pp0_it6) & (ap_reg_ppstg_locy_2_2_t_reg_3518_pp0_it6 == ap_const_lv2_1))) begin
        src_kernel_win_2_val_2_1_fu_326 <= right_border_buf_2_val_1_0_reg_3672;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & ~(ap_const_lv1_0 == tmp_2_fu_918_p2))) begin
        tmp_3_reg_639 <= ap_const_lv2_0;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2) & (ap_const_lv1_0 == tmp_5_fu_930_p2))) begin
        tmp_3_reg_639 <= tmp_4_fu_924_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2) & ~(ap_const_lv1_0 == tmp_5_fu_930_p2))) begin
        tmp_6_reg_650 <= ap_const_lv2_0;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3) & (tmp_8_fu_942_p2 == ap_const_lv1_0))) begin
        tmp_6_reg_650 <= tmp_7_fu_936_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == ap_const_logic_0))) begin
        tmp_s_reg_628 <= ap_const_lv2_0;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & (ap_const_lv1_0 == tmp_2_fu_918_p2))) begin
        tmp_s_reg_628 <= tmp_1_fu_912_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_6) & ~((ap_sig_bdd_212 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_234 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & ~(ap_const_lv1_0 == tmp_15_fu_1097_p2))) begin
        ImagLoc_x_reg_3386 <= ImagLoc_x_fu_1129_p2;
        or_cond219_i_reg_3382 <= or_cond219_i_fu_1124_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4) & ~(ap_const_lv1_0 == tmp_10_fu_993_p2))) begin
        ImagLoc_y_reg_3311 <= ImagLoc_y_fu_1010_p2;
        or_cond6_2_reg_3319 <= or_cond6_2_fu_1037_p2;
        tmp_12_reg_3306 <= tmp_12_fu_1004_p2;
        tmp_14_reg_3328 <= tmp_14_fu_1051_p3;
        tmp_30_reg_3324 <= ImagLoc_y_fu_1010_p2[ap_const_lv32_B];
        tmp_31_reg_3342 <= tmp_31_fu_1065_p1;
        tmp_32_reg_3348 <= tmp_32_fu_1069_p1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_6) & ~((ap_sig_bdd_212 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_234 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))))) begin
        ap_reg_ppstg_col_assign_reg_3411_pp0_it1 <= col_assign_reg_3411;
        ap_reg_ppstg_or_cond219_i_reg_3382_pp0_it1 <= or_cond219_i_reg_3382;
        ap_reg_ppstg_or_cond7_1_reg_3421_pp0_it1 <= or_cond7_1_reg_3421;
        ap_reg_ppstg_or_cond7_2_reg_3441_pp0_it1 <= or_cond7_2_reg_3441;
        ap_reg_ppstg_or_cond7_reg_3399_pp0_it1 <= or_cond7_reg_3399;
        ap_reg_ppstg_tmp_15_reg_3373_pp0_it1 <= tmp_15_reg_3373;
        ap_reg_ppstg_tmp_19_reg_3395_pp0_it1 <= tmp_19_reg_3395;
        ap_reg_ppstg_tmp_20_reg_3407_pp0_it1 <= tmp_20_reg_3407;
        ap_reg_ppstg_tmp_323_1_reg_3417_pp0_it1 <= tmp_323_1_reg_3417;
        ap_reg_ppstg_tmp_323_2_reg_3437_pp0_it1 <= tmp_323_2_reg_3437;
        ap_reg_ppstg_tmp_326_1_reg_3429_pp0_it1 <= tmp_326_1_reg_3429;
        ap_reg_ppstg_tmp_326_2_reg_3449_pp0_it1 <= tmp_326_2_reg_3449;
        ap_reg_ppstg_tmp_36_reg_3403_pp0_it1 <= tmp_36_reg_3403;
        ap_reg_ppstg_tmp_45_reg_3425_pp0_it1 <= tmp_45_reg_3425;
        ap_reg_ppstg_tmp_50_reg_3433_pp0_it1 <= tmp_50_reg_3433;
        ap_reg_ppstg_tmp_59_reg_3445_pp0_it1 <= tmp_59_reg_3445;
        ap_reg_ppstg_tmp_63_reg_3453_pp0_it1 <= tmp_63_reg_3453;
        tmp_15_reg_3373 <= tmp_15_fu_1097_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (~((ap_sig_bdd_212 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_234 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10)))) begin
        ap_reg_ppstg_col_assign_reg_3411_pp0_it2 <= ap_reg_ppstg_col_assign_reg_3411_pp0_it1;
        ap_reg_ppstg_col_assign_reg_3411_pp0_it3 <= ap_reg_ppstg_col_assign_reg_3411_pp0_it2;
        ap_reg_ppstg_col_assign_reg_3411_pp0_it4 <= ap_reg_ppstg_col_assign_reg_3411_pp0_it3;
        ap_reg_ppstg_col_assign_reg_3411_pp0_it5 <= ap_reg_ppstg_col_assign_reg_3411_pp0_it4;
        ap_reg_ppstg_locy_0_2_t_reg_3494_pp0_it5 <= locy_0_2_t_reg_3494;
        ap_reg_ppstg_locy_0_2_t_reg_3494_pp0_it6 <= ap_reg_ppstg_locy_0_2_t_reg_3494_pp0_it5;
        ap_reg_ppstg_locy_1_2_t_reg_3506_pp0_it5 <= locy_1_2_t_reg_3506;
        ap_reg_ppstg_locy_1_2_t_reg_3506_pp0_it6 <= ap_reg_ppstg_locy_1_2_t_reg_3506_pp0_it5;
        ap_reg_ppstg_locy_2_2_t_reg_3518_pp0_it5 <= locy_2_2_t_reg_3518;
        ap_reg_ppstg_locy_2_2_t_reg_3518_pp0_it6 <= ap_reg_ppstg_locy_2_2_t_reg_3518_pp0_it5;
        ap_reg_ppstg_or_cond219_i_reg_3382_pp0_it2 <= ap_reg_ppstg_or_cond219_i_reg_3382_pp0_it1;
        ap_reg_ppstg_or_cond219_i_reg_3382_pp0_it3 <= ap_reg_ppstg_or_cond219_i_reg_3382_pp0_it2;
        ap_reg_ppstg_or_cond219_i_reg_3382_pp0_it4 <= ap_reg_ppstg_or_cond219_i_reg_3382_pp0_it3;
        ap_reg_ppstg_or_cond219_i_reg_3382_pp0_it5 <= ap_reg_ppstg_or_cond219_i_reg_3382_pp0_it4;
        ap_reg_ppstg_or_cond219_i_reg_3382_pp0_it6 <= ap_reg_ppstg_or_cond219_i_reg_3382_pp0_it5;
        ap_reg_ppstg_or_cond219_i_reg_3382_pp0_it7 <= ap_reg_ppstg_or_cond219_i_reg_3382_pp0_it6;
        ap_reg_ppstg_or_cond219_i_reg_3382_pp0_it8 <= ap_reg_ppstg_or_cond219_i_reg_3382_pp0_it7;
        ap_reg_ppstg_or_cond219_i_reg_3382_pp0_it9 <= ap_reg_ppstg_or_cond219_i_reg_3382_pp0_it8;
        ap_reg_ppstg_or_cond7_1_reg_3421_pp0_it2 <= ap_reg_ppstg_or_cond7_1_reg_3421_pp0_it1;
        ap_reg_ppstg_or_cond7_1_reg_3421_pp0_it3 <= ap_reg_ppstg_or_cond7_1_reg_3421_pp0_it2;
        ap_reg_ppstg_or_cond7_1_reg_3421_pp0_it4 <= ap_reg_ppstg_or_cond7_1_reg_3421_pp0_it3;
        ap_reg_ppstg_or_cond7_1_reg_3421_pp0_it5 <= ap_reg_ppstg_or_cond7_1_reg_3421_pp0_it4;
        ap_reg_ppstg_or_cond7_1_reg_3421_pp0_it6 <= ap_reg_ppstg_or_cond7_1_reg_3421_pp0_it5;
        ap_reg_ppstg_or_cond7_2_reg_3441_pp0_it2 <= ap_reg_ppstg_or_cond7_2_reg_3441_pp0_it1;
        ap_reg_ppstg_or_cond7_2_reg_3441_pp0_it3 <= ap_reg_ppstg_or_cond7_2_reg_3441_pp0_it2;
        ap_reg_ppstg_or_cond7_2_reg_3441_pp0_it4 <= ap_reg_ppstg_or_cond7_2_reg_3441_pp0_it3;
        ap_reg_ppstg_or_cond7_2_reg_3441_pp0_it5 <= ap_reg_ppstg_or_cond7_2_reg_3441_pp0_it4;
        ap_reg_ppstg_or_cond7_2_reg_3441_pp0_it6 <= ap_reg_ppstg_or_cond7_2_reg_3441_pp0_it5;
        ap_reg_ppstg_or_cond7_reg_3399_pp0_it2 <= ap_reg_ppstg_or_cond7_reg_3399_pp0_it1;
        ap_reg_ppstg_or_cond7_reg_3399_pp0_it3 <= ap_reg_ppstg_or_cond7_reg_3399_pp0_it2;
        ap_reg_ppstg_or_cond7_reg_3399_pp0_it4 <= ap_reg_ppstg_or_cond7_reg_3399_pp0_it3;
        ap_reg_ppstg_or_cond7_reg_3399_pp0_it5 <= ap_reg_ppstg_or_cond7_reg_3399_pp0_it4;
        ap_reg_ppstg_or_cond7_reg_3399_pp0_it6 <= ap_reg_ppstg_or_cond7_reg_3399_pp0_it5;
        ap_reg_ppstg_tmp_15_reg_3373_pp0_it2 <= ap_reg_ppstg_tmp_15_reg_3373_pp0_it1;
        ap_reg_ppstg_tmp_15_reg_3373_pp0_it3 <= ap_reg_ppstg_tmp_15_reg_3373_pp0_it2;
        ap_reg_ppstg_tmp_15_reg_3373_pp0_it4 <= ap_reg_ppstg_tmp_15_reg_3373_pp0_it3;
        ap_reg_ppstg_tmp_15_reg_3373_pp0_it5 <= ap_reg_ppstg_tmp_15_reg_3373_pp0_it4;
        ap_reg_ppstg_tmp_15_reg_3373_pp0_it6 <= ap_reg_ppstg_tmp_15_reg_3373_pp0_it5;
        ap_reg_ppstg_tmp_15_reg_3373_pp0_it7 <= ap_reg_ppstg_tmp_15_reg_3373_pp0_it6;
        ap_reg_ppstg_tmp_19_reg_3395_pp0_it2 <= ap_reg_ppstg_tmp_19_reg_3395_pp0_it1;
        ap_reg_ppstg_tmp_19_reg_3395_pp0_it3 <= ap_reg_ppstg_tmp_19_reg_3395_pp0_it2;
        ap_reg_ppstg_tmp_19_reg_3395_pp0_it4 <= ap_reg_ppstg_tmp_19_reg_3395_pp0_it3;
        ap_reg_ppstg_tmp_19_reg_3395_pp0_it5 <= ap_reg_ppstg_tmp_19_reg_3395_pp0_it4;
        ap_reg_ppstg_tmp_19_reg_3395_pp0_it6 <= ap_reg_ppstg_tmp_19_reg_3395_pp0_it5;
        ap_reg_ppstg_tmp_20_reg_3407_pp0_it2 <= ap_reg_ppstg_tmp_20_reg_3407_pp0_it1;
        ap_reg_ppstg_tmp_20_reg_3407_pp0_it3 <= ap_reg_ppstg_tmp_20_reg_3407_pp0_it2;
        ap_reg_ppstg_tmp_20_reg_3407_pp0_it4 <= ap_reg_ppstg_tmp_20_reg_3407_pp0_it3;
        ap_reg_ppstg_tmp_20_reg_3407_pp0_it5 <= ap_reg_ppstg_tmp_20_reg_3407_pp0_it4;
        ap_reg_ppstg_tmp_323_1_reg_3417_pp0_it2 <= ap_reg_ppstg_tmp_323_1_reg_3417_pp0_it1;
        ap_reg_ppstg_tmp_323_1_reg_3417_pp0_it3 <= ap_reg_ppstg_tmp_323_1_reg_3417_pp0_it2;
        ap_reg_ppstg_tmp_323_1_reg_3417_pp0_it4 <= ap_reg_ppstg_tmp_323_1_reg_3417_pp0_it3;
        ap_reg_ppstg_tmp_323_1_reg_3417_pp0_it5 <= ap_reg_ppstg_tmp_323_1_reg_3417_pp0_it4;
        ap_reg_ppstg_tmp_323_1_reg_3417_pp0_it6 <= ap_reg_ppstg_tmp_323_1_reg_3417_pp0_it5;
        ap_reg_ppstg_tmp_323_2_reg_3437_pp0_it2 <= ap_reg_ppstg_tmp_323_2_reg_3437_pp0_it1;
        ap_reg_ppstg_tmp_323_2_reg_3437_pp0_it3 <= ap_reg_ppstg_tmp_323_2_reg_3437_pp0_it2;
        ap_reg_ppstg_tmp_323_2_reg_3437_pp0_it4 <= ap_reg_ppstg_tmp_323_2_reg_3437_pp0_it3;
        ap_reg_ppstg_tmp_323_2_reg_3437_pp0_it5 <= ap_reg_ppstg_tmp_323_2_reg_3437_pp0_it4;
        ap_reg_ppstg_tmp_323_2_reg_3437_pp0_it6 <= ap_reg_ppstg_tmp_323_2_reg_3437_pp0_it5;
        ap_reg_ppstg_tmp_326_1_reg_3429_pp0_it2 <= ap_reg_ppstg_tmp_326_1_reg_3429_pp0_it1;
        ap_reg_ppstg_tmp_326_1_reg_3429_pp0_it3 <= ap_reg_ppstg_tmp_326_1_reg_3429_pp0_it2;
        ap_reg_ppstg_tmp_326_1_reg_3429_pp0_it4 <= ap_reg_ppstg_tmp_326_1_reg_3429_pp0_it3;
        ap_reg_ppstg_tmp_326_1_reg_3429_pp0_it5 <= ap_reg_ppstg_tmp_326_1_reg_3429_pp0_it4;
        ap_reg_ppstg_tmp_326_2_reg_3449_pp0_it2 <= ap_reg_ppstg_tmp_326_2_reg_3449_pp0_it1;
        ap_reg_ppstg_tmp_326_2_reg_3449_pp0_it3 <= ap_reg_ppstg_tmp_326_2_reg_3449_pp0_it2;
        ap_reg_ppstg_tmp_326_2_reg_3449_pp0_it4 <= ap_reg_ppstg_tmp_326_2_reg_3449_pp0_it3;
        ap_reg_ppstg_tmp_326_2_reg_3449_pp0_it5 <= ap_reg_ppstg_tmp_326_2_reg_3449_pp0_it4;
        ap_reg_ppstg_tmp_35_reg_3489_pp0_it5 <= tmp_35_reg_3489;
        ap_reg_ppstg_tmp_36_reg_3403_pp0_it2 <= ap_reg_ppstg_tmp_36_reg_3403_pp0_it1;
        ap_reg_ppstg_tmp_36_reg_3403_pp0_it3 <= ap_reg_ppstg_tmp_36_reg_3403_pp0_it2;
        ap_reg_ppstg_tmp_36_reg_3403_pp0_it4 <= ap_reg_ppstg_tmp_36_reg_3403_pp0_it3;
        ap_reg_ppstg_tmp_36_reg_3403_pp0_it5 <= ap_reg_ppstg_tmp_36_reg_3403_pp0_it4;
        ap_reg_ppstg_tmp_36_reg_3403_pp0_it6 <= ap_reg_ppstg_tmp_36_reg_3403_pp0_it5;
        ap_reg_ppstg_tmp_45_reg_3425_pp0_it2 <= ap_reg_ppstg_tmp_45_reg_3425_pp0_it1;
        ap_reg_ppstg_tmp_45_reg_3425_pp0_it3 <= ap_reg_ppstg_tmp_45_reg_3425_pp0_it2;
        ap_reg_ppstg_tmp_45_reg_3425_pp0_it4 <= ap_reg_ppstg_tmp_45_reg_3425_pp0_it3;
        ap_reg_ppstg_tmp_45_reg_3425_pp0_it5 <= ap_reg_ppstg_tmp_45_reg_3425_pp0_it4;
        ap_reg_ppstg_tmp_45_reg_3425_pp0_it6 <= ap_reg_ppstg_tmp_45_reg_3425_pp0_it5;
        ap_reg_ppstg_tmp_50_reg_3433_pp0_it2 <= ap_reg_ppstg_tmp_50_reg_3433_pp0_it1;
        ap_reg_ppstg_tmp_50_reg_3433_pp0_it3 <= ap_reg_ppstg_tmp_50_reg_3433_pp0_it2;
        ap_reg_ppstg_tmp_50_reg_3433_pp0_it4 <= ap_reg_ppstg_tmp_50_reg_3433_pp0_it3;
        ap_reg_ppstg_tmp_50_reg_3433_pp0_it5 <= ap_reg_ppstg_tmp_50_reg_3433_pp0_it4;
        ap_reg_ppstg_tmp_54_reg_3457_pp0_it2 <= tmp_54_reg_3457;
        ap_reg_ppstg_tmp_54_reg_3457_pp0_it3 <= ap_reg_ppstg_tmp_54_reg_3457_pp0_it2;
        ap_reg_ppstg_tmp_54_reg_3457_pp0_it4 <= ap_reg_ppstg_tmp_54_reg_3457_pp0_it3;
        ap_reg_ppstg_tmp_54_reg_3457_pp0_it5 <= ap_reg_ppstg_tmp_54_reg_3457_pp0_it4;
        ap_reg_ppstg_tmp_59_reg_3445_pp0_it2 <= ap_reg_ppstg_tmp_59_reg_3445_pp0_it1;
        ap_reg_ppstg_tmp_59_reg_3445_pp0_it3 <= ap_reg_ppstg_tmp_59_reg_3445_pp0_it2;
        ap_reg_ppstg_tmp_59_reg_3445_pp0_it4 <= ap_reg_ppstg_tmp_59_reg_3445_pp0_it3;
        ap_reg_ppstg_tmp_59_reg_3445_pp0_it5 <= ap_reg_ppstg_tmp_59_reg_3445_pp0_it4;
        ap_reg_ppstg_tmp_59_reg_3445_pp0_it6 <= ap_reg_ppstg_tmp_59_reg_3445_pp0_it5;
        ap_reg_ppstg_tmp_63_reg_3453_pp0_it2 <= ap_reg_ppstg_tmp_63_reg_3453_pp0_it1;
        ap_reg_ppstg_tmp_63_reg_3453_pp0_it3 <= ap_reg_ppstg_tmp_63_reg_3453_pp0_it2;
        ap_reg_ppstg_tmp_63_reg_3453_pp0_it4 <= ap_reg_ppstg_tmp_63_reg_3453_pp0_it3;
        ap_reg_ppstg_tmp_63_reg_3453_pp0_it5 <= ap_reg_ppstg_tmp_63_reg_3453_pp0_it4;
        ap_reg_ppstg_tmp_66_reg_3463_pp0_it2 <= tmp_66_reg_3463;
        ap_reg_ppstg_tmp_66_reg_3463_pp0_it3 <= ap_reg_ppstg_tmp_66_reg_3463_pp0_it2;
        ap_reg_ppstg_tmp_66_reg_3463_pp0_it4 <= ap_reg_ppstg_tmp_66_reg_3463_pp0_it3;
        ap_reg_ppstg_tmp_66_reg_3463_pp0_it5 <= ap_reg_ppstg_tmp_66_reg_3463_pp0_it4;
        ap_reg_ppstg_x_1_reg_3498_pp0_it5 <= x_1_reg_3498;
        ap_reg_ppstg_x_2_reg_3510_pp0_it5 <= x_2_reg_3510;
        src_kernel_win_0_val_0_1_6_reg_3726 <= src_kernel_win_0_val_0_1_fu_242;
        src_kernel_win_0_val_1_1_6_reg_3736 <= src_kernel_win_0_val_1_1_fu_258;
        src_kernel_win_0_val_2_1_9_reg_3731 <= src_kernel_win_0_val_2_1_fu_254;
        src_kernel_win_1_val_0_1_6_reg_3741 <= src_kernel_win_1_val_0_1_fu_278;
        src_kernel_win_1_val_1_1_6_reg_3751 <= src_kernel_win_1_val_1_1_fu_294;
        src_kernel_win_1_val_2_1_9_reg_3746 <= src_kernel_win_1_val_2_1_fu_290;
        src_kernel_win_2_val_0_1_6_reg_3756 <= src_kernel_win_2_val_0_1_fu_314;
        src_kernel_win_2_val_1_1_6_reg_3766 <= src_kernel_win_2_val_1_1_fu_330;
        src_kernel_win_2_val_2_1_9_reg_3761 <= src_kernel_win_2_val_2_1_fu_326;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5)) begin
        brmerge_reg_3369 <= brmerge_fu_1088_p2;
        y_3_2_1_reg_3362 <= y_3_2_1_fu_1083_p2;
        y_3_2_reg_3355 <= y_3_2_fu_1078_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_15_reg_3373_pp0_it5) & ~(ap_const_lv1_0 == brmerge_reg_3369) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond7_1_reg_3421_pp0_it5) & ~((ap_sig_bdd_212 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_234 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_45_reg_3425_pp0_it5) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_323_1_reg_3417_pp0_it5))) begin
        col_assign_17_1_t1_reg_3646 <= col_assign_17_1_t1_fu_1466_p2;
        col_buf_1_val_0_0_9_reg_3650 <= col_buf_1_val_0_0_9_fu_1491_p3;
        sel_tmp20_reg_3656 <= sel_tmp20_fu_1505_p2;
        sel_tmp21_reg_3662 <= sel_tmp21_fu_1511_p2;
        tmp_51_reg_3640 <= ap_reg_ppstg_x_1_reg_3498_pp0_it5[ap_const_lv32_E];
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_15_reg_3373_pp0_it5) & ~(ap_const_lv1_0 == brmerge_reg_3369) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond7_2_reg_3441_pp0_it5) & ~((ap_sig_bdd_212 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_234 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_59_reg_3445_pp0_it5) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_323_2_reg_3437_pp0_it5))) begin
        col_assign_17_2_t1_reg_3705 <= col_assign_17_2_t1_fu_1652_p2;
        col_buf_2_val_0_0_9_reg_3709 <= col_buf_2_val_0_0_9_fu_1677_p3;
        sel_tmp34_reg_3715 <= sel_tmp34_fu_1691_p2;
        sel_tmp35_reg_3721 <= sel_tmp35_fu_1697_p2;
        tmp_64_reg_3699 <= ap_reg_ppstg_x_2_reg_3510_pp0_it5[ap_const_lv32_E];
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_6) & ~(ap_const_lv1_0 == brmerge_reg_3369) & ~((ap_sig_bdd_212 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_234 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & ~(ap_const_lv1_0 == tmp_15_fu_1097_p2) & ~(ap_const_lv1_0 == or_cond7_fu_1154_p2) & (ap_const_lv1_0 == tmp_20_fu_1168_p2))) begin
        col_assign_reg_3411 <= col_assign_fu_1173_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_15_reg_3373_pp0_it5) & ~(ap_const_lv1_0 == brmerge_reg_3369) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond7_reg_3399_pp0_it5) & ~((ap_sig_bdd_212 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_234 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_36_reg_3403_pp0_it5) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_19_reg_3395_pp0_it5))) begin
        col_assign_s_reg_3602 <= col_assign_s_fu_1335_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_15_reg_3373_pp0_it5) & ~(ap_const_lv1_0 == brmerge_reg_3369) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond7_reg_3399_pp0_it5) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6) & ~((ap_sig_bdd_212 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_234 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_20_reg_3407_pp0_it5) & (ap_reg_ppstg_col_assign_reg_3411_pp0_it5 == ap_const_lv2_0))) begin
        col_buf_0_val_0_0_3_fu_362 <= k_buf_0_val_0_q0;
        right_border_buf_0_val_0_0_fu_194 <= k_buf_0_val_2_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_15_reg_3373_pp0_it5) & ~(ap_const_lv1_0 == brmerge_reg_3369) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond7_reg_3399_pp0_it5) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6) & ~((ap_sig_bdd_212 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_234 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_20_reg_3407_pp0_it5) & (ap_reg_ppstg_col_assign_reg_3411_pp0_it5 == ap_const_lv2_1))) begin
        col_buf_0_val_0_0_5_fu_366 <= k_buf_0_val_0_q0;
        right_border_buf_0_val_0_1_fu_198 <= k_buf_0_val_2_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_15_reg_3373_pp0_it5) & ~(ap_const_lv1_0 == brmerge_reg_3369) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond7_reg_3399_pp0_it5) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6) & ~((ap_sig_bdd_212 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_234 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_20_reg_3407_pp0_it5) & ~(ap_reg_ppstg_col_assign_reg_3411_pp0_it5 == ap_const_lv2_1) & ~(ap_reg_ppstg_col_assign_reg_3411_pp0_it5 == ap_const_lv2_0))) begin
        col_buf_0_val_0_0_6_fu_370 <= k_buf_0_val_0_q0;
        right_border_buf_0_val_0_2_fu_202 <= k_buf_0_val_2_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_15_reg_3373_pp0_it5) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6) & ~((ap_sig_bdd_212 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_234 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))))) begin
        col_buf_0_val_0_0_fu_230 <= k_buf_0_val_0_q0;
        col_buf_1_val_0_0_fu_234 <= k_buf_1_val_0_q0;
        col_buf_2_val_0_0_fu_238 <= k_buf_2_val_0_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_15_reg_3373_pp0_it5) & ~(ap_const_lv1_0 == brmerge_reg_3369) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond7_1_reg_3421_pp0_it5) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6) & ~((ap_sig_bdd_212 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_234 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_326_1_reg_3429_pp0_it5) & ~(ap_reg_ppstg_tmp_54_reg_3457_pp0_it5 == ap_const_lv2_1) & ~(ap_reg_ppstg_tmp_54_reg_3457_pp0_it5 == ap_const_lv2_0))) begin
        col_buf_1_val_0_0_3_fu_322 <= k_buf_1_val_0_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_15_reg_3373_pp0_it5) & ~(ap_const_lv1_0 == brmerge_reg_3369) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond7_1_reg_3421_pp0_it5) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6) & ~((ap_sig_bdd_212 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_234 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_326_1_reg_3429_pp0_it5) & (ap_reg_ppstg_tmp_54_reg_3457_pp0_it5 == ap_const_lv2_1))) begin
        col_buf_1_val_0_0_5_fu_338 <= k_buf_1_val_0_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_15_reg_3373_pp0_it5) & ~(ap_const_lv1_0 == brmerge_reg_3369) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond7_1_reg_3421_pp0_it5) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6) & ~((ap_sig_bdd_212 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_234 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_326_1_reg_3429_pp0_it5) & (ap_reg_ppstg_tmp_54_reg_3457_pp0_it5 == ap_const_lv2_0))) begin
        col_buf_1_val_0_0_6_fu_346 <= k_buf_1_val_0_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_15_reg_3373_pp0_it5) & ~(ap_const_lv1_0 == brmerge_reg_3369) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond7_2_reg_3441_pp0_it5) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6) & ~((ap_sig_bdd_212 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_234 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_326_2_reg_3449_pp0_it5) & ~(ap_reg_ppstg_tmp_66_reg_3463_pp0_it5 == ap_const_lv2_1) & ~(ap_reg_ppstg_tmp_66_reg_3463_pp0_it5 == ap_const_lv2_0))) begin
        col_buf_2_val_0_0_3_fu_250 <= k_buf_2_val_0_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_15_reg_3373_pp0_it5) & ~(ap_const_lv1_0 == brmerge_reg_3369) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond7_2_reg_3441_pp0_it5) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6) & ~((ap_sig_bdd_212 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_234 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_326_2_reg_3449_pp0_it5) & (ap_reg_ppstg_tmp_66_reg_3463_pp0_it5 == ap_const_lv2_1))) begin
        col_buf_2_val_0_0_5_fu_266 <= k_buf_2_val_0_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_15_reg_3373_pp0_it5) & ~(ap_const_lv1_0 == brmerge_reg_3369) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond7_2_reg_3441_pp0_it5) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6) & ~((ap_sig_bdd_212 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_234 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_326_2_reg_3449_pp0_it5) & (ap_reg_ppstg_tmp_66_reg_3463_pp0_it5 == ap_const_lv2_0))) begin
        col_buf_2_val_0_0_6_fu_274 <= k_buf_2_val_0_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == ap_const_logic_0))) begin
        cols_cast1_reg_2950[0] <= cols_cast1_fu_908_p1[0];
cols_cast1_reg_2950[1] <= cols_cast1_fu_908_p1[1];
cols_cast1_reg_2950[2] <= cols_cast1_fu_908_p1[2];
cols_cast1_reg_2950[3] <= cols_cast1_fu_908_p1[3];
cols_cast1_reg_2950[4] <= cols_cast1_fu_908_p1[4];
cols_cast1_reg_2950[5] <= cols_cast1_fu_908_p1[5];
cols_cast1_reg_2950[6] <= cols_cast1_fu_908_p1[6];
cols_cast1_reg_2950[7] <= cols_cast1_fu_908_p1[7];
cols_cast1_reg_2950[8] <= cols_cast1_fu_908_p1[8];
cols_cast1_reg_2950[9] <= cols_cast1_fu_908_p1[9];
cols_cast1_reg_2950[10] <= cols_cast1_fu_908_p1[10];
cols_cast1_reg_2950[11] <= cols_cast1_fu_908_p1[11];
        tmp_22_reg_2944 <= tmp_22_fu_904_p1;
        tmp_reg_2938 <= tmp_fu_900_p1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3) & ~(tmp_8_fu_942_p2 == ap_const_lv1_0))) begin
        heightloop_reg_3244 <= heightloop_fu_948_p2;
        p_neg226_i_reg_3261 <= p_neg226_i_fu_967_p2;
        ref_cast_reg_3282[0] <= ref_cast_fu_981_p1[0];
ref_cast_reg_3282[1] <= ref_cast_fu_981_p1[1];
ref_cast_reg_3282[2] <= ref_cast_fu_981_p1[2];
ref_cast_reg_3282[3] <= ref_cast_fu_981_p1[3];
ref_cast_reg_3282[4] <= ref_cast_fu_981_p1[4];
ref_cast_reg_3282[5] <= ref_cast_fu_981_p1[5];
ref_cast_reg_3282[6] <= ref_cast_fu_981_p1[6];
ref_cast_reg_3282[7] <= ref_cast_fu_981_p1[7];
ref_cast_reg_3282[8] <= ref_cast_fu_981_p1[8];
ref_cast_reg_3282[9] <= ref_cast_fu_981_p1[9];
ref_cast_reg_3282[10] <= ref_cast_fu_981_p1[10];
        ref_reg_3277 <= ref_fu_976_p2;
        tmp_23_reg_3269 <= tmp_23_fu_972_p1;
        tmp_24_reg_3287 <= tmp_24_fu_985_p1;
        tmp_47_cast_reg_3254[0] <= tmp_47_cast_fu_963_p1[0];
tmp_47_cast_reg_3254[1] <= tmp_47_cast_fu_963_p1[1];
tmp_47_cast_reg_3254[2] <= tmp_47_cast_fu_963_p1[2];
tmp_47_cast_reg_3254[3] <= tmp_47_cast_fu_963_p1[3];
tmp_47_cast_reg_3254[4] <= tmp_47_cast_fu_963_p1[4];
tmp_47_cast_reg_3254[5] <= tmp_47_cast_fu_963_p1[5];
tmp_47_cast_reg_3254[6] <= tmp_47_cast_fu_963_p1[6];
tmp_47_cast_reg_3254[7] <= tmp_47_cast_fu_963_p1[7];
tmp_47_cast_reg_3254[8] <= tmp_47_cast_fu_963_p1[8];
tmp_47_cast_reg_3254[9] <= tmp_47_cast_fu_963_p1[9];
tmp_47_cast_reg_3254[10] <= tmp_47_cast_fu_963_p1[10];
        widthloop_reg_3249 <= widthloop_fu_953_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4)) begin
        i_V_reg_3301 <= i_V_fu_998_p2;
        tmp_74_cast_cast_reg_3292[0] <= tmp_74_cast_cast_fu_989_p1[0];
tmp_74_cast_cast_reg_3292[1] <= tmp_74_cast_cast_fu_989_p1[1];
tmp_74_cast_cast_reg_3292[2] <= tmp_74_cast_cast_fu_989_p1[2];
tmp_74_cast_cast_reg_3292[3] <= tmp_74_cast_cast_fu_989_p1[3];
tmp_74_cast_cast_reg_3292[4] <= tmp_74_cast_cast_fu_989_p1[4];
tmp_74_cast_cast_reg_3292[5] <= tmp_74_cast_cast_fu_989_p1[5];
tmp_74_cast_cast_reg_3292[6] <= tmp_74_cast_cast_fu_989_p1[6];
tmp_74_cast_cast_reg_3292[7] <= tmp_74_cast_cast_fu_989_p1[7];
tmp_74_cast_cast_reg_3292[8] <= tmp_74_cast_cast_fu_989_p1[8];
tmp_74_cast_cast_reg_3292[9] <= tmp_74_cast_cast_fu_989_p1[9];
tmp_74_cast_cast_reg_3292[10] <= tmp_74_cast_cast_fu_989_p1[10];
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((~((ap_sig_bdd_212 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_234 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond219_i_reg_3382_pp0_it8))) begin
        isneg_1_reg_3837 <= p_Val2_23_fu_2677_p2[ap_const_lv32_A];
        isneg_2_reg_3858 <= p_Val2_s_fu_2728_p2[ap_const_lv32_A];
        isneg_reg_3816 <= p_Val2_20_fu_2626_p2[ap_const_lv32_A];
        not_i_i_i1_reg_3853 <= not_i_i_i1_fu_2710_p2;
        not_i_i_i2_reg_3874 <= not_i_i_i2_fu_2761_p2;
        not_i_i_i_reg_3832 <= not_i_i_i_fu_2659_p2;
        p_Val2_21_reg_3821 <= p_Val2_21_fu_2639_p1;
        p_Val2_24_reg_3842 <= p_Val2_24_fu_2690_p1;
        p_Val2_26_reg_3863 <= p_Val2_26_fu_2741_p1;
        tmp_i_i1_reg_3847 <= tmp_i_i1_fu_2704_p2;
        tmp_i_i2_reg_3868 <= tmp_i_i2_fu_2755_p2;
        tmp_i_i_reg_3826 <= tmp_i_i_fu_2653_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((~((ap_sig_bdd_212 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_234 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_15_reg_3373_pp0_it4))) begin
        k_buf_0_val_0_addr_reg_3522 <= tmp_17_fu_1303_p1;
        k_buf_0_val_1_addr_reg_3528 <= tmp_17_fu_1303_p1;
        k_buf_0_val_2_addr_reg_3534 <= tmp_17_fu_1303_p1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_lv1_0 == brmerge_reg_3369) & ~((ap_sig_bdd_212 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_234 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & (ap_const_lv1_0 == tmp_30_reg_3324) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_15_reg_3373_pp0_it3))) begin
        locy_0_2_t_reg_3494 <= locy_0_2_t_fu_1288_p2;
        locy_1_2_t_reg_3506 <= locy_1_2_t_fu_1292_p2;
        locy_2_2_t_reg_3518 <= locy_2_2_t_fu_1296_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_6) & ~(ap_const_lv1_0 == brmerge_reg_3369) & ~((ap_sig_bdd_212 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_234 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & ~(ap_const_lv1_0 == tmp_15_fu_1097_p2))) begin
        or_cond7_1_reg_3421 <= or_cond7_1_fu_1189_p2;
        or_cond7_2_reg_3441 <= or_cond7_2_fu_1228_p2;
        or_cond7_reg_3399 <= or_cond7_fu_1154_p2;
        tmp_19_reg_3395 <= tmp_19_fu_1149_p2;
        tmp_323_1_reg_3417 <= tmp_323_1_fu_1184_p2;
        tmp_323_2_reg_3437 <= tmp_323_2_fu_1223_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((~((ap_sig_bdd_212 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_234 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond219_i_reg_3382_pp0_it7))) begin
        p_Val2_0_1_reg_3771[1] <= p_Val2_0_1_fu_2338_p2[1];
p_Val2_0_1_reg_3771[2] <= p_Val2_0_1_fu_2338_p2[2];
p_Val2_0_1_reg_3771[3] <= p_Val2_0_1_fu_2338_p2[3];
p_Val2_0_1_reg_3771[4] <= p_Val2_0_1_fu_2338_p2[4];
p_Val2_0_1_reg_3771[5] <= p_Val2_0_1_fu_2338_p2[5];
p_Val2_0_1_reg_3771[6] <= p_Val2_0_1_fu_2338_p2[6];
p_Val2_0_1_reg_3771[7] <= p_Val2_0_1_fu_2338_p2[7];
p_Val2_0_1_reg_3771[8] <= p_Val2_0_1_fu_2338_p2[8];
p_Val2_0_1_reg_3771[9] <= p_Val2_0_1_fu_2338_p2[9];
        p_Val2_0_2_reg_3776 <= p_Val2_0_2_fu_2360_p2;
        p_Val2_1_1_reg_3786[1] <= p_Val2_1_1_fu_2434_p2[1];
p_Val2_1_1_reg_3786[2] <= p_Val2_1_1_fu_2434_p2[2];
p_Val2_1_1_reg_3786[3] <= p_Val2_1_1_fu_2434_p2[3];
p_Val2_1_1_reg_3786[4] <= p_Val2_1_1_fu_2434_p2[4];
p_Val2_1_1_reg_3786[5] <= p_Val2_1_1_fu_2434_p2[5];
p_Val2_1_1_reg_3786[6] <= p_Val2_1_1_fu_2434_p2[6];
p_Val2_1_1_reg_3786[7] <= p_Val2_1_1_fu_2434_p2[7];
p_Val2_1_1_reg_3786[8] <= p_Val2_1_1_fu_2434_p2[8];
p_Val2_1_1_reg_3786[9] <= p_Val2_1_1_fu_2434_p2[9];
        p_Val2_1_2_reg_3791 <= p_Val2_1_2_fu_2456_p2;
        p_Val2_2_1_reg_3801[1] <= p_Val2_2_1_fu_2530_p2[1];
p_Val2_2_1_reg_3801[2] <= p_Val2_2_1_fu_2530_p2[2];
p_Val2_2_1_reg_3801[3] <= p_Val2_2_1_fu_2530_p2[3];
p_Val2_2_1_reg_3801[4] <= p_Val2_2_1_fu_2530_p2[4];
p_Val2_2_1_reg_3801[5] <= p_Val2_2_1_fu_2530_p2[5];
p_Val2_2_1_reg_3801[6] <= p_Val2_2_1_fu_2530_p2[6];
p_Val2_2_1_reg_3801[7] <= p_Val2_2_1_fu_2530_p2[7];
p_Val2_2_1_reg_3801[8] <= p_Val2_2_1_fu_2530_p2[8];
p_Val2_2_1_reg_3801[9] <= p_Val2_2_1_fu_2530_p2[9];
        p_Val2_2_2_reg_3806 <= p_Val2_2_2_fu_2552_p2;
        tmp11_reg_3796 <= tmp11_fu_2476_p2;
        tmp16_reg_3811 <= tmp16_fu_2572_p2;
        tmp6_reg_3781 <= tmp6_fu_2380_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_15_reg_3373_pp0_it5) & ~((ap_sig_bdd_212 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_234 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))))) begin
        right_border_buf_0_val_1_0_reg_3575 <= k_buf_0_val_1_q0;
        right_border_buf_0_val_2_0_reg_3570 <= k_buf_0_val_0_q0;
        right_border_buf_1_val_1_0_reg_3613 <= k_buf_1_val_1_q0;
        right_border_buf_1_val_2_0_reg_3608 <= k_buf_1_val_0_q0;
        right_border_buf_2_val_1_0_reg_3672 <= k_buf_2_val_1_q0;
        right_border_buf_2_val_2_0_reg_3667 <= k_buf_2_val_0_q0;
        src_kernel_win_0_val_2_0_reg_3583 <= k_buf_0_val_2_q0;
        src_kernel_win_1_val_2_0_reg_3621 <= k_buf_1_val_2_q0;
        src_kernel_win_2_val_2_0_reg_3680 <= k_buf_2_val_2_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_15_reg_3373_pp0_it5) & ~(ap_const_lv1_0 == brmerge_reg_3369) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond7_reg_3399_pp0_it5) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6) & ~((ap_sig_bdd_212 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_234 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_20_reg_3407_pp0_it5) & (ap_reg_ppstg_col_assign_reg_3411_pp0_it5 == ap_const_lv2_0)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_15_reg_3373_pp0_it5) & ~(ap_const_lv1_0 == brmerge_reg_3369) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond7_reg_3399_pp0_it5) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6) & ~((ap_sig_bdd_212 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_234 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_20_reg_3407_pp0_it5) & (ap_reg_ppstg_col_assign_reg_3411_pp0_it5 == ap_const_lv2_1)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_15_reg_3373_pp0_it5) & ~(ap_const_lv1_0 == brmerge_reg_3369) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond7_reg_3399_pp0_it5) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6) & ~((ap_sig_bdd_212 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_234 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_20_reg_3407_pp0_it5) & ~(ap_reg_ppstg_col_assign_reg_3411_pp0_it5 == ap_const_lv2_1) & ~(ap_reg_ppstg_col_assign_reg_3411_pp0_it5 == ap_const_lv2_0)))) begin
        right_border_buf_0_val_1_2_1_fu_350 <= right_border_buf_0_val_1_2_8_fu_1407_p3;
        right_border_buf_0_val_1_2_2_fu_354 <= right_border_buf_0_val_1_2_6_fu_1398_p3;
        right_border_buf_0_val_1_2_7_fu_358 <= right_border_buf_0_val_1_2_4_fu_1381_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_15_reg_3373_pp0_it5) & ~(ap_const_lv1_0 == brmerge_reg_3369) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond7_1_reg_3421_pp0_it5) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6) & ~((ap_sig_bdd_212 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_234 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_326_1_reg_3429_pp0_it5) & (ap_reg_ppstg_tmp_50_reg_3433_pp0_it5 == ap_const_lv2_0))) begin
        right_border_buf_1_val_0_0_fu_206 <= k_buf_1_val_2_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_15_reg_3373_pp0_it5) & ~(ap_const_lv1_0 == brmerge_reg_3369) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond7_1_reg_3421_pp0_it5) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6) & ~((ap_sig_bdd_212 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_234 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_326_1_reg_3429_pp0_it5) & (ap_reg_ppstg_tmp_50_reg_3433_pp0_it5 == ap_const_lv2_1))) begin
        right_border_buf_1_val_0_1_fu_210 <= k_buf_1_val_2_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_15_reg_3373_pp0_it5) & ~(ap_const_lv1_0 == brmerge_reg_3369) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond7_1_reg_3421_pp0_it5) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6) & ~((ap_sig_bdd_212 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_234 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_326_1_reg_3429_pp0_it5) & ~(ap_reg_ppstg_tmp_50_reg_3433_pp0_it5 == ap_const_lv2_1) & ~(ap_reg_ppstg_tmp_50_reg_3433_pp0_it5 == ap_const_lv2_0))) begin
        right_border_buf_1_val_0_2_fu_214 <= k_buf_1_val_2_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_15_reg_3373_pp0_it5) & ~(ap_const_lv1_0 == brmerge_reg_3369) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond7_1_reg_3421_pp0_it5) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6) & ~((ap_sig_bdd_212 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_234 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_326_1_reg_3429_pp0_it5) & ~(ap_reg_ppstg_tmp_54_reg_3457_pp0_it5 == ap_const_lv2_1) & ~(ap_reg_ppstg_tmp_54_reg_3457_pp0_it5 == ap_const_lv2_0)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_15_reg_3373_pp0_it5) & ~(ap_const_lv1_0 == brmerge_reg_3369) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond7_1_reg_3421_pp0_it5) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6) & ~((ap_sig_bdd_212 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_234 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_326_1_reg_3429_pp0_it5) & (ap_reg_ppstg_tmp_54_reg_3457_pp0_it5 == ap_const_lv2_1)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_15_reg_3373_pp0_it5) & ~(ap_const_lv1_0 == brmerge_reg_3369) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond7_1_reg_3421_pp0_it5) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6) & ~((ap_sig_bdd_212 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_234 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_326_1_reg_3429_pp0_it5) & (ap_reg_ppstg_tmp_54_reg_3457_pp0_it5 == ap_const_lv2_0)))) begin
        right_border_buf_1_val_1_2_2_fu_374 <= right_border_buf_1_val_1_2_9_fu_1593_p3;
        right_border_buf_1_val_1_2_3_fu_378 <= right_border_buf_1_val_1_2_7_fu_1584_p3;
        right_border_buf_1_val_1_2_8_fu_382 <= right_border_buf_1_val_1_2_5_fu_1567_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_15_reg_3373_pp0_it5) & ~(ap_const_lv1_0 == brmerge_reg_3369) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond7_2_reg_3441_pp0_it5) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6) & ~((ap_sig_bdd_212 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_234 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_326_2_reg_3449_pp0_it5) & (ap_reg_ppstg_tmp_63_reg_3453_pp0_it5 == ap_const_lv2_0))) begin
        right_border_buf_2_val_0_0_fu_218 <= k_buf_2_val_2_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_15_reg_3373_pp0_it5) & ~(ap_const_lv1_0 == brmerge_reg_3369) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond7_2_reg_3441_pp0_it5) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6) & ~((ap_sig_bdd_212 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_234 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_326_2_reg_3449_pp0_it5) & (ap_reg_ppstg_tmp_63_reg_3453_pp0_it5 == ap_const_lv2_1))) begin
        right_border_buf_2_val_0_1_fu_222 <= k_buf_2_val_2_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_15_reg_3373_pp0_it5) & ~(ap_const_lv1_0 == brmerge_reg_3369) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond7_2_reg_3441_pp0_it5) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6) & ~((ap_sig_bdd_212 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_234 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_326_2_reg_3449_pp0_it5) & ~(ap_reg_ppstg_tmp_63_reg_3453_pp0_it5 == ap_const_lv2_1) & ~(ap_reg_ppstg_tmp_63_reg_3453_pp0_it5 == ap_const_lv2_0))) begin
        right_border_buf_2_val_0_2_fu_226 <= k_buf_2_val_2_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_15_reg_3373_pp0_it5) & ~(ap_const_lv1_0 == brmerge_reg_3369) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond7_2_reg_3441_pp0_it5) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6) & ~((ap_sig_bdd_212 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_234 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_326_2_reg_3449_pp0_it5) & ~(ap_reg_ppstg_tmp_66_reg_3463_pp0_it5 == ap_const_lv2_1) & ~(ap_reg_ppstg_tmp_66_reg_3463_pp0_it5 == ap_const_lv2_0)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_15_reg_3373_pp0_it5) & ~(ap_const_lv1_0 == brmerge_reg_3369) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond7_2_reg_3441_pp0_it5) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6) & ~((ap_sig_bdd_212 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_234 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_326_2_reg_3449_pp0_it5) & (ap_reg_ppstg_tmp_66_reg_3463_pp0_it5 == ap_const_lv2_1)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_15_reg_3373_pp0_it5) & ~(ap_const_lv1_0 == brmerge_reg_3369) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond7_2_reg_3441_pp0_it5) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6) & ~((ap_sig_bdd_212 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_234 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_326_2_reg_3449_pp0_it5) & (ap_reg_ppstg_tmp_66_reg_3463_pp0_it5 == ap_const_lv2_0)))) begin
        right_border_buf_2_val_1_2_2_fu_286 <= right_border_buf_2_val_1_2_9_fu_1779_p3;
        right_border_buf_2_val_1_2_3_fu_302 <= right_border_buf_2_val_1_2_7_fu_1762_p3;
        right_border_buf_2_val_1_2_4_fu_310 <= right_border_buf_2_val_1_2_5_fu_1740_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it8) & ~((ap_sig_bdd_212 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_234 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_15_reg_3373_pp0_it7))) begin
        src_kernel_win_0_val_0_2_fu_246 <= src_kernel_win_0_val_0_1_6_reg_3726;
        src_kernel_win_0_val_1_2_fu_262 <= src_kernel_win_0_val_1_1_6_reg_3736;
        src_kernel_win_0_val_2_2_fu_270 <= src_kernel_win_0_val_2_1_9_reg_3731;
        src_kernel_win_1_val_0_2_fu_282 <= src_kernel_win_1_val_0_1_6_reg_3741;
        src_kernel_win_1_val_1_2_fu_298 <= src_kernel_win_1_val_1_1_6_reg_3751;
        src_kernel_win_1_val_2_2_fu_306 <= src_kernel_win_1_val_2_1_9_reg_3746;
        src_kernel_win_2_val_0_2_fu_318 <= src_kernel_win_2_val_0_1_6_reg_3756;
        src_kernel_win_2_val_1_2_fu_334 <= src_kernel_win_2_val_1_1_6_reg_3766;
        src_kernel_win_2_val_2_2_fu_342 <= src_kernel_win_2_val_2_1_9_reg_3761;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_6) & ~(ap_const_lv1_0 == brmerge_reg_3369) & ~((ap_sig_bdd_212 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_234 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & ~(ap_const_lv1_0 == tmp_15_fu_1097_p2) & ~(ap_const_lv1_0 == or_cond7_fu_1154_p2))) begin
        tmp_20_reg_3407 <= tmp_20_fu_1168_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_6) & ~(ap_const_lv1_0 == brmerge_reg_3369) & ~((ap_sig_bdd_212 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_234 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & ~(ap_const_lv1_0 == tmp_15_fu_1097_p2) & ~(ap_const_lv1_0 == or_cond7_1_fu_1189_p2))) begin
        tmp_326_1_reg_3429 <= tmp_326_1_fu_1203_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_6) & ~(ap_const_lv1_0 == brmerge_reg_3369) & ~((ap_sig_bdd_212 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_234 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & ~(ap_const_lv1_0 == tmp_15_fu_1097_p2) & ~(ap_const_lv1_0 == or_cond7_2_fu_1228_p2))) begin
        tmp_326_2_reg_3449 <= tmp_326_2_fu_1242_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((~((ap_sig_bdd_212 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_234 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_15_reg_3373_pp0_it3))) begin
        tmp_35_reg_3489 <= tmp_35_fu_1284_p1;
        x_1_reg_3498 <= grp_image_filter_borderInterpolate_fu_716_ap_return;
        x_2_reg_3510 <= grp_image_filter_borderInterpolate_fu_724_ap_return;
        x_reg_3484 <= grp_image_filter_borderInterpolate_fu_708_ap_return;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_6) & ~(ap_const_lv1_0 == brmerge_reg_3369) & ~((ap_sig_bdd_212 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_234 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & ~(ap_const_lv1_0 == tmp_15_fu_1097_p2) & (ap_const_lv1_0 == or_cond7_fu_1154_p2))) begin
        tmp_36_reg_3403 <= ImagLoc_x_fu_1129_p2[ap_const_lv32_B];
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_15_reg_3373_pp0_it5) & (ap_const_lv1_0 == brmerge_reg_3369) & ~((ap_sig_bdd_212 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_234 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & (ap_const_lv1_0 == tmp_30_reg_3324))) begin
        tmp_37_reg_3590 <= tmp_37_fu_1327_p1;
        tmp_38_reg_3596 <= tmp_38_fu_1331_p1;
        tmp_46_reg_3628 <= tmp_46_fu_1439_p1;
        tmp_48_reg_3634 <= tmp_48_fu_1443_p1;
        tmp_60_reg_3687 <= tmp_60_fu_1625_p1;
        tmp_61_reg_3693 <= tmp_61_fu_1629_p1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_lv1_0 == brmerge_reg_3369) & ~((ap_sig_bdd_212 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_234 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_15_reg_3373_pp0_it2) & (ap_const_lv1_0 == tmp_30_reg_3324))) begin
        tmp_39_reg_3469 <= tmp_39_fu_1272_p1;
        tmp_49_reg_3474 <= tmp_49_fu_1276_p1;
        tmp_62_reg_3479 <= tmp_62_fu_1280_p1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_6) & ~(ap_const_lv1_0 == brmerge_reg_3369) & ~((ap_sig_bdd_212 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_234 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & ~(ap_const_lv1_0 == tmp_15_fu_1097_p2) & (ap_const_lv1_0 == or_cond7_1_fu_1189_p2))) begin
        tmp_45_reg_3425 <= ImagLoc_x_fu_1129_p2[ap_const_lv32_B];
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_6) & ~(ap_const_lv1_0 == brmerge_reg_3369) & ~((ap_sig_bdd_212 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_234 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & ~(ap_const_lv1_0 == tmp_15_fu_1097_p2) & ~(ap_const_lv1_0 == or_cond7_1_fu_1189_p2) & (ap_const_lv1_0 == tmp_326_1_fu_1203_p2))) begin
        tmp_50_reg_3433 <= tmp_50_fu_1213_p1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_6) & ~(ap_const_lv1_0 == brmerge_reg_3369) & ~((ap_sig_bdd_212 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_234 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & ~(ap_const_lv1_0 == tmp_15_reg_3373) & ~(ap_const_lv1_0 == or_cond7_1_reg_3421) & (ap_const_lv1_0 == tmp_326_1_reg_3429))) begin
        tmp_54_reg_3457 <= tmp_54_fu_1260_p1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_6) & ~(ap_const_lv1_0 == brmerge_reg_3369) & ~((ap_sig_bdd_212 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_234 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & ~(ap_const_lv1_0 == tmp_15_fu_1097_p2) & (ap_const_lv1_0 == or_cond7_2_fu_1228_p2))) begin
        tmp_59_reg_3445 <= ImagLoc_x_fu_1129_p2[ap_const_lv32_B];
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_6) & ~(ap_const_lv1_0 == brmerge_reg_3369) & ~((ap_sig_bdd_212 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_234 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & ~(ap_const_lv1_0 == tmp_15_fu_1097_p2) & ~(ap_const_lv1_0 == or_cond7_2_fu_1228_p2) & (ap_const_lv1_0 == tmp_326_2_fu_1242_p2))) begin
        tmp_63_reg_3453 <= tmp_63_fu_1252_p1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_6) & ~(ap_const_lv1_0 == brmerge_reg_3369) & ~((ap_sig_bdd_212 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_234 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & ~(ap_const_lv1_0 == tmp_15_reg_3373) & ~(ap_const_lv1_0 == or_cond7_2_reg_3441) & (ap_const_lv1_0 == tmp_326_2_reg_3449))) begin
        tmp_66_reg_3463 <= tmp_66_fu_1268_p1;
    end
end

/// ap_done assign process. ///
always @ (ap_start or ap_sig_cseq_ST_st1_fsm_0 or ap_sig_cseq_ST_st5_fsm_4 or tmp_10_fu_993_p2)
begin
    if (((~(ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4) & (ap_const_lv1_0 == tmp_10_fu_993_p2)))) begin
        ap_done = ap_const_logic_1;
    end else begin
        ap_done = ap_const_logic_0;
    end
end

/// ap_idle assign process. ///
always @ (ap_start or ap_sig_cseq_ST_st1_fsm_0)
begin
    if ((~(ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0))) begin
        ap_idle = ap_const_logic_1;
    end else begin
        ap_idle = ap_const_logic_0;
    end
end

/// ap_ready assign process. ///
always @ (ap_sig_cseq_ST_st5_fsm_4 or tmp_10_fu_993_p2)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4) & (ap_const_lv1_0 == tmp_10_fu_993_p2))) begin
        ap_ready = ap_const_logic_1;
    end else begin
        ap_ready = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_pp0_stg0_fsm_6 assign process. ///
always @ (ap_sig_bdd_169)
begin
    if (ap_sig_bdd_169) begin
        ap_sig_cseq_ST_pp0_stg0_fsm_6 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp0_stg0_fsm_6 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st18_fsm_7 assign process. ///
always @ (ap_sig_bdd_871)
begin
    if (ap_sig_bdd_871) begin
        ap_sig_cseq_ST_st18_fsm_7 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st18_fsm_7 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st1_fsm_0 assign process. ///
always @ (ap_sig_bdd_26)
begin
    if (ap_sig_bdd_26) begin
        ap_sig_cseq_ST_st1_fsm_0 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st1_fsm_0 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st2_fsm_1 assign process. ///
always @ (ap_sig_bdd_79)
begin
    if (ap_sig_bdd_79) begin
        ap_sig_cseq_ST_st2_fsm_1 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st2_fsm_1 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st3_fsm_2 assign process. ///
always @ (ap_sig_bdd_88)
begin
    if (ap_sig_bdd_88) begin
        ap_sig_cseq_ST_st3_fsm_2 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st3_fsm_2 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st4_fsm_3 assign process. ///
always @ (ap_sig_bdd_97)
begin
    if (ap_sig_bdd_97) begin
        ap_sig_cseq_ST_st4_fsm_3 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st4_fsm_3 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st5_fsm_4 assign process. ///
always @ (ap_sig_bdd_127)
begin
    if (ap_sig_bdd_127) begin
        ap_sig_cseq_ST_st5_fsm_4 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st5_fsm_4 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st6_fsm_5 assign process. ///
always @ (ap_sig_bdd_156)
begin
    if (ap_sig_bdd_156) begin
        ap_sig_cseq_ST_st6_fsm_5 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st6_fsm_5 = ap_const_logic_0;
    end
end

/// grp_image_filter_borderInterpolate_fu_684_ap_ce assign process. ///
always @ (tmp_30_reg_3324 or brmerge_reg_3369 or tmp_15_fu_1097_p2 or tmp_15_reg_3373 or ap_sig_cseq_ST_pp0_stg0_fsm_6 or ap_sig_bdd_212 or ap_reg_ppiten_pp0_it6 or ap_sig_bdd_234 or ap_reg_ppiten_pp0_it10 or ap_reg_ppstg_tmp_15_reg_3373_pp0_it1 or ap_reg_ppstg_tmp_15_reg_3373_pp0_it2)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_6) & ~((ap_sig_bdd_212 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_234 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & (((ap_const_lv1_0 == brmerge_reg_3369) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_15_reg_3373_pp0_it2) & (ap_const_lv1_0 == tmp_30_reg_3324)) | ((ap_const_lv1_0 == brmerge_reg_3369) & ~(ap_const_lv1_0 == tmp_15_fu_1097_p2) & (ap_const_lv1_0 == tmp_30_reg_3324)) | ((ap_const_lv1_0 == brmerge_reg_3369) & ~(ap_const_lv1_0 == tmp_15_reg_3373) & (ap_const_lv1_0 == tmp_30_reg_3324)) | ((ap_const_lv1_0 == brmerge_reg_3369) & (ap_const_lv1_0 == tmp_30_reg_3324) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_15_reg_3373_pp0_it1))))) begin
        grp_image_filter_borderInterpolate_fu_684_ap_ce = ap_const_logic_1;
    end else begin
        grp_image_filter_borderInterpolate_fu_684_ap_ce = ap_const_logic_0;
    end
end

/// grp_image_filter_borderInterpolate_fu_692_ap_ce assign process. ///
always @ (tmp_30_reg_3324 or brmerge_reg_3369 or tmp_15_fu_1097_p2 or tmp_15_reg_3373 or ap_sig_cseq_ST_pp0_stg0_fsm_6 or ap_sig_bdd_212 or ap_reg_ppiten_pp0_it6 or ap_sig_bdd_234 or ap_reg_ppiten_pp0_it10 or ap_reg_ppstg_tmp_15_reg_3373_pp0_it1 or ap_reg_ppstg_tmp_15_reg_3373_pp0_it2)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_6) & ~((ap_sig_bdd_212 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_234 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & (((ap_const_lv1_0 == brmerge_reg_3369) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_15_reg_3373_pp0_it2) & (ap_const_lv1_0 == tmp_30_reg_3324)) | ((ap_const_lv1_0 == brmerge_reg_3369) & ~(ap_const_lv1_0 == tmp_15_fu_1097_p2) & (ap_const_lv1_0 == tmp_30_reg_3324)) | ((ap_const_lv1_0 == brmerge_reg_3369) & ~(ap_const_lv1_0 == tmp_15_reg_3373) & (ap_const_lv1_0 == tmp_30_reg_3324)) | ((ap_const_lv1_0 == brmerge_reg_3369) & (ap_const_lv1_0 == tmp_30_reg_3324) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_15_reg_3373_pp0_it1))))) begin
        grp_image_filter_borderInterpolate_fu_692_ap_ce = ap_const_logic_1;
    end else begin
        grp_image_filter_borderInterpolate_fu_692_ap_ce = ap_const_logic_0;
    end
end

/// grp_image_filter_borderInterpolate_fu_700_ap_ce assign process. ///
always @ (tmp_30_reg_3324 or brmerge_reg_3369 or tmp_15_fu_1097_p2 or tmp_15_reg_3373 or ap_sig_cseq_ST_pp0_stg0_fsm_6 or ap_sig_bdd_212 or ap_reg_ppiten_pp0_it6 or ap_sig_bdd_234 or ap_reg_ppiten_pp0_it10 or ap_reg_ppstg_tmp_15_reg_3373_pp0_it1 or ap_reg_ppstg_tmp_15_reg_3373_pp0_it2)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_6) & ~((ap_sig_bdd_212 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_234 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & (((ap_const_lv1_0 == brmerge_reg_3369) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_15_reg_3373_pp0_it2) & (ap_const_lv1_0 == tmp_30_reg_3324)) | ((ap_const_lv1_0 == brmerge_reg_3369) & ~(ap_const_lv1_0 == tmp_15_fu_1097_p2) & (ap_const_lv1_0 == tmp_30_reg_3324)) | ((ap_const_lv1_0 == brmerge_reg_3369) & ~(ap_const_lv1_0 == tmp_15_reg_3373) & (ap_const_lv1_0 == tmp_30_reg_3324)) | ((ap_const_lv1_0 == brmerge_reg_3369) & (ap_const_lv1_0 == tmp_30_reg_3324) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_15_reg_3373_pp0_it1))))) begin
        grp_image_filter_borderInterpolate_fu_700_ap_ce = ap_const_logic_1;
    end else begin
        grp_image_filter_borderInterpolate_fu_700_ap_ce = ap_const_logic_0;
    end
end

/// grp_image_filter_borderInterpolate_fu_708_ap_ce assign process. ///
always @ (tmp_15_reg_3373 or ap_sig_cseq_ST_pp0_stg0_fsm_6 or ap_sig_bdd_212 or ap_reg_ppiten_pp0_it6 or ap_sig_bdd_234 or ap_reg_ppiten_pp0_it10 or ap_reg_ppstg_tmp_15_reg_3373_pp0_it1 or ap_reg_ppstg_tmp_15_reg_3373_pp0_it2 or ap_reg_ppstg_tmp_15_reg_3373_pp0_it3)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_6) & ~((ap_sig_bdd_212 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_234 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & (~(ap_const_lv1_0 == tmp_15_reg_3373) | ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_15_reg_3373_pp0_it2) | ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_15_reg_3373_pp0_it3) | ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_15_reg_3373_pp0_it1)))) begin
        grp_image_filter_borderInterpolate_fu_708_ap_ce = ap_const_logic_1;
    end else begin
        grp_image_filter_borderInterpolate_fu_708_ap_ce = ap_const_logic_0;
    end
end

/// grp_image_filter_borderInterpolate_fu_716_ap_ce assign process. ///
always @ (tmp_15_reg_3373 or ap_sig_cseq_ST_pp0_stg0_fsm_6 or ap_sig_bdd_212 or ap_reg_ppiten_pp0_it6 or ap_sig_bdd_234 or ap_reg_ppiten_pp0_it10 or ap_reg_ppstg_tmp_15_reg_3373_pp0_it1 or ap_reg_ppstg_tmp_15_reg_3373_pp0_it2 or ap_reg_ppstg_tmp_15_reg_3373_pp0_it3)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_6) & ~((ap_sig_bdd_212 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_234 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & (~(ap_const_lv1_0 == tmp_15_reg_3373) | ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_15_reg_3373_pp0_it2) | ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_15_reg_3373_pp0_it3) | ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_15_reg_3373_pp0_it1)))) begin
        grp_image_filter_borderInterpolate_fu_716_ap_ce = ap_const_logic_1;
    end else begin
        grp_image_filter_borderInterpolate_fu_716_ap_ce = ap_const_logic_0;
    end
end

/// grp_image_filter_borderInterpolate_fu_724_ap_ce assign process. ///
always @ (tmp_15_reg_3373 or ap_sig_cseq_ST_pp0_stg0_fsm_6 or ap_sig_bdd_212 or ap_reg_ppiten_pp0_it6 or ap_sig_bdd_234 or ap_reg_ppiten_pp0_it10 or ap_reg_ppstg_tmp_15_reg_3373_pp0_it1 or ap_reg_ppstg_tmp_15_reg_3373_pp0_it2 or ap_reg_ppstg_tmp_15_reg_3373_pp0_it3)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_6) & ~((ap_sig_bdd_212 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_234 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & (~(ap_const_lv1_0 == tmp_15_reg_3373) | ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_15_reg_3373_pp0_it2) | ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_15_reg_3373_pp0_it3) | ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_15_reg_3373_pp0_it1)))) begin
        grp_image_filter_borderInterpolate_fu_724_ap_ce = ap_const_logic_1;
    end else begin
        grp_image_filter_borderInterpolate_fu_724_ap_ce = ap_const_logic_0;
    end
end

/// grp_image_filter_borderInterpolate_fu_732_ap_ce assign process. ///
always @ (tmp_30_reg_3324 or brmerge_reg_3369 or ap_sig_cseq_ST_pp0_stg0_fsm_6 or ap_reg_ppstg_tmp_15_reg_3373_pp0_it5 or ap_sig_bdd_212 or ap_reg_ppiten_pp0_it6 or ap_sig_bdd_234 or ap_reg_ppiten_pp0_it10 or ap_reg_ppstg_tmp_15_reg_3373_pp0_it2 or ap_reg_ppstg_tmp_15_reg_3373_pp0_it3 or ap_reg_ppstg_tmp_15_reg_3373_pp0_it4)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_6) & ~((ap_sig_bdd_212 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_234 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & (((ap_const_lv1_0 == brmerge_reg_3369) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_15_reg_3373_pp0_it2) & (ap_const_lv1_0 == tmp_30_reg_3324)) | ((ap_const_lv1_0 == brmerge_reg_3369) & (ap_const_lv1_0 == tmp_30_reg_3324) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_15_reg_3373_pp0_it3)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_15_reg_3373_pp0_it5) & (ap_const_lv1_0 == brmerge_reg_3369) & (ap_const_lv1_0 == tmp_30_reg_3324)) | ((ap_const_lv1_0 == brmerge_reg_3369) & (ap_const_lv1_0 == tmp_30_reg_3324) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_15_reg_3373_pp0_it4))))) begin
        grp_image_filter_borderInterpolate_fu_732_ap_ce = ap_const_logic_1;
    end else begin
        grp_image_filter_borderInterpolate_fu_732_ap_ce = ap_const_logic_0;
    end
end

/// grp_image_filter_borderInterpolate_fu_740_ap_ce assign process. ///
always @ (tmp_30_reg_3324 or brmerge_reg_3369 or ap_sig_cseq_ST_pp0_stg0_fsm_6 or ap_reg_ppstg_tmp_15_reg_3373_pp0_it5 or ap_sig_bdd_212 or ap_reg_ppiten_pp0_it6 or ap_sig_bdd_234 or ap_reg_ppiten_pp0_it10 or ap_reg_ppstg_tmp_15_reg_3373_pp0_it2 or ap_reg_ppstg_tmp_15_reg_3373_pp0_it3 or ap_reg_ppstg_tmp_15_reg_3373_pp0_it4)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_6) & ~((ap_sig_bdd_212 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_234 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & (((ap_const_lv1_0 == brmerge_reg_3369) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_15_reg_3373_pp0_it2) & (ap_const_lv1_0 == tmp_30_reg_3324)) | ((ap_const_lv1_0 == brmerge_reg_3369) & (ap_const_lv1_0 == tmp_30_reg_3324) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_15_reg_3373_pp0_it3)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_15_reg_3373_pp0_it5) & (ap_const_lv1_0 == brmerge_reg_3369) & (ap_const_lv1_0 == tmp_30_reg_3324)) | ((ap_const_lv1_0 == brmerge_reg_3369) & (ap_const_lv1_0 == tmp_30_reg_3324) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_15_reg_3373_pp0_it4))))) begin
        grp_image_filter_borderInterpolate_fu_740_ap_ce = ap_const_logic_1;
    end else begin
        grp_image_filter_borderInterpolate_fu_740_ap_ce = ap_const_logic_0;
    end
end

/// grp_image_filter_borderInterpolate_fu_748_ap_ce assign process. ///
always @ (tmp_30_reg_3324 or brmerge_reg_3369 or ap_sig_cseq_ST_pp0_stg0_fsm_6 or ap_reg_ppstg_tmp_15_reg_3373_pp0_it5 or ap_sig_bdd_212 or ap_reg_ppiten_pp0_it6 or ap_sig_bdd_234 or ap_reg_ppiten_pp0_it10 or ap_reg_ppstg_tmp_15_reg_3373_pp0_it2 or ap_reg_ppstg_tmp_15_reg_3373_pp0_it3 or ap_reg_ppstg_tmp_15_reg_3373_pp0_it4)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_6) & ~((ap_sig_bdd_212 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_234 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & (((ap_const_lv1_0 == brmerge_reg_3369) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_15_reg_3373_pp0_it2) & (ap_const_lv1_0 == tmp_30_reg_3324)) | ((ap_const_lv1_0 == brmerge_reg_3369) & (ap_const_lv1_0 == tmp_30_reg_3324) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_15_reg_3373_pp0_it3)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_15_reg_3373_pp0_it5) & (ap_const_lv1_0 == brmerge_reg_3369) & (ap_const_lv1_0 == tmp_30_reg_3324)) | ((ap_const_lv1_0 == brmerge_reg_3369) & (ap_const_lv1_0 == tmp_30_reg_3324) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_15_reg_3373_pp0_it4))))) begin
        grp_image_filter_borderInterpolate_fu_748_ap_ce = ap_const_logic_1;
    end else begin
        grp_image_filter_borderInterpolate_fu_748_ap_ce = ap_const_logic_0;
    end
end

/// grp_image_filter_borderInterpolate_fu_756_ap_ce assign process. ///
always @ (tmp_30_reg_3324 or brmerge_reg_3369 or ap_sig_cseq_ST_pp0_stg0_fsm_6 or ap_reg_ppstg_tmp_15_reg_3373_pp0_it5 or ap_sig_bdd_212 or ap_reg_ppiten_pp0_it6 or ap_sig_bdd_234 or ap_reg_ppiten_pp0_it10 or ap_reg_ppstg_tmp_15_reg_3373_pp0_it2 or ap_reg_ppstg_tmp_15_reg_3373_pp0_it3 or ap_reg_ppstg_tmp_15_reg_3373_pp0_it4)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_6) & ~((ap_sig_bdd_212 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_234 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & (((ap_const_lv1_0 == brmerge_reg_3369) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_15_reg_3373_pp0_it2) & (ap_const_lv1_0 == tmp_30_reg_3324)) | ((ap_const_lv1_0 == brmerge_reg_3369) & (ap_const_lv1_0 == tmp_30_reg_3324) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_15_reg_3373_pp0_it3)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_15_reg_3373_pp0_it5) & (ap_const_lv1_0 == brmerge_reg_3369) & (ap_const_lv1_0 == tmp_30_reg_3324)) | ((ap_const_lv1_0 == brmerge_reg_3369) & (ap_const_lv1_0 == tmp_30_reg_3324) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_15_reg_3373_pp0_it4))))) begin
        grp_image_filter_borderInterpolate_fu_756_ap_ce = ap_const_logic_1;
    end else begin
        grp_image_filter_borderInterpolate_fu_756_ap_ce = ap_const_logic_0;
    end
end

/// grp_image_filter_borderInterpolate_fu_764_ap_ce assign process. ///
always @ (tmp_30_reg_3324 or brmerge_reg_3369 or ap_sig_cseq_ST_pp0_stg0_fsm_6 or ap_reg_ppstg_tmp_15_reg_3373_pp0_it5 or ap_sig_bdd_212 or ap_reg_ppiten_pp0_it6 or ap_sig_bdd_234 or ap_reg_ppiten_pp0_it10 or ap_reg_ppstg_tmp_15_reg_3373_pp0_it2 or ap_reg_ppstg_tmp_15_reg_3373_pp0_it3 or ap_reg_ppstg_tmp_15_reg_3373_pp0_it4)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_6) & ~((ap_sig_bdd_212 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_234 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & (((ap_const_lv1_0 == brmerge_reg_3369) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_15_reg_3373_pp0_it2) & (ap_const_lv1_0 == tmp_30_reg_3324)) | ((ap_const_lv1_0 == brmerge_reg_3369) & (ap_const_lv1_0 == tmp_30_reg_3324) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_15_reg_3373_pp0_it3)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_15_reg_3373_pp0_it5) & (ap_const_lv1_0 == brmerge_reg_3369) & (ap_const_lv1_0 == tmp_30_reg_3324)) | ((ap_const_lv1_0 == brmerge_reg_3369) & (ap_const_lv1_0 == tmp_30_reg_3324) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_15_reg_3373_pp0_it4))))) begin
        grp_image_filter_borderInterpolate_fu_764_ap_ce = ap_const_logic_1;
    end else begin
        grp_image_filter_borderInterpolate_fu_764_ap_ce = ap_const_logic_0;
    end
end

/// grp_image_filter_borderInterpolate_fu_772_ap_ce assign process. ///
always @ (tmp_30_reg_3324 or brmerge_reg_3369 or ap_sig_cseq_ST_pp0_stg0_fsm_6 or ap_reg_ppstg_tmp_15_reg_3373_pp0_it5 or ap_sig_bdd_212 or ap_reg_ppiten_pp0_it6 or ap_sig_bdd_234 or ap_reg_ppiten_pp0_it10 or ap_reg_ppstg_tmp_15_reg_3373_pp0_it2 or ap_reg_ppstg_tmp_15_reg_3373_pp0_it3 or ap_reg_ppstg_tmp_15_reg_3373_pp0_it4)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_6) & ~((ap_sig_bdd_212 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_234 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & (((ap_const_lv1_0 == brmerge_reg_3369) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_15_reg_3373_pp0_it2) & (ap_const_lv1_0 == tmp_30_reg_3324)) | ((ap_const_lv1_0 == brmerge_reg_3369) & (ap_const_lv1_0 == tmp_30_reg_3324) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_15_reg_3373_pp0_it3)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_15_reg_3373_pp0_it5) & (ap_const_lv1_0 == brmerge_reg_3369) & (ap_const_lv1_0 == tmp_30_reg_3324)) | ((ap_const_lv1_0 == brmerge_reg_3369) & (ap_const_lv1_0 == tmp_30_reg_3324) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_15_reg_3373_pp0_it4))))) begin
        grp_image_filter_borderInterpolate_fu_772_ap_ce = ap_const_logic_1;
    end else begin
        grp_image_filter_borderInterpolate_fu_772_ap_ce = ap_const_logic_0;
    end
end

/// k_buf_0_val_0_ce0 assign process. ///
always @ (ap_reg_ppiten_pp0_it5 or ap_sig_bdd_212 or ap_reg_ppiten_pp0_it6 or ap_sig_bdd_234 or ap_reg_ppiten_pp0_it10)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it5) & ~((ap_sig_bdd_212 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_234 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))))) begin
        k_buf_0_val_0_ce0 = ap_const_logic_1;
    end else begin
        k_buf_0_val_0_ce0 = ap_const_logic_0;
    end
end

/// k_buf_0_val_0_ce1 assign process. ///
always @ (ap_sig_bdd_212 or ap_reg_ppiten_pp0_it6 or ap_sig_bdd_234 or ap_reg_ppiten_pp0_it10)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it6) & ~((ap_sig_bdd_212 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_234 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))))) begin
        k_buf_0_val_0_ce1 = ap_const_logic_1;
    end else begin
        k_buf_0_val_0_ce1 = ap_const_logic_0;
    end
end

/// k_buf_0_val_0_we1 assign process. ///
always @ (brmerge_reg_3369 or ap_reg_ppstg_tmp_15_reg_3373_pp0_it5 or ap_reg_ppstg_or_cond7_reg_3399_pp0_it5 or ap_sig_bdd_212 or ap_reg_ppiten_pp0_it6 or ap_sig_bdd_234 or ap_reg_ppiten_pp0_it10)
begin
    if ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_15_reg_3373_pp0_it5) & ~(ap_const_lv1_0 == brmerge_reg_3369) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond7_reg_3399_pp0_it5) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6) & ~((ap_sig_bdd_212 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_234 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))))) begin
        k_buf_0_val_0_we1 = ap_const_logic_1;
    end else begin
        k_buf_0_val_0_we1 = ap_const_logic_0;
    end
end

/// k_buf_0_val_1_ce0 assign process. ///
always @ (ap_reg_ppiten_pp0_it5 or ap_sig_bdd_212 or ap_reg_ppiten_pp0_it6 or ap_sig_bdd_234 or ap_reg_ppiten_pp0_it10)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it5) & ~((ap_sig_bdd_212 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_234 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))))) begin
        k_buf_0_val_1_ce0 = ap_const_logic_1;
    end else begin
        k_buf_0_val_1_ce0 = ap_const_logic_0;
    end
end

/// k_buf_0_val_1_ce1 assign process. ///
always @ (brmerge_reg_3369 or ap_reg_ppstg_tmp_15_reg_3373_pp0_it5 or ap_reg_ppstg_or_cond7_reg_3399_pp0_it5 or ap_sig_bdd_212 or ap_reg_ppiten_pp0_it6 or ap_sig_bdd_234 or ap_reg_ppiten_pp0_it10 or ap_reg_ppstg_tmp_20_reg_3407_pp0_it5)
begin
    if (((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_15_reg_3373_pp0_it5) & ~(ap_const_lv1_0 == brmerge_reg_3369) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond7_reg_3399_pp0_it5) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6) & ~((ap_sig_bdd_212 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_234 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_20_reg_3407_pp0_it5)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_15_reg_3373_pp0_it5) & ~(ap_const_lv1_0 == brmerge_reg_3369) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond7_reg_3399_pp0_it5) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6) & ~((ap_sig_bdd_212 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_234 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_20_reg_3407_pp0_it5)))) begin
        k_buf_0_val_1_ce1 = ap_const_logic_1;
    end else begin
        k_buf_0_val_1_ce1 = ap_const_logic_0;
    end
end

/// k_buf_0_val_1_we1 assign process. ///
always @ (brmerge_reg_3369 or ap_reg_ppstg_tmp_15_reg_3373_pp0_it5 or ap_reg_ppstg_or_cond7_reg_3399_pp0_it5 or ap_sig_bdd_212 or ap_reg_ppiten_pp0_it6 or ap_sig_bdd_234 or ap_reg_ppiten_pp0_it10 or ap_reg_ppstg_tmp_20_reg_3407_pp0_it5)
begin
    if (((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_15_reg_3373_pp0_it5) & ~(ap_const_lv1_0 == brmerge_reg_3369) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond7_reg_3399_pp0_it5) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6) & ~((ap_sig_bdd_212 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_234 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_20_reg_3407_pp0_it5)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_15_reg_3373_pp0_it5) & ~(ap_const_lv1_0 == brmerge_reg_3369) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond7_reg_3399_pp0_it5) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6) & ~((ap_sig_bdd_212 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_234 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_20_reg_3407_pp0_it5)))) begin
        k_buf_0_val_1_we1 = ap_const_logic_1;
    end else begin
        k_buf_0_val_1_we1 = ap_const_logic_0;
    end
end

/// k_buf_0_val_2_ce0 assign process. ///
always @ (ap_reg_ppiten_pp0_it5 or ap_sig_bdd_212 or ap_reg_ppiten_pp0_it6 or ap_sig_bdd_234 or ap_reg_ppiten_pp0_it10)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it5) & ~((ap_sig_bdd_212 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_234 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))))) begin
        k_buf_0_val_2_ce0 = ap_const_logic_1;
    end else begin
        k_buf_0_val_2_ce0 = ap_const_logic_0;
    end
end

/// k_buf_0_val_2_ce1 assign process. ///
always @ (brmerge_reg_3369 or ap_reg_ppstg_tmp_15_reg_3373_pp0_it5 or ap_reg_ppstg_or_cond7_reg_3399_pp0_it5 or ap_sig_bdd_212 or ap_reg_ppiten_pp0_it6 or ap_sig_bdd_234 or ap_reg_ppiten_pp0_it10 or ap_reg_ppstg_tmp_20_reg_3407_pp0_it5)
begin
    if (((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_15_reg_3373_pp0_it5) & ~(ap_const_lv1_0 == brmerge_reg_3369) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond7_reg_3399_pp0_it5) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6) & ~((ap_sig_bdd_212 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_234 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_20_reg_3407_pp0_it5)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_15_reg_3373_pp0_it5) & ~(ap_const_lv1_0 == brmerge_reg_3369) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond7_reg_3399_pp0_it5) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6) & ~((ap_sig_bdd_212 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_234 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_20_reg_3407_pp0_it5)))) begin
        k_buf_0_val_2_ce1 = ap_const_logic_1;
    end else begin
        k_buf_0_val_2_ce1 = ap_const_logic_0;
    end
end

/// k_buf_0_val_2_we1 assign process. ///
always @ (brmerge_reg_3369 or ap_reg_ppstg_tmp_15_reg_3373_pp0_it5 or ap_reg_ppstg_or_cond7_reg_3399_pp0_it5 or ap_sig_bdd_212 or ap_reg_ppiten_pp0_it6 or ap_sig_bdd_234 or ap_reg_ppiten_pp0_it10 or ap_reg_ppstg_tmp_20_reg_3407_pp0_it5)
begin
    if (((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_15_reg_3373_pp0_it5) & ~(ap_const_lv1_0 == brmerge_reg_3369) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond7_reg_3399_pp0_it5) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6) & ~((ap_sig_bdd_212 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_234 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_20_reg_3407_pp0_it5)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_15_reg_3373_pp0_it5) & ~(ap_const_lv1_0 == brmerge_reg_3369) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond7_reg_3399_pp0_it5) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6) & ~((ap_sig_bdd_212 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_234 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_20_reg_3407_pp0_it5)))) begin
        k_buf_0_val_2_we1 = ap_const_logic_1;
    end else begin
        k_buf_0_val_2_we1 = ap_const_logic_0;
    end
end

/// k_buf_1_val_0_ce0 assign process. ///
always @ (ap_reg_ppiten_pp0_it5 or ap_sig_bdd_212 or ap_reg_ppiten_pp0_it6 or ap_sig_bdd_234 or ap_reg_ppiten_pp0_it10)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it5) & ~((ap_sig_bdd_212 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_234 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))))) begin
        k_buf_1_val_0_ce0 = ap_const_logic_1;
    end else begin
        k_buf_1_val_0_ce0 = ap_const_logic_0;
    end
end

/// k_buf_1_val_0_ce1 assign process. ///
always @ (ap_sig_bdd_212 or ap_reg_ppiten_pp0_it6 or ap_sig_bdd_234 or ap_reg_ppiten_pp0_it10)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it6) & ~((ap_sig_bdd_212 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_234 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))))) begin
        k_buf_1_val_0_ce1 = ap_const_logic_1;
    end else begin
        k_buf_1_val_0_ce1 = ap_const_logic_0;
    end
end

/// k_buf_1_val_0_we1 assign process. ///
always @ (brmerge_reg_3369 or ap_reg_ppstg_tmp_15_reg_3373_pp0_it5 or ap_reg_ppstg_or_cond7_1_reg_3421_pp0_it5 or ap_sig_bdd_212 or ap_reg_ppiten_pp0_it6 or ap_sig_bdd_234 or ap_reg_ppiten_pp0_it10)
begin
    if ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_15_reg_3373_pp0_it5) & ~(ap_const_lv1_0 == brmerge_reg_3369) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond7_1_reg_3421_pp0_it5) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6) & ~((ap_sig_bdd_212 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_234 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))))) begin
        k_buf_1_val_0_we1 = ap_const_logic_1;
    end else begin
        k_buf_1_val_0_we1 = ap_const_logic_0;
    end
end

/// k_buf_1_val_1_address1 assign process. ///
always @ (ap_reg_ppstg_tmp_326_1_reg_3429_pp0_it5 or tmp_358_1_fu_1532_p1 or k_buf_1_val_1_addr_1_gep_fu_570_p3 or ap_sig_bdd_887)
begin
    if (ap_sig_bdd_887) begin
        if (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_326_1_reg_3429_pp0_it5)) begin
            k_buf_1_val_1_address1 = k_buf_1_val_1_addr_1_gep_fu_570_p3;
        end else if ((ap_const_lv1_0 == ap_reg_ppstg_tmp_326_1_reg_3429_pp0_it5)) begin
            k_buf_1_val_1_address1 = tmp_358_1_fu_1532_p1;
        end else begin
            k_buf_1_val_1_address1 = 'bx;
        end
    end else begin
        k_buf_1_val_1_address1 = 'bx;
    end
end

/// k_buf_1_val_1_ce0 assign process. ///
always @ (ap_reg_ppiten_pp0_it5 or ap_sig_bdd_212 or ap_reg_ppiten_pp0_it6 or ap_sig_bdd_234 or ap_reg_ppiten_pp0_it10)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it5) & ~((ap_sig_bdd_212 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_234 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))))) begin
        k_buf_1_val_1_ce0 = ap_const_logic_1;
    end else begin
        k_buf_1_val_1_ce0 = ap_const_logic_0;
    end
end

/// k_buf_1_val_1_ce1 assign process. ///
always @ (brmerge_reg_3369 or ap_reg_ppstg_tmp_15_reg_3373_pp0_it5 or ap_reg_ppstg_or_cond7_1_reg_3421_pp0_it5 or ap_sig_bdd_212 or ap_reg_ppiten_pp0_it6 or ap_sig_bdd_234 or ap_reg_ppiten_pp0_it10 or ap_reg_ppstg_tmp_326_1_reg_3429_pp0_it5)
begin
    if (((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_15_reg_3373_pp0_it5) & ~(ap_const_lv1_0 == brmerge_reg_3369) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond7_1_reg_3421_pp0_it5) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6) & ~((ap_sig_bdd_212 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_234 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_326_1_reg_3429_pp0_it5)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_15_reg_3373_pp0_it5) & ~(ap_const_lv1_0 == brmerge_reg_3369) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond7_1_reg_3421_pp0_it5) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6) & ~((ap_sig_bdd_212 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_234 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_326_1_reg_3429_pp0_it5)))) begin
        k_buf_1_val_1_ce1 = ap_const_logic_1;
    end else begin
        k_buf_1_val_1_ce1 = ap_const_logic_0;
    end
end

/// k_buf_1_val_1_we1 assign process. ///
always @ (brmerge_reg_3369 or ap_reg_ppstg_tmp_15_reg_3373_pp0_it5 or ap_reg_ppstg_or_cond7_1_reg_3421_pp0_it5 or ap_sig_bdd_212 or ap_reg_ppiten_pp0_it6 or ap_sig_bdd_234 or ap_reg_ppiten_pp0_it10 or ap_reg_ppstg_tmp_326_1_reg_3429_pp0_it5)
begin
    if (((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_15_reg_3373_pp0_it5) & ~(ap_const_lv1_0 == brmerge_reg_3369) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond7_1_reg_3421_pp0_it5) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6) & ~((ap_sig_bdd_212 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_234 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_326_1_reg_3429_pp0_it5)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_15_reg_3373_pp0_it5) & ~(ap_const_lv1_0 == brmerge_reg_3369) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond7_1_reg_3421_pp0_it5) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6) & ~((ap_sig_bdd_212 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_234 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_326_1_reg_3429_pp0_it5)))) begin
        k_buf_1_val_1_we1 = ap_const_logic_1;
    end else begin
        k_buf_1_val_1_we1 = ap_const_logic_0;
    end
end

/// k_buf_1_val_2_ce0 assign process. ///
always @ (ap_reg_ppiten_pp0_it5 or ap_sig_bdd_212 or ap_reg_ppiten_pp0_it6 or ap_sig_bdd_234 or ap_reg_ppiten_pp0_it10)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it5) & ~((ap_sig_bdd_212 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_234 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))))) begin
        k_buf_1_val_2_ce0 = ap_const_logic_1;
    end else begin
        k_buf_1_val_2_ce0 = ap_const_logic_0;
    end
end

/// k_buf_1_val_2_ce1 assign process. ///
always @ (ap_sig_bdd_212 or ap_reg_ppiten_pp0_it6 or ap_sig_bdd_234 or ap_reg_ppiten_pp0_it10)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it6) & ~((ap_sig_bdd_212 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_234 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))))) begin
        k_buf_1_val_2_ce1 = ap_const_logic_1;
    end else begin
        k_buf_1_val_2_ce1 = ap_const_logic_0;
    end
end

/// k_buf_1_val_2_we1 assign process. ///
always @ (brmerge_reg_3369 or ap_reg_ppstg_tmp_15_reg_3373_pp0_it5 or ap_reg_ppstg_or_cond7_1_reg_3421_pp0_it5 or ap_sig_bdd_212 or ap_reg_ppiten_pp0_it6 or ap_sig_bdd_234 or ap_reg_ppiten_pp0_it10)
begin
    if ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_15_reg_3373_pp0_it5) & ~(ap_const_lv1_0 == brmerge_reg_3369) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond7_1_reg_3421_pp0_it5) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6) & ~((ap_sig_bdd_212 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_234 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))))) begin
        k_buf_1_val_2_we1 = ap_const_logic_1;
    end else begin
        k_buf_1_val_2_we1 = ap_const_logic_0;
    end
end

/// k_buf_2_val_0_ce0 assign process. ///
always @ (ap_reg_ppiten_pp0_it5 or ap_sig_bdd_212 or ap_reg_ppiten_pp0_it6 or ap_sig_bdd_234 or ap_reg_ppiten_pp0_it10)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it5) & ~((ap_sig_bdd_212 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_234 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))))) begin
        k_buf_2_val_0_ce0 = ap_const_logic_1;
    end else begin
        k_buf_2_val_0_ce0 = ap_const_logic_0;
    end
end

/// k_buf_2_val_0_ce1 assign process. ///
always @ (ap_sig_bdd_212 or ap_reg_ppiten_pp0_it6 or ap_sig_bdd_234 or ap_reg_ppiten_pp0_it10)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it6) & ~((ap_sig_bdd_212 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_234 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))))) begin
        k_buf_2_val_0_ce1 = ap_const_logic_1;
    end else begin
        k_buf_2_val_0_ce1 = ap_const_logic_0;
    end
end

/// k_buf_2_val_0_we1 assign process. ///
always @ (brmerge_reg_3369 or ap_reg_ppstg_tmp_15_reg_3373_pp0_it5 or ap_reg_ppstg_or_cond7_2_reg_3441_pp0_it5 or ap_sig_bdd_212 or ap_reg_ppiten_pp0_it6 or ap_sig_bdd_234 or ap_reg_ppiten_pp0_it10)
begin
    if ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_15_reg_3373_pp0_it5) & ~(ap_const_lv1_0 == brmerge_reg_3369) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond7_2_reg_3441_pp0_it5) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6) & ~((ap_sig_bdd_212 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_234 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))))) begin
        k_buf_2_val_0_we1 = ap_const_logic_1;
    end else begin
        k_buf_2_val_0_we1 = ap_const_logic_0;
    end
end

/// k_buf_2_val_1_address1 assign process. ///
always @ (ap_reg_ppstg_tmp_326_2_reg_3449_pp0_it5 or tmp_358_2_fu_1718_p1 or k_buf_2_val_1_addr_1_gep_fu_610_p3 or ap_sig_bdd_899)
begin
    if (ap_sig_bdd_899) begin
        if (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_326_2_reg_3449_pp0_it5)) begin
            k_buf_2_val_1_address1 = k_buf_2_val_1_addr_1_gep_fu_610_p3;
        end else if ((ap_const_lv1_0 == ap_reg_ppstg_tmp_326_2_reg_3449_pp0_it5)) begin
            k_buf_2_val_1_address1 = tmp_358_2_fu_1718_p1;
        end else begin
            k_buf_2_val_1_address1 = 'bx;
        end
    end else begin
        k_buf_2_val_1_address1 = 'bx;
    end
end

/// k_buf_2_val_1_ce0 assign process. ///
always @ (ap_reg_ppiten_pp0_it5 or ap_sig_bdd_212 or ap_reg_ppiten_pp0_it6 or ap_sig_bdd_234 or ap_reg_ppiten_pp0_it10)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it5) & ~((ap_sig_bdd_212 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_234 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))))) begin
        k_buf_2_val_1_ce0 = ap_const_logic_1;
    end else begin
        k_buf_2_val_1_ce0 = ap_const_logic_0;
    end
end

/// k_buf_2_val_1_ce1 assign process. ///
always @ (brmerge_reg_3369 or ap_reg_ppstg_tmp_15_reg_3373_pp0_it5 or ap_reg_ppstg_or_cond7_2_reg_3441_pp0_it5 or ap_sig_bdd_212 or ap_reg_ppiten_pp0_it6 or ap_sig_bdd_234 or ap_reg_ppiten_pp0_it10 or ap_reg_ppstg_tmp_326_2_reg_3449_pp0_it5)
begin
    if (((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_15_reg_3373_pp0_it5) & ~(ap_const_lv1_0 == brmerge_reg_3369) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond7_2_reg_3441_pp0_it5) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6) & ~((ap_sig_bdd_212 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_234 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_326_2_reg_3449_pp0_it5)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_15_reg_3373_pp0_it5) & ~(ap_const_lv1_0 == brmerge_reg_3369) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond7_2_reg_3441_pp0_it5) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6) & ~((ap_sig_bdd_212 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_234 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_326_2_reg_3449_pp0_it5)))) begin
        k_buf_2_val_1_ce1 = ap_const_logic_1;
    end else begin
        k_buf_2_val_1_ce1 = ap_const_logic_0;
    end
end

/// k_buf_2_val_1_we1 assign process. ///
always @ (brmerge_reg_3369 or ap_reg_ppstg_tmp_15_reg_3373_pp0_it5 or ap_reg_ppstg_or_cond7_2_reg_3441_pp0_it5 or ap_sig_bdd_212 or ap_reg_ppiten_pp0_it6 or ap_sig_bdd_234 or ap_reg_ppiten_pp0_it10 or ap_reg_ppstg_tmp_326_2_reg_3449_pp0_it5)
begin
    if (((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_15_reg_3373_pp0_it5) & ~(ap_const_lv1_0 == brmerge_reg_3369) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond7_2_reg_3441_pp0_it5) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6) & ~((ap_sig_bdd_212 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_234 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_326_2_reg_3449_pp0_it5)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_15_reg_3373_pp0_it5) & ~(ap_const_lv1_0 == brmerge_reg_3369) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond7_2_reg_3441_pp0_it5) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6) & ~((ap_sig_bdd_212 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_234 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_326_2_reg_3449_pp0_it5)))) begin
        k_buf_2_val_1_we1 = ap_const_logic_1;
    end else begin
        k_buf_2_val_1_we1 = ap_const_logic_0;
    end
end

/// k_buf_2_val_2_ce0 assign process. ///
always @ (ap_reg_ppiten_pp0_it5 or ap_sig_bdd_212 or ap_reg_ppiten_pp0_it6 or ap_sig_bdd_234 or ap_reg_ppiten_pp0_it10)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it5) & ~((ap_sig_bdd_212 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_234 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))))) begin
        k_buf_2_val_2_ce0 = ap_const_logic_1;
    end else begin
        k_buf_2_val_2_ce0 = ap_const_logic_0;
    end
end

/// k_buf_2_val_2_ce1 assign process. ///
always @ (ap_sig_bdd_212 or ap_reg_ppiten_pp0_it6 or ap_sig_bdd_234 or ap_reg_ppiten_pp0_it10)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it6) & ~((ap_sig_bdd_212 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_234 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))))) begin
        k_buf_2_val_2_ce1 = ap_const_logic_1;
    end else begin
        k_buf_2_val_2_ce1 = ap_const_logic_0;
    end
end

/// k_buf_2_val_2_we1 assign process. ///
always @ (brmerge_reg_3369 or ap_reg_ppstg_tmp_15_reg_3373_pp0_it5 or ap_reg_ppstg_or_cond7_2_reg_3441_pp0_it5 or ap_sig_bdd_212 or ap_reg_ppiten_pp0_it6 or ap_sig_bdd_234 or ap_reg_ppiten_pp0_it10)
begin
    if ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_15_reg_3373_pp0_it5) & ~(ap_const_lv1_0 == brmerge_reg_3369) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond7_2_reg_3441_pp0_it5) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6) & ~((ap_sig_bdd_212 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_234 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))))) begin
        k_buf_2_val_2_we1 = ap_const_logic_1;
    end else begin
        k_buf_2_val_2_we1 = ap_const_logic_0;
    end
end

/// p_dst_data_stream_0_V_write assign process. ///
always @ (ap_sig_bdd_212 or ap_reg_ppiten_pp0_it6 or ap_reg_ppstg_or_cond219_i_reg_3382_pp0_it9 or ap_sig_bdd_234 or ap_reg_ppiten_pp0_it10)
begin
    if ((~(ap_const_lv1_0 == ap_reg_ppstg_or_cond219_i_reg_3382_pp0_it9) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10) & ~((ap_sig_bdd_212 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_234 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))))) begin
        p_dst_data_stream_0_V_write = ap_const_logic_1;
    end else begin
        p_dst_data_stream_0_V_write = ap_const_logic_0;
    end
end

/// p_dst_data_stream_1_V_write assign process. ///
always @ (ap_sig_bdd_212 or ap_reg_ppiten_pp0_it6 or ap_reg_ppstg_or_cond219_i_reg_3382_pp0_it9 or ap_sig_bdd_234 or ap_reg_ppiten_pp0_it10)
begin
    if ((~(ap_const_lv1_0 == ap_reg_ppstg_or_cond219_i_reg_3382_pp0_it9) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10) & ~((ap_sig_bdd_212 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_234 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))))) begin
        p_dst_data_stream_1_V_write = ap_const_logic_1;
    end else begin
        p_dst_data_stream_1_V_write = ap_const_logic_0;
    end
end

/// p_dst_data_stream_2_V_write assign process. ///
always @ (ap_sig_bdd_212 or ap_reg_ppiten_pp0_it6 or ap_reg_ppstg_or_cond219_i_reg_3382_pp0_it9 or ap_sig_bdd_234 or ap_reg_ppiten_pp0_it10)
begin
    if ((~(ap_const_lv1_0 == ap_reg_ppstg_or_cond219_i_reg_3382_pp0_it9) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10) & ~((ap_sig_bdd_212 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_234 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))))) begin
        p_dst_data_stream_2_V_write = ap_const_logic_1;
    end else begin
        p_dst_data_stream_2_V_write = ap_const_logic_0;
    end
end

/// p_src_data_stream_0_V_read assign process. ///
always @ (brmerge_reg_3369 or ap_reg_ppstg_tmp_15_reg_3373_pp0_it5 or ap_reg_ppstg_or_cond7_reg_3399_pp0_it5 or ap_sig_bdd_212 or ap_reg_ppiten_pp0_it6 or ap_sig_bdd_234 or ap_reg_ppiten_pp0_it10)
begin
    if ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_15_reg_3373_pp0_it5) & ~(ap_const_lv1_0 == brmerge_reg_3369) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond7_reg_3399_pp0_it5) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6) & ~((ap_sig_bdd_212 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_234 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))))) begin
        p_src_data_stream_0_V_read = ap_const_logic_1;
    end else begin
        p_src_data_stream_0_V_read = ap_const_logic_0;
    end
end

/// p_src_data_stream_1_V_read assign process. ///
always @ (brmerge_reg_3369 or ap_reg_ppstg_tmp_15_reg_3373_pp0_it5 or ap_reg_ppstg_or_cond7_1_reg_3421_pp0_it5 or ap_sig_bdd_212 or ap_reg_ppiten_pp0_it6 or ap_sig_bdd_234 or ap_reg_ppiten_pp0_it10)
begin
    if ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_15_reg_3373_pp0_it5) & ~(ap_const_lv1_0 == brmerge_reg_3369) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond7_1_reg_3421_pp0_it5) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6) & ~((ap_sig_bdd_212 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_234 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))))) begin
        p_src_data_stream_1_V_read = ap_const_logic_1;
    end else begin
        p_src_data_stream_1_V_read = ap_const_logic_0;
    end
end

/// p_src_data_stream_2_V_read assign process. ///
always @ (brmerge_reg_3369 or ap_reg_ppstg_tmp_15_reg_3373_pp0_it5 or ap_reg_ppstg_or_cond7_2_reg_3441_pp0_it5 or ap_sig_bdd_212 or ap_reg_ppiten_pp0_it6 or ap_sig_bdd_234 or ap_reg_ppiten_pp0_it10)
begin
    if ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_15_reg_3373_pp0_it5) & ~(ap_const_lv1_0 == brmerge_reg_3369) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond7_2_reg_3441_pp0_it5) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6) & ~((ap_sig_bdd_212 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_234 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))))) begin
        p_src_data_stream_2_V_read = ap_const_logic_1;
    end else begin
        p_src_data_stream_2_V_read = ap_const_logic_0;
    end
end
/// the next state (ap_NS_fsm) of the state machine. ///
always @ (ap_start or ap_CS_fsm or tmp_8_fu_942_p2 or tmp_10_fu_993_p2 or ap_sig_bdd_212 or ap_reg_ppiten_pp0_it6 or ap_reg_ppiten_pp0_it7 or ap_reg_ppiten_pp0_it8 or ap_reg_ppiten_pp0_it9 or ap_sig_bdd_234 or ap_reg_ppiten_pp0_it10 or tmp_2_fu_918_p2 or tmp_5_fu_930_p2)
begin
    case (ap_CS_fsm)
        ap_ST_st1_fsm_0 : 
        begin
            if (~(ap_start == ap_const_logic_0)) begin
                ap_NS_fsm = ap_ST_st2_fsm_1;
            end else begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end
        end
        ap_ST_st2_fsm_1 : 
        begin
            if (~(ap_const_lv1_0 == tmp_2_fu_918_p2)) begin
                ap_NS_fsm = ap_ST_st3_fsm_2;
            end else begin
                ap_NS_fsm = ap_ST_st2_fsm_1;
            end
        end
        ap_ST_st3_fsm_2 : 
        begin
            if (~(ap_const_lv1_0 == tmp_5_fu_930_p2)) begin
                ap_NS_fsm = ap_ST_st4_fsm_3;
            end else begin
                ap_NS_fsm = ap_ST_st3_fsm_2;
            end
        end
        ap_ST_st4_fsm_3 : 
        begin
            if (~(tmp_8_fu_942_p2 == ap_const_lv1_0)) begin
                ap_NS_fsm = ap_ST_st5_fsm_4;
            end else begin
                ap_NS_fsm = ap_ST_st4_fsm_3;
            end
        end
        ap_ST_st5_fsm_4 : 
        begin
            if ((ap_const_lv1_0 == tmp_10_fu_993_p2)) begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end else begin
                ap_NS_fsm = ap_ST_st6_fsm_5;
            end
        end
        ap_ST_st6_fsm_5 : 
        begin
            ap_NS_fsm = ap_ST_pp0_stg0_fsm_6;
        end
        ap_ST_pp0_stg0_fsm_6 : 
        begin
            if ((~((ap_const_logic_1 == ap_reg_ppiten_pp0_it10) & ~((ap_sig_bdd_212 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_234 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it9)) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it7) & ~((ap_sig_bdd_212 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_234 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it6) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it8)))) begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_6;
            end else if ((((ap_const_logic_1 == ap_reg_ppiten_pp0_it10) & ~((ap_sig_bdd_212 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_234 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it9)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it7) & ~((ap_sig_bdd_212 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_234 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it6) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it8)))) begin
                ap_NS_fsm = ap_ST_st18_fsm_7;
            end else begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_6;
            end
        end
        ap_ST_st18_fsm_7 : 
        begin
            ap_NS_fsm = ap_ST_st5_fsm_4;
        end
        default : 
        begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ImagLoc_x_cast_fu_1139_p1 = $signed(ImagLoc_x_fu_1129_p2);
assign ImagLoc_x_fu_1129_p2 = ($signed(tmp_77_cast_fu_1093_p1) + $signed(ap_const_lv12_FFF));
assign ImagLoc_y_fu_1010_p2 = ($signed(tmp_74_cast_cast_fu_989_p1) + $signed(ap_const_lv12_FFC));
assign OP1_V_0_0_cast_fu_2308_p1 = src_kernel_win_0_val_2_2_fu_270;
assign OP1_V_0_2_cast_fu_2356_p1 = src_kernel_win_0_val_0_2_fu_246;
assign OP1_V_1_0_cast_fu_2404_p1 = src_kernel_win_1_val_2_2_fu_306;
assign OP1_V_1_2_cast_fu_2452_p1 = src_kernel_win_1_val_0_2_fu_282;
assign OP1_V_2_0_cast_fu_2500_p1 = src_kernel_win_2_val_2_2_fu_342;
assign OP1_V_2_2_cast_fu_2548_p1 = src_kernel_win_2_val_0_2_fu_318;

/// ap_sig_bdd_127 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_127 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_4]);
end

/// ap_sig_bdd_156 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_156 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_5]);
end

/// ap_sig_bdd_169 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_169 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_6]);
end

/// ap_sig_bdd_212 assign process. ///
always @ (p_src_data_stream_0_V_empty_n or p_src_data_stream_1_V_empty_n or p_src_data_stream_2_V_empty_n or brmerge_reg_3369 or ap_reg_ppstg_tmp_15_reg_3373_pp0_it5 or ap_reg_ppstg_or_cond7_reg_3399_pp0_it5 or ap_reg_ppstg_or_cond7_1_reg_3421_pp0_it5 or ap_reg_ppstg_or_cond7_2_reg_3441_pp0_it5)
begin
    ap_sig_bdd_212 = (((p_src_data_stream_0_V_empty_n == ap_const_logic_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_15_reg_3373_pp0_it5) & ~(ap_const_lv1_0 == brmerge_reg_3369) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond7_reg_3399_pp0_it5)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_15_reg_3373_pp0_it5) & ~(ap_const_lv1_0 == brmerge_reg_3369) & (p_src_data_stream_1_V_empty_n == ap_const_logic_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond7_1_reg_3421_pp0_it5)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_15_reg_3373_pp0_it5) & ~(ap_const_lv1_0 == brmerge_reg_3369) & (p_src_data_stream_2_V_empty_n == ap_const_logic_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond7_2_reg_3441_pp0_it5)));
end

/// ap_sig_bdd_234 assign process. ///
always @ (p_dst_data_stream_0_V_full_n or p_dst_data_stream_1_V_full_n or p_dst_data_stream_2_V_full_n or ap_reg_ppstg_or_cond219_i_reg_3382_pp0_it9)
begin
    ap_sig_bdd_234 = (((p_dst_data_stream_0_V_full_n == ap_const_logic_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond219_i_reg_3382_pp0_it9)) | (~(ap_const_lv1_0 == ap_reg_ppstg_or_cond219_i_reg_3382_pp0_it9) & (p_dst_data_stream_1_V_full_n == ap_const_logic_0)) | (~(ap_const_lv1_0 == ap_reg_ppstg_or_cond219_i_reg_3382_pp0_it9) & (p_dst_data_stream_2_V_full_n == ap_const_logic_0)));
end

/// ap_sig_bdd_26 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_26 = (ap_CS_fsm[ap_const_lv32_0] == ap_const_lv1_1);
end

/// ap_sig_bdd_79 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_79 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_1]);
end

/// ap_sig_bdd_871 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_871 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_7]);
end

/// ap_sig_bdd_88 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_88 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_2]);
end

/// ap_sig_bdd_887 assign process. ///
always @ (brmerge_reg_3369 or ap_reg_ppstg_tmp_15_reg_3373_pp0_it5 or ap_reg_ppstg_or_cond7_1_reg_3421_pp0_it5 or ap_reg_ppiten_pp0_it6)
begin
    ap_sig_bdd_887 = (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_15_reg_3373_pp0_it5) & ~(ap_const_lv1_0 == brmerge_reg_3369) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond7_1_reg_3421_pp0_it5) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6));
end

/// ap_sig_bdd_899 assign process. ///
always @ (brmerge_reg_3369 or ap_reg_ppstg_tmp_15_reg_3373_pp0_it5 or ap_reg_ppstg_or_cond7_2_reg_3441_pp0_it5 or ap_reg_ppiten_pp0_it6)
begin
    ap_sig_bdd_899 = (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_15_reg_3373_pp0_it5) & ~(ap_const_lv1_0 == brmerge_reg_3369) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond7_2_reg_3441_pp0_it5) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6));
end

/// ap_sig_bdd_97 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_97 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_3]);
end
assign brmerge_fu_1088_p2 = (tmp_13_fu_1073_p2 | or_cond6_2_reg_3319);
assign col_assign_17_1_t1_fu_1466_p2 = (tmp_52_fu_1463_p1 + tmp_23_reg_3269);
assign col_assign_17_2_t1_fu_1652_p2 = (tmp_65_fu_1649_p1 + tmp_23_reg_3269);
assign col_assign_18_1_fu_1256_p2 = (ImagLoc_x_reg_3386 + p_neg226_i_reg_3261);
assign col_assign_18_2_fu_1264_p2 = (ImagLoc_x_reg_3386 + p_neg226_i_reg_3261);
assign col_assign_1_fu_1208_p2 = (ImagLoc_x_fu_1129_p2 + p_neg226_i_reg_3261);
assign col_assign_2_fu_1247_p2 = (ImagLoc_x_fu_1129_p2 + p_neg226_i_reg_3261);
assign col_assign_fu_1173_p2 = (tmp_34_fu_1135_p1 + tmp_23_reg_3269);
assign col_assign_s_fu_1335_p2 = (ap_reg_ppstg_tmp_35_reg_3489_pp0_it5 + tmp_23_reg_3269);
assign col_buf_0_val_0_0_2_fu_1929_p3 = ((sel_tmp_fu_1924_p2)? col_buf_0_val_0_0_5_fu_366: col_buf_0_val_0_0_6_fu_370);
assign col_buf_0_val_0_0_9_fu_1942_p3 = ((sel_tmp2_fu_1937_p2)? col_buf_0_val_0_0_3_fu_362: col_buf_0_val_0_0_2_fu_1929_p3);
assign col_buf_1_val_0_0_2_fu_1477_p3 = ((sel_tmp16_fu_1471_p2)? col_buf_1_val_0_0_5_fu_338: col_buf_1_val_0_0_3_fu_322);
assign col_buf_1_val_0_0_9_fu_1491_p3 = ((sel_tmp17_fu_1485_p2)? col_buf_1_val_0_0_6_fu_346: col_buf_1_val_0_0_2_fu_1477_p3);
assign col_buf_2_val_0_0_2_fu_1663_p3 = ((sel_tmp30_fu_1657_p2)? col_buf_2_val_0_0_5_fu_266: col_buf_2_val_0_0_3_fu_250);
assign col_buf_2_val_0_0_9_fu_1677_p3 = ((sel_tmp31_fu_1671_p2)? col_buf_2_val_0_0_6_fu_274: col_buf_2_val_0_0_2_fu_1663_p3);
assign cols_cast1_fu_908_p1 = p_src_cols_V_read;
assign grp_image_filter_borderInterpolate_fu_684_borderType = ap_const_lv5_4;
assign grp_image_filter_borderInterpolate_fu_684_len = p_src_rows_V_read;
assign grp_image_filter_borderInterpolate_fu_684_p = y_3_2_1_reg_3362;
assign grp_image_filter_borderInterpolate_fu_692_borderType = ap_const_lv5_4;
assign grp_image_filter_borderInterpolate_fu_692_len = p_src_rows_V_read;
assign grp_image_filter_borderInterpolate_fu_692_p = y_3_2_1_reg_3362;
assign grp_image_filter_borderInterpolate_fu_700_borderType = ap_const_lv5_4;
assign grp_image_filter_borderInterpolate_fu_700_len = p_src_rows_V_read;
assign grp_image_filter_borderInterpolate_fu_700_p = y_3_2_1_reg_3362;
assign grp_image_filter_borderInterpolate_fu_708_borderType = ap_const_lv5_4;
assign grp_image_filter_borderInterpolate_fu_708_len = p_src_cols_V_read;
assign grp_image_filter_borderInterpolate_fu_708_p = ImagLoc_x_reg_3386;
assign grp_image_filter_borderInterpolate_fu_716_borderType = ap_const_lv5_4;
assign grp_image_filter_borderInterpolate_fu_716_len = p_src_cols_V_read;
assign grp_image_filter_borderInterpolate_fu_716_p = ImagLoc_x_reg_3386;
assign grp_image_filter_borderInterpolate_fu_724_borderType = ap_const_lv5_4;
assign grp_image_filter_borderInterpolate_fu_724_len = p_src_cols_V_read;
assign grp_image_filter_borderInterpolate_fu_724_p = ImagLoc_x_reg_3386;
assign grp_image_filter_borderInterpolate_fu_732_borderType = ap_const_lv5_4;
assign grp_image_filter_borderInterpolate_fu_732_len = p_src_rows_V_read;
assign grp_image_filter_borderInterpolate_fu_732_p = ImagLoc_y_reg_3311;
assign grp_image_filter_borderInterpolate_fu_740_borderType = ap_const_lv5_4;
assign grp_image_filter_borderInterpolate_fu_740_len = p_src_rows_V_read;
assign grp_image_filter_borderInterpolate_fu_740_p = y_3_2_reg_3355;
assign grp_image_filter_borderInterpolate_fu_748_borderType = ap_const_lv5_4;
assign grp_image_filter_borderInterpolate_fu_748_len = p_src_rows_V_read;
assign grp_image_filter_borderInterpolate_fu_748_p = ImagLoc_y_reg_3311;
assign grp_image_filter_borderInterpolate_fu_756_borderType = ap_const_lv5_4;
assign grp_image_filter_borderInterpolate_fu_756_len = p_src_rows_V_read;
assign grp_image_filter_borderInterpolate_fu_756_p = y_3_2_reg_3355;
assign grp_image_filter_borderInterpolate_fu_764_borderType = ap_const_lv5_4;
assign grp_image_filter_borderInterpolate_fu_764_len = p_src_rows_V_read;
assign grp_image_filter_borderInterpolate_fu_764_p = ImagLoc_y_reg_3311;
assign grp_image_filter_borderInterpolate_fu_772_borderType = ap_const_lv5_4;
assign grp_image_filter_borderInterpolate_fu_772_len = p_src_rows_V_read;
assign grp_image_filter_borderInterpolate_fu_772_p = y_3_2_reg_3355;
assign heightloop_fu_948_p2 = (tmp_reg_2938 + ap_const_lv11_5);
assign i_V_fu_998_p2 = (p_012_0_i_reg_661 + ap_const_lv11_1);
assign icmp1_fu_1118_p2 = (tmp_33_fu_1108_p4 != ap_const_lv10_0? 1'b1: 1'b0);
assign icmp_fu_1026_p2 = ($signed(tmp_29_fu_1016_p4) > $signed(11'b00000000000)? 1'b1: 1'b0);
assign isneg_1_fu_2682_p3 = p_Val2_23_fu_2677_p2[ap_const_lv32_A];
assign isneg_2_fu_2733_p3 = p_Val2_s_fu_2728_p2[ap_const_lv32_A];
assign isneg_fu_2631_p3 = p_Val2_20_fu_2626_p2[ap_const_lv32_A];
assign j_V_fu_1102_p2 = (p_025_0_i_reg_672 + ap_const_lv11_1);
assign k_buf_0_val_0_address0 = tmp_17_fu_1303_p1;
assign k_buf_0_val_0_address1 = k_buf_0_val_0_addr_reg_3522;
assign k_buf_0_val_0_d1 = p_src_data_stream_0_V_dout;
assign k_buf_0_val_1_address0 = tmp_17_fu_1303_p1;
assign k_buf_0_val_1_address1 = k_buf_0_val_1_addr_reg_3528;
assign k_buf_0_val_1_d1 = k_buf_0_val_0_q0;
assign k_buf_0_val_2_address0 = tmp_17_fu_1303_p1;
assign k_buf_0_val_2_address1 = k_buf_0_val_2_addr_reg_3534;
assign k_buf_0_val_2_d1 = k_buf_0_val_1_q0;
assign k_buf_1_val_0_address0 = tmp_316_1_fu_1310_p1;
assign k_buf_1_val_0_address1 = tmp_358_1_fu_1532_p1;
assign k_buf_1_val_0_d1 = p_src_data_stream_1_V_dout;
assign k_buf_1_val_1_addr_1_gep_fu_570_p3 = tmp_358_1_fu_1532_p1;
assign k_buf_1_val_1_address0 = tmp_316_1_fu_1310_p1;
assign k_buf_1_val_1_d1 = k_buf_1_val_0_q0;
assign k_buf_1_val_2_address0 = tmp_316_1_fu_1310_p1;
assign k_buf_1_val_2_address1 = tmp_358_1_fu_1532_p1;
assign k_buf_1_val_2_d1 = k_buf_1_val_1_q0;
assign k_buf_2_val_0_address0 = tmp_316_2_fu_1316_p1;
assign k_buf_2_val_0_address1 = tmp_358_2_fu_1718_p1;
assign k_buf_2_val_0_d1 = p_src_data_stream_2_V_dout;
assign k_buf_2_val_1_addr_1_gep_fu_610_p3 = tmp_358_2_fu_1718_p1;
assign k_buf_2_val_1_address0 = tmp_316_2_fu_1316_p1;
assign k_buf_2_val_1_d1 = k_buf_2_val_0_q0;
assign k_buf_2_val_2_address0 = tmp_316_2_fu_1316_p1;
assign k_buf_2_val_2_address1 = tmp_358_2_fu_1718_p1;
assign k_buf_2_val_2_d1 = k_buf_2_val_1_q0;
assign locy_0_1_t_fu_1862_p2 = (tmp_32_reg_3348 - tmp_38_reg_3596);
assign locy_0_2_t_fu_1288_p2 = (tmp_32_reg_3348 - tmp_39_reg_3469);
assign locy_1_0_t_fu_1992_p2 = (tmp_14_reg_3328 - tmp_46_reg_3628);
assign locy_1_1_t_fu_2024_p2 = (tmp_14_reg_3328 - tmp_48_reg_3634);
assign locy_1_2_t_fu_1292_p2 = (tmp_14_reg_3328 - tmp_49_reg_3474);
assign locy_2_0_t_fu_2141_p2 = (tmp_14_reg_3328 - tmp_60_reg_3687);
assign locy_2_1_t_fu_2173_p2 = (tmp_14_reg_3328 - tmp_61_reg_3693);
assign locy_2_2_t_fu_1296_p2 = (tmp_14_reg_3328 - tmp_62_reg_3479);
assign locy_fu_1830_p2 = (tmp_31_reg_3342 - tmp_37_reg_3590);
assign not_i_i_i1_fu_2710_p2 = (tmp_25_fu_2694_p4 != ap_const_lv3_0? 1'b1: 1'b0);
assign not_i_i_i2_fu_2761_p2 = (tmp_26_fu_2745_p4 != ap_const_lv3_0? 1'b1: 1'b0);
assign not_i_i_i_fu_2659_p2 = (tmp_21_fu_2643_p4 != ap_const_lv3_0? 1'b1: 1'b0);
assign or_cond219_i_fu_1124_p2 = (tmp_12_reg_3306 & icmp1_fu_1118_p2);
assign or_cond6_2_fu_1037_p2 = (icmp_fu_1026_p2 & tmp_318_2_fu_1032_p2);
assign or_cond7_1_fu_1189_p2 = (tmp_321_1_fu_1178_p2 & tmp_323_1_fu_1184_p2);
assign or_cond7_2_fu_1228_p2 = (tmp_321_2_fu_1217_p2 & tmp_323_2_fu_1223_p2);
assign or_cond7_fu_1154_p2 = (tmp_18_fu_1143_p2 & tmp_19_fu_1149_p2);
assign overflow_3_fu_2791_p2 = (not_i_i_i1_reg_3853 & tmp_i_i1_reg_3847);
assign overflow_4_fu_2815_p2 = (not_i_i_i2_reg_3874 & tmp_i_i2_reg_3868);
assign overflow_fu_2767_p2 = (not_i_i_i_reg_3832 & tmp_i_i_reg_3826);
assign p_Val2_0_1_2_fu_2344_p3 = {{src_kernel_win_0_val_1_1_fu_258}, {ap_const_lv1_0}};
assign p_Val2_0_1_fu_2338_p2 = (ap_const_lv10_0 - p_shl_cast_fu_2334_p1);
assign p_Val2_0_2_fu_2360_p2 = (ap_const_lv9_0 - OP1_V_0_2_cast_fu_2356_p1);
assign p_Val2_1_1_2_fu_2440_p3 = {{src_kernel_win_1_val_1_1_fu_294}, {ap_const_lv1_0}};
assign p_Val2_1_1_fu_2434_p2 = (ap_const_lv10_0 - p_shl1_cast_fu_2430_p1);
assign p_Val2_1_2_fu_2456_p2 = (ap_const_lv9_0 - OP1_V_1_2_cast_fu_2452_p1);
assign p_Val2_20_fu_2626_p2 = ($signed(tmp6_reg_3781) + $signed(tmp5_fu_2620_p2));
assign p_Val2_21_fu_2639_p1 = p_Val2_20_fu_2626_p2[7:0];
assign p_Val2_23_fu_2677_p2 = ($signed(tmp11_reg_3796) + $signed(tmp10_fu_2671_p2));
assign p_Val2_24_fu_2690_p1 = p_Val2_23_fu_2677_p2[7:0];
assign p_Val2_26_fu_2741_p1 = p_Val2_s_fu_2728_p2[7:0];
assign p_Val2_2_1_2_fu_2536_p3 = {{src_kernel_win_2_val_1_1_fu_330}, {ap_const_lv1_0}};
assign p_Val2_2_1_fu_2530_p2 = (ap_const_lv10_0 - p_shl2_cast_fu_2526_p1);
assign p_Val2_2_2_fu_2552_p2 = (ap_const_lv9_0 - OP1_V_2_2_cast_fu_2548_p1);
assign p_Val2_7_0_0_2_cast_cast_fu_2322_p1 = $signed(p_Val2_7_0_0_2_fu_2316_p2);
assign p_Val2_7_0_0_2_fu_2316_p2 = (tmp_376_0_0_2_cast_fu_2312_p1 - OP1_V_0_0_cast_fu_2308_p1);
assign p_Val2_7_1_0_2_cast_cast_fu_2418_p1 = $signed(p_Val2_7_1_0_2_fu_2412_p2);
assign p_Val2_7_1_0_2_fu_2412_p2 = (tmp_376_1_0_2_cast_fu_2408_p1 - OP1_V_1_0_cast_fu_2404_p1);
assign p_Val2_7_2_0_2_cast_cast_fu_2514_p1 = $signed(p_Val2_7_2_0_2_fu_2508_p2);
assign p_Val2_7_2_0_2_fu_2508_p2 = (tmp_376_2_0_2_cast_fu_2504_p1 - OP1_V_2_0_cast_fu_2500_p1);
assign p_Val2_s_fu_2728_p2 = ($signed(tmp16_reg_3811) + $signed(tmp15_fu_2722_p2));
assign p_dst_data_stream_0_V_din = ((tmp_i_i_51_fu_2778_p2)? p_mux_i_i_cast_fu_2771_p3: p_Val2_21_reg_3821);
assign p_dst_data_stream_1_V_din = ((tmp_i_i1_58_fu_2802_p2)? p_mux_i_i39_cast_fu_2795_p3: p_Val2_24_reg_3842);
assign p_dst_data_stream_2_V_din = ((tmp_i_i2_65_fu_2826_p2)? p_mux_i_i48_cast_fu_2819_p3: p_Val2_26_reg_3863);
assign p_i_fu_1058_p3 = ((tmp_318_2_fu_1032_p2)? ap_const_lv11_2: ref_reg_3277);
assign p_mux_i_i39_cast_fu_2795_p3 = ((tmp_i_i1_reg_3847)? ap_const_lv8_FF: ap_const_lv8_0);
assign p_mux_i_i48_cast_fu_2819_p3 = ((tmp_i_i2_reg_3868)? ap_const_lv8_FF: ap_const_lv8_0);
assign p_mux_i_i_cast_fu_2771_p3 = ((tmp_i_i_reg_3826)? ap_const_lv8_FF: ap_const_lv8_0);
assign p_neg226_i_fu_967_p2 = (ap_const_lv12_3 - p_src_cols_V_read);
assign p_shl1_cast_fu_2430_p1 = p_shl1_fu_2422_p3;
assign p_shl1_fu_2422_p3 = {{src_kernel_win_1_val_1_2_fu_298}, {ap_const_lv1_0}};
assign p_shl2_cast_fu_2526_p1 = p_shl2_fu_2518_p3;
assign p_shl2_fu_2518_p3 = {{src_kernel_win_2_val_1_2_fu_334}, {ap_const_lv1_0}};
assign p_shl_cast_fu_2334_p1 = p_shl_fu_2326_p3;
assign p_shl_fu_2326_p3 = {{src_kernel_win_0_val_1_2_fu_262}, {ap_const_lv1_0}};
assign ref_cast_fu_981_p1 = ref_fu_976_p2;
assign ref_fu_976_p2 = ($signed(tmp_reg_2938) + $signed(ap_const_lv11_7FF));
assign right_border_buf_0_val_1_2_11_fu_1959_p3 = ((sel_tmp2_fu_1937_p2)? right_border_buf_0_val_1_2_1_fu_350: right_border_buf_0_val_1_2_fu_1951_p3);
assign right_border_buf_0_val_1_2_3_fu_1368_p3 = ((sel_tmp6_fu_1363_p2)? right_border_buf_0_val_1_2_7_fu_358: k_buf_0_val_1_q0);
assign right_border_buf_0_val_1_2_4_fu_1381_p3 = ((sel_tmp7_fu_1376_p2)? right_border_buf_0_val_1_2_7_fu_358: right_border_buf_0_val_1_2_3_fu_1368_p3);
assign right_border_buf_0_val_1_2_5_fu_1390_p3 = ((sel_tmp6_fu_1363_p2)? k_buf_0_val_1_q0: right_border_buf_0_val_1_2_2_fu_354);
assign right_border_buf_0_val_1_2_6_fu_1398_p3 = ((sel_tmp7_fu_1376_p2)? right_border_buf_0_val_1_2_2_fu_354: right_border_buf_0_val_1_2_5_fu_1390_p3);
assign right_border_buf_0_val_1_2_8_fu_1407_p3 = ((sel_tmp7_fu_1376_p2)? k_buf_0_val_1_q0: right_border_buf_0_val_1_2_1_fu_350);
assign right_border_buf_0_val_1_2_fu_1951_p3 = ((sel_tmp_fu_1924_p2)? right_border_buf_0_val_1_2_2_fu_354: right_border_buf_0_val_1_2_7_fu_358);
assign right_border_buf_1_val_1_2_1_56_fu_2097_p3 = ((tmp_51_reg_3640)? ap_const_lv8_0: right_border_buf_1_val_1_2_fu_2090_p3);
assign right_border_buf_1_val_1_2_4_fu_1554_p3 = ((sel_tmp22_fu_1549_p2)? right_border_buf_1_val_1_2_8_fu_382: k_buf_1_val_1_q0);
assign right_border_buf_1_val_1_2_5_fu_1567_p3 = ((sel_tmp23_fu_1562_p2)? right_border_buf_1_val_1_2_8_fu_382: right_border_buf_1_val_1_2_4_fu_1554_p3);
assign right_border_buf_1_val_1_2_6_fu_1576_p3 = ((sel_tmp22_fu_1549_p2)? k_buf_1_val_1_q0: right_border_buf_1_val_1_2_3_fu_378);
assign right_border_buf_1_val_1_2_7_fu_1584_p3 = ((sel_tmp23_fu_1562_p2)? right_border_buf_1_val_1_2_3_fu_378: right_border_buf_1_val_1_2_6_fu_1576_p3);
assign right_border_buf_1_val_1_2_9_fu_1593_p3 = ((sel_tmp23_fu_1562_p2)? k_buf_1_val_1_q0: right_border_buf_1_val_1_2_2_fu_374);
assign right_border_buf_1_val_1_2_fu_2090_p3 = ((sel_tmp21_reg_3662)? right_border_buf_1_val_1_2_3_fu_378: right_border_buf_1_val_1_2_8_fu_382);
assign right_border_buf_2_val_1_2_1_63_fu_2246_p3 = ((tmp_64_reg_3699)? ap_const_lv8_0: right_border_buf_2_val_1_2_fu_2239_p3);
assign right_border_buf_2_val_1_2_5_fu_1740_p3 = ((sel_tmp36_fu_1735_p2)? k_buf_2_val_1_q0: right_border_buf_2_val_1_2_4_fu_310);
assign right_border_buf_2_val_1_2_6_fu_1754_p3 = ((sel_tmp37_fu_1749_p2)? k_buf_2_val_1_q0: right_border_buf_2_val_1_2_3_fu_302);
assign right_border_buf_2_val_1_2_7_fu_1762_p3 = ((sel_tmp36_fu_1735_p2)? right_border_buf_2_val_1_2_3_fu_302: right_border_buf_2_val_1_2_6_fu_1754_p3);
assign right_border_buf_2_val_1_2_8_fu_1771_p3 = ((sel_tmp37_fu_1749_p2)? right_border_buf_2_val_1_2_2_fu_286: k_buf_2_val_1_q0);
assign right_border_buf_2_val_1_2_9_fu_1779_p3 = ((sel_tmp36_fu_1735_p2)? right_border_buf_2_val_1_2_2_fu_286: right_border_buf_2_val_1_2_8_fu_1771_p3);
assign right_border_buf_2_val_1_2_fu_2239_p3 = ((sel_tmp35_reg_3721)? right_border_buf_2_val_1_2_3_fu_302: right_border_buf_2_val_1_2_2_fu_286);
assign sel_tmp10_fu_1999_p2 = (tmp_14_reg_3328 == tmp_46_reg_3628? 1'b1: 1'b0);
assign sel_tmp11_fu_2003_p3 = ((sel_tmp10_fu_1999_p2)? col_buf_1_val_0_0_fu_234: src_kernel_win_1_val_2_0_reg_3621);
assign sel_tmp12_fu_2010_p2 = (locy_1_0_t_fu_1992_p2 == ap_const_lv2_1? 1'b1: 1'b0);
assign sel_tmp13_fu_2031_p2 = (tmp_14_reg_3328 == tmp_48_reg_3634? 1'b1: 1'b0);
assign sel_tmp14_fu_2035_p3 = ((sel_tmp13_fu_2031_p2)? col_buf_1_val_0_0_fu_234: src_kernel_win_1_val_2_0_reg_3621);
assign sel_tmp15_fu_2042_p2 = (locy_1_1_t_fu_2024_p2 == ap_const_lv2_1? 1'b1: 1'b0);
assign sel_tmp16_fu_1471_p2 = (col_assign_17_1_t1_fu_1466_p2 == ap_const_lv2_1? 1'b1: 1'b0);
assign sel_tmp17_fu_1485_p2 = (col_assign_17_1_t1_fu_1466_p2 == ap_const_lv2_0? 1'b1: 1'b0);
assign sel_tmp18_fu_2077_p3 = ((tmp_51_reg_3640)? ap_const_lv8_0: col_buf_1_val_0_0_9_reg_3650);
assign sel_tmp19_fu_1499_p2 = (tmp_51_fu_1456_p3 ^ ap_const_lv1_1);
assign sel_tmp1_fu_1848_p2 = (locy_fu_1830_p2 == ap_const_lv2_1? 1'b1: 1'b0);
assign sel_tmp20_fu_1505_p2 = (sel_tmp17_fu_1485_p2 & sel_tmp19_fu_1499_p2);
assign sel_tmp21_fu_1511_p2 = (sel_tmp16_fu_1471_p2 & sel_tmp19_fu_1499_p2);
assign sel_tmp22_fu_1549_p2 = (ap_reg_ppstg_tmp_54_reg_3457_pp0_it5 == ap_const_lv2_1? 1'b1: 1'b0);
assign sel_tmp23_fu_1562_p2 = (ap_reg_ppstg_tmp_54_reg_3457_pp0_it5 == ap_const_lv2_0? 1'b1: 1'b0);
assign sel_tmp24_fu_2148_p2 = (tmp_14_reg_3328 == tmp_60_reg_3687? 1'b1: 1'b0);
assign sel_tmp25_fu_2152_p3 = ((sel_tmp24_fu_2148_p2)? col_buf_2_val_0_0_fu_238: src_kernel_win_2_val_2_0_reg_3680);
assign sel_tmp26_fu_2159_p2 = (locy_2_0_t_fu_2141_p2 == ap_const_lv2_1? 1'b1: 1'b0);
assign sel_tmp27_fu_2180_p2 = (tmp_14_reg_3328 == tmp_61_reg_3693? 1'b1: 1'b0);
assign sel_tmp28_fu_2184_p3 = ((sel_tmp27_fu_2180_p2)? col_buf_2_val_0_0_fu_238: src_kernel_win_2_val_2_0_reg_3680);
assign sel_tmp29_fu_2191_p2 = (locy_2_1_t_fu_2173_p2 == ap_const_lv2_1? 1'b1: 1'b0);
assign sel_tmp2_fu_1937_p2 = (col_assign_s_reg_3602 == ap_const_lv2_0? 1'b1: 1'b0);
assign sel_tmp30_fu_1657_p2 = (col_assign_17_2_t1_fu_1652_p2 == ap_const_lv2_1? 1'b1: 1'b0);
assign sel_tmp31_fu_1671_p2 = (col_assign_17_2_t1_fu_1652_p2 == ap_const_lv2_0? 1'b1: 1'b0);
assign sel_tmp32_fu_2226_p3 = ((tmp_64_reg_3699)? ap_const_lv8_0: col_buf_2_val_0_0_9_reg_3709);
assign sel_tmp33_fu_1685_p2 = (tmp_64_fu_1642_p3 ^ ap_const_lv1_1);
assign sel_tmp34_fu_1691_p2 = (sel_tmp31_fu_1671_p2 & sel_tmp33_fu_1685_p2);
assign sel_tmp35_fu_1697_p2 = (sel_tmp30_fu_1657_p2 & sel_tmp33_fu_1685_p2);
assign sel_tmp36_fu_1735_p2 = (ap_reg_ppstg_tmp_66_reg_3463_pp0_it5 == ap_const_lv2_0? 1'b1: 1'b0);
assign sel_tmp37_fu_1749_p2 = (ap_reg_ppstg_tmp_66_reg_3463_pp0_it5 == ap_const_lv2_1? 1'b1: 1'b0);
assign sel_tmp3_fu_1869_p2 = (tmp_32_reg_3348 == tmp_38_reg_3596? 1'b1: 1'b0);
assign sel_tmp4_fu_1873_p3 = ((sel_tmp3_fu_1869_p2)? col_buf_0_val_0_0_fu_230: src_kernel_win_0_val_2_0_reg_3583);
assign sel_tmp5_fu_1880_p2 = (locy_0_1_t_fu_1862_p2 == ap_const_lv2_1? 1'b1: 1'b0);
assign sel_tmp6_fu_1363_p2 = (ap_reg_ppstg_col_assign_reg_3411_pp0_it5 == ap_const_lv2_1? 1'b1: 1'b0);
assign sel_tmp7_fu_1376_p2 = (ap_reg_ppstg_col_assign_reg_3411_pp0_it5 == ap_const_lv2_0? 1'b1: 1'b0);
assign sel_tmp8_fu_1837_p2 = (tmp_31_reg_3342 == tmp_37_reg_3590? 1'b1: 1'b0);
assign sel_tmp9_fu_1841_p3 = ((sel_tmp8_fu_1837_p2)? col_buf_0_val_0_0_fu_230: src_kernel_win_0_val_2_0_reg_3583);
assign sel_tmp_fu_1924_p2 = (col_assign_s_reg_3602 == ap_const_lv2_1? 1'b1: 1'b0);
assign src_kernel_win_0_val_0_1_3_fu_1854_p3 = ((sel_tmp1_fu_1848_p2)? right_border_buf_0_val_1_0_reg_3575: sel_tmp9_fu_1841_p3);
assign src_kernel_win_0_val_1_1_3_fu_1886_p3 = ((sel_tmp5_fu_1880_p2)? right_border_buf_0_val_1_0_reg_3575: sel_tmp4_fu_1873_p3);
assign src_kernel_win_1_val_0_1_3_fu_2016_p3 = ((sel_tmp12_fu_2010_p2)? right_border_buf_1_val_1_0_reg_3613: sel_tmp11_fu_2003_p3);
assign src_kernel_win_1_val_0_1_4_fu_2083_p3 = ((sel_tmp20_reg_3656)? col_buf_1_val_0_0_9_reg_3650: sel_tmp18_fu_2077_p3);
assign src_kernel_win_1_val_1_1_3_fu_2048_p3 = ((sel_tmp15_fu_2042_p2)? right_border_buf_1_val_1_0_reg_3613: sel_tmp14_fu_2035_p3);
assign src_kernel_win_1_val_1_1_4_fu_2104_p3 = ((sel_tmp20_reg_3656)? right_border_buf_1_val_1_2_2_fu_374: right_border_buf_1_val_1_2_1_56_fu_2097_p3);
assign src_kernel_win_2_val_0_1_3_fu_2165_p3 = ((sel_tmp26_fu_2159_p2)? right_border_buf_2_val_1_0_reg_3672: sel_tmp25_fu_2152_p3);
assign src_kernel_win_2_val_0_1_4_fu_2232_p3 = ((sel_tmp34_reg_3715)? col_buf_2_val_0_0_9_reg_3709: sel_tmp32_fu_2226_p3);
assign src_kernel_win_2_val_1_1_3_fu_2197_p3 = ((sel_tmp29_fu_2191_p2)? right_border_buf_2_val_1_0_reg_3672: sel_tmp28_fu_2184_p3);
assign src_kernel_win_2_val_1_1_4_fu_2253_p3 = ((sel_tmp34_reg_3715)? right_border_buf_2_val_1_2_4_fu_310: right_border_buf_2_val_1_2_1_63_fu_2246_p3);
assign tmp10_fu_2671_p2 = ($signed(tmp_376_1_1_cast_fu_2665_p1) + $signed(tmp_376_1_2_cast_fu_2668_p1));
assign tmp11_fu_2476_p2 = ($signed(tmp12_cast_fu_2472_p1) + $signed(tmp_376_1_1_cast_57_fu_2448_p1));
assign tmp12_cast_fu_2472_p1 = tmp12_fu_2466_p2;
assign tmp12_fu_2466_p2 = ($signed(p_Val2_7_1_0_2_cast_cast_fu_2418_p1) + $signed(tmp_376_1_2_2_cast_cast_fu_2462_p1));
assign tmp15_fu_2722_p2 = ($signed(tmp_376_2_1_cast_fu_2716_p1) + $signed(tmp_376_2_2_cast_fu_2719_p1));
assign tmp16_fu_2572_p2 = ($signed(tmp17_cast_fu_2568_p1) + $signed(tmp_376_2_1_cast_64_fu_2544_p1));
assign tmp17_cast_fu_2568_p1 = tmp17_fu_2562_p2;
assign tmp17_fu_2562_p2 = ($signed(p_Val2_7_2_0_2_cast_cast_fu_2514_p1) + $signed(tmp_376_2_2_2_cast_cast_fu_2558_p1));
assign tmp5_fu_2620_p2 = ($signed(tmp_376_0_1_cast_fu_2614_p1) + $signed(tmp_376_0_2_cast_fu_2617_p1));
assign tmp6_fu_2380_p2 = ($signed(tmp7_cast_fu_2376_p1) + $signed(tmp_376_0_1_cast_50_fu_2352_p1));
assign tmp7_cast_fu_2376_p1 = tmp7_fu_2370_p2;
assign tmp7_fu_2370_p2 = ($signed(p_Val2_7_0_0_2_cast_cast_fu_2322_p1) + $signed(tmp_376_0_2_2_cast_cast_fu_2366_p1));
assign tmp_10_fu_993_p2 = (p_012_0_i_reg_661 < heightloop_reg_3244? 1'b1: 1'b0);
assign tmp_12_fu_1004_p2 = (p_012_0_i_reg_661 > ap_const_lv11_4? 1'b1: 1'b0);
assign tmp_13_fu_1073_p2 = ($signed(ImagLoc_y_reg_3311) < $signed(12'b111111111111)? 1'b1: 1'b0);
assign tmp_14_fu_1051_p3 = ((tmp_318_2_fu_1032_p2)? ap_const_lv2_2: tmp_24_reg_3287);
assign tmp_15_fu_1097_p2 = (p_025_0_i_reg_672 < widthloop_reg_3249? 1'b1: 1'b0);
assign tmp_17_fu_1303_p1 = $unsigned(x_ext_fu_1300_p1);
assign tmp_18_fu_1143_p2 = (p_025_0_i_reg_672 != ap_const_lv11_0? 1'b1: 1'b0);
assign tmp_19_fu_1149_p2 = ($signed(ImagLoc_x_cast_fu_1139_p1) < $signed(cols_cast1_reg_2950)? 1'b1: 1'b0);
assign tmp_1_fu_912_p2 = (tmp_s_reg_628 + ap_const_lv2_1);
assign tmp_20_fu_1168_p2 = ($signed(ImagLoc_x_fu_1129_p2) < $signed(tmp_47_cast_reg_3254)? 1'b1: 1'b0);
assign tmp_21_fu_2643_p4 = {{p_Val2_20_fu_2626_p2[ap_const_lv32_A : ap_const_lv32_8]}};
assign tmp_22_fu_904_p1 = p_src_cols_V_read[10:0];
assign tmp_23_fu_972_p1 = p_neg226_i_fu_967_p2[1:0];
assign tmp_24_fu_985_p1 = ref_fu_976_p2[1:0];
assign tmp_25_fu_2694_p4 = {{p_Val2_23_fu_2677_p2[ap_const_lv32_A : ap_const_lv32_8]}};
assign tmp_26_fu_2745_p4 = {{p_Val2_s_fu_2728_p2[ap_const_lv32_A : ap_const_lv32_8]}};
assign tmp_29_fu_1016_p4 = {{ImagLoc_y_fu_1010_p2[ap_const_lv32_B : ap_const_lv32_1]}};
assign tmp_2_fu_918_p2 = (tmp_s_reg_628 == ap_const_lv2_2? 1'b1: 1'b0);
assign tmp_316_1_fu_1310_p1 = $signed(x_1_reg_3498);
assign tmp_316_2_fu_1316_p1 = $signed(x_2_reg_3510);
assign tmp_318_2_fu_1032_p2 = ($signed(ImagLoc_y_fu_1010_p2) < $signed(ref_cast_reg_3282)? 1'b1: 1'b0);
assign tmp_31_fu_1065_p1 = p_i_fu_1058_p3[1:0];
assign tmp_321_1_fu_1178_p2 = (p_025_0_i_reg_672 != ap_const_lv11_0? 1'b1: 1'b0);
assign tmp_321_2_fu_1217_p2 = (p_025_0_i_reg_672 != ap_const_lv11_0? 1'b1: 1'b0);
assign tmp_323_1_fu_1184_p2 = ($signed(ImagLoc_x_cast_fu_1139_p1) < $signed(cols_cast1_reg_2950)? 1'b1: 1'b0);
assign tmp_323_2_fu_1223_p2 = ($signed(ImagLoc_x_cast_fu_1139_p1) < $signed(cols_cast1_reg_2950)? 1'b1: 1'b0);
assign tmp_326_1_fu_1203_p2 = ($signed(ImagLoc_x_fu_1129_p2) < $signed(tmp_47_cast_reg_3254)? 1'b1: 1'b0);
assign tmp_326_2_fu_1242_p2 = ($signed(ImagLoc_x_fu_1129_p2) < $signed(tmp_47_cast_reg_3254)? 1'b1: 1'b0);
assign tmp_32_fu_1069_p1 = p_i_fu_1058_p3[1:0];
assign tmp_33_fu_1108_p4 = {{p_025_0_i_reg_672[ap_const_lv32_A : ap_const_lv32_1]}};
assign tmp_34_fu_1135_p1 = ImagLoc_x_fu_1129_p2[1:0];
assign tmp_358_1_fu_1532_p1 = $unsigned(x_1_ext_fu_1431_p1);
assign tmp_358_2_fu_1718_p1 = $unsigned(x_2_ext_fu_1617_p1);
assign tmp_35_fu_1284_p1 = grp_image_filter_borderInterpolate_fu_708_ap_return[1:0];
assign tmp_376_0_0_2_cast_fu_2312_p1 = src_kernel_win_0_val_2_1_fu_254;
assign tmp_376_0_1_cast_50_fu_2352_p1 = p_Val2_0_1_2_fu_2344_p3;
assign tmp_376_0_1_cast_fu_2614_p1 = $signed(p_Val2_0_1_reg_3771);
assign tmp_376_0_2_2_cast_cast_fu_2366_p1 = src_kernel_win_0_val_0_1_fu_242;
assign tmp_376_0_2_cast_fu_2617_p1 = $signed(p_Val2_0_2_reg_3776);
assign tmp_376_1_0_2_cast_fu_2408_p1 = src_kernel_win_1_val_2_1_fu_290;
assign tmp_376_1_1_cast_57_fu_2448_p1 = p_Val2_1_1_2_fu_2440_p3;
assign tmp_376_1_1_cast_fu_2665_p1 = $signed(p_Val2_1_1_reg_3786);
assign tmp_376_1_2_2_cast_cast_fu_2462_p1 = src_kernel_win_1_val_0_1_fu_278;
assign tmp_376_1_2_cast_fu_2668_p1 = $signed(p_Val2_1_2_reg_3791);
assign tmp_376_2_0_2_cast_fu_2504_p1 = src_kernel_win_2_val_2_1_fu_326;
assign tmp_376_2_1_cast_64_fu_2544_p1 = p_Val2_2_1_2_fu_2536_p3;
assign tmp_376_2_1_cast_fu_2716_p1 = $signed(p_Val2_2_1_reg_3801);
assign tmp_376_2_2_2_cast_cast_fu_2558_p1 = src_kernel_win_2_val_0_1_fu_314;
assign tmp_376_2_2_cast_fu_2719_p1 = $signed(p_Val2_2_2_reg_3806);
assign tmp_37_fu_1327_p1 = grp_image_filter_borderInterpolate_fu_732_ap_return[1:0];
assign tmp_38_fu_1331_p1 = grp_image_filter_borderInterpolate_fu_740_ap_return[1:0];
assign tmp_39_fu_1272_p1 = grp_image_filter_borderInterpolate_fu_684_ap_return[1:0];
assign tmp_46_fu_1439_p1 = grp_image_filter_borderInterpolate_fu_748_ap_return[1:0];
assign tmp_47_cast_fu_963_p1 = tmp_9_fu_958_p2;
assign tmp_48_fu_1443_p1 = grp_image_filter_borderInterpolate_fu_756_ap_return[1:0];
assign tmp_49_fu_1276_p1 = grp_image_filter_borderInterpolate_fu_692_ap_return[1:0];
assign tmp_4_fu_924_p2 = (tmp_3_reg_639 + ap_const_lv2_1);
assign tmp_50_fu_1213_p1 = col_assign_1_fu_1208_p2[1:0];
assign tmp_51_fu_1456_p3 = ap_reg_ppstg_x_1_reg_3498_pp0_it5[ap_const_lv32_E];
assign tmp_52_fu_1463_p1 = ap_reg_ppstg_x_1_reg_3498_pp0_it5[1:0];
assign tmp_54_fu_1260_p1 = col_assign_18_1_fu_1256_p2[1:0];
assign tmp_5_fu_930_p2 = (tmp_3_reg_639 == ap_const_lv2_2? 1'b1: 1'b0);
assign tmp_60_fu_1625_p1 = grp_image_filter_borderInterpolate_fu_764_ap_return[1:0];
assign tmp_61_fu_1629_p1 = grp_image_filter_borderInterpolate_fu_772_ap_return[1:0];
assign tmp_62_fu_1280_p1 = grp_image_filter_borderInterpolate_fu_700_ap_return[1:0];
assign tmp_63_fu_1252_p1 = col_assign_2_fu_1247_p2[1:0];
assign tmp_64_fu_1642_p3 = ap_reg_ppstg_x_2_reg_3510_pp0_it5[ap_const_lv32_E];
assign tmp_65_fu_1649_p1 = ap_reg_ppstg_x_2_reg_3510_pp0_it5[1:0];
assign tmp_66_fu_1268_p1 = col_assign_18_2_fu_1264_p2[1:0];
assign tmp_74_cast_cast_fu_989_p1 = p_012_0_i_reg_661;
assign tmp_77_cast_fu_1093_p1 = p_025_0_i_reg_672;
assign tmp_7_fu_936_p2 = (tmp_6_reg_650 + ap_const_lv2_1);
assign tmp_8_fu_942_p2 = (tmp_6_reg_650 == ap_const_lv2_2? 1'b1: 1'b0);
assign tmp_9_fu_958_p2 = ($signed(tmp_22_reg_2944) + $signed(ap_const_lv11_7FD));
assign tmp_fu_900_p1 = p_src_rows_V_read[10:0];
assign tmp_i_i1_58_fu_2802_p2 = (isneg_1_reg_3837 | overflow_3_fu_2791_p2);
assign tmp_i_i1_fu_2704_p2 = (isneg_1_fu_2682_p3 ^ ap_const_lv1_1);
assign tmp_i_i2_65_fu_2826_p2 = (isneg_2_reg_3858 | overflow_4_fu_2815_p2);
assign tmp_i_i2_fu_2755_p2 = (isneg_2_fu_2733_p3 ^ ap_const_lv1_1);
assign tmp_i_i_51_fu_2778_p2 = (isneg_reg_3816 | overflow_fu_2767_p2);
assign tmp_i_i_fu_2653_p2 = (isneg_fu_2631_p3 ^ ap_const_lv1_1);
assign widthloop_fu_953_p2 = (tmp_22_reg_2944 + ap_const_lv11_2);
assign x_1_ext_fu_1431_p1 = $signed(ap_reg_ppstg_x_1_reg_3498_pp0_it5);
assign x_2_ext_fu_1617_p1 = $signed(ap_reg_ppstg_x_2_reg_3510_pp0_it5);
assign x_ext_fu_1300_p1 = $signed(x_reg_3484);
assign y_3_2_1_fu_1083_p2 = ($signed(tmp_74_cast_cast_reg_3292) + $signed(ap_const_lv12_FFA));
assign y_3_2_fu_1078_p2 = ($signed(tmp_74_cast_cast_reg_3292) + $signed(ap_const_lv12_FFB));
always @ (posedge ap_clk)
begin
    cols_cast1_reg_2950[12] <= 1'b0;
    tmp_47_cast_reg_3254[11] <= 1'b0;
    ref_cast_reg_3282[11] <= 1'b0;
    tmp_74_cast_cast_reg_3292[11] <= 1'b0;
    p_Val2_0_1_reg_3771[0] <= 1'b0;
    p_Val2_1_1_reg_3786[0] <= 1'b0;
    p_Val2_2_1_reg_3801[0] <= 1'b0;
end



endmodule //image_filter_Filter2D

