Info: Generated by version: 21.4 build 67
Info: Starting: Create simulation model
Info: qsys-generate C:\Users\alvas\Documents\Work_ASD\Projects\Learning\Ethernet\sfp_test\ip\system_design\clock_50_out.ip --simulation=VERILOG --allow-mixed-language-simulation --simulator=MODELSIM --output-directory=C:\Users\alvas\Documents\Work_ASD\Projects\Learning\Ethernet\sfp_test\ip\system_design\clock_50_out --family="Cyclone 10 GX" --part=10CX220YF780E5G
Info: clock_50_out: "Transforming system: clock_50_out"
Info: clock_50_out: "Naming system components in system: clock_50_out"
Info: clock_50_out: "Processing generation queue"
Info: clock_50_out: "Generating: clock_50_out"
Info: clock_50_out: Done "clock_50_out" with 1 modules, 1 files
Info: Generating the following file(s) for MODELSIM simulator in C:/Users/alvas/Documents/Work_ASD/Projects/Learning/Ethernet/sfp_test/ip/system_design/clock_50_out/sim/ directory:
Info: 	common/modelsim_files.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under C:/Users/alvas/Documents/Work_ASD/Projects/Learning/Ethernet/sfp_test/ip/system_design/clock_50_out/sim/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: qsys-generate succeeded.
Info: Finished: Create simulation model
Info: Starting: Create simulation script
Info: sim-script-gen --system-file=C:\Users\alvas\Documents\Work_ASD\Projects\Learning\Ethernet\sfp_test\ip\system_design\clock_50_out.ip --simulator=MODELSIM --output-directory=C:/Users/alvas/Documents/Work_ASD/Projects/Learning/Ethernet/sfp_test/ip/system_design/clock_50_out/sim/ --use-relative-paths=true
Info: Generating the following file(s) for MODELSIM simulator in C:/Users/alvas/Documents/Work_ASD/Projects/Learning/Ethernet/sfp_test/ip/system_design/clock_50_out/sim/ directory:
Info: 	mentor/msim_setup.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under C:/Users/alvas/Documents/Work_ASD/Projects/Learning/Ethernet/sfp_test/ip/system_design/clock_50_out/sim/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: Finished: Create simulation script
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\alvas\Documents\Work_ASD\Projects\Learning\Ethernet\sfp_test\ip\system_design\clock_50_out.ip --synthesis=VERILOG --output-directory=C:\Users\alvas\Documents\Work_ASD\Projects\Learning\Ethernet\sfp_test\ip\system_design\clock_50_out --family="Cyclone 10 GX" --part=10CX220YF780E5G
Info: clock_50_out: "Transforming system: clock_50_out"
Info: clock_50_out: "Naming system components in system: clock_50_out"
Info: clock_50_out: "Processing generation queue"
Info: clock_50_out: "Generating: clock_50_out"
Info: clock_50_out: Done "clock_50_out" with 1 modules, 1 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
