// Seed: 3895906643
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  id_6(
      1
  );
  assign id_6 = 1;
  wire id_7;
  wire id_8;
  assign id_6 = 1;
  wire id_9;
endmodule
module module_1 (
    output logic id_0,
    input  logic id_1,
    input  wire  id_2,
    output wand  id_3
);
  wire id_5;
  tri0 id_6 = 1'd0;
  module_0 modCall_1 (
      id_5,
      id_6,
      id_6,
      id_6,
      id_6
  );
  assign modCall_1.id_6 = 0;
  id_7(
      .id_0(id_1)
  );
  always @(posedge 1) id_0 <= id_1;
endmodule
