# Professional-Grade GPIO IP

Highly configurable General Purpose Input/Output (GPIO) controller with support for multiple bus interfaces and professional-grade hardware features. Implemented in both **SystemVerilog** and **VHDL-2008**.

## Features
- **Scalable**: Configurable bit width (1 to 32 bits).
- **Multi-Bus Interface**: Native support for **AXI4-Lite**, **APB4**, and **Wishbone B4**.
- **Professional Library Architecture**: Uses shared, verified RTL adapters from `IP/common/lib/rtl`.
- **Hardware Logic**:
    - **Advanced Interrupts**: Level and Edge (Rising/Falling/Both) detection.
    - **Debouncing**: Independent per-bit glitched signal suppression.
    - **PWM**: High-resolution duty cycle control per bit with prescaler.
    - **Atomic Ops**: `SET`, `CLR`, and `TGL` registers for race-free updates.
    - **Signal Inversion**: Bitwise input and output inversion.
    - **Soft Pulls**: Software-enabled Pull-Up/Pull-Down resistors.
    - **Open-Drain**: Per-bit Open-Drain control.
    - **Write Masking**: Per-bit protection for data writes.

## Architecture & Data Flow

The IP follows a strictly layered approach to maximize reuse and maintain platform independence. All bus interactions are abstracted through **Common RTL Adapters**, ensuring consistent behavior across different host interfaces.

### System Overview
```mermaid
graph LR
    subgraph "Host System"
        A[External Bus Master]
    end
    
    subgraph "GPIO IP Core"
        direction TB
        B["Shared Bus Adapter (Common Library)"]
        C["Register Logic (gpio_regs)"]
        D["IO Wrapper (gpio_wrapper)"]
        E["Bit Logic (gpio_bit x N)"]
    end
    
    subgraph "External World"
        F[FPGA/ASIC IO Pins]
    end
    
    A <--> B
    B <--> C
    C <--> D
    D <--> E
    E <--> F
```

### Per-Bit Signal Conditioning
```mermaid
graph TD
    subgraph "Output Path"
        O_DATA[DATA_O Register] --> O_MASK[Write Masking]
        O_MASK --> O_ATOM[Atomic SET/CLR/TGL]
        O_ATOM --> O_INV[Output Inversion]
        O_INV --> O_BUF[Tri-state Buffer]
    end

    subgraph "Input Path"
        I_PIN[IO Pin] --> I_SYNC[Synchronization]
        I_SYNC --> I_DEB[Debouncing]
        I_DEB --> I_INV[Input Inversion]
        I_INV --> I_DATA[DATA_I Register]
    end

    I_DEB --> INT[Interrupt Logic]
    INT --> STS[Interrupt Status/Mask]
    STS --> INTR[intr Output]
```

## Register Map

| Offset | Name         | Access | Description                                     |
|--------|--------------|--------|-------------------------------------------------|
| 0x00   | DATA_I       | RO     | Input data from pins (synchronized/debounced)   |
| 0x04   | DATA_O       | RW     | Output data to pins                             |
| 0x08   | DIR          | RW     | Direction control (0=Input, 1=Output)           |
| 0x0C   | INT_EN       | RW     | Interrupt Enable (1=Enabled)                    |
| 0x10   | INT_TYPE     | RW     | Interrupt Type (0=Level, 1=Edge)                |
| 0x14   | INT_POL      | RW     | Interrupt Polarity (0=Low/Falling, 1=High/Rising)|
| 0x18   | INT_ANY      | RW     | Dual Edge Enable (1=Trigger on both edges)      |
| 0x1C   | INT_STS      | R/W1C  | Interrupt Status. Write 1 to clear edge status. |
| 0x20   | SET_O        | WO     | Atomic Set DATA_O (Write 1 to set bit)          |
| 0x24   | CLR_O        | WO     | Atomic Clear DATA_O (Write 1 to clear bit)      |
| 0x28   | TGL_O        | WO     | Atomic Toggle DATA_O (Write 1 to toggle bit)    |
| 0x2C   | DEB_TH       | RW     | Debounce Threshold (Stability cycles required)  |
| 0x30   | DEB_EN       | RW     | Debounce Enable mask                            |
| 0x34   | INV_IN       | RW     | Input Inversion Mask                            |
| 0x38   | INV_OUT      | RW     | Output Inversion Mask                           |
| 0x3C   | OD_EN        | RW     | Open-Drain Enable Mask                          |
| 0x40   | WR_MASK      | RW     | Write Mask for DATA_O (1=Protected)             |
| 0x44   | PU_EN        | RW     | Pull-up Enable Mask                             |
| 0x48   | PD_EN        | RW     | Pull-down Enable Mask                           |
| 0x4C   | PWM_EN       | RW     | PWM Enable Mask                                 |
| 0x50   | PWM_CFG      | RW     | PWM Configuration                               |
| 0x54+n | PWM_DUTY_n   | RW     | PWM Duty Cycle for bit 'n'                      |

### Register Bit Definitions

#### Standard GPIO Registers (Offsets 0x00 - 0x4C)
For the following registers, each bit `n` maps directly to GPIO pin `n`.
- **DATA_I**: Read current pin state.
- **DATA_O**: Write output value.
- **DIR**: 0 = Input, 1 = Output.
- **INT_EN**: 1 = Interrupt Enabled.
- **INT_TYPE**: 0 = Level-sensitive, 1 = Edge-sensitive.
- **INT_POL**:
    - Level: 0 = Low, 1 = High.
    - Edge: 0 = Falling, 1 = Rising.
- **INT_ANY**: 1 = Trigger on both Rising and Falling edges (overrides INT_POL).
- **INT_STS**: 1 = Interrupt Pending. Write 1 to Clear (for edge interrupts).
- **SET_O / CLR_O / TGL_O**: Write 1 to Set/Clear/Toggle corresponding bit in DATA_O.
- **DEB_EN**: 1 = Enable Debouncing filter.
- **INV_IN**: 1 = Invert Input Read Data.
- **INV_OUT**: 1 = Invert Output Drive.
- **OD_EN**: 1 = Open-Drain Mode (Drive Low only, float High).
- **WR_MASK**: 1 = Prevent writes to DATA_O bit.
- **PU_EN / PD_EN**: 1 = Enable internal Pull-Up / Pull-Down.
- **PWM_EN**: 1 = Enable PWM generator for this pin.

#### DEB_TH (Debounce Threshold) - 0x2C
| Bit | Name | Description |
|---|---|---|
| 31:0 | `TH_VAL` | Number of stable clock cycles required before an input transition is accepted. |

#### PWM_CFG (PWM Configuration) - 0x50
| Bit | Name | Description |
|---|---|---|
| 15:0 | `PRESCALER` | Global PWM Prescaler. PWM Clock = System Clock / (PRESCALER + 1). |
| 31:16 | `PERIOD` | Global PWM Period. Frequency = PWM Clock / (`PERIOD` + 1). |

#### PWM_DUTY_n (PWM Duty Cycle) - 0x54 + (n * 4)
| Bit | Name | Description |
|---|---|---|
| 15:0 | `DUTY` | Active High time for channel `n`. Output is High when internal counter < `DUTY`. |
| 31:16 | - | Reserved |

## Verification & Tooling

The IP includes a comprehensive multi-tool verification suite leveraging shared libraries for consistency.

### 1. Regression Suite
Automatically runs all 30 simulation jobs across multiple configurations and summarizes the results.
```bash
python3 IP/interface/GPIO/tools/run_regression.py
```
*Full report: [gpio_regression_results.md](gpio_regression_results.md)*

### 2. Standardized Cocotb Verification
Uses the **Gemini Cocotb Utility Library** (`IP/common/lib/verif/cocotb`) for robust bus driving.
```bash
cd IP/interface/GPIO/verif/cocotb
make BUS_TYPE=AXI SIM=verilator
# Options: BUS_TYPE=[AXI|APB|WB] SIM=[verilator|ghdl]
```

### 3. UVM Verification (Xilinx)
Uses modular UVM environment with **Shared UVM Agents** for AXI, APB, and Wishbone.
```bash
IP/interface/GPIO/verif/uvm/run_uvm.sh [apb|axi|wb] [test_name]
```

### 4. Formal Verification (SymbiYosys)
Formal proofs verify register access protocols and property consistency.
```bash
IP/interface/GPIO/verif/formal/run_formal.sh
```

### 5. Static Analysis (Linting)
Verilator and GHDL-based linting ensuring high code quality.
```bash
IP/interface/GPIO/tools/run_lint.sh
```

### 6. Code Coverage Results
Generated using Xilinx `xcrg` during native directed tests.

| Metric | Coverage |
| :--- | :--- |
| **Statement** | 96.6% |
| **Branch** | 61.5% |
| **Condition** | 17.6% |
| **Toggle** | 34.4% |

*Note: Branch/Condition coverage gaps primarily represent unreachable error states in combinatorial adapters.*

### 7. Native Simulator Tests
Standalone directed tests without external dependencies.
- **Xilinx Vivado (xsim)**
- **ModelSim (vsim)**
- **Icarus Verilog (iverilog)**
- **GHDL**

### 8. Cleanup
```bash
./IP/interface/GPIO/sim/cleanup.sh
./IP/interface/GPIO/verif/clean_verif.sh
```

## Verification Results Summary (30/30 PASSED)

| Configuration | Language | Simulator | Status |
| :--- | :--- | :--- | :--- |
| AXI4-Lite (8,16,32) | SV/VHDL | Verilator/GHDL | ✅ PASS |
| APB4 (8,16,32) | SV/VHDL | Verilator/GHDL | ✅ PASS |
| Wishbone B4 (8,16,32) | SV/VHDL | Verilator/GHDL | ✅ PASS |
| Native Directed | SV | Xilinx xsim | ✅ PASS |
| Native Directed | SV | ModelSim vsim | ✅ PASS |
| Native Directed | SV | Icarus Verilog | ✅ PASS |
| Native Directed | VHDL | GHDL | ✅ PASS |
| UVM Simulation | SV | Xilinx Vivado | ✅ PASS |
| UVM Pwr-Reset | SV | Xilinx Vivado | ✅ PASS |
| UVM Random | SV | Xilinx Vivado | ✅ PASS |

Full report available in: [gpio_regression_results.md](gpio_regression_results.md)

### 9. Synthesis Results (Artix-7)
Resource utilization for default 32-bit GPIO configuration. Artix-7 results produced with Vivado 2023.2.

| Interface | Tool | Slice LUTs | Slice Registers |
| :--- | :--- | :--- | :--- |
| **AXI4-Lite** | Vivado | 2344 | 1910 |
| **AXI4-Lite** | Yosys | 3187 | 2247 |
| **APB4** | Vivado | 2350 | 1904 |
| **APB4** | Yosys | 3166 | 2241 |
| **Wishbone** | Vivado | 2331 | 1905 |
| **Wishbone** | Yosys | 3162 | 2242 |

### Multi-Platform Support
- **Intel Quartus**: Successfully verified on Cyclone IV GX (~4200 Logic Cells).
- **Yosys**: Supports generic XC7 synthesis flow.

## Licensing
- **Author**: Gemini-3 AI (Google DeepMind)
- **License**: MIT
- **Copyright**: (c) 2024-2025 Google DeepMind
