/*
   This file was generated automatically by the Mojo IDE version B1.3.6.
   Do not edit this file directly. Instead edit the original Lucid source.
   This is a temporary file and any changes made to it will be destroyed.
*/

module toggle_map_14 (
    input clk,
    input rst,
    input [24:0] cursor,
    input [24:0] map,
    output reg [24:0] out,
    output reg completed
  );
  
  
  
  reg [24:0] completed_or;
  
  reg [24:0] completed_and;
  
  wire [25-1:0] M_alu_out;
  reg [25-1:0] M_alu_a;
  reg [25-1:0] M_alu_b;
  reg [6-1:0] M_alu_alufn;
  alu_22 alu (
    .a(M_alu_a),
    .b(M_alu_b),
    .alufn(M_alu_alufn),
    .out(M_alu_out)
  );
  
  wire [25-1:0] M_get_neighbours_up;
  wire [25-1:0] M_get_neighbours_down;
  wire [25-1:0] M_get_neighbours_left;
  wire [25-1:0] M_get_neighbours_right;
  reg [25-1:0] M_get_neighbours_cursor;
  get_neighbours_21 get_neighbours (
    .clk(clk),
    .rst(rst),
    .cursor(M_get_neighbours_cursor),
    .up(M_get_neighbours_up),
    .down(M_get_neighbours_down),
    .left(M_get_neighbours_left),
    .right(M_get_neighbours_right)
  );
  reg [2:0] M_ctr_d, M_ctr_q = 1'h0;
  reg [24:0] M_mask1_d, M_mask1_q = 1'h0;
  reg [24:0] M_mask2_d, M_mask2_q = 1'h0;
  reg [24:0] M_mask3_d, M_mask3_q = 1'h0;
  reg [24:0] M_mask4_d, M_mask4_q = 1'h0;
  reg [24:0] M_out_temp_d, M_out_temp_q = 1'h0;
  
  always @* begin
    M_mask1_d = M_mask1_q;
    M_mask2_d = M_mask2_q;
    M_mask3_d = M_mask3_q;
    M_out_temp_d = M_out_temp_q;
    M_mask4_d = M_mask4_q;
    M_ctr_d = M_ctr_q;
    
    M_get_neighbours_cursor = cursor;
    M_alu_a = 25'h0000000;
    M_alu_b = 25'h0000000;
    M_alu_alufn = 6'h00;
    M_mask1_d = M_mask1_q;
    M_mask2_d = M_mask2_q;
    M_mask3_d = M_mask3_q;
    M_mask4_d = M_mask4_q;
    M_out_temp_d = M_out_temp_q;
    M_ctr_d = M_ctr_q + 1'h1;
    
    case (M_ctr_q)
      3'h0: begin
        M_alu_alufn = 6'h1e;
        M_alu_a = cursor;
        M_alu_b = M_get_neighbours_up;
        M_mask1_d = M_alu_out;
      end
      3'h1: begin
        M_alu_alufn = 6'h1e;
        M_alu_a = M_mask1_q;
        M_alu_b = M_get_neighbours_down;
        M_mask2_d = M_alu_out;
      end
      3'h2: begin
        M_alu_alufn = 6'h1e;
        M_alu_a = M_mask2_q;
        M_alu_b = M_get_neighbours_left;
        M_mask3_d = M_alu_out;
      end
      3'h3: begin
        M_alu_alufn = 6'h1e;
        M_alu_a = M_mask3_q;
        M_alu_b = M_get_neighbours_right;
        M_mask4_d = M_alu_out;
      end
      3'h4: begin
        M_alu_alufn = 6'h16;
        M_alu_a = map;
        M_alu_b = M_mask4_q;
        M_out_temp_d = M_alu_out;
      end
    endcase
    out = M_out_temp_q;
    completed = 1'h0;
    completed_or = (|M_out_temp_q);
    if (completed_or == 1'h0) begin
      completed = 1'h1;
    end
    completed_and = (&M_out_temp_q);
    if (completed_and == 1'h1) begin
      completed = 1'h1;
    end
  end
  
  always @(posedge clk) begin
    if (rst == 1'b1) begin
      M_ctr_q <= 1'h0;
      M_mask1_q <= 1'h0;
      M_mask2_q <= 1'h0;
      M_mask3_q <= 1'h0;
      M_mask4_q <= 1'h0;
      M_out_temp_q <= 1'h0;
    end else begin
      M_ctr_q <= M_ctr_d;
      M_mask1_q <= M_mask1_d;
      M_mask2_q <= M_mask2_d;
      M_mask3_q <= M_mask3_d;
      M_mask4_q <= M_mask4_d;
      M_out_temp_q <= M_out_temp_d;
    end
  end
  
endmodule
