// Seed: 63649143
module module_0 (
    output tri1 id_0,
    inout  tri0 id_1,
    output tri1 id_2,
    output tri0 id_3,
    input  tri  id_4,
    input  tri  id_5
);
  wire id_7;
  for (id_8 = id_5; id_8 & 1; id_7 = id_4) begin
    assign id_2 = 1;
  end
  wire id_9;
endmodule
module module_1 (
    output logic id_0,
    input  tri1  id_1,
    input  wor   id_2,
    input  tri0  id_3
);
  wire id_5;
  supply1 id_6;
  always @(posedge 1)
    if (id_1) begin
      if (id_3) begin : id_7
        $display(id_1);
      end
      id_0 <= 1;
    end
  assign id_6 = id_2;
  supply0 id_8;
  assign id_8 = id_3 == 1'b0;
  module_0(
      id_6, id_6, id_6, id_6, id_6, id_3
  );
  wire id_9;
endmodule
