//==============================================================================
//
// The code is generated by Intel Compiler for SystemC, version 1.6.14
// see more information at https://github.com/intel/systemc-compiler
//
//==============================================================================

//==============================================================================
//
// Module: inner ()
//
module inner // "tb_inst.top0.inner0"
(
    input logic clkin,
    input logic rstn,
    input logic signed [11:0] din,
    output logic signed [11:0] inner_out,
    input logic bot0_din,
    input logic bot_0_din,
    input logic bot_1_din,
    input logic [11:0] bot2_din,
    output logic signed [31:0] bot2_dout,
    input logic [11:0] abot_0_din,
    output logic signed [31:0] abot_0_dout,
    input logic [11:0] abot_1_din,
    output logic signed [31:0] abot_1_dout
);

// Variables generated for SystemC signals
logic signed [31:0] intsig;


//------------------------------------------------------------------------------
// Child module instances

bottom bot0
(
  .clkin(clkin),
  .din(bot0_din)
);

bottom bot_0
(
  .clkin(clkin),
  .din(bot_0_din)
);

bottom bot_1
(
  .clkin(clkin),
  .din(bot_1_din)
);

bottom2 bot2
(
  .clkin(clkin),
  .din(bot2_din),
  .dout(bot2_dout),
  .intin(intsig)
);

bottom2 abot_0
(
  .clkin(clkin),
  .din(abot_0_din),
  .dout(abot_0_dout),
  .intin(intsig)
);

bottom2 abot_1
(
  .clkin(clkin),
  .din(abot_1_din),
  .dout(abot_1_dout),
  .intin(intsig)
);

endmodule



//==============================================================================
//
// Module: bottom (test_promote_ports.cpp:43:5)
//
module bottom // "tb_inst.top0.inner0.bot0"
(
    input logic clkin,
    input logic din
);

endmodule



//==============================================================================
//
// Module: bottom2 (test_promote_ports.cpp:45:5)
//
module bottom2 // "tb_inst.top0.inner0.bot2"
(
    input logic clkin,
    input logic [11:0] din,
    output logic signed [31:0] dout,
    input logic signed [31:0] intin
);

endmodule


