[dram_structure]
protocol = DDR4
bankgroups = 4 #
banks_per_group = 4 #
rows = 131072 #
columns = 1024 #
device_width = 16 #
BL = 8 #

[timing]
tCK = 0.625 #
AL = 0
CL = 24 #
CWL = 22 #
tRCD = 24 #
tRP = 24 #
tRAS = 52 #
tRFC = 410 #
tRFC2 = 220 #
tRFC4 = 190 #
tREFI = 6222 #
tRPRE = 1
tWPRE = 1
tRRD_S = 8 #
tRRD_L = 5 #
tWTR_S = 34 #
tWTR_L = 46 #
tFAW = 32 #
tWR = 52 #
tWR2 = 32 #
tRTP = 12 #
tCCD_S = 8 #
tCCD_L = 8 #
tCKE = 8
tCKESR = 9
tXS = 576
tXP = 10
tRTRS = 1

[power]
VDD = 1.2
IDD0 = 57
IPP0 = 3.0
IDD2P = 25
IDD2N = 37
IDD3P = 43
IDD3N = 52
IDD4W = 150
IDD4R = 168
IDD5AB = 250
IDD6x = 30

[system]
channel_size = 16384
channels = 1
bus_width = 64
address_mapping = rochrababgco
queue_structure = PER_BANK
refresh_policy = RANK_LEVEL_STAGGERED
row_buf_policy = OPEN_PAGE
cmd_queue_size = 8
trans_queue_size = 32

[other]
epoch_period = 1587301
output_level = 1
