v++ -c -k  aes128CbcDec -I/home/jiong/bsc-project/components/common/include -I/home/jiong/bsc-project/components/security/include -I/home/jiong/bsc-project/kernels/security/include /home/jiong/bsc-project/kernels/security/src/aes128CbcDec.cpp -o aes128CbcDec.xo -t hw -g --platform /opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/xilinx_u50_gen3x16_xdma_201920_3.xpfm --log_dir log --report_dir report
v++ -c -k  aes128CbcEnc -I/home/jiong/bsc-project/components/common/include -I/home/jiong/bsc-project/components/security/include -I/home/jiong/bsc-project/kernels/security/include /home/jiong/bsc-project/kernels/security/src/aes128CbcEnc.cpp -o aes128CbcEnc.xo -t hw -g --platform /opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/xilinx_u50_gen3x16_xdma_201920_3.xpfm --log_dir log --report_dir report
Option Map File Used: '/share/xilinx/Vitis/2020.2/data/vitis/vpp/optMap.xml'

****** v++ v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ compile can be found at:
	Reports: /home/jiong/bsc-project/xclbin/build/security_U50/aes128Cbc/report/aes128CbcDec
	Log files: /home/jiong/bsc-project/xclbin/build/security_U50/aes128Cbc/log/aes128CbcDec
Option Map File Used: '/share/xilinx/Vitis/2020.2/data/vitis/vpp/optMap.xml'

****** v++ v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ compile can be found at:
	Reports: /home/jiong/bsc-project/xclbin/build/security_U50/aes128Cbc/report/aes128CbcEnc
	Log files: /home/jiong/bsc-project/xclbin/build/security_U50/aes128Cbc/log/aes128CbcEnc
Running Dispatch Server on port:45547
INFO: [v++ 60-1548] Creating build summary session with primary output /home/jiong/bsc-project/xclbin/build/security_U50/aes128Cbc/aes128CbcDec.xo.compile_summary, at Wed Jan  4 02:49:44 2023
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Wed Jan  4 02:49:44 2023
Running Dispatch Server on port:35993
INFO: [v++ 60-1548] Creating build summary session with primary output /home/jiong/bsc-project/xclbin/build/security_U50/aes128Cbc/aes128CbcEnc.xo.compile_summary, at Wed Jan  4 02:49:45 2023
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Wed Jan  4 02:49:45 2023
Running Rule Check Server on port:46489
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/jiong/bsc-project/xclbin/build/security_U50/aes128Cbc/report/aes128CbcDec/v++_compile_aes128CbcDec_guidance.html', at Wed Jan  4 02:49:47 2023
INFO: [v++ 60-895]   Target platform: /opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/xilinx_u50_gen3x16_xdma_201920_3.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/hw/hw.xsa'
INFO: [v++ 74-74] Compiler Version string: 2020.2
Running Rule Check Server on port:43749
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/jiong/bsc-project/xclbin/build/security_U50/aes128Cbc/report/aes128CbcEnc/v++_compile_aes128CbcEnc_guidance.html', at Wed Jan  4 02:49:48 2023
INFO: [v++ 60-895]   Target platform: /opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/xilinx_u50_gen3x16_xdma_201920_3.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/hw/hw.xsa'
INFO: [v++ 74-74] Compiler Version string: 2020.2
INFO: [v++ 60-585] Compiling for hardware target
INFO: [v++ 60-423]   Target device: xilinx_u50_gen3x16_xdma_201920_3
INFO: [v++ 60-242] Creating kernel: 'aes128CbcDec'
WARNING: /share/xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.
INFO: [v++ 60-585] Compiling for hardware target
INFO: [v++ 60-423]   Target device: xilinx_u50_gen3x16_xdma_201920_3
INFO: [v++ 60-242] Creating kernel: 'aes128CbcEnc'
WARNING: /share/xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.

===>The following messages were generated while  performing high-level synthesis for kernel: aes128CbcEnc Log file: /home/jiong/bsc-project/xclbin/build/security_U50/aes128Cbc/_x/aes128CbcEnc/aes128CbcEnc/vitis_hls.log :
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_451_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_451_1'
INFO: [v++ 204-61] Pipelining function 'process'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 20, function 'process'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_41_2'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_41_2'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_45_3'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_45_3'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_49_4'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 74, loop 'VITIS_LOOP_49_4'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_53_5'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_53_5'
INFO: [v++ 204-61] Pipelining loop 'encryption_cbc_loop'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 19, Depth = 22, loop 'encryption_cbc_loop'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_34_2'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 71, loop 'VITIS_LOOP_34_2'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_41_3'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 71, loop 'VITIS_LOOP_41_3'
INFO: [v++ 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [v++ 200-789] **** Estimated Fmax: 352.24 MHz
INFO: [v++ 60-594] Finished kernel compilation
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /home/jiong/bsc-project/xclbin/build/security_U50/aes128Cbc/report/aes128CbcEnc/system_estimate_aes128CbcEnc.xtxt
INFO: [v++ 60-586] Created aes128CbcEnc.xo
INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /home/jiong/bsc-project/xclbin/build/security_U50/aes128Cbc/aes128CbcEnc.xo.compile_summary 
INFO: [v++ 60-791] Total elapsed time: 0h 4m 5s
INFO: [v++ 60-1653] Closing dispatch client.

===>The following messages were generated while  performing high-level synthesis for kernel: aes128CbcDec Log file: /home/jiong/bsc-project/xclbin/build/security_U50/aes128Cbc/_x/aes128CbcDec/aes128CbcDec/vitis_hls.log :
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_817_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_817_1'
INFO: [v++ 204-61] Pipelining function 'process'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 20, function 'process'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_41_2'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_41_2'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_45_3'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_45_3'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_49_4'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 74, loop 'VITIS_LOOP_49_4'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_53_5'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_53_5'
INFO: [v++ 204-61] Pipelining loop 'decryption_cbc_loop'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 22, loop 'decryption_cbc_loop'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_34_2'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 71, loop 'VITIS_LOOP_34_2'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_41_3'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 71, loop 'VITIS_LOOP_41_3'
INFO: [v++ 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [v++ 200-789] **** Estimated Fmax: 411.00 MHz
INFO: [v++ 60-594] Finished kernel compilation
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /home/jiong/bsc-project/xclbin/build/security_U50/aes128Cbc/report/aes128CbcDec/system_estimate_aes128CbcDec.xtxt
INFO: [v++ 60-586] Created aes128CbcDec.xo
INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /home/jiong/bsc-project/xclbin/build/security_U50/aes128Cbc/aes128CbcDec.xo.compile_summary 
INFO: [v++ 60-791] Total elapsed time: 0h 4m 42s
INFO: [v++ 60-1653] Closing dispatch client.
v++ -l aes128CbcDec.xo aes128CbcEnc.xo -o aes128Cbc.xclbin -t hw -g --platform /opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/xilinx_u50_gen3x16_xdma_201920_3.xpfm --config config_link.cfg --optimize 2
Option Map File Used: '/share/xilinx/Vitis/2020.2/data/vitis/vpp/optMap.xml'

****** v++ v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ link can be found at:
	Reports: /home/jiong/bsc-project/xclbin/build/security_U50/aes128Cbc/_x/reports/link
	Log files: /home/jiong/bsc-project/xclbin/build/security_U50/aes128Cbc/_x/logs/link
Running Dispatch Server on port:35387
INFO: [v++ 60-1548] Creating build summary session with primary output /home/jiong/bsc-project/xclbin/build/security_U50/aes128Cbc/aes128Cbc.xclbin.link_summary, at Wed Jan  4 02:54:30 2023
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Wed Jan  4 02:54:30 2023
Running Rule Check Server on port:45695
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/jiong/bsc-project/xclbin/build/security_U50/aes128Cbc/_x/reports/link/v++_link_aes128Cbc_guidance.html', at Wed Jan  4 02:54:34 2023
INFO: [v++ 60-895]   Target platform: /opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/xilinx_u50_gen3x16_xdma_201920_3.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/hw/hw.xsa'
INFO: [v++ 74-74] Compiler Version string: 2020.2
INFO: [v++ 60-629] Linking for hardware target
INFO: [v++ 60-423]   Target device: xilinx_u50_gen3x16_xdma_201920_3
INFO: [v++ 60-1332] Run 'run_link' status: Not started
INFO: [v++ 60-1443] [02:54:39] Run run_link: Step system_link: Started
INFO: [v++ 60-1453] Command Line: system_link --xo /home/jiong/bsc-project/xclbin/build/security_U50/aes128Cbc/aes128CbcDec.xo --xo /home/jiong/bsc-project/xclbin/build/security_U50/aes128Cbc/aes128CbcEnc.xo --config /home/jiong/bsc-project/xclbin/build/security_U50/aes128Cbc/_x/link/int/syslinkConfig.ini --xpfm /opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/xilinx_u50_gen3x16_xdma_201920_3.xpfm --target hw --output_dir /home/jiong/bsc-project/xclbin/build/security_U50/aes128Cbc/_x/link/int --temp_dir /home/jiong/bsc-project/xclbin/build/security_U50/aes128Cbc/_x/link/sys_link
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/xclbin/build/security_U50/aes128Cbc/_x/link/run_link
INFO: [SYSTEM_LINK 60-1316] Initiating connection to rulecheck server, at Wed Jan  4 02:54:44 2023
INFO: [SYSTEM_LINK 82-70] Extracting xo v3 file /home/jiong/bsc-project/xclbin/build/security_U50/aes128Cbc/aes128CbcDec.xo
INFO: [SYSTEM_LINK 82-70] Extracting xo v3 file /home/jiong/bsc-project/xclbin/build/security_U50/aes128Cbc/aes128CbcEnc.xo
INFO: [SYSTEM_LINK 82-53] Creating IP database /home/jiong/bsc-project/xclbin/build/security_U50/aes128Cbc/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-38] [02:54:45] build_xd_ip_db started: /share/xilinx/Vitis/2020.2/bin/build_xd_ip_db -ip_search 0  -sds-pf /home/jiong/bsc-project/xclbin/build/security_U50/aes128Cbc/_x/link/sys_link/hw.hpfm -clkid 0 -ip /home/jiong/bsc-project/xclbin/build/security_U50/aes128Cbc/_x/link/sys_link/iprepo/xilinx_com_hls_aes128CbcDec_1_0,aes128CbcDec -ip /home/jiong/bsc-project/xclbin/build/security_U50/aes128Cbc/_x/link/sys_link/iprepo/xilinx_com_hls_aes128CbcEnc_1_0,aes128CbcEnc -o /home/jiong/bsc-project/xclbin/build/security_U50/aes128Cbc/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-37] [02:54:57] build_xd_ip_db finished successfully
Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 1684.055 ; gain = 0.000 ; free physical = 126068 ; free virtual = 219678
INFO: [SYSTEM_LINK 82-51] Create system connectivity graph
INFO: [SYSTEM_LINK 82-102] Applying explicit connections to the system connectivity graph: /home/jiong/bsc-project/xclbin/build/security_U50/aes128Cbc/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [SYSTEM_LINK 82-38] [02:54:57] cfgen started: /share/xilinx/Vitis/2020.2/bin/cfgen  -nk aes128CbcDec:1:aes128CbcDec_1 -nk aes128CbcEnc:1:aes128CbcEnc_1 -dmclkid 0 -r /home/jiong/bsc-project/xclbin/build/security_U50/aes128Cbc/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o /home/jiong/bsc-project/xclbin/build/security_U50/aes128Cbc/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [CFGEN 83-0] Kernel Specs: 
INFO: [CFGEN 83-0]   kernel: aes128CbcDec, num: 1  {aes128CbcDec_1}
INFO: [CFGEN 83-0]   kernel: aes128CbcEnc, num: 1  {aes128CbcEnc_1}
v++ -l aes128CbcDec.xo aes128CbcEnc.xo -o aes128Cbc.xclbin -t hw -g --platform /opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/xilinx_u50_gen3x16_xdma_201920_3.xpfm --config config_link.cfg --optimize 2
Option Map File Used: '/share/xilinx/Vitis/2020.2/data/vitis/vpp/optMap.xml'

****** v++ v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ link can be found at:
	Reports: /home/jiong/bsc-project/xclbin/build/security_U50/aes128Cbc/_x/reports/link
	Log files: /home/jiong/bsc-project/xclbin/build/security_U50/aes128Cbc/_x/logs/link
Running Dispatch Server on port:40415
INFO: [v++ 60-1548] Creating build summary session with primary output /home/jiong/bsc-project/xclbin/build/security_U50/aes128Cbc/aes128Cbc.xclbin.link_summary, at Wed Jan  4 02:57:22 2023
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Wed Jan  4 02:57:22 2023
Running Rule Check Server on port:38135
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/jiong/bsc-project/xclbin/build/security_U50/aes128Cbc/_x/reports/link/v++_link_aes128Cbc_guidance.html', at Wed Jan  4 02:57:26 2023
INFO: [v++ 60-895]   Target platform: /opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/xilinx_u50_gen3x16_xdma_201920_3.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/hw/hw.xsa'
INFO: [v++ 74-74] Compiler Version string: 2020.2
INFO: [v++ 60-629] Linking for hardware target
INFO: [v++ 60-423]   Target device: xilinx_u50_gen3x16_xdma_201920_3
INFO: [v++ 60-1332] Run 'run_link' status: Not started
INFO: [v++ 60-1443] [02:57:31] Run run_link: Step system_link: Started
INFO: [v++ 60-1453] Command Line: system_link --xo /home/jiong/bsc-project/xclbin/build/security_U50/aes128Cbc/aes128CbcDec.xo --xo /home/jiong/bsc-project/xclbin/build/security_U50/aes128Cbc/aes128CbcEnc.xo --config /home/jiong/bsc-project/xclbin/build/security_U50/aes128Cbc/_x/link/int/syslinkConfig.ini --xpfm /opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/xilinx_u50_gen3x16_xdma_201920_3.xpfm --target hw --output_dir /home/jiong/bsc-project/xclbin/build/security_U50/aes128Cbc/_x/link/int --temp_dir /home/jiong/bsc-project/xclbin/build/security_U50/aes128Cbc/_x/link/sys_link
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/xclbin/build/security_U50/aes128Cbc/_x/link/run_link
INFO: [SYSTEM_LINK 60-1316] Initiating connection to rulecheck server, at Wed Jan  4 02:57:36 2023
INFO: [SYSTEM_LINK 82-70] Extracting xo v3 file /home/jiong/bsc-project/xclbin/build/security_U50/aes128Cbc/aes128CbcDec.xo
INFO: [SYSTEM_LINK 82-70] Extracting xo v3 file /home/jiong/bsc-project/xclbin/build/security_U50/aes128Cbc/aes128CbcEnc.xo
INFO: [SYSTEM_LINK 82-53] Creating IP database /home/jiong/bsc-project/xclbin/build/security_U50/aes128Cbc/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-38] [02:57:37] build_xd_ip_db started: /share/xilinx/Vitis/2020.2/bin/build_xd_ip_db -ip_search 0  -sds-pf /home/jiong/bsc-project/xclbin/build/security_U50/aes128Cbc/_x/link/sys_link/hw.hpfm -clkid 0 -ip /home/jiong/bsc-project/xclbin/build/security_U50/aes128Cbc/_x/link/sys_link/iprepo/xilinx_com_hls_aes128CbcDec_1_0,aes128CbcDec -ip /home/jiong/bsc-project/xclbin/build/security_U50/aes128Cbc/_x/link/sys_link/iprepo/xilinx_com_hls_aes128CbcEnc_1_0,aes128CbcEnc -o /home/jiong/bsc-project/xclbin/build/security_U50/aes128Cbc/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-37] [02:57:52] build_xd_ip_db finished successfully
Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 1684.055 ; gain = 0.000 ; free physical = 125339 ; free virtual = 219335
INFO: [SYSTEM_LINK 82-51] Create system connectivity graph
INFO: [SYSTEM_LINK 82-102] Applying explicit connections to the system connectivity graph: /home/jiong/bsc-project/xclbin/build/security_U50/aes128Cbc/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [SYSTEM_LINK 82-38] [02:57:52] cfgen started: /share/xilinx/Vitis/2020.2/bin/cfgen  -nk aes128CbcDec:1:aes128CbcDec_1 -nk aes128CbcEnc:1:aes128CbcEnc_1 -dmclkid 0 -r /home/jiong/bsc-project/xclbin/build/security_U50/aes128Cbc/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o /home/jiong/bsc-project/xclbin/build/security_U50/aes128Cbc/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [CFGEN 83-0] Kernel Specs: 
INFO: [CFGEN 83-0]   kernel: aes128CbcDec, num: 1  {aes128CbcDec_1}
INFO: [CFGEN 83-0]   kernel: aes128CbcEnc, num: 1  {aes128CbcEnc_1}
INFO: [CFGEN 83-2226] Inferring mapping for argument aes128CbcDec_1.cipherTextBuffer to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument aes128CbcDec_1.cipherKey to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument aes128CbcDec_1.initVec to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument aes128CbcDec_1.plainTextBuffer to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument aes128CbcEnc_1.plainTextBuffer to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument aes128CbcEnc_1.cipherKey to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument aes128CbcEnc_1.initVec to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument aes128CbcEnc_1.cipherTextBuffer to HBM[0]
INFO: [SYSTEM_LINK 82-37] [02:58:01] cfgen finished successfully
Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1684.055 ; gain = 0.000 ; free physical = 124055 ; free virtual = 218064
INFO: [SYSTEM_LINK 82-52] Create top-level block diagram
INFO: [SYSTEM_LINK 82-38] [02:58:01] cf2bd started: /share/xilinx/Vitis/2020.2/bin/cf2bd  --linux --trace_buffer 1024 --input_file /home/jiong/bsc-project/xclbin/build/security_U50/aes128Cbc/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml --ip_db /home/jiong/bsc-project/xclbin/build/security_U50/aes128Cbc/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml --cf_name dr --working_dir /home/jiong/bsc-project/xclbin/build/security_U50/aes128Cbc/_x/link/sys_link/_sysl/.xsd --temp_dir /home/jiong/bsc-project/xclbin/build/security_U50/aes128Cbc/_x/link/sys_link --output_dir /home/jiong/bsc-project/xclbin/build/security_U50/aes128Cbc/_x/link/int --target_bd ulp.bd
INFO: [CF2BD 82-31] Launching cf2xd: cf2xd -linux -trace-buffer 1024 -i /home/jiong/bsc-project/xclbin/build/security_U50/aes128Cbc/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml -r /home/jiong/bsc-project/xclbin/build/security_U50/aes128Cbc/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o dr.xml
INFO: [CF2BD 82-28] cf2xd finished successfully
INFO: [CF2BD 82-31] Launching cf_xsd: cf_xsd -disable-address-gen -bd ulp.bd -dn dr -dp /home/jiong/bsc-project/xclbin/build/security_U50/aes128Cbc/_x/link/sys_link/_sysl/.xsd
INFO: [CF2BD 82-28] cf_xsd finished successfully
INFO: [SYSTEM_LINK 82-37] [02:58:08] cf2bd finished successfully
Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1684.055 ; gain = 0.000 ; free physical = 124766 ; free virtual = 218781
INFO: [v++ 60-1441] [02:58:08] Run run_link: Step system_link: Completed
Time (s): cpu = 00:00:40 ; elapsed = 00:00:36 . Memory (MB): peak = 1577.793 ; gain = 0.000 ; free physical = 124806 ; free virtual = 218817
INFO: [v++ 60-1443] [02:58:08] Run run_link: Step cf2sw: Started
INFO: [v++ 60-1453] Command Line: cf2sw -sdsl /home/jiong/bsc-project/xclbin/build/security_U50/aes128Cbc/_x/link/int/sdsl.dat -rtd /home/jiong/bsc-project/xclbin/build/security_U50/aes128Cbc/_x/link/int/cf2sw.rtd -nofilter /home/jiong/bsc-project/xclbin/build/security_U50/aes128Cbc/_x/link/int/cf2sw_full.rtd -xclbin /home/jiong/bsc-project/xclbin/build/security_U50/aes128Cbc/_x/link/int/xclbin_orig.xml -o /home/jiong/bsc-project/xclbin/build/security_U50/aes128Cbc/_x/link/int/xclbin_orig.1.xml
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/xclbin/build/security_U50/aes128Cbc/_x/link/run_link
INFO: [v++ 60-1441] [02:58:15] Run run_link: Step cf2sw: Completed
Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1577.793 ; gain = 0.000 ; free physical = 123677 ; free virtual = 217693
INFO: [v++ 60-1443] [02:58:15] Run run_link: Step rtd2_system_diagram: Started
INFO: [v++ 60-1453] Command Line: rtd2SystemDiagram
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/xclbin/build/security_U50/aes128Cbc/_x/link/run_link
INFO: [v++ 60-1441] [02:58:19] Run run_link: Step rtd2_system_diagram: Completed
Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 1577.793 ; gain = 0.000 ; free physical = 123919 ; free virtual = 217952
INFO: [v++ 60-1443] [02:58:19] Run run_link: Step vpl: Started
INFO: [v++ 60-1453] Command Line: vpl -t hw -f /opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/xilinx_u50_gen3x16_xdma_201920_3.xpfm -g --remote_ip_cache /home/jiong/bsc-project/xclbin/build/security_U50/aes128Cbc/.ipcache --output_dir /home/jiong/bsc-project/xclbin/build/security_U50/aes128Cbc/_x/link/int --log_dir /home/jiong/bsc-project/xclbin/build/security_U50/aes128Cbc/_x/logs/link --report_dir /home/jiong/bsc-project/xclbin/build/security_U50/aes128Cbc/_x/reports/link --config /home/jiong/bsc-project/xclbin/build/security_U50/aes128Cbc/_x/link/int/vplConfig.ini -k /home/jiong/bsc-project/xclbin/build/security_U50/aes128Cbc/_x/link/int/kernel_info.dat --webtalk_flag Vitis --temp_dir /home/jiong/bsc-project/xclbin/build/security_U50/aes128Cbc/_x/link --no-info --iprepo /home/jiong/bsc-project/xclbin/build/security_U50/aes128Cbc/_x/link/int/xo/ip_repo/xilinx_com_hls_aes128CbcEnc_1_0 --iprepo /home/jiong/bsc-project/xclbin/build/security_U50/aes128Cbc/_x/link/int/xo/ip_repo/xilinx_com_hls_aes128CbcDec_1_0 --messageDb /home/jiong/bsc-project/xclbin/build/security_U50/aes128Cbc/_x/link/run_link/vpl.pb /home/jiong/bsc-project/xclbin/build/security_U50/aes128Cbc/_x/link/int/dr.bd.tcl
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/xclbin/build/security_U50/aes128Cbc/_x/link/run_link

****** vpl v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [VPL 60-839] Read in kernel information from file '/home/jiong/bsc-project/xclbin/build/security_U50/aes128Cbc/_x/link/int/kernel_info.dat'.
INFO: [VPL 74-74] Compiler Version string: 2020.2
INFO: [VPL 60-423]   Target device: xilinx_u50_gen3x16_xdma_201920_3
INFO: [VPL 60-1032] Extracting hardware platform to /home/jiong/bsc-project/xclbin/build/security_U50/aes128Cbc/_x/link/vivado/vpl/.local/hw_platform
WARNING: /share/xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.
[02:58:51] Run vpl: Step create_project: Started
Creating Vivado project.
[02:59:00] Run vpl: Step create_project: Completed
[02:59:00] Run vpl: Step create_bd: Started
[03:00:16] Run vpl: Step create_bd: RUNNING...
[03:00:48] Run vpl: Step create_bd: Completed
[03:00:48] Run vpl: Step update_bd: Started
[03:00:49] Run vpl: Step update_bd: Completed
[03:00:49] Run vpl: Step generate_target: Started
[03:02:05] Run vpl: Step generate_target: RUNNING...
[03:02:46] Run vpl: Step generate_target: Completed
[03:02:46] Run vpl: Step config_hw_runs: Started
[03:02:51] Run vpl: Step config_hw_runs: Completed
[03:02:51] Run vpl: Step synth: Started
[03:03:22] Block-level synthesis in progress, 0 of 9 jobs complete, 5 jobs running.
[03:03:53] Block-level synthesis in progress, 0 of 9 jobs complete, 6 jobs running.
[03:04:24] Block-level synthesis in progress, 0 of 9 jobs complete, 6 jobs running.
[03:04:54] Block-level synthesis in progress, 0 of 9 jobs complete, 6 jobs running.
[03:05:24] Block-level synthesis in progress, 0 of 9 jobs complete, 6 jobs running.
[03:05:55] Block-level synthesis in progress, 2 of 9 jobs complete, 4 jobs running.
[03:06:25] Block-level synthesis in progress, 3 of 9 jobs complete, 4 jobs running.
[03:06:55] Block-level synthesis in progress, 5 of 9 jobs complete, 3 jobs running.
[03:07:26] Block-level synthesis in progress, 5 of 9 jobs complete, 3 jobs running.
[03:07:56] Block-level synthesis in progress, 5 of 9 jobs complete, 3 jobs running.
[03:08:26] Block-level synthesis in progress, 6 of 9 jobs complete, 2 jobs running.
[03:08:56] Block-level synthesis in progress, 6 of 9 jobs complete, 3 jobs running.
[03:09:27] Block-level synthesis in progress, 6 of 9 jobs complete, 3 jobs running.
[03:09:57] Block-level synthesis in progress, 6 of 9 jobs complete, 3 jobs running.
[03:10:27] Block-level synthesis in progress, 6 of 9 jobs complete, 3 jobs running.
[03:10:58] Block-level synthesis in progress, 6 of 9 jobs complete, 3 jobs running.
[03:11:28] Block-level synthesis in progress, 6 of 9 jobs complete, 3 jobs running.
[03:11:58] Block-level synthesis in progress, 6 of 9 jobs complete, 3 jobs running.
[03:12:29] Block-level synthesis in progress, 7 of 9 jobs complete, 2 jobs running.
[03:12:59] Block-level synthesis in progress, 7 of 9 jobs complete, 2 jobs running.
[03:13:30] Block-level synthesis in progress, 7 of 9 jobs complete, 2 jobs running.
[03:14:00] Block-level synthesis in progress, 7 of 9 jobs complete, 2 jobs running.
[03:14:30] Block-level synthesis in progress, 7 of 9 jobs complete, 2 jobs running.
[03:15:01] Block-level synthesis in progress, 7 of 9 jobs complete, 2 jobs running.
[03:15:31] Block-level synthesis in progress, 7 of 9 jobs complete, 2 jobs running.
[03:16:02] Block-level synthesis in progress, 7 of 9 jobs complete, 2 jobs running.
[03:16:32] Block-level synthesis in progress, 7 of 9 jobs complete, 2 jobs running.
[03:17:02] Block-level synthesis in progress, 7 of 9 jobs complete, 2 jobs running.
[03:17:33] Block-level synthesis in progress, 7 of 9 jobs complete, 2 jobs running.
[03:18:03] Block-level synthesis in progress, 7 of 9 jobs complete, 2 jobs running.
[03:18:33] Block-level synthesis in progress, 7 of 9 jobs complete, 2 jobs running.
[03:19:04] Block-level synthesis in progress, 7 of 9 jobs complete, 2 jobs running.
[03:19:34] Block-level synthesis in progress, 8 of 9 jobs complete, 1 job running.
[03:20:05] Block-level synthesis in progress, 8 of 9 jobs complete, 1 job running.
[03:20:35] Block-level synthesis in progress, 9 of 9 jobs complete, 0 jobs running.
[03:21:05] Top-level synthesis in progress.
[03:21:36] Top-level synthesis in progress.
[03:22:06] Top-level synthesis in progress.
[03:22:37] Top-level synthesis in progress.
[03:22:45] Run vpl: Step synth: Completed
[03:22:45] Run vpl: Step impl: Started
[03:37:28] Finished 2nd of 6 tasks (FPGA linking synthesized kernels to platform). Elapsed time: 00h 39m 07s 

[03:37:28] Starting logic optimization..
[03:39:29] Phase 1 Retarget
[03:39:59] Phase 2 Constant propagation
[03:39:59] Phase 3 Sweep
[03:41:00] Phase 4 BUFG optimization
[03:41:00] Phase 5 Shift Register Optimization
[03:41:30] Phase 6 Post Processing Netlist
[03:45:03] Finished 3rd of 6 tasks (FPGA logic optimization). Elapsed time: 00h 07m 35s 

[03:45:03] Starting logic placement..
[03:45:34] Phase 1 Placer Initialization
[03:45:34] Phase 1.1 Placer Initialization Netlist Sorting
[03:51:07] Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
[03:52:38] Phase 1.3 Build Placer Netlist Model
[03:55:41] Phase 1.4 Constrain Clocks/Macros
[03:56:12] Phase 2 Global Placement
[03:56:12] Phase 2.1 Floorplanning
[03:57:12] Phase 2.1.1 Partition Driven Placement
[03:57:12] Phase 2.1.1.1 PBP: Partition Driven Placement
[03:58:13] Phase 2.1.1.2 PBP: Clock Region Placement
[04:01:47] Phase 2.1.1.3 PBP: Compute Congestion
[04:01:47] Phase 2.1.1.4 PBP: UpdateTiming
[04:02:17] Phase 2.1.1.5 PBP: Add part constraints
[04:02:17] Phase 2.2 Update Timing before SLR Path Opt
[04:02:48] Phase 2.3 Global Placement Core
[04:14:31] Phase 2.3.1 Physical Synthesis In Placer
[04:18:04] Phase 3 Detail Placement
[04:18:04] Phase 3.1 Commit Multi Column Macros
[04:18:04] Phase 3.2 Commit Most Macros & LUTRAMs
[04:19:36] Phase 3.3 Small Shape DP
[04:19:36] Phase 3.3.1 Small Shape Clustering
[04:21:07] Phase 3.3.2 Flow Legalize Slice Clusters
[04:21:07] Phase 3.3.3 Slice Area Swap
[04:23:40] Phase 3.4 Place Remaining
[04:23:40] Phase 3.5 Re-assign LUT pins
[04:24:10] Phase 3.6 Pipeline Register Optimization
[04:24:10] Phase 3.7 Fast Optimization
[04:25:11] Phase 4 Post Placement Optimization and Clean-Up
[04:25:11] Phase 4.1 Post Commit Optimization
[04:26:42] Phase 4.1.1 Post Placement Optimization
[04:26:42] Phase 4.1.1.1 BUFG Insertion
[04:26:42] Phase 1 Physical Synthesis Initialization
[04:27:43] Phase 4.1.1.2 BUFG Replication
[04:29:15] Phase 4.1.1.3 Replication
[04:30:16] Phase 4.2 Post Placement Cleanup
[04:30:16] Phase 4.3 Placer Reporting
[04:30:16] Phase 4.3.1 Print Estimated Congestion
[04:30:16] Phase 4.4 Final Placement Cleanup
[04:34:50] Finished 4th of 6 tasks (FPGA logic placement). Elapsed time: 00h 49m 46s 

[04:34:50] Starting logic routing..
[04:36:22] Phase 1 Build RT Design
[04:38:54] Phase 2 Router Initialization
[04:38:54] Phase 2.1 Fix Topology Constraints
[04:43:28] Phase 2.2 Pre Route Cleanup
[04:43:28] Phase 2.3 Global Clock Net Routing
[04:44:29] Phase 2.4 Update Timing
[04:47:32] Phase 2.5 Update Timing for Bus Skew
[04:47:32] Phase 2.5.1 Update Timing
[04:48:33] Phase 3 Initial Routing
[04:48:33] Phase 3.1 Global Routing
[04:50:04] Phase 4 Rip-up And Reroute
[04:50:04] Phase 4.1 Global Iteration 0
[04:58:11] Phase 4.2 Global Iteration 1
[05:00:12] Phase 4.3 Global Iteration 2
[05:01:13] Phase 5 Delay and Skew Optimization
[05:01:13] Phase 5.1 Delay CleanUp
[05:01:13] Phase 5.1.1 Update Timing
[05:02:14] Phase 5.2 Clock Skew Optimization
[05:02:44] Phase 6 Post Hold Fix
[05:02:44] Phase 6.1 Hold Fix Iter
[05:02:44] Phase 6.1.1 Update Timing
[05:03:45] Phase 7 Leaf Clock Prog Delay Opt
[05:04:46] Phase 8 Route finalize
[05:04:46] Phase 9 Verifying routed nets
[05:05:17] Phase 10 Depositing Routes
[05:05:47] Phase 11 Post Router Timing
[05:06:17] Finished 5th of 6 tasks (FPGA routing). Elapsed time: 00h 31m 27s 

[05:06:17] Starting bitstream generation..
[05:24:33] Creating bitmap...
[05:37:15] Writing bitstream ./level0_i_ulp_my_rm_partial.bit...
[05:37:15] Finished 6th of 6 tasks (FPGA bitstream generation). Elapsed time: 00h 30m 57s 
[05:39:12] Run vpl: Step impl: Completed
[05:39:12] Run vpl: FINISHED. Run Status: impl Complete!
INFO: [v++ 60-1441] [05:39:12] Run run_link: Step vpl: Completed
Time (s): cpu = 00:01:57 ; elapsed = 02:40:54 . Memory (MB): peak = 1577.793 ; gain = 0.000 ; free physical = 32094 ; free virtual = 138243
INFO: [v++ 60-1443] [05:39:12] Run run_link: Step rtdgen: Started
INFO: [v++ 60-1453] Command Line: rtdgen
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/xclbin/build/security_U50/aes128Cbc/_x/link/run_link
INFO: [v++ 60-991] clock name 'clk_kernel2_in' (clock ID '1') is being mapped to clock name 'KERNEL_CLK' in the xclbin
INFO: [v++ 60-991] clock name 'clk_kernel_in' (clock ID '0') is being mapped to clock name 'DATA_CLK' in the xclbin
INFO: [v++ 60-991] clock name 'hbm_aclk' (clock ID '') is being mapped to clock name 'hbm_aclk' in the xclbin
INFO: [v++ 60-1230] The compiler selected the following frequencies for the runtime controllable kernel clock(s) and scalable system clock(s): System (SYSTEM) clock: hbm_aclk = 450, Kernel (KERNEL) clock: clk_kernel2_in = 500, Kernel (DATA) clock: clk_kernel_in = 300
INFO: [v++ 60-1453] Command Line: cf2sw -a /home/jiong/bsc-project/xclbin/build/security_U50/aes128Cbc/_x/link/int/address_map.xml -sdsl /home/jiong/bsc-project/xclbin/build/security_U50/aes128Cbc/_x/link/int/sdsl.dat -xclbin /home/jiong/bsc-project/xclbin/build/security_U50/aes128Cbc/_x/link/int/xclbin_orig.xml -rtd /home/jiong/bsc-project/xclbin/build/security_U50/aes128Cbc/_x/link/int/aes128Cbc.rtd -o /home/jiong/bsc-project/xclbin/build/security_U50/aes128Cbc/_x/link/int/aes128Cbc.xml
INFO: [v++ 60-1652] Cf2sw returned exit code: 0
INFO: [v++ 60-2311] HPISystemDiagram::writeSystemDiagramAfterRunningVivado, rtdInputFilePath: /home/jiong/bsc-project/xclbin/build/security_U50/aes128Cbc/_x/link/int/aes128Cbc.rtd
INFO: [v++ 60-2312] HPISystemDiagram::writeSystemDiagramAfterRunningVivado, systemDiagramOutputFilePath: /home/jiong/bsc-project/xclbin/build/security_U50/aes128Cbc/_x/link/int/systemDiagramModelSlrBaseAddress.json
INFO: [v++ 60-1618] Launching 
INFO: [v++ 60-1441] [05:39:17] Run run_link: Step rtdgen: Completed
Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1577.793 ; gain = 0.000 ; free physical = 34842 ; free virtual = 140991
INFO: [v++ 60-1443] [05:39:17] Run run_link: Step xclbinutil: Started
INFO: [v++ 60-1453] Command Line: xclbinutil --add-section BITSTREAM:RAW:/home/jiong/bsc-project/xclbin/build/security_U50/aes128Cbc/_x/link/int/partial.bit --force --target hw --key-value SYS:dfx_enable:true --add-section :JSON:/home/jiong/bsc-project/xclbin/build/security_U50/aes128Cbc/_x/link/int/aes128Cbc.rtd --append-section :JSON:/home/jiong/bsc-project/xclbin/build/security_U50/aes128Cbc/_x/link/int/appendSection.rtd --add-section CLOCK_FREQ_TOPOLOGY:JSON:/home/jiong/bsc-project/xclbin/build/security_U50/aes128Cbc/_x/link/int/aes128Cbc_xml.rtd --add-section BUILD_METADATA:JSON:/home/jiong/bsc-project/xclbin/build/security_U50/aes128Cbc/_x/link/int/aes128Cbc_build.rtd --add-section EMBEDDED_METADATA:RAW:/home/jiong/bsc-project/xclbin/build/security_U50/aes128Cbc/_x/link/int/aes128Cbc.xml --add-section SYSTEM_METADATA:RAW:/home/jiong/bsc-project/xclbin/build/security_U50/aes128Cbc/_x/link/int/systemDiagramModelSlrBaseAddress.json --key-value SYS:PlatformVBNV:xilinx_u50_gen3x16_xdma_201920_3 --output /home/jiong/bsc-project/xclbin/build/security_U50/aes128Cbc/aes128Cbc.xclbin
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/xclbin/build/security_U50/aes128Cbc/_x/link/run_link
XRT Build Version: 2.12.427 (2021.2)
       Build Date: 2021-10-08 22:06:50
          Hash ID: 2719b6027e185000fc49783171631db03fc0ef79
Creating a default 'in-memory' xclbin image.

Section: 'BITSTREAM'(0) was successfully added.
Size   : 31711708 bytes
Format : RAW
File   : '/home/jiong/bsc-project/xclbin/build/security_U50/aes128Cbc/_x/link/int/partial.bit'

Section: 'MEM_TOPOLOGY'(6) was successfully added.
Format : JSON
File   : 'mem_topology'

Section: 'IP_LAYOUT'(8) was successfully added.
Format : JSON
File   : 'ip_layout'

Section: 'CONNECTIVITY'(7) was successfully added.
Format : JSON
File   : 'connectivity'

Section: 'CLOCK_FREQ_TOPOLOGY'(11) was successfully added.
Size   : 410 bytes
Format : JSON
File   : '/home/jiong/bsc-project/xclbin/build/security_U50/aes128Cbc/_x/link/int/aes128Cbc_xml.rtd'

Section: 'BUILD_METADATA'(14) was successfully added.
Size   : 3534 bytes
Format : JSON
File   : '/home/jiong/bsc-project/xclbin/build/security_U50/aes128Cbc/_x/link/int/aes128Cbc_build.rtd'

Section: 'EMBEDDED_METADATA'(2) was successfully added.
Size   : 7553 bytes
Format : RAW
File   : '/home/jiong/bsc-project/xclbin/build/security_U50/aes128Cbc/_x/link/int/aes128Cbc.xml'

Section: 'SYSTEM_METADATA'(22) was successfully added.
Size   : 17690 bytes
Format : RAW
File   : '/home/jiong/bsc-project/xclbin/build/security_U50/aes128Cbc/_x/link/int/systemDiagramModelSlrBaseAddress.json'

Section: 'PARTITION_METADATA'(20) was successfully appended to.
Format : JSON
File   : 'partition_metadata'

Section: 'IP_LAYOUT'(8) was successfully appended to.
Format : JSON
File   : 'ip_layout'
Successfully wrote (31769709 bytes) to the output file: /home/jiong/bsc-project/xclbin/build/security_U50/aes128Cbc/aes128Cbc.xclbin
Leaving xclbinutil.
INFO: [v++ 60-1441] [05:39:18] Run run_link: Step xclbinutil: Completed
Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.38 . Memory (MB): peak = 1577.793 ; gain = 0.000 ; free physical = 34850 ; free virtual = 141029
INFO: [v++ 60-1443] [05:39:18] Run run_link: Step xclbinutilinfo: Started
INFO: [v++ 60-1453] Command Line: xclbinutil --quiet --force --info /home/jiong/bsc-project/xclbin/build/security_U50/aes128Cbc/aes128Cbc.xclbin.info --input /home/jiong/bsc-project/xclbin/build/security_U50/aes128Cbc/aes128Cbc.xclbin
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/xclbin/build/security_U50/aes128Cbc/_x/link/run_link
INFO: [v++ 60-1441] [05:39:19] Run run_link: Step xclbinutilinfo: Completed
Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1577.793 ; gain = 0.000 ; free physical = 35311 ; free virtual = 141491
INFO: [v++ 60-1443] [05:39:19] Run run_link: Step generate_sc_driver: Started
INFO: [v++ 60-1453] Command Line: 
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/xclbin/build/security_U50/aes128Cbc/_x/link/run_link
INFO: [v++ 60-1441] [05:39:19] Run run_link: Step generate_sc_driver: Completed
Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1577.793 ; gain = 0.000 ; free physical = 35312 ; free virtual = 141492
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /home/jiong/bsc-project/xclbin/build/security_U50/aes128Cbc/_x/reports/link/system_estimate_aes128Cbc.xtxt
INFO: [v++ 60-586] Created /home/jiong/bsc-project/xclbin/build/security_U50/aes128Cbc/aes128Cbc.ltx
INFO: [v++ 60-586] Created aes128Cbc.xclbin
INFO: [v++ 60-1307] Run completed. Additional information can be found in:
	Guidance: /home/jiong/bsc-project/xclbin/build/security_U50/aes128Cbc/_x/reports/link/v++_link_aes128Cbc_guidance.html
	Timing Report: /home/jiong/bsc-project/xclbin/build/security_U50/aes128Cbc/_x/reports/link/imp/impl_1_hw_bb_locked_timing_summary_routed.rpt
	Vivado Log: /home/jiong/bsc-project/xclbin/build/security_U50/aes128Cbc/_x/logs/link/vivado.log
	Steps Log File: /home/jiong/bsc-project/xclbin/build/security_U50/aes128Cbc/_x/logs/link/link.steps.log

INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /home/jiong/bsc-project/xclbin/build/security_U50/aes128Cbc/aes128Cbc.xclbin.link_summary 
INFO: [v++ 60-791] Total elapsed time: 2h 42m 7s
INFO: [v++ 60-1653] Closing dispatch client.
rm -rf _x .Xil log report *.log

v++ -c -k  aes128CbcDec -I/home/jiong/bsc-project/components/common/include -I/home/jiong/bsc-project/components/security/include -I/home/jiong/bsc-project/kernels/security/include /home/jiong/bsc-project/kernels/security/src/aes128CbcDec.cpp -o aes128CbcDec.xo -t hw -g --platform /opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/xilinx_u50_gen3x16_xdma_201920_3.xpfm --log_dir log --report_dir report
Option Map File Used: '/share/xilinx/Vitis/2020.2/data/vitis/vpp/optMap.xml'

****** v++ v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ compile can be found at:
	Reports: /home/jiong/bsc-project/build/security_U50/aes128Cbc/report/aes128CbcDec
	Log files: /home/jiong/bsc-project/build/security_U50/aes128Cbc/log/aes128CbcDec
Running Dispatch Server on port:36081
INFO: [v++ 60-1548] Creating build summary session with primary output /home/jiong/bsc-project/build/security_U50/aes128Cbc/aes128CbcDec.xo.compile_summary, at Sun Jan 15 02:18:57 2023
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Sun Jan 15 02:18:57 2023
Running Rule Check Server on port:34127
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/jiong/bsc-project/build/security_U50/aes128Cbc/report/aes128CbcDec/v++_compile_aes128CbcDec_guidance.html', at Sun Jan 15 02:19:00 2023
INFO: [v++ 60-895]   Target platform: /opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/xilinx_u50_gen3x16_xdma_201920_3.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/hw/hw.xsa'
INFO: [v++ 74-74] Compiler Version string: 2020.2
INFO: [v++ 60-585] Compiling for hardware target
INFO: [v++ 60-423]   Target device: xilinx_u50_gen3x16_xdma_201920_3
INFO: [v++ 60-242] Creating kernel: 'aes128CbcDec'
WARNING: /share/xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.

===>The following messages were generated while  performing high-level synthesis for kernel: aes128CbcDec Log file: /home/jiong/bsc-project/build/security_U50/aes128Cbc/_x/aes128CbcDec/aes128CbcDec/vitis_hls.log :
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_817_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_817_1'
INFO: [v++ 204-61] Pipelining function 'process'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 20, function 'process'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_41_2'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_41_2'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_45_3'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_45_3'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_49_4'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 74, loop 'VITIS_LOOP_49_4'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_53_5'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_53_5'
INFO: [v++ 204-61] Pipelining loop 'decryption_cbc_loop'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 21, loop 'decryption_cbc_loop'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_34_2'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 71, loop 'VITIS_LOOP_34_2'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_41_3'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 71, loop 'VITIS_LOOP_41_3'
INFO: [v++ 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [v++ 200-789] **** Estimated Fmax: 411.00 MHz
INFO: [v++ 60-594] Finished kernel compilation
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /home/jiong/bsc-project/build/security_U50/aes128Cbc/report/aes128CbcDec/system_estimate_aes128CbcDec.xtxt
INFO: [v++ 60-586] Created aes128CbcDec.xo
INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /home/jiong/bsc-project/build/security_U50/aes128Cbc/aes128CbcDec.xo.compile_summary 
INFO: [v++ 60-791] Total elapsed time: 0h 4m 44s
INFO: [v++ 60-1653] Closing dispatch client.
v++ -c -k  aes128CbcEnc -I/home/jiong/bsc-project/components/common/include -I/home/jiong/bsc-project/components/security/include -I/home/jiong/bsc-project/kernels/security/include /home/jiong/bsc-project/kernels/security/src/aes128CbcEnc.cpp -o aes128CbcEnc.xo -t hw -g --platform /opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/xilinx_u50_gen3x16_xdma_201920_3.xpfm --log_dir log --report_dir report
Option Map File Used: '/share/xilinx/Vitis/2020.2/data/vitis/vpp/optMap.xml'

****** v++ v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ compile can be found at:
	Reports: /home/jiong/bsc-project/build/security_U50/aes128Cbc/report/aes128CbcEnc
	Log files: /home/jiong/bsc-project/build/security_U50/aes128Cbc/log/aes128CbcEnc
Running Dispatch Server on port:34095
INFO: [v++ 60-1548] Creating build summary session with primary output /home/jiong/bsc-project/build/security_U50/aes128Cbc/aes128CbcEnc.xo.compile_summary, at Sun Jan 15 02:23:46 2023
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Sun Jan 15 02:23:46 2023
Running Rule Check Server on port:38685
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/jiong/bsc-project/build/security_U50/aes128Cbc/report/aes128CbcEnc/v++_compile_aes128CbcEnc_guidance.html', at Sun Jan 15 02:23:50 2023
INFO: [v++ 60-895]   Target platform: /opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/xilinx_u50_gen3x16_xdma_201920_3.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/hw/hw.xsa'
INFO: [v++ 74-74] Compiler Version string: 2020.2
INFO: [v++ 60-585] Compiling for hardware target
INFO: [v++ 60-423]   Target device: xilinx_u50_gen3x16_xdma_201920_3
INFO: [v++ 60-242] Creating kernel: 'aes128CbcEnc'
WARNING: /share/xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.

===>The following messages were generated while  performing high-level synthesis for kernel: aes128CbcEnc Log file: /home/jiong/bsc-project/build/security_U50/aes128Cbc/_x/aes128CbcEnc/aes128CbcEnc/vitis_hls.log :
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_451_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_451_1'
INFO: [v++ 204-61] Pipelining function 'process'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 20, function 'process'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_41_2'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_41_2'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_45_3'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_45_3'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_49_4'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 74, loop 'VITIS_LOOP_49_4'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_53_5'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_53_5'
INFO: [v++ 204-61] Pipelining loop 'encryption_cbc_loop'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 19, Depth = 21, loop 'encryption_cbc_loop'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_34_2'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 71, loop 'VITIS_LOOP_34_2'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_41_3'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 71, loop 'VITIS_LOOP_41_3'
INFO: [v++ 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [v++ 200-789] **** Estimated Fmax: 352.24 MHz
INFO: [v++ 60-594] Finished kernel compilation
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /home/jiong/bsc-project/build/security_U50/aes128Cbc/report/aes128CbcEnc/system_estimate_aes128CbcEnc.xtxt
INFO: [v++ 60-586] Created aes128CbcEnc.xo
INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /home/jiong/bsc-project/build/security_U50/aes128Cbc/aes128CbcEnc.xo.compile_summary 
INFO: [v++ 60-791] Total elapsed time: 0h 3m 25s
INFO: [v++ 60-1653] Closing dispatch client.
v++ -l aes128CbcDec.xo aes128CbcEnc.xo -o aes128Cbc.xclbin -t hw -g --platform /opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/xilinx_u50_gen3x16_xdma_201920_3.xpfm --config config_link.cfg --optimize 2
Option Map File Used: '/share/xilinx/Vitis/2020.2/data/vitis/vpp/optMap.xml'

****** v++ v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ link can be found at:
	Reports: /home/jiong/bsc-project/build/security_U50/aes128Cbc/_x/reports/link
	Log files: /home/jiong/bsc-project/build/security_U50/aes128Cbc/_x/logs/link
Running Dispatch Server on port:45915
INFO: [v++ 60-1548] Creating build summary session with primary output /home/jiong/bsc-project/build/security_U50/aes128Cbc/aes128Cbc.xclbin.link_summary, at Sun Jan 15 02:27:17 2023
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Sun Jan 15 02:27:17 2023
Running Rule Check Server on port:42959
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/jiong/bsc-project/build/security_U50/aes128Cbc/_x/reports/link/v++_link_aes128Cbc_guidance.html', at Sun Jan 15 02:27:20 2023
INFO: [v++ 60-895]   Target platform: /opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/xilinx_u50_gen3x16_xdma_201920_3.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/hw/hw.xsa'
INFO: [v++ 74-74] Compiler Version string: 2020.2
INFO: [v++ 60-629] Linking for hardware target
INFO: [v++ 60-423]   Target device: xilinx_u50_gen3x16_xdma_201920_3
INFO: [v++ 60-1332] Run 'run_link' status: Not started
INFO: [v++ 60-1443] [02:27:27] Run run_link: Step system_link: Started
INFO: [v++ 60-1453] Command Line: system_link --xo /home/jiong/bsc-project/build/security_U50/aes128Cbc/aes128CbcDec.xo --xo /home/jiong/bsc-project/build/security_U50/aes128Cbc/aes128CbcEnc.xo --config /home/jiong/bsc-project/build/security_U50/aes128Cbc/_x/link/int/syslinkConfig.ini --xpfm /opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/xilinx_u50_gen3x16_xdma_201920_3.xpfm --target hw --output_dir /home/jiong/bsc-project/build/security_U50/aes128Cbc/_x/link/int --temp_dir /home/jiong/bsc-project/build/security_U50/aes128Cbc/_x/link/sys_link
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/build/security_U50/aes128Cbc/_x/link/run_link
INFO: [SYSTEM_LINK 60-1316] Initiating connection to rulecheck server, at Sun Jan 15 02:27:32 2023
INFO: [SYSTEM_LINK 82-70] Extracting xo v3 file /home/jiong/bsc-project/build/security_U50/aes128Cbc/aes128CbcDec.xo
INFO: [SYSTEM_LINK 82-70] Extracting xo v3 file /home/jiong/bsc-project/build/security_U50/aes128Cbc/aes128CbcEnc.xo
INFO: [SYSTEM_LINK 82-53] Creating IP database /home/jiong/bsc-project/build/security_U50/aes128Cbc/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-38] [02:27:33] build_xd_ip_db started: /share/xilinx/Vitis/2020.2/bin/build_xd_ip_db -ip_search 0  -sds-pf /home/jiong/bsc-project/build/security_U50/aes128Cbc/_x/link/sys_link/hw.hpfm -clkid 0 -ip /home/jiong/bsc-project/build/security_U50/aes128Cbc/_x/link/sys_link/iprepo/xilinx_com_hls_aes128CbcDec_1_0,aes128CbcDec -ip /home/jiong/bsc-project/build/security_U50/aes128Cbc/_x/link/sys_link/iprepo/xilinx_com_hls_aes128CbcEnc_1_0,aes128CbcEnc -o /home/jiong/bsc-project/build/security_U50/aes128Cbc/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-37] [02:27:50] build_xd_ip_db finished successfully
Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 1684.055 ; gain = 0.000 ; free physical = 56277 ; free virtual = 216938
INFO: [SYSTEM_LINK 82-51] Create system connectivity graph
INFO: [SYSTEM_LINK 82-102] Applying explicit connections to the system connectivity graph: /home/jiong/bsc-project/build/security_U50/aes128Cbc/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [SYSTEM_LINK 82-38] [02:27:50] cfgen started: /share/xilinx/Vitis/2020.2/bin/cfgen  -nk aes128CbcDec:1:aes128CbcDec_1 -nk aes128CbcEnc:1:aes128CbcEnc_1 -dmclkid 0 -r /home/jiong/bsc-project/build/security_U50/aes128Cbc/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o /home/jiong/bsc-project/build/security_U50/aes128Cbc/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [CFGEN 83-0] Kernel Specs: 
INFO: [CFGEN 83-0]   kernel: aes128CbcDec, num: 1  {aes128CbcDec_1}
INFO: [CFGEN 83-0]   kernel: aes128CbcEnc, num: 1  {aes128CbcEnc_1}
INFO: [CFGEN 83-2226] Inferring mapping for argument aes128CbcDec_1.cipherTextBuffer to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument aes128CbcDec_1.cipherKey to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument aes128CbcDec_1.initVec to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument aes128CbcDec_1.plainTextBuffer to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument aes128CbcEnc_1.plainTextBuffer to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument aes128CbcEnc_1.cipherKey to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument aes128CbcEnc_1.initVec to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument aes128CbcEnc_1.cipherTextBuffer to HBM[0]
INFO: [SYSTEM_LINK 82-37] [02:27:53] cfgen finished successfully
Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1684.055 ; gain = 0.000 ; free physical = 56281 ; free virtual = 216942
INFO: [SYSTEM_LINK 82-52] Create top-level block diagram
INFO: [SYSTEM_LINK 82-38] [02:27:53] cf2bd started: /share/xilinx/Vitis/2020.2/bin/cf2bd  --linux --trace_buffer 1024 --input_file /home/jiong/bsc-project/build/security_U50/aes128Cbc/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml --ip_db /home/jiong/bsc-project/build/security_U50/aes128Cbc/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml --cf_name dr --working_dir /home/jiong/bsc-project/build/security_U50/aes128Cbc/_x/link/sys_link/_sysl/.xsd --temp_dir /home/jiong/bsc-project/build/security_U50/aes128Cbc/_x/link/sys_link --output_dir /home/jiong/bsc-project/build/security_U50/aes128Cbc/_x/link/int --target_bd ulp.bd
INFO: [CF2BD 82-31] Launching cf2xd: cf2xd -linux -trace-buffer 1024 -i /home/jiong/bsc-project/build/security_U50/aes128Cbc/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml -r /home/jiong/bsc-project/build/security_U50/aes128Cbc/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o dr.xml
INFO: [CF2BD 82-28] cf2xd finished successfully
INFO: [CF2BD 82-31] Launching cf_xsd: cf_xsd -disable-address-gen -bd ulp.bd -dn dr -dp /home/jiong/bsc-project/build/security_U50/aes128Cbc/_x/link/sys_link/_sysl/.xsd
INFO: [CF2BD 82-28] cf_xsd finished successfully
INFO: [SYSTEM_LINK 82-37] [02:27:59] cf2bd finished successfully
Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1684.055 ; gain = 0.000 ; free physical = 56265 ; free virtual = 216930
INFO: [v++ 60-1441] [02:27:59] Run run_link: Step system_link: Completed
Time (s): cpu = 00:00:36 ; elapsed = 00:00:32 . Memory (MB): peak = 1577.793 ; gain = 0.000 ; free physical = 56307 ; free virtual = 216968
INFO: [v++ 60-1443] [02:27:59] Run run_link: Step cf2sw: Started
INFO: [v++ 60-1453] Command Line: cf2sw -sdsl /home/jiong/bsc-project/build/security_U50/aes128Cbc/_x/link/int/sdsl.dat -rtd /home/jiong/bsc-project/build/security_U50/aes128Cbc/_x/link/int/cf2sw.rtd -nofilter /home/jiong/bsc-project/build/security_U50/aes128Cbc/_x/link/int/cf2sw_full.rtd -xclbin /home/jiong/bsc-project/build/security_U50/aes128Cbc/_x/link/int/xclbin_orig.xml -o /home/jiong/bsc-project/build/security_U50/aes128Cbc/_x/link/int/xclbin_orig.1.xml
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/build/security_U50/aes128Cbc/_x/link/run_link
INFO: [v++ 60-1441] [02:28:06] Run run_link: Step cf2sw: Completed
Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1577.793 ; gain = 0.000 ; free physical = 56307 ; free virtual = 216968
INFO: [v++ 60-1443] [02:28:06] Run run_link: Step rtd2_system_diagram: Started
INFO: [v++ 60-1453] Command Line: rtd2SystemDiagram
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/build/security_U50/aes128Cbc/_x/link/run_link
INFO: [v++ 60-1441] [02:28:10] Run run_link: Step rtd2_system_diagram: Completed
Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:03 . Memory (MB): peak = 1577.793 ; gain = 0.000 ; free physical = 55883 ; free virtual = 216545
INFO: [v++ 60-1443] [02:28:10] Run run_link: Step vpl: Started
INFO: [v++ 60-1453] Command Line: vpl -t hw -f /opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/xilinx_u50_gen3x16_xdma_201920_3.xpfm -g --remote_ip_cache /home/jiong/bsc-project/build/security_U50/aes128Cbc/.ipcache --output_dir /home/jiong/bsc-project/build/security_U50/aes128Cbc/_x/link/int --log_dir /home/jiong/bsc-project/build/security_U50/aes128Cbc/_x/logs/link --report_dir /home/jiong/bsc-project/build/security_U50/aes128Cbc/_x/reports/link --config /home/jiong/bsc-project/build/security_U50/aes128Cbc/_x/link/int/vplConfig.ini -k /home/jiong/bsc-project/build/security_U50/aes128Cbc/_x/link/int/kernel_info.dat --webtalk_flag Vitis --temp_dir /home/jiong/bsc-project/build/security_U50/aes128Cbc/_x/link --no-info --iprepo /home/jiong/bsc-project/build/security_U50/aes128Cbc/_x/link/int/xo/ip_repo/xilinx_com_hls_aes128CbcEnc_1_0 --iprepo /home/jiong/bsc-project/build/security_U50/aes128Cbc/_x/link/int/xo/ip_repo/xilinx_com_hls_aes128CbcDec_1_0 --messageDb /home/jiong/bsc-project/build/security_U50/aes128Cbc/_x/link/run_link/vpl.pb /home/jiong/bsc-project/build/security_U50/aes128Cbc/_x/link/int/dr.bd.tcl
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/build/security_U50/aes128Cbc/_x/link/run_link

****** vpl v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [VPL 60-839] Read in kernel information from file '/home/jiong/bsc-project/build/security_U50/aes128Cbc/_x/link/int/kernel_info.dat'.
INFO: [VPL 74-74] Compiler Version string: 2020.2
INFO: [VPL 60-423]   Target device: xilinx_u50_gen3x16_xdma_201920_3
INFO: [VPL 60-1032] Extracting hardware platform to /home/jiong/bsc-project/build/security_U50/aes128Cbc/_x/link/vivado/vpl/.local/hw_platform
WARNING: /share/xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.
[02:28:49] Run vpl: Step create_project: Started
Creating Vivado project.
[02:28:55] Run vpl: Step create_project: Completed
[02:28:55] Run vpl: Step create_bd: Started
[02:30:12] Run vpl: Step create_bd: RUNNING...
[02:30:52] Run vpl: Step create_bd: Completed
[02:30:52] Run vpl: Step update_bd: Started
[02:30:52] Run vpl: Step update_bd: Completed
[02:30:52] Run vpl: Step generate_target: Started
[02:32:08] Run vpl: Step generate_target: RUNNING...
[02:32:31] Run vpl: Step generate_target: Completed
[02:32:31] Run vpl: Step config_hw_runs: Started
[02:32:36] Run vpl: Step config_hw_runs: Completed
[02:32:36] Run vpl: Step synth: Started
[02:33:07] Block-level synthesis in progress, 0 of 9 jobs complete, 6 jobs running.
[02:33:38] Block-level synthesis in progress, 0 of 9 jobs complete, 6 jobs running.
[02:34:08] Block-level synthesis in progress, 0 of 9 jobs complete, 6 jobs running.
[02:34:39] Block-level synthesis in progress, 0 of 9 jobs complete, 6 jobs running.
[02:35:09] Block-level synthesis in progress, 2 of 9 jobs complete, 4 jobs running.
[02:35:39] Block-level synthesis in progress, 4 of 9 jobs complete, 3 jobs running.
[02:36:09] Block-level synthesis in progress, 4 of 9 jobs complete, 4 jobs running.
[02:36:39] Block-level synthesis in progress, 5 of 9 jobs complete, 3 jobs running.
[02:37:10] Block-level synthesis in progress, 5 of 9 jobs complete, 3 jobs running.
[02:37:40] Block-level synthesis in progress, 6 of 9 jobs complete, 2 jobs running.
[02:38:10] Block-level synthesis in progress, 6 of 9 jobs complete, 3 jobs running.
[02:38:40] Block-level synthesis in progress, 6 of 9 jobs complete, 3 jobs running.
[02:39:10] Block-level synthesis in progress, 6 of 9 jobs complete, 3 jobs running.
[02:39:41] Block-level synthesis in progress, 6 of 9 jobs complete, 3 jobs running.
[02:40:11] Block-level synthesis in progress, 6 of 9 jobs complete, 3 jobs running.
[02:40:41] Block-level synthesis in progress, 7 of 9 jobs complete, 2 jobs running.
[02:41:11] Block-level synthesis in progress, 8 of 9 jobs complete, 1 job running.
[02:41:42] Block-level synthesis in progress, 8 of 9 jobs complete, 1 job running.
[02:42:12] Block-level synthesis in progress, 8 of 9 jobs complete, 1 job running.
[02:42:42] Block-level synthesis in progress, 8 of 9 jobs complete, 1 job running.
[02:43:13] Block-level synthesis in progress, 8 of 9 jobs complete, 1 job running.
[02:43:43] Block-level synthesis in progress, 8 of 9 jobs complete, 1 job running.
[02:44:13] Block-level synthesis in progress, 8 of 9 jobs complete, 1 job running.
[02:44:43] Block-level synthesis in progress, 8 of 9 jobs complete, 1 job running.
[02:45:13] Block-level synthesis in progress, 8 of 9 jobs complete, 1 job running.
[02:45:43] Block-level synthesis in progress, 8 of 9 jobs complete, 1 job running.
[02:46:14] Block-level synthesis in progress, 8 of 9 jobs complete, 1 job running.
[02:46:44] Block-level synthesis in progress, 8 of 9 jobs complete, 1 job running.
[02:47:14] Block-level synthesis in progress, 8 of 9 jobs complete, 1 job running.
[02:47:44] Block-level synthesis in progress, 8 of 9 jobs complete, 1 job running.
[02:48:15] Block-level synthesis in progress, 8 of 9 jobs complete, 1 job running.
[02:48:45] Block-level synthesis in progress, 8 of 9 jobs complete, 1 job running.
[02:49:15] Block-level synthesis in progress, 8 of 9 jobs complete, 1 job running.
[02:49:45] Block-level synthesis in progress, 9 of 9 jobs complete, 0 jobs running.
[02:50:16] Top-level synthesis in progress.
[02:50:46] Top-level synthesis in progress.
[02:51:16] Top-level synthesis in progress.
[02:51:46] Top-level synthesis in progress.
[02:52:17] Top-level synthesis in progress.
[02:52:48] Top-level synthesis in progress.
[02:53:13] Run vpl: Step synth: Completed
[02:53:13] Run vpl: Step impl: Started
[03:09:55] Finished 2nd of 6 tasks (FPGA linking synthesized kernels to platform). Elapsed time: 00h 41m 40s 

[03:09:55] Starting logic optimization..
[03:11:56] Phase 1 Retarget
[03:12:26] Phase 2 Constant propagation
[03:12:57] Phase 3 Sweep
[03:13:57] Phase 4 BUFG optimization
[03:14:28] Phase 5 Shift Register Optimization
[03:14:58] Phase 6 Post Processing Netlist
[03:18:31] Finished 3rd of 6 tasks (FPGA logic optimization). Elapsed time: 00h 08m 36s 

[03:18:31] Starting logic placement..
[03:20:02] Phase 1 Placer Initialization
[03:20:02] Phase 1.1 Placer Initialization Netlist Sorting
[03:25:05] Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
[03:27:06] Phase 1.3 Build Placer Netlist Model
[03:29:38] Phase 1.4 Constrain Clocks/Macros
[03:30:08] Phase 2 Global Placement
[03:30:08] Phase 2.1 Floorplanning
[03:31:09] Phase 2.1.1 Partition Driven Placement
[03:31:09] Phase 2.1.1.1 PBP: Partition Driven Placement
[03:32:09] Phase 2.1.1.2 PBP: Clock Region Placement
[03:36:13] Phase 2.1.1.3 PBP: Compute Congestion
[03:36:13] Phase 2.1.1.4 PBP: UpdateTiming
[03:36:43] Phase 2.1.1.5 PBP: Add part constraints
[03:36:43] Phase 2.2 Update Timing before SLR Path Opt
[03:37:14] Phase 2.3 Global Placement Core
[03:48:22] Phase 2.3.1 Physical Synthesis In Placer
[03:51:55] Phase 3 Detail Placement
[03:51:55] Phase 3.1 Commit Multi Column Macros
[03:51:55] Phase 3.2 Commit Most Macros & LUTRAMs
[03:53:26] Phase 3.3 Small Shape DP
[03:53:26] Phase 3.3.1 Small Shape Clustering
[03:54:28] Phase 3.3.2 Flow Legalize Slice Clusters
[03:54:28] Phase 3.3.3 Slice Area Swap
[03:56:30] Phase 3.4 Place Remaining
[03:56:30] Phase 3.5 Re-assign LUT pins
[03:57:00] Phase 3.6 Pipeline Register Optimization
[03:57:00] Phase 3.7 Fast Optimization
[03:58:01] Phase 4 Post Placement Optimization and Clean-Up
[03:58:01] Phase 4.1 Post Commit Optimization
[03:59:32] Phase 4.1.1 Post Placement Optimization
[03:59:32] Phase 4.1.1.1 BUFG Insertion
[03:59:32] Phase 1 Physical Synthesis Initialization
[04:00:32] Phase 4.1.1.2 BUFG Replication
[04:02:04] Phase 4.1.1.3 Replication
[04:03:35] Phase 4.2 Post Placement Cleanup
[04:03:35] Phase 4.3 Placer Reporting
[04:03:35] Phase 4.3.1 Print Estimated Congestion
[04:04:06] Phase 4.4 Final Placement Cleanup
[04:09:09] Finished 4th of 6 tasks (FPGA logic placement). Elapsed time: 00h 50m 38s 

[04:09:09] Starting logic routing..
[04:10:10] Phase 1 Build RT Design
[04:13:13] Phase 2 Router Initialization
[04:13:13] Phase 2.1 Fix Topology Constraints
[04:17:46] Phase 2.2 Pre Route Cleanup
[04:18:17] Phase 2.3 Global Clock Net Routing
[04:19:18] Phase 2.4 Update Timing
[04:21:50] Phase 2.5 Update Timing for Bus Skew
[04:21:50] Phase 2.5.1 Update Timing
[04:22:51] Phase 3 Initial Routing
[04:22:51] Phase 3.1 Global Routing
[04:23:52] Phase 4 Rip-up And Reroute
[04:23:52] Phase 4.1 Global Iteration 0
[04:35:02] Phase 4.2 Global Iteration 1
[04:37:04] Phase 4.3 Global Iteration 2
[04:38:05] Phase 5 Delay and Skew Optimization
[04:38:05] Phase 5.1 Delay CleanUp
[04:38:05] Phase 5.1.1 Update Timing
[04:39:06] Phase 5.2 Clock Skew Optimization
[04:39:37] Phase 6 Post Hold Fix
[04:39:37] Phase 6.1 Hold Fix Iter
[04:39:37] Phase 6.1.1 Update Timing
[04:40:38] Phase 7 Leaf Clock Prog Delay Opt
[04:41:39] Phase 8 Route finalize
[04:42:09] Phase 9 Verifying routed nets
[04:42:09] Phase 10 Depositing Routes
[04:43:10] Phase 11 Post Router Timing
[04:43:10] Finished 5th of 6 tasks (FPGA routing). Elapsed time: 00h 34m 00s 

[04:43:10] Starting bitstream generation..
[04:59:24] Creating bitmap...
[05:10:02] Writing bitstream ./level0_i_ulp_my_rm_partial.bit...
[05:10:02] Finished 6th of 6 tasks (FPGA bitstream generation). Elapsed time: 00h 26m 52s 
[05:11:50] Run vpl: Step impl: Completed
[05:11:51] Run vpl: FINISHED. Run Status: impl Complete!
INFO: [v++ 60-1441] [05:11:51] Run run_link: Step vpl: Completed
Time (s): cpu = 00:02:00 ; elapsed = 02:43:42 . Memory (MB): peak = 1577.793 ; gain = 0.000 ; free physical = 11302 ; free virtual = 154489
INFO: [v++ 60-1443] [05:11:51] Run run_link: Step rtdgen: Started
INFO: [v++ 60-1453] Command Line: rtdgen
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/build/security_U50/aes128Cbc/_x/link/run_link
INFO: [v++ 60-991] clock name 'clk_kernel2_in' (clock ID '1') is being mapped to clock name 'KERNEL_CLK' in the xclbin
INFO: [v++ 60-991] clock name 'clk_kernel_in' (clock ID '0') is being mapped to clock name 'DATA_CLK' in the xclbin
INFO: [v++ 60-991] clock name 'hbm_aclk' (clock ID '') is being mapped to clock name 'hbm_aclk' in the xclbin
INFO: [v++ 60-1230] The compiler selected the following frequencies for the runtime controllable kernel clock(s) and scalable system clock(s): System (SYSTEM) clock: hbm_aclk = 450, Kernel (KERNEL) clock: clk_kernel2_in = 500, Kernel (DATA) clock: clk_kernel_in = 300
INFO: [v++ 60-1453] Command Line: cf2sw -a /home/jiong/bsc-project/build/security_U50/aes128Cbc/_x/link/int/address_map.xml -sdsl /home/jiong/bsc-project/build/security_U50/aes128Cbc/_x/link/int/sdsl.dat -xclbin /home/jiong/bsc-project/build/security_U50/aes128Cbc/_x/link/int/xclbin_orig.xml -rtd /home/jiong/bsc-project/build/security_U50/aes128Cbc/_x/link/int/aes128Cbc.rtd -o /home/jiong/bsc-project/build/security_U50/aes128Cbc/_x/link/int/aes128Cbc.xml
INFO: [v++ 60-1652] Cf2sw returned exit code: 0
INFO: [v++ 60-2311] HPISystemDiagram::writeSystemDiagramAfterRunningVivado, rtdInputFilePath: /home/jiong/bsc-project/build/security_U50/aes128Cbc/_x/link/int/aes128Cbc.rtd
INFO: [v++ 60-2312] HPISystemDiagram::writeSystemDiagramAfterRunningVivado, systemDiagramOutputFilePath: /home/jiong/bsc-project/build/security_U50/aes128Cbc/_x/link/int/systemDiagramModelSlrBaseAddress.json
INFO: [v++ 60-1618] Launching 
INFO: [v++ 60-1441] [05:11:58] Run run_link: Step rtdgen: Completed
Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1577.793 ; gain = 0.000 ; free physical = 14185 ; free virtual = 157405
INFO: [v++ 60-1443] [05:11:58] Run run_link: Step xclbinutil: Started
INFO: [v++ 60-1453] Command Line: xclbinutil --add-section BITSTREAM:RAW:/home/jiong/bsc-project/build/security_U50/aes128Cbc/_x/link/int/partial.bit --force --target hw --key-value SYS:dfx_enable:true --add-section :JSON:/home/jiong/bsc-project/build/security_U50/aes128Cbc/_x/link/int/aes128Cbc.rtd --append-section :JSON:/home/jiong/bsc-project/build/security_U50/aes128Cbc/_x/link/int/appendSection.rtd --add-section CLOCK_FREQ_TOPOLOGY:JSON:/home/jiong/bsc-project/build/security_U50/aes128Cbc/_x/link/int/aes128Cbc_xml.rtd --add-section BUILD_METADATA:JSON:/home/jiong/bsc-project/build/security_U50/aes128Cbc/_x/link/int/aes128Cbc_build.rtd --add-section EMBEDDED_METADATA:RAW:/home/jiong/bsc-project/build/security_U50/aes128Cbc/_x/link/int/aes128Cbc.xml --add-section SYSTEM_METADATA:RAW:/home/jiong/bsc-project/build/security_U50/aes128Cbc/_x/link/int/systemDiagramModelSlrBaseAddress.json --key-value SYS:PlatformVBNV:xilinx_u50_gen3x16_xdma_201920_3 --output /home/jiong/bsc-project/build/security_U50/aes128Cbc/aes128Cbc.xclbin
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/build/security_U50/aes128Cbc/_x/link/run_link
XRT Build Version: 2.12.427 (2021.2)
       Build Date: 2021-10-08 22:06:50
          Hash ID: 2719b6027e185000fc49783171631db03fc0ef79
Creating a default 'in-memory' xclbin image.

Section: 'BITSTREAM'(0) was successfully added.
Size   : 31716480 bytes
Format : RAW
File   : '/home/jiong/bsc-project/build/security_U50/aes128Cbc/_x/link/int/partial.bit'

Section: 'MEM_TOPOLOGY'(6) was successfully added.
Format : JSON
File   : 'mem_topology'

Section: 'IP_LAYOUT'(8) was successfully added.
Format : JSON
File   : 'ip_layout'

Section: 'CONNECTIVITY'(7) was successfully added.
Format : JSON
File   : 'connectivity'

Section: 'CLOCK_FREQ_TOPOLOGY'(11) was successfully added.
Size   : 410 bytes
Format : JSON
File   : '/home/jiong/bsc-project/build/security_U50/aes128Cbc/_x/link/int/aes128Cbc_xml.rtd'

Section: 'BUILD_METADATA'(14) was successfully added.
Size   : 3534 bytes
Format : JSON
File   : '/home/jiong/bsc-project/build/security_U50/aes128Cbc/_x/link/int/aes128Cbc_build.rtd'

Section: 'EMBEDDED_METADATA'(2) was successfully added.
Size   : 7553 bytes
Format : RAW
File   : '/home/jiong/bsc-project/build/security_U50/aes128Cbc/_x/link/int/aes128Cbc.xml'

Section: 'SYSTEM_METADATA'(22) was successfully added.
Size   : 17690 bytes
Format : RAW
File   : '/home/jiong/bsc-project/build/security_U50/aes128Cbc/_x/link/int/systemDiagramModelSlrBaseAddress.json'

Section: 'PARTITION_METADATA'(20) was successfully appended to.
Format : JSON
File   : 'partition_metadata'

Section: 'IP_LAYOUT'(8) was successfully appended to.
Format : JSON
File   : 'ip_layout'
Successfully wrote (31774477 bytes) to the output file: /home/jiong/bsc-project/build/security_U50/aes128Cbc/aes128Cbc.xclbin
Leaving xclbinutil.
INFO: [v++ 60-1441] [05:11:58] Run run_link: Step xclbinutil: Completed
Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.38 . Memory (MB): peak = 1577.793 ; gain = 0.000 ; free physical = 14124 ; free virtual = 157373
INFO: [v++ 60-1443] [05:11:58] Run run_link: Step xclbinutilinfo: Started
INFO: [v++ 60-1453] Command Line: xclbinutil --quiet --force --info /home/jiong/bsc-project/build/security_U50/aes128Cbc/aes128Cbc.xclbin.info --input /home/jiong/bsc-project/build/security_U50/aes128Cbc/aes128Cbc.xclbin
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/build/security_U50/aes128Cbc/_x/link/run_link
INFO: [v++ 60-1441] [05:12:00] Run run_link: Step xclbinutilinfo: Completed
Time (s): cpu = 00:00:00.96 ; elapsed = 00:00:01 . Memory (MB): peak = 1577.793 ; gain = 0.000 ; free physical = 14041 ; free virtual = 157291
INFO: [v++ 60-1443] [05:12:00] Run run_link: Step generate_sc_driver: Started
INFO: [v++ 60-1453] Command Line: 
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/build/security_U50/aes128Cbc/_x/link/run_link
INFO: [v++ 60-1441] [05:12:00] Run run_link: Step generate_sc_driver: Completed
Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1577.793 ; gain = 0.000 ; free physical = 14041 ; free virtual = 157291
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /home/jiong/bsc-project/build/security_U50/aes128Cbc/_x/reports/link/system_estimate_aes128Cbc.xtxt
INFO: [v++ 60-586] Created /home/jiong/bsc-project/build/security_U50/aes128Cbc/aes128Cbc.ltx
INFO: [v++ 60-586] Created aes128Cbc.xclbin
INFO: [v++ 60-1307] Run completed. Additional information can be found in:
	Guidance: /home/jiong/bsc-project/build/security_U50/aes128Cbc/_x/reports/link/v++_link_aes128Cbc_guidance.html
	Timing Report: /home/jiong/bsc-project/build/security_U50/aes128Cbc/_x/reports/link/imp/impl_1_hw_bb_locked_timing_summary_routed.rpt
	Vivado Log: /home/jiong/bsc-project/build/security_U50/aes128Cbc/_x/logs/link/vivado.log
	Steps Log File: /home/jiong/bsc-project/build/security_U50/aes128Cbc/_x/logs/link/link.steps.log

INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /home/jiong/bsc-project/build/security_U50/aes128Cbc/aes128Cbc.xclbin.link_summary 
INFO: [v++ 60-791] Total elapsed time: 2h 44m 53s
INFO: [v++ 60-1653] Closing dispatch client.
v++ -c -k  aes128CbcDec -I/home/jiong/bsc-project/components/common/include -I/home/jiong/bsc-project/components/security/include -I/home/jiong/bsc-project/kernels/security/include /home/jiong/bsc-project/kernels/security/src/aes128CbcDec.cpp -o aes128CbcDec.xo -t hw -g --platform /opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/xilinx_u50_gen3x16_xdma_201920_3.xpfm --log_dir log --report_dir report
Option Map File Used: '/share/xilinx/Vitis/2020.2/data/vitis/vpp/optMap.xml'

****** v++ v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ compile can be found at:
	Reports: /home/jiong/bsc-project/build/security_U50/aes128Cbc/report/aes128CbcDec
	Log files: /home/jiong/bsc-project/build/security_U50/aes128Cbc/log/aes128CbcDec
Running Dispatch Server on port:37167
INFO: [v++ 60-1548] Creating build summary session with primary output /home/jiong/bsc-project/build/security_U50/aes128Cbc/aes128CbcDec.xo.compile_summary, at Sun Jan 15 14:13:03 2023
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Sun Jan 15 14:13:04 2023
Running Rule Check Server on port:42333
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/jiong/bsc-project/build/security_U50/aes128Cbc/report/aes128CbcDec/v++_compile_aes128CbcDec_guidance.html', at Sun Jan 15 14:13:07 2023
INFO: [v++ 60-895]   Target platform: /opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/xilinx_u50_gen3x16_xdma_201920_3.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/hw/hw.xsa'
INFO: [v++ 74-74] Compiler Version string: 2020.2
INFO: [v++ 60-585] Compiling for hardware target
INFO: [v++ 60-423]   Target device: xilinx_u50_gen3x16_xdma_201920_3
INFO: [v++ 60-242] Creating kernel: 'aes128CbcDec'
WARNING: /share/xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.

===>The following messages were generated while  performing high-level synthesis for kernel: aes128CbcDec Log file: /home/jiong/bsc-project/build/security_U50/aes128Cbc/_x/aes128CbcDec/aes128CbcDec/vitis_hls.log :
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_817_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_817_1'
INFO: [v++ 204-61] Pipelining function 'process'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 20, function 'process'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_41_2'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_41_2'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_45_3'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_45_3'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_49_4'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 74, loop 'VITIS_LOOP_49_4'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_53_5'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_53_5'
INFO: [v++ 204-61] Pipelining loop 'decryption_cbc_loop'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 22, loop 'decryption_cbc_loop'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_34_2'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 71, loop 'VITIS_LOOP_34_2'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_41_3'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 71, loop 'VITIS_LOOP_41_3'
INFO: [v++ 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [v++ 200-789] **** Estimated Fmax: 411.00 MHz
INFO: [v++ 60-594] Finished kernel compilation
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /home/jiong/bsc-project/build/security_U50/aes128Cbc/report/aes128CbcDec/system_estimate_aes128CbcDec.xtxt
INFO: [v++ 60-586] Created aes128CbcDec.xo
INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /home/jiong/bsc-project/build/security_U50/aes128Cbc/aes128CbcDec.xo.compile_summary 
INFO: [v++ 60-791] Total elapsed time: 0h 2m 22s
INFO: [v++ 60-1653] Closing dispatch client.
v++ -c -k  aes128CbcEnc -I/home/jiong/bsc-project/components/common/include -I/home/jiong/bsc-project/components/security/include -I/home/jiong/bsc-project/kernels/security/include /home/jiong/bsc-project/kernels/security/src/aes128CbcEnc.cpp -o aes128CbcEnc.xo -t hw -g --platform /opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/xilinx_u50_gen3x16_xdma_201920_3.xpfm --log_dir log --report_dir report
Option Map File Used: '/share/xilinx/Vitis/2020.2/data/vitis/vpp/optMap.xml'

****** v++ v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ compile can be found at:
	Reports: /home/jiong/bsc-project/build/security_U50/aes128Cbc/report/aes128CbcEnc
	Log files: /home/jiong/bsc-project/build/security_U50/aes128Cbc/log/aes128CbcEnc
Running Dispatch Server on port:33493
INFO: [v++ 60-1548] Creating build summary session with primary output /home/jiong/bsc-project/build/security_U50/aes128Cbc/aes128CbcEnc.xo.compile_summary, at Sun Jan 15 14:15:30 2023
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Sun Jan 15 14:15:30 2023
Running Rule Check Server on port:38035
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/jiong/bsc-project/build/security_U50/aes128Cbc/report/aes128CbcEnc/v++_compile_aes128CbcEnc_guidance.html', at Sun Jan 15 14:15:34 2023
INFO: [v++ 60-895]   Target platform: /opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/xilinx_u50_gen3x16_xdma_201920_3.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/hw/hw.xsa'
INFO: [v++ 74-74] Compiler Version string: 2020.2
INFO: [v++ 60-585] Compiling for hardware target
INFO: [v++ 60-423]   Target device: xilinx_u50_gen3x16_xdma_201920_3
INFO: [v++ 60-242] Creating kernel: 'aes128CbcEnc'
WARNING: /share/xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.

===>The following messages were generated while  performing high-level synthesis for kernel: aes128CbcEnc Log file: /home/jiong/bsc-project/build/security_U50/aes128Cbc/_x/aes128CbcEnc/aes128CbcEnc/vitis_hls.log :
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_451_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_451_1'
INFO: [v++ 204-61] Pipelining function 'process'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 20, function 'process'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_41_2'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_41_2'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_45_3'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_45_3'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_49_4'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 74, loop 'VITIS_LOOP_49_4'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_53_5'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_53_5'
INFO: [v++ 204-61] Pipelining loop 'encryption_cbc_loop'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 19, Depth = 22, loop 'encryption_cbc_loop'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_34_2'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 71, loop 'VITIS_LOOP_34_2'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_41_3'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 71, loop 'VITIS_LOOP_41_3'
INFO: [v++ 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [v++ 200-789] **** Estimated Fmax: 352.24 MHz
INFO: [v++ 60-594] Finished kernel compilation
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /home/jiong/bsc-project/build/security_U50/aes128Cbc/report/aes128CbcEnc/system_estimate_aes128CbcEnc.xtxt
INFO: [v++ 60-586] Created aes128CbcEnc.xo
INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /home/jiong/bsc-project/build/security_U50/aes128Cbc/aes128CbcEnc.xo.compile_summary 
INFO: [v++ 60-791] Total elapsed time: 0h 3m 47s
INFO: [v++ 60-1653] Closing dispatch client.
v++ -l aes128CbcDec.xo aes128CbcEnc.xo -o aes128Cbc.xclbin -t hw -g --platform /opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/xilinx_u50_gen3x16_xdma_201920_3.xpfm --config config_link.cfg --optimize 2
Option Map File Used: '/share/xilinx/Vitis/2020.2/data/vitis/vpp/optMap.xml'

****** v++ v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ link can be found at:
	Reports: /home/jiong/bsc-project/build/security_U50/aes128Cbc/_x/reports/link
	Log files: /home/jiong/bsc-project/build/security_U50/aes128Cbc/_x/logs/link
Running Dispatch Server on port:39049
INFO: [v++ 60-1548] Creating build summary session with primary output /home/jiong/bsc-project/build/security_U50/aes128Cbc/aes128Cbc.xclbin.link_summary, at Sun Jan 15 14:19:23 2023
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Sun Jan 15 14:19:23 2023
Running Rule Check Server on port:40463
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/jiong/bsc-project/build/security_U50/aes128Cbc/_x/reports/link/v++_link_aes128Cbc_guidance.html', at Sun Jan 15 14:19:26 2023
INFO: [v++ 60-895]   Target platform: /opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/xilinx_u50_gen3x16_xdma_201920_3.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/hw/hw.xsa'
INFO: [v++ 74-74] Compiler Version string: 2020.2
INFO: [v++ 60-629] Linking for hardware target
INFO: [v++ 60-423]   Target device: xilinx_u50_gen3x16_xdma_201920_3
INFO: [v++ 60-1332] Run 'run_link' status: Not started
INFO: [v++ 60-1443] [14:19:35] Run run_link: Step system_link: Started
INFO: [v++ 60-1453] Command Line: system_link --xo /home/jiong/bsc-project/build/security_U50/aes128Cbc/aes128CbcDec.xo --xo /home/jiong/bsc-project/build/security_U50/aes128Cbc/aes128CbcEnc.xo --config /home/jiong/bsc-project/build/security_U50/aes128Cbc/_x/link/int/syslinkConfig.ini --xpfm /opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/xilinx_u50_gen3x16_xdma_201920_3.xpfm --target hw --output_dir /home/jiong/bsc-project/build/security_U50/aes128Cbc/_x/link/int --temp_dir /home/jiong/bsc-project/build/security_U50/aes128Cbc/_x/link/sys_link
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/build/security_U50/aes128Cbc/_x/link/run_link
INFO: [SYSTEM_LINK 60-1316] Initiating connection to rulecheck server, at Sun Jan 15 14:19:40 2023
INFO: [SYSTEM_LINK 82-70] Extracting xo v3 file /home/jiong/bsc-project/build/security_U50/aes128Cbc/aes128CbcDec.xo
INFO: [SYSTEM_LINK 82-70] Extracting xo v3 file /home/jiong/bsc-project/build/security_U50/aes128Cbc/aes128CbcEnc.xo
INFO: [SYSTEM_LINK 82-53] Creating IP database /home/jiong/bsc-project/build/security_U50/aes128Cbc/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-38] [14:19:41] build_xd_ip_db started: /share/xilinx/Vitis/2020.2/bin/build_xd_ip_db -ip_search 0  -sds-pf /home/jiong/bsc-project/build/security_U50/aes128Cbc/_x/link/sys_link/hw.hpfm -clkid 0 -ip /home/jiong/bsc-project/build/security_U50/aes128Cbc/_x/link/sys_link/iprepo/xilinx_com_hls_aes128CbcDec_1_0,aes128CbcDec -ip /home/jiong/bsc-project/build/security_U50/aes128Cbc/_x/link/sys_link/iprepo/xilinx_com_hls_aes128CbcEnc_1_0,aes128CbcEnc -o /home/jiong/bsc-project/build/security_U50/aes128Cbc/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-37] [14:19:57] build_xd_ip_db finished successfully
Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 1684.055 ; gain = 0.000 ; free physical = 82322 ; free virtual = 219510
INFO: [SYSTEM_LINK 82-51] Create system connectivity graph
INFO: [SYSTEM_LINK 82-102] Applying explicit connections to the system connectivity graph: /home/jiong/bsc-project/build/security_U50/aes128Cbc/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [SYSTEM_LINK 82-38] [14:19:57] cfgen started: /share/xilinx/Vitis/2020.2/bin/cfgen  -nk aes128CbcDec:2:aes128CbcDec_1.aes128CbcDec_2 -nk aes128CbcEnc:2:aes128CbcEnc_1.aes128CbcEnc_2 -dmclkid 0 -r /home/jiong/bsc-project/build/security_U50/aes128Cbc/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o /home/jiong/bsc-project/build/security_U50/aes128Cbc/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [CFGEN 83-0] Kernel Specs: 
INFO: [CFGEN 83-0]   kernel: aes128CbcDec, num: 2  {aes128CbcDec_1 aes128CbcDec_2}
INFO: [CFGEN 83-0]   kernel: aes128CbcEnc, num: 2  {aes128CbcEnc_1 aes128CbcEnc_2}
INFO: [CFGEN 83-2226] Inferring mapping for argument aes128CbcDec_1.cipherTextBuffer to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument aes128CbcDec_1.cipherKey to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument aes128CbcDec_1.initVec to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument aes128CbcDec_1.plainTextBuffer to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument aes128CbcDec_2.cipherTextBuffer to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument aes128CbcDec_2.cipherKey to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument aes128CbcDec_2.initVec to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument aes128CbcDec_2.plainTextBuffer to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument aes128CbcEnc_1.plainTextBuffer to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument aes128CbcEnc_1.cipherKey to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument aes128CbcEnc_1.initVec to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument aes128CbcEnc_1.cipherTextBuffer to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument aes128CbcEnc_2.plainTextBuffer to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument aes128CbcEnc_2.cipherKey to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument aes128CbcEnc_2.initVec to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument aes128CbcEnc_2.cipherTextBuffer to HBM[0]
INFO: [SYSTEM_LINK 82-37] [14:20:07] cfgen finished successfully
Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1684.055 ; gain = 0.000 ; free physical = 82356 ; free virtual = 219545
INFO: [SYSTEM_LINK 82-52] Create top-level block diagram
INFO: [SYSTEM_LINK 82-38] [14:20:07] cf2bd started: /share/xilinx/Vitis/2020.2/bin/cf2bd  --linux --trace_buffer 1024 --input_file /home/jiong/bsc-project/build/security_U50/aes128Cbc/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml --ip_db /home/jiong/bsc-project/build/security_U50/aes128Cbc/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml --cf_name dr --working_dir /home/jiong/bsc-project/build/security_U50/aes128Cbc/_x/link/sys_link/_sysl/.xsd --temp_dir /home/jiong/bsc-project/build/security_U50/aes128Cbc/_x/link/sys_link --output_dir /home/jiong/bsc-project/build/security_U50/aes128Cbc/_x/link/int --target_bd ulp.bd
INFO: [CF2BD 82-31] Launching cf2xd: cf2xd -linux -trace-buffer 1024 -i /home/jiong/bsc-project/build/security_U50/aes128Cbc/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml -r /home/jiong/bsc-project/build/security_U50/aes128Cbc/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o dr.xml
INFO: [CF2BD 82-28] cf2xd finished successfully
INFO: [CF2BD 82-31] Launching cf_xsd: cf_xsd -disable-address-gen -bd ulp.bd -dn dr -dp /home/jiong/bsc-project/build/security_U50/aes128Cbc/_x/link/sys_link/_sysl/.xsd
INFO: [CF2BD 82-28] cf_xsd finished successfully
INFO: [SYSTEM_LINK 82-37] [14:20:13] cf2bd finished successfully
Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1684.055 ; gain = 0.000 ; free physical = 82348 ; free virtual = 219541
INFO: [v++ 60-1441] [14:20:13] Run run_link: Step system_link: Completed
Time (s): cpu = 00:00:41 ; elapsed = 00:00:37 . Memory (MB): peak = 1577.793 ; gain = 0.000 ; free physical = 82390 ; free virtual = 219578
INFO: [v++ 60-1443] [14:20:13] Run run_link: Step cf2sw: Started
INFO: [v++ 60-1453] Command Line: cf2sw -sdsl /home/jiong/bsc-project/build/security_U50/aes128Cbc/_x/link/int/sdsl.dat -rtd /home/jiong/bsc-project/build/security_U50/aes128Cbc/_x/link/int/cf2sw.rtd -nofilter /home/jiong/bsc-project/build/security_U50/aes128Cbc/_x/link/int/cf2sw_full.rtd -xclbin /home/jiong/bsc-project/build/security_U50/aes128Cbc/_x/link/int/xclbin_orig.xml -o /home/jiong/bsc-project/build/security_U50/aes128Cbc/_x/link/int/xclbin_orig.1.xml
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/build/security_U50/aes128Cbc/_x/link/run_link
INFO: [v++ 60-1441] [14:20:19] Run run_link: Step cf2sw: Completed
Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1577.793 ; gain = 0.000 ; free physical = 82390 ; free virtual = 219579
INFO: [v++ 60-1443] [14:20:19] Run run_link: Step rtd2_system_diagram: Started
INFO: [v++ 60-1453] Command Line: rtd2SystemDiagram
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/build/security_U50/aes128Cbc/_x/link/run_link
INFO: [v++ 60-1441] [14:20:22] Run run_link: Step rtd2_system_diagram: Completed
Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:04 . Memory (MB): peak = 1577.793 ; gain = 0.000 ; free physical = 81933 ; free virtual = 219121
INFO: [v++ 60-1443] [14:20:22] Run run_link: Step vpl: Started
INFO: [v++ 60-1453] Command Line: vpl -t hw -f /opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/xilinx_u50_gen3x16_xdma_201920_3.xpfm -g --remote_ip_cache /home/jiong/bsc-project/build/security_U50/aes128Cbc/.ipcache --output_dir /home/jiong/bsc-project/build/security_U50/aes128Cbc/_x/link/int --log_dir /home/jiong/bsc-project/build/security_U50/aes128Cbc/_x/logs/link --report_dir /home/jiong/bsc-project/build/security_U50/aes128Cbc/_x/reports/link --config /home/jiong/bsc-project/build/security_U50/aes128Cbc/_x/link/int/vplConfig.ini -k /home/jiong/bsc-project/build/security_U50/aes128Cbc/_x/link/int/kernel_info.dat --webtalk_flag Vitis --temp_dir /home/jiong/bsc-project/build/security_U50/aes128Cbc/_x/link --no-info --iprepo /home/jiong/bsc-project/build/security_U50/aes128Cbc/_x/link/int/xo/ip_repo/xilinx_com_hls_aes128CbcEnc_1_0 --iprepo /home/jiong/bsc-project/build/security_U50/aes128Cbc/_x/link/int/xo/ip_repo/xilinx_com_hls_aes128CbcDec_1_0 --messageDb /home/jiong/bsc-project/build/security_U50/aes128Cbc/_x/link/run_link/vpl.pb /home/jiong/bsc-project/build/security_U50/aes128Cbc/_x/link/int/dr.bd.tcl
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/build/security_U50/aes128Cbc/_x/link/run_link

****** vpl v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [VPL 60-839] Read in kernel information from file '/home/jiong/bsc-project/build/security_U50/aes128Cbc/_x/link/int/kernel_info.dat'.
INFO: [VPL 74-74] Compiler Version string: 2020.2
INFO: [VPL 60-423]   Target device: xilinx_u50_gen3x16_xdma_201920_3
INFO: [VPL 60-1032] Extracting hardware platform to /home/jiong/bsc-project/build/security_U50/aes128Cbc/_x/link/vivado/vpl/.local/hw_platform
WARNING: /share/xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.
[14:21:07] Run vpl: Step create_project: Started
Creating Vivado project.
[14:21:12] Run vpl: Step create_project: Completed
[14:21:12] Run vpl: Step create_bd: Started
[14:22:29] Run vpl: Step create_bd: RUNNING...
[14:23:44] Run vpl: Step create_bd: RUNNING...
[14:23:59] Run vpl: Step create_bd: Completed
[14:23:59] Run vpl: Step update_bd: Started
[14:24:00] Run vpl: Step update_bd: Completed
[14:24:00] Run vpl: Step generate_target: Started
[14:25:16] Run vpl: Step generate_target: RUNNING...
[14:26:16] Run vpl: Step generate_target: Completed
[14:26:16] Run vpl: Step config_hw_runs: Started
[14:26:21] Run vpl: Step config_hw_runs: Completed
[14:26:21] Run vpl: Step synth: Started
[14:26:52] Block-level synthesis in progress, 0 of 16 jobs complete, 8 jobs running.
[14:27:22] Block-level synthesis in progress, 0 of 16 jobs complete, 8 jobs running.
[14:27:53] Block-level synthesis in progress, 0 of 16 jobs complete, 8 jobs running.
[14:28:23] Block-level synthesis in progress, 0 of 16 jobs complete, 8 jobs running.
[14:28:54] Block-level synthesis in progress, 1 of 16 jobs complete, 7 jobs running.
[14:29:24] Block-level synthesis in progress, 2 of 16 jobs complete, 8 jobs running.
[14:29:54] Block-level synthesis in progress, 4 of 16 jobs complete, 6 jobs running.
[14:30:24] Block-level synthesis in progress, 6 of 16 jobs complete, 6 jobs running.
[14:30:54] Block-level synthesis in progress, 6 of 16 jobs complete, 7 jobs running.
[14:31:25] Block-level synthesis in progress, 9 of 16 jobs complete, 4 jobs running.
[14:31:55] Block-level synthesis in progress, 10 of 16 jobs complete, 3 jobs running.
[14:32:25] Block-level synthesis in progress, 10 of 16 jobs complete, 3 jobs running.
[14:32:56] Block-level synthesis in progress, 11 of 16 jobs complete, 3 jobs running.
[14:33:26] Block-level synthesis in progress, 11 of 16 jobs complete, 3 jobs running.
[14:33:56] Block-level synthesis in progress, 11 of 16 jobs complete, 3 jobs running.
[14:34:27] Block-level synthesis in progress, 11 of 16 jobs complete, 3 jobs running.
[14:34:57] Block-level synthesis in progress, 11 of 16 jobs complete, 3 jobs running.
[14:35:27] Block-level synthesis in progress, 11 of 16 jobs complete, 3 jobs running.
[14:35:58] Block-level synthesis in progress, 12 of 16 jobs complete, 2 jobs running.
[14:36:28] Block-level synthesis in progress, 12 of 16 jobs complete, 2 jobs running.
[14:36:58] Block-level synthesis in progress, 12 of 16 jobs complete, 2 jobs running.
[14:37:29] Block-level synthesis in progress, 12 of 16 jobs complete, 2 jobs running.
[14:37:59] Block-level synthesis in progress, 12 of 16 jobs complete, 2 jobs running.
[14:38:29] Block-level synthesis in progress, 12 of 16 jobs complete, 2 jobs running.
[14:39:00] Block-level synthesis in progress, 12 of 16 jobs complete, 2 jobs running.
[14:39:30] Block-level synthesis in progress, 12 of 16 jobs complete, 2 jobs running.
[14:40:00] Block-level synthesis in progress, 12 of 16 jobs complete, 2 jobs running.
[14:40:31] Block-level synthesis in progress, 12 of 16 jobs complete, 2 jobs running.
[14:41:01] Block-level synthesis in progress, 12 of 16 jobs complete, 2 jobs running.
[14:41:31] Block-level synthesis in progress, 12 of 16 jobs complete, 2 jobs running.
[14:42:02] Block-level synthesis in progress, 12 of 16 jobs complete, 2 jobs running.
[14:42:32] Block-level synthesis in progress, 12 of 16 jobs complete, 2 jobs running.
[14:43:02] Block-level synthesis in progress, 12 of 16 jobs complete, 2 jobs running.
[14:43:33] Block-level synthesis in progress, 12 of 16 jobs complete, 2 jobs running.
[14:44:03] Block-level synthesis in progress, 12 of 16 jobs complete, 2 jobs running.
[14:44:34] Block-level synthesis in progress, 13 of 16 jobs complete, 1 job running.
[14:45:04] Block-level synthesis in progress, 14 of 16 jobs complete, 1 job running.
[14:45:34] Block-level synthesis in progress, 14 of 16 jobs complete, 1 job running.
[14:46:05] Block-level synthesis in progress, 14 of 16 jobs complete, 1 job running.
[14:46:35] Block-level synthesis in progress, 14 of 16 jobs complete, 1 job running.
[14:47:05] Block-level synthesis in progress, 14 of 16 jobs complete, 1 job running.
[14:47:36] Block-level synthesis in progress, 15 of 16 jobs complete, 0 jobs running.
[14:48:06] Block-level synthesis in progress, 16 of 16 jobs complete, 0 jobs running.
[14:48:36] Top-level synthesis in progress.
[14:49:06] Top-level synthesis in progress.
[14:49:37] Top-level synthesis in progress.
[14:50:07] Top-level synthesis in progress.
[14:50:38] Top-level synthesis in progress.
[14:51:11] Run vpl: Step synth: Completed
[14:51:11] Run vpl: Step impl: Started
[15:05:54] Finished 2nd of 6 tasks (FPGA linking synthesized kernels to platform). Elapsed time: 00h 45m 26s 

[15:05:54] Starting logic optimization..
[15:07:25] Phase 1 Retarget
[15:07:55] Phase 2 Constant propagation
[15:07:55] Phase 3 Sweep
[15:08:56] Phase 4 BUFG optimization
[15:09:27] Phase 5 Shift Register Optimization
[15:09:27] Phase 6 Post Processing Netlist
[15:12:30] Finished 3rd of 6 tasks (FPGA logic optimization). Elapsed time: 00h 06m 36s 

[15:12:30] Starting logic placement..
[15:13:00] Phase 1 Placer Initialization
[15:13:00] Phase 1.1 Placer Initialization Netlist Sorting
[15:18:35] Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
[15:20:37] Phase 1.3 Build Placer Netlist Model
[15:23:40] Phase 1.4 Constrain Clocks/Macros
[15:24:11] Phase 2 Global Placement
[15:24:11] Phase 2.1 Floorplanning
[15:25:42] Phase 2.1.1 Partition Driven Placement
[15:25:42] Phase 2.1.1.1 PBP: Partition Driven Placement
[15:27:43] Phase 2.1.1.2 PBP: Clock Region Placement
[15:31:16] Phase 2.1.1.3 PBP: Compute Congestion
[15:31:16] Phase 2.1.1.4 PBP: UpdateTiming
[15:31:46] Phase 2.1.1.5 PBP: Add part constraints
[15:32:17] Phase 2.2 Update Timing before SLR Path Opt
[15:32:17] Phase 2.3 Global Placement Core
[15:44:59] Phase 2.3.1 Physical Synthesis In Placer
[15:50:32] Phase 3 Detail Placement
[15:50:32] Phase 3.1 Commit Multi Column Macros
[15:50:32] Phase 3.2 Commit Most Macros & LUTRAMs
[15:52:34] Phase 3.3 Small Shape DP
[15:52:34] Phase 3.3.1 Small Shape Clustering
[15:53:35] Phase 3.3.2 Flow Legalize Slice Clusters
[15:53:35] Phase 3.3.3 Slice Area Swap
[15:56:39] Phase 3.4 Place Remaining
[15:56:39] Phase 3.5 Re-assign LUT pins
[15:57:40] Phase 3.6 Pipeline Register Optimization
[15:57:40] Phase 3.7 Fast Optimization
[15:59:11] Phase 4 Post Placement Optimization and Clean-Up
[15:59:11] Phase 4.1 Post Commit Optimization
[16:01:13] Phase 4.1.1 Post Placement Optimization
[16:01:13] Phase 4.1.1.1 BUFG Insertion
[16:01:13] Phase 1 Physical Synthesis Initialization
[16:02:14] Phase 4.1.1.2 BUFG Replication
[16:05:18] Phase 4.1.1.3 Replication
[16:06:50] Phase 4.2 Post Placement Cleanup
[16:07:20] Phase 4.3 Placer Reporting
[16:07:20] Phase 4.3.1 Print Estimated Congestion
[16:07:51] Phase 4.4 Final Placement Cleanup
[16:13:57] Finished 4th of 6 tasks (FPGA logic placement). Elapsed time: 01h 01m 27s 

[16:13:57] Starting logic routing..
[16:15:59] Phase 1 Build RT Design
[16:18:02] Phase 2 Router Initialization
[16:18:02] Phase 2.1 Fix Topology Constraints
[16:22:04] Phase 2.2 Pre Route Cleanup
[16:22:04] Phase 2.3 Global Clock Net Routing
[16:22:34] Phase 2.4 Update Timing
[16:26:07] Phase 2.5 Update Timing for Bus Skew
[16:26:07] Phase 2.5.1 Update Timing
[16:28:10] Phase 3 Initial Routing
[16:28:10] Phase 3.1 Global Routing
[16:30:42] Phase 4 Rip-up And Reroute
[16:30:42] Phase 4.1 Global Iteration 0
[16:42:25] Phase 4.2 Global Iteration 1
[16:51:03] Phase 4.3 Global Iteration 2
[16:52:04] Phase 5 Delay and Skew Optimization
[16:52:04] Phase 5.1 Delay CleanUp
[16:52:04] Phase 5.1.1 Update Timing
[16:53:06] Phase 5.2 Clock Skew Optimization
[16:53:36] Phase 6 Post Hold Fix
[16:53:36] Phase 6.1 Hold Fix Iter
[16:53:36] Phase 6.1.1 Update Timing
[16:55:08] Phase 7 Leaf Clock Prog Delay Opt
[16:56:40] Phase 8 Route finalize
[16:56:40] Phase 9 Verifying routed nets
[16:57:11] Phase 10 Depositing Routes
[16:58:12] Phase 11 Post Router Timing
[16:58:43] Finished 5th of 6 tasks (FPGA routing). Elapsed time: 00h 44m 45s 

[16:58:43] Starting bitstream generation..
[17:21:01] Creating bitmap...
[17:34:13] Writing bitstream ./level0_i_ulp_my_rm_partial.bit...
[17:34:13] Finished 6th of 6 tasks (FPGA bitstream generation). Elapsed time: 00h 35m 29s 
[17:36:28] Run vpl: Step impl: Completed
[17:36:28] Run vpl: FINISHED. Run Status: impl Complete!
INFO: [v++ 60-1441] [17:36:28] Run run_link: Step vpl: Completed
Time (s): cpu = 00:02:41 ; elapsed = 03:16:06 . Memory (MB): peak = 1577.793 ; gain = 0.000 ; free physical = 73300 ; free virtual = 212605
INFO: [v++ 60-1443] [17:36:28] Run run_link: Step rtdgen: Started
INFO: [v++ 60-1453] Command Line: rtdgen
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/build/security_U50/aes128Cbc/_x/link/run_link
INFO: [v++ 60-991] clock name 'clk_kernel2_in' (clock ID '1') is being mapped to clock name 'KERNEL_CLK' in the xclbin
INFO: [v++ 60-991] clock name 'clk_kernel_in' (clock ID '0') is being mapped to clock name 'DATA_CLK' in the xclbin
INFO: [v++ 60-991] clock name 'hbm_aclk' (clock ID '') is being mapped to clock name 'hbm_aclk' in the xclbin
INFO: [v++ 60-1230] The compiler selected the following frequencies for the runtime controllable kernel clock(s) and scalable system clock(s): System (SYSTEM) clock: hbm_aclk = 450, Kernel (KERNEL) clock: clk_kernel2_in = 500, Kernel (DATA) clock: clk_kernel_in = 300
INFO: [v++ 60-1453] Command Line: cf2sw -a /home/jiong/bsc-project/build/security_U50/aes128Cbc/_x/link/int/address_map.xml -sdsl /home/jiong/bsc-project/build/security_U50/aes128Cbc/_x/link/int/sdsl.dat -xclbin /home/jiong/bsc-project/build/security_U50/aes128Cbc/_x/link/int/xclbin_orig.xml -rtd /home/jiong/bsc-project/build/security_U50/aes128Cbc/_x/link/int/aes128Cbc.rtd -o /home/jiong/bsc-project/build/security_U50/aes128Cbc/_x/link/int/aes128Cbc.xml
INFO: [v++ 60-1652] Cf2sw returned exit code: 0
INFO: [v++ 60-2311] HPISystemDiagram::writeSystemDiagramAfterRunningVivado, rtdInputFilePath: /home/jiong/bsc-project/build/security_U50/aes128Cbc/_x/link/int/aes128Cbc.rtd
INFO: [v++ 60-2312] HPISystemDiagram::writeSystemDiagramAfterRunningVivado, systemDiagramOutputFilePath: /home/jiong/bsc-project/build/security_U50/aes128Cbc/_x/link/int/systemDiagramModelSlrBaseAddress.json
INFO: [v++ 60-1618] Launching 
INFO: [v++ 60-1441] [17:36:36] Run run_link: Step rtdgen: Completed
Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1577.793 ; gain = 0.000 ; free physical = 75714 ; free virtual = 215019
INFO: [v++ 60-1443] [17:36:36] Run run_link: Step xclbinutil: Started
INFO: [v++ 60-1453] Command Line: xclbinutil --add-section BITSTREAM:RAW:/home/jiong/bsc-project/build/security_U50/aes128Cbc/_x/link/int/partial.bit --force --target hw --key-value SYS:dfx_enable:true --add-section :JSON:/home/jiong/bsc-project/build/security_U50/aes128Cbc/_x/link/int/aes128Cbc.rtd --append-section :JSON:/home/jiong/bsc-project/build/security_U50/aes128Cbc/_x/link/int/appendSection.rtd --add-section CLOCK_FREQ_TOPOLOGY:JSON:/home/jiong/bsc-project/build/security_U50/aes128Cbc/_x/link/int/aes128Cbc_xml.rtd --add-section BUILD_METADATA:JSON:/home/jiong/bsc-project/build/security_U50/aes128Cbc/_x/link/int/aes128Cbc_build.rtd --add-section EMBEDDED_METADATA:RAW:/home/jiong/bsc-project/build/security_U50/aes128Cbc/_x/link/int/aes128Cbc.xml --add-section SYSTEM_METADATA:RAW:/home/jiong/bsc-project/build/security_U50/aes128Cbc/_x/link/int/systemDiagramModelSlrBaseAddress.json --key-value SYS:PlatformVBNV:xilinx_u50_gen3x16_xdma_201920_3 --output /home/jiong/bsc-project/build/security_U50/aes128Cbc/aes128Cbc.xclbin
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/build/security_U50/aes128Cbc/_x/link/run_link
XRT Build Version: 2.12.427 (2021.2)
       Build Date: 2021-10-08 22:06:50
          Hash ID: 2719b6027e185000fc49783171631db03fc0ef79
Creating a default 'in-memory' xclbin image.

Section: 'BITSTREAM'(0) was successfully added.
Size   : 33615684 bytes
Format : RAW
File   : '/home/jiong/bsc-project/build/security_U50/aes128Cbc/_x/link/int/partial.bit'

Section: 'MEM_TOPOLOGY'(6) was successfully added.
Format : JSON
File   : 'mem_topology'

Section: 'IP_LAYOUT'(8) was successfully added.
Format : JSON
File   : 'ip_layout'

Section: 'CONNECTIVITY'(7) was successfully added.
Format : JSON
File   : 'connectivity'

Section: 'CLOCK_FREQ_TOPOLOGY'(11) was successfully added.
Size   : 410 bytes
Format : JSON
File   : '/home/jiong/bsc-project/build/security_U50/aes128Cbc/_x/link/int/aes128Cbc_xml.rtd'

Section: 'BUILD_METADATA'(14) was successfully added.
Size   : 3616 bytes
Format : JSON
File   : '/home/jiong/bsc-project/build/security_U50/aes128Cbc/_x/link/int/aes128Cbc_build.rtd'

Section: 'EMBEDDED_METADATA'(2) was successfully added.
Size   : 8439 bytes
Format : RAW
File   : '/home/jiong/bsc-project/build/security_U50/aes128Cbc/_x/link/int/aes128Cbc.xml'

Section: 'SYSTEM_METADATA'(22) was successfully added.
Size   : 21978 bytes
Format : RAW
File   : '/home/jiong/bsc-project/build/security_U50/aes128Cbc/_x/link/int/systemDiagramModelSlrBaseAddress.json'

Section: 'PARTITION_METADATA'(20) was successfully appended to.
Format : JSON
File   : 'partition_metadata'

Section: 'IP_LAYOUT'(8) was successfully appended to.
Format : JSON
File   : 'ip_layout'
Successfully wrote (33681301 bytes) to the output file: /home/jiong/bsc-project/build/security_U50/aes128Cbc/aes128Cbc.xclbin
Leaving xclbinutil.
INFO: [v++ 60-1441] [17:36:37] Run run_link: Step xclbinutil: Completed
Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.39 . Memory (MB): peak = 1577.793 ; gain = 0.000 ; free physical = 75683 ; free virtual = 215019
INFO: [v++ 60-1443] [17:36:37] Run run_link: Step xclbinutilinfo: Started
INFO: [v++ 60-1453] Command Line: xclbinutil --quiet --force --info /home/jiong/bsc-project/build/security_U50/aes128Cbc/aes128Cbc.xclbin.info --input /home/jiong/bsc-project/build/security_U50/aes128Cbc/aes128Cbc.xclbin
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/build/security_U50/aes128Cbc/_x/link/run_link
INFO: [v++ 60-1441] [17:36:38] Run run_link: Step xclbinutilinfo: Completed
Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1577.793 ; gain = 0.000 ; free physical = 75683 ; free virtual = 215020
INFO: [v++ 60-1443] [17:36:38] Run run_link: Step generate_sc_driver: Started
INFO: [v++ 60-1453] Command Line: 
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/build/security_U50/aes128Cbc/_x/link/run_link
INFO: [v++ 60-1441] [17:36:38] Run run_link: Step generate_sc_driver: Completed
Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1577.793 ; gain = 0.000 ; free physical = 75683 ; free virtual = 215020
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /home/jiong/bsc-project/build/security_U50/aes128Cbc/_x/reports/link/system_estimate_aes128Cbc.xtxt
INFO: [v++ 60-586] Created /home/jiong/bsc-project/build/security_U50/aes128Cbc/aes128Cbc.ltx
INFO: [v++ 60-586] Created aes128Cbc.xclbin
INFO: [v++ 60-1307] Run completed. Additional information can be found in:
	Guidance: /home/jiong/bsc-project/build/security_U50/aes128Cbc/_x/reports/link/v++_link_aes128Cbc_guidance.html
	Timing Report: /home/jiong/bsc-project/build/security_U50/aes128Cbc/_x/reports/link/imp/impl_1_hw_bb_locked_timing_summary_routed.rpt
	Vivado Log: /home/jiong/bsc-project/build/security_U50/aes128Cbc/_x/logs/link/vivado.log
	Steps Log File: /home/jiong/bsc-project/build/security_U50/aes128Cbc/_x/logs/link/link.steps.log

INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /home/jiong/bsc-project/build/security_U50/aes128Cbc/aes128Cbc.xclbin.link_summary 
INFO: [v++ 60-791] Total elapsed time: 3h 17m 25s
INFO: [v++ 60-1653] Closing dispatch client.

v++ -c -k  aes128CbcDec -I/home/jiong/bsc-project/components/common/include -I/home/jiong/bsc-project/components/security/include -I/home/jiong/bsc-project/kernels/security/include /home/jiong/bsc-project/kernels/security/src/aes128CbcDec.cpp -o aes128CbcDec.xo -t sw_emu -g --platform /home/jiong/xilinx/platforms/xilinx_zcu104_base_202020_1/xilinx_zcu104_base_202020_1.xpfm --log_dir log --report_dir report
Option Map File Used: '/share/xilinx/Vitis/2020.2/data/vitis/vpp/optMap.xml'

****** v++ v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ compile can be found at:
	Reports: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/report/aes128CbcDec
	Log files: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/log/aes128CbcDec
Running Dispatch Server on port:35859
INFO: [v++ 60-1548] Creating build summary session with primary output /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/aes128CbcDec.xo.compile_summary, at Sun Jan 15 18:34:59 2023
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Sun Jan 15 18:34:59 2023
Running Rule Check Server on port:41135
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/report/aes128CbcDec/v++_compile_aes128CbcDec_guidance.html', at Sun Jan 15 18:35:03 2023
INFO: [v++ 60-895]   Target platform: /home/jiong/xilinx/platforms/xilinx_zcu104_base_202020_1/xilinx_zcu104_base_202020_1.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/home/jiong/xilinx/platforms/xilinx_zcu104_base_202020_1/hw/xilinx_zcu104_base_202020_1.xsa'
INFO: [v++ 60-585] Compiling for software emulation target
INFO: [v++ 60-423]   Target device: xilinx_zcu104_base_202020_1
INFO: [v++ 60-242] Creating kernel: 'aes128CbcDec'
WARNING: /share/xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.
INFO: [v++ 60-594] Finished kernel compilation
INFO: [v++ 60-586] Created aes128CbcDec.xo
INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/aes128CbcDec.xo.compile_summary 
INFO: [v++ 60-791] Total elapsed time: 0h 0m 46s
INFO: [v++ 60-1653] Closing dispatch client.
v++ -c -k  aes128CbcEnc -I/home/jiong/bsc-project/components/common/include -I/home/jiong/bsc-project/components/security/include -I/home/jiong/bsc-project/kernels/security/include /home/jiong/bsc-project/kernels/security/src/aes128CbcEnc.cpp -o aes128CbcEnc.xo -t sw_emu -g --platform /home/jiong/xilinx/platforms/xilinx_zcu104_base_202020_1/xilinx_zcu104_base_202020_1.xpfm --log_dir log --report_dir report
Option Map File Used: '/share/xilinx/Vitis/2020.2/data/vitis/vpp/optMap.xml'

****** v++ v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ compile can be found at:
	Reports: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/report/aes128CbcEnc
	Log files: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/log/aes128CbcEnc
Running Dispatch Server on port:39741
INFO: [v++ 60-1548] Creating build summary session with primary output /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/aes128CbcEnc.xo.compile_summary, at Sun Jan 15 18:35:51 2023
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Sun Jan 15 18:35:51 2023
Running Rule Check Server on port:44883
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/report/aes128CbcEnc/v++_compile_aes128CbcEnc_guidance.html', at Sun Jan 15 18:35:55 2023
INFO: [v++ 60-895]   Target platform: /home/jiong/xilinx/platforms/xilinx_zcu104_base_202020_1/xilinx_zcu104_base_202020_1.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/home/jiong/xilinx/platforms/xilinx_zcu104_base_202020_1/hw/xilinx_zcu104_base_202020_1.xsa'
INFO: [v++ 60-585] Compiling for software emulation target
INFO: [v++ 60-423]   Target device: xilinx_zcu104_base_202020_1
INFO: [v++ 60-242] Creating kernel: 'aes128CbcEnc'
WARNING: /share/xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.
INFO: [v++ 60-594] Finished kernel compilation
INFO: [v++ 60-586] Created aes128CbcEnc.xo
INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/aes128CbcEnc.xo.compile_summary 
INFO: [v++ 60-791] Total elapsed time: 0h 0m 41s
INFO: [v++ 60-1653] Closing dispatch client.
v++ -l aes128CbcDec.xo aes128CbcEnc.xo -o aes128Cbc.xclbin -t sw_emu -g --platform /home/jiong/xilinx/platforms/xilinx_zcu104_base_202020_1/xilinx_zcu104_base_202020_1.xpfm --config config_link.cfg --optimize 2
Option Map File Used: '/share/xilinx/Vitis/2020.2/data/vitis/vpp/optMap.xml'

****** v++ v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ link can be found at:
	Reports: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/reports/link
	Log files: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/logs/link
Running Dispatch Server on port:32889
INFO: [v++ 60-1548] Creating build summary session with primary output /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/aes128Cbc.xclbin.link_summary, at Sun Jan 15 18:36:38 2023
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Sun Jan 15 18:36:38 2023
Running Rule Check Server on port:40569
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/reports/link/v++_link_aes128Cbc_guidance.html', at Sun Jan 15 18:36:41 2023
INFO: [v++ 60-895]   Target platform: /home/jiong/xilinx/platforms/xilinx_zcu104_base_202020_1/xilinx_zcu104_base_202020_1.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/home/jiong/xilinx/platforms/xilinx_zcu104_base_202020_1/hw/xilinx_zcu104_base_202020_1.xsa'
INFO: [v++ 60-629] Linking for software emulation target
INFO: [v++ 60-423]   Target device: xilinx_zcu104_base_202020_1
INFO: [v++ 60-645] kernel flags are '-g -I /home/jiong/bsc-project/components/common/include -I /home/jiong/bsc-project/components/security/include -I /home/jiong/bsc-project/kernels/security/include -g'
INFO: [v++ 60-645] kernel flags are '-g -I /home/jiong/bsc-project/components/common/include -I /home/jiong/bsc-project/components/security/include -I /home/jiong/bsc-project/kernels/security/include -g'
INFO: [v++ 60-586] Created aes128Cbc.xclbin
INFO: [v++ 60-1307] Run completed. Additional information can be found in:
	Guidance: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/reports/link/v++_link_aes128Cbc_guidance.html
	Steps Log File: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/logs/link/link.steps.log

INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/aes128Cbc.xclbin.link_summary 
INFO: [v++ 60-791] Total elapsed time: 0h 0m 39s
INFO: [v++ 60-1653] Closing dispatch client.
v++ -c -k  aes128CbcEnc -I/home/jiong/bsc-project/components/common/include -I/home/jiong/bsc-project/components/security/include -I/home/jiong/bsc-project/kernels/security/include /home/jiong/bsc-project/kernels/security/src/aes128CbcEnc.cpp -o aes128CbcEnc.xo -t sw_emu -g --platform /home/jiong/xilinx/platforms/xilinx_zcu104_base_202020_1/xilinx_zcu104_base_202020_1.xpfm --log_dir log --report_dir report
Option Map File Used: '/share/xilinx/Vitis/2020.2/data/vitis/vpp/optMap.xml'

****** v++ v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ compile can be found at:
	Reports: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/report/aes128CbcEnc
	Log files: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/log/aes128CbcEnc
Running Dispatch Server on port:43959
INFO: [v++ 60-1548] Creating build summary session with primary output /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/aes128CbcEnc.xo.compile_summary, at Sun Jan 15 19:10:57 2023
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Sun Jan 15 19:10:57 2023
Running Rule Check Server on port:42157
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/report/aes128CbcEnc/v++_compile_aes128CbcEnc_guidance.html', at Sun Jan 15 19:11:01 2023
INFO: [v++ 60-895]   Target platform: /home/jiong/xilinx/platforms/xilinx_zcu104_base_202020_1/xilinx_zcu104_base_202020_1.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/home/jiong/xilinx/platforms/xilinx_zcu104_base_202020_1/hw/xilinx_zcu104_base_202020_1.xsa'
INFO: [v++ 60-585] Compiling for software emulation target
INFO: [v++ 60-423]   Target device: xilinx_zcu104_base_202020_1
INFO: [v++ 60-242] Creating kernel: 'aes128CbcEnc'
WARNING: /share/xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.
INFO: [v++ 60-594] Finished kernel compilation
INFO: [v++ 60-586] Created aes128CbcEnc.xo
INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/aes128CbcEnc.xo.compile_summary 
INFO: [v++ 60-791] Total elapsed time: 0h 0m 48s
INFO: [v++ 60-1653] Closing dispatch client.
v++ -l aes128CbcDec.xo aes128CbcEnc.xo -o aes128Cbc.xclbin -t sw_emu -g --platform /home/jiong/xilinx/platforms/xilinx_zcu104_base_202020_1/xilinx_zcu104_base_202020_1.xpfm --config config_link.cfg --optimize 2
Option Map File Used: '/share/xilinx/Vitis/2020.2/data/vitis/vpp/optMap.xml'

****** v++ v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ link can be found at:
	Reports: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/reports/link
	Log files: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/logs/link
Running Dispatch Server on port:46373
INFO: [v++ 60-1548] Creating build summary session with primary output /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/aes128Cbc.xclbin.link_summary, at Sun Jan 15 19:11:48 2023
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Sun Jan 15 19:11:48 2023
Running Rule Check Server on port:40255
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/reports/link/v++_link_aes128Cbc_guidance.html', at Sun Jan 15 19:11:50 2023
INFO: [v++ 60-895]   Target platform: /home/jiong/xilinx/platforms/xilinx_zcu104_base_202020_1/xilinx_zcu104_base_202020_1.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/home/jiong/xilinx/platforms/xilinx_zcu104_base_202020_1/hw/xilinx_zcu104_base_202020_1.xsa'
INFO: [v++ 60-629] Linking for software emulation target
INFO: [v++ 60-423]   Target device: xilinx_zcu104_base_202020_1
INFO: [v++ 60-645] kernel flags are '-g -I /home/jiong/bsc-project/components/common/include -I /home/jiong/bsc-project/components/security/include -I /home/jiong/bsc-project/kernels/security/include -g'
INFO: [v++ 60-645] kernel flags are '-g -I /home/jiong/bsc-project/components/common/include -I /home/jiong/bsc-project/components/security/include -I /home/jiong/bsc-project/kernels/security/include -g'
INFO: [v++ 60-586] Created aes128Cbc.xclbin
INFO: [v++ 60-1307] Run completed. Additional information can be found in:
	Guidance: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/reports/link/v++_link_aes128Cbc_guidance.html
	Steps Log File: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/logs/link/link.steps.log

INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/aes128Cbc.xclbin.link_summary 
INFO: [v++ 60-791] Total elapsed time: 0h 0m 38s
INFO: [v++ 60-1653] Closing dispatch client.
v++ -c -k  aes128CbcDec -I/home/jiong/bsc-project/components/common/include -I/home/jiong/bsc-project/components/security/include -I/home/jiong/bsc-project/kernels/security/include /home/jiong/bsc-project/kernels/security/src/aes128CbcDec.cpp -o aes128CbcDec.xo -t sw_emu -g --platform /home/jiong/xilinx/platforms/xilinx_zcu104_base_202020_1/xilinx_zcu104_base_202020_1.xpfm --log_dir log --report_dir report
Option Map File Used: '/share/xilinx/Vitis/2020.2/data/vitis/vpp/optMap.xml'

****** v++ v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ compile can be found at:
	Reports: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/report/aes128CbcDec
	Log files: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/log/aes128CbcDec
Running Dispatch Server on port:32789
INFO: [v++ 60-1548] Creating build summary session with primary output /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/aes128CbcDec.xo.compile_summary, at Sun Jan 15 19:21:06 2023
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Sun Jan 15 19:21:06 2023
Running Rule Check Server on port:42161
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/report/aes128CbcDec/v++_compile_aes128CbcDec_guidance.html', at Sun Jan 15 19:21:10 2023
INFO: [v++ 60-895]   Target platform: /home/jiong/xilinx/platforms/xilinx_zcu104_base_202020_1/xilinx_zcu104_base_202020_1.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/home/jiong/xilinx/platforms/xilinx_zcu104_base_202020_1/hw/xilinx_zcu104_base_202020_1.xsa'
INFO: [v++ 60-585] Compiling for software emulation target
INFO: [v++ 60-423]   Target device: xilinx_zcu104_base_202020_1
INFO: [v++ 60-242] Creating kernel: 'aes128CbcDec'
WARNING: /share/xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.
INFO: [v++ 60-594] Finished kernel compilation
INFO: [v++ 60-586] Created aes128CbcDec.xo
INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/aes128CbcDec.xo.compile_summary 
INFO: [v++ 60-791] Total elapsed time: 0h 0m 48s
INFO: [v++ 60-1653] Closing dispatch client.
v++ -l aes128CbcDec.xo aes128CbcEnc.xo -o aes128Cbc.xclbin -t sw_emu -g --platform /home/jiong/xilinx/platforms/xilinx_zcu104_base_202020_1/xilinx_zcu104_base_202020_1.xpfm --config config_link.cfg --optimize 2
Option Map File Used: '/share/xilinx/Vitis/2020.2/data/vitis/vpp/optMap.xml'

****** v++ v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ link can be found at:
	Reports: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/reports/link
	Log files: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/logs/link
Running Dispatch Server on port:39053
INFO: [v++ 60-1548] Creating build summary session with primary output /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/aes128Cbc.xclbin.link_summary, at Sun Jan 15 19:22:01 2023
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Sun Jan 15 19:22:01 2023
Running Rule Check Server on port:38945
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/reports/link/v++_link_aes128Cbc_guidance.html', at Sun Jan 15 19:22:02 2023
INFO: [v++ 60-895]   Target platform: /home/jiong/xilinx/platforms/xilinx_zcu104_base_202020_1/xilinx_zcu104_base_202020_1.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/home/jiong/xilinx/platforms/xilinx_zcu104_base_202020_1/hw/xilinx_zcu104_base_202020_1.xsa'
INFO: [v++ 60-629] Linking for software emulation target
INFO: [v++ 60-423]   Target device: xilinx_zcu104_base_202020_1
INFO: [v++ 60-645] kernel flags are '-g -I /home/jiong/bsc-project/components/common/include -I /home/jiong/bsc-project/components/security/include -I /home/jiong/bsc-project/kernels/security/include -g'
INFO: [v++ 60-645] kernel flags are '-g -I /home/jiong/bsc-project/components/common/include -I /home/jiong/bsc-project/components/security/include -I /home/jiong/bsc-project/kernels/security/include -g'
INFO: [v++ 60-586] Created aes128Cbc.xclbin
INFO: [v++ 60-1307] Run completed. Additional information can be found in:
	Guidance: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/reports/link/v++_link_aes128Cbc_guidance.html
	Steps Log File: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/logs/link/link.steps.log

INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/aes128Cbc.xclbin.link_summary 
INFO: [v++ 60-791] Total elapsed time: 0h 0m 37s
INFO: [v++ 60-1653] Closing dispatch client.
v++ -c -k  aes128CbcDec -I/home/jiong/bsc-project/components/common/include -I/home/jiong/bsc-project/components/security/include -I/home/jiong/bsc-project/kernels/security/include /home/jiong/bsc-project/kernels/security/src/aes128CbcDec.cpp -o aes128CbcDec.xo -t sw_emu -g --platform /home/jiong/xilinx/platforms/xilinx_zcu104_base_202020_1/xilinx_zcu104_base_202020_1.xpfm --log_dir log --report_dir report
Option Map File Used: '/share/xilinx/Vitis/2020.2/data/vitis/vpp/optMap.xml'

****** v++ v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ compile can be found at:
	Reports: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/report/aes128CbcDec
	Log files: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/log/aes128CbcDec
Running Dispatch Server on port:38593
INFO: [v++ 60-1548] Creating build summary session with primary output /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/aes128CbcDec.xo.compile_summary, at Sun Jan 15 19:44:47 2023
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Sun Jan 15 19:44:47 2023
Running Rule Check Server on port:38145
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/report/aes128CbcDec/v++_compile_aes128CbcDec_guidance.html', at Sun Jan 15 19:44:50 2023
INFO: [v++ 60-895]   Target platform: /home/jiong/xilinx/platforms/xilinx_zcu104_base_202020_1/xilinx_zcu104_base_202020_1.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/home/jiong/xilinx/platforms/xilinx_zcu104_base_202020_1/hw/xilinx_zcu104_base_202020_1.xsa'
INFO: [v++ 60-585] Compiling for software emulation target
INFO: [v++ 60-423]   Target device: xilinx_zcu104_base_202020_1
INFO: [v++ 60-242] Creating kernel: 'aes128CbcDec'
WARNING: /share/xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.
INFO: [v++ 60-594] Finished kernel compilation
INFO: [v++ 60-586] Created aes128CbcDec.xo
INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/aes128CbcDec.xo.compile_summary 
INFO: [v++ 60-791] Total elapsed time: 0h 0m 47s
INFO: [v++ 60-1653] Closing dispatch client.
v++ -c -k  aes128CbcEnc -I/home/jiong/bsc-project/components/common/include -I/home/jiong/bsc-project/components/security/include -I/home/jiong/bsc-project/kernels/security/include /home/jiong/bsc-project/kernels/security/src/aes128CbcEnc.cpp -o aes128CbcEnc.xo -t sw_emu -g --platform /home/jiong/xilinx/platforms/xilinx_zcu104_base_202020_1/xilinx_zcu104_base_202020_1.xpfm --log_dir log --report_dir report
Option Map File Used: '/share/xilinx/Vitis/2020.2/data/vitis/vpp/optMap.xml'

****** v++ v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ compile can be found at:
	Reports: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/report/aes128CbcEnc
	Log files: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/log/aes128CbcEnc
Running Dispatch Server on port:43213
INFO: [v++ 60-1548] Creating build summary session with primary output /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/aes128CbcEnc.xo.compile_summary, at Sun Jan 15 19:45:40 2023
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Sun Jan 15 19:45:40 2023
Running Rule Check Server on port:45451
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/report/aes128CbcEnc/v++_compile_aes128CbcEnc_guidance.html', at Sun Jan 15 19:45:43 2023
INFO: [v++ 60-895]   Target platform: /home/jiong/xilinx/platforms/xilinx_zcu104_base_202020_1/xilinx_zcu104_base_202020_1.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/home/jiong/xilinx/platforms/xilinx_zcu104_base_202020_1/hw/xilinx_zcu104_base_202020_1.xsa'
INFO: [v++ 60-585] Compiling for software emulation target
INFO: [v++ 60-423]   Target device: xilinx_zcu104_base_202020_1
INFO: [v++ 60-242] Creating kernel: 'aes128CbcEnc'
WARNING: /share/xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.
INFO: [v++ 60-594] Finished kernel compilation
INFO: [v++ 60-586] Created aes128CbcEnc.xo
INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/aes128CbcEnc.xo.compile_summary 
INFO: [v++ 60-791] Total elapsed time: 0h 0m 49s
INFO: [v++ 60-1653] Closing dispatch client.
v++ -l aes128CbcDec.xo aes128CbcEnc.xo -o aes128Cbc.xclbin -t sw_emu -g --platform /home/jiong/xilinx/platforms/xilinx_zcu104_base_202020_1/xilinx_zcu104_base_202020_1.xpfm --config config_link.cfg --optimize 2
Option Map File Used: '/share/xilinx/Vitis/2020.2/data/vitis/vpp/optMap.xml'

****** v++ v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ link can be found at:
	Reports: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/reports/link
	Log files: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/logs/link
Running Dispatch Server on port:43843
INFO: [v++ 60-1548] Creating build summary session with primary output /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/aes128Cbc.xclbin.link_summary, at Sun Jan 15 19:46:35 2023
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Sun Jan 15 19:46:35 2023
Running Rule Check Server on port:44147
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/reports/link/v++_link_aes128Cbc_guidance.html', at Sun Jan 15 19:46:38 2023
INFO: [v++ 60-895]   Target platform: /home/jiong/xilinx/platforms/xilinx_zcu104_base_202020_1/xilinx_zcu104_base_202020_1.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/home/jiong/xilinx/platforms/xilinx_zcu104_base_202020_1/hw/xilinx_zcu104_base_202020_1.xsa'
INFO: [v++ 60-629] Linking for software emulation target
INFO: [v++ 60-423]   Target device: xilinx_zcu104_base_202020_1
INFO: [v++ 60-645] kernel flags are '-g -I /home/jiong/bsc-project/components/common/include -I /home/jiong/bsc-project/components/security/include -I /home/jiong/bsc-project/kernels/security/include -g'
INFO: [v++ 60-645] kernel flags are '-g -I /home/jiong/bsc-project/components/common/include -I /home/jiong/bsc-project/components/security/include -I /home/jiong/bsc-project/kernels/security/include -g'
INFO: [v++ 60-586] Created aes128Cbc.xclbin
INFO: [v++ 60-1307] Run completed. Additional information can be found in:
	Guidance: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/reports/link/v++_link_aes128Cbc_guidance.html
	Steps Log File: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/logs/link/link.steps.log

INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/aes128Cbc.xclbin.link_summary 
INFO: [v++ 60-791] Total elapsed time: 0h 0m 36s
INFO: [v++ 60-1653] Closing dispatch client.
v++ -c -k  aes128CbcDec -I/home/jiong/bsc-project/components/common/include -I/home/jiong/bsc-project/components/security/include -I/home/jiong/bsc-project/kernels/security/include /home/jiong/bsc-project/kernels/security/src/aes128CbcDec.cpp -o aes128CbcDec.xo -t sw_emu -g --platform /home/jiong/xilinx/platforms/xilinx_zcu104_base_202020_1/xilinx_zcu104_base_202020_1.xpfm --log_dir log --report_dir report
Option Map File Used: '/share/xilinx/Vitis/2020.2/data/vitis/vpp/optMap.xml'

****** v++ v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ compile can be found at:
	Reports: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/report/aes128CbcDec
	Log files: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/log/aes128CbcDec
Running Dispatch Server on port:35417
INFO: [v++ 60-1548] Creating build summary session with primary output /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/aes128CbcDec.xo.compile_summary, at Sun Jan 15 20:13:58 2023
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Sun Jan 15 20:13:58 2023
Running Rule Check Server on port:38289
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/report/aes128CbcDec/v++_compile_aes128CbcDec_guidance.html', at Sun Jan 15 20:14:01 2023
INFO: [v++ 60-895]   Target platform: /home/jiong/xilinx/platforms/xilinx_zcu104_base_202020_1/xilinx_zcu104_base_202020_1.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/home/jiong/xilinx/platforms/xilinx_zcu104_base_202020_1/hw/xilinx_zcu104_base_202020_1.xsa'
INFO: [v++ 60-585] Compiling for software emulation target
INFO: [v++ 60-423]   Target device: xilinx_zcu104_base_202020_1
INFO: [v++ 60-242] Creating kernel: 'aes128CbcDec'
WARNING: /share/xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.
INFO: [v++ 60-594] Finished kernel compilation
INFO: [v++ 60-586] Created aes128CbcDec.xo
INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/aes128CbcDec.xo.compile_summary 
INFO: [v++ 60-791] Total elapsed time: 0h 0m 39s
INFO: [v++ 60-1653] Closing dispatch client.
v++ -c -k  aes128CbcEnc -I/home/jiong/bsc-project/components/common/include -I/home/jiong/bsc-project/components/security/include -I/home/jiong/bsc-project/kernels/security/include /home/jiong/bsc-project/kernels/security/src/aes128CbcEnc.cpp -o aes128CbcEnc.xo -t sw_emu -g --platform /home/jiong/xilinx/platforms/xilinx_zcu104_base_202020_1/xilinx_zcu104_base_202020_1.xpfm --log_dir log --report_dir report
Option Map File Used: '/share/xilinx/Vitis/2020.2/data/vitis/vpp/optMap.xml'

****** v++ v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ compile can be found at:
	Reports: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/report/aes128CbcEnc
	Log files: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/log/aes128CbcEnc
Running Dispatch Server on port:42771
INFO: [v++ 60-1548] Creating build summary session with primary output /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/aes128CbcEnc.xo.compile_summary, at Sun Jan 15 20:14:43 2023
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Sun Jan 15 20:14:43 2023
Running Rule Check Server on port:33955
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/report/aes128CbcEnc/v++_compile_aes128CbcEnc_guidance.html', at Sun Jan 15 20:14:46 2023
INFO: [v++ 60-895]   Target platform: /home/jiong/xilinx/platforms/xilinx_zcu104_base_202020_1/xilinx_zcu104_base_202020_1.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/home/jiong/xilinx/platforms/xilinx_zcu104_base_202020_1/hw/xilinx_zcu104_base_202020_1.xsa'
INFO: [v++ 60-585] Compiling for software emulation target
INFO: [v++ 60-423]   Target device: xilinx_zcu104_base_202020_1
INFO: [v++ 60-242] Creating kernel: 'aes128CbcEnc'
WARNING: /share/xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.
INFO: [v++ 60-594] Finished kernel compilation
INFO: [v++ 60-586] Created aes128CbcEnc.xo
INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/aes128CbcEnc.xo.compile_summary 
INFO: [v++ 60-791] Total elapsed time: 0h 0m 40s
INFO: [v++ 60-1653] Closing dispatch client.
v++ -l aes128CbcDec.xo aes128CbcEnc.xo -o aes128Cbc.xclbin -t sw_emu -g --platform /home/jiong/xilinx/platforms/xilinx_zcu104_base_202020_1/xilinx_zcu104_base_202020_1.xpfm --config config_link.cfg --optimize 2
Option Map File Used: '/share/xilinx/Vitis/2020.2/data/vitis/vpp/optMap.xml'

****** v++ v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ link can be found at:
	Reports: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/reports/link
	Log files: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/logs/link
Running Dispatch Server on port:42677
INFO: [v++ 60-1548] Creating build summary session with primary output /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/aes128Cbc.xclbin.link_summary, at Sun Jan 15 20:15:28 2023
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Sun Jan 15 20:15:28 2023
Running Rule Check Server on port:44485
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/reports/link/v++_link_aes128Cbc_guidance.html', at Sun Jan 15 20:15:32 2023
INFO: [v++ 60-895]   Target platform: /home/jiong/xilinx/platforms/xilinx_zcu104_base_202020_1/xilinx_zcu104_base_202020_1.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/home/jiong/xilinx/platforms/xilinx_zcu104_base_202020_1/hw/xilinx_zcu104_base_202020_1.xsa'
INFO: [v++ 60-629] Linking for software emulation target
INFO: [v++ 60-423]   Target device: xilinx_zcu104_base_202020_1
INFO: [v++ 60-645] kernel flags are '-g -I /home/jiong/bsc-project/components/common/include -I /home/jiong/bsc-project/components/security/include -I /home/jiong/bsc-project/kernels/security/include -g'
INFO: [v++ 60-645] kernel flags are '-g -I /home/jiong/bsc-project/components/common/include -I /home/jiong/bsc-project/components/security/include -I /home/jiong/bsc-project/kernels/security/include -g'
INFO: [v++ 60-586] Created aes128Cbc.xclbin
INFO: [v++ 60-1307] Run completed. Additional information can be found in:
	Guidance: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/reports/link/v++_link_aes128Cbc_guidance.html
	Steps Log File: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/logs/link/link.steps.log

INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/aes128Cbc.xclbin.link_summary 
INFO: [v++ 60-791] Total elapsed time: 0h 0m 45s
INFO: [v++ 60-1653] Closing dispatch client.
v++ -c -k  aes128CbcDec -I/home/jiong/bsc-project/components/common/include -I/home/jiong/bsc-project/components/security/include -I/home/jiong/bsc-project/kernels/security/include /home/jiong/bsc-project/kernels/security/src/aes128CbcDec.cpp -o aes128CbcDec.xo -t hw_emu -g --platform /home/jiong/xilinx/platforms/xilinx_zcu104_base_202020_1/xilinx_zcu104_base_202020_1.xpfm --log_dir log --report_dir report
Option Map File Used: '/share/xilinx/Vitis/2020.2/data/vitis/vpp/optMap.xml'

****** v++ v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ compile can be found at:
	Reports: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/report/aes128CbcDec
	Log files: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/log/aes128CbcDec
Running Dispatch Server on port:45325
INFO: [v++ 60-1548] Creating build summary session with primary output /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/aes128CbcDec.xo.compile_summary, at Sun Jan 15 20:21:42 2023
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Sun Jan 15 20:21:42 2023
Running Rule Check Server on port:40381
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/report/aes128CbcDec/v++_compile_aes128CbcDec_guidance.html', at Sun Jan 15 20:21:45 2023
INFO: [v++ 60-895]   Target platform: /home/jiong/xilinx/platforms/xilinx_zcu104_base_202020_1/xilinx_zcu104_base_202020_1.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/home/jiong/xilinx/platforms/xilinx_zcu104_base_202020_1/hw/xilinx_zcu104_base_202020_1.xsa'
INFO: [v++ 60-585] Compiling for hardware emulation target
INFO: [v++ 60-423]   Target device: xilinx_zcu104_base_202020_1
INFO: [v++ 60-242] Creating kernel: 'aes128CbcDec'
WARNING: /share/xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.

===>The following messages were generated while  performing high-level synthesis for kernel: aes128CbcDec Log file: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/aes128CbcDec/aes128CbcDec/vitis_hls.log :
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_817_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_817_1'
INFO: [v++ 204-61] Pipelining function 'process'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 20, function 'process'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_41_2'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_41_2'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_45_3'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_45_3'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_49_4'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 73, loop 'VITIS_LOOP_49_4'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_53_5'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_53_5'
INFO: [v++ 204-61] Pipelining loop 'decryption_cbc_loop'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 21, loop 'decryption_cbc_loop'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_34_2'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 71, loop 'VITIS_LOOP_34_2'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_41_3'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 71, loop 'VITIS_LOOP_41_3'
INFO: [v++ 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [v++ 200-789] **** Estimated Fmax: 205.47 MHz
INFO: [v++ 60-594] Finished kernel compilation
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/report/aes128CbcDec/system_estimate_aes128CbcDec.xtxt
INFO: [v++ 60-586] Created aes128CbcDec.xo
INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/aes128CbcDec.xo.compile_summary 
INFO: [v++ 60-791] Total elapsed time: 0h 4m 31s
INFO: [v++ 60-1653] Closing dispatch client.
v++ -c -k  aes128CbcEnc -I/home/jiong/bsc-project/components/common/include -I/home/jiong/bsc-project/components/security/include -I/home/jiong/bsc-project/kernels/security/include /home/jiong/bsc-project/kernels/security/src/aes128CbcEnc.cpp -o aes128CbcEnc.xo -t hw_emu -g --platform /home/jiong/xilinx/platforms/xilinx_zcu104_base_202020_1/xilinx_zcu104_base_202020_1.xpfm --log_dir log --report_dir report
Option Map File Used: '/share/xilinx/Vitis/2020.2/data/vitis/vpp/optMap.xml'

****** v++ v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ compile can be found at:
	Reports: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/report/aes128CbcEnc
	Log files: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/log/aes128CbcEnc
Running Dispatch Server on port:46823
INFO: [v++ 60-1548] Creating build summary session with primary output /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/aes128CbcEnc.xo.compile_summary, at Sun Jan 15 20:26:18 2023
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Sun Jan 15 20:26:19 2023
Running Rule Check Server on port:37097
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/report/aes128CbcEnc/v++_compile_aes128CbcEnc_guidance.html', at Sun Jan 15 20:26:22 2023
INFO: [v++ 60-895]   Target platform: /home/jiong/xilinx/platforms/xilinx_zcu104_base_202020_1/xilinx_zcu104_base_202020_1.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/home/jiong/xilinx/platforms/xilinx_zcu104_base_202020_1/hw/xilinx_zcu104_base_202020_1.xsa'
INFO: [v++ 60-585] Compiling for hardware emulation target
INFO: [v++ 60-423]   Target device: xilinx_zcu104_base_202020_1
INFO: [v++ 60-242] Creating kernel: 'aes128CbcEnc'
WARNING: /share/xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.

===>The following messages were generated while  performing high-level synthesis for kernel: aes128CbcEnc Log file: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/aes128CbcEnc/aes128CbcEnc/vitis_hls.log :
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_451_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_451_1'
INFO: [v++ 204-61] Pipelining function 'process'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 20, function 'process'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_41_2'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_41_2'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_45_3'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_45_3'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_49_4'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 73, loop 'VITIS_LOOP_49_4'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_53_5'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_53_5'
INFO: [v++ 204-61] Pipelining loop 'encryption_cbc_loop'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 19, Depth = 21, loop 'encryption_cbc_loop'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_34_2'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 71, loop 'VITIS_LOOP_34_2'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_41_3'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 71, loop 'VITIS_LOOP_41_3'
INFO: [v++ 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [v++ 200-789] **** Estimated Fmax: 205.47 MHz
INFO: [v++ 60-594] Finished kernel compilation
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/report/aes128CbcEnc/system_estimate_aes128CbcEnc.xtxt
INFO: [v++ 60-586] Created aes128CbcEnc.xo
INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/aes128CbcEnc.xo.compile_summary 
INFO: [v++ 60-791] Total elapsed time: 0h 3m 49s
INFO: [v++ 60-1653] Closing dispatch client.
v++ -l aes128CbcDec.xo aes128CbcEnc.xo -o aes128Cbc.xclbin -t hw_emu -g --platform /home/jiong/xilinx/platforms/xilinx_zcu104_base_202020_1/xilinx_zcu104_base_202020_1.xpfm --config config_link.cfg --optimize 2
Option Map File Used: '/share/xilinx/Vitis/2020.2/data/vitis/vpp/optMap.xml'

****** v++ v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ link can be found at:
	Reports: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/reports/link
	Log files: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/logs/link
Running Dispatch Server on port:38567
INFO: [v++ 60-1548] Creating build summary session with primary output /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/aes128Cbc.xclbin.link_summary, at Sun Jan 15 20:30:12 2023
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Sun Jan 15 20:30:12 2023
Running Rule Check Server on port:37865
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/reports/link/v++_link_aes128Cbc_guidance.html', at Sun Jan 15 20:30:15 2023
INFO: [v++ 60-895]   Target platform: /home/jiong/xilinx/platforms/xilinx_zcu104_base_202020_1/xilinx_zcu104_base_202020_1.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/home/jiong/xilinx/platforms/xilinx_zcu104_base_202020_1/hw/xilinx_zcu104_base_202020_1.xsa'
INFO: [v++ 60-629] Linking for hardware emulation target
INFO: [v++ 60-423]   Target device: xilinx_zcu104_base_202020_1
INFO: [v++ 60-1332] Run 'run_link' status: Not started
INFO: [v++ 60-1443] [20:30:16] Run run_link: Step system_link: Started
INFO: [v++ 60-1453] Command Line: system_link --xo /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/aes128CbcDec.xo --xo /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/aes128CbcEnc.xo --config /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/syslinkConfig.ini --xpfm /home/jiong/xilinx/platforms/xilinx_zcu104_base_202020_1/xilinx_zcu104_base_202020_1.xpfm --target emu --output_dir /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int --temp_dir /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/sys_link
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/run_link
INFO: [SYSTEM_LINK 60-1316] Initiating connection to rulecheck server, at Sun Jan 15 20:30:20 2023
INFO: [SYSTEM_LINK 82-70] Extracting xo v3 file /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/aes128CbcDec.xo
INFO: [SYSTEM_LINK 82-70] Extracting xo v3 file /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/aes128CbcEnc.xo
INFO: [SYSTEM_LINK 82-53] Creating IP database /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-38] [20:30:21] build_xd_ip_db started: /share/xilinx/Vitis/2020.2/bin/build_xd_ip_db -ip_search 0  -sds-pf /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/sys_link/xilinx_zcu104_base_202020_1.hpfm -clkid 0 -ip /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/sys_link/iprepo/xilinx_com_hls_aes128CbcDec_1_0,aes128CbcDec -ip /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/sys_link/iprepo/xilinx_com_hls_aes128CbcEnc_1_0,aes128CbcEnc -o /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-37] [20:30:37] build_xd_ip_db finished successfully
Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 1620.559 ; gain = 0.000 ; free physical = 61464 ; free virtual = 204508
INFO: [SYSTEM_LINK 82-51] Create system connectivity graph
INFO: [SYSTEM_LINK 82-102] Applying explicit connections to the system connectivity graph: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [SYSTEM_LINK 82-38] [20:30:37] cfgen started: /share/xilinx/Vitis/2020.2/bin/cfgen  -nk aes128CbcDec:1:aes128CbcDec_1 -nk aes128CbcEnc:1:aes128CbcEnc_1 -dmclkid 0 -r /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [CFGEN 83-0] Kernel Specs: 
INFO: [CFGEN 83-0]   kernel: aes128CbcDec, num: 1  {aes128CbcDec_1}
INFO: [CFGEN 83-0]   kernel: aes128CbcEnc, num: 1  {aes128CbcEnc_1}
INFO: [CFGEN 83-2226] Inferring mapping for argument aes128CbcDec_1.cipherTextBuffer to HP0
INFO: [CFGEN 83-2226] Inferring mapping for argument aes128CbcDec_1.cipherKey to HP0
INFO: [CFGEN 83-2226] Inferring mapping for argument aes128CbcDec_1.initVec to HP0
INFO: [CFGEN 83-2226] Inferring mapping for argument aes128CbcDec_1.plainTextBuffer to HP0
INFO: [CFGEN 83-2226] Inferring mapping for argument aes128CbcEnc_1.plainTextBuffer to HP0
INFO: [CFGEN 83-2226] Inferring mapping for argument aes128CbcEnc_1.cipherKey to HP0
INFO: [CFGEN 83-2226] Inferring mapping for argument aes128CbcEnc_1.initVec to HP0
INFO: [CFGEN 83-2226] Inferring mapping for argument aes128CbcEnc_1.cipherTextBuffer to HP0
INFO: [SYSTEM_LINK 82-37] [20:30:46] cfgen finished successfully
Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1620.559 ; gain = 0.000 ; free physical = 58271 ; free virtual = 201316
INFO: [SYSTEM_LINK 82-52] Create top-level block diagram
INFO: [SYSTEM_LINK 82-38] [20:30:46] cf2bd started: /share/xilinx/Vitis/2020.2/bin/cf2bd  --linux --trace_buffer 1024 --input_file /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml --ip_db /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml --cf_name dr --working_dir /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/sys_link/_sysl/.xsd --temp_dir /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/sys_link --output_dir /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int
INFO: [CF2BD 82-31] Launching cf2xd: cf2xd -linux -trace-buffer 1024 -i /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml -r /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o dr.xml
INFO: [CF2BD 82-28] cf2xd finished successfully
INFO: [CF2BD 82-31] Launching cf_xsd: cf_xsd -disable-address-gen -dn dr -dp /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/sys_link/_sysl/.xsd
INFO: [CF2BD 82-28] cf_xsd finished successfully
INFO: [SYSTEM_LINK 82-37] [20:30:54] cf2bd finished successfully
Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1620.559 ; gain = 0.000 ; free physical = 57724 ; free virtual = 200778
INFO: [v++ 60-1441] [20:30:54] Run run_link: Step system_link: Completed
Time (s): cpu = 00:00:43 ; elapsed = 00:00:38 . Memory (MB): peak = 1555.070 ; gain = 0.000 ; free physical = 57761 ; free virtual = 200811
INFO: [v++ 60-1443] [20:30:54] Run run_link: Step cf2sw: Started
INFO: [v++ 60-1453] Command Line: cf2sw -sdsl /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/sdsl.dat -rtd /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/cf2sw.rtd -nofilter /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/cf2sw_full.rtd -xclbin /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/xclbin_orig.xml -o /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/xclbin_orig.1.xml
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/run_link
INFO: [v++ 60-1441] [20:31:04] Run run_link: Step cf2sw: Completed
Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1555.070 ; gain = 0.000 ; free physical = 56072 ; free virtual = 199126
INFO: [v++ 60-1443] [20:31:04] Run run_link: Step rtd2_system_diagram: Started
INFO: [v++ 60-1453] Command Line: rtd2SystemDiagram
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/run_link
INFO: [v++ 60-1441] [20:31:07] Run run_link: Step rtd2_system_diagram: Completed
Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:03 . Memory (MB): peak = 1555.070 ; gain = 0.000 ; free physical = 55488 ; free virtual = 198542
INFO: [v++ 60-1443] [20:31:07] Run run_link: Step vpl: Started
INFO: [v++ 60-1453] Command Line: vpl -t hw_emu -f /home/jiong/xilinx/platforms/xilinx_zcu104_base_202020_1/xilinx_zcu104_base_202020_1.xpfm -g --remote_ip_cache /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/.ipcache --output_dir /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int --log_dir /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/logs/link --report_dir /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/reports/link --config /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/vplConfig.ini -k /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/kernel_info.dat --webtalk_flag Vitis --temp_dir /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link --emulation_mode debug_waveform --no-info --iprepo /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/xo/ip_repo/xilinx_com_hls_aes128CbcEnc_1_0 --iprepo /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/xo/ip_repo/xilinx_com_hls_aes128CbcDec_1_0 --messageDb /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/run_link/vpl.pb /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/dr.bd.tcl
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/run_link

****** vpl v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [VPL 60-839] Read in kernel information from file '/home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/kernel_info.dat'.
INFO: [VPL 60-423]   Target device: xilinx_zcu104_base_202020_1
INFO: [VPL 60-1032] Extracting hardware platform to /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/vivado/vpl/.local/hw_platform
WARNING: /share/xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.
[20:31:37] Run vpl: Step create_project: Started
Creating Vivado project.
[20:31:56] Run vpl: Step create_project: Completed
[20:31:56] Run vpl: Step create_bd: Started
[20:32:22] Run vpl: Step create_bd: Completed
[20:32:22] Run vpl: Step update_bd: Started
[20:32:31] Run vpl: Step update_bd: Completed
[20:32:31] Run vpl: Step generate_target: Started
[20:33:47] Run vpl: Step generate_target: RUNNING...
[20:34:01] Run vpl: Step generate_target: Completed
[20:34:01] Run vpl: Step config_hw_emu.gen_scripts: Started
[20:34:42] Run vpl: Step config_hw_emu.gen_scripts: Completed
[20:34:42] Run vpl: Step config_hw_emu.compile: Started
[20:35:05] Run vpl: Step config_hw_emu.compile: Completed
[20:35:05] Run vpl: Step config_hw_emu.elaborate: Started
[20:36:21] Run vpl: Step config_hw_emu.elaborate: RUNNING...
[20:36:55] Run vpl: Step config_hw_emu.elaborate: Completed
[20:36:56] Run vpl: FINISHED. Run Status: config_hw_emu.elaborate Complete!
INFO: [v++ 60-1441] [20:36:56] Run run_link: Step vpl: Completed
Time (s): cpu = 00:00:16 ; elapsed = 00:05:49 . Memory (MB): peak = 1555.070 ; gain = 0.000 ; free physical = 61585 ; free virtual = 205201
INFO: [v++ 60-1443] [20:36:56] Run run_link: Step rtdgen: Started
INFO: [v++ 60-1453] Command Line: rtdgen
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/run_link
WARNING: /share/xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.
WARNING: /share/xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.
INFO: [v++ 60-1453] Command Line: cf2sw -a /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/address_map.xml -sdsl /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/sdsl.dat -xclbin /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/xclbin_orig.xml -rtd /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/aes128Cbc.rtd -o /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/aes128Cbc.xml
INFO: [v++ 60-1652] Cf2sw returned exit code: 0
WARNING: /share/xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.
WARNING: /share/xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.
INFO: [v++ 60-2311] HPISystemDiagram::writeSystemDiagramAfterRunningVivado, rtdInputFilePath: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/aes128Cbc.rtd
INFO: [v++ 60-2312] HPISystemDiagram::writeSystemDiagramAfterRunningVivado, systemDiagramOutputFilePath: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/systemDiagramModelSlrBaseAddress.json
INFO: [v++ 60-1618] Launching 
INFO: [v++ 60-1441] [20:37:14] Run run_link: Step rtdgen: Completed
Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1555.070 ; gain = 0.000 ; free physical = 61312 ; free virtual = 204952
INFO: [v++ 60-1443] [20:37:14] Run run_link: Step xclbinutil: Started
INFO: [v++ 60-1453] Command Line: xclbinutil --add-section DEBUG_DATA:RAW:/home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/consolidated.cf --add-section BITSTREAM:RAW:/home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/behav.xse --force --target hw_emu --key-value SYS:dfx_enable:false --add-section :JSON:/home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/aes128Cbc.rtd --add-section CLOCK_FREQ_TOPOLOGY:JSON:/home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/aes128Cbc_xml.rtd --add-section BUILD_METADATA:JSON:/home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/aes128Cbc_build.rtd --add-section EMBEDDED_METADATA:RAW:/home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/aes128Cbc.xml --add-section SYSTEM_METADATA:RAW:/home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/systemDiagramModelSlrBaseAddress.json --key-value SYS:PlatformVBNV:xilinx.com_xd_xilinx_zcu104_base_202020_1_202020_1 --output /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/aes128Cbc.xclbin
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/run_link
XRT Build Version: 2.12.427 (2021.2)
       Build Date: 2021-10-08 22:06:50
          Hash ID: 2719b6027e185000fc49783171631db03fc0ef79
Creating a default 'in-memory' xclbin image.

Section: 'DEBUG_DATA'(4) was successfully added.
Size   : 3814 bytes
Format : RAW
File   : '/home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/consolidated.cf'

Section: 'BITSTREAM'(0) was successfully added.
Size   : 25214448 bytes
Format : RAW
File   : '/home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/behav.xse'

Section: 'MEM_TOPOLOGY'(6) was successfully added.
Format : JSON
File   : 'mem_topology'

Section: 'IP_LAYOUT'(8) was successfully added.
Format : JSON
File   : 'ip_layout'

Section: 'CONNECTIVITY'(7) was successfully added.
Format : JSON
File   : 'connectivity'
WARNING: Skipping CLOCK_FREQ_TOPOLOGY section for count size is zero.
WARNING: Section 'CLOCK_FREQ_TOPOLOGY' content is empty.  No data in the given JSON file.

Section: 'CLOCK_FREQ_TOPOLOGY'(11) was empty.  No action taken.
Format : JSON
File   : '/home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/aes128Cbc_xml.rtd'

Section: 'BUILD_METADATA'(14) was successfully added.
Size   : 3547 bytes
Format : JSON
File   : '/home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/aes128Cbc_build.rtd'

Section: 'EMBEDDED_METADATA'(2) was successfully added.
Size   : 8594 bytes
Format : RAW
File   : '/home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/aes128Cbc.xml'

Section: 'SYSTEM_METADATA'(22) was successfully added.
Size   : 10677 bytes
Format : RAW
File   : '/home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/systemDiagramModelSlrBaseAddress.json'
Successfully wrote (25251457 bytes) to the output file: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/aes128Cbc.xclbin
Leaving xclbinutil.
INFO: [v++ 60-1441] [20:37:15] Run run_link: Step xclbinutil: Completed
Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.32 . Memory (MB): peak = 1555.070 ; gain = 0.000 ; free physical = 61285 ; free virtual = 204949
INFO: [v++ 60-1443] [20:37:15] Run run_link: Step xclbinutilinfo: Started
INFO: [v++ 60-1453] Command Line: xclbinutil --quiet --force --info /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/aes128Cbc.xclbin.info --input /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/aes128Cbc.xclbin
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/run_link
INFO: [v++ 60-1441] [20:37:16] Run run_link: Step xclbinutilinfo: Completed
Time (s): cpu = 00:00:00.85 ; elapsed = 00:00:00.96 . Memory (MB): peak = 1555.070 ; gain = 0.000 ; free physical = 61303 ; free virtual = 204968
INFO: [v++ 60-1443] [20:37:16] Run run_link: Step generate_sc_driver: Started
INFO: [v++ 60-1453] Command Line: 
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/run_link
INFO: [v++ 60-1441] [20:37:16] Run run_link: Step generate_sc_driver: Completed
Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1555.070 ; gain = 0.000 ; free physical = 61303 ; free virtual = 204967
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/reports/link/system_estimate_aes128Cbc.xtxt
WARNING: [v++ 60-1629] No sd_card image will be generated for hardware emulation. Parameter compiler.addOutputTypes will not be honored.
INFO: [v++ 60-586] Created aes128Cbc.xclbin
INFO: [v++ 60-1307] Run completed. Additional information can be found in:
	Guidance: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/reports/link/v++_link_aes128Cbc_guidance.html
	Steps Log File: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/logs/link/link.steps.log

INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/aes128Cbc.xclbin.link_summary 
INFO: [v++ 60-791] Total elapsed time: 0h 7m 14s
INFO: [v++ 60-1653] Closing dispatch client.

v++ -c -k  aes128CbcDec -I/home/jiong/bsc-project/components/common/include -I/home/jiong/bsc-project/components/security/include -I/home/jiong/bsc-project/kernels/security/include /home/jiong/bsc-project/kernels/security/src/aes128CbcDec.cpp -o aes128CbcDec.xo -t hw_emu -g --platform /home/jiong/xilinx/platforms/xilinx_zcu104_base_202020_1/xilinx_zcu104_base_202020_1.xpfm --log_dir log --report_dir report
Option Map File Used: '/share/xilinx/Vitis/2020.2/data/vitis/vpp/optMap.xml'

****** v++ v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ compile can be found at:
	Reports: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/report/aes128CbcDec
	Log files: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/log/aes128CbcDec
Running Dispatch Server on port:38989
INFO: [v++ 60-1548] Creating build summary session with primary output /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/aes128CbcDec.xo.compile_summary, at Sun Jan 15 21:05:35 2023
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Sun Jan 15 21:05:35 2023
Running Rule Check Server on port:46191
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/report/aes128CbcDec/v++_compile_aes128CbcDec_guidance.html', at Sun Jan 15 21:05:38 2023
INFO: [v++ 60-895]   Target platform: /home/jiong/xilinx/platforms/xilinx_zcu104_base_202020_1/xilinx_zcu104_base_202020_1.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/home/jiong/xilinx/platforms/xilinx_zcu104_base_202020_1/hw/xilinx_zcu104_base_202020_1.xsa'
INFO: [v++ 60-585] Compiling for hardware emulation target
INFO: [v++ 60-423]   Target device: xilinx_zcu104_base_202020_1
INFO: [v++ 60-242] Creating kernel: 'aes128CbcDec'
WARNING: /share/xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.

===>The following messages were generated while  performing high-level synthesis for kernel: aes128CbcDec Log file: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/aes128CbcDec/aes128CbcDec/vitis_hls.log :
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_817_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_817_1'
INFO: [v++ 204-61] Pipelining function 'process'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 20, function 'process'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_41_2'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_41_2'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_45_3'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_45_3'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_49_4'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 73, loop 'VITIS_LOOP_49_4'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_53_5'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_53_5'
INFO: [v++ 204-61] Pipelining loop 'decryption_cbc_loop'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 21, loop 'decryption_cbc_loop'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_34_2'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 71, loop 'VITIS_LOOP_34_2'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_41_3'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 71, loop 'VITIS_LOOP_41_3'
INFO: [v++ 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [v++ 200-789] **** Estimated Fmax: 205.47 MHz
INFO: [v++ 60-594] Finished kernel compilation
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/report/aes128CbcDec/system_estimate_aes128CbcDec.xtxt
WARNING: [v++-17-1525]  
INFO: [v++ 60-586] Created aes128CbcDec.xo
INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/aes128CbcDec.xo.compile_summary 
INFO: [v++ 60-791] Total elapsed time: 0h 3m 54s
INFO: [v++ 60-1653] Closing dispatch client.
v++ -l aes128CbcDec.xo aes128CbcEnc.xo -o aes128Cbc.xclbin -t hw_emu -g --platform /home/jiong/xilinx/platforms/xilinx_zcu104_base_202020_1/xilinx_zcu104_base_202020_1.xpfm --config config_link.cfg --optimize 2
Option Map File Used: '/share/xilinx/Vitis/2020.2/data/vitis/vpp/optMap.xml'

****** v++ v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ link can be found at:
	Reports: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/reports/link
	Log files: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/logs/link
Running Dispatch Server on port:40933
INFO: [v++ 60-1548] Creating build summary session with primary output /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/aes128Cbc.xclbin.link_summary, at Sun Jan 15 21:09:35 2023
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Sun Jan 15 21:09:35 2023
Running Rule Check Server on port:34635
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/reports/link/v++_link_aes128Cbc_guidance.html', at Sun Jan 15 21:09:36 2023
INFO: [v++ 60-895]   Target platform: /home/jiong/xilinx/platforms/xilinx_zcu104_base_202020_1/xilinx_zcu104_base_202020_1.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/home/jiong/xilinx/platforms/xilinx_zcu104_base_202020_1/hw/xilinx_zcu104_base_202020_1.xsa'
INFO: [v++ 60-629] Linking for hardware emulation target
INFO: [v++ 60-423]   Target device: xilinx_zcu104_base_202020_1
INFO: [v++ 60-1332] Run 'run_link' status: Not started
INFO: [v++ 60-1443] [21:09:38] Run run_link: Step system_link: Started
INFO: [v++ 60-1453] Command Line: system_link --xo /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/aes128CbcDec.xo --xo /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/aes128CbcEnc.xo --config /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/syslinkConfig.ini --xpfm /home/jiong/xilinx/platforms/xilinx_zcu104_base_202020_1/xilinx_zcu104_base_202020_1.xpfm --target emu --output_dir /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int --temp_dir /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/sys_link
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/run_link
INFO: [SYSTEM_LINK 60-1316] Initiating connection to rulecheck server, at Sun Jan 15 21:09:42 2023
INFO: [SYSTEM_LINK 82-70] Extracting xo v3 file /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/aes128CbcDec.xo
INFO: [SYSTEM_LINK 82-70] Extracting xo v3 file /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/aes128CbcEnc.xo
INFO: [SYSTEM_LINK 82-53] Creating IP database /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-38] [21:09:43] build_xd_ip_db started: /share/xilinx/Vitis/2020.2/bin/build_xd_ip_db -ip_search 0  -sds-pf /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/sys_link/xilinx_zcu104_base_202020_1.hpfm -clkid 0 -ip /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/sys_link/iprepo/xilinx_com_hls_aes128CbcDec_1_0,aes128CbcDec -ip /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/sys_link/iprepo/xilinx_com_hls_aes128CbcEnc_1_0,aes128CbcEnc -o /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-37] [21:09:53] build_xd_ip_db finished successfully
Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 1620.562 ; gain = 0.000 ; free physical = 61010 ; free virtual = 205455
INFO: [SYSTEM_LINK 82-51] Create system connectivity graph
INFO: [SYSTEM_LINK 82-102] Applying explicit connections to the system connectivity graph: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [SYSTEM_LINK 82-38] [21:09:53] cfgen started: /share/xilinx/Vitis/2020.2/bin/cfgen  -nk aes128CbcDec:1:aes128CbcDec_1 -nk aes128CbcEnc:1:aes128CbcEnc_1 -dmclkid 0 -r /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [CFGEN 83-0] Kernel Specs: 
INFO: [CFGEN 83-0]   kernel: aes128CbcDec, num: 1  {aes128CbcDec_1}
INFO: [CFGEN 83-0]   kernel: aes128CbcEnc, num: 1  {aes128CbcEnc_1}
INFO: [CFGEN 83-2226] Inferring mapping for argument aes128CbcDec_1.cipherTextBuffer to HP0
INFO: [CFGEN 83-2226] Inferring mapping for argument aes128CbcDec_1.cipherKey to HP0
INFO: [CFGEN 83-2226] Inferring mapping for argument aes128CbcDec_1.initVec to HP0
INFO: [CFGEN 83-2226] Inferring mapping for argument aes128CbcDec_1.plainTextBuffer to HP0
INFO: [CFGEN 83-2226] Inferring mapping for argument aes128CbcEnc_1.plainTextBuffer to HP0
INFO: [CFGEN 83-2226] Inferring mapping for argument aes128CbcEnc_1.cipherKey to HP0
INFO: [CFGEN 83-2226] Inferring mapping for argument aes128CbcEnc_1.initVec to HP0
INFO: [CFGEN 83-2226] Inferring mapping for argument aes128CbcEnc_1.cipherTextBuffer to HP0
INFO: [SYSTEM_LINK 82-37] [21:10:02] cfgen finished successfully
Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1620.562 ; gain = 0.000 ; free physical = 60958 ; free virtual = 205403
INFO: [SYSTEM_LINK 82-52] Create top-level block diagram
INFO: [SYSTEM_LINK 82-38] [21:10:02] cf2bd started: /share/xilinx/Vitis/2020.2/bin/cf2bd  --linux --trace_buffer 1024 --input_file /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml --ip_db /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml --cf_name dr --working_dir /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/sys_link/_sysl/.xsd --temp_dir /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/sys_link --output_dir /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int
INFO: [CF2BD 82-31] Launching cf2xd: cf2xd -linux -trace-buffer 1024 -i /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml -r /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o dr.xml
INFO: [CF2BD 82-28] cf2xd finished successfully
INFO: [CF2BD 82-31] Launching cf_xsd: cf_xsd -disable-address-gen -dn dr -dp /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/sys_link/_sysl/.xsd
INFO: [CF2BD 82-28] cf_xsd finished successfully
INFO: [SYSTEM_LINK 82-37] [21:10:11] cf2bd finished successfully
Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1620.562 ; gain = 0.000 ; free physical = 60988 ; free virtual = 205430
INFO: [v++ 60-1441] [21:10:11] Run run_link: Step system_link: Completed
Time (s): cpu = 00:00:38 ; elapsed = 00:00:33 . Memory (MB): peak = 1577.793 ; gain = 0.000 ; free physical = 61027 ; free virtual = 205464
INFO: [v++ 60-1443] [21:10:11] Run run_link: Step cf2sw: Started
INFO: [v++ 60-1453] Command Line: cf2sw -sdsl /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/sdsl.dat -rtd /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/cf2sw.rtd -nofilter /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/cf2sw_full.rtd -xclbin /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/xclbin_orig.xml -o /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/xclbin_orig.1.xml
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/run_link
INFO: [v++ 60-1441] [21:10:15] Run run_link: Step cf2sw: Completed
Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1577.793 ; gain = 0.000 ; free physical = 61025 ; free virtual = 205462
INFO: [v++ 60-1443] [21:10:15] Run run_link: Step rtd2_system_diagram: Started
INFO: [v++ 60-1453] Command Line: rtd2SystemDiagram
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/run_link
INFO: [v++ 60-1441] [21:10:16] Run run_link: Step rtd2_system_diagram: Completed
Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.98 . Memory (MB): peak = 1577.793 ; gain = 0.000 ; free physical = 60876 ; free virtual = 205314
INFO: [v++ 60-1443] [21:10:16] Run run_link: Step vpl: Started
INFO: [v++ 60-1453] Command Line: vpl -t hw_emu -f /home/jiong/xilinx/platforms/xilinx_zcu104_base_202020_1/xilinx_zcu104_base_202020_1.xpfm -g --remote_ip_cache /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/.ipcache --output_dir /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int --log_dir /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/logs/link --report_dir /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/reports/link --config /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/vplConfig.ini -k /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/kernel_info.dat --webtalk_flag Vitis --temp_dir /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link --emulation_mode debug_waveform --no-info --iprepo /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/xo/ip_repo/xilinx_com_hls_aes128CbcEnc_1_0 --iprepo /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/xo/ip_repo/xilinx_com_hls_aes128CbcDec_1_0 --messageDb /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/run_link/vpl.pb /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/dr.bd.tcl
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/run_link

****** vpl v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [VPL 60-839] Read in kernel information from file '/home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/kernel_info.dat'.
INFO: [VPL 60-423]   Target device: xilinx_zcu104_base_202020_1
INFO: [VPL 60-1032] Extracting hardware platform to /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/vivado/vpl/.local/hw_platform
WARNING: /share/xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.
[21:10:49] Run vpl: Step create_project: Started
Creating Vivado project.
[21:10:56] Run vpl: Step create_project: Completed
[21:10:56] Run vpl: Step create_bd: Started
[21:11:19] Run vpl: Step create_bd: Completed
[21:11:19] Run vpl: Step update_bd: Started
[21:11:28] Run vpl: Step update_bd: Completed
[21:11:28] Run vpl: Step generate_target: Started
[21:12:44] Run vpl: Step generate_target: RUNNING...
[21:13:24] Run vpl: Step generate_target: Completed
[21:13:24] Run vpl: Step config_hw_emu.gen_scripts: Started
[21:13:59] Run vpl: Step config_hw_emu.gen_scripts: Completed
[21:13:59] Run vpl: Step config_hw_emu.compile: Started
[21:14:22] Run vpl: Step config_hw_emu.compile: Completed
[21:14:22] Run vpl: Step config_hw_emu.elaborate: Started
[21:15:38] Run vpl: Step config_hw_emu.elaborate: RUNNING...
[21:16:02] Run vpl: Step config_hw_emu.elaborate: Completed
[21:16:02] Run vpl: FINISHED. Run Status: config_hw_emu.elaborate Complete!
INFO: [v++ 60-1441] [21:16:02] Run run_link: Step vpl: Completed
Time (s): cpu = 00:00:13 ; elapsed = 00:05:46 . Memory (MB): peak = 1577.793 ; gain = 0.000 ; free physical = 60090 ; free virtual = 204916
INFO: [v++ 60-1443] [21:16:02] Run run_link: Step rtdgen: Started
INFO: [v++ 60-1453] Command Line: rtdgen
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/run_link
WARNING: /share/xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.
WARNING: /share/xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.
INFO: [v++ 60-1453] Command Line: cf2sw -a /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/address_map.xml -sdsl /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/sdsl.dat -xclbin /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/xclbin_orig.xml -rtd /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/aes128Cbc.rtd -o /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/aes128Cbc.xml
INFO: [v++ 60-1652] Cf2sw returned exit code: 0
WARNING: /share/xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.
WARNING: /share/xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.
INFO: [v++ 60-2311] HPISystemDiagram::writeSystemDiagramAfterRunningVivado, rtdInputFilePath: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/aes128Cbc.rtd
INFO: [v++ 60-2312] HPISystemDiagram::writeSystemDiagramAfterRunningVivado, systemDiagramOutputFilePath: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/systemDiagramModelSlrBaseAddress.json
INFO: [v++ 60-1618] Launching 
INFO: [v++ 60-1441] [21:16:30] Run run_link: Step rtdgen: Completed
Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 1577.793 ; gain = 0.000 ; free physical = 60590 ; free virtual = 205456
INFO: [v++ 60-1443] [21:16:30] Run run_link: Step xclbinutil: Started
INFO: [v++ 60-1453] Command Line: xclbinutil --add-section DEBUG_DATA:RAW:/home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/consolidated.cf --add-section BITSTREAM:RAW:/home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/behav.xse --force --target hw_emu --key-value SYS:dfx_enable:false --add-section :JSON:/home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/aes128Cbc.rtd --add-section CLOCK_FREQ_TOPOLOGY:JSON:/home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/aes128Cbc_xml.rtd --add-section BUILD_METADATA:JSON:/home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/aes128Cbc_build.rtd --add-section EMBEDDED_METADATA:RAW:/home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/aes128Cbc.xml --add-section SYSTEM_METADATA:RAW:/home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/systemDiagramModelSlrBaseAddress.json --key-value SYS:PlatformVBNV:xilinx.com_xd_xilinx_zcu104_base_202020_1_202020_1 --output /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/aes128Cbc.xclbin
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/run_link
XRT Build Version: 2.12.427 (2021.2)
       Build Date: 2021-10-08 22:06:50
          Hash ID: 2719b6027e185000fc49783171631db03fc0ef79
Creating a default 'in-memory' xclbin image.

Section: 'DEBUG_DATA'(4) was successfully added.
Size   : 3814 bytes
Format : RAW
File   : '/home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/consolidated.cf'

Section: 'BITSTREAM'(0) was successfully added.
Size   : 25214404 bytes
Format : RAW
File   : '/home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/behav.xse'

Section: 'MEM_TOPOLOGY'(6) was successfully added.
Format : JSON
File   : 'mem_topology'

Section: 'IP_LAYOUT'(8) was successfully added.
Format : JSON
File   : 'ip_layout'

Section: 'CONNECTIVITY'(7) was successfully added.
Format : JSON
File   : 'connectivity'
WARNING: Skipping CLOCK_FREQ_TOPOLOGY section for count size is zero.
WARNING: Section 'CLOCK_FREQ_TOPOLOGY' content is empty.  No data in the given JSON file.

Section: 'CLOCK_FREQ_TOPOLOGY'(11) was empty.  No action taken.
Format : JSON
File   : '/home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/aes128Cbc_xml.rtd'

Section: 'BUILD_METADATA'(14) was successfully added.
Size   : 3547 bytes
Format : JSON
File   : '/home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/aes128Cbc_build.rtd'

Section: 'EMBEDDED_METADATA'(2) was successfully added.
Size   : 8594 bytes
Format : RAW
File   : '/home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/aes128Cbc.xml'

Section: 'SYSTEM_METADATA'(22) was successfully added.
Size   : 10677 bytes
Format : RAW
File   : '/home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/systemDiagramModelSlrBaseAddress.json'
Successfully wrote (25251417 bytes) to the output file: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/aes128Cbc.xclbin
Leaving xclbinutil.
INFO: [v++ 60-1441] [21:16:30] Run run_link: Step xclbinutil: Completed
Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.35 . Memory (MB): peak = 1577.793 ; gain = 0.000 ; free physical = 60589 ; free virtual = 205454
INFO: [v++ 60-1443] [21:16:30] Run run_link: Step xclbinutilinfo: Started
INFO: [v++ 60-1453] Command Line: xclbinutil --quiet --force --info /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/aes128Cbc.xclbin.info --input /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/aes128Cbc.xclbin
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/run_link
INFO: [v++ 60-1441] [21:16:31] Run run_link: Step xclbinutilinfo: Completed
Time (s): cpu = 00:00:00.81 ; elapsed = 00:00:00.91 . Memory (MB): peak = 1577.793 ; gain = 0.000 ; free physical = 60588 ; free virtual = 205453
INFO: [v++ 60-1443] [21:16:31] Run run_link: Step generate_sc_driver: Started
INFO: [v++ 60-1453] Command Line: 
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/run_link
INFO: [v++ 60-1441] [21:16:31] Run run_link: Step generate_sc_driver: Completed
Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1577.793 ; gain = 0.000 ; free physical = 60588 ; free virtual = 205453
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/reports/link/system_estimate_aes128Cbc.xtxt
WARNING: [v++ 60-1629] No sd_card image will be generated for hardware emulation. Parameter compiler.addOutputTypes will not be honored.
INFO: [v++ 60-586] Created aes128Cbc.xclbin
INFO: [v++ 60-1307] Run completed. Additional information can be found in:
	Guidance: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/reports/link/v++_link_aes128Cbc_guidance.html
	Steps Log File: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/logs/link/link.steps.log

INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/aes128Cbc.xclbin.link_summary 
INFO: [v++ 60-791] Total elapsed time: 0h 7m 6s
INFO: [v++ 60-1653] Closing dispatch client.
v++ -c -k  aes128CbcDec -I/home/jiong/bsc-project/components/common/include -I/home/jiong/bsc-project/components/security/include -I/home/jiong/bsc-project/kernels/security/include /home/jiong/bsc-project/kernels/security/src/aes128CbcDec.cpp -o aes128CbcDec.xo -t hw_emu -g --platform /home/jiong/xilinx/platforms/xilinx_zcu104_base_202020_1/xilinx_zcu104_base_202020_1.xpfm --log_dir log --report_dir report
v++ -c -k  aes128CbcEnc -I/home/jiong/bsc-project/components/common/include -I/home/jiong/bsc-project/components/security/include -I/home/jiong/bsc-project/kernels/security/include /home/jiong/bsc-project/kernels/security/src/aes128CbcEnc.cpp -o aes128CbcEnc.xo -t hw_emu -g --platform /home/jiong/xilinx/platforms/xilinx_zcu104_base_202020_1/xilinx_zcu104_base_202020_1.xpfm --log_dir log --report_dir report
Option Map File Used: '/share/xilinx/Vitis/2020.2/data/vitis/vpp/optMap.xml'

****** v++ v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ compile can be found at:
	Reports: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/report/aes128CbcDec
	Log files: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/log/aes128CbcDec
Option Map File Used: '/share/xilinx/Vitis/2020.2/data/vitis/vpp/optMap.xml'

****** v++ v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ compile can be found at:
	Reports: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/report/aes128CbcEnc
	Log files: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/log/aes128CbcEnc
Running Dispatch Server on port:40023
INFO: [v++ 60-1548] Creating build summary session with primary output /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/aes128CbcDec.xo.compile_summary, at Mon Jan 16 00:19:36 2023
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Mon Jan 16 00:19:36 2023
Running Dispatch Server on port:44955
INFO: [v++ 60-1548] Creating build summary session with primary output /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/aes128CbcEnc.xo.compile_summary, at Mon Jan 16 00:19:36 2023
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Mon Jan 16 00:19:36 2023
Running Rule Check Server on port:46763
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/report/aes128CbcEnc/v++_compile_aes128CbcEnc_guidance.html', at Mon Jan 16 00:19:39 2023
INFO: [v++ 60-895]   Target platform: /home/jiong/xilinx/platforms/xilinx_zcu104_base_202020_1/xilinx_zcu104_base_202020_1.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/home/jiong/xilinx/platforms/xilinx_zcu104_base_202020_1/hw/xilinx_zcu104_base_202020_1.xsa'
Running Rule Check Server on port:32943
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/report/aes128CbcDec/v++_compile_aes128CbcDec_guidance.html', at Mon Jan 16 00:19:39 2023
INFO: [v++ 60-895]   Target platform: /home/jiong/xilinx/platforms/xilinx_zcu104_base_202020_1/xilinx_zcu104_base_202020_1.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/home/jiong/xilinx/platforms/xilinx_zcu104_base_202020_1/hw/xilinx_zcu104_base_202020_1.xsa'
INFO: [v++ 60-585] Compiling for hardware emulation target
INFO: [v++ 60-423]   Target device: xilinx_zcu104_base_202020_1
INFO: [v++ 60-242] Creating kernel: 'aes128CbcEnc'
WARNING: /share/xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.
INFO: [v++ 60-585] Compiling for hardware emulation target
INFO: [v++ 60-423]   Target device: xilinx_zcu104_base_202020_1
INFO: [v++ 60-242] Creating kernel: 'aes128CbcDec'
WARNING: /share/xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.

===>The following messages were generated while  performing high-level synthesis for kernel: aes128CbcEnc Log file: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/aes128CbcEnc/aes128CbcEnc/vitis_hls.log :
ERROR: [v++ 200-1013] Bundled bus interface gmem failed dataflow checking: it cannot read data in multiple processes.
ERROR: [v++ 200-984] Bundled bus interface gmem has read operations in function:  'mm2s6' (/home/jiong/bsc-project/kernels/security/src/aes128CbcEnc.cpp:13:6), 'mm2s' (/home/jiong/bsc-project/kernels/security/src/aes128CbcEnc.cpp:13:6) and 'mm2s.1' (/home/jiong/bsc-project/kernels/security/src/aes128CbcEnc.cpp:3:46).

ERROR: [v++ 200-1013] Bundled bus interface gmem failed dataflow checking: it cannot read data in multiple processes.
ERROR: [v++ 200-984] Bundled bus interface gmem has read operations in function:  'mm2s6' (/home/jiong/bsc-project/kernels/security/src/aes128CbcEnc.cpp:13:6), 'mm2s' (/home/jiong/bsc-project/kernels/security/src/aes128CbcEnc.cpp:13:6) and 'mm2s.1' (/home/jiong/bsc-project/kernels/security/src/aes128CbcEnc.cpp:3:46).

ERROR: [v++ 200-70] Pre-synthesis failed.
ERROR: [v++ 60-300] Failed to build kernel(ip) aes128CbcEnc, see log for details: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/aes128CbcEnc/aes128CbcEnc/vitis_hls.log
ERROR: [v++ 60-773] In '/home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/aes128CbcEnc/aes128CbcEnc/vitis_hls.log', caught Tcl error: ERROR: [HLS 200-1013] Bundled bus interface gmem failed dataflow checking: it cannot read data in multiple processes.
ERROR: [v++ 60-773] In '/home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/aes128CbcEnc/aes128CbcEnc/vitis_hls.log', caught Tcl error: ERROR: [HLS 200-984] Bundled bus interface gmem has read operations in function:  'mm2s6' (/home/jiong/bsc-project/kernels/security/src/aes128CbcEnc.cpp:13:6), 'mm2s' (/home/jiong/bsc-project/kernels/security/src/aes128CbcEnc.cpp:13:6) and 'mm2s.1' (/home/jiong/bsc-project/kernels/security/src/aes128CbcEnc.cpp:3:46).
ERROR: [v++ 60-773] In '/home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/aes128CbcEnc/aes128CbcEnc/vitis_hls.log', caught Tcl error: ERROR: [HLS 200-70] Pre-synthesis failed.
ERROR: [v++ 60-599] Kernel compilation failed to complete
ERROR: [v++ 60-592] Failed to finish compilation
INFO: [v++ 60-1653] Closing dispatch client.

===>The following messages were generated while  performing high-level synthesis for kernel: aes128CbcDec Log file: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/aes128CbcDec/aes128CbcDec/vitis_hls.log :
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_817_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_817_1'
INFO: [v++ 204-61] Pipelining function 'process'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 20, function 'process'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_41_2'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_41_2'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_45_3'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_45_3'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_49_4'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 73, loop 'VITIS_LOOP_49_4'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_53_5'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_53_5'
INFO: [v++ 204-61] Pipelining loop 'decryption_cbc_loop'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 21, loop 'decryption_cbc_loop'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_34_2'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 71, loop 'VITIS_LOOP_34_2'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_41_3'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 71, loop 'VITIS_LOOP_41_3'
INFO: [v++ 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [v++ 200-789] **** Estimated Fmax: 205.47 MHz
INFO: [v++ 60-594] Finished kernel compilation
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/report/aes128CbcDec/system_estimate_aes128CbcDec.xtxt
INFO: [v++ 60-586] Created aes128CbcDec.xo
INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/aes128CbcDec.xo.compile_summary 
INFO: [v++ 60-791] Total elapsed time: 0h 4m 53s
INFO: [v++ 60-1653] Closing dispatch client.
v++ -c -k  aes128CbcEnc -I/home/jiong/bsc-project/components/common/include -I/home/jiong/bsc-project/components/security/include -I/home/jiong/bsc-project/kernels/security/include /home/jiong/bsc-project/kernels/security/src/aes128CbcEnc.cpp -o aes128CbcEnc.xo -t hw_emu -g --platform /home/jiong/xilinx/platforms/xilinx_zcu104_base_202020_1/xilinx_zcu104_base_202020_1.xpfm --log_dir log --report_dir report
Option Map File Used: '/share/xilinx/Vitis/2020.2/data/vitis/vpp/optMap.xml'

****** v++ v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ compile can be found at:
	Reports: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/report/aes128CbcEnc
	Log files: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/log/aes128CbcEnc
Running Dispatch Server on port:38779
INFO: [v++ 60-1548] Creating build summary session with primary output /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/aes128CbcEnc.xo.compile_summary, at Mon Jan 16 00:28:31 2023
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Mon Jan 16 00:28:31 2023
Running Rule Check Server on port:42759
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/report/aes128CbcEnc/v++_compile_aes128CbcEnc_guidance.html', at Mon Jan 16 00:28:32 2023
INFO: [v++ 60-895]   Target platform: /home/jiong/xilinx/platforms/xilinx_zcu104_base_202020_1/xilinx_zcu104_base_202020_1.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/home/jiong/xilinx/platforms/xilinx_zcu104_base_202020_1/hw/xilinx_zcu104_base_202020_1.xsa'
INFO: [v++ 60-585] Compiling for hardware emulation target
INFO: [v++ 60-423]   Target device: xilinx_zcu104_base_202020_1
INFO: [v++ 60-242] Creating kernel: 'aes128CbcEnc'
WARNING: /share/xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.

===>The following messages were generated while  performing high-level synthesis for kernel: aes128CbcEnc Log file: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/aes128CbcEnc/aes128CbcEnc/vitis_hls.log :
ERROR: [v++ 200-1013] Bundled bus interface gmem1 failed dataflow checking: it cannot read data in multiple processes.
ERROR: [v++ 200-984] Bundled bus interface gmem1 has read operations in function:  'mm2s6' (/home/jiong/bsc-project/kernels/security/src/aes128CbcEnc.cpp:13:6) and 'mm2s' (/home/jiong/bsc-project/kernels/security/src/aes128CbcEnc.cpp:13:6).

ERROR: [v++ 200-1013] Bundled bus interface gmem1 failed dataflow checking: it cannot read data in multiple processes.
ERROR: [v++ 200-984] Bundled bus interface gmem1 has read operations in function:  'mm2s6' (/home/jiong/bsc-project/kernels/security/src/aes128CbcEnc.cpp:13:6) and 'mm2s' (/home/jiong/bsc-project/kernels/security/src/aes128CbcEnc.cpp:13:6).

ERROR: [v++ 200-70] Pre-synthesis failed.
ERROR: [v++ 60-300] Failed to build kernel(ip) aes128CbcEnc, see log for details: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/aes128CbcEnc/aes128CbcEnc/vitis_hls.log
ERROR: [v++ 60-773] In '/home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/aes128CbcEnc/aes128CbcEnc/vitis_hls.log', caught Tcl error: ERROR: [HLS 200-1013] Bundled bus interface gmem1 failed dataflow checking: it cannot read data in multiple processes.
ERROR: [v++ 60-773] In '/home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/aes128CbcEnc/aes128CbcEnc/vitis_hls.log', caught Tcl error: ERROR: [HLS 200-984] Bundled bus interface gmem1 has read operations in function:  'mm2s6' (/home/jiong/bsc-project/kernels/security/src/aes128CbcEnc.cpp:13:6) and 'mm2s' (/home/jiong/bsc-project/kernels/security/src/aes128CbcEnc.cpp:13:6).
ERROR: [v++ 60-773] In '/home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/aes128CbcEnc/aes128CbcEnc/vitis_hls.log', caught Tcl error: ERROR: [HLS 200-70] Pre-synthesis failed.
ERROR: [v++ 60-599] Kernel compilation failed to complete
ERROR: [v++ 60-592] Failed to finish compilation
INFO: [v++ 60-1653] Closing dispatch client.
v++ -c -k  aes128CbcEnc -I/home/jiong/bsc-project/components/common/include -I/home/jiong/bsc-project/components/security/include -I/home/jiong/bsc-project/kernels/security/include /home/jiong/bsc-project/kernels/security/src/aes128CbcEnc.cpp -o aes128CbcEnc.xo -t hw_emu -g --platform /home/jiong/xilinx/platforms/xilinx_zcu104_base_202020_1/xilinx_zcu104_base_202020_1.xpfm --log_dir log --report_dir report
Option Map File Used: '/share/xilinx/Vitis/2020.2/data/vitis/vpp/optMap.xml'

****** v++ v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ compile can be found at:
	Reports: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/report/aes128CbcEnc
	Log files: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/log/aes128CbcEnc
Running Dispatch Server on port:37699
INFO: [v++ 60-1548] Creating build summary session with primary output /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/aes128CbcEnc.xo.compile_summary, at Mon Jan 16 00:30:41 2023
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Mon Jan 16 00:30:41 2023
Running Rule Check Server on port:37259
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/report/aes128CbcEnc/v++_compile_aes128CbcEnc_guidance.html', at Mon Jan 16 00:30:45 2023
INFO: [v++ 60-895]   Target platform: /home/jiong/xilinx/platforms/xilinx_zcu104_base_202020_1/xilinx_zcu104_base_202020_1.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/home/jiong/xilinx/platforms/xilinx_zcu104_base_202020_1/hw/xilinx_zcu104_base_202020_1.xsa'
INFO: [v++ 60-585] Compiling for hardware emulation target
INFO: [v++ 60-423]   Target device: xilinx_zcu104_base_202020_1
INFO: [v++ 60-242] Creating kernel: 'aes128CbcEnc'
WARNING: /share/xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.

===>The following messages were generated while  performing high-level synthesis for kernel: aes128CbcEnc Log file: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/aes128CbcEnc/aes128CbcEnc/vitis_hls.log :
ERROR: [v++ 200-1013] Bundled bus interface gmem0 failed dataflow checking: it cannot read data in multiple processes.
ERROR: [v++ 200-984] Bundled bus interface gmem0 has read operations in function:  'mm2s6' (/home/jiong/bsc-project/kernels/security/src/aes128CbcEnc.cpp:13:6) and 'mm2s.1' (/home/jiong/bsc-project/kernels/security/src/aes128CbcEnc.cpp:3:46).

ERROR: [v++ 200-1013] Bundled bus interface gmem0 failed dataflow checking: it cannot read data in multiple processes.
ERROR: [v++ 200-984] Bundled bus interface gmem0 has read operations in function:  'mm2s6' (/home/jiong/bsc-project/kernels/security/src/aes128CbcEnc.cpp:13:6) and 'mm2s.1' (/home/jiong/bsc-project/kernels/security/src/aes128CbcEnc.cpp:3:46).

ERROR: [v++ 200-70] Pre-synthesis failed.
ERROR: [v++ 60-300] Failed to build kernel(ip) aes128CbcEnc, see log for details: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/aes128CbcEnc/aes128CbcEnc/vitis_hls.log
ERROR: [v++ 60-773] In '/home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/aes128CbcEnc/aes128CbcEnc/vitis_hls.log', caught Tcl error: ERROR: [HLS 200-1013] Bundled bus interface gmem0 failed dataflow checking: it cannot read data in multiple processes.
ERROR: [v++ 60-773] In '/home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/aes128CbcEnc/aes128CbcEnc/vitis_hls.log', caught Tcl error: ERROR: [HLS 200-984] Bundled bus interface gmem0 has read operations in function:  'mm2s6' (/home/jiong/bsc-project/kernels/security/src/aes128CbcEnc.cpp:13:6) and 'mm2s.1' (/home/jiong/bsc-project/kernels/security/src/aes128CbcEnc.cpp:3:46).
ERROR: [v++ 60-773] In '/home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/aes128CbcEnc/aes128CbcEnc/vitis_hls.log', caught Tcl error: ERROR: [HLS 200-70] Pre-synthesis failed.
ERROR: [v++ 60-599] Kernel compilation failed to complete
ERROR: [v++ 60-592] Failed to finish compilation
INFO: [v++ 60-1653] Closing dispatch client.
v++ -c -k  aes128CbcEnc -I/home/jiong/bsc-project/components/common/include -I/home/jiong/bsc-project/components/security/include -I/home/jiong/bsc-project/kernels/security/include /home/jiong/bsc-project/kernels/security/src/aes128CbcEnc.cpp -o aes128CbcEnc.xo -t hw_emu -g --platform /home/jiong/xilinx/platforms/xilinx_zcu104_base_202020_1/xilinx_zcu104_base_202020_1.xpfm --log_dir log --report_dir report
Option Map File Used: '/share/xilinx/Vitis/2020.2/data/vitis/vpp/optMap.xml'

****** v++ v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ compile can be found at:
	Reports: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/report/aes128CbcEnc
	Log files: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/log/aes128CbcEnc
Running Dispatch Server on port:42749
INFO: [v++ 60-1548] Creating build summary session with primary output /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/aes128CbcEnc.xo.compile_summary, at Mon Jan 16 00:37:46 2023
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Mon Jan 16 00:37:46 2023
Running Rule Check Server on port:42099
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/report/aes128CbcEnc/v++_compile_aes128CbcEnc_guidance.html', at Mon Jan 16 00:37:49 2023
INFO: [v++ 60-895]   Target platform: /home/jiong/xilinx/platforms/xilinx_zcu104_base_202020_1/xilinx_zcu104_base_202020_1.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/home/jiong/xilinx/platforms/xilinx_zcu104_base_202020_1/hw/xilinx_zcu104_base_202020_1.xsa'
INFO: [v++ 60-585] Compiling for hardware emulation target
INFO: [v++ 60-423]   Target device: xilinx_zcu104_base_202020_1
INFO: [v++ 60-242] Creating kernel: 'aes128CbcEnc'
WARNING: /share/xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.

===>The following messages were generated while  performing high-level synthesis for kernel: aes128CbcEnc Log file: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/aes128CbcEnc/aes128CbcEnc/vitis_hls.log :
ERROR: [v++ 214-124] use of undeclared identifier 'xf': /home/jiong/bsc-project/kernels/security/src/aes128CbcEnc.cpp:37
ERROR: [v++ 214-124] use of undeclared identifier 'cipher': /home/jiong/bsc-project/kernels/security/src/aes128CbcEnc.cpp:37
ERROR: [v++ 214-124] use of undeclared identifier 'cipher': /home/jiong/bsc-project/kernels/security/src/aes128CbcEnc.cpp:40
ERROR: [v++ 214-124] use of undeclared identifier 'cipher': /home/jiong/bsc-project/kernels/security/src/aes128CbcEnc.cpp:84
ERROR: [v++ 60-300] Failed to build kernel(ip) aes128CbcEnc, see log for details: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/aes128CbcEnc/aes128CbcEnc/vitis_hls.log
ERROR: [v++ 60-773] In '/home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/aes128CbcEnc/aes128CbcEnc/vitis_hls.log', caught Tcl error: ERROR: [HLS 214-124] use of undeclared identifier 'xf': /home/jiong/bsc-project/kernels/security/src/aes128CbcEnc.cpp:37
ERROR: [v++ 60-773] In '/home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/aes128CbcEnc/aes128CbcEnc/vitis_hls.log', caught Tcl error: ERROR: [HLS 214-124] use of undeclared identifier 'cipher': /home/jiong/bsc-project/kernels/security/src/aes128CbcEnc.cpp:37
ERROR: [v++ 60-773] In '/home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/aes128CbcEnc/aes128CbcEnc/vitis_hls.log', caught Tcl error: ERROR: [HLS 214-124] use of undeclared identifier 'cipher': /home/jiong/bsc-project/kernels/security/src/aes128CbcEnc.cpp:40
ERROR: [v++ 60-773] In '/home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/aes128CbcEnc/aes128CbcEnc/vitis_hls.log', caught Tcl error: ERROR: [HLS 214-124] use of undeclared identifier 'cipher': /home/jiong/bsc-project/kernels/security/src/aes128CbcEnc.cpp:84
ERROR: [v++ 60-599] Kernel compilation failed to complete
ERROR: [v++ 60-592] Failed to finish compilation
INFO: [v++ 60-1653] Closing dispatch client.
v++ -c -k  aes128CbcEnc -I/home/jiong/bsc-project/components/common/include -I/home/jiong/bsc-project/components/security/include -I/home/jiong/bsc-project/kernels/security/include /home/jiong/bsc-project/kernels/security/src/aes128CbcEnc.cpp -o aes128CbcEnc.xo -t hw_emu -g --platform /home/jiong/xilinx/platforms/xilinx_zcu104_base_202020_1/xilinx_zcu104_base_202020_1.xpfm --log_dir log --report_dir report
Option Map File Used: '/share/xilinx/Vitis/2020.2/data/vitis/vpp/optMap.xml'

****** v++ v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ compile can be found at:
	Reports: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/report/aes128CbcEnc
	Log files: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/log/aes128CbcEnc
Running Dispatch Server on port:39779
INFO: [v++ 60-1548] Creating build summary session with primary output /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/aes128CbcEnc.xo.compile_summary, at Mon Jan 16 00:40:32 2023
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Mon Jan 16 00:40:32 2023
Running Rule Check Server on port:34073
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/report/aes128CbcEnc/v++_compile_aes128CbcEnc_guidance.html', at Mon Jan 16 00:40:35 2023
INFO: [v++ 60-895]   Target platform: /home/jiong/xilinx/platforms/xilinx_zcu104_base_202020_1/xilinx_zcu104_base_202020_1.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/home/jiong/xilinx/platforms/xilinx_zcu104_base_202020_1/hw/xilinx_zcu104_base_202020_1.xsa'
INFO: [v++ 60-585] Compiling for hardware emulation target
INFO: [v++ 60-423]   Target device: xilinx_zcu104_base_202020_1
INFO: [v++ 60-242] Creating kernel: 'aes128CbcEnc'
WARNING: /share/xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.

===>The following messages were generated while  performing high-level synthesis for kernel: aes128CbcEnc Log file: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/aes128CbcEnc/aes128CbcEnc/vitis_hls.log :
ERROR: [v++ 200-1013] Bundled bus interface gmem0 failed dataflow checking: it cannot read data in multiple processes.
ERROR: [v++ 200-984] Bundled bus interface gmem0 has read operations in function:  'mm2s' (/home/jiong/bsc-project/kernels/security/src/aes128CbcEnc.cpp:3) and 'Block_.split46_proc' (/home/jiong/bsc-project/kernels/security/src/aes128CbcEnc.cpp:115:6).

ERROR: [v++ 200-1013] Bundled bus interface gmem0 failed dataflow checking: it cannot read data in multiple processes.
ERROR: [v++ 200-984] Bundled bus interface gmem0 has read operations in function:  'mm2s' (/home/jiong/bsc-project/kernels/security/src/aes128CbcEnc.cpp:3) and 'Block_.split46_proc' (/home/jiong/bsc-project/kernels/security/src/aes128CbcEnc.cpp:115:6).

ERROR: [v++ 200-70] Pre-synthesis failed.
ERROR: [v++ 60-300] Failed to build kernel(ip) aes128CbcEnc, see log for details: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/aes128CbcEnc/aes128CbcEnc/vitis_hls.log
ERROR: [v++ 60-773] In '/home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/aes128CbcEnc/aes128CbcEnc/vitis_hls.log', caught Tcl error: ERROR: [HLS 200-1013] Bundled bus interface gmem0 failed dataflow checking: it cannot read data in multiple processes.
ERROR: [v++ 60-773] In '/home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/aes128CbcEnc/aes128CbcEnc/vitis_hls.log', caught Tcl error: ERROR: [HLS 200-984] Bundled bus interface gmem0 has read operations in function:  'mm2s' (/home/jiong/bsc-project/kernels/security/src/aes128CbcEnc.cpp:3) and 'Block_.split46_proc' (/home/jiong/bsc-project/kernels/security/src/aes128CbcEnc.cpp:115:6).
ERROR: [v++ 60-773] In '/home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/aes128CbcEnc/aes128CbcEnc/vitis_hls.log', caught Tcl error: ERROR: [HLS 200-70] Pre-synthesis failed.
ERROR: [v++ 60-599] Kernel compilation failed to complete
ERROR: [v++ 60-592] Failed to finish compilation
INFO: [v++ 60-1653] Closing dispatch client.
v++ -c -k  aes128CbcEnc -I/home/jiong/bsc-project/components/common/include -I/home/jiong/bsc-project/components/security/include -I/home/jiong/bsc-project/kernels/security/include /home/jiong/bsc-project/kernels/security/src/aes128CbcEnc.cpp -o aes128CbcEnc.xo -t hw_emu -g --platform /home/jiong/xilinx/platforms/xilinx_zcu104_base_202020_1/xilinx_zcu104_base_202020_1.xpfm --log_dir log --report_dir report
Option Map File Used: '/share/xilinx/Vitis/2020.2/data/vitis/vpp/optMap.xml'

****** v++ v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ compile can be found at:
	Reports: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/report/aes128CbcEnc
	Log files: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/log/aes128CbcEnc
Running Dispatch Server on port:38859
INFO: [v++ 60-1548] Creating build summary session with primary output /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/aes128CbcEnc.xo.compile_summary, at Mon Jan 16 00:44:11 2023
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Mon Jan 16 00:44:11 2023
Running Rule Check Server on port:39375
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/report/aes128CbcEnc/v++_compile_aes128CbcEnc_guidance.html', at Mon Jan 16 00:44:14 2023
INFO: [v++ 60-895]   Target platform: /home/jiong/xilinx/platforms/xilinx_zcu104_base_202020_1/xilinx_zcu104_base_202020_1.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/home/jiong/xilinx/platforms/xilinx_zcu104_base_202020_1/hw/xilinx_zcu104_base_202020_1.xsa'
INFO: [v++ 60-585] Compiling for hardware emulation target
INFO: [v++ 60-423]   Target device: xilinx_zcu104_base_202020_1
INFO: [v++ 60-242] Creating kernel: 'aes128CbcEnc'
WARNING: /share/xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.

===>The following messages were generated while  performing high-level synthesis for kernel: aes128CbcEnc Log file: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/aes128CbcEnc/aes128CbcEnc/vitis_hls.log :
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_4_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_4_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_451_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_451_1'
INFO: [v++ 204-61] Pipelining function 'process'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 20, function 'process'
INFO: [v++ 204-61] Pipelining loop 'encryption_cbc_loop'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 19, Depth = 21, loop 'encryption_cbc_loop'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_17_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 71, loop 'VITIS_LOOP_17_1'
INFO: [v++ 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [v++ 200-789] **** Estimated Fmax: 205.47 MHz
INFO: [v++ 60-594] Finished kernel compilation
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/report/aes128CbcEnc/system_estimate_aes128CbcEnc.xtxt
INFO: [v++ 60-586] Created aes128CbcEnc.xo
INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/aes128CbcEnc.xo.compile_summary 
INFO: [v++ 60-791] Total elapsed time: 0h 3m 44s
INFO: [v++ 60-1653] Closing dispatch client.
v++ -l aes128CbcDec.xo aes128CbcEnc.xo -o aes128Cbc.xclbin -t hw_emu -g --platform /home/jiong/xilinx/platforms/xilinx_zcu104_base_202020_1/xilinx_zcu104_base_202020_1.xpfm --config config_link.cfg --optimize 2
Option Map File Used: '/share/xilinx/Vitis/2020.2/data/vitis/vpp/optMap.xml'

****** v++ v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ link can be found at:
	Reports: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/reports/link
	Log files: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/logs/link
Running Dispatch Server on port:39331
INFO: [v++ 60-1548] Creating build summary session with primary output /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/aes128Cbc.xclbin.link_summary, at Mon Jan 16 00:48:00 2023
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Mon Jan 16 00:48:00 2023
Running Rule Check Server on port:35915
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/reports/link/v++_link_aes128Cbc_guidance.html', at Mon Jan 16 00:48:01 2023
INFO: [v++ 60-895]   Target platform: /home/jiong/xilinx/platforms/xilinx_zcu104_base_202020_1/xilinx_zcu104_base_202020_1.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/home/jiong/xilinx/platforms/xilinx_zcu104_base_202020_1/hw/xilinx_zcu104_base_202020_1.xsa'
INFO: [v++ 60-629] Linking for hardware emulation target
INFO: [v++ 60-423]   Target device: xilinx_zcu104_base_202020_1
INFO: [v++ 60-1332] Run 'run_link' status: Not started
INFO: [v++ 60-1443] [00:48:03] Run run_link: Step system_link: Started
INFO: [v++ 60-1453] Command Line: system_link --xo /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/aes128CbcDec.xo --xo /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/aes128CbcEnc.xo --config /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/syslinkConfig.ini --xpfm /home/jiong/xilinx/platforms/xilinx_zcu104_base_202020_1/xilinx_zcu104_base_202020_1.xpfm --target emu --output_dir /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int --temp_dir /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/sys_link
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/run_link
INFO: [SYSTEM_LINK 60-1316] Initiating connection to rulecheck server, at Mon Jan 16 00:48:08 2023
INFO: [SYSTEM_LINK 82-70] Extracting xo v3 file /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/aes128CbcDec.xo
INFO: [SYSTEM_LINK 82-70] Extracting xo v3 file /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/aes128CbcEnc.xo
INFO: [SYSTEM_LINK 82-53] Creating IP database /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-38] [00:48:08] build_xd_ip_db started: /share/xilinx/Vitis/2020.2/bin/build_xd_ip_db -ip_search 0  -sds-pf /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/sys_link/xilinx_zcu104_base_202020_1.hpfm -clkid 0 -ip /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/sys_link/iprepo/xilinx_com_hls_aes128CbcDec_1_0,aes128CbcDec -ip /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/sys_link/iprepo/xilinx_com_hls_aes128CbcEnc_1_0,aes128CbcEnc -o /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-37] [00:48:26] build_xd_ip_db finished successfully
Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 1620.562 ; gain = 0.000 ; free physical = 68391 ; free virtual = 212391
INFO: [SYSTEM_LINK 82-51] Create system connectivity graph
INFO: [SYSTEM_LINK 82-102] Applying explicit connections to the system connectivity graph: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [SYSTEM_LINK 82-38] [00:48:26] cfgen started: /share/xilinx/Vitis/2020.2/bin/cfgen  -nk aes128CbcDec:1:aes128CbcDec_1 -nk aes128CbcEnc:1:aes128CbcEnc_1 -dmclkid 0 -r /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [CFGEN 83-0] Kernel Specs: 
INFO: [CFGEN 83-0]   kernel: aes128CbcDec, num: 1  {aes128CbcDec_1}
INFO: [CFGEN 83-0]   kernel: aes128CbcEnc, num: 1  {aes128CbcEnc_1}
INFO: [CFGEN 83-2226] Inferring mapping for argument aes128CbcDec_1.cipherTextBuffer to HP0
INFO: [CFGEN 83-2226] Inferring mapping for argument aes128CbcDec_1.cipherKey to HP0
INFO: [CFGEN 83-2226] Inferring mapping for argument aes128CbcDec_1.initVec to HP0
INFO: [CFGEN 83-2226] Inferring mapping for argument aes128CbcDec_1.plainTextBuffer to HP0
INFO: [CFGEN 83-2226] Inferring mapping for argument aes128CbcEnc_1.plainTextBuffer to HP0
INFO: [CFGEN 83-2226] Inferring mapping for argument aes128CbcEnc_1.cipherKey to HP0
INFO: [CFGEN 83-2226] Inferring mapping for argument aes128CbcEnc_1.initVec to HP0
INFO: [CFGEN 83-2226] Inferring mapping for argument aes128CbcEnc_1.cipherTextBuffer to HP0
INFO: [SYSTEM_LINK 82-37] [00:48:33] cfgen finished successfully
Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1620.562 ; gain = 0.000 ; free physical = 68393 ; free virtual = 212393
INFO: [SYSTEM_LINK 82-52] Create top-level block diagram
INFO: [SYSTEM_LINK 82-38] [00:48:33] cf2bd started: /share/xilinx/Vitis/2020.2/bin/cf2bd  --linux --trace_buffer 1024 --input_file /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml --ip_db /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml --cf_name dr --working_dir /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/sys_link/_sysl/.xsd --temp_dir /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/sys_link --output_dir /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int
INFO: [CF2BD 82-31] Launching cf2xd: cf2xd -linux -trace-buffer 1024 -i /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml -r /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o dr.xml
INFO: [CF2BD 82-28] cf2xd finished successfully
INFO: [CF2BD 82-31] Launching cf_xsd: cf_xsd -disable-address-gen -dn dr -dp /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/sys_link/_sysl/.xsd
INFO: [CF2BD 82-28] cf_xsd finished successfully
INFO: [SYSTEM_LINK 82-37] [00:48:42] cf2bd finished successfully
Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1620.562 ; gain = 0.000 ; free physical = 68388 ; free virtual = 212392
INFO: [v++ 60-1441] [00:48:42] Run run_link: Step system_link: Completed
Time (s): cpu = 00:00:43 ; elapsed = 00:00:39 . Memory (MB): peak = 1577.793 ; gain = 0.000 ; free physical = 68430 ; free virtual = 212430
INFO: [v++ 60-1443] [00:48:42] Run run_link: Step cf2sw: Started
INFO: [v++ 60-1453] Command Line: cf2sw -sdsl /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/sdsl.dat -rtd /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/cf2sw.rtd -nofilter /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/cf2sw_full.rtd -xclbin /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/xclbin_orig.xml -o /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/xclbin_orig.1.xml
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/run_link
INFO: [v++ 60-1441] [00:48:46] Run run_link: Step cf2sw: Completed
Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1577.793 ; gain = 0.000 ; free physical = 68429 ; free virtual = 212430
INFO: [v++ 60-1443] [00:48:46] Run run_link: Step rtd2_system_diagram: Started
INFO: [v++ 60-1453] Command Line: rtd2SystemDiagram
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/run_link
INFO: [v++ 60-1441] [00:48:50] Run run_link: Step rtd2_system_diagram: Completed
Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 1577.793 ; gain = 0.000 ; free physical = 68163 ; free virtual = 212163
INFO: [v++ 60-1443] [00:48:50] Run run_link: Step vpl: Started
INFO: [v++ 60-1453] Command Line: vpl -t hw_emu -f /home/jiong/xilinx/platforms/xilinx_zcu104_base_202020_1/xilinx_zcu104_base_202020_1.xpfm -g --remote_ip_cache /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/.ipcache --output_dir /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int --log_dir /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/logs/link --report_dir /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/reports/link --config /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/vplConfig.ini -k /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/kernel_info.dat --webtalk_flag Vitis --temp_dir /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link --emulation_mode debug_waveform --no-info --iprepo /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/xo/ip_repo/xilinx_com_hls_aes128CbcEnc_1_0 --iprepo /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/xo/ip_repo/xilinx_com_hls_aes128CbcDec_1_0 --messageDb /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/run_link/vpl.pb /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/dr.bd.tcl
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/run_link

****** vpl v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [VPL 60-839] Read in kernel information from file '/home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/kernel_info.dat'.
INFO: [VPL 60-423]   Target device: xilinx_zcu104_base_202020_1
INFO: [VPL 60-1032] Extracting hardware platform to /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/vivado/vpl/.local/hw_platform
WARNING: /share/xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.
[00:49:21] Run vpl: Step create_project: Started
Creating Vivado project.
[00:49:40] Run vpl: Step create_project: Completed
[00:49:40] Run vpl: Step create_bd: Started
[00:49:59] Run vpl: Step create_bd: Completed
[00:49:59] Run vpl: Step update_bd: Started
[00:50:02] Run vpl: Step update_bd: Completed
[00:50:02] Run vpl: Step generate_target: Started
[00:51:17] Run vpl: Step generate_target: RUNNING...
[00:51:31] Run vpl: Step generate_target: Completed
[00:51:31] Run vpl: Step config_hw_emu.gen_scripts: Started
[00:52:15] Run vpl: Step config_hw_emu.gen_scripts: Completed
[00:52:15] Run vpl: Step config_hw_emu.compile: Started
[00:52:44] Run vpl: Step config_hw_emu.compile: Completed
[00:52:44] Run vpl: Step config_hw_emu.elaborate: Started
[00:53:59] Run vpl: Step config_hw_emu.elaborate: RUNNING...
[00:54:14] Run vpl: Step config_hw_emu.elaborate: Completed
[00:54:14] Run vpl: FINISHED. Run Status: config_hw_emu.elaborate Complete!
INFO: [v++ 60-1441] [00:54:14] Run run_link: Step vpl: Completed
Time (s): cpu = 00:00:13 ; elapsed = 00:05:25 . Memory (MB): peak = 1577.793 ; gain = 0.000 ; free physical = 67266 ; free virtual = 211716
INFO: [v++ 60-1443] [00:54:14] Run run_link: Step rtdgen: Started
INFO: [v++ 60-1453] Command Line: rtdgen
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/run_link
WARNING: /share/xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.
INFO: [v++ 60-1453] Command Line: cf2sw -a /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/address_map.xml -sdsl /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/sdsl.dat -xclbin /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/xclbin_orig.xml -rtd /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/aes128Cbc.rtd -o /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/aes128Cbc.xml
INFO: [v++ 60-1652] Cf2sw returned exit code: 0
WARNING: /share/xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.
WARNING: /share/xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.
INFO: [v++ 60-2311] HPISystemDiagram::writeSystemDiagramAfterRunningVivado, rtdInputFilePath: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/aes128Cbc.rtd
INFO: [v++ 60-2312] HPISystemDiagram::writeSystemDiagramAfterRunningVivado, systemDiagramOutputFilePath: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/systemDiagramModelSlrBaseAddress.json
INFO: [v++ 60-1618] Launching 
INFO: [v++ 60-1441] [00:54:39] Run run_link: Step rtdgen: Completed
Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 1577.793 ; gain = 0.000 ; free physical = 67898 ; free virtual = 212377
INFO: [v++ 60-1443] [00:54:39] Run run_link: Step xclbinutil: Started
INFO: [v++ 60-1453] Command Line: xclbinutil --add-section DEBUG_DATA:RAW:/home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/consolidated.cf --add-section BITSTREAM:RAW:/home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/behav.xse --force --target hw_emu --key-value SYS:dfx_enable:false --add-section :JSON:/home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/aes128Cbc.rtd --add-section CLOCK_FREQ_TOPOLOGY:JSON:/home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/aes128Cbc_xml.rtd --add-section BUILD_METADATA:JSON:/home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/aes128Cbc_build.rtd --add-section EMBEDDED_METADATA:RAW:/home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/aes128Cbc.xml --add-section SYSTEM_METADATA:RAW:/home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/systemDiagramModelSlrBaseAddress.json --key-value SYS:PlatformVBNV:xilinx.com_xd_xilinx_zcu104_base_202020_1_202020_1 --output /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/aes128Cbc.xclbin
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/run_link
XRT Build Version: 2.12.427 (2021.2)
       Build Date: 2021-10-08 22:06:50
          Hash ID: 2719b6027e185000fc49783171631db03fc0ef79
Creating a default 'in-memory' xclbin image.

Section: 'DEBUG_DATA'(4) was successfully added.
Size   : 2853 bytes
Format : RAW
File   : '/home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/consolidated.cf'

Section: 'BITSTREAM'(0) was successfully added.
Size   : 30903299 bytes
Format : RAW
File   : '/home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/behav.xse'

Section: 'MEM_TOPOLOGY'(6) was successfully added.
Format : JSON
File   : 'mem_topology'

Section: 'IP_LAYOUT'(8) was successfully added.
Format : JSON
File   : 'ip_layout'

Section: 'CONNECTIVITY'(7) was successfully added.
Format : JSON
File   : 'connectivity'
WARNING: Skipping CLOCK_FREQ_TOPOLOGY section for count size is zero.
WARNING: Section 'CLOCK_FREQ_TOPOLOGY' content is empty.  No data in the given JSON file.

Section: 'CLOCK_FREQ_TOPOLOGY'(11) was empty.  No action taken.
Format : JSON
File   : '/home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/aes128Cbc_xml.rtd'

Section: 'BUILD_METADATA'(14) was successfully added.
Size   : 3785 bytes
Format : JSON
File   : '/home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/aes128Cbc_build.rtd'

Section: 'EMBEDDED_METADATA'(2) was successfully added.
Size   : 12307 bytes
Format : RAW
File   : '/home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/aes128Cbc.xml'

Section: 'SYSTEM_METADATA'(22) was successfully added.
Size   : 11149 bytes
Format : RAW
File   : '/home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/systemDiagramModelSlrBaseAddress.json'
Successfully wrote (30944014 bytes) to the output file: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/aes128Cbc.xclbin
Leaving xclbinutil.
INFO: [v++ 60-1441] [00:54:40] Run run_link: Step xclbinutil: Completed
Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.36 . Memory (MB): peak = 1577.793 ; gain = 0.000 ; free physical = 67866 ; free virtual = 212375
INFO: [v++ 60-1443] [00:54:40] Run run_link: Step xclbinutilinfo: Started
INFO: [v++ 60-1453] Command Line: xclbinutil --quiet --force --info /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/aes128Cbc.xclbin.info --input /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/aes128Cbc.xclbin
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/run_link
INFO: [v++ 60-1441] [00:54:41] Run run_link: Step xclbinutilinfo: Completed
Time (s): cpu = 00:00:00.99 ; elapsed = 00:00:01 . Memory (MB): peak = 1577.793 ; gain = 0.000 ; free physical = 67866 ; free virtual = 212374
INFO: [v++ 60-1443] [00:54:41] Run run_link: Step generate_sc_driver: Started
INFO: [v++ 60-1453] Command Line: 
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/run_link
INFO: [v++ 60-1441] [00:54:41] Run run_link: Step generate_sc_driver: Completed
Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1577.793 ; gain = 0.000 ; free physical = 67866 ; free virtual = 212374
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/reports/link/system_estimate_aes128Cbc.xtxt
WARNING: [v++ 60-1629] No sd_card image will be generated for hardware emulation. Parameter compiler.addOutputTypes will not be honored.
INFO: [v++ 60-586] Created aes128Cbc.xclbin
INFO: [v++ 60-1307] Run completed. Additional information can be found in:
	Guidance: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/reports/link/v++_link_aes128Cbc_guidance.html
	Steps Log File: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/logs/link/link.steps.log

INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/aes128Cbc.xclbin.link_summary 
INFO: [v++ 60-791] Total elapsed time: 0h 6m 51s
INFO: [v++ 60-1653] Closing dispatch client.
v++ -c -k  aes128CbcDec -I/home/jiong/bsc-project/components/common/include -I/home/jiong/bsc-project/components/security/include -I/home/jiong/bsc-project/kernels/security/include /home/jiong/bsc-project/kernels/security/src/aes128CbcDec.cpp -o aes128CbcDec.xo -t hw_emu -g --platform /home/jiong/xilinx/platforms/xilinx_zcu104_base_202020_1/xilinx_zcu104_base_202020_1.xpfm --log_dir log --report_dir report
v++ -c -k  aes128CbcEnc -I/home/jiong/bsc-project/components/common/include -I/home/jiong/bsc-project/components/security/include -I/home/jiong/bsc-project/kernels/security/include /home/jiong/bsc-project/kernels/security/src/aes128CbcEnc.cpp -o aes128CbcEnc.xo -t hw_emu -g --platform /home/jiong/xilinx/platforms/xilinx_zcu104_base_202020_1/xilinx_zcu104_base_202020_1.xpfm --log_dir log --report_dir report
Option Map File Used: '/share/xilinx/Vitis/2020.2/data/vitis/vpp/optMap.xml'
Option Map File Used: '/share/xilinx/Vitis/2020.2/data/vitis/vpp/optMap.xml'

****** v++ v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ compile can be found at:
	Reports: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/report/aes128CbcDec
	Log files: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/log/aes128CbcDec

****** v++ v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ compile can be found at:
	Reports: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/report/aes128CbcEnc
	Log files: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/log/aes128CbcEnc
Running Dispatch Server on port:44441
INFO: [v++ 60-1548] Creating build summary session with primary output /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/aes128CbcDec.xo.compile_summary, at Mon Jan 16 01:59:04 2023
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Mon Jan 16 01:59:04 2023
Running Dispatch Server on port:42449
INFO: [v++ 60-1548] Creating build summary session with primary output /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/aes128CbcEnc.xo.compile_summary, at Mon Jan 16 01:59:04 2023
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Mon Jan 16 01:59:04 2023
Running Rule Check Server on port:46379
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/report/aes128CbcDec/v++_compile_aes128CbcDec_guidance.html', at Mon Jan 16 01:59:05 2023
INFO: [v++ 60-895]   Target platform: /home/jiong/xilinx/platforms/xilinx_zcu104_base_202020_1/xilinx_zcu104_base_202020_1.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/home/jiong/xilinx/platforms/xilinx_zcu104_base_202020_1/hw/xilinx_zcu104_base_202020_1.xsa'
INFO: [v++ 60-585] Compiling for hardware emulation target
INFO: [v++ 60-423]   Target device: xilinx_zcu104_base_202020_1
INFO: [v++ 60-242] Creating kernel: 'aes128CbcDec'
WARNING: /share/xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.
Running Rule Check Server on port:39995
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/report/aes128CbcEnc/v++_compile_aes128CbcEnc_guidance.html', at Mon Jan 16 01:59:08 2023
INFO: [v++ 60-895]   Target platform: /home/jiong/xilinx/platforms/xilinx_zcu104_base_202020_1/xilinx_zcu104_base_202020_1.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/home/jiong/xilinx/platforms/xilinx_zcu104_base_202020_1/hw/xilinx_zcu104_base_202020_1.xsa'
INFO: [v++ 60-585] Compiling for hardware emulation target
INFO: [v++ 60-423]   Target device: xilinx_zcu104_base_202020_1
INFO: [v++ 60-242] Creating kernel: 'aes128CbcEnc'
WARNING: /share/xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.

===>The following messages were generated while  performing high-level synthesis for kernel: aes128CbcDec Log file: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/aes128CbcDec/aes128CbcDec/vitis_hls.log :
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_817_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_817_1'
INFO: [v++ 204-61] Pipelining function 'process'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 20, function 'process'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_4_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_4_1'
INFO: [v++ 204-61] Pipelining loop 'decryption_cbc_loop'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 21, loop 'decryption_cbc_loop'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_17_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 71, loop 'VITIS_LOOP_17_1'
INFO: [v++ 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [v++ 200-789] **** Estimated Fmax: 205.47 MHz
INFO: [v++ 60-594] Finished kernel compilation
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/report/aes128CbcDec/system_estimate_aes128CbcDec.xtxt
WARNING: [v++-17-1525]  
INFO: [v++ 60-586] Created aes128CbcDec.xo
INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/aes128CbcDec.xo.compile_summary 
INFO: [v++ 60-791] Total elapsed time: 0h 2m 53s
INFO: [v++ 60-1653] Closing dispatch client.

===>The following messages were generated while  performing high-level synthesis for kernel: aes128CbcEnc Log file: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/aes128CbcEnc/aes128CbcEnc/vitis_hls.log :
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_4_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_4_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_451_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_451_1'
INFO: [v++ 204-61] Pipelining function 'process'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 20, function 'process'
INFO: [v++ 204-61] Pipelining loop 'encryption_cbc_loop'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 19, Depth = 21, loop 'encryption_cbc_loop'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_17_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 71, loop 'VITIS_LOOP_17_1'
INFO: [v++ 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [v++ 200-789] **** Estimated Fmax: 205.47 MHz
INFO: [v++ 60-594] Finished kernel compilation
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/report/aes128CbcEnc/system_estimate_aes128CbcEnc.xtxt
WARNING: [v++-17-1525]  
INFO: [v++ 60-586] Created aes128CbcEnc.xo
INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/aes128CbcEnc.xo.compile_summary 
INFO: [v++ 60-791] Total elapsed time: 0h 3m 36s
INFO: [v++ 60-1653] Closing dispatch client.
v++ -l aes128CbcDec.xo aes128CbcEnc.xo -o aes128Cbc.xclbin -t hw_emu -g --platform /home/jiong/xilinx/platforms/xilinx_zcu104_base_202020_1/xilinx_zcu104_base_202020_1.xpfm --config config_link.cfg --optimize 2
Option Map File Used: '/share/xilinx/Vitis/2020.2/data/vitis/vpp/optMap.xml'

****** v++ v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ link can be found at:
	Reports: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/reports/link
	Log files: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/logs/link
Running Dispatch Server on port:42281
INFO: [v++ 60-1548] Creating build summary session with primary output /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/aes128Cbc.xclbin.link_summary, at Mon Jan 16 02:02:46 2023
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Mon Jan 16 02:02:46 2023
Running Rule Check Server on port:44967
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/reports/link/v++_link_aes128Cbc_guidance.html', at Mon Jan 16 02:02:50 2023
INFO: [v++ 60-895]   Target platform: /home/jiong/xilinx/platforms/xilinx_zcu104_base_202020_1/xilinx_zcu104_base_202020_1.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/home/jiong/xilinx/platforms/xilinx_zcu104_base_202020_1/hw/xilinx_zcu104_base_202020_1.xsa'
INFO: [v++ 60-629] Linking for hardware emulation target
INFO: [v++ 60-423]   Target device: xilinx_zcu104_base_202020_1
INFO: [v++ 60-1332] Run 'run_link' status: Not started
INFO: [v++ 60-1443] [02:02:50] Run run_link: Step system_link: Started
INFO: [v++ 60-1453] Command Line: system_link --xo /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/aes128CbcDec.xo --xo /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/aes128CbcEnc.xo --config /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/syslinkConfig.ini --xpfm /home/jiong/xilinx/platforms/xilinx_zcu104_base_202020_1/xilinx_zcu104_base_202020_1.xpfm --target emu --output_dir /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int --temp_dir /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/sys_link
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/run_link
INFO: [SYSTEM_LINK 60-1316] Initiating connection to rulecheck server, at Mon Jan 16 02:02:55 2023
INFO: [SYSTEM_LINK 82-70] Extracting xo v3 file /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/aes128CbcDec.xo
INFO: [SYSTEM_LINK 82-70] Extracting xo v3 file /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/aes128CbcEnc.xo
INFO: [SYSTEM_LINK 82-53] Creating IP database /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-38] [02:02:55] build_xd_ip_db started: /share/xilinx/Vitis/2020.2/bin/build_xd_ip_db -ip_search 0  -sds-pf /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/sys_link/xilinx_zcu104_base_202020_1.hpfm -clkid 0 -ip /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/sys_link/iprepo/xilinx_com_hls_aes128CbcDec_1_0,aes128CbcDec -ip /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/sys_link/iprepo/xilinx_com_hls_aes128CbcEnc_1_0,aes128CbcEnc -o /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-37] [02:03:10] build_xd_ip_db finished successfully
Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 1620.562 ; gain = 0.000 ; free physical = 66264 ; free virtual = 210089
INFO: [SYSTEM_LINK 82-51] Create system connectivity graph
INFO: [SYSTEM_LINK 82-102] Applying explicit connections to the system connectivity graph: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [SYSTEM_LINK 82-38] [02:03:11] cfgen started: /share/xilinx/Vitis/2020.2/bin/cfgen  -nk aes128CbcDec:1:aes128CbcDec_1 -nk aes128CbcEnc:1:aes128CbcEnc_1 -dmclkid 0 -r /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [CFGEN 83-0] Kernel Specs: 
INFO: [CFGEN 83-0]   kernel: aes128CbcDec, num: 1  {aes128CbcDec_1}
INFO: [CFGEN 83-0]   kernel: aes128CbcEnc, num: 1  {aes128CbcEnc_1}
INFO: [CFGEN 83-2226] Inferring mapping for argument aes128CbcDec_1.cipherTextBuffer to HP0
INFO: [CFGEN 83-2226] Inferring mapping for argument aes128CbcDec_1.cipherKey to HP0
INFO: [CFGEN 83-2226] Inferring mapping for argument aes128CbcDec_1.initVec to HP0
INFO: [CFGEN 83-2226] Inferring mapping for argument aes128CbcDec_1.plainTextBuffer to HP0
INFO: [CFGEN 83-2226] Inferring mapping for argument aes128CbcEnc_1.plainTextBuffer to HP0
INFO: [CFGEN 83-2226] Inferring mapping for argument aes128CbcEnc_1.cipherKey to HP0
INFO: [CFGEN 83-2226] Inferring mapping for argument aes128CbcEnc_1.initVec to HP0
INFO: [CFGEN 83-2226] Inferring mapping for argument aes128CbcEnc_1.cipherTextBuffer to HP0
INFO: [SYSTEM_LINK 82-37] [02:03:19] cfgen finished successfully
Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1620.562 ; gain = 0.000 ; free physical = 66265 ; free virtual = 210092
INFO: [SYSTEM_LINK 82-52] Create top-level block diagram
INFO: [SYSTEM_LINK 82-38] [02:03:19] cf2bd started: /share/xilinx/Vitis/2020.2/bin/cf2bd  --linux --trace_buffer 1024 --input_file /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml --ip_db /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml --cf_name dr --working_dir /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/sys_link/_sysl/.xsd --temp_dir /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/sys_link --output_dir /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int
INFO: [CF2BD 82-31] Launching cf2xd: cf2xd -linux -trace-buffer 1024 -i /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml -r /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o dr.xml
INFO: [CF2BD 82-28] cf2xd finished successfully
INFO: [CF2BD 82-31] Launching cf_xsd: cf_xsd -disable-address-gen -dn dr -dp /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/sys_link/_sysl/.xsd
INFO: [CF2BD 82-28] cf_xsd finished successfully
INFO: [SYSTEM_LINK 82-37] [02:03:30] cf2bd finished successfully
Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1620.562 ; gain = 0.000 ; free physical = 66255 ; free virtual = 210088
INFO: [v++ 60-1441] [02:03:30] Run run_link: Step system_link: Completed
Time (s): cpu = 00:00:42 ; elapsed = 00:00:39 . Memory (MB): peak = 1577.793 ; gain = 0.000 ; free physical = 66298 ; free virtual = 210126
INFO: [v++ 60-1443] [02:03:30] Run run_link: Step cf2sw: Started
INFO: [v++ 60-1453] Command Line: cf2sw -sdsl /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/sdsl.dat -rtd /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/cf2sw.rtd -nofilter /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/cf2sw_full.rtd -xclbin /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/xclbin_orig.xml -o /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/xclbin_orig.1.xml
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/run_link
INFO: [v++ 60-1441] [02:03:40] Run run_link: Step cf2sw: Completed
Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1577.793 ; gain = 0.000 ; free physical = 66295 ; free virtual = 210125
INFO: [v++ 60-1443] [02:03:40] Run run_link: Step rtd2_system_diagram: Started
INFO: [v++ 60-1453] Command Line: rtd2SystemDiagram
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/run_link
INFO: [v++ 60-1441] [02:03:43] Run run_link: Step rtd2_system_diagram: Completed
Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 1577.793 ; gain = 0.000 ; free physical = 66060 ; free virtual = 209890
INFO: [v++ 60-1443] [02:03:43] Run run_link: Step vpl: Started
INFO: [v++ 60-1453] Command Line: vpl -t hw_emu -f /home/jiong/xilinx/platforms/xilinx_zcu104_base_202020_1/xilinx_zcu104_base_202020_1.xpfm -g --remote_ip_cache /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/.ipcache --output_dir /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int --log_dir /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/logs/link --report_dir /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/reports/link --config /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/vplConfig.ini -k /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/kernel_info.dat --webtalk_flag Vitis --temp_dir /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link --emulation_mode debug_waveform --no-info --iprepo /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/xo/ip_repo/xilinx_com_hls_aes128CbcEnc_1_0 --iprepo /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/xo/ip_repo/xilinx_com_hls_aes128CbcDec_1_0 --messageDb /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/run_link/vpl.pb /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/dr.bd.tcl
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/run_link

****** vpl v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [VPL 60-839] Read in kernel information from file '/home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/kernel_info.dat'.
INFO: [VPL 60-423]   Target device: xilinx_zcu104_base_202020_1
INFO: [VPL 60-1032] Extracting hardware platform to /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/vivado/vpl/.local/hw_platform
WARNING: /share/xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.
[02:04:16] Run vpl: Step create_project: Started
Creating Vivado project.
[02:04:35] Run vpl: Step create_project: Completed
[02:04:35] Run vpl: Step create_bd: Started
[02:05:06] Run vpl: Step create_bd: Completed
[02:05:06] Run vpl: Step update_bd: Started
[02:05:16] Run vpl: Step update_bd: Completed
[02:05:16] Run vpl: Step generate_target: Started
[02:06:32] Run vpl: Step generate_target: RUNNING...
[02:07:22] Run vpl: Step generate_target: Completed
[02:07:22] Run vpl: Step config_hw_emu.gen_scripts: Started
[02:08:09] Run vpl: Step config_hw_emu.gen_scripts: Completed
[02:08:09] Run vpl: Step config_hw_emu.compile: Started
[02:08:40] Run vpl: Step config_hw_emu.compile: Completed
[02:08:40] Run vpl: Step config_hw_emu.elaborate: Started
[02:09:56] Run vpl: Step config_hw_emu.elaborate: RUNNING...
[02:10:21] Run vpl: Step config_hw_emu.elaborate: Completed
[02:10:21] Run vpl: FINISHED. Run Status: config_hw_emu.elaborate Complete!
INFO: [v++ 60-1441] [02:10:21] Run run_link: Step vpl: Completed
Time (s): cpu = 00:00:13 ; elapsed = 00:06:38 . Memory (MB): peak = 1577.793 ; gain = 0.000 ; free physical = 65059 ; free virtual = 209400
INFO: [v++ 60-1443] [02:10:21] Run run_link: Step rtdgen: Started
INFO: [v++ 60-1453] Command Line: rtdgen
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/run_link
WARNING: /share/xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.
INFO: [v++ 60-1453] Command Line: cf2sw -a /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/address_map.xml -sdsl /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/sdsl.dat -xclbin /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/xclbin_orig.xml -rtd /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/aes128Cbc.rtd -o /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/aes128Cbc.xml
INFO: [v++ 60-1652] Cf2sw returned exit code: 0
WARNING: /share/xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.
WARNING: /share/xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.
INFO: [v++ 60-2311] HPISystemDiagram::writeSystemDiagramAfterRunningVivado, rtdInputFilePath: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/aes128Cbc.rtd
INFO: [v++ 60-2312] HPISystemDiagram::writeSystemDiagramAfterRunningVivado, systemDiagramOutputFilePath: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/systemDiagramModelSlrBaseAddress.json
INFO: [v++ 60-1618] Launching 
INFO: [v++ 60-1441] [02:10:46] Run run_link: Step rtdgen: Completed
Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1577.793 ; gain = 0.000 ; free physical = 65712 ; free virtual = 210086
INFO: [v++ 60-1443] [02:10:46] Run run_link: Step xclbinutil: Started
INFO: [v++ 60-1453] Command Line: xclbinutil --add-section DEBUG_DATA:RAW:/home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/consolidated.cf --add-section BITSTREAM:RAW:/home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/behav.xse --force --target hw_emu --key-value SYS:dfx_enable:false --add-section :JSON:/home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/aes128Cbc.rtd --add-section CLOCK_FREQ_TOPOLOGY:JSON:/home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/aes128Cbc_xml.rtd --add-section BUILD_METADATA:JSON:/home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/aes128Cbc_build.rtd --add-section EMBEDDED_METADATA:RAW:/home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/aes128Cbc.xml --add-section SYSTEM_METADATA:RAW:/home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/systemDiagramModelSlrBaseAddress.json --key-value SYS:PlatformVBNV:xilinx.com_xd_xilinx_zcu104_base_202020_1_202020_1 --output /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/aes128Cbc.xclbin
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/run_link
XRT Build Version: 2.12.427 (2021.2)
       Build Date: 2021-10-08 22:06:50
          Hash ID: 2719b6027e185000fc49783171631db03fc0ef79
Creating a default 'in-memory' xclbin image.

Section: 'DEBUG_DATA'(4) was successfully added.
Size   : 6055 bytes
Format : RAW
File   : '/home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/consolidated.cf'

Section: 'BITSTREAM'(0) was successfully added.
Size   : 30140704 bytes
Format : RAW
File   : '/home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/behav.xse'

Section: 'MEM_TOPOLOGY'(6) was successfully added.
Format : JSON
File   : 'mem_topology'

Section: 'IP_LAYOUT'(8) was successfully added.
Format : JSON
File   : 'ip_layout'

Section: 'CONNECTIVITY'(7) was successfully added.
Format : JSON
File   : 'connectivity'
WARNING: Skipping CLOCK_FREQ_TOPOLOGY section for count size is zero.
WARNING: Section 'CLOCK_FREQ_TOPOLOGY' content is empty.  No data in the given JSON file.

Section: 'CLOCK_FREQ_TOPOLOGY'(11) was empty.  No action taken.
Format : JSON
File   : '/home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/aes128Cbc_xml.rtd'

Section: 'BUILD_METADATA'(14) was successfully added.
Size   : 4023 bytes
Format : JSON
File   : '/home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/aes128Cbc_build.rtd'

Section: 'EMBEDDED_METADATA'(2) was successfully added.
Size   : 12194 bytes
Format : RAW
File   : '/home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/aes128Cbc.xml'

Section: 'SYSTEM_METADATA'(22) was successfully added.
Size   : 11627 bytes
Format : RAW
File   : '/home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/systemDiagramModelSlrBaseAddress.json'
Successfully wrote (30185454 bytes) to the output file: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/aes128Cbc.xclbin
Leaving xclbinutil.
INFO: [v++ 60-1441] [02:10:47] Run run_link: Step xclbinutil: Completed
Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.38 . Memory (MB): peak = 1577.793 ; gain = 0.000 ; free physical = 65713 ; free virtual = 210086
INFO: [v++ 60-1443] [02:10:47] Run run_link: Step xclbinutilinfo: Started
INFO: [v++ 60-1453] Command Line: xclbinutil --quiet --force --info /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/aes128Cbc.xclbin.info --input /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/aes128Cbc.xclbin
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/run_link
INFO: [v++ 60-1441] [02:10:48] Run run_link: Step xclbinutilinfo: Completed
Time (s): cpu = 00:00:00.97 ; elapsed = 00:00:01 . Memory (MB): peak = 1577.793 ; gain = 0.000 ; free physical = 65711 ; free virtual = 210085
INFO: [v++ 60-1443] [02:10:48] Run run_link: Step generate_sc_driver: Started
INFO: [v++ 60-1453] Command Line: 
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/run_link
INFO: [v++ 60-1441] [02:10:48] Run run_link: Step generate_sc_driver: Completed
Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1577.793 ; gain = 0.000 ; free physical = 65711 ; free virtual = 210085
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/reports/link/system_estimate_aes128Cbc.xtxt
WARNING: [v++ 60-1629] No sd_card image will be generated for hardware emulation. Parameter compiler.addOutputTypes will not be honored.
INFO: [v++ 60-586] Created aes128Cbc.xclbin
INFO: [v++ 60-1307] Run completed. Additional information can be found in:
	Guidance: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/reports/link/v++_link_aes128Cbc_guidance.html
	Steps Log File: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/logs/link/link.steps.log

INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/aes128Cbc.xclbin.link_summary 
INFO: [v++ 60-791] Total elapsed time: 0h 8m 12s
INFO: [v++ 60-1653] Closing dispatch client.
v++ -c -k  aes128CbcDec -I/home/jiong/bsc-project/components/common/include -I/home/jiong/bsc-project/components/security/include -I/home/jiong/bsc-project/kernels/security/include /home/jiong/bsc-project/kernels/security/src/aes128CbcDec.cpp -o aes128CbcDec.xo -t hw_emu -g --platform /home/jiong/xilinx/platforms/xilinx_zcu104_base_202020_1/xilinx_zcu104_base_202020_1.xpfm --log_dir log --report_dir report
Option Map File Used: '/share/xilinx/Vitis/2020.2/data/vitis/vpp/optMap.xml'

****** v++ v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ compile can be found at:
	Reports: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/report/aes128CbcDec
	Log files: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/log/aes128CbcDec
Running Dispatch Server on port:42313
INFO: [v++ 60-1548] Creating build summary session with primary output /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/aes128CbcDec.xo.compile_summary, at Mon Jan 16 02:23:45 2023
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Mon Jan 16 02:23:45 2023
Running Rule Check Server on port:43089
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/report/aes128CbcDec/v++_compile_aes128CbcDec_guidance.html', at Mon Jan 16 02:23:49 2023
INFO: [v++ 60-895]   Target platform: /home/jiong/xilinx/platforms/xilinx_zcu104_base_202020_1/xilinx_zcu104_base_202020_1.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/home/jiong/xilinx/platforms/xilinx_zcu104_base_202020_1/hw/xilinx_zcu104_base_202020_1.xsa'
INFO: [v++ 60-585] Compiling for hardware emulation target
INFO: [v++ 60-423]   Target device: xilinx_zcu104_base_202020_1
INFO: [v++ 60-242] Creating kernel: 'aes128CbcDec'
WARNING: /share/xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.

===>The following messages were generated while  performing high-level synthesis for kernel: aes128CbcDec Log file: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/aes128CbcDec/aes128CbcDec/vitis_hls.log :
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_817_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_817_1'
INFO: [v++ 204-61] Pipelining function 'process'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 20, function 'process'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_4_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_4_1'
INFO: [v++ 204-61] Pipelining loop 'decryption_cbc_loop'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 21, loop 'decryption_cbc_loop'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_17_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 71, loop 'VITIS_LOOP_17_1'
INFO: [v++ 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [v++ 200-789] **** Estimated Fmax: 205.47 MHz
INFO: [v++ 60-594] Finished kernel compilation
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/report/aes128CbcDec/system_estimate_aes128CbcDec.xtxt
WARNING: [v++-17-1525]  
INFO: [v++ 60-586] Created aes128CbcDec.xo
INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/aes128CbcDec.xo.compile_summary 
INFO: [v++ 60-791] Total elapsed time: 0h 3m 43s
INFO: [v++ 60-1653] Closing dispatch client.
v++ -l aes128CbcDec.xo aes128CbcEnc.xo -o aes128Cbc.xclbin -t hw_emu -g --platform /home/jiong/xilinx/platforms/xilinx_zcu104_base_202020_1/xilinx_zcu104_base_202020_1.xpfm --config config_link.cfg --optimize 2
Option Map File Used: '/share/xilinx/Vitis/2020.2/data/vitis/vpp/optMap.xml'

****** v++ v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ link can be found at:
	Reports: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/reports/link
	Log files: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/logs/link
Running Dispatch Server on port:34065
INFO: [v++ 60-1548] Creating build summary session with primary output /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/aes128Cbc.xclbin.link_summary, at Mon Jan 16 02:27:31 2023
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Mon Jan 16 02:27:31 2023
Running Rule Check Server on port:46077
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/reports/link/v++_link_aes128Cbc_guidance.html', at Mon Jan 16 02:27:32 2023
INFO: [v++ 60-895]   Target platform: /home/jiong/xilinx/platforms/xilinx_zcu104_base_202020_1/xilinx_zcu104_base_202020_1.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/home/jiong/xilinx/platforms/xilinx_zcu104_base_202020_1/hw/xilinx_zcu104_base_202020_1.xsa'
INFO: [v++ 60-629] Linking for hardware emulation target
INFO: [v++ 60-423]   Target device: xilinx_zcu104_base_202020_1
INFO: [v++ 60-1332] Run 'run_link' status: Not started
INFO: [v++ 60-1443] [02:27:33] Run run_link: Step system_link: Started
INFO: [v++ 60-1453] Command Line: system_link --xo /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/aes128CbcDec.xo --xo /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/aes128CbcEnc.xo --config /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/syslinkConfig.ini --xpfm /home/jiong/xilinx/platforms/xilinx_zcu104_base_202020_1/xilinx_zcu104_base_202020_1.xpfm --target emu --output_dir /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int --temp_dir /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/sys_link
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/run_link
INFO: [SYSTEM_LINK 60-1316] Initiating connection to rulecheck server, at Mon Jan 16 02:27:37 2023
INFO: [SYSTEM_LINK 82-70] Extracting xo v3 file /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/aes128CbcDec.xo
INFO: [SYSTEM_LINK 82-70] Extracting xo v3 file /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/aes128CbcEnc.xo
INFO: [SYSTEM_LINK 82-53] Creating IP database /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-38] [02:27:38] build_xd_ip_db started: /share/xilinx/Vitis/2020.2/bin/build_xd_ip_db -ip_search 0  -sds-pf /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/sys_link/xilinx_zcu104_base_202020_1.hpfm -clkid 0 -ip /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/sys_link/iprepo/xilinx_com_hls_aes128CbcDec_1_0,aes128CbcDec -ip /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/sys_link/iprepo/xilinx_com_hls_aes128CbcEnc_1_0,aes128CbcEnc -o /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-37] [02:27:54] build_xd_ip_db finished successfully
Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 1620.559 ; gain = 0.000 ; free physical = 66133 ; free virtual = 209805
INFO: [SYSTEM_LINK 82-51] Create system connectivity graph
INFO: [SYSTEM_LINK 82-102] Applying explicit connections to the system connectivity graph: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [SYSTEM_LINK 82-38] [02:27:54] cfgen started: /share/xilinx/Vitis/2020.2/bin/cfgen  -nk aes128CbcDec:1:aes128CbcDec_1 -nk aes128CbcEnc:1:aes128CbcEnc_1 -dmclkid 0 -r /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [CFGEN 83-0] Kernel Specs: 
INFO: [CFGEN 83-0]   kernel: aes128CbcDec, num: 1  {aes128CbcDec_1}
INFO: [CFGEN 83-0]   kernel: aes128CbcEnc, num: 1  {aes128CbcEnc_1}
INFO: [CFGEN 83-2226] Inferring mapping for argument aes128CbcDec_1.cipherTextBuffer to HP0
INFO: [CFGEN 83-2226] Inferring mapping for argument aes128CbcDec_1.cipherKey to HP0
INFO: [CFGEN 83-2226] Inferring mapping for argument aes128CbcDec_1.initVec to HP0
INFO: [CFGEN 83-2226] Inferring mapping for argument aes128CbcDec_1.plainTextBuffer to HP0
INFO: [CFGEN 83-2226] Inferring mapping for argument aes128CbcEnc_1.plainTextBuffer to HP0
INFO: [CFGEN 83-2226] Inferring mapping for argument aes128CbcEnc_1.cipherKey to HP0
INFO: [CFGEN 83-2226] Inferring mapping for argument aes128CbcEnc_1.initVec to HP0
INFO: [CFGEN 83-2226] Inferring mapping for argument aes128CbcEnc_1.cipherTextBuffer to HP0
INFO: [SYSTEM_LINK 82-37] [02:28:04] cfgen finished successfully
Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1620.559 ; gain = 0.000 ; free physical = 66130 ; free virtual = 209804
INFO: [SYSTEM_LINK 82-52] Create top-level block diagram
INFO: [SYSTEM_LINK 82-38] [02:28:04] cf2bd started: /share/xilinx/Vitis/2020.2/bin/cf2bd  --linux --trace_buffer 1024 --input_file /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml --ip_db /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml --cf_name dr --working_dir /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/sys_link/_sysl/.xsd --temp_dir /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/sys_link --output_dir /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int
INFO: [CF2BD 82-31] Launching cf2xd: cf2xd -linux -trace-buffer 1024 -i /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml -r /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o dr.xml
INFO: [CF2BD 82-28] cf2xd finished successfully
INFO: [CF2BD 82-31] Launching cf_xsd: cf_xsd -disable-address-gen -dn dr -dp /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/sys_link/_sysl/.xsd
INFO: [CF2BD 82-28] cf_xsd finished successfully
INFO: [SYSTEM_LINK 82-37] [02:28:12] cf2bd finished successfully
Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1620.559 ; gain = 0.000 ; free physical = 66126 ; free virtual = 209806
INFO: [v++ 60-1441] [02:28:12] Run run_link: Step system_link: Completed
Time (s): cpu = 00:00:43 ; elapsed = 00:00:40 . Memory (MB): peak = 1577.793 ; gain = 0.000 ; free physical = 66168 ; free virtual = 209844
INFO: [v++ 60-1443] [02:28:12] Run run_link: Step cf2sw: Started
INFO: [v++ 60-1453] Command Line: cf2sw -sdsl /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/sdsl.dat -rtd /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/cf2sw.rtd -nofilter /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/cf2sw_full.rtd -xclbin /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/xclbin_orig.xml -o /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/xclbin_orig.1.xml
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/run_link
INFO: [v++ 60-1441] [02:28:24] Run run_link: Step cf2sw: Completed
Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1577.793 ; gain = 0.000 ; free physical = 66166 ; free virtual = 209846
INFO: [v++ 60-1443] [02:28:24] Run run_link: Step rtd2_system_diagram: Started
INFO: [v++ 60-1453] Command Line: rtd2SystemDiagram
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/run_link
INFO: [v++ 60-1441] [02:28:27] Run run_link: Step rtd2_system_diagram: Completed
Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:03 . Memory (MB): peak = 1577.793 ; gain = 0.000 ; free physical = 65872 ; free virtual = 209555
INFO: [v++ 60-1443] [02:28:27] Run run_link: Step vpl: Started
INFO: [v++ 60-1453] Command Line: vpl -t hw_emu -f /home/jiong/xilinx/platforms/xilinx_zcu104_base_202020_1/xilinx_zcu104_base_202020_1.xpfm -g --remote_ip_cache /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/.ipcache --output_dir /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int --log_dir /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/logs/link --report_dir /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/reports/link --config /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/vplConfig.ini -k /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/kernel_info.dat --webtalk_flag Vitis --temp_dir /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link --emulation_mode debug_waveform --no-info --iprepo /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/xo/ip_repo/xilinx_com_hls_aes128CbcEnc_1_0 --iprepo /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/xo/ip_repo/xilinx_com_hls_aes128CbcDec_1_0 --messageDb /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/run_link/vpl.pb /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/dr.bd.tcl
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/run_link

****** vpl v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [VPL 60-839] Read in kernel information from file '/home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/kernel_info.dat'.
INFO: [VPL 60-423]   Target device: xilinx_zcu104_base_202020_1
INFO: [VPL 60-1032] Extracting hardware platform to /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/vivado/vpl/.local/hw_platform
WARNING: /share/xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.
[02:28:59] Run vpl: Step create_project: Started
Creating Vivado project.
[02:29:12] Run vpl: Step create_project: Completed
[02:29:12] Run vpl: Step create_bd: Started
[02:29:41] Run vpl: Step create_bd: Completed
[02:29:41] Run vpl: Step update_bd: Started
[02:29:49] Run vpl: Step update_bd: Completed
[02:29:49] Run vpl: Step generate_target: Started
[02:31:04] Run vpl: Step generate_target: RUNNING...
[02:31:32] Run vpl: Step generate_target: Completed
[02:31:32] Run vpl: Step config_hw_emu.gen_scripts: Started
[02:32:25] Run vpl: Step config_hw_emu.gen_scripts: Completed
[02:32:25] Run vpl: Step config_hw_emu.compile: Started
[02:32:54] Run vpl: Step config_hw_emu.compile: Completed
[02:32:54] Run vpl: Step config_hw_emu.elaborate: Started
[02:34:10] Run vpl: Step config_hw_emu.elaborate: RUNNING...
[02:34:49] Run vpl: Step config_hw_emu.elaborate: Completed
[02:34:49] Run vpl: FINISHED. Run Status: config_hw_emu.elaborate Complete!
INFO: [v++ 60-1441] [02:34:49] Run run_link: Step vpl: Completed
Time (s): cpu = 00:00:16 ; elapsed = 00:06:22 . Memory (MB): peak = 1577.793 ; gain = 0.000 ; free physical = 64866 ; free virtual = 209119
INFO: [v++ 60-1443] [02:34:49] Run run_link: Step rtdgen: Started
INFO: [v++ 60-1453] Command Line: rtdgen
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/run_link
WARNING: /share/xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.
INFO: [v++ 60-1453] Command Line: cf2sw -a /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/address_map.xml -sdsl /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/sdsl.dat -xclbin /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/xclbin_orig.xml -rtd /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/aes128Cbc.rtd -o /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/aes128Cbc.xml
INFO: [v++ 60-1652] Cf2sw returned exit code: 0
WARNING: /share/xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.
WARNING: /share/xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.
INFO: [v++ 60-2311] HPISystemDiagram::writeSystemDiagramAfterRunningVivado, rtdInputFilePath: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/aes128Cbc.rtd
INFO: [v++ 60-2312] HPISystemDiagram::writeSystemDiagramAfterRunningVivado, systemDiagramOutputFilePath: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/systemDiagramModelSlrBaseAddress.json
INFO: [v++ 60-1618] Launching 
INFO: [v++ 60-1441] [02:35:13] Run run_link: Step rtdgen: Completed
Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1577.793 ; gain = 0.000 ; free physical = 65579 ; free virtual = 209865
INFO: [v++ 60-1443] [02:35:13] Run run_link: Step xclbinutil: Started
INFO: [v++ 60-1453] Command Line: xclbinutil --add-section DEBUG_DATA:RAW:/home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/consolidated.cf --add-section BITSTREAM:RAW:/home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/behav.xse --force --target hw_emu --key-value SYS:dfx_enable:false --add-section :JSON:/home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/aes128Cbc.rtd --add-section CLOCK_FREQ_TOPOLOGY:JSON:/home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/aes128Cbc_xml.rtd --add-section BUILD_METADATA:JSON:/home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/aes128Cbc_build.rtd --add-section EMBEDDED_METADATA:RAW:/home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/aes128Cbc.xml --add-section SYSTEM_METADATA:RAW:/home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/systemDiagramModelSlrBaseAddress.json --key-value SYS:PlatformVBNV:xilinx.com_xd_xilinx_zcu104_base_202020_1_202020_1 --output /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/aes128Cbc.xclbin
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/run_link
XRT Build Version: 2.12.427 (2021.2)
       Build Date: 2021-10-08 22:06:50
          Hash ID: 2719b6027e185000fc49783171631db03fc0ef79
Creating a default 'in-memory' xclbin image.

Section: 'DEBUG_DATA'(4) was successfully added.
Size   : 6055 bytes
Format : RAW
File   : '/home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/consolidated.cf'

Section: 'BITSTREAM'(0) was successfully added.
Size   : 30139661 bytes
Format : RAW
File   : '/home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/behav.xse'

Section: 'MEM_TOPOLOGY'(6) was successfully added.
Format : JSON
File   : 'mem_topology'

Section: 'IP_LAYOUT'(8) was successfully added.
Format : JSON
File   : 'ip_layout'

Section: 'CONNECTIVITY'(7) was successfully added.
Format : JSON
File   : 'connectivity'
WARNING: Skipping CLOCK_FREQ_TOPOLOGY section for count size is zero.
WARNING: Section 'CLOCK_FREQ_TOPOLOGY' content is empty.  No data in the given JSON file.

Section: 'CLOCK_FREQ_TOPOLOGY'(11) was empty.  No action taken.
Format : JSON
File   : '/home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/aes128Cbc_xml.rtd'

Section: 'BUILD_METADATA'(14) was successfully added.
Size   : 4023 bytes
Format : JSON
File   : '/home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/aes128Cbc_build.rtd'

Section: 'EMBEDDED_METADATA'(2) was successfully added.
Size   : 12194 bytes
Format : RAW
File   : '/home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/aes128Cbc.xml'

Section: 'SYSTEM_METADATA'(22) was successfully added.
Size   : 11627 bytes
Format : RAW
File   : '/home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/systemDiagramModelSlrBaseAddress.json'
Successfully wrote (30184414 bytes) to the output file: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/aes128Cbc.xclbin
Leaving xclbinutil.
INFO: [v++ 60-1441] [02:35:13] Run run_link: Step xclbinutil: Completed
Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.41 . Memory (MB): peak = 1577.793 ; gain = 0.000 ; free physical = 65577 ; free virtual = 209863
INFO: [v++ 60-1443] [02:35:13] Run run_link: Step xclbinutilinfo: Started
INFO: [v++ 60-1453] Command Line: xclbinutil --quiet --force --info /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/aes128Cbc.xclbin.info --input /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/aes128Cbc.xclbin
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/run_link
INFO: [v++ 60-1441] [02:35:14] Run run_link: Step xclbinutilinfo: Completed
Time (s): cpu = 00:00:00.72 ; elapsed = 00:00:00.82 . Memory (MB): peak = 1577.793 ; gain = 0.000 ; free physical = 65576 ; free virtual = 209862
INFO: [v++ 60-1443] [02:35:14] Run run_link: Step generate_sc_driver: Started
INFO: [v++ 60-1453] Command Line: 
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/run_link
INFO: [v++ 60-1441] [02:35:14] Run run_link: Step generate_sc_driver: Completed
Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1577.793 ; gain = 0.000 ; free physical = 65576 ; free virtual = 209862
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/reports/link/system_estimate_aes128Cbc.xtxt
WARNING: [v++ 60-1629] No sd_card image will be generated for hardware emulation. Parameter compiler.addOutputTypes will not be honored.
INFO: [v++ 60-586] Created aes128Cbc.xclbin
INFO: [v++ 60-1307] Run completed. Additional information can be found in:
	Guidance: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/reports/link/v++_link_aes128Cbc_guidance.html
	Steps Log File: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/logs/link/link.steps.log

INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/aes128Cbc.xclbin.link_summary 
INFO: [v++ 60-791] Total elapsed time: 0h 7m 53s
INFO: [v++ 60-1653] Closing dispatch client.
v++ -c -k  aes128CbcDec -I/home/jiong/bsc-project/components/common/include -I/home/jiong/bsc-project/components/security/include -I/home/jiong/bsc-project/kernels/security/include /home/jiong/bsc-project/kernels/security/src/aes128CbcDec.cpp -o aes128CbcDec.xo -t hw_emu -g --platform /home/jiong/xilinx/platforms/xilinx_zcu104_base_202020_1/xilinx_zcu104_base_202020_1.xpfm --log_dir log --report_dir report
v++ -c -k  aes128CbcEnc -I/home/jiong/bsc-project/components/common/include -I/home/jiong/bsc-project/components/security/include -I/home/jiong/bsc-project/kernels/security/include /home/jiong/bsc-project/kernels/security/src/aes128CbcEnc.cpp -o aes128CbcEnc.xo -t hw_emu -g --platform /home/jiong/xilinx/platforms/xilinx_zcu104_base_202020_1/xilinx_zcu104_base_202020_1.xpfm --log_dir log --report_dir report
Option Map File Used: '/share/xilinx/Vitis/2020.2/data/vitis/vpp/optMap.xml'
Option Map File Used: '/share/xilinx/Vitis/2020.2/data/vitis/vpp/optMap.xml'

****** v++ v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ compile can be found at:
	Reports: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/report/aes128CbcDec
	Log files: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/log/aes128CbcDec

****** v++ v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ compile can be found at:
	Reports: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/report/aes128CbcEnc
	Log files: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/log/aes128CbcEnc
Running Dispatch Server on port:33935
INFO: [v++ 60-1548] Creating build summary session with primary output /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/aes128CbcDec.xo.compile_summary, at Mon Jan 16 03:12:49 2023
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Mon Jan 16 03:12:50 2023
Running Dispatch Server on port:40673
INFO: [v++ 60-1548] Creating build summary session with primary output /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/aes128CbcEnc.xo.compile_summary, at Mon Jan 16 03:12:50 2023
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Mon Jan 16 03:12:50 2023
Running Rule Check Server on port:38819
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/report/aes128CbcDec/v++_compile_aes128CbcDec_guidance.html', at Mon Jan 16 03:12:53 2023
INFO: [v++ 60-895]   Target platform: /home/jiong/xilinx/platforms/xilinx_zcu104_base_202020_1/xilinx_zcu104_base_202020_1.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/home/jiong/xilinx/platforms/xilinx_zcu104_base_202020_1/hw/xilinx_zcu104_base_202020_1.xsa'
Running Rule Check Server on port:41243
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/report/aes128CbcEnc/v++_compile_aes128CbcEnc_guidance.html', at Mon Jan 16 03:12:53 2023
INFO: [v++ 60-895]   Target platform: /home/jiong/xilinx/platforms/xilinx_zcu104_base_202020_1/xilinx_zcu104_base_202020_1.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/home/jiong/xilinx/platforms/xilinx_zcu104_base_202020_1/hw/xilinx_zcu104_base_202020_1.xsa'
INFO: [v++ 60-585] Compiling for hardware emulation target
INFO: [v++ 60-423]   Target device: xilinx_zcu104_base_202020_1
INFO: [v++ 60-242] Creating kernel: 'aes128CbcDec'
WARNING: /share/xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.
INFO: [v++ 60-585] Compiling for hardware emulation target
INFO: [v++ 60-423]   Target device: xilinx_zcu104_base_202020_1
INFO: [v++ 60-242] Creating kernel: 'aes128CbcEnc'
WARNING: /share/xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.

===>The following messages were generated while  performing high-level synthesis for kernel: aes128CbcEnc Log file: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/aes128CbcEnc/aes128CbcEnc/vitis_hls.log :
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_4_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_4_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_451_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_451_1'
INFO: [v++ 204-61] Pipelining function 'process'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 20, function 'process'
INFO: [v++ 204-61] Pipelining loop 'encryption_cbc_loop'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 19, Depth = 21, loop 'encryption_cbc_loop'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_17_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 71, loop 'VITIS_LOOP_17_1'
INFO: [v++ 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [v++ 200-789] **** Estimated Fmax: 205.47 MHz
INFO: [v++ 60-594] Finished kernel compilation
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/report/aes128CbcEnc/system_estimate_aes128CbcEnc.xtxt
WARNING: [v++-17-1525]  
INFO: [v++ 60-586] Created aes128CbcEnc.xo
INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/aes128CbcEnc.xo.compile_summary 
INFO: [v++ 60-791] Total elapsed time: 0h 3m 55s
INFO: [v++ 60-1653] Closing dispatch client.

===>The following messages were generated while  performing high-level synthesis for kernel: aes128CbcDec Log file: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/aes128CbcDec/aes128CbcDec/vitis_hls.log :
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_817_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_817_1'
INFO: [v++ 204-61] Pipelining function 'process'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 20, function 'process'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_4_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_4_1'
INFO: [v++ 204-61] Pipelining loop 'decryption_cbc_loop'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 21, loop 'decryption_cbc_loop'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_17_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 71, loop 'VITIS_LOOP_17_1'
INFO: [v++ 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [v++ 200-789] **** Estimated Fmax: 205.47 MHz
INFO: [v++ 60-594] Finished kernel compilation
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/report/aes128CbcDec/system_estimate_aes128CbcDec.xtxt
WARNING: [v++-17-1525]  
INFO: [v++ 60-586] Created aes128CbcDec.xo
INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/aes128CbcDec.xo.compile_summary 
INFO: [v++ 60-791] Total elapsed time: 0h 4m 37s
INFO: [v++ 60-1653] Closing dispatch client.
v++ -l aes128CbcDec.xo aes128CbcEnc.xo -o aes128Cbc.xclbin -t hw_emu -g --platform /home/jiong/xilinx/platforms/xilinx_zcu104_base_202020_1/xilinx_zcu104_base_202020_1.xpfm --config config_link.cfg --optimize 2
Option Map File Used: '/share/xilinx/Vitis/2020.2/data/vitis/vpp/optMap.xml'

****** v++ v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ link can be found at:
	Reports: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/reports/link
	Log files: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/logs/link
Running Dispatch Server on port:44669
INFO: [v++ 60-1548] Creating build summary session with primary output /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/aes128Cbc.xclbin.link_summary, at Mon Jan 16 03:17:32 2023
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Mon Jan 16 03:17:32 2023
Running Rule Check Server on port:36011
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/reports/link/v++_link_aes128Cbc_guidance.html', at Mon Jan 16 03:17:36 2023
INFO: [v++ 60-895]   Target platform: /home/jiong/xilinx/platforms/xilinx_zcu104_base_202020_1/xilinx_zcu104_base_202020_1.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/home/jiong/xilinx/platforms/xilinx_zcu104_base_202020_1/hw/xilinx_zcu104_base_202020_1.xsa'
INFO: [v++ 60-629] Linking for hardware emulation target
INFO: [v++ 60-423]   Target device: xilinx_zcu104_base_202020_1
INFO: [v++ 60-1332] Run 'run_link' status: Not started
INFO: [v++ 60-1443] [03:17:38] Run run_link: Step system_link: Started
INFO: [v++ 60-1453] Command Line: system_link --xo /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/aes128CbcDec.xo --xo /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/aes128CbcEnc.xo --config /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/syslinkConfig.ini --xpfm /home/jiong/xilinx/platforms/xilinx_zcu104_base_202020_1/xilinx_zcu104_base_202020_1.xpfm --target emu --output_dir /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int --temp_dir /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/sys_link
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/run_link
INFO: [SYSTEM_LINK 60-1316] Initiating connection to rulecheck server, at Mon Jan 16 03:17:42 2023
INFO: [SYSTEM_LINK 82-70] Extracting xo v3 file /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/aes128CbcDec.xo
INFO: [SYSTEM_LINK 82-70] Extracting xo v3 file /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/aes128CbcEnc.xo
INFO: [SYSTEM_LINK 82-53] Creating IP database /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-38] [03:17:43] build_xd_ip_db started: /share/xilinx/Vitis/2020.2/bin/build_xd_ip_db -ip_search 0  -sds-pf /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/sys_link/xilinx_zcu104_base_202020_1.hpfm -clkid 0 -ip /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/sys_link/iprepo/xilinx_com_hls_aes128CbcDec_1_0,aes128CbcDec -ip /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/sys_link/iprepo/xilinx_com_hls_aes128CbcEnc_1_0,aes128CbcEnc -o /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-37] [03:18:01] build_xd_ip_db finished successfully
Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 1620.562 ; gain = 0.000 ; free physical = 69506 ; free virtual = 212569
INFO: [SYSTEM_LINK 82-51] Create system connectivity graph
INFO: [SYSTEM_LINK 82-102] Applying explicit connections to the system connectivity graph: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [SYSTEM_LINK 82-38] [03:18:01] cfgen started: /share/xilinx/Vitis/2020.2/bin/cfgen  -nk aes128CbcDec:1:aes128CbcDec_1 -nk aes128CbcEnc:1:aes128CbcEnc_1 -dmclkid 0 -r /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [CFGEN 83-0] Kernel Specs: 
INFO: [CFGEN 83-0]   kernel: aes128CbcDec, num: 1  {aes128CbcDec_1}
INFO: [CFGEN 83-0]   kernel: aes128CbcEnc, num: 1  {aes128CbcEnc_1}
INFO: [CFGEN 83-2226] Inferring mapping for argument aes128CbcDec_1.cipherTextBuffer to HP0
INFO: [CFGEN 83-2226] Inferring mapping for argument aes128CbcDec_1.cipherKey to HP0
INFO: [CFGEN 83-2226] Inferring mapping for argument aes128CbcDec_1.initVec to HP0
INFO: [CFGEN 83-2226] Inferring mapping for argument aes128CbcDec_1.plainTextBuffer to HP0
INFO: [CFGEN 83-2226] Inferring mapping for argument aes128CbcEnc_1.plainTextBuffer to HP0
INFO: [CFGEN 83-2226] Inferring mapping for argument aes128CbcEnc_1.cipherKey to HP0
INFO: [CFGEN 83-2226] Inferring mapping for argument aes128CbcEnc_1.initVec to HP0
INFO: [CFGEN 83-2226] Inferring mapping for argument aes128CbcEnc_1.cipherTextBuffer to HP0
INFO: [SYSTEM_LINK 82-37] [03:18:10] cfgen finished successfully
Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1620.562 ; gain = 0.000 ; free physical = 69507 ; free virtual = 212570
INFO: [SYSTEM_LINK 82-52] Create top-level block diagram
INFO: [SYSTEM_LINK 82-38] [03:18:10] cf2bd started: /share/xilinx/Vitis/2020.2/bin/cf2bd  --linux --trace_buffer 1024 --input_file /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml --ip_db /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml --cf_name dr --working_dir /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/sys_link/_sysl/.xsd --temp_dir /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/sys_link --output_dir /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int
INFO: [CF2BD 82-31] Launching cf2xd: cf2xd -linux -trace-buffer 1024 -i /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml -r /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o dr.xml
INFO: [CF2BD 82-28] cf2xd finished successfully
INFO: [CF2BD 82-31] Launching cf_xsd: cf_xsd -disable-address-gen -dn dr -dp /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/sys_link/_sysl/.xsd
INFO: [CF2BD 82-28] cf_xsd finished successfully
INFO: [SYSTEM_LINK 82-37] [03:18:19] cf2bd finished successfully
Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1620.562 ; gain = 0.000 ; free physical = 69501 ; free virtual = 212568
INFO: [v++ 60-1441] [03:18:19] Run run_link: Step system_link: Completed
Time (s): cpu = 00:00:44 ; elapsed = 00:00:41 . Memory (MB): peak = 1577.793 ; gain = 0.000 ; free physical = 69543 ; free virtual = 212606
INFO: [v++ 60-1443] [03:18:19] Run run_link: Step cf2sw: Started
INFO: [v++ 60-1453] Command Line: cf2sw -sdsl /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/sdsl.dat -rtd /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/cf2sw.rtd -nofilter /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/cf2sw_full.rtd -xclbin /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/xclbin_orig.xml -o /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/xclbin_orig.1.xml
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/run_link
INFO: [v++ 60-1441] [03:18:31] Run run_link: Step cf2sw: Completed
Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1577.793 ; gain = 0.000 ; free physical = 69542 ; free virtual = 212605
INFO: [v++ 60-1443] [03:18:31] Run run_link: Step rtd2_system_diagram: Started
INFO: [v++ 60-1453] Command Line: rtd2SystemDiagram
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/run_link
INFO: [v++ 60-1441] [03:18:34] Run run_link: Step rtd2_system_diagram: Completed
Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 1577.793 ; gain = 0.000 ; free physical = 69152 ; free virtual = 212215
INFO: [v++ 60-1443] [03:18:34] Run run_link: Step vpl: Started
INFO: [v++ 60-1453] Command Line: vpl -t hw_emu -f /home/jiong/xilinx/platforms/xilinx_zcu104_base_202020_1/xilinx_zcu104_base_202020_1.xpfm -g --remote_ip_cache /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/.ipcache --output_dir /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int --log_dir /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/logs/link --report_dir /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/reports/link --config /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/vplConfig.ini -k /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/kernel_info.dat --webtalk_flag Vitis --temp_dir /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link --emulation_mode debug_waveform --no-info --iprepo /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/xo/ip_repo/xilinx_com_hls_aes128CbcEnc_1_0 --iprepo /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/xo/ip_repo/xilinx_com_hls_aes128CbcDec_1_0 --messageDb /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/run_link/vpl.pb /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/dr.bd.tcl
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/run_link

****** vpl v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [VPL 60-839] Read in kernel information from file '/home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/kernel_info.dat'.
INFO: [VPL 60-423]   Target device: xilinx_zcu104_base_202020_1
INFO: [VPL 60-1032] Extracting hardware platform to /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/vivado/vpl/.local/hw_platform
WARNING: /share/xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.
[03:19:05] Run vpl: Step create_project: Started
Creating Vivado project.
[03:19:21] Run vpl: Step create_project: Completed
[03:19:21] Run vpl: Step create_bd: Started
[03:19:43] Run vpl: Step create_bd: Completed
[03:19:43] Run vpl: Step update_bd: Started
[03:19:51] Run vpl: Step update_bd: Completed
[03:19:51] Run vpl: Step generate_target: Started
[03:21:06] Run vpl: Step generate_target: RUNNING...
[03:21:48] Run vpl: Step generate_target: Completed
[03:21:48] Run vpl: Step config_hw_emu.gen_scripts: Started
[03:22:42] Run vpl: Step config_hw_emu.gen_scripts: Completed
[03:22:42] Run vpl: Step config_hw_emu.compile: Started
[03:23:13] Run vpl: Step config_hw_emu.compile: Completed
[03:23:13] Run vpl: Step config_hw_emu.elaborate: Started
[03:24:28] Run vpl: Step config_hw_emu.elaborate: RUNNING...
[03:25:09] Run vpl: Step config_hw_emu.elaborate: Completed
[03:25:09] Run vpl: FINISHED. Run Status: config_hw_emu.elaborate Complete!
INFO: [v++ 60-1441] [03:25:09] Run run_link: Step vpl: Completed
Time (s): cpu = 00:00:15 ; elapsed = 00:06:35 . Memory (MB): peak = 1577.793 ; gain = 0.000 ; free physical = 69092 ; free virtual = 212623
INFO: [v++ 60-1443] [03:25:09] Run run_link: Step rtdgen: Started
INFO: [v++ 60-1453] Command Line: rtdgen
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/run_link
WARNING: /share/xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.
INFO: [v++ 60-1453] Command Line: cf2sw -a /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/address_map.xml -sdsl /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/sdsl.dat -xclbin /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/xclbin_orig.xml -rtd /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/aes128Cbc.rtd -o /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/aes128Cbc.xml
INFO: [v++ 60-1652] Cf2sw returned exit code: 0
WARNING: /share/xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.
WARNING: /share/xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.
INFO: [v++ 60-2311] HPISystemDiagram::writeSystemDiagramAfterRunningVivado, rtdInputFilePath: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/aes128Cbc.rtd
INFO: [v++ 60-2312] HPISystemDiagram::writeSystemDiagramAfterRunningVivado, systemDiagramOutputFilePath: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/systemDiagramModelSlrBaseAddress.json
INFO: [v++ 60-1618] Launching 
INFO: [v++ 60-1441] [03:25:37] Run run_link: Step rtdgen: Completed
Time (s): cpu = 00:00:28 ; elapsed = 00:00:28 . Memory (MB): peak = 1577.793 ; gain = 0.000 ; free physical = 69060 ; free virtual = 212620
INFO: [v++ 60-1443] [03:25:37] Run run_link: Step xclbinutil: Started
INFO: [v++ 60-1453] Command Line: xclbinutil --add-section DEBUG_DATA:RAW:/home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/consolidated.cf --add-section BITSTREAM:RAW:/home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/behav.xse --force --target hw_emu --key-value SYS:dfx_enable:false --add-section :JSON:/home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/aes128Cbc.rtd --add-section CLOCK_FREQ_TOPOLOGY:JSON:/home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/aes128Cbc_xml.rtd --add-section BUILD_METADATA:JSON:/home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/aes128Cbc_build.rtd --add-section EMBEDDED_METADATA:RAW:/home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/aes128Cbc.xml --add-section SYSTEM_METADATA:RAW:/home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/systemDiagramModelSlrBaseAddress.json --key-value SYS:PlatformVBNV:xilinx.com_xd_xilinx_zcu104_base_202020_1_202020_1 --output /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/aes128Cbc.xclbin
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/run_link
XRT Build Version: 2.12.427 (2021.2)
       Build Date: 2021-10-08 22:06:50
          Hash ID: 2719b6027e185000fc49783171631db03fc0ef79
Creating a default 'in-memory' xclbin image.

Section: 'DEBUG_DATA'(4) was successfully added.
Size   : 6055 bytes
Format : RAW
File   : '/home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/consolidated.cf'

Section: 'BITSTREAM'(0) was successfully added.
Size   : 30139831 bytes
Format : RAW
File   : '/home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/behav.xse'

Section: 'MEM_TOPOLOGY'(6) was successfully added.
Format : JSON
File   : 'mem_topology'

Section: 'IP_LAYOUT'(8) was successfully added.
Format : JSON
File   : 'ip_layout'

Section: 'CONNECTIVITY'(7) was successfully added.
Format : JSON
File   : 'connectivity'
WARNING: Skipping CLOCK_FREQ_TOPOLOGY section for count size is zero.
WARNING: Section 'CLOCK_FREQ_TOPOLOGY' content is empty.  No data in the given JSON file.

Section: 'CLOCK_FREQ_TOPOLOGY'(11) was empty.  No action taken.
Format : JSON
File   : '/home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/aes128Cbc_xml.rtd'

Section: 'BUILD_METADATA'(14) was successfully added.
Size   : 4023 bytes
Format : JSON
File   : '/home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/aes128Cbc_build.rtd'

Section: 'EMBEDDED_METADATA'(2) was successfully added.
Size   : 12194 bytes
Format : RAW
File   : '/home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/aes128Cbc.xml'

Section: 'SYSTEM_METADATA'(22) was successfully added.
Size   : 11627 bytes
Format : RAW
File   : '/home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/systemDiagramModelSlrBaseAddress.json'
Successfully wrote (30184582 bytes) to the output file: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/aes128Cbc.xclbin
Leaving xclbinutil.
INFO: [v++ 60-1441] [03:25:38] Run run_link: Step xclbinutil: Completed
Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.38 . Memory (MB): peak = 1577.793 ; gain = 0.000 ; free physical = 69059 ; free virtual = 212619
INFO: [v++ 60-1443] [03:25:38] Run run_link: Step xclbinutilinfo: Started
INFO: [v++ 60-1453] Command Line: xclbinutil --quiet --force --info /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/aes128Cbc.xclbin.info --input /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/aes128Cbc.xclbin
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/run_link
INFO: [v++ 60-1441] [03:25:38] Run run_link: Step xclbinutilinfo: Completed
Time (s): cpu = 00:00:00.63 ; elapsed = 00:00:00.71 . Memory (MB): peak = 1577.793 ; gain = 0.000 ; free physical = 69059 ; free virtual = 212619
INFO: [v++ 60-1443] [03:25:38] Run run_link: Step generate_sc_driver: Started
INFO: [v++ 60-1453] Command Line: 
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/run_link
INFO: [v++ 60-1441] [03:25:39] Run run_link: Step generate_sc_driver: Completed
Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1577.793 ; gain = 0.000 ; free physical = 69059 ; free virtual = 212619
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/reports/link/system_estimate_aes128Cbc.xtxt
WARNING: [v++ 60-1629] No sd_card image will be generated for hardware emulation. Parameter compiler.addOutputTypes will not be honored.
INFO: [v++ 60-586] Created aes128Cbc.xclbin
INFO: [v++ 60-1307] Run completed. Additional information can be found in:
	Guidance: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/reports/link/v++_link_aes128Cbc_guidance.html
	Steps Log File: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/logs/link/link.steps.log

INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/aes128Cbc.xclbin.link_summary 
INFO: [v++ 60-791] Total elapsed time: 0h 8m 16s
INFO: [v++ 60-1653] Closing dispatch client.
v++ -c -k  aes128CbcDec -I/home/jiong/bsc-project/components/common/include -I/home/jiong/bsc-project/components/security/include -I/home/jiong/bsc-project/kernels/security/include /home/jiong/bsc-project/kernels/security/src/aes128CbcDec.cpp -o aes128CbcDec.xo -t hw_emu -g --platform /home/jiong/xilinx/platforms/xilinx_zcu104_base_202020_1/xilinx_zcu104_base_202020_1.xpfm --log_dir log --report_dir report
v++ -c -k  aes128CbcEnc -I/home/jiong/bsc-project/components/common/include -I/home/jiong/bsc-project/components/security/include -I/home/jiong/bsc-project/kernels/security/include /home/jiong/bsc-project/kernels/security/src/aes128CbcEnc.cpp -o aes128CbcEnc.xo -t hw_emu -g --platform /home/jiong/xilinx/platforms/xilinx_zcu104_base_202020_1/xilinx_zcu104_base_202020_1.xpfm --log_dir log --report_dir report
Option Map File Used: '/share/xilinx/Vitis/2020.2/data/vitis/vpp/optMap.xml'

****** v++ v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ compile can be found at:
	Reports: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/report/aes128CbcDec
	Log files: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/log/aes128CbcDec
Option Map File Used: '/share/xilinx/Vitis/2020.2/data/vitis/vpp/optMap.xml'

****** v++ v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ compile can be found at:
	Reports: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/report/aes128CbcEnc
	Log files: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/log/aes128CbcEnc
Running Dispatch Server on port:44429
INFO: [v++ 60-1548] Creating build summary session with primary output /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/aes128CbcDec.xo.compile_summary, at Mon Jan 16 03:45:48 2023
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Mon Jan 16 03:45:48 2023
Running Dispatch Server on port:40937
INFO: [v++ 60-1548] Creating build summary session with primary output /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/aes128CbcEnc.xo.compile_summary, at Mon Jan 16 03:45:49 2023
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Mon Jan 16 03:45:49 2023
Running Rule Check Server on port:36991
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/report/aes128CbcDec/v++_compile_aes128CbcDec_guidance.html', at Mon Jan 16 03:45:52 2023
INFO: [v++ 60-895]   Target platform: /home/jiong/xilinx/platforms/xilinx_zcu104_base_202020_1/xilinx_zcu104_base_202020_1.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/home/jiong/xilinx/platforms/xilinx_zcu104_base_202020_1/hw/xilinx_zcu104_base_202020_1.xsa'
Running Rule Check Server on port:39877
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/report/aes128CbcEnc/v++_compile_aes128CbcEnc_guidance.html', at Mon Jan 16 03:45:52 2023
INFO: [v++ 60-895]   Target platform: /home/jiong/xilinx/platforms/xilinx_zcu104_base_202020_1/xilinx_zcu104_base_202020_1.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/home/jiong/xilinx/platforms/xilinx_zcu104_base_202020_1/hw/xilinx_zcu104_base_202020_1.xsa'
INFO: [v++ 60-585] Compiling for hardware emulation target
INFO: [v++ 60-423]   Target device: xilinx_zcu104_base_202020_1
INFO: [v++ 60-242] Creating kernel: 'aes128CbcDec'
WARNING: /share/xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.
INFO: [v++ 60-585] Compiling for hardware emulation target
INFO: [v++ 60-423]   Target device: xilinx_zcu104_base_202020_1
INFO: [v++ 60-242] Creating kernel: 'aes128CbcEnc'
WARNING: /share/xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.

===>The following messages were generated while  performing high-level synthesis for kernel: aes128CbcEnc Log file: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/aes128CbcEnc/aes128CbcEnc/vitis_hls.log :
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_4_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_4_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_451_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_451_1'
INFO: [v++ 204-61] Pipelining function 'process'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 20, function 'process'
INFO: [v++ 204-61] Pipelining loop 'encryption_cbc_loop'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 19, Depth = 21, loop 'encryption_cbc_loop'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_17_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 71, loop 'VITIS_LOOP_17_1'
INFO: [v++ 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [v++ 200-789] **** Estimated Fmax: 205.47 MHz
INFO: [v++ 60-594] Finished kernel compilation
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/report/aes128CbcEnc/system_estimate_aes128CbcEnc.xtxt
WARNING: [v++-17-1525]  
INFO: [v++ 60-586] Created aes128CbcEnc.xo
INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/aes128CbcEnc.xo.compile_summary 
INFO: [v++ 60-791] Total elapsed time: 0h 3m 56s
INFO: [v++ 60-1653] Closing dispatch client.

===>The following messages were generated while  performing high-level synthesis for kernel: aes128CbcDec Log file: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/aes128CbcDec/aes128CbcDec/vitis_hls.log :
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_817_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_817_1'
INFO: [v++ 204-61] Pipelining function 'process'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 20, function 'process'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_4_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_4_1'
INFO: [v++ 204-61] Pipelining loop 'decryption_cbc_loop'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 21, loop 'decryption_cbc_loop'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_17_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 71, loop 'VITIS_LOOP_17_1'
INFO: [v++ 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [v++ 200-789] **** Estimated Fmax: 205.47 MHz
INFO: [v++ 60-594] Finished kernel compilation
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/report/aes128CbcDec/system_estimate_aes128CbcDec.xtxt
WARNING: [v++-17-1525]  
INFO: [v++ 60-586] Created aes128CbcDec.xo
INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/aes128CbcDec.xo.compile_summary 
INFO: [v++ 60-791] Total elapsed time: 0h 4m 21s
INFO: [v++ 60-1653] Closing dispatch client.
v++ -l aes128CbcDec.xo aes128CbcEnc.xo -o aes128Cbc.xclbin -t hw_emu -g --platform /home/jiong/xilinx/platforms/xilinx_zcu104_base_202020_1/xilinx_zcu104_base_202020_1.xpfm --config config_link.cfg --optimize 2
Option Map File Used: '/share/xilinx/Vitis/2020.2/data/vitis/vpp/optMap.xml'

****** v++ v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ link can be found at:
	Reports: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/reports/link
	Log files: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/logs/link
Running Dispatch Server on port:37771
INFO: [v++ 60-1548] Creating build summary session with primary output /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/aes128Cbc.xclbin.link_summary, at Mon Jan 16 03:50:14 2023
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Mon Jan 16 03:50:14 2023
Running Rule Check Server on port:42413
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/reports/link/v++_link_aes128Cbc_guidance.html', at Mon Jan 16 03:50:18 2023
INFO: [v++ 60-895]   Target platform: /home/jiong/xilinx/platforms/xilinx_zcu104_base_202020_1/xilinx_zcu104_base_202020_1.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/home/jiong/xilinx/platforms/xilinx_zcu104_base_202020_1/hw/xilinx_zcu104_base_202020_1.xsa'
INFO: [v++ 60-629] Linking for hardware emulation target
INFO: [v++ 60-423]   Target device: xilinx_zcu104_base_202020_1
INFO: [v++ 60-1332] Run 'run_link' status: Not started
INFO: [v++ 60-1443] [03:50:20] Run run_link: Step system_link: Started
INFO: [v++ 60-1453] Command Line: system_link --xo /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/aes128CbcDec.xo --xo /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/aes128CbcEnc.xo --config /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/syslinkConfig.ini --xpfm /home/jiong/xilinx/platforms/xilinx_zcu104_base_202020_1/xilinx_zcu104_base_202020_1.xpfm --target emu --output_dir /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int --temp_dir /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/sys_link
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/run_link
INFO: [SYSTEM_LINK 60-1316] Initiating connection to rulecheck server, at Mon Jan 16 03:50:24 2023
INFO: [SYSTEM_LINK 82-70] Extracting xo v3 file /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/aes128CbcDec.xo
INFO: [SYSTEM_LINK 82-70] Extracting xo v3 file /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/aes128CbcEnc.xo
INFO: [SYSTEM_LINK 82-53] Creating IP database /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-38] [03:50:25] build_xd_ip_db started: /share/xilinx/Vitis/2020.2/bin/build_xd_ip_db -ip_search 0  -sds-pf /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/sys_link/xilinx_zcu104_base_202020_1.hpfm -clkid 0 -ip /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/sys_link/iprepo/xilinx_com_hls_aes128CbcDec_1_0,aes128CbcDec -ip /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/sys_link/iprepo/xilinx_com_hls_aes128CbcEnc_1_0,aes128CbcEnc -o /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-37] [03:50:40] build_xd_ip_db finished successfully
Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 1620.562 ; gain = 0.000 ; free physical = 65851 ; free virtual = 209705
INFO: [SYSTEM_LINK 82-51] Create system connectivity graph
INFO: [SYSTEM_LINK 82-102] Applying explicit connections to the system connectivity graph: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [SYSTEM_LINK 82-38] [03:50:40] cfgen started: /share/xilinx/Vitis/2020.2/bin/cfgen  -nk aes128CbcDec:1:aes128CbcDec_1 -nk aes128CbcEnc:1:aes128CbcEnc_1 -dmclkid 0 -r /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [CFGEN 83-0] Kernel Specs: 
INFO: [CFGEN 83-0]   kernel: aes128CbcDec, num: 1  {aes128CbcDec_1}
INFO: [CFGEN 83-0]   kernel: aes128CbcEnc, num: 1  {aes128CbcEnc_1}
INFO: [CFGEN 83-2226] Inferring mapping for argument aes128CbcDec_1.cipherTextBuffer to HP0
INFO: [CFGEN 83-2226] Inferring mapping for argument aes128CbcDec_1.cipherKey to HP0
INFO: [CFGEN 83-2226] Inferring mapping for argument aes128CbcDec_1.initVec to HP0
INFO: [CFGEN 83-2226] Inferring mapping for argument aes128CbcDec_1.plainTextBuffer to HP0
INFO: [CFGEN 83-2226] Inferring mapping for argument aes128CbcEnc_1.plainTextBuffer to HP0
INFO: [CFGEN 83-2226] Inferring mapping for argument aes128CbcEnc_1.cipherKey to HP0
INFO: [CFGEN 83-2226] Inferring mapping for argument aes128CbcEnc_1.initVec to HP0
INFO: [CFGEN 83-2226] Inferring mapping for argument aes128CbcEnc_1.cipherTextBuffer to HP0
INFO: [SYSTEM_LINK 82-37] [03:50:50] cfgen finished successfully
Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1620.562 ; gain = 0.000 ; free physical = 65851 ; free virtual = 209708
INFO: [SYSTEM_LINK 82-52] Create top-level block diagram
INFO: [SYSTEM_LINK 82-38] [03:50:50] cf2bd started: /share/xilinx/Vitis/2020.2/bin/cf2bd  --linux --trace_buffer 1024 --input_file /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml --ip_db /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml --cf_name dr --working_dir /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/sys_link/_sysl/.xsd --temp_dir /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/sys_link --output_dir /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int
INFO: [CF2BD 82-31] Launching cf2xd: cf2xd -linux -trace-buffer 1024 -i /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml -r /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o dr.xml
INFO: [CF2BD 82-28] cf2xd finished successfully
INFO: [CF2BD 82-31] Launching cf_xsd: cf_xsd -disable-address-gen -dn dr -dp /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/sys_link/_sysl/.xsd
INFO: [CF2BD 82-28] cf_xsd finished successfully
INFO: [SYSTEM_LINK 82-37] [03:51:00] cf2bd finished successfully
Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1620.562 ; gain = 0.000 ; free physical = 65837 ; free virtual = 209703
INFO: [v++ 60-1441] [03:51:00] Run run_link: Step system_link: Completed
Time (s): cpu = 00:00:44 ; elapsed = 00:00:41 . Memory (MB): peak = 1577.793 ; gain = 0.000 ; free physical = 65879 ; free virtual = 209740
INFO: [v++ 60-1443] [03:51:00] Run run_link: Step cf2sw: Started
INFO: [v++ 60-1453] Command Line: cf2sw -sdsl /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/sdsl.dat -rtd /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/cf2sw.rtd -nofilter /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/cf2sw_full.rtd -xclbin /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/xclbin_orig.xml -o /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/xclbin_orig.1.xml
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/run_link
INFO: [v++ 60-1441] [03:51:12] Run run_link: Step cf2sw: Completed
Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1577.793 ; gain = 0.000 ; free physical = 65872 ; free virtual = 209738
INFO: [v++ 60-1443] [03:51:12] Run run_link: Step rtd2_system_diagram: Started
INFO: [v++ 60-1453] Command Line: rtd2SystemDiagram
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/run_link
INFO: [v++ 60-1441] [03:51:15] Run run_link: Step rtd2_system_diagram: Completed
Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 1577.793 ; gain = 0.000 ; free physical = 65553 ; free virtual = 209420
INFO: [v++ 60-1443] [03:51:15] Run run_link: Step vpl: Started
INFO: [v++ 60-1453] Command Line: vpl -t hw_emu -f /home/jiong/xilinx/platforms/xilinx_zcu104_base_202020_1/xilinx_zcu104_base_202020_1.xpfm -g --remote_ip_cache /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/.ipcache --output_dir /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int --log_dir /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/logs/link --report_dir /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/reports/link --config /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/vplConfig.ini -k /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/kernel_info.dat --webtalk_flag Vitis --temp_dir /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link --emulation_mode debug_waveform --no-info --iprepo /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/xo/ip_repo/xilinx_com_hls_aes128CbcEnc_1_0 --iprepo /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/xo/ip_repo/xilinx_com_hls_aes128CbcDec_1_0 --messageDb /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/run_link/vpl.pb /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/dr.bd.tcl
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/run_link

****** vpl v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [VPL 60-839] Read in kernel information from file '/home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/kernel_info.dat'.
INFO: [VPL 60-423]   Target device: xilinx_zcu104_base_202020_1
INFO: [VPL 60-1032] Extracting hardware platform to /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/vivado/vpl/.local/hw_platform
WARNING: /share/xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.
[03:51:48] Run vpl: Step create_project: Started
Creating Vivado project.
[03:52:06] Run vpl: Step create_project: Completed
[03:52:06] Run vpl: Step create_bd: Started
[03:52:34] Run vpl: Step create_bd: Completed
[03:52:34] Run vpl: Step update_bd: Started
[03:52:45] Run vpl: Step update_bd: Completed
[03:52:45] Run vpl: Step generate_target: Started
[03:54:00] Run vpl: Step generate_target: RUNNING...
[03:54:39] Run vpl: Step generate_target: Completed
[03:54:39] Run vpl: Step config_hw_emu.gen_scripts: Started
[03:55:26] Run vpl: Step config_hw_emu.gen_scripts: Completed
[03:55:26] Run vpl: Step config_hw_emu.compile: Started
[03:55:56] Run vpl: Step config_hw_emu.compile: Completed
[03:55:56] Run vpl: Step config_hw_emu.elaborate: Started
[03:57:11] Run vpl: Step config_hw_emu.elaborate: RUNNING...
[03:57:45] Run vpl: Step config_hw_emu.elaborate: Completed
[03:57:45] Run vpl: FINISHED. Run Status: config_hw_emu.elaborate Complete!
INFO: [v++ 60-1441] [03:57:46] Run run_link: Step vpl: Completed
Time (s): cpu = 00:20:03 ; elapsed = 00:06:30 . Memory (MB): peak = 1577.793 ; gain = 0.000 ; free physical = 65175 ; free virtual = 209587
INFO: [v++ 60-1443] [03:57:46] Run run_link: Step rtdgen: Started
INFO: [v++ 60-1453] Command Line: rtdgen
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/run_link
WARNING: /share/xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.
INFO: [v++ 60-1453] Command Line: cf2sw -a /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/address_map.xml -sdsl /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/sdsl.dat -xclbin /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/xclbin_orig.xml -rtd /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/aes128Cbc.rtd -o /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/aes128Cbc.xml
INFO: [v++ 60-1652] Cf2sw returned exit code: 0
WARNING: /share/xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.
WARNING: /share/xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.
INFO: [v++ 60-2311] HPISystemDiagram::writeSystemDiagramAfterRunningVivado, rtdInputFilePath: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/aes128Cbc.rtd
INFO: [v++ 60-2312] HPISystemDiagram::writeSystemDiagramAfterRunningVivado, systemDiagramOutputFilePath: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/systemDiagramModelSlrBaseAddress.json
INFO: [v++ 60-1618] Launching 
INFO: [v++ 60-1441] [03:58:16] Run run_link: Step rtdgen: Completed
Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1577.793 ; gain = 0.000 ; free physical = 65019 ; free virtual = 209467
INFO: [v++ 60-1443] [03:58:16] Run run_link: Step xclbinutil: Started
INFO: [v++ 60-1453] Command Line: xclbinutil --add-section DEBUG_DATA:RAW:/home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/consolidated.cf --add-section BITSTREAM:RAW:/home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/behav.xse --force --target hw_emu --key-value SYS:dfx_enable:false --add-section :JSON:/home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/aes128Cbc.rtd --add-section CLOCK_FREQ_TOPOLOGY:JSON:/home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/aes128Cbc_xml.rtd --add-section BUILD_METADATA:JSON:/home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/aes128Cbc_build.rtd --add-section EMBEDDED_METADATA:RAW:/home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/aes128Cbc.xml --add-section SYSTEM_METADATA:RAW:/home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/systemDiagramModelSlrBaseAddress.json --key-value SYS:PlatformVBNV:xilinx.com_xd_xilinx_zcu104_base_202020_1_202020_1 --output /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/aes128Cbc.xclbin
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/run_link
XRT Build Version: 2.12.427 (2021.2)
       Build Date: 2021-10-08 22:06:50
          Hash ID: 2719b6027e185000fc49783171631db03fc0ef79
Creating a default 'in-memory' xclbin image.

Section: 'DEBUG_DATA'(4) was successfully added.
Size   : 6055 bytes
Format : RAW
File   : '/home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/consolidated.cf'

Section: 'BITSTREAM'(0) was successfully added.
Size   : 30132976 bytes
Format : RAW
File   : '/home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/behav.xse'

Section: 'MEM_TOPOLOGY'(6) was successfully added.
Format : JSON
File   : 'mem_topology'

Section: 'IP_LAYOUT'(8) was successfully added.
Format : JSON
File   : 'ip_layout'

Section: 'CONNECTIVITY'(7) was successfully added.
Format : JSON
File   : 'connectivity'
WARNING: Skipping CLOCK_FREQ_TOPOLOGY section for count size is zero.
WARNING: Section 'CLOCK_FREQ_TOPOLOGY' content is empty.  No data in the given JSON file.

Section: 'CLOCK_FREQ_TOPOLOGY'(11) was empty.  No action taken.
Format : JSON
File   : '/home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/aes128Cbc_xml.rtd'

Section: 'BUILD_METADATA'(14) was successfully added.
Size   : 4023 bytes
Format : JSON
File   : '/home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/aes128Cbc_build.rtd'

Section: 'EMBEDDED_METADATA'(2) was successfully added.
Size   : 12194 bytes
Format : RAW
File   : '/home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/aes128Cbc.xml'

Section: 'SYSTEM_METADATA'(22) was successfully added.
Size   : 11627 bytes
Format : RAW
File   : '/home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/systemDiagramModelSlrBaseAddress.json'
Successfully wrote (30177726 bytes) to the output file: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/aes128Cbc.xclbin
Leaving xclbinutil.
INFO: [v++ 60-1441] [03:58:16] Run run_link: Step xclbinutil: Completed
Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.38 . Memory (MB): peak = 1577.793 ; gain = 0.000 ; free physical = 65015 ; free virtual = 209462
INFO: [v++ 60-1443] [03:58:16] Run run_link: Step xclbinutilinfo: Started
INFO: [v++ 60-1453] Command Line: xclbinutil --quiet --force --info /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/aes128Cbc.xclbin.info --input /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/aes128Cbc.xclbin
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/run_link
INFO: [v++ 60-1441] [03:58:17] Run run_link: Step xclbinutilinfo: Completed
Time (s): cpu = 00:00:00.99 ; elapsed = 00:00:01 . Memory (MB): peak = 1577.793 ; gain = 0.000 ; free physical = 64992 ; free virtual = 209440
INFO: [v++ 60-1443] [03:58:17] Run run_link: Step generate_sc_driver: Started
INFO: [v++ 60-1453] Command Line: 
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/run_link
INFO: [v++ 60-1441] [03:58:17] Run run_link: Step generate_sc_driver: Completed
Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1577.793 ; gain = 0.000 ; free physical = 64992 ; free virtual = 209440
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/reports/link/system_estimate_aes128Cbc.xtxt
WARNING: [v++ 60-1629] No sd_card image will be generated for hardware emulation. Parameter compiler.addOutputTypes will not be honored.
INFO: [v++ 60-586] Created aes128Cbc.xclbin
INFO: [v++ 60-1307] Run completed. Additional information can be found in:
	Guidance: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/reports/link/v++_link_aes128Cbc_guidance.html
	Steps Log File: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/logs/link/link.steps.log

INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/aes128Cbc.xclbin.link_summary 
INFO: [v++ 60-791] Total elapsed time: 0h 8m 13s
INFO: [v++ 60-1653] Closing dispatch client.

v++ -c -k  aes128CbcDec -I/home/jiong/bsc-project/components/common/include -I/home/jiong/bsc-project/components/security/include -I/home/jiong/bsc-project/kernels/security/include /home/jiong/bsc-project/kernels/security/src/aes128CbcDec.cpp -o aes128CbcDec.xo -t hw_emu -g --platform /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm --log_dir log --report_dir report
v++ -c -k  aes128CbcEnc -I/home/jiong/bsc-project/components/common/include -I/home/jiong/bsc-project/components/security/include -I/home/jiong/bsc-project/kernels/security/include /home/jiong/bsc-project/kernels/security/src/aes128CbcEnc.cpp -o aes128CbcEnc.xo -t hw_emu -g --platform /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm --log_dir log --report_dir report
Option Map File Used: '/share/xilinx/Vitis/2020.2/data/vitis/vpp/optMap.xml'

****** v++ v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ compile can be found at:
	Reports: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/report/aes128CbcDec
	Log files: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/log/aes128CbcDec
Option Map File Used: '/share/xilinx/Vitis/2020.2/data/vitis/vpp/optMap.xml'

****** v++ v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ compile can be found at:
	Reports: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/report/aes128CbcEnc
	Log files: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/log/aes128CbcEnc
Running Dispatch Server on port:37857
INFO: [v++ 60-1548] Creating build summary session with primary output /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/aes128CbcDec.xo.compile_summary, at Mon Jan 16 16:31:54 2023
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Mon Jan 16 16:31:54 2023
Running Dispatch Server on port:33345
INFO: [v++ 60-1548] Creating build summary session with primary output /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/aes128CbcEnc.xo.compile_summary, at Mon Jan 16 16:31:54 2023
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Mon Jan 16 16:31:54 2023
Running Rule Check Server on port:38491
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/report/aes128CbcDec/v++_compile_aes128CbcDec_guidance.html', at Mon Jan 16 16:31:57 2023
INFO: [v++ 60-895]   Target platform: /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/hw/xilinx_zcu106_base_202010_1.xsa'
Running Rule Check Server on port:33505
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/report/aes128CbcEnc/v++_compile_aes128CbcEnc_guidance.html', at Mon Jan 16 16:31:58 2023
INFO: [v++ 60-895]   Target platform: /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/hw/xilinx_zcu106_base_202010_1.xsa'
INFO: [v++ 60-585] Compiling for hardware emulation target
INFO: [v++ 60-423]   Target device: xilinx_zcu106_base_202010_1
INFO: [v++ 60-242] Creating kernel: 'aes128CbcDec'
WARNING: /share/xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.
INFO: [v++ 60-585] Compiling for hardware emulation target
INFO: [v++ 60-423]   Target device: xilinx_zcu106_base_202010_1
INFO: [v++ 60-242] Creating kernel: 'aes128CbcEnc'
WARNING: /share/xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.

===>The following messages were generated while  performing high-level synthesis for kernel: aes128CbcDec Log file: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/aes128CbcDec/aes128CbcDec/vitis_hls.log :
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_817_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_817_1'
INFO: [v++ 204-61] Pipelining function 'process'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 20, function 'process'
INFO: [v++ 204-61] Pipelining loop 'mm2s'.
INFO: [v++ 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 3, loop 'mm2s'
INFO: [v++ 204-61] Pipelining loop 'decryption_cbc_loop'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 21, loop 'decryption_cbc_loop'
INFO: [v++ 204-61] Pipelining loop 's2mm'.
INFO: [v++ 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 71, loop 's2mm'
INFO: [v++ 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [v++ 200-789] **** Estimated Fmax: 205.47 MHz
INFO: [v++ 60-594] Finished kernel compilation
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/report/aes128CbcDec/system_estimate_aes128CbcDec.xtxt
INFO: [v++ 60-586] Created aes128CbcDec.xo
INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/aes128CbcDec.xo.compile_summary 
INFO: [v++ 60-791] Total elapsed time: 0h 3m 34s
INFO: [v++ 60-1653] Closing dispatch client.

===>The following messages were generated while  performing high-level synthesis for kernel: aes128CbcEnc Log file: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/aes128CbcEnc/aes128CbcEnc/vitis_hls.log :
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_4_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_4_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_451_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_451_1'
INFO: [v++ 204-61] Pipelining function 'process'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 20, function 'process'
INFO: [v++ 204-61] Pipelining loop 'encryption_cbc_loop'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 19, Depth = 21, loop 'encryption_cbc_loop'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_17_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 71, loop 'VITIS_LOOP_17_1'
INFO: [v++ 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [v++ 200-789] **** Estimated Fmax: 205.47 MHz
INFO: [v++ 60-594] Finished kernel compilation
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/report/aes128CbcEnc/system_estimate_aes128CbcEnc.xtxt
INFO: [v++ 60-586] Created aes128CbcEnc.xo
INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/aes128CbcEnc.xo.compile_summary 
INFO: [v++ 60-791] Total elapsed time: 0h 3m 41s
INFO: [v++ 60-1653] Closing dispatch client.
v++ -l aes128CbcDec.xo aes128CbcEnc.xo -o aes128Cbc.xclbin -t hw_emu -g --platform /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm --config config_link.cfg --optimize 2
Option Map File Used: '/share/xilinx/Vitis/2020.2/data/vitis/vpp/optMap.xml'

****** v++ v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ link can be found at:
	Reports: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/reports/link
	Log files: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/logs/link
Running Dispatch Server on port:37593
INFO: [v++ 60-1548] Creating build summary session with primary output /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/aes128Cbc.xclbin.link_summary, at Mon Jan 16 16:35:41 2023
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Mon Jan 16 16:35:41 2023
Running Rule Check Server on port:40149
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/reports/link/v++_link_aes128Cbc_guidance.html', at Mon Jan 16 16:35:44 2023
INFO: [v++ 60-895]   Target platform: /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/hw/xilinx_zcu106_base_202010_1.xsa'
INFO: [v++ 60-629] Linking for hardware emulation target
INFO: [v++ 60-423]   Target device: xilinx_zcu106_base_202010_1
INFO: [v++ 60-1332] Run 'run_link' status: Not started
INFO: [v++ 60-1443] [16:35:46] Run run_link: Step system_link: Started
INFO: [v++ 60-1453] Command Line: system_link --xo /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/aes128CbcDec.xo --xo /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/aes128CbcEnc.xo --config /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/syslinkConfig.ini --xpfm /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm --target emu --output_dir /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int --temp_dir /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/sys_link
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/run_link
INFO: [SYSTEM_LINK 60-1316] Initiating connection to rulecheck server, at Mon Jan 16 16:35:50 2023
INFO: [SYSTEM_LINK 82-70] Extracting xo v3 file /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/aes128CbcDec.xo
INFO: [SYSTEM_LINK 82-70] Extracting xo v3 file /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/aes128CbcEnc.xo
INFO: [SYSTEM_LINK 82-53] Creating IP database /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-38] [16:35:51] build_xd_ip_db started: /share/xilinx/Vitis/2020.2/bin/build_xd_ip_db -ip_search 0  -sds-pf /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/sys_link/xilinx_zcu106_base_202010_1.hpfm -clkid 0 -ip /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/sys_link/iprepo/xilinx_com_hls_aes128CbcDec_1_0,aes128CbcDec -ip /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/sys_link/iprepo/xilinx_com_hls_aes128CbcEnc_1_0,aes128CbcEnc -o /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-37] [16:36:08] build_xd_ip_db finished successfully
Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 1620.566 ; gain = 0.000 ; free physical = 47506 ; free virtual = 203103
INFO: [SYSTEM_LINK 82-51] Create system connectivity graph
INFO: [SYSTEM_LINK 82-102] Applying explicit connections to the system connectivity graph: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [SYSTEM_LINK 82-38] [16:36:08] cfgen started: /share/xilinx/Vitis/2020.2/bin/cfgen  -nk aes128CbcDec:1:aes128CbcDec_1 -nk aes128CbcEnc:1:aes128CbcEnc_1 -dmclkid 0 -r /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [CFGEN 83-0] Kernel Specs: 
INFO: [CFGEN 83-0]   kernel: aes128CbcDec, num: 1  {aes128CbcDec_1}
INFO: [CFGEN 83-0]   kernel: aes128CbcEnc, num: 1  {aes128CbcEnc_1}
INFO: [CFGEN 83-2226] Inferring mapping for argument aes128CbcDec_1.cipherTextBuffer to HP0
INFO: [CFGEN 83-2226] Inferring mapping for argument aes128CbcDec_1.cipherKey to HP0
INFO: [CFGEN 83-2226] Inferring mapping for argument aes128CbcDec_1.initVec to HP0
INFO: [CFGEN 83-2226] Inferring mapping for argument aes128CbcDec_1.plainTextBuffer to HP0
INFO: [CFGEN 83-2226] Inferring mapping for argument aes128CbcEnc_1.plainTextBuffer to HP0
INFO: [CFGEN 83-2226] Inferring mapping for argument aes128CbcEnc_1.cipherKey to HP0
INFO: [CFGEN 83-2226] Inferring mapping for argument aes128CbcEnc_1.initVec to HP0
INFO: [CFGEN 83-2226] Inferring mapping for argument aes128CbcEnc_1.cipherTextBuffer to HP0
INFO: [SYSTEM_LINK 82-37] [16:36:17] cfgen finished successfully
Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1620.566 ; gain = 0.000 ; free physical = 47471 ; free virtual = 203067
INFO: [SYSTEM_LINK 82-52] Create top-level block diagram
INFO: [SYSTEM_LINK 82-38] [16:36:17] cf2bd started: /share/xilinx/Vitis/2020.2/bin/cf2bd  --linux --trace_buffer 1024 --input_file /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml --ip_db /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml --cf_name dr --working_dir /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/sys_link/_sysl/.xsd --temp_dir /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/sys_link --output_dir /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int
INFO: [CF2BD 82-31] Launching cf2xd: cf2xd -linux -trace-buffer 1024 -i /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml -r /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o dr.xml
INFO: [CF2BD 82-28] cf2xd finished successfully
INFO: [CF2BD 82-31] Launching cf_xsd: cf_xsd -disable-address-gen -dn dr -dp /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/sys_link/_sysl/.xsd
INFO: [CF2BD 82-28] cf_xsd finished successfully
INFO: [SYSTEM_LINK 82-37] [16:36:27] cf2bd finished successfully
Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1620.566 ; gain = 0.000 ; free physical = 47451 ; free virtual = 203046
INFO: [v++ 60-1441] [16:36:27] Run run_link: Step system_link: Completed
Time (s): cpu = 00:00:45 ; elapsed = 00:00:41 . Memory (MB): peak = 1577.797 ; gain = 0.000 ; free physical = 47493 ; free virtual = 203085
INFO: [v++ 60-1443] [16:36:27] Run run_link: Step cf2sw: Started
INFO: [v++ 60-1453] Command Line: cf2sw -sdsl /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/sdsl.dat -rtd /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/cf2sw.rtd -nofilter /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/cf2sw_full.rtd -xclbin /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/xclbin_orig.xml -o /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/xclbin_orig.1.xml
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/run_link
INFO: [v++ 60-1441] [16:36:39] Run run_link: Step cf2sw: Completed
Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1577.797 ; gain = 0.000 ; free physical = 47469 ; free virtual = 203063
INFO: [v++ 60-1443] [16:36:39] Run run_link: Step rtd2_system_diagram: Started
INFO: [v++ 60-1453] Command Line: rtd2SystemDiagram
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/run_link
INFO: [v++ 60-1441] [16:36:43] Run run_link: Step rtd2_system_diagram: Completed
Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 1577.797 ; gain = 0.000 ; free physical = 46914 ; free virtual = 202509
INFO: [v++ 60-1443] [16:36:43] Run run_link: Step vpl: Started
INFO: [v++ 60-1453] Command Line: vpl -t hw_emu -f /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm -g --remote_ip_cache /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/.ipcache --output_dir /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int --log_dir /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/logs/link --report_dir /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/reports/link --config /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/vplConfig.ini -k /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/kernel_info.dat --webtalk_flag Vitis --temp_dir /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link --emulation_mode debug_waveform --no-info --iprepo /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/xo/ip_repo/xilinx_com_hls_aes128CbcEnc_1_0 --iprepo /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/xo/ip_repo/xilinx_com_hls_aes128CbcDec_1_0 --messageDb /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/run_link/vpl.pb /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/dr.bd.tcl
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/run_link

****** vpl v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [VPL 60-839] Read in kernel information from file '/home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/kernel_info.dat'.
INFO: [VPL 60-423]   Target device: xilinx_zcu106_base_202010_1
INFO: [VPL 60-1032] Extracting hardware platform to /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/vivado/vpl/.local/hw_platform
WARNING: /share/xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.
[16:37:11] Run vpl: Step create_project: Started
Creating Vivado project.
[16:37:29] Run vpl: Step create_project: Completed
[16:37:29] Run vpl: Step create_bd: Started
[16:37:59] Run vpl: Step create_bd: Completed
[16:37:59] Run vpl: Step update_bd: Started
[16:38:10] Run vpl: Step update_bd: Completed
[16:38:10] Run vpl: Step generate_target: Started
[16:39:26] Run vpl: Step generate_target: RUNNING...
[16:40:10] Run vpl: Step generate_target: Completed
[16:40:10] Run vpl: Step config_hw_emu.gen_scripts: Started
[16:41:04] Run vpl: Step config_hw_emu.gen_scripts: Completed
[16:41:04] Run vpl: Step config_hw_emu.compile: Started
[16:41:33] Run vpl: Step config_hw_emu.compile: Completed
[16:41:33] Run vpl: Step config_hw_emu.elaborate: Started
[16:42:48] Run vpl: Step config_hw_emu.elaborate: RUNNING...
[16:43:29] Run vpl: Step config_hw_emu.elaborate: Completed
[16:43:30] Run vpl: FINISHED. Run Status: config_hw_emu.elaborate Complete!
INFO: [v++ 60-1441] [16:43:30] Run run_link: Step vpl: Completed
Time (s): cpu = 00:00:13 ; elapsed = 00:06:47 . Memory (MB): peak = 1577.797 ; gain = 0.000 ; free physical = 54690 ; free virtual = 210751
INFO: [v++ 60-1443] [16:43:30] Run run_link: Step rtdgen: Started
INFO: [v++ 60-1453] Command Line: rtdgen
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/run_link
WARNING: /share/xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.
INFO: [v++ 60-1453] Command Line: cf2sw -a /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/address_map.xml -sdsl /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/sdsl.dat -xclbin /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/xclbin_orig.xml -rtd /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/aes128Cbc.rtd -o /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/aes128Cbc.xml
INFO: [v++ 60-1652] Cf2sw returned exit code: 0
WARNING: /share/xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.
WARNING: /share/xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.
INFO: [v++ 60-2311] HPISystemDiagram::writeSystemDiagramAfterRunningVivado, rtdInputFilePath: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/aes128Cbc.rtd
INFO: [v++ 60-2312] HPISystemDiagram::writeSystemDiagramAfterRunningVivado, systemDiagramOutputFilePath: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/systemDiagramModelSlrBaseAddress.json
INFO: [v++ 60-1618] Launching 
INFO: [v++ 60-1441] [16:43:57] Run run_link: Step rtdgen: Completed
Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1577.797 ; gain = 0.000 ; free physical = 55403 ; free virtual = 211516
INFO: [v++ 60-1443] [16:43:57] Run run_link: Step xclbinutil: Started
INFO: [v++ 60-1453] Command Line: xclbinutil --add-section DEBUG_DATA:RAW:/home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/consolidated.cf --add-section BITSTREAM:RAW:/home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/behav.xse --force --target hw_emu --key-value SYS:dfx_enable:false --add-section :JSON:/home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/aes128Cbc.rtd --add-section CLOCK_FREQ_TOPOLOGY:JSON:/home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/aes128Cbc_xml.rtd --add-section BUILD_METADATA:JSON:/home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/aes128Cbc_build.rtd --add-section EMBEDDED_METADATA:RAW:/home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/aes128Cbc.xml --add-section SYSTEM_METADATA:RAW:/home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/systemDiagramModelSlrBaseAddress.json --key-value SYS:PlatformVBNV:xilinx_zcu106_zcu106_base_1_0 --output /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/aes128Cbc.xclbin
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/run_link
XRT Build Version: 2.12.427 (2021.2)
       Build Date: 2021-10-08 22:06:50
          Hash ID: 2719b6027e185000fc49783171631db03fc0ef79
Creating a default 'in-memory' xclbin image.

Section: 'DEBUG_DATA'(4) was successfully added.
Size   : 6264 bytes
Format : RAW
File   : '/home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/consolidated.cf'

Section: 'BITSTREAM'(0) was successfully added.
Size   : 30212340 bytes
Format : RAW
File   : '/home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/behav.xse'

Section: 'MEM_TOPOLOGY'(6) was successfully added.
Format : JSON
File   : 'mem_topology'

Section: 'IP_LAYOUT'(8) was successfully added.
Format : JSON
File   : 'ip_layout'

Section: 'CONNECTIVITY'(7) was successfully added.
Format : JSON
File   : 'connectivity'
WARNING: Skipping CLOCK_FREQ_TOPOLOGY section for count size is zero.
WARNING: Section 'CLOCK_FREQ_TOPOLOGY' content is empty.  No data in the given JSON file.

Section: 'CLOCK_FREQ_TOPOLOGY'(11) was empty.  No action taken.
Format : JSON
File   : '/home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/aes128Cbc_xml.rtd'

Section: 'BUILD_METADATA'(14) was successfully added.
Size   : 4037 bytes
Format : JSON
File   : '/home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/aes128Cbc_build.rtd'

Section: 'EMBEDDED_METADATA'(2) was successfully added.
Size   : 12173 bytes
Format : RAW
File   : '/home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/aes128Cbc.xml'

Section: 'SYSTEM_METADATA'(22) was successfully added.
Size   : 11660 bytes
Format : RAW
File   : '/home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/systemDiagramModelSlrBaseAddress.json'
Successfully wrote (30257319 bytes) to the output file: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/aes128Cbc.xclbin
Leaving xclbinutil.
INFO: [v++ 60-1441] [16:43:57] Run run_link: Step xclbinutil: Completed
Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.25 . Memory (MB): peak = 1577.797 ; gain = 0.000 ; free physical = 55369 ; free virtual = 211510
INFO: [v++ 60-1443] [16:43:57] Run run_link: Step xclbinutilinfo: Started
INFO: [v++ 60-1453] Command Line: xclbinutil --quiet --force --info /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/aes128Cbc.xclbin.info --input /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/aes128Cbc.xclbin
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/run_link
INFO: [v++ 60-1441] [16:43:58] Run run_link: Step xclbinutilinfo: Completed
Time (s): cpu = 00:00:00.93 ; elapsed = 00:00:01 . Memory (MB): peak = 1577.797 ; gain = 0.000 ; free physical = 55367 ; free virtual = 211509
INFO: [v++ 60-1443] [16:43:58] Run run_link: Step generate_sc_driver: Started
INFO: [v++ 60-1453] Command Line: 
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/run_link
INFO: [v++ 60-1441] [16:43:58] Run run_link: Step generate_sc_driver: Completed
Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1577.797 ; gain = 0.000 ; free physical = 55367 ; free virtual = 211509
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/reports/link/system_estimate_aes128Cbc.xtxt
WARNING: [v++ 60-1629] No sd_card image will be generated for hardware emulation. Parameter compiler.addOutputTypes will not be honored.
INFO: [v++ 60-586] Created aes128Cbc.xclbin
INFO: [v++ 60-1307] Run completed. Additional information can be found in:
	Guidance: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/reports/link/v++_link_aes128Cbc_guidance.html
	Steps Log File: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/logs/link/link.steps.log

INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/aes128Cbc.xclbin.link_summary 
INFO: [v++ 60-791] Total elapsed time: 0h 8m 27s
INFO: [v++ 60-1653] Closing dispatch client.
v++ -c -k  aes128CbcDec -I/home/jiong/bsc-project/components/common/include -I/home/jiong/bsc-project/components/security/include -I/home/jiong/bsc-project/kernels/security/include /home/jiong/bsc-project/kernels/security/src/aes128CbcDec.cpp -o aes128CbcDec.xo -t hw_emu -g --platform /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm --log_dir log --report_dir report
Option Map File Used: '/share/xilinx/Vitis/2020.2/data/vitis/vpp/optMap.xml'

****** v++ v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ compile can be found at:
	Reports: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/report/aes128CbcDec
	Log files: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/log/aes128CbcDec
Running Dispatch Server on port:33523
INFO: [v++ 60-1548] Creating build summary session with primary output /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/aes128CbcDec.xo.compile_summary, at Mon Jan 16 17:15:52 2023
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Mon Jan 16 17:15:52 2023
Running Rule Check Server on port:39501
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/report/aes128CbcDec/v++_compile_aes128CbcDec_guidance.html', at Mon Jan 16 17:15:55 2023
INFO: [v++ 60-895]   Target platform: /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/hw/xilinx_zcu106_base_202010_1.xsa'
INFO: [v++ 60-585] Compiling for hardware emulation target
INFO: [v++ 60-423]   Target device: xilinx_zcu106_base_202010_1
INFO: [v++ 60-242] Creating kernel: 'aes128CbcDec'
WARNING: /share/xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.

===>The following messages were generated while  performing high-level synthesis for kernel: aes128CbcDec Log file: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/aes128CbcDec/aes128CbcDec/vitis_hls.log :
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_817_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_817_1'
INFO: [v++ 204-61] Pipelining function 'process'.
INFO: [v++ 200-1470] Pipelining result : Target II = 19, Final II = 19, Depth = 47, function 'process'
INFO: [v++ 204-61] Pipelining loop 'mm2s'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'mm2s'
INFO: [v++ 204-61] Pipelining loop 'decryption_cbc_loop'.
INFO: [v++ 200-1470] Pipelining result : Target II = 19, Final II = 19, Depth = 48, loop 'decryption_cbc_loop'
INFO: [v++ 204-61] Pipelining loop 's2mm'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 71, loop 's2mm'
INFO: [v++ 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [v++ 200-789] **** Estimated Fmax: 205.47 MHz
INFO: [v++ 60-594] Finished kernel compilation
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/report/aes128CbcDec/system_estimate_aes128CbcDec.xtxt
WARNING: [v++-17-1525]  
INFO: [v++ 60-586] Created aes128CbcDec.xo
INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/aes128CbcDec.xo.compile_summary 
INFO: [v++ 60-791] Total elapsed time: 0h 4m 19s
INFO: [v++ 60-1653] Closing dispatch client.
v++ -l aes128CbcDec.xo aes128CbcEnc.xo -o aes128Cbc.xclbin -t hw_emu -g --platform /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm --config config_link.cfg --optimize 2
Option Map File Used: '/share/xilinx/Vitis/2020.2/data/vitis/vpp/optMap.xml'

****** v++ v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ link can be found at:
	Reports: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/reports/link
	Log files: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/logs/link
Running Dispatch Server on port:42893
INFO: [v++ 60-1548] Creating build summary session with primary output /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/aes128Cbc.xclbin.link_summary, at Mon Jan 16 17:20:14 2023
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Mon Jan 16 17:20:14 2023
Running Rule Check Server on port:38977
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/reports/link/v++_link_aes128Cbc_guidance.html', at Mon Jan 16 17:20:17 2023
INFO: [v++ 60-895]   Target platform: /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/hw/xilinx_zcu106_base_202010_1.xsa'
INFO: [v++ 60-629] Linking for hardware emulation target
INFO: [v++ 60-423]   Target device: xilinx_zcu106_base_202010_1
INFO: [v++ 60-1332] Run 'run_link' status: Not started
INFO: [v++ 60-1443] [17:20:18] Run run_link: Step system_link: Started
INFO: [v++ 60-1453] Command Line: system_link --xo /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/aes128CbcDec.xo --xo /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/aes128CbcEnc.xo --config /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/syslinkConfig.ini --xpfm /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm --target emu --output_dir /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int --temp_dir /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/sys_link
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/run_link
INFO: [SYSTEM_LINK 60-1316] Initiating connection to rulecheck server, at Mon Jan 16 17:20:20 2023
INFO: [SYSTEM_LINK 82-70] Extracting xo v3 file /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/aes128CbcDec.xo
INFO: [SYSTEM_LINK 82-70] Extracting xo v3 file /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/aes128CbcEnc.xo
INFO: [SYSTEM_LINK 82-53] Creating IP database /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-38] [17:20:20] build_xd_ip_db started: /share/xilinx/Vitis/2020.2/bin/build_xd_ip_db -ip_search 0  -sds-pf /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/sys_link/xilinx_zcu106_base_202010_1.hpfm -clkid 0 -ip /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/sys_link/iprepo/xilinx_com_hls_aes128CbcDec_1_0,aes128CbcDec -ip /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/sys_link/iprepo/xilinx_com_hls_aes128CbcEnc_1_0,aes128CbcEnc -o /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-37] [17:20:33] build_xd_ip_db finished successfully
Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 1596.816 ; gain = 375.984 ; free physical = 44592 ; free virtual = 200161
INFO: [SYSTEM_LINK 82-51] Create system connectivity graph
INFO: [SYSTEM_LINK 82-102] Applying explicit connections to the system connectivity graph: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [SYSTEM_LINK 82-38] [17:20:33] cfgen started: /share/xilinx/Vitis/2020.2/bin/cfgen  -nk aes128CbcDec:1:aes128CbcDec_1 -nk aes128CbcEnc:1:aes128CbcEnc_1 -dmclkid 0 -r /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [CFGEN 83-0] Kernel Specs: 
INFO: [CFGEN 83-0]   kernel: aes128CbcDec, num: 1  {aes128CbcDec_1}
INFO: [CFGEN 83-0]   kernel: aes128CbcEnc, num: 1  {aes128CbcEnc_1}
INFO: [CFGEN 83-2226] Inferring mapping for argument aes128CbcDec_1.cipherTextBuffer to HP0
INFO: [CFGEN 83-2226] Inferring mapping for argument aes128CbcDec_1.cipherKey to HP0
INFO: [CFGEN 83-2226] Inferring mapping for argument aes128CbcDec_1.initVec to HP0
INFO: [CFGEN 83-2226] Inferring mapping for argument aes128CbcDec_1.plainTextBuffer to HP0
INFO: [CFGEN 83-2226] Inferring mapping for argument aes128CbcEnc_1.plainTextBuffer to HP0
INFO: [CFGEN 83-2226] Inferring mapping for argument aes128CbcEnc_1.cipherKey to HP0
INFO: [CFGEN 83-2226] Inferring mapping for argument aes128CbcEnc_1.initVec to HP0
INFO: [CFGEN 83-2226] Inferring mapping for argument aes128CbcEnc_1.cipherTextBuffer to HP0
INFO: [SYSTEM_LINK 82-37] [17:20:43] cfgen finished successfully
Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1596.816 ; gain = 0.000 ; free physical = 44464 ; free virtual = 200031
INFO: [SYSTEM_LINK 82-52] Create top-level block diagram
INFO: [SYSTEM_LINK 82-38] [17:20:43] cf2bd started: /share/xilinx/Vitis/2020.2/bin/cf2bd  --linux --trace_buffer 1024 --input_file /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml --ip_db /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml --cf_name dr --working_dir /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/sys_link/_sysl/.xsd --temp_dir /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/sys_link --output_dir /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int
INFO: [CF2BD 82-31] Launching cf2xd: cf2xd -linux -trace-buffer 1024 -i /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml -r /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o dr.xml
INFO: [CF2BD 82-28] cf2xd finished successfully
INFO: [CF2BD 82-31] Launching cf_xsd: cf_xsd -disable-address-gen -dn dr -dp /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/sys_link/_sysl/.xsd
INFO: [CF2BD 82-28] cf_xsd finished successfully
INFO: [SYSTEM_LINK 82-37] [17:20:53] cf2bd finished successfully
Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1596.816 ; gain = 0.000 ; free physical = 44546 ; free virtual = 200098
INFO: [v++ 60-1441] [17:20:53] Run run_link: Step system_link: Completed
Time (s): cpu = 00:00:39 ; elapsed = 00:00:35 . Memory (MB): peak = 1555.074 ; gain = 0.000 ; free physical = 44589 ; free virtual = 200136
INFO: [v++ 60-1443] [17:20:53] Run run_link: Step cf2sw: Started
INFO: [v++ 60-1453] Command Line: cf2sw -sdsl /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/sdsl.dat -rtd /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/cf2sw.rtd -nofilter /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/cf2sw_full.rtd -xclbin /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/xclbin_orig.xml -o /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/xclbin_orig.1.xml
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/run_link
INFO: [v++ 60-1441] [17:21:04] Run run_link: Step cf2sw: Completed
Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1555.074 ; gain = 0.000 ; free physical = 44583 ; free virtual = 200126
INFO: [v++ 60-1443] [17:21:04] Run run_link: Step rtd2_system_diagram: Started
INFO: [v++ 60-1453] Command Line: rtd2SystemDiagram
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/run_link
INFO: [v++ 60-1441] [17:21:07] Run run_link: Step rtd2_system_diagram: Completed
Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 1555.074 ; gain = 0.000 ; free physical = 44454 ; free virtual = 199998
INFO: [v++ 60-1443] [17:21:07] Run run_link: Step vpl: Started
INFO: [v++ 60-1453] Command Line: vpl -t hw_emu -f /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm -g --remote_ip_cache /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/.ipcache --output_dir /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int --log_dir /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/logs/link --report_dir /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/reports/link --config /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/vplConfig.ini -k /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/kernel_info.dat --webtalk_flag Vitis --temp_dir /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link --emulation_mode debug_waveform --no-info --iprepo /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/xo/ip_repo/xilinx_com_hls_aes128CbcEnc_1_0 --iprepo /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/xo/ip_repo/xilinx_com_hls_aes128CbcDec_1_0 --messageDb /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/run_link/vpl.pb /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/dr.bd.tcl
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/run_link

****** vpl v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [VPL 60-839] Read in kernel information from file '/home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/kernel_info.dat'.
INFO: [VPL 60-423]   Target device: xilinx_zcu106_base_202010_1
INFO: [VPL 60-1032] Extracting hardware platform to /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/vivado/vpl/.local/hw_platform
WARNING: /share/xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.
[17:21:41] Run vpl: Step create_project: Started
Creating Vivado project.
[17:21:51] Run vpl: Step create_project: Completed
[17:21:51] Run vpl: Step create_bd: Started
[17:22:03] Run vpl: Step create_bd: Completed
[17:22:03] Run vpl: Step update_bd: Started
[17:22:07] Run vpl: Step update_bd: Completed
[17:22:07] Run vpl: Step generate_target: Started
[17:23:23] Run vpl: Step generate_target: RUNNING...
[17:23:27] Run vpl: Step generate_target: Completed
[17:23:27] Run vpl: Step config_hw_emu.gen_scripts: Started
[17:24:19] Run vpl: Step config_hw_emu.gen_scripts: Completed
[17:24:19] Run vpl: Step config_hw_emu.compile: Started
[17:24:48] Run vpl: Step config_hw_emu.compile: Completed
[17:24:48] Run vpl: Step config_hw_emu.elaborate: Started
[17:26:04] Run vpl: Step config_hw_emu.elaborate: RUNNING...
[17:26:21] Run vpl: Step config_hw_emu.elaborate: Completed
[17:26:21] Run vpl: FINISHED. Run Status: config_hw_emu.elaborate Complete!
INFO: [v++ 60-1441] [17:26:22] Run run_link: Step vpl: Completed
Time (s): cpu = 00:00:15 ; elapsed = 00:05:15 . Memory (MB): peak = 1555.074 ; gain = 0.000 ; free physical = 43122 ; free virtual = 199069
INFO: [v++ 60-1443] [17:26:22] Run run_link: Step rtdgen: Started
INFO: [v++ 60-1453] Command Line: rtdgen
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/run_link
WARNING: /share/xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.
INFO: [v++ 60-1453] Command Line: cf2sw -a /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/address_map.xml -sdsl /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/sdsl.dat -xclbin /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/xclbin_orig.xml -rtd /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/aes128Cbc.rtd -o /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/aes128Cbc.xml
INFO: [v++ 60-1652] Cf2sw returned exit code: 0
WARNING: /share/xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.
WARNING: /share/xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.
INFO: [v++ 60-2311] HPISystemDiagram::writeSystemDiagramAfterRunningVivado, rtdInputFilePath: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/aes128Cbc.rtd
INFO: [v++ 60-2312] HPISystemDiagram::writeSystemDiagramAfterRunningVivado, systemDiagramOutputFilePath: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/systemDiagramModelSlrBaseAddress.json
INFO: [v++ 60-1618] Launching 
INFO: [v++ 60-1441] [17:26:49] Run run_link: Step rtdgen: Completed
Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1555.074 ; gain = 0.000 ; free physical = 43902 ; free virtual = 199915
INFO: [v++ 60-1443] [17:26:49] Run run_link: Step xclbinutil: Started
INFO: [v++ 60-1453] Command Line: xclbinutil --add-section DEBUG_DATA:RAW:/home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/consolidated.cf --add-section BITSTREAM:RAW:/home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/behav.xse --force --target hw_emu --key-value SYS:dfx_enable:false --add-section :JSON:/home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/aes128Cbc.rtd --add-section CLOCK_FREQ_TOPOLOGY:JSON:/home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/aes128Cbc_xml.rtd --add-section BUILD_METADATA:JSON:/home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/aes128Cbc_build.rtd --add-section EMBEDDED_METADATA:RAW:/home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/aes128Cbc.xml --add-section SYSTEM_METADATA:RAW:/home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/systemDiagramModelSlrBaseAddress.json --key-value SYS:PlatformVBNV:xilinx_zcu106_zcu106_base_1_0 --output /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/aes128Cbc.xclbin
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/run_link
XRT Build Version: 2.12.427 (2021.2)
       Build Date: 2021-10-08 22:06:50
          Hash ID: 2719b6027e185000fc49783171631db03fc0ef79
Creating a default 'in-memory' xclbin image.

Section: 'DEBUG_DATA'(4) was successfully added.
Size   : 5843 bytes
Format : RAW
File   : '/home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/consolidated.cf'

Section: 'BITSTREAM'(0) was successfully added.
Size   : 29837078 bytes
Format : RAW
File   : '/home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/behav.xse'

Section: 'MEM_TOPOLOGY'(6) was successfully added.
Format : JSON
File   : 'mem_topology'

Section: 'IP_LAYOUT'(8) was successfully added.
Format : JSON
File   : 'ip_layout'

Section: 'CONNECTIVITY'(7) was successfully added.
Format : JSON
File   : 'connectivity'
WARNING: Skipping CLOCK_FREQ_TOPOLOGY section for count size is zero.
WARNING: Section 'CLOCK_FREQ_TOPOLOGY' content is empty.  No data in the given JSON file.

Section: 'CLOCK_FREQ_TOPOLOGY'(11) was empty.  No action taken.
Format : JSON
File   : '/home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/aes128Cbc_xml.rtd'

Section: 'BUILD_METADATA'(14) was successfully added.
Size   : 4037 bytes
Format : JSON
File   : '/home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/aes128Cbc_build.rtd'

Section: 'EMBEDDED_METADATA'(2) was successfully added.
Size   : 12173 bytes
Format : RAW
File   : '/home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/aes128Cbc.xml'

Section: 'SYSTEM_METADATA'(22) was successfully added.
Size   : 11660 bytes
Format : RAW
File   : '/home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/systemDiagramModelSlrBaseAddress.json'
Successfully wrote (29881639 bytes) to the output file: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/aes128Cbc.xclbin
Leaving xclbinutil.
INFO: [v++ 60-1441] [17:26:50] Run run_link: Step xclbinutil: Completed
Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.43 . Memory (MB): peak = 1555.074 ; gain = 0.000 ; free physical = 43955 ; free virtual = 199967
INFO: [v++ 60-1443] [17:26:50] Run run_link: Step xclbinutilinfo: Started
INFO: [v++ 60-1453] Command Line: xclbinutil --quiet --force --info /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/aes128Cbc.xclbin.info --input /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/aes128Cbc.xclbin
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/run_link
INFO: [v++ 60-1441] [17:26:51] Run run_link: Step xclbinutilinfo: Completed
Time (s): cpu = 00:00:00.90 ; elapsed = 00:00:01 . Memory (MB): peak = 1555.074 ; gain = 0.000 ; free physical = 43945 ; free virtual = 199957
INFO: [v++ 60-1443] [17:26:51] Run run_link: Step generate_sc_driver: Started
INFO: [v++ 60-1453] Command Line: 
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/run_link
INFO: [v++ 60-1441] [17:26:51] Run run_link: Step generate_sc_driver: Completed
Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1555.074 ; gain = 0.000 ; free physical = 43944 ; free virtual = 199957
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/reports/link/system_estimate_aes128Cbc.xtxt
WARNING: [v++ 60-1629] No sd_card image will be generated for hardware emulation. Parameter compiler.addOutputTypes will not be honored.
INFO: [v++ 60-586] Created aes128Cbc.xclbin
INFO: [v++ 60-1307] Run completed. Additional information can be found in:
	Guidance: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/reports/link/v++_link_aes128Cbc_guidance.html
	Steps Log File: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/logs/link/link.steps.log

INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/aes128Cbc.xclbin.link_summary 
INFO: [v++ 60-791] Total elapsed time: 0h 6m 47s
INFO: [v++ 60-1653] Closing dispatch client.
v++ -c -k  aes128CbcDec -I/home/jiong/bsc-project/components/common/include -I/home/jiong/bsc-project/components/security/include -I/home/jiong/bsc-project/kernels/security/include /home/jiong/bsc-project/kernels/security/src/aes128CbcDec.cpp -o aes128CbcDec.xo -t hw_emu -g --platform /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm --log_dir log --report_dir report
v++ -c -k  aes128CbcEnc -I/home/jiong/bsc-project/components/common/include -I/home/jiong/bsc-project/components/security/include -I/home/jiong/bsc-project/kernels/security/include /home/jiong/bsc-project/kernels/security/src/aes128CbcEnc.cpp -o aes128CbcEnc.xo -t hw_emu -g --platform /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm --log_dir log --report_dir report
Option Map File Used: '/share/xilinx/Vitis/2020.2/data/vitis/vpp/optMap.xml'

****** v++ v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ compile can be found at:
	Reports: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/report/aes128CbcDec
	Log files: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/log/aes128CbcDec
Option Map File Used: '/share/xilinx/Vitis/2020.2/data/vitis/vpp/optMap.xml'

****** v++ v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ compile can be found at:
	Reports: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/report/aes128CbcEnc
	Log files: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/log/aes128CbcEnc
Running Dispatch Server on port:38359
INFO: [v++ 60-1548] Creating build summary session with primary output /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/aes128CbcDec.xo.compile_summary, at Mon Jan 16 18:06:42 2023
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Mon Jan 16 18:06:42 2023
Running Dispatch Server on port:33803
INFO: [v++ 60-1548] Creating build summary session with primary output /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/aes128CbcEnc.xo.compile_summary, at Mon Jan 16 18:06:42 2023
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Mon Jan 16 18:06:42 2023
Running Rule Check Server on port:35315
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/report/aes128CbcDec/v++_compile_aes128CbcDec_guidance.html', at Mon Jan 16 18:06:45 2023
INFO: [v++ 60-895]   Target platform: /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/hw/xilinx_zcu106_base_202010_1.xsa'
Running Rule Check Server on port:38033
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/report/aes128CbcEnc/v++_compile_aes128CbcEnc_guidance.html', at Mon Jan 16 18:06:45 2023
INFO: [v++ 60-895]   Target platform: /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/hw/xilinx_zcu106_base_202010_1.xsa'
INFO: [v++ 60-585] Compiling for hardware emulation target
INFO: [v++ 60-423]   Target device: xilinx_zcu106_base_202010_1
INFO: [v++ 60-242] Creating kernel: 'aes128CbcDec'
WARNING: /share/xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.
INFO: [v++ 60-585] Compiling for hardware emulation target
INFO: [v++ 60-423]   Target device: xilinx_zcu106_base_202010_1
INFO: [v++ 60-242] Creating kernel: 'aes128CbcEnc'
WARNING: /share/xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.
v++ -c -k  aes128CbcDec -I/home/jiong/bsc-project/components/common/include -I/home/jiong/bsc-project/components/security/include -I/home/jiong/bsc-project/kernels/security/include /home/jiong/bsc-project/kernels/security/src/aes128CbcDec.cpp -o aes128CbcDec.xo -t hw_emu -g --platform /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm --log_dir log --report_dir report
v++ -c -k  aes128CbcEnc -I/home/jiong/bsc-project/components/common/include -I/home/jiong/bsc-project/components/security/include -I/home/jiong/bsc-project/kernels/security/include /home/jiong/bsc-project/kernels/security/src/aes128CbcEnc.cpp -o aes128CbcEnc.xo -t hw_emu -g --platform /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm --log_dir log --report_dir report
Option Map File Used: '/share/xilinx/Vitis/2020.2/data/vitis/vpp/optMap.xml'

****** v++ v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ compile can be found at:
	Reports: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/report/aes128CbcDec
	Log files: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/log/aes128CbcDec
Option Map File Used: '/share/xilinx/Vitis/2020.2/data/vitis/vpp/optMap.xml'

****** v++ v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ compile can be found at:
	Reports: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/report/aes128CbcEnc
	Log files: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/log/aes128CbcEnc
Running Dispatch Server on port:35863
INFO: [v++ 60-1548] Creating build summary session with primary output /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/aes128CbcDec.xo.compile_summary, at Mon Jan 16 18:09:26 2023
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Mon Jan 16 18:09:26 2023
Running Dispatch Server on port:42459
INFO: [v++ 60-1548] Creating build summary session with primary output /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/aes128CbcEnc.xo.compile_summary, at Mon Jan 16 18:09:29 2023
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Mon Jan 16 18:09:29 2023
Running Rule Check Server on port:34103
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/report/aes128CbcDec/v++_compile_aes128CbcDec_guidance.html', at Mon Jan 16 18:09:30 2023
INFO: [v++ 60-895]   Target platform: /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/hw/xilinx_zcu106_base_202010_1.xsa'
INFO: [v++ 60-585] Compiling for hardware emulation target
INFO: [v++ 60-423]   Target device: xilinx_zcu106_base_202010_1
INFO: [v++ 60-242] Creating kernel: 'aes128CbcDec'
WARNING: /share/xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.
Running Rule Check Server on port:33823
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/report/aes128CbcEnc/v++_compile_aes128CbcEnc_guidance.html', at Mon Jan 16 18:09:32 2023
INFO: [v++ 60-895]   Target platform: /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/hw/xilinx_zcu106_base_202010_1.xsa'
INFO: [v++ 60-585] Compiling for hardware emulation target
INFO: [v++ 60-423]   Target device: xilinx_zcu106_base_202010_1
INFO: [v++ 60-242] Creating kernel: 'aes128CbcEnc'
WARNING: /share/xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.

===>The following messages were generated while  performing high-level synthesis for kernel: aes128CbcEnc Log file: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/aes128CbcEnc/aes128CbcEnc/vitis_hls.log :
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_4_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_4_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_451_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_451_1'
INFO: [v++ 204-61] Pipelining function 'process'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 20, function 'process'
INFO: [v++ 204-61] Pipelining loop 'encryption_cbc_loop'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 19, Depth = 21, loop 'encryption_cbc_loop'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_17_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 71, loop 'VITIS_LOOP_17_1'
INFO: [v++ 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [v++ 200-789] **** Estimated Fmax: 205.47 MHz
INFO: [v++ 60-594] Finished kernel compilation
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/report/aes128CbcEnc/system_estimate_aes128CbcEnc.xtxt
WARNING: [v++-17-1525]  
INFO: [v++ 60-586] Created aes128CbcEnc.xo
INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/aes128CbcEnc.xo.compile_summary 
INFO: [v++ 60-791] Total elapsed time: 0h 3m 39s
INFO: [v++ 60-1653] Closing dispatch client.

===>The following messages were generated while  performing high-level synthesis for kernel: aes128CbcDec Log file: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/aes128CbcDec/aes128CbcDec/vitis_hls.log :
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_817_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_817_1'
INFO: [v++ 204-61] Pipelining function 'process'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 20, function 'process'
INFO: [v++ 204-61] Pipelining loop 'mm2s'.
INFO: [v++ 200-1470] Pipelining result : Target II = 50, Final II = 3, Depth = 3, loop 'mm2s'
INFO: [v++ 204-61] Pipelining loop 'decryption_cbc_loop'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 21, loop 'decryption_cbc_loop'
INFO: [v++ 204-61] Pipelining loop 's2mm'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 71, loop 's2mm'
INFO: [v++ 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [v++ 200-789] **** Estimated Fmax: 205.47 MHz
INFO: [v++ 60-594] Finished kernel compilation
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/report/aes128CbcDec/system_estimate_aes128CbcDec.xtxt
WARNING: [v++-17-1525]  
INFO: [v++ 60-586] Created aes128CbcDec.xo
INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/aes128CbcDec.xo.compile_summary 
INFO: [v++ 60-791] Total elapsed time: 0h 4m 36s
INFO: [v++ 60-1653] Closing dispatch client.
v++ -l aes128CbcDec.xo aes128CbcEnc.xo -o aes128Cbc.xclbin -t hw_emu -g --platform /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm --config config_link.cfg --optimize 2
Option Map File Used: '/share/xilinx/Vitis/2020.2/data/vitis/vpp/optMap.xml'

****** v++ v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ link can be found at:
	Reports: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/reports/link
	Log files: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/logs/link
Running Dispatch Server on port:39667
INFO: [v++ 60-1548] Creating build summary session with primary output /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/aes128Cbc.xclbin.link_summary, at Mon Jan 16 18:14:08 2023
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Mon Jan 16 18:14:08 2023
Running Rule Check Server on port:35069
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/reports/link/v++_link_aes128Cbc_guidance.html', at Mon Jan 16 18:14:12 2023
INFO: [v++ 60-895]   Target platform: /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/hw/xilinx_zcu106_base_202010_1.xsa'
INFO: [v++ 60-629] Linking for hardware emulation target
INFO: [v++ 60-423]   Target device: xilinx_zcu106_base_202010_1
INFO: [v++ 60-1332] Run 'run_link' status: Not started
INFO: [v++ 60-1443] [18:14:14] Run run_link: Step system_link: Started
INFO: [v++ 60-1453] Command Line: system_link --xo /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/aes128CbcDec.xo --xo /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/aes128CbcEnc.xo --config /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/syslinkConfig.ini --xpfm /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm --target emu --output_dir /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int --temp_dir /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/sys_link
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/run_link
INFO: [SYSTEM_LINK 60-1316] Initiating connection to rulecheck server, at Mon Jan 16 18:14:18 2023
INFO: [SYSTEM_LINK 82-70] Extracting xo v3 file /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/aes128CbcDec.xo
INFO: [SYSTEM_LINK 82-70] Extracting xo v3 file /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/aes128CbcEnc.xo
INFO: [SYSTEM_LINK 82-53] Creating IP database /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-38] [18:14:18] build_xd_ip_db started: /share/xilinx/Vitis/2020.2/bin/build_xd_ip_db -ip_search 0  -sds-pf /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/sys_link/xilinx_zcu106_base_202010_1.hpfm -clkid 0 -ip /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/sys_link/iprepo/xilinx_com_hls_aes128CbcDec_1_0,aes128CbcDec -ip /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/sys_link/iprepo/xilinx_com_hls_aes128CbcEnc_1_0,aes128CbcEnc -o /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-37] [18:14:36] build_xd_ip_db finished successfully
Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 1620.566 ; gain = 316.383 ; free physical = 53544 ; free virtual = 208413
INFO: [SYSTEM_LINK 82-51] Create system connectivity graph
INFO: [SYSTEM_LINK 82-102] Applying explicit connections to the system connectivity graph: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [SYSTEM_LINK 82-38] [18:14:36] cfgen started: /share/xilinx/Vitis/2020.2/bin/cfgen  -nk aes128CbcDec:1:aes128CbcDec_1 -nk aes128CbcEnc:1:aes128CbcEnc_1 -dmclkid 0 -r /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [CFGEN 83-0] Kernel Specs: 
INFO: [CFGEN 83-0]   kernel: aes128CbcDec, num: 1  {aes128CbcDec_1}
INFO: [CFGEN 83-0]   kernel: aes128CbcEnc, num: 1  {aes128CbcEnc_1}
INFO: [CFGEN 83-2226] Inferring mapping for argument aes128CbcDec_1.cipherTextBuffer to HP0
INFO: [CFGEN 83-2226] Inferring mapping for argument aes128CbcDec_1.cipherKey to HP0
INFO: [CFGEN 83-2226] Inferring mapping for argument aes128CbcDec_1.initVec to HP0
INFO: [CFGEN 83-2226] Inferring mapping for argument aes128CbcDec_1.plainTextBuffer to HP0
INFO: [CFGEN 83-2226] Inferring mapping for argument aes128CbcEnc_1.plainTextBuffer to HP0
INFO: [CFGEN 83-2226] Inferring mapping for argument aes128CbcEnc_1.cipherKey to HP0
INFO: [CFGEN 83-2226] Inferring mapping for argument aes128CbcEnc_1.initVec to HP0
INFO: [CFGEN 83-2226] Inferring mapping for argument aes128CbcEnc_1.cipherTextBuffer to HP0
INFO: [SYSTEM_LINK 82-37] [18:14:45] cfgen finished successfully
Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1620.566 ; gain = 0.000 ; free physical = 53547 ; free virtual = 208417
INFO: [SYSTEM_LINK 82-52] Create top-level block diagram
INFO: [SYSTEM_LINK 82-38] [18:14:45] cf2bd started: /share/xilinx/Vitis/2020.2/bin/cf2bd  --linux --trace_buffer 1024 --input_file /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml --ip_db /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml --cf_name dr --working_dir /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/sys_link/_sysl/.xsd --temp_dir /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/sys_link --output_dir /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int
INFO: [CF2BD 82-31] Launching cf2xd: cf2xd -linux -trace-buffer 1024 -i /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml -r /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o dr.xml
INFO: [CF2BD 82-28] cf2xd finished successfully
INFO: [CF2BD 82-31] Launching cf_xsd: cf_xsd -disable-address-gen -dn dr -dp /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/sys_link/_sysl/.xsd
INFO: [CF2BD 82-28] cf_xsd finished successfully
INFO: [SYSTEM_LINK 82-37] [18:14:55] cf2bd finished successfully
Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1620.566 ; gain = 0.000 ; free physical = 53545 ; free virtual = 208416
INFO: [v++ 60-1441] [18:14:55] Run run_link: Step system_link: Completed
Time (s): cpu = 00:00:46 ; elapsed = 00:00:42 . Memory (MB): peak = 1577.797 ; gain = 0.000 ; free physical = 53588 ; free virtual = 208454
INFO: [v++ 60-1443] [18:14:55] Run run_link: Step cf2sw: Started
INFO: [v++ 60-1453] Command Line: cf2sw -sdsl /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/sdsl.dat -rtd /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/cf2sw.rtd -nofilter /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/cf2sw_full.rtd -xclbin /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/xclbin_orig.xml -o /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/xclbin_orig.1.xml
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/run_link
INFO: [v++ 60-1441] [18:15:03] Run run_link: Step cf2sw: Completed
Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1577.797 ; gain = 0.000 ; free physical = 53585 ; free virtual = 208453
INFO: [v++ 60-1443] [18:15:03] Run run_link: Step rtd2_system_diagram: Started
INFO: [v++ 60-1453] Command Line: rtd2SystemDiagram
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/run_link
INFO: [v++ 60-1441] [18:15:07] Run run_link: Step rtd2_system_diagram: Completed
Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 1577.797 ; gain = 0.000 ; free physical = 53300 ; free virtual = 208172
INFO: [v++ 60-1443] [18:15:07] Run run_link: Step vpl: Started
INFO: [v++ 60-1453] Command Line: vpl -t hw_emu -f /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm -g --remote_ip_cache /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/.ipcache --output_dir /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int --log_dir /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/logs/link --report_dir /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/reports/link --config /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/vplConfig.ini -k /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/kernel_info.dat --webtalk_flag Vitis --temp_dir /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link --emulation_mode debug_waveform --no-info --iprepo /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/xo/ip_repo/xilinx_com_hls_aes128CbcEnc_1_0 --iprepo /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/xo/ip_repo/xilinx_com_hls_aes128CbcDec_1_0 --messageDb /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/run_link/vpl.pb /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/dr.bd.tcl
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/run_link

****** vpl v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [VPL 60-839] Read in kernel information from file '/home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/kernel_info.dat'.
INFO: [VPL 60-423]   Target device: xilinx_zcu106_base_202010_1
INFO: [VPL 60-1032] Extracting hardware platform to /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/vivado/vpl/.local/hw_platform
WARNING: /share/xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.
[18:15:40] Run vpl: Step create_project: Started
Creating Vivado project.
[18:15:58] Run vpl: Step create_project: Completed
[18:15:58] Run vpl: Step create_bd: Started
[18:16:15] Run vpl: Step create_bd: Completed
[18:16:15] Run vpl: Step update_bd: Started
[18:16:27] Run vpl: Step update_bd: Completed
[18:16:27] Run vpl: Step generate_target: Started
[18:17:43] Run vpl: Step generate_target: RUNNING...
[18:18:25] Run vpl: Step generate_target: Completed
[18:18:25] Run vpl: Step config_hw_emu.gen_scripts: Started
[18:19:16] Run vpl: Step config_hw_emu.gen_scripts: Completed
[18:19:16] Run vpl: Step config_hw_emu.compile: Started
[18:19:45] Run vpl: Step config_hw_emu.compile: Completed
[18:19:45] Run vpl: Step config_hw_emu.elaborate: Started
[18:21:02] Run vpl: Step config_hw_emu.elaborate: RUNNING...
[18:21:36] Run vpl: Step config_hw_emu.elaborate: Completed
[18:21:36] Run vpl: FINISHED. Run Status: config_hw_emu.elaborate Complete!
INFO: [v++ 60-1441] [18:21:37] Run run_link: Step vpl: Completed
Time (s): cpu = 00:00:17 ; elapsed = 00:06:30 . Memory (MB): peak = 1577.797 ; gain = 0.000 ; free physical = 50866 ; free virtual = 206256
INFO: [v++ 60-1443] [18:21:37] Run run_link: Step rtdgen: Started
INFO: [v++ 60-1453] Command Line: rtdgen
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/run_link
WARNING: /share/xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.
INFO: [v++ 60-1453] Command Line: cf2sw -a /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/address_map.xml -sdsl /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/sdsl.dat -xclbin /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/xclbin_orig.xml -rtd /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/aes128Cbc.rtd -o /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/aes128Cbc.xml
INFO: [v++ 60-1652] Cf2sw returned exit code: 0
WARNING: /share/xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.
WARNING: /share/xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.
INFO: [v++ 60-2311] HPISystemDiagram::writeSystemDiagramAfterRunningVivado, rtdInputFilePath: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/aes128Cbc.rtd
INFO: [v++ 60-2312] HPISystemDiagram::writeSystemDiagramAfterRunningVivado, systemDiagramOutputFilePath: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/systemDiagramModelSlrBaseAddress.json
INFO: [v++ 60-1618] Launching 
INFO: [v++ 60-1441] [18:22:00] Run run_link: Step rtdgen: Completed
Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1577.797 ; gain = 0.000 ; free physical = 51363 ; free virtual = 206781
INFO: [v++ 60-1443] [18:22:00] Run run_link: Step xclbinutil: Started
INFO: [v++ 60-1453] Command Line: xclbinutil --add-section DEBUG_DATA:RAW:/home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/consolidated.cf --add-section BITSTREAM:RAW:/home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/behav.xse --force --target hw_emu --key-value SYS:dfx_enable:false --add-section :JSON:/home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/aes128Cbc.rtd --add-section CLOCK_FREQ_TOPOLOGY:JSON:/home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/aes128Cbc_xml.rtd --add-section BUILD_METADATA:JSON:/home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/aes128Cbc_build.rtd --add-section EMBEDDED_METADATA:RAW:/home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/aes128Cbc.xml --add-section SYSTEM_METADATA:RAW:/home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/systemDiagramModelSlrBaseAddress.json --key-value SYS:PlatformVBNV:xilinx_zcu106_zcu106_base_1_0 --output /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/aes128Cbc.xclbin
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/run_link
XRT Build Version: 2.12.427 (2021.2)
       Build Date: 2021-10-08 22:06:50
          Hash ID: 2719b6027e185000fc49783171631db03fc0ef79
Creating a default 'in-memory' xclbin image.

Section: 'DEBUG_DATA'(4) was successfully added.
Size   : 6240 bytes
Format : RAW
File   : '/home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/consolidated.cf'

Section: 'BITSTREAM'(0) was successfully added.
Size   : 30225424 bytes
Format : RAW
File   : '/home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/behav.xse'

Section: 'MEM_TOPOLOGY'(6) was successfully added.
Format : JSON
File   : 'mem_topology'

Section: 'IP_LAYOUT'(8) was successfully added.
Format : JSON
File   : 'ip_layout'

Section: 'CONNECTIVITY'(7) was successfully added.
Format : JSON
File   : 'connectivity'
WARNING: Skipping CLOCK_FREQ_TOPOLOGY section for count size is zero.
WARNING: Section 'CLOCK_FREQ_TOPOLOGY' content is empty.  No data in the given JSON file.

Section: 'CLOCK_FREQ_TOPOLOGY'(11) was empty.  No action taken.
Format : JSON
File   : '/home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/aes128Cbc_xml.rtd'

Section: 'BUILD_METADATA'(14) was successfully added.
Size   : 4037 bytes
Format : JSON
File   : '/home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/aes128Cbc_build.rtd'

Section: 'EMBEDDED_METADATA'(2) was successfully added.
Size   : 12173 bytes
Format : RAW
File   : '/home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/aes128Cbc.xml'

Section: 'SYSTEM_METADATA'(22) was successfully added.
Size   : 11660 bytes
Format : RAW
File   : '/home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/systemDiagramModelSlrBaseAddress.json'
Successfully wrote (30270375 bytes) to the output file: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/aes128Cbc.xclbin
Leaving xclbinutil.
INFO: [v++ 60-1441] [18:22:00] Run run_link: Step xclbinutil: Completed
Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.32 . Memory (MB): peak = 1577.797 ; gain = 0.000 ; free physical = 51362 ; free virtual = 206779
INFO: [v++ 60-1443] [18:22:00] Run run_link: Step xclbinutilinfo: Started
INFO: [v++ 60-1453] Command Line: xclbinutil --quiet --force --info /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/aes128Cbc.xclbin.info --input /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/aes128Cbc.xclbin
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/run_link
INFO: [v++ 60-1441] [18:22:00] Run run_link: Step xclbinutilinfo: Completed
Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.38 . Memory (MB): peak = 1577.797 ; gain = 0.000 ; free physical = 51360 ; free virtual = 206778
INFO: [v++ 60-1443] [18:22:00] Run run_link: Step generate_sc_driver: Started
INFO: [v++ 60-1453] Command Line: 
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/run_link
INFO: [v++ 60-1441] [18:22:00] Run run_link: Step generate_sc_driver: Completed
Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1577.797 ; gain = 0.000 ; free physical = 51360 ; free virtual = 206778
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/reports/link/system_estimate_aes128Cbc.xtxt
WARNING: [v++ 60-1629] No sd_card image will be generated for hardware emulation. Parameter compiler.addOutputTypes will not be honored.
INFO: [v++ 60-586] Created aes128Cbc.xclbin
INFO: [v++ 60-1307] Run completed. Additional information can be found in:
	Guidance: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/reports/link/v++_link_aes128Cbc_guidance.html
	Steps Log File: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/logs/link/link.steps.log

INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/aes128Cbc.xclbin.link_summary 
INFO: [v++ 60-791] Total elapsed time: 0h 8m 2s
INFO: [v++ 60-1653] Closing dispatch client.
v++ -c -k  aes128CbcDec -I/home/jiong/bsc-project/components/common/include -I/home/jiong/bsc-project/components/security/include -I/home/jiong/bsc-project/kernels/security/include /home/jiong/bsc-project/kernels/security/src/aes128CbcDec.cpp -o aes128CbcDec.xo -t hw_emu -g --platform /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm --log_dir log --report_dir report
v++ -c -k  aes128CbcEnc -I/home/jiong/bsc-project/components/common/include -I/home/jiong/bsc-project/components/security/include -I/home/jiong/bsc-project/kernels/security/include /home/jiong/bsc-project/kernels/security/src/aes128CbcEnc.cpp -o aes128CbcEnc.xo -t hw_emu -g --platform /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm --log_dir log --report_dir report
Option Map File Used: '/share/xilinx/Vitis/2020.2/data/vitis/vpp/optMap.xml'

****** v++ v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ compile can be found at:
	Reports: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/report/aes128CbcDec
	Log files: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/log/aes128CbcDec
Option Map File Used: '/share/xilinx/Vitis/2020.2/data/vitis/vpp/optMap.xml'

****** v++ v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ compile can be found at:
	Reports: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/report/aes128CbcEnc
	Log files: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/log/aes128CbcEnc
Running Dispatch Server on port:35045
INFO: [v++ 60-1548] Creating build summary session with primary output /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/aes128CbcDec.xo.compile_summary, at Mon Jan 16 18:39:29 2023
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Mon Jan 16 18:39:29 2023
Running Dispatch Server on port:34191
INFO: [v++ 60-1548] Creating build summary session with primary output /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/aes128CbcEnc.xo.compile_summary, at Mon Jan 16 18:39:30 2023
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Mon Jan 16 18:39:30 2023
Running Rule Check Server on port:37007
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/report/aes128CbcDec/v++_compile_aes128CbcDec_guidance.html', at Mon Jan 16 18:39:31 2023
INFO: [v++ 60-895]   Target platform: /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/hw/xilinx_zcu106_base_202010_1.xsa'
INFO: [v++ 60-585] Compiling for hardware emulation target
INFO: [v++ 60-423]   Target device: xilinx_zcu106_base_202010_1
INFO: [v++ 60-242] Creating kernel: 'aes128CbcDec'
WARNING: /share/xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.
Running Rule Check Server on port:44667
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/report/aes128CbcEnc/v++_compile_aes128CbcEnc_guidance.html', at Mon Jan 16 18:39:33 2023
INFO: [v++ 60-895]   Target platform: /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/hw/xilinx_zcu106_base_202010_1.xsa'
INFO: [v++ 60-585] Compiling for hardware emulation target
INFO: [v++ 60-423]   Target device: xilinx_zcu106_base_202010_1
INFO: [v++ 60-242] Creating kernel: 'aes128CbcEnc'
WARNING: /share/xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.

===>The following messages were generated while  performing high-level synthesis for kernel: aes128CbcEnc Log file: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/aes128CbcEnc/aes128CbcEnc/vitis_hls.log :
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_4_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_4_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_451_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_451_1'
INFO: [v++ 204-61] Pipelining function 'process'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 20, function 'process'
INFO: [v++ 204-61] Pipelining loop 'encryption_cbc_loop'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 19, Depth = 21, loop 'encryption_cbc_loop'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_15_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 71, loop 'VITIS_LOOP_15_1'
INFO: [v++ 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [v++ 200-789] **** Estimated Fmax: 205.47 MHz
INFO: [v++ 60-594] Finished kernel compilation
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/report/aes128CbcEnc/system_estimate_aes128CbcEnc.xtxt
WARNING: [v++-17-1525]  
INFO: [v++ 60-586] Created aes128CbcEnc.xo
INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/aes128CbcEnc.xo.compile_summary 
INFO: [v++ 60-791] Total elapsed time: 0h 3m 48s
INFO: [v++ 60-1653] Closing dispatch client.

===>The following messages were generated while  performing high-level synthesis for kernel: aes128CbcDec Log file: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/aes128CbcDec/aes128CbcDec/vitis_hls.log :
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_817_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_817_1'
INFO: [v++ 204-61] Pipelining function 'process'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 20, function 'process'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_4_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_4_1'
INFO: [v++ 204-61] Pipelining loop 'decryption_cbc_loop'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 21, loop 'decryption_cbc_loop'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_15_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 71, loop 'VITIS_LOOP_15_1'
INFO: [v++ 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [v++ 200-789] **** Estimated Fmax: 205.47 MHz
INFO: [v++ 60-594] Finished kernel compilation
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/report/aes128CbcDec/system_estimate_aes128CbcDec.xtxt
WARNING: [v++-17-1525]  
INFO: [v++ 60-586] Created aes128CbcDec.xo
INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/aes128CbcDec.xo.compile_summary 
INFO: [v++ 60-791] Total elapsed time: 0h 4m 33s
INFO: [v++ 60-1653] Closing dispatch client.
v++ -l aes128CbcDec.xo aes128CbcEnc.xo -o aes128Cbc.xclbin -t hw_emu -g --platform /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm --config config_link.cfg --optimize 2
Option Map File Used: '/share/xilinx/Vitis/2020.2/data/vitis/vpp/optMap.xml'

****** v++ v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ link can be found at:
	Reports: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/reports/link
	Log files: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/logs/link
Running Dispatch Server on port:34979
INFO: [v++ 60-1548] Creating build summary session with primary output /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/aes128Cbc.xclbin.link_summary, at Mon Jan 16 18:44:07 2023
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Mon Jan 16 18:44:07 2023
Running Rule Check Server on port:40991
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/reports/link/v++_link_aes128Cbc_guidance.html', at Mon Jan 16 18:44:11 2023
INFO: [v++ 60-895]   Target platform: /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/hw/xilinx_zcu106_base_202010_1.xsa'
INFO: [v++ 60-629] Linking for hardware emulation target
INFO: [v++ 60-423]   Target device: xilinx_zcu106_base_202010_1
INFO: [v++ 60-1332] Run 'run_link' status: Not started
INFO: [v++ 60-1443] [18:44:12] Run run_link: Step system_link: Started
INFO: [v++ 60-1453] Command Line: system_link --xo /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/aes128CbcDec.xo --xo /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/aes128CbcEnc.xo --config /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/syslinkConfig.ini --xpfm /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm --target emu --output_dir /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int --temp_dir /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/sys_link
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/run_link
INFO: [SYSTEM_LINK 60-1316] Initiating connection to rulecheck server, at Mon Jan 16 18:44:17 2023
INFO: [SYSTEM_LINK 82-70] Extracting xo v3 file /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/aes128CbcDec.xo
INFO: [SYSTEM_LINK 82-70] Extracting xo v3 file /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/aes128CbcEnc.xo
INFO: [SYSTEM_LINK 82-53] Creating IP database /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-38] [18:44:17] build_xd_ip_db started: /share/xilinx/Vitis/2020.2/bin/build_xd_ip_db -ip_search 0  -sds-pf /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/sys_link/xilinx_zcu106_base_202010_1.hpfm -clkid 0 -ip /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/sys_link/iprepo/xilinx_com_hls_aes128CbcDec_1_0,aes128CbcDec -ip /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/sys_link/iprepo/xilinx_com_hls_aes128CbcEnc_1_0,aes128CbcEnc -o /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-37] [18:44:33] build_xd_ip_db finished successfully
Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 1620.566 ; gain = 316.383 ; free physical = 50192 ; free virtual = 205156
INFO: [SYSTEM_LINK 82-51] Create system connectivity graph
INFO: [SYSTEM_LINK 82-102] Applying explicit connections to the system connectivity graph: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [SYSTEM_LINK 82-38] [18:44:33] cfgen started: /share/xilinx/Vitis/2020.2/bin/cfgen  -nk aes128CbcDec:1:aes128CbcDec_1 -nk aes128CbcEnc:1:aes128CbcEnc_1 -dmclkid 0 -r /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [CFGEN 83-0] Kernel Specs: 
INFO: [CFGEN 83-0]   kernel: aes128CbcDec, num: 1  {aes128CbcDec_1}
INFO: [CFGEN 83-0]   kernel: aes128CbcEnc, num: 1  {aes128CbcEnc_1}
INFO: [CFGEN 83-2226] Inferring mapping for argument aes128CbcDec_1.cipherTextBuffer to HP0
INFO: [CFGEN 83-2226] Inferring mapping for argument aes128CbcDec_1.cipherKey to HP0
INFO: [CFGEN 83-2226] Inferring mapping for argument aes128CbcDec_1.initVec to HP0
INFO: [CFGEN 83-2226] Inferring mapping for argument aes128CbcDec_1.plainTextBuffer to HP0
INFO: [CFGEN 83-2226] Inferring mapping for argument aes128CbcEnc_1.plainTextBuffer to HP0
INFO: [CFGEN 83-2226] Inferring mapping for argument aes128CbcEnc_1.cipherKey to HP0
INFO: [CFGEN 83-2226] Inferring mapping for argument aes128CbcEnc_1.initVec to HP0
INFO: [CFGEN 83-2226] Inferring mapping for argument aes128CbcEnc_1.cipherTextBuffer to HP0
INFO: [SYSTEM_LINK 82-37] [18:44:42] cfgen finished successfully
Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1620.566 ; gain = 0.000 ; free physical = 50192 ; free virtual = 205156
INFO: [SYSTEM_LINK 82-52] Create top-level block diagram
INFO: [SYSTEM_LINK 82-38] [18:44:42] cf2bd started: /share/xilinx/Vitis/2020.2/bin/cf2bd  --linux --trace_buffer 1024 --input_file /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml --ip_db /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml --cf_name dr --working_dir /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/sys_link/_sysl/.xsd --temp_dir /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/sys_link --output_dir /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int
INFO: [CF2BD 82-31] Launching cf2xd: cf2xd -linux -trace-buffer 1024 -i /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml -r /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o dr.xml
INFO: [CF2BD 82-28] cf2xd finished successfully
INFO: [CF2BD 82-31] Launching cf_xsd: cf_xsd -disable-address-gen -dn dr -dp /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/sys_link/_sysl/.xsd
INFO: [CF2BD 82-28] cf_xsd finished successfully
INFO: [SYSTEM_LINK 82-37] [18:44:52] cf2bd finished successfully
Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1620.566 ; gain = 0.000 ; free physical = 50191 ; free virtual = 205153
INFO: [v++ 60-1441] [18:44:52] Run run_link: Step system_link: Completed
Time (s): cpu = 00:00:44 ; elapsed = 00:00:40 . Memory (MB): peak = 1577.797 ; gain = 0.000 ; free physical = 50235 ; free virtual = 205192
INFO: [v++ 60-1443] [18:44:52] Run run_link: Step cf2sw: Started
INFO: [v++ 60-1453] Command Line: cf2sw -sdsl /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/sdsl.dat -rtd /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/cf2sw.rtd -nofilter /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/cf2sw_full.rtd -xclbin /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/xclbin_orig.xml -o /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/xclbin_orig.1.xml
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/run_link
INFO: [v++ 60-1441] [18:45:03] Run run_link: Step cf2sw: Completed
Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1577.797 ; gain = 0.000 ; free physical = 50232 ; free virtual = 205193
INFO: [v++ 60-1443] [18:45:03] Run run_link: Step rtd2_system_diagram: Started
INFO: [v++ 60-1453] Command Line: rtd2SystemDiagram
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/run_link
INFO: [v++ 60-1441] [18:45:06] Run run_link: Step rtd2_system_diagram: Completed
Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 1577.797 ; gain = 0.000 ; free physical = 50053 ; free virtual = 205014
INFO: [v++ 60-1443] [18:45:06] Run run_link: Step vpl: Started
INFO: [v++ 60-1453] Command Line: vpl -t hw_emu -f /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm -g --remote_ip_cache /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/.ipcache --output_dir /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int --log_dir /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/logs/link --report_dir /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/reports/link --config /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/vplConfig.ini -k /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/kernel_info.dat --webtalk_flag Vitis --temp_dir /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link --emulation_mode debug_waveform --no-info --iprepo /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/xo/ip_repo/xilinx_com_hls_aes128CbcEnc_1_0 --iprepo /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/xo/ip_repo/xilinx_com_hls_aes128CbcDec_1_0 --messageDb /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/run_link/vpl.pb /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/dr.bd.tcl
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/run_link

****** vpl v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [VPL 60-839] Read in kernel information from file '/home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/kernel_info.dat'.
INFO: [VPL 60-423]   Target device: xilinx_zcu106_base_202010_1
INFO: [VPL 60-1032] Extracting hardware platform to /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/vivado/vpl/.local/hw_platform
WARNING: /share/xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.
[18:45:39] Run vpl: Step create_project: Started
Creating Vivado project.
[18:45:59] Run vpl: Step create_project: Completed
[18:45:59] Run vpl: Step create_bd: Started
[18:46:27] Run vpl: Step create_bd: Completed
[18:46:27] Run vpl: Step update_bd: Started
[18:46:39] Run vpl: Step update_bd: Completed
[18:46:39] Run vpl: Step generate_target: Started
[18:47:54] Run vpl: Step generate_target: RUNNING...
[18:48:55] Run vpl: Step generate_target: Completed
[18:48:55] Run vpl: Step config_hw_emu.gen_scripts: Started
[18:49:47] Run vpl: Step config_hw_emu.gen_scripts: Completed
[18:49:47] Run vpl: Step config_hw_emu.compile: Started
[18:50:18] Run vpl: Step config_hw_emu.compile: Completed
[18:50:18] Run vpl: Step config_hw_emu.elaborate: Started
[18:51:34] Run vpl: Step config_hw_emu.elaborate: RUNNING...
[18:52:18] Run vpl: Step config_hw_emu.elaborate: Completed
[18:52:19] Run vpl: FINISHED. Run Status: config_hw_emu.elaborate Complete!
INFO: [v++ 60-1441] [18:52:19] Run run_link: Step vpl: Completed
Time (s): cpu = 00:00:17 ; elapsed = 00:07:14 . Memory (MB): peak = 1577.797 ; gain = 0.000 ; free physical = 49246 ; free virtual = 204752
INFO: [v++ 60-1443] [18:52:19] Run run_link: Step rtdgen: Started
INFO: [v++ 60-1453] Command Line: rtdgen
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/run_link
WARNING: /share/xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.
INFO: [v++ 60-1453] Command Line: cf2sw -a /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/address_map.xml -sdsl /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/sdsl.dat -xclbin /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/xclbin_orig.xml -rtd /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/aes128Cbc.rtd -o /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/aes128Cbc.xml
INFO: [v++ 60-1652] Cf2sw returned exit code: 0
WARNING: /share/xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.
WARNING: /share/xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.
INFO: [v++ 60-2311] HPISystemDiagram::writeSystemDiagramAfterRunningVivado, rtdInputFilePath: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/aes128Cbc.rtd
INFO: [v++ 60-2312] HPISystemDiagram::writeSystemDiagramAfterRunningVivado, systemDiagramOutputFilePath: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/systemDiagramModelSlrBaseAddress.json
INFO: [v++ 60-1618] Launching 
INFO: [v++ 60-1441] [18:52:44] Run run_link: Step rtdgen: Completed
Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 1577.797 ; gain = 0.000 ; free physical = 49260 ; free virtual = 204764
INFO: [v++ 60-1443] [18:52:44] Run run_link: Step xclbinutil: Started
INFO: [v++ 60-1453] Command Line: xclbinutil --add-section DEBUG_DATA:RAW:/home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/consolidated.cf --add-section BITSTREAM:RAW:/home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/behav.xse --force --target hw_emu --key-value SYS:dfx_enable:false --add-section :JSON:/home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/aes128Cbc.rtd --add-section CLOCK_FREQ_TOPOLOGY:JSON:/home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/aes128Cbc_xml.rtd --add-section BUILD_METADATA:JSON:/home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/aes128Cbc_build.rtd --add-section EMBEDDED_METADATA:RAW:/home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/aes128Cbc.xml --add-section SYSTEM_METADATA:RAW:/home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/systemDiagramModelSlrBaseAddress.json --key-value SYS:PlatformVBNV:xilinx_zcu106_zcu106_base_1_0 --output /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/aes128Cbc.xclbin
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/run_link
XRT Build Version: 2.12.427 (2021.2)
       Build Date: 2021-10-08 22:06:50
          Hash ID: 2719b6027e185000fc49783171631db03fc0ef79
Creating a default 'in-memory' xclbin image.

Section: 'DEBUG_DATA'(4) was successfully added.
Size   : 5997 bytes
Format : RAW
File   : '/home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/consolidated.cf'

Section: 'BITSTREAM'(0) was successfully added.
Size   : 30230434 bytes
Format : RAW
File   : '/home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/behav.xse'

Section: 'MEM_TOPOLOGY'(6) was successfully added.
Format : JSON
File   : 'mem_topology'

Section: 'IP_LAYOUT'(8) was successfully added.
Format : JSON
File   : 'ip_layout'

Section: 'CONNECTIVITY'(7) was successfully added.
Format : JSON
File   : 'connectivity'
WARNING: Skipping CLOCK_FREQ_TOPOLOGY section for count size is zero.
WARNING: Section 'CLOCK_FREQ_TOPOLOGY' content is empty.  No data in the given JSON file.

Section: 'CLOCK_FREQ_TOPOLOGY'(11) was empty.  No action taken.
Format : JSON
File   : '/home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/aes128Cbc_xml.rtd'

Section: 'BUILD_METADATA'(14) was successfully added.
Size   : 4037 bytes
Format : JSON
File   : '/home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/aes128Cbc_build.rtd'

Section: 'EMBEDDED_METADATA'(2) was successfully added.
Size   : 12173 bytes
Format : RAW
File   : '/home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/aes128Cbc.xml'

Section: 'SYSTEM_METADATA'(22) was successfully added.
Size   : 11660 bytes
Format : RAW
File   : '/home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/systemDiagramModelSlrBaseAddress.json'
Successfully wrote (30275151 bytes) to the output file: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/aes128Cbc.xclbin
Leaving xclbinutil.
INFO: [v++ 60-1441] [18:52:44] Run run_link: Step xclbinutil: Completed
Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.41 . Memory (MB): peak = 1577.797 ; gain = 0.000 ; free physical = 49257 ; free virtual = 204761
INFO: [v++ 60-1443] [18:52:44] Run run_link: Step xclbinutilinfo: Started
INFO: [v++ 60-1453] Command Line: xclbinutil --quiet --force --info /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/aes128Cbc.xclbin.info --input /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/aes128Cbc.xclbin
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/run_link
INFO: [v++ 60-1441] [18:52:45] Run run_link: Step xclbinutilinfo: Completed
Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1577.797 ; gain = 0.000 ; free physical = 49257 ; free virtual = 204761
INFO: [v++ 60-1443] [18:52:45] Run run_link: Step generate_sc_driver: Started
INFO: [v++ 60-1453] Command Line: 
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/run_link
INFO: [v++ 60-1441] [18:52:45] Run run_link: Step generate_sc_driver: Completed
Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1577.797 ; gain = 0.000 ; free physical = 49257 ; free virtual = 204761
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/reports/link/system_estimate_aes128Cbc.xtxt
WARNING: [v++ 60-1629] No sd_card image will be generated for hardware emulation. Parameter compiler.addOutputTypes will not be honored.
INFO: [v++ 60-586] Created aes128Cbc.xclbin
INFO: [v++ 60-1307] Run completed. Additional information can be found in:
	Guidance: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/reports/link/v++_link_aes128Cbc_guidance.html
	Steps Log File: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/logs/link/link.steps.log

INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/aes128Cbc.xclbin.link_summary 
INFO: [v++ 60-791] Total elapsed time: 0h 8m 48s
INFO: [v++ 60-1653] Closing dispatch client.
v++ -c -k  aes128CbcDec -I/home/jiong/bsc-project/components/common/include -I/home/jiong/bsc-project/components/security/include -I/home/jiong/bsc-project/kernels/security/include /home/jiong/bsc-project/kernels/security/src/aes128CbcDec.cpp -o aes128CbcDec.xo -t hw_emu -g --platform /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm --log_dir log --report_dir report
Option Map File Used: '/share/xilinx/Vitis/2020.2/data/vitis/vpp/optMap.xml'

****** v++ v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ compile can be found at:
	Reports: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/report/aes128CbcDec
	Log files: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/log/aes128CbcDec
Running Dispatch Server on port:42589
INFO: [v++ 60-1548] Creating build summary session with primary output /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/aes128CbcDec.xo.compile_summary, at Mon Jan 16 18:59:23 2023
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Mon Jan 16 18:59:23 2023
Running Rule Check Server on port:42745
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/report/aes128CbcDec/v++_compile_aes128CbcDec_guidance.html', at Mon Jan 16 18:59:26 2023
INFO: [v++ 60-895]   Target platform: /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/hw/xilinx_zcu106_base_202010_1.xsa'
INFO: [v++ 60-585] Compiling for hardware emulation target
INFO: [v++ 60-423]   Target device: xilinx_zcu106_base_202010_1
INFO: [v++ 60-242] Creating kernel: 'aes128CbcDec'
WARNING: /share/xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.

===>The following messages were generated while  performing high-level synthesis for kernel: aes128CbcDec Log file: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/aes128CbcDec/aes128CbcDec/vitis_hls.log :
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_817_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_817_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_845_1'.
WARNING: [v++ 200-885] Unable to schedule 'load' operation ('decipher_0_3_load_4') on array 'decipher_0_3' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'decipher_0_3'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-885.html
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 33, Depth = 33, loop 'VITIS_LOOP_845_1'
INFO: [v++ 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [v++ 200-789] **** Estimated Fmax: 205.47 MHz
INFO: [v++ 60-594] Finished kernel compilation
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/report/aes128CbcDec/system_estimate_aes128CbcDec.xtxt
WARNING: [v++-17-1525]  
INFO: [v++ 60-586] Created aes128CbcDec.xo
INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/aes128CbcDec.xo.compile_summary 
INFO: [v++ 60-791] Total elapsed time: 0h 1m 46s
INFO: [v++ 60-1653] Closing dispatch client.
v++ -l aes128CbcDec.xo aes128CbcEnc.xo -o aes128Cbc.xclbin -t hw_emu -g --platform /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm --config config_link.cfg --optimize 2
Option Map File Used: '/share/xilinx/Vitis/2020.2/data/vitis/vpp/optMap.xml'

****** v++ v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ link can be found at:
	Reports: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/reports/link
	Log files: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/logs/link
Running Dispatch Server on port:34599
INFO: [v++ 60-1548] Creating build summary session with primary output /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/aes128Cbc.xclbin.link_summary, at Mon Jan 16 19:01:15 2023
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Mon Jan 16 19:01:15 2023
Running Rule Check Server on port:38075
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/reports/link/v++_link_aes128Cbc_guidance.html', at Mon Jan 16 19:01:18 2023
INFO: [v++ 60-895]   Target platform: /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/hw/xilinx_zcu106_base_202010_1.xsa'
INFO: [v++ 60-629] Linking for hardware emulation target
INFO: [v++ 60-423]   Target device: xilinx_zcu106_base_202010_1
INFO: [v++ 60-1332] Run 'run_link' status: Not started
INFO: [v++ 60-1443] [19:01:20] Run run_link: Step system_link: Started
INFO: [v++ 60-1453] Command Line: system_link --xo /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/aes128CbcDec.xo --xo /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/aes128CbcEnc.xo --config /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/syslinkConfig.ini --xpfm /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm --target emu --output_dir /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int --temp_dir /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/sys_link
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/run_link
INFO: [SYSTEM_LINK 60-1316] Initiating connection to rulecheck server, at Mon Jan 16 19:01:24 2023
INFO: [SYSTEM_LINK 82-70] Extracting xo v3 file /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/aes128CbcDec.xo
INFO: [SYSTEM_LINK 82-70] Extracting xo v3 file /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/aes128CbcEnc.xo
INFO: [SYSTEM_LINK 82-53] Creating IP database /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-38] [19:01:25] build_xd_ip_db started: /share/xilinx/Vitis/2020.2/bin/build_xd_ip_db -ip_search 0  -sds-pf /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/sys_link/xilinx_zcu106_base_202010_1.hpfm -clkid 0 -ip /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/sys_link/iprepo/xilinx_com_hls_aes128CbcDec_1_0,aes128CbcDec -ip /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/sys_link/iprepo/xilinx_com_hls_aes128CbcEnc_1_0,aes128CbcEnc -o /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml
v++ -c -k  aes128CbcDec -I/home/jiong/bsc-project/components/common/include -I/home/jiong/bsc-project/components/security/include -I/home/jiong/bsc-project/kernels/security/include /home/jiong/bsc-project/kernels/security/src/aes128CbcDec.cpp -o aes128CbcDec.xo -t hw_emu -g --platform /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm --log_dir log --report_dir report
Option Map File Used: '/share/xilinx/Vitis/2020.2/data/vitis/vpp/optMap.xml'

****** v++ v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ compile can be found at:
	Reports: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/report/aes128CbcDec
	Log files: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/log/aes128CbcDec
Running Dispatch Server on port:44051
INFO: [v++ 60-1548] Creating build summary session with primary output /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/aes128CbcDec.xo.compile_summary, at Mon Jan 16 19:02:29 2023
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Mon Jan 16 19:02:29 2023
Running Rule Check Server on port:43101
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/report/aes128CbcDec/v++_compile_aes128CbcDec_guidance.html', at Mon Jan 16 19:02:32 2023
INFO: [v++ 60-895]   Target platform: /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/hw/xilinx_zcu106_base_202010_1.xsa'
INFO: [v++ 60-585] Compiling for hardware emulation target
INFO: [v++ 60-423]   Target device: xilinx_zcu106_base_202010_1
INFO: [v++ 60-242] Creating kernel: 'aes128CbcDec'
WARNING: /share/xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.

===>The following messages were generated while  performing high-level synthesis for kernel: aes128CbcDec Log file: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/aes128CbcDec/aes128CbcDec/vitis_hls.log :
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_817_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_817_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_845_1'.
WARNING: [v++ 200-885] Unable to schedule 'load' operation ('decipher_0_3_load_4') on array 'decipher_0_3' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'decipher_0_3'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-885.html
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 33, Depth = 33, loop 'VITIS_LOOP_845_1'
INFO: [v++ 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [v++ 200-789] **** Estimated Fmax: 205.47 MHz
INFO: [v++ 60-594] Finished kernel compilation
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/report/aes128CbcDec/system_estimate_aes128CbcDec.xtxt
WARNING: [v++-17-1525]  
INFO: [v++ 60-586] Created aes128CbcDec.xo
INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/aes128CbcDec.xo.compile_summary 
INFO: [v++ 60-791] Total elapsed time: 0h 1m 58s
INFO: [v++ 60-1653] Closing dispatch client.
v++ -l aes128CbcDec.xo aes128CbcEnc.xo -o aes128Cbc.xclbin -t hw_emu -g --platform /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm --config config_link.cfg --optimize 2
Option Map File Used: '/share/xilinx/Vitis/2020.2/data/vitis/vpp/optMap.xml'

****** v++ v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ link can be found at:
	Reports: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/reports/link
	Log files: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/logs/link
Running Dispatch Server on port:42275
INFO: [v++ 60-1548] Creating build summary session with primary output /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/aes128Cbc.xclbin.link_summary, at Mon Jan 16 19:04:32 2023
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Mon Jan 16 19:04:32 2023
Running Rule Check Server on port:34855
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/reports/link/v++_link_aes128Cbc_guidance.html', at Mon Jan 16 19:04:36 2023
INFO: [v++ 60-895]   Target platform: /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/hw/xilinx_zcu106_base_202010_1.xsa'
INFO: [v++ 60-629] Linking for hardware emulation target
INFO: [v++ 60-423]   Target device: xilinx_zcu106_base_202010_1
INFO: [v++ 60-1332] Run 'run_link' status: Not started
INFO: [v++ 60-1443] [19:04:37] Run run_link: Step system_link: Started
INFO: [v++ 60-1453] Command Line: system_link --xo /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/aes128CbcDec.xo --xo /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/aes128CbcEnc.xo --config /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/syslinkConfig.ini --xpfm /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm --target emu --output_dir /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int --temp_dir /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/sys_link
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/run_link
INFO: [SYSTEM_LINK 60-1316] Initiating connection to rulecheck server, at Mon Jan 16 19:04:42 2023
INFO: [SYSTEM_LINK 82-70] Extracting xo v3 file /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/aes128CbcDec.xo
INFO: [SYSTEM_LINK 82-70] Extracting xo v3 file /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/aes128CbcEnc.xo
INFO: [SYSTEM_LINK 82-53] Creating IP database /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-38] [19:04:42] build_xd_ip_db started: /share/xilinx/Vitis/2020.2/bin/build_xd_ip_db -ip_search 0  -sds-pf /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/sys_link/xilinx_zcu106_base_202010_1.hpfm -clkid 0 -ip /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/sys_link/iprepo/xilinx_com_hls_aes128CbcDec_1_0,aes128CbcDec -ip /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/sys_link/iprepo/xilinx_com_hls_aes128CbcEnc_1_0,aes128CbcEnc -o /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-37] [19:04:57] build_xd_ip_db finished successfully
Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 1620.566 ; gain = 316.383 ; free physical = 46906 ; free virtual = 202614
INFO: [SYSTEM_LINK 82-51] Create system connectivity graph
INFO: [SYSTEM_LINK 82-102] Applying explicit connections to the system connectivity graph: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [SYSTEM_LINK 82-38] [19:04:58] cfgen started: /share/xilinx/Vitis/2020.2/bin/cfgen  -nk aes128CbcDec:1:aes128CbcDec_1 -nk aes128CbcEnc:1:aes128CbcEnc_1 -dmclkid 0 -r /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [CFGEN 83-0] Kernel Specs: 
INFO: [CFGEN 83-0]   kernel: aes128CbcDec, num: 1  {aes128CbcDec_1}
INFO: [CFGEN 83-0]   kernel: aes128CbcEnc, num: 1  {aes128CbcEnc_1}
INFO: [CFGEN 83-2226] Inferring mapping for argument aes128CbcDec_1.cipherTextBuffer to HP0
INFO: [CFGEN 83-2226] Inferring mapping for argument aes128CbcDec_1.cipherKey to HP0
INFO: [CFGEN 83-2226] Inferring mapping for argument aes128CbcDec_1.initVec to HP0
INFO: [CFGEN 83-2226] Inferring mapping for argument aes128CbcDec_1.plainTextBuffer to HP0
INFO: [CFGEN 83-2226] Inferring mapping for argument aes128CbcEnc_1.plainTextBuffer to HP0
INFO: [CFGEN 83-2226] Inferring mapping for argument aes128CbcEnc_1.cipherKey to HP0
INFO: [CFGEN 83-2226] Inferring mapping for argument aes128CbcEnc_1.initVec to HP0
INFO: [CFGEN 83-2226] Inferring mapping for argument aes128CbcEnc_1.cipherTextBuffer to HP0
INFO: [SYSTEM_LINK 82-37] [19:05:07] cfgen finished successfully
Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1620.566 ; gain = 0.000 ; free physical = 46757 ; free virtual = 202485
INFO: [SYSTEM_LINK 82-52] Create top-level block diagram
INFO: [SYSTEM_LINK 82-38] [19:05:07] cf2bd started: /share/xilinx/Vitis/2020.2/bin/cf2bd  --linux --trace_buffer 1024 --input_file /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml --ip_db /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml --cf_name dr --working_dir /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/sys_link/_sysl/.xsd --temp_dir /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/sys_link --output_dir /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int
INFO: [CF2BD 82-31] Launching cf2xd: cf2xd -linux -trace-buffer 1024 -i /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml -r /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o dr.xml
INFO: [CF2BD 82-28] cf2xd finished successfully
INFO: [CF2BD 82-31] Launching cf_xsd: cf_xsd -disable-address-gen -dn dr -dp /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/sys_link/_sysl/.xsd
INFO: [CF2BD 82-28] cf_xsd finished successfully
INFO: [SYSTEM_LINK 82-37] [19:05:18] cf2bd finished successfully
Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1620.566 ; gain = 0.000 ; free physical = 46699 ; free virtual = 202483
INFO: [v++ 60-1441] [19:05:18] Run run_link: Step system_link: Completed
Time (s): cpu = 00:00:45 ; elapsed = 00:00:40 . Memory (MB): peak = 1577.797 ; gain = 0.000 ; free physical = 46741 ; free virtual = 202521
INFO: [v++ 60-1443] [19:05:18] Run run_link: Step cf2sw: Started
INFO: [v++ 60-1453] Command Line: cf2sw -sdsl /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/sdsl.dat -rtd /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/cf2sw.rtd -nofilter /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/cf2sw_full.rtd -xclbin /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/xclbin_orig.xml -o /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/xclbin_orig.1.xml
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/run_link
INFO: [v++ 60-1441] [19:05:30] Run run_link: Step cf2sw: Completed
Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1577.797 ; gain = 0.000 ; free physical = 46675 ; free virtual = 202519
INFO: [v++ 60-1443] [19:05:30] Run run_link: Step rtd2_system_diagram: Started
INFO: [v++ 60-1453] Command Line: rtd2SystemDiagram
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/run_link
INFO: [v++ 60-1441] [19:05:32] Run run_link: Step rtd2_system_diagram: Completed
Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 1577.797 ; gain = 0.000 ; free physical = 46448 ; free virtual = 202297
INFO: [v++ 60-1443] [19:05:32] Run run_link: Step vpl: Started
INFO: [v++ 60-1453] Command Line: vpl -t hw_emu -f /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm -g --remote_ip_cache /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/.ipcache --output_dir /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int --log_dir /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/logs/link --report_dir /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/reports/link --config /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/vplConfig.ini -k /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/kernel_info.dat --webtalk_flag Vitis --temp_dir /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link --emulation_mode debug_waveform --no-info --iprepo /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/xo/ip_repo/xilinx_com_hls_aes128CbcEnc_1_0 --iprepo /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/xo/ip_repo/xilinx_com_hls_aes128CbcDec_1_0 --messageDb /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/run_link/vpl.pb /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/dr.bd.tcl
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/run_link

****** vpl v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [VPL 60-839] Read in kernel information from file '/home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/kernel_info.dat'.
INFO: [VPL 60-423]   Target device: xilinx_zcu106_base_202010_1
INFO: [VPL 60-1032] Extracting hardware platform to /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/vivado/vpl/.local/hw_platform
WARNING: /share/xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.
[19:06:07] Run vpl: Step create_project: Started
Creating Vivado project.
[19:06:26] Run vpl: Step create_project: Completed
[19:06:26] Run vpl: Step create_bd: Started
[19:06:58] Run vpl: Step create_bd: Completed
[19:06:58] Run vpl: Step update_bd: Started
[19:07:10] Run vpl: Step update_bd: Completed
[19:07:10] Run vpl: Step generate_target: Started
[19:08:25] Run vpl: Step generate_target: RUNNING...
[19:09:22] Run vpl: Step generate_target: Completed
[19:09:22] Run vpl: Step config_hw_emu.gen_scripts: Started
[19:10:02] Run vpl: Step config_hw_emu.gen_scripts: Completed
[19:10:02] Run vpl: Step config_hw_emu.compile: Started
[19:10:32] Run vpl: Step config_hw_emu.compile: Completed
[19:10:32] Run vpl: Step config_hw_emu.elaborate: Started
[19:11:48] Run vpl: Step config_hw_emu.elaborate: RUNNING...
[19:12:26] Run vpl: Step config_hw_emu.elaborate: Completed
[19:12:27] Run vpl: FINISHED. Run Status: config_hw_emu.elaborate Complete!
INFO: [v++ 60-1441] [19:12:27] Run run_link: Step vpl: Completed
Time (s): cpu = 00:00:16 ; elapsed = 00:06:55 . Memory (MB): peak = 1577.797 ; gain = 0.000 ; free physical = 48009 ; free virtual = 203857
INFO: [v++ 60-1443] [19:12:27] Run run_link: Step rtdgen: Started
INFO: [v++ 60-1453] Command Line: rtdgen
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/run_link
WARNING: /share/xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.
INFO: [v++ 60-1453] Command Line: cf2sw -a /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/address_map.xml -sdsl /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/sdsl.dat -xclbin /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/xclbin_orig.xml -rtd /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/aes128Cbc.rtd -o /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/aes128Cbc.xml
INFO: [v++ 60-1652] Cf2sw returned exit code: 0
WARNING: /share/xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.
WARNING: /share/xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.
INFO: [v++ 60-2311] HPISystemDiagram::writeSystemDiagramAfterRunningVivado, rtdInputFilePath: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/aes128Cbc.rtd
INFO: [v++ 60-2312] HPISystemDiagram::writeSystemDiagramAfterRunningVivado, systemDiagramOutputFilePath: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/systemDiagramModelSlrBaseAddress.json
INFO: [v++ 60-1618] Launching 
INFO: [v++ 60-1441] [19:12:57] Run run_link: Step rtdgen: Completed
Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1577.797 ; gain = 0.000 ; free physical = 48714 ; free virtual = 204593
INFO: [v++ 60-1443] [19:12:57] Run run_link: Step xclbinutil: Started
INFO: [v++ 60-1453] Command Line: xclbinutil --add-section DEBUG_DATA:RAW:/home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/consolidated.cf --add-section BITSTREAM:RAW:/home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/behav.xse --force --target hw_emu --key-value SYS:dfx_enable:false --add-section :JSON:/home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/aes128Cbc.rtd --add-section CLOCK_FREQ_TOPOLOGY:JSON:/home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/aes128Cbc_xml.rtd --add-section BUILD_METADATA:JSON:/home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/aes128Cbc_build.rtd --add-section EMBEDDED_METADATA:RAW:/home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/aes128Cbc.xml --add-section SYSTEM_METADATA:RAW:/home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/systemDiagramModelSlrBaseAddress.json --key-value SYS:PlatformVBNV:xilinx_zcu106_zcu106_base_1_0 --output /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/aes128Cbc.xclbin
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/run_link
XRT Build Version: 2.12.427 (2021.2)
       Build Date: 2021-10-08 22:06:50
          Hash ID: 2719b6027e185000fc49783171631db03fc0ef79
Creating a default 'in-memory' xclbin image.

Section: 'DEBUG_DATA'(4) was successfully added.
Size   : 5440 bytes
Format : RAW
File   : '/home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/consolidated.cf'

Section: 'BITSTREAM'(0) was successfully added.
Size   : 29353549 bytes
Format : RAW
File   : '/home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/behav.xse'

Section: 'MEM_TOPOLOGY'(6) was successfully added.
Format : JSON
File   : 'mem_topology'

Section: 'IP_LAYOUT'(8) was successfully added.
Format : JSON
File   : 'ip_layout'

Section: 'CONNECTIVITY'(7) was successfully added.
Format : JSON
File   : 'connectivity'
WARNING: Skipping CLOCK_FREQ_TOPOLOGY section for count size is zero.
WARNING: Section 'CLOCK_FREQ_TOPOLOGY' content is empty.  No data in the given JSON file.

Section: 'CLOCK_FREQ_TOPOLOGY'(11) was empty.  No action taken.
Format : JSON
File   : '/home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/aes128Cbc_xml.rtd'

Section: 'BUILD_METADATA'(14) was successfully added.
Size   : 4037 bytes
Format : JSON
File   : '/home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/aes128Cbc_build.rtd'

Section: 'EMBEDDED_METADATA'(2) was successfully added.
Size   : 12173 bytes
Format : RAW
File   : '/home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/aes128Cbc.xml'

Section: 'SYSTEM_METADATA'(22) was successfully added.
Size   : 11660 bytes
Format : RAW
File   : '/home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/systemDiagramModelSlrBaseAddress.json'
Successfully wrote (29397703 bytes) to the output file: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/aes128Cbc.xclbin
Leaving xclbinutil.
INFO: [v++ 60-1441] [19:12:57] Run run_link: Step xclbinutil: Completed
Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.32 . Memory (MB): peak = 1577.797 ; gain = 0.000 ; free physical = 48715 ; free virtual = 204593
INFO: [v++ 60-1443] [19:12:57] Run run_link: Step xclbinutilinfo: Started
INFO: [v++ 60-1453] Command Line: xclbinutil --quiet --force --info /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/aes128Cbc.xclbin.info --input /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/aes128Cbc.xclbin
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/run_link
INFO: [v++ 60-1441] [19:12:58] Run run_link: Step xclbinutilinfo: Completed
Time (s): cpu = 00:00:00.97 ; elapsed = 00:00:01 . Memory (MB): peak = 1577.797 ; gain = 0.000 ; free physical = 48690 ; free virtual = 204569
INFO: [v++ 60-1443] [19:12:58] Run run_link: Step generate_sc_driver: Started
INFO: [v++ 60-1453] Command Line: 
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/run_link
INFO: [v++ 60-1441] [19:12:58] Run run_link: Step generate_sc_driver: Completed
Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1577.797 ; gain = 0.000 ; free physical = 48690 ; free virtual = 204569
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/reports/link/system_estimate_aes128Cbc.xtxt
WARNING: [v++ 60-1629] No sd_card image will be generated for hardware emulation. Parameter compiler.addOutputTypes will not be honored.
INFO: [v++ 60-586] Created aes128Cbc.xclbin
INFO: [v++ 60-1307] Run completed. Additional information can be found in:
	Guidance: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/reports/link/v++_link_aes128Cbc_guidance.html
	Steps Log File: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/logs/link/link.steps.log

INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/aes128Cbc.xclbin.link_summary 
INFO: [v++ 60-791] Total elapsed time: 0h 8m 36s
INFO: [v++ 60-1653] Closing dispatch client.
v++ -c -k  aes128CbcDec -I/home/jiong/bsc-project/components/common/include -I/home/jiong/bsc-project/components/security/include -I/home/jiong/bsc-project/kernels/security/include /home/jiong/bsc-project/kernels/security/src/aes128CbcDec.cpp -o aes128CbcDec.xo -t sw_emu -g --platform /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm --log_dir log --report_dir report
Option Map File Used: '/share/xilinx/Vitis/2020.2/data/vitis/vpp/optMap.xml'

****** v++ v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ compile can be found at:
	Reports: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/report/aes128CbcDec
	Log files: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/log/aes128CbcDec
v++ -c -k  aes128CbcDec -I/home/jiong/bsc-project/components/common/include -I/home/jiong/bsc-project/components/security/include -I/home/jiong/bsc-project/kernels/security/include /home/jiong/bsc-project/kernels/security/src/aes128CbcDec.cpp -o aes128CbcDec.xo -t sw_emu -g --platform /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm --log_dir log --report_dir report
v++ -c -k  aes128CbcEnc -I/home/jiong/bsc-project/components/common/include -I/home/jiong/bsc-project/components/security/include -I/home/jiong/bsc-project/kernels/security/include /home/jiong/bsc-project/kernels/security/src/aes128CbcEnc.cpp -o aes128CbcEnc.xo -t sw_emu -g --platform /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm --log_dir log --report_dir report
Option Map File Used: '/share/xilinx/Vitis/2020.2/data/vitis/vpp/optMap.xml'

****** v++ v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ compile can be found at:
	Reports: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/report/aes128CbcDec
	Log files: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/log/aes128CbcDec
Option Map File Used: '/share/xilinx/Vitis/2020.2/data/vitis/vpp/optMap.xml'

****** v++ v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ compile can be found at:
	Reports: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/report/aes128CbcEnc
	Log files: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/log/aes128CbcEnc
v++ -c -k  aes128CbcDec -I/home/jiong/bsc-project/components/common/include -I/home/jiong/bsc-project/components/security/include -I/home/jiong/bsc-project/kernels/security/include /home/jiong/bsc-project/kernels/security/src/aes128CbcDec.cpp -o aes128CbcDec.xo -t sw_emu -g --platform /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm --log_dir log --report_dir report
v++ -c -k  aes128CbcEnc -I/home/jiong/bsc-project/components/common/include -I/home/jiong/bsc-project/components/security/include -I/home/jiong/bsc-project/kernels/security/include /home/jiong/bsc-project/kernels/security/src/aes128CbcEnc.cpp -o aes128CbcEnc.xo -t sw_emu -g --platform /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm --log_dir log --report_dir report
Option Map File Used: '/share/xilinx/Vitis/2020.2/data/vitis/vpp/optMap.xml'

****** v++ v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ compile can be found at:
	Reports: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/report/aes128CbcDec
	Log files: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/log/aes128CbcDec
Option Map File Used: '/share/xilinx/Vitis/2020.2/data/vitis/vpp/optMap.xml'

****** v++ v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ compile can be found at:
	Reports: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/report/aes128CbcEnc
	Log files: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/log/aes128CbcEnc
Running Dispatch Server on port:40659
INFO: [v++ 60-1548] Creating build summary session with primary output /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/aes128CbcDec.xo.compile_summary, at Mon Jan 16 19:47:17 2023
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Mon Jan 16 19:47:17 2023
Running Dispatch Server on port:43095
INFO: [v++ 60-1548] Creating build summary session with primary output /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/aes128CbcEnc.xo.compile_summary, at Mon Jan 16 19:47:18 2023
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Mon Jan 16 19:47:18 2023
Running Rule Check Server on port:36759
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/report/aes128CbcDec/v++_compile_aes128CbcDec_guidance.html', at Mon Jan 16 19:47:19 2023
INFO: [v++ 60-895]   Target platform: /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/hw/xilinx_zcu106_base_202010_1.xsa'
INFO: [v++ 60-585] Compiling for software emulation target
INFO: [v++ 60-423]   Target device: xilinx_zcu106_base_202010_1
INFO: [v++ 60-242] Creating kernel: 'aes128CbcDec'
WARNING: /share/xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.
Running Rule Check Server on port:32871
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/report/aes128CbcEnc/v++_compile_aes128CbcEnc_guidance.html', at Mon Jan 16 19:47:21 2023
INFO: [v++ 60-895]   Target platform: /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/hw/xilinx_zcu106_base_202010_1.xsa'
INFO: [v++ 60-585] Compiling for software emulation target
INFO: [v++ 60-423]   Target device: xilinx_zcu106_base_202010_1
INFO: [v++ 60-242] Creating kernel: 'aes128CbcEnc'
WARNING: /share/xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.
INFO: [v++ 60-594] Finished kernel compilation
INFO: [v++ 60-586] Created aes128CbcEnc.xo
INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/aes128CbcEnc.xo.compile_summary 
INFO: [v++ 60-594] Finished kernel compilation
INFO: [v++ 60-791] Total elapsed time: 0h 0m 42s
INFO: [v++ 60-586] Created aes128CbcDec.xo
INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/aes128CbcDec.xo.compile_summary 
INFO: [v++ 60-791] Total elapsed time: 0h 0m 43s
INFO: [v++ 60-1653] Closing dispatch client.
INFO: [v++ 60-1653] Closing dispatch client.
v++ -l aes128CbcDec.xo aes128CbcEnc.xo -o aes128Cbc.xclbin -t sw_emu -g --platform /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm --config config_link.cfg --optimize 2
Option Map File Used: '/share/xilinx/Vitis/2020.2/data/vitis/vpp/optMap.xml'

****** v++ v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ link can be found at:
	Reports: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/reports/link
	Log files: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/logs/link
Running Dispatch Server on port:39427
INFO: [v++ 60-1548] Creating build summary session with primary output /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/aes128Cbc.xclbin.link_summary, at Mon Jan 16 19:48:06 2023
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Mon Jan 16 19:48:06 2023
Running Rule Check Server on port:44129
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/reports/link/v++_link_aes128Cbc_guidance.html', at Mon Jan 16 19:48:10 2023
INFO: [v++ 60-895]   Target platform: /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/hw/xilinx_zcu106_base_202010_1.xsa'
INFO: [v++ 60-629] Linking for software emulation target
INFO: [v++ 60-423]   Target device: xilinx_zcu106_base_202010_1
INFO: [v++ 60-645] kernel flags are '-g -I /home/jiong/bsc-project/components/common/include -I /home/jiong/bsc-project/components/security/include -I /home/jiong/bsc-project/kernels/security/include -g'
INFO: [v++ 60-645] kernel flags are '-g -I /home/jiong/bsc-project/components/common/include -I /home/jiong/bsc-project/components/security/include -I /home/jiong/bsc-project/kernels/security/include -g'
INFO: [v++ 60-586] Created aes128Cbc.xclbin
INFO: [v++ 60-1307] Run completed. Additional information can be found in:
	Guidance: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/reports/link/v++_link_aes128Cbc_guidance.html
	Steps Log File: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/logs/link/link.steps.log

INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/aes128Cbc.xclbin.link_summary 
INFO: [v++ 60-791] Total elapsed time: 0h 0m 35s
INFO: [v++ 60-1653] Closing dispatch client.
v++ -c -k  aes128CbcDec -I/home/jiong/bsc-project/components/common/include -I/home/jiong/bsc-project/components/security/include -I/home/jiong/bsc-project/kernels/security/include /home/jiong/bsc-project/kernels/security/src/aes128CbcDec.cpp -o aes128CbcDec.xo -t hw_emu -g --platform /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm --log_dir log --report_dir report
v++ -c -k  aes128CbcEnc -I/home/jiong/bsc-project/components/common/include -I/home/jiong/bsc-project/components/security/include -I/home/jiong/bsc-project/kernels/security/include /home/jiong/bsc-project/kernels/security/src/aes128CbcEnc.cpp -o aes128CbcEnc.xo -t hw_emu -g --platform /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm --log_dir log --report_dir report
Option Map File Used: '/share/xilinx/Vitis/2020.2/data/vitis/vpp/optMap.xml'

****** v++ v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ compile can be found at:
	Reports: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/report/aes128CbcDec
	Log files: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/log/aes128CbcDec
Option Map File Used: '/share/xilinx/Vitis/2020.2/data/vitis/vpp/optMap.xml'

****** v++ v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ compile can be found at:
	Reports: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/report/aes128CbcEnc
	Log files: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/log/aes128CbcEnc
Running Dispatch Server on port:38511
INFO: [v++ 60-1548] Creating build summary session with primary output /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/aes128CbcDec.xo.compile_summary, at Mon Jan 16 20:06:00 2023
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Mon Jan 16 20:06:00 2023
Running Dispatch Server on port:33693
INFO: [v++ 60-1548] Creating build summary session with primary output /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/aes128CbcEnc.xo.compile_summary, at Mon Jan 16 20:06:03 2023
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Mon Jan 16 20:06:03 2023
Running Rule Check Server on port:33383
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/report/aes128CbcDec/v++_compile_aes128CbcDec_guidance.html', at Mon Jan 16 20:06:04 2023
INFO: [v++ 60-895]   Target platform: /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/hw/xilinx_zcu106_base_202010_1.xsa'
INFO: [v++ 60-585] Compiling for hardware emulation target
INFO: [v++ 60-423]   Target device: xilinx_zcu106_base_202010_1
INFO: [v++ 60-242] Creating kernel: 'aes128CbcDec'
WARNING: /share/xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.
Running Rule Check Server on port:37943
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/report/aes128CbcEnc/v++_compile_aes128CbcEnc_guidance.html', at Mon Jan 16 20:06:07 2023
INFO: [v++ 60-895]   Target platform: /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/hw/xilinx_zcu106_base_202010_1.xsa'
INFO: [v++ 60-585] Compiling for hardware emulation target
INFO: [v++ 60-423]   Target device: xilinx_zcu106_base_202010_1
INFO: [v++ 60-242] Creating kernel: 'aes128CbcEnc'
WARNING: /share/xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.
v++ -c -k  aes128CbcDec -I/home/jiong/bsc-project/components/common/include -I/home/jiong/bsc-project/components/security/include -I/home/jiong/bsc-project/kernels/security/include /home/jiong/bsc-project/kernels/security/src/aes128CbcDec.cpp -o aes128CbcDec.xo -t hw_emu -g --platform /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm --log_dir log --report_dir report
v++ -c -k  aes128CbcEnc -I/home/jiong/bsc-project/components/common/include -I/home/jiong/bsc-project/components/security/include -I/home/jiong/bsc-project/kernels/security/include /home/jiong/bsc-project/kernels/security/src/aes128CbcEnc.cpp -o aes128CbcEnc.xo -t hw_emu -g --platform /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm --log_dir log --report_dir report
Option Map File Used: '/share/xilinx/Vitis/2020.2/data/vitis/vpp/optMap.xml'

****** v++ v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ compile can be found at:
	Reports: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/report/aes128CbcDec
	Log files: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/log/aes128CbcDec
Option Map File Used: '/share/xilinx/Vitis/2020.2/data/vitis/vpp/optMap.xml'

****** v++ v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ compile can be found at:
	Reports: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/report/aes128CbcEnc
	Log files: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/log/aes128CbcEnc
Running Dispatch Server on port:45239
INFO: [v++ 60-1548] Creating build summary session with primary output /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/aes128CbcDec.xo.compile_summary, at Mon Jan 16 20:07:31 2023
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Mon Jan 16 20:07:31 2023
Running Dispatch Server on port:45779
INFO: [v++ 60-1548] Creating build summary session with primary output /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/aes128CbcEnc.xo.compile_summary, at Mon Jan 16 20:07:34 2023
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Mon Jan 16 20:07:34 2023
Running Rule Check Server on port:41783
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/report/aes128CbcDec/v++_compile_aes128CbcDec_guidance.html', at Mon Jan 16 20:07:35 2023
INFO: [v++ 60-895]   Target platform: /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/hw/xilinx_zcu106_base_202010_1.xsa'
INFO: [v++ 60-585] Compiling for hardware emulation target
INFO: [v++ 60-423]   Target device: xilinx_zcu106_base_202010_1
INFO: [v++ 60-242] Creating kernel: 'aes128CbcDec'
WARNING: /share/xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.
Running Rule Check Server on port:45665
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/report/aes128CbcEnc/v++_compile_aes128CbcEnc_guidance.html', at Mon Jan 16 20:07:38 2023
INFO: [v++ 60-895]   Target platform: /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/hw/xilinx_zcu106_base_202010_1.xsa'
INFO: [v++ 60-585] Compiling for hardware emulation target
INFO: [v++ 60-423]   Target device: xilinx_zcu106_base_202010_1
INFO: [v++ 60-242] Creating kernel: 'aes128CbcEnc'
WARNING: /share/xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.

===>The following messages were generated while  performing high-level synthesis for kernel: aes128CbcDec Log file: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/aes128CbcDec/aes128CbcDec/vitis_hls.log :
INFO: [v++ 204-61] Pipelining function 'updateKey'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 11, function 'updateKey'
INFO: [v++ 204-61] Pipelining function 'process'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 20, function 'process'
INFO: [v++ 204-61] Pipelining loop 'aes128CbcDec'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 32, loop 'aes128CbcDec'
INFO: [v++ 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [v++ 200-789] **** Estimated Fmax: 205.47 MHz
INFO: [v++ 60-594] Finished kernel compilation
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/report/aes128CbcDec/system_estimate_aes128CbcDec.xtxt
INFO: [v++ 60-586] Created aes128CbcDec.xo
INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/aes128CbcDec.xo.compile_summary 
INFO: [v++ 60-791] Total elapsed time: 0h 3m 34s
INFO: [v++ 60-1653] Closing dispatch client.

===>The following messages were generated while  performing high-level synthesis for kernel: aes128CbcEnc Log file: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/aes128CbcEnc/aes128CbcEnc/vitis_hls.log :
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_4_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_4_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_451_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_451_1'
INFO: [v++ 204-61] Pipelining function 'process'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 20, function 'process'
INFO: [v++ 204-61] Pipelining loop 'encryption_cbc_loop'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 19, Depth = 21, loop 'encryption_cbc_loop'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_15_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 71, loop 'VITIS_LOOP_15_1'
INFO: [v++ 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [v++ 200-789] **** Estimated Fmax: 205.47 MHz
INFO: [v++ 60-594] Finished kernel compilation
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/report/aes128CbcEnc/system_estimate_aes128CbcEnc.xtxt
INFO: [v++ 60-586] Created aes128CbcEnc.xo
INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/aes128CbcEnc.xo.compile_summary 
INFO: [v++ 60-791] Total elapsed time: 0h 3m 48s
INFO: [v++ 60-1653] Closing dispatch client.
v++ -l aes128CbcDec.xo aes128CbcEnc.xo -o aes128Cbc.xclbin -t hw_emu -g --platform /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm --config config_link.cfg --optimize 2
Option Map File Used: '/share/xilinx/Vitis/2020.2/data/vitis/vpp/optMap.xml'

****** v++ v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ link can be found at:
	Reports: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/reports/link
	Log files: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/logs/link
Running Dispatch Server on port:38221
INFO: [v++ 60-1548] Creating build summary session with primary output /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/aes128Cbc.xclbin.link_summary, at Mon Jan 16 20:11:25 2023
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Mon Jan 16 20:11:25 2023
Running Rule Check Server on port:41777
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/reports/link/v++_link_aes128Cbc_guidance.html', at Mon Jan 16 20:11:28 2023
INFO: [v++ 60-895]   Target platform: /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/hw/xilinx_zcu106_base_202010_1.xsa'
INFO: [v++ 60-629] Linking for hardware emulation target
INFO: [v++ 60-423]   Target device: xilinx_zcu106_base_202010_1
INFO: [v++ 60-1332] Run 'run_link' status: Not started
INFO: [v++ 60-1443] [20:11:30] Run run_link: Step system_link: Started
INFO: [v++ 60-1453] Command Line: system_link --xo /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/aes128CbcDec.xo --xo /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/aes128CbcEnc.xo --config /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/syslinkConfig.ini --xpfm /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm --target emu --output_dir /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int --temp_dir /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/sys_link
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/run_link
INFO: [SYSTEM_LINK 60-1316] Initiating connection to rulecheck server, at Mon Jan 16 20:11:32 2023
INFO: [SYSTEM_LINK 82-70] Extracting xo v3 file /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/aes128CbcDec.xo
INFO: [SYSTEM_LINK 82-70] Extracting xo v3 file /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/aes128CbcEnc.xo
INFO: [SYSTEM_LINK 82-53] Creating IP database /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-38] [20:11:32] build_xd_ip_db started: /share/xilinx/Vitis/2020.2/bin/build_xd_ip_db -ip_search 0  -sds-pf /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/sys_link/xilinx_zcu106_base_202010_1.hpfm -clkid 0 -ip /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/sys_link/iprepo/xilinx_com_hls_aes128CbcDec_1_0,aes128CbcDec -ip /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/sys_link/iprepo/xilinx_com_hls_aes128CbcEnc_1_0,aes128CbcEnc -o /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-37] [20:11:46] build_xd_ip_db finished successfully
Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 1620.566 ; gain = 0.000 ; free physical = 49767 ; free virtual = 204137
INFO: [SYSTEM_LINK 82-51] Create system connectivity graph
INFO: [SYSTEM_LINK 82-102] Applying explicit connections to the system connectivity graph: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [SYSTEM_LINK 82-38] [20:11:46] cfgen started: /share/xilinx/Vitis/2020.2/bin/cfgen  -nk aes128CbcDec:1:aes128CbcDec_1 -nk aes128CbcEnc:1:aes128CbcEnc_1 -dmclkid 0 -r /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [CFGEN 83-0] Kernel Specs: 
INFO: [CFGEN 83-0]   kernel: aes128CbcDec, num: 1  {aes128CbcDec_1}
INFO: [CFGEN 83-0]   kernel: aes128CbcEnc, num: 1  {aes128CbcEnc_1}
INFO: [CFGEN 83-2226] Inferring mapping for argument aes128CbcDec_1.cipherTextBuffer to HP0
INFO: [CFGEN 83-2226] Inferring mapping for argument aes128CbcDec_1.cipherKey to HP0
INFO: [CFGEN 83-2226] Inferring mapping for argument aes128CbcDec_1.initVec to HP0
INFO: [CFGEN 83-2226] Inferring mapping for argument aes128CbcDec_1.plainTextBuffer to HP0
INFO: [CFGEN 83-2226] Inferring mapping for argument aes128CbcEnc_1.plainTextBuffer to HP0
INFO: [CFGEN 83-2226] Inferring mapping for argument aes128CbcEnc_1.cipherKey to HP0
INFO: [CFGEN 83-2226] Inferring mapping for argument aes128CbcEnc_1.initVec to HP0
INFO: [CFGEN 83-2226] Inferring mapping for argument aes128CbcEnc_1.cipherTextBuffer to HP0
INFO: [SYSTEM_LINK 82-37] [20:11:56] cfgen finished successfully
Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1620.566 ; gain = 0.000 ; free physical = 49772 ; free virtual = 204137
INFO: [SYSTEM_LINK 82-52] Create top-level block diagram
INFO: [SYSTEM_LINK 82-38] [20:11:56] cf2bd started: /share/xilinx/Vitis/2020.2/bin/cf2bd  --linux --trace_buffer 1024 --input_file /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml --ip_db /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml --cf_name dr --working_dir /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/sys_link/_sysl/.xsd --temp_dir /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/sys_link --output_dir /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int
INFO: [CF2BD 82-31] Launching cf2xd: cf2xd -linux -trace-buffer 1024 -i /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml -r /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o dr.xml
INFO: [CF2BD 82-28] cf2xd finished successfully
INFO: [CF2BD 82-31] Launching cf_xsd: cf_xsd -disable-address-gen -dn dr -dp /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/sys_link/_sysl/.xsd
INFO: [CF2BD 82-28] cf_xsd finished successfully
INFO: [SYSTEM_LINK 82-37] [20:12:05] cf2bd finished successfully
Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1620.566 ; gain = 0.000 ; free physical = 49773 ; free virtual = 204134
INFO: [v++ 60-1441] [20:12:05] Run run_link: Step system_link: Completed
Time (s): cpu = 00:00:35 ; elapsed = 00:00:35 . Memory (MB): peak = 1555.074 ; gain = 0.000 ; free physical = 49815 ; free virtual = 204172
INFO: [v++ 60-1443] [20:12:05] Run run_link: Step cf2sw: Started
INFO: [v++ 60-1453] Command Line: cf2sw -sdsl /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/sdsl.dat -rtd /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/cf2sw.rtd -nofilter /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/cf2sw_full.rtd -xclbin /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/xclbin_orig.xml -o /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/xclbin_orig.1.xml
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/run_link
INFO: [v++ 60-1441] [20:12:16] Run run_link: Step cf2sw: Completed
Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1555.074 ; gain = 0.000 ; free physical = 49809 ; free virtual = 204166
INFO: [v++ 60-1443] [20:12:16] Run run_link: Step rtd2_system_diagram: Started
INFO: [v++ 60-1453] Command Line: rtd2SystemDiagram
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/run_link
INFO: [v++ 60-1441] [20:12:18] Run run_link: Step rtd2_system_diagram: Completed
Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 1555.074 ; gain = 0.000 ; free physical = 49760 ; free virtual = 204117
INFO: [v++ 60-1443] [20:12:18] Run run_link: Step vpl: Started
INFO: [v++ 60-1453] Command Line: vpl -t hw_emu -f /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm -g --remote_ip_cache /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/.ipcache --output_dir /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int --log_dir /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/logs/link --report_dir /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/reports/link --config /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/vplConfig.ini -k /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/kernel_info.dat --webtalk_flag Vitis --temp_dir /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link --emulation_mode debug_waveform --no-info --iprepo /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/xo/ip_repo/xilinx_com_hls_aes128CbcEnc_1_0 --iprepo /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/xo/ip_repo/xilinx_com_hls_aes128CbcDec_1_0 --messageDb /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/run_link/vpl.pb /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/dr.bd.tcl
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/run_link

****** vpl v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [VPL 60-839] Read in kernel information from file '/home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/kernel_info.dat'.
INFO: [VPL 60-423]   Target device: xilinx_zcu106_base_202010_1
INFO: [VPL 60-1032] Extracting hardware platform to /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/vivado/vpl/.local/hw_platform
WARNING: /share/xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.
[20:12:51] Run vpl: Step create_project: Started
Creating Vivado project.
[20:13:10] Run vpl: Step create_project: Completed
[20:13:10] Run vpl: Step create_bd: Started
[20:13:28] Run vpl: Step create_bd: Completed
[20:13:28] Run vpl: Step update_bd: Started
[20:13:38] Run vpl: Step update_bd: Completed
[20:13:38] Run vpl: Step generate_target: Started
[20:14:54] Run vpl: Step generate_target: RUNNING...
[20:15:07] Run vpl: Step generate_target: Completed
[20:15:07] Run vpl: Step config_hw_emu.gen_scripts: Started
[20:15:34] Run vpl: Step config_hw_emu.gen_scripts: Completed
[20:15:34] Run vpl: Step config_hw_emu.compile: Started
[20:16:03] Run vpl: Step config_hw_emu.compile: Completed
[20:16:03] Run vpl: Step config_hw_emu.elaborate: Started
[20:17:19] Run vpl: Step config_hw_emu.elaborate: RUNNING...
[20:17:49] Run vpl: Step config_hw_emu.elaborate: Completed
[20:17:50] Run vpl: FINISHED. Run Status: config_hw_emu.elaborate Complete!
INFO: [v++ 60-1441] [20:17:50] Run run_link: Step vpl: Completed
Time (s): cpu = 00:00:17 ; elapsed = 00:05:32 . Memory (MB): peak = 1555.074 ; gain = 0.000 ; free physical = 48401 ; free virtual = 203440
INFO: [v++ 60-1443] [20:17:50] Run run_link: Step rtdgen: Started
INFO: [v++ 60-1453] Command Line: rtdgen
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/run_link
WARNING: /share/xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.
INFO: [v++ 60-1453] Command Line: cf2sw -a /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/address_map.xml -sdsl /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/sdsl.dat -xclbin /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/xclbin_orig.xml -rtd /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/aes128Cbc.rtd -o /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/aes128Cbc.xml
INFO: [v++ 60-1652] Cf2sw returned exit code: 0
WARNING: /share/xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.
WARNING: /share/xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.
INFO: [v++ 60-2311] HPISystemDiagram::writeSystemDiagramAfterRunningVivado, rtdInputFilePath: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/aes128Cbc.rtd
INFO: [v++ 60-2312] HPISystemDiagram::writeSystemDiagramAfterRunningVivado, systemDiagramOutputFilePath: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/systemDiagramModelSlrBaseAddress.json
INFO: [v++ 60-1618] Launching 
INFO: [v++ 60-1441] [20:18:18] Run run_link: Step rtdgen: Completed
Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1555.074 ; gain = 0.000 ; free physical = 49481 ; free virtual = 204549
INFO: [v++ 60-1443] [20:18:18] Run run_link: Step xclbinutil: Started
INFO: [v++ 60-1453] Command Line: xclbinutil --add-section DEBUG_DATA:RAW:/home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/consolidated.cf --add-section BITSTREAM:RAW:/home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/behav.xse --force --target hw_emu --key-value SYS:dfx_enable:false --add-section :JSON:/home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/aes128Cbc.rtd --add-section CLOCK_FREQ_TOPOLOGY:JSON:/home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/aes128Cbc_xml.rtd --add-section BUILD_METADATA:JSON:/home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/aes128Cbc_build.rtd --add-section EMBEDDED_METADATA:RAW:/home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/aes128Cbc.xml --add-section SYSTEM_METADATA:RAW:/home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/systemDiagramModelSlrBaseAddress.json --key-value SYS:PlatformVBNV:xilinx_zcu106_zcu106_base_1_0 --output /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/aes128Cbc.xclbin
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/run_link
XRT Build Version: 2.12.427 (2021.2)
       Build Date: 2021-10-08 22:06:50
          Hash ID: 2719b6027e185000fc49783171631db03fc0ef79
Creating a default 'in-memory' xclbin image.

Section: 'DEBUG_DATA'(4) was successfully added.
Size   : 3173 bytes
Format : RAW
File   : '/home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/consolidated.cf'

Section: 'BITSTREAM'(0) was successfully added.
Size   : 30265316 bytes
Format : RAW
File   : '/home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/behav.xse'

Section: 'MEM_TOPOLOGY'(6) was successfully added.
Format : JSON
File   : 'mem_topology'

Section: 'IP_LAYOUT'(8) was successfully added.
Format : JSON
File   : 'ip_layout'

Section: 'CONNECTIVITY'(7) was successfully added.
Format : JSON
File   : 'connectivity'
WARNING: Skipping CLOCK_FREQ_TOPOLOGY section for count size is zero.
WARNING: Section 'CLOCK_FREQ_TOPOLOGY' content is empty.  No data in the given JSON file.

Section: 'CLOCK_FREQ_TOPOLOGY'(11) was empty.  No action taken.
Format : JSON
File   : '/home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/aes128Cbc_xml.rtd'

Section: 'BUILD_METADATA'(14) was successfully added.
Size   : 4037 bytes
Format : JSON
File   : '/home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/aes128Cbc_build.rtd'

Section: 'EMBEDDED_METADATA'(2) was successfully added.
Size   : 12173 bytes
Format : RAW
File   : '/home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/aes128Cbc.xml'

Section: 'SYSTEM_METADATA'(22) was successfully added.
Size   : 11659 bytes
Format : RAW
File   : '/home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/int/systemDiagramModelSlrBaseAddress.json'
Successfully wrote (30307205 bytes) to the output file: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/aes128Cbc.xclbin
Leaving xclbinutil.
INFO: [v++ 60-1441] [20:18:18] Run run_link: Step xclbinutil: Completed
Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.35 . Memory (MB): peak = 1555.074 ; gain = 0.000 ; free physical = 49445 ; free virtual = 204542
INFO: [v++ 60-1443] [20:18:18] Run run_link: Step xclbinutilinfo: Started
INFO: [v++ 60-1453] Command Line: xclbinutil --quiet --force --info /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/aes128Cbc.xclbin.info --input /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/aes128Cbc.xclbin
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/run_link
INFO: [v++ 60-1441] [20:18:19] Run run_link: Step xclbinutilinfo: Completed
Time (s): cpu = 00:00:00.92 ; elapsed = 00:00:01 . Memory (MB): peak = 1555.074 ; gain = 0.000 ; free physical = 49458 ; free virtual = 204555
INFO: [v++ 60-1443] [20:18:19] Run run_link: Step generate_sc_driver: Started
INFO: [v++ 60-1453] Command Line: 
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/link/run_link
INFO: [v++ 60-1441] [20:18:19] Run run_link: Step generate_sc_driver: Completed
Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1555.074 ; gain = 0.000 ; free physical = 49457 ; free virtual = 204554
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/reports/link/system_estimate_aes128Cbc.xtxt
WARNING: [v++ 60-1629] No sd_card image will be generated for hardware emulation. Parameter compiler.addOutputTypes will not be honored.
INFO: [v++ 60-586] Created aes128Cbc.xclbin
INFO: [v++ 60-1307] Run completed. Additional information can be found in:
	Guidance: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/reports/link/v++_link_aes128Cbc_guidance.html
	Steps Log File: /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/_x/logs/link/link.steps.log

INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /home/jiong/bsc-project/build/security_ZCU106/aes128Cbc/aes128Cbc.xclbin.link_summary 
INFO: [v++ 60-791] Total elapsed time: 0h 7m 4s
INFO: [v++ 60-1653] Closing dispatch client.
