# Created from STM32H757_CM4.svd (Rev 1.9)

name: DMA
description: DMA controller
groupName: DMA
registers:
  - name: LISR
    displayName: LISR
    description: low interrupt status register
    addressOffset: 0
    size: 32
    access: read-only
    resetValue: 0
    fields:
      - name: FEIF0
        description: "Stream x FIFO error interrupt flag\n              (x=3..0)"
        bitOffset: 0
        bitWidth: 1
      - name: DMEIF0
        description: "Stream x direct mode error interrupt\n              flag (x=3..0)"
        bitOffset: 2
        bitWidth: 1
      - name: TEIF0
        description: "Stream x transfer error interrupt flag\n              (x=3..0)"
        bitOffset: 3
        bitWidth: 1
      - name: HTIF0
        description: "Stream x half transfer interrupt flag\n              (x=3..0)"
        bitOffset: 4
        bitWidth: 1
      - name: TCIF0
        description: "Stream x transfer complete interrupt\n              flag (x\
          \ = 3..0)"
        bitOffset: 5
        bitWidth: 1
      - name: FEIF1
        description: "Stream x FIFO error interrupt flag\n              (x=3..0)"
        bitOffset: 6
        bitWidth: 1
      - name: DMEIF1
        description: "Stream x direct mode error interrupt\n              flag (x=3..0)"
        bitOffset: 8
        bitWidth: 1
      - name: TEIF1
        description: "Stream x transfer error interrupt flag\n              (x=3..0)"
        bitOffset: 9
        bitWidth: 1
      - name: HTIF1
        description: "Stream x half transfer interrupt flag\n              (x=3..0)"
        bitOffset: 10
        bitWidth: 1
      - name: TCIF1
        description: "Stream x transfer complete interrupt\n              flag (x\
          \ = 3..0)"
        bitOffset: 11
        bitWidth: 1
      - name: FEIF2
        description: "Stream x FIFO error interrupt flag\n              (x=3..0)"
        bitOffset: 16
        bitWidth: 1
      - name: DMEIF2
        description: "Stream x direct mode error interrupt\n              flag (x=3..0)"
        bitOffset: 18
        bitWidth: 1
      - name: TEIF2
        description: "Stream x transfer error interrupt flag\n              (x=3..0)"
        bitOffset: 19
        bitWidth: 1
      - name: HTIF2
        description: "Stream x half transfer interrupt flag\n              (x=3..0)"
        bitOffset: 20
        bitWidth: 1
      - name: TCIF2
        description: "Stream x transfer complete interrupt\n              flag (x\
          \ = 3..0)"
        bitOffset: 21
        bitWidth: 1
      - name: FEIF3
        description: "Stream x FIFO error interrupt flag\n              (x=3..0)"
        bitOffset: 22
        bitWidth: 1
      - name: DMEIF3
        description: "Stream x direct mode error interrupt\n              flag (x=3..0)"
        bitOffset: 24
        bitWidth: 1
      - name: TEIF3
        description: "Stream x transfer error interrupt flag\n              (x=3..0)"
        bitOffset: 25
        bitWidth: 1
      - name: HTIF3
        description: "Stream x half transfer interrupt flag\n              (x=3..0)"
        bitOffset: 26
        bitWidth: 1
      - name: TCIF3
        description: "Stream x transfer complete interrupt\n              flag (x\
          \ = 3..0)"
        bitOffset: 27
        bitWidth: 1
  - name: HISR
    displayName: HISR
    description: high interrupt status register
    addressOffset: 4
    size: 32
    access: read-only
    resetValue: 0
    fields:
      - name: FEIF4
        description: "Stream x FIFO error interrupt flag\n              (x=7..4)"
        bitOffset: 0
        bitWidth: 1
      - name: DMEIF4
        description: "Stream x direct mode error interrupt\n              flag (x=7..4)"
        bitOffset: 2
        bitWidth: 1
      - name: TEIF4
        description: "Stream x transfer error interrupt flag\n              (x=7..4)"
        bitOffset: 3
        bitWidth: 1
      - name: HTIF4
        description: "Stream x half transfer interrupt flag\n              (x=7..4)"
        bitOffset: 4
        bitWidth: 1
      - name: TCIF4
        description: "Stream x transfer complete interrupt\n              flag (x=7..4)"
        bitOffset: 5
        bitWidth: 1
      - name: FEIF5
        description: "Stream x FIFO error interrupt flag\n              (x=7..4)"
        bitOffset: 6
        bitWidth: 1
      - name: DMEIF5
        description: "Stream x direct mode error interrupt\n              flag (x=7..4)"
        bitOffset: 8
        bitWidth: 1
      - name: TEIF5
        description: "Stream x transfer error interrupt flag\n              (x=7..4)"
        bitOffset: 9
        bitWidth: 1
      - name: HTIF5
        description: "Stream x half transfer interrupt flag\n              (x=7..4)"
        bitOffset: 10
        bitWidth: 1
      - name: TCIF5
        description: "Stream x transfer complete interrupt\n              flag (x=7..4)"
        bitOffset: 11
        bitWidth: 1
      - name: FEIF6
        description: "Stream x FIFO error interrupt flag\n              (x=7..4)"
        bitOffset: 16
        bitWidth: 1
      - name: DMEIF6
        description: "Stream x direct mode error interrupt\n              flag (x=7..4)"
        bitOffset: 18
        bitWidth: 1
      - name: TEIF6
        description: "Stream x transfer error interrupt flag\n              (x=7..4)"
        bitOffset: 19
        bitWidth: 1
      - name: HTIF6
        description: "Stream x half transfer interrupt flag\n              (x=7..4)"
        bitOffset: 20
        bitWidth: 1
      - name: TCIF6
        description: "Stream x transfer complete interrupt\n              flag (x=7..4)"
        bitOffset: 21
        bitWidth: 1
      - name: FEIF7
        description: "Stream x FIFO error interrupt flag\n              (x=7..4)"
        bitOffset: 22
        bitWidth: 1
      - name: DMEIF7
        description: "Stream x direct mode error interrupt\n              flag (x=7..4)"
        bitOffset: 24
        bitWidth: 1
      - name: TEIF7
        description: "Stream x transfer error interrupt flag\n              (x=7..4)"
        bitOffset: 25
        bitWidth: 1
      - name: HTIF7
        description: "Stream x half transfer interrupt flag\n              (x=7..4)"
        bitOffset: 26
        bitWidth: 1
      - name: TCIF7
        description: "Stream x transfer complete interrupt\n              flag (x=7..4)"
        bitOffset: 27
        bitWidth: 1
  - name: LIFCR
    displayName: LIFCR
    description: "low interrupt flag clear\n          register"
    addressOffset: 8
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: CFEIF0
        description: "Stream x clear FIFO error interrupt flag\n              (x =\
          \ 3..0)"
        bitOffset: 0
        bitWidth: 1
      - name: CDMEIF0
        description: "Stream x clear direct mode error\n              interrupt flag\
          \ (x = 3..0)"
        bitOffset: 2
        bitWidth: 1
      - name: CTEIF0
        description: "Stream x clear transfer error interrupt\n              flag\
          \ (x = 3..0)"
        bitOffset: 3
        bitWidth: 1
      - name: CHTIF0
        description: "Stream x clear half transfer interrupt\n              flag (x\
          \ = 3..0)"
        bitOffset: 4
        bitWidth: 1
      - name: CTCIF0
        description: "Stream x clear transfer complete\n              interrupt flag\
          \ (x = 3..0)"
        bitOffset: 5
        bitWidth: 1
      - name: CFEIF1
        description: "Stream x clear FIFO error interrupt flag\n              (x =\
          \ 3..0)"
        bitOffset: 6
        bitWidth: 1
      - name: CDMEIF1
        description: "Stream x clear direct mode error\n              interrupt flag\
          \ (x = 3..0)"
        bitOffset: 8
        bitWidth: 1
      - name: CTEIF1
        description: "Stream x clear transfer error interrupt\n              flag\
          \ (x = 3..0)"
        bitOffset: 9
        bitWidth: 1
      - name: CHTIF1
        description: "Stream x clear half transfer interrupt\n              flag (x\
          \ = 3..0)"
        bitOffset: 10
        bitWidth: 1
      - name: CTCIF1
        description: "Stream x clear transfer complete\n              interrupt flag\
          \ (x = 3..0)"
        bitOffset: 11
        bitWidth: 1
      - name: CFEIF2
        description: "Stream x clear FIFO error interrupt flag\n              (x =\
          \ 3..0)"
        bitOffset: 16
        bitWidth: 1
      - name: CDMEIF2
        description: "Stream x clear direct mode error\n              interrupt flag\
          \ (x = 3..0)"
        bitOffset: 18
        bitWidth: 1
      - name: CTEIF2
        description: "Stream x clear transfer error interrupt\n              flag\
          \ (x = 3..0)"
        bitOffset: 19
        bitWidth: 1
      - name: CHTIF2
        description: "Stream x clear half transfer interrupt\n              flag (x\
          \ = 3..0)"
        bitOffset: 20
        bitWidth: 1
      - name: CTCIF2
        description: "Stream x clear transfer complete\n              interrupt flag\
          \ (x = 3..0)"
        bitOffset: 21
        bitWidth: 1
      - name: CFEIF3
        description: "Stream x clear FIFO error interrupt flag\n              (x =\
          \ 3..0)"
        bitOffset: 22
        bitWidth: 1
      - name: CDMEIF3
        description: "Stream x clear direct mode error\n              interrupt flag\
          \ (x = 3..0)"
        bitOffset: 24
        bitWidth: 1
      - name: CTEIF3
        description: "Stream x clear transfer error interrupt\n              flag\
          \ (x = 3..0)"
        bitOffset: 25
        bitWidth: 1
      - name: CHTIF3
        description: "Stream x clear half transfer interrupt\n              flag (x\
          \ = 3..0)"
        bitOffset: 26
        bitWidth: 1
      - name: CTCIF3
        description: "Stream x clear transfer complete\n              interrupt flag\
          \ (x = 3..0)"
        bitOffset: 27
        bitWidth: 1
  - name: HIFCR
    displayName: HIFCR
    description: "high interrupt flag clear\n          register"
    addressOffset: 12
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: CFEIF4
        description: "Stream x clear FIFO error interrupt flag\n              (x =\
          \ 7..4)"
        bitOffset: 0
        bitWidth: 1
      - name: CDMEIF4
        description: "Stream x clear direct mode error\n              interrupt flag\
          \ (x = 7..4)"
        bitOffset: 2
        bitWidth: 1
      - name: CTEIF4
        description: "Stream x clear transfer error interrupt\n              flag\
          \ (x = 7..4)"
        bitOffset: 3
        bitWidth: 1
      - name: CHTIF4
        description: "Stream x clear half transfer interrupt\n              flag (x\
          \ = 7..4)"
        bitOffset: 4
        bitWidth: 1
      - name: CTCIF4
        description: "Stream x clear transfer complete\n              interrupt flag\
          \ (x = 7..4)"
        bitOffset: 5
        bitWidth: 1
      - name: CFEIF5
        description: "Stream x clear FIFO error interrupt flag\n              (x =\
          \ 7..4)"
        bitOffset: 6
        bitWidth: 1
      - name: CDMEIF5
        description: "Stream x clear direct mode error\n              interrupt flag\
          \ (x = 7..4)"
        bitOffset: 8
        bitWidth: 1
      - name: CTEIF5
        description: "Stream x clear transfer error interrupt\n              flag\
          \ (x = 7..4)"
        bitOffset: 9
        bitWidth: 1
      - name: CHTIF5
        description: "Stream x clear half transfer interrupt\n              flag (x\
          \ = 7..4)"
        bitOffset: 10
        bitWidth: 1
      - name: CTCIF5
        description: "Stream x clear transfer complete\n              interrupt flag\
          \ (x = 7..4)"
        bitOffset: 11
        bitWidth: 1
      - name: CFEIF6
        description: "Stream x clear FIFO error interrupt flag\n              (x =\
          \ 7..4)"
        bitOffset: 16
        bitWidth: 1
      - name: CDMEIF6
        description: "Stream x clear direct mode error\n              interrupt flag\
          \ (x = 7..4)"
        bitOffset: 18
        bitWidth: 1
      - name: CTEIF6
        description: "Stream x clear transfer error interrupt\n              flag\
          \ (x = 7..4)"
        bitOffset: 19
        bitWidth: 1
      - name: CHTIF6
        description: "Stream x clear half transfer interrupt\n              flag (x\
          \ = 7..4)"
        bitOffset: 20
        bitWidth: 1
      - name: CTCIF6
        description: "Stream x clear transfer complete\n              interrupt flag\
          \ (x = 7..4)"
        bitOffset: 21
        bitWidth: 1
      - name: CFEIF7
        description: "Stream x clear FIFO error interrupt flag\n              (x =\
          \ 7..4)"
        bitOffset: 22
        bitWidth: 1
      - name: CDMEIF7
        description: "Stream x clear direct mode error\n              interrupt flag\
          \ (x = 7..4)"
        bitOffset: 24
        bitWidth: 1
      - name: CTEIF7
        description: "Stream x clear transfer error interrupt\n              flag\
          \ (x = 7..4)"
        bitOffset: 25
        bitWidth: 1
      - name: CHTIF7
        description: "Stream x clear half transfer interrupt\n              flag (x\
          \ = 7..4)"
        bitOffset: 26
        bitWidth: 1
      - name: CTCIF7
        description: "Stream x clear transfer complete\n              interrupt flag\
          \ (x = 7..4)"
        bitOffset: 27
        bitWidth: 1
  - name: S[%s]
    description: DMA stream
    dim: 8
    addressOffset: 16
    dimIncrement: 24
    registers:
      - name: CR
        displayName: CR
        description: "stream x configuration\n          register"
        addressOffset: 0
        size: 32
        access: read-write
        resetValue: 0
        fields:
          - name: EN
            description: "Stream enable / flag stream ready when\n              read\
              \ low"
            bitOffset: 0
            bitWidth: 1
          - name: DMEIE
            description: "Direct mode error interrupt\n              enable"
            bitOffset: 1
            bitWidth: 1
          - name: TEIE
            description: "Transfer error interrupt\n              enable"
            bitOffset: 2
            bitWidth: 1
          - name: HTIE
            description: "Half transfer interrupt\n              enable"
            bitOffset: 3
            bitWidth: 1
          - name: TCIE
            description: "Transfer complete interrupt\n              enable"
            bitOffset: 4
            bitWidth: 1
          - name: PFCTRL
            description: Peripheral flow controller
            bitOffset: 5
            bitWidth: 1
          - name: DIR
            description: Data transfer direction
            bitOffset: 6
            bitWidth: 2
          - name: CIRC
            description: Circular mode
            bitOffset: 8
            bitWidth: 1
          - name: PINC
            description: Peripheral increment mode
            bitOffset: 9
            bitWidth: 1
          - name: MINC
            description: Memory increment mode
            bitOffset: 10
            bitWidth: 1
          - name: PSIZE
            description: Peripheral data size
            bitOffset: 11
            bitWidth: 2
          - name: MSIZE
            description: Memory data size
            bitOffset: 13
            bitWidth: 2
          - name: PINCOS
            description: "Peripheral increment offset\n              size"
            bitOffset: 15
            bitWidth: 1
          - name: PL
            description: Priority level
            bitOffset: 16
            bitWidth: 2
          - name: DBM
            description: Double buffer mode
            bitOffset: 18
            bitWidth: 1
          - name: CT
            description: "Current target (only in double buffer\n              mode)"
            bitOffset: 19
            bitWidth: 1
          - name: PBURST
            description: "Peripheral burst transfer\n              configuration"
            bitOffset: 21
            bitWidth: 2
          - name: MBURST
            description: "Memory burst transfer\n              configuration"
            bitOffset: 23
            bitWidth: 2
      - name: NDTR
        displayName: NDTR
        description: "stream x number of data\n          register"
        addressOffset: 4
        size: 32
        access: read-write
        resetValue: 0
        fields:
          - name: NDT
            description: "Number of data items to\n              transfer"
            bitOffset: 0
            bitWidth: 16
      - name: PAR
        displayName: PAR
        description: "stream x peripheral address\n          register"
        addressOffset: 8
        size: 32
        access: read-write
        resetValue: 0
        fields:
          - name: PA
            description: Peripheral address
            bitOffset: 0
            bitWidth: 32
      - name: M0AR
        displayName: M0AR
        description: "stream x memory 0 address\n          register"
        addressOffset: 12
        size: 32
        access: read-write
        resetValue: 0
        fields:
          - name: M0A
            description: Memory 0 address
            bitOffset: 0
            bitWidth: 32
      - name: M1AR
        displayName: M1AR
        description: "stream x memory 1 address\n          register"
        addressOffset: 16
        size: 32
        access: read-write
        resetValue: 0
        fields:
          - name: M1A
            description: "Memory 1 address (used in case of Double\n             \
              \ buffer mode)"
            bitOffset: 0
            bitWidth: 32
      - name: FCR
        displayName: FCR
        description: stream x FIFO control register
        addressOffset: 20
        size: 32
        resetValue: 33
        fields:
          - name: FTH
            description: FIFO threshold selection
            bitOffset: 0
            bitWidth: 2
            access: read-write
          - name: DMDIS
            description: Direct mode disable
            bitOffset: 2
            bitWidth: 1
            access: read-write
          - name: FS
            description: FIFO status
            bitOffset: 3
            bitWidth: 3
            access: read-only
          - name: FEIE
            description: "FIFO error interrupt\n              enable"
            bitOffset: 7
            bitWidth: 1
            access: read-write
interrupts:
  - name: STR0
    description: DMA1 Stream0
  - name: STR1
    description: DMA1 Stream1
  - name: STR2
    description: DMA1 Stream2
  - name: STR3
    description: DMA1 Stream3
  - name: STR4
    description: DMA1 Stream4
  - name: STR5
    description: DMA1 Stream5
  - name: STR6
    description: DMA1 Stream6
  - name: STR7
    description: DMA1 Stream7
addressBlocks:
  - offset: 0
    size: 1024
    usage: registers
headerStructName: DMA
