# AND_gate

## Description
AND gate is one of the basic gates used in digital logic design. It behaves as majority-0 gate as even if one of the input signal is 0 then the output is 0.

In this project, the AND gate is implemented in Verilog HDL using gate level modeling

## Simulation Output

![Simulation](simulation/simulation.png)


## Files
- AND_gate.v
- AND_gate_tb.v
