[2025-09-17 00:22:14] START suite=qualcomm_srv trace=srv518_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv518_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000001 cycles: 2594738 heartbeat IPC: 3.854 cumulative IPC: 3.854 (Simulation time: 00 hr 00 min 39 sec)
Warmup finished CPU 0 instructions: 20000000 cycles: 5040761 cumulative IPC: 3.968 (Simulation time: 00 hr 01 min 18 sec)
Warmup complete CPU 0 instructions: 20000000 cycles: 5040761 cumulative IPC: 3.968 (Simulation time: 00 hr 01 min 18 sec)
Heartbeat CPU 0 instructions: 20000005 cycles: 5040762 heartbeat IPC: 4.088 cumulative IPC: 5 (Simulation time: 00 hr 01 min 18 sec)
Heartbeat CPU 0 instructions: 30000006 cycles: 14050049 heartbeat IPC: 1.11 cumulative IPC: 1.11 (Simulation time: 00 hr 02 min 26 sec)
Heartbeat CPU 0 instructions: 40000008 cycles: 23039377 heartbeat IPC: 1.112 cumulative IPC: 1.111 (Simulation time: 00 hr 03 min 35 sec)
Heartbeat CPU 0 instructions: 50000009 cycles: 32053979 heartbeat IPC: 1.109 cumulative IPC: 1.111 (Simulation time: 00 hr 04 min 46 sec)
Heartbeat CPU 0 instructions: 60000013 cycles: 40999294 heartbeat IPC: 1.118 cumulative IPC: 1.112 (Simulation time: 00 hr 05 min 58 sec)
Heartbeat CPU 0 instructions: 70000016 cycles: 49975301 heartbeat IPC: 1.114 cumulative IPC: 1.113 (Simulation time: 00 hr 07 min 08 sec)
Heartbeat CPU 0 instructions: 80000016 cycles: 58927330 heartbeat IPC: 1.117 cumulative IPC: 1.113 (Simulation time: 00 hr 08 min 15 sec)
Heartbeat CPU 0 instructions: 90000019 cycles: 67912001 heartbeat IPC: 1.113 cumulative IPC: 1.113 (Simulation time: 00 hr 09 min 22 sec)
Heartbeat CPU 0 instructions: 100000022 cycles: 76798779 heartbeat IPC: 1.125 cumulative IPC: 1.115 (Simulation time: 00 hr 10 min 30 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv518_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 110000023 cycles: 85757268 heartbeat IPC: 1.116 cumulative IPC: 1.115 (Simulation time: 00 hr 11 min 38 sec)
Simulation finished CPU 0 instructions: 100000001 cycles: 89663256 cumulative IPC: 1.115 (Simulation time: 00 hr 12 min 41 sec)
Simulation complete CPU 0 instructions: 100000001 cycles: 89663256 cumulative IPC: 1.115 (Simulation time: 00 hr 12 min 41 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv518_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.115 instructions: 100000001 cycles: 89663256
CPU 0 Branch Prediction Accuracy: 90.93% MPKI: 15.95 Average ROB Occupancy at Mispredict: 25.98
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.3865
BRANCH_INDIRECT: 0.4191
BRANCH_CONDITIONAL: 12.99
BRANCH_DIRECT_CALL: 0.9284
BRANCH_INDIRECT_CALL: 0.6041
BRANCH_RETURN: 0.6189


====Backend Stall Breakdown====
ROB_STALL: 40318
LQ_STALL: 0
SQ_STALL: 492726


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 81.28571
REPLAY_LOAD: 46.703705
NON_REPLAY_LOAD: 11.417551

== Total ==
ADDR_TRANS: 2276
REPLAY_LOAD: 2522
NON_REPLAY_LOAD: 35520

== Counts ==
ADDR_TRANS: 28
REPLAY_LOAD: 54
NON_REPLAY_LOAD: 3111

cpu0->cpu0_STLB TOTAL        ACCESS:    1856723 HIT:    1852691 MISS:       4032 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    1856723 HIT:    1852691 MISS:       4032 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 209.3 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    8252909 HIT:    7264683 MISS:     988226 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    6715719 HIT:    5874466 MISS:     841253 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     552281 HIT:     423701 MISS:     128580 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     977616 HIT:     966031 MISS:      11585 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       7293 HIT:        485 MISS:       6808 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 34.38 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   14988659 HIT:    8042692 MISS:    6945967 MSHR_MERGE:    1644433
cpu0->cpu0_L1I LOAD         ACCESS:   14988659 HIT:    8042692 MISS:    6945967 MSHR_MERGE:    1644433
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 14.75 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   30464127 HIT:   27042126 MISS:    3422001 MSHR_MERGE:    1448242
cpu0->cpu0_L1D LOAD         ACCESS:   17138324 HIT:   15361576 MISS:    1776748 MSHR_MERGE:     362563
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   13317654 HIT:   11679785 MISS:    1637869 MSHR_MERGE:    1085588
cpu0->cpu0_L1D TRANSLATION  ACCESS:       8149 HIT:        765 MISS:       7384 MSHR_MERGE:         91
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 20.01 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12447199 HIT:   10550478 MISS:    1896721 MSHR_MERGE:     949972
cpu0->cpu0_ITLB LOAD         ACCESS:   12447199 HIT:   10550478 MISS:    1896721 MSHR_MERGE:     949972
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.069 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   28882150 HIT:   27659332 MISS:    1222818 MSHR_MERGE:     312844
cpu0->cpu0_DTLB LOAD         ACCESS:   28882150 HIT:   27659332 MISS:    1222818 MSHR_MERGE:     312844
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 5.863 cycles
cpu0->LLC TOTAL        ACCESS:    1178431 HIT:    1133691 MISS:      44740 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     841253 HIT:     824693 MISS:      16560 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:     128579 HIT:     104238 MISS:      24341 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     201791 HIT:     201631 MISS:        160 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       6808 HIT:       3129 MISS:       3679 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 107 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       2512
  ROW_BUFFER_MISS:      42066
  AVG DBUS CONGESTED CYCLE: 3.408
Channel 0 WQ ROW_BUFFER_HIT:        604
  ROW_BUFFER_MISS:      16986
  FULL:          0
Channel 0 REFRESHES ISSUED:       7472

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       519303       435566        79222         2174
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            4           87          401          233
  STLB miss resolved @ L2C                0           99           72          245           53
  STLB miss resolved @ LLC                0          113          212         1643          633
  STLB miss resolved @ MEM                0            0          217         2330         1984

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             163003        51304      1267950       127008          250
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0           79           69           15
  STLB miss resolved @ L2C                0           37           80           44            4
  STLB miss resolved @ LLC                0           68          258          350           40
  STLB miss resolved @ MEM                0            0           60          154           73
[2025-09-17 00:34:56] END   suite=qualcomm_srv trace=srv518_ap (rc=0)
