<stg><name>activation_accelerator_Pipeline_loop_output</name>


<trans_list>

<trans id="106" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="94" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="95" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="96" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="97" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="98" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="99" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="100" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="101" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="102" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="103" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="11" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:1 %sum_11_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %sum_11_reload

]]></Node>
<StgValue><ssdm name="sum_11_reload_read"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
newFuncRoot:2 %store_ln0 = store i11 0, i11 %i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:3 %br_ln0 = br void %for.inc28.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
for.inc28.i:0 %i_11 = load i11 %i

]]></Node>
<StgValue><ssdm name="i_11"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc28.i:1 %icmp_ln383 = icmp_eq  i11 %i_11, i11 1024

]]></Node>
<StgValue><ssdm name="icmp_ln383"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc28.i:2 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc28.i:3 %add_ln383 = add i11 %i_11, i11 1

]]></Node>
<StgValue><ssdm name="add_ln383"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc28.i:4 %br_ln383 = br i1 %icmp_ln383, void %for.inc28.i.split, void %if.end73.loopexit.exitStub

]]></Node>
<StgValue><ssdm name="br_ln383"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln383" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="9" op_0_bw="9" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc28.i.split:2 %lshr_ln = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %i_11, i32 1, i32 9

]]></Node>
<StgValue><ssdm name="lshr_ln"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln383" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="64" op_0_bw="9">
<![CDATA[
for.inc28.i.split:3 %zext_ln385 = zext i9 %lshr_ln

]]></Node>
<StgValue><ssdm name="zext_ln385"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln383" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc28.i.split:4 %exp_vals_addr = getelementptr i32 %exp_vals, i64 0, i64 %zext_ln385

]]></Node>
<StgValue><ssdm name="exp_vals_addr"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln383" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc28.i.split:5 %exp_vals_1_addr = getelementptr i32 %exp_vals_1, i64 0, i64 %zext_ln385

]]></Node>
<StgValue><ssdm name="exp_vals_1_addr"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln383" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="11">
<![CDATA[
for.inc28.i.split:6 %trunc_ln385 = trunc i11 %i_11

]]></Node>
<StgValue><ssdm name="trunc_ln385"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln383" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="9">
<![CDATA[
for.inc28.i.split:7 %exp_vals_load = load i9 %exp_vals_addr

]]></Node>
<StgValue><ssdm name="exp_vals_load"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln383" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="9">
<![CDATA[
for.inc28.i.split:8 %exp_vals_1_load = load i9 %exp_vals_1_addr

]]></Node>
<StgValue><ssdm name="exp_vals_1_load"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln383" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="7" op_0_bw="7" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc28.i.split:13 %lshr_ln387_1 = partselect i7 @_ssdm_op_PartSelect.i7.i11.i32.i32, i11 %i_11, i32 3, i32 9

]]></Node>
<StgValue><ssdm name="lshr_ln387_1"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln383" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="3" op_0_bw="11">
<![CDATA[
for.inc28.i.split:23 %trunc_ln387 = trunc i11 %i_11

]]></Node>
<StgValue><ssdm name="trunc_ln387"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln383" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0">
<![CDATA[
for.inc28.i.split:24 %switch_ln387 = switch i3 %trunc_ln387, void %arrayidx271.i.case.7, i3 0, void %arrayidx271.i.case.0, i3 1, void %arrayidx271.i.case.1, i3 2, void %arrayidx271.i.case.2, i3 3, void %arrayidx271.i.case.3, i3 4, void %arrayidx271.i.case.4, i3 5, void %arrayidx271.i.case.5, i3 6, void %arrayidx271.i.case.6

]]></Node>
<StgValue><ssdm name="switch_ln387"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln383" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="11" op_1_bw="11" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx271.i.exit:0 %store_ln383 = store i11 %add_ln383, i11 %i

]]></Node>
<StgValue><ssdm name="store_ln383"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln383" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0">
<![CDATA[
arrayidx271.i.exit:1 %br_ln383 = br void %for.inc28.i

]]></Node>
<StgValue><ssdm name="br_ln383"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="36" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="9">
<![CDATA[
for.inc28.i.split:7 %exp_vals_load = load i9 %exp_vals_addr

]]></Node>
<StgValue><ssdm name="exp_vals_load"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="9">
<![CDATA[
for.inc28.i.split:8 %exp_vals_1_load = load i9 %exp_vals_1_addr

]]></Node>
<StgValue><ssdm name="exp_vals_1_load"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.inc28.i.split:9 %tmp_s = mux i32 @_ssdm_op_Mux.ap_auto.2f32.i1, i32 %exp_vals_load, i32 %exp_vals_1_load, i1 %trunc_ln385

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="39" st_id="3" stage="9" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc28.i.split:10 %y_val = fdiv i32 %tmp_s, i32 %sum_11_reload_read

]]></Node>
<StgValue><ssdm name="y_val"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="40" st_id="4" stage="8" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc28.i.split:10 %y_val = fdiv i32 %tmp_s, i32 %sum_11_reload_read

]]></Node>
<StgValue><ssdm name="y_val"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="41" st_id="5" stage="7" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc28.i.split:10 %y_val = fdiv i32 %tmp_s, i32 %sum_11_reload_read

]]></Node>
<StgValue><ssdm name="y_val"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="42" st_id="6" stage="6" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc28.i.split:10 %y_val = fdiv i32 %tmp_s, i32 %sum_11_reload_read

]]></Node>
<StgValue><ssdm name="y_val"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="43" st_id="7" stage="5" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc28.i.split:10 %y_val = fdiv i32 %tmp_s, i32 %sum_11_reload_read

]]></Node>
<StgValue><ssdm name="y_val"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="44" st_id="8" stage="4" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc28.i.split:10 %y_val = fdiv i32 %tmp_s, i32 %sum_11_reload_read

]]></Node>
<StgValue><ssdm name="y_val"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="45" st_id="9" stage="3" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc28.i.split:10 %y_val = fdiv i32 %tmp_s, i32 %sum_11_reload_read

]]></Node>
<StgValue><ssdm name="y_val"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="46" st_id="10" stage="2" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc28.i.split:10 %y_val = fdiv i32 %tmp_s, i32 %sum_11_reload_read

]]></Node>
<StgValue><ssdm name="y_val"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="47" st_id="11" stage="1" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc28.i.split:10 %y_val = fdiv i32 %tmp_s, i32 %sum_11_reload_read

]]></Node>
<StgValue><ssdm name="y_val"/></StgValue>
</operation>

<operation id="48" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32">
<![CDATA[
for.inc28.i.split:11 %bitcast_ln387 = bitcast i32 %y_val

]]></Node>
<StgValue><ssdm name="bitcast_ln387"/></StgValue>
</operation>

<operation id="49" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc28.i.split:12 %trunc_ln = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %bitcast_ln387, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="77" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln383" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="0">
<![CDATA[
if.end73.loopexit.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="50" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc28.i.split:0 %specpipeline_ln384 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_1

]]></Node>
<StgValue><ssdm name="specpipeline_ln384"/></StgValue>
</operation>

<operation id="51" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc28.i.split:1 %specloopname_ln383 = specloopname void @_ssdm_op_SpecLoopName, void @empty_27

]]></Node>
<StgValue><ssdm name="specloopname_ln383"/></StgValue>
</operation>

<operation id="52" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="7">
<![CDATA[
for.inc28.i.split:14 %zext_ln387 = zext i7 %lshr_ln387_1

]]></Node>
<StgValue><ssdm name="zext_ln387"/></StgValue>
</operation>

<operation id="53" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc28.i.split:15 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_32 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7, i64 0, i64 %zext_ln387

]]></Node>
<StgValue><ssdm name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_32"/></StgValue>
</operation>

<operation id="54" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc28.i.split:16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_33 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6, i64 0, i64 %zext_ln387

]]></Node>
<StgValue><ssdm name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_33"/></StgValue>
</operation>

<operation id="55" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc28.i.split:17 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_34 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5, i64 0, i64 %zext_ln387

]]></Node>
<StgValue><ssdm name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_34"/></StgValue>
</operation>

<operation id="56" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc28.i.split:18 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_35 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4, i64 0, i64 %zext_ln387

]]></Node>
<StgValue><ssdm name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_35"/></StgValue>
</operation>

<operation id="57" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc28.i.split:19 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_36 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3, i64 0, i64 %zext_ln387

]]></Node>
<StgValue><ssdm name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_36"/></StgValue>
</operation>

<operation id="58" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc28.i.split:20 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_37 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2, i64 0, i64 %zext_ln387

]]></Node>
<StgValue><ssdm name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_37"/></StgValue>
</operation>

<operation id="59" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc28.i.split:21 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_38 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1, i64 0, i64 %zext_ln387

]]></Node>
<StgValue><ssdm name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_38"/></StgValue>
</operation>

<operation id="60" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc28.i.split:22 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_39 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i, i64 0, i64 %zext_ln387

]]></Node>
<StgValue><ssdm name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_39"/></StgValue>
</operation>

<operation id="61" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln387" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="16" op_1_bw="7">
<![CDATA[
arrayidx271.i.case.6:0 %store_ln387 = store i16 %trunc_ln, i7 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_38

]]></Node>
<StgValue><ssdm name="store_ln387"/></StgValue>
</operation>

<operation id="62" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln387" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0">
<![CDATA[
arrayidx271.i.case.6:1 %br_ln387 = br void %arrayidx271.i.exit

]]></Node>
<StgValue><ssdm name="br_ln387"/></StgValue>
</operation>

<operation id="63" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln387" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="16" op_1_bw="7">
<![CDATA[
arrayidx271.i.case.5:0 %store_ln387 = store i16 %trunc_ln, i7 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_37

]]></Node>
<StgValue><ssdm name="store_ln387"/></StgValue>
</operation>

<operation id="64" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln387" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0">
<![CDATA[
arrayidx271.i.case.5:1 %br_ln387 = br void %arrayidx271.i.exit

]]></Node>
<StgValue><ssdm name="br_ln387"/></StgValue>
</operation>

<operation id="65" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln387" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="16" op_1_bw="7">
<![CDATA[
arrayidx271.i.case.4:0 %store_ln387 = store i16 %trunc_ln, i7 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_36

]]></Node>
<StgValue><ssdm name="store_ln387"/></StgValue>
</operation>

<operation id="66" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln387" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0">
<![CDATA[
arrayidx271.i.case.4:1 %br_ln387 = br void %arrayidx271.i.exit

]]></Node>
<StgValue><ssdm name="br_ln387"/></StgValue>
</operation>

<operation id="67" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln387" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="16" op_1_bw="7">
<![CDATA[
arrayidx271.i.case.3:0 %store_ln387 = store i16 %trunc_ln, i7 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_35

]]></Node>
<StgValue><ssdm name="store_ln387"/></StgValue>
</operation>

<operation id="68" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln387" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0">
<![CDATA[
arrayidx271.i.case.3:1 %br_ln387 = br void %arrayidx271.i.exit

]]></Node>
<StgValue><ssdm name="br_ln387"/></StgValue>
</operation>

<operation id="69" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln387" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="16" op_1_bw="7">
<![CDATA[
arrayidx271.i.case.2:0 %store_ln387 = store i16 %trunc_ln, i7 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_34

]]></Node>
<StgValue><ssdm name="store_ln387"/></StgValue>
</operation>

<operation id="70" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln387" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0">
<![CDATA[
arrayidx271.i.case.2:1 %br_ln387 = br void %arrayidx271.i.exit

]]></Node>
<StgValue><ssdm name="br_ln387"/></StgValue>
</operation>

<operation id="71" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln387" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="16" op_1_bw="7">
<![CDATA[
arrayidx271.i.case.1:0 %store_ln387 = store i16 %trunc_ln, i7 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_33

]]></Node>
<StgValue><ssdm name="store_ln387"/></StgValue>
</operation>

<operation id="72" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln387" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0">
<![CDATA[
arrayidx271.i.case.1:1 %br_ln387 = br void %arrayidx271.i.exit

]]></Node>
<StgValue><ssdm name="br_ln387"/></StgValue>
</operation>

<operation id="73" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln387" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="16" op_1_bw="7">
<![CDATA[
arrayidx271.i.case.0:0 %store_ln387 = store i16 %trunc_ln, i7 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_32

]]></Node>
<StgValue><ssdm name="store_ln387"/></StgValue>
</operation>

<operation id="74" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln387" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0">
<![CDATA[
arrayidx271.i.case.0:1 %br_ln387 = br void %arrayidx271.i.exit

]]></Node>
<StgValue><ssdm name="br_ln387"/></StgValue>
</operation>

<operation id="75" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln387" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="16" op_1_bw="7">
<![CDATA[
arrayidx271.i.case.7:0 %store_ln387 = store i16 %trunc_ln, i7 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_39

]]></Node>
<StgValue><ssdm name="store_ln387"/></StgValue>
</operation>

<operation id="76" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln387" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0">
<![CDATA[
arrayidx271.i.case.7:1 %br_ln387 = br void %arrayidx271.i.exit

]]></Node>
<StgValue><ssdm name="br_ln387"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
