{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1513038515180 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.2 Build 203 01/18/2017 SJ Standard Edition " "Version 16.1.2 Build 203 01/18/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1513038515180 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 11 19:28:34 2017 " "Processing started: Mon Dec 11 19:28:34 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1513038515180 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513038515180 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off eth4to1sim -c eth4to1sim " "Command: quartus_map --read_settings_files=on --write_settings_files=off eth4to1sim -c eth4to1sim" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513038515180 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1513038517332 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1513038517332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/programming/eth-4to1/packettable.v 1 1 " "Found 1 design units, including 1 entities, in source file /programming/eth-4to1/packettable.v" { { "Info" "ISGN_ENTITY_NAME" "1 packettable " "Found entity 1: packettable" {  } { { "../packettable.v" "" { Text "D:/programming/eth-4to1/packettable.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513038533223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513038533223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/programming/eth-4to1/packetstorage.sv 1 1 " "Found 1 design units, including 1 entities, in source file /programming/eth-4to1/packetstorage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 packetstorage " "Found entity 1: packetstorage" {  } { { "../packetstorage.sv" "" { Text "D:/programming/eth-4to1/packetstorage.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513038533225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513038533225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/programming/eth-4to1/packetmem.v 1 1 " "Found 1 design units, including 1 entities, in source file /programming/eth-4to1/packetmem.v" { { "Info" "ISGN_ENTITY_NAME" "1 packetmem " "Found entity 1: packetmem" {  } { { "../packetmem.v" "" { Text "D:/programming/eth-4to1/packetmem.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513038533227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513038533227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/programming/eth-4to1/out_node_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file /programming/eth-4to1/out_node_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 out_node_fifo " "Found entity 1: out_node_fifo" {  } { { "../out_node_fifo.v" "" { Text "D:/programming/eth-4to1/out_node_fifo.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513038533229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513038533229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/programming/eth-4to1/out_fifo_network.sv 1 1 " "Found 1 design units, including 1 entities, in source file /programming/eth-4to1/out_fifo_network.sv" { { "Info" "ISGN_ENTITY_NAME" "1 out_fifo_network " "Found entity 1: out_fifo_network" {  } { { "../out_fifo_network.sv" "" { Text "D:/programming/eth-4to1/out_fifo_network.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513038533230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513038533230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/programming/eth-4to1/in_node_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file /programming/eth-4to1/in_node_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 in_node_fifo " "Found entity 1: in_node_fifo" {  } { { "../in_node_fifo.v" "" { Text "D:/programming/eth-4to1/in_node_fifo.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513038533231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513038533231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/programming/eth-4to1/in_fifo_network.sv 1 1 " "Found 1 design units, including 1 entities, in source file /programming/eth-4to1/in_fifo_network.sv" { { "Info" "ISGN_ENTITY_NAME" "1 in_fifo_network " "Found entity 1: in_fifo_network" {  } { { "../in_fifo_network.sv" "" { Text "D:/programming/eth-4to1/in_fifo_network.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513038533233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513038533233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/programming/eth-4to1/headercap.sv 1 1 " "Found 1 design units, including 1 entities, in source file /programming/eth-4to1/headercap.sv" { { "Info" "ISGN_ENTITY_NAME" "1 header_capture " "Found entity 1: header_capture" {  } { { "../headercap.sv" "" { Text "D:/programming/eth-4to1/headercap.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513038533234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513038533234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/programming/eth-4to1/hardmatchblock.sv 1 1 " "Found 1 design units, including 1 entities, in source file /programming/eth-4to1/hardmatchblock.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hardmatchblock " "Found entity 1: hardmatchblock" {  } { { "../hardmatchblock.sv" "" { Text "D:/programming/eth-4to1/hardmatchblock.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513038533236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513038533236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/programming/eth-4to1/allrules.v 1 1 " "Found 1 design units, including 1 entities, in source file /programming/eth-4to1/allrules.v" { { "Info" "ISGN_ENTITY_NAME" "1 allrules " "Found entity 1: allrules" {  } { { "../allrules.v" "" { Text "D:/programming/eth-4to1/allrules.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513038533242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513038533242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth4to1sim.sv 1 1 " "Found 1 design units, including 1 entities, in source file eth4to1sim.sv" { { "Info" "ISGN_ENTITY_NAME" "1 eth4to1sim " "Found entity 1: eth4to1sim" {  } { { "eth4to1sim.sv" "" { Text "D:/programming/eth-4to1/eth-4to1-sim/eth4to1sim.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513038533244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513038533244 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "32 eth4to1sim_tb.sv(40) " "Verilog HDL Expression warning at eth4to1sim_tb.sv(40): truncated literal to match 32 bits" {  } { { "eth4to1sim_tb.sv" "" { Text "D:/programming/eth-4to1/eth-4to1-sim/eth4to1sim_tb.sv" 40 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1513038533246 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "32 eth4to1sim_tb.sv(44) " "Verilog HDL Expression warning at eth4to1sim_tb.sv(44): truncated literal to match 32 bits" {  } { { "eth4to1sim_tb.sv" "" { Text "D:/programming/eth-4to1/eth-4to1-sim/eth4to1sim_tb.sv" 44 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1513038533246 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "32 eth4to1sim_tb.sv(46) " "Verilog HDL Expression warning at eth4to1sim_tb.sv(46): truncated literal to match 32 bits" {  } { { "eth4to1sim_tb.sv" "" { Text "D:/programming/eth-4to1/eth-4to1-sim/eth4to1sim_tb.sv" 46 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1513038533246 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "32 eth4to1sim_tb.sv(48) " "Verilog HDL Expression warning at eth4to1sim_tb.sv(48): truncated literal to match 32 bits" {  } { { "eth4to1sim_tb.sv" "" { Text "D:/programming/eth-4to1/eth-4to1-sim/eth4to1sim_tb.sv" 48 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1513038533246 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "32 eth4to1sim_tb.sv(50) " "Verilog HDL Expression warning at eth4to1sim_tb.sv(50): truncated literal to match 32 bits" {  } { { "eth4to1sim_tb.sv" "" { Text "D:/programming/eth-4to1/eth-4to1-sim/eth4to1sim_tb.sv" 50 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1513038533246 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "32 eth4to1sim_tb.sv(52) " "Verilog HDL Expression warning at eth4to1sim_tb.sv(52): truncated literal to match 32 bits" {  } { { "eth4to1sim_tb.sv" "" { Text "D:/programming/eth-4to1/eth-4to1-sim/eth4to1sim_tb.sv" 52 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1513038533246 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "32 eth4to1sim_tb.sv(54) " "Verilog HDL Expression warning at eth4to1sim_tb.sv(54): truncated literal to match 32 bits" {  } { { "eth4to1sim_tb.sv" "" { Text "D:/programming/eth-4to1/eth-4to1-sim/eth4to1sim_tb.sv" 54 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1513038533246 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "32 eth4to1sim_tb.sv(60) " "Verilog HDL Expression warning at eth4to1sim_tb.sv(60): truncated literal to match 32 bits" {  } { { "eth4to1sim_tb.sv" "" { Text "D:/programming/eth-4to1/eth-4to1-sim/eth4to1sim_tb.sv" 60 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1513038533246 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "32 eth4to1sim_tb.sv(64) " "Verilog HDL Expression warning at eth4to1sim_tb.sv(64): truncated literal to match 32 bits" {  } { { "eth4to1sim_tb.sv" "" { Text "D:/programming/eth-4to1/eth-4to1-sim/eth4to1sim_tb.sv" 64 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1513038533246 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "32 eth4to1sim_tb.sv(66) " "Verilog HDL Expression warning at eth4to1sim_tb.sv(66): truncated literal to match 32 bits" {  } { { "eth4to1sim_tb.sv" "" { Text "D:/programming/eth-4to1/eth-4to1-sim/eth4to1sim_tb.sv" 66 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1513038533246 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "32 eth4to1sim_tb.sv(68) " "Verilog HDL Expression warning at eth4to1sim_tb.sv(68): truncated literal to match 32 bits" {  } { { "eth4to1sim_tb.sv" "" { Text "D:/programming/eth-4to1/eth-4to1-sim/eth4to1sim_tb.sv" 68 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1513038533247 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "32 eth4to1sim_tb.sv(70) " "Verilog HDL Expression warning at eth4to1sim_tb.sv(70): truncated literal to match 32 bits" {  } { { "eth4to1sim_tb.sv" "" { Text "D:/programming/eth-4to1/eth-4to1-sim/eth4to1sim_tb.sv" 70 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1513038533247 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "32 eth4to1sim_tb.sv(72) " "Verilog HDL Expression warning at eth4to1sim_tb.sv(72): truncated literal to match 32 bits" {  } { { "eth4to1sim_tb.sv" "" { Text "D:/programming/eth-4to1/eth-4to1-sim/eth4to1sim_tb.sv" 72 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1513038533247 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "32 eth4to1sim_tb.sv(74) " "Verilog HDL Expression warning at eth4to1sim_tb.sv(74): truncated literal to match 32 bits" {  } { { "eth4to1sim_tb.sv" "" { Text "D:/programming/eth-4to1/eth-4to1-sim/eth4to1sim_tb.sv" 74 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1513038533247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth4to1sim_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file eth4to1sim_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 eth4to1sim_tb " "Found entity 1: eth4to1sim_tb" {  } { { "eth4to1sim_tb.sv" "" { Text "D:/programming/eth-4to1/eth-4to1-sim/eth4to1sim_tb.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513038533247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513038533247 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "eth4to1sim " "Elaborating entity \"eth4to1sim\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1513038533555 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "packetstorage packetstorage:ps " "Elaborating entity \"packetstorage\" for hierarchy \"packetstorage:ps\"" {  } { { "eth4to1sim.sv" "ps" { Text "D:/programming/eth-4to1/eth-4to1-sim/eth4to1sim.sv" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513038533644 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_iface packetstorage.sv(32) " "Verilog HDL or VHDL warning at packetstorage.sv(32): object \"out_iface\" assigned a value but never read" {  } { { "../packetstorage.sv" "" { Text "D:/programming/eth-4to1/packetstorage.sv" 32 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1513038533665 "|eth4to1sim|packetstorage:ps"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 packetstorage.sv(88) " "Verilog HDL assignment warning at packetstorage.sv(88): truncated value with size 20 to match size of target (19)" {  } { { "../packetstorage.sv" "" { Text "D:/programming/eth-4to1/packetstorage.sv" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1513038533665 "|eth4to1sim|packetstorage:ps"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 packetstorage.sv(89) " "Verilog HDL assignment warning at packetstorage.sv(89): truncated value with size 20 to match size of target (19)" {  } { { "../packetstorage.sv" "" { Text "D:/programming/eth-4to1/packetstorage.sv" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1513038533665 "|eth4to1sim|packetstorage:ps"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "packettable packetstorage:ps\|packettable:PT " "Elaborating entity \"packettable\" for hierarchy \"packetstorage:ps\|packettable:PT\"" {  } { { "../packetstorage.sv" "PT" { Text "D:/programming/eth-4to1/packetstorage.sv" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513038533672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram packetstorage:ps\|packettable:PT\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"packetstorage:ps\|packettable:PT\|altsyncram:altsyncram_component\"" {  } { { "../packettable.v" "altsyncram_component" { Text "D:/programming/eth-4to1/packettable.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513038534142 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "packetstorage:ps\|packettable:PT\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"packetstorage:ps\|packettable:PT\|altsyncram:altsyncram_component\"" {  } { { "../packettable.v" "" { Text "D:/programming/eth-4to1/packettable.v" 89 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513038534165 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "packetstorage:ps\|packettable:PT\|altsyncram:altsyncram_component " "Instantiated megafunction \"packetstorage:ps\|packettable:PT\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513038534165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513038534165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513038534165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513038534165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513038534165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix V " "Parameter \"intended_device_family\" = \"Stratix V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513038534165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513038534165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513038534165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 64 " "Parameter \"numwords_b\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513038534165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513038534165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513038534165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513038534165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513038534165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513038534165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513038534165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 6 " "Parameter \"widthad_b\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513038534165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 20 " "Parameter \"width_a\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513038534165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 20 " "Parameter \"width_b\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513038534165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513038534165 ""}  } { { "../packettable.v" "" { Text "D:/programming/eth-4to1/packettable.v" 89 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1513038534165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5q22.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5q22.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5q22 " "Found entity 1: altsyncram_5q22" {  } { { "db/altsyncram_5q22.tdf" "" { Text "D:/programming/eth-4to1/eth-4to1-sim/db/altsyncram_5q22.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513038534287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513038534287 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_5q22 packetstorage:ps\|packettable:PT\|altsyncram:altsyncram_component\|altsyncram_5q22:auto_generated " "Elaborating entity \"altsyncram_5q22\" for hierarchy \"packetstorage:ps\|packettable:PT\|altsyncram:altsyncram_component\|altsyncram_5q22:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513038534287 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "packetmem packetstorage:ps\|packetmem:PM " "Elaborating entity \"packetmem\" for hierarchy \"packetstorage:ps\|packetmem:PM\"" {  } { { "../packetstorage.sv" "PM" { Text "D:/programming/eth-4to1/packetstorage.sv" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513038534313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram packetstorage:ps\|packetmem:PM\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"packetstorage:ps\|packetmem:PM\|altsyncram:altsyncram_component\"" {  } { { "../packetmem.v" "altsyncram_component" { Text "D:/programming/eth-4to1/packetmem.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513038534410 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "packetstorage:ps\|packetmem:PM\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"packetstorage:ps\|packetmem:PM\|altsyncram:altsyncram_component\"" {  } { { "../packetmem.v" "" { Text "D:/programming/eth-4to1/packetmem.v" 89 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513038534431 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "packetstorage:ps\|packetmem:PM\|altsyncram:altsyncram_component " "Instantiated megafunction \"packetstorage:ps\|packetmem:PM\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513038534431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513038534431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513038534431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513038534431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513038534431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix V " "Parameter \"intended_device_family\" = \"Stratix V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513038534431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513038534431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16384 " "Parameter \"numwords_a\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513038534431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 16384 " "Parameter \"numwords_b\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513038534431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513038534431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513038534431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513038534431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513038534431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513038534431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513038534431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 14 " "Parameter \"widthad_b\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513038534431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 64 " "Parameter \"width_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513038534431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 64 " "Parameter \"width_b\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513038534431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513038534431 ""}  } { { "../packetmem.v" "" { Text "D:/programming/eth-4to1/packetmem.v" 89 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1513038534431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_b732.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_b732.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_b732 " "Found entity 1: altsyncram_b732" {  } { { "db/altsyncram_b732.tdf" "" { Text "D:/programming/eth-4to1/eth-4to1-sim/db/altsyncram_b732.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513038534482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513038534482 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_b732 packetstorage:ps\|packetmem:PM\|altsyncram:altsyncram_component\|altsyncram_b732:auto_generated " "Elaborating entity \"altsyncram_b732\" for hierarchy \"packetstorage:ps\|packetmem:PM\|altsyncram:altsyncram_component\|altsyncram_b732:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513038534482 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "in_fifo_network in_fifo_network:innet " "Elaborating entity \"in_fifo_network\" for hierarchy \"in_fifo_network:innet\"" {  } { { "eth4to1sim.sv" "innet" { Text "D:/programming/eth-4to1/eth-4to1-sim/eth4to1sim.sv" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513038534487 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "in_node_fifo in_fifo_network:innet\|in_node_fifo:genloop\[0\].innode " "Elaborating entity \"in_node_fifo\" for hierarchy \"in_fifo_network:innet\|in_node_fifo:genloop\[0\].innode\"" {  } { { "../in_fifo_network.sv" "genloop\[0\].innode" { Text "D:/programming/eth-4to1/in_fifo_network.sv" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513038534539 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo in_fifo_network:innet\|in_node_fifo:genloop\[0\].innode\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"in_fifo_network:innet\|in_node_fifo:genloop\[0\].innode\|scfifo:scfifo_component\"" {  } { { "../in_node_fifo.v" "scfifo_component" { Text "D:/programming/eth-4to1/in_node_fifo.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513038534886 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "in_fifo_network:innet\|in_node_fifo:genloop\[0\].innode\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"in_fifo_network:innet\|in_node_fifo:genloop\[0\].innode\|scfifo:scfifo_component\"" {  } { { "../in_node_fifo.v" "" { Text "D:/programming/eth-4to1/in_node_fifo.v" 79 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513038534888 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "in_fifo_network:innet\|in_node_fifo:genloop\[0\].innode\|scfifo:scfifo_component " "Instantiated megafunction \"in_fifo_network:innet\|in_node_fifo:genloop\[0\].innode\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513038534888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix V " "Parameter \"intended_device_family\" = \"Stratix V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513038534888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 512 " "Parameter \"lpm_numwords\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513038534888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513038534888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513038534888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 72 " "Parameter \"lpm_width\" = \"72\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513038534888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 9 " "Parameter \"lpm_widthu\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513038534888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513038534888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513038534888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513038534888 ""}  } { { "../in_node_fifo.v" "" { Text "D:/programming/eth-4to1/in_node_fifo.v" 79 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1513038534888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_05e1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_05e1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_05e1 " "Found entity 1: scfifo_05e1" {  } { { "db/scfifo_05e1.tdf" "" { Text "D:/programming/eth-4to1/eth-4to1-sim/db/scfifo_05e1.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513038534950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513038534950 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_05e1 in_fifo_network:innet\|in_node_fifo:genloop\[0\].innode\|scfifo:scfifo_component\|scfifo_05e1:auto_generated " "Elaborating entity \"scfifo_05e1\" for hierarchy \"in_fifo_network:innet\|in_node_fifo:genloop\[0\].innode\|scfifo:scfifo_component\|scfifo_05e1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "d:/intelfpga/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513038534950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_jsd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_jsd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_jsd1 " "Found entity 1: a_dpfifo_jsd1" {  } { { "db/a_dpfifo_jsd1.tdf" "" { Text "D:/programming/eth-4to1/eth-4to1-sim/db/a_dpfifo_jsd1.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513038534958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513038534958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_jsd1 in_fifo_network:innet\|in_node_fifo:genloop\[0\].innode\|scfifo:scfifo_component\|scfifo_05e1:auto_generated\|a_dpfifo_jsd1:dpfifo " "Elaborating entity \"a_dpfifo_jsd1\" for hierarchy \"in_fifo_network:innet\|in_node_fifo:genloop\[0\].innode\|scfifo:scfifo_component\|scfifo_05e1:auto_generated\|a_dpfifo_jsd1:dpfifo\"" {  } { { "db/scfifo_05e1.tdf" "dpfifo" { Text "D:/programming/eth-4to1/eth-4to1-sim/db/scfifo_05e1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513038534958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_92s1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_92s1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_92s1 " "Found entity 1: altsyncram_92s1" {  } { { "db/altsyncram_92s1.tdf" "" { Text "D:/programming/eth-4to1/eth-4to1-sim/db/altsyncram_92s1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513038535029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513038535029 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_92s1 in_fifo_network:innet\|in_node_fifo:genloop\[0\].innode\|scfifo:scfifo_component\|scfifo_05e1:auto_generated\|a_dpfifo_jsd1:dpfifo\|altsyncram_92s1:FIFOram " "Elaborating entity \"altsyncram_92s1\" for hierarchy \"in_fifo_network:innet\|in_node_fifo:genloop\[0\].innode\|scfifo:scfifo_component\|scfifo_05e1:auto_generated\|a_dpfifo_jsd1:dpfifo\|altsyncram_92s1:FIFOram\"" {  } { { "db/a_dpfifo_jsd1.tdf" "FIFOram" { Text "D:/programming/eth-4to1/eth-4to1-sim/db/a_dpfifo_jsd1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513038535029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_am8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_am8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_am8 " "Found entity 1: cmpr_am8" {  } { { "db/cmpr_am8.tdf" "" { Text "D:/programming/eth-4to1/eth-4to1-sim/db/cmpr_am8.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513038535114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513038535114 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_am8 in_fifo_network:innet\|in_node_fifo:genloop\[0\].innode\|scfifo:scfifo_component\|scfifo_05e1:auto_generated\|a_dpfifo_jsd1:dpfifo\|cmpr_am8:almost_full_comparer " "Elaborating entity \"cmpr_am8\" for hierarchy \"in_fifo_network:innet\|in_node_fifo:genloop\[0\].innode\|scfifo:scfifo_component\|scfifo_05e1:auto_generated\|a_dpfifo_jsd1:dpfifo\|cmpr_am8:almost_full_comparer\"" {  } { { "db/a_dpfifo_jsd1.tdf" "almost_full_comparer" { Text "D:/programming/eth-4to1/eth-4to1-sim/db/a_dpfifo_jsd1.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513038535115 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_am8 in_fifo_network:innet\|in_node_fifo:genloop\[0\].innode\|scfifo:scfifo_component\|scfifo_05e1:auto_generated\|a_dpfifo_jsd1:dpfifo\|cmpr_am8:two_comparison " "Elaborating entity \"cmpr_am8\" for hierarchy \"in_fifo_network:innet\|in_node_fifo:genloop\[0\].innode\|scfifo:scfifo_component\|scfifo_05e1:auto_generated\|a_dpfifo_jsd1:dpfifo\|cmpr_am8:two_comparison\"" {  } { { "db/a_dpfifo_jsd1.tdf" "two_comparison" { Text "D:/programming/eth-4to1/eth-4to1-sim/db/a_dpfifo_jsd1.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513038535117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_l3b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_l3b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_l3b " "Found entity 1: cntr_l3b" {  } { { "db/cntr_l3b.tdf" "" { Text "D:/programming/eth-4to1/eth-4to1-sim/db/cntr_l3b.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513038535158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513038535158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_l3b in_fifo_network:innet\|in_node_fifo:genloop\[0\].innode\|scfifo:scfifo_component\|scfifo_05e1:auto_generated\|a_dpfifo_jsd1:dpfifo\|cntr_l3b:rd_ptr_msb " "Elaborating entity \"cntr_l3b\" for hierarchy \"in_fifo_network:innet\|in_node_fifo:genloop\[0\].innode\|scfifo:scfifo_component\|scfifo_05e1:auto_generated\|a_dpfifo_jsd1:dpfifo\|cntr_l3b:rd_ptr_msb\"" {  } { { "db/a_dpfifo_jsd1.tdf" "rd_ptr_msb" { Text "D:/programming/eth-4to1/eth-4to1-sim/db/a_dpfifo_jsd1.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513038535158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_247.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_247.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_247 " "Found entity 1: cntr_247" {  } { { "db/cntr_247.tdf" "" { Text "D:/programming/eth-4to1/eth-4to1-sim/db/cntr_247.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513038535210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513038535210 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_247 in_fifo_network:innet\|in_node_fifo:genloop\[0\].innode\|scfifo:scfifo_component\|scfifo_05e1:auto_generated\|a_dpfifo_jsd1:dpfifo\|cntr_247:usedw_counter " "Elaborating entity \"cntr_247\" for hierarchy \"in_fifo_network:innet\|in_node_fifo:genloop\[0\].innode\|scfifo:scfifo_component\|scfifo_05e1:auto_generated\|a_dpfifo_jsd1:dpfifo\|cntr_247:usedw_counter\"" {  } { { "db/a_dpfifo_jsd1.tdf" "usedw_counter" { Text "D:/programming/eth-4to1/eth-4to1-sim/db/a_dpfifo_jsd1.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513038535210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_m3b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_m3b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_m3b " "Found entity 1: cntr_m3b" {  } { { "db/cntr_m3b.tdf" "" { Text "D:/programming/eth-4to1/eth-4to1-sim/db/cntr_m3b.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513038535251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513038535251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_m3b in_fifo_network:innet\|in_node_fifo:genloop\[0\].innode\|scfifo:scfifo_component\|scfifo_05e1:auto_generated\|a_dpfifo_jsd1:dpfifo\|cntr_m3b:wr_ptr " "Elaborating entity \"cntr_m3b\" for hierarchy \"in_fifo_network:innet\|in_node_fifo:genloop\[0\].innode\|scfifo:scfifo_component\|scfifo_05e1:auto_generated\|a_dpfifo_jsd1:dpfifo\|cntr_m3b:wr_ptr\"" {  } { { "db/a_dpfifo_jsd1.tdf" "wr_ptr" { Text "D:/programming/eth-4to1/eth-4to1-sim/db/a_dpfifo_jsd1.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513038535251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "out_fifo_network out_fifo_network:outnet " "Elaborating entity \"out_fifo_network\" for hierarchy \"out_fifo_network:outnet\"" {  } { { "eth4to1sim.sv" "outnet" { Text "D:/programming/eth-4to1/eth-4to1-sim/eth4to1sim.sv" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513038535873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "out_node_fifo out_fifo_network:outnet\|out_node_fifo:genloop\[0\].fi " "Elaborating entity \"out_node_fifo\" for hierarchy \"out_fifo_network:outnet\|out_node_fifo:genloop\[0\].fi\"" {  } { { "../out_fifo_network.sv" "genloop\[0\].fi" { Text "D:/programming/eth-4to1/out_fifo_network.sv" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513038535939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo out_fifo_network:outnet\|out_node_fifo:genloop\[0\].fi\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"out_fifo_network:outnet\|out_node_fifo:genloop\[0\].fi\|scfifo:scfifo_component\"" {  } { { "../out_node_fifo.v" "scfifo_component" { Text "D:/programming/eth-4to1/out_node_fifo.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513038536114 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "out_fifo_network:outnet\|out_node_fifo:genloop\[0\].fi\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"out_fifo_network:outnet\|out_node_fifo:genloop\[0\].fi\|scfifo:scfifo_component\"" {  } { { "../out_node_fifo.v" "" { Text "D:/programming/eth-4to1/out_node_fifo.v" 79 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513038536116 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "out_fifo_network:outnet\|out_node_fifo:genloop\[0\].fi\|scfifo:scfifo_component " "Instantiated megafunction \"out_fifo_network:outnet\|out_node_fifo:genloop\[0\].fi\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513038536116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix V " "Parameter \"intended_device_family\" = \"Stratix V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513038536116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513038536116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513038536116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513038536116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513038536116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513038536116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513038536116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513038536116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513038536116 ""}  } { { "../out_node_fifo.v" "" { Text "D:/programming/eth-4to1/out_node_fifo.v" 79 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1513038536116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_2sd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_2sd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_2sd1 " "Found entity 1: scfifo_2sd1" {  } { { "db/scfifo_2sd1.tdf" "" { Text "D:/programming/eth-4to1/eth-4to1-sim/db/scfifo_2sd1.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513038536153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513038536153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_2sd1 out_fifo_network:outnet\|out_node_fifo:genloop\[0\].fi\|scfifo:scfifo_component\|scfifo_2sd1:auto_generated " "Elaborating entity \"scfifo_2sd1\" for hierarchy \"out_fifo_network:outnet\|out_node_fifo:genloop\[0\].fi\|scfifo:scfifo_component\|scfifo_2sd1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "d:/intelfpga/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513038536154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_ljd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_ljd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_ljd1 " "Found entity 1: a_dpfifo_ljd1" {  } { { "db/a_dpfifo_ljd1.tdf" "" { Text "D:/programming/eth-4to1/eth-4to1-sim/db/a_dpfifo_ljd1.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513038536161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513038536161 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_ljd1 out_fifo_network:outnet\|out_node_fifo:genloop\[0\].fi\|scfifo:scfifo_component\|scfifo_2sd1:auto_generated\|a_dpfifo_ljd1:dpfifo " "Elaborating entity \"a_dpfifo_ljd1\" for hierarchy \"out_fifo_network:outnet\|out_node_fifo:genloop\[0\].fi\|scfifo:scfifo_component\|scfifo_2sd1:auto_generated\|a_dpfifo_ljd1:dpfifo\"" {  } { { "db/scfifo_2sd1.tdf" "dpfifo" { Text "D:/programming/eth-4to1/eth-4to1-sim/db/scfifo_2sd1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513038536161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_hbm1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_hbm1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_hbm1 " "Found entity 1: altsyncram_hbm1" {  } { { "db/altsyncram_hbm1.tdf" "" { Text "D:/programming/eth-4to1/eth-4to1-sim/db/altsyncram_hbm1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513038536220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513038536220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_hbm1 out_fifo_network:outnet\|out_node_fifo:genloop\[0\].fi\|scfifo:scfifo_component\|scfifo_2sd1:auto_generated\|a_dpfifo_ljd1:dpfifo\|altsyncram_hbm1:FIFOram " "Elaborating entity \"altsyncram_hbm1\" for hierarchy \"out_fifo_network:outnet\|out_node_fifo:genloop\[0\].fi\|scfifo:scfifo_component\|scfifo_2sd1:auto_generated\|a_dpfifo_ljd1:dpfifo\|altsyncram_hbm1:FIFOram\"" {  } { { "db/a_dpfifo_ljd1.tdf" "FIFOram" { Text "D:/programming/eth-4to1/eth-4to1-sim/db/a_dpfifo_ljd1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513038536221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_7m8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_7m8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_7m8 " "Found entity 1: cmpr_7m8" {  } { { "db/cmpr_7m8.tdf" "" { Text "D:/programming/eth-4to1/eth-4to1-sim/db/cmpr_7m8.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513038536260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513038536260 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_7m8 out_fifo_network:outnet\|out_node_fifo:genloop\[0\].fi\|scfifo:scfifo_component\|scfifo_2sd1:auto_generated\|a_dpfifo_ljd1:dpfifo\|cmpr_7m8:almost_full_comparer " "Elaborating entity \"cmpr_7m8\" for hierarchy \"out_fifo_network:outnet\|out_node_fifo:genloop\[0\].fi\|scfifo:scfifo_component\|scfifo_2sd1:auto_generated\|a_dpfifo_ljd1:dpfifo\|cmpr_7m8:almost_full_comparer\"" {  } { { "db/a_dpfifo_ljd1.tdf" "almost_full_comparer" { Text "D:/programming/eth-4to1/eth-4to1-sim/db/a_dpfifo_ljd1.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513038536260 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_7m8 out_fifo_network:outnet\|out_node_fifo:genloop\[0\].fi\|scfifo:scfifo_component\|scfifo_2sd1:auto_generated\|a_dpfifo_ljd1:dpfifo\|cmpr_7m8:three_comparison " "Elaborating entity \"cmpr_7m8\" for hierarchy \"out_fifo_network:outnet\|out_node_fifo:genloop\[0\].fi\|scfifo:scfifo_component\|scfifo_2sd1:auto_generated\|a_dpfifo_ljd1:dpfifo\|cmpr_7m8:three_comparison\"" {  } { { "db/a_dpfifo_ljd1.tdf" "three_comparison" { Text "D:/programming/eth-4to1/eth-4to1-sim/db/a_dpfifo_ljd1.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513038536263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_i3b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_i3b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_i3b " "Found entity 1: cntr_i3b" {  } { { "db/cntr_i3b.tdf" "" { Text "D:/programming/eth-4to1/eth-4to1-sim/db/cntr_i3b.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513038536318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513038536318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_i3b out_fifo_network:outnet\|out_node_fifo:genloop\[0\].fi\|scfifo:scfifo_component\|scfifo_2sd1:auto_generated\|a_dpfifo_ljd1:dpfifo\|cntr_i3b:rd_ptr_msb " "Elaborating entity \"cntr_i3b\" for hierarchy \"out_fifo_network:outnet\|out_node_fifo:genloop\[0\].fi\|scfifo:scfifo_component\|scfifo_2sd1:auto_generated\|a_dpfifo_ljd1:dpfifo\|cntr_i3b:rd_ptr_msb\"" {  } { { "db/a_dpfifo_ljd1.tdf" "rd_ptr_msb" { Text "D:/programming/eth-4to1/eth-4to1-sim/db/a_dpfifo_ljd1.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513038536318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_v37.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_v37.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_v37 " "Found entity 1: cntr_v37" {  } { { "db/cntr_v37.tdf" "" { Text "D:/programming/eth-4to1/eth-4to1-sim/db/cntr_v37.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513038536357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513038536357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_v37 out_fifo_network:outnet\|out_node_fifo:genloop\[0\].fi\|scfifo:scfifo_component\|scfifo_2sd1:auto_generated\|a_dpfifo_ljd1:dpfifo\|cntr_v37:usedw_counter " "Elaborating entity \"cntr_v37\" for hierarchy \"out_fifo_network:outnet\|out_node_fifo:genloop\[0\].fi\|scfifo:scfifo_component\|scfifo_2sd1:auto_generated\|a_dpfifo_ljd1:dpfifo\|cntr_v37:usedw_counter\"" {  } { { "db/a_dpfifo_ljd1.tdf" "usedw_counter" { Text "D:/programming/eth-4to1/eth-4to1-sim/db/a_dpfifo_ljd1.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513038536358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_j3b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_j3b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_j3b " "Found entity 1: cntr_j3b" {  } { { "db/cntr_j3b.tdf" "" { Text "D:/programming/eth-4to1/eth-4to1-sim/db/cntr_j3b.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513038536397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513038536397 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_j3b out_fifo_network:outnet\|out_node_fifo:genloop\[0\].fi\|scfifo:scfifo_component\|scfifo_2sd1:auto_generated\|a_dpfifo_ljd1:dpfifo\|cntr_j3b:wr_ptr " "Elaborating entity \"cntr_j3b\" for hierarchy \"out_fifo_network:outnet\|out_node_fifo:genloop\[0\].fi\|scfifo:scfifo_component\|scfifo_2sd1:auto_generated\|a_dpfifo_ljd1:dpfifo\|cntr_j3b:wr_ptr\"" {  } { { "db/a_dpfifo_ljd1.tdf" "wr_ptr" { Text "D:/programming/eth-4to1/eth-4to1-sim/db/a_dpfifo_ljd1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513038536397 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hardmatchblock hardmatchblock:pnode_gen\[0\].mb " "Elaborating entity \"hardmatchblock\" for hierarchy \"hardmatchblock:pnode_gen\[0\].mb\"" {  } { { "eth4to1sim.sv" "pnode_gen\[0\].mb" { Text "D:/programming/eth-4to1/eth-4to1-sim/eth4to1sim.sv" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513038536955 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "header_capture hardmatchblock:pnode_gen\[0\].mb\|header_capture:headercap " "Elaborating entity \"header_capture\" for hierarchy \"hardmatchblock:pnode_gen\[0\].mb\|header_capture:headercap\"" {  } { { "../hardmatchblock.sv" "headercap" { Text "D:/programming/eth-4to1/hardmatchblock.sv" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513038536965 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "17 16 headercap.sv(102) " "Verilog HDL assignment warning at headercap.sv(102): truncated value with size 17 to match size of target (16)" {  } { { "../headercap.sv" "" { Text "D:/programming/eth-4to1/headercap.sv" 102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1513038537043 "|eth4to1sim|hardmatchblock:pnode_gen[0].mb|header_capture:headercap"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 headercap.sv(127) " "Verilog HDL assignment warning at headercap.sv(127): truncated value with size 16 to match size of target (8)" {  } { { "../headercap.sv" "" { Text "D:/programming/eth-4to1/headercap.sv" 127 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1513038537043 "|eth4to1sim|hardmatchblock:pnode_gen[0].mb|header_capture:headercap"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "121 120 headercap.sv(155) " "Verilog HDL assignment warning at headercap.sv(155): truncated value with size 121 to match size of target (120)" {  } { { "../headercap.sv" "" { Text "D:/programming/eth-4to1/headercap.sv" 155 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1513038537044 "|eth4to1sim|hardmatchblock:pnode_gen[0].mb|header_capture:headercap"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "allrules hardmatchblock:pnode_gen\[0\].mb\|allrules:match " "Elaborating entity \"allrules\" for hierarchy \"hardmatchblock:pnode_gen\[0\].mb\|allrules:match\"" {  } { { "../hardmatchblock.sv" "match" { Text "D:/programming/eth-4to1/hardmatchblock.sv" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513038537079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hardmatchblock hardmatchblock:pnode_gen\[1\].mb " "Elaborating entity \"hardmatchblock\" for hierarchy \"hardmatchblock:pnode_gen\[1\].mb\"" {  } { { "eth4to1sim.sv" "pnode_gen\[1\].mb" { Text "D:/programming/eth-4to1/eth-4to1-sim/eth4to1sim.sv" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513038537209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hardmatchblock hardmatchblock:pnode_gen\[2\].mb " "Elaborating entity \"hardmatchblock\" for hierarchy \"hardmatchblock:pnode_gen\[2\].mb\"" {  } { { "eth4to1sim.sv" "pnode_gen\[2\].mb" { Text "D:/programming/eth-4to1/eth-4to1-sim/eth4to1sim.sv" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513038537222 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hardmatchblock hardmatchblock:pnode_gen\[3\].mb " "Elaborating entity \"hardmatchblock\" for hierarchy \"hardmatchblock:pnode_gen\[3\].mb\"" {  } { { "eth4to1sim.sv" "pnode_gen\[3\].mb" { Text "D:/programming/eth-4to1/eth-4to1-sim/eth4to1sim.sv" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513038537235 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "packetstorage:ps\|packettable:PT\|altsyncram:altsyncram_component\|altsyncram_5q22:auto_generated\|q_b\[19\] " "Synthesized away node \"packetstorage:ps\|packettable:PT\|altsyncram:altsyncram_component\|altsyncram_5q22:auto_generated\|q_b\[19\]\"" {  } { { "db/altsyncram_5q22.tdf" "" { Text "D:/programming/eth-4to1/eth-4to1-sim/db/altsyncram_5q22.tdf" 627 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../packettable.v" "" { Text "D:/programming/eth-4to1/packettable.v" 89 0 0 } } { "../packetstorage.sv" "" { Text "D:/programming/eth-4to1/packetstorage.sv" 122 0 0 } } { "eth4to1sim.sv" "" { Text "D:/programming/eth-4to1/eth-4to1-sim/eth4to1sim.sv" 30 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513038537972 "|eth4to1sim|packetstorage:ps|packettable:PT|altsyncram:altsyncram_component|altsyncram_5q22:auto_generated|ram_block1a19"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1513038537972 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1513038537972 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_fifo_network:outnet\|fin\[1\]\[2\] " "Converted tri-state buffer \"out_fifo_network:outnet\|fin\[1\]\[2\]\" feeding internal logic into a wire" {  } { { "../out_fifo_network.sv" "" { Text "D:/programming/eth-4to1/out_fifo_network.sv" 15 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1513038539069 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_fifo_network:outnet\|fin\[1\]\[1\] " "Converted tri-state buffer \"out_fifo_network:outnet\|fin\[1\]\[1\]\" feeding internal logic into a wire" {  } { { "../out_fifo_network.sv" "" { Text "D:/programming/eth-4to1/out_fifo_network.sv" 15 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1513038539069 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_fifo_network:outnet\|fin\[1\]\[0\] " "Converted tri-state buffer \"out_fifo_network:outnet\|fin\[1\]\[0\]\" feeding internal logic into a wire" {  } { { "../out_fifo_network.sv" "" { Text "D:/programming/eth-4to1/out_fifo_network.sv" 15 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1513038539069 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_fifo_network:outnet\|fin\[0\]\[7\] " "Converted tri-state buffer \"out_fifo_network:outnet\|fin\[0\]\[7\]\" feeding internal logic into a wire" {  } { { "../out_fifo_network.sv" "" { Text "D:/programming/eth-4to1/out_fifo_network.sv" 15 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1513038539069 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_fifo_network:outnet\|fin\[0\]\[6\] " "Converted tri-state buffer \"out_fifo_network:outnet\|fin\[0\]\[6\]\" feeding internal logic into a wire" {  } { { "../out_fifo_network.sv" "" { Text "D:/programming/eth-4to1/out_fifo_network.sv" 15 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1513038539069 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_fifo_network:outnet\|fin\[0\]\[5\] " "Converted tri-state buffer \"out_fifo_network:outnet\|fin\[0\]\[5\]\" feeding internal logic into a wire" {  } { { "../out_fifo_network.sv" "" { Text "D:/programming/eth-4to1/out_fifo_network.sv" 15 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1513038539069 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_fifo_network:outnet\|fin\[0\]\[4\] " "Converted tri-state buffer \"out_fifo_network:outnet\|fin\[0\]\[4\]\" feeding internal logic into a wire" {  } { { "../out_fifo_network.sv" "" { Text "D:/programming/eth-4to1/out_fifo_network.sv" 15 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1513038539069 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_fifo_network:outnet\|fin\[0\]\[3\] " "Converted tri-state buffer \"out_fifo_network:outnet\|fin\[0\]\[3\]\" feeding internal logic into a wire" {  } { { "../out_fifo_network.sv" "" { Text "D:/programming/eth-4to1/out_fifo_network.sv" 15 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1513038539069 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_fifo_network:outnet\|fin\[0\]\[2\] " "Converted tri-state buffer \"out_fifo_network:outnet\|fin\[0\]\[2\]\" feeding internal logic into a wire" {  } { { "../out_fifo_network.sv" "" { Text "D:/programming/eth-4to1/out_fifo_network.sv" 15 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1513038539069 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_fifo_network:outnet\|fin\[0\]\[1\] " "Converted tri-state buffer \"out_fifo_network:outnet\|fin\[0\]\[1\]\" feeding internal logic into a wire" {  } { { "../out_fifo_network.sv" "" { Text "D:/programming/eth-4to1/out_fifo_network.sv" 15 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1513038539069 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_fifo_network:outnet\|fin\[0\]\[0\] " "Converted tri-state buffer \"out_fifo_network:outnet\|fin\[0\]\[0\]\" feeding internal logic into a wire" {  } { { "../out_fifo_network.sv" "" { Text "D:/programming/eth-4to1/out_fifo_network.sv" 15 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1513038539069 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_fifo_network:outnet\|fin\[1\]\[3\] " "Converted tri-state buffer \"out_fifo_network:outnet\|fin\[1\]\[3\]\" feeding internal logic into a wire" {  } { { "../out_fifo_network.sv" "" { Text "D:/programming/eth-4to1/out_fifo_network.sv" 15 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1513038539069 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_fifo_network:outnet\|fin\[1\]\[4\] " "Converted tri-state buffer \"out_fifo_network:outnet\|fin\[1\]\[4\]\" feeding internal logic into a wire" {  } { { "../out_fifo_network.sv" "" { Text "D:/programming/eth-4to1/out_fifo_network.sv" 15 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1513038539069 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_fifo_network:outnet\|fin\[1\]\[5\] " "Converted tri-state buffer \"out_fifo_network:outnet\|fin\[1\]\[5\]\" feeding internal logic into a wire" {  } { { "../out_fifo_network.sv" "" { Text "D:/programming/eth-4to1/out_fifo_network.sv" 15 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1513038539069 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_fifo_network:outnet\|fin\[1\]\[6\] " "Converted tri-state buffer \"out_fifo_network:outnet\|fin\[1\]\[6\]\" feeding internal logic into a wire" {  } { { "../out_fifo_network.sv" "" { Text "D:/programming/eth-4to1/out_fifo_network.sv" 15 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1513038539069 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_fifo_network:outnet\|fin\[1\]\[7\] " "Converted tri-state buffer \"out_fifo_network:outnet\|fin\[1\]\[7\]\" feeding internal logic into a wire" {  } { { "../out_fifo_network.sv" "" { Text "D:/programming/eth-4to1/out_fifo_network.sv" 15 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1513038539069 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_fifo_network:outnet\|fin\[2\]\[0\] " "Converted tri-state buffer \"out_fifo_network:outnet\|fin\[2\]\[0\]\" feeding internal logic into a wire" {  } { { "../out_fifo_network.sv" "" { Text "D:/programming/eth-4to1/out_fifo_network.sv" 15 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1513038539069 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_fifo_network:outnet\|fin\[2\]\[1\] " "Converted tri-state buffer \"out_fifo_network:outnet\|fin\[2\]\[1\]\" feeding internal logic into a wire" {  } { { "../out_fifo_network.sv" "" { Text "D:/programming/eth-4to1/out_fifo_network.sv" 15 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1513038539069 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_fifo_network:outnet\|fin\[2\]\[2\] " "Converted tri-state buffer \"out_fifo_network:outnet\|fin\[2\]\[2\]\" feeding internal logic into a wire" {  } { { "../out_fifo_network.sv" "" { Text "D:/programming/eth-4to1/out_fifo_network.sv" 15 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1513038539069 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_fifo_network:outnet\|fin\[2\]\[3\] " "Converted tri-state buffer \"out_fifo_network:outnet\|fin\[2\]\[3\]\" feeding internal logic into a wire" {  } { { "../out_fifo_network.sv" "" { Text "D:/programming/eth-4to1/out_fifo_network.sv" 15 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1513038539069 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_fifo_network:outnet\|fin\[2\]\[4\] " "Converted tri-state buffer \"out_fifo_network:outnet\|fin\[2\]\[4\]\" feeding internal logic into a wire" {  } { { "../out_fifo_network.sv" "" { Text "D:/programming/eth-4to1/out_fifo_network.sv" 15 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1513038539069 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_fifo_network:outnet\|fin\[2\]\[5\] " "Converted tri-state buffer \"out_fifo_network:outnet\|fin\[2\]\[5\]\" feeding internal logic into a wire" {  } { { "../out_fifo_network.sv" "" { Text "D:/programming/eth-4to1/out_fifo_network.sv" 15 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1513038539069 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_fifo_network:outnet\|fin\[2\]\[6\] " "Converted tri-state buffer \"out_fifo_network:outnet\|fin\[2\]\[6\]\" feeding internal logic into a wire" {  } { { "../out_fifo_network.sv" "" { Text "D:/programming/eth-4to1/out_fifo_network.sv" 15 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1513038539069 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_fifo_network:outnet\|fin\[2\]\[7\] " "Converted tri-state buffer \"out_fifo_network:outnet\|fin\[2\]\[7\]\" feeding internal logic into a wire" {  } { { "../out_fifo_network.sv" "" { Text "D:/programming/eth-4to1/out_fifo_network.sv" 15 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1513038539069 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_fifo_network:outnet\|fin\[3\]\[0\] " "Converted tri-state buffer \"out_fifo_network:outnet\|fin\[3\]\[0\]\" feeding internal logic into a wire" {  } { { "../out_fifo_network.sv" "" { Text "D:/programming/eth-4to1/out_fifo_network.sv" 15 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1513038539069 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_fifo_network:outnet\|fin\[3\]\[1\] " "Converted tri-state buffer \"out_fifo_network:outnet\|fin\[3\]\[1\]\" feeding internal logic into a wire" {  } { { "../out_fifo_network.sv" "" { Text "D:/programming/eth-4to1/out_fifo_network.sv" 15 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1513038539069 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_fifo_network:outnet\|fin\[3\]\[2\] " "Converted tri-state buffer \"out_fifo_network:outnet\|fin\[3\]\[2\]\" feeding internal logic into a wire" {  } { { "../out_fifo_network.sv" "" { Text "D:/programming/eth-4to1/out_fifo_network.sv" 15 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1513038539069 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_fifo_network:outnet\|fin\[3\]\[3\] " "Converted tri-state buffer \"out_fifo_network:outnet\|fin\[3\]\[3\]\" feeding internal logic into a wire" {  } { { "../out_fifo_network.sv" "" { Text "D:/programming/eth-4to1/out_fifo_network.sv" 15 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1513038539069 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_fifo_network:outnet\|fin\[3\]\[4\] " "Converted tri-state buffer \"out_fifo_network:outnet\|fin\[3\]\[4\]\" feeding internal logic into a wire" {  } { { "../out_fifo_network.sv" "" { Text "D:/programming/eth-4to1/out_fifo_network.sv" 15 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1513038539069 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_fifo_network:outnet\|fin\[3\]\[5\] " "Converted tri-state buffer \"out_fifo_network:outnet\|fin\[3\]\[5\]\" feeding internal logic into a wire" {  } { { "../out_fifo_network.sv" "" { Text "D:/programming/eth-4to1/out_fifo_network.sv" 15 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1513038539069 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_fifo_network:outnet\|fin\[3\]\[6\] " "Converted tri-state buffer \"out_fifo_network:outnet\|fin\[3\]\[6\]\" feeding internal logic into a wire" {  } { { "../out_fifo_network.sv" "" { Text "D:/programming/eth-4to1/out_fifo_network.sv" 15 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1513038539069 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_fifo_network:outnet\|fin\[3\]\[7\] " "Converted tri-state buffer \"out_fifo_network:outnet\|fin\[3\]\[7\]\" feeding internal logic into a wire" {  } { { "../out_fifo_network.sv" "" { Text "D:/programming/eth-4to1/out_fifo_network.sv" 15 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1513038539069 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1513038539069 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1513038571194 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "16 " "16 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1513038574490 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1513038575570 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513038575570 ""}
{ "Critical Warning" "WCUT_CUT_VIRTUAL_CLK_PIN_MADE_VIRTUAL" "clock~input " "clock port is fed by virtual pin \"clock~input\"; timing analysis treats input to the clock port as a ripple clock" {  } {  } 1 15725 "clock port is fed by virtual pin \"%1!s!\"; timing analysis treats input to the clock port as a ripple clock" 0 0 "Analysis & Synthesis" 0 -1 1513038576699 ""}
{ "Info" "ICUT_CUT_NUMBER_VIRTUAL_IO" "140 " "Design contains 140 virtual pins; timing numbers associated with paths containing virtual pins are estimates" { { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "instream_ready " "Pin \"instream_ready\" is virtual output pin" {  } { { "eth4to1sim.sv" "" { Text "D:/programming/eth-4to1/eth-4to1-sim/eth4to1sim.sv" 8 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1513038576700 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "sendstream_data\[0\] " "Pin \"sendstream_data\[0\]\" is virtual output pin" {  } { { "eth4to1sim.sv" "" { Text "D:/programming/eth-4to1/eth-4to1-sim/eth4to1sim.sv" 10 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1513038576700 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "sendstream_data\[1\] " "Pin \"sendstream_data\[1\]\" is virtual output pin" {  } { { "eth4to1sim.sv" "" { Text "D:/programming/eth-4to1/eth-4to1-sim/eth4to1sim.sv" 10 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1513038576700 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "sendstream_data\[2\] " "Pin \"sendstream_data\[2\]\" is virtual output pin" {  } { { "eth4to1sim.sv" "" { Text "D:/programming/eth-4to1/eth-4to1-sim/eth4to1sim.sv" 10 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1513038576700 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "sendstream_data\[3\] " "Pin \"sendstream_data\[3\]\" is virtual output pin" {  } { { "eth4to1sim.sv" "" { Text "D:/programming/eth-4to1/eth-4to1-sim/eth4to1sim.sv" 10 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1513038576700 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "sendstream_data\[4\] " "Pin \"sendstream_data\[4\]\" is virtual output pin" {  } { { "eth4to1sim.sv" "" { Text "D:/programming/eth-4to1/eth-4to1-sim/eth4to1sim.sv" 10 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1513038576700 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "sendstream_data\[5\] " "Pin \"sendstream_data\[5\]\" is virtual output pin" {  } { { "eth4to1sim.sv" "" { Text "D:/programming/eth-4to1/eth-4to1-sim/eth4to1sim.sv" 10 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1513038576700 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "sendstream_data\[6\] " "Pin \"sendstream_data\[6\]\" is virtual output pin" {  } { { "eth4to1sim.sv" "" { Text "D:/programming/eth-4to1/eth-4to1-sim/eth4to1sim.sv" 10 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1513038576700 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "sendstream_data\[7\] " "Pin \"sendstream_data\[7\]\" is virtual output pin" {  } { { "eth4to1sim.sv" "" { Text "D:/programming/eth-4to1/eth-4to1-sim/eth4to1sim.sv" 10 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1513038576700 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "sendstream_data\[8\] " "Pin \"sendstream_data\[8\]\" is virtual output pin" {  } { { "eth4to1sim.sv" "" { Text "D:/programming/eth-4to1/eth-4to1-sim/eth4to1sim.sv" 10 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1513038576700 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "sendstream_data\[9\] " "Pin \"sendstream_data\[9\]\" is virtual output pin" {  } { { "eth4to1sim.sv" "" { Text "D:/programming/eth-4to1/eth-4to1-sim/eth4to1sim.sv" 10 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1513038576700 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "sendstream_data\[10\] " "Pin \"sendstream_data\[10\]\" is virtual output pin" {  } { { "eth4to1sim.sv" "" { Text "D:/programming/eth-4to1/eth-4to1-sim/eth4to1sim.sv" 10 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1513038576700 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "sendstream_data\[11\] " "Pin \"sendstream_data\[11\]\" is virtual output pin" {  } { { "eth4to1sim.sv" "" { Text "D:/programming/eth-4to1/eth-4to1-sim/eth4to1sim.sv" 10 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1513038576700 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "sendstream_data\[12\] " "Pin \"sendstream_data\[12\]\" is virtual output pin" {  } { { "eth4to1sim.sv" "" { Text "D:/programming/eth-4to1/eth-4to1-sim/eth4to1sim.sv" 10 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1513038576700 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "sendstream_data\[13\] " "Pin \"sendstream_data\[13\]\" is virtual output pin" {  } { { "eth4to1sim.sv" "" { Text "D:/programming/eth-4to1/eth-4to1-sim/eth4to1sim.sv" 10 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1513038576700 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "sendstream_data\[14\] " "Pin \"sendstream_data\[14\]\" is virtual output pin" {  } { { "eth4to1sim.sv" "" { Text "D:/programming/eth-4to1/eth-4to1-sim/eth4to1sim.sv" 10 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1513038576700 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "sendstream_data\[15\] " "Pin \"sendstream_data\[15\]\" is virtual output pin" {  } { { "eth4to1sim.sv" "" { Text "D:/programming/eth-4to1/eth-4to1-sim/eth4to1sim.sv" 10 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1513038576700 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "sendstream_data\[16\] " "Pin \"sendstream_data\[16\]\" is virtual output pin" {  } { { "eth4to1sim.sv" "" { Text "D:/programming/eth-4to1/eth-4to1-sim/eth4to1sim.sv" 10 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1513038576700 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "sendstream_data\[17\] " "Pin \"sendstream_data\[17\]\" is virtual output pin" {  } { { "eth4to1sim.sv" "" { Text "D:/programming/eth-4to1/eth-4to1-sim/eth4to1sim.sv" 10 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1513038576700 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "sendstream_data\[18\] " "Pin \"sendstream_data\[18\]\" is virtual output pin" {  } { { "eth4to1sim.sv" "" { Text "D:/programming/eth-4to1/eth-4to1-sim/eth4to1sim.sv" 10 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1513038576700 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "sendstream_data\[19\] " "Pin \"sendstream_data\[19\]\" is virtual output pin" {  } { { "eth4to1sim.sv" "" { Text "D:/programming/eth-4to1/eth-4to1-sim/eth4to1sim.sv" 10 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1513038576700 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "sendstream_data\[20\] " "Pin \"sendstream_data\[20\]\" is virtual output pin" {  } { { "eth4to1sim.sv" "" { Text "D:/programming/eth-4to1/eth-4to1-sim/eth4to1sim.sv" 10 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1513038576700 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "sendstream_data\[21\] " "Pin \"sendstream_data\[21\]\" is virtual output pin" {  } { { "eth4to1sim.sv" "" { Text "D:/programming/eth-4to1/eth-4to1-sim/eth4to1sim.sv" 10 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1513038576700 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "sendstream_data\[22\] " "Pin \"sendstream_data\[22\]\" is virtual output pin" {  } { { "eth4to1sim.sv" "" { Text "D:/programming/eth-4to1/eth-4to1-sim/eth4to1sim.sv" 10 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1513038576700 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "sendstream_data\[23\] " "Pin \"sendstream_data\[23\]\" is virtual output pin" {  } { { "eth4to1sim.sv" "" { Text "D:/programming/eth-4to1/eth-4to1-sim/eth4to1sim.sv" 10 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1513038576700 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "sendstream_data\[24\] " "Pin \"sendstream_data\[24\]\" is virtual output pin" {  } { { "eth4to1sim.sv" "" { Text "D:/programming/eth-4to1/eth-4to1-sim/eth4to1sim.sv" 10 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1513038576700 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "sendstream_data\[25\] " "Pin \"sendstream_data\[25\]\" is virtual output pin" {  } { { "eth4to1sim.sv" "" { Text "D:/programming/eth-4to1/eth-4to1-sim/eth4to1sim.sv" 10 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1513038576700 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "sendstream_data\[26\] " "Pin \"sendstream_data\[26\]\" is virtual output pin" {  } { { "eth4to1sim.sv" "" { Text "D:/programming/eth-4to1/eth-4to1-sim/eth4to1sim.sv" 10 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1513038576700 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "sendstream_data\[27\] " "Pin \"sendstream_data\[27\]\" is virtual output pin" {  } { { "eth4to1sim.sv" "" { Text "D:/programming/eth-4to1/eth-4to1-sim/eth4to1sim.sv" 10 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1513038576700 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "sendstream_data\[28\] " "Pin \"sendstream_data\[28\]\" is virtual output pin" {  } { { "eth4to1sim.sv" "" { Text "D:/programming/eth-4to1/eth-4to1-sim/eth4to1sim.sv" 10 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1513038576700 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "sendstream_data\[29\] " "Pin \"sendstream_data\[29\]\" is virtual output pin" {  } { { "eth4to1sim.sv" "" { Text "D:/programming/eth-4to1/eth-4to1-sim/eth4to1sim.sv" 10 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1513038576700 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "sendstream_data\[30\] " "Pin \"sendstream_data\[30\]\" is virtual output pin" {  } { { "eth4to1sim.sv" "" { Text "D:/programming/eth-4to1/eth-4to1-sim/eth4to1sim.sv" 10 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1513038576700 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "sendstream_data\[31\] " "Pin \"sendstream_data\[31\]\" is virtual output pin" {  } { { "eth4to1sim.sv" "" { Text "D:/programming/eth-4to1/eth-4to1-sim/eth4to1sim.sv" 10 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1513038576700 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "sendstream_data\[32\] " "Pin \"sendstream_data\[32\]\" is virtual output pin" {  } { { "eth4to1sim.sv" "" { Text "D:/programming/eth-4to1/eth-4to1-sim/eth4to1sim.sv" 10 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1513038576700 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "sendstream_data\[33\] " "Pin \"sendstream_data\[33\]\" is virtual output pin" {  } { { "eth4to1sim.sv" "" { Text "D:/programming/eth-4to1/eth-4to1-sim/eth4to1sim.sv" 10 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1513038576700 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "sendstream_data\[34\] " "Pin \"sendstream_data\[34\]\" is virtual output pin" {  } { { "eth4to1sim.sv" "" { Text "D:/programming/eth-4to1/eth-4to1-sim/eth4to1sim.sv" 10 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1513038576700 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "sendstream_data\[35\] " "Pin \"sendstream_data\[35\]\" is virtual output pin" {  } { { "eth4to1sim.sv" "" { Text "D:/programming/eth-4to1/eth-4to1-sim/eth4to1sim.sv" 10 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1513038576700 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "sendstream_data\[36\] " "Pin \"sendstream_data\[36\]\" is virtual output pin" {  } { { "eth4to1sim.sv" "" { Text "D:/programming/eth-4to1/eth-4to1-sim/eth4to1sim.sv" 10 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1513038576700 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "sendstream_data\[37\] " "Pin \"sendstream_data\[37\]\" is virtual output pin" {  } { { "eth4to1sim.sv" "" { Text "D:/programming/eth-4to1/eth-4to1-sim/eth4to1sim.sv" 10 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1513038576700 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "sendstream_data\[38\] " "Pin \"sendstream_data\[38\]\" is virtual output pin" {  } { { "eth4to1sim.sv" "" { Text "D:/programming/eth-4to1/eth-4to1-sim/eth4to1sim.sv" 10 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1513038576700 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "sendstream_data\[39\] " "Pin \"sendstream_data\[39\]\" is virtual output pin" {  } { { "eth4to1sim.sv" "" { Text "D:/programming/eth-4to1/eth-4to1-sim/eth4to1sim.sv" 10 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1513038576700 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "sendstream_data\[40\] " "Pin \"sendstream_data\[40\]\" is virtual output pin" {  } { { "eth4to1sim.sv" "" { Text "D:/programming/eth-4to1/eth-4to1-sim/eth4to1sim.sv" 10 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1513038576700 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "sendstream_data\[41\] " "Pin \"sendstream_data\[41\]\" is virtual output pin" {  } { { "eth4to1sim.sv" "" { Text "D:/programming/eth-4to1/eth-4to1-sim/eth4to1sim.sv" 10 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1513038576700 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "sendstream_data\[42\] " "Pin \"sendstream_data\[42\]\" is virtual output pin" {  } { { "eth4to1sim.sv" "" { Text "D:/programming/eth-4to1/eth-4to1-sim/eth4to1sim.sv" 10 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1513038576700 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "sendstream_data\[43\] " "Pin \"sendstream_data\[43\]\" is virtual output pin" {  } { { "eth4to1sim.sv" "" { Text "D:/programming/eth-4to1/eth-4to1-sim/eth4to1sim.sv" 10 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1513038576700 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "sendstream_data\[44\] " "Pin \"sendstream_data\[44\]\" is virtual output pin" {  } { { "eth4to1sim.sv" "" { Text "D:/programming/eth-4to1/eth-4to1-sim/eth4to1sim.sv" 10 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1513038576700 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "sendstream_data\[45\] " "Pin \"sendstream_data\[45\]\" is virtual output pin" {  } { { "eth4to1sim.sv" "" { Text "D:/programming/eth-4to1/eth-4to1-sim/eth4to1sim.sv" 10 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1513038576700 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "sendstream_data\[46\] " "Pin \"sendstream_data\[46\]\" is virtual output pin" {  } { { "eth4to1sim.sv" "" { Text "D:/programming/eth-4to1/eth-4to1-sim/eth4to1sim.sv" 10 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1513038576700 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "sendstream_data\[47\] " "Pin \"sendstream_data\[47\]\" is virtual output pin" {  } { { "eth4to1sim.sv" "" { Text "D:/programming/eth-4to1/eth-4to1-sim/eth4to1sim.sv" 10 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1513038576700 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "sendstream_data\[48\] " "Pin \"sendstream_data\[48\]\" is virtual output pin" {  } { { "eth4to1sim.sv" "" { Text "D:/programming/eth-4to1/eth-4to1-sim/eth4to1sim.sv" 10 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1513038576700 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "sendstream_data\[49\] " "Pin \"sendstream_data\[49\]\" is virtual output pin" {  } { { "eth4to1sim.sv" "" { Text "D:/programming/eth-4to1/eth-4to1-sim/eth4to1sim.sv" 10 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1513038576700 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "sendstream_data\[50\] " "Pin \"sendstream_data\[50\]\" is virtual output pin" {  } { { "eth4to1sim.sv" "" { Text "D:/programming/eth-4to1/eth-4to1-sim/eth4to1sim.sv" 10 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1513038576700 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "sendstream_data\[51\] " "Pin \"sendstream_data\[51\]\" is virtual output pin" {  } { { "eth4to1sim.sv" "" { Text "D:/programming/eth-4to1/eth-4to1-sim/eth4to1sim.sv" 10 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1513038576700 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "sendstream_data\[52\] " "Pin \"sendstream_data\[52\]\" is virtual output pin" {  } { { "eth4to1sim.sv" "" { Text "D:/programming/eth-4to1/eth-4to1-sim/eth4to1sim.sv" 10 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1513038576700 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "sendstream_data\[53\] " "Pin \"sendstream_data\[53\]\" is virtual output pin" {  } { { "eth4to1sim.sv" "" { Text "D:/programming/eth-4to1/eth-4to1-sim/eth4to1sim.sv" 10 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1513038576700 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "sendstream_data\[54\] " "Pin \"sendstream_data\[54\]\" is virtual output pin" {  } { { "eth4to1sim.sv" "" { Text "D:/programming/eth-4to1/eth-4to1-sim/eth4to1sim.sv" 10 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1513038576700 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "sendstream_data\[55\] " "Pin \"sendstream_data\[55\]\" is virtual output pin" {  } { { "eth4to1sim.sv" "" { Text "D:/programming/eth-4to1/eth-4to1-sim/eth4to1sim.sv" 10 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1513038576700 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "sendstream_data\[56\] " "Pin \"sendstream_data\[56\]\" is virtual output pin" {  } { { "eth4to1sim.sv" "" { Text "D:/programming/eth-4to1/eth-4to1-sim/eth4to1sim.sv" 10 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1513038576700 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "sendstream_data\[57\] " "Pin \"sendstream_data\[57\]\" is virtual output pin" {  } { { "eth4to1sim.sv" "" { Text "D:/programming/eth-4to1/eth-4to1-sim/eth4to1sim.sv" 10 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1513038576700 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "sendstream_data\[58\] " "Pin \"sendstream_data\[58\]\" is virtual output pin" {  } { { "eth4to1sim.sv" "" { Text "D:/programming/eth-4to1/eth-4to1-sim/eth4to1sim.sv" 10 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1513038576700 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "sendstream_data\[59\] " "Pin \"sendstream_data\[59\]\" is virtual output pin" {  } { { "eth4to1sim.sv" "" { Text "D:/programming/eth-4to1/eth-4to1-sim/eth4to1sim.sv" 10 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1513038576700 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "sendstream_data\[60\] " "Pin \"sendstream_data\[60\]\" is virtual output pin" {  } { { "eth4to1sim.sv" "" { Text "D:/programming/eth-4to1/eth-4to1-sim/eth4to1sim.sv" 10 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1513038576700 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "sendstream_data\[61\] " "Pin \"sendstream_data\[61\]\" is virtual output pin" {  } { { "eth4to1sim.sv" "" { Text "D:/programming/eth-4to1/eth-4to1-sim/eth4to1sim.sv" 10 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1513038576700 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "sendstream_data\[62\] " "Pin \"sendstream_data\[62\]\" is virtual output pin" {  } { { "eth4to1sim.sv" "" { Text "D:/programming/eth-4to1/eth-4to1-sim/eth4to1sim.sv" 10 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1513038576700 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "sendstream_data\[63\] " "Pin \"sendstream_data\[63\]\" is virtual output pin" {  } { { "eth4to1sim.sv" "" { Text "D:/programming/eth-4to1/eth-4to1-sim/eth4to1sim.sv" 10 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1513038576700 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "sendstream_valid " "Pin \"sendstream_valid\" is virtual output pin" {  } { { "eth4to1sim.sv" "" { Text "D:/programming/eth-4to1/eth-4to1-sim/eth4to1sim.sv" 11 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1513038576700 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "sendstream_sop " "Pin \"sendstream_sop\" is virtual output pin" {  } { { "eth4to1sim.sv" "" { Text "D:/programming/eth-4to1/eth-4to1-sim/eth4to1sim.sv" 12 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1513038576700 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "sendstream_eop " "Pin \"sendstream_eop\" is virtual output pin" {  } { { "eth4to1sim.sv" "" { Text "D:/programming/eth-4to1/eth-4to1-sim/eth4to1sim.sv" 13 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1513038576700 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "sendstream_channel\[0\] " "Pin \"sendstream_channel\[0\]\" is virtual output pin" {  } { { "eth4to1sim.sv" "" { Text "D:/programming/eth-4to1/eth-4to1-sim/eth4to1sim.sv" 14 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1513038576700 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "sendstream_channel\[1\] " "Pin \"sendstream_channel\[1\]\" is virtual output pin" {  } { { "eth4to1sim.sv" "" { Text "D:/programming/eth-4to1/eth-4to1-sim/eth4to1sim.sv" 14 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1513038576700 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "instream_valid " "Pin \"instream_valid\" is virtual input pin" {  } { { "eth4to1sim.sv" "" { Text "D:/programming/eth-4to1/eth-4to1-sim/eth4to1sim.sv" 5 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1513038576700 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "clock " "Pin \"clock\" is virtual input pin" {  } { { "eth4to1sim.sv" "" { Text "D:/programming/eth-4to1/eth-4to1-sim/eth4to1sim.sv" 2 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1513038576700 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "reset " "Pin \"reset\" is virtual input pin" {  } { { "eth4to1sim.sv" "" { Text "D:/programming/eth-4to1/eth-4to1-sim/eth4to1sim.sv" 3 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1513038576700 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "instream_data\[0\] " "Pin \"instream_data\[0\]\" is virtual input pin" {  } { { "eth4to1sim.sv" "" { Text "D:/programming/eth-4to1/eth-4to1-sim/eth4to1sim.sv" 4 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1513038576700 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "instream_data\[1\] " "Pin \"instream_data\[1\]\" is virtual input pin" {  } { { "eth4to1sim.sv" "" { Text "D:/programming/eth-4to1/eth-4to1-sim/eth4to1sim.sv" 4 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1513038576700 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "instream_data\[2\] " "Pin \"instream_data\[2\]\" is virtual input pin" {  } { { "eth4to1sim.sv" "" { Text "D:/programming/eth-4to1/eth-4to1-sim/eth4to1sim.sv" 4 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1513038576700 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "instream_data\[3\] " "Pin \"instream_data\[3\]\" is virtual input pin" {  } { { "eth4to1sim.sv" "" { Text "D:/programming/eth-4to1/eth-4to1-sim/eth4to1sim.sv" 4 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1513038576700 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "instream_data\[4\] " "Pin \"instream_data\[4\]\" is virtual input pin" {  } { { "eth4to1sim.sv" "" { Text "D:/programming/eth-4to1/eth-4to1-sim/eth4to1sim.sv" 4 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1513038576700 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "instream_data\[5\] " "Pin \"instream_data\[5\]\" is virtual input pin" {  } { { "eth4to1sim.sv" "" { Text "D:/programming/eth-4to1/eth-4to1-sim/eth4to1sim.sv" 4 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1513038576700 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "instream_data\[6\] " "Pin \"instream_data\[6\]\" is virtual input pin" {  } { { "eth4to1sim.sv" "" { Text "D:/programming/eth-4to1/eth-4to1-sim/eth4to1sim.sv" 4 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1513038576700 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "instream_data\[7\] " "Pin \"instream_data\[7\]\" is virtual input pin" {  } { { "eth4to1sim.sv" "" { Text "D:/programming/eth-4to1/eth-4to1-sim/eth4to1sim.sv" 4 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1513038576700 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "instream_data\[8\] " "Pin \"instream_data\[8\]\" is virtual input pin" {  } { { "eth4to1sim.sv" "" { Text "D:/programming/eth-4to1/eth-4to1-sim/eth4to1sim.sv" 4 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1513038576700 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "instream_data\[9\] " "Pin \"instream_data\[9\]\" is virtual input pin" {  } { { "eth4to1sim.sv" "" { Text "D:/programming/eth-4to1/eth-4to1-sim/eth4to1sim.sv" 4 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1513038576700 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "instream_data\[10\] " "Pin \"instream_data\[10\]\" is virtual input pin" {  } { { "eth4to1sim.sv" "" { Text "D:/programming/eth-4to1/eth-4to1-sim/eth4to1sim.sv" 4 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1513038576700 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "instream_data\[11\] " "Pin \"instream_data\[11\]\" is virtual input pin" {  } { { "eth4to1sim.sv" "" { Text "D:/programming/eth-4to1/eth-4to1-sim/eth4to1sim.sv" 4 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1513038576700 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "instream_data\[12\] " "Pin \"instream_data\[12\]\" is virtual input pin" {  } { { "eth4to1sim.sv" "" { Text "D:/programming/eth-4to1/eth-4to1-sim/eth4to1sim.sv" 4 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1513038576700 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "instream_data\[13\] " "Pin \"instream_data\[13\]\" is virtual input pin" {  } { { "eth4to1sim.sv" "" { Text "D:/programming/eth-4to1/eth-4to1-sim/eth4to1sim.sv" 4 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1513038576700 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "instream_data\[14\] " "Pin \"instream_data\[14\]\" is virtual input pin" {  } { { "eth4to1sim.sv" "" { Text "D:/programming/eth-4to1/eth-4to1-sim/eth4to1sim.sv" 4 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1513038576700 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "instream_data\[15\] " "Pin \"instream_data\[15\]\" is virtual input pin" {  } { { "eth4to1sim.sv" "" { Text "D:/programming/eth-4to1/eth-4to1-sim/eth4to1sim.sv" 4 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1513038576700 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "instream_data\[16\] " "Pin \"instream_data\[16\]\" is virtual input pin" {  } { { "eth4to1sim.sv" "" { Text "D:/programming/eth-4to1/eth-4to1-sim/eth4to1sim.sv" 4 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1513038576700 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "instream_data\[17\] " "Pin \"instream_data\[17\]\" is virtual input pin" {  } { { "eth4to1sim.sv" "" { Text "D:/programming/eth-4to1/eth-4to1-sim/eth4to1sim.sv" 4 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1513038576700 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "instream_data\[18\] " "Pin \"instream_data\[18\]\" is virtual input pin" {  } { { "eth4to1sim.sv" "" { Text "D:/programming/eth-4to1/eth-4to1-sim/eth4to1sim.sv" 4 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1513038576700 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "instream_data\[19\] " "Pin \"instream_data\[19\]\" is virtual input pin" {  } { { "eth4to1sim.sv" "" { Text "D:/programming/eth-4to1/eth-4to1-sim/eth4to1sim.sv" 4 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1513038576700 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "instream_data\[20\] " "Pin \"instream_data\[20\]\" is virtual input pin" {  } { { "eth4to1sim.sv" "" { Text "D:/programming/eth-4to1/eth-4to1-sim/eth4to1sim.sv" 4 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1513038576700 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "instream_data\[21\] " "Pin \"instream_data\[21\]\" is virtual input pin" {  } { { "eth4to1sim.sv" "" { Text "D:/programming/eth-4to1/eth-4to1-sim/eth4to1sim.sv" 4 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1513038576700 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "instream_data\[22\] " "Pin \"instream_data\[22\]\" is virtual input pin" {  } { { "eth4to1sim.sv" "" { Text "D:/programming/eth-4to1/eth-4to1-sim/eth4to1sim.sv" 4 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1513038576700 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "instream_data\[23\] " "Pin \"instream_data\[23\]\" is virtual input pin" {  } { { "eth4to1sim.sv" "" { Text "D:/programming/eth-4to1/eth-4to1-sim/eth4to1sim.sv" 4 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1513038576700 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "instream_data\[24\] " "Pin \"instream_data\[24\]\" is virtual input pin" {  } { { "eth4to1sim.sv" "" { Text "D:/programming/eth-4to1/eth-4to1-sim/eth4to1sim.sv" 4 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1513038576700 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "instream_data\[25\] " "Pin \"instream_data\[25\]\" is virtual input pin" {  } { { "eth4to1sim.sv" "" { Text "D:/programming/eth-4to1/eth-4to1-sim/eth4to1sim.sv" 4 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1513038576700 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "instream_data\[26\] " "Pin \"instream_data\[26\]\" is virtual input pin" {  } { { "eth4to1sim.sv" "" { Text "D:/programming/eth-4to1/eth-4to1-sim/eth4to1sim.sv" 4 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1513038576700 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "instream_data\[27\] " "Pin \"instream_data\[27\]\" is virtual input pin" {  } { { "eth4to1sim.sv" "" { Text "D:/programming/eth-4to1/eth-4to1-sim/eth4to1sim.sv" 4 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1513038576700 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "instream_data\[28\] " "Pin \"instream_data\[28\]\" is virtual input pin" {  } { { "eth4to1sim.sv" "" { Text "D:/programming/eth-4to1/eth-4to1-sim/eth4to1sim.sv" 4 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1513038576700 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "instream_data\[29\] " "Pin \"instream_data\[29\]\" is virtual input pin" {  } { { "eth4to1sim.sv" "" { Text "D:/programming/eth-4to1/eth-4to1-sim/eth4to1sim.sv" 4 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1513038576700 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "instream_data\[30\] " "Pin \"instream_data\[30\]\" is virtual input pin" {  } { { "eth4to1sim.sv" "" { Text "D:/programming/eth-4to1/eth-4to1-sim/eth4to1sim.sv" 4 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1513038576700 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "instream_data\[31\] " "Pin \"instream_data\[31\]\" is virtual input pin" {  } { { "eth4to1sim.sv" "" { Text "D:/programming/eth-4to1/eth-4to1-sim/eth4to1sim.sv" 4 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1513038576700 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "instream_data\[32\] " "Pin \"instream_data\[32\]\" is virtual input pin" {  } { { "eth4to1sim.sv" "" { Text "D:/programming/eth-4to1/eth-4to1-sim/eth4to1sim.sv" 4 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1513038576700 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "instream_data\[33\] " "Pin \"instream_data\[33\]\" is virtual input pin" {  } { { "eth4to1sim.sv" "" { Text "D:/programming/eth-4to1/eth-4to1-sim/eth4to1sim.sv" 4 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1513038576700 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "instream_data\[34\] " "Pin \"instream_data\[34\]\" is virtual input pin" {  } { { "eth4to1sim.sv" "" { Text "D:/programming/eth-4to1/eth-4to1-sim/eth4to1sim.sv" 4 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1513038576700 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "instream_data\[35\] " "Pin \"instream_data\[35\]\" is virtual input pin" {  } { { "eth4to1sim.sv" "" { Text "D:/programming/eth-4to1/eth-4to1-sim/eth4to1sim.sv" 4 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1513038576700 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "instream_data\[36\] " "Pin \"instream_data\[36\]\" is virtual input pin" {  } { { "eth4to1sim.sv" "" { Text "D:/programming/eth-4to1/eth-4to1-sim/eth4to1sim.sv" 4 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1513038576700 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "instream_data\[37\] " "Pin \"instream_data\[37\]\" is virtual input pin" {  } { { "eth4to1sim.sv" "" { Text "D:/programming/eth-4to1/eth-4to1-sim/eth4to1sim.sv" 4 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1513038576700 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "instream_data\[38\] " "Pin \"instream_data\[38\]\" is virtual input pin" {  } { { "eth4to1sim.sv" "" { Text "D:/programming/eth-4to1/eth-4to1-sim/eth4to1sim.sv" 4 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1513038576700 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "instream_data\[39\] " "Pin \"instream_data\[39\]\" is virtual input pin" {  } { { "eth4to1sim.sv" "" { Text "D:/programming/eth-4to1/eth-4to1-sim/eth4to1sim.sv" 4 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1513038576700 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "instream_data\[40\] " "Pin \"instream_data\[40\]\" is virtual input pin" {  } { { "eth4to1sim.sv" "" { Text "D:/programming/eth-4to1/eth-4to1-sim/eth4to1sim.sv" 4 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1513038576700 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "instream_data\[41\] " "Pin \"instream_data\[41\]\" is virtual input pin" {  } { { "eth4to1sim.sv" "" { Text "D:/programming/eth-4to1/eth-4to1-sim/eth4to1sim.sv" 4 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1513038576700 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "instream_data\[42\] " "Pin \"instream_data\[42\]\" is virtual input pin" {  } { { "eth4to1sim.sv" "" { Text "D:/programming/eth-4to1/eth-4to1-sim/eth4to1sim.sv" 4 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1513038576700 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "instream_data\[43\] " "Pin \"instream_data\[43\]\" is virtual input pin" {  } { { "eth4to1sim.sv" "" { Text "D:/programming/eth-4to1/eth-4to1-sim/eth4to1sim.sv" 4 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1513038576700 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "instream_data\[44\] " "Pin \"instream_data\[44\]\" is virtual input pin" {  } { { "eth4to1sim.sv" "" { Text "D:/programming/eth-4to1/eth-4to1-sim/eth4to1sim.sv" 4 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1513038576700 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "instream_data\[45\] " "Pin \"instream_data\[45\]\" is virtual input pin" {  } { { "eth4to1sim.sv" "" { Text "D:/programming/eth-4to1/eth-4to1-sim/eth4to1sim.sv" 4 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1513038576700 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "instream_data\[46\] " "Pin \"instream_data\[46\]\" is virtual input pin" {  } { { "eth4to1sim.sv" "" { Text "D:/programming/eth-4to1/eth-4to1-sim/eth4to1sim.sv" 4 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1513038576700 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "instream_data\[47\] " "Pin \"instream_data\[47\]\" is virtual input pin" {  } { { "eth4to1sim.sv" "" { Text "D:/programming/eth-4to1/eth-4to1-sim/eth4to1sim.sv" 4 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1513038576700 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "instream_data\[48\] " "Pin \"instream_data\[48\]\" is virtual input pin" {  } { { "eth4to1sim.sv" "" { Text "D:/programming/eth-4to1/eth-4to1-sim/eth4to1sim.sv" 4 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1513038576700 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "instream_data\[49\] " "Pin \"instream_data\[49\]\" is virtual input pin" {  } { { "eth4to1sim.sv" "" { Text "D:/programming/eth-4to1/eth-4to1-sim/eth4to1sim.sv" 4 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1513038576700 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "instream_data\[50\] " "Pin \"instream_data\[50\]\" is virtual input pin" {  } { { "eth4to1sim.sv" "" { Text "D:/programming/eth-4to1/eth-4to1-sim/eth4to1sim.sv" 4 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1513038576700 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "instream_data\[51\] " "Pin \"instream_data\[51\]\" is virtual input pin" {  } { { "eth4to1sim.sv" "" { Text "D:/programming/eth-4to1/eth-4to1-sim/eth4to1sim.sv" 4 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1513038576700 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "instream_data\[52\] " "Pin \"instream_data\[52\]\" is virtual input pin" {  } { { "eth4to1sim.sv" "" { Text "D:/programming/eth-4to1/eth-4to1-sim/eth4to1sim.sv" 4 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1513038576700 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "instream_data\[53\] " "Pin \"instream_data\[53\]\" is virtual input pin" {  } { { "eth4to1sim.sv" "" { Text "D:/programming/eth-4to1/eth-4to1-sim/eth4to1sim.sv" 4 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1513038576700 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "instream_data\[54\] " "Pin \"instream_data\[54\]\" is virtual input pin" {  } { { "eth4to1sim.sv" "" { Text "D:/programming/eth-4to1/eth-4to1-sim/eth4to1sim.sv" 4 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1513038576700 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "instream_data\[55\] " "Pin \"instream_data\[55\]\" is virtual input pin" {  } { { "eth4to1sim.sv" "" { Text "D:/programming/eth-4to1/eth-4to1-sim/eth4to1sim.sv" 4 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1513038576700 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "instream_data\[56\] " "Pin \"instream_data\[56\]\" is virtual input pin" {  } { { "eth4to1sim.sv" "" { Text "D:/programming/eth-4to1/eth-4to1-sim/eth4to1sim.sv" 4 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1513038576700 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "instream_data\[57\] " "Pin \"instream_data\[57\]\" is virtual input pin" {  } { { "eth4to1sim.sv" "" { Text "D:/programming/eth-4to1/eth-4to1-sim/eth4to1sim.sv" 4 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1513038576700 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "instream_data\[58\] " "Pin \"instream_data\[58\]\" is virtual input pin" {  } { { "eth4to1sim.sv" "" { Text "D:/programming/eth-4to1/eth-4to1-sim/eth4to1sim.sv" 4 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1513038576700 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "instream_data\[59\] " "Pin \"instream_data\[59\]\" is virtual input pin" {  } { { "eth4to1sim.sv" "" { Text "D:/programming/eth-4to1/eth-4to1-sim/eth4to1sim.sv" 4 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1513038576700 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "instream_data\[60\] " "Pin \"instream_data\[60\]\" is virtual input pin" {  } { { "eth4to1sim.sv" "" { Text "D:/programming/eth-4to1/eth-4to1-sim/eth4to1sim.sv" 4 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1513038576700 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "instream_data\[61\] " "Pin \"instream_data\[61\]\" is virtual input pin" {  } { { "eth4to1sim.sv" "" { Text "D:/programming/eth-4to1/eth-4to1-sim/eth4to1sim.sv" 4 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1513038576700 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "instream_data\[62\] " "Pin \"instream_data\[62\]\" is virtual input pin" {  } { { "eth4to1sim.sv" "" { Text "D:/programming/eth-4to1/eth-4to1-sim/eth4to1sim.sv" 4 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1513038576700 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "instream_data\[63\] " "Pin \"instream_data\[63\]\" is virtual input pin" {  } { { "eth4to1sim.sv" "" { Text "D:/programming/eth-4to1/eth-4to1-sim/eth4to1sim.sv" 4 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1513038576700 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "sendstream_ready " "Pin \"sendstream_ready\" is virtual input pin" {  } { { "eth4to1sim.sv" "" { Text "D:/programming/eth-4to1/eth-4to1-sim/eth4to1sim.sv" 16 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1513038576700 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "instream_eop " "Pin \"instream_eop\" is virtual input pin" {  } { { "eth4to1sim.sv" "" { Text "D:/programming/eth-4to1/eth-4to1-sim/eth4to1sim.sv" 7 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1513038576700 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "instream_sop " "Pin \"instream_sop\" is virtual input pin" {  } { { "eth4to1sim.sv" "" { Text "D:/programming/eth-4to1/eth-4to1-sim/eth4to1sim.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1513038576700 ""}  } {  } 0 15717 "Design contains %1!d! virtual pins; timing numbers associated with paths containing virtual pins are estimates" 0 0 "Analysis & Synthesis" 0 -1 1513038576700 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4208 " "Implemented 4208 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "0 " "Implemented 0 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1513038576908 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1513038576908 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3805 " "Implemented 3805 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1513038576908 ""} { "Info" "ICUT_CUT_TM_RAMS" "403 " "Implemented 403 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1513038576908 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1513038576908 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 58 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 58 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "784 " "Peak virtual memory: 784 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1513038576942 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 11 19:29:36 2017 " "Processing ended: Mon Dec 11 19:29:36 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1513038576942 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:02 " "Elapsed time: 00:01:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1513038576942 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:04 " "Total CPU time (on all processors): 00:01:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1513038576942 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1513038576942 ""}
