// Seed: 1915389170
module module_0 (
    input  tri   id_0,
    input  tri0  id_1,
    output uwire id_2,
    input  wor   id_3
);
  supply1 id_5 = id_5, id_6 = 1;
  wire id_7;
endmodule
module module_1 (
    input tri id_0,
    inout wor id_1,
    output supply0 id_2,
    output supply0 id_3#(.id_7(1)),
    output supply1 id_4,
    input uwire id_5
);
  module_0 modCall_1 (
      id_0,
      id_5,
      id_4,
      id_0
  );
  assign modCall_1.id_0 = 0;
endmodule
module module_2 #(
    parameter id_4 = 32'd98,
    parameter id_5 = 32'd84
) (
    input wire id_0,
    input tri1 id_1
);
  assign id_3 = id_0;
  module_0 modCall_1 (
      id_3,
      id_1,
      id_3,
      id_0
  );
  assign modCall_1.type_0 = 0;
  defparam id_4.id_5 = 1 - id_0;
endmodule
