SCUBA, Version Diamond_2.2_Production (99)
Wed Jun 26 14:33:30 2013
  
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2013 Lattice Semiconductor Corporation,  All rights reserved.
  
BEGIN SCUBA Module Synthesis
  
    Issued command   : /home/soft/lattice/diamond/2.2_x64/ispfpga/bin/lin64/scuba -w -n fifo_4kx18x9 -lang vhdl -synth synplify -bus_exp 7 -bb -arch ep5c00 -type fifodc -addr_width 11 -data_width 18 -num_words 2048 -rdata_width 9 -no_enable -pe -1 -pf -1 -e 
    Circuit name     : fifo_4kx18x9
    Module type      : ebfifo
    Module Version   : 5.5
    Ports            : 
    Inputs       : Data[17:0], WrClock, RdClock, WrEn, RdEn, Reset, RPReset
    Outputs      : Q[8:0], Empty, Full
    I/O buffer       : not inserted
    EDIF output      : suppressed
    VHDL output      : fifo_4kx18x9.vhd
    VHDL template    : fifo_4kx18x9_tmpl.vhd
    VHDL testbench   : tb_fifo_4kx18x9_tmpl.vhd
    VHDL purpose     : for synthesis and simulation
    Bus notation     : big endian
    Report output    : fifo_4kx18x9.srp
    Estimated Resource Usage:
            LUT : 132
            EBR : 2
            Reg : 128
  
END   SCUBA Module Synthesis

