

================================================================
== Vitis HLS Report for 'erosion'
================================================================
* Date:           Wed Nov  4 16:14:48 2020

* Version:        2020.1 (Build 2902540 on Wed May 27 20:16:15 MDT 2020)
* Project:        erosion
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sfvc784-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 6.528 ns |   2.70 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        ?|        ?|         ?|         ?|    ?|    ?| dataflow |
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------+--------------------------------------+---------+---------+-----------+-----------+---------+---------+---------+
        |                                                 |                                      |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
        |                     Instance                    |                Module                |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
        +-------------------------------------------------+--------------------------------------+---------+---------+-----------+-----------+---------+---------+---------+
        |grp_xferode_1080_1920_3_9_1_0_1921_3_3_s_fu_112  |xferode_1080_1920_3_9_1_0_1921_3_3_s  |  2086087|  2086087| 20.861 ms | 20.861 ms |  2086087|  2086087|   none  |
        |grp_rgb2YCrCb_1080_1920_s_fu_121                 |rgb2YCrCb_1080_1920_s                 |  2073610|  2073610| 20.736 ms | 20.736 ms |  2073610|  2073610|   none  |
        |grp_YCrCb2rgb_1080_1920_s_fu_127                 |YCrCb2rgb_1080_1920_s                 |  2073605|  2073605| 20.736 ms | 20.736 ms |  2073605|  2073605|   none  |
        |grp_Loop_loop_height_proc17_fu_133               |Loop_loop_height_proc17               |        ?|        ?|          ?|          ?|        ?|        ?|   none  |
        |grp_Loop_loop_height_proc1618_fu_152             |Loop_loop_height_proc1618             |  2077921|  2077921| 20.779 ms | 20.779 ms |  2077921|  2077921|   none  |
        |grp_Loop_VITIS_LOOP_339_1_proc_fu_171            |Loop_VITIS_LOOP_339_1_proc            |       11|       11|  0.110 us |  0.110 us |       11|       11|   none  |
        +-------------------------------------------------+--------------------------------------+---------+---------+-----------+-----------+---------+---------+---------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 12, States = { 1 2 3 4 5 6 7 8 9 10 11 12 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.79>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%rgb_src_data = alloca i64" [source/erosion.cpp:327]   --->   Operation 13 'alloca' 'rgb_src_data' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.94> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1920> <FIFO>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%rgb_dst_data = alloca i64" [source/erosion.cpp:329]   --->   Operation 14 'alloca' 'rgb_dst_data' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.94> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1920> <FIFO>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%gray_src_data = alloca i64" [source/erosion.cpp:331]   --->   Operation 15 'alloca' 'gray_src_data' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.94> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1920> <FIFO>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%gray_dst_data = alloca i64" [source/erosion.cpp:333]   --->   Operation 16 'alloca' 'gray_dst_data' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.94> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1920> <FIFO>
ST_1 : Operation 17 [1/1] (0.79ns)   --->   "%kernel_0 = alloca i64" [source/erosion.cpp:336]   --->   Operation 17 'alloca' 'kernel_0' <Predicate = true> <Delay = 0.79>
ST_1 : Operation 18 [1/1] (0.79ns)   --->   "%kernel_1 = alloca i64" [source/erosion.cpp:336]   --->   Operation 18 'alloca' 'kernel_1' <Predicate = true> <Delay = 0.79>
ST_1 : Operation 19 [1/1] (0.79ns)   --->   "%kernel_2 = alloca i64" [source/erosion.cpp:336]   --->   Operation 19 'alloca' 'kernel_2' <Predicate = true> <Delay = 0.79>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 20 [2/2] (0.00ns)   --->   "%call_ln0 = call void @Loop_VITIS_LOOP_339_1_proc, i1 %kernel_0, i1 %kernel_1, i1 %kernel_2"   --->   Operation 20 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 21 [2/2] (0.00ns)   --->   "%call_ln0 = call void @Loop_loop_height_proc17, i24 %src_V_data_V, i3 %src_V_keep_V, i3 %src_V_strb_V, i1 %src_V_user_V, i1 %src_V_last_V, i1 %src_V_id_V, i1 %src_V_dest_V, i24 %rgb_src_data"   --->   Operation 21 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 22 [1/2] (0.00ns)   --->   "%call_ln0 = call void @Loop_VITIS_LOOP_339_1_proc, i1 %kernel_0, i1 %kernel_1, i1 %kernel_2"   --->   Operation 22 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 23 [1/2] (0.00ns)   --->   "%call_ln0 = call void @Loop_loop_height_proc17, i24 %src_V_data_V, i3 %src_V_keep_V, i3 %src_V_strb_V, i1 %src_V_user_V, i1 %src_V_last_V, i1 %src_V_id_V, i1 %src_V_dest_V, i24 %rgb_src_data"   --->   Operation 23 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 24 [2/2] (0.00ns)   --->   "%call_ln348 = call void @rgb2YCrCb<1080, 1920>, i24 %rgb_src_data, i24 %gray_src_data, void %call_ln0" [source/erosion.cpp:348]   --->   Operation 24 'call' 'call_ln348' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 25 [1/2] (0.00ns)   --->   "%call_ln348 = call void @rgb2YCrCb<1080, 1920>, i24 %rgb_src_data, i24 %gray_src_data, void %call_ln0" [source/erosion.cpp:348]   --->   Operation 25 'call' 'call_ln348' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 26 [2/2] (0.00ns)   --->   "%call_ln349 = call void @xferode<1080, 1920, 3, 9, 1, 0, 1921, 3, 3>, i24 %gray_src_data, i24 %gray_dst_data, i1 %kernel_0, i1 %kernel_1, i1 %kernel_2, void %call_ln0, void %call_ln348, void %call_ln0" [source/erosion.cpp:349]   --->   Operation 26 'call' 'call_ln349' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 27 [1/2] (0.00ns)   --->   "%call_ln349 = call void @xferode<1080, 1920, 3, 9, 1, 0, 1921, 3, 3>, i24 %gray_src_data, i24 %gray_dst_data, i1 %kernel_0, i1 %kernel_1, i1 %kernel_2, void %call_ln0, void %call_ln348, void %call_ln0" [source/erosion.cpp:349]   --->   Operation 27 'call' 'call_ln349' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 28 [2/2] (0.00ns)   --->   "%call_ln351 = call void @YCrCb2rgb<1080, 1920>, i24 %gray_dst_data, i24 %rgb_dst_data, void %call_ln349, void %call_ln349" [source/erosion.cpp:351]   --->   Operation 28 'call' 'call_ln351' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 29 [1/2] (0.00ns)   --->   "%call_ln351 = call void @YCrCb2rgb<1080, 1920>, i24 %gray_dst_data, i24 %rgb_dst_data, void %call_ln349, void %call_ln349" [source/erosion.cpp:351]   --->   Operation 29 'call' 'call_ln351' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 30 [2/2] (0.00ns)   --->   "%call_ln0 = call void @Loop_loop_height_proc1618, i24 %rgb_dst_data, i24 %dst_V_data_V, i3 %dst_V_keep_V, i3 %dst_V_strb_V, i1 %dst_V_user_V, i1 %dst_V_last_V, i1 %dst_V_id_V, i1 %dst_V_dest_V, void %call_ln351, void %call_ln351"   --->   Operation 30 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 0.00>
ST_11 : Operation 31 [1/2] (0.00ns)   --->   "%call_ln0 = call void @Loop_loop_height_proc1618, i24 %rgb_dst_data, i24 %dst_V_data_V, i3 %dst_V_keep_V, i3 %dst_V_strb_V, i1 %dst_V_user_V, i1 %dst_V_last_V, i1 %dst_V_id_V, i1 %dst_V_dest_V, void %call_ln351, void %call_ln351"   --->   Operation 31 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 0.00>
ST_12 : Operation 32 [1/1] (0.00ns)   --->   "%specdataflowpipeline_ln0 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32, i32, void @empty_1"   --->   Operation 32 'specdataflowpipeline' 'specdataflowpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 33 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_3"   --->   Operation 33 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32, void @empty_4, i32, i32, void @empty_1, i32, i32, void @empty_1, void @empty_1, void @empty_1, i32, i32, i32, i32, void @empty_1, void @empty_1"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %src_V_data_V, i3 %src_V_keep_V, i3 %src_V_strb_V, i1 %src_V_user_V, i1 %src_V_last_V, i1 %src_V_id_V, i1 %src_V_dest_V, void @empty, i32, i32, void @empty_0, i32, i32, void @empty_1, void @empty_1, void @empty_1, i32, i32, i32, i32, void @empty_1, void @empty_1"   --->   Operation 35 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 36 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i24 %src_V_data_V"   --->   Operation 36 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 37 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i3 %src_V_keep_V"   --->   Operation 37 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 38 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i3 %src_V_strb_V"   --->   Operation 38 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 39 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %src_V_user_V"   --->   Operation 39 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 40 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %src_V_last_V"   --->   Operation 40 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 41 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %src_V_id_V"   --->   Operation 41 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 42 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %src_V_dest_V"   --->   Operation 42 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 43 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %dst_V_data_V, i3 %dst_V_keep_V, i3 %dst_V_strb_V, i1 %dst_V_user_V, i1 %dst_V_last_V, i1 %dst_V_id_V, i1 %dst_V_dest_V, void @empty, i32, i32, void @empty_0, i32, i32, void @empty_1, void @empty_1, void @empty_1, i32, i32, i32, i32, void @empty_1, void @empty_1"   --->   Operation 43 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 44 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i24 %dst_V_data_V"   --->   Operation 44 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 45 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i3 %dst_V_keep_V"   --->   Operation 45 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 46 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i3 %dst_V_strb_V"   --->   Operation 46 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 47 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %dst_V_user_V"   --->   Operation 47 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 48 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %dst_V_last_V"   --->   Operation 48 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 49 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %dst_V_id_V"   --->   Operation 49 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 50 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %dst_V_dest_V"   --->   Operation 50 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 51 [1/1] (0.00ns)   --->   "%empty = specchannel i32 @_ssdm_op_SpecChannel, void @rgb_src_OC_data_str, i32, void @p_str, void @p_str, i32, i32, i24 %rgb_src_data, i24 %rgb_src_data"   --->   Operation 51 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 52 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %rgb_src_data, void @empty_2, i32, i32, void @empty_1, i32, i32, void @empty_1, void @empty_1, void @empty_1, i32, i32, i32, i32, void @empty_1, void @empty_1"   --->   Operation 52 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 53 [1/1] (0.00ns)   --->   "%empty_42 = specchannel i32 @_ssdm_op_SpecChannel, void @rgb_dst_OC_data_str, i32, void @p_str, void @p_str, i32, i32, i24 %rgb_dst_data, i24 %rgb_dst_data"   --->   Operation 53 'specchannel' 'empty_42' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 54 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %rgb_dst_data, void @empty_2, i32, i32, void @empty_1, i32, i32, void @empty_1, void @empty_1, void @empty_1, i32, i32, i32, i32, void @empty_1, void @empty_1"   --->   Operation 54 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 55 [1/1] (0.00ns)   --->   "%empty_43 = specchannel i32 @_ssdm_op_SpecChannel, void @gray_src_OC_data_str, i32, void @p_str, void @p_str, i32, i32, i24 %gray_src_data, i24 %gray_src_data"   --->   Operation 55 'specchannel' 'empty_43' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 56 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %gray_src_data, void @empty_2, i32, i32, void @empty_1, i32, i32, void @empty_1, void @empty_1, void @empty_1, i32, i32, i32, i32, void @empty_1, void @empty_1"   --->   Operation 56 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 57 [1/1] (0.00ns)   --->   "%empty_44 = specchannel i32 @_ssdm_op_SpecChannel, void @gray_dst_OC_data_str, i32, void @p_str, void @p_str, i32, i32, i24 %gray_dst_data, i24 %gray_dst_data"   --->   Operation 57 'specchannel' 'empty_44' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 58 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %gray_dst_data, void @empty_2, i32, i32, void @empty_1, i32, i32, void @empty_1, void @empty_1, void @empty_1, i32, i32, i32, i32, void @empty_1, void @empty_1"   --->   Operation 58 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 59 [1/1] (0.00ns)   --->   "%ret_ln353 = ret" [source/erosion.cpp:353]   --->   Operation 59 'ret' 'ret_ln353' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_none:ce=0
Port [ src_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ src_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ src_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ src_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ src_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ src_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ src_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ dst_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ dst_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ dst_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ dst_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ dst_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ dst_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ dst_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
rgb_src_data             (alloca              ) [ 0011111111111]
rgb_dst_data             (alloca              ) [ 0011111111111]
gray_src_data            (alloca              ) [ 0011111111111]
gray_dst_data            (alloca              ) [ 0011111111111]
kernel_0                 (alloca              ) [ 0011111100000]
kernel_1                 (alloca              ) [ 0011111100000]
kernel_2                 (alloca              ) [ 0011111100000]
call_ln0                 (call                ) [ 0000000000000]
call_ln0                 (call                ) [ 0000000000000]
call_ln348               (call                ) [ 0000000000000]
call_ln349               (call                ) [ 0000000000000]
call_ln351               (call                ) [ 0000000000000]
call_ln0                 (call                ) [ 0000000000000]
specdataflowpipeline_ln0 (specdataflowpipeline) [ 0000000000000]
spectopmodule_ln0        (spectopmodule       ) [ 0000000000000]
specinterface_ln0        (specinterface       ) [ 0000000000000]
specinterface_ln0        (specinterface       ) [ 0000000000000]
specbitsmap_ln0          (specbitsmap         ) [ 0000000000000]
specbitsmap_ln0          (specbitsmap         ) [ 0000000000000]
specbitsmap_ln0          (specbitsmap         ) [ 0000000000000]
specbitsmap_ln0          (specbitsmap         ) [ 0000000000000]
specbitsmap_ln0          (specbitsmap         ) [ 0000000000000]
specbitsmap_ln0          (specbitsmap         ) [ 0000000000000]
specbitsmap_ln0          (specbitsmap         ) [ 0000000000000]
specinterface_ln0        (specinterface       ) [ 0000000000000]
specbitsmap_ln0          (specbitsmap         ) [ 0000000000000]
specbitsmap_ln0          (specbitsmap         ) [ 0000000000000]
specbitsmap_ln0          (specbitsmap         ) [ 0000000000000]
specbitsmap_ln0          (specbitsmap         ) [ 0000000000000]
specbitsmap_ln0          (specbitsmap         ) [ 0000000000000]
specbitsmap_ln0          (specbitsmap         ) [ 0000000000000]
specbitsmap_ln0          (specbitsmap         ) [ 0000000000000]
empty                    (specchannel         ) [ 0000000000000]
specinterface_ln0        (specinterface       ) [ 0000000000000]
empty_42                 (specchannel         ) [ 0000000000000]
specinterface_ln0        (specinterface       ) [ 0000000000000]
empty_43                 (specchannel         ) [ 0000000000000]
specinterface_ln0        (specinterface       ) [ 0000000000000]
empty_44                 (specchannel         ) [ 0000000000000]
specinterface_ln0        (specinterface       ) [ 0000000000000]
ret_ln353                (ret                 ) [ 0000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="src_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="src_V_keep_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="src_V_strb_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="src_V_user_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="src_V_last_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="src_V_id_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="src_V_dest_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="dst_V_data_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="dst_V_keep_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="dst_V_strb_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="dst_V_user_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="dst_V_last_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="dst_V_id_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="dst_V_dest_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Loop_VITIS_LOOP_339_1_proc"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Loop_loop_height_proc17"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rgb2YCrCb<1080, 1920>"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xferode<1080, 1920, 3, 9, 1, 0, 1921, 3, 3>"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="YCrCb2rgb<1080, 1920>"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Loop_loop_height_proc1618"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="rgb_src_OC_data_str"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="rgb_dst_OC_data_str"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="gray_src_OC_data_str"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="gray_dst_OC_data_str"/></StgValue>
</bind>
</comp>

<comp id="84" class="1004" name="rgb_src_data_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="rgb_src_data/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="rgb_dst_data_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="24" slack="7"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="rgb_dst_data/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="gray_src_data_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="1" index="1" bw="24" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="gray_src_data/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="gray_dst_data_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="1" index="1" bw="24" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="gray_dst_data/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="kernel_0_alloca_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="kernel_0/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="kernel_1_alloca_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="kernel_1/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="kernel_2_alloca_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="kernel_2/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="grp_xferode_1080_1920_3_9_1_0_1921_3_3_s_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="0" slack="0"/>
<pin id="114" dir="0" index="1" bw="24" slack="5"/>
<pin id="115" dir="0" index="2" bw="24" slack="5"/>
<pin id="116" dir="0" index="3" bw="1" slack="2147483647"/>
<pin id="117" dir="0" index="4" bw="1" slack="2147483647"/>
<pin id="118" dir="0" index="5" bw="1" slack="2147483647"/>
<pin id="119" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln349/6 "/>
</bind>
</comp>

<comp id="121" class="1004" name="grp_rgb2YCrCb_1080_1920_s_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="0" slack="0"/>
<pin id="123" dir="0" index="1" bw="24" slack="3"/>
<pin id="124" dir="0" index="2" bw="24" slack="3"/>
<pin id="125" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln348/4 "/>
</bind>
</comp>

<comp id="127" class="1004" name="grp_YCrCb2rgb_1080_1920_s_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="0" slack="0"/>
<pin id="129" dir="0" index="1" bw="24" slack="7"/>
<pin id="130" dir="0" index="2" bw="24" slack="7"/>
<pin id="131" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln351/8 "/>
</bind>
</comp>

<comp id="133" class="1004" name="grp_Loop_loop_height_proc17_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="0" slack="0"/>
<pin id="135" dir="0" index="1" bw="24" slack="0"/>
<pin id="136" dir="0" index="2" bw="3" slack="0"/>
<pin id="137" dir="0" index="3" bw="3" slack="0"/>
<pin id="138" dir="0" index="4" bw="1" slack="0"/>
<pin id="139" dir="0" index="5" bw="1" slack="0"/>
<pin id="140" dir="0" index="6" bw="1" slack="0"/>
<pin id="141" dir="0" index="7" bw="1" slack="0"/>
<pin id="142" dir="0" index="8" bw="24" slack="1"/>
<pin id="143" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/2 "/>
</bind>
</comp>

<comp id="152" class="1004" name="grp_Loop_loop_height_proc1618_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="0" slack="0"/>
<pin id="154" dir="0" index="1" bw="24" slack="9"/>
<pin id="155" dir="0" index="2" bw="24" slack="0"/>
<pin id="156" dir="0" index="3" bw="3" slack="0"/>
<pin id="157" dir="0" index="4" bw="3" slack="0"/>
<pin id="158" dir="0" index="5" bw="1" slack="0"/>
<pin id="159" dir="0" index="6" bw="1" slack="0"/>
<pin id="160" dir="0" index="7" bw="1" slack="0"/>
<pin id="161" dir="0" index="8" bw="1" slack="0"/>
<pin id="162" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/10 "/>
</bind>
</comp>

<comp id="171" class="1004" name="grp_Loop_VITIS_LOOP_339_1_proc_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="0" slack="0"/>
<pin id="173" dir="0" index="1" bw="1" slack="2147483647"/>
<pin id="174" dir="0" index="2" bw="1" slack="2147483647"/>
<pin id="175" dir="0" index="3" bw="1" slack="2147483647"/>
<pin id="176" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/2 "/>
</bind>
</comp>

<comp id="178" class="1005" name="rgb_src_data_reg_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="24" slack="1"/>
<pin id="180" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="rgb_src_data "/>
</bind>
</comp>

<comp id="184" class="1005" name="rgb_dst_data_reg_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="24" slack="7"/>
<pin id="186" dir="1" index="1" bw="24" slack="7"/>
</pin_list>
<bind>
<opset="rgb_dst_data "/>
</bind>
</comp>

<comp id="190" class="1005" name="gray_src_data_reg_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="24" slack="3"/>
<pin id="192" dir="1" index="1" bw="24" slack="3"/>
</pin_list>
<bind>
<opset="gray_src_data "/>
</bind>
</comp>

<comp id="196" class="1005" name="gray_dst_data_reg_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="24" slack="5"/>
<pin id="198" dir="1" index="1" bw="24" slack="5"/>
</pin_list>
<bind>
<opset="gray_dst_data "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="87"><net_src comp="28" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="91"><net_src comp="28" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="95"><net_src comp="28" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="99"><net_src comp="28" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="103"><net_src comp="28" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="107"><net_src comp="28" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="111"><net_src comp="28" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="120"><net_src comp="36" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="126"><net_src comp="34" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="132"><net_src comp="38" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="144"><net_src comp="32" pin="0"/><net_sink comp="133" pin=0"/></net>

<net id="145"><net_src comp="0" pin="0"/><net_sink comp="133" pin=1"/></net>

<net id="146"><net_src comp="2" pin="0"/><net_sink comp="133" pin=2"/></net>

<net id="147"><net_src comp="4" pin="0"/><net_sink comp="133" pin=3"/></net>

<net id="148"><net_src comp="6" pin="0"/><net_sink comp="133" pin=4"/></net>

<net id="149"><net_src comp="8" pin="0"/><net_sink comp="133" pin=5"/></net>

<net id="150"><net_src comp="10" pin="0"/><net_sink comp="133" pin=6"/></net>

<net id="151"><net_src comp="12" pin="0"/><net_sink comp="133" pin=7"/></net>

<net id="163"><net_src comp="40" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="164"><net_src comp="14" pin="0"/><net_sink comp="152" pin=2"/></net>

<net id="165"><net_src comp="16" pin="0"/><net_sink comp="152" pin=3"/></net>

<net id="166"><net_src comp="18" pin="0"/><net_sink comp="152" pin=4"/></net>

<net id="167"><net_src comp="20" pin="0"/><net_sink comp="152" pin=5"/></net>

<net id="168"><net_src comp="22" pin="0"/><net_sink comp="152" pin=6"/></net>

<net id="169"><net_src comp="24" pin="0"/><net_sink comp="152" pin=7"/></net>

<net id="170"><net_src comp="26" pin="0"/><net_sink comp="152" pin=8"/></net>

<net id="177"><net_src comp="30" pin="0"/><net_sink comp="171" pin=0"/></net>

<net id="181"><net_src comp="84" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="182"><net_src comp="178" pin="1"/><net_sink comp="133" pin=8"/></net>

<net id="183"><net_src comp="178" pin="1"/><net_sink comp="121" pin=1"/></net>

<net id="187"><net_src comp="88" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="188"><net_src comp="184" pin="1"/><net_sink comp="127" pin=2"/></net>

<net id="189"><net_src comp="184" pin="1"/><net_sink comp="152" pin=1"/></net>

<net id="193"><net_src comp="92" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="194"><net_src comp="190" pin="1"/><net_sink comp="121" pin=2"/></net>

<net id="195"><net_src comp="190" pin="1"/><net_sink comp="112" pin=1"/></net>

<net id="199"><net_src comp="96" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="200"><net_src comp="196" pin="1"/><net_sink comp="112" pin=2"/></net>

<net id="201"><net_src comp="196" pin="1"/><net_sink comp="127" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: dst_V_data_V | {10 11 }
	Port: dst_V_keep_V | {10 11 }
	Port: dst_V_strb_V | {10 11 }
	Port: dst_V_user_V | {10 11 }
	Port: dst_V_last_V | {10 11 }
	Port: dst_V_id_V | {10 11 }
	Port: dst_V_dest_V | {10 11 }
 - Input state : 
	Port: erosion : src_V_data_V | {2 3 }
	Port: erosion : src_V_keep_V | {2 3 }
	Port: erosion : src_V_strb_V | {2 3 }
	Port: erosion : src_V_user_V | {2 3 }
	Port: erosion : src_V_last_V | {2 3 }
	Port: erosion : src_V_id_V | {2 3 }
	Port: erosion : src_V_dest_V | {2 3 }
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------------------|---------|---------|---------|---------|---------|
| Operation|                 Functional Unit                 |   BRAM  |   DSP   |  Delay  |    FF   |   LUT   |
|----------|-------------------------------------------------|---------|---------|---------|---------|---------|
|          | grp_xferode_1080_1920_3_9_1_0_1921_3_3_s_fu_112 |    9    |    0    | 21.6212 |   547   |   3152  |
|          |         grp_rgb2YCrCb_1080_1920_s_fu_121        |    0    |    5    |  5.285  |   235   |   233   |
|   call   |         grp_YCrCb2rgb_1080_1920_s_fu_127        |    0    |    4    |   3.02  |   148   |   256   |
|          |        grp_Loop_loop_height_proc17_fu_133       |    0    |    0    |  0.755  |   246   |   164   |
|          |       grp_Loop_loop_height_proc1618_fu_152      |    0    |    0    | 3.44975 |    73   |   111   |
|          |      grp_Loop_VITIS_LOOP_339_1_proc_fu_171      |    0    |    0    |    0    |    16   |    51   |
|----------|-------------------------------------------------|---------|---------|---------|---------|---------|
|   Total  |                                                 |    9    |    9    |  34.131 |   1265  |   3967  |
|----------|-------------------------------------------------|---------|---------|---------|---------|---------|

Memories:
+--------+--------+--------+--------+
|        |  BRAM  |   FF   |   LUT  |
+--------+--------+--------+--------+
|kernel_0|    0   |    4   |    2   |
|kernel_1|    0   |    4   |    2   |
|kernel_2|    0   |    4   |    2   |
+--------+--------+--------+--------+
|  Total |    0   |   12   |    6   |
+--------+--------+--------+--------+

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|gray_dst_data_reg_196|   24   |
|gray_src_data_reg_190|   24   |
| rgb_dst_data_reg_184|   24   |
| rgb_src_data_reg_178|   24   |
+---------------------+--------+
|        Total        |   96   |
+---------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    9   |    9   |   34   |  1265  |  3967  |
|   Memory  |    0   |    -   |    -   |   12   |    6   |
|Multiplexer|    -   |    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |    -   |   96   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    9   |    9   |   34   |  1373  |  3973  |
+-----------+--------+--------+--------+--------+--------+
