14:11:55 INFO  : Registering command handlers for SDK TCF services
14:11:56 INFO  : Launching XSCT server: xsct.bat -interactive C:\Xilinx\vivado\UART\UART.sdk\temp_xsdb_launch_script.tcl
14:11:58 INFO  : XSCT server has started successfully.
14:11:58 INFO  : Successfully done setting XSCT server connection channel  
14:11:58 INFO  : Successfully done setting SDK workspace  
14:11:58 INFO  : Processing command line option -hwspec C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper.hdf.
14:13:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:13:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:13:40 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/UART_wrapper.bit"
14:13:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:13:46 INFO  : 'fpga -state' command is executed.
14:13:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:13:46 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:13:46 INFO  : 'jtag frequency' command is executed.
14:13:46 INFO  : Sourcing of 'C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:13:46 INFO  : Context for 'APU' is selected.
14:13:46 INFO  : Hardware design information is loaded from 'C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf'.
14:13:46 INFO  : 'configparams force-mem-access 1' command is executed.
14:13:46 INFO  : Context for 'APU' is selected.
14:13:46 INFO  : 'stop' command is executed.
14:13:46 INFO  : 'ps7_init' command is executed.
14:13:46 INFO  : 'ps7_post_config' command is executed.
14:13:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:13:46 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:13:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:13:47 INFO  : The application 'C:/Xilinx/vivado/UART/UART.sdk/UART/Debug/UART.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:13:47 INFO  : 'configparams force-mem-access 0' command is executed.
14:13:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Xilinx/vivado/UART/UART.sdk/UART/Debug/UART.elf
configparams force-mem-access 0
----------------End of Script----------------

14:13:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:13:47 INFO  : 'con' command is executed.
14:13:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:13:47 INFO  : Disconnected from the channel tcfchan#1.
14:15:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:15:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:15:55 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/UART_wrapper.bit"
14:16:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:16:00 INFO  : 'fpga -state' command is executed.
14:16:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:16:00 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:16:00 INFO  : 'jtag frequency' command is executed.
14:16:00 INFO  : Sourcing of 'C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:16:00 INFO  : Context for 'APU' is selected.
14:16:00 INFO  : Hardware design information is loaded from 'C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf'.
14:16:00 INFO  : 'configparams force-mem-access 1' command is executed.
14:16:00 INFO  : Context for 'APU' is selected.
14:16:00 INFO  : 'stop' command is executed.
14:16:00 INFO  : 'ps7_init' command is executed.
14:16:00 INFO  : 'ps7_post_config' command is executed.
14:16:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:16:00 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:16:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:16:00 INFO  : The application 'C:/Xilinx/vivado/UART/UART.sdk/UART/Debug/UART.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:16:00 INFO  : 'configparams force-mem-access 0' command is executed.
14:16:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Xilinx/vivado/UART/UART.sdk/UART/Debug/UART.elf
configparams force-mem-access 0
----------------End of Script----------------

14:16:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:16:00 INFO  : 'con' command is executed.
14:16:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:16:00 INFO  : Disconnected from the channel tcfchan#2.
14:18:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:18:51 INFO  : 'fpga -state' command is executed.
14:18:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:18:51 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:18:51 INFO  : 'jtag frequency' command is executed.
14:18:51 INFO  : Sourcing of 'C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:18:51 INFO  : Context for 'APU' is selected.
14:18:53 INFO  : Hardware design information is loaded from 'C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf'.
14:18:53 INFO  : 'configparams force-mem-access 1' command is executed.
14:18:53 INFO  : Context for 'APU' is selected.
14:18:53 INFO  : 'stop' command is executed.
14:18:53 INFO  : 'ps7_init' command is executed.
14:18:53 INFO  : 'ps7_post_config' command is executed.
14:18:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:18:53 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:18:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:18:54 INFO  : The application 'C:/Xilinx/vivado/UART/UART.sdk/UART/Debug/UART.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:18:54 INFO  : 'configparams force-mem-access 0' command is executed.
14:18:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Xilinx/vivado/UART/UART.sdk/UART/Debug/UART.elf
configparams force-mem-access 0
----------------End of Script----------------

14:18:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:18:54 INFO  : 'con' command is executed.
14:18:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:18:54 INFO  : Disconnected from the channel tcfchan#3.
14:19:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:19:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:19:42 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/UART_wrapper.bit"
14:19:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:19:46 INFO  : 'fpga -state' command is executed.
14:19:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:19:46 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:19:46 INFO  : 'jtag frequency' command is executed.
14:19:46 INFO  : Sourcing of 'C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:19:46 INFO  : Context for 'APU' is selected.
14:19:47 INFO  : Hardware design information is loaded from 'C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf'.
14:19:47 INFO  : 'configparams force-mem-access 1' command is executed.
14:19:47 INFO  : Context for 'APU' is selected.
14:19:47 INFO  : 'stop' command is executed.
14:19:47 INFO  : 'ps7_init' command is executed.
14:19:47 INFO  : 'ps7_post_config' command is executed.
14:19:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:19:47 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:19:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:19:47 INFO  : The application 'C:/Xilinx/vivado/UART/UART.sdk/UART/Debug/UART.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:19:47 INFO  : 'configparams force-mem-access 0' command is executed.
14:19:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Xilinx/vivado/UART/UART.sdk/UART/Debug/UART.elf
configparams force-mem-access 0
----------------End of Script----------------

14:19:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:19:47 INFO  : 'con' command is executed.
14:19:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:19:47 INFO  : Disconnected from the channel tcfchan#4.
14:19:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:19:55 INFO  : 'fpga -state' command is executed.
14:19:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:19:55 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:19:55 INFO  : 'jtag frequency' command is executed.
14:19:55 INFO  : Sourcing of 'C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:19:55 INFO  : Context for 'APU' is selected.
14:19:57 INFO  : Hardware design information is loaded from 'C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf'.
14:19:57 INFO  : 'configparams force-mem-access 1' command is executed.
14:19:57 INFO  : Context for 'APU' is selected.
14:19:57 INFO  : 'stop' command is executed.
14:19:57 INFO  : 'ps7_init' command is executed.
14:19:57 INFO  : 'ps7_post_config' command is executed.
14:19:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:19:57 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:19:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:19:58 INFO  : The application 'C:/Xilinx/vivado/UART/UART.sdk/UART/Debug/UART.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:19:58 INFO  : 'configparams force-mem-access 0' command is executed.
14:19:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Xilinx/vivado/UART/UART.sdk/UART/Debug/UART.elf
configparams force-mem-access 0
----------------End of Script----------------

14:19:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:19:58 INFO  : 'con' command is executed.
14:19:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:19:58 INFO  : Disconnected from the channel tcfchan#5.
14:38:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:38:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:38:31 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/UART_wrapper.bit"
14:38:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:38:36 INFO  : 'fpga -state' command is executed.
14:38:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:38:36 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:38:36 INFO  : 'jtag frequency' command is executed.
14:38:36 INFO  : Sourcing of 'C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:38:36 INFO  : Context for 'APU' is selected.
14:38:36 INFO  : Hardware design information is loaded from 'C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf'.
14:38:36 INFO  : 'configparams force-mem-access 1' command is executed.
14:38:36 INFO  : Context for 'APU' is selected.
14:38:36 INFO  : 'stop' command is executed.
14:38:36 INFO  : 'ps7_init' command is executed.
14:38:36 INFO  : 'ps7_post_config' command is executed.
14:38:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:38:36 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:38:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:38:36 INFO  : The application 'C:/Xilinx/vivado/UART/UART.sdk/UART/Debug/UART.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:38:36 INFO  : 'configparams force-mem-access 0' command is executed.
14:38:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Xilinx/vivado/UART/UART.sdk/UART/Debug/UART.elf
configparams force-mem-access 0
----------------End of Script----------------

14:38:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:38:36 INFO  : 'con' command is executed.
14:38:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:38:36 INFO  : Disconnected from the channel tcfchan#6.
14:38:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:38:46 INFO  : 'fpga -state' command is executed.
14:38:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:38:46 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:38:46 INFO  : 'jtag frequency' command is executed.
14:38:46 INFO  : Sourcing of 'C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:38:46 INFO  : Context for 'APU' is selected.
14:38:48 INFO  : Hardware design information is loaded from 'C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf'.
14:38:48 INFO  : 'configparams force-mem-access 1' command is executed.
14:38:48 INFO  : Context for 'APU' is selected.
14:38:48 INFO  : 'stop' command is executed.
14:38:48 INFO  : 'ps7_init' command is executed.
14:38:48 INFO  : 'ps7_post_config' command is executed.
14:38:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:38:49 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:38:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:38:49 INFO  : The application 'C:/Xilinx/vivado/UART/UART.sdk/UART/Debug/UART.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:38:49 INFO  : 'configparams force-mem-access 0' command is executed.
14:38:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Xilinx/vivado/UART/UART.sdk/UART/Debug/UART.elf
configparams force-mem-access 0
----------------End of Script----------------

14:38:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:38:49 INFO  : 'con' command is executed.
14:38:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:38:49 INFO  : Disconnected from the channel tcfchan#7.
14:39:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:39:48 INFO  : 'fpga -state' command is executed.
14:39:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:39:48 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:39:48 INFO  : 'jtag frequency' command is executed.
14:39:48 INFO  : Sourcing of 'C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:39:48 INFO  : Context for 'APU' is selected.
14:39:50 INFO  : Hardware design information is loaded from 'C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf'.
14:39:50 INFO  : 'configparams force-mem-access 1' command is executed.
14:39:50 INFO  : Context for 'APU' is selected.
14:39:50 INFO  : 'stop' command is executed.
14:39:51 INFO  : 'ps7_init' command is executed.
14:39:51 INFO  : 'ps7_post_config' command is executed.
14:39:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:39:51 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:39:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:39:51 INFO  : The application 'C:/Xilinx/vivado/UART/UART.sdk/UART/Debug/UART.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:39:51 INFO  : 'configparams force-mem-access 0' command is executed.
14:39:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Xilinx/vivado/UART/UART.sdk/UART/Debug/UART.elf
configparams force-mem-access 0
----------------End of Script----------------

14:39:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:39:51 INFO  : 'con' command is executed.
14:39:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:39:51 INFO  : Disconnected from the channel tcfchan#8.
14:52:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:52:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:52:22 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/UART_wrapper.bit"
14:52:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:52:29 INFO  : 'fpga -state' command is executed.
14:52:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:52:29 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:52:29 INFO  : 'jtag frequency' command is executed.
14:52:29 INFO  : Sourcing of 'C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:52:29 INFO  : Context for 'APU' is selected.
14:52:29 INFO  : Hardware design information is loaded from 'C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf'.
14:52:29 INFO  : 'configparams force-mem-access 1' command is executed.
14:52:29 INFO  : Context for 'APU' is selected.
14:52:29 INFO  : 'stop' command is executed.
14:52:29 INFO  : 'ps7_init' command is executed.
14:52:29 INFO  : 'ps7_post_config' command is executed.
14:52:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:52:30 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:52:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:52:30 INFO  : The application 'C:/Xilinx/vivado/UART/UART.sdk/UART/Debug/UART.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:52:30 INFO  : 'configparams force-mem-access 0' command is executed.
14:52:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Xilinx/vivado/UART/UART.sdk/UART/Debug/UART.elf
configparams force-mem-access 0
----------------End of Script----------------

14:52:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:52:30 INFO  : 'con' command is executed.
14:52:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:52:30 INFO  : Disconnected from the channel tcfchan#9.
14:52:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:52:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:52:53 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/UART_wrapper.bit"
14:52:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:52:59 INFO  : 'fpga -state' command is executed.
14:52:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:52:59 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:52:59 INFO  : 'jtag frequency' command is executed.
14:52:59 INFO  : Sourcing of 'C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:52:59 INFO  : Context for 'APU' is selected.
14:52:59 INFO  : Hardware design information is loaded from 'C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf'.
14:52:59 INFO  : 'configparams force-mem-access 1' command is executed.
14:52:59 INFO  : Context for 'APU' is selected.
14:52:59 INFO  : 'stop' command is executed.
14:52:59 INFO  : 'ps7_init' command is executed.
14:52:59 INFO  : 'ps7_post_config' command is executed.
14:52:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:52:59 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:52:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:53:00 INFO  : The application 'C:/Xilinx/vivado/UART/UART.sdk/UART/Debug/UART.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:53:00 INFO  : 'configparams force-mem-access 0' command is executed.
14:53:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Xilinx/vivado/UART/UART.sdk/UART/Debug/UART.elf
configparams force-mem-access 0
----------------End of Script----------------

14:53:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:53:00 INFO  : 'con' command is executed.
14:53:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:53:00 INFO  : Disconnected from the channel tcfchan#10.
14:53:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:53:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:53:27 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/UART_wrapper.bit"
14:53:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:53:31 INFO  : 'fpga -state' command is executed.
14:53:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:53:31 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:53:31 INFO  : 'jtag frequency' command is executed.
14:53:31 INFO  : Sourcing of 'C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:53:31 INFO  : Context for 'APU' is selected.
14:53:32 INFO  : Hardware design information is loaded from 'C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf'.
14:53:32 INFO  : 'configparams force-mem-access 1' command is executed.
14:53:32 INFO  : Context for 'APU' is selected.
14:53:32 INFO  : 'stop' command is executed.
14:53:32 INFO  : 'ps7_init' command is executed.
14:53:32 INFO  : 'ps7_post_config' command is executed.
14:53:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:53:32 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:53:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:53:32 INFO  : The application 'C:/Xilinx/vivado/UART/UART.sdk/UART/Debug/UART.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:53:32 INFO  : 'configparams force-mem-access 0' command is executed.
14:53:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Xilinx/vivado/UART/UART.sdk/UART/Debug/UART.elf
configparams force-mem-access 0
----------------End of Script----------------

14:53:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:53:32 INFO  : 'con' command is executed.
14:53:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:53:32 INFO  : Disconnected from the channel tcfchan#11.
14:53:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:53:40 INFO  : 'fpga -state' command is executed.
14:53:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:53:40 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:53:40 INFO  : 'jtag frequency' command is executed.
14:53:40 INFO  : Sourcing of 'C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:53:40 INFO  : Context for 'APU' is selected.
14:53:42 INFO  : Hardware design information is loaded from 'C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf'.
14:53:42 INFO  : 'configparams force-mem-access 1' command is executed.
14:53:42 INFO  : Context for 'APU' is selected.
14:53:42 INFO  : 'stop' command is executed.
14:53:42 INFO  : 'ps7_init' command is executed.
14:53:42 INFO  : 'ps7_post_config' command is executed.
14:53:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:53:42 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:53:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:53:42 INFO  : The application 'C:/Xilinx/vivado/UART/UART.sdk/UART/Debug/UART.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:53:42 INFO  : 'configparams force-mem-access 0' command is executed.
14:53:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Xilinx/vivado/UART/UART.sdk/UART/Debug/UART.elf
configparams force-mem-access 0
----------------End of Script----------------

14:53:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:53:42 INFO  : 'con' command is executed.
14:53:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:53:42 INFO  : Disconnected from the channel tcfchan#12.
14:54:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:54:17 INFO  : 'fpga -state' command is executed.
14:54:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:54:17 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:54:17 INFO  : 'jtag frequency' command is executed.
14:54:17 INFO  : Sourcing of 'C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:54:17 INFO  : Context for 'APU' is selected.
14:54:19 INFO  : Hardware design information is loaded from 'C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf'.
14:54:19 INFO  : 'configparams force-mem-access 1' command is executed.
14:54:19 INFO  : Context for 'APU' is selected.
14:54:19 INFO  : 'stop' command is executed.
14:54:19 INFO  : 'ps7_init' command is executed.
14:54:19 INFO  : 'ps7_post_config' command is executed.
14:54:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:54:19 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:54:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:54:19 INFO  : The application 'C:/Xilinx/vivado/UART/UART.sdk/UART/Debug/UART.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:54:19 INFO  : 'configparams force-mem-access 0' command is executed.
14:54:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Xilinx/vivado/UART/UART.sdk/UART/Debug/UART.elf
configparams force-mem-access 0
----------------End of Script----------------

14:54:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:54:20 INFO  : 'con' command is executed.
14:54:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:54:20 INFO  : Disconnected from the channel tcfchan#13.
14:57:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:57:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:57:51 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/UART_wrapper.bit"
14:57:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:57:56 INFO  : 'fpga -state' command is executed.
14:57:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:57:56 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:57:56 INFO  : 'jtag frequency' command is executed.
14:57:56 INFO  : Sourcing of 'C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:57:56 INFO  : Context for 'APU' is selected.
14:57:56 INFO  : Hardware design information is loaded from 'C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf'.
14:57:56 INFO  : 'configparams force-mem-access 1' command is executed.
14:57:56 INFO  : Context for 'APU' is selected.
14:57:56 INFO  : 'stop' command is executed.
14:57:57 INFO  : 'ps7_init' command is executed.
14:57:57 INFO  : 'ps7_post_config' command is executed.
14:57:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:57:57 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:57:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:57:57 INFO  : The application 'C:/Xilinx/vivado/UART/UART.sdk/UART/Debug/UART.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:57:57 INFO  : 'configparams force-mem-access 0' command is executed.
14:57:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Xilinx/vivado/UART/UART.sdk/UART/Debug/UART.elf
configparams force-mem-access 0
----------------End of Script----------------

14:57:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:57:57 INFO  : 'con' command is executed.
14:57:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:57:57 INFO  : Disconnected from the channel tcfchan#14.
15:00:53 INFO  : Registering command handlers for SDK TCF services
15:00:54 INFO  : Launching XSCT server: xsct.bat -interactive C:\Xilinx\vivado\UART\UART.sdk\temp_xsdb_launch_script.tcl
15:00:56 INFO  : XSCT server has started successfully.
15:00:56 INFO  : Successfully done setting XSCT server connection channel  
15:00:56 INFO  : Successfully done setting SDK workspace  
15:00:56 INFO  : Processing command line option -hwspec C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper.hdf.
15:00:56 INFO  : Checking for hwspec changes in the project UART_wrapper_hw_platform_0.
15:01:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:01:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:01:06 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/UART_wrapper.bit"
15:01:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:01:19 INFO  : 'fpga -state' command is executed.
15:01:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:01:19 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:01:19 INFO  : 'jtag frequency' command is executed.
15:01:19 INFO  : Sourcing of 'C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:01:19 INFO  : Context for 'APU' is selected.
15:01:19 INFO  : Hardware design information is loaded from 'C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf'.
15:01:19 INFO  : 'configparams force-mem-access 1' command is executed.
15:01:19 INFO  : Context for 'APU' is selected.
15:01:19 INFO  : 'stop' command is executed.
15:01:20 INFO  : 'ps7_init' command is executed.
15:01:20 INFO  : 'ps7_post_config' command is executed.
15:01:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:01:20 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:01:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:01:20 INFO  : The application 'C:/Xilinx/vivado/UART/UART.sdk/UART/Debug/UART.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:01:20 INFO  : 'configparams force-mem-access 0' command is executed.
15:01:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Xilinx/vivado/UART/UART.sdk/UART/Debug/UART.elf
configparams force-mem-access 0
----------------End of Script----------------

15:01:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:01:20 INFO  : 'con' command is executed.
15:01:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:01:20 INFO  : Disconnected from the channel tcfchan#1.
15:33:50 INFO  : Registering command handlers for SDK TCF services
15:33:50 INFO  : Launching XSCT server: xsct.bat -interactive C:\Xilinx\vivado\UART\UART.sdk\temp_xsdb_launch_script.tcl
15:33:53 INFO  : XSCT server has started successfully.
15:33:54 INFO  : Successfully done setting XSCT server connection channel  
15:33:54 INFO  : Successfully done setting SDK workspace  
15:33:54 INFO  : Processing command line option -hwspec C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper.hdf.
15:33:54 INFO  : Checking for hwspec changes in the project UART_wrapper_hw_platform_0.
15:36:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:36:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:36:15 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/UART_wrapper.bit"
15:36:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:36:18 INFO  : 'fpga -state' command is executed.
15:36:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:36:18 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:36:18 INFO  : 'jtag frequency' command is executed.
15:36:18 INFO  : Sourcing of 'C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:36:18 INFO  : Context for 'APU' is selected.
15:36:18 INFO  : Hardware design information is loaded from 'C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf'.
15:36:18 INFO  : 'configparams force-mem-access 1' command is executed.
15:36:18 INFO  : Context for 'APU' is selected.
15:36:18 INFO  : 'stop' command is executed.
15:36:19 INFO  : 'ps7_init' command is executed.
15:36:19 INFO  : 'ps7_post_config' command is executed.
15:36:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:36:19 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:36:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:36:19 INFO  : The application 'C:/Xilinx/vivado/UART/UART.sdk/UART/Debug/UART.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:36:19 INFO  : 'configparams force-mem-access 0' command is executed.
15:36:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Xilinx/vivado/UART/UART.sdk/UART/Debug/UART.elf
configparams force-mem-access 0
----------------End of Script----------------

15:36:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:36:19 INFO  : 'con' command is executed.
15:36:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:36:19 INFO  : Disconnected from the channel tcfchan#1.
16:03:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:03:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:03:14 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/UART_wrapper.bit"
16:03:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:03:18 INFO  : 'fpga -state' command is executed.
16:03:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:03:18 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:03:18 INFO  : 'jtag frequency' command is executed.
16:03:18 INFO  : Sourcing of 'C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:03:18 INFO  : Context for 'APU' is selected.
16:03:18 INFO  : Hardware design information is loaded from 'C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf'.
16:03:18 INFO  : 'configparams force-mem-access 1' command is executed.
16:03:18 INFO  : Context for 'APU' is selected.
16:03:18 INFO  : 'stop' command is executed.
16:03:18 INFO  : 'ps7_init' command is executed.
16:03:18 INFO  : 'ps7_post_config' command is executed.
16:03:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:03:19 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:03:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:03:19 INFO  : The application 'C:/Xilinx/vivado/UART/UART.sdk/UART/Debug/UART.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:03:19 INFO  : 'configparams force-mem-access 0' command is executed.
16:03:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Xilinx/vivado/UART/UART.sdk/UART/Debug/UART.elf
configparams force-mem-access 0
----------------End of Script----------------

16:03:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:03:19 INFO  : 'con' command is executed.
16:03:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:03:19 INFO  : Disconnected from the channel tcfchan#2.
16:15:54 INFO  : Registering command handlers for SDK TCF services
16:15:55 INFO  : Launching XSCT server: xsct.bat -interactive C:\Xilinx\vivado\UART\UART.sdk\temp_xsdb_launch_script.tcl
16:16:02 INFO  : XSCT server has started successfully.
16:16:06 INFO  : Successfully done setting XSCT server connection channel  
16:16:06 INFO  : Processing command line option -hwspec C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper.hdf.
16:16:13 INFO  : Successfully done setting SDK workspace  
16:16:14 INFO  : Checking for hwspec changes in the project UART_wrapper_hw_platform_0.
16:16:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:16:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:16:22 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/UART_wrapper.bit"
16:16:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:16:27 INFO  : 'fpga -state' command is executed.
16:16:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:16:28 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:16:28 INFO  : 'jtag frequency' command is executed.
16:16:28 INFO  : Sourcing of 'C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:16:28 INFO  : Context for 'APU' is selected.
16:16:28 INFO  : Hardware design information is loaded from 'C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf'.
16:16:28 INFO  : 'configparams force-mem-access 1' command is executed.
16:16:28 INFO  : Context for 'APU' is selected.
16:16:28 INFO  : 'stop' command is executed.
16:16:28 INFO  : 'ps7_init' command is executed.
16:16:28 INFO  : 'ps7_post_config' command is executed.
16:16:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:16:28 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:16:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:16:28 INFO  : The application 'C:/Xilinx/vivado/UART/UART.sdk/UART/Debug/UART.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:16:28 INFO  : 'configparams force-mem-access 0' command is executed.
16:16:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Xilinx/vivado/UART/UART.sdk/UART/Debug/UART.elf
configparams force-mem-access 0
----------------End of Script----------------

16:16:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:16:29 INFO  : 'con' command is executed.
16:16:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:16:29 INFO  : Disconnected from the channel tcfchan#1.
16:38:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:38:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:39:00 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/UART_wrapper.bit"
16:39:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:39:03 INFO  : 'fpga -state' command is executed.
16:39:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:39:03 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:39:03 INFO  : 'jtag frequency' command is executed.
16:39:03 INFO  : Sourcing of 'C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:39:03 INFO  : Context for 'APU' is selected.
16:39:03 INFO  : Hardware design information is loaded from 'C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf'.
16:39:03 INFO  : 'configparams force-mem-access 1' command is executed.
16:39:03 INFO  : Context for 'APU' is selected.
16:39:03 INFO  : 'stop' command is executed.
16:39:04 INFO  : 'ps7_init' command is executed.
16:39:04 INFO  : 'ps7_post_config' command is executed.
16:39:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:39:04 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:39:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:39:04 INFO  : The application 'C:/Xilinx/vivado/UART/UART.sdk/UART/Debug/UART.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:39:04 INFO  : 'configparams force-mem-access 0' command is executed.
16:39:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Xilinx/vivado/UART/UART.sdk/UART/Debug/UART.elf
configparams force-mem-access 0
----------------End of Script----------------

16:39:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:39:04 INFO  : 'con' command is executed.
16:39:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:39:04 INFO  : Disconnected from the channel tcfchan#2.
16:47:52 INFO  : Registering command handlers for SDK TCF services
16:47:53 INFO  : Launching XSCT server: xsct.bat -interactive C:\Xilinx\vivado\UART\UART.sdk\temp_xsdb_launch_script.tcl
16:47:57 INFO  : XSCT server has started successfully.
16:48:00 INFO  : Successfully done setting XSCT server connection channel  
16:48:00 INFO  : Successfully done setting SDK workspace  
16:48:00 INFO  : Processing command line option -hwspec C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper.hdf.
16:48:00 INFO  : Checking for hwspec changes in the project UART_wrapper_hw_platform_0.
16:50:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:51:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:51:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:51:12 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/UART_wrapper.bit"
16:51:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:51:18 INFO  : 'fpga -state' command is executed.
16:51:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:51:18 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:51:18 INFO  : 'jtag frequency' command is executed.
16:51:18 INFO  : Sourcing of 'C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:51:18 INFO  : Context for 'APU' is selected.
16:51:18 INFO  : Hardware design information is loaded from 'C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf'.
16:51:18 INFO  : 'configparams force-mem-access 1' command is executed.
16:51:18 INFO  : Context for 'APU' is selected.
16:51:18 INFO  : 'stop' command is executed.
16:51:19 INFO  : 'ps7_init' command is executed.
16:51:19 INFO  : 'ps7_post_config' command is executed.
16:51:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:51:19 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:51:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:51:19 INFO  : The application 'C:/Xilinx/vivado/UART/UART.sdk/UART/Debug/UART.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:51:19 INFO  : 'configparams force-mem-access 0' command is executed.
16:51:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Xilinx/vivado/UART/UART.sdk/UART/Debug/UART.elf
configparams force-mem-access 0
----------------End of Script----------------

16:51:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:51:19 INFO  : 'con' command is executed.
16:51:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:51:19 INFO  : Disconnected from the channel tcfchan#1.
16:51:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:51:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:51:50 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/UART_wrapper.bit"
16:51:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:51:55 INFO  : 'fpga -state' command is executed.
16:51:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:51:55 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:51:55 INFO  : 'jtag frequency' command is executed.
16:51:55 INFO  : Sourcing of 'C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:51:55 INFO  : Context for 'APU' is selected.
16:51:55 INFO  : Hardware design information is loaded from 'C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf'.
16:51:55 INFO  : 'configparams force-mem-access 1' command is executed.
16:51:55 INFO  : Context for 'APU' is selected.
16:51:55 INFO  : 'stop' command is executed.
16:51:55 INFO  : 'ps7_init' command is executed.
16:51:55 INFO  : 'ps7_post_config' command is executed.
16:51:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:51:55 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:51:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:51:56 INFO  : The application 'C:/Xilinx/vivado/UART/UART.sdk/UART/Debug/UART.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:51:56 INFO  : 'configparams force-mem-access 0' command is executed.
16:51:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Xilinx/vivado/UART/UART.sdk/UART/Debug/UART.elf
configparams force-mem-access 0
----------------End of Script----------------

16:51:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:51:56 INFO  : 'con' command is executed.
16:51:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:51:56 INFO  : Disconnected from the channel tcfchan#2.
16:56:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:56:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:56:05 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/UART_wrapper.bit"
16:56:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:56:09 INFO  : 'fpga -state' command is executed.
16:56:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:56:09 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:56:09 INFO  : 'jtag frequency' command is executed.
16:56:09 INFO  : Sourcing of 'C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:56:09 INFO  : Context for 'APU' is selected.
16:56:09 INFO  : Hardware design information is loaded from 'C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf'.
16:56:09 INFO  : 'configparams force-mem-access 1' command is executed.
16:56:09 INFO  : Context for 'APU' is selected.
16:56:09 INFO  : 'stop' command is executed.
16:56:09 INFO  : 'ps7_init' command is executed.
16:56:09 INFO  : 'ps7_post_config' command is executed.
16:56:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:56:09 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:56:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:56:10 INFO  : The application 'C:/Xilinx/vivado/UART/UART.sdk/UART/Debug/UART.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:56:10 INFO  : 'configparams force-mem-access 0' command is executed.
16:56:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Xilinx/vivado/UART/UART.sdk/UART/Debug/UART.elf
configparams force-mem-access 0
----------------End of Script----------------

16:56:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:56:10 INFO  : 'con' command is executed.
16:56:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:56:10 INFO  : Disconnected from the channel tcfchan#3.
17:00:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:00:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:00:42 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/UART_wrapper.bit"
17:00:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:00:48 INFO  : 'fpga -state' command is executed.
17:00:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:00:48 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:00:48 INFO  : 'jtag frequency' command is executed.
17:00:48 INFO  : Sourcing of 'C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:00:48 INFO  : Context for 'APU' is selected.
17:00:48 INFO  : Hardware design information is loaded from 'C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf'.
17:00:48 INFO  : 'configparams force-mem-access 1' command is executed.
17:00:48 INFO  : Context for 'APU' is selected.
17:00:48 INFO  : 'stop' command is executed.
17:00:49 INFO  : 'ps7_init' command is executed.
17:00:49 INFO  : 'ps7_post_config' command is executed.
17:00:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:00:49 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:00:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:00:49 INFO  : The application 'C:/Xilinx/vivado/UART/UART.sdk/UART/Debug/UART.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:00:49 INFO  : 'configparams force-mem-access 0' command is executed.
17:00:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Xilinx/vivado/UART/UART.sdk/UART/Debug/UART.elf
configparams force-mem-access 0
----------------End of Script----------------

17:00:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:00:49 INFO  : 'con' command is executed.
17:00:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:00:49 INFO  : Disconnected from the channel tcfchan#4.
17:07:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:07:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:07:05 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/UART_wrapper.bit"
17:07:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:07:10 INFO  : 'fpga -state' command is executed.
17:07:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:07:10 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:07:10 INFO  : 'jtag frequency' command is executed.
17:07:10 INFO  : Sourcing of 'C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:07:10 INFO  : Context for 'APU' is selected.
17:07:10 INFO  : Hardware design information is loaded from 'C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf'.
17:07:10 INFO  : 'configparams force-mem-access 1' command is executed.
17:07:10 INFO  : Context for 'APU' is selected.
17:07:10 INFO  : 'stop' command is executed.
17:07:11 INFO  : 'ps7_init' command is executed.
17:07:11 INFO  : 'ps7_post_config' command is executed.
17:07:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:07:11 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:07:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:07:11 INFO  : The application 'C:/Xilinx/vivado/UART/UART.sdk/UART/Debug/UART.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:07:11 INFO  : 'configparams force-mem-access 0' command is executed.
17:07:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Xilinx/vivado/UART/UART.sdk/UART/Debug/UART.elf
configparams force-mem-access 0
----------------End of Script----------------

17:07:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:07:11 INFO  : 'con' command is executed.
17:07:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:07:11 INFO  : Disconnected from the channel tcfchan#5.
17:24:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:24:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:24:29 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/UART_wrapper.bit"
17:24:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:24:32 INFO  : 'fpga -state' command is executed.
17:24:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:24:32 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:24:32 INFO  : 'jtag frequency' command is executed.
17:24:32 INFO  : Sourcing of 'C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:24:33 INFO  : Context for 'APU' is selected.
17:24:33 INFO  : Hardware design information is loaded from 'C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf'.
17:24:33 INFO  : 'configparams force-mem-access 1' command is executed.
17:24:33 INFO  : Context for 'APU' is selected.
17:24:33 INFO  : 'stop' command is executed.
17:24:33 INFO  : 'ps7_init' command is executed.
17:24:33 INFO  : 'ps7_post_config' command is executed.
17:24:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:24:33 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:24:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:24:33 INFO  : The application 'C:/Xilinx/vivado/UART/UART.sdk/UART/Debug/UART.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:24:33 INFO  : 'configparams force-mem-access 0' command is executed.
17:24:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Xilinx/vivado/UART/UART.sdk/UART/Debug/UART.elf
configparams force-mem-access 0
----------------End of Script----------------

17:24:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:24:33 INFO  : 'con' command is executed.
17:24:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:24:33 INFO  : Disconnected from the channel tcfchan#6.
17:26:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:26:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:26:29 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/UART_wrapper.bit"
17:26:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:26:34 INFO  : 'fpga -state' command is executed.
17:26:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:26:34 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:26:34 INFO  : 'jtag frequency' command is executed.
17:26:34 INFO  : Sourcing of 'C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:26:34 INFO  : Context for 'APU' is selected.
17:26:34 INFO  : Hardware design information is loaded from 'C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf'.
17:26:34 INFO  : 'configparams force-mem-access 1' command is executed.
17:26:34 INFO  : Context for 'APU' is selected.
17:26:34 INFO  : 'stop' command is executed.
17:26:35 INFO  : 'ps7_init' command is executed.
17:26:35 INFO  : 'ps7_post_config' command is executed.
17:26:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:26:35 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:26:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:26:35 INFO  : The application 'C:/Xilinx/vivado/UART/UART.sdk/UART/Debug/UART.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:26:35 INFO  : 'configparams force-mem-access 0' command is executed.
17:26:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Xilinx/vivado/UART/UART.sdk/UART/Debug/UART.elf
configparams force-mem-access 0
----------------End of Script----------------

17:26:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:26:35 INFO  : 'con' command is executed.
17:26:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:26:35 INFO  : Disconnected from the channel tcfchan#7.
17:27:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:27:08 INFO  : 'fpga -state' command is executed.
17:27:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:27:08 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:27:08 INFO  : 'jtag frequency' command is executed.
17:27:08 INFO  : Sourcing of 'C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:27:08 INFO  : Context for 'APU' is selected.
17:27:11 INFO  : Hardware design information is loaded from 'C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf'.
17:27:11 INFO  : 'configparams force-mem-access 1' command is executed.
17:27:11 INFO  : Context for 'APU' is selected.
17:27:11 INFO  : 'stop' command is executed.
17:27:11 INFO  : 'ps7_init' command is executed.
17:27:11 INFO  : 'ps7_post_config' command is executed.
17:27:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:27:11 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:27:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:27:11 INFO  : The application 'C:/Xilinx/vivado/UART/UART.sdk/UART/Debug/UART.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:27:11 INFO  : 'configparams force-mem-access 0' command is executed.
17:27:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Xilinx/vivado/UART/UART.sdk/UART/Debug/UART.elf
configparams force-mem-access 0
----------------End of Script----------------

17:27:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:27:11 INFO  : 'con' command is executed.
17:27:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:27:11 INFO  : Disconnected from the channel tcfchan#8.
17:27:58 INFO  : Registering command handlers for SDK TCF services
17:27:58 INFO  : Launching XSCT server: xsct.bat -interactive C:\Xilinx\vivado\UART\UART.sdk\temp_xsdb_launch_script.tcl
17:28:00 INFO  : XSCT server has started successfully.
17:28:01 INFO  : Successfully done setting XSCT server connection channel  
17:28:01 INFO  : Successfully done setting SDK workspace  
17:28:01 INFO  : Processing command line option -hwspec C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper.hdf.
17:28:01 INFO  : Checking for hwspec changes in the project UART_wrapper_hw_platform_0.
17:28:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:28:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:28:25 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/UART_wrapper.bit"
17:28:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:28:30 INFO  : 'fpga -state' command is executed.
17:28:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:28:30 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:28:30 INFO  : 'jtag frequency' command is executed.
17:28:30 INFO  : Sourcing of 'C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:28:30 INFO  : Context for 'APU' is selected.
17:28:30 INFO  : Hardware design information is loaded from 'C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf'.
17:28:30 INFO  : 'configparams force-mem-access 1' command is executed.
17:28:30 INFO  : Context for 'APU' is selected.
17:28:30 INFO  : 'stop' command is executed.
17:28:31 INFO  : 'ps7_init' command is executed.
17:28:31 INFO  : 'ps7_post_config' command is executed.
17:28:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:28:31 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:28:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:28:31 INFO  : The application 'C:/Xilinx/vivado/UART/UART.sdk/UART/Debug/UART.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:28:31 INFO  : 'configparams force-mem-access 0' command is executed.
17:28:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Xilinx/vivado/UART/UART.sdk/UART/Debug/UART.elf
configparams force-mem-access 0
----------------End of Script----------------

17:28:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:28:31 INFO  : 'con' command is executed.
17:28:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:28:31 INFO  : Disconnected from the channel tcfchan#1.
21:14:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:14:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:14:10 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/UART_wrapper.bit"
21:14:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:14:17 INFO  : 'fpga -state' command is executed.
21:14:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:14:17 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:14:17 INFO  : 'jtag frequency' command is executed.
21:14:17 INFO  : Sourcing of 'C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:14:17 INFO  : Context for 'APU' is selected.
21:14:18 INFO  : Hardware design information is loaded from 'C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf'.
21:14:18 INFO  : 'configparams force-mem-access 1' command is executed.
21:14:18 INFO  : Context for 'APU' is selected.
21:14:18 INFO  : 'stop' command is executed.
21:14:18 INFO  : 'ps7_init' command is executed.
21:14:18 INFO  : 'ps7_post_config' command is executed.
21:14:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:14:18 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:14:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:14:18 INFO  : The application 'C:/Xilinx/vivado/UART/UART.sdk/UART/Debug/UART.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:14:18 INFO  : 'configparams force-mem-access 0' command is executed.
21:14:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Xilinx/vivado/UART/UART.sdk/UART/Debug/UART.elf
configparams force-mem-access 0
----------------End of Script----------------

21:14:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:14:18 INFO  : 'con' command is executed.
21:14:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:14:18 INFO  : Disconnected from the channel tcfchan#2.
21:27:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:27:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:27:41 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/UART_wrapper.bit"
21:27:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:27:47 INFO  : 'fpga -state' command is executed.
21:27:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:27:47 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:27:47 INFO  : 'jtag frequency' command is executed.
21:27:47 INFO  : Sourcing of 'C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:27:47 INFO  : Context for 'APU' is selected.
21:27:47 INFO  : Hardware design information is loaded from 'C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf'.
21:27:47 INFO  : 'configparams force-mem-access 1' command is executed.
21:27:47 INFO  : Context for 'APU' is selected.
21:27:47 INFO  : 'stop' command is executed.
21:27:47 INFO  : 'ps7_init' command is executed.
21:27:47 INFO  : 'ps7_post_config' command is executed.
21:27:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:27:47 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:27:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:27:47 INFO  : The application 'C:/Xilinx/vivado/UART/UART.sdk/UART/Debug/UART.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:27:47 INFO  : 'configparams force-mem-access 0' command is executed.
21:27:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Xilinx/vivado/UART/UART.sdk/UART/Debug/UART.elf
configparams force-mem-access 0
----------------End of Script----------------

21:27:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:27:48 INFO  : 'con' command is executed.
21:27:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:27:48 INFO  : Disconnected from the channel tcfchan#3.
21:29:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:29:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:29:55 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/UART_wrapper.bit"
21:29:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:29:59 INFO  : 'fpga -state' command is executed.
21:29:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:29:59 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:29:59 INFO  : 'jtag frequency' command is executed.
21:29:59 INFO  : Sourcing of 'C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:29:59 INFO  : Context for 'APU' is selected.
21:30:00 INFO  : Hardware design information is loaded from 'C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf'.
21:30:00 INFO  : 'configparams force-mem-access 1' command is executed.
21:30:00 INFO  : Context for 'APU' is selected.
21:30:00 INFO  : 'stop' command is executed.
21:30:00 INFO  : 'ps7_init' command is executed.
21:30:00 INFO  : 'ps7_post_config' command is executed.
21:30:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:30:00 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:30:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:30:00 INFO  : The application 'C:/Xilinx/vivado/UART/UART.sdk/UART/Debug/UART.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:30:00 INFO  : 'configparams force-mem-access 0' command is executed.
21:30:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Xilinx/vivado/UART/UART.sdk/UART/Debug/UART.elf
configparams force-mem-access 0
----------------End of Script----------------

21:30:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:30:00 INFO  : 'con' command is executed.
21:30:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:30:00 INFO  : Disconnected from the channel tcfchan#4.
21:31:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:31:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:31:56 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/UART_wrapper.bit"
21:32:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:32:03 INFO  : 'fpga -state' command is executed.
21:32:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:32:03 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:32:03 INFO  : 'jtag frequency' command is executed.
21:32:03 INFO  : Sourcing of 'C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:32:03 INFO  : Context for 'APU' is selected.
21:32:03 INFO  : Hardware design information is loaded from 'C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf'.
21:32:03 INFO  : 'configparams force-mem-access 1' command is executed.
21:32:03 INFO  : Context for 'APU' is selected.
21:32:03 INFO  : 'stop' command is executed.
21:32:03 INFO  : 'ps7_init' command is executed.
21:32:03 INFO  : 'ps7_post_config' command is executed.
21:32:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:32:03 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:32:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:32:03 INFO  : The application 'C:/Xilinx/vivado/UART/UART.sdk/UART/Debug/UART.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:32:03 INFO  : 'configparams force-mem-access 0' command is executed.
21:32:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Xilinx/vivado/UART/UART.sdk/UART/Debug/UART.elf
configparams force-mem-access 0
----------------End of Script----------------

21:32:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:32:03 INFO  : 'con' command is executed.
21:32:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:32:03 INFO  : Disconnected from the channel tcfchan#5.
21:33:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:33:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:33:16 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/UART_wrapper.bit"
21:33:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:33:20 INFO  : 'fpga -state' command is executed.
21:33:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:33:20 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:33:20 INFO  : 'jtag frequency' command is executed.
21:33:20 INFO  : Sourcing of 'C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:33:20 INFO  : Context for 'APU' is selected.
21:33:20 INFO  : Hardware design information is loaded from 'C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf'.
21:33:20 INFO  : 'configparams force-mem-access 1' command is executed.
21:33:20 INFO  : Context for 'APU' is selected.
21:33:20 INFO  : 'stop' command is executed.
21:33:21 INFO  : 'ps7_init' command is executed.
21:33:21 INFO  : 'ps7_post_config' command is executed.
21:33:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:33:21 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:33:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:33:21 INFO  : The application 'C:/Xilinx/vivado/UART/UART.sdk/UART/Debug/UART.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:33:21 INFO  : 'configparams force-mem-access 0' command is executed.
21:33:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Xilinx/vivado/UART/UART.sdk/UART/Debug/UART.elf
configparams force-mem-access 0
----------------End of Script----------------

21:33:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:33:21 INFO  : 'con' command is executed.
21:33:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:33:21 INFO  : Disconnected from the channel tcfchan#6.
21:34:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:34:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:34:39 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/UART_wrapper.bit"
21:34:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:34:44 INFO  : 'fpga -state' command is executed.
21:34:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:34:44 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:34:44 INFO  : 'jtag frequency' command is executed.
21:34:44 INFO  : Sourcing of 'C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:34:44 INFO  : Context for 'APU' is selected.
21:34:44 INFO  : Hardware design information is loaded from 'C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf'.
21:34:44 INFO  : 'configparams force-mem-access 1' command is executed.
21:34:44 INFO  : Context for 'APU' is selected.
21:34:44 INFO  : 'stop' command is executed.
21:34:45 INFO  : 'ps7_init' command is executed.
21:34:45 INFO  : 'ps7_post_config' command is executed.
21:34:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:34:45 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:34:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:34:45 INFO  : The application 'C:/Xilinx/vivado/UART/UART.sdk/UART/Debug/UART.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:34:45 INFO  : 'configparams force-mem-access 0' command is executed.
21:34:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Xilinx/vivado/UART/UART.sdk/UART/Debug/UART.elf
configparams force-mem-access 0
----------------End of Script----------------

21:34:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:34:45 INFO  : 'con' command is executed.
21:34:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:34:45 INFO  : Disconnected from the channel tcfchan#7.
21:37:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:37:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:37:33 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/UART_wrapper.bit"
21:37:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:37:37 INFO  : 'fpga -state' command is executed.
21:37:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:37:37 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:37:37 INFO  : 'jtag frequency' command is executed.
21:37:37 INFO  : Sourcing of 'C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:37:37 INFO  : Context for 'APU' is selected.
21:37:37 INFO  : Hardware design information is loaded from 'C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf'.
21:37:37 INFO  : 'configparams force-mem-access 1' command is executed.
21:37:37 INFO  : Context for 'APU' is selected.
21:37:37 INFO  : 'stop' command is executed.
21:37:38 INFO  : 'ps7_init' command is executed.
21:37:38 INFO  : 'ps7_post_config' command is executed.
21:37:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:37:38 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:37:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:37:38 INFO  : The application 'C:/Xilinx/vivado/UART/UART.sdk/UART/Debug/UART.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:37:38 INFO  : 'configparams force-mem-access 0' command is executed.
21:37:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Xilinx/vivado/UART/UART.sdk/UART/Debug/UART.elf
configparams force-mem-access 0
----------------End of Script----------------

21:37:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:37:38 INFO  : 'con' command is executed.
21:37:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:37:38 INFO  : Disconnected from the channel tcfchan#8.
21:48:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:48:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:48:24 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/UART_wrapper.bit"
21:48:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:48:29 INFO  : 'fpga -state' command is executed.
21:48:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:48:29 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:48:29 INFO  : 'jtag frequency' command is executed.
21:48:29 INFO  : Sourcing of 'C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:48:29 INFO  : Context for 'APU' is selected.
21:48:29 INFO  : Hardware design information is loaded from 'C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf'.
21:48:29 INFO  : 'configparams force-mem-access 1' command is executed.
21:48:29 INFO  : Context for 'APU' is selected.
21:48:29 INFO  : 'stop' command is executed.
21:48:30 INFO  : 'ps7_init' command is executed.
21:48:30 INFO  : 'ps7_post_config' command is executed.
21:48:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:48:30 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:48:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:48:30 INFO  : The application 'C:/Xilinx/vivado/UART/UART.sdk/UART/Debug/UART.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:48:30 INFO  : 'configparams force-mem-access 0' command is executed.
21:48:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Xilinx/vivado/UART/UART.sdk/UART/Debug/UART.elf
configparams force-mem-access 0
----------------End of Script----------------

21:48:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:48:30 INFO  : 'con' command is executed.
21:48:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:48:30 INFO  : Disconnected from the channel tcfchan#9.
21:55:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:55:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:55:37 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/UART_wrapper.bit"
21:56:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:56:21 INFO  : 'fpga -state' command is executed.
21:56:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:56:21 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:56:21 INFO  : 'jtag frequency' command is executed.
21:56:21 INFO  : Sourcing of 'C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:56:21 INFO  : Context for 'APU' is selected.
21:56:21 INFO  : Hardware design information is loaded from 'C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf'.
21:56:21 INFO  : 'configparams force-mem-access 1' command is executed.
21:56:21 INFO  : Context for 'APU' is selected.
21:56:21 INFO  : 'stop' command is executed.
21:56:22 INFO  : 'ps7_init' command is executed.
21:56:22 INFO  : 'ps7_post_config' command is executed.
21:56:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:56:22 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:56:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:56:22 INFO  : The application 'C:/Xilinx/vivado/UART/UART.sdk/UART/Debug/UART.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:56:22 INFO  : 'configparams force-mem-access 0' command is executed.
21:56:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Xilinx/vivado/UART/UART.sdk/UART/Debug/UART.elf
configparams force-mem-access 0
----------------End of Script----------------

21:56:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:56:22 INFO  : 'con' command is executed.
21:56:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:56:22 INFO  : Disconnected from the channel tcfchan#10.
21:56:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:56:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:56:58 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/UART_wrapper.bit"
21:57:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:57:03 INFO  : 'fpga -state' command is executed.
21:57:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:57:03 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:57:03 INFO  : 'jtag frequency' command is executed.
21:57:03 INFO  : Sourcing of 'C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:57:03 INFO  : Context for 'APU' is selected.
21:57:03 INFO  : Hardware design information is loaded from 'C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf'.
21:57:03 INFO  : 'configparams force-mem-access 1' command is executed.
21:57:03 INFO  : Context for 'APU' is selected.
21:57:03 INFO  : 'stop' command is executed.
21:57:04 INFO  : 'ps7_init' command is executed.
21:57:04 INFO  : 'ps7_post_config' command is executed.
21:57:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:57:04 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:57:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:57:04 INFO  : The application 'C:/Xilinx/vivado/UART/UART.sdk/UART/Debug/UART.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:57:04 INFO  : 'configparams force-mem-access 0' command is executed.
21:57:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Xilinx/vivado/UART/UART.sdk/UART/Debug/UART.elf
configparams force-mem-access 0
----------------End of Script----------------

21:57:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:57:04 INFO  : 'con' command is executed.
21:57:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:57:04 INFO  : Disconnected from the channel tcfchan#11.
21:58:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:58:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:58:19 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/UART_wrapper.bit"
21:58:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:58:23 INFO  : 'fpga -state' command is executed.
21:58:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:58:24 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:58:24 INFO  : 'jtag frequency' command is executed.
21:58:24 INFO  : Sourcing of 'C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:58:24 INFO  : Context for 'APU' is selected.
21:58:24 INFO  : Hardware design information is loaded from 'C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf'.
21:58:24 INFO  : 'configparams force-mem-access 1' command is executed.
21:58:24 INFO  : Context for 'APU' is selected.
21:58:24 INFO  : 'stop' command is executed.
21:58:24 INFO  : 'ps7_init' command is executed.
21:58:24 INFO  : 'ps7_post_config' command is executed.
21:58:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:58:24 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:58:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:58:25 INFO  : The application 'C:/Xilinx/vivado/UART/UART.sdk/UART/Debug/UART.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:58:25 INFO  : 'configparams force-mem-access 0' command is executed.
21:58:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Xilinx/vivado/UART/UART.sdk/UART/Debug/UART.elf
configparams force-mem-access 0
----------------End of Script----------------

21:58:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:58:25 INFO  : 'con' command is executed.
21:58:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:58:25 INFO  : Disconnected from the channel tcfchan#12.
22:04:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:04:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:04:35 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/UART_wrapper.bit"
22:04:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:04:40 INFO  : 'fpga -state' command is executed.
22:04:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:04:40 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:04:40 INFO  : 'jtag frequency' command is executed.
22:04:40 INFO  : Sourcing of 'C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:04:40 INFO  : Context for 'APU' is selected.
22:04:40 INFO  : Hardware design information is loaded from 'C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf'.
22:04:40 INFO  : 'configparams force-mem-access 1' command is executed.
22:04:40 INFO  : Context for 'APU' is selected.
22:04:40 INFO  : 'stop' command is executed.
22:04:40 INFO  : 'ps7_init' command is executed.
22:04:40 INFO  : 'ps7_post_config' command is executed.
22:04:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:04:40 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:04:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:04:41 INFO  : The application 'C:/Xilinx/vivado/UART/UART.sdk/UART/Debug/UART.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:04:41 INFO  : 'configparams force-mem-access 0' command is executed.
22:04:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Xilinx/vivado/UART/UART.sdk/UART/Debug/UART.elf
configparams force-mem-access 0
----------------End of Script----------------

22:04:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:04:41 INFO  : 'con' command is executed.
22:04:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

22:04:41 INFO  : Disconnected from the channel tcfchan#13.
22:10:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:10:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:10:24 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/UART_wrapper.bit"
22:10:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:10:29 INFO  : 'fpga -state' command is executed.
22:10:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:10:29 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:10:29 INFO  : 'jtag frequency' command is executed.
22:10:29 INFO  : Sourcing of 'C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:10:29 INFO  : Context for 'APU' is selected.
22:10:29 INFO  : Hardware design information is loaded from 'C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf'.
22:10:29 INFO  : 'configparams force-mem-access 1' command is executed.
22:10:29 INFO  : Context for 'APU' is selected.
22:10:29 INFO  : 'stop' command is executed.
22:10:29 INFO  : 'ps7_init' command is executed.
22:10:29 INFO  : 'ps7_post_config' command is executed.
22:10:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:10:29 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:10:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:10:30 INFO  : The application 'C:/Xilinx/vivado/UART/UART.sdk/UART/Debug/UART.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:10:30 INFO  : 'configparams force-mem-access 0' command is executed.
22:10:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Xilinx/vivado/UART/UART.sdk/UART/Debug/UART.elf
configparams force-mem-access 0
----------------End of Script----------------

22:10:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:10:30 INFO  : 'con' command is executed.
22:10:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

22:10:30 INFO  : Disconnected from the channel tcfchan#14.
22:15:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:15:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:15:05 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/UART_wrapper.bit"
22:15:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:15:12 INFO  : 'fpga -state' command is executed.
22:15:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:15:12 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:15:12 INFO  : 'jtag frequency' command is executed.
22:15:12 INFO  : Sourcing of 'C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:15:12 INFO  : Context for 'APU' is selected.
22:15:12 INFO  : Hardware design information is loaded from 'C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf'.
22:15:12 INFO  : 'configparams force-mem-access 1' command is executed.
22:15:12 INFO  : Context for 'APU' is selected.
22:15:12 INFO  : 'stop' command is executed.
22:15:13 INFO  : 'ps7_init' command is executed.
22:15:13 INFO  : 'ps7_post_config' command is executed.
22:15:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:15:13 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:15:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:15:13 INFO  : The application 'C:/Xilinx/vivado/UART/UART.sdk/UART/Debug/UART.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:15:13 INFO  : 'configparams force-mem-access 0' command is executed.
22:15:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Xilinx/vivado/UART/UART.sdk/UART/Debug/UART.elf
configparams force-mem-access 0
----------------End of Script----------------

22:15:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:15:13 INFO  : 'con' command is executed.
22:15:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

22:15:13 INFO  : Disconnected from the channel tcfchan#15.
22:17:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:17:43 INFO  : 'fpga -state' command is executed.
22:17:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:17:44 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:17:44 INFO  : 'jtag frequency' command is executed.
22:17:44 INFO  : Sourcing of 'C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:17:44 INFO  : Context for 'APU' is selected.
22:17:46 INFO  : Hardware design information is loaded from 'C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf'.
22:17:46 INFO  : 'configparams force-mem-access 1' command is executed.
22:17:46 INFO  : Context for 'APU' is selected.
22:17:46 INFO  : 'stop' command is executed.
22:17:46 INFO  : 'ps7_init' command is executed.
22:17:46 INFO  : 'ps7_post_config' command is executed.
22:17:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:17:47 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:17:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:17:47 INFO  : The application 'C:/Xilinx/vivado/UART/UART.sdk/UART/Debug/UART.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:17:47 INFO  : 'configparams force-mem-access 0' command is executed.
22:17:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Xilinx/vivado/UART/UART.sdk/UART/Debug/UART.elf
configparams force-mem-access 0
----------------End of Script----------------

22:17:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:17:47 INFO  : 'con' command is executed.
22:17:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

22:17:47 INFO  : Disconnected from the channel tcfchan#16.
22:21:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:21:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:21:59 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/UART_wrapper.bit"
22:22:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:22:04 INFO  : 'fpga -state' command is executed.
22:22:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:22:04 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:22:04 INFO  : 'jtag frequency' command is executed.
22:22:04 INFO  : Sourcing of 'C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:22:04 INFO  : Context for 'APU' is selected.
22:22:04 INFO  : Hardware design information is loaded from 'C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf'.
22:22:04 INFO  : 'configparams force-mem-access 1' command is executed.
22:22:04 INFO  : Context for 'APU' is selected.
22:22:04 INFO  : 'stop' command is executed.
22:22:04 INFO  : 'ps7_init' command is executed.
22:22:04 INFO  : 'ps7_post_config' command is executed.
22:22:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:22:04 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:22:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:22:05 INFO  : The application 'C:/Xilinx/vivado/UART/UART.sdk/UART/Debug/UART.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:22:05 INFO  : 'configparams force-mem-access 0' command is executed.
22:22:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Xilinx/vivado/UART/UART.sdk/UART/Debug/UART.elf
configparams force-mem-access 0
----------------End of Script----------------

22:22:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:22:05 INFO  : 'con' command is executed.
22:22:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

22:22:05 INFO  : Disconnected from the channel tcfchan#17.
22:28:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:28:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:28:18 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/UART_wrapper.bit"
22:28:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:28:24 INFO  : 'fpga -state' command is executed.
22:28:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:28:24 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:28:24 INFO  : 'jtag frequency' command is executed.
22:28:24 INFO  : Sourcing of 'C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:28:24 INFO  : Context for 'APU' is selected.
22:28:24 INFO  : Hardware design information is loaded from 'C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf'.
22:28:24 INFO  : 'configparams force-mem-access 1' command is executed.
22:28:24 INFO  : Context for 'APU' is selected.
22:28:24 INFO  : 'stop' command is executed.
22:28:25 INFO  : 'ps7_init' command is executed.
22:28:25 INFO  : 'ps7_post_config' command is executed.
22:28:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:28:25 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:28:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:28:25 INFO  : The application 'C:/Xilinx/vivado/UART/UART.sdk/UART/Debug/UART.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:28:25 INFO  : 'configparams force-mem-access 0' command is executed.
22:28:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Xilinx/vivado/UART/UART.sdk/UART/Debug/UART.elf
configparams force-mem-access 0
----------------End of Script----------------

22:28:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:28:25 INFO  : 'con' command is executed.
22:28:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

22:28:25 INFO  : Disconnected from the channel tcfchan#18.
22:32:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:32:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:32:51 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/UART_wrapper.bit"
22:32:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:32:56 INFO  : 'fpga -state' command is executed.
22:32:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:32:56 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:32:56 INFO  : 'jtag frequency' command is executed.
22:32:56 INFO  : Sourcing of 'C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:32:56 INFO  : Context for 'APU' is selected.
22:32:56 INFO  : Hardware design information is loaded from 'C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf'.
22:32:56 INFO  : 'configparams force-mem-access 1' command is executed.
22:32:56 INFO  : Context for 'APU' is selected.
22:32:56 INFO  : 'stop' command is executed.
22:32:57 INFO  : 'ps7_init' command is executed.
22:32:57 INFO  : 'ps7_post_config' command is executed.
22:32:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:32:57 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:32:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:32:57 INFO  : The application 'C:/Xilinx/vivado/UART/UART.sdk/UART/Debug/UART.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:32:57 INFO  : 'configparams force-mem-access 0' command is executed.
22:32:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Xilinx/vivado/UART/UART.sdk/UART/Debug/UART.elf
configparams force-mem-access 0
----------------End of Script----------------

22:32:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:32:57 INFO  : 'con' command is executed.
22:32:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

22:32:57 INFO  : Disconnected from the channel tcfchan#19.
22:36:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:36:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:36:47 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/UART_wrapper.bit"
22:36:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:36:51 INFO  : 'fpga -state' command is executed.
22:36:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:36:52 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:36:52 INFO  : 'jtag frequency' command is executed.
22:36:52 INFO  : Sourcing of 'C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:36:52 INFO  : Context for 'APU' is selected.
22:36:52 INFO  : Hardware design information is loaded from 'C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf'.
22:36:52 INFO  : 'configparams force-mem-access 1' command is executed.
22:36:52 INFO  : Context for 'APU' is selected.
22:36:52 INFO  : 'stop' command is executed.
22:36:52 INFO  : 'ps7_init' command is executed.
22:36:52 INFO  : 'ps7_post_config' command is executed.
22:36:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:36:52 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:36:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:36:52 INFO  : The application 'C:/Xilinx/vivado/UART/UART.sdk/UART/Debug/UART.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:36:52 INFO  : 'configparams force-mem-access 0' command is executed.
22:36:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Xilinx/vivado/UART/UART.sdk/UART/Debug/UART.elf
configparams force-mem-access 0
----------------End of Script----------------

22:36:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:36:52 INFO  : 'con' command is executed.
22:36:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

22:36:52 INFO  : Disconnected from the channel tcfchan#20.
22:38:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:38:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:38:10 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/UART_wrapper.bit"
22:38:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:38:15 INFO  : 'fpga -state' command is executed.
22:38:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:38:15 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:38:15 INFO  : 'jtag frequency' command is executed.
22:38:15 INFO  : Sourcing of 'C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:38:15 INFO  : Context for 'APU' is selected.
22:38:15 INFO  : Hardware design information is loaded from 'C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf'.
22:38:15 INFO  : 'configparams force-mem-access 1' command is executed.
22:38:15 INFO  : Context for 'APU' is selected.
22:38:15 INFO  : 'stop' command is executed.
22:38:15 INFO  : 'ps7_init' command is executed.
22:38:15 INFO  : 'ps7_post_config' command is executed.
22:38:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:38:16 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:38:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:38:16 INFO  : The application 'C:/Xilinx/vivado/UART/UART.sdk/UART/Debug/UART.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:38:16 INFO  : 'configparams force-mem-access 0' command is executed.
22:38:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Xilinx/vivado/UART/UART.sdk/UART/Debug/UART.elf
configparams force-mem-access 0
----------------End of Script----------------

22:38:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:38:16 INFO  : 'con' command is executed.
22:38:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

22:38:16 INFO  : Disconnected from the channel tcfchan#21.
22:41:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:41:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:42:00 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/UART_wrapper.bit"
22:42:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:42:06 INFO  : 'fpga -state' command is executed.
22:42:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:42:06 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:42:06 INFO  : 'jtag frequency' command is executed.
22:42:06 INFO  : Sourcing of 'C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:42:06 INFO  : Context for 'APU' is selected.
22:42:06 INFO  : Hardware design information is loaded from 'C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf'.
22:42:06 INFO  : 'configparams force-mem-access 1' command is executed.
22:42:06 INFO  : Context for 'APU' is selected.
22:42:06 INFO  : 'stop' command is executed.
22:42:07 INFO  : 'ps7_init' command is executed.
22:42:07 INFO  : 'ps7_post_config' command is executed.
22:42:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:42:07 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:42:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:42:07 INFO  : The application 'C:/Xilinx/vivado/UART/UART.sdk/UART/Debug/UART.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:42:07 INFO  : 'configparams force-mem-access 0' command is executed.
22:42:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Xilinx/vivado/UART/UART.sdk/UART/Debug/UART.elf
configparams force-mem-access 0
----------------End of Script----------------

22:42:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:42:07 INFO  : 'con' command is executed.
22:42:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

22:42:07 INFO  : Disconnected from the channel tcfchan#22.
22:48:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:48:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:48:29 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/UART_wrapper.bit"
22:48:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:48:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:48:53 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/UART_wrapper.bit"
22:48:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:48:58 INFO  : 'fpga -state' command is executed.
22:48:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:48:58 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:48:58 INFO  : 'jtag frequency' command is executed.
22:48:58 INFO  : Sourcing of 'C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:48:58 INFO  : Context for 'APU' is selected.
22:48:58 INFO  : Hardware design information is loaded from 'C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf'.
22:48:58 INFO  : 'configparams force-mem-access 1' command is executed.
22:48:58 INFO  : Context for 'APU' is selected.
22:48:58 INFO  : 'stop' command is executed.
22:48:58 INFO  : 'ps7_init' command is executed.
22:48:58 INFO  : 'ps7_post_config' command is executed.
22:48:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:48:58 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:48:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:48:59 INFO  : The application 'C:/Xilinx/vivado/UART/UART.sdk/UART/Debug/UART.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:48:59 INFO  : 'configparams force-mem-access 0' command is executed.
22:48:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Xilinx/vivado/UART/UART.sdk/UART/Debug/UART.elf
configparams force-mem-access 0
----------------End of Script----------------

22:48:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:48:59 INFO  : 'con' command is executed.
22:48:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

22:48:59 INFO  : Disconnected from the channel tcfchan#23.
22:52:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:52:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:52:16 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/UART_wrapper.bit"
22:52:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:52:21 INFO  : 'fpga -state' command is executed.
22:52:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:52:21 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:52:21 INFO  : 'jtag frequency' command is executed.
22:52:21 INFO  : Sourcing of 'C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:52:21 INFO  : Context for 'APU' is selected.
22:52:22 INFO  : Hardware design information is loaded from 'C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf'.
22:52:22 INFO  : 'configparams force-mem-access 1' command is executed.
22:52:22 INFO  : Context for 'APU' is selected.
22:52:22 INFO  : 'stop' command is executed.
22:52:22 INFO  : 'ps7_init' command is executed.
22:52:22 INFO  : 'ps7_post_config' command is executed.
22:52:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:52:22 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:52:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:52:22 INFO  : The application 'C:/Xilinx/vivado/UART/UART.sdk/UART/Debug/UART.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:52:22 INFO  : 'configparams force-mem-access 0' command is executed.
22:52:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Xilinx/vivado/UART/UART.sdk/UART/Debug/UART.elf
configparams force-mem-access 0
----------------End of Script----------------

22:52:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:52:22 INFO  : 'con' command is executed.
22:52:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

22:52:22 INFO  : Disconnected from the channel tcfchan#24.
22:59:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:59:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:59:25 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/UART_wrapper.bit"
22:59:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:59:30 INFO  : 'fpga -state' command is executed.
22:59:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:59:30 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:59:30 INFO  : 'jtag frequency' command is executed.
22:59:30 INFO  : Sourcing of 'C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:59:30 INFO  : Context for 'APU' is selected.
22:59:30 INFO  : Hardware design information is loaded from 'C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf'.
22:59:30 INFO  : 'configparams force-mem-access 1' command is executed.
22:59:30 INFO  : Context for 'APU' is selected.
22:59:30 INFO  : 'stop' command is executed.
22:59:30 INFO  : 'ps7_init' command is executed.
22:59:30 INFO  : 'ps7_post_config' command is executed.
22:59:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:59:30 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:59:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:59:31 INFO  : The application 'C:/Xilinx/vivado/UART/UART.sdk/UART/Debug/UART.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:59:31 INFO  : 'configparams force-mem-access 0' command is executed.
22:59:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Xilinx/vivado/UART/UART.sdk/UART/Debug/UART.elf
configparams force-mem-access 0
----------------End of Script----------------

22:59:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:59:31 INFO  : 'con' command is executed.
22:59:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

22:59:31 INFO  : Disconnected from the channel tcfchan#25.
23:01:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:01:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
23:01:44 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/UART_wrapper.bit"
23:01:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
23:01:49 INFO  : 'fpga -state' command is executed.
23:01:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:01:49 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:01:49 INFO  : 'jtag frequency' command is executed.
23:01:49 INFO  : Sourcing of 'C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:01:49 INFO  : Context for 'APU' is selected.
23:01:49 INFO  : Hardware design information is loaded from 'C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf'.
23:01:49 INFO  : 'configparams force-mem-access 1' command is executed.
23:01:49 INFO  : Context for 'APU' is selected.
23:01:49 INFO  : 'stop' command is executed.
23:01:50 INFO  : 'ps7_init' command is executed.
23:01:50 INFO  : 'ps7_post_config' command is executed.
23:01:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:01:50 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:01:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:01:50 INFO  : The application 'C:/Xilinx/vivado/UART/UART.sdk/UART/Debug/UART.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:01:50 INFO  : 'configparams force-mem-access 0' command is executed.
23:01:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Xilinx/vivado/UART/UART.sdk/UART/Debug/UART.elf
configparams force-mem-access 0
----------------End of Script----------------

23:01:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:01:50 INFO  : 'con' command is executed.
23:01:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

23:01:50 INFO  : Disconnected from the channel tcfchan#26.
23:07:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
23:07:01 INFO  : 'fpga -state' command is executed.
23:07:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:07:01 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:07:01 INFO  : 'jtag frequency' command is executed.
23:07:01 INFO  : Sourcing of 'C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:07:01 INFO  : Context for 'APU' is selected.
23:07:03 INFO  : Hardware design information is loaded from 'C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf'.
23:07:03 INFO  : 'configparams force-mem-access 1' command is executed.
23:07:03 INFO  : Context for 'APU' is selected.
23:07:03 INFO  : 'stop' command is executed.
23:07:03 INFO  : 'ps7_init' command is executed.
23:07:03 INFO  : 'ps7_post_config' command is executed.
23:07:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:07:03 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:07:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:07:04 INFO  : The application 'C:/Xilinx/vivado/UART/UART.sdk/UART/Debug/UART.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:07:04 INFO  : 'configparams force-mem-access 0' command is executed.
23:07:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Xilinx/vivado/UART/UART.sdk/UART/Debug/UART.elf
configparams force-mem-access 0
----------------End of Script----------------

23:07:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:07:04 INFO  : 'con' command is executed.
23:07:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

23:07:04 INFO  : Disconnected from the channel tcfchan#27.
23:07:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:07:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
23:07:59 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/UART_wrapper.bit"
23:08:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
23:08:04 INFO  : 'fpga -state' command is executed.
23:08:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:08:04 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:08:04 INFO  : 'jtag frequency' command is executed.
23:08:04 INFO  : Sourcing of 'C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:08:04 INFO  : Context for 'APU' is selected.
23:08:04 INFO  : Hardware design information is loaded from 'C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf'.
23:08:04 INFO  : 'configparams force-mem-access 1' command is executed.
23:08:04 INFO  : Context for 'APU' is selected.
23:08:04 INFO  : 'stop' command is executed.
23:08:04 INFO  : 'ps7_init' command is executed.
23:08:04 INFO  : 'ps7_post_config' command is executed.
23:08:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:08:04 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:08:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:08:05 INFO  : The application 'C:/Xilinx/vivado/UART/UART.sdk/UART/Debug/UART.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:08:05 INFO  : 'configparams force-mem-access 0' command is executed.
23:08:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Xilinx/vivado/UART/UART.sdk/UART/Debug/UART.elf
configparams force-mem-access 0
----------------End of Script----------------

23:08:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:08:05 INFO  : 'con' command is executed.
23:08:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

23:08:05 INFO  : Disconnected from the channel tcfchan#28.
23:12:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:12:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
23:12:03 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/UART_wrapper.bit"
23:12:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
23:12:10 INFO  : 'fpga -state' command is executed.
23:12:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:12:10 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:12:10 INFO  : 'jtag frequency' command is executed.
23:12:10 INFO  : Sourcing of 'C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:12:10 INFO  : Context for 'APU' is selected.
23:12:10 INFO  : Hardware design information is loaded from 'C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf'.
23:12:10 INFO  : 'configparams force-mem-access 1' command is executed.
23:12:10 INFO  : Context for 'APU' is selected.
23:12:10 INFO  : 'stop' command is executed.
23:12:10 INFO  : 'ps7_init' command is executed.
23:12:10 INFO  : 'ps7_post_config' command is executed.
23:12:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:12:11 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:12:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:12:11 INFO  : The application 'C:/Xilinx/vivado/UART/UART.sdk/UART/Debug/UART.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:12:11 INFO  : 'configparams force-mem-access 0' command is executed.
23:12:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Xilinx/vivado/UART/UART.sdk/UART/Debug/UART.elf
configparams force-mem-access 0
----------------End of Script----------------

23:12:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:12:11 INFO  : 'con' command is executed.
23:12:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

23:12:11 INFO  : Disconnected from the channel tcfchan#29.
23:12:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:12:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
23:12:44 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/UART_wrapper.bit"
23:12:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
23:12:47 INFO  : 'fpga -state' command is executed.
23:12:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:12:47 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:12:48 INFO  : 'jtag frequency' command is executed.
23:12:48 INFO  : Sourcing of 'C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:12:48 INFO  : Context for 'APU' is selected.
23:12:48 INFO  : Hardware design information is loaded from 'C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf'.
23:12:48 INFO  : 'configparams force-mem-access 1' command is executed.
23:12:48 INFO  : Context for 'APU' is selected.
23:12:48 INFO  : 'stop' command is executed.
23:12:48 INFO  : 'ps7_init' command is executed.
23:12:48 INFO  : 'ps7_post_config' command is executed.
23:12:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:12:48 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:12:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:12:48 INFO  : The application 'C:/Xilinx/vivado/UART/UART.sdk/UART/Debug/UART.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:12:48 INFO  : 'configparams force-mem-access 0' command is executed.
23:12:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Xilinx/vivado/UART/UART.sdk/UART/Debug/UART.elf
configparams force-mem-access 0
----------------End of Script----------------

23:12:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:12:48 INFO  : 'con' command is executed.
23:12:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

23:12:48 INFO  : Disconnected from the channel tcfchan#30.
23:17:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:17:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
23:17:48 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/UART_wrapper.bit"
23:17:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
23:17:52 INFO  : 'fpga -state' command is executed.
23:17:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:17:53 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:17:53 INFO  : 'jtag frequency' command is executed.
23:17:53 INFO  : Sourcing of 'C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:17:53 INFO  : Context for 'APU' is selected.
23:17:53 INFO  : Hardware design information is loaded from 'C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf'.
23:17:53 INFO  : 'configparams force-mem-access 1' command is executed.
23:17:53 INFO  : Context for 'APU' is selected.
23:17:53 INFO  : 'stop' command is executed.
23:17:53 INFO  : 'ps7_init' command is executed.
23:17:53 INFO  : 'ps7_post_config' command is executed.
23:17:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:17:53 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:17:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:17:53 INFO  : The application 'C:/Xilinx/vivado/UART/UART.sdk/UART/Debug/UART.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:17:53 INFO  : 'configparams force-mem-access 0' command is executed.
23:17:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Xilinx/vivado/UART/UART.sdk/UART/Debug/UART.elf
configparams force-mem-access 0
----------------End of Script----------------

23:17:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:17:53 INFO  : 'con' command is executed.
23:17:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

23:17:53 INFO  : Disconnected from the channel tcfchan#31.
23:18:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
23:18:33 INFO  : 'fpga -state' command is executed.
23:18:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:18:34 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:18:34 INFO  : 'jtag frequency' command is executed.
23:18:34 INFO  : Sourcing of 'C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:18:34 INFO  : Context for 'APU' is selected.
23:18:36 INFO  : Hardware design information is loaded from 'C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf'.
23:18:36 INFO  : 'configparams force-mem-access 1' command is executed.
23:18:36 INFO  : Context for 'APU' is selected.
23:18:36 INFO  : 'stop' command is executed.
23:18:36 INFO  : 'ps7_init' command is executed.
23:18:36 INFO  : 'ps7_post_config' command is executed.
23:18:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:18:36 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:18:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:18:37 INFO  : The application 'C:/Xilinx/vivado/UART/UART.sdk/UART/Debug/UART.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:18:37 INFO  : 'configparams force-mem-access 0' command is executed.
23:18:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Xilinx/vivado/UART/UART.sdk/UART/Debug/UART.elf
configparams force-mem-access 0
----------------End of Script----------------

23:18:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:18:37 INFO  : 'con' command is executed.
23:18:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

23:18:37 INFO  : Disconnected from the channel tcfchan#32.
23:20:30 INFO  : Registering command handlers for SDK TCF services
23:20:32 INFO  : Launching XSCT server: xsct.bat -interactive C:\Xilinx\vivado\UART\UART.sdk\temp_xsdb_launch_script.tcl
23:20:36 INFO  : XSCT server has started successfully.
23:20:36 INFO  : Successfully done setting XSCT server connection channel  
23:20:39 INFO  : Successfully done setting SDK workspace  
23:20:39 INFO  : Processing command line option -hwspec C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper.hdf.
23:20:39 INFO  : Checking for hwspec changes in the project UART_wrapper_hw_platform_0.
23:21:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:21:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
23:21:35 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/UART_wrapper.bit"
23:21:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
23:21:40 INFO  : 'fpga -state' command is executed.
23:21:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:21:40 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:21:40 INFO  : 'jtag frequency' command is executed.
23:21:40 INFO  : Sourcing of 'C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:21:40 INFO  : Context for 'APU' is selected.
23:21:40 INFO  : Hardware design information is loaded from 'C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf'.
23:21:40 INFO  : 'configparams force-mem-access 1' command is executed.
23:21:40 INFO  : Context for 'APU' is selected.
23:21:40 INFO  : 'stop' command is executed.
23:21:40 INFO  : 'ps7_init' command is executed.
23:21:40 INFO  : 'ps7_post_config' command is executed.
23:21:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:21:40 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:21:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:21:40 INFO  : The application 'C:/Xilinx/vivado/UART/UART.sdk/UART/Debug/UART.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:21:40 INFO  : 'configparams force-mem-access 0' command is executed.
23:21:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Xilinx/vivado/UART/UART.sdk/UART/Debug/UART.elf
configparams force-mem-access 0
----------------End of Script----------------

23:21:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:21:41 INFO  : 'con' command is executed.
23:21:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

23:21:41 INFO  : Disconnected from the channel tcfchan#1.
23:22:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:22:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
23:22:12 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/UART_wrapper.bit"
23:22:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
23:22:18 INFO  : 'fpga -state' command is executed.
23:22:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:22:18 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:22:18 INFO  : 'jtag frequency' command is executed.
23:22:18 INFO  : Sourcing of 'C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:22:18 INFO  : Context for 'APU' is selected.
23:22:18 INFO  : Hardware design information is loaded from 'C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf'.
23:22:18 INFO  : 'configparams force-mem-access 1' command is executed.
23:22:18 INFO  : Context for 'APU' is selected.
23:22:18 INFO  : 'stop' command is executed.
23:22:18 INFO  : 'ps7_init' command is executed.
23:22:18 INFO  : 'ps7_post_config' command is executed.
23:22:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:22:18 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:22:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:22:19 INFO  : The application 'C:/Xilinx/vivado/UART/UART.sdk/UART/Debug/UART.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:22:19 INFO  : 'configparams force-mem-access 0' command is executed.
23:22:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Xilinx/vivado/UART/UART.sdk/UART/Debug/UART.elf
configparams force-mem-access 0
----------------End of Script----------------

23:22:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:22:19 INFO  : 'con' command is executed.
23:22:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

23:22:19 INFO  : Disconnected from the channel tcfchan#2.
23:23:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:23:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
23:23:09 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/UART_wrapper.bit"
23:23:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
23:23:16 INFO  : 'fpga -state' command is executed.
23:23:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:23:16 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:23:16 INFO  : 'jtag frequency' command is executed.
23:23:16 INFO  : Sourcing of 'C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:23:16 INFO  : Context for 'APU' is selected.
23:23:16 INFO  : Hardware design information is loaded from 'C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf'.
23:23:16 INFO  : 'configparams force-mem-access 1' command is executed.
23:23:16 INFO  : Context for 'APU' is selected.
23:23:16 INFO  : 'stop' command is executed.
23:23:16 INFO  : 'ps7_init' command is executed.
23:23:16 INFO  : 'ps7_post_config' command is executed.
23:23:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:23:16 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:23:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:23:17 INFO  : The application 'C:/Xilinx/vivado/UART/UART.sdk/UART/Debug/UART.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:23:17 INFO  : 'configparams force-mem-access 0' command is executed.
23:23:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Xilinx/vivado/UART/UART.sdk/UART/Debug/UART.elf
configparams force-mem-access 0
----------------End of Script----------------

23:23:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:23:17 INFO  : 'con' command is executed.
23:23:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

23:23:17 INFO  : Disconnected from the channel tcfchan#3.
23:23:58 INFO  : Registering command handlers for SDK TCF services
23:23:58 INFO  : Launching XSCT server: xsct.bat -interactive C:\Xilinx\vivado\UART\UART.sdk\temp_xsdb_launch_script.tcl
23:24:01 INFO  : XSCT server has started successfully.
23:24:02 INFO  : Successfully done setting XSCT server connection channel  
23:24:02 INFO  : Processing command line option -hwspec C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper.hdf.
23:24:05 INFO  : Successfully done setting SDK workspace  
23:24:05 INFO  : Checking for hwspec changes in the project UART_wrapper_hw_platform_0.
23:24:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:24:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
23:24:11 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/UART_wrapper.bit"
23:24:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
23:24:15 INFO  : 'fpga -state' command is executed.
23:24:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:24:15 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:24:15 INFO  : 'jtag frequency' command is executed.
23:24:15 INFO  : Sourcing of 'C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:24:15 INFO  : Context for 'APU' is selected.
23:24:15 INFO  : Hardware design information is loaded from 'C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf'.
23:24:15 INFO  : 'configparams force-mem-access 1' command is executed.
23:24:15 INFO  : Context for 'APU' is selected.
23:24:15 INFO  : 'stop' command is executed.
23:24:15 INFO  : 'ps7_init' command is executed.
23:24:15 INFO  : 'ps7_post_config' command is executed.
23:24:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:24:15 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:24:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:24:16 INFO  : The application 'C:/Xilinx/vivado/UART/UART.sdk/UART/Debug/UART.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:24:16 INFO  : 'configparams force-mem-access 0' command is executed.
23:24:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Xilinx/vivado/UART/UART.sdk/UART/Debug/UART.elf
configparams force-mem-access 0
----------------End of Script----------------

23:24:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:24:16 INFO  : 'con' command is executed.
23:24:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

23:24:16 INFO  : Disconnected from the channel tcfchan#1.
23:25:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:25:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
23:25:23 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/UART_wrapper.bit"
23:25:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
23:25:28 INFO  : 'fpga -state' command is executed.
23:25:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:25:28 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:25:28 INFO  : 'jtag frequency' command is executed.
23:25:28 INFO  : Sourcing of 'C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:25:28 INFO  : Context for 'APU' is selected.
23:25:28 INFO  : Hardware design information is loaded from 'C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf'.
23:25:28 INFO  : 'configparams force-mem-access 1' command is executed.
23:25:28 INFO  : Context for 'APU' is selected.
23:25:28 INFO  : 'stop' command is executed.
23:25:29 INFO  : 'ps7_init' command is executed.
23:25:29 INFO  : 'ps7_post_config' command is executed.
23:25:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:25:29 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:25:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:25:29 INFO  : The application 'C:/Xilinx/vivado/UART/UART.sdk/UART/Debug/UART.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:25:29 INFO  : 'configparams force-mem-access 0' command is executed.
23:25:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Xilinx/vivado/UART/UART.sdk/UART/Debug/UART.elf
configparams force-mem-access 0
----------------End of Script----------------

23:25:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:25:29 INFO  : 'con' command is executed.
23:25:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

23:25:29 INFO  : Disconnected from the channel tcfchan#2.
23:26:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
23:26:20 INFO  : 'fpga -state' command is executed.
23:26:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:26:20 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:26:20 INFO  : 'jtag frequency' command is executed.
23:26:20 INFO  : Sourcing of 'C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:26:20 INFO  : Context for 'APU' is selected.
23:26:22 INFO  : Hardware design information is loaded from 'C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf'.
23:26:22 INFO  : 'configparams force-mem-access 1' command is executed.
23:26:22 INFO  : Context for 'APU' is selected.
23:26:22 INFO  : 'stop' command is executed.
23:26:22 INFO  : 'ps7_init' command is executed.
23:26:22 INFO  : 'ps7_post_config' command is executed.
23:26:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:26:23 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:26:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:26:23 INFO  : The application 'C:/Xilinx/vivado/UART/UART.sdk/UART/Debug/UART.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:26:23 INFO  : 'configparams force-mem-access 0' command is executed.
23:26:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Xilinx/vivado/UART/UART.sdk/UART/Debug/UART.elf
configparams force-mem-access 0
----------------End of Script----------------

23:26:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:26:23 INFO  : 'con' command is executed.
23:26:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

23:26:23 INFO  : Disconnected from the channel tcfchan#3.
23:26:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:26:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
23:26:29 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/UART_wrapper.bit"
23:26:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
23:26:33 INFO  : 'fpga -state' command is executed.
23:26:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:26:34 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:26:34 INFO  : 'jtag frequency' command is executed.
23:26:34 INFO  : Sourcing of 'C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:26:34 INFO  : Context for 'APU' is selected.
23:26:34 INFO  : Hardware design information is loaded from 'C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf'.
23:26:34 INFO  : 'configparams force-mem-access 1' command is executed.
23:26:34 INFO  : Context for 'APU' is selected.
23:26:34 INFO  : 'stop' command is executed.
23:26:34 INFO  : 'ps7_init' command is executed.
23:26:34 INFO  : 'ps7_post_config' command is executed.
23:26:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:26:34 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:26:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:26:35 INFO  : The application 'C:/Xilinx/vivado/UART/UART.sdk/UART/Debug/UART.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:26:35 INFO  : 'configparams force-mem-access 0' command is executed.
23:26:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Xilinx/vivado/UART/UART.sdk/UART/Debug/UART.elf
configparams force-mem-access 0
----------------End of Script----------------

23:26:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:26:35 INFO  : 'con' command is executed.
23:26:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

23:26:35 INFO  : Disconnected from the channel tcfchan#4.
23:28:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:28:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
23:28:22 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/UART_wrapper.bit"
23:28:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:28:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
23:28:45 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/UART_wrapper.bit"
23:29:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:29:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
23:29:41 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/UART_wrapper.bit"
23:29:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
23:29:46 INFO  : 'fpga -state' command is executed.
23:29:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:29:46 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:29:46 INFO  : 'jtag frequency' command is executed.
23:29:46 INFO  : Sourcing of 'C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:29:46 INFO  : Context for 'APU' is selected.
23:29:46 INFO  : Hardware design information is loaded from 'C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf'.
23:29:46 INFO  : 'configparams force-mem-access 1' command is executed.
23:29:46 INFO  : Context for 'APU' is selected.
23:29:46 INFO  : 'stop' command is executed.
23:29:47 INFO  : 'ps7_init' command is executed.
23:29:47 INFO  : 'ps7_post_config' command is executed.
23:29:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:29:47 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:29:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:29:47 INFO  : The application 'C:/Xilinx/vivado/UART/UART.sdk/UART/Debug/UART.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:29:47 INFO  : 'configparams force-mem-access 0' command is executed.
23:29:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Xilinx/vivado/UART/UART.sdk/UART/Debug/UART.elf
configparams force-mem-access 0
----------------End of Script----------------

23:29:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:29:47 INFO  : 'con' command is executed.
23:29:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

23:29:47 INFO  : Disconnected from the channel tcfchan#5.
23:32:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:32:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
23:32:08 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/UART_wrapper.bit"
23:32:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
23:32:13 INFO  : 'fpga -state' command is executed.
23:32:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:32:13 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:32:13 INFO  : 'jtag frequency' command is executed.
23:32:13 INFO  : Sourcing of 'C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:32:13 INFO  : Context for 'APU' is selected.
23:32:13 INFO  : Hardware design information is loaded from 'C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf'.
23:32:13 INFO  : 'configparams force-mem-access 1' command is executed.
23:32:13 INFO  : Context for 'APU' is selected.
23:32:13 INFO  : 'stop' command is executed.
23:32:14 INFO  : 'ps7_init' command is executed.
23:32:14 INFO  : 'ps7_post_config' command is executed.
23:32:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:32:14 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:32:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:32:14 INFO  : The application 'C:/Xilinx/vivado/UART/UART.sdk/UART/Debug/UART.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:32:14 INFO  : 'configparams force-mem-access 0' command is executed.
23:32:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Xilinx/vivado/UART/UART.sdk/UART/Debug/UART.elf
configparams force-mem-access 0
----------------End of Script----------------

23:32:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:32:14 INFO  : 'con' command is executed.
23:32:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

23:32:14 INFO  : Disconnected from the channel tcfchan#6.
23:33:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:33:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
23:33:12 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/UART_wrapper.bit"
23:33:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
23:33:18 INFO  : 'fpga -state' command is executed.
23:33:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:33:18 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:33:18 INFO  : 'jtag frequency' command is executed.
23:33:18 INFO  : Sourcing of 'C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:33:18 INFO  : Context for 'APU' is selected.
23:33:18 INFO  : Hardware design information is loaded from 'C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf'.
23:33:18 INFO  : 'configparams force-mem-access 1' command is executed.
23:33:18 INFO  : Context for 'APU' is selected.
23:33:18 INFO  : 'stop' command is executed.
23:33:18 INFO  : 'ps7_init' command is executed.
23:33:18 INFO  : 'ps7_post_config' command is executed.
23:33:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:33:19 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:33:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:33:19 INFO  : The application 'C:/Xilinx/vivado/UART/UART.sdk/UART/Debug/UART.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:33:19 INFO  : 'configparams force-mem-access 0' command is executed.
23:33:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Xilinx/vivado/UART/UART.sdk/UART/Debug/UART.elf
configparams force-mem-access 0
----------------End of Script----------------

23:33:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:33:19 INFO  : 'con' command is executed.
23:33:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

23:33:19 INFO  : Disconnected from the channel tcfchan#7.
23:38:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
23:38:35 INFO  : 'fpga -state' command is executed.
23:38:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:38:35 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:38:35 INFO  : 'jtag frequency' command is executed.
23:38:35 INFO  : Sourcing of 'C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:38:35 INFO  : Context for 'APU' is selected.
23:38:37 INFO  : Hardware design information is loaded from 'C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf'.
23:38:37 INFO  : 'configparams force-mem-access 1' command is executed.
23:38:37 INFO  : Context for 'APU' is selected.
23:38:37 INFO  : 'stop' command is executed.
23:38:38 INFO  : 'ps7_init' command is executed.
23:38:38 INFO  : 'ps7_post_config' command is executed.
23:38:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:38:38 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:38:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:38:38 INFO  : The application 'C:/Xilinx/vivado/UART/UART.sdk/UART/Debug/UART.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:38:38 INFO  : 'configparams force-mem-access 0' command is executed.
23:38:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Xilinx/vivado/UART/UART.sdk/UART/Debug/UART.elf
configparams force-mem-access 0
----------------End of Script----------------

23:38:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:38:38 INFO  : 'con' command is executed.
23:38:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

23:38:38 INFO  : Disconnected from the channel tcfchan#8.
23:39:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:39:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
23:39:06 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/UART_wrapper.bit"
23:39:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
23:39:12 INFO  : 'fpga -state' command is executed.
23:39:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:39:12 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:39:12 INFO  : 'jtag frequency' command is executed.
23:39:12 INFO  : Sourcing of 'C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:39:12 INFO  : Context for 'APU' is selected.
23:39:12 INFO  : Hardware design information is loaded from 'C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf'.
23:39:12 INFO  : 'configparams force-mem-access 1' command is executed.
23:39:12 INFO  : Context for 'APU' is selected.
23:39:12 INFO  : 'stop' command is executed.
23:39:12 INFO  : 'ps7_init' command is executed.
23:39:12 INFO  : 'ps7_post_config' command is executed.
23:39:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:39:12 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:39:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:39:12 INFO  : The application 'C:/Xilinx/vivado/UART/UART.sdk/UART/Debug/UART.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:39:12 INFO  : 'configparams force-mem-access 0' command is executed.
23:39:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Xilinx/vivado/UART/UART.sdk/UART/Debug/UART.elf
configparams force-mem-access 0
----------------End of Script----------------

23:39:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:39:13 INFO  : 'con' command is executed.
23:39:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

23:39:13 INFO  : Disconnected from the channel tcfchan#9.
23:40:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:40:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
23:40:18 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/UART_wrapper.bit"
23:40:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
23:40:22 INFO  : 'fpga -state' command is executed.
23:40:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:40:22 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:40:22 INFO  : 'jtag frequency' command is executed.
23:40:22 INFO  : Sourcing of 'C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:40:22 INFO  : Context for 'APU' is selected.
23:40:22 INFO  : Hardware design information is loaded from 'C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf'.
23:40:22 INFO  : 'configparams force-mem-access 1' command is executed.
23:40:22 INFO  : Context for 'APU' is selected.
23:40:22 INFO  : 'stop' command is executed.
23:40:23 INFO  : 'ps7_init' command is executed.
23:40:23 INFO  : 'ps7_post_config' command is executed.
23:40:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:40:23 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:40:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:40:23 INFO  : The application 'C:/Xilinx/vivado/UART/UART.sdk/UART/Debug/UART.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:40:23 INFO  : 'configparams force-mem-access 0' command is executed.
23:40:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Xilinx/vivado/UART/UART.sdk/UART/Debug/UART.elf
configparams force-mem-access 0
----------------End of Script----------------

23:40:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:40:23 INFO  : 'con' command is executed.
23:40:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

23:40:23 INFO  : Disconnected from the channel tcfchan#10.
23:43:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:43:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
23:43:07 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/UART_wrapper.bit"
23:43:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:43:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
23:43:27 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/UART_wrapper.bit"
23:43:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
23:43:32 INFO  : 'fpga -state' command is executed.
23:43:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:43:32 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:43:32 INFO  : 'jtag frequency' command is executed.
23:43:32 INFO  : Sourcing of 'C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:43:32 INFO  : Context for 'APU' is selected.
23:43:32 INFO  : Hardware design information is loaded from 'C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf'.
23:43:32 INFO  : 'configparams force-mem-access 1' command is executed.
23:43:32 INFO  : Context for 'APU' is selected.
23:43:32 INFO  : 'stop' command is executed.
23:43:32 INFO  : 'ps7_init' command is executed.
23:43:32 INFO  : 'ps7_post_config' command is executed.
23:43:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:43:32 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:43:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:43:33 INFO  : The application 'C:/Xilinx/vivado/UART/UART.sdk/UART/Debug/UART.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:43:33 INFO  : 'configparams force-mem-access 0' command is executed.
23:43:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Xilinx/vivado/UART/UART.sdk/UART/Debug/UART.elf
configparams force-mem-access 0
----------------End of Script----------------

23:43:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:43:33 INFO  : 'con' command is executed.
23:43:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

23:43:33 INFO  : Disconnected from the channel tcfchan#11.
23:44:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:44:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
23:44:02 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/UART_wrapper.bit"
23:44:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
23:44:07 INFO  : 'fpga -state' command is executed.
23:44:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:44:08 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:44:08 INFO  : 'jtag frequency' command is executed.
23:44:08 INFO  : Sourcing of 'C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:44:08 INFO  : Context for 'APU' is selected.
23:44:08 INFO  : Hardware design information is loaded from 'C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf'.
23:44:08 INFO  : 'configparams force-mem-access 1' command is executed.
23:44:08 INFO  : Context for 'APU' is selected.
23:44:08 INFO  : 'stop' command is executed.
23:44:08 INFO  : 'ps7_init' command is executed.
23:44:08 INFO  : 'ps7_post_config' command is executed.
23:44:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:44:08 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:44:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:44:08 INFO  : The application 'C:/Xilinx/vivado/UART/UART.sdk/UART/Debug/UART.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:44:08 INFO  : 'configparams force-mem-access 0' command is executed.
23:44:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Xilinx/vivado/UART/UART.sdk/UART/Debug/UART.elf
configparams force-mem-access 0
----------------End of Script----------------

23:44:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:44:08 INFO  : 'con' command is executed.
23:44:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

23:44:08 INFO  : Disconnected from the channel tcfchan#12.
23:45:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:45:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
23:45:16 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/UART_wrapper.bit"
23:45:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
23:45:20 INFO  : 'fpga -state' command is executed.
23:45:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:45:20 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:45:20 INFO  : 'jtag frequency' command is executed.
23:45:20 INFO  : Sourcing of 'C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:45:20 INFO  : Context for 'APU' is selected.
23:45:20 INFO  : Hardware design information is loaded from 'C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf'.
23:45:20 INFO  : 'configparams force-mem-access 1' command is executed.
23:45:20 INFO  : Context for 'APU' is selected.
23:45:20 INFO  : 'stop' command is executed.
23:45:21 INFO  : 'ps7_init' command is executed.
23:45:21 INFO  : 'ps7_post_config' command is executed.
23:45:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:45:21 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:45:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:45:21 INFO  : The application 'C:/Xilinx/vivado/UART/UART.sdk/UART/Debug/UART.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:45:21 INFO  : 'configparams force-mem-access 0' command is executed.
23:45:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Xilinx/vivado/UART/UART.sdk/UART/Debug/UART.elf
configparams force-mem-access 0
----------------End of Script----------------

23:45:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:45:21 INFO  : 'con' command is executed.
23:45:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

23:45:21 INFO  : Disconnected from the channel tcfchan#13.
23:54:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:54:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
23:54:22 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/UART_wrapper.bit"
23:54:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:54:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
23:54:59 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/UART_wrapper.bit"
23:55:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
23:55:04 INFO  : 'fpga -state' command is executed.
23:55:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:55:04 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:55:04 INFO  : 'jtag frequency' command is executed.
23:55:04 INFO  : Sourcing of 'C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:55:04 INFO  : Context for 'APU' is selected.
23:55:04 INFO  : Hardware design information is loaded from 'C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf'.
23:55:04 INFO  : 'configparams force-mem-access 1' command is executed.
23:55:04 INFO  : Context for 'APU' is selected.
23:55:04 INFO  : 'stop' command is executed.
23:55:04 INFO  : 'ps7_init' command is executed.
23:55:04 INFO  : 'ps7_post_config' command is executed.
23:55:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:55:04 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:55:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:55:04 INFO  : The application 'C:/Xilinx/vivado/UART/UART.sdk/UART/Debug/UART.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:55:04 INFO  : 'configparams force-mem-access 0' command is executed.
23:55:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Xilinx/vivado/UART/UART.sdk/UART/Debug/UART.elf
configparams force-mem-access 0
----------------End of Script----------------

23:55:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:55:05 INFO  : 'con' command is executed.
23:55:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

23:55:05 INFO  : Disconnected from the channel tcfchan#14.
23:58:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
23:58:05 INFO  : 'fpga -state' command is executed.
23:58:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:58:05 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:58:05 INFO  : 'jtag frequency' command is executed.
23:58:05 INFO  : Sourcing of 'C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:58:05 INFO  : Context for 'APU' is selected.
23:58:08 INFO  : Hardware design information is loaded from 'C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf'.
23:58:08 INFO  : 'configparams force-mem-access 1' command is executed.
23:58:08 INFO  : Context for 'APU' is selected.
23:58:08 INFO  : 'stop' command is executed.
23:58:08 INFO  : 'ps7_init' command is executed.
23:58:08 INFO  : 'ps7_post_config' command is executed.
23:58:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:58:08 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:58:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:58:09 INFO  : The application 'C:/Xilinx/vivado/UART/UART.sdk/UART/Debug/UART.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:58:09 INFO  : 'configparams force-mem-access 0' command is executed.
23:58:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Xilinx/vivado/UART/UART.sdk/UART/Debug/UART.elf
configparams force-mem-access 0
----------------End of Script----------------

23:58:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:58:09 INFO  : 'con' command is executed.
23:58:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

23:58:09 INFO  : Disconnected from the channel tcfchan#15.
00:10:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
00:10:46 INFO  : 'fpga -state' command is executed.
00:10:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:10:46 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
00:10:46 INFO  : 'jtag frequency' command is executed.
00:10:46 INFO  : Sourcing of 'C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:10:46 INFO  : Context for 'APU' is selected.
00:10:48 INFO  : Hardware design information is loaded from 'C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf'.
00:10:48 INFO  : 'configparams force-mem-access 1' command is executed.
00:10:48 INFO  : Context for 'APU' is selected.
00:10:48 INFO  : 'stop' command is executed.
00:10:49 INFO  : 'ps7_init' command is executed.
00:10:49 INFO  : 'ps7_post_config' command is executed.
00:10:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:10:49 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:10:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:10:49 INFO  : The application 'C:/Xilinx/vivado/UART/UART.sdk/UART/Debug/UART.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:10:49 INFO  : 'configparams force-mem-access 0' command is executed.
00:10:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Xilinx/vivado/UART/UART.sdk/UART/Debug/UART.elf
configparams force-mem-access 0
----------------End of Script----------------

00:10:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:10:49 INFO  : 'con' command is executed.
00:10:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

00:10:49 INFO  : Disconnected from the channel tcfchan#16.
00:11:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:11:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
00:11:21 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/UART_wrapper.bit"
00:12:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:12:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
00:12:28 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/UART_wrapper.bit"
00:12:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
00:12:33 INFO  : 'fpga -state' command is executed.
00:12:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:12:33 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
00:12:33 INFO  : 'jtag frequency' command is executed.
00:12:33 INFO  : Sourcing of 'C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:12:33 INFO  : Context for 'APU' is selected.
00:12:33 INFO  : Hardware design information is loaded from 'C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf'.
00:12:33 INFO  : 'configparams force-mem-access 1' command is executed.
00:12:33 INFO  : Context for 'APU' is selected.
00:12:33 INFO  : 'stop' command is executed.
00:12:34 INFO  : 'ps7_init' command is executed.
00:12:34 INFO  : 'ps7_post_config' command is executed.
00:12:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:12:34 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:12:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:12:34 INFO  : The application 'C:/Xilinx/vivado/UART/UART.sdk/UART/Debug/UART.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:12:34 INFO  : 'configparams force-mem-access 0' command is executed.
00:12:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Xilinx/vivado/UART/UART.sdk/UART/Debug/UART.elf
configparams force-mem-access 0
----------------End of Script----------------

00:12:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:12:34 INFO  : 'con' command is executed.
00:12:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

00:12:34 INFO  : Disconnected from the channel tcfchan#17.
00:18:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:18:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
00:19:01 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/UART_wrapper.bit"
00:19:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
00:19:06 INFO  : 'fpga -state' command is executed.
00:19:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:19:06 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
00:19:06 INFO  : 'jtag frequency' command is executed.
00:19:06 INFO  : Sourcing of 'C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:19:06 INFO  : Context for 'APU' is selected.
00:19:06 INFO  : Hardware design information is loaded from 'C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf'.
00:19:06 INFO  : 'configparams force-mem-access 1' command is executed.
00:19:06 INFO  : Context for 'APU' is selected.
00:19:06 INFO  : 'stop' command is executed.
00:19:06 INFO  : 'ps7_init' command is executed.
00:19:06 INFO  : 'ps7_post_config' command is executed.
00:19:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:19:06 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:19:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:19:07 INFO  : The application 'C:/Xilinx/vivado/UART/UART.sdk/UART/Debug/UART.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:19:07 INFO  : 'configparams force-mem-access 0' command is executed.
00:19:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Xilinx/vivado/UART/UART.sdk/UART/Debug/UART.elf
configparams force-mem-access 0
----------------End of Script----------------

00:19:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:19:07 INFO  : 'con' command is executed.
00:19:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

00:19:07 INFO  : Disconnected from the channel tcfchan#18.
00:20:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
00:20:06 INFO  : 'fpga -state' command is executed.
00:20:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:20:06 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
00:20:06 INFO  : 'jtag frequency' command is executed.
00:20:06 INFO  : Sourcing of 'C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:20:06 INFO  : Context for 'APU' is selected.
00:20:08 INFO  : Hardware design information is loaded from 'C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf'.
00:20:08 INFO  : 'configparams force-mem-access 1' command is executed.
00:20:08 INFO  : Context for 'APU' is selected.
00:20:08 INFO  : 'stop' command is executed.
00:20:09 INFO  : 'ps7_init' command is executed.
00:20:09 INFO  : 'ps7_post_config' command is executed.
00:20:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:20:09 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:20:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:20:09 INFO  : The application 'C:/Xilinx/vivado/UART/UART.sdk/UART/Debug/UART.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:20:09 INFO  : 'configparams force-mem-access 0' command is executed.
00:20:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Xilinx/vivado/UART/UART.sdk/UART/Debug/UART.elf
configparams force-mem-access 0
----------------End of Script----------------

00:20:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:20:09 INFO  : 'con' command is executed.
00:20:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

00:20:09 INFO  : Disconnected from the channel tcfchan#19.
00:21:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:21:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
00:21:05 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/UART_wrapper.bit"
00:21:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
00:21:10 INFO  : 'fpga -state' command is executed.
00:21:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:21:10 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
00:21:10 INFO  : 'jtag frequency' command is executed.
00:21:10 INFO  : Sourcing of 'C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:21:10 INFO  : Context for 'APU' is selected.
00:21:10 INFO  : Hardware design information is loaded from 'C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf'.
00:21:10 INFO  : 'configparams force-mem-access 1' command is executed.
00:21:10 INFO  : Context for 'APU' is selected.
00:21:10 INFO  : 'stop' command is executed.
00:21:11 INFO  : 'ps7_init' command is executed.
00:21:11 INFO  : 'ps7_post_config' command is executed.
00:21:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:21:11 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:21:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:21:11 INFO  : The application 'C:/Xilinx/vivado/UART/UART.sdk/UART/Debug/UART.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:21:11 INFO  : 'configparams force-mem-access 0' command is executed.
00:21:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Xilinx/vivado/UART/UART.sdk/UART/Debug/UART.elf
configparams force-mem-access 0
----------------End of Script----------------

00:21:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:21:11 INFO  : 'con' command is executed.
00:21:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

00:21:11 INFO  : Disconnected from the channel tcfchan#20.
00:22:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:22:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
00:22:52 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/UART_wrapper.bit"
00:23:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
00:23:01 INFO  : 'fpga -state' command is executed.
00:23:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:23:01 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
00:23:01 INFO  : 'jtag frequency' command is executed.
00:23:01 INFO  : Sourcing of 'C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:23:01 INFO  : Context for 'APU' is selected.
00:23:01 INFO  : Hardware design information is loaded from 'C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf'.
00:23:01 INFO  : 'configparams force-mem-access 1' command is executed.
00:23:01 INFO  : Context for 'APU' is selected.
00:23:01 INFO  : 'stop' command is executed.
00:23:01 INFO  : 'ps7_init' command is executed.
00:23:01 INFO  : 'ps7_post_config' command is executed.
00:23:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:23:01 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:23:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:23:01 INFO  : The application 'C:/Xilinx/vivado/UART/UART.sdk/UART/Debug/UART.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:23:01 INFO  : 'configparams force-mem-access 0' command is executed.
00:23:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Xilinx/vivado/UART/UART.sdk/UART/Debug/UART.elf
configparams force-mem-access 0
----------------End of Script----------------

00:23:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:23:01 INFO  : 'con' command is executed.
00:23:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

00:23:01 INFO  : Disconnected from the channel tcfchan#21.
00:31:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:31:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
00:31:27 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/UART_wrapper.bit"
00:31:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
00:31:32 INFO  : 'fpga -state' command is executed.
00:31:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:31:32 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
00:31:32 INFO  : 'jtag frequency' command is executed.
00:31:32 INFO  : Sourcing of 'C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:31:32 INFO  : Context for 'APU' is selected.
00:31:32 INFO  : Hardware design information is loaded from 'C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf'.
00:31:32 INFO  : 'configparams force-mem-access 1' command is executed.
00:31:32 INFO  : Context for 'APU' is selected.
00:31:32 INFO  : 'stop' command is executed.
00:31:32 INFO  : 'ps7_init' command is executed.
00:31:32 INFO  : 'ps7_post_config' command is executed.
00:31:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:31:32 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:31:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:31:33 INFO  : The application 'C:/Xilinx/vivado/UART/UART.sdk/UART/Debug/UART.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:31:33 INFO  : 'configparams force-mem-access 0' command is executed.
00:31:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Xilinx/vivado/UART/UART.sdk/UART/Debug/UART.elf
configparams force-mem-access 0
----------------End of Script----------------

00:31:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:31:33 INFO  : 'con' command is executed.
00:31:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

00:31:33 INFO  : Disconnected from the channel tcfchan#22.
00:32:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:32:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
00:32:56 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/UART_wrapper.bit"
00:33:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
00:33:01 INFO  : 'fpga -state' command is executed.
00:33:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:33:01 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
00:33:01 INFO  : 'jtag frequency' command is executed.
00:33:01 INFO  : Sourcing of 'C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:33:01 INFO  : Context for 'APU' is selected.
00:33:01 INFO  : Hardware design information is loaded from 'C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf'.
00:33:01 INFO  : 'configparams force-mem-access 1' command is executed.
00:33:01 INFO  : Context for 'APU' is selected.
00:33:01 INFO  : 'stop' command is executed.
00:33:02 INFO  : 'ps7_init' command is executed.
00:33:02 INFO  : 'ps7_post_config' command is executed.
00:33:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:33:02 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:33:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:33:02 INFO  : The application 'C:/Xilinx/vivado/UART/UART.sdk/UART/Debug/UART.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:33:02 INFO  : 'configparams force-mem-access 0' command is executed.
00:33:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Xilinx/vivado/UART/UART.sdk/UART/Debug/UART.elf
configparams force-mem-access 0
----------------End of Script----------------

00:33:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:33:02 INFO  : 'con' command is executed.
00:33:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

00:33:02 INFO  : Disconnected from the channel tcfchan#23.
00:33:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:33:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
00:33:47 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/UART_wrapper.bit"
00:33:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
00:33:51 INFO  : 'fpga -state' command is executed.
00:33:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:33:51 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
00:33:51 INFO  : 'jtag frequency' command is executed.
00:33:51 INFO  : Sourcing of 'C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:33:51 INFO  : Context for 'APU' is selected.
00:33:52 INFO  : Hardware design information is loaded from 'C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf'.
00:33:52 INFO  : 'configparams force-mem-access 1' command is executed.
00:33:52 INFO  : Context for 'APU' is selected.
00:33:52 INFO  : 'stop' command is executed.
00:33:52 INFO  : 'ps7_init' command is executed.
00:33:52 INFO  : 'ps7_post_config' command is executed.
00:33:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:33:52 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:33:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:33:52 INFO  : The application 'C:/Xilinx/vivado/UART/UART.sdk/UART/Debug/UART.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:33:52 INFO  : 'configparams force-mem-access 0' command is executed.
00:33:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Xilinx/vivado/UART/UART.sdk/UART/Debug/UART.elf
configparams force-mem-access 0
----------------End of Script----------------

00:33:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:33:52 INFO  : 'con' command is executed.
00:33:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

00:33:52 INFO  : Disconnected from the channel tcfchan#24.
00:34:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:34:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
00:34:31 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/UART_wrapper.bit"
00:34:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
00:34:35 INFO  : 'fpga -state' command is executed.
00:34:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:34:36 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
00:34:36 INFO  : 'jtag frequency' command is executed.
00:34:36 INFO  : Sourcing of 'C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:34:36 INFO  : Context for 'APU' is selected.
00:34:36 INFO  : Hardware design information is loaded from 'C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf'.
00:34:36 INFO  : 'configparams force-mem-access 1' command is executed.
00:34:36 INFO  : Context for 'APU' is selected.
00:34:36 INFO  : 'stop' command is executed.
00:34:36 INFO  : 'ps7_init' command is executed.
00:34:36 INFO  : 'ps7_post_config' command is executed.
00:34:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:34:36 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:34:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:34:36 INFO  : The application 'C:/Xilinx/vivado/UART/UART.sdk/UART/Debug/UART.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:34:36 INFO  : 'configparams force-mem-access 0' command is executed.
00:34:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Xilinx/vivado/UART/UART.sdk/UART/Debug/UART.elf
configparams force-mem-access 0
----------------End of Script----------------

00:34:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:34:36 INFO  : 'con' command is executed.
00:34:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

00:34:36 INFO  : Disconnected from the channel tcfchan#25.
00:35:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:35:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
00:35:25 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/UART_wrapper.bit"
00:35:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
00:35:30 INFO  : 'fpga -state' command is executed.
00:35:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:35:30 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
00:35:30 INFO  : 'jtag frequency' command is executed.
00:35:30 INFO  : Sourcing of 'C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:35:30 INFO  : Context for 'APU' is selected.
00:35:30 INFO  : Hardware design information is loaded from 'C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf'.
00:35:30 INFO  : 'configparams force-mem-access 1' command is executed.
00:35:30 INFO  : Context for 'APU' is selected.
00:35:30 INFO  : 'stop' command is executed.
00:35:31 INFO  : 'ps7_init' command is executed.
00:35:31 INFO  : 'ps7_post_config' command is executed.
00:35:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:35:31 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:35:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:35:31 INFO  : The application 'C:/Xilinx/vivado/UART/UART.sdk/UART/Debug/UART.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:35:31 INFO  : 'configparams force-mem-access 0' command is executed.
00:35:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Xilinx/vivado/UART/UART.sdk/UART/Debug/UART.elf
configparams force-mem-access 0
----------------End of Script----------------

00:35:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:35:31 INFO  : 'con' command is executed.
00:35:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

00:35:31 INFO  : Disconnected from the channel tcfchan#26.
00:36:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:36:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
00:36:49 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/UART_wrapper.bit"
00:36:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
00:36:53 INFO  : 'fpga -state' command is executed.
00:36:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:36:53 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
00:36:53 INFO  : 'jtag frequency' command is executed.
00:36:53 INFO  : Sourcing of 'C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:36:53 INFO  : Context for 'APU' is selected.
00:36:53 INFO  : Hardware design information is loaded from 'C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf'.
00:36:53 INFO  : 'configparams force-mem-access 1' command is executed.
00:36:53 INFO  : Context for 'APU' is selected.
00:36:53 INFO  : 'stop' command is executed.
00:36:53 INFO  : 'ps7_init' command is executed.
00:36:53 INFO  : 'ps7_post_config' command is executed.
00:36:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:36:53 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:36:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:36:54 INFO  : The application 'C:/Xilinx/vivado/UART/UART.sdk/UART/Debug/UART.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:36:54 INFO  : 'configparams force-mem-access 0' command is executed.
00:36:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Xilinx/vivado/UART/UART.sdk/UART/Debug/UART.elf
configparams force-mem-access 0
----------------End of Script----------------

00:36:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:36:54 INFO  : 'con' command is executed.
00:36:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

00:36:54 INFO  : Disconnected from the channel tcfchan#27.
00:37:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:37:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
00:37:53 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/UART_wrapper.bit"
00:37:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
00:37:58 INFO  : 'fpga -state' command is executed.
00:37:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:37:58 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
00:37:58 INFO  : 'jtag frequency' command is executed.
00:37:58 INFO  : Sourcing of 'C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:37:58 INFO  : Context for 'APU' is selected.
00:37:58 INFO  : Hardware design information is loaded from 'C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf'.
00:37:58 INFO  : 'configparams force-mem-access 1' command is executed.
00:37:58 INFO  : Context for 'APU' is selected.
00:37:58 INFO  : 'stop' command is executed.
00:37:59 INFO  : 'ps7_init' command is executed.
00:37:59 INFO  : 'ps7_post_config' command is executed.
00:37:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:37:59 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:37:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:37:59 INFO  : The application 'C:/Xilinx/vivado/UART/UART.sdk/UART/Debug/UART.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:37:59 INFO  : 'configparams force-mem-access 0' command is executed.
00:37:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Xilinx/vivado/UART/UART.sdk/UART/Debug/UART.elf
configparams force-mem-access 0
----------------End of Script----------------

00:37:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:37:59 INFO  : 'con' command is executed.
00:37:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

00:37:59 INFO  : Disconnected from the channel tcfchan#28.
01:07:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:07:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
01:07:16 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/UART_wrapper.bit"
01:08:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:08:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
01:08:11 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/UART_wrapper.bit"
01:08:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:08:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
01:08:53 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/UART_wrapper.bit"
01:09:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:09:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
01:09:29 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/UART_wrapper.bit"
01:09:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:09:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
01:10:01 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/UART_wrapper.bit"
01:10:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
01:10:05 INFO  : 'fpga -state' command is executed.
01:10:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:10:06 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
01:10:06 INFO  : 'jtag frequency' command is executed.
01:10:06 INFO  : Sourcing of 'C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:10:06 INFO  : Context for 'APU' is selected.
01:10:06 INFO  : Hardware design information is loaded from 'C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf'.
01:10:06 INFO  : 'configparams force-mem-access 1' command is executed.
01:10:06 INFO  : Context for 'APU' is selected.
01:10:06 INFO  : 'stop' command is executed.
01:10:06 INFO  : 'ps7_init' command is executed.
01:10:06 INFO  : 'ps7_post_config' command is executed.
01:10:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:10:06 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:10:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:10:06 INFO  : The application 'C:/Xilinx/vivado/UART/UART.sdk/UART/Debug/UART.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:10:06 INFO  : 'configparams force-mem-access 0' command is executed.
01:10:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Xilinx/vivado/UART/UART.sdk/UART/Debug/UART.elf
configparams force-mem-access 0
----------------End of Script----------------

01:10:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:10:06 INFO  : 'con' command is executed.
01:10:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

01:10:06 INFO  : Disconnected from the channel tcfchan#29.
01:12:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:12:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
01:12:23 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/UART_wrapper.bit"
01:12:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
01:12:29 INFO  : 'fpga -state' command is executed.
01:12:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:12:29 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
01:12:29 INFO  : 'jtag frequency' command is executed.
01:12:29 INFO  : Sourcing of 'C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:12:29 INFO  : Context for 'APU' is selected.
01:12:29 INFO  : Hardware design information is loaded from 'C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf'.
01:12:29 INFO  : 'configparams force-mem-access 1' command is executed.
01:12:29 INFO  : Context for 'APU' is selected.
01:12:29 INFO  : 'stop' command is executed.
01:12:29 INFO  : 'ps7_init' command is executed.
01:12:29 INFO  : 'ps7_post_config' command is executed.
01:12:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:12:29 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:12:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:12:29 INFO  : The application 'C:/Xilinx/vivado/UART/UART.sdk/UART/Debug/UART.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:12:29 INFO  : 'configparams force-mem-access 0' command is executed.
01:12:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Xilinx/vivado/UART/UART.sdk/UART/Debug/UART.elf
configparams force-mem-access 0
----------------End of Script----------------

01:12:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:12:30 INFO  : 'con' command is executed.
01:12:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

01:12:30 INFO  : Disconnected from the channel tcfchan#30.
01:16:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:16:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
01:16:48 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/UART_wrapper.bit"
01:16:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
01:16:53 INFO  : 'fpga -state' command is executed.
01:16:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:16:53 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
01:16:53 INFO  : 'jtag frequency' command is executed.
01:16:53 INFO  : Sourcing of 'C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:16:53 INFO  : Context for 'APU' is selected.
01:16:53 INFO  : Hardware design information is loaded from 'C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf'.
01:16:53 INFO  : 'configparams force-mem-access 1' command is executed.
01:16:53 INFO  : Context for 'APU' is selected.
01:16:53 INFO  : 'stop' command is executed.
01:16:54 INFO  : 'ps7_init' command is executed.
01:16:54 INFO  : 'ps7_post_config' command is executed.
01:16:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:16:54 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:16:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:16:54 INFO  : The application 'C:/Xilinx/vivado/UART/UART.sdk/UART/Debug/UART.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:16:54 INFO  : 'configparams force-mem-access 0' command is executed.
01:16:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Xilinx/vivado/UART/UART.sdk/UART/Debug/UART.elf
configparams force-mem-access 0
----------------End of Script----------------

01:16:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:16:54 INFO  : 'con' command is executed.
01:16:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

01:16:54 INFO  : Disconnected from the channel tcfchan#31.
02:08:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:08:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
02:08:39 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/UART_wrapper.bit"
02:08:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
02:08:44 INFO  : 'fpga -state' command is executed.
02:08:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:08:45 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
02:08:45 INFO  : 'jtag frequency' command is executed.
02:08:45 INFO  : Sourcing of 'C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl' is done.
02:08:45 INFO  : Context for 'APU' is selected.
02:08:45 INFO  : Hardware design information is loaded from 'C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf'.
02:08:45 INFO  : 'configparams force-mem-access 1' command is executed.
02:08:45 INFO  : Context for 'APU' is selected.
02:08:45 INFO  : 'stop' command is executed.
02:08:45 INFO  : 'ps7_init' command is executed.
02:08:45 INFO  : 'ps7_post_config' command is executed.
02:08:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:08:45 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
02:08:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:08:45 INFO  : The application 'C:/Xilinx/vivado/UART/UART.sdk/UART/Debug/UART.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:08:45 INFO  : 'configparams force-mem-access 0' command is executed.
02:08:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Xilinx/vivado/UART/UART.sdk/UART/Debug/UART.elf
configparams force-mem-access 0
----------------End of Script----------------

02:08:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:08:45 INFO  : 'con' command is executed.
02:08:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

02:08:46 INFO  : Disconnected from the channel tcfchan#32.
02:26:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:26:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
02:26:16 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/UART_wrapper.bit"
02:26:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
02:26:20 INFO  : 'fpga -state' command is executed.
02:26:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:26:20 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
02:26:20 INFO  : 'jtag frequency' command is executed.
02:26:20 INFO  : Sourcing of 'C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl' is done.
02:26:20 INFO  : Context for 'APU' is selected.
02:26:21 INFO  : Hardware design information is loaded from 'C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf'.
02:26:21 INFO  : 'configparams force-mem-access 1' command is executed.
02:26:21 INFO  : Context for 'APU' is selected.
02:26:21 INFO  : 'stop' command is executed.
02:26:21 INFO  : 'ps7_init' command is executed.
02:26:21 INFO  : 'ps7_post_config' command is executed.
02:26:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:26:21 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
02:26:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:26:21 INFO  : The application 'C:/Xilinx/vivado/UART/UART.sdk/UART/Debug/UART.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:26:21 INFO  : 'configparams force-mem-access 0' command is executed.
02:26:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Xilinx/vivado/UART/UART.sdk/UART/Debug/UART.elf
configparams force-mem-access 0
----------------End of Script----------------

02:26:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:26:21 INFO  : 'con' command is executed.
02:26:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

02:26:21 INFO  : Disconnected from the channel tcfchan#33.
10:41:24 INFO  : Registering command handlers for SDK TCF services
10:41:25 INFO  : Launching XSCT server: xsct.bat -interactive C:\Xilinx\vivado\UART\UART.sdk\temp_xsdb_launch_script.tcl
10:41:28 INFO  : XSCT server has started successfully.
10:41:32 INFO  : Successfully done setting XSCT server connection channel  
10:41:32 INFO  : Successfully done setting SDK workspace  
10:41:32 INFO  : Processing command line option -hwspec C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper.hdf.
10:41:32 INFO  : Checking for hwspec changes in the project UART_wrapper_hw_platform_0.
10:42:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:42:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
10:42:30 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/UART_wrapper.bit"
10:42:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
10:42:36 INFO  : 'fpga -state' command is executed.
10:42:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:42:36 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
10:42:36 INFO  : 'jtag frequency' command is executed.
10:42:36 INFO  : Sourcing of 'C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:42:36 INFO  : Context for 'APU' is selected.
10:42:36 INFO  : Hardware design information is loaded from 'C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf'.
10:42:36 INFO  : 'configparams force-mem-access 1' command is executed.
10:42:36 INFO  : Context for 'APU' is selected.
10:42:37 INFO  : 'stop' command is executed.
10:42:37 INFO  : 'ps7_init' command is executed.
10:42:37 INFO  : 'ps7_post_config' command is executed.
10:42:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:42:37 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
10:42:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:42:37 INFO  : The application 'C:/Xilinx/vivado/UART/UART.sdk/UART/Debug/UART.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:42:37 INFO  : 'configparams force-mem-access 0' command is executed.
10:42:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Xilinx/vivado/UART/UART.sdk/UART/Debug/UART.elf
configparams force-mem-access 0
----------------End of Script----------------

10:42:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:42:37 INFO  : 'con' command is executed.
10:42:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

10:42:37 INFO  : Disconnected from the channel tcfchan#1.
10:52:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:52:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
10:52:44 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/UART_wrapper.bit"
10:52:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
10:52:49 INFO  : 'fpga -state' command is executed.
10:52:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:52:49 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
10:52:49 INFO  : 'jtag frequency' command is executed.
10:52:49 INFO  : Sourcing of 'C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:52:49 INFO  : Context for 'APU' is selected.
10:52:49 INFO  : Hardware design information is loaded from 'C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf'.
10:52:49 INFO  : 'configparams force-mem-access 1' command is executed.
10:52:49 INFO  : Context for 'APU' is selected.
10:52:49 INFO  : 'stop' command is executed.
10:52:50 INFO  : 'ps7_init' command is executed.
10:52:50 INFO  : 'ps7_post_config' command is executed.
10:52:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:52:50 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
10:52:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:52:50 INFO  : The application 'C:/Xilinx/vivado/UART/UART.sdk/UART/Debug/UART.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:52:50 INFO  : 'configparams force-mem-access 0' command is executed.
10:52:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Xilinx/vivado/UART/UART.sdk/UART/Debug/UART.elf
configparams force-mem-access 0
----------------End of Script----------------

10:52:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:52:50 INFO  : 'con' command is executed.
10:52:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

10:52:50 INFO  : Disconnected from the channel tcfchan#2.
10:55:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:55:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
10:55:52 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/UART_wrapper.bit"
10:56:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
10:56:10 INFO  : 'fpga -state' command is executed.
10:56:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:56:10 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
10:56:10 INFO  : 'jtag frequency' command is executed.
10:56:10 INFO  : Sourcing of 'C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:56:10 INFO  : Context for 'APU' is selected.
10:56:10 INFO  : Hardware design information is loaded from 'C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf'.
10:56:10 INFO  : 'configparams force-mem-access 1' command is executed.
10:56:10 INFO  : Context for 'APU' is selected.
10:56:10 INFO  : 'stop' command is executed.
10:56:10 INFO  : 'ps7_init' command is executed.
10:56:10 INFO  : 'ps7_post_config' command is executed.
10:56:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:56:10 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
10:56:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:56:10 INFO  : The application 'C:/Xilinx/vivado/UART/UART.sdk/UART/Debug/UART.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:56:10 INFO  : 'configparams force-mem-access 0' command is executed.
10:56:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Xilinx/vivado/UART/UART.sdk/UART/Debug/UART.elf
configparams force-mem-access 0
----------------End of Script----------------

10:56:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:56:11 INFO  : 'con' command is executed.
10:56:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

10:56:11 INFO  : Disconnected from the channel tcfchan#3.
10:58:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:58:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
10:58:15 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/UART_wrapper.bit"
10:58:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
10:58:21 INFO  : 'fpga -state' command is executed.
10:58:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:58:21 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
10:58:21 INFO  : 'jtag frequency' command is executed.
10:58:21 INFO  : Sourcing of 'C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:58:21 INFO  : Context for 'APU' is selected.
10:58:21 INFO  : Hardware design information is loaded from 'C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf'.
10:58:21 INFO  : 'configparams force-mem-access 1' command is executed.
10:58:21 INFO  : Context for 'APU' is selected.
10:58:21 INFO  : 'stop' command is executed.
10:58:21 INFO  : 'ps7_init' command is executed.
10:58:21 INFO  : 'ps7_post_config' command is executed.
10:58:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:58:21 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
10:58:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:58:21 INFO  : The application 'C:/Xilinx/vivado/UART/UART.sdk/UART/Debug/UART.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:58:21 INFO  : 'configparams force-mem-access 0' command is executed.
10:58:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Xilinx/vivado/UART/UART.sdk/UART/Debug/UART.elf
configparams force-mem-access 0
----------------End of Script----------------

10:58:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:58:22 INFO  : 'con' command is executed.
10:58:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

10:58:22 INFO  : Disconnected from the channel tcfchan#4.
11:12:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:12:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:12:27 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/UART_wrapper.bit"
11:13:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:13:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:13:13 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/UART_wrapper.bit"
11:13:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:13:17 INFO  : 'fpga -state' command is executed.
11:13:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:13:17 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:13:17 INFO  : 'jtag frequency' command is executed.
11:13:17 INFO  : Sourcing of 'C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:13:17 INFO  : Context for 'APU' is selected.
11:13:18 INFO  : Hardware design information is loaded from 'C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf'.
11:13:18 INFO  : 'configparams force-mem-access 1' command is executed.
11:13:18 INFO  : Context for 'APU' is selected.
11:13:18 INFO  : 'stop' command is executed.
11:13:18 INFO  : 'ps7_init' command is executed.
11:13:18 INFO  : 'ps7_post_config' command is executed.
11:13:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:13:18 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:13:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:13:18 INFO  : The application 'C:/Xilinx/vivado/UART/UART.sdk/UART/Debug/UART.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:13:18 INFO  : 'configparams force-mem-access 0' command is executed.
11:13:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Xilinx/vivado/UART/UART.sdk/UART/Debug/UART.elf
configparams force-mem-access 0
----------------End of Script----------------

11:13:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:13:18 INFO  : 'con' command is executed.
11:13:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

11:13:18 INFO  : Disconnected from the channel tcfchan#5.
12:17:18 INFO  : Registering command handlers for SDK TCF services
12:17:19 INFO  : Launching XSCT server: xsct.bat -interactive C:\Xilinx\vivado\UART\UART.sdk\temp_xsdb_launch_script.tcl
12:17:22 INFO  : XSCT server has started successfully.
12:17:22 INFO  : Successfully done setting XSCT server connection channel  
12:17:22 INFO  : Successfully done setting SDK workspace  
12:17:22 INFO  : Processing command line option -hwspec C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper.hdf.
12:17:22 INFO  : Checking for hwspec changes in the project UART_wrapper_hw_platform_0.
13:51:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:51:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
13:52:02 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/UART_wrapper.bit"
13:52:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
13:52:13 INFO  : 'fpga -state' command is executed.
13:52:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:52:13 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:52:13 INFO  : 'jtag frequency' command is executed.
13:52:13 INFO  : Sourcing of 'C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:52:13 INFO  : Context for 'APU' is selected.
13:52:13 INFO  : Hardware design information is loaded from 'C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf'.
13:52:13 INFO  : 'configparams force-mem-access 1' command is executed.
13:52:13 INFO  : Context for 'APU' is selected.
13:52:13 INFO  : 'stop' command is executed.
13:52:14 INFO  : 'ps7_init' command is executed.
13:52:14 INFO  : 'ps7_post_config' command is executed.
13:52:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:52:14 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:52:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:52:14 INFO  : The application 'C:/Xilinx/vivado/UART/UART.sdk/UART/Debug/UART.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:52:14 INFO  : 'configparams force-mem-access 0' command is executed.
13:52:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Xilinx/vivado/UART/UART.sdk/UART/Debug/UART.elf
configparams force-mem-access 0
----------------End of Script----------------

13:52:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:52:14 INFO  : 'con' command is executed.
13:52:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

13:52:14 INFO  : Disconnected from the channel tcfchan#1.
13:59:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:59:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
13:59:59 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/UART_wrapper.bit"
14:00:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:00:02 INFO  : 'fpga -state' command is executed.
14:00:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:00:03 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:00:03 INFO  : 'jtag frequency' command is executed.
14:00:03 INFO  : Sourcing of 'C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:00:03 INFO  : Context for 'APU' is selected.
14:00:03 INFO  : Hardware design information is loaded from 'C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf'.
14:00:03 INFO  : 'configparams force-mem-access 1' command is executed.
14:00:03 INFO  : Context for 'APU' is selected.
14:00:03 INFO  : 'stop' command is executed.
14:00:03 INFO  : 'ps7_init' command is executed.
14:00:03 INFO  : 'ps7_post_config' command is executed.
14:00:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:00:03 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:00:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:00:03 INFO  : The application 'C:/Xilinx/vivado/UART/UART.sdk/UART/Debug/UART.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:00:03 INFO  : 'configparams force-mem-access 0' command is executed.
14:00:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Xilinx/vivado/UART/UART.sdk/UART/Debug/UART.elf
configparams force-mem-access 0
----------------End of Script----------------

14:00:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:00:04 INFO  : 'con' command is executed.
14:00:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:00:04 INFO  : Disconnected from the channel tcfchan#2.
14:01:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:01:39 INFO  : 'fpga -state' command is executed.
14:01:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:01:40 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:01:40 INFO  : 'jtag frequency' command is executed.
14:01:40 INFO  : Sourcing of 'C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:01:40 INFO  : Context for 'APU' is selected.
14:01:41 INFO  : Hardware design information is loaded from 'C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf'.
14:01:41 INFO  : 'configparams force-mem-access 1' command is executed.
14:01:41 INFO  : Context for 'APU' is selected.
14:01:41 INFO  : 'stop' command is executed.
14:01:42 INFO  : 'ps7_init' command is executed.
14:01:42 INFO  : 'ps7_post_config' command is executed.
14:01:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:01:42 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:01:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:01:42 INFO  : The application 'C:/Xilinx/vivado/UART/UART.sdk/UART/Debug/UART.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:01:42 INFO  : 'configparams force-mem-access 0' command is executed.
14:01:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Xilinx/vivado/UART/UART.sdk/UART/Debug/UART.elf
configparams force-mem-access 0
----------------End of Script----------------

14:01:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:01:42 INFO  : 'con' command is executed.
14:01:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:01:42 INFO  : Disconnected from the channel tcfchan#3.
14:17:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:17:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:17:11 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/UART_wrapper.bit"
14:17:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:17:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:17:41 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/UART_wrapper.bit"
14:17:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:17:46 INFO  : 'fpga -state' command is executed.
14:17:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:17:46 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:17:46 INFO  : 'jtag frequency' command is executed.
14:17:46 INFO  : Sourcing of 'C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:17:46 INFO  : Context for 'APU' is selected.
14:17:46 INFO  : Hardware design information is loaded from 'C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf'.
14:17:46 INFO  : 'configparams force-mem-access 1' command is executed.
14:17:46 INFO  : Context for 'APU' is selected.
14:17:46 INFO  : 'stop' command is executed.
14:17:47 INFO  : 'ps7_init' command is executed.
14:17:47 INFO  : 'ps7_post_config' command is executed.
14:17:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:17:47 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:17:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:17:47 INFO  : The application 'C:/Xilinx/vivado/UART/UART.sdk/UART/Debug/UART.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:17:47 INFO  : 'configparams force-mem-access 0' command is executed.
14:17:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Xilinx/vivado/UART/UART.sdk/UART/Debug/UART.elf
configparams force-mem-access 0
----------------End of Script----------------

14:17:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:17:47 INFO  : 'con' command is executed.
14:17:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:17:47 INFO  : Disconnected from the channel tcfchan#4.
14:18:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:18:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:19:00 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/UART_wrapper.bit"
14:19:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:19:06 INFO  : 'fpga -state' command is executed.
14:19:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:19:06 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:19:06 INFO  : 'jtag frequency' command is executed.
14:19:06 INFO  : Sourcing of 'C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:19:06 INFO  : Context for 'APU' is selected.
14:19:06 INFO  : Hardware design information is loaded from 'C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf'.
14:19:06 INFO  : 'configparams force-mem-access 1' command is executed.
14:19:06 INFO  : Context for 'APU' is selected.
14:19:06 INFO  : 'stop' command is executed.
14:19:06 INFO  : 'ps7_init' command is executed.
14:19:06 INFO  : 'ps7_post_config' command is executed.
14:19:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:19:06 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:19:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:19:07 INFO  : The application 'C:/Xilinx/vivado/UART/UART.sdk/UART/Debug/UART.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:19:07 INFO  : 'configparams force-mem-access 0' command is executed.
14:19:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Xilinx/vivado/UART/UART.sdk/UART/Debug/UART.elf
configparams force-mem-access 0
----------------End of Script----------------

14:19:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:19:07 INFO  : 'con' command is executed.
14:19:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:19:07 INFO  : Disconnected from the channel tcfchan#5.
14:19:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:19:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:19:24 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/UART_wrapper.bit"
14:19:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:19:29 INFO  : 'fpga -state' command is executed.
14:19:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:19:29 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:19:29 INFO  : 'jtag frequency' command is executed.
14:19:29 INFO  : Sourcing of 'C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:19:29 INFO  : Context for 'APU' is selected.
14:19:29 INFO  : Hardware design information is loaded from 'C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf'.
14:19:29 INFO  : 'configparams force-mem-access 1' command is executed.
14:19:29 INFO  : Context for 'APU' is selected.
14:19:29 INFO  : 'stop' command is executed.
14:19:29 INFO  : 'ps7_init' command is executed.
14:19:29 INFO  : 'ps7_post_config' command is executed.
14:19:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:19:29 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:19:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:19:30 INFO  : The application 'C:/Xilinx/vivado/UART/UART.sdk/UART/Debug/UART.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:19:30 INFO  : 'configparams force-mem-access 0' command is executed.
14:19:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Xilinx/vivado/UART/UART.sdk/UART/Debug/UART.elf
configparams force-mem-access 0
----------------End of Script----------------

14:19:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:19:30 INFO  : 'con' command is executed.
14:19:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:19:30 INFO  : Disconnected from the channel tcfchan#6.
14:21:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:21:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:21:17 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/UART_wrapper.bit"
14:21:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:21:22 INFO  : 'fpga -state' command is executed.
14:21:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:21:22 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:21:22 INFO  : 'jtag frequency' command is executed.
14:21:22 INFO  : Sourcing of 'C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:21:22 INFO  : Context for 'APU' is selected.
14:21:22 INFO  : Hardware design information is loaded from 'C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf'.
14:21:22 INFO  : 'configparams force-mem-access 1' command is executed.
14:21:22 INFO  : Context for 'APU' is selected.
14:21:22 INFO  : 'stop' command is executed.
14:21:22 INFO  : 'ps7_init' command is executed.
14:21:22 INFO  : 'ps7_post_config' command is executed.
14:21:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:21:22 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:21:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:21:23 INFO  : The application 'C:/Xilinx/vivado/UART/UART.sdk/UART/Debug/UART.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:21:23 INFO  : 'configparams force-mem-access 0' command is executed.
14:21:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Xilinx/vivado/UART/UART.sdk/UART/Debug/UART.elf
configparams force-mem-access 0
----------------End of Script----------------

14:21:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:21:23 INFO  : 'con' command is executed.
14:21:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:21:23 INFO  : Disconnected from the channel tcfchan#7.
14:23:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:23:05 INFO  : 'fpga -state' command is executed.
14:23:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:23:05 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:23:05 INFO  : 'jtag frequency' command is executed.
14:23:05 INFO  : Sourcing of 'C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:23:06 INFO  : Context for 'APU' is selected.
14:23:07 INFO  : Hardware design information is loaded from 'C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf'.
14:23:07 INFO  : 'configparams force-mem-access 1' command is executed.
14:23:07 INFO  : Context for 'APU' is selected.
14:23:07 INFO  : 'stop' command is executed.
14:23:07 INFO  : 'ps7_init' command is executed.
14:23:07 INFO  : 'ps7_post_config' command is executed.
14:23:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:23:08 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:23:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:23:08 INFO  : The application 'C:/Xilinx/vivado/UART/UART.sdk/UART/Debug/UART.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:23:08 INFO  : 'configparams force-mem-access 0' command is executed.
14:23:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Xilinx/vivado/UART/UART.sdk/UART/Debug/UART.elf
configparams force-mem-access 0
----------------End of Script----------------

14:23:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:23:08 INFO  : 'con' command is executed.
14:23:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:23:08 INFO  : Disconnected from the channel tcfchan#8.
14:29:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:29:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:29:29 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/UART_wrapper.bit"
14:29:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:29:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:29:49 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/UART_wrapper.bit"
14:29:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:29:54 INFO  : 'fpga -state' command is executed.
14:29:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:29:54 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:29:54 INFO  : 'jtag frequency' command is executed.
14:29:54 INFO  : Sourcing of 'C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:29:54 INFO  : Context for 'APU' is selected.
14:29:54 INFO  : Hardware design information is loaded from 'C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf'.
14:29:54 INFO  : 'configparams force-mem-access 1' command is executed.
14:29:54 INFO  : Context for 'APU' is selected.
14:29:54 INFO  : 'stop' command is executed.
14:29:55 INFO  : 'ps7_init' command is executed.
14:29:55 INFO  : 'ps7_post_config' command is executed.
14:29:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:29:55 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:29:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:29:55 INFO  : The application 'C:/Xilinx/vivado/UART/UART.sdk/UART/Debug/UART.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:29:55 INFO  : 'configparams force-mem-access 0' command is executed.
14:29:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Xilinx/vivado/UART/UART.sdk/UART/Debug/UART.elf
configparams force-mem-access 0
----------------End of Script----------------

14:29:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:29:55 INFO  : 'con' command is executed.
14:29:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:29:55 INFO  : Disconnected from the channel tcfchan#9.
14:30:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:30:59 INFO  : 'fpga -state' command is executed.
14:30:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:30:59 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:30:59 INFO  : 'jtag frequency' command is executed.
14:30:59 INFO  : Sourcing of 'C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:30:59 INFO  : Context for 'APU' is selected.
14:31:01 INFO  : Hardware design information is loaded from 'C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf'.
14:31:01 INFO  : 'configparams force-mem-access 1' command is executed.
14:31:01 INFO  : Context for 'APU' is selected.
14:31:01 INFO  : 'stop' command is executed.
14:31:01 INFO  : 'ps7_init' command is executed.
14:31:01 INFO  : 'ps7_post_config' command is executed.
14:31:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:31:01 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:31:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:31:02 INFO  : The application 'C:/Xilinx/vivado/UART/UART.sdk/UART/Debug/UART.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:31:02 INFO  : 'configparams force-mem-access 0' command is executed.
14:31:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Xilinx/vivado/UART/UART.sdk/UART/Debug/UART.elf
configparams force-mem-access 0
----------------End of Script----------------

14:31:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:31:02 INFO  : 'con' command is executed.
14:31:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:31:02 INFO  : Disconnected from the channel tcfchan#10.
14:31:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:31:02 INFO  : 'fpga -state' command is executed.
14:31:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:31:02 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:31:02 INFO  : 'jtag frequency' command is executed.
14:31:02 INFO  : Sourcing of 'C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:31:02 INFO  : Context for 'APU' is selected.
14:31:04 INFO  : Hardware design information is loaded from 'C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf'.
14:31:04 INFO  : 'configparams force-mem-access 1' command is executed.
14:31:04 INFO  : Context for 'APU' is selected.
14:31:04 INFO  : 'stop' command is executed.
14:31:04 INFO  : 'ps7_init' command is executed.
14:31:04 INFO  : 'ps7_post_config' command is executed.
14:31:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:31:04 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:31:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:31:05 INFO  : The application 'C:/Xilinx/vivado/UART/UART.sdk/UART/Debug/UART.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:31:05 INFO  : 'configparams force-mem-access 0' command is executed.
14:31:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Xilinx/vivado/UART/UART.sdk/UART/Debug/UART.elf
configparams force-mem-access 0
----------------End of Script----------------

14:31:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:31:05 INFO  : 'con' command is executed.
14:31:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:31:05 INFO  : Disconnected from the channel tcfchan#11.
14:31:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:31:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:31:39 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/UART_wrapper.bit"
14:31:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:31:42 INFO  : 'fpga -state' command is executed.
14:31:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:31:43 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:31:43 INFO  : 'jtag frequency' command is executed.
14:31:43 INFO  : Sourcing of 'C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:31:43 INFO  : Context for 'APU' is selected.
14:31:43 INFO  : Hardware design information is loaded from 'C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf'.
14:31:43 INFO  : 'configparams force-mem-access 1' command is executed.
14:31:43 INFO  : Context for 'APU' is selected.
14:31:43 INFO  : 'stop' command is executed.
14:31:43 INFO  : 'ps7_init' command is executed.
14:31:43 INFO  : 'ps7_post_config' command is executed.
14:31:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:31:43 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:31:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:31:43 INFO  : The application 'C:/Xilinx/vivado/UART/UART.sdk/UART/Debug/UART.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:31:43 INFO  : 'configparams force-mem-access 0' command is executed.
14:31:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Xilinx/vivado/UART/UART.sdk/UART/Debug/UART.elf
configparams force-mem-access 0
----------------End of Script----------------

14:31:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:31:43 INFO  : 'con' command is executed.
14:31:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:31:43 INFO  : Disconnected from the channel tcfchan#12.
14:33:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:33:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:33:38 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/UART_wrapper.bit"
14:33:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:33:44 INFO  : 'fpga -state' command is executed.
14:33:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:33:44 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:33:44 INFO  : 'jtag frequency' command is executed.
14:33:44 INFO  : Sourcing of 'C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:33:44 INFO  : Context for 'APU' is selected.
14:33:44 INFO  : Hardware design information is loaded from 'C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf'.
14:33:44 INFO  : 'configparams force-mem-access 1' command is executed.
14:33:44 INFO  : Context for 'APU' is selected.
14:33:44 INFO  : 'stop' command is executed.
14:33:44 INFO  : 'ps7_init' command is executed.
14:33:44 INFO  : 'ps7_post_config' command is executed.
14:33:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:33:44 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:33:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:33:45 INFO  : The application 'C:/Xilinx/vivado/UART/UART.sdk/UART/Debug/UART.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:33:45 INFO  : 'configparams force-mem-access 0' command is executed.
14:33:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Xilinx/vivado/UART/UART.sdk/UART/Debug/UART.elf
configparams force-mem-access 0
----------------End of Script----------------

14:33:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:33:45 INFO  : 'con' command is executed.
14:33:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:33:45 INFO  : Disconnected from the channel tcfchan#13.
14:35:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:35:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:35:48 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/UART_wrapper.bit"
14:35:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:35:53 INFO  : 'fpga -state' command is executed.
14:35:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:35:53 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:35:53 INFO  : 'jtag frequency' command is executed.
14:35:53 INFO  : Sourcing of 'C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:35:53 INFO  : Context for 'APU' is selected.
14:35:53 INFO  : Hardware design information is loaded from 'C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf'.
14:35:53 INFO  : 'configparams force-mem-access 1' command is executed.
14:35:53 INFO  : Context for 'APU' is selected.
14:35:53 INFO  : 'stop' command is executed.
14:35:54 INFO  : 'ps7_init' command is executed.
14:35:54 INFO  : 'ps7_post_config' command is executed.
14:35:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:35:54 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:35:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:35:54 INFO  : The application 'C:/Xilinx/vivado/UART/UART.sdk/UART/Debug/UART.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:35:54 INFO  : 'configparams force-mem-access 0' command is executed.
14:35:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Xilinx/vivado/UART/UART.sdk/UART/Debug/UART.elf
configparams force-mem-access 0
----------------End of Script----------------

14:35:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:35:54 INFO  : 'con' command is executed.
14:35:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:35:54 INFO  : Disconnected from the channel tcfchan#14.
14:37:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:37:06 INFO  : 'fpga -state' command is executed.
14:37:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:37:06 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:37:06 INFO  : 'jtag frequency' command is executed.
14:37:06 INFO  : Sourcing of 'C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:37:06 INFO  : Context for 'APU' is selected.
14:37:08 INFO  : Hardware design information is loaded from 'C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf'.
14:37:08 INFO  : 'configparams force-mem-access 1' command is executed.
14:37:08 INFO  : Context for 'APU' is selected.
14:37:08 INFO  : 'stop' command is executed.
14:37:08 INFO  : 'ps7_init' command is executed.
14:37:08 INFO  : 'ps7_post_config' command is executed.
14:37:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:37:08 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:37:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:37:09 INFO  : The application 'C:/Xilinx/vivado/UART/UART.sdk/UART/Debug/UART.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:37:09 INFO  : 'configparams force-mem-access 0' command is executed.
14:37:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Xilinx/vivado/UART/UART.sdk/UART/Debug/UART.elf
configparams force-mem-access 0
----------------End of Script----------------

14:37:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:37:09 INFO  : 'con' command is executed.
14:37:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:37:09 INFO  : Disconnected from the channel tcfchan#15.
14:37:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:37:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:37:18 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/UART_wrapper.bit"
14:37:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:37:22 INFO  : 'fpga -state' command is executed.
14:37:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:37:22 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:37:22 INFO  : 'jtag frequency' command is executed.
14:37:22 INFO  : Sourcing of 'C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:37:22 INFO  : Context for 'APU' is selected.
14:37:22 INFO  : Hardware design information is loaded from 'C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf'.
14:37:22 INFO  : 'configparams force-mem-access 1' command is executed.
14:37:22 INFO  : Context for 'APU' is selected.
14:37:22 INFO  : 'stop' command is executed.
14:37:22 INFO  : 'ps7_init' command is executed.
14:37:22 INFO  : 'ps7_post_config' command is executed.
14:37:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:37:22 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:37:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:37:23 INFO  : The application 'C:/Xilinx/vivado/UART/UART.sdk/UART/Debug/UART.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:37:23 INFO  : 'configparams force-mem-access 0' command is executed.
14:37:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Xilinx/vivado/UART/UART.sdk/UART/Debug/UART.elf
configparams force-mem-access 0
----------------End of Script----------------

14:37:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:37:23 INFO  : 'con' command is executed.
14:37:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:37:23 INFO  : Disconnected from the channel tcfchan#16.
14:37:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:37:55 INFO  : 'fpga -state' command is executed.
14:37:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:37:55 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:37:55 INFO  : 'jtag frequency' command is executed.
14:37:55 INFO  : Sourcing of 'C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:37:55 INFO  : Context for 'APU' is selected.
14:37:57 INFO  : Hardware design information is loaded from 'C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf'.
14:37:57 INFO  : 'configparams force-mem-access 1' command is executed.
14:37:57 INFO  : Context for 'APU' is selected.
14:37:57 INFO  : 'stop' command is executed.
14:37:57 INFO  : 'ps7_init' command is executed.
14:37:57 INFO  : 'ps7_post_config' command is executed.
14:37:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:37:57 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:37:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:37:57 INFO  : The application 'C:/Xilinx/vivado/UART/UART.sdk/UART/Debug/UART.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:37:57 INFO  : 'configparams force-mem-access 0' command is executed.
14:37:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Xilinx/vivado/UART/UART.sdk/UART/Debug/UART.elf
configparams force-mem-access 0
----------------End of Script----------------

14:37:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:37:57 INFO  : 'con' command is executed.
14:37:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:37:57 INFO  : Disconnected from the channel tcfchan#17.
14:39:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:39:07 INFO  : 'fpga -state' command is executed.
14:39:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:39:07 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:39:07 INFO  : 'jtag frequency' command is executed.
14:39:07 INFO  : Sourcing of 'C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:39:07 INFO  : Context for 'APU' is selected.
14:39:08 INFO  : Hardware design information is loaded from 'C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf'.
14:39:08 INFO  : 'configparams force-mem-access 1' command is executed.
14:39:08 INFO  : Context for 'APU' is selected.
14:39:08 INFO  : 'stop' command is executed.
14:39:09 INFO  : 'ps7_init' command is executed.
14:39:09 INFO  : 'ps7_post_config' command is executed.
14:39:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:39:09 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:39:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:39:09 INFO  : The application 'C:/Xilinx/vivado/UART/UART.sdk/UART/Debug/UART.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:39:09 INFO  : 'configparams force-mem-access 0' command is executed.
14:39:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Xilinx/vivado/UART/UART.sdk/UART/Debug/UART.elf
configparams force-mem-access 0
----------------End of Script----------------

14:39:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:39:09 INFO  : 'con' command is executed.
14:39:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:39:09 INFO  : Disconnected from the channel tcfchan#18.
14:44:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:44:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:44:20 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/UART_wrapper.bit"
14:44:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:44:25 INFO  : 'fpga -state' command is executed.
14:44:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:44:25 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:44:25 INFO  : 'jtag frequency' command is executed.
14:44:25 INFO  : Sourcing of 'C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:44:25 INFO  : Context for 'APU' is selected.
14:44:25 INFO  : Hardware design information is loaded from 'C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf'.
14:44:25 INFO  : 'configparams force-mem-access 1' command is executed.
14:44:25 INFO  : Context for 'APU' is selected.
14:44:25 INFO  : 'stop' command is executed.
14:44:25 INFO  : 'ps7_init' command is executed.
14:44:25 INFO  : 'ps7_post_config' command is executed.
14:44:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:44:25 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:44:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:44:26 INFO  : The application 'C:/Xilinx/vivado/UART/UART.sdk/UART/Debug/UART.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:44:26 INFO  : 'configparams force-mem-access 0' command is executed.
14:44:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Xilinx/vivado/UART/UART.sdk/UART/Debug/UART.elf
configparams force-mem-access 0
----------------End of Script----------------

14:44:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:44:26 INFO  : 'con' command is executed.
14:44:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:44:26 INFO  : Disconnected from the channel tcfchan#19.
14:44:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:44:57 INFO  : 'fpga -state' command is executed.
14:44:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:44:58 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:44:58 INFO  : 'jtag frequency' command is executed.
14:44:58 INFO  : Sourcing of 'C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:44:58 INFO  : Context for 'APU' is selected.
14:44:59 INFO  : Hardware design information is loaded from 'C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf'.
14:44:59 INFO  : 'configparams force-mem-access 1' command is executed.
14:44:59 INFO  : Context for 'APU' is selected.
14:44:59 INFO  : 'stop' command is executed.
14:45:00 INFO  : 'ps7_init' command is executed.
14:45:00 INFO  : 'ps7_post_config' command is executed.
14:45:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:45:00 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:45:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:45:00 INFO  : The application 'C:/Xilinx/vivado/UART/UART.sdk/UART/Debug/UART.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:45:00 INFO  : 'configparams force-mem-access 0' command is executed.
14:45:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Xilinx/vivado/UART/UART.sdk/UART/Debug/UART.elf
configparams force-mem-access 0
----------------End of Script----------------

14:45:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:45:00 INFO  : 'con' command is executed.
14:45:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:45:00 INFO  : Disconnected from the channel tcfchan#20.
15:00:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:00:12 INFO  : 'fpga -state' command is executed.
15:00:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:00:12 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:00:12 INFO  : 'jtag frequency' command is executed.
15:00:12 INFO  : Sourcing of 'C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:00:12 INFO  : Context for 'APU' is selected.
15:00:14 INFO  : Hardware design information is loaded from 'C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf'.
15:00:14 INFO  : 'configparams force-mem-access 1' command is executed.
15:00:14 INFO  : Context for 'APU' is selected.
15:00:14 INFO  : 'stop' command is executed.
15:00:14 INFO  : 'ps7_init' command is executed.
15:00:14 INFO  : 'ps7_post_config' command is executed.
15:00:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:00:14 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:00:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:00:14 INFO  : The application 'C:/Xilinx/vivado/UART/UART.sdk/UART/Debug/UART.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:00:14 INFO  : 'configparams force-mem-access 0' command is executed.
15:00:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Xilinx/vivado/UART/UART.sdk/UART/Debug/UART.elf
configparams force-mem-access 0
----------------End of Script----------------

15:00:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:00:14 INFO  : 'con' command is executed.
15:00:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:00:14 INFO  : Disconnected from the channel tcfchan#21.
15:03:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:03:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:03:06 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/UART_wrapper.bit"
15:03:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:03:12 INFO  : 'fpga -state' command is executed.
15:03:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:03:12 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:03:12 INFO  : 'jtag frequency' command is executed.
15:03:12 INFO  : Sourcing of 'C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:03:12 INFO  : Context for 'APU' is selected.
15:03:12 INFO  : Hardware design information is loaded from 'C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf'.
15:03:12 INFO  : 'configparams force-mem-access 1' command is executed.
15:03:12 INFO  : Context for 'APU' is selected.
15:03:12 INFO  : 'stop' command is executed.
15:03:12 INFO  : 'ps7_init' command is executed.
15:03:12 INFO  : 'ps7_post_config' command is executed.
15:03:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:03:12 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:03:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:03:13 INFO  : The application 'C:/Xilinx/vivado/UART/UART.sdk/UART/Debug/UART.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:03:13 INFO  : 'configparams force-mem-access 0' command is executed.
15:03:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Xilinx/vivado/UART/UART.sdk/UART/Debug/UART.elf
configparams force-mem-access 0
----------------End of Script----------------

15:03:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:03:13 INFO  : 'con' command is executed.
15:03:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:03:13 INFO  : Disconnected from the channel tcfchan#22.
15:04:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:04:32 INFO  : 'fpga -state' command is executed.
15:04:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:04:33 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:04:33 INFO  : 'jtag frequency' command is executed.
15:04:33 INFO  : Sourcing of 'C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:04:33 INFO  : Context for 'APU' is selected.
15:04:34 INFO  : Hardware design information is loaded from 'C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf'.
15:04:34 INFO  : 'configparams force-mem-access 1' command is executed.
15:04:34 INFO  : Context for 'APU' is selected.
15:04:34 INFO  : 'stop' command is executed.
15:04:35 INFO  : 'ps7_init' command is executed.
15:04:35 INFO  : 'ps7_post_config' command is executed.
15:04:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:04:35 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:04:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:04:35 INFO  : The application 'C:/Xilinx/vivado/UART/UART.sdk/UART/Debug/UART.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:04:35 INFO  : 'configparams force-mem-access 0' command is executed.
15:04:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Xilinx/vivado/UART/UART.sdk/UART/Debug/UART.elf
configparams force-mem-access 0
----------------End of Script----------------

15:04:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:04:35 INFO  : 'con' command is executed.
15:04:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:04:35 INFO  : Disconnected from the channel tcfchan#23.
15:04:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:04:43 INFO  : 'fpga -state' command is executed.
15:04:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:04:43 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:04:43 INFO  : 'jtag frequency' command is executed.
15:04:43 INFO  : Sourcing of 'C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:04:43 INFO  : Context for 'APU' is selected.
15:04:45 INFO  : Hardware design information is loaded from 'C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf'.
15:04:45 INFO  : 'configparams force-mem-access 1' command is executed.
15:04:45 INFO  : Context for 'APU' is selected.
15:04:45 INFO  : 'stop' command is executed.
15:04:45 INFO  : 'ps7_init' command is executed.
15:04:45 INFO  : 'ps7_post_config' command is executed.
15:04:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:04:45 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:04:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:04:45 INFO  : The application 'C:/Xilinx/vivado/UART/UART.sdk/UART/Debug/UART.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:04:45 INFO  : 'configparams force-mem-access 0' command is executed.
15:04:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Xilinx/vivado/UART/UART.sdk/UART/Debug/UART.elf
configparams force-mem-access 0
----------------End of Script----------------

15:04:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:04:45 INFO  : 'con' command is executed.
15:04:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:04:45 INFO  : Disconnected from the channel tcfchan#24.
15:08:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:08:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:08:42 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/UART_wrapper.bit"
15:08:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:08:49 INFO  : 'fpga -state' command is executed.
15:08:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:08:49 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:08:49 INFO  : 'jtag frequency' command is executed.
15:08:49 INFO  : Sourcing of 'C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:08:49 INFO  : Context for 'APU' is selected.
15:08:49 INFO  : Hardware design information is loaded from 'C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf'.
15:08:49 INFO  : 'configparams force-mem-access 1' command is executed.
15:08:49 INFO  : Context for 'APU' is selected.
15:08:49 INFO  : 'stop' command is executed.
15:08:50 INFO  : 'ps7_init' command is executed.
15:08:50 INFO  : 'ps7_post_config' command is executed.
15:08:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:08:50 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:08:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:08:50 INFO  : The application 'C:/Xilinx/vivado/UART/UART.sdk/UART/Debug/UART.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:08:50 INFO  : 'configparams force-mem-access 0' command is executed.
15:08:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Xilinx/vivado/UART/UART.sdk/UART/Debug/UART.elf
configparams force-mem-access 0
----------------End of Script----------------

15:08:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:08:50 INFO  : 'con' command is executed.
15:08:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:08:50 INFO  : Disconnected from the channel tcfchan#25.
15:09:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:09:22 INFO  : 'fpga -state' command is executed.
15:09:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:09:22 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:09:22 INFO  : 'jtag frequency' command is executed.
15:09:22 INFO  : Sourcing of 'C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:09:22 INFO  : Context for 'APU' is selected.
15:09:23 INFO  : Hardware design information is loaded from 'C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf'.
15:09:23 INFO  : 'configparams force-mem-access 1' command is executed.
15:09:23 INFO  : Context for 'APU' is selected.
15:09:24 INFO  : 'stop' command is executed.
15:09:24 INFO  : 'ps7_init' command is executed.
15:09:24 INFO  : 'ps7_post_config' command is executed.
15:09:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:09:24 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:09:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:09:24 INFO  : The application 'C:/Xilinx/vivado/UART/UART.sdk/UART/Debug/UART.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:09:24 INFO  : 'configparams force-mem-access 0' command is executed.
15:09:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Xilinx/vivado/UART/UART.sdk/UART/Debug/UART.elf
configparams force-mem-access 0
----------------End of Script----------------

15:09:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:09:24 INFO  : 'con' command is executed.
15:09:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:09:24 INFO  : Disconnected from the channel tcfchan#26.
15:09:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:09:25 INFO  : 'fpga -state' command is executed.
15:09:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:09:25 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:09:25 INFO  : 'jtag frequency' command is executed.
15:09:25 INFO  : Sourcing of 'C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:09:25 INFO  : Context for 'APU' is selected.
15:09:27 INFO  : Hardware design information is loaded from 'C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf'.
15:09:27 INFO  : 'configparams force-mem-access 1' command is executed.
15:09:27 INFO  : Context for 'APU' is selected.
15:09:27 INFO  : 'stop' command is executed.
15:09:27 INFO  : 'ps7_init' command is executed.
15:09:27 INFO  : 'ps7_post_config' command is executed.
15:09:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:09:27 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:09:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:09:27 INFO  : The application 'C:/Xilinx/vivado/UART/UART.sdk/UART/Debug/UART.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:09:27 INFO  : 'configparams force-mem-access 0' command is executed.
15:09:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Xilinx/vivado/UART/UART.sdk/UART/Debug/UART.elf
configparams force-mem-access 0
----------------End of Script----------------

15:09:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:09:28 INFO  : 'con' command is executed.
15:09:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:09:28 INFO  : Disconnected from the channel tcfchan#27.
15:09:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:09:38 INFO  : 'fpga -state' command is executed.
15:09:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:09:38 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:09:38 INFO  : 'jtag frequency' command is executed.
15:09:38 INFO  : Sourcing of 'C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:09:38 INFO  : Context for 'APU' is selected.
15:09:40 INFO  : Hardware design information is loaded from 'C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf'.
15:09:40 INFO  : 'configparams force-mem-access 1' command is executed.
15:09:40 INFO  : Context for 'APU' is selected.
15:09:40 INFO  : 'stop' command is executed.
15:09:40 INFO  : 'ps7_init' command is executed.
15:09:40 INFO  : 'ps7_post_config' command is executed.
15:09:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:09:41 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:09:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:09:41 INFO  : The application 'C:/Xilinx/vivado/UART/UART.sdk/UART/Debug/UART.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:09:41 INFO  : 'configparams force-mem-access 0' command is executed.
15:09:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Xilinx/vivado/UART/UART.sdk/UART/Debug/UART.elf
configparams force-mem-access 0
----------------End of Script----------------

15:09:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:09:41 INFO  : 'con' command is executed.
15:09:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:09:41 INFO  : Disconnected from the channel tcfchan#28.
15:09:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:09:42 INFO  : 'fpga -state' command is executed.
15:09:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:09:42 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:09:42 INFO  : 'jtag frequency' command is executed.
15:09:42 INFO  : Sourcing of 'C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:09:42 INFO  : Context for 'APU' is selected.
15:09:43 INFO  : Hardware design information is loaded from 'C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf'.
15:09:43 INFO  : 'configparams force-mem-access 1' command is executed.
15:09:44 INFO  : Context for 'APU' is selected.
15:09:44 INFO  : 'stop' command is executed.
15:09:44 INFO  : 'ps7_init' command is executed.
15:09:44 INFO  : 'ps7_post_config' command is executed.
15:09:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:09:44 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:09:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:09:44 INFO  : The application 'C:/Xilinx/vivado/UART/UART.sdk/UART/Debug/UART.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:09:44 INFO  : 'configparams force-mem-access 0' command is executed.
15:09:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Xilinx/vivado/UART/UART.sdk/UART/Debug/UART.elf
configparams force-mem-access 0
----------------End of Script----------------

15:09:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:09:44 INFO  : 'con' command is executed.
15:09:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:09:44 INFO  : Disconnected from the channel tcfchan#29.
15:14:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:14:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:14:49 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/UART_wrapper.bit"
15:14:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:14:54 INFO  : 'fpga -state' command is executed.
15:14:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:14:54 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:14:54 INFO  : 'jtag frequency' command is executed.
15:14:54 INFO  : Sourcing of 'C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:14:54 INFO  : Context for 'APU' is selected.
15:14:54 INFO  : Hardware design information is loaded from 'C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf'.
15:14:54 INFO  : 'configparams force-mem-access 1' command is executed.
15:14:54 INFO  : Context for 'APU' is selected.
15:14:54 INFO  : 'stop' command is executed.
15:14:55 INFO  : 'ps7_init' command is executed.
15:14:55 INFO  : 'ps7_post_config' command is executed.
15:14:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:14:55 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:14:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:14:55 INFO  : The application 'C:/Xilinx/vivado/UART/UART.sdk/UART/Debug/UART.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:14:55 INFO  : 'configparams force-mem-access 0' command is executed.
15:14:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Xilinx/vivado/UART/UART.sdk/UART/Debug/UART.elf
configparams force-mem-access 0
----------------End of Script----------------

15:14:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:14:55 INFO  : 'con' command is executed.
15:14:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:14:55 INFO  : Disconnected from the channel tcfchan#30.
15:15:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:15:52 INFO  : 'fpga -state' command is executed.
15:15:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:15:52 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:15:52 INFO  : 'jtag frequency' command is executed.
15:15:52 INFO  : Sourcing of 'C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:15:52 INFO  : Context for 'APU' is selected.
15:15:54 INFO  : Hardware design information is loaded from 'C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf'.
15:15:54 INFO  : 'configparams force-mem-access 1' command is executed.
15:15:54 INFO  : Context for 'APU' is selected.
15:15:54 INFO  : 'stop' command is executed.
15:15:54 INFO  : 'ps7_init' command is executed.
15:15:54 INFO  : 'ps7_post_config' command is executed.
15:15:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:15:54 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:15:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:15:55 INFO  : The application 'C:/Xilinx/vivado/UART/UART.sdk/UART/Debug/UART.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:15:55 INFO  : 'configparams force-mem-access 0' command is executed.
15:15:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Xilinx/vivado/UART/UART.sdk/UART/Debug/UART.elf
configparams force-mem-access 0
----------------End of Script----------------

15:15:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:15:55 INFO  : 'con' command is executed.
15:15:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:15:55 INFO  : Disconnected from the channel tcfchan#31.
15:17:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:17:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:17:22 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/UART_wrapper.bit"
15:17:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:17:26 INFO  : 'fpga -state' command is executed.
15:17:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:17:27 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:17:27 INFO  : 'jtag frequency' command is executed.
15:17:27 INFO  : Sourcing of 'C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:17:27 INFO  : Context for 'APU' is selected.
15:17:27 INFO  : Hardware design information is loaded from 'C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf'.
15:17:27 INFO  : 'configparams force-mem-access 1' command is executed.
15:17:27 INFO  : Context for 'APU' is selected.
15:17:27 INFO  : 'stop' command is executed.
15:17:27 INFO  : 'ps7_init' command is executed.
15:17:27 INFO  : 'ps7_post_config' command is executed.
15:17:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:17:27 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:17:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:17:27 INFO  : The application 'C:/Xilinx/vivado/UART/UART.sdk/UART/Debug/UART.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:17:27 INFO  : 'configparams force-mem-access 0' command is executed.
15:17:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Xilinx/vivado/UART/UART.sdk/UART/Debug/UART.elf
configparams force-mem-access 0
----------------End of Script----------------

15:17:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:17:28 INFO  : 'con' command is executed.
15:17:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:17:28 INFO  : Disconnected from the channel tcfchan#32.
15:44:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:44:12 INFO  : 'fpga -state' command is executed.
15:44:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:44:12 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:44:12 INFO  : 'jtag frequency' command is executed.
15:44:12 INFO  : Sourcing of 'C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:44:12 INFO  : Context for 'APU' is selected.
15:44:13 INFO  : Hardware design information is loaded from 'C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf'.
15:44:13 INFO  : 'configparams force-mem-access 1' command is executed.
15:44:13 INFO  : Context for 'APU' is selected.
15:44:13 INFO  : 'stop' command is executed.
15:44:14 INFO  : 'ps7_init' command is executed.
15:44:14 INFO  : 'ps7_post_config' command is executed.
15:44:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:44:14 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:44:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:44:14 INFO  : The application 'C:/Xilinx/vivado/UART/UART.sdk/UART/Debug/UART.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:44:14 INFO  : 'configparams force-mem-access 0' command is executed.
15:44:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Xilinx/vivado/UART/UART.sdk/UART/Debug/UART.elf
configparams force-mem-access 0
----------------End of Script----------------

15:44:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:44:14 INFO  : 'con' command is executed.
15:44:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:44:14 INFO  : Disconnected from the channel tcfchan#33.
15:45:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:45:49 INFO  : 'fpga -state' command is executed.
15:45:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:45:50 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:45:50 INFO  : 'jtag frequency' command is executed.
15:45:50 INFO  : Sourcing of 'C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:45:50 INFO  : Context for 'APU' is selected.
15:45:51 INFO  : Hardware design information is loaded from 'C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf'.
15:45:51 INFO  : 'configparams force-mem-access 1' command is executed.
15:45:51 INFO  : Context for 'APU' is selected.
15:45:51 INFO  : 'stop' command is executed.
15:45:52 INFO  : 'ps7_init' command is executed.
15:45:52 INFO  : 'ps7_post_config' command is executed.
15:45:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:45:52 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:45:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:45:52 INFO  : The application 'C:/Xilinx/vivado/UART/UART.sdk/UART/Debug/UART.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:45:52 INFO  : 'configparams force-mem-access 0' command is executed.
15:45:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Xilinx/vivado/UART/UART.sdk/UART/Debug/UART.elf
configparams force-mem-access 0
----------------End of Script----------------

15:45:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:45:52 INFO  : 'con' command is executed.
15:45:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:45:52 INFO  : Disconnected from the channel tcfchan#34.
15:47:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:47:04 INFO  : 'fpga -state' command is executed.
15:47:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:47:04 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:47:04 INFO  : 'jtag frequency' command is executed.
15:47:04 INFO  : Sourcing of 'C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:47:04 INFO  : Context for 'APU' is selected.
15:47:06 INFO  : Hardware design information is loaded from 'C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf'.
15:47:06 INFO  : 'configparams force-mem-access 1' command is executed.
15:47:06 INFO  : Context for 'APU' is selected.
15:47:06 INFO  : 'stop' command is executed.
15:47:06 INFO  : 'ps7_init' command is executed.
15:47:07 INFO  : 'ps7_post_config' command is executed.
15:47:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:47:07 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:47:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:47:07 INFO  : The application 'C:/Xilinx/vivado/UART/UART.sdk/UART/Debug/UART.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:47:07 INFO  : 'configparams force-mem-access 0' command is executed.
15:47:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Xilinx/vivado/UART/UART.sdk/UART/Debug/UART.elf
configparams force-mem-access 0
----------------End of Script----------------

15:47:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:47:07 INFO  : 'con' command is executed.
15:47:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:47:07 INFO  : Disconnected from the channel tcfchan#35.
15:51:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:51:10 INFO  : 'fpga -state' command is executed.
15:51:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:51:10 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:51:10 INFO  : 'jtag frequency' command is executed.
15:51:10 INFO  : Sourcing of 'C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:51:10 INFO  : Context for 'APU' is selected.
15:51:12 INFO  : Hardware design information is loaded from 'C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf'.
15:51:12 INFO  : 'configparams force-mem-access 1' command is executed.
15:51:12 INFO  : Context for 'APU' is selected.
15:51:12 INFO  : 'stop' command is executed.
15:51:12 INFO  : 'ps7_init' command is executed.
15:51:12 INFO  : 'ps7_post_config' command is executed.
15:51:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:51:12 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:51:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:51:12 INFO  : The application 'C:/Xilinx/vivado/UART/UART.sdk/UART/Debug/UART.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:51:12 INFO  : 'configparams force-mem-access 0' command is executed.
15:51:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Xilinx/vivado/UART/UART.sdk/UART/Debug/UART.elf
configparams force-mem-access 0
----------------End of Script----------------

15:51:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:51:12 INFO  : 'con' command is executed.
15:51:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:51:12 INFO  : Disconnected from the channel tcfchan#36.
15:53:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:53:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:53:13 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/UART_wrapper.bit"
15:53:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:53:19 INFO  : 'fpga -state' command is executed.
15:53:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:53:19 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:53:19 INFO  : 'jtag frequency' command is executed.
15:53:19 INFO  : Sourcing of 'C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:53:19 INFO  : Context for 'APU' is selected.
15:53:19 INFO  : Hardware design information is loaded from 'C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf'.
15:53:19 INFO  : 'configparams force-mem-access 1' command is executed.
15:53:19 INFO  : Context for 'APU' is selected.
15:53:19 INFO  : 'stop' command is executed.
15:53:20 INFO  : 'ps7_init' command is executed.
15:53:20 INFO  : 'ps7_post_config' command is executed.
15:53:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:53:20 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:53:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:53:20 INFO  : The application 'C:/Xilinx/vivado/UART/UART.sdk/UART/Debug/UART.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:53:20 INFO  : 'configparams force-mem-access 0' command is executed.
15:53:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Xilinx/vivado/UART/UART.sdk/UART/Debug/UART.elf
configparams force-mem-access 0
----------------End of Script----------------

15:53:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:53:20 INFO  : 'con' command is executed.
15:53:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:53:20 INFO  : Disconnected from the channel tcfchan#37.
15:53:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:53:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:53:57 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/UART_wrapper.bit"
15:54:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:54:01 INFO  : 'fpga -state' command is executed.
15:54:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:54:01 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:54:01 INFO  : 'jtag frequency' command is executed.
15:54:01 INFO  : Sourcing of 'C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:54:01 INFO  : Context for 'APU' is selected.
15:54:02 INFO  : Hardware design information is loaded from 'C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf'.
15:54:02 INFO  : 'configparams force-mem-access 1' command is executed.
15:54:02 INFO  : Context for 'APU' is selected.
15:54:02 INFO  : 'stop' command is executed.
15:54:02 INFO  : 'ps7_init' command is executed.
15:54:02 INFO  : 'ps7_post_config' command is executed.
15:54:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:54:02 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:54:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:54:02 INFO  : The application 'C:/Xilinx/vivado/UART/UART.sdk/UART/Debug/UART.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:54:02 INFO  : 'configparams force-mem-access 0' command is executed.
15:54:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Xilinx/vivado/UART/UART.sdk/UART/Debug/UART.elf
configparams force-mem-access 0
----------------End of Script----------------

15:54:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:54:02 INFO  : 'con' command is executed.
15:54:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:54:02 INFO  : Disconnected from the channel tcfchan#38.
15:54:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:54:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:54:43 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/UART_wrapper.bit"
15:54:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:54:51 INFO  : 'fpga -state' command is executed.
15:54:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:54:51 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:54:51 INFO  : 'jtag frequency' command is executed.
15:54:51 INFO  : Sourcing of 'C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:54:51 INFO  : Context for 'APU' is selected.
15:54:51 INFO  : Hardware design information is loaded from 'C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf'.
15:54:51 INFO  : 'configparams force-mem-access 1' command is executed.
15:54:51 INFO  : Context for 'APU' is selected.
15:54:51 INFO  : 'stop' command is executed.
15:54:52 INFO  : 'ps7_init' command is executed.
15:54:52 INFO  : 'ps7_post_config' command is executed.
15:54:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:54:52 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:54:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:54:52 INFO  : The application 'C:/Xilinx/vivado/UART/UART.sdk/UART/Debug/UART.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:54:52 INFO  : 'configparams force-mem-access 0' command is executed.
15:54:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Xilinx/vivado/UART/UART.sdk/UART/Debug/UART.elf
configparams force-mem-access 0
----------------End of Script----------------

15:54:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:54:52 INFO  : 'con' command is executed.
15:54:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:54:52 INFO  : Disconnected from the channel tcfchan#39.
15:55:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:55:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:55:47 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/UART_wrapper.bit"
15:56:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:56:03 INFO  : 'fpga -state' command is executed.
15:56:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:56:04 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:56:04 INFO  : 'jtag frequency' command is executed.
15:56:04 INFO  : Sourcing of 'C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:56:04 INFO  : Context for 'APU' is selected.
15:56:04 INFO  : Hardware design information is loaded from 'C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf'.
15:56:04 INFO  : 'configparams force-mem-access 1' command is executed.
15:56:04 INFO  : Context for 'APU' is selected.
15:56:04 INFO  : 'stop' command is executed.
15:56:04 INFO  : 'ps7_init' command is executed.
15:56:04 INFO  : 'ps7_post_config' command is executed.
15:56:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:56:04 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:56:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:56:04 INFO  : The application 'C:/Xilinx/vivado/UART/UART.sdk/UART/Debug/UART.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:56:04 INFO  : 'configparams force-mem-access 0' command is executed.
15:56:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Xilinx/vivado/UART/UART.sdk/UART/Debug/UART.elf
configparams force-mem-access 0
----------------End of Script----------------

15:56:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:56:04 INFO  : 'con' command is executed.
15:56:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:56:04 INFO  : Disconnected from the channel tcfchan#40.
15:56:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:56:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:56:47 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/UART_wrapper.bit"
15:56:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:56:50 INFO  : 'fpga -state' command is executed.
15:56:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:56:50 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:56:50 INFO  : 'jtag frequency' command is executed.
15:56:50 INFO  : Sourcing of 'C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:56:51 INFO  : Context for 'APU' is selected.
15:56:51 INFO  : Hardware design information is loaded from 'C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf'.
15:56:51 INFO  : 'configparams force-mem-access 1' command is executed.
15:56:51 INFO  : Context for 'APU' is selected.
15:56:51 INFO  : 'stop' command is executed.
15:56:51 INFO  : 'ps7_init' command is executed.
15:56:51 INFO  : 'ps7_post_config' command is executed.
15:56:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:56:51 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:56:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:56:51 INFO  : The application 'C:/Xilinx/vivado/UART/UART.sdk/UART/Debug/UART.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:56:51 INFO  : 'configparams force-mem-access 0' command is executed.
15:56:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Xilinx/vivado/UART/UART.sdk/UART/Debug/UART.elf
configparams force-mem-access 0
----------------End of Script----------------

15:56:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:56:51 INFO  : 'con' command is executed.
15:56:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:56:51 INFO  : Disconnected from the channel tcfchan#41.
15:57:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:57:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:57:26 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/UART_wrapper.bit"
15:57:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:57:29 INFO  : 'fpga -state' command is executed.
15:57:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:57:29 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:57:29 INFO  : 'jtag frequency' command is executed.
15:57:29 INFO  : Sourcing of 'C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:57:29 INFO  : Context for 'APU' is selected.
15:57:29 INFO  : Hardware design information is loaded from 'C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf'.
15:57:29 INFO  : 'configparams force-mem-access 1' command is executed.
15:57:29 INFO  : Context for 'APU' is selected.
15:57:29 INFO  : 'stop' command is executed.
15:57:30 INFO  : 'ps7_init' command is executed.
15:57:30 INFO  : 'ps7_post_config' command is executed.
15:57:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:57:30 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:57:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:57:30 INFO  : The application 'C:/Xilinx/vivado/UART/UART.sdk/UART/Debug/UART.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:57:30 INFO  : 'configparams force-mem-access 0' command is executed.
15:57:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Xilinx/vivado/UART/UART.sdk/UART/Debug/UART.elf
configparams force-mem-access 0
----------------End of Script----------------

15:57:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:57:30 INFO  : 'con' command is executed.
15:57:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:57:30 INFO  : Disconnected from the channel tcfchan#42.
15:58:14 INFO  : Registering command handlers for SDK TCF services
15:58:15 INFO  : Launching XSCT server: xsct.bat -interactive C:\Xilinx\vivado\UART\UART.sdk\temp_xsdb_launch_script.tcl
15:58:18 INFO  : XSCT server has started successfully.
15:58:18 INFO  : Successfully done setting XSCT server connection channel  
15:58:21 INFO  : Successfully done setting SDK workspace  
15:58:21 INFO  : Processing command line option -hwspec C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper.hdf.
15:58:21 INFO  : Checking for hwspec changes in the project UART_wrapper_hw_platform_0.
15:58:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:58:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:58:52 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/UART_wrapper.bit"
15:58:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:58:57 INFO  : 'fpga -state' command is executed.
15:58:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:58:57 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:58:57 INFO  : 'jtag frequency' command is executed.
15:58:57 INFO  : Sourcing of 'C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:58:57 INFO  : Context for 'APU' is selected.
15:58:57 INFO  : Hardware design information is loaded from 'C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf'.
15:58:57 INFO  : 'configparams force-mem-access 1' command is executed.
15:58:57 INFO  : Context for 'APU' is selected.
15:58:57 INFO  : 'stop' command is executed.
15:58:58 INFO  : 'ps7_init' command is executed.
15:58:58 INFO  : 'ps7_post_config' command is executed.
15:58:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:58:58 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:58:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:58:58 INFO  : The application 'C:/Xilinx/vivado/UART/UART.sdk/UART/Debug/UART.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:58:58 INFO  : 'configparams force-mem-access 0' command is executed.
15:58:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Xilinx/vivado/UART/UART.sdk/UART/Debug/UART.elf
configparams force-mem-access 0
----------------End of Script----------------

15:58:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:58:58 INFO  : 'con' command is executed.
15:58:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:58:58 INFO  : Disconnected from the channel tcfchan#1.
16:01:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:01:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:01:30 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/UART_wrapper.bit"
16:01:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:01:40 INFO  : 'fpga -state' command is executed.
16:01:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:01:40 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:01:40 INFO  : 'jtag frequency' command is executed.
16:01:40 INFO  : Sourcing of 'C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:01:40 INFO  : Context for 'APU' is selected.
16:01:40 INFO  : Hardware design information is loaded from 'C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf'.
16:01:40 INFO  : 'configparams force-mem-access 1' command is executed.
16:01:40 INFO  : Context for 'APU' is selected.
16:01:40 INFO  : 'stop' command is executed.
16:01:40 INFO  : 'ps7_init' command is executed.
16:01:40 INFO  : 'ps7_post_config' command is executed.
16:01:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:01:41 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:01:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:01:41 INFO  : The application 'C:/Xilinx/vivado/UART/UART.sdk/UART/Debug/UART.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:01:41 INFO  : 'configparams force-mem-access 0' command is executed.
16:01:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Xilinx/vivado/UART/UART.sdk/UART/Debug/UART.elf
configparams force-mem-access 0
----------------End of Script----------------

16:01:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:01:41 INFO  : 'con' command is executed.
16:01:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:01:41 INFO  : Disconnected from the channel tcfchan#2.
15:50:39 INFO  : Registering command handlers for SDK TCF services
15:50:40 INFO  : Launching XSCT server: xsct.bat -interactive C:\Xilinx\vivado\UART\UART.sdk\temp_xsdb_launch_script.tcl
15:50:44 INFO  : XSCT server has started successfully.
15:50:47 INFO  : Successfully done setting XSCT server connection channel  
15:50:47 INFO  : Successfully done setting SDK workspace  
15:50:47 INFO  : Processing command line option -hwspec C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper.hdf.
15:50:47 INFO  : Checking for hwspec changes in the project UART_wrapper_hw_platform_0.
15:52:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:52:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:52:48 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/UART_wrapper.bit"
15:52:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:52:58 INFO  : 'fpga -state' command is executed.
15:52:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:52:58 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:52:58 INFO  : 'jtag frequency' command is executed.
15:52:58 INFO  : Sourcing of 'C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:52:58 INFO  : Context for 'APU' is selected.
15:52:58 INFO  : Hardware design information is loaded from 'C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf'.
15:52:58 INFO  : 'configparams force-mem-access 1' command is executed.
15:52:58 INFO  : Context for 'APU' is selected.
15:52:59 INFO  : 'stop' command is executed.
15:52:59 INFO  : 'ps7_init' command is executed.
15:52:59 INFO  : 'ps7_post_config' command is executed.
15:52:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:52:59 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:52:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:52:59 INFO  : The application 'C:/Xilinx/vivado/UART/UART.sdk/UART/Debug/UART.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:52:59 INFO  : 'configparams force-mem-access 0' command is executed.
15:52:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Xilinx/vivado/UART/UART.sdk/UART/Debug/UART.elf
configparams force-mem-access 0
----------------End of Script----------------

15:52:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:52:59 INFO  : 'con' command is executed.
15:52:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:52:59 INFO  : Disconnected from the channel tcfchan#1.
16:31:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:31:33 INFO  : 'fpga -state' command is executed.
16:31:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:31:33 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:31:33 INFO  : 'jtag frequency' command is executed.
16:31:33 INFO  : Sourcing of 'C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:31:33 INFO  : Context for 'APU' is selected.
16:31:36 INFO  : Hardware design information is loaded from 'C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf'.
16:31:36 INFO  : 'configparams force-mem-access 1' command is executed.
16:31:36 INFO  : Context for 'APU' is selected.
16:31:36 INFO  : 'stop' command is executed.
16:31:36 INFO  : 'ps7_init' command is executed.
16:31:36 INFO  : 'ps7_post_config' command is executed.
16:31:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:31:36 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:31:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:31:37 INFO  : The application 'C:/Xilinx/vivado/UART/UART.sdk/UART/Debug/UART.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:31:37 INFO  : 'configparams force-mem-access 0' command is executed.
16:31:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Xilinx/vivado/UART/UART.sdk/UART/Debug/UART.elf
configparams force-mem-access 0
----------------End of Script----------------

16:31:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:31:37 INFO  : 'con' command is executed.
16:31:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:31:37 INFO  : Disconnected from the channel tcfchan#2.
16:39:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:39:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:39:26 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/UART_wrapper.bit"
16:39:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:39:32 INFO  : 'fpga -state' command is executed.
16:39:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:39:33 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:39:33 INFO  : 'jtag frequency' command is executed.
16:39:33 INFO  : Sourcing of 'C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:39:33 INFO  : Context for 'APU' is selected.
16:39:33 INFO  : Hardware design information is loaded from 'C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf'.
16:39:33 INFO  : 'configparams force-mem-access 1' command is executed.
16:39:33 INFO  : Context for 'APU' is selected.
16:39:33 INFO  : 'stop' command is executed.
16:39:33 INFO  : 'ps7_init' command is executed.
16:39:33 INFO  : 'ps7_post_config' command is executed.
16:39:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:39:33 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:39:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:39:34 INFO  : The application 'C:/Xilinx/vivado/UART/UART.sdk/UART/Debug/UART.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:39:34 INFO  : 'configparams force-mem-access 0' command is executed.
16:39:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Xilinx/vivado/UART/UART.sdk/UART/Debug/UART.elf
configparams force-mem-access 0
----------------End of Script----------------

16:39:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:39:34 INFO  : 'con' command is executed.
16:39:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:39:34 INFO  : Disconnected from the channel tcfchan#3.
16:40:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:40:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:40:54 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/UART_wrapper.bit"
16:41:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:41:00 INFO  : 'fpga -state' command is executed.
16:41:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:41:00 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:41:00 INFO  : 'jtag frequency' command is executed.
16:41:00 INFO  : Sourcing of 'C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:41:00 INFO  : Context for 'APU' is selected.
16:41:00 INFO  : Hardware design information is loaded from 'C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf'.
16:41:00 INFO  : 'configparams force-mem-access 1' command is executed.
16:41:00 INFO  : Context for 'APU' is selected.
16:41:00 INFO  : 'stop' command is executed.
16:41:01 INFO  : 'ps7_init' command is executed.
16:41:01 INFO  : 'ps7_post_config' command is executed.
16:41:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:41:01 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:41:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:41:01 INFO  : The application 'C:/Xilinx/vivado/UART/UART.sdk/UART/Debug/UART.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:41:01 INFO  : 'configparams force-mem-access 0' command is executed.
16:41:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Xilinx/vivado/UART/UART.sdk/UART/Debug/UART.elf
configparams force-mem-access 0
----------------End of Script----------------

16:41:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:41:01 INFO  : 'con' command is executed.
16:41:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:41:01 INFO  : Disconnected from the channel tcfchan#4.
16:42:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:42:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:42:29 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/UART_wrapper.bit"
16:42:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:42:33 INFO  : 'fpga -state' command is executed.
16:42:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:42:34 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:42:34 INFO  : 'jtag frequency' command is executed.
16:42:34 INFO  : Sourcing of 'C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:42:34 INFO  : Context for 'APU' is selected.
16:42:34 INFO  : Hardware design information is loaded from 'C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf'.
16:42:34 INFO  : 'configparams force-mem-access 1' command is executed.
16:42:34 INFO  : Context for 'APU' is selected.
16:42:34 INFO  : 'stop' command is executed.
16:42:34 INFO  : 'ps7_init' command is executed.
16:42:34 INFO  : 'ps7_post_config' command is executed.
16:42:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:42:34 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:42:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:42:35 INFO  : The application 'C:/Xilinx/vivado/UART/UART.sdk/UART/Debug/UART.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:42:35 INFO  : 'configparams force-mem-access 0' command is executed.
16:42:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Xilinx/vivado/UART/UART.sdk/UART/Debug/UART.elf
configparams force-mem-access 0
----------------End of Script----------------

16:42:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:42:35 INFO  : 'con' command is executed.
16:42:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:42:35 INFO  : Disconnected from the channel tcfchan#5.
16:48:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:48:11 INFO  : 'fpga -state' command is executed.
16:48:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:48:11 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:48:11 INFO  : 'jtag frequency' command is executed.
16:48:11 INFO  : Sourcing of 'C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:48:11 INFO  : Context for 'APU' is selected.
16:48:13 INFO  : Hardware design information is loaded from 'C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf'.
16:48:13 INFO  : 'configparams force-mem-access 1' command is executed.
16:48:13 INFO  : Context for 'APU' is selected.
16:48:13 INFO  : 'stop' command is executed.
16:48:13 INFO  : 'ps7_init' command is executed.
16:48:13 INFO  : 'ps7_post_config' command is executed.
16:48:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:48:13 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:48:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:48:13 INFO  : The application 'C:/Xilinx/vivado/UART/UART.sdk/UART/Debug/UART.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:48:13 INFO  : 'configparams force-mem-access 0' command is executed.
16:48:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Xilinx/vivado/UART/UART.sdk/UART/Debug/UART.elf
configparams force-mem-access 0
----------------End of Script----------------

16:48:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:48:13 INFO  : 'con' command is executed.
16:48:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:48:13 INFO  : Disconnected from the channel tcfchan#6.
16:55:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:55:24 INFO  : 'fpga -state' command is executed.
16:55:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:55:24 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:55:24 INFO  : 'jtag frequency' command is executed.
16:55:24 INFO  : Sourcing of 'C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:55:24 INFO  : Context for 'APU' is selected.
16:55:26 INFO  : Hardware design information is loaded from 'C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf'.
16:55:26 INFO  : 'configparams force-mem-access 1' command is executed.
16:55:26 INFO  : Context for 'APU' is selected.
16:55:26 INFO  : 'stop' command is executed.
16:55:26 INFO  : 'ps7_init' command is executed.
16:55:26 INFO  : 'ps7_post_config' command is executed.
16:55:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:55:26 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:55:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:55:27 INFO  : The application 'C:/Xilinx/vivado/UART/UART.sdk/UART/Debug/UART.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:55:27 INFO  : 'configparams force-mem-access 0' command is executed.
16:55:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Xilinx/vivado/UART/UART.sdk/UART/Debug/UART.elf
configparams force-mem-access 0
----------------End of Script----------------

16:55:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:55:27 INFO  : 'con' command is executed.
16:55:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:55:27 INFO  : Disconnected from the channel tcfchan#7.
00:28:38 INFO  : Registering command handlers for SDK TCF services
00:28:39 INFO  : Launching XSCT server: xsct.bat -interactive C:\Xilinx\vivado\UART\UART.sdk\temp_xsdb_launch_script.tcl
00:28:42 INFO  : XSCT server has started successfully.
00:28:45 INFO  : Successfully done setting XSCT server connection channel  
00:28:45 INFO  : Successfully done setting SDK workspace  
00:28:45 INFO  : Processing command line option -hwspec C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper.hdf.
00:28:45 INFO  : Checking for hwspec changes in the project UART_wrapper_hw_platform_0.
13:36:17 INFO  : Registering command handlers for SDK TCF services
13:36:20 INFO  : Launching XSCT server: xsct.bat -interactive C:\Xilinx\vivado\UART\UART.sdk\temp_xsdb_launch_script.tcl
13:36:24 INFO  : XSCT server has started successfully.
13:36:28 INFO  : Successfully done setting XSCT server connection channel  
13:36:28 INFO  : Successfully done setting SDK workspace  
13:36:28 INFO  : Processing command line option -hwspec C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper.hdf.
13:36:28 INFO  : Checking for hwspec changes in the project UART_wrapper_hw_platform_0.
13:38:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:38:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
13:38:13 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/UART_wrapper.bit"
13:38:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
13:38:18 INFO  : 'fpga -state' command is executed.
13:38:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:38:19 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:38:19 INFO  : 'jtag frequency' command is executed.
13:38:19 INFO  : Sourcing of 'C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:38:19 INFO  : Context for 'APU' is selected.
13:38:19 INFO  : Hardware design information is loaded from 'C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf'.
13:38:19 INFO  : 'configparams force-mem-access 1' command is executed.
13:38:19 INFO  : Context for 'APU' is selected.
13:38:19 INFO  : 'stop' command is executed.
13:38:19 INFO  : 'ps7_init' command is executed.
13:38:19 INFO  : 'ps7_post_config' command is executed.
13:38:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:38:20 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:38:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:38:20 INFO  : The application 'C:/Xilinx/vivado/UART/UART.sdk/UART/Debug/UART.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:38:20 INFO  : 'configparams force-mem-access 0' command is executed.
13:38:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Xilinx/vivado/UART/UART.sdk/UART/Debug/UART.elf
configparams force-mem-access 0
----------------End of Script----------------

13:38:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:38:20 INFO  : 'con' command is executed.
13:38:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

13:38:20 INFO  : Disconnected from the channel tcfchan#1.
14:17:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:17:26 INFO  : 'fpga -state' command is executed.
14:17:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:17:26 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:17:26 INFO  : 'jtag frequency' command is executed.
14:17:26 INFO  : Sourcing of 'C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:17:26 INFO  : Context for 'APU' is selected.
14:17:28 INFO  : Hardware design information is loaded from 'C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf'.
14:17:28 INFO  : 'configparams force-mem-access 1' command is executed.
14:17:28 INFO  : Context for 'APU' is selected.
14:17:28 INFO  : 'stop' command is executed.
14:17:28 INFO  : 'ps7_init' command is executed.
14:17:28 INFO  : 'ps7_post_config' command is executed.
14:17:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:17:28 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:17:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:17:29 INFO  : The application 'C:/Xilinx/vivado/UART/UART.sdk/UART/Debug/UART.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:17:29 INFO  : 'configparams force-mem-access 0' command is executed.
14:17:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Xilinx/vivado/UART/UART.sdk/UART/Debug/UART.elf
configparams force-mem-access 0
----------------End of Script----------------

14:17:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:17:29 INFO  : 'con' command is executed.
14:17:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:17:29 INFO  : Disconnected from the channel tcfchan#2.
14:18:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:18:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:18:09 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/UART_wrapper.bit"
14:18:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:18:12 INFO  : 'fpga -state' command is executed.
14:18:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:18:12 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:18:12 INFO  : 'jtag frequency' command is executed.
14:18:12 INFO  : Sourcing of 'C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:18:12 INFO  : Context for 'APU' is selected.
14:18:12 INFO  : Hardware design information is loaded from 'C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf'.
14:18:12 INFO  : 'configparams force-mem-access 1' command is executed.
14:18:12 INFO  : Context for 'APU' is selected.
14:18:12 INFO  : 'stop' command is executed.
14:18:12 INFO  : 'ps7_init' command is executed.
14:18:12 INFO  : 'ps7_post_config' command is executed.
14:18:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:18:12 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:18:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:18:13 INFO  : The application 'C:/Xilinx/vivado/UART/UART.sdk/UART/Debug/UART.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:18:13 INFO  : 'configparams force-mem-access 0' command is executed.
14:18:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Xilinx/vivado/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Xilinx/vivado/UART/UART.sdk/UART/Debug/UART.elf
configparams force-mem-access 0
----------------End of Script----------------

14:18:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:18:13 INFO  : 'con' command is executed.
14:18:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:18:13 INFO  : Disconnected from the channel tcfchan#3.
18:25:36 INFO  : Registering command handlers for SDK TCF services
18:25:47 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\s9707\Downloads\fpga\UART\UART.sdk\temp_xsdb_launch_script.tcl
18:25:52 INFO  : XSCT server has started successfully.
18:25:52 INFO  : Successfully done setting XSCT server connection channel  
18:25:53 INFO  : Successfully done setting SDK workspace  
18:25:53 INFO  : Processing command line option -hwspec C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART_wrapper.hdf.
18:26:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:26:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
18:26:17 INFO  : FPGA configured successfully with bitstream "C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART_wrapper_hw_platform_0/UART_wrapper.bit"
18:26:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
18:26:23 INFO  : 'fpga -state' command is executed.
18:26:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:26:23 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:26:23 INFO  : 'jtag frequency' command is executed.
18:26:23 INFO  : Sourcing of 'C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:26:23 INFO  : Context for 'APU' is selected.
18:26:24 INFO  : Hardware design information is loaded from 'C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf'.
18:26:24 INFO  : 'configparams force-mem-access 1' command is executed.
18:26:24 INFO  : Context for 'APU' is selected.
18:26:24 INFO  : 'stop' command is executed.
18:26:24 INFO  : 'ps7_init' command is executed.
18:26:24 INFO  : 'ps7_post_config' command is executed.
18:26:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:26:24 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:26:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:26:24 INFO  : The application 'C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART/Debug/UART.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:26:24 INFO  : 'configparams force-mem-access 0' command is executed.
18:26:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART/Debug/UART.elf
configparams force-mem-access 0
----------------End of Script----------------

18:26:24 INFO  : Memory regions updated for context APU
18:26:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:26:24 INFO  : 'con' command is executed.
18:26:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

18:26:24 INFO  : Launch script is exported to file 'C:\Users\s9707\Downloads\fpga\UART\UART.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_uart.elf_on_local.tcl'
18:26:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
18:26:34 INFO  : 'fpga -state' command is executed.
18:26:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:26:34 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:26:34 INFO  : 'jtag frequency' command is executed.
18:26:34 INFO  : Sourcing of 'C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:26:34 INFO  : Context for 'APU' is selected.
18:26:34 INFO  : Hardware design information is loaded from 'C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf'.
18:26:34 INFO  : 'configparams force-mem-access 1' command is executed.
18:26:34 INFO  : Context for 'APU' is selected.
18:26:34 INFO  : 'stop' command is executed.
18:26:34 INFO  : 'ps7_init' command is executed.
18:26:34 INFO  : 'ps7_post_config' command is executed.
18:26:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:26:34 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:26:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:26:35 INFO  : The application 'C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART/Debug/UART.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:26:35 INFO  : 'configparams force-mem-access 0' command is executed.
18:26:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART/Debug/UART.elf
configparams force-mem-access 0
----------------End of Script----------------

18:26:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:26:35 INFO  : 'con' command is executed.
18:26:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

18:26:35 INFO  : Disconnected from the channel tcfchan#1.
18:27:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:27:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
18:27:12 INFO  : FPGA configured successfully with bitstream "C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART_wrapper_hw_platform_0/UART_wrapper.bit"
18:27:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
18:27:50 INFO  : 'fpga -state' command is executed.
18:27:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:27:50 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:27:50 INFO  : 'jtag frequency' command is executed.
18:27:50 INFO  : Sourcing of 'C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:27:50 INFO  : Context for 'APU' is selected.
18:27:50 INFO  : Hardware design information is loaded from 'C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf'.
18:27:50 INFO  : 'configparams force-mem-access 1' command is executed.
18:27:50 INFO  : Context for 'APU' is selected.
18:27:50 INFO  : 'stop' command is executed.
18:27:50 INFO  : 'ps7_init' command is executed.
18:27:50 INFO  : 'ps7_post_config' command is executed.
18:27:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:27:50 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:27:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:27:51 INFO  : The application 'C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART/Debug/UART.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:27:51 INFO  : 'configparams force-mem-access 0' command is executed.
18:27:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART/Debug/UART.elf
configparams force-mem-access 0
----------------End of Script----------------

18:27:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:27:51 INFO  : 'con' command is executed.
18:27:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

18:27:51 INFO  : Disconnected from the channel tcfchan#2.
18:29:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
18:29:04 INFO  : 'fpga -state' command is executed.
18:29:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:29:04 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:29:04 INFO  : 'jtag frequency' command is executed.
18:29:04 INFO  : Sourcing of 'C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:29:04 INFO  : Context for 'APU' is selected.
18:29:04 INFO  : Hardware design information is loaded from 'C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf'.
18:29:04 INFO  : 'configparams force-mem-access 1' command is executed.
18:29:04 INFO  : Context for 'APU' is selected.
18:29:04 INFO  : 'stop' command is executed.
18:29:04 INFO  : 'ps7_init' command is executed.
18:29:04 INFO  : 'ps7_post_config' command is executed.
18:29:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:29:05 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:29:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:29:05 INFO  : The application 'C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART/Debug/UART.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:29:05 INFO  : 'configparams force-mem-access 0' command is executed.
18:29:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART/Debug/UART.elf
configparams force-mem-access 0
----------------End of Script----------------

18:29:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:29:05 INFO  : 'con' command is executed.
18:29:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

18:29:05 INFO  : Disconnected from the channel tcfchan#3.
18:32:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
18:32:43 INFO  : 'fpga -state' command is executed.
18:32:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:32:44 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:32:44 INFO  : 'jtag frequency' command is executed.
18:32:44 INFO  : Sourcing of 'C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:32:44 INFO  : Context for 'APU' is selected.
18:32:44 INFO  : Hardware design information is loaded from 'C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf'.
18:32:44 INFO  : 'configparams force-mem-access 1' command is executed.
18:32:44 INFO  : Context for 'APU' is selected.
18:32:44 INFO  : 'stop' command is executed.
18:32:44 INFO  : 'ps7_init' command is executed.
18:32:44 INFO  : 'ps7_post_config' command is executed.
18:32:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:32:44 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:32:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:32:44 INFO  : The application 'C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART/Debug/UART.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:32:44 INFO  : 'configparams force-mem-access 0' command is executed.
18:32:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART/Debug/UART.elf
configparams force-mem-access 0
----------------End of Script----------------

18:32:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:32:44 INFO  : 'con' command is executed.
18:32:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

18:32:44 INFO  : Disconnected from the channel tcfchan#4.
18:39:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
18:39:06 INFO  : 'fpga -state' command is executed.
18:39:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:39:06 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:39:06 INFO  : 'jtag frequency' command is executed.
18:39:06 INFO  : Sourcing of 'C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:39:06 INFO  : Context for 'APU' is selected.
18:39:06 INFO  : Hardware design information is loaded from 'C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf'.
18:39:06 INFO  : 'configparams force-mem-access 1' command is executed.
18:39:06 INFO  : Context for 'APU' is selected.
18:39:06 INFO  : 'stop' command is executed.
18:39:06 INFO  : 'ps7_init' command is executed.
18:39:06 INFO  : 'ps7_post_config' command is executed.
18:39:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:39:06 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:39:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:39:06 INFO  : The application 'C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART/Debug/UART.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:39:06 INFO  : 'configparams force-mem-access 0' command is executed.
18:39:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART/Debug/UART.elf
configparams force-mem-access 0
----------------End of Script----------------

18:39:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:39:06 INFO  : 'con' command is executed.
18:39:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

18:39:06 INFO  : Disconnected from the channel tcfchan#5.
18:54:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
18:54:59 INFO  : 'fpga -state' command is executed.
18:54:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:54:59 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:54:59 INFO  : 'jtag frequency' command is executed.
18:54:59 INFO  : Sourcing of 'C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:54:59 INFO  : Context for 'APU' is selected.
18:54:59 INFO  : Hardware design information is loaded from 'C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf'.
18:54:59 INFO  : 'configparams force-mem-access 1' command is executed.
18:54:59 INFO  : Context for 'APU' is selected.
18:55:00 INFO  : 'stop' command is executed.
18:55:00 INFO  : 'ps7_init' command is executed.
18:55:00 INFO  : 'ps7_post_config' command is executed.
18:55:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:55:00 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:55:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:55:00 INFO  : The application 'C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART/Debug/UART.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:55:00 INFO  : 'configparams force-mem-access 0' command is executed.
18:55:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART/Debug/UART.elf
configparams force-mem-access 0
----------------End of Script----------------

18:55:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:55:00 INFO  : 'con' command is executed.
18:55:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

18:55:00 INFO  : Disconnected from the channel tcfchan#6.
18:56:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
18:56:10 INFO  : 'fpga -state' command is executed.
18:56:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:56:10 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:56:10 INFO  : 'jtag frequency' command is executed.
18:56:10 INFO  : Sourcing of 'C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:56:10 INFO  : Context for 'APU' is selected.
18:56:10 INFO  : Hardware design information is loaded from 'C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf'.
18:56:10 INFO  : 'configparams force-mem-access 1' command is executed.
18:56:10 INFO  : Context for 'APU' is selected.
18:56:10 INFO  : 'stop' command is executed.
18:56:10 INFO  : 'ps7_init' command is executed.
18:56:10 INFO  : 'ps7_post_config' command is executed.
18:56:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:56:10 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:56:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:56:11 INFO  : The application 'C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART/Debug/UART.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:56:11 INFO  : 'configparams force-mem-access 0' command is executed.
18:56:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART/Debug/UART.elf
configparams force-mem-access 0
----------------End of Script----------------

18:56:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:56:11 INFO  : 'con' command is executed.
18:56:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

18:56:11 INFO  : Disconnected from the channel tcfchan#7.
18:57:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
18:57:32 INFO  : 'fpga -state' command is executed.
18:57:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:57:33 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:57:33 INFO  : 'jtag frequency' command is executed.
18:57:33 INFO  : Sourcing of 'C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:57:33 INFO  : Context for 'APU' is selected.
18:57:33 INFO  : Hardware design information is loaded from 'C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf'.
18:57:33 INFO  : 'configparams force-mem-access 1' command is executed.
18:57:33 INFO  : Context for 'APU' is selected.
18:57:33 INFO  : 'stop' command is executed.
18:57:33 INFO  : 'ps7_init' command is executed.
18:57:33 INFO  : 'ps7_post_config' command is executed.
18:57:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:57:33 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:57:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:57:33 INFO  : The application 'C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART/Debug/UART.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:57:33 INFO  : 'configparams force-mem-access 0' command is executed.
18:57:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART/Debug/UART.elf
configparams force-mem-access 0
----------------End of Script----------------

18:57:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:57:33 INFO  : 'con' command is executed.
18:57:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

18:57:33 INFO  : Disconnected from the channel tcfchan#8.
18:58:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
18:58:41 INFO  : 'fpga -state' command is executed.
18:58:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:58:41 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:58:41 INFO  : 'jtag frequency' command is executed.
18:58:41 INFO  : Sourcing of 'C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:58:41 INFO  : Context for 'APU' is selected.
18:58:41 INFO  : Hardware design information is loaded from 'C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf'.
18:58:41 INFO  : 'configparams force-mem-access 1' command is executed.
18:58:41 INFO  : Context for 'APU' is selected.
18:58:41 INFO  : 'stop' command is executed.
18:58:42 INFO  : 'ps7_init' command is executed.
18:58:42 INFO  : 'ps7_post_config' command is executed.
18:58:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:58:42 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:58:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:58:42 INFO  : The application 'C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART/Debug/UART.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:58:42 INFO  : 'configparams force-mem-access 0' command is executed.
18:58:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART/Debug/UART.elf
configparams force-mem-access 0
----------------End of Script----------------

18:58:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:58:42 INFO  : 'con' command is executed.
18:58:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

18:58:42 INFO  : Disconnected from the channel tcfchan#9.
18:59:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
18:59:27 INFO  : 'fpga -state' command is executed.
18:59:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:59:27 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:59:27 INFO  : 'jtag frequency' command is executed.
18:59:27 INFO  : Sourcing of 'C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:59:27 INFO  : Context for 'APU' is selected.
18:59:27 INFO  : Hardware design information is loaded from 'C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf'.
18:59:27 INFO  : 'configparams force-mem-access 1' command is executed.
18:59:27 INFO  : Context for 'APU' is selected.
18:59:27 INFO  : 'stop' command is executed.
18:59:27 INFO  : 'ps7_init' command is executed.
18:59:27 INFO  : 'ps7_post_config' command is executed.
18:59:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:59:27 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:59:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:59:27 INFO  : The application 'C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART/Debug/UART.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:59:27 INFO  : 'configparams force-mem-access 0' command is executed.
18:59:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART/Debug/UART.elf
configparams force-mem-access 0
----------------End of Script----------------

18:59:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:59:28 INFO  : 'con' command is executed.
18:59:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

18:59:28 INFO  : Disconnected from the channel tcfchan#10.
19:00:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:00:03 INFO  : 'fpga -state' command is executed.
19:00:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:00:03 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:00:03 INFO  : 'jtag frequency' command is executed.
19:00:03 INFO  : Sourcing of 'C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:00:03 INFO  : Context for 'APU' is selected.
19:00:03 INFO  : Hardware design information is loaded from 'C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf'.
19:00:03 INFO  : 'configparams force-mem-access 1' command is executed.
19:00:03 INFO  : Context for 'APU' is selected.
19:00:04 INFO  : 'stop' command is executed.
19:00:04 INFO  : 'ps7_init' command is executed.
19:00:04 INFO  : 'ps7_post_config' command is executed.
19:00:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:00:04 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:00:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:00:04 INFO  : The application 'C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART/Debug/UART.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:00:04 INFO  : 'configparams force-mem-access 0' command is executed.
19:00:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART/Debug/UART.elf
configparams force-mem-access 0
----------------End of Script----------------

19:00:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:00:04 INFO  : 'con' command is executed.
19:00:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

19:00:04 INFO  : Disconnected from the channel tcfchan#11.
19:00:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:00:55 INFO  : 'fpga -state' command is executed.
19:00:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:00:55 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:00:55 INFO  : 'jtag frequency' command is executed.
19:00:55 INFO  : Sourcing of 'C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:00:55 INFO  : Context for 'APU' is selected.
19:00:55 INFO  : Hardware design information is loaded from 'C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf'.
19:00:55 INFO  : 'configparams force-mem-access 1' command is executed.
19:00:55 INFO  : Context for 'APU' is selected.
19:00:55 INFO  : 'stop' command is executed.
19:00:56 INFO  : 'ps7_init' command is executed.
19:00:56 INFO  : 'ps7_post_config' command is executed.
19:00:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:00:56 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:00:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:00:56 INFO  : The application 'C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART/Debug/UART.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:00:56 INFO  : 'configparams force-mem-access 0' command is executed.
19:00:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART/Debug/UART.elf
configparams force-mem-access 0
----------------End of Script----------------

19:00:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:00:56 INFO  : 'con' command is executed.
19:00:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

19:00:56 INFO  : Disconnected from the channel tcfchan#12.
19:02:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:02:10 INFO  : 'fpga -state' command is executed.
19:02:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:02:10 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:02:10 INFO  : 'jtag frequency' command is executed.
19:02:10 INFO  : Sourcing of 'C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:02:10 INFO  : Context for 'APU' is selected.
19:02:10 INFO  : Hardware design information is loaded from 'C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf'.
19:02:10 INFO  : 'configparams force-mem-access 1' command is executed.
19:02:10 INFO  : Context for 'APU' is selected.
19:02:10 INFO  : 'stop' command is executed.
19:02:11 INFO  : 'ps7_init' command is executed.
19:02:11 INFO  : 'ps7_post_config' command is executed.
19:02:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:02:11 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:02:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:02:11 INFO  : The application 'C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART/Debug/UART.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:02:11 INFO  : 'configparams force-mem-access 0' command is executed.
19:02:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART/Debug/UART.elf
configparams force-mem-access 0
----------------End of Script----------------

19:02:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:02:11 INFO  : 'con' command is executed.
19:02:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

19:02:11 INFO  : Disconnected from the channel tcfchan#13.
19:02:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:02:45 INFO  : 'fpga -state' command is executed.
19:02:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:02:45 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:02:45 INFO  : 'jtag frequency' command is executed.
19:02:45 INFO  : Sourcing of 'C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:02:45 INFO  : Context for 'APU' is selected.
19:02:45 INFO  : Hardware design information is loaded from 'C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf'.
19:02:45 INFO  : 'configparams force-mem-access 1' command is executed.
19:02:45 INFO  : Context for 'APU' is selected.
19:02:45 INFO  : 'stop' command is executed.
19:02:46 INFO  : 'ps7_init' command is executed.
19:02:46 INFO  : 'ps7_post_config' command is executed.
19:02:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:02:46 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:02:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:02:46 INFO  : The application 'C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART/Debug/UART.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:02:46 INFO  : 'configparams force-mem-access 0' command is executed.
19:02:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART/Debug/UART.elf
configparams force-mem-access 0
----------------End of Script----------------

19:02:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:02:46 INFO  : 'con' command is executed.
19:02:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

19:02:46 INFO  : Disconnected from the channel tcfchan#14.
19:03:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:03:19 INFO  : 'fpga -state' command is executed.
19:03:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:03:19 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:03:19 INFO  : 'jtag frequency' command is executed.
19:03:19 INFO  : Sourcing of 'C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:03:19 INFO  : Context for 'APU' is selected.
19:03:19 INFO  : Hardware design information is loaded from 'C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf'.
19:03:19 INFO  : 'configparams force-mem-access 1' command is executed.
19:03:19 INFO  : Context for 'APU' is selected.
19:03:19 INFO  : 'stop' command is executed.
19:03:20 INFO  : 'ps7_init' command is executed.
19:03:20 INFO  : 'ps7_post_config' command is executed.
19:03:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:03:20 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:03:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:03:20 INFO  : The application 'C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART/Debug/UART.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:03:20 INFO  : 'configparams force-mem-access 0' command is executed.
19:03:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART/Debug/UART.elf
configparams force-mem-access 0
----------------End of Script----------------

19:03:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:03:20 INFO  : 'con' command is executed.
19:03:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

19:03:20 INFO  : Disconnected from the channel tcfchan#15.
19:03:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:03:32 INFO  : 'fpga -state' command is executed.
19:03:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:03:32 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:03:32 INFO  : 'jtag frequency' command is executed.
19:03:32 INFO  : Sourcing of 'C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:03:32 INFO  : Context for 'APU' is selected.
19:03:32 INFO  : Hardware design information is loaded from 'C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf'.
19:03:32 INFO  : 'configparams force-mem-access 1' command is executed.
19:03:32 INFO  : Context for 'APU' is selected.
19:03:32 INFO  : 'stop' command is executed.
19:03:33 INFO  : 'ps7_init' command is executed.
19:03:33 INFO  : 'ps7_post_config' command is executed.
19:03:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:03:33 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:03:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:03:33 INFO  : The application 'C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART/Debug/UART.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:03:33 INFO  : 'configparams force-mem-access 0' command is executed.
19:03:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART/Debug/UART.elf
configparams force-mem-access 0
----------------End of Script----------------

19:03:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:03:33 INFO  : 'con' command is executed.
19:03:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

19:03:33 INFO  : Disconnected from the channel tcfchan#16.
19:05:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:05:05 INFO  : 'fpga -state' command is executed.
19:05:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:05:05 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:05:05 INFO  : 'jtag frequency' command is executed.
19:05:05 INFO  : Sourcing of 'C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:05:05 INFO  : Context for 'APU' is selected.
19:05:05 INFO  : Hardware design information is loaded from 'C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf'.
19:05:05 INFO  : 'configparams force-mem-access 1' command is executed.
19:05:05 INFO  : Context for 'APU' is selected.
19:05:05 INFO  : 'stop' command is executed.
19:05:06 INFO  : 'ps7_init' command is executed.
19:05:06 INFO  : 'ps7_post_config' command is executed.
19:05:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:05:06 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:05:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:05:06 INFO  : The application 'C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART/Debug/UART.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:05:06 INFO  : 'configparams force-mem-access 0' command is executed.
19:05:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART/Debug/UART.elf
configparams force-mem-access 0
----------------End of Script----------------

19:05:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:05:06 INFO  : 'con' command is executed.
19:05:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

19:05:06 INFO  : Disconnected from the channel tcfchan#17.
19:05:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:05:53 INFO  : 'fpga -state' command is executed.
19:05:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:05:53 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:05:53 INFO  : 'jtag frequency' command is executed.
19:05:53 INFO  : Sourcing of 'C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:05:53 INFO  : Context for 'APU' is selected.
19:05:53 INFO  : Hardware design information is loaded from 'C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf'.
19:05:53 INFO  : 'configparams force-mem-access 1' command is executed.
19:05:53 INFO  : Context for 'APU' is selected.
19:05:53 INFO  : 'stop' command is executed.
19:05:53 INFO  : 'ps7_init' command is executed.
19:05:53 INFO  : 'ps7_post_config' command is executed.
19:05:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:05:54 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:05:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:05:54 INFO  : The application 'C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART/Debug/UART.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:05:54 INFO  : 'configparams force-mem-access 0' command is executed.
19:05:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART/Debug/UART.elf
configparams force-mem-access 0
----------------End of Script----------------

19:05:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:05:54 INFO  : 'con' command is executed.
19:05:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

19:05:54 INFO  : Disconnected from the channel tcfchan#18.
19:06:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:06:20 INFO  : 'fpga -state' command is executed.
19:06:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:06:20 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:06:20 INFO  : 'jtag frequency' command is executed.
19:06:20 INFO  : Sourcing of 'C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:06:20 INFO  : Context for 'APU' is selected.
19:06:20 INFO  : Hardware design information is loaded from 'C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf'.
19:06:20 INFO  : 'configparams force-mem-access 1' command is executed.
19:06:20 INFO  : Context for 'APU' is selected.
19:06:20 INFO  : 'stop' command is executed.
19:06:20 INFO  : 'ps7_init' command is executed.
19:06:20 INFO  : 'ps7_post_config' command is executed.
19:06:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:06:20 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:06:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:06:21 INFO  : The application 'C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART/Debug/UART.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:06:21 INFO  : 'configparams force-mem-access 0' command is executed.
19:06:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART/Debug/UART.elf
configparams force-mem-access 0
----------------End of Script----------------

19:06:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:06:21 INFO  : 'con' command is executed.
19:06:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

19:06:21 INFO  : Disconnected from the channel tcfchan#19.
19:07:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:07:34 INFO  : 'fpga -state' command is executed.
19:07:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:07:34 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:07:34 INFO  : 'jtag frequency' command is executed.
19:07:34 INFO  : Sourcing of 'C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:07:34 INFO  : Context for 'APU' is selected.
19:07:34 INFO  : Hardware design information is loaded from 'C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf'.
19:07:34 INFO  : 'configparams force-mem-access 1' command is executed.
19:07:34 INFO  : Context for 'APU' is selected.
19:07:34 INFO  : 'stop' command is executed.
19:07:34 INFO  : 'ps7_init' command is executed.
19:07:34 INFO  : 'ps7_post_config' command is executed.
19:07:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:07:34 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:07:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:07:35 INFO  : The application 'C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART/Debug/UART.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:07:35 INFO  : 'configparams force-mem-access 0' command is executed.
19:07:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART/Debug/UART.elf
configparams force-mem-access 0
----------------End of Script----------------

19:07:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:07:35 INFO  : 'con' command is executed.
19:07:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

19:07:35 INFO  : Disconnected from the channel tcfchan#20.
19:07:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:07:54 INFO  : 'fpga -state' command is executed.
19:07:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:07:54 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:07:54 INFO  : 'jtag frequency' command is executed.
19:07:54 INFO  : Sourcing of 'C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:07:54 INFO  : Context for 'APU' is selected.
19:07:54 INFO  : Hardware design information is loaded from 'C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf'.
19:07:54 INFO  : 'configparams force-mem-access 1' command is executed.
19:07:54 INFO  : Context for 'APU' is selected.
19:07:54 INFO  : 'stop' command is executed.
19:07:54 INFO  : 'ps7_init' command is executed.
19:07:54 INFO  : 'ps7_post_config' command is executed.
19:07:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:07:55 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:07:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:07:55 INFO  : The application 'C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART/Debug/UART.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:07:55 INFO  : 'configparams force-mem-access 0' command is executed.
19:07:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART/Debug/UART.elf
configparams force-mem-access 0
----------------End of Script----------------

19:07:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:07:55 INFO  : 'con' command is executed.
19:07:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

19:07:55 INFO  : Disconnected from the channel tcfchan#21.
19:08:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:08:10 INFO  : 'fpga -state' command is executed.
19:08:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:08:10 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:08:10 INFO  : 'jtag frequency' command is executed.
19:08:10 INFO  : Sourcing of 'C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:08:10 INFO  : Context for 'APU' is selected.
19:08:10 INFO  : Hardware design information is loaded from 'C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf'.
19:08:10 INFO  : 'configparams force-mem-access 1' command is executed.
19:08:10 INFO  : Context for 'APU' is selected.
19:08:10 INFO  : 'stop' command is executed.
19:08:10 INFO  : 'ps7_init' command is executed.
19:08:10 INFO  : 'ps7_post_config' command is executed.
19:08:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:08:10 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:08:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:08:10 INFO  : The application 'C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART/Debug/UART.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:08:10 INFO  : 'configparams force-mem-access 0' command is executed.
19:08:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART/Debug/UART.elf
configparams force-mem-access 0
----------------End of Script----------------

19:08:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:08:10 INFO  : 'con' command is executed.
19:08:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

19:08:10 INFO  : Disconnected from the channel tcfchan#22.
19:08:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:08:17 INFO  : 'fpga -state' command is executed.
19:08:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:08:17 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:08:17 INFO  : 'jtag frequency' command is executed.
19:08:17 INFO  : Sourcing of 'C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:08:17 INFO  : Context for 'APU' is selected.
19:08:17 INFO  : Hardware design information is loaded from 'C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf'.
19:08:17 INFO  : 'configparams force-mem-access 1' command is executed.
19:08:17 INFO  : Context for 'APU' is selected.
19:08:17 INFO  : 'stop' command is executed.
19:08:18 INFO  : 'ps7_init' command is executed.
19:08:18 INFO  : 'ps7_post_config' command is executed.
19:08:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:08:18 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:08:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:08:18 INFO  : The application 'C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART/Debug/UART.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:08:18 INFO  : 'configparams force-mem-access 0' command is executed.
19:08:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART/Debug/UART.elf
configparams force-mem-access 0
----------------End of Script----------------

19:08:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:08:18 INFO  : 'con' command is executed.
19:08:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

19:08:18 INFO  : Disconnected from the channel tcfchan#23.
19:09:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:09:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:09:37 INFO  : FPGA configured successfully with bitstream "C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART_wrapper_hw_platform_0/UART_wrapper.bit"
19:09:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:09:40 INFO  : 'fpga -state' command is executed.
19:09:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:09:40 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:09:40 INFO  : 'jtag frequency' command is executed.
19:09:40 INFO  : Sourcing of 'C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:09:40 INFO  : Context for 'APU' is selected.
19:09:40 INFO  : Hardware design information is loaded from 'C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf'.
19:09:40 INFO  : 'configparams force-mem-access 1' command is executed.
19:09:40 INFO  : Context for 'APU' is selected.
19:09:40 INFO  : 'stop' command is executed.
19:09:41 INFO  : 'ps7_init' command is executed.
19:09:41 INFO  : 'ps7_post_config' command is executed.
19:09:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:09:41 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:09:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:09:41 INFO  : The application 'C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART/Debug/UART.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:09:41 INFO  : 'configparams force-mem-access 0' command is executed.
19:09:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART/Debug/UART.elf
configparams force-mem-access 0
----------------End of Script----------------

19:09:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:09:41 INFO  : 'con' command is executed.
19:09:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

19:09:41 INFO  : Disconnected from the channel tcfchan#24.
19:15:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:15:55 INFO  : 'fpga -state' command is executed.
19:15:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:15:55 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:15:55 INFO  : 'jtag frequency' command is executed.
19:15:55 INFO  : Sourcing of 'C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:15:55 INFO  : Context for 'APU' is selected.
19:15:55 INFO  : Hardware design information is loaded from 'C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf'.
19:15:55 INFO  : 'configparams force-mem-access 1' command is executed.
19:15:55 INFO  : Context for 'APU' is selected.
19:15:55 INFO  : 'stop' command is executed.
19:15:56 INFO  : 'ps7_init' command is executed.
19:15:56 INFO  : 'ps7_post_config' command is executed.
19:15:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:15:56 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:15:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:15:56 INFO  : The application 'C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART/Debug/UART.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:15:56 INFO  : 'configparams force-mem-access 0' command is executed.
19:15:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART/Debug/UART.elf
configparams force-mem-access 0
----------------End of Script----------------

19:15:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:15:56 INFO  : 'con' command is executed.
19:15:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

19:15:56 INFO  : Disconnected from the channel tcfchan#25.
19:19:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:19:12 INFO  : 'fpga -state' command is executed.
19:19:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:19:12 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:19:12 INFO  : 'jtag frequency' command is executed.
19:19:12 INFO  : Sourcing of 'C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:19:12 INFO  : Context for 'APU' is selected.
19:19:12 INFO  : Hardware design information is loaded from 'C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf'.
19:19:12 INFO  : 'configparams force-mem-access 1' command is executed.
19:19:12 INFO  : Context for 'APU' is selected.
19:19:12 INFO  : 'stop' command is executed.
19:19:12 INFO  : 'ps7_init' command is executed.
19:19:12 INFO  : 'ps7_post_config' command is executed.
19:19:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:19:12 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:19:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:19:13 INFO  : The application 'C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART/Debug/UART.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:19:13 INFO  : 'configparams force-mem-access 0' command is executed.
19:19:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART/Debug/UART.elf
configparams force-mem-access 0
----------------End of Script----------------

19:19:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:19:13 INFO  : 'con' command is executed.
19:19:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

19:19:13 INFO  : Disconnected from the channel tcfchan#26.
19:20:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:20:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:20:13 INFO  : FPGA configured successfully with bitstream "C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART_wrapper_hw_platform_0/UART_wrapper.bit"
19:20:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:20:20 INFO  : 'fpga -state' command is executed.
19:20:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:20:20 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:20:20 INFO  : 'jtag frequency' command is executed.
19:20:20 INFO  : Sourcing of 'C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:20:20 INFO  : Context for 'APU' is selected.
19:20:20 INFO  : Hardware design information is loaded from 'C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf'.
19:20:20 INFO  : 'configparams force-mem-access 1' command is executed.
19:20:20 INFO  : Context for 'APU' is selected.
19:20:20 INFO  : 'stop' command is executed.
19:20:21 INFO  : 'ps7_init' command is executed.
19:20:21 INFO  : 'ps7_post_config' command is executed.
19:20:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:20:21 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:20:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:20:21 INFO  : The application 'C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART/Debug/UART.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:20:21 INFO  : 'configparams force-mem-access 0' command is executed.
19:20:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART/Debug/UART.elf
configparams force-mem-access 0
----------------End of Script----------------

19:20:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:20:21 INFO  : 'con' command is executed.
19:20:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

19:20:21 INFO  : Disconnected from the channel tcfchan#27.
19:22:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:22:34 INFO  : 'fpga -state' command is executed.
19:22:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:22:34 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:22:34 INFO  : 'jtag frequency' command is executed.
19:22:34 INFO  : Sourcing of 'C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:22:34 INFO  : Context for 'APU' is selected.
19:22:34 INFO  : Hardware design information is loaded from 'C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf'.
19:22:34 INFO  : 'configparams force-mem-access 1' command is executed.
19:22:34 INFO  : Context for 'APU' is selected.
19:22:34 INFO  : 'stop' command is executed.
19:22:35 INFO  : 'ps7_init' command is executed.
19:22:35 INFO  : 'ps7_post_config' command is executed.
19:22:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:22:35 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:22:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:22:35 INFO  : The application 'C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART/Debug/UART.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:22:35 INFO  : 'configparams force-mem-access 0' command is executed.
19:22:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART/Debug/UART.elf
configparams force-mem-access 0
----------------End of Script----------------

19:22:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:22:35 INFO  : 'con' command is executed.
19:22:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

19:22:35 INFO  : Disconnected from the channel tcfchan#28.
19:23:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:23:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:23:48 INFO  : FPGA configured successfully with bitstream "C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART_wrapper_hw_platform_0/UART_wrapper.bit"
19:23:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:23:57 INFO  : 'fpga -state' command is executed.
19:23:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:23:57 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:23:57 INFO  : 'jtag frequency' command is executed.
19:23:57 INFO  : Sourcing of 'C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:23:57 INFO  : Context for 'APU' is selected.
19:23:57 INFO  : Hardware design information is loaded from 'C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf'.
19:23:57 INFO  : 'configparams force-mem-access 1' command is executed.
19:23:57 INFO  : Context for 'APU' is selected.
19:23:58 INFO  : 'stop' command is executed.
19:23:58 INFO  : 'ps7_init' command is executed.
19:23:58 INFO  : 'ps7_post_config' command is executed.
19:23:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:23:58 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:23:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:23:58 INFO  : The application 'C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART/Debug/UART.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:23:58 INFO  : 'configparams force-mem-access 0' command is executed.
19:23:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART/Debug/UART.elf
configparams force-mem-access 0
----------------End of Script----------------

19:23:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:23:58 INFO  : 'con' command is executed.
19:23:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

19:23:58 INFO  : Disconnected from the channel tcfchan#29.
19:28:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:28:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:28:44 INFO  : FPGA configured successfully with bitstream "C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART_wrapper_hw_platform_0/UART_wrapper.bit"
19:28:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:28:51 INFO  : 'fpga -state' command is executed.
19:28:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:28:51 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:28:51 INFO  : 'jtag frequency' command is executed.
19:28:51 INFO  : Sourcing of 'C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:28:51 INFO  : Context for 'APU' is selected.
19:28:51 INFO  : Hardware design information is loaded from 'C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf'.
19:28:51 INFO  : 'configparams force-mem-access 1' command is executed.
19:28:51 INFO  : Context for 'APU' is selected.
19:28:51 INFO  : 'stop' command is executed.
19:28:51 INFO  : 'ps7_init' command is executed.
19:28:51 INFO  : 'ps7_post_config' command is executed.
19:28:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:28:52 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:28:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:28:52 INFO  : The application 'C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART/Debug/UART.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:28:52 INFO  : 'configparams force-mem-access 0' command is executed.
19:28:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART/Debug/UART.elf
configparams force-mem-access 0
----------------End of Script----------------

19:28:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:28:52 INFO  : 'con' command is executed.
19:28:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

19:28:52 INFO  : Disconnected from the channel tcfchan#30.
19:34:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:34:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:34:39 INFO  : FPGA configured successfully with bitstream "C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART_wrapper_hw_platform_0/UART_wrapper.bit"
19:34:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:34:48 INFO  : 'fpga -state' command is executed.
19:34:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:34:48 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:34:48 INFO  : 'jtag frequency' command is executed.
19:34:48 INFO  : Sourcing of 'C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:34:48 INFO  : Context for 'APU' is selected.
19:34:48 INFO  : Hardware design information is loaded from 'C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf'.
19:34:48 INFO  : 'configparams force-mem-access 1' command is executed.
19:34:48 INFO  : Context for 'APU' is selected.
19:34:48 INFO  : 'stop' command is executed.
19:34:49 INFO  : 'ps7_init' command is executed.
19:34:49 INFO  : 'ps7_post_config' command is executed.
19:34:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:34:49 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:34:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:34:49 INFO  : The application 'C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART/Debug/UART.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:34:49 INFO  : 'configparams force-mem-access 0' command is executed.
19:34:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART/Debug/UART.elf
configparams force-mem-access 0
----------------End of Script----------------

19:34:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:34:49 INFO  : 'con' command is executed.
19:34:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

19:34:49 INFO  : Disconnected from the channel tcfchan#31.
19:38:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:38:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:38:49 INFO  : FPGA configured successfully with bitstream "C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART_wrapper_hw_platform_0/UART_wrapper.bit"
19:38:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:38:54 INFO  : 'fpga -state' command is executed.
19:38:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:38:54 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:38:54 INFO  : 'jtag frequency' command is executed.
19:38:54 INFO  : Sourcing of 'C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:38:54 INFO  : Context for 'APU' is selected.
19:38:54 INFO  : Hardware design information is loaded from 'C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf'.
19:38:54 INFO  : 'configparams force-mem-access 1' command is executed.
19:38:54 INFO  : Context for 'APU' is selected.
19:38:54 INFO  : 'stop' command is executed.
19:38:55 INFO  : 'ps7_init' command is executed.
19:38:55 INFO  : 'ps7_post_config' command is executed.
19:38:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:38:55 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:38:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:38:55 INFO  : The application 'C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART/Debug/UART.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:38:55 INFO  : 'configparams force-mem-access 0' command is executed.
19:38:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART/Debug/UART.elf
configparams force-mem-access 0
----------------End of Script----------------

19:38:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:38:55 INFO  : 'con' command is executed.
19:38:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

19:38:55 INFO  : Disconnected from the channel tcfchan#32.
19:52:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:52:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:52:53 INFO  : FPGA configured successfully with bitstream "C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART_wrapper_hw_platform_0/UART_wrapper.bit"
19:52:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:52:56 INFO  : 'fpga -state' command is executed.
19:52:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:52:56 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:52:56 INFO  : 'jtag frequency' command is executed.
19:52:56 INFO  : Sourcing of 'C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:52:56 INFO  : Context for 'APU' is selected.
19:52:56 INFO  : Hardware design information is loaded from 'C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf'.
19:52:56 INFO  : 'configparams force-mem-access 1' command is executed.
19:52:56 INFO  : Context for 'APU' is selected.
19:52:57 INFO  : 'stop' command is executed.
19:52:57 INFO  : 'ps7_init' command is executed.
19:52:57 INFO  : 'ps7_post_config' command is executed.
19:52:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:52:57 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:52:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:52:57 INFO  : The application 'C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART/Debug/UART.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:52:57 INFO  : 'configparams force-mem-access 0' command is executed.
19:52:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART/Debug/UART.elf
configparams force-mem-access 0
----------------End of Script----------------

19:52:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:52:57 INFO  : 'con' command is executed.
19:52:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

19:52:57 INFO  : Disconnected from the channel tcfchan#33.
19:54:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:54:21 INFO  : 'fpga -state' command is executed.
19:54:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:54:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:54:37 INFO  : FPGA configured successfully with bitstream "C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART_wrapper_hw_platform_0/UART_wrapper.bit"
19:54:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:54:41 INFO  : 'fpga -state' command is executed.
19:54:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:54:41 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:54:41 INFO  : 'jtag frequency' command is executed.
19:54:41 INFO  : Sourcing of 'C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:54:41 INFO  : Context for 'APU' is selected.
19:54:41 INFO  : Hardware design information is loaded from 'C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf'.
19:54:41 INFO  : 'configparams force-mem-access 1' command is executed.
19:54:41 INFO  : Context for 'APU' is selected.
19:54:41 INFO  : 'stop' command is executed.
19:54:42 INFO  : 'ps7_init' command is executed.
19:54:42 INFO  : 'ps7_post_config' command is executed.
19:54:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:54:42 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:54:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:54:42 INFO  : The application 'C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART/Debug/UART.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:54:42 INFO  : 'configparams force-mem-access 0' command is executed.
19:54:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART/Debug/UART.elf
configparams force-mem-access 0
----------------End of Script----------------

19:54:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:54:42 INFO  : 'con' command is executed.
19:54:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

19:54:42 INFO  : Disconnected from the channel tcfchan#34.
19:57:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:57:39 INFO  : 'fpga -state' command is executed.
19:57:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:57:39 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:57:39 INFO  : 'jtag frequency' command is executed.
19:57:39 INFO  : Sourcing of 'C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:57:39 INFO  : Context for 'APU' is selected.
19:57:39 INFO  : Hardware design information is loaded from 'C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf'.
19:57:39 INFO  : 'configparams force-mem-access 1' command is executed.
19:57:39 INFO  : Context for 'APU' is selected.
19:57:39 INFO  : 'stop' command is executed.
19:57:39 INFO  : 'ps7_init' command is executed.
19:57:39 INFO  : 'ps7_post_config' command is executed.
19:57:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:57:39 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:57:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:57:39 INFO  : The application 'C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART/Debug/UART.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:57:39 INFO  : 'configparams force-mem-access 0' command is executed.
19:57:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART/Debug/UART.elf
configparams force-mem-access 0
----------------End of Script----------------

19:57:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:57:40 INFO  : 'con' command is executed.
19:57:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

19:57:40 INFO  : Disconnected from the channel tcfchan#35.
20:05:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:05:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:05:58 INFO  : FPGA configured successfully with bitstream "C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART_wrapper_hw_platform_0/UART_wrapper.bit"
20:06:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:06:04 INFO  : 'fpga -state' command is executed.
20:06:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:06:04 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:06:04 INFO  : 'jtag frequency' command is executed.
20:06:04 INFO  : Sourcing of 'C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:06:04 INFO  : Context for 'APU' is selected.
20:06:04 INFO  : Hardware design information is loaded from 'C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf'.
20:06:04 INFO  : 'configparams force-mem-access 1' command is executed.
20:06:04 INFO  : Context for 'APU' is selected.
20:06:04 INFO  : 'stop' command is executed.
20:06:05 INFO  : 'ps7_init' command is executed.
20:06:05 INFO  : 'ps7_post_config' command is executed.
20:06:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:06:05 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:06:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:06:05 INFO  : The application 'C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART/Debug/UART.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:06:05 INFO  : 'configparams force-mem-access 0' command is executed.
20:06:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART/Debug/UART.elf
configparams force-mem-access 0
----------------End of Script----------------

20:06:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:06:05 INFO  : 'con' command is executed.
20:06:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

20:06:05 INFO  : Disconnected from the channel tcfchan#36.
20:06:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:06:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:06:57 INFO  : FPGA configured successfully with bitstream "C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART_wrapper_hw_platform_0/UART_wrapper.bit"
20:07:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:07:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:07:08 INFO  : FPGA configured successfully with bitstream "C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART_wrapper_hw_platform_0/UART_wrapper.bit"
20:07:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:07:12 INFO  : 'fpga -state' command is executed.
20:07:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:07:12 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:07:12 INFO  : 'jtag frequency' command is executed.
20:07:12 INFO  : Sourcing of 'C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:07:12 INFO  : Context for 'APU' is selected.
20:07:12 INFO  : Hardware design information is loaded from 'C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf'.
20:07:12 INFO  : 'configparams force-mem-access 1' command is executed.
20:07:12 INFO  : Context for 'APU' is selected.
20:07:12 INFO  : 'stop' command is executed.
20:07:13 INFO  : 'ps7_init' command is executed.
20:07:13 INFO  : 'ps7_post_config' command is executed.
20:07:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:07:13 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:07:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:07:13 INFO  : The application 'C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART/Debug/UART.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:07:13 INFO  : 'configparams force-mem-access 0' command is executed.
20:07:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART/Debug/UART.elf
configparams force-mem-access 0
----------------End of Script----------------

20:07:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:07:13 INFO  : 'con' command is executed.
20:07:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

20:07:13 INFO  : Disconnected from the channel tcfchan#37.
20:10:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:10:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:10:32 INFO  : FPGA configured successfully with bitstream "C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART_wrapper_hw_platform_0/UART_wrapper.bit"
20:10:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:10:35 INFO  : 'fpga -state' command is executed.
20:10:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:10:35 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:10:35 INFO  : 'jtag frequency' command is executed.
20:10:35 INFO  : Sourcing of 'C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:10:35 INFO  : Context for 'APU' is selected.
20:10:35 INFO  : Hardware design information is loaded from 'C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf'.
20:10:35 INFO  : 'configparams force-mem-access 1' command is executed.
20:10:35 INFO  : Context for 'APU' is selected.
20:10:36 INFO  : 'stop' command is executed.
20:10:36 INFO  : 'ps7_init' command is executed.
20:10:36 INFO  : 'ps7_post_config' command is executed.
20:10:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:10:36 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:10:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:10:36 INFO  : The application 'C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART/Debug/UART.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:10:36 INFO  : 'configparams force-mem-access 0' command is executed.
20:10:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART/Debug/UART.elf
configparams force-mem-access 0
----------------End of Script----------------

20:10:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:10:36 INFO  : 'con' command is executed.
20:10:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

20:10:36 INFO  : Disconnected from the channel tcfchan#38.
20:14:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:14:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:14:29 INFO  : FPGA configured successfully with bitstream "C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART_wrapper_hw_platform_0/UART_wrapper.bit"
20:14:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:14:33 INFO  : 'fpga -state' command is executed.
20:14:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:14:33 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:14:33 INFO  : 'jtag frequency' command is executed.
20:14:33 INFO  : Sourcing of 'C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:14:33 INFO  : Context for 'APU' is selected.
20:14:33 INFO  : Hardware design information is loaded from 'C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf'.
20:14:33 INFO  : 'configparams force-mem-access 1' command is executed.
20:14:33 INFO  : Context for 'APU' is selected.
20:14:33 INFO  : 'stop' command is executed.
20:14:33 INFO  : 'ps7_init' command is executed.
20:14:33 INFO  : 'ps7_post_config' command is executed.
20:14:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:14:33 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:14:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:14:34 INFO  : The application 'C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART/Debug/UART.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:14:34 INFO  : 'configparams force-mem-access 0' command is executed.
20:14:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART/Debug/UART.elf
configparams force-mem-access 0
----------------End of Script----------------

20:14:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:14:34 INFO  : 'con' command is executed.
20:14:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

20:14:34 INFO  : Disconnected from the channel tcfchan#39.
20:21:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:21:39 INFO  : 'fpga -state' command is executed.
20:21:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:21:39 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:21:39 INFO  : 'jtag frequency' command is executed.
20:21:39 INFO  : Sourcing of 'C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:21:39 INFO  : Context for 'APU' is selected.
20:21:39 INFO  : Hardware design information is loaded from 'C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf'.
20:21:39 INFO  : 'configparams force-mem-access 1' command is executed.
20:21:39 INFO  : Context for 'APU' is selected.
20:21:40 INFO  : 'stop' command is executed.
20:21:40 INFO  : 'ps7_init' command is executed.
20:21:40 INFO  : 'ps7_post_config' command is executed.
20:21:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:21:40 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:21:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:21:40 INFO  : The application 'C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART/Debug/UART.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:21:40 INFO  : 'configparams force-mem-access 0' command is executed.
20:21:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART/Debug/UART.elf
configparams force-mem-access 0
----------------End of Script----------------

20:21:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:21:40 INFO  : 'con' command is executed.
20:21:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

20:21:40 INFO  : Disconnected from the channel tcfchan#40.
20:25:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:25:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:25:20 INFO  : FPGA configured successfully with bitstream "C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART_wrapper_hw_platform_0/UART_wrapper.bit"
20:25:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:25:25 INFO  : 'fpga -state' command is executed.
20:25:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:25:25 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:25:25 INFO  : 'jtag frequency' command is executed.
20:25:25 INFO  : Sourcing of 'C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:25:25 INFO  : Context for 'APU' is selected.
20:25:25 INFO  : Hardware design information is loaded from 'C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf'.
20:25:25 INFO  : 'configparams force-mem-access 1' command is executed.
20:25:25 INFO  : Context for 'APU' is selected.
20:25:25 INFO  : 'stop' command is executed.
20:25:26 INFO  : 'ps7_init' command is executed.
20:25:26 INFO  : 'ps7_post_config' command is executed.
20:25:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:25:26 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:25:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:25:26 INFO  : The application 'C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART/Debug/UART.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:25:26 INFO  : 'configparams force-mem-access 0' command is executed.
20:25:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART/Debug/UART.elf
configparams force-mem-access 0
----------------End of Script----------------

20:25:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:25:26 INFO  : 'con' command is executed.
20:25:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

20:25:26 INFO  : Disconnected from the channel tcfchan#41.
20:28:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:28:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:28:11 INFO  : FPGA configured successfully with bitstream "C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART_wrapper_hw_platform_0/UART_wrapper.bit"
20:28:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:28:17 INFO  : 'fpga -state' command is executed.
20:28:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:28:17 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:28:17 INFO  : 'jtag frequency' command is executed.
20:28:17 INFO  : Sourcing of 'C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:28:17 INFO  : Context for 'APU' is selected.
20:28:17 INFO  : Hardware design information is loaded from 'C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf'.
20:28:17 INFO  : 'configparams force-mem-access 1' command is executed.
20:28:17 INFO  : Context for 'APU' is selected.
20:28:17 INFO  : 'stop' command is executed.
20:28:17 INFO  : 'ps7_init' command is executed.
20:28:17 INFO  : 'ps7_post_config' command is executed.
20:28:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:28:17 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:28:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:28:17 INFO  : The application 'C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART/Debug/UART.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:28:17 INFO  : 'configparams force-mem-access 0' command is executed.
20:28:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART/Debug/UART.elf
configparams force-mem-access 0
----------------End of Script----------------

20:28:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:28:17 INFO  : 'con' command is executed.
20:28:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

20:28:17 INFO  : Disconnected from the channel tcfchan#42.
20:28:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:28:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:28:38 INFO  : FPGA configured successfully with bitstream "C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART_wrapper_hw_platform_0/UART_wrapper.bit"
20:28:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:28:46 INFO  : 'fpga -state' command is executed.
20:28:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:28:46 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:28:46 INFO  : 'jtag frequency' command is executed.
20:28:46 INFO  : Sourcing of 'C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:28:46 INFO  : Context for 'APU' is selected.
20:28:46 INFO  : Hardware design information is loaded from 'C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf'.
20:28:46 INFO  : 'configparams force-mem-access 1' command is executed.
20:28:46 INFO  : Context for 'APU' is selected.
20:28:46 INFO  : 'stop' command is executed.
20:28:47 INFO  : 'ps7_init' command is executed.
20:28:47 INFO  : 'ps7_post_config' command is executed.
20:28:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:28:47 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:28:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:28:47 INFO  : The application 'C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART/Debug/UART.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:28:47 INFO  : 'configparams force-mem-access 0' command is executed.
20:28:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART/Debug/UART.elf
configparams force-mem-access 0
----------------End of Script----------------

20:28:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:28:47 INFO  : 'con' command is executed.
20:28:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

20:28:47 INFO  : Disconnected from the channel tcfchan#43.
20:29:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:29:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:29:13 INFO  : FPGA configured successfully with bitstream "C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART_wrapper_hw_platform_0/UART_wrapper.bit"
20:29:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:29:17 INFO  : 'fpga -state' command is executed.
20:29:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:29:18 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:29:18 INFO  : 'jtag frequency' command is executed.
20:29:18 INFO  : Sourcing of 'C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:29:18 INFO  : Context for 'APU' is selected.
20:29:18 INFO  : Hardware design information is loaded from 'C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf'.
20:29:18 INFO  : 'configparams force-mem-access 1' command is executed.
20:29:18 INFO  : Context for 'APU' is selected.
20:29:18 INFO  : 'stop' command is executed.
20:29:18 INFO  : 'ps7_init' command is executed.
20:29:18 INFO  : 'ps7_post_config' command is executed.
20:29:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:29:18 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:29:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:29:18 INFO  : The application 'C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART/Debug/UART.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:29:18 INFO  : 'configparams force-mem-access 0' command is executed.
20:29:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART/Debug/UART.elf
configparams force-mem-access 0
----------------End of Script----------------

20:29:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:29:18 INFO  : 'con' command is executed.
20:29:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

20:29:18 INFO  : Disconnected from the channel tcfchan#44.
20:30:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:30:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:30:13 INFO  : FPGA configured successfully with bitstream "C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART_wrapper_hw_platform_0/UART_wrapper.bit"
20:30:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:30:17 INFO  : 'fpga -state' command is executed.
20:30:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:30:17 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:30:17 INFO  : 'jtag frequency' command is executed.
20:30:17 INFO  : Sourcing of 'C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:30:17 INFO  : Context for 'APU' is selected.
20:30:17 INFO  : Hardware design information is loaded from 'C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf'.
20:30:17 INFO  : 'configparams force-mem-access 1' command is executed.
20:30:17 INFO  : Context for 'APU' is selected.
20:30:17 INFO  : 'stop' command is executed.
20:30:18 INFO  : 'ps7_init' command is executed.
20:30:18 INFO  : 'ps7_post_config' command is executed.
20:30:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:30:18 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:30:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:30:18 INFO  : The application 'C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART/Debug/UART.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:30:18 INFO  : 'configparams force-mem-access 0' command is executed.
20:30:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART/Debug/UART.elf
configparams force-mem-access 0
----------------End of Script----------------

20:30:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:30:18 INFO  : 'con' command is executed.
20:30:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

20:30:18 INFO  : Disconnected from the channel tcfchan#45.
20:48:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:48:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:49:02 INFO  : FPGA configured successfully with bitstream "C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART_wrapper_hw_platform_0/UART_wrapper.bit"
20:49:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:49:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:49:31 INFO  : FPGA configured successfully with bitstream "C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART_wrapper_hw_platform_0/UART_wrapper.bit"
20:49:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:49:37 INFO  : 'fpga -state' command is executed.
20:49:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:49:37 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:49:37 INFO  : 'jtag frequency' command is executed.
20:49:37 INFO  : Sourcing of 'C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:49:37 INFO  : Context for 'APU' is selected.
20:49:37 INFO  : Hardware design information is loaded from 'C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf'.
20:49:37 INFO  : 'configparams force-mem-access 1' command is executed.
20:49:37 INFO  : Context for 'APU' is selected.
20:49:37 INFO  : 'stop' command is executed.
20:49:37 INFO  : 'ps7_init' command is executed.
20:49:37 INFO  : 'ps7_post_config' command is executed.
20:49:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:49:38 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:49:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:49:38 INFO  : The application 'C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART/Debug/UART.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:49:38 INFO  : 'configparams force-mem-access 0' command is executed.
20:49:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART/Debug/UART.elf
configparams force-mem-access 0
----------------End of Script----------------

20:49:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:49:38 INFO  : 'con' command is executed.
20:49:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

20:49:38 INFO  : Disconnected from the channel tcfchan#46.
20:50:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:50:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:50:05 INFO  : FPGA configured successfully with bitstream "C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART_wrapper_hw_platform_0/UART_wrapper.bit"
20:50:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:50:10 INFO  : 'fpga -state' command is executed.
20:50:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:50:11 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:50:11 INFO  : 'jtag frequency' command is executed.
20:50:11 INFO  : Sourcing of 'C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:50:11 INFO  : Context for 'APU' is selected.
20:50:11 INFO  : Hardware design information is loaded from 'C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf'.
20:50:11 INFO  : 'configparams force-mem-access 1' command is executed.
20:50:11 INFO  : Context for 'APU' is selected.
20:50:11 INFO  : 'stop' command is executed.
20:50:11 INFO  : 'ps7_init' command is executed.
20:50:11 INFO  : 'ps7_post_config' command is executed.
20:50:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:50:11 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:50:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:50:11 INFO  : The application 'C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART/Debug/UART.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:50:11 INFO  : 'configparams force-mem-access 0' command is executed.
20:50:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART/Debug/UART.elf
configparams force-mem-access 0
----------------End of Script----------------

20:50:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:50:11 INFO  : 'con' command is executed.
20:50:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

20:50:11 INFO  : Disconnected from the channel tcfchan#47.
20:56:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:56:23 INFO  : 'fpga -state' command is executed.
20:56:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:56:23 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:56:23 INFO  : 'jtag frequency' command is executed.
20:56:23 INFO  : Sourcing of 'C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:56:23 INFO  : Context for 'APU' is selected.
20:56:23 INFO  : Hardware design information is loaded from 'C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf'.
20:56:23 INFO  : 'configparams force-mem-access 1' command is executed.
20:56:23 INFO  : Context for 'APU' is selected.
20:56:23 INFO  : 'stop' command is executed.
20:56:23 INFO  : 'ps7_init' command is executed.
20:56:23 INFO  : 'ps7_post_config' command is executed.
20:56:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:56:23 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:56:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:56:23 INFO  : The application 'C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART/Debug/UART.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:56:24 INFO  : 'configparams force-mem-access 0' command is executed.
20:56:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART/Debug/UART.elf
configparams force-mem-access 0
----------------End of Script----------------

20:56:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:56:24 INFO  : 'con' command is executed.
20:56:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

20:56:24 INFO  : Disconnected from the channel tcfchan#48.
21:01:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:01:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:01:22 INFO  : FPGA configured successfully with bitstream "C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART_wrapper_hw_platform_0/UART_wrapper.bit"
21:01:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:01:27 INFO  : 'fpga -state' command is executed.
21:01:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:01:28 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:01:28 INFO  : 'jtag frequency' command is executed.
21:01:28 INFO  : Sourcing of 'C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:01:28 INFO  : Context for 'APU' is selected.
21:01:28 INFO  : Hardware design information is loaded from 'C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf'.
21:01:28 INFO  : 'configparams force-mem-access 1' command is executed.
21:01:28 INFO  : Context for 'APU' is selected.
21:01:28 INFO  : 'stop' command is executed.
21:01:28 INFO  : 'ps7_init' command is executed.
21:01:28 INFO  : 'ps7_post_config' command is executed.
21:01:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:01:28 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:01:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:01:28 INFO  : The application 'C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART/Debug/UART.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:01:28 INFO  : 'configparams force-mem-access 0' command is executed.
21:01:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART/Debug/UART.elf
configparams force-mem-access 0
----------------End of Script----------------

21:01:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:01:28 INFO  : 'con' command is executed.
21:01:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:01:28 INFO  : Disconnected from the channel tcfchan#49.
21:05:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:05:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:05:24 INFO  : FPGA configured successfully with bitstream "C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART_wrapper_hw_platform_0/UART_wrapper.bit"
21:05:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:05:32 INFO  : 'fpga -state' command is executed.
21:05:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:05:32 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:05:32 INFO  : 'jtag frequency' command is executed.
21:05:32 INFO  : Sourcing of 'C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:05:32 INFO  : Context for 'APU' is selected.
21:05:32 INFO  : Hardware design information is loaded from 'C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf'.
21:05:32 INFO  : 'configparams force-mem-access 1' command is executed.
21:05:32 INFO  : Context for 'APU' is selected.
21:05:32 INFO  : 'stop' command is executed.
21:05:33 INFO  : 'ps7_init' command is executed.
21:05:33 INFO  : 'ps7_post_config' command is executed.
21:05:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:05:33 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:05:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:05:33 INFO  : The application 'C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART/Debug/UART.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:05:33 INFO  : 'configparams force-mem-access 0' command is executed.
21:05:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART/Debug/UART.elf
configparams force-mem-access 0
----------------End of Script----------------

21:05:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:05:33 INFO  : 'con' command is executed.
21:05:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:05:33 INFO  : Disconnected from the channel tcfchan#50.
21:15:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:15:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:15:34 INFO  : FPGA configured successfully with bitstream "C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART_wrapper_hw_platform_0/UART_wrapper.bit"
21:15:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:15:41 INFO  : 'fpga -state' command is executed.
21:15:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:15:41 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:15:41 INFO  : 'jtag frequency' command is executed.
21:15:41 INFO  : Sourcing of 'C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:15:41 INFO  : Context for 'APU' is selected.
21:15:41 INFO  : Hardware design information is loaded from 'C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf'.
21:15:41 INFO  : 'configparams force-mem-access 1' command is executed.
21:15:41 INFO  : Context for 'APU' is selected.
21:15:41 INFO  : 'stop' command is executed.
21:15:42 INFO  : 'ps7_init' command is executed.
21:15:42 INFO  : 'ps7_post_config' command is executed.
21:15:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:15:42 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:15:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:15:42 INFO  : The application 'C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART/Debug/UART.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:15:42 INFO  : 'configparams force-mem-access 0' command is executed.
21:15:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART/Debug/UART.elf
configparams force-mem-access 0
----------------End of Script----------------

21:15:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:15:42 INFO  : 'con' command is executed.
21:15:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:15:42 INFO  : Disconnected from the channel tcfchan#51.
21:16:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:16:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:16:24 INFO  : FPGA configured successfully with bitstream "C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART_wrapper_hw_platform_0/UART_wrapper.bit"
21:16:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:16:31 INFO  : 'fpga -state' command is executed.
21:16:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:16:31 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:16:31 INFO  : 'jtag frequency' command is executed.
21:16:31 INFO  : Sourcing of 'C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:16:31 INFO  : Context for 'APU' is selected.
21:16:31 INFO  : Hardware design information is loaded from 'C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf'.
21:16:31 INFO  : 'configparams force-mem-access 1' command is executed.
21:16:31 INFO  : Context for 'APU' is selected.
21:16:31 INFO  : 'stop' command is executed.
21:16:32 INFO  : 'ps7_init' command is executed.
21:16:32 INFO  : 'ps7_post_config' command is executed.
21:16:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:16:32 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:16:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:16:32 INFO  : The application 'C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART/Debug/UART.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:16:32 INFO  : 'configparams force-mem-access 0' command is executed.
21:16:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART/Debug/UART.elf
configparams force-mem-access 0
----------------End of Script----------------

21:16:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:16:32 INFO  : 'con' command is executed.
21:16:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:16:32 INFO  : Disconnected from the channel tcfchan#52.
21:19:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:19:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:19:37 INFO  : FPGA configured successfully with bitstream "C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART_wrapper_hw_platform_0/UART_wrapper.bit"
21:19:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:19:41 INFO  : 'fpga -state' command is executed.
21:19:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:19:41 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:19:41 INFO  : 'jtag frequency' command is executed.
21:19:41 INFO  : Sourcing of 'C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:19:41 INFO  : Context for 'APU' is selected.
21:19:41 INFO  : Hardware design information is loaded from 'C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf'.
21:19:41 INFO  : 'configparams force-mem-access 1' command is executed.
21:19:41 INFO  : Context for 'APU' is selected.
21:19:41 INFO  : 'stop' command is executed.
21:19:42 INFO  : 'ps7_init' command is executed.
21:19:42 INFO  : 'ps7_post_config' command is executed.
21:19:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:19:42 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:19:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:19:42 INFO  : The application 'C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART/Debug/UART.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:19:42 INFO  : 'configparams force-mem-access 0' command is executed.
21:19:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART/Debug/UART.elf
configparams force-mem-access 0
----------------End of Script----------------

21:19:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:19:42 INFO  : 'con' command is executed.
21:19:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:19:42 INFO  : Disconnected from the channel tcfchan#53.
21:28:01 WARN  : channel "tcfchan#1" closed
23:47:47 INFO  : Registering command handlers for SDK TCF services
23:47:48 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\s9707\Downloads\fpga\UART\UART.sdk\temp_xsdb_launch_script.tcl
23:47:50 INFO  : XSCT server has started successfully.
23:47:50 INFO  : Successfully done setting XSCT server connection channel  
23:47:50 INFO  : Successfully done setting SDK workspace  
23:47:50 INFO  : Processing command line option -hwspec C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART_wrapper.hdf.
23:47:50 INFO  : Checking for hwspec changes in the project UART_wrapper_hw_platform_1.
