#! /usr/bin/vvp
:ivl_version "0.9.6 " "(v0_9_6)";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x1c757b0 .scope module, "testbench" "testbench" 2 6;
 .timescale 0 0;
v0x1cfa9a0_0 .var "clock", 0 0;
v0x1cfaa20_0 .net "data_rd1", 8 0, v0x1cf7880_0; 1 drivers
v0x1cfaaa0_0 .net "data_rd1_out", 31 0, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; 0 drivers
v0x1cfab20_0 .net "data_rd2", 8 0, v0x1cf79b0_0; 1 drivers
v0x1cfabf0_0 .net "data_rd2_out", 31 0, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; 0 drivers
v0x1cfacc0_0 .net "data_rd3", 8 0, v0x1cf7b40_0; 1 drivers
v0x1cfad90_0 .net "data_rd3_out", 31 0, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; 0 drivers
v0x1cfae60_0 .net "data_rd4", 8 0, v0x1cf7c70_0; 1 drivers
v0x1cfaf80_0 .net "data_rd4_out", 31 0, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; 0 drivers
v0x1cfb050_0 .net "data_wr1", 8 0, v0x1cf7dd0_0; 1 drivers
v0x1cfb0d0_0 .net "data_wr1_data", 31 0, v0x1cf7e80_0; 1 drivers
v0x1cfb1a0_0 .net "data_wr1_enable", 0 0, v0x1cf7f30_0; 1 drivers
v0x1cfb270_0 .net "data_wr2", 8 0, v0x1cf7fe0_0; 1 drivers
v0x1cfb340_0 .net "data_wr2_data", 31 0, v0x1cf8090_0; 1 drivers
v0x1cfb490_0 .net "data_wr2_enable", 0 0, v0x1cf81c0_0; 1 drivers
v0x1cfb560_0 .net "data_wr3", 8 0, v0x1cf8270_0; 1 drivers
v0x1cfb3c0_0 .net "data_wr3_data", 31 0, v0x1cf8110_0; 1 drivers
v0x1cfb710_0 .net "data_wr3_enable", 0 0, v0x1cf83e0_0; 1 drivers
v0x1cfb830_0 .net "data_wr4", 8 0, v0x1cf82f0_0; 1 drivers
v0x1cfb900_0 .net "data_wr4_data", 31 0, v0x1cf8500_0; 1 drivers
v0x1cfba30_0 .net "data_wr4_enable", 0 0, v0x1cf8630_0; 1 drivers
v0x1cfbab0_0 .net "destination", 2 0, v0x1cf9630_0; 1 drivers
v0x1cfbbf0_0 .net "fetchoutput", 15 0, v0x1cf9440_0; 1 drivers
v0x1cfbc70_0 .net "operationnumber", 5 0, v0x1cf9830_0; 1 drivers
v0x1cfbdc0_0 .net "reg_rd1", 5 0, v0x1cf87f0_0; 1 drivers
v0x1cfbe40_0 .net "reg_rd1_out", 15 0, L_0x1cfa2c0; 1 drivers
v0x1cfbd40_0 .net "reg_rd2", 5 0, v0x1cf8940_0; 1 drivers
v0x1cfbff0_0 .net "reg_rd2_out", 15 0, L_0x1cfcf10; 1 drivers
v0x1cfbf10_0 .net "reg_rd3", 5 0, v0x1cf8aa0_0; 1 drivers
v0x1cfc1b0_0 .net "reg_rd3_out", 15 0, L_0x1cfd060; 1 drivers
v0x1cfc0c0_0 .net "reg_wr1", 5 0, v0x1cf8c10_0; 1 drivers
v0x1cfc380_0 .net "reg_wr1_data", 15 0, v0x1cf8b20_0; 1 drivers
v0x1cfc280_0 .net "reg_wr1_enable", 0 0, v0x1cf8d90_0; 1 drivers
v0x1cfc560_0 .net "reg_wr2", 5 0, v0x1cf8c90_0; 1 drivers
v0x1cfc450_0 .net "reg_wr2_data", 15 0, v0x1cf8d10_0; 1 drivers
v0x1cfc750_0 .net "reg_wr2_enable", 0 0, v0x1cf8f30_0; 1 drivers
v0x1cfc630_0 .var "reset", 0 0;
v0x1cfc900_0 .net "source_1", 2 0, v0x1cf98b0_0; 1 drivers
v0x1cfc820_0 .net "source_2", 2 0, v0x1cf9930_0; 1 drivers
v0x1cfcac0_0 .net "unsigned_1", 2 0, v0x1cf99b0_0; 1 drivers
v0x1cfc9d0_0 .net "unsigned_2", 5 0, v0x1cf9a60_0; 1 drivers
v0x1cfcc90_0 .net "unsigned_3", 8 0, v0x1cf9b10_0; 1 drivers
S_0x1cf9bc0 .scope module, "registerfile_tb" "registerfile" 2 73, 3 1, S_0x1c757b0;
 .timescale 0 0;
L_0x1cfa2c0 .functor BUFZ 16, L_0x1cfcb90, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x1cfcf10 .functor BUFZ 16, L_0x1cfce70, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x1cfd060 .functor BUFZ 16, L_0x1cfcfc0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x1cf9cb0_0 .net *"_s0", 15 0, L_0x1cfcb90; 1 drivers
v0x1cf9d30_0 .net *"_s4", 15 0, L_0x1cfce70; 1 drivers
v0x1cf9db0_0 .net *"_s8", 15 0, L_0x1cfcfc0; 1 drivers
v0x1cf9e30_0 .net "clock", 0 0, v0x1cfa9a0_0; 1 drivers
v0x1cf9ee0_0 .alias "reg_rd1", 5 0, v0x1cfbdc0_0;
v0x1cf9f60_0 .alias "reg_rd1_out", 15 0, v0x1cfbe40_0;
v0x1cf9fe0_0 .alias "reg_rd2", 5 0, v0x1cfbd40_0;
v0x1cfa090_0 .alias "reg_rd2_out", 15 0, v0x1cfbff0_0;
v0x1cfa190_0 .alias "reg_rd3", 5 0, v0x1cfbf10_0;
v0x1cfa240_0 .alias "reg_rd3_out", 15 0, v0x1cfc1b0_0;
v0x1cfa350_0 .alias "reg_wr1", 5 0, v0x1cfc0c0_0;
v0x1cfa400_0 .alias "reg_wr1_data", 15 0, v0x1cfc380_0;
v0x1cfa4b0_0 .alias "reg_wr1_enable", 0 0, v0x1cfc280_0;
v0x1cfa560_0 .alias "reg_wr2", 5 0, v0x1cfc560_0;
v0x1cfa690_0 .alias "reg_wr2_data", 15 0, v0x1cfc450_0;
v0x1cfa740_0 .alias "reg_wr2_enable", 0 0, v0x1cfc750_0;
v0x1cfa5e0 .array "register", 0 63, 15 0;
v0x1cfa880_0 .net "reset", 0 0, v0x1cfc630_0; 1 drivers
L_0x1cfcb90 .array/port v0x1cfa5e0, v0x1cf87f0_0;
L_0x1cfce70 .array/port v0x1cfa5e0, v0x1cf8940_0;
L_0x1cfcfc0 .array/port v0x1cfa5e0, v0x1cf8aa0_0;
S_0x1cf94c0 .scope module, "sixteenbbitdecoder_test" "sixteenbitdecoder" 2 74, 4 1, S_0x1c757b0;
 .timescale 0 0;
v0x1cf95b0_0 .net "bit_check", 0 0, L_0x1cfd110; 1 drivers
v0x1cf9630_0 .var "destination", 2 0;
v0x1cf96b0_0 .alias "fetchoutput", 15 0, v0x1cfbbf0_0;
v0x1cf9730_0 .var "opcode", 5 0;
v0x1cf97b0 .array "opcodemem", 0 125, 5 0;
v0x1cf9830_0 .var "operationnumber", 5 0;
v0x1cf98b0_0 .var "source_1", 2 0;
v0x1cf9930_0 .var "source_2", 2 0;
v0x1cf99b0_0 .var "unsigned_1", 2 0;
v0x1cf9a60_0 .var "unsigned_2", 5 0;
v0x1cf9b10_0 .var "unsigned_3", 8 0;
E_0x1cf84c0 .event edge, v0x1cf93c0_0;
L_0x1cfd110 .part v0x1cf9440_0, 15, 1;
S_0x1cf9030 .scope module, "fetch_test" "fetch" 2 75, 4 94, S_0x1c757b0;
 .timescale 0 0;
v0x1cf93c0_0 .alias "fetchoutput", 15 0, v0x1cfbbf0_0;
v0x1cf9440_0 .var "fetchvalue", 15 0;
S_0x1cf7710 .scope module, "execution_test" "execution" 2 76, 5 1, S_0x1c757b0;
 .timescale 0 0;
v0x1cf7800_0 .alias "clock", 0 0, v0x1cf9e30_0;
v0x1cf7880_0 .var "data_rd1", 8 0;
v0x1cf7900_0 .alias "data_rd1_out", 31 0, v0x1cfaaa0_0;
v0x1cf79b0_0 .var "data_rd2", 8 0;
v0x1cf7a90_0 .alias "data_rd2_out", 31 0, v0x1cfabf0_0;
v0x1cf7b40_0 .var "data_rd3", 8 0;
v0x1cf7bc0_0 .alias "data_rd3_out", 31 0, v0x1cfad90_0;
v0x1cf7c70_0 .var "data_rd4", 8 0;
v0x1cf7d20_0 .alias "data_rd4_out", 31 0, v0x1cfaf80_0;
v0x1cf7dd0_0 .var "data_wr1", 8 0;
v0x1cf7e80_0 .var "data_wr1_data", 31 0;
v0x1cf7f30_0 .var "data_wr1_enable", 0 0;
v0x1cf7fe0_0 .var "data_wr2", 8 0;
v0x1cf8090_0 .var "data_wr2_data", 31 0;
v0x1cf81c0_0 .var "data_wr2_enable", 0 0;
v0x1cf8270_0 .var "data_wr3", 8 0;
v0x1cf8110_0 .var "data_wr3_data", 31 0;
v0x1cf83e0_0 .var "data_wr3_enable", 0 0;
v0x1cf82f0_0 .var "data_wr4", 8 0;
v0x1cf8500_0 .var "data_wr4_data", 31 0;
v0x1cf8630_0 .var "data_wr4_enable", 0 0;
v0x1cf86b0_0 .alias "destination", 2 0, v0x1cfbab0_0;
v0x1cf8580_0 .alias "operationnumber", 5 0, v0x1cfbc70_0;
v0x1cf87f0_0 .var "reg_rd1", 5 0;
v0x1cf8730_0 .alias "reg_rd1_out", 15 0, v0x1cfbe40_0;
v0x1cf8940_0 .var "reg_rd2", 5 0;
v0x1cf8870_0 .alias "reg_rd2_out", 15 0, v0x1cfbff0_0;
v0x1cf8aa0_0 .var "reg_rd3", 5 0;
v0x1cf89c0_0 .alias "reg_rd3_out", 15 0, v0x1cfc1b0_0;
v0x1cf8c10_0 .var "reg_wr1", 5 0;
v0x1cf8b20_0 .var "reg_wr1_data", 15 0;
v0x1cf8d90_0 .var "reg_wr1_enable", 0 0;
v0x1cf8c90_0 .var "reg_wr2", 5 0;
v0x1cf8d10_0 .var "reg_wr2_data", 15 0;
v0x1cf8f30_0 .var "reg_wr2_enable", 0 0;
v0x1cf8fb0_0 .alias "source_1", 2 0, v0x1cfc900_0;
v0x1cf8e10_0 .alias "source_2", 2 0, v0x1cfc820_0;
v0x1cf8e90_0 .alias "unsigned_1", 2 0, v0x1cfcac0_0;
v0x1cf9170_0 .alias "unsigned_2", 5 0, v0x1cfc9d0_0;
v0x1cf91f0_0 .alias "unsigned_3", 8 0, v0x1cfcc90_0;
E_0x1cf6010 .event posedge, v0x1cf6040_0;
S_0x1c8fad0 .scope module, "TheDataMemory_test" "TheDataMemory" 2 77, 6 1, S_0x1c757b0;
 .timescale 0 0;
v0x1ca8250_0 .net *"_s0", 31 0, L_0x1cfd2a0; 1 drivers
v0x1cf5e50_0 .net *"_s12", 31 0, L_0x1cfd750; 1 drivers
v0x1cf5ef0_0 .net *"_s4", 31 0, L_0x1cfd430; 1 drivers
v0x1cf5f90_0 .net *"_s8", 31 0, L_0x1cfd5c0; 1 drivers
v0x1cf6040_0 .alias "clock", 0 0, v0x1cf9e30_0;
v0x1cf60e0 .array "data_memory", 0 1048575, 31 0;
v0x1cf61a0_0 .alias "data_rd1", 8 0, v0x1cfaa20_0;
v0x1cf6240_0 .alias "data_rd1_out", 31 0, v0x1cfaaa0_0;
v0x1cf6330_0 .alias "data_rd2", 8 0, v0x1cfab20_0;
v0x1cf63d0_0 .alias "data_rd2_out", 31 0, v0x1cfabf0_0;
v0x1cf64d0_0 .alias "data_rd3", 8 0, v0x1cfacc0_0;
v0x1cf6570_0 .alias "data_rd3_out", 31 0, v0x1cfad90_0;
v0x1cf6680_0 .alias "data_rd4", 8 0, v0x1cfae60_0;
v0x1cf6720_0 .alias "data_rd4_out", 31 0, v0x1cfaf80_0;
v0x1cf6840_0 .alias "data_wr1", 8 0, v0x1cfb050_0;
v0x1cf68e0_0 .alias "data_wr1_data", 31 0, v0x1cfb0d0_0;
v0x1cf67a0_0 .alias "data_wr1_enable", 0 0, v0x1cfb1a0_0;
v0x1cf6a30_0 .alias "data_wr2", 8 0, v0x1cfb270_0;
v0x1cf6b50_0 .alias "data_wr2_data", 31 0, v0x1cfb340_0;
v0x1cf6bd0_0 .alias "data_wr2_enable", 0 0, v0x1cfb490_0;
v0x1cf6ab0_0 .alias "data_wr3", 8 0, v0x1cfb560_0;
v0x1cf6d00_0 .alias "data_wr3_data", 31 0, v0x1cfb3c0_0;
v0x1cf6c50_0 .alias "data_wr3_enable", 0 0, v0x1cfb710_0;
v0x1cf6e40_0 .alias "data_wr4", 8 0, v0x1cfb830_0;
v0x1cf6da0_0 .alias "data_wr4_data", 31 0, v0x1cfb900_0;
v0x1cf6f90_0 .alias "data_wr4_enable", 0 0, v0x1cfba30_0;
v0x1cf6ee0_0 .net "rd1", 0 0, C4<z>; 0 drivers
v0x1cf70f0_0 .net "rd1_out", 0 0, L_0x1cfd340; 1 drivers
v0x1cf7030_0 .net "rd2", 0 0, C4<z>; 0 drivers
v0x1cf7260_0 .net "rd2_out", 0 0, L_0x1cfd4d0; 1 drivers
v0x1cf7170_0 .net "rd3", 0 0, C4<z>; 0 drivers
v0x1cf73e0_0 .net "rd3_out", 0 0, L_0x1cfd660; 1 drivers
v0x1cf72e0_0 .net "rd4", 0 0, C4<z>; 0 drivers
v0x1cf7570_0 .net "rd4_out", 0 0, L_0x1cfd7f0; 1 drivers
v0x1cf7460_0 .alias "reset", 0 0, v0x1cfa880_0;
E_0x1c90270 .event posedge, v0x1cf7460_0, v0x1cf6040_0;
L_0x1cfd2a0 .array/port v0x1cf60e0, C4<z>;
L_0x1cfd340 .part L_0x1cfd2a0, 0, 1;
L_0x1cfd430 .array/port v0x1cf60e0, C4<z>;
L_0x1cfd4d0 .part L_0x1cfd430, 0, 1;
L_0x1cfd5c0 .array/port v0x1cf60e0, C4<z>;
L_0x1cfd660 .part L_0x1cfd5c0, 0, 1;
L_0x1cfd750 .array/port v0x1cf60e0, C4<z>;
L_0x1cfd7f0 .part L_0x1cfd750, 0, 1;
    .scope S_0x1cf9bc0;
T_0 ;
    %wait E_0x1c90270;
    %load/v 8, v0x1cfa880_0, 1;
    %jmp/0xz  T_0.0, 8;
   %ix/load 1, 0, 0;
   %ix/load 3, 0, 0;
   %set/av v0x1cfa5e0, 0, 16;
   %ix/load 1, 0, 0;
   %ix/load 3, 1, 0;
   %set/av v0x1cfa5e0, 0, 16;
   %ix/load 1, 0, 0;
   %ix/load 3, 2, 0;
   %set/av v0x1cfa5e0, 0, 16;
   %ix/load 1, 0, 0;
   %ix/load 3, 3, 0;
   %set/av v0x1cfa5e0, 0, 16;
   %ix/load 1, 0, 0;
   %ix/load 3, 4, 0;
   %set/av v0x1cfa5e0, 0, 16;
   %ix/load 1, 0, 0;
   %ix/load 3, 5, 0;
   %set/av v0x1cfa5e0, 0, 16;
   %ix/load 1, 0, 0;
   %ix/load 3, 6, 0;
   %set/av v0x1cfa5e0, 0, 16;
   %ix/load 1, 0, 0;
   %ix/load 3, 7, 0;
   %set/av v0x1cfa5e0, 0, 16;
   %ix/load 1, 0, 0;
   %ix/load 3, 8, 0;
   %set/av v0x1cfa5e0, 0, 16;
   %ix/load 1, 0, 0;
   %ix/load 3, 9, 0;
   %set/av v0x1cfa5e0, 0, 16;
   %ix/load 1, 0, 0;
   %ix/load 3, 10, 0;
   %set/av v0x1cfa5e0, 0, 16;
   %ix/load 1, 0, 0;
   %ix/load 3, 11, 0;
   %set/av v0x1cfa5e0, 0, 16;
   %ix/load 1, 0, 0;
   %ix/load 3, 12, 0;
   %set/av v0x1cfa5e0, 0, 16;
   %ix/load 1, 0, 0;
   %ix/load 3, 13, 0;
   %set/av v0x1cfa5e0, 0, 16;
   %ix/load 1, 0, 0;
   %ix/load 3, 14, 0;
   %set/av v0x1cfa5e0, 0, 16;
   %ix/load 1, 0, 0;
   %ix/load 3, 15, 0;
   %set/av v0x1cfa5e0, 0, 16;
   %ix/load 1, 0, 0;
   %ix/load 3, 16, 0;
   %set/av v0x1cfa5e0, 0, 16;
   %ix/load 1, 0, 0;
   %ix/load 3, 27, 0;
   %set/av v0x1cfa5e0, 0, 16;
   %ix/load 1, 0, 0;
   %ix/load 3, 18, 0;
   %set/av v0x1cfa5e0, 0, 16;
   %ix/load 1, 0, 0;
   %ix/load 3, 19, 0;
   %set/av v0x1cfa5e0, 0, 16;
   %ix/load 1, 0, 0;
   %ix/load 3, 20, 0;
   %set/av v0x1cfa5e0, 0, 16;
   %ix/load 1, 0, 0;
   %ix/load 3, 21, 0;
   %set/av v0x1cfa5e0, 0, 16;
   %ix/load 1, 0, 0;
   %ix/load 3, 22, 0;
   %set/av v0x1cfa5e0, 0, 16;
   %ix/load 1, 0, 0;
   %ix/load 3, 23, 0;
   %set/av v0x1cfa5e0, 0, 16;
   %ix/load 1, 0, 0;
   %ix/load 3, 24, 0;
   %set/av v0x1cfa5e0, 0, 16;
   %ix/load 1, 0, 0;
   %ix/load 3, 25, 0;
   %set/av v0x1cfa5e0, 0, 16;
   %ix/load 1, 0, 0;
   %ix/load 3, 26, 0;
   %set/av v0x1cfa5e0, 0, 16;
   %ix/load 1, 0, 0;
   %ix/load 3, 27, 0;
   %set/av v0x1cfa5e0, 0, 16;
   %ix/load 1, 0, 0;
   %ix/load 3, 28, 0;
   %set/av v0x1cfa5e0, 0, 16;
   %ix/load 1, 0, 0;
   %ix/load 3, 29, 0;
   %set/av v0x1cfa5e0, 0, 16;
   %ix/load 1, 0, 0;
   %ix/load 3, 30, 0;
   %set/av v0x1cfa5e0, 0, 16;
   %ix/load 1, 0, 0;
   %ix/load 3, 31, 0;
   %set/av v0x1cfa5e0, 0, 16;
   %ix/load 1, 0, 0;
   %ix/load 3, 32, 0;
   %set/av v0x1cfa5e0, 0, 16;
   %ix/load 1, 0, 0;
   %ix/load 3, 32, 0;
   %set/av v0x1cfa5e0, 0, 16;
   %ix/load 1, 0, 0;
   %ix/load 3, 33, 0;
   %set/av v0x1cfa5e0, 0, 16;
   %ix/load 1, 0, 0;
   %ix/load 3, 34, 0;
   %set/av v0x1cfa5e0, 0, 16;
   %ix/load 1, 0, 0;
   %ix/load 3, 35, 0;
   %set/av v0x1cfa5e0, 0, 16;
   %ix/load 1, 0, 0;
   %ix/load 3, 36, 0;
   %set/av v0x1cfa5e0, 0, 16;
   %ix/load 1, 0, 0;
   %ix/load 3, 37, 0;
   %set/av v0x1cfa5e0, 0, 16;
   %ix/load 1, 0, 0;
   %ix/load 3, 38, 0;
   %set/av v0x1cfa5e0, 0, 16;
   %ix/load 1, 0, 0;
   %ix/load 3, 39, 0;
   %set/av v0x1cfa5e0, 0, 16;
   %ix/load 1, 0, 0;
   %ix/load 3, 50, 0;
   %set/av v0x1cfa5e0, 0, 16;
   %ix/load 1, 0, 0;
   %ix/load 3, 51, 0;
   %set/av v0x1cfa5e0, 0, 16;
   %ix/load 1, 0, 0;
   %ix/load 3, 52, 0;
   %set/av v0x1cfa5e0, 0, 16;
   %ix/load 1, 0, 0;
   %ix/load 3, 53, 0;
   %set/av v0x1cfa5e0, 0, 16;
   %ix/load 1, 0, 0;
   %ix/load 3, 54, 0;
   %set/av v0x1cfa5e0, 0, 16;
   %ix/load 1, 0, 0;
   %ix/load 3, 55, 0;
   %set/av v0x1cfa5e0, 0, 16;
   %ix/load 1, 0, 0;
   %ix/load 3, 56, 0;
   %set/av v0x1cfa5e0, 0, 16;
   %ix/load 1, 0, 0;
   %ix/load 3, 57, 0;
   %set/av v0x1cfa5e0, 0, 16;
   %ix/load 1, 0, 0;
   %ix/load 3, 58, 0;
   %set/av v0x1cfa5e0, 0, 16;
   %ix/load 1, 0, 0;
   %ix/load 3, 59, 0;
   %set/av v0x1cfa5e0, 0, 16;
   %ix/load 1, 0, 0;
   %ix/load 3, 60, 0;
   %set/av v0x1cfa5e0, 0, 16;
   %ix/load 1, 0, 0;
   %ix/load 3, 61, 0;
   %set/av v0x1cfa5e0, 0, 16;
   %ix/load 1, 0, 0;
   %ix/load 3, 62, 0;
   %set/av v0x1cfa5e0, 0, 16;
   %ix/load 1, 0, 0;
   %ix/load 3, 63, 0;
   %set/av v0x1cfa5e0, 0, 16;
    %jmp T_0.1;
T_0.0 ;
    %load/v 8, v0x1cfa4b0_0, 1;
    %mov 9, 0, 2;
    %cmpi/u 8, 1, 3;
    %jmp/0xz  T_0.2, 4;
    %load/v 8, v0x1cfa400_0, 16;
    %ix/getv 3, v0x1cfa350_0;
   %jmp/1 t_0, 4;
   %ix/load 1, 0, 0;
   %set/av v0x1cfa5e0, 8, 16;
t_0 ;
T_0.2 ;
    %load/v 8, v0x1cfa740_0, 1;
    %mov 9, 0, 2;
    %cmpi/u 8, 1, 3;
    %jmp/0xz  T_0.4, 4;
    %load/v 8, v0x1cfa690_0, 16;
    %ix/getv 3, v0x1cfa560_0;
   %jmp/1 t_1, 4;
   %ix/load 1, 0, 0;
   %set/av v0x1cfa5e0, 8, 16;
t_1 ;
T_0.4 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x1cf9bc0;
T_1 ;
    %delay 6, 0;
   %ix/load 1, 0, 0;
   %ix/load 3, 0, 0;
   %set/av v0x1cfa5e0, 0, 16;
    %movi 8, 3, 16;
   %ix/load 1, 0, 0;
   %ix/load 3, 1, 0;
   %set/av v0x1cfa5e0, 8, 16;
    %movi 8, 2, 16;
   %ix/load 1, 0, 0;
   %ix/load 3, 2, 0;
   %set/av v0x1cfa5e0, 8, 16;
    %delay 504, 0;
    %vpi_call 3 121 "$finish";
    %end;
    .thread T_1;
    .scope S_0x1cf94c0;
T_2 ;
    %vpi_call 4 35 "$readmemb", "opcodemem.list", v0x1cf97b0;
    %end;
    .thread T_2;
    .scope S_0x1cf94c0;
T_3 ;
    %wait E_0x1cf84c0;
    %load/v 8, v0x1cf95b0_0, 1;
    %mov 9, 0, 1;
    %cmpi/u 8, 0, 2;
    %jmp/0xz  T_3.0, 4;
    %ix/load 1, 9, 0;
    %mov 4, 0, 1;
    %jmp/1 T_3.2, 4;
    %load/x1p 8, v0x1cf96b0_0, 6;
    %jmp T_3.3;
T_3.2 ;
    %mov 8, 2, 6;
T_3.3 ;
; Save base=8 wid=6 in lookaside.
    %set/v v0x1cf9730_0, 8, 6;
    %ix/load 1, 6, 0;
    %mov 4, 0, 1;
    %jmp/1 T_3.4, 4;
    %load/x1p 8, v0x1cf96b0_0, 3;
    %jmp T_3.5;
T_3.4 ;
    %mov 8, 2, 3;
T_3.5 ;
; Save base=8 wid=3 in lookaside.
    %set/v v0x1cf9630_0, 8, 3;
    %ix/load 1, 3, 0;
    %mov 4, 0, 1;
    %jmp/1 T_3.6, 4;
    %load/x1p 8, v0x1cf96b0_0, 3;
    %jmp T_3.7;
T_3.6 ;
    %mov 8, 2, 3;
T_3.7 ;
; Save base=8 wid=3 in lookaside.
    %set/v v0x1cf98b0_0, 8, 3;
    %load/v 8, v0x1cf96b0_0, 3; Only need 3 of 16 bits
; Save base=8 wid=3 in lookaside.
    %set/v v0x1cf9930_0, 8, 3;
    %load/v 8, v0x1cf96b0_0, 3; Only need 3 of 16 bits
; Save base=8 wid=3 in lookaside.
    %set/v v0x1cf99b0_0, 8, 3;
    %load/v 8, v0x1cf96b0_0, 6; Only need 6 of 16 bits
; Save base=8 wid=6 in lookaside.
    %set/v v0x1cf9a60_0, 8, 6;
    %load/v 8, v0x1cf96b0_0, 9; Only need 9 of 16 bits
; Save base=8 wid=9 in lookaside.
    %set/v v0x1cf9b10_0, 8, 9;
    %ix/getv 3, v0x1cf9730_0;
    %load/av 8, v0x1cf97b0, 6;
    %set/v v0x1cf9830_0, 8, 6;
    %jmp T_3.1;
T_3.0 ;
    %load/v 8, v0x1cf95b0_0, 1;
    %mov 9, 0, 2;
    %cmpi/u 8, 1, 3;
    %jmp/0xz  T_3.8, 4;
T_3.8 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x1cf9030;
T_4 ;
    %set/v v0x1cf9440_0, 0, 16;
    %delay 10, 0;
    %movi 8, 522, 16;
    %set/v v0x1cf9440_0, 8, 16;
    %delay 10, 0;
    %movi 8, 578, 16;
    %set/v v0x1cf9440_0, 8, 16;
    %delay 10, 0;
    %movi 8, 1218, 16;
    %set/v v0x1cf9440_0, 8, 16;
    %delay 10, 0;
    %movi 8, 1665, 16;
    %set/v v0x1cf9440_0, 8, 16;
    %delay 10, 0;
    %movi 8, 5142, 16;
    %set/v v0x1cf9440_0, 8, 16;
    %delay 10, 0;
    %movi 8, 6738, 16;
    %set/v v0x1cf9440_0, 8, 16;
    %delay 450, 0;
    %vpi_call 4 117 "$finish";
    %end;
    .thread T_4;
    .scope S_0x1cf7710;
T_5 ;
    %wait E_0x1cf6010;
    %set/v v0x1cf8d90_0, 0, 1;
    %set/v v0x1cf8f30_0, 0, 1;
    %load/v 8, v0x1cf8fb0_0, 3;
    %mov 11, 0, 3;
    %set/v v0x1cf87f0_0, 8, 6;
    %load/v 8, v0x1cf8e10_0, 3;
    %mov 11, 0, 3;
    %set/v v0x1cf8940_0, 8, 6;
    %load/v 8, v0x1cf86b0_0, 3;
    %mov 11, 0, 3;
    %set/v v0x1cf8aa0_0, 8, 6;
    %load/v 8, v0x1cf8580_0, 6;
    %mov 14, 0, 1;
    %cmpi/u 8, 0, 7;
    %jmp/0xz  T_5.0, 4;
T_5.0 ;
    %load/v 8, v0x1cf8580_0, 6;
    %mov 14, 0, 1;
    %cmpi/u 8, 1, 7;
    %jmp/0xz  T_5.2, 4;
    %load/v 8, v0x1cf86b0_0, 3;
    %mov 11, 0, 3;
    %set/v v0x1cf8c10_0, 8, 6;
    %load/v 8, v0x1cf8730_0, 16;
    %load/v 24, v0x1cf8870_0, 16;
    %add 8, 24, 16;
    %set/v v0x1cf8b20_0, 8, 16;
    %set/v v0x1cf8d90_0, 1, 1;
T_5.2 ;
    %load/v 8, v0x1cf8580_0, 6;
    %mov 14, 0, 1;
    %cmpi/u 8, 2, 7;
    %jmp/0xz  T_5.4, 4;
    %load/v 8, v0x1cf86b0_0, 3;
    %mov 11, 0, 3;
    %set/v v0x1cf8c10_0, 8, 6;
    %load/v 8, v0x1cf8730_0, 16;
    %load/v 24, v0x1cf8870_0, 16;
    %sub 8, 24, 16;
    %set/v v0x1cf8b20_0, 8, 16;
    %set/v v0x1cf8d90_0, 1, 1;
T_5.4 ;
    %load/v 8, v0x1cf8580_0, 6;
    %mov 14, 0, 1;
    %cmpi/u 8, 3, 7;
    %jmp/0xz  T_5.6, 4;
    %load/v 8, v0x1cf86b0_0, 3;
    %mov 11, 0, 3;
    %set/v v0x1cf8c10_0, 8, 6;
    %load/v 8, v0x1cf8730_0, 16;
    %load/v 24, v0x1cf8870_0, 16;
    %and 8, 24, 16;
    %set/v v0x1cf8b20_0, 8, 16;
    %set/v v0x1cf8d90_0, 1, 1;
T_5.6 ;
    %load/v 8, v0x1cf8580_0, 6;
    %mov 14, 0, 1;
    %cmpi/u 8, 4, 7;
    %jmp/0xz  T_5.8, 4;
    %load/v 8, v0x1cf86b0_0, 3;
    %mov 11, 0, 3;
    %set/v v0x1cf8c10_0, 8, 6;
    %load/v 8, v0x1cf8730_0, 16;
    %load/v 24, v0x1cf8870_0, 16;
    %or 8, 24, 16;
    %set/v v0x1cf8b20_0, 8, 16;
    %set/v v0x1cf8d90_0, 1, 1;
T_5.8 ;
    %load/v 8, v0x1cf8580_0, 6;
    %mov 14, 0, 1;
    %cmpi/u 8, 5, 7;
    %jmp/0xz  T_5.10, 4;
    %load/v 8, v0x1cf86b0_0, 3;
    %mov 11, 0, 3;
    %set/v v0x1cf8c10_0, 8, 6;
    %load/v 8, v0x1cf8730_0, 16;
    %load/v 24, v0x1cf8870_0, 16;
    %xor 8, 24, 16;
    %set/v v0x1cf8b20_0, 8, 16;
    %set/v v0x1cf8d90_0, 1, 1;
T_5.10 ;
    %load/v 8, v0x1cf8580_0, 6;
    %mov 14, 0, 1;
    %cmpi/u 8, 6, 7;
    %jmp/0xz  T_5.12, 4;
    %load/v 8, v0x1cf86b0_0, 3;
    %mov 11, 0, 3;
    %set/v v0x1cf8c10_0, 8, 6;
    %load/v 8, v0x1cf8730_0, 16;
    %load/v 24, v0x1cf8870_0, 16;
    %ix/get 0, 24, 16;
    %shiftr/i0  8, 16;
    %set/v v0x1cf8b20_0, 8, 16;
    %set/v v0x1cf8d90_0, 1, 1;
T_5.12 ;
    %load/v 8, v0x1cf8580_0, 6;
    %mov 14, 0, 1;
    %cmpi/u 8, 7, 7;
    %jmp/0xz  T_5.14, 4;
    %load/v 8, v0x1cf86b0_0, 3;
    %mov 11, 0, 3;
    %set/v v0x1cf8c10_0, 8, 6;
    %load/v 8, v0x1cf8730_0, 16;
    %load/v 24, v0x1cf8870_0, 16;
    %ix/get 0, 24, 16;
    %shiftl/i0  8, 16;
    %set/v v0x1cf8b20_0, 8, 16;
    %set/v v0x1cf8d90_0, 1, 1;
T_5.14 ;
    %load/v 8, v0x1cf8580_0, 6;
    %mov 14, 0, 1;
    %cmpi/u 8, 8, 7;
    %jmp/0xz  T_5.16, 4;
    %load/v 8, v0x1cf86b0_0, 3;
    %mov 11, 0, 3;
    %set/v v0x1cf8c10_0, 8, 6;
    %load/v 8, v0x1cf8730_0, 16;
    %load/v 24, v0x1cf8870_0, 16;
    %ix/get 0, 24, 16;
    %shiftr/i0  8, 16;
    %set/v v0x1cf8b20_0, 8, 16;
    %set/v v0x1cf8d90_0, 1, 1;
T_5.16 ;
    %load/v 8, v0x1cf8580_0, 6;
    %mov 14, 0, 1;
    %cmpi/u 8, 9, 7;
    %jmp/0xz  T_5.18, 4;
T_5.18 ;
    %load/v 8, v0x1cf8580_0, 6;
    %mov 14, 0, 1;
    %cmpi/u 8, 10, 7;
    %jmp/0xz  T_5.20, 4;
    %load/v 8, v0x1cf86b0_0, 3;
    %mov 11, 0, 3;
    %set/v v0x1cf8c10_0, 8, 6;
    %load/v 8, v0x1cf8730_0, 16;
    %load/v 24, v0x1cf8e90_0, 3;
    %mov 27, 0, 13;
    %add 8, 24, 16;
    %set/v v0x1cf8b20_0, 8, 16;
    %set/v v0x1cf8d90_0, 1, 1;
T_5.20 ;
    %load/v 8, v0x1cf8580_0, 6;
    %mov 14, 0, 1;
    %cmpi/u 8, 11, 7;
    %jmp/0xz  T_5.22, 4;
    %load/v 8, v0x1cf86b0_0, 3;
    %mov 11, 0, 3;
    %set/v v0x1cf8c10_0, 8, 6;
    %load/v 8, v0x1cf8730_0, 16;
    %load/v 24, v0x1cf8e90_0, 3;
    %mov 27, 0, 13;
    %sub 8, 24, 16;
    %set/v v0x1cf8b20_0, 8, 16;
    %set/v v0x1cf8d90_0, 1, 1;
T_5.22 ;
    %load/v 8, v0x1cf8580_0, 6;
    %mov 14, 0, 1;
    %cmpi/u 8, 12, 7;
    %jmp/0xz  T_5.24, 4;
    %load/v 8, v0x1cf86b0_0, 3;
    %mov 11, 0, 3;
    %set/v v0x1cf8c10_0, 8, 6;
    %load/v 8, v0x1cf8730_0, 16;
    %load/v 24, v0x1cf8e90_0, 3;
    %ix/get 0, 24, 3;
    %shiftr/i0  8, 16;
    %set/v v0x1cf8b20_0, 8, 16;
    %set/v v0x1cf8d90_0, 1, 1;
T_5.24 ;
    %load/v 8, v0x1cf8580_0, 6;
    %mov 14, 0, 1;
    %cmpi/u 8, 13, 7;
    %jmp/0xz  T_5.26, 4;
    %load/v 8, v0x1cf86b0_0, 3;
    %mov 11, 0, 3;
    %set/v v0x1cf8c10_0, 8, 6;
    %load/v 8, v0x1cf8730_0, 16;
    %load/v 24, v0x1cf8e90_0, 3;
    %ix/get 0, 24, 3;
    %shiftl/i0  8, 16;
    %set/v v0x1cf8b20_0, 8, 16;
    %set/v v0x1cf8d90_0, 1, 1;
T_5.26 ;
    %load/v 8, v0x1cf8580_0, 6;
    %mov 14, 0, 1;
    %cmpi/u 8, 14, 7;
    %jmp/0xz  T_5.28, 4;
    %load/v 8, v0x1cf86b0_0, 3;
    %mov 11, 0, 3;
    %set/v v0x1cf8c10_0, 8, 6;
    %load/v 8, v0x1cf8730_0, 16;
    %load/v 24, v0x1cf8e90_0, 3;
    %ix/get 0, 24, 3;
    %shiftr/i0  8, 16;
    %set/v v0x1cf8b20_0, 8, 16;
    %set/v v0x1cf8d90_0, 1, 1;
T_5.28 ;
    %load/v 8, v0x1cf8580_0, 6;
    %mov 14, 0, 1;
    %cmpi/u 8, 15, 7;
    %jmp/0xz  T_5.30, 4;
    %load/v 8, v0x1cf86b0_0, 3;
    %mov 11, 0, 3;
    %set/v v0x1cf8c10_0, 8, 6;
    %load/v 8, v0x1cf9170_0, 6;
    %mov 14, 0, 10;
    %set/v v0x1cf8b20_0, 8, 16;
    %set/v v0x1cf8d90_0, 1, 1;
T_5.30 ;
    %load/v 8, v0x1cf8580_0, 6;
    %mov 14, 0, 1;
    %cmpi/u 8, 16, 7;
    %jmp/0xz  T_5.32, 4;
    %load/v 8, v0x1cf86b0_0, 3;
    %mov 11, 0, 3;
    %set/v v0x1cf8c10_0, 8, 6;
    %load/v 8, v0x1cf8730_0, 16;
    %load/v 24, v0x1cf8e90_0, 3;
    %mov 27, 0, 13;
    %add 8, 24, 16;
    %set/v v0x1cf7880_0, 8, 9;
    %load/v 8, v0x1cf7900_0, 8; Select 8 out of 32 bits
    %mov 16, 0, 8;
    %set/v v0x1cf8b20_0, 8, 16;
    %set/v v0x1cf8d90_0, 1, 1;
T_5.32 ;
    %load/v 8, v0x1cf8580_0, 6;
    %mov 14, 0, 1;
    %cmpi/u 8, 17, 7;
    %jmp/0xz  T_5.34, 4;
    %load/v 8, v0x1cf86b0_0, 3;
    %mov 11, 0, 3;
    %set/v v0x1cf8c10_0, 8, 6;
    %load/v 8, v0x1cf8730_0, 16;
    %load/v 24, v0x1cf8e90_0, 3;
    %mov 27, 0, 13;
    %add 8, 24, 16;
    %set/v v0x1cf7880_0, 8, 9;
    %load/v 8, v0x1cf7900_0, 32;
    %set/v v0x1cf8b20_0, 8, 16;
    %set/v v0x1cf8d90_0, 1, 1;
T_5.34 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x1c8fad0;
T_6 ;
    %wait E_0x1c90270;
    %load/v 8, v0x1cf7460_0, 1;
    %jmp/0xz  T_6.0, 8;
   %ix/load 1, 0, 0;
   %ix/load 3, 0, 0;
   %set/av v0x1cf60e0, 0, 32;
    %jmp T_6.1;
T_6.0 ;
    %load/v 8, v0x1cf67a0_0, 1;
    %mov 9, 0, 2;
    %cmpi/u 8, 1, 3;
    %jmp/0xz  T_6.2, 4;
    %load/v 8, v0x1cf68e0_0, 32;
    %ix/getv 3, v0x1cf6840_0;
   %jmp/1 t_2, 4;
   %ix/load 1, 0, 0;
   %set/av v0x1cf60e0, 8, 32;
t_2 ;
T_6.2 ;
    %load/v 8, v0x1cf6bd0_0, 1;
    %mov 9, 0, 2;
    %cmpi/u 8, 1, 3;
    %jmp/0xz  T_6.4, 4;
    %load/v 8, v0x1cf6b50_0, 32;
    %ix/getv 3, v0x1cf6a30_0;
   %jmp/1 t_3, 4;
   %ix/load 1, 0, 0;
   %set/av v0x1cf60e0, 8, 32;
t_3 ;
T_6.4 ;
    %load/v 8, v0x1cf6c50_0, 1;
    %mov 9, 0, 2;
    %cmpi/u 8, 1, 3;
    %jmp/0xz  T_6.6, 4;
    %load/v 8, v0x1cf6d00_0, 32;
    %ix/getv 3, v0x1cf6ab0_0;
   %jmp/1 t_4, 4;
   %ix/load 1, 0, 0;
   %set/av v0x1cf60e0, 8, 32;
t_4 ;
T_6.6 ;
    %load/v 8, v0x1cf6f90_0, 1;
    %mov 9, 0, 2;
    %cmpi/u 8, 1, 3;
    %jmp/0xz  T_6.8, 4;
    %load/v 8, v0x1cf6da0_0, 32;
    %ix/getv 3, v0x1cf6e40_0;
   %jmp/1 t_5, 4;
   %ix/load 1, 0, 0;
   %set/av v0x1cf60e0, 8, 32;
t_5 ;
T_6.8 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x1c757b0;
T_7 ;
    %set/v v0x1cfa9a0_0, 0, 1;
    %delay 2, 0;
    %set/v v0x1cfc630_0, 1, 1;
    %delay 2, 0;
    %set/v v0x1cfc630_0, 0, 1;
    %delay 2, 0;
    %delay 10, 0;
    %vpi_call 2 102 "$dumpfile", "execution_tb.vcd";
    %vpi_call 2 103 "$dumpvars", 1'sb0, S_0x1cf9bc0, S_0x1cf94c0, S_0x1cf9030, S_0x1cf7710;
    %delay 500, 0;
    %vpi_call 2 105 "$finish";
    %end;
    .thread T_7;
    .scope S_0x1c757b0;
T_8 ;
    %delay 1, 0;
    %load/v 8, v0x1cfa9a0_0, 1;
    %inv 8, 1;
    %set/v v0x1cfa9a0_0, 8, 1;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "execute2_tb.v";
    "./RegisterFile3.v";
    "./16or32decoder5_tb.v";
    "./Execute2.v";
    "./DataMemory.v";
