###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       106195   # Number of WRITE/WRITEP commands
num_reads_done                 =       808296   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       629784   # Number of read row buffer hits
num_read_cmds                  =       808293   # Number of READ/READP commands
num_writes_done                =       106203   # Number of read requests issued
num_write_row_hits             =        63303   # Number of write row buffer hits
num_act_cmds                   =       222319   # Number of ACT commands
num_pre_cmds                   =       222288   # Number of PRE commands
num_ondemand_pres              =       198596   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9392440   # Cyles of rank active rank.0
rank_active_cycles.1           =      9098905   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       607560   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       901095   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       862472   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        10636   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         4612   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         2826   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         1827   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         2442   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         3986   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1512   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1398   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         2297   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        20491   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            5   # Write cmd latency (cycles)
write_latency[20-39]           =           60   # Write cmd latency (cycles)
write_latency[40-59]           =           62   # Write cmd latency (cycles)
write_latency[60-79]           =          161   # Write cmd latency (cycles)
write_latency[80-99]           =          333   # Write cmd latency (cycles)
write_latency[100-119]         =          586   # Write cmd latency (cycles)
write_latency[120-139]         =         1134   # Write cmd latency (cycles)
write_latency[140-159]         =         1533   # Write cmd latency (cycles)
write_latency[160-179]         =         2274   # Write cmd latency (cycles)
write_latency[180-199]         =         3263   # Write cmd latency (cycles)
write_latency[200-]            =        96784   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            3   # Read request latency (cycles)
read_latency[20-39]            =       291155   # Read request latency (cycles)
read_latency[40-59]            =        97054   # Read request latency (cycles)
read_latency[60-79]            =       113570   # Read request latency (cycles)
read_latency[80-99]            =        52520   # Read request latency (cycles)
read_latency[100-119]          =        39611   # Read request latency (cycles)
read_latency[120-139]          =        32365   # Read request latency (cycles)
read_latency[140-159]          =        22564   # Read request latency (cycles)
read_latency[160-179]          =        18031   # Read request latency (cycles)
read_latency[180-199]          =        14674   # Read request latency (cycles)
read_latency[200-]             =       126749   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  5.30125e+08   # Write energy
read_energy                    =  3.25904e+09   # Read energy
act_energy                     =  6.08265e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.91629e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  4.32526e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.86088e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.67772e+09   # Active standby energy rank.1
average_read_latency           =      127.175   # Average read request latency (cycles)
average_interarrival           =      10.9339   # Average request interarrival latency (cycles)
total_energy                   =  1.73648e+10   # Total energy (pJ)
average_power                  =      1736.48   # Average power (mW)
average_bandwidth              =      7.80372   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       103120   # Number of WRITE/WRITEP commands
num_reads_done                 =       832459   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       639852   # Number of read row buffer hits
num_read_cmds                  =       832455   # Number of READ/READP commands
num_writes_done                =       103120   # Number of read requests issued
num_write_row_hits             =        64372   # Number of write row buffer hits
num_act_cmds                   =       232490   # Number of ACT commands
num_pre_cmds                   =       232464   # Number of PRE commands
num_ondemand_pres              =       209319   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9276493   # Cyles of rank active rank.0
rank_active_cycles.1           =      9220393   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       723507   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       779607   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       884253   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        10228   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         4683   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         2629   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         1821   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         2419   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         4016   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1499   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1391   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         2297   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        20343   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            2   # Write cmd latency (cycles)
write_latency[20-39]           =           42   # Write cmd latency (cycles)
write_latency[40-59]           =           44   # Write cmd latency (cycles)
write_latency[60-79]           =          150   # Write cmd latency (cycles)
write_latency[80-99]           =          271   # Write cmd latency (cycles)
write_latency[100-119]         =          416   # Write cmd latency (cycles)
write_latency[120-139]         =          829   # Write cmd latency (cycles)
write_latency[140-159]         =         1314   # Write cmd latency (cycles)
write_latency[160-179]         =         1885   # Write cmd latency (cycles)
write_latency[180-199]         =         2493   # Write cmd latency (cycles)
write_latency[200-]            =        95674   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            3   # Read request latency (cycles)
read_latency[20-39]            =       289959   # Read request latency (cycles)
read_latency[40-59]            =        97966   # Read request latency (cycles)
read_latency[60-79]            =       114774   # Read request latency (cycles)
read_latency[80-99]            =        55057   # Read request latency (cycles)
read_latency[100-119]          =        41590   # Read request latency (cycles)
read_latency[120-139]          =        34572   # Read request latency (cycles)
read_latency[140-159]          =        24709   # Read request latency (cycles)
read_latency[160-179]          =        19498   # Read request latency (cycles)
read_latency[180-199]          =        16041   # Read request latency (cycles)
read_latency[200-]             =       138290   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  5.14775e+08   # Write energy
read_energy                    =  3.35646e+09   # Read energy
act_energy                     =  6.36093e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.47283e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.74211e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.78853e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.75353e+09   # Active standby energy rank.1
average_read_latency           =        135.3   # Average read request latency (cycles)
average_interarrival           =      10.6875   # Average request interarrival latency (cycles)
total_energy                   =  1.74755e+10   # Total energy (pJ)
average_power                  =      1747.55   # Average power (mW)
average_bandwidth              =      7.98361   # Average bandwidth
