/* AUTOGENERATED STUB FOR ANDROID BUILD */
#ifndef TRACE_TRACE_TARGET_SPARC_H
#define TRACE_TRACE_TARGET_SPARC_H

/* No-op trace events */
#ifndef trace_event_get_state_backends
#define trace_event_get_state_backends(id) (0)
#endif
#ifndef trace_event_get_state
#define trace_event_get_state(id) (0)
#endif
#define TRACE_INT_HELPER_CLEAR_SOFTINT 0
#define TRACE_INT_HELPER_CLEAR_SOFTINT_ENABLED 0
#define TRACE_INT_HELPER_CLEAR_SOFTINT_BACKEND_DSTATE() (0)
static inline void trace_int_helper_clear_softint(uint32_t softint) {
    (void)softint;
}
#define TRACE_INT_HELPER_SET_SOFTINT 0
#define TRACE_INT_HELPER_SET_SOFTINT_ENABLED 0
#define TRACE_INT_HELPER_SET_SOFTINT_BACKEND_DSTATE() (0)
static inline void trace_int_helper_set_softint(uint32_t softint) {
    (void)softint;
}
#define TRACE_INT_HELPER_WRITE_SOFTINT 0
#define TRACE_INT_HELPER_WRITE_SOFTINT_ENABLED 0
#define TRACE_INT_HELPER_WRITE_SOFTINT_BACKEND_DSTATE() (0)
static inline void trace_int_helper_write_softint(uint32_t softint) {
    (void)softint;
}
#define TRACE_MMU_HELPER_DFAULT 0
#define TRACE_MMU_HELPER_DFAULT_ENABLED 0
#define TRACE_MMU_HELPER_DFAULT_BACKEND_DSTATE() (0)
static inline void trace_mmu_helper_dfault(uint64_t address, uint64_t context, int mmu_idx, uint32_t tl) {
    (void)address;
    (void)context;
    (void)mmu_idx;
    (void)tl;
}
#define TRACE_MMU_HELPER_DMISS 0
#define TRACE_MMU_HELPER_DMISS_ENABLED 0
#define TRACE_MMU_HELPER_DMISS_BACKEND_DSTATE() (0)
static inline void trace_mmu_helper_dmiss(uint64_t address, uint64_t context) {
    (void)address;
    (void)context;
}
#define TRACE_MMU_HELPER_DPROT 0
#define TRACE_MMU_HELPER_DPROT_ENABLED 0
#define TRACE_MMU_HELPER_DPROT_BACKEND_DSTATE() (0)
static inline void trace_mmu_helper_dprot(uint64_t address, uint64_t context, int mmu_idx, uint32_t tl) {
    (void)address;
    (void)context;
    (void)mmu_idx;
    (void)tl;
}
#define TRACE_MMU_HELPER_GET_PHYS_ADDR_CODE 0
#define TRACE_MMU_HELPER_GET_PHYS_ADDR_CODE_ENABLED 0
#define TRACE_MMU_HELPER_GET_PHYS_ADDR_CODE_BACKEND_DSTATE() (0)
static inline void trace_mmu_helper_get_phys_addr_code(uint32_t tl, int mmu_idx, uint64_t prim_context, uint64_t sec_context, uint64_t address) {
    (void)tl;
    (void)mmu_idx;
    (void)prim_context;
    (void)sec_context;
    (void)address;
}
#define TRACE_MMU_HELPER_GET_PHYS_ADDR_DATA 0
#define TRACE_MMU_HELPER_GET_PHYS_ADDR_DATA_ENABLED 0
#define TRACE_MMU_HELPER_GET_PHYS_ADDR_DATA_BACKEND_DSTATE() (0)
static inline void trace_mmu_helper_get_phys_addr_data(uint32_t tl, int mmu_idx, uint64_t prim_context, uint64_t sec_context, uint64_t address) {
    (void)tl;
    (void)mmu_idx;
    (void)prim_context;
    (void)sec_context;
    (void)address;
}
#define TRACE_MMU_HELPER_MMU_FAULT 0
#define TRACE_MMU_HELPER_MMU_FAULT_ENABLED 0
#define TRACE_MMU_HELPER_MMU_FAULT_BACKEND_DSTATE() (0)
static inline void trace_mmu_helper_mmu_fault(uint64_t address, uint64_t paddr, int mmu_idx, uint32_t tl, uint64_t prim_context, uint64_t sec_context) {
    (void)address;
    (void)paddr;
    (void)mmu_idx;
    (void)tl;
    (void)prim_context;
    (void)sec_context;
}
#define TRACE_MMU_HELPER_TFAULT 0
#define TRACE_MMU_HELPER_TFAULT_ENABLED 0
#define TRACE_MMU_HELPER_TFAULT_BACKEND_DSTATE() (0)
static inline void trace_mmu_helper_tfault(uint64_t address, uint64_t context) {
    (void)address;
    (void)context;
}
#define TRACE_MMU_HELPER_TMISS 0
#define TRACE_MMU_HELPER_TMISS_ENABLED 0
#define TRACE_MMU_HELPER_TMISS_BACKEND_DSTATE() (0)
static inline void trace_mmu_helper_tmiss(uint64_t address, uint64_t context) {
    (void)address;
    (void)context;
}
#define TRACE_SPARC64_CPU_CHECK_IRQS_DISABLED 0
#define TRACE_SPARC64_CPU_CHECK_IRQS_DISABLED_ENABLED 0
#define TRACE_SPARC64_CPU_CHECK_IRQS_DISABLED_BACKEND_DSTATE() (0)
static inline void trace_sparc64_cpu_check_irqs_disabled(uint32_t pil, uint32_t pil_in, uint32_t softint, int intno) {
    (void)pil;
    (void)pil_in;
    (void)softint;
    (void)intno;
}
#define TRACE_SPARC64_CPU_CHECK_IRQS_NOSET_IRQ 0
#define TRACE_SPARC64_CPU_CHECK_IRQS_NOSET_IRQ_ENABLED 0
#define TRACE_SPARC64_CPU_CHECK_IRQS_NOSET_IRQ_BACKEND_DSTATE() (0)
static inline void trace_sparc64_cpu_check_irqs_noset_irq(uint32_t tl, uint32_t tt, int intno) {
    (void)tl;
    (void)tt;
    (void)intno;
}
#define TRACE_SPARC64_CPU_CHECK_IRQS_RESET_IRQ 0
#define TRACE_SPARC64_CPU_CHECK_IRQS_RESET_IRQ_ENABLED 0
#define TRACE_SPARC64_CPU_CHECK_IRQS_RESET_IRQ_BACKEND_DSTATE() (0)
static inline void trace_sparc64_cpu_check_irqs_reset_irq(int intno) {
    (void)intno;
}
#define TRACE_SPARC64_CPU_CHECK_IRQS_SET_IRQ 0
#define TRACE_SPARC64_CPU_CHECK_IRQS_SET_IRQ_ENABLED 0
#define TRACE_SPARC64_CPU_CHECK_IRQS_SET_IRQ_BACKEND_DSTATE() (0)
static inline void trace_sparc64_cpu_check_irqs_set_irq(unsigned int i, int old, int new) {
    (void)i;
    (void)old;
    (void)new;
}
#define TRACE_SUN4M_CPU_INTERRUPT 0
#define TRACE_SUN4M_CPU_INTERRUPT_ENABLED 0
#define TRACE_SUN4M_CPU_INTERRUPT_BACKEND_DSTATE() (0)
static inline void trace_sun4m_cpu_interrupt(unsigned int level) {
    (void)level;
}
#define TRACE_SUN4M_CPU_RESET_INTERRUPT 0
#define TRACE_SUN4M_CPU_RESET_INTERRUPT_ENABLED 0
#define TRACE_SUN4M_CPU_RESET_INTERRUPT_BACKEND_DSTATE() (0)
static inline void trace_sun4m_cpu_reset_interrupt(unsigned int level) {
    (void)level;
}
#define TRACE_WIN_HELPER_DONE 0
#define TRACE_WIN_HELPER_DONE_ENABLED 0
#define TRACE_WIN_HELPER_DONE_BACKEND_DSTATE() (0)
static inline void trace_win_helper_done(uint32_t tl) {
    (void)tl;
}
#define TRACE_WIN_HELPER_GREGSET_ERROR 0
#define TRACE_WIN_HELPER_GREGSET_ERROR_ENABLED 0
#define TRACE_WIN_HELPER_GREGSET_ERROR_BACKEND_DSTATE() (0)
static inline void trace_win_helper_gregset_error(uint32_t pstate) {
    (void)pstate;
}
#define TRACE_WIN_HELPER_NO_SWITCH_PSTATE 0
#define TRACE_WIN_HELPER_NO_SWITCH_PSTATE_ENABLED 0
#define TRACE_WIN_HELPER_NO_SWITCH_PSTATE_BACKEND_DSTATE() (0)
static inline void trace_win_helper_no_switch_pstate(uint32_t new_pstate_regs) {
    (void)new_pstate_regs;
}
#define TRACE_WIN_HELPER_RETRY 0
#define TRACE_WIN_HELPER_RETRY_ENABLED 0
#define TRACE_WIN_HELPER_RETRY_BACKEND_DSTATE() (0)
static inline void trace_win_helper_retry(uint32_t tl) {
    (void)tl;
}
#define TRACE_WIN_HELPER_SWITCH_PSTATE 0
#define TRACE_WIN_HELPER_SWITCH_PSTATE_ENABLED 0
#define TRACE_WIN_HELPER_SWITCH_PSTATE_BACKEND_DSTATE() (0)
static inline void trace_win_helper_switch_pstate(uint32_t pstate_regs, uint32_t new_pstate_regs) {
    (void)pstate_regs;
    (void)new_pstate_regs;
}
#define TRACE_WIN_HELPER_WRPIL 0
#define TRACE_WIN_HELPER_WRPIL_ENABLED 0
#define TRACE_WIN_HELPER_WRPIL_BACKEND_DSTATE() (0)
static inline void trace_win_helper_wrpil(uint32_t psrpil, uint32_t new_pil) {
    (void)psrpil;
    (void)new_pil;
}

#endif