# Reading pref.tcl
# do Router1x3_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/Sahil/Desktop/Maven/Project/Router_1x3_Design {C:/Users/Sahil/Desktop/Maven/Project/Router_1x3_Design/router_fifo_design.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:51:34 on Dec 01,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Sahil/Desktop/Maven/Project/Router_1x3_Design" C:/Users/Sahil/Desktop/Maven/Project/Router_1x3_Design/router_fifo_design.v 
# -- Compiling module router_fifo_design
# 
# Top level modules:
# 	router_fifo_design
# End time: 17:51:35 on Dec 01,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Sahil/Desktop/Maven/Project/Router_1x3_Design {C:/Users/Sahil/Desktop/Maven/Project/Router_1x3_Design/Router1x3.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:51:35 on Dec 01,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Sahil/Desktop/Maven/Project/Router_1x3_Design" C:/Users/Sahil/Desktop/Maven/Project/Router_1x3_Design/Router1x3.v 
# -- Compiling module Router1x3
# 
# Top level modules:
# 	Router1x3
# End time: 17:51:35 on Dec 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Sahil/Desktop/Maven/Project/Router_1x3_Design {C:/Users/Sahil/Desktop/Maven/Project/Router_1x3_Design/router_synchronizer.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:51:35 on Dec 01,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Sahil/Desktop/Maven/Project/Router_1x3_Design" C:/Users/Sahil/Desktop/Maven/Project/Router_1x3_Design/router_synchronizer.v 
# -- Compiling module router_synchronizer
# 
# Top level modules:
# 	router_synchronizer
# End time: 17:51:36 on Dec 01,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Sahil/Desktop/Maven/Project/Router_1x3_Design {C:/Users/Sahil/Desktop/Maven/Project/Router_1x3_Design/router_fsm.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:51:36 on Dec 01,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Sahil/Desktop/Maven/Project/Router_1x3_Design" C:/Users/Sahil/Desktop/Maven/Project/Router_1x3_Design/router_fsm.v 
# -- Compiling module router_fsm
# 
# Top level modules:
# 	router_fsm
# End time: 17:51:36 on Dec 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Sahil/Desktop/Maven/Project/Router_1x3_Design {C:/Users/Sahil/Desktop/Maven/Project/Router_1x3_Design/router_register.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:51:36 on Dec 01,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Sahil/Desktop/Maven/Project/Router_1x3_Design" C:/Users/Sahil/Desktop/Maven/Project/Router_1x3_Design/router_register.v 
# -- Compiling module router_register
# 
# Top level modules:
# 	router_register
# End time: 17:51:36 on Dec 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/Sahil/Desktop/Maven/Project/Router_1x3_Design {C:/Users/Sahil/Desktop/Maven/Project/Router_1x3_Design/Router1x3_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:51:36 on Dec 01,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Sahil/Desktop/Maven/Project/Router_1x3_Design" C:/Users/Sahil/Desktop/Maven/Project/Router_1x3_Design/Router1x3_tb.v 
# -- Compiling module Router1x3_tb
# 
# Top level modules:
# 	Router1x3_tb
# End time: 17:51:36 on Dec 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L maxv_ver -L rtl_work -L work -voptargs="+acc"  Router1x3_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L maxv_ver -L rtl_work -L work -voptargs=""+acc"" Router1x3_tb 
# Start time: 17:51:36 on Dec 01,2024
# Loading work.Router1x3_tb
# Loading work.Router1x3
# Loading work.router_fifo_design
# Loading work.router_fsm
# Loading work.router_synchronizer
# Loading work.router_register
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: $finish    : C:/Users/Sahil/Desktop/Maven/Project/Router_1x3_Design/Router1x3_tb.v(214)
#    Time: 2010 ps  Iteration: 0  Instance: /Router1x3_tb
# 1
# Break in Module Router1x3_tb at C:/Users/Sahil/Desktop/Maven/Project/Router_1x3_Design/Router1x3_tb.v line 214
# End time: 18:14:30 on Dec 01,2024, Elapsed time: 0:22:54
# Errors: 0, Warnings: 0
