{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1719012465302 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1719012465302 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 22 06:27:45 2024 " "Processing started: Sat Jun 22 06:27:45 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1719012465302 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719012465302 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off asf -c asf " "Command: quartus_map --read_settings_files=on --write_settings_files=off asf -c asf" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719012465302 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1719012465605 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1719012465605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wb_module_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file wb_module_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 WB_module_tb " "Found entity 1: WB_module_tb" {  } { { "WB_module_tb.v" "" { Text "C:/Users/phuoc/Downloads/RISCV-32I-Single-Cycle-Processor/WB_module_tb.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719012472431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719012472431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wb_module.v 1 1 " "Found 1 design units, including 1 entities, in source file wb_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 WB_module " "Found entity 1: WB_module" {  } { { "WB_module.v" "" { Text "C:/Users/phuoc/Downloads/RISCV-32I-Single-Cycle-Processor/WB_module.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719012472433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719012472433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "single_cycle_top_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file single_cycle_top_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 single_cycle_top_tb " "Found entity 1: single_cycle_top_tb" {  } { { "single_cycle_top_tb.v" "" { Text "C:/Users/phuoc/Downloads/RISCV-32I-Single-Cycle-Processor/single_cycle_top_tb.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719012472434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719012472434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "single_cycle_top.v 1 1 " "Found 1 design units, including 1 entities, in source file single_cycle_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 single_cycle_top " "Found entity 1: single_cycle_top" {  } { { "single_cycle_top.v" "" { Text "C:/Users/phuoc/Downloads/RISCV-32I-Single-Cycle-Processor/single_cycle_top.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719012472436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719012472436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "single_cycle_datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file single_cycle_datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 single_cycle_datapath " "Found entity 1: single_cycle_datapath" {  } { { "single_cycle_datapath.v" "" { Text "C:/Users/phuoc/Downloads/RISCV-32I-Single-Cycle-Processor/single_cycle_datapath.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719012472437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719012472437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_file.v 1 1 " "Found 1 design units, including 1 entities, in source file reg_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 Reg_file " "Found entity 1: Reg_file" {  } { { "Reg_file.v" "" { Text "C:/Users/phuoc/Downloads/RISCV-32I-Single-Cycle-Processor/Reg_file.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719012472438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719012472438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file pc_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 pc_adder " "Found entity 1: pc_adder" {  } { { "pc_adder.v" "" { Text "C:/Users/phuoc/Downloads/RISCV-32I-Single-Cycle-Processor/pc_adder.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719012472440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719012472440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.v 1 1 " "Found 1 design units, including 1 entities, in source file pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.v" "" { Text "C:/Users/phuoc/Downloads/RISCV-32I-Single-Cycle-Processor/PC.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719012472441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719012472441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux3_1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux3_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux3_1 " "Found entity 1: mux3_1" {  } { { "mux3_1.v" "" { Text "C:/Users/phuoc/Downloads/RISCV-32I-Single-Cycle-Processor/mux3_1.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719012472442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719012472442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2_1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2_1 " "Found entity 1: mux2_1" {  } { { "mux2_1.v" "" { Text "C:/Users/phuoc/Downloads/RISCV-32I-Single-Cycle-Processor/mux2_1.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719012472443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719012472443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic_control_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file logic_control_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 logic_control_tb " "Found entity 1: logic_control_tb" {  } { { "logic_control_tb.v" "" { Text "C:/Users/phuoc/Downloads/RISCV-32I-Single-Cycle-Processor/logic_control_tb.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719012472445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719012472445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instr_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file instr_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 Instr_mem " "Found entity 1: Instr_mem" {  } { { "Instr_mem.v" "" { Text "C:/Users/phuoc/Downloads/RISCV-32I-Single-Cycle-Processor/Instr_mem.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719012472446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719012472446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imm_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file imm_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 Imm_gen " "Found entity 1: Imm_gen" {  } { { "Imm_gen.v" "" { Text "C:/Users/phuoc/Downloads/RISCV-32I-Single-Cycle-Processor/Imm_gen.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719012472448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719012472448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "if_module_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file if_module_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 IF_module_tb " "Found entity 1: IF_module_tb" {  } { { "IF_module_tb.v" "" { Text "C:/Users/phuoc/Downloads/RISCV-32I-Single-Cycle-Processor/IF_module_tb.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719012472449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719012472449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "if_module.v 1 1 " "Found 1 design units, including 1 entities, in source file if_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 IF_module " "Found entity 1: IF_module" {  } { { "IF_module.v" "" { Text "C:/Users/phuoc/Downloads/RISCV-32I-Single-Cycle-Processor/IF_module.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719012472450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719012472450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "id_module_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file id_module_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 ID_module_tb " "Found entity 1: ID_module_tb" {  } { { "ID_module_tb.v" "" { Text "C:/Users/phuoc/Downloads/RISCV-32I-Single-Cycle-Processor/ID_module_tb.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719012472451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719012472451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "id_module.v 1 1 " "Found 1 design units, including 1 entities, in source file id_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 ID_module " "Found entity 1: ID_module" {  } { { "ID_module.v" "" { Text "C:/Users/phuoc/Downloads/RISCV-32I-Single-Cycle-Processor/ID_module.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719012472453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719012472453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex_module_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file ex_module_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 EX_module_tb " "Found entity 1: EX_module_tb" {  } { { "EX_module_tb.v" "" { Text "C:/Users/phuoc/Downloads/RISCV-32I-Single-Cycle-Processor/EX_module_tb.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719012472454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719012472454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex_module.v 1 1 " "Found 1 design units, including 1 entities, in source file ex_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 EX_module " "Found entity 1: EX_module" {  } { { "EX_module.v" "" { Text "C:/Users/phuoc/Downloads/RISCV-32I-Single-Cycle-Processor/EX_module.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719012472455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719012472455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file data_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 Data_mem " "Found entity 1: Data_mem" {  } { { "Data_mem.v" "" { Text "C:/Users/phuoc/Downloads/RISCV-32I-Single-Cycle-Processor/Data_mem.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719012472457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719012472457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file control_unit_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_unit_tb " "Found entity 1: control_unit_tb" {  } { { "control_unit_tb.v" "" { Text "C:/Users/phuoc/Downloads/RISCV-32I-Single-Cycle-Processor/control_unit_tb.v" 190 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719012472459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719012472459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file control_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "control_unit.v" "" { Text "C:/Users/phuoc/Downloads/RISCV-32I-Single-Cycle-Processor/control_unit.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719012472460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719012472460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_logic.v 1 1 " "Found 1 design units, including 1 entities, in source file control_logic.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_logic " "Found entity 1: control_logic" {  } { { "control_logic.v" "" { Text "C:/Users/phuoc/Downloads/RISCV-32I-Single-Cycle-Processor/control_logic.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719012472461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719012472461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "branch_control.v 1 1 " "Found 1 design units, including 1 entities, in source file branch_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 Branch_control " "Found entity 1: Branch_control" {  } { { "Branch_control.v" "" { Text "C:/Users/phuoc/Downloads/RISCV-32I-Single-Cycle-Processor/Branch_control.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719012472463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719012472463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "branch_comp_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file branch_comp_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 branch_comp_tb " "Found entity 1: branch_comp_tb" {  } { { "branch_comp_tb.v" "" { Text "C:/Users/phuoc/Downloads/RISCV-32I-Single-Cycle-Processor/branch_comp_tb.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719012472464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719012472464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "branch_comp.v 1 1 " "Found 1 design units, including 1 entities, in source file branch_comp.v" { { "Info" "ISGN_ENTITY_NAME" "1 branch_comp " "Found entity 1: branch_comp" {  } { { "branch_comp.v" "" { Text "C:/Users/phuoc/Downloads/RISCV-32I-Single-Cycle-Processor/branch_comp.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719012472465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719012472465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_tb " "Found entity 1: ALU_tb" {  } { { "ALU_tb.v" "" { Text "C:/Users/phuoc/Downloads/RISCV-32I-Single-Cycle-Processor/ALU_tb.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719012472467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719012472467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_decoder_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_decoder_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_decoder_tb " "Found entity 1: ALU_decoder_tb" {  } { { "ALU_decoder_tb.v" "" { Text "C:/Users/phuoc/Downloads/RISCV-32I-Single-Cycle-Processor/ALU_decoder_tb.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719012472468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719012472468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_decoder " "Found entity 1: ALU_decoder" {  } { { "ALU_decoder.v" "" { Text "C:/Users/phuoc/Downloads/RISCV-32I-Single-Cycle-Processor/ALU_decoder.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719012472470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719012472470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "C:/Users/phuoc/Downloads/RISCV-32I-Single-Cycle-Processor/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719012472471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719012472471 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "DataB_w EX_module_tb.v(244) " "Verilog HDL Implicit Net warning at EX_module_tb.v(244): created implicit net for \"DataB_w\"" {  } { { "EX_module_tb.v" "" { Text "C:/Users/phuoc/Downloads/RISCV-32I-Single-Cycle-Processor/EX_module_tb.v" 244 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719012472471 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "single_cycle_datapath " "Elaborating entity \"single_cycle_datapath\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1719012472502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IF_module IF_module:fetch " "Elaborating entity \"IF_module\" for hierarchy \"IF_module:fetch\"" {  } { { "single_cycle_datapath.v" "fetch" { Text "C:/Users/phuoc/Downloads/RISCV-32I-Single-Cycle-Processor/single_cycle_datapath.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719012472504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC IF_module:fetch\|PC:p_c " "Elaborating entity \"PC\" for hierarchy \"IF_module:fetch\|PC:p_c\"" {  } { { "IF_module.v" "p_c" { Text "C:/Users/phuoc/Downloads/RISCV-32I-Single-Cycle-Processor/IF_module.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719012472505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc_adder IF_module:fetch\|pc_adder:PC_adder " "Elaborating entity \"pc_adder\" for hierarchy \"IF_module:fetch\|pc_adder:PC_adder\"" {  } { { "IF_module.v" "PC_adder" { Text "C:/Users/phuoc/Downloads/RISCV-32I-Single-Cycle-Processor/IF_module.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719012472506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Instr_mem IF_module:fetch\|Instr_mem:I_mem " "Elaborating entity \"Instr_mem\" for hierarchy \"IF_module:fetch\|Instr_mem:I_mem\"" {  } { { "IF_module.v" "I_mem" { Text "C:/Users/phuoc/Downloads/RISCV-32I-Single-Cycle-Processor/IF_module.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719012472507 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "32 0 1023 Instr_mem.v(36) " "Verilog HDL warning at Instr_mem.v(36): number of words (32) in memory file does not match the number of elements in the address range \[0:1023\]" {  } { { "Instr_mem.v" "" { Text "C:/Users/phuoc/Downloads/RISCV-32I-Single-Cycle-Processor/Instr_mem.v" 36 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1719012472508 "|single_cycle_top|single_cycle_datapath:datapath|IF_module:fetch|Instr_mem:I_mem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "IMem.data_a 0 Instr_mem.v(30) " "Net \"IMem.data_a\" at Instr_mem.v(30) has no driver or initial value, using a default initial value '0'" {  } { { "Instr_mem.v" "" { Text "C:/Users/phuoc/Downloads/RISCV-32I-Single-Cycle-Processor/Instr_mem.v" 30 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1719012472508 "|single_cycle_top|single_cycle_datapath:datapath|IF_module:fetch|Instr_mem:I_mem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "IMem.waddr_a 0 Instr_mem.v(30) " "Net \"IMem.waddr_a\" at Instr_mem.v(30) has no driver or initial value, using a default initial value '0'" {  } { { "Instr_mem.v" "" { Text "C:/Users/phuoc/Downloads/RISCV-32I-Single-Cycle-Processor/Instr_mem.v" 30 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1719012472508 "|single_cycle_top|single_cycle_datapath:datapath|IF_module:fetch|Instr_mem:I_mem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "IMem.we_a 0 Instr_mem.v(30) " "Net \"IMem.we_a\" at Instr_mem.v(30) has no driver or initial value, using a default initial value '0'" {  } { { "Instr_mem.v" "" { Text "C:/Users/phuoc/Downloads/RISCV-32I-Single-Cycle-Processor/Instr_mem.v" 30 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1719012472508 "|single_cycle_top|single_cycle_datapath:datapath|IF_module:fetch|Instr_mem:I_mem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2_1 IF_module:fetch\|mux2_1:pc_mux " "Elaborating entity \"mux2_1\" for hierarchy \"IF_module:fetch\|mux2_1:pc_mux\"" {  } { { "IF_module.v" "pc_mux" { Text "C:/Users/phuoc/Downloads/RISCV-32I-Single-Cycle-Processor/IF_module.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719012472508 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ID_module ID_module:decode " "Elaborating entity \"ID_module\" for hierarchy \"ID_module:decode\"" {  } { { "single_cycle_datapath.v" "decode" { Text "C:/Users/phuoc/Downloads/RISCV-32I-Single-Cycle-Processor/single_cycle_datapath.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719012472509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reg_file ID_module:decode\|Reg_file:reg_file " "Elaborating entity \"Reg_file\" for hierarchy \"ID_module:decode\|Reg_file:reg_file\"" {  } { { "ID_module.v" "reg_file" { Text "C:/Users/phuoc/Downloads/RISCV-32I-Single-Cycle-Processor/ID_module.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719012472510 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "31 0 31 Reg_file.v(35) " "Verilog HDL warning at Reg_file.v(35): number of words (31) in memory file does not match the number of elements in the address range \[0:31\]" {  } { { "Reg_file.v" "" { Text "C:/Users/phuoc/Downloads/RISCV-32I-Single-Cycle-Processor/Reg_file.v" 35 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1719012472511 "|single_cycle_top|single_cycle_datapath:datapath|ID_module:decode|Reg_file:reg_file"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Imm_gen ID_module:decode\|Imm_gen:imm_gen " "Elaborating entity \"Imm_gen\" for hierarchy \"ID_module:decode\|Imm_gen:imm_gen\"" {  } { { "ID_module.v" "imm_gen" { Text "C:/Users/phuoc/Downloads/RISCV-32I-Single-Cycle-Processor/ID_module.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719012472511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EX_module EX_module:execute " "Elaborating entity \"EX_module\" for hierarchy \"EX_module:execute\"" {  } { { "single_cycle_datapath.v" "execute" { Text "C:/Users/phuoc/Downloads/RISCV-32I-Single-Cycle-Processor/single_cycle_datapath.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719012472512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "branch_comp EX_module:execute\|branch_comp:br_cmp " "Elaborating entity \"branch_comp\" for hierarchy \"EX_module:execute\|branch_comp:br_cmp\"" {  } { { "EX_module.v" "br_cmp" { Text "C:/Users/phuoc/Downloads/RISCV-32I-Single-Cycle-Processor/EX_module.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719012472514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Branch_control EX_module:execute\|Branch_control:branch_ctrl " "Elaborating entity \"Branch_control\" for hierarchy \"EX_module:execute\|Branch_control:branch_ctrl\"" {  } { { "EX_module.v" "branch_ctrl" { Text "C:/Users/phuoc/Downloads/RISCV-32I-Single-Cycle-Processor/EX_module.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719012472515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU EX_module:execute\|ALU:alu " "Elaborating entity \"ALU\" for hierarchy \"EX_module:execute\|ALU:alu\"" {  } { { "EX_module.v" "alu" { Text "C:/Users/phuoc/Downloads/RISCV-32I-Single-Cycle-Processor/EX_module.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719012472515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "WB_module WB_module:writeback " "Elaborating entity \"WB_module\" for hierarchy \"WB_module:writeback\"" {  } { { "single_cycle_datapath.v" "writeback" { Text "C:/Users/phuoc/Downloads/RISCV-32I-Single-Cycle-Processor/single_cycle_datapath.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719012472517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Data_mem WB_module:writeback\|Data_mem:D_mem " "Elaborating entity \"Data_mem\" for hierarchy \"WB_module:writeback\|Data_mem:D_mem\"" {  } { { "WB_module.v" "D_mem" { Text "C:/Users/phuoc/Downloads/RISCV-32I-Single-Cycle-Processor/WB_module.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719012472518 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "32 0 1023 Data_mem.v(33) " "Verilog HDL warning at Data_mem.v(33): number of words (32) in memory file does not match the number of elements in the address range \[0:1023\]" {  } { { "Data_mem.v" "" { Text "C:/Users/phuoc/Downloads/RISCV-32I-Single-Cycle-Processor/Data_mem.v" 33 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1719012472519 "|single_cycle_top|single_cycle_datapath:datapath|WB_module:writeback|Data_mem:D_mem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux3_1 WB_module:writeback\|mux3_1:WB_mux " "Elaborating entity \"mux3_1\" for hierarchy \"WB_module:writeback\|mux3_1:WB_mux\"" {  } { { "WB_module.v" "WB_mux" { Text "C:/Users/phuoc/Downloads/RISCV-32I-Single-Cycle-Processor/WB_module.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719012472519 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "WB_module:writeback\|mux3_1:WB_mux\|out\[0\] " "Converted tri-state buffer \"WB_module:writeback\|mux3_1:WB_mux\|out\[0\]\" feeding internal logic into a wire" {  } { { "mux3_1.v" "" { Text "C:/Users/phuoc/Downloads/RISCV-32I-Single-Cycle-Processor/mux3_1.v" 26 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1719012472693 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "WB_module:writeback\|mux3_1:WB_mux\|out\[1\] " "Converted tri-state buffer \"WB_module:writeback\|mux3_1:WB_mux\|out\[1\]\" feeding internal logic into a wire" {  } { { "mux3_1.v" "" { Text "C:/Users/phuoc/Downloads/RISCV-32I-Single-Cycle-Processor/mux3_1.v" 26 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1719012472693 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "WB_module:writeback\|mux3_1:WB_mux\|out\[2\] " "Converted tri-state buffer \"WB_module:writeback\|mux3_1:WB_mux\|out\[2\]\" feeding internal logic into a wire" {  } { { "mux3_1.v" "" { Text "C:/Users/phuoc/Downloads/RISCV-32I-Single-Cycle-Processor/mux3_1.v" 26 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1719012472693 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "WB_module:writeback\|mux3_1:WB_mux\|out\[3\] " "Converted tri-state buffer \"WB_module:writeback\|mux3_1:WB_mux\|out\[3\]\" feeding internal logic into a wire" {  } { { "mux3_1.v" "" { Text "C:/Users/phuoc/Downloads/RISCV-32I-Single-Cycle-Processor/mux3_1.v" 26 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1719012472693 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "WB_module:writeback\|mux3_1:WB_mux\|out\[4\] " "Converted tri-state buffer \"WB_module:writeback\|mux3_1:WB_mux\|out\[4\]\" feeding internal logic into a wire" {  } { { "mux3_1.v" "" { Text "C:/Users/phuoc/Downloads/RISCV-32I-Single-Cycle-Processor/mux3_1.v" 26 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1719012472693 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "WB_module:writeback\|mux3_1:WB_mux\|out\[5\] " "Converted tri-state buffer \"WB_module:writeback\|mux3_1:WB_mux\|out\[5\]\" feeding internal logic into a wire" {  } { { "mux3_1.v" "" { Text "C:/Users/phuoc/Downloads/RISCV-32I-Single-Cycle-Processor/mux3_1.v" 26 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1719012472693 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "WB_module:writeback\|mux3_1:WB_mux\|out\[6\] " "Converted tri-state buffer \"WB_module:writeback\|mux3_1:WB_mux\|out\[6\]\" feeding internal logic into a wire" {  } { { "mux3_1.v" "" { Text "C:/Users/phuoc/Downloads/RISCV-32I-Single-Cycle-Processor/mux3_1.v" 26 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1719012472693 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "WB_module:writeback\|mux3_1:WB_mux\|out\[7\] " "Converted tri-state buffer \"WB_module:writeback\|mux3_1:WB_mux\|out\[7\]\" feeding internal logic into a wire" {  } { { "mux3_1.v" "" { Text "C:/Users/phuoc/Downloads/RISCV-32I-Single-Cycle-Processor/mux3_1.v" 26 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1719012472693 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "WB_module:writeback\|mux3_1:WB_mux\|out\[8\] " "Converted tri-state buffer \"WB_module:writeback\|mux3_1:WB_mux\|out\[8\]\" feeding internal logic into a wire" {  } { { "mux3_1.v" "" { Text "C:/Users/phuoc/Downloads/RISCV-32I-Single-Cycle-Processor/mux3_1.v" 26 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1719012472693 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "WB_module:writeback\|mux3_1:WB_mux\|out\[9\] " "Converted tri-state buffer \"WB_module:writeback\|mux3_1:WB_mux\|out\[9\]\" feeding internal logic into a wire" {  } { { "mux3_1.v" "" { Text "C:/Users/phuoc/Downloads/RISCV-32I-Single-Cycle-Processor/mux3_1.v" 26 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1719012472693 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "WB_module:writeback\|mux3_1:WB_mux\|out\[10\] " "Converted tri-state buffer \"WB_module:writeback\|mux3_1:WB_mux\|out\[10\]\" feeding internal logic into a wire" {  } { { "mux3_1.v" "" { Text "C:/Users/phuoc/Downloads/RISCV-32I-Single-Cycle-Processor/mux3_1.v" 26 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1719012472693 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "WB_module:writeback\|mux3_1:WB_mux\|out\[11\] " "Converted tri-state buffer \"WB_module:writeback\|mux3_1:WB_mux\|out\[11\]\" feeding internal logic into a wire" {  } { { "mux3_1.v" "" { Text "C:/Users/phuoc/Downloads/RISCV-32I-Single-Cycle-Processor/mux3_1.v" 26 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1719012472693 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "WB_module:writeback\|mux3_1:WB_mux\|out\[12\] " "Converted tri-state buffer \"WB_module:writeback\|mux3_1:WB_mux\|out\[12\]\" feeding internal logic into a wire" {  } { { "mux3_1.v" "" { Text "C:/Users/phuoc/Downloads/RISCV-32I-Single-Cycle-Processor/mux3_1.v" 26 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1719012472693 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "WB_module:writeback\|mux3_1:WB_mux\|out\[13\] " "Converted tri-state buffer \"WB_module:writeback\|mux3_1:WB_mux\|out\[13\]\" feeding internal logic into a wire" {  } { { "mux3_1.v" "" { Text "C:/Users/phuoc/Downloads/RISCV-32I-Single-Cycle-Processor/mux3_1.v" 26 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1719012472693 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "WB_module:writeback\|mux3_1:WB_mux\|out\[14\] " "Converted tri-state buffer \"WB_module:writeback\|mux3_1:WB_mux\|out\[14\]\" feeding internal logic into a wire" {  } { { "mux3_1.v" "" { Text "C:/Users/phuoc/Downloads/RISCV-32I-Single-Cycle-Processor/mux3_1.v" 26 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1719012472693 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "WB_module:writeback\|mux3_1:WB_mux\|out\[15\] " "Converted tri-state buffer \"WB_module:writeback\|mux3_1:WB_mux\|out\[15\]\" feeding internal logic into a wire" {  } { { "mux3_1.v" "" { Text "C:/Users/phuoc/Downloads/RISCV-32I-Single-Cycle-Processor/mux3_1.v" 26 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1719012472693 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "WB_module:writeback\|mux3_1:WB_mux\|out\[16\] " "Converted tri-state buffer \"WB_module:writeback\|mux3_1:WB_mux\|out\[16\]\" feeding internal logic into a wire" {  } { { "mux3_1.v" "" { Text "C:/Users/phuoc/Downloads/RISCV-32I-Single-Cycle-Processor/mux3_1.v" 26 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1719012472693 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "WB_module:writeback\|mux3_1:WB_mux\|out\[17\] " "Converted tri-state buffer \"WB_module:writeback\|mux3_1:WB_mux\|out\[17\]\" feeding internal logic into a wire" {  } { { "mux3_1.v" "" { Text "C:/Users/phuoc/Downloads/RISCV-32I-Single-Cycle-Processor/mux3_1.v" 26 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1719012472693 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "WB_module:writeback\|mux3_1:WB_mux\|out\[18\] " "Converted tri-state buffer \"WB_module:writeback\|mux3_1:WB_mux\|out\[18\]\" feeding internal logic into a wire" {  } { { "mux3_1.v" "" { Text "C:/Users/phuoc/Downloads/RISCV-32I-Single-Cycle-Processor/mux3_1.v" 26 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1719012472693 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "WB_module:writeback\|mux3_1:WB_mux\|out\[19\] " "Converted tri-state buffer \"WB_module:writeback\|mux3_1:WB_mux\|out\[19\]\" feeding internal logic into a wire" {  } { { "mux3_1.v" "" { Text "C:/Users/phuoc/Downloads/RISCV-32I-Single-Cycle-Processor/mux3_1.v" 26 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1719012472693 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "WB_module:writeback\|mux3_1:WB_mux\|out\[20\] " "Converted tri-state buffer \"WB_module:writeback\|mux3_1:WB_mux\|out\[20\]\" feeding internal logic into a wire" {  } { { "mux3_1.v" "" { Text "C:/Users/phuoc/Downloads/RISCV-32I-Single-Cycle-Processor/mux3_1.v" 26 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1719012472693 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "WB_module:writeback\|mux3_1:WB_mux\|out\[21\] " "Converted tri-state buffer \"WB_module:writeback\|mux3_1:WB_mux\|out\[21\]\" feeding internal logic into a wire" {  } { { "mux3_1.v" "" { Text "C:/Users/phuoc/Downloads/RISCV-32I-Single-Cycle-Processor/mux3_1.v" 26 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1719012472693 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "WB_module:writeback\|mux3_1:WB_mux\|out\[22\] " "Converted tri-state buffer \"WB_module:writeback\|mux3_1:WB_mux\|out\[22\]\" feeding internal logic into a wire" {  } { { "mux3_1.v" "" { Text "C:/Users/phuoc/Downloads/RISCV-32I-Single-Cycle-Processor/mux3_1.v" 26 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1719012472693 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "WB_module:writeback\|mux3_1:WB_mux\|out\[23\] " "Converted tri-state buffer \"WB_module:writeback\|mux3_1:WB_mux\|out\[23\]\" feeding internal logic into a wire" {  } { { "mux3_1.v" "" { Text "C:/Users/phuoc/Downloads/RISCV-32I-Single-Cycle-Processor/mux3_1.v" 26 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1719012472693 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "WB_module:writeback\|mux3_1:WB_mux\|out\[24\] " "Converted tri-state buffer \"WB_module:writeback\|mux3_1:WB_mux\|out\[24\]\" feeding internal logic into a wire" {  } { { "mux3_1.v" "" { Text "C:/Users/phuoc/Downloads/RISCV-32I-Single-Cycle-Processor/mux3_1.v" 26 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1719012472693 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "WB_module:writeback\|mux3_1:WB_mux\|out\[25\] " "Converted tri-state buffer \"WB_module:writeback\|mux3_1:WB_mux\|out\[25\]\" feeding internal logic into a wire" {  } { { "mux3_1.v" "" { Text "C:/Users/phuoc/Downloads/RISCV-32I-Single-Cycle-Processor/mux3_1.v" 26 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1719012472693 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "WB_module:writeback\|mux3_1:WB_mux\|out\[26\] " "Converted tri-state buffer \"WB_module:writeback\|mux3_1:WB_mux\|out\[26\]\" feeding internal logic into a wire" {  } { { "mux3_1.v" "" { Text "C:/Users/phuoc/Downloads/RISCV-32I-Single-Cycle-Processor/mux3_1.v" 26 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1719012472693 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "WB_module:writeback\|mux3_1:WB_mux\|out\[27\] " "Converted tri-state buffer \"WB_module:writeback\|mux3_1:WB_mux\|out\[27\]\" feeding internal logic into a wire" {  } { { "mux3_1.v" "" { Text "C:/Users/phuoc/Downloads/RISCV-32I-Single-Cycle-Processor/mux3_1.v" 26 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1719012472693 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "WB_module:writeback\|mux3_1:WB_mux\|out\[28\] " "Converted tri-state buffer \"WB_module:writeback\|mux3_1:WB_mux\|out\[28\]\" feeding internal logic into a wire" {  } { { "mux3_1.v" "" { Text "C:/Users/phuoc/Downloads/RISCV-32I-Single-Cycle-Processor/mux3_1.v" 26 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1719012472693 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "WB_module:writeback\|mux3_1:WB_mux\|out\[29\] " "Converted tri-state buffer \"WB_module:writeback\|mux3_1:WB_mux\|out\[29\]\" feeding internal logic into a wire" {  } { { "mux3_1.v" "" { Text "C:/Users/phuoc/Downloads/RISCV-32I-Single-Cycle-Processor/mux3_1.v" 26 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1719012472693 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "WB_module:writeback\|mux3_1:WB_mux\|out\[30\] " "Converted tri-state buffer \"WB_module:writeback\|mux3_1:WB_mux\|out\[30\]\" feeding internal logic into a wire" {  } { { "mux3_1.v" "" { Text "C:/Users/phuoc/Downloads/RISCV-32I-Single-Cycle-Processor/mux3_1.v" 26 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1719012472693 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "WB_module:writeback\|mux3_1:WB_mux\|out\[31\] " "Converted tri-state buffer \"WB_module:writeback\|mux3_1:WB_mux\|out\[31\]\" feeding internal logic into a wire" {  } { { "mux3_1.v" "" { Text "C:/Users/phuoc/Downloads/RISCV-32I-Single-Cycle-Processor/mux3_1.v" 26 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1719012472693 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1719012472693 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "ID_module:decode\|Reg_file:reg_file\|reg_file " "RAM logic \"ID_module:decode\|Reg_file:reg_file\|reg_file\" is uninferred due to asynchronous read logic" {  } { { "Reg_file.v" "reg_file" { Text "C:/Users/phuoc/Downloads/RISCV-32I-Single-Cycle-Processor/Reg_file.v" 33 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1719012472788 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "WB_module:writeback\|Data_mem:D_mem\|d_mem " "RAM logic \"WB_module:writeback\|Data_mem:D_mem\|d_mem\" is uninferred due to asynchronous read logic" {  } { { "Data_mem.v" "d_mem" { Text "C:/Users/phuoc/Downloads/RISCV-32I-Single-Cycle-Processor/Data_mem.v" 31 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1719012472788 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1719012472788 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/phuoc/Downloads/RISCV-32I-Single-Cycle-Processor/db/asf.ram0_Instr_mem_8b467f24.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/phuoc/Downloads/RISCV-32I-Single-Cycle-Processor/db/asf.ram0_Instr_mem_8b467f24.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1719012472812 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/phuoc/Downloads/RISCV-32I-Single-Cycle-Processor/db/asf.ram0_Reg_file_bc24f0d2.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/phuoc/Downloads/RISCV-32I-Single-Cycle-Processor/db/asf.ram0_Reg_file_bc24f0d2.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1719012473214 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/phuoc/Downloads/RISCV-32I-Single-Cycle-Processor/db/asf.ram0_Data_mem_a776ca1f.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/phuoc/Downloads/RISCV-32I-Single-Cycle-Processor/db/asf.ram0_Data_mem_a776ca1f.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1719012473240 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Inst\[13\] GND " "Pin \"Inst\[13\]\" is stuck at GND" {  } { { "single_cycle_datapath.v" "" { Text "C:/Users/phuoc/Downloads/RISCV-32I-Single-Cycle-Processor/single_cycle_datapath.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1719012507488 "|single_cycle_datapath|Inst[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Inst\[18\] GND " "Pin \"Inst\[18\]\" is stuck at GND" {  } { { "single_cycle_datapath.v" "" { Text "C:/Users/phuoc/Downloads/RISCV-32I-Single-Cycle-Processor/single_cycle_datapath.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1719012507488 "|single_cycle_datapath|Inst[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Inst\[19\] GND " "Pin \"Inst\[19\]\" is stuck at GND" {  } { { "single_cycle_datapath.v" "" { Text "C:/Users/phuoc/Downloads/RISCV-32I-Single-Cycle-Processor/single_cycle_datapath.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1719012507488 "|single_cycle_datapath|Inst[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Inst\[25\] GND " "Pin \"Inst\[25\]\" is stuck at GND" {  } { { "single_cycle_datapath.v" "" { Text "C:/Users/phuoc/Downloads/RISCV-32I-Single-Cycle-Processor/single_cycle_datapath.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1719012507488 "|single_cycle_datapath|Inst[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Inst\[26\] GND " "Pin \"Inst\[26\]\" is stuck at GND" {  } { { "single_cycle_datapath.v" "" { Text "C:/Users/phuoc/Downloads/RISCV-32I-Single-Cycle-Processor/single_cycle_datapath.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1719012507488 "|single_cycle_datapath|Inst[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Inst\[27\] GND " "Pin \"Inst\[27\]\" is stuck at GND" {  } { { "single_cycle_datapath.v" "" { Text "C:/Users/phuoc/Downloads/RISCV-32I-Single-Cycle-Processor/single_cycle_datapath.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1719012507488 "|single_cycle_datapath|Inst[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Inst\[28\] GND " "Pin \"Inst\[28\]\" is stuck at GND" {  } { { "single_cycle_datapath.v" "" { Text "C:/Users/phuoc/Downloads/RISCV-32I-Single-Cycle-Processor/single_cycle_datapath.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1719012507488 "|single_cycle_datapath|Inst[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Inst\[29\] GND " "Pin \"Inst\[29\]\" is stuck at GND" {  } { { "single_cycle_datapath.v" "" { Text "C:/Users/phuoc/Downloads/RISCV-32I-Single-Cycle-Processor/single_cycle_datapath.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1719012507488 "|single_cycle_datapath|Inst[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Inst\[30\] GND " "Pin \"Inst\[30\]\" is stuck at GND" {  } { { "single_cycle_datapath.v" "" { Text "C:/Users/phuoc/Downloads/RISCV-32I-Single-Cycle-Processor/single_cycle_datapath.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1719012507488 "|single_cycle_datapath|Inst[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Inst\[31\] GND " "Pin \"Inst\[31\]\" is stuck at GND" {  } { { "single_cycle_datapath.v" "" { Text "C:/Users/phuoc/Downloads/RISCV-32I-Single-Cycle-Processor/single_cycle_datapath.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1719012507488 "|single_cycle_datapath|Inst[31]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1719012507488 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1719012508934 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1719012533623 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719012533623 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "58835 " "Implemented 58835 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "21 " "Implemented 21 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1719012536304 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1719012536304 ""} { "Info" "ICUT_CUT_TM_LCELLS" "58782 " "Implemented 58782 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1719012536304 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1719012536304 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 55 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 55 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5072 " "Peak virtual memory: 5072 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1719012536357 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun 22 06:28:56 2024 " "Processing ended: Sat Jun 22 06:28:56 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1719012536357 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:11 " "Elapsed time: 00:01:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1719012536357 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:12 " "Total CPU time (on all processors): 00:01:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1719012536357 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1719012536357 ""}
