[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of MCP601T-I/OT production of MICROCHIP TECHNOLOGY from the text:© 2007 Microchip Technology Inc. DS21314G-page 1MCP601/1R/2/3/4\nFeatures\n• Single-Supply: 2.7V to 6.0V\n• Rail-to-Rail Output\n• Input Range Includes Ground• Gain Bandwidth Product: 2.8 MHz (typical)\n• Unity-Gain Stable\n• Low Quiescent Current: 230 µA/amplifier (typical)• Chip Select (CS\n): MCP603 only\n• Temperature Ranges:\n- Industrial:  -40°C to +85°C- Extended:  -40°C to +125°C\n• Available in Single, Dual, and Quad\nTypical Applications\n• Portable Equipment\n• A/D Converter Driver• Photo Diode Pre-amp\n• Analog Filters\n• Data Acquisition• Notebooks and PDAs\n• Sensor Interface\nAvailable Tools\n• SPICE Macro Models\n• FilterLab® Software\n• Mindi™ Simulation Tool\n• MAPS (Microchip Advanced Part Selector)\n• Analog Demonstration and Evaluation Boards• Application NotesDescription\nThe Microchip Technology Inc. MCP601/1R/2/3/4\nfamily of low-power operat ional amplifiers (op amps)\nare offered in single (MCP601), single with Chip Select\n(CS) (MCP603), dual (MCP602), and quad (MCP604)\nconfigurations. These op amps utilize an advanced\nCMOS technology that provides low bias current, high-\nspeed operation, high open-loop gain, and rail-to-rail\noutput swing. This product offering operates with asingle supply voltage that can be as low as 2.7V, while\ndrawing 230 µA (typical) of quiescent current per\namplifier. In addition, the common mode input voltagerange goes 0.3V below ground, making these\namplifiers ideal for single-supply operation.\nThese devices are appropriate for low power, battery\noperated circuits due to the low quiescent current, forA/D convert driver amplifie rs because of their wide\nbandwidth or for anti-aliasing filters by virtue of their low\ninput bias current.\nThe MCP601, MCP602, and MCP603 are available in\nstandard 8-lead PDIP, SOIC, and TSSOP packages.\nThe MCP601 and MCP601R are also available in a\nstandard 5-lead SOT-23 package, while the MCP603 isavailable in a standard 6-lead SOT-23 package. The\nMCP604 is offered in standard 14-lead PDIP, SOIC,\nand TSSOP packages.\nThe MCP601/1R/2/3/4 family is available in the\nIndustrial and Extended tem perature ranges and has a\npower supply range of 2.7V to 6.0V.\nPackage Types  \nVIN+VIN–\nVSSVOUTVDD1\n2\n3\n48\n7\n6\n5NC\nNCNC\nVINA+VINA–\nVDD\nVINC+VSS\nVOUTCVINC–VOUTA\nVINB+VIND–VOUTD\nVOUTBVINB–VIND+ VINA+VINA–\nVSSVINB–VOUTB1\n2\n3\n48\n7\n6\n5VDD\nVINB+VOUTAMCP601\nPDIP, SOIC, TSSOPMCP604\nPDIP, SOIC, TSSOPMCP602\nPDIP, SOIC, TSSOP\nVIN+VSS\nVIN–1\n2\n35\n4VDDVOUTMCP601\nSOT23-5\nVIN+VSS\nVIN–1\n2\n36\n4VDDVOUTMCP603\nSOT23-6\nCS5VIN+VIN–\nVSSVOUTVDD1\n2\n3\n48\n7\n6\n5CS\nNCNCMCP603\nPDIP, SOIC, TSSOP\n14\n13\n121\n2\n3\n4\n5\n6\n711\n10\n9\n8\nVIN+VDD\nVIN–1\n2\n35\n4VSSVOUTMCP601R\nSOT23-52.7V to 6.0V Single Supply CMOS Op Amps\nMCP601/1R/2/3/4\nDS21314G-page 2 © 2007 Microchip Technology Inc.1.0 ELECTRICAL \nCHARACTERISTICS\nAbsolute Maximum Ratings †\nVDD–VSS........................................................................7.0V\nCurrent at Input Pins .....................................................±2 mA\nAnalog Inputs (VIN+, VIN–) ††........ VSS–1 . 0 Vt oVDD+1 . 0 V\nAll Other Inputs and Outputs ......... VSS– 0.3V to VDD+0 . 3 V\nDifference Input Voltage ...................................... |VDD–VSS|\nOutput Short Circuit Current .................................Continuous\nCurrent at Output and Supply Pins ............................±30 mAStorage Temperature....................................–65°C to +150°C\nMaximum Junction Temperature (T\nJ)..........................+150°C\nESD Protection On All Pins (HBM; MM) .............. ≥  3 kV; 200V† Notice:  Stresses above those listed under “Absolute\nMaximum Ratings” may cause permanent damage to the\ndevice. This is a stress rati ng only and functional operation of\nthe device at those or any other conditions above those\nindicated in the operational listi ngs of this specification is not\nimplied. Exposure to maximu m rating conditions for extended\nperiods may affect device reliability.\n†† See Section 4.1.2 “Input Voltage and Current Limits” .\nDC CHARACTERISTICS\nElectrical Specifications: Unless otherwise specified, TA = +25°C, VDD = +2.7V to +5.5V, VSS = GND, VCM = VDD/2,\nVOUT ≈ VDD/2, VL = VDD/2, and RL = 100 k Ω to VL, and CS  is tied low. (Refer to Figure 1-2  and Figure 1-3 ).\nParameters Sym Min Typ Max Units Conditions\nInput Offset\nInput Offset Voltage VOS -2 ±0.7 +2 mV\nIndustrial Temperature VOS -3 ±1 +3 mV TA = -40°C to +85°C (Note 1)\nExtended Temperature VOS -4.5 ±1 +4.5 mV TA = -40°C to +125°C (Note 1)\nInput Offset Temperature Drift ΔVOS/ΔTA —± 2 . 5— µ V / ° C TA = -40°C to +125°C\nPower Supply Rejection PSRR 80 88 — dB VDD = 2.7V to 5.5V\nInput Current and Impedance\nInput Bias Current IB —1— p A\nIndustrial Temperature IB —2 0 6 0 p A TA = +85°C (Note 1)\nExtended Temperature IB — 450 5000 pA TA = +125°C (Note 1)\nInput Offset Current IOS —± 1— p A\nCommon Mode Input Impedance ZCM — 1013||6 — Ω||pF\nDifferential Input Impedance ZDIFF — 1013||3 — Ω||pF\nCommon Mode\nCommon Mode Input Range VCMR VSS – 0.3 — VDD – 1.2 V\nCommon Mode Rejection Ratio CMRR 75 90 — dB VDD = 5.0V, VCM = -0.3V to 3.8V\nOpen-loop GainDC Open-loop Gain (large signal) A\nOL 100 115 — dB RL = 25 k Ω to VL,\nVOUT = 0.1V to VDD – 0.1V\nAOL 95 110 — dB RL = 5 k Ω to VL,\nVOUT = 0.1V to VDD – 0.1V\nOutput\nMaximum Output Voltage Swing VOL, VOH VSS + 15 — VDD – 20 mV RL = 25 k Ω to VL, Output overdrive = 0.5V\nVOL, VOH VSS + 45 — VDD – 60 mV RL = 5 k Ω to VL, Output overdrive = 0.5V\nLinear Output Voltage Swing VOUT VSS + 100 — VDD – 100 mV RL = 25 k Ω to VL, AOL ≥ 100 dB\nVOUT VSS + 100 — VDD – 100 mV RL = 5 k Ω to VL, AOL ≥ 95 dB\nOutput Short Circuit Current ISC —± 2 2—m A VDD = 5.5V\nISC —± 1 2—m A VDD = 2.7V\nPower SupplySupply Voltage V\nDD 2.7 — 6.0 V (Note 2)\nQuiescent Current per Amplifier IQ — 230 325 µA IO = 0\nNote 1: These specifications are not tested in either the SOT- 23 or TSSOP packages with date codes older than YYWW = 0408. \nIn these cases, the minimum and maximum va lues are by design and characterization only.\n2: All parts with date codes November 2007 and late r have been screened to ensure operation at VDD=6.0V. However, the \nother minimum and maximum specifications are measured at 1.4V and/or 5.5V.\n© 2007 Microchip Technology Inc. DS21314G-page 3MCP601/1R/2/3/4\nAC CHARACTERISTICS\nMCP603 CHIP SELECT (CS ) CHARACTERISTICS\nFIGURE 1-1: MCP603 Chip Select (CS ) \nTiming Diagram.Electrical Specifications: Unless otherwise indicated, TA = +25°C, VDD = +2.7V to +5.5V, VSS = GND, VCM = VDD/2,\nVOUT ≈ VDD/2, VL = VDD/2, and RL = 100 k Ω to VL, CL = 50 pF, and CS  is tied low. (Refer to Figure 1-2  and Figure 1-3 ).\nParameters Sym Min Typ Max Units Conditions\nFrequency Response\nGain Bandwidth Product GBWP — 2.8 — MHz\nPhase Margin PM — 50 — ° G = +1 V/V\nStep ResponseSlew Rate SR — 2.3 — V/µs G = +1 V/V\nSettling Time (0.01%) t\nsettle — 4.5 — µs G = +1 V/V, 3.8V step\nNoiseInput Noise Voltage E\nni —7 — µ VP-P f = 0.1 Hz to 10 Hz\nInput Noise Voltage Density eni —2 9 — n V / √Hz f = 1 kHz\neni —2 1 — n V / √Hz f = 10 kHz\nInput Noise Current Density ini —0 . 6 — f A / √Hz f = 1 kHz\nElectrical Specifications: Unless otherwise indicated, TA = +25°C, VDD = +2.7V to +5.5V, VSS = GND, VCM = VDD/2,\nVOUT ≈ VDD/2, VL = VDD/2, and RL = 100 k Ω to VL, CL = 50 pF, and CS  is tied low. (Refer to Figure 1-2  and Figure 1-3 ).\nParameters Sym  Min  Typ  Max Units Conditions\nCS Low Specifications\nCS Logic Threshold, Low VIL VSS — 0.2 VDD V\nCS Input Current, Low ICSL -1.0 — — µA CS  = 0.2VDD\nCS High Specifications\nCS Logic Threshold, High VIH 0.8 VDD —VDD V\nCS Input Current, High ICSH —0 . 7 2 . 0 µ A C S  = VDD\nShutdown VSS current IQ_SHDN -2.0 -0.7 — µA CS  = VDD\nAmplifier Output Leakage in Shutdown IO_SHDN —1— n A\nTiming\nCS Low to Amplifier Output Turn-on Time tON —3 . 11 0µ s C S  ≤ 0.2VDD, G = +1 V/V\nCS High to Amplifier Output High-Z Time tOFF —1 0 0—n s C S  ≥ 0.8VDD, G = +1 V/V, No load.\nHysteresis VHYST —0 . 4— V VDD = 5.0V\nCS\ntOFF\nVOUTtON\nHi-Z Hi-Z\nIDD2n A\n230 µAOutput Active\nISS -700 nA-230 µA\nCS 700 nA2n A\nCurrent(typical)\n(typical)\n(typical)(typical)\n(typical)(typical)\nMCP601/1R/2/3/4\nDS21314G-page 4 © 2007 Microchip Technology Inc.1.1 Test Circuits\nThe test circuits used for the DC and AC tests are\nshown in Figure 1-2  and Figure 1-2 . The bypass\ncapacitors are laid  out according to the rules discussed\nin Section 4.5 “Supply Bypass” .\nFIGURE 1-2: AC and DC Test Circuit for \nMost Non-Inverting Gain Conditions.\nFIGURE 1-3: AC and DC Test Circuit for \nMost Inverting Gain Conditions.TEMPERATURE CHARACTERISTICS\nElectrical Specifications: Unless otherwise indicated, VDD = +2.7V to +5.5V and VSS = GND.\nParameters Sym Min Typ Max Units Conditions\nTemperature Ranges\nSpecified Temperature Range TA -40 — +85 °C Industrial temperature parts\nTA -40 — +125 °C Extended temperature parts\nOperating Temperature Range TA -40 — +125 °C Note\nStorage Temperature Range TA -65 — +150 °C\nThermal Package Resistances\nThermal Resistance, 5L-SOT23 θJA —2 5 6— ° C / W\nThermal Resistance, 6L-SOT23 θJA —2 3 0— ° C / W\nThermal Resistance, 8L-PDIP θJA —8 5— ° C / W\nThermal Resistance, 8L-SOIC θJA —1 6 3— ° C / W\nThermal Resistance, 8L-TSSOP θJA —1 2 4— ° C / W\nThermal Resistance, 14L-PDIP θJA —7 0— ° C / W\nThermal Resistance, 14L-SOIC θJA —1 2 0— ° C / W\nThermal Resistance, 14L-TSSOP θJA —1 0 0— ° C / W\nNote: The Industrial temperature parts operate over this  extended range, but with reduced performance. The\nExtended temperature specs do not appl y to Industrial temperat ure parts. In any case, the internal Junction\ntemperature (TJ) must not exceed the absolute maximum specification of 150°C.\nVDD\nMCP60X\nRG RFRNVOUTVIN\nVDD/21µ F\nCL RL\nVL0.1 µF\nVDD\nMCP60X\nRG RFRNVOUTVDD/2\nVIN1µ F\nCL RL\nVL0.1 µF\n© 2007 Microchip Technology Inc. DS21314G-page 5MCP601/1R/2/3/4\n2.0 TYPICAL PERFORMANCE CURVES\nNote:  Unless otherwise indicated, TA = +25°C, VDD = +2.7V to +5.5V, VSS = GND, VCM = VDD/2, VOUT ≈ VDD/2,\nVL = VDD/2, RL = 100 k Ω to VL, CL = 50 pF and CS  is tied low.\nFIGURE 2-1: Open-Loop Gain, Phase vs. \nFrequency.\nFIGURE 2-2: Slew Rate vs. Temperature.\nFIGURE 2-3: Gain Bandwidth Product, \nPhase Margin vs. Temperature.FIGURE 2-4: Quiescent Current vs. \nSupply Voltage.\nFIGURE 2-5: Quiescent Current vs. \nTemperature.\nFIGURE 2-6: Input Noise Voltage Density \nvs. Frequency.Note: The graphs and tables provided following this note are a statistical summary based on a limited number of\nsamples and are provided for informational purpose s only. The performance characteristics listed herein\nare not tested or guaranteed. In so me graphs or tables, the data presented may be outside the specified\noperating range (e.g., outside specified power suppl y range) and therefore outs ide the warranted range.\n-40-20020406080100120\n1.E-\n011.E+\n001.E+\n011.E+\n021.E+\n031.E+\n041.E+\n051.E+\n061.E+\n07 Frequency (Hz)Open-Loop Gain (dB)\n-240-210-180-150-120-90-60-300\nOpen-Loop Phase (°)\n0.1 1 10 100 1k 10k 100k 1M 10MGainPhase\n0.00.51.01.52.02.53.03.5\n- 5 0 - 2 50 2 55 07 5 1 0 0 1 2 5\nAmbient Temperature (°C)Slew Rate (V/µs)Rising EdgeFalling EdgeVDD = 5.0V\n0.00.51.01.52.02.53.03.54.04.55.05.5\n-50 -25 0 25 50 75 100 125\nAmbient Temperature (°C)Gain Bandwidth Product \n(MHz)\n0102030405060708090100110\nPhase Margin, G = +1 (°)GBWP\nPM,  G = +1050100150200250300\n0.0 0.5 1.0 1.5 2.0 2.5 3.0 3.5 4.0 4.5 5.0 5.5\nSupply Voltage (V)Quiescent Current\nper Amplifier (µA)IO = 0\nTA =    -40°C\nTA =   +25°C\nTA =   +85°C\nTA = +125°C\n050100150200250300\n- 5 0 - 2 50 2 55 07 5 1 0 0 1 2 5\nAmbient Temperature (°C)Quiescent Current\nper Amplifier (µA)VDD = 2.7VVDD = 5.5VIO = 0\n1.E+011.E+021.E+031.E+04\n1.E-\n011.E+0\n01.E+0\n11.E+0\n21.E+0\n31.E+0\n41.E+0\n51.E+0\n6 Frequency (Hz)Input Noise Voltage Density \n(V/√Hz)\n0.1 1 10 100 1k 10k 100k 1M10µ\n1µ\n100n\n10n\nMCP601/1R/2/3/4\nDS21314G-page 6 © 2007 Microchip Technology Inc.Note:  Unless otherwise indicated,   TA = +25°C, VDD = +2.7V to +5.5V, VSS = GND, VCM = VDD/2, VOUT ≈ VDD/2,\nVL = VDD/2, RL = 100 k Ω to VL, CL = 50 pF and CS  is tied low.\nFIGURE 2-7: Input Offset Voltage.\nFIGURE 2-8: Input Offset Voltage vs. \nTemperature.\nFIGURE 2-9: Input Offset Voltage vs. \nCommon Mode Input Voltage with VDD = 2.7V.FIGURE 2-10: Input Offset Voltage Drift.\nFIGURE 2-11: CMRR, PSRR vs. \nTemperature.\nFIGURE 2-12: Input Offset Voltage vs. \nCommon Mode Input Voltage with VDD = 5.5V.0%2%4%6%8%10%12%14%16%\n-2.0 -1.6 -1.2 -0.8 -0.4 0.0 0.4 0.8 1.2 1.6 2.0\nInput Offset Voltage (mV)Percentage of Occurrences1200 Samples\n-0.5-0.4-0.3-0.2-0.10.00.10.20.30.40.5\n-50 -25 0 25 50 75 100 125\nAmbient Temperature (°C)Input Offset Voltage (mV)VDD = 2.7VVDD = 5.5V\n-200-1000100200300400500600700800\n-0.4\n-0.2\n0.00.20.40.60.81.0\n1.2\n1.41.61.82.0Common Mode Input Voltage (V)Input Offset Voltage (µV)VDD = 2.7V\nTA = –40°C\nTA = +25°C\nTA = +85°C\nTA = +125°C0%2%4%6%8%10%12%14%16%18%\n- 1 0 - 8 - 6 - 4 - 2 02468 1 0\nInput Offset Voltage Drift (µV/°C)Percentage of Occurrences1200 Samples\nTA = –40 to +125°C\n7580859095100\n-50 -25 0 25 50 75 100 125\nAmbient Temperature (°C)CMRR, PSRR (dB)PSRR\nCMRR\n-200-1000100200300400500600700800\n-0.5\n0.0\n0.5\n1.0\n1.52.02.5\n3.0\n3.5\n4.0\n4.55.0Common Mode Input Voltage (V)Input Offset Voltage (µV)VDD = 5.5V\nTA = –40°C\nTA = +25°C\nTA = +85°C\nTA = +125°C\n© 2007 Microchip Technology Inc. DS21314G-page 7MCP601/1R/2/3/4\nNote:  Unless otherwise indicated,   TA = +25°C, VDD = +2.7V to +5.5V, VSS = GND, VCM = VDD/2, VOUT ≈ VDD/2,\nVL = VDD/2, RL = 100 k Ω to VL, CL = 50 pF and CS  is tied low.\nFIGURE 2-13: Channel-to-Channel \nSeparation vs. Frequency.\nFIGURE 2-14: Input Bias Current, Input \nOffset Current vs. Ambient Temperature.\nFIGURE 2-15: DC Open-Loop Gain vs. \nLoad Resistance.FIGURE 2-16: CMRR, PSRR vs. \nFrequency.\nFIGURE 2-17: Input Bias Current, Input \nOffset Current vs. Common Mode Input Voltage.\nFIGURE 2-18: DC Open-Loop Gain vs. \nSupply Voltage.90100110120130140150\n1.E+03 1.E+04 1.E+05 1.E+06\nFrequency (Hz)Channel-to-Channel\nSeparation (dB)No Load\nInput Referred\n1k 10k 100k 1M\n1101001000\n25 35 45 55 65 75 85 95 105 115 125\nAmbient Temperature (°C)Input Bias and Offset \nCurrents (pA)IBVDD = 5.5V\nVCM = 4.3V \nIOS\n8090100110120\n1.E+02 1.E+03 1.E+04 1.E+05\nLoad Resistance ( Ω)DC Open-Loop Gain (dB)VDD = 2.7VVDD = 5.5V\n100 1k 10k 100k102030405060708090100\n1.E+00 1.E+01 1.E+02 1.E+03 1.E+04 1.E+05 1.E+06\nFrequency (Hz)CMRR, PSRR (dB)CMRR\nVDD = 5.0V\n11 0 0 1 0 k 1 MPSRR+\nPSRR–\n10 1k 100k\n1101001000\n0.0 0.5 1.0 1.5 2.0 2.5 3.0 3.5 4.0 4.5 5.0 5.5\nCommon Mode Input Voltage (V)Input Bias and Offset \nCurrents (pA)IB,  +85°CVDD = 5.5V\nmax. VCMR ≥ 4.3VIB,  +125°C\nIOS,  +85°CIOS,  +125°C\n8090100110120\n2.0 2.5 3.0 3.5 4.0 4.5 5.0 5.5\nPower Supply Voltage (V)DC Open-Loop Gain (dB)RL = 25 kΩ\nMCP601/1R/2/3/4\nDS21314G-page 8 © 2007 Microchip Technology Inc.Note:  Unless otherwise indicated,   TA = +25°C, VDD = +2.7V to +5.5V, VSS = GND, VCM = VDD/2, VOUT ≈ VDD/2,\nVL = VDD/2, RL = 100 k Ω to VL, CL = 50 pF and CS  is tied low.\nFIGURE 2-19: Gain Bandwidth Product, \nPhase Margin vs. Load Resistance.\nFIGURE 2-20: Output Voltage Headroom \nvs. Output Current.\nFIGURE 2-21: Maximum Output Voltage \nSwing vs. Frequency.FIGURE 2-22: DC Open-Loop Gain vs. \nTemperature.\nFIGURE 2-23: Output Voltage Headroom \nvs. Temperature.\nFIGURE 2-24: Output Short-Circuit Current \nvs. Supply Voltage.0.00.51.01.52.02.53.03.5\n1.E+02 1.E+03 1.E+04 1.E+05Load Resistance ( Ω)Gain Bandwidth Product \n(MHz)\n30405060708090100\nPhase Margin, G = +1 (°)\n100 10k 1k 100kVDD = 5.0V\nGBWP\nPM,  G = +1\n1101001,000\n0.01 0.1 1 10\nOutput Current Magnitude (mA)Output Headroom (mV); \nVDD – VOH and VOL – VSS\nVDD – VOH\nVOL – VSS\n0.1110\n1.E+04 1.E+05 1.E+06\nFrequency (Hz)Maximum Output Voltage\nSwing (VP-P)\n10k 100k 1MVDD = 5.5V\nVDD = 2.7V8090100110120130\n-50 -25 0 25 50 75 100 125\nAmbient Temperature (°C)DC Open-Loop Gain (dB)VDD = 5.5 V\nVDD = 2.7 VRL = 25 kΩ\nRL= 5 kΩ\n1101001000\n- 5 0 - 2 50 2 55 07 5 1 0 0 1 2 5\nAmbient Temperature (°C)Output Headroom (mV); \nVDD – VOH and VOL – VSS\nVDD – VOH\nRL = 25 kΩVDD = 5.5V\nRL tied to VDD/2\nVOL – VSSRL = 5 kΩ\n051015202530\n0.0 0.5 1.0 1.5 2.0 2.5 3.0 3.5 4.0 4.5 5.0 5.5\nSupply Voltage (V)Output Short Circuit Current\nMagnitude (mA)TA =    –40°C\nTA =   +25°C\nTA =   +85°C\nTA = +125°C\n© 2007 Microchip Technology Inc. DS21314G-page 9MCP601/1R/2/3/4\nNote:  Unless otherwise indicated,   TA = +25°C, VDD = +2.7V to +5.5V, VSS = GND, VCM = VDD/2, VOUT ≈ VDD/2,\nVL = VDD/2, RL = 100 k Ω to VL, CL = 50 pF and CS  is tied low.\nFIGURE 2-25: Large Signal Non-Inverting \nPulse Response.\nFIGURE 2-26: Small Signal Non-Inverting \nPulse Response.\nFIGURE 2-27: Chip Select Timing \n(MCP603).FIGURE 2-28: Large Signal Inverting Pulse \nResponse.\nFIGURE 2-29: Small Signal Inverting Pulse \nResponse.\nFIGURE 2-30: Quiescent Current Through \nVSS vs. Chip Select Voltage (MCP603).0.00.51.01.52.02.53.03.54.04.55.0\nTime (1 µs/div)Output Voltage (V)VDD = 5.0V\nG = +1\nTime (1 µs/div)Output Voltage (20 mV/div)VDD = 5.0V\nG = +1\n-0.50.00.51.01.52.02.53.03.54.04.55.05.5\nTime (5 µs/div)Output Voltage,\nChip Select Voltage (V)VDD = 5.0V\nG = +1\nVIN = 2.5V\nRL = 100 kΩ to GNDCS\nVOUT Active\nVOUT High-Z0.00.51.01.52.02.53.03.54.04.55.0\nTime (1 µs/div)Output Voltage (V)VDD = 5.0V\nG = –1\nTime (1 µs/div)Output Voltage (20 mV/div)VDD = 5.0V\nG = –1\n-800-700-600-500-400-300-200-1000\n0.0 0.5 1.0 1.5 2.0 2.5 3.0 3.5 4.0 4.5 5.0 5.5\nChip Select Voltage (V)Quiescent Current\nthrough VSS (µA)VDD = 5.5V\nMCP601/1R/2/3/4\nDS21314G-page 10 © 2007 Microchip Technology Inc.Note:  Unless otherwise indicated,   TA = +25°C, VDD = +2.7V to +5.5V, VSS = GND, VCM = VDD/2, VOUT ≈ VDD/2,\nVL = VDD/2, RL = 100 k Ω to VL, CL = 50 pF and CS  is tied low.\nFIGURE 2-31: Chip Select Pin Input \nCurrent vs. Chip Select Voltage.\nFIGURE 2-32: Hysteresis of Chip Select’s \nInternal Switch.FIGURE 2-33: The MCP601/1R/2/3/4 \nfamily of op amps shows no phase reversal under input overdrive.\nFIGURE 2-34: Measured Input Current vs. \nInput Voltage (below V\nSS).0.00.10.20.30.40.50.60.70.8\n0.0 0.5 1.0 1.5 2.0 2.5 3.0 3.5 4.0 4.5 5.0 5.5\nChip Select Voltage (V)Chip Select Pin Current (µA)VDD = 5.5V\n0.00.51.01.52.02.53.0\n0 . 00 . 51 . 01 . 52 . 02 . 53 . 03 . 54 . 04 . 55 . 0\nChip Select Voltage (V)Internal Chip Select Switch\nOutput Voltage (V)VDD = 5.0V\nAmplifier Hi-ZAmplifier On\nCS Hi to Low CS Low to Hi-10123456\nTime (5 µs/div)Input and Output Voltages (V)VDD = +5.0V\nG = +2\nVIN\nVOUT\n1.E-121.E-111.E-101.E-091.E-081.E-071.E-061.E-051.E-041.E-031.E-02\n-1.0 -0.9 -0.8 -0.7 -0.6 -0.5 -0.4 -0.3 -0.2 -0.1 0.0\nInput Voltage (V)Input Current Magnitude (A)+125°C\n+85°C\n+25°C\n-40°C10m\n1m\n100µ\n10µ\n1µ\n100n\n10n\n1n\n100p\n10p\n1p\n© 2007 Microchip Technology Inc. DS21314G-page 11MCP601/1R/2/3/4\n3.0 PIN DESCRIPTIONS\nDescriptions of the pins are listed in Table 3-1  (single op amps) and Table 3-2  (dual and quad op amps).\nTABLE 3-1: PIN FUNCTION TABLE FOR SINGLE OP AMPS\nTABLE 3-2: PIN FUNCTION TABLE FOR DUAL AND QUAD OP AMPS\n3.1 Analog Outputs\nThe op amp output pins are low-impedance voltage\nsources.\n3.2 Analog Inputs\nThe op amp non-inverting and inverting inputs are high-\nimpedance CMOS inputs with low bias currents.\n3.3 Chip Select Digital Input\nThis is a CMOS, Schmitt-triggered input that places the\npart into a low power mode of operation.3.4 Power Supply Pins\nThe positive power supply pin (VDD) is 2.5V to 6.0V\nhigher than the negative power supply pin (VSS). For\nnormal operation, the other pins are at voltages\nbetween VSS and VDD.\nTypically, these parts are used in a single (positive)\nsupply configuration. In this case, VSS is connected to\nground and VDD is connected to the supply. VDD will\nneed bypass capacitors.MCP601 MCP601R MCP603\nSymbol DescriptionPDIP, SOIC,\nTSSOPSOT-23-5SOT-23-5\n(Note 1)SOT-23-6PDIP, SOIC, \nTSSOP\n61 1 6 6 VOUT Analog Output\n24 4 2 2 VIN– Inverting Input\n33 3 3 3 VIN+ Non-inverting Input\n75 2 7 7 VDD Positive Power Supply\n42 5 4 4 VSS Negative Power Supply\n—— — 8 8 C S Chip Select\n1, 5, 8 — — 1, 5 1 NC No Internal Connection\nNote 1: The MCP601R is only available in the 5-pin SOT-23 package.\nMCP602 MCP604\nSymbol DescriptionPDIP, SOIC, \nTSSOPPDIP, SOIC, \nTSSOP\n11 VOUTA Analog Output (op amp A)\n22 VINA– Inverting Input (op amp A)\n33 VINA+ Non-inverting Input (op amp A)\n84 VDD Positive Power Supply\n55 VINB+ Non-inverting Input (op amp B)\n66 VINB– Inverting Input (op amp B)\n77 VOUTB Analog Output (op amp B)\n—8 VOUTC Analog Output (op amp C)\n—9 VINC– Inverting Input (op amp C)\n—1 0 VINC+ Non-inverting Input (op amp C)\n41 1 VSS Negative Power Supply\n—1 2 VIND+ Non-inverting Input (op amp D)\n—1 3 VIND– Inverting Input (op amp D)\n—1 4 VOUTD Analog Output (op amp D)\nMCP601/1R/2/3/4\nDS21314G-page 12 © 2007 Microchip Technology Inc.4.0 APPLICATIONS INFORMATION\nThe MCP601/1R/2/3/4 family of op amps are fabricated\non Microchip’s state-of-the-art CMOS process. They\nare unity-gain stable and suitable for a wide range of\ngeneral purpose applications.\n4.1 Inputs\n4.1.1 PHASE REVERSAL\nThe MCP601/1R/2/3/4 op amp is designed to preventphase reversal when the input pins exceed the supply\nvoltages. Figure 2-34  shows the input voltage\nexceeding the supply voltage without any phasereversal.\n4.1.2 INPUT VOLTAGE AND CURRENT \nLIMITS\nThe ESD protection on the inputs can be depicted as\nshown in Figure 4-1 . This structure was chosen to\nprotect the input transistors, and to minimize input biascurrent (I\nB). The input ESD diodes clamp the inputs\nwhen they try to go more than one diode drop below\nVSS. They also clamp any voltages that go too far\nabove VDD; their breakdown voltage is high enough to\nallow normal operation, and low enough to bypass\nquick ESD events within the specified limits.\nFIGURE 4-1: Simplified Analog Input ESD \nStructures.\nIn order to prevent damage and/or improper operation\nof these op amps, the circuit they are in must limit thecurrents and voltages at the V\nIN+ and VIN– pins (see\nAbsolute Maxi mum Ratings †  at the beginning of\nSection 1.0 “Electri cal Characteristics” ). Figure 4-2\nshows the recommended approach to protecting these\ninputs. The internal ESD diodes prevent the input pins\n(VIN+ and VIN–) from going too far below ground, and\nthe resistors R1 and R2 limit the possible current drawn\nout of the input pins. Diodes D1 and D2 prevent the\ninput pins (VIN+ and VIN–) from going too far above\nVDD, and dump any currents onto VDD. When\nimplemented as shown, resistors R1 and R2 also limit\nthe current through D1 and D2.FIGURE 4-2: Protecting the Analog \nInputs.\nIt is also possible to connect the diodes to the left of\nresistors R1 and R2. In this case, current through the\ndiodes D1 and D2 needs to be limited by some other\nmechanism. The resistors th en serve as in-rush current\nlimiters; the DC current into the input pins (VIN+ and\nVIN–) should be very small.\nA significant amount of current can flow out of the\ninputs  when the common mode voltage (VCM) is below\nground (VSS); see Figure 2-34 . Applications that are\nhigh impedance may need to limit the useable voltage\nrange.\n4.1.3 NORMAL OPERATION\nThe Common Mode Input Voltage Range (VCMR)\nincludes ground in si ngle-supply systems (VSS), but\ndoes not include VDD. This means that the amplifier\ninput behaves linearly as long as the Common Mode\nInput Voltage (VCM) is kept within the specified VCMR\nlimits (VSS–0.3V to VDD–1.2V at +25°C).\nFigure 4-3  shows a unity gain buffer. Since VOUT is the\nsame voltage as the inverting input, VOUT must be kept\nbelow VDD–1.2V for correct operation.\nFIGURE 4-3: Unity Gain Buffer has a \nLimited VOUT Range.Bond\nPad\nBond\nPad\nBond\nPadVDD\nVIN+\nVSSInput\nStageBond\nPadVIN–V1\nMCP60XR1VDD\nD1\nR1>VSS– (minimum expected V1)\n2m A\nR2>VSS– (minimum expected V2)\n2m AV2\nR2D2\nR3\nMCP60X VOUT+\n–VIN\n© 2007 Microchip Technology Inc. DS21314G-page 13MCP601/1R/2/3/4\n4.2 Rail-to-Rail Output\nThere are two specifications that describe the output\nswing capability of the MCP601/1R/2/3/4 family of op\namps. The first specificati on (Maximum Output Voltage\nSwing) defines the absolute  maximum swing that can\nbe achieved under the specified load conditions. For\ninstance, the output voltage swings to within 15 mV of\nthe negative rail with a 25 k Ω load to VDD/2. Figure 2-33\nshows how the output voltage is limited when the inputgoes beyond the linear region of operation.\nThe second specification that describes the output\nswing capability of these amp lifiers is the Linear Output\nVoltage Swing. This specification defines the maximumoutput swing that can be achi eved while the amplifier is\nstill operating in its linear region. To verify linear\noperation in this range, the large signal (DC Open-LoopGain (A\nOL)) is measured at points 100 mV inside the\nsupply rails. The measurement must exceed the\nspecified gains in the specification table.\n4.3 MCP603 Chip Select\nThe MCP603 is a single amplifier with Chip Select(CS\n). When CS  is pulled high, the supply current drops\nto -0.7 µA (typ.), which is pulled through the CS  pin to\nVSS. When this happens, the amplifier output is put into\na high-impedance state. Pulling CS  low enables the\namplifier. \nThe CS  pin has an internal 5 M Ω (typical) pull-down\nresistor connected to VSS, so it will go low if the CS  pin\nis left floating. Figure 1-1  is the Chip Select timing\ndiagram and shows the output voltage, supply currents,\nand CS current in response to a CS  pulse. Figure 2-27\nshows the measured output voltage response to a CS\npulse.\n4.4 Capacitive Loads\nDriving large capacitive loads can cause stabilityproblems for voltage feedback op amps. As the loadcapacitance increases, the feedback loop’s phase\nmargin decreases and the closed-loop bandwidth is\nreduced. This produces gain  peaking in the frequency\nresponse with overshoot and ringing in the step\nresponse.\nWhen driving large capacitive loads with these op\namps (e.g., > 40 pF when G = +1), a small seriesresistor at the output (R\nISO in Figure 4-4 ) improves the\nfeedback loop’s phase margin (stability) by making the\noutput load resistive at higher frequencies. Thebandwidth will be generally lower than the bandwidth\nwith no capacitive load.FIGURE 4-4: Output resistor RISO \nstabilizes large capacitive loads.\nFigure 4-5  gives recommended RISO values for\ndifferent capacitive loads and gains. The x-axis is thenormalized load capacitance (C\nL/GN) in order to make\nit easier to interpret the plot for arbitrary gains. GN is the\ncircuit’s noise gain. For non-inverting gains, GN and the\ngain are equal. For inverting gains, GN = 1 + |Gain|\n(e.g., -1 V/V gives GN = +2 V/V).\nFIGURE 4-5: Recommended RISO values \nfor capacitive loads.\nOnce you have selected RISO for your circuit, double-\ncheck the resulting frequency response peaking and\nstep response overshoot in y our circuit. Evaluation on\nthe bench and simulations with the MCP601/1R/2/3/4\nSPICE macro model are very helpful. Modify RISO’s\nvalue until the response is reasonable.\n4.5 Supply Bypass\nWith this family of op amps, the power supply pin (VDD\nfor single-supply) should have a local bypass capacitor\n(i.e., 0.01 µF to 0.1 µF) within 2 mm for good high-\nfrequency performance. It also needs a bulk capacitor(i.e., 1 µF or larger) within 100 mm to provide large,\nslow currents. This bulk capacitor can be shared with\nnearby analog parts.MCP60XRISO\nVOUT\nCL\nRF RG+\n–\nNormalized Load Capacitance;\nCL / GN (F)Recommended RISO (Ω)\n10p 100p 1n 10n101001k\nGN = +1\nGN ≥ +2\nMCP601/1R/2/3/4\nDS21314G-page 14 © 2007 Microchip Technology Inc.4.6 Unused Op Amps\nAn unused op amp in a quad package (MCP604)\nshould be configured as shown in Figure 4-6 . These\ncircuits prevent the output from toggling and causingcrosstalk. Circuits A sets the op amp at its minimum\nnoise gain. The resistor divider produces any desired\nreference voltage within the ou tput voltage range of the\nop amp; the op amp buffers that reference voltage.\nCircuit B uses the minimum number of componentsand operates as a comparator, but it may draw more\ncurrent.\nFIGURE 4-6: Unused Op Amps.\n4.7 PCB Surface Leakage\nIn applications where low input  bias current is critical,\nprinted circuit board (PCB) surface leakage effects\nneed to be considered. Surface leakage is caused byhumidity, dust or other contamination on the board.\nUnder low humidity conditions, a typical resistance\nbetween nearby traces is 10\n12Ω. A 5V difference\nwould cause 5 pA of current to flow. This is greater\nthan the MCP601/1R/2/3/4 family’s bias current at\n+25°C (1 pA, typical).\nThe easiest way to reduce surface leakage is to use a\nguard ring around sensitive pins (or traces). The guard\nring is biased at the same voltage as the sensitive pin.\nAn example of this type of layout is shown inFigure 4-7 .\nFIGURE 4-7: Example Guard Ring layout.\n1. Connect the guard ring to the inverting input pin\n(VIN–) for non-inverting gain amplifiers, includ-\ning unity-gain buffers. This biases the guard ringto the common mode input voltage.2. Connect the guard ring to the non-inverting input\npin (V\nIN+) for inverting gain amplifiers and\ntransimpedance amplifiers (converts current to\nvoltage, such as photo detectors). This biases\nthe guard ring to the same reference voltage asthe op amp (e.g., V\nDD/2 or ground).\n4.8 Typical Applications\n4.8.1 ANALOG FILTERS\nFigure 4-8  and Figure 4-9  show low-pass, second-\norder, Butterworth filters with a cutoff frequency of\n10 Hz. The filter in Figure 4-8  has a non-inverting gain\nof +1 V/V, and the filter in Figure 4-9  has an inverting\ngain of -1 V/V.\nFIGURE 4-8: Second-Order, Low-Pass \nSallen-Key Filter.\nFIGURE 4-9: Second-Order, Low-Pass \nMultiple-Feedback Filter.\nThe MCP601/1R/2/3/4 family of op amps have low\ninput bias current, which allows the designer to selectlarger resistor values and smaller capacitor values for\nthese filters. This helps produce a compact PCB layout.\nThese filters, and others,  can be designed using\nMicrochip’s Design Aids; see Section 5.2 “FilterLab®\nSoftware”  and Section 5.3 “Mindi™ Simulatior\nTool” .VDDVDD¼ MCP604 (A) ¼ MCP604 (B)\nR1\nR2VDD\nVREF\nVREFVDDR2\nR1R2+------------------⋅ =\nGuard Ring VIN–VIN+C2 VOUTR1R2C1\nVIN47 nF\n382 k Ω641 k Ω\n22 nFG = +1 V/V\nfP = 10 Hz\nMCP60X+\n–\nC2VOUTR1R3 C1\nVINR2\nVDD/2G = -1 V/V\nfP = 10 Hz618 k Ω\n618 k Ω1.00 M Ω 8.2 nF\n47 nF\nMCP60X–\n+\n© 2007 Microchip Technology Inc. DS21314G-page 15MCP601/1R/2/3/4\n4.8.2 INSTRUMENTA TION AMPLIFIER \nCIRCUITS\nInstrumentation amplifiers have a differential input that\nsubtracts one input voltage from another and rejects\ncommon mode signals. These amplifiers also provide asingle-ended output voltage.\nThe three-op amp instrumentation amplifier is illustrated\nin Figure 4-10 . One advantage of this approach is unity-\ngain operation, while one disadvantage is that the\ncommon mode input range is reduced as R\n2/RG gets\nlarger.\nFIGURE 4-10: Three-Op Amp \nInstrumentation Amplifier.\nThe two-op amp instrumentation amplifier is shown in\nFigure 4-11 . While its power consumption is lower than\nthe three-op amp version, its main drawbacks are that\nthe common mode range is reduced with higher gainsand it must be configured in gains of two or higher.\nFIGURE 4-11: Two-Op Amp \nInstrumentation Amplifier.\nBoth instrumentation amplifiers should use a bulk\nbypass capacitor of at least 1 µF. The CMRR of these\namplifiers will be set by both the op amp CMRR and\nresistor matching.4.8.3 PHOTO DETECTION\nThe MCP601/1R/2/3/4 op amps can be used to easily\nconvert the signal from a sensor that produces an\noutput current (such as a photo diode) into a voltage (atransimpedance amplifier). Th is is implemented with a\nsingle resistor (R\n2) in the feedback loop of the\namplifiers shown in Figure 4-12  and Figure 4-13 . The\noptional capacitor (C2) sometimes provides stability for\nthese circuits.\nA photodiode configured in the Photovoltaic mode has\nzero voltage potential placed across it ( Figure 4-12 ). In\nthis mode, the light sensitivity and linearity is\nmaximized, making it best  suited for precision\napplications. The key amplif ier specifications for this\napplication are: low input bias current, low noise,\ncommon mode input voltage range (including ground),and rail-to-rail output.\nFIGURE 4-12: Photovoltaic Mode Detector.\nIn contrast, a photodiode that is configured in the\nPhotoconductive mode has a reverse bias voltage\nacross the photo-sensing element ( Figure 4-13 ). This\ndecreases the diode capacitance, which facilitateshigh-speed operation (e.g., high-speed digital\ncommunications). The desi gn trade-off is increased\ndiode leakage current and linearity errors. The op amp\nneeds to have a wide Gain Bandwidth Product\n(GBWP).\nFIGURE 4-13: Photoconductive Mode \nDetector.MCP60XV1\nMCP60X\nV2R2\nR2R3\nMCP60XR4\nR3 R4VOUT\nVREFRG+\n–\n–\n+–\n+\nVOUTV1V2–() 12R2\nRG---------+⎝⎠⎛⎞R4\nR3------⎝⎠⎛⎞VREF+ =\nMCP60X\nV2RG\nR2 R2\nMCP60XR1VOUT\nVREF\nV1R1\n-\n+-\n+\nVOUTV1V2–() 1R1\nR2------2R1\nRG--------- ++⎝⎠⎛⎞VREF+ =D1\nLightVOUT\nVDD\nMCP60XR2C2\nID1\nVOUT = ID1 R2–\n+\nD1LightVOUTVDD\nMCP60XR2C2\nID1\nVOUT = ID1 R2 VBIAS\nVBIAS < 0V–\n+\nMCP601/1R/2/3/4\nDS21314G-page 16 © 2007 Microchip Technology Inc.5.0 DESIGN AIDS\nMicrochip provides the basic design tools needed for\nthe MCP601/1R/2/3/4 family of op amps.\n5.1 SPICE Macro Model\nThe latest SPICE macro model for the MCP601/1R/2/\n3/4 op amps is available on the Microchip web site at\nwww.microchip.com. This model is intended to be an\ninitial design tool that works well in the op amp’s linear\nregion of operation over t he temperature range. See\nthe model file for information on its capabilities.\nBench testing is a very important part of any design and\ncannot be replaced with simulations. Also, simulation\nresults using this macro model need to be validated bycomparing them to the data sheet specifications and\ncharacteristic curves.\n5.2 FilterLab® Software\nMicrochip’s FilterLab® software is an innovative\nsoftware tool that simplifies analog active filter (usingop amps) design. Available at no cost from the\nMicrochip web site at www.m icrochip.com/filterlab, the\nFilterLab design tool prov ides full schematic diagrams\nof the filter circuit with component values. It also\noutputs the filter circuit in  SPICE format, which can be\nused with the macro model to  simulate actual filter\nperformance.\n5.3 Mindi™ Simulatior Tool\nMicrochip’s Mindi™ simulator tool aids in the design of\nvarious circuits useful for active filter, amplifier and\npower-management applications. It is a free onlinesimulation tool available from the Microchip web site at\nwww.microchip.com/mindi. This interactive simulator\nenables designers to quickly generate circuit diagrams,simulate circuits. Circuits developed using the Mindi\nsimulation tool can be downloaded to a personal\ncomputer or workstation.\n5.4 MAPS (Microchip Advanced Part \nSelector)\nMAPS is a software tool that helps semiconductor\nprofessionals efficiently id entify Microchip devices that\nfit a particular design requirement. Available at no cost\nfrom the Microchip website at www.microchip.com/\nmaps, the MAPS is an over all selection tool for\nMicrochip’s product portfolio that includes Analog,\nMemory, MCUs and DSCs. Using this tool you can\ndefine a filter to sort features for a parametric search of\ndevices and export side-by-side technical comparasion\nreports. Helpful links are also provided for Datasheets,Purchase, and Sampling of Microchip parts.5.5 Analog Demonstration and \nEvaluation Boards\nMicrochip offers a broad spectrum of Analog\nDemonstration and Evaluat ion Boards that are\ndesigned to help you achieve faster time to market. For\na complete listing of these boards and their\ncorresponding user’s guides and technical information,\nvisit the Microchip web si te at www.microchip.com/\nanalogtools.\nTwo of our boards that are especially useful are:•P/N SOIC8EV:  8-Pin SOIC/MSOP/TSSOP/DIP \nEvaluation Board\n•P/N SOIC14EV:  14-Pin SOIC/TSSOP/DIP Evalu-\nation Board\n5.6 Application Notes\nThe following Microchip Application Notes are avail-\nable on the Microchip web site at www.microchip. com/appnotes and are recommended as supplemental\nreference resources.\nADN003:  “Select the Right Operational Amplifier for\nyour Filtering Circuits”,  DS21821\nAN722:  “Operational Amplifier Topologies and DC\nSpecifications”,  DS00722\nAN723:  “Operational Amplifier AC Specifications and\nApplications”,  DS00723\nAN884:  “Driving Capacitive Loads With Op Amps”,\nDS00884\nAN990:  “Analog Sensor Conditioning Circuits – An\nOverview”,  DS00990\nThese application notes and others are listed in the\ndesign guide:\n“Signal Chain Design Guide”,  DS21825\n© 2007 Microchip Technology Inc. DS21314G-page 17MCP601/1R/2/3/4\n6.0 PACKAGING INFORMATION\n6.1 Package Marking Information\nLegend: XX...X Customer-specific information\nY Year code (last digit of calendar year)YY Year code (last 2 digits of calendar year)\nWW Week code (week of January 1 is week ‘01’)\nNNN Alphanumeric traceability code  Pb-free JEDEC designator for Matte Tin (Sn)\n* This package is Pb-free. The Pb-free JEDEC designator (     )\ncan be found on the outer packaging for this package.\nNote : In the event the full Microchip part nu mber cannot be marked on one line, it will\nbe carried over to the next line, thus limiting the number of available\ncharacters for customer-specific information.3e\n3e5-Lead SOT-23 ( MCP601  and MCP601R only ) Example:\nXXNN SJ25DeviceI-Temp\nCodeE-Temp\nCode\nMCP601 SANN SLNN\nMCP601R SJNN SMNN\n6-Lead SOT-23 ( MCP603 only) Example:\nXXNN AU25DeviceI-Temp\nCodeE-Temp\nCode\nMCP603 AENN AUNN\nMCP601/1R/2/3/4\nDS21314G-page 18 © 2007 Microchip Technology Inc.Package Marking Information (Continued)\nXXXXXXXX\nXXXXXNNN\nYYWW8-Lead PDIP (300 mil) Example :\n8-Lead SOIC (150 mil) Example :\nXXXXXXXX\nXXXXYYWW\nNNNMCP601\nI/P256\n0722\nMCP601\nI/SN0722\n256MCP601\nE/P   256\n0722\nMCP601 E\nSN  0722\n2563eOR\nOR3e\n8-Lead TSSOP Example:\nXXXX\nXYWW\nNNN601\nI722\n256\n© 2007 Microchip Technology Inc. DS21314G-page 19MCP601/1R/2/3/4\nPackage Marking Information (Continued)\n14-Lead TSSOP ( MCP604 ) Example :\nXXXXXXXX\nYYWW\nNNN604E\n0722\n25614-Lead SOIC (150 mil) ( MCP604 ) Example:\nXXXXXXXXXX\nYYWWNNNXXXXXXXXXXMCP604 ISL\n0722256\nMCP6040722256\nE/SL^^ OR 3e14-Lead PDIP (300 mil) ( MCP604 )E x a m p l e :\nXXXXXXXXXXXXXX\nXXXXXXXXXXXXXX\nYYWWNNNMCP604 -I/P\n0722256\nMCP604\n0722256E/P 3e OR\nMCP601/1R/2/3/4\nDS21314G-page 20 © 2007 Microchip Technology Inc.   \n/g24/g16/g47/g72/g68/g71/g3/g51/g79/g68/g86/g87/g76/g70/g3/g54/g80/g68/g79/g79/g3/g50/g88/g87/g79/g76/g81/g72/g3/g55/g85/g68/g81/g86/g76/g86/g87/g82/g85/g3/g11/g50/g55/g12/g3/g62/g54/g50/g55/g16/g21/g22/g64\n/g49/g82/g87/g72/g86/g29\n/g20/g17 /g39/g76/g80/g72/g81/g86/g76/g82/g81/g86/g3/g39/g3/g68/g81/g71/g3/g40/g20/g3/g71/g82/g3/g81/g82/g87/g3/g76/g81/g70/g79/g88/g71/g72/g3/g80/g82/g79/g71/g3/g73/g79/g68/g86/g75/g3/g82/g85/g3/g83/g85/g82/g87/g85/g88/g86/g76/g82/g81/g86/g17/g3/g48/g82/g79/g71/g3/g73/g79/g68/g86/g75/g3/g82/g85/g3/g83/g85/g82/g87/g85/g88/g86/g76/g82/g81/g86/g3/g86/g75/g68/g79/g79/g3/g81/g82/g87/g3/g72/g91/g70/g72/g72/g71/g3/g19/g17/g20/g21/g26/g3/g80/g80/g3/g83/g72/g85/g3/g86/g76/g71/g72/g17\n/g21/g17 /g39/g76/g80/g72/g81/g86/g76/g82/g81/g76/g81/g74/g3/g68/g81/g71/g3/g87/g82/g79/g72/g85/g68/g81/g70/g76/g81/g74/g3/g83/g72/g85/g3/g36/g54/g48/g40/g3/g60/g20/g23/g17/g24/g48/g17\n/g37/g54/g38/g29 /g37/g68/g86/g76/g70/g3/g39/g76/g80/g72/g81/g86/g76/g82/g81/g17/g3/g55/g75/g72/g82/g85/g72/g87/g76/g70/g68/g79/g79/g92/g3/g72/g91/g68/g70/g87/g3/g89/g68/g79/g88/g72/g3/g86/g75/g82/g90/g81/g3/g90/g76/g87/g75/g82/g88/g87/g3/g87/g82/g79/g72/g85/g68/g81/g70/g72/g86/g17/g49/g82/g87/g72/g29/g41/g82/g85/g3/g87/g75/g72/g3/g80/g82/g86/g87/g3/g70/g88/g85/g85/g72/g81/g87/g3/g83/g68/g70/g78/g68/g74/g72/g3/g71/g85/g68/g90/g76/g81/g74/g86/g15/g3/g83/g79/g72/g68/g86/g72/g3/g86/g72/g72/g3/g87/g75/g72/g3/g48/g76/g70/g85/g82/g70/g75/g76/g83/g3/g51/g68/g70/g78/g68/g74/g76/g81/g74/g3/g54/g83/g72/g70/g76/g73/g76/g70/g68/g87/g76/g82/g81/g3/g79/g82/g70/g68/g87/g72/g71/g3/g68/g87/g3\n/g75/g87/g87/g83/g29/g18/g18/g90/g90/g90/g17/g80/g76/g70/g85/g82/g70/g75/g76/g83/g17/g70/g82/g80/g18/g83/g68/g70/g78/g68/g74/g76/g81/g74\n/g56/g81/g76/g87/g86 /g48/g44/g47/g47/g44/g48/g40/g55/g40/g53/g54\n/g39/g76/g80/g72/g81/g86/g76/g82/g81/g3/g47/g76/g80/g76/g87/g86 /g48/g44/g49 /g49/g50/g48 /g48/g36/g59\n/g49/g88/g80/g69/g72/g85/g3/g82/g73/g3/g51/g76/g81/g86 /g49 /g24\n/g47/g72/g68/g71/g3/g51/g76/g87/g70/g75 /g72 /g19/g17/g28/g24/g3/g37/g54/g38\n/g50/g88/g87/g86/g76/g71/g72/g3/g47/g72/g68/g71/g3/g51/g76/g87/g70/g75 /g72/g20 /g20/g17/g28/g19/g3/g37/g54/g38/g50/g89/g72/g85/g68/g79/g79/g3/g43/g72/g76/g74/g75/g87 /g36 /g19/g17/g28/g19 /g177 /g20/g17/g23/g24\n/g48/g82/g79/g71/g72/g71/g3/g51/g68/g70/g78/g68/g74/g72/g3/g55/g75/g76/g70/g78/g81/g72/g86/g86 /g36/g21 /g19/g17/g27/g28 /g177 /g20/g17/g22/g19\n/g54/g87/g68/g81/g71/g82/g73/g73 /g36/g20 /g19/g17/g19/g19 /g177 /g19/g17/g20/g24\n/g50/g89/g72/g85/g68/g79/g79/g3/g58/g76/g71/g87/g75 /g40 /g21/g17/g21/g19 /g177 /g22/g17/g21/g19\n/g48/g82/g79/g71/g72/g71/g3/g51/g68/g70/g78/g68/g74/g72/g3/g58/g76/g71/g87/g75 /g40/g20 /g20/g17/g22/g19 /g177 /g20/g17/g27/g19\n/g50/g89/g72/g85/g68/g79/g79/g3/g47/g72/g81/g74/g87/g75 /g39 /g21/g17/g26/g19 /g177 /g22/g17/g20/g19\n/g41/g82/g82/g87/g3/g47/g72/g81/g74/g87/g75 /g47 /g19/g17/g20/g19 /g177 /g19/g17/g25/g19/g41/g82/g82/g87/g83/g85/g76/g81/g87 /g47/g20 /g19/g17/g22/g24 /g177 /g19/g17/g27/g19\n/g41/g82/g82/g87/g3/g36/g81/g74/g79/g72 /g73 /g19/g131 /g177 /g22/g19/g131\n/g47/g72/g68/g71/g3/g55/g75/g76/g70/g78/g81/g72/g86/g86 /g70 /g19/g17/g19/g27 /g177 /g19/g17/g21/g25\n/g47/g72/g68/g71/g3/g58/g76/g71/g87/g75 /g69 /g19/g17/g21/g19 /g177 /g19/g17/g24/g20φNb\nE\nE1\nD1 2 3\ne\ne1\nA\nA1A2 c\nL\nL1\n/g48/g76/g70/g85/g82/g70/g75/g76/g83/g55/g72/g70/g75/g81/g82/g79/g82/g74/g92 /g39/g85/g68/g90/g76/g81/g74 /g38/g19/g23/g16/g19/g28/g20/g37\n© 2007 Microchip Technology Inc. DS21314G-page 21MCP601/1R/2/3/4\n/g25/g16/g47/g72/g68/g71/g3/g51/g79/g68/g86/g87/g76/g70/g3/g54/g80/g68/g79/g79/g3/g50/g88/g87/g79/g76/g81/g72/g3/g55/g85/g68/g81/g86/g76/g86/g87/g82/g85/g3/g11/g38/g43/g12/g3/g62/g54/g50/g55/g16/g21/g22/g64\n/g49/g82/g87/g72/g86/g29\n/g20/g17 /g39/g76/g80/g72/g81/g86/g76/g82/g81/g86/g3/g39/g3/g68/g81/g71/g3/g40/g20/g3/g71/g82/g3/g81/g82/g87/g3/g76/g81/g70/g79/g88/g71/g72/g3/g80/g82/g79/g71/g3/g73/g79/g68/g86/g75/g3/g82/g85/g3/g83/g85/g82/g87/g85/g88/g86/g76/g82/g81/g86/g17/g3/g48/g82/g79/g71/g3/g73/g79/g68/g86/g75/g3/g82/g85/g3/g83/g85/g82/g87/g85/g88/g86/g76/g82/g81/g86/g3/g86/g75/g68/g79/g79/g3/g81/g82/g87/g3/g72/g91/g70/g72/g72/g71/g3/g19/g17/g20/g21/g26/g3/g80/g80/g3/g83/g72/g85/g3/g86/g76/g71/g72/g17\n/g21/g17 /g39/g76/g80/g72/g81/g86/g76/g82/g81/g76/g81/g74/g3/g68/g81/g71/g3/g87/g82/g79/g72/g85/g68/g81/g70/g76/g81/g74/g3/g83/g72/g85/g3/g36/g54/g48/g40/g3/g60/g20/g23/g17/g24/g48/g17\n/g37/g54/g38/g29 /g37/g68/g86/g76/g70/g3/g39/g76/g80/g72/g81/g86/g76/g82/g81/g17/g3/g55/g75/g72/g82/g85/g72/g87/g76/g70/g68/g79/g79/g92/g3/g72/g91/g68/g70/g87/g3/g89/g68/g79/g88/g72/g3/g86/g75/g82/g90/g81/g3/g90/g76/g87/g75/g82/g88/g87/g3/g87/g82/g79/g72/g85/g68/g81/g70/g72/g86/g17/g49/g82/g87/g72/g29/g41/g82/g85/g3/g87/g75/g72/g3/g80/g82/g86/g87/g3/g70/g88/g85/g85/g72/g81/g87/g3/g83/g68/g70/g78/g68/g74/g72/g3/g71/g85/g68/g90/g76/g81/g74/g86/g15/g3/g83/g79/g72/g68/g86/g72/g3/g86/g72/g72/g3/g87/g75/g72/g3/g48/g76/g70/g85/g82/g70/g75/g76/g83/g3/g51/g68/g70/g78/g68/g74/g76/g81/g74/g3/g54/g83/g72/g70/g76/g73/g76/g70/g68/g87/g76/g82/g81/g3/g79/g82/g70/g68/g87/g72/g71/g3/g68/g87/g3\n/g75/g87/g87/g83/g29/g18/g18/g90/g90/g90/g17/g80/g76/g70/g85/g82/g70/g75/g76/g83/g17/g70/g82/g80/g18/g83/g68/g70/g78/g68/g74/g76/g81/g74\n/g56/g81/g76/g87/g86 /g48/g44/g47/g47/g44/g48/g40/g55/g40/g53/g54\n/g39/g76/g80/g72/g81/g86/g76/g82/g81/g3/g47/g76/g80/g76/g87/g86 /g48/g44/g49 /g49/g50/g48 /g48/g36/g59\n/g49/g88/g80/g69/g72/g85/g3/g82/g73/g3/g51/g76/g81/g86 /g49 /g25\n/g51/g76/g87/g70/g75 /g72 /g19/g17/g28/g24/g3/g37/g54/g38\n/g50/g88/g87/g86/g76/g71/g72/g3/g47/g72/g68/g71/g3/g51/g76/g87/g70/g75 /g72/g20 /g20/g17/g28/g19/g3/g37/g54/g38\n/g50/g89/g72/g85/g68/g79/g79/g3/g43/g72/g76/g74/g75/g87 /g36 /g19/g17/g28/g19 /g177 /g20/g17/g23/g24\n/g48/g82/g79/g71/g72/g71/g3/g51/g68/g70/g78/g68/g74/g72/g3/g55/g75/g76/g70/g78/g81/g72/g86/g86 /g36/g21 /g19/g17/g27/g28 /g177 /g20/g17/g22/g19/g54/g87/g68/g81/g71/g82/g73/g73 /g36/g20 /g19/g17/g19/g19 /g177 /g19/g17/g20/g24\n/g50/g89/g72/g85/g68/g79/g79/g3/g58/g76/g71/g87/g75 /g40 /g21/g17/g21/g19 /g177 /g22/g17/g21/g19\n/g48/g82/g79/g71/g72/g71/g3/g51/g68/g70/g78/g68/g74/g72/g3/g58/g76/g71/g87/g75 /g40/g20 /g20/g17/g22/g19 /g177 /g20/g17/g27/g19\n/g50/g89/g72/g85/g68/g79/g79/g3/g47/g72/g81/g74/g87/g75 /g39 /g21/g17/g26/g19 /g177 /g22/g17/g20/g19\n/g41/g82/g82/g87/g3/g47/g72/g81/g74/g87/g75 /g47 /g19/g17/g20/g19 /g177 /g19/g17/g25/g19/g41/g82/g82/g87/g83/g85/g76/g81/g87 /g47/g20 /g19/g17/g22/g24 /g177 /g19/g17/g27/g19\n/g41/g82/g82/g87/g3/g36/g81/g74/g79/g72 /g73 /g19/g131 /g177 /g22/g19/g131\n/g47/g72/g68/g71/g3/g55/g75/g76/g70/g78/g81/g72/g86/g86 /g70 /g19/g17/g19/g27 /g177 /g19/g17/g21/g25\n/g47/g72/g68/g71/g3/g58/g76/g71/g87/g75 /g69 /g19/g17/g21/g19 /g177 /g19/g17/g24/g20b\nE4 N\nE1\nP I N1I DB Y\nLASER MARK\nD1 2 3\ne\ne1\nA\nA1A2c\nL\nL1φ\n/g48/g76/g70/g85/g82/g70/g75/g76/g83/g55/g72/g70/g75/g81/g82/g79/g82/g74/g92 /g39/g85/g68/g90/g76/g81/g74 /g38/g19/g23/g16/g19/g21/g27/g37\nMCP601/1R/2/3/4\nDS21314G-page 22 © 2007 Microchip Technology Inc./g27/g16/g47/g72/g68/g71/g3/g51/g79/g68/g86/g87/g76/g70/g3/g39/g88/g68/g79/g3/g44/g81/g16/g47/g76/g81/g72/g3/g11/g51/g12/g3/g177/g3/g22/g19/g19/g3/g80/g76/g79/g3/g37/g82/g71/g92/g3/g62/g51/g39/g44/g51/g64\n/g49/g82/g87/g72/g86/g29\n/g20/g17 /g51/g76/g81/g3/g20/g3/g89/g76/g86/g88/g68/g79/g3/g76/g81/g71/g72/g91/g3/g73/g72/g68/g87/g88/g85/g72/g3/g80/g68/g92/g3/g89/g68/g85/g92/g15/g3/g69/g88/g87/g3/g80/g88/g86/g87/g3/g69/g72/g3/g79/g82/g70/g68/g87/g72/g71/g3/g90/g76/g87/g75/g3/g87/g75/g72/g3/g75/g68/g87/g70/g75/g72/g71/g3/g68/g85/g72/g68/g17\n/g21/g17 /g134/g3/g54/g76/g74/g81/g76/g73/g76/g70/g68/g81/g87/g3/g38/g75/g68/g85/g68/g70/g87/g72/g85/g76/g86/g87/g76/g70/g17\n/g22/g17 /g39/g76/g80/g72/g81/g86/g76/g82/g81/g86/g3/g39/g3/g68/g81/g71/g3/g40/g20/g3/g71/g82/g3/g81/g82/g87/g3/g76/g81/g70/g79/g88/g71/g72/g3/g80/g82/g79/g71/g3/g73/g79/g68/g86/g75/g3/g82/g85/g3/g83/g85/g82/g87/g85/g88/g86/g76/g82/g81/g86/g17/g3/g48/g82/g79/g71/g3/g73/g79/g68/g86/g75/g3/g82/g85/g3/g83/g85/g82/g87/g85/g88/g86/g76/g82/g81/g86/g3/g86/g75/g68/g79/g79/g3/g81/g82/g87/g3/g72/g91/g70/g72/g72/g71/g3/g17/g19/g20/g19/g5/g3/g83/g72/g85/g3/g86/g76/g71/g72/g17/g23/g17 /g39/g76/g80/g72/g81/g86/g76/g82/g81/g76/g81/g74/g3/g68/g81/g71/g3/g87/g82/g79/g72/g85/g68/g81/g70/g76/g81/g74/g3/g83/g72/g85/g3/g36/g54/g48/g40/g3/g60/g20/g23/g17/g24/g48/g17\n/g37/g54/g38/g29/g3/g37/g68/g86/g76/g70/g3/g39/g76/g80/g72/g81/g86/g76/g82/g81/g17/g3/g55/g75/g72/g82/g85/g72/g87/g76/g70/g68/g79/g79/g92/g3/g72/g91/g68/g70/g87/g3/g89/g68/g79/g88/g72/g3/g86/g75/g82/g90/g81/g3/g90/g76/g87/g75/g82/g88/g87/g3/g87/g82/g79/g72/g85/g68/g81/g70/g72/g86/g17/g49/g82/g87/g72/g29/g41/g82/g85/g3/g87/g75/g72/g3/g80/g82/g86/g87/g3/g70/g88/g85/g85/g72/g81/g87/g3/g83/g68/g70/g78/g68/g74/g72/g3/g71/g85/g68/g90/g76/g81/g74/g86/g15/g3/g83/g79/g72/g68/g86/g72/g3/g86/g72/g72/g3/g87/g75/g72/g3/g48/g76/g70/g85/g82/g70/g75/g76/g83/g3/g51/g68/g70/g78/g68/g74/g76/g81/g74/g3/g54/g83/g72/g70/g76/g73/g76/g70/g68/g87/g76/g82/g81/g3/g79/g82/g70/g68/g87/g72/g71/g3/g68/g87/g3\n/g75/g87/g87/g83/g29/g18/g18/g90/g90/g90/g17/g80/g76/g70/g85/g82/g70/g75/g76/g83/g17/g70/g82/g80/g18/g83/g68/g70/g78/g68/g74/g76/g81/g74\n/g56/g81/g76/g87/g86 /g44/g49/g38/g43/g40/g54\n/g39/g76/g80/g72/g81/g86/g76/g82/g81/g3/g47/g76/g80/g76/g87/g86 /g48/g44/g49 /g49/g50/g48 /g48/g36/g59\n/g49/g88/g80/g69/g72/g85/g3/g82/g73/g3/g51/g76/g81/g86 /g49 /g27\n/g51/g76/g87/g70/g75 /g72 /g17/g20/g19/g19/g3/g37/g54/g38/g55/g82/g83/g3/g87/g82/g3/g54/g72/g68/g87/g76/g81/g74/g3/g51/g79/g68/g81/g72 /g36 /g177 /g177 /g17/g21/g20/g19\n/g48/g82/g79/g71/g72/g71/g3/g51/g68/g70/g78/g68/g74/g72/g3/g55/g75/g76/g70/g78/g81/g72/g86/g86 /g36/g21 /g17/g20/g20/g24 /g17/g20/g22/g19 /g17/g20/g28/g24\n/g37/g68/g86/g72/g3/g87/g82/g3/g54/g72/g68/g87/g76/g81/g74/g3/g51/g79/g68/g81/g72 /g36/g20 /g17/g19/g20/g24 /g177 /g177\n/g54/g75/g82/g88/g79/g71/g72/g85/g3/g87/g82/g3/g54/g75/g82/g88/g79/g71/g72/g85/g3/g58/g76/g71/g87/g75 /g40 /g17/g21/g28/g19 /g17/g22/g20/g19 /g17/g22/g21/g24\n/g48/g82/g79/g71/g72/g71/g3/g51/g68/g70/g78/g68/g74/g72/g3/g58/g76/g71/g87/g75 /g40/g20 /g17/g21/g23/g19 /g17/g21/g24/g19 /g17/g21/g27/g19/g50/g89/g72/g85/g68/g79/g79/g3/g47/g72/g81/g74/g87/g75 /g39 /g17/g22/g23/g27 /g17/g22/g25/g24 /g17/g23/g19/g19\n/g55/g76/g83/g3/g87/g82/g3/g54/g72/g68/g87/g76/g81/g74/g3/g51/g79/g68/g81/g72 /g47 /g17/g20/g20/g24 /g17/g20/g22/g19 /g17/g20/g24/g19\n/g47/g72/g68/g71/g3/g55/g75/g76/g70/g78/g81/g72/g86/g86 /g70 /g17/g19/g19/g27 /g17/g19/g20/g19 /g17/g19/g20/g24\n/g56/g83/g83/g72/g85/g3/g47/g72/g68/g71/g3/g58/g76/g71/g87/g75 /g69/g20 /g17/g19/g23/g19 /g17/g19/g25/g19 /g17/g19/g26/g19\n/g47/g82/g90/g72/g85/g3/g47/g72/g68/g71/g3/g58/g76/g71/g87/g75 /g69 /g17/g19/g20/g23/g17/g19/g20/g27 /g17/g19/g21/g21/g50/g89/g72/g85/g68/g79/g79/g3/g53/g82/g90/g3/g54/g83/g68/g70/g76/g81/g74/g3/g3/g134 /g72/g37 /g177 /g177 /g17/g23/g22/g19N\nE1NOTE 1\nD12 3\nA\nA1A2\nL\nb1\nbeE\neBc\n/g48/g76/g70/g85/g82/g70/g75/g76/g83 /g55/g72/g70/g75/g81/g82/g79/g82/g74/g92 /g39/g85/g68/g90/g76/g81/g74 /g38/g19/g23/g16/g19/g20/g27/g37\n© 2007 Microchip Technology Inc. DS21314G-page 23MCP601/1R/2/3/4\n/g27/g16/g47/g72/g68/g71/g3/g51/g79/g68/g86/g87/g76/g70/g3/g54/g80/g68/g79/g79/g3/g50/g88/g87/g79/g76/g81/g72/g3/g11/g54/g49/g12/g3/g177/g3/g49/g68/g85/g85/g82/g90/g15/g3/g22/g17/g28/g19/g3/g80/g80/g3/g37/g82/g71/g92/g3/g62/g54/g50/g44/g38/g64\n/g49/g82/g87/g72/g86/g29\n/g20/g17 /g51/g76/g81/g3/g20/g3/g89/g76/g86/g88/g68/g79/g3/g76/g81/g71/g72/g91/g3/g73/g72/g68/g87/g88/g85/g72/g3/g80/g68/g92/g3/g89/g68/g85/g92/g15/g3/g69/g88/g87/g3/g80/g88/g86/g87/g3/g69/g72/g3/g79/g82/g70/g68/g87/g72/g71/g3/g90/g76/g87/g75/g76/g81/g3/g87/g75/g72/g3/g75/g68/g87/g70/g75/g72/g71/g3/g68/g85/g72/g68/g17\n/g21/g17 /g134/g3/g54/g76/g74/g81/g76/g73/g76/g70/g68/g81/g87/g3/g38/g75/g68/g85/g68/g70/g87/g72/g85/g76/g86/g87/g76/g70/g17\n/g22/g17 /g39/g76/g80/g72/g81/g86/g76/g82/g81/g86/g3/g39/g3/g68/g81/g71/g3/g40/g20/g3/g71/g82/g3/g81/g82/g87/g3/g76/g81/g70/g79/g88/g71/g72/g3/g80/g82/g79/g71/g3/g73/g79/g68/g86/g75/g3/g82/g85/g3/g83/g85/g82/g87/g85/g88/g86/g76/g82/g81/g86/g17/g3/g48/g82/g79/g71/g3/g73/g79/g68/g86/g75/g3/g82/g85/g3/g83/g85/g82/g87/g85/g88/g86/g76/g82/g81/g86/g3/g86/g75/g68/g79/g79/g3/g81/g82/g87/g3/g72/g91/g70/g72/g72/g71/g3/g19/g17/g20/g24/g3/g80/g80/g3/g83/g72/g85/g3/g86/g76/g71/g72/g17\n/g23/g17 /g39/g76/g80/g72/g81/g86/g76/g82/g81/g76/g81/g74/g3/g68/g81/g71/g3/g87/g82/g79/g72/g85/g68/g81/g70/g76/g81/g74/g3/g83/g72/g85/g3/g36/g54/g48/g40/g3/g60/g20/g23/g17/g24/g48/g17\n/g37/g54/g38/g29 /g37/g68/g86/g76/g70/g3/g39/g76/g80/g72/g81/g86/g76/g82/g81/g17/g3/g55/g75/g72/g82/g85/g72/g87/g76/g70/g68/g79/g79/g92/g3/g72/g91/g68/g70/g87/g3/g89/g68/g79/g88/g72/g3/g86/g75/g82/g90/g81/g3/g90/g76/g87/g75/g82/g88/g87/g3/g87/g82/g79/g72/g85/g68/g81/g70/g72/g86/g17\n/g53/g40/g41/g29 /g53/g72/g73/g72/g85/g72/g81/g70/g72/g3/g39/g76/g80/g72/g81/g86/g76/g82/g81/g15/g3/g88/g86/g88/g68/g79/g79/g92/g3/g90/g76/g87/g75/g82/g88/g87/g3/g87/g82/g79/g72/g85/g68/g81/g70/g72/g15/g3/g73/g82/g85/g3/g76/g81/g73/g82/g85/g80/g68/g87/g76/g82/g81/g3/g83/g88/g85/g83/g82/g86/g72/g86/g3/g82/g81/g79/g92/g17/g49/g82/g87/g72/g29/g41/g82/g85/g3/g87/g75/g72/g3/g80/g82/g86/g87/g3/g70/g88/g85/g85/g72/g81/g87/g3/g83/g68/g70/g78/g68/g74/g72/g3/g71/g85/g68/g90/g76/g81/g74/g86/g15/g3/g83/g79/g72/g68/g86/g72/g3/g86/g72/g72/g3/g87/g75/g72/g3/g48/g76/g70/g85/g82/g70/g75/g76/g83/g3/g51/g68/g70/g78/g68/g74/g76/g81/g74/g3/g54/g83/g72/g70/g76/g73/g76/g70/g68/g87/g76/g82/g81/g3/g79/g82/g70/g68/g87/g72/g71/g3/g68/g87/g3\n/g75/g87/g87/g83/g29/g18/g18/g90/g90/g90/g17/g80/g76/g70/g85/g82/g70/g75/g76/g83/g17/g70/g82/g80/g18/g83/g68/g70/g78/g68/g74/g76/g81/g74\n/g56/g81/g76/g87/g86 /g48/g44/g47/g47/g44/g48/g40/g55/g40/g53/g54\n/g39/g76/g80/g72/g81/g86/g76/g82/g81/g3/g47/g76/g80/g76/g87/g86 /g48/g44/g49 /g49/g50/g48 /g48/g36/g59\n/g49/g88/g80/g69/g72/g85/g3/g82/g73/g3/g51/g76/g81/g86 /g49 /g27\n/g51/g76/g87/g70/g75 /g72 /g20/g17/g21/g26/g3/g37/g54/g38\n/g50/g89/g72/g85/g68/g79/g79/g3/g43/g72/g76/g74/g75/g87 /g36 /g177 /g177 /g20/g17/g26/g24\n/g48/g82/g79/g71/g72/g71/g3/g51/g68/g70/g78/g68/g74/g72/g3/g55/g75/g76/g70/g78/g81/g72/g86/g86 /g36/g21 /g20/g17/g21/g24 /g177 /g177/g54/g87/g68/g81/g71/g82/g73/g73/g3/g3\n/g134 /g36/g20 /g19/g17/g20/g19 /g177 /g19/g17/g21/g24\n/g50/g89/g72/g85/g68/g79/g79/g3/g58/g76/g71/g87/g75 /g40 /g25/g17/g19/g19/g3/g37/g54/g38\n/g48/g82/g79/g71/g72/g71/g3/g51/g68/g70/g78/g68/g74/g72/g3/g58/g76/g71/g87/g75 /g40/g20 /g22/g17/g28/g19/g3/g37/g54/g38/g50/g89/g72/g85/g68/g79/g79/g3/g47/g72/g81/g74/g87/g75 /g39 /g23/g17/g28/g19/g3/g37/g54/g38\n/g38/g75/g68/g80/g73/g72/g85/g3/g11/g82/g83/g87/g76/g82/g81/g68/g79/g12 /g75 /g19/g17/g21/g24 /g177 /g19/g17/g24/g19\n/g41/g82/g82/g87/g3/g47/g72/g81/g74/g87/g75 /g47 /g19/g17/g23/g19 /g177 /g20/g17/g21/g26\n/g41/g82/g82/g87/g83/g85/g76/g81/g87 /g47/g20 /g20/g17/g19/g23/g3/g53/g40/g41\n/g41/g82/g82/g87/g3/g36/g81/g74/g79/g72 /g73 /g19/g131 /g177 /g27/g131\n/g47/g72/g68/g71/g3/g55/g75/g76/g70/g78/g81/g72/g86/g86 /g70 /g19/g17/g20/g26 /g177 /g19/g17/g21/g24\n/g47/g72/g68/g71/g3/g58/g76/g71/g87/g75 /g69 /g19/g17/g22/g20 /g177 /g19/g17/g24/g20\n/g48/g82/g79/g71/g3/g39/g85/g68/g73/g87/g3/g36/g81/g74/g79/g72/g3/g55/g82/g83 /g68 /g24/g131 /g177 /g20/g24/g131\n/g48/g82/g79/g71/g3/g39/g85/g68/g73/g87/g3/g36/g81/g74/g79/g72/g3/g37/g82/g87/g87/g82/g80 /g69 /g24/g131 /g177 /g20/g24/g131D\nNe\nE\nE1\nNOTE 1\n12 3\nb\nA\nA1A2\nL\nL1ch\nh\nφ\nβα\n/g48/g76/g70/g85/g82/g70/g75/g76/g83 /g55/g72/g70/g75/g81/g82/g79/g82/g74/g92 /g39/g85/g68/g90/g76/g81/g74/g38/g19/g23/g16/g19/g24/g26/g37\nMCP601/1R/2/3/4\nDS21314G-page 24 © 2007 Microchip Technology Inc./g27/g16/g47/g72/g68/g71/g3/g51/g79/g68/g86/g87/g76/g70/g3/g55/g75/g76/g81/g3/g54/g75/g85/g76/g81/g78/g3/g54/g80/g68/g79/g79/g3/g50/g88/g87/g79/g76/g81/g72/g3/g11/g54/g55/g12/g3/g177/g3/g23/g17/g23/g3/g80/g80/g3/g37/g82/g71/g92/g3/g62/g55/g54/g54/g50/g51/g64\n/g49/g82/g87/g72/g86/g29\n/g20/g17 /g51/g76/g81/g3/g20/g3/g89/g76/g86/g88/g68/g79/g3/g76/g81/g71/g72/g91/g3/g73/g72/g68/g87/g88/g85/g72/g3/g80/g68/g92/g3/g89/g68/g85/g92/g15/g3/g69/g88/g87/g3/g80/g88/g86/g87/g3/g69/g72/g3/g79/g82/g70/g68/g87/g72/g71/g3/g90/g76/g87/g75/g76/g81/g3/g87/g75/g72/g3/g75/g68/g87/g70/g75/g72/g71/g3/g68/g85/g72/g68/g17\n/g21/g17 /g39/g76/g80/g72/g81/g86/g76/g82/g81/g86/g3/g39/g3/g68/g81/g71/g3/g40/g20/g3/g71/g82/g3/g81/g82/g87/g3/g76/g81/g70/g79/g88/g71/g72/g3/g80/g82/g79/g71/g3/g73/g79/g68/g86/g75/g3/g82/g85/g3/g83/g85/g82/g87/g85/g88/g86/g76/g82/g81/g86/g17/g3/g48/g82/g79/g71/g3/g73/g79/g68/g86/g75/g3/g82/g85/g3/g83/g85/g82/g87/g85/g88/g86/g76/g82/g81/g86/g3/g86/g75/g68/g79/g79/g3/g81/g82/g87/g3/g72/g91/g70/g72/g72/g71/g3/g19/g17/g20/g24/g3/g80/g80/g3/g83/g72/g85/g3/g86/g76/g71/g72/g17\n/g22/g17 /g39/g76/g80/g72/g81/g86/g76/g82/g81/g76/g81/g74/g3/g68/g81/g71/g3/g87/g82/g79/g72/g85/g68/g81/g70/g76/g81/g74/g3/g83/g72/g85/g3/g36/g54/g48/g40/g3/g60/g20/g23/g17/g24/g48/g17\n/g37/g54/g38/g29 /g37/g68/g86/g76/g70/g3/g39/g76/g80/g72/g81/g86/g76/g82/g81/g17/g3/g55/g75/g72/g82/g85/g72/g87/g76/g70/g68/g79/g79/g92/g3/g72/g91/g68/g70/g87/g3/g89/g68/g79/g88/g72/g3/g86/g75/g82/g90/g81/g3/g90/g76/g87/g75/g82/g88/g87/g3/g87/g82/g79/g72/g85/g68/g81/g70/g72/g86/g17\n/g53/g40/g41/g29 /g53/g72/g73/g72/g85/g72/g81/g70/g72/g3/g39/g76/g80/g72/g81/g86/g76/g82/g81/g15/g3/g88/g86/g88/g68/g79/g79/g92/g3/g90/g76/g87/g75/g82/g88/g87/g3/g87/g82/g79/g72/g85/g68/g81/g70/g72/g15/g3/g73/g82/g85/g3/g76/g81/g73/g82/g85/g80/g68/g87/g76/g82/g81/g3/g83/g88/g85/g83/g82/g86/g72/g86/g3/g82/g81/g79/g92/g17/g49/g82/g87/g72/g29/g41/g82/g85/g3/g87/g75/g72/g3/g80/g82/g86/g87/g3/g70/g88/g85/g85/g72/g81/g87/g3/g83/g68/g70/g78/g68/g74/g72/g3/g71/g85/g68/g90/g76/g81/g74/g86/g15/g3/g83/g79/g72/g68/g86/g72/g3/g86/g72/g72/g3/g87/g75/g72/g3/g48/g76/g70/g85/g82/g70/g75/g76/g83/g3/g51/g68/g70/g78/g68/g74/g76/g81/g74/g3/g54/g83/g72/g70/g76/g73/g76/g70/g68/g87/g76/g82/g81/g3/g79/g82/g70/g68/g87/g72/g71/g3/g68/g87/g3\n/g75/g87/g87/g83/g29/g18/g18/g90/g90/g90/g17/g80/g76/g70/g85/g82/g70/g75/g76/g83/g17/g70/g82/g80/g18/g83/g68/g70/g78/g68/g74/g76/g81/g74\n/g56/g81/g76/g87/g86 /g48/g44/g47/g47/g44/g48/g40/g55/g40/g53/g54\n/g39/g76/g80/g72/g81/g86/g76/g82/g81/g3/g47/g76/g80/g76/g87/g86 /g48/g44/g49 /g49/g50/g48 /g48/g36/g59\n/g49/g88/g80/g69/g72/g85/g3/g82/g73/g3/g51/g76/g81/g86 /g49 /g27\n/g51/g76/g87/g70/g75 /g72 /g19/g17/g25/g24/g3/g37/g54/g38\n/g50/g89/g72/g85/g68/g79/g79/g3/g43/g72/g76/g74/g75/g87 /g36 /g177 /g177 /g20/g17/g21/g19\n/g48/g82/g79/g71/g72/g71/g3/g51/g68/g70/g78/g68/g74/g72/g3/g55/g75/g76/g70/g78/g81/g72/g86/g86 /g36/g21 /g19/g17/g27/g19 /g20/g17/g19/g19 /g20/g17/g19/g24\n/g54/g87/g68/g81/g71/g82/g73/g73/g3 /g36/g20 /g19/g17/g19/g24 /g177 /g19/g17/g20/g24/g50/g89/g72/g85/g68/g79/g79/g3/g58/g76/g71/g87/g75 /g40 /g25/g17/g23/g19/g3/g37/g54/g38\n/g48/g82/g79/g71/g72/g71/g3/g51/g68/g70/g78/g68/g74/g72/g3/g58/g76/g71/g87/g75 /g40/g20 /g23/g17/g22/g19 /g23/g17/g23/g19 /g23/g17/g24/g19\n/g48/g82/g79/g71/g72/g71/g3/g51/g68/g70/g78/g68/g74/g72/g3/g47/g72/g81/g74/g87/g75 /g39 /g21/g17/g28/g19 /g22/g17/g19/g19 /g22/g17/g20/g19\n/g41/g82/g82/g87/g3/g47/g72/g81/g74/g87/g75 /g47 /g19/g17/g23/g24 /g19/g17/g25/g19 /g19/g17/g26/g24\n/g41/g82/g82/g87/g83/g85/g76/g81/g87 /g47/g20 /g20/g17/g19/g19/g3/g53/g40/g41/g41/g82/g82/g87/g3/g36/g81/g74/g79/g72 /g73 /g19/g131 /g177 /g27/g131\n/g47/g72/g68/g71/g3/g55/g75/g76/g70/g78/g81/g72/g86/g86 /g70 /g19/g17/g19/g28 /g177 /g19/g17/g21/g19\n/g47/g72/g68/g71/g3/g58/g76/g71/g87/g75 /g69 /g19/g17/g20/g28 /g177 /g19/g17/g22/g19D\nN\nE\nE1\nNOTE 1\n12\nb\ne\nc\nA\nA1A2\nL1 Lφ\n/g48/g76/g70/g85/g82/g70/g75/g76/g83 /g55/g72/g70/g75/g81/g82/g79/g82/g74/g92 /g39/g85/g68/g90/g76/g81/g74/g38/g19/g23/g16/g19/g27/g25/g37\n© 2007 Microchip Technology Inc. DS21314G-page 25MCP601/1R/2/3/4\n/g20/g23/g16/g47/g72/g68/g71/g3/g51/g79/g68/g86/g87/g76/g70/g3/g39/g88/g68/g79/g3/g44/g81/g16/g47/g76/g81/g72/g3/g11/g51/g12/g3/g177/g3/g22/g19/g19/g3/g80/g76/g79/g3/g37/g82/g71/g92/g3/g62/g51/g39/g44/g51/g64\n/g49/g82/g87/g72/g86/g29\n/g20/g17 /g51/g76/g81/g3/g20/g3/g89/g76/g86/g88/g68/g79/g3/g76/g81/g71/g72/g91/g3/g73/g72/g68/g87/g88/g85/g72/g3/g80/g68/g92/g3/g89/g68/g85/g92/g15/g3/g69/g88/g87/g3/g80/g88/g86/g87/g3/g69/g72/g3/g79/g82/g70/g68/g87/g72/g71/g3/g90/g76/g87/g75/g3/g87/g75/g72/g3/g75/g68/g87/g70/g75/g72/g71/g3/g68/g85/g72/g68/g17\n/g21/g17 /g134/g3/g54/g76/g74/g81/g76/g73/g76/g70/g68/g81/g87/g3/g38/g75/g68/g85/g68/g70/g87/g72/g85/g76/g86/g87/g76/g70/g17\n/g22/g17 /g39/g76/g80/g72/g81/g86/g76/g82/g81/g86/g3/g39/g3/g68/g81/g71/g3/g40/g20/g3/g71/g82/g3/g81/g82/g87/g3/g76/g81/g70/g79/g88/g71/g72/g3/g80/g82/g79/g71/g3/g73/g79/g68/g86/g75/g3/g82/g85/g3/g83/g85/g82/g87/g85/g88/g86/g76/g82/g81/g86/g17/g3/g48/g82/g79/g71/g3/g73/g79/g68/g86/g75/g3/g82/g85/g3/g83/g85/g82/g87/g85/g88/g86/g76/g82/g81/g86/g3/g86/g75/g68/g79/g79/g3/g81/g82/g87/g3/g72/g91/g70/g72/g72/g71/g3/g17/g19/g20/g19/g5/g3/g83/g72/g85/g3/g86/g76/g71/g72/g17/g23/g17 /g39/g76/g80/g72/g81/g86/g76/g82/g81/g76/g81/g74/g3/g68/g81/g71/g3/g87/g82/g79/g72/g85/g68/g81/g70/g76/g81/g74/g3/g83/g72/g85/g3/g36/g54/g48/g40/g3/g60/g20/g23/g17/g24/g48/g17\n/g37/g54/g38/g29/g3/g37/g68/g86/g76/g70/g3/g39/g76/g80/g72/g81/g86/g76/g82/g81/g17/g3/g55/g75/g72/g82/g85/g72/g87/g76/g70/g68/g79/g79/g92/g3/g72/g91/g68/g70/g87/g3/g89/g68/g79/g88/g72/g3/g86/g75/g82/g90/g81/g3/g90/g76/g87/g75/g82/g88/g87/g3/g87/g82/g79/g72/g85/g68/g81/g70/g72/g86/g17/g49/g82/g87/g72/g29/g41/g82/g85/g3/g87/g75/g72/g3/g80/g82/g86/g87/g3/g70/g88/g85/g85/g72/g81/g87/g3/g83/g68/g70/g78/g68/g74/g72/g3/g71/g85/g68/g90/g76/g81/g74/g86/g15/g3/g83/g79/g72/g68/g86/g72/g3/g86/g72/g72/g3/g87/g75/g72/g3/g48/g76/g70/g85/g82/g70/g75/g76/g83/g3/g51/g68/g70/g78/g68/g74/g76/g81/g74/g3/g54/g83/g72/g70/g76/g73/g76/g70/g68/g87/g76/g82/g81/g3/g79/g82/g70/g68/g87/g72/g71/g3/g68/g87/g3\n/g75/g87/g87/g83/g29/g18/g18/g90/g90/g90/g17/g80/g76/g70/g85/g82/g70/g75/g76/g83/g17/g70/g82/g80/g18/g83/g68/g70/g78/g68/g74/g76/g81/g74\n/g56/g81/g76/g87/g86 /g44/g49/g38/g43/g40/g54\n/g39/g76/g80/g72/g81/g86/g76/g82/g81/g3/g47/g76/g80/g76/g87/g86 /g48/g44/g49 /g49/g50/g48 /g48/g36/g59\n/g49/g88/g80/g69/g72/g85/g3/g82/g73/g3/g51/g76/g81/g86 /g49 /g20/g23\n/g51/g76/g87/g70/g75 /g72 /g17/g20/g19/g19/g3/g37/g54/g38/g55/g82/g83/g3/g87/g82/g3/g54/g72/g68/g87/g76/g81/g74/g3/g51/g79/g68/g81/g72 /g36 /g177 /g177 /g17/g21/g20/g19\n/g48/g82/g79/g71/g72/g71/g3/g51/g68/g70/g78/g68/g74/g72/g3/g55/g75/g76/g70/g78/g81/g72/g86/g86 /g36/g21 /g17/g20/g20/g24 /g17/g20/g22/g19 /g17/g20/g28/g24\n/g37/g68/g86/g72/g3/g87/g82/g3/g54/g72/g68/g87/g76/g81/g74/g3/g51/g79/g68/g81/g72 /g36/g20 /g17/g19/g20/g24 /g177 /g177\n/g54/g75/g82/g88/g79/g71/g72/g85/g3/g87/g82/g3/g54/g75/g82/g88/g79/g71/g72/g85/g3/g58/g76/g71/g87/g75 /g40 /g17/g21/g28/g19 /g17/g22/g20/g19 /g17/g22/g21/g24\n/g48/g82/g79/g71/g72/g71/g3/g51/g68/g70/g78/g68/g74/g72/g3/g58/g76/g71/g87/g75 /g40/g20 /g17/g21/g23/g19 /g17/g21/g24/g19 /g17/g21/g27/g19/g50/g89/g72/g85/g68/g79/g79/g3/g47/g72/g81/g74/g87/g75 /g39 /g17/g26/g22/g24 /g17/g26/g24/g19 /g17/g26/g26/g24\n/g55/g76/g83/g3/g87/g82/g3/g54/g72/g68/g87/g76/g81/g74/g3/g51/g79/g68/g81/g72 /g47 /g17/g20/g20/g24 /g17/g20/g22/g19 /g17/g20/g24/g19\n/g47/g72/g68/g71/g3/g55/g75/g76/g70/g78/g81/g72/g86/g86 /g70 /g17/g19/g19/g27 /g17/g19/g20/g19 /g17/g19/g20/g24\n/g56/g83/g83/g72/g85/g3/g47/g72/g68/g71/g3/g58/g76/g71/g87/g75 /g69/g20 /g17/g19/g23/g24 /g17/g19/g25/g19 /g17/g19/g26/g19\n/g47/g82/g90/g72/g85/g3/g47/g72/g68/g71/g3/g58/g76/g71/g87/g75 /g69 /g17/g19/g20/g23/g17/g19/g20/g27 /g17/g19/g21/g21/g50/g89/g72/g85/g68/g79/g79/g3/g53/g82/g90/g3/g54/g83/g68/g70/g76/g81/g74/g3/g3/g134 /g72/g37 /g177 /g177 /g17/g23/g22/g19N\nE1\nDNOTE 1\n12 3\nE\nc\neBA2\nLA\nA1\nb1\nbe\n/g48/g76/g70/g85/g82/g70/g75/g76/g83/g55/g72/g70/g75/g81/g82/g79/g82/g74/g92 /g39/g85/g68/g90/g76/g81/g74 /g38/g19/g23/g16/g19/g19/g24/g37\nMCP601/1R/2/3/4\nDS21314G-page 26 © 2007 Microchip Technology Inc./g20/g23/g16/g47/g72/g68/g71/g3/g51/g79/g68/g86/g87/g76/g70/g3/g54/g80/g68/g79/g79/g3/g50/g88/g87/g79/g76/g81/g72/g3/g11/g54/g47/g12/g3/g177/g3/g49/g68/g85/g85/g82/g90/g15/g3/g22/g17/g28/g19/g3/g80/g80/g3/g37/g82/g71/g92/g3/g62/g54/g50/g44/g38/g64\n/g49/g82/g87/g72/g86/g29\n/g20/g17 /g51/g76/g81/g3/g20/g3/g89/g76/g86/g88/g68/g79/g3/g76/g81/g71/g72/g91/g3/g73/g72/g68/g87/g88/g85/g72/g3/g80/g68/g92/g3/g89/g68/g85/g92/g15/g3/g69/g88/g87/g3/g80/g88/g86/g87/g3/g69/g72/g3/g79/g82/g70/g68/g87/g72/g71/g3/g90/g76/g87/g75/g76/g81/g3/g87/g75/g72/g3/g75/g68/g87/g70/g75/g72/g71/g3/g68/g85/g72/g68/g17\n/g21/g17 /g134/g3/g54/g76/g74/g81/g76/g73/g76/g70/g68/g81/g87/g3/g38/g75/g68/g85/g68/g70/g87/g72/g85/g76/g86/g87/g76/g70/g17\n/g22/g17 /g39/g76/g80/g72/g81/g86/g76/g82/g81/g86/g3/g39/g3/g68/g81/g71/g3/g40/g20/g3/g71/g82/g3/g81/g82/g87/g3/g76/g81/g70/g79/g88/g71/g72/g3/g80/g82/g79/g71/g3/g73/g79/g68/g86/g75/g3/g82/g85/g3/g83/g85/g82/g87/g85/g88/g86/g76/g82/g81/g86/g17/g3/g48/g82/g79/g71/g3/g73/g79/g68/g86/g75/g3/g82/g85/g3/g83/g85/g82/g87/g85/g88/g86/g76/g82/g81/g86/g3/g86/g75/g68/g79/g79/g3/g81/g82/g87/g3/g72/g91/g70/g72/g72/g71/g3/g19/g17/g20/g24/g3/g80/g80/g3/g83/g72/g85/g3/g86/g76/g71/g72/g17\n/g23/g17 /g39/g76/g80/g72/g81/g86/g76/g82/g81/g76/g81/g74/g3/g68/g81/g71/g3/g87/g82/g79/g72/g85/g68/g81/g70/g76/g81/g74/g3/g83/g72/g85/g3/g36/g54/g48/g40/g3/g60/g20/g23/g17/g24/g48/g17\n/g37/g54/g38/g29 /g37/g68/g86/g76/g70/g3/g39/g76/g80/g72/g81/g86/g76/g82/g81/g17/g3/g55/g75/g72/g82/g85/g72/g87/g76/g70/g68/g79/g79/g92/g3/g72/g91/g68/g70/g87/g3/g89/g68/g79/g88/g72/g3/g86/g75/g82/g90/g81/g3/g90/g76/g87/g75/g82/g88/g87/g3/g87/g82/g79/g72/g85/g68/g81/g70/g72/g86/g17\n/g53/g40/g41/g29 /g53/g72/g73/g72/g85/g72/g81/g70/g72/g3/g39/g76/g80/g72/g81/g86/g76/g82/g81/g15/g3/g88/g86/g88/g68/g79/g79/g92/g3/g90/g76/g87/g75/g82/g88/g87/g3/g87/g82/g79/g72/g85/g68/g81/g70/g72/g15/g3/g73/g82/g85/g3/g76/g81/g73/g82/g85/g80/g68/g87/g76/g82/g81/g3/g83/g88/g85/g83/g82/g86/g72/g86/g3/g82/g81/g79/g92/g17/g49/g82/g87/g72/g29/g41/g82/g85/g3/g87/g75/g72/g3/g80/g82/g86/g87/g3/g70/g88/g85/g85/g72/g81/g87/g3/g83/g68/g70/g78/g68/g74/g72/g3/g71/g85/g68/g90/g76/g81/g74/g86/g15/g3/g83/g79/g72/g68/g86/g72/g3/g86/g72/g72/g3/g87/g75/g72/g3/g48/g76/g70/g85/g82/g70/g75/g76/g83/g3/g51/g68/g70/g78/g68/g74/g76/g81/g74/g3/g54/g83/g72/g70/g76/g73/g76/g70/g68/g87/g76/g82/g81/g3/g79/g82/g70/g68/g87/g72/g71/g3/g68/g87/g3\n/g75/g87/g87/g83/g29/g18/g18/g90/g90/g90/g17/g80/g76/g70/g85/g82/g70/g75/g76/g83/g17/g70/g82/g80/g18/g83/g68/g70/g78/g68/g74/g76/g81/g74\n/g56/g81/g76/g87/g86 /g48/g44/g47/g47/g44/g48/g40/g55/g40/g53/g54\n/g39/g76/g80/g72/g81/g86/g76/g82/g81/g3/g47/g76/g80/g76/g87/g86 /g48/g44/g49 /g49/g50/g48 /g48/g36/g59\n/g49/g88/g80/g69/g72/g85/g3/g82/g73/g3/g51/g76/g81/g86 /g49 /g20/g23\n/g51/g76/g87/g70/g75 /g72 /g20/g17/g21/g26/g3/g37/g54/g38\n/g50/g89/g72/g85/g68/g79/g79/g3/g43/g72/g76/g74/g75/g87 /g36 /g177 /g177 /g20/g17/g26/g24\n/g48/g82/g79/g71/g72/g71/g3/g51/g68/g70/g78/g68/g74/g72/g3/g55/g75/g76/g70/g78/g81/g72/g86/g86 /g36/g21 /g20/g17/g21/g24 /g177 /g177\n/g54/g87/g68/g81/g71/g82/g73/g73/g3/g3/g134 /g36/g20 /g19/g17/g20/g19 /g177 /g19/g17/g21/g24/g50/g89/g72/g85/g68/g79/g79/g3/g58/g76/g71/g87/g75 /g40 /g25/g17/g19/g19/g3/g37/g54/g38\n/g48/g82/g79/g71/g72/g71/g3/g51/g68/g70/g78/g68/g74/g72/g3/g58/g76/g71/g87/g75 /g40/g20 /g22/g17/g28/g19/g3/g37/g54/g38\n/g50/g89/g72/g85/g68/g79/g79/g3/g47/g72/g81/g74/g87/g75 /g39 /g27/g17/g25/g24/g3/g37/g54/g38\n/g38/g75/g68/g80/g73/g72/g85/g3/g11/g82/g83/g87/g76/g82/g81/g68/g79/g12 /g75 /g19/g17/g21/g24 /g177 /g19/g17/g24/g19\n/g41/g82/g82/g87/g3/g47/g72/g81/g74/g87/g75 /g47 /g19/g17/g23/g19 /g177 /g20/g17/g21/g26/g41/g82/g82/g87/g83/g85/g76/g81/g87 /g47/g20 /g20/g17/g19/g23/g3/g53/g40/g41\n/g41/g82/g82/g87/g3/g36/g81/g74/g79/g72 /g73 /g19/g131 /g177 /g27/g131\n/g47/g72/g68/g71/g3/g55/g75/g76/g70/g78/g81/g72/g86/g86 /g70 /g19/g17/g20/g26 /g177 /g19/g17/g21/g24\n/g47/g72/g68/g71/g3/g58/g76/g71/g87/g75 /g69 /g19/g17/g22/g20 /g177 /g19/g17/g24/g20\n/g48/g82/g79/g71/g3/g39/g85/g68/g73/g87/g3/g36/g81/g74/g79/g72/g3/g55/g82/g83 /g68 /g24/g131 /g177 /g20/g24/g131\n/g48/g82/g79/g71/g3/g39/g85/g68/g73/g87/g3/g36/g81/g74/g79/g72/g3/g37/g82/g87/g87/g82/g80 /g69 /g24/g131 /g177 /g20/g24/g131NOTE 1ND\nE\nE1\n1 23\nbe\nA\nA1A2\nL\nL1ch\nhα\nβφ\n/g48/g76/g70/g85/g82/g70/g75/g76/g83/g55/g72/g70/g75/g81/g82/g79/g82/g74/g92 /g39/g85/g68/g90/g76/g81/g74 /g38/g19/g23/g16/g19/g25/g24/g37\n© 2007 Microchip Technology Inc. DS21314G-page 27MCP601/1R/2/3/4\n/g20/g23/g16/g47/g72/g68/g71/g3/g51/g79/g68/g86/g87/g76/g70/g3/g55/g75/g76/g81/g3/g54/g75/g85/g76/g81/g78/g3/g54/g80/g68/g79/g79/g3/g50/g88/g87/g79/g76/g81/g72/g3/g11/g54/g55/g12/g3/g177/g3/g23/g17/g23/g3/g80/g80/g3/g37/g82/g71/g92/g3/g62/g55/g54/g54/g50/g51/g64\n/g49/g82/g87/g72/g86/g29\n/g20/g17 /g51/g76/g81/g3/g20/g3/g89/g76/g86/g88/g68/g79/g3/g76/g81/g71/g72/g91/g3/g73/g72/g68/g87/g88/g85/g72/g3/g80/g68/g92/g3/g89/g68/g85/g92/g15/g3/g69/g88/g87/g3/g80/g88/g86/g87/g3/g69/g72/g3/g79/g82/g70/g68/g87/g72/g71/g3/g90/g76/g87/g75/g76/g81/g3/g87/g75/g72/g3/g75/g68/g87/g70/g75/g72/g71/g3/g68/g85/g72/g68/g17\n/g21/g17 /g39/g76/g80/g72/g81/g86/g76/g82/g81/g86/g3/g39/g3/g68/g81/g71/g3/g40/g20/g3/g71/g82/g3/g81/g82/g87/g3/g76/g81/g70/g79/g88/g71/g72/g3/g80/g82/g79/g71/g3/g73/g79/g68/g86/g75/g3/g82/g85/g3/g83/g85/g82/g87/g85/g88/g86/g76/g82/g81/g86/g17/g3/g48/g82/g79/g71/g3/g73/g79/g68/g86/g75/g3/g82/g85/g3/g83/g85/g82/g87/g85/g88/g86/g76/g82/g81/g86/g3/g86/g75/g68/g79/g79/g3/g81/g82/g87/g3/g72/g91/g70/g72/g72/g71/g3/g19/g17/g20/g24/g3/g80/g80/g3/g83/g72/g85/g3/g86/g76/g71/g72/g17\n/g22/g17 /g39/g76/g80/g72/g81/g86/g76/g82/g81/g76/g81/g74/g3/g68/g81/g71/g3/g87/g82/g79/g72/g85/g68/g81/g70/g76/g81/g74/g3/g83/g72/g85/g3/g36/g54/g48/g40/g3/g60/g20/g23/g17/g24/g48/g17\n/g37/g54/g38/g29 /g37/g68/g86/g76/g70/g3/g39/g76/g80/g72/g81/g86/g76/g82/g81/g17/g3/g55/g75/g72/g82/g85/g72/g87/g76/g70/g68/g79/g79/g92/g3/g72/g91/g68/g70/g87/g3/g89/g68/g79/g88/g72/g3/g86/g75/g82/g90/g81/g3/g90/g76/g87/g75/g82/g88/g87/g3/g87/g82/g79/g72/g85/g68/g81/g70/g72/g86/g17\n/g53/g40/g41/g29 /g53/g72/g73/g72/g85/g72/g81/g70/g72/g3/g39/g76/g80/g72/g81/g86/g76/g82/g81/g15/g3/g88/g86/g88/g68/g79/g79/g92/g3/g90/g76/g87/g75/g82/g88/g87/g3/g87/g82/g79/g72/g85/g68/g81/g70/g72/g15/g3/g73/g82/g85/g3/g76/g81/g73/g82/g85/g80/g68/g87/g76/g82/g81/g3/g83/g88/g85/g83/g82/g86/g72/g86/g3/g82/g81/g79/g92/g17/g49/g82/g87/g72/g29/g41/g82/g85/g3/g87/g75/g72/g3/g80/g82/g86/g87/g3/g70/g88/g85/g85/g72/g81/g87/g3/g83/g68/g70/g78/g68/g74/g72/g3/g71/g85/g68/g90/g76/g81/g74/g86/g15/g3/g83/g79/g72/g68/g86/g72/g3/g86/g72/g72/g3/g87/g75/g72/g3/g48/g76/g70/g85/g82/g70/g75/g76/g83/g3/g51/g68/g70/g78/g68/g74/g76/g81/g74/g3/g54/g83/g72/g70/g76/g73/g76/g70/g68/g87/g76/g82/g81/g3/g79/g82/g70/g68/g87/g72/g71/g3/g68/g87/g3\n/g75/g87/g87/g83/g29/g18/g18/g90/g90/g90/g17/g80/g76/g70/g85/g82/g70/g75/g76/g83/g17/g70/g82/g80/g18/g83/g68/g70/g78/g68/g74/g76/g81/g74\n/g56/g81/g76/g87/g86 /g48/g44/g47/g47/g44/g48/g40/g55/g40/g53/g54\n/g39/g76/g80/g72/g81/g86/g76/g82/g81/g3/g47/g76/g80/g76/g87/g86 /g48/g44/g49 /g49/g50/g48 /g48/g36/g59\n/g49/g88/g80/g69/g72/g85/g3/g82/g73/g3/g51/g76/g81/g86 /g49 /g20/g23\n/g51/g76/g87/g70/g75 /g72 /g19/g17/g25/g24/g3/g37/g54/g38\n/g50/g89/g72/g85/g68/g79/g79/g3/g43/g72/g76/g74/g75/g87 /g36 /g177 /g177 /g20/g17/g21/g19\n/g48/g82/g79/g71/g72/g71/g3/g51/g68/g70/g78/g68/g74/g72/g3/g55/g75/g76/g70/g78/g81/g72/g86/g86 /g36/g21 /g19/g17/g27/g19 /g20/g17/g19/g19 /g20/g17/g19/g24\n/g54/g87/g68/g81/g71/g82/g73/g73/g3 /g36/g20 /g19/g17/g19/g24 /g177 /g19/g17/g20/g24/g50/g89/g72/g85/g68/g79/g79/g3/g58/g76/g71/g87/g75 /g40 /g25/g17/g23/g19/g3/g37/g54/g38\n/g48/g82/g79/g71/g72/g71/g3/g51/g68/g70/g78/g68/g74/g72/g3/g58/g76/g71/g87/g75 /g40/g20 /g23/g17/g22/g19 /g23/g17/g23/g19 /g23/g17/g24/g19\n/g48/g82/g79/g71/g72/g71/g3/g51/g68/g70/g78/g68/g74/g72/g3/g47/g72/g81/g74/g87/g75 /g39 /g23/g17/g28/g19 /g24/g17/g19/g19 /g24/g17/g20/g19\n/g41/g82/g82/g87/g3/g47/g72/g81/g74/g87/g75 /g47 /g19/g17/g23/g24 /g19/g17/g25/g19 /g19/g17/g26/g24\n/g41/g82/g82/g87/g83/g85/g76/g81/g87 /g47/g20 /g20/g17/g19/g19/g3/g53/g40/g41/g41/g82/g82/g87/g3/g36/g81/g74/g79/g72 /g73 /g19/g131 /g177 /g27/g131\n/g47/g72/g68/g71/g3/g55/g75/g76/g70/g78/g81/g72/g86/g86 /g70 /g19/g17/g19/g28 /g177 /g19/g17/g21/g19\n/g47/g72/g68/g71/g3/g58/g76/g71/g87/g75 /g69 /g19/g17/g20/g28 /g177 /g19/g17/g22/g19NOTE 1D\nN\nE\nE1\n12\ne\nb\nc\nA\nA1A2\nL1 Lφ\n/g48/g76/g70/g85/g82/g70/g75/g76/g83/g55/g72/g70/g75/g81/g82/g79/g82/g74/g92 /g39/g85/g68/g90/g76/g81/g74 /g38/g19/g23/g16/g19/g27/g26/g37\nMCP601/1R/2/3/4\nDS21314G-page 28 © 2007 Microchip Technology Inc.NOTES:\n© 2007 Microchip Technology Inc. DS21314G-page 29MCP601/1R/2/3/4\nAPPENDIX A: REVISION HISTORY\nRevision G (December 2007)\n• Updated Figure 2-15 and Figure 2-19.\n• Updated Table 3-1 and Table 3-2.\n• Updated notes to Section 1.0 “Electrical \nCharacteristics” .\n• Expanded Analog Input Absolute Maximum \nVoltage Range (applies retroactively).\n• Expanded operating VDD to a maximum of 6.0V.\n• Added Figure 2-34.• Added Section 4.1.1 “Phase Reversal” , \nSection 4.1.2 “Input Voltage and Current Lim-its”, and Section 4.1.3 “N ormal Operation” .\n• Corrected Section 6.0 “Packaging Informa-\ntion” .\nRevision F (February 2004)\n• Undocumented changes.\nRevision E (September 2003)\n• Undocumented changes.\nRevision D (April 2000)\n• Undocumented changes.\nRevision C (July 1999)\n• Undocumented changes.\nRevision B (June 1999)\n• Undocumented changes.\nRevision A (March 1999)\n• Original Release of this Document.\nMCP601/1R/2/3/4\nDS21314G-page 30 © 2007 Microchip Technology Inc.NOTES:\n© 2007 Microchip Technology Inc. DS21314G-page 31MCP601/1R/2/3/4\nPRODUCT IDENTIFICATION SYSTEM\nTo order or obtain information, e.g., on pricing or de livery, refer to the factory or the listed sales office .\n   \nDevice MCP601 Single Op Amp\nMCP601T Single Op Amp\n(Tape and Reel for SOT-23, SOIC and TSSOP)\nMCP601RT Single Op Amp\n(Tape and Reel for SOT-23-5)\nMCP602 Dual Op AmpMCP602T Dual Op Amp\n(Tape and Reel for SOIC and TSSOP)\nMCP603 Single Op Amp with Chip SelectMCP603T Single Op Amp with Chip Select\n(Tape and Reel for SOT-23, SOIC and TSSOP)\nMCP604 Quad Op AmpMCP604T Quad Op Amp\n(Tape and Reel for SOIC and TSSOP)\nTemperature Range I =  -40 °C to +85 °C\nE=  - 4 0 °C to +125 °C\nPackage OT = Plastic SOT-23, 5-lead (MCP601 only)\nCH = Plastic SOT-23, 6-lead (MCP603 only)\nP = Plastic DIP (300 mil body), 8, 14 lead\nSN = Plastic SOIC (3.90 mm body), 8 leadSL = Plastic SOIC (3.90 mm body), 14 lead\nST = Plastic TSSOP (4.4 mm body), 8, 14 leadPART NO. –X /XX\nPackage Temperature\nRangeDeviceExamples:\na) MCP601-I/P: Single Op Amp,\nIndustrial Temperature,8 lead PDIP package.\nb) MCP601-E/SN: Single Op Amp, \nExtended Temperature, \n8 lead SOIC package.\nc) MCP601T-E/ST: Tape and Reel,\nExtended Temperature,\nSingle Op Amp,\n8 lead TSSOP package\nd) MCP601RT-I/OT:Tape and Reel,\nIndustrial Temperature,\nSingle Op Amp, Rotated\n5 lead SOT-23 package.\ne) MCP601RT-E/OT:Tape and Reel,\nExtended Temperature,\nSingle Op Amp, Rotated,\n5 lead SOT-23 package.\na) MCP602-I/SN: Dual Op Amp,\nIndustrial Temperature,\n8 lead SOIC package.\nb) MCP602-E/P: Dual Op Amp,\nExtended Temperature,8 lead PDIP package.\nc) MCP602T-E/ST: Tape and Reel,\nExtended Temperature,\nDual Op Amp,8 lead TSSOP package.\na) MCP603-I/SN: Industrial Temperature,\nSingle Op Amp with Chip\nSelect, 8 lead SOIC package.\nb) MCP603-E/P: Extended Temperature,\nSingle Op Amp with Chip \nSelect, 8 lead PDIP package.\nc) MCP603T-E/ST: Tape and Reel,\nExtended Temperature,Single Op Amp with Chip\nSelect 8 lead TSSOP package.\nd) MCP603T-I/SN: Tape and Reel,\nIndustrial Temperature,Single Op Amp with Chip \nSelect, 8 lead SOIC package.\na) MCP604-I/P: Industrial Temperature,\nQuad Op Amp,14 lead PDIP package.\nb) MCP604-E/SL: Extended Temperature,\nQuad Op Amp,\n14 lead SOIC package.\nc) MCP604T-E/ST: Tape and Reel,\nExtended Temperature,\nQuad Op Amp,\n14 lead TSSOP package.\nMCP601/1R/2/3/4\nDS21314G-page 32 © 2007 Microchip Technology Inc.NOTES:\n© 2007 Microchip Technology Inc. DS21314G-page 33Information contained in this  publication regarding device\napplications and the like is prov ided only for your convenience\nand may be superseded by updates. It is your responsibility to\nensure that your application me ets with your specifications.\nMICROCHIP MAKES NO REPRESENTATIONS OR\nWARRANTIES OF ANY KIND WHETHER EXPRESS OR\nIMPLIED, WRITTEN OR ORAL, STATUTORY OR\nOTHERWISE, RELATED TO THE INFORMATION,\nINCLUDING BUT NOT LIMITED TO ITS CONDITION,\nQUALITY, PERFORMANCE, MERCHANTABILITY ORFITNESS FOR PURPOSE . Microchip disclaims all liability\narising from this information and its use. Use of Microchip\ndevices in life support and/or safe ty applications is entirely at\nthe buyer’s risk, and the buyer agrees to defend, indemnify and\nhold harmless Microchip from any and all damages, claims,\nsuits, or expenses resulting fr om such use. No licenses are\nconveyed, implicitly or ot herwise, under any Microchip\nintellectual property rights.Trademarks\nThe Microchip name and logo, the Microchip logo, Accuron, \ndsPIC, K EELOQ, KEELOQ logo, micro ID, MPLAB, PIC, \nPICmicro, PICSTART, PRO MATE, rfPIC and SmartShunt are \nregistered trademarks of Microc hip Technology Incorporated \nin the U.S.A. and other countries.\nAmpLab, FilterLab, Linear Active Thermistor, Migratable \nMemory, MXDEV, MXLAB, SEEVAL, SmartSensor and The Embedded Control Solutions Company are registered \ntrademarks of Microchip Te chnology Incorporated in the \nU.S.A.\nAnalog-for-the-Digital Age, A pplication Maestro, CodeGuard, \ndsPICDEM, dsPICDEM.net, dsPICworks, dsSPEAK, ECAN, ECONOMONITOR, FanSense, FlexROM, fuzzyLAB, \nIn-Circuit Serial Programming,  ICSP, ICEPIC, Mindi, MiWi, \nMPASM, MPLAB Certified logo, MPLIB, MPLINK, PICkit, PICDEM, PICDEM.net, PICLAB, PICtail, PowerCal, \nPowerInfo, PowerMate, PowerTool, REAL ICE, rfLAB, Select \nMode, Smart Serial, SmartTel, Total Endurance, UNI/O, WiperLock and ZENA are trademarks of Microchip \nTechnology Incorporated in the U.S.A. and other countries.\nSQTP is a service mark of Mi crochip Technology Incorporated \nin the U.S.A.\nAll other trademarks mentioned herein are property of their \nrespective companies.\n© 2007, Microchip Technology Incorporated, Printed in the \nU.S.A., All Rights Reserved.\n Printed on recycled paper.\nNote the following details of the code protection feature on Microchip devices:\n• Microchip products meet the specification cont ained in their particular Microchip Data Sheet.\n• Microchip believes that its family of products is one of the mo st secure families of its kind on the market today, when used i n the \nintended manner and under normal conditions.\n• There are dishonest and possibly illegal meth ods used to breach the code protection fe ature. All of these methods, to our \nknowledge, require using the Microchip pr oducts in a manner outside the operating specif ications contained in Microchip’s Data \nSheets. Most likely, the person doing so is engaged in theft of intellectual property.\n• Microchip is willing to work with the customer  who is concerned about the integrity of their code.\n• Neither Microchip nor any other semiconduc tor manufacturer can guarantee the security of their code. Code protection does not \nmean that we are guaranteeing the product as “unbreakable.”\nCode protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of  our\nproducts. Attempts to break Microchip’s c ode protection feature may be a violation of  the Digital Millennium  Copyright Act. If such acts\nallow unauthorized access to your softwa re or other copyrighted work, you may have a right to sue for relief under that Act.\nMicrochip received ISO/TS-16949:2002 certification for its worldwide \nheadquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company’s quality system processes and procedures are for its PIC\n® MCUs and dsPIC® DSCs, K EELOQ® code hopping \ndevices, Serial EEPROMs, microperi pherals, nonvolatile memory and \nanalog products. In addition, Microchip’s quality system for the design and manufacture of development systems is ISO 9001:2000 certified.\n\nDS21314G-page 34 © 2007 Microchip Technology Inc.AMERICAS\nCorporate Office\n2355 West Chandler Blvd.\nChandler, AZ  85224-6199\nTel:  480-792-7200  \nFax:  480-792-7277Technical Support: \nhttp://support.microchip.com\nWeb Address: www.microchip.com\nAtlanta\nDuluth, GA \nTel: 678-957-9614 Fax: 678-957-1455\nBoston\nWestborough, MA  \nTel: 774-760-0087 Fax: 774-760-0088\nChicago\nItasca, IL  \nTel: 630-285-0071 Fax: 630-285-0075\nDallas\nAddison, TX \nTel: 972-818-7423  Fax: 972-818-2924\nDetroit\nFarmington Hills, MI \nTel: 248-538-2250Fax: 248-538-2260\nKokomo\nKokomo, IN \nTel: 765-864-8360Fax: 765-864-8387\nLos Angeles\nMission Viejo, CA Tel: 949-462-9523  \nFax: 949-462-9608\nSanta Clara\nSanta Clara, CA \nTel: 408-961-6444\nFax: 408-961-6445\nToronto\nMississauga, Ontario, \nCanada\nTel: 905-673-0699  \nFax:  905-673-6509ASIA/PACIFIC\nAsia Pacific OfficeSuites 3707-14, 37th FloorTower 6, The Gateway\nHarbour City, Kowloon\nHong KongTel: 852-2401-1200\nFax: 852-2401-3431\nAustralia - Sydney\nTel: 61-2-9868-6733\nFax: 61-2-9868-6755\nChina - Beijing\nTel: 86-10-8528-2100 \nFax: 86-10-8528-2104\nChina - Chengdu\nTel: 86-28-8665-5511\nFax: 86-28-8665-7889\nChina - Fuzhou\nTel: 86-591-8750-3506  \nFax: 86-591-8750-3521\nChina - Hong Kong SAR\nTel: 852-2401-1200  \nFax: 852-2401-3431\nChina - Nanjing\nTel: 86-25-8473-2460\nFax: 86-25-8473-2470\nChina - Qingdao\nTel: 86-532-8502-7355\nFax: 86-532-8502-7205\nChina - Shanghai\nTel: 86-21-5407-5533  \nFax: 86-21-5407-5066\nChina - Shenyang\nTel: 86-24-2334-2829\nFax: 86-24-2334-2393\nChina - Shenzhen\nTel: 86-755-8203-2660 \nFax: 86-755-8203-1760\nChina - Shunde\nTel: 86-757-2839-5507 Fax: 86-757-2839-5571\nChina - Wuhan\nTel: 86-27-5980-5300Fax: 86-27-5980-5118\nChina - Xian\nTel: 86-29-8833-7252Fax: 86-29-8833-7256ASIA/PACIFIC\nIndia - Bangalore\nTel: 91-80-4182-8400 \nFax: 91-80-4182-8422\nIndia - New Delhi\nTel: 91-11-4160-8631\nFax: 91-11-4160-8632\nIndia - Pune\nTel: 91-20-2566-1512\nFax: 91-20-2566-1513\nJapan - Yokohama\nTel: 81-45-471- 6166  \nFax: 81-45-471-6122\nKorea - Daegu\nTel: 82-53-744-4301\nFax: 82-53-744-4302\nKorea - Seoul\nTel: 82-2-554-7200\nFax: 82-2-558-5932 or \n82-2-558-5934\nMalaysia - Kuala Lumpur\nTel: 60-3-6201-9857\nFax: 60-3-6201-9859\nMalaysia - Penang\nTel: 60-4-227-8870\nFax: 60-4-227-4068\nPhilippines - Manila\nTel: 63-2-634-9065\nFax: 63-2-634-9069\nSingapore\nTel:  65-6334-8870\nFax: 65-6334-8850\nTaiwan - Hsin Chu\nTel: 886-3-572-9526Fax: 886-3-572-6459\nTaiwan - Kaohsiung\nTel: 886-7-536-4818\nFax: 886-7-536-4803\nTaiwan - Taipei\nTel: 886-2-2500-6610  \nFax: 886-2-2508-0102\nThailand - Bangkok\nTel: 66-2-694-1351Fax: 66-2-694-1350EUROPE\nAustria - WelsTel: 43-7242-2244-39Fax: 43-7242-2244-393\nDenmark - Copenhagen\nTel: 45-4450-2828 \nFax: 45-4485-2829\nFrance - Paris\nTel: 33-1-69-53-63-20  \nFax: 33-1-69-30-90-79\nGermany - Munich\nTel: 49-89-627-144-0 \nFax: 49-89-627-144-44\nItaly - Milan \nTel: 39-0331-742611  \nFax: 39-0331-466781\nNetherlands - Drunen\nTel: 31-416-690399 Fax: 31-416-690340\nSpain - Madrid\nTel: 34-91-708-08-90\nFax: 34-91-708-08-91\nUK - Wokingham\nTel: 44-118-921-5869\nFax: 44-118-921-5820WORLDWIDE  SALES  AND SERVICE\n10/05/07\n'}]
!==============================================================================!
### Component Summary: MCP601T-I/OT

**Manufacturer:** Microchip Technology Inc.  
**Product Code:** MCP601T-I/OT

#### Key Specifications:
- **Voltage Ratings:**
  - Supply Voltage (VDD): 2.7V to 6.0V
- **Current Ratings:**
  - Quiescent Current per Amplifier: 230 µA (typical)
  - Output Short Circuit Current: ±30 mA (max)
- **Power Consumption:**
  - Low quiescent current of 230 µA per amplifier, making it suitable for battery-operated devices.
- **Operating Temperature Range:**
  - Industrial: -40°C to +85°C
  - Extended: -40°C to +125°C
- **Package Type:**
  - 5-lead SOT-23 (for MCP601T)
- **Special Features:**
  - Rail-to-Rail Output
  - Unity-Gain Stable
  - Low Input Bias Current
  - Chip Select (CS) functionality for MCP603 variant
- **Moisture Sensitive Level (MSL):**
  - MSL Level: 1 (JEDEC J-STD-020E)

#### Description:
The MCP601 is a low-power operational amplifier (op-amp) designed for a wide range of applications. It features a single-supply operation with a voltage range from 2.7V to 6.0V and provides rail-to-rail output, allowing it to utilize the full range of the supply voltage. The device is unity-gain stable and has a typical gain bandwidth product of 2.8 MHz, making it suitable for various signal processing tasks.

#### Typical Applications:
- **Portable Equipment:** Ideal for battery-powered devices due to low power consumption.
- **A/D Converter Driver:** Can be used to drive analog-to-digital converters effectively.
- **Photo Diode Pre-amplifier:** Suitable for amplifying signals from photo diodes in optical applications.
- **Analog Filters:** Can be utilized in designing active filters for signal conditioning.
- **Data Acquisition Systems:** Useful in systems that require precise analog signal processing.
- **Sensor Interface:** Can interface with various sensors, providing necessary amplification and signal conditioning.

The MCP601 family of op-amps is versatile and can be used in applications ranging from consumer electronics to industrial instrumentation, making it a valuable component in modern electronic designs.