*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 25000000
Simulation Instructions: 25000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs /home/harshraj/EE/Courses/CS683/PA2-race-of-the-prefetcher/traces/603.bwaves_s-1740B.champsimtrace.xz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
cpu0_L2C Stream Prefetcher  3 4
WARNING: The extended signature CACHE::prefetch_line(ip, base_addr, pf_addr, fill_this_level, prefetch_metadata) is deprecated.
WARNING: Use CACHE::prefetch_line(pf_addr, fill_this_level, prefetch_metadata) instead.
Heartbeat CPU 0 instructions: 10000001 cycles: 3642288 heartbeat IPC: 2.74553 cumulative IPC: 2.74553 (Simulation time: 0 hr 0 min 36 sec) 
Heartbeat CPU 0 instructions: 20000001 cycles: 7284434 heartbeat IPC: 2.74563 cumulative IPC: 2.74558 (Simulation time: 0 hr 1 min 21 sec) 

Warmup complete CPU 0 instructions: 25000001 cycles: 9105488 (Simulation time: 0 hr 1 min 42 sec) 

Heartbeat CPU 0 instructions: 30000003 cycles: 23446416 heartbeat IPC: 0.618736 cumulative IPC: 0.348653 (Simulation time: 0 hr 2 min 49 sec) 
Heartbeat CPU 0 instructions: 40000001 cycles: 52131672 heartbeat IPC: 0.348611 cumulative IPC: 0.348625 (Simulation time: 0 hr 4 min 48 sec) 
Heartbeat CPU 0 instructions: 50000001 cycles: 80807291 heartbeat IPC: 0.348728 cumulative IPC: 0.348666 (Simulation time: 0 hr 6 min 23 sec) 
Finished CPU 0 instructions: 25000000 cycles: 71701803 cumulative IPC: 0.348666 (Simulation time: 0 hr 6 min 23 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.348666 instructions: 25000000 cycles: 71701803
cpu0_DTLB TOTAL     ACCESS:    7858478  HIT:    7829280  MISS:      29198
cpu0_DTLB LOAD      ACCESS:    7302985  HIT:    7278648  MISS:      24337
cpu0_DTLB RFO       ACCESS:     555493  HIT:     550632  MISS:       4861
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 73.7134 cycles
cpu0_ITLB TOTAL     ACCESS:    2203870  HIT:    2203870  MISS:          0
cpu0_ITLB LOAD      ACCESS:    2203870  HIT:    2203870  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:      29198  HIT:      21774  MISS:       7424
cpu0_STLB LOAD      ACCESS:      24337  HIT:      17103  MISS:       7234
cpu0_STLB RFO       ACCESS:       4861  HIT:       4671  MISS:        190
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 253.726 cycles
cpu0_L1D TOTAL     ACCESS:    7902396  HIT:    7402144  MISS:     500252
cpu0_L1D LOAD      ACCESS:    6505902  HIT:    6018275  MISS:     487627
cpu0_L1D RFO       ACCESS:    1389070  HIT:    1376889  MISS:      12181
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:       7424  HIT:       6980  MISS:        444
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 1163.25 cycles
cpu0_L2C TOTAL     ACCESS:    1225786  HIT:     724229  MISS:     501557
cpu0_L2C LOAD      ACCESS:     487627  HIT:      24494  MISS:     463133
cpu0_L2C RFO       ACCESS:      12181  HIT:          0  MISS:      12181
cpu0_L2C PREFETCH  ACCESS:     713167  HIT:     686944  MISS:      26223
cpu0_L2C WRITEBACK ACCESS:      12367  HIT:      12367  MISS:          0
cpu0_L2C TRANSLATION ACCESS:        444  HIT:        424  MISS:         20
cpu0_L2C PREFETCH  REQUESTED:     768558  ISSUED:     736279  USEFUL:      25290  USELESS:        951
cpu0_L2C AVERAGE MISS LATENCY: 1200.52 cycles
LLC TOTAL     ACCESS:     528700  HIT:      26251  MISS:     502449
LLC LOAD      ACCESS:     463133  HIT:        246  MISS:     462887
LLC RFO       ACCESS:      12181  HIT:          0  MISS:      12181
LLC PREFETCH  ACCESS:      41195  HIT:      13833  MISS:      27362
LLC WRITEBACK ACCESS:      12171  HIT:      12168  MISS:          3
LLC TRANSLATION ACCESS:         20  HIT:          4  MISS:         16
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 1216.77 cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:         18  ROW_BUFFER_MISS:     502428
 DBUS AVG_CONGESTED_CYCLE:    3.99964
 WQ ROW_BUFFER_HIT:       2766  ROW_BUFFER_MISS:       9555  FULL:          0


CPU 0 Branch Prediction Accuracy: 62.4635% MPKI: 9.3696 Average ROB Occupancy at Mispredict: 291.171
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 9.3696
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0
