Format:	Opcode	Instr	AddrMd	SrcA	SrcB	Dest	ALUOp

69	adc	imm	dp	A	A	0
65	adc	zpg	dp	A	A	0
75	adc	zpx	dp	A	A	0
6D	adc	abs	dp	A	A	0
7D	adc	abx	dp	A	A	0
79	adc	aby	dp	A	A	0
61	adc	idx	dp	A	A	0
71	adc	idy	dp	A	A	0

29	and	imm	dp	A	A	3
25	and	zpg	dp	A	A	3
35	and	zpx	dp	A	A	3
2D	and	abs	dp	A	A	3
3D	and	abx	dp	A	A	3
39	and	aby	dp	A	A	3
21	and	idx	dp	A	A	3
31	and	idy	dp	A	A	3

0A	asl	acc	A	_	A	7
06	asl	zpg	dp	_	A	7
16	asl	zpx	dp	_	A	7
0E	asl	abs	dp	_	A	7
1E	asl	abx	dp	_	A	7

24	bit	zpg	dp	A	_	A
2C	bit	abs	dp	A	_	A

C9	cmp	imm	dp	A	_	1
C5	cmp	zpg	dp	A	_	1
D5	cmp	zpx	dp	A	_	1
CD	cmp	abs	dp	A	_	1
DD	cmp	abx	dp	A	_	1
D9	cmp	aby	dp	A	_	1
C1	cmp	idx	dp	A	_	1
D1	cmp	idy	dp	A	_	1

E0	cpx	imm	dp	X	_	1
E4	cpx	zpg	dp	X	_	1
EC	cpx	abs	dp	X	_	1

C0	cpy	imm	dp	Y	_	1
C4	cpy	zpg	dp	Y	_	1
CC	cpy	abs	dp	Y	_	1

C6	dec	zpg	dp	_	mem	6
D6	dec	zpx	dp	_	mem	6
CE	dec	abs	dp	_	mem	6
DE	dec	abx	dp	_	mem	6

49	eor	imm	dp	A	A	4
45	eor	zpg	dp	A	A	4
55	eor	zpx	dp	A	A	4
4D	eor	abs	dp	A	A	4
5D	eor	abx	dp	A	A	4
59	eor	aby	dp	A	A	4
41	eor	idx	dp	A	A	4
51	eor	idy	dp	A	A	4

E6	inc	zpg	dp	_	mem	5
F6	inc	zpx	dp	_	mem	5
EE	inc	abs	dp	_	mem	5
FE	inc	abx	dp	_	mem	5

4C	jmp	abs	_	_	_	7
6C	jmp	ind	_	_	_	7

20	jsr	abs	_	_	_	7

A9	lda	imm	dp	_	A	5
A5	lda	zpg	dp	_	A	5
B5	lda	zpx	dp	_	A	5
AD	lda	abs	dp	_	A	5
BD	lda	abx	dp	_	A	5
B9	lda	aby	dp	_	A	5
A1	lda	idx	dp	_	A	5
B1	lda	idy	dp	_	A	5

A2	ldx	imm	dp	_	X	5
A6	ldx	zpg	dp	_	X	5
B6	ldx	zpy	dp	_	X	5
AE	ldx	abs	dp	_	X	5
BE	ldx	aby	dp	_	X	5

A0	ldy	imm	dp	_	Y	5
A4	ldy	zpg	dp	_	Y	5
B4	ldy	zpx	dp	_	Y	5
AC	ldy	abs	dp	_	Y	5
BC	ldy	abx	dp	_	Y	5

4A	lsr	acc	A	_	A	9 # ASSUMES C_IN=0
46	lsr	zpg	dp	_	A	9
56	lsr	zpx	dp	_	A	9
4E	lsr	abs	dp	_	A	9
5E	lsr	abx	dp	_	A	9

09	ora	imm	dp	A	A	2
05	ora	zpg	dp	A	A	2
15	ora	zpx	dp	A	A	2
0D	ora	abs	dp	A	A	2
1D	ora	abx	dp	A	A	2
19	ora	aby	dp	A	A	2
01	ora	idx	dp	A	A	2
11	ora	idy	dp	A	A	2

2A	rol	acc	A	_	A	8
26	rol	zpg	dp	_	A	8
36	rol	zpx	dp	_	A	8
2E	rol	abs	dp	_	A	8
3E	rol	abx	dp	_	A	8

6a	ror	acc	A	_	A	9
66	ror	zpg	dp	_	A	9
76	ror	zpx	dp	_	A	9
6e	ror	abs	dp	_	A	9
7e	ror	abx	dp	_	A	9

E9	sbc	imm	dp	A	A	1
E5	sbc	zpg	dp	A	A	1
F5	sbc	zpx	dp	A	A	1
ED	sbc	abs	dp	A	A	1
FD	sbc	abx	dp	A	A	1
F9	sbc	aby	dp	A	A	1
E1	sbc	idx	dp	A	A	1
F1	sbc	idy	dp	A	A	1

85	sta	zpg	A	_	mem	5
95	sta	zpx	A	_	mem	5
8D	sta	abs	A	_	mem	5
9D	sta	abx	A	_	mem	5
99	sta	aby	A	_	mem	5
81	sta	idx	A	_	mem	5
91	sta	idy	A	_	mem	5

86	stx	zpg	X	_	mem	5
96	stx	zpy	X	_	mem	5
8E	stx	abs	X	_	mem	5

84	sty	zpg	Y	_	mem	5
94	sty	zpx	Y	_	mem	5
8C	sty	abs	Y	_	mem	5

00	brk	imm	FIXME
EA	nop	imm	A	A	_	1
18	clc	imp	A	A	_	1
38	sec	imp	A	A	_	b
58	cli	imp	A	A	_	1
78	sei	imp	A	A	_	1
b8	clv	imp	A	A	_	1
d8	cld	imp	A	A	_	1
f8	sed	imp	A	A	_	1
aa	tax	imp	A	_	X	5*
8a	txa	imp	X	_	A	5*
ca	dex	imp	X	X	X	6
e8	inx	imp	X	X	X	5
98	tya	imp	Y	_	A	5*
a8	tay	imp	A	_	Y	5*
88	dey	imp	Y	Y	Y	6
c8	iny	imp	Y	Y	Y	5
10	bpl	imm	dp	_	PC	5*
30	bmi	imm	dp	_	PC	5*
50	bvc	imm	dp	_	PC	5*
70	bvs	imm	dp	_	PC	5*
90	bcc	imm	dp	_	PC	5*
B0	bcs	imm	dp	_	PC	5*
D0	bne	imm	dp	_	PC	5*
f0	beq	imm	dp	_	PC	5*
9a	txs	imp	X	_	mem	5*
ba	tsx	imp	dp	_	X	5*
48	pha	imp	A	_	mem	5*
68	pla	imp	dp	_	A	5*
08	php	imp	PS	_	mem	5*
28	plp	imp	dp	_	PS	5*

FIXME: * carry_in needs to be set to zero
