#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sat Aug  1 23:13:32 2020
# Process ID: 12020
# Current directory: C:/Users/81330/Desktop/FPGA/QSPI
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6916 C:\Users\81330\Desktop\FPGA\QSPI\QSPI.xpr
# Log file: C:/Users/81330/Desktop/FPGA/QSPI/vivado.log
# Journal file: C:/Users/81330/Desktop/FPGA/QSPI\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/81330/Desktop/FPGA/QSPI/QSPI.xpr
update_compile_order -fileset sources_1
report_ip_status -name ip_status 
add_files -norecurse -scan_for_includes C:/Users/81330/Desktop/FPGA/SEA/SEA/Examples/FPGA/4.Module-Interface/Mini-HDMI-Interface/HDMI_Demo/HDMI_Demo.srcs/sources_1/new/Driver_HDMI.v
update_compile_order -fileset sources_1
add_files -norecurse -scan_for_includes C:/Users/81330/Desktop/FPGA/SEA/SEA/Examples/FPGA/4.Module-Interface/Mini-HDMI-Interface/HDMI_Demo/HDMI_Demo.srcs/sources_1/new/Video_Generator.v
update_compile_order -fileset sources_1
set_property  ip_repo_paths  C:/Users/81330/Desktop/FPGA/SEA/SEA/Examples/FPGA/4.Module-Interface/Mini-HDMI-Interface/HDMI_Demo/HDMI_Demo.srcs/sources_1/ip/Picture_B_Rom [current_project]
update_ip_catalog
set_property  ip_repo_paths  {c:/Users/81330/Desktop/FPGA/SEA/SEA/Examples/FPGA/4.Module-Interface/Mini-HDMI-Interface/HDMI_Demo/HDMI_Demo.srcs/sources_1/ip/Picture_B_Rom C:/Users/81330/Desktop/FPGA/SEA/SEA/Examples/FPGA/4.Module-Interface/Mini-HDMI-Interface/HDMI_Demo/HDMI_Demo.srcs/sources_1/ip/Picture_G_Rom} [current_project]
update_ip_catalog
set_property  ip_repo_paths  {c:/Users/81330/Desktop/FPGA/SEA/SEA/Examples/FPGA/4.Module-Interface/Mini-HDMI-Interface/HDMI_Demo/HDMI_Demo.srcs/sources_1/ip/Picture_B_Rom c:/Users/81330/Desktop/FPGA/SEA/SEA/Examples/FPGA/4.Module-Interface/Mini-HDMI-Interface/HDMI_Demo/HDMI_Demo.srcs/sources_1/ip/Picture_G_Rom C:/Users/81330/Desktop/FPGA/SEA/SEA/Examples/FPGA/4.Module-Interface/Mini-HDMI-Interface/HDMI_Demo/HDMI_Demo.srcs/sources_1/ip/Picture_R_Rom} [current_project]
update_ip_catalog
set_property  ip_repo_paths  {c:/Users/81330/Desktop/FPGA/SEA/SEA/Examples/FPGA/4.Module-Interface/Mini-HDMI-Interface/HDMI_Demo/HDMI_Demo.srcs/sources_1/ip/Picture_B_Rom c:/Users/81330/Desktop/FPGA/SEA/SEA/Examples/FPGA/4.Module-Interface/Mini-HDMI-Interface/HDMI_Demo/HDMI_Demo.srcs/sources_1/ip/Picture_G_Rom c:/Users/81330/Desktop/FPGA/SEA/SEA/Examples/FPGA/4.Module-Interface/Mini-HDMI-Interface/HDMI_Demo/HDMI_Demo.srcs/sources_1/ip/Picture_R_Rom C:/Users/81330/Desktop/FPGA/SEA/SEA/Examples/FPGA/4.Module-Interface/Mini-HDMI-Interface/HDMI_Demo/HDMI_Demo.srcs/sources_1/ip/rgb2dvi_0} [current_project]
update_ip_catalog
update_ip_catalog -add_ip C:/Users/81330/Desktop/FPGA/SEA/SEA/Examples/FPGA/4.Module-Interface/Mini-HDMI-Interface/HDMI_Demo/HDMI_Demo.srcs/sources_1/ip/Picture_B_Rom/Picture_B_Rom.xml -repo_path c:/Users/81330/Desktop/FPGA/SEA/SEA/Examples/FPGA/4.Module-Interface/Mini-HDMI-Interface/HDMI_Demo/HDMI_Demo.srcs/sources_1/ip/Picture_B_Rom
update_ip_catalog -add_ip C:/Users/81330/Desktop/FPGA/SEA/SEA/Examples/FPGA/4.Module-Interface/Mini-HDMI-Interface/HDMI_Demo/HDMI_Demo.srcs/sources_1/ip/Picture_G_Rom/Picture_G_Rom.xml -repo_path c:/Users/81330/Desktop/FPGA/SEA/SEA/Examples/FPGA/4.Module-Interface/Mini-HDMI-Interface/HDMI_Demo/HDMI_Demo.srcs/sources_1/ip/Picture_G_Rom
update_ip_catalog -add_ip C:/Users/81330/Desktop/FPGA/SEA/SEA/Examples/FPGA/4.Module-Interface/Mini-HDMI-Interface/HDMI_Demo/HDMI_Demo.srcs/sources_1/ip/Picture_R_Rom/Picture_R_Rom.xml -repo_path c:/Users/81330/Desktop/FPGA/SEA/SEA/Examples/FPGA/4.Module-Interface/Mini-HDMI-Interface/HDMI_Demo/HDMI_Demo.srcs/sources_1/ip/Picture_R_Rom
update_ip_catalog -add_ip C:/Users/81330/Desktop/FPGA/SEA/SEA/Examples/FPGA/4.Module-Interface/Mini-HDMI-Interface/HDMI_Demo/HDMI_Demo.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0.xml -repo_path c:/Users/81330/Desktop/FPGA/SEA/SEA/Examples/FPGA/4.Module-Interface/Mini-HDMI-Interface/HDMI_Demo/HDMI_Demo.srcs/sources_1/ip/rgb2dvi_0
add_files -norecurse -scan_for_includes C:/Users/81330/Desktop/FPGA/SEA/SEA/Examples/FPGA/4.Module-Interface/Mini-HDMI-Interface/HDMI_Demo/HDMI_Demo.srcs/sources_1/new/HDMI_Demo.v
update_compile_order -fileset sources_1
report_ip_status -name ip_status 
report_ip_status -name ip_status 
report_ip_status -name ip_status 
report_ip_status -name ip_status 
set_property  ip_repo_paths  {c:/Users/81330/Desktop/FPGA/SEA/SEA/Examples/FPGA/4.Module-Interface/Mini-HDMI-Interface/HDMI_Demo/HDMI_Demo.srcs/sources_1/ip/Picture_B_Rom c:/Users/81330/Desktop/FPGA/SEA/SEA/Examples/FPGA/4.Module-Interface/Mini-HDMI-Interface/HDMI_Demo/HDMI_Demo.srcs/sources_1/ip/Picture_G_Rom c:/Users/81330/Desktop/FPGA/SEA/SEA/Examples/FPGA/4.Module-Interface/Mini-HDMI-Interface/HDMI_Demo/HDMI_Demo.srcs/sources_1/ip/Picture_R_Rom c:/Users/81330/Desktop/FPGA/SEA/SEA/Examples/FPGA/4.Module-Interface/Mini-HDMI-Interface/HDMI_Demo/HDMI_Demo.srcs/sources_1/ip/rgb2dvi_0 C:/Users/81330/Desktop/FPGA/QSPI/QSPI.ip_user_files/ip/Picture_B_Rom} [current_project]
update_ip_catalog
set_property  ip_repo_paths  {c:/Users/81330/Desktop/FPGA/SEA/SEA/Examples/FPGA/4.Module-Interface/Mini-HDMI-Interface/HDMI_Demo/HDMI_Demo.srcs/sources_1/ip/Picture_B_Rom c:/Users/81330/Desktop/FPGA/SEA/SEA/Examples/FPGA/4.Module-Interface/Mini-HDMI-Interface/HDMI_Demo/HDMI_Demo.srcs/sources_1/ip/Picture_G_Rom c:/Users/81330/Desktop/FPGA/SEA/SEA/Examples/FPGA/4.Module-Interface/Mini-HDMI-Interface/HDMI_Demo/HDMI_Demo.srcs/sources_1/ip/Picture_R_Rom c:/Users/81330/Desktop/FPGA/SEA/SEA/Examples/FPGA/4.Module-Interface/Mini-HDMI-Interface/HDMI_Demo/HDMI_Demo.srcs/sources_1/ip/rgb2dvi_0 c:/Users/81330/Desktop/FPGA/QSPI/QSPI.ip_user_files/ip/Picture_B_Rom C:/Users/81330/Desktop/FPGA/QSPI/QSPI.ip_user_files/ip/Picture_G_Rom} [current_project]
update_ip_catalog
set_property  ip_repo_paths  {c:/Users/81330/Desktop/FPGA/SEA/SEA/Examples/FPGA/4.Module-Interface/Mini-HDMI-Interface/HDMI_Demo/HDMI_Demo.srcs/sources_1/ip/Picture_B_Rom c:/Users/81330/Desktop/FPGA/SEA/SEA/Examples/FPGA/4.Module-Interface/Mini-HDMI-Interface/HDMI_Demo/HDMI_Demo.srcs/sources_1/ip/Picture_G_Rom c:/Users/81330/Desktop/FPGA/SEA/SEA/Examples/FPGA/4.Module-Interface/Mini-HDMI-Interface/HDMI_Demo/HDMI_Demo.srcs/sources_1/ip/Picture_R_Rom c:/Users/81330/Desktop/FPGA/SEA/SEA/Examples/FPGA/4.Module-Interface/Mini-HDMI-Interface/HDMI_Demo/HDMI_Demo.srcs/sources_1/ip/rgb2dvi_0 c:/Users/81330/Desktop/FPGA/QSPI/QSPI.ip_user_files/ip/Picture_B_Rom c:/Users/81330/Desktop/FPGA/QSPI/QSPI.ip_user_files/ip/Picture_G_Rom C:/Users/81330/Desktop/FPGA/QSPI/QSPI.ip_user_files/ip/Picture_R_Rom} [current_project]
update_ip_catalog
set_property  ip_repo_paths  {c:/Users/81330/Desktop/FPGA/SEA/SEA/Examples/FPGA/4.Module-Interface/Mini-HDMI-Interface/HDMI_Demo/HDMI_Demo.srcs/sources_1/ip/Picture_B_Rom c:/Users/81330/Desktop/FPGA/SEA/SEA/Examples/FPGA/4.Module-Interface/Mini-HDMI-Interface/HDMI_Demo/HDMI_Demo.srcs/sources_1/ip/Picture_G_Rom c:/Users/81330/Desktop/FPGA/SEA/SEA/Examples/FPGA/4.Module-Interface/Mini-HDMI-Interface/HDMI_Demo/HDMI_Demo.srcs/sources_1/ip/Picture_R_Rom c:/Users/81330/Desktop/FPGA/SEA/SEA/Examples/FPGA/4.Module-Interface/Mini-HDMI-Interface/HDMI_Demo/HDMI_Demo.srcs/sources_1/ip/rgb2dvi_0 c:/Users/81330/Desktop/FPGA/QSPI/QSPI.ip_user_files/ip/Picture_B_Rom c:/Users/81330/Desktop/FPGA/QSPI/QSPI.ip_user_files/ip/Picture_G_Rom c:/Users/81330/Desktop/FPGA/QSPI/QSPI.ip_user_files/ip/Picture_R_Rom C:/Users/81330/Desktop/FPGA/QSPI/QSPI.ip_user_files/ip/rgb2dvi_0} [current_project]
update_ip_catalog
update_ip_catalog -add_ip C:/Users/81330/Desktop/FPGA/SEA/SEA/Examples/FPGA-IP/Mini-HDMI-IP/IP/RGB2DVI_IP/component.xml -repo_path c:/Users/81330/Desktop/FPGA/QSPI/QSPI.ip_user_files/ip/Picture_B_Rom
create_ip -name rgb2dvi -vendor digilentinc.com -library ip -version 1.2 -module_name rgb2dvi_0 -dir c:/Users/81330/Desktop/FPGA/QSPI/QSPI.srcs/sources_1/ip
generate_target {instantiation_template} [get_files c:/Users/81330/Desktop/FPGA/QSPI/QSPI.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0.xci]
generate_target all [get_files  c:/Users/81330/Desktop/FPGA/QSPI/QSPI.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0.xci]
catch { config_ip_cache -export [get_ips -all rgb2dvi_0] }
export_ip_user_files -of_objects [get_files c:/Users/81330/Desktop/FPGA/QSPI/QSPI.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/Users/81330/Desktop/FPGA/QSPI/QSPI.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0.xci]
launch_runs -jobs 6 rgb2dvi_0_synth_1
export_simulation -of_objects [get_files c:/Users/81330/Desktop/FPGA/QSPI/QSPI.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0.xci] -directory C:/Users/81330/Desktop/FPGA/QSPI/QSPI.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/81330/Desktop/FPGA/QSPI/QSPI.ip_user_files -ipstatic_source_dir C:/Users/81330/Desktop/FPGA/QSPI/QSPI.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/81330/Desktop/FPGA/QSPI/QSPI.cache/compile_simlib/modelsim} {questa=C:/Users/81330/Desktop/FPGA/QSPI/QSPI.cache/compile_simlib/questa} {riviera=C:/Users/81330/Desktop/FPGA/QSPI/QSPI.cache/compile_simlib/riviera} {activehdl=C:/Users/81330/Desktop/FPGA/QSPI/QSPI.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name Picture_R_Rom -dir c:/Users/81330/Desktop/FPGA/QSPI/QSPI.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {Picture_R_Rom} CONFIG.Memory_Type {Single_Port_ROM} CONFIG.Write_Width_A {8} CONFIG.Write_Depth_A {10000} CONFIG.Read_Width_A {8} CONFIG.Write_Width_B {8} CONFIG.Read_Width_B {8} CONFIG.Load_Init_File {true} CONFIG.Coe_File {F:/matlab/bin/SEU_Picture_R_Rom.coe} CONFIG.Port_A_Write_Rate {0}] [get_ips Picture_R_Rom]
generate_target {instantiation_template} [get_files c:/Users/81330/Desktop/FPGA/QSPI/QSPI.srcs/sources_1/ip/Picture_R_Rom/Picture_R_Rom.xci]
generate_target all [get_files  c:/Users/81330/Desktop/FPGA/QSPI/QSPI.srcs/sources_1/ip/Picture_R_Rom/Picture_R_Rom.xci]
catch { config_ip_cache -export [get_ips -all Picture_R_Rom] }
export_ip_user_files -of_objects [get_files c:/Users/81330/Desktop/FPGA/QSPI/QSPI.srcs/sources_1/ip/Picture_R_Rom/Picture_R_Rom.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/Users/81330/Desktop/FPGA/QSPI/QSPI.srcs/sources_1/ip/Picture_R_Rom/Picture_R_Rom.xci]
launch_runs -jobs 6 Picture_R_Rom_synth_1
export_simulation -of_objects [get_files c:/Users/81330/Desktop/FPGA/QSPI/QSPI.srcs/sources_1/ip/Picture_R_Rom/Picture_R_Rom.xci] -directory C:/Users/81330/Desktop/FPGA/QSPI/QSPI.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/81330/Desktop/FPGA/QSPI/QSPI.ip_user_files -ipstatic_source_dir C:/Users/81330/Desktop/FPGA/QSPI/QSPI.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/81330/Desktop/FPGA/QSPI/QSPI.cache/compile_simlib/modelsim} {questa=C:/Users/81330/Desktop/FPGA/QSPI/QSPI.cache/compile_simlib/questa} {riviera=C:/Users/81330/Desktop/FPGA/QSPI/QSPI.cache/compile_simlib/riviera} {activehdl=C:/Users/81330/Desktop/FPGA/QSPI/QSPI.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name Picture_G_Rom -dir c:/Users/81330/Desktop/FPGA/QSPI/QSPI.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {Picture_G_Rom} CONFIG.Memory_Type {Single_Port_ROM} CONFIG.Write_Width_A {8} CONFIG.Write_Depth_A {10000} CONFIG.Read_Width_A {8} CONFIG.Write_Width_B {8} CONFIG.Read_Width_B {8} CONFIG.Load_Init_File {true} CONFIG.Coe_File {F:/matlab/bin/SEU_Picture_G_Rom.coe} CONFIG.Port_A_Write_Rate {0}] [get_ips Picture_G_Rom]
generate_target {instantiation_template} [get_files c:/Users/81330/Desktop/FPGA/QSPI/QSPI.srcs/sources_1/ip/Picture_G_Rom/Picture_G_Rom.xci]
generate_target all [get_files  c:/Users/81330/Desktop/FPGA/QSPI/QSPI.srcs/sources_1/ip/Picture_G_Rom/Picture_G_Rom.xci]
catch { config_ip_cache -export [get_ips -all Picture_G_Rom] }
export_ip_user_files -of_objects [get_files c:/Users/81330/Desktop/FPGA/QSPI/QSPI.srcs/sources_1/ip/Picture_G_Rom/Picture_G_Rom.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/Users/81330/Desktop/FPGA/QSPI/QSPI.srcs/sources_1/ip/Picture_G_Rom/Picture_G_Rom.xci]
launch_runs -jobs 6 Picture_G_Rom_synth_1
export_simulation -of_objects [get_files c:/Users/81330/Desktop/FPGA/QSPI/QSPI.srcs/sources_1/ip/Picture_G_Rom/Picture_G_Rom.xci] -directory C:/Users/81330/Desktop/FPGA/QSPI/QSPI.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/81330/Desktop/FPGA/QSPI/QSPI.ip_user_files -ipstatic_source_dir C:/Users/81330/Desktop/FPGA/QSPI/QSPI.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/81330/Desktop/FPGA/QSPI/QSPI.cache/compile_simlib/modelsim} {questa=C:/Users/81330/Desktop/FPGA/QSPI/QSPI.cache/compile_simlib/questa} {riviera=C:/Users/81330/Desktop/FPGA/QSPI/QSPI.cache/compile_simlib/riviera} {activehdl=C:/Users/81330/Desktop/FPGA/QSPI/QSPI.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name Picture_B_Rom -dir c:/Users/81330/Desktop/FPGA/QSPI/QSPI.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {Picture_B_Rom} CONFIG.Memory_Type {Single_Port_ROM} CONFIG.Write_Width_A {8} CONFIG.Write_Depth_A {10000} CONFIG.Read_Width_A {8} CONFIG.Write_Width_B {8} CONFIG.Read_Width_B {8} CONFIG.Load_Init_File {true} CONFIG.Coe_File {F:/matlab/bin/SEU_Picture_B_Rom.coe} CONFIG.Port_A_Write_Rate {0}] [get_ips Picture_B_Rom]
generate_target {instantiation_template} [get_files c:/Users/81330/Desktop/FPGA/QSPI/QSPI.srcs/sources_1/ip/Picture_B_Rom/Picture_B_Rom.xci]
generate_target all [get_files  c:/Users/81330/Desktop/FPGA/QSPI/QSPI.srcs/sources_1/ip/Picture_B_Rom/Picture_B_Rom.xci]
catch { config_ip_cache -export [get_ips -all Picture_B_Rom] }
export_ip_user_files -of_objects [get_files c:/Users/81330/Desktop/FPGA/QSPI/QSPI.srcs/sources_1/ip/Picture_B_Rom/Picture_B_Rom.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/Users/81330/Desktop/FPGA/QSPI/QSPI.srcs/sources_1/ip/Picture_B_Rom/Picture_B_Rom.xci]
launch_runs -jobs 6 Picture_B_Rom_synth_1
export_simulation -of_objects [get_files c:/Users/81330/Desktop/FPGA/QSPI/QSPI.srcs/sources_1/ip/Picture_B_Rom/Picture_B_Rom.xci] -directory C:/Users/81330/Desktop/FPGA/QSPI/QSPI.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/81330/Desktop/FPGA/QSPI/QSPI.ip_user_files -ipstatic_source_dir C:/Users/81330/Desktop/FPGA/QSPI/QSPI.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/81330/Desktop/FPGA/QSPI/QSPI.cache/compile_simlib/modelsim} {questa=C:/Users/81330/Desktop/FPGA/QSPI/QSPI.cache/compile_simlib/questa} {riviera=C:/Users/81330/Desktop/FPGA/QSPI/QSPI.cache/compile_simlib/riviera} {activehdl=C:/Users/81330/Desktop/FPGA/QSPI/QSPI.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
export_ip_user_files -of_objects  [get_files C:/Users/81330/Desktop/FPGA/SEA/SEA/Examples/FPGA/4.Module-Interface/Mini-HDMI-Interface/HDMI_Demo/HDMI_Demo.srcs/sources_1/new/HDMI_Demo.v] -no_script -reset -force -quiet
remove_files  C:/Users/81330/Desktop/FPGA/SEA/SEA/Examples/FPGA/4.Module-Interface/Mini-HDMI-Interface/HDMI_Demo/HDMI_Demo.srcs/sources_1/new/HDMI_Demo.v
remove_files  C:/Users/81330/Desktop/FPGA/SEA/SEA/Examples/FPGA/4.Module-Interface/Mini-HDMI-Interface/HDMI_Demo/HDMI_Demo.srcs/sources_1/new/HDMI_Demo.v
reset_run synth_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
set_property -dict [list CONFIG.kRstActiveHigh {false} CONFIG.kClkPrimitive {PLL}] [get_ips rgb2dvi_0]
generate_target all [get_files  c:/Users/81330/Desktop/FPGA/QSPI/QSPI.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0.xci]
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
update_ip_catalog -add_ip C:/Users/81330/Desktop/FPGA/SEA/SEA/Examples/FPGA/4.Module-Interface/Mini-HDMI-Interface/HDMI_Demo/HDMI_Demo.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0.xml -repo_path c:/Users/81330/Desktop/FPGA/QSPI/QSPI.ip_user_files/ip/rgb2dvi_0
update_ip_catalog -add_ip C:/Users/81330/Desktop/FPGA/SEA/SEA/Examples/FPGA/4.Module-Interface/Mini-HDMI-Interface/HDMI_Demo/HDMI_Demo.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0.xml -repo_path c:/Users/81330/Desktop/FPGA/QSPI/QSPI.ip_user_files/ip/rgb2dvi_0
update_ip_catalog -add_ip C:/Users/81330/Desktop/FPGA/SEA/SEA/Examples/FPGA/4.Module-Interface/Mini-HDMI-Interface/HDMI_Demo/HDMI_Demo.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0/rgb2dvi_0.xml -repo_path c:/Users/81330/Desktop/FPGA/QSPI/QSPI.ip_user_files/ip/rgb2dvi_0
update_ip_catalog -add_ip C:/Users/81330/Desktop/FPGA/SEA/SEA/Examples/FPGA/4.Module-Interface/Mini-HDMI-Interface/HDMI_Demo/HDMI_Demo.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0/rgb2dvi_0.xml -repo_path c:/Users/81330/Desktop/FPGA/QSPI/QSPI.ip_user_files/ip/rgb2dvi_0
update_ip_catalog -add_ip C:/Users/81330/Desktop/FPGA/SEA/SEA/Examples/FPGA-IP/Mini-HDMI-IP/IP/RGB2DVI_IP/component.xml -repo_path c:/Users/81330/Desktop/FPGA/QSPI/QSPI.ip_user_files/ip/rgb2dvi_0
create_ip -name rgb2dvi -vendor digilentinc.com -library ip -version 1.2 -module_name rgb2dvi_1 -dir c:/Users/81330/Desktop/FPGA/QSPI/QSPI.srcs/sources_1/ip
set_property -dict [list CONFIG.kRstActiveHigh {false} CONFIG.kClkPrimitive {PLL}] [get_ips rgb2dvi_1]
generate_target {instantiation_template} [get_files c:/Users/81330/Desktop/FPGA/QSPI/QSPI.srcs/sources_1/ip/rgb2dvi_1/rgb2dvi_1.xci]
generate_target all [get_files  c:/Users/81330/Desktop/FPGA/QSPI/QSPI.srcs/sources_1/ip/rgb2dvi_1/rgb2dvi_1.xci]
catch { config_ip_cache -export [get_ips -all rgb2dvi_1] }
export_ip_user_files -of_objects [get_files c:/Users/81330/Desktop/FPGA/QSPI/QSPI.srcs/sources_1/ip/rgb2dvi_1/rgb2dvi_1.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/Users/81330/Desktop/FPGA/QSPI/QSPI.srcs/sources_1/ip/rgb2dvi_1/rgb2dvi_1.xci]
launch_runs -jobs 6 rgb2dvi_1_synth_1
export_simulation -of_objects [get_files c:/Users/81330/Desktop/FPGA/QSPI/QSPI.srcs/sources_1/ip/rgb2dvi_1/rgb2dvi_1.xci] -directory C:/Users/81330/Desktop/FPGA/QSPI/QSPI.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/81330/Desktop/FPGA/QSPI/QSPI.ip_user_files -ipstatic_source_dir C:/Users/81330/Desktop/FPGA/QSPI/QSPI.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/81330/Desktop/FPGA/QSPI/QSPI.cache/compile_simlib/modelsim} {questa=C:/Users/81330/Desktop/FPGA/QSPI/QSPI.cache/compile_simlib/questa} {riviera=C:/Users/81330/Desktop/FPGA/QSPI/QSPI.cache/compile_simlib/riviera} {activehdl=C:/Users/81330/Desktop/FPGA/QSPI/QSPI.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run rgb2dvi_0_synth_1
reset_run synth_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
launch_runs impl_1 -jobs 6
wait_on_run impl_1
