INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dora_/controlador_vga_sim/controlador_vga_sim.srcs/sources_1/imports/Archivos_TPFinal/controlador_horizontal.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity contador_horizontal
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dora_/controlador_vga_sim/controlador_vga_sim.srcs/sources_1/imports/Archivos_TPFinal/controlador_vertical.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity contador_vertical
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dora_/controlador_vga_sim/controlador_vga_sim.srcs/sources_1/imports/Archivos_TPFinal/controlador_vga.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity controlador_vga
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dora_/controlador_vga_sim/controlador_vga_sim.srcs/sources_1/imports/Archivos_TPFinal/gen_horizontal_sync.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity generador_hsync
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dora_/controlador_vga_sim/controlador_vga_sim.srcs/sources_1/imports/Archivos_TPFinal/gen_imagenes.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity image_generator
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dora_/controlador_vga_sim/controlador_vga_sim.srcs/sources_1/imports/Archivos_TPFinal/gen_pantalla_negro.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity generador_blank
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dora_/controlador_vga_sim/controlador_vga_sim.srcs/sources_1/imports/Archivos_TPFinal/gen_vertical_sync.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity generador_vsync
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dora_/controlador_vga_sim/controlador_vga_sim.srcs/sim_1/imports/Archivos_TPFinal/controlador_vga_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity controlador_vga_tb
