// Seed: 3049405371
module module_0 (
    output id_0,
    input logic id_1,
    output id_2,
    input logic id_3
);
  logic id_4 = 1;
  logic id_5 = 1;
  type_14(
      id_4, id_2, id_1
  );
  logic id_6;
  type_15(
      id_3, 1, 1, 1
  ); type_16(
      1, id_2 / 1, 1
  );
  logic id_7;
  logic id_8;
  logic id_9;
  assign id_7 = id_1 ? id_1 : 1;
endmodule
