{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Web Edition " "Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 01 12:40:22 2022 " "Info: Processing started: Tue Mar 01 12:40:22 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off mealy -c mealy --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off mealy -c mealy --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "mealy.vhd" "" { Text "C:/Users/susha/Desktop/hashcode/quartus_exam/mealy/mealy.vhd" 5 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "clk " "Info: No valid register-to-register data paths exist for clock \"clk\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "present_state din clk 2.802 ns register " "Info: tsu for register \"present_state\" (data pin = \"din\", clock pin = \"clk\") is 2.802 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.428 ns + Longest pin register " "Info: + Longest pin to register delay is 5.428 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.819 ns) 0.819 ns din 1 PIN PIN_A13 2 " "Info: 1: + IC(0.000 ns) + CELL(0.819 ns) = 0.819 ns; Loc. = PIN_A13; Fanout = 2; PIN Node = 'din'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { din } "NODE_NAME" } } { "mealy.vhd" "" { Text "C:/Users/susha/Desktop/hashcode/quartus_exam/mealy/mealy.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.088 ns) + CELL(0.366 ns) 5.273 ns present_state~1 2 COMB LCCOMB_X18_Y16_N2 1 " "Info: 2: + IC(4.088 ns) + CELL(0.366 ns) = 5.273 ns; Loc. = LCCOMB_X18_Y16_N2; Fanout = 1; COMB Node = 'present_state~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.454 ns" { din present_state~1 } "NODE_NAME" } } { "mealy.vhd" "" { Text "C:/Users/susha/Desktop/hashcode/quartus_exam/mealy/mealy.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 5.428 ns present_state 3 REG LCFF_X18_Y16_N3 1 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 5.428 ns; Loc. = LCFF_X18_Y16_N3; Fanout = 1; REG Node = 'present_state'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { present_state~1 present_state } "NODE_NAME" } } { "mealy.vhd" "" { Text "C:/Users/susha/Desktop/hashcode/quartus_exam/mealy/mealy.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.340 ns ( 24.69 % ) " "Info: Total cell delay = 1.340 ns ( 24.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.088 ns ( 75.31 % ) " "Info: Total interconnect delay = 4.088 ns ( 75.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.428 ns" { din present_state~1 present_state } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.428 ns" { din {} din~combout {} present_state~1 {} present_state {} } { 0.000ns 0.000ns 4.088ns 0.000ns } { 0.000ns 0.819ns 0.366ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "mealy.vhd" "" { Text "C:/Users/susha/Desktop/hashcode/quartus_exam/mealy/mealy.vhd" 10 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.716 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.716 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.809 ns) 0.809 ns clk 1 CLK PIN_AA12 1 " "Info: 1: + IC(0.000 ns) + CELL(0.809 ns) = 0.809 ns; Loc. = PIN_AA12; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "mealy.vhd" "" { Text "C:/Users/susha/Desktop/hashcode/quartus_exam/mealy/mealy.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.289 ns) + CELL(0.618 ns) 2.716 ns present_state 2 REG LCFF_X18_Y16_N3 1 " "Info: 2: + IC(1.289 ns) + CELL(0.618 ns) = 2.716 ns; Loc. = LCFF_X18_Y16_N3; Fanout = 1; REG Node = 'present_state'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.907 ns" { clk present_state } "NODE_NAME" } } { "mealy.vhd" "" { Text "C:/Users/susha/Desktop/hashcode/quartus_exam/mealy/mealy.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.427 ns ( 52.54 % ) " "Info: Total cell delay = 1.427 ns ( 52.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.289 ns ( 47.46 % ) " "Info: Total interconnect delay = 1.289 ns ( 47.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.716 ns" { clk present_state } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.716 ns" { clk {} clk~combout {} present_state {} } { 0.000ns 0.000ns 1.289ns } { 0.000ns 0.809ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.428 ns" { din present_state~1 present_state } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.428 ns" { din {} din~combout {} present_state~1 {} present_state {} } { 0.000ns 0.000ns 4.088ns 0.000ns } { 0.000ns 0.819ns 0.366ns 0.155ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.716 ns" { clk present_state } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.716 ns" { clk {} clk~combout {} present_state {} } { 0.000ns 0.000ns 1.289ns } { 0.000ns 0.809ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk dout present_state 6.944 ns register " "Info: tco from clock \"clk\" to destination pin \"dout\" through register \"present_state\" is 6.944 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.716 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.716 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.809 ns) 0.809 ns clk 1 CLK PIN_AA12 1 " "Info: 1: + IC(0.000 ns) + CELL(0.809 ns) = 0.809 ns; Loc. = PIN_AA12; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "mealy.vhd" "" { Text "C:/Users/susha/Desktop/hashcode/quartus_exam/mealy/mealy.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.289 ns) + CELL(0.618 ns) 2.716 ns present_state 2 REG LCFF_X18_Y16_N3 1 " "Info: 2: + IC(1.289 ns) + CELL(0.618 ns) = 2.716 ns; Loc. = LCFF_X18_Y16_N3; Fanout = 1; REG Node = 'present_state'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.907 ns" { clk present_state } "NODE_NAME" } } { "mealy.vhd" "" { Text "C:/Users/susha/Desktop/hashcode/quartus_exam/mealy/mealy.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.427 ns ( 52.54 % ) " "Info: Total cell delay = 1.427 ns ( 52.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.289 ns ( 47.46 % ) " "Info: Total interconnect delay = 1.289 ns ( 47.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.716 ns" { clk present_state } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.716 ns" { clk {} clk~combout {} present_state {} } { 0.000ns 0.000ns 1.289ns } { 0.000ns 0.809ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "mealy.vhd" "" { Text "C:/Users/susha/Desktop/hashcode/quartus_exam/mealy/mealy.vhd" 10 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.134 ns + Longest register pin " "Info: + Longest register to pin delay is 4.134 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns present_state 1 REG LCFF_X18_Y16_N3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y16_N3; Fanout = 1; REG Node = 'present_state'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { present_state } "NODE_NAME" } } { "mealy.vhd" "" { Text "C:/Users/susha/Desktop/hashcode/quartus_exam/mealy/mealy.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.228 ns) 0.466 ns dout~1 2 COMB LCCOMB_X18_Y16_N0 1 " "Info: 2: + IC(0.238 ns) + CELL(0.228 ns) = 0.466 ns; Loc. = LCCOMB_X18_Y16_N0; Fanout = 1; COMB Node = 'dout~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.466 ns" { present_state dout~1 } "NODE_NAME" } } { "mealy.vhd" "" { Text "C:/Users/susha/Desktop/hashcode/quartus_exam/mealy/mealy.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.524 ns) + CELL(2.144 ns) 4.134 ns dout 3 PIN PIN_L3 0 " "Info: 3: + IC(1.524 ns) + CELL(2.144 ns) = 4.134 ns; Loc. = PIN_L3; Fanout = 0; PIN Node = 'dout'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.668 ns" { dout~1 dout } "NODE_NAME" } } { "mealy.vhd" "" { Text "C:/Users/susha/Desktop/hashcode/quartus_exam/mealy/mealy.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.372 ns ( 57.38 % ) " "Info: Total cell delay = 2.372 ns ( 57.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.762 ns ( 42.62 % ) " "Info: Total interconnect delay = 1.762 ns ( 42.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.134 ns" { present_state dout~1 dout } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.134 ns" { present_state {} dout~1 {} dout {} } { 0.000ns 0.238ns 1.524ns } { 0.000ns 0.228ns 2.144ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.716 ns" { clk present_state } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.716 ns" { clk {} clk~combout {} present_state {} } { 0.000ns 0.000ns 1.289ns } { 0.000ns 0.809ns 0.618ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.134 ns" { present_state dout~1 dout } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.134 ns" { present_state {} dout~1 {} dout {} } { 0.000ns 0.238ns 1.524ns } { 0.000ns 0.228ns 2.144ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "din dout 8.941 ns Longest " "Info: Longest tpd from source pin \"din\" to destination pin \"dout\" is 8.941 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.819 ns) 0.819 ns din 1 PIN PIN_A13 2 " "Info: 1: + IC(0.000 ns) + CELL(0.819 ns) = 0.819 ns; Loc. = PIN_A13; Fanout = 2; PIN Node = 'din'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { din } "NODE_NAME" } } { "mealy.vhd" "" { Text "C:/Users/susha/Desktop/hashcode/quartus_exam/mealy/mealy.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.088 ns) + CELL(0.366 ns) 5.273 ns dout~1 2 COMB LCCOMB_X18_Y16_N0 1 " "Info: 2: + IC(4.088 ns) + CELL(0.366 ns) = 5.273 ns; Loc. = LCCOMB_X18_Y16_N0; Fanout = 1; COMB Node = 'dout~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.454 ns" { din dout~1 } "NODE_NAME" } } { "mealy.vhd" "" { Text "C:/Users/susha/Desktop/hashcode/quartus_exam/mealy/mealy.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.524 ns) + CELL(2.144 ns) 8.941 ns dout 3 PIN PIN_L3 0 " "Info: 3: + IC(1.524 ns) + CELL(2.144 ns) = 8.941 ns; Loc. = PIN_L3; Fanout = 0; PIN Node = 'dout'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.668 ns" { dout~1 dout } "NODE_NAME" } } { "mealy.vhd" "" { Text "C:/Users/susha/Desktop/hashcode/quartus_exam/mealy/mealy.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.329 ns ( 37.23 % ) " "Info: Total cell delay = 3.329 ns ( 37.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.612 ns ( 62.77 % ) " "Info: Total interconnect delay = 5.612 ns ( 62.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.941 ns" { din dout~1 dout } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.941 ns" { din {} din~combout {} dout~1 {} dout {} } { 0.000ns 0.000ns 4.088ns 1.524ns } { 0.000ns 0.819ns 0.366ns 2.144ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "present_state rst clk -2.145 ns register " "Info: th for register \"present_state\" (data pin = \"rst\", clock pin = \"clk\") is -2.145 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.716 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.716 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.809 ns) 0.809 ns clk 1 CLK PIN_AA12 1 " "Info: 1: + IC(0.000 ns) + CELL(0.809 ns) = 0.809 ns; Loc. = PIN_AA12; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "mealy.vhd" "" { Text "C:/Users/susha/Desktop/hashcode/quartus_exam/mealy/mealy.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.289 ns) + CELL(0.618 ns) 2.716 ns present_state 2 REG LCFF_X18_Y16_N3 1 " "Info: 2: + IC(1.289 ns) + CELL(0.618 ns) = 2.716 ns; Loc. = LCFF_X18_Y16_N3; Fanout = 1; REG Node = 'present_state'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.907 ns" { clk present_state } "NODE_NAME" } } { "mealy.vhd" "" { Text "C:/Users/susha/Desktop/hashcode/quartus_exam/mealy/mealy.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.427 ns ( 52.54 % ) " "Info: Total cell delay = 1.427 ns ( 52.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.289 ns ( 47.46 % ) " "Info: Total interconnect delay = 1.289 ns ( 47.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.716 ns" { clk present_state } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.716 ns" { clk {} clk~combout {} present_state {} } { 0.000ns 0.000ns 1.289ns } { 0.000ns 0.809ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "mealy.vhd" "" { Text "C:/Users/susha/Desktop/hashcode/quartus_exam/mealy/mealy.vhd" 10 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.010 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.010 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns rst 1 PIN PIN_M20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_M20; Fanout = 1; PIN Node = 'rst'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { rst } "NODE_NAME" } } { "mealy.vhd" "" { Text "C:/Users/susha/Desktop/hashcode/quartus_exam/mealy/mealy.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.938 ns) + CELL(0.053 ns) 4.855 ns present_state~1 2 COMB LCCOMB_X18_Y16_N2 1 " "Info: 2: + IC(3.938 ns) + CELL(0.053 ns) = 4.855 ns; Loc. = LCCOMB_X18_Y16_N2; Fanout = 1; COMB Node = 'present_state~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.991 ns" { rst present_state~1 } "NODE_NAME" } } { "mealy.vhd" "" { Text "C:/Users/susha/Desktop/hashcode/quartus_exam/mealy/mealy.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 5.010 ns present_state 3 REG LCFF_X18_Y16_N3 1 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 5.010 ns; Loc. = LCFF_X18_Y16_N3; Fanout = 1; REG Node = 'present_state'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { present_state~1 present_state } "NODE_NAME" } } { "mealy.vhd" "" { Text "C:/Users/susha/Desktop/hashcode/quartus_exam/mealy/mealy.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.072 ns ( 21.40 % ) " "Info: Total cell delay = 1.072 ns ( 21.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.938 ns ( 78.60 % ) " "Info: Total interconnect delay = 3.938 ns ( 78.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.010 ns" { rst present_state~1 present_state } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.010 ns" { rst {} rst~combout {} present_state~1 {} present_state {} } { 0.000ns 0.000ns 3.938ns 0.000ns } { 0.000ns 0.864ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.716 ns" { clk present_state } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.716 ns" { clk {} clk~combout {} present_state {} } { 0.000ns 0.000ns 1.289ns } { 0.000ns 0.809ns 0.618ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.010 ns" { rst present_state~1 present_state } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.010 ns" { rst {} rst~combout {} present_state~1 {} present_state {} } { 0.000ns 0.000ns 3.938ns 0.000ns } { 0.000ns 0.864ns 0.053ns 0.155ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "181 " "Info: Peak virtual memory: 181 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 01 12:40:22 2022 " "Info: Processing ended: Tue Mar 01 12:40:22 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
