#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000018876a12800 .scope module, "mux2x1" "mux2x1" 2 2;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 10 "output_y";
    .port_info 1 /INPUT 10 "input0";
    .port_info 2 /INPUT 10 "input1";
    .port_info 3 /INPUT 1 "selectLine";
o0000018876a7c828 .functor BUFZ 10, C4<zzzzzzzzzz>; HiZ drive
v0000018876a65670_0 .net "input0", 9 0, o0000018876a7c828;  0 drivers
o0000018876a7c858 .functor BUFZ 10, C4<zzzzzzzzzz>; HiZ drive
v0000018876a65210_0 .net "input1", 9 0, o0000018876a7c858;  0 drivers
v0000018876a65710_0 .var "output_y", 9 0;
o0000018876a7c8b8 .functor BUFZ 1, C4<z>; HiZ drive
v0000018876a65a30_0 .net "selectLine", 0 0, o0000018876a7c8b8;  0 drivers
E_0000018876a591e0 .event anyedge, v0000018876a65a30_0, v0000018876a65210_0, v0000018876a65670_0;
S_0000018876a4b980 .scope module, "testbench" "testbench" 3 3;
 .timescale -9 -12;
v0000018876ad85d0_0 .net "ALU_Result", 31 0, v0000018876a65fd0_0;  1 drivers
v0000018876ad7d10_0 .net "EX_branchTarget", 31 0, v0000018876ad3c50_0;  1 drivers
v0000018876ad7c70_0 .net "EX_op2", 31 0, v0000018876ac8dd0_0;  1 drivers
v0000018876ad8710_0 .net "IR", 31 0, v0000018876ad1c70_0;  1 drivers
v0000018876ad8f30_0 .net "Input_EX_controlBus", 21 0, v0000018876ad4fb0_0;  1 drivers
v0000018876ad79f0_0 .net "Input_OF_IR", 31 0, v0000018876ad23f0_0;  1 drivers
v0000018876ad88f0_0 .net "Input_OF_controlBus", 21 0, v0000018876acfa80_0;  1 drivers
v0000018876ad8cb0_0 .net "MA_Ld_Result", 31 0, v0000018876aca130_0;  1 drivers
v0000018876ad8ad0_0 .net "MA_writeEnable", 0 0, v0000018876aca1d0_0;  1 drivers
v0000018876ad8b70_0 .net "MDR", 31 0, v0000018876ac8c90_0;  1 drivers
v0000018876ad8c10_0 .net "Operand_2", 31 0, v0000018876ace1f0_0;  1 drivers
v0000018876ad9110_0 .net "Operand_A", 31 0, v0000018876acdcf0_0;  1 drivers
v0000018876ad8d50_0 .net "Operand_B", 31 0, v0000018876accdf0_0;  1 drivers
v0000018876ad7a90_0 .net "Operand_EX_2", 31 0, v0000018876ad3f70_0;  1 drivers
v0000018876ad8030_0 .net "Operand_EX_A", 31 0, v0000018876ad5190_0;  1 drivers
v0000018876ad8e90_0 .net "Operand_EX_B", 31 0, v0000018876ad4830_0;  1 drivers
v0000018876ad9070_0 .net "Output_OF_controlBus", 21 0, v0000018876acd570_0;  1 drivers
v0000018876ad7ef0_0 .net "PC", 31 0, v0000018876ad6a20_0;  1 drivers
v0000018876ad9250_0 .net "RW_Data_value", 31 0, v0000018876ad67a0_0;  1 drivers
v0000018876ad92f0_0 .net "RW_isWb", 0 0, v0000018876ad6200_0;  1 drivers
v0000018876adfd80_0 .net "RW_rd", 3 0, v0000018876ad40b0_0;  1 drivers
v0000018876adfce0_0 .net "branchPC", 31 0, v0000018876ac9af0_0;  1 drivers
v0000018876adee80_0 .net "branchTarget", 31 0, v0000018876acd930_0;  1 drivers
v0000018876ae0460_0 .var "clk", 0 0;
v0000018876adf100_0 .net "input_EX_IR", 31 0, v0000018876ad5370_0;  1 drivers
v0000018876adfe20_0 .net "input_EX_PC", 31 0, v0000018876ad3ed0_0;  1 drivers
v0000018876ae0640_0 .net "input_MA_ALU_Result", 31 0, v0000018876ad00c0_0;  1 drivers
v0000018876adf4c0_0 .net "input_MA_IR", 31 0, v0000018876ad0340_0;  1 drivers
v0000018876adf560_0 .net "input_MA_PC", 31 0, v0000018876ad03e0_0;  1 drivers
v0000018876adf060_0 .net "input_MA_controlBus", 21 0, v0000018876ad0700_0;  1 drivers
v0000018876adfec0_0 .net "input_MA_op2", 31 0, v0000018876acf940_0;  1 drivers
v0000018876ae03c0_0 .net "input_OF_PC", 31 0, v0000018876ad22b0_0;  1 drivers
v0000018876adf380_0 .net "input_RW_ALU_Result", 31 0, v0000018876ad3b10_0;  1 drivers
v0000018876adef20_0 .net "input_RW_IR", 31 0, v0000018876ad4970_0;  1 drivers
v0000018876adff60_0 .net "input_RW_Ld_Result", 31 0, v0000018876ad4a10_0;  1 drivers
v0000018876adea20_0 .net "input_RW_PC", 31 0, v0000018876ad4290_0;  1 drivers
v0000018876adeac0_0 .net "input_RW_controlBus", 21 0, v0000018876ad3a70_0;  1 drivers
v0000018876ae0000_0 .net "isDataInterLock", 0 0, v0000018876ad19f0_0;  1 drivers
v0000018876adeb60_0 .net "isReturn_result", 3 0, v0000018876acd9d0_0;  1 drivers
v0000018876ae0140_0 .net "isStore_result", 3 0, v0000018876acd6b0_0;  1 drivers
v0000018876ae00a0_0 .net "is_Branch_Taken", 0 0, v0000018876ac8e70_0;  1 drivers
v0000018876adf1a0_0 .net "op1", 31 0, v0000018876ad5730_0;  1 drivers
v0000018876adfc40_0 .net "op2", 31 0, v0000018876ad41f0_0;  1 drivers
v0000018876adf920_0 .net "outputPC", 31 0, v0000018876ad0910_0;  1 drivers
v0000018876ae0500_0 .net "output_EX_IR", 31 0, v0000018876ac9c30_0;  1 drivers
v0000018876adeca0_0 .net "output_EX_PC", 31 0, v0000018876ac9cd0_0;  1 drivers
v0000018876adf240_0 .net "output_EX_controlBus", 21 0, v0000018876ac8bf0_0;  1 drivers
v0000018876ae0780_0 .net "output_MA_ALU_Result", 31 0, v0000018876accfd0_0;  1 drivers
v0000018876ae01e0_0 .net "output_MA_IR", 31 0, v0000018876acd390_0;  1 drivers
v0000018876adefc0_0 .net "output_MA_PC", 31 0, v0000018876acd250_0;  1 drivers
v0000018876ae0820_0 .net "output_MA_controlBus", 21 0, v0000018876accf30_0;  1 drivers
v0000018876adf740_0 .net "output_OF_IR", 31 0, v0000018876acce90_0;  1 drivers
v0000018876adf2e0_0 .net "output_OF_PC", 31 0, v0000018876acdb10_0;  1 drivers
v0000018876adf7e0_0 .net "output_register_file", 31 0, v0000018876ad55f0_0;  1 drivers
v0000018876ade980_0 .net "reset", 0 0, v0000018876ad7e50_0;  1 drivers
S_000001887697dde0 .scope module, "processor" "pipeline_top_module" 3 69, 4 40 0, S_0000018876a4b980;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "reset";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "IR";
    .port_info 4 /OUTPUT 1 "is_Branch_Taken";
    .port_info 5 /OUTPUT 32 "branchPC";
    .port_info 6 /OUTPUT 32 "output_IF_PC";
    .port_info 7 /OUTPUT 32 "Input_OF_IR";
    .port_info 8 /OUTPUT 32 "input_OF_PC";
    .port_info 9 /OUTPUT 32 "output_OF_PC";
    .port_info 10 /OUTPUT 32 "branchTarget";
    .port_info 11 /OUTPUT 32 "op1";
    .port_info 12 /OUTPUT 32 "op2";
    .port_info 13 /OUTPUT 32 "Operand_OF_A";
    .port_info 14 /OUTPUT 32 "Operand_OF_B";
    .port_info 15 /OUTPUT 32 "Operand_2";
    .port_info 16 /OUTPUT 32 "output_OF_IR";
    .port_info 17 /OUTPUT 4 "isStore_result";
    .port_info 18 /OUTPUT 4 "isReturn_result";
    .port_info 19 /OUTPUT 32 "input_EX_PC";
    .port_info 20 /OUTPUT 32 "EX_branchTarget";
    .port_info 21 /OUTPUT 32 "Operand_EX_A";
    .port_info 22 /OUTPUT 32 "Operand_EX_B";
    .port_info 23 /OUTPUT 32 "Operand_EX_2";
    .port_info 24 /OUTPUT 32 "input_EX_IR";
    .port_info 25 /OUTPUT 22 "Input_OF_controlBus";
    .port_info 26 /OUTPUT 22 "Output_OF_controlBus";
    .port_info 27 /OUTPUT 22 "Input_EX_controlBus";
    .port_info 28 /OUTPUT 32 "output_EX_PC";
    .port_info 29 /OUTPUT 32 "ALU_Result";
    .port_info 30 /OUTPUT 32 "EX_op2";
    .port_info 31 /OUTPUT 32 "output_EX_IR";
    .port_info 32 /OUTPUT 22 "output_EX_controlBus";
    .port_info 33 /OUTPUT 32 "EX_branchPC";
    .port_info 34 /OUTPUT 1 "EX_is_Branch_Taken";
    .port_info 35 /OUTPUT 32 "input_MA_PC";
    .port_info 36 /OUTPUT 32 "input_MA_ALU_Result";
    .port_info 37 /OUTPUT 32 "input_MA_op2";
    .port_info 38 /OUTPUT 32 "input_MA_IR";
    .port_info 39 /OUTPUT 22 "input_MA_controlBus";
    .port_info 40 /OUTPUT 32 "output_MA_PC";
    .port_info 41 /OUTPUT 32 "output_MA_ALU_Result";
    .port_info 42 /OUTPUT 32 "output_MA_IR";
    .port_info 43 /OUTPUT 22 "output_MA_controlBus";
    .port_info 44 /OUTPUT 32 "MA_Ld_Result";
    .port_info 45 /OUTPUT 32 "MDR";
    .port_info 46 /OUTPUT 32 "readData";
    .port_info 47 /OUTPUT 32 "address";
    .port_info 48 /OUTPUT 1 "writeEnable";
    .port_info 49 /OUTPUT 32 "writeData";
    .port_info 50 /OUTPUT 1 "MA_writeEnable";
    .port_info 51 /OUTPUT 32 "input_RW_PC";
    .port_info 52 /OUTPUT 32 "input_RW_Ld_Result";
    .port_info 53 /OUTPUT 32 "input_RW_ALU_Result";
    .port_info 54 /OUTPUT 32 "input_RW_IR";
    .port_info 55 /OUTPUT 22 "input_RW_controlBus";
    .port_info 56 /OUTPUT 32 "RW_Data_value";
    .port_info 57 /OUTPUT 4 "RW_rd";
    .port_info 58 /OUTPUT 1 "RW_isWb";
    .port_info 59 /OUTPUT 32 "output_register_file";
    .port_info 60 /OUTPUT 32 "rdData1";
    .port_info 61 /OUTPUT 32 "rdData2";
    .port_info 62 /OUTPUT 1 "isDataInterLock";
v0000018876ad7060_0 .net "ALU_Result", 31 0, v0000018876a65fd0_0;  alias, 1 drivers
o0000018876a80998 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000018876ad7600_0 .net "EX_branchPC", 31 0, o0000018876a80998;  0 drivers
v0000018876ad5ee0_0 .net "EX_branchTarget", 31 0, v0000018876ad3c50_0;  alias, 1 drivers
o0000018876a809c8 .functor BUFZ 1, C4<z>; HiZ drive
v0000018876ad65c0_0 .net "EX_is_Branch_Taken", 0 0, o0000018876a809c8;  0 drivers
v0000018876ad6f20_0 .net "EX_op2", 31 0, v0000018876ac8dd0_0;  alias, 1 drivers
v0000018876ad6020_0 .net "IR", 31 0, v0000018876ad1c70_0;  alias, 1 drivers
v0000018876ad6520_0 .net "Input_EX_controlBus", 21 0, v0000018876ad4fb0_0;  alias, 1 drivers
v0000018876ad60c0_0 .net "Input_OF_IR", 31 0, v0000018876ad23f0_0;  alias, 1 drivers
v0000018876ad7420_0 .net "Input_OF_controlBus", 21 0, v0000018876acfa80_0;  alias, 1 drivers
v0000018876ad6d40_0 .net "MA_Ld_Result", 31 0, v0000018876aca130_0;  alias, 1 drivers
v0000018876ad6e80_0 .net "MA_writeEnable", 0 0, v0000018876aca1d0_0;  alias, 1 drivers
v0000018876ad6fc0_0 .net "MDR", 31 0, v0000018876ac8c90_0;  alias, 1 drivers
v0000018876ad68e0_0 .net "Operand_2", 31 0, v0000018876ace1f0_0;  alias, 1 drivers
v0000018876ad77e0_0 .net "Operand_EX_2", 31 0, v0000018876ad3f70_0;  alias, 1 drivers
v0000018876ad6160_0 .net "Operand_EX_A", 31 0, v0000018876ad5190_0;  alias, 1 drivers
v0000018876ad6980_0 .net "Operand_EX_B", 31 0, v0000018876ad4830_0;  alias, 1 drivers
v0000018876ad6480_0 .net "Operand_OF_A", 31 0, v0000018876acdcf0_0;  alias, 1 drivers
v0000018876ad76a0_0 .net "Operand_OF_B", 31 0, v0000018876accdf0_0;  alias, 1 drivers
v0000018876ad71a0_0 .net "Output_OF_controlBus", 21 0, v0000018876acd570_0;  alias, 1 drivers
v0000018876ad6a20_0 .var "PC", 31 0;
v0000018876ad6840_0 .net "RW_Data_value", 31 0, v0000018876ad67a0_0;  alias, 1 drivers
v0000018876ad62a0_0 .net "RW_isWb", 0 0, v0000018876ad6200_0;  alias, 1 drivers
v0000018876ad6660_0 .net "RW_rd", 3 0, v0000018876ad40b0_0;  alias, 1 drivers
o0000018876a809f8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000018876ad7740_0 .net "address", 31 0, o0000018876a809f8;  0 drivers
v0000018876ad6ac0_0 .net "branchPC", 31 0, v0000018876ac9af0_0;  alias, 1 drivers
v0000018876ad7240_0 .net "branchTarget", 31 0, v0000018876acd930_0;  alias, 1 drivers
v0000018876ad5940_0 .net "clk", 0 0, v0000018876ae0460_0;  1 drivers
v0000018876ad59e0_0 .net "input_EX_IR", 31 0, v0000018876ad5370_0;  alias, 1 drivers
v0000018876ad5a80_0 .net "input_EX_PC", 31 0, v0000018876ad3ed0_0;  alias, 1 drivers
v0000018876ad5d00_0 .net "input_MA_ALU_Result", 31 0, v0000018876ad00c0_0;  alias, 1 drivers
v0000018876ad5b20_0 .net "input_MA_IR", 31 0, v0000018876ad0340_0;  alias, 1 drivers
v0000018876ad5bc0_0 .net "input_MA_PC", 31 0, v0000018876ad03e0_0;  alias, 1 drivers
v0000018876ad5c60_0 .net "input_MA_controlBus", 21 0, v0000018876ad0700_0;  alias, 1 drivers
v0000018876ad8170_0 .net "input_MA_op2", 31 0, v0000018876acf940_0;  alias, 1 drivers
v0000018876ad8490_0 .net "input_OF_PC", 31 0, v0000018876ad22b0_0;  alias, 1 drivers
v0000018876ad9750_0 .net "input_RW_ALU_Result", 31 0, v0000018876ad3b10_0;  alias, 1 drivers
v0000018876ad7f90_0 .net "input_RW_IR", 31 0, v0000018876ad4970_0;  alias, 1 drivers
v0000018876ad8fd0_0 .net "input_RW_Ld_Result", 31 0, v0000018876ad4a10_0;  alias, 1 drivers
v0000018876ad8990_0 .net "input_RW_PC", 31 0, v0000018876ad4290_0;  alias, 1 drivers
v0000018876ad9390_0 .net "input_RW_controlBus", 21 0, v0000018876ad3a70_0;  alias, 1 drivers
v0000018876ad97f0_0 .net "isDataInterLock", 0 0, v0000018876ad19f0_0;  alias, 1 drivers
v0000018876ad8670_0 .net "isReturn_result", 3 0, v0000018876acd9d0_0;  alias, 1 drivers
v0000018876ad8a30_0 .net "isStore_result", 3 0, v0000018876acd6b0_0;  alias, 1 drivers
v0000018876ad94d0_0 .net "is_Branch_Taken", 0 0, v0000018876ac8e70_0;  alias, 1 drivers
v0000018876ad9430_0 .net "op1", 31 0, v0000018876ad5730_0;  alias, 1 drivers
v0000018876ad80d0_0 .net "op2", 31 0, v0000018876ad41f0_0;  alias, 1 drivers
v0000018876ad7b30_0 .net "output_EX_IR", 31 0, v0000018876ac9c30_0;  alias, 1 drivers
v0000018876ad7bd0_0 .net "output_EX_PC", 31 0, v0000018876ac9cd0_0;  alias, 1 drivers
v0000018876ad8210_0 .net "output_EX_controlBus", 21 0, v0000018876ac8bf0_0;  alias, 1 drivers
v0000018876ad96b0_0 .net "output_IF_PC", 31 0, v0000018876ad0910_0;  alias, 1 drivers
v0000018876ad82b0_0 .net "output_MA_ALU_Result", 31 0, v0000018876accfd0_0;  alias, 1 drivers
v0000018876ad9570_0 .net "output_MA_IR", 31 0, v0000018876acd390_0;  alias, 1 drivers
v0000018876ad9610_0 .net "output_MA_PC", 31 0, v0000018876acd250_0;  alias, 1 drivers
v0000018876ad87b0_0 .net "output_MA_controlBus", 21 0, v0000018876accf30_0;  alias, 1 drivers
v0000018876ad91b0_0 .net "output_OF_IR", 31 0, v0000018876acce90_0;  alias, 1 drivers
v0000018876ad8df0_0 .net "output_OF_PC", 31 0, v0000018876acdb10_0;  alias, 1 drivers
v0000018876ad8850_0 .net "output_register_file", 31 0, v0000018876ad55f0_0;  alias, 1 drivers
o0000018876a80a28 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000018876ad8350_0 .net "rdData1", 31 0, o0000018876a80a28;  0 drivers
o0000018876a80a58 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000018876ad83f0_0 .net "rdData2", 31 0, o0000018876a80a58;  0 drivers
v0000018876ad7db0_0 .net "readData", 31 0, v0000018876acf260_0;  1 drivers
v0000018876ad7e50_0 .var "reset", 0 0;
o0000018876a80a88 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000018876ad8530_0 .net "writeData", 31 0, o0000018876a80a88;  0 drivers
o0000018876a80ab8 .functor BUFZ 1, C4<z>; HiZ drive
v0000018876ad7950_0 .net "writeEnable", 0 0, o0000018876a80ab8;  0 drivers
S_0000018876977f90 .scope module, "ALU_cycle" "ALU_Stage" 4 206, 5 1 0, S_000001887697dde0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "input_EX_PC";
    .port_info 1 /INPUT 32 "EX_branchTarget";
    .port_info 2 /INPUT 32 "Operand_EX_A";
    .port_info 3 /INPUT 32 "Operand_EX_B";
    .port_info 4 /INPUT 32 "Operand_EX_2";
    .port_info 5 /INPUT 32 "input_EX_IR";
    .port_info 6 /INPUT 22 "Input_EX_controlBus";
    .port_info 7 /OUTPUT 32 "output_EX_PC";
    .port_info 8 /OUTPUT 32 "ALU_Result";
    .port_info 9 /OUTPUT 32 "EX_op2";
    .port_info 10 /OUTPUT 32 "output_EX_IR";
    .port_info 11 /OUTPUT 22 "output_EX_controlBus";
    .port_info 12 /OUTPUT 32 "EX_branchPC";
    .port_info 13 /OUTPUT 1 "EX_is_Branch_Taken";
v0000018876aca3b0_0 .net "ALU_Result", 31 0, v0000018876a65fd0_0;  alias, 1 drivers
v0000018876ac9370_0 .net "EX_branchPC", 31 0, v0000018876ac9af0_0;  alias, 1 drivers
v0000018876ac9550_0 .net "EX_branchTarget", 31 0, v0000018876ad3c50_0;  alias, 1 drivers
v0000018876ac8f10_0 .net "EX_is_Branch_Taken", 0 0, v0000018876ac8e70_0;  alias, 1 drivers
v0000018876ac8dd0_0 .var "EX_op2", 31 0;
v0000018876ac9050_0 .net "Input_EX_controlBus", 21 0, v0000018876ad4fb0_0;  alias, 1 drivers
v0000018876ac9190_0 .net "Operand_EX_2", 31 0, v0000018876ad3f70_0;  alias, 1 drivers
v0000018876ac95f0_0 .net "Operand_EX_A", 31 0, v0000018876ad5190_0;  alias, 1 drivers
v0000018876ac8ab0_0 .net "Operand_EX_B", 31 0, v0000018876ad4830_0;  alias, 1 drivers
v0000018876ac99b0_0 .net "flags", 1 0, v0000018876ac9730_0;  1 drivers
v0000018876ac8b50_0 .net "input_EX_IR", 31 0, v0000018876ad5370_0;  alias, 1 drivers
v0000018876ac9b90_0 .net "input_EX_PC", 31 0, v0000018876ad3ed0_0;  alias, 1 drivers
v0000018876ac9c30_0 .var "output_EX_IR", 31 0;
v0000018876ac9cd0_0 .var "output_EX_PC", 31 0;
v0000018876ac8bf0_0 .var "output_EX_controlBus", 21 0;
E_0000018876a59660 .event anyedge, v0000018876ac9b90_0, v0000018876ac8b50_0, v0000018876ac9f50_0, v0000018876ac9190_0;
L_0000018876ae0320 .part v0000018876ad4fb0_0, 9, 13;
S_0000018876978120 .scope module, "ALU_module" "ALU_Module" 5 31, 6 1 0, S_0000018876977f90;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "Operand_EX_A";
    .port_info 1 /INPUT 32 "Operand_EX_B";
    .port_info 2 /INPUT 13 "ALU_Signals";
    .port_info 3 /OUTPUT 2 "flags";
    .port_info 4 /OUTPUT 32 "EX_ALU_Result";
v0000018876a65f30_0 .net "ALU_Signals", 21 9, L_0000018876ae0320;  1 drivers
v0000018876a65fd0_0 .var/s "EX_ALU_Result", 31 0;
v0000018876a652b0_0 .net "Operand_EX_A", 31 0, v0000018876ad5190_0;  alias, 1 drivers
v0000018876aca590_0 .net "Operand_EX_B", 31 0, v0000018876ad4830_0;  alias, 1 drivers
v0000018876ac9730_0 .var "flags", 1 0;
v0000018876ac8fb0_0 .var "isAdd", 0 0;
v0000018876ac9d70_0 .var "isAnd", 0 0;
v0000018876aca310_0 .var "isAsr", 0 0;
v0000018876ac9e10_0 .var "isCmp", 0 0;
v0000018876aca630_0 .var "isDiv", 0 0;
v0000018876ac9410_0 .var "isLsl", 0 0;
v0000018876ac9690_0 .var "isLsr", 0 0;
v0000018876ac9a50_0 .var "isMod", 0 0;
v0000018876aca770_0 .var "isMov", 0 0;
v0000018876aca450_0 .var "isMul", 0 0;
v0000018876ac90f0_0 .var "isNot", 0 0;
v0000018876aca4f0_0 .var "isOr", 0 0;
v0000018876ac9eb0_0 .var "isSub", 0 0;
E_0000018876a5a7a0/0 .event anyedge, v0000018876a65f30_0, v0000018876ac8fb0_0, v0000018876a652b0_0, v0000018876aca590_0;
E_0000018876a5a7a0/1 .event anyedge, v0000018876ac9eb0_0, v0000018876ac9e10_0, v0000018876a65fd0_0, v0000018876ac9730_0;
E_0000018876a5a7a0/2 .event anyedge, v0000018876aca450_0, v0000018876aca630_0, v0000018876ac9a50_0, v0000018876ac9410_0;
E_0000018876a5a7a0/3 .event anyedge, v0000018876ac9690_0, v0000018876aca310_0, v0000018876aca4f0_0, v0000018876ac9d70_0;
E_0000018876a5a7a0/4 .event anyedge, v0000018876ac90f0_0, v0000018876aca770_0;
E_0000018876a5a7a0 .event/or E_0000018876a5a7a0/0, E_0000018876a5a7a0/1, E_0000018876a5a7a0/2, E_0000018876a5a7a0/3, E_0000018876a5a7a0/4;
S_0000018876980e30 .scope module, "branchUnit" "Branch_unit" 5 21, 7 1 0, S_0000018876977f90;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "EX_branchTarget";
    .port_info 1 /INPUT 32 "Operand_EX_A";
    .port_info 2 /INPUT 2 "flags";
    .port_info 3 /INPUT 22 "Input_EX_controlBus";
    .port_info 4 /OUTPUT 32 "EX_branchPC";
    .port_info 5 /OUTPUT 1 "EX_is_Branch_Taken";
v0000018876ac92d0_0 .net "EX_branchPC", 31 0, v0000018876ac9af0_0;  alias, 1 drivers
v0000018876ac94b0_0 .net "EX_branchTarget", 31 0, v0000018876ad3c50_0;  alias, 1 drivers
v0000018876ac8e70_0 .var "EX_is_Branch_Taken", 0 0;
v0000018876ac9f50_0 .net "Input_EX_controlBus", 21 0, v0000018876ad4fb0_0;  alias, 1 drivers
v0000018876ac9870_0 .net "Operand_EX_A", 31 0, v0000018876ad5190_0;  alias, 1 drivers
v0000018876aca6d0_0 .net "flags", 1 0, v0000018876ac9730_0;  alias, 1 drivers
v0000018876ac9230_0 .var "isBeq", 0 0;
v0000018876ac9910_0 .var "isBgt", 0 0;
v0000018876ac9ff0_0 .var "isRet", 0 0;
v0000018876ac8a10_0 .var "isUbranch", 0 0;
E_0000018876a5c0a0/0 .event anyedge, v0000018876ac9f50_0, v0000018876ac9230_0, v0000018876ac9730_0, v0000018876ac9910_0;
E_0000018876a5c0a0/1 .event anyedge, v0000018876ac8a10_0;
E_0000018876a5c0a0 .event/or E_0000018876a5c0a0/0, E_0000018876a5c0a0/1;
S_0000018876980fc0 .scope module, "isReturn_mux" "mux_2x1" 7 14, 8 1 0, S_0000018876980e30;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 32 "output_y";
    .port_info 1 /INPUT 32 "input0";
    .port_info 2 /INPUT 32 "input1";
    .port_info 3 /INPUT 1 "selectLine";
P_0000018876a5c960 .param/l "regSize" 0 8 1, +C4<00000000000000000000000000100000>;
v0000018876ac8970_0 .net "input0", 31 0, v0000018876ad3c50_0;  alias, 1 drivers
v0000018876ac88d0_0 .net "input1", 31 0, v0000018876ad5190_0;  alias, 1 drivers
v0000018876ac9af0_0 .var "output_y", 31 0;
v0000018876ac97d0_0 .net "selectLine", 0 0, v0000018876ac9ff0_0;  1 drivers
E_0000018876a5bda0 .event anyedge, v0000018876ac97d0_0, v0000018876a652b0_0, v0000018876ac8970_0;
S_0000018876993000 .scope module, "MA_cycle" "MA_stage" 4 238, 9 1 0, S_000001887697dde0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "input_MA_PC";
    .port_info 1 /INPUT 32 "input_MA_ALU_Result";
    .port_info 2 /INPUT 32 "input_MA_op2";
    .port_info 3 /INPUT 32 "input_MA_IR";
    .port_info 4 /INPUT 22 "input_MA_controlBus";
    .port_info 5 /INPUT 32 "readData";
    .port_info 6 /OUTPUT 32 "output_MA_PC";
    .port_info 7 /OUTPUT 32 "output_MA_ALU_Result";
    .port_info 8 /OUTPUT 32 "output_MA_IR";
    .port_info 9 /OUTPUT 22 "output_MA_controlBus";
    .port_info 10 /OUTPUT 32 "MA_Ld_Result";
    .port_info 11 /OUTPUT 32 "MDR";
    .port_info 12 /OUTPUT 1 "MA_writeEnable";
v0000018876aca090_0 .var "MAR", 31 0;
v0000018876aca130_0 .var "MA_Ld_Result", 31 0;
v0000018876aca1d0_0 .var "MA_writeEnable", 0 0;
v0000018876ac8c90_0 .var "MDR", 31 0;
v0000018876aca270_0 .net "input_MA_ALU_Result", 31 0, v0000018876ad00c0_0;  alias, 1 drivers
v0000018876ac8d30_0 .net "input_MA_IR", 31 0, v0000018876ad0340_0;  alias, 1 drivers
v0000018876accad0_0 .net "input_MA_PC", 31 0, v0000018876ad03e0_0;  alias, 1 drivers
v0000018876acd2f0_0 .net "input_MA_controlBus", 21 0, v0000018876ad0700_0;  alias, 1 drivers
v0000018876ace010_0 .net "input_MA_op2", 31 0, v0000018876acf940_0;  alias, 1 drivers
v0000018876acd750_0 .var "isLd", 0 0;
v0000018876acd070_0 .var "isSt", 0 0;
v0000018876accfd0_0 .var "output_MA_ALU_Result", 31 0;
v0000018876acd390_0 .var "output_MA_IR", 31 0;
v0000018876acd250_0 .var "output_MA_PC", 31 0;
v0000018876accf30_0 .var "output_MA_controlBus", 21 0;
v0000018876accc10_0 .net "readData", 31 0, v0000018876acf260_0;  alias, 1 drivers
E_0000018876a5b760/0 .event anyedge, v0000018876acd2f0_0, v0000018876acd070_0, v0000018876aca270_0, v0000018876ace010_0;
E_0000018876a5b760/1 .event anyedge, v0000018876accad0_0, v0000018876ac8d30_0, v0000018876accc10_0;
E_0000018876a5b760 .event/or E_0000018876a5b760/0, E_0000018876a5b760/1;
S_0000018876993190 .scope module, "OperandFetch" "OF_stage" 4 167, 10 1 0, S_000001887697dde0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "Input_OF_PC";
    .port_info 1 /INPUT 32 "Input_OF_IR";
    .port_info 2 /INPUT 22 "Input_OF_controlBus";
    .port_info 3 /INPUT 32 "op1";
    .port_info 4 /INPUT 32 "op2";
    .port_info 5 /OUTPUT 32 "output_OF_PC";
    .port_info 6 /OUTPUT 32 "branchTarget";
    .port_info 7 /OUTPUT 32 "Operand_A";
    .port_info 8 /OUTPUT 32 "Operand_B";
    .port_info 9 /OUTPUT 32 "Operand_2";
    .port_info 10 /OUTPUT 32 "output_OF_IR";
    .port_info 11 /OUTPUT 4 "isStore_result";
    .port_info 12 /OUTPUT 4 "isReturn_result";
    .port_info 13 /OUTPUT 22 "Output_OF_controlBus";
v0000018876ace0b0_0 .net "Input_OF_IR", 31 0, v0000018876ad23f0_0;  alias, 1 drivers
v0000018876acd430_0 .net "Input_OF_PC", 31 0, v0000018876ad22b0_0;  alias, 1 drivers
v0000018876acd4d0_0 .net "Input_OF_controlBus", 21 0, v0000018876acfa80_0;  alias, 1 drivers
v0000018876ace1f0_0 .var "Operand_2", 31 0;
v0000018876acdcf0_0 .var "Operand_A", 31 0;
v0000018876acc990_0 .net "Operand_B", 31 0, v0000018876accdf0_0;  alias, 1 drivers
v0000018876acd570_0 .var "Output_OF_controlBus", 21 0;
v0000018876acca30_0 .net "branchTarget", 31 0, v0000018876acd930_0;  alias, 1 drivers
v0000018876acd610_0 .net "immediateVlaue", 31 0, v0000018876ace6f0_0;  1 drivers
v0000018876acd7f0_0 .var "isImmediate", 0 0;
v0000018876acdbb0_0 .var "isReturn", 0 0;
v0000018876acda70_0 .net "isReturn_result", 3 0, v0000018876acd9d0_0;  alias, 1 drivers
v0000018876accd50_0 .var "isStore", 0 0;
v0000018876ace290_0 .net "isStore_result", 3 0, v0000018876acd6b0_0;  alias, 1 drivers
v0000018876ace150_0 .net "op1", 31 0, v0000018876ad5730_0;  alias, 1 drivers
v0000018876ace330_0 .net "op2", 31 0, v0000018876ad41f0_0;  alias, 1 drivers
v0000018876acce90_0 .var "output_OF_IR", 31 0;
v0000018876acdb10_0 .var "output_OF_PC", 31 0;
v0000018876acd110_0 .var "ra", 3 0;
v0000018876ace3d0_0 .var "rd", 3 0;
v0000018876ace510_0 .var "rs1", 3 0;
v0000018876acfbc0_0 .var "rs2", 3 0;
E_0000018876a5cbe0/0 .event anyedge, v0000018876ace650_0, v0000018876acd4d0_0, v0000018876ace5b0_0, v0000018876acdd90_0;
E_0000018876a5cbe0/1 .event anyedge, v0000018876ace150_0;
E_0000018876a5cbe0 .event/or E_0000018876a5cbe0/0, E_0000018876a5cbe0/1;
S_00000188769b64a0 .scope module, "calc_Immx_branchTarget" "Calculate_Immx_BranchTarget" 10 43, 11 1 0, S_0000018876993190;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "input_OF_PC";
    .port_info 1 /INPUT 32 "instruction";
    .port_info 2 /OUTPUT 32 "Immx";
    .port_info 3 /OUTPUT 32 "branchTarget";
v0000018876ace6f0_0 .var "Immx", 31 0;
v0000018876acd930_0 .var "branchTarget", 31 0;
v0000018876acd890_0 .net "hModifier", 0 0, L_0000018876adfa60;  1 drivers
v0000018876ace5b0_0 .net "input_OF_PC", 31 0, v0000018876ad22b0_0;  alias, 1 drivers
v0000018876ace650_0 .net "instruction", 31 0, v0000018876ad23f0_0;  alias, 1 drivers
v0000018876acdc50_0 .var "tempBranchTarget", 31 0;
v0000018876acd1b0_0 .net "uModifier", 0 0, L_0000018876ae06e0;  1 drivers
E_0000018876a5c360 .event anyedge, v0000018876acd1b0_0, v0000018876acd890_0, v0000018876ace650_0;
E_0000018876a5c020 .event anyedge, v0000018876ace650_0, v0000018876acdc50_0, v0000018876ace5b0_0;
L_0000018876ae06e0 .part v0000018876ad23f0_0, 16, 1;
L_0000018876adfa60 .part v0000018876ad23f0_0, 17, 1;
S_00000188769b6630 .scope module, "isImmediate_mux" "mux_2x1" 10 51, 8 1 0, S_0000018876993190;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 32 "output_y";
    .port_info 1 /INPUT 32 "input0";
    .port_info 2 /INPUT 32 "input1";
    .port_info 3 /INPUT 1 "selectLine";
P_0000018876a5cb60 .param/l "regSize" 0 8 1, +C4<00000000000000000000000000100000>;
v0000018876acdd90_0 .net "input0", 31 0, v0000018876ad41f0_0;  alias, 1 drivers
v0000018876acde30_0 .net "input1", 31 0, v0000018876ace6f0_0;  alias, 1 drivers
v0000018876accdf0_0 .var "output_y", 31 0;
v0000018876acded0_0 .net "selectLine", 0 0, v0000018876acd7f0_0;  1 drivers
E_0000018876a5c920 .event anyedge, v0000018876acded0_0, v0000018876ace6f0_0, v0000018876acdd90_0;
S_000001887698c2b0 .scope module, "isRet_Mux" "mux_2x1" 10 36, 8 1 0, S_0000018876993190;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 4 "output_y";
    .port_info 1 /INPUT 4 "input0";
    .port_info 2 /INPUT 4 "input1";
    .port_info 3 /INPUT 1 "selectLine";
P_0000018876a5c4a0 .param/l "regSize" 0 8 1, +C4<00000000000000000000000000000100>;
v0000018876ace470_0 .net "input0", 3 0, v0000018876ace510_0;  1 drivers
v0000018876accb70_0 .net "input1", 3 0, v0000018876acd110_0;  1 drivers
v0000018876acd9d0_0 .var "output_y", 3 0;
v0000018876acdf70_0 .net "selectLine", 0 0, v0000018876acdbb0_0;  1 drivers
E_0000018876a5bd60 .event anyedge, v0000018876acdf70_0, v0000018876accb70_0, v0000018876ace470_0;
S_000001887698c440 .scope module, "isStore_mux" "mux_2x1" 10 29, 8 1 0, S_0000018876993190;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 4 "output_y";
    .port_info 1 /INPUT 4 "input0";
    .port_info 2 /INPUT 4 "input1";
    .port_info 3 /INPUT 1 "selectLine";
P_0000018876a5c0e0 .param/l "regSize" 0 8 1, +C4<00000000000000000000000000000100>;
v0000018876acccb0_0 .net "input0", 3 0, v0000018876acfbc0_0;  1 drivers
v0000018876ace790_0 .net "input1", 3 0, v0000018876ace3d0_0;  1 drivers
v0000018876acd6b0_0 .var "output_y", 3 0;
v0000018876acc8f0_0 .net "selectLine", 0 0, v0000018876accd50_0;  1 drivers
E_0000018876a5c2a0 .event anyedge, v0000018876acc8f0_0, v0000018876ace790_0, v0000018876acccb0_0;
S_000001887699be30 .scope module, "controlUnit" "Control_Unit" 4 161, 12 1 0, S_000001887697dde0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "Input_OF_IR";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 22 "controlBus";
v0000018876ace900_0 .var "I", 0 0;
v0000018876acf9e0_0 .net "Input_OF_IR", 31 0, v0000018876ad23f0_0;  alias, 1 drivers
v0000018876acfa80_0 .var "controlBus", 21 0;
v0000018876aceb80_0 .var "isAdd", 0 0;
v0000018876ad0520_0 .var "isAnd", 0 0;
v0000018876ace9a0_0 .var "isAsr", 0 0;
v0000018876acfb20_0 .var "isBeq", 0 0;
v0000018876acff80_0 .var "isBgt", 0 0;
v0000018876acee00_0 .var "isCall", 0 0;
v0000018876acf120_0 .var "isCmp", 0 0;
v0000018876acea40_0 .var "isDiv", 0 0;
v0000018876acf4e0_0 .var "isImmediate", 0 0;
v0000018876acf440_0 .var "isLd", 0 0;
v0000018876acf620_0 .var "isLsl", 0 0;
v0000018876ad0020_0 .var "isLsr", 0 0;
v0000018876aceea0_0 .var "isMod", 0 0;
v0000018876acf6c0_0 .var "isMov", 0 0;
v0000018876acfee0_0 .var "isMul", 0 0;
v0000018876aceae0_0 .var "isNot", 0 0;
v0000018876acec20_0 .var "isOr", 0 0;
v0000018876ad0160_0 .var "isRet", 0 0;
v0000018876ad0200_0 .var "isSt", 0 0;
v0000018876acef40_0 .var "isSub", 0 0;
v0000018876acecc0_0 .var "isUbranch", 0 0;
v0000018876aced60_0 .var "isWb", 0 0;
v0000018876ad0660_0 .var "op1", 0 0;
v0000018876acf1c0_0 .var "op2", 0 0;
v0000018876acefe0_0 .var "op3", 0 0;
v0000018876acfda0_0 .var "op4", 0 0;
v0000018876acf760_0 .var "op5", 0 0;
v0000018876acf800_0 .net "reset", 0 0, v0000018876ad7e50_0;  alias, 1 drivers
E_0000018876a5c060/0 .event anyedge, v0000018876ace650_0, v0000018876acf760_0, v0000018876acfda0_0, v0000018876acefe0_0;
E_0000018876a5c060/1 .event anyedge, v0000018876acf1c0_0, v0000018876ad0660_0, v0000018876ace900_0, v0000018876acf6c0_0;
E_0000018876a5c060/2 .event anyedge, v0000018876aceae0_0, v0000018876ad0520_0, v0000018876acec20_0, v0000018876ace9a0_0;
E_0000018876a5c060/3 .event anyedge, v0000018876ad0020_0, v0000018876acf620_0, v0000018876aceea0_0, v0000018876acea40_0;
E_0000018876a5c060/4 .event anyedge, v0000018876acfee0_0, v0000018876acf120_0, v0000018876acef40_0, v0000018876aceb80_0;
E_0000018876a5c060/5 .event anyedge, v0000018876acee00_0, v0000018876acecc0_0, v0000018876aced60_0, v0000018876acf4e0_0;
E_0000018876a5c060/6 .event anyedge, v0000018876ad0160_0, v0000018876acff80_0, v0000018876acfb20_0, v0000018876acf440_0;
E_0000018876a5c060/7 .event anyedge, v0000018876ad0200_0;
E_0000018876a5c060 .event/or E_0000018876a5c060/0, E_0000018876a5c060/1, E_0000018876a5c060/2, E_0000018876a5c060/3, E_0000018876a5c060/4, E_0000018876a5c060/5, E_0000018876a5c060/6, E_0000018876a5c060/7;
E_0000018876a5bee0 .event posedge, v0000018876acf800_0;
S_000001887699bfc0 .scope module, "data_memory" "memory" 4 129, 13 1 0, S_000001887697dde0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 32 "readData";
    .port_info 3 /INPUT 32 "address";
    .port_info 4 /INPUT 1 "writeEnable";
    .port_info 5 /INPUT 32 "writeData";
v0000018876acf080_0 .net "address", 31 0, v0000018876accfd0_0;  alias, 1 drivers
v0000018876ad05c0_0 .net "clk", 0 0, v0000018876ae0460_0;  alias, 1 drivers
v0000018876acfc60_0 .var/i "i", 31 0;
v0000018876acfd00 .array "memory", 536870912 0, 7 0;
v0000018876acf260_0 .var "readData", 31 0;
v0000018876acf300_0 .net "reset", 0 0, v0000018876ad7e50_0;  alias, 1 drivers
v0000018876ad02a0_0 .net "writeData", 31 0, v0000018876ac8c90_0;  alias, 1 drivers
v0000018876acf3a0_0 .net "writeEnable", 0 0, v0000018876aca1d0_0;  alias, 1 drivers
E_0000018876a5c4e0 .event negedge, v0000018876ad05c0_0;
E_0000018876a5cba0 .event anyedge, v0000018876accfd0_0;
S_00000188769dc0f0 .scope module, "ex_ma_latch" "EX_MA_Latch" 4 224, 14 1 0, S_000001887697dde0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "output_EX_PC";
    .port_info 2 /INPUT 32 "ALU_Result";
    .port_info 3 /INPUT 32 "EX_op2";
    .port_info 4 /INPUT 32 "output_EX_IR";
    .port_info 5 /INPUT 22 "output_EX_controlBus";
    .port_info 6 /OUTPUT 32 "input_MA_PC";
    .port_info 7 /OUTPUT 32 "input_MA_ALU_Result";
    .port_info 8 /OUTPUT 32 "input_MA_op2";
    .port_info 9 /OUTPUT 32 "input_MA_IR";
    .port_info 10 /OUTPUT 22 "input_MA_controlBus";
v0000018876acfe40_0 .net "ALU_Result", 31 0, v0000018876a65fd0_0;  alias, 1 drivers
v0000018876acf580_0 .net "EX_op2", 31 0, v0000018876ac8dd0_0;  alias, 1 drivers
v0000018876acf8a0_0 .net "clk", 0 0, v0000018876ae0460_0;  alias, 1 drivers
v0000018876ad00c0_0 .var "input_MA_ALU_Result", 31 0;
v0000018876ad0340_0 .var "input_MA_IR", 31 0;
v0000018876ad03e0_0 .var "input_MA_PC", 31 0;
v0000018876ad0700_0 .var "input_MA_controlBus", 21 0;
v0000018876acf940_0 .var "input_MA_op2", 31 0;
v0000018876ad0480_0 .net "output_EX_IR", 31 0, v0000018876ac9c30_0;  alias, 1 drivers
v0000018876ad07a0_0 .net "output_EX_PC", 31 0, v0000018876ac9cd0_0;  alias, 1 drivers
v0000018876ad0b90_0 .net "output_EX_controlBus", 21 0, v0000018876ac8bf0_0;  alias, 1 drivers
S_00000188769dc280 .scope module, "iFetch" "IF_cycle" 4 140, 15 1 0, S_000001887697dde0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "inputPC";
    .port_info 3 /INPUT 1 "is_Branch_Taken";
    .port_info 4 /INPUT 32 "branchPC";
    .port_info 5 /INPUT 1 "isDataInterLock";
    .port_info 6 /OUTPUT 32 "IR";
    .port_info 7 /OUTPUT 32 "outputPC";
v0000018876ad2710_0 .net "IR", 31 0, v0000018876ad1c70_0;  alias, 1 drivers
v0000018876ad1bd0_0 .var "PC", 31 0;
L_0000018876ae0948 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0000018876ad1450_0 .net/2u *"_ivl_0", 31 0, L_0000018876ae0948;  1 drivers
v0000018876ad0f50_0 .var "address", 31 0;
v0000018876ad27b0_0 .net "branchPC", 31 0, v0000018876ac9af0_0;  alias, 1 drivers
v0000018876ad16d0_0 .net "clk", 0 0, v0000018876ae0460_0;  alias, 1 drivers
v0000018876ad1270_0 .net "inputPC", 31 0, v0000018876ad6a20_0;  alias, 1 drivers
v0000018876ad0a50_0 .net "isDataInterLock", 0 0, v0000018876ad19f0_0;  alias, 1 drivers
v0000018876ad13b0_0 .net "is_Branch_Taken", 0 0, v0000018876ac8e70_0;  alias, 1 drivers
v0000018876ad1770_0 .net "mux_nextPC", 31 0, v0000018876ad1a90_0;  1 drivers
v0000018876ad0910_0 .var "outputPC", 31 0;
v0000018876ad14f0_0 .net "reset", 0 0, v0000018876ad7e50_0;  alias, 1 drivers
E_0000018876a5c3e0/0 .event negedge, v0000018876ad05c0_0;
E_0000018876a5c3e0/1 .event posedge, v0000018876acf800_0;
E_0000018876a5c3e0 .event/or E_0000018876a5c3e0/0, E_0000018876a5c3e0/1;
L_0000018876ae0280 .arith/sum 32, v0000018876ad1bd0_0, L_0000018876ae0948;
S_0000018876ad2ab0 .scope module, "iMemory" "InstructionMemory" 15 28, 16 2 0, S_00000188769dc280;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /OUTPUT 32 "instruction";
v0000018876ad2490_0 .net "address", 31 0, v0000018876ad0f50_0;  1 drivers
v0000018876ad1090_0 .var/i "file", 31 0;
v0000018876ad25d0_0 .var/i "i", 31 0;
v0000018876ad1c70_0 .var "instruction", 31 0;
v0000018876ad11d0 .array "instructionMemory", 4095 0, 7 0;
v0000018876ad0eb0_0 .var/i "readResult", 31 0;
v0000018876ad2530_0 .var "temp", 31 0;
E_0000018876a5c6a0 .event anyedge, v0000018876ad2490_0;
S_0000018876ad2f60 .scope module, "pc_mux" "mux_2x1" 15 16, 8 1 0, S_00000188769dc280;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 32 "output_y";
    .port_info 1 /INPUT 32 "input0";
    .port_info 2 /INPUT 32 "input1";
    .port_info 3 /INPUT 1 "selectLine";
P_0000018876a5c9e0 .param/l "regSize" 0 8 1, +C4<00000000000000000000000000100000>;
v0000018876ad1310_0 .net "input0", 31 0, L_0000018876ae0280;  1 drivers
v0000018876ad2670_0 .net "input1", 31 0, v0000018876ac9af0_0;  alias, 1 drivers
v0000018876ad1a90_0 .var "output_y", 31 0;
v0000018876ad1130_0 .net "selectLine", 0 0, v0000018876ac8e70_0;  alias, 1 drivers
E_0000018876a5c420 .event anyedge, v0000018876ac8e70_0, v0000018876ac9af0_0, v0000018876ad1310_0;
S_0000018876ad3280 .scope module, "is_data_interlock" "data_interlock" 4 280, 17 1 0, S_000001887697dde0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "OF_instruction";
    .port_info 1 /INPUT 32 "input_EX_IR";
    .port_info 2 /INPUT 32 "input_MA_IR";
    .port_info 3 /INPUT 32 "input_RW_IR";
    .port_info 4 /OUTPUT 1 "isDataInterLock";
v0000018876ad0e10_0 .var "EX_dest", 3 0;
v0000018876ad0ff0_0 .var "EX_opcode", 4 0;
v0000018876ad1590_0 .var "MA_dest", 3 0;
v0000018876ad1630_0 .var "MA_opcode", 4 0;
v0000018876ad2350_0 .var "OF_hasSrc1", 0 0;
v0000018876ad1810_0 .var "OF_hasSrc2", 0 0;
v0000018876ad18b0_0 .net "OF_instruction", 31 0, v0000018876ad23f0_0;  alias, 1 drivers
v0000018876ad1b30_0 .var "OF_opcode", 4 0;
v0000018876ad09b0_0 .var "RW_dest", 3 0;
v0000018876ad1d10_0 .var "RW_opcode", 4 0;
v0000018876ad0cd0_0 .net "input_EX_IR", 31 0, v0000018876ad5370_0;  alias, 1 drivers
v0000018876ad1950_0 .net "input_MA_IR", 31 0, v0000018876ad0340_0;  alias, 1 drivers
v0000018876ad2170_0 .net "input_RW_IR", 31 0, v0000018876ad4970_0;  alias, 1 drivers
v0000018876ad19f0_0 .var "isDataInterLock", 0 0;
v0000018876ad1db0_0 .var "is_EX_write", 0 0;
v0000018876ad0af0_0 .var "is_MA_write", 0 0;
v0000018876ad1e50_0 .var "is_OF_read", 0 0;
v0000018876ad1ef0_0 .var "is_RW_write", 0 0;
v0000018876ad1f90_0 .var "ra", 3 0;
v0000018876ad2030_0 .var "src1", 3 0;
v0000018876ad20d0_0 .var "src2", 3 0;
E_0000018876a5cc20/0 .event anyedge, v0000018876ad1e50_0, v0000018876ace650_0, v0000018876ad1b30_0, v0000018876ad1f90_0;
E_0000018876a5cc20/1 .event anyedge, v0000018876ad1db0_0, v0000018876ac8b50_0, v0000018876ad0ff0_0, v0000018876ad2350_0;
E_0000018876a5cc20/2 .event anyedge, v0000018876ad2030_0, v0000018876ad0e10_0, v0000018876ad1810_0, v0000018876ad20d0_0;
E_0000018876a5cc20/3 .event anyedge, v0000018876ad0af0_0, v0000018876ac8d30_0, v0000018876ad1630_0, v0000018876ad1590_0;
E_0000018876a5cc20/4 .event anyedge, v0000018876ad1ef0_0, v0000018876ad2170_0, v0000018876ad1d10_0, v0000018876ad09b0_0;
E_0000018876a5cc20 .event/or E_0000018876a5cc20/0, E_0000018876a5cc20/1, E_0000018876a5cc20/2, E_0000018876a5cc20/3, E_0000018876a5cc20/4;
E_0000018876a5c8e0/0 .event anyedge, v0000018876ace650_0, v0000018876ac8b50_0, v0000018876ac8d30_0, v0000018876ad2170_0;
E_0000018876a5c8e0/1 .event anyedge, v0000018876ad1b30_0, v0000018876ad0ff0_0, v0000018876ad1630_0, v0000018876ad1d10_0;
E_0000018876a5c8e0 .event/or E_0000018876a5c8e0/0, E_0000018876a5c8e0/1;
S_0000018876ad30f0 .scope module, "latch_if_of" "IF_OF_Latch" 4 151, 18 1 0, S_000001887697dde0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "output_IF_PC";
    .port_info 2 /INPUT 32 "IF_instruction";
    .port_info 3 /INPUT 1 "isDataInterLock";
    .port_info 4 /INPUT 1 "isBranchInterLock";
    .port_info 5 /OUTPUT 32 "Input_OF_PC";
    .port_info 6 /OUTPUT 32 "OF_instruction";
v0000018876ad2210_0 .net "IF_instruction", 31 0, v0000018876ad1c70_0;  alias, 1 drivers
v0000018876ad22b0_0 .var "Input_OF_PC", 31 0;
v0000018876ad23f0_0 .var "OF_instruction", 31 0;
v0000018876ad0c30_0 .net "clk", 0 0, v0000018876ae0460_0;  alias, 1 drivers
v0000018876ad0d70_0 .net "isBranchInterLock", 0 0, v0000018876ac8e70_0;  alias, 1 drivers
v0000018876ad4e70_0 .net "isDataInterLock", 0 0, v0000018876ad19f0_0;  alias, 1 drivers
v0000018876ad4dd0_0 .net "output_IF_PC", 31 0, v0000018876ad0910_0;  alias, 1 drivers
S_0000018876ad3730 .scope module, "ma_ra_latch" "MA_RW_Latch" 4 255, 19 1 0, S_000001887697dde0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "output_MA_PC";
    .port_info 2 /INPUT 32 "output_MA_ALU_Result";
    .port_info 3 /INPUT 32 "output_MA_IR";
    .port_info 4 /INPUT 22 "output_MA_controlBus";
    .port_info 5 /INPUT 32 "MA_Ld_Result";
    .port_info 6 /OUTPUT 32 "input_RW_PC";
    .port_info 7 /OUTPUT 32 "input_RW_Ld_Result";
    .port_info 8 /OUTPUT 32 "input_RW_ALU_Result";
    .port_info 9 /OUTPUT 32 "input_RW_IR";
    .port_info 10 /OUTPUT 22 "input_RW_controlBus";
v0000018876ad39d0_0 .net "MA_Ld_Result", 31 0, v0000018876aca130_0;  alias, 1 drivers
v0000018876ad48d0_0 .net "clk", 0 0, v0000018876ae0460_0;  alias, 1 drivers
v0000018876ad3b10_0 .var "input_RW_ALU_Result", 31 0;
v0000018876ad4970_0 .var "input_RW_IR", 31 0;
v0000018876ad4a10_0 .var "input_RW_Ld_Result", 31 0;
v0000018876ad4290_0 .var "input_RW_PC", 31 0;
v0000018876ad3a70_0 .var "input_RW_controlBus", 21 0;
v0000018876ad3bb0_0 .net "output_MA_ALU_Result", 31 0, v0000018876accfd0_0;  alias, 1 drivers
v0000018876ad4f10_0 .net "output_MA_IR", 31 0, v0000018876acd390_0;  alias, 1 drivers
v0000018876ad4330_0 .net "output_MA_PC", 31 0, v0000018876acd250_0;  alias, 1 drivers
v0000018876ad3e30_0 .net "output_MA_controlBus", 21 0, v0000018876accf30_0;  alias, 1 drivers
S_0000018876ad2dd0 .scope module, "of_ex_latch" "OF_EX_Latch" 4 185, 20 1 0, S_000001887697dde0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "output_OF_PC";
    .port_info 2 /INPUT 32 "OF_branchTarget";
    .port_info 3 /INPUT 32 "Operand_OF_A";
    .port_info 4 /INPUT 32 "Operand_OF_B";
    .port_info 5 /INPUT 32 "Operand_OF_2";
    .port_info 6 /INPUT 32 "output_OF_IR";
    .port_info 7 /INPUT 22 "Output_OF_controlBus";
    .port_info 8 /INPUT 1 "isDataInterLock";
    .port_info 9 /INPUT 1 "isBranchInterLock";
    .port_info 10 /OUTPUT 32 "input_EX_PC";
    .port_info 11 /OUTPUT 32 "EX_branchTarget";
    .port_info 12 /OUTPUT 32 "Operand_EX_A";
    .port_info 13 /OUTPUT 32 "Operand_EX_B";
    .port_info 14 /OUTPUT 32 "Operand_EX_2";
    .port_info 15 /OUTPUT 32 "input_EX_IR";
    .port_info 16 /OUTPUT 22 "Input_EX_controlBus";
v0000018876ad3c50_0 .var "EX_branchTarget", 31 0;
v0000018876ad4fb0_0 .var "Input_EX_controlBus", 21 0;
v0000018876ad3cf0_0 .net "OF_branchTarget", 31 0, v0000018876acd930_0;  alias, 1 drivers
v0000018876ad3f70_0 .var "Operand_EX_2", 31 0;
v0000018876ad5190_0 .var "Operand_EX_A", 31 0;
v0000018876ad4830_0 .var "Operand_EX_B", 31 0;
v0000018876ad4790_0 .net "Operand_OF_2", 31 0, v0000018876ace1f0_0;  alias, 1 drivers
v0000018876ad57d0_0 .net "Operand_OF_A", 31 0, v0000018876acdcf0_0;  alias, 1 drivers
v0000018876ad4ab0_0 .net "Operand_OF_B", 31 0, v0000018876accdf0_0;  alias, 1 drivers
v0000018876ad5050_0 .net "Output_OF_controlBus", 21 0, v0000018876acd570_0;  alias, 1 drivers
v0000018876ad5550_0 .net "clk", 0 0, v0000018876ae0460_0;  alias, 1 drivers
v0000018876ad5370_0 .var "input_EX_IR", 31 0;
v0000018876ad3ed0_0 .var "input_EX_PC", 31 0;
v0000018876ad4bf0_0 .net "isBranchInterLock", 0 0, v0000018876ac8e70_0;  alias, 1 drivers
v0000018876ad45b0_0 .net "isDataInterLock", 0 0, v0000018876ad19f0_0;  alias, 1 drivers
v0000018876ad52d0_0 .net "output_OF_IR", 31 0, v0000018876acce90_0;  alias, 1 drivers
v0000018876ad50f0_0 .net "output_OF_PC", 31 0, v0000018876acdb10_0;  alias, 1 drivers
S_0000018876ad2920 .scope module, "r_File_processor" "registerFile" 4 115, 21 1 0, S_000001887697dde0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 32 "rdData1";
    .port_info 1 /OUTPUT 32 "rdData2";
    .port_info 2 /INPUT 32 "wrData";
    .port_info 3 /INPUT 4 "operand1";
    .port_info 4 /INPUT 4 "operand2";
    .port_info 5 /INPUT 4 "dReg";
    .port_info 6 /INPUT 1 "writeEnable";
    .port_info 7 /INPUT 1 "reset";
    .port_info 8 /INPUT 1 "clk";
    .port_info 9 /OUTPUT 32 "output_register_file";
v0000018876ad4b50_0 .net "clk", 0 0, v0000018876ae0460_0;  alias, 1 drivers
v0000018876ad43d0_0 .net "dReg", 3 0, v0000018876ad40b0_0;  alias, 1 drivers
v0000018876ad54b0_0 .var/i "k", 31 0;
v0000018876ad5230_0 .net "operand1", 3 0, v0000018876acd9d0_0;  alias, 1 drivers
v0000018876ad5410_0 .net "operand2", 3 0, v0000018876acd6b0_0;  alias, 1 drivers
v0000018876ad55f0_0 .var "output_register_file", 31 0;
v0000018876ad5730_0 .var "rdData1", 31 0;
v0000018876ad41f0_0 .var "rdData2", 31 0;
v0000018876ad4470 .array "registerfile", 15 0, 31 0;
v0000018876ad4d30_0 .net "reset", 0 0, v0000018876ad7e50_0;  alias, 1 drivers
v0000018876ad3930_0 .var "temp", 0 0;
v0000018876ad3d90_0 .net "wrData", 31 0, v0000018876ad67a0_0;  alias, 1 drivers
v0000018876ad5690_0 .net "writeEnable", 0 0, v0000018876ad6200_0;  alias, 1 drivers
v0000018876ad4470_0 .array/port v0000018876ad4470, 0;
v0000018876ad4470_1 .array/port v0000018876ad4470, 1;
v0000018876ad4470_2 .array/port v0000018876ad4470, 2;
E_0000018876a5ca20/0 .event anyedge, v0000018876acd9d0_0, v0000018876ad4470_0, v0000018876ad4470_1, v0000018876ad4470_2;
v0000018876ad4470_3 .array/port v0000018876ad4470, 3;
v0000018876ad4470_4 .array/port v0000018876ad4470, 4;
v0000018876ad4470_5 .array/port v0000018876ad4470, 5;
v0000018876ad4470_6 .array/port v0000018876ad4470, 6;
E_0000018876a5ca20/1 .event anyedge, v0000018876ad4470_3, v0000018876ad4470_4, v0000018876ad4470_5, v0000018876ad4470_6;
v0000018876ad4470_7 .array/port v0000018876ad4470, 7;
v0000018876ad4470_8 .array/port v0000018876ad4470, 8;
v0000018876ad4470_9 .array/port v0000018876ad4470, 9;
v0000018876ad4470_10 .array/port v0000018876ad4470, 10;
E_0000018876a5ca20/2 .event anyedge, v0000018876ad4470_7, v0000018876ad4470_8, v0000018876ad4470_9, v0000018876ad4470_10;
v0000018876ad4470_11 .array/port v0000018876ad4470, 11;
v0000018876ad4470_12 .array/port v0000018876ad4470, 12;
v0000018876ad4470_13 .array/port v0000018876ad4470, 13;
v0000018876ad4470_14 .array/port v0000018876ad4470, 14;
E_0000018876a5ca20/3 .event anyedge, v0000018876ad4470_11, v0000018876ad4470_12, v0000018876ad4470_13, v0000018876ad4470_14;
v0000018876ad4470_15 .array/port v0000018876ad4470, 15;
E_0000018876a5ca20/4 .event anyedge, v0000018876ad4470_15, v0000018876acd6b0_0;
E_0000018876a5ca20 .event/or E_0000018876a5ca20/0, E_0000018876a5ca20/1, E_0000018876a5ca20/2, E_0000018876a5ca20/3, E_0000018876a5ca20/4;
S_0000018876ad3410 .scope module, "rw_stage" "RW_stage" 4 269, 22 1 0, S_000001887697dde0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "input_RW_PC";
    .port_info 1 /INPUT 32 "input_RW_Ld_Result";
    .port_info 2 /INPUT 32 "input_RW_ALU_Result";
    .port_info 3 /INPUT 32 "input_RW_IR";
    .port_info 4 /INPUT 22 "input_RW_controlBus";
    .port_info 5 /OUTPUT 32 "RW_Data_value";
    .port_info 6 /OUTPUT 4 "RW_rd";
    .port_info 7 /OUTPUT 1 "RW_isWb";
v0000018876ad6340_0 .net "RW_Data_value", 31 0, v0000018876ad67a0_0;  alias, 1 drivers
v0000018876ad6200_0 .var "RW_isWb", 0 0;
v0000018876ad7380_0 .net "RW_rd", 3 0, v0000018876ad40b0_0;  alias, 1 drivers
L_0000018876ae0990 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0000018876ad6c00_0 .net/2u *"_ivl_0", 31 0, L_0000018876ae0990;  1 drivers
v0000018876ad6de0_0 .net "input_RW_ALU_Result", 31 0, v0000018876ad3b10_0;  alias, 1 drivers
v0000018876ad63e0_0 .net "input_RW_IR", 31 0, v0000018876ad4970_0;  alias, 1 drivers
v0000018876ad74c0_0 .net "input_RW_Ld_Result", 31 0, v0000018876ad4a10_0;  alias, 1 drivers
v0000018876ad5da0_0 .net "input_RW_PC", 31 0, v0000018876ad4290_0;  alias, 1 drivers
v0000018876ad7560_0 .net "input_RW_controlBus", 21 0, v0000018876ad3a70_0;  alias, 1 drivers
v0000018876ad6ca0_0 .var "isCall", 0 0;
v0000018876ad5f80_0 .var "isLd", 0 0;
v0000018876ad72e0_0 .var "mux_selectLines", 1 0;
v0000018876ad5e40_0 .var "ra", 3 0;
v0000018876ad7100_0 .var "rd", 3 0;
E_0000018876a5caa0 .event anyedge, v0000018876ad3a70_0, v0000018876ad2170_0, v0000018876ad4510_0, v0000018876ad5f80_0;
L_0000018876ae05a0 .arith/sum 32, v0000018876ad4290_0, L_0000018876ae0990;
S_0000018876ad2c40 .scope module, "isCall_mux" "mux_2x1" 22 28, 8 1 0, S_0000018876ad3410;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 4 "output_y";
    .port_info 1 /INPUT 4 "input0";
    .port_info 2 /INPUT 4 "input1";
    .port_info 3 /INPUT 1 "selectLine";
P_0000018876a5be20 .param/l "regSize" 0 8 1, +C4<00000000000000000000000000000100>;
v0000018876ad4c90_0 .net "input0", 3 0, v0000018876ad7100_0;  1 drivers
v0000018876ad4010_0 .net "input1", 3 0, v0000018876ad5e40_0;  1 drivers
v0000018876ad40b0_0 .var "output_y", 3 0;
v0000018876ad4510_0 .net "selectLine", 0 0, v0000018876ad6ca0_0;  1 drivers
E_0000018876a5c6e0 .event anyedge, v0000018876ad4510_0, v0000018876ad4010_0, v0000018876ad4c90_0;
S_0000018876ad35a0 .scope module, "isLD_or_isCall_MUX" "mux_3x1" 22 20, 23 1 0, S_0000018876ad3410;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 32 "output_y";
    .port_info 1 /INPUT 32 "input0";
    .port_info 2 /INPUT 32 "input1";
    .port_info 3 /INPUT 32 "input2";
    .port_info 4 /INPUT 2 "selectLine";
P_0000018876a5c7a0 .param/l "regSize" 0 23 1, +C4<00000000000000000000000000100000>;
v0000018876ad4650_0 .net "input0", 31 0, v0000018876ad3b10_0;  alias, 1 drivers
v0000018876ad46f0_0 .net "input1", 31 0, v0000018876ad4a10_0;  alias, 1 drivers
v0000018876ad6b60_0 .net "input2", 31 0, L_0000018876ae05a0;  1 drivers
v0000018876ad67a0_0 .var "output_y", 31 0;
v0000018876ad6700_0 .net "selectLine", 1 0, v0000018876ad72e0_0;  1 drivers
E_0000018876a5c620 .event anyedge, v0000018876ad6700_0, v0000018876ad3b10_0, v0000018876ad4a10_0, v0000018876ad6b60_0;
    .scope S_0000018876a12800;
T_0 ;
    %wait E_0000018876a591e0;
    %load/vec4 v0000018876a65a30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0000018876a65210_0;
    %store/vec4 v0000018876a65710_0, 0, 10;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000018876a65670_0;
    %store/vec4 v0000018876a65710_0, 0, 10;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0000018876ad2920;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018876ad3930_0, 0, 1;
    %end;
    .thread T_1;
    .scope S_0000018876ad2920;
T_2 ;
    %wait E_0000018876a5ca20;
    %load/vec4 v0000018876ad5230_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0000018876ad4470, 4;
    %store/vec4 v0000018876ad5730_0, 0, 32;
    %load/vec4 v0000018876ad5410_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0000018876ad4470, 4;
    %store/vec4 v0000018876ad41f0_0, 0, 32;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0000018876ad2920;
T_3 ;
    %wait E_0000018876a5c4e0;
    %load/vec4 v0000018876ad4d30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000018876ad54b0_0, 0, 32;
T_3.2 ;
    %load/vec4 v0000018876ad54b0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_3.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000018876ad54b0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018876ad4470, 0, 4;
    %load/vec4 v0000018876ad54b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000018876ad54b0_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0000018876ad5690_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_3.7, 10;
    %load/vec4 v0000018876ad43d0_0;
    %pushi/vec4 14, 0, 4;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_3.7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.6, 9;
    %load/vec4 v0000018876ad43d0_0;
    %pushi/vec4 15, 0, 4;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_3.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v0000018876ad3d90_0;
    %load/vec4 v0000018876ad43d0_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018876ad4470, 0, 4;
T_3.4 ;
T_3.1 ;
    %load/vec4 v0000018876ad43d0_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0000018876ad4470, 4;
    %assign/vec4 v0000018876ad55f0_0, 0;
    %jmp T_3;
    .thread T_3;
    .scope S_000001887699bfc0;
T_4 ;
    %wait E_0000018876a5cba0;
    %load/vec4 v0000018876acf080_0;
    %addi 3, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0000018876acfd00, 4;
    %load/vec4 v0000018876acf080_0;
    %addi 2, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0000018876acfd00, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000018876acf080_0;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0000018876acfd00, 4;
    %concat/vec4; draw_concat_vec4
    %ix/getv 4, v0000018876acf080_0;
    %load/vec4a v0000018876acfd00, 4;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000018876acf260_0, 0;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_000001887699bfc0;
T_5 ;
    %wait E_0000018876a5c4e0;
    %load/vec4 v0000018876acf3a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0000018876ad02a0_0;
    %parti/s 8, 0, 2;
    %ix/getv 3, v0000018876acf080_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018876acfd00, 0, 4;
    %load/vec4 v0000018876ad02a0_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0000018876acf080_0;
    %addi 1, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018876acfd00, 0, 4;
    %load/vec4 v0000018876ad02a0_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0000018876acf080_0;
    %addi 2, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018876acfd00, 0, 4;
    %load/vec4 v0000018876ad02a0_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0000018876acf080_0;
    %addi 3, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018876acfd00, 0, 4;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000001887699bfc0;
T_6 ;
    %wait E_0000018876a5bee0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000018876acfc60_0, 0, 32;
T_6.0 ;
    %load/vec4 v0000018876acfc60_0;
    %cmpi/s 4000, 0, 32;
    %jmp/0xz T_6.1, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0000018876acfc60_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018876acfd00, 0, 4;
    %load/vec4 v0000018876acfc60_0;
    %addi 1, 0, 32;
    %store/vec4 v0000018876acfc60_0, 0, 32;
    %jmp T_6.0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0000018876ad2f60;
T_7 ;
    %wait E_0000018876a5c420;
    %load/vec4 v0000018876ad1130_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0000018876ad2670_0;
    %store/vec4 v0000018876ad1a90_0, 0, 32;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0000018876ad1310_0;
    %store/vec4 v0000018876ad1a90_0, 0, 32;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0000018876ad2ab0;
T_8 ;
    %vpi_func 16 16 "$fopen" 32, "instructions.hex", "r" {0 0 0};
    %store/vec4 v0000018876ad1090_0, 0, 32;
    %load/vec4 v0000018876ad1090_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.0, 4;
    %vpi_call 16 18 "$display", "Error: Could not open file." {0 0 0};
    %vpi_call 16 19 "$finish" {0 0 0};
T_8.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000018876ad25d0_0, 0, 32;
T_8.2 ;
    %vpi_func 16 24 "$feof" 32, v0000018876ad1090_0 {0 0 0};
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz T_8.3, 8;
    %vpi_func 16 25 "$fscanf" 32, v0000018876ad1090_0, "%h\012", v0000018876ad2530_0 {0 0 0};
    %store/vec4 v0000018876ad0eb0_0, 0, 32;
    %load/vec4 v0000018876ad0eb0_0;
    %cmpi/e 0, 0, 32;
    %jmp/1 T_8.6, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000018876ad2530_0;
    %cmpi/e 0, 4294967295, 32;
    %flag_or 6, 8;
    %flag_mov 4, 6;
T_8.6;
    %jmp/0xz  T_8.4, 4;
    %vpi_call 16 30 "$display", "Reached a blank line or end of file at index %0d", v0000018876ad25d0_0 {0 0 0};
    %vpi_call 16 31 "$finish" {0 0 0};
T_8.4 ;
    %load/vec4 v0000018876ad2530_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0000018876ad25d0_0;
    %muli 4, 0, 32;
    %ix/vec4/s 4;
    %store/vec4a v0000018876ad11d0, 4, 0;
    %load/vec4 v0000018876ad2530_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0000018876ad25d0_0;
    %muli 4, 0, 32;
    %addi 1, 0, 32;
    %ix/vec4/s 4;
    %store/vec4a v0000018876ad11d0, 4, 0;
    %load/vec4 v0000018876ad2530_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0000018876ad25d0_0;
    %muli 4, 0, 32;
    %addi 2, 0, 32;
    %ix/vec4/s 4;
    %store/vec4a v0000018876ad11d0, 4, 0;
    %load/vec4 v0000018876ad2530_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0000018876ad25d0_0;
    %muli 4, 0, 32;
    %addi 3, 0, 32;
    %ix/vec4/s 4;
    %store/vec4a v0000018876ad11d0, 4, 0;
    %load/vec4 v0000018876ad25d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000018876ad25d0_0, 0, 32;
    %jmp T_8.2;
T_8.3 ;
    %vpi_call 16 45 "$fclose", v0000018876ad1090_0 {0 0 0};
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000018876ad11d0, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000018876ad11d0, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000018876ad11d0, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000018876ad11d0, 4;
    %concat/vec4; draw_concat_vec4
    %vpi_call 16 48 "$display", "Instruction at address 0 (little-endian): %h", S<0,vec4,u32> {1 0 0};
    %end;
    .thread T_8;
    .scope S_0000018876ad2ab0;
T_9 ;
    %wait E_0000018876a5c6a0;
    %load/vec4 v0000018876ad2490_0;
    %addi 3, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0000018876ad11d0, 4;
    %load/vec4 v0000018876ad2490_0;
    %addi 2, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0000018876ad11d0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000018876ad2490_0;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0000018876ad11d0, 4;
    %concat/vec4; draw_concat_vec4
    %ix/getv 4, v0000018876ad2490_0;
    %load/vec4a v0000018876ad11d0, 4;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000018876ad1c70_0, 0;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_00000188769dc280;
T_10 ;
    %wait E_0000018876a5c3e0;
    %load/vec4 v0000018876ad14f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000018876ad1bd0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0000018876ad0a50_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_10.2, 4;
    %load/vec4 v0000018876ad1bd0_0;
    %assign/vec4 v0000018876ad0f50_0, 0;
    %load/vec4 v0000018876ad1bd0_0;
    %assign/vec4 v0000018876ad0910_0, 0;
    %load/vec4 v0000018876ad1770_0;
    %assign/vec4 v0000018876ad1bd0_0, 0;
T_10.2 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0000018876ad30f0;
T_11 ;
    %wait E_0000018876a5c4e0;
    %load/vec4 v0000018876ad4e70_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_11.0, 4;
    %load/vec4 v0000018876ad4dd0_0;
    %assign/vec4 v0000018876ad22b0_0, 0;
    %load/vec4 v0000018876ad2210_0;
    %assign/vec4 v0000018876ad23f0_0, 0;
T_11.0 ;
    %load/vec4 v0000018876ad0d70_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_11.2, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000018876ad22b0_0, 0;
    %pushi/vec4 1744830464, 0, 32;
    %assign/vec4 v0000018876ad23f0_0, 0;
T_11.2 ;
    %jmp T_11;
    .thread T_11;
    .scope S_000001887699be30;
T_12 ;
    %wait E_0000018876a5bee0;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0000018876acfa80_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_000001887699be30;
T_13 ;
    %wait E_0000018876a5c060;
    %load/vec4 v0000018876acf9e0_0;
    %parti/s 1, 26, 6;
    %assign/vec4 v0000018876ace900_0, 0;
    %load/vec4 v0000018876acf9e0_0;
    %parti/s 1, 27, 6;
    %assign/vec4 v0000018876ad0660_0, 0;
    %load/vec4 v0000018876acf9e0_0;
    %parti/s 1, 28, 6;
    %assign/vec4 v0000018876acf1c0_0, 0;
    %load/vec4 v0000018876acf9e0_0;
    %parti/s 1, 29, 6;
    %assign/vec4 v0000018876acefe0_0, 0;
    %load/vec4 v0000018876acf9e0_0;
    %parti/s 1, 30, 6;
    %assign/vec4 v0000018876acfda0_0, 0;
    %load/vec4 v0000018876acf9e0_0;
    %parti/s 1, 31, 6;
    %assign/vec4 v0000018876acf760_0, 0;
    %load/vec4 v0000018876acf760_0;
    %inv;
    %load/vec4 v0000018876acfda0_0;
    %and;
    %load/vec4 v0000018876acefe0_0;
    %and;
    %load/vec4 v0000018876acf1c0_0;
    %and;
    %load/vec4 v0000018876ad0660_0;
    %and;
    %assign/vec4 v0000018876ad0200_0, 0;
    %load/vec4 v0000018876acf760_0;
    %inv;
    %load/vec4 v0000018876acfda0_0;
    %and;
    %load/vec4 v0000018876acefe0_0;
    %and;
    %load/vec4 v0000018876acf1c0_0;
    %and;
    %load/vec4 v0000018876ad0660_0;
    %inv;
    %and;
    %assign/vec4 v0000018876acf440_0, 0;
    %load/vec4 v0000018876acf760_0;
    %load/vec4 v0000018876acfda0_0;
    %inv;
    %and;
    %load/vec4 v0000018876acefe0_0;
    %inv;
    %and;
    %load/vec4 v0000018876acf1c0_0;
    %inv;
    %and;
    %load/vec4 v0000018876ad0660_0;
    %inv;
    %and;
    %assign/vec4 v0000018876acfb20_0, 0;
    %load/vec4 v0000018876acf760_0;
    %load/vec4 v0000018876acfda0_0;
    %inv;
    %and;
    %load/vec4 v0000018876acefe0_0;
    %inv;
    %and;
    %load/vec4 v0000018876acf1c0_0;
    %inv;
    %and;
    %load/vec4 v0000018876ad0660_0;
    %and;
    %assign/vec4 v0000018876acff80_0, 0;
    %load/vec4 v0000018876acf760_0;
    %load/vec4 v0000018876acfda0_0;
    %inv;
    %and;
    %load/vec4 v0000018876acefe0_0;
    %and;
    %load/vec4 v0000018876acf1c0_0;
    %inv;
    %and;
    %load/vec4 v0000018876ad0660_0;
    %inv;
    %and;
    %assign/vec4 v0000018876ad0160_0, 0;
    %load/vec4 v0000018876ace900_0;
    %assign/vec4 v0000018876acf4e0_0, 0;
    %load/vec4 v0000018876acf760_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/1 T_13.1, 9;
    %load/vec4 v0000018876acf760_0;
    %inv;
    %load/vec4 v0000018876acefe0_0;
    %and;
    %load/vec4 v0000018876ad0660_0;
    %and;
    %load/vec4 v0000018876acfda0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/1 T_13.2, 9;
    %load/vec4 v0000018876acf1c0_0;
    %inv;
    %or;
T_13.2;
    %and;
    %or;
T_13.1;
    %inv;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/1 T_13.0, 8;
    %load/vec4 v0000018876acf760_0;
    %load/vec4 v0000018876acfda0_0;
    %inv;
    %and;
    %load/vec4 v0000018876acefe0_0;
    %inv;
    %and;
    %load/vec4 v0000018876acf1c0_0;
    %and;
    %load/vec4 v0000018876ad0660_0;
    %and;
    %or;
T_13.0;
    %assign/vec4 v0000018876aced60_0, 0;
    %load/vec4 v0000018876acf760_0;
    %load/vec4 v0000018876acfda0_0;
    %inv;
    %and;
    %load/vec4 v0000018876acefe0_0;
    %inv;
    %load/vec4 v0000018876acf1c0_0;
    %and;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/1 T_13.3, 8;
    %load/vec4 v0000018876acefe0_0;
    %load/vec4 v0000018876acf1c0_0;
    %inv;
    %and;
    %load/vec4 v0000018876ad0660_0;
    %inv;
    %and;
    %or;
T_13.3;
    %and;
    %assign/vec4 v0000018876acecc0_0, 0;
    %load/vec4 v0000018876acf760_0;
    %load/vec4 v0000018876acfda0_0;
    %inv;
    %and;
    %load/vec4 v0000018876acefe0_0;
    %inv;
    %and;
    %load/vec4 v0000018876acf1c0_0;
    %and;
    %load/vec4 v0000018876ad0660_0;
    %and;
    %assign/vec4 v0000018876acee00_0, 0;
    %load/vec4 v0000018876acf760_0;
    %inv;
    %load/vec4 v0000018876acfda0_0;
    %inv;
    %and;
    %load/vec4 v0000018876acefe0_0;
    %inv;
    %and;
    %load/vec4 v0000018876acf1c0_0;
    %inv;
    %and;
    %load/vec4 v0000018876ad0660_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/1 T_13.4, 8;
    %load/vec4 v0000018876acf760_0;
    %inv;
    %load/vec4 v0000018876acfda0_0;
    %and;
    %load/vec4 v0000018876acefe0_0;
    %and;
    %load/vec4 v0000018876acf1c0_0;
    %and;
    %or;
T_13.4;
    %assign/vec4 v0000018876aceb80_0, 0;
    %load/vec4 v0000018876acf760_0;
    %inv;
    %load/vec4 v0000018876acfda0_0;
    %inv;
    %and;
    %load/vec4 v0000018876acefe0_0;
    %inv;
    %and;
    %load/vec4 v0000018876acf1c0_0;
    %inv;
    %and;
    %load/vec4 v0000018876ad0660_0;
    %and;
    %assign/vec4 v0000018876acef40_0, 0;
    %load/vec4 v0000018876acf760_0;
    %inv;
    %load/vec4 v0000018876acfda0_0;
    %inv;
    %and;
    %load/vec4 v0000018876acefe0_0;
    %and;
    %load/vec4 v0000018876acf1c0_0;
    %inv;
    %and;
    %load/vec4 v0000018876ad0660_0;
    %and;
    %assign/vec4 v0000018876acf120_0, 0;
    %load/vec4 v0000018876acf760_0;
    %inv;
    %load/vec4 v0000018876acfda0_0;
    %inv;
    %and;
    %load/vec4 v0000018876acefe0_0;
    %inv;
    %and;
    %load/vec4 v0000018876acf1c0_0;
    %and;
    %load/vec4 v0000018876ad0660_0;
    %inv;
    %and;
    %assign/vec4 v0000018876acfee0_0, 0;
    %load/vec4 v0000018876acf760_0;
    %inv;
    %load/vec4 v0000018876acfda0_0;
    %inv;
    %and;
    %load/vec4 v0000018876acefe0_0;
    %inv;
    %and;
    %load/vec4 v0000018876acf1c0_0;
    %and;
    %load/vec4 v0000018876ad0660_0;
    %and;
    %assign/vec4 v0000018876acea40_0, 0;
    %load/vec4 v0000018876acf760_0;
    %inv;
    %load/vec4 v0000018876acfda0_0;
    %inv;
    %and;
    %load/vec4 v0000018876acefe0_0;
    %and;
    %load/vec4 v0000018876acf1c0_0;
    %inv;
    %and;
    %load/vec4 v0000018876ad0660_0;
    %inv;
    %and;
    %assign/vec4 v0000018876aceea0_0, 0;
    %load/vec4 v0000018876acf760_0;
    %inv;
    %load/vec4 v0000018876acfda0_0;
    %and;
    %load/vec4 v0000018876acefe0_0;
    %inv;
    %and;
    %load/vec4 v0000018876acf1c0_0;
    %and;
    %load/vec4 v0000018876ad0660_0;
    %inv;
    %and;
    %assign/vec4 v0000018876acf620_0, 0;
    %load/vec4 v0000018876acf760_0;
    %inv;
    %load/vec4 v0000018876acfda0_0;
    %and;
    %load/vec4 v0000018876acefe0_0;
    %inv;
    %and;
    %load/vec4 v0000018876acf1c0_0;
    %and;
    %load/vec4 v0000018876ad0660_0;
    %and;
    %assign/vec4 v0000018876ad0020_0, 0;
    %load/vec4 v0000018876acf760_0;
    %inv;
    %load/vec4 v0000018876acfda0_0;
    %and;
    %load/vec4 v0000018876acefe0_0;
    %and;
    %load/vec4 v0000018876acf1c0_0;
    %inv;
    %and;
    %load/vec4 v0000018876ad0660_0;
    %inv;
    %and;
    %assign/vec4 v0000018876ace9a0_0, 0;
    %load/vec4 v0000018876acf760_0;
    %inv;
    %load/vec4 v0000018876acfda0_0;
    %inv;
    %and;
    %load/vec4 v0000018876acefe0_0;
    %and;
    %load/vec4 v0000018876acf1c0_0;
    %and;
    %load/vec4 v0000018876ad0660_0;
    %and;
    %assign/vec4 v0000018876acec20_0, 0;
    %load/vec4 v0000018876acf760_0;
    %inv;
    %load/vec4 v0000018876acfda0_0;
    %inv;
    %and;
    %load/vec4 v0000018876acefe0_0;
    %and;
    %load/vec4 v0000018876acf1c0_0;
    %and;
    %load/vec4 v0000018876ad0660_0;
    %inv;
    %and;
    %assign/vec4 v0000018876ad0520_0, 0;
    %load/vec4 v0000018876acf760_0;
    %inv;
    %load/vec4 v0000018876acfda0_0;
    %and;
    %load/vec4 v0000018876acefe0_0;
    %inv;
    %and;
    %load/vec4 v0000018876acf1c0_0;
    %inv;
    %and;
    %load/vec4 v0000018876ad0660_0;
    %inv;
    %and;
    %assign/vec4 v0000018876aceae0_0, 0;
    %load/vec4 v0000018876acf760_0;
    %inv;
    %load/vec4 v0000018876acfda0_0;
    %and;
    %load/vec4 v0000018876acefe0_0;
    %inv;
    %and;
    %load/vec4 v0000018876acf1c0_0;
    %inv;
    %and;
    %load/vec4 v0000018876ad0660_0;
    %and;
    %assign/vec4 v0000018876acf6c0_0, 0;
    %load/vec4 v0000018876acf6c0_0;
    %load/vec4 v0000018876aceae0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000018876ad0520_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000018876acec20_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000018876ace9a0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000018876ad0020_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000018876acf620_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000018876aceea0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000018876acea40_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000018876acfee0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000018876acf120_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000018876acef40_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000018876aceb80_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000018876acee00_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000018876acecc0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000018876aced60_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000018876acf4e0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000018876ad0160_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000018876acff80_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000018876acfb20_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000018876acf440_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000018876ad0200_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000018876acfa80_0, 0;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_000001887698c440;
T_14 ;
    %wait E_0000018876a5c2a0;
    %load/vec4 v0000018876acc8f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %load/vec4 v0000018876ace790_0;
    %store/vec4 v0000018876acd6b0_0, 0, 4;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0000018876acccb0_0;
    %store/vec4 v0000018876acd6b0_0, 0, 4;
T_14.1 ;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_000001887698c2b0;
T_15 ;
    %wait E_0000018876a5bd60;
    %load/vec4 v0000018876acdf70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %load/vec4 v0000018876accb70_0;
    %store/vec4 v0000018876acd9d0_0, 0, 4;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0000018876ace470_0;
    %store/vec4 v0000018876acd9d0_0, 0, 4;
T_15.1 ;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_00000188769b64a0;
T_16 ;
    %wait E_0000018876a5c020;
    %load/vec4 v0000018876ace650_0;
    %parti/s 27, 0, 2;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000018876acdc50_0, 4, 5;
    %delay 1000, 0;
    %load/vec4 v0000018876acdc50_0;
    %parti/s 1, 28, 6;
    %replicate 3;
    %ix/load 4, 29, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000018876acdc50_0, 4, 5;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000018876acdc50_0, 4, 5;
    %delay 1000, 0;
    %load/vec4 v0000018876acdc50_0;
    %load/vec4 v0000018876ace5b0_0;
    %add;
    %assign/vec4 v0000018876acd930_0, 0;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_00000188769b64a0;
T_17 ;
    %wait E_0000018876a5c360;
    %load/vec4 v0000018876acd1b0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_17.2, 9;
    %load/vec4 v0000018876acd890_0;
    %nor/r;
    %and;
T_17.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %load/vec4 v0000018876ace650_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0000018876ace650_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000018876ace6f0_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0000018876acd1b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.3, 8;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0000018876ace650_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000018876ace6f0_0, 0;
    %jmp T_17.4;
T_17.3 ;
    %load/vec4 v0000018876acd890_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.5, 8;
    %load/vec4 v0000018876ace650_0;
    %parti/s 16, 0, 2;
    %concati/vec4 0, 0, 16;
    %assign/vec4 v0000018876ace6f0_0, 0;
T_17.5 ;
T_17.4 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_00000188769b6630;
T_18 ;
    %wait E_0000018876a5c920;
    %load/vec4 v0000018876acded0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %load/vec4 v0000018876acde30_0;
    %store/vec4 v0000018876accdf0_0, 0, 32;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0000018876acdd90_0;
    %store/vec4 v0000018876accdf0_0, 0, 32;
T_18.1 ;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0000018876993190;
T_19 ;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0000018876acd110_0, 0, 4;
    %end;
    .thread T_19;
    .scope S_0000018876993190;
T_20 ;
    %wait E_0000018876a5cbe0;
    %load/vec4 v0000018876ace0b0_0;
    %parti/s 4, 22, 6;
    %assign/vec4 v0000018876ace3d0_0, 0;
    %load/vec4 v0000018876ace0b0_0;
    %parti/s 4, 18, 6;
    %assign/vec4 v0000018876ace510_0, 0;
    %load/vec4 v0000018876ace0b0_0;
    %parti/s 4, 14, 5;
    %assign/vec4 v0000018876acfbc0_0, 0;
    %load/vec4 v0000018876acd4d0_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v0000018876accd50_0, 0;
    %load/vec4 v0000018876acd4d0_0;
    %parti/s 1, 4, 4;
    %assign/vec4 v0000018876acdbb0_0, 0;
    %load/vec4 v0000018876acd4d0_0;
    %parti/s 1, 5, 4;
    %assign/vec4 v0000018876acd7f0_0, 0;
    %load/vec4 v0000018876acd430_0;
    %assign/vec4 v0000018876acdb10_0, 0;
    %load/vec4 v0000018876ace0b0_0;
    %assign/vec4 v0000018876acce90_0, 0;
    %load/vec4 v0000018876ace330_0;
    %assign/vec4 v0000018876ace1f0_0, 0;
    %load/vec4 v0000018876ace150_0;
    %assign/vec4 v0000018876acdcf0_0, 0;
    %load/vec4 v0000018876acd4d0_0;
    %assign/vec4 v0000018876acd570_0, 0;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_0000018876ad2dd0;
T_21 ;
    %wait E_0000018876a5c4e0;
    %load/vec4 v0000018876ad45b0_0;
    %cmpi/e 1, 0, 1;
    %jmp/1 T_21.2, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000018876ad4bf0_0;
    %cmpi/e 1, 0, 1;
    %flag_or 4, 8;
T_21.2;
    %jmp/0xz  T_21.0, 4;
    %pushi/vec4 1744830464, 0, 32;
    %assign/vec4 v0000018876ad5370_0, 0;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0000018876ad4fb0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000018876ad5190_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000018876ad4830_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000018876ad3f70_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0000018876ad50f0_0;
    %assign/vec4 v0000018876ad3ed0_0, 0;
    %load/vec4 v0000018876ad3cf0_0;
    %assign/vec4 v0000018876ad3c50_0, 0;
    %load/vec4 v0000018876ad57d0_0;
    %assign/vec4 v0000018876ad5190_0, 0;
    %load/vec4 v0000018876ad4ab0_0;
    %assign/vec4 v0000018876ad4830_0, 0;
    %load/vec4 v0000018876ad4790_0;
    %assign/vec4 v0000018876ad3f70_0, 0;
    %load/vec4 v0000018876ad52d0_0;
    %assign/vec4 v0000018876ad5370_0, 0;
    %load/vec4 v0000018876ad5050_0;
    %assign/vec4 v0000018876ad4fb0_0, 0;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0000018876980fc0;
T_22 ;
    %wait E_0000018876a5bda0;
    %load/vec4 v0000018876ac97d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %load/vec4 v0000018876ac88d0_0;
    %store/vec4 v0000018876ac9af0_0, 0, 32;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0000018876ac8970_0;
    %store/vec4 v0000018876ac9af0_0, 0, 32;
T_22.1 ;
    %jmp T_22;
    .thread T_22, $push;
    .scope S_0000018876980e30;
T_23 ;
    %wait E_0000018876a5c0a0;
    %load/vec4 v0000018876ac9f50_0;
    %parti/s 1, 4, 4;
    %assign/vec4 v0000018876ac9ff0_0, 0;
    %load/vec4 v0000018876ac9f50_0;
    %parti/s 1, 2, 3;
    %assign/vec4 v0000018876ac9230_0, 0;
    %load/vec4 v0000018876ac9f50_0;
    %parti/s 1, 3, 3;
    %assign/vec4 v0000018876ac9910_0, 0;
    %load/vec4 v0000018876ac9f50_0;
    %parti/s 1, 7, 4;
    %assign/vec4 v0000018876ac8a10_0, 0;
    %load/vec4 v0000018876ac9230_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_23.2, 9;
    %load/vec4 v0000018876aca6d0_0;
    %parti/s 1, 0, 2;
    %and;
T_23.2;
    %flag_set/vec4 8;
    %jmp/1 T_23.1, 8;
    %load/vec4 v0000018876ac9910_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_23.3, 10;
    %load/vec4 v0000018876aca6d0_0;
    %parti/s 1, 1, 2;
    %and;
T_23.3;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_23.1;
    %flag_get/vec4 8;
    %jmp/1 T_23.0, 8;
    %load/vec4 v0000018876ac8a10_0;
    %or;
T_23.0;
    %assign/vec4 v0000018876ac8e70_0, 0;
    %jmp T_23;
    .thread T_23, $push;
    .scope S_0000018876978120;
T_24 ;
    %wait E_0000018876a5a7a0;
    %load/vec4 v0000018876a65f30_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0000018876ac8fb0_0, 0, 1;
    %load/vec4 v0000018876a65f30_0;
    %parti/s 1, 1, 2;
    %store/vec4 v0000018876ac9eb0_0, 0, 1;
    %load/vec4 v0000018876a65f30_0;
    %parti/s 1, 2, 3;
    %store/vec4 v0000018876ac9e10_0, 0, 1;
    %load/vec4 v0000018876a65f30_0;
    %parti/s 1, 3, 3;
    %store/vec4 v0000018876aca450_0, 0, 1;
    %load/vec4 v0000018876a65f30_0;
    %parti/s 1, 4, 4;
    %store/vec4 v0000018876aca630_0, 0, 1;
    %load/vec4 v0000018876a65f30_0;
    %parti/s 1, 5, 4;
    %store/vec4 v0000018876ac9a50_0, 0, 1;
    %load/vec4 v0000018876a65f30_0;
    %parti/s 1, 6, 4;
    %store/vec4 v0000018876ac9410_0, 0, 1;
    %load/vec4 v0000018876a65f30_0;
    %parti/s 1, 7, 4;
    %store/vec4 v0000018876ac9690_0, 0, 1;
    %load/vec4 v0000018876a65f30_0;
    %parti/s 1, 8, 5;
    %store/vec4 v0000018876aca310_0, 0, 1;
    %load/vec4 v0000018876a65f30_0;
    %parti/s 1, 9, 5;
    %store/vec4 v0000018876aca4f0_0, 0, 1;
    %load/vec4 v0000018876a65f30_0;
    %parti/s 1, 10, 5;
    %store/vec4 v0000018876ac9d70_0, 0, 1;
    %load/vec4 v0000018876a65f30_0;
    %parti/s 1, 11, 5;
    %store/vec4 v0000018876ac90f0_0, 0, 1;
    %load/vec4 v0000018876a65f30_0;
    %parti/s 1, 12, 5;
    %store/vec4 v0000018876aca770_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000018876a65fd0_0, 0, 32;
    %load/vec4 v0000018876ac8fb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %load/vec4 v0000018876a652b0_0;
    %load/vec4 v0000018876aca590_0;
    %add;
    %store/vec4 v0000018876a65fd0_0, 0, 32;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0000018876ac9eb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.2, 8;
    %load/vec4 v0000018876a652b0_0;
    %load/vec4 v0000018876aca590_0;
    %sub;
    %store/vec4 v0000018876a65fd0_0, 0, 32;
    %jmp T_24.3;
T_24.2 ;
    %load/vec4 v0000018876ac9e10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.4, 8;
    %load/vec4 v0000018876a652b0_0;
    %load/vec4 v0000018876aca590_0;
    %sub;
    %store/vec4 v0000018876a65fd0_0, 0, 32;
    %load/vec4 v0000018876a65fd0_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_24.6, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_24.7, 8;
T_24.6 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_24.7, 8;
 ; End of false expr.
    %blend;
T_24.7;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000018876ac9730_0, 4, 5;
    %load/vec4 v0000018876a65fd0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_24.8, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_24.9, 8;
T_24.8 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_24.9, 8;
 ; End of false expr.
    %blend;
T_24.9;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000018876ac9730_0, 4, 5;
    %vpi_call 6 44 "$display", "flag 1:  %b | flag 0:  %b  ALU result %d ", &PV<v0000018876ac9730_0, 1, 1>, &PV<v0000018876ac9730_0, 0, 1>, v0000018876a65fd0_0 {0 0 0};
    %jmp T_24.5;
T_24.4 ;
    %load/vec4 v0000018876aca450_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.10, 8;
    %load/vec4 v0000018876a652b0_0;
    %load/vec4 v0000018876aca590_0;
    %mul;
    %store/vec4 v0000018876a65fd0_0, 0, 32;
    %jmp T_24.11;
T_24.10 ;
    %load/vec4 v0000018876aca630_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.12, 8;
    %load/vec4 v0000018876a652b0_0;
    %load/vec4 v0000018876aca590_0;
    %div;
    %store/vec4 v0000018876a65fd0_0, 0, 32;
    %jmp T_24.13;
T_24.12 ;
    %load/vec4 v0000018876ac9a50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.14, 8;
    %load/vec4 v0000018876a652b0_0;
    %load/vec4 v0000018876aca590_0;
    %mod;
    %store/vec4 v0000018876a65fd0_0, 0, 32;
    %jmp T_24.15;
T_24.14 ;
    %load/vec4 v0000018876ac9410_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.16, 8;
    %load/vec4 v0000018876a652b0_0;
    %ix/getv 4, v0000018876aca590_0;
    %shiftl 4;
    %store/vec4 v0000018876a65fd0_0, 0, 32;
    %jmp T_24.17;
T_24.16 ;
    %load/vec4 v0000018876ac9690_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.18, 8;
    %load/vec4 v0000018876a652b0_0;
    %ix/getv 4, v0000018876aca590_0;
    %shiftr 4;
    %store/vec4 v0000018876a65fd0_0, 0, 32;
    %jmp T_24.19;
T_24.18 ;
    %load/vec4 v0000018876aca310_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.20, 8;
    %load/vec4 v0000018876a652b0_0;
    %ix/getv 4, v0000018876aca590_0;
    %shiftr 4;
    %store/vec4 v0000018876a65fd0_0, 0, 32;
    %jmp T_24.21;
T_24.20 ;
    %load/vec4 v0000018876aca4f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.22, 8;
    %load/vec4 v0000018876a652b0_0;
    %load/vec4 v0000018876aca590_0;
    %or;
    %store/vec4 v0000018876a65fd0_0, 0, 32;
    %jmp T_24.23;
T_24.22 ;
    %load/vec4 v0000018876ac9d70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.24, 8;
    %load/vec4 v0000018876a652b0_0;
    %load/vec4 v0000018876aca590_0;
    %and;
    %store/vec4 v0000018876a65fd0_0, 0, 32;
    %jmp T_24.25;
T_24.24 ;
    %load/vec4 v0000018876ac90f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.26, 8;
    %load/vec4 v0000018876a652b0_0;
    %inv;
    %store/vec4 v0000018876a65fd0_0, 0, 32;
    %jmp T_24.27;
T_24.26 ;
    %load/vec4 v0000018876aca770_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.28, 8;
    %load/vec4 v0000018876aca590_0;
    %store/vec4 v0000018876a65fd0_0, 0, 32;
T_24.28 ;
T_24.27 ;
T_24.25 ;
T_24.23 ;
T_24.21 ;
T_24.19 ;
T_24.17 ;
T_24.15 ;
T_24.13 ;
T_24.11 ;
T_24.5 ;
T_24.3 ;
T_24.1 ;
    %jmp T_24;
    .thread T_24, $push;
    .scope S_0000018876977f90;
T_25 ;
    %wait E_0000018876a59660;
    %load/vec4 v0000018876ac9b90_0;
    %assign/vec4 v0000018876ac9cd0_0, 0;
    %load/vec4 v0000018876ac8b50_0;
    %assign/vec4 v0000018876ac9c30_0, 0;
    %load/vec4 v0000018876ac9050_0;
    %assign/vec4 v0000018876ac8bf0_0, 0;
    %load/vec4 v0000018876ac9190_0;
    %assign/vec4 v0000018876ac8dd0_0, 0;
    %jmp T_25;
    .thread T_25, $push;
    .scope S_00000188769dc0f0;
T_26 ;
    %wait E_0000018876a5c4e0;
    %load/vec4 v0000018876ad07a0_0;
    %assign/vec4 v0000018876ad03e0_0, 0;
    %load/vec4 v0000018876acfe40_0;
    %assign/vec4 v0000018876ad00c0_0, 0;
    %load/vec4 v0000018876acf580_0;
    %assign/vec4 v0000018876acf940_0, 0;
    %load/vec4 v0000018876ad0480_0;
    %assign/vec4 v0000018876ad0340_0, 0;
    %load/vec4 v0000018876ad0b90_0;
    %assign/vec4 v0000018876ad0700_0, 0;
    %jmp T_26;
    .thread T_26;
    .scope S_0000018876993000;
T_27 ;
    %wait E_0000018876a5b760;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000018876aca1d0_0, 0;
    %load/vec4 v0000018876acd2f0_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v0000018876acd070_0, 0;
    %load/vec4 v0000018876acd2f0_0;
    %parti/s 1, 1, 2;
    %assign/vec4 v0000018876acd750_0, 0;
    %load/vec4 v0000018876acd070_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018876aca1d0_0, 0;
T_27.0 ;
    %load/vec4 v0000018876aca270_0;
    %assign/vec4 v0000018876aca090_0, 0;
    %load/vec4 v0000018876ace010_0;
    %assign/vec4 v0000018876ac8c90_0, 0;
    %load/vec4 v0000018876accad0_0;
    %assign/vec4 v0000018876acd250_0, 0;
    %load/vec4 v0000018876aca270_0;
    %assign/vec4 v0000018876accfd0_0, 0;
    %load/vec4 v0000018876ac8d30_0;
    %assign/vec4 v0000018876acd390_0, 0;
    %load/vec4 v0000018876acd2f0_0;
    %assign/vec4 v0000018876accf30_0, 0;
    %load/vec4 v0000018876accc10_0;
    %assign/vec4 v0000018876aca130_0, 0;
    %jmp T_27;
    .thread T_27, $push;
    .scope S_0000018876ad3730;
T_28 ;
    %wait E_0000018876a5c4e0;
    %load/vec4 v0000018876ad4330_0;
    %assign/vec4 v0000018876ad4290_0, 0;
    %load/vec4 v0000018876ad39d0_0;
    %assign/vec4 v0000018876ad4a10_0, 0;
    %load/vec4 v0000018876ad3bb0_0;
    %assign/vec4 v0000018876ad3b10_0, 0;
    %load/vec4 v0000018876ad4f10_0;
    %assign/vec4 v0000018876ad4970_0, 0;
    %load/vec4 v0000018876ad3e30_0;
    %assign/vec4 v0000018876ad3a70_0, 0;
    %jmp T_28;
    .thread T_28;
    .scope S_0000018876ad35a0;
T_29 ;
    %wait E_0000018876a5c620;
    %load/vec4 v0000018876ad6700_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_29.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_29.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_29.2, 6;
    %jmp T_29.3;
T_29.0 ;
    %load/vec4 v0000018876ad4650_0;
    %store/vec4 v0000018876ad67a0_0, 0, 32;
    %jmp T_29.3;
T_29.1 ;
    %load/vec4 v0000018876ad46f0_0;
    %store/vec4 v0000018876ad67a0_0, 0, 32;
    %jmp T_29.3;
T_29.2 ;
    %load/vec4 v0000018876ad6b60_0;
    %store/vec4 v0000018876ad67a0_0, 0, 32;
    %jmp T_29.3;
T_29.3 ;
    %pop/vec4 1;
    %jmp T_29;
    .thread T_29, $push;
    .scope S_0000018876ad2c40;
T_30 ;
    %wait E_0000018876a5c6e0;
    %load/vec4 v0000018876ad4510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %load/vec4 v0000018876ad4010_0;
    %store/vec4 v0000018876ad40b0_0, 0, 4;
    %jmp T_30.1;
T_30.0 ;
    %load/vec4 v0000018876ad4c90_0;
    %store/vec4 v0000018876ad40b0_0, 0, 4;
T_30.1 ;
    %jmp T_30;
    .thread T_30, $push;
    .scope S_0000018876ad3410;
T_31 ;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0000018876ad5e40_0, 0, 4;
    %end;
    .thread T_31;
    .scope S_0000018876ad3410;
T_32 ;
    %wait E_0000018876a5caa0;
    %load/vec4 v0000018876ad7560_0;
    %parti/s 1, 1, 2;
    %assign/vec4 v0000018876ad5f80_0, 0;
    %load/vec4 v0000018876ad7560_0;
    %parti/s 1, 8, 5;
    %assign/vec4 v0000018876ad6ca0_0, 0;
    %load/vec4 v0000018876ad7560_0;
    %parti/s 1, 6, 4;
    %assign/vec4 v0000018876ad6200_0, 0;
    %load/vec4 v0000018876ad63e0_0;
    %parti/s 4, 22, 6;
    %assign/vec4 v0000018876ad7100_0, 0;
    %load/vec4 v0000018876ad6ca0_0;
    %load/vec4 v0000018876ad5f80_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000018876ad72e0_0, 0;
    %jmp T_32;
    .thread T_32, $push;
    .scope S_0000018876ad3280;
T_33 ;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0000018876ad1f90_0, 0, 4;
    %end;
    .thread T_33;
    .scope S_0000018876ad3280;
T_34 ;
    %wait E_0000018876a5c8e0;
    %load/vec4 v0000018876ad18b0_0;
    %parti/s 5, 27, 6;
    %store/vec4 v0000018876ad1b30_0, 0, 5;
    %load/vec4 v0000018876ad0cd0_0;
    %parti/s 5, 27, 6;
    %store/vec4 v0000018876ad0ff0_0, 0, 5;
    %load/vec4 v0000018876ad1950_0;
    %parti/s 5, 27, 6;
    %store/vec4 v0000018876ad1630_0, 0, 5;
    %load/vec4 v0000018876ad2170_0;
    %parti/s 5, 27, 6;
    %store/vec4 v0000018876ad1d10_0, 0, 5;
    %load/vec4 v0000018876ad1b30_0;
    %cmpi/e 13, 0, 5;
    %jmp/1 T_34.3, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000018876ad1b30_0;
    %cmpi/e 18, 0, 5;
    %flag_or 4, 8;
T_34.3;
    %jmp/1 T_34.2, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000018876ad1b30_0;
    %cmpi/e 16, 0, 5;
    %flag_or 4, 8;
T_34.2;
    %jmp/1 T_34.1, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000018876ad1b30_0;
    %cmpi/e 17, 0, 5;
    %flag_or 4, 8;
T_34.1;
    %flag_get/vec4 4;
    %jmp/1 T_34.0, 4;
    %load/vec4 v0000018876ad1b30_0;
    %pushi/vec4 19, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_34.0;
    %inv;
    %store/vec4 v0000018876ad1e50_0, 0, 1;
    %load/vec4 v0000018876ad0ff0_0;
    %cmpi/e 13, 0, 5;
    %jmp/1 T_34.9, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000018876ad0ff0_0;
    %cmpi/e 5, 0, 5;
    %flag_or 4, 8;
T_34.9;
    %jmp/1 T_34.8, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000018876ad0ff0_0;
    %cmpi/e 15, 0, 5;
    %flag_or 4, 8;
T_34.8;
    %jmp/1 T_34.7, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000018876ad0ff0_0;
    %cmpi/e 18, 0, 5;
    %flag_or 4, 8;
T_34.7;
    %jmp/1 T_34.6, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000018876ad0ff0_0;
    %cmpi/e 16, 0, 5;
    %flag_or 4, 8;
T_34.6;
    %jmp/1 T_34.5, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000018876ad0ff0_0;
    %cmpi/e 17, 0, 5;
    %flag_or 4, 8;
T_34.5;
    %flag_get/vec4 4;
    %jmp/1 T_34.4, 4;
    %load/vec4 v0000018876ad0ff0_0;
    %pushi/vec4 20, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_34.4;
    %inv;
    %store/vec4 v0000018876ad1db0_0, 0, 1;
    %load/vec4 v0000018876ad1630_0;
    %cmpi/e 13, 0, 5;
    %jmp/1 T_34.15, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000018876ad1630_0;
    %cmpi/e 5, 0, 5;
    %flag_or 4, 8;
T_34.15;
    %jmp/1 T_34.14, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000018876ad1630_0;
    %cmpi/e 15, 0, 5;
    %flag_or 4, 8;
T_34.14;
    %jmp/1 T_34.13, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000018876ad1630_0;
    %cmpi/e 18, 0, 5;
    %flag_or 4, 8;
T_34.13;
    %jmp/1 T_34.12, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000018876ad1630_0;
    %cmpi/e 16, 0, 5;
    %flag_or 4, 8;
T_34.12;
    %jmp/1 T_34.11, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000018876ad1630_0;
    %cmpi/e 17, 0, 5;
    %flag_or 4, 8;
T_34.11;
    %flag_get/vec4 4;
    %jmp/1 T_34.10, 4;
    %load/vec4 v0000018876ad1630_0;
    %pushi/vec4 20, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_34.10;
    %inv;
    %store/vec4 v0000018876ad0af0_0, 0, 1;
    %load/vec4 v0000018876ad1d10_0;
    %cmpi/e 13, 0, 5;
    %jmp/1 T_34.21, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000018876ad1d10_0;
    %cmpi/e 5, 0, 5;
    %flag_or 4, 8;
T_34.21;
    %jmp/1 T_34.20, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000018876ad1d10_0;
    %cmpi/e 15, 0, 5;
    %flag_or 4, 8;
T_34.20;
    %jmp/1 T_34.19, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000018876ad1d10_0;
    %cmpi/e 18, 0, 5;
    %flag_or 4, 8;
T_34.19;
    %jmp/1 T_34.18, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000018876ad1d10_0;
    %cmpi/e 16, 0, 5;
    %flag_or 4, 8;
T_34.18;
    %jmp/1 T_34.17, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000018876ad1d10_0;
    %cmpi/e 17, 0, 5;
    %flag_or 4, 8;
T_34.17;
    %flag_get/vec4 4;
    %jmp/1 T_34.16, 4;
    %load/vec4 v0000018876ad1d10_0;
    %pushi/vec4 20, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_34.16;
    %inv;
    %store/vec4 v0000018876ad1ef0_0, 0, 1;
    %jmp T_34;
    .thread T_34, $push;
    .scope S_0000018876ad3280;
T_35 ;
    %wait E_0000018876a5cc20;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018876ad19f0_0, 0, 1;
    %load/vec4 v0000018876ad1e50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.0, 8;
    %load/vec4 v0000018876ad18b0_0;
    %parti/s 4, 18, 6;
    %store/vec4 v0000018876ad2030_0, 0, 4;
    %load/vec4 v0000018876ad18b0_0;
    %parti/s 4, 14, 5;
    %store/vec4 v0000018876ad20d0_0, 0, 4;
    %load/vec4 v0000018876ad1b30_0;
    %cmpi/e 15, 0, 5;
    %jmp/0xz  T_35.2, 4;
    %load/vec4 v0000018876ad18b0_0;
    %parti/s 4, 22, 6;
    %store/vec4 v0000018876ad20d0_0, 0, 4;
T_35.2 ;
    %load/vec4 v0000018876ad1b30_0;
    %cmpi/e 20, 0, 5;
    %jmp/0xz  T_35.4, 4;
    %load/vec4 v0000018876ad1f90_0;
    %store/vec4 v0000018876ad2030_0, 0, 4;
T_35.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018876ad2350_0, 0, 1;
    %load/vec4 v0000018876ad1b30_0;
    %cmpi/e 8, 0, 5;
    %jmp/1 T_35.8, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000018876ad1b30_0;
    %cmpi/e 9, 0, 5;
    %flag_or 4, 8;
T_35.8;
    %jmp/0xz  T_35.6, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018876ad2350_0, 0, 1;
T_35.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018876ad1810_0, 0, 1;
    %load/vec4 v0000018876ad1b30_0;
    %cmpi/ne 15, 0, 5;
    %flag_get/vec4 4;
    %jmp/0 T_35.11, 4;
    %load/vec4 v0000018876ad18b0_0;
    %parti/s 1, 26, 6;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_35.11;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.9, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018876ad1810_0, 0, 1;
T_35.9 ;
    %load/vec4 v0000018876ad1db0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.12, 8;
    %load/vec4 v0000018876ad0cd0_0;
    %parti/s 4, 22, 6;
    %store/vec4 v0000018876ad0e10_0, 0, 4;
    %load/vec4 v0000018876ad0ff0_0;
    %cmpi/e 15, 0, 5;
    %jmp/0xz  T_35.14, 4;
    %load/vec4 v0000018876ad1f90_0;
    %store/vec4 v0000018876ad0e10_0, 0, 4;
T_35.14 ;
    %load/vec4 v0000018876ad2350_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_35.19, 9;
    %load/vec4 v0000018876ad2030_0;
    %load/vec4 v0000018876ad0e10_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_35.19;
    %flag_set/vec4 8;
    %jmp/1 T_35.18, 8;
    %load/vec4 v0000018876ad1810_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_35.20, 10;
    %load/vec4 v0000018876ad20d0_0;
    %load/vec4 v0000018876ad0e10_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_35.20;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_35.18;
    %jmp/0xz  T_35.16, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018876ad19f0_0, 0, 1;
T_35.16 ;
T_35.12 ;
    %load/vec4 v0000018876ad0af0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.21, 8;
    %load/vec4 v0000018876ad1950_0;
    %parti/s 4, 22, 6;
    %store/vec4 v0000018876ad1590_0, 0, 4;
    %load/vec4 v0000018876ad1630_0;
    %cmpi/e 15, 0, 5;
    %jmp/0xz  T_35.23, 4;
    %load/vec4 v0000018876ad1f90_0;
    %store/vec4 v0000018876ad1590_0, 0, 4;
T_35.23 ;
    %load/vec4 v0000018876ad2350_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_35.28, 9;
    %load/vec4 v0000018876ad2030_0;
    %load/vec4 v0000018876ad1590_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_35.28;
    %flag_set/vec4 8;
    %jmp/1 T_35.27, 8;
    %load/vec4 v0000018876ad1810_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_35.29, 10;
    %load/vec4 v0000018876ad20d0_0;
    %load/vec4 v0000018876ad1590_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_35.29;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_35.27;
    %jmp/0xz  T_35.25, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018876ad19f0_0, 0, 1;
T_35.25 ;
T_35.21 ;
    %load/vec4 v0000018876ad1ef0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.30, 8;
    %load/vec4 v0000018876ad2170_0;
    %parti/s 4, 22, 6;
    %store/vec4 v0000018876ad09b0_0, 0, 4;
    %load/vec4 v0000018876ad1d10_0;
    %cmpi/e 15, 0, 5;
    %jmp/0xz  T_35.32, 4;
    %load/vec4 v0000018876ad1f90_0;
    %store/vec4 v0000018876ad09b0_0, 0, 4;
T_35.32 ;
    %load/vec4 v0000018876ad2350_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_35.37, 9;
    %load/vec4 v0000018876ad2030_0;
    %load/vec4 v0000018876ad09b0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_35.37;
    %flag_set/vec4 8;
    %jmp/1 T_35.36, 8;
    %load/vec4 v0000018876ad1810_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_35.38, 10;
    %load/vec4 v0000018876ad20d0_0;
    %load/vec4 v0000018876ad09b0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_35.38;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_35.36;
    %jmp/0xz  T_35.34, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018876ad19f0_0, 0, 1;
T_35.34 ;
T_35.30 ;
T_35.0 ;
    %jmp T_35;
    .thread T_35, $push;
    .scope S_000001887697dde0;
T_36 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018876ad7e50_0, 0, 1;
    %delay 2000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018876ad7e50_0, 0, 1;
    %end;
    .thread T_36;
    .scope S_0000018876a4b980;
T_37 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018876ae0460_0, 0, 1;
T_37.0 ;
    %delay 5000, 0;
    %load/vec4 v0000018876ae0460_0;
    %inv;
    %store/vec4 v0000018876ae0460_0, 0, 1;
    %jmp T_37.0;
    %end;
    .thread T_37;
    .scope S_0000018876a4b980;
T_38 ;
    %vpi_call 3 135 "$dumpfile", "processor.vcd" {0 0 0};
    %vpi_call 3 136 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000018876a4b980 {0 0 0};
    %end;
    .thread T_38;
    .scope S_0000018876a4b980;
T_39 ;
    %delay 1000000, 0;
    %vpi_call 3 143 "$finish" {0 0 0};
    %end;
    .thread T_39;
# The file index is used to find the file name in the following table.
:file_names 24;
    "N/A";
    "<interactive>";
    "./mux_2x1.v";
    ".\processor_tb.v";
    ".\processor.v";
    "./ALU_cycle.v";
    "./ALU_Module.v";
    "./branchUnit.v";
    "./4_bit_mux2x1.v";
    "./MA_Cycle.v";
    "./OF_Cycle.v";
    "./Calculate_Immx_Branchtarget.v";
    "./ControlUnit.v";
    "./memory.v";
    "./EX_MA_Latch.v";
    "./IF_cycle.v";
    "./instructionMemory.v";
    "./data_interlock.v";
    "./IF_OF_latch.v";
    "./MA_RW_latch.v";
    "./OF_EX_latch.v";
    "././registerFile.v";
    "./RW_Cycle.v";
    "./mux_3x1.v";
