--- verilog_synth
+++ uhdm_synth
@@ -1,118 +1,36 @@
 /* Generated by Yosys 0.62+39 (git sha1 131911291-dirty, g++ 11.4.0-1ubuntu1~22.04.2 -Og -fPIC) */
 (* keep =  1  *)
-(* top =  1  *)
 (* src = "dut.sv:1.1-42.10" *)
+(* top =  1  *)
 module top();
-(* keep = 32'd1 *)
-(* src = "dut.sv:27.9-27.35" *)
+(* src = "dut.sv:32.9-32.24" *)
 \$check  #(
 .ARGS_WIDTH(32'd0),
 .FLAVOR("assert"),
 .FORMAT(),
 .PRIORITY(32'd4294967295),
-.TRG_ENABLE(32'd1),
+.TRG_ENABLE(32'd0),
 .TRG_POLARITY(),
 .TRG_WIDTH(32'd0)
 ) _0_ (
 .A(1'h1),
 .ARGS(),
-.EN(1'h1),
-.TRG()
-);
-(* keep = 32'd1 *)
-(* src = "dut.sv:28.9-28.35" *)
-\$check  #(
-.ARGS_WIDTH(32'd0),
-.FLAVOR("assert"),
-.FORMAT(),
-.PRIORITY(32'd4294967294),
-.TRG_ENABLE(32'd1),
-.TRG_POLARITY(),
-.TRG_WIDTH(32'd0)
-) _1_ (
-.A(1'h1),
-.ARGS(),
-.EN(1'h1),
-.TRG()
-);
-(* keep = 32'd1 *)
-(* src = "dut.sv:29.9-29.35" *)
-\$check  #(
-.ARGS_WIDTH(32'd0),
-.FLAVOR("assert"),
-.FORMAT(),
-.PRIORITY(32'd4294967293),
-.TRG_ENABLE(32'd1),
-.TRG_POLARITY(),
-.TRG_WIDTH(32'd0)
-) _2_ (
-.A(1'h1),
-.ARGS(),
-.EN(1'h1),
+.EN(1'h0),
 .TRG()
 );
-(* keep = 32'd1 *)
-(* src = "dut.sv:30.9-30.35" *)
-\$check  #(
-.ARGS_WIDTH(32'd0),
-.FLAVOR("assert"),
-.FORMAT(),
-.PRIORITY(32'd4294967292),
-.TRG_ENABLE(32'd1),
-.TRG_POLARITY(),
-.TRG_WIDTH(32'd0)
-) _3_ (
-.A(1'h1),
-.ARGS(),
-.EN(1'h1),
-.TRG()
-);
-(* keep = 32'd1 *)
-(* src = "dut.sv:31.9-31.23" *)
-\$check  #(
-.ARGS_WIDTH(32'd0),
-.FLAVOR("assert"),
-.FORMAT(),
-.PRIORITY(32'd4294967291),
-.TRG_ENABLE(32'd1),
-.TRG_POLARITY(),
-.TRG_WIDTH(32'd0)
-) _4_ (
-.A(1'h1),
-.ARGS(),
-.EN(1'h1),
-.TRG()
-);
-(* keep = 32'd1 *)
-(* src = "dut.sv:32.9-32.23" *)
-\$check  #(
-.ARGS_WIDTH(32'd0),
-.FLAVOR("assert"),
-.FORMAT(),
-.PRIORITY(32'd4294967290),
-.TRG_ENABLE(32'd1),
-.TRG_POLARITY(),
-.TRG_WIDTH(32'd0)
-) _5_ (
-.A(1'h1),
-.ARGS(),
-.EN(1'h1),
-.TRG()
-);
-(* keep = 32'd1 *)
-(* src = "dut.sv:40.9-40.18" *)
+(* src = "dut.sv:30.9-30.36" *)
 \$check  #(
 .ARGS_WIDTH(32'd0),
 .FLAVOR("assert"),
 .FORMAT(),
 .PRIORITY(32'd4294967295),
-.TRG_ENABLE(32'd1),
+.TRG_ENABLE(32'd0),
 .TRG_POLARITY(),
 .TRG_WIDTH(32'd0)
-) _6_ (
-.A(1'h1),
+) _1_ (
+.A(1'h0),
 .ARGS(),
-.EN(1'h1),
+.EN(1'h0),
 .TRG()
 );
 endmodule
