Simulator report for sorting
Tue Jul 14 19:19:23 2020
Quartus II Version 8.1 Build 163 10/28/2008 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. |Assem|sorting:inst2|alt3pram0:Reg_File|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_41q1:auto_generated|ALTSYNCRAM
  6. |Assem|sorting:inst2|alt3pram0:Reg_File|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_41q1:auto_generated|ALTSYNCRAM
  7. Coverage Summary
  8. Complete 1/0-Value Coverage
  9. Missing 1-Value Coverage
 10. Missing 0-Value Coverage
 11. Simulator INI Usage
 12. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2008 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------+
; Simulator Summary                          ;
+-----------------------------+--------------+
; Type                        ; Value        ;
+-----------------------------+--------------+
; Simulation Start Time       ; 0 ps         ;
; Simulation End Time         ; 4.5 us       ;
; Simulation Netlist Size     ; 318 nodes    ;
; Simulation Coverage         ;      93.08 % ;
; Total Number of Transitions ; 7711         ;
; Simulation Breakpoints      ; 0            ;
; Family                      ; Cyclone III  ;
+-----------------------------+--------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                         ;
+--------------------------------------------------------------------------------------------+---------------+---------------+
; Option                                                                                     ; Setting       ; Default Value ;
+--------------------------------------------------------------------------------------------+---------------+---------------+
; Simulation mode                                                                            ; Functional    ; Timing        ;
; Start time                                                                                 ; 0 ns          ; 0 ns          ;
; Simulation results format                                                                  ; CVWF          ;               ;
; Vector input source                                                                        ; AssemSim2.vwf ;               ;
; Add pins automatically to simulation output waveforms                                      ; On            ; On            ;
; Check outputs                                                                              ; Off           ; Off           ;
; Report simulation coverage                                                                 ; On            ; On            ;
; Display complete 1/0 value coverage report                                                 ; On            ; On            ;
; Display missing 1-value coverage report                                                    ; On            ; On            ;
; Display missing 0-value coverage report                                                    ; On            ; On            ;
; Detect setup and hold time violations                                                      ; Off           ; Off           ;
; Detect glitches                                                                            ; Off           ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off           ; Off           ;
; Generate Signal Activity File                                                              ; Off           ; Off           ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; Off           ; Off           ;
; Group bus channels in simulation results                                                   ; Off           ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On            ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE    ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off           ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; On            ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto          ; Auto          ;
; Interconnect Delay Model Type                                                              ; Transport     ; Transport     ;
; Cell Delay Model Type                                                                      ; Transport     ; Transport     ;
+--------------------------------------------------------------------------------------------+---------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II to view the waveform report data.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |Assem|sorting:inst2|alt3pram0:Reg_File|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_41q1:auto_generated|ALTSYNCRAM ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Memory report data cannot be output to ASCII.
Please use Quartus II to view the memory report data.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |Assem|sorting:inst2|alt3pram0:Reg_File|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_41q1:auto_generated|ALTSYNCRAM ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Memory report data cannot be output to ASCII.
Please use Quartus II to view the memory report data.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;      93.08 % ;
; Total nodes checked                                 ; 318          ;
; Total output ports checked                          ; 318          ;
; Total output ports with complete 1/0-value coverage ; 296          ;
; Total output ports with no 1/0-value coverage       ; 14           ;
; Total output ports with no 1-value coverage         ; 17           ;
; Total output ports with no 0-value coverage         ; 19           ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Complete 1/0-Value Coverage                                                                                                                                                                                                                                                                                                                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                                                                         ; Output Port Name                                                                                                                                            ; Output Port Type ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+
; |Assem|Done                                                                                                                                                       ; |Assem|Done                                                                                                                                                 ; pin_out          ;
; |Assem|clock                                                                                                                                                      ; |Assem|clock                                                                                                                                                ; out              ;
; |Assem|start                                                                                                                                                      ; |Assem|start                                                                                                                                                ; out              ;
; |Assem|AD                                                                                                                                                         ; |Assem|AD                                                                                                                                                   ; out              ;
; |Assem|Din[7]                                                                                                                                                     ; |Assem|Din[7]                                                                                                                                               ; out              ;
; |Assem|Din[6]                                                                                                                                                     ; |Assem|Din[6]                                                                                                                                               ; out              ;
; |Assem|Din[5]                                                                                                                                                     ; |Assem|Din[5]                                                                                                                                               ; out              ;
; |Assem|Din[4]                                                                                                                                                     ; |Assem|Din[4]                                                                                                                                               ; out              ;
; |Assem|Din[3]                                                                                                                                                     ; |Assem|Din[3]                                                                                                                                               ; out              ;
; |Assem|Din[2]                                                                                                                                                     ; |Assem|Din[2]                                                                                                                                               ; out              ;
; |Assem|Din[1]                                                                                                                                                     ; |Assem|Din[1]                                                                                                                                               ; out              ;
; |Assem|Din[0]                                                                                                                                                     ; |Assem|Din[0]                                                                                                                                               ; out              ;
; |Assem|Dout[7]                                                                                                                                                    ; |Assem|Dout[7]                                                                                                                                              ; pin_out          ;
; |Assem|Dout[6]                                                                                                                                                    ; |Assem|Dout[6]                                                                                                                                              ; pin_out          ;
; |Assem|Dout[5]                                                                                                                                                    ; |Assem|Dout[5]                                                                                                                                              ; pin_out          ;
; |Assem|Dout[4]                                                                                                                                                    ; |Assem|Dout[4]                                                                                                                                              ; pin_out          ;
; |Assem|Dout[3]                                                                                                                                                    ; |Assem|Dout[3]                                                                                                                                              ; pin_out          ;
; |Assem|Dout[2]                                                                                                                                                    ; |Assem|Dout[2]                                                                                                                                              ; pin_out          ;
; |Assem|Dout[1]                                                                                                                                                    ; |Assem|Dout[1]                                                                                                                                              ; pin_out          ;
; |Assem|Dout[0]                                                                                                                                                    ; |Assem|Dout[0]                                                                                                                                              ; pin_out          ;
; |Assem|sorting:inst2|inst22                                                                                                                                       ; |Assem|sorting:inst2|inst22                                                                                                                                 ; out0             ;
; |Assem|sorting:inst2|inst2                                                                                                                                        ; |Assem|sorting:inst2|inst2                                                                                                                                  ; out0             ;
; |Assem|sorting:inst2|lpm_bustri0:inst24|lpm_bustri:lpm_bustri_component|dout[7]                                                                                   ; |Assem|sorting:inst2|lpm_bustri0:inst24|lpm_bustri:lpm_bustri_component|dout[7]                                                                             ; out              ;
; |Assem|sorting:inst2|lpm_bustri0:inst24|lpm_bustri:lpm_bustri_component|dout[6]                                                                                   ; |Assem|sorting:inst2|lpm_bustri0:inst24|lpm_bustri:lpm_bustri_component|dout[6]                                                                             ; out              ;
; |Assem|sorting:inst2|lpm_bustri0:inst24|lpm_bustri:lpm_bustri_component|dout[5]                                                                                   ; |Assem|sorting:inst2|lpm_bustri0:inst24|lpm_bustri:lpm_bustri_component|dout[5]                                                                             ; out              ;
; |Assem|sorting:inst2|lpm_bustri0:inst24|lpm_bustri:lpm_bustri_component|dout[4]                                                                                   ; |Assem|sorting:inst2|lpm_bustri0:inst24|lpm_bustri:lpm_bustri_component|dout[4]                                                                             ; out              ;
; |Assem|sorting:inst2|lpm_bustri0:inst24|lpm_bustri:lpm_bustri_component|dout[3]                                                                                   ; |Assem|sorting:inst2|lpm_bustri0:inst24|lpm_bustri:lpm_bustri_component|dout[3]                                                                             ; out              ;
; |Assem|sorting:inst2|lpm_bustri0:inst24|lpm_bustri:lpm_bustri_component|dout[2]                                                                                   ; |Assem|sorting:inst2|lpm_bustri0:inst24|lpm_bustri:lpm_bustri_component|dout[2]                                                                             ; out              ;
; |Assem|sorting:inst2|lpm_bustri0:inst24|lpm_bustri:lpm_bustri_component|dout[1]                                                                                   ; |Assem|sorting:inst2|lpm_bustri0:inst24|lpm_bustri:lpm_bustri_component|dout[1]                                                                             ; out              ;
; |Assem|sorting:inst2|lpm_bustri0:inst24|lpm_bustri:lpm_bustri_component|dout[0]                                                                                   ; |Assem|sorting:inst2|lpm_bustri0:inst24|lpm_bustri:lpm_bustri_component|dout[0]                                                                             ; out              ;
; |Assem|sorting:inst2|lpm_mux0:inst17|lpm_mux:lpm_mux_component|mux_c6e:auto_generated|result_node[2]~0                                                            ; |Assem|sorting:inst2|lpm_mux0:inst17|lpm_mux:lpm_mux_component|mux_c6e:auto_generated|result_node[2]~0                                                      ; out0             ;
; |Assem|sorting:inst2|lpm_mux0:inst17|lpm_mux:lpm_mux_component|mux_c6e:auto_generated|result_node[2]~1                                                            ; |Assem|sorting:inst2|lpm_mux0:inst17|lpm_mux:lpm_mux_component|mux_c6e:auto_generated|result_node[2]~1                                                      ; out0             ;
; |Assem|sorting:inst2|lpm_mux0:inst17|lpm_mux:lpm_mux_component|mux_c6e:auto_generated|result_node[2]                                                              ; |Assem|sorting:inst2|lpm_mux0:inst17|lpm_mux:lpm_mux_component|mux_c6e:auto_generated|result_node[2]                                                        ; out0             ;
; |Assem|sorting:inst2|lpm_mux0:inst17|lpm_mux:lpm_mux_component|mux_c6e:auto_generated|result_node[1]~2                                                            ; |Assem|sorting:inst2|lpm_mux0:inst17|lpm_mux:lpm_mux_component|mux_c6e:auto_generated|result_node[1]~2                                                      ; out0             ;
; |Assem|sorting:inst2|lpm_mux0:inst17|lpm_mux:lpm_mux_component|mux_c6e:auto_generated|result_node[1]~3                                                            ; |Assem|sorting:inst2|lpm_mux0:inst17|lpm_mux:lpm_mux_component|mux_c6e:auto_generated|result_node[1]~3                                                      ; out0             ;
; |Assem|sorting:inst2|lpm_mux0:inst17|lpm_mux:lpm_mux_component|mux_c6e:auto_generated|result_node[1]                                                              ; |Assem|sorting:inst2|lpm_mux0:inst17|lpm_mux:lpm_mux_component|mux_c6e:auto_generated|result_node[1]                                                        ; out0             ;
; |Assem|sorting:inst2|lpm_mux0:inst17|lpm_mux:lpm_mux_component|mux_c6e:auto_generated|result_node[0]~4                                                            ; |Assem|sorting:inst2|lpm_mux0:inst17|lpm_mux:lpm_mux_component|mux_c6e:auto_generated|result_node[0]~4                                                      ; out0             ;
; |Assem|sorting:inst2|lpm_mux0:inst17|lpm_mux:lpm_mux_component|mux_c6e:auto_generated|result_node[0]~5                                                            ; |Assem|sorting:inst2|lpm_mux0:inst17|lpm_mux:lpm_mux_component|mux_c6e:auto_generated|result_node[0]~5                                                      ; out0             ;
; |Assem|sorting:inst2|lpm_mux0:inst17|lpm_mux:lpm_mux_component|mux_c6e:auto_generated|result_node[0]                                                              ; |Assem|sorting:inst2|lpm_mux0:inst17|lpm_mux:lpm_mux_component|mux_c6e:auto_generated|result_node[0]                                                        ; out0             ;
; |Assem|sorting:inst2|lpm_mux1:inst18|lpm_mux:lpm_mux_component|mux_i6e:auto_generated|data0_wire[7]                                                               ; |Assem|sorting:inst2|lpm_mux1:inst18|lpm_mux:lpm_mux_component|mux_i6e:auto_generated|data0_wire[7]                                                         ; out0             ;
; |Assem|sorting:inst2|lpm_mux1:inst18|lpm_mux:lpm_mux_component|mux_i6e:auto_generated|data0_wire[6]                                                               ; |Assem|sorting:inst2|lpm_mux1:inst18|lpm_mux:lpm_mux_component|mux_i6e:auto_generated|data0_wire[6]                                                         ; out0             ;
; |Assem|sorting:inst2|lpm_mux1:inst18|lpm_mux:lpm_mux_component|mux_i6e:auto_generated|data0_wire[5]                                                               ; |Assem|sorting:inst2|lpm_mux1:inst18|lpm_mux:lpm_mux_component|mux_i6e:auto_generated|data0_wire[5]                                                         ; out0             ;
; |Assem|sorting:inst2|lpm_mux1:inst18|lpm_mux:lpm_mux_component|mux_i6e:auto_generated|data0_wire[4]                                                               ; |Assem|sorting:inst2|lpm_mux1:inst18|lpm_mux:lpm_mux_component|mux_i6e:auto_generated|data0_wire[4]                                                         ; out0             ;
; |Assem|sorting:inst2|lpm_mux1:inst18|lpm_mux:lpm_mux_component|mux_i6e:auto_generated|data0_wire[3]                                                               ; |Assem|sorting:inst2|lpm_mux1:inst18|lpm_mux:lpm_mux_component|mux_i6e:auto_generated|data0_wire[3]                                                         ; out0             ;
; |Assem|sorting:inst2|lpm_mux1:inst18|lpm_mux:lpm_mux_component|mux_i6e:auto_generated|data0_wire[2]                                                               ; |Assem|sorting:inst2|lpm_mux1:inst18|lpm_mux:lpm_mux_component|mux_i6e:auto_generated|data0_wire[2]                                                         ; out0             ;
; |Assem|sorting:inst2|lpm_mux1:inst18|lpm_mux:lpm_mux_component|mux_i6e:auto_generated|data0_wire[1]                                                               ; |Assem|sorting:inst2|lpm_mux1:inst18|lpm_mux:lpm_mux_component|mux_i6e:auto_generated|data0_wire[1]                                                         ; out0             ;
; |Assem|sorting:inst2|lpm_mux1:inst18|lpm_mux:lpm_mux_component|mux_i6e:auto_generated|data0_wire[0]                                                               ; |Assem|sorting:inst2|lpm_mux1:inst18|lpm_mux:lpm_mux_component|mux_i6e:auto_generated|data0_wire[0]                                                         ; out0             ;
; |Assem|sorting:inst2|lpm_mux1:inst18|lpm_mux:lpm_mux_component|mux_i6e:auto_generated|data1_wire[7]                                                               ; |Assem|sorting:inst2|lpm_mux1:inst18|lpm_mux:lpm_mux_component|mux_i6e:auto_generated|data1_wire[7]                                                         ; out0             ;
; |Assem|sorting:inst2|lpm_mux1:inst18|lpm_mux:lpm_mux_component|mux_i6e:auto_generated|data1_wire[6]                                                               ; |Assem|sorting:inst2|lpm_mux1:inst18|lpm_mux:lpm_mux_component|mux_i6e:auto_generated|data1_wire[6]                                                         ; out0             ;
; |Assem|sorting:inst2|lpm_mux1:inst18|lpm_mux:lpm_mux_component|mux_i6e:auto_generated|data1_wire[5]                                                               ; |Assem|sorting:inst2|lpm_mux1:inst18|lpm_mux:lpm_mux_component|mux_i6e:auto_generated|data1_wire[5]                                                         ; out0             ;
; |Assem|sorting:inst2|lpm_mux1:inst18|lpm_mux:lpm_mux_component|mux_i6e:auto_generated|data1_wire[4]                                                               ; |Assem|sorting:inst2|lpm_mux1:inst18|lpm_mux:lpm_mux_component|mux_i6e:auto_generated|data1_wire[4]                                                         ; out0             ;
; |Assem|sorting:inst2|lpm_mux1:inst18|lpm_mux:lpm_mux_component|mux_i6e:auto_generated|data1_wire[3]                                                               ; |Assem|sorting:inst2|lpm_mux1:inst18|lpm_mux:lpm_mux_component|mux_i6e:auto_generated|data1_wire[3]                                                         ; out0             ;
; |Assem|sorting:inst2|lpm_mux1:inst18|lpm_mux:lpm_mux_component|mux_i6e:auto_generated|data1_wire[2]                                                               ; |Assem|sorting:inst2|lpm_mux1:inst18|lpm_mux:lpm_mux_component|mux_i6e:auto_generated|data1_wire[2]                                                         ; out0             ;
; |Assem|sorting:inst2|lpm_mux1:inst18|lpm_mux:lpm_mux_component|mux_i6e:auto_generated|data1_wire[1]                                                               ; |Assem|sorting:inst2|lpm_mux1:inst18|lpm_mux:lpm_mux_component|mux_i6e:auto_generated|data1_wire[1]                                                         ; out0             ;
; |Assem|sorting:inst2|lpm_mux1:inst18|lpm_mux:lpm_mux_component|mux_i6e:auto_generated|data1_wire[0]                                                               ; |Assem|sorting:inst2|lpm_mux1:inst18|lpm_mux:lpm_mux_component|mux_i6e:auto_generated|data1_wire[0]                                                         ; out0             ;
; |Assem|sorting:inst2|lpm_mux1:inst18|lpm_mux:lpm_mux_component|mux_i6e:auto_generated|data2_wire[7]                                                               ; |Assem|sorting:inst2|lpm_mux1:inst18|lpm_mux:lpm_mux_component|mux_i6e:auto_generated|data2_wire[7]                                                         ; out0             ;
; |Assem|sorting:inst2|lpm_mux1:inst18|lpm_mux:lpm_mux_component|mux_i6e:auto_generated|data2_wire[6]                                                               ; |Assem|sorting:inst2|lpm_mux1:inst18|lpm_mux:lpm_mux_component|mux_i6e:auto_generated|data2_wire[6]                                                         ; out0             ;
; |Assem|sorting:inst2|lpm_mux1:inst18|lpm_mux:lpm_mux_component|mux_i6e:auto_generated|data2_wire[5]                                                               ; |Assem|sorting:inst2|lpm_mux1:inst18|lpm_mux:lpm_mux_component|mux_i6e:auto_generated|data2_wire[5]                                                         ; out0             ;
; |Assem|sorting:inst2|lpm_mux1:inst18|lpm_mux:lpm_mux_component|mux_i6e:auto_generated|data2_wire[4]                                                               ; |Assem|sorting:inst2|lpm_mux1:inst18|lpm_mux:lpm_mux_component|mux_i6e:auto_generated|data2_wire[4]                                                         ; out0             ;
; |Assem|sorting:inst2|lpm_mux1:inst18|lpm_mux:lpm_mux_component|mux_i6e:auto_generated|data2_wire[3]                                                               ; |Assem|sorting:inst2|lpm_mux1:inst18|lpm_mux:lpm_mux_component|mux_i6e:auto_generated|data2_wire[3]                                                         ; out0             ;
; |Assem|sorting:inst2|lpm_mux1:inst18|lpm_mux:lpm_mux_component|mux_i6e:auto_generated|data2_wire[2]                                                               ; |Assem|sorting:inst2|lpm_mux1:inst18|lpm_mux:lpm_mux_component|mux_i6e:auto_generated|data2_wire[2]                                                         ; out0             ;
; |Assem|sorting:inst2|lpm_mux1:inst18|lpm_mux:lpm_mux_component|mux_i6e:auto_generated|data2_wire[1]                                                               ; |Assem|sorting:inst2|lpm_mux1:inst18|lpm_mux:lpm_mux_component|mux_i6e:auto_generated|data2_wire[1]                                                         ; out0             ;
; |Assem|sorting:inst2|lpm_mux1:inst18|lpm_mux:lpm_mux_component|mux_i6e:auto_generated|data2_wire[0]                                                               ; |Assem|sorting:inst2|lpm_mux1:inst18|lpm_mux:lpm_mux_component|mux_i6e:auto_generated|data2_wire[0]                                                         ; out0             ;
; |Assem|sorting:inst2|lpm_mux1:inst18|lpm_mux:lpm_mux_component|mux_i6e:auto_generated|_~0                                                                         ; |Assem|sorting:inst2|lpm_mux1:inst18|lpm_mux:lpm_mux_component|mux_i6e:auto_generated|_~0                                                                   ; out0             ;
; |Assem|sorting:inst2|lpm_mux1:inst18|lpm_mux:lpm_mux_component|mux_i6e:auto_generated|_~1                                                                         ; |Assem|sorting:inst2|lpm_mux1:inst18|lpm_mux:lpm_mux_component|mux_i6e:auto_generated|_~1                                                                   ; out0             ;
; |Assem|sorting:inst2|lpm_mux1:inst18|lpm_mux:lpm_mux_component|mux_i6e:auto_generated|_~2                                                                         ; |Assem|sorting:inst2|lpm_mux1:inst18|lpm_mux:lpm_mux_component|mux_i6e:auto_generated|_~2                                                                   ; out0             ;
; |Assem|sorting:inst2|lpm_mux1:inst18|lpm_mux:lpm_mux_component|mux_i6e:auto_generated|_~3                                                                         ; |Assem|sorting:inst2|lpm_mux1:inst18|lpm_mux:lpm_mux_component|mux_i6e:auto_generated|_~3                                                                   ; out0             ;
; |Assem|sorting:inst2|lpm_mux1:inst18|lpm_mux:lpm_mux_component|mux_i6e:auto_generated|_~4                                                                         ; |Assem|sorting:inst2|lpm_mux1:inst18|lpm_mux:lpm_mux_component|mux_i6e:auto_generated|_~4                                                                   ; out0             ;
; |Assem|sorting:inst2|lpm_mux1:inst18|lpm_mux:lpm_mux_component|mux_i6e:auto_generated|_~5                                                                         ; |Assem|sorting:inst2|lpm_mux1:inst18|lpm_mux:lpm_mux_component|mux_i6e:auto_generated|_~5                                                                   ; out0             ;
; |Assem|sorting:inst2|lpm_mux1:inst18|lpm_mux:lpm_mux_component|mux_i6e:auto_generated|_~6                                                                         ; |Assem|sorting:inst2|lpm_mux1:inst18|lpm_mux:lpm_mux_component|mux_i6e:auto_generated|_~6                                                                   ; out0             ;
; |Assem|sorting:inst2|lpm_mux1:inst18|lpm_mux:lpm_mux_component|mux_i6e:auto_generated|_~7                                                                         ; |Assem|sorting:inst2|lpm_mux1:inst18|lpm_mux:lpm_mux_component|mux_i6e:auto_generated|_~7                                                                   ; out0             ;
; |Assem|sorting:inst2|lpm_mux1:inst18|lpm_mux:lpm_mux_component|mux_i6e:auto_generated|result_node[7]~0                                                            ; |Assem|sorting:inst2|lpm_mux1:inst18|lpm_mux:lpm_mux_component|mux_i6e:auto_generated|result_node[7]~0                                                      ; out0             ;
; |Assem|sorting:inst2|lpm_mux1:inst18|lpm_mux:lpm_mux_component|mux_i6e:auto_generated|result_node[6]~1                                                            ; |Assem|sorting:inst2|lpm_mux1:inst18|lpm_mux:lpm_mux_component|mux_i6e:auto_generated|result_node[6]~1                                                      ; out0             ;
; |Assem|sorting:inst2|lpm_mux1:inst18|lpm_mux:lpm_mux_component|mux_i6e:auto_generated|result_node[5]~2                                                            ; |Assem|sorting:inst2|lpm_mux1:inst18|lpm_mux:lpm_mux_component|mux_i6e:auto_generated|result_node[5]~2                                                      ; out0             ;
; |Assem|sorting:inst2|lpm_mux1:inst18|lpm_mux:lpm_mux_component|mux_i6e:auto_generated|result_node[4]~3                                                            ; |Assem|sorting:inst2|lpm_mux1:inst18|lpm_mux:lpm_mux_component|mux_i6e:auto_generated|result_node[4]~3                                                      ; out0             ;
; |Assem|sorting:inst2|lpm_mux1:inst18|lpm_mux:lpm_mux_component|mux_i6e:auto_generated|result_node[3]~4                                                            ; |Assem|sorting:inst2|lpm_mux1:inst18|lpm_mux:lpm_mux_component|mux_i6e:auto_generated|result_node[3]~4                                                      ; out0             ;
; |Assem|sorting:inst2|lpm_mux1:inst18|lpm_mux:lpm_mux_component|mux_i6e:auto_generated|result_node[2]~5                                                            ; |Assem|sorting:inst2|lpm_mux1:inst18|lpm_mux:lpm_mux_component|mux_i6e:auto_generated|result_node[2]~5                                                      ; out0             ;
; |Assem|sorting:inst2|lpm_mux1:inst18|lpm_mux:lpm_mux_component|mux_i6e:auto_generated|result_node[1]~6                                                            ; |Assem|sorting:inst2|lpm_mux1:inst18|lpm_mux:lpm_mux_component|mux_i6e:auto_generated|result_node[1]~6                                                      ; out0             ;
; |Assem|sorting:inst2|lpm_mux1:inst18|lpm_mux:lpm_mux_component|mux_i6e:auto_generated|result_node[0]~7                                                            ; |Assem|sorting:inst2|lpm_mux1:inst18|lpm_mux:lpm_mux_component|mux_i6e:auto_generated|result_node[0]~7                                                      ; out0             ;
; |Assem|sorting:inst2|lpm_mux1:inst18|lpm_mux:lpm_mux_component|mux_i6e:auto_generated|result_node[7]                                                              ; |Assem|sorting:inst2|lpm_mux1:inst18|lpm_mux:lpm_mux_component|mux_i6e:auto_generated|result_node[7]                                                        ; out0             ;
; |Assem|sorting:inst2|lpm_mux1:inst18|lpm_mux:lpm_mux_component|mux_i6e:auto_generated|result_node[6]                                                              ; |Assem|sorting:inst2|lpm_mux1:inst18|lpm_mux:lpm_mux_component|mux_i6e:auto_generated|result_node[6]                                                        ; out0             ;
; |Assem|sorting:inst2|lpm_mux1:inst18|lpm_mux:lpm_mux_component|mux_i6e:auto_generated|result_node[5]                                                              ; |Assem|sorting:inst2|lpm_mux1:inst18|lpm_mux:lpm_mux_component|mux_i6e:auto_generated|result_node[5]                                                        ; out0             ;
; |Assem|sorting:inst2|lpm_mux1:inst18|lpm_mux:lpm_mux_component|mux_i6e:auto_generated|result_node[4]                                                              ; |Assem|sorting:inst2|lpm_mux1:inst18|lpm_mux:lpm_mux_component|mux_i6e:auto_generated|result_node[4]                                                        ; out0             ;
; |Assem|sorting:inst2|lpm_mux1:inst18|lpm_mux:lpm_mux_component|mux_i6e:auto_generated|result_node[3]                                                              ; |Assem|sorting:inst2|lpm_mux1:inst18|lpm_mux:lpm_mux_component|mux_i6e:auto_generated|result_node[3]                                                        ; out0             ;
; |Assem|sorting:inst2|lpm_mux1:inst18|lpm_mux:lpm_mux_component|mux_i6e:auto_generated|result_node[2]                                                              ; |Assem|sorting:inst2|lpm_mux1:inst18|lpm_mux:lpm_mux_component|mux_i6e:auto_generated|result_node[2]                                                        ; out0             ;
; |Assem|sorting:inst2|lpm_mux1:inst18|lpm_mux:lpm_mux_component|mux_i6e:auto_generated|result_node[1]                                                              ; |Assem|sorting:inst2|lpm_mux1:inst18|lpm_mux:lpm_mux_component|mux_i6e:auto_generated|result_node[1]                                                        ; out0             ;
; |Assem|sorting:inst2|lpm_mux1:inst18|lpm_mux:lpm_mux_component|mux_i6e:auto_generated|result_node[0]                                                              ; |Assem|sorting:inst2|lpm_mux1:inst18|lpm_mux:lpm_mux_component|mux_i6e:auto_generated|result_node[0]                                                        ; out0             ;
; |Assem|sorting:inst2|alt3pram0:Reg_File|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_41q1:auto_generated|ram_block1a0 ; |Assem|sorting:inst2|alt3pram0:Reg_File|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_41q1:auto_generated|q_b[0] ; portbdataout0    ;
; |Assem|sorting:inst2|alt3pram0:Reg_File|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_41q1:auto_generated|ram_block1a1 ; |Assem|sorting:inst2|alt3pram0:Reg_File|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_41q1:auto_generated|q_b[1] ; portbdataout0    ;
; |Assem|sorting:inst2|alt3pram0:Reg_File|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_41q1:auto_generated|ram_block1a2 ; |Assem|sorting:inst2|alt3pram0:Reg_File|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_41q1:auto_generated|q_b[2] ; portbdataout0    ;
; |Assem|sorting:inst2|alt3pram0:Reg_File|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_41q1:auto_generated|ram_block1a3 ; |Assem|sorting:inst2|alt3pram0:Reg_File|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_41q1:auto_generated|q_b[3] ; portbdataout0    ;
; |Assem|sorting:inst2|alt3pram0:Reg_File|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_41q1:auto_generated|ram_block1a4 ; |Assem|sorting:inst2|alt3pram0:Reg_File|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_41q1:auto_generated|q_b[4] ; portbdataout0    ;
; |Assem|sorting:inst2|alt3pram0:Reg_File|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_41q1:auto_generated|ram_block1a5 ; |Assem|sorting:inst2|alt3pram0:Reg_File|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_41q1:auto_generated|q_b[5] ; portbdataout0    ;
; |Assem|sorting:inst2|alt3pram0:Reg_File|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_41q1:auto_generated|ram_block1a6 ; |Assem|sorting:inst2|alt3pram0:Reg_File|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_41q1:auto_generated|q_b[6] ; portbdataout0    ;
; |Assem|sorting:inst2|alt3pram0:Reg_File|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_41q1:auto_generated|ram_block1a7 ; |Assem|sorting:inst2|alt3pram0:Reg_File|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_41q1:auto_generated|q_b[7] ; portbdataout0    ;
; |Assem|sorting:inst2|alt3pram0:Reg_File|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_41q1:auto_generated|ram_block1a0 ; |Assem|sorting:inst2|alt3pram0:Reg_File|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_41q1:auto_generated|q_b[0] ; portbdataout0    ;
; |Assem|sorting:inst2|alt3pram0:Reg_File|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_41q1:auto_generated|ram_block1a1 ; |Assem|sorting:inst2|alt3pram0:Reg_File|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_41q1:auto_generated|q_b[1] ; portbdataout0    ;
; |Assem|sorting:inst2|alt3pram0:Reg_File|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_41q1:auto_generated|ram_block1a2 ; |Assem|sorting:inst2|alt3pram0:Reg_File|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_41q1:auto_generated|q_b[2] ; portbdataout0    ;
; |Assem|sorting:inst2|alt3pram0:Reg_File|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_41q1:auto_generated|ram_block1a3 ; |Assem|sorting:inst2|alt3pram0:Reg_File|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_41q1:auto_generated|q_b[3] ; portbdataout0    ;
; |Assem|sorting:inst2|alt3pram0:Reg_File|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_41q1:auto_generated|ram_block1a4 ; |Assem|sorting:inst2|alt3pram0:Reg_File|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_41q1:auto_generated|q_b[4] ; portbdataout0    ;
; |Assem|sorting:inst2|alt3pram0:Reg_File|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_41q1:auto_generated|ram_block1a5 ; |Assem|sorting:inst2|alt3pram0:Reg_File|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_41q1:auto_generated|q_b[5] ; portbdataout0    ;
; |Assem|sorting:inst2|alt3pram0:Reg_File|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_41q1:auto_generated|ram_block1a6 ; |Assem|sorting:inst2|alt3pram0:Reg_File|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_41q1:auto_generated|q_b[6] ; portbdataout0    ;
; |Assem|sorting:inst2|alt3pram0:Reg_File|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_41q1:auto_generated|ram_block1a7 ; |Assem|sorting:inst2|alt3pram0:Reg_File|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_41q1:auto_generated|q_b[7] ; portbdataout0    ;
; |Assem|sorting:inst2|EightBitReg:Buffer|D~0                                                                                                                       ; |Assem|sorting:inst2|EightBitReg:Buffer|D~0                                                                                                                 ; out              ;
; |Assem|sorting:inst2|EightBitReg:Buffer|D~1                                                                                                                       ; |Assem|sorting:inst2|EightBitReg:Buffer|D~1                                                                                                                 ; out              ;
; |Assem|sorting:inst2|EightBitReg:Buffer|D~2                                                                                                                       ; |Assem|sorting:inst2|EightBitReg:Buffer|D~2                                                                                                                 ; out              ;
; |Assem|sorting:inst2|EightBitReg:Buffer|D~3                                                                                                                       ; |Assem|sorting:inst2|EightBitReg:Buffer|D~3                                                                                                                 ; out              ;
; |Assem|sorting:inst2|EightBitReg:Buffer|D~4                                                                                                                       ; |Assem|sorting:inst2|EightBitReg:Buffer|D~4                                                                                                                 ; out              ;
; |Assem|sorting:inst2|EightBitReg:Buffer|D~5                                                                                                                       ; |Assem|sorting:inst2|EightBitReg:Buffer|D~5                                                                                                                 ; out              ;
; |Assem|sorting:inst2|EightBitReg:Buffer|D~6                                                                                                                       ; |Assem|sorting:inst2|EightBitReg:Buffer|D~6                                                                                                                 ; out              ;
; |Assem|sorting:inst2|EightBitReg:Buffer|D~7                                                                                                                       ; |Assem|sorting:inst2|EightBitReg:Buffer|D~7                                                                                                                 ; out              ;
; |Assem|sorting:inst2|EightBitReg:Buffer|D~8                                                                                                                       ; |Assem|sorting:inst2|EightBitReg:Buffer|D~8                                                                                                                 ; out              ;
; |Assem|sorting:inst2|EightBitReg:Buffer|D~9                                                                                                                       ; |Assem|sorting:inst2|EightBitReg:Buffer|D~9                                                                                                                 ; out              ;
; |Assem|sorting:inst2|EightBitReg:Buffer|D~10                                                                                                                      ; |Assem|sorting:inst2|EightBitReg:Buffer|D~10                                                                                                                ; out              ;
; |Assem|sorting:inst2|EightBitReg:Buffer|D~11                                                                                                                      ; |Assem|sorting:inst2|EightBitReg:Buffer|D~11                                                                                                                ; out              ;
; |Assem|sorting:inst2|EightBitReg:Buffer|D~12                                                                                                                      ; |Assem|sorting:inst2|EightBitReg:Buffer|D~12                                                                                                                ; out              ;
; |Assem|sorting:inst2|EightBitReg:Buffer|D~13                                                                                                                      ; |Assem|sorting:inst2|EightBitReg:Buffer|D~13                                                                                                                ; out              ;
; |Assem|sorting:inst2|EightBitReg:Buffer|D~14                                                                                                                      ; |Assem|sorting:inst2|EightBitReg:Buffer|D~14                                                                                                                ; out              ;
; |Assem|sorting:inst2|EightBitReg:Buffer|D~15                                                                                                                      ; |Assem|sorting:inst2|EightBitReg:Buffer|D~15                                                                                                                ; out              ;
; |Assem|sorting:inst2|EightBitReg:Buffer|D[0]                                                                                                                      ; |Assem|sorting:inst2|EightBitReg:Buffer|D[0]                                                                                                                ; regout           ;
; |Assem|sorting:inst2|EightBitReg:Buffer|D[1]                                                                                                                      ; |Assem|sorting:inst2|EightBitReg:Buffer|D[1]                                                                                                                ; regout           ;
; |Assem|sorting:inst2|EightBitReg:Buffer|D[2]                                                                                                                      ; |Assem|sorting:inst2|EightBitReg:Buffer|D[2]                                                                                                                ; regout           ;
; |Assem|sorting:inst2|EightBitReg:Buffer|D[3]                                                                                                                      ; |Assem|sorting:inst2|EightBitReg:Buffer|D[3]                                                                                                                ; regout           ;
; |Assem|sorting:inst2|EightBitReg:Buffer|D[4]                                                                                                                      ; |Assem|sorting:inst2|EightBitReg:Buffer|D[4]                                                                                                                ; regout           ;
; |Assem|sorting:inst2|EightBitReg:Buffer|D[5]                                                                                                                      ; |Assem|sorting:inst2|EightBitReg:Buffer|D[5]                                                                                                                ; regout           ;
; |Assem|sorting:inst2|EightBitReg:Buffer|D[6]                                                                                                                      ; |Assem|sorting:inst2|EightBitReg:Buffer|D[6]                                                                                                                ; regout           ;
; |Assem|sorting:inst2|EightBitReg:Buffer|D[7]                                                                                                                      ; |Assem|sorting:inst2|EightBitReg:Buffer|D[7]                                                                                                                ; regout           ;
; |Assem|sorting:inst2|lpm_compare0:j_notequal_0|lpm_compare:lpm_compare_component|cmpr_7ej:auto_generated|data_wire[1]                                             ; |Assem|sorting:inst2|lpm_compare0:j_notequal_0|lpm_compare:lpm_compare_component|cmpr_7ej:auto_generated|data_wire[1]                                       ; out0             ;
; |Assem|sorting:inst2|lpm_compare0:j_notequal_0|lpm_compare:lpm_compare_component|cmpr_7ej:auto_generated|data_wire[0]                                             ; |Assem|sorting:inst2|lpm_compare0:j_notequal_0|lpm_compare:lpm_compare_component|cmpr_7ej:auto_generated|data_wire[0]                                       ; out0             ;
; |Assem|sorting:inst2|lpm_compare0:j_notequal_0|lpm_compare:lpm_compare_component|cmpr_7ej:auto_generated|result_wire[0]                                           ; |Assem|sorting:inst2|lpm_compare0:j_notequal_0|lpm_compare:lpm_compare_component|cmpr_7ej:auto_generated|result_wire[0]                                     ; out0             ;
; |Assem|sorting:inst2|FourBitReg:Reg_j|D[3]                                                                                                                        ; |Assem|sorting:inst2|FourBitReg:Reg_j|D[3]                                                                                                                  ; regout           ;
; |Assem|sorting:inst2|FourBitReg:Reg_j|D[2]                                                                                                                        ; |Assem|sorting:inst2|FourBitReg:Reg_j|D[2]                                                                                                                  ; regout           ;
; |Assem|sorting:inst2|FourBitReg:Reg_j|D[1]                                                                                                                        ; |Assem|sorting:inst2|FourBitReg:Reg_j|D[1]                                                                                                                  ; regout           ;
; |Assem|sorting:inst2|FourBitReg:Reg_j|D[0]                                                                                                                        ; |Assem|sorting:inst2|FourBitReg:Reg_j|D[0]                                                                                                                  ; regout           ;
; |Assem|sorting:inst2|lpm_mux0:inst16|lpm_mux:lpm_mux_component|mux_c6e:auto_generated|result_node[3]~0                                                            ; |Assem|sorting:inst2|lpm_mux0:inst16|lpm_mux:lpm_mux_component|mux_c6e:auto_generated|result_node[3]~0                                                      ; out0             ;
; |Assem|sorting:inst2|lpm_mux0:inst16|lpm_mux:lpm_mux_component|mux_c6e:auto_generated|result_node[3]~1                                                            ; |Assem|sorting:inst2|lpm_mux0:inst16|lpm_mux:lpm_mux_component|mux_c6e:auto_generated|result_node[3]~1                                                      ; out0             ;
; |Assem|sorting:inst2|lpm_mux0:inst16|lpm_mux:lpm_mux_component|mux_c6e:auto_generated|result_node[3]                                                              ; |Assem|sorting:inst2|lpm_mux0:inst16|lpm_mux:lpm_mux_component|mux_c6e:auto_generated|result_node[3]                                                        ; out0             ;
; |Assem|sorting:inst2|lpm_mux0:inst16|lpm_mux:lpm_mux_component|mux_c6e:auto_generated|result_node[2]~2                                                            ; |Assem|sorting:inst2|lpm_mux0:inst16|lpm_mux:lpm_mux_component|mux_c6e:auto_generated|result_node[2]~2                                                      ; out0             ;
; |Assem|sorting:inst2|lpm_mux0:inst16|lpm_mux:lpm_mux_component|mux_c6e:auto_generated|result_node[2]~3                                                            ; |Assem|sorting:inst2|lpm_mux0:inst16|lpm_mux:lpm_mux_component|mux_c6e:auto_generated|result_node[2]~3                                                      ; out0             ;
; |Assem|sorting:inst2|lpm_mux0:inst16|lpm_mux:lpm_mux_component|mux_c6e:auto_generated|result_node[2]                                                              ; |Assem|sorting:inst2|lpm_mux0:inst16|lpm_mux:lpm_mux_component|mux_c6e:auto_generated|result_node[2]                                                        ; out0             ;
; |Assem|sorting:inst2|lpm_mux0:inst16|lpm_mux:lpm_mux_component|mux_c6e:auto_generated|result_node[1]~4                                                            ; |Assem|sorting:inst2|lpm_mux0:inst16|lpm_mux:lpm_mux_component|mux_c6e:auto_generated|result_node[1]~4                                                      ; out0             ;
; |Assem|sorting:inst2|lpm_mux0:inst16|lpm_mux:lpm_mux_component|mux_c6e:auto_generated|result_node[1]~5                                                            ; |Assem|sorting:inst2|lpm_mux0:inst16|lpm_mux:lpm_mux_component|mux_c6e:auto_generated|result_node[1]~5                                                      ; out0             ;
; |Assem|sorting:inst2|lpm_mux0:inst16|lpm_mux:lpm_mux_component|mux_c6e:auto_generated|result_node[1]                                                              ; |Assem|sorting:inst2|lpm_mux0:inst16|lpm_mux:lpm_mux_component|mux_c6e:auto_generated|result_node[1]                                                        ; out0             ;
; |Assem|sorting:inst2|lpm_mux0:inst16|lpm_mux:lpm_mux_component|mux_c6e:auto_generated|result_node[0]~6                                                            ; |Assem|sorting:inst2|lpm_mux0:inst16|lpm_mux:lpm_mux_component|mux_c6e:auto_generated|result_node[0]~6                                                      ; out0             ;
; |Assem|sorting:inst2|lpm_mux0:inst16|lpm_mux:lpm_mux_component|mux_c6e:auto_generated|result_node[0]~7                                                            ; |Assem|sorting:inst2|lpm_mux0:inst16|lpm_mux:lpm_mux_component|mux_c6e:auto_generated|result_node[0]~7                                                      ; out0             ;
; |Assem|sorting:inst2|lpm_mux0:inst16|lpm_mux:lpm_mux_component|mux_c6e:auto_generated|result_node[0]                                                              ; |Assem|sorting:inst2|lpm_mux0:inst16|lpm_mux:lpm_mux_component|mux_c6e:auto_generated|result_node[0]                                                        ; out0             ;
; |Assem|sorting:inst2|lpm_mux0:inst15|lpm_mux:lpm_mux_component|mux_c6e:auto_generated|result_node[3]~1                                                            ; |Assem|sorting:inst2|lpm_mux0:inst15|lpm_mux:lpm_mux_component|mux_c6e:auto_generated|result_node[3]~1                                                      ; out0             ;
; |Assem|sorting:inst2|lpm_mux0:inst15|lpm_mux:lpm_mux_component|mux_c6e:auto_generated|result_node[2]~3                                                            ; |Assem|sorting:inst2|lpm_mux0:inst15|lpm_mux:lpm_mux_component|mux_c6e:auto_generated|result_node[2]~3                                                      ; out0             ;
; |Assem|sorting:inst2|lpm_mux0:inst15|lpm_mux:lpm_mux_component|mux_c6e:auto_generated|result_node[1]~5                                                            ; |Assem|sorting:inst2|lpm_mux0:inst15|lpm_mux:lpm_mux_component|mux_c6e:auto_generated|result_node[1]~5                                                      ; out0             ;
; |Assem|sorting:inst2|lpm_mux0:inst15|lpm_mux:lpm_mux_component|mux_c6e:auto_generated|result_node[0]~7                                                            ; |Assem|sorting:inst2|lpm_mux0:inst15|lpm_mux:lpm_mux_component|mux_c6e:auto_generated|result_node[0]~7                                                      ; out0             ;
; |Assem|sorting:inst2|lpm_mux0:inst15|lpm_mux:lpm_mux_component|mux_c6e:auto_generated|result_node[0]                                                              ; |Assem|sorting:inst2|lpm_mux0:inst15|lpm_mux:lpm_mux_component|mux_c6e:auto_generated|result_node[0]                                                        ; out0             ;
; |Assem|sorting:inst2|FourBitReg:Reg_i|D[3]                                                                                                                        ; |Assem|sorting:inst2|FourBitReg:Reg_i|D[3]                                                                                                                  ; regout           ;
; |Assem|sorting:inst2|FourBitReg:Reg_i|D[2]                                                                                                                        ; |Assem|sorting:inst2|FourBitReg:Reg_i|D[2]                                                                                                                  ; regout           ;
; |Assem|sorting:inst2|FourBitReg:Reg_i|D[1]                                                                                                                        ; |Assem|sorting:inst2|FourBitReg:Reg_i|D[1]                                                                                                                  ; regout           ;
; |Assem|sorting:inst2|FourBitReg:Reg_i|D[0]                                                                                                                        ; |Assem|sorting:inst2|FourBitReg:Reg_i|D[0]                                                                                                                  ; regout           ;
; |Assem|sorting:inst2|lpm_compare1:i_greater_0|lpm_compare:lpm_compare_component|cmpr_paj:auto_generated|data_wire[0]                                              ; |Assem|sorting:inst2|lpm_compare1:i_greater_0|lpm_compare:lpm_compare_component|cmpr_paj:auto_generated|data_wire[0]                                        ; out0             ;
; |Assem|sorting:inst2|lpm_dff0:A/D|lpm_ff:lpm_ff_component|dffs[0]                                                                                                 ; |Assem|sorting:inst2|lpm_dff0:A/D|lpm_ff:lpm_ff_component|dffs[0]                                                                                           ; regout           ;
; |Assem|pjdn:inst3|process_1~0                                                                                                                                     ; |Assem|pjdn:inst3|process_1~0                                                                                                                               ; out0             ;
; |Assem|pjdn:inst3|process_1~2                                                                                                                                     ; |Assem|pjdn:inst3|process_1~2                                                                                                                               ; out0             ;
; |Assem|pjdn:inst3|reg_fstate~0                                                                                                                                    ; |Assem|pjdn:inst3|reg_fstate~0                                                                                                                              ; out              ;
; |Assem|pjdn:inst3|reg_fstate~1                                                                                                                                    ; |Assem|pjdn:inst3|reg_fstate~1                                                                                                                              ; out              ;
; |Assem|pjdn:inst3|reg_fstate~2                                                                                                                                    ; |Assem|pjdn:inst3|reg_fstate~2                                                                                                                              ; out              ;
; |Assem|pjdn:inst3|reg_fstate~4                                                                                                                                    ; |Assem|pjdn:inst3|reg_fstate~4                                                                                                                              ; out              ;
; |Assem|pjdn:inst3|reg_fstate~6                                                                                                                                    ; |Assem|pjdn:inst3|reg_fstate~6                                                                                                                              ; out              ;
; |Assem|pjdn:inst3|reg_fstate~7                                                                                                                                    ; |Assem|pjdn:inst3|reg_fstate~7                                                                                                                              ; out              ;
; |Assem|pjdn:inst3|WideOr5                                                                                                                                         ; |Assem|pjdn:inst3|WideOr5                                                                                                                                   ; out0             ;
; |Assem|pjdn:inst3|fstate.state2                                                                                                                                   ; |Assem|pjdn:inst3|fstate.state2                                                                                                                             ; regout           ;
; |Assem|pjdn:inst3|fstate.state3                                                                                                                                   ; |Assem|pjdn:inst3|fstate.state3                                                                                                                             ; regout           ;
; |Assem|pjdn:inst3|fstate.state4                                                                                                                                   ; |Assem|pjdn:inst3|fstate.state4                                                                                                                             ; regout           ;
; |Assem|pjdn:inst3|fstate.state5                                                                                                                                   ; |Assem|pjdn:inst3|fstate.state5                                                                                                                             ; regout           ;
; |Assem|pjdn:inst3|reg_fstate~9                                                                                                                                    ; |Assem|pjdn:inst3|reg_fstate~9                                                                                                                              ; out              ;
; |Assem|pjdn:inst3|fstate.state6                                                                                                                                   ; |Assem|pjdn:inst3|fstate.state6                                                                                                                             ; regout           ;
; |Assem|pjdn:inst3|fstate.state7                                                                                                                                   ; |Assem|pjdn:inst3|fstate.state7                                                                                                                             ; regout           ;
; |Assem|pjdn:inst3|WideOr10                                                                                                                                        ; |Assem|pjdn:inst3|WideOr10                                                                                                                                  ; out0             ;
; |Assem|pjdn:inst3|fstate.state8                                                                                                                                   ; |Assem|pjdn:inst3|fstate.state8                                                                                                                             ; regout           ;
; |Assem|pjdn:inst3|reg_Done~0                                                                                                                                      ; |Assem|pjdn:inst3|reg_Done~0                                                                                                                                ; out0             ;
; |Assem|pjdn:inst3|fstate.state9                                                                                                                                   ; |Assem|pjdn:inst3|fstate.state9                                                                                                                             ; regout           ;
; |Assem|pjdn:inst3|reg_OE~0                                                                                                                                        ; |Assem|pjdn:inst3|reg_OE~0                                                                                                                                  ; out0             ;
; |Assem|pjdn:inst3|fstate.state10                                                                                                                                  ; |Assem|pjdn:inst3|fstate.state10                                                                                                                            ; regout           ;
; |Assem|pjdn:inst3|WideOr11                                                                                                                                        ; |Assem|pjdn:inst3|WideOr11                                                                                                                                  ; out0             ;
; |Assem|pjdn:inst3|fstate.state11                                                                                                                                  ; |Assem|pjdn:inst3|fstate.state11                                                                                                                            ; regout           ;
; |Assem|pjdn:inst3|fstate.state12                                                                                                                                  ; |Assem|pjdn:inst3|fstate.state12                                                                                                                            ; regout           ;
; |Assem|pjdn:inst3|WideOr12                                                                                                                                        ; |Assem|pjdn:inst3|WideOr12                                                                                                                                  ; out0             ;
; |Assem|pjdn:inst3|reg_Load_j~0                                                                                                                                    ; |Assem|pjdn:inst3|reg_Load_j~0                                                                                                                              ; out0             ;
; |Assem|pjdn:inst3|WideOr13                                                                                                                                        ; |Assem|pjdn:inst3|WideOr13                                                                                                                                  ; out0             ;
; |Assem|pjdn:inst3|reg_CLR~0                                                                                                                                       ; |Assem|pjdn:inst3|reg_CLR~0                                                                                                                                 ; out0             ;
; |Assem|pjdn:inst3|fstate.state16                                                                                                                                  ; |Assem|pjdn:inst3|fstate.state16                                                                                                                            ; regout           ;
; |Assem|pjdn:inst3|fstate.state17                                                                                                                                  ; |Assem|pjdn:inst3|fstate.state17                                                                                                                            ; regout           ;
; |Assem|pjdn:inst3|fstate.state18                                                                                                                                  ; |Assem|pjdn:inst3|fstate.state18                                                                                                                            ; regout           ;
; |Assem|pjdn:inst3|WideOr14                                                                                                                                        ; |Assem|pjdn:inst3|WideOr14                                                                                                                                  ; out0             ;
; |Assem|pjdn:inst3|WideOr15                                                                                                                                        ; |Assem|pjdn:inst3|WideOr15                                                                                                                                  ; out0             ;
; |Assem|pjdn:inst3|reg_fstate.state2                                                                                                                               ; |Assem|pjdn:inst3|reg_fstate.state2                                                                                                                         ; out              ;
; |Assem|pjdn:inst3|reg_fstate.state3                                                                                                                               ; |Assem|pjdn:inst3|reg_fstate.state3                                                                                                                         ; out              ;
; |Assem|pjdn:inst3|reg_fstate.state4                                                                                                                               ; |Assem|pjdn:inst3|reg_fstate.state4                                                                                                                         ; out              ;
; |Assem|pjdn:inst3|reg_fstate.state5                                                                                                                               ; |Assem|pjdn:inst3|reg_fstate.state5                                                                                                                         ; out              ;
; |Assem|pjdn:inst3|reg_fstate.state6                                                                                                                               ; |Assem|pjdn:inst3|reg_fstate.state6                                                                                                                         ; out              ;
; |Assem|pjdn:inst3|reg_fstate.state7                                                                                                                               ; |Assem|pjdn:inst3|reg_fstate.state7                                                                                                                         ; out              ;
; |Assem|pjdn:inst3|reg_fstate.state8                                                                                                                               ; |Assem|pjdn:inst3|reg_fstate.state8                                                                                                                         ; out              ;
; |Assem|pjdn:inst3|reg_fstate.state9                                                                                                                               ; |Assem|pjdn:inst3|reg_fstate.state9                                                                                                                         ; out              ;
; |Assem|pjdn:inst3|reg_fstate.state10                                                                                                                              ; |Assem|pjdn:inst3|reg_fstate.state10                                                                                                                        ; out              ;
; |Assem|pjdn:inst3|reg_fstate.state11                                                                                                                              ; |Assem|pjdn:inst3|reg_fstate.state11                                                                                                                        ; out              ;
; |Assem|pjdn:inst3|reg_fstate.state12                                                                                                                              ; |Assem|pjdn:inst3|reg_fstate.state12                                                                                                                        ; out              ;
; |Assem|pjdn:inst3|reg_fstate.state16                                                                                                                              ; |Assem|pjdn:inst3|reg_fstate.state16                                                                                                                        ; out              ;
; |Assem|pjdn:inst3|reg_fstate.state17                                                                                                                              ; |Assem|pjdn:inst3|reg_fstate.state17                                                                                                                        ; out              ;
; |Assem|pjdn:inst3|reg_fstate.state18                                                                                                                              ; |Assem|pjdn:inst3|reg_fstate.state18                                                                                                                        ; out              ;
; |Assem|pjdn:inst3|reg_CLR                                                                                                                                         ; |Assem|pjdn:inst3|reg_CLR                                                                                                                                   ; out              ;
; |Assem|pjdn:inst3|reg_Sel_Adr                                                                                                                                     ; |Assem|pjdn:inst3|reg_Sel_Adr                                                                                                                               ; out              ;
; |Assem|pjdn:inst3|reg_Sel_in[1]                                                                                                                                   ; |Assem|pjdn:inst3|reg_Sel_in[1]                                                                                                                             ; out              ;
; |Assem|pjdn:inst3|reg_Sel_in[0]                                                                                                                                   ; |Assem|pjdn:inst3|reg_Sel_in[0]                                                                                                                             ; out              ;
; |Assem|pjdn:inst3|reg_WE                                                                                                                                          ; |Assem|pjdn:inst3|reg_WE                                                                                                                                    ; out              ;
; |Assem|pjdn:inst3|reg_RAE                                                                                                                                         ; |Assem|pjdn:inst3|reg_RAE                                                                                                                                   ; out              ;
; |Assem|pjdn:inst3|reg_RBE                                                                                                                                         ; |Assem|pjdn:inst3|reg_RBE                                                                                                                                   ; out              ;
; |Assem|pjdn:inst3|reg_Load_i                                                                                                                                      ; |Assem|pjdn:inst3|reg_Load_i                                                                                                                                ; out              ;
; |Assem|pjdn:inst3|reg_Load_j                                                                                                                                      ; |Assem|pjdn:inst3|reg_Load_j                                                                                                                                ; out              ;
; |Assem|pjdn:inst3|reg_Load_buff                                                                                                                                   ; |Assem|pjdn:inst3|reg_Load_buff                                                                                                                             ; out              ;
; |Assem|pjdn:inst3|reg_Sel_i                                                                                                                                       ; |Assem|pjdn:inst3|reg_Sel_i                                                                                                                                 ; out              ;
; |Assem|pjdn:inst3|reg_Sel_num                                                                                                                                     ; |Assem|pjdn:inst3|reg_Sel_num                                                                                                                               ; out              ;
; |Assem|pjdn:inst3|reg_Add_Sub                                                                                                                                     ; |Assem|pjdn:inst3|reg_Add_Sub                                                                                                                               ; out              ;
; |Assem|pjdn:inst3|reg_Done                                                                                                                                        ; |Assem|pjdn:inst3|reg_Done                                                                                                                                  ; out              ;
; |Assem|pjdn:inst3|reg_OE                                                                                                                                          ; |Assem|pjdn:inst3|reg_OE                                                                                                                                    ; out              ;
; |Assem|pjdn:inst3|CLR                                                                                                                                             ; |Assem|pjdn:inst3|CLR                                                                                                                                       ; out              ;
; |Assem|pjdn:inst3|Sel_Adr                                                                                                                                         ; |Assem|pjdn:inst3|Sel_Adr                                                                                                                                   ; out              ;
; |Assem|pjdn:inst3|Sel_in[1]                                                                                                                                       ; |Assem|pjdn:inst3|Sel_in[1]                                                                                                                                 ; out              ;
; |Assem|pjdn:inst3|Sel_in[0]                                                                                                                                       ; |Assem|pjdn:inst3|Sel_in[0]                                                                                                                                 ; out              ;
; |Assem|pjdn:inst3|WE                                                                                                                                              ; |Assem|pjdn:inst3|WE                                                                                                                                        ; out              ;
; |Assem|pjdn:inst3|RAE                                                                                                                                             ; |Assem|pjdn:inst3|RAE                                                                                                                                       ; out              ;
; |Assem|pjdn:inst3|RBE                                                                                                                                             ; |Assem|pjdn:inst3|RBE                                                                                                                                       ; out              ;
; |Assem|pjdn:inst3|Load_i                                                                                                                                          ; |Assem|pjdn:inst3|Load_i                                                                                                                                    ; out              ;
; |Assem|pjdn:inst3|Load_j                                                                                                                                          ; |Assem|pjdn:inst3|Load_j                                                                                                                                    ; out              ;
; |Assem|pjdn:inst3|Load_buff                                                                                                                                       ; |Assem|pjdn:inst3|Load_buff                                                                                                                                 ; out              ;
; |Assem|pjdn:inst3|Sel_i                                                                                                                                           ; |Assem|pjdn:inst3|Sel_i                                                                                                                                     ; out              ;
; |Assem|pjdn:inst3|Sel_num                                                                                                                                         ; |Assem|pjdn:inst3|Sel_num                                                                                                                                   ; out              ;
; |Assem|pjdn:inst3|Add_Sub                                                                                                                                         ; |Assem|pjdn:inst3|Add_Sub                                                                                                                                   ; out              ;
; |Assem|pjdn:inst3|Done                                                                                                                                            ; |Assem|pjdn:inst3|Done                                                                                                                                      ; out              ;
; |Assem|pjdn:inst3|OE                                                                                                                                              ; |Assem|pjdn:inst3|OE                                                                                                                                        ; out              ;
; |Assem|pjdn:inst3|fstate~0                                                                                                                                        ; |Assem|pjdn:inst3|fstate~0                                                                                                                                  ; out0             ;
; |Assem|pjdn:inst3|Selector0~4                                                                                                                                     ; |Assem|pjdn:inst3|Selector0~4                                                                                                                               ; out0             ;
; |Assem|pjdn:inst3|Selector0~5                                                                                                                                     ; |Assem|pjdn:inst3|Selector0~5                                                                                                                               ; out0             ;
; |Assem|pjdn:inst3|Selector0~6                                                                                                                                     ; |Assem|pjdn:inst3|Selector0~6                                                                                                                               ; out0             ;
; |Assem|pjdn:inst3|Selector1~4                                                                                                                                     ; |Assem|pjdn:inst3|Selector1~4                                                                                                                               ; out0             ;
; |Assem|pjdn:inst3|Selector1~5                                                                                                                                     ; |Assem|pjdn:inst3|Selector1~5                                                                                                                               ; out0             ;
; |Assem|pjdn:inst3|Selector2~4                                                                                                                                     ; |Assem|pjdn:inst3|Selector2~4                                                                                                                               ; out0             ;
; |Assem|pjdn:inst3|Selector2~5                                                                                                                                     ; |Assem|pjdn:inst3|Selector2~5                                                                                                                               ; out0             ;
; |Assem|pjdn:inst3|Selector5~3                                                                                                                                     ; |Assem|pjdn:inst3|Selector5~3                                                                                                                               ; out0             ;
; |Assem|pjdn:inst3|Selector6~4                                                                                                                                     ; |Assem|pjdn:inst3|Selector6~4                                                                                                                               ; out0             ;
; |Assem|pjdn:inst3|Selector8~4                                                                                                                                     ; |Assem|pjdn:inst3|Selector8~4                                                                                                                               ; out0             ;
; |Assem|pjdn:inst3|Selector8~5                                                                                                                                     ; |Assem|pjdn:inst3|Selector8~5                                                                                                                               ; out0             ;
; |Assem|pjdn:inst3|Selector9~6                                                                                                                                     ; |Assem|pjdn:inst3|Selector9~6                                                                                                                               ; out0             ;
; |Assem|sorting:inst2|lpm_compare2:i_lessthan_8|lpm_compare:lpm_compare_component|cmpr_0bj:auto_generated|op_1~16                                                  ; |Assem|sorting:inst2|lpm_compare2:i_lessthan_8|lpm_compare:lpm_compare_component|cmpr_0bj:auto_generated|op_1~16                                            ; out0             ;
; |Assem|sorting:inst2|lpm_compare2:i_lessthan_8|lpm_compare:lpm_compare_component|cmpr_0bj:auto_generated|op_1~17                                                  ; |Assem|sorting:inst2|lpm_compare2:i_lessthan_8|lpm_compare:lpm_compare_component|cmpr_0bj:auto_generated|op_1~17                                            ; out0             ;
; |Assem|sorting:inst2|lpm_compare2:i_lessthan_8|lpm_compare:lpm_compare_component|cmpr_0bj:auto_generated|op_1~18                                                  ; |Assem|sorting:inst2|lpm_compare2:i_lessthan_8|lpm_compare:lpm_compare_component|cmpr_0bj:auto_generated|op_1~18                                            ; out0             ;
; |Assem|sorting:inst2|lpm_compare2:i_lessthan_8|lpm_compare:lpm_compare_component|cmpr_0bj:auto_generated|op_1~19                                                  ; |Assem|sorting:inst2|lpm_compare2:i_lessthan_8|lpm_compare:lpm_compare_component|cmpr_0bj:auto_generated|op_1~19                                            ; out0             ;
; |Assem|sorting:inst2|lpm_compare2:i_lessthan_8|lpm_compare:lpm_compare_component|cmpr_0bj:auto_generated|op_1~20                                                  ; |Assem|sorting:inst2|lpm_compare2:i_lessthan_8|lpm_compare:lpm_compare_component|cmpr_0bj:auto_generated|op_1~20                                            ; out0             ;
; |Assem|sorting:inst2|lpm_compare3:buffer_less_result|lpm_compare:lpm_compare_component|cmpr_qdg:auto_generated|op_1~32                                            ; |Assem|sorting:inst2|lpm_compare3:buffer_less_result|lpm_compare:lpm_compare_component|cmpr_qdg:auto_generated|op_1~32                                      ; out0             ;
; |Assem|sorting:inst2|lpm_compare3:buffer_less_result|lpm_compare:lpm_compare_component|cmpr_qdg:auto_generated|op_1~33                                            ; |Assem|sorting:inst2|lpm_compare3:buffer_less_result|lpm_compare:lpm_compare_component|cmpr_qdg:auto_generated|op_1~33                                      ; out0             ;
; |Assem|sorting:inst2|lpm_compare3:buffer_less_result|lpm_compare:lpm_compare_component|cmpr_qdg:auto_generated|op_1~34                                            ; |Assem|sorting:inst2|lpm_compare3:buffer_less_result|lpm_compare:lpm_compare_component|cmpr_qdg:auto_generated|op_1~34                                      ; out0             ;
; |Assem|sorting:inst2|lpm_compare3:buffer_less_result|lpm_compare:lpm_compare_component|cmpr_qdg:auto_generated|op_1~35                                            ; |Assem|sorting:inst2|lpm_compare3:buffer_less_result|lpm_compare:lpm_compare_component|cmpr_qdg:auto_generated|op_1~35                                      ; out0             ;
; |Assem|sorting:inst2|lpm_compare3:buffer_less_result|lpm_compare:lpm_compare_component|cmpr_qdg:auto_generated|op_1~36                                            ; |Assem|sorting:inst2|lpm_compare3:buffer_less_result|lpm_compare:lpm_compare_component|cmpr_qdg:auto_generated|op_1~36                                      ; out0             ;
; |Assem|sorting:inst2|lpm_compare3:buffer_less_result|lpm_compare:lpm_compare_component|cmpr_qdg:auto_generated|op_1~37                                            ; |Assem|sorting:inst2|lpm_compare3:buffer_less_result|lpm_compare:lpm_compare_component|cmpr_qdg:auto_generated|op_1~37                                      ; out0             ;
; |Assem|sorting:inst2|lpm_compare3:buffer_less_result|lpm_compare:lpm_compare_component|cmpr_qdg:auto_generated|op_1~38                                            ; |Assem|sorting:inst2|lpm_compare3:buffer_less_result|lpm_compare:lpm_compare_component|cmpr_qdg:auto_generated|op_1~38                                      ; out0             ;
; |Assem|sorting:inst2|lpm_compare3:buffer_less_result|lpm_compare:lpm_compare_component|cmpr_qdg:auto_generated|op_1~39                                            ; |Assem|sorting:inst2|lpm_compare3:buffer_less_result|lpm_compare:lpm_compare_component|cmpr_qdg:auto_generated|op_1~39                                      ; out0             ;
; |Assem|sorting:inst2|lpm_compare3:buffer_less_result|lpm_compare:lpm_compare_component|cmpr_qdg:auto_generated|op_1~40                                            ; |Assem|sorting:inst2|lpm_compare3:buffer_less_result|lpm_compare:lpm_compare_component|cmpr_qdg:auto_generated|op_1~40                                      ; out0             ;
; |Assem|sorting:inst2|lpm_compare3:buffer_less_result|lpm_compare:lpm_compare_component|cmpr_qdg:auto_generated|op_1~41                                            ; |Assem|sorting:inst2|lpm_compare3:buffer_less_result|lpm_compare:lpm_compare_component|cmpr_qdg:auto_generated|op_1~41                                      ; out0             ;
; |Assem|sorting:inst2|lpm_compare3:buffer_less_result|lpm_compare:lpm_compare_component|cmpr_qdg:auto_generated|op_1~42                                            ; |Assem|sorting:inst2|lpm_compare3:buffer_less_result|lpm_compare:lpm_compare_component|cmpr_qdg:auto_generated|op_1~42                                      ; out0             ;
; |Assem|sorting:inst2|lpm_compare3:buffer_less_result|lpm_compare:lpm_compare_component|cmpr_qdg:auto_generated|op_1~43                                            ; |Assem|sorting:inst2|lpm_compare3:buffer_less_result|lpm_compare:lpm_compare_component|cmpr_qdg:auto_generated|op_1~43                                      ; out0             ;
; |Assem|sorting:inst2|lpm_compare3:buffer_less_result|lpm_compare:lpm_compare_component|cmpr_qdg:auto_generated|op_1~44                                            ; |Assem|sorting:inst2|lpm_compare3:buffer_less_result|lpm_compare:lpm_compare_component|cmpr_qdg:auto_generated|op_1~44                                      ; out0             ;
; |Assem|sorting:inst2|lpm_compare3:buffer_less_result|lpm_compare:lpm_compare_component|cmpr_qdg:auto_generated|op_1~45                                            ; |Assem|sorting:inst2|lpm_compare3:buffer_less_result|lpm_compare:lpm_compare_component|cmpr_qdg:auto_generated|op_1~45                                      ; out0             ;
; |Assem|sorting:inst2|lpm_compare3:buffer_less_result|lpm_compare:lpm_compare_component|cmpr_qdg:auto_generated|op_1~46                                            ; |Assem|sorting:inst2|lpm_compare3:buffer_less_result|lpm_compare:lpm_compare_component|cmpr_qdg:auto_generated|op_1~46                                      ; out0             ;
; |Assem|sorting:inst2|lpm_compare3:buffer_less_result|lpm_compare:lpm_compare_component|cmpr_qdg:auto_generated|op_1~47                                            ; |Assem|sorting:inst2|lpm_compare3:buffer_less_result|lpm_compare:lpm_compare_component|cmpr_qdg:auto_generated|op_1~47                                      ; out0             ;
; |Assem|sorting:inst2|lpm_compare3:buffer_less_result|lpm_compare:lpm_compare_component|cmpr_qdg:auto_generated|op_1~48                                            ; |Assem|sorting:inst2|lpm_compare3:buffer_less_result|lpm_compare:lpm_compare_component|cmpr_qdg:auto_generated|op_1~48                                      ; out0             ;
; |Assem|sorting:inst2|lpm_compare3:buffer_less_result|lpm_compare:lpm_compare_component|cmpr_qdg:auto_generated|op_1~49                                            ; |Assem|sorting:inst2|lpm_compare3:buffer_less_result|lpm_compare:lpm_compare_component|cmpr_qdg:auto_generated|op_1~49                                      ; out0             ;
; |Assem|sorting:inst2|lpm_compare3:buffer_less_result|lpm_compare:lpm_compare_component|cmpr_qdg:auto_generated|op_1~50                                            ; |Assem|sorting:inst2|lpm_compare3:buffer_less_result|lpm_compare:lpm_compare_component|cmpr_qdg:auto_generated|op_1~50                                      ; out0             ;
; |Assem|sorting:inst2|lpm_compare3:buffer_less_result|lpm_compare:lpm_compare_component|cmpr_qdg:auto_generated|op_1~51                                            ; |Assem|sorting:inst2|lpm_compare3:buffer_less_result|lpm_compare:lpm_compare_component|cmpr_qdg:auto_generated|op_1~51                                      ; out0             ;
; |Assem|sorting:inst2|lpm_compare3:buffer_less_result|lpm_compare:lpm_compare_component|cmpr_qdg:auto_generated|op_1~52                                            ; |Assem|sorting:inst2|lpm_compare3:buffer_less_result|lpm_compare:lpm_compare_component|cmpr_qdg:auto_generated|op_1~52                                      ; out0             ;
; |Assem|sorting:inst2|lpm_compare3:buffer_less_result|lpm_compare:lpm_compare_component|cmpr_qdg:auto_generated|op_1~53                                            ; |Assem|sorting:inst2|lpm_compare3:buffer_less_result|lpm_compare:lpm_compare_component|cmpr_qdg:auto_generated|op_1~53                                      ; out0             ;
; |Assem|sorting:inst2|lpm_compare3:buffer_less_result|lpm_compare:lpm_compare_component|cmpr_qdg:auto_generated|op_1~54                                            ; |Assem|sorting:inst2|lpm_compare3:buffer_less_result|lpm_compare:lpm_compare_component|cmpr_qdg:auto_generated|op_1~54                                      ; out0             ;
; |Assem|sorting:inst2|lpm_compare3:buffer_less_result|lpm_compare:lpm_compare_component|cmpr_qdg:auto_generated|op_1~55                                            ; |Assem|sorting:inst2|lpm_compare3:buffer_less_result|lpm_compare:lpm_compare_component|cmpr_qdg:auto_generated|op_1~55                                      ; out0             ;
; |Assem|sorting:inst2|lpm_compare3:buffer_less_result|lpm_compare:lpm_compare_component|cmpr_qdg:auto_generated|op_1~56                                            ; |Assem|sorting:inst2|lpm_compare3:buffer_less_result|lpm_compare:lpm_compare_component|cmpr_qdg:auto_generated|op_1~56                                      ; out0             ;
; |Assem|sorting:inst2|lpm_compare3:buffer_less_result|lpm_compare:lpm_compare_component|cmpr_qdg:auto_generated|op_1~57                                            ; |Assem|sorting:inst2|lpm_compare3:buffer_less_result|lpm_compare:lpm_compare_component|cmpr_qdg:auto_generated|op_1~57                                      ; out0             ;
; |Assem|sorting:inst2|lpm_compare3:buffer_less_result|lpm_compare:lpm_compare_component|cmpr_qdg:auto_generated|op_1~58                                            ; |Assem|sorting:inst2|lpm_compare3:buffer_less_result|lpm_compare:lpm_compare_component|cmpr_qdg:auto_generated|op_1~58                                      ; out0             ;
; |Assem|sorting:inst2|lpm_compare3:buffer_less_result|lpm_compare:lpm_compare_component|cmpr_qdg:auto_generated|op_1~59                                            ; |Assem|sorting:inst2|lpm_compare3:buffer_less_result|lpm_compare:lpm_compare_component|cmpr_qdg:auto_generated|op_1~59                                      ; out0             ;
; |Assem|sorting:inst2|lpm_compare3:buffer_less_result|lpm_compare:lpm_compare_component|cmpr_qdg:auto_generated|op_1~60                                            ; |Assem|sorting:inst2|lpm_compare3:buffer_less_result|lpm_compare:lpm_compare_component|cmpr_qdg:auto_generated|op_1~60                                      ; out0             ;
; |Assem|sorting:inst2|lpm_add_sub0:inst10|lpm_add_sub:lpm_add_sub_component|add_sub_4pg:auto_generated|op_1~25                                                     ; |Assem|sorting:inst2|lpm_add_sub0:inst10|lpm_add_sub:lpm_add_sub_component|add_sub_4pg:auto_generated|op_1~25                                               ; out0             ;
; |Assem|sorting:inst2|lpm_add_sub0:inst10|lpm_add_sub:lpm_add_sub_component|add_sub_4pg:auto_generated|op_1~26                                                     ; |Assem|sorting:inst2|lpm_add_sub0:inst10|lpm_add_sub:lpm_add_sub_component|add_sub_4pg:auto_generated|op_1~26                                               ; out0             ;
; |Assem|sorting:inst2|lpm_add_sub0:inst10|lpm_add_sub:lpm_add_sub_component|add_sub_4pg:auto_generated|op_1~27                                                     ; |Assem|sorting:inst2|lpm_add_sub0:inst10|lpm_add_sub:lpm_add_sub_component|add_sub_4pg:auto_generated|op_1~27                                               ; out0             ;
; |Assem|sorting:inst2|lpm_add_sub0:inst10|lpm_add_sub:lpm_add_sub_component|add_sub_4pg:auto_generated|op_1~28                                                     ; |Assem|sorting:inst2|lpm_add_sub0:inst10|lpm_add_sub:lpm_add_sub_component|add_sub_4pg:auto_generated|op_1~28                                               ; out0             ;
; |Assem|sorting:inst2|lpm_add_sub0:inst10|lpm_add_sub:lpm_add_sub_component|add_sub_4pg:auto_generated|op_1~29                                                     ; |Assem|sorting:inst2|lpm_add_sub0:inst10|lpm_add_sub:lpm_add_sub_component|add_sub_4pg:auto_generated|op_1~29                                               ; out0             ;
; |Assem|sorting:inst2|lpm_add_sub0:inst10|lpm_add_sub:lpm_add_sub_component|add_sub_4pg:auto_generated|op_1~30                                                     ; |Assem|sorting:inst2|lpm_add_sub0:inst10|lpm_add_sub:lpm_add_sub_component|add_sub_4pg:auto_generated|op_1~30                                               ; out0             ;
; |Assem|sorting:inst2|lpm_add_sub0:inst10|lpm_add_sub:lpm_add_sub_component|add_sub_4pg:auto_generated|op_1~31                                                     ; |Assem|sorting:inst2|lpm_add_sub0:inst10|lpm_add_sub:lpm_add_sub_component|add_sub_4pg:auto_generated|op_1~31                                               ; out0             ;
; |Assem|sorting:inst2|lpm_add_sub0:inst10|lpm_add_sub:lpm_add_sub_component|add_sub_4pg:auto_generated|op_1~32                                                     ; |Assem|sorting:inst2|lpm_add_sub0:inst10|lpm_add_sub:lpm_add_sub_component|add_sub_4pg:auto_generated|op_1~32                                               ; out0             ;
; |Assem|sorting:inst2|lpm_add_sub0:inst10|lpm_add_sub:lpm_add_sub_component|add_sub_4pg:auto_generated|op_1~33                                                     ; |Assem|sorting:inst2|lpm_add_sub0:inst10|lpm_add_sub:lpm_add_sub_component|add_sub_4pg:auto_generated|op_1~33                                               ; out0             ;
; |Assem|sorting:inst2|lpm_add_sub0:inst10|lpm_add_sub:lpm_add_sub_component|add_sub_4pg:auto_generated|op_1~34                                                     ; |Assem|sorting:inst2|lpm_add_sub0:inst10|lpm_add_sub:lpm_add_sub_component|add_sub_4pg:auto_generated|op_1~34                                               ; out0             ;
; |Assem|sorting:inst2|lpm_add_sub0:inst10|lpm_add_sub:lpm_add_sub_component|add_sub_4pg:auto_generated|op_1~35                                                     ; |Assem|sorting:inst2|lpm_add_sub0:inst10|lpm_add_sub:lpm_add_sub_component|add_sub_4pg:auto_generated|op_1~35                                               ; out0             ;
; |Assem|sorting:inst2|lpm_add_sub0:inst10|lpm_add_sub:lpm_add_sub_component|add_sub_4pg:auto_generated|op_1~36                                                     ; |Assem|sorting:inst2|lpm_add_sub0:inst10|lpm_add_sub:lpm_add_sub_component|add_sub_4pg:auto_generated|op_1~36                                               ; out0             ;
; |Assem|sorting:inst2|lpm_add_sub0:inst10|lpm_add_sub:lpm_add_sub_component|add_sub_4pg:auto_generated|op_1~37                                                     ; |Assem|sorting:inst2|lpm_add_sub0:inst10|lpm_add_sub:lpm_add_sub_component|add_sub_4pg:auto_generated|op_1~37                                               ; out0             ;
; |Assem|sorting:inst2|lpm_add_sub0:inst10|lpm_add_sub:lpm_add_sub_component|add_sub_4pg:auto_generated|op_1~38                                                     ; |Assem|sorting:inst2|lpm_add_sub0:inst10|lpm_add_sub:lpm_add_sub_component|add_sub_4pg:auto_generated|op_1~38                                               ; out0             ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 1-Value Coverage                                                                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                              ; Output Port Name                                                                                                       ; Output Port Type ;
+------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+------------------+
; |Assem|reset                                                                                                           ; |Assem|reset                                                                                                           ; out              ;
; |Assem|sorting:inst2|lpm_compare1:i_greater_0|lpm_compare:lpm_compare_component|cmpr_paj:auto_generated|data_wire[1]   ; |Assem|sorting:inst2|lpm_compare1:i_greater_0|lpm_compare:lpm_compare_component|cmpr_paj:auto_generated|data_wire[1]   ; out0             ;
; |Assem|sorting:inst2|lpm_compare1:i_greater_0|lpm_compare:lpm_compare_component|cmpr_paj:auto_generated|result_wire[0] ; |Assem|sorting:inst2|lpm_compare1:i_greater_0|lpm_compare:lpm_compare_component|cmpr_paj:auto_generated|result_wire[0] ; out0             ;
; |Assem|pjdn:inst3|reg_fstate~5                                                                                         ; |Assem|pjdn:inst3|reg_fstate~5                                                                                         ; out              ;
; |Assem|pjdn:inst3|fstate.state1                                                                                        ; |Assem|pjdn:inst3|fstate.state1                                                                                        ; regout           ;
; |Assem|pjdn:inst3|reg_fstate~8                                                                                         ; |Assem|pjdn:inst3|reg_fstate~8                                                                                         ; out              ;
; |Assem|pjdn:inst3|fstate.state13                                                                                       ; |Assem|pjdn:inst3|fstate.state13                                                                                       ; regout           ;
; |Assem|pjdn:inst3|fstate.state14                                                                                       ; |Assem|pjdn:inst3|fstate.state14                                                                                       ; regout           ;
; |Assem|pjdn:inst3|fstate.state15                                                                                       ; |Assem|pjdn:inst3|fstate.state15                                                                                       ; regout           ;
; |Assem|pjdn:inst3|reg_fstate.state1                                                                                    ; |Assem|pjdn:inst3|reg_fstate.state1                                                                                    ; out              ;
; |Assem|pjdn:inst3|reg_fstate.state13                                                                                   ; |Assem|pjdn:inst3|reg_fstate.state13                                                                                   ; out              ;
; |Assem|pjdn:inst3|reg_fstate.state14                                                                                   ; |Assem|pjdn:inst3|reg_fstate.state14                                                                                   ; out              ;
; |Assem|pjdn:inst3|reg_fstate.state15                                                                                   ; |Assem|pjdn:inst3|reg_fstate.state15                                                                                   ; out              ;
; |Assem|pjdn:inst3|Selector6~5                                                                                          ; |Assem|pjdn:inst3|Selector6~5                                                                                          ; out0             ;
; |Assem|pjdn:inst3|Selector7~4                                                                                          ; |Assem|pjdn:inst3|Selector7~4                                                                                          ; out0             ;
; |Assem|pjdn:inst3|Selector7~5                                                                                          ; |Assem|pjdn:inst3|Selector7~5                                                                                          ; out0             ;
; |Assem|pjdn:inst3|Selector9~7                                                                                          ; |Assem|pjdn:inst3|Selector9~7                                                                                          ; out0             ;
+------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 0-Value Coverage                                                                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                              ; Output Port Name                                                                                                       ; Output Port Type ;
+------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+------------------+
; |Assem|reset                                                                                                           ; |Assem|reset                                                                                                           ; out              ;
; |Assem|sorting:inst2|lpm_compare1:i_greater_0|lpm_compare:lpm_compare_component|cmpr_paj:auto_generated|data_wire[1]   ; |Assem|sorting:inst2|lpm_compare1:i_greater_0|lpm_compare:lpm_compare_component|cmpr_paj:auto_generated|data_wire[1]   ; out0             ;
; |Assem|sorting:inst2|lpm_compare1:i_greater_0|lpm_compare:lpm_compare_component|cmpr_paj:auto_generated|result_wire[0] ; |Assem|sorting:inst2|lpm_compare1:i_greater_0|lpm_compare:lpm_compare_component|cmpr_paj:auto_generated|result_wire[0] ; out0             ;
; |Assem|pjdn:inst3|process_1~1                                                                                          ; |Assem|pjdn:inst3|process_1~1                                                                                          ; out0             ;
; |Assem|pjdn:inst3|reg_fstate~3                                                                                         ; |Assem|pjdn:inst3|reg_fstate~3                                                                                         ; out              ;
; |Assem|pjdn:inst3|reg_fstate~8                                                                                         ; |Assem|pjdn:inst3|reg_fstate~8                                                                                         ; out              ;
; |Assem|pjdn:inst3|fstate.state13                                                                                       ; |Assem|pjdn:inst3|fstate.state13                                                                                       ; regout           ;
; |Assem|pjdn:inst3|fstate.state14                                                                                       ; |Assem|pjdn:inst3|fstate.state14                                                                                       ; regout           ;
; |Assem|pjdn:inst3|fstate.state15                                                                                       ; |Assem|pjdn:inst3|fstate.state15                                                                                       ; regout           ;
; |Assem|pjdn:inst3|fstate.state19                                                                                       ; |Assem|pjdn:inst3|fstate.state19                                                                                       ; regout           ;
; |Assem|pjdn:inst3|reg_fstate.state13                                                                                   ; |Assem|pjdn:inst3|reg_fstate.state13                                                                                   ; out              ;
; |Assem|pjdn:inst3|reg_fstate.state14                                                                                   ; |Assem|pjdn:inst3|reg_fstate.state14                                                                                   ; out              ;
; |Assem|pjdn:inst3|reg_fstate.state15                                                                                   ; |Assem|pjdn:inst3|reg_fstate.state15                                                                                   ; out              ;
; |Assem|pjdn:inst3|reg_fstate.state19                                                                                   ; |Assem|pjdn:inst3|reg_fstate.state19                                                                                   ; out              ;
; |Assem|pjdn:inst3|Selector6~5                                                                                          ; |Assem|pjdn:inst3|Selector6~5                                                                                          ; out0             ;
; |Assem|pjdn:inst3|Selector7~4                                                                                          ; |Assem|pjdn:inst3|Selector7~4                                                                                          ; out0             ;
; |Assem|pjdn:inst3|Selector7~5                                                                                          ; |Assem|pjdn:inst3|Selector7~5                                                                                          ; out0             ;
; |Assem|pjdn:inst3|Selector9~5                                                                                          ; |Assem|pjdn:inst3|Selector9~5                                                                                          ; out0             ;
; |Assem|pjdn:inst3|Selector9~7                                                                                          ; |Assem|pjdn:inst3|Selector9~7                                                                                          ; out0             ;
+------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II Simulator
    Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition
    Info: Processing started: Tue Jul 14 19:19:22 2020
Info: Command: quartus_sim --read_settings_files=on --write_settings_files=off sorting -c sorting
Info: Using vector source file "e:/altera/81/quartus/sorting/AssemSim2.vwf"
Info: Overwriting simulation input file with simulation results
    Info: A backup of AssemSim2.vwf called sorting.sim_ori.vwf has been created in the db folder
Info: Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info: Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Warning: Found clock-sensitive change during active clock edge at time 10.0 ns on register "|Assem|sorting:inst2|lpm_dff0:A/D|lpm_ff:lpm_ff_component|dffs[0]"
Info: Simulation partitioned into 1 sub-simulations
Info: Simulation coverage is      93.08 %
Info: Number of transitions in simulation is 7711
Info: Vector file AssemSim2.vwf is saved in VWF text format. You can compress it into CVWF format in order to reduce file size. For more details please refer to the Quartus II Help.
Info: Quartus II Simulator was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 181 megabytes
    Info: Processing ended: Tue Jul 14 19:19:23 2020
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00


