Analysis & Synthesis report for action
Fri Jun 09 01:07:14 2017
Quartus II Version 9.0 Build 132 02/25/2009 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. State Machine - |action|state
  5. State Machine - |action|transfer:tran|state
  6. Registers Removed During Synthesis
  7. Removed Registers Triggering Further Register Optimizations
  8. Multiplexer Restructuring Statistics (Restructuring Performed)
  9. Parameter Settings for User Entity Instance: transfer:tran
 10. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+------------------------------------+------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri Jun 09 01:07:14 2017    ;
; Quartus II Version                 ; 9.0 Build 132 02/25/2009 SJ Full Version ;
; Revision Name                      ; action                                   ;
; Top-level Entity Name              ; action                                   ;
; Family                             ; Cyclone II                               ;
; Total logic elements               ; N/A until Partition Merge                ;
;     Total combinational functions  ; N/A until Partition Merge                ;
;     Dedicated logic registers      ; N/A until Partition Merge                ;
; Total registers                    ; N/A until Partition Merge                ;
; Total pins                         ; N/A until Partition Merge                ;
; Total virtual pins                 ; N/A until Partition Merge                ;
; Total memory bits                  ; N/A until Partition Merge                ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                ;
; Total PLLs                         ; N/A until Partition Merge                ;
+------------------------------------+------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                            ;
+----------------------------------------------------------------+--------------------+--------------------+
; Option                                                         ; Setting            ; Default Value      ;
+----------------------------------------------------------------+--------------------+--------------------+
; Device                                                         ; EP2C70F672C8       ;                    ;
; Top-level entity name                                          ; action             ; action             ;
; Family name                                                    ; Cyclone II         ; Stratix II         ;
; Use Generated Physical Constraints File                        ; Off                ;                    ;
; Use smart compilation                                          ; Off                ; Off                ;
; Restructure Multiplexers                                       ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                            ; Off                ; Off                ;
; Preserve fewer node names                                      ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                      ; Off                ; Off                ;
; Verilog Version                                                ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                   ; VHDL93             ; VHDL93             ;
; State Machine Processing                                       ; Auto               ; Auto               ;
; Safe State Machine                                             ; Off                ; Off                ;
; Extract Verilog State Machines                                 ; On                 ; On                 ;
; Extract VHDL State Machines                                    ; On                 ; On                 ;
; Ignore Verilog initial constructs                              ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                     ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                 ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                        ; On                 ; On                 ;
; Parallel Synthesis                                             ; Off                ; Off                ;
; DSP Block Balancing                                            ; Auto               ; Auto               ;
; NOT Gate Push-Back                                             ; On                 ; On                 ;
; Power-Up Don't Care                                            ; On                 ; On                 ;
; Remove Redundant Logic Cells                                   ; Off                ; Off                ;
; Remove Duplicate Registers                                     ; On                 ; On                 ;
; Ignore CARRY Buffers                                           ; Off                ; Off                ;
; Ignore CASCADE Buffers                                         ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                          ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                      ; Off                ; Off                ;
; Ignore LCELL Buffers                                           ; Off                ; Off                ;
; Ignore SOFT Buffers                                            ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                 ; Off                ; Off                ;
; Optimization Technique                                         ; Balanced           ; Balanced           ;
; Carry Chain Length                                             ; 70                 ; 70                 ;
; Auto Carry Chains                                              ; On                 ; On                 ;
; Auto Open-Drain Pins                                           ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                          ; Off                ; Off                ;
; Auto ROM Replacement                                           ; On                 ; On                 ;
; Auto RAM Replacement                                           ; On                 ; On                 ;
; Auto Shift Register Replacement                                ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                  ; On                 ; On                 ;
; Strict RAM Replacement                                         ; Off                ; Off                ;
; Allow Synchronous Control Signals                              ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                         ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                              ; Off                ; Off                ;
; Auto Resource Sharing                                          ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                             ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                             ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                  ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing            ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives              ; Off                ; Off                ;
; Timing-Driven Synthesis                                        ; Off                ; Off                ;
; Show Parameter Settings Tables in Synthesis Report             ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                             ; Off                ; Off                ;
; Synchronization Register Chain Length                          ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                              ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report       ; 100                ; 100                ;
; Number of Inverted Registers Reported in Synthesis Report      ; 100                ; 100                ;
; Clock MUX Protection                                           ; On                 ; On                 ;
; Auto Gated Clock Conversion                                    ; Off                ; Off                ;
; Block Design Naming                                            ; Auto               ; Auto               ;
; SDC constraint protection                                      ; Off                ; Off                ;
; Synthesis Effort                                               ; Auto               ; Auto               ;
; Allows Asynchronous Clear Usage For Shift Register Replacement ; On                 ; On                 ;
; Analysis & Synthesis Message Level                             ; Medium             ; Medium             ;
+----------------------------------------------------------------+--------------------+--------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------+
; State Machine - |action|state                                                         ;
+--------------+-------------+--------------+--------------+-------------+--------------+
; Name         ; state.s_end ; state.s_wait ; state.s_tran ; state.s_cal ; state.s_idle ;
+--------------+-------------+--------------+--------------+-------------+--------------+
; state.s_idle ; 0           ; 0            ; 0            ; 0           ; 0            ;
; state.s_cal  ; 0           ; 0            ; 0            ; 1           ; 1            ;
; state.s_tran ; 0           ; 0            ; 1            ; 0           ; 1            ;
; state.s_wait ; 0           ; 1            ; 0            ; 0           ; 1            ;
; state.s_end  ; 1           ; 0            ; 0            ; 0           ; 1            ;
+--------------+-------------+--------------+--------------+-------------+--------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------+
; State Machine - |action|transfer:tran|state                                                ;
+---------------+--------------+---------------+--------------+---------------+--------------+
; Name          ; state.x_stop ; state.x_shift ; state.x_wait ; state.x_start ; state.x_idle ;
+---------------+--------------+---------------+--------------+---------------+--------------+
; state.x_idle  ; 0            ; 0             ; 0            ; 0             ; 0            ;
; state.x_start ; 0            ; 0             ; 0            ; 1             ; 1            ;
; state.x_wait  ; 0            ; 0             ; 1            ; 0             ; 1            ;
; state.x_shift ; 0            ; 1             ; 0            ; 0             ; 1            ;
; state.x_stop  ; 1            ; 0             ; 0            ; 0             ; 1            ;
+---------------+--------------+---------------+--------------+---------------+--------------+


+---------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                              ;
+----------------------------------------+----------------------------------------+
; Register name                          ; Reason for Removal                     ;
+----------------------------------------+----------------------------------------+
; buf0[0..3]                             ; Stuck at GND due to stuck port data_in ;
; buf1[1..3]                             ; Stuck at GND due to stuck port data_in ;
; buf2[0,2..3]                           ; Stuck at GND due to stuck port data_in ;
; buf3[2..3]                             ; Stuck at GND due to stuck port data_in ;
; buf4[0..1,3]                           ; Stuck at GND due to stuck port data_in ;
; transfer:tran|buf[3]                   ; Stuck at GND due to stuck port data_in ;
; buf0[5]                                ; Merged with buf0[7]                    ;
; buf1[5,7]                              ; Merged with buf0[7]                    ;
; buf2[5,7]                              ; Merged with buf0[7]                    ;
; buf3[5,7]                              ; Merged with buf0[7]                    ;
; buf4[5,7]                              ; Merged with buf0[7]                    ;
; buf0[4]                                ; Merged with buf0[6]                    ;
; buf1[4,6]                              ; Merged with buf0[6]                    ;
; buf2[4,6]                              ; Merged with buf0[6]                    ;
; buf3[4,6]                              ; Merged with buf0[6]                    ;
; buf4[4,6]                              ; Merged with buf0[6]                    ;
; buf2[1]                                ; Merged with buf1[0]                    ;
; buf3[0..1]                             ; Merged with buf1[0]                    ;
; buf4[2]                                ; Merged with buf1[0]                    ;
; transfer:tran|buf[5]                   ; Merged with transfer:tran|buf[7]       ;
; transfer:tran|buf[4]                   ; Merged with transfer:tran|buf[6]       ;
; buf1[0]                                ; Stuck at VCC due to stuck port data_in ;
; Total Number of Removed Registers = 41 ;                                        ;
+----------------------------------------+----------------------------------------+


+------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                        ;
+---------------+---------------------------+----------------------------------------+
; Register name ; Reason for Removal        ; Registers Removed due to This Register ;
+---------------+---------------------------+----------------------------------------+
; buf0[3]       ; Stuck at GND              ; transfer:tran|buf[3]                   ;
;               ; due to stuck port data_in ;                                        ;
+---------------+---------------------------+----------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------+
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |action|transfer:tran|cnt[14]     ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |action|buf0[6]                   ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |action|transfer:tran|xbitcnt[19] ;
; 7:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |action|transfer:tran|xcnt16[4]   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |action|transfer:tran|state~6     ;
; 9:1                ; 2 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; No         ; |action|Selector36                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------+


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: transfer:tran ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; framlent       ; 8     ; Signed Integer                    ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 9.0 Build 132 02/25/2009 SJ Full Version
    Info: Processing started: Fri Jun 09 01:07:11 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off action -c action
Info: Found 2 design units, including 1 entities, in source file action.vhd
    Info: Found design unit 1: action-behave
    Info: Found entity 1: action
Info: Found 2 design units, including 1 entities, in source file baud.vhd
    Info: Found design unit 1: baud-behave
    Info: Found entity 1: baud
Info: Found 2 design units, including 1 entities, in source file transfer.vhd
    Info: Found design unit 1: transfer-behave
    Info: Found entity 1: transfer
Info: Elaborating entity "action" for the top level hierarchy
Warning (10542): VHDL Variable Declaration warning at action.vhd(78): used initial value expression for variable "action_num" because variable was never assigned a value
Info: Elaborating entity "baud" for hierarchy "baud:bd"
Info: Elaborating entity "transfer" for hierarchy "transfer:tran"
Info: Registers with preset signals will power-up high
Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Critical Warning: Ignored Power-Up Level option on the following registers
    Critical Warning: Register baud:bd|cnt[31] will power up to Low
    Critical Warning: Register baud:bd|cnt[0] will power up to Low


