Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Thu May 26 12:45:24 2022
| Host         : LAPTOP-5I742T0T running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    52 |
|    Minimum number of control sets                        |    52 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    31 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    52 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |    46 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              15 |            8 |
| No           | No                    | Yes                    |             434 |          165 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              32 |           20 |
| Yes          | No                    | Yes                    |            1496 |          714 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------+----------------------------------------------+------------------+------------------+----------------+--------------+
|       Clock Signal      |                 Enable Signal                | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------+----------------------------------------------+------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG          | cpu_pipline/EX_MEM/ready_r0_out              | rst_IBUF         |                1 |              1 |         1.00 |
|  cpu_pipline/IF_ID/E[0] |                                              |                  |                1 |              3 |         3.00 |
|  clk_IBUF_BUFG          | cpu_pipline/EX_MEM/alu_result_o_reg[3]_0[0]  | rst_IBUF         |                2 |              5 |         2.50 |
| ~clk_cpu_BUFG           |                                              | rst_IBUF         |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG          | pdu/cnt_m_rf[4]_i_1_n_0                      | rst_IBUF         |                5 |             10 |         2.00 |
|  clk_IBUF_BUFG          |                                              |                  |                7 |             12 |         1.71 |
|  clk_IBUF_BUFG          |                                              | rst_IBUF         |               10 |             28 |         2.80 |
| ~clk_cpu_BUFG           | cpu_pipline/MEM_WB/E[0]                      | rst_IBUF         |               21 |             32 |         1.52 |
| ~clk_cpu_BUFG           | cpu_pipline/MEM_WB/RegWrite_o_reg_22[0]      | rst_IBUF         |               18 |             32 |         1.78 |
| ~clk_cpu_BUFG           | cpu_pipline/MEM_WB/RegWrite_o_reg_15[0]      | rst_IBUF         |               17 |             32 |         1.88 |
| ~clk_cpu_BUFG           | cpu_pipline/MEM_WB/RegWrite_o_reg_24[0]      | rst_IBUF         |               14 |             32 |         2.29 |
| ~clk_cpu_BUFG           | cpu_pipline/MEM_WB/RegWrite_o_reg_29[0]      | rst_IBUF         |               14 |             32 |         2.29 |
| ~clk_cpu_BUFG           | cpu_pipline/MEM_WB/RegWrite_o_reg_4[0]       | rst_IBUF         |               14 |             32 |         2.29 |
| ~clk_cpu_BUFG           | cpu_pipline/MEM_WB/RegWrite_o_reg_1[0]       | rst_IBUF         |               16 |             32 |         2.00 |
| ~clk_cpu_BUFG           | cpu_pipline/MEM_WB/RegWrite_o_reg_26[0]      | rst_IBUF         |                9 |             32 |         3.56 |
| ~clk_cpu_BUFG           | cpu_pipline/MEM_WB/RegWrite_o_reg_6[0]       | rst_IBUF         |               19 |             32 |         1.68 |
| ~clk_cpu_BUFG           | cpu_pipline/MEM_WB/RegWrite_o_reg_3[0]       | rst_IBUF         |               13 |             32 |         2.46 |
| ~clk_cpu_BUFG           | cpu_pipline/MEM_WB/RegWrite_o_reg_30[0]      | rst_IBUF         |               16 |             32 |         2.00 |
| ~clk_cpu_BUFG           | cpu_pipline/MEM_WB/RegWrite_o_reg_18[0]      | rst_IBUF         |               18 |             32 |         1.78 |
| ~clk_cpu_BUFG           | cpu_pipline/MEM_WB/RegWrite_o_reg_19[0]      | rst_IBUF         |               16 |             32 |         2.00 |
| ~clk_cpu_BUFG           | cpu_pipline/MEM_WB/RegWrite_o_reg_16[0]      | rst_IBUF         |               21 |             32 |         1.52 |
| ~clk_cpu_BUFG           | cpu_pipline/MEM_WB/RegWrite_o_reg_11[0]      | rst_IBUF         |               21 |             32 |         1.52 |
| ~clk_cpu_BUFG           | cpu_pipline/MEM_WB/RegWrite_o_reg_21[0]      | rst_IBUF         |               10 |             32 |         3.20 |
| ~clk_cpu_BUFG           | cpu_pipline/MEM_WB/RegWrite_o_reg_23[0]      | rst_IBUF         |               13 |             32 |         2.46 |
| ~clk_cpu_BUFG           | cpu_pipline/MEM_WB/RegWrite_o_reg_25[0]      | rst_IBUF         |               14 |             32 |         2.29 |
| ~clk_cpu_BUFG           | cpu_pipline/MEM_WB/RegWrite_o_reg_27[0]      | rst_IBUF         |               14 |             32 |         2.29 |
| ~clk_cpu_BUFG           | cpu_pipline/MEM_WB/RegWrite_o_reg_5[0]       | rst_IBUF         |               20 |             32 |         1.60 |
| ~clk_cpu_BUFG           | cpu_pipline/MEM_WB/RegWrite_o_reg_14[0]      | rst_IBUF         |               19 |             32 |         1.68 |
| ~clk_cpu_BUFG           | cpu_pipline/MEM_WB/RegWrite_o_reg_17[0]      | rst_IBUF         |               16 |             32 |         2.00 |
| ~clk_cpu_BUFG           | cpu_pipline/MEM_WB/RegWrite_o_reg_10[0]      | rst_IBUF         |               21 |             32 |         1.52 |
| ~clk_cpu_BUFG           | cpu_pipline/MEM_WB/RegWrite_o_reg_12[0]      | rst_IBUF         |               22 |             32 |         1.45 |
| ~clk_cpu_BUFG           | cpu_pipline/MEM_WB/RegWrite_o_reg_2[0]       | rst_IBUF         |               15 |             32 |         2.13 |
| ~clk_cpu_BUFG           | cpu_pipline/MEM_WB/RegWrite_o_reg_13[0]      | rst_IBUF         |               12 |             32 |         2.67 |
| ~clk_cpu_BUFG           | cpu_pipline/MEM_WB/RegWrite_o_reg_7[0]       | rst_IBUF         |               16 |             32 |         2.00 |
| ~clk_cpu_BUFG           | cpu_pipline/MEM_WB/RegWrite_o_reg_9[0]       | rst_IBUF         |               23 |             32 |         1.39 |
| ~clk_cpu_BUFG           | cpu_pipline/MEM_WB/RegWrite_o_reg_8[0]       | rst_IBUF         |               15 |             32 |         2.13 |
| ~clk_cpu_BUFG           | cpu_pipline/EX_MEM/MemRead_o_reg_2[0]        |                  |               20 |             32 |         1.60 |
| ~clk_cpu_BUFG           | cpu_pipline/MEM_WB/RegWrite_o_reg_28[0]      | rst_IBUF         |               13 |             32 |         2.46 |
| ~clk_cpu_BUFG           | cpu_pipline/MEM_WB/RegWrite_o_reg_20[0]      | rst_IBUF         |               16 |             32 |         2.00 |
|  clk_IBUF_BUFG          | cpu_pipline/EX_MEM/E[0]                      | rst_IBUF         |               18 |             32 |         1.78 |
|  clk_cpu_BUFG           | cpu_pipline/ID_EX/E[0]                       | rst_IBUF         |               21 |             32 |         1.52 |
| ~clk_cpu_BUFG           | cpu_pipline/EX_MEM/alu_result_o_reg[8]_11[0] | rst_IBUF         |               19 |             40 |         2.11 |
| ~clk_cpu_BUFG           | cpu_pipline/EX_MEM/alu_result_o_reg[8]_8[0]  | rst_IBUF         |               14 |             40 |         2.86 |
| ~clk_cpu_BUFG           | cpu_pipline/EX_MEM/alu_result_o_reg[8]_6[0]  | rst_IBUF         |               16 |             40 |         2.50 |
| ~clk_cpu_BUFG           | cpu_pipline/EX_MEM/alu_result_o_reg[8]_7[0]  | rst_IBUF         |               19 |             40 |         2.11 |
| ~clk_cpu_BUFG           | cpu_pipline/EX_MEM/alu_result_o_reg[8]_10    | rst_IBUF         |               19 |             40 |         2.11 |
| ~clk_cpu_BUFG           | cpu_pipline/EX_MEM/alu_result_o_reg[8]_9[0]  | rst_IBUF         |               11 |             40 |         3.64 |
| ~clk_cpu_BUFG           | cpu_pipline/EX_MEM/alu_result_o_reg[9]_3[0]  | rst_IBUF         |               19 |             40 |         2.11 |
| ~clk_cpu_BUFG           | cpu_pipline/EX_MEM/alu_result_o_reg[9]_2[0]  | rst_IBUF         |               11 |             40 |         3.64 |
|  clk_cpu_BUFG           | cpu_pipline/IF_ID/ins_o[31]_i_1_n_0          | rst_IBUF         |               33 |            104 |         3.15 |
|  clk_cpu_BUFG           |                                              |                  |               96 |            384 |         4.00 |
|  clk_cpu_BUFG           |                                              | rst_IBUF         |              153 |            398 |         2.60 |
+-------------------------+----------------------------------------------+------------------+------------------+----------------+--------------+


