
22. Printing statistics.

=== parameterized_clock_gating ===

   Number of wires:                 10
   Number of wire bits:             10
   Number of public wires:           7
   Number of public wire bits:       7
   Number of ports:                  4
   Number of port bits:              4
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  5
     AND2_X1                         1
     DFF_X1                          2
     DLL_X1                          1
     OR2_X2                          1

   Chip area for module '\parameterized_clock_gating': 14.098000
     of which used for sequential elements: 9.044000 (64.15%)

