# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../DFX_Nexys_A7_V2.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../DFX_Nexys_A7_V2.gen/sources_1/bd/design_1/ipshared/30ef" \
"../../../../DFX_Nexys_A7_V2.ip_user_files/bd/design_1/ip/design_1_lmb_bram_0/sim/design_1_lmb_bram_0.v" \
"../../../../DFX_Nexys_A7_V2.ip_user_files/bd/design_1/ip/design_1_xbar_0/sim/design_1_xbar_0.v" \
"../../../../DFX_Nexys_A7_V2.ip_user_files/bd/design_1/ip/design_1_microblaze_0_xlconcat_0/sim/design_1_microblaze_0_xlconcat_0.v" \
"../../../../DFX_Nexys_A7_V2.ip_user_files/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0_clk_wiz.v" \
"../../../../DFX_Nexys_A7_V2.ip_user_files/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0.v" \
"../../../../DFX_Nexys_A7_V2.ip_user_files/bd/design_1/sim/design_1.v" \
"../../../../DFX_Nexys_A7_V2.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
