#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Tue Mar  4 14:52:44 2025
# Process ID: 15252
# Current directory: C:/FPGA_Harman/project_7/project_7.runs/synth_1
# Command line: vivado.exe -log calculator.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source calculator.tcl
# Log file: C:/FPGA_Harman/project_7/project_7.runs/synth_1/calculator.vds
# Journal file: C:/FPGA_Harman/project_7/project_7.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source calculator.tcl -notrace
Command: synth_design -top calculator -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 11756
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1105.383 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'calculator' [C:/FPGA_Harman/project_7/project_7.srcs/sources_1/imports/added/fnd_controlloer.v:4]
INFO: [Synth 8-6157] synthesizing module 'bit8adder' [C:/FPGA_Harman/project_7/project_7.srcs/sources_1/imports/added/add4bit.v:25]
INFO: [Synth 8-6157] synthesizing module 'full_adder' [C:/FPGA_Harman/project_7/project_7.srcs/sources_1/imports/added/full_adder.v:3]
INFO: [Synth 8-6157] synthesizing module 'half_adder' [C:/FPGA_Harman/project_7/project_7.srcs/sources_1/imports/added/adder.v:3]
INFO: [Synth 8-6155] done synthesizing module 'half_adder' (1#1) [C:/FPGA_Harman/project_7/project_7.srcs/sources_1/imports/added/adder.v:3]
INFO: [Synth 8-6155] done synthesizing module 'full_adder' (2#1) [C:/FPGA_Harman/project_7/project_7.srcs/sources_1/imports/added/full_adder.v:3]
INFO: [Synth 8-6155] done synthesizing module 'bit8adder' (3#1) [C:/FPGA_Harman/project_7/project_7.srcs/sources_1/imports/added/add4bit.v:25]
INFO: [Synth 8-6157] synthesizing module 'fnd_controlloer' [C:/FPGA_Harman/project_7/project_7.srcs/sources_1/imports/added/fnd_controlloer.v:122]
INFO: [Synth 8-6157] synthesizing module 'clock_div' [C:/FPGA_Harman/project_7/project_7.srcs/sources_1/imports/added/fnd_controlloer.v:49]
INFO: [Synth 8-6155] done synthesizing module 'clock_div' (4#1) [C:/FPGA_Harman/project_7/project_7.srcs/sources_1/imports/added/fnd_controlloer.v:49]
INFO: [Synth 8-6157] synthesizing module 'counter_4' [C:/FPGA_Harman/project_7/project_7.srcs/sources_1/imports/added/fnd_controlloer.v:32]
INFO: [Synth 8-6155] done synthesizing module 'counter_4' (5#1) [C:/FPGA_Harman/project_7/project_7.srcs/sources_1/imports/added/fnd_controlloer.v:32]
INFO: [Synth 8-6157] synthesizing module 'decoder_2x4' [C:/FPGA_Harman/project_7/project_7.srcs/sources_1/imports/added/fnd_controlloer.v:72]
INFO: [Synth 8-226] default block is never used [C:/FPGA_Harman/project_7/project_7.srcs/sources_1/imports/added/fnd_controlloer.v:77]
INFO: [Synth 8-6155] done synthesizing module 'decoder_2x4' (6#1) [C:/FPGA_Harman/project_7/project_7.srcs/sources_1/imports/added/fnd_controlloer.v:72]
INFO: [Synth 8-6157] synthesizing module 'digit_splitter' [C:/FPGA_Harman/project_7/project_7.srcs/sources_1/imports/added/fnd_controlloer.v:87]
INFO: [Synth 8-6155] done synthesizing module 'digit_splitter' (7#1) [C:/FPGA_Harman/project_7/project_7.srcs/sources_1/imports/added/fnd_controlloer.v:87]
INFO: [Synth 8-6157] synthesizing module 'mux_4x1' [C:/FPGA_Harman/project_7/project_7.srcs/sources_1/imports/added/fnd_controlloer.v:101]
INFO: [Synth 8-6155] done synthesizing module 'mux_4x1' (8#1) [C:/FPGA_Harman/project_7/project_7.srcs/sources_1/imports/added/fnd_controlloer.v:101]
INFO: [Synth 8-6157] synthesizing module 'bcdtoseg' [C:/FPGA_Harman/project_7/project_7.srcs/sources_1/imports/added/fnd_controlloer.v:175]
INFO: [Synth 8-226] default block is never used [C:/FPGA_Harman/project_7/project_7.srcs/sources_1/imports/added/fnd_controlloer.v:180]
INFO: [Synth 8-6155] done synthesizing module 'bcdtoseg' (9#1) [C:/FPGA_Harman/project_7/project_7.srcs/sources_1/imports/added/fnd_controlloer.v:175]
INFO: [Synth 8-6155] done synthesizing module 'fnd_controlloer' (10#1) [C:/FPGA_Harman/project_7/project_7.srcs/sources_1/imports/added/fnd_controlloer.v:122]
INFO: [Synth 8-6155] done synthesizing module 'calculator' (11#1) [C:/FPGA_Harman/project_7/project_7.srcs/sources_1/imports/added/fnd_controlloer.v:4]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1105.383 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1105.383 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1105.383 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1105.383 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/FPGA_Harman/project_7/project_7.srcs/8bit_calculator/imports/FPGA_Harman/Basys-3-Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'btnC'. [C:/FPGA_Harman/project_7/project_7.srcs/8bit_calculator/imports/FPGA_Harman/Basys-3-Master.xdc:67]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/FPGA_Harman/project_7/project_7.srcs/8bit_calculator/imports/FPGA_Harman/Basys-3-Master.xdc:67]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'button[0]'. [C:/FPGA_Harman/project_7/project_7.srcs/8bit_calculator/imports/FPGA_Harman/Basys-3-Master.xdc:68]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/FPGA_Harman/project_7/project_7.srcs/8bit_calculator/imports/FPGA_Harman/Basys-3-Master.xdc:68]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'button[1]'. [C:/FPGA_Harman/project_7/project_7.srcs/8bit_calculator/imports/FPGA_Harman/Basys-3-Master.xdc:69]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/FPGA_Harman/project_7/project_7.srcs/8bit_calculator/imports/FPGA_Harman/Basys-3-Master.xdc:69]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'button[2]'. [C:/FPGA_Harman/project_7/project_7.srcs/8bit_calculator/imports/FPGA_Harman/Basys-3-Master.xdc:70]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/FPGA_Harman/project_7/project_7.srcs/8bit_calculator/imports/FPGA_Harman/Basys-3-Master.xdc:70]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'button[3]'. [C:/FPGA_Harman/project_7/project_7.srcs/8bit_calculator/imports/FPGA_Harman/Basys-3-Master.xdc:71]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/FPGA_Harman/project_7/project_7.srcs/8bit_calculator/imports/FPGA_Harman/Basys-3-Master.xdc:71]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/FPGA_Harman/project_7/project_7.srcs/8bit_calculator/imports/FPGA_Harman/Basys-3-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/FPGA_Harman/project_7/project_7.srcs/8bit_calculator/imports/FPGA_Harman/Basys-3-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/calculator_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/calculator_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1151.793 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1151.793 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1151.793 ; gain = 46.410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1151.793 ; gain = 46.410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1151.793 ; gain = 46.410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1151.793 ; gain = 46.410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   17 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 16    
+---Registers : 
	               17 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input   17 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 1     
	   5 Input    4 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1151.793 ; gain = 46.410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1154.723 ; gain = 49.340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1174.488 ; gain = 69.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1177.996 ; gain = 72.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1193.770 ; gain = 88.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1193.770 ; gain = 88.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1193.770 ; gain = 88.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1193.770 ; gain = 88.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1193.770 ; gain = 88.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1193.770 ; gain = 88.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     9|
|3     |LUT1   |     3|
|4     |LUT2   |    35|
|5     |LUT3   |     7|
|6     |LUT4   |    17|
|7     |LUT5   |    17|
|8     |LUT6   |    15|
|9     |FDCE   |    20|
|10    |IBUF   |    18|
|11    |OBUF   |    12|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1193.770 ; gain = 88.387
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 1193.770 ; gain = 41.977
Synthesis Optimization Complete : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1193.770 ; gain = 88.387
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1205.801 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 9 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1205.801 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
39 Infos, 5 Warnings, 5 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1205.801 ; gain = 100.418
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint 'C:/FPGA_Harman/project_7/project_7.runs/synth_1/calculator.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file calculator_utilization_synth.rpt -pb calculator_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Mar  4 14:53:07 2025...
