
Tach.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00001f54  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         0000004c  00800060  00001f54  00001fe8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          0000001d  008000ac  008000ac  00002034  2**0
                  ALLOC
  3 .stab         00001218  00000000  00000000  00002034  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      00000410  00000000  00000000  0000324c  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_aranges 000001e8  00000000  00000000  0000365c  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_pubnames 00000750  00000000  00000000  00003844  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   00002dbc  00000000  00000000  00003f94  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 0000114e  00000000  00000000  00006d50  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   00002c5a  00000000  00000000  00007e9e  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  00000410  00000000  00000000  0000aaf8  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    00000d92  00000000  00000000  0000af08  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    000023c1  00000000  00000000  0000bc9a  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_pubtypes 00000365  00000000  00000000  0000e05b  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_ranges 00000060  00000000  00000000  0000e3c0  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 ba 00 	jmp	0x174	; 0x174 <__ctors_end>
       4:	0c 94 ae 0a 	jmp	0x155c	; 0x155c <__vector_1>
       8:	0c 94 d7 00 	jmp	0x1ae	; 0x1ae <__bad_interrupt>
       c:	0c 94 d7 00 	jmp	0x1ae	; 0x1ae <__bad_interrupt>
      10:	0c 94 88 0a 	jmp	0x1510	; 0x1510 <__vector_4>
      14:	0c 94 d7 00 	jmp	0x1ae	; 0x1ae <__bad_interrupt>
      18:	0c 94 d7 00 	jmp	0x1ae	; 0x1ae <__bad_interrupt>
      1c:	0c 94 d7 00 	jmp	0x1ae	; 0x1ae <__bad_interrupt>
      20:	0c 94 d7 00 	jmp	0x1ae	; 0x1ae <__bad_interrupt>
      24:	0c 94 d7 00 	jmp	0x1ae	; 0x1ae <__bad_interrupt>
      28:	0c 94 21 0a 	jmp	0x1442	; 0x1442 <__vector_10>
      2c:	0c 94 d7 00 	jmp	0x1ae	; 0x1ae <__bad_interrupt>
      30:	0c 94 d7 00 	jmp	0x1ae	; 0x1ae <__bad_interrupt>
      34:	0c 94 d7 00 	jmp	0x1ae	; 0x1ae <__bad_interrupt>
      38:	0c 94 d7 00 	jmp	0x1ae	; 0x1ae <__bad_interrupt>
      3c:	0c 94 d7 00 	jmp	0x1ae	; 0x1ae <__bad_interrupt>
      40:	0c 94 d7 00 	jmp	0x1ae	; 0x1ae <__bad_interrupt>
      44:	0c 94 d7 00 	jmp	0x1ae	; 0x1ae <__bad_interrupt>
      48:	0c 94 d7 00 	jmp	0x1ae	; 0x1ae <__bad_interrupt>
      4c:	0c 94 d7 00 	jmp	0x1ae	; 0x1ae <__bad_interrupt>
      50:	0c 94 d7 00 	jmp	0x1ae	; 0x1ae <__bad_interrupt>
      54:	a1 02       	muls	r26, r17
      56:	c6 02       	muls	r28, r22
      58:	c6 02       	muls	r28, r22
      5a:	c6 02       	muls	r28, r22
      5c:	c6 02       	muls	r28, r22
      5e:	c6 02       	muls	r28, r22
      60:	c6 02       	muls	r28, r22
      62:	c6 02       	muls	r28, r22
      64:	c6 02       	muls	r28, r22
      66:	c6 02       	muls	r28, r22
      68:	c6 02       	muls	r28, r22
      6a:	c6 02       	muls	r28, r22
      6c:	c6 02       	muls	r28, r22
      6e:	c6 02       	muls	r28, r22
      70:	c6 02       	muls	r28, r22
      72:	c6 02       	muls	r28, r22
      74:	c6 02       	muls	r28, r22
      76:	c6 02       	muls	r28, r22
      78:	c6 02       	muls	r28, r22
      7a:	c6 02       	muls	r28, r22
      7c:	c6 02       	muls	r28, r22
      7e:	c6 02       	muls	r28, r22
      80:	c6 02       	muls	r28, r22
      82:	c6 02       	muls	r28, r22
      84:	c6 02       	muls	r28, r22
      86:	c6 02       	muls	r28, r22
      88:	c6 02       	muls	r28, r22
      8a:	c6 02       	muls	r28, r22
      8c:	c6 02       	muls	r28, r22
      8e:	c6 02       	muls	r28, r22
      90:	c6 02       	muls	r28, r22
      92:	c6 02       	muls	r28, r22
      94:	c6 02       	muls	r28, r22
      96:	c6 02       	muls	r28, r22
      98:	c6 02       	muls	r28, r22
      9a:	c6 02       	muls	r28, r22
      9c:	c6 02       	muls	r28, r22
      9e:	c6 02       	muls	r28, r22
      a0:	c6 02       	muls	r28, r22
      a2:	c6 02       	muls	r28, r22
      a4:	c6 02       	muls	r28, r22
      a6:	c6 02       	muls	r28, r22
      a8:	c6 02       	muls	r28, r22
      aa:	c6 02       	muls	r28, r22
      ac:	c6 02       	muls	r28, r22
      ae:	c6 02       	muls	r28, r22
      b0:	c6 02       	muls	r28, r22
      b2:	c6 02       	muls	r28, r22
      b4:	c6 02       	muls	r28, r22
      b6:	c6 02       	muls	r28, r22
      b8:	c6 02       	muls	r28, r22
      ba:	c6 02       	muls	r28, r22
      bc:	c6 02       	muls	r28, r22
      be:	c6 02       	muls	r28, r22
      c0:	c6 02       	muls	r28, r22
      c2:	c6 02       	muls	r28, r22
      c4:	c6 02       	muls	r28, r22
      c6:	c6 02       	muls	r28, r22
      c8:	c6 02       	muls	r28, r22
      ca:	c6 02       	muls	r28, r22
      cc:	c6 02       	muls	r28, r22
      ce:	c6 02       	muls	r28, r22
      d0:	c6 02       	muls	r28, r22
      d2:	c6 02       	muls	r28, r22
      d4:	c6 02       	muls	r28, r22
      d6:	c6 02       	muls	r28, r22
      d8:	c6 02       	muls	r28, r22
      da:	c6 02       	muls	r28, r22
      dc:	c6 02       	muls	r28, r22
      de:	c5 02       	muls	r28, r21
      e0:	a3 02       	muls	r26, r19
      e2:	a5 02       	muls	r26, r21
      e4:	c6 02       	muls	r28, r22
      e6:	a7 02       	muls	r26, r23
      e8:	c6 02       	muls	r28, r22
      ea:	c6 02       	muls	r28, r22
      ec:	a9 02       	muls	r26, r25
      ee:	ab 02       	muls	r26, r27
      f0:	ad 02       	muls	r26, r29
      f2:	af 02       	muls	r26, r31
      f4:	c6 02       	muls	r28, r22
      f6:	b1 02       	muls	r27, r17
      f8:	b3 02       	muls	r27, r19
      fa:	b5 02       	muls	r27, r21
      fc:	b7 02       	muls	r27, r23
      fe:	c6 02       	muls	r28, r22
     100:	b9 02       	muls	r27, r25
     102:	c6 02       	muls	r28, r22
     104:	c6 02       	muls	r28, r22
     106:	c6 02       	muls	r28, r22
     108:	c6 02       	muls	r28, r22
     10a:	bd 02       	muls	r27, r29
     10c:	c6 02       	muls	r28, r22
     10e:	c6 02       	muls	r28, r22
     110:	c6 02       	muls	r28, r22
     112:	bf 02       	muls	r27, r31
     114:	c1 02       	muls	r28, r17
     116:	c6 02       	muls	r28, r22
     118:	bb 02       	muls	r27, r27
     11a:	c3 02       	muls	r28, r19

0000011c <side_light_str>:
     11c:	20 c1 ce d0 d2 ce c2 db c5 20 ce c3 cd c8 00         ........ .....

0000012b <side_light_off_str>:
     12b:	20 20 20 3c c2 db ca cb de d7 c5 cd db 3e 00           <.........>.

0000013a <side_light_on_str>:
     13a:	20 20 20 20 3c c3 ce d0 df d2 3e 20 20 00               <.....>  .

00000148 <top_light_str>:
     148:	20 d2 ce cf ce c2 db c9 20 ce c3 ce cd dc 00         ....... ......

00000157 <top_light_off_str>:
     157:	20 20 20 3c c2 db ca cb de d7 c5 cd 3e 00              <........>.

00000165 <top_light_on_str>:
     165:	20 20 20 20 3c c3 ce d0 c8 d2 3e 20 20 00 00            <.....>  ..

00000174 <__ctors_end>:
     174:	11 24       	eor	r1, r1
     176:	1f be       	out	0x3f, r1	; 63
     178:	cf e5       	ldi	r28, 0x5F	; 95
     17a:	d8 e0       	ldi	r29, 0x08	; 8
     17c:	de bf       	out	0x3e, r29	; 62
     17e:	cd bf       	out	0x3d, r28	; 61

00000180 <__do_copy_data>:
     180:	10 e0       	ldi	r17, 0x00	; 0
     182:	a0 e6       	ldi	r26, 0x60	; 96
     184:	b0 e0       	ldi	r27, 0x00	; 0
     186:	e4 e5       	ldi	r30, 0x54	; 84
     188:	ff e1       	ldi	r31, 0x1F	; 31
     18a:	02 c0       	rjmp	.+4      	; 0x190 <__do_copy_data+0x10>
     18c:	05 90       	lpm	r0, Z+
     18e:	0d 92       	st	X+, r0
     190:	ac 3a       	cpi	r26, 0xAC	; 172
     192:	b1 07       	cpc	r27, r17
     194:	d9 f7       	brne	.-10     	; 0x18c <__do_copy_data+0xc>

00000196 <__do_clear_bss>:
     196:	10 e0       	ldi	r17, 0x00	; 0
     198:	ac ea       	ldi	r26, 0xAC	; 172
     19a:	b0 e0       	ldi	r27, 0x00	; 0
     19c:	01 c0       	rjmp	.+2      	; 0x1a0 <.do_clear_bss_start>

0000019e <.do_clear_bss_loop>:
     19e:	1d 92       	st	X+, r1

000001a0 <.do_clear_bss_start>:
     1a0:	a9 3c       	cpi	r26, 0xC9	; 201
     1a2:	b1 07       	cpc	r27, r17
     1a4:	e1 f7       	brne	.-8      	; 0x19e <.do_clear_bss_loop>
     1a6:	0e 94 b6 09 	call	0x136c	; 0x136c <main>
     1aa:	0c 94 a8 0f 	jmp	0x1f50	; 0x1f50 <_exit>

000001ae <__bad_interrupt>:
     1ae:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000001b2 <beeper_init>:
	uint16_t rampup_freq = 120;
	/* enable sound (4 kHz)
	 * Fast PWM. MAX ICR1
	 * Tolge OCR1A
	 * prescaller 16 MHz / 64 * 60 */
	DDRD |= (1 << PD4);
     1b2:	8c 9a       	sbi	0x11, 4	; 17
	TCCR1A |= (1 << COM1B1) | (1 << WGM11);
     1b4:	8f b5       	in	r24, 0x2f	; 47
     1b6:	82 62       	ori	r24, 0x22	; 34
     1b8:	8f bd       	out	0x2f, r24	; 47
	TCCR1B |= (1 << WGM13) | (1 << WGM12) | (1 << CS11) | (1 << CS10);
     1ba:	8e b5       	in	r24, 0x2e	; 46
     1bc:	8b 61       	ori	r24, 0x1B	; 27
     1be:	8e bd       	out	0x2e, r24	; 46

static uint16_t remaining_duration = 0;

void beeper_init()
{
	uint16_t rampup_freq = 120;
     1c0:	88 e7       	ldi	r24, 0x78	; 120
     1c2:	90 e0       	ldi	r25, 0x00	; 0
	TCCR1A |= (1 << COM1B1) | (1 << WGM11);
	TCCR1B |= (1 << WGM13) | (1 << WGM12) | (1 << CS11) | (1 << CS10);
	
	while(rampup_freq > 50)
	{
		ICR1 = rampup_freq;
     1c4:	97 bd       	out	0x27, r25	; 39
     1c6:	86 bd       	out	0x26, r24	; 38
		OCR1B = rampup_freq / 2;
     1c8:	9c 01       	movw	r18, r24
     1ca:	36 95       	lsr	r19
     1cc:	27 95       	ror	r18
     1ce:	39 bd       	out	0x29, r19	; 41
     1d0:	28 bd       	out	0x28, r18	; 40
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     1d2:	ef e3       	ldi	r30, 0x3F	; 63
     1d4:	fc e9       	ldi	r31, 0x9C	; 156
     1d6:	31 97       	sbiw	r30, 0x01	; 1
     1d8:	f1 f7       	brne	.-4      	; 0x1d6 <beeper_init+0x24>
     1da:	00 c0       	rjmp	.+0      	; 0x1dc <beeper_init+0x2a>
     1dc:	00 00       	nop
		_delay_ms(10);
		rampup_freq--;
     1de:	01 97       	sbiw	r24, 0x01	; 1
	 * prescaller 16 MHz / 64 * 60 */
	DDRD |= (1 << PD4);
	TCCR1A |= (1 << COM1B1) | (1 << WGM11);
	TCCR1B |= (1 << WGM13) | (1 << WGM12) | (1 << CS11) | (1 << CS10);
	
	while(rampup_freq > 50)
     1e0:	82 33       	cpi	r24, 0x32	; 50
     1e2:	91 05       	cpc	r25, r1
     1e4:	79 f7       	brne	.-34     	; 0x1c4 <beeper_init+0x12>
		OCR1B = rampup_freq / 2;
		_delay_ms(10);
		rampup_freq--;
		
	}
	ICR1 = 0;
     1e6:	17 bc       	out	0x27, r1	; 39
     1e8:	16 bc       	out	0x26, r1	; 38
	OCR1B = 0;	
     1ea:	19 bc       	out	0x29, r1	; 41
     1ec:	18 bc       	out	0x28, r1	; 40
}
     1ee:	08 95       	ret

000001f0 <beeper_play_tone>:

void beeper_play_tone(uint16_t sound_freq, uint16_t duration)
{
	ICR1 = sound_freq;
     1f0:	97 bd       	out	0x27, r25	; 39
     1f2:	86 bd       	out	0x26, r24	; 38
	OCR1B = sound_freq / 2;
     1f4:	96 95       	lsr	r25
     1f6:	87 95       	ror	r24
     1f8:	99 bd       	out	0x29, r25	; 41
     1fa:	88 bd       	out	0x28, r24	; 40
	
	remaining_duration = duration;
     1fc:	70 93 ad 00 	sts	0x00AD, r23
     200:	60 93 ac 00 	sts	0x00AC, r22
}
     204:	08 95       	ret

00000206 <beeper_handle_timer_int>:

void beeper_handle_timer_int()
{
	if (0 != remaining_duration)
     206:	80 91 ac 00 	lds	r24, 0x00AC
     20a:	90 91 ad 00 	lds	r25, 0x00AD
     20e:	00 97       	sbiw	r24, 0x00	; 0
     210:	59 f0       	breq	.+22     	; 0x228 <beeper_handle_timer_int+0x22>
	{
		remaining_duration--;
     212:	01 97       	sbiw	r24, 0x01	; 1
     214:	90 93 ad 00 	sts	0x00AD, r25
     218:	80 93 ac 00 	sts	0x00AC, r24
		if (0 == remaining_duration)
     21c:	00 97       	sbiw	r24, 0x00	; 0
     21e:	21 f4       	brne	.+8      	; 0x228 <beeper_handle_timer_int+0x22>
		{
			ICR1 = 0;
     220:	17 bc       	out	0x27, r1	; 39
     222:	16 bc       	out	0x26, r1	; 38
			OCR1B = 0;
     224:	19 bc       	out	0x29, r1	; 41
     226:	18 bc       	out	0x28, r1	; 40
     228:	08 95       	ret

0000022a <display_set_backlight>:
 *      PUBLIC FUNCTIONS                    *
 *******************************************/
void display_set_backlight( uint8_t percent )
{
	/* Configure pin just in case */
	DISPLAY_BACKLIGHT_DDR |= (1 << DISPLAY_BACKLIGHT_PIN);
     22a:	8d 9a       	sbi	0x11, 5	; 17
	
	if (0 == percent)
     22c:	88 23       	and	r24, r24
     22e:	11 f4       	brne	.+4      	; 0x234 <display_set_backlight+0xa>
	{
		/* Turn PWM off and set pin to 0 */
		DISPLAY_BACKLIGHT_PORT &= ~(1 << DISPLAY_BACKLIGHT_PIN);
     230:	95 98       	cbi	0x12, 5	; 18
     232:	08 95       	ret
		
	} else if ( 100 <= percent )
     234:	84 36       	cpi	r24, 0x64	; 100
     236:	08 f0       	brcs	.+2      	; 0x23a <display_set_backlight+0x10>
	{
		/* Turn PWM off and set pin to 1 */
		DISPLAY_BACKLIGHT_PORT |= (1 << DISPLAY_BACKLIGHT_PIN);
     238:	95 9a       	sbi	0x12, 5	; 18
     23a:	08 95       	ret

0000023c <displaySendCommand>:
/********************************************
 *      LOCAL FUNCTIONS                     *
 *******************************************/

void displaySendCommand(uint8_t command, double delay_in_us)
{
     23c:	1f 93       	push	r17
     23e:	18 2f       	mov	r17, r24
     240:	cb 01       	movw	r24, r22
     242:	ba 01       	movw	r22, r20
	uint8_t buf = 0;
	DISPLAY_CONFIG_PINS_PORT  &= ~(1 << DISPLAY_CONFIG_PIN_RS ); // 0 - command, 1 - data 
     244:	af 98       	cbi	0x15, 7	; 21
	{
		/* No need to invert data in the port */
		// TODO: implement		
	} else
	{			
		buf = (command & 0xF0) >> 4;
     246:	21 2f       	mov	r18, r17
     248:	22 95       	swap	r18
     24a:	2f 70       	andi	r18, 0x0F	; 15
		DISPLAY_DATA_PINS_PORT = ((((buf & 0x1) << 3) | ((buf & 0x2) << 1) | ((buf & 0x4) >> 1) | ((buf & 0x8) >> 3)) << DISPLAY_DATA_PINS_SHIFT) | (DISPLAY_DATA_PINS_PORT & (~DISPLAY_DATA_PINS_MASK));		
     24c:	30 e0       	ldi	r19, 0x00	; 0
     24e:	a5 b3       	in	r26, 0x15	; 21
     250:	f9 01       	movw	r30, r18
     252:	e2 70       	andi	r30, 0x02	; 2
     254:	f0 70       	andi	r31, 0x00	; 0
     256:	ee 0f       	add	r30, r30
     258:	ff 1f       	adc	r31, r31
     25a:	a9 01       	movw	r20, r18
     25c:	41 70       	andi	r20, 0x01	; 1
     25e:	50 70       	andi	r21, 0x00	; 0
     260:	44 0f       	add	r20, r20
     262:	55 1f       	adc	r21, r21
     264:	44 0f       	add	r20, r20
     266:	55 1f       	adc	r21, r21
     268:	44 0f       	add	r20, r20
     26a:	55 1f       	adc	r21, r21
     26c:	e4 2b       	or	r30, r20
     26e:	f5 2b       	or	r31, r21
     270:	a9 01       	movw	r20, r18
     272:	44 70       	andi	r20, 0x04	; 4
     274:	50 70       	andi	r21, 0x00	; 0
     276:	55 95       	asr	r21
     278:	47 95       	ror	r20
     27a:	e4 2b       	or	r30, r20
     27c:	f5 2b       	or	r31, r21
     27e:	a9 01       	movw	r20, r18
     280:	56 95       	lsr	r21
     282:	47 95       	ror	r20
     284:	56 95       	lsr	r21
     286:	47 95       	ror	r20
     288:	56 95       	lsr	r21
     28a:	47 95       	ror	r20
     28c:	9f 01       	movw	r18, r30
     28e:	24 2b       	or	r18, r20
     290:	35 2b       	or	r19, r21
     292:	22 0f       	add	r18, r18
     294:	33 1f       	adc	r19, r19
     296:	22 0f       	add	r18, r18
     298:	33 1f       	adc	r19, r19
     29a:	a3 7c       	andi	r26, 0xC3	; 195
     29c:	2a 2b       	or	r18, r26
     29e:	25 bb       	out	0x15, r18	; 21
	}

	DISPLAY_CONFIG_PINS_PORT |= (1 << DISPLAY_CONFIG_PIN_E);
     2a0:	ae 9a       	sbi	0x15, 6	; 21
	delay_us(delay_in_us);
     2a2:	0e 94 ee 0a 	call	0x15dc	; 0x15dc <__fixunssfsi>

  } 
} 

static inline void delay_us(uint16_t count) { 
  while(count--) { 
     2a6:	61 15       	cp	r22, r1
     2a8:	71 05       	cpc	r23, r1
     2aa:	39 f0       	breq	.+14     	; 0x2ba <displaySendCommand+0x7e>
     2ac:	cb 01       	movw	r24, r22
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     2ae:	25 e0       	ldi	r18, 0x05	; 5
     2b0:	2a 95       	dec	r18
     2b2:	f1 f7       	brne	.-4      	; 0x2b0 <displaySendCommand+0x74>
     2b4:	00 00       	nop
     2b6:	01 97       	sbiw	r24, 0x01	; 1
     2b8:	d1 f7       	brne	.-12     	; 0x2ae <displaySendCommand+0x72>
		DISPLAY_DATA_PINS_PORT = ((((buf & 0x1) << 3) | ((buf & 0x2) << 1) | ((buf & 0x4) >> 1) | ((buf & 0x8) >> 3)) << DISPLAY_DATA_PINS_SHIFT) | (DISPLAY_DATA_PINS_PORT & (~DISPLAY_DATA_PINS_MASK));		
	}

	DISPLAY_CONFIG_PINS_PORT |= (1 << DISPLAY_CONFIG_PIN_E);
	delay_us(delay_in_us);
	DISPLAY_CONFIG_PINS_PORT &= ~(1 << DISPLAY_CONFIG_PIN_E);
     2ba:	ae 98       	cbi	0x15, 6	; 21
     2bc:	85 e0       	ldi	r24, 0x05	; 5
     2be:	8a 95       	dec	r24
     2c0:	f1 f7       	brne	.-4      	; 0x2be <displaySendCommand+0x82>
     2c2:	00 00       	nop
     2c4:	25 e0       	ldi	r18, 0x05	; 5
     2c6:	2a 95       	dec	r18
     2c8:	f1 f7       	brne	.-4      	; 0x2c6 <displaySendCommand+0x8a>
     2ca:	00 00       	nop
     2cc:	85 e0       	ldi	r24, 0x05	; 5
     2ce:	8a 95       	dec	r24
     2d0:	f1 f7       	brne	.-4      	; 0x2ce <displaySendCommand+0x92>
     2d2:	00 00       	nop
     2d4:	25 e0       	ldi	r18, 0x05	; 5
     2d6:	2a 95       	dec	r18
     2d8:	f1 f7       	brne	.-4      	; 0x2d6 <displaySendCommand+0x9a>
     2da:	00 00       	nop
     2dc:	85 e0       	ldi	r24, 0x05	; 5
     2de:	8a 95       	dec	r24
     2e0:	f1 f7       	brne	.-4      	; 0x2de <displaySendCommand+0xa2>
     2e2:	00 00       	nop
	{
		/* No need to invert data in the port */
		// TODO: implement		
	} else
	{			
		buf = (command & 0x0F);
     2e4:	1f 70       	andi	r17, 0x0F	; 15
		DISPLAY_DATA_PINS_PORT = ((((buf & 0x1) << 3) | ((buf & 0x2) << 1) | ((buf & 0x4) >> 1) | ((buf & 0x8) >> 3)) << DISPLAY_DATA_PINS_SHIFT) | (DISPLAY_DATA_PINS_PORT & (~DISPLAY_DATA_PINS_MASK));		
     2e6:	81 2f       	mov	r24, r17
     2e8:	90 e0       	ldi	r25, 0x00	; 0
     2ea:	e5 b3       	in	r30, 0x15	; 21
     2ec:	ac 01       	movw	r20, r24
     2ee:	42 70       	andi	r20, 0x02	; 2
     2f0:	50 70       	andi	r21, 0x00	; 0
     2f2:	44 0f       	add	r20, r20
     2f4:	55 1f       	adc	r21, r21
     2f6:	9c 01       	movw	r18, r24
     2f8:	21 70       	andi	r18, 0x01	; 1
     2fa:	30 70       	andi	r19, 0x00	; 0
     2fc:	22 0f       	add	r18, r18
     2fe:	33 1f       	adc	r19, r19
     300:	22 0f       	add	r18, r18
     302:	33 1f       	adc	r19, r19
     304:	22 0f       	add	r18, r18
     306:	33 1f       	adc	r19, r19
     308:	42 2b       	or	r20, r18
     30a:	53 2b       	or	r21, r19
     30c:	9c 01       	movw	r18, r24
     30e:	24 70       	andi	r18, 0x04	; 4
     310:	30 70       	andi	r19, 0x00	; 0
     312:	35 95       	asr	r19
     314:	27 95       	ror	r18
     316:	42 2b       	or	r20, r18
     318:	53 2b       	or	r21, r19
     31a:	9c 01       	movw	r18, r24
     31c:	36 95       	lsr	r19
     31e:	27 95       	ror	r18
     320:	36 95       	lsr	r19
     322:	27 95       	ror	r18
     324:	36 95       	lsr	r19
     326:	27 95       	ror	r18
     328:	ca 01       	movw	r24, r20
     32a:	82 2b       	or	r24, r18
     32c:	93 2b       	or	r25, r19
     32e:	88 0f       	add	r24, r24
     330:	99 1f       	adc	r25, r25
     332:	88 0f       	add	r24, r24
     334:	99 1f       	adc	r25, r25
     336:	2e 2f       	mov	r18, r30
     338:	23 7c       	andi	r18, 0xC3	; 195
     33a:	82 2b       	or	r24, r18
     33c:	85 bb       	out	0x15, r24	; 21
	}

	/* E = A7 */
	DISPLAY_CONFIG_PINS_PORT |= (1 << DISPLAY_CONFIG_PIN_E);
     33e:	ae 9a       	sbi	0x15, 6	; 21

  } 
} 

static inline void delay_us(uint16_t count) { 
  while(count--) { 
     340:	61 15       	cp	r22, r1
     342:	71 05       	cpc	r23, r1
     344:	39 f0       	breq	.+14     	; 0x354 <displaySendCommand+0x118>
     346:	25 e0       	ldi	r18, 0x05	; 5
     348:	2a 95       	dec	r18
     34a:	f1 f7       	brne	.-4      	; 0x348 <displaySendCommand+0x10c>
     34c:	00 00       	nop
     34e:	61 50       	subi	r22, 0x01	; 1
     350:	70 40       	sbci	r23, 0x00	; 0
     352:	c9 f7       	brne	.-14     	; 0x346 <displaySendCommand+0x10a>
	}

	/* E = A7 */
	DISPLAY_CONFIG_PINS_PORT |= (1 << DISPLAY_CONFIG_PIN_E);
	delay_us(delay_in_us);
	DISPLAY_CONFIG_PINS_PORT &= ~(1 << DISPLAY_CONFIG_PIN_E);
     354:	ae 98       	cbi	0x15, 6	; 21
     356:	85 e0       	ldi	r24, 0x05	; 5
     358:	8a 95       	dec	r24
     35a:	f1 f7       	brne	.-4      	; 0x358 <displaySendCommand+0x11c>
     35c:	00 00       	nop
     35e:	25 e0       	ldi	r18, 0x05	; 5
     360:	2a 95       	dec	r18
     362:	f1 f7       	brne	.-4      	; 0x360 <displaySendCommand+0x124>
     364:	00 00       	nop
     366:	85 e0       	ldi	r24, 0x05	; 5
     368:	8a 95       	dec	r24
     36a:	f1 f7       	brne	.-4      	; 0x368 <displaySendCommand+0x12c>
     36c:	00 00       	nop
     36e:	25 e0       	ldi	r18, 0x05	; 5
     370:	2a 95       	dec	r18
     372:	f1 f7       	brne	.-4      	; 0x370 <displaySendCommand+0x134>
     374:	00 00       	nop
     376:	85 e0       	ldi	r24, 0x05	; 5
     378:	8a 95       	dec	r24
     37a:	f1 f7       	brne	.-4      	; 0x378 <displaySendCommand+0x13c>
     37c:	00 00       	nop
	
#else
	#error
#endif

}
     37e:	1f 91       	pop	r17
     380:	08 95       	ret

00000382 <displayClear>:

void displayClear()
{
	/* Clear display */
	/* Wait for more than 1.53 ms */
	displaySendCommand(DISPLAY_COMMAND_CLEAR_DISPLAY, 1540);
     382:	81 e0       	ldi	r24, 0x01	; 1
     384:	40 e0       	ldi	r20, 0x00	; 0
     386:	50 e8       	ldi	r21, 0x80	; 128
     388:	60 ec       	ldi	r22, 0xC0	; 192
     38a:	74 e4       	ldi	r23, 0x44	; 68
     38c:	0e 94 1e 01 	call	0x23c	; 0x23c <displaySendCommand>

	/* Why don't just set DDRAM address? It takes less time */
	displaySendCommand(DISPLAY_COMMAND_RETURN_HOME, 1540);
     390:	82 e0       	ldi	r24, 0x02	; 2
     392:	40 e0       	ldi	r20, 0x00	; 0
     394:	50 e8       	ldi	r21, 0x80	; 128
     396:	60 ec       	ldi	r22, 0xC0	; 192
     398:	74 e4       	ldi	r23, 0x44	; 68
     39a:	0e 94 1e 01 	call	0x23c	; 0x23c <displaySendCommand>
}
     39e:	08 95       	ret

000003a0 <initDisplay>:
	/*	  
	Start up steps 

	1. Wait for more than 40 ms after VDD rises to 4.5 V */

	DISPLAY_CONFIG_PINS_DDR  |= (1 << DISPLAY_CONFIG_PIN_RS) | (1 << DISPLAY_CONFIG_PIN_E);
     3a0:	84 b3       	in	r24, 0x14	; 20
     3a2:	80 6c       	ori	r24, 0xC0	; 192
     3a4:	84 bb       	out	0x14, r24	; 20
	DISPLAY_CONFIG_PINS_PORT  &= ~(1 << DISPLAY_CONFIG_PIN_RS);
     3a6:	af 98       	cbi	0x15, 7	; 21
	DISPLAY_CONFIG_PINS_PORT  &= ~(1 << DISPLAY_CONFIG_PIN_E);
     3a8:	ae 98       	cbi	0x15, 6	; 21

	DISPLAY_DATA_PINS_DDR |= DISPLAY_DATA_PINS_MASK;
     3aa:	84 b3       	in	r24, 0x14	; 20
     3ac:	8c 63       	ori	r24, 0x3C	; 60
     3ae:	84 bb       	out	0x14, r24	; 20
     3b0:	82 e3       	ldi	r24, 0x32	; 50
     3b2:	90 e0       	ldi	r25, 0x00	; 0
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     3b4:	ef e9       	ldi	r30, 0x9F	; 159
     3b6:	ff e0       	ldi	r31, 0x0F	; 15
     3b8:	31 97       	sbiw	r30, 0x01	; 1
     3ba:	f1 f7       	brne	.-4      	; 0x3b8 <initDisplay+0x18>
     3bc:	00 c0       	rjmp	.+0      	; 0x3be <initDisplay+0x1e>
     3be:	00 00       	nop
     3c0:	01 97       	sbiw	r24, 0x01	; 1
	}
	return symb;
}

static inline void delay_ms(uint16_t count) { 
  while(count--) { 
     3c2:	c1 f7       	brne	.-16     	; 0x3b4 <initDisplay+0x14>

	/* 	Wait for more than 39us */	
#ifdef DISPLAY_MODE_8BIT	
	displaySendCommand(DISPLAY_COMMAND_FUNCTION_SET | DISPLAY_DATA_LENGTH_8BIT | DISPLAY_TYPE_2LINE | DISPLAY_SYMB_SIZE_5X8,40);
#elif defined DISPLAY_MODE_4BIT
	displaySendCommand(DISPLAY_COMMAND_FUNCTION_SET | DISPLAY_DATA_LENGTH_4BIT, 40);
     3c4:	80 e2       	ldi	r24, 0x20	; 32
     3c6:	40 e0       	ldi	r20, 0x00	; 0
     3c8:	50 e0       	ldi	r21, 0x00	; 0
     3ca:	60 e2       	ldi	r22, 0x20	; 32
     3cc:	72 e4       	ldi	r23, 0x42	; 66
     3ce:	0e 94 1e 01 	call	0x23c	; 0x23c <displaySendCommand>
		/* No need to invert data in the port */
		// TODO: implement		
	} else
	{		
		buf = ((DISPLAY_COMMAND_FUNCTION_SET | DISPLAY_DATA_LENGTH_8BIT) >> 4);
		DISPLAY_DATA_PINS_PORT = ((((buf & 0x1) << 3) | ((buf & 0x2) << 1) | ((buf & 0x4) >> 1) | ((buf & 0x8) >> 3)) << DISPLAY_DATA_PINS_SHIFT) | (DISPLAY_DATA_PINS_PORT & (~DISPLAY_DATA_PINS_MASK));
     3d2:	85 b3       	in	r24, 0x15	; 21
     3d4:	83 7c       	andi	r24, 0xC3	; 195
     3d6:	80 63       	ori	r24, 0x30	; 48
     3d8:	85 bb       	out	0x15, r24	; 21
	}
	
	
	/* Pull up E */
	DISPLAY_CONFIG_PINS_PORT |= (1 << DISPLAY_CONFIG_PIN_E);
     3da:	ae 9a       	sbi	0x15, 6	; 21

  } 
} 

static inline void delay_us(uint16_t count) { 
  while(count--) { 
     3dc:	87 e2       	ldi	r24, 0x27	; 39
     3de:	90 e0       	ldi	r25, 0x00	; 0
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     3e0:	f5 e0       	ldi	r31, 0x05	; 5
     3e2:	fa 95       	dec	r31
     3e4:	f1 f7       	brne	.-4      	; 0x3e2 <initDisplay+0x42>
     3e6:	00 00       	nop
     3e8:	01 97       	sbiw	r24, 0x01	; 1
     3ea:	2f ef       	ldi	r18, 0xFF	; 255
     3ec:	8f 3f       	cpi	r24, 0xFF	; 255
     3ee:	92 07       	cpc	r25, r18
     3f0:	b9 f7       	brne	.-18     	; 0x3e0 <initDisplay+0x40>
	
	
	/* Pull up E */
	DISPLAY_CONFIG_PINS_PORT |= (1 << DISPLAY_CONFIG_PIN_E);
	delay_us(40);
	DISPLAY_CONFIG_PINS_PORT &= ~(1 << DISPLAY_CONFIG_PIN_E);
     3f2:	ae 98       	cbi	0x15, 6	; 21

	displaySendCommand(DISPLAY_COMMAND_FUNCTION_SET | DISPLAY_DATA_LENGTH_4BIT | DISPLAY_TYPE_2LINE | DISPLAY_SYMB_SIZE_5X8,40);	
     3f4:	88 e2       	ldi	r24, 0x28	; 40
     3f6:	40 e0       	ldi	r20, 0x00	; 0
     3f8:	50 e0       	ldi	r21, 0x00	; 0
     3fa:	60 e2       	ldi	r22, 0x20	; 32
     3fc:	72 e4       	ldi	r23, 0x42	; 66
     3fe:	0e 94 1e 01 	call	0x23c	; 0x23c <displaySendCommand>
	#error
#endif

	/* Display ON/OFF control */
	/* Wait for more than 37 us */
	displaySendCommand(DISPLAY_COMMAND_DISPLAY_ON_OFF | DISPLAY_ON | DISPLAY_CURSOR_OFF | DISPLAY_CURSOR_BLINKING_OFF,38);
     402:	8c e0       	ldi	r24, 0x0C	; 12
     404:	40 e0       	ldi	r20, 0x00	; 0
     406:	50 e0       	ldi	r21, 0x00	; 0
     408:	68 e1       	ldi	r22, 0x18	; 24
     40a:	72 e4       	ldi	r23, 0x42	; 66
     40c:	0e 94 1e 01 	call	0x23c	; 0x23c <displaySendCommand>

	/* Clear display */

	/* Wait for more than 1.53 ms */
	displaySendCommand(DISPLAY_COMMAND_CLEAR_DISPLAY, 1540);
     410:	81 e0       	ldi	r24, 0x01	; 1
     412:	40 e0       	ldi	r20, 0x00	; 0
     414:	50 e8       	ldi	r21, 0x80	; 128
     416:	60 ec       	ldi	r22, 0xC0	; 192
     418:	74 e4       	ldi	r23, 0x44	; 68
     41a:	0e 94 1e 01 	call	0x23c	; 0x23c <displaySendCommand>

	/* Entry mode set */
	/* Wait for more than 39 us */

	displaySendCommand(DISPLAY_COMMAND_ENTRY_MODE_SET | DISPLAY_ENTRY_MODE_INCREMENT | DISPLAY_ENTRY_MODE_SHIFT_OFF, 40);
     41e:	86 e0       	ldi	r24, 0x06	; 6
     420:	40 e0       	ldi	r20, 0x00	; 0
     422:	50 e0       	ldi	r21, 0x00	; 0
     424:	60 e2       	ldi	r22, 0x20	; 32
     426:	72 e4       	ldi	r23, 0x42	; 66
     428:	0e 94 1e 01 	call	0x23c	; 0x23c <displaySendCommand>

	/* Move cursor */
	displaySendCommand(DISPLAY_COMMAND_RETURN_HOME, 1540);
     42c:	82 e0       	ldi	r24, 0x02	; 2
     42e:	40 e0       	ldi	r20, 0x00	; 0
     430:	50 e8       	ldi	r21, 0x80	; 128
     432:	60 ec       	ldi	r22, 0xC0	; 192
     434:	74 e4       	ldi	r23, 0x44	; 68
     436:	0e 94 1e 01 	call	0x23c	; 0x23c <displaySendCommand>

}
     43a:	08 95       	ret

0000043c <displaySendData>:
}

void displaySendData(uint8_t data)
{
	uint8_t buf = 0;
	DISPLAY_CONFIG_PINS_PORT |= (1 << DISPLAY_CONFIG_PIN_RS ); // 0 - command, 1 - data 
     43c:	af 9a       	sbi	0x15, 7	; 21
	{
		/* No need to invert data in the port */
		// TODO: implement		
	} else
	{			
		buf = (data & 0xF0) >> 4;
     43e:	28 2f       	mov	r18, r24
     440:	22 95       	swap	r18
     442:	2f 70       	andi	r18, 0x0F	; 15
		DISPLAY_DATA_PINS_PORT = ((((buf & 0x1) << 3) | ((buf & 0x2) << 1) | ((buf & 0x4) >> 1) | ((buf & 0x8) >> 3)) << DISPLAY_DATA_PINS_SHIFT) | (DISPLAY_DATA_PINS_PORT & (~DISPLAY_DATA_PINS_MASK));		
     444:	30 e0       	ldi	r19, 0x00	; 0
     446:	95 b3       	in	r25, 0x15	; 21
     448:	b9 01       	movw	r22, r18
     44a:	62 70       	andi	r22, 0x02	; 2
     44c:	70 70       	andi	r23, 0x00	; 0
     44e:	66 0f       	add	r22, r22
     450:	77 1f       	adc	r23, r23
     452:	a9 01       	movw	r20, r18
     454:	41 70       	andi	r20, 0x01	; 1
     456:	50 70       	andi	r21, 0x00	; 0
     458:	44 0f       	add	r20, r20
     45a:	55 1f       	adc	r21, r21
     45c:	44 0f       	add	r20, r20
     45e:	55 1f       	adc	r21, r21
     460:	44 0f       	add	r20, r20
     462:	55 1f       	adc	r21, r21
     464:	64 2b       	or	r22, r20
     466:	75 2b       	or	r23, r21
     468:	a9 01       	movw	r20, r18
     46a:	44 70       	andi	r20, 0x04	; 4
     46c:	50 70       	andi	r21, 0x00	; 0
     46e:	55 95       	asr	r21
     470:	47 95       	ror	r20
     472:	64 2b       	or	r22, r20
     474:	75 2b       	or	r23, r21
     476:	a9 01       	movw	r20, r18
     478:	56 95       	lsr	r21
     47a:	47 95       	ror	r20
     47c:	56 95       	lsr	r21
     47e:	47 95       	ror	r20
     480:	56 95       	lsr	r21
     482:	47 95       	ror	r20
     484:	9b 01       	movw	r18, r22
     486:	24 2b       	or	r18, r20
     488:	35 2b       	or	r19, r21
     48a:	22 0f       	add	r18, r18
     48c:	33 1f       	adc	r19, r19
     48e:	22 0f       	add	r18, r18
     490:	33 1f       	adc	r19, r19
     492:	93 7c       	andi	r25, 0xC3	; 195
     494:	29 2b       	or	r18, r25
     496:	25 bb       	out	0x15, r18	; 21
	}


	DISPLAY_CONFIG_PINS_PORT |= (1 << DISPLAY_CONFIG_PIN_E);
     498:	ae 9a       	sbi	0x15, 6	; 21
     49a:	28 e2       	ldi	r18, 0x28	; 40
     49c:	30 e0       	ldi	r19, 0x00	; 0
     49e:	95 e0       	ldi	r25, 0x05	; 5
     4a0:	9a 95       	dec	r25
     4a2:	f1 f7       	brne	.-4      	; 0x4a0 <displaySendData+0x64>
     4a4:	00 00       	nop
     4a6:	21 50       	subi	r18, 0x01	; 1
     4a8:	30 40       	sbci	r19, 0x00	; 0

  } 
} 

static inline void delay_us(uint16_t count) { 
  while(count--) { 
     4aa:	c9 f7       	brne	.-14     	; 0x49e <displaySendData+0x62>
	}


	DISPLAY_CONFIG_PINS_PORT |= (1 << DISPLAY_CONFIG_PIN_E);
	delay_us(40);
	DISPLAY_CONFIG_PINS_PORT &= ~(1 << DISPLAY_CONFIG_PIN_E);
     4ac:	ae 98       	cbi	0x15, 6	; 21
	{
		/* No need to invert data in the port */
		// TODO: implement		
	} else
	{				
		buf = (data & 0x0F);
     4ae:	8f 70       	andi	r24, 0x0F	; 15
		DISPLAY_DATA_PINS_PORT = ((((buf & 0x1) << 3) | ((buf & 0x2) << 1) | ((buf & 0x4) >> 1) | ((buf & 0x8) >> 3)) << DISPLAY_DATA_PINS_SHIFT) | (DISPLAY_DATA_PINS_PORT & (~DISPLAY_DATA_PINS_MASK));		
     4b0:	90 e0       	ldi	r25, 0x00	; 0
     4b2:	65 b3       	in	r22, 0x15	; 21
     4b4:	ac 01       	movw	r20, r24
     4b6:	42 70       	andi	r20, 0x02	; 2
     4b8:	50 70       	andi	r21, 0x00	; 0
     4ba:	44 0f       	add	r20, r20
     4bc:	55 1f       	adc	r21, r21
     4be:	9c 01       	movw	r18, r24
     4c0:	21 70       	andi	r18, 0x01	; 1
     4c2:	30 70       	andi	r19, 0x00	; 0
     4c4:	22 0f       	add	r18, r18
     4c6:	33 1f       	adc	r19, r19
     4c8:	22 0f       	add	r18, r18
     4ca:	33 1f       	adc	r19, r19
     4cc:	22 0f       	add	r18, r18
     4ce:	33 1f       	adc	r19, r19
     4d0:	42 2b       	or	r20, r18
     4d2:	53 2b       	or	r21, r19
     4d4:	9c 01       	movw	r18, r24
     4d6:	24 70       	andi	r18, 0x04	; 4
     4d8:	30 70       	andi	r19, 0x00	; 0
     4da:	35 95       	asr	r19
     4dc:	27 95       	ror	r18
     4de:	42 2b       	or	r20, r18
     4e0:	53 2b       	or	r21, r19
     4e2:	9c 01       	movw	r18, r24
     4e4:	36 95       	lsr	r19
     4e6:	27 95       	ror	r18
     4e8:	36 95       	lsr	r19
     4ea:	27 95       	ror	r18
     4ec:	36 95       	lsr	r19
     4ee:	27 95       	ror	r18
     4f0:	ca 01       	movw	r24, r20
     4f2:	82 2b       	or	r24, r18
     4f4:	93 2b       	or	r25, r19
     4f6:	88 0f       	add	r24, r24
     4f8:	99 1f       	adc	r25, r25
     4fa:	88 0f       	add	r24, r24
     4fc:	99 1f       	adc	r25, r25
     4fe:	26 2f       	mov	r18, r22
     500:	23 7c       	andi	r18, 0xC3	; 195
     502:	82 2b       	or	r24, r18
     504:	85 bb       	out	0x15, r24	; 21
	}

	/* E = A7 */
	DISPLAY_CONFIG_PINS_PORT |= (1 << DISPLAY_CONFIG_PIN_E);
     506:	ae 9a       	sbi	0x15, 6	; 21

  } 
} 

static inline void delay_us(uint16_t count) { 
  while(count--) { 
     508:	87 e2       	ldi	r24, 0x27	; 39
     50a:	90 e0       	ldi	r25, 0x00	; 0
     50c:	25 e0       	ldi	r18, 0x05	; 5
     50e:	2a 95       	dec	r18
     510:	f1 f7       	brne	.-4      	; 0x50e <displaySendData+0xd2>
     512:	00 00       	nop
     514:	01 97       	sbiw	r24, 0x01	; 1
     516:	2f ef       	ldi	r18, 0xFF	; 255
     518:	8f 3f       	cpi	r24, 0xFF	; 255
     51a:	92 07       	cpc	r25, r18
     51c:	b9 f7       	brne	.-18     	; 0x50c <displaySendData+0xd0>
	}

	/* E = A7 */
	DISPLAY_CONFIG_PINS_PORT |= (1 << DISPLAY_CONFIG_PIN_E);
	delay_us(40);
	DISPLAY_CONFIG_PINS_PORT &= ~(1 << DISPLAY_CONFIG_PIN_E);
     51e:	ae 98       	cbi	0x15, 6	; 21

#else
	#error
#endif

}
     520:	08 95       	ret

00000522 <displayTranslateSymb>:

char displayTranslateSymb(const char symb)
{
	switch (symb)
     522:	28 2f       	mov	r18, r24
     524:	30 e0       	ldi	r19, 0x00	; 0
     526:	2c 57       	subi	r18, 0x7C	; 124
     528:	30 40       	sbci	r19, 0x00	; 0
     52a:	24 36       	cpi	r18, 0x64	; 100
     52c:	31 05       	cpc	r19, r1
     52e:	70 f5       	brcc	.+92     	; 0x58c <displayTranslateSymb+0x6a>
     530:	26 5d       	subi	r18, 0xD6	; 214
     532:	3f 4f       	sbci	r19, 0xFF	; 255
     534:	f9 01       	movw	r30, r18
     536:	ee 0f       	add	r30, r30
     538:	ff 1f       	adc	r31, r31
     53a:	05 90       	lpm	r0, Z+
     53c:	f4 91       	lpm	r31, Z+
     53e:	e0 2d       	mov	r30, r0
     540:	09 94       	ijmp
	{

		/* Special symbols */
		case '|':
				return 0xff;
     542:	8f ef       	ldi	r24, 0xFF	; 255
     544:	08 95       	ret
				
		/* Cyrillic */
		case 'Á':
				return 0xA0;	
		case 'Â':
				return 0x42;		
     546:	82 e4       	ldi	r24, 0x42	; 66
     548:	08 95       	ret
		case 'Ã':
				return 0xA1;
     54a:	81 ea       	ldi	r24, 0xA1	; 161
     54c:	08 95       	ret
		case 'Å':
				return 0x45;
     54e:	85 e4       	ldi	r24, 0x45	; 69
     550:	08 95       	ret
		case 'È':
				return 0xA5;
     552:	85 ea       	ldi	r24, 0xA5	; 165
     554:	08 95       	ret
		case 'É':
				return 0xA6;
     556:	86 ea       	ldi	r24, 0xA6	; 166
     558:	08 95       	ret
		case 'Ê':
				return 0x4B;
     55a:	8b e4       	ldi	r24, 0x4B	; 75
     55c:	08 95       	ret
		case 'Ë':
				return 0xA7;
     55e:	87 ea       	ldi	r24, 0xA7	; 167
     560:	08 95       	ret
		case 'Í':
				return 0x48;
     562:	88 e4       	ldi	r24, 0x48	; 72
     564:	08 95       	ret
		case 'Î':
				return 0x4F;
     566:	8f e4       	ldi	r24, 0x4F	; 79
     568:	08 95       	ret
		case 'Ï':
				return 0xA8;
     56a:	88 ea       	ldi	r24, 0xA8	; 168
     56c:	08 95       	ret
		case 'Ð':
				return 0x50;
     56e:	80 e5       	ldi	r24, 0x50	; 80
     570:	08 95       	ret
		case 'Ò':
				return 0x54;
     572:	84 e5       	ldi	r24, 0x54	; 84
     574:	08 95       	ret
		case 'Þ':
				return 0xB0;
     576:	80 eb       	ldi	r24, 0xB0	; 176
     578:	08 95       	ret
		case '×':
				return 0xAB;
     57a:	8b ea       	ldi	r24, 0xAB	; 171
     57c:	08 95       	ret
		case 'Û':
				return 0xAE;
     57e:	8e ea       	ldi	r24, 0xAE	; 174
     580:	08 95       	ret
		case 'Ü':
				return 0x62;
     582:	82 e6       	ldi	r24, 0x62	; 98
     584:	08 95       	ret
		case 'ß':
				return 0xB1;
     586:	81 eb       	ldi	r24, 0xB1	; 177
     588:	08 95       	ret
		case '|':
				return 0xff;
				
		/* Cyrillic */
		case 'Á':
				return 0xA0;	
     58a:	80 ea       	ldi	r24, 0xA0	; 160
				return 0xB1;
		default:
			break;
	}
	return symb;
}
     58c:	08 95       	ret

0000058e <displayPrintString>:
	/* Why don't just set DDRAM address? It takes less time */
	displaySendCommand(DISPLAY_COMMAND_RETURN_HOME, 1540);
}

void displayPrintString(const char *string)
{
     58e:	cf 93       	push	r28
     590:	df 93       	push	r29
     592:	ec 01       	movw	r28, r24
	uint16_t counter = 0;
	while (string[counter] != 0)
     594:	88 81       	ld	r24, Y
     596:	88 23       	and	r24, r24
     598:	41 f0       	breq	.+16     	; 0x5aa <displayPrintString+0x1c>

	/* Why don't just set DDRAM address? It takes less time */
	displaySendCommand(DISPLAY_COMMAND_RETURN_HOME, 1540);
}

void displayPrintString(const char *string)
     59a:	21 96       	adiw	r28, 0x01	; 1
{
	uint16_t counter = 0;
	while (string[counter] != 0)
	{
		displaySendData(displayTranslateSymb(string[counter]));
     59c:	0e 94 91 02 	call	0x522	; 0x522 <displayTranslateSymb>
     5a0:	0e 94 1e 02 	call	0x43c	; 0x43c <displaySendData>
}

void displayPrintString(const char *string)
{
	uint16_t counter = 0;
	while (string[counter] != 0)
     5a4:	89 91       	ld	r24, Y+
     5a6:	88 23       	and	r24, r24
     5a8:	c9 f7       	brne	.-14     	; 0x59c <displayPrintString+0xe>
	{
		displaySendData(displayTranslateSymb(string[counter]));
		counter++;
	}
}
     5aa:	df 91       	pop	r29
     5ac:	cf 91       	pop	r28
     5ae:	08 95       	ret

000005b0 <displayPrintLine>:

void displayPrintLine(const char *line1, const char* line2)
{
     5b0:	0f 93       	push	r16
     5b2:	1f 93       	push	r17
     5b4:	cf 93       	push	r28
     5b6:	df 93       	push	r29
     5b8:	ec 01       	movw	r28, r24
     5ba:	8b 01       	movw	r16, r22
	//displaySendCommand(DISPLAY_COMMAND_RETURN_HOME, 1540);
	displaySendCommand(DISPLAY_COMMAND_SET_DDRAM_ADDRESS, 40);
     5bc:	80 e8       	ldi	r24, 0x80	; 128
     5be:	40 e0       	ldi	r20, 0x00	; 0
     5c0:	50 e0       	ldi	r21, 0x00	; 0
     5c2:	60 e2       	ldi	r22, 0x20	; 32
     5c4:	72 e4       	ldi	r23, 0x42	; 66
     5c6:	0e 94 1e 01 	call	0x23c	; 0x23c <displaySendCommand>
	displayPrintString(line1);
     5ca:	ce 01       	movw	r24, r28
     5cc:	0e 94 c7 02 	call	0x58e	; 0x58e <displayPrintString>


	/* Shift DDRAM address pointer to 40h */
	displaySendCommand(DISPLAY_COMMAND_SET_DDRAM_ADDRESS | 0x40, 40);
     5d0:	80 ec       	ldi	r24, 0xC0	; 192
     5d2:	40 e0       	ldi	r20, 0x00	; 0
     5d4:	50 e0       	ldi	r21, 0x00	; 0
     5d6:	60 e2       	ldi	r22, 0x20	; 32
     5d8:	72 e4       	ldi	r23, 0x42	; 66
     5da:	0e 94 1e 01 	call	0x23c	; 0x23c <displaySendCommand>
	displayPrintString(line2);
     5de:	c8 01       	movw	r24, r16
     5e0:	0e 94 c7 02 	call	0x58e	; 0x58e <displayPrintString>
}
     5e4:	df 91       	pop	r29
     5e6:	cf 91       	pop	r28
     5e8:	1f 91       	pop	r17
     5ea:	0f 91       	pop	r16
     5ec:	08 95       	ret

000005ee <encoder_monitor_init>:
	/* PD0 - encoder button, normally pulled up
	   Encoder A - PD3, B - PD1, normally pulled up */
	
	/* Start Timer2, which is used to analyse state of the connected Encoder  
	   WGM21=1 - Clear Timer on Compare mode; 64 - prescaler, 256 TOP == ~1 kHz */	
	TCCR2 = (1 << WGM21) | (1 << CS22);	
     5ee:	8c e0       	ldi	r24, 0x0C	; 12
     5f0:	85 bd       	out	0x25, r24	; 37
	OCR2 = 0xFF;
     5f2:	8f ef       	ldi	r24, 0xFF	; 255
     5f4:	83 bd       	out	0x23, r24	; 35
	TIMSK |= (1 << OCIE2); /* Enable output compare match interrupt. */
     5f6:	89 b7       	in	r24, 0x39	; 57
     5f8:	80 68       	ori	r24, 0x80	; 128
     5fa:	89 bf       	out	0x39, r24	; 57
	/* Use the following code to stop Timer2 whenever required ( currently not used ) */
	#if 0
		TIMSK &= ~(1 << OCIE2); 
		TCCR2 = 0;		
	#endif
}
     5fc:	08 95       	ret

000005fe <encoder_monitor_handle_timer_int>:
{
	uint8_t enc_current_state;
	/* This is called ~1000 times a second, i.e. 1 kHz
	  * 16 000 000 (16Mhz sys clock) / 64 (pre-scaler) / 256 (top) */
	// Read encoder state
	enc_current_state = PIND & ((1 << PD3) | (1 << PD1));
     5fe:	90 b3       	in	r25, 0x10	; 16
     600:	9a 70       	andi	r25, 0x0A	; 10
	switch(EncoderState)
     602:	80 91 af 00 	lds	r24, 0x00AF
     606:	82 30       	cpi	r24, 0x02	; 2
     608:	a1 f1       	breq	.+104    	; 0x672 <encoder_monitor_handle_timer_int+0x74>
     60a:	83 30       	cpi	r24, 0x03	; 3
     60c:	18 f4       	brcc	.+6      	; 0x614 <encoder_monitor_handle_timer_int+0x16>
     60e:	88 23       	and	r24, r24
     610:	e1 f0       	breq	.+56     	; 0x64a <encoder_monitor_handle_timer_int+0x4c>
     612:	57 c0       	rjmp	.+174    	; 0x6c2 <encoder_monitor_handle_timer_int+0xc4>
     614:	88 30       	cpi	r24, 0x08	; 8
     616:	21 f0       	breq	.+8      	; 0x620 <encoder_monitor_handle_timer_int+0x22>
     618:	8a 30       	cpi	r24, 0x0A	; 10
     61a:	09 f0       	breq	.+2      	; 0x61e <encoder_monitor_handle_timer_int+0x20>
     61c:	52 c0       	rjmp	.+164    	; 0x6c2 <encoder_monitor_handle_timer_int+0xc4>
     61e:	3d c0       	rjmp	.+122    	; 0x69a <encoder_monitor_handle_timer_int+0x9c>
	{
	case 8:
		{
			if(enc_current_state == 10)
     620:	9a 30       	cpi	r25, 0x0A	; 10
     622:	41 f4       	brne	.+16     	; 0x634 <encoder_monitor_handle_timer_int+0x36>
			{
				RightPulses++;
     624:	80 91 b0 00 	lds	r24, 0x00B0
     628:	8f 5f       	subi	r24, 0xFF	; 255
     62a:	80 93 b0 00 	sts	0x00B0, r24
				LeftPulses = 0;
     62e:	10 92 b1 00 	sts	0x00B1, r1
     632:	47 c0       	rjmp	.+142    	; 0x6c2 <encoder_monitor_handle_timer_int+0xc4>
			}		
			if(enc_current_state == 0) 
     634:	99 23       	and	r25, r25
     636:	09 f0       	breq	.+2      	; 0x63a <encoder_monitor_handle_timer_int+0x3c>
     638:	44 c0       	rjmp	.+136    	; 0x6c2 <encoder_monitor_handle_timer_int+0xc4>
			{
				LeftPulses++;
     63a:	80 91 b1 00 	lds	r24, 0x00B1
     63e:	8f 5f       	subi	r24, 0xFF	; 255
     640:	80 93 b1 00 	sts	0x00B1, r24
				RightPulses = 0;
     644:	10 92 b0 00 	sts	0x00B0, r1
     648:	48 c0       	rjmp	.+144    	; 0x6da <encoder_monitor_handle_timer_int+0xdc>
			break;
		}
 
	case 0:
		{
			if(enc_current_state == 8)
     64a:	98 30       	cpi	r25, 0x08	; 8
     64c:	41 f4       	brne	.+16     	; 0x65e <encoder_monitor_handle_timer_int+0x60>
			{
				RightPulses++;
     64e:	80 91 b0 00 	lds	r24, 0x00B0
     652:	8f 5f       	subi	r24, 0xFF	; 255
     654:	80 93 b0 00 	sts	0x00B0, r24
				LeftPulses = 0;
     658:	10 92 b1 00 	sts	0x00B1, r1
     65c:	32 c0       	rjmp	.+100    	; 0x6c2 <encoder_monitor_handle_timer_int+0xc4>
			}				
			if(enc_current_state == 2)
     65e:	92 30       	cpi	r25, 0x02	; 2
     660:	81 f5       	brne	.+96     	; 0x6c2 <encoder_monitor_handle_timer_int+0xc4>
			{
				LeftPulses++;
     662:	80 91 b1 00 	lds	r24, 0x00B1
     666:	8f 5f       	subi	r24, 0xFF	; 255
     668:	80 93 b1 00 	sts	0x00B1, r24
				RightPulses = 0;
     66c:	10 92 b0 00 	sts	0x00B0, r1
     670:	34 c0       	rjmp	.+104    	; 0x6da <encoder_monitor_handle_timer_int+0xdc>
			}				
			break;
		}
	case 2:
		{
			if(enc_current_state == 0)
     672:	99 23       	and	r25, r25
     674:	41 f4       	brne	.+16     	; 0x686 <encoder_monitor_handle_timer_int+0x88>
			{
				RightPulses++;
     676:	80 91 b0 00 	lds	r24, 0x00B0
     67a:	8f 5f       	subi	r24, 0xFF	; 255
     67c:	80 93 b0 00 	sts	0x00B0, r24
				LeftPulses = 0;
     680:	10 92 b1 00 	sts	0x00B1, r1
     684:	1e c0       	rjmp	.+60     	; 0x6c2 <encoder_monitor_handle_timer_int+0xc4>
			}				
			if(enc_current_state == 10)
     686:	9a 30       	cpi	r25, 0x0A	; 10
     688:	e1 f4       	brne	.+56     	; 0x6c2 <encoder_monitor_handle_timer_int+0xc4>
			{
				LeftPulses++;
     68a:	80 91 b1 00 	lds	r24, 0x00B1
     68e:	8f 5f       	subi	r24, 0xFF	; 255
     690:	80 93 b1 00 	sts	0x00B1, r24
				RightPulses = 0;
     694:	10 92 b0 00 	sts	0x00B0, r1
     698:	20 c0       	rjmp	.+64     	; 0x6da <encoder_monitor_handle_timer_int+0xdc>
			}				
			break;
		}
	case 10:
		{
			if(enc_current_state == 2)
     69a:	92 30       	cpi	r25, 0x02	; 2
     69c:	41 f4       	brne	.+16     	; 0x6ae <encoder_monitor_handle_timer_int+0xb0>
			{
				RightPulses++;
     69e:	80 91 b0 00 	lds	r24, 0x00B0
     6a2:	8f 5f       	subi	r24, 0xFF	; 255
     6a4:	80 93 b0 00 	sts	0x00B0, r24
				LeftPulses = 0;
     6a8:	10 92 b1 00 	sts	0x00B1, r1
     6ac:	0a c0       	rjmp	.+20     	; 0x6c2 <encoder_monitor_handle_timer_int+0xc4>
			}				
			if(enc_current_state == 8)
     6ae:	98 30       	cpi	r25, 0x08	; 8
     6b0:	41 f4       	brne	.+16     	; 0x6c2 <encoder_monitor_handle_timer_int+0xc4>
			{
				LeftPulses++;
     6b2:	80 91 b1 00 	lds	r24, 0x00B1
     6b6:	8f 5f       	subi	r24, 0xFF	; 255
     6b8:	80 93 b1 00 	sts	0x00B1, r24
				RightPulses = 0;
     6bc:	10 92 b0 00 	sts	0x00B0, r1
     6c0:	0c c0       	rjmp	.+24     	; 0x6da <encoder_monitor_handle_timer_int+0xdc>
			}				
			break;
		}
	}
	
	if(RightPulses == 4)
     6c2:	80 91 b0 00 	lds	r24, 0x00B0
     6c6:	84 30       	cpi	r24, 0x04	; 4
     6c8:	41 f4       	brne	.+16     	; 0x6da <encoder_monitor_handle_timer_int+0xdc>
	{
		EncoderAction = ENCODER_ACTION_RIGHT;
     6ca:	81 e0       	ldi	r24, 0x01	; 1
     6cc:	80 93 ae 00 	sts	0x00AE, r24
		RightPulses = 0;
     6d0:	10 92 b0 00 	sts	0x00B0, r1
		LeftPulses = 0;
     6d4:	10 92 b1 00 	sts	0x00B1, r1
     6d8:	0b c0       	rjmp	.+22     	; 0x6f0 <encoder_monitor_handle_timer_int+0xf2>
	}		
	if(LeftPulses == 4)
     6da:	80 91 b1 00 	lds	r24, 0x00B1
     6de:	84 30       	cpi	r24, 0x04	; 4
     6e0:	39 f4       	brne	.+14     	; 0x6f0 <encoder_monitor_handle_timer_int+0xf2>
	{
		EncoderAction = ENCODER_ACTION_LEFT;
     6e2:	82 e0       	ldi	r24, 0x02	; 2
     6e4:	80 93 ae 00 	sts	0x00AE, r24
		RightPulses = 0;
     6e8:	10 92 b0 00 	sts	0x00B0, r1
		LeftPulses = 0;
     6ec:	10 92 b1 00 	sts	0x00B1, r1
	}				
	EncoderState = enc_current_state;
     6f0:	90 93 af 00 	sts	0x00AF, r25
	
	/* check if the button is pressed */
	if (0 == (PIND & (1 << PD0)) )
     6f4:	80 99       	sbic	0x10, 0	; 16
     6f6:	1f c0       	rjmp	.+62     	; 0x736 <encoder_monitor_handle_timer_int+0x138>
	{
		if (0 == EncoderPressedButtonEventFired)
     6f8:	80 91 b2 00 	lds	r24, 0x00B2
     6fc:	88 23       	and	r24, r24
     6fe:	09 f5       	brne	.+66     	; 0x742 <encoder_monitor_handle_timer_int+0x144>
		{
			EncoderPressedButtonCounter++;
     700:	80 91 b3 00 	lds	r24, 0x00B3
     704:	90 91 b4 00 	lds	r25, 0x00B4
     708:	01 96       	adiw	r24, 0x01	; 1
     70a:	90 93 b4 00 	sts	0x00B4, r25
     70e:	80 93 b3 00 	sts	0x00B3, r24
		
			/* Fire the pressed button event whenever counter exceeds the threshold
			* Skip this cycle if another event has already happened  */
			if ((EncoderPressedButtonCounter > ENCODER_PRESSED_BUTTON_CYCLES_TRESHOLD) && (ENCODER_ACTION_NO_ACTION == EncoderAction))
     712:	85 36       	cpi	r24, 0x65	; 101
     714:	91 05       	cpc	r25, r1
     716:	a8 f0       	brcs	.+42     	; 0x742 <encoder_monitor_handle_timer_int+0x144>
     718:	80 91 ae 00 	lds	r24, 0x00AE
     71c:	88 23       	and	r24, r24
     71e:	89 f4       	brne	.+34     	; 0x742 <encoder_monitor_handle_timer_int+0x144>
			{
				EncoderAction = ENCODER_ACTION_BUTTON_PRESSED;
     720:	83 e0       	ldi	r24, 0x03	; 3
     722:	80 93 ae 00 	sts	0x00AE, r24
				EncoderPressedButtonCounter = 0;
     726:	10 92 b4 00 	sts	0x00B4, r1
     72a:	10 92 b3 00 	sts	0x00B3, r1
				EncoderPressedButtonEventFired = 1;
     72e:	81 e0       	ldi	r24, 0x01	; 1
     730:	80 93 b2 00 	sts	0x00B2, r24
     734:	08 95       	ret
			}
		}			
	}
	else
	{
		EncoderPressedButtonCounter = 0;
     736:	10 92 b4 00 	sts	0x00B4, r1
     73a:	10 92 b3 00 	sts	0x00B3, r1
		EncoderPressedButtonEventFired = 0;
     73e:	10 92 b2 00 	sts	0x00B2, r1
     742:	08 95       	ret

00000744 <encoder_monitor_get_last_action>:
	
}

uint8_t encoder_monitor_get_last_action()
{
	uint8_t encoder_action = EncoderAction;
     744:	80 91 ae 00 	lds	r24, 0x00AE
	EncoderAction = ENCODER_ACTION_NO_ACTION;
     748:	10 92 ae 00 	sts	0x00AE, r1
	return encoder_action;
     74c:	08 95       	ret

0000074e <one_wire_initialize_bus>:
#include <util/delay.h>
#include <stdlib.h>


one_wire_bus_data_t* one_wire_initialize_bus(one_wire_port_t port, int pin)
{
     74e:	1f 93       	push	r17
     750:	cf 93       	push	r28
     752:	df 93       	push	r29
     754:	18 2f       	mov	r17, r24
     756:	eb 01       	movw	r28, r22
	one_wire_bus_data_t *pData = malloc(sizeof(one_wire_bus_data_t));
     758:	83 e0       	ldi	r24, 0x03	; 3
     75a:	90 e0       	ldi	r25, 0x00	; 0
     75c:	0e 94 76 0b 	call	0x16ec	; 0x16ec <malloc>
     760:	e8 2f       	mov	r30, r24
     762:	f9 2f       	mov	r31, r25
     764:	9f 01       	movw	r18, r30
	if (NULL == pData)
     766:	21 15       	cp	r18, r1
     768:	31 05       	cpc	r19, r1
     76a:	51 f0       	breq	.+20     	; 0x780 <one_wire_initialize_bus+0x32>
		return NULL;
	pData->port = port;
     76c:	10 83       	st	Z, r17
	pData->pin 	= pin;
     76e:	d2 83       	std	Z+2, r29	; 0x02
     770:	c1 83       	std	Z+1, r28	; 0x01

	/* Configure the pin as pulled-up output by default, to charge capacitors of devices */
	switch (pData->port)
     772:	14 30       	cpi	r17, 0x04	; 4
     774:	28 f0       	brcs	.+10     	; 0x780 <one_wire_initialize_bus+0x32>
		//	PORTD |= (1 << pData->pin);
			break;

		default:
			/* Something went wrong */
			free(pData);
     776:	c9 01       	movw	r24, r18
     778:	0e 94 10 0c 	call	0x1820	; 0x1820 <free>
			return NULL;
     77c:	20 e0       	ldi	r18, 0x00	; 0
     77e:	30 e0       	ldi	r19, 0x00	; 0
	}

	return pData;
}
     780:	82 2f       	mov	r24, r18
     782:	93 2f       	mov	r25, r19
     784:	df 91       	pop	r29
     786:	cf 91       	pop	r28
     788:	1f 91       	pop	r17
     78a:	08 95       	ret

0000078c <one_wire_check_presence>:

bool one_wire_check_presence(const one_wire_bus_data_t* pBus)
{
     78c:	fc 01       	movw	r30, r24
	bool res = false;

	switch (pBus->port)
     78e:	80 81       	ld	r24, Z
     790:	81 30       	cpi	r24, 0x01	; 1
     792:	09 f4       	brne	.+2      	; 0x796 <one_wire_check_presence+0xa>
     794:	48 c0       	rjmp	.+144    	; 0x826 <one_wire_check_presence+0x9a>
     796:	81 30       	cpi	r24, 0x01	; 1
     798:	38 f0       	brcs	.+14     	; 0x7a8 <one_wire_check_presence+0x1c>
     79a:	82 30       	cpi	r24, 0x02	; 2
     79c:	09 f4       	brne	.+2      	; 0x7a0 <one_wire_check_presence+0x14>
     79e:	82 c0       	rjmp	.+260    	; 0x8a4 <__stack+0x45>
     7a0:	83 30       	cpi	r24, 0x03	; 3
     7a2:	09 f0       	breq	.+2      	; 0x7a6 <one_wire_check_presence+0x1a>
     7a4:	fd c0       	rjmp	.+506    	; 0x9a0 <__stack+0x141>
     7a6:	bd c0       	rjmp	.+378    	; 0x922 <__stack+0xc3>
	{
		case ONE_WIRE_PORT_A:
			/* Mux PIN as pulled down out */ 
			DDRA |= 1 << pBus->pin;
     7a8:	4a b3       	in	r20, 0x1a	; 26
     7aa:	81 e0       	ldi	r24, 0x01	; 1
     7ac:	90 e0       	ldi	r25, 0x00	; 0
     7ae:	9c 01       	movw	r18, r24
     7b0:	01 80       	ldd	r0, Z+1	; 0x01
     7b2:	02 c0       	rjmp	.+4      	; 0x7b8 <one_wire_check_presence+0x2c>
     7b4:	22 0f       	add	r18, r18
     7b6:	33 1f       	adc	r19, r19
     7b8:	0a 94       	dec	r0
     7ba:	e2 f7       	brpl	.-8      	; 0x7b4 <one_wire_check_presence+0x28>
     7bc:	24 2b       	or	r18, r20
     7be:	2a bb       	out	0x1a, r18	; 26
			PORTA &= ~(1 << pBus->pin);
     7c0:	4b b3       	in	r20, 0x1b	; 27
     7c2:	9c 01       	movw	r18, r24
     7c4:	01 80       	ldd	r0, Z+1	; 0x01
     7c6:	02 c0       	rjmp	.+4      	; 0x7cc <one_wire_check_presence+0x40>
     7c8:	22 0f       	add	r18, r18
     7ca:	33 1f       	adc	r19, r19
     7cc:	0a 94       	dec	r0
     7ce:	e2 f7       	brpl	.-8      	; 0x7c8 <one_wire_check_presence+0x3c>
     7d0:	20 95       	com	r18
     7d2:	24 23       	and	r18, r20
     7d4:	2b bb       	out	0x1b, r18	; 27
     7d6:	af e7       	ldi	r26, 0x7F	; 127
     7d8:	b7 e0       	ldi	r27, 0x07	; 7
     7da:	11 97       	sbiw	r26, 0x01	; 1
     7dc:	f1 f7       	brne	.-4      	; 0x7da <one_wire_check_presence+0x4e>
     7de:	00 c0       	rjmp	.+0      	; 0x7e0 <one_wire_check_presence+0x54>
     7e0:	00 00       	nop
			/* Pause 480 us */
			_delay_us(480);
			/* Mux PIN as input */
			DDRA &= ~(1 << pBus->pin);
     7e2:	2a b3       	in	r18, 0x1a	; 26
     7e4:	01 80       	ldd	r0, Z+1	; 0x01
     7e6:	02 c0       	rjmp	.+4      	; 0x7ec <one_wire_check_presence+0x60>
     7e8:	88 0f       	add	r24, r24
     7ea:	99 1f       	adc	r25, r25
     7ec:	0a 94       	dec	r0
     7ee:	e2 f7       	brpl	.-8      	; 0x7e8 <one_wire_check_presence+0x5c>
     7f0:	80 95       	com	r24
     7f2:	82 23       	and	r24, r18
     7f4:	8a bb       	out	0x1a, r24	; 26
     7f6:	87 e1       	ldi	r24, 0x17	; 23
     7f8:	91 e0       	ldi	r25, 0x01	; 1
     7fa:	01 97       	sbiw	r24, 0x01	; 1
     7fc:	f1 f7       	brne	.-4      	; 0x7fa <one_wire_check_presence+0x6e>
     7fe:	00 c0       	rjmp	.+0      	; 0x800 <one_wire_check_presence+0x74>
     800:	00 00       	nop
			/* Pause 70 us */
			_delay_us(70);
			/* Normally PIN should be pulled-down by a remote device */
			if ((PINA & (1 << pBus->pin)) == 0x0)
     802:	29 b3       	in	r18, 0x19	; 25
     804:	30 e0       	ldi	r19, 0x00	; 0
     806:	01 80       	ldd	r0, Z+1	; 0x01
     808:	02 c0       	rjmp	.+4      	; 0x80e <one_wire_check_presence+0x82>
     80a:	35 95       	asr	r19
     80c:	27 95       	ror	r18
     80e:	0a 94       	dec	r0
     810:	e2 f7       	brpl	.-8      	; 0x80a <one_wire_check_presence+0x7e>
	}

	return pData;
}

bool one_wire_check_presence(const one_wire_bus_data_t* pBus)
     812:	81 e0       	ldi	r24, 0x01	; 1
     814:	20 fd       	sbrc	r18, 0
     816:	80 e0       	ldi	r24, 0x00	; 0
     818:	a7 e6       	ldi	r26, 0x67	; 103
     81a:	b6 e0       	ldi	r27, 0x06	; 6
     81c:	11 97       	sbiw	r26, 0x01	; 1
     81e:	f1 f7       	brne	.-4      	; 0x81c <one_wire_check_presence+0x90>
     820:	00 c0       	rjmp	.+0      	; 0x822 <one_wire_check_presence+0x96>
     822:	00 00       	nop
     824:	08 95       	ret
			 _delay_us(410);		
			
			break;
		case ONE_WIRE_PORT_B:
			/* Mux PIN as pulled down out */ 			
			DDRB |= 1 << pBus->pin;
     826:	47 b3       	in	r20, 0x17	; 23
     828:	81 e0       	ldi	r24, 0x01	; 1
     82a:	90 e0       	ldi	r25, 0x00	; 0
     82c:	9c 01       	movw	r18, r24
     82e:	01 80       	ldd	r0, Z+1	; 0x01
     830:	02 c0       	rjmp	.+4      	; 0x836 <one_wire_check_presence+0xaa>
     832:	22 0f       	add	r18, r18
     834:	33 1f       	adc	r19, r19
     836:	0a 94       	dec	r0
     838:	e2 f7       	brpl	.-8      	; 0x832 <one_wire_check_presence+0xa6>
     83a:	24 2b       	or	r18, r20
     83c:	27 bb       	out	0x17, r18	; 23
			PORTB &= ~(1 << pBus->pin);
     83e:	48 b3       	in	r20, 0x18	; 24
     840:	9c 01       	movw	r18, r24
     842:	01 80       	ldd	r0, Z+1	; 0x01
     844:	02 c0       	rjmp	.+4      	; 0x84a <one_wire_check_presence+0xbe>
     846:	22 0f       	add	r18, r18
     848:	33 1f       	adc	r19, r19
     84a:	0a 94       	dec	r0
     84c:	e2 f7       	brpl	.-8      	; 0x846 <one_wire_check_presence+0xba>
     84e:	20 95       	com	r18
     850:	24 23       	and	r18, r20
     852:	28 bb       	out	0x18, r18	; 24
     854:	af e7       	ldi	r26, 0x7F	; 127
     856:	b7 e0       	ldi	r27, 0x07	; 7
     858:	11 97       	sbiw	r26, 0x01	; 1
     85a:	f1 f7       	brne	.-4      	; 0x858 <one_wire_check_presence+0xcc>
     85c:	00 c0       	rjmp	.+0      	; 0x85e <one_wire_check_presence+0xd2>
     85e:	00 00       	nop
			/* Pause 480 us */
			_delay_us(480);
			/* Mux PIN as input */
			DDRB &= ~(1 << pBus->pin);
     860:	27 b3       	in	r18, 0x17	; 23
     862:	01 80       	ldd	r0, Z+1	; 0x01
     864:	02 c0       	rjmp	.+4      	; 0x86a <__stack+0xb>
     866:	88 0f       	add	r24, r24
     868:	99 1f       	adc	r25, r25
     86a:	0a 94       	dec	r0
     86c:	e2 f7       	brpl	.-8      	; 0x866 <__stack+0x7>
     86e:	80 95       	com	r24
     870:	82 23       	and	r24, r18
     872:	87 bb       	out	0x17, r24	; 23
     874:	87 e1       	ldi	r24, 0x17	; 23
     876:	91 e0       	ldi	r25, 0x01	; 1
     878:	01 97       	sbiw	r24, 0x01	; 1
     87a:	f1 f7       	brne	.-4      	; 0x878 <__stack+0x19>
     87c:	00 c0       	rjmp	.+0      	; 0x87e <__stack+0x1f>
     87e:	00 00       	nop
			/* Pause 70 us */
			_delay_us(70);
			
			/* Normally PIN should be pulled-down by a remote device */
			if ((PINB & (1 << pBus->pin)) == 0x0)
     880:	26 b3       	in	r18, 0x16	; 22
     882:	30 e0       	ldi	r19, 0x00	; 0
     884:	01 80       	ldd	r0, Z+1	; 0x01
     886:	02 c0       	rjmp	.+4      	; 0x88c <__stack+0x2d>
     888:	35 95       	asr	r19
     88a:	27 95       	ror	r18
     88c:	0a 94       	dec	r0
     88e:	e2 f7       	brpl	.-8      	; 0x888 <__stack+0x29>
	}

	return pData;
}

bool one_wire_check_presence(const one_wire_bus_data_t* pBus)
     890:	81 e0       	ldi	r24, 0x01	; 1
     892:	20 fd       	sbrc	r18, 0
     894:	80 e0       	ldi	r24, 0x00	; 0
     896:	a7 e6       	ldi	r26, 0x67	; 103
     898:	b6 e0       	ldi	r27, 0x06	; 6
     89a:	11 97       	sbiw	r26, 0x01	; 1
     89c:	f1 f7       	brne	.-4      	; 0x89a <__stack+0x3b>
     89e:	00 c0       	rjmp	.+0      	; 0x8a0 <__stack+0x41>
     8a0:	00 00       	nop
     8a2:	08 95       	ret
			 _delay_us(410);		

			break;
		case ONE_WIRE_PORT_C:
			/* Mux PIN as pulled down out */ 			
			DDRC |= 1 << pBus->pin;
     8a4:	44 b3       	in	r20, 0x14	; 20
     8a6:	81 e0       	ldi	r24, 0x01	; 1
     8a8:	90 e0       	ldi	r25, 0x00	; 0
     8aa:	9c 01       	movw	r18, r24
     8ac:	01 80       	ldd	r0, Z+1	; 0x01
     8ae:	02 c0       	rjmp	.+4      	; 0x8b4 <__stack+0x55>
     8b0:	22 0f       	add	r18, r18
     8b2:	33 1f       	adc	r19, r19
     8b4:	0a 94       	dec	r0
     8b6:	e2 f7       	brpl	.-8      	; 0x8b0 <__stack+0x51>
     8b8:	24 2b       	or	r18, r20
     8ba:	24 bb       	out	0x14, r18	; 20
			PORTC &= ~(1 << pBus->pin);
     8bc:	45 b3       	in	r20, 0x15	; 21
     8be:	9c 01       	movw	r18, r24
     8c0:	01 80       	ldd	r0, Z+1	; 0x01
     8c2:	02 c0       	rjmp	.+4      	; 0x8c8 <__stack+0x69>
     8c4:	22 0f       	add	r18, r18
     8c6:	33 1f       	adc	r19, r19
     8c8:	0a 94       	dec	r0
     8ca:	e2 f7       	brpl	.-8      	; 0x8c4 <__stack+0x65>
     8cc:	20 95       	com	r18
     8ce:	24 23       	and	r18, r20
     8d0:	25 bb       	out	0x15, r18	; 21
     8d2:	af e7       	ldi	r26, 0x7F	; 127
     8d4:	b7 e0       	ldi	r27, 0x07	; 7
     8d6:	11 97       	sbiw	r26, 0x01	; 1
     8d8:	f1 f7       	brne	.-4      	; 0x8d6 <__stack+0x77>
     8da:	00 c0       	rjmp	.+0      	; 0x8dc <__stack+0x7d>
     8dc:	00 00       	nop
			/* Pause 480 us */
			_delay_us(480);
			/* Mux PIN as input */
			DDRC &= ~(1 << pBus->pin);
     8de:	24 b3       	in	r18, 0x14	; 20
     8e0:	01 80       	ldd	r0, Z+1	; 0x01
     8e2:	02 c0       	rjmp	.+4      	; 0x8e8 <__stack+0x89>
     8e4:	88 0f       	add	r24, r24
     8e6:	99 1f       	adc	r25, r25
     8e8:	0a 94       	dec	r0
     8ea:	e2 f7       	brpl	.-8      	; 0x8e4 <__stack+0x85>
     8ec:	80 95       	com	r24
     8ee:	82 23       	and	r24, r18
     8f0:	84 bb       	out	0x14, r24	; 20
     8f2:	87 e1       	ldi	r24, 0x17	; 23
     8f4:	91 e0       	ldi	r25, 0x01	; 1
     8f6:	01 97       	sbiw	r24, 0x01	; 1
     8f8:	f1 f7       	brne	.-4      	; 0x8f6 <__stack+0x97>
     8fa:	00 c0       	rjmp	.+0      	; 0x8fc <__stack+0x9d>
     8fc:	00 00       	nop
			/* Pause 70 us */
			_delay_us(70);
			
			/* Normally PIN should be pulled-down by a remote device */
			if ((PINC & (1 << pBus->pin)) == 0x0)
     8fe:	23 b3       	in	r18, 0x13	; 19
     900:	30 e0       	ldi	r19, 0x00	; 0
     902:	01 80       	ldd	r0, Z+1	; 0x01
     904:	02 c0       	rjmp	.+4      	; 0x90a <__stack+0xab>
     906:	35 95       	asr	r19
     908:	27 95       	ror	r18
     90a:	0a 94       	dec	r0
     90c:	e2 f7       	brpl	.-8      	; 0x906 <__stack+0xa7>
	}

	return pData;
}

bool one_wire_check_presence(const one_wire_bus_data_t* pBus)
     90e:	81 e0       	ldi	r24, 0x01	; 1
     910:	20 fd       	sbrc	r18, 0
     912:	80 e0       	ldi	r24, 0x00	; 0
     914:	a7 e6       	ldi	r26, 0x67	; 103
     916:	b6 e0       	ldi	r27, 0x06	; 6
     918:	11 97       	sbiw	r26, 0x01	; 1
     91a:	f1 f7       	brne	.-4      	; 0x918 <__stack+0xb9>
     91c:	00 c0       	rjmp	.+0      	; 0x91e <__stack+0xbf>
     91e:	00 00       	nop
     920:	08 95       	ret
			 _delay_us(410);	

			break;
		case ONE_WIRE_PORT_D:
			/* Mux PIN as pulled down out */ 			
			DDRD |= 1 << pBus->pin;
     922:	41 b3       	in	r20, 0x11	; 17
     924:	81 e0       	ldi	r24, 0x01	; 1
     926:	90 e0       	ldi	r25, 0x00	; 0
     928:	9c 01       	movw	r18, r24
     92a:	01 80       	ldd	r0, Z+1	; 0x01
     92c:	02 c0       	rjmp	.+4      	; 0x932 <__stack+0xd3>
     92e:	22 0f       	add	r18, r18
     930:	33 1f       	adc	r19, r19
     932:	0a 94       	dec	r0
     934:	e2 f7       	brpl	.-8      	; 0x92e <__stack+0xcf>
     936:	24 2b       	or	r18, r20
     938:	21 bb       	out	0x11, r18	; 17
			PORTD &= ~(1 << pBus->pin);
     93a:	42 b3       	in	r20, 0x12	; 18
     93c:	9c 01       	movw	r18, r24
     93e:	01 80       	ldd	r0, Z+1	; 0x01
     940:	02 c0       	rjmp	.+4      	; 0x946 <__stack+0xe7>
     942:	22 0f       	add	r18, r18
     944:	33 1f       	adc	r19, r19
     946:	0a 94       	dec	r0
     948:	e2 f7       	brpl	.-8      	; 0x942 <__stack+0xe3>
     94a:	20 95       	com	r18
     94c:	24 23       	and	r18, r20
     94e:	22 bb       	out	0x12, r18	; 18
     950:	af e7       	ldi	r26, 0x7F	; 127
     952:	b7 e0       	ldi	r27, 0x07	; 7
     954:	11 97       	sbiw	r26, 0x01	; 1
     956:	f1 f7       	brne	.-4      	; 0x954 <__stack+0xf5>
     958:	00 c0       	rjmp	.+0      	; 0x95a <__stack+0xfb>
     95a:	00 00       	nop
			/* Pause 480 us */
			_delay_us(480);
			/* Mux PIN as input */
			DDRD &= ~(1 << pBus->pin);
     95c:	21 b3       	in	r18, 0x11	; 17
     95e:	01 80       	ldd	r0, Z+1	; 0x01
     960:	02 c0       	rjmp	.+4      	; 0x966 <__stack+0x107>
     962:	88 0f       	add	r24, r24
     964:	99 1f       	adc	r25, r25
     966:	0a 94       	dec	r0
     968:	e2 f7       	brpl	.-8      	; 0x962 <__stack+0x103>
     96a:	80 95       	com	r24
     96c:	82 23       	and	r24, r18
     96e:	81 bb       	out	0x11, r24	; 17
     970:	87 e1       	ldi	r24, 0x17	; 23
     972:	91 e0       	ldi	r25, 0x01	; 1
     974:	01 97       	sbiw	r24, 0x01	; 1
     976:	f1 f7       	brne	.-4      	; 0x974 <__stack+0x115>
     978:	00 c0       	rjmp	.+0      	; 0x97a <__stack+0x11b>
     97a:	00 00       	nop
			/* Pause 70 us */
			_delay_us(70);
			
			/* Normally PIN should be pulled-down by a remote device */
			if ((PIND & (1 << pBus->pin)) == 0x0)
     97c:	20 b3       	in	r18, 0x10	; 16
     97e:	30 e0       	ldi	r19, 0x00	; 0
     980:	01 80       	ldd	r0, Z+1	; 0x01
     982:	02 c0       	rjmp	.+4      	; 0x988 <__stack+0x129>
     984:	35 95       	asr	r19
     986:	27 95       	ror	r18
     988:	0a 94       	dec	r0
     98a:	e2 f7       	brpl	.-8      	; 0x984 <__stack+0x125>
	}

	return pData;
}

bool one_wire_check_presence(const one_wire_bus_data_t* pBus)
     98c:	81 e0       	ldi	r24, 0x01	; 1
     98e:	20 fd       	sbrc	r18, 0
     990:	80 e0       	ldi	r24, 0x00	; 0
     992:	a7 e6       	ldi	r26, 0x67	; 103
     994:	b6 e0       	ldi	r27, 0x06	; 6
     996:	11 97       	sbiw	r26, 0x01	; 1
     998:	f1 f7       	brne	.-4      	; 0x996 <__stack+0x137>
     99a:	00 c0       	rjmp	.+0      	; 0x99c <__stack+0x13d>
     99c:	00 00       	nop
     99e:	08 95       	ret
{
	bool res = false;
     9a0:	80 e0       	ldi	r24, 0x00	; 0

			break;
	}

 return res;
}
     9a2:	08 95       	ret

000009a4 <one_wire_send_command>:

void one_wire_send_command(const one_wire_bus_data_t* pBus, const unsigned char command)
{ 
     9a4:	fc 01       	movw	r30, r24
	unsigned char i, data;
 
	data = command;
     9a6:	48 e0       	ldi	r20, 0x08	; 8
				/* Pause 10 us */
				_delay_us(10);
				break;
			case ONE_WIRE_PORT_B:
				/* Mux PIN as pulled down output */
				DDRB |= 1 << pBus->pin;
     9a8:	81 e0       	ldi	r24, 0x01	; 1
     9aa:	90 e0       	ldi	r25, 0x00	; 0
	data = command;
 
	for(i=0;i<8;i++)
	{

		if ((data&0x01)==0x01) 
     9ac:	60 ff       	sbrs	r22, 0
     9ae:	b4 c0       	rjmp	.+360    	; 0xb18 <one_wire_send_command+0x174>
		{
			/* Send '1' to the bus */
			switch (pBus->port)
     9b0:	20 81       	ld	r18, Z
     9b2:	21 30       	cpi	r18, 0x01	; 1
     9b4:	99 f1       	breq	.+102    	; 0xa1c <one_wire_send_command+0x78>
     9b6:	21 30       	cpi	r18, 0x01	; 1
     9b8:	38 f0       	brcs	.+14     	; 0x9c8 <one_wire_send_command+0x24>
     9ba:	22 30       	cpi	r18, 0x02	; 2
     9bc:	09 f4       	brne	.+2      	; 0x9c0 <one_wire_send_command+0x1c>
     9be:	58 c0       	rjmp	.+176    	; 0xa70 <one_wire_send_command+0xcc>
     9c0:	23 30       	cpi	r18, 0x03	; 3
     9c2:	09 f0       	breq	.+2      	; 0x9c6 <one_wire_send_command+0x22>
     9c4:	60 c1       	rjmp	.+704    	; 0xc86 <one_wire_send_command+0x2e2>
     9c6:	7e c0       	rjmp	.+252    	; 0xac4 <one_wire_send_command+0x120>
			{
			case ONE_WIRE_PORT_A:
				/* Mux PIN as output */
				DDRA |= 1 << pBus->pin;
     9c8:	5a b3       	in	r21, 0x1a	; 26
     9ca:	9c 01       	movw	r18, r24
     9cc:	01 80       	ldd	r0, Z+1	; 0x01
     9ce:	02 c0       	rjmp	.+4      	; 0x9d4 <one_wire_send_command+0x30>
     9d0:	22 0f       	add	r18, r18
     9d2:	33 1f       	adc	r19, r19
     9d4:	0a 94       	dec	r0
     9d6:	e2 f7       	brpl	.-8      	; 0x9d0 <one_wire_send_command+0x2c>
     9d8:	25 2b       	or	r18, r21
     9da:	2a bb       	out	0x1a, r18	; 26
				PORTA &= ~(1 << pBus->pin);
     9dc:	5b b3       	in	r21, 0x1b	; 27
     9de:	9c 01       	movw	r18, r24
     9e0:	01 80       	ldd	r0, Z+1	; 0x01
     9e2:	02 c0       	rjmp	.+4      	; 0x9e8 <one_wire_send_command+0x44>
     9e4:	22 0f       	add	r18, r18
     9e6:	33 1f       	adc	r19, r19
     9e8:	0a 94       	dec	r0
     9ea:	e2 f7       	brpl	.-8      	; 0x9e4 <one_wire_send_command+0x40>
     9ec:	20 95       	com	r18
     9ee:	25 23       	and	r18, r21
     9f0:	2b bb       	out	0x1b, r18	; 27
     9f2:	20 e2       	ldi	r18, 0x20	; 32
     9f4:	2a 95       	dec	r18
     9f6:	f1 f7       	brne	.-4      	; 0x9f4 <one_wire_send_command+0x50>
				/* Pause 6 us */
				_delay_us(6);
				/* Mux PIN as input (release bus) */
				DDRA &= ~(1 << pBus->pin);
     9f8:	5a b3       	in	r21, 0x1a	; 26
     9fa:	9c 01       	movw	r18, r24
     9fc:	01 80       	ldd	r0, Z+1	; 0x01
     9fe:	02 c0       	rjmp	.+4      	; 0xa04 <one_wire_send_command+0x60>
     a00:	22 0f       	add	r18, r18
     a02:	33 1f       	adc	r19, r19
     a04:	0a 94       	dec	r0
     a06:	e2 f7       	brpl	.-8      	; 0xa00 <one_wire_send_command+0x5c>
     a08:	20 95       	com	r18
     a0a:	25 23       	and	r18, r21
     a0c:	2a bb       	out	0x1a, r18	; 26
     a0e:	af ef       	ldi	r26, 0xFF	; 255
     a10:	b0 e0       	ldi	r27, 0x00	; 0
     a12:	11 97       	sbiw	r26, 0x01	; 1
     a14:	f1 f7       	brne	.-4      	; 0xa12 <one_wire_send_command+0x6e>
     a16:	00 c0       	rjmp	.+0      	; 0xa18 <one_wire_send_command+0x74>
     a18:	00 00       	nop
     a1a:	35 c1       	rjmp	.+618    	; 0xc86 <one_wire_send_command+0x2e2>
				/* Pause 64 us */
				_delay_us(64);			
				break;
			case ONE_WIRE_PORT_B:
				/* Mux PIN as output */
				DDRB |= 1 << pBus->pin;
     a1c:	57 b3       	in	r21, 0x17	; 23
     a1e:	9c 01       	movw	r18, r24
     a20:	01 80       	ldd	r0, Z+1	; 0x01
     a22:	02 c0       	rjmp	.+4      	; 0xa28 <one_wire_send_command+0x84>
     a24:	22 0f       	add	r18, r18
     a26:	33 1f       	adc	r19, r19
     a28:	0a 94       	dec	r0
     a2a:	e2 f7       	brpl	.-8      	; 0xa24 <one_wire_send_command+0x80>
     a2c:	25 2b       	or	r18, r21
     a2e:	27 bb       	out	0x17, r18	; 23
				PORTB &= ~(1 << pBus->pin);
     a30:	58 b3       	in	r21, 0x18	; 24
     a32:	9c 01       	movw	r18, r24
     a34:	01 80       	ldd	r0, Z+1	; 0x01
     a36:	02 c0       	rjmp	.+4      	; 0xa3c <one_wire_send_command+0x98>
     a38:	22 0f       	add	r18, r18
     a3a:	33 1f       	adc	r19, r19
     a3c:	0a 94       	dec	r0
     a3e:	e2 f7       	brpl	.-8      	; 0xa38 <one_wire_send_command+0x94>
     a40:	20 95       	com	r18
     a42:	25 23       	and	r18, r21
     a44:	28 bb       	out	0x18, r18	; 24
     a46:	b0 e2       	ldi	r27, 0x20	; 32
     a48:	ba 95       	dec	r27
     a4a:	f1 f7       	brne	.-4      	; 0xa48 <one_wire_send_command+0xa4>
				/* Pause 6 us */
				_delay_us(6);
				/* Mux PIN as input (release bus) */
				DDRB &= ~(1 << pBus->pin);
     a4c:	57 b3       	in	r21, 0x17	; 23
     a4e:	9c 01       	movw	r18, r24
     a50:	01 80       	ldd	r0, Z+1	; 0x01
     a52:	02 c0       	rjmp	.+4      	; 0xa58 <one_wire_send_command+0xb4>
     a54:	22 0f       	add	r18, r18
     a56:	33 1f       	adc	r19, r19
     a58:	0a 94       	dec	r0
     a5a:	e2 f7       	brpl	.-8      	; 0xa54 <one_wire_send_command+0xb0>
     a5c:	20 95       	com	r18
     a5e:	25 23       	and	r18, r21
     a60:	27 bb       	out	0x17, r18	; 23
     a62:	af ef       	ldi	r26, 0xFF	; 255
     a64:	b0 e0       	ldi	r27, 0x00	; 0
     a66:	11 97       	sbiw	r26, 0x01	; 1
     a68:	f1 f7       	brne	.-4      	; 0xa66 <one_wire_send_command+0xc2>
     a6a:	00 c0       	rjmp	.+0      	; 0xa6c <one_wire_send_command+0xc8>
     a6c:	00 00       	nop
     a6e:	0b c1       	rjmp	.+534    	; 0xc86 <one_wire_send_command+0x2e2>
				/* Pause 64 us */
				_delay_us(64);
				break;
			case ONE_WIRE_PORT_C:
				/* Mux PIN as output */
				DDRC |= 1 << pBus->pin;
     a70:	54 b3       	in	r21, 0x14	; 20
     a72:	9c 01       	movw	r18, r24
     a74:	01 80       	ldd	r0, Z+1	; 0x01
     a76:	02 c0       	rjmp	.+4      	; 0xa7c <one_wire_send_command+0xd8>
     a78:	22 0f       	add	r18, r18
     a7a:	33 1f       	adc	r19, r19
     a7c:	0a 94       	dec	r0
     a7e:	e2 f7       	brpl	.-8      	; 0xa78 <one_wire_send_command+0xd4>
     a80:	25 2b       	or	r18, r21
     a82:	24 bb       	out	0x14, r18	; 20
				PORTC &= ~(1 << pBus->pin);
     a84:	55 b3       	in	r21, 0x15	; 21
     a86:	9c 01       	movw	r18, r24
     a88:	01 80       	ldd	r0, Z+1	; 0x01
     a8a:	02 c0       	rjmp	.+4      	; 0xa90 <one_wire_send_command+0xec>
     a8c:	22 0f       	add	r18, r18
     a8e:	33 1f       	adc	r19, r19
     a90:	0a 94       	dec	r0
     a92:	e2 f7       	brpl	.-8      	; 0xa8c <one_wire_send_command+0xe8>
     a94:	20 95       	com	r18
     a96:	25 23       	and	r18, r21
     a98:	25 bb       	out	0x15, r18	; 21
     a9a:	b0 e2       	ldi	r27, 0x20	; 32
     a9c:	ba 95       	dec	r27
     a9e:	f1 f7       	brne	.-4      	; 0xa9c <one_wire_send_command+0xf8>
				/* Pause 6 us */
				_delay_us(6);
				/* Mux PIN as input (release bus) */
				DDRC &= ~(1 << pBus->pin);
     aa0:	54 b3       	in	r21, 0x14	; 20
     aa2:	9c 01       	movw	r18, r24
     aa4:	01 80       	ldd	r0, Z+1	; 0x01
     aa6:	02 c0       	rjmp	.+4      	; 0xaac <one_wire_send_command+0x108>
     aa8:	22 0f       	add	r18, r18
     aaa:	33 1f       	adc	r19, r19
     aac:	0a 94       	dec	r0
     aae:	e2 f7       	brpl	.-8      	; 0xaa8 <one_wire_send_command+0x104>
     ab0:	20 95       	com	r18
     ab2:	25 23       	and	r18, r21
     ab4:	24 bb       	out	0x14, r18	; 20
     ab6:	af ef       	ldi	r26, 0xFF	; 255
     ab8:	b0 e0       	ldi	r27, 0x00	; 0
     aba:	11 97       	sbiw	r26, 0x01	; 1
     abc:	f1 f7       	brne	.-4      	; 0xaba <one_wire_send_command+0x116>
     abe:	00 c0       	rjmp	.+0      	; 0xac0 <one_wire_send_command+0x11c>
     ac0:	00 00       	nop
     ac2:	e1 c0       	rjmp	.+450    	; 0xc86 <one_wire_send_command+0x2e2>
				/* Pause 64 us */
				_delay_us(64);
				break;
			case ONE_WIRE_PORT_D:
				/* Mux PIN as output */
				DDRD |= 1 << pBus->pin;
     ac4:	51 b3       	in	r21, 0x11	; 17
     ac6:	9c 01       	movw	r18, r24
     ac8:	01 80       	ldd	r0, Z+1	; 0x01
     aca:	02 c0       	rjmp	.+4      	; 0xad0 <one_wire_send_command+0x12c>
     acc:	22 0f       	add	r18, r18
     ace:	33 1f       	adc	r19, r19
     ad0:	0a 94       	dec	r0
     ad2:	e2 f7       	brpl	.-8      	; 0xacc <one_wire_send_command+0x128>
     ad4:	25 2b       	or	r18, r21
     ad6:	21 bb       	out	0x11, r18	; 17
				PORTD &= ~(1 << pBus->pin);
     ad8:	52 b3       	in	r21, 0x12	; 18
     ada:	9c 01       	movw	r18, r24
     adc:	01 80       	ldd	r0, Z+1	; 0x01
     ade:	02 c0       	rjmp	.+4      	; 0xae4 <one_wire_send_command+0x140>
     ae0:	22 0f       	add	r18, r18
     ae2:	33 1f       	adc	r19, r19
     ae4:	0a 94       	dec	r0
     ae6:	e2 f7       	brpl	.-8      	; 0xae0 <one_wire_send_command+0x13c>
     ae8:	20 95       	com	r18
     aea:	25 23       	and	r18, r21
     aec:	22 bb       	out	0x12, r18	; 18
     aee:	b0 e2       	ldi	r27, 0x20	; 32
     af0:	ba 95       	dec	r27
     af2:	f1 f7       	brne	.-4      	; 0xaf0 <one_wire_send_command+0x14c>
				/* Pause 6 us */
				_delay_us(6);
				/* Mux PIN as input (release bus) */
				DDRD &= ~(1 << pBus->pin);
     af4:	51 b3       	in	r21, 0x11	; 17
     af6:	9c 01       	movw	r18, r24
     af8:	01 80       	ldd	r0, Z+1	; 0x01
     afa:	02 c0       	rjmp	.+4      	; 0xb00 <one_wire_send_command+0x15c>
     afc:	22 0f       	add	r18, r18
     afe:	33 1f       	adc	r19, r19
     b00:	0a 94       	dec	r0
     b02:	e2 f7       	brpl	.-8      	; 0xafc <one_wire_send_command+0x158>
     b04:	20 95       	com	r18
     b06:	25 23       	and	r18, r21
     b08:	21 bb       	out	0x11, r18	; 17
     b0a:	af ef       	ldi	r26, 0xFF	; 255
     b0c:	b0 e0       	ldi	r27, 0x00	; 0
     b0e:	11 97       	sbiw	r26, 0x01	; 1
     b10:	f1 f7       	brne	.-4      	; 0xb0e <one_wire_send_command+0x16a>
     b12:	00 c0       	rjmp	.+0      	; 0xb14 <one_wire_send_command+0x170>
     b14:	00 00       	nop
     b16:	b7 c0       	rjmp	.+366    	; 0xc86 <one_wire_send_command+0x2e2>
			}
        } 
		else 
        {
			/* Send '0' to the bus */
			switch (pBus->port)
     b18:	20 81       	ld	r18, Z
     b1a:	21 30       	cpi	r18, 0x01	; 1
     b1c:	a1 f1       	breq	.+104    	; 0xb86 <one_wire_send_command+0x1e2>
     b1e:	21 30       	cpi	r18, 0x01	; 1
     b20:	38 f0       	brcs	.+14     	; 0xb30 <one_wire_send_command+0x18c>
     b22:	22 30       	cpi	r18, 0x02	; 2
     b24:	09 f4       	brne	.+2      	; 0xb28 <one_wire_send_command+0x184>
     b26:	5a c0       	rjmp	.+180    	; 0xbdc <one_wire_send_command+0x238>
     b28:	23 30       	cpi	r18, 0x03	; 3
     b2a:	09 f0       	breq	.+2      	; 0xb2e <one_wire_send_command+0x18a>
     b2c:	ac c0       	rjmp	.+344    	; 0xc86 <one_wire_send_command+0x2e2>
     b2e:	81 c0       	rjmp	.+258    	; 0xc32 <one_wire_send_command+0x28e>
			{
			case ONE_WIRE_PORT_A:
				/* Mux PIN as pulled down output */
				DDRA |= 1 << pBus->pin;
     b30:	5a b3       	in	r21, 0x1a	; 26
     b32:	9c 01       	movw	r18, r24
     b34:	01 80       	ldd	r0, Z+1	; 0x01
     b36:	02 c0       	rjmp	.+4      	; 0xb3c <one_wire_send_command+0x198>
     b38:	22 0f       	add	r18, r18
     b3a:	33 1f       	adc	r19, r19
     b3c:	0a 94       	dec	r0
     b3e:	e2 f7       	brpl	.-8      	; 0xb38 <one_wire_send_command+0x194>
     b40:	25 2b       	or	r18, r21
     b42:	2a bb       	out	0x1a, r18	; 26
				PORTA &= ~(1 << pBus->pin);
     b44:	5b b3       	in	r21, 0x1b	; 27
     b46:	9c 01       	movw	r18, r24
     b48:	01 80       	ldd	r0, Z+1	; 0x01
     b4a:	02 c0       	rjmp	.+4      	; 0xb50 <one_wire_send_command+0x1ac>
     b4c:	22 0f       	add	r18, r18
     b4e:	33 1f       	adc	r19, r19
     b50:	0a 94       	dec	r0
     b52:	e2 f7       	brpl	.-8      	; 0xb4c <one_wire_send_command+0x1a8>
     b54:	20 95       	com	r18
     b56:	25 23       	and	r18, r21
     b58:	2b bb       	out	0x1b, r18	; 27
     b5a:	af ee       	ldi	r26, 0xEF	; 239
     b5c:	b0 e0       	ldi	r27, 0x00	; 0
     b5e:	11 97       	sbiw	r26, 0x01	; 1
     b60:	f1 f7       	brne	.-4      	; 0xb5e <one_wire_send_command+0x1ba>
     b62:	00 c0       	rjmp	.+0      	; 0xb64 <one_wire_send_command+0x1c0>
     b64:	00 00       	nop
				/* Pause 60 us */
				_delay_us(60);
				/* Mux PIN as input (release bus) */
				DDRA &= ~(1 << pBus->pin);
     b66:	5a b3       	in	r21, 0x1a	; 26
     b68:	9c 01       	movw	r18, r24
     b6a:	01 80       	ldd	r0, Z+1	; 0x01
     b6c:	02 c0       	rjmp	.+4      	; 0xb72 <one_wire_send_command+0x1ce>
     b6e:	22 0f       	add	r18, r18
     b70:	33 1f       	adc	r19, r19
     b72:	0a 94       	dec	r0
     b74:	e2 f7       	brpl	.-8      	; 0xb6e <one_wire_send_command+0x1ca>
     b76:	20 95       	com	r18
     b78:	25 23       	and	r18, r21
     b7a:	2a bb       	out	0x1a, r18	; 26
     b7c:	b5 e3       	ldi	r27, 0x35	; 53
     b7e:	ba 95       	dec	r27
     b80:	f1 f7       	brne	.-4      	; 0xb7e <one_wire_send_command+0x1da>
     b82:	00 00       	nop
     b84:	80 c0       	rjmp	.+256    	; 0xc86 <one_wire_send_command+0x2e2>
				/* Pause 10 us */
				_delay_us(10);
				break;
			case ONE_WIRE_PORT_B:
				/* Mux PIN as pulled down output */
				DDRB |= 1 << pBus->pin;
     b86:	57 b3       	in	r21, 0x17	; 23
     b88:	9c 01       	movw	r18, r24
     b8a:	01 80       	ldd	r0, Z+1	; 0x01
     b8c:	02 c0       	rjmp	.+4      	; 0xb92 <one_wire_send_command+0x1ee>
     b8e:	22 0f       	add	r18, r18
     b90:	33 1f       	adc	r19, r19
     b92:	0a 94       	dec	r0
     b94:	e2 f7       	brpl	.-8      	; 0xb8e <one_wire_send_command+0x1ea>
     b96:	25 2b       	or	r18, r21
     b98:	27 bb       	out	0x17, r18	; 23
				PORTB &= ~(1 << pBus->pin);
     b9a:	58 b3       	in	r21, 0x18	; 24
     b9c:	9c 01       	movw	r18, r24
     b9e:	01 80       	ldd	r0, Z+1	; 0x01
     ba0:	02 c0       	rjmp	.+4      	; 0xba6 <one_wire_send_command+0x202>
     ba2:	22 0f       	add	r18, r18
     ba4:	33 1f       	adc	r19, r19
     ba6:	0a 94       	dec	r0
     ba8:	e2 f7       	brpl	.-8      	; 0xba2 <one_wire_send_command+0x1fe>
     baa:	20 95       	com	r18
     bac:	25 23       	and	r18, r21
     bae:	28 bb       	out	0x18, r18	; 24
     bb0:	af ee       	ldi	r26, 0xEF	; 239
     bb2:	b0 e0       	ldi	r27, 0x00	; 0
     bb4:	11 97       	sbiw	r26, 0x01	; 1
     bb6:	f1 f7       	brne	.-4      	; 0xbb4 <one_wire_send_command+0x210>
     bb8:	00 c0       	rjmp	.+0      	; 0xbba <one_wire_send_command+0x216>
     bba:	00 00       	nop
				/* Pause 60 us */
				_delay_us(60);
				/* Mux PIN as input (release bus) */
				DDRB &= ~(1 << pBus->pin);
     bbc:	57 b3       	in	r21, 0x17	; 23
     bbe:	9c 01       	movw	r18, r24
     bc0:	01 80       	ldd	r0, Z+1	; 0x01
     bc2:	02 c0       	rjmp	.+4      	; 0xbc8 <one_wire_send_command+0x224>
     bc4:	22 0f       	add	r18, r18
     bc6:	33 1f       	adc	r19, r19
     bc8:	0a 94       	dec	r0
     bca:	e2 f7       	brpl	.-8      	; 0xbc4 <one_wire_send_command+0x220>
     bcc:	20 95       	com	r18
     bce:	25 23       	and	r18, r21
     bd0:	27 bb       	out	0x17, r18	; 23
     bd2:	b5 e3       	ldi	r27, 0x35	; 53
     bd4:	ba 95       	dec	r27
     bd6:	f1 f7       	brne	.-4      	; 0xbd4 <one_wire_send_command+0x230>
     bd8:	00 00       	nop
     bda:	55 c0       	rjmp	.+170    	; 0xc86 <one_wire_send_command+0x2e2>
				/* Pause 10 us */
				_delay_us(10);
				break;
			case ONE_WIRE_PORT_C:
				/* Mux PIN as pulled down output */
				DDRC |= 1 << pBus->pin;
     bdc:	54 b3       	in	r21, 0x14	; 20
     bde:	9c 01       	movw	r18, r24
     be0:	01 80       	ldd	r0, Z+1	; 0x01
     be2:	02 c0       	rjmp	.+4      	; 0xbe8 <one_wire_send_command+0x244>
     be4:	22 0f       	add	r18, r18
     be6:	33 1f       	adc	r19, r19
     be8:	0a 94       	dec	r0
     bea:	e2 f7       	brpl	.-8      	; 0xbe4 <one_wire_send_command+0x240>
     bec:	25 2b       	or	r18, r21
     bee:	24 bb       	out	0x14, r18	; 20
				PORTC &= ~(1 << pBus->pin);
     bf0:	55 b3       	in	r21, 0x15	; 21
     bf2:	9c 01       	movw	r18, r24
     bf4:	01 80       	ldd	r0, Z+1	; 0x01
     bf6:	02 c0       	rjmp	.+4      	; 0xbfc <one_wire_send_command+0x258>
     bf8:	22 0f       	add	r18, r18
     bfa:	33 1f       	adc	r19, r19
     bfc:	0a 94       	dec	r0
     bfe:	e2 f7       	brpl	.-8      	; 0xbf8 <one_wire_send_command+0x254>
     c00:	20 95       	com	r18
     c02:	25 23       	and	r18, r21
     c04:	25 bb       	out	0x15, r18	; 21
     c06:	af ee       	ldi	r26, 0xEF	; 239
     c08:	b0 e0       	ldi	r27, 0x00	; 0
     c0a:	11 97       	sbiw	r26, 0x01	; 1
     c0c:	f1 f7       	brne	.-4      	; 0xc0a <one_wire_send_command+0x266>
     c0e:	00 c0       	rjmp	.+0      	; 0xc10 <one_wire_send_command+0x26c>
     c10:	00 00       	nop
				/* Pause 60 us */
				_delay_us(60);
				/* Mux PIN as input (release bus) */
				DDRC &= ~(1 << pBus->pin);
     c12:	54 b3       	in	r21, 0x14	; 20
     c14:	9c 01       	movw	r18, r24
     c16:	01 80       	ldd	r0, Z+1	; 0x01
     c18:	02 c0       	rjmp	.+4      	; 0xc1e <one_wire_send_command+0x27a>
     c1a:	22 0f       	add	r18, r18
     c1c:	33 1f       	adc	r19, r19
     c1e:	0a 94       	dec	r0
     c20:	e2 f7       	brpl	.-8      	; 0xc1a <one_wire_send_command+0x276>
     c22:	20 95       	com	r18
     c24:	25 23       	and	r18, r21
     c26:	24 bb       	out	0x14, r18	; 20
     c28:	b5 e3       	ldi	r27, 0x35	; 53
     c2a:	ba 95       	dec	r27
     c2c:	f1 f7       	brne	.-4      	; 0xc2a <one_wire_send_command+0x286>
     c2e:	00 00       	nop
     c30:	2a c0       	rjmp	.+84     	; 0xc86 <one_wire_send_command+0x2e2>
				/* Pause 10 us */
				_delay_us(10);
				break;
			case ONE_WIRE_PORT_D:
				/* Mux PIN as pulled down output */
				DDRD |= 1 << pBus->pin;
     c32:	51 b3       	in	r21, 0x11	; 17
     c34:	9c 01       	movw	r18, r24
     c36:	01 80       	ldd	r0, Z+1	; 0x01
     c38:	02 c0       	rjmp	.+4      	; 0xc3e <one_wire_send_command+0x29a>
     c3a:	22 0f       	add	r18, r18
     c3c:	33 1f       	adc	r19, r19
     c3e:	0a 94       	dec	r0
     c40:	e2 f7       	brpl	.-8      	; 0xc3a <one_wire_send_command+0x296>
     c42:	25 2b       	or	r18, r21
     c44:	21 bb       	out	0x11, r18	; 17
				PORTD &= ~(1 << pBus->pin);
     c46:	52 b3       	in	r21, 0x12	; 18
     c48:	9c 01       	movw	r18, r24
     c4a:	01 80       	ldd	r0, Z+1	; 0x01
     c4c:	02 c0       	rjmp	.+4      	; 0xc52 <one_wire_send_command+0x2ae>
     c4e:	22 0f       	add	r18, r18
     c50:	33 1f       	adc	r19, r19
     c52:	0a 94       	dec	r0
     c54:	e2 f7       	brpl	.-8      	; 0xc4e <one_wire_send_command+0x2aa>
     c56:	20 95       	com	r18
     c58:	25 23       	and	r18, r21
     c5a:	22 bb       	out	0x12, r18	; 18
     c5c:	af ee       	ldi	r26, 0xEF	; 239
     c5e:	b0 e0       	ldi	r27, 0x00	; 0
     c60:	11 97       	sbiw	r26, 0x01	; 1
     c62:	f1 f7       	brne	.-4      	; 0xc60 <one_wire_send_command+0x2bc>
     c64:	00 c0       	rjmp	.+0      	; 0xc66 <one_wire_send_command+0x2c2>
     c66:	00 00       	nop
				/* Pause 60 us */
				_delay_us(60);
				/* Mux PIN as input (release bus) */
				DDRD &= ~(1 << pBus->pin);
     c68:	51 b3       	in	r21, 0x11	; 17
     c6a:	9c 01       	movw	r18, r24
     c6c:	01 80       	ldd	r0, Z+1	; 0x01
     c6e:	02 c0       	rjmp	.+4      	; 0xc74 <one_wire_send_command+0x2d0>
     c70:	22 0f       	add	r18, r18
     c72:	33 1f       	adc	r19, r19
     c74:	0a 94       	dec	r0
     c76:	e2 f7       	brpl	.-8      	; 0xc70 <one_wire_send_command+0x2cc>
     c78:	20 95       	com	r18
     c7a:	25 23       	and	r18, r21
     c7c:	21 bb       	out	0x11, r18	; 17
     c7e:	b5 e3       	ldi	r27, 0x35	; 53
     c80:	ba 95       	dec	r27
     c82:	f1 f7       	brne	.-4      	; 0xc80 <one_wire_send_command+0x2dc>
     c84:	00 00       	nop
     c86:	41 50       	subi	r20, 0x01	; 1
{ 
	unsigned char i, data;
 
	data = command;
 
	for(i=0;i<8;i++)
     c88:	11 f0       	breq	.+4      	; 0xc8e <one_wire_send_command+0x2ea>
				/* Pause 10 us */
				_delay_us(10);
				break;
			}
        }
  		data=data>>1;
     c8a:	66 95       	lsr	r22
     c8c:	8f ce       	rjmp	.-738    	; 0x9ac <one_wire_send_command+0x8>
     c8e:	08 95       	ret

00000c90 <one_wire_send_command_wait_done>:
	}
}

void one_wire_send_command_wait_done(const one_wire_bus_data_t* pBus, const unsigned char command, const uint16_t max_timeout_us)
{ 
     c90:	0f 93       	push	r16
     c92:	1f 93       	push	r17
     c94:	cf 93       	push	r28
     c96:	df 93       	push	r29
     c98:	ec 01       	movw	r28, r24
     c9a:	8a 01       	movw	r16, r20
	uint16_t wait_loops = 0;

	one_wire_send_command(pBus, command);
     c9c:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <one_wire_send_command>

	/* As per the spec remote device will hold "0" on the bus until handling is in progress, so we will be waiting for "1" */
	switch (pBus->port)
     ca0:	88 81       	ld	r24, Y
     ca2:	81 30       	cpi	r24, 0x01	; 1
     ca4:	21 f1       	breq	.+72     	; 0xcee <one_wire_send_command_wait_done+0x5e>
     ca6:	81 30       	cpi	r24, 0x01	; 1
     ca8:	80 f1       	brcs	.+96     	; 0xd0a <one_wire_send_command_wait_done+0x7a>
     caa:	82 30       	cpi	r24, 0x02	; 2
     cac:	91 f0       	breq	.+36     	; 0xcd2 <one_wire_send_command_wait_done+0x42>
     cae:	83 30       	cpi	r24, 0x03	; 3
     cb0:	09 f0       	breq	.+2      	; 0xcb4 <one_wire_send_command_wait_done+0x24>
     cb2:	73 c0       	rjmp	.+230    	; 0xd9a <one_wire_send_command_wait_done+0x10a>
			_delay_us(1);
			//wait_loops++;
		}
		break;
	case ONE_WIRE_PORT_D:
		while (((PIND & (1 << pBus->pin)) == 0x0) && (wait_loops != max_timeout_us))
     cb4:	80 b3       	in	r24, 0x10	; 16
     cb6:	90 e0       	ldi	r25, 0x00	; 0
     cb8:	09 80       	ldd	r0, Y+1	; 0x01
     cba:	02 c0       	rjmp	.+4      	; 0xcc0 <one_wire_send_command_wait_done+0x30>
     cbc:	95 95       	asr	r25
     cbe:	87 95       	ror	r24
     cc0:	0a 94       	dec	r0
     cc2:	e2 f7       	brpl	.-8      	; 0xcbc <one_wire_send_command_wait_done+0x2c>
     cc4:	80 fd       	sbrc	r24, 0
     cc6:	69 c0       	rjmp	.+210    	; 0xd9a <one_wire_send_command_wait_done+0x10a>
     cc8:	01 15       	cp	r16, r1
     cca:	11 05       	cpc	r17, r1
     ccc:	09 f0       	breq	.+2      	; 0xcd0 <one_wire_send_command_wait_done+0x40>
     cce:	57 c0       	rjmp	.+174    	; 0xd7e <one_wire_send_command_wait_done+0xee>
     cd0:	64 c0       	rjmp	.+200    	; 0xd9a <one_wire_send_command_wait_done+0x10a>
			_delay_us(1);
			//wait_loops++;
		}
		break;
	case ONE_WIRE_PORT_C:
		while (((PINC & (1 << pBus->pin)) == 0x0) && (wait_loops != max_timeout_us))
     cd2:	83 b3       	in	r24, 0x13	; 19
     cd4:	90 e0       	ldi	r25, 0x00	; 0
     cd6:	09 80       	ldd	r0, Y+1	; 0x01
     cd8:	02 c0       	rjmp	.+4      	; 0xcde <one_wire_send_command_wait_done+0x4e>
     cda:	95 95       	asr	r25
     cdc:	87 95       	ror	r24
     cde:	0a 94       	dec	r0
     ce0:	e2 f7       	brpl	.-8      	; 0xcda <one_wire_send_command_wait_done+0x4a>
     ce2:	80 fd       	sbrc	r24, 0
     ce4:	5a c0       	rjmp	.+180    	; 0xd9a <one_wire_send_command_wait_done+0x10a>
     ce6:	01 15       	cp	r16, r1
     ce8:	11 05       	cpc	r17, r1
     cea:	d1 f5       	brne	.+116    	; 0xd60 <one_wire_send_command_wait_done+0xd0>
     cec:	56 c0       	rjmp	.+172    	; 0xd9a <one_wire_send_command_wait_done+0x10a>
			_delay_us(1);
			//wait_loops++;
		}
		break;
	case ONE_WIRE_PORT_B:
		while (((PINB & (1 << pBus->pin)) == 0x0) && (wait_loops != max_timeout_us))
     cee:	86 b3       	in	r24, 0x16	; 22
     cf0:	90 e0       	ldi	r25, 0x00	; 0
     cf2:	09 80       	ldd	r0, Y+1	; 0x01
     cf4:	02 c0       	rjmp	.+4      	; 0xcfa <one_wire_send_command_wait_done+0x6a>
     cf6:	95 95       	asr	r25
     cf8:	87 95       	ror	r24
     cfa:	0a 94       	dec	r0
     cfc:	e2 f7       	brpl	.-8      	; 0xcf6 <one_wire_send_command_wait_done+0x66>
     cfe:	80 fd       	sbrc	r24, 0
     d00:	4c c0       	rjmp	.+152    	; 0xd9a <one_wire_send_command_wait_done+0x10a>
     d02:	01 15       	cp	r16, r1
     d04:	11 05       	cpc	r17, r1
     d06:	e9 f4       	brne	.+58     	; 0xd42 <one_wire_send_command_wait_done+0xb2>
     d08:	48 c0       	rjmp	.+144    	; 0xd9a <one_wire_send_command_wait_done+0x10a>

	/* As per the spec remote device will hold "0" on the bus until handling is in progress, so we will be waiting for "1" */
	switch (pBus->port)
	{
	case ONE_WIRE_PORT_A:
		while (((PINA & (1 << pBus->pin)) == 0x0) && (wait_loops != max_timeout_us))
     d0a:	89 b3       	in	r24, 0x19	; 25
     d0c:	90 e0       	ldi	r25, 0x00	; 0
     d0e:	09 80       	ldd	r0, Y+1	; 0x01
     d10:	02 c0       	rjmp	.+4      	; 0xd16 <one_wire_send_command_wait_done+0x86>
     d12:	95 95       	asr	r25
     d14:	87 95       	ror	r24
     d16:	0a 94       	dec	r0
     d18:	e2 f7       	brpl	.-8      	; 0xd12 <one_wire_send_command_wait_done+0x82>
     d1a:	80 fd       	sbrc	r24, 0
     d1c:	3e c0       	rjmp	.+124    	; 0xd9a <one_wire_send_command_wait_done+0x10a>
     d1e:	01 15       	cp	r16, r1
     d20:	11 05       	cpc	r17, r1
     d22:	d9 f1       	breq	.+118    	; 0xd9a <one_wire_send_command_wait_done+0x10a>
     d24:	85 e0       	ldi	r24, 0x05	; 5
     d26:	8a 95       	dec	r24
     d28:	f1 f7       	brne	.-4      	; 0xd26 <one_wire_send_command_wait_done+0x96>
     d2a:	00 00       	nop
     d2c:	89 b3       	in	r24, 0x19	; 25
     d2e:	90 e0       	ldi	r25, 0x00	; 0
     d30:	09 80       	ldd	r0, Y+1	; 0x01
     d32:	02 c0       	rjmp	.+4      	; 0xd38 <one_wire_send_command_wait_done+0xa8>
     d34:	95 95       	asr	r25
     d36:	87 95       	ror	r24
     d38:	0a 94       	dec	r0
     d3a:	e2 f7       	brpl	.-8      	; 0xd34 <one_wire_send_command_wait_done+0xa4>
     d3c:	80 ff       	sbrs	r24, 0
     d3e:	f2 cf       	rjmp	.-28     	; 0xd24 <one_wire_send_command_wait_done+0x94>
     d40:	2c c0       	rjmp	.+88     	; 0xd9a <one_wire_send_command_wait_done+0x10a>
     d42:	85 e0       	ldi	r24, 0x05	; 5
     d44:	8a 95       	dec	r24
     d46:	f1 f7       	brne	.-4      	; 0xd44 <one_wire_send_command_wait_done+0xb4>
     d48:	00 00       	nop
			_delay_us(1);
			//wait_loops++;
		}
		break;
	case ONE_WIRE_PORT_B:
		while (((PINB & (1 << pBus->pin)) == 0x0) && (wait_loops != max_timeout_us))
     d4a:	86 b3       	in	r24, 0x16	; 22
     d4c:	90 e0       	ldi	r25, 0x00	; 0
     d4e:	09 80       	ldd	r0, Y+1	; 0x01
     d50:	02 c0       	rjmp	.+4      	; 0xd56 <one_wire_send_command_wait_done+0xc6>
     d52:	95 95       	asr	r25
     d54:	87 95       	ror	r24
     d56:	0a 94       	dec	r0
     d58:	e2 f7       	brpl	.-8      	; 0xd52 <one_wire_send_command_wait_done+0xc2>
     d5a:	80 ff       	sbrs	r24, 0
     d5c:	f2 cf       	rjmp	.-28     	; 0xd42 <one_wire_send_command_wait_done+0xb2>
     d5e:	1d c0       	rjmp	.+58     	; 0xd9a <one_wire_send_command_wait_done+0x10a>
     d60:	85 e0       	ldi	r24, 0x05	; 5
     d62:	8a 95       	dec	r24
     d64:	f1 f7       	brne	.-4      	; 0xd62 <one_wire_send_command_wait_done+0xd2>
     d66:	00 00       	nop
			_delay_us(1);
			//wait_loops++;
		}
		break;
	case ONE_WIRE_PORT_C:
		while (((PINC & (1 << pBus->pin)) == 0x0) && (wait_loops != max_timeout_us))
     d68:	83 b3       	in	r24, 0x13	; 19
     d6a:	90 e0       	ldi	r25, 0x00	; 0
     d6c:	09 80       	ldd	r0, Y+1	; 0x01
     d6e:	02 c0       	rjmp	.+4      	; 0xd74 <one_wire_send_command_wait_done+0xe4>
     d70:	95 95       	asr	r25
     d72:	87 95       	ror	r24
     d74:	0a 94       	dec	r0
     d76:	e2 f7       	brpl	.-8      	; 0xd70 <one_wire_send_command_wait_done+0xe0>
     d78:	80 ff       	sbrs	r24, 0
     d7a:	f2 cf       	rjmp	.-28     	; 0xd60 <one_wire_send_command_wait_done+0xd0>
     d7c:	0e c0       	rjmp	.+28     	; 0xd9a <one_wire_send_command_wait_done+0x10a>
     d7e:	85 e0       	ldi	r24, 0x05	; 5
     d80:	8a 95       	dec	r24
     d82:	f1 f7       	brne	.-4      	; 0xd80 <one_wire_send_command_wait_done+0xf0>
     d84:	00 00       	nop
			_delay_us(1);
			//wait_loops++;
		}
		break;
	case ONE_WIRE_PORT_D:
		while (((PIND & (1 << pBus->pin)) == 0x0) && (wait_loops != max_timeout_us))
     d86:	80 b3       	in	r24, 0x10	; 16
     d88:	90 e0       	ldi	r25, 0x00	; 0
     d8a:	09 80       	ldd	r0, Y+1	; 0x01
     d8c:	02 c0       	rjmp	.+4      	; 0xd92 <one_wire_send_command_wait_done+0x102>
     d8e:	95 95       	asr	r25
     d90:	87 95       	ror	r24
     d92:	0a 94       	dec	r0
     d94:	e2 f7       	brpl	.-8      	; 0xd8e <one_wire_send_command_wait_done+0xfe>
     d96:	80 ff       	sbrs	r24, 0
     d98:	f2 cf       	rjmp	.-28     	; 0xd7e <one_wire_send_command_wait_done+0xee>
			_delay_us(1);
			//wait_loops++;
		}
		break;
	}
}
     d9a:	df 91       	pop	r29
     d9c:	cf 91       	pop	r28
     d9e:	1f 91       	pop	r17
     da0:	0f 91       	pop	r16
     da2:	08 95       	ret

00000da4 <one_wire_receive_data>:


uint16_t one_wire_receive_data(const one_wire_bus_data_t* pBus)
{
     da4:	fc 01       	movw	r30, r24
     da6:	80 e0       	ldi	r24, 0x00	; 0
     da8:	90 e0       	ldi	r25, 0x00	; 0
	unsigned char bit_counter;
	uint16_t out_val = 0;
     daa:	20 e0       	ldi	r18, 0x00	; 0
     dac:	30 e0       	ldi	r19, 0x00	; 0
			/* Pause 55 us */
  			_delay_us(55);		
			break;
		case ONE_WIRE_PORT_B:
		 	/* Mux PIN as pulled down output */
			DDRB |= 1 << pBus->pin;
     dae:	41 e0       	ldi	r20, 0x01	; 1
     db0:	50 e0       	ldi	r21, 0x00	; 0
	uint16_t out_val = 0;

 	/* Receive 16 bits from the bus */
	for(bit_counter=0;bit_counter<16;bit_counter++)
	{
		switch (pBus->port)
     db2:	60 81       	ld	r22, Z
     db4:	61 30       	cpi	r22, 0x01	; 1
     db6:	09 f4       	brne	.+2      	; 0xdba <one_wire_receive_data+0x16>
     db8:	55 c0       	rjmp	.+170    	; 0xe64 <one_wire_receive_data+0xc0>
     dba:	61 30       	cpi	r22, 0x01	; 1
     dbc:	38 f0       	brcs	.+14     	; 0xdcc <one_wire_receive_data+0x28>
     dbe:	62 30       	cpi	r22, 0x02	; 2
     dc0:	09 f4       	brne	.+2      	; 0xdc4 <one_wire_receive_data+0x20>
     dc2:	9c c0       	rjmp	.+312    	; 0xefc <one_wire_receive_data+0x158>
     dc4:	63 30       	cpi	r22, 0x03	; 3
     dc6:	09 f0       	breq	.+2      	; 0xdca <one_wire_receive_data+0x26>
     dc8:	30 c1       	rjmp	.+608    	; 0x102a <one_wire_receive_data+0x286>
     dca:	e4 c0       	rjmp	.+456    	; 0xf94 <one_wire_receive_data+0x1f0>
		{
		case ONE_WIRE_PORT_A:
		 	/* Mux PIN as pulled down output */
			DDRA |= 1 << pBus->pin;
     dcc:	aa b3       	in	r26, 0x1a	; 26
     dce:	ba 01       	movw	r22, r20
     dd0:	01 80       	ldd	r0, Z+1	; 0x01
     dd2:	02 c0       	rjmp	.+4      	; 0xdd8 <one_wire_receive_data+0x34>
     dd4:	66 0f       	add	r22, r22
     dd6:	77 1f       	adc	r23, r23
     dd8:	0a 94       	dec	r0
     dda:	e2 f7       	brpl	.-8      	; 0xdd4 <one_wire_receive_data+0x30>
     ddc:	6a 2b       	or	r22, r26
     dde:	6a bb       	out	0x1a, r22	; 26
			PORTA &= ~(1 << pBus->pin);
     de0:	ab b3       	in	r26, 0x1b	; 27
     de2:	ba 01       	movw	r22, r20
     de4:	01 80       	ldd	r0, Z+1	; 0x01
     de6:	02 c0       	rjmp	.+4      	; 0xdec <one_wire_receive_data+0x48>
     de8:	66 0f       	add	r22, r22
     dea:	77 1f       	adc	r23, r23
     dec:	0a 94       	dec	r0
     dee:	e2 f7       	brpl	.-8      	; 0xde8 <one_wire_receive_data+0x44>
     df0:	60 95       	com	r22
     df2:	6a 23       	and	r22, r26
     df4:	6b bb       	out	0x1b, r22	; 27
     df6:	60 e2       	ldi	r22, 0x20	; 32
     df8:	6a 95       	dec	r22
     dfa:	f1 f7       	brne	.-4      	; 0xdf8 <one_wire_receive_data+0x54>
			/* Pause 6 us */
	  		_delay_us(6);
			/* Mux PIN as input (release bus) */
			DDRA &= ~(1 << pBus->pin);
     dfc:	aa b3       	in	r26, 0x1a	; 26
     dfe:	ba 01       	movw	r22, r20
     e00:	01 80       	ldd	r0, Z+1	; 0x01
     e02:	02 c0       	rjmp	.+4      	; 0xe08 <one_wire_receive_data+0x64>
     e04:	66 0f       	add	r22, r22
     e06:	77 1f       	adc	r23, r23
     e08:	0a 94       	dec	r0
     e0a:	e2 f7       	brpl	.-8      	; 0xe04 <one_wire_receive_data+0x60>
     e0c:	60 95       	com	r22
     e0e:	6a 23       	and	r22, r26
     e10:	6a bb       	out	0x1a, r22	; 26
     e12:	a0 e3       	ldi	r26, 0x30	; 48
     e14:	aa 95       	dec	r26
     e16:	f1 f7       	brne	.-4      	; 0xe14 <one_wire_receive_data+0x70>
			/* Pause 9 us */
  			_delay_us(9);
 
  			if ((PINA & (1 << pBus->pin)) == 0x0)
     e18:	69 b3       	in	r22, 0x19	; 25
     e1a:	70 e0       	ldi	r23, 0x00	; 0
     e1c:	01 80       	ldd	r0, Z+1	; 0x01
     e1e:	02 c0       	rjmp	.+4      	; 0xe24 <one_wire_receive_data+0x80>
     e20:	75 95       	asr	r23
     e22:	67 95       	ror	r22
     e24:	0a 94       	dec	r0
     e26:	e2 f7       	brpl	.-8      	; 0xe20 <one_wire_receive_data+0x7c>
     e28:	60 fd       	sbrc	r22, 0
     e2a:	0c c0       	rjmp	.+24     	; 0xe44 <one_wire_receive_data+0xa0>
				out_val &= ~(1<<bit_counter); // 0 on the bus
     e2c:	ba 01       	movw	r22, r20
     e2e:	08 2e       	mov	r0, r24
     e30:	02 c0       	rjmp	.+4      	; 0xe36 <one_wire_receive_data+0x92>
     e32:	66 0f       	add	r22, r22
     e34:	77 1f       	adc	r23, r23
     e36:	0a 94       	dec	r0
     e38:	e2 f7       	brpl	.-8      	; 0xe32 <one_wire_receive_data+0x8e>
     e3a:	60 95       	com	r22
     e3c:	70 95       	com	r23
     e3e:	26 23       	and	r18, r22
     e40:	37 23       	and	r19, r23
     e42:	09 c0       	rjmp	.+18     	; 0xe56 <one_wire_receive_data+0xb2>
			else 
				out_val |= 1<<bit_counter;	// 1 on the bus
     e44:	ba 01       	movw	r22, r20
     e46:	08 2e       	mov	r0, r24
     e48:	02 c0       	rjmp	.+4      	; 0xe4e <one_wire_receive_data+0xaa>
     e4a:	66 0f       	add	r22, r22
     e4c:	77 1f       	adc	r23, r23
     e4e:	0a 94       	dec	r0
     e50:	e2 f7       	brpl	.-8      	; 0xe4a <one_wire_receive_data+0xa6>
     e52:	26 2b       	or	r18, r22
     e54:	37 2b       	or	r19, r23
     e56:	ab ed       	ldi	r26, 0xDB	; 219
     e58:	b0 e0       	ldi	r27, 0x00	; 0
     e5a:	11 97       	sbiw	r26, 0x01	; 1
     e5c:	f1 f7       	brne	.-4      	; 0xe5a <one_wire_receive_data+0xb6>
     e5e:	00 c0       	rjmp	.+0      	; 0xe60 <one_wire_receive_data+0xbc>
     e60:	00 00       	nop
     e62:	e3 c0       	rjmp	.+454    	; 0x102a <one_wire_receive_data+0x286>
			/* Pause 55 us */
  			_delay_us(55);		
			break;
		case ONE_WIRE_PORT_B:
		 	/* Mux PIN as pulled down output */
			DDRB |= 1 << pBus->pin;
     e64:	a7 b3       	in	r26, 0x17	; 23
     e66:	ba 01       	movw	r22, r20
     e68:	01 80       	ldd	r0, Z+1	; 0x01
     e6a:	02 c0       	rjmp	.+4      	; 0xe70 <one_wire_receive_data+0xcc>
     e6c:	66 0f       	add	r22, r22
     e6e:	77 1f       	adc	r23, r23
     e70:	0a 94       	dec	r0
     e72:	e2 f7       	brpl	.-8      	; 0xe6c <one_wire_receive_data+0xc8>
     e74:	6a 2b       	or	r22, r26
     e76:	67 bb       	out	0x17, r22	; 23
			PORTB &= ~(1 << pBus->pin);
     e78:	a8 b3       	in	r26, 0x18	; 24
     e7a:	ba 01       	movw	r22, r20
     e7c:	01 80       	ldd	r0, Z+1	; 0x01
     e7e:	02 c0       	rjmp	.+4      	; 0xe84 <one_wire_receive_data+0xe0>
     e80:	66 0f       	add	r22, r22
     e82:	77 1f       	adc	r23, r23
     e84:	0a 94       	dec	r0
     e86:	e2 f7       	brpl	.-8      	; 0xe80 <one_wire_receive_data+0xdc>
     e88:	60 95       	com	r22
     e8a:	6a 23       	and	r22, r26
     e8c:	68 bb       	out	0x18, r22	; 24
     e8e:	b0 e2       	ldi	r27, 0x20	; 32
     e90:	ba 95       	dec	r27
     e92:	f1 f7       	brne	.-4      	; 0xe90 <one_wire_receive_data+0xec>
			/* Pause 6 us */
	  		_delay_us(6);
			/* Mux PIN as input (release bus) */
			DDRB &= ~(1 << pBus->pin);
     e94:	a7 b3       	in	r26, 0x17	; 23
     e96:	ba 01       	movw	r22, r20
     e98:	01 80       	ldd	r0, Z+1	; 0x01
     e9a:	02 c0       	rjmp	.+4      	; 0xea0 <one_wire_receive_data+0xfc>
     e9c:	66 0f       	add	r22, r22
     e9e:	77 1f       	adc	r23, r23
     ea0:	0a 94       	dec	r0
     ea2:	e2 f7       	brpl	.-8      	; 0xe9c <one_wire_receive_data+0xf8>
     ea4:	60 95       	com	r22
     ea6:	6a 23       	and	r22, r26
     ea8:	67 bb       	out	0x17, r22	; 23
     eaa:	60 e3       	ldi	r22, 0x30	; 48
     eac:	6a 95       	dec	r22
     eae:	f1 f7       	brne	.-4      	; 0xeac <one_wire_receive_data+0x108>
			/* Pause 9 us */
  			_delay_us(9);
 
  			if ((PINB & (1 << pBus->pin)) == 0x0)
     eb0:	66 b3       	in	r22, 0x16	; 22
     eb2:	70 e0       	ldi	r23, 0x00	; 0
     eb4:	01 80       	ldd	r0, Z+1	; 0x01
     eb6:	02 c0       	rjmp	.+4      	; 0xebc <one_wire_receive_data+0x118>
     eb8:	75 95       	asr	r23
     eba:	67 95       	ror	r22
     ebc:	0a 94       	dec	r0
     ebe:	e2 f7       	brpl	.-8      	; 0xeb8 <one_wire_receive_data+0x114>
     ec0:	60 fd       	sbrc	r22, 0
     ec2:	0c c0       	rjmp	.+24     	; 0xedc <one_wire_receive_data+0x138>
				out_val &= ~(1<<bit_counter); // 0 on the bus
     ec4:	ba 01       	movw	r22, r20
     ec6:	08 2e       	mov	r0, r24
     ec8:	02 c0       	rjmp	.+4      	; 0xece <one_wire_receive_data+0x12a>
     eca:	66 0f       	add	r22, r22
     ecc:	77 1f       	adc	r23, r23
     ece:	0a 94       	dec	r0
     ed0:	e2 f7       	brpl	.-8      	; 0xeca <one_wire_receive_data+0x126>
     ed2:	60 95       	com	r22
     ed4:	70 95       	com	r23
     ed6:	26 23       	and	r18, r22
     ed8:	37 23       	and	r19, r23
     eda:	09 c0       	rjmp	.+18     	; 0xeee <one_wire_receive_data+0x14a>
			else 
				out_val |= 1<<bit_counter;	// 1 on the bus
     edc:	ba 01       	movw	r22, r20
     ede:	08 2e       	mov	r0, r24
     ee0:	02 c0       	rjmp	.+4      	; 0xee6 <one_wire_receive_data+0x142>
     ee2:	66 0f       	add	r22, r22
     ee4:	77 1f       	adc	r23, r23
     ee6:	0a 94       	dec	r0
     ee8:	e2 f7       	brpl	.-8      	; 0xee2 <one_wire_receive_data+0x13e>
     eea:	26 2b       	or	r18, r22
     eec:	37 2b       	or	r19, r23
     eee:	ab ed       	ldi	r26, 0xDB	; 219
     ef0:	b0 e0       	ldi	r27, 0x00	; 0
     ef2:	11 97       	sbiw	r26, 0x01	; 1
     ef4:	f1 f7       	brne	.-4      	; 0xef2 <one_wire_receive_data+0x14e>
     ef6:	00 c0       	rjmp	.+0      	; 0xef8 <one_wire_receive_data+0x154>
     ef8:	00 00       	nop
     efa:	97 c0       	rjmp	.+302    	; 0x102a <one_wire_receive_data+0x286>
			/* Pause 55 us */
  			_delay_us(55);
			break;
		case ONE_WIRE_PORT_C:
			/* Mux PIN as pulled down output */
			DDRC |= 1 << pBus->pin;
     efc:	a4 b3       	in	r26, 0x14	; 20
     efe:	ba 01       	movw	r22, r20
     f00:	01 80       	ldd	r0, Z+1	; 0x01
     f02:	02 c0       	rjmp	.+4      	; 0xf08 <one_wire_receive_data+0x164>
     f04:	66 0f       	add	r22, r22
     f06:	77 1f       	adc	r23, r23
     f08:	0a 94       	dec	r0
     f0a:	e2 f7       	brpl	.-8      	; 0xf04 <one_wire_receive_data+0x160>
     f0c:	6a 2b       	or	r22, r26
     f0e:	64 bb       	out	0x14, r22	; 20
			PORTC &= ~(1 << pBus->pin);
     f10:	a5 b3       	in	r26, 0x15	; 21
     f12:	ba 01       	movw	r22, r20
     f14:	01 80       	ldd	r0, Z+1	; 0x01
     f16:	02 c0       	rjmp	.+4      	; 0xf1c <one_wire_receive_data+0x178>
     f18:	66 0f       	add	r22, r22
     f1a:	77 1f       	adc	r23, r23
     f1c:	0a 94       	dec	r0
     f1e:	e2 f7       	brpl	.-8      	; 0xf18 <one_wire_receive_data+0x174>
     f20:	60 95       	com	r22
     f22:	6a 23       	and	r22, r26
     f24:	65 bb       	out	0x15, r22	; 21
     f26:	b0 e2       	ldi	r27, 0x20	; 32
     f28:	ba 95       	dec	r27
     f2a:	f1 f7       	brne	.-4      	; 0xf28 <one_wire_receive_data+0x184>
			/* Pause 6 us */
	  		_delay_us(6);
			/* Mux PIN as input (release bus) */
			DDRC &= ~(1 << pBus->pin);
     f2c:	a4 b3       	in	r26, 0x14	; 20
     f2e:	ba 01       	movw	r22, r20
     f30:	01 80       	ldd	r0, Z+1	; 0x01
     f32:	02 c0       	rjmp	.+4      	; 0xf38 <one_wire_receive_data+0x194>
     f34:	66 0f       	add	r22, r22
     f36:	77 1f       	adc	r23, r23
     f38:	0a 94       	dec	r0
     f3a:	e2 f7       	brpl	.-8      	; 0xf34 <one_wire_receive_data+0x190>
     f3c:	60 95       	com	r22
     f3e:	6a 23       	and	r22, r26
     f40:	64 bb       	out	0x14, r22	; 20
     f42:	60 e3       	ldi	r22, 0x30	; 48
     f44:	6a 95       	dec	r22
     f46:	f1 f7       	brne	.-4      	; 0xf44 <one_wire_receive_data+0x1a0>
			/* Pause 9 us */
  			_delay_us(9);
 
  			if ((PINC & (1 << pBus->pin)) == 0x0)
     f48:	63 b3       	in	r22, 0x13	; 19
     f4a:	70 e0       	ldi	r23, 0x00	; 0
     f4c:	01 80       	ldd	r0, Z+1	; 0x01
     f4e:	02 c0       	rjmp	.+4      	; 0xf54 <one_wire_receive_data+0x1b0>
     f50:	75 95       	asr	r23
     f52:	67 95       	ror	r22
     f54:	0a 94       	dec	r0
     f56:	e2 f7       	brpl	.-8      	; 0xf50 <one_wire_receive_data+0x1ac>
     f58:	60 fd       	sbrc	r22, 0
     f5a:	0c c0       	rjmp	.+24     	; 0xf74 <one_wire_receive_data+0x1d0>
				out_val &= ~(1<<bit_counter); // 0 on the bus
     f5c:	ba 01       	movw	r22, r20
     f5e:	08 2e       	mov	r0, r24
     f60:	02 c0       	rjmp	.+4      	; 0xf66 <one_wire_receive_data+0x1c2>
     f62:	66 0f       	add	r22, r22
     f64:	77 1f       	adc	r23, r23
     f66:	0a 94       	dec	r0
     f68:	e2 f7       	brpl	.-8      	; 0xf62 <one_wire_receive_data+0x1be>
     f6a:	60 95       	com	r22
     f6c:	70 95       	com	r23
     f6e:	26 23       	and	r18, r22
     f70:	37 23       	and	r19, r23
     f72:	09 c0       	rjmp	.+18     	; 0xf86 <one_wire_receive_data+0x1e2>
			else 
				out_val |= 1<<bit_counter;	// 1 on the bus
     f74:	ba 01       	movw	r22, r20
     f76:	08 2e       	mov	r0, r24
     f78:	02 c0       	rjmp	.+4      	; 0xf7e <one_wire_receive_data+0x1da>
     f7a:	66 0f       	add	r22, r22
     f7c:	77 1f       	adc	r23, r23
     f7e:	0a 94       	dec	r0
     f80:	e2 f7       	brpl	.-8      	; 0xf7a <one_wire_receive_data+0x1d6>
     f82:	26 2b       	or	r18, r22
     f84:	37 2b       	or	r19, r23
     f86:	ab ed       	ldi	r26, 0xDB	; 219
     f88:	b0 e0       	ldi	r27, 0x00	; 0
     f8a:	11 97       	sbiw	r26, 0x01	; 1
     f8c:	f1 f7       	brne	.-4      	; 0xf8a <one_wire_receive_data+0x1e6>
     f8e:	00 c0       	rjmp	.+0      	; 0xf90 <one_wire_receive_data+0x1ec>
     f90:	00 00       	nop
     f92:	4b c0       	rjmp	.+150    	; 0x102a <one_wire_receive_data+0x286>
			/* Pause 55 us */
  			_delay_us(55);
			break;
		case ONE_WIRE_PORT_D:
		 	/* Mux PIN as pulled down output */
			DDRD |= 1 << pBus->pin;
     f94:	a1 b3       	in	r26, 0x11	; 17
     f96:	ba 01       	movw	r22, r20
     f98:	01 80       	ldd	r0, Z+1	; 0x01
     f9a:	02 c0       	rjmp	.+4      	; 0xfa0 <one_wire_receive_data+0x1fc>
     f9c:	66 0f       	add	r22, r22
     f9e:	77 1f       	adc	r23, r23
     fa0:	0a 94       	dec	r0
     fa2:	e2 f7       	brpl	.-8      	; 0xf9c <one_wire_receive_data+0x1f8>
     fa4:	6a 2b       	or	r22, r26
     fa6:	61 bb       	out	0x11, r22	; 17
			PORTD &= ~(1 << pBus->pin);
     fa8:	a2 b3       	in	r26, 0x12	; 18
     faa:	ba 01       	movw	r22, r20
     fac:	01 80       	ldd	r0, Z+1	; 0x01
     fae:	02 c0       	rjmp	.+4      	; 0xfb4 <one_wire_receive_data+0x210>
     fb0:	66 0f       	add	r22, r22
     fb2:	77 1f       	adc	r23, r23
     fb4:	0a 94       	dec	r0
     fb6:	e2 f7       	brpl	.-8      	; 0xfb0 <one_wire_receive_data+0x20c>
     fb8:	60 95       	com	r22
     fba:	6a 23       	and	r22, r26
     fbc:	62 bb       	out	0x12, r22	; 18
     fbe:	b0 e2       	ldi	r27, 0x20	; 32
     fc0:	ba 95       	dec	r27
     fc2:	f1 f7       	brne	.-4      	; 0xfc0 <one_wire_receive_data+0x21c>
			/* Pause 6 us */
	  		_delay_us(6);
			/* Mux PIN as input (release bus) */
			DDRD &= ~(1 << pBus->pin);
     fc4:	a1 b3       	in	r26, 0x11	; 17
     fc6:	ba 01       	movw	r22, r20
     fc8:	01 80       	ldd	r0, Z+1	; 0x01
     fca:	02 c0       	rjmp	.+4      	; 0xfd0 <one_wire_receive_data+0x22c>
     fcc:	66 0f       	add	r22, r22
     fce:	77 1f       	adc	r23, r23
     fd0:	0a 94       	dec	r0
     fd2:	e2 f7       	brpl	.-8      	; 0xfcc <one_wire_receive_data+0x228>
     fd4:	60 95       	com	r22
     fd6:	6a 23       	and	r22, r26
     fd8:	61 bb       	out	0x11, r22	; 17
     fda:	60 e3       	ldi	r22, 0x30	; 48
     fdc:	6a 95       	dec	r22
     fde:	f1 f7       	brne	.-4      	; 0xfdc <one_wire_receive_data+0x238>
			/* Pause 9 us */
  			_delay_us(9);
 
  			if ((PIND & (1 << pBus->pin)) == 0x0)
     fe0:	60 b3       	in	r22, 0x10	; 16
     fe2:	70 e0       	ldi	r23, 0x00	; 0
     fe4:	01 80       	ldd	r0, Z+1	; 0x01
     fe6:	02 c0       	rjmp	.+4      	; 0xfec <one_wire_receive_data+0x248>
     fe8:	75 95       	asr	r23
     fea:	67 95       	ror	r22
     fec:	0a 94       	dec	r0
     fee:	e2 f7       	brpl	.-8      	; 0xfe8 <one_wire_receive_data+0x244>
     ff0:	60 fd       	sbrc	r22, 0
     ff2:	0c c0       	rjmp	.+24     	; 0x100c <one_wire_receive_data+0x268>
				out_val &= ~(1<<bit_counter); // 0 on the bus
     ff4:	ba 01       	movw	r22, r20
     ff6:	08 2e       	mov	r0, r24
     ff8:	02 c0       	rjmp	.+4      	; 0xffe <one_wire_receive_data+0x25a>
     ffa:	66 0f       	add	r22, r22
     ffc:	77 1f       	adc	r23, r23
     ffe:	0a 94       	dec	r0
    1000:	e2 f7       	brpl	.-8      	; 0xffa <one_wire_receive_data+0x256>
    1002:	60 95       	com	r22
    1004:	70 95       	com	r23
    1006:	26 23       	and	r18, r22
    1008:	37 23       	and	r19, r23
    100a:	09 c0       	rjmp	.+18     	; 0x101e <one_wire_receive_data+0x27a>
			else 
				out_val |= 1<<bit_counter;	// 1 on the bus
    100c:	ba 01       	movw	r22, r20
    100e:	08 2e       	mov	r0, r24
    1010:	02 c0       	rjmp	.+4      	; 0x1016 <one_wire_receive_data+0x272>
    1012:	66 0f       	add	r22, r22
    1014:	77 1f       	adc	r23, r23
    1016:	0a 94       	dec	r0
    1018:	e2 f7       	brpl	.-8      	; 0x1012 <one_wire_receive_data+0x26e>
    101a:	26 2b       	or	r18, r22
    101c:	37 2b       	or	r19, r23
    101e:	ab ed       	ldi	r26, 0xDB	; 219
    1020:	b0 e0       	ldi	r27, 0x00	; 0
    1022:	11 97       	sbiw	r26, 0x01	; 1
    1024:	f1 f7       	brne	.-4      	; 0x1022 <one_wire_receive_data+0x27e>
    1026:	00 c0       	rjmp	.+0      	; 0x1028 <one_wire_receive_data+0x284>
    1028:	00 00       	nop
    102a:	01 96       	adiw	r24, 0x01	; 1
{
	unsigned char bit_counter;
	uint16_t out_val = 0;

 	/* Receive 16 bits from the bus */
	for(bit_counter=0;bit_counter<16;bit_counter++)
    102c:	80 31       	cpi	r24, 0x10	; 16
    102e:	91 05       	cpc	r25, r1
    1030:	09 f0       	breq	.+2      	; 0x1034 <one_wire_receive_data+0x290>
    1032:	bf ce       	rjmp	.-642    	; 0xdb2 <one_wire_receive_data+0xe>
		break;
		}
	}

	return out_val;
}
    1034:	82 2f       	mov	r24, r18
    1036:	93 2f       	mov	r25, r19
    1038:	08 95       	ret

0000103a <one_wire_temperature_convert>:

void one_wire_temperature_convert(one_wire_temperature_data_t* pTempData, uint16_t sourceData)
{
    103a:	fc 01       	movw	r30, r24
	if (NULL != pTempData)
    103c:	00 97       	sbiw	r24, 0x00	; 0
    103e:	c1 f0       	breq	.+48     	; 0x1070 <one_wire_temperature_convert+0x36>
	{
			/* Read sign bit */
			pTempData->is_positive = (((sourceData & (1 << 11)) == 1) ? ONE_WIRE_TEMPERATURE_NEGATIVE : ONE_WIRE_TEMPERATURE_POSITIVE);
    1040:	81 e0       	ldi	r24, 0x01	; 1
    1042:	80 83       	st	Z, r24
			
			/* Calculate base */
			pTempData->degree_base = (sourceData & 0x7ff) >> 4;
    1044:	cb 01       	movw	r24, r22
    1046:	97 70       	andi	r25, 0x07	; 7
    1048:	92 95       	swap	r25
    104a:	82 95       	swap	r24
    104c:	8f 70       	andi	r24, 0x0F	; 15
    104e:	89 27       	eor	r24, r25
    1050:	9f 70       	andi	r25, 0x0F	; 15
    1052:	89 27       	eor	r24, r25
    1054:	81 83       	std	Z+1, r24	; 0x01
			
			/* Calculate mantissa */
			pTempData->degree_mantissa = (sourceData & 0xf) * 625;
    1056:	6f 70       	andi	r22, 0x0F	; 15
    1058:	70 70       	andi	r23, 0x00	; 0
    105a:	21 e7       	ldi	r18, 0x71	; 113
    105c:	32 e0       	ldi	r19, 0x02	; 2
    105e:	62 9f       	mul	r22, r18
    1060:	c0 01       	movw	r24, r0
    1062:	63 9f       	mul	r22, r19
    1064:	90 0d       	add	r25, r0
    1066:	72 9f       	mul	r23, r18
    1068:	90 0d       	add	r25, r0
    106a:	11 24       	eor	r1, r1
    106c:	93 83       	std	Z+3, r25	; 0x03
    106e:	82 83       	std	Z+2, r24	; 0x02
    1070:	08 95       	ret

00001072 <power_monitor_init>:
static uint8_t voltage_compensation = 0;

void power_monitor_init()
{
	/* Enable ADC */
	ADCSRA |= (1 << ADEN);
    1072:	37 9a       	sbi	0x06, 7	; 6
	/* ADC-1 */
	ADMUX = (1<<REFS1)|(1<<REFS0)|(1<<MUX0);
    1074:	81 ec       	ldi	r24, 0xC1	; 193
    1076:	87 b9       	out	0x07, r24	; 7
}
    1078:	08 95       	ret

0000107a <power_monitor_get_voltage>:
	
	/* To start conversion write 1 to ADSC. It will be cleared by hardware when the conversion is completed. */
	/* Read ADCL at first. Once it is read ADC is blocked until ADCH is read. This is to ensure that a result of the same conversion is read */

	/* Start conversation */
	ADCSRA |=(1<<ADSC);
    107a:	36 9a       	sbi	0x06, 6	; 6
 
	/* Wait for some time (it takes about 18 ADC cycles */
	while ((ADCSRA &_BV(ADIF))==0x00) ;    
    107c:	34 9b       	sbis	0x06, 4	; 6
    107e:	fe cf       	rjmp	.-4      	; 0x107c <power_monitor_get_voltage+0x2>
 
	/* Read result */
	voltage = ADCL;
    1080:	24 b1       	in	r18, 0x04	; 4
    1082:	30 e0       	ldi	r19, 0x00	; 0
	voltage |= ADCH<<8;
    1084:	45 b1       	in	r20, 0x05	; 5
    1086:	94 2f       	mov	r25, r20
    1088:	80 e0       	ldi	r24, 0x00	; 0
    108a:	28 2b       	or	r18, r24
    108c:	39 2b       	or	r19, r25
	
	// Skip the last two bits to digitally cancel noise
	//result &= 0xFFFC;
	
	/* Calculate voltage */
	return voltage + voltage_compensation;
    108e:	80 91 b5 00 	lds	r24, 0x00B5
    1092:	28 0f       	add	r18, r24
    1094:	31 1d       	adc	r19, r1
}
    1096:	82 2f       	mov	r24, r18
    1098:	93 2f       	mov	r25, r19
    109a:	08 95       	ret

0000109c <power_monitor_set_voltage_compensation>:

void power_monitor_set_voltage_compensation(uint8_t compensation)
{
	voltage_compensation = compensation;
    109c:	80 93 b5 00 	sts	0x00B5, r24
    10a0:	08 95       	ret

000010a2 <tach_states_set_state>:
		state_side_light_switch_exit,
		state_side_light_switch_event_handler},		
};

void tach_states_set_state(TACH_STATE_ID_T state_id)
{
    10a2:	1f 93       	push	r17
    10a4:	18 2f       	mov	r17, r24
	/* Check if appropriate state ID exists */
	if ((state_id <= TACH_STATE_NO_STATE) || (state_id >= TACH_STATE_STATE_MAX))
    10a6:	81 50       	subi	r24, 0x01	; 1
    10a8:	83 30       	cpi	r24, 0x03	; 3
    10aa:	38 f5       	brcc	.+78     	; 0x10fa <tach_states_set_state+0x58>
		return;
	
	/* If it is the same state - no need to exit and then re-init */
	if (state_id != s_current_state)
    10ac:	e0 91 b6 00 	lds	r30, 0x00B6
    10b0:	1e 17       	cp	r17, r30
    10b2:	19 f1       	breq	.+70     	; 0x10fa <tach_states_set_state+0x58>
	{
		/* Check whether we have an active state. Tear it down if necessary */
		if (TACH_STATE_NO_STATE != s_current_state)
    10b4:	ee 23       	and	r30, r30
    10b6:	79 f0       	breq	.+30     	; 0x10d6 <tach_states_set_state+0x34>
		{
			s_states[s_current_state].state_exit(pCurrentStateBuf);
    10b8:	f0 e0       	ldi	r31, 0x00	; 0
    10ba:	ee 0f       	add	r30, r30
    10bc:	ff 1f       	adc	r31, r31
    10be:	ee 0f       	add	r30, r30
    10c0:	ff 1f       	adc	r31, r31
    10c2:	ee 0f       	add	r30, r30
    10c4:	ff 1f       	adc	r31, r31
    10c6:	e0 5a       	subi	r30, 0xA0	; 160
    10c8:	ff 4f       	sbci	r31, 0xFF	; 255
    10ca:	04 80       	ldd	r0, Z+4	; 0x04
    10cc:	f5 81       	ldd	r31, Z+5	; 0x05
    10ce:	e0 2d       	mov	r30, r0
    10d0:	80 e0       	ldi	r24, 0x00	; 0
    10d2:	90 e0       	ldi	r25, 0x00	; 0
    10d4:	09 95       	icall
		}
	
		/* Init the new state */
		s_current_state = state_id;
    10d6:	10 93 b6 00 	sts	0x00B6, r17
		s_states[s_current_state].state_enter(pCurrentStateBuf);
    10da:	e1 2f       	mov	r30, r17
    10dc:	f0 e0       	ldi	r31, 0x00	; 0
    10de:	ee 0f       	add	r30, r30
    10e0:	ff 1f       	adc	r31, r31
    10e2:	ee 0f       	add	r30, r30
    10e4:	ff 1f       	adc	r31, r31
    10e6:	ee 0f       	add	r30, r30
    10e8:	ff 1f       	adc	r31, r31
    10ea:	e0 5a       	subi	r30, 0xA0	; 160
    10ec:	ff 4f       	sbci	r31, 0xFF	; 255
    10ee:	02 80       	ldd	r0, Z+2	; 0x02
    10f0:	f3 81       	ldd	r31, Z+3	; 0x03
    10f2:	e0 2d       	mov	r30, r0
    10f4:	80 e0       	ldi	r24, 0x00	; 0
    10f6:	90 e0       	ldi	r25, 0x00	; 0
    10f8:	09 95       	icall
	}
}
    10fa:	1f 91       	pop	r17
    10fc:	08 95       	ret

000010fe <tach_states_schedule_state>:

void tach_states_schedule_state(TACH_STATE_ID_T state_id)
{
	s_scheduled_state = state_id;
    10fe:	80 93 b7 00 	sts	0x00B7, r24
}
    1102:	08 95       	ret

00001104 <tach_states_get_next_state>:

TACH_STATE_ID_T tach_states_get_next_state()
{
	TACH_STATE_ID_T next_state = s_current_state + 1;
    1104:	80 91 b6 00 	lds	r24, 0x00B6
    1108:	8f 5f       	subi	r24, 0xFF	; 255
	
	if (TACH_STATE_STATE_MAX == next_state)
    110a:	84 30       	cpi	r24, 0x04	; 4
    110c:	09 f4       	brne	.+2      	; 0x1110 <tach_states_get_next_state+0xc>
	{
		/* Start from the beginning */
		next_state = TACH_STATE_NO_STATE + 1;
    110e:	81 e0       	ldi	r24, 0x01	; 1
	}
	
	return next_state;
}
    1110:	08 95       	ret

00001112 <tach_states_get_prev_state>:

TACH_STATE_ID_T tach_states_get_prev_state()
{
	TACH_STATE_ID_T prev_state = s_current_state - 1;
    1112:	80 91 b6 00 	lds	r24, 0x00B6
    1116:	81 50       	subi	r24, 0x01	; 1
	
	if (TACH_STATE_NO_STATE == prev_state)
    1118:	09 f4       	brne	.+2      	; 0x111c <tach_states_get_prev_state+0xa>
	{
		/* Jump to the last state  */
		prev_state = TACH_STATE_STATE_MAX - 1;
    111a:	83 e0       	ldi	r24, 0x03	; 3
	}
	
	return prev_state;
}
    111c:	08 95       	ret

0000111e <tach_states_get_scheduled_state>:

TACH_STATE_ID_T tach_states_get_scheduled_state()
{
	TACH_STATE_ID_T scheduled_state = s_scheduled_state;
    111e:	80 91 b7 00 	lds	r24, 0x00B7
	s_scheduled_state = TACH_STATE_NO_STATE;
    1122:	10 92 b7 00 	sts	0x00B7, r1
	return scheduled_state;
}
    1126:	08 95       	ret

00001128 <tach_states_dispatch_event>:

void tach_states_dispatch_event(uint8_t event, void *data)
{
	/* Check if any state is set */
	if (s_current_state == TACH_STATE_NO_STATE) 
    1128:	e0 91 b6 00 	lds	r30, 0x00B6
    112c:	ee 23       	and	r30, r30
    112e:	69 f0       	breq	.+26     	; 0x114a <tach_states_dispatch_event+0x22>
		return;
	
	/* Dispatch event to current state */
	s_states[s_current_state].state_event_handler(event, data);
    1130:	f0 e0       	ldi	r31, 0x00	; 0
    1132:	ee 0f       	add	r30, r30
    1134:	ff 1f       	adc	r31, r31
    1136:	ee 0f       	add	r30, r30
    1138:	ff 1f       	adc	r31, r31
    113a:	ee 0f       	add	r30, r30
    113c:	ff 1f       	adc	r31, r31
    113e:	e0 5a       	subi	r30, 0xA0	; 160
    1140:	ff 4f       	sbci	r31, 0xFF	; 255
    1142:	06 80       	ldd	r0, Z+6	; 0x06
    1144:	f7 81       	ldd	r31, Z+7	; 0x07
    1146:	e0 2d       	mov	r30, r0
    1148:	09 95       	icall
    114a:	08 95       	ret

0000114c <state_main_screen_state_enter>:
#include "states.h"
#include "power_monitor.h"

void state_main_screen_state_enter(void *pStateBuf)
{
	displayClear();
    114c:	0e 94 c1 01 	call	0x382	; 0x382 <displayClear>
}
    1150:	08 95       	ret

00001152 <state_main_screen_state_exit>:

void state_main_screen_state_exit(void *pStateBuf)
{
	
}
    1152:	08 95       	ret

00001154 <state_main_screen_state_event_handler>:


void state_main_screen_state_event_handler(uint8_t event, void *pStateBuf)
{	
    1154:	0f 93       	push	r16
    1156:	1f 93       	push	r17
    1158:	cf 93       	push	r28
    115a:	df 93       	push	r29
	char *out_buf = NULL;
	uint16_t voltage = 0;
	
	switch (event)
    115c:	81 30       	cpi	r24, 0x01	; 1
    115e:	09 f4       	brne	.+2      	; 0x1162 <state_main_screen_state_event_handler+0xe>
    1160:	45 c0       	rjmp	.+138    	; 0x11ec <state_main_screen_state_event_handler+0x98>
    1162:	81 30       	cpi	r24, 0x01	; 1
    1164:	20 f0       	brcs	.+8      	; 0x116e <state_main_screen_state_event_handler+0x1a>
    1166:	82 30       	cpi	r24, 0x02	; 2
    1168:	09 f0       	breq	.+2      	; 0x116c <state_main_screen_state_event_handler+0x18>
    116a:	49 c0       	rjmp	.+146    	; 0x11fe <state_main_screen_state_event_handler+0xaa>
    116c:	44 c0       	rjmp	.+136    	; 0x11f6 <state_main_screen_state_event_handler+0xa2>
	{
		case TACH_EVENT_REDRAW_SCREEN:
			voltage = power_monitor_get_voltage();
    116e:	0e 94 3d 08 	call	0x107a	; 0x107a <power_monitor_get_voltage>
    1172:	ec 01       	movw	r28, r24
			out_buf = (char*) malloc(17);
    1174:	81 e1       	ldi	r24, 0x11	; 17
    1176:	90 e0       	ldi	r25, 0x00	; 0
    1178:	0e 94 76 0b 	call	0x16ec	; 0x16ec <malloc>
    117c:	08 2f       	mov	r16, r24
    117e:	19 2f       	mov	r17, r25
			snprintf(out_buf, 16, "%.2u.%.2uV                 ", voltage/66, voltage % 66);
    1180:	8d b7       	in	r24, 0x3d	; 61
    1182:	9e b7       	in	r25, 0x3e	; 62
    1184:	0a 97       	sbiw	r24, 0x0a	; 10
    1186:	0f b6       	in	r0, 0x3f	; 63
    1188:	f8 94       	cli
    118a:	9e bf       	out	0x3e, r25	; 62
    118c:	0f be       	out	0x3f, r0	; 63
    118e:	8d bf       	out	0x3d, r24	; 61
    1190:	ed b7       	in	r30, 0x3d	; 61
    1192:	fe b7       	in	r31, 0x3e	; 62
    1194:	31 96       	adiw	r30, 0x01	; 1
    1196:	ad b7       	in	r26, 0x3d	; 61
    1198:	be b7       	in	r27, 0x3e	; 62
    119a:	11 96       	adiw	r26, 0x01	; 1
    119c:	0c 93       	st	X, r16
    119e:	11 83       	std	Z+1, r17	; 0x01
    11a0:	80 e1       	ldi	r24, 0x10	; 16
    11a2:	90 e0       	ldi	r25, 0x00	; 0
    11a4:	93 83       	std	Z+3, r25	; 0x03
    11a6:	82 83       	std	Z+2, r24	; 0x02
    11a8:	80 e8       	ldi	r24, 0x80	; 128
    11aa:	90 e0       	ldi	r25, 0x00	; 0
    11ac:	95 83       	std	Z+5, r25	; 0x05
    11ae:	84 83       	std	Z+4, r24	; 0x04
    11b0:	ce 01       	movw	r24, r28
    11b2:	62 e4       	ldi	r22, 0x42	; 66
    11b4:	70 e0       	ldi	r23, 0x00	; 0
    11b6:	0e 94 62 0b 	call	0x16c4	; 0x16c4 <__udivmodhi4>
    11ba:	77 83       	std	Z+7, r23	; 0x07
    11bc:	66 83       	std	Z+6, r22	; 0x06
    11be:	91 87       	std	Z+9, r25	; 0x09
    11c0:	80 87       	std	Z+8, r24	; 0x08
    11c2:	0e 94 b9 0c 	call	0x1972	; 0x1972 <snprintf>
			displayPrintLine("REdRAW", out_buf);
    11c6:	8d b7       	in	r24, 0x3d	; 61
    11c8:	9e b7       	in	r25, 0x3e	; 62
    11ca:	0a 96       	adiw	r24, 0x0a	; 10
    11cc:	0f b6       	in	r0, 0x3f	; 63
    11ce:	f8 94       	cli
    11d0:	9e bf       	out	0x3e, r25	; 62
    11d2:	0f be       	out	0x3f, r0	; 63
    11d4:	8d bf       	out	0x3d, r24	; 61
    11d6:	8c e9       	ldi	r24, 0x9C	; 156
    11d8:	90 e0       	ldi	r25, 0x00	; 0
    11da:	60 2f       	mov	r22, r16
    11dc:	71 2f       	mov	r23, r17
    11de:	0e 94 d8 02 	call	0x5b0	; 0x5b0 <displayPrintLine>
			free(out_buf);
    11e2:	80 2f       	mov	r24, r16
    11e4:	91 2f       	mov	r25, r17
    11e6:	0e 94 10 0c 	call	0x1820	; 0x1820 <free>
			break;
    11ea:	09 c0       	rjmp	.+18     	; 0x11fe <state_main_screen_state_event_handler+0xaa>
		case TACH_EVENT_ENCODER_RIGHT:
			/* Schedule next state */
			tach_states_schedule_state(tach_states_get_next_state());
    11ec:	0e 94 82 08 	call	0x1104	; 0x1104 <tach_states_get_next_state>
    11f0:	0e 94 7f 08 	call	0x10fe	; 0x10fe <tach_states_schedule_state>
			break;
    11f4:	04 c0       	rjmp	.+8      	; 0x11fe <state_main_screen_state_event_handler+0xaa>
		case TACH_EVENT_ENCODER_LEFT:
			/* Schedule prev state */
			tach_states_schedule_state(tach_states_get_prev_state());			
    11f6:	0e 94 89 08 	call	0x1112	; 0x1112 <tach_states_get_prev_state>
    11fa:	0e 94 7f 08 	call	0x10fe	; 0x10fe <tach_states_schedule_state>
			break;			
		default:
			break;				
	}	
    11fe:	df 91       	pop	r29
    1200:	cf 91       	pop	r28
    1202:	1f 91       	pop	r17
    1204:	0f 91       	pop	r16
    1206:	08 95       	ret

00001208 <state_side_light_switch_enter>:

static uint8_t sidelight = 1;

void state_side_light_switch_enter(void *pStateBuf)
{
	displayClear();
    1208:	0e 94 c1 01 	call	0x382	; 0x382 <displayClear>
}
    120c:	08 95       	ret

0000120e <state_side_light_switch_exit>:

void state_side_light_switch_exit(void *pStateBuf)
{
	
}
    120e:	08 95       	ret

00001210 <state_side_light_switch_event_handler>:


void state_side_light_switch_event_handler(uint8_t event, void *pStateBuf)
{	
    1210:	cf 92       	push	r12
    1212:	df 92       	push	r13
    1214:	ef 92       	push	r14
    1216:	ff 92       	push	r15
    1218:	1f 93       	push	r17
    121a:	cf 93       	push	r28
    121c:	df 93       	push	r29
    121e:	18 2f       	mov	r17, r24
	char* side_light_str_tmp = utils_read_string_from_progmem(side_light_str);
    1220:	8c e1       	ldi	r24, 0x1C	; 28
    1222:	91 e0       	ldi	r25, 0x01	; 1
    1224:	0e 94 d3 0a 	call	0x15a6	; 0x15a6 <utils_read_string_from_progmem>
    1228:	ec 01       	movw	r28, r24
	char* side_light_off_tmp = utils_read_string_from_progmem(side_light_off_str);
    122a:	8b e2       	ldi	r24, 0x2B	; 43
    122c:	91 e0       	ldi	r25, 0x01	; 1
    122e:	0e 94 d3 0a 	call	0x15a6	; 0x15a6 <utils_read_string_from_progmem>
    1232:	6c 01       	movw	r12, r24
	char* side_light_on_tmp = utils_read_string_from_progmem(side_light_on_str);
    1234:	8a e3       	ldi	r24, 0x3A	; 58
    1236:	91 e0       	ldi	r25, 0x01	; 1
    1238:	0e 94 d3 0a 	call	0x15a6	; 0x15a6 <utils_read_string_from_progmem>
    123c:	7c 01       	movw	r14, r24
	switch (event)
    123e:	11 30       	cpi	r17, 0x01	; 1
    1240:	d1 f0       	breq	.+52     	; 0x1276 <state_side_light_switch_event_handler+0x66>
    1242:	11 30       	cpi	r17, 0x01	; 1
    1244:	58 f0       	brcs	.+22     	; 0x125c <state_side_light_switch_event_handler+0x4c>
    1246:	12 30       	cpi	r17, 0x02	; 2
    1248:	d9 f0       	breq	.+54     	; 0x1280 <state_side_light_switch_event_handler+0x70>
    124a:	13 30       	cpi	r17, 0x03	; 3
    124c:	e9 f4       	brne	.+58     	; 0x1288 <state_side_light_switch_event_handler+0x78>
	{
		case TACH_EVENT_ENCODER_BUTTON_PRESSED:
			/* Switch state of the top light */
			sidelight = (sidelight == 0 ? 1 : 0);
    124e:	81 e0       	ldi	r24, 0x01	; 1
    1250:	90 91 a3 00 	lds	r25, 0x00A3
    1254:	91 11       	cpse	r25, r1
    1256:	80 e0       	ldi	r24, 0x00	; 0
    1258:	80 93 a3 00 	sts	0x00A3, r24
		
			/* do not break here to redraw screen immediately */				
		case TACH_EVENT_REDRAW_SCREEN:		
			displayPrintLine(side_light_str_tmp, (sidelight == 0 ? side_light_off_tmp : side_light_on_tmp));
    125c:	80 91 a3 00 	lds	r24, 0x00A3
    1260:	88 23       	and	r24, r24
    1262:	19 f4       	brne	.+6      	; 0x126a <state_side_light_switch_event_handler+0x5a>
    1264:	6c 2d       	mov	r22, r12
    1266:	7d 2d       	mov	r23, r13
    1268:	02 c0       	rjmp	.+4      	; 0x126e <state_side_light_switch_event_handler+0x5e>
    126a:	6e 2d       	mov	r22, r14
    126c:	7f 2d       	mov	r23, r15
    126e:	ce 01       	movw	r24, r28
    1270:	0e 94 d8 02 	call	0x5b0	; 0x5b0 <displayPrintLine>
			break;
    1274:	09 c0       	rjmp	.+18     	; 0x1288 <state_side_light_switch_event_handler+0x78>
		case TACH_EVENT_ENCODER_RIGHT:
			/* Schedule next state */
			tach_states_schedule_state(tach_states_get_next_state());
    1276:	0e 94 82 08 	call	0x1104	; 0x1104 <tach_states_get_next_state>
    127a:	0e 94 7f 08 	call	0x10fe	; 0x10fe <tach_states_schedule_state>
			break;
    127e:	04 c0       	rjmp	.+8      	; 0x1288 <state_side_light_switch_event_handler+0x78>
		case TACH_EVENT_ENCODER_LEFT:
			/* Schedule prev state */
			tach_states_schedule_state(tach_states_get_prev_state());		
    1280:	0e 94 89 08 	call	0x1112	; 0x1112 <tach_states_get_prev_state>
    1284:	0e 94 7f 08 	call	0x10fe	; 0x10fe <tach_states_schedule_state>
			break;		
		default:
			break;				
	}	
	
	if (NULL != side_light_str_tmp) 
    1288:	20 97       	sbiw	r28, 0x00	; 0
    128a:	19 f0       	breq	.+6      	; 0x1292 <state_side_light_switch_event_handler+0x82>
	{
		free(side_light_str_tmp);
    128c:	ce 01       	movw	r24, r28
    128e:	0e 94 10 0c 	call	0x1820	; 0x1820 <free>
	}
	if (NULL != side_light_off_tmp) 
    1292:	c1 14       	cp	r12, r1
    1294:	d1 04       	cpc	r13, r1
    1296:	19 f0       	breq	.+6      	; 0x129e <state_side_light_switch_event_handler+0x8e>
	{
		free(side_light_off_tmp);
    1298:	c6 01       	movw	r24, r12
    129a:	0e 94 10 0c 	call	0x1820	; 0x1820 <free>
	}
	if (NULL != side_light_on_tmp) 
    129e:	e1 14       	cp	r14, r1
    12a0:	f1 04       	cpc	r15, r1
    12a2:	19 f0       	breq	.+6      	; 0x12aa <state_side_light_switch_event_handler+0x9a>
	{
		free(side_light_on_tmp);
    12a4:	c7 01       	movw	r24, r14
    12a6:	0e 94 10 0c 	call	0x1820	; 0x1820 <free>
	}		
    12aa:	df 91       	pop	r29
    12ac:	cf 91       	pop	r28
    12ae:	1f 91       	pop	r17
    12b0:	ff 90       	pop	r15
    12b2:	ef 90       	pop	r14
    12b4:	df 90       	pop	r13
    12b6:	cf 90       	pop	r12
    12b8:	08 95       	ret

000012ba <state_top_light_switch_enter>:

static uint8_t toplight = 1;

void state_top_light_switch_enter(void *pStateBuf)
{
	displayClear();
    12ba:	0e 94 c1 01 	call	0x382	; 0x382 <displayClear>
}
    12be:	08 95       	ret

000012c0 <state_top_light_switch_exit>:

void state_top_light_switch_exit(void *pStateBuf)
{
	
}
    12c0:	08 95       	ret

000012c2 <state_top_light_switch_event_handler>:


void state_top_light_switch_event_handler(uint8_t event, void *pStateBuf)
{	
    12c2:	cf 92       	push	r12
    12c4:	df 92       	push	r13
    12c6:	ef 92       	push	r14
    12c8:	ff 92       	push	r15
    12ca:	1f 93       	push	r17
    12cc:	cf 93       	push	r28
    12ce:	df 93       	push	r29
    12d0:	18 2f       	mov	r17, r24
	char* top_light_str_tmp = utils_read_string_from_progmem(top_light_str);
    12d2:	88 e4       	ldi	r24, 0x48	; 72
    12d4:	91 e0       	ldi	r25, 0x01	; 1
    12d6:	0e 94 d3 0a 	call	0x15a6	; 0x15a6 <utils_read_string_from_progmem>
    12da:	ec 01       	movw	r28, r24
	char* top_light_off_tmp = utils_read_string_from_progmem(top_light_off_str);
    12dc:	87 e5       	ldi	r24, 0x57	; 87
    12de:	91 e0       	ldi	r25, 0x01	; 1
    12e0:	0e 94 d3 0a 	call	0x15a6	; 0x15a6 <utils_read_string_from_progmem>
    12e4:	6c 01       	movw	r12, r24
	char* top_light_on_tmp = utils_read_string_from_progmem(top_light_on_str);
    12e6:	85 e6       	ldi	r24, 0x65	; 101
    12e8:	91 e0       	ldi	r25, 0x01	; 1
    12ea:	0e 94 d3 0a 	call	0x15a6	; 0x15a6 <utils_read_string_from_progmem>
    12ee:	7c 01       	movw	r14, r24
	switch (event)
    12f0:	11 30       	cpi	r17, 0x01	; 1
    12f2:	d1 f0       	breq	.+52     	; 0x1328 <state_top_light_switch_event_handler+0x66>
    12f4:	11 30       	cpi	r17, 0x01	; 1
    12f6:	58 f0       	brcs	.+22     	; 0x130e <state_top_light_switch_event_handler+0x4c>
    12f8:	12 30       	cpi	r17, 0x02	; 2
    12fa:	d9 f0       	breq	.+54     	; 0x1332 <state_top_light_switch_event_handler+0x70>
    12fc:	13 30       	cpi	r17, 0x03	; 3
    12fe:	e9 f4       	brne	.+58     	; 0x133a <state_top_light_switch_event_handler+0x78>
	{
		case TACH_EVENT_ENCODER_BUTTON_PRESSED:
			/* Switch state of the top light */
			toplight = (toplight == 0 ? 1 : 0);
    1300:	81 e0       	ldi	r24, 0x01	; 1
    1302:	90 91 a4 00 	lds	r25, 0x00A4
    1306:	91 11       	cpse	r25, r1
    1308:	80 e0       	ldi	r24, 0x00	; 0
    130a:	80 93 a4 00 	sts	0x00A4, r24
		
			/* do not break here to redraw screen immediatelly */	
		case TACH_EVENT_REDRAW_SCREEN:		
			displayPrintLine(top_light_str_tmp, (toplight == 0 ? top_light_off_tmp : top_light_on_tmp));
    130e:	80 91 a4 00 	lds	r24, 0x00A4
    1312:	88 23       	and	r24, r24
    1314:	19 f4       	brne	.+6      	; 0x131c <state_top_light_switch_event_handler+0x5a>
    1316:	6c 2d       	mov	r22, r12
    1318:	7d 2d       	mov	r23, r13
    131a:	02 c0       	rjmp	.+4      	; 0x1320 <state_top_light_switch_event_handler+0x5e>
    131c:	6e 2d       	mov	r22, r14
    131e:	7f 2d       	mov	r23, r15
    1320:	ce 01       	movw	r24, r28
    1322:	0e 94 d8 02 	call	0x5b0	; 0x5b0 <displayPrintLine>
			break;
    1326:	09 c0       	rjmp	.+18     	; 0x133a <state_top_light_switch_event_handler+0x78>
		case TACH_EVENT_ENCODER_RIGHT:
			/* Schedule next state */
			tach_states_schedule_state(tach_states_get_next_state());
    1328:	0e 94 82 08 	call	0x1104	; 0x1104 <tach_states_get_next_state>
    132c:	0e 94 7f 08 	call	0x10fe	; 0x10fe <tach_states_schedule_state>
			break;
    1330:	04 c0       	rjmp	.+8      	; 0x133a <state_top_light_switch_event_handler+0x78>
		case TACH_EVENT_ENCODER_LEFT:
			/* Schedule prev state */
			tach_states_schedule_state(tach_states_get_prev_state());		
    1332:	0e 94 89 08 	call	0x1112	; 0x1112 <tach_states_get_prev_state>
    1336:	0e 94 7f 08 	call	0x10fe	; 0x10fe <tach_states_schedule_state>
			break;		
		default:
			break;				
	}	
	
	if (NULL != top_light_str_tmp) 
    133a:	20 97       	sbiw	r28, 0x00	; 0
    133c:	19 f0       	breq	.+6      	; 0x1344 <state_top_light_switch_event_handler+0x82>
	{
		free(top_light_str_tmp);
    133e:	ce 01       	movw	r24, r28
    1340:	0e 94 10 0c 	call	0x1820	; 0x1820 <free>
	}
	if (NULL != top_light_off_tmp) 
    1344:	c1 14       	cp	r12, r1
    1346:	d1 04       	cpc	r13, r1
    1348:	19 f0       	breq	.+6      	; 0x1350 <state_top_light_switch_event_handler+0x8e>
	{
		free(top_light_off_tmp);
    134a:	c6 01       	movw	r24, r12
    134c:	0e 94 10 0c 	call	0x1820	; 0x1820 <free>
	}
	if (NULL != top_light_on_tmp) 
    1350:	e1 14       	cp	r14, r1
    1352:	f1 04       	cpc	r15, r1
    1354:	19 f0       	breq	.+6      	; 0x135c <state_top_light_switch_event_handler+0x9a>
	{
		free(top_light_on_tmp);
    1356:	c7 01       	movw	r24, r14
    1358:	0e 94 10 0c 	call	0x1820	; 0x1820 <free>
	}		
    135c:	df 91       	pop	r29
    135e:	cf 91       	pop	r28
    1360:	1f 91       	pop	r17
    1362:	ff 90       	pop	r15
    1364:	ef 90       	pop	r14
    1366:	df 90       	pop	r13
    1368:	cf 90       	pop	r12
    136a:	08 95       	ret

0000136c <main>:
uint32_t tach_pulse_count = 0;
uint32_t total_pulse_count = 0;
uint32_t RPM_3 = 0;

int main(void)
{
    136c:	1f 93       	push	r17
	uint8_t redraw_cycle = 0; /* Used to count sleep cycles to redraw screen every 0,5 sec */
	TACH_STATE_ID_T scheduled_state; /* Used to store scheduled state */
	
	power_monitor_init();
    136e:	0e 94 39 08 	call	0x1072	; 0x1072 <power_monitor_init>
	power_monitor_set_voltage_compensation(VOLTAGE_COMPENSATION);
    1372:	86 e1       	ldi	r24, 0x16	; 22
    1374:	0e 94 4e 08 	call	0x109c	; 0x109c <power_monitor_set_voltage_compensation>
	
	encoder_monitor_init();
    1378:	0e 94 f7 02 	call	0x5ee	; 0x5ee <encoder_monitor_init>
	
	/* Beeper used the same timer as encoder monitor, therefore
	 * sound will only work together wil encoder monitor and should
	 * be initialized only after encoder */
	beeper_init();
    137c:	0e 94 d9 00 	call	0x1b2	; 0x1b2 <beeper_init>
//	one_wire_bus_data_t *pBus;
	//uint8_t sound_freq = 0;
	
	/* NEVER PULL-UP PD7 as it is GND'ed */
	
	initDisplay();
    1380:	0e 94 d0 01 	call	0x3a0	; 0x3a0 <initDisplay>
	displayClear();
    1384:	0e 94 c1 01 	call	0x382	; 0x382 <displayClear>
	display_set_backlight(DISPLAY_BACKLIGHT_ON);
    1388:	84 e6       	ldi	r24, 0x64	; 100
    138a:	0e 94 15 01 	call	0x22a	; 0x22a <display_set_backlight>
	
	/* Initialize 1-wire bus */
//	pBus = 	one_wire_initialize_bus(ONE_WIRE_PORT_A, PA4);
	
	/* Show the main screen on start-up */
	tach_states_set_state(TACH_STATE_MAIN_SCREEN);
    138e:	81 e0       	ldi	r24, 0x01	; 1
    1390:	0e 94 51 08 	call	0x10a2	; 0x10a2 <tach_states_set_state>

	sei();
    1394:	78 94       	sei
uint32_t total_pulse_count = 0;
uint32_t RPM_3 = 0;

int main(void)
{
	uint8_t redraw_cycle = 0; /* Used to count sleep cycles to redraw screen every 0,5 sec */
    1396:	10 e0       	ldi	r17, 0x00	; 0
    {		
		
		/* Main loop */
		
		/* Get current state to update screen every 0.5 sec */
		if (50 == redraw_cycle)
    1398:	12 33       	cpi	r17, 0x32	; 50
    139a:	39 f4       	brne	.+14     	; 0x13aa <main+0x3e>
		{
			tach_states_dispatch_event(TACH_EVENT_REDRAW_SCREEN, NULL);	
    139c:	80 e0       	ldi	r24, 0x00	; 0
    139e:	60 e0       	ldi	r22, 0x00	; 0
    13a0:	70 e0       	ldi	r23, 0x00	; 0
    13a2:	0e 94 94 08 	call	0x1128	; 0x1128 <tach_states_dispatch_event>
			redraw_cycle = 0;
    13a6:	10 e0       	ldi	r17, 0x00	; 0
    13a8:	01 c0       	rjmp	.+2      	; 0x13ac <main+0x40>
		} 
		else 
		{
			redraw_cycle++;
    13aa:	1f 5f       	subi	r17, 0xFF	; 255
		}
		
		/* Check if any Encoder events happened */
		switch(encoder_monitor_get_last_action())
    13ac:	0e 94 a2 03 	call	0x744	; 0x744 <encoder_monitor_get_last_action>
    13b0:	82 30       	cpi	r24, 0x02	; 2
    13b2:	81 f0       	breq	.+32     	; 0x13d4 <main+0x68>
    13b4:	83 30       	cpi	r24, 0x03	; 3
    13b6:	d1 f0       	breq	.+52     	; 0x13ec <main+0x80>
    13b8:	81 30       	cpi	r24, 0x01	; 1
    13ba:	19 f5       	brne	.+70     	; 0x1402 <main+0x96>
		{
			case ENCODER_ACTION_RIGHT:
				beeper_play_tone(BEEPER_FREQ_70, 40);
    13bc:	86 e4       	ldi	r24, 0x46	; 70
    13be:	90 e0       	ldi	r25, 0x00	; 0
    13c0:	68 e2       	ldi	r22, 0x28	; 40
    13c2:	70 e0       	ldi	r23, 0x00	; 0
    13c4:	0e 94 f8 00 	call	0x1f0	; 0x1f0 <beeper_play_tone>
				tach_states_dispatch_event(TACH_EVENT_ENCODER_RIGHT , NULL);
    13c8:	81 e0       	ldi	r24, 0x01	; 1
    13ca:	60 e0       	ldi	r22, 0x00	; 0
    13cc:	70 e0       	ldi	r23, 0x00	; 0
    13ce:	0e 94 94 08 	call	0x1128	; 0x1128 <tach_states_dispatch_event>
				break;
    13d2:	17 c0       	rjmp	.+46     	; 0x1402 <main+0x96>
			case ENCODER_ACTION_LEFT:
				beeper_play_tone(BEEPER_FREQ_70, 40);
    13d4:	86 e4       	ldi	r24, 0x46	; 70
    13d6:	90 e0       	ldi	r25, 0x00	; 0
    13d8:	68 e2       	ldi	r22, 0x28	; 40
    13da:	70 e0       	ldi	r23, 0x00	; 0
    13dc:	0e 94 f8 00 	call	0x1f0	; 0x1f0 <beeper_play_tone>
				tach_states_dispatch_event(TACH_EVENT_ENCODER_LEFT , NULL);
    13e0:	82 e0       	ldi	r24, 0x02	; 2
    13e2:	60 e0       	ldi	r22, 0x00	; 0
    13e4:	70 e0       	ldi	r23, 0x00	; 0
    13e6:	0e 94 94 08 	call	0x1128	; 0x1128 <tach_states_dispatch_event>
				break;
    13ea:	0b c0       	rjmp	.+22     	; 0x1402 <main+0x96>
			case ENCODER_ACTION_BUTTON_PRESSED:
				beeper_play_tone(BEEPER_FREQ_60, 400);
    13ec:	8c e3       	ldi	r24, 0x3C	; 60
    13ee:	90 e0       	ldi	r25, 0x00	; 0
    13f0:	60 e9       	ldi	r22, 0x90	; 144
    13f2:	71 e0       	ldi	r23, 0x01	; 1
    13f4:	0e 94 f8 00 	call	0x1f0	; 0x1f0 <beeper_play_tone>
				tach_states_dispatch_event(TACH_EVENT_ENCODER_BUTTON_PRESSED , NULL);
    13f8:	83 e0       	ldi	r24, 0x03	; 3
    13fa:	60 e0       	ldi	r22, 0x00	; 0
    13fc:	70 e0       	ldi	r23, 0x00	; 0
    13fe:	0e 94 94 08 	call	0x1128	; 0x1128 <tach_states_dispatch_event>
			default:
				break;
		}
		
		/* Check if any state switch is scheduled */
		scheduled_state = tach_states_get_scheduled_state();
    1402:	0e 94 8f 08 	call	0x111e	; 0x111e <tach_states_get_scheduled_state>
		if (TACH_STATE_NO_STATE != scheduled_state)
    1406:	88 23       	and	r24, r24
    1408:	41 f0       	breq	.+16     	; 0x141a <main+0xae>
		{
			tach_states_set_state(scheduled_state);
    140a:	0e 94 51 08 	call	0x10a2	; 0x10a2 <tach_states_set_state>
			
			/* Immediately redraw the screen to show new state */
			tach_states_dispatch_event(TACH_EVENT_REDRAW_SCREEN, NULL);
    140e:	80 e0       	ldi	r24, 0x00	; 0
    1410:	60 e0       	ldi	r22, 0x00	; 0
    1412:	70 e0       	ldi	r23, 0x00	; 0
    1414:	0e 94 94 08 	call	0x1128	; 0x1128 <tach_states_dispatch_event>
			redraw_cycle = 0;
    1418:	10 e0       	ldi	r17, 0x00	; 0
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
    141a:	8f e3       	ldi	r24, 0x3F	; 63
    141c:	9c e9       	ldi	r25, 0x9C	; 156
    141e:	01 97       	sbiw	r24, 0x01	; 1
    1420:	f1 f7       	brne	.-4      	; 0x141e <main+0xb2>
    1422:	00 c0       	rjmp	.+0      	; 0x1424 <main+0xb8>
    1424:	00 00       	nop
    1426:	b8 cf       	rjmp	.-144    	; 0x1398 <main+0x2c>

00001428 <start_timer0_tach>:

/* Timer0 is used to count Tach impulses */
void start_timer0_tach()
{
	/* WGM01=1 - Clear Timer on Compare mode; 1024 - prescaler */	
	TCCR0 = (1 << WGM01) | (1 << CS02) | (1 << CS00);
    1428:	8d e0       	ldi	r24, 0x0D	; 13
    142a:	83 bf       	out	0x33, r24	; 51
	OCR0 = 0xFF;
    142c:	8f ef       	ldi	r24, 0xFF	; 255
    142e:	8c bf       	out	0x3c, r24	; 60
	TIMSK |= (1 << OCIE0); /* Enable output compare match interrupt */
    1430:	89 b7       	in	r24, 0x39	; 57
    1432:	82 60       	ori	r24, 0x02	; 2
    1434:	89 bf       	out	0x39, r24	; 57
}
    1436:	08 95       	ret

00001438 <stop_timer0_tach>:

void stop_timer0_tach()
{
	TIMSK &= ~(1 << OCIE0); 
    1438:	89 b7       	in	r24, 0x39	; 57
    143a:	8d 7f       	andi	r24, 0xFD	; 253
    143c:	89 bf       	out	0x39, r24	; 57
	TCCR0 = 0;		
    143e:	13 be       	out	0x33, r1	; 51
}
    1440:	08 95       	ret

00001442 <__vector_10>:

ISR(TIMER0_COMP_vect)
{
    1442:	1f 92       	push	r1
    1444:	0f 92       	push	r0
    1446:	0f b6       	in	r0, 0x3f	; 63
    1448:	0f 92       	push	r0
    144a:	11 24       	eor	r1, r1
    144c:	ef 92       	push	r14
    144e:	ff 92       	push	r15
    1450:	0f 93       	push	r16
    1452:	1f 93       	push	r17
    1454:	2f 93       	push	r18
    1456:	3f 93       	push	r19
    1458:	4f 93       	push	r20
    145a:	5f 93       	push	r21
    145c:	6f 93       	push	r22
    145e:	7f 93       	push	r23
    1460:	8f 93       	push	r24
    1462:	9f 93       	push	r25
    1464:	af 93       	push	r26
    1466:	bf 93       	push	r27
    1468:	ef 93       	push	r30
    146a:	ff 93       	push	r31
	/* This is called 61 times a second, i.e. 61 Hz
	  * 16 000 000 (16Mhz sys clock) / 1024 (pre-scaler) / 256 (top) = 61 */

	timer_count++;	
    146c:	80 91 b8 00 	lds	r24, 0x00B8
    1470:	8f 5f       	subi	r24, 0xFF	; 255
    1472:	80 93 b8 00 	sts	0x00B8, r24

	if (timer_count == 61)
    1476:	8d 33       	cpi	r24, 0x3D	; 61
    1478:	b1 f5       	brne	.+108    	; 0x14e6 <__vector_10+0xa4>
	{
		RPM_3 = tach_pulse_count * 60;
    147a:	e0 90 b9 00 	lds	r14, 0x00B9
    147e:	f0 90 ba 00 	lds	r15, 0x00BA
    1482:	00 91 bb 00 	lds	r16, 0x00BB
    1486:	10 91 bc 00 	lds	r17, 0x00BC
    148a:	c8 01       	movw	r24, r16
    148c:	b7 01       	movw	r22, r14
    148e:	2c e3       	ldi	r18, 0x3C	; 60
    1490:	30 e0       	ldi	r19, 0x00	; 0
    1492:	40 e0       	ldi	r20, 0x00	; 0
    1494:	50 e0       	ldi	r21, 0x00	; 0
    1496:	0e 94 43 0b 	call	0x1686	; 0x1686 <__mulsi3>
    149a:	60 93 c1 00 	sts	0x00C1, r22
    149e:	70 93 c2 00 	sts	0x00C2, r23
    14a2:	80 93 c3 00 	sts	0x00C3, r24
    14a6:	90 93 c4 00 	sts	0x00C4, r25
		total_pulse_count += tach_pulse_count;
    14aa:	80 91 bd 00 	lds	r24, 0x00BD
    14ae:	90 91 be 00 	lds	r25, 0x00BE
    14b2:	a0 91 bf 00 	lds	r26, 0x00BF
    14b6:	b0 91 c0 00 	lds	r27, 0x00C0
    14ba:	e8 0e       	add	r14, r24
    14bc:	f9 1e       	adc	r15, r25
    14be:	0a 1f       	adc	r16, r26
    14c0:	1b 1f       	adc	r17, r27
    14c2:	e0 92 bd 00 	sts	0x00BD, r14
    14c6:	f0 92 be 00 	sts	0x00BE, r15
    14ca:	00 93 bf 00 	sts	0x00BF, r16
    14ce:	10 93 c0 00 	sts	0x00C0, r17
		tach_pulse_count = 0;
    14d2:	10 92 b9 00 	sts	0x00B9, r1
    14d6:	10 92 ba 00 	sts	0x00BA, r1
    14da:	10 92 bb 00 	sts	0x00BB, r1
    14de:	10 92 bc 00 	sts	0x00BC, r1
		timer_count = 0;		
    14e2:	10 92 b8 00 	sts	0x00B8, r1
	}
}
    14e6:	ff 91       	pop	r31
    14e8:	ef 91       	pop	r30
    14ea:	bf 91       	pop	r27
    14ec:	af 91       	pop	r26
    14ee:	9f 91       	pop	r25
    14f0:	8f 91       	pop	r24
    14f2:	7f 91       	pop	r23
    14f4:	6f 91       	pop	r22
    14f6:	5f 91       	pop	r21
    14f8:	4f 91       	pop	r20
    14fa:	3f 91       	pop	r19
    14fc:	2f 91       	pop	r18
    14fe:	1f 91       	pop	r17
    1500:	0f 91       	pop	r16
    1502:	ff 90       	pop	r15
    1504:	ef 90       	pop	r14
    1506:	0f 90       	pop	r0
    1508:	0f be       	out	0x3f, r0	; 63
    150a:	0f 90       	pop	r0
    150c:	1f 90       	pop	r1
    150e:	18 95       	reti

00001510 <__vector_4>:

ISR(TIMER2_COMP_vect)
{
    1510:	1f 92       	push	r1
    1512:	0f 92       	push	r0
    1514:	0f b6       	in	r0, 0x3f	; 63
    1516:	0f 92       	push	r0
    1518:	11 24       	eor	r1, r1
    151a:	2f 93       	push	r18
    151c:	3f 93       	push	r19
    151e:	4f 93       	push	r20
    1520:	5f 93       	push	r21
    1522:	6f 93       	push	r22
    1524:	7f 93       	push	r23
    1526:	8f 93       	push	r24
    1528:	9f 93       	push	r25
    152a:	af 93       	push	r26
    152c:	bf 93       	push	r27
    152e:	ef 93       	push	r30
    1530:	ff 93       	push	r31
	encoder_monitor_handle_timer_int();
    1532:	0e 94 ff 02 	call	0x5fe	; 0x5fe <encoder_monitor_handle_timer_int>
	beeper_handle_timer_int();
    1536:	0e 94 03 01 	call	0x206	; 0x206 <beeper_handle_timer_int>
}
    153a:	ff 91       	pop	r31
    153c:	ef 91       	pop	r30
    153e:	bf 91       	pop	r27
    1540:	af 91       	pop	r26
    1542:	9f 91       	pop	r25
    1544:	8f 91       	pop	r24
    1546:	7f 91       	pop	r23
    1548:	6f 91       	pop	r22
    154a:	5f 91       	pop	r21
    154c:	4f 91       	pop	r20
    154e:	3f 91       	pop	r19
    1550:	2f 91       	pop	r18
    1552:	0f 90       	pop	r0
    1554:	0f be       	out	0x3f, r0	; 63
    1556:	0f 90       	pop	r0
    1558:	1f 90       	pop	r1
    155a:	18 95       	reti

0000155c <__vector_1>:

ISR(INT0_vect)
{
    155c:	1f 92       	push	r1
    155e:	0f 92       	push	r0
    1560:	0f b6       	in	r0, 0x3f	; 63
    1562:	0f 92       	push	r0
    1564:	11 24       	eor	r1, r1
    1566:	8f 93       	push	r24
    1568:	9f 93       	push	r25
    156a:	af 93       	push	r26
    156c:	bf 93       	push	r27
	tach_pulse_count++;	
    156e:	80 91 b9 00 	lds	r24, 0x00B9
    1572:	90 91 ba 00 	lds	r25, 0x00BA
    1576:	a0 91 bb 00 	lds	r26, 0x00BB
    157a:	b0 91 bc 00 	lds	r27, 0x00BC
    157e:	01 96       	adiw	r24, 0x01	; 1
    1580:	a1 1d       	adc	r26, r1
    1582:	b1 1d       	adc	r27, r1
    1584:	80 93 b9 00 	sts	0x00B9, r24
    1588:	90 93 ba 00 	sts	0x00BA, r25
    158c:	a0 93 bb 00 	sts	0x00BB, r26
    1590:	b0 93 bc 00 	sts	0x00BC, r27
    1594:	bf 91       	pop	r27
    1596:	af 91       	pop	r26
    1598:	9f 91       	pop	r25
    159a:	8f 91       	pop	r24
    159c:	0f 90       	pop	r0
    159e:	0f be       	out	0x3f, r0	; 63
    15a0:	0f 90       	pop	r0
    15a2:	1f 90       	pop	r1
    15a4:	18 95       	reti

000015a6 <utils_read_string_from_progmem>:
#include <stdlib.h>

#include "utils.h"

char* utils_read_string_from_progmem(char* str_to_read)
{
    15a6:	0f 93       	push	r16
    15a8:	1f 93       	push	r17
    15aa:	cf 93       	push	r28
    15ac:	df 93       	push	r29
    15ae:	ec 01       	movw	r28, r24
	size_t length = strlen_P(str_to_read);
    15b0:	0e 94 b0 0c 	call	0x1960	; 0x1960 <strlen_P>
	char* result = NULL;
	
	if (length > 0)	
    15b4:	00 97       	sbiw	r24, 0x00	; 0
    15b6:	49 f0       	breq	.+18     	; 0x15ca <utils_read_string_from_progmem+0x24>
	{
		result = malloc((length + 1 ) * sizeof(char));
    15b8:	01 96       	adiw	r24, 0x01	; 1
    15ba:	0e 94 76 0b 	call	0x16ec	; 0x16ec <malloc>
    15be:	08 2f       	mov	r16, r24
    15c0:	19 2f       	mov	r17, r25
		strcpy_P(result, str_to_read);
    15c2:	be 01       	movw	r22, r28
    15c4:	0e 94 a9 0c 	call	0x1952	; 0x1952 <strcpy_P>
    15c8:	02 c0       	rjmp	.+4      	; 0x15ce <utils_read_string_from_progmem+0x28>
#include "utils.h"

char* utils_read_string_from_progmem(char* str_to_read)
{
	size_t length = strlen_P(str_to_read);
	char* result = NULL;
    15ca:	00 e0       	ldi	r16, 0x00	; 0
    15cc:	10 e0       	ldi	r17, 0x00	; 0
		result = malloc((length + 1 ) * sizeof(char));
		strcpy_P(result, str_to_read);
	}
	
	return result;
    15ce:	80 2f       	mov	r24, r16
    15d0:	91 2f       	mov	r25, r17
    15d2:	df 91       	pop	r29
    15d4:	cf 91       	pop	r28
    15d6:	1f 91       	pop	r17
    15d8:	0f 91       	pop	r16
    15da:	08 95       	ret

000015dc <__fixunssfsi>:
    15dc:	33 d0       	rcall	.+102    	; 0x1644 <__fp_splitA>
    15de:	88 f0       	brcs	.+34     	; 0x1602 <__fixunssfsi+0x26>
    15e0:	9f 57       	subi	r25, 0x7F	; 127
    15e2:	90 f0       	brcs	.+36     	; 0x1608 <__fixunssfsi+0x2c>
    15e4:	b9 2f       	mov	r27, r25
    15e6:	99 27       	eor	r25, r25
    15e8:	b7 51       	subi	r27, 0x17	; 23
    15ea:	a0 f0       	brcs	.+40     	; 0x1614 <__fixunssfsi+0x38>
    15ec:	d1 f0       	breq	.+52     	; 0x1622 <__fixunssfsi+0x46>
    15ee:	66 0f       	add	r22, r22
    15f0:	77 1f       	adc	r23, r23
    15f2:	88 1f       	adc	r24, r24
    15f4:	99 1f       	adc	r25, r25
    15f6:	1a f0       	brmi	.+6      	; 0x15fe <__fixunssfsi+0x22>
    15f8:	ba 95       	dec	r27
    15fa:	c9 f7       	brne	.-14     	; 0x15ee <__fixunssfsi+0x12>
    15fc:	12 c0       	rjmp	.+36     	; 0x1622 <__fixunssfsi+0x46>
    15fe:	b1 30       	cpi	r27, 0x01	; 1
    1600:	81 f0       	breq	.+32     	; 0x1622 <__fixunssfsi+0x46>
    1602:	3a d0       	rcall	.+116    	; 0x1678 <__fp_zero>
    1604:	b1 e0       	ldi	r27, 0x01	; 1
    1606:	08 95       	ret
    1608:	37 c0       	rjmp	.+110    	; 0x1678 <__fp_zero>
    160a:	67 2f       	mov	r22, r23
    160c:	78 2f       	mov	r23, r24
    160e:	88 27       	eor	r24, r24
    1610:	b8 5f       	subi	r27, 0xF8	; 248
    1612:	39 f0       	breq	.+14     	; 0x1622 <__fixunssfsi+0x46>
    1614:	b9 3f       	cpi	r27, 0xF9	; 249
    1616:	cc f3       	brlt	.-14     	; 0x160a <__fixunssfsi+0x2e>
    1618:	86 95       	lsr	r24
    161a:	77 95       	ror	r23
    161c:	67 95       	ror	r22
    161e:	b3 95       	inc	r27
    1620:	d9 f7       	brne	.-10     	; 0x1618 <__fixunssfsi+0x3c>
    1622:	3e f4       	brtc	.+14     	; 0x1632 <__fixunssfsi+0x56>
    1624:	90 95       	com	r25
    1626:	80 95       	com	r24
    1628:	70 95       	com	r23
    162a:	61 95       	neg	r22
    162c:	7f 4f       	sbci	r23, 0xFF	; 255
    162e:	8f 4f       	sbci	r24, 0xFF	; 255
    1630:	9f 4f       	sbci	r25, 0xFF	; 255
    1632:	08 95       	ret

00001634 <__fp_split3>:
    1634:	57 fd       	sbrc	r21, 7
    1636:	90 58       	subi	r25, 0x80	; 128
    1638:	44 0f       	add	r20, r20
    163a:	55 1f       	adc	r21, r21
    163c:	59 f0       	breq	.+22     	; 0x1654 <__fp_splitA+0x10>
    163e:	5f 3f       	cpi	r21, 0xFF	; 255
    1640:	71 f0       	breq	.+28     	; 0x165e <__fp_splitA+0x1a>
    1642:	47 95       	ror	r20

00001644 <__fp_splitA>:
    1644:	88 0f       	add	r24, r24
    1646:	97 fb       	bst	r25, 7
    1648:	99 1f       	adc	r25, r25
    164a:	61 f0       	breq	.+24     	; 0x1664 <__fp_splitA+0x20>
    164c:	9f 3f       	cpi	r25, 0xFF	; 255
    164e:	79 f0       	breq	.+30     	; 0x166e <__fp_splitA+0x2a>
    1650:	87 95       	ror	r24
    1652:	08 95       	ret
    1654:	12 16       	cp	r1, r18
    1656:	13 06       	cpc	r1, r19
    1658:	14 06       	cpc	r1, r20
    165a:	55 1f       	adc	r21, r21
    165c:	f2 cf       	rjmp	.-28     	; 0x1642 <__fp_split3+0xe>
    165e:	46 95       	lsr	r20
    1660:	f1 df       	rcall	.-30     	; 0x1644 <__fp_splitA>
    1662:	08 c0       	rjmp	.+16     	; 0x1674 <__fp_splitA+0x30>
    1664:	16 16       	cp	r1, r22
    1666:	17 06       	cpc	r1, r23
    1668:	18 06       	cpc	r1, r24
    166a:	99 1f       	adc	r25, r25
    166c:	f1 cf       	rjmp	.-30     	; 0x1650 <__fp_splitA+0xc>
    166e:	86 95       	lsr	r24
    1670:	71 05       	cpc	r23, r1
    1672:	61 05       	cpc	r22, r1
    1674:	08 94       	sec
    1676:	08 95       	ret

00001678 <__fp_zero>:
    1678:	e8 94       	clt

0000167a <__fp_szero>:
    167a:	bb 27       	eor	r27, r27
    167c:	66 27       	eor	r22, r22
    167e:	77 27       	eor	r23, r23
    1680:	cb 01       	movw	r24, r22
    1682:	97 f9       	bld	r25, 7
    1684:	08 95       	ret

00001686 <__mulsi3>:
    1686:	62 9f       	mul	r22, r18
    1688:	d0 01       	movw	r26, r0
    168a:	73 9f       	mul	r23, r19
    168c:	f0 01       	movw	r30, r0
    168e:	82 9f       	mul	r24, r18
    1690:	e0 0d       	add	r30, r0
    1692:	f1 1d       	adc	r31, r1
    1694:	64 9f       	mul	r22, r20
    1696:	e0 0d       	add	r30, r0
    1698:	f1 1d       	adc	r31, r1
    169a:	92 9f       	mul	r25, r18
    169c:	f0 0d       	add	r31, r0
    169e:	83 9f       	mul	r24, r19
    16a0:	f0 0d       	add	r31, r0
    16a2:	74 9f       	mul	r23, r20
    16a4:	f0 0d       	add	r31, r0
    16a6:	65 9f       	mul	r22, r21
    16a8:	f0 0d       	add	r31, r0
    16aa:	99 27       	eor	r25, r25
    16ac:	72 9f       	mul	r23, r18
    16ae:	b0 0d       	add	r27, r0
    16b0:	e1 1d       	adc	r30, r1
    16b2:	f9 1f       	adc	r31, r25
    16b4:	63 9f       	mul	r22, r19
    16b6:	b0 0d       	add	r27, r0
    16b8:	e1 1d       	adc	r30, r1
    16ba:	f9 1f       	adc	r31, r25
    16bc:	bd 01       	movw	r22, r26
    16be:	cf 01       	movw	r24, r30
    16c0:	11 24       	eor	r1, r1
    16c2:	08 95       	ret

000016c4 <__udivmodhi4>:
    16c4:	aa 1b       	sub	r26, r26
    16c6:	bb 1b       	sub	r27, r27
    16c8:	51 e1       	ldi	r21, 0x11	; 17
    16ca:	07 c0       	rjmp	.+14     	; 0x16da <__udivmodhi4_ep>

000016cc <__udivmodhi4_loop>:
    16cc:	aa 1f       	adc	r26, r26
    16ce:	bb 1f       	adc	r27, r27
    16d0:	a6 17       	cp	r26, r22
    16d2:	b7 07       	cpc	r27, r23
    16d4:	10 f0       	brcs	.+4      	; 0x16da <__udivmodhi4_ep>
    16d6:	a6 1b       	sub	r26, r22
    16d8:	b7 0b       	sbc	r27, r23

000016da <__udivmodhi4_ep>:
    16da:	88 1f       	adc	r24, r24
    16dc:	99 1f       	adc	r25, r25
    16de:	5a 95       	dec	r21
    16e0:	a9 f7       	brne	.-22     	; 0x16cc <__udivmodhi4_loop>
    16e2:	80 95       	com	r24
    16e4:	90 95       	com	r25
    16e6:	bc 01       	movw	r22, r24
    16e8:	cd 01       	movw	r24, r26
    16ea:	08 95       	ret

000016ec <malloc>:
    16ec:	cf 93       	push	r28
    16ee:	df 93       	push	r29
    16f0:	82 30       	cpi	r24, 0x02	; 2
    16f2:	91 05       	cpc	r25, r1
    16f4:	10 f4       	brcc	.+4      	; 0x16fa <malloc+0xe>
    16f6:	82 e0       	ldi	r24, 0x02	; 2
    16f8:	90 e0       	ldi	r25, 0x00	; 0
    16fa:	e0 91 c7 00 	lds	r30, 0x00C7
    16fe:	f0 91 c8 00 	lds	r31, 0x00C8
    1702:	40 e0       	ldi	r20, 0x00	; 0
    1704:	50 e0       	ldi	r21, 0x00	; 0
    1706:	20 e0       	ldi	r18, 0x00	; 0
    1708:	30 e0       	ldi	r19, 0x00	; 0
    170a:	26 c0       	rjmp	.+76     	; 0x1758 <malloc+0x6c>
    170c:	60 81       	ld	r22, Z
    170e:	71 81       	ldd	r23, Z+1	; 0x01
    1710:	68 17       	cp	r22, r24
    1712:	79 07       	cpc	r23, r25
    1714:	e0 f0       	brcs	.+56     	; 0x174e <malloc+0x62>
    1716:	68 17       	cp	r22, r24
    1718:	79 07       	cpc	r23, r25
    171a:	81 f4       	brne	.+32     	; 0x173c <malloc+0x50>
    171c:	82 81       	ldd	r24, Z+2	; 0x02
    171e:	93 81       	ldd	r25, Z+3	; 0x03
    1720:	21 15       	cp	r18, r1
    1722:	31 05       	cpc	r19, r1
    1724:	31 f0       	breq	.+12     	; 0x1732 <malloc+0x46>
    1726:	d9 01       	movw	r26, r18
    1728:	13 96       	adiw	r26, 0x03	; 3
    172a:	9c 93       	st	X, r25
    172c:	8e 93       	st	-X, r24
    172e:	12 97       	sbiw	r26, 0x02	; 2
    1730:	2b c0       	rjmp	.+86     	; 0x1788 <malloc+0x9c>
    1732:	90 93 c8 00 	sts	0x00C8, r25
    1736:	80 93 c7 00 	sts	0x00C7, r24
    173a:	26 c0       	rjmp	.+76     	; 0x1788 <malloc+0x9c>
    173c:	41 15       	cp	r20, r1
    173e:	51 05       	cpc	r21, r1
    1740:	19 f0       	breq	.+6      	; 0x1748 <malloc+0x5c>
    1742:	64 17       	cp	r22, r20
    1744:	75 07       	cpc	r23, r21
    1746:	18 f4       	brcc	.+6      	; 0x174e <malloc+0x62>
    1748:	ab 01       	movw	r20, r22
    174a:	e9 01       	movw	r28, r18
    174c:	df 01       	movw	r26, r30
    174e:	9f 01       	movw	r18, r30
    1750:	72 81       	ldd	r23, Z+2	; 0x02
    1752:	63 81       	ldd	r22, Z+3	; 0x03
    1754:	e7 2f       	mov	r30, r23
    1756:	f6 2f       	mov	r31, r22
    1758:	30 97       	sbiw	r30, 0x00	; 0
    175a:	c1 f6       	brne	.-80     	; 0x170c <malloc+0x20>
    175c:	41 15       	cp	r20, r1
    175e:	51 05       	cpc	r21, r1
    1760:	01 f1       	breq	.+64     	; 0x17a2 <malloc+0xb6>
    1762:	48 1b       	sub	r20, r24
    1764:	59 0b       	sbc	r21, r25
    1766:	44 30       	cpi	r20, 0x04	; 4
    1768:	51 05       	cpc	r21, r1
    176a:	80 f4       	brcc	.+32     	; 0x178c <malloc+0xa0>
    176c:	12 96       	adiw	r26, 0x02	; 2
    176e:	8d 91       	ld	r24, X+
    1770:	9c 91       	ld	r25, X
    1772:	13 97       	sbiw	r26, 0x03	; 3
    1774:	20 97       	sbiw	r28, 0x00	; 0
    1776:	19 f0       	breq	.+6      	; 0x177e <malloc+0x92>
    1778:	9b 83       	std	Y+3, r25	; 0x03
    177a:	8a 83       	std	Y+2, r24	; 0x02
    177c:	04 c0       	rjmp	.+8      	; 0x1786 <malloc+0x9a>
    177e:	90 93 c8 00 	sts	0x00C8, r25
    1782:	80 93 c7 00 	sts	0x00C7, r24
    1786:	fd 01       	movw	r30, r26
    1788:	32 96       	adiw	r30, 0x02	; 2
    178a:	46 c0       	rjmp	.+140    	; 0x1818 <malloc+0x12c>
    178c:	fd 01       	movw	r30, r26
    178e:	e4 0f       	add	r30, r20
    1790:	f5 1f       	adc	r31, r21
    1792:	81 93       	st	Z+, r24
    1794:	91 93       	st	Z+, r25
    1796:	42 50       	subi	r20, 0x02	; 2
    1798:	50 40       	sbci	r21, 0x00	; 0
    179a:	11 96       	adiw	r26, 0x01	; 1
    179c:	5c 93       	st	X, r21
    179e:	4e 93       	st	-X, r20
    17a0:	3b c0       	rjmp	.+118    	; 0x1818 <malloc+0x12c>
    17a2:	20 91 c5 00 	lds	r18, 0x00C5
    17a6:	30 91 c6 00 	lds	r19, 0x00C6
    17aa:	21 15       	cp	r18, r1
    17ac:	31 05       	cpc	r19, r1
    17ae:	41 f4       	brne	.+16     	; 0x17c0 <malloc+0xd4>
    17b0:	20 91 a7 00 	lds	r18, 0x00A7
    17b4:	30 91 a8 00 	lds	r19, 0x00A8
    17b8:	30 93 c6 00 	sts	0x00C6, r19
    17bc:	20 93 c5 00 	sts	0x00C5, r18
    17c0:	20 91 a9 00 	lds	r18, 0x00A9
    17c4:	30 91 aa 00 	lds	r19, 0x00AA
    17c8:	21 15       	cp	r18, r1
    17ca:	31 05       	cpc	r19, r1
    17cc:	41 f4       	brne	.+16     	; 0x17de <malloc+0xf2>
    17ce:	2d b7       	in	r18, 0x3d	; 61
    17d0:	3e b7       	in	r19, 0x3e	; 62
    17d2:	40 91 a5 00 	lds	r20, 0x00A5
    17d6:	50 91 a6 00 	lds	r21, 0x00A6
    17da:	24 1b       	sub	r18, r20
    17dc:	35 0b       	sbc	r19, r21
    17de:	e0 91 c5 00 	lds	r30, 0x00C5
    17e2:	f0 91 c6 00 	lds	r31, 0x00C6
    17e6:	e2 17       	cp	r30, r18
    17e8:	f3 07       	cpc	r31, r19
    17ea:	a0 f4       	brcc	.+40     	; 0x1814 <malloc+0x128>
    17ec:	2e 1b       	sub	r18, r30
    17ee:	3f 0b       	sbc	r19, r31
    17f0:	28 17       	cp	r18, r24
    17f2:	39 07       	cpc	r19, r25
    17f4:	78 f0       	brcs	.+30     	; 0x1814 <malloc+0x128>
    17f6:	ac 01       	movw	r20, r24
    17f8:	4e 5f       	subi	r20, 0xFE	; 254
    17fa:	5f 4f       	sbci	r21, 0xFF	; 255
    17fc:	24 17       	cp	r18, r20
    17fe:	35 07       	cpc	r19, r21
    1800:	48 f0       	brcs	.+18     	; 0x1814 <malloc+0x128>
    1802:	4e 0f       	add	r20, r30
    1804:	5f 1f       	adc	r21, r31
    1806:	50 93 c6 00 	sts	0x00C6, r21
    180a:	40 93 c5 00 	sts	0x00C5, r20
    180e:	81 93       	st	Z+, r24
    1810:	91 93       	st	Z+, r25
    1812:	02 c0       	rjmp	.+4      	; 0x1818 <malloc+0x12c>
    1814:	e0 e0       	ldi	r30, 0x00	; 0
    1816:	f0 e0       	ldi	r31, 0x00	; 0
    1818:	cf 01       	movw	r24, r30
    181a:	df 91       	pop	r29
    181c:	cf 91       	pop	r28
    181e:	08 95       	ret

00001820 <free>:
    1820:	cf 93       	push	r28
    1822:	df 93       	push	r29
    1824:	00 97       	sbiw	r24, 0x00	; 0
    1826:	09 f4       	brne	.+2      	; 0x182a <free+0xa>
    1828:	91 c0       	rjmp	.+290    	; 0x194c <free+0x12c>
    182a:	fc 01       	movw	r30, r24
    182c:	32 97       	sbiw	r30, 0x02	; 2
    182e:	13 82       	std	Z+3, r1	; 0x03
    1830:	12 82       	std	Z+2, r1	; 0x02
    1832:	60 91 c7 00 	lds	r22, 0x00C7
    1836:	70 91 c8 00 	lds	r23, 0x00C8
    183a:	61 15       	cp	r22, r1
    183c:	71 05       	cpc	r23, r1
    183e:	81 f4       	brne	.+32     	; 0x1860 <free+0x40>
    1840:	20 81       	ld	r18, Z
    1842:	31 81       	ldd	r19, Z+1	; 0x01
    1844:	28 0f       	add	r18, r24
    1846:	39 1f       	adc	r19, r25
    1848:	80 91 c5 00 	lds	r24, 0x00C5
    184c:	90 91 c6 00 	lds	r25, 0x00C6
    1850:	82 17       	cp	r24, r18
    1852:	93 07       	cpc	r25, r19
    1854:	99 f5       	brne	.+102    	; 0x18bc <free+0x9c>
    1856:	f0 93 c6 00 	sts	0x00C6, r31
    185a:	e0 93 c5 00 	sts	0x00C5, r30
    185e:	76 c0       	rjmp	.+236    	; 0x194c <free+0x12c>
    1860:	db 01       	movw	r26, r22
    1862:	80 e0       	ldi	r24, 0x00	; 0
    1864:	90 e0       	ldi	r25, 0x00	; 0
    1866:	02 c0       	rjmp	.+4      	; 0x186c <free+0x4c>
    1868:	cd 01       	movw	r24, r26
    186a:	d9 01       	movw	r26, r18
    186c:	ae 17       	cp	r26, r30
    186e:	bf 07       	cpc	r27, r31
    1870:	48 f4       	brcc	.+18     	; 0x1884 <free+0x64>
    1872:	12 96       	adiw	r26, 0x02	; 2
    1874:	2d 91       	ld	r18, X+
    1876:	3c 91       	ld	r19, X
    1878:	13 97       	sbiw	r26, 0x03	; 3
    187a:	21 15       	cp	r18, r1
    187c:	31 05       	cpc	r19, r1
    187e:	a1 f7       	brne	.-24     	; 0x1868 <free+0x48>
    1880:	cd 01       	movw	r24, r26
    1882:	21 c0       	rjmp	.+66     	; 0x18c6 <free+0xa6>
    1884:	b3 83       	std	Z+3, r27	; 0x03
    1886:	a2 83       	std	Z+2, r26	; 0x02
    1888:	ef 01       	movw	r28, r30
    188a:	49 91       	ld	r20, Y+
    188c:	59 91       	ld	r21, Y+
    188e:	9e 01       	movw	r18, r28
    1890:	24 0f       	add	r18, r20
    1892:	35 1f       	adc	r19, r21
    1894:	a2 17       	cp	r26, r18
    1896:	b3 07       	cpc	r27, r19
    1898:	79 f4       	brne	.+30     	; 0x18b8 <free+0x98>
    189a:	2d 91       	ld	r18, X+
    189c:	3c 91       	ld	r19, X
    189e:	11 97       	sbiw	r26, 0x01	; 1
    18a0:	24 0f       	add	r18, r20
    18a2:	35 1f       	adc	r19, r21
    18a4:	2e 5f       	subi	r18, 0xFE	; 254
    18a6:	3f 4f       	sbci	r19, 0xFF	; 255
    18a8:	31 83       	std	Z+1, r19	; 0x01
    18aa:	20 83       	st	Z, r18
    18ac:	12 96       	adiw	r26, 0x02	; 2
    18ae:	2d 91       	ld	r18, X+
    18b0:	3c 91       	ld	r19, X
    18b2:	13 97       	sbiw	r26, 0x03	; 3
    18b4:	33 83       	std	Z+3, r19	; 0x03
    18b6:	22 83       	std	Z+2, r18	; 0x02
    18b8:	00 97       	sbiw	r24, 0x00	; 0
    18ba:	29 f4       	brne	.+10     	; 0x18c6 <free+0xa6>
    18bc:	f0 93 c8 00 	sts	0x00C8, r31
    18c0:	e0 93 c7 00 	sts	0x00C7, r30
    18c4:	43 c0       	rjmp	.+134    	; 0x194c <free+0x12c>
    18c6:	dc 01       	movw	r26, r24
    18c8:	13 96       	adiw	r26, 0x03	; 3
    18ca:	fc 93       	st	X, r31
    18cc:	ee 93       	st	-X, r30
    18ce:	12 97       	sbiw	r26, 0x02	; 2
    18d0:	4d 91       	ld	r20, X+
    18d2:	5d 91       	ld	r21, X+
    18d4:	a4 0f       	add	r26, r20
    18d6:	b5 1f       	adc	r27, r21
    18d8:	ea 17       	cp	r30, r26
    18da:	fb 07       	cpc	r31, r27
    18dc:	69 f4       	brne	.+26     	; 0x18f8 <free+0xd8>
    18de:	20 81       	ld	r18, Z
    18e0:	31 81       	ldd	r19, Z+1	; 0x01
    18e2:	24 0f       	add	r18, r20
    18e4:	35 1f       	adc	r19, r21
    18e6:	2e 5f       	subi	r18, 0xFE	; 254
    18e8:	3f 4f       	sbci	r19, 0xFF	; 255
    18ea:	ec 01       	movw	r28, r24
    18ec:	39 83       	std	Y+1, r19	; 0x01
    18ee:	28 83       	st	Y, r18
    18f0:	22 81       	ldd	r18, Z+2	; 0x02
    18f2:	33 81       	ldd	r19, Z+3	; 0x03
    18f4:	3b 83       	std	Y+3, r19	; 0x03
    18f6:	2a 83       	std	Y+2, r18	; 0x02
    18f8:	e0 e0       	ldi	r30, 0x00	; 0
    18fa:	f0 e0       	ldi	r31, 0x00	; 0
    18fc:	02 c0       	rjmp	.+4      	; 0x1902 <free+0xe2>
    18fe:	fb 01       	movw	r30, r22
    1900:	bc 01       	movw	r22, r24
    1902:	db 01       	movw	r26, r22
    1904:	12 96       	adiw	r26, 0x02	; 2
    1906:	8d 91       	ld	r24, X+
    1908:	9c 91       	ld	r25, X
    190a:	13 97       	sbiw	r26, 0x03	; 3
    190c:	00 97       	sbiw	r24, 0x00	; 0
    190e:	b9 f7       	brne	.-18     	; 0x18fe <free+0xde>
    1910:	9b 01       	movw	r18, r22
    1912:	2e 5f       	subi	r18, 0xFE	; 254
    1914:	3f 4f       	sbci	r19, 0xFF	; 255
    1916:	8d 91       	ld	r24, X+
    1918:	9c 91       	ld	r25, X
    191a:	11 97       	sbiw	r26, 0x01	; 1
    191c:	82 0f       	add	r24, r18
    191e:	93 1f       	adc	r25, r19
    1920:	40 91 c5 00 	lds	r20, 0x00C5
    1924:	50 91 c6 00 	lds	r21, 0x00C6
    1928:	48 17       	cp	r20, r24
    192a:	59 07       	cpc	r21, r25
    192c:	79 f4       	brne	.+30     	; 0x194c <free+0x12c>
    192e:	30 97       	sbiw	r30, 0x00	; 0
    1930:	29 f4       	brne	.+10     	; 0x193c <free+0x11c>
    1932:	10 92 c8 00 	sts	0x00C8, r1
    1936:	10 92 c7 00 	sts	0x00C7, r1
    193a:	02 c0       	rjmp	.+4      	; 0x1940 <free+0x120>
    193c:	13 82       	std	Z+3, r1	; 0x03
    193e:	12 82       	std	Z+2, r1	; 0x02
    1940:	22 50       	subi	r18, 0x02	; 2
    1942:	30 40       	sbci	r19, 0x00	; 0
    1944:	30 93 c6 00 	sts	0x00C6, r19
    1948:	20 93 c5 00 	sts	0x00C5, r18
    194c:	df 91       	pop	r29
    194e:	cf 91       	pop	r28
    1950:	08 95       	ret

00001952 <strcpy_P>:
    1952:	fb 01       	movw	r30, r22
    1954:	dc 01       	movw	r26, r24
    1956:	05 90       	lpm	r0, Z+
    1958:	0d 92       	st	X+, r0
    195a:	00 20       	and	r0, r0
    195c:	e1 f7       	brne	.-8      	; 0x1956 <strcpy_P+0x4>
    195e:	08 95       	ret

00001960 <strlen_P>:
    1960:	fc 01       	movw	r30, r24
    1962:	05 90       	lpm	r0, Z+
    1964:	00 20       	and	r0, r0
    1966:	e9 f7       	brne	.-6      	; 0x1962 <strlen_P+0x2>
    1968:	80 95       	com	r24
    196a:	90 95       	com	r25
    196c:	8e 0f       	add	r24, r30
    196e:	9f 1f       	adc	r25, r31
    1970:	08 95       	ret

00001972 <snprintf>:
    1972:	ae e0       	ldi	r26, 0x0E	; 14
    1974:	b0 e0       	ldi	r27, 0x00	; 0
    1976:	ef eb       	ldi	r30, 0xBF	; 191
    1978:	fc e0       	ldi	r31, 0x0C	; 12
    197a:	0c 94 7f 0f 	jmp	0x1efe	; 0x1efe <__prologue_saves__+0x1c>
    197e:	0d 89       	ldd	r16, Y+21	; 0x15
    1980:	1e 89       	ldd	r17, Y+22	; 0x16
    1982:	8f 89       	ldd	r24, Y+23	; 0x17
    1984:	98 8d       	ldd	r25, Y+24	; 0x18
    1986:	26 e0       	ldi	r18, 0x06	; 6
    1988:	2c 83       	std	Y+4, r18	; 0x04
    198a:	1a 83       	std	Y+2, r17	; 0x02
    198c:	09 83       	std	Y+1, r16	; 0x01
    198e:	97 ff       	sbrs	r25, 7
    1990:	02 c0       	rjmp	.+4      	; 0x1996 <snprintf+0x24>
    1992:	80 e0       	ldi	r24, 0x00	; 0
    1994:	90 e8       	ldi	r25, 0x80	; 128
    1996:	01 97       	sbiw	r24, 0x01	; 1
    1998:	9e 83       	std	Y+6, r25	; 0x06
    199a:	8d 83       	std	Y+5, r24	; 0x05
    199c:	9e 01       	movw	r18, r28
    199e:	25 5e       	subi	r18, 0xE5	; 229
    19a0:	3f 4f       	sbci	r19, 0xFF	; 255
    19a2:	ce 01       	movw	r24, r28
    19a4:	01 96       	adiw	r24, 0x01	; 1
    19a6:	69 8d       	ldd	r22, Y+25	; 0x19
    19a8:	7a 8d       	ldd	r23, Y+26	; 0x1a
    19aa:	a9 01       	movw	r20, r18
    19ac:	0e 94 ea 0c 	call	0x19d4	; 0x19d4 <vfprintf>
    19b0:	4d 81       	ldd	r20, Y+5	; 0x05
    19b2:	5e 81       	ldd	r21, Y+6	; 0x06
    19b4:	57 fd       	sbrc	r21, 7
    19b6:	0a c0       	rjmp	.+20     	; 0x19cc <snprintf+0x5a>
    19b8:	2f 81       	ldd	r18, Y+7	; 0x07
    19ba:	38 85       	ldd	r19, Y+8	; 0x08
    19bc:	42 17       	cp	r20, r18
    19be:	53 07       	cpc	r21, r19
    19c0:	0c f4       	brge	.+2      	; 0x19c4 <snprintf+0x52>
    19c2:	9a 01       	movw	r18, r20
    19c4:	02 0f       	add	r16, r18
    19c6:	13 1f       	adc	r17, r19
    19c8:	f8 01       	movw	r30, r16
    19ca:	10 82       	st	Z, r1
    19cc:	2e 96       	adiw	r28, 0x0e	; 14
    19ce:	e4 e0       	ldi	r30, 0x04	; 4
    19d0:	0c 94 9b 0f 	jmp	0x1f36	; 0x1f36 <__epilogue_restores__+0x1c>

000019d4 <vfprintf>:
    19d4:	ac e0       	ldi	r26, 0x0C	; 12
    19d6:	b0 e0       	ldi	r27, 0x00	; 0
    19d8:	e0 ef       	ldi	r30, 0xF0	; 240
    19da:	fc e0       	ldi	r31, 0x0C	; 12
    19dc:	0c 94 71 0f 	jmp	0x1ee2	; 0x1ee2 <__prologue_saves__>
    19e0:	6c 01       	movw	r12, r24
    19e2:	1b 01       	movw	r2, r22
    19e4:	8a 01       	movw	r16, r20
    19e6:	fc 01       	movw	r30, r24
    19e8:	17 82       	std	Z+7, r1	; 0x07
    19ea:	16 82       	std	Z+6, r1	; 0x06
    19ec:	83 81       	ldd	r24, Z+3	; 0x03
    19ee:	81 ff       	sbrs	r24, 1
    19f0:	d1 c1       	rjmp	.+930    	; 0x1d94 <vfprintf+0x3c0>
    19f2:	2e 01       	movw	r4, r28
    19f4:	08 94       	sec
    19f6:	41 1c       	adc	r4, r1
    19f8:	51 1c       	adc	r5, r1
    19fa:	f6 01       	movw	r30, r12
    19fc:	93 81       	ldd	r25, Z+3	; 0x03
    19fe:	f1 01       	movw	r30, r2
    1a00:	93 fd       	sbrc	r25, 3
    1a02:	85 91       	lpm	r24, Z+
    1a04:	93 ff       	sbrs	r25, 3
    1a06:	81 91       	ld	r24, Z+
    1a08:	1f 01       	movw	r2, r30
    1a0a:	88 23       	and	r24, r24
    1a0c:	09 f4       	brne	.+2      	; 0x1a10 <vfprintf+0x3c>
    1a0e:	be c1       	rjmp	.+892    	; 0x1d8c <vfprintf+0x3b8>
    1a10:	85 32       	cpi	r24, 0x25	; 37
    1a12:	39 f4       	brne	.+14     	; 0x1a22 <vfprintf+0x4e>
    1a14:	93 fd       	sbrc	r25, 3
    1a16:	85 91       	lpm	r24, Z+
    1a18:	93 ff       	sbrs	r25, 3
    1a1a:	81 91       	ld	r24, Z+
    1a1c:	1f 01       	movw	r2, r30
    1a1e:	85 32       	cpi	r24, 0x25	; 37
    1a20:	29 f4       	brne	.+10     	; 0x1a2c <vfprintf+0x58>
    1a22:	90 e0       	ldi	r25, 0x00	; 0
    1a24:	b6 01       	movw	r22, r12
    1a26:	0e 94 e7 0e 	call	0x1dce	; 0x1dce <fputc>
    1a2a:	e7 cf       	rjmp	.-50     	; 0x19fa <vfprintf+0x26>
    1a2c:	ee 24       	eor	r14, r14
    1a2e:	ff 24       	eor	r15, r15
    1a30:	20 e0       	ldi	r18, 0x00	; 0
    1a32:	20 32       	cpi	r18, 0x20	; 32
    1a34:	b0 f4       	brcc	.+44     	; 0x1a62 <vfprintf+0x8e>
    1a36:	8b 32       	cpi	r24, 0x2B	; 43
    1a38:	69 f0       	breq	.+26     	; 0x1a54 <vfprintf+0x80>
    1a3a:	8c 32       	cpi	r24, 0x2C	; 44
    1a3c:	28 f4       	brcc	.+10     	; 0x1a48 <vfprintf+0x74>
    1a3e:	80 32       	cpi	r24, 0x20	; 32
    1a40:	51 f0       	breq	.+20     	; 0x1a56 <vfprintf+0x82>
    1a42:	83 32       	cpi	r24, 0x23	; 35
    1a44:	71 f4       	brne	.+28     	; 0x1a62 <vfprintf+0x8e>
    1a46:	0b c0       	rjmp	.+22     	; 0x1a5e <vfprintf+0x8a>
    1a48:	8d 32       	cpi	r24, 0x2D	; 45
    1a4a:	39 f0       	breq	.+14     	; 0x1a5a <vfprintf+0x86>
    1a4c:	80 33       	cpi	r24, 0x30	; 48
    1a4e:	49 f4       	brne	.+18     	; 0x1a62 <vfprintf+0x8e>
    1a50:	21 60       	ori	r18, 0x01	; 1
    1a52:	2c c0       	rjmp	.+88     	; 0x1aac <vfprintf+0xd8>
    1a54:	22 60       	ori	r18, 0x02	; 2
    1a56:	24 60       	ori	r18, 0x04	; 4
    1a58:	29 c0       	rjmp	.+82     	; 0x1aac <vfprintf+0xd8>
    1a5a:	28 60       	ori	r18, 0x08	; 8
    1a5c:	27 c0       	rjmp	.+78     	; 0x1aac <vfprintf+0xd8>
    1a5e:	20 61       	ori	r18, 0x10	; 16
    1a60:	25 c0       	rjmp	.+74     	; 0x1aac <vfprintf+0xd8>
    1a62:	27 fd       	sbrc	r18, 7
    1a64:	2c c0       	rjmp	.+88     	; 0x1abe <vfprintf+0xea>
    1a66:	38 2f       	mov	r19, r24
    1a68:	30 53       	subi	r19, 0x30	; 48
    1a6a:	3a 30       	cpi	r19, 0x0A	; 10
    1a6c:	98 f4       	brcc	.+38     	; 0x1a94 <vfprintf+0xc0>
    1a6e:	26 ff       	sbrs	r18, 6
    1a70:	08 c0       	rjmp	.+16     	; 0x1a82 <vfprintf+0xae>
    1a72:	8e 2d       	mov	r24, r14
    1a74:	88 0f       	add	r24, r24
    1a76:	e8 2e       	mov	r14, r24
    1a78:	ee 0c       	add	r14, r14
    1a7a:	ee 0c       	add	r14, r14
    1a7c:	e8 0e       	add	r14, r24
    1a7e:	e3 0e       	add	r14, r19
    1a80:	15 c0       	rjmp	.+42     	; 0x1aac <vfprintf+0xd8>
    1a82:	8f 2d       	mov	r24, r15
    1a84:	88 0f       	add	r24, r24
    1a86:	f8 2e       	mov	r15, r24
    1a88:	ff 0c       	add	r15, r15
    1a8a:	ff 0c       	add	r15, r15
    1a8c:	f8 0e       	add	r15, r24
    1a8e:	f3 0e       	add	r15, r19
    1a90:	20 62       	ori	r18, 0x20	; 32
    1a92:	0c c0       	rjmp	.+24     	; 0x1aac <vfprintf+0xd8>
    1a94:	8e 32       	cpi	r24, 0x2E	; 46
    1a96:	21 f4       	brne	.+8      	; 0x1aa0 <vfprintf+0xcc>
    1a98:	26 fd       	sbrc	r18, 6
    1a9a:	78 c1       	rjmp	.+752    	; 0x1d8c <vfprintf+0x3b8>
    1a9c:	20 64       	ori	r18, 0x40	; 64
    1a9e:	06 c0       	rjmp	.+12     	; 0x1aac <vfprintf+0xd8>
    1aa0:	8c 36       	cpi	r24, 0x6C	; 108
    1aa2:	11 f4       	brne	.+4      	; 0x1aa8 <vfprintf+0xd4>
    1aa4:	20 68       	ori	r18, 0x80	; 128
    1aa6:	02 c0       	rjmp	.+4      	; 0x1aac <vfprintf+0xd8>
    1aa8:	88 36       	cpi	r24, 0x68	; 104
    1aaa:	49 f4       	brne	.+18     	; 0x1abe <vfprintf+0xea>
    1aac:	f1 01       	movw	r30, r2
    1aae:	93 fd       	sbrc	r25, 3
    1ab0:	85 91       	lpm	r24, Z+
    1ab2:	93 ff       	sbrs	r25, 3
    1ab4:	81 91       	ld	r24, Z+
    1ab6:	1f 01       	movw	r2, r30
    1ab8:	88 23       	and	r24, r24
    1aba:	09 f0       	breq	.+2      	; 0x1abe <vfprintf+0xea>
    1abc:	ba cf       	rjmp	.-140    	; 0x1a32 <vfprintf+0x5e>
    1abe:	98 2f       	mov	r25, r24
    1ac0:	95 54       	subi	r25, 0x45	; 69
    1ac2:	93 30       	cpi	r25, 0x03	; 3
    1ac4:	18 f0       	brcs	.+6      	; 0x1acc <vfprintf+0xf8>
    1ac6:	90 52       	subi	r25, 0x20	; 32
    1ac8:	93 30       	cpi	r25, 0x03	; 3
    1aca:	28 f4       	brcc	.+10     	; 0x1ad6 <vfprintf+0x102>
    1acc:	0c 5f       	subi	r16, 0xFC	; 252
    1ace:	1f 4f       	sbci	r17, 0xFF	; 255
    1ad0:	ff e3       	ldi	r31, 0x3F	; 63
    1ad2:	f9 83       	std	Y+1, r31	; 0x01
    1ad4:	0d c0       	rjmp	.+26     	; 0x1af0 <vfprintf+0x11c>
    1ad6:	83 36       	cpi	r24, 0x63	; 99
    1ad8:	31 f0       	breq	.+12     	; 0x1ae6 <vfprintf+0x112>
    1ada:	83 37       	cpi	r24, 0x73	; 115
    1adc:	71 f0       	breq	.+28     	; 0x1afa <vfprintf+0x126>
    1ade:	83 35       	cpi	r24, 0x53	; 83
    1ae0:	09 f0       	breq	.+2      	; 0x1ae4 <vfprintf+0x110>
    1ae2:	60 c0       	rjmp	.+192    	; 0x1ba4 <vfprintf+0x1d0>
    1ae4:	22 c0       	rjmp	.+68     	; 0x1b2a <vfprintf+0x156>
    1ae6:	f8 01       	movw	r30, r16
    1ae8:	80 81       	ld	r24, Z
    1aea:	89 83       	std	Y+1, r24	; 0x01
    1aec:	0e 5f       	subi	r16, 0xFE	; 254
    1aee:	1f 4f       	sbci	r17, 0xFF	; 255
    1af0:	42 01       	movw	r8, r4
    1af2:	71 e0       	ldi	r23, 0x01	; 1
    1af4:	a7 2e       	mov	r10, r23
    1af6:	b1 2c       	mov	r11, r1
    1af8:	16 c0       	rjmp	.+44     	; 0x1b26 <vfprintf+0x152>
    1afa:	62 e0       	ldi	r22, 0x02	; 2
    1afc:	66 2e       	mov	r6, r22
    1afe:	71 2c       	mov	r7, r1
    1b00:	60 0e       	add	r6, r16
    1b02:	71 1e       	adc	r7, r17
    1b04:	f8 01       	movw	r30, r16
    1b06:	80 80       	ld	r8, Z
    1b08:	91 80       	ldd	r9, Z+1	; 0x01
    1b0a:	26 ff       	sbrs	r18, 6
    1b0c:	03 c0       	rjmp	.+6      	; 0x1b14 <vfprintf+0x140>
    1b0e:	6e 2d       	mov	r22, r14
    1b10:	70 e0       	ldi	r23, 0x00	; 0
    1b12:	02 c0       	rjmp	.+4      	; 0x1b18 <vfprintf+0x144>
    1b14:	6f ef       	ldi	r22, 0xFF	; 255
    1b16:	7f ef       	ldi	r23, 0xFF	; 255
    1b18:	c4 01       	movw	r24, r8
    1b1a:	2c 87       	std	Y+12, r18	; 0x0c
    1b1c:	0e 94 dc 0e 	call	0x1db8	; 0x1db8 <strnlen>
    1b20:	5c 01       	movw	r10, r24
    1b22:	83 01       	movw	r16, r6
    1b24:	2c 85       	ldd	r18, Y+12	; 0x0c
    1b26:	2f 77       	andi	r18, 0x7F	; 127
    1b28:	17 c0       	rjmp	.+46     	; 0x1b58 <vfprintf+0x184>
    1b2a:	52 e0       	ldi	r21, 0x02	; 2
    1b2c:	65 2e       	mov	r6, r21
    1b2e:	71 2c       	mov	r7, r1
    1b30:	60 0e       	add	r6, r16
    1b32:	71 1e       	adc	r7, r17
    1b34:	f8 01       	movw	r30, r16
    1b36:	80 80       	ld	r8, Z
    1b38:	91 80       	ldd	r9, Z+1	; 0x01
    1b3a:	26 ff       	sbrs	r18, 6
    1b3c:	03 c0       	rjmp	.+6      	; 0x1b44 <vfprintf+0x170>
    1b3e:	6e 2d       	mov	r22, r14
    1b40:	70 e0       	ldi	r23, 0x00	; 0
    1b42:	02 c0       	rjmp	.+4      	; 0x1b48 <vfprintf+0x174>
    1b44:	6f ef       	ldi	r22, 0xFF	; 255
    1b46:	7f ef       	ldi	r23, 0xFF	; 255
    1b48:	c4 01       	movw	r24, r8
    1b4a:	2c 87       	std	Y+12, r18	; 0x0c
    1b4c:	0e 94 d1 0e 	call	0x1da2	; 0x1da2 <strnlen_P>
    1b50:	5c 01       	movw	r10, r24
    1b52:	2c 85       	ldd	r18, Y+12	; 0x0c
    1b54:	20 68       	ori	r18, 0x80	; 128
    1b56:	83 01       	movw	r16, r6
    1b58:	23 fd       	sbrc	r18, 3
    1b5a:	20 c0       	rjmp	.+64     	; 0x1b9c <vfprintf+0x1c8>
    1b5c:	08 c0       	rjmp	.+16     	; 0x1b6e <vfprintf+0x19a>
    1b5e:	80 e2       	ldi	r24, 0x20	; 32
    1b60:	90 e0       	ldi	r25, 0x00	; 0
    1b62:	b6 01       	movw	r22, r12
    1b64:	2c 87       	std	Y+12, r18	; 0x0c
    1b66:	0e 94 e7 0e 	call	0x1dce	; 0x1dce <fputc>
    1b6a:	fa 94       	dec	r15
    1b6c:	2c 85       	ldd	r18, Y+12	; 0x0c
    1b6e:	8f 2d       	mov	r24, r15
    1b70:	90 e0       	ldi	r25, 0x00	; 0
    1b72:	a8 16       	cp	r10, r24
    1b74:	b9 06       	cpc	r11, r25
    1b76:	98 f3       	brcs	.-26     	; 0x1b5e <vfprintf+0x18a>
    1b78:	11 c0       	rjmp	.+34     	; 0x1b9c <vfprintf+0x1c8>
    1b7a:	f4 01       	movw	r30, r8
    1b7c:	27 fd       	sbrc	r18, 7
    1b7e:	85 91       	lpm	r24, Z+
    1b80:	27 ff       	sbrs	r18, 7
    1b82:	81 91       	ld	r24, Z+
    1b84:	4f 01       	movw	r8, r30
    1b86:	90 e0       	ldi	r25, 0x00	; 0
    1b88:	b6 01       	movw	r22, r12
    1b8a:	2c 87       	std	Y+12, r18	; 0x0c
    1b8c:	0e 94 e7 0e 	call	0x1dce	; 0x1dce <fputc>
    1b90:	2c 85       	ldd	r18, Y+12	; 0x0c
    1b92:	f1 10       	cpse	r15, r1
    1b94:	fa 94       	dec	r15
    1b96:	08 94       	sec
    1b98:	a1 08       	sbc	r10, r1
    1b9a:	b1 08       	sbc	r11, r1
    1b9c:	a1 14       	cp	r10, r1
    1b9e:	b1 04       	cpc	r11, r1
    1ba0:	61 f7       	brne	.-40     	; 0x1b7a <vfprintf+0x1a6>
    1ba2:	f1 c0       	rjmp	.+482    	; 0x1d86 <vfprintf+0x3b2>
    1ba4:	84 36       	cpi	r24, 0x64	; 100
    1ba6:	11 f0       	breq	.+4      	; 0x1bac <vfprintf+0x1d8>
    1ba8:	89 36       	cpi	r24, 0x69	; 105
    1baa:	49 f5       	brne	.+82     	; 0x1bfe <vfprintf+0x22a>
    1bac:	27 ff       	sbrs	r18, 7
    1bae:	08 c0       	rjmp	.+16     	; 0x1bc0 <vfprintf+0x1ec>
    1bb0:	f8 01       	movw	r30, r16
    1bb2:	60 81       	ld	r22, Z
    1bb4:	71 81       	ldd	r23, Z+1	; 0x01
    1bb6:	82 81       	ldd	r24, Z+2	; 0x02
    1bb8:	93 81       	ldd	r25, Z+3	; 0x03
    1bba:	0c 5f       	subi	r16, 0xFC	; 252
    1bbc:	1f 4f       	sbci	r17, 0xFF	; 255
    1bbe:	09 c0       	rjmp	.+18     	; 0x1bd2 <vfprintf+0x1fe>
    1bc0:	f8 01       	movw	r30, r16
    1bc2:	60 81       	ld	r22, Z
    1bc4:	71 81       	ldd	r23, Z+1	; 0x01
    1bc6:	88 27       	eor	r24, r24
    1bc8:	77 fd       	sbrc	r23, 7
    1bca:	80 95       	com	r24
    1bcc:	98 2f       	mov	r25, r24
    1bce:	0e 5f       	subi	r16, 0xFE	; 254
    1bd0:	1f 4f       	sbci	r17, 0xFF	; 255
    1bd2:	4f e6       	ldi	r20, 0x6F	; 111
    1bd4:	b4 2e       	mov	r11, r20
    1bd6:	b2 22       	and	r11, r18
    1bd8:	97 ff       	sbrs	r25, 7
    1bda:	09 c0       	rjmp	.+18     	; 0x1bee <vfprintf+0x21a>
    1bdc:	90 95       	com	r25
    1bde:	80 95       	com	r24
    1be0:	70 95       	com	r23
    1be2:	61 95       	neg	r22
    1be4:	7f 4f       	sbci	r23, 0xFF	; 255
    1be6:	8f 4f       	sbci	r24, 0xFF	; 255
    1be8:	9f 4f       	sbci	r25, 0xFF	; 255
    1bea:	f0 e8       	ldi	r31, 0x80	; 128
    1bec:	bf 2a       	or	r11, r31
    1bee:	a2 01       	movw	r20, r4
    1bf0:	2a e0       	ldi	r18, 0x0A	; 10
    1bf2:	30 e0       	ldi	r19, 0x00	; 0
    1bf4:	0e 94 13 0f 	call	0x1e26	; 0x1e26 <__ultoa_invert>
    1bf8:	78 2e       	mov	r7, r24
    1bfa:	74 18       	sub	r7, r4
    1bfc:	45 c0       	rjmp	.+138    	; 0x1c88 <vfprintf+0x2b4>
    1bfe:	85 37       	cpi	r24, 0x75	; 117
    1c00:	31 f4       	brne	.+12     	; 0x1c0e <vfprintf+0x23a>
    1c02:	3f ee       	ldi	r19, 0xEF	; 239
    1c04:	b3 2e       	mov	r11, r19
    1c06:	b2 22       	and	r11, r18
    1c08:	2a e0       	ldi	r18, 0x0A	; 10
    1c0a:	30 e0       	ldi	r19, 0x00	; 0
    1c0c:	25 c0       	rjmp	.+74     	; 0x1c58 <vfprintf+0x284>
    1c0e:	99 ef       	ldi	r25, 0xF9	; 249
    1c10:	b9 2e       	mov	r11, r25
    1c12:	b2 22       	and	r11, r18
    1c14:	8f 36       	cpi	r24, 0x6F	; 111
    1c16:	c1 f0       	breq	.+48     	; 0x1c48 <vfprintf+0x274>
    1c18:	80 37       	cpi	r24, 0x70	; 112
    1c1a:	20 f4       	brcc	.+8      	; 0x1c24 <vfprintf+0x250>
    1c1c:	88 35       	cpi	r24, 0x58	; 88
    1c1e:	09 f0       	breq	.+2      	; 0x1c22 <vfprintf+0x24e>
    1c20:	b5 c0       	rjmp	.+362    	; 0x1d8c <vfprintf+0x3b8>
    1c22:	0d c0       	rjmp	.+26     	; 0x1c3e <vfprintf+0x26a>
    1c24:	80 37       	cpi	r24, 0x70	; 112
    1c26:	21 f0       	breq	.+8      	; 0x1c30 <vfprintf+0x25c>
    1c28:	88 37       	cpi	r24, 0x78	; 120
    1c2a:	09 f0       	breq	.+2      	; 0x1c2e <vfprintf+0x25a>
    1c2c:	af c0       	rjmp	.+350    	; 0x1d8c <vfprintf+0x3b8>
    1c2e:	02 c0       	rjmp	.+4      	; 0x1c34 <vfprintf+0x260>
    1c30:	20 e1       	ldi	r18, 0x10	; 16
    1c32:	b2 2a       	or	r11, r18
    1c34:	b4 fe       	sbrs	r11, 4
    1c36:	0b c0       	rjmp	.+22     	; 0x1c4e <vfprintf+0x27a>
    1c38:	84 e0       	ldi	r24, 0x04	; 4
    1c3a:	b8 2a       	or	r11, r24
    1c3c:	08 c0       	rjmp	.+16     	; 0x1c4e <vfprintf+0x27a>
    1c3e:	b4 fe       	sbrs	r11, 4
    1c40:	09 c0       	rjmp	.+18     	; 0x1c54 <vfprintf+0x280>
    1c42:	e6 e0       	ldi	r30, 0x06	; 6
    1c44:	be 2a       	or	r11, r30
    1c46:	06 c0       	rjmp	.+12     	; 0x1c54 <vfprintf+0x280>
    1c48:	28 e0       	ldi	r18, 0x08	; 8
    1c4a:	30 e0       	ldi	r19, 0x00	; 0
    1c4c:	05 c0       	rjmp	.+10     	; 0x1c58 <vfprintf+0x284>
    1c4e:	20 e1       	ldi	r18, 0x10	; 16
    1c50:	30 e0       	ldi	r19, 0x00	; 0
    1c52:	02 c0       	rjmp	.+4      	; 0x1c58 <vfprintf+0x284>
    1c54:	20 e1       	ldi	r18, 0x10	; 16
    1c56:	32 e0       	ldi	r19, 0x02	; 2
    1c58:	b7 fe       	sbrs	r11, 7
    1c5a:	08 c0       	rjmp	.+16     	; 0x1c6c <vfprintf+0x298>
    1c5c:	f8 01       	movw	r30, r16
    1c5e:	60 81       	ld	r22, Z
    1c60:	71 81       	ldd	r23, Z+1	; 0x01
    1c62:	82 81       	ldd	r24, Z+2	; 0x02
    1c64:	93 81       	ldd	r25, Z+3	; 0x03
    1c66:	0c 5f       	subi	r16, 0xFC	; 252
    1c68:	1f 4f       	sbci	r17, 0xFF	; 255
    1c6a:	07 c0       	rjmp	.+14     	; 0x1c7a <vfprintf+0x2a6>
    1c6c:	f8 01       	movw	r30, r16
    1c6e:	60 81       	ld	r22, Z
    1c70:	71 81       	ldd	r23, Z+1	; 0x01
    1c72:	80 e0       	ldi	r24, 0x00	; 0
    1c74:	90 e0       	ldi	r25, 0x00	; 0
    1c76:	0e 5f       	subi	r16, 0xFE	; 254
    1c78:	1f 4f       	sbci	r17, 0xFF	; 255
    1c7a:	a2 01       	movw	r20, r4
    1c7c:	0e 94 13 0f 	call	0x1e26	; 0x1e26 <__ultoa_invert>
    1c80:	78 2e       	mov	r7, r24
    1c82:	74 18       	sub	r7, r4
    1c84:	ff e7       	ldi	r31, 0x7F	; 127
    1c86:	bf 22       	and	r11, r31
    1c88:	b6 fe       	sbrs	r11, 6
    1c8a:	0b c0       	rjmp	.+22     	; 0x1ca2 <vfprintf+0x2ce>
    1c8c:	2e ef       	ldi	r18, 0xFE	; 254
    1c8e:	b2 22       	and	r11, r18
    1c90:	7e 14       	cp	r7, r14
    1c92:	38 f4       	brcc	.+14     	; 0x1ca2 <vfprintf+0x2ce>
    1c94:	b4 fe       	sbrs	r11, 4
    1c96:	07 c0       	rjmp	.+14     	; 0x1ca6 <vfprintf+0x2d2>
    1c98:	b2 fc       	sbrc	r11, 2
    1c9a:	05 c0       	rjmp	.+10     	; 0x1ca6 <vfprintf+0x2d2>
    1c9c:	8f ee       	ldi	r24, 0xEF	; 239
    1c9e:	b8 22       	and	r11, r24
    1ca0:	02 c0       	rjmp	.+4      	; 0x1ca6 <vfprintf+0x2d2>
    1ca2:	a7 2c       	mov	r10, r7
    1ca4:	01 c0       	rjmp	.+2      	; 0x1ca8 <vfprintf+0x2d4>
    1ca6:	ae 2c       	mov	r10, r14
    1ca8:	8b 2d       	mov	r24, r11
    1caa:	90 e0       	ldi	r25, 0x00	; 0
    1cac:	b4 fe       	sbrs	r11, 4
    1cae:	0d c0       	rjmp	.+26     	; 0x1cca <vfprintf+0x2f6>
    1cb0:	fe 01       	movw	r30, r28
    1cb2:	e7 0d       	add	r30, r7
    1cb4:	f1 1d       	adc	r31, r1
    1cb6:	20 81       	ld	r18, Z
    1cb8:	20 33       	cpi	r18, 0x30	; 48
    1cba:	19 f4       	brne	.+6      	; 0x1cc2 <vfprintf+0x2ee>
    1cbc:	e9 ee       	ldi	r30, 0xE9	; 233
    1cbe:	be 22       	and	r11, r30
    1cc0:	09 c0       	rjmp	.+18     	; 0x1cd4 <vfprintf+0x300>
    1cc2:	a3 94       	inc	r10
    1cc4:	b2 fe       	sbrs	r11, 2
    1cc6:	06 c0       	rjmp	.+12     	; 0x1cd4 <vfprintf+0x300>
    1cc8:	04 c0       	rjmp	.+8      	; 0x1cd2 <vfprintf+0x2fe>
    1cca:	86 78       	andi	r24, 0x86	; 134
    1ccc:	90 70       	andi	r25, 0x00	; 0
    1cce:	00 97       	sbiw	r24, 0x00	; 0
    1cd0:	09 f0       	breq	.+2      	; 0x1cd4 <vfprintf+0x300>
    1cd2:	a3 94       	inc	r10
    1cd4:	8b 2c       	mov	r8, r11
    1cd6:	99 24       	eor	r9, r9
    1cd8:	b3 fc       	sbrc	r11, 3
    1cda:	14 c0       	rjmp	.+40     	; 0x1d04 <vfprintf+0x330>
    1cdc:	b0 fe       	sbrs	r11, 0
    1cde:	0f c0       	rjmp	.+30     	; 0x1cfe <vfprintf+0x32a>
    1ce0:	af 14       	cp	r10, r15
    1ce2:	28 f4       	brcc	.+10     	; 0x1cee <vfprintf+0x31a>
    1ce4:	e7 2c       	mov	r14, r7
    1ce6:	ef 0c       	add	r14, r15
    1ce8:	ea 18       	sub	r14, r10
    1cea:	af 2c       	mov	r10, r15
    1cec:	08 c0       	rjmp	.+16     	; 0x1cfe <vfprintf+0x32a>
    1cee:	e7 2c       	mov	r14, r7
    1cf0:	06 c0       	rjmp	.+12     	; 0x1cfe <vfprintf+0x32a>
    1cf2:	80 e2       	ldi	r24, 0x20	; 32
    1cf4:	90 e0       	ldi	r25, 0x00	; 0
    1cf6:	b6 01       	movw	r22, r12
    1cf8:	0e 94 e7 0e 	call	0x1dce	; 0x1dce <fputc>
    1cfc:	a3 94       	inc	r10
    1cfe:	af 14       	cp	r10, r15
    1d00:	c0 f3       	brcs	.-16     	; 0x1cf2 <vfprintf+0x31e>
    1d02:	04 c0       	rjmp	.+8      	; 0x1d0c <vfprintf+0x338>
    1d04:	af 14       	cp	r10, r15
    1d06:	10 f4       	brcc	.+4      	; 0x1d0c <vfprintf+0x338>
    1d08:	fa 18       	sub	r15, r10
    1d0a:	01 c0       	rjmp	.+2      	; 0x1d0e <vfprintf+0x33a>
    1d0c:	ff 24       	eor	r15, r15
    1d0e:	84 fe       	sbrs	r8, 4
    1d10:	0f c0       	rjmp	.+30     	; 0x1d30 <vfprintf+0x35c>
    1d12:	80 e3       	ldi	r24, 0x30	; 48
    1d14:	90 e0       	ldi	r25, 0x00	; 0
    1d16:	b6 01       	movw	r22, r12
    1d18:	0e 94 e7 0e 	call	0x1dce	; 0x1dce <fputc>
    1d1c:	82 fe       	sbrs	r8, 2
    1d1e:	1f c0       	rjmp	.+62     	; 0x1d5e <vfprintf+0x38a>
    1d20:	81 fe       	sbrs	r8, 1
    1d22:	03 c0       	rjmp	.+6      	; 0x1d2a <vfprintf+0x356>
    1d24:	88 e5       	ldi	r24, 0x58	; 88
    1d26:	90 e0       	ldi	r25, 0x00	; 0
    1d28:	10 c0       	rjmp	.+32     	; 0x1d4a <vfprintf+0x376>
    1d2a:	88 e7       	ldi	r24, 0x78	; 120
    1d2c:	90 e0       	ldi	r25, 0x00	; 0
    1d2e:	0d c0       	rjmp	.+26     	; 0x1d4a <vfprintf+0x376>
    1d30:	c4 01       	movw	r24, r8
    1d32:	86 78       	andi	r24, 0x86	; 134
    1d34:	90 70       	andi	r25, 0x00	; 0
    1d36:	00 97       	sbiw	r24, 0x00	; 0
    1d38:	91 f0       	breq	.+36     	; 0x1d5e <vfprintf+0x38a>
    1d3a:	81 fc       	sbrc	r8, 1
    1d3c:	02 c0       	rjmp	.+4      	; 0x1d42 <vfprintf+0x36e>
    1d3e:	80 e2       	ldi	r24, 0x20	; 32
    1d40:	01 c0       	rjmp	.+2      	; 0x1d44 <vfprintf+0x370>
    1d42:	8b e2       	ldi	r24, 0x2B	; 43
    1d44:	b7 fc       	sbrc	r11, 7
    1d46:	8d e2       	ldi	r24, 0x2D	; 45
    1d48:	90 e0       	ldi	r25, 0x00	; 0
    1d4a:	b6 01       	movw	r22, r12
    1d4c:	0e 94 e7 0e 	call	0x1dce	; 0x1dce <fputc>
    1d50:	06 c0       	rjmp	.+12     	; 0x1d5e <vfprintf+0x38a>
    1d52:	80 e3       	ldi	r24, 0x30	; 48
    1d54:	90 e0       	ldi	r25, 0x00	; 0
    1d56:	b6 01       	movw	r22, r12
    1d58:	0e 94 e7 0e 	call	0x1dce	; 0x1dce <fputc>
    1d5c:	ea 94       	dec	r14
    1d5e:	7e 14       	cp	r7, r14
    1d60:	c0 f3       	brcs	.-16     	; 0x1d52 <vfprintf+0x37e>
    1d62:	7a 94       	dec	r7
    1d64:	f2 01       	movw	r30, r4
    1d66:	e7 0d       	add	r30, r7
    1d68:	f1 1d       	adc	r31, r1
    1d6a:	80 81       	ld	r24, Z
    1d6c:	90 e0       	ldi	r25, 0x00	; 0
    1d6e:	b6 01       	movw	r22, r12
    1d70:	0e 94 e7 0e 	call	0x1dce	; 0x1dce <fputc>
    1d74:	77 20       	and	r7, r7
    1d76:	a9 f7       	brne	.-22     	; 0x1d62 <vfprintf+0x38e>
    1d78:	06 c0       	rjmp	.+12     	; 0x1d86 <vfprintf+0x3b2>
    1d7a:	80 e2       	ldi	r24, 0x20	; 32
    1d7c:	90 e0       	ldi	r25, 0x00	; 0
    1d7e:	b6 01       	movw	r22, r12
    1d80:	0e 94 e7 0e 	call	0x1dce	; 0x1dce <fputc>
    1d84:	fa 94       	dec	r15
    1d86:	ff 20       	and	r15, r15
    1d88:	c1 f7       	brne	.-16     	; 0x1d7a <vfprintf+0x3a6>
    1d8a:	37 ce       	rjmp	.-914    	; 0x19fa <vfprintf+0x26>
    1d8c:	f6 01       	movw	r30, r12
    1d8e:	26 81       	ldd	r18, Z+6	; 0x06
    1d90:	37 81       	ldd	r19, Z+7	; 0x07
    1d92:	02 c0       	rjmp	.+4      	; 0x1d98 <vfprintf+0x3c4>
    1d94:	2f ef       	ldi	r18, 0xFF	; 255
    1d96:	3f ef       	ldi	r19, 0xFF	; 255
    1d98:	c9 01       	movw	r24, r18
    1d9a:	2c 96       	adiw	r28, 0x0c	; 12
    1d9c:	e2 e1       	ldi	r30, 0x12	; 18
    1d9e:	0c 94 8d 0f 	jmp	0x1f1a	; 0x1f1a <__epilogue_restores__>

00001da2 <strnlen_P>:
    1da2:	fc 01       	movw	r30, r24
    1da4:	05 90       	lpm	r0, Z+
    1da6:	61 50       	subi	r22, 0x01	; 1
    1da8:	70 40       	sbci	r23, 0x00	; 0
    1daa:	01 10       	cpse	r0, r1
    1dac:	d8 f7       	brcc	.-10     	; 0x1da4 <strnlen_P+0x2>
    1dae:	80 95       	com	r24
    1db0:	90 95       	com	r25
    1db2:	8e 0f       	add	r24, r30
    1db4:	9f 1f       	adc	r25, r31
    1db6:	08 95       	ret

00001db8 <strnlen>:
    1db8:	fc 01       	movw	r30, r24
    1dba:	61 50       	subi	r22, 0x01	; 1
    1dbc:	70 40       	sbci	r23, 0x00	; 0
    1dbe:	01 90       	ld	r0, Z+
    1dc0:	01 10       	cpse	r0, r1
    1dc2:	d8 f7       	brcc	.-10     	; 0x1dba <strnlen+0x2>
    1dc4:	80 95       	com	r24
    1dc6:	90 95       	com	r25
    1dc8:	8e 0f       	add	r24, r30
    1dca:	9f 1f       	adc	r25, r31
    1dcc:	08 95       	ret

00001dce <fputc>:
    1dce:	0f 93       	push	r16
    1dd0:	1f 93       	push	r17
    1dd2:	cf 93       	push	r28
    1dd4:	df 93       	push	r29
    1dd6:	8c 01       	movw	r16, r24
    1dd8:	eb 01       	movw	r28, r22
    1dda:	8b 81       	ldd	r24, Y+3	; 0x03
    1ddc:	81 ff       	sbrs	r24, 1
    1dde:	1b c0       	rjmp	.+54     	; 0x1e16 <fputc+0x48>
    1de0:	82 ff       	sbrs	r24, 2
    1de2:	0d c0       	rjmp	.+26     	; 0x1dfe <fputc+0x30>
    1de4:	2e 81       	ldd	r18, Y+6	; 0x06
    1de6:	3f 81       	ldd	r19, Y+7	; 0x07
    1de8:	8c 81       	ldd	r24, Y+4	; 0x04
    1dea:	9d 81       	ldd	r25, Y+5	; 0x05
    1dec:	28 17       	cp	r18, r24
    1dee:	39 07       	cpc	r19, r25
    1df0:	64 f4       	brge	.+24     	; 0x1e0a <fputc+0x3c>
    1df2:	e8 81       	ld	r30, Y
    1df4:	f9 81       	ldd	r31, Y+1	; 0x01
    1df6:	01 93       	st	Z+, r16
    1df8:	f9 83       	std	Y+1, r31	; 0x01
    1dfa:	e8 83       	st	Y, r30
    1dfc:	06 c0       	rjmp	.+12     	; 0x1e0a <fputc+0x3c>
    1dfe:	e8 85       	ldd	r30, Y+8	; 0x08
    1e00:	f9 85       	ldd	r31, Y+9	; 0x09
    1e02:	80 2f       	mov	r24, r16
    1e04:	09 95       	icall
    1e06:	00 97       	sbiw	r24, 0x00	; 0
    1e08:	31 f4       	brne	.+12     	; 0x1e16 <fputc+0x48>
    1e0a:	8e 81       	ldd	r24, Y+6	; 0x06
    1e0c:	9f 81       	ldd	r25, Y+7	; 0x07
    1e0e:	01 96       	adiw	r24, 0x01	; 1
    1e10:	9f 83       	std	Y+7, r25	; 0x07
    1e12:	8e 83       	std	Y+6, r24	; 0x06
    1e14:	02 c0       	rjmp	.+4      	; 0x1e1a <fputc+0x4c>
    1e16:	0f ef       	ldi	r16, 0xFF	; 255
    1e18:	1f ef       	ldi	r17, 0xFF	; 255
    1e1a:	c8 01       	movw	r24, r16
    1e1c:	df 91       	pop	r29
    1e1e:	cf 91       	pop	r28
    1e20:	1f 91       	pop	r17
    1e22:	0f 91       	pop	r16
    1e24:	08 95       	ret

00001e26 <__ultoa_invert>:
    1e26:	fa 01       	movw	r30, r20
    1e28:	aa 27       	eor	r26, r26
    1e2a:	28 30       	cpi	r18, 0x08	; 8
    1e2c:	51 f1       	breq	.+84     	; 0x1e82 <__ultoa_invert+0x5c>
    1e2e:	20 31       	cpi	r18, 0x10	; 16
    1e30:	81 f1       	breq	.+96     	; 0x1e92 <__ultoa_invert+0x6c>
    1e32:	e8 94       	clt
    1e34:	6f 93       	push	r22
    1e36:	6e 7f       	andi	r22, 0xFE	; 254
    1e38:	6e 5f       	subi	r22, 0xFE	; 254
    1e3a:	7f 4f       	sbci	r23, 0xFF	; 255
    1e3c:	8f 4f       	sbci	r24, 0xFF	; 255
    1e3e:	9f 4f       	sbci	r25, 0xFF	; 255
    1e40:	af 4f       	sbci	r26, 0xFF	; 255
    1e42:	b1 e0       	ldi	r27, 0x01	; 1
    1e44:	3e d0       	rcall	.+124    	; 0x1ec2 <__ultoa_invert+0x9c>
    1e46:	b4 e0       	ldi	r27, 0x04	; 4
    1e48:	3c d0       	rcall	.+120    	; 0x1ec2 <__ultoa_invert+0x9c>
    1e4a:	67 0f       	add	r22, r23
    1e4c:	78 1f       	adc	r23, r24
    1e4e:	89 1f       	adc	r24, r25
    1e50:	9a 1f       	adc	r25, r26
    1e52:	a1 1d       	adc	r26, r1
    1e54:	68 0f       	add	r22, r24
    1e56:	79 1f       	adc	r23, r25
    1e58:	8a 1f       	adc	r24, r26
    1e5a:	91 1d       	adc	r25, r1
    1e5c:	a1 1d       	adc	r26, r1
    1e5e:	6a 0f       	add	r22, r26
    1e60:	71 1d       	adc	r23, r1
    1e62:	81 1d       	adc	r24, r1
    1e64:	91 1d       	adc	r25, r1
    1e66:	a1 1d       	adc	r26, r1
    1e68:	20 d0       	rcall	.+64     	; 0x1eaa <__ultoa_invert+0x84>
    1e6a:	09 f4       	brne	.+2      	; 0x1e6e <__ultoa_invert+0x48>
    1e6c:	68 94       	set
    1e6e:	3f 91       	pop	r19
    1e70:	2a e0       	ldi	r18, 0x0A	; 10
    1e72:	26 9f       	mul	r18, r22
    1e74:	11 24       	eor	r1, r1
    1e76:	30 19       	sub	r19, r0
    1e78:	30 5d       	subi	r19, 0xD0	; 208
    1e7a:	31 93       	st	Z+, r19
    1e7c:	de f6       	brtc	.-74     	; 0x1e34 <__ultoa_invert+0xe>
    1e7e:	cf 01       	movw	r24, r30
    1e80:	08 95       	ret
    1e82:	46 2f       	mov	r20, r22
    1e84:	47 70       	andi	r20, 0x07	; 7
    1e86:	40 5d       	subi	r20, 0xD0	; 208
    1e88:	41 93       	st	Z+, r20
    1e8a:	b3 e0       	ldi	r27, 0x03	; 3
    1e8c:	0f d0       	rcall	.+30     	; 0x1eac <__ultoa_invert+0x86>
    1e8e:	c9 f7       	brne	.-14     	; 0x1e82 <__ultoa_invert+0x5c>
    1e90:	f6 cf       	rjmp	.-20     	; 0x1e7e <__ultoa_invert+0x58>
    1e92:	46 2f       	mov	r20, r22
    1e94:	4f 70       	andi	r20, 0x0F	; 15
    1e96:	40 5d       	subi	r20, 0xD0	; 208
    1e98:	4a 33       	cpi	r20, 0x3A	; 58
    1e9a:	18 f0       	brcs	.+6      	; 0x1ea2 <__ultoa_invert+0x7c>
    1e9c:	49 5d       	subi	r20, 0xD9	; 217
    1e9e:	31 fd       	sbrc	r19, 1
    1ea0:	40 52       	subi	r20, 0x20	; 32
    1ea2:	41 93       	st	Z+, r20
    1ea4:	02 d0       	rcall	.+4      	; 0x1eaa <__ultoa_invert+0x84>
    1ea6:	a9 f7       	brne	.-22     	; 0x1e92 <__ultoa_invert+0x6c>
    1ea8:	ea cf       	rjmp	.-44     	; 0x1e7e <__ultoa_invert+0x58>
    1eaa:	b4 e0       	ldi	r27, 0x04	; 4
    1eac:	a6 95       	lsr	r26
    1eae:	97 95       	ror	r25
    1eb0:	87 95       	ror	r24
    1eb2:	77 95       	ror	r23
    1eb4:	67 95       	ror	r22
    1eb6:	ba 95       	dec	r27
    1eb8:	c9 f7       	brne	.-14     	; 0x1eac <__ultoa_invert+0x86>
    1eba:	00 97       	sbiw	r24, 0x00	; 0
    1ebc:	61 05       	cpc	r22, r1
    1ebe:	71 05       	cpc	r23, r1
    1ec0:	08 95       	ret
    1ec2:	9b 01       	movw	r18, r22
    1ec4:	ac 01       	movw	r20, r24
    1ec6:	0a 2e       	mov	r0, r26
    1ec8:	06 94       	lsr	r0
    1eca:	57 95       	ror	r21
    1ecc:	47 95       	ror	r20
    1ece:	37 95       	ror	r19
    1ed0:	27 95       	ror	r18
    1ed2:	ba 95       	dec	r27
    1ed4:	c9 f7       	brne	.-14     	; 0x1ec8 <__ultoa_invert+0xa2>
    1ed6:	62 0f       	add	r22, r18
    1ed8:	73 1f       	adc	r23, r19
    1eda:	84 1f       	adc	r24, r20
    1edc:	95 1f       	adc	r25, r21
    1ede:	a0 1d       	adc	r26, r0
    1ee0:	08 95       	ret

00001ee2 <__prologue_saves__>:
    1ee2:	2f 92       	push	r2
    1ee4:	3f 92       	push	r3
    1ee6:	4f 92       	push	r4
    1ee8:	5f 92       	push	r5
    1eea:	6f 92       	push	r6
    1eec:	7f 92       	push	r7
    1eee:	8f 92       	push	r8
    1ef0:	9f 92       	push	r9
    1ef2:	af 92       	push	r10
    1ef4:	bf 92       	push	r11
    1ef6:	cf 92       	push	r12
    1ef8:	df 92       	push	r13
    1efa:	ef 92       	push	r14
    1efc:	ff 92       	push	r15
    1efe:	0f 93       	push	r16
    1f00:	1f 93       	push	r17
    1f02:	cf 93       	push	r28
    1f04:	df 93       	push	r29
    1f06:	cd b7       	in	r28, 0x3d	; 61
    1f08:	de b7       	in	r29, 0x3e	; 62
    1f0a:	ca 1b       	sub	r28, r26
    1f0c:	db 0b       	sbc	r29, r27
    1f0e:	0f b6       	in	r0, 0x3f	; 63
    1f10:	f8 94       	cli
    1f12:	de bf       	out	0x3e, r29	; 62
    1f14:	0f be       	out	0x3f, r0	; 63
    1f16:	cd bf       	out	0x3d, r28	; 61
    1f18:	09 94       	ijmp

00001f1a <__epilogue_restores__>:
    1f1a:	2a 88       	ldd	r2, Y+18	; 0x12
    1f1c:	39 88       	ldd	r3, Y+17	; 0x11
    1f1e:	48 88       	ldd	r4, Y+16	; 0x10
    1f20:	5f 84       	ldd	r5, Y+15	; 0x0f
    1f22:	6e 84       	ldd	r6, Y+14	; 0x0e
    1f24:	7d 84       	ldd	r7, Y+13	; 0x0d
    1f26:	8c 84       	ldd	r8, Y+12	; 0x0c
    1f28:	9b 84       	ldd	r9, Y+11	; 0x0b
    1f2a:	aa 84       	ldd	r10, Y+10	; 0x0a
    1f2c:	b9 84       	ldd	r11, Y+9	; 0x09
    1f2e:	c8 84       	ldd	r12, Y+8	; 0x08
    1f30:	df 80       	ldd	r13, Y+7	; 0x07
    1f32:	ee 80       	ldd	r14, Y+6	; 0x06
    1f34:	fd 80       	ldd	r15, Y+5	; 0x05
    1f36:	0c 81       	ldd	r16, Y+4	; 0x04
    1f38:	1b 81       	ldd	r17, Y+3	; 0x03
    1f3a:	aa 81       	ldd	r26, Y+2	; 0x02
    1f3c:	b9 81       	ldd	r27, Y+1	; 0x01
    1f3e:	ce 0f       	add	r28, r30
    1f40:	d1 1d       	adc	r29, r1
    1f42:	0f b6       	in	r0, 0x3f	; 63
    1f44:	f8 94       	cli
    1f46:	de bf       	out	0x3e, r29	; 62
    1f48:	0f be       	out	0x3f, r0	; 63
    1f4a:	cd bf       	out	0x3d, r28	; 61
    1f4c:	ed 01       	movw	r28, r26
    1f4e:	08 95       	ret

00001f50 <_exit>:
    1f50:	f8 94       	cli

00001f52 <__stop_program>:
    1f52:	ff cf       	rjmp	.-2      	; 0x1f52 <__stop_program>
