// Seed: 1971932952
module module_0 (
    input tri1 id_0,
    input tri id_1,
    input wire id_2,
    output supply1 id_3,
    output tri id_4,
    input uwire id_5,
    output uwire id_6,
    output wor id_7,
    output tri id_8,
    output tri1 id_9,
    output uwire id_10,
    input tri0 id_11,
    output tri1 id_12,
    output tri0 id_13,
    input tri0 id_14,
    output supply1 id_15
);
  wire id_17, id_18;
endmodule
module module_1 (
    input uwire id_0,
    input supply1 id_1,
    input tri1 id_2,
    output supply1 id_3,
    input tri1 id_4,
    input wor id_5,
    input tri id_6
);
  assign id_3 = 1;
  wire id_8;
  wire id_9;
  tri1 id_10, id_11, id_12, id_13, id_14;
  wire id_15;
  tri1 id_16, id_17 = id_13;
  assign id_11 = 1;
  module_0(
      id_5, id_4, id_2, id_3, id_3, id_4, id_3, id_3, id_3, id_3, id_3, id_2, id_3, id_3, id_1, id_3
  );
endmodule
