<?xml version="1.0" encoding="UTF-8" standalone="no"?> 
<!-- ##################################################################### -->
<!-- ##TE File Version:1.2-->
<!-- ##Vivado Version:2018.3 -->
<!-- ##TE Last Modification:2019.08.27-->
<!-- ##################################################################### -->
<!-- ##general board part description-->
<!-- ##Info: board part name: board_vendor:board_name:part0:file_version  , use all lower case-->
<board schema_version="2.1" vendor="trenz.biz" name="te0802_2cg_1e" display_name="TE0802 ZYNQ-UltraScale+" url="trenz.org/TE0802-info" preset_file="preset.xml">
  <images>
    <image name="te0802_board.jpg" display_name="TE0802 ZYNQ-UltraScale+" sub_type="board">
      <description>TE0802 ZYNQ-UltraScale+ Image</description>
    </image>
  </images>
<!-- ##################################################################### -->
<!-- ##Board PCB Revision -->
<!-- ##Currently revision with highest id is only displayed in Vivado. Write supported revisions to description too!-->
  <compatible_board_revisions>
    <!--insert supported revisions-->
    <revision id="0">0.2</revision>
  </compatible_board_revisions>
<!-- ##################################################################### -->
<!-- ##Board File Revision -->
<!-- ##Description, see https://wiki.trenz-electronic.de/display/PD/TE+Board+Part+Files -->
  <file_version>2.0</file_version>
<!-- ##################################################################### -->
<!-- ##Board descriptions -->
  <description>ZYNQ-UltraScale+ TE0802-*-2AEU2-A ( 1GB DDRL IS43LQ) (form factor 10x10 cm) with 1GB DDR4L(IS43LQ32256A), speed grade -1 and extended temperature range. *Supported PCB Revisions: REV02. </description>
<!-- ##################################################################### -->
<!-- ##Board components. Special component part0=fpga -->
<!-- ##set display_name and correct part_name for fpga-->
<!-- ##add part interfaces and corresponding component here -->
  <components>
    <component name="part0" display_name="TE0802 UltraSOM (ZYNQ-UltraScale+)" type="fpga" part_name="xczu2cg-sbva484-1-e" pin_map_file="part0_pins.xml" vendor="xilinx.com" spec_url="www.xilinx.com">
      <description>FPGA part on the board</description>
      <interfaces>
        <!--insert fpga interfaces here, see ug895 or other board part files-->
        <interface mode="master" name="ps8_fixedio" type="xilinx.com:zynq_ultra_ps_e:fixedio_rtl:1.0" of_component="ps8_fixedio" preset_proc="zynq_ultra_ps_e_preset"> 
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="zynq_ultra_ps_e" order="0"/>
          </preferred_ips>
        </interface>
        
        <interface mode="master" name="btns_5bits" type="xilinx.com:interface:gpio_rtl:1.0" of_component="btns_5bits" preset_proc="push_buttons_5bits_preset">
        <port_maps>
          <port_map logical_port="TRI_I" physical_port="btns_5bits_tri_i" dir="in" left="4" right="0"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="btns_5bits_tri_i_0"/> 
              <pin_map port_index="1" component_pin="btns_5bits_tri_i_1"/> 
              <pin_map port_index="2" component_pin="btns_5bits_tri_i_2"/> 
              <pin_map port_index="3" component_pin="btns_5bits_tri_i_3"/> 
              <pin_map port_index="4" component_pin="btns_5bits_tri_i_4"/> 
            </pin_maps>
          </port_map>
        </port_maps>
      </interface>
      
      <interface mode="master" name="leds_8bits" type="xilinx.com:interface:gpio_rtl:1.0" of_component="leds_8bits" preset_proc="led_8bits_preset">
        <port_maps>
          <port_map logical_port="TRI_O" physical_port="leds_8bits_tri_o" dir="out" left="7" right="0"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="leds_8bits_tri_o_0"/> 
              <pin_map port_index="1" component_pin="leds_8bits_tri_o_1"/> 
              <pin_map port_index="2" component_pin="leds_8bits_tri_o_2"/> 
              <pin_map port_index="3" component_pin="leds_8bits_tri_o_3"/>
              <pin_map port_index="4" component_pin="leds_8bits_tri_o_4"/> 
              <pin_map port_index="5" component_pin="leds_8bits_tri_o_5"/> 
              <pin_map port_index="6" component_pin="leds_8bits_tri_o_6"/> 
              <pin_map port_index="7" component_pin="leds_8bits_tri_o_7"/> 
            </pin_maps>
          </port_map>
        </port_maps>
      </interface>
      
      <interface mode="master" name="sws_8bits" type="xilinx.com:interface:gpio_rtl:1.0" of_component="sws_8bits" preset_proc="dip_switches_8bits_preset">
	<port_maps>
          <port_map logical_port="TRI_I" physical_port="sws_8bits_tri_i" dir="in" left="7" right="0"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="sws_8bits_tri_i_0"/> 
              <pin_map port_index="1" component_pin="sws_8bits_tri_i_1"/> 
              <pin_map port_index="2" component_pin="sws_8bits_tri_i_2"/> 
              <pin_map port_index="3" component_pin="sws_8bits_tri_i_3"/>
              <pin_map port_index="4" component_pin="sws_8bits_tri_i_4"/> 
              <pin_map port_index="5" component_pin="sws_8bits_tri_i_5"/> 
              <pin_map port_index="6" component_pin="sws_8bits_tri_i_6"/> 
              <pin_map port_index="7" component_pin="sws_8bits_tri_i_7"/> 
            </pin_maps>
          </port_map>
        </port_maps>
      </interface>

      </interfaces>
    </component>
    <!--insert interface components here, see ug895 or other board part files-->
    <component name="ps8_fixedio" display_name="PS8 fixed IO" type="chip" sub_type="fixed_io" major_group=""/>
    
  <component name="btns_5bits" display_name="5 Buttons" type="chip" sub_type="push_button" major_group="GPIO">
	<description>Buttons 4 to 0</description>
  </component>
  
  <component name="leds_8bits" display_name="8 LEDs" type="chip" sub_type="led" major_group="GPIO">
	<description>LEDs 7 to 0</description>
  </component>
  
  <component name="sws_8bits" display_name="8 Switches" type="chip" sub_type="switch" major_group="GPIO">
	<description>DIP Switches 7 to 0</description>
  </component> 
 
  </components>
<!-- ##################################################################### -->
<!-- ##Board jtag chains for partx  -->
  <jtag_chains>
    <jtag_chain name="chain1">
      <position name="0" component="part0"/>
    </jtag_chain>
  </jtag_chains>
<!-- ##################################################################### -->
<!-- ##connections between interfaces definition and part0_pins.xml  -->
  <connections>
  <!--insert interface connections here, see ug895 or other board part files-->
  <connection name="part0_btns_5bits" component1="part0" component2="btns_5bits">
    <connection_map name="part0_btns_5bits_1" c1_st_index="0" c1_end_index="4" c2_st_index="0" c2_end_index="4"/>
  </connection>
  <connection name="part0_leds_8bits" component1="part0" component2="leds_8bits">
    <connection_map name="part0_leds_8bits_1" c1_st_index="5" c1_end_index="12" c2_st_index="0" c2_end_index="7"/>
  </connection>
  <connection name="part0_sws_8bits" component1="part0" component2="sws_8bits">
    <connection_map name="part0_sws_8bits_1" c1_st_index="13" c1_end_index="20" c2_st_index="0" c2_end_index="7"/>
  </connection>
  </connections>
<!-- ##################################################################### -->
<!-- ##Additional IO interface rules-->
  <ip_associated_rules>
    <ip_associated_rule name="default">
      <!--insert interface ip rules here, see ug895 or other board part files-->
    </ip_associated_rule>
  </ip_associated_rules>
<!-- ##################################################################### -->
</board>
