//Revision 24
//NOTE
// Default template for spectreVerilog
// Note:
//      Please remember to replace Top Cell Library, Cell, and View
//      fields with the actual names used by your design.
//END_NOTE

config \6T_BANK_Test ;
design \16nm_Tests .\6T_BANK_Test :schematic;

const \default  spectre, spice, verilog, behavioral, functional, hdl, system, verilogNetlist, schematic, \cmos.sch , cmos_sch, veriloga, ahdl;
const digital verilog, behavioral, functional, hdl, system, verilogNetlist, schematic, \cmos.sch , cmos_sch;
const analog spectre, spice, schematic, \cmos.sch , cmos_sch, veriloga, ahdl;
liblist myLib;

viewlist $\default ;
stoplist spectre, spice, verilog, verilogNetlist;


inst (\16nm_Tests .\6T_BANK_Test :schematic).I0 binding :schematic;
inst (\16nm_Tests .\6T_BANK_Test :schematic).I5[15:0] binding :functional;
inst (\16nm_Tests .\6T_BANK_Test :schematic).I6[15:0] binding :functional;
inst (\16nm_Tests .\6T_BANK_Test :schematic).I7[19:0] binding :functional;
inst (\16nm_Tests .\6T_BANK_Test :schematic).I8[1:0] binding :functional;
inst (\16nm_Tests .\6T_BANK_Test :schematic).I18 binding :functional;
inst (\16nm_Tests .\6T_BANK_Test :schematic).I31[15:0] binding :functional;
inst (\16nm_Tests .\6T_BANK_Test :schematic).I32[15:0] binding :functional;
inst (\16nm_Tests .\6T_BANK_Test :schematic).I33[15:0] binding :schematic;
inst (\16nm_Tests .\6T_BANK_Test :schematic).I34[15:0] binding :schematic;
inst (\16nm_Tests .\6T_BANK_Test :schematic).I17 binding :schematic;
inst (\16nm_Tests .\6T_BANK_Test :schematic).I14[1:0] binding :schematic;
inst (\16nm_Tests .\6T_BANK_Test :schematic).I13[19:0] binding :schematic;
inst (\16nm_Tests .\6T_BANK_Test :schematic).I12[15:0] binding :schematic;
inst (\16nm_Tests .\6T_BANK_Test :schematic).I11[15:0] binding :schematic;


endconfig
