// Seed: 1325872302
module module_0 (
    output wor  id_0,
    input  tri1 id_1,
    input  wand id_2
);
  uwire id_4 = id_1;
  wire  id_5;
  assign id_5 = id_5;
endmodule
macromodule module_1 (
    input  tri0  id_0,
    input  tri   id_1,
    output wire  id_2,
    input  wand  id_3,
    output tri0  id_4,
    input  tri1  id_5,
    output wand  id_6,
    output tri0  id_7,
    input  tri   id_8,
    output tri0  id_9,
    input  uwire id_10,
    output tri0  id_11
);
  assign id_7 = id_3;
  module_0(
      id_4, id_10, id_8
  );
  assign id_6 = id_0;
endmodule
