// Seed: 3080822608
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_4;
endmodule
module module_1 #(
    parameter id_25 = 32'd33,
    parameter id_4  = 32'd63
) (
    id_1,
    id_2,
    id_3,
    _id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    _id_25,
    id_26,
    id_27
);
  output wire id_27;
  input wire id_26;
  input wire _id_25;
  output wire id_24;
  inout wire id_23;
  input wire id_22;
  output wire id_21;
  input wire id_20;
  inout wire id_19;
  output wire id_18;
  input wire id_17;
  output wire id_16;
  input wire id_15;
  input wire id_14;
  input wire id_13;
  inout wire id_12;
  input wire id_11;
  inout wire id_10;
  output wire id_9;
  output wire id_8;
  input wire id_7;
  input wire id_6;
  output wire id_5;
  input wire _id_4;
  output wire id_3;
  output tri0 id_2;
  module_0 modCall_1 (
      id_19,
      id_10,
      id_19
  );
  output wire id_1;
  logic [1  -  id_4 : id_25] id_28;
  assign id_2 = -1 * -1;
endmodule
