{
  "name": "core::core_arch::aarch64::neon::generated::vcges_f32",
  "span": "$library/core/src/../../stdarch/crates/core_arch/src/aarch64/neon/generated.rs:1876:1: 1876:40",
  "mir": "fn core::core_arch::aarch64::neon::generated::vcges_f32(_1: f32, _2: f32) -> u32 {\n    let mut _0: u32;\n    let mut _3: core_arch::arm_shared::neon::uint32x2_t;\n    let mut _4: core_arch::arm_shared::neon::float32x2_t;\n    let mut _5: core_arch::arm_shared::neon::float32x2_t;\n    debug a => _1;\n    debug b => _2;\n    bb0: {\n        StorageLive(_3);\n        StorageLive(_4);\n        _4 = core_arch::arm_shared::neon::generated::vdup_n_f32(_1) -> [return: bb1, unwind unreachable];\n    }\n    bb1: {\n        StorageLive(_5);\n        _5 = core_arch::arm_shared::neon::generated::vdup_n_f32(_2) -> [return: bb2, unwind unreachable];\n    }\n    bb2: {\n        _3 = core_arch::arm_shared::neon::generated::vcge_f32(move _4, move _5) -> [return: bb3, unwind unreachable];\n    }\n    bb3: {\n        StorageDead(_5);\n        StorageDead(_4);\n        _0 = intrinsics::simd::simd_extract::<core_arch::arm_shared::neon::uint32x2_t, u32>(move _3, core_arch::aarch64::neon::generated::vcges_f32::{constant#0}) -> [return: bb4, unwind unreachable];\n    }\n    bb4: {\n        StorageDead(_3);\n        return;\n    }\n}\n"
}