{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1403458929887 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.4 Build 182 03/12/2014 SJ Web Edition " "Version 13.1.4 Build 182 03/12/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1403458929888 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 22 18:42:09 2014 " "Processing started: Sun Jun 22 18:42:09 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1403458929888 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1403458929888 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Adder_r4_r3 -c AdderControl " "Command: quartus_map --read_settings_files=on --write_settings_files=off Adder_r4_r3 -c AdderControl" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1403458929888 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1403458930297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addercontrol.v 1 1 " "Found 1 design units, including 1 entities, in source file addercontrol.v" { { "Info" "ISGN_ENTITY_NAME" "1 AdderControl " "Found entity 1: AdderControl" {  } { { "AdderControl.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/1. Adder_r4_n3/AdderControl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1403458930358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1403458930358 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "online_adder_r4.v(21) " "Verilog HDL information at online_adder_r4.v(21): always construct contains both blocking and non-blocking assignments" {  } { { "online_adder_r4.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/1. Adder_r4_n3/online_adder_r4.v" 21 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1403458930374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "online_adder_r4.v 1 1 " "Found 1 design units, including 1 entities, in source file online_adder_r4.v" { { "Info" "ISGN_ENTITY_NAME" "1 online_adder_r4 " "Found entity 1: online_adder_r4" {  } { { "online_adder_r4.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/1. Adder_r4_n3/online_adder_r4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1403458930374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1403458930374 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "AdderControl " "Elaborating entity \"AdderControl\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1403458930411 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Reset AdderControl.v(25) " "Verilog HDL Display System Task info at AdderControl.v(25): Reset" {  } { { "AdderControl.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/1. Adder_r4_n3/AdderControl.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1403458930420 "|AdderControl"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "x=0, y=0, z=0 AdderControl.v(28) " "Verilog HDL Display System Task info at AdderControl.v(28): x=0, y=0, z=0" {  } { { "AdderControl.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/1. Adder_r4_n3/AdderControl.v" 28 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1403458930421 "|AdderControl"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Cycle -1 AdderControl.v(36) " "Verilog HDL Display System Task info at AdderControl.v(36): Cycle -1" {  } { { "AdderControl.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/1. Adder_r4_n3/AdderControl.v" 36 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1403458930421 "|AdderControl"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "x=1, y=2, z=0 AdderControl.v(39) " "Verilog HDL Display System Task info at AdderControl.v(39): x=1, y=2, z=0" {  } { { "AdderControl.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/1. Adder_r4_n3/AdderControl.v" 39 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1403458930421 "|AdderControl"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Cycle 0 AdderControl.v(44) " "Verilog HDL Display System Task info at AdderControl.v(44): Cycle 0" {  } { { "AdderControl.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/1. Adder_r4_n3/AdderControl.v" 44 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1403458930421 "|AdderControl"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "x=2, y=-1, z=0 AdderControl.v(47) " "Verilog HDL Display System Task info at AdderControl.v(47): x=2, y=-1, z=0" {  } { { "AdderControl.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/1. Adder_r4_n3/AdderControl.v" 47 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1403458930421 "|AdderControl"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Cycle 1 AdderControl.v(52) " "Verilog HDL Display System Task info at AdderControl.v(52): Cycle 1" {  } { { "AdderControl.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/1. Adder_r4_n3/AdderControl.v" 52 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1403458930421 "|AdderControl"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "x=-3, y=-3, z=0 AdderControl.v(55) " "Verilog HDL Display System Task info at AdderControl.v(55): x=-3, y=-3, z=0" {  } { { "AdderControl.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/1. Adder_r4_n3/AdderControl.v" 55 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1403458930421 "|AdderControl"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Cycle 2 AdderControl.v(60) " "Verilog HDL Display System Task info at AdderControl.v(60): Cycle 2" {  } { { "AdderControl.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/1. Adder_r4_n3/AdderControl.v" 60 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1403458930422 "|AdderControl"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "x=3, y=3, z=0 AdderControl.v(63) " "Verilog HDL Display System Task info at AdderControl.v(63): x=3, y=3, z=0" {  } { { "AdderControl.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/1. Adder_r4_n3/AdderControl.v" 63 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1403458930422 "|AdderControl"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Cycle 3 AdderControl.v(68) " "Verilog HDL Display System Task info at AdderControl.v(68): Cycle 3" {  } { { "AdderControl.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/1. Adder_r4_n3/AdderControl.v" 68 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1403458930422 "|AdderControl"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "x=0, y=2, z=0 AdderControl.v(71) " "Verilog HDL Display System Task info at AdderControl.v(71): x=0, y=2, z=0" {  } { { "AdderControl.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/1. Adder_r4_n3/AdderControl.v" 71 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1403458930422 "|AdderControl"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Cycle 4 AdderControl.v(76) " "Verilog HDL Display System Task info at AdderControl.v(76): Cycle 4" {  } { { "AdderControl.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/1. Adder_r4_n3/AdderControl.v" 76 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1403458930422 "|AdderControl"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "x=-1, y=2, z=0 AdderControl.v(79) " "Verilog HDL Display System Task info at AdderControl.v(79): x=-1, y=2, z=0" {  } { { "AdderControl.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/1. Adder_r4_n3/AdderControl.v" 79 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1403458930422 "|AdderControl"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Cycle 5 AdderControl.v(84) " "Verilog HDL Display System Task info at AdderControl.v(84): Cycle 5" {  } { { "AdderControl.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/1. Adder_r4_n3/AdderControl.v" 84 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1403458930422 "|AdderControl"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "x=0, y=0, z=0 AdderControl.v(87) " "Verilog HDL Display System Task info at AdderControl.v(87): x=0, y=0, z=0" {  } { { "AdderControl.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/1. Adder_r4_n3/AdderControl.v" 87 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1403458930423 "|AdderControl"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Cycle 6 AdderControl.v(92) " "Verilog HDL Display System Task info at AdderControl.v(92): Cycle 6" {  } { { "AdderControl.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/1. Adder_r4_n3/AdderControl.v" 92 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1403458930423 "|AdderControl"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "x=0, y=2, z=0 AdderControl.v(95) " "Verilog HDL Display System Task info at AdderControl.v(95): x=0, y=2, z=0" {  } { { "AdderControl.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/1. Adder_r4_n3/AdderControl.v" 95 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1403458930423 "|AdderControl"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Cycle 7 - extra AdderControl.v(100) " "Verilog HDL Display System Task info at AdderControl.v(100): Cycle 7 - extra" {  } { { "AdderControl.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/1. Adder_r4_n3/AdderControl.v" 100 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1403458930423 "|AdderControl"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "x=0, y=0, z=0 AdderControl.v(103) " "Verilog HDL Display System Task info at AdderControl.v(103): x=0, y=0, z=0" {  } { { "AdderControl.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/1. Adder_r4_n3/AdderControl.v" 103 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1403458930423 "|AdderControl"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "AdderControl.v(109) " "Verilog HDL warning at AdderControl.v(109): ignoring unsupported system task" {  } { { "AdderControl.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/1. Adder_r4_n3/AdderControl.v" 109 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Quartus II" 0 -1 1403458930423 "|AdderControl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "online_adder_r4 online_adder_r4:add " "Elaborating entity \"online_adder_r4\" for hierarchy \"online_adder_r4:add\"" {  } { { "AdderControl.v" "add" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/1. Adder_r4_n3/AdderControl.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1403458930426 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 online_adder_r4.v(25) " "Verilog HDL assignment warning at online_adder_r4.v(25): truncated value with size 4 to match size of target (3)" {  } { { "online_adder_r4.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/1. Adder_r4_n3/online_adder_r4.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1403458930449 "|AdderControl|online_adder_r4:add"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 online_adder_r4.v(26) " "Verilog HDL assignment warning at online_adder_r4.v(26): truncated value with size 4 to match size of target (3)" {  } { { "online_adder_r4.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/1. Adder_r4_n3/online_adder_r4.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1403458930449 "|AdderControl|online_adder_r4:add"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 online_adder_r4.v(28) " "Verilog HDL assignment warning at online_adder_r4.v(28): truncated value with size 4 to match size of target (3)" {  } { { "online_adder_r4.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/1. Adder_r4_n3/online_adder_r4.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1403458930450 "|AdderControl|online_adder_r4:add"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 online_adder_r4.v(51) " "Verilog HDL assignment warning at online_adder_r4.v(51): truncated value with size 4 to match size of target (3)" {  } { { "online_adder_r4.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/1. Adder_r4_n3/online_adder_r4.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1403458930450 "|AdderControl|online_adder_r4:add"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 online_adder_r4.v(52) " "Verilog HDL assignment warning at online_adder_r4.v(52): truncated value with size 32 to match size of target (4)" {  } { { "online_adder_r4.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/1. Adder_r4_n3/online_adder_r4.v" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1403458930450 "|AdderControl|online_adder_r4:add"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 online_adder_r4.v(56) " "Verilog HDL assignment warning at online_adder_r4.v(56): truncated value with size 4 to match size of target (3)" {  } { { "online_adder_r4.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/1. Adder_r4_n3/online_adder_r4.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1403458930450 "|AdderControl|online_adder_r4:add"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 online_adder_r4.v(57) " "Verilog HDL assignment warning at online_adder_r4.v(57): truncated value with size 32 to match size of target (4)" {  } { { "online_adder_r4.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/1. Adder_r4_n3/online_adder_r4.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1403458930450 "|AdderControl|online_adder_r4:add"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 online_adder_r4.v(60) " "Verilog HDL assignment warning at online_adder_r4.v(60): truncated value with size 4 to match size of target (3)" {  } { { "online_adder_r4.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/1. Adder_r4_n3/online_adder_r4.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1403458930450 "|AdderControl|online_adder_r4:add"}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/1. Adder_r4_n3/output_files/AdderControl.map.smsg " "Generated suppressed messages file C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/1. Adder_r4_n3/output_files/AdderControl.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1403458930995 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1403458931100 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1403458931100 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_50 " "No output dependent on input pin \"CLOCK_50\"" {  } { { "AdderControl.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/1. Adder_r4_n3/AdderControl.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1403458931133 "|AdderControl|CLOCK_50"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1403458931133 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1 " "Implemented 1 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1403458931134 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1403458931134 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1403458931134 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "479 " "Peak virtual memory: 479 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1403458931167 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 22 18:42:11 2014 " "Processing ended: Sun Jun 22 18:42:11 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1403458931167 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1403458931167 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1403458931167 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1403458931167 ""}
