@W: MT530 :"x:\graduate\ecen5863\programmablelogic\homework2practical\hw2p7\hw2p7\hdl\hw2p7.v":60:1:60:6|Found inferred clock HW2P7|CP which controls 4 sequential elements including count[3:0]. This clock has no specified timing constraint which may adversely impact design performance. 
