<!DOCTYPE HTML>
<html>

<head><meta name="generator" content="Hexo 3.9.0">
	<link rel="bookmark" type="image/x-icon" href="img/love.jpg">
	<link rel="shortcut icon" href="img/love.jpg">
	
			    <title>
    Aoki_Umi
    </title>
    <meta charset="utf-8">
    <meta name="viewport" content="width=device-width, initial-scale=1, user-scalable=no">
    <link rel="stylesheet" href="/css/mic_main.css">
    <link rel="stylesheet" href="/css/dropdownMenu.css">
 <script async src="//busuanzi.ibruce.info/busuanzi/2.3/busuanzi.pure.mini.js"></script>
            <span id="busuanzi_container_site_pv">��վ�ܷ�����<span id="busuanzi_value_site_pv"></span>��</span>
    <meta name="keywords" content="Aoki_Umi">
    
    	<script async src="//dn-lbstatics.qbox.me/busuanzi/2.3/busuanzi.pure.mini.js"></script>
	 
    <noscript>
        <link rel="stylesheet" href="/css/noscript.css">
    </noscript>
    <style type="text/css">
        body:before {
          content: ' ';
          position: fixed;
          top: 0;
          background: url('/img/bg.jpg') center 0 no-repeat;
          right: 0;
          bottom: 0;
          left: 0;
          background-size: cover; 
        }
    </style>

			    
  
    <script type="text/x-mathjax-config">
      MathJax.Hub.Config({
        tex2jax: {
          inlineMath: [ ['$','$'], ["\\(","\\)"]  ],
          processEscapes: true,
          skipTags: ['script', 'noscript', 'style', 'textarea', 'pre', 'code']
        }
      });
    </script>

    <script type="text/x-mathjax-config">
      MathJax.Hub.Queue(function() {
        var all = MathJax.Hub.getAllJax(), i;
        for (i=0; i < all.length; i += 1) {
          all[i].SourceElement().parentNode.className += ' has-jax';
        }
      });
    </script>
    <script async type="text/javascript" src="//cdn.bootcss.com/mathjax/2.7.1/latest.js?config=TeX-AMS-MML_HTMLorMML"></script>
  


    <script src="/js/jquery.min.js"></script>
    <script src="/js/jquery.scrollex.min.js"></script>
    <script src="/js/jquery.scrolly.min.js"></script>
    <script src="/js/skel.min.js"></script>
    <script src="/js/util.js"></script>
    <script src="/js/main.js"></script>
	
<script src="//cdn1.lncld.net/static/js/3.0.4/av-min.js"></script>
    <script src="//unpkg.com/valine/dist/Valine.min.js"></script>
<link rel="alternate" href="atom.xml" title="Aoki_Umi" type="application/atom+xml">
</head>
    
		
<!-- Layouts -->



<!--  代码渲染  -->
<script>hljs.initHighlightingOnLoad();</script>
<script src="https://cdnjs.cloudflare.com/ajax/libs/highlight.js/9.12.0/languages/go.min.js"></script>
<link rel="stylesheet" href="/css/prism_coy.css">
<link rel="stylesheet" href="/css/typo.css">
<!-- 文章页 -->
<body class="is-loading">
    <!-- Wrapper 外包 s-->
    <div id="wrapper" class="fade-in">
        <!-- Intro 头部显示 s -->
        <!-- Intro 头部显示 e -->
        <!-- Header 头部logo start -->
        <header id="header">
    <a href="/" class="logo">AOKI_UMI</a>
</header>
        <!-- Nav 导航条 start -->
        <nav id="nav" class="special">
            <ul class="menu links">
			<!-- Homepage  主页  --> 
			<li>
	            <a href="/" rel="nofollow">HOME</a>
	        </li>
			<!-- categories_name  分类   --> 
	        
	        <li class="active">
	            <a href="#s1">CATEGORIES</a>
	                    <ul class="submenu">
	                        <li>
	                        <a class="category-link" href="../categories/CS/">CS</a></li><li><a class="category-link" href="../categories/CS/AI/">AI</a></li><li><a class="category-link" href="../categories/CS/ALGORITHM/">ALGORITHM</a></li><li><a class="category-link" href="../categories/CS/ASSEMBLY-LANGUAGE/">ASSEMBLY_LANGUAGE</a></li><li><a class="category-link" href="../categories/CS/C-C/">C&C++</a></li><li><a class="category-link" href="../categories/CS/CA/">CA</a></li><li><a class="category-link" href="../categories/CS/DESIGN/">DESIGN</a></li><li><a class="category-link" href="../categories/CS/PYTHON/">PYTHON</a></li><li><a class="category-link" href="../categories/CS/PYTHON/ALGORITHM/">ALGORITHM</a></li><li><a class="category-link" href="../categories/CS/SIGNAL-PROCESSING/">SIGNAL_PROCESSING</a></li><li><a class="category-link" href="../categories/OI/">OI</a></li><li><a class="category-link" href="../categories/OI/ALGORITHM/">ALGORITHM</a></li><li><a class="category-link" href="../categories/OI/Algorithm/">Algorithm</a></li><li><a class="category-link" href="../categories/OI/Algorithm/Tree/">Tree</a></li><li><a class="category-link" href="../categories/OI/Character-String/">Character String</a></li><li><a class="category-link" href="../categories/OI/Congratulation/">Congratulation</a></li><li><a class="category-link" href="../categories/OI/Contest/">Contest</a></li><li><a class="category-link" href="../categories/OI/DATA-STRUCTURE/">DATA STRUCTURE</a></li><li><a class="category-link" href="../categories/OI/DP/">DP</a></li><li><a class="category-link" href="../categories/OI/GRAPH-THERY/">GRAPH THERY</a></li><li><a class="category-link" href="../categories/OI/Graph-Theory/">Graph Theory</a></li><li><a class="category-link" href="../categories/OI/Maths/">Maths</a></li><li><a class="category-link" href="../categories/OI/Search/">Search</a></li><li><a class="category-link" href="../categories/OI/Simulation/">Simulation</a></li><li><a class="category-link" href="../categories/STUDY/">STUDY</a>
	                    </li></ul>
	        </li>
	        
	        <!-- archives  归档   --> 
	        
	        <li class="active">
	            <a href="#s1">ARCHIVES</a>
	                    <ul class="submenu">
	                        <li>
	                        <a class="archive-link" href="../archives/2023/12/">December 2023</a></li><li><a class="archive-link" href="../archives/2023/10/">October 2023</a></li><li><a class="archive-link" href="../archives/2023/09/">September 2023</a></li><li><a class="archive-link" href="../archives/2022/10/">October 2022</a></li><li><a class="archive-link" href="../archives/2022/06/">June 2022</a></li><li><a class="archive-link" href="../archives/2022/01/">January 2022</a></li><li><a class="archive-link" href="../archives/2021/11/">November 2021</a></li><li><a class="archive-link" href="../archives/2021/04/">April 2021</a></li><li><a class="archive-link" href="../archives/2021/01/">January 2021</a></li><li><a class="archive-link" href="../archives/2020/11/">November 2020</a></li><li><a class="archive-link" href="../archives/2020/10/">October 2020</a></li><li><a class="archive-link" href="../archives/2020/08/">August 2020</a></li><li><a class="archive-link" href="../archives/2020/06/">June 2020</a></li><li><a class="archive-link" href="../archives/2020/05/">May 2020</a></li><li><a class="archive-link" href="../archives/2020/04/">April 2020</a></li><li><a class="archive-link" href="../archives/2020/02/">February 2020</a></li><li><a class="archive-link" href="../archives/2018/11/">November 2018</a></li><li><a class="archive-link" href="../archives/2018/10/">October 2018</a></li><li><a class="archive-link" href="../archives/2018/09/">September 2018</a></li><li><a class="archive-link" href="../archives/2018/08/">August 2018</a></li><li><a class="archive-link" href="../archives/2018/07/">July 2018</a></li><li><a class="archive-link" href="../archives/2018/05/">May 2018</a></li><li><a class="archive-link" href="../archives/2018/04/">April 2018</a></li><li><a class="archive-link" href="../archives/2018/03/">March 2018</a></li><li><a class="archive-link" href="../archives/2018/01/">January 2018</a>
	                    </li></ul>
	        </li>
	        
	        
		        <!-- Pages 自定义   -->
		        
		        <li>
		            <a href="/about/" title="ABOUT">
		                ABOUT
		            </a>
		        </li>
		        
		        <li>
		            <a href="/group/" title="FRIENDS">
		                FRIENDS
		            </a>
		        </li>
		        
		        <li>
		            <a href="/gallery/" title="GALLERY">
		                GALLERY
		            </a>
		        </li>
		        
		        <li>
		            <a href="/tag/" title="TAG">
		                TAG
		            </a>
		        </li>
		        


            </ul>
            <!-- icons 图标   -->
			<ul class="icons">
                    
                    <li>
                        <a title="github" href="https://github.com/AokiUmi" target="_blank" rel="noopener">
                            <i class="icon fa fa-github"></i>
                        </a>
                    </li>
                    
                    <li>
                        <a title="500px" href="http://500px.com" target="_blank" rel="noopener">
                            <i class="icon fa fa-500px"></i>
                        </a>
                    </li>
                    
			</ul>
</nav>

        <div id="main">
            <div class="post_page_title_img" style="height: 25rem;background-image: url(/images/0049.jpg);background-position: center; background-repeat:no-repeat; background-size:cover;-moz-background-size:cover;overflow:hidden;">
                <a href="#" style="padding: 4rem 4rem 2rem 4rem ;"><h2>ECE252学习笔记</h2></a>
         
            </div>
            <!-- Post -->
            <div class="typo" style="padding: 3rem;">

                <h1 id="Week01"><a href="#Week01" class="headerlink" title="Week01"></a>Week01</h1><h2 id="Universal-Turing-Machine"><a href="#Universal-Turing-Machine" class="headerlink" title="Universal Turing Machine"></a>Universal Turing Machine</h2><p>A programmable computer is effectively a <strong>Universal Turing Machine</strong> (minus infinite memory)</p>
<ul>
<li><p>A <strong>“program”</strong> describes <strong>a computation</strong></p>
</li>
<li><p>One that can <strong>“simulate” any other Turing machine</strong> by in putting a description of that machine’s behavior rules</p>
</li>
<li><p>The behavior is <strong>no longer “hard-coded”</strong>!</p>
</li>
</ul>
<p>In theory, a computer can compute anything that’s possible to compute…</p>
<ul>
<li>Given enough <strong>memory and time</strong></li>
</ul>
<h2 id="Technology"><a href="#Technology" class="headerlink" title="Technology"></a>Technology</h2><h3 id="Moore’s-law"><a href="#Moore’s-law" class="headerlink" title="Moore’s law"></a>Moore’s law</h3><ul>
<li><p>Predicted doubling of capacity every 24 months -&gt; Cost halves every two years.</p>
</li>
<li><p>Has generally held true</p>
</li>
</ul>
<h3 id="Processor"><a href="#Processor" class="headerlink" title="Processor"></a>Processor</h3><ul>
<li><p>Executes applicationsthat have been brokendown into sequencesof simple instructions</p>
</li>
<li><p>Use digital logic circuits, made up of transistors</p>
</li>
</ul>
<h2 id="Abstraction"><a href="#Abstraction" class="headerlink" title="Abstraction"></a>Abstraction</h2><p>hardware/software</p>
<p>ISA  is the boundary</p>
<p>hardware: ISA, Microarchitecture，Logic Circuits，Devices</p>
<p>software：Problem Statement，Algorithm，Program</p>
<p><img src="/2023/09/18/ECE252学习笔记/1.png" alt></p>
<h3 id="Layers"><a href="#Layers" class="headerlink" title="Layers"></a>Layers</h3><p><img src="/2023/09/18/ECE252学习笔记/2.png" alt></p>
<p>越在上层越抽象 more higher layer more abstraction </p>
<p><strong>Problem Statement</strong></p>
<ul>
<li><p><strong>natural language</strong></p>
</li>
<li><p>ambiguous，imprecise</p>
</li>
</ul>
<p>—— <strong>Software Design</strong>: Choose algorithms&amp;data structures tosolve the problem</p>
<p><strong>Algorithm</strong></p>
<ul>
<li><p>step-by-step <strong>procedure</strong>，guaranteed to finishi</p>
</li>
<li><p>Definiteness, effective computability, finiteness</p>
</li>
</ul>
<p>—– <strong>Programming</strong>: Use a programming language to implement design</p>
<p><strong>Program</strong></p>
<ul>
<li><p>Express the algorithm <strong>using a computer language</strong></p>
</li>
<li><p>High-level language, low-level language</p>
</li>
</ul>
<p><strong>区分不同level看hardware还是software</strong></p>
<p>low-level language: assembler, based on ISA</p>
<p>high-level language: complier, based on PS</p>
<p>—– <strong>Compilation</strong>: Use a compiler to convert the program to machine instructions</p>
<hr>
<p><strong>ISA</strong></p>
<ul>
<li><p>Specifies the <strong>set of instructions</strong> the computer can perform</p>
</li>
<li><p>Data types, addressing modes</p>
</li>
</ul>
<p>—– <strong>Processor Design</strong>: Choose high-level organization and structures to implement ISA</p>
<p><strong>Microarchitecture</strong></p>
<ul>
<li><p><strong>Detailed organization</strong> of a processor <strong>implementation</strong></p>
</li>
<li><p>Different implementations of a single ISA</p>
</li>
</ul>
<p>—– <strong>Logic/Circuit Design</strong>: Choose gates and other low-level structures to implement components</p>
<p><strong>Logic Circuits</strong></p>
<ul>
<li><p><strong>Combine basic operations</strong> to realize microarchitecture</p>
</li>
<li><p>Many <strong>different ways to implement a single function</strong>(e.g., addition)</p>
</li>
</ul>
<p>—– <strong>Implement &amp; Fabricate</strong>: Transform logic circuits into masks for transistors and other layers, then fabricate</p>
<p><strong>Devices</strong></p>
<ul>
<li><p>Transistor-based implementation of logic circuits</p>
</li>
<li><p>Chip layout masks</p>
</li>
<li><p>Properties of materials, manufacturability</p>
</li>
</ul>
<p><strong>Abstraction to Manage Complexity</strong></p>
<p>higher level of abstraction = more abstract</p>
<h2 id="Electrical-Information"><a href="#Electrical-Information" class="headerlink" title="Electrical Information"></a>Electrical Information</h2><p>Almost all computing systems are <strong>digital</strong></p>
<p>Analog：Continuous range of values</p>
<p>Digital：Discrete set of values （more abstract）</p>
<p>Digital <strong>is an Abstraction of</strong> Analog</p>
<p><strong>Binary Information</strong><br>Any data processed by a digital computer is represented by sequences of 1s and Os</p>
<h1 id="Week02"><a href="#Week02" class="headerlink" title="Week02"></a>Week02</h1><h2 id="Positional-Notation"><a href="#Positional-Notation" class="headerlink" title="Positional Notation"></a>Positional Notation</h2><p>Digits represent powers of the base(radix)<br>Each digit D in radix r is restricted to $0≤D&lt; r$</p>
<p>N-digit non-negative integer with radix r:<br>$D_{N-1}….D_1D_0= D_{N-1}×r^{N-1} + …+ D_1×r^1 + D_0×r^0$</p>
<p>Binary (Base 2) Octal (Base 8) Hexadecimal (Base 16)</p>
<p><strong>Each position</strong> represents <strong>a power of base</strong></p>
<p><strong>Digit value</strong> says <strong>how many</strong> of that power of base</p>
<h3 id="Value-vs-Number"><a href="#Value-vs-Number" class="headerlink" title="Value vs. Number"></a>Value vs. Number</h3><p>A <strong>value</strong> is a particular quantity</p>
<p>A <strong>number</strong> is a way to represent a value</p>
<p>To know the value indicated by a number, you need to know the <strong>format!</strong></p>
<p>The contribution of each digit to a number’s value is determined by <strong>its position and the base</strong></p>
<h2 id="Conversion"><a href="#Conversion" class="headerlink" title="Conversion"></a>Conversion</h2><p>Decimal to others: divide by base, the remainders are the digits</p>
<p>Binary to Hex: Directly substitute a hex digit fora <strong>4-bit</strong> binary number (or vice versa!)</p>
<p><img src="/2023/09/18/ECE252学习笔记/3.png" alt></p>
<p>Binary to Octal: Directly substitute a hex digit fora <strong>3-bit</strong> binary number (or vice versa!)</p>
<p><img src="/2023/09/18/ECE252学习笔记/4.png" alt></p>
<p>Octal to Hex: </p>
<p><img src="/2023/09/18/ECE252学习笔记/5.png" alt></p>
<p>Use binary as an intermediate form!</p>
<p>Decimal to Octal, Decimal to Hex: use Binary as an intermediate form</p>
<p>left: most significant, right: less significant</p>
<p>Multiply: move to left, Multiplying a base $R$ number by $R^N$ “shifts” the number left by $N$ positions</p>
<p>Divide: move to right, Dividing a base $R$ number by $R^N$ “shifts” the number right by $N$ positions</p>
<h2 id="Signed-Number"><a href="#Signed-Number" class="headerlink" title="Signed Number"></a>Signed Number</h2><p>In decimal, we show a number’s <strong>sign</strong> using asymbol (+ or -) in front of its <strong>magnitude</strong> Hence the name “signed-magnitude”…</p>
<h3 id="2’s-Complement-Representation"><a href="#2’s-Complement-Representation" class="headerlink" title="2’s-Complement Representation"></a>2’s-Complement Representation</h3><p><strong>Positive</strong> numbers start with 0</p>
<p>The rest of the bits work the same as unsigned binary</p>
<p><strong>Negative</strong> numbers start with 1</p>
<p>The interpretation is more complex</p>
<p>十进制负数 到 二补数：-5 到 5 -&gt; 0101 -&gt; 1010 + 1 = 1011</p>
<p>二补数负数 到 十进制负数1101 -&gt; 0010 + 1= 0011 -&gt; 3 -&gt; -3</p>
<h3 id="Addition"><a href="#Addition" class="headerlink" title="Addition"></a>Addition</h3><p>Addition works the way it does for unsigned binary numbers</p>
<h3 id="Subtraction"><a href="#Subtraction" class="headerlink" title="Subtraction"></a>Subtraction</h3><p>Instead of subtraction with borrowing, we <strong>add the negation</strong> of the value we wish to subtract</p>
<p>This method simplifies computer hardware</p>
<h3 id="Operand-Result-Bitwidths-Match"><a href="#Operand-Result-Bitwidths-Match" class="headerlink" title="Operand/Result Bitwidths Match"></a>Operand/Result Bitwidths Match</h3><p>Operands and results must have the same number of bits for the math to work correctly</p>
<p>operand是符号两边的数字</p>
<h2 id="Signed-Extension"><a href="#Signed-Extension" class="headerlink" title="Signed Extension"></a>Signed Extension</h2><p>前面是0就补0，是1就补1</p>
<p>每种表达的范围，超出范围就overflow</p>
<p>unsigned number:  $[0,2^{n}-1]$</p>
<p>signed number: $ [-(2^{n-1}-1),2^{n-1}-1 ]$</p>
<p>2’s-complement number: $[-2^{n-1},2^{n-1}-1]$</p>
<p>最小的数为1+n-1个0，最大是0+n-1个1，$[1000,0111]$</p>
<h2 id="Overflow"><a href="#Overflow" class="headerlink" title="Overflow"></a>Overflow</h2><p><strong>不管哪种方式，只要大于以上表达数的范围就overflow，表现为显示答案错误，sign错误</strong></p>
<p>The result cannot be correctly represented in the required number of bits.</p>
<p>lf adding two <strong>negative 2’s-complement numbers overflows</strong>, the sign of the result will appear to be <strong>non-negative</strong>.</p>
<p>1101 -3 |1001 -7</p>
<p>1100 -4 |1100 -4</p>
<p>————————</p>
<p>1001 -7 |0101 5 overflow</p>
<p>lf the result of adding <strong>two positive 2’s-complement numbers</strong> appears to be <strong>positive</strong>, then the operation <strong>did not overflow</strong>.</p>
<p>lf adding <strong>two unsigned numbers overflows</strong> , the result will appear to be<br><strong>smaller than it should be</strong>. </p>
<h1 id="Week03"><a href="#Week03" class="headerlink" title="Week03"></a>Week03</h1><h2 id="Fixed-Floating"><a href="#Fixed-Floating" class="headerlink" title="Fixed Floating"></a>Fixed Floating</h2><p>When the format defines a “fixed” position for the radix point within the number’s digits, it is called <strong>fixed-point</strong> </p>
<p><img src="/2023/09/18/ECE252学习笔记/7.png" alt> </p>
<h2 id="Floating-Point"><a href="#Floating-Point" class="headerlink" title="Floating-Point"></a>Floating-Point</h2><p>Floating-point: the format defines a way to encode the radix point location into the number(i.e., the position <strong>is not “fixed” in one place</strong>)</p>
<ul>
<li><p>More flexibility than fixed-point… and more complexity!</p>
</li>
<li><p>Scientific Notation is floating-point</p>
</li>
</ul>
<h2 id="IEEE-32-Bit-Floating-Point"><a href="#IEEE-32-Bit-Floating-Point" class="headerlink" title="IEEE 32-Bit Floating-Point"></a>IEEE 32-Bit Floating-Point</h2><p><img src="/2023/09/18/ECE252学习笔记/6.png" alt>  </p>
<p>$(-1)^{sign} <em> 1.signficand </em> 2 ^{exponent-127}$</p>
<h2 id="Format-Comparison"><a href="#Format-Comparison" class="headerlink" title="Format Comparison"></a>Format Comparison</h2><p><img src="/2023/09/18/ECE252学习笔记/8.png" alt>  </p>
<p><strong>Range</strong>: from the leftmost to the rightmostrepresentable values on the number line</p>
<p><strong>Precision</strong>: number of significant digits</p>
<p>Integer: $XXXX XXXX$ </p>
<ul>
<li><p>precision: 8 bits</p>
</li>
<li><p>range: $[0,2^8-1]$</p>
</li>
</ul>
<p>Fixed: $XXXX.XXXX$</p>
<ul>
<li><p>precision: 8 bits</p>
</li>
<li><p>range: $[0,2^4-1+ 1- 2^{-4}]$</p>
</li>
</ul>
<p>Float: $1.XXXX * 2^{XXXX}$</p>
<ul>
<li><p>precision: <strong>5 bits</strong> notes（不需要转成十进制） precision=1+significand</p>
</li>
<li><p>range: $[1,(1+1-2^{-4} )* 2^{2^4-1}]$</p>
</li>
</ul>
<p>A 32-bit IEEE floating-point number has <strong>greater range</strong> and <strong>lesser precision</strong> compared to a 32-bit 2’s-complement integer.</p>
<h2 id="ASCII"><a href="#ASCII" class="headerlink" title="ASCII"></a>ASCII</h2><p>A computer stores text in memory as <strong>binary</strong></p>
<p>It uses <strong>8 binary-bits, 2 hex-bits (has been extended)</strong> to represent <strong>128</strong> different characters </p>
<p>Alphanumeric characters A-Z, a-z,0-9, encoded to allow easy sorting and transformation</p>
<h1 id="Week04"><a href="#Week04" class="headerlink" title="Week04"></a>Week04</h1><h2 id="Logic-Functions"><a href="#Logic-Functions" class="headerlink" title="Logic Functions"></a>Logic Functions</h2><h3 id="Ones-and-Zeros"><a href="#Ones-and-Zeros" class="headerlink" title="Ones and Zeros"></a>Ones and Zeros</h3><ul>
<li><p>Digital circuits manipulate voltage levels that weconsider more abstractly to be <strong>ones and zeros</strong></p>
</li>
<li><p>We call these circuits <strong>logic circuits</strong> because they operate on and produce <strong>Boolean</strong> results</p>
</li>
<li><p>Boolean variables have only two possible values<br>TRUE (corresponding to “one”)<br>FALSE (corresponding to “zero”)</p>
</li>
</ul>
<h3 id="Logic-Operator"><a href="#Logic-Operator" class="headerlink" title="Logic Operator"></a>Logic Operator</h3><p>AND: $A \cdot B$</p>
<p>OR: $A + B$</p>
<p>NOT: $\bar{A}$</p>
<p>XOR: $A \oplus B$ 相同是0，不同是1</p>
<h3 id="The-Odd-Function"><a href="#The-Odd-Function" class="headerlink" title="The Odd Function"></a>The Odd Function</h3><p>ex:$(A \oplus B) \oplus C$</p>
<p>output is 1 only when an odd # of the inputs are 1</p>
<h3 id="Bitwise-Logic-Functions"><a href="#Bitwise-Logic-Functions" class="headerlink" title="Bitwise Logic Functions"></a>Bitwise Logic Functions</h3><p>A <strong>bitwise</strong> operation computes each bit of an N-bit result based on the value(s) in the<br>corresponding position of the N-bit operand(s) 按位运算</p>
<h2 id="Combinational-Logic"><a href="#Combinational-Logic" class="headerlink" title="Combinational Logic"></a>Combinational Logic</h2><p>we think of logic circuits as having Boolean input values and <strong>producing Boolean results</strong><br>In reality, they are built from transistors that connecteach output to power or ground based on the design of the circuit and the <strong>voltage level</strong> of each input</p>
<ul>
<li><p>Logic circuits are at <strong>a higher level of abstraction</strong></p>
</li>
<li><p>Each transistor acts like a <strong>switch</strong>…</p>
</li>
</ul>
<h3 id="Transistors"><a href="#Transistors" class="headerlink" title="Transistors"></a>Transistors</h3><p><img src="/2023/09/18/ECE252学习笔记/9.png" alt>  </p>
<p>A logic gate is an electric circuit that contains transistors that connect the output to power or ground based on the input voltage(s)</p>
<ul>
<li><p>power -&gt; voltage interpreted as logic 1</p>
</li>
<li><p>ground -&gt; voltage interpreted as loaic 0</p>
<p>  NOT gate use 2 transistors</p>
</li>
</ul>
<h3 id="Logic-Gates"><a href="#Logic-Gates" class="headerlink" title="Logic Gates"></a>Logic Gates</h3><p><img src="/2023/09/18/ECE252学习笔记/10.png" alt>  </p>
<p>The shape of the gate allows us to visually determine all of these.</p>
<p>The inputs of these gates don’t need to be labeled because in these functions, the order of inputs doesn’t matter.</p>
<h2 id="Combinational-Blocks"><a href="#Combinational-Blocks" class="headerlink" title="Combinational Blocks"></a>Combinational Blocks</h2><h3 id="Decoder"><a href="#Decoder" class="headerlink" title="Decoder"></a>Decoder</h3><p>Converts an <strong>n-bit</strong> input codeword into a unique m-bit output value, where $m=2^n$</p>
<p><strong>Exactly one</strong> output can be true at any given time</p>
<p>Here we are only concerned with how the decoder <strong>behaves</strong>, not how it is constructed internally</p>
<p>If the input value is N, the output is N</p>
<p>When we represent a logic structure with a block, the internal details are hidden. When using the block in a logic circuit, we only need to know <strong>what the block does</strong>.</p>
<p>Inside the block’s symbol, we label each pin to indicate <strong>the pin’s function in the underlying logic structure</strong>.</p>
<p>When we draw signal names or Boolean values on the outside of the block near the pins, they indicate <strong>what is externally connected to the block</strong> (the Boolean value or signal name.</p>
<p>We label each decoder output with a decimal number that <strong>is equal to the input code value that causes that output to be 1</strong>.</p>
<p>A <strong>decoder</strong> indicates what number is present at the decoder’s input(s) by making the decoder <strong>output pin labeled with the same number output the value 1</strong>.</p>
<p><img src="/2023/09/18/ECE252学习笔记/11.png" alt>  </p>
<h3 id="Multiplexers-Muxes"><a href="#Multiplexers-Muxes" class="headerlink" title="Multiplexers(Muxes)"></a>Multiplexers(Muxes)</h3><p>Selection: based on the select input(s), choose one of the data inputs to drive the output</p>
<ul>
<li><p>Output is equal to <strong>one</strong> of the data inputs</p>
</li>
<li><p><strong>Select inputs</strong> indicate which data input</p>
</li>
</ul>
<p>n select lines, $2^n$ input lines</p>
<p>The output of a multiplexer always has the same value as one of its <strong>data inputs</strong>.</p>
<p>The multiplexer’s <strong>select inputs</strong> control which of its <strong>data inputs</strong> is sent to the output.</p>
<p>A <strong>multiplexer</strong> <strong>chooses between multiple signals</strong> by outputting the data inputlabeled with the same number as current value of <strong>select input(s)</strong>.</p>
<p><img src="/2023/09/18/ECE252学习笔记/12.png" alt>  </p>
<p>Data inputs must <strong>be labeled</strong> to indicate which input is chosen for <strong>a given select value</strong><br>Select inputs must <strong>be labeled</strong> so we know <strong>the ordering of bits</strong> within the select value We need to interpret the select as a binary number</p>
<p>Exception: a 2:1 mux has only one select signal so it does not need a label</p>
<h3 id="Adders"><a href="#Adders" class="headerlink" title="Adders"></a>Adders</h3><h4 id="Full-adder"><a href="#Full-adder" class="headerlink" title="Full adder:"></a>Full adder:</h4><p>A structure that performs <strong>the addition for one bit position of a multi-bit binary addition</strong> operation.</p>
<p><strong>Accept three inputs</strong>: a bit from each addend and a carry value from bit position to the right<br><strong>Produce two outputs</strong>: the sum bit at that position, and a carry value to send to the bit position to the left</p>
<p>A full adder performs addition for <strong>a single bit position</strong></p>
<p>Cout,Cin: 进位</p>
<h4 id="Ripple-Carry-Adder"><a href="#Ripple-Carry-Adder" class="headerlink" title="Ripple Carry Adder"></a>Ripple Carry Adder</h4><p>A series of full adders, where each full adder performs the addition for a single bit position.</p>
<p><img src="/2023/09/18/ECE252学习笔记/13.png" alt>  </p>
<h1 id="Week05"><a href="#Week05" class="headerlink" title="Week05"></a>Week05</h1><h2 id="Combinational-Logic-1"><a href="#Combinational-Logic-1" class="headerlink" title="Combinational Logic"></a>Combinational Logic</h2><p>So far, all of the logic circuits we have talked about have been combinational</p>
<ul>
<li><p>Circuit outputs only depend <strong>on current input values</strong></p>
</li>
<li><p>Adder, Mux, Decoder,</p>
</li>
</ul>
<h2 id="Sequential-Circuits"><a href="#Sequential-Circuits" class="headerlink" title="Sequential Circuits"></a>Sequential Circuits</h2><p>The behavior of a <strong>sequential logic circuit</strong> is determined by <strong>both its current and past input values</strong>.</p>
<ul>
<li><p>flip-flop, register, fsm</p>
</li>
<li><p>Some systems need to store information about <strong>past behavior</strong> to know how to react to inputs</p>
</li>
<li><p>Sometimes just need to store data for later access</p>
</li>
<li><p>Logic circuits whose outputs <strong>depend at least in part on past input behavior</strong>.</p>
</li>
</ul>
<p>A circuit’s <strong>current state</strong> is the binary number that is <strong>currently stored in the circuit’s flip-flops</strong>.</p>
<p>The <strong>state</strong> of a sequential logic circuit can change, <strong>only at the triggering (active) edge of its clock signal</strong>.</p>
<h2 id="Flip-Flop"><a href="#Flip-Flop" class="headerlink" title="Flip-Flop"></a>Flip-Flop</h2><p>It has <strong>one bit</strong> of data input, <strong>one bit</strong> of data output<br>It also has a “clock” input that controls when the value carried by the input signal is stored into the flip-flop</p>
<p>The value held by a flip-flop <strong>cannot change until the clock allows it</strong>(or power is lost to the system…)</p>
<p>The flip-flop’s output is always <strong>equal to the value it is storing</strong></p>
<p><img src="/2023/09/18/ECE252学习笔记/14.png" alt>  </p>
<h3 id="Clock-signal"><a href="#Clock-signal" class="headerlink" title="Clock signal"></a>Clock signal</h3><p>A clock is a special signal that oscillates between 1and 0 at a specific frequency</p>
<p><img src="/2023/09/18/ECE252学习笔记/15.png" alt> </p>
<p>This D flip-flop updates when the clock transitions from 0 to 1(rising edge)</p>
<p>The flip-flop input is <strong>only stored at the rising clock edge(“triggering” edge)</strong></p>
<h3 id="Counter-Circuit"><a href="#Counter-Circuit" class="headerlink" title="Counter Circuit"></a>Counter Circuit</h3><p>约等于每次给自己加1</p>
<p><img src="/2023/09/18/ECE252学习笔记/23.png" alt>  </p>
<h2 id="Finite-State-Machine"><a href="#Finite-State-Machine" class="headerlink" title="Finite State Machine"></a>Finite State Machine</h2><p>Any practical sequential circuit is a Finite State Machine (FSM)</p>
<p>State: current “status” -&gt; the contents of the flip-flops</p>
<ul>
<li><p>state diagram of a Flip-Flop only 2 state</p>
</li>
<li><p>counter state diagram only 4 state</p>
</li>
</ul>
<p>Each state in an FSM is assigned <strong>a binary code</strong></p>
<ul>
<li><p>The FSM contains <strong>one flip-flop per bit</strong> of state</p>
</li>
<li><p>During operation, the code stored in the FSM’s flip-flops tells us (and the machine) which is the <strong>current state</strong>.</p>
</li>
<li><p>The next state becomes the current state when the flip-flop contents are updated</p>
</li>
</ul>
<p>The FSM’s behavior depends both upon the <strong>current state and the input(s)</strong></p>
<ul>
<li>The next state is <strong>a function of the current state and current input values</strong></li>
</ul>
<p>A state diagram describes the <strong>behavior</strong> of a state machine by showing for each state, <strong>what it should do in response to the inputs</strong>.</p>
<p>A given row of the state table lists the output value(s) it will produce for that row’s <strong>current state</strong>.</p>
<h3 id="Hardware-Design"><a href="#Hardware-Design" class="headerlink" title="Hardware Design"></a>Hardware Design</h3><p>A register is a group of flip-flops used to storemulti-bit binary values</p>
<p><img src="/2023/09/18/ECE252学习笔记/16.png" alt> </p>
<h2 id="Register-Memory"><a href="#Register-Memory" class="headerlink" title="Register Memory"></a>Register Memory</h2><h3 id="Register"><a href="#Register" class="headerlink" title="Register"></a>Register</h3><p>A register is a group of flip-flops used to <strong>store multi-bit binary values</strong></p>
<h3 id="Counter"><a href="#Counter" class="headerlink" title="Counter"></a>Counter</h3><p>Use adders and registers</p>
<p><img src="/2023/09/18/ECE252学习笔记/24.png" alt> </p>
<h3 id="Enable"><a href="#Enable" class="headerlink" title="Enable"></a>Enable</h3><p>Sometimes we want a flip-flop to “hold” its value for multiple clock cycles, regardless of its input</p>
<ul>
<li>But a flip-flop always stores the input value at the triggering edge of the clock…</li>
</ul>
<p>Solution: add logic so that we can choose to store a new value or the value already in the flip-flop</p>
<ul>
<li>Selection <strong>based on the value of a special input signal</strong> called an enable</li>
</ul>
<p><img src="/2023/09/18/ECE252学习笔记/18.png" alt></p>
<p><img src="/2023/09/18/ECE252学习笔记/19.png" alt> </p>
<p>If we want to hold a value for longer, we can add a set of <strong>multiplexers</strong> full adders AND gates to choose between an external input value and <strong>the current register value</strong>.</p>
<p>The register’s clock <strong>enable</strong> signal selects which of those values will be stored into the register at the next triggering clock edge.</p>
<h2 id="Memory"><a href="#Memory" class="headerlink" title="Memory"></a>Memory</h2><p>$M$-bits number specifies $2^M$ locations</p>
<p>Each location stores a single N-bit word</p>
<p>$N$ is the data size of the memory</p>
<p>The capacity of a memory is: $2^M * N$</p>
<p>A memory is conceptually like <strong>an array of registers</strong> </p>
<p>The <strong>capacity</strong> of a memory is equal to <strong>the total number of registers it contains</strong>.</p>
<p><strong>Only one location</strong> can be accessed at a time,either to write (store) a value or read a value</p>
<p>To access a register, we index into the array using the address for that register</p>
<p>set WE to 1 for write, WE to 1 for read</p>
<p><strong>In a memory :</strong></p>
<ul>
<li><p>$n$-bits address for $2^n$ locatioins </p>
</li>
<li><p>the number of address bits dictates <strong>the maximum number</strong> of addressable locations in the memory</p>
</li>
</ul>
<p>Address selects which register supplies data out using <strong>muxs</strong></p>
<p>Address selects which register using <strong>decoders</strong></p>
<p>The <strong>data word size</strong> (# bits per data word) of a memory dictates 1.The number of data <strong>input and data output pins</strong> that the memory must have. 2. The number of single-bit storage elements <strong>required per memory location</strong>.</p>
<p><img src="/2023/09/18/ECE252学习笔记/20.png" alt> </p>
<h3 id="Read"><a href="#Read" class="headerlink" title="Read"></a>Read</h3><p>using mux to select output location from read</p>
<p>no inputs and we</p>
<p><img src="/2023/09/18/ECE252学习笔记/21.png" alt> </p>
<h3 id="Write"><a href="#Write" class="headerlink" title="Write"></a>Write</h3><p>input data, using decoder to select address to write, we enable</p>
<p>no mux and output</p>
<p><img src="/2023/09/18/ECE252学习笔记/22.png" alt> </p>
<p>读进去mux SD1 SA1 SD2 SA2，对应的 bit也是对应</p>
<p>写入DA 地址，DD data 进入decoder</p>
<p><img src="/2023/09/18/ECE252学习笔记/51.png" alt> </p>
<h1 id="Week06"><a href="#Week06" class="headerlink" title="Week06"></a>Week06</h1><h2 id="ALU-The-Arithmetic-Logic-Unit"><a href="#ALU-The-Arithmetic-Logic-Unit" class="headerlink" title="ALU(The Arithmetic Logic Unit)"></a>ALU(The Arithmetic Logic Unit)</h2><p>A set of logic structures that <strong>perform a set of different possible computations</strong> on the inputs. </p>
<p>One or more arithmetic operations (e.g., add, subtract). </p>
<p>One or more logic operations (e.g.,AND,OR,NOT)</p>
<p>Includes a set of multiplexers that, based on a set of control signals, choose which result to send to the ALU output</p>
<p><img src="/2023/09/18/ECE252学习笔记/25.png" alt> </p>
<h2 id="The-Register-File"><a href="#The-Register-File" class="headerlink" title="The Register File"></a>The Register File</h2><p><img src="/2023/09/18/ECE252学习笔记/26.png" alt> </p>
<p>DA data address, DD data</p>
<p>A register file is asmall memory located near the ALU</p>
<p>Read from multiple locations and write toone location</p>
<p>Address inputs control which registers are accessed </p>
<p>Write enable controls whether the destinationinput is stored or not</p>
<p>In the register file, the <strong>decoder</strong> structure chooses which register is <strong>written</strong> to, and the <strong>multiplexer</strong> structures choose which registers are <strong>read from</strong>.</p>
<h2 id="The-Processing-Unit"><a href="#The-Processing-Unit" class="headerlink" title="The Processing Unit"></a>The Processing Unit</h2><p>Contains the <strong>ALU and the register file</strong></p>
<p>Control signals dictate which operation is performed on which data and where the result is stored</p>
<p><img src="/2023/09/18/ECE252学习笔记/27.png" alt> </p>
<p>A <strong>program</strong> is a <strong>sequence of instructions</strong>, each of which describes one “step” of the program</p>
<p>One computer processes one instruction at a time</p>
<h2 id="Control-Unit"><a href="#Control-Unit" class="headerlink" title="Control Unit"></a>Control Unit</h2><p>Fetches instructions one by one from memory</p>
<p>Tells each part of the computer what to do to execute each instruction</p>
<ul>
<li><p>It tells the processing unit and the memory what to do in response to each instruction</p>
</li>
<li><p>It <strong>keeps track of</strong> which instruction in the program should be fetched next</p>
</li>
</ul>
<p><img src="/2023/09/18/ECE252学习笔记/28.png" alt> </p>
<p>Contains two specialregisters:</p>
<p><strong>Program Counter (PC):</strong> contains the address of <strong>the next instruction</strong></p>
<p><strong>Instruction Register (IR):</strong> contains the <strong>current instruction</strong></p>
<p><img src="/2023/09/18/ECE252学习笔记/29.png" alt> </p>
<h2 id="von-Neumann-Compute-Model"><a href="#von-Neumann-Compute-Model" class="headerlink" title="von Neumann Compute Model"></a>von Neumann Compute Model</h2><p>In the von Neumann compute model, <strong>instructions and data</strong> are stored in <strong>memory</strong></p>
<p>Another key feature of the von Neumann model is the fact that <strong>instructions are executed one at a time</strong></p>
<p>In a computer, an instruction consists of two parts, the <strong>opcode</strong>, which specifies <strong>what the instruction does</strong>, and the <strong>operand(s)</strong>, which specify <strong>the data it operates on</strong>.</p>
<p>Instructions are encoded as binary values and stored in the computer’s <strong>memory</strong></p>
<p><img src="/2023/09/18/ECE252学习笔记/30.png" alt> </p>
<h2 id="Instructions"><a href="#Instructions" class="headerlink" title="Instructions"></a>Instructions</h2><p>Instructions are divided up into <strong>fields</strong> (groups ofbits), each providing into about the instruction. </p>
<p><strong>A program</strong> is a sequence of <strong>instructions</strong></p>
<p>The fields and their sizes are also dictated by the ISA </p>
<p><strong>Opcode:</strong> indicates the operation type (ADD, JMP, etc).</p>
<p>Other bits indicate operands and other information</p>
<p>Instructions <strong>from other ISAs</strong> will look different· Different number of bits, different fields, etc.</p>
<p>In a stored-program computer, the instructions that make up a program are stored in memory. This means that</p>
<p>By storing different sequences of instructions in memory, we can make the computer do different things.</p>
<p><img src="/2023/09/18/ECE252学习笔记/31.png" alt> </p>
<p>Five fields: opcode, destination register, source register 1, mode, source register 2<br>Each field represents <strong>a separate piece of information</strong> about the instruction</p>
<h3 id="Operate-Instructions"><a href="#Operate-Instructions" class="headerlink" title="Operate Instructions"></a>Operate Instructions</h3><p>Use the <strong>ALU</strong> to perform a computation<br>Operands include value(s) in register file and possibly a constant encoded in the instruction</p>
<p>ex : R3 &lt;- R4 +R7</p>
<p>R0 &lt;- R0 +1</p>
<h3 id="Data-Movement-Instructions"><a href="#Data-Movement-Instructions" class="headerlink" title="Data Movement Instructions"></a>Data Movement Instructions</h3><p>Copy data between the memory and register file</p>
<p>Allows processing of more data than can fit in theregister file (which is often relatively small)</p>
<ul>
<li><p>Load - copy from <strong>memory</strong> to the <strong>register file</strong></p>
</li>
<li><p>Store - copy from the <strong>register file</strong> to <strong>memory</strong></p>
</li>
</ul>
<p>ex: R1 &lt;- mem[R5 + 2] : read from memory using an address 2 greater than contents of R5,and put the result into R1</p>
<h3 id="Control-Instructions"><a href="#Control-Instructions" class="headerlink" title="Control Instructions"></a>Control Instructions</h3><p>Change the sequence of execution by changing the value in the Program Counter (PC)</p>
<ul>
<li><p>Loops: need to execute instructions more than once</p>
</li>
<li><p>If/else conditions: need to skip certain instructions. </p>
</li>
<li><p>Subroutines (similar to functions or methods in C/Java)</p>
</li>
</ul>
<p>ex : PC &lt;- R6 : overwrite the PC with the value in register R6</p>
<h2 id="Instructions-Cycle"><a href="#Instructions-Cycle" class="headerlink" title="Instructions Cycle"></a>Instructions Cycle</h2><p>Describe the different <strong>phases</strong> of execution of <strong>each instruction</strong><br>Not all phases required for every type of instruction</p>
<p>Repeat <strong>forever</strong><br>The control unit performs different tasksin each phase</p>
<p>It is a fsm</p>
<p><img src="/2023/09/18/ECE252学习笔记/32.png" alt> </p>
<p><strong>Fetch:</strong> The next instruction is <strong>read from memory</strong></p>
<p><strong>Decode:</strong> The control unit <strong>determines</strong> what the components of the <strong>processor should do</strong> based on the value in the instruction register (IR)</p>
<p><strong>Evaluate Address:</strong> If a memory operation is needed, <strong>the address for it is calculated</strong></p>
<p><strong>Fetch Operands:</strong> One or more <strong>operands that are needed</strong> for an operation described by the instruction are read from memory or from the register file</p>
<p><strong>Execute:</strong> <strong>Performs</strong> the “work” described by the instruction</p>
<p><strong>Store Result:</strong> <strong>The result of the operation is written</strong> to the destination register indicated by the instruction</p>
<h3 id="Fetch"><a href="#Fetch" class="headerlink" title="Fetch"></a>Fetch</h3><ul>
<li><strong>Read</strong> an instruction from memory</li>
</ul>
<p>Address of the instruction contained in the PC</p>
<ul>
<li><strong>Put value read</strong> from memory into the <strong>IR</strong></li>
</ul>
<p>The binary value that represents the instruction</p>
<ul>
<li><strong>Increment the PC</strong> to”point” to the next instruction in memory(the next memory address)</li>
</ul>
<h3 id="Decode"><a href="#Decode" class="headerlink" title="Decode"></a>Decode</h3><p>Determine what the instruction says the processor should do</p>
<p>The instruction type is indicated <strong>by the opcode</strong></p>
<p><strong>Identify operands</strong> for the instruction based on the bit values in the<br>instruction’s fields</p>
<p>FETCH and DECODE are needed for all</p>
<h3 id="Operate"><a href="#Operate" class="headerlink" title="Operate"></a>Operate</h3><p><strong>fetch operands, execute, store result</strong> </p>
<p>Get the operands</p>
<ul>
<li><p>Read from register file using source reg. address(es) encoded in the instruction</p>
</li>
<li><p>If instruction uses a constant, extract its value from the instruction</p>
</li>
</ul>
<p>Perform the <strong>ALU</strong> operation</p>
<p><strong>Write to the register file</strong>. </p>
<ul>
<li><p>Use destination reg. address encoded in instruction</p>
</li>
<li><p>Use data produced by ALU</p>
</li>
</ul>
<h3 id="Data-Move-Load"><a href="#Data-Move-Load" class="headerlink" title="Data Move (Load)"></a>Data Move (Load)</h3><p><strong>evaluate address, fetch operands, store result</strong></p>
<p>Calculate the memory address that will be used to read from memory.</p>
<ul>
<li>May involve register read and/or extracting a constan</li>
</ul>
<p>Read from memory</p>
<ul>
<li>Use address calculated in EVALUATE ADDRESS phase</li>
</ul>
<p>Write to the register file. </p>
<ul>
<li><p>Use destination reg. address encoded in the instruction </p>
</li>
<li><p>Use data value returnedfrom memory</p>
</li>
</ul>
<h3 id="Data-Move-Store"><a href="#Data-Move-Store" class="headerlink" title="Data Move (Store)"></a>Data Move (Store)</h3><p><strong>evaluate address, fetch operands, execute</strong></p>
<p>Calculate the memory address that will be used to write to memory</p>
<ul>
<li>May involve register read and/or extracting a constant </li>
</ul>
<p>Read from the register file. </p>
<ul>
<li>Use source register address encoded in the instruction</li>
</ul>
<p>Write to memory</p>
<ul>
<li><p>Use address calculated in EVALUATE ADDRESS phase. </p>
</li>
<li><p>Use data value that was read from the register file</p>
</li>
</ul>
<h3 id="Control"><a href="#Control" class="headerlink" title="Control"></a>Control</h3><p><strong>evaluate address, execute</strong></p>
<p><strong>Calculate the memory address</strong> that will be written to the PC</p>
<ul>
<li><p>This is the address of the next instruction that will be executed</p>
</li>
<li><p>May involve register readand/or extracting a constant</p>
</li>
</ul>
<p>Determine if the PC shouldbe updated (if conditionalbranch), and if so do it.  </p>
<ul>
<li>Update if the condition is met or is unconditional jump</li>
</ul>
<h1 id="Week07"><a href="#Week07" class="headerlink" title="Week07"></a>Week07</h1><h2 id="LC-3-Overview"><a href="#LC-3-Overview" class="headerlink" title="LC-3 Overview"></a>LC-3 Overview</h2><p>Instructions are <strong>16 bits wide</strong>, divided into several fields of information</p>
<ul>
<li><p>Bits 15 through 12 are the 4-bit opcode</p>
</li>
<li><p>The opcode for the current instruction is in IR[15:12]</p>
</li>
<li><p>Remaining bits are divided up into various other fields(the exact set of fields depends in part on the opcode)</p>
</li>
</ul>
<h3 id="Processing-Unit"><a href="#Processing-Unit" class="headerlink" title="Processing Unit"></a>Processing Unit</h3><p><strong>Eight general-purpose registers</strong> in the register file</p>
<ul>
<li><p>Referenced using a 3-bit register address</p>
</li>
<li><p>LC-3 assembly language:</p>
</li>
<li><p>R3 is register w/address 011</p>
</li>
<li><p><strong>Data word size is 16 bits</strong></p>
</li>
</ul>
<p>Constant (immediate) values encoded into instructions are 2’s-complement format</p>
<ul>
<li>sign-extended to 16 bits before processing</li>
</ul>
<p><img src="/2023/09/18/ECE252学习笔记/33.png" alt> </p>
<h3 id="Control-Unit-1"><a href="#Control-Unit-1" class="headerlink" title="Control Unit"></a>Control Unit</h3><p>Control Unit coordinates and controls processor resources to execute a program</p>
<p><img src="/2023/09/18/ECE252学习笔记/33.png" alt> </p>
<h4 id="Fetch-1"><a href="#Fetch-1" class="headerlink" title="Fetch"></a>Fetch</h4><p>Read from memory using <strong>PC</strong> as address<br>Place value read from memory (the next instruction that will be executed) into the IR<br>Increment the <strong>PC</strong></p>
<p><img src="/2023/09/18/ECE252学习笔记/34.png" alt> </p>
<h4 id="Control-Signal"><a href="#Control-Signal" class="headerlink" title="Control Signal"></a>Control Signal</h4><p>Finite State Machine and instruction decode logic generates signals to control other resources<br>Affected by the binary instruction in the <strong>IR</strong></p>
<p>If current instruction is a conditional Control instructional output is also affected by condition codes (CCS)</p>
<ul>
<li>Change the PC only if the condition(s) indicated in the current instruction is/are true</li>
</ul>
<p><img src="/2023/09/18/ECE252学习笔记/35.png" alt> </p>
<p>Condition codes (CCs) are stored in a special register</p>
<p>Indicate information about the most recent result in the Processing Unit<br><strong>Negative, Zero, or Positive</strong></p>
<p>Three 1-bit flags; <strong>exactly one of these equals 1</strong> at any time!</p>
<p>Control Unit causes CCs to update as part of executing some instruction types </p>
<ul>
<li><p>Operate instructions</p>
</li>
<li><p>Load instructions</p>
</li>
</ul>
<h4 id="Memory-Address-Calculation"><a href="#Memory-Address-Calculation" class="headerlink" title="Memory Address Calculation"></a>Memory Address Calculation</h4><p>Other logic calculates memory addresses.</p>
<p>Addresses used for Data Movement (loads/stores)</p>
<p>New PC value for Control instructions</p>
<ul>
<li>Remember - the PC holds a memory address…. </li>
<li>These calculations are specified by the ISA</li>
</ul>
<p>The address calculation method depends on th<strong>e memory addressing mode</strong> of the instruction</p>
<ul>
<li><p>Add an offset to a value from the register file</p>
</li>
<li><p>Add one of two possible offsets to the PC</p>
</li>
</ul>
<p>Offset values are decoded from the instruction</p>
<p><img src="/2023/09/18/ECE252学习笔记/36.png" alt> </p>
<h3 id="Memory-1"><a href="#Memory-1" class="headerlink" title="Memory"></a>Memory</h3><p>Holds both instructions and program data</p>
<ul>
<li>Memory’s DOUT (data out) output goes to both the IR in the Control Unit and to the Processing Unit</li>
</ul>
<p>Only Data Movement store instructions write to memory<br>  Memory’s DIN(data in) input comes from the Register File</p>
<p>16-bit memory addresses(range: 0x0000-0xFFFF)</p>
<p>16-bit memory data word size</p>
<ul>
<li>Same as size of instruction and register data word size</li>
</ul>
<h2 id="Operate-Instruction"><a href="#Operate-Instruction" class="headerlink" title="Operate Instruction"></a>Operate Instruction</h2><p>Perform computations using the <strong>Processing Unit</strong></p>
<p>At least one source operand is read from the register file</p>
<p>May have $2^{nd}$ operand </p>
<p>Another register value</p>
<p>A constant encoded into the instruction itself</p>
<p>Performs an <strong>ALU operation</strong></p>
<p>Writes the result back to the destination register in the register file</p>
<p>Sets/clears condition codes based on the result</p>
<h3 id="NOT"><a href="#NOT" class="headerlink" title="NOT"></a>NOT</h3><p>R register A address D data </p>
<p>D写入目标 S输入</p>
<p><img src="/2023/09/18/ECE252学习笔记/37.png" alt></p>
<h3 id="ADD"><a href="#ADD" class="headerlink" title="ADD"></a>ADD</h3><p><img src="/2023/09/18/ECE252学习笔记/38.png" alt></p>
<h3 id="ADD-Immediate"><a href="#ADD-Immediate" class="headerlink" title="ADD Immediate"></a>ADD Immediate</h3><p><img src="/2023/09/18/ECE252学习笔记/39.png" alt></p>
<h3 id="AND"><a href="#AND" class="headerlink" title="AND"></a>AND</h3><p><img src="/2023/09/18/ECE252学习笔记/40.png" alt></p>
<h3 id="AND-Immediate"><a href="#AND-Immediate" class="headerlink" title="AND Immediate"></a>AND Immediate</h3><p><img src="/2023/09/18/ECE252学习笔记/41.png" alt></p>
<p>The 5-bit <strong>imm5</strong> value (which comes from <strong>IR[4:0]</strong>) is <strong>sign-extended</strong> before being sent to the ALU.</p>
<p>How does the <strong>value</strong> of the <strong>SEXT</strong> logic’s output relate to the <strong>value</strong> of its input?</p>
<p>The output value is equal to the input value, but expressed with a different number of bits.</p>
<h2 id="Simple-Assembly-Programming"><a href="#Simple-Assembly-Programming" class="headerlink" title="Simple Assembly Programming"></a>Simple Assembly Programming</h2><p>Most people do not want to program in binary machine language…<br>Assembly language is close to machine language (still specify each instruction), but it has several features that make it easier to use</p>
<ul>
<li>Opcode mnemonics, comments, labels, symbols, etc…</li>
</ul>
<p>The assembler translates assembly language programs into machine language that can be executed by the processor</p>
<ul>
<li>Performs low-level computations for the programmer. </li>
<li>Creates an object file containing binary program instructions and other information</li>
</ul>
<p>.ORIG started memory address</p>
<p>.END end of program</p>
<h3 id="Initialization"><a href="#Initialization" class="headerlink" title="Initialization"></a>Initialization</h3><p>赋值$R1$为$x$，Only works for values in range [-16,15] because the immediate is a sign-extended 5-bit number (<code>imm5</code>)</p>
<pre class="line-numbers language-assembly"><code class="language-assembly">AND R1, R1, #X
<span aria-hidden="true" class="line-numbers-rows"><span></span></span></code></pre>
<h3 id="Register-Copy"><a href="#Register-Copy" class="headerlink" title="Register Copy"></a>Register Copy</h3><pre class="line-numbers language-assembly"><code class="language-assembly">ADD R1, R2, #0 ;R1 <- r2 and r1, r2, #-1 ; 0xffff <span aria-hidden="true" class="line-numbers-rows"><span></span><span></span><span></span></-></code></pre>
<h3 id="Increment-or-Decrement"><a href="#Increment-or-Decrement" class="headerlink" title="Increment or Decrement"></a>Increment or Decrement</h3><p>The ‘#’ symbol indicates that the number is given in decimal; ‘x’ indicates hex, ‘b’ indicates binary. Can represent 1210 as #12, xC, or b1100<br>If you want to use the minus sign, use decimal</p>
<pre class="line-numbers language-assembly"><code class="language-assembly">ADD R7, R7, #1 ; R7=R7+1
ADD R6, R6, #-1 ; R6=R6-1
<span aria-hidden="true" class="line-numbers-rows"><span></span><span></span></span></code></pre>
<h3 id="Negation-and-Subtraction"><a href="#Negation-and-Subtraction" class="headerlink" title="Negation and Subtraction"></a>Negation and Subtraction</h3><pre class="line-numbers language-assembly"><code class="language-assembly">NOT R6, R6
ADD R6, R6, #1  ;negate R6

NOT R0, R4
ADD R0, R0, #1 R0 <- -r4 add r0, r3 ; r0 <- r3-r4 <span aria-hidden="true" class="line-numbers-rows"><span></span><span></span><span></span><span></span><span></span><span></span></-></code></pre>
<h3 id="Masking"><a href="#Masking" class="headerlink" title="Masking"></a>Masking</h3><p>determine if a number is odd or even</p>
<pre class="line-numbers language-assembly"><code class="language-assembly">AND R5, R5, #1 ; 1 means odd, 0 means even
<span aria-hidden="true" class="line-numbers-rows"><span></span></span></code></pre>
<pre class="line-numbers language-assembly"><code class="language-assembly"># R2 <- 1 2*r0-r1 add r0, r0 not r1, r1 r2, <span aria-hidden="true" class="line-numbers-rows"><span></span><span></span><span></span><span></span><span></span></-></code></pre>
<h1 id="Week08"><a href="#Week08" class="headerlink" title="Week08"></a>Week08</h1><h2 id="Basic-Data-Movement"><a href="#Basic-Data-Movement" class="headerlink" title="Basic Data Movement"></a>Basic Data Movement</h2><p>Similar to a variable in high-level languages</p>
<p>Assembler directives reserve space in memory and give them names that we can use to refer to addresses in our <strong>assembly-language program</strong>. </p>
<ul>
<li>The assembler converts these labels to the addresses the <strong>processor</strong> needs (…actually, a way to calculate them…)</li>
</ul>
<p>The purpose of a <strong>load</strong> instruction is to copy a data word from memory to the register file. From the processor’s point of view, it loads a value from memory.</p>
<p>To execute a load or store instruction, the processor must calculate the memory address of the location to be accessed, which is called the <strong>effective address.</strong></p>
<p>The method by which the address is calculated for a specific instruction is referred to as the <strong>addressing mode.</strong></p>
<h3 id="LD-function"><a href="#LD-function" class="headerlink" title="LD function"></a>LD function</h3><p>A <strong>load</strong> instruction copies a value from a <strong>memory</strong> location to a <strong>register</strong><br><code>LD R0，NUM</code><br>copy whatever is in the memory location named NUM to register R0</p>
<pre class="line-numbers language-assembly"><code class="language-assembly">LD DR, label ; Load from mem(PC-relative)
<span aria-hidden="true" class="line-numbers-rows"><span></span></span></code></pre>
<p>$DR &lt;- mem[PC^+ + SEXT(PCoffset9)], setcc()$</p>
<p><img src="/2023/09/18/ECE252学习笔记/42.png" alt></p>
<p><img src="/2023/09/18/ECE252学习笔记/44.png" alt></p>
<h3 id="ST-function"><a href="#ST-function" class="headerlink" title="ST function"></a>ST function</h3><p>A <strong>store</strong> instruction copies a value from a <strong>register</strong> to a <strong>memory</strong> location<br><code>ST R6，NUM</code><br>copy whatever is in register R6 to the memory location named NUM</p>
<pre class="line-numbers language-assembly"><code class="language-assembly">ST SR, label ; Store to men(PC-relative)
<span aria-hidden="true" class="line-numbers-rows"><span></span></span></code></pre>
<p>$mem[PC^+ + SEXT(PCoffset9)] &lt;- SR$</p>
<p><img src="/2023/09/18/ECE252学习笔记/43.png" alt></p>
<p><img src="/2023/09/18/ECE252学习笔记/45.png" alt></p>
<p>Idea: instead of encoding the actual address, encode how far away it is from where the Program Counter is pointing</p>
<ul>
<li>This is called a <strong>PC-Relative addressing mode</strong></li>
</ul>
<p>$PC^+$ used here to mean “already-incremented PC”</p>
<p>These instructions are used for accessing memory “near” the current PC value</p>
<ul>
<li>9-bit 2’s-complement offset means the address must be within [-256,+255] of the already-incremented PC</li>
</ul>
<h2 id="More-Data-Movement"><a href="#More-Data-Movement" class="headerlink" title="More Data Movement"></a>More Data Movement</h2><p>LDR and STR use <strong>Base+Offset</strong> addressing. </p>
<p>The <strong>base register</strong> acts as a “pointer”into memory. </p>
<p>The signed <strong>offset</strong> indicates how far away the effective address is from where the base register is pointing</p>
<h3 id="LDR-function"><a href="#LDR-function" class="headerlink" title="LDR function"></a>LDR function</h3><p><code>LDR R5, R1, #2</code></p>
<p>read whatever is in memory two steps past the address in R1, and copy it to register R5</p>
<pre class="line-numbers language-assembly"><code class="language-assembly">LDR DR, BaseR, offset6 ; Load from men (base+offset)
<span aria-hidden="true" class="line-numbers-rows"><span></span></span></code></pre>
<p>$DR &lt;- mem[BaseR + SEXT(offset6)], setcc()$</p>
<p><img src="/2023/09/18/ECE252学习笔记/47.png" alt></p>
<h3 id="STR-function"><a href="#STR-function" class="headerlink" title="STR function"></a>STR function</h3><p><code>SRT R5, R1, #2</code></p>
<p>copy whatever is in register R5 to memory two steps past the address in R1</p>
<pre class="line-numbers language-assembly"><code class="language-assembly">STR ST, BaseR, offset6 ; Store to men (base+offset)
<span aria-hidden="true" class="line-numbers-rows"><span></span></span></code></pre>
<p>$men[BaseR + SEXT(offset)] &lt;- SR$</p>
<p><img src="/2023/09/18/ECE252学习笔记/48.png" alt></p>
<h3 id="LEA-function"><a href="#LEA-function" class="headerlink" title="LEA function"></a>LEA function</h3><p>LDR and STR are only useful if we first put a useful address into a register!</p>
<p>LEA copies a <strong>label’s address</strong> to a register</p>
<p>“Load Effective Address”</p>
<ul>
<li>The effective address for LEA is calculated exactly the same way as it is for LD and ST <strong>(PC-Relative)</strong></li>
</ul>
<pre class="line-numbers language-assembly"><code class="language-assembly">LEA DE, label ; Put label address into reg
<span aria-hidden="true" class="line-numbers-rows"><span></span></span></code></pre>
<p>$DR &lt;- PC^+ + SEXT(PCoffset9), setcc()$</p>
<p><code>LEA R1, ARRAY</code></p>
<p><img src="/2023/09/18/ECE252学习笔记/46.png" alt></p>
<h2 id="Memory-Indirect"><a href="#Memory-Indirect" class="headerlink" title="Memory Indirect"></a>Memory Indirect</h2><p>LD and ST allow us to access labelled memorylocations “near” the instructions</p>
<pre><code>- The distance is limited by the size of the PC offset field
</code></pre><p>  LDR and STR are more flexible…</p>
<p>Can access locations around a “nearby” label. </p>
<pre><code>- Use LEA to get a label address into the base register
- Then use LDR/STR to access locations at/near base address
</code></pre><p>Can access any address</p>
<pre><code>  - Use a .FILL directive to create a location holding an address
  - Use LD to load the address from memory
</code></pre><p>Then use LDR/STR to access locations at/near base address</p>
<h3 id="LDI-function"><a href="#LDI-function" class="headerlink" title="LDI function"></a>LDI function</h3><p>read from the location labeled ADDR_R to get the effective address for a load that copies from memory to register R4</p>
<p>Load using Memory Indirect</p>
<pre class="line-numbers language-assembly"><code class="language-assembly">LD R1, ADDR_R
LDR R4, R1, #0
LDI R4, ADDR_R
<span aria-hidden="true" class="line-numbers-rows"><span></span><span></span><span></span></span></code></pre>
<p><img src="/2023/09/18/ECE252学习笔记/49.png" alt></p>
<h3 id="STI-function"><a href="#STI-function" class="headerlink" title="STI function"></a>STI function</h3><p>read from the location labeled ADDR_w to get the effective address for a store that copies from register R4 to memory</p>
<p>Store using Memory Indirect</p>
<pre class="line-numbers language-assembly"><code class="language-assembly">LD R2, ADDR_W
STR R4, R2, #0
STI R4, ADDR_W
<span aria-hidden="true" class="line-numbers-rows"><span></span><span></span><span></span></span></code></pre>
<p><img src="/2023/09/18/ECE252学习笔记/50.png" alt></p>
<h1 id="Week09"><a href="#Week09" class="headerlink" title="Week09"></a>Week09</h1><h2 id="Flow-Chart"><a href="#Flow-Chart" class="headerlink" title="Flow Chart"></a>Flow Chart</h2><p>Flowcharts graphically represent programs during their design</p>
<ul>
<li>Writing code for a flowchart is the easy part!</li>
</ul>
<p>Systematic Decomposition</p>
<p>Break down complex problems into a set of easier-to-handle tasks</p>
<p>Replace each task with set of smaller tasks and condition tests until each step is easy</p>
<p><img src="/2023/09/18/ECE252学习笔记/52.png" alt></p>
<h3 id="Changing-the-Flow"><a href="#Changing-the-Flow" class="headerlink" title="Changing the Flow"></a>Changing the Flow</h3><p>The next instruction to execute does not have to be in the next location in memory</p>
<p><strong>Branch</strong> instructions allow the program to change the value in the PC</p>
<ul>
<li><strong>Unconditional branch</strong>: always updates the PC. </li>
<li><strong>Conditional branch</strong>: only updates the PC(is taken) if some specified condition is true</li>
<li>If the condition is false, the branch is not taken, and the next<br>instruction to execute will be the one at the memory location just after the conditional branch instruction</li>
<li>The new PC value is called the <strong>branch target</strong></li>
</ul>
<h2 id="BR-Instruction"><a href="#BR-Instruction" class="headerlink" title="BR Instruction"></a>BR Instruction</h2><p>Calculate the branch target by <strong>adding the sign-extended offset</strong> to <strong>the already-incremented PC</strong></p>
<p>Compare conditions indicated in the instruction with <strong>the current NZP condition code</strong> values. </p>
<p>If any match, then update the PC with the calculated branch target</p>
<p>If none match, do not modify the PC</p>
<p>Note: even if the BR does not modify the PC, the PC was incremented when the BR was fetched</p>
<pre class="line-numbers language-assembly"><code class="language-assembly">BRx label
; Conditional branch to label, x is condition
<span aria-hidden="true" class="line-numbers-rows"><span></span><span></span></span></code></pre>
<p>$PC &lt;- PC^+ + SEXT(PCoffset9)$</p>
<p><img src="/2023/09/18/ECE252学习笔记/53.png" alt></p>
<p>值得注意的是PC是已经incremented的所以指向BR的下一行，offset也是从下一行开始算要加多少行</p>
<p>z =0, zp &gt;= 0, np !=0, nzp= uncnditionally</p>
<p>看的时候只要NZP这三个框有一任意在指令里的是1就行，例如指令是zp，control是NZP 001 符合</p>
<h2 id="JMP"><a href="#JMP" class="headerlink" title="JMP"></a>JMP</h2><p>The distance of a BRanch target is limited by the range of offsets encoded in the instruction</p>
<ul>
<li>9-bit offset,range [-256,255] from incremented PC</li>
<li>If target code is at an address further away in memory,need to use a different instruction…</li>
</ul>
<p>JMP is an <strong>unconditional jump</strong> instruction that updates the PC with the value in a register</p>
<pre class="line-numbers language-assembly"><code class="language-assembly">JMP BaseR ; Jump to address in register
<span aria-hidden="true" class="line-numbers-rows"><span></span></span></code></pre>
<p>$PC &lt;- BaseR$</p>
<p>Read value from source register </p>
<p>Write the source register value to the PC</p>
<h2 id="Masking-1"><a href="#Masking-1" class="headerlink" title="Masking"></a>Masking</h2><p>bit从0开始</p>
<p>检查第n位是0，倒着来最低位都是0，第n位是1，$2^{n}$，BRz</p>
<p>检查第n位是1，倒着来最低位都是0，第n位是1，$2^{n}$ ，BRp</p>
<p>检查后几位 011001, 写了n位就是n个1，$2^{n}-1$, <code>ADD R0, R0, #(1-2^n)</code> , BRz</p>
<h1 id="Week10"><a href="#Week10" class="headerlink" title="Week10"></a>Week10</h1><h2 id="Assembly-Language"><a href="#Assembly-Language" class="headerlink" title="Assembly Language"></a>Assembly Language</h2><p>Low-level language</p>
<ul>
<li><p>One-to-one correspondence between assembly language instructions and machine instructions</p>
</li>
<li><p>As in all languages, you have to use correct grammar!</p>
</li>
</ul>
<p><strong>Advantages over machine language</strong></p>
<ul>
<li><strong>Mnemonics</strong> instead of numeric opcodes: <strong>A short sequence of letters</strong> that has the same underlying meaning <strong>as a specific opcode value</strong>, but also hints at what the instruction does.</li>
<li>Symbolic names instead of numeric addresses </li>
<li>Encoding of instructions Offsets, immediate values</li>
</ul>
<p>lables store in symbol table</p>
<p>.ORIG and .END is <strong>assembler directives</strong></p>
<p>.BLKW .FILL .STRINGZ is <strong>memory allocation directives</strong></p>
<h2 id="Running-a-Program"><a href="#Running-a-Program" class="headerlink" title="Running a Program"></a>Running a Program</h2><p>Assemble the source code</p>
<ul>
<li>Produce a program image (code and initialized data)</li>
</ul>
<p>Load the program into the memory</p>
<ul>
<li>A real processor includes special hardware to write the assembled program binary into memory</li>
<li>In a simulator, the binary program file is read and copied into the simulator’s model of the memory</li>
</ul>
<p>Execute the program</p>
<ul>
<li>Often want to go through a program one instruction ata time, or run to a certain instruction and pause</li>
<li>Simulators and hardware debug tools both provide this capability</li>
</ul>
<h3 id="Debugging"><a href="#Debugging" class="headerlink" title="Debugging"></a>Debugging</h3><p>Debuggers usually provide two types of single-step execution that you can use:</p>
<ul>
<li><p>Step into: executes one instruction and then pauses</p>
</li>
<li><p>Step over: like step into, but if the instruction is a subroutine call, <strong>executes the entire subroutine</strong>( including any subroutines it calls) before pausing</p>
</li>
</ul>
<p>Breakpoints are another important tool that let you run the program up to a certain instruction. </p>
<ul>
<li>You can then check the register and memory values when execution reaches that point, and if needed, single-step from there</li>
</ul>
<h2 id="Memory-Allocation"><a href="#Memory-Allocation" class="headerlink" title="Memory Allocation"></a>Memory Allocation</h2><p>Allocate: reserve space in memory</p>
<ul>
<li>No other variable or code will be placed there</li>
</ul>
<p>Initialize: set the value in a memory location when program is loaded</p>
<ul>
<li>In other words, before the program executes</li>
</ul>
<h3 id="FILL-value"><a href="#FILL-value" class="headerlink" title=" .FILL value"></a><lable> .FILL value</lable></h3><p>Allocates <strong>one word of memory</strong>, <strong>initialized to the indicated value</strong> when the program is loaded</p>
<ul>
<li>The value in that location may be changed later by executing a store instruction</li>
<li>Optional label can be used to refer to that location</li>
</ul>
<h3 id="BLKW-count"><a href="#BLKW-count" class="headerlink" title=" .BLKW count"></a><lable> .BLKW count</lable></h3><p>Allocates <strong>count words of memory</strong></p>
<p><strong>BLKW = “BLocK of Words”</strong></p>
<p>The allocated memory <strong>locations are not initialized</strong>. </p>
<p>They may happen to be 0… or they may not…</p>
<h3 id="STRINGZ-“string”"><a href="#STRINGZ-“string”" class="headerlink" title=" .STRINGZ “string”"></a><label> .STRINGZ “string”</label></h3><p>Allocates and initializes memory to hold a null-terminated character string</p>
<ul>
<li><strong>One word per character</strong>, where each character is represented by its <strong>ASCII code</strong></li>
<li><strong>Last location holds the value 0 to indicate end of string.</strong> <ul>
<li>This is the ‘z’ in STRINGZ </li>
<li>Also called the “null terminator”</li>
</ul>
</li>
</ul>
<p>Total allocated words = number of characters plus 1</p>
<h1 id="Week11"><a href="#Week11" class="headerlink" title="Week11"></a>Week11</h1><h2 id="Subroutines"><a href="#Subroutines" class="headerlink" title="Subroutines"></a>Subroutines</h2><p>Subroutines are well-defined software modules that are written to perform a specific task</p>
<ul>
<li>Functions and methods in high-level languages are implemented using subroutines</li>
</ul>
<p>To use a subroutine, a program calls the subroutine</p>
<ul>
<li>The processor executes the subroutine code</li>
<li>When the subroutine code is finished, the processor returns to the next instruction after the one that called the subroutine</li>
</ul>
<p>A program can call a subroutine multiple times. Subroutines can also call other subroutines</p>
<p>More abstract approach to programming by <strong>encapsulating lower-level tasks</strong></p>
<ul>
<li>Code calling the subroutine does not need to know the details of how the subroutine code actually works</li>
</ul>
<p>Write <strong>modular</strong> code to simplify testing and increase possibilities for software reuse</p>
<ul>
<li>Testing a small subroutine is much simpler than testing an entire program</li>
</ul>
<h2 id="JSR"><a href="#JSR" class="headerlink" title="JSR"></a>JSR</h2><p>R7 &lt;- already-incremented PC</p>
<p>PC &lt;- address of label</p>
<p>If a subroutine calls another subroutine (or otherwise modifies R7), it MUST save a copy of R7 to memory before calling the subroutine, and then restore R7 before its RET instruction</p>
<h2 id="Parameter-Passing"><a href="#Parameter-Passing" class="headerlink" title="Parameter Passing"></a>Parameter Passing</h2><p>Many subroutines require information from the caller to perform their task, and may need to return one or more results to the caller</p>
<ul>
<li>Commonly called parameters</li>
</ul>
<p>Parameters can be passed to and from the subroutine in a variety of ways</p>
<ul>
<li>In registers</li>
<li>In specific memory locations.</li>
<li>On the stack</li>
<li>A special data structure implemented in most processors</li>
</ul>
<p>Pass-By-Value: value store in the register</p>
<p>Pass-By-Reference: address store in the register</p>
<h2 id="Caller-save-amp-Callee-save"><a href="#Caller-save-amp-Callee-save" class="headerlink" title="Caller-save &amp; Callee-save"></a>Caller-save &amp; Callee-save</h2><p><strong>Caller-save</strong>: the caller code is responsible for <strong>saving/restoring</strong> any needed register values. </p>
<ul>
<li>Store the values in those registers to memory before calling the subroutine</li>
<li>Re-load the saved values after the subroutine returns</li>
</ul>
<p>在调用子函数之前存好register</p>
<p><strong>Callee-save</strong>: the subroutine is responsible for <strong>saving/restoring</strong> any modified register values.</p>
<ul>
<li>Subroutine must appear to not modify registers. </li>
<li>…..except for those used to hold results</li>
<li>….and the register that holds the return address (R7)!</li>
</ul>
<p>Referred to as <strong>context save and restore</strong></p>
<p><strong>Disadvantage:</strong><br>. The subroutine may unnecessarily save/restore registers that the caller is not using</p>
<p><strong>Advantages:</strong><br>. Only a single copy of the register save/restore code is present,regardless of how many times the subroutine is called<br>· Callers can freely use subroutines, knowing that the subroutine will not corrupt any registers</p>
<p><strong>Callee-save is normally used (with one exception)</strong>. A caller must save R7 before calling a subroutine,since that call will overwrite the value in R7</p>
<h1 id="Week13"><a href="#Week13" class="headerlink" title="Week13"></a>Week13</h1><h2 id="I-O-concept"><a href="#I-O-concept" class="headerlink" title="I/O concept"></a>I/O concept</h2><p><strong>General-purpose I/O (GPIO) pins</strong></p>
<ul>
<li><p>The most basic form of output is a pin that the processor can set to 1 or 0 (voltage levels). Turn a light ON or OFF</p>
</li>
<li><p>The most basic form of input is a pin that the processor can be read to determine its voltage level (1 or 0)</p>
</li>
<li>Check if a button is pressed or not</li>
</ul>
<p><strong>Analog-to-digital converter</strong> ( input device)</p>
<ul>
<li>Sample an analog signal and represent it as binary data</li>
</ul>
<p><strong>Digital-to-analog converter</strong> (output device)</p>
<ul>
<li>Convert digital (binary) data into an analog signal</li>
</ul>
<p><strong>Complex I/O Devices</strong></p>
<p>Most devices operate as both input and output</p>
<ul>
<li>Network interface</li>
<li>Bluetooth radio</li>
<li>USB interface</li>
<li>Hard drive</li>
</ul>
<h2 id="I-O-Synchronization"><a href="#I-O-Synchronization" class="headerlink" title="I/O Synchronization"></a>I/O Synchronization</h2><p>Processors run at a rate controlled by the clock </p>
<p>But, most I/O activity occurs at unpredictable times unrelated to the processor clock</p>
<ul>
<li>Example: Someone typing on a keyboard </li>
</ul>
<p>This is asynchronous I/O</p>
<ul>
<li><strong>Asynchronous means “not related to the clock”</strong></li>
</ul>
<p>For the processor to operate with asynchronous I/O devices, there must be a way for the processor to check if the device needs service</p>
<h3 id="Unconditional-Conditional"><a href="#Unconditional-Conditional" class="headerlink" title="Unconditional / Conditional"></a>Unconditional / Conditional</h3><p>Some simple I/O devices are always ready to accept or supply new data</p>
<p>For most I/O devices, we <strong>need to check if they are ready before transferring data</strong></p>
<h3 id="Isolated-Memory-Mapped-I-O"><a href="#Isolated-Memory-Mapped-I-O" class="headerlink" title="Isolated / Memory - Mapped I/O"></a>Isolated / Memory - Mapped I/O</h3><p>Some processors use <strong>special instructions and a different address space</strong> to do this</p>
<ul>
<li>This is isolated I/O</li>
</ul>
<p>Most processor <strong>use their normal load/store instructions to access I/O devices</strong></p>
<ul>
<li><p>To the processor, the I/O device registers appear to be normal memory locations… but they are not!</p>
</li>
<li><p>We set aside some locations in the memory space, and add logic so that loads/stores to these addresses access the I/O device registers instead of memory</p>
</li>
</ul>
<h3 id="Polled-Interrupt-Driven-I-O"><a href="#Polled-Interrupt-Driven-I-O" class="headerlink" title="Polled / Interrupt-Driven I/O"></a>Polled / Interrupt-Driven I/O</h3><p>Polling is the process of <strong>repeatedly checking to see when something becomes ready</strong></p>
<p>For example: we poll the keyboard to see if it has anew character; the answer is “no” until one is typed!</p>
<p>Processors also contain hardware that <strong>allows an I/O device to interrupt the processor</strong></p>
<p>When <strong>I/O operations</strong> use <strong>interrupt</strong>s, the I/O device <strong>announces to the processor</strong> (without the processor asking) that something has happened.</p>
<p>On the other hand, when I/O operations use polling, the processor <strong>repeatedly asks the I/O device if something has happened</strong>.</p>
<h2 id="I-O-Device-Interface"><a href="#I-O-Device-Interface" class="headerlink" title="I/O Device Interface"></a>I/O Device Interface</h2><p><strong>Status registers</strong>: processor reads to check device state</p>
<ul>
<li>A keyboard sets a status register bit to indicate data is ready</li>
</ul>
<p><strong>Data registers</strong>: used for the exchange of data</p>
<ul>
<li>when a key is typed, a keyboard places the corresponding ASCII code in a data register for the processor to read</li>
</ul>
<p><strong>Control registers</strong>: processor writes to change how the I/O device operates</p>
<ul>
<li>A keyboard may have a backlight that the processor can turn off to save power when the computer is idle</li>
<li>The processor may change the operating speed of a serial communications port</li>
</ul>
<p>The data provided by a memory-mapped input device can be accessed by <strong>reading from</strong> the device’s memory-mapped <strong>Data Register</strong></p>
<p>Data can be sent to a memory-mapped output device by <strong>writing to</strong> the device’s memory-mapped <strong>Data Register</strong></p>
<p><img src="/2023/09/18/ECE252学习笔记/54.png" alt></p>
<h2 id="LC-3-I-O"><a href="#LC-3-I-O" class="headerlink" title="LC-3 I/O"></a>LC-3 I/O</h2><h3 id="Keyboard-Input"><a href="#Keyboard-Input" class="headerlink" title="Keyboard Input"></a>Keyboard Input</h3><p>Registers:</p>
<p><strong>Keyboard Status Register (KBSR)</strong>    address = 0xFE00</p>
<ul>
<li><strong>KBSR[15] is 1 if a new character is available</strong>, 0 otherwise. </li>
<li>This use of KBSR[15] is a <strong>synchronization</strong> mechanism, and we refer to <strong>KBSR[15] as a flag</strong> that indicates if information is available.</li>
</ul>
<p><strong>Keyboard Data Register (KBDR)</strong>    address = 0xFE02</p>
<ul>
<li>KBDR[7:0] contains the ASCII code of the last character typed</li>
<li>Reading KBDR automatically resets bit 15 of the KBSR</li>
</ul>
<p><strong>Usage:</strong></p>
<ul>
<li>To check if a character is available, read KBSR and test if bit 15 is 1. Is the value negative?</li>
</ul>
<p>When a character is available, read it from KBDR</p>
<p>Read from KBSR, Get the value from KBDR, (address KBDR = KBSR + 2)</p>
<pre class="line-numbers language-assembly"><code class="language-assembly">LD    R1, IO_BASE    ; start of memory-mapped I/O
WAIT            ; start of Poiling Loop
    LDR    R2, R1, #0
    BRzp    WAIT
    LDR    R0, R1, #2
<span aria-hidden="true" class="line-numbers-rows"><span></span><span></span><span></span><span></span><span></span></span></code></pre>
<h3 id="Character-Display-Output"><a href="#Character-Display-Output" class="headerlink" title="Character Display Output"></a>Character Display Output</h3><p>Registers:</p>
<p><strong>Display Status Register (DSR)</strong>    address = 0xFE04</p>
<ul>
<li><strong>DSR[15] is 1 if the display is ready</strong>, 0 otherwise</li>
</ul>
<p><strong>Display Data Register (DDR)</strong>    address = 0xFE06</p>
<ul>
<li>The character (ASCII code) written to the DDR will be displayed on the screen</li>
</ul>
<p>Usage:<br>To check if the display is ready to accept a character,read DSR and check if bit 15 is 1</p>
<p>When the display is ready, write the character to DDR</p>
<pre class="line-numbers language-assembly"><code class="language-assembly">LD    R1, IO_BASE ; start of memory-mapped I/O
WAIT
    LDR    R2, R1, #4    ; read from DSR +4
    BRzp    WAIT
    STR    R0, R1, #6    ; write to DDR +6
<span aria-hidden="true" class="line-numbers-rows"><span></span><span></span><span></span><span></span><span></span></span></code></pre>
<h1 id="LDI-STI"><a href="#LDI-STI" class="headerlink" title="LDI/STI"></a>LDI/STI</h1><p>The book uses LDI and STI for its examples; this video instead uses LD+LDR and LD+STR</p>
<ul>
<li>LDI is equivalent to LD followed by LDR</li>
<li>STI is equivalent to LD followed by STR</li>
</ul>
<p>Using LDI in a polling loop means <strong>two memory reads foreach iteration instead of one</strong></p>
<ul>
<li>Remember - memory accesses are actually very slow…</li>
<li>Why read memory repeatedly to get the status register address?<ul>
<li>We only read the IO_BASE address once, then use LDR/STR instructions with the appropriate offsets</li>
</ul>
</li>
</ul>
<p>Most modern processors do not have LDI/STI</p>
<ul>
<li>Performance issues outweigh any benefits</li>
<li>Included because the idea of indirect access is important</li>
</ul>
<h2 id="OS"><a href="#OS" class="headerlink" title="OS"></a>OS</h2><p>Allows applications to interact with I/o devices without having to have specific knowledge of all possible I/O devices</p>
<ul>
<li>Keyboard/mouse/pen/touchscreen input. </li>
<li>Display/printer output</li>
<li>Disk access</li>
<li>Network access</li>
</ul>
<p>All application-level I/0 is controlled by and goes through the os</p>
<ul>
<li>The system hardware usually prevents applications from accessing the I/O directly to ensure this</li>
</ul>
<p><strong>communicating with the OS:</strong> Need a mechanism that insulates the OS from the application (and vice-versa), but allows the<br>application and the OS to communicate</p>
<ul>
<li>Must be built into the processor itself so it cant be circumvented by malicious software</li>
</ul>
<p>Processors provide <strong>an indirect mechanism for apps to request OS services</strong></p>
<p>These are special instructions called <strong>software interrupts or traps</strong></p>
<ul>
<li>Part of the instruction is a code used to identify the specific type of service requested</li>
<li>Executing these instructions is a “system call”</li>
</ul>
<p>These instructions transfer control to the operating system, which performs the service and then returns control to the application</p>
<h2 id="LC-3-Operating-System"><a href="#LC-3-Operating-System" class="headerlink" title="LC-3 Operating System"></a>LC-3 Operating System</h2><p>How does the LC-3 processor access I/O devices?</p>
<ul>
<li>By interacting with <strong>memory-mapped I/O device registers</strong>.</li>
</ul>
<p><strong>A memory-mapped device register</strong> is a special register that is physically located <strong>somewhere outside of</strong> the memory and register file.</p>
<p>To use LC-3 OS services, you must assemble and load the LC-3 OS before loading your program</p>
<ul>
<li>Processor still starts execution at 0x0200, but now that location is part of the OS code<br>The OS jumps to 0x3000 to run your program, so your program needs to start there when using the OS</li>
</ul>
<p>The TRAP instruction requests an OS service. </p>
<ul>
<li><p>OS executes <strong>a service routine or TRAP handler</strong></p>
</li>
<li><p>Returns to your program when finished</p>
</li>
</ul>
<p>The LC-3 OS provides some basic I/O services. </p>
<ul>
<li>Reading from the keyboard</li>
<li>Writing to the console display</li>
</ul>
<h3 id="TRAP"><a href="#TRAP" class="headerlink" title="TRAP"></a>TRAP</h3><p><img src="/2023/09/18/ECE252学习笔记/55.png" alt></p>
<ul>
<li>Copy PC to R7</li>
<li><p>Zero-extend 8-bit code to use as address for reading from the vector <strong>table</strong>.</p>
</li>
<li><p>Addresses 0x0000-0x00FF</p>
</li>
<li><p>Value returned from table is written into PC<br>. The address of requested TRAP handling routine</p>
</li>
<li><p>TRAP handlers return just like subroutines do<br>· All handlers end with RET</p>
</li>
</ul>
<p><img src="/2023/09/18/ECE252学习笔记/56.png" alt></p>
<h3 id="Uing-TRAPS"><a href="#Uing-TRAPS" class="headerlink" title="Uing TRAPS"></a>Uing TRAPS</h3><p>Since TRAP uses R7 to hold the return address, code using R7 must save and restore it<br>There are six service routines, and the LC-3 assembler supports an alias for each</p>
<ul>
<li><p>GETC     TRAP x20     Waits for a character from the keyboard. ASCII code returned in R0[7:0]</p>
</li>
<li><p>OUT       TRAP x21     Writes a character to the console display. ASCII code passed in R0[7:0]</p>
</li>
<li><p>PUTS      TRAP x22    Writes an ASCIIz string to the console display. String address passed in R0</p>
</li>
<li><p>IN           TRAP x23    </p>
</li>
<li><p>Writes “Input a character&gt;” to console display,then waits for a character from the keyboard. </p>
<p>ASCII code returned in RO[7:0]<br>Character is also echoed to the console display</p>
</li>
<li><p>PUTSP       TRAP x24    not used in ECE 252</p>
</li>
<li><p>HALT     TRAP x25    transfer control to OS and restart</p>
</li>
</ul>

            </div>

            <!-- Post Comments -->
            
    <!-- 使用 valine -->
<div id="comment">
    <script src="//cdn1.lncld.net/static/js/3.0.4/av-min.js"></script>
    <script src="//unpkg.com/valine/dist/Valine.min.js"></script>
<script>
    new Valine({
        el: '#comment' ,
        notify: false,
        verify: false,
        app_id: 'fUtpOauFo2JhcWoBFEnnppJW-gzGzoHsz',
        app_key: 'gFTwG42ACHuyrmwhMfgxcRQQ',
        placeholder: '留下你的评论吧~~',
        pageSize: '10',
        avatar: '',
        avatar_cdn: 'https://gravatar.loli.net/avatar/'
    });
</script>
</div>
<style>
   #comment{
        padding: 2pc;
    }
</style>


        </div>
        <!-- Copyright 版权 start -->
                <div id="copyright">
            <ul>
                <li>&copy;Powered By <a href="https://hexo.io/zh-cn/" style="border-bottom: none;">hexo</a></li>
                <li>Design: <a href="http://miccall.tech " style="border-bottom: none;">miccall</a></li>
            </ul>
            
            	<span id="busuanzi_container_site_pv">2024总访问量<span id="busuanzi_value_site_pv"></span>次</span>
			
        </div>
    </div>
<script src="/live2dw/lib/L2Dwidget.min.js?094cbace49a39548bed64abff5988b05"></script><script>L2Dwidget.init({"pluginRootPath":"live2dw/","pluginJsPath":"lib/","pluginModelPath":"assets/","tagMode":false,"debug":false,"model":{"jsonPath":"/live2dw/assets/haruto.model.json"},"display":{"position":"left","width":125,"height":250},"mobile":{"show":false},"log":false});</script><script src="/live2dw/lib/L2Dwidget.min.js?094cbace49a39548bed64abff5988b05"></script><script>L2Dwidget.init({"pluginRootPath":"live2dw/","pluginJsPath":"lib/","pluginModelPath":"assets/","tagMode":false,"debug":false,"model":{"jsonPath":"/live2dw/assets/haruto.model.json"},"display":{"position":"left","width":125,"height":250},"mobile":{"show":false},"log":false});</script></body>




 	

    
</html>
