============================================================
  Generated by:           Genus(TM) Synthesis Solution 19.12-s121_1
  Generated on:           Mar 12 2023  01:52:05 am
  Module:                 ExampleRocketSystem
  Operating conditions:   ss0p75v125c (best_case_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================


Path 1: MET (1 ps) Setup Check with Pin tile/core/ex_reg_rs_msb_1_reg_58_/CLK->D
          Group: clock
     Startpoint: (R) tile/frontend/icache/s2_tag_hit_1_reg/CLK
          Clock: (R) clock
       Endpoint: (F) tile/core/ex_reg_rs_msb_1_reg_58_/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    3500            0     
       Src Latency:+     900          900     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4400          900     
                                              
             Setup:-      33                  
       Uncertainty:-     160                  
     Required Time:=    4207                  
      Launch Clock:-     900                  
         Data Path:-    3306                  
             Slack:=       1                  

#-----------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                    Timing Point                
#  (ps)   (ps)   (ps)        (fF)                                                         
#-----------------------------------------------------------------------------------------
      -     900   130  25255    -  (arrival)    tile/frontend/icache/s2_tag_hit_1_reg/CLK 
    179    1079    31      2  1.3  SDFFX1_RVT   tile/frontend/icache/s2_tag_hit_1_reg/Q   
     32    1111    37      1  2.7  INVX1_LVT    tile/frontend/icache/drc_bufs30626/Y      
     44    1155    44     32 16.0  INVX4_RVT    tile/frontend/icache/drc_bufs30624/Y      
     82    1237    32      1  0.6  AO22X1_RVT   tile/frontend/icache/g30580/Y             
    131    1368   107     11  6.2  AO221X1_LVT  tile/frontend/icache/g43179/Y             
    110    1478    45      3  1.8  AO22X1_RVT   tile/frontend/fq/g11656/Y                 
    190    1667   110     10  5.7  AO222X1_LVT  tile/core/ibuf/g3545/Y                    
     42    1709    68      5  2.7  INVX1_LVT    tile/core/ibuf/RVCExpander/g10562/Y       
     60    1769    49      1  0.7  NAND2X0_RVT  tile/core/ibuf/RVCExpander/g10521/Y       
     99    1868    72      6  3.7  OR3X1_LVT    tile/core/ibuf/RVCExpander/g10514/Y       
     82    1950    52      4  2.6  OR2X1_LVT    tile/core/ibuf/RVCExpander/g10441/Y       
     39    1990    44      5  2.7  INVX1_RVT    tile/core/ibuf/RVCExpander/g10421/Y       
     63    2052    67      2  1.2  NAND3X0_LVT  tile/core/ibuf/RVCExpander/g10344/Y       
     39    2092    50      1  0.6  NAND2X0_RVT  tile/core/ibuf/RVCExpander/g10341/Y       
     70    2162    31      1  0.7  OA21X1_RVT   tile/core/ibuf/RVCExpander/g10262/Y       
    102    2264    70     19 11.3  OR2X2_LVT    tile/core/ibuf/RVCExpander/g10240/Y       
     58    2322    55      6  3.6  INVX1_RVT    tile/core/g124859/Y                       
     69    2391    80      4  2.4  NAND2X0_RVT  tile/core/g124783/Y                       
     80    2471    28      1  0.5  OA21X1_RVT   tile/core/g124617/Y                       
     92    2564    26      2  1.1  OAI221X1_RVT tile/core/g124523/Y                       
     50    2614    72      3  1.8  NAND2X0_RVT  tile/core/g124486/Y                       
     38    2652    40      2  1.1  INVX1_RVT    tile/core/g124475/Y                       
    128    2780    46      1  0.6  AO222X1_RVT  tile/core/g124431/Y                       
     43    2824    54      1  0.5  NAND3X0_RVT  tile/core/g124416/Y                       
     93    2917    38      1  0.5  AND4X1_RVT   tile/core/g124406/Y                       
     81    2998    40      1  0.7  AND4X1_RVT   tile/core/g124401/Y                       
     51    3049    63      2  1.4  NAND4X0_RVT  tile/core/g124399/Y                       
    183    3232    73     41 28.6  OR4X4_RVT    tile/core/g189441/Y                       
     64    3296    79     22 12.4  INVX2_LVT    tile/core/g119141/Y                       
    120    3416    69      2  5.8  AND3X1_RVT   tile/core/g187841/Y                       
     91    3506    88      4  2.8  NAND2X0_RVT  tile/core/g186794/Y                       
     86    3592    56      5  3.5  OR2X1_RVT    tile/core/g186742/Y                       
     74    3666    43      4  2.8  OR2X1_RVT    tile/core/g186557/Y                       
    149    3815    84     49 29.6  NOR2X4_RVT   tile/core/g185530/Y                       
     55    3870    53      1  1.4  INVX1_LVT    tile/core/drc_bufs188763/Y                
     53    3923    59     16  9.6  INVX2_RVT    tile/core/drc_bufs188762/Y                
    111    4034    31      1  0.6  AO221X1_RVT  tile/core/g183093/Y                       
    128    4162    24      1  0.7  NOR4X1_RVT   tile/core/g182379/Y                       
     44    4206    58      1  0.5  NAND4X0_RVT  tile/core/g182169/Y                       
      0    4206     -      1    -  DFFX1_RVT    tile/core/ex_reg_rs_msb_1_reg_58_/D       
#-----------------------------------------------------------------------------------------

