Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Tue Aug 08 12:18:56 2017
| Host         : DIEGOOCHOAM7ADD running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -rpx design_1_wrapper_timing_summary_routed.rpx
| Design       : design_1_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/Write_register_m_inst_0/U0/Write_register_m_inst_v1_0_S00_AXI_inst/slv_reg2_reg[0]/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 3 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -66.843    -1125.568                    138                 1752        0.064        0.000                      0                 1752        1.500        0.000                       0                   771  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)         Period(ns)      Frequency(MHz)
-----       ------------         ----------      --------------
clk_fpga_0  {0.000 5.000}        10.000          100.000         
clk_fpga_1  {0.000 2.000}        4.000           250.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          3.367        0.000                      0                 1545        0.064        0.000                      0                 1545        4.020        0.000                       0                   706  
clk_fpga_1        -25.430     -182.639                     48                  117        0.263        0.000                      0                  117        1.500        0.000                       0                    65  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_fpga_0    clk_fpga_1        -66.843    -1114.219                    128                  128        0.129        0.000                      0                  128  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        3.367ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.064ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.367ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Write_register_m_inst_0/U0/Write_register_m_inst_v1_0_S00_AXI_inst/slv_reg1_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.129ns  (logic 1.815ns (29.612%)  route 4.314ns (70.388%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.697ns = ( 12.698 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=706, routed)         1.765     3.073    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=6, routed)           1.319     5.725    design_1_i/Write_register_m_inst_0/U0/Write_register_m_inst_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X5Y47          LUT4 (Prop_lut4_I2_O)        0.149     5.874 r  design_1_i/Write_register_m_inst_0/U0/Write_register_m_inst_v1_0_S00_AXI_inst/slv_reg0[10]_i_3/O
                         net (fo=16, routed)          0.826     6.701    design_1_i/Write_register_m_inst_0/U0/Write_register_m_inst_v1_0_S00_AXI_inst/slv_reg_wren__0
    SLICE_X10Y44         LUT4 (Prop_lut4_I1_O)        0.332     7.033 r  design_1_i/Write_register_m_inst_0/U0/Write_register_m_inst_v1_0_S00_AXI_inst/slv_reg1[7]_i_1/O
                         net (fo=8, routed)           2.169     9.202    design_1_i/Write_register_m_inst_0/U0/Write_register_m_inst_v1_0_S00_AXI_inst/slv_reg1[7]_i_1_n_0
    SLICE_X9Y9           FDRE                                         r  design_1_i/Write_register_m_inst_0/U0/Write_register_m_inst_v1_0_S00_AXI_inst/slv_reg1_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=706, routed)         1.505    12.697    design_1_i/Write_register_m_inst_0/U0/Write_register_m_inst_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X9Y9           FDRE                                         r  design_1_i/Write_register_m_inst_0/U0/Write_register_m_inst_v1_0_S00_AXI_inst/slv_reg1_reg[3]/C
                         clock pessimism              0.230    12.928    
                         clock uncertainty           -0.154    12.774    
    SLICE_X9Y9           FDRE (Setup_fdre_C_CE)      -0.205    12.569    design_1_i/Write_register_m_inst_0/U0/Write_register_m_inst_v1_0_S00_AXI_inst/slv_reg1_reg[3]
  -------------------------------------------------------------------
                         required time                         12.569    
                         arrival time                          -9.202    
  -------------------------------------------------------------------
                         slack                                  3.367    

Slack (MET) :             3.434ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Write_register_m_inst_0/U0/Write_register_m_inst_v1_0_S00_AXI_inst/slv_reg1_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.060ns  (logic 1.815ns (29.952%)  route 4.245ns (70.048%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.696ns = ( 12.696 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=706, routed)         1.765     3.073    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=6, routed)           1.319     5.725    design_1_i/Write_register_m_inst_0/U0/Write_register_m_inst_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X5Y47          LUT4 (Prop_lut4_I2_O)        0.149     5.874 r  design_1_i/Write_register_m_inst_0/U0/Write_register_m_inst_v1_0_S00_AXI_inst/slv_reg0[10]_i_3/O
                         net (fo=16, routed)          0.929     6.803    design_1_i/Write_register_m_inst_0/U0/Write_register_m_inst_v1_0_S00_AXI_inst/slv_reg_wren__0
    SLICE_X11Y45         LUT4 (Prop_lut4_I1_O)        0.332     7.135 r  design_1_i/Write_register_m_inst_0/U0/Write_register_m_inst_v1_0_S00_AXI_inst/slv_reg1[9]_i_1/O
                         net (fo=8, routed)           1.997     9.132    design_1_i/Write_register_m_inst_0/U0/Write_register_m_inst_v1_0_S00_AXI_inst/slv_reg1[9]_i_1_n_0
    SLICE_X7Y11          FDRE                                         r  design_1_i/Write_register_m_inst_0/U0/Write_register_m_inst_v1_0_S00_AXI_inst/slv_reg1_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=706, routed)         1.503    12.695    design_1_i/Write_register_m_inst_0/U0/Write_register_m_inst_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X7Y11          FDRE                                         r  design_1_i/Write_register_m_inst_0/U0/Write_register_m_inst_v1_0_S00_AXI_inst/slv_reg1_reg[9]/C
                         clock pessimism              0.230    12.926    
                         clock uncertainty           -0.154    12.772    
    SLICE_X7Y11          FDRE (Setup_fdre_C_CE)      -0.205    12.567    design_1_i/Write_register_m_inst_0/U0/Write_register_m_inst_v1_0_S00_AXI_inst/slv_reg1_reg[9]
  -------------------------------------------------------------------
                         required time                         12.567    
                         arrival time                          -9.132    
  -------------------------------------------------------------------
                         slack                                  3.434    

Slack (MET) :             3.508ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Write_register_m_inst_0/U0/Write_register_m_inst_v1_0_S00_AXI_inst/slv_reg1_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.988ns  (logic 1.815ns (30.309%)  route 4.173ns (69.691%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.697ns = ( 12.698 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=706, routed)         1.765     3.073    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=6, routed)           1.319     5.725    design_1_i/Write_register_m_inst_0/U0/Write_register_m_inst_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X5Y47          LUT4 (Prop_lut4_I2_O)        0.149     5.874 r  design_1_i/Write_register_m_inst_0/U0/Write_register_m_inst_v1_0_S00_AXI_inst/slv_reg0[10]_i_3/O
                         net (fo=16, routed)          0.826     6.701    design_1_i/Write_register_m_inst_0/U0/Write_register_m_inst_v1_0_S00_AXI_inst/slv_reg_wren__0
    SLICE_X10Y44         LUT4 (Prop_lut4_I1_O)        0.332     7.033 r  design_1_i/Write_register_m_inst_0/U0/Write_register_m_inst_v1_0_S00_AXI_inst/slv_reg1[7]_i_1/O
                         net (fo=8, routed)           2.028     9.061    design_1_i/Write_register_m_inst_0/U0/Write_register_m_inst_v1_0_S00_AXI_inst/slv_reg1[7]_i_1_n_0
    SLICE_X9Y10          FDRE                                         r  design_1_i/Write_register_m_inst_0/U0/Write_register_m_inst_v1_0_S00_AXI_inst/slv_reg1_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=706, routed)         1.505    12.697    design_1_i/Write_register_m_inst_0/U0/Write_register_m_inst_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X9Y10          FDRE                                         r  design_1_i/Write_register_m_inst_0/U0/Write_register_m_inst_v1_0_S00_AXI_inst/slv_reg1_reg[1]/C
                         clock pessimism              0.230    12.928    
                         clock uncertainty           -0.154    12.774    
    SLICE_X9Y10          FDRE (Setup_fdre_C_CE)      -0.205    12.569    design_1_i/Write_register_m_inst_0/U0/Write_register_m_inst_v1_0_S00_AXI_inst/slv_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                         12.569    
                         arrival time                          -9.061    
  -------------------------------------------------------------------
                         slack                                  3.508    

Slack (MET) :             3.508ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Write_register_m_inst_0/U0/Write_register_m_inst_v1_0_S00_AXI_inst/slv_reg1_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.988ns  (logic 1.815ns (30.309%)  route 4.173ns (69.691%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.697ns = ( 12.698 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=706, routed)         1.765     3.073    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=6, routed)           1.319     5.725    design_1_i/Write_register_m_inst_0/U0/Write_register_m_inst_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X5Y47          LUT4 (Prop_lut4_I2_O)        0.149     5.874 r  design_1_i/Write_register_m_inst_0/U0/Write_register_m_inst_v1_0_S00_AXI_inst/slv_reg0[10]_i_3/O
                         net (fo=16, routed)          0.826     6.701    design_1_i/Write_register_m_inst_0/U0/Write_register_m_inst_v1_0_S00_AXI_inst/slv_reg_wren__0
    SLICE_X10Y44         LUT4 (Prop_lut4_I1_O)        0.332     7.033 r  design_1_i/Write_register_m_inst_0/U0/Write_register_m_inst_v1_0_S00_AXI_inst/slv_reg1[7]_i_1/O
                         net (fo=8, routed)           2.028     9.061    design_1_i/Write_register_m_inst_0/U0/Write_register_m_inst_v1_0_S00_AXI_inst/slv_reg1[7]_i_1_n_0
    SLICE_X9Y10          FDRE                                         r  design_1_i/Write_register_m_inst_0/U0/Write_register_m_inst_v1_0_S00_AXI_inst/slv_reg1_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=706, routed)         1.505    12.697    design_1_i/Write_register_m_inst_0/U0/Write_register_m_inst_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X9Y10          FDRE                                         r  design_1_i/Write_register_m_inst_0/U0/Write_register_m_inst_v1_0_S00_AXI_inst/slv_reg1_reg[2]/C
                         clock pessimism              0.230    12.928    
                         clock uncertainty           -0.154    12.774    
    SLICE_X9Y10          FDRE (Setup_fdre_C_CE)      -0.205    12.569    design_1_i/Write_register_m_inst_0/U0/Write_register_m_inst_v1_0_S00_AXI_inst/slv_reg1_reg[2]
  -------------------------------------------------------------------
                         required time                         12.569    
                         arrival time                          -9.061    
  -------------------------------------------------------------------
                         slack                                  3.508    

Slack (MET) :             3.508ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Write_register_m_inst_0/U0/Write_register_m_inst_v1_0_S00_AXI_inst/slv_reg1_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.988ns  (logic 1.815ns (30.309%)  route 4.173ns (69.691%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.697ns = ( 12.698 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=706, routed)         1.765     3.073    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=6, routed)           1.319     5.725    design_1_i/Write_register_m_inst_0/U0/Write_register_m_inst_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X5Y47          LUT4 (Prop_lut4_I2_O)        0.149     5.874 r  design_1_i/Write_register_m_inst_0/U0/Write_register_m_inst_v1_0_S00_AXI_inst/slv_reg0[10]_i_3/O
                         net (fo=16, routed)          0.826     6.701    design_1_i/Write_register_m_inst_0/U0/Write_register_m_inst_v1_0_S00_AXI_inst/slv_reg_wren__0
    SLICE_X10Y44         LUT4 (Prop_lut4_I1_O)        0.332     7.033 r  design_1_i/Write_register_m_inst_0/U0/Write_register_m_inst_v1_0_S00_AXI_inst/slv_reg1[7]_i_1/O
                         net (fo=8, routed)           2.028     9.061    design_1_i/Write_register_m_inst_0/U0/Write_register_m_inst_v1_0_S00_AXI_inst/slv_reg1[7]_i_1_n_0
    SLICE_X9Y10          FDRE                                         r  design_1_i/Write_register_m_inst_0/U0/Write_register_m_inst_v1_0_S00_AXI_inst/slv_reg1_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=706, routed)         1.505    12.697    design_1_i/Write_register_m_inst_0/U0/Write_register_m_inst_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X9Y10          FDRE                                         r  design_1_i/Write_register_m_inst_0/U0/Write_register_m_inst_v1_0_S00_AXI_inst/slv_reg1_reg[5]/C
                         clock pessimism              0.230    12.928    
                         clock uncertainty           -0.154    12.774    
    SLICE_X9Y10          FDRE (Setup_fdre_C_CE)      -0.205    12.569    design_1_i/Write_register_m_inst_0/U0/Write_register_m_inst_v1_0_S00_AXI_inst/slv_reg1_reg[5]
  -------------------------------------------------------------------
                         required time                         12.569    
                         arrival time                          -9.061    
  -------------------------------------------------------------------
                         slack                                  3.508    

Slack (MET) :             3.528ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Write_register_m_inst_0/U0/Write_register_m_inst_v1_0_S00_AXI_inst/slv_reg1_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.967ns  (logic 1.815ns (30.415%)  route 4.152ns (69.585%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.696ns = ( 12.696 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=706, routed)         1.765     3.073    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=6, routed)           1.319     5.725    design_1_i/Write_register_m_inst_0/U0/Write_register_m_inst_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X5Y47          LUT4 (Prop_lut4_I2_O)        0.149     5.874 r  design_1_i/Write_register_m_inst_0/U0/Write_register_m_inst_v1_0_S00_AXI_inst/slv_reg0[10]_i_3/O
                         net (fo=16, routed)          0.826     6.701    design_1_i/Write_register_m_inst_0/U0/Write_register_m_inst_v1_0_S00_AXI_inst/slv_reg_wren__0
    SLICE_X10Y44         LUT4 (Prop_lut4_I1_O)        0.332     7.033 r  design_1_i/Write_register_m_inst_0/U0/Write_register_m_inst_v1_0_S00_AXI_inst/slv_reg1[7]_i_1/O
                         net (fo=8, routed)           2.007     9.040    design_1_i/Write_register_m_inst_0/U0/Write_register_m_inst_v1_0_S00_AXI_inst/slv_reg1[7]_i_1_n_0
    SLICE_X9Y11          FDRE                                         r  design_1_i/Write_register_m_inst_0/U0/Write_register_m_inst_v1_0_S00_AXI_inst/slv_reg1_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=706, routed)         1.504    12.696    design_1_i/Write_register_m_inst_0/U0/Write_register_m_inst_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X9Y11          FDRE                                         r  design_1_i/Write_register_m_inst_0/U0/Write_register_m_inst_v1_0_S00_AXI_inst/slv_reg1_reg[0]/C
                         clock pessimism              0.230    12.927    
                         clock uncertainty           -0.154    12.773    
    SLICE_X9Y11          FDRE (Setup_fdre_C_CE)      -0.205    12.568    design_1_i/Write_register_m_inst_0/U0/Write_register_m_inst_v1_0_S00_AXI_inst/slv_reg1_reg[0]
  -------------------------------------------------------------------
                         required time                         12.568    
                         arrival time                          -9.040    
  -------------------------------------------------------------------
                         slack                                  3.528    

Slack (MET) :             3.528ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Write_register_m_inst_0/U0/Write_register_m_inst_v1_0_S00_AXI_inst/slv_reg1_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.967ns  (logic 1.815ns (30.415%)  route 4.152ns (69.585%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.696ns = ( 12.696 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=706, routed)         1.765     3.073    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=6, routed)           1.319     5.725    design_1_i/Write_register_m_inst_0/U0/Write_register_m_inst_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X5Y47          LUT4 (Prop_lut4_I2_O)        0.149     5.874 r  design_1_i/Write_register_m_inst_0/U0/Write_register_m_inst_v1_0_S00_AXI_inst/slv_reg0[10]_i_3/O
                         net (fo=16, routed)          0.826     6.701    design_1_i/Write_register_m_inst_0/U0/Write_register_m_inst_v1_0_S00_AXI_inst/slv_reg_wren__0
    SLICE_X10Y44         LUT4 (Prop_lut4_I1_O)        0.332     7.033 r  design_1_i/Write_register_m_inst_0/U0/Write_register_m_inst_v1_0_S00_AXI_inst/slv_reg1[7]_i_1/O
                         net (fo=8, routed)           2.007     9.040    design_1_i/Write_register_m_inst_0/U0/Write_register_m_inst_v1_0_S00_AXI_inst/slv_reg1[7]_i_1_n_0
    SLICE_X9Y11          FDRE                                         r  design_1_i/Write_register_m_inst_0/U0/Write_register_m_inst_v1_0_S00_AXI_inst/slv_reg1_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=706, routed)         1.504    12.696    design_1_i/Write_register_m_inst_0/U0/Write_register_m_inst_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X9Y11          FDRE                                         r  design_1_i/Write_register_m_inst_0/U0/Write_register_m_inst_v1_0_S00_AXI_inst/slv_reg1_reg[4]/C
                         clock pessimism              0.230    12.927    
                         clock uncertainty           -0.154    12.773    
    SLICE_X9Y11          FDRE (Setup_fdre_C_CE)      -0.205    12.568    design_1_i/Write_register_m_inst_0/U0/Write_register_m_inst_v1_0_S00_AXI_inst/slv_reg1_reg[4]
  -------------------------------------------------------------------
                         required time                         12.568    
                         arrival time                          -9.040    
  -------------------------------------------------------------------
                         slack                                  3.528    

Slack (MET) :             3.528ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Write_register_m_inst_0/U0/Write_register_m_inst_v1_0_S00_AXI_inst/slv_reg1_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.967ns  (logic 1.815ns (30.415%)  route 4.152ns (69.585%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.696ns = ( 12.696 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=706, routed)         1.765     3.073    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=6, routed)           1.319     5.725    design_1_i/Write_register_m_inst_0/U0/Write_register_m_inst_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X5Y47          LUT4 (Prop_lut4_I2_O)        0.149     5.874 r  design_1_i/Write_register_m_inst_0/U0/Write_register_m_inst_v1_0_S00_AXI_inst/slv_reg0[10]_i_3/O
                         net (fo=16, routed)          0.826     6.701    design_1_i/Write_register_m_inst_0/U0/Write_register_m_inst_v1_0_S00_AXI_inst/slv_reg_wren__0
    SLICE_X10Y44         LUT4 (Prop_lut4_I1_O)        0.332     7.033 r  design_1_i/Write_register_m_inst_0/U0/Write_register_m_inst_v1_0_S00_AXI_inst/slv_reg1[7]_i_1/O
                         net (fo=8, routed)           2.007     9.040    design_1_i/Write_register_m_inst_0/U0/Write_register_m_inst_v1_0_S00_AXI_inst/slv_reg1[7]_i_1_n_0
    SLICE_X9Y11          FDRE                                         r  design_1_i/Write_register_m_inst_0/U0/Write_register_m_inst_v1_0_S00_AXI_inst/slv_reg1_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=706, routed)         1.504    12.696    design_1_i/Write_register_m_inst_0/U0/Write_register_m_inst_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X9Y11          FDRE                                         r  design_1_i/Write_register_m_inst_0/U0/Write_register_m_inst_v1_0_S00_AXI_inst/slv_reg1_reg[6]/C
                         clock pessimism              0.230    12.927    
                         clock uncertainty           -0.154    12.773    
    SLICE_X9Y11          FDRE (Setup_fdre_C_CE)      -0.205    12.568    design_1_i/Write_register_m_inst_0/U0/Write_register_m_inst_v1_0_S00_AXI_inst/slv_reg1_reg[6]
  -------------------------------------------------------------------
                         required time                         12.568    
                         arrival time                          -9.040    
  -------------------------------------------------------------------
                         slack                                  3.528    

Slack (MET) :             3.534ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Write_register_m_inst_0/U0/Write_register_m_inst_v1_0_S00_AXI_inst/slv_reg1_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.996ns  (logic 1.815ns (30.269%)  route 4.181ns (69.731%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.696ns = ( 12.696 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=706, routed)         1.765     3.073    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=6, routed)           1.319     5.725    design_1_i/Write_register_m_inst_0/U0/Write_register_m_inst_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X5Y47          LUT4 (Prop_lut4_I2_O)        0.149     5.874 r  design_1_i/Write_register_m_inst_0/U0/Write_register_m_inst_v1_0_S00_AXI_inst/slv_reg0[10]_i_3/O
                         net (fo=16, routed)          0.826     6.701    design_1_i/Write_register_m_inst_0/U0/Write_register_m_inst_v1_0_S00_AXI_inst/slv_reg_wren__0
    SLICE_X10Y44         LUT4 (Prop_lut4_I1_O)        0.332     7.033 r  design_1_i/Write_register_m_inst_0/U0/Write_register_m_inst_v1_0_S00_AXI_inst/slv_reg1[7]_i_1/O
                         net (fo=8, routed)           2.036     9.069    design_1_i/Write_register_m_inst_0/U0/Write_register_m_inst_v1_0_S00_AXI_inst/slv_reg1[7]_i_1_n_0
    SLICE_X8Y12          FDRE                                         r  design_1_i/Write_register_m_inst_0/U0/Write_register_m_inst_v1_0_S00_AXI_inst/slv_reg1_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=706, routed)         1.503    12.695    design_1_i/Write_register_m_inst_0/U0/Write_register_m_inst_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X8Y12          FDRE                                         r  design_1_i/Write_register_m_inst_0/U0/Write_register_m_inst_v1_0_S00_AXI_inst/slv_reg1_reg[7]/C
                         clock pessimism              0.230    12.926    
                         clock uncertainty           -0.154    12.772    
    SLICE_X8Y12          FDRE (Setup_fdre_C_CE)      -0.169    12.603    design_1_i/Write_register_m_inst_0/U0/Write_register_m_inst_v1_0_S00_AXI_inst/slv_reg1_reg[7]
  -------------------------------------------------------------------
                         required time                         12.603    
                         arrival time                          -9.069    
  -------------------------------------------------------------------
                         slack                                  3.534    

Slack (MET) :             3.567ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.633ns  (logic 1.260ns (22.367%)  route 4.373ns (77.633%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=1 SRL16E=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.733ns = ( 12.733 - 10.000 ) 
    Source Clock Delay      (SCD):    2.978ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=706, routed)         1.670     2.978    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X6Y53          FDSE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y53          FDSE (Prop_fdse_C_Q)         0.518     3.496 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]_rep/Q
                         net (fo=10, routed)          1.010     4.506    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]_rep_n_0
    SLICE_X10Y53         SRL16E (Prop_srl16e_A0_Q)    0.152     4.658 f  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][5]_srl4/Q
                         net (fo=2, routed)           1.103     5.761    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][5]_srl4_n_0
    SLICE_X4Y54          LUT5 (Prop_lut5_I3_O)        0.348     6.109 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_2__0/O
                         net (fo=1, routed)           0.666     6.775    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_2__0_n_0
    SLICE_X4Y54          LUT6 (Prop_lut6_I2_O)        0.124     6.899 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_1__0/O
                         net (fo=5, routed)           0.754     7.653    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push
    SLICE_X5Y51          LUT2 (Prop_lut2_I1_O)        0.118     7.771 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_cnt[7]_i_1/O
                         net (fo=10, routed)          0.840     8.611    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc0
    SLICE_X5Y55          FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=706, routed)         1.541    12.733    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X5Y55          FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[0]/C
                         clock pessimism              0.230    12.963    
                         clock uncertainty           -0.154    12.809    
    SLICE_X5Y55          FDRE (Setup_fdre_C_R)       -0.631    12.178    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         12.178    
                         arrival time                          -8.611    
  -------------------------------------------------------------------
                         slack                                  3.567    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BRESP[0]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.141ns (37.795%)  route 0.232ns (62.205%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=706, routed)         0.584     0.925    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aclk
    SLICE_X5Y50          FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y50          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[0]/Q
                         net (fo=1, routed)           0.232     1.298    design_1_i/processing_system7_0/inst/M_AXI_GP0_BRESP[0]
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BRESP[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=706, routed)         0.893     1.263    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BRESP[0])
                                                      0.000     1.234    design_1_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.298    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BRESP[1]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.128ns (39.684%)  route 0.195ns (60.316%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=706, routed)         0.584     0.925    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aclk
    SLICE_X5Y50          FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y50          FDRE (Prop_fdre_C_Q)         0.128     1.053 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[1]/Q
                         net (fo=1, routed)           0.195     1.247    design_1_i/processing_system7_0/inst/M_AXI_GP0_BRESP[1]
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BRESP[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=706, routed)         0.893     1.263    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BRESP[1])
                                                     -0.054     1.180    design_1_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.180    
                         arrival time                           1.247    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[8]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.141ns (36.739%)  route 0.243ns (63.261%))
  Logic Levels:           0  
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=706, routed)         0.581     0.922    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aclk
    SLICE_X1Y53          FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y53          FDRE (Prop_fdre_C_Q)         0.141     1.063 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[10]/Q
                         net (fo=1, routed)           0.243     1.305    design_1_i/processing_system7_0/inst/M_AXI_GP0_BID[8]
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=706, routed)         0.893     1.263    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[8])
                                                      0.000     1.234    design_1_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.305    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[9]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.141ns (36.739%)  route 0.243ns (63.261%))
  Logic Levels:           0  
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=706, routed)         0.581     0.922    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aclk
    SLICE_X1Y53          FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y53          FDRE (Prop_fdre_C_Q)         0.141     1.063 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[11]/Q
                         net (fo=1, routed)           0.243     1.305    design_1_i/processing_system7_0/inst/M_AXI_GP0_BID[9]
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=706, routed)         0.893     1.263    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[9])
                                                      0.000     1.234    design_1_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.305    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[0]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.141ns (36.739%)  route 0.243ns (63.261%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=706, routed)         0.582     0.923    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aclk
    SLICE_X1Y51          FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.141     1.064 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[2]/Q
                         net (fo=1, routed)           0.243     1.306    design_1_i/processing_system7_0/inst/M_AXI_GP0_BID[0]
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=706, routed)         0.893     1.263    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[0])
                                                      0.000     1.234    design_1_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.306    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 design_1_i/Write_register_m_inst_0/U0/Write_register_m_inst_v1_0_S00_AXI_inst/slv_reg0_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Write_register_m_inst_0/U0/Write_register_m_inst_v1_0_S00_AXI_inst/axi_rdata_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.209ns (48.090%)  route 0.226ns (51.910%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=706, routed)         0.582     0.923    design_1_i/Write_register_m_inst_0/U0/Write_register_m_inst_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X0Y50          FDRE                                         r  design_1_i/Write_register_m_inst_0/U0/Write_register_m_inst_v1_0_S00_AXI_inst/slv_reg0_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y50          FDRE (Prop_fdre_C_Q)         0.164     1.087 r  design_1_i/Write_register_m_inst_0/U0/Write_register_m_inst_v1_0_S00_AXI_inst/slv_reg0_reg[25]/Q
                         net (fo=1, routed)           0.226     1.312    design_1_i/Write_register_m_inst_0/U0/Write_register_m_inst_v1_0_S00_AXI_inst/slv_reg0[25]
    SLICE_X1Y49          LUT6 (Prop_lut6_I4_O)        0.045     1.357 r  design_1_i/Write_register_m_inst_0/U0/Write_register_m_inst_v1_0_S00_AXI_inst/axi_rdata[25]_i_1/O
                         net (fo=1, routed)           0.000     1.357    design_1_i/Write_register_m_inst_0/U0/Write_register_m_inst_v1_0_S00_AXI_inst/reg_data_out[25]
    SLICE_X1Y49          FDRE                                         r  design_1_i/Write_register_m_inst_0/U0/Write_register_m_inst_v1_0_S00_AXI_inst/axi_rdata_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=706, routed)         0.852     1.222    design_1_i/Write_register_m_inst_0/U0/Write_register_m_inst_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X1Y49          FDRE                                         r  design_1_i/Write_register_m_inst_0/U0/Write_register_m_inst_v1_0_S00_AXI_inst/axi_rdata_reg[25]/C
                         clock pessimism             -0.029     1.193    
    SLICE_X1Y49          FDRE (Hold_fdre_C_D)         0.091     1.284    design_1_i/Write_register_m_inst_0/U0/Write_register_m_inst_v1_0_S00_AXI_inst/axi_rdata_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.284    
                         arrival time                           1.357    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 design_1_i/Write_register_m_inst_0/U0/Write_register_m_inst_v1_0_S00_AXI_inst/slv_reg0_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Write_register_m_inst_0/U0/Write_register_m_inst_v1_0_S00_AXI_inst/axi_rdata_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.186ns (39.748%)  route 0.282ns (60.252%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=706, routed)         0.582     0.923    design_1_i/Write_register_m_inst_0/U0/Write_register_m_inst_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X1Y50          FDRE                                         r  design_1_i/Write_register_m_inst_0/U0/Write_register_m_inst_v1_0_S00_AXI_inst/slv_reg0_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y50          FDRE (Prop_fdre_C_Q)         0.141     1.064 r  design_1_i/Write_register_m_inst_0/U0/Write_register_m_inst_v1_0_S00_AXI_inst/slv_reg0_reg[27]/Q
                         net (fo=1, routed)           0.282     1.346    design_1_i/Write_register_m_inst_0/U0/Write_register_m_inst_v1_0_S00_AXI_inst/slv_reg0[27]
    SLICE_X4Y46          LUT6 (Prop_lut6_I4_O)        0.045     1.391 r  design_1_i/Write_register_m_inst_0/U0/Write_register_m_inst_v1_0_S00_AXI_inst/axi_rdata[27]_i_1/O
                         net (fo=1, routed)           0.000     1.391    design_1_i/Write_register_m_inst_0/U0/Write_register_m_inst_v1_0_S00_AXI_inst/reg_data_out[27]
    SLICE_X4Y46          FDRE                                         r  design_1_i/Write_register_m_inst_0/U0/Write_register_m_inst_v1_0_S00_AXI_inst/axi_rdata_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=706, routed)         0.853     1.223    design_1_i/Write_register_m_inst_0/U0/Write_register_m_inst_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X4Y46          FDRE                                         r  design_1_i/Write_register_m_inst_0/U0/Write_register_m_inst_v1_0_S00_AXI_inst/axi_rdata_reg[27]/C
                         clock pessimism             -0.029     1.194    
    SLICE_X4Y46          FDRE (Hold_fdre_C_D)         0.121     1.315    design_1_i/Write_register_m_inst_0/U0/Write_register_m_inst_v1_0_S00_AXI_inst/axi_rdata_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.315    
                         arrival time                           1.391    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[46]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.209ns (47.524%)  route 0.231ns (52.476%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=706, routed)         0.584     0.925    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X4Y50          FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y50          FDRE (Prop_fdre_C_Q)         0.164     1.089 f  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[46]/Q
                         net (fo=7, routed)           0.231     1.319    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/Q[40]
    SLICE_X5Y48          LUT6 (Prop_lut6_I3_O)        0.045     1.364 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/wrap_boundary_axaddr_r[2]_i_1/O
                         net (fo=1, routed)           0.000     1.364    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/m_payload_i_reg[6][2]
    SLICE_X5Y48          FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=706, routed)         0.854     1.224    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X5Y48          FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[2]/C
                         clock pessimism             -0.029     1.195    
    SLICE_X5Y48          FDRE (Hold_fdre_C_D)         0.091     1.286    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.286    
                         arrival time                           1.364    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[4]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.141ns (35.897%)  route 0.252ns (64.103%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=706, routed)         0.584     0.925    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aclk
    SLICE_X5Y50          FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y50          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[6]/Q
                         net (fo=1, routed)           0.252     1.317    design_1_i/processing_system7_0/inst/M_AXI_GP0_BID[4]
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=706, routed)         0.893     1.263    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[4])
                                                      0.000     1.234    design_1_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.317    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[11]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.128ns (35.951%)  route 0.228ns (64.049%))
  Logic Levels:           0  
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=706, routed)         0.581     0.922    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aclk
    SLICE_X1Y53          FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y53          FDRE (Prop_fdre_C_Q)         0.128     1.050 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[13]/Q
                         net (fo=1, routed)           0.228     1.278    design_1_i/processing_system7_0/inst/M_AXI_GP0_BID[11]
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=706, routed)         0.893     1.263    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[11])
                                                     -0.053     1.181    design_1_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.181    
                         arrival time                           1.278    
  -------------------------------------------------------------------
                         slack                                  0.097    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X2Y36    design_1_i/Write_register_m_inst_0/U0/Write_register_m_inst_v1_0_S00_AXI_inst/axi_araddr_reg[2]/C
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X4Y38    design_1_i/Write_register_m_inst_0/U0/Write_register_m_inst_v1_0_S00_AXI_inst/axi_araddr_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X5Y39    design_1_i/Write_register_m_inst_0/U0/Write_register_m_inst_v1_0_S00_AXI_inst/axi_arready_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X5Y47    design_1_i/Write_register_m_inst_0/U0/Write_register_m_inst_v1_0_S00_AXI_inst/axi_awaddr_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X5Y47    design_1_i/Write_register_m_inst_0/U0/Write_register_m_inst_v1_0_S00_AXI_inst/axi_awaddr_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X5Y47    design_1_i/Write_register_m_inst_0/U0/Write_register_m_inst_v1_0_S00_AXI_inst/axi_awready_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X5Y47    design_1_i/Write_register_m_inst_0/U0/Write_register_m_inst_v1_0_S00_AXI_inst/axi_bvalid_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X10Y47   design_1_i/Write_register_m_inst_0/U0/Write_register_m_inst_v1_0_S00_AXI_inst/axi_rdata_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X11Y47   design_1_i/Write_register_m_inst_0/U0/Write_register_m_inst_v1_0_S00_AXI_inst/axi_rdata_reg[10]/C
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X4Y43    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X4Y43    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X4Y43    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X4Y43    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X4Y43    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X4Y43    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X4Y45    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X4Y45    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X4Y45    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X4Y45    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X4Y41    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X4Y47    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X4Y41    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][2]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X4Y41    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X4Y41    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X4Y42    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X4Y42    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X0Y36    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X0Y39    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X0Y38    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][11]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :           48  Failing Endpoints,  Worst Slack      -25.430ns,  Total Violation     -182.639ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -25.430ns  (required time - arrival time)
  Source:                 design_1_i/Modulador_m_instant_0/U0/ref2_reg2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/Modulador_m_instant_0/U0/out_pwm_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_fpga_1 rise@4.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        29.167ns  (logic 8.458ns (28.998%)  route 20.709ns (71.002%))
  Logic Levels:           12  (CARRY4=4 DSP48E1=1 LUT2=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.272ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.673ns = ( 6.674 - 4.000 ) 
    Source Clock Delay      (SCD):    3.076ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.120ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          1.768     3.076    design_1_i/Modulador_m_instant_0/U0/Clk_inv
    DSP48_X0Y4           DSP48E1                                      r  design_1_i/Modulador_m_instant_0/U0/ref2_reg2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     7.282 r  design_1_i/Modulador_m_instant_0/U0/ref2_reg2/PCOUT[47]
                         net (fo=1, routed)           0.002     7.284    design_1_i/Modulador_m_instant_0/U0/ref2_reg2_n_106
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[14])
                                                      1.518     8.802 r  design_1_i/Modulador_m_instant_0/U0/ref2_reg2__0/P[14]
                         net (fo=95, routed)          4.695    13.497    design_1_i/Modulador_m_instant_0/U0/ref2_reg2__1[31]
    SLICE_X16Y26         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.379    13.876 f  design_1_i/Modulador_m_instant_0/U0/out_pwm_reg[2]_i_134/O[3]
                         net (fo=88, routed)          0.833    14.708    design_1_i/Modulador_m_instant_0/U0/out_pwm_reg[2]_i_134_n_4
    SLICE_X17Y24         LUT2 (Prop_lut2_I1_O)        0.307    15.015 r  design_1_i/Modulador_m_instant_0/U0/out_pwm[2]_i_355/O
                         net (fo=1, routed)           0.000    15.015    design_1_i/Modulador_m_instant_0/U0/out_pwm[2]_i_355_n_0
    SLICE_X17Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.416 r  design_1_i/Modulador_m_instant_0/U0/out_pwm_reg[2]_i_135/CO[3]
                         net (fo=1322, routed)       10.376    25.793    design_1_i/Modulador_m_instant_0/U0/out_pwm_reg[2]_i_135_n_0
    SLICE_X40Y46         LUT6 (Prop_lut6_I1_O)        0.124    25.917 r  design_1_i/Modulador_m_instant_0/U0/out_pwm[2]_i_766/O
                         net (fo=1, routed)           0.730    26.646    design_1_i/Modulador_m_instant_0/U0/out_pwm[2]_i_766_n_0
    SLICE_X41Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    27.172 r  design_1_i/Modulador_m_instant_0/U0/out_pwm_reg[2]_i_409/CO[3]
                         net (fo=1, routed)           0.000    27.172    design_1_i/Modulador_m_instant_0/U0/out_pwm_reg[2]_i_409_n_0
    SLICE_X41Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.286 f  design_1_i/Modulador_m_instant_0/U0/out_pwm_reg[2]_i_177/CO[3]
                         net (fo=2, routed)           1.765    29.052    design_1_i/Modulador_m_instant_0/U0/out_pwm_reg[2]_i_177_n_0
    SLICE_X33Y35         LUT6 (Prop_lut6_I5_O)        0.124    29.176 r  design_1_i/Modulador_m_instant_0/U0/out_pwm[2]_i_182/O
                         net (fo=1, routed)           1.382    30.558    design_1_i/Modulador_m_instant_0/U0/out_pwm[2]_i_182_n_0
    SLICE_X23Y24         LUT6 (Prop_lut6_I5_O)        0.124    30.682 f  design_1_i/Modulador_m_instant_0/U0/out_pwm[2]_i_62/O
                         net (fo=1, routed)           0.151    30.833    design_1_i/Modulador_m_instant_0/U0/out_pwm[2]_i_62_n_0
    SLICE_X23Y24         LUT6 (Prop_lut6_I1_O)        0.124    30.957 r  design_1_i/Modulador_m_instant_0/U0/out_pwm[2]_i_12/O
                         net (fo=1, routed)           0.000    30.957    design_1_i/Modulador_m_instant_0/U0/out_pwm[2]_i_12_n_0
    SLICE_X23Y24         MUXF7 (Prop_muxf7_I0_O)      0.212    31.169 r  design_1_i/Modulador_m_instant_0/U0/out_pwm_reg[2]_i_3/O
                         net (fo=1, routed)           0.775    31.944    design_1_i/Modulador_m_instant_0/U0/out_pwm_reg[2]_i_3_n_0
    SLICE_X24Y27         LUT6 (Prop_lut6_I2_O)        0.299    32.243 r  design_1_i/Modulador_m_instant_0/U0/out_pwm[2]_i_1/O
                         net (fo=1, routed)           0.000    32.243    design_1_i/Modulador_m_instant_0/U0/out_pwm[2]_i_1_n_0
    SLICE_X24Y27         FDRE                                         r  design_1_i/Modulador_m_instant_0/U0/out_pwm_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      4.000     4.000 r  
    PS7_X0Y0             PS7                          0.000     4.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     5.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          1.481     6.674    design_1_i/Modulador_m_instant_0/U0/Clk_inv
    SLICE_X24Y27         FDRE                                         r  design_1_i/Modulador_m_instant_0/U0/out_pwm_reg[2]/C
                         clock pessimism              0.130     6.803    
                         clock uncertainty           -0.070     6.734    
    SLICE_X24Y27         FDRE (Setup_fdre_C_D)        0.079     6.813    design_1_i/Modulador_m_instant_0/U0/out_pwm_reg[2]
  -------------------------------------------------------------------
                         required time                          6.813    
                         arrival time                         -32.243    
  -------------------------------------------------------------------
                         slack                                -25.430    

Slack (VIOLATED) :        -23.387ns  (required time - arrival time)
  Source:                 design_1_i/Modulador_m_instant_0/U0/ref2_reg2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/Modulador_m_instant_0/U0/out_pwm_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_fpga_1 rise@4.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        27.124ns  (logic 7.360ns (27.134%)  route 19.764ns (72.866%))
  Logic Levels:           13  (CARRY4=7 LUT2=1 LUT3=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.270ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.675ns = ( 6.675 - 4.000 ) 
    Source Clock Delay      (SCD):    3.076ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.120ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          1.768     3.076    design_1_i/Modulador_m_instant_0/U0/Clk_inv
    DSP48_X0Y4           DSP48E1                                      r  design_1_i/Modulador_m_instant_0/U0/ref2_reg2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_CLK_P[16])
                                                      4.009     7.085 r  design_1_i/Modulador_m_instant_0/U0/ref2_reg2/P[16]
                         net (fo=93, routed)          4.836    11.920    design_1_i/Modulador_m_instant_0/U0/ref2_reg2__1[16]
    SLICE_X26Y23         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    12.305 r  design_1_i/Modulador_m_instant_0/U0/out_pwm_reg[1]_i_343/CO[3]
                         net (fo=1, routed)           0.000    12.305    design_1_i/Modulador_m_instant_0/U0/out_pwm_reg[1]_i_343_n_0
    SLICE_X26Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.639 r  design_1_i/Modulador_m_instant_0/U0/out_pwm_reg[1]_i_342/O[1]
                         net (fo=84, routed)          2.488    15.127    design_1_i/Modulador_m_instant_0/U0/angulo2[18]
    SLICE_X31Y26         LUT2 (Prop_lut2_I0_O)        0.303    15.430 r  design_1_i/Modulador_m_instant_0/U0/out_pwm[1]_i_732/O
                         net (fo=1, routed)           0.000    15.430    design_1_i/Modulador_m_instant_0/U0/out_pwm[1]_i_732_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.980 r  design_1_i/Modulador_m_instant_0/U0/out_pwm_reg[1]_i_351/CO[3]
                         net (fo=1, routed)           0.000    15.980    design_1_i/Modulador_m_instant_0/U0/out_pwm_reg[1]_i_351_n_0
    SLICE_X31Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.094 r  design_1_i/Modulador_m_instant_0/U0/out_pwm_reg[1]_i_135/CO[3]
                         net (fo=1321, routed)        2.658    18.752    design_1_i/Modulador_m_instant_0/U0/out_pwm_reg[1]_i_135_n_0
    SLICE_X32Y22         LUT3 (Prop_lut3_I2_O)        0.124    18.876 r  design_1_i/Modulador_m_instant_0/U0/out_pwm[1]_i_1024/O
                         net (fo=72, routed)          6.611    25.487    design_1_i/Modulador_m_instant_0/U0/out_pwm[1]_i_1024_n_0
    SLICE_X12Y15         LUT6 (Prop_lut6_I5_O)        0.124    25.611 r  design_1_i/Modulador_m_instant_0/U0/out_pwm[1]_i_843/O
                         net (fo=1, routed)           0.658    26.269    design_1_i/Modulador_m_instant_0/U0/out_pwm[1]_i_843_n_0
    SLICE_X11Y17         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    26.795 r  design_1_i/Modulador_m_instant_0/U0/out_pwm_reg[1]_i_460/CO[3]
                         net (fo=1, routed)           0.000    26.795    design_1_i/Modulador_m_instant_0/U0/out_pwm_reg[1]_i_460_n_0
    SLICE_X11Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.909 r  design_1_i/Modulador_m_instant_0/U0/out_pwm_reg[1]_i_185/CO[3]
                         net (fo=1, routed)           0.000    26.909    design_1_i/Modulador_m_instant_0/U0/out_pwm_reg[1]_i_185_n_0
    SLICE_X11Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.023 f  design_1_i/Modulador_m_instant_0/U0/out_pwm_reg[1]_i_63/CO[3]
                         net (fo=1, routed)           2.235    29.259    design_1_i/Modulador_m_instant_0/U0/out_pwm_reg[1]_i_63_n_0
    SLICE_X32Y24         LUT6 (Prop_lut6_I4_O)        0.124    29.383 r  design_1_i/Modulador_m_instant_0/U0/out_pwm[1]_i_12/O
                         net (fo=1, routed)           0.000    29.383    design_1_i/Modulador_m_instant_0/U0/out_pwm[1]_i_12_n_0
    SLICE_X32Y24         MUXF7 (Prop_muxf7_I0_O)      0.241    29.624 r  design_1_i/Modulador_m_instant_0/U0/out_pwm_reg[1]_i_3/O
                         net (fo=1, routed)           0.278    29.902    design_1_i/Modulador_m_instant_0/U0/out_pwm_reg[1]_i_3_n_0
    SLICE_X32Y24         LUT6 (Prop_lut6_I2_O)        0.298    30.200 r  design_1_i/Modulador_m_instant_0/U0/out_pwm[1]_i_1/O
                         net (fo=1, routed)           0.000    30.200    design_1_i/Modulador_m_instant_0/U0/out_pwm[1]_i_1_n_0
    SLICE_X32Y24         FDRE                                         r  design_1_i/Modulador_m_instant_0/U0/out_pwm_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      4.000     4.000 r  
    PS7_X0Y0             PS7                          0.000     4.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     5.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          1.483     6.675    design_1_i/Modulador_m_instant_0/U0/Clk_inv
    SLICE_X32Y24         FDRE                                         r  design_1_i/Modulador_m_instant_0/U0/out_pwm_reg[1]/C
                         clock pessimism              0.130     6.805    
                         clock uncertainty           -0.070     6.736    
    SLICE_X32Y24         FDRE (Setup_fdre_C_D)        0.077     6.813    design_1_i/Modulador_m_instant_0/U0/out_pwm_reg[1]
  -------------------------------------------------------------------
                         required time                          6.813    
                         arrival time                         -30.200    
  -------------------------------------------------------------------
                         slack                                -23.387    

Slack (VIOLATED) :        -22.752ns  (required time - arrival time)
  Source:                 design_1_i/Modulador_m_instant_0/U0/ref2_reg2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/Modulador_m_instant_0/U0/out_pwm_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_fpga_1 rise@4.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        26.444ns  (logic 8.147ns (30.808%)  route 18.297ns (69.192%))
  Logic Levels:           12  (CARRY4=3 DSP48E1=1 LUT2=1 LUT3=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.676ns = ( 6.676 - 4.000 ) 
    Source Clock Delay      (SCD):    3.076ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.120ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          1.768     3.076    design_1_i/Modulador_m_instant_0/U0/Clk_inv
    DSP48_X0Y4           DSP48E1                                      r  design_1_i/Modulador_m_instant_0/U0/ref2_reg2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     7.282 r  design_1_i/Modulador_m_instant_0/U0/ref2_reg2/PCOUT[47]
                         net (fo=1, routed)           0.002     7.284    design_1_i/Modulador_m_instant_0/U0/ref2_reg2_n_106
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[9])
                                                      1.518     8.802 r  design_1_i/Modulador_m_instant_0/U0/ref2_reg2__0/P[9]
                         net (fo=91, routed)          3.668    12.470    design_1_i/Modulador_m_instant_0/U0/ref2_reg2__1[26]
    SLICE_X16Y14         LUT2 (Prop_lut2_I0_O)        0.124    12.594 r  design_1_i/Modulador_m_instant_0/U0/out_pwm[0]_i_351/O
                         net (fo=1, routed)           0.000    12.594    design_1_i/Modulador_m_instant_0/U0/out_pwm[0]_i_351_n_0
    SLICE_X16Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.127 r  design_1_i/Modulador_m_instant_0/U0/out_pwm_reg[0]_i_134/CO[3]
                         net (fo=1089, routed)        1.918    15.045    design_1_i/Modulador_m_instant_0/U0/angulo1
    SLICE_X19Y17         LUT3 (Prop_lut3_I2_O)        0.124    15.169 r  design_1_i/Modulador_m_instant_0/U0/out_pwm[0]_i_622/O
                         net (fo=72, routed)          8.738    23.906    design_1_i/Modulador_m_instant_0/U0/out_pwm[0]_i_622_n_0
    SLICE_X25Y36         LUT6 (Prop_lut6_I5_O)        0.124    24.030 r  design_1_i/Modulador_m_instant_0/U0/out_pwm[0]_i_887/O
                         net (fo=1, routed)           0.570    24.601    design_1_i/Modulador_m_instant_0/U0/out_pwm[0]_i_887_n_0
    SLICE_X27Y36         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    25.127 r  design_1_i/Modulador_m_instant_0/U0/out_pwm_reg[0]_i_456/CO[3]
                         net (fo=1, routed)           0.000    25.127    design_1_i/Modulador_m_instant_0/U0/out_pwm_reg[0]_i_456_n_0
    SLICE_X27Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.241 f  design_1_i/Modulador_m_instant_0/U0/out_pwm_reg[0]_i_191/CO[3]
                         net (fo=2, routed)           1.301    26.542    design_1_i/Modulador_m_instant_0/U0/out_pwm_reg[0]_i_191_n_0
    SLICE_X25Y24         LUT6 (Prop_lut6_I5_O)        0.124    26.666 r  design_1_i/Modulador_m_instant_0/U0/out_pwm[0]_i_196/O
                         net (fo=1, routed)           1.134    27.800    design_1_i/Modulador_m_instant_0/U0/out_pwm[0]_i_196_n_0
    SLICE_X24Y20         LUT6 (Prop_lut6_I5_O)        0.124    27.924 f  design_1_i/Modulador_m_instant_0/U0/out_pwm[0]_i_64/O
                         net (fo=1, routed)           0.670    28.594    design_1_i/Modulador_m_instant_0/U0/out_pwm[0]_i_64_n_0
    SLICE_X24Y20         LUT6 (Prop_lut6_I5_O)        0.124    28.718 r  design_1_i/Modulador_m_instant_0/U0/out_pwm[0]_i_12/O
                         net (fo=1, routed)           0.000    28.718    design_1_i/Modulador_m_instant_0/U0/out_pwm[0]_i_12_n_0
    SLICE_X24Y20         MUXF7 (Prop_muxf7_I0_O)      0.209    28.927 r  design_1_i/Modulador_m_instant_0/U0/out_pwm_reg[0]_i_3/O
                         net (fo=1, routed)           0.296    29.223    design_1_i/Modulador_m_instant_0/U0/out_pwm_reg[0]_i_3_n_0
    SLICE_X25Y19         LUT6 (Prop_lut6_I2_O)        0.297    29.520 r  design_1_i/Modulador_m_instant_0/U0/out_pwm[0]_i_1/O
                         net (fo=1, routed)           0.000    29.520    design_1_i/Modulador_m_instant_0/U0/out_pwm[0]_i_1_n_0
    SLICE_X25Y19         FDRE                                         r  design_1_i/Modulador_m_instant_0/U0/out_pwm_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      4.000     4.000 r  
    PS7_X0Y0             PS7                          0.000     4.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     5.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          1.484     6.676    design_1_i/Modulador_m_instant_0/U0/Clk_inv
    SLICE_X25Y19         FDRE                                         r  design_1_i/Modulador_m_instant_0/U0/out_pwm_reg[0]/C
                         clock pessimism              0.130     6.806    
                         clock uncertainty           -0.070     6.737    
    SLICE_X25Y19         FDRE (Setup_fdre_C_D)        0.031     6.768    design_1_i/Modulador_m_instant_0/U0/out_pwm_reg[0]
  -------------------------------------------------------------------
                         required time                          6.768    
                         arrival time                         -29.520    
  -------------------------------------------------------------------
                         slack                                -22.752    

Slack (VIOLATED) :        -8.862ns  (required time - arrival time)
  Source:                 design_1_i/Modulador_m_instant_0/U0/ref2_reg2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/Modulador_m_instant_0/U0/ref2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_fpga_1 rise@4.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        12.569ns  (logic 6.505ns (51.756%)  route 6.064ns (48.244%))
  Logic Levels:           4  (CARRY4=1 DSP48E1=1 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 6.693 - 4.000 ) 
    Source Clock Delay      (SCD):    3.076ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.120ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          1.768     3.076    design_1_i/Modulador_m_instant_0/U0/Clk_inv
    DSP48_X0Y4           DSP48E1                                      r  design_1_i/Modulador_m_instant_0/U0/ref2_reg2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     7.282 r  design_1_i/Modulador_m_instant_0/U0/ref2_reg2/PCOUT[47]
                         net (fo=1, routed)           0.002     7.284    design_1_i/Modulador_m_instant_0/U0/ref2_reg2_n_106
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[9])
                                                      1.518     8.802 r  design_1_i/Modulador_m_instant_0/U0/ref2_reg2__0/P[9]
                         net (fo=91, routed)          4.078    12.880    design_1_i/Modulador_m_instant_0/U0/ref2_reg2__1[26]
    SLICE_X28Y21         LUT2 (Prop_lut2_I0_O)        0.124    13.004 r  design_1_i/Modulador_m_instant_0/U0/ref2_i_8/O
                         net (fo=1, routed)           0.000    13.004    design_1_i/Modulador_m_instant_0/U0/ref2_i_8_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.537 f  design_1_i/Modulador_m_instant_0/U0/ref2_reg_i_2/CO[3]
                         net (fo=1, routed)           1.983    15.520    design_1_i/Modulador_m_instant_0/U0/ref2_reg1
    SLICE_X26Y47         LUT3 (Prop_lut3_I1_O)        0.124    15.644 r  design_1_i/Modulador_m_instant_0/U0/ref2_i_1/O
                         net (fo=1, routed)           0.000    15.644    design_1_i/Modulador_m_instant_0/U0/ref2_i_1_n_0
    SLICE_X26Y47         FDRE                                         r  design_1_i/Modulador_m_instant_0/U0/ref2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      4.000     4.000 r  
    PS7_X0Y0             PS7                          0.000     4.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     5.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          1.500     6.693    design_1_i/Modulador_m_instant_0/U0/Clk_inv
    SLICE_X26Y47         FDRE                                         r  design_1_i/Modulador_m_instant_0/U0/ref2_reg/C
                         clock pessimism              0.130     6.822    
                         clock uncertainty           -0.070     6.753    
    SLICE_X26Y47         FDRE (Setup_fdre_C_D)        0.029     6.782    design_1_i/Modulador_m_instant_0/U0/ref2_reg
  -------------------------------------------------------------------
                         required time                          6.782    
                         arrival time                         -15.644    
  -------------------------------------------------------------------
                         slack                                 -8.862    

Slack (VIOLATED) :        -3.121ns  (required time - arrival time)
  Source:                 design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/Modulador_m_instant_0/U0/ref2_reg2__0/RSTA
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_fpga_1 rise@4.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        6.475ns  (logic 1.829ns (28.248%)  route 4.646ns (71.752%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.784ns = ( 6.784 - 4.000 ) 
    Source Clock Delay      (SCD):    2.969ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.120ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          1.661     2.969    design_1_i/Modulador_m_instant_0/U0/Clk_inv
    SLICE_X6Y82          FDRE                                         r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y82          FDRE (Prop_fdre_C_Q)         0.518     3.487 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[2]/Q
                         net (fo=1, routed)           3.387     6.874    design_1_i/Modulador_m_instant_0/U0/cuentas_max[2]
    SLICE_X9Y12          LUT6 (Prop_lut6_I2_O)        0.124     6.998 r  design_1_i/Modulador_m_instant_0/U0/ref2_reg2_i_36/O
                         net (fo=1, routed)           0.000     6.998    design_1_i/Modulador_m_instant_0/U0/ref2_reg2_i_36_n_0
    SLICE_X9Y12          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.530 r  design_1_i/Modulador_m_instant_0/U0/ref2_reg2_i_28/CO[3]
                         net (fo=1, routed)           0.000     7.530    design_1_i/Modulador_m_instant_0/U0/ref2_reg2_i_28_n_0
    SLICE_X9Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.644 r  design_1_i/Modulador_m_instant_0/U0/ref2_reg2_i_24/CO[3]
                         net (fo=1, routed)           0.000     7.644    design_1_i/Modulador_m_instant_0/U0/ref2_reg2_i_24_n_0
    SLICE_X9Y14          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.872 r  design_1_i/Modulador_m_instant_0/U0/ref2_reg2_i_7/CO[2]
                         net (fo=1, routed)           0.302     8.174    design_1_i/Modulador_m_instant_0/U0/ref2_reg2_i_7_n_1
    SLICE_X7Y14          LUT2 (Prop_lut2_I1_O)        0.313     8.487 r  design_1_i/Modulador_m_instant_0/U0/ref2_reg2_i_1/O
                         net (fo=34, routed)          0.957     9.444    design_1_i/Modulador_m_instant_0/U0/counter0
    DSP48_X0Y5           DSP48E1                                      r  design_1_i/Modulador_m_instant_0/U0/ref2_reg2__0/RSTA
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      4.000     4.000 r  
    PS7_X0Y0             PS7                          0.000     4.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     5.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          1.592     6.784    design_1_i/Modulador_m_instant_0/U0/Clk_inv
    DSP48_X0Y5           DSP48E1                                      r  design_1_i/Modulador_m_instant_0/U0/ref2_reg2__0/CLK
                         clock pessimism              0.116     6.900    
                         clock uncertainty           -0.070     6.830    
    DSP48_X0Y5           DSP48E1 (Setup_dsp48e1_CLK_RSTA)
                                                     -0.507     6.323    design_1_i/Modulador_m_instant_0/U0/ref2_reg2__0
  -------------------------------------------------------------------
                         required time                          6.323    
                         arrival time                          -9.444    
  -------------------------------------------------------------------
                         slack                                 -3.121    

Slack (VIOLATED) :        -2.985ns  (required time - arrival time)
  Source:                 design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/Modulador_m_instant_0/U0/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_fpga_1 rise@4.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        6.332ns  (logic 1.829ns (28.886%)  route 4.503ns (71.114%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns = ( 6.698 - 4.000 ) 
    Source Clock Delay      (SCD):    2.969ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.120ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          1.661     2.969    design_1_i/Modulador_m_instant_0/U0/Clk_inv
    SLICE_X6Y82          FDRE                                         r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y82          FDRE (Prop_fdre_C_Q)         0.518     3.487 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[2]/Q
                         net (fo=1, routed)           3.387     6.874    design_1_i/Modulador_m_instant_0/U0/cuentas_max[2]
    SLICE_X9Y12          LUT6 (Prop_lut6_I2_O)        0.124     6.998 r  design_1_i/Modulador_m_instant_0/U0/ref2_reg2_i_36/O
                         net (fo=1, routed)           0.000     6.998    design_1_i/Modulador_m_instant_0/U0/ref2_reg2_i_36_n_0
    SLICE_X9Y12          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.530 r  design_1_i/Modulador_m_instant_0/U0/ref2_reg2_i_28/CO[3]
                         net (fo=1, routed)           0.000     7.530    design_1_i/Modulador_m_instant_0/U0/ref2_reg2_i_28_n_0
    SLICE_X9Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.644 r  design_1_i/Modulador_m_instant_0/U0/ref2_reg2_i_24/CO[3]
                         net (fo=1, routed)           0.000     7.644    design_1_i/Modulador_m_instant_0/U0/ref2_reg2_i_24_n_0
    SLICE_X9Y14          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.872 r  design_1_i/Modulador_m_instant_0/U0/ref2_reg2_i_7/CO[2]
                         net (fo=1, routed)           0.302     8.174    design_1_i/Modulador_m_instant_0/U0/ref2_reg2_i_7_n_1
    SLICE_X7Y14          LUT2 (Prop_lut2_I1_O)        0.313     8.487 r  design_1_i/Modulador_m_instant_0/U0/ref2_reg2_i_1/O
                         net (fo=34, routed)          0.813     9.301    design_1_i/Modulador_m_instant_0/U0/counter0
    SLICE_X13Y7          FDRE                                         r  design_1_i/Modulador_m_instant_0/U0/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      4.000     4.000 r  
    PS7_X0Y0             PS7                          0.000     4.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     5.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          1.506     6.698    design_1_i/Modulador_m_instant_0/U0/Clk_inv
    SLICE_X13Y7          FDRE                                         r  design_1_i/Modulador_m_instant_0/U0/counter_reg[0]/C
                         clock pessimism              0.116     6.814    
                         clock uncertainty           -0.070     6.745    
    SLICE_X13Y7          FDRE (Setup_fdre_C_R)       -0.429     6.316    design_1_i/Modulador_m_instant_0/U0/counter_reg[0]
  -------------------------------------------------------------------
                         required time                          6.316    
                         arrival time                          -9.301    
  -------------------------------------------------------------------
                         slack                                 -2.985    

Slack (VIOLATED) :        -2.985ns  (required time - arrival time)
  Source:                 design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/Modulador_m_instant_0/U0/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_fpga_1 rise@4.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        6.332ns  (logic 1.829ns (28.886%)  route 4.503ns (71.114%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns = ( 6.698 - 4.000 ) 
    Source Clock Delay      (SCD):    2.969ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.120ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          1.661     2.969    design_1_i/Modulador_m_instant_0/U0/Clk_inv
    SLICE_X6Y82          FDRE                                         r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y82          FDRE (Prop_fdre_C_Q)         0.518     3.487 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[2]/Q
                         net (fo=1, routed)           3.387     6.874    design_1_i/Modulador_m_instant_0/U0/cuentas_max[2]
    SLICE_X9Y12          LUT6 (Prop_lut6_I2_O)        0.124     6.998 r  design_1_i/Modulador_m_instant_0/U0/ref2_reg2_i_36/O
                         net (fo=1, routed)           0.000     6.998    design_1_i/Modulador_m_instant_0/U0/ref2_reg2_i_36_n_0
    SLICE_X9Y12          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.530 r  design_1_i/Modulador_m_instant_0/U0/ref2_reg2_i_28/CO[3]
                         net (fo=1, routed)           0.000     7.530    design_1_i/Modulador_m_instant_0/U0/ref2_reg2_i_28_n_0
    SLICE_X9Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.644 r  design_1_i/Modulador_m_instant_0/U0/ref2_reg2_i_24/CO[3]
                         net (fo=1, routed)           0.000     7.644    design_1_i/Modulador_m_instant_0/U0/ref2_reg2_i_24_n_0
    SLICE_X9Y14          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.872 r  design_1_i/Modulador_m_instant_0/U0/ref2_reg2_i_7/CO[2]
                         net (fo=1, routed)           0.302     8.174    design_1_i/Modulador_m_instant_0/U0/ref2_reg2_i_7_n_1
    SLICE_X7Y14          LUT2 (Prop_lut2_I1_O)        0.313     8.487 r  design_1_i/Modulador_m_instant_0/U0/ref2_reg2_i_1/O
                         net (fo=34, routed)          0.813     9.301    design_1_i/Modulador_m_instant_0/U0/counter0
    SLICE_X13Y7          FDRE                                         r  design_1_i/Modulador_m_instant_0/U0/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      4.000     4.000 r  
    PS7_X0Y0             PS7                          0.000     4.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     5.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          1.506     6.698    design_1_i/Modulador_m_instant_0/U0/Clk_inv
    SLICE_X13Y7          FDRE                                         r  design_1_i/Modulador_m_instant_0/U0/counter_reg[1]/C
                         clock pessimism              0.116     6.814    
                         clock uncertainty           -0.070     6.745    
    SLICE_X13Y7          FDRE (Setup_fdre_C_R)       -0.429     6.316    design_1_i/Modulador_m_instant_0/U0/counter_reg[1]
  -------------------------------------------------------------------
                         required time                          6.316    
                         arrival time                          -9.301    
  -------------------------------------------------------------------
                         slack                                 -2.985    

Slack (VIOLATED) :        -2.985ns  (required time - arrival time)
  Source:                 design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/Modulador_m_instant_0/U0/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_fpga_1 rise@4.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        6.332ns  (logic 1.829ns (28.886%)  route 4.503ns (71.114%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns = ( 6.698 - 4.000 ) 
    Source Clock Delay      (SCD):    2.969ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.120ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          1.661     2.969    design_1_i/Modulador_m_instant_0/U0/Clk_inv
    SLICE_X6Y82          FDRE                                         r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y82          FDRE (Prop_fdre_C_Q)         0.518     3.487 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[2]/Q
                         net (fo=1, routed)           3.387     6.874    design_1_i/Modulador_m_instant_0/U0/cuentas_max[2]
    SLICE_X9Y12          LUT6 (Prop_lut6_I2_O)        0.124     6.998 r  design_1_i/Modulador_m_instant_0/U0/ref2_reg2_i_36/O
                         net (fo=1, routed)           0.000     6.998    design_1_i/Modulador_m_instant_0/U0/ref2_reg2_i_36_n_0
    SLICE_X9Y12          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.530 r  design_1_i/Modulador_m_instant_0/U0/ref2_reg2_i_28/CO[3]
                         net (fo=1, routed)           0.000     7.530    design_1_i/Modulador_m_instant_0/U0/ref2_reg2_i_28_n_0
    SLICE_X9Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.644 r  design_1_i/Modulador_m_instant_0/U0/ref2_reg2_i_24/CO[3]
                         net (fo=1, routed)           0.000     7.644    design_1_i/Modulador_m_instant_0/U0/ref2_reg2_i_24_n_0
    SLICE_X9Y14          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.872 r  design_1_i/Modulador_m_instant_0/U0/ref2_reg2_i_7/CO[2]
                         net (fo=1, routed)           0.302     8.174    design_1_i/Modulador_m_instant_0/U0/ref2_reg2_i_7_n_1
    SLICE_X7Y14          LUT2 (Prop_lut2_I1_O)        0.313     8.487 r  design_1_i/Modulador_m_instant_0/U0/ref2_reg2_i_1/O
                         net (fo=34, routed)          0.813     9.301    design_1_i/Modulador_m_instant_0/U0/counter0
    SLICE_X13Y7          FDRE                                         r  design_1_i/Modulador_m_instant_0/U0/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      4.000     4.000 r  
    PS7_X0Y0             PS7                          0.000     4.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     5.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          1.506     6.698    design_1_i/Modulador_m_instant_0/U0/Clk_inv
    SLICE_X13Y7          FDRE                                         r  design_1_i/Modulador_m_instant_0/U0/counter_reg[2]/C
                         clock pessimism              0.116     6.814    
                         clock uncertainty           -0.070     6.745    
    SLICE_X13Y7          FDRE (Setup_fdre_C_R)       -0.429     6.316    design_1_i/Modulador_m_instant_0/U0/counter_reg[2]
  -------------------------------------------------------------------
                         required time                          6.316    
                         arrival time                          -9.301    
  -------------------------------------------------------------------
                         slack                                 -2.985    

Slack (VIOLATED) :        -2.985ns  (required time - arrival time)
  Source:                 design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/Modulador_m_instant_0/U0/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_fpga_1 rise@4.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        6.332ns  (logic 1.829ns (28.886%)  route 4.503ns (71.114%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns = ( 6.698 - 4.000 ) 
    Source Clock Delay      (SCD):    2.969ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.120ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          1.661     2.969    design_1_i/Modulador_m_instant_0/U0/Clk_inv
    SLICE_X6Y82          FDRE                                         r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y82          FDRE (Prop_fdre_C_Q)         0.518     3.487 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[2]/Q
                         net (fo=1, routed)           3.387     6.874    design_1_i/Modulador_m_instant_0/U0/cuentas_max[2]
    SLICE_X9Y12          LUT6 (Prop_lut6_I2_O)        0.124     6.998 r  design_1_i/Modulador_m_instant_0/U0/ref2_reg2_i_36/O
                         net (fo=1, routed)           0.000     6.998    design_1_i/Modulador_m_instant_0/U0/ref2_reg2_i_36_n_0
    SLICE_X9Y12          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.530 r  design_1_i/Modulador_m_instant_0/U0/ref2_reg2_i_28/CO[3]
                         net (fo=1, routed)           0.000     7.530    design_1_i/Modulador_m_instant_0/U0/ref2_reg2_i_28_n_0
    SLICE_X9Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.644 r  design_1_i/Modulador_m_instant_0/U0/ref2_reg2_i_24/CO[3]
                         net (fo=1, routed)           0.000     7.644    design_1_i/Modulador_m_instant_0/U0/ref2_reg2_i_24_n_0
    SLICE_X9Y14          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.872 r  design_1_i/Modulador_m_instant_0/U0/ref2_reg2_i_7/CO[2]
                         net (fo=1, routed)           0.302     8.174    design_1_i/Modulador_m_instant_0/U0/ref2_reg2_i_7_n_1
    SLICE_X7Y14          LUT2 (Prop_lut2_I1_O)        0.313     8.487 r  design_1_i/Modulador_m_instant_0/U0/ref2_reg2_i_1/O
                         net (fo=34, routed)          0.813     9.301    design_1_i/Modulador_m_instant_0/U0/counter0
    SLICE_X13Y7          FDRE                                         r  design_1_i/Modulador_m_instant_0/U0/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      4.000     4.000 r  
    PS7_X0Y0             PS7                          0.000     4.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     5.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          1.506     6.698    design_1_i/Modulador_m_instant_0/U0/Clk_inv
    SLICE_X13Y7          FDRE                                         r  design_1_i/Modulador_m_instant_0/U0/counter_reg[3]/C
                         clock pessimism              0.116     6.814    
                         clock uncertainty           -0.070     6.745    
    SLICE_X13Y7          FDRE (Setup_fdre_C_R)       -0.429     6.316    design_1_i/Modulador_m_instant_0/U0/counter_reg[3]
  -------------------------------------------------------------------
                         required time                          6.316    
                         arrival time                          -9.301    
  -------------------------------------------------------------------
                         slack                                 -2.985    

Slack (VIOLATED) :        -2.968ns  (required time - arrival time)
  Source:                 design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/Modulador_m_instant_0/U0/counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_fpga_1 rise@4.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        6.314ns  (logic 1.829ns (28.967%)  route 4.485ns (71.033%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.697ns = ( 6.698 - 4.000 ) 
    Source Clock Delay      (SCD):    2.969ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.120ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          1.661     2.969    design_1_i/Modulador_m_instant_0/U0/Clk_inv
    SLICE_X6Y82          FDRE                                         r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y82          FDRE (Prop_fdre_C_Q)         0.518     3.487 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[2]/Q
                         net (fo=1, routed)           3.387     6.874    design_1_i/Modulador_m_instant_0/U0/cuentas_max[2]
    SLICE_X9Y12          LUT6 (Prop_lut6_I2_O)        0.124     6.998 r  design_1_i/Modulador_m_instant_0/U0/ref2_reg2_i_36/O
                         net (fo=1, routed)           0.000     6.998    design_1_i/Modulador_m_instant_0/U0/ref2_reg2_i_36_n_0
    SLICE_X9Y12          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.530 r  design_1_i/Modulador_m_instant_0/U0/ref2_reg2_i_28/CO[3]
                         net (fo=1, routed)           0.000     7.530    design_1_i/Modulador_m_instant_0/U0/ref2_reg2_i_28_n_0
    SLICE_X9Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.644 r  design_1_i/Modulador_m_instant_0/U0/ref2_reg2_i_24/CO[3]
                         net (fo=1, routed)           0.000     7.644    design_1_i/Modulador_m_instant_0/U0/ref2_reg2_i_24_n_0
    SLICE_X9Y14          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.872 r  design_1_i/Modulador_m_instant_0/U0/ref2_reg2_i_7/CO[2]
                         net (fo=1, routed)           0.302     8.174    design_1_i/Modulador_m_instant_0/U0/ref2_reg2_i_7_n_1
    SLICE_X7Y14          LUT2 (Prop_lut2_I1_O)        0.313     8.487 r  design_1_i/Modulador_m_instant_0/U0/ref2_reg2_i_1/O
                         net (fo=34, routed)          0.796     9.283    design_1_i/Modulador_m_instant_0/U0/counter0
    SLICE_X13Y9          FDRE                                         r  design_1_i/Modulador_m_instant_0/U0/counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      4.000     4.000 r  
    PS7_X0Y0             PS7                          0.000     4.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     5.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          1.505     6.698    design_1_i/Modulador_m_instant_0/U0/Clk_inv
    SLICE_X13Y9          FDRE                                         r  design_1_i/Modulador_m_instant_0/U0/counter_reg[10]/C
                         clock pessimism              0.116     6.813    
                         clock uncertainty           -0.070     6.744    
    SLICE_X13Y9          FDRE (Setup_fdre_C_R)       -0.429     6.315    design_1_i/Modulador_m_instant_0/U0/counter_reg[10]
  -------------------------------------------------------------------
                         required time                          6.315    
                         arrival time                          -9.283    
  -------------------------------------------------------------------
                         slack                                 -2.968    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 design_1_i/Modulador_m_instant_0/U0/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/Modulador_m_instant_0/U0/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          0.565     0.906    design_1_i/Modulador_m_instant_0/U0/Clk_inv
    SLICE_X13Y9          FDRE                                         r  design_1_i/Modulador_m_instant_0/U0/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y9          FDRE (Prop_fdre_C_Q)         0.141     1.047 r  design_1_i/Modulador_m_instant_0/U0/counter_reg[11]/Q
                         net (fo=2, routed)           0.119     1.166    design_1_i/Modulador_m_instant_0/U0/counter_reg[11]
    SLICE_X13Y9          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.274 r  design_1_i/Modulador_m_instant_0/U0/counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.274    design_1_i/Modulador_m_instant_0/U0/counter_reg[8]_i_1_n_4
    SLICE_X13Y9          FDRE                                         r  design_1_i/Modulador_m_instant_0/U0/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          0.833     1.203    design_1_i/Modulador_m_instant_0/U0/Clk_inv
    SLICE_X13Y9          FDRE                                         r  design_1_i/Modulador_m_instant_0/U0/counter_reg[11]/C
                         clock pessimism             -0.297     0.906    
    SLICE_X13Y9          FDRE (Hold_fdre_C_D)         0.105     1.011    design_1_i/Modulador_m_instant_0/U0/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.011    
                         arrival time                           1.274    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 design_1_i/Modulador_m_instant_0/U0/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/Modulador_m_instant_0/U0/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          0.564     0.905    design_1_i/Modulador_m_instant_0/U0/Clk_inv
    SLICE_X13Y10         FDRE                                         r  design_1_i/Modulador_m_instant_0/U0/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y10         FDRE (Prop_fdre_C_Q)         0.141     1.046 r  design_1_i/Modulador_m_instant_0/U0/counter_reg[15]/Q
                         net (fo=2, routed)           0.119     1.165    design_1_i/Modulador_m_instant_0/U0/counter_reg[15]
    SLICE_X13Y10         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.273 r  design_1_i/Modulador_m_instant_0/U0/counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.273    design_1_i/Modulador_m_instant_0/U0/counter_reg[12]_i_1_n_4
    SLICE_X13Y10         FDRE                                         r  design_1_i/Modulador_m_instant_0/U0/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          0.832     1.202    design_1_i/Modulador_m_instant_0/U0/Clk_inv
    SLICE_X13Y10         FDRE                                         r  design_1_i/Modulador_m_instant_0/U0/counter_reg[15]/C
                         clock pessimism             -0.297     0.905    
    SLICE_X13Y10         FDRE (Hold_fdre_C_D)         0.105     1.010    design_1_i/Modulador_m_instant_0/U0/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.010    
                         arrival time                           1.273    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 design_1_i/Modulador_m_instant_0/U0/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/Modulador_m_instant_0/U0/counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          0.564     0.905    design_1_i/Modulador_m_instant_0/U0/Clk_inv
    SLICE_X13Y11         FDRE                                         r  design_1_i/Modulador_m_instant_0/U0/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y11         FDRE (Prop_fdre_C_Q)         0.141     1.046 r  design_1_i/Modulador_m_instant_0/U0/counter_reg[19]/Q
                         net (fo=2, routed)           0.119     1.165    design_1_i/Modulador_m_instant_0/U0/counter_reg[19]
    SLICE_X13Y11         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.273 r  design_1_i/Modulador_m_instant_0/U0/counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.273    design_1_i/Modulador_m_instant_0/U0/counter_reg[16]_i_1_n_4
    SLICE_X13Y11         FDRE                                         r  design_1_i/Modulador_m_instant_0/U0/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          0.832     1.202    design_1_i/Modulador_m_instant_0/U0/Clk_inv
    SLICE_X13Y11         FDRE                                         r  design_1_i/Modulador_m_instant_0/U0/counter_reg[19]/C
                         clock pessimism             -0.297     0.905    
    SLICE_X13Y11         FDRE (Hold_fdre_C_D)         0.105     1.010    design_1_i/Modulador_m_instant_0/U0/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.010    
                         arrival time                           1.273    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 design_1_i/Modulador_m_instant_0/U0/counter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/Modulador_m_instant_0/U0/counter_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.296ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          0.562     0.903    design_1_i/Modulador_m_instant_0/U0/Clk_inv
    SLICE_X13Y13         FDRE                                         r  design_1_i/Modulador_m_instant_0/U0/counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y13         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  design_1_i/Modulador_m_instant_0/U0/counter_reg[27]/Q
                         net (fo=2, routed)           0.119     1.163    design_1_i/Modulador_m_instant_0/U0/counter_reg[27]
    SLICE_X13Y13         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.271 r  design_1_i/Modulador_m_instant_0/U0/counter_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.271    design_1_i/Modulador_m_instant_0/U0/counter_reg[24]_i_1_n_4
    SLICE_X13Y13         FDRE                                         r  design_1_i/Modulador_m_instant_0/U0/counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          0.829     1.199    design_1_i/Modulador_m_instant_0/U0/Clk_inv
    SLICE_X13Y13         FDRE                                         r  design_1_i/Modulador_m_instant_0/U0/counter_reg[27]/C
                         clock pessimism             -0.296     0.903    
    SLICE_X13Y13         FDRE (Hold_fdre_C_D)         0.105     1.008    design_1_i/Modulador_m_instant_0/U0/counter_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.008    
                         arrival time                           1.271    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 design_1_i/Modulador_m_instant_0/U0/counter_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/Modulador_m_instant_0/U0/counter_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.296ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          0.562     0.903    design_1_i/Modulador_m_instant_0/U0/Clk_inv
    SLICE_X13Y14         FDRE                                         r  design_1_i/Modulador_m_instant_0/U0/counter_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y14         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  design_1_i/Modulador_m_instant_0/U0/counter_reg[31]/Q
                         net (fo=2, routed)           0.119     1.163    design_1_i/Modulador_m_instant_0/U0/counter_reg[31]
    SLICE_X13Y14         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.271 r  design_1_i/Modulador_m_instant_0/U0/counter_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.271    design_1_i/Modulador_m_instant_0/U0/counter_reg[28]_i_1_n_4
    SLICE_X13Y14         FDRE                                         r  design_1_i/Modulador_m_instant_0/U0/counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          0.829     1.199    design_1_i/Modulador_m_instant_0/U0/Clk_inv
    SLICE_X13Y14         FDRE                                         r  design_1_i/Modulador_m_instant_0/U0/counter_reg[31]/C
                         clock pessimism             -0.296     0.903    
    SLICE_X13Y14         FDRE (Hold_fdre_C_D)         0.105     1.008    design_1_i/Modulador_m_instant_0/U0/counter_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.008    
                         arrival time                           1.271    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 design_1_i/Modulador_m_instant_0/U0/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/Modulador_m_instant_0/U0/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          0.565     0.906    design_1_i/Modulador_m_instant_0/U0/Clk_inv
    SLICE_X13Y7          FDRE                                         r  design_1_i/Modulador_m_instant_0/U0/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y7          FDRE (Prop_fdre_C_Q)         0.141     1.047 r  design_1_i/Modulador_m_instant_0/U0/counter_reg[3]/Q
                         net (fo=2, routed)           0.119     1.166    design_1_i/Modulador_m_instant_0/U0/counter_reg[3]
    SLICE_X13Y7          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.274 r  design_1_i/Modulador_m_instant_0/U0/counter_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.274    design_1_i/Modulador_m_instant_0/U0/counter_reg[0]_i_1_n_4
    SLICE_X13Y7          FDRE                                         r  design_1_i/Modulador_m_instant_0/U0/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          0.833     1.203    design_1_i/Modulador_m_instant_0/U0/Clk_inv
    SLICE_X13Y7          FDRE                                         r  design_1_i/Modulador_m_instant_0/U0/counter_reg[3]/C
                         clock pessimism             -0.297     0.906    
    SLICE_X13Y7          FDRE (Hold_fdre_C_D)         0.105     1.011    design_1_i/Modulador_m_instant_0/U0/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.011    
                         arrival time                           1.274    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 design_1_i/Modulador_m_instant_0/U0/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/Modulador_m_instant_0/U0/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          0.565     0.906    design_1_i/Modulador_m_instant_0/U0/Clk_inv
    SLICE_X13Y8          FDRE                                         r  design_1_i/Modulador_m_instant_0/U0/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y8          FDRE (Prop_fdre_C_Q)         0.141     1.047 r  design_1_i/Modulador_m_instant_0/U0/counter_reg[7]/Q
                         net (fo=2, routed)           0.119     1.166    design_1_i/Modulador_m_instant_0/U0/counter_reg[7]
    SLICE_X13Y8          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.274 r  design_1_i/Modulador_m_instant_0/U0/counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.274    design_1_i/Modulador_m_instant_0/U0/counter_reg[4]_i_1_n_4
    SLICE_X13Y8          FDRE                                         r  design_1_i/Modulador_m_instant_0/U0/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          0.833     1.203    design_1_i/Modulador_m_instant_0/U0/Clk_inv
    SLICE_X13Y8          FDRE                                         r  design_1_i/Modulador_m_instant_0/U0/counter_reg[7]/C
                         clock pessimism             -0.297     0.906    
    SLICE_X13Y8          FDRE (Hold_fdre_C_D)         0.105     1.011    design_1_i/Modulador_m_instant_0/U0/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.011    
                         arrival time                           1.274    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 design_1_i/Modulador_m_instant_0/U0/counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/Modulador_m_instant_0/U0/counter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.296ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          0.563     0.904    design_1_i/Modulador_m_instant_0/U0/Clk_inv
    SLICE_X13Y12         FDRE                                         r  design_1_i/Modulador_m_instant_0/U0/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y12         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  design_1_i/Modulador_m_instant_0/U0/counter_reg[23]/Q
                         net (fo=2, routed)           0.119     1.164    design_1_i/Modulador_m_instant_0/U0/counter_reg[23]
    SLICE_X13Y12         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.272 r  design_1_i/Modulador_m_instant_0/U0/counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.272    design_1_i/Modulador_m_instant_0/U0/counter_reg[20]_i_1_n_4
    SLICE_X13Y12         FDRE                                         r  design_1_i/Modulador_m_instant_0/U0/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          0.830     1.200    design_1_i/Modulador_m_instant_0/U0/Clk_inv
    SLICE_X13Y12         FDRE                                         r  design_1_i/Modulador_m_instant_0/U0/counter_reg[23]/C
                         clock pessimism             -0.296     0.904    
    SLICE_X13Y12         FDRE (Hold_fdre_C_D)         0.105     1.009    design_1_i/Modulador_m_instant_0/U0/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.009    
                         arrival time                           1.272    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 design_1_i/Modulador_m_instant_0/U0/out_pwm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/Modulador_m_instant_0/U0/out_pwm_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          0.550     0.891    design_1_i/Modulador_m_instant_0/U0/Clk_inv
    SLICE_X32Y24         FDRE                                         r  design_1_i/Modulador_m_instant_0/U0/out_pwm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y24         FDRE (Prop_fdre_C_Q)         0.164     1.054 r  design_1_i/Modulador_m_instant_0/U0/out_pwm_reg[1]/Q
                         net (fo=3, routed)           0.175     1.230    design_1_i/Modulador_m_instant_0/U0/p_0_in
    SLICE_X32Y24         LUT6 (Prop_lut6_I0_O)        0.045     1.275 r  design_1_i/Modulador_m_instant_0/U0/out_pwm[1]_i_1/O
                         net (fo=1, routed)           0.000     1.275    design_1_i/Modulador_m_instant_0/U0/out_pwm[1]_i_1_n_0
    SLICE_X32Y24         FDRE                                         r  design_1_i/Modulador_m_instant_0/U0/out_pwm_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          0.815     1.185    design_1_i/Modulador_m_instant_0/U0/Clk_inv
    SLICE_X32Y24         FDRE                                         r  design_1_i/Modulador_m_instant_0/U0/out_pwm_reg[1]/C
                         clock pessimism             -0.294     0.891    
    SLICE_X32Y24         FDRE (Hold_fdre_C_D)         0.120     1.011    design_1_i/Modulador_m_instant_0/U0/out_pwm_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.011    
                         arrival time                           1.275    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 design_1_i/Modulador_m_instant_0/U0/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/Modulador_m_instant_0/U0/counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          0.565     0.906    design_1_i/Modulador_m_instant_0/U0/Clk_inv
    SLICE_X13Y9          FDRE                                         r  design_1_i/Modulador_m_instant_0/U0/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y9          FDRE (Prop_fdre_C_Q)         0.141     1.047 r  design_1_i/Modulador_m_instant_0/U0/counter_reg[10]/Q
                         net (fo=2, routed)           0.120     1.167    design_1_i/Modulador_m_instant_0/U0/counter_reg[10]
    SLICE_X13Y9          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.278 r  design_1_i/Modulador_m_instant_0/U0/counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.278    design_1_i/Modulador_m_instant_0/U0/counter_reg[8]_i_1_n_5
    SLICE_X13Y9          FDRE                                         r  design_1_i/Modulador_m_instant_0/U0/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          0.833     1.203    design_1_i/Modulador_m_instant_0/U0/Clk_inv
    SLICE_X13Y9          FDRE                                         r  design_1_i/Modulador_m_instant_0/U0/counter_reg[10]/C
                         clock pessimism             -0.297     0.906    
    SLICE_X13Y9          FDRE (Hold_fdre_C_D)         0.105     1.011    design_1_i/Modulador_m_instant_0/U0/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.011    
                         arrival time                           1.278    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_1
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1] }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         4.000       1.845      BUFGCTRL_X0Y1  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/I
Min Period        n/a     FDRE/C   n/a            1.000         4.000       3.000      SLICE_X13Y7    design_1_i/Modulador_m_instant_0/U0/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         4.000       3.000      SLICE_X13Y9    design_1_i/Modulador_m_instant_0/U0/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         4.000       3.000      SLICE_X13Y9    design_1_i/Modulador_m_instant_0/U0/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         4.000       3.000      SLICE_X13Y10   design_1_i/Modulador_m_instant_0/U0/counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         4.000       3.000      SLICE_X13Y10   design_1_i/Modulador_m_instant_0/U0/counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         4.000       3.000      SLICE_X13Y10   design_1_i/Modulador_m_instant_0/U0/counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         4.000       3.000      SLICE_X13Y10   design_1_i/Modulador_m_instant_0/U0/counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         4.000       3.000      SLICE_X13Y11   design_1_i/Modulador_m_instant_0/U0/counter_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         4.000       3.000      SLICE_X13Y11   design_1_i/Modulador_m_instant_0/U0/counter_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.000       1.500      SLICE_X9Y44    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.000       1.500      SLICE_X2Y23    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.000       1.500      SLICE_X3Y22    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[19]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.000       1.500      SLICE_X8Y45    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[9]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.000       1.500      SLICE_X13Y7    design_1_i/Modulador_m_instant_0/U0/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.000       1.500      SLICE_X13Y7    design_1_i/Modulador_m_instant_0/U0/counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.000       1.500      SLICE_X13Y7    design_1_i/Modulador_m_instant_0/U0/counter_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.000       1.500      SLICE_X13Y7    design_1_i/Modulador_m_instant_0/U0/counter_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.000       1.500      SLICE_X13Y8    design_1_i/Modulador_m_instant_0/U0/counter_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.000       1.500      SLICE_X13Y8    design_1_i/Modulador_m_instant_0/U0/counter_reg[5]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.000       1.500      SLICE_X13Y7    design_1_i/Modulador_m_instant_0/U0/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.000       1.500      SLICE_X13Y9    design_1_i/Modulador_m_instant_0/U0/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.000       1.500      SLICE_X13Y9    design_1_i/Modulador_m_instant_0/U0/counter_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.000       1.500      SLICE_X13Y10   design_1_i/Modulador_m_instant_0/U0/counter_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.000       1.500      SLICE_X13Y10   design_1_i/Modulador_m_instant_0/U0/counter_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.000       1.500      SLICE_X13Y10   design_1_i/Modulador_m_instant_0/U0/counter_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.000       1.500      SLICE_X13Y10   design_1_i/Modulador_m_instant_0/U0/counter_reg[15]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.000       1.500      SLICE_X13Y11   design_1_i/Modulador_m_instant_0/U0/counter_reg[16]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.000       1.500      SLICE_X13Y11   design_1_i/Modulador_m_instant_0/U0/counter_reg[17]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.000       1.500      SLICE_X13Y11   design_1_i/Modulador_m_instant_0/U0/counter_reg[18]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_1

Setup :          128  Failing Endpoints,  Worst Slack      -66.843ns,  Total Violation    -1114.219ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.129ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -66.843ns  (required time - arrival time)
  Source:                 design_1_i/Write_register_m_inst_0/U0/Write_register_m_inst_v1_0_S00_AXI_inst/slv_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_fpga_1 rise@12.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        68.228ns  (logic 44.099ns (64.635%)  route 24.129ns (35.365%))
  Logic Levels:           202  (CARRY4=184 LUT2=16 LUT3=2)
  Clock Path Skew:        -0.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.686ns = ( 14.686 - 12.000 ) 
    Source Clock Delay      (SCD):    2.986ns = ( 12.986 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.323ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    11.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    11.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=706, routed)         1.678    12.986    design_1_i/Write_register_m_inst_0/U0/Write_register_m_inst_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X9Y11          FDRE                                         r  design_1_i/Write_register_m_inst_0/U0/Write_register_m_inst_v1_0_S00_AXI_inst/slv_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y11          FDRE (Prop_fdre_C_Q)         0.456    13.442 r  design_1_i/Write_register_m_inst_0/U0/Write_register_m_inst_v1_0_S00_AXI_inst/slv_reg1_reg[0]/Q
                         net (fo=47, routed)          0.477    13.919    design_1_i/Modulador_m_instant_0/U0/Fsw2[0]
    SLICE_X8Y10          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    14.556 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[27]_i_7/CO[3]
                         net (fo=1, routed)           0.000    14.556    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[27]_i_7_n_0
    SLICE_X8Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.673 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.673    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[27]_i_2_n_0
    SLICE_X8Y12          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    14.902 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[27]_i_1/CO[2]
                         net (fo=14, routed)          0.640    15.543    design_1_i/Modulador_m_instant_0/U0/cuentas_max1[27]
    SLICE_X9Y8           LUT2 (Prop_lut2_I1_O)        0.310    15.853 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max[26]_i_15/O
                         net (fo=1, routed)           0.000    15.853    design_1_i/Modulador_m_instant_0/U0/cuentas_max[26]_i_15_n_0
    SLICE_X9Y8           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.403 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[26]_i_8/CO[3]
                         net (fo=1, routed)           0.000    16.403    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[26]_i_8_n_0
    SLICE_X9Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.517 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[26]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.517    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[26]_i_3_n_0
    SLICE_X9Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.631 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[26]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.631    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[26]_i_2_n_0
    SLICE_X9Y11          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    16.902 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[26]_i_1/CO[0]
                         net (fo=16, routed)          0.802    17.704    design_1_i/Modulador_m_instant_0/U0/cuentas_max1[26]
    SLICE_X10Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    18.548 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[25]_i_9/CO[3]
                         net (fo=1, routed)           0.000    18.548    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[25]_i_9_n_0
    SLICE_X10Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.665 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[25]_i_4/CO[3]
                         net (fo=1, routed)           0.000    18.665    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[25]_i_4_n_0
    SLICE_X10Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.782 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[25]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.782    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[25]_i_2_n_0
    SLICE_X10Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    18.961 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[25]_i_1/CO[1]
                         net (fo=19, routed)          0.572    19.533    design_1_i/Modulador_m_instant_0/U0/cuentas_max1[25]
    SLICE_X11Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    20.321 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[24]_i_10/CO[3]
                         net (fo=1, routed)           0.000    20.321    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[24]_i_10_n_0
    SLICE_X11Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.435 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[24]_i_5/CO[3]
                         net (fo=1, routed)           0.000    20.435    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[24]_i_5_n_0
    SLICE_X11Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.549 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.549    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[24]_i_2_n_0
    SLICE_X11Y15         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    20.799 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[24]_i_1/CO[2]
                         net (fo=20, routed)          0.614    21.414    design_1_i/Modulador_m_instant_0/U0/cuentas_max1[24]
    SLICE_X10Y15         LUT3 (Prop_lut3_I0_O)        0.313    21.727 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max[23]_i_14/O
                         net (fo=1, routed)           0.000    21.727    design_1_i/Modulador_m_instant_0/U0/cuentas_max[23]_i_14_n_0
    SLICE_X10Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.260 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[23]_i_6/CO[3]
                         net (fo=1, routed)           0.000    22.260    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[23]_i_6_n_0
    SLICE_X10Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.377 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.377    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[23]_i_2_n_0
    SLICE_X10Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.494 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[23]_i_1/CO[3]
                         net (fo=22, routed)          1.003    23.496    design_1_i/Modulador_m_instant_0/U0/cuentas_max1[23]
    SLICE_X9Y15          LUT2 (Prop_lut2_I1_O)        0.124    23.620 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max[22]_i_20/O
                         net (fo=1, routed)           0.000    23.620    design_1_i/Modulador_m_instant_0/U0/cuentas_max[22]_i_20_n_0
    SLICE_X9Y15          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.170 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[22]_i_13/CO[3]
                         net (fo=1, routed)           0.000    24.170    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[22]_i_13_n_0
    SLICE_X9Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.284 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[22]_i_8/CO[3]
                         net (fo=1, routed)           0.000    24.284    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[22]_i_8_n_0
    SLICE_X9Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.398 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[22]_i_3/CO[3]
                         net (fo=1, routed)           0.000    24.398    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[22]_i_3_n_0
    SLICE_X9Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.512 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[22]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.512    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[22]_i_2_n_0
    SLICE_X9Y19          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    24.805 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[22]_i_1/CO[0]
                         net (fo=24, routed)          0.714    25.519    design_1_i/Modulador_m_instant_0/U0/cuentas_max1[22]
    SLICE_X6Y16          LUT2 (Prop_lut2_I1_O)        0.373    25.892 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max[21]_i_21/O
                         net (fo=1, routed)           0.000    25.892    design_1_i/Modulador_m_instant_0/U0/cuentas_max[21]_i_21_n_0
    SLICE_X6Y16          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.425 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[21]_i_14/CO[3]
                         net (fo=1, routed)           0.000    26.425    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[21]_i_14_n_0
    SLICE_X6Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.542 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[21]_i_9/CO[3]
                         net (fo=1, routed)           0.000    26.542    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[21]_i_9_n_0
    SLICE_X6Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.659 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[21]_i_4/CO[3]
                         net (fo=1, routed)           0.000    26.659    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[21]_i_4_n_0
    SLICE_X6Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.776 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[21]_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.776    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[21]_i_2_n_0
    SLICE_X6Y20          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    26.955 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[21]_i_1/CO[1]
                         net (fo=27, routed)          0.959    27.914    design_1_i/Modulador_m_instant_0/U0/cuentas_max1[21]
    SLICE_X4Y17          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    28.717 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[20]_i_15/CO[3]
                         net (fo=1, routed)           0.000    28.717    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[20]_i_15_n_0
    SLICE_X4Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.834 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[20]_i_10/CO[3]
                         net (fo=1, routed)           0.000    28.834    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[20]_i_10_n_0
    SLICE_X4Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.951 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000    28.951    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[20]_i_5_n_0
    SLICE_X4Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.068 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.068    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[20]_i_2_n_0
    SLICE_X4Y21          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    29.320 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[20]_i_1/CO[2]
                         net (fo=29, routed)          0.657    29.977    design_1_i/Modulador_m_instant_0/U0/cuentas_max1[20]
    SLICE_X3Y18          LUT2 (Prop_lut2_I1_O)        0.310    30.287 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max[19]_i_24/O
                         net (fo=1, routed)           0.000    30.287    design_1_i/Modulador_m_instant_0/U0/cuentas_max[19]_i_24_n_0
    SLICE_X3Y18          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.837 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[19]_i_16/CO[3]
                         net (fo=1, routed)           0.000    30.837    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[19]_i_16_n_0
    SLICE_X3Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.951 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[19]_i_11/CO[3]
                         net (fo=1, routed)           0.000    30.951    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[19]_i_11_n_0
    SLICE_X3Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.065 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[19]_i_6/CO[3]
                         net (fo=1, routed)           0.000    31.065    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[19]_i_6_n_0
    SLICE_X3Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.179 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    31.179    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[19]_i_2_n_0
    SLICE_X3Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.293 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[19]_i_1/CO[3]
                         net (fo=30, routed)          1.107    32.400    design_1_i/Modulador_m_instant_0/U0/cuentas_max1[19]
    SLICE_X2Y18          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    32.980 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[18]_i_18/CO[3]
                         net (fo=1, routed)           0.000    32.980    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[18]_i_18_n_0
    SLICE_X2Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.094 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[18]_i_13/CO[3]
                         net (fo=1, routed)           0.000    33.094    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[18]_i_13_n_0
    SLICE_X2Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.208 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[18]_i_8/CO[3]
                         net (fo=1, routed)           0.000    33.208    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[18]_i_8_n_0
    SLICE_X2Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.322 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[18]_i_3/CO[3]
                         net (fo=1, routed)           0.000    33.322    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[18]_i_3_n_0
    SLICE_X2Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.436 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000    33.436    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[18]_i_2_n_0
    SLICE_X2Y23          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    33.729 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[18]_i_1/CO[0]
                         net (fo=32, routed)          0.755    34.484    design_1_i/Modulador_m_instant_0/U0/cuentas_max1[18]
    SLICE_X1Y21          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    35.313 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[17]_i_19/CO[3]
                         net (fo=1, routed)           0.000    35.313    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[17]_i_19_n_0
    SLICE_X1Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.427 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[17]_i_14/CO[3]
                         net (fo=1, routed)           0.000    35.427    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[17]_i_14_n_0
    SLICE_X1Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.541 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[17]_i_9/CO[3]
                         net (fo=1, routed)           0.000    35.541    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[17]_i_9_n_0
    SLICE_X1Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.655 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[17]_i_4/CO[3]
                         net (fo=1, routed)           0.009    35.664    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[17]_i_4_n_0
    SLICE_X1Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.778 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[17]_i_2/CO[3]
                         net (fo=1, routed)           0.000    35.778    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[17]_i_2_n_0
    SLICE_X1Y26          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    35.956 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[17]_i_1/CO[1]
                         net (fo=35, routed)          0.862    36.818    design_1_i/Modulador_m_instant_0/U0/cuentas_max1[17]
    SLICE_X3Y23          LUT2 (Prop_lut2_I1_O)        0.329    37.147 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max[16]_i_28/O
                         net (fo=1, routed)           0.000    37.147    design_1_i/Modulador_m_instant_0/U0/cuentas_max[16]_i_28_n_0
    SLICE_X3Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.697 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[16]_i_20/CO[3]
                         net (fo=1, routed)           0.000    37.697    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[16]_i_20_n_0
    SLICE_X3Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.811 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[16]_i_15/CO[3]
                         net (fo=1, routed)           0.009    37.820    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[16]_i_15_n_0
    SLICE_X3Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.934 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[16]_i_10/CO[3]
                         net (fo=1, routed)           0.000    37.934    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[16]_i_10_n_0
    SLICE_X3Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.048 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[16]_i_5/CO[3]
                         net (fo=1, routed)           0.000    38.048    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[16]_i_5_n_0
    SLICE_X3Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.162 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    38.162    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[16]_i_2_n_0
    SLICE_X3Y28          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    38.412 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[16]_i_1/CO[2]
                         net (fo=36, routed)          0.740    39.152    design_1_i/Modulador_m_instant_0/U0/cuentas_max1[16]
    SLICE_X4Y24          LUT2 (Prop_lut2_I1_O)        0.313    39.465 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max[15]_i_28/O
                         net (fo=1, routed)           0.000    39.465    design_1_i/Modulador_m_instant_0/U0/cuentas_max[15]_i_28_n_0
    SLICE_X4Y24          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    39.998 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[15]_i_21/CO[3]
                         net (fo=1, routed)           0.009    40.007    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[15]_i_21_n_0
    SLICE_X4Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.124 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[15]_i_16/CO[3]
                         net (fo=1, routed)           0.000    40.124    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[15]_i_16_n_0
    SLICE_X4Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.241 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[15]_i_11/CO[3]
                         net (fo=1, routed)           0.000    40.241    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[15]_i_11_n_0
    SLICE_X4Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.358 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           0.000    40.358    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[15]_i_6_n_0
    SLICE_X4Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.475 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    40.475    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[15]_i_2_n_0
    SLICE_X4Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.592 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[15]_i_1/CO[3]
                         net (fo=39, routed)          1.189    41.781    design_1_i/Modulador_m_instant_0/U0/cuentas_max1[15]
    SLICE_X5Y26          LUT2 (Prop_lut2_I1_O)        0.124    41.905 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max[14]_i_31/O
                         net (fo=1, routed)           0.000    41.905    design_1_i/Modulador_m_instant_0/U0/cuentas_max[14]_i_31_n_0
    SLICE_X5Y26          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.455 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[14]_i_23/CO[3]
                         net (fo=1, routed)           0.000    42.455    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[14]_i_23_n_0
    SLICE_X5Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.569 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[14]_i_18/CO[3]
                         net (fo=1, routed)           0.000    42.569    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[14]_i_18_n_0
    SLICE_X5Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.683 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[14]_i_13/CO[3]
                         net (fo=1, routed)           0.000    42.683    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[14]_i_13_n_0
    SLICE_X5Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.797 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[14]_i_8/CO[3]
                         net (fo=1, routed)           0.000    42.797    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[14]_i_8_n_0
    SLICE_X5Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.911 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[14]_i_3/CO[3]
                         net (fo=1, routed)           0.000    42.911    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[14]_i_3_n_0
    SLICE_X5Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.025 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    43.025    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[14]_i_2_n_0
    SLICE_X5Y32          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    43.318 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[14]_i_1/CO[0]
                         net (fo=40, routed)          0.919    44.237    design_1_i/Modulador_m_instant_0/U0/cuentas_max1[14]
    SLICE_X7Y29          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    45.066 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[13]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.066    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[13]_i_24_n_0
    SLICE_X7Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.180 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[13]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.180    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[13]_i_19_n_0
    SLICE_X7Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.294 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[13]_i_14/CO[3]
                         net (fo=1, routed)           0.000    45.294    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[13]_i_14_n_0
    SLICE_X7Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.408 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[13]_i_9/CO[3]
                         net (fo=1, routed)           0.000    45.408    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[13]_i_9_n_0
    SLICE_X7Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.522 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[13]_i_4/CO[3]
                         net (fo=1, routed)           0.000    45.522    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[13]_i_4_n_0
    SLICE_X7Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.636 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000    45.636    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[13]_i_2_n_0
    SLICE_X7Y35          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    45.814 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[13]_i_1/CO[1]
                         net (fo=42, routed)          0.926    46.740    design_1_i/Modulador_m_instant_0/U0/cuentas_max1[13]
    SLICE_X11Y31         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    47.525 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[12]_i_25/CO[3]
                         net (fo=1, routed)           0.000    47.525    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[12]_i_25_n_0
    SLICE_X11Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.639 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[12]_i_20/CO[3]
                         net (fo=1, routed)           0.000    47.639    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[12]_i_20_n_0
    SLICE_X11Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.753 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[12]_i_15/CO[3]
                         net (fo=1, routed)           0.000    47.753    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[12]_i_15_n_0
    SLICE_X11Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.867 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[12]_i_10/CO[3]
                         net (fo=1, routed)           0.000    47.867    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[12]_i_10_n_0
    SLICE_X11Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.981 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000    47.981    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[12]_i_5_n_0
    SLICE_X11Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.095 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    48.095    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[12]_i_2_n_0
    SLICE_X11Y37         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    48.345 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[12]_i_1/CO[2]
                         net (fo=45, routed)          0.859    49.204    design_1_i/Modulador_m_instant_0/U0/cuentas_max1[12]
    SLICE_X10Y33         LUT2 (Prop_lut2_I1_O)        0.313    49.517 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max[11]_i_34/O
                         net (fo=1, routed)           0.000    49.517    design_1_i/Modulador_m_instant_0/U0/cuentas_max[11]_i_34_n_0
    SLICE_X10Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    50.050 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[11]_i_26/CO[3]
                         net (fo=1, routed)           0.000    50.050    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[11]_i_26_n_0
    SLICE_X10Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.167 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[11]_i_21/CO[3]
                         net (fo=1, routed)           0.000    50.167    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[11]_i_21_n_0
    SLICE_X10Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.284 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[11]_i_16/CO[3]
                         net (fo=1, routed)           0.000    50.284    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[11]_i_16_n_0
    SLICE_X10Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.401 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    50.401    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[11]_i_11_n_0
    SLICE_X10Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.518 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    50.518    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[11]_i_6_n_0
    SLICE_X10Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.635 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    50.635    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[11]_i_2_n_0
    SLICE_X10Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.752 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[11]_i_1/CO[3]
                         net (fo=47, routed)          1.138    51.890    design_1_i/Modulador_m_instant_0/U0/cuentas_max1[11]
    SLICE_X9Y37          LUT2 (Prop_lut2_I1_O)        0.124    52.014 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max[10]_i_36/O
                         net (fo=1, routed)           0.000    52.014    design_1_i/Modulador_m_instant_0/U0/cuentas_max[10]_i_36_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.564 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    52.564    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[10]_i_28_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.678 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    52.678    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[10]_i_23_n_0
    SLICE_X9Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.792 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    52.792    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[10]_i_18_n_0
    SLICE_X9Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.906 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[10]_i_13/CO[3]
                         net (fo=1, routed)           0.000    52.906    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[10]_i_13_n_0
    SLICE_X9Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.020 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[10]_i_8/CO[3]
                         net (fo=1, routed)           0.000    53.020    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[10]_i_8_n_0
    SLICE_X9Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.134 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[10]_i_3/CO[3]
                         net (fo=1, routed)           0.000    53.134    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[10]_i_3_n_0
    SLICE_X9Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.248 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    53.248    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[10]_i_2_n_0
    SLICE_X9Y44          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    53.541 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[10]_i_1/CO[0]
                         net (fo=48, routed)          0.974    54.514    design_1_i/Modulador_m_instant_0/U0/cuentas_max1[10]
    SLICE_X8Y38          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    55.358 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[9]_i_29/CO[3]
                         net (fo=1, routed)           0.000    55.358    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[9]_i_29_n_0
    SLICE_X8Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.475 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[9]_i_24/CO[3]
                         net (fo=1, routed)           0.000    55.475    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[9]_i_24_n_0
    SLICE_X8Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.592 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[9]_i_19/CO[3]
                         net (fo=1, routed)           0.000    55.592    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[9]_i_19_n_0
    SLICE_X8Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.709 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[9]_i_14/CO[3]
                         net (fo=1, routed)           0.000    55.709    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[9]_i_14_n_0
    SLICE_X8Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.826 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[9]_i_9/CO[3]
                         net (fo=1, routed)           0.000    55.826    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[9]_i_9_n_0
    SLICE_X8Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.943 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[9]_i_4/CO[3]
                         net (fo=1, routed)           0.000    55.943    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[9]_i_4_n_0
    SLICE_X8Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.060 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    56.060    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[9]_i_2_n_0
    SLICE_X8Y45          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    56.239 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[9]_i_1/CO[1]
                         net (fo=51, routed)          0.955    57.194    design_1_i/Modulador_m_instant_0/U0/cuentas_max1[9]
    SLICE_X7Y41          LUT2 (Prop_lut2_I1_O)        0.332    57.526 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max[8]_i_38/O
                         net (fo=1, routed)           0.000    57.526    design_1_i/Modulador_m_instant_0/U0/cuentas_max[8]_i_38_n_0
    SLICE_X7Y41          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.076 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[8]_i_30/CO[3]
                         net (fo=1, routed)           0.000    58.076    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[8]_i_30_n_0
    SLICE_X7Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.190 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    58.190    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[8]_i_25_n_0
    SLICE_X7Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.304 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[8]_i_20/CO[3]
                         net (fo=1, routed)           0.000    58.304    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[8]_i_20_n_0
    SLICE_X7Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.418 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[8]_i_15/CO[3]
                         net (fo=1, routed)           0.000    58.418    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[8]_i_15_n_0
    SLICE_X7Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.532 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    58.532    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[8]_i_10_n_0
    SLICE_X7Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.646 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    58.646    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[8]_i_5_n_0
    SLICE_X7Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.760 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    58.760    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[8]_i_2_n_0
    SLICE_X7Y48          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    59.010 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[8]_i_1/CO[2]
                         net (fo=52, routed)          0.947    59.957    design_1_i/Modulador_m_instant_0/U0/cuentas_max1[8]
    SLICE_X6Y45          LUT3 (Prop_lut3_I0_O)        0.313    60.270 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max[7]_i_36/O
                         net (fo=1, routed)           0.000    60.270    design_1_i/Modulador_m_instant_0/U0/cuentas_max[7]_i_36_n_0
    SLICE_X6Y45          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    60.646 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[7]_i_31/CO[3]
                         net (fo=1, routed)           0.000    60.646    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[7]_i_31_n_0
    SLICE_X6Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.763 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[7]_i_26/CO[3]
                         net (fo=1, routed)           0.000    60.763    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[7]_i_26_n_0
    SLICE_X6Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.880 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[7]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.880    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[7]_i_21_n_0
    SLICE_X6Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.997 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[7]_i_16/CO[3]
                         net (fo=1, routed)           0.000    60.997    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[7]_i_16_n_0
    SLICE_X6Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.114 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[7]_i_11/CO[3]
                         net (fo=1, routed)           0.001    61.115    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[7]_i_11_n_0
    SLICE_X6Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.232 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    61.232    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[7]_i_6_n_0
    SLICE_X6Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.349 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    61.349    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[7]_i_2_n_0
    SLICE_X6Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.466 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[7]_i_1/CO[3]
                         net (fo=55, routed)          1.171    62.637    design_1_i/Modulador_m_instant_0/U0/cuentas_max1[7]
    SLICE_X8Y49          LUT2 (Prop_lut2_I1_O)        0.124    62.761 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max[6]_i_41/O
                         net (fo=1, routed)           0.000    62.761    design_1_i/Modulador_m_instant_0/U0/cuentas_max[6]_i_41_n_0
    SLICE_X8Y49          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    63.294 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[6]_i_33/CO[3]
                         net (fo=1, routed)           0.001    63.295    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[6]_i_33_n_0
    SLICE_X8Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.412 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[6]_i_28/CO[3]
                         net (fo=1, routed)           0.000    63.412    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[6]_i_28_n_0
    SLICE_X8Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.529 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[6]_i_23/CO[3]
                         net (fo=1, routed)           0.000    63.529    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[6]_i_23_n_0
    SLICE_X8Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.646 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[6]_i_18/CO[3]
                         net (fo=1, routed)           0.000    63.646    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[6]_i_18_n_0
    SLICE_X8Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.763 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[6]_i_13/CO[3]
                         net (fo=1, routed)           0.000    63.763    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[6]_i_13_n_0
    SLICE_X8Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.880 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[6]_i_8/CO[3]
                         net (fo=1, routed)           0.000    63.880    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[6]_i_8_n_0
    SLICE_X8Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.997 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[6]_i_3/CO[3]
                         net (fo=1, routed)           0.000    63.997    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[6]_i_3_n_0
    SLICE_X8Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.114 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    64.114    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[6]_i_2_n_0
    SLICE_X8Y57          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    64.395 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[6]_i_1/CO[0]
                         net (fo=57, routed)          0.782    65.177    design_1_i/Modulador_m_instant_0/U0/cuentas_max1[6]
    SLICE_X7Y56          LUT2 (Prop_lut2_I1_O)        0.367    65.544 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max[5]_i_42/O
                         net (fo=1, routed)           0.000    65.544    design_1_i/Modulador_m_instant_0/U0/cuentas_max[5]_i_42_n_0
    SLICE_X7Y56          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    66.094 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[5]_i_34/CO[3]
                         net (fo=1, routed)           0.000    66.094    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[5]_i_34_n_0
    SLICE_X7Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.208 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[5]_i_29/CO[3]
                         net (fo=1, routed)           0.000    66.208    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[5]_i_29_n_0
    SLICE_X7Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.322 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[5]_i_24/CO[3]
                         net (fo=1, routed)           0.000    66.322    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[5]_i_24_n_0
    SLICE_X7Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.436 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[5]_i_19/CO[3]
                         net (fo=1, routed)           0.000    66.436    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[5]_i_19_n_0
    SLICE_X7Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.550 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[5]_i_14/CO[3]
                         net (fo=1, routed)           0.000    66.550    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[5]_i_14_n_0
    SLICE_X7Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.664 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[5]_i_9/CO[3]
                         net (fo=1, routed)           0.000    66.664    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[5]_i_9_n_0
    SLICE_X7Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.778 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000    66.778    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[5]_i_4_n_0
    SLICE_X7Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.892 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    66.892    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[5]_i_2_n_0
    SLICE_X7Y64          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    67.185 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[5]_i_1/CO[0]
                         net (fo=57, routed)          0.878    68.064    design_1_i/Modulador_m_instant_0/U0/cuentas_max1[5]
    SLICE_X8Y62          LUT2 (Prop_lut2_I1_O)        0.373    68.437 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max[4]_i_42/O
                         net (fo=1, routed)           0.000    68.437    design_1_i/Modulador_m_instant_0/U0/cuentas_max[4]_i_42_n_0
    SLICE_X8Y62          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    68.970 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[4]_i_34/CO[3]
                         net (fo=1, routed)           0.000    68.970    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[4]_i_34_n_0
    SLICE_X8Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.087 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[4]_i_29/CO[3]
                         net (fo=1, routed)           0.000    69.087    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[4]_i_29_n_0
    SLICE_X8Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.204 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[4]_i_24/CO[3]
                         net (fo=1, routed)           0.000    69.204    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[4]_i_24_n_0
    SLICE_X8Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.321 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[4]_i_19/CO[3]
                         net (fo=1, routed)           0.000    69.321    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[4]_i_19_n_0
    SLICE_X8Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.438 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[4]_i_14/CO[3]
                         net (fo=1, routed)           0.000    69.438    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[4]_i_14_n_0
    SLICE_X8Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.555 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[4]_i_9/CO[3]
                         net (fo=1, routed)           0.000    69.555    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[4]_i_9_n_0
    SLICE_X8Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.672 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[4]_i_4/CO[3]
                         net (fo=1, routed)           0.000    69.672    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[4]_i_4_n_0
    SLICE_X8Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.789 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    69.789    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[4]_i_2_n_0
    SLICE_X8Y70          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    70.070 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[4]_i_1/CO[0]
                         net (fo=57, routed)          0.804    70.874    design_1_i/Modulador_m_instant_0/U0/cuentas_max1[4]
    SLICE_X7Y69          LUT2 (Prop_lut2_I1_O)        0.367    71.241 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max[3]_i_42/O
                         net (fo=1, routed)           0.000    71.241    design_1_i/Modulador_m_instant_0/U0/cuentas_max[3]_i_42_n_0
    SLICE_X7Y69          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.791 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[3]_i_34/CO[3]
                         net (fo=1, routed)           0.000    71.791    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[3]_i_34_n_0
    SLICE_X7Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.905 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[3]_i_29/CO[3]
                         net (fo=1, routed)           0.000    71.905    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[3]_i_29_n_0
    SLICE_X7Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.019 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[3]_i_24/CO[3]
                         net (fo=1, routed)           0.000    72.019    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[3]_i_24_n_0
    SLICE_X7Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.133 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[3]_i_19/CO[3]
                         net (fo=1, routed)           0.000    72.133    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[3]_i_19_n_0
    SLICE_X7Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.247 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000    72.247    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[3]_i_14_n_0
    SLICE_X7Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.361 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[3]_i_9/CO[3]
                         net (fo=1, routed)           0.009    72.370    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[3]_i_9_n_0
    SLICE_X7Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.484 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    72.484    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[3]_i_4_n_0
    SLICE_X7Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.598 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    72.598    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[3]_i_2_n_0
    SLICE_X7Y77          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    72.891 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[3]_i_1/CO[0]
                         net (fo=57, routed)          0.871    73.762    design_1_i/Modulador_m_instant_0/U0/cuentas_max1[3]
    SLICE_X6Y74          LUT2 (Prop_lut2_I1_O)        0.373    74.135 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max[2]_i_42/O
                         net (fo=1, routed)           0.000    74.135    design_1_i/Modulador_m_instant_0/U0/cuentas_max[2]_i_42_n_0
    SLICE_X6Y74          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    74.668 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[2]_i_34/CO[3]
                         net (fo=1, routed)           0.009    74.677    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[2]_i_34_n_0
    SLICE_X6Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.794 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    74.794    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[2]_i_29_n_0
    SLICE_X6Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.911 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    74.911    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[2]_i_24_n_0
    SLICE_X6Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.028 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[2]_i_19/CO[3]
                         net (fo=1, routed)           0.000    75.028    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[2]_i_19_n_0
    SLICE_X6Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.145 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[2]_i_14/CO[3]
                         net (fo=1, routed)           0.000    75.145    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[2]_i_14_n_0
    SLICE_X6Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.262 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[2]_i_9/CO[3]
                         net (fo=1, routed)           0.000    75.262    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[2]_i_9_n_0
    SLICE_X6Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.379 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[2]_i_4/CO[3]
                         net (fo=1, routed)           0.000    75.379    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[2]_i_4_n_0
    SLICE_X6Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.496 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    75.496    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[2]_i_2_n_0
    SLICE_X6Y82          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    75.777 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[2]_i_1/CO[0]
                         net (fo=57, routed)          0.830    76.607    design_1_i/Modulador_m_instant_0/U0/cuentas_max1[2]
    SLICE_X7Y79          LUT2 (Prop_lut2_I1_O)        0.367    76.974 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max[1]_i_42/O
                         net (fo=1, routed)           0.000    76.974    design_1_i/Modulador_m_instant_0/U0/cuentas_max[1]_i_42_n_0
    SLICE_X7Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    77.524 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[1]_i_34/CO[3]
                         net (fo=1, routed)           0.000    77.524    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[1]_i_34_n_0
    SLICE_X7Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.638 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[1]_i_29/CO[3]
                         net (fo=1, routed)           0.000    77.638    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[1]_i_29_n_0
    SLICE_X7Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.752 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[1]_i_24/CO[3]
                         net (fo=1, routed)           0.000    77.752    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[1]_i_24_n_0
    SLICE_X7Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.866 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[1]_i_19/CO[3]
                         net (fo=1, routed)           0.000    77.866    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[1]_i_19_n_0
    SLICE_X7Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.980 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[1]_i_14/CO[3]
                         net (fo=1, routed)           0.000    77.980    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[1]_i_14_n_0
    SLICE_X7Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.094 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[1]_i_9/CO[3]
                         net (fo=1, routed)           0.000    78.094    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[1]_i_9_n_0
    SLICE_X7Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.208 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000    78.208    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[1]_i_4_n_0
    SLICE_X7Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.322 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    78.322    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[1]_i_2_n_0
    SLICE_X7Y87          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    78.615 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[1]_i_1/CO[0]
                         net (fo=57, routed)          0.936    79.550    design_1_i/Modulador_m_instant_0/U0/cuentas_max1[1]
    SLICE_X6Y83          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    80.394 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[0]_i_32/CO[3]
                         net (fo=1, routed)           0.000    80.394    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[0]_i_32_n_0
    SLICE_X6Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.511 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[0]_i_27/CO[3]
                         net (fo=1, routed)           0.000    80.511    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[0]_i_27_n_0
    SLICE_X6Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.628 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[0]_i_22/CO[3]
                         net (fo=1, routed)           0.000    80.628    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[0]_i_22_n_0
    SLICE_X6Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.745 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000    80.745    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[0]_i_17_n_0
    SLICE_X6Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.862 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000    80.862    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[0]_i_12_n_0
    SLICE_X6Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.979 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000    80.979    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[0]_i_7_n_0
    SLICE_X6Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.096 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    81.096    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[0]_i_2_n_0
    SLICE_X6Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.213 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    81.213    design_1_i/Modulador_m_instant_0/U0/cuentas_max1[0]
    SLICE_X6Y90          FDRE                                         r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     12.000    12.000 r  
    PS7_X0Y0             PS7                          0.000    12.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    13.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          1.494    14.686    design_1_i/Modulador_m_instant_0/U0/Clk_inv
    SLICE_X6Y90          FDRE                                         r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[0]/C
                         clock pessimism              0.000    14.686    
                         clock uncertainty           -0.165    14.520    
    SLICE_X6Y90          FDRE (Setup_fdre_C_D)       -0.150    14.370    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[0]
  -------------------------------------------------------------------
                         required time                         14.370    
                         arrival time                         -81.214    
  -------------------------------------------------------------------
                         slack                                -66.843    

Slack (VIOLATED) :        -64.080ns  (required time - arrival time)
  Source:                 design_1_i/Write_register_m_inst_0/U0/Write_register_m_inst_v1_0_S00_AXI_inst/slv_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_fpga_1 rise@12.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        65.629ns  (logic 42.436ns (64.660%)  route 23.193ns (35.340%))
  Logic Levels:           194  (CARRY4=176 LUT2=16 LUT3=2)
  Clock Path Skew:        -0.302ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.684ns = ( 14.684 - 12.000 ) 
    Source Clock Delay      (SCD):    2.986ns = ( 12.986 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.323ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    11.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    11.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=706, routed)         1.678    12.986    design_1_i/Write_register_m_inst_0/U0/Write_register_m_inst_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X9Y11          FDRE                                         r  design_1_i/Write_register_m_inst_0/U0/Write_register_m_inst_v1_0_S00_AXI_inst/slv_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y11          FDRE (Prop_fdre_C_Q)         0.456    13.442 r  design_1_i/Write_register_m_inst_0/U0/Write_register_m_inst_v1_0_S00_AXI_inst/slv_reg1_reg[0]/Q
                         net (fo=47, routed)          0.477    13.919    design_1_i/Modulador_m_instant_0/U0/Fsw2[0]
    SLICE_X8Y10          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    14.556 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[27]_i_7/CO[3]
                         net (fo=1, routed)           0.000    14.556    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[27]_i_7_n_0
    SLICE_X8Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.673 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.673    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[27]_i_2_n_0
    SLICE_X8Y12          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    14.902 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[27]_i_1/CO[2]
                         net (fo=14, routed)          0.640    15.543    design_1_i/Modulador_m_instant_0/U0/cuentas_max1[27]
    SLICE_X9Y8           LUT2 (Prop_lut2_I1_O)        0.310    15.853 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max[26]_i_15/O
                         net (fo=1, routed)           0.000    15.853    design_1_i/Modulador_m_instant_0/U0/cuentas_max[26]_i_15_n_0
    SLICE_X9Y8           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.403 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[26]_i_8/CO[3]
                         net (fo=1, routed)           0.000    16.403    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[26]_i_8_n_0
    SLICE_X9Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.517 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[26]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.517    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[26]_i_3_n_0
    SLICE_X9Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.631 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[26]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.631    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[26]_i_2_n_0
    SLICE_X9Y11          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    16.902 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[26]_i_1/CO[0]
                         net (fo=16, routed)          0.802    17.704    design_1_i/Modulador_m_instant_0/U0/cuentas_max1[26]
    SLICE_X10Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    18.548 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[25]_i_9/CO[3]
                         net (fo=1, routed)           0.000    18.548    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[25]_i_9_n_0
    SLICE_X10Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.665 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[25]_i_4/CO[3]
                         net (fo=1, routed)           0.000    18.665    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[25]_i_4_n_0
    SLICE_X10Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.782 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[25]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.782    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[25]_i_2_n_0
    SLICE_X10Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    18.961 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[25]_i_1/CO[1]
                         net (fo=19, routed)          0.572    19.533    design_1_i/Modulador_m_instant_0/U0/cuentas_max1[25]
    SLICE_X11Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    20.321 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[24]_i_10/CO[3]
                         net (fo=1, routed)           0.000    20.321    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[24]_i_10_n_0
    SLICE_X11Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.435 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[24]_i_5/CO[3]
                         net (fo=1, routed)           0.000    20.435    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[24]_i_5_n_0
    SLICE_X11Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.549 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.549    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[24]_i_2_n_0
    SLICE_X11Y15         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    20.799 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[24]_i_1/CO[2]
                         net (fo=20, routed)          0.614    21.414    design_1_i/Modulador_m_instant_0/U0/cuentas_max1[24]
    SLICE_X10Y15         LUT3 (Prop_lut3_I0_O)        0.313    21.727 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max[23]_i_14/O
                         net (fo=1, routed)           0.000    21.727    design_1_i/Modulador_m_instant_0/U0/cuentas_max[23]_i_14_n_0
    SLICE_X10Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.260 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[23]_i_6/CO[3]
                         net (fo=1, routed)           0.000    22.260    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[23]_i_6_n_0
    SLICE_X10Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.377 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.377    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[23]_i_2_n_0
    SLICE_X10Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.494 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[23]_i_1/CO[3]
                         net (fo=22, routed)          1.003    23.496    design_1_i/Modulador_m_instant_0/U0/cuentas_max1[23]
    SLICE_X9Y15          LUT2 (Prop_lut2_I1_O)        0.124    23.620 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max[22]_i_20/O
                         net (fo=1, routed)           0.000    23.620    design_1_i/Modulador_m_instant_0/U0/cuentas_max[22]_i_20_n_0
    SLICE_X9Y15          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.170 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[22]_i_13/CO[3]
                         net (fo=1, routed)           0.000    24.170    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[22]_i_13_n_0
    SLICE_X9Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.284 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[22]_i_8/CO[3]
                         net (fo=1, routed)           0.000    24.284    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[22]_i_8_n_0
    SLICE_X9Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.398 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[22]_i_3/CO[3]
                         net (fo=1, routed)           0.000    24.398    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[22]_i_3_n_0
    SLICE_X9Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.512 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[22]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.512    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[22]_i_2_n_0
    SLICE_X9Y19          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    24.805 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[22]_i_1/CO[0]
                         net (fo=24, routed)          0.714    25.519    design_1_i/Modulador_m_instant_0/U0/cuentas_max1[22]
    SLICE_X6Y16          LUT2 (Prop_lut2_I1_O)        0.373    25.892 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max[21]_i_21/O
                         net (fo=1, routed)           0.000    25.892    design_1_i/Modulador_m_instant_0/U0/cuentas_max[21]_i_21_n_0
    SLICE_X6Y16          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.425 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[21]_i_14/CO[3]
                         net (fo=1, routed)           0.000    26.425    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[21]_i_14_n_0
    SLICE_X6Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.542 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[21]_i_9/CO[3]
                         net (fo=1, routed)           0.000    26.542    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[21]_i_9_n_0
    SLICE_X6Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.659 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[21]_i_4/CO[3]
                         net (fo=1, routed)           0.000    26.659    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[21]_i_4_n_0
    SLICE_X6Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.776 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[21]_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.776    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[21]_i_2_n_0
    SLICE_X6Y20          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    26.955 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[21]_i_1/CO[1]
                         net (fo=27, routed)          0.959    27.914    design_1_i/Modulador_m_instant_0/U0/cuentas_max1[21]
    SLICE_X4Y17          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    28.717 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[20]_i_15/CO[3]
                         net (fo=1, routed)           0.000    28.717    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[20]_i_15_n_0
    SLICE_X4Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.834 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[20]_i_10/CO[3]
                         net (fo=1, routed)           0.000    28.834    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[20]_i_10_n_0
    SLICE_X4Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.951 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000    28.951    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[20]_i_5_n_0
    SLICE_X4Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.068 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.068    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[20]_i_2_n_0
    SLICE_X4Y21          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    29.320 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[20]_i_1/CO[2]
                         net (fo=29, routed)          0.657    29.977    design_1_i/Modulador_m_instant_0/U0/cuentas_max1[20]
    SLICE_X3Y18          LUT2 (Prop_lut2_I1_O)        0.310    30.287 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max[19]_i_24/O
                         net (fo=1, routed)           0.000    30.287    design_1_i/Modulador_m_instant_0/U0/cuentas_max[19]_i_24_n_0
    SLICE_X3Y18          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.837 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[19]_i_16/CO[3]
                         net (fo=1, routed)           0.000    30.837    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[19]_i_16_n_0
    SLICE_X3Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.951 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[19]_i_11/CO[3]
                         net (fo=1, routed)           0.000    30.951    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[19]_i_11_n_0
    SLICE_X3Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.065 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[19]_i_6/CO[3]
                         net (fo=1, routed)           0.000    31.065    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[19]_i_6_n_0
    SLICE_X3Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.179 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    31.179    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[19]_i_2_n_0
    SLICE_X3Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.293 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[19]_i_1/CO[3]
                         net (fo=30, routed)          1.107    32.400    design_1_i/Modulador_m_instant_0/U0/cuentas_max1[19]
    SLICE_X2Y18          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    32.980 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[18]_i_18/CO[3]
                         net (fo=1, routed)           0.000    32.980    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[18]_i_18_n_0
    SLICE_X2Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.094 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[18]_i_13/CO[3]
                         net (fo=1, routed)           0.000    33.094    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[18]_i_13_n_0
    SLICE_X2Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.208 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[18]_i_8/CO[3]
                         net (fo=1, routed)           0.000    33.208    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[18]_i_8_n_0
    SLICE_X2Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.322 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[18]_i_3/CO[3]
                         net (fo=1, routed)           0.000    33.322    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[18]_i_3_n_0
    SLICE_X2Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.436 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000    33.436    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[18]_i_2_n_0
    SLICE_X2Y23          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    33.729 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[18]_i_1/CO[0]
                         net (fo=32, routed)          0.755    34.484    design_1_i/Modulador_m_instant_0/U0/cuentas_max1[18]
    SLICE_X1Y21          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    35.313 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[17]_i_19/CO[3]
                         net (fo=1, routed)           0.000    35.313    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[17]_i_19_n_0
    SLICE_X1Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.427 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[17]_i_14/CO[3]
                         net (fo=1, routed)           0.000    35.427    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[17]_i_14_n_0
    SLICE_X1Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.541 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[17]_i_9/CO[3]
                         net (fo=1, routed)           0.000    35.541    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[17]_i_9_n_0
    SLICE_X1Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.655 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[17]_i_4/CO[3]
                         net (fo=1, routed)           0.009    35.664    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[17]_i_4_n_0
    SLICE_X1Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.778 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[17]_i_2/CO[3]
                         net (fo=1, routed)           0.000    35.778    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[17]_i_2_n_0
    SLICE_X1Y26          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    35.956 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[17]_i_1/CO[1]
                         net (fo=35, routed)          0.862    36.818    design_1_i/Modulador_m_instant_0/U0/cuentas_max1[17]
    SLICE_X3Y23          LUT2 (Prop_lut2_I1_O)        0.329    37.147 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max[16]_i_28/O
                         net (fo=1, routed)           0.000    37.147    design_1_i/Modulador_m_instant_0/U0/cuentas_max[16]_i_28_n_0
    SLICE_X3Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.697 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[16]_i_20/CO[3]
                         net (fo=1, routed)           0.000    37.697    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[16]_i_20_n_0
    SLICE_X3Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.811 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[16]_i_15/CO[3]
                         net (fo=1, routed)           0.009    37.820    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[16]_i_15_n_0
    SLICE_X3Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.934 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[16]_i_10/CO[3]
                         net (fo=1, routed)           0.000    37.934    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[16]_i_10_n_0
    SLICE_X3Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.048 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[16]_i_5/CO[3]
                         net (fo=1, routed)           0.000    38.048    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[16]_i_5_n_0
    SLICE_X3Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.162 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    38.162    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[16]_i_2_n_0
    SLICE_X3Y28          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    38.412 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[16]_i_1/CO[2]
                         net (fo=36, routed)          0.740    39.152    design_1_i/Modulador_m_instant_0/U0/cuentas_max1[16]
    SLICE_X4Y24          LUT2 (Prop_lut2_I1_O)        0.313    39.465 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max[15]_i_28/O
                         net (fo=1, routed)           0.000    39.465    design_1_i/Modulador_m_instant_0/U0/cuentas_max[15]_i_28_n_0
    SLICE_X4Y24          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    39.998 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[15]_i_21/CO[3]
                         net (fo=1, routed)           0.009    40.007    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[15]_i_21_n_0
    SLICE_X4Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.124 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[15]_i_16/CO[3]
                         net (fo=1, routed)           0.000    40.124    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[15]_i_16_n_0
    SLICE_X4Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.241 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[15]_i_11/CO[3]
                         net (fo=1, routed)           0.000    40.241    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[15]_i_11_n_0
    SLICE_X4Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.358 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           0.000    40.358    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[15]_i_6_n_0
    SLICE_X4Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.475 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    40.475    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[15]_i_2_n_0
    SLICE_X4Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.592 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[15]_i_1/CO[3]
                         net (fo=39, routed)          1.189    41.781    design_1_i/Modulador_m_instant_0/U0/cuentas_max1[15]
    SLICE_X5Y26          LUT2 (Prop_lut2_I1_O)        0.124    41.905 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max[14]_i_31/O
                         net (fo=1, routed)           0.000    41.905    design_1_i/Modulador_m_instant_0/U0/cuentas_max[14]_i_31_n_0
    SLICE_X5Y26          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.455 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[14]_i_23/CO[3]
                         net (fo=1, routed)           0.000    42.455    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[14]_i_23_n_0
    SLICE_X5Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.569 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[14]_i_18/CO[3]
                         net (fo=1, routed)           0.000    42.569    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[14]_i_18_n_0
    SLICE_X5Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.683 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[14]_i_13/CO[3]
                         net (fo=1, routed)           0.000    42.683    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[14]_i_13_n_0
    SLICE_X5Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.797 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[14]_i_8/CO[3]
                         net (fo=1, routed)           0.000    42.797    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[14]_i_8_n_0
    SLICE_X5Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.911 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[14]_i_3/CO[3]
                         net (fo=1, routed)           0.000    42.911    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[14]_i_3_n_0
    SLICE_X5Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.025 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    43.025    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[14]_i_2_n_0
    SLICE_X5Y32          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    43.318 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[14]_i_1/CO[0]
                         net (fo=40, routed)          0.919    44.237    design_1_i/Modulador_m_instant_0/U0/cuentas_max1[14]
    SLICE_X7Y29          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    45.066 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[13]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.066    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[13]_i_24_n_0
    SLICE_X7Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.180 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[13]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.180    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[13]_i_19_n_0
    SLICE_X7Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.294 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[13]_i_14/CO[3]
                         net (fo=1, routed)           0.000    45.294    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[13]_i_14_n_0
    SLICE_X7Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.408 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[13]_i_9/CO[3]
                         net (fo=1, routed)           0.000    45.408    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[13]_i_9_n_0
    SLICE_X7Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.522 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[13]_i_4/CO[3]
                         net (fo=1, routed)           0.000    45.522    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[13]_i_4_n_0
    SLICE_X7Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.636 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000    45.636    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[13]_i_2_n_0
    SLICE_X7Y35          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    45.814 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[13]_i_1/CO[1]
                         net (fo=42, routed)          0.926    46.740    design_1_i/Modulador_m_instant_0/U0/cuentas_max1[13]
    SLICE_X11Y31         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    47.525 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[12]_i_25/CO[3]
                         net (fo=1, routed)           0.000    47.525    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[12]_i_25_n_0
    SLICE_X11Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.639 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[12]_i_20/CO[3]
                         net (fo=1, routed)           0.000    47.639    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[12]_i_20_n_0
    SLICE_X11Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.753 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[12]_i_15/CO[3]
                         net (fo=1, routed)           0.000    47.753    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[12]_i_15_n_0
    SLICE_X11Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.867 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[12]_i_10/CO[3]
                         net (fo=1, routed)           0.000    47.867    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[12]_i_10_n_0
    SLICE_X11Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.981 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000    47.981    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[12]_i_5_n_0
    SLICE_X11Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.095 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    48.095    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[12]_i_2_n_0
    SLICE_X11Y37         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    48.345 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[12]_i_1/CO[2]
                         net (fo=45, routed)          0.859    49.204    design_1_i/Modulador_m_instant_0/U0/cuentas_max1[12]
    SLICE_X10Y33         LUT2 (Prop_lut2_I1_O)        0.313    49.517 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max[11]_i_34/O
                         net (fo=1, routed)           0.000    49.517    design_1_i/Modulador_m_instant_0/U0/cuentas_max[11]_i_34_n_0
    SLICE_X10Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    50.050 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[11]_i_26/CO[3]
                         net (fo=1, routed)           0.000    50.050    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[11]_i_26_n_0
    SLICE_X10Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.167 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[11]_i_21/CO[3]
                         net (fo=1, routed)           0.000    50.167    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[11]_i_21_n_0
    SLICE_X10Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.284 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[11]_i_16/CO[3]
                         net (fo=1, routed)           0.000    50.284    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[11]_i_16_n_0
    SLICE_X10Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.401 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    50.401    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[11]_i_11_n_0
    SLICE_X10Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.518 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    50.518    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[11]_i_6_n_0
    SLICE_X10Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.635 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    50.635    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[11]_i_2_n_0
    SLICE_X10Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.752 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[11]_i_1/CO[3]
                         net (fo=47, routed)          1.138    51.890    design_1_i/Modulador_m_instant_0/U0/cuentas_max1[11]
    SLICE_X9Y37          LUT2 (Prop_lut2_I1_O)        0.124    52.014 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max[10]_i_36/O
                         net (fo=1, routed)           0.000    52.014    design_1_i/Modulador_m_instant_0/U0/cuentas_max[10]_i_36_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.564 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    52.564    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[10]_i_28_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.678 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    52.678    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[10]_i_23_n_0
    SLICE_X9Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.792 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    52.792    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[10]_i_18_n_0
    SLICE_X9Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.906 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[10]_i_13/CO[3]
                         net (fo=1, routed)           0.000    52.906    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[10]_i_13_n_0
    SLICE_X9Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.020 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[10]_i_8/CO[3]
                         net (fo=1, routed)           0.000    53.020    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[10]_i_8_n_0
    SLICE_X9Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.134 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[10]_i_3/CO[3]
                         net (fo=1, routed)           0.000    53.134    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[10]_i_3_n_0
    SLICE_X9Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.248 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    53.248    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[10]_i_2_n_0
    SLICE_X9Y44          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    53.541 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[10]_i_1/CO[0]
                         net (fo=48, routed)          0.974    54.514    design_1_i/Modulador_m_instant_0/U0/cuentas_max1[10]
    SLICE_X8Y38          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    55.358 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[9]_i_29/CO[3]
                         net (fo=1, routed)           0.000    55.358    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[9]_i_29_n_0
    SLICE_X8Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.475 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[9]_i_24/CO[3]
                         net (fo=1, routed)           0.000    55.475    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[9]_i_24_n_0
    SLICE_X8Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.592 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[9]_i_19/CO[3]
                         net (fo=1, routed)           0.000    55.592    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[9]_i_19_n_0
    SLICE_X8Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.709 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[9]_i_14/CO[3]
                         net (fo=1, routed)           0.000    55.709    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[9]_i_14_n_0
    SLICE_X8Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.826 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[9]_i_9/CO[3]
                         net (fo=1, routed)           0.000    55.826    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[9]_i_9_n_0
    SLICE_X8Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.943 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[9]_i_4/CO[3]
                         net (fo=1, routed)           0.000    55.943    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[9]_i_4_n_0
    SLICE_X8Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.060 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    56.060    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[9]_i_2_n_0
    SLICE_X8Y45          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    56.239 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[9]_i_1/CO[1]
                         net (fo=51, routed)          0.955    57.194    design_1_i/Modulador_m_instant_0/U0/cuentas_max1[9]
    SLICE_X7Y41          LUT2 (Prop_lut2_I1_O)        0.332    57.526 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max[8]_i_38/O
                         net (fo=1, routed)           0.000    57.526    design_1_i/Modulador_m_instant_0/U0/cuentas_max[8]_i_38_n_0
    SLICE_X7Y41          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.076 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[8]_i_30/CO[3]
                         net (fo=1, routed)           0.000    58.076    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[8]_i_30_n_0
    SLICE_X7Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.190 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    58.190    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[8]_i_25_n_0
    SLICE_X7Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.304 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[8]_i_20/CO[3]
                         net (fo=1, routed)           0.000    58.304    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[8]_i_20_n_0
    SLICE_X7Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.418 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[8]_i_15/CO[3]
                         net (fo=1, routed)           0.000    58.418    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[8]_i_15_n_0
    SLICE_X7Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.532 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    58.532    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[8]_i_10_n_0
    SLICE_X7Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.646 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    58.646    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[8]_i_5_n_0
    SLICE_X7Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.760 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    58.760    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[8]_i_2_n_0
    SLICE_X7Y48          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    59.010 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[8]_i_1/CO[2]
                         net (fo=52, routed)          0.947    59.957    design_1_i/Modulador_m_instant_0/U0/cuentas_max1[8]
    SLICE_X6Y45          LUT3 (Prop_lut3_I0_O)        0.313    60.270 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max[7]_i_36/O
                         net (fo=1, routed)           0.000    60.270    design_1_i/Modulador_m_instant_0/U0/cuentas_max[7]_i_36_n_0
    SLICE_X6Y45          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    60.646 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[7]_i_31/CO[3]
                         net (fo=1, routed)           0.000    60.646    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[7]_i_31_n_0
    SLICE_X6Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.763 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[7]_i_26/CO[3]
                         net (fo=1, routed)           0.000    60.763    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[7]_i_26_n_0
    SLICE_X6Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.880 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[7]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.880    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[7]_i_21_n_0
    SLICE_X6Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.997 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[7]_i_16/CO[3]
                         net (fo=1, routed)           0.000    60.997    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[7]_i_16_n_0
    SLICE_X6Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.114 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[7]_i_11/CO[3]
                         net (fo=1, routed)           0.001    61.115    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[7]_i_11_n_0
    SLICE_X6Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.232 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    61.232    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[7]_i_6_n_0
    SLICE_X6Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.349 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    61.349    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[7]_i_2_n_0
    SLICE_X6Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.466 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[7]_i_1/CO[3]
                         net (fo=55, routed)          1.171    62.637    design_1_i/Modulador_m_instant_0/U0/cuentas_max1[7]
    SLICE_X8Y49          LUT2 (Prop_lut2_I1_O)        0.124    62.761 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max[6]_i_41/O
                         net (fo=1, routed)           0.000    62.761    design_1_i/Modulador_m_instant_0/U0/cuentas_max[6]_i_41_n_0
    SLICE_X8Y49          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    63.294 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[6]_i_33/CO[3]
                         net (fo=1, routed)           0.001    63.295    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[6]_i_33_n_0
    SLICE_X8Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.412 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[6]_i_28/CO[3]
                         net (fo=1, routed)           0.000    63.412    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[6]_i_28_n_0
    SLICE_X8Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.529 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[6]_i_23/CO[3]
                         net (fo=1, routed)           0.000    63.529    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[6]_i_23_n_0
    SLICE_X8Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.646 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[6]_i_18/CO[3]
                         net (fo=1, routed)           0.000    63.646    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[6]_i_18_n_0
    SLICE_X8Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.763 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[6]_i_13/CO[3]
                         net (fo=1, routed)           0.000    63.763    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[6]_i_13_n_0
    SLICE_X8Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.880 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[6]_i_8/CO[3]
                         net (fo=1, routed)           0.000    63.880    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[6]_i_8_n_0
    SLICE_X8Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.997 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[6]_i_3/CO[3]
                         net (fo=1, routed)           0.000    63.997    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[6]_i_3_n_0
    SLICE_X8Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.114 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    64.114    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[6]_i_2_n_0
    SLICE_X8Y57          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    64.395 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[6]_i_1/CO[0]
                         net (fo=57, routed)          0.782    65.177    design_1_i/Modulador_m_instant_0/U0/cuentas_max1[6]
    SLICE_X7Y56          LUT2 (Prop_lut2_I1_O)        0.367    65.544 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max[5]_i_42/O
                         net (fo=1, routed)           0.000    65.544    design_1_i/Modulador_m_instant_0/U0/cuentas_max[5]_i_42_n_0
    SLICE_X7Y56          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    66.094 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[5]_i_34/CO[3]
                         net (fo=1, routed)           0.000    66.094    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[5]_i_34_n_0
    SLICE_X7Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.208 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[5]_i_29/CO[3]
                         net (fo=1, routed)           0.000    66.208    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[5]_i_29_n_0
    SLICE_X7Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.322 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[5]_i_24/CO[3]
                         net (fo=1, routed)           0.000    66.322    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[5]_i_24_n_0
    SLICE_X7Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.436 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[5]_i_19/CO[3]
                         net (fo=1, routed)           0.000    66.436    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[5]_i_19_n_0
    SLICE_X7Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.550 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[5]_i_14/CO[3]
                         net (fo=1, routed)           0.000    66.550    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[5]_i_14_n_0
    SLICE_X7Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.664 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[5]_i_9/CO[3]
                         net (fo=1, routed)           0.000    66.664    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[5]_i_9_n_0
    SLICE_X7Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.778 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000    66.778    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[5]_i_4_n_0
    SLICE_X7Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.892 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    66.892    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[5]_i_2_n_0
    SLICE_X7Y64          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    67.185 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[5]_i_1/CO[0]
                         net (fo=57, routed)          0.878    68.064    design_1_i/Modulador_m_instant_0/U0/cuentas_max1[5]
    SLICE_X8Y62          LUT2 (Prop_lut2_I1_O)        0.373    68.437 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max[4]_i_42/O
                         net (fo=1, routed)           0.000    68.437    design_1_i/Modulador_m_instant_0/U0/cuentas_max[4]_i_42_n_0
    SLICE_X8Y62          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    68.970 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[4]_i_34/CO[3]
                         net (fo=1, routed)           0.000    68.970    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[4]_i_34_n_0
    SLICE_X8Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.087 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[4]_i_29/CO[3]
                         net (fo=1, routed)           0.000    69.087    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[4]_i_29_n_0
    SLICE_X8Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.204 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[4]_i_24/CO[3]
                         net (fo=1, routed)           0.000    69.204    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[4]_i_24_n_0
    SLICE_X8Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.321 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[4]_i_19/CO[3]
                         net (fo=1, routed)           0.000    69.321    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[4]_i_19_n_0
    SLICE_X8Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.438 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[4]_i_14/CO[3]
                         net (fo=1, routed)           0.000    69.438    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[4]_i_14_n_0
    SLICE_X8Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.555 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[4]_i_9/CO[3]
                         net (fo=1, routed)           0.000    69.555    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[4]_i_9_n_0
    SLICE_X8Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.672 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[4]_i_4/CO[3]
                         net (fo=1, routed)           0.000    69.672    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[4]_i_4_n_0
    SLICE_X8Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.789 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    69.789    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[4]_i_2_n_0
    SLICE_X8Y70          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    70.070 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[4]_i_1/CO[0]
                         net (fo=57, routed)          0.804    70.874    design_1_i/Modulador_m_instant_0/U0/cuentas_max1[4]
    SLICE_X7Y69          LUT2 (Prop_lut2_I1_O)        0.367    71.241 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max[3]_i_42/O
                         net (fo=1, routed)           0.000    71.241    design_1_i/Modulador_m_instant_0/U0/cuentas_max[3]_i_42_n_0
    SLICE_X7Y69          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.791 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[3]_i_34/CO[3]
                         net (fo=1, routed)           0.000    71.791    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[3]_i_34_n_0
    SLICE_X7Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.905 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[3]_i_29/CO[3]
                         net (fo=1, routed)           0.000    71.905    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[3]_i_29_n_0
    SLICE_X7Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.019 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[3]_i_24/CO[3]
                         net (fo=1, routed)           0.000    72.019    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[3]_i_24_n_0
    SLICE_X7Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.133 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[3]_i_19/CO[3]
                         net (fo=1, routed)           0.000    72.133    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[3]_i_19_n_0
    SLICE_X7Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.247 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000    72.247    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[3]_i_14_n_0
    SLICE_X7Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.361 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[3]_i_9/CO[3]
                         net (fo=1, routed)           0.009    72.370    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[3]_i_9_n_0
    SLICE_X7Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.484 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    72.484    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[3]_i_4_n_0
    SLICE_X7Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.598 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    72.598    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[3]_i_2_n_0
    SLICE_X7Y77          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    72.891 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[3]_i_1/CO[0]
                         net (fo=57, routed)          0.871    73.762    design_1_i/Modulador_m_instant_0/U0/cuentas_max1[3]
    SLICE_X6Y74          LUT2 (Prop_lut2_I1_O)        0.373    74.135 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max[2]_i_42/O
                         net (fo=1, routed)           0.000    74.135    design_1_i/Modulador_m_instant_0/U0/cuentas_max[2]_i_42_n_0
    SLICE_X6Y74          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    74.668 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[2]_i_34/CO[3]
                         net (fo=1, routed)           0.009    74.677    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[2]_i_34_n_0
    SLICE_X6Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.794 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    74.794    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[2]_i_29_n_0
    SLICE_X6Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.911 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    74.911    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[2]_i_24_n_0
    SLICE_X6Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.028 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[2]_i_19/CO[3]
                         net (fo=1, routed)           0.000    75.028    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[2]_i_19_n_0
    SLICE_X6Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.145 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[2]_i_14/CO[3]
                         net (fo=1, routed)           0.000    75.145    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[2]_i_14_n_0
    SLICE_X6Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.262 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[2]_i_9/CO[3]
                         net (fo=1, routed)           0.000    75.262    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[2]_i_9_n_0
    SLICE_X6Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.379 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[2]_i_4/CO[3]
                         net (fo=1, routed)           0.000    75.379    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[2]_i_4_n_0
    SLICE_X6Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.496 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    75.496    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[2]_i_2_n_0
    SLICE_X6Y82          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    75.777 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[2]_i_1/CO[0]
                         net (fo=57, routed)          0.830    76.607    design_1_i/Modulador_m_instant_0/U0/cuentas_max1[2]
    SLICE_X7Y79          LUT2 (Prop_lut2_I1_O)        0.367    76.974 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max[1]_i_42/O
                         net (fo=1, routed)           0.000    76.974    design_1_i/Modulador_m_instant_0/U0/cuentas_max[1]_i_42_n_0
    SLICE_X7Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    77.524 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[1]_i_34/CO[3]
                         net (fo=1, routed)           0.000    77.524    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[1]_i_34_n_0
    SLICE_X7Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.638 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[1]_i_29/CO[3]
                         net (fo=1, routed)           0.000    77.638    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[1]_i_29_n_0
    SLICE_X7Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.752 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[1]_i_24/CO[3]
                         net (fo=1, routed)           0.000    77.752    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[1]_i_24_n_0
    SLICE_X7Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.866 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[1]_i_19/CO[3]
                         net (fo=1, routed)           0.000    77.866    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[1]_i_19_n_0
    SLICE_X7Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.980 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[1]_i_14/CO[3]
                         net (fo=1, routed)           0.000    77.980    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[1]_i_14_n_0
    SLICE_X7Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.094 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[1]_i_9/CO[3]
                         net (fo=1, routed)           0.000    78.094    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[1]_i_9_n_0
    SLICE_X7Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.208 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000    78.208    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[1]_i_4_n_0
    SLICE_X7Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.322 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    78.322    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[1]_i_2_n_0
    SLICE_X7Y87          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    78.615 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[1]_i_1/CO[0]
                         net (fo=57, routed)          0.000    78.615    design_1_i/Modulador_m_instant_0/U0/cuentas_max1[1]
    SLICE_X7Y87          FDRE                                         r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     12.000    12.000 r  
    PS7_X0Y0             PS7                          0.000    12.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    13.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          1.492    14.684    design_1_i/Modulador_m_instant_0/U0/Clk_inv
    SLICE_X7Y87          FDRE                                         r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[1]/C
                         clock pessimism              0.000    14.684    
                         clock uncertainty           -0.165    14.518    
    SLICE_X7Y87          FDRE (Setup_fdre_C_D)        0.017    14.535    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[1]
  -------------------------------------------------------------------
                         required time                         14.535    
                         arrival time                         -78.615    
  -------------------------------------------------------------------
                         slack                                -64.080    

Slack (VIOLATED) :        -61.197ns  (required time - arrival time)
  Source:                 design_1_i/Write_register_m_inst_0/U0/Write_register_m_inst_v1_0_S00_AXI_inst/slv_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_fpga_1 rise@12.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        62.791ns  (logic 40.428ns (64.385%)  route 22.363ns (35.615%))
  Logic Levels:           184  (CARRY4=167 LUT2=15 LUT3=2)
  Clock Path Skew:        -0.306ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.680ns = ( 14.680 - 12.000 ) 
    Source Clock Delay      (SCD):    2.986ns = ( 12.986 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.323ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    11.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    11.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=706, routed)         1.678    12.986    design_1_i/Write_register_m_inst_0/U0/Write_register_m_inst_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X9Y11          FDRE                                         r  design_1_i/Write_register_m_inst_0/U0/Write_register_m_inst_v1_0_S00_AXI_inst/slv_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y11          FDRE (Prop_fdre_C_Q)         0.456    13.442 r  design_1_i/Write_register_m_inst_0/U0/Write_register_m_inst_v1_0_S00_AXI_inst/slv_reg1_reg[0]/Q
                         net (fo=47, routed)          0.477    13.919    design_1_i/Modulador_m_instant_0/U0/Fsw2[0]
    SLICE_X8Y10          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    14.556 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[27]_i_7/CO[3]
                         net (fo=1, routed)           0.000    14.556    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[27]_i_7_n_0
    SLICE_X8Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.673 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.673    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[27]_i_2_n_0
    SLICE_X8Y12          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    14.902 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[27]_i_1/CO[2]
                         net (fo=14, routed)          0.640    15.543    design_1_i/Modulador_m_instant_0/U0/cuentas_max1[27]
    SLICE_X9Y8           LUT2 (Prop_lut2_I1_O)        0.310    15.853 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max[26]_i_15/O
                         net (fo=1, routed)           0.000    15.853    design_1_i/Modulador_m_instant_0/U0/cuentas_max[26]_i_15_n_0
    SLICE_X9Y8           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.403 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[26]_i_8/CO[3]
                         net (fo=1, routed)           0.000    16.403    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[26]_i_8_n_0
    SLICE_X9Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.517 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[26]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.517    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[26]_i_3_n_0
    SLICE_X9Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.631 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[26]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.631    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[26]_i_2_n_0
    SLICE_X9Y11          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    16.902 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[26]_i_1/CO[0]
                         net (fo=16, routed)          0.802    17.704    design_1_i/Modulador_m_instant_0/U0/cuentas_max1[26]
    SLICE_X10Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    18.548 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[25]_i_9/CO[3]
                         net (fo=1, routed)           0.000    18.548    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[25]_i_9_n_0
    SLICE_X10Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.665 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[25]_i_4/CO[3]
                         net (fo=1, routed)           0.000    18.665    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[25]_i_4_n_0
    SLICE_X10Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.782 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[25]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.782    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[25]_i_2_n_0
    SLICE_X10Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    18.961 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[25]_i_1/CO[1]
                         net (fo=19, routed)          0.572    19.533    design_1_i/Modulador_m_instant_0/U0/cuentas_max1[25]
    SLICE_X11Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    20.321 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[24]_i_10/CO[3]
                         net (fo=1, routed)           0.000    20.321    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[24]_i_10_n_0
    SLICE_X11Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.435 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[24]_i_5/CO[3]
                         net (fo=1, routed)           0.000    20.435    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[24]_i_5_n_0
    SLICE_X11Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.549 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.549    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[24]_i_2_n_0
    SLICE_X11Y15         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    20.799 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[24]_i_1/CO[2]
                         net (fo=20, routed)          0.614    21.414    design_1_i/Modulador_m_instant_0/U0/cuentas_max1[24]
    SLICE_X10Y15         LUT3 (Prop_lut3_I0_O)        0.313    21.727 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max[23]_i_14/O
                         net (fo=1, routed)           0.000    21.727    design_1_i/Modulador_m_instant_0/U0/cuentas_max[23]_i_14_n_0
    SLICE_X10Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.260 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[23]_i_6/CO[3]
                         net (fo=1, routed)           0.000    22.260    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[23]_i_6_n_0
    SLICE_X10Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.377 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.377    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[23]_i_2_n_0
    SLICE_X10Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.494 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[23]_i_1/CO[3]
                         net (fo=22, routed)          1.003    23.496    design_1_i/Modulador_m_instant_0/U0/cuentas_max1[23]
    SLICE_X9Y15          LUT2 (Prop_lut2_I1_O)        0.124    23.620 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max[22]_i_20/O
                         net (fo=1, routed)           0.000    23.620    design_1_i/Modulador_m_instant_0/U0/cuentas_max[22]_i_20_n_0
    SLICE_X9Y15          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.170 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[22]_i_13/CO[3]
                         net (fo=1, routed)           0.000    24.170    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[22]_i_13_n_0
    SLICE_X9Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.284 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[22]_i_8/CO[3]
                         net (fo=1, routed)           0.000    24.284    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[22]_i_8_n_0
    SLICE_X9Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.398 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[22]_i_3/CO[3]
                         net (fo=1, routed)           0.000    24.398    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[22]_i_3_n_0
    SLICE_X9Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.512 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[22]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.512    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[22]_i_2_n_0
    SLICE_X9Y19          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    24.805 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[22]_i_1/CO[0]
                         net (fo=24, routed)          0.714    25.519    design_1_i/Modulador_m_instant_0/U0/cuentas_max1[22]
    SLICE_X6Y16          LUT2 (Prop_lut2_I1_O)        0.373    25.892 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max[21]_i_21/O
                         net (fo=1, routed)           0.000    25.892    design_1_i/Modulador_m_instant_0/U0/cuentas_max[21]_i_21_n_0
    SLICE_X6Y16          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.425 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[21]_i_14/CO[3]
                         net (fo=1, routed)           0.000    26.425    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[21]_i_14_n_0
    SLICE_X6Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.542 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[21]_i_9/CO[3]
                         net (fo=1, routed)           0.000    26.542    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[21]_i_9_n_0
    SLICE_X6Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.659 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[21]_i_4/CO[3]
                         net (fo=1, routed)           0.000    26.659    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[21]_i_4_n_0
    SLICE_X6Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.776 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[21]_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.776    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[21]_i_2_n_0
    SLICE_X6Y20          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    26.955 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[21]_i_1/CO[1]
                         net (fo=27, routed)          0.959    27.914    design_1_i/Modulador_m_instant_0/U0/cuentas_max1[21]
    SLICE_X4Y17          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    28.717 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[20]_i_15/CO[3]
                         net (fo=1, routed)           0.000    28.717    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[20]_i_15_n_0
    SLICE_X4Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.834 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[20]_i_10/CO[3]
                         net (fo=1, routed)           0.000    28.834    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[20]_i_10_n_0
    SLICE_X4Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.951 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000    28.951    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[20]_i_5_n_0
    SLICE_X4Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.068 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.068    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[20]_i_2_n_0
    SLICE_X4Y21          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    29.320 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[20]_i_1/CO[2]
                         net (fo=29, routed)          0.657    29.977    design_1_i/Modulador_m_instant_0/U0/cuentas_max1[20]
    SLICE_X3Y18          LUT2 (Prop_lut2_I1_O)        0.310    30.287 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max[19]_i_24/O
                         net (fo=1, routed)           0.000    30.287    design_1_i/Modulador_m_instant_0/U0/cuentas_max[19]_i_24_n_0
    SLICE_X3Y18          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.837 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[19]_i_16/CO[3]
                         net (fo=1, routed)           0.000    30.837    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[19]_i_16_n_0
    SLICE_X3Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.951 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[19]_i_11/CO[3]
                         net (fo=1, routed)           0.000    30.951    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[19]_i_11_n_0
    SLICE_X3Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.065 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[19]_i_6/CO[3]
                         net (fo=1, routed)           0.000    31.065    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[19]_i_6_n_0
    SLICE_X3Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.179 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    31.179    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[19]_i_2_n_0
    SLICE_X3Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.293 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[19]_i_1/CO[3]
                         net (fo=30, routed)          1.107    32.400    design_1_i/Modulador_m_instant_0/U0/cuentas_max1[19]
    SLICE_X2Y18          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    32.980 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[18]_i_18/CO[3]
                         net (fo=1, routed)           0.000    32.980    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[18]_i_18_n_0
    SLICE_X2Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.094 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[18]_i_13/CO[3]
                         net (fo=1, routed)           0.000    33.094    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[18]_i_13_n_0
    SLICE_X2Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.208 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[18]_i_8/CO[3]
                         net (fo=1, routed)           0.000    33.208    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[18]_i_8_n_0
    SLICE_X2Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.322 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[18]_i_3/CO[3]
                         net (fo=1, routed)           0.000    33.322    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[18]_i_3_n_0
    SLICE_X2Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.436 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000    33.436    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[18]_i_2_n_0
    SLICE_X2Y23          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    33.729 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[18]_i_1/CO[0]
                         net (fo=32, routed)          0.755    34.484    design_1_i/Modulador_m_instant_0/U0/cuentas_max1[18]
    SLICE_X1Y21          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    35.313 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[17]_i_19/CO[3]
                         net (fo=1, routed)           0.000    35.313    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[17]_i_19_n_0
    SLICE_X1Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.427 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[17]_i_14/CO[3]
                         net (fo=1, routed)           0.000    35.427    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[17]_i_14_n_0
    SLICE_X1Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.541 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[17]_i_9/CO[3]
                         net (fo=1, routed)           0.000    35.541    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[17]_i_9_n_0
    SLICE_X1Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.655 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[17]_i_4/CO[3]
                         net (fo=1, routed)           0.009    35.664    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[17]_i_4_n_0
    SLICE_X1Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.778 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[17]_i_2/CO[3]
                         net (fo=1, routed)           0.000    35.778    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[17]_i_2_n_0
    SLICE_X1Y26          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    35.956 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[17]_i_1/CO[1]
                         net (fo=35, routed)          0.862    36.818    design_1_i/Modulador_m_instant_0/U0/cuentas_max1[17]
    SLICE_X3Y23          LUT2 (Prop_lut2_I1_O)        0.329    37.147 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max[16]_i_28/O
                         net (fo=1, routed)           0.000    37.147    design_1_i/Modulador_m_instant_0/U0/cuentas_max[16]_i_28_n_0
    SLICE_X3Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.697 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[16]_i_20/CO[3]
                         net (fo=1, routed)           0.000    37.697    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[16]_i_20_n_0
    SLICE_X3Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.811 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[16]_i_15/CO[3]
                         net (fo=1, routed)           0.009    37.820    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[16]_i_15_n_0
    SLICE_X3Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.934 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[16]_i_10/CO[3]
                         net (fo=1, routed)           0.000    37.934    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[16]_i_10_n_0
    SLICE_X3Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.048 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[16]_i_5/CO[3]
                         net (fo=1, routed)           0.000    38.048    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[16]_i_5_n_0
    SLICE_X3Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.162 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    38.162    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[16]_i_2_n_0
    SLICE_X3Y28          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    38.412 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[16]_i_1/CO[2]
                         net (fo=36, routed)          0.740    39.152    design_1_i/Modulador_m_instant_0/U0/cuentas_max1[16]
    SLICE_X4Y24          LUT2 (Prop_lut2_I1_O)        0.313    39.465 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max[15]_i_28/O
                         net (fo=1, routed)           0.000    39.465    design_1_i/Modulador_m_instant_0/U0/cuentas_max[15]_i_28_n_0
    SLICE_X4Y24          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    39.998 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[15]_i_21/CO[3]
                         net (fo=1, routed)           0.009    40.007    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[15]_i_21_n_0
    SLICE_X4Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.124 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[15]_i_16/CO[3]
                         net (fo=1, routed)           0.000    40.124    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[15]_i_16_n_0
    SLICE_X4Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.241 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[15]_i_11/CO[3]
                         net (fo=1, routed)           0.000    40.241    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[15]_i_11_n_0
    SLICE_X4Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.358 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           0.000    40.358    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[15]_i_6_n_0
    SLICE_X4Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.475 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    40.475    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[15]_i_2_n_0
    SLICE_X4Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.592 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[15]_i_1/CO[3]
                         net (fo=39, routed)          1.189    41.781    design_1_i/Modulador_m_instant_0/U0/cuentas_max1[15]
    SLICE_X5Y26          LUT2 (Prop_lut2_I1_O)        0.124    41.905 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max[14]_i_31/O
                         net (fo=1, routed)           0.000    41.905    design_1_i/Modulador_m_instant_0/U0/cuentas_max[14]_i_31_n_0
    SLICE_X5Y26          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.455 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[14]_i_23/CO[3]
                         net (fo=1, routed)           0.000    42.455    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[14]_i_23_n_0
    SLICE_X5Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.569 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[14]_i_18/CO[3]
                         net (fo=1, routed)           0.000    42.569    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[14]_i_18_n_0
    SLICE_X5Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.683 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[14]_i_13/CO[3]
                         net (fo=1, routed)           0.000    42.683    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[14]_i_13_n_0
    SLICE_X5Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.797 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[14]_i_8/CO[3]
                         net (fo=1, routed)           0.000    42.797    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[14]_i_8_n_0
    SLICE_X5Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.911 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[14]_i_3/CO[3]
                         net (fo=1, routed)           0.000    42.911    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[14]_i_3_n_0
    SLICE_X5Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.025 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    43.025    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[14]_i_2_n_0
    SLICE_X5Y32          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    43.318 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[14]_i_1/CO[0]
                         net (fo=40, routed)          0.919    44.237    design_1_i/Modulador_m_instant_0/U0/cuentas_max1[14]
    SLICE_X7Y29          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    45.066 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[13]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.066    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[13]_i_24_n_0
    SLICE_X7Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.180 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[13]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.180    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[13]_i_19_n_0
    SLICE_X7Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.294 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[13]_i_14/CO[3]
                         net (fo=1, routed)           0.000    45.294    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[13]_i_14_n_0
    SLICE_X7Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.408 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[13]_i_9/CO[3]
                         net (fo=1, routed)           0.000    45.408    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[13]_i_9_n_0
    SLICE_X7Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.522 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[13]_i_4/CO[3]
                         net (fo=1, routed)           0.000    45.522    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[13]_i_4_n_0
    SLICE_X7Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.636 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000    45.636    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[13]_i_2_n_0
    SLICE_X7Y35          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    45.814 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[13]_i_1/CO[1]
                         net (fo=42, routed)          0.926    46.740    design_1_i/Modulador_m_instant_0/U0/cuentas_max1[13]
    SLICE_X11Y31         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    47.525 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[12]_i_25/CO[3]
                         net (fo=1, routed)           0.000    47.525    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[12]_i_25_n_0
    SLICE_X11Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.639 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[12]_i_20/CO[3]
                         net (fo=1, routed)           0.000    47.639    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[12]_i_20_n_0
    SLICE_X11Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.753 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[12]_i_15/CO[3]
                         net (fo=1, routed)           0.000    47.753    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[12]_i_15_n_0
    SLICE_X11Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.867 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[12]_i_10/CO[3]
                         net (fo=1, routed)           0.000    47.867    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[12]_i_10_n_0
    SLICE_X11Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.981 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000    47.981    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[12]_i_5_n_0
    SLICE_X11Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.095 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    48.095    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[12]_i_2_n_0
    SLICE_X11Y37         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    48.345 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[12]_i_1/CO[2]
                         net (fo=45, routed)          0.859    49.204    design_1_i/Modulador_m_instant_0/U0/cuentas_max1[12]
    SLICE_X10Y33         LUT2 (Prop_lut2_I1_O)        0.313    49.517 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max[11]_i_34/O
                         net (fo=1, routed)           0.000    49.517    design_1_i/Modulador_m_instant_0/U0/cuentas_max[11]_i_34_n_0
    SLICE_X10Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    50.050 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[11]_i_26/CO[3]
                         net (fo=1, routed)           0.000    50.050    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[11]_i_26_n_0
    SLICE_X10Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.167 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[11]_i_21/CO[3]
                         net (fo=1, routed)           0.000    50.167    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[11]_i_21_n_0
    SLICE_X10Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.284 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[11]_i_16/CO[3]
                         net (fo=1, routed)           0.000    50.284    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[11]_i_16_n_0
    SLICE_X10Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.401 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    50.401    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[11]_i_11_n_0
    SLICE_X10Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.518 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    50.518    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[11]_i_6_n_0
    SLICE_X10Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.635 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    50.635    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[11]_i_2_n_0
    SLICE_X10Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.752 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[11]_i_1/CO[3]
                         net (fo=47, routed)          1.138    51.890    design_1_i/Modulador_m_instant_0/U0/cuentas_max1[11]
    SLICE_X9Y37          LUT2 (Prop_lut2_I1_O)        0.124    52.014 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max[10]_i_36/O
                         net (fo=1, routed)           0.000    52.014    design_1_i/Modulador_m_instant_0/U0/cuentas_max[10]_i_36_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.564 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    52.564    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[10]_i_28_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.678 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    52.678    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[10]_i_23_n_0
    SLICE_X9Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.792 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    52.792    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[10]_i_18_n_0
    SLICE_X9Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.906 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[10]_i_13/CO[3]
                         net (fo=1, routed)           0.000    52.906    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[10]_i_13_n_0
    SLICE_X9Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.020 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[10]_i_8/CO[3]
                         net (fo=1, routed)           0.000    53.020    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[10]_i_8_n_0
    SLICE_X9Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.134 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[10]_i_3/CO[3]
                         net (fo=1, routed)           0.000    53.134    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[10]_i_3_n_0
    SLICE_X9Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.248 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    53.248    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[10]_i_2_n_0
    SLICE_X9Y44          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    53.541 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[10]_i_1/CO[0]
                         net (fo=48, routed)          0.974    54.514    design_1_i/Modulador_m_instant_0/U0/cuentas_max1[10]
    SLICE_X8Y38          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    55.358 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[9]_i_29/CO[3]
                         net (fo=1, routed)           0.000    55.358    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[9]_i_29_n_0
    SLICE_X8Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.475 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[9]_i_24/CO[3]
                         net (fo=1, routed)           0.000    55.475    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[9]_i_24_n_0
    SLICE_X8Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.592 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[9]_i_19/CO[3]
                         net (fo=1, routed)           0.000    55.592    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[9]_i_19_n_0
    SLICE_X8Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.709 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[9]_i_14/CO[3]
                         net (fo=1, routed)           0.000    55.709    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[9]_i_14_n_0
    SLICE_X8Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.826 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[9]_i_9/CO[3]
                         net (fo=1, routed)           0.000    55.826    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[9]_i_9_n_0
    SLICE_X8Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.943 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[9]_i_4/CO[3]
                         net (fo=1, routed)           0.000    55.943    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[9]_i_4_n_0
    SLICE_X8Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.060 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    56.060    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[9]_i_2_n_0
    SLICE_X8Y45          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    56.239 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[9]_i_1/CO[1]
                         net (fo=51, routed)          0.955    57.194    design_1_i/Modulador_m_instant_0/U0/cuentas_max1[9]
    SLICE_X7Y41          LUT2 (Prop_lut2_I1_O)        0.332    57.526 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max[8]_i_38/O
                         net (fo=1, routed)           0.000    57.526    design_1_i/Modulador_m_instant_0/U0/cuentas_max[8]_i_38_n_0
    SLICE_X7Y41          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.076 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[8]_i_30/CO[3]
                         net (fo=1, routed)           0.000    58.076    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[8]_i_30_n_0
    SLICE_X7Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.190 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    58.190    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[8]_i_25_n_0
    SLICE_X7Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.304 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[8]_i_20/CO[3]
                         net (fo=1, routed)           0.000    58.304    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[8]_i_20_n_0
    SLICE_X7Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.418 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[8]_i_15/CO[3]
                         net (fo=1, routed)           0.000    58.418    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[8]_i_15_n_0
    SLICE_X7Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.532 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    58.532    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[8]_i_10_n_0
    SLICE_X7Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.646 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    58.646    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[8]_i_5_n_0
    SLICE_X7Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.760 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    58.760    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[8]_i_2_n_0
    SLICE_X7Y48          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    59.010 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[8]_i_1/CO[2]
                         net (fo=52, routed)          0.947    59.957    design_1_i/Modulador_m_instant_0/U0/cuentas_max1[8]
    SLICE_X6Y45          LUT3 (Prop_lut3_I0_O)        0.313    60.270 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max[7]_i_36/O
                         net (fo=1, routed)           0.000    60.270    design_1_i/Modulador_m_instant_0/U0/cuentas_max[7]_i_36_n_0
    SLICE_X6Y45          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    60.646 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[7]_i_31/CO[3]
                         net (fo=1, routed)           0.000    60.646    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[7]_i_31_n_0
    SLICE_X6Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.763 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[7]_i_26/CO[3]
                         net (fo=1, routed)           0.000    60.763    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[7]_i_26_n_0
    SLICE_X6Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.880 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[7]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.880    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[7]_i_21_n_0
    SLICE_X6Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.997 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[7]_i_16/CO[3]
                         net (fo=1, routed)           0.000    60.997    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[7]_i_16_n_0
    SLICE_X6Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.114 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[7]_i_11/CO[3]
                         net (fo=1, routed)           0.001    61.115    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[7]_i_11_n_0
    SLICE_X6Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.232 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    61.232    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[7]_i_6_n_0
    SLICE_X6Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.349 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    61.349    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[7]_i_2_n_0
    SLICE_X6Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.466 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[7]_i_1/CO[3]
                         net (fo=55, routed)          1.171    62.637    design_1_i/Modulador_m_instant_0/U0/cuentas_max1[7]
    SLICE_X8Y49          LUT2 (Prop_lut2_I1_O)        0.124    62.761 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max[6]_i_41/O
                         net (fo=1, routed)           0.000    62.761    design_1_i/Modulador_m_instant_0/U0/cuentas_max[6]_i_41_n_0
    SLICE_X8Y49          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    63.294 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[6]_i_33/CO[3]
                         net (fo=1, routed)           0.001    63.295    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[6]_i_33_n_0
    SLICE_X8Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.412 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[6]_i_28/CO[3]
                         net (fo=1, routed)           0.000    63.412    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[6]_i_28_n_0
    SLICE_X8Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.529 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[6]_i_23/CO[3]
                         net (fo=1, routed)           0.000    63.529    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[6]_i_23_n_0
    SLICE_X8Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.646 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[6]_i_18/CO[3]
                         net (fo=1, routed)           0.000    63.646    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[6]_i_18_n_0
    SLICE_X8Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.763 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[6]_i_13/CO[3]
                         net (fo=1, routed)           0.000    63.763    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[6]_i_13_n_0
    SLICE_X8Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.880 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[6]_i_8/CO[3]
                         net (fo=1, routed)           0.000    63.880    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[6]_i_8_n_0
    SLICE_X8Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.997 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[6]_i_3/CO[3]
                         net (fo=1, routed)           0.000    63.997    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[6]_i_3_n_0
    SLICE_X8Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.114 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    64.114    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[6]_i_2_n_0
    SLICE_X8Y57          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    64.395 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[6]_i_1/CO[0]
                         net (fo=57, routed)          0.782    65.177    design_1_i/Modulador_m_instant_0/U0/cuentas_max1[6]
    SLICE_X7Y56          LUT2 (Prop_lut2_I1_O)        0.367    65.544 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max[5]_i_42/O
                         net (fo=1, routed)           0.000    65.544    design_1_i/Modulador_m_instant_0/U0/cuentas_max[5]_i_42_n_0
    SLICE_X7Y56          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    66.094 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[5]_i_34/CO[3]
                         net (fo=1, routed)           0.000    66.094    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[5]_i_34_n_0
    SLICE_X7Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.208 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[5]_i_29/CO[3]
                         net (fo=1, routed)           0.000    66.208    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[5]_i_29_n_0
    SLICE_X7Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.322 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[5]_i_24/CO[3]
                         net (fo=1, routed)           0.000    66.322    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[5]_i_24_n_0
    SLICE_X7Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.436 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[5]_i_19/CO[3]
                         net (fo=1, routed)           0.000    66.436    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[5]_i_19_n_0
    SLICE_X7Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.550 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[5]_i_14/CO[3]
                         net (fo=1, routed)           0.000    66.550    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[5]_i_14_n_0
    SLICE_X7Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.664 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[5]_i_9/CO[3]
                         net (fo=1, routed)           0.000    66.664    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[5]_i_9_n_0
    SLICE_X7Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.778 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000    66.778    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[5]_i_4_n_0
    SLICE_X7Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.892 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    66.892    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[5]_i_2_n_0
    SLICE_X7Y64          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    67.185 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[5]_i_1/CO[0]
                         net (fo=57, routed)          0.878    68.064    design_1_i/Modulador_m_instant_0/U0/cuentas_max1[5]
    SLICE_X8Y62          LUT2 (Prop_lut2_I1_O)        0.373    68.437 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max[4]_i_42/O
                         net (fo=1, routed)           0.000    68.437    design_1_i/Modulador_m_instant_0/U0/cuentas_max[4]_i_42_n_0
    SLICE_X8Y62          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    68.970 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[4]_i_34/CO[3]
                         net (fo=1, routed)           0.000    68.970    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[4]_i_34_n_0
    SLICE_X8Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.087 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[4]_i_29/CO[3]
                         net (fo=1, routed)           0.000    69.087    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[4]_i_29_n_0
    SLICE_X8Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.204 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[4]_i_24/CO[3]
                         net (fo=1, routed)           0.000    69.204    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[4]_i_24_n_0
    SLICE_X8Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.321 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[4]_i_19/CO[3]
                         net (fo=1, routed)           0.000    69.321    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[4]_i_19_n_0
    SLICE_X8Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.438 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[4]_i_14/CO[3]
                         net (fo=1, routed)           0.000    69.438    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[4]_i_14_n_0
    SLICE_X8Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.555 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[4]_i_9/CO[3]
                         net (fo=1, routed)           0.000    69.555    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[4]_i_9_n_0
    SLICE_X8Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.672 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[4]_i_4/CO[3]
                         net (fo=1, routed)           0.000    69.672    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[4]_i_4_n_0
    SLICE_X8Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.789 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    69.789    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[4]_i_2_n_0
    SLICE_X8Y70          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    70.070 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[4]_i_1/CO[0]
                         net (fo=57, routed)          0.804    70.874    design_1_i/Modulador_m_instant_0/U0/cuentas_max1[4]
    SLICE_X7Y69          LUT2 (Prop_lut2_I1_O)        0.367    71.241 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max[3]_i_42/O
                         net (fo=1, routed)           0.000    71.241    design_1_i/Modulador_m_instant_0/U0/cuentas_max[3]_i_42_n_0
    SLICE_X7Y69          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.791 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[3]_i_34/CO[3]
                         net (fo=1, routed)           0.000    71.791    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[3]_i_34_n_0
    SLICE_X7Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.905 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[3]_i_29/CO[3]
                         net (fo=1, routed)           0.000    71.905    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[3]_i_29_n_0
    SLICE_X7Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.019 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[3]_i_24/CO[3]
                         net (fo=1, routed)           0.000    72.019    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[3]_i_24_n_0
    SLICE_X7Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.133 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[3]_i_19/CO[3]
                         net (fo=1, routed)           0.000    72.133    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[3]_i_19_n_0
    SLICE_X7Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.247 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000    72.247    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[3]_i_14_n_0
    SLICE_X7Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.361 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[3]_i_9/CO[3]
                         net (fo=1, routed)           0.009    72.370    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[3]_i_9_n_0
    SLICE_X7Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.484 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    72.484    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[3]_i_4_n_0
    SLICE_X7Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.598 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    72.598    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[3]_i_2_n_0
    SLICE_X7Y77          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    72.891 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[3]_i_1/CO[0]
                         net (fo=57, routed)          0.871    73.762    design_1_i/Modulador_m_instant_0/U0/cuentas_max1[3]
    SLICE_X6Y74          LUT2 (Prop_lut2_I1_O)        0.373    74.135 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max[2]_i_42/O
                         net (fo=1, routed)           0.000    74.135    design_1_i/Modulador_m_instant_0/U0/cuentas_max[2]_i_42_n_0
    SLICE_X6Y74          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    74.668 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[2]_i_34/CO[3]
                         net (fo=1, routed)           0.009    74.677    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[2]_i_34_n_0
    SLICE_X6Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.794 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    74.794    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[2]_i_29_n_0
    SLICE_X6Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.911 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    74.911    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[2]_i_24_n_0
    SLICE_X6Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.028 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[2]_i_19/CO[3]
                         net (fo=1, routed)           0.000    75.028    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[2]_i_19_n_0
    SLICE_X6Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.145 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[2]_i_14/CO[3]
                         net (fo=1, routed)           0.000    75.145    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[2]_i_14_n_0
    SLICE_X6Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.262 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[2]_i_9/CO[3]
                         net (fo=1, routed)           0.000    75.262    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[2]_i_9_n_0
    SLICE_X6Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.379 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[2]_i_4/CO[3]
                         net (fo=1, routed)           0.000    75.379    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[2]_i_4_n_0
    SLICE_X6Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.496 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    75.496    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[2]_i_2_n_0
    SLICE_X6Y82          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    75.777 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[2]_i_1/CO[0]
                         net (fo=57, routed)          0.000    75.777    design_1_i/Modulador_m_instant_0/U0/cuentas_max1[2]
    SLICE_X6Y82          FDRE                                         r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     12.000    12.000 r  
    PS7_X0Y0             PS7                          0.000    12.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    13.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          1.488    14.680    design_1_i/Modulador_m_instant_0/U0/Clk_inv
    SLICE_X6Y82          FDRE                                         r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[2]/C
                         clock pessimism              0.000    14.680    
                         clock uncertainty           -0.165    14.514    
    SLICE_X6Y82          FDRE (Setup_fdre_C_D)        0.066    14.580    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[2]
  -------------------------------------------------------------------
                         required time                         14.580    
                         arrival time                         -75.777    
  -------------------------------------------------------------------
                         slack                                -61.197    

Slack (VIOLATED) :        -58.366ns  (required time - arrival time)
  Source:                 design_1_i/Write_register_m_inst_0/U0/Write_register_m_inst_v1_0_S00_AXI_inst/slv_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_fpga_1 rise@12.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        59.905ns  (logic 38.422ns (64.138%)  route 21.483ns (35.862%))
  Logic Levels:           174  (CARRY4=158 LUT2=14 LUT3=2)
  Clock Path Skew:        -0.312ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.674ns = ( 14.674 - 12.000 ) 
    Source Clock Delay      (SCD):    2.986ns = ( 12.986 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.323ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    11.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    11.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=706, routed)         1.678    12.986    design_1_i/Write_register_m_inst_0/U0/Write_register_m_inst_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X9Y11          FDRE                                         r  design_1_i/Write_register_m_inst_0/U0/Write_register_m_inst_v1_0_S00_AXI_inst/slv_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y11          FDRE (Prop_fdre_C_Q)         0.456    13.442 r  design_1_i/Write_register_m_inst_0/U0/Write_register_m_inst_v1_0_S00_AXI_inst/slv_reg1_reg[0]/Q
                         net (fo=47, routed)          0.477    13.919    design_1_i/Modulador_m_instant_0/U0/Fsw2[0]
    SLICE_X8Y10          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    14.556 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[27]_i_7/CO[3]
                         net (fo=1, routed)           0.000    14.556    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[27]_i_7_n_0
    SLICE_X8Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.673 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.673    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[27]_i_2_n_0
    SLICE_X8Y12          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    14.902 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[27]_i_1/CO[2]
                         net (fo=14, routed)          0.640    15.543    design_1_i/Modulador_m_instant_0/U0/cuentas_max1[27]
    SLICE_X9Y8           LUT2 (Prop_lut2_I1_O)        0.310    15.853 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max[26]_i_15/O
                         net (fo=1, routed)           0.000    15.853    design_1_i/Modulador_m_instant_0/U0/cuentas_max[26]_i_15_n_0
    SLICE_X9Y8           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.403 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[26]_i_8/CO[3]
                         net (fo=1, routed)           0.000    16.403    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[26]_i_8_n_0
    SLICE_X9Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.517 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[26]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.517    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[26]_i_3_n_0
    SLICE_X9Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.631 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[26]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.631    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[26]_i_2_n_0
    SLICE_X9Y11          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    16.902 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[26]_i_1/CO[0]
                         net (fo=16, routed)          0.802    17.704    design_1_i/Modulador_m_instant_0/U0/cuentas_max1[26]
    SLICE_X10Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    18.548 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[25]_i_9/CO[3]
                         net (fo=1, routed)           0.000    18.548    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[25]_i_9_n_0
    SLICE_X10Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.665 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[25]_i_4/CO[3]
                         net (fo=1, routed)           0.000    18.665    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[25]_i_4_n_0
    SLICE_X10Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.782 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[25]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.782    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[25]_i_2_n_0
    SLICE_X10Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    18.961 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[25]_i_1/CO[1]
                         net (fo=19, routed)          0.572    19.533    design_1_i/Modulador_m_instant_0/U0/cuentas_max1[25]
    SLICE_X11Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    20.321 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[24]_i_10/CO[3]
                         net (fo=1, routed)           0.000    20.321    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[24]_i_10_n_0
    SLICE_X11Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.435 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[24]_i_5/CO[3]
                         net (fo=1, routed)           0.000    20.435    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[24]_i_5_n_0
    SLICE_X11Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.549 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.549    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[24]_i_2_n_0
    SLICE_X11Y15         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    20.799 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[24]_i_1/CO[2]
                         net (fo=20, routed)          0.614    21.414    design_1_i/Modulador_m_instant_0/U0/cuentas_max1[24]
    SLICE_X10Y15         LUT3 (Prop_lut3_I0_O)        0.313    21.727 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max[23]_i_14/O
                         net (fo=1, routed)           0.000    21.727    design_1_i/Modulador_m_instant_0/U0/cuentas_max[23]_i_14_n_0
    SLICE_X10Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.260 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[23]_i_6/CO[3]
                         net (fo=1, routed)           0.000    22.260    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[23]_i_6_n_0
    SLICE_X10Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.377 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.377    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[23]_i_2_n_0
    SLICE_X10Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.494 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[23]_i_1/CO[3]
                         net (fo=22, routed)          1.003    23.496    design_1_i/Modulador_m_instant_0/U0/cuentas_max1[23]
    SLICE_X9Y15          LUT2 (Prop_lut2_I1_O)        0.124    23.620 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max[22]_i_20/O
                         net (fo=1, routed)           0.000    23.620    design_1_i/Modulador_m_instant_0/U0/cuentas_max[22]_i_20_n_0
    SLICE_X9Y15          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.170 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[22]_i_13/CO[3]
                         net (fo=1, routed)           0.000    24.170    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[22]_i_13_n_0
    SLICE_X9Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.284 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[22]_i_8/CO[3]
                         net (fo=1, routed)           0.000    24.284    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[22]_i_8_n_0
    SLICE_X9Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.398 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[22]_i_3/CO[3]
                         net (fo=1, routed)           0.000    24.398    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[22]_i_3_n_0
    SLICE_X9Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.512 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[22]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.512    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[22]_i_2_n_0
    SLICE_X9Y19          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    24.805 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[22]_i_1/CO[0]
                         net (fo=24, routed)          0.714    25.519    design_1_i/Modulador_m_instant_0/U0/cuentas_max1[22]
    SLICE_X6Y16          LUT2 (Prop_lut2_I1_O)        0.373    25.892 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max[21]_i_21/O
                         net (fo=1, routed)           0.000    25.892    design_1_i/Modulador_m_instant_0/U0/cuentas_max[21]_i_21_n_0
    SLICE_X6Y16          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.425 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[21]_i_14/CO[3]
                         net (fo=1, routed)           0.000    26.425    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[21]_i_14_n_0
    SLICE_X6Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.542 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[21]_i_9/CO[3]
                         net (fo=1, routed)           0.000    26.542    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[21]_i_9_n_0
    SLICE_X6Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.659 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[21]_i_4/CO[3]
                         net (fo=1, routed)           0.000    26.659    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[21]_i_4_n_0
    SLICE_X6Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.776 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[21]_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.776    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[21]_i_2_n_0
    SLICE_X6Y20          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    26.955 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[21]_i_1/CO[1]
                         net (fo=27, routed)          0.959    27.914    design_1_i/Modulador_m_instant_0/U0/cuentas_max1[21]
    SLICE_X4Y17          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    28.717 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[20]_i_15/CO[3]
                         net (fo=1, routed)           0.000    28.717    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[20]_i_15_n_0
    SLICE_X4Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.834 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[20]_i_10/CO[3]
                         net (fo=1, routed)           0.000    28.834    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[20]_i_10_n_0
    SLICE_X4Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.951 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000    28.951    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[20]_i_5_n_0
    SLICE_X4Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.068 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.068    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[20]_i_2_n_0
    SLICE_X4Y21          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    29.320 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[20]_i_1/CO[2]
                         net (fo=29, routed)          0.657    29.977    design_1_i/Modulador_m_instant_0/U0/cuentas_max1[20]
    SLICE_X3Y18          LUT2 (Prop_lut2_I1_O)        0.310    30.287 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max[19]_i_24/O
                         net (fo=1, routed)           0.000    30.287    design_1_i/Modulador_m_instant_0/U0/cuentas_max[19]_i_24_n_0
    SLICE_X3Y18          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.837 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[19]_i_16/CO[3]
                         net (fo=1, routed)           0.000    30.837    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[19]_i_16_n_0
    SLICE_X3Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.951 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[19]_i_11/CO[3]
                         net (fo=1, routed)           0.000    30.951    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[19]_i_11_n_0
    SLICE_X3Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.065 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[19]_i_6/CO[3]
                         net (fo=1, routed)           0.000    31.065    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[19]_i_6_n_0
    SLICE_X3Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.179 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    31.179    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[19]_i_2_n_0
    SLICE_X3Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.293 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[19]_i_1/CO[3]
                         net (fo=30, routed)          1.107    32.400    design_1_i/Modulador_m_instant_0/U0/cuentas_max1[19]
    SLICE_X2Y18          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    32.980 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[18]_i_18/CO[3]
                         net (fo=1, routed)           0.000    32.980    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[18]_i_18_n_0
    SLICE_X2Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.094 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[18]_i_13/CO[3]
                         net (fo=1, routed)           0.000    33.094    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[18]_i_13_n_0
    SLICE_X2Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.208 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[18]_i_8/CO[3]
                         net (fo=1, routed)           0.000    33.208    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[18]_i_8_n_0
    SLICE_X2Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.322 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[18]_i_3/CO[3]
                         net (fo=1, routed)           0.000    33.322    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[18]_i_3_n_0
    SLICE_X2Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.436 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000    33.436    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[18]_i_2_n_0
    SLICE_X2Y23          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    33.729 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[18]_i_1/CO[0]
                         net (fo=32, routed)          0.755    34.484    design_1_i/Modulador_m_instant_0/U0/cuentas_max1[18]
    SLICE_X1Y21          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    35.313 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[17]_i_19/CO[3]
                         net (fo=1, routed)           0.000    35.313    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[17]_i_19_n_0
    SLICE_X1Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.427 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[17]_i_14/CO[3]
                         net (fo=1, routed)           0.000    35.427    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[17]_i_14_n_0
    SLICE_X1Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.541 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[17]_i_9/CO[3]
                         net (fo=1, routed)           0.000    35.541    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[17]_i_9_n_0
    SLICE_X1Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.655 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[17]_i_4/CO[3]
                         net (fo=1, routed)           0.009    35.664    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[17]_i_4_n_0
    SLICE_X1Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.778 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[17]_i_2/CO[3]
                         net (fo=1, routed)           0.000    35.778    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[17]_i_2_n_0
    SLICE_X1Y26          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    35.956 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[17]_i_1/CO[1]
                         net (fo=35, routed)          0.862    36.818    design_1_i/Modulador_m_instant_0/U0/cuentas_max1[17]
    SLICE_X3Y23          LUT2 (Prop_lut2_I1_O)        0.329    37.147 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max[16]_i_28/O
                         net (fo=1, routed)           0.000    37.147    design_1_i/Modulador_m_instant_0/U0/cuentas_max[16]_i_28_n_0
    SLICE_X3Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.697 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[16]_i_20/CO[3]
                         net (fo=1, routed)           0.000    37.697    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[16]_i_20_n_0
    SLICE_X3Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.811 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[16]_i_15/CO[3]
                         net (fo=1, routed)           0.009    37.820    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[16]_i_15_n_0
    SLICE_X3Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.934 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[16]_i_10/CO[3]
                         net (fo=1, routed)           0.000    37.934    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[16]_i_10_n_0
    SLICE_X3Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.048 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[16]_i_5/CO[3]
                         net (fo=1, routed)           0.000    38.048    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[16]_i_5_n_0
    SLICE_X3Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.162 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    38.162    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[16]_i_2_n_0
    SLICE_X3Y28          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    38.412 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[16]_i_1/CO[2]
                         net (fo=36, routed)          0.740    39.152    design_1_i/Modulador_m_instant_0/U0/cuentas_max1[16]
    SLICE_X4Y24          LUT2 (Prop_lut2_I1_O)        0.313    39.465 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max[15]_i_28/O
                         net (fo=1, routed)           0.000    39.465    design_1_i/Modulador_m_instant_0/U0/cuentas_max[15]_i_28_n_0
    SLICE_X4Y24          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    39.998 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[15]_i_21/CO[3]
                         net (fo=1, routed)           0.009    40.007    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[15]_i_21_n_0
    SLICE_X4Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.124 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[15]_i_16/CO[3]
                         net (fo=1, routed)           0.000    40.124    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[15]_i_16_n_0
    SLICE_X4Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.241 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[15]_i_11/CO[3]
                         net (fo=1, routed)           0.000    40.241    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[15]_i_11_n_0
    SLICE_X4Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.358 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           0.000    40.358    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[15]_i_6_n_0
    SLICE_X4Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.475 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    40.475    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[15]_i_2_n_0
    SLICE_X4Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.592 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[15]_i_1/CO[3]
                         net (fo=39, routed)          1.189    41.781    design_1_i/Modulador_m_instant_0/U0/cuentas_max1[15]
    SLICE_X5Y26          LUT2 (Prop_lut2_I1_O)        0.124    41.905 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max[14]_i_31/O
                         net (fo=1, routed)           0.000    41.905    design_1_i/Modulador_m_instant_0/U0/cuentas_max[14]_i_31_n_0
    SLICE_X5Y26          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.455 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[14]_i_23/CO[3]
                         net (fo=1, routed)           0.000    42.455    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[14]_i_23_n_0
    SLICE_X5Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.569 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[14]_i_18/CO[3]
                         net (fo=1, routed)           0.000    42.569    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[14]_i_18_n_0
    SLICE_X5Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.683 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[14]_i_13/CO[3]
                         net (fo=1, routed)           0.000    42.683    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[14]_i_13_n_0
    SLICE_X5Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.797 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[14]_i_8/CO[3]
                         net (fo=1, routed)           0.000    42.797    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[14]_i_8_n_0
    SLICE_X5Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.911 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[14]_i_3/CO[3]
                         net (fo=1, routed)           0.000    42.911    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[14]_i_3_n_0
    SLICE_X5Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.025 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    43.025    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[14]_i_2_n_0
    SLICE_X5Y32          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    43.318 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[14]_i_1/CO[0]
                         net (fo=40, routed)          0.919    44.237    design_1_i/Modulador_m_instant_0/U0/cuentas_max1[14]
    SLICE_X7Y29          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    45.066 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[13]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.066    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[13]_i_24_n_0
    SLICE_X7Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.180 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[13]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.180    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[13]_i_19_n_0
    SLICE_X7Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.294 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[13]_i_14/CO[3]
                         net (fo=1, routed)           0.000    45.294    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[13]_i_14_n_0
    SLICE_X7Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.408 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[13]_i_9/CO[3]
                         net (fo=1, routed)           0.000    45.408    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[13]_i_9_n_0
    SLICE_X7Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.522 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[13]_i_4/CO[3]
                         net (fo=1, routed)           0.000    45.522    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[13]_i_4_n_0
    SLICE_X7Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.636 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000    45.636    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[13]_i_2_n_0
    SLICE_X7Y35          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    45.814 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[13]_i_1/CO[1]
                         net (fo=42, routed)          0.926    46.740    design_1_i/Modulador_m_instant_0/U0/cuentas_max1[13]
    SLICE_X11Y31         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    47.525 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[12]_i_25/CO[3]
                         net (fo=1, routed)           0.000    47.525    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[12]_i_25_n_0
    SLICE_X11Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.639 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[12]_i_20/CO[3]
                         net (fo=1, routed)           0.000    47.639    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[12]_i_20_n_0
    SLICE_X11Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.753 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[12]_i_15/CO[3]
                         net (fo=1, routed)           0.000    47.753    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[12]_i_15_n_0
    SLICE_X11Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.867 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[12]_i_10/CO[3]
                         net (fo=1, routed)           0.000    47.867    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[12]_i_10_n_0
    SLICE_X11Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.981 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000    47.981    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[12]_i_5_n_0
    SLICE_X11Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.095 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    48.095    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[12]_i_2_n_0
    SLICE_X11Y37         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    48.345 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[12]_i_1/CO[2]
                         net (fo=45, routed)          0.859    49.204    design_1_i/Modulador_m_instant_0/U0/cuentas_max1[12]
    SLICE_X10Y33         LUT2 (Prop_lut2_I1_O)        0.313    49.517 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max[11]_i_34/O
                         net (fo=1, routed)           0.000    49.517    design_1_i/Modulador_m_instant_0/U0/cuentas_max[11]_i_34_n_0
    SLICE_X10Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    50.050 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[11]_i_26/CO[3]
                         net (fo=1, routed)           0.000    50.050    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[11]_i_26_n_0
    SLICE_X10Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.167 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[11]_i_21/CO[3]
                         net (fo=1, routed)           0.000    50.167    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[11]_i_21_n_0
    SLICE_X10Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.284 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[11]_i_16/CO[3]
                         net (fo=1, routed)           0.000    50.284    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[11]_i_16_n_0
    SLICE_X10Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.401 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    50.401    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[11]_i_11_n_0
    SLICE_X10Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.518 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    50.518    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[11]_i_6_n_0
    SLICE_X10Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.635 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    50.635    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[11]_i_2_n_0
    SLICE_X10Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.752 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[11]_i_1/CO[3]
                         net (fo=47, routed)          1.138    51.890    design_1_i/Modulador_m_instant_0/U0/cuentas_max1[11]
    SLICE_X9Y37          LUT2 (Prop_lut2_I1_O)        0.124    52.014 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max[10]_i_36/O
                         net (fo=1, routed)           0.000    52.014    design_1_i/Modulador_m_instant_0/U0/cuentas_max[10]_i_36_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.564 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    52.564    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[10]_i_28_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.678 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    52.678    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[10]_i_23_n_0
    SLICE_X9Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.792 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    52.792    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[10]_i_18_n_0
    SLICE_X9Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.906 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[10]_i_13/CO[3]
                         net (fo=1, routed)           0.000    52.906    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[10]_i_13_n_0
    SLICE_X9Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.020 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[10]_i_8/CO[3]
                         net (fo=1, routed)           0.000    53.020    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[10]_i_8_n_0
    SLICE_X9Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.134 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[10]_i_3/CO[3]
                         net (fo=1, routed)           0.000    53.134    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[10]_i_3_n_0
    SLICE_X9Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.248 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    53.248    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[10]_i_2_n_0
    SLICE_X9Y44          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    53.541 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[10]_i_1/CO[0]
                         net (fo=48, routed)          0.974    54.514    design_1_i/Modulador_m_instant_0/U0/cuentas_max1[10]
    SLICE_X8Y38          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    55.358 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[9]_i_29/CO[3]
                         net (fo=1, routed)           0.000    55.358    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[9]_i_29_n_0
    SLICE_X8Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.475 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[9]_i_24/CO[3]
                         net (fo=1, routed)           0.000    55.475    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[9]_i_24_n_0
    SLICE_X8Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.592 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[9]_i_19/CO[3]
                         net (fo=1, routed)           0.000    55.592    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[9]_i_19_n_0
    SLICE_X8Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.709 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[9]_i_14/CO[3]
                         net (fo=1, routed)           0.000    55.709    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[9]_i_14_n_0
    SLICE_X8Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.826 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[9]_i_9/CO[3]
                         net (fo=1, routed)           0.000    55.826    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[9]_i_9_n_0
    SLICE_X8Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.943 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[9]_i_4/CO[3]
                         net (fo=1, routed)           0.000    55.943    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[9]_i_4_n_0
    SLICE_X8Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.060 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    56.060    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[9]_i_2_n_0
    SLICE_X8Y45          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    56.239 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[9]_i_1/CO[1]
                         net (fo=51, routed)          0.955    57.194    design_1_i/Modulador_m_instant_0/U0/cuentas_max1[9]
    SLICE_X7Y41          LUT2 (Prop_lut2_I1_O)        0.332    57.526 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max[8]_i_38/O
                         net (fo=1, routed)           0.000    57.526    design_1_i/Modulador_m_instant_0/U0/cuentas_max[8]_i_38_n_0
    SLICE_X7Y41          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.076 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[8]_i_30/CO[3]
                         net (fo=1, routed)           0.000    58.076    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[8]_i_30_n_0
    SLICE_X7Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.190 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    58.190    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[8]_i_25_n_0
    SLICE_X7Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.304 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[8]_i_20/CO[3]
                         net (fo=1, routed)           0.000    58.304    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[8]_i_20_n_0
    SLICE_X7Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.418 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[8]_i_15/CO[3]
                         net (fo=1, routed)           0.000    58.418    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[8]_i_15_n_0
    SLICE_X7Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.532 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    58.532    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[8]_i_10_n_0
    SLICE_X7Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.646 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    58.646    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[8]_i_5_n_0
    SLICE_X7Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.760 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    58.760    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[8]_i_2_n_0
    SLICE_X7Y48          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    59.010 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[8]_i_1/CO[2]
                         net (fo=52, routed)          0.947    59.957    design_1_i/Modulador_m_instant_0/U0/cuentas_max1[8]
    SLICE_X6Y45          LUT3 (Prop_lut3_I0_O)        0.313    60.270 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max[7]_i_36/O
                         net (fo=1, routed)           0.000    60.270    design_1_i/Modulador_m_instant_0/U0/cuentas_max[7]_i_36_n_0
    SLICE_X6Y45          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    60.646 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[7]_i_31/CO[3]
                         net (fo=1, routed)           0.000    60.646    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[7]_i_31_n_0
    SLICE_X6Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.763 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[7]_i_26/CO[3]
                         net (fo=1, routed)           0.000    60.763    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[7]_i_26_n_0
    SLICE_X6Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.880 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[7]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.880    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[7]_i_21_n_0
    SLICE_X6Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.997 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[7]_i_16/CO[3]
                         net (fo=1, routed)           0.000    60.997    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[7]_i_16_n_0
    SLICE_X6Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.114 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[7]_i_11/CO[3]
                         net (fo=1, routed)           0.001    61.115    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[7]_i_11_n_0
    SLICE_X6Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.232 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    61.232    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[7]_i_6_n_0
    SLICE_X6Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.349 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    61.349    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[7]_i_2_n_0
    SLICE_X6Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.466 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[7]_i_1/CO[3]
                         net (fo=55, routed)          1.171    62.637    design_1_i/Modulador_m_instant_0/U0/cuentas_max1[7]
    SLICE_X8Y49          LUT2 (Prop_lut2_I1_O)        0.124    62.761 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max[6]_i_41/O
                         net (fo=1, routed)           0.000    62.761    design_1_i/Modulador_m_instant_0/U0/cuentas_max[6]_i_41_n_0
    SLICE_X8Y49          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    63.294 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[6]_i_33/CO[3]
                         net (fo=1, routed)           0.001    63.295    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[6]_i_33_n_0
    SLICE_X8Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.412 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[6]_i_28/CO[3]
                         net (fo=1, routed)           0.000    63.412    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[6]_i_28_n_0
    SLICE_X8Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.529 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[6]_i_23/CO[3]
                         net (fo=1, routed)           0.000    63.529    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[6]_i_23_n_0
    SLICE_X8Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.646 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[6]_i_18/CO[3]
                         net (fo=1, routed)           0.000    63.646    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[6]_i_18_n_0
    SLICE_X8Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.763 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[6]_i_13/CO[3]
                         net (fo=1, routed)           0.000    63.763    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[6]_i_13_n_0
    SLICE_X8Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.880 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[6]_i_8/CO[3]
                         net (fo=1, routed)           0.000    63.880    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[6]_i_8_n_0
    SLICE_X8Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.997 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[6]_i_3/CO[3]
                         net (fo=1, routed)           0.000    63.997    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[6]_i_3_n_0
    SLICE_X8Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.114 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    64.114    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[6]_i_2_n_0
    SLICE_X8Y57          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    64.395 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[6]_i_1/CO[0]
                         net (fo=57, routed)          0.782    65.177    design_1_i/Modulador_m_instant_0/U0/cuentas_max1[6]
    SLICE_X7Y56          LUT2 (Prop_lut2_I1_O)        0.367    65.544 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max[5]_i_42/O
                         net (fo=1, routed)           0.000    65.544    design_1_i/Modulador_m_instant_0/U0/cuentas_max[5]_i_42_n_0
    SLICE_X7Y56          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    66.094 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[5]_i_34/CO[3]
                         net (fo=1, routed)           0.000    66.094    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[5]_i_34_n_0
    SLICE_X7Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.208 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[5]_i_29/CO[3]
                         net (fo=1, routed)           0.000    66.208    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[5]_i_29_n_0
    SLICE_X7Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.322 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[5]_i_24/CO[3]
                         net (fo=1, routed)           0.000    66.322    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[5]_i_24_n_0
    SLICE_X7Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.436 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[5]_i_19/CO[3]
                         net (fo=1, routed)           0.000    66.436    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[5]_i_19_n_0
    SLICE_X7Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.550 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[5]_i_14/CO[3]
                         net (fo=1, routed)           0.000    66.550    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[5]_i_14_n_0
    SLICE_X7Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.664 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[5]_i_9/CO[3]
                         net (fo=1, routed)           0.000    66.664    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[5]_i_9_n_0
    SLICE_X7Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.778 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000    66.778    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[5]_i_4_n_0
    SLICE_X7Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.892 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    66.892    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[5]_i_2_n_0
    SLICE_X7Y64          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    67.185 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[5]_i_1/CO[0]
                         net (fo=57, routed)          0.878    68.064    design_1_i/Modulador_m_instant_0/U0/cuentas_max1[5]
    SLICE_X8Y62          LUT2 (Prop_lut2_I1_O)        0.373    68.437 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max[4]_i_42/O
                         net (fo=1, routed)           0.000    68.437    design_1_i/Modulador_m_instant_0/U0/cuentas_max[4]_i_42_n_0
    SLICE_X8Y62          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    68.970 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[4]_i_34/CO[3]
                         net (fo=1, routed)           0.000    68.970    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[4]_i_34_n_0
    SLICE_X8Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.087 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[4]_i_29/CO[3]
                         net (fo=1, routed)           0.000    69.087    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[4]_i_29_n_0
    SLICE_X8Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.204 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[4]_i_24/CO[3]
                         net (fo=1, routed)           0.000    69.204    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[4]_i_24_n_0
    SLICE_X8Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.321 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[4]_i_19/CO[3]
                         net (fo=1, routed)           0.000    69.321    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[4]_i_19_n_0
    SLICE_X8Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.438 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[4]_i_14/CO[3]
                         net (fo=1, routed)           0.000    69.438    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[4]_i_14_n_0
    SLICE_X8Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.555 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[4]_i_9/CO[3]
                         net (fo=1, routed)           0.000    69.555    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[4]_i_9_n_0
    SLICE_X8Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.672 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[4]_i_4/CO[3]
                         net (fo=1, routed)           0.000    69.672    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[4]_i_4_n_0
    SLICE_X8Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.789 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    69.789    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[4]_i_2_n_0
    SLICE_X8Y70          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    70.070 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[4]_i_1/CO[0]
                         net (fo=57, routed)          0.804    70.874    design_1_i/Modulador_m_instant_0/U0/cuentas_max1[4]
    SLICE_X7Y69          LUT2 (Prop_lut2_I1_O)        0.367    71.241 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max[3]_i_42/O
                         net (fo=1, routed)           0.000    71.241    design_1_i/Modulador_m_instant_0/U0/cuentas_max[3]_i_42_n_0
    SLICE_X7Y69          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.791 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[3]_i_34/CO[3]
                         net (fo=1, routed)           0.000    71.791    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[3]_i_34_n_0
    SLICE_X7Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.905 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[3]_i_29/CO[3]
                         net (fo=1, routed)           0.000    71.905    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[3]_i_29_n_0
    SLICE_X7Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.019 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[3]_i_24/CO[3]
                         net (fo=1, routed)           0.000    72.019    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[3]_i_24_n_0
    SLICE_X7Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.133 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[3]_i_19/CO[3]
                         net (fo=1, routed)           0.000    72.133    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[3]_i_19_n_0
    SLICE_X7Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.247 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000    72.247    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[3]_i_14_n_0
    SLICE_X7Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.361 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[3]_i_9/CO[3]
                         net (fo=1, routed)           0.009    72.370    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[3]_i_9_n_0
    SLICE_X7Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.484 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    72.484    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[3]_i_4_n_0
    SLICE_X7Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.598 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    72.598    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[3]_i_2_n_0
    SLICE_X7Y77          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    72.891 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[3]_i_1/CO[0]
                         net (fo=57, routed)          0.000    72.891    design_1_i/Modulador_m_instant_0/U0/cuentas_max1[3]
    SLICE_X7Y77          FDRE                                         r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     12.000    12.000 r  
    PS7_X0Y0             PS7                          0.000    12.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    13.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          1.482    14.674    design_1_i/Modulador_m_instant_0/U0/Clk_inv
    SLICE_X7Y77          FDRE                                         r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[3]/C
                         clock pessimism              0.000    14.674    
                         clock uncertainty           -0.165    14.508    
    SLICE_X7Y77          FDRE (Setup_fdre_C_D)        0.017    14.525    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[3]
  -------------------------------------------------------------------
                         required time                         14.525    
                         arrival time                         -72.891    
  -------------------------------------------------------------------
                         slack                                -58.366    

Slack (VIOLATED) :        -55.492ns  (required time - arrival time)
  Source:                 design_1_i/Write_register_m_inst_0/U0/Write_register_m_inst_v1_0_S00_AXI_inst/slv_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_fpga_1 rise@12.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        57.084ns  (logic 36.414ns (63.790%)  route 20.670ns (36.210%))
  Logic Levels:           164  (CARRY4=149 LUT2=13 LUT3=2)
  Clock Path Skew:        -0.308ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.678ns = ( 14.678 - 12.000 ) 
    Source Clock Delay      (SCD):    2.986ns = ( 12.986 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.323ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    11.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    11.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=706, routed)         1.678    12.986    design_1_i/Write_register_m_inst_0/U0/Write_register_m_inst_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X9Y11          FDRE                                         r  design_1_i/Write_register_m_inst_0/U0/Write_register_m_inst_v1_0_S00_AXI_inst/slv_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y11          FDRE (Prop_fdre_C_Q)         0.456    13.442 r  design_1_i/Write_register_m_inst_0/U0/Write_register_m_inst_v1_0_S00_AXI_inst/slv_reg1_reg[0]/Q
                         net (fo=47, routed)          0.477    13.919    design_1_i/Modulador_m_instant_0/U0/Fsw2[0]
    SLICE_X8Y10          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    14.556 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[27]_i_7/CO[3]
                         net (fo=1, routed)           0.000    14.556    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[27]_i_7_n_0
    SLICE_X8Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.673 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.673    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[27]_i_2_n_0
    SLICE_X8Y12          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    14.902 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[27]_i_1/CO[2]
                         net (fo=14, routed)          0.640    15.543    design_1_i/Modulador_m_instant_0/U0/cuentas_max1[27]
    SLICE_X9Y8           LUT2 (Prop_lut2_I1_O)        0.310    15.853 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max[26]_i_15/O
                         net (fo=1, routed)           0.000    15.853    design_1_i/Modulador_m_instant_0/U0/cuentas_max[26]_i_15_n_0
    SLICE_X9Y8           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.403 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[26]_i_8/CO[3]
                         net (fo=1, routed)           0.000    16.403    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[26]_i_8_n_0
    SLICE_X9Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.517 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[26]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.517    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[26]_i_3_n_0
    SLICE_X9Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.631 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[26]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.631    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[26]_i_2_n_0
    SLICE_X9Y11          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    16.902 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[26]_i_1/CO[0]
                         net (fo=16, routed)          0.802    17.704    design_1_i/Modulador_m_instant_0/U0/cuentas_max1[26]
    SLICE_X10Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    18.548 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[25]_i_9/CO[3]
                         net (fo=1, routed)           0.000    18.548    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[25]_i_9_n_0
    SLICE_X10Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.665 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[25]_i_4/CO[3]
                         net (fo=1, routed)           0.000    18.665    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[25]_i_4_n_0
    SLICE_X10Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.782 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[25]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.782    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[25]_i_2_n_0
    SLICE_X10Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    18.961 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[25]_i_1/CO[1]
                         net (fo=19, routed)          0.572    19.533    design_1_i/Modulador_m_instant_0/U0/cuentas_max1[25]
    SLICE_X11Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    20.321 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[24]_i_10/CO[3]
                         net (fo=1, routed)           0.000    20.321    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[24]_i_10_n_0
    SLICE_X11Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.435 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[24]_i_5/CO[3]
                         net (fo=1, routed)           0.000    20.435    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[24]_i_5_n_0
    SLICE_X11Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.549 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.549    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[24]_i_2_n_0
    SLICE_X11Y15         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    20.799 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[24]_i_1/CO[2]
                         net (fo=20, routed)          0.614    21.414    design_1_i/Modulador_m_instant_0/U0/cuentas_max1[24]
    SLICE_X10Y15         LUT3 (Prop_lut3_I0_O)        0.313    21.727 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max[23]_i_14/O
                         net (fo=1, routed)           0.000    21.727    design_1_i/Modulador_m_instant_0/U0/cuentas_max[23]_i_14_n_0
    SLICE_X10Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.260 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[23]_i_6/CO[3]
                         net (fo=1, routed)           0.000    22.260    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[23]_i_6_n_0
    SLICE_X10Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.377 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.377    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[23]_i_2_n_0
    SLICE_X10Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.494 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[23]_i_1/CO[3]
                         net (fo=22, routed)          1.003    23.496    design_1_i/Modulador_m_instant_0/U0/cuentas_max1[23]
    SLICE_X9Y15          LUT2 (Prop_lut2_I1_O)        0.124    23.620 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max[22]_i_20/O
                         net (fo=1, routed)           0.000    23.620    design_1_i/Modulador_m_instant_0/U0/cuentas_max[22]_i_20_n_0
    SLICE_X9Y15          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.170 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[22]_i_13/CO[3]
                         net (fo=1, routed)           0.000    24.170    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[22]_i_13_n_0
    SLICE_X9Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.284 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[22]_i_8/CO[3]
                         net (fo=1, routed)           0.000    24.284    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[22]_i_8_n_0
    SLICE_X9Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.398 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[22]_i_3/CO[3]
                         net (fo=1, routed)           0.000    24.398    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[22]_i_3_n_0
    SLICE_X9Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.512 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[22]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.512    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[22]_i_2_n_0
    SLICE_X9Y19          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    24.805 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[22]_i_1/CO[0]
                         net (fo=24, routed)          0.714    25.519    design_1_i/Modulador_m_instant_0/U0/cuentas_max1[22]
    SLICE_X6Y16          LUT2 (Prop_lut2_I1_O)        0.373    25.892 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max[21]_i_21/O
                         net (fo=1, routed)           0.000    25.892    design_1_i/Modulador_m_instant_0/U0/cuentas_max[21]_i_21_n_0
    SLICE_X6Y16          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.425 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[21]_i_14/CO[3]
                         net (fo=1, routed)           0.000    26.425    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[21]_i_14_n_0
    SLICE_X6Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.542 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[21]_i_9/CO[3]
                         net (fo=1, routed)           0.000    26.542    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[21]_i_9_n_0
    SLICE_X6Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.659 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[21]_i_4/CO[3]
                         net (fo=1, routed)           0.000    26.659    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[21]_i_4_n_0
    SLICE_X6Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.776 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[21]_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.776    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[21]_i_2_n_0
    SLICE_X6Y20          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    26.955 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[21]_i_1/CO[1]
                         net (fo=27, routed)          0.959    27.914    design_1_i/Modulador_m_instant_0/U0/cuentas_max1[21]
    SLICE_X4Y17          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    28.717 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[20]_i_15/CO[3]
                         net (fo=1, routed)           0.000    28.717    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[20]_i_15_n_0
    SLICE_X4Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.834 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[20]_i_10/CO[3]
                         net (fo=1, routed)           0.000    28.834    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[20]_i_10_n_0
    SLICE_X4Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.951 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000    28.951    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[20]_i_5_n_0
    SLICE_X4Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.068 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.068    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[20]_i_2_n_0
    SLICE_X4Y21          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    29.320 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[20]_i_1/CO[2]
                         net (fo=29, routed)          0.657    29.977    design_1_i/Modulador_m_instant_0/U0/cuentas_max1[20]
    SLICE_X3Y18          LUT2 (Prop_lut2_I1_O)        0.310    30.287 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max[19]_i_24/O
                         net (fo=1, routed)           0.000    30.287    design_1_i/Modulador_m_instant_0/U0/cuentas_max[19]_i_24_n_0
    SLICE_X3Y18          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.837 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[19]_i_16/CO[3]
                         net (fo=1, routed)           0.000    30.837    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[19]_i_16_n_0
    SLICE_X3Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.951 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[19]_i_11/CO[3]
                         net (fo=1, routed)           0.000    30.951    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[19]_i_11_n_0
    SLICE_X3Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.065 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[19]_i_6/CO[3]
                         net (fo=1, routed)           0.000    31.065    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[19]_i_6_n_0
    SLICE_X3Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.179 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    31.179    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[19]_i_2_n_0
    SLICE_X3Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.293 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[19]_i_1/CO[3]
                         net (fo=30, routed)          1.107    32.400    design_1_i/Modulador_m_instant_0/U0/cuentas_max1[19]
    SLICE_X2Y18          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    32.980 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[18]_i_18/CO[3]
                         net (fo=1, routed)           0.000    32.980    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[18]_i_18_n_0
    SLICE_X2Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.094 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[18]_i_13/CO[3]
                         net (fo=1, routed)           0.000    33.094    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[18]_i_13_n_0
    SLICE_X2Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.208 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[18]_i_8/CO[3]
                         net (fo=1, routed)           0.000    33.208    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[18]_i_8_n_0
    SLICE_X2Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.322 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[18]_i_3/CO[3]
                         net (fo=1, routed)           0.000    33.322    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[18]_i_3_n_0
    SLICE_X2Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.436 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000    33.436    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[18]_i_2_n_0
    SLICE_X2Y23          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    33.729 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[18]_i_1/CO[0]
                         net (fo=32, routed)          0.755    34.484    design_1_i/Modulador_m_instant_0/U0/cuentas_max1[18]
    SLICE_X1Y21          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    35.313 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[17]_i_19/CO[3]
                         net (fo=1, routed)           0.000    35.313    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[17]_i_19_n_0
    SLICE_X1Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.427 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[17]_i_14/CO[3]
                         net (fo=1, routed)           0.000    35.427    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[17]_i_14_n_0
    SLICE_X1Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.541 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[17]_i_9/CO[3]
                         net (fo=1, routed)           0.000    35.541    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[17]_i_9_n_0
    SLICE_X1Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.655 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[17]_i_4/CO[3]
                         net (fo=1, routed)           0.009    35.664    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[17]_i_4_n_0
    SLICE_X1Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.778 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[17]_i_2/CO[3]
                         net (fo=1, routed)           0.000    35.778    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[17]_i_2_n_0
    SLICE_X1Y26          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    35.956 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[17]_i_1/CO[1]
                         net (fo=35, routed)          0.862    36.818    design_1_i/Modulador_m_instant_0/U0/cuentas_max1[17]
    SLICE_X3Y23          LUT2 (Prop_lut2_I1_O)        0.329    37.147 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max[16]_i_28/O
                         net (fo=1, routed)           0.000    37.147    design_1_i/Modulador_m_instant_0/U0/cuentas_max[16]_i_28_n_0
    SLICE_X3Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.697 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[16]_i_20/CO[3]
                         net (fo=1, routed)           0.000    37.697    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[16]_i_20_n_0
    SLICE_X3Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.811 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[16]_i_15/CO[3]
                         net (fo=1, routed)           0.009    37.820    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[16]_i_15_n_0
    SLICE_X3Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.934 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[16]_i_10/CO[3]
                         net (fo=1, routed)           0.000    37.934    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[16]_i_10_n_0
    SLICE_X3Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.048 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[16]_i_5/CO[3]
                         net (fo=1, routed)           0.000    38.048    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[16]_i_5_n_0
    SLICE_X3Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.162 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    38.162    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[16]_i_2_n_0
    SLICE_X3Y28          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    38.412 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[16]_i_1/CO[2]
                         net (fo=36, routed)          0.740    39.152    design_1_i/Modulador_m_instant_0/U0/cuentas_max1[16]
    SLICE_X4Y24          LUT2 (Prop_lut2_I1_O)        0.313    39.465 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max[15]_i_28/O
                         net (fo=1, routed)           0.000    39.465    design_1_i/Modulador_m_instant_0/U0/cuentas_max[15]_i_28_n_0
    SLICE_X4Y24          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    39.998 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[15]_i_21/CO[3]
                         net (fo=1, routed)           0.009    40.007    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[15]_i_21_n_0
    SLICE_X4Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.124 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[15]_i_16/CO[3]
                         net (fo=1, routed)           0.000    40.124    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[15]_i_16_n_0
    SLICE_X4Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.241 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[15]_i_11/CO[3]
                         net (fo=1, routed)           0.000    40.241    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[15]_i_11_n_0
    SLICE_X4Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.358 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           0.000    40.358    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[15]_i_6_n_0
    SLICE_X4Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.475 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    40.475    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[15]_i_2_n_0
    SLICE_X4Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.592 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[15]_i_1/CO[3]
                         net (fo=39, routed)          1.189    41.781    design_1_i/Modulador_m_instant_0/U0/cuentas_max1[15]
    SLICE_X5Y26          LUT2 (Prop_lut2_I1_O)        0.124    41.905 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max[14]_i_31/O
                         net (fo=1, routed)           0.000    41.905    design_1_i/Modulador_m_instant_0/U0/cuentas_max[14]_i_31_n_0
    SLICE_X5Y26          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.455 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[14]_i_23/CO[3]
                         net (fo=1, routed)           0.000    42.455    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[14]_i_23_n_0
    SLICE_X5Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.569 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[14]_i_18/CO[3]
                         net (fo=1, routed)           0.000    42.569    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[14]_i_18_n_0
    SLICE_X5Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.683 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[14]_i_13/CO[3]
                         net (fo=1, routed)           0.000    42.683    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[14]_i_13_n_0
    SLICE_X5Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.797 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[14]_i_8/CO[3]
                         net (fo=1, routed)           0.000    42.797    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[14]_i_8_n_0
    SLICE_X5Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.911 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[14]_i_3/CO[3]
                         net (fo=1, routed)           0.000    42.911    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[14]_i_3_n_0
    SLICE_X5Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.025 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    43.025    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[14]_i_2_n_0
    SLICE_X5Y32          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    43.318 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[14]_i_1/CO[0]
                         net (fo=40, routed)          0.919    44.237    design_1_i/Modulador_m_instant_0/U0/cuentas_max1[14]
    SLICE_X7Y29          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    45.066 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[13]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.066    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[13]_i_24_n_0
    SLICE_X7Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.180 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[13]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.180    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[13]_i_19_n_0
    SLICE_X7Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.294 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[13]_i_14/CO[3]
                         net (fo=1, routed)           0.000    45.294    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[13]_i_14_n_0
    SLICE_X7Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.408 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[13]_i_9/CO[3]
                         net (fo=1, routed)           0.000    45.408    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[13]_i_9_n_0
    SLICE_X7Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.522 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[13]_i_4/CO[3]
                         net (fo=1, routed)           0.000    45.522    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[13]_i_4_n_0
    SLICE_X7Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.636 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000    45.636    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[13]_i_2_n_0
    SLICE_X7Y35          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    45.814 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[13]_i_1/CO[1]
                         net (fo=42, routed)          0.926    46.740    design_1_i/Modulador_m_instant_0/U0/cuentas_max1[13]
    SLICE_X11Y31         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    47.525 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[12]_i_25/CO[3]
                         net (fo=1, routed)           0.000    47.525    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[12]_i_25_n_0
    SLICE_X11Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.639 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[12]_i_20/CO[3]
                         net (fo=1, routed)           0.000    47.639    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[12]_i_20_n_0
    SLICE_X11Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.753 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[12]_i_15/CO[3]
                         net (fo=1, routed)           0.000    47.753    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[12]_i_15_n_0
    SLICE_X11Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.867 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[12]_i_10/CO[3]
                         net (fo=1, routed)           0.000    47.867    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[12]_i_10_n_0
    SLICE_X11Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.981 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000    47.981    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[12]_i_5_n_0
    SLICE_X11Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.095 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    48.095    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[12]_i_2_n_0
    SLICE_X11Y37         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    48.345 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[12]_i_1/CO[2]
                         net (fo=45, routed)          0.859    49.204    design_1_i/Modulador_m_instant_0/U0/cuentas_max1[12]
    SLICE_X10Y33         LUT2 (Prop_lut2_I1_O)        0.313    49.517 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max[11]_i_34/O
                         net (fo=1, routed)           0.000    49.517    design_1_i/Modulador_m_instant_0/U0/cuentas_max[11]_i_34_n_0
    SLICE_X10Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    50.050 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[11]_i_26/CO[3]
                         net (fo=1, routed)           0.000    50.050    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[11]_i_26_n_0
    SLICE_X10Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.167 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[11]_i_21/CO[3]
                         net (fo=1, routed)           0.000    50.167    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[11]_i_21_n_0
    SLICE_X10Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.284 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[11]_i_16/CO[3]
                         net (fo=1, routed)           0.000    50.284    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[11]_i_16_n_0
    SLICE_X10Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.401 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    50.401    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[11]_i_11_n_0
    SLICE_X10Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.518 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    50.518    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[11]_i_6_n_0
    SLICE_X10Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.635 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    50.635    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[11]_i_2_n_0
    SLICE_X10Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.752 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[11]_i_1/CO[3]
                         net (fo=47, routed)          1.138    51.890    design_1_i/Modulador_m_instant_0/U0/cuentas_max1[11]
    SLICE_X9Y37          LUT2 (Prop_lut2_I1_O)        0.124    52.014 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max[10]_i_36/O
                         net (fo=1, routed)           0.000    52.014    design_1_i/Modulador_m_instant_0/U0/cuentas_max[10]_i_36_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.564 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    52.564    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[10]_i_28_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.678 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    52.678    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[10]_i_23_n_0
    SLICE_X9Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.792 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    52.792    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[10]_i_18_n_0
    SLICE_X9Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.906 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[10]_i_13/CO[3]
                         net (fo=1, routed)           0.000    52.906    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[10]_i_13_n_0
    SLICE_X9Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.020 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[10]_i_8/CO[3]
                         net (fo=1, routed)           0.000    53.020    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[10]_i_8_n_0
    SLICE_X9Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.134 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[10]_i_3/CO[3]
                         net (fo=1, routed)           0.000    53.134    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[10]_i_3_n_0
    SLICE_X9Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.248 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    53.248    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[10]_i_2_n_0
    SLICE_X9Y44          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    53.541 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[10]_i_1/CO[0]
                         net (fo=48, routed)          0.974    54.514    design_1_i/Modulador_m_instant_0/U0/cuentas_max1[10]
    SLICE_X8Y38          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    55.358 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[9]_i_29/CO[3]
                         net (fo=1, routed)           0.000    55.358    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[9]_i_29_n_0
    SLICE_X8Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.475 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[9]_i_24/CO[3]
                         net (fo=1, routed)           0.000    55.475    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[9]_i_24_n_0
    SLICE_X8Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.592 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[9]_i_19/CO[3]
                         net (fo=1, routed)           0.000    55.592    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[9]_i_19_n_0
    SLICE_X8Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.709 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[9]_i_14/CO[3]
                         net (fo=1, routed)           0.000    55.709    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[9]_i_14_n_0
    SLICE_X8Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.826 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[9]_i_9/CO[3]
                         net (fo=1, routed)           0.000    55.826    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[9]_i_9_n_0
    SLICE_X8Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.943 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[9]_i_4/CO[3]
                         net (fo=1, routed)           0.000    55.943    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[9]_i_4_n_0
    SLICE_X8Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.060 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    56.060    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[9]_i_2_n_0
    SLICE_X8Y45          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    56.239 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[9]_i_1/CO[1]
                         net (fo=51, routed)          0.955    57.194    design_1_i/Modulador_m_instant_0/U0/cuentas_max1[9]
    SLICE_X7Y41          LUT2 (Prop_lut2_I1_O)        0.332    57.526 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max[8]_i_38/O
                         net (fo=1, routed)           0.000    57.526    design_1_i/Modulador_m_instant_0/U0/cuentas_max[8]_i_38_n_0
    SLICE_X7Y41          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.076 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[8]_i_30/CO[3]
                         net (fo=1, routed)           0.000    58.076    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[8]_i_30_n_0
    SLICE_X7Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.190 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    58.190    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[8]_i_25_n_0
    SLICE_X7Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.304 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[8]_i_20/CO[3]
                         net (fo=1, routed)           0.000    58.304    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[8]_i_20_n_0
    SLICE_X7Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.418 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[8]_i_15/CO[3]
                         net (fo=1, routed)           0.000    58.418    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[8]_i_15_n_0
    SLICE_X7Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.532 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    58.532    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[8]_i_10_n_0
    SLICE_X7Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.646 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    58.646    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[8]_i_5_n_0
    SLICE_X7Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.760 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    58.760    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[8]_i_2_n_0
    SLICE_X7Y48          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    59.010 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[8]_i_1/CO[2]
                         net (fo=52, routed)          0.947    59.957    design_1_i/Modulador_m_instant_0/U0/cuentas_max1[8]
    SLICE_X6Y45          LUT3 (Prop_lut3_I0_O)        0.313    60.270 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max[7]_i_36/O
                         net (fo=1, routed)           0.000    60.270    design_1_i/Modulador_m_instant_0/U0/cuentas_max[7]_i_36_n_0
    SLICE_X6Y45          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    60.646 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[7]_i_31/CO[3]
                         net (fo=1, routed)           0.000    60.646    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[7]_i_31_n_0
    SLICE_X6Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.763 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[7]_i_26/CO[3]
                         net (fo=1, routed)           0.000    60.763    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[7]_i_26_n_0
    SLICE_X6Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.880 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[7]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.880    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[7]_i_21_n_0
    SLICE_X6Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.997 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[7]_i_16/CO[3]
                         net (fo=1, routed)           0.000    60.997    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[7]_i_16_n_0
    SLICE_X6Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.114 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[7]_i_11/CO[3]
                         net (fo=1, routed)           0.001    61.115    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[7]_i_11_n_0
    SLICE_X6Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.232 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    61.232    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[7]_i_6_n_0
    SLICE_X6Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.349 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    61.349    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[7]_i_2_n_0
    SLICE_X6Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.466 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[7]_i_1/CO[3]
                         net (fo=55, routed)          1.171    62.637    design_1_i/Modulador_m_instant_0/U0/cuentas_max1[7]
    SLICE_X8Y49          LUT2 (Prop_lut2_I1_O)        0.124    62.761 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max[6]_i_41/O
                         net (fo=1, routed)           0.000    62.761    design_1_i/Modulador_m_instant_0/U0/cuentas_max[6]_i_41_n_0
    SLICE_X8Y49          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    63.294 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[6]_i_33/CO[3]
                         net (fo=1, routed)           0.001    63.295    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[6]_i_33_n_0
    SLICE_X8Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.412 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[6]_i_28/CO[3]
                         net (fo=1, routed)           0.000    63.412    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[6]_i_28_n_0
    SLICE_X8Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.529 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[6]_i_23/CO[3]
                         net (fo=1, routed)           0.000    63.529    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[6]_i_23_n_0
    SLICE_X8Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.646 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[6]_i_18/CO[3]
                         net (fo=1, routed)           0.000    63.646    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[6]_i_18_n_0
    SLICE_X8Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.763 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[6]_i_13/CO[3]
                         net (fo=1, routed)           0.000    63.763    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[6]_i_13_n_0
    SLICE_X8Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.880 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[6]_i_8/CO[3]
                         net (fo=1, routed)           0.000    63.880    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[6]_i_8_n_0
    SLICE_X8Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.997 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[6]_i_3/CO[3]
                         net (fo=1, routed)           0.000    63.997    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[6]_i_3_n_0
    SLICE_X8Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.114 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    64.114    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[6]_i_2_n_0
    SLICE_X8Y57          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    64.395 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[6]_i_1/CO[0]
                         net (fo=57, routed)          0.782    65.177    design_1_i/Modulador_m_instant_0/U0/cuentas_max1[6]
    SLICE_X7Y56          LUT2 (Prop_lut2_I1_O)        0.367    65.544 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max[5]_i_42/O
                         net (fo=1, routed)           0.000    65.544    design_1_i/Modulador_m_instant_0/U0/cuentas_max[5]_i_42_n_0
    SLICE_X7Y56          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    66.094 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[5]_i_34/CO[3]
                         net (fo=1, routed)           0.000    66.094    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[5]_i_34_n_0
    SLICE_X7Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.208 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[5]_i_29/CO[3]
                         net (fo=1, routed)           0.000    66.208    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[5]_i_29_n_0
    SLICE_X7Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.322 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[5]_i_24/CO[3]
                         net (fo=1, routed)           0.000    66.322    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[5]_i_24_n_0
    SLICE_X7Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.436 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[5]_i_19/CO[3]
                         net (fo=1, routed)           0.000    66.436    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[5]_i_19_n_0
    SLICE_X7Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.550 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[5]_i_14/CO[3]
                         net (fo=1, routed)           0.000    66.550    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[5]_i_14_n_0
    SLICE_X7Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.664 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[5]_i_9/CO[3]
                         net (fo=1, routed)           0.000    66.664    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[5]_i_9_n_0
    SLICE_X7Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.778 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000    66.778    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[5]_i_4_n_0
    SLICE_X7Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.892 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    66.892    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[5]_i_2_n_0
    SLICE_X7Y64          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    67.185 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[5]_i_1/CO[0]
                         net (fo=57, routed)          0.878    68.064    design_1_i/Modulador_m_instant_0/U0/cuentas_max1[5]
    SLICE_X8Y62          LUT2 (Prop_lut2_I1_O)        0.373    68.437 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max[4]_i_42/O
                         net (fo=1, routed)           0.000    68.437    design_1_i/Modulador_m_instant_0/U0/cuentas_max[4]_i_42_n_0
    SLICE_X8Y62          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    68.970 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[4]_i_34/CO[3]
                         net (fo=1, routed)           0.000    68.970    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[4]_i_34_n_0
    SLICE_X8Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.087 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[4]_i_29/CO[3]
                         net (fo=1, routed)           0.000    69.087    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[4]_i_29_n_0
    SLICE_X8Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.204 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[4]_i_24/CO[3]
                         net (fo=1, routed)           0.000    69.204    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[4]_i_24_n_0
    SLICE_X8Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.321 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[4]_i_19/CO[3]
                         net (fo=1, routed)           0.000    69.321    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[4]_i_19_n_0
    SLICE_X8Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.438 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[4]_i_14/CO[3]
                         net (fo=1, routed)           0.000    69.438    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[4]_i_14_n_0
    SLICE_X8Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.555 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[4]_i_9/CO[3]
                         net (fo=1, routed)           0.000    69.555    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[4]_i_9_n_0
    SLICE_X8Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.672 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[4]_i_4/CO[3]
                         net (fo=1, routed)           0.000    69.672    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[4]_i_4_n_0
    SLICE_X8Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.789 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    69.789    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[4]_i_2_n_0
    SLICE_X8Y70          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    70.070 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[4]_i_1/CO[0]
                         net (fo=57, routed)          0.000    70.070    design_1_i/Modulador_m_instant_0/U0/cuentas_max1[4]
    SLICE_X8Y70          FDRE                                         r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     12.000    12.000 r  
    PS7_X0Y0             PS7                          0.000    12.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    13.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          1.486    14.678    design_1_i/Modulador_m_instant_0/U0/Clk_inv
    SLICE_X8Y70          FDRE                                         r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[4]/C
                         clock pessimism              0.000    14.678    
                         clock uncertainty           -0.165    14.512    
    SLICE_X8Y70          FDRE (Setup_fdre_C_D)        0.066    14.578    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[4]
  -------------------------------------------------------------------
                         required time                         14.578    
                         arrival time                         -70.070    
  -------------------------------------------------------------------
                         slack                                -55.492    

Slack (VIOLATED) :        -52.651ns  (required time - arrival time)
  Source:                 design_1_i/Write_register_m_inst_0/U0/Write_register_m_inst_v1_0_S00_AXI_inst/slv_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_fpga_1 rise@12.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        54.199ns  (logic 34.408ns (63.484%)  route 19.791ns (36.516%))
  Logic Levels:           154  (CARRY4=140 LUT2=12 LUT3=2)
  Clock Path Skew:        -0.303ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.683ns = ( 14.683 - 12.000 ) 
    Source Clock Delay      (SCD):    2.986ns = ( 12.986 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.323ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    11.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    11.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=706, routed)         1.678    12.986    design_1_i/Write_register_m_inst_0/U0/Write_register_m_inst_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X9Y11          FDRE                                         r  design_1_i/Write_register_m_inst_0/U0/Write_register_m_inst_v1_0_S00_AXI_inst/slv_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y11          FDRE (Prop_fdre_C_Q)         0.456    13.442 r  design_1_i/Write_register_m_inst_0/U0/Write_register_m_inst_v1_0_S00_AXI_inst/slv_reg1_reg[0]/Q
                         net (fo=47, routed)          0.477    13.919    design_1_i/Modulador_m_instant_0/U0/Fsw2[0]
    SLICE_X8Y10          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    14.556 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[27]_i_7/CO[3]
                         net (fo=1, routed)           0.000    14.556    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[27]_i_7_n_0
    SLICE_X8Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.673 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.673    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[27]_i_2_n_0
    SLICE_X8Y12          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    14.902 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[27]_i_1/CO[2]
                         net (fo=14, routed)          0.640    15.543    design_1_i/Modulador_m_instant_0/U0/cuentas_max1[27]
    SLICE_X9Y8           LUT2 (Prop_lut2_I1_O)        0.310    15.853 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max[26]_i_15/O
                         net (fo=1, routed)           0.000    15.853    design_1_i/Modulador_m_instant_0/U0/cuentas_max[26]_i_15_n_0
    SLICE_X9Y8           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.403 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[26]_i_8/CO[3]
                         net (fo=1, routed)           0.000    16.403    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[26]_i_8_n_0
    SLICE_X9Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.517 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[26]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.517    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[26]_i_3_n_0
    SLICE_X9Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.631 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[26]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.631    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[26]_i_2_n_0
    SLICE_X9Y11          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    16.902 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[26]_i_1/CO[0]
                         net (fo=16, routed)          0.802    17.704    design_1_i/Modulador_m_instant_0/U0/cuentas_max1[26]
    SLICE_X10Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    18.548 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[25]_i_9/CO[3]
                         net (fo=1, routed)           0.000    18.548    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[25]_i_9_n_0
    SLICE_X10Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.665 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[25]_i_4/CO[3]
                         net (fo=1, routed)           0.000    18.665    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[25]_i_4_n_0
    SLICE_X10Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.782 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[25]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.782    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[25]_i_2_n_0
    SLICE_X10Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    18.961 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[25]_i_1/CO[1]
                         net (fo=19, routed)          0.572    19.533    design_1_i/Modulador_m_instant_0/U0/cuentas_max1[25]
    SLICE_X11Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    20.321 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[24]_i_10/CO[3]
                         net (fo=1, routed)           0.000    20.321    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[24]_i_10_n_0
    SLICE_X11Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.435 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[24]_i_5/CO[3]
                         net (fo=1, routed)           0.000    20.435    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[24]_i_5_n_0
    SLICE_X11Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.549 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.549    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[24]_i_2_n_0
    SLICE_X11Y15         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    20.799 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[24]_i_1/CO[2]
                         net (fo=20, routed)          0.614    21.414    design_1_i/Modulador_m_instant_0/U0/cuentas_max1[24]
    SLICE_X10Y15         LUT3 (Prop_lut3_I0_O)        0.313    21.727 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max[23]_i_14/O
                         net (fo=1, routed)           0.000    21.727    design_1_i/Modulador_m_instant_0/U0/cuentas_max[23]_i_14_n_0
    SLICE_X10Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.260 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[23]_i_6/CO[3]
                         net (fo=1, routed)           0.000    22.260    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[23]_i_6_n_0
    SLICE_X10Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.377 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.377    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[23]_i_2_n_0
    SLICE_X10Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.494 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[23]_i_1/CO[3]
                         net (fo=22, routed)          1.003    23.496    design_1_i/Modulador_m_instant_0/U0/cuentas_max1[23]
    SLICE_X9Y15          LUT2 (Prop_lut2_I1_O)        0.124    23.620 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max[22]_i_20/O
                         net (fo=1, routed)           0.000    23.620    design_1_i/Modulador_m_instant_0/U0/cuentas_max[22]_i_20_n_0
    SLICE_X9Y15          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.170 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[22]_i_13/CO[3]
                         net (fo=1, routed)           0.000    24.170    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[22]_i_13_n_0
    SLICE_X9Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.284 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[22]_i_8/CO[3]
                         net (fo=1, routed)           0.000    24.284    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[22]_i_8_n_0
    SLICE_X9Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.398 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[22]_i_3/CO[3]
                         net (fo=1, routed)           0.000    24.398    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[22]_i_3_n_0
    SLICE_X9Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.512 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[22]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.512    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[22]_i_2_n_0
    SLICE_X9Y19          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    24.805 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[22]_i_1/CO[0]
                         net (fo=24, routed)          0.714    25.519    design_1_i/Modulador_m_instant_0/U0/cuentas_max1[22]
    SLICE_X6Y16          LUT2 (Prop_lut2_I1_O)        0.373    25.892 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max[21]_i_21/O
                         net (fo=1, routed)           0.000    25.892    design_1_i/Modulador_m_instant_0/U0/cuentas_max[21]_i_21_n_0
    SLICE_X6Y16          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.425 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[21]_i_14/CO[3]
                         net (fo=1, routed)           0.000    26.425    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[21]_i_14_n_0
    SLICE_X6Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.542 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[21]_i_9/CO[3]
                         net (fo=1, routed)           0.000    26.542    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[21]_i_9_n_0
    SLICE_X6Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.659 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[21]_i_4/CO[3]
                         net (fo=1, routed)           0.000    26.659    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[21]_i_4_n_0
    SLICE_X6Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.776 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[21]_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.776    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[21]_i_2_n_0
    SLICE_X6Y20          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    26.955 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[21]_i_1/CO[1]
                         net (fo=27, routed)          0.959    27.914    design_1_i/Modulador_m_instant_0/U0/cuentas_max1[21]
    SLICE_X4Y17          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    28.717 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[20]_i_15/CO[3]
                         net (fo=1, routed)           0.000    28.717    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[20]_i_15_n_0
    SLICE_X4Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.834 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[20]_i_10/CO[3]
                         net (fo=1, routed)           0.000    28.834    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[20]_i_10_n_0
    SLICE_X4Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.951 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000    28.951    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[20]_i_5_n_0
    SLICE_X4Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.068 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.068    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[20]_i_2_n_0
    SLICE_X4Y21          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    29.320 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[20]_i_1/CO[2]
                         net (fo=29, routed)          0.657    29.977    design_1_i/Modulador_m_instant_0/U0/cuentas_max1[20]
    SLICE_X3Y18          LUT2 (Prop_lut2_I1_O)        0.310    30.287 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max[19]_i_24/O
                         net (fo=1, routed)           0.000    30.287    design_1_i/Modulador_m_instant_0/U0/cuentas_max[19]_i_24_n_0
    SLICE_X3Y18          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.837 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[19]_i_16/CO[3]
                         net (fo=1, routed)           0.000    30.837    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[19]_i_16_n_0
    SLICE_X3Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.951 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[19]_i_11/CO[3]
                         net (fo=1, routed)           0.000    30.951    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[19]_i_11_n_0
    SLICE_X3Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.065 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[19]_i_6/CO[3]
                         net (fo=1, routed)           0.000    31.065    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[19]_i_6_n_0
    SLICE_X3Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.179 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    31.179    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[19]_i_2_n_0
    SLICE_X3Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.293 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[19]_i_1/CO[3]
                         net (fo=30, routed)          1.107    32.400    design_1_i/Modulador_m_instant_0/U0/cuentas_max1[19]
    SLICE_X2Y18          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    32.980 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[18]_i_18/CO[3]
                         net (fo=1, routed)           0.000    32.980    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[18]_i_18_n_0
    SLICE_X2Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.094 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[18]_i_13/CO[3]
                         net (fo=1, routed)           0.000    33.094    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[18]_i_13_n_0
    SLICE_X2Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.208 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[18]_i_8/CO[3]
                         net (fo=1, routed)           0.000    33.208    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[18]_i_8_n_0
    SLICE_X2Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.322 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[18]_i_3/CO[3]
                         net (fo=1, routed)           0.000    33.322    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[18]_i_3_n_0
    SLICE_X2Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.436 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000    33.436    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[18]_i_2_n_0
    SLICE_X2Y23          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    33.729 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[18]_i_1/CO[0]
                         net (fo=32, routed)          0.755    34.484    design_1_i/Modulador_m_instant_0/U0/cuentas_max1[18]
    SLICE_X1Y21          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    35.313 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[17]_i_19/CO[3]
                         net (fo=1, routed)           0.000    35.313    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[17]_i_19_n_0
    SLICE_X1Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.427 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[17]_i_14/CO[3]
                         net (fo=1, routed)           0.000    35.427    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[17]_i_14_n_0
    SLICE_X1Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.541 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[17]_i_9/CO[3]
                         net (fo=1, routed)           0.000    35.541    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[17]_i_9_n_0
    SLICE_X1Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.655 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[17]_i_4/CO[3]
                         net (fo=1, routed)           0.009    35.664    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[17]_i_4_n_0
    SLICE_X1Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.778 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[17]_i_2/CO[3]
                         net (fo=1, routed)           0.000    35.778    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[17]_i_2_n_0
    SLICE_X1Y26          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    35.956 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[17]_i_1/CO[1]
                         net (fo=35, routed)          0.862    36.818    design_1_i/Modulador_m_instant_0/U0/cuentas_max1[17]
    SLICE_X3Y23          LUT2 (Prop_lut2_I1_O)        0.329    37.147 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max[16]_i_28/O
                         net (fo=1, routed)           0.000    37.147    design_1_i/Modulador_m_instant_0/U0/cuentas_max[16]_i_28_n_0
    SLICE_X3Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.697 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[16]_i_20/CO[3]
                         net (fo=1, routed)           0.000    37.697    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[16]_i_20_n_0
    SLICE_X3Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.811 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[16]_i_15/CO[3]
                         net (fo=1, routed)           0.009    37.820    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[16]_i_15_n_0
    SLICE_X3Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.934 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[16]_i_10/CO[3]
                         net (fo=1, routed)           0.000    37.934    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[16]_i_10_n_0
    SLICE_X3Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.048 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[16]_i_5/CO[3]
                         net (fo=1, routed)           0.000    38.048    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[16]_i_5_n_0
    SLICE_X3Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.162 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    38.162    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[16]_i_2_n_0
    SLICE_X3Y28          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    38.412 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[16]_i_1/CO[2]
                         net (fo=36, routed)          0.740    39.152    design_1_i/Modulador_m_instant_0/U0/cuentas_max1[16]
    SLICE_X4Y24          LUT2 (Prop_lut2_I1_O)        0.313    39.465 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max[15]_i_28/O
                         net (fo=1, routed)           0.000    39.465    design_1_i/Modulador_m_instant_0/U0/cuentas_max[15]_i_28_n_0
    SLICE_X4Y24          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    39.998 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[15]_i_21/CO[3]
                         net (fo=1, routed)           0.009    40.007    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[15]_i_21_n_0
    SLICE_X4Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.124 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[15]_i_16/CO[3]
                         net (fo=1, routed)           0.000    40.124    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[15]_i_16_n_0
    SLICE_X4Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.241 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[15]_i_11/CO[3]
                         net (fo=1, routed)           0.000    40.241    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[15]_i_11_n_0
    SLICE_X4Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.358 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           0.000    40.358    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[15]_i_6_n_0
    SLICE_X4Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.475 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    40.475    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[15]_i_2_n_0
    SLICE_X4Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.592 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[15]_i_1/CO[3]
                         net (fo=39, routed)          1.189    41.781    design_1_i/Modulador_m_instant_0/U0/cuentas_max1[15]
    SLICE_X5Y26          LUT2 (Prop_lut2_I1_O)        0.124    41.905 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max[14]_i_31/O
                         net (fo=1, routed)           0.000    41.905    design_1_i/Modulador_m_instant_0/U0/cuentas_max[14]_i_31_n_0
    SLICE_X5Y26          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.455 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[14]_i_23/CO[3]
                         net (fo=1, routed)           0.000    42.455    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[14]_i_23_n_0
    SLICE_X5Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.569 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[14]_i_18/CO[3]
                         net (fo=1, routed)           0.000    42.569    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[14]_i_18_n_0
    SLICE_X5Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.683 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[14]_i_13/CO[3]
                         net (fo=1, routed)           0.000    42.683    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[14]_i_13_n_0
    SLICE_X5Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.797 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[14]_i_8/CO[3]
                         net (fo=1, routed)           0.000    42.797    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[14]_i_8_n_0
    SLICE_X5Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.911 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[14]_i_3/CO[3]
                         net (fo=1, routed)           0.000    42.911    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[14]_i_3_n_0
    SLICE_X5Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.025 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    43.025    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[14]_i_2_n_0
    SLICE_X5Y32          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    43.318 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[14]_i_1/CO[0]
                         net (fo=40, routed)          0.919    44.237    design_1_i/Modulador_m_instant_0/U0/cuentas_max1[14]
    SLICE_X7Y29          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    45.066 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[13]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.066    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[13]_i_24_n_0
    SLICE_X7Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.180 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[13]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.180    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[13]_i_19_n_0
    SLICE_X7Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.294 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[13]_i_14/CO[3]
                         net (fo=1, routed)           0.000    45.294    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[13]_i_14_n_0
    SLICE_X7Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.408 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[13]_i_9/CO[3]
                         net (fo=1, routed)           0.000    45.408    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[13]_i_9_n_0
    SLICE_X7Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.522 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[13]_i_4/CO[3]
                         net (fo=1, routed)           0.000    45.522    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[13]_i_4_n_0
    SLICE_X7Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.636 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000    45.636    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[13]_i_2_n_0
    SLICE_X7Y35          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    45.814 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[13]_i_1/CO[1]
                         net (fo=42, routed)          0.926    46.740    design_1_i/Modulador_m_instant_0/U0/cuentas_max1[13]
    SLICE_X11Y31         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    47.525 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[12]_i_25/CO[3]
                         net (fo=1, routed)           0.000    47.525    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[12]_i_25_n_0
    SLICE_X11Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.639 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[12]_i_20/CO[3]
                         net (fo=1, routed)           0.000    47.639    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[12]_i_20_n_0
    SLICE_X11Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.753 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[12]_i_15/CO[3]
                         net (fo=1, routed)           0.000    47.753    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[12]_i_15_n_0
    SLICE_X11Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.867 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[12]_i_10/CO[3]
                         net (fo=1, routed)           0.000    47.867    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[12]_i_10_n_0
    SLICE_X11Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.981 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000    47.981    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[12]_i_5_n_0
    SLICE_X11Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.095 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    48.095    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[12]_i_2_n_0
    SLICE_X11Y37         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    48.345 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[12]_i_1/CO[2]
                         net (fo=45, routed)          0.859    49.204    design_1_i/Modulador_m_instant_0/U0/cuentas_max1[12]
    SLICE_X10Y33         LUT2 (Prop_lut2_I1_O)        0.313    49.517 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max[11]_i_34/O
                         net (fo=1, routed)           0.000    49.517    design_1_i/Modulador_m_instant_0/U0/cuentas_max[11]_i_34_n_0
    SLICE_X10Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    50.050 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[11]_i_26/CO[3]
                         net (fo=1, routed)           0.000    50.050    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[11]_i_26_n_0
    SLICE_X10Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.167 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[11]_i_21/CO[3]
                         net (fo=1, routed)           0.000    50.167    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[11]_i_21_n_0
    SLICE_X10Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.284 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[11]_i_16/CO[3]
                         net (fo=1, routed)           0.000    50.284    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[11]_i_16_n_0
    SLICE_X10Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.401 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    50.401    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[11]_i_11_n_0
    SLICE_X10Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.518 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    50.518    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[11]_i_6_n_0
    SLICE_X10Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.635 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    50.635    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[11]_i_2_n_0
    SLICE_X10Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.752 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[11]_i_1/CO[3]
                         net (fo=47, routed)          1.138    51.890    design_1_i/Modulador_m_instant_0/U0/cuentas_max1[11]
    SLICE_X9Y37          LUT2 (Prop_lut2_I1_O)        0.124    52.014 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max[10]_i_36/O
                         net (fo=1, routed)           0.000    52.014    design_1_i/Modulador_m_instant_0/U0/cuentas_max[10]_i_36_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.564 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    52.564    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[10]_i_28_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.678 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    52.678    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[10]_i_23_n_0
    SLICE_X9Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.792 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    52.792    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[10]_i_18_n_0
    SLICE_X9Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.906 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[10]_i_13/CO[3]
                         net (fo=1, routed)           0.000    52.906    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[10]_i_13_n_0
    SLICE_X9Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.020 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[10]_i_8/CO[3]
                         net (fo=1, routed)           0.000    53.020    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[10]_i_8_n_0
    SLICE_X9Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.134 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[10]_i_3/CO[3]
                         net (fo=1, routed)           0.000    53.134    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[10]_i_3_n_0
    SLICE_X9Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.248 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    53.248    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[10]_i_2_n_0
    SLICE_X9Y44          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    53.541 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[10]_i_1/CO[0]
                         net (fo=48, routed)          0.974    54.514    design_1_i/Modulador_m_instant_0/U0/cuentas_max1[10]
    SLICE_X8Y38          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    55.358 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[9]_i_29/CO[3]
                         net (fo=1, routed)           0.000    55.358    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[9]_i_29_n_0
    SLICE_X8Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.475 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[9]_i_24/CO[3]
                         net (fo=1, routed)           0.000    55.475    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[9]_i_24_n_0
    SLICE_X8Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.592 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[9]_i_19/CO[3]
                         net (fo=1, routed)           0.000    55.592    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[9]_i_19_n_0
    SLICE_X8Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.709 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[9]_i_14/CO[3]
                         net (fo=1, routed)           0.000    55.709    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[9]_i_14_n_0
    SLICE_X8Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.826 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[9]_i_9/CO[3]
                         net (fo=1, routed)           0.000    55.826    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[9]_i_9_n_0
    SLICE_X8Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.943 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[9]_i_4/CO[3]
                         net (fo=1, routed)           0.000    55.943    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[9]_i_4_n_0
    SLICE_X8Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.060 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    56.060    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[9]_i_2_n_0
    SLICE_X8Y45          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    56.239 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[9]_i_1/CO[1]
                         net (fo=51, routed)          0.955    57.194    design_1_i/Modulador_m_instant_0/U0/cuentas_max1[9]
    SLICE_X7Y41          LUT2 (Prop_lut2_I1_O)        0.332    57.526 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max[8]_i_38/O
                         net (fo=1, routed)           0.000    57.526    design_1_i/Modulador_m_instant_0/U0/cuentas_max[8]_i_38_n_0
    SLICE_X7Y41          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.076 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[8]_i_30/CO[3]
                         net (fo=1, routed)           0.000    58.076    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[8]_i_30_n_0
    SLICE_X7Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.190 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    58.190    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[8]_i_25_n_0
    SLICE_X7Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.304 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[8]_i_20/CO[3]
                         net (fo=1, routed)           0.000    58.304    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[8]_i_20_n_0
    SLICE_X7Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.418 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[8]_i_15/CO[3]
                         net (fo=1, routed)           0.000    58.418    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[8]_i_15_n_0
    SLICE_X7Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.532 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    58.532    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[8]_i_10_n_0
    SLICE_X7Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.646 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    58.646    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[8]_i_5_n_0
    SLICE_X7Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.760 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    58.760    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[8]_i_2_n_0
    SLICE_X7Y48          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    59.010 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[8]_i_1/CO[2]
                         net (fo=52, routed)          0.947    59.957    design_1_i/Modulador_m_instant_0/U0/cuentas_max1[8]
    SLICE_X6Y45          LUT3 (Prop_lut3_I0_O)        0.313    60.270 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max[7]_i_36/O
                         net (fo=1, routed)           0.000    60.270    design_1_i/Modulador_m_instant_0/U0/cuentas_max[7]_i_36_n_0
    SLICE_X6Y45          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    60.646 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[7]_i_31/CO[3]
                         net (fo=1, routed)           0.000    60.646    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[7]_i_31_n_0
    SLICE_X6Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.763 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[7]_i_26/CO[3]
                         net (fo=1, routed)           0.000    60.763    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[7]_i_26_n_0
    SLICE_X6Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.880 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[7]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.880    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[7]_i_21_n_0
    SLICE_X6Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.997 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[7]_i_16/CO[3]
                         net (fo=1, routed)           0.000    60.997    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[7]_i_16_n_0
    SLICE_X6Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.114 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[7]_i_11/CO[3]
                         net (fo=1, routed)           0.001    61.115    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[7]_i_11_n_0
    SLICE_X6Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.232 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    61.232    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[7]_i_6_n_0
    SLICE_X6Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.349 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    61.349    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[7]_i_2_n_0
    SLICE_X6Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.466 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[7]_i_1/CO[3]
                         net (fo=55, routed)          1.171    62.637    design_1_i/Modulador_m_instant_0/U0/cuentas_max1[7]
    SLICE_X8Y49          LUT2 (Prop_lut2_I1_O)        0.124    62.761 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max[6]_i_41/O
                         net (fo=1, routed)           0.000    62.761    design_1_i/Modulador_m_instant_0/U0/cuentas_max[6]_i_41_n_0
    SLICE_X8Y49          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    63.294 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[6]_i_33/CO[3]
                         net (fo=1, routed)           0.001    63.295    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[6]_i_33_n_0
    SLICE_X8Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.412 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[6]_i_28/CO[3]
                         net (fo=1, routed)           0.000    63.412    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[6]_i_28_n_0
    SLICE_X8Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.529 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[6]_i_23/CO[3]
                         net (fo=1, routed)           0.000    63.529    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[6]_i_23_n_0
    SLICE_X8Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.646 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[6]_i_18/CO[3]
                         net (fo=1, routed)           0.000    63.646    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[6]_i_18_n_0
    SLICE_X8Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.763 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[6]_i_13/CO[3]
                         net (fo=1, routed)           0.000    63.763    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[6]_i_13_n_0
    SLICE_X8Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.880 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[6]_i_8/CO[3]
                         net (fo=1, routed)           0.000    63.880    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[6]_i_8_n_0
    SLICE_X8Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.997 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[6]_i_3/CO[3]
                         net (fo=1, routed)           0.000    63.997    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[6]_i_3_n_0
    SLICE_X8Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.114 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    64.114    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[6]_i_2_n_0
    SLICE_X8Y57          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    64.395 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[6]_i_1/CO[0]
                         net (fo=57, routed)          0.782    65.177    design_1_i/Modulador_m_instant_0/U0/cuentas_max1[6]
    SLICE_X7Y56          LUT2 (Prop_lut2_I1_O)        0.367    65.544 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max[5]_i_42/O
                         net (fo=1, routed)           0.000    65.544    design_1_i/Modulador_m_instant_0/U0/cuentas_max[5]_i_42_n_0
    SLICE_X7Y56          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    66.094 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[5]_i_34/CO[3]
                         net (fo=1, routed)           0.000    66.094    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[5]_i_34_n_0
    SLICE_X7Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.208 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[5]_i_29/CO[3]
                         net (fo=1, routed)           0.000    66.208    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[5]_i_29_n_0
    SLICE_X7Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.322 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[5]_i_24/CO[3]
                         net (fo=1, routed)           0.000    66.322    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[5]_i_24_n_0
    SLICE_X7Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.436 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[5]_i_19/CO[3]
                         net (fo=1, routed)           0.000    66.436    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[5]_i_19_n_0
    SLICE_X7Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.550 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[5]_i_14/CO[3]
                         net (fo=1, routed)           0.000    66.550    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[5]_i_14_n_0
    SLICE_X7Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.664 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[5]_i_9/CO[3]
                         net (fo=1, routed)           0.000    66.664    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[5]_i_9_n_0
    SLICE_X7Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.778 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000    66.778    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[5]_i_4_n_0
    SLICE_X7Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.892 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    66.892    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[5]_i_2_n_0
    SLICE_X7Y64          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    67.185 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[5]_i_1/CO[0]
                         net (fo=57, routed)          0.000    67.185    design_1_i/Modulador_m_instant_0/U0/cuentas_max1[5]
    SLICE_X7Y64          FDRE                                         r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     12.000    12.000 r  
    PS7_X0Y0             PS7                          0.000    12.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    13.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          1.491    14.683    design_1_i/Modulador_m_instant_0/U0/Clk_inv
    SLICE_X7Y64          FDRE                                         r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[5]/C
                         clock pessimism              0.000    14.683    
                         clock uncertainty           -0.165    14.517    
    SLICE_X7Y64          FDRE (Setup_fdre_C_D)        0.017    14.534    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[5]
  -------------------------------------------------------------------
                         required time                         14.534    
                         arrival time                         -67.185    
  -------------------------------------------------------------------
                         slack                                -52.651    

Slack (VIOLATED) :        -49.807ns  (required time - arrival time)
  Source:                 design_1_i/Write_register_m_inst_0/U0/Write_register_m_inst_v1_0_S00_AXI_inst/slv_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_fpga_1 rise@12.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        51.409ns  (logic 32.400ns (63.024%)  route 19.009ns (36.976%))
  Logic Levels:           144  (CARRY4=131 LUT2=11 LUT3=2)
  Clock Path Skew:        -0.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.688ns = ( 14.688 - 12.000 ) 
    Source Clock Delay      (SCD):    2.986ns = ( 12.986 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.323ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    11.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    11.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=706, routed)         1.678    12.986    design_1_i/Write_register_m_inst_0/U0/Write_register_m_inst_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X9Y11          FDRE                                         r  design_1_i/Write_register_m_inst_0/U0/Write_register_m_inst_v1_0_S00_AXI_inst/slv_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y11          FDRE (Prop_fdre_C_Q)         0.456    13.442 r  design_1_i/Write_register_m_inst_0/U0/Write_register_m_inst_v1_0_S00_AXI_inst/slv_reg1_reg[0]/Q
                         net (fo=47, routed)          0.477    13.919    design_1_i/Modulador_m_instant_0/U0/Fsw2[0]
    SLICE_X8Y10          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    14.556 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[27]_i_7/CO[3]
                         net (fo=1, routed)           0.000    14.556    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[27]_i_7_n_0
    SLICE_X8Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.673 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.673    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[27]_i_2_n_0
    SLICE_X8Y12          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    14.902 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[27]_i_1/CO[2]
                         net (fo=14, routed)          0.640    15.543    design_1_i/Modulador_m_instant_0/U0/cuentas_max1[27]
    SLICE_X9Y8           LUT2 (Prop_lut2_I1_O)        0.310    15.853 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max[26]_i_15/O
                         net (fo=1, routed)           0.000    15.853    design_1_i/Modulador_m_instant_0/U0/cuentas_max[26]_i_15_n_0
    SLICE_X9Y8           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.403 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[26]_i_8/CO[3]
                         net (fo=1, routed)           0.000    16.403    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[26]_i_8_n_0
    SLICE_X9Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.517 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[26]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.517    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[26]_i_3_n_0
    SLICE_X9Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.631 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[26]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.631    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[26]_i_2_n_0
    SLICE_X9Y11          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    16.902 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[26]_i_1/CO[0]
                         net (fo=16, routed)          0.802    17.704    design_1_i/Modulador_m_instant_0/U0/cuentas_max1[26]
    SLICE_X10Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    18.548 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[25]_i_9/CO[3]
                         net (fo=1, routed)           0.000    18.548    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[25]_i_9_n_0
    SLICE_X10Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.665 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[25]_i_4/CO[3]
                         net (fo=1, routed)           0.000    18.665    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[25]_i_4_n_0
    SLICE_X10Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.782 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[25]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.782    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[25]_i_2_n_0
    SLICE_X10Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    18.961 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[25]_i_1/CO[1]
                         net (fo=19, routed)          0.572    19.533    design_1_i/Modulador_m_instant_0/U0/cuentas_max1[25]
    SLICE_X11Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    20.321 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[24]_i_10/CO[3]
                         net (fo=1, routed)           0.000    20.321    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[24]_i_10_n_0
    SLICE_X11Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.435 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[24]_i_5/CO[3]
                         net (fo=1, routed)           0.000    20.435    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[24]_i_5_n_0
    SLICE_X11Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.549 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.549    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[24]_i_2_n_0
    SLICE_X11Y15         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    20.799 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[24]_i_1/CO[2]
                         net (fo=20, routed)          0.614    21.414    design_1_i/Modulador_m_instant_0/U0/cuentas_max1[24]
    SLICE_X10Y15         LUT3 (Prop_lut3_I0_O)        0.313    21.727 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max[23]_i_14/O
                         net (fo=1, routed)           0.000    21.727    design_1_i/Modulador_m_instant_0/U0/cuentas_max[23]_i_14_n_0
    SLICE_X10Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.260 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[23]_i_6/CO[3]
                         net (fo=1, routed)           0.000    22.260    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[23]_i_6_n_0
    SLICE_X10Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.377 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.377    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[23]_i_2_n_0
    SLICE_X10Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.494 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[23]_i_1/CO[3]
                         net (fo=22, routed)          1.003    23.496    design_1_i/Modulador_m_instant_0/U0/cuentas_max1[23]
    SLICE_X9Y15          LUT2 (Prop_lut2_I1_O)        0.124    23.620 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max[22]_i_20/O
                         net (fo=1, routed)           0.000    23.620    design_1_i/Modulador_m_instant_0/U0/cuentas_max[22]_i_20_n_0
    SLICE_X9Y15          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.170 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[22]_i_13/CO[3]
                         net (fo=1, routed)           0.000    24.170    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[22]_i_13_n_0
    SLICE_X9Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.284 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[22]_i_8/CO[3]
                         net (fo=1, routed)           0.000    24.284    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[22]_i_8_n_0
    SLICE_X9Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.398 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[22]_i_3/CO[3]
                         net (fo=1, routed)           0.000    24.398    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[22]_i_3_n_0
    SLICE_X9Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.512 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[22]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.512    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[22]_i_2_n_0
    SLICE_X9Y19          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    24.805 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[22]_i_1/CO[0]
                         net (fo=24, routed)          0.714    25.519    design_1_i/Modulador_m_instant_0/U0/cuentas_max1[22]
    SLICE_X6Y16          LUT2 (Prop_lut2_I1_O)        0.373    25.892 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max[21]_i_21/O
                         net (fo=1, routed)           0.000    25.892    design_1_i/Modulador_m_instant_0/U0/cuentas_max[21]_i_21_n_0
    SLICE_X6Y16          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.425 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[21]_i_14/CO[3]
                         net (fo=1, routed)           0.000    26.425    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[21]_i_14_n_0
    SLICE_X6Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.542 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[21]_i_9/CO[3]
                         net (fo=1, routed)           0.000    26.542    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[21]_i_9_n_0
    SLICE_X6Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.659 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[21]_i_4/CO[3]
                         net (fo=1, routed)           0.000    26.659    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[21]_i_4_n_0
    SLICE_X6Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.776 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[21]_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.776    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[21]_i_2_n_0
    SLICE_X6Y20          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    26.955 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[21]_i_1/CO[1]
                         net (fo=27, routed)          0.959    27.914    design_1_i/Modulador_m_instant_0/U0/cuentas_max1[21]
    SLICE_X4Y17          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    28.717 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[20]_i_15/CO[3]
                         net (fo=1, routed)           0.000    28.717    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[20]_i_15_n_0
    SLICE_X4Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.834 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[20]_i_10/CO[3]
                         net (fo=1, routed)           0.000    28.834    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[20]_i_10_n_0
    SLICE_X4Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.951 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000    28.951    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[20]_i_5_n_0
    SLICE_X4Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.068 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.068    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[20]_i_2_n_0
    SLICE_X4Y21          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    29.320 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[20]_i_1/CO[2]
                         net (fo=29, routed)          0.657    29.977    design_1_i/Modulador_m_instant_0/U0/cuentas_max1[20]
    SLICE_X3Y18          LUT2 (Prop_lut2_I1_O)        0.310    30.287 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max[19]_i_24/O
                         net (fo=1, routed)           0.000    30.287    design_1_i/Modulador_m_instant_0/U0/cuentas_max[19]_i_24_n_0
    SLICE_X3Y18          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.837 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[19]_i_16/CO[3]
                         net (fo=1, routed)           0.000    30.837    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[19]_i_16_n_0
    SLICE_X3Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.951 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[19]_i_11/CO[3]
                         net (fo=1, routed)           0.000    30.951    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[19]_i_11_n_0
    SLICE_X3Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.065 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[19]_i_6/CO[3]
                         net (fo=1, routed)           0.000    31.065    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[19]_i_6_n_0
    SLICE_X3Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.179 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    31.179    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[19]_i_2_n_0
    SLICE_X3Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.293 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[19]_i_1/CO[3]
                         net (fo=30, routed)          1.107    32.400    design_1_i/Modulador_m_instant_0/U0/cuentas_max1[19]
    SLICE_X2Y18          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    32.980 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[18]_i_18/CO[3]
                         net (fo=1, routed)           0.000    32.980    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[18]_i_18_n_0
    SLICE_X2Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.094 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[18]_i_13/CO[3]
                         net (fo=1, routed)           0.000    33.094    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[18]_i_13_n_0
    SLICE_X2Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.208 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[18]_i_8/CO[3]
                         net (fo=1, routed)           0.000    33.208    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[18]_i_8_n_0
    SLICE_X2Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.322 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[18]_i_3/CO[3]
                         net (fo=1, routed)           0.000    33.322    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[18]_i_3_n_0
    SLICE_X2Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.436 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000    33.436    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[18]_i_2_n_0
    SLICE_X2Y23          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    33.729 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[18]_i_1/CO[0]
                         net (fo=32, routed)          0.755    34.484    design_1_i/Modulador_m_instant_0/U0/cuentas_max1[18]
    SLICE_X1Y21          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    35.313 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[17]_i_19/CO[3]
                         net (fo=1, routed)           0.000    35.313    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[17]_i_19_n_0
    SLICE_X1Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.427 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[17]_i_14/CO[3]
                         net (fo=1, routed)           0.000    35.427    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[17]_i_14_n_0
    SLICE_X1Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.541 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[17]_i_9/CO[3]
                         net (fo=1, routed)           0.000    35.541    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[17]_i_9_n_0
    SLICE_X1Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.655 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[17]_i_4/CO[3]
                         net (fo=1, routed)           0.009    35.664    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[17]_i_4_n_0
    SLICE_X1Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.778 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[17]_i_2/CO[3]
                         net (fo=1, routed)           0.000    35.778    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[17]_i_2_n_0
    SLICE_X1Y26          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    35.956 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[17]_i_1/CO[1]
                         net (fo=35, routed)          0.862    36.818    design_1_i/Modulador_m_instant_0/U0/cuentas_max1[17]
    SLICE_X3Y23          LUT2 (Prop_lut2_I1_O)        0.329    37.147 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max[16]_i_28/O
                         net (fo=1, routed)           0.000    37.147    design_1_i/Modulador_m_instant_0/U0/cuentas_max[16]_i_28_n_0
    SLICE_X3Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.697 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[16]_i_20/CO[3]
                         net (fo=1, routed)           0.000    37.697    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[16]_i_20_n_0
    SLICE_X3Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.811 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[16]_i_15/CO[3]
                         net (fo=1, routed)           0.009    37.820    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[16]_i_15_n_0
    SLICE_X3Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.934 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[16]_i_10/CO[3]
                         net (fo=1, routed)           0.000    37.934    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[16]_i_10_n_0
    SLICE_X3Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.048 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[16]_i_5/CO[3]
                         net (fo=1, routed)           0.000    38.048    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[16]_i_5_n_0
    SLICE_X3Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.162 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    38.162    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[16]_i_2_n_0
    SLICE_X3Y28          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    38.412 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[16]_i_1/CO[2]
                         net (fo=36, routed)          0.740    39.152    design_1_i/Modulador_m_instant_0/U0/cuentas_max1[16]
    SLICE_X4Y24          LUT2 (Prop_lut2_I1_O)        0.313    39.465 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max[15]_i_28/O
                         net (fo=1, routed)           0.000    39.465    design_1_i/Modulador_m_instant_0/U0/cuentas_max[15]_i_28_n_0
    SLICE_X4Y24          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    39.998 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[15]_i_21/CO[3]
                         net (fo=1, routed)           0.009    40.007    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[15]_i_21_n_0
    SLICE_X4Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.124 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[15]_i_16/CO[3]
                         net (fo=1, routed)           0.000    40.124    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[15]_i_16_n_0
    SLICE_X4Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.241 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[15]_i_11/CO[3]
                         net (fo=1, routed)           0.000    40.241    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[15]_i_11_n_0
    SLICE_X4Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.358 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           0.000    40.358    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[15]_i_6_n_0
    SLICE_X4Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.475 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    40.475    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[15]_i_2_n_0
    SLICE_X4Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.592 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[15]_i_1/CO[3]
                         net (fo=39, routed)          1.189    41.781    design_1_i/Modulador_m_instant_0/U0/cuentas_max1[15]
    SLICE_X5Y26          LUT2 (Prop_lut2_I1_O)        0.124    41.905 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max[14]_i_31/O
                         net (fo=1, routed)           0.000    41.905    design_1_i/Modulador_m_instant_0/U0/cuentas_max[14]_i_31_n_0
    SLICE_X5Y26          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.455 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[14]_i_23/CO[3]
                         net (fo=1, routed)           0.000    42.455    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[14]_i_23_n_0
    SLICE_X5Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.569 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[14]_i_18/CO[3]
                         net (fo=1, routed)           0.000    42.569    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[14]_i_18_n_0
    SLICE_X5Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.683 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[14]_i_13/CO[3]
                         net (fo=1, routed)           0.000    42.683    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[14]_i_13_n_0
    SLICE_X5Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.797 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[14]_i_8/CO[3]
                         net (fo=1, routed)           0.000    42.797    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[14]_i_8_n_0
    SLICE_X5Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.911 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[14]_i_3/CO[3]
                         net (fo=1, routed)           0.000    42.911    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[14]_i_3_n_0
    SLICE_X5Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.025 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    43.025    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[14]_i_2_n_0
    SLICE_X5Y32          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    43.318 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[14]_i_1/CO[0]
                         net (fo=40, routed)          0.919    44.237    design_1_i/Modulador_m_instant_0/U0/cuentas_max1[14]
    SLICE_X7Y29          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    45.066 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[13]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.066    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[13]_i_24_n_0
    SLICE_X7Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.180 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[13]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.180    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[13]_i_19_n_0
    SLICE_X7Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.294 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[13]_i_14/CO[3]
                         net (fo=1, routed)           0.000    45.294    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[13]_i_14_n_0
    SLICE_X7Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.408 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[13]_i_9/CO[3]
                         net (fo=1, routed)           0.000    45.408    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[13]_i_9_n_0
    SLICE_X7Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.522 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[13]_i_4/CO[3]
                         net (fo=1, routed)           0.000    45.522    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[13]_i_4_n_0
    SLICE_X7Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.636 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000    45.636    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[13]_i_2_n_0
    SLICE_X7Y35          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    45.814 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[13]_i_1/CO[1]
                         net (fo=42, routed)          0.926    46.740    design_1_i/Modulador_m_instant_0/U0/cuentas_max1[13]
    SLICE_X11Y31         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    47.525 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[12]_i_25/CO[3]
                         net (fo=1, routed)           0.000    47.525    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[12]_i_25_n_0
    SLICE_X11Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.639 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[12]_i_20/CO[3]
                         net (fo=1, routed)           0.000    47.639    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[12]_i_20_n_0
    SLICE_X11Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.753 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[12]_i_15/CO[3]
                         net (fo=1, routed)           0.000    47.753    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[12]_i_15_n_0
    SLICE_X11Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.867 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[12]_i_10/CO[3]
                         net (fo=1, routed)           0.000    47.867    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[12]_i_10_n_0
    SLICE_X11Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.981 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000    47.981    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[12]_i_5_n_0
    SLICE_X11Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.095 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    48.095    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[12]_i_2_n_0
    SLICE_X11Y37         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    48.345 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[12]_i_1/CO[2]
                         net (fo=45, routed)          0.859    49.204    design_1_i/Modulador_m_instant_0/U0/cuentas_max1[12]
    SLICE_X10Y33         LUT2 (Prop_lut2_I1_O)        0.313    49.517 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max[11]_i_34/O
                         net (fo=1, routed)           0.000    49.517    design_1_i/Modulador_m_instant_0/U0/cuentas_max[11]_i_34_n_0
    SLICE_X10Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    50.050 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[11]_i_26/CO[3]
                         net (fo=1, routed)           0.000    50.050    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[11]_i_26_n_0
    SLICE_X10Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.167 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[11]_i_21/CO[3]
                         net (fo=1, routed)           0.000    50.167    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[11]_i_21_n_0
    SLICE_X10Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.284 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[11]_i_16/CO[3]
                         net (fo=1, routed)           0.000    50.284    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[11]_i_16_n_0
    SLICE_X10Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.401 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    50.401    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[11]_i_11_n_0
    SLICE_X10Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.518 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    50.518    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[11]_i_6_n_0
    SLICE_X10Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.635 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    50.635    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[11]_i_2_n_0
    SLICE_X10Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.752 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[11]_i_1/CO[3]
                         net (fo=47, routed)          1.138    51.890    design_1_i/Modulador_m_instant_0/U0/cuentas_max1[11]
    SLICE_X9Y37          LUT2 (Prop_lut2_I1_O)        0.124    52.014 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max[10]_i_36/O
                         net (fo=1, routed)           0.000    52.014    design_1_i/Modulador_m_instant_0/U0/cuentas_max[10]_i_36_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.564 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    52.564    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[10]_i_28_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.678 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    52.678    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[10]_i_23_n_0
    SLICE_X9Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.792 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    52.792    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[10]_i_18_n_0
    SLICE_X9Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.906 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[10]_i_13/CO[3]
                         net (fo=1, routed)           0.000    52.906    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[10]_i_13_n_0
    SLICE_X9Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.020 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[10]_i_8/CO[3]
                         net (fo=1, routed)           0.000    53.020    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[10]_i_8_n_0
    SLICE_X9Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.134 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[10]_i_3/CO[3]
                         net (fo=1, routed)           0.000    53.134    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[10]_i_3_n_0
    SLICE_X9Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.248 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    53.248    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[10]_i_2_n_0
    SLICE_X9Y44          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    53.541 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[10]_i_1/CO[0]
                         net (fo=48, routed)          0.974    54.514    design_1_i/Modulador_m_instant_0/U0/cuentas_max1[10]
    SLICE_X8Y38          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    55.358 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[9]_i_29/CO[3]
                         net (fo=1, routed)           0.000    55.358    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[9]_i_29_n_0
    SLICE_X8Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.475 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[9]_i_24/CO[3]
                         net (fo=1, routed)           0.000    55.475    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[9]_i_24_n_0
    SLICE_X8Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.592 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[9]_i_19/CO[3]
                         net (fo=1, routed)           0.000    55.592    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[9]_i_19_n_0
    SLICE_X8Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.709 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[9]_i_14/CO[3]
                         net (fo=1, routed)           0.000    55.709    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[9]_i_14_n_0
    SLICE_X8Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.826 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[9]_i_9/CO[3]
                         net (fo=1, routed)           0.000    55.826    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[9]_i_9_n_0
    SLICE_X8Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.943 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[9]_i_4/CO[3]
                         net (fo=1, routed)           0.000    55.943    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[9]_i_4_n_0
    SLICE_X8Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.060 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    56.060    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[9]_i_2_n_0
    SLICE_X8Y45          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    56.239 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[9]_i_1/CO[1]
                         net (fo=51, routed)          0.955    57.194    design_1_i/Modulador_m_instant_0/U0/cuentas_max1[9]
    SLICE_X7Y41          LUT2 (Prop_lut2_I1_O)        0.332    57.526 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max[8]_i_38/O
                         net (fo=1, routed)           0.000    57.526    design_1_i/Modulador_m_instant_0/U0/cuentas_max[8]_i_38_n_0
    SLICE_X7Y41          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.076 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[8]_i_30/CO[3]
                         net (fo=1, routed)           0.000    58.076    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[8]_i_30_n_0
    SLICE_X7Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.190 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    58.190    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[8]_i_25_n_0
    SLICE_X7Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.304 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[8]_i_20/CO[3]
                         net (fo=1, routed)           0.000    58.304    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[8]_i_20_n_0
    SLICE_X7Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.418 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[8]_i_15/CO[3]
                         net (fo=1, routed)           0.000    58.418    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[8]_i_15_n_0
    SLICE_X7Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.532 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    58.532    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[8]_i_10_n_0
    SLICE_X7Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.646 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    58.646    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[8]_i_5_n_0
    SLICE_X7Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.760 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    58.760    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[8]_i_2_n_0
    SLICE_X7Y48          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    59.010 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[8]_i_1/CO[2]
                         net (fo=52, routed)          0.947    59.957    design_1_i/Modulador_m_instant_0/U0/cuentas_max1[8]
    SLICE_X6Y45          LUT3 (Prop_lut3_I0_O)        0.313    60.270 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max[7]_i_36/O
                         net (fo=1, routed)           0.000    60.270    design_1_i/Modulador_m_instant_0/U0/cuentas_max[7]_i_36_n_0
    SLICE_X6Y45          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    60.646 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[7]_i_31/CO[3]
                         net (fo=1, routed)           0.000    60.646    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[7]_i_31_n_0
    SLICE_X6Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.763 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[7]_i_26/CO[3]
                         net (fo=1, routed)           0.000    60.763    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[7]_i_26_n_0
    SLICE_X6Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.880 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[7]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.880    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[7]_i_21_n_0
    SLICE_X6Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.997 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[7]_i_16/CO[3]
                         net (fo=1, routed)           0.000    60.997    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[7]_i_16_n_0
    SLICE_X6Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.114 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[7]_i_11/CO[3]
                         net (fo=1, routed)           0.001    61.115    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[7]_i_11_n_0
    SLICE_X6Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.232 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    61.232    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[7]_i_6_n_0
    SLICE_X6Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.349 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    61.349    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[7]_i_2_n_0
    SLICE_X6Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.466 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[7]_i_1/CO[3]
                         net (fo=55, routed)          1.171    62.637    design_1_i/Modulador_m_instant_0/U0/cuentas_max1[7]
    SLICE_X8Y49          LUT2 (Prop_lut2_I1_O)        0.124    62.761 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max[6]_i_41/O
                         net (fo=1, routed)           0.000    62.761    design_1_i/Modulador_m_instant_0/U0/cuentas_max[6]_i_41_n_0
    SLICE_X8Y49          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    63.294 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[6]_i_33/CO[3]
                         net (fo=1, routed)           0.001    63.295    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[6]_i_33_n_0
    SLICE_X8Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.412 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[6]_i_28/CO[3]
                         net (fo=1, routed)           0.000    63.412    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[6]_i_28_n_0
    SLICE_X8Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.529 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[6]_i_23/CO[3]
                         net (fo=1, routed)           0.000    63.529    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[6]_i_23_n_0
    SLICE_X8Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.646 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[6]_i_18/CO[3]
                         net (fo=1, routed)           0.000    63.646    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[6]_i_18_n_0
    SLICE_X8Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.763 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[6]_i_13/CO[3]
                         net (fo=1, routed)           0.000    63.763    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[6]_i_13_n_0
    SLICE_X8Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.880 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[6]_i_8/CO[3]
                         net (fo=1, routed)           0.000    63.880    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[6]_i_8_n_0
    SLICE_X8Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.997 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[6]_i_3/CO[3]
                         net (fo=1, routed)           0.000    63.997    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[6]_i_3_n_0
    SLICE_X8Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.114 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    64.114    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[6]_i_2_n_0
    SLICE_X8Y57          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    64.395 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[6]_i_1/CO[0]
                         net (fo=57, routed)          0.000    64.395    design_1_i/Modulador_m_instant_0/U0/cuentas_max1[6]
    SLICE_X8Y57          FDRE                                         r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     12.000    12.000 r  
    PS7_X0Y0             PS7                          0.000    12.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    13.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          1.496    14.688    design_1_i/Modulador_m_instant_0/U0/Clk_inv
    SLICE_X8Y57          FDRE                                         r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[6]/C
                         clock pessimism              0.000    14.688    
                         clock uncertainty           -0.165    14.522    
    SLICE_X8Y57          FDRE (Setup_fdre_C_D)        0.066    14.588    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[6]
  -------------------------------------------------------------------
                         required time                         14.588    
                         arrival time                         -64.395    
  -------------------------------------------------------------------
                         slack                                -49.807    

Slack (VIOLATED) :        -46.757ns  (required time - arrival time)
  Source:                 design_1_i/Write_register_m_inst_0/U0/Write_register_m_inst_v1_0_S00_AXI_inst/slv_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_fpga_1 rise@12.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        48.480ns  (logic 30.643ns (63.207%)  route 17.837ns (36.793%))
  Logic Levels:           134  (CARRY4=122 LUT2=10 LUT3=2)
  Clock Path Skew:        -0.297ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns = ( 14.689 - 12.000 ) 
    Source Clock Delay      (SCD):    2.986ns = ( 12.986 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.323ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    11.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    11.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=706, routed)         1.678    12.986    design_1_i/Write_register_m_inst_0/U0/Write_register_m_inst_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X9Y11          FDRE                                         r  design_1_i/Write_register_m_inst_0/U0/Write_register_m_inst_v1_0_S00_AXI_inst/slv_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y11          FDRE (Prop_fdre_C_Q)         0.456    13.442 r  design_1_i/Write_register_m_inst_0/U0/Write_register_m_inst_v1_0_S00_AXI_inst/slv_reg1_reg[0]/Q
                         net (fo=47, routed)          0.477    13.919    design_1_i/Modulador_m_instant_0/U0/Fsw2[0]
    SLICE_X8Y10          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    14.556 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[27]_i_7/CO[3]
                         net (fo=1, routed)           0.000    14.556    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[27]_i_7_n_0
    SLICE_X8Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.673 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.673    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[27]_i_2_n_0
    SLICE_X8Y12          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    14.902 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[27]_i_1/CO[2]
                         net (fo=14, routed)          0.640    15.543    design_1_i/Modulador_m_instant_0/U0/cuentas_max1[27]
    SLICE_X9Y8           LUT2 (Prop_lut2_I1_O)        0.310    15.853 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max[26]_i_15/O
                         net (fo=1, routed)           0.000    15.853    design_1_i/Modulador_m_instant_0/U0/cuentas_max[26]_i_15_n_0
    SLICE_X9Y8           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.403 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[26]_i_8/CO[3]
                         net (fo=1, routed)           0.000    16.403    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[26]_i_8_n_0
    SLICE_X9Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.517 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[26]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.517    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[26]_i_3_n_0
    SLICE_X9Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.631 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[26]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.631    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[26]_i_2_n_0
    SLICE_X9Y11          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    16.902 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[26]_i_1/CO[0]
                         net (fo=16, routed)          0.802    17.704    design_1_i/Modulador_m_instant_0/U0/cuentas_max1[26]
    SLICE_X10Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    18.548 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[25]_i_9/CO[3]
                         net (fo=1, routed)           0.000    18.548    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[25]_i_9_n_0
    SLICE_X10Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.665 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[25]_i_4/CO[3]
                         net (fo=1, routed)           0.000    18.665    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[25]_i_4_n_0
    SLICE_X10Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.782 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[25]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.782    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[25]_i_2_n_0
    SLICE_X10Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    18.961 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[25]_i_1/CO[1]
                         net (fo=19, routed)          0.572    19.533    design_1_i/Modulador_m_instant_0/U0/cuentas_max1[25]
    SLICE_X11Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    20.321 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[24]_i_10/CO[3]
                         net (fo=1, routed)           0.000    20.321    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[24]_i_10_n_0
    SLICE_X11Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.435 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[24]_i_5/CO[3]
                         net (fo=1, routed)           0.000    20.435    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[24]_i_5_n_0
    SLICE_X11Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.549 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.549    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[24]_i_2_n_0
    SLICE_X11Y15         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    20.799 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[24]_i_1/CO[2]
                         net (fo=20, routed)          0.614    21.414    design_1_i/Modulador_m_instant_0/U0/cuentas_max1[24]
    SLICE_X10Y15         LUT3 (Prop_lut3_I0_O)        0.313    21.727 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max[23]_i_14/O
                         net (fo=1, routed)           0.000    21.727    design_1_i/Modulador_m_instant_0/U0/cuentas_max[23]_i_14_n_0
    SLICE_X10Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.260 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[23]_i_6/CO[3]
                         net (fo=1, routed)           0.000    22.260    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[23]_i_6_n_0
    SLICE_X10Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.377 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.377    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[23]_i_2_n_0
    SLICE_X10Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.494 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[23]_i_1/CO[3]
                         net (fo=22, routed)          1.003    23.496    design_1_i/Modulador_m_instant_0/U0/cuentas_max1[23]
    SLICE_X9Y15          LUT2 (Prop_lut2_I1_O)        0.124    23.620 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max[22]_i_20/O
                         net (fo=1, routed)           0.000    23.620    design_1_i/Modulador_m_instant_0/U0/cuentas_max[22]_i_20_n_0
    SLICE_X9Y15          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.170 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[22]_i_13/CO[3]
                         net (fo=1, routed)           0.000    24.170    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[22]_i_13_n_0
    SLICE_X9Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.284 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[22]_i_8/CO[3]
                         net (fo=1, routed)           0.000    24.284    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[22]_i_8_n_0
    SLICE_X9Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.398 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[22]_i_3/CO[3]
                         net (fo=1, routed)           0.000    24.398    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[22]_i_3_n_0
    SLICE_X9Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.512 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[22]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.512    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[22]_i_2_n_0
    SLICE_X9Y19          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    24.805 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[22]_i_1/CO[0]
                         net (fo=24, routed)          0.714    25.519    design_1_i/Modulador_m_instant_0/U0/cuentas_max1[22]
    SLICE_X6Y16          LUT2 (Prop_lut2_I1_O)        0.373    25.892 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max[21]_i_21/O
                         net (fo=1, routed)           0.000    25.892    design_1_i/Modulador_m_instant_0/U0/cuentas_max[21]_i_21_n_0
    SLICE_X6Y16          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.425 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[21]_i_14/CO[3]
                         net (fo=1, routed)           0.000    26.425    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[21]_i_14_n_0
    SLICE_X6Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.542 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[21]_i_9/CO[3]
                         net (fo=1, routed)           0.000    26.542    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[21]_i_9_n_0
    SLICE_X6Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.659 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[21]_i_4/CO[3]
                         net (fo=1, routed)           0.000    26.659    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[21]_i_4_n_0
    SLICE_X6Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.776 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[21]_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.776    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[21]_i_2_n_0
    SLICE_X6Y20          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    26.955 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[21]_i_1/CO[1]
                         net (fo=27, routed)          0.959    27.914    design_1_i/Modulador_m_instant_0/U0/cuentas_max1[21]
    SLICE_X4Y17          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    28.717 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[20]_i_15/CO[3]
                         net (fo=1, routed)           0.000    28.717    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[20]_i_15_n_0
    SLICE_X4Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.834 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[20]_i_10/CO[3]
                         net (fo=1, routed)           0.000    28.834    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[20]_i_10_n_0
    SLICE_X4Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.951 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000    28.951    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[20]_i_5_n_0
    SLICE_X4Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.068 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.068    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[20]_i_2_n_0
    SLICE_X4Y21          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    29.320 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[20]_i_1/CO[2]
                         net (fo=29, routed)          0.657    29.977    design_1_i/Modulador_m_instant_0/U0/cuentas_max1[20]
    SLICE_X3Y18          LUT2 (Prop_lut2_I1_O)        0.310    30.287 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max[19]_i_24/O
                         net (fo=1, routed)           0.000    30.287    design_1_i/Modulador_m_instant_0/U0/cuentas_max[19]_i_24_n_0
    SLICE_X3Y18          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.837 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[19]_i_16/CO[3]
                         net (fo=1, routed)           0.000    30.837    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[19]_i_16_n_0
    SLICE_X3Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.951 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[19]_i_11/CO[3]
                         net (fo=1, routed)           0.000    30.951    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[19]_i_11_n_0
    SLICE_X3Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.065 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[19]_i_6/CO[3]
                         net (fo=1, routed)           0.000    31.065    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[19]_i_6_n_0
    SLICE_X3Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.179 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    31.179    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[19]_i_2_n_0
    SLICE_X3Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.293 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[19]_i_1/CO[3]
                         net (fo=30, routed)          1.107    32.400    design_1_i/Modulador_m_instant_0/U0/cuentas_max1[19]
    SLICE_X2Y18          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    32.980 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[18]_i_18/CO[3]
                         net (fo=1, routed)           0.000    32.980    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[18]_i_18_n_0
    SLICE_X2Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.094 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[18]_i_13/CO[3]
                         net (fo=1, routed)           0.000    33.094    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[18]_i_13_n_0
    SLICE_X2Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.208 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[18]_i_8/CO[3]
                         net (fo=1, routed)           0.000    33.208    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[18]_i_8_n_0
    SLICE_X2Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.322 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[18]_i_3/CO[3]
                         net (fo=1, routed)           0.000    33.322    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[18]_i_3_n_0
    SLICE_X2Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.436 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000    33.436    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[18]_i_2_n_0
    SLICE_X2Y23          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    33.729 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[18]_i_1/CO[0]
                         net (fo=32, routed)          0.755    34.484    design_1_i/Modulador_m_instant_0/U0/cuentas_max1[18]
    SLICE_X1Y21          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    35.313 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[17]_i_19/CO[3]
                         net (fo=1, routed)           0.000    35.313    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[17]_i_19_n_0
    SLICE_X1Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.427 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[17]_i_14/CO[3]
                         net (fo=1, routed)           0.000    35.427    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[17]_i_14_n_0
    SLICE_X1Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.541 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[17]_i_9/CO[3]
                         net (fo=1, routed)           0.000    35.541    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[17]_i_9_n_0
    SLICE_X1Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.655 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[17]_i_4/CO[3]
                         net (fo=1, routed)           0.009    35.664    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[17]_i_4_n_0
    SLICE_X1Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.778 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[17]_i_2/CO[3]
                         net (fo=1, routed)           0.000    35.778    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[17]_i_2_n_0
    SLICE_X1Y26          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    35.956 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[17]_i_1/CO[1]
                         net (fo=35, routed)          0.862    36.818    design_1_i/Modulador_m_instant_0/U0/cuentas_max1[17]
    SLICE_X3Y23          LUT2 (Prop_lut2_I1_O)        0.329    37.147 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max[16]_i_28/O
                         net (fo=1, routed)           0.000    37.147    design_1_i/Modulador_m_instant_0/U0/cuentas_max[16]_i_28_n_0
    SLICE_X3Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.697 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[16]_i_20/CO[3]
                         net (fo=1, routed)           0.000    37.697    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[16]_i_20_n_0
    SLICE_X3Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.811 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[16]_i_15/CO[3]
                         net (fo=1, routed)           0.009    37.820    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[16]_i_15_n_0
    SLICE_X3Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.934 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[16]_i_10/CO[3]
                         net (fo=1, routed)           0.000    37.934    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[16]_i_10_n_0
    SLICE_X3Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.048 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[16]_i_5/CO[3]
                         net (fo=1, routed)           0.000    38.048    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[16]_i_5_n_0
    SLICE_X3Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.162 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    38.162    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[16]_i_2_n_0
    SLICE_X3Y28          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    38.412 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[16]_i_1/CO[2]
                         net (fo=36, routed)          0.740    39.152    design_1_i/Modulador_m_instant_0/U0/cuentas_max1[16]
    SLICE_X4Y24          LUT2 (Prop_lut2_I1_O)        0.313    39.465 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max[15]_i_28/O
                         net (fo=1, routed)           0.000    39.465    design_1_i/Modulador_m_instant_0/U0/cuentas_max[15]_i_28_n_0
    SLICE_X4Y24          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    39.998 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[15]_i_21/CO[3]
                         net (fo=1, routed)           0.009    40.007    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[15]_i_21_n_0
    SLICE_X4Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.124 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[15]_i_16/CO[3]
                         net (fo=1, routed)           0.000    40.124    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[15]_i_16_n_0
    SLICE_X4Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.241 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[15]_i_11/CO[3]
                         net (fo=1, routed)           0.000    40.241    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[15]_i_11_n_0
    SLICE_X4Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.358 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           0.000    40.358    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[15]_i_6_n_0
    SLICE_X4Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.475 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    40.475    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[15]_i_2_n_0
    SLICE_X4Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.592 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[15]_i_1/CO[3]
                         net (fo=39, routed)          1.189    41.781    design_1_i/Modulador_m_instant_0/U0/cuentas_max1[15]
    SLICE_X5Y26          LUT2 (Prop_lut2_I1_O)        0.124    41.905 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max[14]_i_31/O
                         net (fo=1, routed)           0.000    41.905    design_1_i/Modulador_m_instant_0/U0/cuentas_max[14]_i_31_n_0
    SLICE_X5Y26          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.455 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[14]_i_23/CO[3]
                         net (fo=1, routed)           0.000    42.455    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[14]_i_23_n_0
    SLICE_X5Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.569 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[14]_i_18/CO[3]
                         net (fo=1, routed)           0.000    42.569    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[14]_i_18_n_0
    SLICE_X5Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.683 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[14]_i_13/CO[3]
                         net (fo=1, routed)           0.000    42.683    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[14]_i_13_n_0
    SLICE_X5Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.797 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[14]_i_8/CO[3]
                         net (fo=1, routed)           0.000    42.797    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[14]_i_8_n_0
    SLICE_X5Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.911 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[14]_i_3/CO[3]
                         net (fo=1, routed)           0.000    42.911    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[14]_i_3_n_0
    SLICE_X5Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.025 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    43.025    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[14]_i_2_n_0
    SLICE_X5Y32          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    43.318 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[14]_i_1/CO[0]
                         net (fo=40, routed)          0.919    44.237    design_1_i/Modulador_m_instant_0/U0/cuentas_max1[14]
    SLICE_X7Y29          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    45.066 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[13]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.066    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[13]_i_24_n_0
    SLICE_X7Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.180 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[13]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.180    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[13]_i_19_n_0
    SLICE_X7Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.294 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[13]_i_14/CO[3]
                         net (fo=1, routed)           0.000    45.294    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[13]_i_14_n_0
    SLICE_X7Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.408 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[13]_i_9/CO[3]
                         net (fo=1, routed)           0.000    45.408    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[13]_i_9_n_0
    SLICE_X7Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.522 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[13]_i_4/CO[3]
                         net (fo=1, routed)           0.000    45.522    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[13]_i_4_n_0
    SLICE_X7Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.636 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000    45.636    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[13]_i_2_n_0
    SLICE_X7Y35          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    45.814 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[13]_i_1/CO[1]
                         net (fo=42, routed)          0.926    46.740    design_1_i/Modulador_m_instant_0/U0/cuentas_max1[13]
    SLICE_X11Y31         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    47.525 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[12]_i_25/CO[3]
                         net (fo=1, routed)           0.000    47.525    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[12]_i_25_n_0
    SLICE_X11Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.639 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[12]_i_20/CO[3]
                         net (fo=1, routed)           0.000    47.639    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[12]_i_20_n_0
    SLICE_X11Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.753 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[12]_i_15/CO[3]
                         net (fo=1, routed)           0.000    47.753    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[12]_i_15_n_0
    SLICE_X11Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.867 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[12]_i_10/CO[3]
                         net (fo=1, routed)           0.000    47.867    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[12]_i_10_n_0
    SLICE_X11Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.981 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000    47.981    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[12]_i_5_n_0
    SLICE_X11Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.095 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    48.095    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[12]_i_2_n_0
    SLICE_X11Y37         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    48.345 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[12]_i_1/CO[2]
                         net (fo=45, routed)          0.859    49.204    design_1_i/Modulador_m_instant_0/U0/cuentas_max1[12]
    SLICE_X10Y33         LUT2 (Prop_lut2_I1_O)        0.313    49.517 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max[11]_i_34/O
                         net (fo=1, routed)           0.000    49.517    design_1_i/Modulador_m_instant_0/U0/cuentas_max[11]_i_34_n_0
    SLICE_X10Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    50.050 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[11]_i_26/CO[3]
                         net (fo=1, routed)           0.000    50.050    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[11]_i_26_n_0
    SLICE_X10Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.167 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[11]_i_21/CO[3]
                         net (fo=1, routed)           0.000    50.167    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[11]_i_21_n_0
    SLICE_X10Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.284 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[11]_i_16/CO[3]
                         net (fo=1, routed)           0.000    50.284    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[11]_i_16_n_0
    SLICE_X10Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.401 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    50.401    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[11]_i_11_n_0
    SLICE_X10Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.518 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    50.518    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[11]_i_6_n_0
    SLICE_X10Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.635 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    50.635    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[11]_i_2_n_0
    SLICE_X10Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.752 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[11]_i_1/CO[3]
                         net (fo=47, routed)          1.138    51.890    design_1_i/Modulador_m_instant_0/U0/cuentas_max1[11]
    SLICE_X9Y37          LUT2 (Prop_lut2_I1_O)        0.124    52.014 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max[10]_i_36/O
                         net (fo=1, routed)           0.000    52.014    design_1_i/Modulador_m_instant_0/U0/cuentas_max[10]_i_36_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.564 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    52.564    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[10]_i_28_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.678 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    52.678    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[10]_i_23_n_0
    SLICE_X9Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.792 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    52.792    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[10]_i_18_n_0
    SLICE_X9Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.906 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[10]_i_13/CO[3]
                         net (fo=1, routed)           0.000    52.906    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[10]_i_13_n_0
    SLICE_X9Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.020 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[10]_i_8/CO[3]
                         net (fo=1, routed)           0.000    53.020    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[10]_i_8_n_0
    SLICE_X9Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.134 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[10]_i_3/CO[3]
                         net (fo=1, routed)           0.000    53.134    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[10]_i_3_n_0
    SLICE_X9Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.248 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    53.248    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[10]_i_2_n_0
    SLICE_X9Y44          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    53.541 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[10]_i_1/CO[0]
                         net (fo=48, routed)          0.974    54.514    design_1_i/Modulador_m_instant_0/U0/cuentas_max1[10]
    SLICE_X8Y38          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    55.358 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[9]_i_29/CO[3]
                         net (fo=1, routed)           0.000    55.358    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[9]_i_29_n_0
    SLICE_X8Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.475 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[9]_i_24/CO[3]
                         net (fo=1, routed)           0.000    55.475    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[9]_i_24_n_0
    SLICE_X8Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.592 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[9]_i_19/CO[3]
                         net (fo=1, routed)           0.000    55.592    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[9]_i_19_n_0
    SLICE_X8Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.709 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[9]_i_14/CO[3]
                         net (fo=1, routed)           0.000    55.709    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[9]_i_14_n_0
    SLICE_X8Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.826 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[9]_i_9/CO[3]
                         net (fo=1, routed)           0.000    55.826    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[9]_i_9_n_0
    SLICE_X8Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.943 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[9]_i_4/CO[3]
                         net (fo=1, routed)           0.000    55.943    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[9]_i_4_n_0
    SLICE_X8Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.060 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    56.060    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[9]_i_2_n_0
    SLICE_X8Y45          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    56.239 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[9]_i_1/CO[1]
                         net (fo=51, routed)          0.955    57.194    design_1_i/Modulador_m_instant_0/U0/cuentas_max1[9]
    SLICE_X7Y41          LUT2 (Prop_lut2_I1_O)        0.332    57.526 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max[8]_i_38/O
                         net (fo=1, routed)           0.000    57.526    design_1_i/Modulador_m_instant_0/U0/cuentas_max[8]_i_38_n_0
    SLICE_X7Y41          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.076 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[8]_i_30/CO[3]
                         net (fo=1, routed)           0.000    58.076    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[8]_i_30_n_0
    SLICE_X7Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.190 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    58.190    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[8]_i_25_n_0
    SLICE_X7Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.304 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[8]_i_20/CO[3]
                         net (fo=1, routed)           0.000    58.304    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[8]_i_20_n_0
    SLICE_X7Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.418 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[8]_i_15/CO[3]
                         net (fo=1, routed)           0.000    58.418    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[8]_i_15_n_0
    SLICE_X7Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.532 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    58.532    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[8]_i_10_n_0
    SLICE_X7Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.646 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    58.646    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[8]_i_5_n_0
    SLICE_X7Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.760 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    58.760    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[8]_i_2_n_0
    SLICE_X7Y48          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    59.010 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[8]_i_1/CO[2]
                         net (fo=52, routed)          0.947    59.957    design_1_i/Modulador_m_instant_0/U0/cuentas_max1[8]
    SLICE_X6Y45          LUT3 (Prop_lut3_I0_O)        0.313    60.270 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max[7]_i_36/O
                         net (fo=1, routed)           0.000    60.270    design_1_i/Modulador_m_instant_0/U0/cuentas_max[7]_i_36_n_0
    SLICE_X6Y45          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    60.646 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[7]_i_31/CO[3]
                         net (fo=1, routed)           0.000    60.646    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[7]_i_31_n_0
    SLICE_X6Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.763 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[7]_i_26/CO[3]
                         net (fo=1, routed)           0.000    60.763    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[7]_i_26_n_0
    SLICE_X6Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.880 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[7]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.880    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[7]_i_21_n_0
    SLICE_X6Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.997 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[7]_i_16/CO[3]
                         net (fo=1, routed)           0.000    60.997    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[7]_i_16_n_0
    SLICE_X6Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.114 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[7]_i_11/CO[3]
                         net (fo=1, routed)           0.001    61.115    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[7]_i_11_n_0
    SLICE_X6Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.232 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    61.232    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[7]_i_6_n_0
    SLICE_X6Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.349 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    61.349    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[7]_i_2_n_0
    SLICE_X6Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.466 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[7]_i_1/CO[3]
                         net (fo=55, routed)          0.000    61.466    design_1_i/Modulador_m_instant_0/U0/cuentas_max1[7]
    SLICE_X6Y52          FDRE                                         r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     12.000    12.000 r  
    PS7_X0Y0             PS7                          0.000    12.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    13.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          1.497    14.689    design_1_i/Modulador_m_instant_0/U0/Clk_inv
    SLICE_X6Y52          FDRE                                         r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[7]/C
                         clock pessimism              0.000    14.689    
                         clock uncertainty           -0.165    14.523    
    SLICE_X6Y52          FDRE (Setup_fdre_C_D)        0.186    14.709    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[7]
  -------------------------------------------------------------------
                         required time                         14.709    
                         arrival time                         -61.466    
  -------------------------------------------------------------------
                         slack                                -46.757    

Slack (VIOLATED) :        -44.459ns  (required time - arrival time)
  Source:                 design_1_i/Write_register_m_inst_0/U0/Write_register_m_inst_v1_0_S00_AXI_inst/slv_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_fpga_1 rise@12.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        46.024ns  (logic 29.135ns (63.304%)  route 16.889ns (36.696%))
  Logic Levels:           125  (CARRY4=114 LUT2=10 LUT3=1)
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 14.699 - 12.000 ) 
    Source Clock Delay      (SCD):    2.986ns = ( 12.986 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.323ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    11.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    11.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=706, routed)         1.678    12.986    design_1_i/Write_register_m_inst_0/U0/Write_register_m_inst_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X9Y11          FDRE                                         r  design_1_i/Write_register_m_inst_0/U0/Write_register_m_inst_v1_0_S00_AXI_inst/slv_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y11          FDRE (Prop_fdre_C_Q)         0.456    13.442 r  design_1_i/Write_register_m_inst_0/U0/Write_register_m_inst_v1_0_S00_AXI_inst/slv_reg1_reg[0]/Q
                         net (fo=47, routed)          0.477    13.919    design_1_i/Modulador_m_instant_0/U0/Fsw2[0]
    SLICE_X8Y10          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    14.556 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[27]_i_7/CO[3]
                         net (fo=1, routed)           0.000    14.556    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[27]_i_7_n_0
    SLICE_X8Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.673 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.673    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[27]_i_2_n_0
    SLICE_X8Y12          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    14.902 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[27]_i_1/CO[2]
                         net (fo=14, routed)          0.640    15.543    design_1_i/Modulador_m_instant_0/U0/cuentas_max1[27]
    SLICE_X9Y8           LUT2 (Prop_lut2_I1_O)        0.310    15.853 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max[26]_i_15/O
                         net (fo=1, routed)           0.000    15.853    design_1_i/Modulador_m_instant_0/U0/cuentas_max[26]_i_15_n_0
    SLICE_X9Y8           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.403 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[26]_i_8/CO[3]
                         net (fo=1, routed)           0.000    16.403    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[26]_i_8_n_0
    SLICE_X9Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.517 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[26]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.517    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[26]_i_3_n_0
    SLICE_X9Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.631 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[26]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.631    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[26]_i_2_n_0
    SLICE_X9Y11          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    16.902 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[26]_i_1/CO[0]
                         net (fo=16, routed)          0.802    17.704    design_1_i/Modulador_m_instant_0/U0/cuentas_max1[26]
    SLICE_X10Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    18.548 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[25]_i_9/CO[3]
                         net (fo=1, routed)           0.000    18.548    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[25]_i_9_n_0
    SLICE_X10Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.665 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[25]_i_4/CO[3]
                         net (fo=1, routed)           0.000    18.665    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[25]_i_4_n_0
    SLICE_X10Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.782 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[25]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.782    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[25]_i_2_n_0
    SLICE_X10Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    18.961 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[25]_i_1/CO[1]
                         net (fo=19, routed)          0.572    19.533    design_1_i/Modulador_m_instant_0/U0/cuentas_max1[25]
    SLICE_X11Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    20.321 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[24]_i_10/CO[3]
                         net (fo=1, routed)           0.000    20.321    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[24]_i_10_n_0
    SLICE_X11Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.435 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[24]_i_5/CO[3]
                         net (fo=1, routed)           0.000    20.435    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[24]_i_5_n_0
    SLICE_X11Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.549 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.549    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[24]_i_2_n_0
    SLICE_X11Y15         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    20.799 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[24]_i_1/CO[2]
                         net (fo=20, routed)          0.614    21.414    design_1_i/Modulador_m_instant_0/U0/cuentas_max1[24]
    SLICE_X10Y15         LUT3 (Prop_lut3_I0_O)        0.313    21.727 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max[23]_i_14/O
                         net (fo=1, routed)           0.000    21.727    design_1_i/Modulador_m_instant_0/U0/cuentas_max[23]_i_14_n_0
    SLICE_X10Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.260 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[23]_i_6/CO[3]
                         net (fo=1, routed)           0.000    22.260    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[23]_i_6_n_0
    SLICE_X10Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.377 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.377    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[23]_i_2_n_0
    SLICE_X10Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.494 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[23]_i_1/CO[3]
                         net (fo=22, routed)          1.003    23.496    design_1_i/Modulador_m_instant_0/U0/cuentas_max1[23]
    SLICE_X9Y15          LUT2 (Prop_lut2_I1_O)        0.124    23.620 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max[22]_i_20/O
                         net (fo=1, routed)           0.000    23.620    design_1_i/Modulador_m_instant_0/U0/cuentas_max[22]_i_20_n_0
    SLICE_X9Y15          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.170 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[22]_i_13/CO[3]
                         net (fo=1, routed)           0.000    24.170    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[22]_i_13_n_0
    SLICE_X9Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.284 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[22]_i_8/CO[3]
                         net (fo=1, routed)           0.000    24.284    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[22]_i_8_n_0
    SLICE_X9Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.398 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[22]_i_3/CO[3]
                         net (fo=1, routed)           0.000    24.398    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[22]_i_3_n_0
    SLICE_X9Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.512 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[22]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.512    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[22]_i_2_n_0
    SLICE_X9Y19          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    24.805 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[22]_i_1/CO[0]
                         net (fo=24, routed)          0.714    25.519    design_1_i/Modulador_m_instant_0/U0/cuentas_max1[22]
    SLICE_X6Y16          LUT2 (Prop_lut2_I1_O)        0.373    25.892 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max[21]_i_21/O
                         net (fo=1, routed)           0.000    25.892    design_1_i/Modulador_m_instant_0/U0/cuentas_max[21]_i_21_n_0
    SLICE_X6Y16          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.425 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[21]_i_14/CO[3]
                         net (fo=1, routed)           0.000    26.425    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[21]_i_14_n_0
    SLICE_X6Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.542 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[21]_i_9/CO[3]
                         net (fo=1, routed)           0.000    26.542    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[21]_i_9_n_0
    SLICE_X6Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.659 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[21]_i_4/CO[3]
                         net (fo=1, routed)           0.000    26.659    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[21]_i_4_n_0
    SLICE_X6Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.776 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[21]_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.776    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[21]_i_2_n_0
    SLICE_X6Y20          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    26.955 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[21]_i_1/CO[1]
                         net (fo=27, routed)          0.959    27.914    design_1_i/Modulador_m_instant_0/U0/cuentas_max1[21]
    SLICE_X4Y17          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    28.717 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[20]_i_15/CO[3]
                         net (fo=1, routed)           0.000    28.717    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[20]_i_15_n_0
    SLICE_X4Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.834 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[20]_i_10/CO[3]
                         net (fo=1, routed)           0.000    28.834    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[20]_i_10_n_0
    SLICE_X4Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.951 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000    28.951    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[20]_i_5_n_0
    SLICE_X4Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.068 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.068    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[20]_i_2_n_0
    SLICE_X4Y21          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    29.320 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[20]_i_1/CO[2]
                         net (fo=29, routed)          0.657    29.977    design_1_i/Modulador_m_instant_0/U0/cuentas_max1[20]
    SLICE_X3Y18          LUT2 (Prop_lut2_I1_O)        0.310    30.287 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max[19]_i_24/O
                         net (fo=1, routed)           0.000    30.287    design_1_i/Modulador_m_instant_0/U0/cuentas_max[19]_i_24_n_0
    SLICE_X3Y18          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.837 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[19]_i_16/CO[3]
                         net (fo=1, routed)           0.000    30.837    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[19]_i_16_n_0
    SLICE_X3Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.951 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[19]_i_11/CO[3]
                         net (fo=1, routed)           0.000    30.951    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[19]_i_11_n_0
    SLICE_X3Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.065 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[19]_i_6/CO[3]
                         net (fo=1, routed)           0.000    31.065    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[19]_i_6_n_0
    SLICE_X3Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.179 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    31.179    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[19]_i_2_n_0
    SLICE_X3Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.293 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[19]_i_1/CO[3]
                         net (fo=30, routed)          1.107    32.400    design_1_i/Modulador_m_instant_0/U0/cuentas_max1[19]
    SLICE_X2Y18          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    32.980 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[18]_i_18/CO[3]
                         net (fo=1, routed)           0.000    32.980    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[18]_i_18_n_0
    SLICE_X2Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.094 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[18]_i_13/CO[3]
                         net (fo=1, routed)           0.000    33.094    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[18]_i_13_n_0
    SLICE_X2Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.208 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[18]_i_8/CO[3]
                         net (fo=1, routed)           0.000    33.208    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[18]_i_8_n_0
    SLICE_X2Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.322 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[18]_i_3/CO[3]
                         net (fo=1, routed)           0.000    33.322    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[18]_i_3_n_0
    SLICE_X2Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.436 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000    33.436    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[18]_i_2_n_0
    SLICE_X2Y23          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    33.729 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[18]_i_1/CO[0]
                         net (fo=32, routed)          0.755    34.484    design_1_i/Modulador_m_instant_0/U0/cuentas_max1[18]
    SLICE_X1Y21          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    35.313 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[17]_i_19/CO[3]
                         net (fo=1, routed)           0.000    35.313    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[17]_i_19_n_0
    SLICE_X1Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.427 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[17]_i_14/CO[3]
                         net (fo=1, routed)           0.000    35.427    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[17]_i_14_n_0
    SLICE_X1Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.541 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[17]_i_9/CO[3]
                         net (fo=1, routed)           0.000    35.541    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[17]_i_9_n_0
    SLICE_X1Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.655 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[17]_i_4/CO[3]
                         net (fo=1, routed)           0.009    35.664    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[17]_i_4_n_0
    SLICE_X1Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.778 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[17]_i_2/CO[3]
                         net (fo=1, routed)           0.000    35.778    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[17]_i_2_n_0
    SLICE_X1Y26          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    35.956 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[17]_i_1/CO[1]
                         net (fo=35, routed)          0.862    36.818    design_1_i/Modulador_m_instant_0/U0/cuentas_max1[17]
    SLICE_X3Y23          LUT2 (Prop_lut2_I1_O)        0.329    37.147 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max[16]_i_28/O
                         net (fo=1, routed)           0.000    37.147    design_1_i/Modulador_m_instant_0/U0/cuentas_max[16]_i_28_n_0
    SLICE_X3Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.697 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[16]_i_20/CO[3]
                         net (fo=1, routed)           0.000    37.697    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[16]_i_20_n_0
    SLICE_X3Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.811 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[16]_i_15/CO[3]
                         net (fo=1, routed)           0.009    37.820    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[16]_i_15_n_0
    SLICE_X3Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.934 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[16]_i_10/CO[3]
                         net (fo=1, routed)           0.000    37.934    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[16]_i_10_n_0
    SLICE_X3Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.048 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[16]_i_5/CO[3]
                         net (fo=1, routed)           0.000    38.048    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[16]_i_5_n_0
    SLICE_X3Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.162 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    38.162    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[16]_i_2_n_0
    SLICE_X3Y28          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    38.412 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[16]_i_1/CO[2]
                         net (fo=36, routed)          0.740    39.152    design_1_i/Modulador_m_instant_0/U0/cuentas_max1[16]
    SLICE_X4Y24          LUT2 (Prop_lut2_I1_O)        0.313    39.465 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max[15]_i_28/O
                         net (fo=1, routed)           0.000    39.465    design_1_i/Modulador_m_instant_0/U0/cuentas_max[15]_i_28_n_0
    SLICE_X4Y24          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    39.998 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[15]_i_21/CO[3]
                         net (fo=1, routed)           0.009    40.007    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[15]_i_21_n_0
    SLICE_X4Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.124 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[15]_i_16/CO[3]
                         net (fo=1, routed)           0.000    40.124    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[15]_i_16_n_0
    SLICE_X4Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.241 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[15]_i_11/CO[3]
                         net (fo=1, routed)           0.000    40.241    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[15]_i_11_n_0
    SLICE_X4Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.358 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           0.000    40.358    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[15]_i_6_n_0
    SLICE_X4Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.475 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    40.475    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[15]_i_2_n_0
    SLICE_X4Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.592 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[15]_i_1/CO[3]
                         net (fo=39, routed)          1.189    41.781    design_1_i/Modulador_m_instant_0/U0/cuentas_max1[15]
    SLICE_X5Y26          LUT2 (Prop_lut2_I1_O)        0.124    41.905 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max[14]_i_31/O
                         net (fo=1, routed)           0.000    41.905    design_1_i/Modulador_m_instant_0/U0/cuentas_max[14]_i_31_n_0
    SLICE_X5Y26          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.455 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[14]_i_23/CO[3]
                         net (fo=1, routed)           0.000    42.455    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[14]_i_23_n_0
    SLICE_X5Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.569 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[14]_i_18/CO[3]
                         net (fo=1, routed)           0.000    42.569    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[14]_i_18_n_0
    SLICE_X5Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.683 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[14]_i_13/CO[3]
                         net (fo=1, routed)           0.000    42.683    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[14]_i_13_n_0
    SLICE_X5Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.797 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[14]_i_8/CO[3]
                         net (fo=1, routed)           0.000    42.797    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[14]_i_8_n_0
    SLICE_X5Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.911 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[14]_i_3/CO[3]
                         net (fo=1, routed)           0.000    42.911    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[14]_i_3_n_0
    SLICE_X5Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.025 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    43.025    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[14]_i_2_n_0
    SLICE_X5Y32          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    43.318 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[14]_i_1/CO[0]
                         net (fo=40, routed)          0.919    44.237    design_1_i/Modulador_m_instant_0/U0/cuentas_max1[14]
    SLICE_X7Y29          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    45.066 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[13]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.066    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[13]_i_24_n_0
    SLICE_X7Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.180 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[13]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.180    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[13]_i_19_n_0
    SLICE_X7Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.294 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[13]_i_14/CO[3]
                         net (fo=1, routed)           0.000    45.294    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[13]_i_14_n_0
    SLICE_X7Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.408 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[13]_i_9/CO[3]
                         net (fo=1, routed)           0.000    45.408    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[13]_i_9_n_0
    SLICE_X7Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.522 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[13]_i_4/CO[3]
                         net (fo=1, routed)           0.000    45.522    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[13]_i_4_n_0
    SLICE_X7Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.636 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000    45.636    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[13]_i_2_n_0
    SLICE_X7Y35          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    45.814 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[13]_i_1/CO[1]
                         net (fo=42, routed)          0.926    46.740    design_1_i/Modulador_m_instant_0/U0/cuentas_max1[13]
    SLICE_X11Y31         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    47.525 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[12]_i_25/CO[3]
                         net (fo=1, routed)           0.000    47.525    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[12]_i_25_n_0
    SLICE_X11Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.639 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[12]_i_20/CO[3]
                         net (fo=1, routed)           0.000    47.639    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[12]_i_20_n_0
    SLICE_X11Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.753 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[12]_i_15/CO[3]
                         net (fo=1, routed)           0.000    47.753    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[12]_i_15_n_0
    SLICE_X11Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.867 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[12]_i_10/CO[3]
                         net (fo=1, routed)           0.000    47.867    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[12]_i_10_n_0
    SLICE_X11Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.981 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000    47.981    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[12]_i_5_n_0
    SLICE_X11Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.095 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    48.095    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[12]_i_2_n_0
    SLICE_X11Y37         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    48.345 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[12]_i_1/CO[2]
                         net (fo=45, routed)          0.859    49.204    design_1_i/Modulador_m_instant_0/U0/cuentas_max1[12]
    SLICE_X10Y33         LUT2 (Prop_lut2_I1_O)        0.313    49.517 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max[11]_i_34/O
                         net (fo=1, routed)           0.000    49.517    design_1_i/Modulador_m_instant_0/U0/cuentas_max[11]_i_34_n_0
    SLICE_X10Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    50.050 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[11]_i_26/CO[3]
                         net (fo=1, routed)           0.000    50.050    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[11]_i_26_n_0
    SLICE_X10Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.167 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[11]_i_21/CO[3]
                         net (fo=1, routed)           0.000    50.167    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[11]_i_21_n_0
    SLICE_X10Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.284 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[11]_i_16/CO[3]
                         net (fo=1, routed)           0.000    50.284    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[11]_i_16_n_0
    SLICE_X10Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.401 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    50.401    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[11]_i_11_n_0
    SLICE_X10Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.518 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    50.518    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[11]_i_6_n_0
    SLICE_X10Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.635 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    50.635    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[11]_i_2_n_0
    SLICE_X10Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.752 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[11]_i_1/CO[3]
                         net (fo=47, routed)          1.138    51.890    design_1_i/Modulador_m_instant_0/U0/cuentas_max1[11]
    SLICE_X9Y37          LUT2 (Prop_lut2_I1_O)        0.124    52.014 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max[10]_i_36/O
                         net (fo=1, routed)           0.000    52.014    design_1_i/Modulador_m_instant_0/U0/cuentas_max[10]_i_36_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.564 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    52.564    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[10]_i_28_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.678 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    52.678    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[10]_i_23_n_0
    SLICE_X9Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.792 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    52.792    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[10]_i_18_n_0
    SLICE_X9Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.906 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[10]_i_13/CO[3]
                         net (fo=1, routed)           0.000    52.906    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[10]_i_13_n_0
    SLICE_X9Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.020 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[10]_i_8/CO[3]
                         net (fo=1, routed)           0.000    53.020    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[10]_i_8_n_0
    SLICE_X9Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.134 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[10]_i_3/CO[3]
                         net (fo=1, routed)           0.000    53.134    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[10]_i_3_n_0
    SLICE_X9Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.248 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    53.248    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[10]_i_2_n_0
    SLICE_X9Y44          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    53.541 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[10]_i_1/CO[0]
                         net (fo=48, routed)          0.974    54.514    design_1_i/Modulador_m_instant_0/U0/cuentas_max1[10]
    SLICE_X8Y38          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    55.358 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[9]_i_29/CO[3]
                         net (fo=1, routed)           0.000    55.358    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[9]_i_29_n_0
    SLICE_X8Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.475 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[9]_i_24/CO[3]
                         net (fo=1, routed)           0.000    55.475    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[9]_i_24_n_0
    SLICE_X8Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.592 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[9]_i_19/CO[3]
                         net (fo=1, routed)           0.000    55.592    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[9]_i_19_n_0
    SLICE_X8Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.709 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[9]_i_14/CO[3]
                         net (fo=1, routed)           0.000    55.709    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[9]_i_14_n_0
    SLICE_X8Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.826 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[9]_i_9/CO[3]
                         net (fo=1, routed)           0.000    55.826    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[9]_i_9_n_0
    SLICE_X8Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.943 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[9]_i_4/CO[3]
                         net (fo=1, routed)           0.000    55.943    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[9]_i_4_n_0
    SLICE_X8Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.060 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    56.060    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[9]_i_2_n_0
    SLICE_X8Y45          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    56.239 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[9]_i_1/CO[1]
                         net (fo=51, routed)          0.955    57.194    design_1_i/Modulador_m_instant_0/U0/cuentas_max1[9]
    SLICE_X7Y41          LUT2 (Prop_lut2_I1_O)        0.332    57.526 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max[8]_i_38/O
                         net (fo=1, routed)           0.000    57.526    design_1_i/Modulador_m_instant_0/U0/cuentas_max[8]_i_38_n_0
    SLICE_X7Y41          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.076 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[8]_i_30/CO[3]
                         net (fo=1, routed)           0.000    58.076    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[8]_i_30_n_0
    SLICE_X7Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.190 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    58.190    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[8]_i_25_n_0
    SLICE_X7Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.304 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[8]_i_20/CO[3]
                         net (fo=1, routed)           0.000    58.304    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[8]_i_20_n_0
    SLICE_X7Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.418 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[8]_i_15/CO[3]
                         net (fo=1, routed)           0.000    58.418    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[8]_i_15_n_0
    SLICE_X7Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.532 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    58.532    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[8]_i_10_n_0
    SLICE_X7Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.646 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    58.646    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[8]_i_5_n_0
    SLICE_X7Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.760 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    58.760    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[8]_i_2_n_0
    SLICE_X7Y48          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    59.010 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[8]_i_1/CO[2]
                         net (fo=52, routed)          0.000    59.010    design_1_i/Modulador_m_instant_0/U0/cuentas_max1[8]
    SLICE_X7Y48          FDRE                                         r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     12.000    12.000 r  
    PS7_X0Y0             PS7                          0.000    12.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    13.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          1.507    14.699    design_1_i/Modulador_m_instant_0/U0/Clk_inv
    SLICE_X7Y48          FDRE                                         r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[8]/C
                         clock pessimism              0.000    14.699    
                         clock uncertainty           -0.165    14.534    
    SLICE_X7Y48          FDRE (Setup_fdre_C_D)        0.017    14.551    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[8]
  -------------------------------------------------------------------
                         required time                         14.551    
                         arrival time                         -59.010    
  -------------------------------------------------------------------
                         slack                                -44.459    

Slack (VIOLATED) :        -41.639ns  (required time - arrival time)
  Source:                 design_1_i/Write_register_m_inst_0/U0/Write_register_m_inst_v1_0_S00_AXI_inst/slv_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_fpga_1 rise@12.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        43.253ns  (logic 27.319ns (63.160%)  route 15.934ns (36.840%))
  Logic Levels:           116  (CARRY4=106 LUT2=9 LUT3=1)
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 14.699 - 12.000 ) 
    Source Clock Delay      (SCD):    2.986ns = ( 12.986 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.323ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    11.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    11.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=706, routed)         1.678    12.986    design_1_i/Write_register_m_inst_0/U0/Write_register_m_inst_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X9Y11          FDRE                                         r  design_1_i/Write_register_m_inst_0/U0/Write_register_m_inst_v1_0_S00_AXI_inst/slv_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y11          FDRE (Prop_fdre_C_Q)         0.456    13.442 r  design_1_i/Write_register_m_inst_0/U0/Write_register_m_inst_v1_0_S00_AXI_inst/slv_reg1_reg[0]/Q
                         net (fo=47, routed)          0.477    13.919    design_1_i/Modulador_m_instant_0/U0/Fsw2[0]
    SLICE_X8Y10          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    14.556 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[27]_i_7/CO[3]
                         net (fo=1, routed)           0.000    14.556    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[27]_i_7_n_0
    SLICE_X8Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.673 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.673    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[27]_i_2_n_0
    SLICE_X8Y12          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    14.902 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[27]_i_1/CO[2]
                         net (fo=14, routed)          0.640    15.543    design_1_i/Modulador_m_instant_0/U0/cuentas_max1[27]
    SLICE_X9Y8           LUT2 (Prop_lut2_I1_O)        0.310    15.853 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max[26]_i_15/O
                         net (fo=1, routed)           0.000    15.853    design_1_i/Modulador_m_instant_0/U0/cuentas_max[26]_i_15_n_0
    SLICE_X9Y8           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.403 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[26]_i_8/CO[3]
                         net (fo=1, routed)           0.000    16.403    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[26]_i_8_n_0
    SLICE_X9Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.517 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[26]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.517    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[26]_i_3_n_0
    SLICE_X9Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.631 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[26]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.631    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[26]_i_2_n_0
    SLICE_X9Y11          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    16.902 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[26]_i_1/CO[0]
                         net (fo=16, routed)          0.802    17.704    design_1_i/Modulador_m_instant_0/U0/cuentas_max1[26]
    SLICE_X10Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    18.548 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[25]_i_9/CO[3]
                         net (fo=1, routed)           0.000    18.548    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[25]_i_9_n_0
    SLICE_X10Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.665 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[25]_i_4/CO[3]
                         net (fo=1, routed)           0.000    18.665    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[25]_i_4_n_0
    SLICE_X10Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.782 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[25]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.782    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[25]_i_2_n_0
    SLICE_X10Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    18.961 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[25]_i_1/CO[1]
                         net (fo=19, routed)          0.572    19.533    design_1_i/Modulador_m_instant_0/U0/cuentas_max1[25]
    SLICE_X11Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    20.321 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[24]_i_10/CO[3]
                         net (fo=1, routed)           0.000    20.321    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[24]_i_10_n_0
    SLICE_X11Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.435 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[24]_i_5/CO[3]
                         net (fo=1, routed)           0.000    20.435    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[24]_i_5_n_0
    SLICE_X11Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.549 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.549    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[24]_i_2_n_0
    SLICE_X11Y15         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    20.799 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[24]_i_1/CO[2]
                         net (fo=20, routed)          0.614    21.414    design_1_i/Modulador_m_instant_0/U0/cuentas_max1[24]
    SLICE_X10Y15         LUT3 (Prop_lut3_I0_O)        0.313    21.727 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max[23]_i_14/O
                         net (fo=1, routed)           0.000    21.727    design_1_i/Modulador_m_instant_0/U0/cuentas_max[23]_i_14_n_0
    SLICE_X10Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.260 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[23]_i_6/CO[3]
                         net (fo=1, routed)           0.000    22.260    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[23]_i_6_n_0
    SLICE_X10Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.377 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.377    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[23]_i_2_n_0
    SLICE_X10Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.494 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[23]_i_1/CO[3]
                         net (fo=22, routed)          1.003    23.496    design_1_i/Modulador_m_instant_0/U0/cuentas_max1[23]
    SLICE_X9Y15          LUT2 (Prop_lut2_I1_O)        0.124    23.620 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max[22]_i_20/O
                         net (fo=1, routed)           0.000    23.620    design_1_i/Modulador_m_instant_0/U0/cuentas_max[22]_i_20_n_0
    SLICE_X9Y15          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.170 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[22]_i_13/CO[3]
                         net (fo=1, routed)           0.000    24.170    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[22]_i_13_n_0
    SLICE_X9Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.284 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[22]_i_8/CO[3]
                         net (fo=1, routed)           0.000    24.284    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[22]_i_8_n_0
    SLICE_X9Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.398 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[22]_i_3/CO[3]
                         net (fo=1, routed)           0.000    24.398    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[22]_i_3_n_0
    SLICE_X9Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.512 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[22]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.512    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[22]_i_2_n_0
    SLICE_X9Y19          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    24.805 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[22]_i_1/CO[0]
                         net (fo=24, routed)          0.714    25.519    design_1_i/Modulador_m_instant_0/U0/cuentas_max1[22]
    SLICE_X6Y16          LUT2 (Prop_lut2_I1_O)        0.373    25.892 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max[21]_i_21/O
                         net (fo=1, routed)           0.000    25.892    design_1_i/Modulador_m_instant_0/U0/cuentas_max[21]_i_21_n_0
    SLICE_X6Y16          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.425 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[21]_i_14/CO[3]
                         net (fo=1, routed)           0.000    26.425    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[21]_i_14_n_0
    SLICE_X6Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.542 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[21]_i_9/CO[3]
                         net (fo=1, routed)           0.000    26.542    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[21]_i_9_n_0
    SLICE_X6Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.659 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[21]_i_4/CO[3]
                         net (fo=1, routed)           0.000    26.659    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[21]_i_4_n_0
    SLICE_X6Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.776 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[21]_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.776    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[21]_i_2_n_0
    SLICE_X6Y20          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    26.955 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[21]_i_1/CO[1]
                         net (fo=27, routed)          0.959    27.914    design_1_i/Modulador_m_instant_0/U0/cuentas_max1[21]
    SLICE_X4Y17          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    28.717 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[20]_i_15/CO[3]
                         net (fo=1, routed)           0.000    28.717    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[20]_i_15_n_0
    SLICE_X4Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.834 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[20]_i_10/CO[3]
                         net (fo=1, routed)           0.000    28.834    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[20]_i_10_n_0
    SLICE_X4Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.951 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000    28.951    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[20]_i_5_n_0
    SLICE_X4Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.068 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.068    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[20]_i_2_n_0
    SLICE_X4Y21          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    29.320 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[20]_i_1/CO[2]
                         net (fo=29, routed)          0.657    29.977    design_1_i/Modulador_m_instant_0/U0/cuentas_max1[20]
    SLICE_X3Y18          LUT2 (Prop_lut2_I1_O)        0.310    30.287 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max[19]_i_24/O
                         net (fo=1, routed)           0.000    30.287    design_1_i/Modulador_m_instant_0/U0/cuentas_max[19]_i_24_n_0
    SLICE_X3Y18          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.837 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[19]_i_16/CO[3]
                         net (fo=1, routed)           0.000    30.837    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[19]_i_16_n_0
    SLICE_X3Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.951 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[19]_i_11/CO[3]
                         net (fo=1, routed)           0.000    30.951    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[19]_i_11_n_0
    SLICE_X3Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.065 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[19]_i_6/CO[3]
                         net (fo=1, routed)           0.000    31.065    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[19]_i_6_n_0
    SLICE_X3Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.179 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    31.179    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[19]_i_2_n_0
    SLICE_X3Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.293 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[19]_i_1/CO[3]
                         net (fo=30, routed)          1.107    32.400    design_1_i/Modulador_m_instant_0/U0/cuentas_max1[19]
    SLICE_X2Y18          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    32.980 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[18]_i_18/CO[3]
                         net (fo=1, routed)           0.000    32.980    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[18]_i_18_n_0
    SLICE_X2Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.094 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[18]_i_13/CO[3]
                         net (fo=1, routed)           0.000    33.094    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[18]_i_13_n_0
    SLICE_X2Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.208 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[18]_i_8/CO[3]
                         net (fo=1, routed)           0.000    33.208    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[18]_i_8_n_0
    SLICE_X2Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.322 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[18]_i_3/CO[3]
                         net (fo=1, routed)           0.000    33.322    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[18]_i_3_n_0
    SLICE_X2Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.436 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000    33.436    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[18]_i_2_n_0
    SLICE_X2Y23          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    33.729 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[18]_i_1/CO[0]
                         net (fo=32, routed)          0.755    34.484    design_1_i/Modulador_m_instant_0/U0/cuentas_max1[18]
    SLICE_X1Y21          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    35.313 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[17]_i_19/CO[3]
                         net (fo=1, routed)           0.000    35.313    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[17]_i_19_n_0
    SLICE_X1Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.427 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[17]_i_14/CO[3]
                         net (fo=1, routed)           0.000    35.427    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[17]_i_14_n_0
    SLICE_X1Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.541 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[17]_i_9/CO[3]
                         net (fo=1, routed)           0.000    35.541    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[17]_i_9_n_0
    SLICE_X1Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.655 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[17]_i_4/CO[3]
                         net (fo=1, routed)           0.009    35.664    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[17]_i_4_n_0
    SLICE_X1Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.778 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[17]_i_2/CO[3]
                         net (fo=1, routed)           0.000    35.778    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[17]_i_2_n_0
    SLICE_X1Y26          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    35.956 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[17]_i_1/CO[1]
                         net (fo=35, routed)          0.862    36.818    design_1_i/Modulador_m_instant_0/U0/cuentas_max1[17]
    SLICE_X3Y23          LUT2 (Prop_lut2_I1_O)        0.329    37.147 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max[16]_i_28/O
                         net (fo=1, routed)           0.000    37.147    design_1_i/Modulador_m_instant_0/U0/cuentas_max[16]_i_28_n_0
    SLICE_X3Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.697 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[16]_i_20/CO[3]
                         net (fo=1, routed)           0.000    37.697    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[16]_i_20_n_0
    SLICE_X3Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.811 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[16]_i_15/CO[3]
                         net (fo=1, routed)           0.009    37.820    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[16]_i_15_n_0
    SLICE_X3Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.934 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[16]_i_10/CO[3]
                         net (fo=1, routed)           0.000    37.934    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[16]_i_10_n_0
    SLICE_X3Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.048 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[16]_i_5/CO[3]
                         net (fo=1, routed)           0.000    38.048    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[16]_i_5_n_0
    SLICE_X3Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.162 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    38.162    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[16]_i_2_n_0
    SLICE_X3Y28          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    38.412 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[16]_i_1/CO[2]
                         net (fo=36, routed)          0.740    39.152    design_1_i/Modulador_m_instant_0/U0/cuentas_max1[16]
    SLICE_X4Y24          LUT2 (Prop_lut2_I1_O)        0.313    39.465 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max[15]_i_28/O
                         net (fo=1, routed)           0.000    39.465    design_1_i/Modulador_m_instant_0/U0/cuentas_max[15]_i_28_n_0
    SLICE_X4Y24          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    39.998 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[15]_i_21/CO[3]
                         net (fo=1, routed)           0.009    40.007    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[15]_i_21_n_0
    SLICE_X4Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.124 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[15]_i_16/CO[3]
                         net (fo=1, routed)           0.000    40.124    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[15]_i_16_n_0
    SLICE_X4Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.241 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[15]_i_11/CO[3]
                         net (fo=1, routed)           0.000    40.241    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[15]_i_11_n_0
    SLICE_X4Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.358 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           0.000    40.358    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[15]_i_6_n_0
    SLICE_X4Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.475 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    40.475    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[15]_i_2_n_0
    SLICE_X4Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.592 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[15]_i_1/CO[3]
                         net (fo=39, routed)          1.189    41.781    design_1_i/Modulador_m_instant_0/U0/cuentas_max1[15]
    SLICE_X5Y26          LUT2 (Prop_lut2_I1_O)        0.124    41.905 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max[14]_i_31/O
                         net (fo=1, routed)           0.000    41.905    design_1_i/Modulador_m_instant_0/U0/cuentas_max[14]_i_31_n_0
    SLICE_X5Y26          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.455 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[14]_i_23/CO[3]
                         net (fo=1, routed)           0.000    42.455    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[14]_i_23_n_0
    SLICE_X5Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.569 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[14]_i_18/CO[3]
                         net (fo=1, routed)           0.000    42.569    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[14]_i_18_n_0
    SLICE_X5Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.683 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[14]_i_13/CO[3]
                         net (fo=1, routed)           0.000    42.683    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[14]_i_13_n_0
    SLICE_X5Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.797 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[14]_i_8/CO[3]
                         net (fo=1, routed)           0.000    42.797    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[14]_i_8_n_0
    SLICE_X5Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.911 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[14]_i_3/CO[3]
                         net (fo=1, routed)           0.000    42.911    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[14]_i_3_n_0
    SLICE_X5Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.025 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    43.025    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[14]_i_2_n_0
    SLICE_X5Y32          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    43.318 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[14]_i_1/CO[0]
                         net (fo=40, routed)          0.919    44.237    design_1_i/Modulador_m_instant_0/U0/cuentas_max1[14]
    SLICE_X7Y29          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    45.066 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[13]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.066    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[13]_i_24_n_0
    SLICE_X7Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.180 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[13]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.180    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[13]_i_19_n_0
    SLICE_X7Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.294 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[13]_i_14/CO[3]
                         net (fo=1, routed)           0.000    45.294    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[13]_i_14_n_0
    SLICE_X7Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.408 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[13]_i_9/CO[3]
                         net (fo=1, routed)           0.000    45.408    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[13]_i_9_n_0
    SLICE_X7Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.522 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[13]_i_4/CO[3]
                         net (fo=1, routed)           0.000    45.522    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[13]_i_4_n_0
    SLICE_X7Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.636 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000    45.636    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[13]_i_2_n_0
    SLICE_X7Y35          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    45.814 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[13]_i_1/CO[1]
                         net (fo=42, routed)          0.926    46.740    design_1_i/Modulador_m_instant_0/U0/cuentas_max1[13]
    SLICE_X11Y31         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    47.525 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[12]_i_25/CO[3]
                         net (fo=1, routed)           0.000    47.525    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[12]_i_25_n_0
    SLICE_X11Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.639 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[12]_i_20/CO[3]
                         net (fo=1, routed)           0.000    47.639    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[12]_i_20_n_0
    SLICE_X11Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.753 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[12]_i_15/CO[3]
                         net (fo=1, routed)           0.000    47.753    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[12]_i_15_n_0
    SLICE_X11Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.867 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[12]_i_10/CO[3]
                         net (fo=1, routed)           0.000    47.867    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[12]_i_10_n_0
    SLICE_X11Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.981 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000    47.981    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[12]_i_5_n_0
    SLICE_X11Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.095 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    48.095    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[12]_i_2_n_0
    SLICE_X11Y37         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    48.345 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[12]_i_1/CO[2]
                         net (fo=45, routed)          0.859    49.204    design_1_i/Modulador_m_instant_0/U0/cuentas_max1[12]
    SLICE_X10Y33         LUT2 (Prop_lut2_I1_O)        0.313    49.517 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max[11]_i_34/O
                         net (fo=1, routed)           0.000    49.517    design_1_i/Modulador_m_instant_0/U0/cuentas_max[11]_i_34_n_0
    SLICE_X10Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    50.050 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[11]_i_26/CO[3]
                         net (fo=1, routed)           0.000    50.050    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[11]_i_26_n_0
    SLICE_X10Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.167 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[11]_i_21/CO[3]
                         net (fo=1, routed)           0.000    50.167    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[11]_i_21_n_0
    SLICE_X10Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.284 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[11]_i_16/CO[3]
                         net (fo=1, routed)           0.000    50.284    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[11]_i_16_n_0
    SLICE_X10Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.401 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    50.401    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[11]_i_11_n_0
    SLICE_X10Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.518 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    50.518    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[11]_i_6_n_0
    SLICE_X10Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.635 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    50.635    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[11]_i_2_n_0
    SLICE_X10Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.752 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[11]_i_1/CO[3]
                         net (fo=47, routed)          1.138    51.890    design_1_i/Modulador_m_instant_0/U0/cuentas_max1[11]
    SLICE_X9Y37          LUT2 (Prop_lut2_I1_O)        0.124    52.014 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max[10]_i_36/O
                         net (fo=1, routed)           0.000    52.014    design_1_i/Modulador_m_instant_0/U0/cuentas_max[10]_i_36_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.564 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    52.564    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[10]_i_28_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.678 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    52.678    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[10]_i_23_n_0
    SLICE_X9Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.792 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    52.792    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[10]_i_18_n_0
    SLICE_X9Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.906 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[10]_i_13/CO[3]
                         net (fo=1, routed)           0.000    52.906    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[10]_i_13_n_0
    SLICE_X9Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.020 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[10]_i_8/CO[3]
                         net (fo=1, routed)           0.000    53.020    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[10]_i_8_n_0
    SLICE_X9Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.134 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[10]_i_3/CO[3]
                         net (fo=1, routed)           0.000    53.134    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[10]_i_3_n_0
    SLICE_X9Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.248 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    53.248    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[10]_i_2_n_0
    SLICE_X9Y44          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    53.541 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[10]_i_1/CO[0]
                         net (fo=48, routed)          0.974    54.514    design_1_i/Modulador_m_instant_0/U0/cuentas_max1[10]
    SLICE_X8Y38          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    55.358 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[9]_i_29/CO[3]
                         net (fo=1, routed)           0.000    55.358    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[9]_i_29_n_0
    SLICE_X8Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.475 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[9]_i_24/CO[3]
                         net (fo=1, routed)           0.000    55.475    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[9]_i_24_n_0
    SLICE_X8Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.592 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[9]_i_19/CO[3]
                         net (fo=1, routed)           0.000    55.592    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[9]_i_19_n_0
    SLICE_X8Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.709 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[9]_i_14/CO[3]
                         net (fo=1, routed)           0.000    55.709    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[9]_i_14_n_0
    SLICE_X8Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.826 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[9]_i_9/CO[3]
                         net (fo=1, routed)           0.000    55.826    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[9]_i_9_n_0
    SLICE_X8Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.943 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[9]_i_4/CO[3]
                         net (fo=1, routed)           0.000    55.943    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[9]_i_4_n_0
    SLICE_X8Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.060 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    56.060    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[9]_i_2_n_0
    SLICE_X8Y45          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    56.239 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[9]_i_1/CO[1]
                         net (fo=51, routed)          0.000    56.239    design_1_i/Modulador_m_instant_0/U0/cuentas_max1[9]
    SLICE_X8Y45          FDRE                                         r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     12.000    12.000 r  
    PS7_X0Y0             PS7                          0.000    12.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    13.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          1.507    14.699    design_1_i/Modulador_m_instant_0/U0/Clk_inv
    SLICE_X8Y45          FDRE                                         r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[9]/C
                         clock pessimism              0.000    14.699    
                         clock uncertainty           -0.165    14.534    
    SLICE_X8Y45          FDRE (Setup_fdre_C_D)        0.066    14.600    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[9]
  -------------------------------------------------------------------
                         required time                         14.600    
                         arrival time                         -56.239    
  -------------------------------------------------------------------
                         slack                                -41.639    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 design_1_i/Write_register_m_inst_0/U0/Write_register_m_inst_v1_0_S00_AXI_inst/slv_reg1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.679ns  (logic 0.404ns (59.531%)  route 0.275ns (40.469%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.323ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=706, routed)         0.564     0.905    design_1_i/Write_register_m_inst_0/U0/Write_register_m_inst_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X9Y10          FDRE                                         r  design_1_i/Write_register_m_inst_0/U0/Write_register_m_inst_v1_0_S00_AXI_inst/slv_reg1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y10          FDRE (Prop_fdre_C_Q)         0.141     1.046 r  design_1_i/Write_register_m_inst_0/U0/Write_register_m_inst_v1_0_S00_AXI_inst/slv_reg1_reg[5]/Q
                         net (fo=32, routed)          0.275     1.320    design_1_i/Modulador_m_instant_0/U0/Fsw2[5]
    SLICE_X11Y13         LUT3 (Prop_lut3_I1_O)        0.045     1.365 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max[24]_i_12/O
                         net (fo=1, routed)           0.000     1.365    design_1_i/Modulador_m_instant_0/U0/cuentas_max[24]_i_12_n_0
    SLICE_X11Y13         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115     1.480 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[24]_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.480    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[24]_i_5_n_0
    SLICE_X11Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.519 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.519    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[24]_i_2_n_0
    SLICE_X11Y15         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.064     1.583 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[24]_i_1/CO[2]
                         net (fo=20, routed)          0.000     1.583    design_1_i/Modulador_m_instant_0/U0/cuentas_max1[24]
    SLICE_X11Y15         FDRE                                         r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          0.828     1.198    design_1_i/Modulador_m_instant_0/U0/Clk_inv
    SLICE_X11Y15         FDRE                                         r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[24]/C
                         clock pessimism              0.000     1.198    
                         clock uncertainty            0.165     1.363    
    SLICE_X11Y15         FDRE (Hold_fdre_C_D)         0.091     1.454    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.454    
                         arrival time                           1.583    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 design_1_i/Write_register_m_inst_0/U0/Write_register_m_inst_v1_0_S00_AXI_inst/slv_reg1_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.728ns  (logic 0.342ns (47.009%)  route 0.386ns (52.991%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.323ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=706, routed)         0.564     0.905    design_1_i/Write_register_m_inst_0/U0/Write_register_m_inst_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X7Y11          FDRE                                         r  design_1_i/Write_register_m_inst_0/U0/Write_register_m_inst_v1_0_S00_AXI_inst/slv_reg1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y11          FDRE (Prop_fdre_C_Q)         0.141     1.046 r  design_1_i/Write_register_m_inst_0/U0/Write_register_m_inst_v1_0_S00_AXI_inst/slv_reg1_reg[9]/Q
                         net (fo=32, routed)          0.386     1.431    design_1_i/Modulador_m_instant_0/U0/Fsw2[9]
    SLICE_X10Y11         LUT3 (Prop_lut3_I1_O)        0.045     1.476 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max[25]_i_6/O
                         net (fo=1, routed)           0.000     1.476    design_1_i/Modulador_m_instant_0/U0/cuentas_max[25]_i_6_n_0
    SLICE_X10Y11         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.111     1.587 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[25]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.587    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[25]_i_2_n_0
    SLICE_X10Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     1.632 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[25]_i_1/CO[1]
                         net (fo=19, routed)          0.000     1.632    design_1_i/Modulador_m_instant_0/U0/cuentas_max1[25]
    SLICE_X10Y12         FDRE                                         r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          0.830     1.200    design_1_i/Modulador_m_instant_0/U0/Clk_inv
    SLICE_X10Y12         FDRE                                         r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[25]/C
                         clock pessimism              0.000     1.200    
                         clock uncertainty            0.165     1.365    
    SLICE_X10Y12         FDRE (Hold_fdre_C_D)         0.120     1.485    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.485    
                         arrival time                           1.632    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 design_1_i/Write_register_m_inst_0/U0/Write_register_m_inst_v1_0_S00_AXI_inst/slv_reg1_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.781ns  (logic 0.337ns (43.157%)  route 0.444ns (56.843%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        0.291ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.323ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=706, routed)         0.564     0.905    design_1_i/Write_register_m_inst_0/U0/Write_register_m_inst_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X7Y11          FDRE                                         r  design_1_i/Write_register_m_inst_0/U0/Write_register_m_inst_v1_0_S00_AXI_inst/slv_reg1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y11          FDRE (Prop_fdre_C_Q)         0.141     1.046 r  design_1_i/Write_register_m_inst_0/U0/Write_register_m_inst_v1_0_S00_AXI_inst/slv_reg1_reg[9]/Q
                         net (fo=32, routed)          0.444     1.489    design_1_i/Modulador_m_instant_0/U0/Fsw2[9]
    SLICE_X10Y16         LUT3 (Prop_lut3_I1_O)        0.045     1.534 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max[23]_i_8/O
                         net (fo=1, routed)           0.000     1.534    design_1_i/Modulador_m_instant_0/U0/cuentas_max[23]_i_8_n_0
    SLICE_X10Y16         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.111     1.645 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.645    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[23]_i_2_n_0
    SLICE_X10Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.685 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[23]_i_1/CO[3]
                         net (fo=22, routed)          0.000     1.685    design_1_i/Modulador_m_instant_0/U0/cuentas_max1[23]
    SLICE_X10Y17         FDRE                                         r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          0.826     1.196    design_1_i/Modulador_m_instant_0/U0/Clk_inv
    SLICE_X10Y17         FDRE                                         r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[23]/C
                         clock pessimism              0.000     1.196    
                         clock uncertainty            0.165     1.361    
    SLICE_X10Y17         FDRE (Hold_fdre_C_D)         0.159     1.520    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.520    
                         arrival time                           1.685    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 design_1_i/Write_register_m_inst_0/U0/Write_register_m_inst_v1_0_S00_AXI_inst/slv_reg2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.598ns  (logic 0.141ns (23.565%)  route 0.457ns (76.435%))
  Logic Levels:           0  
  Clock Path Skew:        0.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.323ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=706, routed)         0.566     0.907    design_1_i/Write_register_m_inst_0/U0/Write_register_m_inst_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X11Y44         FDRE                                         r  design_1_i/Write_register_m_inst_0/U0/Write_register_m_inst_v1_0_S00_AXI_inst/slv_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y44         FDRE (Prop_fdre_C_Q)         0.141     1.048 r  design_1_i/Write_register_m_inst_0/U0/Write_register_m_inst_v1_0_S00_AXI_inst/slv_reg2_reg[0]/Q
                         net (fo=75, routed)          0.457     1.505    design_1_i/Modulador_m_instant_0/U0/ena
    SLICE_X7Y35          FDRE                                         r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          0.829     1.199    design_1_i/Modulador_m_instant_0/U0/Clk_inv
    SLICE_X7Y35          FDRE                                         r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[13]/C
                         clock pessimism              0.000     1.199    
                         clock uncertainty            0.165     1.364    
    SLICE_X7Y35          FDRE (Hold_fdre_C_CE)       -0.039     1.325    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.325    
                         arrival time                           1.505    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 design_1_i/Write_register_m_inst_0/U0/Write_register_m_inst_v1_0_S00_AXI_inst/slv_reg1_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.761ns  (logic 0.416ns (54.693%)  route 0.345ns (45.307%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.194ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.323ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=706, routed)         0.564     0.905    design_1_i/Write_register_m_inst_0/U0/Write_register_m_inst_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X7Y11          FDRE                                         r  design_1_i/Write_register_m_inst_0/U0/Write_register_m_inst_v1_0_S00_AXI_inst/slv_reg1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y11          FDRE (Prop_fdre_C_Q)         0.141     1.046 r  design_1_i/Write_register_m_inst_0/U0/Write_register_m_inst_v1_0_S00_AXI_inst/slv_reg1_reg[9]/Q
                         net (fo=32, routed)          0.345     1.390    design_1_i/Modulador_m_instant_0/U0/Fsw2[9]
    SLICE_X9Y17          LUT3 (Prop_lut3_I1_O)        0.045     1.435 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max[22]_i_10/O
                         net (fo=1, routed)           0.000     1.435    design_1_i/Modulador_m_instant_0/U0/cuentas_max[22]_i_10_n_0
    SLICE_X9Y17          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115     1.550 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[22]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.550    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[22]_i_3_n_0
    SLICE_X9Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.589 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[22]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.589    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[22]_i_2_n_0
    SLICE_X9Y19          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.076     1.665 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[22]_i_1/CO[0]
                         net (fo=24, routed)          0.000     1.665    design_1_i/Modulador_m_instant_0/U0/cuentas_max1[22]
    SLICE_X9Y19          FDRE                                         r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          0.824     1.194    design_1_i/Modulador_m_instant_0/U0/Clk_inv
    SLICE_X9Y19          FDRE                                         r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[22]/C
                         clock pessimism              0.000     1.194    
                         clock uncertainty            0.165     1.359    
    SLICE_X9Y19          FDRE (Hold_fdre_C_D)         0.091     1.450    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.450    
                         arrival time                           1.665    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 design_1_i/Write_register_m_inst_0/U0/Write_register_m_inst_v1_0_S00_AXI_inst/slv_reg1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.816ns  (logic 0.422ns (51.711%)  route 0.394ns (48.289%))
  Logic Levels:           5  (CARRY4=4 LUT3=1)
  Clock Path Skew:        0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.193ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.323ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=706, routed)         0.564     0.905    design_1_i/Write_register_m_inst_0/U0/Write_register_m_inst_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X9Y10          FDRE                                         r  design_1_i/Write_register_m_inst_0/U0/Write_register_m_inst_v1_0_S00_AXI_inst/slv_reg1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y10          FDRE (Prop_fdre_C_Q)         0.141     1.046 r  design_1_i/Write_register_m_inst_0/U0/Write_register_m_inst_v1_0_S00_AXI_inst/slv_reg1_reg[5]/Q
                         net (fo=32, routed)          0.394     1.440    design_1_i/Modulador_m_instant_0/U0/Fsw2[5]
    SLICE_X6Y17          LUT3 (Prop_lut3_I1_O)        0.045     1.485 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max[21]_i_16/O
                         net (fo=1, routed)           0.000     1.485    design_1_i/Modulador_m_instant_0/U0/cuentas_max[21]_i_16_n_0
    SLICE_X6Y17          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.111     1.596 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[21]_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.596    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[21]_i_9_n_0
    SLICE_X6Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.636 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[21]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.636    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[21]_i_4_n_0
    SLICE_X6Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.676 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[21]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.676    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[21]_i_2_n_0
    SLICE_X6Y20          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     1.721 r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[21]_i_1/CO[1]
                         net (fo=27, routed)          0.000     1.721    design_1_i/Modulador_m_instant_0/U0/cuentas_max1[21]
    SLICE_X6Y20          FDRE                                         r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          0.823     1.193    design_1_i/Modulador_m_instant_0/U0/Clk_inv
    SLICE_X6Y20          FDRE                                         r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[21]/C
                         clock pessimism              0.000     1.193    
                         clock uncertainty            0.165     1.358    
    SLICE_X6Y20          FDRE (Hold_fdre_C_D)         0.120     1.478    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.478    
                         arrival time                           1.721    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 design_1_i/Write_register_m_inst_0/U0/Write_register_m_inst_v1_0_S00_AXI_inst/slv_reg2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.683ns  (logic 0.141ns (20.630%)  route 0.542ns (79.370%))
  Logic Levels:           0  
  Clock Path Skew:        0.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.215ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.323ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=706, routed)         0.566     0.907    design_1_i/Write_register_m_inst_0/U0/Write_register_m_inst_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X11Y44         FDRE                                         r  design_1_i/Write_register_m_inst_0/U0/Write_register_m_inst_v1_0_S00_AXI_inst/slv_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y44         FDRE (Prop_fdre_C_Q)         0.141     1.048 r  design_1_i/Write_register_m_inst_0/U0/Write_register_m_inst_v1_0_S00_AXI_inst/slv_reg2_reg[0]/Q
                         net (fo=75, routed)          0.542     1.590    design_1_i/Modulador_m_instant_0/U0/ena
    SLICE_X5Y32          FDRE                                         r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          0.845     1.215    design_1_i/Modulador_m_instant_0/U0/Clk_inv
    SLICE_X5Y32          FDRE                                         r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[14]/C
                         clock pessimism              0.000     1.215    
                         clock uncertainty            0.165     1.380    
    SLICE_X5Y32          FDRE (Hold_fdre_C_CE)       -0.039     1.341    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.341    
                         arrival time                           1.590    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 design_1_i/Write_register_m_inst_0/U0/Write_register_m_inst_v1_0_S00_AXI_inst/slv_reg2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.716ns  (logic 0.141ns (19.695%)  route 0.575ns (80.305%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.323ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=706, routed)         0.566     0.907    design_1_i/Write_register_m_inst_0/U0/Write_register_m_inst_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X11Y44         FDRE                                         r  design_1_i/Write_register_m_inst_0/U0/Write_register_m_inst_v1_0_S00_AXI_inst/slv_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y44         FDRE (Prop_fdre_C_Q)         0.141     1.048 r  design_1_i/Write_register_m_inst_0/U0/Write_register_m_inst_v1_0_S00_AXI_inst/slv_reg2_reg[0]/Q
                         net (fo=75, routed)          0.575     1.622    design_1_i/Modulador_m_instant_0/U0/ena
    SLICE_X8Y57          FDRE                                         r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          0.832     1.202    design_1_i/Modulador_m_instant_0/U0/Clk_inv
    SLICE_X8Y57          FDRE                                         r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[6]/C
                         clock pessimism              0.000     1.202    
                         clock uncertainty            0.165     1.367    
    SLICE_X8Y57          FDRE (Hold_fdre_C_CE)       -0.016     1.351    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.351    
                         arrival time                           1.622    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 design_1_i/Write_register_m_inst_0/U0/Write_register_m_inst_v1_0_S00_AXI_inst/slv_reg2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Modulador_m_instant_0/U0/ref2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.834ns  (logic 0.186ns (22.289%)  route 0.648ns (77.711%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.323ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=706, routed)         0.566     0.907    design_1_i/Write_register_m_inst_0/U0/Write_register_m_inst_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X11Y44         FDRE                                         r  design_1_i/Write_register_m_inst_0/U0/Write_register_m_inst_v1_0_S00_AXI_inst/slv_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y44         FDRE (Prop_fdre_C_Q)         0.141     1.048 r  design_1_i/Write_register_m_inst_0/U0/Write_register_m_inst_v1_0_S00_AXI_inst/slv_reg2_reg[0]/Q
                         net (fo=75, routed)          0.648     1.696    design_1_i/Modulador_m_instant_0/U0/ena
    SLICE_X26Y47         LUT3 (Prop_lut3_I2_O)        0.045     1.741 r  design_1_i/Modulador_m_instant_0/U0/ref2_i_1/O
                         net (fo=1, routed)           0.000     1.741    design_1_i/Modulador_m_instant_0/U0/ref2_i_1_n_0
    SLICE_X26Y47         FDRE                                         r  design_1_i/Modulador_m_instant_0/U0/ref2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          0.832     1.202    design_1_i/Modulador_m_instant_0/U0/Clk_inv
    SLICE_X26Y47         FDRE                                         r  design_1_i/Modulador_m_instant_0/U0/ref2_reg/C
                         clock pessimism              0.000     1.202    
                         clock uncertainty            0.165     1.367    
    SLICE_X26Y47         FDRE (Hold_fdre_C_D)         0.091     1.458    design_1_i/Modulador_m_instant_0/U0/ref2_reg
  -------------------------------------------------------------------
                         required time                         -1.458    
                         arrival time                           1.741    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 design_1_i/Write_register_m_inst_0/U0/Write_register_m_inst_v1_0_S00_AXI_inst/slv_reg2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.704ns  (logic 0.141ns (20.032%)  route 0.563ns (79.968%))
  Logic Levels:           0  
  Clock Path Skew:        0.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.323ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=706, routed)         0.566     0.907    design_1_i/Write_register_m_inst_0/U0/Write_register_m_inst_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X11Y44         FDRE                                         r  design_1_i/Write_register_m_inst_0/U0/Write_register_m_inst_v1_0_S00_AXI_inst/slv_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y44         FDRE (Prop_fdre_C_Q)         0.141     1.048 r  design_1_i/Write_register_m_inst_0/U0/Write_register_m_inst_v1_0_S00_AXI_inst/slv_reg2_reg[0]/Q
                         net (fo=75, routed)          0.563     1.610    design_1_i/Modulador_m_instant_0/U0/ena
    SLICE_X7Y64          FDRE                                         r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          0.828     1.198    design_1_i/Modulador_m_instant_0/U0/Clk_inv
    SLICE_X7Y64          FDRE                                         r  design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[5]/C
                         clock pessimism              0.000     1.198    
                         clock uncertainty            0.165     1.363    
    SLICE_X7Y64          FDRE (Hold_fdre_C_CE)       -0.039     1.324    design_1_i/Modulador_m_instant_0/U0/cuentas_max_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.324    
                         arrival time                           1.610    
  -------------------------------------------------------------------
                         slack                                  0.286    





