#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Mon Sep 30 14:10:28 2024
# Process ID: 23536
# Current directory: C:/Verilog-lab/my_hadder
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent14276 C:\Verilog-lab\my_hadder\my_hadder.xpr
# Log file: C:/Verilog-lab/my_hadder/vivado.log
# Journal file: C:/Verilog-lab/my_hadder\vivado.jou
# Running On: COMSYS01, OS: Windows, CPU Frequency: 2112 MHz, CPU Physical cores: 16, Host memory: 34020 MB
#-----------------------------------------------------------
start_gui
open_project C:/Verilog-lab/my_hadder/my_hadder.xpr
update_compile_order -fileset sources_1
open_run synth_1 -name synth_1
close_design
close_project
create_project my_fadder C:/Verilog-lab/my_fadder -part xc7z007sclg400-1
file mkdir C:/Verilog-lab/my_fadder/my_fadder.srcs/sources_1/new
close [ open C:/Verilog-lab/my_fadder/my_fadder.srcs/sources_1/new/my_fadder.v w ]
add_files C:/Verilog-lab/my_fadder/my_fadder.srcs/sources_1/new/my_fadder.v
update_compile_order -fileset sources_1
add_files -norecurse C:/Verilog-lab/my_fadder/my_fadder.srcs/sources_1/new/my_fadder.v
add_files -norecurse C:/Verilog-lab/my_hadder/my_hadder.srcs/sources_1/new/my_hadder.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/Verilog-lab/my_fadder/my_fadder.srcs/sources_1/new/my_fadder.v] -no_script -reset -force -quiet
remove_files  C:/Verilog-lab/my_fadder/my_fadder.srcs/sources_1/new/my_fadder.v
