0.7
2020.2
May  7 2023
15:24:31
C:/Users/musta/OneDrive/Documents/GitHub/Hardware_training_repo/workshop_2/workshop_2.sim/sim_1/behav/xsim/glbl.v,1683266558,verilog,,,,glbl,,axi_vip_v1_1_14;smartconnect_v1_0;xilinx_vip;zynq_ultra_ps_e_vip_v1_0_14,,,,,,
C:/Users/musta/OneDrive/Documents/GitHub/Hardware_training_repo/workshop_2/workshop_2.srcs/sim_1/new/vadd_ctrl_tb.v,1691995232,verilog,,,,vadd_ctrl_tb,,axi_vip_v1_1_14;smartconnect_v1_0;xilinx_vip;zynq_ultra_ps_e_vip_v1_0_14,../../../../workshop_2.gen/sources_1/bd/design_1/ipshared/66be/hdl/verilog;../../../../workshop_2.gen/sources_1/bd/design_1/ipshared/ec67/hdl;../../../../workshop_2.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog;../../../../workshop_2.gen/sources_1/bd/design_1/ipshared/f805/hdl;C:/Xilinx/Vivado/2023.1/data/xilinx_vip/include,,,,,
C:/Users/musta/OneDrive/Documents/GitHub/Hardware_training_repo/workshop_2/workshop_2.srcs/sim_1/new/vadd_tb.v,1692000518,verilog,,,,vadd_tb,,axi_vip_v1_1_14;smartconnect_v1_0;xilinx_vip;zynq_ultra_ps_e_vip_v1_0_14,../../../../workshop_2.gen/sources_1/bd/design_1/ipshared/66be/hdl/verilog;../../../../workshop_2.gen/sources_1/bd/design_1/ipshared/ec67/hdl;../../../../workshop_2.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog;../../../../workshop_2.gen/sources_1/bd/design_1/ipshared/f805/hdl;C:/Xilinx/Vivado/2023.1/data/xilinx_vip/include,,,,,
C:/Users/musta/OneDrive/Documents/GitHub/Hardware_training_repo/workshop_2/workshop_2.srcs/sources_1/new/ram_sdp.v,1691987801,verilog,,C:/Users/musta/OneDrive/Documents/GitHub/Hardware_training_repo/workshop_2/workshop_2.srcs/sources_1/new/vadd.v,,ram_sdp,,axi_vip_v1_1_14;smartconnect_v1_0;xilinx_vip;zynq_ultra_ps_e_vip_v1_0_14,../../../../workshop_2.gen/sources_1/bd/design_1/ipshared/66be/hdl/verilog;../../../../workshop_2.gen/sources_1/bd/design_1/ipshared/ec67/hdl;../../../../workshop_2.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog;../../../../workshop_2.gen/sources_1/bd/design_1/ipshared/f805/hdl;C:/Xilinx/Vivado/2023.1/data/xilinx_vip/include,,,,,
C:/Users/musta/OneDrive/Documents/GitHub/Hardware_training_repo/workshop_2/workshop_2.srcs/sources_1/new/vadd.v,1692005850,verilog,,C:/Users/musta/OneDrive/Documents/GitHub/Hardware_training_repo/workshop_2/workshop_2.srcs/sources_1/new/vadd_crtl.v,,vadd,,axi_vip_v1_1_14;smartconnect_v1_0;xilinx_vip;zynq_ultra_ps_e_vip_v1_0_14,../../../../workshop_2.gen/sources_1/bd/design_1/ipshared/66be/hdl/verilog;../../../../workshop_2.gen/sources_1/bd/design_1/ipshared/ec67/hdl;../../../../workshop_2.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog;../../../../workshop_2.gen/sources_1/bd/design_1/ipshared/f805/hdl;C:/Xilinx/Vivado/2023.1/data/xilinx_vip/include,,,,,
C:/Users/musta/OneDrive/Documents/GitHub/Hardware_training_repo/workshop_2/workshop_2.srcs/sources_1/new/vadd_crtl.v,1692000470,verilog,,C:/Users/musta/OneDrive/Documents/GitHub/Hardware_training_repo/workshop_2/workshop_2.srcs/sim_1/new/vadd_tb.v,,vadd_crtl,,axi_vip_v1_1_14;smartconnect_v1_0;xilinx_vip;zynq_ultra_ps_e_vip_v1_0_14,../../../../workshop_2.gen/sources_1/bd/design_1/ipshared/66be/hdl/verilog;../../../../workshop_2.gen/sources_1/bd/design_1/ipshared/ec67/hdl;../../../../workshop_2.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog;../../../../workshop_2.gen/sources_1/bd/design_1/ipshared/f805/hdl;C:/Xilinx/Vivado/2023.1/data/xilinx_vip/include,,,,,
