{
	"dataType": "CVE_RECORD",
	"dataVersion": "5.1",
	"cveMetadata": {
		"cveId": "CVE-2021-1104",
		"assignerOrgId": "9576f279-3576-44b5-a4af-b9a8644b2de6",
		"assignerShortName": "nvidia",
		"state": "PUBLISHED",
		"datePublished": "2021-08-13T15:40:51",
		"dateUpdated": "2024-08-03T15:55:18.614Z",
		"dateReserved": "2020-11-12T00:00:00"
	},
	"containers": {
		"cna": {
			"providerMetadata": {
				"orgID": "9576f279-3576-44b5-a4af-b9a8644b2de6",
				"shortName": "nvidia",
				"dateUpdated": "2021-08-13T15:40:51"
			},
			"descriptions": [
				{
					"lang": "en",
					"value": "The RISC-V Instruction Set Manual contains a documented ambiguity for the Machine Trap Vector Base Address (MTVEC) register that may lead to a vulnerability due to the initial state of the register not being defined, potentially leading to information disclosure, data tampering and denial of service."
				}
			],
			"affected": [
				{
					"vendor": "RISCV.org",
					"product": "Machine Trap Base Address (MTVEC) Register",
					"versions": [
						{
							"status": "affected",
							"version": "All versions"
						}
					]
				}
			],
			"problemTypes": [
				{
					"descriptions": [
						{
							"type": "text",
							"lang": "en",
							"description": "information disclosure, data tampering and denial of service"
						}
					]
				}
			],
			"references": [
				{
					"tags": [
						"x_refsource_CONFIRM"
					],
					"url": "https://riscv.org/news/2021/08/video-glitching-risc-v-chips-mtvec-corruption-for-hardening-isa-adam-zabrocki-and-alex-matrosov-def-con-29/"
				}
			],
			"x_legacyV4Record": {
				"CVE_data_meta": {
					"ASSIGNER": "psirt@nvidia.com",
					"ID": "CVE-2021-1104",
					"STATE": "PUBLIC"
				},
				"affects": {
					"vendor": {
						"vendor_data": [
							{
								"product": {
									"product_data": [
										{
											"product_name": "Machine Trap Base Address (MTVEC) Register",
											"version": {
												"version_data": [
													{
														"version_value": "All versions"
													}
												]
											}
										}
									]
								},
								"vendor_name": "RISCV.org"
							}
						]
					}
				},
				"data_format": "MITRE",
				"data_type": "CVE",
				"data_version": "4.0",
				"description": {
					"description_data": [
						{
							"lang": "eng",
							"value": "The RISC-V Instruction Set Manual contains a documented ambiguity for the Machine Trap Vector Base Address (MTVEC) register that may lead to a vulnerability due to the initial state of the register not being defined, potentially leading to information disclosure, data tampering and denial of service."
						}
					]
				},
				"problemtype": {
					"problemtype_data": [
						{
							"description": [
								{
									"lang": "eng",
									"value": "information disclosure, data tampering and denial of service"
								}
							]
						}
					]
				},
				"references": {
					"reference_data": [
						{
							"name": "https://riscv.org/news/2021/08/video-glitching-risc-v-chips-mtvec-corruption-for-hardening-isa-adam-zabrocki-and-alex-matrosov-def-con-29/",
							"refsource": "CONFIRM",
							"url": "https://riscv.org/news/2021/08/video-glitching-risc-v-chips-mtvec-corruption-for-hardening-isa-adam-zabrocki-and-alex-matrosov-def-con-29/"
						}
					]
				}
			}
		},
		"adp": [
			{
				"providerMetadata": {
					"orgID": "af854a3a-2127-422b-91ae-364da2661108",
					"shortName": "CVE",
					"dateUpdated": "2024-08-03T15:55:18.614Z"
				},
				"title": "CVE Program Container",
				"references": [
					{
						"tags": [
							"x_refsource_CONFIRM",
							"x_transferred"
						],
						"url": "https://riscv.org/news/2021/08/video-glitching-risc-v-chips-mtvec-corruption-for-hardening-isa-adam-zabrocki-and-alex-matrosov-def-con-29/"
					}
				]
			}
		]
	}
}
