Warning (10268): Verilog HDL information at shiftregfinal.v(18): always construct contains both blocking and non-blocking assignments File: C:/Users/Wilbur/Documents/y4sem1/Advanced Digital Design 1/hdmi/shiftregfinal.v Line: 18
