#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 11;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x558f8c4ed4a0 .scope module, "cpu_tb" "cpu_tb" 2 3;
 .timescale -9 -11;
v0x558f8c523830_0 .var "clk", 0 0;
o0x7fd8149884e8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x558f8c523a00_0 .net "i1", 7 0, o0x7fd8149884e8;  0 drivers
o0x7fd814988518 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x558f8c523ac0_0 .net "i2", 7 0, o0x7fd814988518;  0 drivers
o0x7fd814988548 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x558f8c523b60_0 .net "i3", 7 0, o0x7fd814988548;  0 drivers
o0x7fd814988578 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x558f8c523c20_0 .net "i4", 7 0, o0x7fd814988578;  0 drivers
v0x558f8c523d30_0 .var "ie1", 0 0;
v0x558f8c523dd0_0 .var "ie2", 0 0;
v0x558f8c523e70_0 .var "ie3", 0 0;
v0x558f8c523f10_0 .var "ie4", 0 0;
v0x558f8c5240d0_0 .net "o1", 7 0, v0x558f8c519a30_0;  1 drivers
v0x558f8c524190_0 .net "o2", 7 0, v0x558f8c51a1d0_0;  1 drivers
v0x558f8c524250_0 .net "o3", 7 0, v0x558f8c51a8c0_0;  1 drivers
v0x558f8c524310_0 .net "o4", 7 0, v0x558f8c51b030_0;  1 drivers
v0x558f8c5243d0_0 .var "reset", 0 0;
S_0x558f8c4e60e0 .scope module, "micpu" "cpu" 2 20, 3 1 0, S_0x558f8c4ed4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "ie1"
    .port_info 3 /INPUT 1 "ie2"
    .port_info 4 /INPUT 1 "ie3"
    .port_info 5 /INPUT 1 "ie4"
    .port_info 6 /OUTPUT 8 "reg1_out"
    .port_info 7 /OUTPUT 8 "reg2_out"
    .port_info 8 /OUTPUT 8 "reg3_out"
    .port_info 9 /OUTPUT 8 "reg4_out"
    .port_info 10 /INPUT 8 "i1"
    .port_info 11 /INPUT 8 "i2"
    .port_info 12 /INPUT 8 "i3"
    .port_info 13 /INPUT 8 "i4"
v0x558f8c520880_0 .net "clk", 0 0, v0x558f8c523830_0;  1 drivers
v0x558f8c521f50_0 .net "i1", 7 0, o0x7fd8149884e8;  alias, 0 drivers
v0x558f8c522040_0 .net "i2", 7 0, o0x7fd814988518;  alias, 0 drivers
v0x558f8c522130_0 .net "i3", 7 0, o0x7fd814988548;  alias, 0 drivers
v0x558f8c522220_0 .net "i4", 7 0, o0x7fd814988578;  alias, 0 drivers
v0x558f8c522360_0 .net "ie1", 0 0, v0x558f8c523d30_0;  1 drivers
v0x558f8c522400_0 .net "ie2", 0 0, v0x558f8c523dd0_0;  1 drivers
v0x558f8c5224a0_0 .net "ie3", 0 0, v0x558f8c523e70_0;  1 drivers
v0x558f8c522540_0 .net "ie4", 0 0, v0x558f8c523f10_0;  1 drivers
v0x558f8c5225e0_0 .net "op_alu", 2 0, v0x558f8c520f40_0;  1 drivers
v0x558f8c522680_0 .net "opcode", 15 0, L_0x558f8c537db0;  1 drivers
v0x558f8c522720_0 .net "pop", 0 0, v0x558f8c521120_0;  1 drivers
v0x558f8c5227c0_0 .net "push", 0 0, v0x558f8c521210_0;  1 drivers
v0x558f8c522860_0 .net "reg1_out", 7 0, v0x558f8c519a30_0;  alias, 1 drivers
v0x558f8c522950_0 .net "reg2_out", 7 0, v0x558f8c51a1d0_0;  alias, 1 drivers
v0x558f8c522a40_0 .net "reg3_out", 7 0, v0x558f8c51a8c0_0;  alias, 1 drivers
v0x558f8c522b50_0 .net "reg4_out", 7 0, v0x558f8c51b030_0;  alias, 1 drivers
v0x558f8c522d70_0 .net "reset", 0 0, v0x558f8c5243d0_0;  1 drivers
v0x558f8c522f20_0 .net "s_inc", 0 0, v0x558f8c521300_0;  1 drivers
v0x558f8c522fc0_0 .net "s_inm", 1 0, v0x558f8c521430_0;  1 drivers
v0x558f8c523080_0 .net "s_out", 0 0, v0x558f8c521520_0;  1 drivers
v0x558f8c523120_0 .net "s_pila", 0 0, v0x558f8c521610_0;  1 drivers
v0x558f8c5231c0_0 .net "s_port", 1 0, v0x558f8c521700_0;  1 drivers
v0x558f8c523280_0 .net "we3", 0 0, v0x558f8c521810_0;  1 drivers
v0x558f8c523320_0 .net "we4", 0 0, v0x558f8c521900_0;  1 drivers
v0x558f8c5233c0_0 .net "we5", 0 0, v0x558f8c5219f0_0;  1 drivers
v0x558f8c5234b0_0 .net "wez", 0 0, v0x558f8c521a90_0;  1 drivers
v0x558f8c523550_0 .net "z", 0 0, v0x558f8c513f20_0;  1 drivers
S_0x558f8c4e5920 .scope module, "cd_1" "cd" 3 10, 4 1 0, S_0x558f8c4e60e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "s_inc"
    .port_info 3 /INPUT 1 "we3"
    .port_info 4 /INPUT 1 "wez"
    .port_info 5 /INPUT 1 "s_pila"
    .port_info 6 /INPUT 1 "push"
    .port_info 7 /INPUT 1 "pop"
    .port_info 8 /INPUT 1 "we4"
    .port_info 9 /INPUT 1 "s_out"
    .port_info 10 /INPUT 1 "we5"
    .port_info 11 /INPUT 1 "ie1"
    .port_info 12 /INPUT 1 "ie2"
    .port_info 13 /INPUT 1 "ie3"
    .port_info 14 /INPUT 1 "ie4"
    .port_info 15 /INPUT 2 "s_port"
    .port_info 16 /INPUT 2 "s_inm"
    .port_info 17 /INPUT 3 "op_alu"
    .port_info 18 /OUTPUT 1 "z"
    .port_info 19 /OUTPUT 16 "opcode"
    .port_info 20 /OUTPUT 8 "reg1_out"
    .port_info 21 /OUTPUT 8 "reg2_out"
    .port_info 22 /OUTPUT 8 "reg3_out"
    .port_info 23 /OUTPUT 8 "reg4_out"
    .port_info 24 /INPUT 8 "i1"
    .port_info 25 /INPUT 8 "i2"
    .port_info 26 /INPUT 8 "i3"
    .port_info 27 /INPUT 8 "i4"
L_0x558f8c5373c0 .functor AND 1, v0x558f8c5219f0_0, L_0x558f8c536ac0, C4<1>, C4<1>;
L_0x558f8c537430 .functor AND 1, v0x558f8c5219f0_0, L_0x558f8c536ce0, C4<1>, C4<1>;
o0x7fd814989778 .functor BUFZ 1, C4<z>; HiZ drive
L_0x558f8c537530 .functor AND 1, v0x558f8c5219f0_0, o0x7fd814989778, C4<1>, C4<1>;
L_0x558f8c5375a0 .functor AND 1, v0x558f8c5219f0_0, L_0x558f8c537000, C4<1>, C4<1>;
L_0x558f8c537bd0 .functor OR 1, v0x558f8c523d30_0, v0x558f8c523dd0_0, C4<0>, C4<0>;
L_0x558f8c537c40 .functor OR 1, L_0x558f8c537bd0, v0x558f8c523e70_0, C4<0>, C4<0>;
L_0x558f8c537cf0 .functor OR 1, L_0x558f8c537c40, v0x558f8c523f10_0, C4<0>, C4<0>;
L_0x558f8c537db0 .functor BUFZ 16, L_0x558f8c524da0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x558f8c51d2a0_0 .net *"_s30", 0 0, L_0x558f8c537bd0;  1 drivers
v0x558f8c51d380_0 .net *"_s32", 0 0, L_0x558f8c537c40;  1 drivers
v0x558f8c51d460_0 .net "alu_to_mux", 7 0, v0x558f8c510a30_0;  1 drivers
v0x558f8c51d580_0 .net "and1_to_reg", 0 0, L_0x558f8c5373c0;  1 drivers
v0x558f8c51d620_0 .net "and2_to_reg", 0 0, L_0x558f8c537430;  1 drivers
v0x558f8c51d710_0 .net "and3_to_reg", 0 0, L_0x558f8c537530;  1 drivers
v0x558f8c51d7e0_0 .net "and4_to_reg", 0 0, L_0x558f8c5375a0;  1 drivers
v0x558f8c51d8b0_0 .net "clk", 0 0, v0x558f8c523830_0;  alias, 1 drivers
v0x558f8c51d950_0 .net "cod42_0_to_mux7", 0 0, L_0x558f8c537af0;  1 drivers
v0x558f8c51da20_0 .net "cod42_1_to_mux7", 0 0, L_0x558f8c537b60;  1 drivers
v0x558f8c51daf0_0 .net "i1", 7 0, o0x7fd8149884e8;  alias, 0 drivers
v0x558f8c51dbc0_0 .net "i2", 7 0, o0x7fd814988518;  alias, 0 drivers
v0x558f8c51dc90_0 .net "i3", 7 0, o0x7fd814988548;  alias, 0 drivers
v0x558f8c51dd60_0 .net "i4", 7 0, o0x7fd814988578;  alias, 0 drivers
v0x558f8c51de30_0 .net "ie1", 0 0, v0x558f8c523d30_0;  alias, 1 drivers
v0x558f8c51df00_0 .net "ie2", 0 0, v0x558f8c523dd0_0;  alias, 1 drivers
v0x558f8c51dfd0_0 .net "ie3", 0 0, v0x558f8c523e70_0;  alias, 1 drivers
v0x558f8c51e1b0_0 .net "ie4", 0 0, v0x558f8c523f10_0;  alias, 1 drivers
v0x558f8c51e280_0 .net "input_mux_to_mux", 7 0, v0x558f8c516910_0;  1 drivers
v0x558f8c51e320_0 .net "memdat_to_mux", 7 0, L_0x558f8c536170;  1 drivers
v0x558f8c51e410_0 .net "mux3_to_mux6", 9 0, L_0x558f8c536270;  1 drivers
v0x558f8c51e500_0 .net "mux6_to_pc", 9 0, L_0x558f8c537660;  1 drivers
v0x558f8c51e5f0_0 .net "mux7_to_mux6", 9 0, v0x558f8c518110_0;  1 drivers
v0x558f8c51e6e0_0 .net "mux_to_mux", 9 0, L_0x558f8c524a30;  1 drivers
v0x558f8c51e7d0_0 .net "mux_to_reg", 7 0, L_0x558f8c5368a0;  1 drivers
v0x558f8c51e870_0 .net "op_alu", 2 0, v0x558f8c520f40_0;  alias, 1 drivers
v0x558f8c51e910_0 .net "opcode", 15 0, L_0x558f8c537db0;  alias, 1 drivers
v0x558f8c51e9b0_0 .net "or_to_mux6", 0 0, L_0x558f8c537cf0;  1 drivers
v0x558f8c51ea50_0 .net "pc_to_mem", 9 0, v0x558f8c5188d0_0;  1 drivers
v0x558f8c51eaf0_0 .net "pila_to_mux", 9 0, v0x558f8c519000_0;  1 drivers
v0x558f8c51eb90_0 .net "pop", 0 0, v0x558f8c521120_0;  alias, 1 drivers
v0x558f8c51ec30_0 .net "push", 0 0, v0x558f8c521210_0;  alias, 1 drivers
v0x558f8c51ecd0_0 .net "rd1", 7 0, L_0x558f8c5352d0;  1 drivers
v0x558f8c51ed70_0 .net "rd2", 7 0, L_0x558f8c535a20;  1 drivers
v0x558f8c51ee10_0 .net "reg1_out", 7 0, v0x558f8c519a30_0;  alias, 1 drivers
v0x558f8c51eed0_0 .net "reg2_out", 7 0, v0x558f8c51a1d0_0;  alias, 1 drivers
v0x558f8c51ef70_0 .net "reg3_out", 7 0, v0x558f8c51a8c0_0;  alias, 1 drivers
v0x558f8c51f010_0 .net "reg4_out", 7 0, v0x558f8c51b030_0;  alias, 1 drivers
v0x558f8c51f0e0_0 .net "reg5_to_mux7", 9 0, L_0x558f8c537930;  1 drivers
v0x558f8c51f1d0_0 .net "reg6_to_mux7", 9 0, L_0x558f8c5379a0;  1 drivers
v0x558f8c51f2e0_0 .net "reg7_to_mux7", 9 0, L_0x558f8c537a10;  1 drivers
v0x558f8c51f3f0_0 .net "reg8_to_mux7", 9 0, L_0x558f8c537a80;  1 drivers
v0x558f8c51f500_0 .net "reset", 0 0, v0x558f8c5243d0_0;  alias, 1 drivers
v0x558f8c51f5a0_0 .net "s_inc", 0 0, v0x558f8c521300_0;  alias, 1 drivers
v0x558f8c51f640_0 .net "s_inm", 1 0, v0x558f8c521430_0;  alias, 1 drivers
v0x558f8c51f6e0_0 .net "s_out", 0 0, v0x558f8c521520_0;  alias, 1 drivers
v0x558f8c51f780_0 .net "s_pila", 0 0, v0x558f8c521610_0;  alias, 1 drivers
v0x558f8c51f820_0 .net "s_port", 1 0, v0x558f8c521700_0;  alias, 1 drivers
v0x558f8c51f8f0_0 .net "sal_dec_1", 0 0, L_0x558f8c536ac0;  1 drivers
v0x558f8c51f9c0_0 .net "sal_dec_2", 0 0, L_0x558f8c536ce0;  1 drivers
v0x558f8c51fa90_0 .net "sal_dec_3", 0 0, o0x7fd814989778;  0 drivers
v0x558f8c51fb30_0 .net "sal_dec_4", 0 0, L_0x558f8c537000;  1 drivers
v0x558f8c51fc00_0 .net "sal_del_3", 0 0, L_0x558f8c536ef0;  1 drivers
v0x558f8c51fcd0_0 .net "sal_mem_pro", 15 0, L_0x558f8c524da0;  1 drivers
v0x558f8c51fda0_0 .net "sum_to_mux", 9 0, L_0x558f8c5360d0;  1 drivers
v0x558f8c51fe90_0 .net "wd3", 7 0, v0x558f8c515840_0;  1 drivers
v0x558f8c51ff80_0 .net "we3", 0 0, v0x558f8c521810_0;  alias, 1 drivers
v0x558f8c520020_0 .net "we4", 0 0, v0x558f8c521900_0;  alias, 1 drivers
v0x558f8c5200c0_0 .net "we5", 0 0, v0x558f8c5219f0_0;  alias, 1 drivers
v0x558f8c520160_0 .net "wez", 0 0, v0x558f8c521a90_0;  alias, 1 drivers
v0x558f8c520230_0 .net "z", 0 0, v0x558f8c513f20_0;  alias, 1 drivers
v0x558f8c520300_0 .net "zalu", 0 0, L_0x558f8c536060;  1 drivers
L_0x558f8c524ba0 .part L_0x558f8c524da0, 0, 10;
L_0x558f8c535bb0 .part L_0x558f8c524da0, 8, 4;
L_0x558f8c535ce0 .part L_0x558f8c524da0, 4, 4;
L_0x558f8c535d80 .part L_0x558f8c524da0, 0, 4;
L_0x558f8c535e20 .part L_0x558f8c524da0, 4, 8;
L_0x558f8c536660 .part L_0x558f8c524da0, 0, 12;
L_0x558f8c536940 .part L_0x558f8c524da0, 2, 8;
L_0x558f8c537230 .part L_0x558f8c524da0, 0, 1;
L_0x558f8c537320 .part L_0x558f8c524da0, 1, 1;
L_0x558f8c5377e0 .concat [ 1 1 0 0], L_0x558f8c537af0, L_0x558f8c537b60;
S_0x558f8c4da010 .scope module, "alu1" "alu" 4 19, 5 1 0, S_0x558f8c4e5920;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 3 "op_alu"
    .port_info 3 /OUTPUT 8 "y"
    .port_info 4 /OUTPUT 1 "zero"
L_0x558f8c536060 .functor NOT 1, L_0x558f8c535f30, C4<0>, C4<0>, C4<0>;
v0x558f8c4d3a70_0 .net *"_s3", 0 0, L_0x558f8c535f30;  1 drivers
v0x558f8c4d3b40_0 .net "a", 7 0, L_0x558f8c5352d0;  alias, 1 drivers
v0x558f8c472c30_0 .net "b", 7 0, L_0x558f8c535a20;  alias, 1 drivers
v0x558f8c4ee120_0 .net "op_alu", 2 0, v0x558f8c520f40_0;  alias, 1 drivers
v0x558f8c510a30_0 .var "s", 7 0;
v0x558f8c510b60_0 .net "y", 7 0, v0x558f8c510a30_0;  alias, 1 drivers
v0x558f8c510c40_0 .net "zero", 0 0, L_0x558f8c536060;  alias, 1 drivers
E_0x558f8c45cfd0 .event edge, v0x558f8c4ee120_0, v0x558f8c472c30_0, v0x558f8c4d3b40_0;
L_0x558f8c535f30 .reduce/or v0x558f8c510a30_0;
S_0x558f8c510da0 .scope module, "banco" "regfile" 4 15, 6 4 0, S_0x558f8c4e5920;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "we3"
    .port_info 2 /INPUT 4 "ra1"
    .port_info 3 /INPUT 4 "ra2"
    .port_info 4 /INPUT 4 "wa3"
    .port_info 5 /INPUT 8 "wd3"
    .port_info 6 /OUTPUT 8 "rd1"
    .port_info 7 /OUTPUT 8 "rd2"
v0x558f8c5110d0_0 .net *"_s0", 31 0, L_0x558f8c524e10;  1 drivers
v0x558f8c5111d0_0 .net *"_s10", 5 0, L_0x558f8c5350f0;  1 drivers
L_0x7fd81493e0f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x558f8c5112b0_0 .net *"_s13", 1 0, L_0x7fd81493e0f0;  1 drivers
L_0x7fd81493e138 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x558f8c511370_0 .net/2u *"_s14", 7 0, L_0x7fd81493e138;  1 drivers
v0x558f8c511450_0 .net *"_s18", 31 0, L_0x558f8c5354a0;  1 drivers
L_0x7fd81493e180 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x558f8c511580_0 .net *"_s21", 27 0, L_0x7fd81493e180;  1 drivers
L_0x7fd81493e1c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x558f8c511660_0 .net/2u *"_s22", 31 0, L_0x7fd81493e1c8;  1 drivers
v0x558f8c511740_0 .net *"_s24", 0 0, L_0x558f8c5355d0;  1 drivers
v0x558f8c511800_0 .net *"_s26", 7 0, L_0x558f8c535710;  1 drivers
v0x558f8c5118e0_0 .net *"_s28", 5 0, L_0x558f8c535800;  1 drivers
L_0x7fd81493e060 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x558f8c5119c0_0 .net *"_s3", 27 0, L_0x7fd81493e060;  1 drivers
L_0x7fd81493e210 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x558f8c511aa0_0 .net *"_s31", 1 0, L_0x7fd81493e210;  1 drivers
L_0x7fd81493e258 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x558f8c511b80_0 .net/2u *"_s32", 7 0, L_0x7fd81493e258;  1 drivers
L_0x7fd81493e0a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x558f8c511c60_0 .net/2u *"_s4", 31 0, L_0x7fd81493e0a8;  1 drivers
v0x558f8c511d40_0 .net *"_s6", 0 0, L_0x558f8c534f10;  1 drivers
v0x558f8c511e00_0 .net *"_s8", 7 0, L_0x558f8c535050;  1 drivers
v0x558f8c511ee0_0 .net "clk", 0 0, v0x558f8c523830_0;  alias, 1 drivers
v0x558f8c511fa0_0 .net "ra1", 3 0, L_0x558f8c535bb0;  1 drivers
v0x558f8c512080_0 .net "ra2", 3 0, L_0x558f8c535ce0;  1 drivers
v0x558f8c512160_0 .net "rd1", 7 0, L_0x558f8c5352d0;  alias, 1 drivers
v0x558f8c512220_0 .net "rd2", 7 0, L_0x558f8c535a20;  alias, 1 drivers
v0x558f8c5122c0 .array "regb", 15 0, 7 0;
v0x558f8c512360_0 .net "wa3", 3 0, L_0x558f8c535d80;  1 drivers
v0x558f8c512440_0 .net "wd3", 7 0, v0x558f8c515840_0;  alias, 1 drivers
v0x558f8c512520_0 .net "we3", 0 0, v0x558f8c521810_0;  alias, 1 drivers
E_0x558f8c4f9ea0 .event posedge, v0x558f8c511ee0_0;
L_0x558f8c524e10 .concat [ 4 28 0 0], L_0x558f8c535bb0, L_0x7fd81493e060;
L_0x558f8c534f10 .cmp/ne 32, L_0x558f8c524e10, L_0x7fd81493e0a8;
L_0x558f8c535050 .array/port v0x558f8c5122c0, L_0x558f8c5350f0;
L_0x558f8c5350f0 .concat [ 4 2 0 0], L_0x558f8c535bb0, L_0x7fd81493e0f0;
L_0x558f8c5352d0 .functor MUXZ 8, L_0x7fd81493e138, L_0x558f8c535050, L_0x558f8c534f10, C4<>;
L_0x558f8c5354a0 .concat [ 4 28 0 0], L_0x558f8c535ce0, L_0x7fd81493e180;
L_0x558f8c5355d0 .cmp/ne 32, L_0x558f8c5354a0, L_0x7fd81493e1c8;
L_0x558f8c535710 .array/port v0x558f8c5122c0, L_0x558f8c535800;
L_0x558f8c535800 .concat [ 4 2 0 0], L_0x558f8c535ce0, L_0x7fd81493e210;
L_0x558f8c535a20 .functor MUXZ 8, L_0x7fd81493e258, L_0x558f8c535710, L_0x558f8c5355d0, C4<>;
S_0x558f8c5126e0 .scope module, "codificador" "codificador42" 4 65, 6 187 0, S_0x558f8c4e5920;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "ie1"
    .port_info 1 /INPUT 1 "ie2"
    .port_info 2 /INPUT 1 "ie3"
    .port_info 3 /INPUT 1 "ie4"
    .port_info 4 /OUTPUT 1 "s0"
    .port_info 5 /OUTPUT 1 "s1"
L_0x558f8c537af0 .functor OR 1, v0x558f8c523dd0_0, v0x558f8c523f10_0, C4<0>, C4<0>;
L_0x558f8c537b60 .functor OR 1, v0x558f8c523e70_0, v0x558f8c523f10_0, C4<0>, C4<0>;
v0x558f8c512900_0 .net "ie1", 0 0, v0x558f8c523d30_0;  alias, 1 drivers
v0x558f8c5129c0_0 .net "ie2", 0 0, v0x558f8c523dd0_0;  alias, 1 drivers
v0x558f8c512a80_0 .net "ie3", 0 0, v0x558f8c523e70_0;  alias, 1 drivers
v0x558f8c512b20_0 .net "ie4", 0 0, v0x558f8c523f10_0;  alias, 1 drivers
v0x558f8c512be0_0 .net "s0", 0 0, L_0x558f8c537af0;  alias, 1 drivers
v0x558f8c512cf0_0 .net "s1", 0 0, L_0x558f8c537b60;  alias, 1 drivers
S_0x558f8c512e70 .scope module, "dec_1" "deco24" 4 43, 6 133 0, S_0x558f8c4e5920;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "s0"
    .port_info 1 /INPUT 1 "s1"
    .port_info 2 /OUTPUT 1 "a"
    .port_info 3 /OUTPUT 1 "b"
    .port_info 4 /OUTPUT 1 "c"
    .port_info 5 /OUTPUT 1 "d"
L_0x558f8c5369e0 .functor NOT 1, L_0x558f8c537230, C4<0>, C4<0>, C4<0>;
L_0x558f8c536a50 .functor NOT 1, L_0x558f8c537320, C4<0>, C4<0>, C4<0>;
L_0x558f8c536ac0 .functor AND 1, L_0x558f8c5369e0, L_0x558f8c536a50, C4<1>, C4<1>;
L_0x558f8c536c20 .functor NOT 1, L_0x558f8c537320, C4<0>, C4<0>, C4<0>;
L_0x558f8c536ce0 .functor AND 1, L_0x558f8c537230, L_0x558f8c536c20, C4<1>, C4<1>;
L_0x558f8c536e40 .functor NOT 1, L_0x558f8c537230, C4<0>, C4<0>, C4<0>;
L_0x558f8c536ef0 .functor AND 1, L_0x558f8c536e40, L_0x558f8c537320, C4<1>, C4<1>;
L_0x558f8c537000 .functor AND 1, L_0x558f8c537230, L_0x558f8c537320, C4<1>, C4<1>;
v0x558f8c5130e0_0 .net *"_s0", 0 0, L_0x558f8c5369e0;  1 drivers
v0x558f8c5131e0_0 .net *"_s10", 0 0, L_0x558f8c536e40;  1 drivers
v0x558f8c5132c0_0 .net *"_s2", 0 0, L_0x558f8c536a50;  1 drivers
v0x558f8c513380_0 .net *"_s6", 0 0, L_0x558f8c536c20;  1 drivers
v0x558f8c513460_0 .net "a", 0 0, L_0x558f8c536ac0;  alias, 1 drivers
v0x558f8c513570_0 .net "b", 0 0, L_0x558f8c536ce0;  alias, 1 drivers
v0x558f8c513630_0 .net "c", 0 0, L_0x558f8c536ef0;  alias, 1 drivers
v0x558f8c5136f0_0 .net "d", 0 0, L_0x558f8c537000;  alias, 1 drivers
v0x558f8c5137b0_0 .net "s0", 0 0, L_0x558f8c537230;  1 drivers
v0x558f8c513870_0 .net "s1", 0 0, L_0x558f8c537320;  1 drivers
S_0x558f8c5139f0 .scope module, "ffz" "ffd" 4 21, 6 61 0, S_0x558f8c4e5920;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "carga"
    .port_info 4 /OUTPUT 1 "q"
v0x558f8c513c80_0 .net "carga", 0 0, v0x558f8c521a90_0;  alias, 1 drivers
v0x558f8c513d60_0 .net "clk", 0 0, v0x558f8c523830_0;  alias, 1 drivers
v0x558f8c513e20_0 .net "d", 0 0, L_0x558f8c536060;  alias, 1 drivers
v0x558f8c513f20_0 .var "q", 0 0;
v0x558f8c513fc0_0 .net "reset", 0 0, v0x558f8c5243d0_0;  alias, 1 drivers
E_0x558f8c4f9cb0 .event posedge, v0x558f8c513fc0_0, v0x558f8c511ee0_0;
S_0x558f8c514110 .scope module, "mem_prog" "memprog" 4 13, 7 3 0, S_0x558f8c4e5920;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 10 "a"
    .port_info 2 /OUTPUT 16 "rd"
L_0x558f8c524da0 .functor BUFZ 16, L_0x558f8c524c40, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x558f8c514350_0 .net *"_s0", 15 0, L_0x558f8c524c40;  1 drivers
v0x558f8c514450_0 .net *"_s2", 11 0, L_0x558f8c524d00;  1 drivers
L_0x7fd81493e018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x558f8c514530_0 .net *"_s5", 1 0, L_0x7fd81493e018;  1 drivers
v0x558f8c5145f0_0 .net "a", 9 0, v0x558f8c5188d0_0;  alias, 1 drivers
v0x558f8c5146d0_0 .net "clk", 0 0, v0x558f8c523830_0;  alias, 1 drivers
v0x558f8c514810 .array "mem", 1023 0, 15 0;
v0x558f8c5148d0_0 .net "rd", 15 0, L_0x558f8c524da0;  alias, 1 drivers
L_0x558f8c524c40 .array/port v0x558f8c514810, L_0x558f8c524d00;
L_0x558f8c524d00 .concat [ 10 2 0 0], v0x558f8c5188d0_0, L_0x7fd81493e018;
S_0x558f8c514a30 .scope module, "mux_1" "mux2" 4 9, 6 50 0, S_0x558f8c4e5920;
 .timescale 0 0;
    .port_info 0 /INPUT 10 "d0"
    .port_info 1 /INPUT 10 "d1"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /OUTPUT 10 "y"
P_0x558f8c514c00 .param/l "WIDTH" 0 6 50, +C4<00000000000000000000000000001010>;
v0x558f8c514ca0_0 .net "d0", 9 0, L_0x558f8c524ba0;  1 drivers
v0x558f8c514d80_0 .net "d1", 9 0, L_0x558f8c5360d0;  alias, 1 drivers
v0x558f8c514e60_0 .net "s", 0 0, v0x558f8c521300_0;  alias, 1 drivers
v0x558f8c514f30_0 .net "y", 9 0, L_0x558f8c524a30;  alias, 1 drivers
L_0x558f8c524a30 .functor MUXZ 10, L_0x558f8c524ba0, L_0x558f8c5360d0, v0x558f8c521300_0, C4<>;
S_0x558f8c5150c0 .scope module, "mux_2" "mux41" 4 17, 6 121 0, S_0x558f8c4e5920;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 8 "c"
    .port_info 3 /INPUT 8 "d"
    .port_info 4 /INPUT 2 "s"
    .port_info 5 /OUTPUT 8 "out"
P_0x558f8c515290 .param/l "WIDTH" 0 6 121, +C4<00000000000000000000000000001000>;
v0x558f8c5154a0_0 .net "a", 7 0, v0x558f8c510a30_0;  alias, 1 drivers
v0x558f8c5155b0_0 .net "b", 7 0, L_0x558f8c535e20;  1 drivers
v0x558f8c515670_0 .net "c", 7 0, L_0x558f8c536170;  alias, 1 drivers
v0x558f8c515760_0 .net "d", 7 0, v0x558f8c516910_0;  alias, 1 drivers
v0x558f8c515840_0 .var "out", 7 0;
v0x558f8c515950_0 .net "s", 1 0, v0x558f8c521430_0;  alias, 1 drivers
E_0x558f8c515410/0 .event edge, v0x558f8c515950_0, v0x558f8c515760_0, v0x558f8c515670_0, v0x558f8c5155b0_0;
E_0x558f8c515410/1 .event edge, v0x558f8c510b60_0;
E_0x558f8c515410 .event/or E_0x558f8c515410/0, E_0x558f8c515410/1;
S_0x558f8c515b10 .scope module, "mux_3" "mux2" 4 25, 6 50 0, S_0x558f8c4e5920;
 .timescale 0 0;
    .port_info 0 /INPUT 10 "d0"
    .port_info 1 /INPUT 10 "d1"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /OUTPUT 10 "y"
P_0x558f8c513b70 .param/l "WIDTH" 0 6 50, +C4<00000000000000000000000000001010>;
v0x558f8c515d90_0 .net "d0", 9 0, L_0x558f8c524a30;  alias, 1 drivers
v0x558f8c515ea0_0 .net "d1", 9 0, v0x558f8c519000_0;  alias, 1 drivers
v0x558f8c515f60_0 .net "s", 0 0, v0x558f8c521610_0;  alias, 1 drivers
v0x558f8c516030_0 .net "y", 9 0, L_0x558f8c536270;  alias, 1 drivers
L_0x558f8c536270 .functor MUXZ 10, L_0x558f8c524a30, v0x558f8c519000_0, v0x558f8c521610_0, C4<>;
S_0x558f8c5161c0 .scope module, "mux_4" "mux41" 4 31, 6 121 0, S_0x558f8c4e5920;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 8 "c"
    .port_info 3 /INPUT 8 "d"
    .port_info 4 /INPUT 2 "s"
    .port_info 5 /OUTPUT 8 "out"
P_0x558f8c516390 .param/l "WIDTH" 0 6 121, +C4<00000000000000000000000000001000>;
v0x558f8c516560_0 .net "a", 7 0, o0x7fd8149884e8;  alias, 0 drivers
v0x558f8c516660_0 .net "b", 7 0, o0x7fd814988518;  alias, 0 drivers
v0x558f8c516740_0 .net "c", 7 0, o0x7fd814988548;  alias, 0 drivers
v0x558f8c516830_0 .net "d", 7 0, o0x7fd814988578;  alias, 0 drivers
v0x558f8c516910_0 .var "out", 7 0;
v0x558f8c516a20_0 .net "s", 1 0, v0x558f8c521700_0;  alias, 1 drivers
E_0x558f8c5164d0/0 .event edge, v0x558f8c516a20_0, v0x558f8c516830_0, v0x558f8c516740_0, v0x558f8c516660_0;
E_0x558f8c5164d0/1 .event edge, v0x558f8c516560_0;
E_0x558f8c5164d0 .event/or E_0x558f8c5164d0/0, E_0x558f8c5164d0/1;
S_0x558f8c516be0 .scope module, "mux_5" "mux2" 4 33, 6 50 0, S_0x558f8c4e5920;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "d0"
    .port_info 1 /INPUT 8 "d1"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /OUTPUT 8 "y"
P_0x558f8c516db0 .param/l "WIDTH" 0 6 50, +C4<00000000000000000000000000001000>;
v0x558f8c516eb0_0 .net "d0", 7 0, L_0x558f8c535a20;  alias, 1 drivers
v0x558f8c516fe0_0 .net "d1", 7 0, L_0x558f8c536940;  1 drivers
v0x558f8c5170c0_0 .net "s", 0 0, v0x558f8c521520_0;  alias, 1 drivers
v0x558f8c517160_0 .net "y", 7 0, L_0x558f8c5368a0;  alias, 1 drivers
L_0x558f8c5368a0 .functor MUXZ 8, L_0x558f8c535a20, L_0x558f8c536940, v0x558f8c521520_0, C4<>;
S_0x558f8c5172f0 .scope module, "mux_6" "mux2" 4 53, 6 50 0, S_0x558f8c4e5920;
 .timescale 0 0;
    .port_info 0 /INPUT 10 "d0"
    .port_info 1 /INPUT 10 "d1"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /OUTPUT 10 "y"
P_0x558f8c5174c0 .param/l "WIDTH" 0 6 50, +C4<00000000000000000000000000001010>;
v0x558f8c517590_0 .net "d0", 9 0, L_0x558f8c536270;  alias, 1 drivers
v0x558f8c5176a0_0 .net "d1", 9 0, v0x558f8c518110_0;  alias, 1 drivers
v0x558f8c517760_0 .net "s", 0 0, L_0x558f8c537cf0;  alias, 1 drivers
v0x558f8c517830_0 .net "y", 9 0, L_0x558f8c537660;  alias, 1 drivers
L_0x558f8c537660 .functor MUXZ 10, L_0x558f8c536270, v0x558f8c518110_0, L_0x558f8c537cf0, C4<>;
S_0x558f8c5179c0 .scope module, "mux_7" "mux41" 4 55, 6 121 0, S_0x558f8c4e5920;
 .timescale 0 0;
    .port_info 0 /INPUT 10 "a"
    .port_info 1 /INPUT 10 "b"
    .port_info 2 /INPUT 10 "c"
    .port_info 3 /INPUT 10 "d"
    .port_info 4 /INPUT 2 "s"
    .port_info 5 /OUTPUT 10 "out"
P_0x558f8c517b90 .param/l "WIDTH" 0 6 121, +C4<00000000000000000000000000001010>;
v0x558f8c517d60_0 .net "a", 9 0, L_0x558f8c537930;  alias, 1 drivers
v0x558f8c517e60_0 .net "b", 9 0, L_0x558f8c5379a0;  alias, 1 drivers
v0x558f8c517f40_0 .net "c", 9 0, L_0x558f8c537a10;  alias, 1 drivers
v0x558f8c518030_0 .net "d", 9 0, L_0x558f8c537a80;  alias, 1 drivers
v0x558f8c518110_0 .var "out", 9 0;
v0x558f8c518220_0 .net "s", 1 0, L_0x558f8c5377e0;  1 drivers
E_0x558f8c517cd0/0 .event edge, v0x558f8c518220_0, v0x558f8c518030_0, v0x558f8c517f40_0, v0x558f8c517e60_0;
E_0x558f8c517cd0/1 .event edge, v0x558f8c517d60_0;
E_0x558f8c517cd0 .event/or E_0x558f8c517cd0/0, E_0x558f8c517cd0/1;
S_0x558f8c5183e0 .scope module, "pc" "registro" 4 11, 6 38 0, S_0x558f8c4e5920;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 10 "d"
    .port_info 3 /OUTPUT 10 "q"
P_0x558f8c5185b0 .param/l "WIDTH" 0 6 38, +C4<00000000000000000000000000001010>;
v0x558f8c518720_0 .net "clk", 0 0, v0x558f8c523830_0;  alias, 1 drivers
v0x558f8c5187e0_0 .net "d", 9 0, L_0x558f8c537660;  alias, 1 drivers
v0x558f8c5188d0_0 .var "q", 9 0;
v0x558f8c5189d0_0 .net "reset", 0 0, v0x558f8c5243d0_0;  alias, 1 drivers
S_0x558f8c518af0 .scope module, "pila1" "pila" 4 27, 6 72 0, S_0x558f8c4e5920;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "push"
    .port_info 3 /INPUT 1 "pop"
    .port_info 4 /INPUT 10 "inpush"
    .port_info 5 /OUTPUT 10 "outpop"
v0x558f8c518de0_0 .net "clk", 0 0, v0x558f8c523830_0;  alias, 1 drivers
v0x558f8c518ea0_0 .net "inpush", 9 0, v0x558f8c5188d0_0;  alias, 1 drivers
v0x558f8c518f60 .array "mem", 7 0, 9 0;
v0x558f8c519000_0 .var "outpop", 9 0;
v0x558f8c5190c0_0 .net "pop", 0 0, v0x558f8c521120_0;  alias, 1 drivers
v0x558f8c5191b0_0 .net "push", 0 0, v0x558f8c521210_0;  alias, 1 drivers
v0x558f8c519270_0 .net "reset", 0 0, v0x558f8c5243d0_0;  alias, 1 drivers
v0x558f8c519360_0 .var "sp", 2 0;
E_0x558f8c518d60/0 .event edge, v0x558f8c5190c0_0, v0x558f8c5191b0_0;
E_0x558f8c518d60/1 .event posedge, v0x558f8c513fc0_0;
E_0x558f8c518d60 .event/or E_0x558f8c518d60/0, E_0x558f8c518d60/1;
S_0x558f8c519540 .scope module, "reg1" "registro_mod" 4 35, 6 140 0, S_0x558f8c4e5920;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 8 "d"
    .port_info 3 /OUTPUT 8 "q"
P_0x558f8c519710 .param/l "WIDTH" 0 6 140, +C4<00000000000000000000000000001000>;
v0x558f8c519860_0 .net "clk", 0 0, L_0x558f8c5373c0;  alias, 1 drivers
v0x558f8c519940_0 .net "d", 7 0, L_0x558f8c5368a0;  alias, 1 drivers
v0x558f8c519a30_0 .var "q", 7 0;
v0x558f8c519b00_0 .net "reset", 0 0, v0x558f8c5243d0_0;  alias, 1 drivers
E_0x558f8c515330/0 .event negedge, v0x558f8c519860_0;
E_0x558f8c515330/1 .event posedge, v0x558f8c513fc0_0;
E_0x558f8c515330 .event/or E_0x558f8c515330/0, E_0x558f8c515330/1;
S_0x558f8c519c50 .scope module, "reg2" "registro_mod" 4 37, 6 140 0, S_0x558f8c4e5920;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 8 "d"
    .port_info 3 /OUTPUT 8 "q"
P_0x558f8c519e20 .param/l "WIDTH" 0 6 140, +C4<00000000000000000000000000001000>;
v0x558f8c519fe0_0 .net "clk", 0 0, L_0x558f8c537430;  alias, 1 drivers
v0x558f8c51a0c0_0 .net "d", 7 0, L_0x558f8c5368a0;  alias, 1 drivers
v0x558f8c51a1d0_0 .var "q", 7 0;
v0x558f8c51a290_0 .net "reset", 0 0, v0x558f8c5243d0_0;  alias, 1 drivers
E_0x558f8c519f60/0 .event negedge, v0x558f8c519fe0_0;
E_0x558f8c519f60/1 .event posedge, v0x558f8c513fc0_0;
E_0x558f8c519f60 .event/or E_0x558f8c519f60/0, E_0x558f8c519f60/1;
S_0x558f8c51a3e0 .scope module, "reg3" "registro_mod" 4 39, 6 140 0, S_0x558f8c4e5920;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 8 "d"
    .port_info 3 /OUTPUT 8 "q"
P_0x558f8c51a560 .param/l "WIDTH" 0 6 140, +C4<00000000000000000000000000001000>;
v0x558f8c51a720_0 .net "clk", 0 0, L_0x558f8c537530;  alias, 1 drivers
v0x558f8c51a800_0 .net "d", 7 0, L_0x558f8c5368a0;  alias, 1 drivers
v0x558f8c51a8c0_0 .var "q", 7 0;
v0x558f8c51a9b0_0 .net "reset", 0 0, v0x558f8c5243d0_0;  alias, 1 drivers
E_0x558f8c51a6a0/0 .event negedge, v0x558f8c51a720_0;
E_0x558f8c51a6a0/1 .event posedge, v0x558f8c513fc0_0;
E_0x558f8c51a6a0 .event/or E_0x558f8c51a6a0/0, E_0x558f8c51a6a0/1;
S_0x558f8c51ab00 .scope module, "reg4" "registro_mod" 4 41, 6 140 0, S_0x558f8c4e5920;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 8 "d"
    .port_info 3 /OUTPUT 8 "q"
P_0x558f8c51acd0 .param/l "WIDTH" 0 6 140, +C4<00000000000000000000000000001000>;
v0x558f8c51ae90_0 .net "clk", 0 0, L_0x558f8c5375a0;  alias, 1 drivers
v0x558f8c51af70_0 .net "d", 7 0, L_0x558f8c5368a0;  alias, 1 drivers
v0x558f8c51b030_0 .var "q", 7 0;
v0x558f8c51b120_0 .net "reset", 0 0, v0x558f8c5243d0_0;  alias, 1 drivers
E_0x558f8c51ae10/0 .event negedge, v0x558f8c51ae90_0;
E_0x558f8c51ae10/1 .event posedge, v0x558f8c513fc0_0;
E_0x558f8c51ae10 .event/or E_0x558f8c51ae10/0, E_0x558f8c51ae10/1;
S_0x558f8c51b270 .scope module, "reg_int_1" "reg_int_1" 4 57, 6 151 0, S_0x558f8c4e5920;
 .timescale 0 0;
    .port_info 0 /OUTPUT 10 "s"
L_0x558f8c537930 .functor BUFZ 10, v0x558f8c51b430_0, C4<0000000000>, C4<0000000000>, C4<0000000000>;
v0x558f8c51b430_0 .var "reg_dat", 9 0;
v0x558f8c51b530_0 .net "s", 9 0, L_0x558f8c537930;  alias, 1 drivers
S_0x558f8c51b610 .scope module, "reg_int_2" "reg_int_2" 4 59, 6 160 0, S_0x558f8c4e5920;
 .timescale 0 0;
    .port_info 0 /OUTPUT 10 "s"
L_0x558f8c5379a0 .functor BUFZ 10, v0x558f8c51b800_0, C4<0000000000>, C4<0000000000>, C4<0000000000>;
v0x558f8c51b800_0 .var "reg_dat", 9 0;
v0x558f8c51b900_0 .net "s", 9 0, L_0x558f8c5379a0;  alias, 1 drivers
S_0x558f8c51ba10 .scope module, "reg_int_3" "reg_int_3" 4 61, 6 169 0, S_0x558f8c4e5920;
 .timescale 0 0;
    .port_info 0 /OUTPUT 10 "s"
L_0x558f8c537a10 .functor BUFZ 10, v0x558f8c51bc00_0, C4<0000000000>, C4<0000000000>, C4<0000000000>;
v0x558f8c51bc00_0 .var "reg_dat", 9 0;
v0x558f8c51bd00_0 .net "s", 9 0, L_0x558f8c537a10;  alias, 1 drivers
S_0x558f8c51be10 .scope module, "reg_int_4" "reg_int_4" 4 63, 6 178 0, S_0x558f8c4e5920;
 .timescale 0 0;
    .port_info 0 /OUTPUT 10 "s"
L_0x558f8c537a80 .functor BUFZ 10, v0x558f8c51c000_0, C4<0000000000>, C4<0000000000>, C4<0000000000>;
v0x558f8c51c000_0 .var "reg_dat", 9 0;
v0x558f8c51c100_0 .net "s", 9 0, L_0x558f8c537a80;  alias, 1 drivers
S_0x558f8c51c210 .scope module, "regpro1" "regprog" 4 29, 6 101 0, S_0x558f8c4e5920;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "we4"
    .port_info 2 /INPUT 12 "wra"
    .port_info 3 /INPUT 8 "wd"
    .port_info 4 /OUTPUT 8 "rd"
L_0x558f8c536170 .functor BUFZ 8, L_0x558f8c536430, C4<00000000>, C4<00000000>, C4<00000000>;
v0x558f8c51c490_0 .net *"_s0", 7 0, L_0x558f8c536430;  1 drivers
v0x558f8c51c570_0 .net *"_s3", 7 0, L_0x558f8c5364d0;  1 drivers
v0x558f8c51c650_0 .net *"_s4", 9 0, L_0x558f8c536570;  1 drivers
L_0x7fd81493e2e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x558f8c51c740_0 .net *"_s7", 1 0, L_0x7fd81493e2e8;  1 drivers
v0x558f8c51c820_0 .net "clk", 0 0, v0x558f8c523830_0;  alias, 1 drivers
v0x558f8c51c910_0 .net "rd", 7 0, L_0x558f8c536170;  alias, 1 drivers
v0x558f8c51c9d0 .array "regb", 255 0, 7 0;
v0x558f8c51ca70_0 .net "wd", 7 0, L_0x558f8c5352d0;  alias, 1 drivers
v0x558f8c51cb80_0 .net "we4", 0 0, v0x558f8c521900_0;  alias, 1 drivers
v0x558f8c51cc40_0 .net "wra", 11 0, L_0x558f8c536660;  1 drivers
L_0x558f8c536430 .array/port v0x558f8c51c9d0, L_0x558f8c536570;
L_0x558f8c5364d0 .part L_0x558f8c536660, 4, 8;
L_0x558f8c536570 .concat [ 8 2 0 0], L_0x558f8c5364d0, L_0x7fd81493e2e8;
S_0x558f8c51cdc0 .scope module, "sum1" "sum" 4 23, 6 30 0, S_0x558f8c4e5920;
 .timescale 0 0;
    .port_info 0 /INPUT 10 "a"
    .port_info 1 /INPUT 10 "b"
    .port_info 2 /OUTPUT 10 "y"
v0x558f8c51cfb0_0 .net "a", 9 0, v0x558f8c5188d0_0;  alias, 1 drivers
L_0x7fd81493e2a0 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v0x558f8c51d090_0 .net "b", 9 0, L_0x7fd81493e2a0;  1 drivers
v0x558f8c51d170_0 .net "y", 9 0, L_0x558f8c5360d0;  alias, 1 drivers
L_0x558f8c5360d0 .arith/sum 10, v0x558f8c5188d0_0, L_0x7fd81493e2a0;
S_0x558f8c520690 .scope module, "uc_1" "uc" 3 11, 8 1 0, S_0x558f8c4e60e0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "opcode"
    .port_info 1 /INPUT 1 "z"
    .port_info 2 /OUTPUT 1 "s_inc"
    .port_info 3 /OUTPUT 1 "we3"
    .port_info 4 /OUTPUT 1 "wez"
    .port_info 5 /OUTPUT 1 "s_pila"
    .port_info 6 /OUTPUT 1 "push"
    .port_info 7 /OUTPUT 1 "pop"
    .port_info 8 /OUTPUT 1 "we4"
    .port_info 9 /OUTPUT 1 "s_out"
    .port_info 10 /OUTPUT 1 "we5"
    .port_info 11 /OUTPUT 2 "s_port"
    .port_info 12 /OUTPUT 2 "s_inm"
    .port_info 13 /OUTPUT 3 "op_alu"
    .port_info 14 /INPUT 1 "ie1"
    .port_info 15 /INPUT 1 "ie2"
    .port_info 16 /INPUT 1 "ie3"
    .port_info 17 /INPUT 1 "ie4"
v0x558f8c520b40_0 .net "ie1", 0 0, v0x558f8c523d30_0;  alias, 1 drivers
v0x558f8c520c50_0 .net "ie2", 0 0, v0x558f8c523dd0_0;  alias, 1 drivers
v0x558f8c520d60_0 .net "ie3", 0 0, v0x558f8c523e70_0;  alias, 1 drivers
v0x558f8c520e50_0 .net "ie4", 0 0, v0x558f8c523f10_0;  alias, 1 drivers
v0x558f8c520f40_0 .var "op_alu", 2 0;
v0x558f8c521080_0 .net "opcode", 15 0, L_0x558f8c537db0;  alias, 1 drivers
v0x558f8c521120_0 .var "pop", 0 0;
v0x558f8c521210_0 .var "push", 0 0;
v0x558f8c521300_0 .var "s_inc", 0 0;
v0x558f8c521430_0 .var "s_inm", 1 0;
v0x558f8c521520_0 .var "s_out", 0 0;
v0x558f8c521610_0 .var "s_pila", 0 0;
v0x558f8c521700_0 .var "s_port", 1 0;
v0x558f8c521810_0 .var "we3", 0 0;
v0x558f8c521900_0 .var "we4", 0 0;
v0x558f8c5219f0_0 .var "we5", 0 0;
v0x558f8c521a90_0 .var "wez", 0 0;
v0x558f8c521b80_0 .net "z", 0 0, v0x558f8c513f20_0;  alias, 1 drivers
E_0x558f8c520ae0 .event edge, v0x558f8c51e910_0;
S_0x558f8c4e7740 .scope module, "timer" "timer" 6 192;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "reinicio"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 3 "base"
    .port_info 3 /INPUT 4 "umbral"
    .port_info 4 /OUTPUT 1 "s"
    .port_info 5 /OUTPUT 1 "state"
o0x7fd81498a318 .functor BUFZ 3, C4<zzz>; HiZ drive
v0x558f8c524470_0 .net "base", 2 0, o0x7fd81498a318;  0 drivers
o0x7fd81498a348 .functor BUFZ 1, C4<z>; HiZ drive
v0x558f8c524570_0 .net "clk", 0 0, o0x7fd81498a348;  0 drivers
o0x7fd81498a378 .functor BUFZ 1, C4<z>; HiZ drive
v0x558f8c524630_0 .net "reinicio", 0 0, o0x7fd81498a378;  0 drivers
o0x7fd81498a3a8 .functor BUFZ 1, C4<z>; HiZ drive
v0x558f8c5246d0_0 .net "s", 0 0, o0x7fd81498a3a8;  0 drivers
o0x7fd81498a3d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x558f8c524790_0 .net "state", 0 0, o0x7fd81498a3d8;  0 drivers
o0x7fd81498a408 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0x558f8c524850_0 .net "umbral", 3 0, o0x7fd81498a408;  0 drivers
    .scope S_0x558f8c5183e0;
T_0 ;
    %wait E_0x558f8c4f9cb0;
    %load/vec4 v0x558f8c5189d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x558f8c5188d0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x558f8c5187e0_0;
    %assign/vec4 v0x558f8c5188d0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x558f8c514110;
T_1 ;
    %vpi_call 7 11 "$readmemb", "progfile.dat", v0x558f8c514810 {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x558f8c510da0;
T_2 ;
    %vpi_call 6 14 "$readmemb", "regfile.dat", v0x558f8c5122c0 {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x558f8c510da0;
T_3 ;
    %wait E_0x558f8c4f9ea0;
    %load/vec4 v0x558f8c512520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x558f8c512440_0;
    %load/vec4 v0x558f8c512360_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x558f8c5122c0, 0, 4;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x558f8c5150c0;
T_4 ;
    %wait E_0x558f8c515410;
    %load/vec4 v0x558f8c515950_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %jmp T_4.4;
T_4.0 ;
    %load/vec4 v0x558f8c5154a0_0;
    %assign/vec4 v0x558f8c515840_0, 0;
    %jmp T_4.4;
T_4.1 ;
    %load/vec4 v0x558f8c5155b0_0;
    %assign/vec4 v0x558f8c515840_0, 0;
    %jmp T_4.4;
T_4.2 ;
    %load/vec4 v0x558f8c515670_0;
    %assign/vec4 v0x558f8c515840_0, 0;
    %jmp T_4.4;
T_4.3 ;
    %load/vec4 v0x558f8c515760_0;
    %assign/vec4 v0x558f8c515840_0, 0;
    %jmp T_4.4;
T_4.4 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x558f8c4da010;
T_5 ;
    %wait E_0x558f8c45cfd0;
    %load/vec4 v0x558f8c4ee120_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %pushi/vec4 255, 255, 8;
    %store/vec4 v0x558f8c510a30_0, 0, 8;
    %jmp T_5.9;
T_5.0 ;
    %load/vec4 v0x558f8c4d3b40_0;
    %store/vec4 v0x558f8c510a30_0, 0, 8;
    %jmp T_5.9;
T_5.1 ;
    %load/vec4 v0x558f8c4d3b40_0;
    %inv;
    %store/vec4 v0x558f8c510a30_0, 0, 8;
    %jmp T_5.9;
T_5.2 ;
    %load/vec4 v0x558f8c4d3b40_0;
    %load/vec4 v0x558f8c472c30_0;
    %add;
    %store/vec4 v0x558f8c510a30_0, 0, 8;
    %jmp T_5.9;
T_5.3 ;
    %load/vec4 v0x558f8c4d3b40_0;
    %load/vec4 v0x558f8c472c30_0;
    %sub;
    %store/vec4 v0x558f8c510a30_0, 0, 8;
    %jmp T_5.9;
T_5.4 ;
    %load/vec4 v0x558f8c4d3b40_0;
    %load/vec4 v0x558f8c472c30_0;
    %and;
    %store/vec4 v0x558f8c510a30_0, 0, 8;
    %jmp T_5.9;
T_5.5 ;
    %load/vec4 v0x558f8c4d3b40_0;
    %load/vec4 v0x558f8c472c30_0;
    %or;
    %store/vec4 v0x558f8c510a30_0, 0, 8;
    %jmp T_5.9;
T_5.6 ;
    %load/vec4 v0x558f8c4d3b40_0;
    %inv;
    %pushi/vec4 1, 0, 8;
    %add;
    %store/vec4 v0x558f8c510a30_0, 0, 8;
    %jmp T_5.9;
T_5.7 ;
    %load/vec4 v0x558f8c472c30_0;
    %inv;
    %pushi/vec4 1, 0, 8;
    %add;
    %store/vec4 v0x558f8c510a30_0, 0, 8;
    %jmp T_5.9;
T_5.9 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x558f8c5139f0;
T_6 ;
    %wait E_0x558f8c4f9cb0;
    %load/vec4 v0x558f8c513fc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x558f8c513f20_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x558f8c513c80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0x558f8c513e20_0;
    %assign/vec4 v0x558f8c513f20_0, 0;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x558f8c518af0;
T_7 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x558f8c519360_0, 0, 3;
    %end;
    .thread T_7;
    .scope S_0x558f8c518af0;
T_8 ;
    %wait E_0x558f8c518d60;
    %load/vec4 v0x558f8c519270_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x558f8c519360_0, 0, 3;
T_8.0 ;
    %load/vec4 v0x558f8c5191b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x558f8c518ea0_0;
    %load/vec4 v0x558f8c519360_0;
    %pad/u 5;
    %ix/vec4 4;
    %store/vec4a v0x558f8c518f60, 4, 0;
    %load/vec4 v0x558f8c519360_0;
    %addi 1, 0, 3;
    %store/vec4 v0x558f8c519360_0, 0, 3;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x558f8c519000_0, 0, 10;
T_8.2 ;
    %load/vec4 v0x558f8c5190c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.4, 8;
    %load/vec4 v0x558f8c519360_0;
    %subi 1, 0, 3;
    %store/vec4 v0x558f8c519360_0, 0, 3;
    %load/vec4 v0x558f8c519360_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x558f8c518f60, 4;
    %store/vec4 v0x558f8c519000_0, 0, 10;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x558f8c51c210;
T_9 ;
    %vpi_call 6 111 "$readmemb", "regdata.dat", v0x558f8c51c9d0 {0 0 0};
    %end;
    .thread T_9;
    .scope S_0x558f8c51c210;
T_10 ;
    %wait E_0x558f8c4f9ea0;
    %load/vec4 v0x558f8c51cb80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x558f8c51ca70_0;
    %load/vec4 v0x558f8c51cc40_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x558f8c51c9d0, 0, 4;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x558f8c5161c0;
T_11 ;
    %wait E_0x558f8c5164d0;
    %load/vec4 v0x558f8c516a20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %jmp T_11.4;
T_11.0 ;
    %load/vec4 v0x558f8c516560_0;
    %assign/vec4 v0x558f8c516910_0, 0;
    %jmp T_11.4;
T_11.1 ;
    %load/vec4 v0x558f8c516660_0;
    %assign/vec4 v0x558f8c516910_0, 0;
    %jmp T_11.4;
T_11.2 ;
    %load/vec4 v0x558f8c516740_0;
    %assign/vec4 v0x558f8c516910_0, 0;
    %jmp T_11.4;
T_11.3 ;
    %load/vec4 v0x558f8c516830_0;
    %assign/vec4 v0x558f8c516910_0, 0;
    %jmp T_11.4;
T_11.4 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x558f8c519540;
T_12 ;
    %wait E_0x558f8c515330;
    %load/vec4 v0x558f8c519b00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x558f8c519a30_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x558f8c519940_0;
    %assign/vec4 v0x558f8c519a30_0, 0;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x558f8c519c50;
T_13 ;
    %wait E_0x558f8c519f60;
    %load/vec4 v0x558f8c51a290_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x558f8c51a1d0_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x558f8c51a0c0_0;
    %assign/vec4 v0x558f8c51a1d0_0, 0;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x558f8c51a3e0;
T_14 ;
    %wait E_0x558f8c51a6a0;
    %load/vec4 v0x558f8c51a9b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x558f8c51a8c0_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x558f8c51a800_0;
    %assign/vec4 v0x558f8c51a8c0_0, 0;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x558f8c51ab00;
T_15 ;
    %wait E_0x558f8c51ae10;
    %load/vec4 v0x558f8c51b120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x558f8c51b030_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x558f8c51af70_0;
    %assign/vec4 v0x558f8c51b030_0, 0;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x558f8c5179c0;
T_16 ;
    %wait E_0x558f8c517cd0;
    %load/vec4 v0x558f8c518220_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_16.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_16.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_16.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_16.3, 6;
    %jmp T_16.4;
T_16.0 ;
    %load/vec4 v0x558f8c517d60_0;
    %assign/vec4 v0x558f8c518110_0, 0;
    %jmp T_16.4;
T_16.1 ;
    %load/vec4 v0x558f8c517e60_0;
    %assign/vec4 v0x558f8c518110_0, 0;
    %jmp T_16.4;
T_16.2 ;
    %load/vec4 v0x558f8c517f40_0;
    %assign/vec4 v0x558f8c518110_0, 0;
    %jmp T_16.4;
T_16.3 ;
    %load/vec4 v0x558f8c518030_0;
    %assign/vec4 v0x558f8c518110_0, 0;
    %jmp T_16.4;
T_16.4 ;
    %pop/vec4 1;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0x558f8c51b270;
T_17 ;
    %vpi_call 6 155 "$readmmb", "reg_interrupt_1.dat", v0x558f8c51b430_0 {0 0 0};
    %end;
    .thread T_17;
    .scope S_0x558f8c51b610;
T_18 ;
    %vpi_call 6 164 "$readmmb", "reg_interrupt_2.dat", v0x558f8c51b800_0 {0 0 0};
    %end;
    .thread T_18;
    .scope S_0x558f8c51ba10;
T_19 ;
    %vpi_call 6 173 "$readmmb", "reg_interrupt_3.dat", v0x558f8c51bc00_0 {0 0 0};
    %end;
    .thread T_19;
    .scope S_0x558f8c51be10;
T_20 ;
    %vpi_call 6 182 "$readmmb", "reg_interrupt_4.dat", v0x558f8c51c000_0 {0 0 0};
    %end;
    .thread T_20;
    .scope S_0x558f8c520690;
T_21 ;
    %wait E_0x558f8c520ae0;
    %load/vec4 v0x558f8c521080_0;
    %parti/s 6, 10, 5;
    %dup/vec4;
    %pushi/vec4 0, 31, 6;
    %cmp/z;
    %jmp/1 T_21.0, 4;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/z;
    %jmp/1 T_21.1, 4;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/z;
    %jmp/1 T_21.2, 4;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/z;
    %jmp/1 T_21.3, 4;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/z;
    %jmp/1 T_21.4, 4;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/z;
    %jmp/1 T_21.5, 4;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/z;
    %jmp/1 T_21.6, 4;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/z;
    %jmp/1 T_21.7, 4;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/z;
    %jmp/1 T_21.8, 4;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/z;
    %jmp/1 T_21.9, 4;
    %dup/vec4;
    %pushi/vec4 56, 0, 6;
    %cmp/z;
    %jmp/1 T_21.10, 4;
    %dup/vec4;
    %pushi/vec4 60, 3, 6;
    %cmp/z;
    %jmp/1 T_21.11, 4;
    %jmp T_21.13;
T_21.0 ;
    %load/vec4 v0x558f8c521080_0;
    %parti/s 3, 12, 5;
    %store/vec4 v0x558f8c520f40_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558f8c521300_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x558f8c521430_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558f8c521610_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558f8c521810_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558f8c521210_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558f8c521120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558f8c521900_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558f8c5219f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558f8c521a90_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x558f8c521700_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558f8c521520_0, 0, 1;
    %jmp T_21.13;
T_21.1 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x558f8c520f40_0, 0, 3;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x558f8c521430_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558f8c521810_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558f8c521300_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558f8c521610_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558f8c521210_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558f8c521120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558f8c521900_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558f8c5219f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558f8c521520_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x558f8c521700_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558f8c521a90_0, 0, 1;
    %jmp T_21.13;
T_21.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558f8c521300_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558f8c521610_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558f8c521210_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558f8c521120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558f8c521810_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558f8c521900_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558f8c5219f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558f8c521a90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558f8c521520_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x558f8c521700_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x558f8c520f40_0, 0, 3;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x558f8c521430_0, 0, 2;
    %jmp T_21.13;
T_21.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558f8c521610_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558f8c521810_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558f8c521900_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558f8c5219f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558f8c521a90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558f8c521210_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558f8c521120_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x558f8c521700_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x558f8c521430_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558f8c521520_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x558f8c520f40_0, 0, 3;
    %load/vec4 v0x558f8c521b80_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_21.14, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558f8c521300_0, 0, 1;
    %jmp T_21.15;
T_21.14 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558f8c521300_0, 0, 1;
T_21.15 ;
    %jmp T_21.13;
T_21.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558f8c521810_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558f8c521900_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558f8c5219f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558f8c521a90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558f8c521210_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558f8c521120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558f8c521610_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x558f8c521700_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x558f8c521430_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558f8c521520_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x558f8c520f40_0, 0, 3;
    %load/vec4 v0x558f8c521b80_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_21.16, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558f8c521300_0, 0, 1;
    %jmp T_21.17;
T_21.16 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558f8c521300_0, 0, 1;
T_21.17 ;
    %jmp T_21.13;
T_21.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558f8c521210_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558f8c521120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558f8c521810_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558f8c521900_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558f8c5219f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558f8c521a90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558f8c521610_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x558f8c521700_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558f8c521520_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558f8c521300_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x558f8c521430_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x558f8c520f40_0, 0, 3;
    %jmp T_21.13;
T_21.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558f8c521120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558f8c521210_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558f8c521810_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558f8c521900_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558f8c5219f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558f8c521a90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558f8c521610_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x558f8c521700_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558f8c521520_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558f8c521300_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x558f8c521430_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x558f8c520f40_0, 0, 3;
    %jmp T_21.13;
T_21.7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558f8c521210_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558f8c521120_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558f8c521810_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558f8c521900_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558f8c5219f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558f8c521a90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558f8c521610_0, 0, 1;
    %load/vec4 v0x558f8c521080_0;
    %parti/s 2, 4, 4;
    %store/vec4 v0x558f8c521700_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558f8c521520_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558f8c521300_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x558f8c521430_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x558f8c520f40_0, 0, 3;
    %jmp T_21.13;
T_21.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558f8c521210_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558f8c521120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558f8c521810_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558f8c521900_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558f8c5219f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558f8c521a90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558f8c521610_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x558f8c521700_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558f8c521520_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558f8c521300_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x558f8c521430_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x558f8c520f40_0, 0, 3;
    %jmp T_21.13;
T_21.9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558f8c521210_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558f8c521120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558f8c521810_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558f8c521900_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558f8c5219f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558f8c521a90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558f8c521610_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x558f8c521700_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558f8c521520_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558f8c521300_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x558f8c521430_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x558f8c520f40_0, 0, 3;
    %jmp T_21.13;
T_21.10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558f8c521210_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558f8c521120_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558f8c521810_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558f8c521900_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558f8c5219f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558f8c521a90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558f8c521610_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x558f8c521700_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558f8c521520_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558f8c521300_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x558f8c521430_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x558f8c520f40_0, 0, 3;
    %jmp T_21.13;
T_21.11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558f8c521300_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558f8c521210_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558f8c521120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558f8c521810_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558f8c521900_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558f8c5219f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558f8c521a90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558f8c521610_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x558f8c521700_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558f8c521520_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558f8c521300_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x558f8c521430_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x558f8c520f40_0, 0, 3;
    %jmp T_21.13;
T_21.13 ;
    %pop/vec4 1;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_0x558f8c4ed4a0;
T_22 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558f8c523830_0, 0, 1;
    %delay 3000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558f8c523830_0, 0, 1;
    %delay 3000, 0;
    %jmp T_22;
    .thread T_22;
    .scope S_0x558f8c4ed4a0;
T_23 ;
    %vpi_call 2 24 "$dumpfile", "cpu_tb.vcd" {0 0 0};
    %vpi_call 2 26 "$dumpvars" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558f8c5243d0_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558f8c5243d0_0, 0, 1;
    %end;
    .thread T_23;
    .scope S_0x558f8c4ed4a0;
T_24 ;
    %delay 54000, 0;
    %vpi_call 2 36 "$finish" {0 0 0};
    %end;
    .thread T_24;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    "cpu_tb.v";
    "cpu.v";
    "cd.v";
    "alu.v";
    "componentes.v";
    "memprog.v";
    "uc.v";
