

================================================================
== Vivado HLS Report for 'Stream2Mem_Batch'
================================================================
* Date:           Mon Mar  1 13:15:33 2021

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        cnvW1A1-pynqZ1-Z2
* Solution:       sol1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     4.375|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------------+--------------+-----+-----+-----+-----+---------+
        |                        |              |  Latency  |  Interval | Pipeline|
        |        Instance        |    Module    | min | max | min | max |   Type  |
        +------------------------+--------------+-----+-----+-----+-----+---------+
        |grp_Stream2Mem_fu_56    |Stream2Mem    |  264|  264|  264|  264|   none  |
        |grp_Stream2Mem_1_fu_66  |Stream2Mem_1  |   24|   24|   24|   24|   none  |
        +------------------------+--------------+-----+-----+-----+-----+---------+

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |    ?|    ?| 26 ~ 266 |          -|          -|     ?|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    148|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|     296|    466|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    363|
|Register         |        -|      -|     160|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|     456|    977|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +------------------------+--------------+---------+-------+-----+-----+
    |        Instance        |    Module    | BRAM_18K| DSP48E|  FF | LUT |
    +------------------------+--------------+---------+-------+-----+-----+
    |grp_Stream2Mem_fu_56    |Stream2Mem    |        0|      0|  150|  234|
    |grp_Stream2Mem_1_fu_66  |Stream2Mem_1  |        0|      0|  146|  232|
    +------------------------+--------------+---------+-------+-----+-----+
    |Total                   |              |        0|      0|  296|  466|
    +------------------------+--------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+-------+---+----+------------+------------+
    |          Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+-------+---+----+------------+------------+
    |rep_1_fu_123_p2                  |     +    |      0|  0|  39|          32|           5|
    |rep_2_fu_112_p2                  |     +    |      0|  0|  39|          32|           1|
    |repsLeft_fu_89_p2                |     -    |      0|  0|  39|          32|          32|
    |tmp_11_i_i_i_fu_98_p2            |   icmp   |      0|  0|   9|           4|           1|
    |tmp_i_i_i_fu_84_p2               |   icmp   |      0|  0|  18|          32|          32|
    |ap_block_state1                  |    or    |      0|  0|   2|           1|           1|
    |ap_block_state3_on_subcall_done  |    or    |      0|  0|   2|           1|           1|
    +---------------------------------+----------+-------+---+----+------------+------------+
    |Total                            |          |      0|  0| 148|         134|          73|
    +---------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------+----+-----------+-----+-----------+
    |         Name        | LUT| Input Size| Bits| Total Bits|
    +---------------------+----+-----------+-----+-----------+
    |ap_NS_fsm            |  21|          4|    1|          4|
    |ap_done              |   9|          2|    1|          2|
    |m_axi_in_V_AWADDR    |  15|          3|   64|        192|
    |m_axi_in_V_AWBURST   |  15|          3|    2|          6|
    |m_axi_in_V_AWCACHE   |  15|          3|    4|         12|
    |m_axi_in_V_AWID      |  15|          3|    1|          3|
    |m_axi_in_V_AWLEN     |  15|          3|   32|         96|
    |m_axi_in_V_AWLOCK    |  15|          3|    2|          6|
    |m_axi_in_V_AWPROT    |  15|          3|    3|          9|
    |m_axi_in_V_AWQOS     |  15|          3|    4|         12|
    |m_axi_in_V_AWREGION  |  15|          3|    4|         12|
    |m_axi_in_V_AWSIZE    |  15|          3|    3|          9|
    |m_axi_in_V_AWUSER    |  15|          3|    1|          3|
    |m_axi_in_V_AWVALID   |  15|          3|    1|          3|
    |m_axi_in_V_BREADY    |  15|          3|    1|          3|
    |m_axi_in_V_WDATA     |  15|          3|   64|        192|
    |m_axi_in_V_WID       |  15|          3|    1|          3|
    |m_axi_in_V_WLAST     |  15|          3|    1|          3|
    |m_axi_in_V_WSTRB     |  15|          3|    8|         24|
    |m_axi_in_V_WUSER     |  15|          3|    1|          3|
    |m_axi_in_V_WVALID    |  15|          3|    1|          3|
    |memOutStrm_V_V_read  |  15|          3|    1|          3|
    |numReps_c129_blk_n   |   9|          2|    1|          2|
    |out_V_offset_blk_n   |   9|          2|    1|          2|
    |rep_fu_40            |  15|          3|   32|         96|
    +---------------------+----+-----------+-----+-----------+
    |Total                | 363|         73|  235|        703|
    +---------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------+----+----+-----+-----------+
    |                 Name                | FF | LUT| Bits| Const Bits|
    +-------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                            |   3|   0|    3|          0|
    |ap_done_reg                          |   1|   0|    1|          0|
    |grp_Stream2Mem_1_fu_66_ap_start_reg  |   1|   0|    1|          0|
    |grp_Stream2Mem_fu_56_ap_start_reg    |   1|   0|    1|          0|
    |numReps_c129_read_reg_148            |  32|   0|   32|          0|
    |out_V_offset_read_reg_142            |  61|   0|   61|          0|
    |rep_fu_40                            |  32|   0|   32|          0|
    |tmp_11_i_i_i_reg_157                 |   1|   0|    1|          0|
    |tmp_14_reg_161                       |  28|   0|   32|          4|
    +-------------------------------------+----+----+-----+-----------+
    |Total                                | 160|   0|  164|          4|
    +-------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+------------------------+-----+-----+------------+------------------+--------------+
|ap_clk                  |  in |    1| ap_ctrl_hs | Stream2Mem_Batch | return value |
|ap_rst                  |  in |    1| ap_ctrl_hs | Stream2Mem_Batch | return value |
|ap_start                |  in |    1| ap_ctrl_hs | Stream2Mem_Batch | return value |
|ap_done                 | out |    1| ap_ctrl_hs | Stream2Mem_Batch | return value |
|ap_continue             |  in |    1| ap_ctrl_hs | Stream2Mem_Batch | return value |
|ap_idle                 | out |    1| ap_ctrl_hs | Stream2Mem_Batch | return value |
|ap_ready                | out |    1| ap_ctrl_hs | Stream2Mem_Batch | return value |
|memOutStrm_V_V_dout     |  in |   64|   ap_fifo  |  memOutStrm_V_V  |    pointer   |
|memOutStrm_V_V_empty_n  |  in |    1|   ap_fifo  |  memOutStrm_V_V  |    pointer   |
|memOutStrm_V_V_read     | out |    1|   ap_fifo  |  memOutStrm_V_V  |    pointer   |
|m_axi_in_V_AWVALID      | out |    1|    m_axi   |       in_V       |    pointer   |
|m_axi_in_V_AWREADY      |  in |    1|    m_axi   |       in_V       |    pointer   |
|m_axi_in_V_AWADDR       | out |   64|    m_axi   |       in_V       |    pointer   |
|m_axi_in_V_AWID         | out |    1|    m_axi   |       in_V       |    pointer   |
|m_axi_in_V_AWLEN        | out |   32|    m_axi   |       in_V       |    pointer   |
|m_axi_in_V_AWSIZE       | out |    3|    m_axi   |       in_V       |    pointer   |
|m_axi_in_V_AWBURST      | out |    2|    m_axi   |       in_V       |    pointer   |
|m_axi_in_V_AWLOCK       | out |    2|    m_axi   |       in_V       |    pointer   |
|m_axi_in_V_AWCACHE      | out |    4|    m_axi   |       in_V       |    pointer   |
|m_axi_in_V_AWPROT       | out |    3|    m_axi   |       in_V       |    pointer   |
|m_axi_in_V_AWQOS        | out |    4|    m_axi   |       in_V       |    pointer   |
|m_axi_in_V_AWREGION     | out |    4|    m_axi   |       in_V       |    pointer   |
|m_axi_in_V_AWUSER       | out |    1|    m_axi   |       in_V       |    pointer   |
|m_axi_in_V_WVALID       | out |    1|    m_axi   |       in_V       |    pointer   |
|m_axi_in_V_WREADY       |  in |    1|    m_axi   |       in_V       |    pointer   |
|m_axi_in_V_WDATA        | out |   64|    m_axi   |       in_V       |    pointer   |
|m_axi_in_V_WSTRB        | out |    8|    m_axi   |       in_V       |    pointer   |
|m_axi_in_V_WLAST        | out |    1|    m_axi   |       in_V       |    pointer   |
|m_axi_in_V_WID          | out |    1|    m_axi   |       in_V       |    pointer   |
|m_axi_in_V_WUSER        | out |    1|    m_axi   |       in_V       |    pointer   |
|m_axi_in_V_ARVALID      | out |    1|    m_axi   |       in_V       |    pointer   |
|m_axi_in_V_ARREADY      |  in |    1|    m_axi   |       in_V       |    pointer   |
|m_axi_in_V_ARADDR       | out |   64|    m_axi   |       in_V       |    pointer   |
|m_axi_in_V_ARID         | out |    1|    m_axi   |       in_V       |    pointer   |
|m_axi_in_V_ARLEN        | out |   32|    m_axi   |       in_V       |    pointer   |
|m_axi_in_V_ARSIZE       | out |    3|    m_axi   |       in_V       |    pointer   |
|m_axi_in_V_ARBURST      | out |    2|    m_axi   |       in_V       |    pointer   |
|m_axi_in_V_ARLOCK       | out |    2|    m_axi   |       in_V       |    pointer   |
|m_axi_in_V_ARCACHE      | out |    4|    m_axi   |       in_V       |    pointer   |
|m_axi_in_V_ARPROT       | out |    3|    m_axi   |       in_V       |    pointer   |
|m_axi_in_V_ARQOS        | out |    4|    m_axi   |       in_V       |    pointer   |
|m_axi_in_V_ARREGION     | out |    4|    m_axi   |       in_V       |    pointer   |
|m_axi_in_V_ARUSER       | out |    1|    m_axi   |       in_V       |    pointer   |
|m_axi_in_V_RVALID       |  in |    1|    m_axi   |       in_V       |    pointer   |
|m_axi_in_V_RREADY       | out |    1|    m_axi   |       in_V       |    pointer   |
|m_axi_in_V_RDATA        |  in |   64|    m_axi   |       in_V       |    pointer   |
|m_axi_in_V_RLAST        |  in |    1|    m_axi   |       in_V       |    pointer   |
|m_axi_in_V_RID          |  in |    1|    m_axi   |       in_V       |    pointer   |
|m_axi_in_V_RUSER        |  in |    1|    m_axi   |       in_V       |    pointer   |
|m_axi_in_V_RRESP        |  in |    2|    m_axi   |       in_V       |    pointer   |
|m_axi_in_V_BVALID       |  in |    1|    m_axi   |       in_V       |    pointer   |
|m_axi_in_V_BREADY       | out |    1|    m_axi   |       in_V       |    pointer   |
|m_axi_in_V_BRESP        |  in |    2|    m_axi   |       in_V       |    pointer   |
|m_axi_in_V_BID          |  in |    1|    m_axi   |       in_V       |    pointer   |
|m_axi_in_V_BUSER        |  in |    1|    m_axi   |       in_V       |    pointer   |
|out_V_offset_dout       |  in |   61|   ap_fifo  |   out_V_offset   |    pointer   |
|out_V_offset_empty_n    |  in |    1|   ap_fifo  |   out_V_offset   |    pointer   |
|out_V_offset_read       | out |    1|   ap_fifo  |   out_V_offset   |    pointer   |
|numReps_c129_dout       |  in |   32|   ap_fifo  |   numReps_c129   |    pointer   |
|numReps_c129_empty_n    |  in |    1|   ap_fifo  |   numReps_c129   |    pointer   |
|numReps_c129_read       | out |    1|   ap_fifo  |   numReps_c129   |    pointer   |
+------------------------+-----+-----+------------+------------------+--------------+

