Rectnet: instantiated net with 10 neurons and 25 edges
,,,,,,,,,,,,,,,,,,,,,,,,,Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition
    Info: Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, the Altera Quartus Prime License Agreement,
    Info: the Altera MegaCore Function License Agreement, or other 
    Info: applicable license agreement, including, without limitation, 
    Info: that your use is for the sole purpose of programming logic 
    Info: devices manufactured by Altera and sold by Altera or its 
    Info: authorized distributors.  Please refer to the applicable 
    Info: agreement for further details.
    Info: Processing started: Tue Apr 25 21:43:18 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top
Warning (20028): Parallel compilation is not licensed and has been disabled
Warning (10229): Verilog HDL Expression warning at top.v(36): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 36
Warning (10229): Verilog HDL Expression warning at top.v(37): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 37
Warning (10229): Verilog HDL Expression warning at top.v(38): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 38
Warning (10229): Verilog HDL Expression warning at top.v(39): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 39
Warning (10229): Verilog HDL Expression warning at top.v(40): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 40
Warning (10229): Verilog HDL Expression warning at top.v(41): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 41
Warning (10229): Verilog HDL Expression warning at top.v(42): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 42
Warning (10229): Verilog HDL Expression warning at top.v(43): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 43
Warning (10229): Verilog HDL Expression warning at top.v(44): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 44
Warning (10229): Verilog HDL Expression warning at top.v(45): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 45
Warning (10229): Verilog HDL Expression warning at top.v(56): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 56
Warning (10229): Verilog HDL Expression warning at top.v(93): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 93
Warning (10229): Verilog HDL Expression warning at top.v(116): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 116
Warning (10229): Verilog HDL Expression warning at top.v(146): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 146
Warning (10229): Verilog HDL Expression warning at top.v(169): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 169
Warning (10229): Verilog HDL Expression warning at top.v(199): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 199
Warning (10229): Verilog HDL Expression warning at top.v(236): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 236
Warning (10229): Verilog HDL Expression warning at top.v(259): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 259
Warning (10229): Verilog HDL Expression warning at top.v(275): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 275
Warning (10229): Verilog HDL Expression warning at top.v(305): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 305
Warning (10229): Verilog HDL Expression warning at top.v(411): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 411
Warning (10259): Verilog HDL error at top.v(415): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 415
Warning (10259): Verilog HDL error at top.v(416): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 416
Warning (10259): Verilog HDL error at top.v(428): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 428
Warning (10229): Verilog HDL Expression warning at top.v(462): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 462
Warning (10259): Verilog HDL error at top.v(466): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 466
Warning (10259): Verilog HDL error at top.v(467): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 467
Warning (10259): Verilog HDL error at top.v(478): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 478
Warning (10259): Verilog HDL error at top.v(479): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 479
Warning (10229): Verilog HDL Expression warning at top.v(501): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 501
Warning (10259): Verilog HDL error at top.v(505): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 505
Warning (10259): Verilog HDL error at top.v(506): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 506
Warning (10259): Verilog HDL error at top.v(518): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 518
Warning (10259): Verilog HDL error at top.v(520): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 520
Warning (10229): Verilog HDL Expression warning at top.v(546): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 546
Warning (10259): Verilog HDL error at top.v(550): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 550
Warning (10259): Verilog HDL error at top.v(551): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 551
Warning (10259): Verilog HDL error at top.v(564): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 564
Warning (10229): Verilog HDL Expression warning at top.v(585): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 585
Warning (10259): Verilog HDL error at top.v(589): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 589
Warning (10259): Verilog HDL error at top.v(590): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 590
Warning (10259): Verilog HDL error at top.v(601): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 601
Warning (10259): Verilog HDL error at top.v(602): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 602
Warning (10229): Verilog HDL Expression warning at top.v(630): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 630
Warning (10259): Verilog HDL error at top.v(634): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 634
Warning (10259): Verilog HDL error at top.v(635): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 635
Warning (10259): Verilog HDL error at top.v(646): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 646
Warning (10259): Verilog HDL error at top.v(647): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 647
Warning (10229): Verilog HDL Expression warning at top.v(681): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 681
Warning (10259): Verilog HDL error at top.v(685): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 685
Warning (10259): Verilog HDL error at top.v(686): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 686
Warning (10229): Verilog HDL Expression warning at top.v(720): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 720
Warning (10259): Verilog HDL error at top.v(724): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 724
Warning (10259): Verilog HDL error at top.v(725): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 725
Warning (10259): Verilog HDL error at top.v(737): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 737
Warning (10229): Verilog HDL Expression warning at top.v(753): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 753
Warning (10259): Verilog HDL error at top.v(757): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 757
Warning (10259): Verilog HDL error at top.v(758): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 758
Warning (10229): Verilog HDL Expression warning at top.v(798): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 798
Warning (10259): Verilog HDL error at top.v(802): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 802
Warning (10259): Verilog HDL error at top.v(803): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 803
Warning (10229): Verilog HDL Expression warning at top.v(855): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 855
Warning (10229): Verilog HDL Expression warning at top.v(856): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 856
Warning (10229): Verilog HDL Expression warning at top.v(857): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 857
Warning (10229): Verilog HDL Expression warning at top.v(858): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 858
Warning (10229): Verilog HDL Expression warning at top.v(859): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 859
Warning (10229): Verilog HDL Expression warning at top.v(860): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 860
Warning (10229): Verilog HDL Expression warning at top.v(861): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 861
Warning (10229): Verilog HDL Expression warning at top.v(862): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 862
Warning (10229): Verilog HDL Expression warning at top.v(863): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 863
Warning (10229): Verilog HDL Expression warning at top.v(864): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 864
Info (12021): Found 1 design units, including 1 entities, in source file top.v
    Info (12023): Found entity 1: top File: /home/cactus/proj/migen-playground/build/top.v Line: 2
Info (12127): Elaborating entity "top" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at top.v(358): truncated value with size 16 to match size of target (10) File: /home/cactus/proj/migen-playground/build/top.v Line: 358
Warning (10230): Verilog HDL assignment warning at top.v(396): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 396
Warning (10230): Verilog HDL assignment warning at top.v(405): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 405
Warning (10230): Verilog HDL assignment warning at top.v(432): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 432
Warning (10230): Verilog HDL assignment warning at top.v(456): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 456
Warning (10230): Verilog HDL assignment warning at top.v(481): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 481
Warning (10230): Verilog HDL assignment warning at top.v(495): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 495
Warning (10230): Verilog HDL assignment warning at top.v(521): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 521
Warning (10230): Verilog HDL assignment warning at top.v(540): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 540
Warning (10230): Verilog HDL assignment warning at top.v(565): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 565
Warning (10230): Verilog HDL assignment warning at top.v(579): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 579
Warning (10230): Verilog HDL assignment warning at top.v(605): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 605
Warning (10230): Verilog HDL assignment warning at top.v(624): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 624
Warning (10230): Verilog HDL assignment warning at top.v(647): truncated value with size 17 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 647
Warning (10230): Verilog HDL assignment warning at top.v(651): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 651
Warning (10230): Verilog HDL assignment warning at top.v(675): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 675
Warning (10230): Verilog HDL assignment warning at top.v(700): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 700
Warning (10230): Verilog HDL assignment warning at top.v(714): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 714
Warning (10230): Verilog HDL assignment warning at top.v(738): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 738
Warning (10230): Verilog HDL assignment warning at top.v(747): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 747
Warning (10230): Verilog HDL assignment warning at top.v(773): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 773
Warning (10230): Verilog HDL assignment warning at top.v(792): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 792
Warning (10230): Verilog HDL assignment warning at top.v(883): truncated value with size 5 to match size of target (4) File: /home/cactus/proj/migen-playground/build/top.v Line: 883
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 56 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "seven_seg[0]" File: /home/cactus/proj/migen-playground/build/top.v Line: 3
    Warning (15610): No output dependent on input pin "seven_seg[1]" File: /home/cactus/proj/migen-playground/build/top.v Line: 3
    Warning (15610): No output dependent on input pin "seven_seg[2]" File: /home/cactus/proj/migen-playground/build/top.v Line: 3
    Warning (15610): No output dependent on input pin "seven_seg[3]" File: /home/cactus/proj/migen-playground/build/top.v Line: 3
    Warning (15610): No output dependent on input pin "seven_seg[4]" File: /home/cactus/proj/migen-playground/build/top.v Line: 3
    Warning (15610): No output dependent on input pin "seven_seg[5]" File: /home/cactus/proj/migen-playground/build/top.v Line: 3
    Warning (15610): No output dependent on input pin "seven_seg[6]" File: /home/cactus/proj/migen-playground/build/top.v Line: 3
    Warning (15610): No output dependent on input pin "seven_seg_1[0]" File: /home/cactus/proj/migen-playground/build/top.v Line: 4
    Warning (15610): No output dependent on input pin "seven_seg_1[1]" File: /home/cactus/proj/migen-playground/build/top.v Line: 4
    Warning (15610): No output dependent on input pin "seven_seg_1[2]" File: /home/cactus/proj/migen-playground/build/top.v Line: 4
    Warning (15610): No output dependent on input pin "seven_seg_1[3]" File: /home/cactus/proj/migen-playground/build/top.v Line: 4
    Warning (15610): No output dependent on input pin "seven_seg_1[4]" File: /home/cactus/proj/migen-playground/build/top.v Line: 4
    Warning (15610): No output dependent on input pin "seven_seg_1[5]" File: /home/cactus/proj/migen-playground/build/top.v Line: 4
    Warning (15610): No output dependent on input pin "seven_seg_1[6]" File: /home/cactus/proj/migen-playground/build/top.v Line: 4
    Warning (15610): No output dependent on input pin "seven_seg_2[0]" File: /home/cactus/proj/migen-playground/build/top.v Line: 5
    Warning (15610): No output dependent on input pin "seven_seg_2[1]" File: /home/cactus/proj/migen-playground/build/top.v Line: 5
    Warning (15610): No output dependent on input pin "seven_seg_2[2]" File: /home/cactus/proj/migen-playground/build/top.v Line: 5
    Warning (15610): No output dependent on input pin "seven_seg_2[3]" File: /home/cactus/proj/migen-playground/build/top.v Line: 5
    Warning (15610): No output dependent on input pin "seven_seg_2[4]" File: /home/cactus/proj/migen-playground/build/top.v Line: 5
    Warning (15610): No output dependent on input pin "seven_seg_2[5]" File: /home/cactus/proj/migen-playground/build/top.v Line: 5
    Warning (15610): No output dependent on input pin "seven_seg_2[6]" File: /home/cactus/proj/migen-playground/build/top.v Line: 5
    Warning (15610): No output dependent on input pin "seven_seg_3[0]" File: /home/cactus/proj/migen-playground/build/top.v Line: 6
    Warning (15610): No output dependent on input pin "seven_seg_3[1]" File: /home/cactus/proj/migen-playground/build/top.v Line: 6
    Warning (15610): No output dependent on input pin "seven_seg_3[2]" File: /home/cactus/proj/migen-playground/build/top.v Line: 6
    Warning (15610): No output dependent on input pin "seven_seg_3[3]" File: /home/cactus/proj/migen-playground/build/top.v Line: 6
    Warning (15610): No output dependent on input pin "seven_seg_3[4]" File: /home/cactus/proj/migen-playground/build/top.v Line: 6
    Warning (15610): No output dependent on input pin "seven_seg_3[5]" File: /home/cactus/proj/migen-playground/build/top.v Line: 6
    Warning (15610): No output dependent on input pin "seven_seg_3[6]" File: /home/cactus/proj/migen-playground/build/top.v Line: 6
    Warning (15610): No output dependent on input pin "seven_seg_4[0]" File: /home/cactus/proj/migen-playground/build/top.v Line: 7
    Warning (15610): No output dependent on input pin "seven_seg_4[1]" File: /home/cactus/proj/migen-playground/build/top.v Line: 7
    Warning (15610): No output dependent on input pin "seven_seg_4[2]" File: /home/cactus/proj/migen-playground/build/top.v Line: 7
    Warning (15610): No output dependent on input pin "seven_seg_4[3]" File: /home/cactus/proj/migen-playground/build/top.v Line: 7
    Warning (15610): No output dependent on input pin "seven_seg_4[4]" File: /home/cactus/proj/migen-playground/build/top.v Line: 7
    Warning (15610): No output dependent on input pin "seven_seg_4[5]" File: /home/cactus/proj/migen-playground/build/top.v Line: 7
    Warning (15610): No output dependent on input pin "seven_seg_4[6]" File: /home/cactus/proj/migen-playground/build/top.v Line: 7
    Warning (15610): No output dependent on input pin "seven_seg_5[0]" File: /home/cactus/proj/migen-playground/build/top.v Line: 8
    Warning (15610): No output dependent on input pin "seven_seg_5[1]" File: /home/cactus/proj/migen-playground/build/top.v Line: 8
    Warning (15610): No output dependent on input pin "seven_seg_5[2]" File: /home/cactus/proj/migen-playground/build/top.v Line: 8
    Warning (15610): No output dependent on input pin "seven_seg_5[3]" File: /home/cactus/proj/migen-playground/build/top.v Line: 8
    Warning (15610): No output dependent on input pin "seven_seg_5[4]" File: /home/cactus/proj/migen-playground/build/top.v Line: 8
    Warning (15610): No output dependent on input pin "seven_seg_5[5]" File: /home/cactus/proj/migen-playground/build/top.v Line: 8
    Warning (15610): No output dependent on input pin "seven_seg_5[6]" File: /home/cactus/proj/migen-playground/build/top.v Line: 8
    Warning (15610): No output dependent on input pin "key" File: /home/cactus/proj/migen-playground/build/top.v Line: 19
    Warning (15610): No output dependent on input pin "key_1" File: /home/cactus/proj/migen-playground/build/top.v Line: 20
    Warning (15610): No output dependent on input pin "key_2" File: /home/cactus/proj/migen-playground/build/top.v Line: 21
    Warning (15610): No output dependent on input pin "key_3" File: /home/cactus/proj/migen-playground/build/top.v Line: 22
    Warning (15610): No output dependent on input pin "sw" File: /home/cactus/proj/migen-playground/build/top.v Line: 23
    Warning (15610): No output dependent on input pin "sw_1" File: /home/cactus/proj/migen-playground/build/top.v Line: 24
    Warning (15610): No output dependent on input pin "sw_2" File: /home/cactus/proj/migen-playground/build/top.v Line: 25
    Warning (15610): No output dependent on input pin "sw_3" File: /home/cactus/proj/migen-playground/build/top.v Line: 26
    Warning (15610): No output dependent on input pin "sw_4" File: /home/cactus/proj/migen-playground/build/top.v Line: 27
    Warning (15610): No output dependent on input pin "sw_5" File: /home/cactus/proj/migen-playground/build/top.v Line: 28
    Warning (15610): No output dependent on input pin "sw_6" File: /home/cactus/proj/migen-playground/build/top.v Line: 29
    Warning (15610): No output dependent on input pin "sw_7" File: /home/cactus/proj/migen-playground/build/top.v Line: 30
    Warning (15610): No output dependent on input pin "sw_8" File: /home/cactus/proj/migen-playground/build/top.v Line: 31
    Warning (15610): No output dependent on input pin "sw_9" File: /home/cactus/proj/migen-playground/build/top.v Line: 32
Info (21057): Implemented 708 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 57 input pins
    Info (21059): Implemented 10 output pins
    Info (21061): Implemented 606 logic cells
    Info (21062): Implemented 35 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 152 warnings
    Info: Peak virtual memory: 1240 megabytes
    Info: Processing ended: Tue Apr 25 21:44:12 2017
    Info: Elapsed time: 00:00:54
    Info: Total CPU time (on all processors): 00:02:05
Info: *******************************************************************
Info: Running Quartus Prime Fitter
    Info: Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition
    Info: Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, the Altera Quartus Prime License Agreement,
    Info: the Altera MegaCore Function License Agreement, or other 
    Info: applicable license agreement, including, without limitation, 
    Info: that your use is for the sole purpose of programming logic 
    Info: devices manufactured by Altera and sold by Altera or its 
    Info: authorized distributors.  Please refer to the applicable 
    Info: agreement for further details.
    Info: Processing started: Tue Apr 25 21:44:29 2017
Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off top -c top
Info: qfit2_default_script.tcl version: #1
Info: Project  = top
Info: Revision = top
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (119006): Selected device 5CEBA4F23C7 for design "top"
Info (21076): High junction temperature operating condition is not set. Assuming a default value of '85'.
Info (21076): Low junction temperature operating condition is not set. Assuming a default value of '0'.
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (184020): Starting Fitter periphery placement operations
Info (11191): Automatically promoted 1 clock (1 global)
    Info (11162): clk50~inputCLKENA0 with 344 fanout uses global clock CLKCTRL_G6
Info (184021): Fitter periphery placement operations ending: elapsed time is 00:00:00
Info (176233): Starting register packing
Critical Warning (332012): Synopsys Design Constraints File file not found: 'top.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332144): No user constrained base clocks found in the design
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332130): Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time.
Info (176235): Finished register packing
    Extra Info (176218): Packed 400 registers into blocks of type DSP block
    Extra Info (176220): Created 240 register duplicates
Info (11798): Fitter preparation operations ending: elapsed time is 00:00:23
Info (170189): Fitter placement preparation operations beginning
Info (14951): The Fitter is using Advanced Physical Optimization.
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:09
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:18
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 1% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 9% of the available device resources in the region that extends from location X11_Y11 to location X21_Y22
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
Info (170194): Fitter routing operations ending: elapsed time is 00:00:18
Info (11888): Total time spent on timing analysis during the Fitter is 2.64 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11801): Fitter post-fit operations ending: elapsed time is 00:00:41
Info: Quartus Prime Fitter was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 1943 megabytes
    Info: Processing ended: Tue Apr 25 21:47:09 2017
    Info: Elapsed time: 00:02:40
    Info: Total CPU time (on all processors): 00:03:26
Info: *******************************************************************
Info: Running Quartus Prime Assembler
    Info: Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition
    Info: Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, the Altera Quartus Prime License Agreement,
    Info: the Altera MegaCore Function License Agreement, or other 
    Info: applicable license agreement, including, without limitation, 
    Info: that your use is for the sole purpose of programming logic 
    Info: devices manufactured by Altera and sold by Altera or its 
    Info: authorized distributors.  Please refer to the applicable 
    Info: agreement for further details.
    Info: Processing started: Tue Apr 25 21:47:27 2017
Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off top -c top
Info (115030): Assembler is generating device programming files
Info: Quartus Prime Assembler was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 1135 megabytes
    Info: Processing ended: Tue Apr 25 21:47:47 2017
    Info: Elapsed time: 00:00:20
    Info: Total CPU time (on all processors): 00:00:21
Info: *******************************************************************
Info: Running Quartus Prime TimeQuest Timing Analyzer
    Info: Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition
    Info: Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, the Altera Quartus Prime License Agreement,
    Info: the Altera MegaCore Function License Agreement, or other 
    Info: applicable license agreement, including, without limitation, 
    Info: that your use is for the sole purpose of programming logic 
    Info: devices manufactured by Altera and sold by Altera or its 
    Info: authorized distributors.  Please refer to the applicable 
    Info: agreement for further details.
    Info: Processing started: Tue Apr 25 21:48:05 2017
Info: Command: quartus_sta top -c top
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21076): High junction temperature operating condition is not set. Assuming a default value of '85'.
Info (21076): Low junction temperature operating condition is not set. Assuming a default value of '0'.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'top.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clk50 clk50
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1100mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -2.356
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.356           -1197.766 clk50 
Info (332146): Worst-case hold slack is 0.340
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.340               0.000 clk50 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -2.225
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.225           -1245.923 clk50 
Info: Analyzing Slow 1100mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -2.148
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.148           -1080.477 clk50 
Info (332146): Worst-case hold slack is 0.315
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.315               0.000 clk50 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -2.225
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.225           -1225.991 clk50 
Info: Analyzing Fast 1100mV 85C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -1.185
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.185            -352.800 clk50 
Info (332146): Worst-case hold slack is 0.181
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.181               0.000 clk50 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.702
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.702            -935.755 clk50 
Info: Analyzing Fast 1100mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -0.909
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.909            -226.486 clk50 
Info (332146): Worst-case hold slack is 0.167
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.167               0.000 clk50 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.702
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.702            -979.486 clk50 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings
    Info: Peak virtual memory: 1331 megabytes
    Info: Processing ended: Tue Apr 25 21:48:52 2017
    Info: Elapsed time: 00:00:47
    Info: Total CPU time (on all processors): 00:00:48
Info: *******************************************************************
Info: Running Quartus Prime Convert_programming_file
    Info: Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition
    Info: Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, the Altera Quartus Prime License Agreement,
    Info: the Altera MegaCore Function License Agreement, or other 
    Info: applicable license agreement, including, without limitation, 
    Info: that your use is for the sole purpose of programming logic 
    Info: devices manufactured by Altera and sold by Altera or its 
    Info: authorized distributors.  Please refer to the applicable 
    Info: agreement for further details.
    Info: Processing started: Tue Apr 25 21:49:08 2017
Info: Command: quartus_cpf -c top.sof top.rbf
Info: Quartus Prime Convert_programming_file was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 397 megabytes
    Info: Processing ended: Tue Apr 25 21:49:11 2017
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:03
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
!!OK!!
