Timing Analyzer report for de0_nano
Fri Oct 25 18:15:05 2024
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'CLOCK_50'
 13. Slow 1200mV 85C Model Setup: 'adc_process:adc|virtual_clock:vclock|virt_clk'
 14. Slow 1200mV 85C Model Hold: 'CLOCK_50'
 15. Slow 1200mV 85C Model Hold: 'adc_process:adc|virtual_clock:vclock|virt_clk'
 16. Slow 1200mV 85C Model Recovery: 'CLOCK_50'
 17. Slow 1200mV 85C Model Removal: 'CLOCK_50'
 18. Slow 1200mV 85C Model Metastability Summary
 19. Slow 1200mV 0C Model Fmax Summary
 20. Slow 1200mV 0C Model Setup Summary
 21. Slow 1200mV 0C Model Hold Summary
 22. Slow 1200mV 0C Model Recovery Summary
 23. Slow 1200mV 0C Model Removal Summary
 24. Slow 1200mV 0C Model Minimum Pulse Width Summary
 25. Slow 1200mV 0C Model Setup: 'CLOCK_50'
 26. Slow 1200mV 0C Model Setup: 'adc_process:adc|virtual_clock:vclock|virt_clk'
 27. Slow 1200mV 0C Model Hold: 'CLOCK_50'
 28. Slow 1200mV 0C Model Hold: 'adc_process:adc|virtual_clock:vclock|virt_clk'
 29. Slow 1200mV 0C Model Recovery: 'CLOCK_50'
 30. Slow 1200mV 0C Model Removal: 'CLOCK_50'
 31. Slow 1200mV 0C Model Metastability Summary
 32. Fast 1200mV 0C Model Setup Summary
 33. Fast 1200mV 0C Model Hold Summary
 34. Fast 1200mV 0C Model Recovery Summary
 35. Fast 1200mV 0C Model Removal Summary
 36. Fast 1200mV 0C Model Minimum Pulse Width Summary
 37. Fast 1200mV 0C Model Setup: 'CLOCK_50'
 38. Fast 1200mV 0C Model Setup: 'adc_process:adc|virtual_clock:vclock|virt_clk'
 39. Fast 1200mV 0C Model Hold: 'adc_process:adc|virtual_clock:vclock|virt_clk'
 40. Fast 1200mV 0C Model Hold: 'CLOCK_50'
 41. Fast 1200mV 0C Model Recovery: 'CLOCK_50'
 42. Fast 1200mV 0C Model Removal: 'CLOCK_50'
 43. Fast 1200mV 0C Model Metastability Summary
 44. Multicorner Timing Analysis Summary
 45. Board Trace Model Assignments
 46. Input Transition Times
 47. Signal Integrity Metrics (Slow 1200mv 0c Model)
 48. Signal Integrity Metrics (Slow 1200mv 85c Model)
 49. Signal Integrity Metrics (Fast 1200mv 0c Model)
 50. Setup Transfers
 51. Hold Transfers
 52. Recovery Transfers
 53. Removal Transfers
 54. Report TCCS
 55. Report RSKM
 56. Unconstrained Paths Summary
 57. Clock Status Summary
 58. Unconstrained Input Ports
 59. Unconstrained Output Ports
 60. Unconstrained Input Ports
 61. Unconstrained Output Ports
 62. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; de0_nano                                            ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE22F17C6                                        ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 2.02        ;
; Maximum used               ; 16          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  19.4%      ;
;     Processor 3            ;  16.0%      ;
;     Processor 4            ;   8.1%      ;
;     Processors 5-16        ;   4.8%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                       ;
+-----------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------------------------------------------+
; Clock Name                                    ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                           ;
+-----------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------------------------------------------+
; adc_process:adc|virtual_clock:vclock|virt_clk ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { adc_process:adc|virtual_clock:vclock|virt_clk } ;
; CLOCK_50                                      ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLOCK_50 }                                      ;
+-----------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------------------------------------------+


+-------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                  ;
+------------+-----------------+-----------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                    ; Note ;
+------------+-----------------+-----------------------------------------------+------+
; 137.16 MHz ; 137.16 MHz      ; CLOCK_50                                      ;      ;
; 398.09 MHz ; 398.09 MHz      ; adc_process:adc|virtual_clock:vclock|virt_clk ;      ;
+------------+-----------------+-----------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                    ;
+-----------------------------------------------+--------+---------------+
; Clock                                         ; Slack  ; End Point TNS ;
+-----------------------------------------------+--------+---------------+
; CLOCK_50                                      ; -6.291 ; -13366.858    ;
; adc_process:adc|virtual_clock:vclock|virt_clk ; -1.512 ; -24.738       ;
+-----------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                    ;
+-----------------------------------------------+-------+---------------+
; Clock                                         ; Slack ; End Point TNS ;
+-----------------------------------------------+-------+---------------+
; CLOCK_50                                      ; 0.328 ; 0.000         ;
; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.358 ; 0.000         ;
+-----------------------------------------------+-------+---------------+


+----------------------------------------+
; Slow 1200mV 85C Model Recovery Summary ;
+----------+--------+--------------------+
; Clock    ; Slack  ; End Point TNS      ;
+----------+--------+--------------------+
; CLOCK_50 ; -1.274 ; -12.057            ;
+----------+--------+--------------------+


+---------------------------------------+
; Slow 1200mV 85C Model Removal Summary ;
+----------+-------+--------------------+
; Clock    ; Slack ; End Point TNS      ;
+----------+-------+--------------------+
; CLOCK_50 ; 0.911 ; 0.000              ;
+----------+-------+--------------------+


+------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                      ;
+-----------------------------------------------+--------+---------------+
; Clock                                         ; Slack  ; End Point TNS ;
+-----------------------------------------------+--------+---------------+
; CLOCK_50                                      ; -3.000 ; -3262.000     ;
; adc_process:adc|virtual_clock:vclock|virt_clk ; -1.000 ; -38.000       ;
+-----------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLOCK_50'                                                                                                          ;
+--------+---------------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+
; -6.291 ; sample_table[166][11]           ; mcp4725_dac:dac|data_buffer[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.115     ; 7.171      ;
; -6.254 ; mcp4725_dac:dac|sample_index[0] ; mcp4725_dac:dac|data_buffer[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.290      ; 7.539      ;
; -6.194 ; mcp4725_dac:dac|sample_index[1] ; mcp4725_dac:dac|data_buffer[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.092     ; 7.097      ;
; -6.125 ; mcp4725_dac:dac|sample_index[0] ; mcp4725_dac:dac|data_buffer[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.092     ; 7.028      ;
; -6.110 ; sample_table[89][9]             ; mcp4725_dac:dac|data_buffer[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.085     ; 7.020      ;
; -6.097 ; mcp4725_dac:dac|sample_index[1] ; mcp4725_dac:dac|data_buffer[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.290      ; 7.382      ;
; -6.080 ; sample_table[209][5]            ; mcp4725_dac:dac|data_buffer[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.458     ; 6.617      ;
; -6.061 ; sample_table[175][3]            ; mcp4725_dac:dac|data_buffer[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.044     ; 7.012      ;
; -6.049 ; sample_table[81][5]             ; mcp4725_dac:dac|data_buffer[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.462     ; 6.582      ;
; -6.047 ; sample_table[21][8]             ; mcp4725_dac:dac|data_buffer[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.280      ; 7.322      ;
; -6.044 ; mcp4725_dac:dac|sample_index[0] ; mcp4725_dac:dac|data_buffer[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.290      ; 7.329      ;
; -6.040 ; sample_table[54][8]             ; mcp4725_dac:dac|data_buffer[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.263      ; 7.298      ;
; -6.027 ; mcp4725_dac:dac|sample_index[7] ; mcp4725_dac:dac|data_buffer[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.326      ; 7.348      ;
; -5.994 ; sample_table[146][5]            ; mcp4725_dac:dac|data_buffer[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.455     ; 6.534      ;
; -5.990 ; mcp4725_dac:dac|sample_index[6] ; mcp4725_dac:dac|data_buffer[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.063     ; 6.922      ;
; -5.985 ; mcp4725_dac:dac|sample_index[2] ; mcp4725_dac:dac|data_buffer[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.063     ; 6.917      ;
; -5.979 ; sample_table[137][1]            ; mcp4725_dac:dac|data_buffer[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.099     ; 6.875      ;
; -5.960 ; sample_table[177][5]            ; mcp4725_dac:dac|data_buffer[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.446     ; 6.509      ;
; -5.958 ; sample_table[41][5]             ; mcp4725_dac:dac|data_buffer[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.478     ; 6.475      ;
; -5.958 ; sample_table[160][6]            ; mcp4725_dac:dac|data_buffer[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 6.883      ;
; -5.955 ; mcp4725_dac:dac|sample_index[7] ; mcp4725_dac:dac|data_buffer[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.063     ; 6.887      ;
; -5.951 ; mcp4725_dac:dac|sample_index[5] ; mcp4725_dac:dac|data_buffer[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.092     ; 6.854      ;
; -5.947 ; sample_table[116][3]            ; mcp4725_dac:dac|data_buffer[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 6.862      ;
; -5.944 ; sample_table[50][10]            ; mcp4725_dac:dac|data_buffer[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.087     ; 6.852      ;
; -5.944 ; mcp4725_dac:dac|sample_index[4] ; mcp4725_dac:dac|data_buffer[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.092     ; 6.847      ;
; -5.942 ; sample_table[22][8]             ; mcp4725_dac:dac|data_buffer[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.088     ; 6.849      ;
; -5.940 ; mcp4725_dac:dac|sample_index[1] ; mcp4725_dac:dac|data_buffer[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.290      ; 7.225      ;
; -5.937 ; sample_table[97][11]            ; mcp4725_dac:dac|data_buffer[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.101     ; 6.831      ;
; -5.930 ; mcp4725_dac:dac|sample_index[2] ; mcp4725_dac:dac|data_buffer[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.290      ; 7.215      ;
; -5.928 ; sample_table[148][2]            ; mcp4725_dac:dac|data_buffer[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.084     ; 6.839      ;
; -5.907 ; sample_table[153][10]           ; mcp4725_dac:dac|data_buffer[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.085     ; 6.817      ;
; -5.907 ; mcp4725_dac:dac|sample_index[2] ; mcp4725_dac:dac|data_buffer[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.290      ; 7.192      ;
; -5.877 ; sample_table[68][6]             ; mcp4725_dac:dac|data_buffer[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.454     ; 6.418      ;
; -5.865 ; sample_table[170][1]            ; mcp4725_dac:dac|data_buffer[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.107     ; 6.753      ;
; -5.864 ; mcp4725_dac:dac|sample_index[7] ; mcp4725_dac:dac|data_buffer[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.290      ; 7.149      ;
; -5.859 ; sample_table[77][6]             ; mcp4725_dac:dac|data_buffer[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.461     ; 6.393      ;
; -5.858 ; sample_table[112][3]            ; mcp4725_dac:dac|data_buffer[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 6.812      ;
; -5.854 ; sample_table[143][3]            ; mcp4725_dac:dac|data_buffer[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.053     ; 6.796      ;
; -5.853 ; mcp4725_dac:dac|sample_index[3] ; mcp4725_dac:dac|data_buffer[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.290      ; 7.138      ;
; -5.852 ; sample_table[68][3]             ; mcp4725_dac:dac|data_buffer[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.065     ; 6.782      ;
; -5.849 ; sample_table[33][4]             ; mcp4725_dac:dac|data_buffer[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.063     ; 6.781      ;
; -5.848 ; mcp4725_dac:dac|sample_index[1] ; mcp4725_dac:dac|data_buffer[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.290      ; 7.133      ;
; -5.840 ; mcp4725_dac:dac|sample_index[5] ; mcp4725_dac:dac|data_buffer[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.290      ; 7.125      ;
; -5.837 ; sample_table[128][3]            ; mcp4725_dac:dac|data_buffer[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.031     ; 6.801      ;
; -5.834 ; sample_table[188][5]            ; mcp4725_dac:dac|data_buffer[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.454     ; 6.375      ;
; -5.830 ; sample_table[91][6]             ; mcp4725_dac:dac|data_buffer[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.480     ; 6.345      ;
; -5.822 ; sample_table[171][11]           ; mcp4725_dac:dac|data_buffer[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 6.744      ;
; -5.817 ; mcp4725_dac:dac|sample_index[4] ; mcp4725_dac:dac|data_buffer[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.290      ; 7.102      ;
; -5.812 ; mcp4725_dac:dac|sample_index[3] ; mcp4725_dac:dac|data_buffer[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.290      ; 7.097      ;
; -5.808 ; sample_table[91][4]             ; mcp4725_dac:dac|data_buffer[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.091     ; 6.712      ;
; -5.808 ; mcp4725_dac:dac|sample_index[6] ; mcp4725_dac:dac|data_buffer[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.290      ; 7.093      ;
; -5.807 ; mcp4725_dac:dac|sample_index[6] ; mcp4725_dac:dac|data_buffer[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.326      ; 7.128      ;
; -5.802 ; mcp4725_dac:dac|sample_index[5] ; mcp4725_dac:dac|data_buffer[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.290      ; 7.087      ;
; -5.789 ; mcp4725_dac:dac|sample_index[0] ; mcp4725_dac:dac|data_buffer[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.290      ; 7.074      ;
; -5.784 ; sample_table[171][5]            ; mcp4725_dac:dac|data_buffer[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.453     ; 6.326      ;
; -5.779 ; sample_table[84][3]             ; mcp4725_dac:dac|data_buffer[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.327      ; 7.101      ;
; -5.771 ; mcp4725_dac:dac|sample_index[4] ; mcp4725_dac:dac|data_buffer[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.300      ; 7.066      ;
; -5.765 ; mcp4725_dac:dac|sample_index[3] ; mcp4725_dac:dac|data_buffer[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.063     ; 6.697      ;
; -5.756 ; sample_table[136][6]            ; mcp4725_dac:dac|data_buffer[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.434     ; 6.317      ;
; -5.754 ; sample_table[164][11]           ; mcp4725_dac:dac|data_buffer[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.098     ; 6.651      ;
; -5.752 ; sample_table[132][6]            ; mcp4725_dac:dac|data_buffer[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.459     ; 6.288      ;
; -5.750 ; mcp4725_dac:dac|sample_index[0] ; mcp4725_dac:dac|data_buffer[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.326      ; 7.071      ;
; -5.747 ; sample_table[129][8]            ; mcp4725_dac:dac|data_buffer[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.085     ; 6.657      ;
; -5.747 ; mcp4725_dac:dac|sample_index[4] ; mcp4725_dac:dac|data_buffer[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.290      ; 7.032      ;
; -5.745 ; mcp4725_dac:dac|sample_index[7] ; mcp4725_dac:dac|data_buffer[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.326      ; 7.066      ;
; -5.739 ; sample_table[197][8]            ; mcp4725_dac:dac|data_buffer[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.085     ; 6.649      ;
; -5.736 ; sample_table[139][2]            ; mcp4725_dac:dac|data_buffer[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.084     ; 6.647      ;
; -5.731 ; sample_table[88][3]             ; mcp4725_dac:dac|data_buffer[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 6.672      ;
; -5.730 ; sample_table[173][5]            ; mcp4725_dac:dac|data_buffer[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.458     ; 6.267      ;
; -5.727 ; mcp4725_dac:dac|sample_index[0] ; mcp4725_dac:dac|data_buffer[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.290      ; 7.012      ;
; -5.722 ; sample_table[233][3]            ; mcp4725_dac:dac|data_buffer[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 6.680      ;
; -5.718 ; mcp4725_dac:dac|sample_index[0] ; mcp4725_dac:dac|data_buffer[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.290      ; 7.003      ;
; -5.718 ; sample_table[162][11]           ; mcp4725_dac:dac|data_buffer[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.108     ; 6.605      ;
; -5.716 ; sample_table[118][2]            ; mcp4725_dac:dac|data_buffer[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.117     ; 6.594      ;
; -5.698 ; sample_table[123][6]            ; mcp4725_dac:dac|data_buffer[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.407     ; 6.286      ;
; -5.697 ; mcp4725_dac:dac|sample_index[1] ; mcp4725_dac:dac|data_buffer[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.326      ; 7.018      ;
; -5.697 ; sample_table[130][10]           ; mcp4725_dac:dac|data_buffer[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 6.613      ;
; -5.694 ; sample_table[82][8]             ; mcp4725_dac:dac|data_buffer[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 6.610      ;
; -5.693 ; sample_table[53][10]            ; mcp4725_dac:dac|data_buffer[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 6.608      ;
; -5.689 ; sample_table[105][7]            ; mcp4725_dac:dac|data_buffer[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 6.607      ;
; -5.688 ; sample_table[69][8]             ; mcp4725_dac:dac|data_buffer[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.083     ; 6.600      ;
; -5.686 ; sample_table[173][11]           ; mcp4725_dac:dac|data_buffer[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.076     ; 6.605      ;
; -5.676 ; mcp4725_dac:dac|sample_index[1] ; mcp4725_dac:dac|data_buffer[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.290      ; 6.961      ;
; -5.672 ; sample_table[107][5]            ; mcp4725_dac:dac|data_buffer[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.441     ; 6.226      ;
; -5.670 ; mcp4725_dac:dac|sample_index[2] ; mcp4725_dac:dac|data_buffer[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.290      ; 6.955      ;
; -5.669 ; sample_table[167][3]            ; mcp4725_dac:dac|data_buffer[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.053     ; 6.611      ;
; -5.667 ; sample_table[27][1]             ; mcp4725_dac:dac|data_buffer[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 6.590      ;
; -5.666 ; sample_table[53][5]             ; mcp4725_dac:dac|data_buffer[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.462     ; 6.199      ;
; -5.662 ; sample_table[85][11]            ; mcp4725_dac:dac|data_buffer[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.110     ; 6.547      ;
; -5.654 ; sample_table[139][1]            ; mcp4725_dac:dac|data_buffer[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.085     ; 6.564      ;
; -5.651 ; sample_table[157][0]            ; mcp4725_dac:dac|data_buffer[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 6.575      ;
; -5.651 ; mcp4725_dac:dac|sample_index[4] ; mcp4725_dac:dac|data_buffer[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.326      ; 6.972      ;
; -5.650 ; mcp4725_dac:dac|sample_index[7] ; mcp4725_dac:dac|data_buffer[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.092     ; 6.553      ;
; -5.649 ; sample_table[2][5]              ; mcp4725_dac:dac|data_buffer[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.464     ; 6.180      ;
; -5.648 ; sample_table[80][3]             ; mcp4725_dac:dac|data_buffer[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.045     ; 6.598      ;
; -5.647 ; mcp4725_dac:dac|sample_index[3] ; mcp4725_dac:dac|data_buffer[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.290      ; 6.932      ;
; -5.646 ; sample_table[154][5]            ; mcp4725_dac:dac|data_buffer[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.455     ; 6.186      ;
; -5.640 ; sample_table[80][6]             ; mcp4725_dac:dac|data_buffer[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.434     ; 6.201      ;
; -5.639 ; sample_table[73][10]            ; mcp4725_dac:dac|data_buffer[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.294      ; 6.928      ;
; -5.627 ; mcp4725_dac:dac|sample_index[5] ; mcp4725_dac:dac|data_buffer[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.300      ; 6.922      ;
+--------+---------------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'adc_process:adc|virtual_clock:vclock|virt_clk'                                                                                                                                                                                               ;
+--------+------------------------------------------------------------------+-------------------------------------------------------+-----------------------------------------------+-----------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                        ; To Node                                               ; Launch Clock                                  ; Latch Clock                                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------+-------------------------------------------------------+-----------------------------------------------+-----------------------------------------------+--------------+------------+------------+
; -1.512 ; adc_process:adc|de0nano_adc:adc|init_delay[2]                    ; adc_process:adc|de0nano_adc:adc|reset                 ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.060     ; 2.447      ;
; -1.509 ; adc_process:adc|de0nano_adc:adc|init_delay[0]                    ; adc_process:adc|de0nano_adc:adc|reset                 ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.060     ; 2.444      ;
; -1.407 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[1]                ; adc_process:adc|de0nano_adc:adc|enable                ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.062     ; 2.340      ;
; -1.398 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[3]                ; adc_process:adc|de0nano_adc:adc|enable                ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.062     ; 2.331      ;
; -1.378 ; adc_process:adc|de0nano_adc:adc|init_delay[1]                    ; adc_process:adc|de0nano_adc:adc|reset                 ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.060     ; 2.313      ;
; -1.286 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[4]                ; adc_process:adc|de0nano_adc:adc|enable                ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.062     ; 2.219      ;
; -1.262 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[0]                ; adc_process:adc|de0nano_adc:adc|enable                ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.062     ; 2.195      ;
; -1.252 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[3]                ; adc_process:adc|de0nano_adc:adc|state.ready~reg0      ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.062     ; 2.185      ;
; -1.209 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[5]                ; adc_process:adc|de0nano_adc:adc|enable                ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.062     ; 2.142      ;
; -1.179 ; adc_process:adc|de0nano_adc:adc|state.initialize~reg0            ; adc_process:adc|de0nano_adc:adc|reset                 ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.060     ; 2.114      ;
; -1.162 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[4]                ; adc_process:adc|de0nano_adc:adc|state.ready~reg0      ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.062     ; 2.095      ;
; -1.151 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[2]                ; adc_process:adc|de0nano_adc:adc|enable                ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.062     ; 2.084      ;
; -1.122 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[0]                ; adc_process:adc|de0nano_adc:adc|state.ready~reg0      ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.062     ; 2.055      ;
; -1.119 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[2]                ; adc_process:adc|de0nano_adc:adc|state.execute~reg0    ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.062     ; 2.052      ;
; -1.116 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[2]                ; adc_process:adc|de0nano_adc:adc|state.initialize~reg0 ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.062     ; 2.049      ;
; -1.116 ; adc_process:adc|adc_run                                          ; adc_process:adc|adc_run                               ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.062     ; 2.049      ;
; -1.114 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[3]                ; adc_process:adc|de0nano_adc:adc|state.execute~reg0    ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.062     ; 2.047      ;
; -1.107 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[3]                ; adc_process:adc|de0nano_adc:adc|state.initialize~reg0 ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.062     ; 2.040      ;
; -1.104 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[1]                ; adc_process:adc|de0nano_adc:adc|state.ready~reg0      ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.062     ; 2.037      ;
; -1.024 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[4]                ; adc_process:adc|de0nano_adc:adc|state.execute~reg0    ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.062     ; 1.957      ;
; -1.018 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[0]                ; adc_process:adc|de0nano_adc:adc|state.execute~reg0    ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.062     ; 1.951      ;
; -1.017 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[4]                ; adc_process:adc|de0nano_adc:adc|state.initialize~reg0 ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.062     ; 1.950      ;
; -1.011 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[0]                ; adc_process:adc|de0nano_adc:adc|state.initialize~reg0 ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.062     ; 1.944      ;
; -0.988 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[3]                ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[2]     ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.062     ; 1.921      ;
; -0.972 ; adc_process:adc|de0nano_adc:adc|enable                           ; adc_process:adc|de0nano_adc:adc|enable                ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.062     ; 1.905      ;
; -0.966 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[1]                ; adc_process:adc|de0nano_adc:adc|state.execute~reg0    ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.062     ; 1.899      ;
; -0.962 ; adc_process:adc|de0nano_adc:adc|state.ready~reg0                 ; adc_process:adc|adc_run                               ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.065     ; 1.892      ;
; -0.959 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[1]                ; adc_process:adc|de0nano_adc:adc|state.initialize~reg0 ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.062     ; 1.892      ;
; -0.945 ; adc_process:adc|de0nano_adc:adc|state.execute~reg0               ; adc_process:adc|de0nano_adc:adc|enable                ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.062     ; 1.878      ;
; -0.936 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[5]                ; adc_process:adc|de0nano_adc:adc|state.ready~reg0      ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.062     ; 1.869      ;
; -0.929 ; adc_process:adc|de0nano_adc:adc|init_delay[2]                    ; adc_process:adc|de0nano_adc:adc|state.execute~reg0    ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.062     ; 1.862      ;
; -0.926 ; adc_process:adc|de0nano_adc:adc|init_delay[2]                    ; adc_process:adc|de0nano_adc:adc|state.initialize~reg0 ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.062     ; 1.859      ;
; -0.925 ; adc_process:adc|sleep[2]                                         ; adc_process:adc|sleep[9]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.062     ; 1.858      ;
; -0.920 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[3]                ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[1]     ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.062     ; 1.853      ;
; -0.920 ; adc_process:adc|de0nano_adc:adc|state.execute~reg0               ; adc_process:adc|de0nano_adc:adc|state.execute~reg0    ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.062     ; 1.853      ;
; -0.919 ; adc_process:adc|sleep[0]                                         ; adc_process:adc|sleep[10]                             ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.062     ; 1.852      ;
; -0.919 ; adc_process:adc|sleep[2]                                         ; adc_process:adc|sleep[10]                             ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.062     ; 1.852      ;
; -0.916 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[3]                ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[5]     ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.062     ; 1.849      ;
; -0.915 ; adc_process:adc|sleep[1]                                         ; adc_process:adc|sleep[10]                             ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.062     ; 1.848      ;
; -0.913 ; adc_process:adc|de0nano_adc:adc|state.execute~reg0               ; adc_process:adc|de0nano_adc:adc|state.initialize~reg0 ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.062     ; 1.846      ;
; -0.905 ; adc_process:adc|de0nano_adc:adc|state.ready~reg0                 ; adc_process:adc|sleep[4]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.065     ; 1.835      ;
; -0.905 ; adc_process:adc|de0nano_adc:adc|state.ready~reg0                 ; adc_process:adc|sleep[1]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.065     ; 1.835      ;
; -0.905 ; adc_process:adc|de0nano_adc:adc|state.ready~reg0                 ; adc_process:adc|sleep[2]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.065     ; 1.835      ;
; -0.905 ; adc_process:adc|de0nano_adc:adc|state.ready~reg0                 ; adc_process:adc|sleep[3]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.065     ; 1.835      ;
; -0.905 ; adc_process:adc|de0nano_adc:adc|state.ready~reg0                 ; adc_process:adc|sleep[5]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.065     ; 1.835      ;
; -0.905 ; adc_process:adc|de0nano_adc:adc|state.ready~reg0                 ; adc_process:adc|sleep[10]                             ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.065     ; 1.835      ;
; -0.905 ; adc_process:adc|de0nano_adc:adc|state.ready~reg0                 ; adc_process:adc|sleep[6]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.065     ; 1.835      ;
; -0.905 ; adc_process:adc|de0nano_adc:adc|state.ready~reg0                 ; adc_process:adc|sleep[7]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.065     ; 1.835      ;
; -0.905 ; adc_process:adc|de0nano_adc:adc|state.ready~reg0                 ; adc_process:adc|sleep[8]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.065     ; 1.835      ;
; -0.905 ; adc_process:adc|de0nano_adc:adc|state.ready~reg0                 ; adc_process:adc|sleep[9]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.065     ; 1.835      ;
; -0.898 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[4]                ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[2]     ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.062     ; 1.831      ;
; -0.872 ; adc_process:adc|de0nano_adc:adc|init_delay[0]                    ; adc_process:adc|de0nano_adc:adc|state.execute~reg0    ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.062     ; 1.805      ;
; -0.869 ; adc_process:adc|de0nano_adc:adc|init_delay[0]                    ; adc_process:adc|de0nano_adc:adc|state.initialize~reg0 ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.062     ; 1.802      ;
; -0.868 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[0]                ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[5]     ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.062     ; 1.801      ;
; -0.862 ; adc_process:adc|de0nano_adc:adc|init_delay[1]                    ; adc_process:adc|de0nano_adc:adc|state.execute~reg0    ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.062     ; 1.795      ;
; -0.859 ; adc_process:adc|de0nano_adc:adc|init_delay[1]                    ; adc_process:adc|de0nano_adc:adc|state.initialize~reg0 ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.062     ; 1.792      ;
; -0.858 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[0]                ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[2]     ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.062     ; 1.791      ;
; -0.844 ; adc_process:adc|sleep[1]                                         ; adc_process:adc|sleep[9]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.062     ; 1.777      ;
; -0.841 ; adc_process:adc|sleep[0]                                         ; adc_process:adc|sleep[9]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.062     ; 1.774      ;
; -0.840 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[1]                ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[2]     ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.062     ; 1.773      ;
; -0.830 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[4]                ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[1]     ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.062     ; 1.763      ;
; -0.809 ; adc_process:adc|sleep[2]                                         ; adc_process:adc|sleep[7]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.062     ; 1.742      ;
; -0.806 ; adc_process:adc|sleep[4]                                         ; adc_process:adc|sleep[9]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.062     ; 1.739      ;
; -0.803 ; adc_process:adc|sleep[0]                                         ; adc_process:adc|sleep[8]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.062     ; 1.736      ;
; -0.803 ; adc_process:adc|sleep[2]                                         ; adc_process:adc|sleep[8]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.062     ; 1.736      ;
; -0.801 ; adc_process:adc|sleep[3]                                         ; adc_process:adc|sleep[10]                             ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.062     ; 1.734      ;
; -0.800 ; adc_process:adc|sleep[4]                                         ; adc_process:adc|sleep[10]                             ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.062     ; 1.733      ;
; -0.799 ; adc_process:adc|sleep[1]                                         ; adc_process:adc|sleep[8]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.062     ; 1.732      ;
; -0.798 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[5]                ; adc_process:adc|de0nano_adc:adc|state.execute~reg0    ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.062     ; 1.731      ;
; -0.791 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[5]                ; adc_process:adc|de0nano_adc:adc|state.initialize~reg0 ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.062     ; 1.724      ;
; -0.790 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[0]                ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[1]     ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.062     ; 1.723      ;
; -0.787 ; adc_process:adc|adc_run                                          ; adc_process:adc|sleep[4]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.062     ; 1.720      ;
; -0.787 ; adc_process:adc|adc_run                                          ; adc_process:adc|sleep[1]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.062     ; 1.720      ;
; -0.787 ; adc_process:adc|adc_run                                          ; adc_process:adc|sleep[2]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.062     ; 1.720      ;
; -0.787 ; adc_process:adc|adc_run                                          ; adc_process:adc|sleep[3]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.062     ; 1.720      ;
; -0.787 ; adc_process:adc|adc_run                                          ; adc_process:adc|sleep[5]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.062     ; 1.720      ;
; -0.787 ; adc_process:adc|adc_run                                          ; adc_process:adc|sleep[10]                             ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.062     ; 1.720      ;
; -0.787 ; adc_process:adc|adc_run                                          ; adc_process:adc|sleep[6]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.062     ; 1.720      ;
; -0.787 ; adc_process:adc|adc_run                                          ; adc_process:adc|sleep[7]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.062     ; 1.720      ;
; -0.787 ; adc_process:adc|adc_run                                          ; adc_process:adc|sleep[8]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.062     ; 1.720      ;
; -0.787 ; adc_process:adc|adc_run                                          ; adc_process:adc|sleep[9]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.062     ; 1.720      ;
; -0.784 ; adc_process:adc|sleep[3]                                         ; adc_process:adc|adc_run                               ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.062     ; 1.717      ;
; -0.777 ; adc_process:adc|sleep[2]                                         ; adc_process:adc|adc_run                               ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.062     ; 1.710      ;
; -0.772 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[1]                ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[1]     ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.062     ; 1.705      ;
; -0.744 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[2]                ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[5]     ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.062     ; 1.677      ;
; -0.732 ; adc_process:adc|sleep[3]                                         ; adc_process:adc|sleep[9]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.062     ; 1.665      ;
; -0.729 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_data[0] ; adc_process:adc|DATA_RECEIVE[0]                       ; CLOCK_50                                      ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; 0.009      ; 1.723      ;
; -0.728 ; adc_process:adc|sleep[1]                                         ; adc_process:adc|sleep[7]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.062     ; 1.661      ;
; -0.725 ; adc_process:adc|sleep[0]                                         ; adc_process:adc|sleep[7]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.062     ; 1.658      ;
; -0.695 ; adc_process:adc|sleep[6]                                         ; adc_process:adc|sleep[9]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.062     ; 1.628      ;
; -0.693 ; adc_process:adc|sleep[2]                                         ; adc_process:adc|sleep[5]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.062     ; 1.626      ;
; -0.690 ; adc_process:adc|sleep[4]                                         ; adc_process:adc|sleep[7]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.062     ; 1.623      ;
; -0.689 ; adc_process:adc|sleep[5]                                         ; adc_process:adc|sleep[10]                             ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.062     ; 1.622      ;
; -0.689 ; adc_process:adc|sleep[6]                                         ; adc_process:adc|sleep[10]                             ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.062     ; 1.622      ;
; -0.687 ; adc_process:adc|sleep[0]                                         ; adc_process:adc|sleep[6]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.062     ; 1.620      ;
; -0.687 ; adc_process:adc|sleep[2]                                         ; adc_process:adc|sleep[6]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.062     ; 1.620      ;
; -0.685 ; adc_process:adc|sleep[3]                                         ; adc_process:adc|sleep[8]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.062     ; 1.618      ;
; -0.684 ; adc_process:adc|sleep[4]                                         ; adc_process:adc|sleep[8]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.062     ; 1.617      ;
; -0.683 ; adc_process:adc|sleep[1]                                         ; adc_process:adc|sleep[6]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.062     ; 1.616      ;
; -0.678 ; adc_process:adc|sleep[8]                                         ; adc_process:adc|adc_run                               ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.062     ; 1.611      ;
+--------+------------------------------------------------------------------+-------------------------------------------------------+-----------------------------------------------+-----------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                     ;
+-------+----------------------------------------------------------------------+----------------------------------------------------------------------+-----------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                            ; To Node                                                              ; Launch Clock                                  ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------+----------------------------------------------------------------------+-----------------------------------------------+-------------+--------------+------------+------------+
; 0.328 ; adc_process:adc|virtual_clock:vclock|virt_clk                        ; adc_process:adc|virtual_clock:vclock|virt_clk                        ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; 2.163      ; 2.877      ;
; 0.346 ; adc_process:adc|virtual_clock:vclock|vclk_cnt[0]                     ; adc_process:adc|virtual_clock:vclock|vclk_cnt[0]                     ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.077      ; 0.580      ;
; 0.357 ; mcp4725_dac:dac|data_wr[7]                                           ; mcp4725_dac:dac|data_wr[7]                                           ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; mcp4725_dac:dac|data_wr[4]                                           ; mcp4725_dac:dac|data_wr[4]                                           ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; mcp4725_dac:dac|data_wr[5]                                           ; mcp4725_dac:dac|data_wr[5]                                           ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; mcp4725_dac:dac|data_wr[6]                                           ; mcp4725_dac:dac|data_wr[6]                                           ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|sclk           ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|sclk           ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|mosi~en        ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|mosi~en        ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.ready               ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.ready               ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.wr                  ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.wr                  ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|bit_cnt[2]                ; mcp4725_dac:dac|i2c_master:i2c_master_inst|bit_cnt[2]                ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.command             ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.command             ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.rd                  ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.rd                  ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|stretch                   ; mcp4725_dac:dac|i2c_master:i2c_master_inst|stretch                   ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; adc_process:adc|virtual_clock:vclock|vclk_cnt[1]                     ; adc_process:adc|virtual_clock:vclock|vclk_cnt[1]                     ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; adc_process:adc|virtual_clock:vclock|vclk_cnt[4]                     ; adc_process:adc|virtual_clock:vclock|vclk_cnt[4]                     ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; adc_process:adc|virtual_clock:vclock|vclk_cnt[2]                     ; adc_process:adc|virtual_clock:vclock|vclk_cnt[2]                     ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.358 ; mcp4725_dac:dac|state.ST_WR_2                                        ; mcp4725_dac:dac|state.ST_WR_2                                        ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; mcp4725_dac:dac|ena                                                  ; mcp4725_dac:dac|ena                                                  ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|assert_data    ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|assert_data    ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|ack_error                 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|ack_error                 ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|scl_ena                   ; mcp4725_dac:dac|i2c_master:i2c_master_inst|scl_ena                   ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|clk_ratio[0]   ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|clk_ratio[0]   ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; state                                                                ; state                                                                ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.360 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|bit_cnt[0]                ; mcp4725_dac:dac|i2c_master:i2c_master_inst|bit_cnt[0]                ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.063      ; 0.580      ;
; 0.360 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[1]                  ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[1]                  ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.063      ; 0.580      ;
; 0.360 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[0]                  ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[0]                  ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.063      ; 0.580      ;
; 0.361 ; done                                                                 ; done                                                                 ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.062      ; 0.580      ;
; 0.374 ; mcp4725_dac:dac|data_buffer[5]                                       ; mcp4725_dac:dac|data_wr[5]                                           ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.063      ; 0.594      ;
; 0.380 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[0]   ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[1]   ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.062      ; 0.599      ;
; 0.381 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[0]   ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_data[0]     ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.062      ; 0.600      ;
; 0.385 ; mcp4725_dac:dac|state.ST_IDLE                                        ; mcp4725_dac:dac|state.ST_START                                       ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.062      ; 0.604      ;
; 0.386 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|clk_toggles[4] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|clk_toggles[4] ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.076      ; 0.619      ;
; 0.393 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[7]   ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[8]   ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.062      ; 0.612      ;
; 0.393 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[4]   ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[5]   ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.062      ; 0.612      ;
; 0.394 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[9]   ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[10]  ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.062      ; 0.613      ;
; 0.394 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[1]   ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[2]   ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.062      ; 0.613      ;
; 0.395 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[10]  ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[11]  ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.062      ; 0.614      ;
; 0.395 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[8]   ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[9]   ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.062      ; 0.614      ;
; 0.396 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[5]   ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[6]   ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.062      ; 0.615      ;
; 0.413 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[1]                  ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[3]                  ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.063      ; 0.633      ;
; 0.417 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[1]                  ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[0]                  ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.063      ; 0.637      ;
; 0.441 ; sample_index[7]                                                      ; sample_index[7]                                                      ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.062      ; 0.660      ;
; 0.506 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.start               ; mcp4725_dac:dac|i2c_master:i2c_master_inst|busy                      ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.063      ; 0.726      ;
; 0.507 ; mcp4725_dac:dac|state.ST_START                                       ; mcp4725_dac:dac|state.ST_WR_1                                        ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.062      ; 0.726      ;
; 0.523 ; mcp4725_dac:dac|state.ST_WR_1                                        ; mcp4725_dac:dac|state.ST_STOP                                        ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.062      ; 0.742      ;
; 0.525 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.stop                ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.ready               ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.063      ; 0.745      ;
; 0.536 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[6]   ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[7]   ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.062      ; 0.755      ;
; 0.537 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[2]   ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[3]   ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.062      ; 0.756      ;
; 0.538 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[3]   ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[4]   ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.062      ; 0.757      ;
; 0.541 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.mstr_ack            ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.rd                  ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.063      ; 0.761      ;
; 0.544 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|data_clk                  ; mcp4725_dac:dac|i2c_master:i2c_master_inst|data_clk_prev             ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.063      ; 0.764      ;
; 0.565 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|clk_toggles[1] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|clk_toggles[1] ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.076      ; 0.798      ;
; 0.569 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|clk_toggles[2] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|clk_toggles[2] ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.076      ; 0.802      ;
; 0.569 ; sample_index[1]                                                      ; sample_index[1]                                                      ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.062      ; 0.788      ;
; 0.570 ; sample_index[3]                                                      ; sample_index[3]                                                      ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.062      ; 0.789      ;
; 0.571 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|clk_toggles[3] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|clk_toggles[3] ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.076      ; 0.804      ;
; 0.574 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.slv_ack1            ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.wr                  ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.063      ; 0.794      ;
; 0.574 ; sample_index[2]                                                      ; sample_index[2]                                                      ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.062      ; 0.793      ;
; 0.583 ; mcp4725_dac:dac|state.ST_START                                       ; mcp4725_dac:dac|ena                                                  ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.062      ; 0.802      ;
; 0.588 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.slv_ack2            ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.stop                ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.063      ; 0.808      ;
; 0.589 ; mcp4725_dac:dac|sample_index[6]                                      ; mcp4725_dac:dac|sample_index[6]                                      ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.063      ; 0.809      ;
; 0.589 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.start               ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.command             ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.063      ; 0.809      ;
; 0.592 ; mcp4725_dac:dac|sample_index[7]                                      ; mcp4725_dac:dac|sample_index[7]                                      ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.063      ; 0.812      ;
; 0.593 ; sample_index[0]                                                      ; sample_index[0]                                                      ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.062      ; 0.812      ;
; 0.594 ; mcp4725_dac:dac|state.ST_WR_1                                        ; mcp4725_dac:dac|state.ST_WR_2                                        ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.062      ; 0.813      ;
; 0.596 ; mcp4725_dac:dac|sample_index[1]                                      ; mcp4725_dac:dac|sample_index[1]                                      ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.063      ; 0.816      ;
; 0.602 ; mcp4725_dac:dac|sample_index[3]                                      ; mcp4725_dac:dac|sample_index[3]                                      ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.063      ; 0.822      ;
; 0.610 ; mcp4725_dac:dac|sample_index[0]                                      ; mcp4725_dac:dac|sample_index[0]                                      ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.063      ; 0.830      ;
; 0.611 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|clk_toggles[0] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|clk_toggles[0] ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.076      ; 0.844      ;
; 0.612 ; mcp4725_dac:dac|sample_index[5]                                      ; mcp4725_dac:dac|sample_index[5]                                      ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.063      ; 0.832      ;
; 0.615 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|state          ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|mosi~en        ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.063      ; 0.835      ;
; 0.625 ; sample_index[6]                                                      ; sample_index[6]                                                      ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.062      ; 0.844      ;
; 0.629 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|state          ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|ss_n[0]        ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.063      ; 0.849      ;
; 0.629 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[0]                  ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[5]                  ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.063      ; 0.849      ;
; 0.634 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|bit_cnt[0]                ; mcp4725_dac:dac|i2c_master:i2c_master_inst|bit_cnt[2]                ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.063      ; 0.854      ;
; 0.638 ; adc_process:adc|DATA_RECEIVE[11]                                     ; sample_table[32][11]                                                 ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; 0.388      ; 1.213      ;
; 0.640 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[1]                  ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[2]                  ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.063      ; 0.860      ;
; 0.640 ; sample_index[4]                                                      ; sample_index[4]                                                      ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.062      ; 0.859      ;
; 0.644 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[0]                  ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[2]                  ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.063      ; 0.864      ;
; 0.645 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[0]                  ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[3]                  ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.063      ; 0.865      ;
; 0.646 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[1]                  ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[5]                  ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.063      ; 0.866      ;
; 0.648 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[0]                  ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[1]                  ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.063      ; 0.868      ;
; 0.648 ; sample_index[5]                                                      ; sample_index[5]                                                      ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.062      ; 0.867      ;
; 0.655 ; adc_process:adc|DATA_RECEIVE[0]                                      ; sample_table[246][0]                                                 ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; 0.384      ; 1.226      ;
; 0.657 ; mcp4725_dac:dac|state.ST_STOP                                        ; mcp4725_dac:dac|state.ST_WR_1                                        ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.062      ; 0.876      ;
; 0.664 ; adc_process:adc|DATA_RECEIVE[11]                                     ; sample_table[34][11]                                                 ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; 0.361      ; 1.212      ;
; 0.667 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|state          ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|sclk           ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.063      ; 0.887      ;
; 0.675 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[5]                  ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[5]                  ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.063      ; 0.895      ;
; 0.682 ; state                                                                ; done                                                                 ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.062      ; 0.901      ;
; 0.698 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|sda_int                   ; mcp4725_dac:dac|i2c_master:i2c_master_inst|sda_int                   ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.062      ; 0.917      ;
; 0.699 ; mcp4725_dac:dac|busy_prev[1]                                         ; mcp4725_dac:dac|state.ST_WR_2                                        ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.062      ; 0.918      ;
; 0.703 ; adc_process:adc|virtual_clock:vclock|vclk_cnt[1]                     ; adc_process:adc|virtual_clock:vclock|vclk_cnt[4]                     ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.063      ; 0.923      ;
; 0.721 ; mcp4725_dac:dac|data_buffer[2]                                       ; mcp4725_dac:dac|data_wr[2]                                           ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; -0.286     ; 0.592      ;
; 0.722 ; adc_process:adc|DATA_RECEIVE[0]                                      ; sample_table[254][0]                                                 ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; 0.355      ; 1.264      ;
; 0.724 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.rd                  ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.mstr_ack            ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.062      ; 0.943      ;
; 0.740 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.start               ; mcp4725_dac:dac|i2c_master:i2c_master_inst|scl_ena                   ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.062      ; 0.959      ;
; 0.741 ; adc_process:adc|DATA_RECEIVE[5]                                      ; sample_table[184][5]                                                 ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; 0.382      ; 1.310      ;
; 0.744 ; mcp4725_dac:dac|sample_index[2]                                      ; mcp4725_dac:dac|sample_index[2]                                      ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.063      ; 0.964      ;
; 0.753 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.command             ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.slv_ack1            ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.062      ; 0.972      ;
+-------+----------------------------------------------------------------------+----------------------------------------------------------------------+-----------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'adc_process:adc|virtual_clock:vclock|virt_clk'                                                                                                                                                                                                ;
+-------+-------------------------------------------------------------------+-------------------------------------------------------+-----------------------------------------------+-----------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                         ; To Node                                               ; Launch Clock                                  ; Latch Clock                                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------+-------------------------------------------------------+-----------------------------------------------+-----------------------------------------------+--------------+------------+------------+
; 0.358 ; adc_process:adc|de0nano_adc:adc|state.initialize~reg0             ; adc_process:adc|de0nano_adc:adc|state.initialize~reg0 ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; adc_process:adc|de0nano_adc:adc|init_delay[2]                     ; adc_process:adc|de0nano_adc:adc|init_delay[2]         ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; adc_process:adc|de0nano_adc:adc|init_delay[1]                     ; adc_process:adc|de0nano_adc:adc|init_delay[1]         ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; adc_process:adc|de0nano_adc:adc|state.ready~reg0                  ; adc_process:adc|de0nano_adc:adc|state.ready~reg0      ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; adc_process:adc|sleep[0]                                          ; adc_process:adc|sleep[0]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; adc_process:adc|de0nano_adc:adc|state.execute~reg0                ; adc_process:adc|de0nano_adc:adc|state.execute~reg0    ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[2]                 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[2]     ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[4]                 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[4]     ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[5]                 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[5]     ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[3]                 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[3]     ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[1]                 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[1]     ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.062      ; 0.577      ;
; 0.361 ; adc_process:adc|de0nano_adc:adc|init_delay[0]                     ; adc_process:adc|de0nano_adc:adc|init_delay[0]         ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.062      ; 0.580      ;
; 0.361 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[0]                 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[0]     ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.062      ; 0.580      ;
; 0.377 ; adc_process:adc|sleep[10]                                         ; adc_process:adc|sleep[10]                             ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.062      ; 0.596      ;
; 0.410 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_data[1]  ; adc_process:adc|DATA_RECEIVE[1]                       ; CLOCK_50                                      ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.173      ; 0.770      ;
; 0.411 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_data[10] ; adc_process:adc|DATA_RECEIVE[10]                      ; CLOCK_50                                      ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.173      ; 0.771      ;
; 0.412 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_data[4]  ; adc_process:adc|DATA_RECEIVE[4]                       ; CLOCK_50                                      ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.173      ; 0.772      ;
; 0.413 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_data[2]  ; adc_process:adc|DATA_RECEIVE[2]                       ; CLOCK_50                                      ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.173      ; 0.773      ;
; 0.413 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_data[11] ; adc_process:adc|DATA_RECEIVE[11]                      ; CLOCK_50                                      ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.173      ; 0.773      ;
; 0.514 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_data[9]  ; adc_process:adc|DATA_RECEIVE[9]                       ; CLOCK_50                                      ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.173      ; 0.874      ;
; 0.544 ; adc_process:adc|de0nano_adc:adc|init_delay[0]                     ; adc_process:adc|de0nano_adc:adc|init_delay[2]         ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.062      ; 0.763      ;
; 0.544 ; adc_process:adc|de0nano_adc:adc|init_delay[0]                     ; adc_process:adc|de0nano_adc:adc|init_delay[1]         ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.062      ; 0.763      ;
; 0.558 ; adc_process:adc|sleep[4]                                          ; adc_process:adc|sleep[4]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.062      ; 0.777      ;
; 0.559 ; adc_process:adc|sleep[3]                                          ; adc_process:adc|sleep[3]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.062      ; 0.778      ;
; 0.560 ; adc_process:adc|sleep[2]                                          ; adc_process:adc|sleep[2]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.062      ; 0.779      ;
; 0.560 ; adc_process:adc|sleep[9]                                          ; adc_process:adc|sleep[9]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.062      ; 0.779      ;
; 0.561 ; adc_process:adc|sleep[6]                                          ; adc_process:adc|sleep[6]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.062      ; 0.780      ;
; 0.562 ; adc_process:adc|sleep[7]                                          ; adc_process:adc|sleep[7]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.062      ; 0.781      ;
; 0.563 ; adc_process:adc|sleep[5]                                          ; adc_process:adc|sleep[5]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.062      ; 0.782      ;
; 0.567 ; adc_process:adc|de0nano_adc:adc|init_delay[1]                     ; adc_process:adc|de0nano_adc:adc|init_delay[2]         ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.062      ; 0.786      ;
; 0.570 ; adc_process:adc|sleep[0]                                          ; adc_process:adc|sleep[1]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.062      ; 0.789      ;
; 0.571 ; adc_process:adc|sleep[1]                                          ; adc_process:adc|sleep[1]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.062      ; 0.790      ;
; 0.573 ; adc_process:adc|sleep[8]                                          ; adc_process:adc|sleep[8]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.062      ; 0.792      ;
; 0.590 ; adc_process:adc|de0nano_adc:adc|state.ready~reg0                  ; adc_process:adc|de0nano_adc:adc|state.execute~reg0    ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.062      ; 0.809      ;
; 0.600 ; adc_process:adc|adc_run                                           ; adc_process:adc|sleep[0]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.062      ; 0.819      ;
; 0.602 ; adc_process:adc|sleep[10]                                         ; adc_process:adc|adc_run                               ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.062      ; 0.821      ;
; 0.639 ; adc_process:adc|de0nano_adc:adc|state.ready~reg0                  ; adc_process:adc|de0nano_adc:adc|state.initialize~reg0 ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.062      ; 0.858      ;
; 0.643 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_data[6]  ; adc_process:adc|DATA_RECEIVE[6]                       ; CLOCK_50                                      ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.175      ; 1.005      ;
; 0.709 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_data[8]  ; adc_process:adc|DATA_RECEIVE[8]                       ; CLOCK_50                                      ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; -0.124     ; 0.772      ;
; 0.724 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[1]                 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[3]     ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.062      ; 0.943      ;
; 0.725 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[1]                 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[2]     ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.062      ; 0.944      ;
; 0.763 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[2]                 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[0]     ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.062      ; 0.982      ;
; 0.782 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[2]                 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[1]     ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.062      ; 1.001      ;
; 0.802 ; adc_process:adc|de0nano_adc:adc|state.ready~reg0                  ; adc_process:adc|sleep[0]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.059      ; 1.018      ;
; 0.816 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_data[3]  ; adc_process:adc|DATA_RECEIVE[3]                       ; CLOCK_50                                      ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; -0.124     ; 0.879      ;
; 0.833 ; adc_process:adc|sleep[4]                                          ; adc_process:adc|sleep[5]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.062      ; 1.052      ;
; 0.834 ; adc_process:adc|sleep[2]                                          ; adc_process:adc|sleep[3]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.062      ; 1.053      ;
; 0.835 ; adc_process:adc|sleep[6]                                          ; adc_process:adc|sleep[7]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.062      ; 1.054      ;
; 0.843 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[1]                 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[4]     ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.062      ; 1.062      ;
; 0.845 ; adc_process:adc|sleep[1]                                          ; adc_process:adc|sleep[2]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.062      ; 1.064      ;
; 0.847 ; adc_process:adc|sleep[8]                                          ; adc_process:adc|sleep[9]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.062      ; 1.066      ;
; 0.847 ; adc_process:adc|sleep[3]                                          ; adc_process:adc|sleep[4]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.062      ; 1.066      ;
; 0.847 ; adc_process:adc|sleep[1]                                          ; adc_process:adc|sleep[3]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.062      ; 1.066      ;
; 0.848 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[5]                 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[0]     ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.062      ; 1.067      ;
; 0.848 ; adc_process:adc|sleep[9]                                          ; adc_process:adc|sleep[10]                             ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.062      ; 1.067      ;
; 0.848 ; adc_process:adc|sleep[0]                                          ; adc_process:adc|sleep[2]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.062      ; 1.067      ;
; 0.849 ; adc_process:adc|sleep[7]                                          ; adc_process:adc|sleep[8]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.062      ; 1.068      ;
; 0.849 ; adc_process:adc|sleep[3]                                          ; adc_process:adc|sleep[5]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.062      ; 1.068      ;
; 0.850 ; adc_process:adc|sleep[5]                                          ; adc_process:adc|sleep[6]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.062      ; 1.069      ;
; 0.850 ; adc_process:adc|sleep[0]                                          ; adc_process:adc|sleep[3]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.062      ; 1.069      ;
; 0.851 ; adc_process:adc|sleep[7]                                          ; adc_process:adc|sleep[9]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.062      ; 1.070      ;
; 0.852 ; adc_process:adc|sleep[5]                                          ; adc_process:adc|sleep[7]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.062      ; 1.071      ;
; 0.880 ; adc_process:adc|sleep[1]                                          ; adc_process:adc|adc_run                               ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.062      ; 1.099      ;
; 0.886 ; adc_process:adc|sleep[0]                                          ; adc_process:adc|adc_run                               ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.062      ; 1.105      ;
; 0.892 ; adc_process:adc|sleep[7]                                          ; adc_process:adc|adc_run                               ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.062      ; 1.111      ;
; 0.903 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_data[7]  ; adc_process:adc|DATA_RECEIVE[7]                       ; CLOCK_50                                      ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.167      ; 1.257      ;
; 0.906 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_data[5]  ; adc_process:adc|DATA_RECEIVE[5]                       ; CLOCK_50                                      ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.171      ; 1.264      ;
; 0.916 ; adc_process:adc|adc_run                                           ; adc_process:adc|de0nano_adc:adc|state.execute~reg0    ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.065      ; 1.138      ;
; 0.930 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[1]                 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[0]     ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.062      ; 1.149      ;
; 0.943 ; adc_process:adc|sleep[4]                                          ; adc_process:adc|sleep[6]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.062      ; 1.162      ;
; 0.944 ; adc_process:adc|sleep[2]                                          ; adc_process:adc|sleep[4]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.062      ; 1.163      ;
; 0.945 ; adc_process:adc|sleep[6]                                          ; adc_process:adc|sleep[8]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.062      ; 1.164      ;
; 0.945 ; adc_process:adc|sleep[4]                                          ; adc_process:adc|sleep[7]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.062      ; 1.164      ;
; 0.946 ; adc_process:adc|sleep[2]                                          ; adc_process:adc|sleep[5]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.062      ; 1.165      ;
; 0.947 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[0]                 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[2]     ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.062      ; 1.166      ;
; 0.947 ; adc_process:adc|sleep[6]                                          ; adc_process:adc|sleep[9]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.062      ; 1.166      ;
; 0.948 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[0]                 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[3]     ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.062      ; 1.167      ;
; 0.957 ; adc_process:adc|sleep[8]                                          ; adc_process:adc|sleep[10]                             ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.062      ; 1.176      ;
; 0.957 ; adc_process:adc|sleep[1]                                          ; adc_process:adc|sleep[4]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.062      ; 1.176      ;
; 0.959 ; adc_process:adc|sleep[3]                                          ; adc_process:adc|sleep[6]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.062      ; 1.178      ;
; 0.959 ; adc_process:adc|sleep[1]                                          ; adc_process:adc|sleep[5]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.062      ; 1.178      ;
; 0.960 ; adc_process:adc|sleep[0]                                          ; adc_process:adc|sleep[4]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.062      ; 1.179      ;
; 0.961 ; adc_process:adc|sleep[3]                                          ; adc_process:adc|sleep[7]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.062      ; 1.180      ;
; 0.961 ; adc_process:adc|sleep[7]                                          ; adc_process:adc|sleep[10]                             ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.062      ; 1.180      ;
; 0.962 ; adc_process:adc|sleep[5]                                          ; adc_process:adc|sleep[8]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.062      ; 1.181      ;
; 0.962 ; adc_process:adc|sleep[0]                                          ; adc_process:adc|sleep[5]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.062      ; 1.181      ;
; 0.964 ; adc_process:adc|sleep[5]                                          ; adc_process:adc|sleep[9]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.062      ; 1.183      ;
; 0.965 ; adc_process:adc|adc_run                                           ; adc_process:adc|de0nano_adc:adc|state.initialize~reg0 ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.065      ; 1.187      ;
; 0.972 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[2]                 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[3]     ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.062      ; 1.191      ;
; 0.972 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[0]                 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[1]     ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.062      ; 1.191      ;
; 0.972 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[4]                 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[5]     ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.062      ; 1.191      ;
; 0.994 ; adc_process:adc|sleep[9]                                          ; adc_process:adc|adc_run                               ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.062      ; 1.213      ;
; 1.014 ; adc_process:adc|de0nano_adc:adc|reset                             ; adc_process:adc|de0nano_adc:adc|reset                 ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.063      ; 1.234      ;
; 1.018 ; adc_process:adc|de0nano_adc:adc|init_delay[1]                     ; adc_process:adc|de0nano_adc:adc|state.ready~reg0      ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.062      ; 1.237      ;
; 1.018 ; adc_process:adc|adc_run                                           ; adc_process:adc|de0nano_adc:adc|state.ready~reg0      ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.065      ; 1.240      ;
; 1.024 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[1]                 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[5]     ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.062      ; 1.243      ;
; 1.038 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[2]                 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[4]     ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.062      ; 1.257      ;
; 1.049 ; adc_process:adc|de0nano_adc:adc|state.initialize~reg0             ; adc_process:adc|de0nano_adc:adc|init_delay[2]         ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.062      ; 1.268      ;
; 1.049 ; adc_process:adc|de0nano_adc:adc|state.initialize~reg0             ; adc_process:adc|de0nano_adc:adc|init_delay[1]         ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.062      ; 1.268      ;
; 1.049 ; adc_process:adc|de0nano_adc:adc|state.initialize~reg0             ; adc_process:adc|de0nano_adc:adc|init_delay[0]         ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.062      ; 1.268      ;
+-------+-------------------------------------------------------------------+-------------------------------------------------------+-----------------------------------------------+-----------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'CLOCK_50'                                                                                                                                                                                ;
+--------+---------------------------------------+-------------------------------------------------------------------+-----------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                                                           ; Launch Clock                                  ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+-------------------------------------------------------------------+-----------------------------------------------+-------------+--------------+------------+------------+
; -1.274 ; adc_process:adc|de0nano_adc:adc|reset ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_data[0]  ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 1.000        ; -0.200     ; 2.059      ;
; -1.247 ; adc_process:adc|de0nano_adc:adc|reset ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|state       ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 1.000        ; -0.200     ; 2.032      ;
; -1.247 ; adc_process:adc|de0nano_adc:adc|reset ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|busy        ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 1.000        ; -0.200     ; 2.032      ;
; -1.247 ; adc_process:adc|de0nano_adc:adc|reset ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|mosi~en     ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 1.000        ; -0.200     ; 2.032      ;
; -1.247 ; adc_process:adc|de0nano_adc:adc|reset ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|ss_n[0]     ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 1.000        ; -0.200     ; 2.032      ;
; -0.868 ; adc_process:adc|de0nano_adc:adc|reset ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_data[8]  ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 1.000        ; 0.118      ; 1.971      ;
; -0.868 ; adc_process:adc|de0nano_adc:adc|reset ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_data[3]  ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 1.000        ; 0.118      ; 1.971      ;
; -0.451 ; adc_process:adc|de0nano_adc:adc|reset ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_data[10] ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 1.000        ; -0.173     ; 1.263      ;
; -0.451 ; adc_process:adc|de0nano_adc:adc|reset ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_data[2]  ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 1.000        ; -0.173     ; 1.263      ;
; -0.451 ; adc_process:adc|de0nano_adc:adc|reset ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_data[11] ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 1.000        ; -0.173     ; 1.263      ;
; -0.451 ; adc_process:adc|de0nano_adc:adc|reset ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_data[9]  ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 1.000        ; -0.173     ; 1.263      ;
; -0.451 ; adc_process:adc|de0nano_adc:adc|reset ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_data[1]  ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 1.000        ; -0.173     ; 1.263      ;
; -0.451 ; adc_process:adc|de0nano_adc:adc|reset ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_data[7]  ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 1.000        ; -0.173     ; 1.263      ;
; -0.451 ; adc_process:adc|de0nano_adc:adc|reset ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_data[4]  ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 1.000        ; -0.173     ; 1.263      ;
; -0.451 ; adc_process:adc|de0nano_adc:adc|reset ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_data[5]  ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 1.000        ; -0.173     ; 1.263      ;
; -0.451 ; adc_process:adc|de0nano_adc:adc|reset ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_data[6]  ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 1.000        ; -0.173     ; 1.263      ;
+--------+---------------------------------------+-------------------------------------------------------------------+-----------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'CLOCK_50'                                                                                                                                                                                ;
+-------+---------------------------------------+-------------------------------------------------------------------+-----------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                                                           ; Launch Clock                                  ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+-------------------------------------------------------------------+-----------------------------------------------+-------------+--------------+------------+------------+
; 0.911 ; adc_process:adc|de0nano_adc:adc|reset ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_data[10] ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; 0.021      ; 1.119      ;
; 0.911 ; adc_process:adc|de0nano_adc:adc|reset ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_data[2]  ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; 0.021      ; 1.119      ;
; 0.911 ; adc_process:adc|de0nano_adc:adc|reset ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_data[11] ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; 0.021      ; 1.119      ;
; 0.911 ; adc_process:adc|de0nano_adc:adc|reset ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_data[9]  ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; 0.021      ; 1.119      ;
; 0.911 ; adc_process:adc|de0nano_adc:adc|reset ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_data[1]  ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; 0.021      ; 1.119      ;
; 0.911 ; adc_process:adc|de0nano_adc:adc|reset ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_data[7]  ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; 0.021      ; 1.119      ;
; 0.911 ; adc_process:adc|de0nano_adc:adc|reset ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_data[4]  ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; 0.021      ; 1.119      ;
; 0.911 ; adc_process:adc|de0nano_adc:adc|reset ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_data[5]  ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; 0.021      ; 1.119      ;
; 0.911 ; adc_process:adc|de0nano_adc:adc|reset ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_data[6]  ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; 0.021      ; 1.119      ;
; 1.282 ; adc_process:adc|de0nano_adc:adc|reset ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_data[8]  ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; 0.325      ; 1.794      ;
; 1.282 ; adc_process:adc|de0nano_adc:adc|reset ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_data[3]  ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; 0.325      ; 1.794      ;
; 1.669 ; adc_process:adc|de0nano_adc:adc|reset ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|state       ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; -0.006     ; 1.850      ;
; 1.669 ; adc_process:adc|de0nano_adc:adc|reset ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|busy        ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; -0.006     ; 1.850      ;
; 1.669 ; adc_process:adc|de0nano_adc:adc|reset ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|mosi~en     ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; -0.006     ; 1.850      ;
; 1.669 ; adc_process:adc|de0nano_adc:adc|reset ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|ss_n[0]     ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; -0.006     ; 1.850      ;
; 1.681 ; adc_process:adc|de0nano_adc:adc|reset ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_data[0]  ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; -0.007     ; 1.861      ;
+-------+---------------------------------------+-------------------------------------------------------------------+-----------------------------------------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+-------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                   ;
+------------+-----------------+-----------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                    ; Note ;
+------------+-----------------+-----------------------------------------------+------+
; 152.84 MHz ; 152.84 MHz      ; CLOCK_50                                      ;      ;
; 448.43 MHz ; 448.43 MHz      ; adc_process:adc|virtual_clock:vclock|virt_clk ;      ;
+------------+-----------------+-----------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                     ;
+-----------------------------------------------+--------+---------------+
; Clock                                         ; Slack  ; End Point TNS ;
+-----------------------------------------------+--------+---------------+
; CLOCK_50                                      ; -5.543 ; -11733.508    ;
; adc_process:adc|virtual_clock:vclock|virt_clk ; -1.230 ; -18.941       ;
+-----------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                     ;
+-----------------------------------------------+-------+---------------+
; Clock                                         ; Slack ; End Point TNS ;
+-----------------------------------------------+-------+---------------+
; CLOCK_50                                      ; 0.307 ; 0.000         ;
; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.312 ; 0.000         ;
+-----------------------------------------------+-------+---------------+


+---------------------------------------+
; Slow 1200mV 0C Model Recovery Summary ;
+----------+--------+-------------------+
; Clock    ; Slack  ; End Point TNS     ;
+----------+--------+-------------------+
; CLOCK_50 ; -1.031 ; -8.930            ;
+----------+--------+-------------------+


+--------------------------------------+
; Slow 1200mV 0C Model Removal Summary ;
+----------+-------+-------------------+
; Clock    ; Slack ; End Point TNS     ;
+----------+-------+-------------------+
; CLOCK_50 ; 0.809 ; 0.000             ;
+----------+-------+-------------------+


+------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                       ;
+-----------------------------------------------+--------+---------------+
; Clock                                         ; Slack  ; End Point TNS ;
+-----------------------------------------------+--------+---------------+
; CLOCK_50                                      ; -3.000 ; -3262.000     ;
; adc_process:adc|virtual_clock:vclock|virt_clk ; -1.000 ; -38.000       ;
+-----------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                           ;
+--------+---------------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+
; -5.543 ; mcp4725_dac:dac|sample_index[0] ; mcp4725_dac:dac|data_buffer[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.262      ; 6.800      ;
; -5.499 ; sample_table[166][11]           ; mcp4725_dac:dac|data_buffer[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.100     ; 6.394      ;
; -5.450 ; mcp4725_dac:dac|sample_index[1] ; mcp4725_dac:dac|data_buffer[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 6.366      ;
; -5.448 ; mcp4725_dac:dac|sample_index[1] ; mcp4725_dac:dac|data_buffer[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.262      ; 6.705      ;
; -5.387 ; mcp4725_dac:dac|sample_index[0] ; mcp4725_dac:dac|data_buffer[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 6.303      ;
; -5.359 ; sample_table[89][9]             ; mcp4725_dac:dac|data_buffer[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 6.279      ;
; -5.358 ; sample_table[81][5]             ; mcp4725_dac:dac|data_buffer[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.409     ; 5.944      ;
; -5.349 ; mcp4725_dac:dac|sample_index[0] ; mcp4725_dac:dac|data_buffer[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.262      ; 6.606      ;
; -5.346 ; sample_table[175][3]            ; mcp4725_dac:dac|data_buffer[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.036     ; 6.305      ;
; -5.336 ; mcp4725_dac:dac|sample_index[2] ; mcp4725_dac:dac|data_buffer[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.056     ; 6.275      ;
; -5.332 ; mcp4725_dac:dac|sample_index[7] ; mcp4725_dac:dac|data_buffer[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.295      ; 6.622      ;
; -5.320 ; sample_table[209][5]            ; mcp4725_dac:dac|data_buffer[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.405     ; 5.910      ;
; -5.316 ; sample_table[54][8]             ; mcp4725_dac:dac|data_buffer[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.237      ; 6.548      ;
; -5.308 ; sample_table[21][8]             ; mcp4725_dac:dac|data_buffer[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.254      ; 6.557      ;
; -5.295 ; sample_table[177][5]            ; mcp4725_dac:dac|data_buffer[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.396     ; 5.894      ;
; -5.273 ; sample_table[160][6]            ; mcp4725_dac:dac|data_buffer[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 6.207      ;
; -5.271 ; sample_table[137][1]            ; mcp4725_dac:dac|data_buffer[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.089     ; 6.177      ;
; -5.266 ; mcp4725_dac:dac|sample_index[7] ; mcp4725_dac:dac|data_buffer[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.056     ; 6.205      ;
; -5.266 ; mcp4725_dac:dac|sample_index[6] ; mcp4725_dac:dac|data_buffer[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.056     ; 6.205      ;
; -5.257 ; mcp4725_dac:dac|sample_index[2] ; mcp4725_dac:dac|data_buffer[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.262      ; 6.514      ;
; -5.252 ; mcp4725_dac:dac|sample_index[4] ; mcp4725_dac:dac|data_buffer[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 6.168      ;
; -5.251 ; mcp4725_dac:dac|sample_index[5] ; mcp4725_dac:dac|data_buffer[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 6.167      ;
; -5.242 ; sample_table[41][5]             ; mcp4725_dac:dac|data_buffer[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.425     ; 5.812      ;
; -5.234 ; sample_table[50][10]            ; mcp4725_dac:dac|data_buffer[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 6.154      ;
; -5.231 ; mcp4725_dac:dac|sample_index[2] ; mcp4725_dac:dac|data_buffer[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.262      ; 6.488      ;
; -5.228 ; sample_table[146][5]            ; mcp4725_dac:dac|data_buffer[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.405     ; 5.818      ;
; -5.226 ; sample_table[22][8]             ; mcp4725_dac:dac|data_buffer[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.078     ; 6.143      ;
; -5.220 ; sample_table[153][10]           ; mcp4725_dac:dac|data_buffer[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.074     ; 6.141      ;
; -5.215 ; sample_table[116][3]            ; mcp4725_dac:dac|data_buffer[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 6.138      ;
; -5.205 ; mcp4725_dac:dac|sample_index[7] ; mcp4725_dac:dac|data_buffer[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.262      ; 6.462      ;
; -5.193 ; mcp4725_dac:dac|sample_index[1] ; mcp4725_dac:dac|data_buffer[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.262      ; 6.450      ;
; -5.190 ; sample_table[112][3]            ; mcp4725_dac:dac|data_buffer[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.034     ; 6.151      ;
; -5.189 ; mcp4725_dac:dac|sample_index[3] ; mcp4725_dac:dac|data_buffer[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.262      ; 6.446      ;
; -5.183 ; sample_table[148][2]            ; mcp4725_dac:dac|data_buffer[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.076     ; 6.102      ;
; -5.176 ; sample_table[68][3]             ; mcp4725_dac:dac|data_buffer[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 6.116      ;
; -5.166 ; mcp4725_dac:dac|sample_index[1] ; mcp4725_dac:dac|data_buffer[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.262      ; 6.423      ;
; -5.166 ; sample_table[170][1]            ; mcp4725_dac:dac|data_buffer[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.093     ; 6.068      ;
; -5.163 ; sample_table[68][6]             ; mcp4725_dac:dac|data_buffer[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.406     ; 5.752      ;
; -5.161 ; mcp4725_dac:dac|sample_index[6] ; mcp4725_dac:dac|data_buffer[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.295      ; 6.451      ;
; -5.156 ; mcp4725_dac:dac|sample_index[3] ; mcp4725_dac:dac|data_buffer[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.262      ; 6.413      ;
; -5.154 ; mcp4725_dac:dac|sample_index[6] ; mcp4725_dac:dac|data_buffer[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.262      ; 6.411      ;
; -5.145 ; sample_table[33][4]             ; mcp4725_dac:dac|data_buffer[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 6.086      ;
; -5.144 ; mcp4725_dac:dac|sample_index[5] ; mcp4725_dac:dac|data_buffer[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.262      ; 6.401      ;
; -5.142 ; sample_table[77][6]             ; mcp4725_dac:dac|data_buffer[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.415     ; 5.722      ;
; -5.140 ; sample_table[97][11]            ; mcp4725_dac:dac|data_buffer[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.089     ; 6.046      ;
; -5.138 ; sample_table[143][3]            ; mcp4725_dac:dac|data_buffer[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.045     ; 6.088      ;
; -5.137 ; sample_table[128][3]            ; mcp4725_dac:dac|data_buffer[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.026     ; 6.106      ;
; -5.132 ; mcp4725_dac:dac|sample_index[3] ; mcp4725_dac:dac|data_buffer[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.056     ; 6.071      ;
; -5.121 ; sample_table[188][5]            ; mcp4725_dac:dac|data_buffer[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.407     ; 5.709      ;
; -5.120 ; mcp4725_dac:dac|sample_index[4] ; mcp4725_dac:dac|data_buffer[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.262      ; 6.377      ;
; -5.107 ; sample_table[171][5]            ; mcp4725_dac:dac|data_buffer[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.405     ; 5.697      ;
; -5.106 ; sample_table[84][3]             ; mcp4725_dac:dac|data_buffer[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.295      ; 6.396      ;
; -5.105 ; sample_table[91][4]             ; mcp4725_dac:dac|data_buffer[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 6.019      ;
; -5.102 ; mcp4725_dac:dac|sample_index[4] ; mcp4725_dac:dac|data_buffer[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.271      ; 6.368      ;
; -5.100 ; sample_table[91][6]             ; mcp4725_dac:dac|data_buffer[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.432     ; 5.663      ;
; -5.089 ; sample_table[164][11]           ; mcp4725_dac:dac|data_buffer[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.086     ; 5.998      ;
; -5.089 ; mcp4725_dac:dac|sample_index[0] ; mcp4725_dac:dac|data_buffer[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.295      ; 6.379      ;
; -5.085 ; mcp4725_dac:dac|sample_index[5] ; mcp4725_dac:dac|data_buffer[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.262      ; 6.342      ;
; -5.080 ; mcp4725_dac:dac|sample_index[0] ; mcp4725_dac:dac|data_buffer[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.262      ; 6.337      ;
; -5.074 ; mcp4725_dac:dac|sample_index[1] ; mcp4725_dac:dac|data_buffer[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.262      ; 6.331      ;
; -5.067 ; sample_table[123][6]            ; mcp4725_dac:dac|data_buffer[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.362     ; 5.700      ;
; -5.066 ; sample_table[136][6]            ; mcp4725_dac:dac|data_buffer[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.391     ; 5.670      ;
; -5.063 ; sample_table[171][11]           ; mcp4725_dac:dac|data_buffer[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 5.997      ;
; -5.063 ; sample_table[132][6]            ; mcp4725_dac:dac|data_buffer[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.413     ; 5.645      ;
; -5.055 ; mcp4725_dac:dac|sample_index[1] ; mcp4725_dac:dac|data_buffer[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.295      ; 6.345      ;
; -5.051 ; sample_table[197][8]            ; mcp4725_dac:dac|data_buffer[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.074     ; 5.972      ;
; -5.050 ; sample_table[233][3]            ; mcp4725_dac:dac|data_buffer[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.029     ; 6.016      ;
; -5.044 ; sample_table[129][8]            ; mcp4725_dac:dac|data_buffer[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.076     ; 5.963      ;
; -5.043 ; mcp4725_dac:dac|sample_index[4] ; mcp4725_dac:dac|data_buffer[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.262      ; 6.300      ;
; -5.042 ; sample_table[139][2]            ; mcp4725_dac:dac|data_buffer[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 5.962      ;
; -5.041 ; mcp4725_dac:dac|sample_index[0] ; mcp4725_dac:dac|data_buffer[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.262      ; 6.298      ;
; -5.038 ; sample_table[130][10]           ; mcp4725_dac:dac|data_buffer[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.067     ; 5.966      ;
; -5.037 ; mcp4725_dac:dac|sample_index[3] ; mcp4725_dac:dac|data_buffer[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.295      ; 6.327      ;
; -5.037 ; mcp4725_dac:dac|sample_index[0] ; mcp4725_dac:dac|data_buffer[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.262      ; 6.294      ;
; -5.034 ; mcp4725_dac:dac|sample_index[7] ; mcp4725_dac:dac|data_buffer[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.295      ; 6.324      ;
; -5.018 ; sample_table[173][5]            ; mcp4725_dac:dac|data_buffer[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.411     ; 5.602      ;
; -5.016 ; sample_table[27][1]             ; mcp4725_dac:dac|data_buffer[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.060     ; 5.951      ;
; -5.015 ; mcp4725_dac:dac|sample_index[4] ; mcp4725_dac:dac|data_buffer[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.295      ; 6.305      ;
; -5.014 ; sample_table[107][5]            ; mcp4725_dac:dac|data_buffer[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.389     ; 5.620      ;
; -5.013 ; sample_table[53][10]            ; mcp4725_dac:dac|data_buffer[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.069     ; 5.939      ;
; -5.013 ; sample_table[53][5]             ; mcp4725_dac:dac|data_buffer[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.410     ; 5.598      ;
; -5.011 ; sample_table[105][7]            ; mcp4725_dac:dac|data_buffer[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.069     ; 5.937      ;
; -5.008 ; sample_table[69][8]             ; mcp4725_dac:dac|data_buffer[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 5.930      ;
; -5.005 ; sample_table[139][1]            ; mcp4725_dac:dac|data_buffer[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 5.923      ;
; -4.998 ; mcp4725_dac:dac|sample_index[2] ; mcp4725_dac:dac|data_buffer[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.262      ; 6.255      ;
; -4.996 ; mcp4725_dac:dac|sample_index[3] ; mcp4725_dac:dac|data_buffer[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.262      ; 6.253      ;
; -4.996 ; sample_table[203][2]            ; mcp4725_dac:dac|data_buffer[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.110     ; 5.881      ;
; -4.993 ; sample_table[88][3]             ; mcp4725_dac:dac|data_buffer[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.045     ; 5.943      ;
; -4.987 ; sample_table[82][8]             ; mcp4725_dac:dac|data_buffer[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.068     ; 5.914      ;
; -4.982 ; sample_table[80][3]             ; mcp4725_dac:dac|data_buffer[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 5.940      ;
; -4.981 ; sample_table[162][11]           ; mcp4725_dac:dac|data_buffer[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.094     ; 5.882      ;
; -4.978 ; mcp4725_dac:dac|sample_index[7] ; mcp4725_dac:dac|data_buffer[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 5.894      ;
; -4.978 ; sample_table[169][5]            ; mcp4725_dac:dac|data_buffer[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.083     ; 5.890      ;
; -4.975 ; sample_table[118][2]            ; mcp4725_dac:dac|data_buffer[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.107     ; 5.863      ;
; -4.963 ; mcp4725_dac:dac|sample_index[2] ; mcp4725_dac:dac|data_buffer[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.262      ; 6.220      ;
; -4.962 ; sample_table[81][9]             ; mcp4725_dac:dac|data_buffer[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 5.882      ;
; -4.962 ; sample_table[167][3]            ; mcp4725_dac:dac|data_buffer[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 5.916      ;
; -4.961 ; sample_table[73][10]            ; mcp4725_dac:dac|data_buffer[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.266      ; 6.222      ;
; -4.960 ; mcp4725_dac:dac|sample_index[5] ; mcp4725_dac:dac|data_buffer[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.262      ; 6.217      ;
; -4.960 ; sample_table[80][6]             ; mcp4725_dac:dac|data_buffer[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.388     ; 5.567      ;
+--------+---------------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'adc_process:adc|virtual_clock:vclock|virt_clk'                                                                                                                                                                                                ;
+--------+------------------------------------------------------------------+-------------------------------------------------------+-----------------------------------------------+-----------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                        ; To Node                                               ; Launch Clock                                  ; Latch Clock                                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------+-------------------------------------------------------+-----------------------------------------------+-----------------------------------------------+--------------+------------+------------+
; -1.230 ; adc_process:adc|de0nano_adc:adc|init_delay[2]                    ; adc_process:adc|de0nano_adc:adc|reset                 ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.053     ; 2.172      ;
; -1.227 ; adc_process:adc|de0nano_adc:adc|init_delay[0]                    ; adc_process:adc|de0nano_adc:adc|reset                 ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.053     ; 2.169      ;
; -1.188 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[1]                ; adc_process:adc|de0nano_adc:adc|enable                ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.055     ; 2.128      ;
; -1.178 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[3]                ; adc_process:adc|de0nano_adc:adc|enable                ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.055     ; 2.118      ;
; -1.115 ; adc_process:adc|de0nano_adc:adc|init_delay[1]                    ; adc_process:adc|de0nano_adc:adc|reset                 ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.053     ; 2.057      ;
; -1.069 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[4]                ; adc_process:adc|de0nano_adc:adc|enable                ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.055     ; 2.009      ;
; -1.066 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[0]                ; adc_process:adc|de0nano_adc:adc|enable                ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.055     ; 2.006      ;
; -1.061 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[3]                ; adc_process:adc|de0nano_adc:adc|state.ready~reg0      ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.055     ; 2.001      ;
; -0.988 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[5]                ; adc_process:adc|de0nano_adc:adc|enable                ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.055     ; 1.928      ;
; -0.986 ; adc_process:adc|de0nano_adc:adc|state.initialize~reg0            ; adc_process:adc|de0nano_adc:adc|reset                 ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.053     ; 1.928      ;
; -0.975 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[4]                ; adc_process:adc|de0nano_adc:adc|state.ready~reg0      ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.055     ; 1.915      ;
; -0.963 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[2]                ; adc_process:adc|de0nano_adc:adc|enable                ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.055     ; 1.903      ;
; -0.926 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[0]                ; adc_process:adc|de0nano_adc:adc|state.ready~reg0      ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.055     ; 1.866      ;
; -0.925 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[3]                ; adc_process:adc|de0nano_adc:adc|state.initialize~reg0 ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.055     ; 1.865      ;
; -0.923 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[3]                ; adc_process:adc|de0nano_adc:adc|state.execute~reg0    ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.055     ; 1.863      ;
; -0.910 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[1]                ; adc_process:adc|de0nano_adc:adc|state.ready~reg0      ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.055     ; 1.850      ;
; -0.899 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[2]                ; adc_process:adc|de0nano_adc:adc|state.execute~reg0    ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.055     ; 1.839      ;
; -0.888 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[2]                ; adc_process:adc|de0nano_adc:adc|state.initialize~reg0 ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.055     ; 1.828      ;
; -0.885 ; adc_process:adc|adc_run                                          ; adc_process:adc|adc_run                               ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.055     ; 1.825      ;
; -0.839 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[4]                ; adc_process:adc|de0nano_adc:adc|state.initialize~reg0 ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.055     ; 1.779      ;
; -0.837 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[4]                ; adc_process:adc|de0nano_adc:adc|state.execute~reg0    ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.055     ; 1.777      ;
; -0.816 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[0]                ; adc_process:adc|de0nano_adc:adc|state.initialize~reg0 ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.055     ; 1.756      ;
; -0.814 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[0]                ; adc_process:adc|de0nano_adc:adc|state.execute~reg0    ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.055     ; 1.754      ;
; -0.799 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[3]                ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[2]     ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.055     ; 1.739      ;
; -0.774 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[1]                ; adc_process:adc|de0nano_adc:adc|state.initialize~reg0 ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.055     ; 1.714      ;
; -0.772 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[1]                ; adc_process:adc|de0nano_adc:adc|state.execute~reg0    ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.055     ; 1.712      ;
; -0.769 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[5]                ; adc_process:adc|de0nano_adc:adc|state.ready~reg0      ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.055     ; 1.709      ;
; -0.765 ; adc_process:adc|de0nano_adc:adc|state.execute~reg0               ; adc_process:adc|de0nano_adc:adc|enable                ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.055     ; 1.705      ;
; -0.760 ; adc_process:adc|de0nano_adc:adc|enable                           ; adc_process:adc|de0nano_adc:adc|enable                ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.055     ; 1.700      ;
; -0.750 ; adc_process:adc|de0nano_adc:adc|state.ready~reg0                 ; adc_process:adc|adc_run                               ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.058     ; 1.687      ;
; -0.739 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[3]                ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[1]     ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.055     ; 1.679      ;
; -0.724 ; adc_process:adc|de0nano_adc:adc|state.execute~reg0               ; adc_process:adc|de0nano_adc:adc|state.initialize~reg0 ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.055     ; 1.664      ;
; -0.722 ; adc_process:adc|de0nano_adc:adc|state.execute~reg0               ; adc_process:adc|de0nano_adc:adc|state.execute~reg0    ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.055     ; 1.662      ;
; -0.722 ; adc_process:adc|de0nano_adc:adc|init_delay[2]                    ; adc_process:adc|de0nano_adc:adc|state.execute~reg0    ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.055     ; 1.662      ;
; -0.714 ; adc_process:adc|de0nano_adc:adc|state.ready~reg0                 ; adc_process:adc|sleep[4]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.058     ; 1.651      ;
; -0.714 ; adc_process:adc|de0nano_adc:adc|state.ready~reg0                 ; adc_process:adc|sleep[1]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.058     ; 1.651      ;
; -0.714 ; adc_process:adc|de0nano_adc:adc|state.ready~reg0                 ; adc_process:adc|sleep[2]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.058     ; 1.651      ;
; -0.714 ; adc_process:adc|de0nano_adc:adc|state.ready~reg0                 ; adc_process:adc|sleep[3]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.058     ; 1.651      ;
; -0.714 ; adc_process:adc|de0nano_adc:adc|state.ready~reg0                 ; adc_process:adc|sleep[5]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.058     ; 1.651      ;
; -0.714 ; adc_process:adc|de0nano_adc:adc|state.ready~reg0                 ; adc_process:adc|sleep[10]                             ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.058     ; 1.651      ;
; -0.714 ; adc_process:adc|de0nano_adc:adc|state.ready~reg0                 ; adc_process:adc|sleep[6]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.058     ; 1.651      ;
; -0.714 ; adc_process:adc|de0nano_adc:adc|state.ready~reg0                 ; adc_process:adc|sleep[7]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.058     ; 1.651      ;
; -0.714 ; adc_process:adc|de0nano_adc:adc|state.ready~reg0                 ; adc_process:adc|sleep[8]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.058     ; 1.651      ;
; -0.714 ; adc_process:adc|de0nano_adc:adc|state.ready~reg0                 ; adc_process:adc|sleep[9]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.058     ; 1.651      ;
; -0.713 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[4]                ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[2]     ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.055     ; 1.653      ;
; -0.711 ; adc_process:adc|de0nano_adc:adc|init_delay[2]                    ; adc_process:adc|de0nano_adc:adc|state.initialize~reg0 ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.055     ; 1.651      ;
; -0.709 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[3]                ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[5]     ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.055     ; 1.649      ;
; -0.700 ; adc_process:adc|sleep[2]                                         ; adc_process:adc|sleep[9]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.055     ; 1.640      ;
; -0.695 ; adc_process:adc|sleep[0]                                         ; adc_process:adc|sleep[10]                             ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.055     ; 1.635      ;
; -0.693 ; adc_process:adc|sleep[1]                                         ; adc_process:adc|sleep[10]                             ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.055     ; 1.633      ;
; -0.682 ; adc_process:adc|sleep[2]                                         ; adc_process:adc|sleep[10]                             ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.055     ; 1.622      ;
; -0.672 ; adc_process:adc|de0nano_adc:adc|init_delay[0]                    ; adc_process:adc|de0nano_adc:adc|state.execute~reg0    ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.055     ; 1.612      ;
; -0.669 ; adc_process:adc|de0nano_adc:adc|init_delay[1]                    ; adc_process:adc|de0nano_adc:adc|state.execute~reg0    ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.055     ; 1.609      ;
; -0.664 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[0]                ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[2]     ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.055     ; 1.604      ;
; -0.663 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[0]                ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[5]     ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.055     ; 1.603      ;
; -0.661 ; adc_process:adc|de0nano_adc:adc|init_delay[0]                    ; adc_process:adc|de0nano_adc:adc|state.initialize~reg0 ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.055     ; 1.601      ;
; -0.658 ; adc_process:adc|de0nano_adc:adc|init_delay[1]                    ; adc_process:adc|de0nano_adc:adc|state.initialize~reg0 ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.055     ; 1.598      ;
; -0.653 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[4]                ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[1]     ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.055     ; 1.593      ;
; -0.648 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[1]                ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[2]     ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.055     ; 1.588      ;
; -0.635 ; adc_process:adc|sleep[1]                                         ; adc_process:adc|sleep[9]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.055     ; 1.575      ;
; -0.633 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[5]                ; adc_process:adc|de0nano_adc:adc|state.initialize~reg0 ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.055     ; 1.573      ;
; -0.631 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[5]                ; adc_process:adc|de0nano_adc:adc|state.execute~reg0    ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.055     ; 1.571      ;
; -0.629 ; adc_process:adc|sleep[0]                                         ; adc_process:adc|sleep[9]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.055     ; 1.569      ;
; -0.622 ; adc_process:adc|sleep[3]                                         ; adc_process:adc|adc_run                               ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.055     ; 1.562      ;
; -0.615 ; adc_process:adc|sleep[2]                                         ; adc_process:adc|adc_run                               ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.055     ; 1.555      ;
; -0.604 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[0]                ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[1]     ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.055     ; 1.544      ;
; -0.604 ; adc_process:adc|adc_run                                          ; adc_process:adc|sleep[4]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.055     ; 1.544      ;
; -0.604 ; adc_process:adc|adc_run                                          ; adc_process:adc|sleep[1]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.055     ; 1.544      ;
; -0.604 ; adc_process:adc|adc_run                                          ; adc_process:adc|sleep[2]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.055     ; 1.544      ;
; -0.604 ; adc_process:adc|adc_run                                          ; adc_process:adc|sleep[3]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.055     ; 1.544      ;
; -0.604 ; adc_process:adc|adc_run                                          ; adc_process:adc|sleep[5]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.055     ; 1.544      ;
; -0.604 ; adc_process:adc|adc_run                                          ; adc_process:adc|sleep[10]                             ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.055     ; 1.544      ;
; -0.604 ; adc_process:adc|adc_run                                          ; adc_process:adc|sleep[6]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.055     ; 1.544      ;
; -0.604 ; adc_process:adc|adc_run                                          ; adc_process:adc|sleep[7]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.055     ; 1.544      ;
; -0.604 ; adc_process:adc|adc_run                                          ; adc_process:adc|sleep[8]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.055     ; 1.544      ;
; -0.604 ; adc_process:adc|adc_run                                          ; adc_process:adc|sleep[9]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.055     ; 1.544      ;
; -0.600 ; adc_process:adc|sleep[2]                                         ; adc_process:adc|sleep[7]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.055     ; 1.540      ;
; -0.597 ; adc_process:adc|sleep[4]                                         ; adc_process:adc|sleep[9]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.055     ; 1.537      ;
; -0.595 ; adc_process:adc|sleep[0]                                         ; adc_process:adc|sleep[8]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.055     ; 1.535      ;
; -0.595 ; adc_process:adc|sleep[3]                                         ; adc_process:adc|sleep[10]                             ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.055     ; 1.535      ;
; -0.593 ; adc_process:adc|sleep[1]                                         ; adc_process:adc|sleep[8]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.055     ; 1.533      ;
; -0.588 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[1]                ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[1]     ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.055     ; 1.528      ;
; -0.582 ; adc_process:adc|sleep[2]                                         ; adc_process:adc|sleep[8]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.055     ; 1.522      ;
; -0.579 ; adc_process:adc|sleep[4]                                         ; adc_process:adc|sleep[10]                             ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.055     ; 1.519      ;
; -0.576 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_data[0] ; adc_process:adc|DATA_RECEIVE[0]                       ; CLOCK_50                                      ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.003     ; 1.558      ;
; -0.553 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[2]                ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[5]     ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.055     ; 1.493      ;
; -0.539 ; adc_process:adc|sleep[3]                                         ; adc_process:adc|sleep[9]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.055     ; 1.479      ;
; -0.535 ; adc_process:adc|sleep[1]                                         ; adc_process:adc|sleep[7]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.055     ; 1.475      ;
; -0.529 ; adc_process:adc|sleep[0]                                         ; adc_process:adc|sleep[7]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.055     ; 1.469      ;
; -0.507 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[5]                ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[2]     ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.055     ; 1.447      ;
; -0.502 ; adc_process:adc|sleep[6]                                         ; adc_process:adc|sleep[9]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.055     ; 1.442      ;
; -0.500 ; adc_process:adc|sleep[2]                                         ; adc_process:adc|sleep[5]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.055     ; 1.440      ;
; -0.499 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[3]                ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[4]     ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.055     ; 1.439      ;
; -0.499 ; adc_process:adc|sleep[8]                                         ; adc_process:adc|adc_run                               ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.055     ; 1.439      ;
; -0.498 ; adc_process:adc|de0nano_adc:adc|state.execute~reg0               ; adc_process:adc|adc_run                               ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.058     ; 1.435      ;
; -0.498 ; adc_process:adc|sleep[5]                                         ; adc_process:adc|sleep[10]                             ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.055     ; 1.438      ;
; -0.497 ; adc_process:adc|sleep[4]                                         ; adc_process:adc|sleep[7]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.055     ; 1.437      ;
; -0.495 ; adc_process:adc|sleep[0]                                         ; adc_process:adc|sleep[6]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.055     ; 1.435      ;
; -0.495 ; adc_process:adc|sleep[3]                                         ; adc_process:adc|sleep[8]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.055     ; 1.435      ;
; -0.493 ; adc_process:adc|sleep[1]                                         ; adc_process:adc|sleep[6]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.055     ; 1.433      ;
+--------+------------------------------------------------------------------+-------------------------------------------------------+-----------------------------------------------+-----------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                      ;
+-------+----------------------------------------------------------------------+----------------------------------------------------------------------+-----------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                            ; To Node                                                              ; Launch Clock                                  ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------+----------------------------------------------------------------------+-----------------------------------------------+-------------+--------------+------------+------------+
; 0.307 ; adc_process:adc|virtual_clock:vclock|vclk_cnt[0]                     ; adc_process:adc|virtual_clock:vclock|vclk_cnt[0]                     ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.068      ; 0.519      ;
; 0.307 ; adc_process:adc|virtual_clock:vclock|virt_clk                        ; adc_process:adc|virtual_clock:vclock|virt_clk                        ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; 1.949      ; 2.610      ;
; 0.311 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|sclk           ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|sclk           ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|mosi~en        ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|mosi~en        ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|bit_cnt[2]                ; mcp4725_dac:dac|i2c_master:i2c_master_inst|bit_cnt[2]                ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.312 ; mcp4725_dac:dac|data_wr[7]                                           ; mcp4725_dac:dac|data_wr[7]                                           ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; mcp4725_dac:dac|data_wr[4]                                           ; mcp4725_dac:dac|data_wr[4]                                           ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; mcp4725_dac:dac|data_wr[5]                                           ; mcp4725_dac:dac|data_wr[5]                                           ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; mcp4725_dac:dac|data_wr[6]                                           ; mcp4725_dac:dac|data_wr[6]                                           ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; mcp4725_dac:dac|state.ST_WR_2                                        ; mcp4725_dac:dac|state.ST_WR_2                                        ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; mcp4725_dac:dac|ena                                                  ; mcp4725_dac:dac|ena                                                  ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|assert_data    ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|assert_data    ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.ready               ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.ready               ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|ack_error                 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|ack_error                 ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|scl_ena                   ; mcp4725_dac:dac|i2c_master:i2c_master_inst|scl_ena                   ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.wr                  ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.wr                  ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.command             ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.command             ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.rd                  ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.rd                  ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|stretch                   ; mcp4725_dac:dac|i2c_master:i2c_master_inst|stretch                   ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|clk_ratio[0]   ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|clk_ratio[0]   ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; adc_process:adc|virtual_clock:vclock|vclk_cnt[1]                     ; adc_process:adc|virtual_clock:vclock|vclk_cnt[1]                     ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; adc_process:adc|virtual_clock:vclock|vclk_cnt[4]                     ; adc_process:adc|virtual_clock:vclock|vclk_cnt[4]                     ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; adc_process:adc|virtual_clock:vclock|vclk_cnt[2]                     ; adc_process:adc|virtual_clock:vclock|vclk_cnt[2]                     ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; state                                                                ; state                                                                ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.319 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|bit_cnt[0]                ; mcp4725_dac:dac|i2c_master:i2c_master_inst|bit_cnt[0]                ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.056      ; 0.519      ;
; 0.320 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[1]                  ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[1]                  ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.055      ; 0.519      ;
; 0.320 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[0]                  ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[0]                  ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.055      ; 0.519      ;
; 0.320 ; done                                                                 ; done                                                                 ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.055      ; 0.519      ;
; 0.340 ; mcp4725_dac:dac|data_buffer[5]                                       ; mcp4725_dac:dac|data_wr[5]                                           ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|clk_toggles[4] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|clk_toggles[4] ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.068      ; 0.552      ;
; 0.342 ; mcp4725_dac:dac|state.ST_IDLE                                        ; mcp4725_dac:dac|state.ST_START                                       ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.055      ; 0.541      ;
; 0.345 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[0]   ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[1]   ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.055      ; 0.544      ;
; 0.346 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[0]   ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_data[0]     ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.055      ; 0.545      ;
; 0.356 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[7]   ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[8]   ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.055      ; 0.555      ;
; 0.357 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[9]   ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[10]  ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.055      ; 0.556      ;
; 0.357 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[4]   ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[5]   ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.055      ; 0.556      ;
; 0.357 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[1]   ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[2]   ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.055      ; 0.556      ;
; 0.358 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[10]  ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[11]  ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.055      ; 0.557      ;
; 0.358 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[8]   ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[9]   ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.055      ; 0.557      ;
; 0.359 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[5]   ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[6]   ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.055      ; 0.558      ;
; 0.365 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[1]                  ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[3]                  ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.055      ; 0.564      ;
; 0.369 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[1]                  ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[0]                  ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.055      ; 0.568      ;
; 0.387 ; sample_index[7]                                                      ; sample_index[7]                                                      ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.054      ; 0.585      ;
; 0.449 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.start               ; mcp4725_dac:dac|i2c_master:i2c_master_inst|busy                      ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.055      ; 0.648      ;
; 0.456 ; mcp4725_dac:dac|state.ST_START                                       ; mcp4725_dac:dac|state.ST_WR_1                                        ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.055      ; 0.655      ;
; 0.471 ; mcp4725_dac:dac|state.ST_WR_1                                        ; mcp4725_dac:dac|state.ST_STOP                                        ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.055      ; 0.670      ;
; 0.479 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.stop                ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.ready               ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.055      ; 0.678      ;
; 0.483 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[6]   ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[7]   ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.055      ; 0.682      ;
; 0.484 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[2]   ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[3]   ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.055      ; 0.683      ;
; 0.485 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[3]   ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[4]   ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.055      ; 0.684      ;
; 0.490 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|data_clk                  ; mcp4725_dac:dac|i2c_master:i2c_master_inst|data_clk_prev             ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.055      ; 0.689      ;
; 0.501 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.mstr_ack            ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.rd                  ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.055      ; 0.700      ;
; 0.508 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|clk_toggles[1] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|clk_toggles[1] ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.068      ; 0.720      ;
; 0.509 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|clk_toggles[3] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|clk_toggles[3] ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.068      ; 0.721      ;
; 0.512 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|clk_toggles[2] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|clk_toggles[2] ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.068      ; 0.724      ;
; 0.512 ; sample_index[1]                                                      ; sample_index[1]                                                      ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.054      ; 0.710      ;
; 0.513 ; sample_index[3]                                                      ; sample_index[3]                                                      ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.054      ; 0.711      ;
; 0.518 ; sample_index[2]                                                      ; sample_index[2]                                                      ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.054      ; 0.716      ;
; 0.523 ; mcp4725_dac:dac|state.ST_START                                       ; mcp4725_dac:dac|ena                                                  ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.055      ; 0.722      ;
; 0.525 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.slv_ack1            ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.wr                  ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.055      ; 0.724      ;
; 0.528 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.start               ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.command             ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.055      ; 0.727      ;
; 0.530 ; mcp4725_dac:dac|sample_index[6]                                      ; mcp4725_dac:dac|sample_index[6]                                      ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.056      ; 0.730      ;
; 0.531 ; mcp4725_dac:dac|state.ST_WR_1                                        ; mcp4725_dac:dac|state.ST_WR_2                                        ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.055      ; 0.730      ;
; 0.532 ; sample_index[0]                                                      ; sample_index[0]                                                      ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.054      ; 0.730      ;
; 0.533 ; mcp4725_dac:dac|sample_index[7]                                      ; mcp4725_dac:dac|sample_index[7]                                      ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.056      ; 0.733      ;
; 0.534 ; mcp4725_dac:dac|sample_index[1]                                      ; mcp4725_dac:dac|sample_index[1]                                      ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.056      ; 0.734      ;
; 0.540 ; mcp4725_dac:dac|sample_index[3]                                      ; mcp4725_dac:dac|sample_index[3]                                      ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.056      ; 0.740      ;
; 0.540 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.slv_ack2            ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.stop                ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.055      ; 0.739      ;
; 0.543 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|clk_toggles[0] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|clk_toggles[0] ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.068      ; 0.755      ;
; 0.546 ; mcp4725_dac:dac|sample_index[0]                                      ; mcp4725_dac:dac|sample_index[0]                                      ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.056      ; 0.746      ;
; 0.550 ; mcp4725_dac:dac|sample_index[5]                                      ; mcp4725_dac:dac|sample_index[5]                                      ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.056      ; 0.750      ;
; 0.552 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|state          ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|mosi~en        ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.056      ; 0.752      ;
; 0.557 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|bit_cnt[0]                ; mcp4725_dac:dac|i2c_master:i2c_master_inst|bit_cnt[2]                ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.056      ; 0.757      ;
; 0.562 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[0]                  ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[5]                  ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.055      ; 0.761      ;
; 0.564 ; sample_index[6]                                                      ; sample_index[6]                                                      ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.054      ; 0.762      ;
; 0.567 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|state          ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|ss_n[0]        ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.056      ; 0.767      ;
; 0.569 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[1]                  ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[2]                  ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.055      ; 0.768      ;
; 0.570 ; adc_process:adc|DATA_RECEIVE[11]                                     ; sample_table[32][11]                                                 ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; 0.359      ; 1.103      ;
; 0.575 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[1]                  ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[5]                  ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.055      ; 0.774      ;
; 0.575 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[0]                  ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[2]                  ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.055      ; 0.774      ;
; 0.576 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[0]                  ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[3]                  ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.055      ; 0.775      ;
; 0.577 ; sample_index[4]                                                      ; sample_index[4]                                                      ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.054      ; 0.775      ;
; 0.577 ; sample_index[5]                                                      ; sample_index[5]                                                      ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.054      ; 0.775      ;
; 0.579 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[0]                  ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[1]                  ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.055      ; 0.778      ;
; 0.581 ; mcp4725_dac:dac|state.ST_STOP                                        ; mcp4725_dac:dac|state.ST_WR_1                                        ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.055      ; 0.780      ;
; 0.583 ; adc_process:adc|DATA_RECEIVE[0]                                      ; sample_table[246][0]                                                 ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; 0.356      ; 1.113      ;
; 0.595 ; adc_process:adc|DATA_RECEIVE[11]                                     ; sample_table[34][11]                                                 ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; 0.333      ; 1.102      ;
; 0.598 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|state          ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|sclk           ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.056      ; 0.798      ;
; 0.605 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[5]                  ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[5]                  ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.055      ; 0.804      ;
; 0.610 ; state                                                                ; done                                                                 ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.055      ; 0.809      ;
; 0.626 ; mcp4725_dac:dac|busy_prev[1]                                         ; mcp4725_dac:dac|state.ST_WR_2                                        ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.055      ; 0.825      ;
; 0.626 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|sda_int                   ; mcp4725_dac:dac|i2c_master:i2c_master_inst|sda_int                   ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.055      ; 0.825      ;
; 0.636 ; adc_process:adc|virtual_clock:vclock|vclk_cnt[1]                     ; adc_process:adc|virtual_clock:vclock|vclk_cnt[4]                     ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.055      ; 0.835      ;
; 0.646 ; adc_process:adc|DATA_RECEIVE[0]                                      ; sample_table[254][0]                                                 ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; 0.327      ; 1.147      ;
; 0.650 ; mcp4725_dac:dac|data_buffer[2]                                       ; mcp4725_dac:dac|data_wr[2]                                           ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; -0.257     ; 0.537      ;
; 0.660 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.rd                  ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.mstr_ack            ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.055      ; 0.859      ;
; 0.672 ; mcp4725_dac:dac|sample_index[2]                                      ; mcp4725_dac:dac|sample_index[2]                                      ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.056      ; 0.872      ;
; 0.676 ; adc_process:adc|DATA_RECEIVE[5]                                      ; sample_table[184][5]                                                 ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; 0.353      ; 1.203      ;
; 0.684 ; mcp4725_dac:dac|sample_index[4]                                      ; mcp4725_dac:dac|sample_index[4]                                      ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.056      ; 0.884      ;
; 0.686 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.command             ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.slv_ack1            ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.055      ; 0.885      ;
+-------+----------------------------------------------------------------------+----------------------------------------------------------------------+-----------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'adc_process:adc|virtual_clock:vclock|virt_clk'                                                                                                                                                                                                 ;
+-------+-------------------------------------------------------------------+-------------------------------------------------------+-----------------------------------------------+-----------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                         ; To Node                                               ; Launch Clock                                  ; Latch Clock                                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------+-------------------------------------------------------+-----------------------------------------------+-----------------------------------------------+--------------+------------+------------+
; 0.312 ; adc_process:adc|de0nano_adc:adc|state.initialize~reg0             ; adc_process:adc|de0nano_adc:adc|state.initialize~reg0 ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; adc_process:adc|de0nano_adc:adc|init_delay[2]                     ; adc_process:adc|de0nano_adc:adc|init_delay[2]         ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; adc_process:adc|de0nano_adc:adc|init_delay[1]                     ; adc_process:adc|de0nano_adc:adc|init_delay[1]         ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; adc_process:adc|de0nano_adc:adc|state.ready~reg0                  ; adc_process:adc|de0nano_adc:adc|state.ready~reg0      ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; adc_process:adc|sleep[0]                                          ; adc_process:adc|sleep[0]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; adc_process:adc|de0nano_adc:adc|state.execute~reg0                ; adc_process:adc|de0nano_adc:adc|state.execute~reg0    ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[2]                 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[2]     ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[4]                 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[4]     ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[5]                 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[5]     ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[3]                 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[3]     ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[1]                 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[1]     ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 0.511      ;
; 0.320 ; adc_process:adc|de0nano_adc:adc|init_delay[0]                     ; adc_process:adc|de0nano_adc:adc|init_delay[0]         ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 0.519      ;
; 0.320 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[0]                 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[0]     ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 0.519      ;
; 0.334 ; adc_process:adc|sleep[10]                                         ; adc_process:adc|sleep[10]                             ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 0.533      ;
; 0.376 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_data[1]  ; adc_process:adc|DATA_RECEIVE[1]                       ; CLOCK_50                                      ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.144      ; 0.694      ;
; 0.377 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_data[10] ; adc_process:adc|DATA_RECEIVE[10]                      ; CLOCK_50                                      ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.144      ; 0.695      ;
; 0.378 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_data[4]  ; adc_process:adc|DATA_RECEIVE[4]                       ; CLOCK_50                                      ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.144      ; 0.696      ;
; 0.379 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_data[2]  ; adc_process:adc|DATA_RECEIVE[2]                       ; CLOCK_50                                      ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.144      ; 0.697      ;
; 0.379 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_data[11] ; adc_process:adc|DATA_RECEIVE[11]                      ; CLOCK_50                                      ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.144      ; 0.697      ;
; 0.475 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_data[9]  ; adc_process:adc|DATA_RECEIVE[9]                       ; CLOCK_50                                      ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.144      ; 0.793      ;
; 0.499 ; adc_process:adc|de0nano_adc:adc|init_delay[0]                     ; adc_process:adc|de0nano_adc:adc|init_delay[2]         ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 0.698      ;
; 0.500 ; adc_process:adc|de0nano_adc:adc|init_delay[0]                     ; adc_process:adc|de0nano_adc:adc|init_delay[1]         ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 0.699      ;
; 0.501 ; adc_process:adc|sleep[4]                                          ; adc_process:adc|sleep[4]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 0.700      ;
; 0.502 ; adc_process:adc|sleep[2]                                          ; adc_process:adc|sleep[2]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 0.701      ;
; 0.502 ; adc_process:adc|sleep[9]                                          ; adc_process:adc|sleep[9]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 0.701      ;
; 0.503 ; adc_process:adc|sleep[3]                                          ; adc_process:adc|sleep[3]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 0.702      ;
; 0.503 ; adc_process:adc|sleep[6]                                          ; adc_process:adc|sleep[6]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 0.702      ;
; 0.506 ; adc_process:adc|sleep[5]                                          ; adc_process:adc|sleep[5]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 0.705      ;
; 0.506 ; adc_process:adc|sleep[7]                                          ; adc_process:adc|sleep[7]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 0.705      ;
; 0.507 ; adc_process:adc|de0nano_adc:adc|init_delay[1]                     ; adc_process:adc|de0nano_adc:adc|init_delay[2]         ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 0.706      ;
; 0.513 ; adc_process:adc|sleep[0]                                          ; adc_process:adc|sleep[1]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 0.712      ;
; 0.515 ; adc_process:adc|sleep[8]                                          ; adc_process:adc|sleep[8]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 0.714      ;
; 0.515 ; adc_process:adc|sleep[1]                                          ; adc_process:adc|sleep[1]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 0.714      ;
; 0.529 ; adc_process:adc|de0nano_adc:adc|state.ready~reg0                  ; adc_process:adc|de0nano_adc:adc|state.execute~reg0    ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 0.728      ;
; 0.535 ; adc_process:adc|sleep[10]                                         ; adc_process:adc|adc_run                               ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 0.734      ;
; 0.538 ; adc_process:adc|adc_run                                           ; adc_process:adc|sleep[0]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 0.737      ;
; 0.571 ; adc_process:adc|de0nano_adc:adc|state.ready~reg0                  ; adc_process:adc|de0nano_adc:adc|state.initialize~reg0 ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 0.770      ;
; 0.607 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_data[6]  ; adc_process:adc|DATA_RECEIVE[6]                       ; CLOCK_50                                      ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.146      ; 0.927      ;
; 0.647 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_data[8]  ; adc_process:adc|DATA_RECEIVE[8]                       ; CLOCK_50                                      ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; -0.125     ; 0.696      ;
; 0.665 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[1]                 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[2]     ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 0.864      ;
; 0.665 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[1]                 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[3]     ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 0.864      ;
; 0.694 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[2]                 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[0]     ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 0.893      ;
; 0.717 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[2]                 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[1]     ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 0.916      ;
; 0.736 ; adc_process:adc|de0nano_adc:adc|state.ready~reg0                  ; adc_process:adc|sleep[0]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.052      ; 0.932      ;
; 0.745 ; adc_process:adc|sleep[4]                                          ; adc_process:adc|sleep[5]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 0.944      ;
; 0.747 ; adc_process:adc|sleep[2]                                          ; adc_process:adc|sleep[3]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 0.946      ;
; 0.748 ; adc_process:adc|sleep[6]                                          ; adc_process:adc|sleep[7]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 0.947      ;
; 0.750 ; adc_process:adc|sleep[1]                                          ; adc_process:adc|sleep[2]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 0.949      ;
; 0.751 ; adc_process:adc|sleep[9]                                          ; adc_process:adc|sleep[10]                             ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 0.950      ;
; 0.752 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_data[3]  ; adc_process:adc|DATA_RECEIVE[3]                       ; CLOCK_50                                      ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; -0.125     ; 0.801      ;
; 0.752 ; adc_process:adc|sleep[3]                                          ; adc_process:adc|sleep[4]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 0.951      ;
; 0.752 ; adc_process:adc|sleep[0]                                          ; adc_process:adc|sleep[2]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 0.951      ;
; 0.755 ; adc_process:adc|sleep[5]                                          ; adc_process:adc|sleep[6]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 0.954      ;
; 0.755 ; adc_process:adc|sleep[7]                                          ; adc_process:adc|sleep[8]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 0.954      ;
; 0.757 ; adc_process:adc|sleep[1]                                          ; adc_process:adc|sleep[3]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 0.956      ;
; 0.759 ; adc_process:adc|sleep[3]                                          ; adc_process:adc|sleep[5]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 0.958      ;
; 0.759 ; adc_process:adc|sleep[0]                                          ; adc_process:adc|sleep[3]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 0.958      ;
; 0.760 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[5]                 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[0]     ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 0.959      ;
; 0.760 ; adc_process:adc|sleep[8]                                          ; adc_process:adc|sleep[9]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 0.959      ;
; 0.762 ; adc_process:adc|sleep[5]                                          ; adc_process:adc|sleep[7]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 0.961      ;
; 0.762 ; adc_process:adc|sleep[7]                                          ; adc_process:adc|sleep[9]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 0.961      ;
; 0.772 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[1]                 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[4]     ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 0.971      ;
; 0.789 ; adc_process:adc|sleep[1]                                          ; adc_process:adc|adc_run                               ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 0.988      ;
; 0.791 ; adc_process:adc|sleep[7]                                          ; adc_process:adc|adc_run                               ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 0.990      ;
; 0.793 ; adc_process:adc|sleep[0]                                          ; adc_process:adc|adc_run                               ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 0.992      ;
; 0.834 ; adc_process:adc|sleep[4]                                          ; adc_process:adc|sleep[6]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 1.033      ;
; 0.834 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[1]                 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[0]     ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 1.033      ;
; 0.836 ; adc_process:adc|sleep[2]                                          ; adc_process:adc|sleep[4]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 1.035      ;
; 0.837 ; adc_process:adc|sleep[6]                                          ; adc_process:adc|sleep[8]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 1.036      ;
; 0.838 ; adc_process:adc|adc_run                                           ; adc_process:adc|de0nano_adc:adc|state.execute~reg0    ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.058      ; 1.040      ;
; 0.841 ; adc_process:adc|sleep[4]                                          ; adc_process:adc|sleep[7]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 1.040      ;
; 0.843 ; adc_process:adc|sleep[2]                                          ; adc_process:adc|sleep[5]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 1.042      ;
; 0.844 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_data[5]  ; adc_process:adc|DATA_RECEIVE[5]                       ; CLOCK_50                                      ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.143      ; 1.161      ;
; 0.844 ; adc_process:adc|sleep[6]                                          ; adc_process:adc|sleep[9]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 1.043      ;
; 0.846 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_data[7]  ; adc_process:adc|DATA_RECEIVE[7]                       ; CLOCK_50                                      ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.137      ; 1.157      ;
; 0.846 ; adc_process:adc|sleep[1]                                          ; adc_process:adc|sleep[4]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 1.045      ;
; 0.848 ; adc_process:adc|sleep[3]                                          ; adc_process:adc|sleep[6]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 1.047      ;
; 0.848 ; adc_process:adc|sleep[0]                                          ; adc_process:adc|sleep[4]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 1.047      ;
; 0.849 ; adc_process:adc|sleep[8]                                          ; adc_process:adc|sleep[10]                             ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 1.048      ;
; 0.851 ; adc_process:adc|sleep[5]                                          ; adc_process:adc|sleep[8]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 1.050      ;
; 0.851 ; adc_process:adc|sleep[7]                                          ; adc_process:adc|sleep[10]                             ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 1.050      ;
; 0.853 ; adc_process:adc|sleep[1]                                          ; adc_process:adc|sleep[5]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 1.052      ;
; 0.855 ; adc_process:adc|sleep[3]                                          ; adc_process:adc|sleep[7]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 1.054      ;
; 0.855 ; adc_process:adc|sleep[0]                                          ; adc_process:adc|sleep[5]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 1.054      ;
; 0.858 ; adc_process:adc|sleep[5]                                          ; adc_process:adc|sleep[9]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 1.057      ;
; 0.862 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[0]                 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[2]     ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 1.061      ;
; 0.862 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[0]                 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[3]     ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 1.061      ;
; 0.876 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[4]                 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[5]     ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 1.075      ;
; 0.880 ; adc_process:adc|adc_run                                           ; adc_process:adc|de0nano_adc:adc|state.initialize~reg0 ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.058      ; 1.082      ;
; 0.883 ; adc_process:adc|sleep[9]                                          ; adc_process:adc|adc_run                               ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 1.082      ;
; 0.888 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[0]                 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[1]     ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 1.087      ;
; 0.894 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[2]                 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[3]     ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 1.093      ;
; 0.914 ; adc_process:adc|de0nano_adc:adc|reset                             ; adc_process:adc|de0nano_adc:adc|reset                 ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 1.113      ;
; 0.917 ; adc_process:adc|de0nano_adc:adc|init_delay[1]                     ; adc_process:adc|de0nano_adc:adc|state.ready~reg0      ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 1.116      ;
; 0.930 ; adc_process:adc|sleep[4]                                          ; adc_process:adc|sleep[8]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 1.129      ;
; 0.932 ; adc_process:adc|sleep[2]                                          ; adc_process:adc|sleep[6]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 1.131      ;
; 0.933 ; adc_process:adc|sleep[6]                                          ; adc_process:adc|sleep[10]                             ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 1.132      ;
; 0.934 ; adc_process:adc|adc_run                                           ; adc_process:adc|de0nano_adc:adc|state.ready~reg0      ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.058      ; 1.136      ;
; 0.937 ; adc_process:adc|sleep[4]                                          ; adc_process:adc|sleep[9]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 1.136      ;
; 0.939 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[1]                 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[5]     ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 1.138      ;
+-------+-------------------------------------------------------------------+-------------------------------------------------------+-----------------------------------------------+-----------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'CLOCK_50'                                                                                                                                                                                 ;
+--------+---------------------------------------+-------------------------------------------------------------------+-----------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                                                           ; Launch Clock                                  ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+-------------------------------------------------------------------+-----------------------------------------------+-------------+--------------+------------+------------+
; -1.031 ; adc_process:adc|de0nano_adc:adc|reset ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_data[0]  ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 1.000        ; -0.166     ; 1.850      ;
; -1.004 ; adc_process:adc|de0nano_adc:adc|reset ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|state       ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 1.000        ; -0.166     ; 1.823      ;
; -1.004 ; adc_process:adc|de0nano_adc:adc|reset ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|busy        ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 1.000        ; -0.166     ; 1.823      ;
; -1.004 ; adc_process:adc|de0nano_adc:adc|reset ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|mosi~en     ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 1.000        ; -0.166     ; 1.823      ;
; -1.004 ; adc_process:adc|de0nano_adc:adc|reset ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|ss_n[0]     ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 1.000        ; -0.166     ; 1.823      ;
; -0.659 ; adc_process:adc|de0nano_adc:adc|reset ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_data[8]  ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 1.000        ; 0.118      ; 1.762      ;
; -0.659 ; adc_process:adc|de0nano_adc:adc|reset ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_data[3]  ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 1.000        ; 0.118      ; 1.762      ;
; -0.285 ; adc_process:adc|de0nano_adc:adc|reset ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_data[10] ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 1.000        ; -0.144     ; 1.126      ;
; -0.285 ; adc_process:adc|de0nano_adc:adc|reset ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_data[2]  ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 1.000        ; -0.144     ; 1.126      ;
; -0.285 ; adc_process:adc|de0nano_adc:adc|reset ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_data[11] ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 1.000        ; -0.144     ; 1.126      ;
; -0.285 ; adc_process:adc|de0nano_adc:adc|reset ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_data[9]  ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 1.000        ; -0.144     ; 1.126      ;
; -0.285 ; adc_process:adc|de0nano_adc:adc|reset ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_data[1]  ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 1.000        ; -0.144     ; 1.126      ;
; -0.285 ; adc_process:adc|de0nano_adc:adc|reset ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_data[7]  ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 1.000        ; -0.144     ; 1.126      ;
; -0.285 ; adc_process:adc|de0nano_adc:adc|reset ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_data[4]  ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 1.000        ; -0.144     ; 1.126      ;
; -0.285 ; adc_process:adc|de0nano_adc:adc|reset ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_data[5]  ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 1.000        ; -0.144     ; 1.126      ;
; -0.285 ; adc_process:adc|de0nano_adc:adc|reset ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_data[6]  ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 1.000        ; -0.144     ; 1.126      ;
+--------+---------------------------------------+-------------------------------------------------------------------+-----------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'CLOCK_50'                                                                                                                                                                                 ;
+-------+---------------------------------------+-------------------------------------------------------------------+-----------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                                                           ; Launch Clock                                  ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+-------------------------------------------------------------------+-----------------------------------------------+-------------+--------------+------------+------------+
; 0.809 ; adc_process:adc|de0nano_adc:adc|reset ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_data[10] ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; 0.027      ; 1.010      ;
; 0.809 ; adc_process:adc|de0nano_adc:adc|reset ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_data[2]  ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; 0.027      ; 1.010      ;
; 0.809 ; adc_process:adc|de0nano_adc:adc|reset ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_data[11] ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; 0.027      ; 1.010      ;
; 0.809 ; adc_process:adc|de0nano_adc:adc|reset ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_data[9]  ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; 0.027      ; 1.010      ;
; 0.809 ; adc_process:adc|de0nano_adc:adc|reset ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_data[1]  ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; 0.027      ; 1.010      ;
; 0.809 ; adc_process:adc|de0nano_adc:adc|reset ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_data[7]  ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; 0.027      ; 1.010      ;
; 0.809 ; adc_process:adc|de0nano_adc:adc|reset ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_data[4]  ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; 0.027      ; 1.010      ;
; 0.809 ; adc_process:adc|de0nano_adc:adc|reset ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_data[5]  ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; 0.027      ; 1.010      ;
; 0.809 ; adc_process:adc|de0nano_adc:adc|reset ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_data[6]  ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; 0.027      ; 1.010      ;
; 1.167 ; adc_process:adc|de0nano_adc:adc|reset ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_data[8]  ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; 0.300      ; 1.641      ;
; 1.167 ; adc_process:adc|de0nano_adc:adc|reset ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_data[3]  ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; 0.300      ; 1.641      ;
; 1.507 ; adc_process:adc|de0nano_adc:adc|reset ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|state       ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; 0.005      ; 1.686      ;
; 1.507 ; adc_process:adc|de0nano_adc:adc|reset ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|busy        ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; 0.005      ; 1.686      ;
; 1.507 ; adc_process:adc|de0nano_adc:adc|reset ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|mosi~en     ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; 0.005      ; 1.686      ;
; 1.507 ; adc_process:adc|de0nano_adc:adc|reset ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|ss_n[0]     ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; 0.005      ; 1.686      ;
; 1.522 ; adc_process:adc|de0nano_adc:adc|reset ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_data[0]  ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; 0.004      ; 1.700      ;
+-------+---------------------------------------+-------------------------------------------------------------------+-----------------------------------------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                     ;
+-----------------------------------------------+--------+---------------+
; Clock                                         ; Slack  ; End Point TNS ;
+-----------------------------------------------+--------+---------------+
; CLOCK_50                                      ; -3.399 ; -6636.640     ;
; adc_process:adc|virtual_clock:vclock|virt_clk ; -0.450 ; -2.728        ;
+-----------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                     ;
+-----------------------------------------------+-------+---------------+
; Clock                                         ; Slack ; End Point TNS ;
+-----------------------------------------------+-------+---------------+
; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.100 ; 0.000         ;
; CLOCK_50                                      ; 0.159 ; 0.000         ;
+-----------------------------------------------+-------+---------------+


+---------------------------------------+
; Fast 1200mV 0C Model Recovery Summary ;
+----------+--------+-------------------+
; Clock    ; Slack  ; End Point TNS     ;
+----------+--------+-------------------+
; CLOCK_50 ; -0.462 ; -2.708            ;
+----------+--------+-------------------+


+--------------------------------------+
; Fast 1200mV 0C Model Removal Summary ;
+----------+-------+-------------------+
; Clock    ; Slack ; End Point TNS     ;
+----------+-------+-------------------+
; CLOCK_50 ; 0.586 ; 0.000             ;
+----------+-------+-------------------+


+------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                       ;
+-----------------------------------------------+--------+---------------+
; Clock                                         ; Slack  ; End Point TNS ;
+-----------------------------------------------+--------+---------------+
; CLOCK_50                                      ; -3.000 ; -4307.503     ;
; adc_process:adc|virtual_clock:vclock|virt_clk ; -1.000 ; -38.000       ;
+-----------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                           ;
+--------+---------------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+
; -3.399 ; mcp4725_dac:dac|sample_index[0] ; mcp4725_dac:dac|data_buffer[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.152      ; 4.538      ;
; -3.350 ; mcp4725_dac:dac|sample_index[1] ; mcp4725_dac:dac|data_buffer[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.152      ; 4.489      ;
; -3.346 ; mcp4725_dac:dac|sample_index[1] ; mcp4725_dac:dac|data_buffer[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 4.279      ;
; -3.287 ; sample_table[166][11]           ; mcp4725_dac:dac|data_buffer[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.064     ; 4.210      ;
; -3.285 ; mcp4725_dac:dac|sample_index[0] ; mcp4725_dac:dac|data_buffer[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 4.218      ;
; -3.243 ; mcp4725_dac:dac|sample_index[0] ; mcp4725_dac:dac|data_buffer[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.152      ; 4.382      ;
; -3.233 ; sample_table[89][9]             ; mcp4725_dac:dac|data_buffer[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.050     ; 4.170      ;
; -3.229 ; sample_table[175][3]            ; mcp4725_dac:dac|data_buffer[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.032     ; 4.184      ;
; -3.216 ; sample_table[54][8]             ; mcp4725_dac:dac|data_buffer[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.133      ; 4.336      ;
; -3.211 ; mcp4725_dac:dac|sample_index[2] ; mcp4725_dac:dac|data_buffer[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.152      ; 4.350      ;
; -3.210 ; mcp4725_dac:dac|sample_index[7] ; mcp4725_dac:dac|data_buffer[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.170      ; 4.367      ;
; -3.205 ; sample_table[21][8]             ; mcp4725_dac:dac|data_buffer[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.148      ; 4.340      ;
; -3.177 ; mcp4725_dac:dac|sample_index[5] ; mcp4725_dac:dac|data_buffer[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 4.110      ;
; -3.177 ; sample_table[209][5]            ; mcp4725_dac:dac|data_buffer[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.250     ; 3.914      ;
; -3.165 ; mcp4725_dac:dac|sample_index[2] ; mcp4725_dac:dac|data_buffer[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 4.115      ;
; -3.161 ; mcp4725_dac:dac|sample_index[1] ; mcp4725_dac:dac|data_buffer[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.152      ; 4.300      ;
; -3.158 ; sample_table[81][5]             ; mcp4725_dac:dac|data_buffer[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.253     ; 3.892      ;
; -3.155 ; mcp4725_dac:dac|sample_index[0] ; mcp4725_dac:dac|data_buffer[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.152      ; 4.294      ;
; -3.137 ; sample_table[177][5]            ; mcp4725_dac:dac|data_buffer[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.246     ; 3.878      ;
; -3.131 ; sample_table[50][10]            ; mcp4725_dac:dac|data_buffer[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 4.061      ;
; -3.131 ; mcp4725_dac:dac|sample_index[6] ; mcp4725_dac:dac|data_buffer[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 4.081      ;
; -3.127 ; mcp4725_dac:dac|sample_index[4] ; mcp4725_dac:dac|data_buffer[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 4.060      ;
; -3.125 ; mcp4725_dac:dac|sample_index[2] ; mcp4725_dac:dac|data_buffer[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.152      ; 4.264      ;
; -3.122 ; sample_table[153][10]           ; mcp4725_dac:dac|data_buffer[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.050     ; 4.059      ;
; -3.116 ; sample_table[170][1]            ; mcp4725_dac:dac|data_buffer[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 4.044      ;
; -3.114 ; mcp4725_dac:dac|sample_index[3] ; mcp4725_dac:dac|data_buffer[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.152      ; 4.253      ;
; -3.112 ; sample_table[143][3]            ; mcp4725_dac:dac|data_buffer[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.039     ; 4.060      ;
; -3.111 ; mcp4725_dac:dac|sample_index[6] ; mcp4725_dac:dac|data_buffer[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.152      ; 4.250      ;
; -3.108 ; sample_table[137][1]            ; mcp4725_dac:dac|data_buffer[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.063     ; 4.032      ;
; -3.100 ; mcp4725_dac:dac|sample_index[5] ; mcp4725_dac:dac|data_buffer[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.152      ; 4.239      ;
; -3.099 ; sample_table[22][8]             ; mcp4725_dac:dac|data_buffer[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 4.032      ;
; -3.099 ; sample_table[160][6]            ; mcp4725_dac:dac|data_buffer[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 4.045      ;
; -3.098 ; sample_table[116][3]            ; mcp4725_dac:dac|data_buffer[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 4.030      ;
; -3.097 ; sample_table[146][5]            ; mcp4725_dac:dac|data_buffer[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.251     ; 3.833      ;
; -3.094 ; sample_table[148][2]            ; mcp4725_dac:dac|data_buffer[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.053     ; 4.028      ;
; -3.091 ; sample_table[112][3]            ; mcp4725_dac:dac|data_buffer[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.026     ; 4.052      ;
; -3.088 ; mcp4725_dac:dac|sample_index[7] ; mcp4725_dac:dac|data_buffer[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.170      ; 4.245      ;
; -3.084 ; sample_table[68][3]             ; mcp4725_dac:dac|data_buffer[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 4.029      ;
; -3.084 ; mcp4725_dac:dac|sample_index[6] ; mcp4725_dac:dac|data_buffer[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.170      ; 4.241      ;
; -3.084 ; sample_table[97][11]            ; mcp4725_dac:dac|data_buffer[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.060     ; 4.011      ;
; -3.083 ; sample_table[41][5]             ; mcp4725_dac:dac|data_buffer[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.261     ; 3.809      ;
; -3.083 ; sample_table[33][4]             ; mcp4725_dac:dac|data_buffer[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 4.030      ;
; -3.082 ; mcp4725_dac:dac|sample_index[1] ; mcp4725_dac:dac|data_buffer[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.152      ; 4.221      ;
; -3.081 ; mcp4725_dac:dac|sample_index[7] ; mcp4725_dac:dac|data_buffer[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 4.031      ;
; -3.071 ; mcp4725_dac:dac|sample_index[3] ; mcp4725_dac:dac|data_buffer[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.152      ; 4.210      ;
; -3.067 ; sample_table[91][4]             ; mcp4725_dac:dac|data_buffer[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.053     ; 4.001      ;
; -3.063 ; mcp4725_dac:dac|sample_index[7] ; mcp4725_dac:dac|data_buffer[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.152      ; 4.202      ;
; -3.062 ; mcp4725_dac:dac|sample_index[4] ; mcp4725_dac:dac|data_buffer[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.152      ; 4.201      ;
; -3.058 ; sample_table[128][3]            ; mcp4725_dac:dac|data_buffer[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.028     ; 4.017      ;
; -3.055 ; sample_table[91][6]             ; mcp4725_dac:dac|data_buffer[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.260     ; 3.782      ;
; -3.049 ; sample_table[84][3]             ; mcp4725_dac:dac|data_buffer[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.173      ; 4.209      ;
; -3.048 ; mcp4725_dac:dac|sample_index[5] ; mcp4725_dac:dac|data_buffer[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.152      ; 4.187      ;
; -3.046 ; sample_table[171][5]            ; mcp4725_dac:dac|data_buffer[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.251     ; 3.782      ;
; -3.046 ; mcp4725_dac:dac|sample_index[1] ; mcp4725_dac:dac|data_buffer[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.170      ; 4.203      ;
; -3.046 ; sample_table[68][6]             ; mcp4725_dac:dac|data_buffer[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.249     ; 3.784      ;
; -3.046 ; sample_table[77][6]             ; mcp4725_dac:dac|data_buffer[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.249     ; 3.784      ;
; -3.045 ; sample_table[171][11]           ; mcp4725_dac:dac|data_buffer[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 3.991      ;
; -3.044 ; sample_table[188][5]            ; mcp4725_dac:dac|data_buffer[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.250     ; 3.781      ;
; -3.042 ; mcp4725_dac:dac|sample_index[0] ; mcp4725_dac:dac|data_buffer[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.152      ; 4.181      ;
; -3.041 ; mcp4725_dac:dac|sample_index[3] ; mcp4725_dac:dac|data_buffer[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 3.991      ;
; -3.040 ; mcp4725_dac:dac|sample_index[0] ; mcp4725_dac:dac|data_buffer[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.170      ; 4.197      ;
; -3.029 ; sample_table[139][2]            ; mcp4725_dac:dac|data_buffer[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.052     ; 3.964      ;
; -3.029 ; mcp4725_dac:dac|sample_index[0] ; mcp4725_dac:dac|data_buffer[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.152      ; 4.168      ;
; -3.025 ; sample_table[169][7]            ; mcp4725_dac:dac|data_buffer[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.030     ; 3.982      ;
; -3.025 ; mcp4725_dac:dac|sample_index[3] ; mcp4725_dac:dac|data_buffer[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.152      ; 4.164      ;
; -3.024 ; sample_table[233][3]            ; mcp4725_dac:dac|data_buffer[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.026     ; 3.985      ;
; -3.008 ; mcp4725_dac:dac|sample_index[4] ; mcp4725_dac:dac|data_buffer[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.152      ; 4.147      ;
; -3.001 ; sample_table[53][10]            ; mcp4725_dac:dac|data_buffer[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.046     ; 3.942      ;
; -3.001 ; mcp4725_dac:dac|sample_index[3] ; mcp4725_dac:dac|data_buffer[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.170      ; 4.158      ;
; -2.999 ; sample_table[164][11]           ; mcp4725_dac:dac|data_buffer[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 3.929      ;
; -2.997 ; sample_table[130][10]           ; mcp4725_dac:dac|data_buffer[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.049     ; 3.935      ;
; -2.995 ; sample_table[197][8]            ; mcp4725_dac:dac|data_buffer[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.052     ; 3.930      ;
; -2.985 ; sample_table[173][5]            ; mcp4725_dac:dac|data_buffer[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.254     ; 3.718      ;
; -2.984 ; mcp4725_dac:dac|sample_index[5] ; mcp4725_dac:dac|data_buffer[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.158      ; 4.129      ;
; -2.979 ; sample_table[118][2]            ; mcp4725_dac:dac|data_buffer[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.066     ; 3.900      ;
; -2.979 ; mcp4725_dac:dac|sample_index[1] ; mcp4725_dac:dac|data_buffer[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.152      ; 4.118      ;
; -2.978 ; sample_table[88][3]             ; mcp4725_dac:dac|data_buffer[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.033     ; 3.932      ;
; -2.977 ; sample_table[125][2]            ; mcp4725_dac:dac|data_buffer[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.046     ; 3.918      ;
; -2.976 ; sample_table[203][2]            ; mcp4725_dac:dac|data_buffer[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 3.893      ;
; -2.971 ; mcp4725_dac:dac|sample_index[6] ; mcp4725_dac:dac|data_buffer[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.170      ; 4.128      ;
; -2.969 ; sample_table[27][1]             ; mcp4725_dac:dac|data_buffer[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.045     ; 3.911      ;
; -2.969 ; sample_table[82][8]             ; mcp4725_dac:dac|data_buffer[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.045     ; 3.911      ;
; -2.967 ; mcp4725_dac:dac|sample_index[2] ; mcp4725_dac:dac|data_buffer[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.152      ; 4.106      ;
; -2.966 ; sample_table[171][3]            ; mcp4725_dac:dac|data_buffer[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.023     ; 3.930      ;
; -2.965 ; sample_table[173][11]           ; mcp4725_dac:dac|data_buffer[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.045     ; 3.907      ;
; -2.964 ; mcp4725_dac:dac|sample_index[4] ; mcp4725_dac:dac|data_buffer[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.170      ; 4.121      ;
; -2.961 ; mcp4725_dac:dac|sample_index[4] ; mcp4725_dac:dac|data_buffer[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.158      ; 4.106      ;
; -2.960 ; mcp4725_dac:dac|sample_index[7] ; mcp4725_dac:dac|data_buffer[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 3.893      ;
; -2.958 ; sample_table[136][6]            ; mcp4725_dac:dac|data_buffer[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.240     ; 3.705      ;
; -2.958 ; sample_table[154][5]            ; mcp4725_dac:dac|data_buffer[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.251     ; 3.694      ;
; -2.957 ; sample_table[162][11]           ; mcp4725_dac:dac|data_buffer[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.060     ; 3.884      ;
; -2.953 ; mcp4725_dac:dac|sample_index[5] ; mcp4725_dac:dac|data_buffer[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.152      ; 4.092      ;
; -2.952 ; sample_table[125][6]            ; mcp4725_dac:dac|data_buffer[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.235     ; 3.704      ;
; -2.951 ; sample_table[190][9]            ; mcp4725_dac:dac|data_buffer[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.056     ; 3.882      ;
; -2.951 ; sample_table[167][3]            ; mcp4725_dac:dac|data_buffer[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 3.903      ;
; -2.949 ; sample_table[173][9]            ; mcp4725_dac:dac|data_buffer[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.068     ; 3.868      ;
; -2.949 ; sample_table[123][6]            ; mcp4725_dac:dac|data_buffer[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.221     ; 3.715      ;
; -2.949 ; sample_table[73][10]            ; mcp4725_dac:dac|data_buffer[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.156      ; 4.092      ;
; -2.949 ; sample_table[53][5]             ; mcp4725_dac:dac|data_buffer[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.252     ; 3.684      ;
; -2.949 ; sample_table[107][5]            ; mcp4725_dac:dac|data_buffer[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.240     ; 3.696      ;
+--------+---------------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'adc_process:adc|virtual_clock:vclock|virt_clk'                                                                                                                                                                                                ;
+--------+------------------------------------------------------------------+-------------------------------------------------------+-----------------------------------------------+-----------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                        ; To Node                                               ; Launch Clock                                  ; Latch Clock                                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------+-------------------------------------------------------+-----------------------------------------------+-----------------------------------------------+--------------+------------+------------+
; -0.450 ; adc_process:adc|de0nano_adc:adc|init_delay[0]                    ; adc_process:adc|de0nano_adc:adc|reset                 ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.034     ; 1.403      ;
; -0.448 ; adc_process:adc|de0nano_adc:adc|init_delay[2]                    ; adc_process:adc|de0nano_adc:adc|reset                 ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.034     ; 1.401      ;
; -0.371 ; adc_process:adc|de0nano_adc:adc|init_delay[1]                    ; adc_process:adc|de0nano_adc:adc|reset                 ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.034     ; 1.324      ;
; -0.299 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[1]                ; adc_process:adc|de0nano_adc:adc|enable                ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.036     ; 1.250      ;
; -0.291 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[3]                ; adc_process:adc|de0nano_adc:adc|enable                ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.036     ; 1.242      ;
; -0.260 ; adc_process:adc|de0nano_adc:adc|state.initialize~reg0            ; adc_process:adc|de0nano_adc:adc|reset                 ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.034     ; 1.213      ;
; -0.239 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[3]                ; adc_process:adc|de0nano_adc:adc|state.ready~reg0      ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.036     ; 1.190      ;
; -0.237 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[0]                ; adc_process:adc|de0nano_adc:adc|enable                ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.036     ; 1.188      ;
; -0.236 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[4]                ; adc_process:adc|de0nano_adc:adc|enable                ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.036     ; 1.187      ;
; -0.216 ; adc_process:adc|adc_run                                          ; adc_process:adc|adc_run                               ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.036     ; 1.167      ;
; -0.208 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[5]                ; adc_process:adc|de0nano_adc:adc|enable                ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.036     ; 1.159      ;
; -0.192 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[0]                ; adc_process:adc|de0nano_adc:adc|state.ready~reg0      ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.036     ; 1.143      ;
; -0.191 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[2]                ; adc_process:adc|de0nano_adc:adc|state.initialize~reg0 ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.036     ; 1.142      ;
; -0.188 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[4]                ; adc_process:adc|de0nano_adc:adc|state.ready~reg0      ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.036     ; 1.139      ;
; -0.187 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[2]                ; adc_process:adc|de0nano_adc:adc|state.execute~reg0    ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.036     ; 1.138      ;
; -0.170 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[1]                ; adc_process:adc|de0nano_adc:adc|state.ready~reg0      ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.036     ; 1.121      ;
; -0.160 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[3]                ; adc_process:adc|de0nano_adc:adc|state.initialize~reg0 ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.036     ; 1.111      ;
; -0.158 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[2]                ; adc_process:adc|de0nano_adc:adc|enable                ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.036     ; 1.109      ;
; -0.156 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[3]                ; adc_process:adc|de0nano_adc:adc|state.execute~reg0    ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.036     ; 1.107      ;
; -0.127 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[0]                ; adc_process:adc|de0nano_adc:adc|state.execute~reg0    ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.036     ; 1.078      ;
; -0.126 ; adc_process:adc|de0nano_adc:adc|state.ready~reg0                 ; adc_process:adc|adc_run                               ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.039     ; 1.074      ;
; -0.116 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[0]                ; adc_process:adc|de0nano_adc:adc|state.initialize~reg0 ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.036     ; 1.067      ;
; -0.112 ; adc_process:adc|de0nano_adc:adc|state.execute~reg0               ; adc_process:adc|de0nano_adc:adc|enable                ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.036     ; 1.063      ;
; -0.109 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[4]                ; adc_process:adc|de0nano_adc:adc|state.initialize~reg0 ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.036     ; 1.060      ;
; -0.105 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[4]                ; adc_process:adc|de0nano_adc:adc|state.execute~reg0    ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.036     ; 1.056      ;
; -0.094 ; adc_process:adc|de0nano_adc:adc|state.ready~reg0                 ; adc_process:adc|sleep[4]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.039     ; 1.042      ;
; -0.094 ; adc_process:adc|de0nano_adc:adc|state.ready~reg0                 ; adc_process:adc|sleep[1]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.039     ; 1.042      ;
; -0.094 ; adc_process:adc|de0nano_adc:adc|state.ready~reg0                 ; adc_process:adc|sleep[2]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.039     ; 1.042      ;
; -0.094 ; adc_process:adc|de0nano_adc:adc|state.ready~reg0                 ; adc_process:adc|sleep[3]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.039     ; 1.042      ;
; -0.094 ; adc_process:adc|de0nano_adc:adc|state.ready~reg0                 ; adc_process:adc|sleep[5]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.039     ; 1.042      ;
; -0.094 ; adc_process:adc|de0nano_adc:adc|state.ready~reg0                 ; adc_process:adc|sleep[10]                             ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.039     ; 1.042      ;
; -0.094 ; adc_process:adc|de0nano_adc:adc|state.ready~reg0                 ; adc_process:adc|sleep[6]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.039     ; 1.042      ;
; -0.094 ; adc_process:adc|de0nano_adc:adc|state.ready~reg0                 ; adc_process:adc|sleep[7]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.039     ; 1.042      ;
; -0.094 ; adc_process:adc|de0nano_adc:adc|state.ready~reg0                 ; adc_process:adc|sleep[8]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.039     ; 1.042      ;
; -0.094 ; adc_process:adc|de0nano_adc:adc|state.ready~reg0                 ; adc_process:adc|sleep[9]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.039     ; 1.042      ;
; -0.092 ; adc_process:adc|de0nano_adc:adc|enable                           ; adc_process:adc|de0nano_adc:adc|enable                ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.035     ; 1.044      ;
; -0.091 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[1]                ; adc_process:adc|de0nano_adc:adc|state.initialize~reg0 ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.036     ; 1.042      ;
; -0.089 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[3]                ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[5]     ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.036     ; 1.040      ;
; -0.088 ; adc_process:adc|sleep[2]                                         ; adc_process:adc|sleep[10]                             ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.036     ; 1.039      ;
; -0.087 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[1]                ; adc_process:adc|de0nano_adc:adc|state.execute~reg0    ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.036     ; 1.038      ;
; -0.084 ; adc_process:adc|sleep[2]                                         ; adc_process:adc|sleep[9]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.036     ; 1.035      ;
; -0.081 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[3]                ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[2]     ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.036     ; 1.032      ;
; -0.075 ; adc_process:adc|de0nano_adc:adc|init_delay[2]                    ; adc_process:adc|de0nano_adc:adc|state.initialize~reg0 ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.036     ; 1.026      ;
; -0.072 ; adc_process:adc|sleep[1]                                         ; adc_process:adc|sleep[10]                             ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.036     ; 1.023      ;
; -0.071 ; adc_process:adc|de0nano_adc:adc|init_delay[2]                    ; adc_process:adc|de0nano_adc:adc|state.execute~reg0    ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.036     ; 1.022      ;
; -0.071 ; adc_process:adc|sleep[0]                                         ; adc_process:adc|sleep[10]                             ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.036     ; 1.022      ;
; -0.064 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[5]                ; adc_process:adc|de0nano_adc:adc|state.ready~reg0      ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.036     ; 1.015      ;
; -0.063 ; adc_process:adc|de0nano_adc:adc|state.execute~reg0               ; adc_process:adc|de0nano_adc:adc|state.execute~reg0    ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.036     ; 1.014      ;
; -0.059 ; adc_process:adc|de0nano_adc:adc|state.execute~reg0               ; adc_process:adc|de0nano_adc:adc|state.initialize~reg0 ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.036     ; 1.010      ;
; -0.053 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[0]                ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[5]     ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.036     ; 1.004      ;
; -0.051 ; adc_process:adc|de0nano_adc:adc|init_delay[0]                    ; adc_process:adc|de0nano_adc:adc|state.initialize~reg0 ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.036     ; 1.002      ;
; -0.047 ; adc_process:adc|de0nano_adc:adc|init_delay[0]                    ; adc_process:adc|de0nano_adc:adc|state.execute~reg0    ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.036     ; 0.998      ;
; -0.036 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[3]                ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[1]     ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.036     ; 0.987      ;
; -0.036 ; adc_process:adc|sleep[1]                                         ; adc_process:adc|sleep[9]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.036     ; 0.987      ;
; -0.035 ; adc_process:adc|sleep[0]                                         ; adc_process:adc|sleep[9]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.036     ; 0.986      ;
; -0.034 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[0]                ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[2]     ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.036     ; 0.985      ;
; -0.034 ; adc_process:adc|de0nano_adc:adc|init_delay[1]                    ; adc_process:adc|de0nano_adc:adc|state.initialize~reg0 ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.036     ; 0.985      ;
; -0.030 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[4]                ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[2]     ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.036     ; 0.981      ;
; -0.030 ; adc_process:adc|de0nano_adc:adc|init_delay[1]                    ; adc_process:adc|de0nano_adc:adc|state.execute~reg0    ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.036     ; 0.981      ;
; -0.020 ; adc_process:adc|sleep[2]                                         ; adc_process:adc|sleep[8]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.036     ; 0.971      ;
; -0.016 ; adc_process:adc|sleep[2]                                         ; adc_process:adc|sleep[7]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.036     ; 0.967      ;
; -0.016 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[1]                ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[2]     ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.036     ; 0.967      ;
; -0.015 ; adc_process:adc|sleep[4]                                         ; adc_process:adc|sleep[10]                             ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.036     ; 0.966      ;
; -0.011 ; adc_process:adc|sleep[4]                                         ; adc_process:adc|sleep[9]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.036     ; 0.962      ;
; -0.005 ; adc_process:adc|sleep[3]                                         ; adc_process:adc|sleep[10]                             ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.036     ; 0.956      ;
; -0.004 ; adc_process:adc|sleep[1]                                         ; adc_process:adc|sleep[8]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.036     ; 0.955      ;
; -0.003 ; adc_process:adc|sleep[0]                                         ; adc_process:adc|sleep[8]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.036     ; 0.954      ;
; 0.004  ; adc_process:adc|adc_run                                          ; adc_process:adc|sleep[4]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.036     ; 0.947      ;
; 0.004  ; adc_process:adc|adc_run                                          ; adc_process:adc|sleep[1]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.036     ; 0.947      ;
; 0.004  ; adc_process:adc|adc_run                                          ; adc_process:adc|sleep[2]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.036     ; 0.947      ;
; 0.004  ; adc_process:adc|adc_run                                          ; adc_process:adc|sleep[3]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.036     ; 0.947      ;
; 0.004  ; adc_process:adc|adc_run                                          ; adc_process:adc|sleep[5]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.036     ; 0.947      ;
; 0.004  ; adc_process:adc|adc_run                                          ; adc_process:adc|sleep[10]                             ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.036     ; 0.947      ;
; 0.004  ; adc_process:adc|adc_run                                          ; adc_process:adc|sleep[6]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.036     ; 0.947      ;
; 0.004  ; adc_process:adc|adc_run                                          ; adc_process:adc|sleep[7]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.036     ; 0.947      ;
; 0.004  ; adc_process:adc|adc_run                                          ; adc_process:adc|sleep[8]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.036     ; 0.947      ;
; 0.004  ; adc_process:adc|adc_run                                          ; adc_process:adc|sleep[9]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.036     ; 0.947      ;
; 0.010  ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[0]                ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[1]     ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.036     ; 0.941      ;
; 0.011  ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[4]                ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[1]     ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.036     ; 0.940      ;
; 0.015  ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[5]                ; adc_process:adc|de0nano_adc:adc|state.initialize~reg0 ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.036     ; 0.936      ;
; 0.017  ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[2]                ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[5]     ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.036     ; 0.934      ;
; 0.019  ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[5]                ; adc_process:adc|de0nano_adc:adc|state.execute~reg0    ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.036     ; 0.932      ;
; 0.025  ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[1]                ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[1]     ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.036     ; 0.926      ;
; 0.028  ; adc_process:adc|sleep[3]                                         ; adc_process:adc|adc_run                               ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.036     ; 0.923      ;
; 0.032  ; adc_process:adc|sleep[3]                                         ; adc_process:adc|sleep[9]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.036     ; 0.919      ;
; 0.032  ; adc_process:adc|sleep[1]                                         ; adc_process:adc|sleep[7]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.036     ; 0.919      ;
; 0.033  ; adc_process:adc|sleep[0]                                         ; adc_process:adc|sleep[7]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.036     ; 0.918      ;
; 0.033  ; adc_process:adc|sleep[2]                                         ; adc_process:adc|adc_run                               ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.036     ; 0.918      ;
; 0.037  ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_data[0] ; adc_process:adc|DATA_RECEIVE[0]                       ; CLOCK_50                                      ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; 0.103      ; 1.043      ;
; 0.047  ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[3]                ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[4]     ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.036     ; 0.904      ;
; 0.048  ; adc_process:adc|sleep[2]                                         ; adc_process:adc|sleep[6]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.036     ; 0.903      ;
; 0.048  ; adc_process:adc|sleep[6]                                         ; adc_process:adc|sleep[10]                             ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.036     ; 0.903      ;
; 0.052  ; adc_process:adc|sleep[2]                                         ; adc_process:adc|sleep[5]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.036     ; 0.899      ;
; 0.052  ; adc_process:adc|sleep[6]                                         ; adc_process:adc|sleep[9]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.036     ; 0.899      ;
; 0.053  ; adc_process:adc|sleep[4]                                         ; adc_process:adc|sleep[8]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.036     ; 0.898      ;
; 0.057  ; adc_process:adc|sleep[4]                                         ; adc_process:adc|sleep[7]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.036     ; 0.894      ;
; 0.063  ; adc_process:adc|sleep[3]                                         ; adc_process:adc|sleep[8]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.036     ; 0.888      ;
; 0.064  ; adc_process:adc|sleep[5]                                         ; adc_process:adc|sleep[10]                             ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.036     ; 0.887      ;
; 0.064  ; adc_process:adc|sleep[1]                                         ; adc_process:adc|sleep[6]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.036     ; 0.887      ;
; 0.065  ; adc_process:adc|sleep[0]                                         ; adc_process:adc|sleep[6]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.036     ; 0.886      ;
+--------+------------------------------------------------------------------+-------------------------------------------------------+-----------------------------------------------+-----------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'adc_process:adc|virtual_clock:vclock|virt_clk'                                                                                                                                                                                                 ;
+-------+-------------------------------------------------------------------+-------------------------------------------------------+-----------------------------------------------+-----------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                         ; To Node                                               ; Launch Clock                                  ; Latch Clock                                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------+-------------------------------------------------------+-----------------------------------------------+-----------------------------------------------+--------------+------------+------------+
; 0.100 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_data[1]  ; adc_process:adc|DATA_RECEIVE[1]                       ; CLOCK_50                                      ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.200      ; 0.414      ;
; 0.100 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_data[4]  ; adc_process:adc|DATA_RECEIVE[4]                       ; CLOCK_50                                      ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.200      ; 0.414      ;
; 0.101 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_data[11] ; adc_process:adc|DATA_RECEIVE[11]                      ; CLOCK_50                                      ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.200      ; 0.415      ;
; 0.102 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_data[10] ; adc_process:adc|DATA_RECEIVE[10]                      ; CLOCK_50                                      ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.200      ; 0.416      ;
; 0.102 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_data[2]  ; adc_process:adc|DATA_RECEIVE[2]                       ; CLOCK_50                                      ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.200      ; 0.416      ;
; 0.141 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_data[9]  ; adc_process:adc|DATA_RECEIVE[9]                       ; CLOCK_50                                      ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.200      ; 0.455      ;
; 0.187 ; adc_process:adc|de0nano_adc:adc|state.initialize~reg0             ; adc_process:adc|de0nano_adc:adc|state.initialize~reg0 ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; adc_process:adc|de0nano_adc:adc|init_delay[2]                     ; adc_process:adc|de0nano_adc:adc|init_delay[2]         ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; adc_process:adc|de0nano_adc:adc|init_delay[1]                     ; adc_process:adc|de0nano_adc:adc|init_delay[1]         ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; adc_process:adc|de0nano_adc:adc|state.ready~reg0                  ; adc_process:adc|de0nano_adc:adc|state.ready~reg0      ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; adc_process:adc|sleep[0]                                          ; adc_process:adc|sleep[0]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; adc_process:adc|de0nano_adc:adc|state.execute~reg0                ; adc_process:adc|de0nano_adc:adc|state.execute~reg0    ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[2]                 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[2]     ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[4]                 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[4]     ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[5]                 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[5]     ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[3]                 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[3]     ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[1]                 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[1]     ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.036      ; 0.307      ;
; 0.194 ; adc_process:adc|de0nano_adc:adc|init_delay[0]                     ; adc_process:adc|de0nano_adc:adc|init_delay[0]         ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[0]                 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[0]     ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.036      ; 0.314      ;
; 0.197 ; adc_process:adc|sleep[10]                                         ; adc_process:adc|sleep[10]                             ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.036      ; 0.317      ;
; 0.226 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_data[6]  ; adc_process:adc|DATA_RECEIVE[6]                       ; CLOCK_50                                      ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.203      ; 0.543      ;
; 0.262 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_data[8]  ; adc_process:adc|DATA_RECEIVE[8]                       ; CLOCK_50                                      ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.040      ; 0.416      ;
; 0.283 ; adc_process:adc|de0nano_adc:adc|init_delay[0]                     ; adc_process:adc|de0nano_adc:adc|init_delay[2]         ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.036      ; 0.403      ;
; 0.284 ; adc_process:adc|de0nano_adc:adc|init_delay[0]                     ; adc_process:adc|de0nano_adc:adc|init_delay[1]         ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.036      ; 0.404      ;
; 0.298 ; adc_process:adc|sleep[4]                                          ; adc_process:adc|sleep[4]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.036      ; 0.418      ;
; 0.300 ; adc_process:adc|sleep[2]                                          ; adc_process:adc|sleep[2]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.036      ; 0.420      ;
; 0.300 ; adc_process:adc|sleep[3]                                          ; adc_process:adc|sleep[3]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.036      ; 0.420      ;
; 0.300 ; adc_process:adc|sleep[5]                                          ; adc_process:adc|sleep[5]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.036      ; 0.420      ;
; 0.300 ; adc_process:adc|sleep[6]                                          ; adc_process:adc|sleep[6]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.036      ; 0.420      ;
; 0.300 ; adc_process:adc|sleep[7]                                          ; adc_process:adc|sleep[7]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.036      ; 0.420      ;
; 0.300 ; adc_process:adc|sleep[9]                                          ; adc_process:adc|sleep[9]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.036      ; 0.420      ;
; 0.303 ; adc_process:adc|de0nano_adc:adc|init_delay[1]                     ; adc_process:adc|de0nano_adc:adc|init_delay[2]         ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.036      ; 0.423      ;
; 0.304 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_data[3]  ; adc_process:adc|DATA_RECEIVE[3]                       ; CLOCK_50                                      ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.040      ; 0.458      ;
; 0.305 ; adc_process:adc|sleep[1]                                          ; adc_process:adc|sleep[1]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; adc_process:adc|sleep[0]                                          ; adc_process:adc|sleep[1]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.036      ; 0.425      ;
; 0.307 ; adc_process:adc|sleep[8]                                          ; adc_process:adc|sleep[8]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.036      ; 0.427      ;
; 0.317 ; adc_process:adc|de0nano_adc:adc|state.ready~reg0                  ; adc_process:adc|de0nano_adc:adc|state.execute~reg0    ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.036      ; 0.437      ;
; 0.322 ; adc_process:adc|adc_run                                           ; adc_process:adc|sleep[0]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.036      ; 0.442      ;
; 0.323 ; adc_process:adc|sleep[10]                                         ; adc_process:adc|adc_run                               ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.036      ; 0.443      ;
; 0.345 ; adc_process:adc|de0nano_adc:adc|state.ready~reg0                  ; adc_process:adc|de0nano_adc:adc|state.initialize~reg0 ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.036      ; 0.465      ;
; 0.381 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_data[5]  ; adc_process:adc|DATA_RECEIVE[5]                       ; CLOCK_50                                      ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.198      ; 0.693      ;
; 0.384 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[1]                 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[2]     ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.036      ; 0.504      ;
; 0.384 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[1]                 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[3]     ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.036      ; 0.504      ;
; 0.391 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_data[7]  ; adc_process:adc|DATA_RECEIVE[7]                       ; CLOCK_50                                      ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.197      ; 0.702      ;
; 0.404 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[2]                 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[0]     ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.036      ; 0.524      ;
; 0.408 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[2]                 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[1]     ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.036      ; 0.528      ;
; 0.426 ; adc_process:adc|de0nano_adc:adc|state.ready~reg0                  ; adc_process:adc|sleep[0]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.033      ; 0.543      ;
; 0.440 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[1]                 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[4]     ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.036      ; 0.560      ;
; 0.447 ; adc_process:adc|sleep[4]                                          ; adc_process:adc|sleep[5]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.036      ; 0.567      ;
; 0.449 ; adc_process:adc|sleep[2]                                          ; adc_process:adc|sleep[3]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.036      ; 0.569      ;
; 0.449 ; adc_process:adc|sleep[6]                                          ; adc_process:adc|sleep[7]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.036      ; 0.569      ;
; 0.456 ; adc_process:adc|sleep[8]                                          ; adc_process:adc|sleep[9]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.036      ; 0.576      ;
; 0.457 ; adc_process:adc|sleep[1]                                          ; adc_process:adc|sleep[2]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.036      ; 0.577      ;
; 0.458 ; adc_process:adc|sleep[9]                                          ; adc_process:adc|sleep[10]                             ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.036      ; 0.578      ;
; 0.458 ; adc_process:adc|sleep[3]                                          ; adc_process:adc|sleep[4]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.036      ; 0.578      ;
; 0.458 ; adc_process:adc|sleep[5]                                          ; adc_process:adc|sleep[6]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.036      ; 0.578      ;
; 0.458 ; adc_process:adc|sleep[7]                                          ; adc_process:adc|sleep[8]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.036      ; 0.578      ;
; 0.458 ; adc_process:adc|sleep[0]                                          ; adc_process:adc|sleep[2]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.036      ; 0.578      ;
; 0.460 ; adc_process:adc|sleep[1]                                          ; adc_process:adc|sleep[3]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.036      ; 0.580      ;
; 0.461 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[5]                 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[0]     ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.036      ; 0.581      ;
; 0.461 ; adc_process:adc|sleep[3]                                          ; adc_process:adc|sleep[5]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.036      ; 0.581      ;
; 0.461 ; adc_process:adc|sleep[5]                                          ; adc_process:adc|sleep[7]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.036      ; 0.581      ;
; 0.461 ; adc_process:adc|sleep[7]                                          ; adc_process:adc|sleep[9]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.036      ; 0.581      ;
; 0.461 ; adc_process:adc|sleep[0]                                          ; adc_process:adc|sleep[3]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.036      ; 0.581      ;
; 0.480 ; adc_process:adc|sleep[1]                                          ; adc_process:adc|adc_run                               ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.036      ; 0.600      ;
; 0.483 ; adc_process:adc|adc_run                                           ; adc_process:adc|de0nano_adc:adc|state.execute~reg0    ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.039      ; 0.606      ;
; 0.484 ; adc_process:adc|sleep[0]                                          ; adc_process:adc|adc_run                               ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.036      ; 0.604      ;
; 0.490 ; adc_process:adc|sleep[7]                                          ; adc_process:adc|adc_run                               ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.036      ; 0.610      ;
; 0.492 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[0]                 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[2]     ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.036      ; 0.612      ;
; 0.492 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[0]                 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[3]     ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.036      ; 0.612      ;
; 0.498 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[4]                 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[5]     ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.036      ; 0.618      ;
; 0.504 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[1]                 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[0]     ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.036      ; 0.624      ;
; 0.508 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[2]                 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[3]     ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.036      ; 0.628      ;
; 0.510 ; adc_process:adc|sleep[4]                                          ; adc_process:adc|sleep[6]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.036      ; 0.630      ;
; 0.512 ; adc_process:adc|sleep[2]                                          ; adc_process:adc|sleep[4]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.036      ; 0.632      ;
; 0.512 ; adc_process:adc|sleep[6]                                          ; adc_process:adc|sleep[8]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.036      ; 0.632      ;
; 0.513 ; adc_process:adc|adc_run                                           ; adc_process:adc|de0nano_adc:adc|state.initialize~reg0 ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.039      ; 0.636      ;
; 0.513 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[0]                 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[1]     ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.036      ; 0.633      ;
; 0.513 ; adc_process:adc|sleep[4]                                          ; adc_process:adc|sleep[7]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.036      ; 0.633      ;
; 0.515 ; adc_process:adc|sleep[2]                                          ; adc_process:adc|sleep[5]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.036      ; 0.635      ;
; 0.515 ; adc_process:adc|sleep[6]                                          ; adc_process:adc|sleep[9]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.036      ; 0.635      ;
; 0.519 ; adc_process:adc|sleep[8]                                          ; adc_process:adc|sleep[10]                             ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.036      ; 0.639      ;
; 0.523 ; adc_process:adc|sleep[1]                                          ; adc_process:adc|sleep[4]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.036      ; 0.643      ;
; 0.524 ; adc_process:adc|sleep[3]                                          ; adc_process:adc|sleep[6]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.036      ; 0.644      ;
; 0.524 ; adc_process:adc|sleep[5]                                          ; adc_process:adc|sleep[8]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.036      ; 0.644      ;
; 0.524 ; adc_process:adc|sleep[7]                                          ; adc_process:adc|sleep[10]                             ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.036      ; 0.644      ;
; 0.524 ; adc_process:adc|sleep[0]                                          ; adc_process:adc|sleep[4]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.036      ; 0.644      ;
; 0.526 ; adc_process:adc|sleep[1]                                          ; adc_process:adc|sleep[5]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.036      ; 0.646      ;
; 0.527 ; adc_process:adc|sleep[3]                                          ; adc_process:adc|sleep[7]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.036      ; 0.647      ;
; 0.527 ; adc_process:adc|sleep[5]                                          ; adc_process:adc|sleep[9]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.036      ; 0.647      ;
; 0.527 ; adc_process:adc|sleep[0]                                          ; adc_process:adc|sleep[5]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.036      ; 0.647      ;
; 0.540 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[1]                 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[5]     ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.036      ; 0.660      ;
; 0.542 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_data[0]  ; adc_process:adc|DATA_RECEIVE[0]                       ; CLOCK_50                                      ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.217      ; 0.873      ;
; 0.543 ; adc_process:adc|adc_run                                           ; adc_process:adc|de0nano_adc:adc|state.ready~reg0      ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.039      ; 0.666      ;
; 0.545 ; adc_process:adc|sleep[9]                                          ; adc_process:adc|adc_run                               ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.036      ; 0.665      ;
; 0.548 ; adc_process:adc|de0nano_adc:adc|reset                             ; adc_process:adc|de0nano_adc:adc|reset                 ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.035      ; 0.667      ;
; 0.549 ; adc_process:adc|de0nano_adc:adc|init_delay[1]                     ; adc_process:adc|de0nano_adc:adc|state.ready~reg0      ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.036      ; 0.669      ;
; 0.550 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[2]                 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[4]     ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.036      ; 0.670      ;
; 0.559 ; adc_process:adc|de0nano_adc:adc|state.initialize~reg0             ; adc_process:adc|de0nano_adc:adc|init_delay[2]         ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.036      ; 0.679      ;
; 0.559 ; adc_process:adc|de0nano_adc:adc|state.initialize~reg0             ; adc_process:adc|de0nano_adc:adc|init_delay[1]         ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.036      ; 0.679      ;
+-------+-------------------------------------------------------------------+-------------------------------------------------------+-----------------------------------------------+-----------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                      ;
+-------+----------------------------------------------------------------------+----------------------------------------------------------------------+-----------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                            ; To Node                                                              ; Launch Clock                                  ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------+----------------------------------------------------------------------+-----------------------------------------------+-------------+--------------+------------+------------+
; 0.159 ; adc_process:adc|virtual_clock:vclock|virt_clk                        ; adc_process:adc|virtual_clock:vclock|virt_clk                        ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; 1.163      ; 1.541      ;
; 0.185 ; adc_process:adc|virtual_clock:vclock|vclk_cnt[0]                     ; adc_process:adc|virtual_clock:vclock|vclk_cnt[0]                     ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.045      ; 0.314      ;
; 0.186 ; mcp4725_dac:dac|state.ST_WR_2                                        ; mcp4725_dac:dac|state.ST_WR_2                                        ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mcp4725_dac:dac|ena                                                  ; mcp4725_dac:dac|ena                                                  ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|sclk           ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|sclk           ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|mosi~en        ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|mosi~en        ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|assert_data    ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|assert_data    ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.ready               ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.ready               ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.wr                  ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.wr                  ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|bit_cnt[2]                ; mcp4725_dac:dac|i2c_master:i2c_master_inst|bit_cnt[2]                ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.command             ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.command             ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.rd                  ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.rd                  ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|stretch                   ; mcp4725_dac:dac|i2c_master:i2c_master_inst|stretch                   ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|clk_ratio[0]   ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|clk_ratio[0]   ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; adc_process:adc|virtual_clock:vclock|vclk_cnt[1]                     ; adc_process:adc|virtual_clock:vclock|vclk_cnt[1]                     ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; adc_process:adc|virtual_clock:vclock|vclk_cnt[4]                     ; adc_process:adc|virtual_clock:vclock|vclk_cnt[4]                     ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; adc_process:adc|virtual_clock:vclock|vclk_cnt[2]                     ; adc_process:adc|virtual_clock:vclock|vclk_cnt[2]                     ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; state                                                                ; state                                                                ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; mcp4725_dac:dac|data_wr[7]                                           ; mcp4725_dac:dac|data_wr[7]                                           ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; mcp4725_dac:dac|data_wr[4]                                           ; mcp4725_dac:dac|data_wr[4]                                           ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; mcp4725_dac:dac|data_wr[5]                                           ; mcp4725_dac:dac|data_wr[5]                                           ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; mcp4725_dac:dac|data_wr[6]                                           ; mcp4725_dac:dac|data_wr[6]                                           ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|ack_error                 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|ack_error                 ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|scl_ena                   ; mcp4725_dac:dac|i2c_master:i2c_master_inst|scl_ena                   ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.193 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|bit_cnt[0]                ; mcp4725_dac:dac|i2c_master:i2c_master_inst|bit_cnt[0]                ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; done                                                                 ; done                                                                 ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.037      ; 0.314      ;
; 0.194 ; mcp4725_dac:dac|data_buffer[5]                                       ; mcp4725_dac:dac|data_wr[5]                                           ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[1]                  ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[1]                  ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[0]                  ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[0]                  ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.036      ; 0.314      ;
; 0.196 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[0]   ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[1]   ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.037      ; 0.317      ;
; 0.198 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[0]   ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_data[0]     ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.037      ; 0.319      ;
; 0.202 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|clk_toggles[4] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|clk_toggles[4] ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.044      ; 0.330      ;
; 0.204 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[7]   ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[8]   ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.037      ; 0.325      ;
; 0.204 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[4]   ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[5]   ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.037      ; 0.325      ;
; 0.205 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[9]   ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[10]  ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.037      ; 0.326      ;
; 0.205 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[1]   ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[2]   ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.037      ; 0.326      ;
; 0.206 ; mcp4725_dac:dac|state.ST_IDLE                                        ; mcp4725_dac:dac|state.ST_START                                       ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.037      ; 0.327      ;
; 0.206 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[10]  ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[11]  ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.037      ; 0.327      ;
; 0.206 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[8]   ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[9]   ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.037      ; 0.327      ;
; 0.207 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[5]   ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[6]   ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.037      ; 0.328      ;
; 0.223 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[1]                  ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[3]                  ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.036      ; 0.343      ;
; 0.228 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[1]                  ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[0]                  ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.036      ; 0.348      ;
; 0.236 ; sample_index[7]                                                      ; sample_index[7]                                                      ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.036      ; 0.356      ;
; 0.268 ; mcp4725_dac:dac|state.ST_START                                       ; mcp4725_dac:dac|state.ST_WR_1                                        ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.037      ; 0.389      ;
; 0.273 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.start               ; mcp4725_dac:dac|i2c_master:i2c_master_inst|busy                      ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.037      ; 0.394      ;
; 0.275 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.stop                ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.ready               ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.037      ; 0.396      ;
; 0.278 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[6]   ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[7]   ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.037      ; 0.399      ;
; 0.278 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[3]   ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[4]   ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.037      ; 0.399      ;
; 0.278 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[2]   ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[3]   ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.037      ; 0.399      ;
; 0.279 ; mcp4725_dac:dac|state.ST_WR_1                                        ; mcp4725_dac:dac|state.ST_STOP                                        ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.037      ; 0.400      ;
; 0.281 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.mstr_ack            ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.rd                  ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.037      ; 0.402      ;
; 0.283 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|data_clk                  ; mcp4725_dac:dac|i2c_master:i2c_master_inst|data_clk_prev             ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.037      ; 0.404      ;
; 0.296 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.slv_ack1            ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.wr                  ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.037      ; 0.417      ;
; 0.303 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|clk_toggles[1] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|clk_toggles[1] ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.044      ; 0.431      ;
; 0.305 ; sample_index[3]                                                      ; sample_index[3]                                                      ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; sample_index[1]                                                      ; sample_index[1]                                                      ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.036      ; 0.425      ;
; 0.306 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.slv_ack2            ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.stop                ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|clk_toggles[3] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|clk_toggles[3] ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.044      ; 0.434      ;
; 0.308 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|clk_toggles[2] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|clk_toggles[2] ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.044      ; 0.436      ;
; 0.308 ; sample_index[2]                                                      ; sample_index[2]                                                      ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.036      ; 0.428      ;
; 0.311 ; mcp4725_dac:dac|state.ST_START                                       ; mcp4725_dac:dac|ena                                                  ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.037      ; 0.432      ;
; 0.315 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.start               ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.command             ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.037      ; 0.436      ;
; 0.317 ; mcp4725_dac:dac|sample_index[7]                                      ; mcp4725_dac:dac|sample_index[7]                                      ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.037      ; 0.438      ;
; 0.317 ; mcp4725_dac:dac|sample_index[6]                                      ; mcp4725_dac:dac|sample_index[6]                                      ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.037      ; 0.438      ;
; 0.318 ; mcp4725_dac:dac|state.ST_WR_1                                        ; mcp4725_dac:dac|state.ST_WR_2                                        ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.037      ; 0.439      ;
; 0.318 ; sample_index[0]                                                      ; sample_index[0]                                                      ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.036      ; 0.438      ;
; 0.320 ; mcp4725_dac:dac|sample_index[1]                                      ; mcp4725_dac:dac|sample_index[1]                                      ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.037      ; 0.441      ;
; 0.325 ; mcp4725_dac:dac|sample_index[3]                                      ; mcp4725_dac:dac|sample_index[3]                                      ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.037      ; 0.446      ;
; 0.328 ; mcp4725_dac:dac|sample_index[0]                                      ; mcp4725_dac:dac|sample_index[0]                                      ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.037      ; 0.449      ;
; 0.330 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|clk_toggles[0] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|clk_toggles[0] ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.044      ; 0.458      ;
; 0.331 ; mcp4725_dac:dac|sample_index[5]                                      ; mcp4725_dac:dac|sample_index[5]                                      ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.037      ; 0.452      ;
; 0.334 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|state          ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|mosi~en        ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.037      ; 0.455      ;
; 0.336 ; sample_index[6]                                                      ; sample_index[6]                                                      ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.036      ; 0.456      ;
; 0.341 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|state          ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|ss_n[0]        ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.037      ; 0.462      ;
; 0.344 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[0]                  ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[5]                  ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.036      ; 0.464      ;
; 0.344 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[1]                  ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[2]                  ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.036      ; 0.464      ;
; 0.345 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|bit_cnt[0]                ; mcp4725_dac:dac|i2c_master:i2c_master_inst|bit_cnt[2]                ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.037      ; 0.466      ;
; 0.351 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[5]                  ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[5]                  ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.036      ; 0.471      ;
; 0.351 ; sample_index[5]                                                      ; sample_index[5]                                                      ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.036      ; 0.471      ;
; 0.352 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[1]                  ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[5]                  ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.036      ; 0.472      ;
; 0.353 ; sample_index[4]                                                      ; sample_index[4]                                                      ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.036      ; 0.473      ;
; 0.355 ; mcp4725_dac:dac|state.ST_STOP                                        ; mcp4725_dac:dac|state.ST_WR_1                                        ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.037      ; 0.476      ;
; 0.355 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[0]                  ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[3]                  ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.036      ; 0.475      ;
; 0.356 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[0]                  ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[2]                  ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.036      ; 0.476      ;
; 0.358 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[0]                  ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[1]                  ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.036      ; 0.478      ;
; 0.367 ; state                                                                ; done                                                                 ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.037      ; 0.488      ;
; 0.368 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|state          ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|sclk           ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.037      ; 0.489      ;
; 0.370 ; adc_process:adc|virtual_clock:vclock|vclk_cnt[1]                     ; adc_process:adc|virtual_clock:vclock|vclk_cnt[4]                     ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.037      ; 0.491      ;
; 0.371 ; mcp4725_dac:dac|busy_prev[1]                                         ; mcp4725_dac:dac|state.ST_WR_2                                        ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.037      ; 0.492      ;
; 0.378 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|sda_int                   ; mcp4725_dac:dac|i2c_master:i2c_master_inst|sda_int                   ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.036      ; 0.498      ;
; 0.379 ; mcp4725_dac:dac|data_buffer[2]                                       ; mcp4725_dac:dac|data_wr[2]                                           ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; -0.150     ; 0.313      ;
; 0.383 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.rd                  ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.mstr_ack            ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.036      ; 0.503      ;
; 0.386 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.start               ; mcp4725_dac:dac|i2c_master:i2c_master_inst|scl_ena                   ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.036      ; 0.506      ;
; 0.388 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|bit_cnt[1]                ; mcp4725_dac:dac|i2c_master:i2c_master_inst|bit_cnt[2]                ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.037      ; 0.509      ;
; 0.389 ; adc_process:adc|virtual_clock:vclock|vclk_cnt[1]                     ; adc_process:adc|virtual_clock:vclock|vclk_cnt[2]                     ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.037      ; 0.510      ;
; 0.395 ; mcp4725_dac:dac|sample_index[2]                                      ; mcp4725_dac:dac|sample_index[2]                                      ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.037      ; 0.516      ;
; 0.395 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.command             ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.slv_ack1            ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.036      ; 0.515      ;
; 0.395 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.wr                  ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.slv_ack2            ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.036      ; 0.515      ;
; 0.406 ; mcp4725_dac:dac|sample_index[4]                                      ; mcp4725_dac:dac|sample_index[4]                                      ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.037      ; 0.527      ;
; 0.409 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.mstr_ack            ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.stop                ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.037      ; 0.530      ;
+-------+----------------------------------------------------------------------+----------------------------------------------------------------------+-----------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'CLOCK_50'                                                                                                                                                                                 ;
+--------+---------------------------------------+-------------------------------------------------------------------+-----------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                                                           ; Launch Clock                                  ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+-------------------------------------------------------------------+-----------------------------------------------+-------------+--------------+------------+------------+
; -0.462 ; adc_process:adc|de0nano_adc:adc|reset ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_data[0]  ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 1.000        ; -0.215     ; 1.224      ;
; -0.444 ; adc_process:adc|de0nano_adc:adc|reset ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|state       ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 1.000        ; -0.215     ; 1.206      ;
; -0.444 ; adc_process:adc|de0nano_adc:adc|reset ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|busy        ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 1.000        ; -0.215     ; 1.206      ;
; -0.444 ; adc_process:adc|de0nano_adc:adc|reset ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|mosi~en     ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 1.000        ; -0.215     ; 1.206      ;
; -0.444 ; adc_process:adc|de0nano_adc:adc|reset ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|ss_n[0]     ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 1.000        ; -0.215     ; 1.206      ;
; -0.235 ; adc_process:adc|de0nano_adc:adc|reset ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_data[8]  ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 1.000        ; -0.043     ; 1.169      ;
; -0.235 ; adc_process:adc|de0nano_adc:adc|reset ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_data[3]  ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 1.000        ; -0.043     ; 1.169      ;
; 0.067  ; adc_process:adc|de0nano_adc:adc|reset ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_data[10] ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 1.000        ; -0.200     ; 0.710      ;
; 0.067  ; adc_process:adc|de0nano_adc:adc|reset ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_data[2]  ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 1.000        ; -0.200     ; 0.710      ;
; 0.067  ; adc_process:adc|de0nano_adc:adc|reset ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_data[11] ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 1.000        ; -0.200     ; 0.710      ;
; 0.067  ; adc_process:adc|de0nano_adc:adc|reset ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_data[9]  ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 1.000        ; -0.200     ; 0.710      ;
; 0.067  ; adc_process:adc|de0nano_adc:adc|reset ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_data[1]  ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 1.000        ; -0.200     ; 0.710      ;
; 0.067  ; adc_process:adc|de0nano_adc:adc|reset ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_data[7]  ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 1.000        ; -0.200     ; 0.710      ;
; 0.067  ; adc_process:adc|de0nano_adc:adc|reset ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_data[4]  ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 1.000        ; -0.200     ; 0.710      ;
; 0.067  ; adc_process:adc|de0nano_adc:adc|reset ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_data[5]  ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 1.000        ; -0.200     ; 0.710      ;
; 0.067  ; adc_process:adc|de0nano_adc:adc|reset ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_data[6]  ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 1.000        ; -0.200     ; 0.710      ;
+--------+---------------------------------------+-------------------------------------------------------------------+-----------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'CLOCK_50'                                                                                                                                                                                 ;
+-------+---------------------------------------+-------------------------------------------------------------------+-----------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                                                           ; Launch Clock                                  ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+-------------------------------------------------------------------+-----------------------------------------------+-------------+--------------+------------+------------+
; 0.586 ; adc_process:adc|de0nano_adc:adc|reset ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_data[10] ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; -0.087     ; 0.613      ;
; 0.586 ; adc_process:adc|de0nano_adc:adc|reset ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_data[2]  ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; -0.087     ; 0.613      ;
; 0.586 ; adc_process:adc|de0nano_adc:adc|reset ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_data[11] ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; -0.087     ; 0.613      ;
; 0.586 ; adc_process:adc|de0nano_adc:adc|reset ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_data[9]  ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; -0.087     ; 0.613      ;
; 0.586 ; adc_process:adc|de0nano_adc:adc|reset ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_data[1]  ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; -0.087     ; 0.613      ;
; 0.586 ; adc_process:adc|de0nano_adc:adc|reset ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_data[7]  ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; -0.087     ; 0.613      ;
; 0.586 ; adc_process:adc|de0nano_adc:adc|reset ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_data[4]  ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; -0.087     ; 0.613      ;
; 0.586 ; adc_process:adc|de0nano_adc:adc|reset ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_data[5]  ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; -0.087     ; 0.613      ;
; 0.586 ; adc_process:adc|de0nano_adc:adc|reset ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_data[6]  ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; -0.087     ; 0.613      ;
; 0.816 ; adc_process:adc|de0nano_adc:adc|reset ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_data[8]  ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; 0.077      ; 1.007      ;
; 0.816 ; adc_process:adc|de0nano_adc:adc|reset ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_data[3]  ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; 0.077      ; 1.007      ;
; 1.016 ; adc_process:adc|de0nano_adc:adc|reset ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|state       ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; -0.102     ; 1.028      ;
; 1.016 ; adc_process:adc|de0nano_adc:adc|reset ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|busy        ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; -0.102     ; 1.028      ;
; 1.016 ; adc_process:adc|de0nano_adc:adc|reset ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|mosi~en     ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; -0.102     ; 1.028      ;
; 1.016 ; adc_process:adc|de0nano_adc:adc|reset ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|ss_n[0]     ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; -0.102     ; 1.028      ;
; 1.026 ; adc_process:adc|de0nano_adc:adc|reset ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_data[0]  ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; -0.102     ; 1.038      ;
+-------+---------------------------------------+-------------------------------------------------------------------+-----------------------------------------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 1
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 0.584 ns




+----------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                            ;
+------------------------------------------------+------------+-------+----------+---------+---------------------+
; Clock                                          ; Setup      ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------------------------------------+------------+-------+----------+---------+---------------------+
; Worst-case Slack                               ; -6.291     ; 0.100 ; -1.274   ; 0.586   ; -3.000              ;
;  CLOCK_50                                      ; -6.291     ; 0.159 ; -1.274   ; 0.586   ; -3.000              ;
;  adc_process:adc|virtual_clock:vclock|virt_clk ; -1.512     ; 0.100 ; N/A      ; N/A     ; -1.000              ;
; Design-wide TNS                                ; -13391.596 ; 0.0   ; -12.057  ; 0.0     ; -4345.503           ;
;  CLOCK_50                                      ; -13366.858 ; 0.000 ; -12.057  ; 0.000   ; -4307.503           ;
;  adc_process:adc|virtual_clock:vclock|virt_clk ; -24.738    ; 0.000 ; N/A      ; N/A     ; -38.000             ;
+------------------------------------------------+------------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; ADC_SADDR     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ADC_CS_N      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ADC_SCLK      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDA           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SCL           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; SDA                     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SCL                     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLOCK_50                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; RST                     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ADC_SDAT                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; ADC_SADDR     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; ADC_CS_N      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; ADC_SCLK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; SDA           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; SCL           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.05e-09 V                   ; 3.21 V              ; -0.181 V            ; 0.16 V                               ; 0.253 V                              ; 2.77e-10 s                  ; 2.32e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.05e-09 V                  ; 3.21 V             ; -0.181 V           ; 0.16 V                              ; 0.253 V                             ; 2.77e-10 s                 ; 2.32e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; ADC_SADDR     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; ADC_CS_N      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; ADC_SCLK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; SDA           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; SCL           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-06 V                   ; 3.14 V              ; -0.123 V            ; 0.134 V                              ; 0.323 V                              ; 3.02e-10 s                  ; 2.85e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.02e-06 V                  ; 3.14 V             ; -0.123 V           ; 0.134 V                             ; 0.323 V                             ; 3.02e-10 s                 ; 2.85e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; ADC_SADDR     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ADC_CS_N      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ADC_SCLK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SDA           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SCL           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.26 V             ; 0.41 V                               ; 0.32 V                               ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.26 V            ; 0.41 V                              ; 0.32 V                              ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                           ;
+-----------------------------------------------+-----------------------------------------------+----------+----------+----------+----------+
; From Clock                                    ; To Clock                                      ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------+-----------------------------------------------+----------+----------+----------+----------+
; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 226      ; 0        ; 0        ; 0        ;
; CLOCK_50                                      ; adc_process:adc|virtual_clock:vclock|virt_clk ; 12       ; 0        ; 0        ; 0        ;
; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50                                      ; 3167     ; 1        ; 0        ; 0        ;
; CLOCK_50                                      ; CLOCK_50                                      ; 48854    ; 0        ; 0        ; 0        ;
+-----------------------------------------------+-----------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                            ;
+-----------------------------------------------+-----------------------------------------------+----------+----------+----------+----------+
; From Clock                                    ; To Clock                                      ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------+-----------------------------------------------+----------+----------+----------+----------+
; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 226      ; 0        ; 0        ; 0        ;
; CLOCK_50                                      ; adc_process:adc|virtual_clock:vclock|virt_clk ; 12       ; 0        ; 0        ; 0        ;
; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50                                      ; 3167     ; 1        ; 0        ; 0        ;
; CLOCK_50                                      ; CLOCK_50                                      ; 48854    ; 0        ; 0        ; 0        ;
+-----------------------------------------------+-----------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                   ;
+-----------------------------------------------+----------+----------+----------+----------+----------+
; From Clock                                    ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------+----------+----------+----------+----------+----------+
; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50 ; 16       ; 0        ; 0        ; 0        ;
+-----------------------------------------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                    ;
+-----------------------------------------------+----------+----------+----------+----------+----------+
; From Clock                                    ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------+----------+----------+----------+----------+----------+
; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50 ; 16       ; 0        ; 0        ; 0        ;
+-----------------------------------------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 4     ; 4    ;
; Unconstrained Input Port Paths  ; 3195  ; 3195 ;
; Unconstrained Output Ports      ; 5     ; 5    ;
; Unconstrained Output Port Paths ; 9     ; 9    ;
+---------------------------------+-------+------+


+--------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                               ;
+-----------------------------------------------+-----------------------------------------------+------+-------------+
; Target                                        ; Clock                                         ; Type ; Status      ;
+-----------------------------------------------+-----------------------------------------------+------+-------------+
; CLOCK_50                                      ; CLOCK_50                                      ; Base ; Constrained ;
; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; Base ; Constrained ;
+-----------------------------------------------+-----------------------------------------------+------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; ADC_SDAT   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; RST        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SCL        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDA        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; ADC_CS_N    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ADC_SADDR   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ADC_SCLK    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SCL         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDA         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; ADC_SDAT   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; RST        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SCL        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDA        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; ADC_CS_N    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ADC_SADDR   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ADC_SCLK    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SCL         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDA         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Fri Oct 25 18:15:03 2024
Info: Command: quartus_sta de0_nano -c de0_nano
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'de0_nano.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name CLOCK_50 CLOCK_50
    Info (332105): create_clock -period 1.000 -name adc_process:adc|virtual_clock:vclock|virt_clk adc_process:adc|virtual_clock:vclock|virt_clk
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -6.291
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -6.291          -13366.858 CLOCK_50 
    Info (332119):    -1.512             -24.738 adc_process:adc|virtual_clock:vclock|virt_clk 
Info (332146): Worst-case hold slack is 0.328
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.328               0.000 CLOCK_50 
    Info (332119):     0.358               0.000 adc_process:adc|virtual_clock:vclock|virt_clk 
Info (332146): Worst-case recovery slack is -1.274
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.274             -12.057 CLOCK_50 
Info (332146): Worst-case removal slack is 0.911
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.911               0.000 CLOCK_50 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000           -3262.000 CLOCK_50 
    Info (332119):    -1.000             -38.000 adc_process:adc|virtual_clock:vclock|virt_clk 
Info (332114): Report Metastability: Found 1 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -5.543
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -5.543          -11733.508 CLOCK_50 
    Info (332119):    -1.230             -18.941 adc_process:adc|virtual_clock:vclock|virt_clk 
Info (332146): Worst-case hold slack is 0.307
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.307               0.000 CLOCK_50 
    Info (332119):     0.312               0.000 adc_process:adc|virtual_clock:vclock|virt_clk 
Info (332146): Worst-case recovery slack is -1.031
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.031              -8.930 CLOCK_50 
Info (332146): Worst-case removal slack is 0.809
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.809               0.000 CLOCK_50 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000           -3262.000 CLOCK_50 
    Info (332119):    -1.000             -38.000 adc_process:adc|virtual_clock:vclock|virt_clk 
Info (332114): Report Metastability: Found 1 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -3.399
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.399           -6636.640 CLOCK_50 
    Info (332119):    -0.450              -2.728 adc_process:adc|virtual_clock:vclock|virt_clk 
Info (332146): Worst-case hold slack is 0.100
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.100               0.000 adc_process:adc|virtual_clock:vclock|virt_clk 
    Info (332119):     0.159               0.000 CLOCK_50 
Info (332146): Worst-case recovery slack is -0.462
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.462              -2.708 CLOCK_50 
Info (332146): Worst-case removal slack is 0.586
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.586               0.000 CLOCK_50 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000           -4307.503 CLOCK_50 
    Info (332119):    -1.000             -38.000 adc_process:adc|virtual_clock:vclock|virt_clk 
Info (332114): Report Metastability: Found 1 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 1
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 0.584 ns
    Info (332114): 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4992 megabytes
    Info: Processing ended: Fri Oct 25 18:15:05 2024
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


