\hypertarget{group___p_w_r___c_r__register__alias}{}\doxysection{PWR CR Register alias address}
\label{group___p_w_r___c_r__register__alias}\index{PWR CR Register alias address@{PWR CR Register alias address}}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{group___p_w_r___c_r__register__alias_ga398aef263adbda7c1f1dc9020fde83f3}\label{group___p_w_r___c_r__register__alias_ga398aef263adbda7c1f1dc9020fde83f3}} 
\#define {\bfseries DBP\+\_\+\+BIT\+\_\+\+NUMBER}~PWR\+\_\+\+CR\+\_\+\+DBP\+\_\+\+Pos
\item 
\mbox{\Hypertarget{group___p_w_r___c_r__register__alias_ga799ab60bdbcfc1076cf2d7f206d09b0c}\label{group___p_w_r___c_r__register__alias_ga799ab60bdbcfc1076cf2d7f206d09b0c}} 
\#define {\bfseries CR\+\_\+\+DBP\+\_\+\+BB}~(uint32\+\_\+t)(\mbox{\hyperlink{group___peripheral__memory__map_gaed7efc100877000845c236ccdc9e144a}{PERIPH\+\_\+\+BB\+\_\+\+BASE}} + (PWR\+\_\+\+CR\+\_\+\+OFFSET\+\_\+\+BB $\ast$ 32U) + (DBP\+\_\+\+BIT\+\_\+\+NUMBER $\ast$ 4U))
\item 
\mbox{\Hypertarget{group___p_w_r___c_r__register__alias_gae731170c1675c5471fc06501228905b0}\label{group___p_w_r___c_r__register__alias_gae731170c1675c5471fc06501228905b0}} 
\#define {\bfseries PVDE\+\_\+\+BIT\+\_\+\+NUMBER}~PWR\+\_\+\+CR\+\_\+\+PVDE\+\_\+\+Pos
\item 
\mbox{\Hypertarget{group___p_w_r___c_r__register__alias_ga49f51ef8285a6be76fd204d49a00709c}\label{group___p_w_r___c_r__register__alias_ga49f51ef8285a6be76fd204d49a00709c}} 
\#define {\bfseries CR\+\_\+\+PVDE\+\_\+\+BB}~(uint32\+\_\+t)(\mbox{\hyperlink{group___peripheral__memory__map_gaed7efc100877000845c236ccdc9e144a}{PERIPH\+\_\+\+BB\+\_\+\+BASE}} + (PWR\+\_\+\+CR\+\_\+\+OFFSET\+\_\+\+BB $\ast$ 32U) + (PVDE\+\_\+\+BIT\+\_\+\+NUMBER $\ast$ 4U))
\item 
\mbox{\Hypertarget{group___p_w_r___c_r__register__alias_ga9fe65342711a2c4614ef2eadee4a751c}\label{group___p_w_r___c_r__register__alias_ga9fe65342711a2c4614ef2eadee4a751c}} 
\#define {\bfseries VOS\+\_\+\+BIT\+\_\+\+NUMBER}~PWR\+\_\+\+CR\+\_\+\+VOS\+\_\+\+Pos
\item 
\mbox{\Hypertarget{group___p_w_r___c_r__register__alias_ga98bf66513495732b9b3ee21f182e1591}\label{group___p_w_r___c_r__register__alias_ga98bf66513495732b9b3ee21f182e1591}} 
\#define {\bfseries CR\+\_\+\+VOS\+\_\+\+BB}~(uint32\+\_\+t)(\mbox{\hyperlink{group___peripheral__memory__map_gaed7efc100877000845c236ccdc9e144a}{PERIPH\+\_\+\+BB\+\_\+\+BASE}} + (PWR\+\_\+\+CR\+\_\+\+OFFSET\+\_\+\+BB $\ast$ 32U) + (VOS\+\_\+\+BIT\+\_\+\+NUMBER $\ast$ 4U))
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
