*********************************************************************************
Commit: 6f23dd297e59fadc9fecf65498d52e3955c2f591 
*********************************************************************************

[SiliconPkg]

  [MTL-M MTL-P | LP5] Enable DDRPRECOMP, RXSALCAL, DATAPILIN, CMDVC
  training steps for LP5
  
  [Feature Description]
  (1) MRC must enable following training steps for LP5 by default
  DDRPRECOMP
  RXSALCAL
  DATAPILIN
  CMDVC
  
  Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl
  
  [Impacted Platform]
  ALL
  
  Hsd-es-id: 22015846482
  Change-Id: Ib848b309c012a9d601c886c7e0b9daf773915633
  Original commit hash: 2cc2c745ecd95680e3d2f2c5c30be303bbb8e27c
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: step

*********************************************************************************
Commit: 5aebf8dd073417992aeb77de8e84c2194542b55a 
*********************************************************************************

[SiliconPkg]

  [MTL-S MTL-M MTL-P | DDR5 LP5] MrcCallTable tasks reorder [R/W] [T/V]
  training steps
  
  [Feature Description]
  MRC must reorder MrcCallTable tasks from:
  Original order: WRVC1D -> WRTC1D -> RDVC1D -> RDTC1D
  to New order: RDTC1D -> WRTC1D -> WRVC1D -> RDVC1D
  
  Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl
  
  [Impacted Platform]
  ALL
  
  Hsd-es-id: 22015845551
  Change-Id: I8936f263b2066d1b8c6c3917b4c14764a0140fd8
  Original commit hash: 8e1785a168e482b72323bf771332cb900ca1142b
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: step

*********************************************************************************
Commit: d53eedd7efb653d4e3c11592e9ae24a5cafe5e3f 
*********************************************************************************

[SiliconPkg]

  [MTL-M MTL-P MTL-S | DDR5] REVERT Fast Boot Jedec Reset Clobbers Generic
  MRS FSM Config
  
  [Issue Description]
  MTL needs to align to the Jedec Reset & Jedec Init flow used on ADL
  
  [Resolution]
  Revert c5288202b900c7ead176bcedb29d234081a94803
  
  Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl
  
  [Impacted Platform]
  ALL
  
  Hsd-es-id: 22015761972
  Change-Id: I203e9a673829940336f38353de1c8f8d55ef7afd
  Original commit hash: f77d6108a53308d85539c253dc779445fddc5c64
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcSaveRestore.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/MrcChipApi.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/MrcChipApi.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: 4b1eacd4381ea3d878653c55e056fbe2680240e9 
*********************************************************************************

[SiliconPkg], [PlatformPkg]

  Check size and assign fixed size in GetMebxConfig and SetMebxConfig
  
  [Issue Description]
  If VariableSize is bigger than sizeof(MEBX_DATA)
  data overflow would be occurred
  
  [Resolution]
  Check size and assign fixed size in GetMebxConfig and SetMebxConfig.
  
  Package/Module:
  MebxFeaturePkg
  
  [Impacted Platform]
  MTL, LNL
  
  Hsd-es-id: 15012029579
  Change-Id: I5c3f0895964c5a00dac161439a7a01adedc58ad2
  Original commit hash: 9e099096eaffe57997ae6c7c52e619f2bb59d84d
  
  ClientOneSiliconPkg/IpBlock/Amt/Mebx/Dxe/MebxCore.c
  ClientOneSiliconPkg/IpBlock/Me/HwAsset/Dxe/Inventory.c
  Features/Manageability/MebxFeaturePkg/MebxConfiguration/MebxConfiguration.c
  MeteorLakePlatSamplePkg/Features/Me/MeSmbiosUpdateConfigDxe/MeSmbiosUpdateConfig.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: HW

*********************************************************************************
Commit: c8778b78af90dae09b42a75463d456cebe19ed9a 
*********************************************************************************

[SiliconPkg], [BoardPkg]

  Clock reqs remains active when HD Audio is function disabled in BIOS
  
  [Issue Description]
  HDA on SOC was removed but BIOS still try to programm HDA.
  
  [Resolution]
  Check if HDA device is accessible before programming.
  
  Package/Module: C1S
  
  [Impacted Platform]
  LNL, MTL
  
  Hsd-es-id: 15011977916
  Original commit hash: c62c12752cdcb5f050e97df6055d7eeea39186e0
  
  ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchAceInit.c
  ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/HdaSocLib/MtlSocAceLib.c
  ClientOneSiliconPkg/IpBlock/Hda/IncludePrivate/Register/AceRegs.h
  ClientOneSiliconPkg/IpBlock/Hda/LibraryPrivate/PeiAceInitLib/PeiAceInitLib.c
  MeteorLakeBoardPkg/Library/PeiBoardConfigLib/PeiHdaVerbTables.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Oem: Acer

*********************************************************************************
Commit: b419aae5bb91ef765a0295e6d642d4ab05683b29 
*********************************************************************************

[BoardPkg]

  Rename existing RVP to ERB and create a new RVP DSC
  
  [Feature Description]
  ERB does not have BOM Id while RVP has BOM Id.
  
  Package/Module: MTL-PS
  
  [Impacted Platform]
  MTL-PS RVP, CRB
  
  Hsd-es-id: 1509151828
  Change-Id: Id3ed1270607c9e2f6bcef8fce814305013ddb1d6
  Original commit hash: 22ae662419b04409fe6aa7e410a0aa8813c48473
  
  MeteorLakeBoardPkg/BoardPkg.dsc
  MeteorLakeBoardPkg/Include/PlatformBoardId.h
  MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/BoardVpdPcdInit.dsc
  MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/IOTG/SkuIdMtlPSDdr5Erb.dsc
  MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/IOTG/SkuIdMtlPSDdr5Rvp.dsc
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: sku

*********************************************************************************
Commit: 9b386055ebcc53676cf2ca84ec025201dd99179b 
*********************************************************************************

[BoardPkg]

  [MTL] Correct the FvSecurity in BiosInfo and ReportFv
  
  [Issue Description]
  BtGAcm would consider the IBB hash get corruption since the
  FvSecurity be reported as IBB which FV locate in OBB.
  This would cause the seamless recovery/resiliency flow get
  failed.
  
  [Resolution]
  - Move the FvSecurity from IBB into POST-IBB in BiosInfo.
  - Remove the FvSecurity report in PreMemory.
  - Add the FvSecurity report in FV list need taken into
  account (or hashed) for the OBB verification.
  
  Package/Module: MeteorLakeBoardPkg/BiosInfo
  MeteorLakeBoardPkg/PeiReportFvLib
  
  [Impacted Platform]
  ALL
  
  Hsd-es-id: 16017544519
  Change-Id: I7ffb0a6e519feea6d6457cb7f0f6c3802abf455c
  Original commit hash: c0aae4d8626ffe05ee6baf3e98664dd829b057b3
  
  MeteorLakeBoardPkg/BiosInfo/BiosInfo.c
  MeteorLakeBoardPkg/Library/PeiReportFvLib/PeiReportFvLib.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: security

*********************************************************************************
Commit: 07c9f337f99eceae9b63401adecda784e4ac43cc 
*********************************************************************************

[ASL], [BoardPkg], [PlatformPkg]

  [MTL] Add 3rd Gen PD PS_ON support.
  
  [Feature Description]
  Support 3rd Gen PD PS_ON.
  
  Package/Module:
  Features/Ec/EcFeaturePkg
  MeteorLakeBoardPkg
  MeteorLakePlatSamplePkg
  
  [Impacted Platform]
  MTLS
  
  Hsd-es-id: 15011901780
  Change-Id: I6167712e31b444932ebcfc150874c90320ec9705
  Original commit hash: 857c5192e90f673fc52600cd2859ac98eee3b3ce
  
  Features/Ec/EcFeaturePkg/AcpiTables/EcSsdt/EcExternalMethod.asl
  Features/Ec/EcFeaturePkg/AcpiTables/EcSsdt/EcQevent.asl
  Features/Ec/EcFeaturePkg/AcpiTables/EcSsdt/EcRam.asl
  MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/Platform.asl
  MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
  MeteorLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
  MeteorLakeBoardPkg/Include/PlatformNvsAreaDef.h
  MeteorLakePlatSamplePkg/Include/SetupVariable.h
  MeteorLakePlatSamplePkg/Setup/PlatformSetup.hfr
  MeteorLakePlatSamplePkg/Setup/PlatformSetup.uni
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Oem: ecs

*********************************************************************************
Commit: 457b6cd780e6da2be8eb6140937b24981a106104 
*********************************************************************************

[BoardPkg], [PlatformPkg]

  Board Support for MTL_P DDR5 Mem Solder down dTBT RVP Board
  
  [Feature Description]
  Board Support for MTL_P DDR5 Mem Solder down dTBT RVP Board
  
  Package/Module:
  MeteorLakeBoardPkg
  
  [Impacted Platform]
  MeteorLake-P
  
  Hsd-es-id: 22012130062
  Change-Id: I35ed202d219772909834e3bbebb901395b78dd9a
  Original commit hash: 12cedeae0aab0375adbab31a3e0bc9b520e16f30
  
  MeteorLakeBoardPkg/BoardPkg.dsc
  MeteorLakeBoardPkg/Include/PlatformBoardId.h
  MeteorLakeBoardPkg/Library/PeiBoardConfigLib/PeiBoardConfigLib.c
  MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/BoardVpdPcdInit.dsc
  MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlP/SkuIdMtlPDdr5MemSolderDowndTBTRvp.dsc
  MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
  MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
  MeteorLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMem.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: sku

*********************************************************************************
Commit: 6f6203f7dc95277060525f71232756ea24d3abb7 
*********************************************************************************

[PlatformPkg], [ASL]

  [MTL] PEP Errors Relating to TCSS and Other IPs
  
  [Issue Description]
  Observed PEP Errors Relating to TCSS and Other IPs
  from PEP checker tool
  
  [Resolution]
  Revert ACPI PEP support for multiple root bridges
  This reverts commit 06ae008aa5829711328fdb0f4e142ae1bc5856ee.
  
  Package/Module: AdvancedAcpiDxe
  
  [Impacted Platform]
  MTL
  
  Hsd-es-id: 22015847186
  Change-Id: I8f63a2615e27c3c81e4f663c952ed772789e5875
  Original commit hash: badf54e1881a05fc7d2061556592b67352561bb1
  
  MeteorLakePlatSamplePkg/Features/Pep/AcpiTables/Pep.asl
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: a88beafc3b33eeb6a1cbd918b15d44e6ee0871bf 
*********************************************************************************

[ASL]

  [MTL] Updating Copyright year for
  Fixing the Power Boss issue for AC adapter
  
  [Issue Description]
  Copyright year was not updated
  
  [Resolution]
  Fixed by updating the copyright year
  
  Package/Module: EcFeaturePkg
  
  [Impacted Platform]
  MTL, LNL
  
  Hsd-es-id: 22015413538
  Change-Id: I57307de638d74abed0e3b31e51e951e1c2d88a70
  Original commit hash: 77a8d2fbad03eea421622c8eae4d7e4afc6298e7
  
  Features/Ec/EcFeaturePkg/AcpiTables/EcSsdt/EcQevent.asl
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Oem: ecs

*********************************************************************************
Commit: af848963322d1a7b5fad14ab9745f1c3465299fc 
*********************************************************************************

[SiliconPkg]

  [MTLP A0] BIOS to resolve TCSS DEVEN based on CAPID disables
  
  [Issue Description]
  BIOS raises an Assert that TBT FW is not loaded and BIOS expected
  TBT FW to load because TBT DMA is enabled in TCSS DEVEN
  TBT DMA should not have reflected as enabled in TCSS DEVEN because
  it is disabled in CAPID (because TCSS TBT is disabled in softstraps).
  The same problem would also happen via port mask softstrap.
  
  [Resolution]
  Note that the bitmap layout between TCSS DEVEN and
  capid0_d_0_0_0_mchbar is aligned.
  
  Package/Module: ClientOneSiliconPkg
  
  [Impacted Platform]
  MTLP
  
  Hsd-es-id: 15011945637
  Change-Id: I6bd3ecd4da4bacdad1ddded94cc0b656a8d1aa3c
  Original commit hash: f7ae7a4678caf7bb3cda0443c5b7f16e420152bb
  
  ClientOneSiliconPkg/Fru/MtlSoc/Include/Register/HostBridge/IocMchBarRegs.h
  ClientOneSiliconPkg/Fru/MtlSoc/Include/Register/HostBridge/IocMchBarRegsMtlS.h
  ClientOneSiliconPkg/Fru/MtlSoc/Tcss/LibraryPrivate/PeiTcssInitFruLib/PeiTcssInitFruLib.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: strap

*********************************************************************************
Commit: 54aa6f8c372b30977b5ce8e400db477e4d8595e8 
*********************************************************************************

[BoardPkg], [PlatformPkg]

  [MTL-P] Disable Turbo Mode by default as WA - But not using patch table
  
  [Feature Description]
  Expected POR settings:
  * Turbo Mode = Enabled
  Requested Change:
  * Turbo Mode = Disabled
  Don't do it from patch table, but disable it in BIOS. If we do it
  through patch table XML CLI overrides are not taking place.
  
  Package/Module:
  MeteorLakeBoardPkg
  
  [Impacted Platform]
  MTL-P
  
  Hsd-es-id: 15011998209
  Change-Id: I6e92bcf3588784a8c3370956c5a5de4ea8838a36
  Original commit hash: 6b048076b3d5645e3dfe9609e92b83f1c529173b
  
  MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakePRvpBoardConfigPatchTable.h
  MeteorLakeFspPkg/Upd/FspsUpd.dsc
  MeteorLakePlatSamplePkg/Setup/CpuSetup.hfr
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word:  WA 

*********************************************************************************
Commit: 9754e463cf244fdd56b175dd18166a90f7a25ea5 
*********************************************************************************

[ASL]

  [MTL] Fixing the Power Boss issue for AC adapter
  
  [Issue Description]
  Power Boss was not shifting to the
  appropriate action policy based on
  plug-in plug-out and battery charge percentage
  
  [Resolution]
  Fixed the issue by giving the complete path
  to the power participant and Battery participant
  This enabled the notification to be sent properly
  to DTT
  
  Package/Module: EcFeaturePkg
  
  [Impacted Platform]
  MTL, LNL
  
  Hsd-es-id: 22015413538
  Change-Id: I4c5cb32538eba3e834e62b33bd75a71ee7f027ef
  Original commit hash: 34218e433591a79a961826e29879205fba826b1f
  
  Features/Ec/EcFeaturePkg/AcpiTables/EcSsdt/EcQevent.asl
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Oem: ecs

*********************************************************************************
Commit: 7fa1287afd72a058d691a56fbf59832ff3140aec 
*********************************************************************************

[BoardPkg]

  MTLPS TCP2 HDMI for both RVP and CRB correction,
  and remove TCP2 HDMI from PPV
  
  [Issue Description]
  No display on TCP2 HDMI for both RVP and CRB.
  TCP2 HDMI for PPV has switched to Type-C.
  
  [Resolution]
  Correct the TCP port number for RVP and CRB.
  Update VBT config for PPV.
  
  Package/Module: MTL-PS
  
  [Impacted Platform]
  MTL-PS RVP, CRB, PPV
  
  Hsd-es-id: 1509151828
  Change-Id: I80c0d6c96e044dad78b665c58e878d81aebad969
  Original commit hash: c8dc8f686ec02d27adadc89d9699ef15dbfc561b
  
  MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/PPV/SkuIdMtlPSDdr5Ppv.dsc
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: sku

*********************************************************************************
Commit: 602699f061cb7b2f8be62ff982c06d1a3bcab9fe 
*********************************************************************************


  [TSE] BlockIoTestApp
  
  [Feature Description]
  UEFI test application for validating the BlockIoCrypto protocol
  implementation.
  
  Package/Module: TseFeaturePkg
  
  [Impacted Platform]
  LNL
  
  Hsd-es-id: 14017245166
  Change-Id: Ic17732c84196cdb0db62b31e832d0979c22d3018
  Original commit hash: 5e78eeb258391ecf61e5ae6420f89fe291034e2b
  
  Features/Security/TseFeaturePkg/BlockIoTestApp/BlockIoTestApp.c
  Features/Security/TseFeaturePkg/BlockIoTestApp/BlockIoTestApp.inf
  Features/Security/TseFeaturePkg/BlockIoTestApp/BlockIoTestApp.uni
  Features/Security/TseFeaturePkg/BlockIoTestApp/HexPi.h
  Features/Security/TseFeaturePkg/Include/TseFeature.dsc
  Features/Security/TseFeaturePkg/Include/TseFeature.fdf
  Features/Security/TseFeaturePkg/TseFeaturePkg.dec
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: security

*********************************************************************************
Commit: 2fca016ef1f6f5c78851e51b95e39d472e051436 
*********************************************************************************

[SiliconPkg], [PlatformPkg]

  Remove DxePttHeciLib.
  
  [Feature Description]
  SPS FW is discontinued. Respective files shall be removed.
  Remove server DxePttHeciLib instance.
  Remove client DxePttHeciLib instance.
  Remove Ptt related setup items.
  
  Package/Module:
  C1S
  EagleStreamOpenBoardPkg
  EagleStreamRpPkg
  Features/XmlCliFeaturePkg
  GnrwsRpPkg
  LunarLakePlatSamplePkg
  MeteorLakePlatSamplePkg
  ServerPlatformPkg
  ServerSiliconPkg
  
  [Impacted Platform]
  ALL
  
  Hsd-es-id: 18023963943
  Change-Id: Ib3e6f7f56150bfb2e15909db950659482fd93895
  Original commit hash: 4a778a9e5ed8858cd32138024fbe3b65f5889f8c
  
  ClientOneSiliconPkg/Include/Library/PttHeciLib.h
  ClientOneSiliconPkg/IpBlock/Me/Library/DxePttHeciLib/DxePttHeciLib.c
  ClientOneSiliconPkg/IpBlock/Me/Library/DxePttHeciLib/DxePttHeciLib.inf
  ClientOneSiliconPkg/Product/MeteorLake/MeteorLakeSiliconPkg.dsc
  ClientOneSiliconPkg/Product/MeteorLake/SiPkgDxeLib.dsc
  Features/XmlCliFeaturePkg/XmlCliFeaturePkg.dsc
  MeteorLakePlatSamplePkg/Setup/MeSetup.c
  MeteorLakePlatSamplePkg/Setup/SecuritySetup.c
  MeteorLakePlatSamplePkg/Setup/Setup.inf
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: security

*********************************************************************************
Commit: 167ab0911e54adb5c9c48437a0d09d3f6b7512e4 
*********************************************************************************

[SiliconPkg], [BoardPkg]

  ClientOneSiliconPkg/MeteorLake: Install SMBUS PciIo protocol/PPI
  
  [Feature Description]
  This commit installs SMBUS PciIo protocol/PPI in EarlyDevices driver.
  This is designed to work with new SMBUS driver.
  
  Package/Module: ClientOneSiliconPkg/MeteorLake
  
  [Impacted Platform]
  MTL-S
  
  Hsd-es-id: 18023592510
  Original commit hash: ceec9809b77983aa17ad06a3156ea11f3be22c48
  
  ClientOneSiliconPkg/Fru/MtlPch/IncludePrivate/MtlPchReservedResources.h
  ClientOneSiliconPkg/Fru/MtlSoc/Library/SecSocLib/SecSocLib.c
  ClientOneSiliconPkg/IpBlock/Smbus/LibraryPrivate/PeiSmbusLib/PeiSmbusLib.c
  ClientOneSiliconPkg/IpBlock/Smbus/LibraryPrivate/PeiSmbusLib/PeiSmbusLibInternal.h
  ClientOneSiliconPkg/Product/MeteorLake/EarlyDevices/EarlyDevices.c
  ClientOneSiliconPkg/Product/MeteorLake/EarlyDevices/EarlyDevices.inf
  ClientOneSiliconPkg/Product/MeteorLake/EarlyDevices/EarlyDxeDevices.c
  ClientOneSiliconPkg/Product/MeteorLake/EarlyDevices/EarlyDxeDevices.inf
  ClientOneSiliconPkg/Product/MeteorLake/SiPkgPei.dsc
  MeteorLakeBoardPkg/BoardPkg.dsc
  MeteorLakeBoardPkg/BoardPkg.fdf
  MeteorLakeFspPkg/MeteorLakeFspPkg.dsc
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: d131115e21e20b06646e06f101a5efafdf6c4a82 
*********************************************************************************

[SiliconPkg]

  ClientOneSiliconPkg: Add PcIIoLib
  
  [Feature Description]
  This commit adds a PciIoLib istance which allows the user to create a
  PCI_DEVICE_PPI instance for devices before PCI enumeration. The data
  structures used in PciIoLib were originall intended for use in PEI but
  the library itself can be easily used in DXE as well.
  
  Package/Module: ClientOneSiliconPkg
  
  [Impacted Platform]
  MTL-S
  
  Hsd-es-id: 18023592510
  Original commit hash: a9eb0855f52a7088f0309a96e6b4f3b0df7ea45a
  
  ClientOneSiliconPkg/IncludePrivate/Library/PciIoLib.h
  ClientOneSiliconPkg/LibraryPrivate/PciIoLib/DxePciIoLib.c
  ClientOneSiliconPkg/LibraryPrivate/PciIoLib/DxePciIoLib.inf
  ClientOneSiliconPkg/LibraryPrivate/PciIoLib/PciIoLib.c
  ClientOneSiliconPkg/LibraryPrivate/PciIoLib/PciIoLib.inf
  ClientOneSiliconPkg/LibraryPrivate/PciIoLib/PciIoLibInternal.h
  ClientOneSiliconPkg/LibraryPrivate/PciIoLib/PeiPciIoLib.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: ca5b265007f07bc3498b4782ba4bf8aa610f4eb0 
*********************************************************************************

[BoardPkg], [ASL]

  [MTL] Tags clean-up for related connectivity.
  
  [Feature Description]
  When the only tags are unnecessary, tags must be removed
  
  Package/Module: MeteorLakeBoardPkg
  
  [Impacted Platform]
  MTL
  
  Hsd-es-id: 15011919753
  Change-Id: Ia000800077ef4a2649a06459d0d6c316a92cd06b
  Original commit hash: 89c215119449488a1ee34fe5d64d36a13149815e
  
  MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/IntelWifiFeatureDsm.asl
  MeteorLakeBoardPkg/Include/SmbiosPlatformInfoDefinition.h
  MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/IOTG/SkuIdMtlPSDdr5DpHdmiRvp.dsc
  MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/IOTG/SkuIdMtlPSDdr5OnlyDpRvp.dsc
  MeteorLakeBoardPkg/SmbiosPlatformInfo/SmbiosPlatformInfo.c
  MeteorLakeBoardPkg/SmbiosPlatformInfo/SmbiosPlatformInfoDefault.h
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: sku

*********************************************************************************
Commit: aec845da1fdab80c77f9f97e0aaec2f36c5a84e0 
*********************************************************************************

[PlatformPkg]

  Add OCR Basic Authentication Support
  
  [Feature Description]
  Get HTTP boot authentication information from CSME
  to pass to HTTP Boot driver as a part of the HTTP
  Boot callback
  
  Package/Module: MeteorLakePlatSamplePkg/Features/Amt/OneClickRecovery/OneClickRecovery
  
  [Impacted Platform]
  All
  
  Hsd-es-id: 14017483504
  Change-Id: I9a2fb87f981263de5a3d02a8b7d1fe4586a24eee
  Original commit hash: 89c7ea5cfc40fe0a3fdf8a5bf4d6579aa1f861ac
  
  MeteorLakePlatSamplePkg/Features/Amt/OneClickRecovery/OneClickRecovery.c
  MeteorLakePlatSamplePkg/Features/Amt/OneClickRecovery/OneClickRecoverySupport.h
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: http

*********************************************************************************
Commit: 1bc2fc09f5974a10c46908613682c20065eb9169 
*********************************************************************************

[BoardPkg], [PlatformPkg]

  [MTL][EC] Remove EcPeciMode setup callback
  
  [Feature Description]
  The EcPeciMode setup callback contain the function implementation
  which need to enter the setup menu and change the option to make it
  active. The XMLCLI change the setup value without enter the setup menu
  so thet automation thru XMLCLI would fail.
  
  Package/Module:
  MeteorLakeBoardPkg/DxeUpdatePlatformInfoLib
  MeteorLakeBoardPkg/PeiBoardConfigLib
  MeteorLakePlatSamplePkg/SetupVariable.h
  MeteorLakePlatSamplePkg/Setup
  
  [Impacted Platform]
  MTL.
  
  Hsd-es-id: 15011669039
  Change-Id: Ia2e8da2b8ec2ed87cec22b08a15c9cf3038ab971
  Original commit hash: 87ac81ccf0f3025e094fd284c045c842a4b82308
  
  MeteorLakeBoardPkg/Library/DxeUpdatePlatformInfoLib/DxeUpdatePlatformInfoLib.c
  MeteorLakeBoardPkg/Library/PeiBoardConfigLib/PeiBoardConfigLib.c
  MeteorLakePlatSamplePkg/Include/SetupVariable.h
  MeteorLakePlatSamplePkg/Setup/EcSetup.c
  MeteorLakePlatSamplePkg/Setup/PlatformSetup.hfr
  MeteorLakePlatSamplePkg/Setup/Setup.c
  MeteorLakePlatSamplePkg/Setup/SetupCallbackExList.h
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Oem: ecs

*********************************************************************************
Commit: af2524f71471f7b8551d601622554dfa41509c19 
*********************************************************************************

[BoardPkg]

  Unable to enumerate PCIe PXPB pcie1.port2 with 2x2 Lane Reversal
  
  [Issue Description]
  With 2x2 lane revarsal for port PXPB, pcie1.port2 doesn't enumerate
  due to GPP_C_5 stayed low.
  
  [Resolution]
  Updated GPP_C_5 in VpdPcdBoardGpioTableWwanOffEarlyPreMem to active high
  
  Package/Module: MeteorLakeBoardPkg
  
  [Impacted Platform]
  Meteorlake-P
  
  Hsd-es-id: 14016765065
  Change-Id: I5ccc6748c7d6723ac6b1d3d631326b2394b45db5
  Original commit hash: 3edd42a9b818aeb74fb725a683818f164c81a5c5
  
  MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/PPV/SkuIdMtlPDdr5SODimmSbsPpvRvp.dsc
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: sku

*********************************************************************************
Commit: e5b77304d7264135423c7f63040404eee856c6e8 
*********************************************************************************

[BoardPkg]

  2nd Dec file (BoardVpdPcd.dec) in BoardPkg shall be removed
  
  [Issue Description]
  We should have One Dec file (BoardPkg.dec) only in Board Pkg
  
  [Resolution]
  remove 2nd Dec file (BoardVpdPcd.dec)
  
  Package/Module:MeteorLakeBoardPkg
  
  [Impacted Platform]
  MTL
  
  Hsd-es-id: 15011699392
  Change-Id: Ib847bf7100d98d1cac027e17fa552d59a52abc6b
  Original commit hash: 93a0b1af46d517f64e4c5b20aaf8186798577c92
  
  MeteorLakeBoardPkg/Acpi/AdvancedAcpiDxe/AdvancedAcpiDxe.inf
  MeteorLakeBoardPkg/BoardPkg.dec
  MeteorLakeBoardPkg/Library/PeiBoardConfigLib/PeiBoardConfigLib.inf
  MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/BoardVpdPcd.dec
  MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/BoardVpdPcdInit.dsc
  MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/IOTG/SkuIdMtlPDdr5Crb.dsc
  MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/IOTG/SkuIdMtlPSDdr5Crb.dsc
  MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/IOTG/SkuIdMtlPSDdr5DpHdmiRvp.dsc
  MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/IOTG/SkuIdMtlPSDdr5OnlyDpRvp.dsc
  MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/IOTG/SkuIdMtlPSDdr5Rvp.dsc
  MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlM/SkuIdMtlMLp5xConf1Rvp.dsc
  MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlM/SkuIdMtlMLp5xConf2Rvp.dsc
  MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlM/SkuIdMtlMLp5xConf3Rvp.dsc
  MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlP/SkuIdMtlPDdr5SODimmSbsRvp.dsc
  MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlP/SkuIdMtlPLp5Gcs.dsc
  MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlP/SkuIdMtlPLp5xT3Rvp.dsc
  MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlP/SkuIdMtlPLp5xT4Rvp.dsc
  MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlS/SkuIdMtlSHsioRvp.dsc
  MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlS/SkuIdMtlSOcRvp.dsc
  MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlS/SkuIdMtlSSODimm1DEvcrb.dsc
  MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlS/SkuIdMtlSUDimm1DEvcrb.dsc
  MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlS/SkuIdMtlSUDimm2DEvcrb.dsc
  MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/PPV/SkuIdMtlPDdr5SODimmB2bHsioRvp.dsc
  MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/PPV/SkuIdMtlPDdr5SODimmSbsPpvRvp.dsc
  MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/PPV/SkuIdMtlPSDdr5Ppv.dsc
  MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/Simics/SkuIdMtlSSimics.dsc
  MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/Simics/SkuIdMtlSimics.dsc
  MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/Xep/MtlM/SkuIdMtlMLp5xAep.dsc
  MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/Xep/MtlM/SkuIdMtlMLp5xAepp.dsc
  MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/Xep/MtlP/SkuIdMtlPLp5xAep.dsc
  MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Dxe/DxeMultiBoardInitlib.inf
  MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf
  MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.inf
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: sku

*********************************************************************************
Commit: 42bb52b4c40ca19e4ab1f06b3128befc24e1596d 
*********************************************************************************

[ASL]

  [MTL] VMD Internalonly tags clean-up
  
  [Feature Description]
  Clean-up Internalonly tags in VMD asl code.
  
  Package/Module:ClientOneSiliconPkg
  
  [Impacted Platform]
  MTL
  
  Hsd-es-id: 15011695792
  Change-Id: Ie12bbd3afaa1ddbafbb5ed8fc542a9e1f4638c8b
  Original commit hash: 153783865f31da3e95110f439af6ff09a929f3cc
  
  ClientOneSiliconPkg/Fru/MtlSoc/Include/AcpiTables/Dsdt/VmdMtl.asl
  ClientOneSiliconPkg/Fru/MtlSoc/Include/AcpiTables/Dsdt/VmdMtlS.asl
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: 81e504e2dca88d1a4be4b3d32af2810a0a7dd88b 
*********************************************************************************

[SiliconPkg]

  [MTL-P/M][GC/DC1][Corp/cons] Map RP BDF option is not available in bios
  
  [Issue Description]
  Map RP BDF option is not available in bios when NVMe is connected to
  PXPC port
  
  [Resolution]
  Removed usage of MeGetPchBusNumber to get PCH Rp Bus number mobile Skus
  
  Package/Module: ClientOneSiliconPkg
  
  [Impacted Platform]
  MTL
  
  Hsd-es-id: 22015754142
  Change-Id: Id37da6293cef43fd54f182d55185cd9d4e030922
  Original commit hash: 52f54b0cfa714e9895f3ce473c043e79ad85cef0
  
  ClientOneSiliconPkg/Fru/MtlSoc/Vmd/LibraryPrivate/PeiVmdInitFruLib/PeiVmdInitFruLib.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: sku

*********************************************************************************
Commit: 2bb78c6d9637d997f8292bebd498bb0fb9b797c6 
*********************************************************************************

[SiliconPkg]

  [MTL-S MTL-M MTL-P | DDR5 LP5] Silent data corruption when integrating
  MRC_0_6_18_0_rc4
  
  [Feature Description]
  (1) MRC must revert commit: Advance MRC Safe Modes to enable LP5 5600 G4
  (2) Set LP5 safe frequency to 4800
  (3) Enforce MaxFreq limiters for SAGV Enabled Configs
  
  Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl
  
  [Impacted Platform]
  M, P
  
  Hsd-es-id: 14017443124
  Change-Id: Ie8f34f935d74f6a40fca1f47528ffa134b4c7282
  Original commit hash: dbdd63391ed2a6a28dbe3c7b11fbfdaf980244cd
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Pma/MrcPmaApi.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: silent
  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: 6d9368c61614fabddf1008edc58763776c9742a8 
*********************************************************************************

[SiliconPkg]

  [MTL-M MTL-P MTL-S | DDR5 LP5] MRC Data Pi Linearity Monotonic Check
  Error is Fatal
  
  [Issue Description]
  The monotonic check performed in MrcDataPiLinearity results in a fatal
  MRC training error when the input DccCount array includes entries that
  are not monotonic. The MTL MAS spec states that this condition should be
  flagged as a warning, not a fatal error.
  
  [Resolution]
  - Revert "[MTL-M MTL-P | DDR5 LP5] Data PI Linearity - Ignore
  Non-Monotonic Errors".
  This reverts commit 9c659adeca0a02187bd0aa04d79aad9be30a4787
  - Updated MrcDataPiLinearity to ignore the return status of
  MrcMonotonicCheck
  - Added debug prints to MrcMonotonicCheck to display the array values
  checked and flag the non-monotonic entries
  
  Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl
  
  [Impacted Platform]
  ALL
  
  Hsd-es-id: 16018041018
  Change-Id: Ie54156ee8c86a6e9aa0ad0fe9f4fba0bb932c35f
  Original commit hash: 51c6c08af5126ffde09a858c96108302b17b2e74
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: 251595f73cce254f46e29dd792574551dfafd32f 
*********************************************************************************

[SiliconPkg]

  [MTL-S MTL-M MTL-P | DDR5 LP5] SUT will not boot to OS on debug BIOS
  with Fast Boot
  
  [Issue Description]
  When BIOS Fast Boot is enabled, the platform hangs in PeimMemoryInit
  after a warm reset from OS.
  
  [Root Cause]
  When the reset from OS is performed, the Memory Override Request (MOR)
  bit is set by the OS and PeiMemoryInitLib receives these inputs on the
  Warm Reset exit flow:
  MemConfigNoCrc->CleanMemory = TRUE
  MrcBootMode = bmWarm
  
  When these input conditions are seen, PeiMemoryInitLib triggers a cold
  reset avoid doing the memory scrub operation on a warm reset.
  
  The cold reset fails to complete due to an assert in the ExitBootService
  function which checks if the function was called while the flag
  FastBootFlagStatus is set to 1:
  FastBootFlagStatus BIT0 - 1 -> Fast Boot is still Progress
  FastBootFlagStatus BIT0 - 0 -> Previous Fast Boot successfully completed
  
  [Resolution]
  - Revert "[MTL-M MTL-P | DDR5 LP5][MTL-A0-PO]0055 PC Hang issue Observed
  while resetting system via Reset Button"
  This reverts commit 2e42df6703d7c50161b51d5305389a3ffc652bea.
  - Changed MRC flow to align with ADL implementation where the warm reset
  exit flow is promoted to a fast boot flow when a memory scrub request
  is received on warm boot.
  - When a fast boot is possible but disabled via the MrcFastBoot input
  the fast boot is promoted to a full training cold boot.
  
  Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl
  
  [Impacted Platform]
  M, P, S
  
  Hsd-es-id: 22015694434
  Change-Id: I96875caf77b00bf34f23a7d3d85d0e4b3dcf99b4
  Original commit hash: 3bc7bf747e72ecd45ee2a21699c24eb22d64c923
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: da475611057a53bd46cc4543f5e3e1ac247d3451 
*********************************************************************************

[SiliconPkg]

  [MTL-M MTL-P | DDR5 LP5] Advance MRC Safe Modes to enable LP5 5600 G4
  
  [Feature Description]
  (1) MRC must enable the following training steps by default:
  LVRAUTOTRIM
  DDRPRECOMP
  RXSALCAL
  DATAPILIN
  (2) MRC must enable CMDVC for LP5 for frequencies greater than 2133
  (3) MRC must enable CMDVC for DDR5 Gear 4 configs
  (4) MRC must set the LP5 safe frequency default to 5600 G4
  
  Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl
  
  [Impacted Platform]
  M, P
  
  Hsd-es-id: 22015708714
  Change-Id: Ie8f34f935d74f6a40fca1f47528ffa134b4c7282
  Original commit hash: 3146622ca325b66ac6c986bbfd5235ad0b7dcd40
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Pma/MrcPmaApi.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: step

*********************************************************************************
Commit: 4c808eb0950dbf7cb237aa75f5a6809dced963ce 
*********************************************************************************

[SiliconPkg]

  [MTL-S MTL-M MTL-P | DDR5 LP5] Change R2R Delay Offsets for 2R
  
  [Feature Description]
  Keep R2R Offset zero for 2R DDR5 A-step
  
  Package/Module: ClientOneSiliconPkg/MemoryInit/Mtl
  
  [Impacted Platform]
  DDR5 A-step
  
  Hsd-es-id: 22015583432
  Change-Id: I45b6629b89d3ec7d9bdf6fa3fcdf8086325ffb0d
  Original commit hash: 455ef3b49bdcf7258808a8d13178c0ddf5c81c4b
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: step

*********************************************************************************
Commit: 91c4ec3f218064240b554700852c0ef489558d14 
*********************************************************************************

[SiliconPkg]

  [MTL-S MTL-M MTL-P | LP5] 2R LP5 has all zeros for data RMT with MRC
  0.6.11.27 update
  
  [Feature Description]
  Revert back the usage of MrcResetSequence for LP5 but instead set FSP_OP
  to 1.
  
  Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl
  
  [Impacted Platform]
  ALL
  
  Hsd-es-id: 22015655352
  Change-Id: I09400378a84f3173b24b86a1789c60770f0e41f9
  Original commit hash: b2c534119afa82f12915498cb6d00095aad09bf5
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: 5da9e53df5aa6130e6b036c6982c4b513b80d9f9 
*********************************************************************************

[SiliconPkg]

  [MTL-S | DDR5] R2RMux Trainings updates for MTL-S
  
  [Feature Description]
  With MTL-S supporting 2DPC up to 4 ranks per channel,
  MRC needs to be able to handle all combinations of training:
  1. 2dpc 4 ranks per channel
  MRC should only train dimm0 ranks 0+1
  2. 2dpc dimm0=1rank + dimm1=2 rank.
  MRC should only train dimm1 ranks 2+3
  3. 2dpc dimm0=2ranks + dimm1=1ranks
  MRC should only train dimm0 ranks 0+1
  4. 2dpc both dimms single rank
  MRC should only train dimm0rank0 + dimm1rank2
  5. 1dpc 1 rank
  Training should be bypassed since its not needed.
  
  [Resolution]
  1. Added GetR2RFirstRank and GetR2RLastRank
  to obtain which are the ranks to be run
  2. Change MrcRankExist to depends on RankMask
  
  Package/Module: ClientOneSiliconPkg\IpBlock\MemoryInit\Mtl
  
  [Impacted Platform]
  S
  
  Hsd-es-id: 22015590365
  Change-Id: I07a36584947fb46f199708c6ddeac924f5dea2b1
  Original commit hash: fe5456180e4231f86792ff827bf882cce0f8f2a0
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcTurnAround.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcTurnAround.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: bypass

*********************************************************************************
Commit: 27a2fe3d8b18c3db9b5ac9386a77eb2d71206349 
*********************************************************************************

[SiliconPkg]

  [MTL-S MTL-M MTL-P | DDR5 LP5] ECCDIS fuse needs to be set for MTL M/P
  
  [Feature Description]
  For determining if ECC is supported; need to confirm that ECC_EXIST is
  first enabled before factoring FDEE or ECCDIS fields.
  
  Package/Module: ClientOneSiliconPkg/MemoryInit/Mtl
  
  [Impacted Platform]
  ALL
  
  Hsd-es-id: 22015503841
  Change-Id: I0b5bf28a42ed871fdc0f3a7373df81665e229f30
  Original commit hash: f9c0920ff9e1a01e5109483ac494645f62497b35
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Pma/MrcPmaApi.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: fuse

*********************************************************************************
Commit: 24e9c3cacc0ebdab14d27cb63fdcd3c3dccb2301 
*********************************************************************************


  Fix coverity issue in DtprDxe
  
  [Issue Description]
  Using tainted variable TprInfoHob->InstanceCount as a loop
  boundary
  
  [Resolution]
  Add a check in TprInfoHob->InstanceCount to not exceed MAX_INS_COUNT
  
  Package/Module: DtprFeaturePkg/DtprDxe
  
  [Impacted Platform]
  ALL
  
  Hsd-es-id: 15011829120
  Change-Id: I408f10a530c4ded78fefbca86a7611dd432605ce
  Original commit hash: f7c5b6fc5b23360506bbbd555903a4bee95d6129
  
  Features/Security/DtprFeaturePkg/DtprDxe/DtprDxe.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: security

*********************************************************************************
Commit: 73dbea312a467fa2244b9f80c9f7ec9368b958cd 
*********************************************************************************

[SiliconPkg]

  Revert "C1S/Me/HeciCore: Use the same HECI timeout in emulation environment"
  
  [Issue Description]
  Patch "C1S/Me/HeciCore: Use the same HECI timeout in emulation environment"
  was merged before the CSME ready, so it will cause long time to boot to OS in
  current environment.
  Need to merge such patch after CSME ready.
  
  [Resolution]
  Revert "C1S/Me/HeciCore: Use the same HECI timeout in emulation environment"
  
  This reverts commit ade3b461e42163f1aa999b1786143c33f2b33832.
  
  Package/Module: ClientOneSiliconPkg/IpBlock/Me/
  
  [Impacted Platform]
  ALL
  
  Hsd-es-id: 13010010359
  Change-Id: I7aead3eeb1970ea397d7e17ee2a9819f83bc2bd3
  Original commit hash: 8ec5eb91b38b0c04cdbb8be36058aba333ba01e0
  
  ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiDxeHeciInitLib/HeciCore.h
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: fc0df3d1c39a3bd2e6f05d622d530f678f6d612b 
*********************************************************************************

[BoardPkg]

  Update MTL-P CRB PCIe's clock
  
  [Feature Description]
  Update MTL-P CRB PCIe's clock accordingly.
  
  Package/Module: PCIe
  
  [Impacted Platform]
  MTL-P CRB
  
  Hsd-es-id: 1509151828
  Change-Id: I1c956ccd74a7e756584730e5ac2f1027c5bfdaa3
  Original commit hash: 5288cc6766d40ad3c80217e7fa523aabd847ff60
  
  MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlPDdr5Crb.dsc
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: sku

################################################################################

Report Summary: Backstop found 37 suspect commits for review 

Warnings Found:
  Commit: 6f23dd2    --Commit Message Contains Key Word: step
  Commit: 5aebf8d    --Commit Message Contains Key Word: step
  Commit: d53eedd    --Commit Message Contains Key Word: revert
  Commit: 4b1eacd    --Commit Message Contains Key Word: HW
  Commit: c8778b7    --Commit Message Contains Oem: Acer
  Commit: b419aae    --Commit Message Contains Key Word: sku
  Commit: 9b38605    --Commit Message Contains Key Word: security
  Commit: 07c9f33    --Commit Message Contains Oem: ecs
  Commit: 457b6cd    --Commit Message Contains Key Word: sku
  Commit: 6f6203f    --Commit Message Contains Key Word: revert
  Commit: a88beaf    --Commit Message Contains Oem: ecs
  Commit: af84896    --Commit Message Contains Key Word: strap
  Commit: 54aa6f8    --Commit Message Contains Key Word:  WA 
  Commit: 9754e46    --Commit Message Contains Oem: ecs
  Commit: 7fa1287    --Commit Message Contains Key Word: sku
  Commit: 602699f    --Commit Message Contains Key Word: security
  Commit: 2fca016    --Commit Message Contains Key Word: security
  Commit: 167ab09    --Commit Message Contains Key Word: internal
  Commit: d131115    --Commit Message Contains Key Word: internal
  Commit: ca5b265    --Commit Message Contains Key Word: sku
  Commit: aec845d    --Commit Message Contains Key Word: http
  Commit: 1bc2fc0    --Commit Message Contains Oem: ecs
  Commit: af2524f    --Commit Message Contains Key Word: sku
  Commit: e5b7730    --Commit Message Contains Key Word: sku
  Commit: 42bb52b    --Commit Message Contains Key Word: internal
  Commit: 81e504e    --Commit Message Contains Key Word: sku
  Commit: 2bb78c6    --Commit Message Contains Key Word: silent
  Commit: 2bb78c6    --Commit Message Contains Key Word: revert
  Commit: 6d9368c    --Commit Message Contains Key Word: revert
  Commit: 251595f    --Commit Message Contains Key Word: revert
  Commit: da47561    --Commit Message Contains Key Word: step
  Commit: 4c808eb    --Commit Message Contains Key Word: step
  Commit: 91c4ec3    --Commit Message Contains Key Word: revert
  Commit: 5da9e53    --Commit Message Contains Key Word: bypass
  Commit: 27a2fe3    --Commit Message Contains Key Word: fuse
  Commit: 24e9c3c    --Commit Message Contains Key Word: security
  Commit: 73dbea3    --Commit Message Contains Key Word: revert
  Commit: fc0df3d    --Commit Message Contains Key Word: sku
