C:\lscc\diamond\3.11_x64\synpbase\bin64\c_vhdl.exe  -osyn  C:\Users\martin\Desktop\Arqui3cm2\PrimerParcial\project3CM2\shiftRL00\shiftRL0\synwork\shiftRL00_shiftRL0_hdl_.srs  -top  topshiftRL00  -prodtype  synplify_pro  -dspmac -fixsmult -infer_seqShift -nram -sdff_counter -divnmod -nostructver  -encrypt  -pro  -dmgen  C:\Users\martin\Desktop\Arqui3cm2\PrimerParcial\project3CM2\shiftRL00\shiftRL0\dm  -lite -ui -fid2 -ram -sharing on -ll 2000 -autosm  -ignore_undefined_lib  -lib work C:\lscc\diamond\3.11_x64\cae_library\synthesis\vhdl\machxo2.vhd -lib work C:\Users\martin\Desktop\Arqui3cm2\PrimerParcial\project3CM2\div00VHDL\div00.vhdl -lib work C:\Users\martin\Desktop\Arqui3cm2\PrimerParcial\project3CM2\div00VHDL\osc00.vhdl -lib work C:\Users\martin\Desktop\Arqui3cm2\PrimerParcial\project3CM2\div00VHDL\packagediv00.vhdl -lib work C:\Users\martin\Desktop\Arqui3cm2\PrimerParcial\project3CM2\div00VHDL\topdiv00.vhdl -lib work C:\Users\martin\Desktop\Arqui3cm2\PrimerParcial\project3CM2\shiftRL00\shiftRL00.vhdl -lib work C:\Users\martin\Desktop\Arqui3cm2\PrimerParcial\project3CM2\shiftRL00\packageshiftRL00.vhdl -lib work C:\Users\martin\Desktop\Arqui3cm2\PrimerParcial\project3CM2\shiftRL00\topshiftRL00.vhdl  -log  C:\Users\martin\Desktop\Arqui3cm2\PrimerParcial\project3CM2\shiftRL00\shiftRL0\syntax.log  -fileorder  C:\Users\martin\Desktop\Arqui3cm2\PrimerParcial\project3CM2\shiftRL00\shiftRL0\syntmp\hdlorder.tcl  -jobname  "hdl_info_gen" 
relcom:..\..\..\..\..\..\..\..\..\lscc\diamond\3.11_x64\synpbase\bin64\c_vhdl.exe -osyn ..\synwork\shiftRL00_shiftRL0_hdl_.srs -top topshiftRL00 -prodtype synplify_pro -dspmac -fixsmult -infer_seqShift -nram -sdff_counter -divnmod -nostructver -encrypt -pro -dmgen ..\dm -lite -ui -fid2 -ram -sharing on -ll 2000 -autosm -ignore_undefined_lib -lib work ..\..\..\..\..\..\..\..\..\lscc\diamond\3.11_x64\cae_library\synthesis\vhdl\machxo2.vhd -lib work ..\..\..\div00VHDL\div00.vhdl -lib work ..\..\..\div00VHDL\osc00.vhdl -lib work ..\..\..\div00VHDL\packagediv00.vhdl -lib work ..\..\..\div00VHDL\topdiv00.vhdl -lib work ..\..\shiftRL00.vhdl -lib work ..\..\packageshiftRL00.vhdl -lib work ..\..\topshiftRL00.vhdl -log ..\syntax.log -fileorder hdlorder.tcl -jobname "hdl_info_gen"
rc:0 success:1 runtime:1
file:..\synwork\shiftRL00_shiftRL0_hdl_.srs|io:o|time:0|size:-1|exec:0|csum:
file:..\..\..\..\..\..\..\..\..\lscc\diamond\3.11_x64\cae_library\synthesis\vhdl\machxo2.vhd|io:i|time:1542263532|size:73964|exec:0|csum:CFF92E93E4FE354031DBB4E0E47DD4A6
file:..\..\..\div00VHDL\div00.vhdl|io:i|time:1567443202|size:2350|exec:0|csum:B9F5187634364F405CB7C48B5703106A
file:..\..\..\div00VHDL\osc00.vhdl|io:i|time:1567095834|size:521|exec:0|csum:ADF0B7AFB75A3C2E8E13876FF03E8997
file:..\..\..\div00VHDL\packagediv00.vhdl|io:i|time:1567442860|size:342|exec:0|csum:BFB8FE76C54081F8C59216DDA18BAB42
file:..\..\..\div00VHDL\topdiv00.vhdl|io:i|time:1567442950|size:436|exec:0|csum:E5676EB731AD4A399305C0C9DEB32986
file:..\..\shiftRL00.vhdl|io:i|time:1567698215|size:755|exec:0|csum:51EFFB96D420376D39FD8C9F4DF6152E
file:..\..\packageshiftRL00.vhdl|io:i|time:1567698624|size:432|exec:0|csum:DF7EEDD9A8F3D3600AAEE269FA3AFB56
file:..\..\topshiftRL00.vhdl|io:i|time:1567699092|size:596|exec:0|csum:40E33FD12607898230C559C9C92824FF
file:..\syntax.log|io:o|time:1567748597|size:1105|exec:0|csum:
file:..\..\..\..\..\..\..\..\..\lscc\diamond\3.11_x64\synpbase\bin64\c_vhdl.exe|io:i|time:1554128468|size:5997056|exec:1|csum:DAAAD176B5AB08B7BBDB4E321AED1C72
