Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Mon Mar 22 16:58:01 2021
| Host         : LAPTOP-GR080SCJ running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    59 |
|    Minimum number of control sets                        |    59 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    43 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    59 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    57 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             156 |           40 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             369 |          120 |
| Yes          | No                    | No                     |            1096 |          430 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             488 |          170 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------+-----------------------------------------------------------+-------------------------------------------+------------------+----------------+
|                  Clock Signal                 |                       Enable Signal                       |              Set/Reset Signal             | Slice Load Count | Bel Load Count |
+-----------------------------------------------+-----------------------------------------------------------+-------------------------------------------+------------------+----------------+
|  soc_lite_top_inst/pll.clk_pll/inst/cpu_clk   | soc_lite_top_inst/cpu/top/core/ereg/ena                   |                                           |                1 |              4 |
|  soc_lite_top_inst/pll.clk_pll/inst/cpu_clk   | soc_lite_top_inst/cpu/top/core/ereg/e_icode_reg[4]_4[0]   | soc_lite_top_inst/confreg/p_0_in          |                2 |              8 |
|  clk_IBUF                                     |                                                           | counter[0]_i_1_n_0                        |                5 |             18 |
|  soc_lite_top_inst/pll.clk_pll/inst/cpu_clk   |                                                           | soc_lite_top_inst/confreg/step0_count0    |                5 |             20 |
|  soc_lite_top_inst/pll.clk_pll/inst/cpu_clk   |                                                           | soc_lite_top_inst/confreg/step1_count0    |                5 |             20 |
|  soc_lite_top_inst/pll.clk_pll/inst/cpu_clk   | soc_lite_top_inst/cpu/top/core/wreg/w_dst_reg[1]_22[0]    |                                           |                9 |             32 |
|  soc_lite_top_inst/pll.clk_pll/inst/timer_clk |                                                           | soc_lite_top_inst/confreg/p_0_in          |                8 |             32 |
|  soc_lite_top_inst/pll.clk_pll/inst/cpu_clk   | soc_lite_top_inst/cpu/top/core/wreg/w_dst_reg[3]_0[0]     |                                           |               11 |             32 |
|  soc_lite_top_inst/pll.clk_pll/inst/cpu_clk   | soc_lite_top_inst/cpu/top/core/wreg/w_dst_reg[1]_20[0]    |                                           |               19 |             32 |
|  soc_lite_top_inst/pll.clk_pll/inst/cpu_clk   | soc_lite_top_inst/cpu/top/core/ereg/e_icode_reg[4]_5[0]   | soc_lite_top_inst/confreg/p_0_in          |                8 |             32 |
|  soc_lite_top_inst/pll.clk_pll/inst/cpu_clk   | soc_lite_top_inst/cpu/top/core/ereg/cr5[31]_i_4_2[0]      | soc_lite_top_inst/confreg/p_0_in          |               11 |             32 |
|  soc_lite_top_inst/pll.clk_pll/inst/cpu_clk   | soc_lite_top_inst/cpu/top/core/ereg/cr5[31]_i_4_1[0]      | soc_lite_top_inst/confreg/p_0_in          |               11 |             32 |
|  soc_lite_top_inst/pll.clk_pll/inst/cpu_clk   | soc_lite_top_inst/cpu/top/core/ereg/cpu_resetn_reg[0]     |                                           |                8 |             32 |
|  soc_lite_top_inst/pll.clk_pll/inst/cpu_clk   | soc_lite_top_inst/cpu/top/core/ereg/cr5[31]_i_4_0[0]      | soc_lite_top_inst/confreg/p_0_in          |               15 |             32 |
|  soc_lite_top_inst/pll.clk_pll/inst/cpu_clk   | soc_lite_top_inst/cpu/top/core/ereg/e_icode_reg[4]_3[0]   | soc_lite_top_inst/confreg/p_0_in          |                7 |             32 |
|  soc_lite_top_inst/pll.clk_pll/inst/cpu_clk   | soc_lite_top_inst/cpu/top/icvt/inst/E[0]                  |                                           |               13 |             32 |
|  soc_lite_top_inst/pll.clk_pll/inst/cpu_clk   | soc_lite_top_inst/cpu/top/core/ereg/e_icode_reg[2]_2[0]   | soc_lite_top_inst/confreg/p_0_in          |               13 |             32 |
|  soc_lite_top_inst/pll.clk_pll/inst/cpu_clk   | soc_lite_top_inst/cpu/top/core/ereg/e_icode_reg[2]_3[0]   | soc_lite_top_inst/confreg/p_0_in          |               12 |             32 |
|  soc_lite_top_inst/pll.clk_pll/inst/cpu_clk   | soc_lite_top_inst/cpu/top/core/ereg/e_icode_reg[2]_5[0]   | soc_lite_top_inst/confreg/p_0_in          |               12 |             32 |
|  soc_lite_top_inst/pll.clk_pll/inst/cpu_clk   | soc_lite_top_inst/cpu/top/core/ereg/e_icode_reg[4]_2[0]   | soc_lite_top_inst/confreg/p_0_in          |               18 |             32 |
|  soc_lite_top_inst/pll.clk_pll/inst/cpu_clk   | soc_lite_top_inst/cpu/top/core/ereg/e_icode_reg[2]_4[0]   | soc_lite_top_inst/confreg/p_0_in          |                9 |             32 |
|  soc_lite_top_inst/pll.clk_pll/inst/cpu_clk   | soc_lite_top_inst/cpu/top/core/ereg/e_icode_reg[2]_6[0]   | soc_lite_top_inst/confreg/p_0_in          |               12 |             32 |
|  soc_lite_top_inst/pll.clk_pll/inst/cpu_clk   | soc_lite_top_inst/cpu/top/core/ereg/e_val2_reg[5]_3[0]    | soc_lite_top_inst/confreg/p_0_in          |               12 |             32 |
|  soc_lite_top_inst/pll.clk_pll/inst/cpu_clk   | soc_lite_top_inst/cpu/top/core/ereg/e_val2_reg[5]_2[0]    | soc_lite_top_inst/confreg/p_0_in          |                9 |             32 |
|  soc_lite_top_inst/pll.clk_pll/inst/cpu_clk   | soc_lite_top_inst/cpu/top/core/ereg/led_data[31]_i_6_0[0] | soc_lite_top_inst/confreg/p_0_in          |               10 |             32 |
|  soc_lite_top_inst/pll.clk_pll/inst/cpu_clk   | soc_lite_top_inst/cpu/top/icvt/inst/d_pc[31]_i_2_0[0]     | soc_lite_top_inst/confreg/p_0_in          |                9 |             32 |
|  soc_lite_top_inst/pll.clk_pll/inst/cpu_clk   | soc_lite_top_inst/cpu/top/core/wreg/E[0]                  |                                           |               20 |             32 |
|  soc_lite_top_inst/pll.clk_pll/inst/cpu_clk   | soc_lite_top_inst/cpu/top/core/wreg/w_dst_reg[1]_0[0]     |                                           |               10 |             32 |
|  soc_lite_top_inst/pll.clk_pll/inst/cpu_clk   | soc_lite_top_inst/cpu/top/core/wreg/w_dst_reg[1]_1[0]     |                                           |               18 |             32 |
|  soc_lite_top_inst/pll.clk_pll/inst/cpu_clk   | soc_lite_top_inst/cpu/top/core/wreg/w_dst_reg[1]_12[0]    |                                           |                8 |             32 |
|  soc_lite_top_inst/pll.clk_pll/inst/cpu_clk   | soc_lite_top_inst/cpu/top/core/wreg/w_dst_reg[1]_15[0]    |                                           |                7 |             32 |
|  soc_lite_top_inst/pll.clk_pll/inst/cpu_clk   | soc_lite_top_inst/cpu/top/core/wreg/w_dst_reg[3]_1[0]     |                                           |               14 |             32 |
|  soc_lite_top_inst/pll.clk_pll/inst/cpu_clk   | soc_lite_top_inst/cpu/top/core/wreg/w_dst_reg[1]_13[0]    |                                           |               23 |             32 |
|  soc_lite_top_inst/pll.clk_pll/inst/cpu_clk   | soc_lite_top_inst/cpu/top/core/wreg/w_dst_reg[1]_24[0]    |                                           |               11 |             32 |
|  soc_lite_top_inst/pll.clk_pll/inst/cpu_clk   | soc_lite_top_inst/cpu/top/core/wreg/w_dst_reg[1]_4[0]     |                                           |                9 |             32 |
|  soc_lite_top_inst/pll.clk_pll/inst/cpu_clk   | soc_lite_top_inst/cpu/top/core/wreg/w_dst_reg[1]_17[0]    |                                           |               14 |             32 |
|  soc_lite_top_inst/pll.clk_pll/inst/cpu_clk   | soc_lite_top_inst/cpu/top/core/wreg/w_dst_reg[1]_23[0]    |                                           |               11 |             32 |
|  soc_lite_top_inst/pll.clk_pll/inst/cpu_clk   | soc_lite_top_inst/cpu/top/core/wreg/w_dst_reg[1]_5[0]     |                                           |                8 |             32 |
|  soc_lite_top_inst/pll.clk_pll/inst/cpu_clk   | soc_lite_top_inst/cpu/top/core/wreg/w_dst_reg[1]_8[0]     |                                           |               13 |             32 |
|  soc_lite_top_inst/pll.clk_pll/inst/cpu_clk   | soc_lite_top_inst/cpu/top/core/wreg/w_dst_reg[1]_18[0]    |                                           |               14 |             32 |
|  soc_lite_top_inst/pll.clk_pll/inst/cpu_clk   | soc_lite_top_inst/cpu/top/core/wreg/w_dst_reg[2]_1[0]     |                                           |               12 |             32 |
|  soc_lite_top_inst/pll.clk_pll/inst/cpu_clk   | soc_lite_top_inst/cpu/top/core/wreg/w_dst_reg[1]_9[0]     |                                           |               13 |             32 |
|  soc_lite_top_inst/pll.clk_pll/inst/cpu_clk   | soc_lite_top_inst/cpu/top/core/wreg/w_dst_reg[1]_11[0]    |                                           |               20 |             32 |
|  soc_lite_top_inst/pll.clk_pll/inst/cpu_clk   | soc_lite_top_inst/cpu/top/core/wreg/w_dst_reg[2]_0[0]     |                                           |               11 |             32 |
|  soc_lite_top_inst/pll.clk_pll/inst/cpu_clk   | soc_lite_top_inst/cpu/top/core/wreg/w_dst_reg[1]_16[0]    |                                           |                7 |             32 |
|  soc_lite_top_inst/pll.clk_pll/inst/cpu_clk   | soc_lite_top_inst/cpu/top/core/wreg/w_dst_reg[2]_2[0]     |                                           |               13 |             32 |
|  soc_lite_top_inst/pll.clk_pll/inst/cpu_clk   | soc_lite_top_inst/cpu/top/core/wreg/w_dst_reg[1]_3[0]     |                                           |               10 |             32 |
|  soc_lite_top_inst/pll.clk_pll/inst/cpu_clk   | soc_lite_top_inst/cpu/top/core/wreg/w_dst_reg[1]_6[0]     |                                           |                8 |             32 |
|  soc_lite_top_inst/pll.clk_pll/inst/cpu_clk   | soc_lite_top_inst/cpu/top/core/wreg/w_dst_reg[1]_14[0]    |                                           |               11 |             32 |
|  soc_lite_top_inst/pll.clk_pll/inst/cpu_clk   | soc_lite_top_inst/cpu/top/core/wreg/w_dst_reg[1]_10[0]    |                                           |               11 |             32 |
|  soc_lite_top_inst/pll.clk_pll/inst/cpu_clk   | soc_lite_top_inst/cpu/top/core/wreg/w_dst_reg[1]_19[0]    |                                           |               14 |             32 |
|  soc_lite_top_inst/pll.clk_pll/inst/cpu_clk   | soc_lite_top_inst/cpu/top/core/wreg/w_dst_reg[1]_21[0]    |                                           |               12 |             32 |
|  soc_lite_top_inst/pll.clk_pll/inst/cpu_clk   | soc_lite_top_inst/cpu/top/core/wreg/w_dst_reg[1]_7[0]     |                                           |               23 |             32 |
|  soc_lite_top_inst/pll.clk_pll/inst/cpu_clk   | soc_lite_top_inst/cpu/top/core/wreg/w_dst_reg[1]_2[0]     |                                           |               10 |             32 |
|  soc_lite_top_inst/pll.clk_pll/inst/cpu_clk   | soc_lite_top_inst/cpu/top/icvt/inst/d_pc[31]_i_2_0[0]     |                                           |               14 |             36 |
|  soc_lite_top_inst/pll.clk_pll/inst/timer_clk |                                                           |                                           |               11 |             67 |
|  soc_lite_top_inst/pll.clk_pll/inst/cpu_clk   |                                                           |                                           |               29 |             89 |
|  soc_lite_top_inst/pll.clk_pll/inst/cpu_clk   |                                                           | soc_lite_top_inst/confreg/p_0_in          |               43 |            129 |
|  soc_lite_top_inst/pll.clk_pll/inst/cpu_clk   |                                                           | soc_lite_top_inst/cpu/top/icvt/inst/SR[0] |               54 |            150 |
+-----------------------------------------------+-----------------------------------------------------------+-------------------------------------------+------------------+----------------+


