#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Wed Jan  2 19:32:55 2019
# Process ID: 136820
# Current directory: D:/Universidad/Cuarto/SED/VHDL/Clase/Ejerc_files_clk
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent131664 D:\Universidad\Cuarto\SED\VHDL\Clase\Ejerc_files_clk\Ejerc_files_clk.xpr
# Log file: D:/Universidad/Cuarto/SED/VHDL/Clase/Ejerc_files_clk/vivado.log
# Journal file: D:/Universidad/Cuarto/SED/VHDL/Clase/Ejerc_files_clk\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Universidad/Cuarto/SED/VHDL/Clase/Ejerc_files_clk/Ejerc_files_clk.xpr
INFO: [Project 1-313] Project file moved from 'D:/Universidad/Cuarto/SED/Ejerc_files_clk' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 817.969 ; gain = 83.684
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Universidad/Cuarto/SED/VHDL/Clase/Ejerc_files_clk/Ejerc_files_clk.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'write_to_file' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Universidad/Cuarto/SED/VHDL/Clase/Ejerc_files_clk/Ejerc_files_clk.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj write_to_file_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Universidad/Cuarto/SED/VHDL/Clase/Ejerc_files_clk/Ejerc_files_clk.srcs/sources_1/new/sim_clk_file.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity write_to_file
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 853.609 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '12' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Universidad/Cuarto/SED/VHDL/Clase/Ejerc_files_clk/Ejerc_files_clk.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 37084e077ebf483684e341186cdf049e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot write_to_file_behav xil_defaultlib.write_to_file -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture arch1 of entity xil_defaultlib.write_to_file
Built simulation snapshot write_to_file_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source D:/Universidad/Cuarto/SED/VHDL/Clase/Ejerc_files_clk/Ejerc_files_clk.sim/sim_1/behav/xsim/xsim.dir/write_to_file_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/Universidad/Cuarto/SED/VHDL/Clase/Ejerc_files_clk/Ejerc_files_clk.sim/sim_1/behav/xsim/xsim.dir/write_to_file_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Jan  2 19:51:31 2019. For additional details about this file, please refer to the WebTalk help file at D:/Xilinx/Vivado/2018.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Jan  2 19:51:31 2019...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:23 . Memory (MB): peak = 853.609 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '22' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Universidad/Cuarto/SED/VHDL/Clase/Ejerc_files_clk/Ejerc_files_clk.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "write_to_file_behav -key {Behavioral:sim_1:Functional:write_to_file} -tclbatch {write_to_file.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source write_to_file.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: Simulation object /write_to_file/f was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.
# run 1000ns
xsim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 867.465 ; gain = 13.855
INFO: [USF-XSim-96] XSim completed. Design snapshot 'write_to_file_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:47 . Memory (MB): peak = 867.465 ; gain = 16.340
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 888.664 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Wed Jan  2 20:13:23 2019...
