strict digraph "" {
	node [label="\N"];
	"924:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f83b37b7b90>",
		fillcolor=lightcyan,
		label="924:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"924:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f83b37b7c10>",
		fillcolor=cadetblue,
		label="924:BS
MuxedCtrlData[7:0] = MAC[31:24];",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f83b37b7c10>]",
		style=filled,
		typ=BlockingSubstitution];
	"924:CA" -> "924:BS"	 [cond="[]",
		lineno=None];
	"922:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f83b37b7f50>",
		fillcolor=cadetblue,
		label="922:BS
MuxedCtrlData[7:0] = MAC[47:40];",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f83b37b7f50>]",
		style=filled,
		typ=BlockingSubstitution];
	"Leaf_910:AL"	 [def_var="['MuxedCtrlData']",
		label="Leaf_910:AL"];
	"922:BS" -> "Leaf_910:AL"	 [cond="[]",
		lineno=None];
	"930:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f83b37bd2d0>",
		fillcolor=cadetblue,
		label="930:BS
MuxedCtrlData[7:0] = 8'h00;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f83b37bd2d0>]",
		style=filled,
		typ=BlockingSubstitution];
	"930:BS" -> "Leaf_910:AL"	 [cond="[]",
		lineno=None];
	"913:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f83b37bd490>",
		fillcolor=springgreen,
		label="913:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"914:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f83b37bd710>",
		fillcolor=cadetblue,
		label="914:BS
MuxedCtrlData[7:0] = 8'h01;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f83b37bd710>]",
		style=filled,
		typ=BlockingSubstitution];
	"913:IF" -> "914:BS"	 [cond="['DlyCrcEn', 'DlyCrcEn', 'DlyCrcCnt']",
		label="(~DlyCrcEn | DlyCrcEn & &DlyCrcCnt[1:0])",
		lineno=913];
	"916:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f83b37bd4d0>",
		fillcolor=cadetblue,
		label="916:BS
MuxedCtrlData[7:0] = 8'h0;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f83b37bd4d0>]",
		style=filled,
		typ=BlockingSubstitution];
	"913:IF" -> "916:BS"	 [cond="['DlyCrcEn', 'DlyCrcEn', 'DlyCrcCnt']",
		label="!((~DlyCrcEn | DlyCrcEn & &DlyCrcCnt[1:0]))",
		lineno=913];
	"917:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f83b37bdbd0>",
		fillcolor=lightcyan,
		label="917:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"917:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f83b37bdc50>",
		fillcolor=cadetblue,
		label="917:BS
MuxedCtrlData[7:0] = 8'h80;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f83b37bdc50>]",
		style=filled,
		typ=BlockingSubstitution];
	"917:CA" -> "917:BS"	 [cond="[]",
		lineno=None];
	"925:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f83b37bde90>",
		fillcolor=lightcyan,
		label="925:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"925:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f83b37bdf10>",
		fillcolor=cadetblue,
		label="925:BS
MuxedCtrlData[7:0] = MAC[23:16];",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f83b37bdf10>]",
		style=filled,
		typ=BlockingSubstitution];
	"925:CA" -> "925:BS"	 [cond="[]",
		lineno=None];
	"911:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f83b37cc250>",
		fillcolor=turquoise,
		label="911:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"912:CS"	 [ast="<pyverilog.vparser.ast.CaseStatement object at 0x7f83b37cc290>",
		fillcolor=linen,
		label="912:CS",
		statements="[]",
		style=filled,
		typ=CaseStatement];
	"911:BL" -> "912:CS"	 [cond="[]",
		lineno=None];
	"929:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f83b37d5e90>",
		fillcolor=lightcyan,
		label="929:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"929:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f83b37d5f10>",
		fillcolor=cadetblue,
		label="929:BS
MuxedCtrlData[7:0] = 8'h08;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f83b37d5f10>]",
		style=filled,
		typ=BlockingSubstitution];
	"929:CA" -> "929:BS"	 [cond="[]",
		lineno=None];
	"931:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f83b37de290>",
		fillcolor=lightcyan,
		label="931:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"931:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f83b37de310>",
		fillcolor=cadetblue,
		label="931:BS
MuxedCtrlData[7:0] = 8'h01;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f83b37de310>]",
		style=filled,
		typ=BlockingSubstitution];
	"931:CA" -> "931:BS"	 [cond="[]",
		lineno=None];
	"923:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f83b37d5050>",
		fillcolor=lightcyan,
		label="923:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"923:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f83b37d50d0>",
		fillcolor=cadetblue,
		label="923:BS
MuxedCtrlData[7:0] = MAC[39:32];",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f83b37d50d0>]",
		style=filled,
		typ=BlockingSubstitution];
	"923:CA" -> "923:BS"	 [cond="[]",
		lineno=None];
	"914:BS" -> "Leaf_910:AL"	 [cond="[]",
		lineno=None];
	"919:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f83b37cc690>",
		fillcolor=lightcyan,
		label="919:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"919:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f83b37cc710>",
		fillcolor=cadetblue,
		label="919:BS
MuxedCtrlData[7:0] = 8'h00;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f83b37cc710>]",
		style=filled,
		typ=BlockingSubstitution];
	"919:CA" -> "919:BS"	 [cond="[]",
		lineno=None];
	"920:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f83b37cc950>",
		fillcolor=lightcyan,
		label="920:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"920:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f83b37cc9d0>",
		fillcolor=cadetblue,
		label="920:BS
MuxedCtrlData[7:0] = 8'h00;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f83b37cc9d0>]",
		style=filled,
		typ=BlockingSubstitution];
	"920:CA" -> "920:BS"	 [cond="[]",
		lineno=None];
	"931:BS" -> "Leaf_910:AL"	 [cond="[]",
		lineno=None];
	"918:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f83b37cc3d0>",
		fillcolor=lightcyan,
		label="918:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"918:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f83b37cc450>",
		fillcolor=cadetblue,
		label="918:BS
MuxedCtrlData[7:0] = 8'hC2;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f83b37cc450>]",
		style=filled,
		typ=BlockingSubstitution];
	"918:CA" -> "918:BS"	 [cond="[]",
		lineno=None];
	"926:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f83b37d5410>",
		fillcolor=lightcyan,
		label="926:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"926:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f83b37d5490>",
		fillcolor=cadetblue,
		label="926:BS
MuxedCtrlData[7:0] = MAC[15:8];",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f83b37d5490>]",
		style=filled,
		typ=BlockingSubstitution];
	"926:CA" -> "926:BS"	 [cond="[]",
		lineno=None];
	"927:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f83b37d5850>",
		fillcolor=cadetblue,
		label="927:BS
MuxedCtrlData[7:0] = MAC[7:0];",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f83b37d5850>]",
		style=filled,
		typ=BlockingSubstitution];
	"927:BS" -> "Leaf_910:AL"	 [cond="[]",
		lineno=None];
	"912:CS" -> "924:CA"	 [cond="['ByteCnt']",
		label=ByteCnt,
		lineno=912];
	"912:CS" -> "917:CA"	 [cond="['ByteCnt']",
		label=ByteCnt,
		lineno=912];
	"912:CS" -> "925:CA"	 [cond="['ByteCnt']",
		label=ByteCnt,
		lineno=912];
	"912:CS" -> "929:CA"	 [cond="['ByteCnt']",
		label=ByteCnt,
		lineno=912];
	"912:CS" -> "931:CA"	 [cond="['ByteCnt']",
		label=ByteCnt,
		lineno=912];
	"912:CS" -> "923:CA"	 [cond="['ByteCnt']",
		label=ByteCnt,
		lineno=912];
	"912:CS" -> "919:CA"	 [cond="['ByteCnt']",
		label=ByteCnt,
		lineno=912];
	"912:CS" -> "920:CA"	 [cond="['ByteCnt']",
		label=ByteCnt,
		lineno=912];
	"912:CS" -> "918:CA"	 [cond="['ByteCnt']",
		label=ByteCnt,
		lineno=912];
	"912:CS" -> "926:CA"	 [cond="['ByteCnt']",
		label=ByteCnt,
		lineno=912];
	"921:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f83b37ccc50>",
		fillcolor=lightcyan,
		label="921:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"912:CS" -> "921:CA"	 [cond="['ByteCnt']",
		label=ByteCnt,
		lineno=912];
	"934:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f83b37ded10>",
		fillcolor=lightcyan,
		label="934:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"912:CS" -> "934:CA"	 [cond="['ByteCnt']",
		label=ByteCnt,
		lineno=912];
	"927:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f83b37d57d0>",
		fillcolor=lightcyan,
		label="927:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"912:CS" -> "927:CA"	 [cond="['ByteCnt']",
		label=ByteCnt,
		lineno=912];
	"922:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f83b37ccf50>",
		fillcolor=lightcyan,
		label="922:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"912:CS" -> "922:CA"	 [cond="['ByteCnt']",
		label=ByteCnt,
		lineno=912];
	"930:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f83b37de1d0>",
		fillcolor=lightcyan,
		label="930:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"912:CS" -> "930:CA"	 [cond="['ByteCnt']",
		label=ByteCnt,
		lineno=912];
	"932:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f83b37de590>",
		fillcolor=lightcyan,
		label="932:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"912:CS" -> "932:CA"	 [cond="['ByteCnt']",
		label=ByteCnt,
		lineno=912];
	"933:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f83b37de950>",
		fillcolor=lightcyan,
		label="933:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"912:CS" -> "933:CA"	 [cond="['ByteCnt']",
		label=ByteCnt,
		lineno=912];
	"913:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f83b37cc350>",
		fillcolor=lightcyan,
		label="913:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"912:CS" -> "913:CA"	 [cond="['ByteCnt']",
		label=ByteCnt,
		lineno=912];
	"928:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f83b37d5b90>",
		fillcolor=lightcyan,
		label="928:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"912:CS" -> "928:CA"	 [cond="['ByteCnt']",
		label=ByteCnt,
		lineno=912];
	"932:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f83b37de610>",
		fillcolor=cadetblue,
		label="932:BS
MuxedCtrlData[7:0] = TxPauseTV[15:8];",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f83b37de610>]",
		style=filled,
		typ=BlockingSubstitution];
	"932:BS" -> "Leaf_910:AL"	 [cond="[]",
		lineno=None];
	"910:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f83b37e8050>",
		clk_sens=False,
		fillcolor=gold,
		label="910:AL",
		sens="['ByteCnt', 'DlyCrcEn', 'MAC', 'TxPauseTV', 'DlyCrcCnt']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['DlyCrcEn', 'TxPauseTV', 'MAC', 'DlyCrcCnt', 'ByteCnt']"];
	"910:AL" -> "911:BL"	 [cond="[]",
		lineno=None];
	"921:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f83b37cccd0>",
		fillcolor=cadetblue,
		label="921:BS
MuxedCtrlData[7:0] = 8'h01;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f83b37cccd0>]",
		style=filled,
		typ=BlockingSubstitution];
	"921:CA" -> "921:BS"	 [cond="[]",
		lineno=None];
	"934:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f83b37ded50>",
		fillcolor=cadetblue,
		label="934:BS
MuxedCtrlData[7:0] = 8'h0;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f83b37ded50>]",
		style=filled,
		typ=BlockingSubstitution];
	"934:CA" -> "934:BS"	 [cond="[]",
		lineno=None];
	"917:BS" -> "Leaf_910:AL"	 [cond="[]",
		lineno=None];
	"929:BS" -> "Leaf_910:AL"	 [cond="[]",
		lineno=None];
	"919:BS" -> "Leaf_910:AL"	 [cond="[]",
		lineno=None];
	"923:BS" -> "Leaf_910:AL"	 [cond="[]",
		lineno=None];
	"918:BS" -> "Leaf_910:AL"	 [cond="[]",
		lineno=None];
	"924:BS" -> "Leaf_910:AL"	 [cond="[]",
		lineno=None];
	"925:BS" -> "Leaf_910:AL"	 [cond="[]",
		lineno=None];
	"928:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f83b37d5c10>",
		fillcolor=cadetblue,
		label="928:BS
MuxedCtrlData[7:0] = 8'h88;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f83b37d5c10>]",
		style=filled,
		typ=BlockingSubstitution];
	"928:BS" -> "Leaf_910:AL"	 [cond="[]",
		lineno=None];
	"927:CA" -> "927:BS"	 [cond="[]",
		lineno=None];
	"922:CA" -> "922:BS"	 [cond="[]",
		lineno=None];
	"930:CA" -> "930:BS"	 [cond="[]",
		lineno=None];
	"932:CA" -> "932:BS"	 [cond="[]",
		lineno=None];
	"916:BS" -> "Leaf_910:AL"	 [cond="[]",
		lineno=None];
	"933:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f83b37de9d0>",
		fillcolor=cadetblue,
		label="933:BS
MuxedCtrlData[7:0] = TxPauseTV[7:0];",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f83b37de9d0>]",
		style=filled,
		typ=BlockingSubstitution];
	"933:CA" -> "933:BS"	 [cond="[]",
		lineno=None];
	"933:BS" -> "Leaf_910:AL"	 [cond="[]",
		lineno=None];
	"913:CA" -> "913:IF"	 [cond="[]",
		lineno=None];
	"934:BS" -> "Leaf_910:AL"	 [cond="[]",
		lineno=None];
	"921:BS" -> "Leaf_910:AL"	 [cond="[]",
		lineno=None];
	"928:CA" -> "928:BS"	 [cond="[]",
		lineno=None];
	"926:BS" -> "Leaf_910:AL"	 [cond="[]",
		lineno=None];
	"920:BS" -> "Leaf_910:AL"	 [cond="[]",
		lineno=None];
}
