// Seed: 3533829802
module module_0 (
    input  wor   id_0,
    output uwire id_1,
    input  uwire id_2,
    input  wor   id_3,
    input  tri   id_4
);
  id_6(
      .id_0(1), .id_1(1 * 1), .id_2(1), .id_3(1), .id_4(1)
  );
  uwire id_7, id_8;
  assign id_8 = 1;
  wire id_9;
endmodule
module module_1 (
    output wor   id_0,
    input  uwire id_1,
    output wire  id_2,
    output wor   id_3
);
  wire id_5;
  or (id_0, id_1, id_6, id_5);
  tri id_6 = (1) == 1'b0;
  module_0(
      id_1, id_0, id_1, id_1, id_1
  );
  wire id_7;
endmodule
