{
	"route__net": 3421,
	"route__net__special": 2,
	"route__drc_errors__iter:1": 1430,
	"route__wirelength__iter:1": 81367,
	"route__drc_errors__iter:2": 817,
	"route__wirelength__iter:2": 80852,
	"route__drc_errors__iter:3": 779,
	"route__wirelength__iter:3": 80620,
	"route__drc_errors__iter:4": 142,
	"route__wirelength__iter:4": 80648,
	"route__drc_errors__iter:5": 0,
	"route__wirelength__iter:5": 80631,
	"route__drc_errors": 0,
	"route__wirelength": 80631,
	"route__vias": 23836,
	"route__vias__singlecut": 23836,
	"route__vias__multicut": 0,
	"design__io": 52,
	"design__die__area": 68769.9,
	"design__core__area": 60132.7,
	"design__instance__count": 4228,
	"design__instance__area": 27480.1,
	"design__instance__count__stdcell": 4228,
	"design__instance__area__stdcell": 27480.1,
	"design__instance__count__macros": 0,
	"design__instance__area__macros": 0,
	"design__instance__utilization": 0.456991,
	"design__instance__utilization__stdcell": 0.456991,
	"design__instance__count__class:fill_cell": 180,
	"design__instance__count__class:tap_cell": 828,
	"design__instance__count__class:antenna_cell": 12,
	"design__instance__count__class:clock_buffer": 4,
	"design__instance__count__class:timing_repair_buffer": 390,
	"design__instance__count__class:inverter": 68,
	"design__instance__count__class:sequential_cell": 16,
	"design__instance__count__class:multi_input_combinational_cell": 2910,
	"flow__warnings__count": 10,
	"flow__errors__count": 0
}