#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Wed Oct 25 09:09:10 2023
# Process ID: 10588
# Current directory: E:/Project/sc_camera/code/sc_camera_dvp
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent15164 E:\Project\sc_camera\code\sc_camera_dvp\sc_camera_dvp.xpr
# Log file: E:/Project/sc_camera/code/sc_camera_dvp/vivado.log
# Journal file: E:/Project/sc_camera/code/sc_camera_dvp\vivado.jou
# Running On: JingDevice, OS: Windows, CPU Frequency: 2112 MHz, CPU Physical cores: 4, Host memory: 17005 MB
#-----------------------------------------------------------
start_gui
open_project E:/Project/sc_camera/code/sc_camera_dvp/sc_camera_dvp.xpr
update_compile_order -fileset sources_1
open_bd_design {E:/Project/sc_camera/code/sc_camera_dvp/sc_camera_dvp.srcs/sources_1/bd/system/system.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0
endgroup
set_property -dict [list CONFIG.C_GPIO_WIDTH {1} CONFIG.C_ALL_OUTPUTS {1}] [get_bd_cells axi_gpio_0]
set_property name phy_rstn [get_bd_cells axi_gpio_0]
set_property name phy_reset [get_bd_cells phy_rstn]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Manual_Source {Auto}}  [get_bd_intf_pins phy_reset/GPIO]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/phy_reset/S_AXI} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins phy_reset/S_AXI]
endgroup
set_property name o_phy_rstn [get_bd_intf_ports gpio_rtl_0]
regenerate_bd_layout
save_bd_design
validate_bd_design
save_bd_design
validate_bd_design -force
generate_target all [get_files  E:/Project/sc_camera/code/sc_camera_dvp/sc_camera_dvp.srcs/sources_1/bd/system/system.bd]
catch { config_ip_cache -export [get_ips -all system_xbar_0] }
catch { config_ip_cache -export [get_ips -all system_axi_gpio_0_5] }
catch { config_ip_cache -export [get_ips -all system_auto_pc_0] }
catch { config_ip_cache -export [get_ips -all system_auto_pc_1] }
catch { config_ip_cache -export [get_ips -all system_auto_us_0] }
export_ip_user_files -of_objects [get_files E:/Project/sc_camera/code/sc_camera_dvp/sc_camera_dvp.srcs/sources_1/bd/system/system.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] E:/Project/sc_camera/code/sc_camera_dvp/sc_camera_dvp.srcs/sources_1/bd/system/system.bd]
launch_runs system_xbar_0_synth_1 -jobs 4
wait_on_run system_xbar_0_synth_1
export_simulation -of_objects [get_files E:/Project/sc_camera/code/sc_camera_dvp/sc_camera_dvp.srcs/sources_1/bd/system/system.bd] -directory E:/Project/sc_camera/code/sc_camera_dvp/sc_camera_dvp.ip_user_files/sim_scripts -ip_user_files_dir E:/Project/sc_camera/code/sc_camera_dvp/sc_camera_dvp.ip_user_files -ipstatic_source_dir E:/Project/sc_camera/code/sc_camera_dvp/sc_camera_dvp.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Modelsim_v2020_4/xilinx_libs} {questa=E:/Project/sc_camera/code/sc_camera_dvp/sc_camera_dvp.cache/compile_simlib/questa} {riviera=E:/Project/sc_camera/code/sc_camera_dvp/sc_camera_dvp.cache/compile_simlib/riviera} {activehdl=E:/Project/sc_camera/code/sc_camera_dvp/sc_camera_dvp.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
create_ip_run [get_files -of_objects [get_fileset sources_1] E:/Project/sc_camera/code/sc_camera_dvp/sc_camera_dvp.srcs/sources_1/bd/system/system.bd]
synth_design -rtl -rtl_skip_mlo -name rtl_1
create_ip_run [get_files -of_objects [get_fileset sources_1] E:/Project/sc_camera/code/sc_camera_dvp/sc_camera_dvp.srcs/sources_1/bd/system/system.bd]
refresh_design
set_property IOSTANDARD LVCMOS33 [get_ports [list {o_phy_rstn_tri_o[0]}]]
set_property package_pin "" [get_ports [list  {o_phy_rstn_tri_o[0]}]]
place_ports {o_phy_rstn_tri_o[0]} Y20
save_constraints
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
write_hw_platform -fixed -include_bit -force -file E:/Project/sc_camera/code/sc_camera_dvp/system_wrapper.xsa
open_bd_design {E:/Project/sc_camera/code/sc_camera_dvp/sc_camera_dvp.srcs/sources_1/bd/system/system.bd}
