{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1699544448194 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1699544448197 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov  9 10:40:47 2023 " "Processing started: Thu Nov  9 10:40:47 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1699544448197 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1699544448197 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CombinedASU2 -c CombinedASU2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off CombinedASU2 -c CombinedASU2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1699544448198 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1699544448785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ASU.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ASU.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ASU-Behavior " "Found design unit 1: ASU-Behavior" {  } { { "ASU.vhd" "" { Text "/home/student1/jagoncal/coe328/Lab3/CombinedASU2/ASU.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1699544449582 ""} { "Info" "ISGN_ENTITY_NAME" "1 ASU " "Found entity 1: ASU" {  } { { "ASU.vhd" "" { Text "/home/student1/jagoncal/coe328/Lab3/CombinedASU2/ASU.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1699544449582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1699544449582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sseg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sseg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sseg-Behavior " "Found design unit 1: sseg-Behavior" {  } { { "sseg.vhd" "" { Text "/home/student1/jagoncal/coe328/Lab3/CombinedASU2/sseg.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1699544449598 ""} { "Info" "ISGN_ENTITY_NAME" "1 sseg " "Found entity 1: sseg" {  } { { "sseg.vhd" "" { Text "/home/student1/jagoncal/coe328/Lab3/CombinedASU2/sseg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1699544449598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1699544449598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "C.vhd 2 1 " "Found 2 design units, including 1 entities, in source file C.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 C-Behavior " "Found design unit 1: C-Behavior" {  } { { "C.vhd" "" { Text "/home/student1/jagoncal/coe328/Lab3/CombinedASU2/C.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1699544449629 ""} { "Info" "ISGN_ENTITY_NAME" "1 C " "Found entity 1: C" {  } { { "C.vhd" "" { Text "/home/student1/jagoncal/coe328/Lab3/CombinedASU2/C.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1699544449629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1699544449629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CombinedASU2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file CombinedASU2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CombinedASU2 " "Found entity 1: CombinedASU2" {  } { { "CombinedASU2.bdf" "" { Schematic "/home/student1/jagoncal/coe328/Lab3/CombinedASU2/CombinedASU2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1699544449672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1699544449672 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CombinedASU2 " "Elaborating entity \"CombinedASU2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1699544449853 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "leds2\[0..6\] leds " "Bus \"leds2\[0..6\]\" found using same base name as \"leds\", which might lead to a name conflict." {  } { { "CombinedASU2.bdf" "" { Schematic "/home/student1/jagoncal/coe328/Lab3/CombinedASU2/CombinedASU2.bdf" { { 192 672 848 208 "leds2\[0..6\]" "" } { 192 672 848 208 "leds2\[0..6\]" "" } { 192 672 848 208 "leds2\[0..6\]" "" } { 192 672 848 208 "leds2\[0..6\]" "" } { 192 672 848 208 "leds2\[0..6\]" "" } { 192 672 848 208 "leds2\[0..6\]" "" } { 192 672 848 208 "leds2\[0..6\]" "" } { 192 672 848 208 "leds2\[0..6\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1699544449856 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "leds2\[0..6\] leds " "Bus \"leds2\[0..6\]\" found using same base name as \"leds\", which might lead to a name conflict." {  } { { "CombinedASU2.bdf" "" { Schematic "/home/student1/jagoncal/coe328/Lab3/CombinedASU2/CombinedASU2.bdf" { { 152 496 672 232 "inst2" "" } { 152 496 672 232 "inst2" "" } { 152 496 672 232 "inst2" "" } { 152 496 672 232 "inst2" "" } { 152 496 672 232 "inst2" "" } { 152 496 672 232 "inst2" "" } { 152 496 672 232 "inst2" "" } { 152 496 672 232 "inst2" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1699544449856 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "leds " "Converted elements in bus name \"leds\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "leds\[0..6\] leds0..6 " "Converted element name(s) from \"leds\[0..6\]\" to \"leds0..6\"" {  } { { "CombinedASU2.bdf" "" { Schematic "/home/student1/jagoncal/coe328/Lab3/CombinedASU2/CombinedASU2.bdf" { { 152 496 672 232 "inst2" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1699544449856 ""}  } { { "CombinedASU2.bdf" "" { Schematic "/home/student1/jagoncal/coe328/Lab3/CombinedASU2/CombinedASU2.bdf" { { 152 496 672 232 "inst2" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1699544449856 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "leds2 " "Converted elements in bus name \"leds2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "leds2\[0..6\] leds20..6 " "Converted element name(s) from \"leds2\[0..6\]\" to \"leds20..6\"" {  } { { "CombinedASU2.bdf" "" { Schematic "/home/student1/jagoncal/coe328/Lab3/CombinedASU2/CombinedASU2.bdf" { { 152 496 672 232 "inst2" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1699544449856 ""}  } { { "CombinedASU2.bdf" "" { Schematic "/home/student1/jagoncal/coe328/Lab3/CombinedASU2/CombinedASU2.bdf" { { 152 496 672 232 "inst2" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1699544449856 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "leds " "Converted elements in bus name \"leds\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "leds\[0..6\] leds0..6 " "Converted element name(s) from \"leds\[0..6\]\" to \"leds0..6\"" {  } { { "CombinedASU2.bdf" "" { Schematic "/home/student1/jagoncal/coe328/Lab3/CombinedASU2/CombinedASU2.bdf" { { 176 672 848 192 "leds\[0..6\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1699544449856 ""}  } { { "CombinedASU2.bdf" "" { Schematic "/home/student1/jagoncal/coe328/Lab3/CombinedASU2/CombinedASU2.bdf" { { 176 672 848 192 "leds\[0..6\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1699544449856 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "leds2 " "Converted elements in bus name \"leds2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "leds2\[0..6\] leds20..6 " "Converted element name(s) from \"leds2\[0..6\]\" to \"leds20..6\"" {  } { { "CombinedASU2.bdf" "" { Schematic "/home/student1/jagoncal/coe328/Lab3/CombinedASU2/CombinedASU2.bdf" { { 192 672 848 208 "leds2\[0..6\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1699544449856 ""}  } { { "CombinedASU2.bdf" "" { Schematic "/home/student1/jagoncal/coe328/Lab3/CombinedASU2/CombinedASU2.bdf" { { 192 672 848 208 "leds2\[0..6\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1699544449856 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "GND inst4 " "Primitive \"GND\" of instance \"inst4\" not used" {  } { { "CombinedASU2.bdf" "" { Schematic "/home/student1/jagoncal/coe328/Lab3/CombinedASU2/CombinedASU2.bdf" { { 352 136 168 384 "inst4" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1699544449857 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "GND inst6 " "Primitive \"GND\" of instance \"inst6\" not used" {  } { { "CombinedASU2.bdf" "" { Schematic "/home/student1/jagoncal/coe328/Lab3/CombinedASU2/CombinedASU2.bdf" { { 304 184 216 336 "inst6" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1699544449857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sseg sseg:inst2 " "Elaborating entity \"sseg\" for hierarchy \"sseg:inst2\"" {  } { { "CombinedASU2.bdf" "inst2" { Schematic "/home/student1/jagoncal/coe328/Lab3/CombinedASU2/CombinedASU2.bdf" { { 152 496 672 232 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1699544449861 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "leds2 sseg.vhd(15) " "VHDL Process Statement warning at sseg.vhd(15): inferring latch(es) for signal or variable \"leds2\", which holds its previous value in one or more paths through the process" {  } { { "sseg.vhd" "" { Text "/home/student1/jagoncal/coe328/Lab3/CombinedASU2/sseg.vhd" 15 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1699544449862 "|CombinedASU2|sseg:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leds2\[6\] sseg.vhd(15) " "Inferred latch for \"leds2\[6\]\" at sseg.vhd(15)" {  } { { "sseg.vhd" "" { Text "/home/student1/jagoncal/coe328/Lab3/CombinedASU2/sseg.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1699544449862 "|CombinedASU2|sseg:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leds2\[5\] sseg.vhd(15) " "Inferred latch for \"leds2\[5\]\" at sseg.vhd(15)" {  } { { "sseg.vhd" "" { Text "/home/student1/jagoncal/coe328/Lab3/CombinedASU2/sseg.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1699544449862 "|CombinedASU2|sseg:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leds2\[4\] sseg.vhd(15) " "Inferred latch for \"leds2\[4\]\" at sseg.vhd(15)" {  } { { "sseg.vhd" "" { Text "/home/student1/jagoncal/coe328/Lab3/CombinedASU2/sseg.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1699544449862 "|CombinedASU2|sseg:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leds2\[3\] sseg.vhd(15) " "Inferred latch for \"leds2\[3\]\" at sseg.vhd(15)" {  } { { "sseg.vhd" "" { Text "/home/student1/jagoncal/coe328/Lab3/CombinedASU2/sseg.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1699544449862 "|CombinedASU2|sseg:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leds2\[2\] sseg.vhd(15) " "Inferred latch for \"leds2\[2\]\" at sseg.vhd(15)" {  } { { "sseg.vhd" "" { Text "/home/student1/jagoncal/coe328/Lab3/CombinedASU2/sseg.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1699544449862 "|CombinedASU2|sseg:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leds2\[1\] sseg.vhd(15) " "Inferred latch for \"leds2\[1\]\" at sseg.vhd(15)" {  } { { "sseg.vhd" "" { Text "/home/student1/jagoncal/coe328/Lab3/CombinedASU2/sseg.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1699544449862 "|CombinedASU2|sseg:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leds2\[0\] sseg.vhd(15) " "Inferred latch for \"leds2\[0\]\" at sseg.vhd(15)" {  } { { "sseg.vhd" "" { Text "/home/student1/jagoncal/coe328/Lab3/CombinedASU2/sseg.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1699544449863 "|CombinedASU2|sseg:inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "C C:inst1 " "Elaborating entity \"C\" for hierarchy \"C:inst1\"" {  } { { "CombinedASU2.bdf" "inst1" { Schematic "/home/student1/jagoncal/coe328/Lab3/CombinedASU2/CombinedASU2.bdf" { { 152 216 368 232 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1699544449865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ASU ASU:inst " "Elaborating entity \"ASU\" for hierarchy \"ASU:inst\"" {  } { { "CombinedASU2.bdf" "inst" { Schematic "/home/student1/jagoncal/coe328/Lab3/CombinedASU2/CombinedASU2.bdf" { { 128 -56 112 240 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1699544449869 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Sum ASU.vhd(22) " "VHDL Process Statement warning at ASU.vhd(22): signal \"Sum\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ASU.vhd" "" { Text "/home/student1/jagoncal/coe328/Lab3/CombinedASU2/ASU.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1699544449870 "|CombinedASU2|ASU:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Sum ASU.vhd(23) " "VHDL Process Statement warning at ASU.vhd(23): signal \"Sum\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ASU.vhd" "" { Text "/home/student1/jagoncal/coe328/Lab3/CombinedASU2/ASU.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1699544449870 "|CombinedASU2|ASU:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Sum ASU.vhd(24) " "VHDL Process Statement warning at ASU.vhd(24): signal \"Sum\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ASU.vhd" "" { Text "/home/student1/jagoncal/coe328/Lab3/CombinedASU2/ASU.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1699544449871 "|CombinedASU2|ASU:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Sum ASU.vhd(28) " "VHDL Process Statement warning at ASU.vhd(28): signal \"Sum\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ASU.vhd" "" { Text "/home/student1/jagoncal/coe328/Lab3/CombinedASU2/ASU.vhd" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1699544449871 "|CombinedASU2|ASU:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Sum ASU.vhd(29) " "VHDL Process Statement warning at ASU.vhd(29): signal \"Sum\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ASU.vhd" "" { Text "/home/student1/jagoncal/coe328/Lab3/CombinedASU2/ASU.vhd" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1699544449871 "|CombinedASU2|ASU:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Sum ASU.vhd(30) " "VHDL Process Statement warning at ASU.vhd(30): signal \"Sum\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ASU.vhd" "" { Text "/home/student1/jagoncal/coe328/Lab3/CombinedASU2/ASU.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1699544449871 "|CombinedASU2|ASU:inst"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "leds20 GND " "Pin \"leds20\" is stuck at GND" {  } { { "CombinedASU2.bdf" "" { Schematic "/home/student1/jagoncal/coe328/Lab3/CombinedASU2/CombinedASU2.bdf" { { 192 672 848 208 "leds2\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1699544450627 "|CombinedASU2|leds20"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds21 GND " "Pin \"leds21\" is stuck at GND" {  } { { "CombinedASU2.bdf" "" { Schematic "/home/student1/jagoncal/coe328/Lab3/CombinedASU2/CombinedASU2.bdf" { { 192 672 848 208 "leds2\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1699544450627 "|CombinedASU2|leds21"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds22 GND " "Pin \"leds22\" is stuck at GND" {  } { { "CombinedASU2.bdf" "" { Schematic "/home/student1/jagoncal/coe328/Lab3/CombinedASU2/CombinedASU2.bdf" { { 192 672 848 208 "leds2\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1699544450627 "|CombinedASU2|leds22"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds23 GND " "Pin \"leds23\" is stuck at GND" {  } { { "CombinedASU2.bdf" "" { Schematic "/home/student1/jagoncal/coe328/Lab3/CombinedASU2/CombinedASU2.bdf" { { 192 672 848 208 "leds2\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1699544450627 "|CombinedASU2|leds23"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds24 GND " "Pin \"leds24\" is stuck at GND" {  } { { "CombinedASU2.bdf" "" { Schematic "/home/student1/jagoncal/coe328/Lab3/CombinedASU2/CombinedASU2.bdf" { { 192 672 848 208 "leds2\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1699544450627 "|CombinedASU2|leds24"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds25 GND " "Pin \"leds25\" is stuck at GND" {  } { { "CombinedASU2.bdf" "" { Schematic "/home/student1/jagoncal/coe328/Lab3/CombinedASU2/CombinedASU2.bdf" { { 192 672 848 208 "leds2\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1699544450627 "|CombinedASU2|leds25"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds26 VCC " "Pin \"leds26\" is stuck at VCC" {  } { { "CombinedASU2.bdf" "" { Schematic "/home/student1/jagoncal/coe328/Lab3/CombinedASU2/CombinedASU2.bdf" { { 192 672 848 208 "leds2\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1699544450627 "|CombinedASU2|leds26"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1699544450627 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1699544451032 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1699544451032 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "39 " "Implemented 39 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1699544451393 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1699544451393 ""} { "Info" "ICUT_CUT_TM_LCELLS" "16 " "Implemented 16 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1699544451393 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1699544451393 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 27 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 27 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "366 " "Peak virtual memory: 366 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1699544451535 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov  9 10:40:51 2023 " "Processing ended: Thu Nov  9 10:40:51 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1699544451535 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1699544451535 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1699544451535 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1699544451535 ""}
