# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../hsd-lab05.srcs/sources_1/ip/floating_point_myfusedmult/sim/floating_point_myfusedmult.vhd" \

# Do not sort compile order
nosort
