
AlgoFetBms.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000bacc  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003ac  0800bc9c  0800bc9c  0001bc9c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800c048  0800c048  000200b4  2**0
                  CONTENTS
  4 .ARM          00000008  0800c048  0800c048  0001c048  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800c050  0800c050  000200b4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800c050  0800c050  0001c050  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800c054  0800c054  0001c054  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000b4  20000000  0800c058  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0001033c  200000b4  0800c10c  000200b4  2**2
                  ALLOC
 10 ._user_heap_stack 00000500  200103f0  0800c10c  000203f0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000200b4  2**0
                  CONTENTS, READONLY
 12 .debug_info   000226d0  00000000  00000000  000200e4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00005683  00000000  00000000  000427b4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001d98  00000000  00000000  00047e38  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001b58  00000000  00000000  00049bd0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00028af6  00000000  00000000  0004b728  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000292cc  00000000  00000000  0007421e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000f2be7  00000000  00000000  0009d4ea  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  001900d1  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007b94  00000000  00000000  00190124  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	200000b4 	.word	0x200000b4
 80001ec:	00000000 	.word	0x00000000
 80001f0:	0800bc84 	.word	0x0800bc84

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200000b8 	.word	0x200000b8
 800020c:	0800bc84 	.word	0x0800bc84

08000210 <__aeabi_uldivmod>:
 8000210:	b953      	cbnz	r3, 8000228 <__aeabi_uldivmod+0x18>
 8000212:	b94a      	cbnz	r2, 8000228 <__aeabi_uldivmod+0x18>
 8000214:	2900      	cmp	r1, #0
 8000216:	bf08      	it	eq
 8000218:	2800      	cmpeq	r0, #0
 800021a:	bf1c      	itt	ne
 800021c:	f04f 31ff 	movne.w	r1, #4294967295
 8000220:	f04f 30ff 	movne.w	r0, #4294967295
 8000224:	f000 b974 	b.w	8000510 <__aeabi_idiv0>
 8000228:	f1ad 0c08 	sub.w	ip, sp, #8
 800022c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000230:	f000 f806 	bl	8000240 <__udivmoddi4>
 8000234:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000238:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800023c:	b004      	add	sp, #16
 800023e:	4770      	bx	lr

08000240 <__udivmoddi4>:
 8000240:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000244:	9d08      	ldr	r5, [sp, #32]
 8000246:	4604      	mov	r4, r0
 8000248:	468e      	mov	lr, r1
 800024a:	2b00      	cmp	r3, #0
 800024c:	d14d      	bne.n	80002ea <__udivmoddi4+0xaa>
 800024e:	428a      	cmp	r2, r1
 8000250:	4694      	mov	ip, r2
 8000252:	d969      	bls.n	8000328 <__udivmoddi4+0xe8>
 8000254:	fab2 f282 	clz	r2, r2
 8000258:	b152      	cbz	r2, 8000270 <__udivmoddi4+0x30>
 800025a:	fa01 f302 	lsl.w	r3, r1, r2
 800025e:	f1c2 0120 	rsb	r1, r2, #32
 8000262:	fa20 f101 	lsr.w	r1, r0, r1
 8000266:	fa0c fc02 	lsl.w	ip, ip, r2
 800026a:	ea41 0e03 	orr.w	lr, r1, r3
 800026e:	4094      	lsls	r4, r2
 8000270:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000274:	0c21      	lsrs	r1, r4, #16
 8000276:	fbbe f6f8 	udiv	r6, lr, r8
 800027a:	fa1f f78c 	uxth.w	r7, ip
 800027e:	fb08 e316 	mls	r3, r8, r6, lr
 8000282:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000286:	fb06 f107 	mul.w	r1, r6, r7
 800028a:	4299      	cmp	r1, r3
 800028c:	d90a      	bls.n	80002a4 <__udivmoddi4+0x64>
 800028e:	eb1c 0303 	adds.w	r3, ip, r3
 8000292:	f106 30ff 	add.w	r0, r6, #4294967295
 8000296:	f080 811f 	bcs.w	80004d8 <__udivmoddi4+0x298>
 800029a:	4299      	cmp	r1, r3
 800029c:	f240 811c 	bls.w	80004d8 <__udivmoddi4+0x298>
 80002a0:	3e02      	subs	r6, #2
 80002a2:	4463      	add	r3, ip
 80002a4:	1a5b      	subs	r3, r3, r1
 80002a6:	b2a4      	uxth	r4, r4
 80002a8:	fbb3 f0f8 	udiv	r0, r3, r8
 80002ac:	fb08 3310 	mls	r3, r8, r0, r3
 80002b0:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80002b4:	fb00 f707 	mul.w	r7, r0, r7
 80002b8:	42a7      	cmp	r7, r4
 80002ba:	d90a      	bls.n	80002d2 <__udivmoddi4+0x92>
 80002bc:	eb1c 0404 	adds.w	r4, ip, r4
 80002c0:	f100 33ff 	add.w	r3, r0, #4294967295
 80002c4:	f080 810a 	bcs.w	80004dc <__udivmoddi4+0x29c>
 80002c8:	42a7      	cmp	r7, r4
 80002ca:	f240 8107 	bls.w	80004dc <__udivmoddi4+0x29c>
 80002ce:	4464      	add	r4, ip
 80002d0:	3802      	subs	r0, #2
 80002d2:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80002d6:	1be4      	subs	r4, r4, r7
 80002d8:	2600      	movs	r6, #0
 80002da:	b11d      	cbz	r5, 80002e4 <__udivmoddi4+0xa4>
 80002dc:	40d4      	lsrs	r4, r2
 80002de:	2300      	movs	r3, #0
 80002e0:	e9c5 4300 	strd	r4, r3, [r5]
 80002e4:	4631      	mov	r1, r6
 80002e6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002ea:	428b      	cmp	r3, r1
 80002ec:	d909      	bls.n	8000302 <__udivmoddi4+0xc2>
 80002ee:	2d00      	cmp	r5, #0
 80002f0:	f000 80ef 	beq.w	80004d2 <__udivmoddi4+0x292>
 80002f4:	2600      	movs	r6, #0
 80002f6:	e9c5 0100 	strd	r0, r1, [r5]
 80002fa:	4630      	mov	r0, r6
 80002fc:	4631      	mov	r1, r6
 80002fe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000302:	fab3 f683 	clz	r6, r3
 8000306:	2e00      	cmp	r6, #0
 8000308:	d14a      	bne.n	80003a0 <__udivmoddi4+0x160>
 800030a:	428b      	cmp	r3, r1
 800030c:	d302      	bcc.n	8000314 <__udivmoddi4+0xd4>
 800030e:	4282      	cmp	r2, r0
 8000310:	f200 80f9 	bhi.w	8000506 <__udivmoddi4+0x2c6>
 8000314:	1a84      	subs	r4, r0, r2
 8000316:	eb61 0303 	sbc.w	r3, r1, r3
 800031a:	2001      	movs	r0, #1
 800031c:	469e      	mov	lr, r3
 800031e:	2d00      	cmp	r5, #0
 8000320:	d0e0      	beq.n	80002e4 <__udivmoddi4+0xa4>
 8000322:	e9c5 4e00 	strd	r4, lr, [r5]
 8000326:	e7dd      	b.n	80002e4 <__udivmoddi4+0xa4>
 8000328:	b902      	cbnz	r2, 800032c <__udivmoddi4+0xec>
 800032a:	deff      	udf	#255	; 0xff
 800032c:	fab2 f282 	clz	r2, r2
 8000330:	2a00      	cmp	r2, #0
 8000332:	f040 8092 	bne.w	800045a <__udivmoddi4+0x21a>
 8000336:	eba1 010c 	sub.w	r1, r1, ip
 800033a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800033e:	fa1f fe8c 	uxth.w	lr, ip
 8000342:	2601      	movs	r6, #1
 8000344:	0c20      	lsrs	r0, r4, #16
 8000346:	fbb1 f3f7 	udiv	r3, r1, r7
 800034a:	fb07 1113 	mls	r1, r7, r3, r1
 800034e:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000352:	fb0e f003 	mul.w	r0, lr, r3
 8000356:	4288      	cmp	r0, r1
 8000358:	d908      	bls.n	800036c <__udivmoddi4+0x12c>
 800035a:	eb1c 0101 	adds.w	r1, ip, r1
 800035e:	f103 38ff 	add.w	r8, r3, #4294967295
 8000362:	d202      	bcs.n	800036a <__udivmoddi4+0x12a>
 8000364:	4288      	cmp	r0, r1
 8000366:	f200 80cb 	bhi.w	8000500 <__udivmoddi4+0x2c0>
 800036a:	4643      	mov	r3, r8
 800036c:	1a09      	subs	r1, r1, r0
 800036e:	b2a4      	uxth	r4, r4
 8000370:	fbb1 f0f7 	udiv	r0, r1, r7
 8000374:	fb07 1110 	mls	r1, r7, r0, r1
 8000378:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 800037c:	fb0e fe00 	mul.w	lr, lr, r0
 8000380:	45a6      	cmp	lr, r4
 8000382:	d908      	bls.n	8000396 <__udivmoddi4+0x156>
 8000384:	eb1c 0404 	adds.w	r4, ip, r4
 8000388:	f100 31ff 	add.w	r1, r0, #4294967295
 800038c:	d202      	bcs.n	8000394 <__udivmoddi4+0x154>
 800038e:	45a6      	cmp	lr, r4
 8000390:	f200 80bb 	bhi.w	800050a <__udivmoddi4+0x2ca>
 8000394:	4608      	mov	r0, r1
 8000396:	eba4 040e 	sub.w	r4, r4, lr
 800039a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800039e:	e79c      	b.n	80002da <__udivmoddi4+0x9a>
 80003a0:	f1c6 0720 	rsb	r7, r6, #32
 80003a4:	40b3      	lsls	r3, r6
 80003a6:	fa22 fc07 	lsr.w	ip, r2, r7
 80003aa:	ea4c 0c03 	orr.w	ip, ip, r3
 80003ae:	fa20 f407 	lsr.w	r4, r0, r7
 80003b2:	fa01 f306 	lsl.w	r3, r1, r6
 80003b6:	431c      	orrs	r4, r3
 80003b8:	40f9      	lsrs	r1, r7
 80003ba:	ea4f 491c 	mov.w	r9, ip, lsr #16
 80003be:	fa00 f306 	lsl.w	r3, r0, r6
 80003c2:	fbb1 f8f9 	udiv	r8, r1, r9
 80003c6:	0c20      	lsrs	r0, r4, #16
 80003c8:	fa1f fe8c 	uxth.w	lr, ip
 80003cc:	fb09 1118 	mls	r1, r9, r8, r1
 80003d0:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80003d4:	fb08 f00e 	mul.w	r0, r8, lr
 80003d8:	4288      	cmp	r0, r1
 80003da:	fa02 f206 	lsl.w	r2, r2, r6
 80003de:	d90b      	bls.n	80003f8 <__udivmoddi4+0x1b8>
 80003e0:	eb1c 0101 	adds.w	r1, ip, r1
 80003e4:	f108 3aff 	add.w	sl, r8, #4294967295
 80003e8:	f080 8088 	bcs.w	80004fc <__udivmoddi4+0x2bc>
 80003ec:	4288      	cmp	r0, r1
 80003ee:	f240 8085 	bls.w	80004fc <__udivmoddi4+0x2bc>
 80003f2:	f1a8 0802 	sub.w	r8, r8, #2
 80003f6:	4461      	add	r1, ip
 80003f8:	1a09      	subs	r1, r1, r0
 80003fa:	b2a4      	uxth	r4, r4
 80003fc:	fbb1 f0f9 	udiv	r0, r1, r9
 8000400:	fb09 1110 	mls	r1, r9, r0, r1
 8000404:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000408:	fb00 fe0e 	mul.w	lr, r0, lr
 800040c:	458e      	cmp	lr, r1
 800040e:	d908      	bls.n	8000422 <__udivmoddi4+0x1e2>
 8000410:	eb1c 0101 	adds.w	r1, ip, r1
 8000414:	f100 34ff 	add.w	r4, r0, #4294967295
 8000418:	d26c      	bcs.n	80004f4 <__udivmoddi4+0x2b4>
 800041a:	458e      	cmp	lr, r1
 800041c:	d96a      	bls.n	80004f4 <__udivmoddi4+0x2b4>
 800041e:	3802      	subs	r0, #2
 8000420:	4461      	add	r1, ip
 8000422:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000426:	fba0 9402 	umull	r9, r4, r0, r2
 800042a:	eba1 010e 	sub.w	r1, r1, lr
 800042e:	42a1      	cmp	r1, r4
 8000430:	46c8      	mov	r8, r9
 8000432:	46a6      	mov	lr, r4
 8000434:	d356      	bcc.n	80004e4 <__udivmoddi4+0x2a4>
 8000436:	d053      	beq.n	80004e0 <__udivmoddi4+0x2a0>
 8000438:	b15d      	cbz	r5, 8000452 <__udivmoddi4+0x212>
 800043a:	ebb3 0208 	subs.w	r2, r3, r8
 800043e:	eb61 010e 	sbc.w	r1, r1, lr
 8000442:	fa01 f707 	lsl.w	r7, r1, r7
 8000446:	fa22 f306 	lsr.w	r3, r2, r6
 800044a:	40f1      	lsrs	r1, r6
 800044c:	431f      	orrs	r7, r3
 800044e:	e9c5 7100 	strd	r7, r1, [r5]
 8000452:	2600      	movs	r6, #0
 8000454:	4631      	mov	r1, r6
 8000456:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800045a:	f1c2 0320 	rsb	r3, r2, #32
 800045e:	40d8      	lsrs	r0, r3
 8000460:	fa0c fc02 	lsl.w	ip, ip, r2
 8000464:	fa21 f303 	lsr.w	r3, r1, r3
 8000468:	4091      	lsls	r1, r2
 800046a:	4301      	orrs	r1, r0
 800046c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000470:	fa1f fe8c 	uxth.w	lr, ip
 8000474:	fbb3 f0f7 	udiv	r0, r3, r7
 8000478:	fb07 3610 	mls	r6, r7, r0, r3
 800047c:	0c0b      	lsrs	r3, r1, #16
 800047e:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000482:	fb00 f60e 	mul.w	r6, r0, lr
 8000486:	429e      	cmp	r6, r3
 8000488:	fa04 f402 	lsl.w	r4, r4, r2
 800048c:	d908      	bls.n	80004a0 <__udivmoddi4+0x260>
 800048e:	eb1c 0303 	adds.w	r3, ip, r3
 8000492:	f100 38ff 	add.w	r8, r0, #4294967295
 8000496:	d22f      	bcs.n	80004f8 <__udivmoddi4+0x2b8>
 8000498:	429e      	cmp	r6, r3
 800049a:	d92d      	bls.n	80004f8 <__udivmoddi4+0x2b8>
 800049c:	3802      	subs	r0, #2
 800049e:	4463      	add	r3, ip
 80004a0:	1b9b      	subs	r3, r3, r6
 80004a2:	b289      	uxth	r1, r1
 80004a4:	fbb3 f6f7 	udiv	r6, r3, r7
 80004a8:	fb07 3316 	mls	r3, r7, r6, r3
 80004ac:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004b0:	fb06 f30e 	mul.w	r3, r6, lr
 80004b4:	428b      	cmp	r3, r1
 80004b6:	d908      	bls.n	80004ca <__udivmoddi4+0x28a>
 80004b8:	eb1c 0101 	adds.w	r1, ip, r1
 80004bc:	f106 38ff 	add.w	r8, r6, #4294967295
 80004c0:	d216      	bcs.n	80004f0 <__udivmoddi4+0x2b0>
 80004c2:	428b      	cmp	r3, r1
 80004c4:	d914      	bls.n	80004f0 <__udivmoddi4+0x2b0>
 80004c6:	3e02      	subs	r6, #2
 80004c8:	4461      	add	r1, ip
 80004ca:	1ac9      	subs	r1, r1, r3
 80004cc:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 80004d0:	e738      	b.n	8000344 <__udivmoddi4+0x104>
 80004d2:	462e      	mov	r6, r5
 80004d4:	4628      	mov	r0, r5
 80004d6:	e705      	b.n	80002e4 <__udivmoddi4+0xa4>
 80004d8:	4606      	mov	r6, r0
 80004da:	e6e3      	b.n	80002a4 <__udivmoddi4+0x64>
 80004dc:	4618      	mov	r0, r3
 80004de:	e6f8      	b.n	80002d2 <__udivmoddi4+0x92>
 80004e0:	454b      	cmp	r3, r9
 80004e2:	d2a9      	bcs.n	8000438 <__udivmoddi4+0x1f8>
 80004e4:	ebb9 0802 	subs.w	r8, r9, r2
 80004e8:	eb64 0e0c 	sbc.w	lr, r4, ip
 80004ec:	3801      	subs	r0, #1
 80004ee:	e7a3      	b.n	8000438 <__udivmoddi4+0x1f8>
 80004f0:	4646      	mov	r6, r8
 80004f2:	e7ea      	b.n	80004ca <__udivmoddi4+0x28a>
 80004f4:	4620      	mov	r0, r4
 80004f6:	e794      	b.n	8000422 <__udivmoddi4+0x1e2>
 80004f8:	4640      	mov	r0, r8
 80004fa:	e7d1      	b.n	80004a0 <__udivmoddi4+0x260>
 80004fc:	46d0      	mov	r8, sl
 80004fe:	e77b      	b.n	80003f8 <__udivmoddi4+0x1b8>
 8000500:	3b02      	subs	r3, #2
 8000502:	4461      	add	r1, ip
 8000504:	e732      	b.n	800036c <__udivmoddi4+0x12c>
 8000506:	4630      	mov	r0, r6
 8000508:	e709      	b.n	800031e <__udivmoddi4+0xde>
 800050a:	4464      	add	r4, ip
 800050c:	3802      	subs	r0, #2
 800050e:	e742      	b.n	8000396 <__udivmoddi4+0x156>

08000510 <__aeabi_idiv0>:
 8000510:	4770      	bx	lr
 8000512:	bf00      	nop

08000514 <Unpack_FCU_STATE_REQUEST_can_codegen>:

#endif // CAN_CODEGEN_USE_DIAG_MONITORS


uint32_t Unpack_FCU_STATE_REQUEST_can_codegen(FCU_STATE_REQUEST_t* _m, const uint8_t* _d, uint8_t dlc_)
{
 8000514:	b480      	push	{r7}
 8000516:	b085      	sub	sp, #20
 8000518:	af00      	add	r7, sp, #0
 800051a:	60f8      	str	r0, [r7, #12]
 800051c:	60b9      	str	r1, [r7, #8]
 800051e:	4613      	mov	r3, r2
 8000520:	71fb      	strb	r3, [r7, #7]
  (void)dlc_;
  _m->FCU_StateRequest = (_d[0] & (0x07U));
 8000522:	68bb      	ldr	r3, [r7, #8]
 8000524:	781b      	ldrb	r3, [r3, #0]
 8000526:	f003 0307 	and.w	r3, r3, #7
 800052a:	b2da      	uxtb	r2, r3
 800052c:	68fb      	ldr	r3, [r7, #12]
 800052e:	701a      	strb	r2, [r3, #0]
  _m->mon1.frame_cnt++;

  FMon_FCU_STATE_REQUEST_can_codegen(&_m->mon1, FCU_STATE_REQUEST_CANID);
#endif // CAN_CODEGEN_USE_DIAG_MONITORS

  return FCU_STATE_REQUEST_CANID;
 8000530:	f240 1301 	movw	r3, #257	; 0x101
}
 8000534:	4618      	mov	r0, r3
 8000536:	3714      	adds	r7, #20
 8000538:	46bd      	mov	sp, r7
 800053a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800053e:	4770      	bx	lr

08000540 <Pack_BAT_BMS_OvrVIEW_can_codegen>:
}

#ifdef CAN_CODEGEN_USE_CANSTRUCT

uint32_t Pack_BAT_BMS_OvrVIEW_can_codegen(BAT_BMS_OvrVIEW_t* _m, __CoderDbcCanFrame_t__* cframe)
{
 8000540:	b480      	push	{r7}
 8000542:	b085      	sub	sp, #20
 8000544:	af00      	add	r7, sp, #0
 8000546:	6078      	str	r0, [r7, #4]
 8000548:	6039      	str	r1, [r7, #0]
  uint8_t i; for (i = 0; (i < BAT_BMS_OvrVIEW_DLC) && (i < 8); cframe->Data[i++] = 0);
 800054a:	2300      	movs	r3, #0
 800054c:	73fb      	strb	r3, [r7, #15]
 800054e:	e007      	b.n	8000560 <Pack_BAT_BMS_OvrVIEW_can_codegen+0x20>
 8000550:	7bfb      	ldrb	r3, [r7, #15]
 8000552:	1c5a      	adds	r2, r3, #1
 8000554:	73fa      	strb	r2, [r7, #15]
 8000556:	461a      	mov	r2, r3
 8000558:	683b      	ldr	r3, [r7, #0]
 800055a:	4413      	add	r3, r2
 800055c:	2200      	movs	r2, #0
 800055e:	715a      	strb	r2, [r3, #5]
 8000560:	7bfb      	ldrb	r3, [r7, #15]
 8000562:	2b01      	cmp	r3, #1
 8000564:	d802      	bhi.n	800056c <Pack_BAT_BMS_OvrVIEW_can_codegen+0x2c>
 8000566:	7bfb      	ldrb	r3, [r7, #15]
 8000568:	2b07      	cmp	r3, #7
 800056a:	d9f1      	bls.n	8000550 <Pack_BAT_BMS_OvrVIEW_can_codegen+0x10>

  cframe->Data[0] |= (_m->BAT_bms_StateReqSrc & (0xFFU));
 800056c:	683b      	ldr	r3, [r7, #0]
 800056e:	795a      	ldrb	r2, [r3, #5]
 8000570:	687b      	ldr	r3, [r7, #4]
 8000572:	781b      	ldrb	r3, [r3, #0]
 8000574:	4313      	orrs	r3, r2
 8000576:	b2da      	uxtb	r2, r3
 8000578:	683b      	ldr	r3, [r7, #0]
 800057a:	715a      	strb	r2, [r3, #5]
  cframe->Data[1] |= (_m->BAT_bms_PackState & (0xFFU));
 800057c:	683b      	ldr	r3, [r7, #0]
 800057e:	799a      	ldrb	r2, [r3, #6]
 8000580:	687b      	ldr	r3, [r7, #4]
 8000582:	785b      	ldrb	r3, [r3, #1]
 8000584:	4313      	orrs	r3, r2
 8000586:	b2da      	uxtb	r2, r3
 8000588:	683b      	ldr	r3, [r7, #0]
 800058a:	719a      	strb	r2, [r3, #6]

  cframe->MsgId = BAT_BMS_OvrVIEW_CANID;
 800058c:	683b      	ldr	r3, [r7, #0]
 800058e:	4a07      	ldr	r2, [pc, #28]	; (80005ac <Pack_BAT_BMS_OvrVIEW_can_codegen+0x6c>)
 8000590:	601a      	str	r2, [r3, #0]
  cframe->DLC = BAT_BMS_OvrVIEW_DLC;
 8000592:	683b      	ldr	r3, [r7, #0]
 8000594:	2202      	movs	r2, #2
 8000596:	711a      	strb	r2, [r3, #4]
  cframe->IDE = BAT_BMS_OvrVIEW_IDE;
 8000598:	683b      	ldr	r3, [r7, #0]
 800059a:	2201      	movs	r2, #1
 800059c:	735a      	strb	r2, [r3, #13]
  return BAT_BMS_OvrVIEW_CANID;
 800059e:	4b03      	ldr	r3, [pc, #12]	; (80005ac <Pack_BAT_BMS_OvrVIEW_can_codegen+0x6c>)
}
 80005a0:	4618      	mov	r0, r3
 80005a2:	3714      	adds	r7, #20
 80005a4:	46bd      	mov	sp, r7
 80005a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005aa:	4770      	bx	lr
 80005ac:	001ff610 	.word	0x001ff610

080005b0 <Pack_BAT_BMS_ExtTemp_can_codegen>:
}

#ifdef CAN_CODEGEN_USE_CANSTRUCT

uint32_t Pack_BAT_BMS_ExtTemp_can_codegen(BAT_BMS_ExtTemp_t* _m, __CoderDbcCanFrame_t__* cframe)
{
 80005b0:	b480      	push	{r7}
 80005b2:	b085      	sub	sp, #20
 80005b4:	af00      	add	r7, sp, #0
 80005b6:	6078      	str	r0, [r7, #4]
 80005b8:	6039      	str	r1, [r7, #0]
  uint8_t i; for (i = 0; (i < BAT_BMS_ExtTemp_DLC) && (i < 8); cframe->Data[i++] = 0);
 80005ba:	2300      	movs	r3, #0
 80005bc:	73fb      	strb	r3, [r7, #15]
 80005be:	e007      	b.n	80005d0 <Pack_BAT_BMS_ExtTemp_can_codegen+0x20>
 80005c0:	7bfb      	ldrb	r3, [r7, #15]
 80005c2:	1c5a      	adds	r2, r3, #1
 80005c4:	73fa      	strb	r2, [r7, #15]
 80005c6:	461a      	mov	r2, r3
 80005c8:	683b      	ldr	r3, [r7, #0]
 80005ca:	4413      	add	r3, r2
 80005cc:	2200      	movs	r2, #0
 80005ce:	715a      	strb	r2, [r3, #5]
 80005d0:	7bfb      	ldrb	r3, [r7, #15]
 80005d2:	2b03      	cmp	r3, #3
 80005d4:	d802      	bhi.n	80005dc <Pack_BAT_BMS_ExtTemp_can_codegen+0x2c>
 80005d6:	7bfb      	ldrb	r3, [r7, #15]
 80005d8:	2b07      	cmp	r3, #7
 80005da:	d9f1      	bls.n	80005c0 <Pack_BAT_BMS_ExtTemp_can_codegen+0x10>

  cframe->Data[0] |= (_m->BAT_bms_ext_temp1 & (0xFFU));
 80005dc:	683b      	ldr	r3, [r7, #0]
 80005de:	795a      	ldrb	r2, [r3, #5]
 80005e0:	687b      	ldr	r3, [r7, #4]
 80005e2:	881b      	ldrh	r3, [r3, #0]
 80005e4:	b2db      	uxtb	r3, r3
 80005e6:	4313      	orrs	r3, r2
 80005e8:	b2da      	uxtb	r2, r3
 80005ea:	683b      	ldr	r3, [r7, #0]
 80005ec:	715a      	strb	r2, [r3, #5]
  cframe->Data[1] |= ((_m->BAT_bms_ext_temp1 >> 8) & (0xFFU));
 80005ee:	683b      	ldr	r3, [r7, #0]
 80005f0:	799a      	ldrb	r2, [r3, #6]
 80005f2:	687b      	ldr	r3, [r7, #4]
 80005f4:	881b      	ldrh	r3, [r3, #0]
 80005f6:	0a1b      	lsrs	r3, r3, #8
 80005f8:	b29b      	uxth	r3, r3
 80005fa:	b2db      	uxtb	r3, r3
 80005fc:	4313      	orrs	r3, r2
 80005fe:	b2da      	uxtb	r2, r3
 8000600:	683b      	ldr	r3, [r7, #0]
 8000602:	719a      	strb	r2, [r3, #6]
  cframe->Data[2] |= (_m->BAT_bms_ext_temp2 & (0xFFU));
 8000604:	683b      	ldr	r3, [r7, #0]
 8000606:	79da      	ldrb	r2, [r3, #7]
 8000608:	687b      	ldr	r3, [r7, #4]
 800060a:	885b      	ldrh	r3, [r3, #2]
 800060c:	b2db      	uxtb	r3, r3
 800060e:	4313      	orrs	r3, r2
 8000610:	b2da      	uxtb	r2, r3
 8000612:	683b      	ldr	r3, [r7, #0]
 8000614:	71da      	strb	r2, [r3, #7]
  cframe->Data[3] |= ((_m->BAT_bms_ext_temp2 >> 8) & (0xFFU));
 8000616:	683b      	ldr	r3, [r7, #0]
 8000618:	7a1a      	ldrb	r2, [r3, #8]
 800061a:	687b      	ldr	r3, [r7, #4]
 800061c:	885b      	ldrh	r3, [r3, #2]
 800061e:	0a1b      	lsrs	r3, r3, #8
 8000620:	b29b      	uxth	r3, r3
 8000622:	b2db      	uxtb	r3, r3
 8000624:	4313      	orrs	r3, r2
 8000626:	b2da      	uxtb	r2, r3
 8000628:	683b      	ldr	r3, [r7, #0]
 800062a:	721a      	strb	r2, [r3, #8]

  cframe->MsgId = BAT_BMS_ExtTemp_CANID;
 800062c:	683b      	ldr	r3, [r7, #0]
 800062e:	4a07      	ldr	r2, [pc, #28]	; (800064c <Pack_BAT_BMS_ExtTemp_can_codegen+0x9c>)
 8000630:	601a      	str	r2, [r3, #0]
  cframe->DLC = BAT_BMS_ExtTemp_DLC;
 8000632:	683b      	ldr	r3, [r7, #0]
 8000634:	2204      	movs	r2, #4
 8000636:	711a      	strb	r2, [r3, #4]
  cframe->IDE = BAT_BMS_ExtTemp_IDE;
 8000638:	683b      	ldr	r3, [r7, #0]
 800063a:	2201      	movs	r2, #1
 800063c:	735a      	strb	r2, [r3, #13]
  return BAT_BMS_ExtTemp_CANID;
 800063e:	4b03      	ldr	r3, [pc, #12]	; (800064c <Pack_BAT_BMS_ExtTemp_can_codegen+0x9c>)
}
 8000640:	4618      	mov	r0, r3
 8000642:	3714      	adds	r7, #20
 8000644:	46bd      	mov	sp, r7
 8000646:	f85d 7b04 	ldr.w	r7, [sp], #4
 800064a:	4770      	bx	lr
 800064c:	001ff611 	.word	0x001ff611

08000650 <Pack_BAT_AFE_vBRICK_A_can_codegen>:
}

#ifdef CAN_CODEGEN_USE_CANSTRUCT

uint32_t Pack_BAT_AFE_vBRICK_A_can_codegen(BAT_AFE_vBRICK_A_t* _m, __CoderDbcCanFrame_t__* cframe)
{
 8000650:	b480      	push	{r7}
 8000652:	b085      	sub	sp, #20
 8000654:	af00      	add	r7, sp, #0
 8000656:	6078      	str	r0, [r7, #4]
 8000658:	6039      	str	r1, [r7, #0]
  uint8_t i; for (i = 0; (i < BAT_AFE_vBRICK_A_DLC) && (i < 8); cframe->Data[i++] = 0);
 800065a:	2300      	movs	r3, #0
 800065c:	73fb      	strb	r3, [r7, #15]
 800065e:	e007      	b.n	8000670 <Pack_BAT_AFE_vBRICK_A_can_codegen+0x20>
 8000660:	7bfb      	ldrb	r3, [r7, #15]
 8000662:	1c5a      	adds	r2, r3, #1
 8000664:	73fa      	strb	r2, [r7, #15]
 8000666:	461a      	mov	r2, r3
 8000668:	683b      	ldr	r3, [r7, #0]
 800066a:	4413      	add	r3, r2
 800066c:	2200      	movs	r2, #0
 800066e:	715a      	strb	r2, [r3, #5]
 8000670:	7bfb      	ldrb	r3, [r7, #15]
 8000672:	2b07      	cmp	r3, #7
 8000674:	d802      	bhi.n	800067c <Pack_BAT_AFE_vBRICK_A_can_codegen+0x2c>
 8000676:	7bfb      	ldrb	r3, [r7, #15]
 8000678:	2b07      	cmp	r3, #7
 800067a:	d9f1      	bls.n	8000660 <Pack_BAT_AFE_vBRICK_A_can_codegen+0x10>

  cframe->Data[0] |= (_m->BAT_afe_vBrick01 & (0xFFU));
 800067c:	683b      	ldr	r3, [r7, #0]
 800067e:	795a      	ldrb	r2, [r3, #5]
 8000680:	687b      	ldr	r3, [r7, #4]
 8000682:	881b      	ldrh	r3, [r3, #0]
 8000684:	b2db      	uxtb	r3, r3
 8000686:	4313      	orrs	r3, r2
 8000688:	b2da      	uxtb	r2, r3
 800068a:	683b      	ldr	r3, [r7, #0]
 800068c:	715a      	strb	r2, [r3, #5]
  cframe->Data[1] |= ((_m->BAT_afe_vBrick01 >> 8) & (0xFFU));
 800068e:	683b      	ldr	r3, [r7, #0]
 8000690:	799a      	ldrb	r2, [r3, #6]
 8000692:	687b      	ldr	r3, [r7, #4]
 8000694:	881b      	ldrh	r3, [r3, #0]
 8000696:	0a1b      	lsrs	r3, r3, #8
 8000698:	b29b      	uxth	r3, r3
 800069a:	b2db      	uxtb	r3, r3
 800069c:	4313      	orrs	r3, r2
 800069e:	b2da      	uxtb	r2, r3
 80006a0:	683b      	ldr	r3, [r7, #0]
 80006a2:	719a      	strb	r2, [r3, #6]
  cframe->Data[2] |= (_m->BAT_afe_vBrick02 & (0xFFU));
 80006a4:	683b      	ldr	r3, [r7, #0]
 80006a6:	79da      	ldrb	r2, [r3, #7]
 80006a8:	687b      	ldr	r3, [r7, #4]
 80006aa:	885b      	ldrh	r3, [r3, #2]
 80006ac:	b2db      	uxtb	r3, r3
 80006ae:	4313      	orrs	r3, r2
 80006b0:	b2da      	uxtb	r2, r3
 80006b2:	683b      	ldr	r3, [r7, #0]
 80006b4:	71da      	strb	r2, [r3, #7]
  cframe->Data[3] |= ((_m->BAT_afe_vBrick02 >> 8) & (0xFFU));
 80006b6:	683b      	ldr	r3, [r7, #0]
 80006b8:	7a1a      	ldrb	r2, [r3, #8]
 80006ba:	687b      	ldr	r3, [r7, #4]
 80006bc:	885b      	ldrh	r3, [r3, #2]
 80006be:	0a1b      	lsrs	r3, r3, #8
 80006c0:	b29b      	uxth	r3, r3
 80006c2:	b2db      	uxtb	r3, r3
 80006c4:	4313      	orrs	r3, r2
 80006c6:	b2da      	uxtb	r2, r3
 80006c8:	683b      	ldr	r3, [r7, #0]
 80006ca:	721a      	strb	r2, [r3, #8]
  cframe->Data[4] |= (_m->BAT_afe_vBrick03 & (0xFFU));
 80006cc:	683b      	ldr	r3, [r7, #0]
 80006ce:	7a5a      	ldrb	r2, [r3, #9]
 80006d0:	687b      	ldr	r3, [r7, #4]
 80006d2:	889b      	ldrh	r3, [r3, #4]
 80006d4:	b2db      	uxtb	r3, r3
 80006d6:	4313      	orrs	r3, r2
 80006d8:	b2da      	uxtb	r2, r3
 80006da:	683b      	ldr	r3, [r7, #0]
 80006dc:	725a      	strb	r2, [r3, #9]
  cframe->Data[5] |= ((_m->BAT_afe_vBrick03 >> 8) & (0xFFU));
 80006de:	683b      	ldr	r3, [r7, #0]
 80006e0:	7a9a      	ldrb	r2, [r3, #10]
 80006e2:	687b      	ldr	r3, [r7, #4]
 80006e4:	889b      	ldrh	r3, [r3, #4]
 80006e6:	0a1b      	lsrs	r3, r3, #8
 80006e8:	b29b      	uxth	r3, r3
 80006ea:	b2db      	uxtb	r3, r3
 80006ec:	4313      	orrs	r3, r2
 80006ee:	b2da      	uxtb	r2, r3
 80006f0:	683b      	ldr	r3, [r7, #0]
 80006f2:	729a      	strb	r2, [r3, #10]
  cframe->Data[6] |= (_m->BAT_afe_vBrick04 & (0xFFU));
 80006f4:	683b      	ldr	r3, [r7, #0]
 80006f6:	7ada      	ldrb	r2, [r3, #11]
 80006f8:	687b      	ldr	r3, [r7, #4]
 80006fa:	88db      	ldrh	r3, [r3, #6]
 80006fc:	b2db      	uxtb	r3, r3
 80006fe:	4313      	orrs	r3, r2
 8000700:	b2da      	uxtb	r2, r3
 8000702:	683b      	ldr	r3, [r7, #0]
 8000704:	72da      	strb	r2, [r3, #11]
  cframe->Data[7] |= ((_m->BAT_afe_vBrick04 >> 8) & (0xFFU));
 8000706:	683b      	ldr	r3, [r7, #0]
 8000708:	7b1a      	ldrb	r2, [r3, #12]
 800070a:	687b      	ldr	r3, [r7, #4]
 800070c:	88db      	ldrh	r3, [r3, #6]
 800070e:	0a1b      	lsrs	r3, r3, #8
 8000710:	b29b      	uxth	r3, r3
 8000712:	b2db      	uxtb	r3, r3
 8000714:	4313      	orrs	r3, r2
 8000716:	b2da      	uxtb	r2, r3
 8000718:	683b      	ldr	r3, [r7, #0]
 800071a:	731a      	strb	r2, [r3, #12]

  cframe->MsgId = BAT_AFE_vBRICK_A_CANID;
 800071c:	683b      	ldr	r3, [r7, #0]
 800071e:	4a07      	ldr	r2, [pc, #28]	; (800073c <Pack_BAT_AFE_vBRICK_A_can_codegen+0xec>)
 8000720:	601a      	str	r2, [r3, #0]
  cframe->DLC = BAT_AFE_vBRICK_A_DLC;
 8000722:	683b      	ldr	r3, [r7, #0]
 8000724:	2208      	movs	r2, #8
 8000726:	711a      	strb	r2, [r3, #4]
  cframe->IDE = BAT_AFE_vBRICK_A_IDE;
 8000728:	683b      	ldr	r3, [r7, #0]
 800072a:	2201      	movs	r2, #1
 800072c:	735a      	strb	r2, [r3, #13]
  return BAT_AFE_vBRICK_A_CANID;
 800072e:	4b03      	ldr	r3, [pc, #12]	; (800073c <Pack_BAT_AFE_vBRICK_A_can_codegen+0xec>)
}
 8000730:	4618      	mov	r0, r3
 8000732:	3714      	adds	r7, #20
 8000734:	46bd      	mov	sp, r7
 8000736:	f85d 7b04 	ldr.w	r7, [sp], #4
 800073a:	4770      	bx	lr
 800073c:	001ff710 	.word	0x001ff710

08000740 <Pack_BAT_AFE_vBRICK_B_can_codegen>:
}

#ifdef CAN_CODEGEN_USE_CANSTRUCT

uint32_t Pack_BAT_AFE_vBRICK_B_can_codegen(BAT_AFE_vBRICK_B_t* _m, __CoderDbcCanFrame_t__* cframe)
{
 8000740:	b480      	push	{r7}
 8000742:	b085      	sub	sp, #20
 8000744:	af00      	add	r7, sp, #0
 8000746:	6078      	str	r0, [r7, #4]
 8000748:	6039      	str	r1, [r7, #0]
  uint8_t i; for (i = 0; (i < BAT_AFE_vBRICK_B_DLC) && (i < 8); cframe->Data[i++] = 0);
 800074a:	2300      	movs	r3, #0
 800074c:	73fb      	strb	r3, [r7, #15]
 800074e:	e007      	b.n	8000760 <Pack_BAT_AFE_vBRICK_B_can_codegen+0x20>
 8000750:	7bfb      	ldrb	r3, [r7, #15]
 8000752:	1c5a      	adds	r2, r3, #1
 8000754:	73fa      	strb	r2, [r7, #15]
 8000756:	461a      	mov	r2, r3
 8000758:	683b      	ldr	r3, [r7, #0]
 800075a:	4413      	add	r3, r2
 800075c:	2200      	movs	r2, #0
 800075e:	715a      	strb	r2, [r3, #5]
 8000760:	7bfb      	ldrb	r3, [r7, #15]
 8000762:	2b07      	cmp	r3, #7
 8000764:	d802      	bhi.n	800076c <Pack_BAT_AFE_vBRICK_B_can_codegen+0x2c>
 8000766:	7bfb      	ldrb	r3, [r7, #15]
 8000768:	2b07      	cmp	r3, #7
 800076a:	d9f1      	bls.n	8000750 <Pack_BAT_AFE_vBRICK_B_can_codegen+0x10>

  cframe->Data[0] |= (_m->BAT_afe_vBrick05 & (0xFFU));
 800076c:	683b      	ldr	r3, [r7, #0]
 800076e:	795a      	ldrb	r2, [r3, #5]
 8000770:	687b      	ldr	r3, [r7, #4]
 8000772:	881b      	ldrh	r3, [r3, #0]
 8000774:	b2db      	uxtb	r3, r3
 8000776:	4313      	orrs	r3, r2
 8000778:	b2da      	uxtb	r2, r3
 800077a:	683b      	ldr	r3, [r7, #0]
 800077c:	715a      	strb	r2, [r3, #5]
  cframe->Data[1] |= ((_m->BAT_afe_vBrick05 >> 8) & (0xFFU));
 800077e:	683b      	ldr	r3, [r7, #0]
 8000780:	799a      	ldrb	r2, [r3, #6]
 8000782:	687b      	ldr	r3, [r7, #4]
 8000784:	881b      	ldrh	r3, [r3, #0]
 8000786:	0a1b      	lsrs	r3, r3, #8
 8000788:	b29b      	uxth	r3, r3
 800078a:	b2db      	uxtb	r3, r3
 800078c:	4313      	orrs	r3, r2
 800078e:	b2da      	uxtb	r2, r3
 8000790:	683b      	ldr	r3, [r7, #0]
 8000792:	719a      	strb	r2, [r3, #6]
  cframe->Data[2] |= (_m->BAT_afe_vBrick06 & (0xFFU));
 8000794:	683b      	ldr	r3, [r7, #0]
 8000796:	79da      	ldrb	r2, [r3, #7]
 8000798:	687b      	ldr	r3, [r7, #4]
 800079a:	885b      	ldrh	r3, [r3, #2]
 800079c:	b2db      	uxtb	r3, r3
 800079e:	4313      	orrs	r3, r2
 80007a0:	b2da      	uxtb	r2, r3
 80007a2:	683b      	ldr	r3, [r7, #0]
 80007a4:	71da      	strb	r2, [r3, #7]
  cframe->Data[3] |= ((_m->BAT_afe_vBrick06 >> 8) & (0xFFU));
 80007a6:	683b      	ldr	r3, [r7, #0]
 80007a8:	7a1a      	ldrb	r2, [r3, #8]
 80007aa:	687b      	ldr	r3, [r7, #4]
 80007ac:	885b      	ldrh	r3, [r3, #2]
 80007ae:	0a1b      	lsrs	r3, r3, #8
 80007b0:	b29b      	uxth	r3, r3
 80007b2:	b2db      	uxtb	r3, r3
 80007b4:	4313      	orrs	r3, r2
 80007b6:	b2da      	uxtb	r2, r3
 80007b8:	683b      	ldr	r3, [r7, #0]
 80007ba:	721a      	strb	r2, [r3, #8]
  cframe->Data[4] |= (_m->BAT_afe_vBrick07 & (0xFFU));
 80007bc:	683b      	ldr	r3, [r7, #0]
 80007be:	7a5a      	ldrb	r2, [r3, #9]
 80007c0:	687b      	ldr	r3, [r7, #4]
 80007c2:	889b      	ldrh	r3, [r3, #4]
 80007c4:	b2db      	uxtb	r3, r3
 80007c6:	4313      	orrs	r3, r2
 80007c8:	b2da      	uxtb	r2, r3
 80007ca:	683b      	ldr	r3, [r7, #0]
 80007cc:	725a      	strb	r2, [r3, #9]
  cframe->Data[5] |= ((_m->BAT_afe_vBrick07 >> 8) & (0xFFU));
 80007ce:	683b      	ldr	r3, [r7, #0]
 80007d0:	7a9a      	ldrb	r2, [r3, #10]
 80007d2:	687b      	ldr	r3, [r7, #4]
 80007d4:	889b      	ldrh	r3, [r3, #4]
 80007d6:	0a1b      	lsrs	r3, r3, #8
 80007d8:	b29b      	uxth	r3, r3
 80007da:	b2db      	uxtb	r3, r3
 80007dc:	4313      	orrs	r3, r2
 80007de:	b2da      	uxtb	r2, r3
 80007e0:	683b      	ldr	r3, [r7, #0]
 80007e2:	729a      	strb	r2, [r3, #10]
  cframe->Data[6] |= (_m->BAT_afe_vBrick08 & (0xFFU));
 80007e4:	683b      	ldr	r3, [r7, #0]
 80007e6:	7ada      	ldrb	r2, [r3, #11]
 80007e8:	687b      	ldr	r3, [r7, #4]
 80007ea:	88db      	ldrh	r3, [r3, #6]
 80007ec:	b2db      	uxtb	r3, r3
 80007ee:	4313      	orrs	r3, r2
 80007f0:	b2da      	uxtb	r2, r3
 80007f2:	683b      	ldr	r3, [r7, #0]
 80007f4:	72da      	strb	r2, [r3, #11]
  cframe->Data[7] |= ((_m->BAT_afe_vBrick08 >> 8) & (0xFFU));
 80007f6:	683b      	ldr	r3, [r7, #0]
 80007f8:	7b1a      	ldrb	r2, [r3, #12]
 80007fa:	687b      	ldr	r3, [r7, #4]
 80007fc:	88db      	ldrh	r3, [r3, #6]
 80007fe:	0a1b      	lsrs	r3, r3, #8
 8000800:	b29b      	uxth	r3, r3
 8000802:	b2db      	uxtb	r3, r3
 8000804:	4313      	orrs	r3, r2
 8000806:	b2da      	uxtb	r2, r3
 8000808:	683b      	ldr	r3, [r7, #0]
 800080a:	731a      	strb	r2, [r3, #12]

  cframe->MsgId = BAT_AFE_vBRICK_B_CANID;
 800080c:	683b      	ldr	r3, [r7, #0]
 800080e:	4a07      	ldr	r2, [pc, #28]	; (800082c <Pack_BAT_AFE_vBRICK_B_can_codegen+0xec>)
 8000810:	601a      	str	r2, [r3, #0]
  cframe->DLC = BAT_AFE_vBRICK_B_DLC;
 8000812:	683b      	ldr	r3, [r7, #0]
 8000814:	2208      	movs	r2, #8
 8000816:	711a      	strb	r2, [r3, #4]
  cframe->IDE = BAT_AFE_vBRICK_B_IDE;
 8000818:	683b      	ldr	r3, [r7, #0]
 800081a:	2201      	movs	r2, #1
 800081c:	735a      	strb	r2, [r3, #13]
  return BAT_AFE_vBRICK_B_CANID;
 800081e:	4b03      	ldr	r3, [pc, #12]	; (800082c <Pack_BAT_AFE_vBRICK_B_can_codegen+0xec>)
}
 8000820:	4618      	mov	r0, r3
 8000822:	3714      	adds	r7, #20
 8000824:	46bd      	mov	sp, r7
 8000826:	f85d 7b04 	ldr.w	r7, [sp], #4
 800082a:	4770      	bx	lr
 800082c:	001ff711 	.word	0x001ff711

08000830 <Pack_BAT_AFE_vBRICK_C_can_codegen>:
}

#ifdef CAN_CODEGEN_USE_CANSTRUCT

uint32_t Pack_BAT_AFE_vBRICK_C_can_codegen(BAT_AFE_vBRICK_C_t* _m, __CoderDbcCanFrame_t__* cframe)
{
 8000830:	b480      	push	{r7}
 8000832:	b085      	sub	sp, #20
 8000834:	af00      	add	r7, sp, #0
 8000836:	6078      	str	r0, [r7, #4]
 8000838:	6039      	str	r1, [r7, #0]
  uint8_t i; for (i = 0; (i < BAT_AFE_vBRICK_C_DLC) && (i < 8); cframe->Data[i++] = 0);
 800083a:	2300      	movs	r3, #0
 800083c:	73fb      	strb	r3, [r7, #15]
 800083e:	e007      	b.n	8000850 <Pack_BAT_AFE_vBRICK_C_can_codegen+0x20>
 8000840:	7bfb      	ldrb	r3, [r7, #15]
 8000842:	1c5a      	adds	r2, r3, #1
 8000844:	73fa      	strb	r2, [r7, #15]
 8000846:	461a      	mov	r2, r3
 8000848:	683b      	ldr	r3, [r7, #0]
 800084a:	4413      	add	r3, r2
 800084c:	2200      	movs	r2, #0
 800084e:	715a      	strb	r2, [r3, #5]
 8000850:	7bfb      	ldrb	r3, [r7, #15]
 8000852:	2b07      	cmp	r3, #7
 8000854:	d802      	bhi.n	800085c <Pack_BAT_AFE_vBRICK_C_can_codegen+0x2c>
 8000856:	7bfb      	ldrb	r3, [r7, #15]
 8000858:	2b07      	cmp	r3, #7
 800085a:	d9f1      	bls.n	8000840 <Pack_BAT_AFE_vBRICK_C_can_codegen+0x10>

  cframe->Data[0] |= (_m->BAT_afe_vBrick09 & (0xFFU));
 800085c:	683b      	ldr	r3, [r7, #0]
 800085e:	795a      	ldrb	r2, [r3, #5]
 8000860:	687b      	ldr	r3, [r7, #4]
 8000862:	881b      	ldrh	r3, [r3, #0]
 8000864:	b2db      	uxtb	r3, r3
 8000866:	4313      	orrs	r3, r2
 8000868:	b2da      	uxtb	r2, r3
 800086a:	683b      	ldr	r3, [r7, #0]
 800086c:	715a      	strb	r2, [r3, #5]
  cframe->Data[1] |= ((_m->BAT_afe_vBrick09 >> 8) & (0xFFU));
 800086e:	683b      	ldr	r3, [r7, #0]
 8000870:	799a      	ldrb	r2, [r3, #6]
 8000872:	687b      	ldr	r3, [r7, #4]
 8000874:	881b      	ldrh	r3, [r3, #0]
 8000876:	0a1b      	lsrs	r3, r3, #8
 8000878:	b29b      	uxth	r3, r3
 800087a:	b2db      	uxtb	r3, r3
 800087c:	4313      	orrs	r3, r2
 800087e:	b2da      	uxtb	r2, r3
 8000880:	683b      	ldr	r3, [r7, #0]
 8000882:	719a      	strb	r2, [r3, #6]
  cframe->Data[2] |= (_m->BAT_afe_vBrick10 & (0xFFU));
 8000884:	683b      	ldr	r3, [r7, #0]
 8000886:	79da      	ldrb	r2, [r3, #7]
 8000888:	687b      	ldr	r3, [r7, #4]
 800088a:	885b      	ldrh	r3, [r3, #2]
 800088c:	b2db      	uxtb	r3, r3
 800088e:	4313      	orrs	r3, r2
 8000890:	b2da      	uxtb	r2, r3
 8000892:	683b      	ldr	r3, [r7, #0]
 8000894:	71da      	strb	r2, [r3, #7]
  cframe->Data[3] |= ((_m->BAT_afe_vBrick10 >> 8) & (0xFFU));
 8000896:	683b      	ldr	r3, [r7, #0]
 8000898:	7a1a      	ldrb	r2, [r3, #8]
 800089a:	687b      	ldr	r3, [r7, #4]
 800089c:	885b      	ldrh	r3, [r3, #2]
 800089e:	0a1b      	lsrs	r3, r3, #8
 80008a0:	b29b      	uxth	r3, r3
 80008a2:	b2db      	uxtb	r3, r3
 80008a4:	4313      	orrs	r3, r2
 80008a6:	b2da      	uxtb	r2, r3
 80008a8:	683b      	ldr	r3, [r7, #0]
 80008aa:	721a      	strb	r2, [r3, #8]
  cframe->Data[4] |= (_m->BAT_afe_vBrick11 & (0xFFU));
 80008ac:	683b      	ldr	r3, [r7, #0]
 80008ae:	7a5a      	ldrb	r2, [r3, #9]
 80008b0:	687b      	ldr	r3, [r7, #4]
 80008b2:	889b      	ldrh	r3, [r3, #4]
 80008b4:	b2db      	uxtb	r3, r3
 80008b6:	4313      	orrs	r3, r2
 80008b8:	b2da      	uxtb	r2, r3
 80008ba:	683b      	ldr	r3, [r7, #0]
 80008bc:	725a      	strb	r2, [r3, #9]
  cframe->Data[5] |= ((_m->BAT_afe_vBrick11 >> 8) & (0xFFU));
 80008be:	683b      	ldr	r3, [r7, #0]
 80008c0:	7a9a      	ldrb	r2, [r3, #10]
 80008c2:	687b      	ldr	r3, [r7, #4]
 80008c4:	889b      	ldrh	r3, [r3, #4]
 80008c6:	0a1b      	lsrs	r3, r3, #8
 80008c8:	b29b      	uxth	r3, r3
 80008ca:	b2db      	uxtb	r3, r3
 80008cc:	4313      	orrs	r3, r2
 80008ce:	b2da      	uxtb	r2, r3
 80008d0:	683b      	ldr	r3, [r7, #0]
 80008d2:	729a      	strb	r2, [r3, #10]
  cframe->Data[6] |= (_m->BAT_afe_vBrick12 & (0xFFU));
 80008d4:	683b      	ldr	r3, [r7, #0]
 80008d6:	7ada      	ldrb	r2, [r3, #11]
 80008d8:	687b      	ldr	r3, [r7, #4]
 80008da:	88db      	ldrh	r3, [r3, #6]
 80008dc:	b2db      	uxtb	r3, r3
 80008de:	4313      	orrs	r3, r2
 80008e0:	b2da      	uxtb	r2, r3
 80008e2:	683b      	ldr	r3, [r7, #0]
 80008e4:	72da      	strb	r2, [r3, #11]
  cframe->Data[7] |= ((_m->BAT_afe_vBrick12 >> 8) & (0xFFU));
 80008e6:	683b      	ldr	r3, [r7, #0]
 80008e8:	7b1a      	ldrb	r2, [r3, #12]
 80008ea:	687b      	ldr	r3, [r7, #4]
 80008ec:	88db      	ldrh	r3, [r3, #6]
 80008ee:	0a1b      	lsrs	r3, r3, #8
 80008f0:	b29b      	uxth	r3, r3
 80008f2:	b2db      	uxtb	r3, r3
 80008f4:	4313      	orrs	r3, r2
 80008f6:	b2da      	uxtb	r2, r3
 80008f8:	683b      	ldr	r3, [r7, #0]
 80008fa:	731a      	strb	r2, [r3, #12]

  cframe->MsgId = BAT_AFE_vBRICK_C_CANID;
 80008fc:	683b      	ldr	r3, [r7, #0]
 80008fe:	4a07      	ldr	r2, [pc, #28]	; (800091c <Pack_BAT_AFE_vBRICK_C_can_codegen+0xec>)
 8000900:	601a      	str	r2, [r3, #0]
  cframe->DLC = BAT_AFE_vBRICK_C_DLC;
 8000902:	683b      	ldr	r3, [r7, #0]
 8000904:	2208      	movs	r2, #8
 8000906:	711a      	strb	r2, [r3, #4]
  cframe->IDE = BAT_AFE_vBRICK_C_IDE;
 8000908:	683b      	ldr	r3, [r7, #0]
 800090a:	2201      	movs	r2, #1
 800090c:	735a      	strb	r2, [r3, #13]
  return BAT_AFE_vBRICK_C_CANID;
 800090e:	4b03      	ldr	r3, [pc, #12]	; (800091c <Pack_BAT_AFE_vBRICK_C_can_codegen+0xec>)
}
 8000910:	4618      	mov	r0, r3
 8000912:	3714      	adds	r7, #20
 8000914:	46bd      	mov	sp, r7
 8000916:	f85d 7b04 	ldr.w	r7, [sp], #4
 800091a:	4770      	bx	lr
 800091c:	001ff712 	.word	0x001ff712

08000920 <Pack_BAT_AFE_vBRICK_D_can_codegen>:
}

#ifdef CAN_CODEGEN_USE_CANSTRUCT

uint32_t Pack_BAT_AFE_vBRICK_D_can_codegen(BAT_AFE_vBRICK_D_t* _m, __CoderDbcCanFrame_t__* cframe)
{
 8000920:	b480      	push	{r7}
 8000922:	b085      	sub	sp, #20
 8000924:	af00      	add	r7, sp, #0
 8000926:	6078      	str	r0, [r7, #4]
 8000928:	6039      	str	r1, [r7, #0]
  uint8_t i; for (i = 0; (i < BAT_AFE_vBRICK_D_DLC) && (i < 8); cframe->Data[i++] = 0);
 800092a:	2300      	movs	r3, #0
 800092c:	73fb      	strb	r3, [r7, #15]
 800092e:	e007      	b.n	8000940 <Pack_BAT_AFE_vBRICK_D_can_codegen+0x20>
 8000930:	7bfb      	ldrb	r3, [r7, #15]
 8000932:	1c5a      	adds	r2, r3, #1
 8000934:	73fa      	strb	r2, [r7, #15]
 8000936:	461a      	mov	r2, r3
 8000938:	683b      	ldr	r3, [r7, #0]
 800093a:	4413      	add	r3, r2
 800093c:	2200      	movs	r2, #0
 800093e:	715a      	strb	r2, [r3, #5]
 8000940:	7bfb      	ldrb	r3, [r7, #15]
 8000942:	2b03      	cmp	r3, #3
 8000944:	d802      	bhi.n	800094c <Pack_BAT_AFE_vBRICK_D_can_codegen+0x2c>
 8000946:	7bfb      	ldrb	r3, [r7, #15]
 8000948:	2b07      	cmp	r3, #7
 800094a:	d9f1      	bls.n	8000930 <Pack_BAT_AFE_vBRICK_D_can_codegen+0x10>

  cframe->Data[0] |= (_m->BAT_afe_vBrick13 & (0xFFU));
 800094c:	683b      	ldr	r3, [r7, #0]
 800094e:	795a      	ldrb	r2, [r3, #5]
 8000950:	687b      	ldr	r3, [r7, #4]
 8000952:	881b      	ldrh	r3, [r3, #0]
 8000954:	b2db      	uxtb	r3, r3
 8000956:	4313      	orrs	r3, r2
 8000958:	b2da      	uxtb	r2, r3
 800095a:	683b      	ldr	r3, [r7, #0]
 800095c:	715a      	strb	r2, [r3, #5]
  cframe->Data[1] |= ((_m->BAT_afe_vBrick13 >> 8) & (0xFFU));
 800095e:	683b      	ldr	r3, [r7, #0]
 8000960:	799a      	ldrb	r2, [r3, #6]
 8000962:	687b      	ldr	r3, [r7, #4]
 8000964:	881b      	ldrh	r3, [r3, #0]
 8000966:	0a1b      	lsrs	r3, r3, #8
 8000968:	b29b      	uxth	r3, r3
 800096a:	b2db      	uxtb	r3, r3
 800096c:	4313      	orrs	r3, r2
 800096e:	b2da      	uxtb	r2, r3
 8000970:	683b      	ldr	r3, [r7, #0]
 8000972:	719a      	strb	r2, [r3, #6]
  cframe->Data[2] |= (_m->BAT_afe_vBrick14 & (0xFFU));
 8000974:	683b      	ldr	r3, [r7, #0]
 8000976:	79da      	ldrb	r2, [r3, #7]
 8000978:	687b      	ldr	r3, [r7, #4]
 800097a:	885b      	ldrh	r3, [r3, #2]
 800097c:	b2db      	uxtb	r3, r3
 800097e:	4313      	orrs	r3, r2
 8000980:	b2da      	uxtb	r2, r3
 8000982:	683b      	ldr	r3, [r7, #0]
 8000984:	71da      	strb	r2, [r3, #7]
  cframe->Data[3] |= ((_m->BAT_afe_vBrick14 >> 8) & (0xFFU));
 8000986:	683b      	ldr	r3, [r7, #0]
 8000988:	7a1a      	ldrb	r2, [r3, #8]
 800098a:	687b      	ldr	r3, [r7, #4]
 800098c:	885b      	ldrh	r3, [r3, #2]
 800098e:	0a1b      	lsrs	r3, r3, #8
 8000990:	b29b      	uxth	r3, r3
 8000992:	b2db      	uxtb	r3, r3
 8000994:	4313      	orrs	r3, r2
 8000996:	b2da      	uxtb	r2, r3
 8000998:	683b      	ldr	r3, [r7, #0]
 800099a:	721a      	strb	r2, [r3, #8]

  cframe->MsgId = BAT_AFE_vBRICK_D_CANID;
 800099c:	683b      	ldr	r3, [r7, #0]
 800099e:	4a07      	ldr	r2, [pc, #28]	; (80009bc <Pack_BAT_AFE_vBRICK_D_can_codegen+0x9c>)
 80009a0:	601a      	str	r2, [r3, #0]
  cframe->DLC = BAT_AFE_vBRICK_D_DLC;
 80009a2:	683b      	ldr	r3, [r7, #0]
 80009a4:	2204      	movs	r2, #4
 80009a6:	711a      	strb	r2, [r3, #4]
  cframe->IDE = BAT_AFE_vBRICK_D_IDE;
 80009a8:	683b      	ldr	r3, [r7, #0]
 80009aa:	2201      	movs	r2, #1
 80009ac:	735a      	strb	r2, [r3, #13]
  return BAT_AFE_vBRICK_D_CANID;
 80009ae:	4b03      	ldr	r3, [pc, #12]	; (80009bc <Pack_BAT_AFE_vBRICK_D_can_codegen+0x9c>)
}
 80009b0:	4618      	mov	r0, r3
 80009b2:	3714      	adds	r7, #20
 80009b4:	46bd      	mov	sp, r7
 80009b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009ba:	4770      	bx	lr
 80009bc:	001ff713 	.word	0x001ff713

080009c0 <Pack_BAT_GAUGE_OvrVIEW_can_codegen>:
}

#ifdef CAN_CODEGEN_USE_CANSTRUCT

uint32_t Pack_BAT_GAUGE_OvrVIEW_can_codegen(BAT_GAUGE_OvrVIEW_t* _m, __CoderDbcCanFrame_t__* cframe)
{
 80009c0:	b480      	push	{r7}
 80009c2:	b085      	sub	sp, #20
 80009c4:	af00      	add	r7, sp, #0
 80009c6:	6078      	str	r0, [r7, #4]
 80009c8:	6039      	str	r1, [r7, #0]
  uint8_t i; for (i = 0; (i < BAT_GAUGE_OvrVIEW_DLC) && (i < 8); cframe->Data[i++] = 0);
 80009ca:	2300      	movs	r3, #0
 80009cc:	73fb      	strb	r3, [r7, #15]
 80009ce:	e007      	b.n	80009e0 <Pack_BAT_GAUGE_OvrVIEW_can_codegen+0x20>
 80009d0:	7bfb      	ldrb	r3, [r7, #15]
 80009d2:	1c5a      	adds	r2, r3, #1
 80009d4:	73fa      	strb	r2, [r7, #15]
 80009d6:	461a      	mov	r2, r3
 80009d8:	683b      	ldr	r3, [r7, #0]
 80009da:	4413      	add	r3, r2
 80009dc:	2200      	movs	r2, #0
 80009de:	715a      	strb	r2, [r3, #5]
 80009e0:	7bfb      	ldrb	r3, [r7, #15]
 80009e2:	2b03      	cmp	r3, #3
 80009e4:	d802      	bhi.n	80009ec <Pack_BAT_GAUGE_OvrVIEW_can_codegen+0x2c>
 80009e6:	7bfb      	ldrb	r3, [r7, #15]
 80009e8:	2b07      	cmp	r3, #7
 80009ea:	d9f1      	bls.n	80009d0 <Pack_BAT_GAUGE_OvrVIEW_can_codegen+0x10>

  cframe->Data[0] |= (_m->BAT_gauge_SoC & (0xFFU));
 80009ec:	683b      	ldr	r3, [r7, #0]
 80009ee:	795a      	ldrb	r2, [r3, #5]
 80009f0:	687b      	ldr	r3, [r7, #4]
 80009f2:	781b      	ldrb	r3, [r3, #0]
 80009f4:	4313      	orrs	r3, r2
 80009f6:	b2da      	uxtb	r2, r3
 80009f8:	683b      	ldr	r3, [r7, #0]
 80009fa:	715a      	strb	r2, [r3, #5]
  cframe->Data[1] |= (_m->BAT_gauge_SoH & (0xFFU));
 80009fc:	683b      	ldr	r3, [r7, #0]
 80009fe:	799a      	ldrb	r2, [r3, #6]
 8000a00:	687b      	ldr	r3, [r7, #4]
 8000a02:	785b      	ldrb	r3, [r3, #1]
 8000a04:	4313      	orrs	r3, r2
 8000a06:	b2da      	uxtb	r2, r3
 8000a08:	683b      	ldr	r3, [r7, #0]
 8000a0a:	719a      	strb	r2, [r3, #6]
  cframe->Data[2] |= (_m->BAT_gauge_cycleCount & (0xFFU));
 8000a0c:	683b      	ldr	r3, [r7, #0]
 8000a0e:	79da      	ldrb	r2, [r3, #7]
 8000a10:	687b      	ldr	r3, [r7, #4]
 8000a12:	885b      	ldrh	r3, [r3, #2]
 8000a14:	b2db      	uxtb	r3, r3
 8000a16:	4313      	orrs	r3, r2
 8000a18:	b2da      	uxtb	r2, r3
 8000a1a:	683b      	ldr	r3, [r7, #0]
 8000a1c:	71da      	strb	r2, [r3, #7]
  cframe->Data[3] |= ((_m->BAT_gauge_cycleCount >> 8) & (0xFFU));
 8000a1e:	683b      	ldr	r3, [r7, #0]
 8000a20:	7a1a      	ldrb	r2, [r3, #8]
 8000a22:	687b      	ldr	r3, [r7, #4]
 8000a24:	885b      	ldrh	r3, [r3, #2]
 8000a26:	0a1b      	lsrs	r3, r3, #8
 8000a28:	b29b      	uxth	r3, r3
 8000a2a:	b2db      	uxtb	r3, r3
 8000a2c:	4313      	orrs	r3, r2
 8000a2e:	b2da      	uxtb	r2, r3
 8000a30:	683b      	ldr	r3, [r7, #0]
 8000a32:	721a      	strb	r2, [r3, #8]

  cframe->MsgId = BAT_GAUGE_OvrVIEW_CANID;
 8000a34:	683b      	ldr	r3, [r7, #0]
 8000a36:	4a07      	ldr	r2, [pc, #28]	; (8000a54 <Pack_BAT_GAUGE_OvrVIEW_can_codegen+0x94>)
 8000a38:	601a      	str	r2, [r3, #0]
  cframe->DLC = BAT_GAUGE_OvrVIEW_DLC;
 8000a3a:	683b      	ldr	r3, [r7, #0]
 8000a3c:	2204      	movs	r2, #4
 8000a3e:	711a      	strb	r2, [r3, #4]
  cframe->IDE = BAT_GAUGE_OvrVIEW_IDE;
 8000a40:	683b      	ldr	r3, [r7, #0]
 8000a42:	2201      	movs	r2, #1
 8000a44:	735a      	strb	r2, [r3, #13]
  return BAT_GAUGE_OvrVIEW_CANID;
 8000a46:	4b03      	ldr	r3, [pc, #12]	; (8000a54 <Pack_BAT_GAUGE_OvrVIEW_can_codegen+0x94>)
}
 8000a48:	4618      	mov	r0, r3
 8000a4a:	3714      	adds	r7, #20
 8000a4c:	46bd      	mov	sp, r7
 8000a4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a52:	4770      	bx	lr
 8000a54:	001ff810 	.word	0x001ff810

08000a58 <Pack_BAT_GAUGE_ViT_can_codegen>:
}

#ifdef CAN_CODEGEN_USE_CANSTRUCT

uint32_t Pack_BAT_GAUGE_ViT_can_codegen(BAT_GAUGE_ViT_t* _m, __CoderDbcCanFrame_t__* cframe)
{
 8000a58:	b480      	push	{r7}
 8000a5a:	b085      	sub	sp, #20
 8000a5c:	af00      	add	r7, sp, #0
 8000a5e:	6078      	str	r0, [r7, #4]
 8000a60:	6039      	str	r1, [r7, #0]
  uint8_t i; for (i = 0; (i < BAT_GAUGE_ViT_DLC) && (i < 8); cframe->Data[i++] = 0);
 8000a62:	2300      	movs	r3, #0
 8000a64:	73fb      	strb	r3, [r7, #15]
 8000a66:	e007      	b.n	8000a78 <Pack_BAT_GAUGE_ViT_can_codegen+0x20>
 8000a68:	7bfb      	ldrb	r3, [r7, #15]
 8000a6a:	1c5a      	adds	r2, r3, #1
 8000a6c:	73fa      	strb	r2, [r7, #15]
 8000a6e:	461a      	mov	r2, r3
 8000a70:	683b      	ldr	r3, [r7, #0]
 8000a72:	4413      	add	r3, r2
 8000a74:	2200      	movs	r2, #0
 8000a76:	715a      	strb	r2, [r3, #5]
 8000a78:	7bfb      	ldrb	r3, [r7, #15]
 8000a7a:	2b05      	cmp	r3, #5
 8000a7c:	d802      	bhi.n	8000a84 <Pack_BAT_GAUGE_ViT_can_codegen+0x2c>
 8000a7e:	7bfb      	ldrb	r3, [r7, #15]
 8000a80:	2b07      	cmp	r3, #7
 8000a82:	d9f1      	bls.n	8000a68 <Pack_BAT_GAUGE_ViT_can_codegen+0x10>

  cframe->Data[0] |= (_m->BAT_gauge_vPack & (0xFFU));
 8000a84:	683b      	ldr	r3, [r7, #0]
 8000a86:	795a      	ldrb	r2, [r3, #5]
 8000a88:	687b      	ldr	r3, [r7, #4]
 8000a8a:	881b      	ldrh	r3, [r3, #0]
 8000a8c:	b2db      	uxtb	r3, r3
 8000a8e:	4313      	orrs	r3, r2
 8000a90:	b2da      	uxtb	r2, r3
 8000a92:	683b      	ldr	r3, [r7, #0]
 8000a94:	715a      	strb	r2, [r3, #5]
  cframe->Data[1] |= ((_m->BAT_gauge_vPack >> 8) & (0xFFU));
 8000a96:	683b      	ldr	r3, [r7, #0]
 8000a98:	799a      	ldrb	r2, [r3, #6]
 8000a9a:	687b      	ldr	r3, [r7, #4]
 8000a9c:	881b      	ldrh	r3, [r3, #0]
 8000a9e:	0a1b      	lsrs	r3, r3, #8
 8000aa0:	b29b      	uxth	r3, r3
 8000aa2:	b2db      	uxtb	r3, r3
 8000aa4:	4313      	orrs	r3, r2
 8000aa6:	b2da      	uxtb	r2, r3
 8000aa8:	683b      	ldr	r3, [r7, #0]
 8000aaa:	719a      	strb	r2, [r3, #6]
  cframe->Data[2] |= (_m->BAT_gauge_iPack & (0xFFU));
 8000aac:	683b      	ldr	r3, [r7, #0]
 8000aae:	79da      	ldrb	r2, [r3, #7]
 8000ab0:	687b      	ldr	r3, [r7, #4]
 8000ab2:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8000ab6:	b2db      	uxtb	r3, r3
 8000ab8:	4313      	orrs	r3, r2
 8000aba:	b2da      	uxtb	r2, r3
 8000abc:	683b      	ldr	r3, [r7, #0]
 8000abe:	71da      	strb	r2, [r3, #7]
  cframe->Data[3] |= ((_m->BAT_gauge_iPack >> 8) & (0xFFU));
 8000ac0:	683b      	ldr	r3, [r7, #0]
 8000ac2:	7a1a      	ldrb	r2, [r3, #8]
 8000ac4:	687b      	ldr	r3, [r7, #4]
 8000ac6:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8000aca:	121b      	asrs	r3, r3, #8
 8000acc:	b21b      	sxth	r3, r3
 8000ace:	b2db      	uxtb	r3, r3
 8000ad0:	4313      	orrs	r3, r2
 8000ad2:	b2da      	uxtb	r2, r3
 8000ad4:	683b      	ldr	r3, [r7, #0]
 8000ad6:	721a      	strb	r2, [r3, #8]
  cframe->Data[4] |= (_m->BAT_gauge_tPack & (0xFFU));
 8000ad8:	683b      	ldr	r3, [r7, #0]
 8000ada:	7a5a      	ldrb	r2, [r3, #9]
 8000adc:	687b      	ldr	r3, [r7, #4]
 8000ade:	889b      	ldrh	r3, [r3, #4]
 8000ae0:	b2db      	uxtb	r3, r3
 8000ae2:	4313      	orrs	r3, r2
 8000ae4:	b2da      	uxtb	r2, r3
 8000ae6:	683b      	ldr	r3, [r7, #0]
 8000ae8:	725a      	strb	r2, [r3, #9]
  cframe->Data[5] |= ((_m->BAT_gauge_tPack >> 8) & (0xFFU));
 8000aea:	683b      	ldr	r3, [r7, #0]
 8000aec:	7a9a      	ldrb	r2, [r3, #10]
 8000aee:	687b      	ldr	r3, [r7, #4]
 8000af0:	889b      	ldrh	r3, [r3, #4]
 8000af2:	0a1b      	lsrs	r3, r3, #8
 8000af4:	b29b      	uxth	r3, r3
 8000af6:	b2db      	uxtb	r3, r3
 8000af8:	4313      	orrs	r3, r2
 8000afa:	b2da      	uxtb	r2, r3
 8000afc:	683b      	ldr	r3, [r7, #0]
 8000afe:	729a      	strb	r2, [r3, #10]

  cframe->MsgId = BAT_GAUGE_ViT_CANID;
 8000b00:	683b      	ldr	r3, [r7, #0]
 8000b02:	4a07      	ldr	r2, [pc, #28]	; (8000b20 <Pack_BAT_GAUGE_ViT_can_codegen+0xc8>)
 8000b04:	601a      	str	r2, [r3, #0]
  cframe->DLC = BAT_GAUGE_ViT_DLC;
 8000b06:	683b      	ldr	r3, [r7, #0]
 8000b08:	2206      	movs	r2, #6
 8000b0a:	711a      	strb	r2, [r3, #4]
  cframe->IDE = BAT_GAUGE_ViT_IDE;
 8000b0c:	683b      	ldr	r3, [r7, #0]
 8000b0e:	2201      	movs	r2, #1
 8000b10:	735a      	strb	r2, [r3, #13]
  return BAT_GAUGE_ViT_CANID;
 8000b12:	4b03      	ldr	r3, [pc, #12]	; (8000b20 <Pack_BAT_GAUGE_ViT_can_codegen+0xc8>)
}
 8000b14:	4618      	mov	r0, r3
 8000b16:	3714      	adds	r7, #20
 8000b18:	46bd      	mov	sp, r7
 8000b1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b1e:	4770      	bx	lr
 8000b20:	001ff820 	.word	0x001ff820

08000b24 <bq76952_init>:
extern int16_t bq76952_TS3config(void);
//------------------------------------------------------------------------------
// Static Functions definition

int16_t bq76952_init(void)
{
 8000b24:	b580      	push	{r7, lr}
 8000b26:	b082      	sub	sp, #8
 8000b28:	af00      	add	r7, sp, #0
  int16_t ret_val = SYS_ERR;
 8000b2a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000b2e:	80fb      	strh	r3, [r7, #6]
  do
  {
    TsBmsPower_cfg_t.power_cfg_reg = PowerConfig;
 8000b30:	4b1b      	ldr	r3, [pc, #108]	; (8000ba0 <bq76952_init+0x7c>)
 8000b32:	f249 2234 	movw	r2, #37428	; 0x9234
 8000b36:	805a      	strh	r2, [r3, #2]
    TsBmsPower_cfg_t.reg_val = 0x2D80;
 8000b38:	4b19      	ldr	r3, [pc, #100]	; (8000ba0 <bq76952_init+0x7c>)
 8000b3a:	f44f 5236 	mov.w	r2, #11648	; 0x2d80
 8000b3e:	80da      	strh	r2, [r3, #6]
    TsBmsPower_cfg_t.len = 4;
 8000b40:	4b17      	ldr	r3, [pc, #92]	; (8000ba0 <bq76952_init+0x7c>)
 8000b42:	2204      	movs	r2, #4
 8000b44:	701a      	strb	r2, [r3, #0]
    AFE_RAMwrite.vCellModecmd = 0x03C3;           //0x03C3 for 6S | 0x0303 for 4S
 8000b46:	4b17      	ldr	r3, [pc, #92]	; (8000ba4 <bq76952_init+0x80>)
 8000b48:	f240 32c3 	movw	r2, #963	; 0x3c3
 8000b4c:	801a      	strh	r2, [r3, #0]
    AFE_RAMwrite.FETs_CONTROL = 0x0;
 8000b4e:	4b15      	ldr	r3, [pc, #84]	; (8000ba4 <bq76952_init+0x80>)
 8000b50:	2200      	movs	r2, #0
 8000b52:	805a      	strh	r2, [r3, #2]
    AFE_RAMwrite.enabledProtectionsA = 0xBC;
 8000b54:	4b13      	ldr	r3, [pc, #76]	; (8000ba4 <bq76952_init+0x80>)
 8000b56:	22bc      	movs	r2, #188	; 0xbc
 8000b58:	809a      	strh	r2, [r3, #4]
    AFE_RAMwrite.enabledProtectionsB = 0xF7;      //(Also sets OTC, OTD and OTF as 1)
 8000b5a:	4b12      	ldr	r3, [pc, #72]	; (8000ba4 <bq76952_init+0x80>)
 8000b5c:	22f7      	movs	r2, #247	; 0xf7
 8000b5e:	80da      	strh	r2, [r3, #6]
    AFE_RAMwrite.prechargeStartVoltage = 0x0A8C;  //2700mV
 8000b60:	4b10      	ldr	r3, [pc, #64]	; (8000ba4 <bq76952_init+0x80>)
 8000b62:	f640 228c 	movw	r2, #2700	; 0xa8c
 8000b66:	811a      	strh	r2, [r3, #8]
    AFE_RAMwrite.prechargeStopVoltage = 0x0AF0;   //2800mV
 8000b68:	4b0e      	ldr	r3, [pc, #56]	; (8000ba4 <bq76952_init+0x80>)
 8000b6a:	f44f 622f 	mov.w	r2, #2800	; 0xaf0
 8000b6e:	815a      	strh	r2, [r3, #10]
    AFE_RAMwrite.TS3config = 0x07;                //Default for TS3: 0X07 | Default for TS1: 0x07
 8000b70:	4b0c      	ldr	r3, [pc, #48]	; (8000ba4 <bq76952_init+0x80>)
 8000b72:	2207      	movs	r2, #7
 8000b74:	819a      	strh	r2, [r3, #12]

    bq76952_vCellMode();
 8000b76:	f000 f99b 	bl	8000eb0 <bq76952_vCellMode>
    bq76952_FETs_Control();
 8000b7a:	f000 f969 	bl	8000e50 <bq76952_FETs_Control>
    bq76952_TS3config();
 8000b7e:	f000 f9c9 	bl	8000f14 <bq76952_TS3config>

        //bq76952_get_device_number(&device_number);
        //RESET #Resets the Bq769x2 Registers
        bq76952_AFE_reset();
 8000b82:	f000 f927 	bl	8000dd4 <bq76952_AFE_reset>

        // Enter config update mode
        bq76952_set_config_update();
 8000b86:	f000 f94e 	bl	8000e26 <bq76952_set_config_update>

        // TODO: Check if CFGUPDATE bit is SET

        //
        // Leave Reg1 and Reg2 mode in present state when entering deep-sleep state
        bq76952_set_powercfg(&TsBmsPower_cfg_t);
 8000b8a:	4805      	ldr	r0, [pc, #20]	; (8000ba0 <bq76952_init+0x7c>)
 8000b8c:	f000 f939 	bl	8000e02 <bq76952_set_powercfg>
    //OCCThreshold --> 0x05				#Rsense is 1mohm. Unit is 2mV, so 10mV means a threshold of 10A
    //OCD1Threshold --> 0x0A			#Rsense is 1mohm. Unit is 2mV, so 20mV means a threshold of 20A
    //SCDThreshold --> 0x02				#40mV across 1mohm, i.e, 40A. Refer to TRM page 168
    //SCDDelay --> 0x03					#30us. Enabled with a delay of (value - 1) * 15 us; min value of 1
    //SCDLLatchLimit --> 0x01			#Only with load removal. Refer to TRM page 170
    ret_val = SYS_OK;
 8000b90:	2300      	movs	r3, #0
 8000b92:	80fb      	strh	r3, [r7, #6]
  } while(false);

  return ret_val;
 8000b94:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
}
 8000b98:	4618      	mov	r0, r3
 8000b9a:	3708      	adds	r7, #8
 8000b9c:	46bd      	mov	sp, r7
 8000b9e:	bd80      	pop	{r7, pc}
 8000ba0:	200000d0 	.word	0x200000d0
 8000ba4:	200000d8 	.word	0x200000d8

08000ba8 <bq76952_FETs_SleepDisable>:

//------------------------------------------------------------------------------
// FET CONTROL COMMANDS
static int16_t bq76952_FETs_SleepDisable(void)
{
 8000ba8:	b580      	push	{r7, lr}
 8000baa:	b082      	sub	sp, #8
 8000bac:	af00      	add	r7, sp, #0
  // Puts the FETs in performance mode
  int16_t ret_val = SYS_ERR;
 8000bae:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000bb2:	80fb      	strh	r3, [r7, #6]
  do
  {
    if(SYS_OK != bq76952_write_sub_cmd(SUB_CMD_REG_LSB_ADDR, SLEEP_DISABLE))
 8000bb4:	219a      	movs	r1, #154	; 0x9a
 8000bb6:	203e      	movs	r0, #62	; 0x3e
 8000bb8:	f000 fad8 	bl	800116c <bq76952_write_sub_cmd>
 8000bbc:	4603      	mov	r3, r0
 8000bbe:	2b00      	cmp	r3, #0
 8000bc0:	d102      	bne.n	8000bc8 <bq76952_FETs_SleepDisable+0x20>
    {
      break;
    }
    ret_val = SYS_OK;
 8000bc2:	2300      	movs	r3, #0
 8000bc4:	80fb      	strh	r3, [r7, #6]
 8000bc6:	e000      	b.n	8000bca <bq76952_FETs_SleepDisable+0x22>
      break;
 8000bc8:	bf00      	nop
  } while(false);
  return ret_val;
 8000bca:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
}
 8000bce:	4618      	mov	r0, r3
 8000bd0:	3708      	adds	r7, #8
 8000bd2:	46bd      	mov	sp, r7
 8000bd4:	bd80      	pop	{r7, pc}

08000bd6 <bq76952_FETs_enable>:
static int16_t bq76952_FETs_enable(void)
{
 8000bd6:	b580      	push	{r7, lr}
 8000bd8:	b082      	sub	sp, #8
 8000bda:	af00      	add	r7, sp, #0
  // Enables all the FETs to be controlled
  int16_t ret_val = SYS_ERR;
 8000bdc:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000be0:	80fb      	strh	r3, [r7, #6]
  do
  {
    if(SYS_OK != bq76952_write_sub_cmd(SUB_CMD_REG_LSB_ADDR, FET_ENABLE))
 8000be2:	2122      	movs	r1, #34	; 0x22
 8000be4:	203e      	movs	r0, #62	; 0x3e
 8000be6:	f000 fac1 	bl	800116c <bq76952_write_sub_cmd>
 8000bea:	4603      	mov	r3, r0
 8000bec:	2b00      	cmp	r3, #0
 8000bee:	d102      	bne.n	8000bf6 <bq76952_FETs_enable+0x20>
    {
      break;
    }
    ret_val = SYS_OK;
 8000bf0:	2300      	movs	r3, #0
 8000bf2:	80fb      	strh	r3, [r7, #6]
 8000bf4:	e000      	b.n	8000bf8 <bq76952_FETs_enable+0x22>
      break;
 8000bf6:	bf00      	nop
  } while(false);
  return ret_val;
 8000bf8:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
}
 8000bfc:	4618      	mov	r0, r3
 8000bfe:	3708      	adds	r7, #8
 8000c00:	46bd      	mov	sp, r7
 8000c02:	bd80      	pop	{r7, pc}

08000c04 <bq76952_allFETs_on>:
static int16_t bq76952_allFETs_on(void)
{
 8000c04:	b580      	push	{r7, lr}
 8000c06:	b082      	sub	sp, #8
 8000c08:	af00      	add	r7, sp, #0
  // Switches on all the FETs
  int16_t ret_val = SYS_ERR;
 8000c0a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000c0e:	80fb      	strh	r3, [r7, #6]
  do
  {
    if(SYS_OK != bq76952_write_sub_cmd(SUB_CMD_REG_LSB_ADDR, ALL_FETS_ON))
 8000c10:	2196      	movs	r1, #150	; 0x96
 8000c12:	203e      	movs	r0, #62	; 0x3e
 8000c14:	f000 faaa 	bl	800116c <bq76952_write_sub_cmd>
 8000c18:	4603      	mov	r3, r0
 8000c1a:	2b00      	cmp	r3, #0
 8000c1c:	d102      	bne.n	8000c24 <bq76952_allFETs_on+0x20>
    {
      break;
    }
    ret_val = SYS_OK;
 8000c1e:	2300      	movs	r3, #0
 8000c20:	80fb      	strh	r3, [r7, #6]
 8000c22:	e000      	b.n	8000c26 <bq76952_allFETs_on+0x22>
      break;
 8000c24:	bf00      	nop
  } while(false);
  return ret_val;
 8000c26:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
}
 8000c2a:	4618      	mov	r0, r3
 8000c2c:	3708      	adds	r7, #8
 8000c2e:	46bd      	mov	sp, r7
 8000c30:	bd80      	pop	{r7, pc}

08000c32 <bq76952_allFETs_off>:
static int16_t bq76952_allFETs_off(void)
{
 8000c32:	b580      	push	{r7, lr}
 8000c34:	b082      	sub	sp, #8
 8000c36:	af00      	add	r7, sp, #0
  // Switches off all the FETs
  int16_t ret_val = SYS_ERR;
 8000c38:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000c3c:	80fb      	strh	r3, [r7, #6]
  do
  {
    if(SYS_OK != bq76952_write_sub_cmd(SUB_CMD_REG_LSB_ADDR, ALL_FETS_OFF))
 8000c3e:	2195      	movs	r1, #149	; 0x95
 8000c40:	203e      	movs	r0, #62	; 0x3e
 8000c42:	f000 fa93 	bl	800116c <bq76952_write_sub_cmd>
 8000c46:	4603      	mov	r3, r0
 8000c48:	2b00      	cmp	r3, #0
 8000c4a:	d102      	bne.n	8000c52 <bq76952_allFETs_off+0x20>
    {
      break;
    }
    ret_val = SYS_OK;
 8000c4c:	2300      	movs	r3, #0
 8000c4e:	80fb      	strh	r3, [r7, #6]
 8000c50:	e000      	b.n	8000c54 <bq76952_allFETs_off+0x22>
      break;
 8000c52:	bf00      	nop
  } while(false);
  return ret_val;
 8000c54:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
}
 8000c58:	4618      	mov	r0, r3
 8000c5a:	3708      	adds	r7, #8
 8000c5c:	46bd      	mov	sp, r7
 8000c5e:	bd80      	pop	{r7, pc}

08000c60 <bq76952_dischargeOFF>:
static int16_t bq76952_dischargeOFF(void)
{
 8000c60:	b580      	push	{r7, lr}
 8000c62:	b082      	sub	sp, #8
 8000c64:	af00      	add	r7, sp, #0
  //Disable DSG and PDSG FET drivers
  int16_t ret_val = SYS_ERR;
 8000c66:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000c6a:	80fb      	strh	r3, [r7, #6]
  do
  {
    if(SYS_OK != bq76952_write_sub_cmd(SUB_CMD_REG_LSB_ADDR, DSG_PDSG_OFF))
 8000c6c:	2193      	movs	r1, #147	; 0x93
 8000c6e:	203e      	movs	r0, #62	; 0x3e
 8000c70:	f000 fa7c 	bl	800116c <bq76952_write_sub_cmd>
 8000c74:	4603      	mov	r3, r0
 8000c76:	2b00      	cmp	r3, #0
 8000c78:	d102      	bne.n	8000c80 <bq76952_dischargeOFF+0x20>
    {
      break;
    }
    ret_val = SYS_OK;
 8000c7a:	2300      	movs	r3, #0
 8000c7c:	80fb      	strh	r3, [r7, #6]
 8000c7e:	e000      	b.n	8000c82 <bq76952_dischargeOFF+0x22>
      break;
 8000c80:	bf00      	nop
  } while(false);
  return ret_val;
 8000c82:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
}
 8000c86:	4618      	mov	r0, r3
 8000c88:	3708      	adds	r7, #8
 8000c8a:	46bd      	mov	sp, r7
 8000c8c:	bd80      	pop	{r7, pc}

08000c8e <bq76952_chargeOFF>:
static int16_t bq76952_chargeOFF(void)
{
 8000c8e:	b580      	push	{r7, lr}
 8000c90:	b082      	sub	sp, #8
 8000c92:	af00      	add	r7, sp, #0
  //Disable CHG and PCHG FET drivers
  int16_t ret_val = SYS_ERR;
 8000c94:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000c98:	80fb      	strh	r3, [r7, #6]
  do
  {
    if(SYS_OK != bq76952_write_sub_cmd(SUB_CMD_REG_LSB_ADDR, CHG_PCHG_OFF))
 8000c9a:	2194      	movs	r1, #148	; 0x94
 8000c9c:	203e      	movs	r0, #62	; 0x3e
 8000c9e:	f000 fa65 	bl	800116c <bq76952_write_sub_cmd>
 8000ca2:	4603      	mov	r3, r0
 8000ca4:	2b00      	cmp	r3, #0
 8000ca6:	d102      	bne.n	8000cae <bq76952_chargeOFF+0x20>
    {
      break;
    }
    ret_val = SYS_OK;
 8000ca8:	2300      	movs	r3, #0
 8000caa:	80fb      	strh	r3, [r7, #6]
 8000cac:	e000      	b.n	8000cb0 <bq76952_chargeOFF+0x22>
      break;
 8000cae:	bf00      	nop
  } while(false);
  return ret_val;
 8000cb0:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
}
 8000cb4:	4618      	mov	r0, r3
 8000cb6:	3708      	adds	r7, #8
 8000cb8:	46bd      	mov	sp, r7
 8000cba:	bd80      	pop	{r7, pc}

08000cbc <bq76952_FETs_ON>:


extern int16_t bq76952_FETs_ON(void)
{
 8000cbc:	b580      	push	{r7, lr}
 8000cbe:	b082      	sub	sp, #8
 8000cc0:	af00      	add	r7, sp, #0
  //To switch on the FETs whenever required
  int8_t ret_val = SYS_OK;
 8000cc2:	2300      	movs	r3, #0
 8000cc4:	71fb      	strb	r3, [r7, #7]
  do
  {
    if(SYS_OK!= bq76952_FETs_enable())
 8000cc6:	f7ff ff86 	bl	8000bd6 <bq76952_FETs_enable>
 8000cca:	4603      	mov	r3, r0
 8000ccc:	2b00      	cmp	r3, #0
 8000cce:	d112      	bne.n	8000cf6 <bq76952_FETs_ON+0x3a>
    {
      break;
    }
    HAL_Delay(50);
 8000cd0:	2032      	movs	r0, #50	; 0x32
 8000cd2:	f002 f8fd 	bl	8002ed0 <HAL_Delay>
    if(SYS_OK!= bq76952_FETs_SleepDisable())
 8000cd6:	f7ff ff67 	bl	8000ba8 <bq76952_FETs_SleepDisable>
 8000cda:	4603      	mov	r3, r0
 8000cdc:	2b00      	cmp	r3, #0
 8000cde:	d10c      	bne.n	8000cfa <bq76952_FETs_ON+0x3e>
    {
      break;
    }
    HAL_Delay(50);
 8000ce0:	2032      	movs	r0, #50	; 0x32
 8000ce2:	f002 f8f5 	bl	8002ed0 <HAL_Delay>
    if(SYS_OK!= bq76952_allFETs_on())
 8000ce6:	f7ff ff8d 	bl	8000c04 <bq76952_allFETs_on>
 8000cea:	4603      	mov	r3, r0
 8000cec:	2b00      	cmp	r3, #0
 8000cee:	d106      	bne.n	8000cfe <bq76952_FETs_ON+0x42>
    {
      break;
    }
    ret_val = SYS_OK;
 8000cf0:	2300      	movs	r3, #0
 8000cf2:	71fb      	strb	r3, [r7, #7]
 8000cf4:	e004      	b.n	8000d00 <bq76952_FETs_ON+0x44>
      break;
 8000cf6:	bf00      	nop
 8000cf8:	e002      	b.n	8000d00 <bq76952_FETs_ON+0x44>
      break;
 8000cfa:	bf00      	nop
 8000cfc:	e000      	b.n	8000d00 <bq76952_FETs_ON+0x44>
      break;
 8000cfe:	bf00      	nop
  }while(false);
  return ret_val;
 8000d00:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d04:	b21b      	sxth	r3, r3
}
 8000d06:	4618      	mov	r0, r3
 8000d08:	3708      	adds	r7, #8
 8000d0a:	46bd      	mov	sp, r7
 8000d0c:	bd80      	pop	{r7, pc}

08000d0e <bq76952_FETs_OFF>:
extern int16_t bq76952_FETs_OFF(void)
{
 8000d0e:	b580      	push	{r7, lr}
 8000d10:	b082      	sub	sp, #8
 8000d12:	af00      	add	r7, sp, #0
  //To switch off the FETs whenever required
  int8_t ret_val = SYS_OK;
 8000d14:	2300      	movs	r3, #0
 8000d16:	71fb      	strb	r3, [r7, #7]
  do
  {
    if(SYS_OK!= bq76952_FETs_enable())
 8000d18:	f7ff ff5d 	bl	8000bd6 <bq76952_FETs_enable>
 8000d1c:	4603      	mov	r3, r0
 8000d1e:	2b00      	cmp	r3, #0
 8000d20:	d10a      	bne.n	8000d38 <bq76952_FETs_OFF+0x2a>
    {
      break;
    }
    HAL_Delay(50);
 8000d22:	2032      	movs	r0, #50	; 0x32
 8000d24:	f002 f8d4 	bl	8002ed0 <HAL_Delay>
    if(SYS_OK!= bq76952_allFETs_off())
 8000d28:	f7ff ff83 	bl	8000c32 <bq76952_allFETs_off>
 8000d2c:	4603      	mov	r3, r0
 8000d2e:	2b00      	cmp	r3, #0
 8000d30:	d104      	bne.n	8000d3c <bq76952_FETs_OFF+0x2e>
    {
      break;
    }
    ret_val = SYS_OK;
 8000d32:	2300      	movs	r3, #0
 8000d34:	71fb      	strb	r3, [r7, #7]
 8000d36:	e002      	b.n	8000d3e <bq76952_FETs_OFF+0x30>
      break;
 8000d38:	bf00      	nop
 8000d3a:	e000      	b.n	8000d3e <bq76952_FETs_OFF+0x30>
      break;
 8000d3c:	bf00      	nop
  }while(false);
  return ret_val;
 8000d3e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d42:	b21b      	sxth	r3, r3
}
 8000d44:	4618      	mov	r0, r3
 8000d46:	3708      	adds	r7, #8
 8000d48:	46bd      	mov	sp, r7
 8000d4a:	bd80      	pop	{r7, pc}

08000d4c <bq76952_Charge>:

extern int16_t bq76952_Charge(void)
{
 8000d4c:	b580      	push	{r7, lr}
 8000d4e:	b082      	sub	sp, #8
 8000d50:	af00      	add	r7, sp, #0
  //Takes the BMS to Charging mode
  uint8_t ret_val = SYS_ERR;
 8000d52:	23ff      	movs	r3, #255	; 0xff
 8000d54:	71fb      	strb	r3, [r7, #7]
  do
  {
    if(SYS_OK!= bq76952_FETs_enable())
 8000d56:	f7ff ff3e 	bl	8000bd6 <bq76952_FETs_enable>
 8000d5a:	4603      	mov	r3, r0
 8000d5c:	2b00      	cmp	r3, #0
 8000d5e:	d10c      	bne.n	8000d7a <bq76952_Charge+0x2e>
    {
      break;
    }
    if(SYS_OK!= bq76952_allFETs_on())
 8000d60:	f7ff ff50 	bl	8000c04 <bq76952_allFETs_on>
 8000d64:	4603      	mov	r3, r0
 8000d66:	2b00      	cmp	r3, #0
 8000d68:	d109      	bne.n	8000d7e <bq76952_Charge+0x32>
    {
      break;
    }
    if(SYS_OK!= bq76952_dischargeOFF())
 8000d6a:	f7ff ff79 	bl	8000c60 <bq76952_dischargeOFF>
 8000d6e:	4603      	mov	r3, r0
 8000d70:	2b00      	cmp	r3, #0
 8000d72:	d106      	bne.n	8000d82 <bq76952_Charge+0x36>
    {
      break;
    }
    ret_val = SYS_OK;
 8000d74:	2300      	movs	r3, #0
 8000d76:	71fb      	strb	r3, [r7, #7]
 8000d78:	e004      	b.n	8000d84 <bq76952_Charge+0x38>
      break;
 8000d7a:	bf00      	nop
 8000d7c:	e002      	b.n	8000d84 <bq76952_Charge+0x38>
      break;
 8000d7e:	bf00      	nop
 8000d80:	e000      	b.n	8000d84 <bq76952_Charge+0x38>
      break;
 8000d82:	bf00      	nop
  }while(false);
  return ret_val;
 8000d84:	79fb      	ldrb	r3, [r7, #7]
 8000d86:	b21b      	sxth	r3, r3
}
 8000d88:	4618      	mov	r0, r3
 8000d8a:	3708      	adds	r7, #8
 8000d8c:	46bd      	mov	sp, r7
 8000d8e:	bd80      	pop	{r7, pc}

08000d90 <bq76952_Discharge>:
extern int16_t bq76952_Discharge(void)
{
 8000d90:	b580      	push	{r7, lr}
 8000d92:	b082      	sub	sp, #8
 8000d94:	af00      	add	r7, sp, #0
  //Takes the BMS to Discharging mode
  uint8_t ret_val = SYS_ERR;
 8000d96:	23ff      	movs	r3, #255	; 0xff
 8000d98:	71fb      	strb	r3, [r7, #7]
  do
  {
    if(SYS_OK!= bq76952_FETs_enable())
 8000d9a:	f7ff ff1c 	bl	8000bd6 <bq76952_FETs_enable>
 8000d9e:	4603      	mov	r3, r0
 8000da0:	2b00      	cmp	r3, #0
 8000da2:	d10c      	bne.n	8000dbe <bq76952_Discharge+0x2e>
    {
      break;
    }
    if(SYS_OK!= bq76952_allFETs_on())
 8000da4:	f7ff ff2e 	bl	8000c04 <bq76952_allFETs_on>
 8000da8:	4603      	mov	r3, r0
 8000daa:	2b00      	cmp	r3, #0
 8000dac:	d109      	bne.n	8000dc2 <bq76952_Discharge+0x32>
    {
      break;
    }
    if(SYS_OK!= bq76952_chargeOFF())
 8000dae:	f7ff ff6e 	bl	8000c8e <bq76952_chargeOFF>
 8000db2:	4603      	mov	r3, r0
 8000db4:	2b00      	cmp	r3, #0
 8000db6:	d106      	bne.n	8000dc6 <bq76952_Discharge+0x36>
    {
      break;
    }
    ret_val = SYS_OK;
 8000db8:	2300      	movs	r3, #0
 8000dba:	71fb      	strb	r3, [r7, #7]
 8000dbc:	e004      	b.n	8000dc8 <bq76952_Discharge+0x38>
      break;
 8000dbe:	bf00      	nop
 8000dc0:	e002      	b.n	8000dc8 <bq76952_Discharge+0x38>
      break;
 8000dc2:	bf00      	nop
 8000dc4:	e000      	b.n	8000dc8 <bq76952_Discharge+0x38>
      break;
 8000dc6:	bf00      	nop
  }while(false);
  return ret_val;
 8000dc8:	79fb      	ldrb	r3, [r7, #7]
 8000dca:	b21b      	sxth	r3, r3
}
 8000dcc:	4618      	mov	r0, r3
 8000dce:	3708      	adds	r7, #8
 8000dd0:	46bd      	mov	sp, r7
 8000dd2:	bd80      	pop	{r7, pc}

08000dd4 <bq76952_AFE_reset>:
  HAL_Delay(100);
}
//------------------------------------------------------------------------------------------------------------
//AFE Functions
extern int16_t bq76952_AFE_reset(void)
{
 8000dd4:	b580      	push	{r7, lr}
 8000dd6:	b082      	sub	sp, #8
 8000dd8:	af00      	add	r7, sp, #0
  // Resets all the registers of the AFE
  int16_t ret_val = SYS_ERR;
 8000dda:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000dde:	80fb      	strh	r3, [r7, #6]
  do
  {
    if(SYS_OK != bq76952_write_sub_cmd(SUB_CMD_REG_LSB_ADDR, RESET))
 8000de0:	2112      	movs	r1, #18
 8000de2:	203e      	movs	r0, #62	; 0x3e
 8000de4:	f000 f9c2 	bl	800116c <bq76952_write_sub_cmd>
 8000de8:	4603      	mov	r3, r0
 8000dea:	2b00      	cmp	r3, #0
 8000dec:	d102      	bne.n	8000df4 <bq76952_AFE_reset+0x20>
    {
      break;
    }
    ret_val = SYS_OK;
 8000dee:	2300      	movs	r3, #0
 8000df0:	80fb      	strh	r3, [r7, #6]
 8000df2:	e000      	b.n	8000df6 <bq76952_AFE_reset+0x22>
      break;
 8000df4:	bf00      	nop
  } while(false);
  return ret_val;
 8000df6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
}
 8000dfa:	4618      	mov	r0, r3
 8000dfc:	3708      	adds	r7, #8
 8000dfe:	46bd      	mov	sp, r7
 8000e00:	bd80      	pop	{r7, pc}

08000e02 <bq76952_set_powercfg>:

static int16_t bq76952_set_powercfg(TsBmsPower_cfg *pTsBmsPower_cfg_t)
{
 8000e02:	b480      	push	{r7}
 8000e04:	b085      	sub	sp, #20
 8000e06:	af00      	add	r7, sp, #0
 8000e08:	6078      	str	r0, [r7, #4]
    //PowerConfig --> 0x2D80   #DPSLP_LDO bit -> 1

    int16_t ret_val = SYS_ERR;
 8000e0a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000e0e:	81fb      	strh	r3, [r7, #14]
    do
    {
        //if(SYS_OK != bq76952_write_to_register(SUB_CMD_REG_LSB_ADDR, pTsBmsPower_cfg_t->buffer, pTsBmsPower_cfg_t->len))
        {
            break;
 8000e10:	bf00      	nop
        }
    } while (false);
    ret_val = SYS_OK;
 8000e12:	2300      	movs	r3, #0
 8000e14:	81fb      	strh	r3, [r7, #14]
    return ret_val;
 8000e16:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
}
 8000e1a:	4618      	mov	r0, r3
 8000e1c:	3714      	adds	r7, #20
 8000e1e:	46bd      	mov	sp, r7
 8000e20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e24:	4770      	bx	lr

08000e26 <bq76952_set_config_update>:
  ret_val = SYS_OK;
  return ret_val;
}

static int16_t bq76952_set_config_update(void)
{
 8000e26:	b580      	push	{r7, lr}
 8000e28:	b082      	sub	sp, #8
 8000e2a:	af00      	add	r7, sp, #0
    int16_t ret_val = SYS_ERR;
 8000e2c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000e30:	80fb      	strh	r3, [r7, #6]
    do
    {
        if (SYS_OK != bq76952_write_sub_cmd(SUB_CMD_REG_LSB_ADDR, SET_CFGUPDATE))
 8000e32:	2190      	movs	r1, #144	; 0x90
 8000e34:	203e      	movs	r0, #62	; 0x3e
 8000e36:	f000 f999 	bl	800116c <bq76952_write_sub_cmd>
 8000e3a:	4603      	mov	r3, r0
 8000e3c:	2b00      	cmp	r3, #0
        {
            break;
        }
    } while (false);
    ret_val = SYS_OK;
 8000e3e:	2300      	movs	r3, #0
 8000e40:	80fb      	strh	r3, [r7, #6]
    return ret_val;
 8000e42:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
}
 8000e46:	4618      	mov	r0, r3
 8000e48:	3708      	adds	r7, #8
 8000e4a:	46bd      	mov	sp, r7
 8000e4c:	bd80      	pop	{r7, pc}
	...

08000e50 <bq76952_FETs_Control>:
  return ret_val;
}

/*------------------RAM Register Commands-----------------------------*/
extern int16_t bq76952_FETs_Control(void)
{
 8000e50:	b580      	push	{r7, lr}
 8000e52:	b082      	sub	sp, #8
 8000e54:	af00      	add	r7, sp, #0
  //To control the FETs with MCU only
  uint16_t data=0;
 8000e56:	2300      	movs	r3, #0
 8000e58:	80bb      	strh	r3, [r7, #4]
  int16_t ret_val = SYS_ERR;
 8000e5a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000e5e:	80fb      	strh	r3, [r7, #6]
  do
  {
    if(SYS_OK != bq76952_write_RAM_register(FET_CONTROL, AFE_RAMwrite.FETs_CONTROL, 1))
 8000e60:	4b12      	ldr	r3, [pc, #72]	; (8000eac <bq76952_FETs_Control+0x5c>)
 8000e62:	885b      	ldrh	r3, [r3, #2]
 8000e64:	2201      	movs	r2, #1
 8000e66:	4619      	mov	r1, r3
 8000e68:	2097      	movs	r0, #151	; 0x97
 8000e6a:	f000 f885 	bl	8000f78 <bq76952_write_RAM_register>
 8000e6e:	4603      	mov	r3, r0
 8000e70:	2b00      	cmp	r3, #0
 8000e72:	d10f      	bne.n	8000e94 <bq76952_FETs_Control+0x44>
    {
      break;
    }
    if(SYS_OK != bq76952_read_RAM_register(FET_CONTROL, &data))
 8000e74:	1d3b      	adds	r3, r7, #4
 8000e76:	4619      	mov	r1, r3
 8000e78:	2097      	movs	r0, #151	; 0x97
 8000e7a:	f000 f8ef 	bl	800105c <bq76952_read_RAM_register>
 8000e7e:	4603      	mov	r3, r0
 8000e80:	2b00      	cmp	r3, #0
 8000e82:	d109      	bne.n	8000e98 <bq76952_FETs_Control+0x48>
    {
      break;
    }
    if(data!= AFE_RAMwrite.FETs_CONTROL)
 8000e84:	4b09      	ldr	r3, [pc, #36]	; (8000eac <bq76952_FETs_Control+0x5c>)
 8000e86:	885a      	ldrh	r2, [r3, #2]
 8000e88:	88bb      	ldrh	r3, [r7, #4]
 8000e8a:	429a      	cmp	r2, r3
 8000e8c:	d106      	bne.n	8000e9c <bq76952_FETs_Control+0x4c>
    {
      break;
    }
    ret_val = SYS_OK;
 8000e8e:	2300      	movs	r3, #0
 8000e90:	80fb      	strh	r3, [r7, #6]
 8000e92:	e004      	b.n	8000e9e <bq76952_FETs_Control+0x4e>
      break;
 8000e94:	bf00      	nop
 8000e96:	e002      	b.n	8000e9e <bq76952_FETs_Control+0x4e>
      break;
 8000e98:	bf00      	nop
 8000e9a:	e000      	b.n	8000e9e <bq76952_FETs_Control+0x4e>
      break;
 8000e9c:	bf00      	nop
  } while(false);

  return ret_val;
 8000e9e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
}
 8000ea2:	4618      	mov	r0, r3
 8000ea4:	3708      	adds	r7, #8
 8000ea6:	46bd      	mov	sp, r7
 8000ea8:	bd80      	pop	{r7, pc}
 8000eaa:	bf00      	nop
 8000eac:	200000d8 	.word	0x200000d8

08000eb0 <bq76952_vCellMode>:
extern int16_t bq76952_vCellMode (void)
{
 8000eb0:	b580      	push	{r7, lr}
 8000eb2:	b082      	sub	sp, #8
 8000eb4:	af00      	add	r7, sp, #0
  int16_t ret_val = SYS_ERR;
 8000eb6:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000eba:	80fb      	strh	r3, [r7, #6]
  uint16_t data=0;
 8000ebc:	2300      	movs	r3, #0
 8000ebe:	80bb      	strh	r3, [r7, #4]
  do
  {
    if(SYS_OK!= bq76952_write_RAM_register(VCellMode, AFE_RAMwrite.vCellModecmd, 2))
 8000ec0:	4b13      	ldr	r3, [pc, #76]	; (8000f10 <bq76952_vCellMode+0x60>)
 8000ec2:	881b      	ldrh	r3, [r3, #0]
 8000ec4:	2202      	movs	r2, #2
 8000ec6:	4619      	mov	r1, r3
 8000ec8:	f249 3004 	movw	r0, #37636	; 0x9304
 8000ecc:	f000 f854 	bl	8000f78 <bq76952_write_RAM_register>
 8000ed0:	4603      	mov	r3, r0
 8000ed2:	2b00      	cmp	r3, #0
 8000ed4:	d110      	bne.n	8000ef8 <bq76952_vCellMode+0x48>
    {
      break;
    }
    if(SYS_OK!= bq76952_read_RAM_register(VCellMode, &data))
 8000ed6:	1d3b      	adds	r3, r7, #4
 8000ed8:	4619      	mov	r1, r3
 8000eda:	f249 3004 	movw	r0, #37636	; 0x9304
 8000ede:	f000 f8bd 	bl	800105c <bq76952_read_RAM_register>
 8000ee2:	4603      	mov	r3, r0
 8000ee4:	2b00      	cmp	r3, #0
 8000ee6:	d109      	bne.n	8000efc <bq76952_vCellMode+0x4c>
    {
      break;
    }
    if(data!= AFE_RAMwrite.vCellModecmd)
 8000ee8:	4b09      	ldr	r3, [pc, #36]	; (8000f10 <bq76952_vCellMode+0x60>)
 8000eea:	881a      	ldrh	r2, [r3, #0]
 8000eec:	88bb      	ldrh	r3, [r7, #4]
 8000eee:	429a      	cmp	r2, r3
 8000ef0:	d106      	bne.n	8000f00 <bq76952_vCellMode+0x50>
    {
      break;
    }
      ret_val = SYS_OK;
 8000ef2:	2300      	movs	r3, #0
 8000ef4:	80fb      	strh	r3, [r7, #6]
 8000ef6:	e004      	b.n	8000f02 <bq76952_vCellMode+0x52>
      break;
 8000ef8:	bf00      	nop
 8000efa:	e002      	b.n	8000f02 <bq76952_vCellMode+0x52>
      break;
 8000efc:	bf00      	nop
 8000efe:	e000      	b.n	8000f02 <bq76952_vCellMode+0x52>
      break;
 8000f00:	bf00      	nop
  }while(false);
  return ret_val;
 8000f02:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
}
 8000f06:	4618      	mov	r0, r3
 8000f08:	3708      	adds	r7, #8
 8000f0a:	46bd      	mov	sp, r7
 8000f0c:	bd80      	pop	{r7, pc}
 8000f0e:	bf00      	nop
 8000f10:	200000d8 	.word	0x200000d8

08000f14 <bq76952_TS3config>:
    ret_val = SYS_OK;
  }while(false);
  return ret_val;
}
extern int16_t bq76952_TS3config(void)
{
 8000f14:	b580      	push	{r7, lr}
 8000f16:	b082      	sub	sp, #8
 8000f18:	af00      	add	r7, sp, #0
  int16_t ret_val = SYS_ERR;
 8000f1a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000f1e:	80fb      	strh	r3, [r7, #6]
  uint16_t data=0;
 8000f20:	2300      	movs	r3, #0
 8000f22:	80bb      	strh	r3, [r7, #4]
  do
  {
    if(SYS_OK!= bq76952_write_RAM_register(PrechargeStopVoltage, AFE_RAMwrite.TS3config, 1))
 8000f24:	4b13      	ldr	r3, [pc, #76]	; (8000f74 <bq76952_TS3config+0x60>)
 8000f26:	899b      	ldrh	r3, [r3, #12]
 8000f28:	2201      	movs	r2, #1
 8000f2a:	4619      	mov	r1, r3
 8000f2c:	f249 300c 	movw	r0, #37644	; 0x930c
 8000f30:	f000 f822 	bl	8000f78 <bq76952_write_RAM_register>
 8000f34:	4603      	mov	r3, r0
 8000f36:	2b00      	cmp	r3, #0
 8000f38:	d110      	bne.n	8000f5c <bq76952_TS3config+0x48>
    {
      break;
    }
    if(SYS_OK!= bq76952_read_RAM_register(PrechargeStopVoltage, &data))
 8000f3a:	1d3b      	adds	r3, r7, #4
 8000f3c:	4619      	mov	r1, r3
 8000f3e:	f249 300c 	movw	r0, #37644	; 0x930c
 8000f42:	f000 f88b 	bl	800105c <bq76952_read_RAM_register>
 8000f46:	4603      	mov	r3, r0
 8000f48:	2b00      	cmp	r3, #0
 8000f4a:	d109      	bne.n	8000f60 <bq76952_TS3config+0x4c>
    {
      break;
    }
    if(data!= AFE_RAMwrite.TS3config)
 8000f4c:	4b09      	ldr	r3, [pc, #36]	; (8000f74 <bq76952_TS3config+0x60>)
 8000f4e:	899a      	ldrh	r2, [r3, #12]
 8000f50:	88bb      	ldrh	r3, [r7, #4]
 8000f52:	429a      	cmp	r2, r3
 8000f54:	d106      	bne.n	8000f64 <bq76952_TS3config+0x50>
    {
      break;
    }ret_val = SYS_OK;
 8000f56:	2300      	movs	r3, #0
 8000f58:	80fb      	strh	r3, [r7, #6]
 8000f5a:	e004      	b.n	8000f66 <bq76952_TS3config+0x52>
      break;
 8000f5c:	bf00      	nop
 8000f5e:	e002      	b.n	8000f66 <bq76952_TS3config+0x52>
      break;
 8000f60:	bf00      	nop
 8000f62:	e000      	b.n	8000f66 <bq76952_TS3config+0x52>
      break;
 8000f64:	bf00      	nop
  }while(false);
  return ret_val;
 8000f66:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
}
 8000f6a:	4618      	mov	r0, r3
 8000f6c:	3708      	adds	r7, #8
 8000f6e:	46bd      	mov	sp, r7
 8000f70:	bd80      	pop	{r7, pc}
 8000f72:	bf00      	nop
 8000f74:	200000d8 	.word	0x200000d8

08000f78 <bq76952_write_RAM_register>:
static int16_t bq76952_write_RAM_register (uint16_t reg_address, uint16_t cmd, uint8_t datalen)
{
 8000f78:	b580      	push	{r7, lr}
 8000f7a:	b086      	sub	sp, #24
 8000f7c:	af00      	add	r7, sp, #0
 8000f7e:	4603      	mov	r3, r0
 8000f80:	80fb      	strh	r3, [r7, #6]
 8000f82:	460b      	mov	r3, r1
 8000f84:	80bb      	strh	r3, [r7, #4]
 8000f86:	4613      	mov	r3, r2
 8000f88:	70fb      	strb	r3, [r7, #3]
  //Writes to RAM Register
  uint16_t TX_Buffer;
  uint16_t ret_val = SYS_ERR;
 8000f8a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000f8e:	82bb      	strh	r3, [r7, #20]
  uint8_t TX_Buff[2] = {0x00, 0x00};
 8000f90:	2300      	movs	r3, #0
 8000f92:	823b      	strh	r3, [r7, #16]
  uint8_t TX_RegData[4] = {0x00, 0x00, 0x00, 0x00};
 8000f94:	2300      	movs	r3, #0
 8000f96:	60fb      	str	r3, [r7, #12]
  TX_RegData[0] = reg_address & 0xff;
 8000f98:	88fb      	ldrh	r3, [r7, #6]
 8000f9a:	b2db      	uxtb	r3, r3
 8000f9c:	733b      	strb	r3, [r7, #12]
  TX_RegData[1] = (reg_address >> 8) & 0xff;
 8000f9e:	88fb      	ldrh	r3, [r7, #6]
 8000fa0:	0a1b      	lsrs	r3, r3, #8
 8000fa2:	b29b      	uxth	r3, r3
 8000fa4:	b2db      	uxtb	r3, r3
 8000fa6:	737b      	strb	r3, [r7, #13]
  TX_RegData[2] = cmd & 0xff; //1st byte of data
 8000fa8:	88bb      	ldrh	r3, [r7, #4]
 8000faa:	b2db      	uxtb	r3, r3
 8000fac:	73bb      	strb	r3, [r7, #14]
  TX_RegData[3] = (cmd>>8) & 0xff;
 8000fae:	88bb      	ldrh	r3, [r7, #4]
 8000fb0:	0a1b      	lsrs	r3, r3, #8
 8000fb2:	b29b      	uxth	r3, r3
 8000fb4:	b2db      	uxtb	r3, r3
 8000fb6:	73fb      	strb	r3, [r7, #15]
  switch(datalen)
 8000fb8:	78fb      	ldrb	r3, [r7, #3]
 8000fba:	2b01      	cmp	r3, #1
 8000fbc:	d002      	beq.n	8000fc4 <bq76952_write_RAM_register+0x4c>
 8000fbe:	2b02      	cmp	r3, #2
 8000fc0:	d013      	beq.n	8000fea <bq76952_write_RAM_register+0x72>
 8000fc2:	e025      	b.n	8001010 <bq76952_write_RAM_register+0x98>
  {
    case 1://1 byte datalength
      TX_Buff[0] = Checksum(TX_RegData, 3);
 8000fc4:	f107 030c 	add.w	r3, r7, #12
 8000fc8:	2103      	movs	r1, #3
 8000fca:	4618      	mov	r0, r3
 8000fcc:	f000 f86c 	bl	80010a8 <Checksum>
 8000fd0:	4603      	mov	r3, r0
 8000fd2:	743b      	strb	r3, [r7, #16]
      TX_Buff[1] = 0x05; //combined length of register address and data
 8000fd4:	2305      	movs	r3, #5
 8000fd6:	747b      	strb	r3, [r7, #17]
      TX_Buffer = (TX_Buff[1] << 8) | TX_Buff[0];
 8000fd8:	7c7b      	ldrb	r3, [r7, #17]
 8000fda:	021b      	lsls	r3, r3, #8
 8000fdc:	b21a      	sxth	r2, r3
 8000fde:	7c3b      	ldrb	r3, [r7, #16]
 8000fe0:	b21b      	sxth	r3, r3
 8000fe2:	4313      	orrs	r3, r2
 8000fe4:	b21b      	sxth	r3, r3
 8000fe6:	82fb      	strh	r3, [r7, #22]
      break;
 8000fe8:	e012      	b.n	8001010 <bq76952_write_RAM_register+0x98>
    case 2://2 byte datalength
      TX_Buff[0] = Checksum(TX_RegData, 4);
 8000fea:	f107 030c 	add.w	r3, r7, #12
 8000fee:	2104      	movs	r1, #4
 8000ff0:	4618      	mov	r0, r3
 8000ff2:	f000 f859 	bl	80010a8 <Checksum>
 8000ff6:	4603      	mov	r3, r0
 8000ff8:	743b      	strb	r3, [r7, #16]
      TX_Buff[1] = 0x06; //combined length of register address and data
 8000ffa:	2306      	movs	r3, #6
 8000ffc:	747b      	strb	r3, [r7, #17]
      TX_Buffer = (TX_Buff[1] << 8) | TX_Buff[0];
 8000ffe:	7c7b      	ldrb	r3, [r7, #17]
 8001000:	021b      	lsls	r3, r3, #8
 8001002:	b21a      	sxth	r2, r3
 8001004:	7c3b      	ldrb	r3, [r7, #16]
 8001006:	b21b      	sxth	r3, r3
 8001008:	4313      	orrs	r3, r2
 800100a:	b21b      	sxth	r3, r3
 800100c:	82fb      	strh	r3, [r7, #22]
      break;
 800100e:	bf00      	nop
    //Add case for 4 bytes (0x08) if required
  }
  do
  {
    if(SYS_OK != bq76952_write_sub_cmd(SUB_CMD_REG_LSB_ADDR, reg_address)) //Writes register address to Subcommand Memory 0x3E
 8001010:	88fb      	ldrh	r3, [r7, #6]
 8001012:	4619      	mov	r1, r3
 8001014:	203e      	movs	r0, #62	; 0x3e
 8001016:	f000 f8a9 	bl	800116c <bq76952_write_sub_cmd>
 800101a:	4603      	mov	r3, r0
 800101c:	2b00      	cmp	r3, #0
 800101e:	d112      	bne.n	8001046 <bq76952_write_RAM_register+0xce>
    {
      break;
    }
    if(SYS_OK != bq76952_write_sub_cmd(SUB_CMD_DATA_BUFF_ADDR, cmd)) //Writes Command to Buffer Memory 0x40
 8001020:	88bb      	ldrh	r3, [r7, #4]
 8001022:	4619      	mov	r1, r3
 8001024:	2040      	movs	r0, #64	; 0x40
 8001026:	f000 f8a1 	bl	800116c <bq76952_write_sub_cmd>
 800102a:	4603      	mov	r3, r0
 800102c:	2b00      	cmp	r3, #0
 800102e:	d10c      	bne.n	800104a <bq76952_write_RAM_register+0xd2>
    {
      break;
    }
    if(SYS_OK != bq76952_write_sub_cmd(RAM_REG_LSB_ADDR, TX_Buffer))  //Writes Checksum and Datalength to 0x60 and 0x61
 8001030:	8afb      	ldrh	r3, [r7, #22]
 8001032:	4619      	mov	r1, r3
 8001034:	2060      	movs	r0, #96	; 0x60
 8001036:	f000 f899 	bl	800116c <bq76952_write_sub_cmd>
 800103a:	4603      	mov	r3, r0
 800103c:	2b00      	cmp	r3, #0
 800103e:	d106      	bne.n	800104e <bq76952_write_RAM_register+0xd6>
    {
      break;
    }
    ret_val = SYS_OK;
 8001040:	2300      	movs	r3, #0
 8001042:	82bb      	strh	r3, [r7, #20]
 8001044:	e004      	b.n	8001050 <bq76952_write_RAM_register+0xd8>
      break;
 8001046:	bf00      	nop
 8001048:	e002      	b.n	8001050 <bq76952_write_RAM_register+0xd8>
      break;
 800104a:	bf00      	nop
 800104c:	e000      	b.n	8001050 <bq76952_write_RAM_register+0xd8>
      break;
 800104e:	bf00      	nop
  }while(false);
  return ret_val;
 8001050:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
}
 8001054:	4618      	mov	r0, r3
 8001056:	3718      	adds	r7, #24
 8001058:	46bd      	mov	sp, r7
 800105a:	bd80      	pop	{r7, pc}

0800105c <bq76952_read_RAM_register>:

static int16_t bq76952_read_RAM_register (uint16_t reg_address, uint16_t *pData)
{
 800105c:	b580      	push	{r7, lr}
 800105e:	b084      	sub	sp, #16
 8001060:	af00      	add	r7, sp, #0
 8001062:	4603      	mov	r3, r0
 8001064:	6039      	str	r1, [r7, #0]
 8001066:	80fb      	strh	r3, [r7, #6]
  //Reads from the RAM Register
  uint16_t ret_val = SYS_ERR;
 8001068:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800106c:	81fb      	strh	r3, [r7, #14]
  do
  {
    if(SYS_OK != bq76952_write_sub_cmd(SUB_CMD_REG_LSB_ADDR, reg_address))
 800106e:	88fb      	ldrh	r3, [r7, #6]
 8001070:	4619      	mov	r1, r3
 8001072:	203e      	movs	r0, #62	; 0x3e
 8001074:	f000 f87a 	bl	800116c <bq76952_write_sub_cmd>
 8001078:	4603      	mov	r3, r0
 800107a:	2b00      	cmp	r3, #0
 800107c:	d10b      	bne.n	8001096 <bq76952_read_RAM_register+0x3a>
    {
      break;
    }
    if(SYS_OK != bq76952_read_sub_cmd_data_buffer(SUB_CMD_DATA_BUFF_ADDR, &pData, 2))
 800107e:	463b      	mov	r3, r7
 8001080:	2202      	movs	r2, #2
 8001082:	4619      	mov	r1, r3
 8001084:	2040      	movs	r0, #64	; 0x40
 8001086:	f000 f8f7 	bl	8001278 <bq76952_read_sub_cmd_data_buffer>
 800108a:	4603      	mov	r3, r0
 800108c:	2b00      	cmp	r3, #0
 800108e:	d104      	bne.n	800109a <bq76952_read_RAM_register+0x3e>
    {
      break;
    }
    ret_val = SYS_OK;
 8001090:	2300      	movs	r3, #0
 8001092:	81fb      	strh	r3, [r7, #14]
 8001094:	e002      	b.n	800109c <bq76952_read_RAM_register+0x40>
      break;
 8001096:	bf00      	nop
 8001098:	e000      	b.n	800109c <bq76952_read_RAM_register+0x40>
      break;
 800109a:	bf00      	nop
  }while(false);
  return ret_val;
 800109c:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
}
 80010a0:	4618      	mov	r0, r3
 80010a2:	3710      	adds	r7, #16
 80010a4:	46bd      	mov	sp, r7
 80010a6:	bd80      	pop	{r7, pc}

080010a8 <Checksum>:

static uint8_t Checksum(uint8_t *pData, uint8_t len)
// Calculates the checksum when writing to a RAM register. The checksum is the inverse of the sum of the bytes.
{
 80010a8:	b480      	push	{r7}
 80010aa:	b085      	sub	sp, #20
 80010ac:	af00      	add	r7, sp, #0
 80010ae:	6078      	str	r0, [r7, #4]
 80010b0:	460b      	mov	r3, r1
 80010b2:	70fb      	strb	r3, [r7, #3]
  uint8_t i;
  uint8_t checksum = 0;
 80010b4:	2300      	movs	r3, #0
 80010b6:	73bb      	strb	r3, [r7, #14]

  for(i=0; i<len; i++)
 80010b8:	2300      	movs	r3, #0
 80010ba:	73fb      	strb	r3, [r7, #15]
 80010bc:	e009      	b.n	80010d2 <Checksum+0x2a>
    checksum += pData[i];
 80010be:	7bfb      	ldrb	r3, [r7, #15]
 80010c0:	687a      	ldr	r2, [r7, #4]
 80010c2:	4413      	add	r3, r2
 80010c4:	781a      	ldrb	r2, [r3, #0]
 80010c6:	7bbb      	ldrb	r3, [r7, #14]
 80010c8:	4413      	add	r3, r2
 80010ca:	73bb      	strb	r3, [r7, #14]
  for(i=0; i<len; i++)
 80010cc:	7bfb      	ldrb	r3, [r7, #15]
 80010ce:	3301      	adds	r3, #1
 80010d0:	73fb      	strb	r3, [r7, #15]
 80010d2:	7bfa      	ldrb	r2, [r7, #15]
 80010d4:	78fb      	ldrb	r3, [r7, #3]
 80010d6:	429a      	cmp	r2, r3
 80010d8:	d3f1      	bcc.n	80010be <Checksum+0x16>

  checksum = 0xff & ~checksum;
 80010da:	7bbb      	ldrb	r3, [r7, #14]
 80010dc:	43db      	mvns	r3, r3
 80010de:	73bb      	strb	r3, [r7, #14]

  return(checksum);
 80010e0:	7bbb      	ldrb	r3, [r7, #14]
}
 80010e2:	4618      	mov	r0, r3
 80010e4:	3714      	adds	r7, #20
 80010e6:	46bd      	mov	sp, r7
 80010e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010ec:	4770      	bx	lr

080010ee <CRC8>:


static uint8_t CRC8(uint8_t *pData, uint8_t len)
//Calculates CRC8 for passed bytes.
{
 80010ee:	b480      	push	{r7}
 80010f0:	b085      	sub	sp, #20
 80010f2:	af00      	add	r7, sp, #0
 80010f4:	6078      	str	r0, [r7, #4]
 80010f6:	460b      	mov	r3, r1
 80010f8:	70fb      	strb	r3, [r7, #3]
  uint8_t i;
  uint8_t crc = 0;
 80010fa:	2300      	movs	r3, #0
 80010fc:	73bb      	strb	r3, [r7, #14]
  while(len-- != 0)
 80010fe:	e029      	b.n	8001154 <CRC8+0x66>
  {
    for (i = 0x80; i != 0; i /= 2)
 8001100:	2380      	movs	r3, #128	; 0x80
 8001102:	73fb      	strb	r3, [r7, #15]
 8001104:	e020      	b.n	8001148 <CRC8+0x5a>
    {
      if((crc & 0x80) != 0)
 8001106:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800110a:	2b00      	cmp	r3, #0
 800110c:	da09      	bge.n	8001122 <CRC8+0x34>
      {
        crc *= 2;
 800110e:	7bbb      	ldrb	r3, [r7, #14]
 8001110:	005b      	lsls	r3, r3, #1
 8001112:	73bb      	strb	r3, [r7, #14]
        crc ^= 0x107;
 8001114:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8001118:	f083 0307 	eor.w	r3, r3, #7
 800111c:	b25b      	sxtb	r3, r3
 800111e:	73bb      	strb	r3, [r7, #14]
 8001120:	e002      	b.n	8001128 <CRC8+0x3a>
      }
      else
        crc *= 2;
 8001122:	7bbb      	ldrb	r3, [r7, #14]
 8001124:	005b      	lsls	r3, r3, #1
 8001126:	73bb      	strb	r3, [r7, #14]

      if((*pData & i) != 0)
 8001128:	687b      	ldr	r3, [r7, #4]
 800112a:	781a      	ldrb	r2, [r3, #0]
 800112c:	7bfb      	ldrb	r3, [r7, #15]
 800112e:	4013      	ands	r3, r2
 8001130:	b2db      	uxtb	r3, r3
 8001132:	2b00      	cmp	r3, #0
 8001134:	d005      	beq.n	8001142 <CRC8+0x54>
        crc ^= 0x107;
 8001136:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800113a:	f083 0307 	eor.w	r3, r3, #7
 800113e:	b25b      	sxtb	r3, r3
 8001140:	73bb      	strb	r3, [r7, #14]
    for (i = 0x80; i != 0; i /= 2)
 8001142:	7bfb      	ldrb	r3, [r7, #15]
 8001144:	085b      	lsrs	r3, r3, #1
 8001146:	73fb      	strb	r3, [r7, #15]
 8001148:	7bfb      	ldrb	r3, [r7, #15]
 800114a:	2b00      	cmp	r3, #0
 800114c:	d1db      	bne.n	8001106 <CRC8+0x18>
    }
    pData++;
 800114e:	687b      	ldr	r3, [r7, #4]
 8001150:	3301      	adds	r3, #1
 8001152:	607b      	str	r3, [r7, #4]
  while(len-- != 0)
 8001154:	78fb      	ldrb	r3, [r7, #3]
 8001156:	1e5a      	subs	r2, r3, #1
 8001158:	70fa      	strb	r2, [r7, #3]
 800115a:	2b00      	cmp	r3, #0
 800115c:	d1d0      	bne.n	8001100 <CRC8+0x12>
  }
  return (crc);
 800115e:	7bbb      	ldrb	r3, [r7, #14]
}
 8001160:	4618      	mov	r0, r3
 8001162:	3714      	adds	r7, #20
 8001164:	46bd      	mov	sp, r7
 8001166:	f85d 7b04 	ldr.w	r7, [sp], #4
 800116a:	4770      	bx	lr

0800116c <bq76952_write_sub_cmd>:

//-----------------------------------------------------------------------------------------------------------------------------
// READ/WRITE FUNCTIONS FOR DIRECT COMMANDS and SUBCOMMANDS

static int16_t bq76952_write_sub_cmd(uint16_t subCmdRegAddr, uint16_t subCmd)
{
 800116c:	b580      	push	{r7, lr}
 800116e:	b08a      	sub	sp, #40	; 0x28
 8001170:	af02      	add	r7, sp, #8
 8001172:	4603      	mov	r3, r0
 8001174:	460a      	mov	r2, r1
 8001176:	80fb      	strh	r3, [r7, #6]
 8001178:	4613      	mov	r3, r2
 800117a:	80bb      	strh	r3, [r7, #4]
  //To write data to subcommand address register (0x3E)
  uint8_t subCmdRegAddrWRITE = subCmdRegAddr | 0x80u; //Changes the leftmost bit to 1 since W Operation
 800117c:	88fb      	ldrh	r3, [r7, #6]
 800117e:	b2db      	uxtb	r3, r3
 8001180:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8001184:	76fb      	strb	r3, [r7, #27]
  int16_t ret_val = SYS_ERR;
 8001186:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800118a:	83fb      	strh	r3, [r7, #30]
  uint8_t pTxData[SPI_SUB_CMD_FRAME_LEN] = { 0 };
 800118c:	4b37      	ldr	r3, [pc, #220]	; (800126c <bq76952_write_sub_cmd+0x100>)
 800118e:	881b      	ldrh	r3, [r3, #0]
 8001190:	823b      	strh	r3, [r7, #16]
 8001192:	2300      	movs	r3, #0
 8001194:	74bb      	strb	r3, [r7, #18]
  uint8_t pRxData[SPI_SUB_CMD_FRAME_LEN] = { 0 };
 8001196:	4b35      	ldr	r3, [pc, #212]	; (800126c <bq76952_write_sub_cmd+0x100>)
 8001198:	881b      	ldrh	r3, [r3, #0]
 800119a:	81bb      	strh	r3, [r7, #12]
 800119c:	2300      	movs	r3, #0
 800119e:	73bb      	strb	r3, [r7, #14]
  uint8_t retry_cnt = 0;
 80011a0:	2300      	movs	r3, #0
 80011a2:	777b      	strb	r3, [r7, #29]
  uint16_t TxByte, RxByte = 0;
 80011a4:	2300      	movs	r3, #0
 80011a6:	833b      	strh	r3, [r7, #24]
  for (uint8_t i = 0; i < SUB_CMD_LEN; i++)
 80011a8:	2300      	movs	r3, #0
 80011aa:	773b      	strb	r3, [r7, #28]
 80011ac:	e054      	b.n	8001258 <bq76952_write_sub_cmd+0xec>
  {
    pTxData[0] = subCmdRegAddrWRITE + i;
 80011ae:	7efa      	ldrb	r2, [r7, #27]
 80011b0:	7f3b      	ldrb	r3, [r7, #28]
 80011b2:	4413      	add	r3, r2
 80011b4:	b2db      	uxtb	r3, r3
 80011b6:	743b      	strb	r3, [r7, #16]
    pTxData[1] = subCmd >> (i * 8); //To retrieve the lower byte and then the higher byte subsequently
 80011b8:	88ba      	ldrh	r2, [r7, #4]
 80011ba:	7f3b      	ldrb	r3, [r7, #28]
 80011bc:	00db      	lsls	r3, r3, #3
 80011be:	fa42 f303 	asr.w	r3, r2, r3
 80011c2:	b2db      	uxtb	r3, r3
 80011c4:	747b      	strb	r3, [r7, #17]
    pTxData[2] = CRC8(pTxData, SUB_CMD_LEN);
 80011c6:	f107 0310 	add.w	r3, r7, #16
 80011ca:	2102      	movs	r1, #2
 80011cc:	4618      	mov	r0, r3
 80011ce:	f7ff ff8e 	bl	80010ee <CRC8>
 80011d2:	4603      	mov	r3, r0
 80011d4:	74bb      	strb	r3, [r7, #18]
    TxByte = pTxData[0] | (pTxData[1] << 8);
 80011d6:	7c3b      	ldrb	r3, [r7, #16]
 80011d8:	b21a      	sxth	r2, r3
 80011da:	7c7b      	ldrb	r3, [r7, #17]
 80011dc:	021b      	lsls	r3, r3, #8
 80011de:	b21b      	sxth	r3, r3
 80011e0:	4313      	orrs	r3, r2
 80011e2:	b21b      	sxth	r3, r3
 80011e4:	82fb      	strh	r3, [r7, #22]
    do
    {
      HAL_GPIO_WritePin(SP1_CS_GPIO_Port, SP1_CS_Pin, 0);                                          // Enable CS
 80011e6:	2200      	movs	r2, #0
 80011e8:	2110      	movs	r1, #16
 80011ea:	4821      	ldr	r0, [pc, #132]	; (8001270 <bq76952_write_sub_cmd+0x104>)
 80011ec:	f004 fbb8 	bl	8005960 <HAL_GPIO_WritePin>
      HAL_SPI_TransmitReceive(&hspi1, pTxData, pRxData, SPI_SUB_CMD_FRAME_LEN, SPI_WR_TIMEOUT_MS); // Rx & Tx simultaneously (Full Duplex)
 80011f0:	f107 020c 	add.w	r2, r7, #12
 80011f4:	f107 0110 	add.w	r1, r7, #16
 80011f8:	230a      	movs	r3, #10
 80011fa:	9300      	str	r3, [sp, #0]
 80011fc:	2303      	movs	r3, #3
 80011fe:	481d      	ldr	r0, [pc, #116]	; (8001274 <bq76952_write_sub_cmd+0x108>)
 8001200:	f007 fc5e 	bl	8008ac0 <HAL_SPI_TransmitReceive>
      HAL_GPIO_WritePin(SP1_CS_GPIO_Port, SP1_CS_Pin, 1);                                          // Disable CS
 8001204:	2201      	movs	r2, #1
 8001206:	2110      	movs	r1, #16
 8001208:	4819      	ldr	r0, [pc, #100]	; (8001270 <bq76952_write_sub_cmd+0x104>)
 800120a:	f004 fba9 	bl	8005960 <HAL_GPIO_WritePin>
      HAL_Delay(2);
 800120e:	2002      	movs	r0, #2
 8001210:	f001 fe5e 	bl	8002ed0 <HAL_Delay>
      RxByte = pRxData[0] | (pRxData[1] << 8);
 8001214:	7b3b      	ldrb	r3, [r7, #12]
 8001216:	b21a      	sxth	r2, r3
 8001218:	7b7b      	ldrb	r3, [r7, #13]
 800121a:	021b      	lsls	r3, r3, #8
 800121c:	b21b      	sxth	r3, r3
 800121e:	4313      	orrs	r3, r2
 8001220:	b21b      	sxth	r3, r3
 8001222:	833b      	strh	r3, [r7, #24]
      retry_cnt++;
 8001224:	7f7b      	ldrb	r3, [r7, #29]
 8001226:	3301      	adds	r3, #1
 8001228:	777b      	strb	r3, [r7, #29]
    } while((TxByte != RxByte) && (retry_cnt < 4));
 800122a:	8afa      	ldrh	r2, [r7, #22]
 800122c:	8b3b      	ldrh	r3, [r7, #24]
 800122e:	429a      	cmp	r2, r3
 8001230:	d002      	beq.n	8001238 <bq76952_write_sub_cmd+0xcc>
 8001232:	7f7b      	ldrb	r3, [r7, #29]
 8001234:	2b03      	cmp	r3, #3
 8001236:	d9d6      	bls.n	80011e6 <bq76952_write_sub_cmd+0x7a>
    if(TxByte == RxByte)
 8001238:	8afa      	ldrh	r2, [r7, #22]
 800123a:	8b3b      	ldrh	r3, [r7, #24]
 800123c:	429a      	cmp	r2, r3
 800123e:	d104      	bne.n	800124a <bq76952_write_sub_cmd+0xde>
    {
      retry_cnt=0;
 8001240:	2300      	movs	r3, #0
 8001242:	777b      	strb	r3, [r7, #29]
      ret_val = SYS_OK;
 8001244:	2300      	movs	r3, #0
 8001246:	83fb      	strh	r3, [r7, #30]
 8001248:	e003      	b.n	8001252 <bq76952_write_sub_cmd+0xe6>
    }
    else
    {
      ret_val = SYS_ERR;
 800124a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800124e:	83fb      	strh	r3, [r7, #30]
      break;
 8001250:	e005      	b.n	800125e <bq76952_write_sub_cmd+0xf2>
  for (uint8_t i = 0; i < SUB_CMD_LEN; i++)
 8001252:	7f3b      	ldrb	r3, [r7, #28]
 8001254:	3301      	adds	r3, #1
 8001256:	773b      	strb	r3, [r7, #28]
 8001258:	7f3b      	ldrb	r3, [r7, #28]
 800125a:	2b01      	cmp	r3, #1
 800125c:	d9a7      	bls.n	80011ae <bq76952_write_sub_cmd+0x42>
    }
  }
  return ret_val;
 800125e:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
}
 8001262:	4618      	mov	r0, r3
 8001264:	3720      	adds	r7, #32
 8001266:	46bd      	mov	sp, r7
 8001268:	bd80      	pop	{r7, pc}
 800126a:	bf00      	nop
 800126c:	0800bc9c 	.word	0x0800bc9c
 8001270:	40020800 	.word	0x40020800
 8001274:	200006ec 	.word	0x200006ec

08001278 <bq76952_read_sub_cmd_data_buffer>:

static int16_t bq76952_read_sub_cmd_data_buffer(uint8_t subCmdRegAddr, uint16_t **pData, uint8_t len)
{
 8001278:	b580      	push	{r7, lr}
 800127a:	b090      	sub	sp, #64	; 0x40
 800127c:	af02      	add	r7, sp, #8
 800127e:	4603      	mov	r3, r0
 8001280:	6039      	str	r1, [r7, #0]
 8001282:	71fb      	strb	r3, [r7, #7]
 8001284:	4613      	mov	r3, r2
 8001286:	71bb      	strb	r3, [r7, #6]
  //To read data from the Subcommand Buffer register(0x40)
  uint8_t RX_DATA[SUB_CMD_DATA_BUFF_LEN_MAX] = {0};  //To store the initial data from the Buffer
 8001288:	2300      	movs	r3, #0
 800128a:	613b      	str	r3, [r7, #16]
 800128c:	f107 0314 	add.w	r3, r7, #20
 8001290:	2200      	movs	r2, #0
 8001292:	601a      	str	r2, [r3, #0]
 8001294:	605a      	str	r2, [r3, #4]
 8001296:	609a      	str	r2, [r3, #8]
 8001298:	60da      	str	r2, [r3, #12]
 800129a:	611a      	str	r2, [r3, #16]
 800129c:	615a      	str	r2, [r3, #20]
 800129e:	619a      	str	r2, [r3, #24]
  int16_t ret_val = SYS_ERR;
 80012a0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80012a4:	86fb      	strh	r3, [r7, #54]	; 0x36
  do
  {
    if((len > SUB_CMD_DATA_BUFF_LEN_MAX) || (len == 0))
 80012a6:	79bb      	ldrb	r3, [r7, #6]
 80012a8:	2b20      	cmp	r3, #32
 80012aa:	f200 8085 	bhi.w	80013b8 <bq76952_read_sub_cmd_data_buffer+0x140>
 80012ae:	79bb      	ldrb	r3, [r7, #6]
 80012b0:	2b00      	cmp	r3, #0
 80012b2:	f000 8081 	beq.w	80013b8 <bq76952_read_sub_cmd_data_buffer+0x140>
    {
      break;
    }
    if(pData == NULL)
 80012b6:	683b      	ldr	r3, [r7, #0]
 80012b8:	2b00      	cmp	r3, #0
 80012ba:	d07c      	beq.n	80013b6 <bq76952_read_sub_cmd_data_buffer+0x13e>
    {
      break;
    }
    uint8_t pTxData[SPI_SUB_CMD_FRAME_LEN] = { 0 };
 80012bc:	4b41      	ldr	r3, [pc, #260]	; (80013c4 <bq76952_read_sub_cmd_data_buffer+0x14c>)
 80012be:	881b      	ldrh	r3, [r3, #0]
 80012c0:	81bb      	strh	r3, [r7, #12]
 80012c2:	2300      	movs	r3, #0
 80012c4:	73bb      	strb	r3, [r7, #14]
    uint8_t pRxData[SPI_SUB_CMD_FRAME_LEN] = { 0 };
 80012c6:	4b3f      	ldr	r3, [pc, #252]	; (80013c4 <bq76952_read_sub_cmd_data_buffer+0x14c>)
 80012c8:	881b      	ldrh	r3, [r3, #0]
 80012ca:	813b      	strh	r3, [r7, #8]
 80012cc:	2300      	movs	r3, #0
 80012ce:	72bb      	strb	r3, [r7, #10]
    uint8_t retry_cnt = 0;
 80012d0:	2300      	movs	r3, #0
 80012d2:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35
    uint8_t TxByte, RxByte;
    for (uint8_t i = 0; i < len; i++)
 80012d6:	2300      	movs	r3, #0
 80012d8:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
 80012dc:	e05a      	b.n	8001394 <bq76952_read_sub_cmd_data_buffer+0x11c>
    {
      pTxData[0] = subCmdRegAddr + i;
 80012de:	79fa      	ldrb	r2, [r7, #7]
 80012e0:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 80012e4:	4413      	add	r3, r2
 80012e6:	b2db      	uxtb	r3, r3
 80012e8:	733b      	strb	r3, [r7, #12]
      pTxData[1] = 0xFF;
 80012ea:	23ff      	movs	r3, #255	; 0xff
 80012ec:	737b      	strb	r3, [r7, #13]
      pTxData[2] = CRC8(pTxData, SUB_CMD_LEN);
 80012ee:	f107 030c 	add.w	r3, r7, #12
 80012f2:	2102      	movs	r1, #2
 80012f4:	4618      	mov	r0, r3
 80012f6:	f7ff fefa 	bl	80010ee <CRC8>
 80012fa:	4603      	mov	r3, r0
 80012fc:	73bb      	strb	r3, [r7, #14]
      TxByte = pTxData[0];
 80012fe:	7b3b      	ldrb	r3, [r7, #12]
 8001300:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
      retry_cnt = 0;
 8001304:	2300      	movs	r3, #0
 8001306:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35
      do
      {
        HAL_GPIO_WritePin(SP1_CS_GPIO_Port, SP1_CS_Pin, 0);                                          // Enable CS
 800130a:	2200      	movs	r2, #0
 800130c:	2110      	movs	r1, #16
 800130e:	482e      	ldr	r0, [pc, #184]	; (80013c8 <bq76952_read_sub_cmd_data_buffer+0x150>)
 8001310:	f004 fb26 	bl	8005960 <HAL_GPIO_WritePin>
        HAL_SPI_TransmitReceive(&hspi1, pTxData, pRxData, SPI_SUB_CMD_FRAME_LEN, SPI_WR_TIMEOUT_MS); // Rx & Tx simultaneously (Full Duplex)
 8001314:	f107 0208 	add.w	r2, r7, #8
 8001318:	f107 010c 	add.w	r1, r7, #12
 800131c:	230a      	movs	r3, #10
 800131e:	9300      	str	r3, [sp, #0]
 8001320:	2303      	movs	r3, #3
 8001322:	482a      	ldr	r0, [pc, #168]	; (80013cc <bq76952_read_sub_cmd_data_buffer+0x154>)
 8001324:	f007 fbcc 	bl	8008ac0 <HAL_SPI_TransmitReceive>
        HAL_GPIO_WritePin(SP1_CS_GPIO_Port, SP1_CS_Pin, 1);                                          // Disable CS
 8001328:	2201      	movs	r2, #1
 800132a:	2110      	movs	r1, #16
 800132c:	4826      	ldr	r0, [pc, #152]	; (80013c8 <bq76952_read_sub_cmd_data_buffer+0x150>)
 800132e:	f004 fb17 	bl	8005960 <HAL_GPIO_WritePin>
        HAL_Delay(2);
 8001332:	2002      	movs	r0, #2
 8001334:	f001 fdcc 	bl	8002ed0 <HAL_Delay>
        RxByte = pRxData[0];
 8001338:	7a3b      	ldrb	r3, [r7, #8]
 800133a:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
        retry_cnt++;
 800133e:	f897 3035 	ldrb.w	r3, [r7, #53]	; 0x35
 8001342:	3301      	adds	r3, #1
 8001344:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35
      } while((TxByte != RxByte) && (retry_cnt < 4));
 8001348:	f897 2033 	ldrb.w	r2, [r7, #51]	; 0x33
 800134c:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 8001350:	429a      	cmp	r2, r3
 8001352:	d003      	beq.n	800135c <bq76952_read_sub_cmd_data_buffer+0xe4>
 8001354:	f897 3035 	ldrb.w	r3, [r7, #53]	; 0x35
 8001358:	2b03      	cmp	r3, #3
 800135a:	d9d6      	bls.n	800130a <bq76952_read_sub_cmd_data_buffer+0x92>
      if(TxByte == RxByte)
 800135c:	f897 2033 	ldrb.w	r2, [r7, #51]	; 0x33
 8001360:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 8001364:	429a      	cmp	r2, r3
 8001366:	d10c      	bne.n	8001382 <bq76952_read_sub_cmd_data_buffer+0x10a>
      {
        retry_cnt=0;
 8001368:	2300      	movs	r3, #0
 800136a:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35
        RX_DATA[i] = pRxData[1];
 800136e:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 8001372:	7a7a      	ldrb	r2, [r7, #9]
 8001374:	3338      	adds	r3, #56	; 0x38
 8001376:	443b      	add	r3, r7
 8001378:	f803 2c28 	strb.w	r2, [r3, #-40]
        ret_val = SYS_OK;
 800137c:	2300      	movs	r3, #0
 800137e:	86fb      	strh	r3, [r7, #54]	; 0x36
 8001380:	e003      	b.n	800138a <bq76952_read_sub_cmd_data_buffer+0x112>
      }
      else
      {
        ret_val = SYS_ERR;
 8001382:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001386:	86fb      	strh	r3, [r7, #54]	; 0x36
        break;
 8001388:	e009      	b.n	800139e <bq76952_read_sub_cmd_data_buffer+0x126>
    for (uint8_t i = 0; i < len; i++)
 800138a:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 800138e:	3301      	adds	r3, #1
 8001390:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
 8001394:	f897 2034 	ldrb.w	r2, [r7, #52]	; 0x34
 8001398:	79bb      	ldrb	r3, [r7, #6]
 800139a:	429a      	cmp	r2, r3
 800139c:	d39f      	bcc.n	80012de <bq76952_read_sub_cmd_data_buffer+0x66>
      }
    }
    **pData= (RX_DATA[1] << 8) | RX_DATA[0];
 800139e:	7c7b      	ldrb	r3, [r7, #17]
 80013a0:	021b      	lsls	r3, r3, #8
 80013a2:	b21a      	sxth	r2, r3
 80013a4:	7c3b      	ldrb	r3, [r7, #16]
 80013a6:	b21b      	sxth	r3, r3
 80013a8:	4313      	orrs	r3, r2
 80013aa:	b21a      	sxth	r2, r3
 80013ac:	683b      	ldr	r3, [r7, #0]
 80013ae:	681b      	ldr	r3, [r3, #0]
 80013b0:	b292      	uxth	r2, r2
 80013b2:	801a      	strh	r2, [r3, #0]
 80013b4:	e000      	b.n	80013b8 <bq76952_read_sub_cmd_data_buffer+0x140>
      break;
 80013b6:	bf00      	nop
  } while(false);
  return ret_val;
 80013b8:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	; 0x36
}
 80013bc:	4618      	mov	r0, r3
 80013be:	3738      	adds	r7, #56	; 0x38
 80013c0:	46bd      	mov	sp, r7
 80013c2:	bd80      	pop	{r7, pc}
 80013c4:	0800bc9c 	.word	0x0800bc9c
 80013c8:	40020800 	.word	0x40020800
 80013cc:	200006ec 	.word	0x200006ec

080013d0 <app_afe_init>:

  return ret_val;
}

int16_t app_afe_init(void)
{
 80013d0:	b580      	push	{r7, lr}
 80013d2:	b082      	sub	sp, #8
 80013d4:	af00      	add	r7, sp, #0
	int16_t ret_val = SYS_ERR;
 80013d6:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80013da:	80fb      	strh	r3, [r7, #6]
	do
	{
		HAL_GPIO_WritePin(SP1_CS_GPIO_Port, SP1_CS_Pin, 1);
 80013dc:	2201      	movs	r2, #1
 80013de:	2110      	movs	r1, #16
 80013e0:	4806      	ldr	r0, [pc, #24]	; (80013fc <app_afe_init+0x2c>)
 80013e2:	f004 fabd 	bl	8005960 <HAL_GPIO_WritePin>
	    bq76952_init();
 80013e6:	f7ff fb9d 	bl	8000b24 <bq76952_init>
		ret_val = SYS_OK;
 80013ea:	2300      	movs	r3, #0
 80013ec:	80fb      	strh	r3, [r7, #6]
	}while(false);

	return ret_val;
 80013ee:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
}
 80013f2:	4618      	mov	r0, r3
 80013f4:	3708      	adds	r7, #8
 80013f6:	46bd      	mov	sp, r7
 80013f8:	bd80      	pop	{r7, pc}
 80013fa:	bf00      	nop
 80013fc:	40020800 	.word	0x40020800

08001400 <app_bms_sm_init>:
        {.state = eBmsState_Sleep,
         .callback = {sm_state_sleep_entry, sm_state_sleep_main, sm_state_sleep_exit}}};


int16_t app_bms_sm_init(void)
{
 8001400:	b580      	push	{r7, lr}
 8001402:	b082      	sub	sp, #8
 8001404:	af00      	add	r7, sp, #0
    int16_t exit_code = SYS_ERR;
 8001406:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800140a:	80fb      	strh	r3, [r7, #6]
    app_bms_state_transition_handler(eBmsState_Idle);
 800140c:	2002      	movs	r0, #2
 800140e:	f000 f809 	bl	8001424 <app_bms_state_transition_handler>

    exit_code = SYS_OK;
 8001412:	2300      	movs	r3, #0
 8001414:	80fb      	strh	r3, [r7, #6]
    return exit_code;
 8001416:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
}
 800141a:	4618      	mov	r0, r3
 800141c:	3708      	adds	r7, #8
 800141e:	46bd      	mov	sp, r7
 8001420:	bd80      	pop	{r7, pc}
	...

08001424 <app_bms_state_transition_handler>:

/* BMS StateMachine State Transition Handler */
int16_t app_bms_state_transition_handler(TeBmsState_t state)
{
 8001424:	b580      	push	{r7, lr}
 8001426:	b084      	sub	sp, #16
 8001428:	af00      	add	r7, sp, #0
 800142a:	4603      	mov	r3, r0
 800142c:	71fb      	strb	r3, [r7, #7]
    int16_t exit_code = SYS_ERR;
 800142e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001432:	81fb      	strh	r3, [r7, #14]

    // 1.Exit current state
    if (NULL != bms_sm[state_machine.curr_state].callback.exit)
 8001434:	4b1a      	ldr	r3, [pc, #104]	; (80014a0 <app_bms_state_transition_handler+0x7c>)
 8001436:	799b      	ldrb	r3, [r3, #6]
 8001438:	4a1a      	ldr	r2, [pc, #104]	; (80014a4 <app_bms_state_transition_handler+0x80>)
 800143a:	011b      	lsls	r3, r3, #4
 800143c:	4413      	add	r3, r2
 800143e:	330c      	adds	r3, #12
 8001440:	681b      	ldr	r3, [r3, #0]
 8001442:	2b00      	cmp	r3, #0
 8001444:	d007      	beq.n	8001456 <app_bms_state_transition_handler+0x32>
    {
        bms_sm[state_machine.curr_state].callback.exit();
 8001446:	4b16      	ldr	r3, [pc, #88]	; (80014a0 <app_bms_state_transition_handler+0x7c>)
 8001448:	799b      	ldrb	r3, [r3, #6]
 800144a:	4a16      	ldr	r2, [pc, #88]	; (80014a4 <app_bms_state_transition_handler+0x80>)
 800144c:	011b      	lsls	r3, r3, #4
 800144e:	4413      	add	r3, r2
 8001450:	330c      	adds	r3, #12
 8001452:	681b      	ldr	r3, [r3, #0]
 8001454:	4798      	blx	r3
    }

    // 2. Update State Transition
    state_machine.prev_state = state_machine.curr_state;
 8001456:	4b12      	ldr	r3, [pc, #72]	; (80014a0 <app_bms_state_transition_handler+0x7c>)
 8001458:	799a      	ldrb	r2, [r3, #6]
 800145a:	4b11      	ldr	r3, [pc, #68]	; (80014a0 <app_bms_state_transition_handler+0x7c>)
 800145c:	715a      	strb	r2, [r3, #5]
    state_machine.curr_state = state;
 800145e:	4a10      	ldr	r2, [pc, #64]	; (80014a0 <app_bms_state_transition_handler+0x7c>)
 8001460:	79fb      	ldrb	r3, [r7, #7]
 8001462:	7193      	strb	r3, [r2, #6]

    // 3. Enter New State
    if (NULL != bms_sm[state_machine.curr_state].callback.entry)
 8001464:	4b0e      	ldr	r3, [pc, #56]	; (80014a0 <app_bms_state_transition_handler+0x7c>)
 8001466:	799b      	ldrb	r3, [r3, #6]
 8001468:	4a0e      	ldr	r2, [pc, #56]	; (80014a4 <app_bms_state_transition_handler+0x80>)
 800146a:	011b      	lsls	r3, r3, #4
 800146c:	4413      	add	r3, r2
 800146e:	3304      	adds	r3, #4
 8001470:	681b      	ldr	r3, [r3, #0]
 8001472:	2b00      	cmp	r3, #0
 8001474:	d00a      	beq.n	800148c <app_bms_state_transition_handler+0x68>
    {
        bms_sm[state_machine.curr_state].callback.entry();
 8001476:	4b0a      	ldr	r3, [pc, #40]	; (80014a0 <app_bms_state_transition_handler+0x7c>)
 8001478:	799b      	ldrb	r3, [r3, #6]
 800147a:	4a0a      	ldr	r2, [pc, #40]	; (80014a4 <app_bms_state_transition_handler+0x80>)
 800147c:	011b      	lsls	r3, r3, #4
 800147e:	4413      	add	r3, r2
 8001480:	3304      	adds	r3, #4
 8001482:	681b      	ldr	r3, [r3, #0]
 8001484:	4798      	blx	r3
        exit_code = SYS_OK;
 8001486:	2300      	movs	r3, #0
 8001488:	81fb      	strh	r3, [r7, #14]
 800148a:	e002      	b.n	8001492 <app_bms_state_transition_handler+0x6e>
    }
    else
    {
        exit_code = SYS_FAIL;
 800148c:	f64f 73fe 	movw	r3, #65534	; 0xfffe
 8001490:	81fb      	strh	r3, [r7, #14]
    }

    return exit_code;
 8001492:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
}
 8001496:	4618      	mov	r0, r3
 8001498:	3710      	adds	r7, #16
 800149a:	46bd      	mov	sp, r7
 800149c:	bd80      	pop	{r7, pc}
 800149e:	bf00      	nop
 80014a0:	200000e8 	.word	0x200000e8
 80014a4:	0800bf68 	.word	0x0800bf68

080014a8 <sm_state_drive_entry>:


// ------------------ DRIVE STATE ------------------------------
/* Drive Entry */
static void sm_state_drive_entry(TsStateMachine_t *const sm)
{
 80014a8:	b580      	push	{r7, lr}
 80014aa:	b082      	sub	sp, #8
 80014ac:	af00      	add	r7, sp, #0
 80014ae:	6078      	str	r0, [r7, #4]
    //TODO Close FET's
    sm_state_drive_main(sm);
 80014b0:	6878      	ldr	r0, [r7, #4]
 80014b2:	f000 f804 	bl	80014be <sm_state_drive_main>
}
 80014b6:	bf00      	nop
 80014b8:	3708      	adds	r7, #8
 80014ba:	46bd      	mov	sp, r7
 80014bc:	bd80      	pop	{r7, pc}

080014be <sm_state_drive_main>:

/* Drive Main */
static void sm_state_drive_main(TsStateMachine_t *const sm)
{
 80014be:	b580      	push	{r7, lr}
 80014c0:	b084      	sub	sp, #16
 80014c2:	af00      	add	r7, sp, #0
 80014c4:	6078      	str	r0, [r7, #4]
    TeBmsState_t bms_state = eBmsState_Unknown;
 80014c6:	2300      	movs	r3, #0
 80014c8:	73fb      	strb	r3, [r7, #15]
    if((sm->inhibit_charge_entry == true) && (sm->inhibit_drive_entry == true))
 80014ca:	687b      	ldr	r3, [r7, #4]
 80014cc:	789b      	ldrb	r3, [r3, #2]
 80014ce:	2b00      	cmp	r3, #0
 80014d0:	d006      	beq.n	80014e0 <sm_state_drive_main+0x22>
 80014d2:	687b      	ldr	r3, [r7, #4]
 80014d4:	781b      	ldrb	r3, [r3, #0]
 80014d6:	2b00      	cmp	r3, #0
 80014d8:	d002      	beq.n	80014e0 <sm_state_drive_main+0x22>
    {
        bms_state = eBmsState_Fault;
 80014da:	2301      	movs	r3, #1
 80014dc:	73fb      	strb	r3, [r7, #15]
 80014de:	e018      	b.n	8001512 <sm_state_drive_main+0x54>
    }
    else
    {
        // Update BMS state to Drive
        // Wait for drive exit
        switch(sm->request)
 80014e0:	687b      	ldr	r3, [r7, #4]
 80014e2:	791b      	ldrb	r3, [r3, #4]
 80014e4:	2b02      	cmp	r3, #2
 80014e6:	d002      	beq.n	80014ee <sm_state_drive_main+0x30>
 80014e8:	2b03      	cmp	r3, #3
 80014ea:	d00c      	beq.n	8001506 <sm_state_drive_main+0x48>
 80014ec:	e00e      	b.n	800150c <sm_state_drive_main+0x4e>
        {
        case eBmsStateRequest_Charge:
            bms_state = (sm->inhibit_charge_entry == false) ? eBmsState_Charge : eBmsState_Drive;
 80014ee:	687b      	ldr	r3, [r7, #4]
 80014f0:	789b      	ldrb	r3, [r3, #2]
 80014f2:	f083 0301 	eor.w	r3, r3, #1
 80014f6:	b2db      	uxtb	r3, r3
 80014f8:	2b00      	cmp	r3, #0
 80014fa:	d001      	beq.n	8001500 <sm_state_drive_main+0x42>
 80014fc:	2304      	movs	r3, #4
 80014fe:	e000      	b.n	8001502 <sm_state_drive_main+0x44>
 8001500:	2303      	movs	r3, #3
 8001502:	73fb      	strb	r3, [r7, #15]
            break;
 8001504:	e005      	b.n	8001512 <sm_state_drive_main+0x54>
//        case eBmsState_Idle:
//            bms_state = eBmsState_Idle;
//            break;
        case eBmsStateRequest_Sleep:
            bms_state = eBmsState_Sleep;
 8001506:	2305      	movs	r3, #5
 8001508:	73fb      	strb	r3, [r7, #15]
            break;
 800150a:	e002      	b.n	8001512 <sm_state_drive_main+0x54>
        default: // Continue in Drive State
            bms_state = eBmsState_Drive;
 800150c:	2303      	movs	r3, #3
 800150e:	73fb      	strb	r3, [r7, #15]
            break;
 8001510:	bf00      	nop
        }
    }
    app_bms_state_transition_handler(bms_state);
 8001512:	7bfb      	ldrb	r3, [r7, #15]
 8001514:	4618      	mov	r0, r3
 8001516:	f7ff ff85 	bl	8001424 <app_bms_state_transition_handler>
}
 800151a:	bf00      	nop
 800151c:	3710      	adds	r7, #16
 800151e:	46bd      	mov	sp, r7
 8001520:	bd80      	pop	{r7, pc}

08001522 <sm_state_drive_exit>:

/* Drive Exit */
static void sm_state_drive_exit(TsStateMachine_t *const sm)
{
 8001522:	b480      	push	{r7}
 8001524:	b083      	sub	sp, #12
 8001526:	af00      	add	r7, sp, #0
 8001528:	6078      	str	r0, [r7, #4]
    // If requested Charge Connect to "charge_main"
    // Else Open Fet's and Connect to next State
}
 800152a:	bf00      	nop
 800152c:	370c      	adds	r7, #12
 800152e:	46bd      	mov	sp, r7
 8001530:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001534:	4770      	bx	lr

08001536 <sm_state_charge_entry>:

// ------------------ CHARGE STATE ------------------------------
/* Charge Enter */
static void sm_state_charge_entry(TsStateMachine_t *const sm)
{
 8001536:	b580      	push	{r7, lr}
 8001538:	b082      	sub	sp, #8
 800153a:	af00      	add	r7, sp, #0
 800153c:	6078      	str	r0, [r7, #4]
    // Close FET's
    sm_state_charge_main(sm);
 800153e:	6878      	ldr	r0, [r7, #4]
 8001540:	f000 f804 	bl	800154c <sm_state_charge_main>
}
 8001544:	bf00      	nop
 8001546:	3708      	adds	r7, #8
 8001548:	46bd      	mov	sp, r7
 800154a:	bd80      	pop	{r7, pc}

0800154c <sm_state_charge_main>:

/* Charge Main*/
static void sm_state_charge_main(TsStateMachine_t *const sm)
{
 800154c:	b580      	push	{r7, lr}
 800154e:	b084      	sub	sp, #16
 8001550:	af00      	add	r7, sp, #0
 8001552:	6078      	str	r0, [r7, #4]
    TeBmsState_t bms_state = eBmsState_Unknown;
 8001554:	2300      	movs	r3, #0
 8001556:	73fb      	strb	r3, [r7, #15]
    if((sm->inhibit_charge_entry == true) && (sm->inhibit_drive_entry == true))
 8001558:	687b      	ldr	r3, [r7, #4]
 800155a:	789b      	ldrb	r3, [r3, #2]
 800155c:	2b00      	cmp	r3, #0
 800155e:	d006      	beq.n	800156e <sm_state_charge_main+0x22>
 8001560:	687b      	ldr	r3, [r7, #4]
 8001562:	781b      	ldrb	r3, [r3, #0]
 8001564:	2b00      	cmp	r3, #0
 8001566:	d002      	beq.n	800156e <sm_state_charge_main+0x22>
    {
        bms_state = eBmsState_Fault;
 8001568:	2301      	movs	r3, #1
 800156a:	73fb      	strb	r3, [r7, #15]
 800156c:	e01f      	b.n	80015ae <sm_state_charge_main+0x62>
    }
    else
    {
        switch(sm->request)
 800156e:	687b      	ldr	r3, [r7, #4]
 8001570:	791b      	ldrb	r3, [r3, #4]
 8001572:	2b03      	cmp	r3, #3
 8001574:	d015      	beq.n	80015a2 <sm_state_charge_main+0x56>
 8001576:	2b03      	cmp	r3, #3
 8001578:	dc16      	bgt.n	80015a8 <sm_state_charge_main+0x5c>
 800157a:	2b01      	cmp	r3, #1
 800157c:	d002      	beq.n	8001584 <sm_state_charge_main+0x38>
 800157e:	2b02      	cmp	r3, #2
 8001580:	d00c      	beq.n	800159c <sm_state_charge_main+0x50>
 8001582:	e011      	b.n	80015a8 <sm_state_charge_main+0x5c>
        {
        case eBmsStateRequest_Drive:
            bms_state = (sm->inhibit_drive_entry == false) ? eBmsState_Drive: eBmsState_Charge;
 8001584:	687b      	ldr	r3, [r7, #4]
 8001586:	781b      	ldrb	r3, [r3, #0]
 8001588:	f083 0301 	eor.w	r3, r3, #1
 800158c:	b2db      	uxtb	r3, r3
 800158e:	2b00      	cmp	r3, #0
 8001590:	d001      	beq.n	8001596 <sm_state_charge_main+0x4a>
 8001592:	2303      	movs	r3, #3
 8001594:	e000      	b.n	8001598 <sm_state_charge_main+0x4c>
 8001596:	2304      	movs	r3, #4
 8001598:	73fb      	strb	r3, [r7, #15]
            break;
 800159a:	e008      	b.n	80015ae <sm_state_charge_main+0x62>
        case eBmsState_Idle:
            bms_state = eBmsState_Idle;
 800159c:	2302      	movs	r3, #2
 800159e:	73fb      	strb	r3, [r7, #15]
            break;
 80015a0:	e005      	b.n	80015ae <sm_state_charge_main+0x62>
        case eBmsStateRequest_Sleep:
            bms_state = eBmsState_Sleep;
 80015a2:	2305      	movs	r3, #5
 80015a4:	73fb      	strb	r3, [r7, #15]
            break;
 80015a6:	e002      	b.n	80015ae <sm_state_charge_main+0x62>
        default: // Continue in Drive State
            bms_state = eBmsState_Charge;
 80015a8:	2304      	movs	r3, #4
 80015aa:	73fb      	strb	r3, [r7, #15]
            break;
 80015ac:	bf00      	nop
        }
    }
    app_bms_state_transition_handler(bms_state);
 80015ae:	7bfb      	ldrb	r3, [r7, #15]
 80015b0:	4618      	mov	r0, r3
 80015b2:	f7ff ff37 	bl	8001424 <app_bms_state_transition_handler>
}
 80015b6:	bf00      	nop
 80015b8:	3710      	adds	r7, #16
 80015ba:	46bd      	mov	sp, r7
 80015bc:	bd80      	pop	{r7, pc}

080015be <sm_state_charge_exit>:

/* Charge Exit */
static void sm_state_charge_exit(TsStateMachine_t *const sm)
{
 80015be:	b480      	push	{r7}
 80015c0:	b083      	sub	sp, #12
 80015c2:	af00      	add	r7, sp, #0
 80015c4:	6078      	str	r0, [r7, #4]
    // Stop Balancing
}
 80015c6:	bf00      	nop
 80015c8:	370c      	adds	r7, #12
 80015ca:	46bd      	mov	sp, r7
 80015cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015d0:	4770      	bx	lr

080015d2 <sm_state_fault_entry>:

// ------------------ FAULT STATE ------------------------------
/* Fault entry */
static void sm_state_fault_entry(TsStateMachine_t *const sm)
{
 80015d2:	b580      	push	{r7, lr}
 80015d4:	b082      	sub	sp, #8
 80015d6:	af00      	add	r7, sp, #0
 80015d8:	6078      	str	r0, [r7, #4]
    //TODO Open FET's
    sm_state_fault_main(sm);
 80015da:	6878      	ldr	r0, [r7, #4]
 80015dc:	f000 f804 	bl	80015e8 <sm_state_fault_main>
}
 80015e0:	bf00      	nop
 80015e2:	3708      	adds	r7, #8
 80015e4:	46bd      	mov	sp, r7
 80015e6:	bd80      	pop	{r7, pc}

080015e8 <sm_state_fault_main>:

/* Fault Main */
static void sm_state_fault_main(TsStateMachine_t *const sm)
{
 80015e8:	b580      	push	{r7, lr}
 80015ea:	b084      	sub	sp, #16
 80015ec:	af00      	add	r7, sp, #0
 80015ee:	6078      	str	r0, [r7, #4]
    TeBmsState_t bms_state = eBmsState_Unknown;
 80015f0:	2300      	movs	r3, #0
 80015f2:	73fb      	strb	r3, [r7, #15]
    if((sm->inhibit_charge_entry == false) && (sm->inhibit_drive_entry == false))
 80015f4:	687b      	ldr	r3, [r7, #4]
 80015f6:	789b      	ldrb	r3, [r3, #2]
 80015f8:	f083 0301 	eor.w	r3, r3, #1
 80015fc:	b2db      	uxtb	r3, r3
 80015fe:	2b00      	cmp	r3, #0
 8001600:	d009      	beq.n	8001616 <sm_state_fault_main+0x2e>
 8001602:	687b      	ldr	r3, [r7, #4]
 8001604:	781b      	ldrb	r3, [r3, #0]
 8001606:	f083 0301 	eor.w	r3, r3, #1
 800160a:	b2db      	uxtb	r3, r3
 800160c:	2b00      	cmp	r3, #0
 800160e:	d002      	beq.n	8001616 <sm_state_fault_main+0x2e>
    {
        bms_state = eBmsState_Idle;
 8001610:	2302      	movs	r3, #2
 8001612:	73fb      	strb	r3, [r7, #15]
 8001614:	e008      	b.n	8001628 <sm_state_fault_main+0x40>
    }
    else if (sm->request == eBmsStateRequest_Sleep)
 8001616:	687b      	ldr	r3, [r7, #4]
 8001618:	791b      	ldrb	r3, [r3, #4]
 800161a:	2b03      	cmp	r3, #3
 800161c:	d102      	bne.n	8001624 <sm_state_fault_main+0x3c>
    {
        bms_state = eBmsState_Sleep;
 800161e:	2305      	movs	r3, #5
 8001620:	73fb      	strb	r3, [r7, #15]
 8001622:	e001      	b.n	8001628 <sm_state_fault_main+0x40>
    }
    else
    {
        // Continue in fault state
        bms_state = eBmsState_Fault;
 8001624:	2301      	movs	r3, #1
 8001626:	73fb      	strb	r3, [r7, #15]
    }
    app_bms_state_transition_handler(bms_state);
 8001628:	7bfb      	ldrb	r3, [r7, #15]
 800162a:	4618      	mov	r0, r3
 800162c:	f7ff fefa 	bl	8001424 <app_bms_state_transition_handler>
}
 8001630:	bf00      	nop
 8001632:	3710      	adds	r7, #16
 8001634:	46bd      	mov	sp, r7
 8001636:	bd80      	pop	{r7, pc}

08001638 <sm_state_fault_exit>:

/* Fault exit */
static void sm_state_fault_exit(TsStateMachine_t *const sm)
{
 8001638:	b480      	push	{r7}
 800163a:	b083      	sub	sp, #12
 800163c:	af00      	add	r7, sp, #0
 800163e:	6078      	str	r0, [r7, #4]
}
 8001640:	bf00      	nop
 8001642:	370c      	adds	r7, #12
 8001644:	46bd      	mov	sp, r7
 8001646:	f85d 7b04 	ldr.w	r7, [sp], #4
 800164a:	4770      	bx	lr

0800164c <sm_state_idle_entry>:

// ------------------ IDLE STATE ------------------------------
/* Idle entry */
static void sm_state_idle_entry(TsStateMachine_t *const sm)
{
 800164c:	b580      	push	{r7, lr}
 800164e:	b082      	sub	sp, #8
 8001650:	af00      	add	r7, sp, #0
 8001652:	6078      	str	r0, [r7, #4]
    //TODO: Command FET's to Open

    // Jump to Idle Main
    sm_state_idle_main(sm);
 8001654:	6878      	ldr	r0, [r7, #4]
 8001656:	f000 f804 	bl	8001662 <sm_state_idle_main>
}
 800165a:	bf00      	nop
 800165c:	3708      	adds	r7, #8
 800165e:	46bd      	mov	sp, r7
 8001660:	bd80      	pop	{r7, pc}

08001662 <sm_state_idle_main>:

/* Idle main */
static void sm_state_idle_main(TsStateMachine_t *const sm)
{
 8001662:	b580      	push	{r7, lr}
 8001664:	b084      	sub	sp, #16
 8001666:	af00      	add	r7, sp, #0
 8001668:	6078      	str	r0, [r7, #4]
    TeBmsState_t bms_state = eBmsState_Unknown;
 800166a:	2300      	movs	r3, #0
 800166c:	73fb      	strb	r3, [r7, #15]
    if((sm->inhibit_charge_entry == true) && (sm->inhibit_drive_entry == true))
 800166e:	687b      	ldr	r3, [r7, #4]
 8001670:	789b      	ldrb	r3, [r3, #2]
 8001672:	2b00      	cmp	r3, #0
 8001674:	d006      	beq.n	8001684 <sm_state_idle_main+0x22>
 8001676:	687b      	ldr	r3, [r7, #4]
 8001678:	781b      	ldrb	r3, [r3, #0]
 800167a:	2b00      	cmp	r3, #0
 800167c:	d002      	beq.n	8001684 <sm_state_idle_main+0x22>
    {
        bms_state = eBmsState_Fault;
 800167e:	2301      	movs	r3, #1
 8001680:	73fb      	strb	r3, [r7, #15]
 8001682:	e027      	b.n	80016d4 <sm_state_idle_main+0x72>
    }
    else
    {
        switch(sm->request)
 8001684:	687b      	ldr	r3, [r7, #4]
 8001686:	791b      	ldrb	r3, [r3, #4]
 8001688:	2b03      	cmp	r3, #3
 800168a:	d01a      	beq.n	80016c2 <sm_state_idle_main+0x60>
 800168c:	2b03      	cmp	r3, #3
 800168e:	dc1b      	bgt.n	80016c8 <sm_state_idle_main+0x66>
 8001690:	2b01      	cmp	r3, #1
 8001692:	d002      	beq.n	800169a <sm_state_idle_main+0x38>
 8001694:	2b02      	cmp	r3, #2
 8001696:	d00a      	beq.n	80016ae <sm_state_idle_main+0x4c>
 8001698:	e016      	b.n	80016c8 <sm_state_idle_main+0x66>
        {
        case eBmsStateRequest_Drive:
            if(sm->inhibit_drive_entry == false)
 800169a:	687b      	ldr	r3, [r7, #4]
 800169c:	781b      	ldrb	r3, [r3, #0]
 800169e:	f083 0301 	eor.w	r3, r3, #1
 80016a2:	b2db      	uxtb	r3, r3
 80016a4:	2b00      	cmp	r3, #0
 80016a6:	d012      	beq.n	80016ce <sm_state_idle_main+0x6c>
            {
                bms_state = eBmsState_Drive;
 80016a8:	2303      	movs	r3, #3
 80016aa:	73fb      	strb	r3, [r7, #15]
            }
            break;
 80016ac:	e00f      	b.n	80016ce <sm_state_idle_main+0x6c>
        case eBmsStateRequest_Charge:
            if(sm->inhibit_charge_entry == false)
 80016ae:	687b      	ldr	r3, [r7, #4]
 80016b0:	789b      	ldrb	r3, [r3, #2]
 80016b2:	f083 0301 	eor.w	r3, r3, #1
 80016b6:	b2db      	uxtb	r3, r3
 80016b8:	2b00      	cmp	r3, #0
 80016ba:	d00a      	beq.n	80016d2 <sm_state_idle_main+0x70>
            {
                bms_state = eBmsState_Charge;
 80016bc:	2304      	movs	r3, #4
 80016be:	73fb      	strb	r3, [r7, #15]
            }
            break;
 80016c0:	e007      	b.n	80016d2 <sm_state_idle_main+0x70>
        case eBmsStateRequest_Sleep:
            // TODO Check for sleep conditions
            bms_state = eBmsState_Sleep;
 80016c2:	2305      	movs	r3, #5
 80016c4:	73fb      	strb	r3, [r7, #15]
            break;
 80016c6:	e005      	b.n	80016d4 <sm_state_idle_main+0x72>
        default: // Continue in Idle State
            bms_state = eBmsState_Idle;
 80016c8:	2302      	movs	r3, #2
 80016ca:	73fb      	strb	r3, [r7, #15]
        break;
 80016cc:	e002      	b.n	80016d4 <sm_state_idle_main+0x72>
            break;
 80016ce:	bf00      	nop
 80016d0:	e000      	b.n	80016d4 <sm_state_idle_main+0x72>
            break;
 80016d2:	bf00      	nop
        }
    }
    app_bms_state_transition_handler(bms_state);
 80016d4:	7bfb      	ldrb	r3, [r7, #15]
 80016d6:	4618      	mov	r0, r3
 80016d8:	f7ff fea4 	bl	8001424 <app_bms_state_transition_handler>
}
 80016dc:	bf00      	nop
 80016de:	3710      	adds	r7, #16
 80016e0:	46bd      	mov	sp, r7
 80016e2:	bd80      	pop	{r7, pc}

080016e4 <sm_state_idle_exit>:

/* Idle exit */
static void sm_state_idle_exit(TsStateMachine_t *const sm)
{
 80016e4:	b480      	push	{r7}
 80016e6:	b083      	sub	sp, #12
 80016e8:	af00      	add	r7, sp, #0
 80016ea:	6078      	str	r0, [r7, #4]
}
 80016ec:	bf00      	nop
 80016ee:	370c      	adds	r7, #12
 80016f0:	46bd      	mov	sp, r7
 80016f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016f6:	4770      	bx	lr

080016f8 <sm_state_sleep_entry>:

// ------------------ SLEEP STATE ------------------------------
/* Sleep entry */
static void sm_state_sleep_entry(TsStateMachine_t *const sm)
{
 80016f8:	b480      	push	{r7}
 80016fa:	b083      	sub	sp, #12
 80016fc:	af00      	add	r7, sp, #0
 80016fe:	6078      	str	r0, [r7, #4]
}
 8001700:	bf00      	nop
 8001702:	370c      	adds	r7, #12
 8001704:	46bd      	mov	sp, r7
 8001706:	f85d 7b04 	ldr.w	r7, [sp], #4
 800170a:	4770      	bx	lr

0800170c <sm_state_sleep_main>:
static void sm_state_sleep_main(TsStateMachine_t *const sm)
{
 800170c:	b480      	push	{r7}
 800170e:	b083      	sub	sp, #12
 8001710:	af00      	add	r7, sp, #0
 8001712:	6078      	str	r0, [r7, #4]
}
 8001714:	bf00      	nop
 8001716:	370c      	adds	r7, #12
 8001718:	46bd      	mov	sp, r7
 800171a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800171e:	4770      	bx	lr

08001720 <sm_state_sleep_exit>:
static void sm_state_sleep_exit(TsStateMachine_t *const sm)
{
 8001720:	b480      	push	{r7}
 8001722:	b083      	sub	sp, #12
 8001724:	af00      	add	r7, sp, #0
 8001726:	6078      	str	r0, [r7, #4]
}
 8001728:	bf00      	nop
 800172a:	370c      	adds	r7, #12
 800172c:	46bd      	mov	sp, r7
 800172e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001732:	4770      	bx	lr

08001734 <sm_state_unknown_main>:

static void sm_state_unknown_main(TsStateMachine_t *const sm)
{
 8001734:	b480      	push	{r7}
 8001736:	b083      	sub	sp, #12
 8001738:	af00      	add	r7, sp, #0
 800173a:	6078      	str	r0, [r7, #4]
}
 800173c:	bf00      	nop
 800173e:	370c      	adds	r7, #12
 8001740:	46bd      	mov	sp, r7
 8001742:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001746:	4770      	bx	lr

08001748 <app_gauge_init>:

	return ret_val;
}

int16_t app_gauge_init(void)
{
 8001748:	b480      	push	{r7}
 800174a:	b083      	sub	sp, #12
 800174c:	af00      	add	r7, sp, #0
    int16_t ret_val = SYS_ERR;
 800174e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001752:	80fb      	strh	r3, [r7, #6]

    // Config block reads
    block_read_cfg[eAlgoFet_BLOCK0].Addr = 0x02u;
 8001754:	4b07      	ldr	r3, [pc, #28]	; (8001774 <app_gauge_init+0x2c>)
 8001756:	2202      	movs	r2, #2
 8001758:	701a      	strb	r2, [r3, #0]
    block_read_cfg[eAlgoFet_BLOCK0].Len = 18u;
 800175a:	4b06      	ldr	r3, [pc, #24]	; (8001774 <app_gauge_init+0x2c>)
 800175c:	2212      	movs	r2, #18
 800175e:	705a      	strb	r2, [r3, #1]

    ret_val = SYS_OK;
 8001760:	2300      	movs	r3, #0
 8001762:	80fb      	strh	r3, [r7, #6]

    return ret_val;
 8001764:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
}
 8001768:	4618      	mov	r0, r3
 800176a:	370c      	adds	r7, #12
 800176c:	46bd      	mov	sp, r7
 800176e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001772:	4770      	bx	lr
 8001774:	20000100 	.word	0x20000100

08001778 <app_sys_init>:

#include "app_afe.h"
#include "app_fuel_gauge.h"

int16_t app_sys_init(void)
{
 8001778:	b580      	push	{r7, lr}
 800177a:	b082      	sub	sp, #8
 800177c:	af00      	add	r7, sp, #0
	int16_t ret_val = SYS_ERR;
 800177e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001782:	80fb      	strh	r3, [r7, #6]
	do
	{
		// TODO:
		// IO Init
		(void) MX_GPIO_Init();
 8001784:	f000 fe14 	bl	80023b0 <MX_GPIO_Init>
		// I2C Init
		(void) MX_I2C1_Init();
 8001788:	f000 feee 	bl	8002568 <MX_I2C1_Init>
		// SPI Init
		(void) MX_SPI1_Init();
 800178c:	f001 f87c 	bl	8002888 <MX_SPI1_Init>
		// CAN Init
		(void) MX_CAN1_Init();
 8001790:	f000 fa04 	bl	8001b9c <MX_CAN1_Init>
		// PWM Init
		(void) MX_DMA_Init();
 8001794:	f000 fc90 	bl	80020b8 <MX_DMA_Init>
		// ADC Init
		(void) MX_ADC1_Init();
 8001798:	f000 f82a 	bl	80017f0 <MX_ADC1_Init>

	}while(false);

	return ret_val;
 800179c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
}
 80017a0:	4618      	mov	r0, r3
 80017a2:	3708      	adds	r7, #8
 80017a4:	46bd      	mov	sp, r7
 80017a6:	bd80      	pop	{r7, pc}

080017a8 <app_sys_peripheral_init>:

int16_t app_sys_peripheral_init(void)
{
 80017a8:	b580      	push	{r7, lr}
 80017aa:	b082      	sub	sp, #8
 80017ac:	af00      	add	r7, sp, #0
	int16_t ret_val = SYS_ERR;
 80017ae:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80017b2:	80fb      	strh	r3, [r7, #6]
	do
	{
		// TODO:
		// AFE Init
		if(SYS_OK != app_afe_init())
 80017b4:	f7ff fe0c 	bl	80013d0 <app_afe_init>
 80017b8:	4603      	mov	r3, r0
 80017ba:	2b00      	cmp	r3, #0
 80017bc:	d10c      	bne.n	80017d8 <app_sys_peripheral_init+0x30>
		{
			break;
		}
		// Fuel Gauge Init
		if(SYS_OK != app_gauge_init())
 80017be:	f7ff ffc3 	bl	8001748 <app_gauge_init>
 80017c2:	4603      	mov	r3, r0
 80017c4:	2b00      	cmp	r3, #0
 80017c6:	d109      	bne.n	80017dc <app_sys_peripheral_init+0x34>
		{
			break;
		}
		//State Machine Init
		if(SYS_OK != app_bms_sm_init())
 80017c8:	f7ff fe1a 	bl	8001400 <app_bms_sm_init>
 80017cc:	4603      	mov	r3, r0
 80017ce:	2b00      	cmp	r3, #0
 80017d0:	d106      	bne.n	80017e0 <app_sys_peripheral_init+0x38>
		{
		    break;
		}
		// CAN NW Init

		ret_val = SYS_OK;
 80017d2:	2300      	movs	r3, #0
 80017d4:	80fb      	strh	r3, [r7, #6]
 80017d6:	e004      	b.n	80017e2 <app_sys_peripheral_init+0x3a>
			break;
 80017d8:	bf00      	nop
 80017da:	e002      	b.n	80017e2 <app_sys_peripheral_init+0x3a>
			break;
 80017dc:	bf00      	nop
 80017de:	e000      	b.n	80017e2 <app_sys_peripheral_init+0x3a>
		    break;
 80017e0:	bf00      	nop
	}while(false);

	return ret_val;
 80017e2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
}
 80017e6:	4618      	mov	r0, r3
 80017e8:	3708      	adds	r7, #8
 80017ea:	46bd      	mov	sp, r7
 80017ec:	bd80      	pop	{r7, pc}
	...

080017f0 <MX_ADC1_Init>:

ADC_HandleTypeDef hadc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 80017f0:	b580      	push	{r7, lr}
 80017f2:	b084      	sub	sp, #16
 80017f4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80017f6:	463b      	mov	r3, r7
 80017f8:	2200      	movs	r2, #0
 80017fa:	601a      	str	r2, [r3, #0]
 80017fc:	605a      	str	r2, [r3, #4]
 80017fe:	609a      	str	r2, [r3, #8]
 8001800:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8001802:	4b21      	ldr	r3, [pc, #132]	; (8001888 <MX_ADC1_Init+0x98>)
 8001804:	4a21      	ldr	r2, [pc, #132]	; (800188c <MX_ADC1_Init+0x9c>)
 8001806:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8001808:	4b1f      	ldr	r3, [pc, #124]	; (8001888 <MX_ADC1_Init+0x98>)
 800180a:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800180e:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001810:	4b1d      	ldr	r3, [pc, #116]	; (8001888 <MX_ADC1_Init+0x98>)
 8001812:	2200      	movs	r2, #0
 8001814:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 8001816:	4b1c      	ldr	r3, [pc, #112]	; (8001888 <MX_ADC1_Init+0x98>)
 8001818:	2200      	movs	r2, #0
 800181a:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 800181c:	4b1a      	ldr	r3, [pc, #104]	; (8001888 <MX_ADC1_Init+0x98>)
 800181e:	2200      	movs	r2, #0
 8001820:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001822:	4b19      	ldr	r3, [pc, #100]	; (8001888 <MX_ADC1_Init+0x98>)
 8001824:	2200      	movs	r2, #0
 8001826:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800182a:	4b17      	ldr	r3, [pc, #92]	; (8001888 <MX_ADC1_Init+0x98>)
 800182c:	2200      	movs	r2, #0
 800182e:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001830:	4b15      	ldr	r3, [pc, #84]	; (8001888 <MX_ADC1_Init+0x98>)
 8001832:	4a17      	ldr	r2, [pc, #92]	; (8001890 <MX_ADC1_Init+0xa0>)
 8001834:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001836:	4b14      	ldr	r3, [pc, #80]	; (8001888 <MX_ADC1_Init+0x98>)
 8001838:	2200      	movs	r2, #0
 800183a:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 800183c:	4b12      	ldr	r3, [pc, #72]	; (8001888 <MX_ADC1_Init+0x98>)
 800183e:	2201      	movs	r2, #1
 8001840:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8001842:	4b11      	ldr	r3, [pc, #68]	; (8001888 <MX_ADC1_Init+0x98>)
 8001844:	2200      	movs	r2, #0
 8001846:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800184a:	4b0f      	ldr	r3, [pc, #60]	; (8001888 <MX_ADC1_Init+0x98>)
 800184c:	2201      	movs	r2, #1
 800184e:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001850:	480d      	ldr	r0, [pc, #52]	; (8001888 <MX_ADC1_Init+0x98>)
 8001852:	f001 fb61 	bl	8002f18 <HAL_ADC_Init>
 8001856:	4603      	mov	r3, r0
 8001858:	2b00      	cmp	r3, #0
 800185a:	d001      	beq.n	8001860 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 800185c:	f001 f804 	bl	8002868 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_10;
 8001860:	230a      	movs	r3, #10
 8001862:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8001864:	2301      	movs	r3, #1
 8001866:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8001868:	2300      	movs	r3, #0
 800186a:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800186c:	463b      	mov	r3, r7
 800186e:	4619      	mov	r1, r3
 8001870:	4805      	ldr	r0, [pc, #20]	; (8001888 <MX_ADC1_Init+0x98>)
 8001872:	f001 fcbd 	bl	80031f0 <HAL_ADC_ConfigChannel>
 8001876:	4603      	mov	r3, r0
 8001878:	2b00      	cmp	r3, #0
 800187a:	d001      	beq.n	8001880 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 800187c:	f000 fff4 	bl	8002868 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001880:	bf00      	nop
 8001882:	3710      	adds	r7, #16
 8001884:	46bd      	mov	sp, r7
 8001886:	bd80      	pop	{r7, pc}
 8001888:	20000108 	.word	0x20000108
 800188c:	40012000 	.word	0x40012000
 8001890:	0f000001 	.word	0x0f000001

08001894 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8001894:	b580      	push	{r7, lr}
 8001896:	b08a      	sub	sp, #40	; 0x28
 8001898:	af00      	add	r7, sp, #0
 800189a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800189c:	f107 0314 	add.w	r3, r7, #20
 80018a0:	2200      	movs	r2, #0
 80018a2:	601a      	str	r2, [r3, #0]
 80018a4:	605a      	str	r2, [r3, #4]
 80018a6:	609a      	str	r2, [r3, #8]
 80018a8:	60da      	str	r2, [r3, #12]
 80018aa:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 80018ac:	687b      	ldr	r3, [r7, #4]
 80018ae:	681b      	ldr	r3, [r3, #0]
 80018b0:	4a17      	ldr	r2, [pc, #92]	; (8001910 <HAL_ADC_MspInit+0x7c>)
 80018b2:	4293      	cmp	r3, r2
 80018b4:	d127      	bne.n	8001906 <HAL_ADC_MspInit+0x72>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80018b6:	2300      	movs	r3, #0
 80018b8:	613b      	str	r3, [r7, #16]
 80018ba:	4b16      	ldr	r3, [pc, #88]	; (8001914 <HAL_ADC_MspInit+0x80>)
 80018bc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80018be:	4a15      	ldr	r2, [pc, #84]	; (8001914 <HAL_ADC_MspInit+0x80>)
 80018c0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80018c4:	6453      	str	r3, [r2, #68]	; 0x44
 80018c6:	4b13      	ldr	r3, [pc, #76]	; (8001914 <HAL_ADC_MspInit+0x80>)
 80018c8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80018ca:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80018ce:	613b      	str	r3, [r7, #16]
 80018d0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80018d2:	2300      	movs	r3, #0
 80018d4:	60fb      	str	r3, [r7, #12]
 80018d6:	4b0f      	ldr	r3, [pc, #60]	; (8001914 <HAL_ADC_MspInit+0x80>)
 80018d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018da:	4a0e      	ldr	r2, [pc, #56]	; (8001914 <HAL_ADC_MspInit+0x80>)
 80018dc:	f043 0304 	orr.w	r3, r3, #4
 80018e0:	6313      	str	r3, [r2, #48]	; 0x30
 80018e2:	4b0c      	ldr	r3, [pc, #48]	; (8001914 <HAL_ADC_MspInit+0x80>)
 80018e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018e6:	f003 0304 	and.w	r3, r3, #4
 80018ea:	60fb      	str	r3, [r7, #12]
 80018ec:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PC0     ------> ADC1_IN10
    PC1     ------> ADC1_IN11
    */
    GPIO_InitStruct.Pin = TEMP1_IN_Pin|TEMP2_IN_Pin;
 80018ee:	2303      	movs	r3, #3
 80018f0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80018f2:	2303      	movs	r3, #3
 80018f4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018f6:	2300      	movs	r3, #0
 80018f8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80018fa:	f107 0314 	add.w	r3, r7, #20
 80018fe:	4619      	mov	r1, r3
 8001900:	4805      	ldr	r0, [pc, #20]	; (8001918 <HAL_ADC_MspInit+0x84>)
 8001902:	f003 fd09 	bl	8005318 <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8001906:	bf00      	nop
 8001908:	3728      	adds	r7, #40	; 0x28
 800190a:	46bd      	mov	sp, r7
 800190c:	bd80      	pop	{r7, pc}
 800190e:	bf00      	nop
 8001910:	40012000 	.word	0x40012000
 8001914:	40023800 	.word	0x40023800
 8001918:	40020800 	.word	0x40020800

0800191c <HAL_CAN_RxFifo0MsgPendingCallback>:
int count = 0;
uint32_t id;
uint8_t state[8];

void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 800191c:	b480      	push	{r7}
 800191e:	b083      	sub	sp, #12
 8001920:	af00      	add	r7, sp, #0
 8001922:	6078      	str	r0, [r7, #4]
	//HAL_GPIO_TogglePin(GPIOB,GPIO_PIN_13);
}
 8001924:	bf00      	nop
 8001926:	370c      	adds	r7, #12
 8001928:	46bd      	mov	sp, r7
 800192a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800192e:	4770      	bx	lr

08001930 <tx_header_bat_bms_ovr>:

void tx_header_bat_bms_ovr()
{
 8001930:	b480      	push	{r7}
 8001932:	af00      	add	r7, sp, #0
	TxBatBmsOvr.DLC = BAT_BMS_OvrVIEW_DLC;
 8001934:	4b0b      	ldr	r3, [pc, #44]	; (8001964 <tx_header_bat_bms_ovr+0x34>)
 8001936:	2202      	movs	r2, #2
 8001938:	611a      	str	r2, [r3, #16]
	TxBatBmsOvr.ExtId = 0;
 800193a:	4b0a      	ldr	r3, [pc, #40]	; (8001964 <tx_header_bat_bms_ovr+0x34>)
 800193c:	2200      	movs	r2, #0
 800193e:	605a      	str	r2, [r3, #4]
	TxBatBmsOvr.IDE = CAN_ID_STD;
 8001940:	4b08      	ldr	r3, [pc, #32]	; (8001964 <tx_header_bat_bms_ovr+0x34>)
 8001942:	2200      	movs	r2, #0
 8001944:	609a      	str	r2, [r3, #8]
	TxBatBmsOvr.RTR = CAN_RTR_DATA;
 8001946:	4b07      	ldr	r3, [pc, #28]	; (8001964 <tx_header_bat_bms_ovr+0x34>)
 8001948:	2200      	movs	r2, #0
 800194a:	60da      	str	r2, [r3, #12]
	TxBatBmsOvr.StdId = BAT_BMS_OvrVIEW_CANID;
 800194c:	4b05      	ldr	r3, [pc, #20]	; (8001964 <tx_header_bat_bms_ovr+0x34>)
 800194e:	4a06      	ldr	r2, [pc, #24]	; (8001968 <tx_header_bat_bms_ovr+0x38>)
 8001950:	601a      	str	r2, [r3, #0]
	TxBatBmsOvr.TransmitGlobalTime = DISABLE;
 8001952:	4b04      	ldr	r3, [pc, #16]	; (8001964 <tx_header_bat_bms_ovr+0x34>)
 8001954:	2200      	movs	r2, #0
 8001956:	751a      	strb	r2, [r3, #20]
}
 8001958:	bf00      	nop
 800195a:	46bd      	mov	sp, r7
 800195c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001960:	4770      	bx	lr
 8001962:	bf00      	nop
 8001964:	200001bc 	.word	0x200001bc
 8001968:	001ff610 	.word	0x001ff610

0800196c <tx_header_bat_bms_ext_temp>:

void tx_header_bat_bms_ext_temp()
{
 800196c:	b480      	push	{r7}
 800196e:	af00      	add	r7, sp, #0
	TxBatExtTemp.DLC = BAT_BMS_ExtTemp_DLC;
 8001970:	4b0b      	ldr	r3, [pc, #44]	; (80019a0 <tx_header_bat_bms_ext_temp+0x34>)
 8001972:	2204      	movs	r2, #4
 8001974:	611a      	str	r2, [r3, #16]
	TxBatExtTemp.ExtId = 0;
 8001976:	4b0a      	ldr	r3, [pc, #40]	; (80019a0 <tx_header_bat_bms_ext_temp+0x34>)
 8001978:	2200      	movs	r2, #0
 800197a:	605a      	str	r2, [r3, #4]
	TxBatExtTemp.IDE = CAN_ID_STD;
 800197c:	4b08      	ldr	r3, [pc, #32]	; (80019a0 <tx_header_bat_bms_ext_temp+0x34>)
 800197e:	2200      	movs	r2, #0
 8001980:	609a      	str	r2, [r3, #8]
	TxBatExtTemp.RTR = CAN_RTR_DATA;
 8001982:	4b07      	ldr	r3, [pc, #28]	; (80019a0 <tx_header_bat_bms_ext_temp+0x34>)
 8001984:	2200      	movs	r2, #0
 8001986:	60da      	str	r2, [r3, #12]
	TxBatExtTemp.StdId = BAT_BMS_ExtTemp_CANID;
 8001988:	4b05      	ldr	r3, [pc, #20]	; (80019a0 <tx_header_bat_bms_ext_temp+0x34>)
 800198a:	4a06      	ldr	r2, [pc, #24]	; (80019a4 <tx_header_bat_bms_ext_temp+0x38>)
 800198c:	601a      	str	r2, [r3, #0]
	TxBatExtTemp.TransmitGlobalTime = DISABLE;
 800198e:	4b04      	ldr	r3, [pc, #16]	; (80019a0 <tx_header_bat_bms_ext_temp+0x34>)
 8001990:	2200      	movs	r2, #0
 8001992:	751a      	strb	r2, [r3, #20]
}
 8001994:	bf00      	nop
 8001996:	46bd      	mov	sp, r7
 8001998:	f85d 7b04 	ldr.w	r7, [sp], #4
 800199c:	4770      	bx	lr
 800199e:	bf00      	nop
 80019a0:	200001d4 	.word	0x200001d4
 80019a4:	001ff611 	.word	0x001ff611

080019a8 <tx_header_bat_gauge_ovr>:

void tx_header_bat_gauge_ovr()
{
 80019a8:	b480      	push	{r7}
 80019aa:	af00      	add	r7, sp, #0
	TxBatGaugeOvr.DLC = BAT_GAUGE_OvrVIEW_DLC;
 80019ac:	4b0b      	ldr	r3, [pc, #44]	; (80019dc <tx_header_bat_gauge_ovr+0x34>)
 80019ae:	2204      	movs	r2, #4
 80019b0:	611a      	str	r2, [r3, #16]
	TxBatGaugeOvr.ExtId = 0;
 80019b2:	4b0a      	ldr	r3, [pc, #40]	; (80019dc <tx_header_bat_gauge_ovr+0x34>)
 80019b4:	2200      	movs	r2, #0
 80019b6:	605a      	str	r2, [r3, #4]
	TxBatGaugeOvr.IDE = CAN_ID_STD;
 80019b8:	4b08      	ldr	r3, [pc, #32]	; (80019dc <tx_header_bat_gauge_ovr+0x34>)
 80019ba:	2200      	movs	r2, #0
 80019bc:	609a      	str	r2, [r3, #8]
	TxBatGaugeOvr.RTR = CAN_RTR_DATA;
 80019be:	4b07      	ldr	r3, [pc, #28]	; (80019dc <tx_header_bat_gauge_ovr+0x34>)
 80019c0:	2200      	movs	r2, #0
 80019c2:	60da      	str	r2, [r3, #12]
	TxBatGaugeOvr.StdId = BAT_GAUGE_OvrVIEW_CANID;
 80019c4:	4b05      	ldr	r3, [pc, #20]	; (80019dc <tx_header_bat_gauge_ovr+0x34>)
 80019c6:	4a06      	ldr	r2, [pc, #24]	; (80019e0 <tx_header_bat_gauge_ovr+0x38>)
 80019c8:	601a      	str	r2, [r3, #0]
	TxBatGaugeOvr.TransmitGlobalTime = DISABLE;
 80019ca:	4b04      	ldr	r3, [pc, #16]	; (80019dc <tx_header_bat_gauge_ovr+0x34>)
 80019cc:	2200      	movs	r2, #0
 80019ce:	751a      	strb	r2, [r3, #20]
}
 80019d0:	bf00      	nop
 80019d2:	46bd      	mov	sp, r7
 80019d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019d8:	4770      	bx	lr
 80019da:	bf00      	nop
 80019dc:	200001ec 	.word	0x200001ec
 80019e0:	001ff810 	.word	0x001ff810

080019e4 <tx_header_bat_gauge_Vit>:

void tx_header_bat_gauge_Vit()
{
 80019e4:	b480      	push	{r7}
 80019e6:	af00      	add	r7, sp, #0
	TxBatGaugeVit.DLC = BAT_GAUGE_ViT_DLC;
 80019e8:	4b0b      	ldr	r3, [pc, #44]	; (8001a18 <tx_header_bat_gauge_Vit+0x34>)
 80019ea:	2206      	movs	r2, #6
 80019ec:	611a      	str	r2, [r3, #16]
	TxBatGaugeVit.ExtId = 0;
 80019ee:	4b0a      	ldr	r3, [pc, #40]	; (8001a18 <tx_header_bat_gauge_Vit+0x34>)
 80019f0:	2200      	movs	r2, #0
 80019f2:	605a      	str	r2, [r3, #4]
	TxBatGaugeVit.IDE = CAN_ID_STD;
 80019f4:	4b08      	ldr	r3, [pc, #32]	; (8001a18 <tx_header_bat_gauge_Vit+0x34>)
 80019f6:	2200      	movs	r2, #0
 80019f8:	609a      	str	r2, [r3, #8]
	TxBatGaugeVit.RTR = CAN_RTR_DATA;
 80019fa:	4b07      	ldr	r3, [pc, #28]	; (8001a18 <tx_header_bat_gauge_Vit+0x34>)
 80019fc:	2200      	movs	r2, #0
 80019fe:	60da      	str	r2, [r3, #12]
	TxBatGaugeVit.StdId = BAT_GAUGE_ViT_CANID;
 8001a00:	4b05      	ldr	r3, [pc, #20]	; (8001a18 <tx_header_bat_gauge_Vit+0x34>)
 8001a02:	4a06      	ldr	r2, [pc, #24]	; (8001a1c <tx_header_bat_gauge_Vit+0x38>)
 8001a04:	601a      	str	r2, [r3, #0]
	TxBatGaugeVit.TransmitGlobalTime = DISABLE;
 8001a06:	4b04      	ldr	r3, [pc, #16]	; (8001a18 <tx_header_bat_gauge_Vit+0x34>)
 8001a08:	2200      	movs	r2, #0
 8001a0a:	751a      	strb	r2, [r3, #20]
}
 8001a0c:	bf00      	nop
 8001a0e:	46bd      	mov	sp, r7
 8001a10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a14:	4770      	bx	lr
 8001a16:	bf00      	nop
 8001a18:	20000204 	.word	0x20000204
 8001a1c:	001ff820 	.word	0x001ff820

08001a20 <tx_header_bat_brickA_Vit>:

void tx_header_bat_brickA_Vit()
{
 8001a20:	b480      	push	{r7}
 8001a22:	af00      	add	r7, sp, #0
	TxBrickAViT.DLC = BAT_AFE_vBRICK_A_DLC;
 8001a24:	4b0b      	ldr	r3, [pc, #44]	; (8001a54 <tx_header_bat_brickA_Vit+0x34>)
 8001a26:	2208      	movs	r2, #8
 8001a28:	611a      	str	r2, [r3, #16]
	TxBrickAViT.ExtId = 0;
 8001a2a:	4b0a      	ldr	r3, [pc, #40]	; (8001a54 <tx_header_bat_brickA_Vit+0x34>)
 8001a2c:	2200      	movs	r2, #0
 8001a2e:	605a      	str	r2, [r3, #4]
	TxBrickAViT.IDE = CAN_ID_STD;
 8001a30:	4b08      	ldr	r3, [pc, #32]	; (8001a54 <tx_header_bat_brickA_Vit+0x34>)
 8001a32:	2200      	movs	r2, #0
 8001a34:	609a      	str	r2, [r3, #8]
	TxBrickAViT.RTR = CAN_RTR_DATA;
 8001a36:	4b07      	ldr	r3, [pc, #28]	; (8001a54 <tx_header_bat_brickA_Vit+0x34>)
 8001a38:	2200      	movs	r2, #0
 8001a3a:	60da      	str	r2, [r3, #12]
	TxBrickAViT.StdId = BAT_AFE_vBRICK_A_CANID;
 8001a3c:	4b05      	ldr	r3, [pc, #20]	; (8001a54 <tx_header_bat_brickA_Vit+0x34>)
 8001a3e:	4a06      	ldr	r2, [pc, #24]	; (8001a58 <tx_header_bat_brickA_Vit+0x38>)
 8001a40:	601a      	str	r2, [r3, #0]
	TxBrickAViT.TransmitGlobalTime = DISABLE;
 8001a42:	4b04      	ldr	r3, [pc, #16]	; (8001a54 <tx_header_bat_brickA_Vit+0x34>)
 8001a44:	2200      	movs	r2, #0
 8001a46:	751a      	strb	r2, [r3, #20]
}
 8001a48:	bf00      	nop
 8001a4a:	46bd      	mov	sp, r7
 8001a4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a50:	4770      	bx	lr
 8001a52:	bf00      	nop
 8001a54:	2000021c 	.word	0x2000021c
 8001a58:	001ff710 	.word	0x001ff710

08001a5c <tx_header_bat_brickB_Vit>:

void tx_header_bat_brickB_Vit()
{
 8001a5c:	b480      	push	{r7}
 8001a5e:	af00      	add	r7, sp, #0
	TxBrickBViT.DLC = BAT_AFE_vBRICK_B_DLC;
 8001a60:	4b0b      	ldr	r3, [pc, #44]	; (8001a90 <tx_header_bat_brickB_Vit+0x34>)
 8001a62:	2208      	movs	r2, #8
 8001a64:	611a      	str	r2, [r3, #16]
	TxBrickBViT.ExtId = 0;
 8001a66:	4b0a      	ldr	r3, [pc, #40]	; (8001a90 <tx_header_bat_brickB_Vit+0x34>)
 8001a68:	2200      	movs	r2, #0
 8001a6a:	605a      	str	r2, [r3, #4]
	TxBrickBViT.IDE = CAN_ID_STD;
 8001a6c:	4b08      	ldr	r3, [pc, #32]	; (8001a90 <tx_header_bat_brickB_Vit+0x34>)
 8001a6e:	2200      	movs	r2, #0
 8001a70:	609a      	str	r2, [r3, #8]
	TxBrickBViT.RTR = CAN_RTR_DATA;
 8001a72:	4b07      	ldr	r3, [pc, #28]	; (8001a90 <tx_header_bat_brickB_Vit+0x34>)
 8001a74:	2200      	movs	r2, #0
 8001a76:	60da      	str	r2, [r3, #12]
	TxBrickBViT.StdId = BAT_AFE_vBRICK_B_CANID;
 8001a78:	4b05      	ldr	r3, [pc, #20]	; (8001a90 <tx_header_bat_brickB_Vit+0x34>)
 8001a7a:	4a06      	ldr	r2, [pc, #24]	; (8001a94 <tx_header_bat_brickB_Vit+0x38>)
 8001a7c:	601a      	str	r2, [r3, #0]
	TxBrickBViT.TransmitGlobalTime = DISABLE;
 8001a7e:	4b04      	ldr	r3, [pc, #16]	; (8001a90 <tx_header_bat_brickB_Vit+0x34>)
 8001a80:	2200      	movs	r2, #0
 8001a82:	751a      	strb	r2, [r3, #20]
}
 8001a84:	bf00      	nop
 8001a86:	46bd      	mov	sp, r7
 8001a88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a8c:	4770      	bx	lr
 8001a8e:	bf00      	nop
 8001a90:	20000234 	.word	0x20000234
 8001a94:	001ff711 	.word	0x001ff711

08001a98 <tx_header_bat_brickC_Vit>:

void tx_header_bat_brickC_Vit()
{
 8001a98:	b480      	push	{r7}
 8001a9a:	af00      	add	r7, sp, #0
	TxBrickCViT.DLC = BAT_AFE_vBRICK_C_DLC;
 8001a9c:	4b0b      	ldr	r3, [pc, #44]	; (8001acc <tx_header_bat_brickC_Vit+0x34>)
 8001a9e:	2208      	movs	r2, #8
 8001aa0:	611a      	str	r2, [r3, #16]
	TxBrickCViT.ExtId = 0;
 8001aa2:	4b0a      	ldr	r3, [pc, #40]	; (8001acc <tx_header_bat_brickC_Vit+0x34>)
 8001aa4:	2200      	movs	r2, #0
 8001aa6:	605a      	str	r2, [r3, #4]
	TxBrickCViT.IDE = CAN_ID_STD;
 8001aa8:	4b08      	ldr	r3, [pc, #32]	; (8001acc <tx_header_bat_brickC_Vit+0x34>)
 8001aaa:	2200      	movs	r2, #0
 8001aac:	609a      	str	r2, [r3, #8]
	TxBrickCViT.RTR = CAN_RTR_DATA;
 8001aae:	4b07      	ldr	r3, [pc, #28]	; (8001acc <tx_header_bat_brickC_Vit+0x34>)
 8001ab0:	2200      	movs	r2, #0
 8001ab2:	60da      	str	r2, [r3, #12]
	TxBrickCViT.StdId = BAT_AFE_vBRICK_C_CANID;
 8001ab4:	4b05      	ldr	r3, [pc, #20]	; (8001acc <tx_header_bat_brickC_Vit+0x34>)
 8001ab6:	4a06      	ldr	r2, [pc, #24]	; (8001ad0 <tx_header_bat_brickC_Vit+0x38>)
 8001ab8:	601a      	str	r2, [r3, #0]
	TxBrickCViT.TransmitGlobalTime = DISABLE;
 8001aba:	4b04      	ldr	r3, [pc, #16]	; (8001acc <tx_header_bat_brickC_Vit+0x34>)
 8001abc:	2200      	movs	r2, #0
 8001abe:	751a      	strb	r2, [r3, #20]
}
 8001ac0:	bf00      	nop
 8001ac2:	46bd      	mov	sp, r7
 8001ac4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ac8:	4770      	bx	lr
 8001aca:	bf00      	nop
 8001acc:	2000024c 	.word	0x2000024c
 8001ad0:	001ff712 	.word	0x001ff712

08001ad4 <tx_header_bat_brickD_vit>:

void tx_header_bat_brickD_vit()
{
 8001ad4:	b480      	push	{r7}
 8001ad6:	af00      	add	r7, sp, #0
	TxBrickDViT.DLC = BAT_AFE_vBRICK_D_DLC;
 8001ad8:	4b0b      	ldr	r3, [pc, #44]	; (8001b08 <tx_header_bat_brickD_vit+0x34>)
 8001ada:	2204      	movs	r2, #4
 8001adc:	611a      	str	r2, [r3, #16]
	TxBrickDViT.ExtId = 0;
 8001ade:	4b0a      	ldr	r3, [pc, #40]	; (8001b08 <tx_header_bat_brickD_vit+0x34>)
 8001ae0:	2200      	movs	r2, #0
 8001ae2:	605a      	str	r2, [r3, #4]
	TxBrickDViT.IDE = CAN_ID_STD;
 8001ae4:	4b08      	ldr	r3, [pc, #32]	; (8001b08 <tx_header_bat_brickD_vit+0x34>)
 8001ae6:	2200      	movs	r2, #0
 8001ae8:	609a      	str	r2, [r3, #8]
	TxBrickDViT.RTR = CAN_RTR_DATA;
 8001aea:	4b07      	ldr	r3, [pc, #28]	; (8001b08 <tx_header_bat_brickD_vit+0x34>)
 8001aec:	2200      	movs	r2, #0
 8001aee:	60da      	str	r2, [r3, #12]
	TxBrickDViT.StdId = BAT_AFE_vBRICK_D_CANID;
 8001af0:	4b05      	ldr	r3, [pc, #20]	; (8001b08 <tx_header_bat_brickD_vit+0x34>)
 8001af2:	4a06      	ldr	r2, [pc, #24]	; (8001b0c <tx_header_bat_brickD_vit+0x38>)
 8001af4:	601a      	str	r2, [r3, #0]
	TxBrickDViT.TransmitGlobalTime = DISABLE;
 8001af6:	4b04      	ldr	r3, [pc, #16]	; (8001b08 <tx_header_bat_brickD_vit+0x34>)
 8001af8:	2200      	movs	r2, #0
 8001afa:	751a      	strb	r2, [r3, #20]
}
 8001afc:	bf00      	nop
 8001afe:	46bd      	mov	sp, r7
 8001b00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b04:	4770      	bx	lr
 8001b06:	bf00      	nop
 8001b08:	20000264 	.word	0x20000264
 8001b0c:	001ff713 	.word	0x001ff713

08001b10 <rx_header_fcu_state>:

void rx_header_fcu_state()
{
 8001b10:	b480      	push	{r7}
 8001b12:	af00      	add	r7, sp, #0
	RxHeader.DLC = 8;
 8001b14:	4b09      	ldr	r3, [pc, #36]	; (8001b3c <rx_header_fcu_state+0x2c>)
 8001b16:	2208      	movs	r2, #8
 8001b18:	611a      	str	r2, [r3, #16]
	RxHeader.ExtId = 0;
 8001b1a:	4b08      	ldr	r3, [pc, #32]	; (8001b3c <rx_header_fcu_state+0x2c>)
 8001b1c:	2200      	movs	r2, #0
 8001b1e:	605a      	str	r2, [r3, #4]
	RxHeader.IDE = CAN_ID_STD;
 8001b20:	4b06      	ldr	r3, [pc, #24]	; (8001b3c <rx_header_fcu_state+0x2c>)
 8001b22:	2200      	movs	r2, #0
 8001b24:	609a      	str	r2, [r3, #8]
	RxHeader.RTR = CAN_RTR_REMOTE;
 8001b26:	4b05      	ldr	r3, [pc, #20]	; (8001b3c <rx_header_fcu_state+0x2c>)
 8001b28:	2202      	movs	r2, #2
 8001b2a:	60da      	str	r2, [r3, #12]
	RxHeader.StdId = 0x00;
 8001b2c:	4b03      	ldr	r3, [pc, #12]	; (8001b3c <rx_header_fcu_state+0x2c>)
 8001b2e:	2200      	movs	r2, #0
 8001b30:	601a      	str	r2, [r3, #0]
}
 8001b32:	bf00      	nop
 8001b34:	46bd      	mov	sp, r7
 8001b36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b3a:	4770      	bx	lr
 8001b3c:	2000027c 	.word	0x2000027c

08001b40 <set_filter_config>:

void set_filter_config()
{
 8001b40:	b580      	push	{r7, lr}
 8001b42:	af00      	add	r7, sp, #0
	filterConfig.FilterFIFOAssignment = CAN_FILTER_FIFO0;
 8001b44:	4b13      	ldr	r3, [pc, #76]	; (8001b94 <set_filter_config+0x54>)
 8001b46:	2200      	movs	r2, #0
 8001b48:	611a      	str	r2, [r3, #16]
	filterConfig.FilterActivation = ENABLE;
 8001b4a:	4b12      	ldr	r3, [pc, #72]	; (8001b94 <set_filter_config+0x54>)
 8001b4c:	2201      	movs	r2, #1
 8001b4e:	621a      	str	r2, [r3, #32]
	filterConfig.FilterBank = 2;
 8001b50:	4b10      	ldr	r3, [pc, #64]	; (8001b94 <set_filter_config+0x54>)
 8001b52:	2202      	movs	r2, #2
 8001b54:	615a      	str	r2, [r3, #20]
	filterConfig.FilterIdLow = 0x0101;
 8001b56:	4b0f      	ldr	r3, [pc, #60]	; (8001b94 <set_filter_config+0x54>)
 8001b58:	f240 1201 	movw	r2, #257	; 0x101
 8001b5c:	605a      	str	r2, [r3, #4]
	filterConfig.FilterIdHigh = 0x0000;
 8001b5e:	4b0d      	ldr	r3, [pc, #52]	; (8001b94 <set_filter_config+0x54>)
 8001b60:	2200      	movs	r2, #0
 8001b62:	601a      	str	r2, [r3, #0]
	filterConfig.FilterMaskIdLow = 0x1101;
 8001b64:	4b0b      	ldr	r3, [pc, #44]	; (8001b94 <set_filter_config+0x54>)
 8001b66:	f241 1201 	movw	r2, #4353	; 0x1101
 8001b6a:	60da      	str	r2, [r3, #12]
	filterConfig.FilterMaskIdHigh = 0x1111;
 8001b6c:	4b09      	ldr	r3, [pc, #36]	; (8001b94 <set_filter_config+0x54>)
 8001b6e:	f241 1211 	movw	r2, #4369	; 0x1111
 8001b72:	609a      	str	r2, [r3, #8]
	filterConfig.FilterMode = CAN_FILTERMODE_IDMASK;
 8001b74:	4b07      	ldr	r3, [pc, #28]	; (8001b94 <set_filter_config+0x54>)
 8001b76:	2200      	movs	r2, #0
 8001b78:	619a      	str	r2, [r3, #24]
	filterConfig.FilterScale = CAN_FILTERSCALE_32BIT;
 8001b7a:	4b06      	ldr	r3, [pc, #24]	; (8001b94 <set_filter_config+0x54>)
 8001b7c:	2201      	movs	r2, #1
 8001b7e:	61da      	str	r2, [r3, #28]
	filterConfig.SlaveStartFilterBank = 3;
 8001b80:	4b04      	ldr	r3, [pc, #16]	; (8001b94 <set_filter_config+0x54>)
 8001b82:	2203      	movs	r2, #3
 8001b84:	625a      	str	r2, [r3, #36]	; 0x24

	HAL_CAN_ConfigFilter(&hcan1, &filterConfig);
 8001b86:	4903      	ldr	r1, [pc, #12]	; (8001b94 <set_filter_config+0x54>)
 8001b88:	4803      	ldr	r0, [pc, #12]	; (8001b98 <set_filter_config+0x58>)
 8001b8a:	f002 f81b 	bl	8003bc4 <HAL_CAN_ConfigFilter>
}
 8001b8e:	bf00      	nop
 8001b90:	bd80      	pop	{r7, pc}
 8001b92:	bf00      	nop
 8001b94:	20000150 	.word	0x20000150
 8001b98:	200002ac 	.word	0x200002ac

08001b9c <MX_CAN1_Init>:

CAN_HandleTypeDef hcan1;

/* CAN1 init function */
void MX_CAN1_Init(void)
{
 8001b9c:	b580      	push	{r7, lr}
 8001b9e:	af00      	add	r7, sp, #0
  /* USER CODE END CAN1_Init 0 */

  /* USER CODE BEGIN CAN1_Init 1 */

  /* USER CODE END CAN1_Init 1 */
  hcan1.Instance = CAN1;
 8001ba0:	4b1a      	ldr	r3, [pc, #104]	; (8001c0c <MX_CAN1_Init+0x70>)
 8001ba2:	4a1b      	ldr	r2, [pc, #108]	; (8001c10 <MX_CAN1_Init+0x74>)
 8001ba4:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 5;
 8001ba6:	4b19      	ldr	r3, [pc, #100]	; (8001c0c <MX_CAN1_Init+0x70>)
 8001ba8:	2205      	movs	r2, #5
 8001baa:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 8001bac:	4b17      	ldr	r3, [pc, #92]	; (8001c0c <MX_CAN1_Init+0x70>)
 8001bae:	2200      	movs	r2, #0
 8001bb0:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8001bb2:	4b16      	ldr	r3, [pc, #88]	; (8001c0c <MX_CAN1_Init+0x70>)
 8001bb4:	2200      	movs	r2, #0
 8001bb6:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_15TQ;
 8001bb8:	4b14      	ldr	r3, [pc, #80]	; (8001c0c <MX_CAN1_Init+0x70>)
 8001bba:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 8001bbe:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_2TQ;
 8001bc0:	4b12      	ldr	r3, [pc, #72]	; (8001c0c <MX_CAN1_Init+0x70>)
 8001bc2:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8001bc6:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 8001bc8:	4b10      	ldr	r3, [pc, #64]	; (8001c0c <MX_CAN1_Init+0x70>)
 8001bca:	2200      	movs	r2, #0
 8001bcc:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 8001bce:	4b0f      	ldr	r3, [pc, #60]	; (8001c0c <MX_CAN1_Init+0x70>)
 8001bd0:	2200      	movs	r2, #0
 8001bd2:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 8001bd4:	4b0d      	ldr	r3, [pc, #52]	; (8001c0c <MX_CAN1_Init+0x70>)
 8001bd6:	2200      	movs	r2, #0
 8001bd8:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 8001bda:	4b0c      	ldr	r3, [pc, #48]	; (8001c0c <MX_CAN1_Init+0x70>)
 8001bdc:	2200      	movs	r2, #0
 8001bde:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 8001be0:	4b0a      	ldr	r3, [pc, #40]	; (8001c0c <MX_CAN1_Init+0x70>)
 8001be2:	2200      	movs	r2, #0
 8001be4:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 8001be6:	4b09      	ldr	r3, [pc, #36]	; (8001c0c <MX_CAN1_Init+0x70>)
 8001be8:	2200      	movs	r2, #0
 8001bea:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 8001bec:	4807      	ldr	r0, [pc, #28]	; (8001c0c <MX_CAN1_Init+0x70>)
 8001bee:	f001 fd7f 	bl	80036f0 <HAL_CAN_Init>
 8001bf2:	4603      	mov	r3, r0
 8001bf4:	2b00      	cmp	r3, #0
 8001bf6:	d001      	beq.n	8001bfc <MX_CAN1_Init+0x60>
  {
    Error_Handler();
 8001bf8:	f000 fe36 	bl	8002868 <Error_Handler>
  }
  /* USER CODE BEGIN CAN1_Init 2 */

  HAL_CAN_Start(&hcan1);
 8001bfc:	4803      	ldr	r0, [pc, #12]	; (8001c0c <MX_CAN1_Init+0x70>)
 8001bfe:	f002 f92f 	bl	8003e60 <HAL_CAN_Start>
  rx_header_fcu_state();
 8001c02:	f7ff ff85 	bl	8001b10 <rx_header_fcu_state>

  /* USER CODE END CAN1_Init 2 */

}
 8001c06:	bf00      	nop
 8001c08:	bd80      	pop	{r7, pc}
 8001c0a:	bf00      	nop
 8001c0c:	200002ac 	.word	0x200002ac
 8001c10:	40006400 	.word	0x40006400

08001c14 <HAL_CAN_MspInit>:

void HAL_CAN_MspInit(CAN_HandleTypeDef* canHandle)
{
 8001c14:	b580      	push	{r7, lr}
 8001c16:	b08a      	sub	sp, #40	; 0x28
 8001c18:	af00      	add	r7, sp, #0
 8001c1a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c1c:	f107 0314 	add.w	r3, r7, #20
 8001c20:	2200      	movs	r2, #0
 8001c22:	601a      	str	r2, [r3, #0]
 8001c24:	605a      	str	r2, [r3, #4]
 8001c26:	609a      	str	r2, [r3, #8]
 8001c28:	60da      	str	r2, [r3, #12]
 8001c2a:	611a      	str	r2, [r3, #16]
  if(canHandle->Instance==CAN1)
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	681b      	ldr	r3, [r3, #0]
 8001c30:	4a29      	ldr	r2, [pc, #164]	; (8001cd8 <HAL_CAN_MspInit+0xc4>)
 8001c32:	4293      	cmp	r3, r2
 8001c34:	d14c      	bne.n	8001cd0 <HAL_CAN_MspInit+0xbc>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* CAN1 clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 8001c36:	2300      	movs	r3, #0
 8001c38:	613b      	str	r3, [r7, #16]
 8001c3a:	4b28      	ldr	r3, [pc, #160]	; (8001cdc <HAL_CAN_MspInit+0xc8>)
 8001c3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c3e:	4a27      	ldr	r2, [pc, #156]	; (8001cdc <HAL_CAN_MspInit+0xc8>)
 8001c40:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001c44:	6413      	str	r3, [r2, #64]	; 0x40
 8001c46:	4b25      	ldr	r3, [pc, #148]	; (8001cdc <HAL_CAN_MspInit+0xc8>)
 8001c48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c4a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001c4e:	613b      	str	r3, [r7, #16]
 8001c50:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c52:	2300      	movs	r3, #0
 8001c54:	60fb      	str	r3, [r7, #12]
 8001c56:	4b21      	ldr	r3, [pc, #132]	; (8001cdc <HAL_CAN_MspInit+0xc8>)
 8001c58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c5a:	4a20      	ldr	r2, [pc, #128]	; (8001cdc <HAL_CAN_MspInit+0xc8>)
 8001c5c:	f043 0301 	orr.w	r3, r3, #1
 8001c60:	6313      	str	r3, [r2, #48]	; 0x30
 8001c62:	4b1e      	ldr	r3, [pc, #120]	; (8001cdc <HAL_CAN_MspInit+0xc8>)
 8001c64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c66:	f003 0301 	and.w	r3, r3, #1
 8001c6a:	60fb      	str	r3, [r7, #12]
 8001c6c:	68fb      	ldr	r3, [r7, #12]
    /**CAN1 GPIO Configuration
    PA11     ------> CAN1_RX
    PA12     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8001c6e:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8001c72:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c74:	2302      	movs	r3, #2
 8001c76:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c78:	2300      	movs	r3, #0
 8001c7a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001c7c:	2303      	movs	r3, #3
 8001c7e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 8001c80:	2309      	movs	r3, #9
 8001c82:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c84:	f107 0314 	add.w	r3, r7, #20
 8001c88:	4619      	mov	r1, r3
 8001c8a:	4815      	ldr	r0, [pc, #84]	; (8001ce0 <HAL_CAN_MspInit+0xcc>)
 8001c8c:	f003 fb44 	bl	8005318 <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(CAN1_TX_IRQn, 5, 0);
 8001c90:	2200      	movs	r2, #0
 8001c92:	2105      	movs	r1, #5
 8001c94:	2013      	movs	r0, #19
 8001c96:	f002 fe75 	bl	8004984 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_TX_IRQn);
 8001c9a:	2013      	movs	r0, #19
 8001c9c:	f002 fe9e 	bl	80049dc <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 5, 0);
 8001ca0:	2200      	movs	r2, #0
 8001ca2:	2105      	movs	r1, #5
 8001ca4:	2014      	movs	r0, #20
 8001ca6:	f002 fe6d 	bl	8004984 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 8001caa:	2014      	movs	r0, #20
 8001cac:	f002 fe96 	bl	80049dc <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_RX1_IRQn, 5, 0);
 8001cb0:	2200      	movs	r2, #0
 8001cb2:	2105      	movs	r1, #5
 8001cb4:	2015      	movs	r0, #21
 8001cb6:	f002 fe65 	bl	8004984 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX1_IRQn);
 8001cba:	2015      	movs	r0, #21
 8001cbc:	f002 fe8e 	bl	80049dc <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_SCE_IRQn, 5, 0);
 8001cc0:	2200      	movs	r2, #0
 8001cc2:	2105      	movs	r1, #5
 8001cc4:	2016      	movs	r0, #22
 8001cc6:	f002 fe5d 	bl	8004984 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_SCE_IRQn);
 8001cca:	2016      	movs	r0, #22
 8001ccc:	f002 fe86 	bl	80049dc <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }
}
 8001cd0:	bf00      	nop
 8001cd2:	3728      	adds	r7, #40	; 0x28
 8001cd4:	46bd      	mov	sp, r7
 8001cd6:	bd80      	pop	{r7, pc}
 8001cd8:	40006400 	.word	0x40006400
 8001cdc:	40023800 	.word	0x40023800
 8001ce0:	40020000 	.word	0x40020000

08001ce4 <can_bat_gauge_ovr_write_data>:
  }
}

/* USER CODE BEGIN 1 */
void can_bat_gauge_ovr_write_data(void)
{
 8001ce4:	b580      	push	{r7, lr}
 8001ce6:	af00      	add	r7, sp, #0
	tx_header_bat_gauge_ovr();
 8001ce8:	f7ff fe5e 	bl	80019a8 <tx_header_bat_gauge_ovr>
	id = Pack_BAT_GAUGE_OvrVIEW_can_codegen(&batGaugeOvr, &canFrame);
 8001cec:	4909      	ldr	r1, [pc, #36]	; (8001d14 <can_bat_gauge_ovr_write_data+0x30>)
 8001cee:	480a      	ldr	r0, [pc, #40]	; (8001d18 <can_bat_gauge_ovr_write_data+0x34>)
 8001cf0:	f7fe fe66 	bl	80009c0 <Pack_BAT_GAUGE_OvrVIEW_can_codegen>
 8001cf4:	4603      	mov	r3, r0
 8001cf6:	4a09      	ldr	r2, [pc, #36]	; (8001d1c <can_bat_gauge_ovr_write_data+0x38>)
 8001cf8:	6013      	str	r3, [r2, #0]
	if(id == 0x1ff810)
 8001cfa:	4b08      	ldr	r3, [pc, #32]	; (8001d1c <can_bat_gauge_ovr_write_data+0x38>)
 8001cfc:	681b      	ldr	r3, [r3, #0]
 8001cfe:	4a08      	ldr	r2, [pc, #32]	; (8001d20 <can_bat_gauge_ovr_write_data+0x3c>)
 8001d00:	4293      	cmp	r3, r2
 8001d02:	d105      	bne.n	8001d10 <can_bat_gauge_ovr_write_data+0x2c>
	HAL_CAN_AddTxMessage(&hcan1, &TxBatGaugeOvr, canFrame.Data, &mailbox1Hz);
 8001d04:	4b07      	ldr	r3, [pc, #28]	; (8001d24 <can_bat_gauge_ovr_write_data+0x40>)
 8001d06:	4a08      	ldr	r2, [pc, #32]	; (8001d28 <can_bat_gauge_ovr_write_data+0x44>)
 8001d08:	4908      	ldr	r1, [pc, #32]	; (8001d2c <can_bat_gauge_ovr_write_data+0x48>)
 8001d0a:	4809      	ldr	r0, [pc, #36]	; (8001d30 <can_bat_gauge_ovr_write_data+0x4c>)
 8001d0c:	f002 f8ec 	bl	8003ee8 <HAL_CAN_AddTxMessage>
}
 8001d10:	bf00      	nop
 8001d12:	bd80      	pop	{r7, pc}
 8001d14:	20000178 	.word	0x20000178
 8001d18:	200001b0 	.word	0x200001b0
 8001d1c:	200002a0 	.word	0x200002a0
 8001d20:	001ff810 	.word	0x001ff810
 8001d24:	20000298 	.word	0x20000298
 8001d28:	2000017d 	.word	0x2000017d
 8001d2c:	200001ec 	.word	0x200001ec
 8001d30:	200002ac 	.word	0x200002ac

08001d34 <can_bat_gauge_vit_write_data>:

void can_bat_gauge_vit_write_data(void)
{
 8001d34:	b580      	push	{r7, lr}
 8001d36:	af00      	add	r7, sp, #0
	tx_header_bat_gauge_Vit();
 8001d38:	f7ff fe54 	bl	80019e4 <tx_header_bat_gauge_Vit>
	id = Pack_BAT_GAUGE_ViT_can_codegen(&batGaugeViT, &canFrame);
 8001d3c:	4909      	ldr	r1, [pc, #36]	; (8001d64 <can_bat_gauge_vit_write_data+0x30>)
 8001d3e:	480a      	ldr	r0, [pc, #40]	; (8001d68 <can_bat_gauge_vit_write_data+0x34>)
 8001d40:	f7fe fe8a 	bl	8000a58 <Pack_BAT_GAUGE_ViT_can_codegen>
 8001d44:	4603      	mov	r3, r0
 8001d46:	4a09      	ldr	r2, [pc, #36]	; (8001d6c <can_bat_gauge_vit_write_data+0x38>)
 8001d48:	6013      	str	r3, [r2, #0]
	if(id == 0x1ff820)
 8001d4a:	4b08      	ldr	r3, [pc, #32]	; (8001d6c <can_bat_gauge_vit_write_data+0x38>)
 8001d4c:	681b      	ldr	r3, [r3, #0]
 8001d4e:	4a08      	ldr	r2, [pc, #32]	; (8001d70 <can_bat_gauge_vit_write_data+0x3c>)
 8001d50:	4293      	cmp	r3, r2
 8001d52:	d105      	bne.n	8001d60 <can_bat_gauge_vit_write_data+0x2c>
	HAL_CAN_AddTxMessage(&hcan1, &TxBatGaugeVit, canFrame.Data, &mailbox10Hz);
 8001d54:	4b07      	ldr	r3, [pc, #28]	; (8001d74 <can_bat_gauge_vit_write_data+0x40>)
 8001d56:	4a08      	ldr	r2, [pc, #32]	; (8001d78 <can_bat_gauge_vit_write_data+0x44>)
 8001d58:	4908      	ldr	r1, [pc, #32]	; (8001d7c <can_bat_gauge_vit_write_data+0x48>)
 8001d5a:	4809      	ldr	r0, [pc, #36]	; (8001d80 <can_bat_gauge_vit_write_data+0x4c>)
 8001d5c:	f002 f8c4 	bl	8003ee8 <HAL_CAN_AddTxMessage>
}
 8001d60:	bf00      	nop
 8001d62:	bd80      	pop	{r7, pc}
 8001d64:	20000178 	.word	0x20000178
 8001d68:	200001b4 	.word	0x200001b4
 8001d6c:	200002a0 	.word	0x200002a0
 8001d70:	001ff820 	.word	0x001ff820
 8001d74:	2000029c 	.word	0x2000029c
 8001d78:	2000017d 	.word	0x2000017d
 8001d7c:	20000204 	.word	0x20000204
 8001d80:	200002ac 	.word	0x200002ac

08001d84 <can_bms_ovr_write_data>:

void can_bms_ovr_write_data(void)
{
 8001d84:	b580      	push	{r7, lr}
 8001d86:	af00      	add	r7, sp, #0
	tx_header_bat_bms_ovr();
 8001d88:	f7ff fdd2 	bl	8001930 <tx_header_bat_bms_ovr>
	id = Pack_BAT_BMS_OvrVIEW_can_codegen(&batBmsOvr, &canFrame);
 8001d8c:	4909      	ldr	r1, [pc, #36]	; (8001db4 <can_bms_ovr_write_data+0x30>)
 8001d8e:	480a      	ldr	r0, [pc, #40]	; (8001db8 <can_bms_ovr_write_data+0x34>)
 8001d90:	f7fe fbd6 	bl	8000540 <Pack_BAT_BMS_OvrVIEW_can_codegen>
 8001d94:	4603      	mov	r3, r0
 8001d96:	4a09      	ldr	r2, [pc, #36]	; (8001dbc <can_bms_ovr_write_data+0x38>)
 8001d98:	6013      	str	r3, [r2, #0]
	if(id == 0x1ff610)
 8001d9a:	4b08      	ldr	r3, [pc, #32]	; (8001dbc <can_bms_ovr_write_data+0x38>)
 8001d9c:	681b      	ldr	r3, [r3, #0]
 8001d9e:	4a08      	ldr	r2, [pc, #32]	; (8001dc0 <can_bms_ovr_write_data+0x3c>)
 8001da0:	4293      	cmp	r3, r2
 8001da2:	d105      	bne.n	8001db0 <can_bms_ovr_write_data+0x2c>
	HAL_CAN_AddTxMessage(&hcan1, &TxBatBmsOvr, canFrame.Data, &mailbox10Hz);
 8001da4:	4b07      	ldr	r3, [pc, #28]	; (8001dc4 <can_bms_ovr_write_data+0x40>)
 8001da6:	4a08      	ldr	r2, [pc, #32]	; (8001dc8 <can_bms_ovr_write_data+0x44>)
 8001da8:	4908      	ldr	r1, [pc, #32]	; (8001dcc <can_bms_ovr_write_data+0x48>)
 8001daa:	4809      	ldr	r0, [pc, #36]	; (8001dd0 <can_bms_ovr_write_data+0x4c>)
 8001dac:	f002 f89c 	bl	8003ee8 <HAL_CAN_AddTxMessage>
}
 8001db0:	bf00      	nop
 8001db2:	bd80      	pop	{r7, pc}
 8001db4:	20000178 	.word	0x20000178
 8001db8:	2000018c 	.word	0x2000018c
 8001dbc:	200002a0 	.word	0x200002a0
 8001dc0:	001ff610 	.word	0x001ff610
 8001dc4:	2000029c 	.word	0x2000029c
 8001dc8:	2000017d 	.word	0x2000017d
 8001dcc:	200001bc 	.word	0x200001bc
 8001dd0:	200002ac 	.word	0x200002ac

08001dd4 <can_bms_exttemp_write_data>:

void can_bms_exttemp_write_data(void)
{
 8001dd4:	b580      	push	{r7, lr}
 8001dd6:	af00      	add	r7, sp, #0
	tx_header_bat_bms_ext_temp();
 8001dd8:	f7ff fdc8 	bl	800196c <tx_header_bat_bms_ext_temp>
	id = Pack_BAT_BMS_ExtTemp_can_codegen(&batBmsExtTemp, &canFrame);
 8001ddc:	4909      	ldr	r1, [pc, #36]	; (8001e04 <can_bms_exttemp_write_data+0x30>)
 8001dde:	480a      	ldr	r0, [pc, #40]	; (8001e08 <can_bms_exttemp_write_data+0x34>)
 8001de0:	f7fe fbe6 	bl	80005b0 <Pack_BAT_BMS_ExtTemp_can_codegen>
 8001de4:	4603      	mov	r3, r0
 8001de6:	4a09      	ldr	r2, [pc, #36]	; (8001e0c <can_bms_exttemp_write_data+0x38>)
 8001de8:	6013      	str	r3, [r2, #0]
	if(id == 0x1ff611)
 8001dea:	4b08      	ldr	r3, [pc, #32]	; (8001e0c <can_bms_exttemp_write_data+0x38>)
 8001dec:	681b      	ldr	r3, [r3, #0]
 8001dee:	4a08      	ldr	r2, [pc, #32]	; (8001e10 <can_bms_exttemp_write_data+0x3c>)
 8001df0:	4293      	cmp	r3, r2
 8001df2:	d105      	bne.n	8001e00 <can_bms_exttemp_write_data+0x2c>
	HAL_CAN_AddTxMessage(&hcan1, &TxBatExtTemp, canFrame.Data, &mailbox1Hz);
 8001df4:	4b07      	ldr	r3, [pc, #28]	; (8001e14 <can_bms_exttemp_write_data+0x40>)
 8001df6:	4a08      	ldr	r2, [pc, #32]	; (8001e18 <can_bms_exttemp_write_data+0x44>)
 8001df8:	4908      	ldr	r1, [pc, #32]	; (8001e1c <can_bms_exttemp_write_data+0x48>)
 8001dfa:	4809      	ldr	r0, [pc, #36]	; (8001e20 <can_bms_exttemp_write_data+0x4c>)
 8001dfc:	f002 f874 	bl	8003ee8 <HAL_CAN_AddTxMessage>
}
 8001e00:	bf00      	nop
 8001e02:	bd80      	pop	{r7, pc}
 8001e04:	20000178 	.word	0x20000178
 8001e08:	20000190 	.word	0x20000190
 8001e0c:	200002a0 	.word	0x200002a0
 8001e10:	001ff611 	.word	0x001ff611
 8001e14:	20000298 	.word	0x20000298
 8001e18:	2000017d 	.word	0x2000017d
 8001e1c:	200001d4 	.word	0x200001d4
 8001e20:	200002ac 	.word	0x200002ac

08001e24 <can_bat_afe_brickA_write_data>:

void can_bat_afe_brickA_write_data(void)
{
 8001e24:	b580      	push	{r7, lr}
 8001e26:	af00      	add	r7, sp, #0
	tx_header_bat_brickA_Vit();
 8001e28:	f7ff fdfa 	bl	8001a20 <tx_header_bat_brickA_Vit>
	id = Pack_BAT_AFE_vBRICK_A_can_codegen(&batAfeBrickA, &canFrame);
 8001e2c:	490c      	ldr	r1, [pc, #48]	; (8001e60 <can_bat_afe_brickA_write_data+0x3c>)
 8001e2e:	480d      	ldr	r0, [pc, #52]	; (8001e64 <can_bat_afe_brickA_write_data+0x40>)
 8001e30:	f7fe fc0e 	bl	8000650 <Pack_BAT_AFE_vBRICK_A_can_codegen>
 8001e34:	4603      	mov	r3, r0
 8001e36:	4a0c      	ldr	r2, [pc, #48]	; (8001e68 <can_bat_afe_brickA_write_data+0x44>)
 8001e38:	6013      	str	r3, [r2, #0]
	if(id == 0x1ff710)
 8001e3a:	4b0b      	ldr	r3, [pc, #44]	; (8001e68 <can_bat_afe_brickA_write_data+0x44>)
 8001e3c:	681b      	ldr	r3, [r3, #0]
 8001e3e:	4a0b      	ldr	r2, [pc, #44]	; (8001e6c <can_bat_afe_brickA_write_data+0x48>)
 8001e40:	4293      	cmp	r3, r2
 8001e42:	d105      	bne.n	8001e50 <can_bat_afe_brickA_write_data+0x2c>
	HAL_CAN_AddTxMessage(&hcan1, &TxBrickAViT, canFrame.Data, &mailbox1Hz);
 8001e44:	4b0a      	ldr	r3, [pc, #40]	; (8001e70 <can_bat_afe_brickA_write_data+0x4c>)
 8001e46:	4a0b      	ldr	r2, [pc, #44]	; (8001e74 <can_bat_afe_brickA_write_data+0x50>)
 8001e48:	490b      	ldr	r1, [pc, #44]	; (8001e78 <can_bat_afe_brickA_write_data+0x54>)
 8001e4a:	480c      	ldr	r0, [pc, #48]	; (8001e7c <can_bat_afe_brickA_write_data+0x58>)
 8001e4c:	f002 f84c 	bl	8003ee8 <HAL_CAN_AddTxMessage>
	HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_13);
 8001e50:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001e54:	480a      	ldr	r0, [pc, #40]	; (8001e80 <can_bat_afe_brickA_write_data+0x5c>)
 8001e56:	f003 fdb5 	bl	80059c4 <HAL_GPIO_TogglePin>
}
 8001e5a:	bf00      	nop
 8001e5c:	bd80      	pop	{r7, pc}
 8001e5e:	bf00      	nop
 8001e60:	20000178 	.word	0x20000178
 8001e64:	20000194 	.word	0x20000194
 8001e68:	200002a0 	.word	0x200002a0
 8001e6c:	001ff710 	.word	0x001ff710
 8001e70:	20000298 	.word	0x20000298
 8001e74:	2000017d 	.word	0x2000017d
 8001e78:	2000021c 	.word	0x2000021c
 8001e7c:	200002ac 	.word	0x200002ac
 8001e80:	40020400 	.word	0x40020400

08001e84 <can_bat_afe_brickB_write_data>:

void can_bat_afe_brickB_write_data(void)
{
 8001e84:	b580      	push	{r7, lr}
 8001e86:	af00      	add	r7, sp, #0
	tx_header_bat_brickB_Vit();
 8001e88:	f7ff fde8 	bl	8001a5c <tx_header_bat_brickB_Vit>
	id = Pack_BAT_AFE_vBRICK_B_can_codegen(&batAfeBrickB, &canFrame);
 8001e8c:	4909      	ldr	r1, [pc, #36]	; (8001eb4 <can_bat_afe_brickB_write_data+0x30>)
 8001e8e:	480a      	ldr	r0, [pc, #40]	; (8001eb8 <can_bat_afe_brickB_write_data+0x34>)
 8001e90:	f7fe fc56 	bl	8000740 <Pack_BAT_AFE_vBRICK_B_can_codegen>
 8001e94:	4603      	mov	r3, r0
 8001e96:	4a09      	ldr	r2, [pc, #36]	; (8001ebc <can_bat_afe_brickB_write_data+0x38>)
 8001e98:	6013      	str	r3, [r2, #0]
	if(id == 0x1ff711)
 8001e9a:	4b08      	ldr	r3, [pc, #32]	; (8001ebc <can_bat_afe_brickB_write_data+0x38>)
 8001e9c:	681b      	ldr	r3, [r3, #0]
 8001e9e:	4a08      	ldr	r2, [pc, #32]	; (8001ec0 <can_bat_afe_brickB_write_data+0x3c>)
 8001ea0:	4293      	cmp	r3, r2
 8001ea2:	d105      	bne.n	8001eb0 <can_bat_afe_brickB_write_data+0x2c>
	HAL_CAN_AddTxMessage(&hcan1, &TxBrickBViT, canFrame.Data, &mailbox1Hz);
 8001ea4:	4b07      	ldr	r3, [pc, #28]	; (8001ec4 <can_bat_afe_brickB_write_data+0x40>)
 8001ea6:	4a08      	ldr	r2, [pc, #32]	; (8001ec8 <can_bat_afe_brickB_write_data+0x44>)
 8001ea8:	4908      	ldr	r1, [pc, #32]	; (8001ecc <can_bat_afe_brickB_write_data+0x48>)
 8001eaa:	4809      	ldr	r0, [pc, #36]	; (8001ed0 <can_bat_afe_brickB_write_data+0x4c>)
 8001eac:	f002 f81c 	bl	8003ee8 <HAL_CAN_AddTxMessage>
}
 8001eb0:	bf00      	nop
 8001eb2:	bd80      	pop	{r7, pc}
 8001eb4:	20000178 	.word	0x20000178
 8001eb8:	2000019c 	.word	0x2000019c
 8001ebc:	200002a0 	.word	0x200002a0
 8001ec0:	001ff711 	.word	0x001ff711
 8001ec4:	20000298 	.word	0x20000298
 8001ec8:	2000017d 	.word	0x2000017d
 8001ecc:	20000234 	.word	0x20000234
 8001ed0:	200002ac 	.word	0x200002ac

08001ed4 <can_bat_afe_brickC_write_data>:

void can_bat_afe_brickC_write_data(void)
{
 8001ed4:	b580      	push	{r7, lr}
 8001ed6:	af00      	add	r7, sp, #0
	tx_header_bat_brickC_Vit();
 8001ed8:	f7ff fdde 	bl	8001a98 <tx_header_bat_brickC_Vit>
	id = Pack_BAT_AFE_vBRICK_C_can_codegen(&batAfeBrickC, &canFrame);
 8001edc:	4909      	ldr	r1, [pc, #36]	; (8001f04 <can_bat_afe_brickC_write_data+0x30>)
 8001ede:	480a      	ldr	r0, [pc, #40]	; (8001f08 <can_bat_afe_brickC_write_data+0x34>)
 8001ee0:	f7fe fca6 	bl	8000830 <Pack_BAT_AFE_vBRICK_C_can_codegen>
 8001ee4:	4603      	mov	r3, r0
 8001ee6:	4a09      	ldr	r2, [pc, #36]	; (8001f0c <can_bat_afe_brickC_write_data+0x38>)
 8001ee8:	6013      	str	r3, [r2, #0]
	if(id == 0x1ff712)
 8001eea:	4b08      	ldr	r3, [pc, #32]	; (8001f0c <can_bat_afe_brickC_write_data+0x38>)
 8001eec:	681b      	ldr	r3, [r3, #0]
 8001eee:	4a08      	ldr	r2, [pc, #32]	; (8001f10 <can_bat_afe_brickC_write_data+0x3c>)
 8001ef0:	4293      	cmp	r3, r2
 8001ef2:	d105      	bne.n	8001f00 <can_bat_afe_brickC_write_data+0x2c>
	HAL_CAN_AddTxMessage(&hcan1, &TxBrickCViT, canFrame.Data, &mailbox1Hz);
 8001ef4:	4b07      	ldr	r3, [pc, #28]	; (8001f14 <can_bat_afe_brickC_write_data+0x40>)
 8001ef6:	4a08      	ldr	r2, [pc, #32]	; (8001f18 <can_bat_afe_brickC_write_data+0x44>)
 8001ef8:	4908      	ldr	r1, [pc, #32]	; (8001f1c <can_bat_afe_brickC_write_data+0x48>)
 8001efa:	4809      	ldr	r0, [pc, #36]	; (8001f20 <can_bat_afe_brickC_write_data+0x4c>)
 8001efc:	f001 fff4 	bl	8003ee8 <HAL_CAN_AddTxMessage>
}
 8001f00:	bf00      	nop
 8001f02:	bd80      	pop	{r7, pc}
 8001f04:	20000178 	.word	0x20000178
 8001f08:	200001a4 	.word	0x200001a4
 8001f0c:	200002a0 	.word	0x200002a0
 8001f10:	001ff712 	.word	0x001ff712
 8001f14:	20000298 	.word	0x20000298
 8001f18:	2000017d 	.word	0x2000017d
 8001f1c:	2000024c 	.word	0x2000024c
 8001f20:	200002ac 	.word	0x200002ac

08001f24 <can_bat_afe_brickD_write_data>:

void can_bat_afe_brickD_write_data(void)
{
 8001f24:	b580      	push	{r7, lr}
 8001f26:	af00      	add	r7, sp, #0
	tx_header_bat_brickD_vit();
 8001f28:	f7ff fdd4 	bl	8001ad4 <tx_header_bat_brickD_vit>
	id = Pack_BAT_AFE_vBRICK_D_can_codegen(&batAfeBrickD, &canFrame);
 8001f2c:	4909      	ldr	r1, [pc, #36]	; (8001f54 <can_bat_afe_brickD_write_data+0x30>)
 8001f2e:	480a      	ldr	r0, [pc, #40]	; (8001f58 <can_bat_afe_brickD_write_data+0x34>)
 8001f30:	f7fe fcf6 	bl	8000920 <Pack_BAT_AFE_vBRICK_D_can_codegen>
 8001f34:	4603      	mov	r3, r0
 8001f36:	4a09      	ldr	r2, [pc, #36]	; (8001f5c <can_bat_afe_brickD_write_data+0x38>)
 8001f38:	6013      	str	r3, [r2, #0]
	if(id == 0x1ff713)
 8001f3a:	4b08      	ldr	r3, [pc, #32]	; (8001f5c <can_bat_afe_brickD_write_data+0x38>)
 8001f3c:	681b      	ldr	r3, [r3, #0]
 8001f3e:	4a08      	ldr	r2, [pc, #32]	; (8001f60 <can_bat_afe_brickD_write_data+0x3c>)
 8001f40:	4293      	cmp	r3, r2
 8001f42:	d105      	bne.n	8001f50 <can_bat_afe_brickD_write_data+0x2c>
	HAL_CAN_AddTxMessage(&hcan1, &TxBrickDViT, canFrame.Data, &mailbox1Hz);
 8001f44:	4b07      	ldr	r3, [pc, #28]	; (8001f64 <can_bat_afe_brickD_write_data+0x40>)
 8001f46:	4a08      	ldr	r2, [pc, #32]	; (8001f68 <can_bat_afe_brickD_write_data+0x44>)
 8001f48:	4908      	ldr	r1, [pc, #32]	; (8001f6c <can_bat_afe_brickD_write_data+0x48>)
 8001f4a:	4809      	ldr	r0, [pc, #36]	; (8001f70 <can_bat_afe_brickD_write_data+0x4c>)
 8001f4c:	f001 ffcc 	bl	8003ee8 <HAL_CAN_AddTxMessage>
}
 8001f50:	bf00      	nop
 8001f52:	bd80      	pop	{r7, pc}
 8001f54:	20000178 	.word	0x20000178
 8001f58:	200001ac 	.word	0x200001ac
 8001f5c:	200002a0 	.word	0x200002a0
 8001f60:	001ff713 	.word	0x001ff713
 8001f64:	20000298 	.word	0x20000298
 8001f68:	2000017d 	.word	0x2000017d
 8001f6c:	20000264 	.word	0x20000264
 8001f70:	200002ac 	.word	0x200002ac

08001f74 <can_fcu_read_data>:

void can_fcu_read_data()
{
 8001f74:	b580      	push	{r7, lr}
 8001f76:	af00      	add	r7, sp, #0
	set_filter_config();
 8001f78:	f7ff fde2 	bl	8001b40 <set_filter_config>
	if(HAL_CAN_GetRxMessage(&hcan1, CAN_RX_FIFO0, &RxHeader, state) == HAL_OK)
 8001f7c:	4b48      	ldr	r3, [pc, #288]	; (80020a0 <can_fcu_read_data+0x12c>)
 8001f7e:	4a49      	ldr	r2, [pc, #292]	; (80020a4 <can_fcu_read_data+0x130>)
 8001f80:	2100      	movs	r1, #0
 8001f82:	4849      	ldr	r0, [pc, #292]	; (80020a8 <can_fcu_read_data+0x134>)
 8001f84:	f002 f8d4 	bl	8004130 <HAL_CAN_GetRxMessage>
 8001f88:	4603      	mov	r3, r0
 8001f8a:	2b00      	cmp	r3, #0
 8001f8c:	f040 8083 	bne.w	8002096 <can_fcu_read_data+0x122>
		{
		id = Unpack_FCU_STATE_REQUEST_can_codegen(&fcuState, &state, 1);
 8001f90:	2201      	movs	r2, #1
 8001f92:	4943      	ldr	r1, [pc, #268]	; (80020a0 <can_fcu_read_data+0x12c>)
 8001f94:	4845      	ldr	r0, [pc, #276]	; (80020ac <can_fcu_read_data+0x138>)
 8001f96:	f7fe fabd 	bl	8000514 <Unpack_FCU_STATE_REQUEST_can_codegen>
 8001f9a:	4603      	mov	r3, r0
 8001f9c:	4a44      	ldr	r2, [pc, #272]	; (80020b0 <can_fcu_read_data+0x13c>)
 8001f9e:	6013      	str	r3, [r2, #0]
		switch (state[0]) {
 8001fa0:	4b3f      	ldr	r3, [pc, #252]	; (80020a0 <can_fcu_read_data+0x12c>)
 8001fa2:	781b      	ldrb	r3, [r3, #0]
 8001fa4:	2b04      	cmp	r3, #4
 8001fa6:	d878      	bhi.n	800209a <can_fcu_read_data+0x126>
 8001fa8:	a201      	add	r2, pc, #4	; (adr r2, 8001fb0 <can_fcu_read_data+0x3c>)
 8001faa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001fae:	bf00      	nop
 8001fb0:	08001fc5 	.word	0x08001fc5
 8001fb4:	08001fef 	.word	0x08001fef
 8001fb8:	08002019 	.word	0x08002019
 8001fbc:	08002043 	.word	0x08002043
 8001fc0:	0800206d 	.word	0x0800206d
			case 0:
				HAL_GPIO_WritePin(GPIOB,GPIO_PIN_12,GPIO_PIN_SET);
 8001fc4:	2201      	movs	r2, #1
 8001fc6:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001fca:	483a      	ldr	r0, [pc, #232]	; (80020b4 <can_fcu_read_data+0x140>)
 8001fcc:	f003 fcc8 	bl	8005960 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(GPIOB,GPIO_PIN_14,GPIO_PIN_RESET);
 8001fd0:	2200      	movs	r2, #0
 8001fd2:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001fd6:	4837      	ldr	r0, [pc, #220]	; (80020b4 <can_fcu_read_data+0x140>)
 8001fd8:	f003 fcc2 	bl	8005960 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(GPIOB,GPIO_PIN_13,GPIO_PIN_RESET);
 8001fdc:	2200      	movs	r2, #0
 8001fde:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001fe2:	4834      	ldr	r0, [pc, #208]	; (80020b4 <can_fcu_read_data+0x140>)
 8001fe4:	f003 fcbc 	bl	8005960 <HAL_GPIO_WritePin>
				bq76952_FETs_OFF(); // replace with all fets off function call
 8001fe8:	f7fe fe91 	bl	8000d0e <bq76952_FETs_OFF>
				break;
 8001fec:	e056      	b.n	800209c <can_fcu_read_data+0x128>
			case 1:
				HAL_GPIO_WritePin(GPIOB,GPIO_PIN_13,GPIO_PIN_SET);
 8001fee:	2201      	movs	r2, #1
 8001ff0:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001ff4:	482f      	ldr	r0, [pc, #188]	; (80020b4 <can_fcu_read_data+0x140>)
 8001ff6:	f003 fcb3 	bl	8005960 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(GPIOB,GPIO_PIN_12,GPIO_PIN_RESET);
 8001ffa:	2200      	movs	r2, #0
 8001ffc:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002000:	482c      	ldr	r0, [pc, #176]	; (80020b4 <can_fcu_read_data+0x140>)
 8002002:	f003 fcad 	bl	8005960 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(GPIOB,GPIO_PIN_14,GPIO_PIN_RESET);
 8002006:	2200      	movs	r2, #0
 8002008:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800200c:	4829      	ldr	r0, [pc, #164]	; (80020b4 <can_fcu_read_data+0x140>)
 800200e:	f003 fca7 	bl	8005960 <HAL_GPIO_WritePin>
				bq76952_FETs_ON(); //replace with all fets on function call
 8002012:	f7fe fe53 	bl	8000cbc <bq76952_FETs_ON>
				break;
 8002016:	e041      	b.n	800209c <can_fcu_read_data+0x128>
			case 2:
				HAL_GPIO_WritePin(GPIOB,GPIO_PIN_14,GPIO_PIN_SET);
 8002018:	2201      	movs	r2, #1
 800201a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800201e:	4825      	ldr	r0, [pc, #148]	; (80020b4 <can_fcu_read_data+0x140>)
 8002020:	f003 fc9e 	bl	8005960 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(GPIOB,GPIO_PIN_13,GPIO_PIN_RESET);
 8002024:	2200      	movs	r2, #0
 8002026:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800202a:	4822      	ldr	r0, [pc, #136]	; (80020b4 <can_fcu_read_data+0x140>)
 800202c:	f003 fc98 	bl	8005960 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(GPIOB,GPIO_PIN_12,GPIO_PIN_RESET);
 8002030:	2200      	movs	r2, #0
 8002032:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002036:	481f      	ldr	r0, [pc, #124]	; (80020b4 <can_fcu_read_data+0x140>)
 8002038:	f003 fc92 	bl	8005960 <HAL_GPIO_WritePin>
				bq76952_AFE_reset();// replace with afe reset function call
 800203c:	f7fe feca 	bl	8000dd4 <bq76952_AFE_reset>
				break;
 8002040:	e02c      	b.n	800209c <can_fcu_read_data+0x128>
			case 3:
				HAL_GPIO_WritePin(GPIOB,GPIO_PIN_14,GPIO_PIN_RESET);
 8002042:	2200      	movs	r2, #0
 8002044:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8002048:	481a      	ldr	r0, [pc, #104]	; (80020b4 <can_fcu_read_data+0x140>)
 800204a:	f003 fc89 	bl	8005960 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(GPIOB,GPIO_PIN_13,GPIO_PIN_RESET);
 800204e:	2200      	movs	r2, #0
 8002050:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002054:	4817      	ldr	r0, [pc, #92]	; (80020b4 <can_fcu_read_data+0x140>)
 8002056:	f003 fc83 	bl	8005960 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(GPIOB,GPIO_PIN_12,GPIO_PIN_RESET);
 800205a:	2200      	movs	r2, #0
 800205c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002060:	4814      	ldr	r0, [pc, #80]	; (80020b4 <can_fcu_read_data+0x140>)
 8002062:	f003 fc7d 	bl	8005960 <HAL_GPIO_WritePin>
				bq76952_Charge();
 8002066:	f7fe fe71 	bl	8000d4c <bq76952_Charge>
				break;
 800206a:	e017      	b.n	800209c <can_fcu_read_data+0x128>
			case 4:
				HAL_GPIO_WritePin(GPIOB,GPIO_PIN_14,GPIO_PIN_SET);
 800206c:	2201      	movs	r2, #1
 800206e:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8002072:	4810      	ldr	r0, [pc, #64]	; (80020b4 <can_fcu_read_data+0x140>)
 8002074:	f003 fc74 	bl	8005960 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(GPIOB,GPIO_PIN_13,GPIO_PIN_SET);
 8002078:	2201      	movs	r2, #1
 800207a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800207e:	480d      	ldr	r0, [pc, #52]	; (80020b4 <can_fcu_read_data+0x140>)
 8002080:	f003 fc6e 	bl	8005960 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(GPIOB,GPIO_PIN_12,GPIO_PIN_SET);
 8002084:	2201      	movs	r2, #1
 8002086:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800208a:	480a      	ldr	r0, [pc, #40]	; (80020b4 <can_fcu_read_data+0x140>)
 800208c:	f003 fc68 	bl	8005960 <HAL_GPIO_WritePin>
				bq76952_Discharge();
 8002090:	f7fe fe7e 	bl	8000d90 <bq76952_Discharge>
				break;
 8002094:	e002      	b.n	800209c <can_fcu_read_data+0x128>
			default:
				break;
		}
		}
 8002096:	bf00      	nop
 8002098:	e000      	b.n	800209c <can_fcu_read_data+0x128>
				break;
 800209a:	bf00      	nop
}
 800209c:	bf00      	nop
 800209e:	bd80      	pop	{r7, pc}
 80020a0:	200002a4 	.word	0x200002a4
 80020a4:	2000027c 	.word	0x2000027c
 80020a8:	200002ac 	.word	0x200002ac
 80020ac:	20000188 	.word	0x20000188
 80020b0:	200002a0 	.word	0x200002a0
 80020b4:	40020400 	.word	0x40020400

080020b8 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 80020b8:	b580      	push	{r7, lr}
 80020ba:	b082      	sub	sp, #8
 80020bc:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 80020be:	2300      	movs	r3, #0
 80020c0:	607b      	str	r3, [r7, #4]
 80020c2:	4b1f      	ldr	r3, [pc, #124]	; (8002140 <MX_DMA_Init+0x88>)
 80020c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020c6:	4a1e      	ldr	r2, [pc, #120]	; (8002140 <MX_DMA_Init+0x88>)
 80020c8:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80020cc:	6313      	str	r3, [r2, #48]	; 0x30
 80020ce:	4b1c      	ldr	r3, [pc, #112]	; (8002140 <MX_DMA_Init+0x88>)
 80020d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020d2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80020d6:	607b      	str	r3, [r7, #4]
 80020d8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 80020da:	2300      	movs	r3, #0
 80020dc:	603b      	str	r3, [r7, #0]
 80020de:	4b18      	ldr	r3, [pc, #96]	; (8002140 <MX_DMA_Init+0x88>)
 80020e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020e2:	4a17      	ldr	r2, [pc, #92]	; (8002140 <MX_DMA_Init+0x88>)
 80020e4:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80020e8:	6313      	str	r3, [r2, #48]	; 0x30
 80020ea:	4b15      	ldr	r3, [pc, #84]	; (8002140 <MX_DMA_Init+0x88>)
 80020ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020ee:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80020f2:	603b      	str	r3, [r7, #0]
 80020f4:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 5, 0);
 80020f6:	2200      	movs	r2, #0
 80020f8:	2105      	movs	r1, #5
 80020fa:	200b      	movs	r0, #11
 80020fc:	f002 fc42 	bl	8004984 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 8002100:	200b      	movs	r0, #11
 8002102:	f002 fc6b 	bl	80049dc <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream6_IRQn, 5, 0);
 8002106:	2200      	movs	r2, #0
 8002108:	2105      	movs	r1, #5
 800210a:	2011      	movs	r0, #17
 800210c:	f002 fc3a 	bl	8004984 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 8002110:	2011      	movs	r0, #17
 8002112:	f002 fc63 	bl	80049dc <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 5, 0);
 8002116:	2200      	movs	r2, #0
 8002118:	2105      	movs	r1, #5
 800211a:	2038      	movs	r0, #56	; 0x38
 800211c:	f002 fc32 	bl	8004984 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8002120:	2038      	movs	r0, #56	; 0x38
 8002122:	f002 fc5b 	bl	80049dc <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream3_IRQn, 5, 0);
 8002126:	2200      	movs	r2, #0
 8002128:	2105      	movs	r1, #5
 800212a:	203b      	movs	r0, #59	; 0x3b
 800212c:	f002 fc2a 	bl	8004984 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream3_IRQn);
 8002130:	203b      	movs	r0, #59	; 0x3b
 8002132:	f002 fc53 	bl	80049dc <HAL_NVIC_EnableIRQ>

}
 8002136:	bf00      	nop
 8002138:	3708      	adds	r7, #8
 800213a:	46bd      	mov	sp, r7
 800213c:	bd80      	pop	{r7, pc}
 800213e:	bf00      	nop
 8002140:	40023800 	.word	0x40023800

08002144 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory(StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize)
{
 8002144:	b480      	push	{r7}
 8002146:	b085      	sub	sp, #20
 8002148:	af00      	add	r7, sp, #0
 800214a:	60f8      	str	r0, [r7, #12]
 800214c:	60b9      	str	r1, [r7, #8]
 800214e:	607a      	str	r2, [r7, #4]
    *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8002150:	68fb      	ldr	r3, [r7, #12]
 8002152:	4a07      	ldr	r2, [pc, #28]	; (8002170 <vApplicationGetIdleTaskMemory+0x2c>)
 8002154:	601a      	str	r2, [r3, #0]
    *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8002156:	68bb      	ldr	r3, [r7, #8]
 8002158:	4a06      	ldr	r2, [pc, #24]	; (8002174 <vApplicationGetIdleTaskMemory+0x30>)
 800215a:	601a      	str	r2, [r3, #0]
    *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	2280      	movs	r2, #128	; 0x80
 8002160:	601a      	str	r2, [r3, #0]
    /* place for user code */
}
 8002162:	bf00      	nop
 8002164:	3714      	adds	r7, #20
 8002166:	46bd      	mov	sp, r7
 8002168:	f85d 7b04 	ldr.w	r7, [sp], #4
 800216c:	4770      	bx	lr
 800216e:	bf00      	nop
 8002170:	20000324 	.word	0x20000324
 8002174:	200003d8 	.word	0x200003d8

08002178 <MX_FREERTOS_Init>:
 * @brief  FreeRTOS initialization
 * @param  None
 * @retval None
 */
void MX_FREERTOS_Init(void)
{
 8002178:	b5b0      	push	{r4, r5, r7, lr}
 800217a:	b096      	sub	sp, #88	; 0x58
 800217c:	af00      	add	r7, sp, #0
    /* USER CODE BEGIN Init */

    /* USER CODE END Init */
	can_tx_queue = xQueueCreate(10, sizeof(uint32_t)); //to be used to queue the messages being sent on CAN line
 800217e:	2200      	movs	r2, #0
 8002180:	2104      	movs	r1, #4
 8002182:	200a      	movs	r0, #10
 8002184:	f007 fdce 	bl	8009d24 <xQueueGenericCreate>
 8002188:	4603      	mov	r3, r0
 800218a:	4a27      	ldr	r2, [pc, #156]	; (8002228 <MX_FREERTOS_Init+0xb0>)
 800218c:	6013      	str	r3, [r2, #0]
													//only 3 messages can be transmitted at once at the hardware level.
	can_rx_queue = xQueueCreate(10, sizeof(uint32_t));
 800218e:	2200      	movs	r2, #0
 8002190:	2104      	movs	r1, #4
 8002192:	200a      	movs	r0, #10
 8002194:	f007 fdc6 	bl	8009d24 <xQueueGenericCreate>
 8002198:	4603      	mov	r3, r0
 800219a:	4a24      	ldr	r2, [pc, #144]	; (800222c <MX_FREERTOS_Init+0xb4>)
 800219c:	6013      	str	r3, [r2, #0]


	if(can_tx_queue != NULL)
 800219e:	4b22      	ldr	r3, [pc, #136]	; (8002228 <MX_FREERTOS_Init+0xb0>)
 80021a0:	681b      	ldr	r3, [r3, #0]
 80021a2:	2b00      	cmp	r3, #0
 80021a4:	d005      	beq.n	80021b2 <MX_FREERTOS_Init+0x3a>
	{
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, GPIO_PIN_SET);
 80021a6:	2201      	movs	r2, #1
 80021a8:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80021ac:	4820      	ldr	r0, [pc, #128]	; (8002230 <MX_FREERTOS_Init+0xb8>)
 80021ae:	f003 fbd7 	bl	8005960 <HAL_GPIO_WritePin>
    /* add queues, ... */
    /* USER CODE END RTOS_QUEUES */

    /* Create the thread(s) */
    /* definition and creation of APP_1HZ_TASK */
    osThreadDef(APP_1HZ_TASK, app_task_1Hz, osPriorityNormal, 0, 128);
 80021b2:	4b20      	ldr	r3, [pc, #128]	; (8002234 <MX_FREERTOS_Init+0xbc>)
 80021b4:	f107 043c 	add.w	r4, r7, #60	; 0x3c
 80021b8:	461d      	mov	r5, r3
 80021ba:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80021bc:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80021be:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80021c2:	e884 0007 	stmia.w	r4, {r0, r1, r2}
    APP_1HZ_TASKHandle = osThreadCreate(osThread(APP_1HZ_TASK), NULL);
 80021c6:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80021ca:	2100      	movs	r1, #0
 80021cc:	4618      	mov	r0, r3
 80021ce:	f007 fc41 	bl	8009a54 <osThreadCreate>
 80021d2:	4603      	mov	r3, r0
 80021d4:	4a18      	ldr	r2, [pc, #96]	; (8002238 <MX_FREERTOS_Init+0xc0>)
 80021d6:	6013      	str	r3, [r2, #0]

  /* definition and creation of APP_10HZ_TASK */
  osThreadDef(APP_10HZ_TASK, app_task_10hz, osPriorityNormal, 0, 128);
 80021d8:	4b18      	ldr	r3, [pc, #96]	; (800223c <MX_FREERTOS_Init+0xc4>)
 80021da:	f107 0420 	add.w	r4, r7, #32
 80021de:	461d      	mov	r5, r3
 80021e0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80021e2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80021e4:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80021e8:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  APP_10HZ_TASKHandle = osThreadCreate(osThread(APP_10HZ_TASK), NULL);
 80021ec:	f107 0320 	add.w	r3, r7, #32
 80021f0:	2100      	movs	r1, #0
 80021f2:	4618      	mov	r0, r3
 80021f4:	f007 fc2e 	bl	8009a54 <osThreadCreate>
 80021f8:	4603      	mov	r3, r0
 80021fa:	4a11      	ldr	r2, [pc, #68]	; (8002240 <MX_FREERTOS_Init+0xc8>)
 80021fc:	6013      	str	r3, [r2, #0]

  /* definition and creation of APP_100HZ_TASK */
  osThreadDef(APP_100HZ_TASK, app_task_100hz, osPriorityNormal, 0, 128);
 80021fe:	4b11      	ldr	r3, [pc, #68]	; (8002244 <MX_FREERTOS_Init+0xcc>)
 8002200:	1d3c      	adds	r4, r7, #4
 8002202:	461d      	mov	r5, r3
 8002204:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002206:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002208:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800220c:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  APP_100HZ_TASKHandle = osThreadCreate(osThread(APP_100HZ_TASK), NULL);
 8002210:	1d3b      	adds	r3, r7, #4
 8002212:	2100      	movs	r1, #0
 8002214:	4618      	mov	r0, r3
 8002216:	f007 fc1d 	bl	8009a54 <osThreadCreate>
 800221a:	4603      	mov	r3, r0
 800221c:	4a0a      	ldr	r2, [pc, #40]	; (8002248 <MX_FREERTOS_Init+0xd0>)
 800221e:	6013      	str	r3, [r2, #0]

    /* USER CODE BEGIN RTOS_THREADS */
    /* add threads, ... */
    /* USER CODE END RTOS_THREADS */
}
 8002220:	bf00      	nop
 8002222:	3758      	adds	r7, #88	; 0x58
 8002224:	46bd      	mov	sp, r7
 8002226:	bdb0      	pop	{r4, r5, r7, pc}
 8002228:	2000031c 	.word	0x2000031c
 800222c:	20000320 	.word	0x20000320
 8002230:	40020400 	.word	0x40020400
 8002234:	0800bcd0 	.word	0x0800bcd0
 8002238:	20000310 	.word	0x20000310
 800223c:	0800bcec 	.word	0x0800bcec
 8002240:	20000314 	.word	0x20000314
 8002244:	0800bd08 	.word	0x0800bd08
 8002248:	20000318 	.word	0x20000318

0800224c <app_task_1Hz>:
 * @param  argument: Not used
 * @retval None
 */
/* USER CODE END Header_app_task_1Hz */
void app_task_1Hz(void const *argument)
{
 800224c:	b580      	push	{r7, lr}
 800224e:	b086      	sub	sp, #24
 8002250:	af00      	add	r7, sp, #0
 8002252:	6078      	str	r0, [r7, #4]
    /* USER CODE BEGIN app_task_1Hz */
    TickType_t xLastWakeTime;
    const TickType_t xFrequency = 1000;
 8002254:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002258:	613b      	str	r3, [r7, #16]
    xLastWakeTime = xTaskGetTickCount();
 800225a:	f008 fc05 	bl	800aa68 <xTaskGetTickCount>
 800225e:	4603      	mov	r3, r0
 8002260:	60fb      	str	r3, [r7, #12]
    /* Infinite loop */
    for (;;)
    {
    	//xSemaphoreTake(can_task_semaphore_handle, 10);
    	for(int i = 1;i<7;i++)
 8002262:	2301      	movs	r3, #1
 8002264:	617b      	str	r3, [r7, #20]
 8002266:	e00c      	b.n	8002282 <app_task_1Hz+0x36>
    	{
    		xQueueSend(can_tx_queue, &can_IDs[i], (TickType_t)10);
 8002268:	4b0b      	ldr	r3, [pc, #44]	; (8002298 <app_task_1Hz+0x4c>)
 800226a:	6818      	ldr	r0, [r3, #0]
 800226c:	697b      	ldr	r3, [r7, #20]
 800226e:	009b      	lsls	r3, r3, #2
 8002270:	4a0a      	ldr	r2, [pc, #40]	; (800229c <app_task_1Hz+0x50>)
 8002272:	1899      	adds	r1, r3, r2
 8002274:	2300      	movs	r3, #0
 8002276:	220a      	movs	r2, #10
 8002278:	f007 fdae 	bl	8009dd8 <xQueueGenericSend>
    	for(int i = 1;i<7;i++)
 800227c:	697b      	ldr	r3, [r7, #20]
 800227e:	3301      	adds	r3, #1
 8002280:	617b      	str	r3, [r7, #20]
 8002282:	697b      	ldr	r3, [r7, #20]
 8002284:	2b06      	cmp	r3, #6
 8002286:	ddef      	ble.n	8002268 <app_task_1Hz+0x1c>
    	}
    	vTaskDelayUntil(&xLastWakeTime, xFrequency);
 8002288:	f107 030c 	add.w	r3, r7, #12
 800228c:	6939      	ldr	r1, [r7, #16]
 800228e:	4618      	mov	r0, r3
 8002290:	f008 fa58 	bl	800a744 <vTaskDelayUntil>
    	for(int i = 1;i<7;i++)
 8002294:	e7e5      	b.n	8002262 <app_task_1Hz+0x16>
 8002296:	bf00      	nop
 8002298:	2000031c 	.word	0x2000031c
 800229c:	20000020 	.word	0x20000020

080022a0 <app_task_10hz>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_app_task_10hz */
void app_task_10hz(void const *argument)
{
 80022a0:	b580      	push	{r7, lr}
 80022a2:	b086      	sub	sp, #24
 80022a4:	af00      	add	r7, sp, #0
 80022a6:	6078      	str	r0, [r7, #4]
    /* USER CODE BEGIN app_task_10hz */
    TickType_t xLastWakeTime;
    uint16_t counter = 0;
 80022a8:	2300      	movs	r3, #0
 80022aa:	82fb      	strh	r3, [r7, #22]
    const TickType_t xFrequency = 100;
 80022ac:	2364      	movs	r3, #100	; 0x64
 80022ae:	613b      	str	r3, [r7, #16]
    xLastWakeTime = xTaskGetTickCount();
 80022b0:	f008 fbda 	bl	800aa68 <xTaskGetTickCount>
 80022b4:	4603      	mov	r3, r0
 80022b6:	60fb      	str	r3, [r7, #12]
    /* Infinite loop */
    for (;;)
    {
    //xSemaphoreTake(can_task_semaphore_handle, 1000);
    if(counter%5==0)
 80022b8:	8afa      	ldrh	r2, [r7, #22]
 80022ba:	4b12      	ldr	r3, [pc, #72]	; (8002304 <app_task_10hz+0x64>)
 80022bc:	fba3 1302 	umull	r1, r3, r3, r2
 80022c0:	0899      	lsrs	r1, r3, #2
 80022c2:	460b      	mov	r3, r1
 80022c4:	009b      	lsls	r3, r3, #2
 80022c6:	440b      	add	r3, r1
 80022c8:	1ad3      	subs	r3, r2, r3
 80022ca:	b29b      	uxth	r3, r3
 80022cc:	2b00      	cmp	r3, #0
 80022ce:	d101      	bne.n	80022d4 <app_task_10hz+0x34>
    	can_fcu_read_data();
 80022d0:	f7ff fe50 	bl	8001f74 <can_fcu_read_data>
    counter++;
 80022d4:	8afb      	ldrh	r3, [r7, #22]
 80022d6:	3301      	adds	r3, #1
 80022d8:	82fb      	strh	r3, [r7, #22]
    xQueueSend(can_tx_queue, &can_IDs[0],(TickType_t)10); //GaugeVit
 80022da:	4b0b      	ldr	r3, [pc, #44]	; (8002308 <app_task_10hz+0x68>)
 80022dc:	6818      	ldr	r0, [r3, #0]
 80022de:	2300      	movs	r3, #0
 80022e0:	220a      	movs	r2, #10
 80022e2:	490a      	ldr	r1, [pc, #40]	; (800230c <app_task_10hz+0x6c>)
 80022e4:	f007 fd78 	bl	8009dd8 <xQueueGenericSend>
    xQueueSend(can_tx_queue, &can_IDs[7],(TickType_t)10); //BMS Ovr
 80022e8:	4b07      	ldr	r3, [pc, #28]	; (8002308 <app_task_10hz+0x68>)
 80022ea:	6818      	ldr	r0, [r3, #0]
 80022ec:	2300      	movs	r3, #0
 80022ee:	220a      	movs	r2, #10
 80022f0:	4907      	ldr	r1, [pc, #28]	; (8002310 <app_task_10hz+0x70>)
 80022f2:	f007 fd71 	bl	8009dd8 <xQueueGenericSend>
    vTaskDelayUntil(&xLastWakeTime, xFrequency);
 80022f6:	f107 030c 	add.w	r3, r7, #12
 80022fa:	6939      	ldr	r1, [r7, #16]
 80022fc:	4618      	mov	r0, r3
 80022fe:	f008 fa21 	bl	800a744 <vTaskDelayUntil>
    if(counter%5==0)
 8002302:	e7d9      	b.n	80022b8 <app_task_10hz+0x18>
 8002304:	cccccccd 	.word	0xcccccccd
 8002308:	2000031c 	.word	0x2000031c
 800230c:	20000020 	.word	0x20000020
 8002310:	2000003c 	.word	0x2000003c

08002314 <app_task_100hz>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_app_task_100hz */
void app_task_100hz(void const *argument)
{
 8002314:	b580      	push	{r7, lr}
 8002316:	b086      	sub	sp, #24
 8002318:	af00      	add	r7, sp, #0
 800231a:	6078      	str	r0, [r7, #4]
    /* USER CODE BEGIN app_task_100hz */
    TickType_t xLastWakeTime;
    uint32_t* pReceive;
    const TickType_t xFrequency = 10;
 800231c:	230a      	movs	r3, #10
 800231e:	613b      	str	r3, [r7, #16]
    xLastWakeTime = xTaskGetTickCount();
 8002320:	f008 fba2 	bl	800aa68 <xTaskGetTickCount>
 8002324:	4603      	mov	r3, r0
 8002326:	60fb      	str	r3, [r7, #12]
    /* Infinite loop */
    for (;;)
    {
    		if(uxQueueMessagesWaiting(can_tx_queue) > 0)
 8002328:	4b1d      	ldr	r3, [pc, #116]	; (80023a0 <app_task_100hz+0x8c>)
 800232a:	681b      	ldr	r3, [r3, #0]
 800232c:	4618      	mov	r0, r3
 800232e:	f007 ff31 	bl	800a194 <uxQueueMessagesWaiting>
 8002332:	4603      	mov	r3, r0
 8002334:	2b00      	cmp	r3, #0
 8002336:	d02b      	beq.n	8002390 <app_task_100hz+0x7c>
    		{
    		//xSemaphoreTake(can_task_semaphore_handle, 10);
    		if(xQueueReceive(can_tx_queue, &pReceive, 100) == pdPASS)
 8002338:	4b19      	ldr	r3, [pc, #100]	; (80023a0 <app_task_100hz+0x8c>)
 800233a:	681b      	ldr	r3, [r3, #0]
 800233c:	f107 0108 	add.w	r1, r7, #8
 8002340:	2264      	movs	r2, #100	; 0x64
 8002342:	4618      	mov	r0, r3
 8002344:	f007 fe46 	bl	8009fd4 <xQueueReceive>
 8002348:	4603      	mov	r3, r0
 800234a:	2b01      	cmp	r3, #1
 800234c:	d120      	bne.n	8002390 <app_task_100hz+0x7c>
    		{
    		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_SET);
 800234e:	2201      	movs	r2, #1
 8002350:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002354:	4813      	ldr	r0, [pc, #76]	; (80023a4 <app_task_100hz+0x90>)
 8002356:	f003 fb03 	bl	8005960 <HAL_GPIO_WritePin>
    		for(int i=0;i<9;i++)
 800235a:	2300      	movs	r3, #0
 800235c:	617b      	str	r3, [r7, #20]
 800235e:	e014      	b.n	800238a <app_task_100hz+0x76>
    			{
    				if(pReceive == can_IDs[i])
 8002360:	4a11      	ldr	r2, [pc, #68]	; (80023a8 <app_task_100hz+0x94>)
 8002362:	697b      	ldr	r3, [r7, #20]
 8002364:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002368:	461a      	mov	r2, r3
 800236a:	68bb      	ldr	r3, [r7, #8]
 800236c:	429a      	cmp	r2, r3
 800236e:	d109      	bne.n	8002384 <app_task_100hz+0x70>
    				{
    					(func_ptrs[i])();
 8002370:	4a0e      	ldr	r2, [pc, #56]	; (80023ac <app_task_100hz+0x98>)
 8002372:	697b      	ldr	r3, [r7, #20]
 8002374:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002378:	4798      	blx	r3
    					HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_14);
 800237a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800237e:	4809      	ldr	r0, [pc, #36]	; (80023a4 <app_task_100hz+0x90>)
 8002380:	f003 fb20 	bl	80059c4 <HAL_GPIO_TogglePin>
    		for(int i=0;i<9;i++)
 8002384:	697b      	ldr	r3, [r7, #20]
 8002386:	3301      	adds	r3, #1
 8002388:	617b      	str	r3, [r7, #20]
 800238a:	697b      	ldr	r3, [r7, #20]
 800238c:	2b08      	cmp	r3, #8
 800238e:	dde7      	ble.n	8002360 <app_task_100hz+0x4c>
    				}
    			}
    		}
    		}
    	vTaskDelayUntil(&xLastWakeTime, xFrequency);
 8002390:	f107 030c 	add.w	r3, r7, #12
 8002394:	6939      	ldr	r1, [r7, #16]
 8002396:	4618      	mov	r0, r3
 8002398:	f008 f9d4 	bl	800a744 <vTaskDelayUntil>
    		if(uxQueueMessagesWaiting(can_tx_queue) > 0)
 800239c:	e7c4      	b.n	8002328 <app_task_100hz+0x14>
 800239e:	bf00      	nop
 80023a0:	2000031c 	.word	0x2000031c
 80023a4:	40020400 	.word	0x40020400
 80023a8:	20000020 	.word	0x20000020
 80023ac:	20000000 	.word	0x20000000

080023b0 <MX_GPIO_Init>:
        * EXTI
        * Free pins are configured automatically as Analog (this feature is enabled through
        * the Code Generation settings)
*/
void MX_GPIO_Init(void)
{
 80023b0:	b580      	push	{r7, lr}
 80023b2:	b08a      	sub	sp, #40	; 0x28
 80023b4:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80023b6:	f107 0314 	add.w	r3, r7, #20
 80023ba:	2200      	movs	r2, #0
 80023bc:	601a      	str	r2, [r3, #0]
 80023be:	605a      	str	r2, [r3, #4]
 80023c0:	609a      	str	r2, [r3, #8]
 80023c2:	60da      	str	r2, [r3, #12]
 80023c4:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80023c6:	2300      	movs	r3, #0
 80023c8:	613b      	str	r3, [r7, #16]
 80023ca:	4b62      	ldr	r3, [pc, #392]	; (8002554 <MX_GPIO_Init+0x1a4>)
 80023cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023ce:	4a61      	ldr	r2, [pc, #388]	; (8002554 <MX_GPIO_Init+0x1a4>)
 80023d0:	f043 0304 	orr.w	r3, r3, #4
 80023d4:	6313      	str	r3, [r2, #48]	; 0x30
 80023d6:	4b5f      	ldr	r3, [pc, #380]	; (8002554 <MX_GPIO_Init+0x1a4>)
 80023d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023da:	f003 0304 	and.w	r3, r3, #4
 80023de:	613b      	str	r3, [r7, #16]
 80023e0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80023e2:	2300      	movs	r3, #0
 80023e4:	60fb      	str	r3, [r7, #12]
 80023e6:	4b5b      	ldr	r3, [pc, #364]	; (8002554 <MX_GPIO_Init+0x1a4>)
 80023e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023ea:	4a5a      	ldr	r2, [pc, #360]	; (8002554 <MX_GPIO_Init+0x1a4>)
 80023ec:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80023f0:	6313      	str	r3, [r2, #48]	; 0x30
 80023f2:	4b58      	ldr	r3, [pc, #352]	; (8002554 <MX_GPIO_Init+0x1a4>)
 80023f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023f6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80023fa:	60fb      	str	r3, [r7, #12]
 80023fc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80023fe:	2300      	movs	r3, #0
 8002400:	60bb      	str	r3, [r7, #8]
 8002402:	4b54      	ldr	r3, [pc, #336]	; (8002554 <MX_GPIO_Init+0x1a4>)
 8002404:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002406:	4a53      	ldr	r2, [pc, #332]	; (8002554 <MX_GPIO_Init+0x1a4>)
 8002408:	f043 0301 	orr.w	r3, r3, #1
 800240c:	6313      	str	r3, [r2, #48]	; 0x30
 800240e:	4b51      	ldr	r3, [pc, #324]	; (8002554 <MX_GPIO_Init+0x1a4>)
 8002410:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002412:	f003 0301 	and.w	r3, r3, #1
 8002416:	60bb      	str	r3, [r7, #8]
 8002418:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800241a:	2300      	movs	r3, #0
 800241c:	607b      	str	r3, [r7, #4]
 800241e:	4b4d      	ldr	r3, [pc, #308]	; (8002554 <MX_GPIO_Init+0x1a4>)
 8002420:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002422:	4a4c      	ldr	r2, [pc, #304]	; (8002554 <MX_GPIO_Init+0x1a4>)
 8002424:	f043 0302 	orr.w	r3, r3, #2
 8002428:	6313      	str	r3, [r2, #48]	; 0x30
 800242a:	4b4a      	ldr	r3, [pc, #296]	; (8002554 <MX_GPIO_Init+0x1a4>)
 800242c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800242e:	f003 0302 	and.w	r3, r3, #2
 8002432:	607b      	str	r3, [r7, #4]
 8002434:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002436:	2300      	movs	r3, #0
 8002438:	603b      	str	r3, [r7, #0]
 800243a:	4b46      	ldr	r3, [pc, #280]	; (8002554 <MX_GPIO_Init+0x1a4>)
 800243c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800243e:	4a45      	ldr	r2, [pc, #276]	; (8002554 <MX_GPIO_Init+0x1a4>)
 8002440:	f043 0308 	orr.w	r3, r3, #8
 8002444:	6313      	str	r3, [r2, #48]	; 0x30
 8002446:	4b43      	ldr	r3, [pc, #268]	; (8002554 <MX_GPIO_Init+0x1a4>)
 8002448:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800244a:	f003 0308 	and.w	r3, r3, #8
 800244e:	603b      	str	r3, [r7, #0]
 8002450:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, RST_SHUT_Pin|AFE_WAKE_Pin, GPIO_PIN_RESET);
 8002452:	2200      	movs	r2, #0
 8002454:	2106      	movs	r1, #6
 8002456:	4840      	ldr	r0, [pc, #256]	; (8002558 <MX_GPIO_Init+0x1a8>)
 8002458:	f003 fa82 	bl	8005960 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, SP1_CS_Pin|DFETOFF_OUT_Pin|LED3_OUT_Pin|LED2_OUT_Pin
 800245c:	2200      	movs	r2, #0
 800245e:	f44f 611f 	mov.w	r1, #2544	; 0x9f0
 8002462:	483e      	ldr	r0, [pc, #248]	; (800255c <MX_GPIO_Init+0x1ac>)
 8002464:	f003 fa7c 	bl	8005960 <HAL_GPIO_WritePin>
                          |LED1_OUT_Pin|PWR5V_OUT_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, DDSG_IN_Pin|LED5_OUT_BLUE_Pin|LED5_OUT_GREEN_Pin|LED5_OUT_RED_Pin
 8002468:	2200      	movs	r2, #0
 800246a:	f24f 0104 	movw	r1, #61444	; 0xf004
 800246e:	483c      	ldr	r0, [pc, #240]	; (8002560 <MX_GPIO_Init+0x1b0>)
 8002470:	f003 fa76 	bl	8005960 <HAL_GPIO_WritePin>
                          |LED4_OUT_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : PC13 PC14 PC15 PC2
                           PC3 PC9 PC10 PC12 */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_2
 8002474:	f24f 630c 	movw	r3, #62988	; 0xf60c
 8002478:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_3|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_12;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800247a:	2303      	movs	r3, #3
 800247c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800247e:	2300      	movs	r3, #0
 8002480:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002482:	f107 0314 	add.w	r3, r7, #20
 8002486:	4619      	mov	r1, r3
 8002488:	4834      	ldr	r0, [pc, #208]	; (800255c <MX_GPIO_Init+0x1ac>)
 800248a:	f002 ff45 	bl	8005318 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA0 PA3 PA4 PA8
                           PA15 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_8
 800248e:	f248 1319 	movw	r3, #33049	; 0x8119
 8002492:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002494:	2303      	movs	r3, #3
 8002496:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002498:	2300      	movs	r3, #0
 800249a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800249c:	f107 0314 	add.w	r3, r7, #20
 80024a0:	4619      	mov	r1, r3
 80024a2:	482d      	ldr	r0, [pc, #180]	; (8002558 <MX_GPIO_Init+0x1a8>)
 80024a4:	f002 ff38 	bl	8005318 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = RST_SHUT_Pin|AFE_WAKE_Pin;
 80024a8:	2306      	movs	r3, #6
 80024aa:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80024ac:	2301      	movs	r3, #1
 80024ae:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024b0:	2300      	movs	r3, #0
 80024b2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80024b4:	2300      	movs	r3, #0
 80024b6:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80024b8:	f107 0314 	add.w	r3, r7, #20
 80024bc:	4619      	mov	r1, r3
 80024be:	4826      	ldr	r0, [pc, #152]	; (8002558 <MX_GPIO_Init+0x1a8>)
 80024c0:	f002 ff2a 	bl	8005318 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin PCPin PCPin
                           PCPin PCPin */
  GPIO_InitStruct.Pin = SP1_CS_Pin|DFETOFF_OUT_Pin|LED3_OUT_Pin|LED2_OUT_Pin
 80024c4:	f44f 631f 	mov.w	r3, #2544	; 0x9f0
 80024c8:	617b      	str	r3, [r7, #20]
                          |LED1_OUT_Pin|PWR5V_OUT_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80024ca:	2301      	movs	r3, #1
 80024cc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024ce:	2300      	movs	r3, #0
 80024d0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80024d2:	2300      	movs	r3, #0
 80024d4:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80024d6:	f107 0314 	add.w	r3, r7, #20
 80024da:	4619      	mov	r1, r3
 80024dc:	481f      	ldr	r0, [pc, #124]	; (800255c <MX_GPIO_Init+0x1ac>)
 80024de:	f002 ff1b 	bl	8005318 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin */
  GPIO_InitStruct.Pin = AFE_ALERT_IN_Pin|DCHG_IN_Pin;
 80024e2:	2303      	movs	r3, #3
 80024e4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80024e6:	2300      	movs	r3, #0
 80024e8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024ea:	2300      	movs	r3, #0
 80024ec:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80024ee:	f107 0314 	add.w	r3, r7, #20
 80024f2:	4619      	mov	r1, r3
 80024f4:	481a      	ldr	r0, [pc, #104]	; (8002560 <MX_GPIO_Init+0x1b0>)
 80024f6:	f002 ff0f 	bl	8005318 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin PBPin
                           PBPin */
  GPIO_InitStruct.Pin = DDSG_IN_Pin|LED5_OUT_BLUE_Pin|LED5_OUT_GREEN_Pin|LED5_OUT_RED_Pin
 80024fa:	f24f 0304 	movw	r3, #61444	; 0xf004
 80024fe:	617b      	str	r3, [r7, #20]
                          |LED4_OUT_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002500:	2301      	movs	r3, #1
 8002502:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002504:	2300      	movs	r3, #0
 8002506:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002508:	2300      	movs	r3, #0
 800250a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800250c:	f107 0314 	add.w	r3, r7, #20
 8002510:	4619      	mov	r1, r3
 8002512:	4813      	ldr	r0, [pc, #76]	; (8002560 <MX_GPIO_Init+0x1b0>)
 8002514:	f002 ff00 	bl	8005318 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB10 PB4 PB5 PB8
                           PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_8
 8002518:	f44f 63e6 	mov.w	r3, #1840	; 0x730
 800251c:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_9;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800251e:	2303      	movs	r3, #3
 8002520:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002522:	2300      	movs	r3, #0
 8002524:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002526:	f107 0314 	add.w	r3, r7, #20
 800252a:	4619      	mov	r1, r3
 800252c:	480c      	ldr	r0, [pc, #48]	; (8002560 <MX_GPIO_Init+0x1b0>)
 800252e:	f002 fef3 	bl	8005318 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = BTN_IN_Pin;
 8002532:	2304      	movs	r3, #4
 8002534:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002536:	2300      	movs	r3, #0
 8002538:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800253a:	2300      	movs	r3, #0
 800253c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(BTN_IN_GPIO_Port, &GPIO_InitStruct);
 800253e:	f107 0314 	add.w	r3, r7, #20
 8002542:	4619      	mov	r1, r3
 8002544:	4807      	ldr	r0, [pc, #28]	; (8002564 <MX_GPIO_Init+0x1b4>)
 8002546:	f002 fee7 	bl	8005318 <HAL_GPIO_Init>

}
 800254a:	bf00      	nop
 800254c:	3728      	adds	r7, #40	; 0x28
 800254e:	46bd      	mov	sp, r7
 8002550:	bd80      	pop	{r7, pc}
 8002552:	bf00      	nop
 8002554:	40023800 	.word	0x40023800
 8002558:	40020000 	.word	0x40020000
 800255c:	40020800 	.word	0x40020800
 8002560:	40020400 	.word	0x40020400
 8002564:	40020c00 	.word	0x40020c00

08002568 <MX_I2C1_Init>:
DMA_HandleTypeDef hdma_i2c1_rx;
DMA_HandleTypeDef hdma_i2c1_tx;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8002568:	b580      	push	{r7, lr}
 800256a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 800256c:	4b12      	ldr	r3, [pc, #72]	; (80025b8 <MX_I2C1_Init+0x50>)
 800256e:	4a13      	ldr	r2, [pc, #76]	; (80025bc <MX_I2C1_Init+0x54>)
 8002570:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8002572:	4b11      	ldr	r3, [pc, #68]	; (80025b8 <MX_I2C1_Init+0x50>)
 8002574:	4a12      	ldr	r2, [pc, #72]	; (80025c0 <MX_I2C1_Init+0x58>)
 8002576:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8002578:	4b0f      	ldr	r3, [pc, #60]	; (80025b8 <MX_I2C1_Init+0x50>)
 800257a:	2200      	movs	r2, #0
 800257c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 168;
 800257e:	4b0e      	ldr	r3, [pc, #56]	; (80025b8 <MX_I2C1_Init+0x50>)
 8002580:	22a8      	movs	r2, #168	; 0xa8
 8002582:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002584:	4b0c      	ldr	r3, [pc, #48]	; (80025b8 <MX_I2C1_Init+0x50>)
 8002586:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800258a:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800258c:	4b0a      	ldr	r3, [pc, #40]	; (80025b8 <MX_I2C1_Init+0x50>)
 800258e:	2200      	movs	r2, #0
 8002590:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8002592:	4b09      	ldr	r3, [pc, #36]	; (80025b8 <MX_I2C1_Init+0x50>)
 8002594:	2200      	movs	r2, #0
 8002596:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002598:	4b07      	ldr	r3, [pc, #28]	; (80025b8 <MX_I2C1_Init+0x50>)
 800259a:	2200      	movs	r2, #0
 800259c:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800259e:	4b06      	ldr	r3, [pc, #24]	; (80025b8 <MX_I2C1_Init+0x50>)
 80025a0:	2200      	movs	r2, #0
 80025a2:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80025a4:	4804      	ldr	r0, [pc, #16]	; (80025b8 <MX_I2C1_Init+0x50>)
 80025a6:	f003 fa35 	bl	8005a14 <HAL_I2C_Init>
 80025aa:	4603      	mov	r3, r0
 80025ac:	2b00      	cmp	r3, #0
 80025ae:	d001      	beq.n	80025b4 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80025b0:	f000 f95a 	bl	8002868 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80025b4:	bf00      	nop
 80025b6:	bd80      	pop	{r7, pc}
 80025b8:	200005d8 	.word	0x200005d8
 80025bc:	40005400 	.word	0x40005400
 80025c0:	000186a0 	.word	0x000186a0

080025c4 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 80025c4:	b580      	push	{r7, lr}
 80025c6:	b08a      	sub	sp, #40	; 0x28
 80025c8:	af00      	add	r7, sp, #0
 80025ca:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80025cc:	f107 0314 	add.w	r3, r7, #20
 80025d0:	2200      	movs	r2, #0
 80025d2:	601a      	str	r2, [r3, #0]
 80025d4:	605a      	str	r2, [r3, #4]
 80025d6:	609a      	str	r2, [r3, #8]
 80025d8:	60da      	str	r2, [r3, #12]
 80025da:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	681b      	ldr	r3, [r3, #0]
 80025e0:	4a50      	ldr	r2, [pc, #320]	; (8002724 <HAL_I2C_MspInit+0x160>)
 80025e2:	4293      	cmp	r3, r2
 80025e4:	f040 809a 	bne.w	800271c <HAL_I2C_MspInit+0x158>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80025e8:	2300      	movs	r3, #0
 80025ea:	613b      	str	r3, [r7, #16]
 80025ec:	4b4e      	ldr	r3, [pc, #312]	; (8002728 <HAL_I2C_MspInit+0x164>)
 80025ee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025f0:	4a4d      	ldr	r2, [pc, #308]	; (8002728 <HAL_I2C_MspInit+0x164>)
 80025f2:	f043 0302 	orr.w	r3, r3, #2
 80025f6:	6313      	str	r3, [r2, #48]	; 0x30
 80025f8:	4b4b      	ldr	r3, [pc, #300]	; (8002728 <HAL_I2C_MspInit+0x164>)
 80025fa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025fc:	f003 0302 	and.w	r3, r3, #2
 8002600:	613b      	str	r3, [r7, #16]
 8002602:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002604:	23c0      	movs	r3, #192	; 0xc0
 8002606:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002608:	2312      	movs	r3, #18
 800260a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800260c:	2300      	movs	r3, #0
 800260e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002610:	2303      	movs	r3, #3
 8002612:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8002614:	2304      	movs	r3, #4
 8002616:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002618:	f107 0314 	add.w	r3, r7, #20
 800261c:	4619      	mov	r1, r3
 800261e:	4843      	ldr	r0, [pc, #268]	; (800272c <HAL_I2C_MspInit+0x168>)
 8002620:	f002 fe7a 	bl	8005318 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002624:	2300      	movs	r3, #0
 8002626:	60fb      	str	r3, [r7, #12]
 8002628:	4b3f      	ldr	r3, [pc, #252]	; (8002728 <HAL_I2C_MspInit+0x164>)
 800262a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800262c:	4a3e      	ldr	r2, [pc, #248]	; (8002728 <HAL_I2C_MspInit+0x164>)
 800262e:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002632:	6413      	str	r3, [r2, #64]	; 0x40
 8002634:	4b3c      	ldr	r3, [pc, #240]	; (8002728 <HAL_I2C_MspInit+0x164>)
 8002636:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002638:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800263c:	60fb      	str	r3, [r7, #12]
 800263e:	68fb      	ldr	r3, [r7, #12]

    /* I2C1 DMA Init */
    /* I2C1_RX Init */
    hdma_i2c1_rx.Instance = DMA1_Stream0;
 8002640:	4b3b      	ldr	r3, [pc, #236]	; (8002730 <HAL_I2C_MspInit+0x16c>)
 8002642:	4a3c      	ldr	r2, [pc, #240]	; (8002734 <HAL_I2C_MspInit+0x170>)
 8002644:	601a      	str	r2, [r3, #0]
    hdma_i2c1_rx.Init.Channel = DMA_CHANNEL_1;
 8002646:	4b3a      	ldr	r3, [pc, #232]	; (8002730 <HAL_I2C_MspInit+0x16c>)
 8002648:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800264c:	605a      	str	r2, [r3, #4]
    hdma_i2c1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800264e:	4b38      	ldr	r3, [pc, #224]	; (8002730 <HAL_I2C_MspInit+0x16c>)
 8002650:	2200      	movs	r2, #0
 8002652:	609a      	str	r2, [r3, #8]
    hdma_i2c1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002654:	4b36      	ldr	r3, [pc, #216]	; (8002730 <HAL_I2C_MspInit+0x16c>)
 8002656:	2200      	movs	r2, #0
 8002658:	60da      	str	r2, [r3, #12]
    hdma_i2c1_rx.Init.MemInc = DMA_MINC_ENABLE;
 800265a:	4b35      	ldr	r3, [pc, #212]	; (8002730 <HAL_I2C_MspInit+0x16c>)
 800265c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002660:	611a      	str	r2, [r3, #16]
    hdma_i2c1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002662:	4b33      	ldr	r3, [pc, #204]	; (8002730 <HAL_I2C_MspInit+0x16c>)
 8002664:	2200      	movs	r2, #0
 8002666:	615a      	str	r2, [r3, #20]
    hdma_i2c1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002668:	4b31      	ldr	r3, [pc, #196]	; (8002730 <HAL_I2C_MspInit+0x16c>)
 800266a:	2200      	movs	r2, #0
 800266c:	619a      	str	r2, [r3, #24]
    hdma_i2c1_rx.Init.Mode = DMA_NORMAL;
 800266e:	4b30      	ldr	r3, [pc, #192]	; (8002730 <HAL_I2C_MspInit+0x16c>)
 8002670:	2200      	movs	r2, #0
 8002672:	61da      	str	r2, [r3, #28]
    hdma_i2c1_rx.Init.Priority = DMA_PRIORITY_HIGH;
 8002674:	4b2e      	ldr	r3, [pc, #184]	; (8002730 <HAL_I2C_MspInit+0x16c>)
 8002676:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800267a:	621a      	str	r2, [r3, #32]
    hdma_i2c1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800267c:	4b2c      	ldr	r3, [pc, #176]	; (8002730 <HAL_I2C_MspInit+0x16c>)
 800267e:	2200      	movs	r2, #0
 8002680:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_i2c1_rx) != HAL_OK)
 8002682:	482b      	ldr	r0, [pc, #172]	; (8002730 <HAL_I2C_MspInit+0x16c>)
 8002684:	f002 f9c2 	bl	8004a0c <HAL_DMA_Init>
 8002688:	4603      	mov	r3, r0
 800268a:	2b00      	cmp	r3, #0
 800268c:	d001      	beq.n	8002692 <HAL_I2C_MspInit+0xce>
    {
      Error_Handler();
 800268e:	f000 f8eb 	bl	8002868 <Error_Handler>
    }

    __HAL_LINKDMA(i2cHandle,hdmarx,hdma_i2c1_rx);
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	4a26      	ldr	r2, [pc, #152]	; (8002730 <HAL_I2C_MspInit+0x16c>)
 8002696:	639a      	str	r2, [r3, #56]	; 0x38
 8002698:	4a25      	ldr	r2, [pc, #148]	; (8002730 <HAL_I2C_MspInit+0x16c>)
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	6393      	str	r3, [r2, #56]	; 0x38

    /* I2C1_TX Init */
    hdma_i2c1_tx.Instance = DMA1_Stream6;
 800269e:	4b26      	ldr	r3, [pc, #152]	; (8002738 <HAL_I2C_MspInit+0x174>)
 80026a0:	4a26      	ldr	r2, [pc, #152]	; (800273c <HAL_I2C_MspInit+0x178>)
 80026a2:	601a      	str	r2, [r3, #0]
    hdma_i2c1_tx.Init.Channel = DMA_CHANNEL_1;
 80026a4:	4b24      	ldr	r3, [pc, #144]	; (8002738 <HAL_I2C_MspInit+0x174>)
 80026a6:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80026aa:	605a      	str	r2, [r3, #4]
    hdma_i2c1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80026ac:	4b22      	ldr	r3, [pc, #136]	; (8002738 <HAL_I2C_MspInit+0x174>)
 80026ae:	2240      	movs	r2, #64	; 0x40
 80026b0:	609a      	str	r2, [r3, #8]
    hdma_i2c1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80026b2:	4b21      	ldr	r3, [pc, #132]	; (8002738 <HAL_I2C_MspInit+0x174>)
 80026b4:	2200      	movs	r2, #0
 80026b6:	60da      	str	r2, [r3, #12]
    hdma_i2c1_tx.Init.MemInc = DMA_MINC_ENABLE;
 80026b8:	4b1f      	ldr	r3, [pc, #124]	; (8002738 <HAL_I2C_MspInit+0x174>)
 80026ba:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80026be:	611a      	str	r2, [r3, #16]
    hdma_i2c1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80026c0:	4b1d      	ldr	r3, [pc, #116]	; (8002738 <HAL_I2C_MspInit+0x174>)
 80026c2:	2200      	movs	r2, #0
 80026c4:	615a      	str	r2, [r3, #20]
    hdma_i2c1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80026c6:	4b1c      	ldr	r3, [pc, #112]	; (8002738 <HAL_I2C_MspInit+0x174>)
 80026c8:	2200      	movs	r2, #0
 80026ca:	619a      	str	r2, [r3, #24]
    hdma_i2c1_tx.Init.Mode = DMA_NORMAL;
 80026cc:	4b1a      	ldr	r3, [pc, #104]	; (8002738 <HAL_I2C_MspInit+0x174>)
 80026ce:	2200      	movs	r2, #0
 80026d0:	61da      	str	r2, [r3, #28]
    hdma_i2c1_tx.Init.Priority = DMA_PRIORITY_HIGH;
 80026d2:	4b19      	ldr	r3, [pc, #100]	; (8002738 <HAL_I2C_MspInit+0x174>)
 80026d4:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80026d8:	621a      	str	r2, [r3, #32]
    hdma_i2c1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80026da:	4b17      	ldr	r3, [pc, #92]	; (8002738 <HAL_I2C_MspInit+0x174>)
 80026dc:	2200      	movs	r2, #0
 80026de:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_i2c1_tx) != HAL_OK)
 80026e0:	4815      	ldr	r0, [pc, #84]	; (8002738 <HAL_I2C_MspInit+0x174>)
 80026e2:	f002 f993 	bl	8004a0c <HAL_DMA_Init>
 80026e6:	4603      	mov	r3, r0
 80026e8:	2b00      	cmp	r3, #0
 80026ea:	d001      	beq.n	80026f0 <HAL_I2C_MspInit+0x12c>
    {
      Error_Handler();
 80026ec:	f000 f8bc 	bl	8002868 <Error_Handler>
    }

    __HAL_LINKDMA(i2cHandle,hdmatx,hdma_i2c1_tx);
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	4a11      	ldr	r2, [pc, #68]	; (8002738 <HAL_I2C_MspInit+0x174>)
 80026f4:	635a      	str	r2, [r3, #52]	; 0x34
 80026f6:	4a10      	ldr	r2, [pc, #64]	; (8002738 <HAL_I2C_MspInit+0x174>)
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	6393      	str	r3, [r2, #56]	; 0x38

    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 5, 0);
 80026fc:	2200      	movs	r2, #0
 80026fe:	2105      	movs	r1, #5
 8002700:	201f      	movs	r0, #31
 8002702:	f002 f93f 	bl	8004984 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 8002706:	201f      	movs	r0, #31
 8002708:	f002 f968 	bl	80049dc <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C1_ER_IRQn, 5, 0);
 800270c:	2200      	movs	r2, #0
 800270e:	2105      	movs	r1, #5
 8002710:	2020      	movs	r0, #32
 8002712:	f002 f937 	bl	8004984 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
 8002716:	2020      	movs	r0, #32
 8002718:	f002 f960 	bl	80049dc <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 800271c:	bf00      	nop
 800271e:	3728      	adds	r7, #40	; 0x28
 8002720:	46bd      	mov	sp, r7
 8002722:	bd80      	pop	{r7, pc}
 8002724:	40005400 	.word	0x40005400
 8002728:	40023800 	.word	0x40023800
 800272c:	40020400 	.word	0x40020400
 8002730:	2000062c 	.word	0x2000062c
 8002734:	40026010 	.word	0x40026010
 8002738:	2000068c 	.word	0x2000068c
 800273c:	400260a0 	.word	0x400260a0

08002740 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002740:	b580      	push	{r7, lr}
 8002742:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002744:	f000 fb82 	bl	8002e4c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* USER CODE BEGIN SysInit */
  (void)SystemClock_Config();
 8002748:	f000 f80a 	bl	8002760 <SystemClock_Config>
  // TODO: Sys_Init - HW
  (void)app_sys_init();
 800274c:	f7ff f814 	bl	8001778 <app_sys_init>
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  /* USER CODE BEGIN 2 */
  // TODO: Sys_Init - SW Modules
  (void)app_sys_peripheral_init();
 8002750:	f7ff f82a 	bl	80017a8 <app_sys_peripheral_init>
  /* USER CODE END 2 */

  /* Call init function for freertos objects (in freertos.c) */
  MX_FREERTOS_Init();
 8002754:	f7ff fd10 	bl	8002178 <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 8002758:	f007 f975 	bl	8009a46 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800275c:	e7fe      	b.n	800275c <main+0x1c>
	...

08002760 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002760:	b580      	push	{r7, lr}
 8002762:	b094      	sub	sp, #80	; 0x50
 8002764:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002766:	f107 031c 	add.w	r3, r7, #28
 800276a:	2234      	movs	r2, #52	; 0x34
 800276c:	2100      	movs	r1, #0
 800276e:	4618      	mov	r0, r3
 8002770:	f009 f9be 	bl	800baf0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002774:	f107 0308 	add.w	r3, r7, #8
 8002778:	2200      	movs	r2, #0
 800277a:	601a      	str	r2, [r3, #0]
 800277c:	605a      	str	r2, [r3, #4]
 800277e:	609a      	str	r2, [r3, #8]
 8002780:	60da      	str	r2, [r3, #12]
 8002782:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8002784:	2300      	movs	r3, #0
 8002786:	607b      	str	r3, [r7, #4]
 8002788:	4b2c      	ldr	r3, [pc, #176]	; (800283c <SystemClock_Config+0xdc>)
 800278a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800278c:	4a2b      	ldr	r2, [pc, #172]	; (800283c <SystemClock_Config+0xdc>)
 800278e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002792:	6413      	str	r3, [r2, #64]	; 0x40
 8002794:	4b29      	ldr	r3, [pc, #164]	; (800283c <SystemClock_Config+0xdc>)
 8002796:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002798:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800279c:	607b      	str	r3, [r7, #4]
 800279e:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80027a0:	2300      	movs	r3, #0
 80027a2:	603b      	str	r3, [r7, #0]
 80027a4:	4b26      	ldr	r3, [pc, #152]	; (8002840 <SystemClock_Config+0xe0>)
 80027a6:	681b      	ldr	r3, [r3, #0]
 80027a8:	4a25      	ldr	r2, [pc, #148]	; (8002840 <SystemClock_Config+0xe0>)
 80027aa:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80027ae:	6013      	str	r3, [r2, #0]
 80027b0:	4b23      	ldr	r3, [pc, #140]	; (8002840 <SystemClock_Config+0xe0>)
 80027b2:	681b      	ldr	r3, [r3, #0]
 80027b4:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80027b8:	603b      	str	r3, [r7, #0]
 80027ba:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80027bc:	2301      	movs	r3, #1
 80027be:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80027c0:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80027c4:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80027c6:	2302      	movs	r3, #2
 80027c8:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80027ca:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80027ce:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 4;
 80027d0:	2304      	movs	r3, #4
 80027d2:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 180;
 80027d4:	23b4      	movs	r3, #180	; 0xb4
 80027d6:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80027d8:	2302      	movs	r3, #2
 80027da:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 80027dc:	2302      	movs	r3, #2
 80027de:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 80027e0:	2302      	movs	r3, #2
 80027e2:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80027e4:	f107 031c 	add.w	r3, r7, #28
 80027e8:	4618      	mov	r0, r3
 80027ea:	f005 fc47 	bl	800807c <HAL_RCC_OscConfig>
 80027ee:	4603      	mov	r3, r0
 80027f0:	2b00      	cmp	r3, #0
 80027f2:	d001      	beq.n	80027f8 <SystemClock_Config+0x98>
  {
    Error_Handler();
 80027f4:	f000 f838 	bl	8002868 <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 80027f8:	f004 ffb4 	bl	8007764 <HAL_PWREx_EnableOverDrive>
 80027fc:	4603      	mov	r3, r0
 80027fe:	2b00      	cmp	r3, #0
 8002800:	d001      	beq.n	8002806 <SystemClock_Config+0xa6>
  {
    Error_Handler();
 8002802:	f000 f831 	bl	8002868 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002806:	230f      	movs	r3, #15
 8002808:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800280a:	2302      	movs	r3, #2
 800280c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800280e:	2300      	movs	r3, #0
 8002810:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8002812:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8002816:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8002818:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800281c:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 800281e:	f107 0308 	add.w	r3, r7, #8
 8002822:	2105      	movs	r1, #5
 8002824:	4618      	mov	r0, r3
 8002826:	f004 ffed 	bl	8007804 <HAL_RCC_ClockConfig>
 800282a:	4603      	mov	r3, r0
 800282c:	2b00      	cmp	r3, #0
 800282e:	d001      	beq.n	8002834 <SystemClock_Config+0xd4>
  {
    Error_Handler();
 8002830:	f000 f81a 	bl	8002868 <Error_Handler>
  }
}
 8002834:	bf00      	nop
 8002836:	3750      	adds	r7, #80	; 0x50
 8002838:	46bd      	mov	sp, r7
 800283a:	bd80      	pop	{r7, pc}
 800283c:	40023800 	.word	0x40023800
 8002840:	40007000 	.word	0x40007000

08002844 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002844:	b580      	push	{r7, lr}
 8002846:	b082      	sub	sp, #8
 8002848:	af00      	add	r7, sp, #0
 800284a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	681b      	ldr	r3, [r3, #0]
 8002850:	4a04      	ldr	r2, [pc, #16]	; (8002864 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8002852:	4293      	cmp	r3, r2
 8002854:	d101      	bne.n	800285a <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8002856:	f000 fb1b 	bl	8002e90 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 800285a:	bf00      	nop
 800285c:	3708      	adds	r7, #8
 800285e:	46bd      	mov	sp, r7
 8002860:	bd80      	pop	{r7, pc}
 8002862:	bf00      	nop
 8002864:	40010000 	.word	0x40010000

08002868 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002868:	b480      	push	{r7}
 800286a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800286c:	b672      	cpsid	i
}
 800286e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002870:	e7fe      	b.n	8002870 <Error_Handler+0x8>

08002872 <assert_failed>:
  * @param  file: pointer to the source file name
  * @param  line: assert_param error line source number
  * @retval None
  */
void assert_failed(uint8_t *file, uint32_t line)
{
 8002872:	b480      	push	{r7}
 8002874:	b083      	sub	sp, #12
 8002876:	af00      	add	r7, sp, #0
 8002878:	6078      	str	r0, [r7, #4]
 800287a:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  /* User can add his own implementation to report the file name and line number,
     ex: printf("Wrong parameters value: file %s on line %d\r\n", file, line) */
  /* USER CODE END 6 */
}
 800287c:	bf00      	nop
 800287e:	370c      	adds	r7, #12
 8002880:	46bd      	mov	sp, r7
 8002882:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002886:	4770      	bx	lr

08002888 <MX_SPI1_Init>:
DMA_HandleTypeDef hdma_spi1_rx;
DMA_HandleTypeDef hdma_spi1_tx;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8002888:	b580      	push	{r7, lr}
 800288a:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 800288c:	4b17      	ldr	r3, [pc, #92]	; (80028ec <MX_SPI1_Init+0x64>)
 800288e:	4a18      	ldr	r2, [pc, #96]	; (80028f0 <MX_SPI1_Init+0x68>)
 8002890:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8002892:	4b16      	ldr	r3, [pc, #88]	; (80028ec <MX_SPI1_Init+0x64>)
 8002894:	f44f 7282 	mov.w	r2, #260	; 0x104
 8002898:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800289a:	4b14      	ldr	r3, [pc, #80]	; (80028ec <MX_SPI1_Init+0x64>)
 800289c:	2200      	movs	r2, #0
 800289e:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80028a0:	4b12      	ldr	r3, [pc, #72]	; (80028ec <MX_SPI1_Init+0x64>)
 80028a2:	2200      	movs	r2, #0
 80028a4:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80028a6:	4b11      	ldr	r3, [pc, #68]	; (80028ec <MX_SPI1_Init+0x64>)
 80028a8:	2200      	movs	r2, #0
 80028aa:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80028ac:	4b0f      	ldr	r3, [pc, #60]	; (80028ec <MX_SPI1_Init+0x64>)
 80028ae:	2200      	movs	r2, #0
 80028b0:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80028b2:	4b0e      	ldr	r3, [pc, #56]	; (80028ec <MX_SPI1_Init+0x64>)
 80028b4:	f44f 7200 	mov.w	r2, #512	; 0x200
 80028b8:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_256;
 80028ba:	4b0c      	ldr	r3, [pc, #48]	; (80028ec <MX_SPI1_Init+0x64>)
 80028bc:	2238      	movs	r2, #56	; 0x38
 80028be:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80028c0:	4b0a      	ldr	r3, [pc, #40]	; (80028ec <MX_SPI1_Init+0x64>)
 80028c2:	2200      	movs	r2, #0
 80028c4:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80028c6:	4b09      	ldr	r3, [pc, #36]	; (80028ec <MX_SPI1_Init+0x64>)
 80028c8:	2200      	movs	r2, #0
 80028ca:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80028cc:	4b07      	ldr	r3, [pc, #28]	; (80028ec <MX_SPI1_Init+0x64>)
 80028ce:	2200      	movs	r2, #0
 80028d0:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 80028d2:	4b06      	ldr	r3, [pc, #24]	; (80028ec <MX_SPI1_Init+0x64>)
 80028d4:	220a      	movs	r2, #10
 80028d6:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80028d8:	4804      	ldr	r0, [pc, #16]	; (80028ec <MX_SPI1_Init+0x64>)
 80028da:	f005 ff2b 	bl	8008734 <HAL_SPI_Init>
 80028de:	4603      	mov	r3, r0
 80028e0:	2b00      	cmp	r3, #0
 80028e2:	d001      	beq.n	80028e8 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 80028e4:	f7ff ffc0 	bl	8002868 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80028e8:	bf00      	nop
 80028ea:	bd80      	pop	{r7, pc}
 80028ec:	200006ec 	.word	0x200006ec
 80028f0:	40013000 	.word	0x40013000

080028f4 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 80028f4:	b580      	push	{r7, lr}
 80028f6:	b08a      	sub	sp, #40	; 0x28
 80028f8:	af00      	add	r7, sp, #0
 80028fa:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80028fc:	f107 0314 	add.w	r3, r7, #20
 8002900:	2200      	movs	r2, #0
 8002902:	601a      	str	r2, [r3, #0]
 8002904:	605a      	str	r2, [r3, #4]
 8002906:	609a      	str	r2, [r3, #8]
 8002908:	60da      	str	r2, [r3, #12]
 800290a:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	4a4c      	ldr	r2, [pc, #304]	; (8002a44 <HAL_SPI_MspInit+0x150>)
 8002912:	4293      	cmp	r3, r2
 8002914:	f040 8092 	bne.w	8002a3c <HAL_SPI_MspInit+0x148>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8002918:	2300      	movs	r3, #0
 800291a:	613b      	str	r3, [r7, #16]
 800291c:	4b4a      	ldr	r3, [pc, #296]	; (8002a48 <HAL_SPI_MspInit+0x154>)
 800291e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002920:	4a49      	ldr	r2, [pc, #292]	; (8002a48 <HAL_SPI_MspInit+0x154>)
 8002922:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8002926:	6453      	str	r3, [r2, #68]	; 0x44
 8002928:	4b47      	ldr	r3, [pc, #284]	; (8002a48 <HAL_SPI_MspInit+0x154>)
 800292a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800292c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002930:	613b      	str	r3, [r7, #16]
 8002932:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002934:	2300      	movs	r3, #0
 8002936:	60fb      	str	r3, [r7, #12]
 8002938:	4b43      	ldr	r3, [pc, #268]	; (8002a48 <HAL_SPI_MspInit+0x154>)
 800293a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800293c:	4a42      	ldr	r2, [pc, #264]	; (8002a48 <HAL_SPI_MspInit+0x154>)
 800293e:	f043 0301 	orr.w	r3, r3, #1
 8002942:	6313      	str	r3, [r2, #48]	; 0x30
 8002944:	4b40      	ldr	r3, [pc, #256]	; (8002a48 <HAL_SPI_MspInit+0x154>)
 8002946:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002948:	f003 0301 	and.w	r3, r3, #1
 800294c:	60fb      	str	r3, [r7, #12]
 800294e:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8002950:	23e0      	movs	r3, #224	; 0xe0
 8002952:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002954:	2302      	movs	r3, #2
 8002956:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002958:	2300      	movs	r3, #0
 800295a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800295c:	2303      	movs	r3, #3
 800295e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8002960:	2305      	movs	r3, #5
 8002962:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002964:	f107 0314 	add.w	r3, r7, #20
 8002968:	4619      	mov	r1, r3
 800296a:	4838      	ldr	r0, [pc, #224]	; (8002a4c <HAL_SPI_MspInit+0x158>)
 800296c:	f002 fcd4 	bl	8005318 <HAL_GPIO_Init>

    /* SPI1 DMA Init */
    /* SPI1_RX Init */
    hdma_spi1_rx.Instance = DMA2_Stream0;
 8002970:	4b37      	ldr	r3, [pc, #220]	; (8002a50 <HAL_SPI_MspInit+0x15c>)
 8002972:	4a38      	ldr	r2, [pc, #224]	; (8002a54 <HAL_SPI_MspInit+0x160>)
 8002974:	601a      	str	r2, [r3, #0]
    hdma_spi1_rx.Init.Channel = DMA_CHANNEL_3;
 8002976:	4b36      	ldr	r3, [pc, #216]	; (8002a50 <HAL_SPI_MspInit+0x15c>)
 8002978:	f04f 62c0 	mov.w	r2, #100663296	; 0x6000000
 800297c:	605a      	str	r2, [r3, #4]
    hdma_spi1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800297e:	4b34      	ldr	r3, [pc, #208]	; (8002a50 <HAL_SPI_MspInit+0x15c>)
 8002980:	2200      	movs	r2, #0
 8002982:	609a      	str	r2, [r3, #8]
    hdma_spi1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002984:	4b32      	ldr	r3, [pc, #200]	; (8002a50 <HAL_SPI_MspInit+0x15c>)
 8002986:	2200      	movs	r2, #0
 8002988:	60da      	str	r2, [r3, #12]
    hdma_spi1_rx.Init.MemInc = DMA_MINC_ENABLE;
 800298a:	4b31      	ldr	r3, [pc, #196]	; (8002a50 <HAL_SPI_MspInit+0x15c>)
 800298c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002990:	611a      	str	r2, [r3, #16]
    hdma_spi1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002992:	4b2f      	ldr	r3, [pc, #188]	; (8002a50 <HAL_SPI_MspInit+0x15c>)
 8002994:	2200      	movs	r2, #0
 8002996:	615a      	str	r2, [r3, #20]
    hdma_spi1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002998:	4b2d      	ldr	r3, [pc, #180]	; (8002a50 <HAL_SPI_MspInit+0x15c>)
 800299a:	2200      	movs	r2, #0
 800299c:	619a      	str	r2, [r3, #24]
    hdma_spi1_rx.Init.Mode = DMA_NORMAL;
 800299e:	4b2c      	ldr	r3, [pc, #176]	; (8002a50 <HAL_SPI_MspInit+0x15c>)
 80029a0:	2200      	movs	r2, #0
 80029a2:	61da      	str	r2, [r3, #28]
    hdma_spi1_rx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 80029a4:	4b2a      	ldr	r3, [pc, #168]	; (8002a50 <HAL_SPI_MspInit+0x15c>)
 80029a6:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 80029aa:	621a      	str	r2, [r3, #32]
    hdma_spi1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80029ac:	4b28      	ldr	r3, [pc, #160]	; (8002a50 <HAL_SPI_MspInit+0x15c>)
 80029ae:	2200      	movs	r2, #0
 80029b0:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_spi1_rx) != HAL_OK)
 80029b2:	4827      	ldr	r0, [pc, #156]	; (8002a50 <HAL_SPI_MspInit+0x15c>)
 80029b4:	f002 f82a 	bl	8004a0c <HAL_DMA_Init>
 80029b8:	4603      	mov	r3, r0
 80029ba:	2b00      	cmp	r3, #0
 80029bc:	d001      	beq.n	80029c2 <HAL_SPI_MspInit+0xce>
    {
      Error_Handler();
 80029be:	f7ff ff53 	bl	8002868 <Error_Handler>
    }

    __HAL_LINKDMA(spiHandle,hdmarx,hdma_spi1_rx);
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	4a22      	ldr	r2, [pc, #136]	; (8002a50 <HAL_SPI_MspInit+0x15c>)
 80029c6:	64da      	str	r2, [r3, #76]	; 0x4c
 80029c8:	4a21      	ldr	r2, [pc, #132]	; (8002a50 <HAL_SPI_MspInit+0x15c>)
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	6393      	str	r3, [r2, #56]	; 0x38

    /* SPI1_TX Init */
    hdma_spi1_tx.Instance = DMA2_Stream3;
 80029ce:	4b22      	ldr	r3, [pc, #136]	; (8002a58 <HAL_SPI_MspInit+0x164>)
 80029d0:	4a22      	ldr	r2, [pc, #136]	; (8002a5c <HAL_SPI_MspInit+0x168>)
 80029d2:	601a      	str	r2, [r3, #0]
    hdma_spi1_tx.Init.Channel = DMA_CHANNEL_3;
 80029d4:	4b20      	ldr	r3, [pc, #128]	; (8002a58 <HAL_SPI_MspInit+0x164>)
 80029d6:	f04f 62c0 	mov.w	r2, #100663296	; 0x6000000
 80029da:	605a      	str	r2, [r3, #4]
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80029dc:	4b1e      	ldr	r3, [pc, #120]	; (8002a58 <HAL_SPI_MspInit+0x164>)
 80029de:	2240      	movs	r2, #64	; 0x40
 80029e0:	609a      	str	r2, [r3, #8]
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80029e2:	4b1d      	ldr	r3, [pc, #116]	; (8002a58 <HAL_SPI_MspInit+0x164>)
 80029e4:	2200      	movs	r2, #0
 80029e6:	60da      	str	r2, [r3, #12]
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 80029e8:	4b1b      	ldr	r3, [pc, #108]	; (8002a58 <HAL_SPI_MspInit+0x164>)
 80029ea:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80029ee:	611a      	str	r2, [r3, #16]
    hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80029f0:	4b19      	ldr	r3, [pc, #100]	; (8002a58 <HAL_SPI_MspInit+0x164>)
 80029f2:	2200      	movs	r2, #0
 80029f4:	615a      	str	r2, [r3, #20]
    hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80029f6:	4b18      	ldr	r3, [pc, #96]	; (8002a58 <HAL_SPI_MspInit+0x164>)
 80029f8:	2200      	movs	r2, #0
 80029fa:	619a      	str	r2, [r3, #24]
    hdma_spi1_tx.Init.Mode = DMA_NORMAL;
 80029fc:	4b16      	ldr	r3, [pc, #88]	; (8002a58 <HAL_SPI_MspInit+0x164>)
 80029fe:	2200      	movs	r2, #0
 8002a00:	61da      	str	r2, [r3, #28]
    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8002a02:	4b15      	ldr	r3, [pc, #84]	; (8002a58 <HAL_SPI_MspInit+0x164>)
 8002a04:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8002a08:	621a      	str	r2, [r3, #32]
    hdma_spi1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002a0a:	4b13      	ldr	r3, [pc, #76]	; (8002a58 <HAL_SPI_MspInit+0x164>)
 8002a0c:	2200      	movs	r2, #0
 8002a0e:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 8002a10:	4811      	ldr	r0, [pc, #68]	; (8002a58 <HAL_SPI_MspInit+0x164>)
 8002a12:	f001 fffb 	bl	8004a0c <HAL_DMA_Init>
 8002a16:	4603      	mov	r3, r0
 8002a18:	2b00      	cmp	r3, #0
 8002a1a:	d001      	beq.n	8002a20 <HAL_SPI_MspInit+0x12c>
    {
      Error_Handler();
 8002a1c:	f7ff ff24 	bl	8002868 <Error_Handler>
    }

    __HAL_LINKDMA(spiHandle,hdmatx,hdma_spi1_tx);
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	4a0d      	ldr	r2, [pc, #52]	; (8002a58 <HAL_SPI_MspInit+0x164>)
 8002a24:	649a      	str	r2, [r3, #72]	; 0x48
 8002a26:	4a0c      	ldr	r2, [pc, #48]	; (8002a58 <HAL_SPI_MspInit+0x164>)
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	6393      	str	r3, [r2, #56]	; 0x38

    /* SPI1 interrupt Init */
    HAL_NVIC_SetPriority(SPI1_IRQn, 5, 0);
 8002a2c:	2200      	movs	r2, #0
 8002a2e:	2105      	movs	r1, #5
 8002a30:	2023      	movs	r0, #35	; 0x23
 8002a32:	f001 ffa7 	bl	8004984 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 8002a36:	2023      	movs	r0, #35	; 0x23
 8002a38:	f001 ffd0 	bl	80049dc <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 8002a3c:	bf00      	nop
 8002a3e:	3728      	adds	r7, #40	; 0x28
 8002a40:	46bd      	mov	sp, r7
 8002a42:	bd80      	pop	{r7, pc}
 8002a44:	40013000 	.word	0x40013000
 8002a48:	40023800 	.word	0x40023800
 8002a4c:	40020000 	.word	0x40020000
 8002a50:	2000076c 	.word	0x2000076c
 8002a54:	40026410 	.word	0x40026410
 8002a58:	200007cc 	.word	0x200007cc
 8002a5c:	40026458 	.word	0x40026458

08002a60 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002a60:	b580      	push	{r7, lr}
 8002a62:	b082      	sub	sp, #8
 8002a64:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002a66:	2300      	movs	r3, #0
 8002a68:	607b      	str	r3, [r7, #4]
 8002a6a:	4b12      	ldr	r3, [pc, #72]	; (8002ab4 <HAL_MspInit+0x54>)
 8002a6c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002a6e:	4a11      	ldr	r2, [pc, #68]	; (8002ab4 <HAL_MspInit+0x54>)
 8002a70:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002a74:	6453      	str	r3, [r2, #68]	; 0x44
 8002a76:	4b0f      	ldr	r3, [pc, #60]	; (8002ab4 <HAL_MspInit+0x54>)
 8002a78:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002a7a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002a7e:	607b      	str	r3, [r7, #4]
 8002a80:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002a82:	2300      	movs	r3, #0
 8002a84:	603b      	str	r3, [r7, #0]
 8002a86:	4b0b      	ldr	r3, [pc, #44]	; (8002ab4 <HAL_MspInit+0x54>)
 8002a88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a8a:	4a0a      	ldr	r2, [pc, #40]	; (8002ab4 <HAL_MspInit+0x54>)
 8002a8c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002a90:	6413      	str	r3, [r2, #64]	; 0x40
 8002a92:	4b08      	ldr	r3, [pc, #32]	; (8002ab4 <HAL_MspInit+0x54>)
 8002a94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a96:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002a9a:	603b      	str	r3, [r7, #0]
 8002a9c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8002a9e:	2200      	movs	r2, #0
 8002aa0:	210f      	movs	r1, #15
 8002aa2:	f06f 0001 	mvn.w	r0, #1
 8002aa6:	f001 ff6d 	bl	8004984 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002aaa:	bf00      	nop
 8002aac:	3708      	adds	r7, #8
 8002aae:	46bd      	mov	sp, r7
 8002ab0:	bd80      	pop	{r7, pc}
 8002ab2:	bf00      	nop
 8002ab4:	40023800 	.word	0x40023800

08002ab8 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002ab8:	b580      	push	{r7, lr}
 8002aba:	b08c      	sub	sp, #48	; 0x30
 8002abc:	af00      	add	r7, sp, #0
 8002abe:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0U;
 8002ac0:	2300      	movs	r3, #0
 8002ac2:	62bb      	str	r3, [r7, #40]	; 0x28

  uint32_t              uwPrescalerValue = 0U;
 8002ac4:	2300      	movs	r3, #0
 8002ac6:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8002ac8:	2300      	movs	r3, #0
 8002aca:	60bb      	str	r3, [r7, #8]
 8002acc:	4b2f      	ldr	r3, [pc, #188]	; (8002b8c <HAL_InitTick+0xd4>)
 8002ace:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002ad0:	4a2e      	ldr	r2, [pc, #184]	; (8002b8c <HAL_InitTick+0xd4>)
 8002ad2:	f043 0301 	orr.w	r3, r3, #1
 8002ad6:	6453      	str	r3, [r2, #68]	; 0x44
 8002ad8:	4b2c      	ldr	r3, [pc, #176]	; (8002b8c <HAL_InitTick+0xd4>)
 8002ada:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002adc:	f003 0301 	and.w	r3, r3, #1
 8002ae0:	60bb      	str	r3, [r7, #8]
 8002ae2:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8002ae4:	f107 020c 	add.w	r2, r7, #12
 8002ae8:	f107 0310 	add.w	r3, r7, #16
 8002aec:	4611      	mov	r1, r2
 8002aee:	4618      	mov	r0, r3
 8002af0:	f005 f862 	bl	8007bb8 <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
  uwTimclock = 2*HAL_RCC_GetPCLK2Freq();
 8002af4:	f005 f84c 	bl	8007b90 <HAL_RCC_GetPCLK2Freq>
 8002af8:	4603      	mov	r3, r0
 8002afa:	005b      	lsls	r3, r3, #1
 8002afc:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8002afe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002b00:	4a23      	ldr	r2, [pc, #140]	; (8002b90 <HAL_InitTick+0xd8>)
 8002b02:	fba2 2303 	umull	r2, r3, r2, r3
 8002b06:	0c9b      	lsrs	r3, r3, #18
 8002b08:	3b01      	subs	r3, #1
 8002b0a:	627b      	str	r3, [r7, #36]	; 0x24

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8002b0c:	4b21      	ldr	r3, [pc, #132]	; (8002b94 <HAL_InitTick+0xdc>)
 8002b0e:	4a22      	ldr	r2, [pc, #136]	; (8002b98 <HAL_InitTick+0xe0>)
 8002b10:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 8002b12:	4b20      	ldr	r3, [pc, #128]	; (8002b94 <HAL_InitTick+0xdc>)
 8002b14:	f240 32e7 	movw	r2, #999	; 0x3e7
 8002b18:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8002b1a:	4a1e      	ldr	r2, [pc, #120]	; (8002b94 <HAL_InitTick+0xdc>)
 8002b1c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b1e:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8002b20:	4b1c      	ldr	r3, [pc, #112]	; (8002b94 <HAL_InitTick+0xdc>)
 8002b22:	2200      	movs	r2, #0
 8002b24:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002b26:	4b1b      	ldr	r3, [pc, #108]	; (8002b94 <HAL_InitTick+0xdc>)
 8002b28:	2200      	movs	r2, #0
 8002b2a:	609a      	str	r2, [r3, #8]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002b2c:	4b19      	ldr	r3, [pc, #100]	; (8002b94 <HAL_InitTick+0xdc>)
 8002b2e:	2200      	movs	r2, #0
 8002b30:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim1);
 8002b32:	4818      	ldr	r0, [pc, #96]	; (8002b94 <HAL_InitTick+0xdc>)
 8002b34:	f006 fba2 	bl	800927c <HAL_TIM_Base_Init>
 8002b38:	4603      	mov	r3, r0
 8002b3a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  if (status == HAL_OK)
 8002b3e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8002b42:	2b00      	cmp	r3, #0
 8002b44:	d11b      	bne.n	8002b7e <HAL_InitTick+0xc6>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim1);
 8002b46:	4813      	ldr	r0, [pc, #76]	; (8002b94 <HAL_InitTick+0xdc>)
 8002b48:	f006 fc92 	bl	8009470 <HAL_TIM_Base_Start_IT>
 8002b4c:	4603      	mov	r3, r0
 8002b4e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    if (status == HAL_OK)
 8002b52:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8002b56:	2b00      	cmp	r3, #0
 8002b58:	d111      	bne.n	8002b7e <HAL_InitTick+0xc6>
    {
    /* Enable the TIM1 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8002b5a:	2019      	movs	r0, #25
 8002b5c:	f001 ff3e 	bl	80049dc <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	2b0f      	cmp	r3, #15
 8002b64:	d808      	bhi.n	8002b78 <HAL_InitTick+0xc0>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, TickPriority, 0U);
 8002b66:	2200      	movs	r2, #0
 8002b68:	6879      	ldr	r1, [r7, #4]
 8002b6a:	2019      	movs	r0, #25
 8002b6c:	f001 ff0a 	bl	8004984 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002b70:	4a0a      	ldr	r2, [pc, #40]	; (8002b9c <HAL_InitTick+0xe4>)
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	6013      	str	r3, [r2, #0]
 8002b76:	e002      	b.n	8002b7e <HAL_InitTick+0xc6>
      }
      else
      {
        status = HAL_ERROR;
 8002b78:	2301      	movs	r3, #1
 8002b7a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 8002b7e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 8002b82:	4618      	mov	r0, r3
 8002b84:	3730      	adds	r7, #48	; 0x30
 8002b86:	46bd      	mov	sp, r7
 8002b88:	bd80      	pop	{r7, pc}
 8002b8a:	bf00      	nop
 8002b8c:	40023800 	.word	0x40023800
 8002b90:	431bde83 	.word	0x431bde83
 8002b94:	2000082c 	.word	0x2000082c
 8002b98:	40010000 	.word	0x40010000
 8002b9c:	20000044 	.word	0x20000044

08002ba0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002ba0:	b480      	push	{r7}
 8002ba2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002ba4:	e7fe      	b.n	8002ba4 <NMI_Handler+0x4>

08002ba6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002ba6:	b480      	push	{r7}
 8002ba8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002baa:	e7fe      	b.n	8002baa <HardFault_Handler+0x4>

08002bac <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002bac:	b480      	push	{r7}
 8002bae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002bb0:	e7fe      	b.n	8002bb0 <MemManage_Handler+0x4>

08002bb2 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002bb2:	b480      	push	{r7}
 8002bb4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002bb6:	e7fe      	b.n	8002bb6 <BusFault_Handler+0x4>

08002bb8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002bb8:	b480      	push	{r7}
 8002bba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002bbc:	e7fe      	b.n	8002bbc <UsageFault_Handler+0x4>

08002bbe <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002bbe:	b480      	push	{r7}
 8002bc0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002bc2:	bf00      	nop
 8002bc4:	46bd      	mov	sp, r7
 8002bc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bca:	4770      	bx	lr

08002bcc <WWDG_IRQHandler>:

/**
  * @brief This function handles Window watchdog interrupt.
  */
void WWDG_IRQHandler(void)
{
 8002bcc:	b580      	push	{r7, lr}
 8002bce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN WWDG_IRQn 0 */

  /* USER CODE END WWDG_IRQn 0 */
  HAL_WWDG_IRQHandler(&hwwdg);
 8002bd0:	4802      	ldr	r0, [pc, #8]	; (8002bdc <WWDG_IRQHandler+0x10>)
 8002bd2:	f006 fef7 	bl	80099c4 <HAL_WWDG_IRQHandler>
  /* USER CODE BEGIN WWDG_IRQn 1 */

  /* USER CODE END WWDG_IRQn 1 */
}
 8002bd6:	bf00      	nop
 8002bd8:	bd80      	pop	{r7, pc}
 8002bda:	bf00      	nop
 8002bdc:	20000874 	.word	0x20000874

08002be0 <DMA1_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA1 stream0 global interrupt.
  */
void DMA1_Stream0_IRQHandler(void)
{
 8002be0:	b580      	push	{r7, lr}
 8002be2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_rx);
 8002be4:	4802      	ldr	r0, [pc, #8]	; (8002bf0 <DMA1_Stream0_IRQHandler+0x10>)
 8002be6:	f002 f94d 	bl	8004e84 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */

  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 8002bea:	bf00      	nop
 8002bec:	bd80      	pop	{r7, pc}
 8002bee:	bf00      	nop
 8002bf0:	2000062c 	.word	0x2000062c

08002bf4 <DMA1_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA1 stream6 global interrupt.
  */
void DMA1_Stream6_IRQHandler(void)
{
 8002bf4:	b580      	push	{r7, lr}
 8002bf6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream6_IRQn 0 */

  /* USER CODE END DMA1_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_tx);
 8002bf8:	4802      	ldr	r0, [pc, #8]	; (8002c04 <DMA1_Stream6_IRQHandler+0x10>)
 8002bfa:	f002 f943 	bl	8004e84 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream6_IRQn 1 */

  /* USER CODE END DMA1_Stream6_IRQn 1 */
}
 8002bfe:	bf00      	nop
 8002c00:	bd80      	pop	{r7, pc}
 8002c02:	bf00      	nop
 8002c04:	2000068c 	.word	0x2000068c

08002c08 <CAN1_TX_IRQHandler>:

/**
  * @brief This function handles CAN1 TX interrupt.
  */
void CAN1_TX_IRQHandler(void)
{
 8002c08:	b580      	push	{r7, lr}
 8002c0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_TX_IRQn 0 */

  /* USER CODE END CAN1_TX_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8002c0c:	4802      	ldr	r0, [pc, #8]	; (8002c18 <CAN1_TX_IRQHandler+0x10>)
 8002c0e:	f001 fbad 	bl	800436c <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_TX_IRQn 1 */

  /* USER CODE END CAN1_TX_IRQn 1 */
}
 8002c12:	bf00      	nop
 8002c14:	bd80      	pop	{r7, pc}
 8002c16:	bf00      	nop
 8002c18:	200002ac 	.word	0x200002ac

08002c1c <CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles CAN1 RX0 interrupt.
  */
void CAN1_RX0_IRQHandler(void)
{
 8002c1c:	b580      	push	{r7, lr}
 8002c1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX0_IRQn 0 */

  /* USER CODE END CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8002c20:	4802      	ldr	r0, [pc, #8]	; (8002c2c <CAN1_RX0_IRQHandler+0x10>)
 8002c22:	f001 fba3 	bl	800436c <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX0_IRQn 1 */

  /* USER CODE END CAN1_RX0_IRQn 1 */
}
 8002c26:	bf00      	nop
 8002c28:	bd80      	pop	{r7, pc}
 8002c2a:	bf00      	nop
 8002c2c:	200002ac 	.word	0x200002ac

08002c30 <CAN1_RX1_IRQHandler>:

/**
  * @brief This function handles CAN1 RX1 interrupt.
  */
void CAN1_RX1_IRQHandler(void)
{
 8002c30:	b580      	push	{r7, lr}
 8002c32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX1_IRQn 0 */

  /* USER CODE END CAN1_RX1_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8002c34:	4802      	ldr	r0, [pc, #8]	; (8002c40 <CAN1_RX1_IRQHandler+0x10>)
 8002c36:	f001 fb99 	bl	800436c <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX1_IRQn 1 */

  /* USER CODE END CAN1_RX1_IRQn 1 */
}
 8002c3a:	bf00      	nop
 8002c3c:	bd80      	pop	{r7, pc}
 8002c3e:	bf00      	nop
 8002c40:	200002ac 	.word	0x200002ac

08002c44 <CAN1_SCE_IRQHandler>:

/**
  * @brief This function handles CAN1 SCE interrupt.
  */
void CAN1_SCE_IRQHandler(void)
{
 8002c44:	b580      	push	{r7, lr}
 8002c46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_SCE_IRQn 0 */

  /* USER CODE END CAN1_SCE_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8002c48:	4802      	ldr	r0, [pc, #8]	; (8002c54 <CAN1_SCE_IRQHandler+0x10>)
 8002c4a:	f001 fb8f 	bl	800436c <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_SCE_IRQn 1 */

  /* USER CODE END CAN1_SCE_IRQn 1 */
}
 8002c4e:	bf00      	nop
 8002c50:	bd80      	pop	{r7, pc}
 8002c52:	bf00      	nop
 8002c54:	200002ac 	.word	0x200002ac

08002c58 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8002c58:	b580      	push	{r7, lr}
 8002c5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8002c5c:	4802      	ldr	r0, [pc, #8]	; (8002c68 <TIM1_UP_TIM10_IRQHandler+0x10>)
 8002c5e:	f006 fccd 	bl	80095fc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8002c62:	bf00      	nop
 8002c64:	bd80      	pop	{r7, pc}
 8002c66:	bf00      	nop
 8002c68:	2000082c 	.word	0x2000082c

08002c6c <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event interrupt.
  */
void I2C1_EV_IRQHandler(void)
{
 8002c6c:	b580      	push	{r7, lr}
 8002c6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 8002c70:	4802      	ldr	r0, [pc, #8]	; (8002c7c <I2C1_EV_IRQHandler+0x10>)
 8002c72:	f003 f89b 	bl	8005dac <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 8002c76:	bf00      	nop
 8002c78:	bd80      	pop	{r7, pc}
 8002c7a:	bf00      	nop
 8002c7c:	200005d8 	.word	0x200005d8

08002c80 <I2C1_ER_IRQHandler>:

/**
  * @brief This function handles I2C1 error interrupt.
  */
void I2C1_ER_IRQHandler(void)
{
 8002c80:	b580      	push	{r7, lr}
 8002c82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_ER_IRQn 0 */

  /* USER CODE END I2C1_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c1);
 8002c84:	4802      	ldr	r0, [pc, #8]	; (8002c90 <I2C1_ER_IRQHandler+0x10>)
 8002c86:	f003 fa02 	bl	800608e <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C1_ER_IRQn 1 */

  /* USER CODE END I2C1_ER_IRQn 1 */
}
 8002c8a:	bf00      	nop
 8002c8c:	bd80      	pop	{r7, pc}
 8002c8e:	bf00      	nop
 8002c90:	200005d8 	.word	0x200005d8

08002c94 <SPI1_IRQHandler>:

/**
  * @brief This function handles SPI1 global interrupt.
  */
void SPI1_IRQHandler(void)
{
 8002c94:	b580      	push	{r7, lr}
 8002c96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 8002c98:	4802      	ldr	r0, [pc, #8]	; (8002ca4 <SPI1_IRQHandler+0x10>)
 8002c9a:	f006 f8bf 	bl	8008e1c <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 8002c9e:	bf00      	nop
 8002ca0:	bd80      	pop	{r7, pc}
 8002ca2:	bf00      	nop
 8002ca4:	200006ec 	.word	0x200006ec

08002ca8 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8002ca8:	b580      	push	{r7, lr}
 8002caa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_rx);
 8002cac:	4802      	ldr	r0, [pc, #8]	; (8002cb8 <DMA2_Stream0_IRQHandler+0x10>)
 8002cae:	f002 f8e9 	bl	8004e84 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8002cb2:	bf00      	nop
 8002cb4:	bd80      	pop	{r7, pc}
 8002cb6:	bf00      	nop
 8002cb8:	2000076c 	.word	0x2000076c

08002cbc <DMA2_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA2 stream3 global interrupt.
  */
void DMA2_Stream3_IRQHandler(void)
{
 8002cbc:	b580      	push	{r7, lr}
 8002cbe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream3_IRQn 0 */

  /* USER CODE END DMA2_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_tx);
 8002cc0:	4802      	ldr	r0, [pc, #8]	; (8002ccc <DMA2_Stream3_IRQHandler+0x10>)
 8002cc2:	f002 f8df 	bl	8004e84 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream3_IRQn 1 */

  /* USER CODE END DMA2_Stream3_IRQn 1 */
}
 8002cc6:	bf00      	nop
 8002cc8:	bd80      	pop	{r7, pc}
 8002cca:	bf00      	nop
 8002ccc:	200007cc 	.word	0x200007cc

08002cd0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002cd0:	b480      	push	{r7}
 8002cd2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002cd4:	4b06      	ldr	r3, [pc, #24]	; (8002cf0 <SystemInit+0x20>)
 8002cd6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002cda:	4a05      	ldr	r2, [pc, #20]	; (8002cf0 <SystemInit+0x20>)
 8002cdc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002ce0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002ce4:	bf00      	nop
 8002ce6:	46bd      	mov	sp, r7
 8002ce8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cec:	4770      	bx	lr
 8002cee:	bf00      	nop
 8002cf0:	e000ed00 	.word	0xe000ed00

08002cf4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8002cf4:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002d2c <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002cf8:	480d      	ldr	r0, [pc, #52]	; (8002d30 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8002cfa:	490e      	ldr	r1, [pc, #56]	; (8002d34 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8002cfc:	4a0e      	ldr	r2, [pc, #56]	; (8002d38 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8002cfe:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002d00:	e002      	b.n	8002d08 <LoopCopyDataInit>

08002d02 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002d02:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002d04:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002d06:	3304      	adds	r3, #4

08002d08 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002d08:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002d0a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002d0c:	d3f9      	bcc.n	8002d02 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002d0e:	4a0b      	ldr	r2, [pc, #44]	; (8002d3c <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8002d10:	4c0b      	ldr	r4, [pc, #44]	; (8002d40 <LoopFillZerobss+0x26>)
  movs r3, #0
 8002d12:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002d14:	e001      	b.n	8002d1a <LoopFillZerobss>

08002d16 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002d16:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002d18:	3204      	adds	r2, #4

08002d1a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002d1a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002d1c:	d3fb      	bcc.n	8002d16 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8002d1e:	f7ff ffd7 	bl	8002cd0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002d22:	f008 feb3 	bl	800ba8c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002d26:	f7ff fd0b 	bl	8002740 <main>
  bx  lr    
 8002d2a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8002d2c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002d30:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002d34:	200000b4 	.word	0x200000b4
  ldr r2, =_sidata
 8002d38:	0800c058 	.word	0x0800c058
  ldr r2, =_sbss
 8002d3c:	200000b4 	.word	0x200000b4
  ldr r4, =_ebss
 8002d40:	200103f0 	.word	0x200103f0

08002d44 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002d44:	e7fe      	b.n	8002d44 <ADC_IRQHandler>

08002d46 <stm32_lock_acquire>:
/**
  * @brief Acquire STM32 lock
  * @param lock The lock to acquire
  */
static inline void stm32_lock_acquire(LockingData_t *lock)
{
 8002d46:	b580      	push	{r7, lr}
 8002d48:	b084      	sub	sp, #16
 8002d4a:	af00      	add	r7, sp, #0
 8002d4c:	6078      	str	r0, [r7, #4]
  STM32_LOCK_BLOCK_IF_NULL_ARGUMENT(lock);
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	2b00      	cmp	r3, #0
 8002d52:	d104      	bne.n	8002d5e <stm32_lock_acquire+0x18>
  __ASM volatile ("cpsid i" : : : "memory");
 8002d54:	b672      	cpsid	i
}
 8002d56:	bf00      	nop
 8002d58:	f7ff fd86 	bl	8002868 <Error_Handler>
 8002d5c:	e7fe      	b.n	8002d5c <stm32_lock_acquire+0x16>
  STM32_LOCK_ASSERT_VALID_NESTING_LEVEL(lock);
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	7a1b      	ldrb	r3, [r3, #8]
 8002d62:	2b01      	cmp	r3, #1
 8002d64:	d904      	bls.n	8002d70 <stm32_lock_acquire+0x2a>
  __ASM volatile ("cpsid i" : : : "memory");
 8002d66:	b672      	cpsid	i
}
 8002d68:	bf00      	nop
 8002d6a:	f7ff fd7d 	bl	8002868 <Error_Handler>
 8002d6e:	e7fe      	b.n	8002d6e <stm32_lock_acquire+0x28>
  lock->basepri[lock->nesting_level++] = taskENTER_CRITICAL_FROM_ISR();
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	7a1b      	ldrb	r3, [r3, #8]
 8002d74:	1c5a      	adds	r2, r3, #1
 8002d76:	b2d1      	uxtb	r1, r2
 8002d78:	687a      	ldr	r2, [r7, #4]
 8002d7a:	7211      	strb	r1, [r2, #8]
 8002d7c:	4619      	mov	r1, r3

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8002d7e:	f3ef 8211 	mrs	r2, BASEPRI
 8002d82:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002d86:	f383 8811 	msr	BASEPRI, r3
 8002d8a:	f3bf 8f6f 	isb	sy
 8002d8e:	f3bf 8f4f 	dsb	sy
 8002d92:	60fa      	str	r2, [r7, #12]
 8002d94:	60bb      	str	r3, [r7, #8]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8002d96:	68fa      	ldr	r2, [r7, #12]
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	f843 2021 	str.w	r2, [r3, r1, lsl #2]
}
 8002d9e:	bf00      	nop
 8002da0:	3710      	adds	r7, #16
 8002da2:	46bd      	mov	sp, r7
 8002da4:	bd80      	pop	{r7, pc}

08002da6 <stm32_lock_release>:
/**
  * @brief Release STM32 lock
  * @param lock The lock to release
  */
static inline void stm32_lock_release(LockingData_t *lock)
{
 8002da6:	b580      	push	{r7, lr}
 8002da8:	b084      	sub	sp, #16
 8002daa:	af00      	add	r7, sp, #0
 8002dac:	6078      	str	r0, [r7, #4]
  STM32_LOCK_BLOCK_IF_NULL_ARGUMENT(lock);
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	2b00      	cmp	r3, #0
 8002db2:	d104      	bne.n	8002dbe <stm32_lock_release+0x18>
  __ASM volatile ("cpsid i" : : : "memory");
 8002db4:	b672      	cpsid	i
}
 8002db6:	bf00      	nop
 8002db8:	f7ff fd56 	bl	8002868 <Error_Handler>
 8002dbc:	e7fe      	b.n	8002dbc <stm32_lock_release+0x16>
  lock->nesting_level--;
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	7a1b      	ldrb	r3, [r3, #8]
 8002dc2:	3b01      	subs	r3, #1
 8002dc4:	b2da      	uxtb	r2, r3
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	721a      	strb	r2, [r3, #8]
  STM32_LOCK_ASSERT_VALID_NESTING_LEVEL(lock);
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	7a1b      	ldrb	r3, [r3, #8]
 8002dce:	2b01      	cmp	r3, #1
 8002dd0:	d904      	bls.n	8002ddc <stm32_lock_release+0x36>
  __ASM volatile ("cpsid i" : : : "memory");
 8002dd2:	b672      	cpsid	i
}
 8002dd4:	bf00      	nop
 8002dd6:	f7ff fd47 	bl	8002868 <Error_Handler>
 8002dda:	e7fe      	b.n	8002dda <stm32_lock_release+0x34>
  taskEXIT_CRITICAL_FROM_ISR(lock->basepri[lock->nesting_level]);
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	7a1b      	ldrb	r3, [r3, #8]
 8002de0:	461a      	mov	r2, r3
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002de8:	60fb      	str	r3, [r7, #12]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8002dea:	68fb      	ldr	r3, [r7, #12]
 8002dec:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8002df0:	bf00      	nop
}
 8002df2:	bf00      	nop
 8002df4:	3710      	adds	r7, #16
 8002df6:	46bd      	mov	sp, r7
 8002df8:	bd80      	pop	{r7, pc}

08002dfa <__retarget_lock_acquire_recursive>:
/**
  * @brief Acquire recursive lock
  * @param lock The lock
  */
void __retarget_lock_acquire_recursive(_LOCK_T lock)
{
 8002dfa:	b580      	push	{r7, lr}
 8002dfc:	b082      	sub	sp, #8
 8002dfe:	af00      	add	r7, sp, #0
 8002e00:	6078      	str	r0, [r7, #4]
  STM32_LOCK_BLOCK_IF_NULL_ARGUMENT(lock);
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	2b00      	cmp	r3, #0
 8002e06:	d104      	bne.n	8002e12 <__retarget_lock_acquire_recursive+0x18>
  __ASM volatile ("cpsid i" : : : "memory");
 8002e08:	b672      	cpsid	i
}
 8002e0a:	bf00      	nop
 8002e0c:	f7ff fd2c 	bl	8002868 <Error_Handler>
 8002e10:	e7fe      	b.n	8002e10 <__retarget_lock_acquire_recursive+0x16>
  stm32_lock_acquire(STM32_LOCK_PARAMETER(lock));
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	4618      	mov	r0, r3
 8002e16:	f7ff ff96 	bl	8002d46 <stm32_lock_acquire>
}
 8002e1a:	bf00      	nop
 8002e1c:	3708      	adds	r7, #8
 8002e1e:	46bd      	mov	sp, r7
 8002e20:	bd80      	pop	{r7, pc}

08002e22 <__retarget_lock_release_recursive>:
/**
  * @brief Release recursive lock
  * @param lock The lock
  */
void __retarget_lock_release_recursive(_LOCK_T lock)
{
 8002e22:	b580      	push	{r7, lr}
 8002e24:	b082      	sub	sp, #8
 8002e26:	af00      	add	r7, sp, #0
 8002e28:	6078      	str	r0, [r7, #4]
  STM32_LOCK_BLOCK_IF_NULL_ARGUMENT(lock);
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	2b00      	cmp	r3, #0
 8002e2e:	d104      	bne.n	8002e3a <__retarget_lock_release_recursive+0x18>
  __ASM volatile ("cpsid i" : : : "memory");
 8002e30:	b672      	cpsid	i
}
 8002e32:	bf00      	nop
 8002e34:	f7ff fd18 	bl	8002868 <Error_Handler>
 8002e38:	e7fe      	b.n	8002e38 <__retarget_lock_release_recursive+0x16>
  stm32_lock_release(STM32_LOCK_PARAMETER(lock));
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	4618      	mov	r0, r3
 8002e3e:	f7ff ffb2 	bl	8002da6 <stm32_lock_release>
}
 8002e42:	bf00      	nop
 8002e44:	3708      	adds	r7, #8
 8002e46:	46bd      	mov	sp, r7
 8002e48:	bd80      	pop	{r7, pc}
	...

08002e4c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002e4c:	b580      	push	{r7, lr}
 8002e4e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002e50:	4b0e      	ldr	r3, [pc, #56]	; (8002e8c <HAL_Init+0x40>)
 8002e52:	681b      	ldr	r3, [r3, #0]
 8002e54:	4a0d      	ldr	r2, [pc, #52]	; (8002e8c <HAL_Init+0x40>)
 8002e56:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002e5a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002e5c:	4b0b      	ldr	r3, [pc, #44]	; (8002e8c <HAL_Init+0x40>)
 8002e5e:	681b      	ldr	r3, [r3, #0]
 8002e60:	4a0a      	ldr	r2, [pc, #40]	; (8002e8c <HAL_Init+0x40>)
 8002e62:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002e66:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002e68:	4b08      	ldr	r3, [pc, #32]	; (8002e8c <HAL_Init+0x40>)
 8002e6a:	681b      	ldr	r3, [r3, #0]
 8002e6c:	4a07      	ldr	r2, [pc, #28]	; (8002e8c <HAL_Init+0x40>)
 8002e6e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002e72:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002e74:	2003      	movs	r0, #3
 8002e76:	f001 fd65 	bl	8004944 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002e7a:	200f      	movs	r0, #15
 8002e7c:	f7ff fe1c 	bl	8002ab8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002e80:	f7ff fdee 	bl	8002a60 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002e84:	2300      	movs	r3, #0
}
 8002e86:	4618      	mov	r0, r3
 8002e88:	bd80      	pop	{r7, pc}
 8002e8a:	bf00      	nop
 8002e8c:	40023c00 	.word	0x40023c00

08002e90 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002e90:	b480      	push	{r7}
 8002e92:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002e94:	4b06      	ldr	r3, [pc, #24]	; (8002eb0 <HAL_IncTick+0x20>)
 8002e96:	781b      	ldrb	r3, [r3, #0]
 8002e98:	461a      	mov	r2, r3
 8002e9a:	4b06      	ldr	r3, [pc, #24]	; (8002eb4 <HAL_IncTick+0x24>)
 8002e9c:	681b      	ldr	r3, [r3, #0]
 8002e9e:	4413      	add	r3, r2
 8002ea0:	4a04      	ldr	r2, [pc, #16]	; (8002eb4 <HAL_IncTick+0x24>)
 8002ea2:	6013      	str	r3, [r2, #0]
}
 8002ea4:	bf00      	nop
 8002ea6:	46bd      	mov	sp, r7
 8002ea8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eac:	4770      	bx	lr
 8002eae:	bf00      	nop
 8002eb0:	20000048 	.word	0x20000048
 8002eb4:	20000894 	.word	0x20000894

08002eb8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002eb8:	b480      	push	{r7}
 8002eba:	af00      	add	r7, sp, #0
  return uwTick;
 8002ebc:	4b03      	ldr	r3, [pc, #12]	; (8002ecc <HAL_GetTick+0x14>)
 8002ebe:	681b      	ldr	r3, [r3, #0]
}
 8002ec0:	4618      	mov	r0, r3
 8002ec2:	46bd      	mov	sp, r7
 8002ec4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ec8:	4770      	bx	lr
 8002eca:	bf00      	nop
 8002ecc:	20000894 	.word	0x20000894

08002ed0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002ed0:	b580      	push	{r7, lr}
 8002ed2:	b084      	sub	sp, #16
 8002ed4:	af00      	add	r7, sp, #0
 8002ed6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002ed8:	f7ff ffee 	bl	8002eb8 <HAL_GetTick>
 8002edc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002ee2:	68fb      	ldr	r3, [r7, #12]
 8002ee4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002ee8:	d005      	beq.n	8002ef6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002eea:	4b0a      	ldr	r3, [pc, #40]	; (8002f14 <HAL_Delay+0x44>)
 8002eec:	781b      	ldrb	r3, [r3, #0]
 8002eee:	461a      	mov	r2, r3
 8002ef0:	68fb      	ldr	r3, [r7, #12]
 8002ef2:	4413      	add	r3, r2
 8002ef4:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002ef6:	bf00      	nop
 8002ef8:	f7ff ffde 	bl	8002eb8 <HAL_GetTick>
 8002efc:	4602      	mov	r2, r0
 8002efe:	68bb      	ldr	r3, [r7, #8]
 8002f00:	1ad3      	subs	r3, r2, r3
 8002f02:	68fa      	ldr	r2, [r7, #12]
 8002f04:	429a      	cmp	r2, r3
 8002f06:	d8f7      	bhi.n	8002ef8 <HAL_Delay+0x28>
  {
  }
}
 8002f08:	bf00      	nop
 8002f0a:	bf00      	nop
 8002f0c:	3710      	adds	r7, #16
 8002f0e:	46bd      	mov	sp, r7
 8002f10:	bd80      	pop	{r7, pc}
 8002f12:	bf00      	nop
 8002f14:	20000048 	.word	0x20000048

08002f18 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002f18:	b580      	push	{r7, lr}
 8002f1a:	b084      	sub	sp, #16
 8002f1c:	af00      	add	r7, sp, #0
 8002f1e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002f20:	2300      	movs	r3, #0
 8002f22:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	2b00      	cmp	r3, #0
 8002f28:	d101      	bne.n	8002f2e <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8002f2a:	2301      	movs	r3, #1
 8002f2c:	e15c      	b.n	80031e8 <HAL_ADC_Init+0x2d0>
  }
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	681b      	ldr	r3, [r3, #0]
 8002f32:	4a8e      	ldr	r2, [pc, #568]	; (800316c <HAL_ADC_Init+0x254>)
 8002f34:	4293      	cmp	r3, r2
 8002f36:	d00e      	beq.n	8002f56 <HAL_ADC_Init+0x3e>
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	681b      	ldr	r3, [r3, #0]
 8002f3c:	4a8c      	ldr	r2, [pc, #560]	; (8003170 <HAL_ADC_Init+0x258>)
 8002f3e:	4293      	cmp	r3, r2
 8002f40:	d009      	beq.n	8002f56 <HAL_ADC_Init+0x3e>
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	681b      	ldr	r3, [r3, #0]
 8002f46:	4a8b      	ldr	r2, [pc, #556]	; (8003174 <HAL_ADC_Init+0x25c>)
 8002f48:	4293      	cmp	r3, r2
 8002f4a:	d004      	beq.n	8002f56 <HAL_ADC_Init+0x3e>
 8002f4c:	f44f 71a1 	mov.w	r1, #322	; 0x142
 8002f50:	4889      	ldr	r0, [pc, #548]	; (8003178 <HAL_ADC_Init+0x260>)
 8002f52:	f7ff fc8e 	bl	8002872 <assert_failed>
  assert_param(IS_ADC_CLOCKPRESCALER(hadc->Init.ClockPrescaler));
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	685b      	ldr	r3, [r3, #4]
 8002f5a:	2b00      	cmp	r3, #0
 8002f5c:	d013      	beq.n	8002f86 <HAL_ADC_Init+0x6e>
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	685b      	ldr	r3, [r3, #4]
 8002f62:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002f66:	d00e      	beq.n	8002f86 <HAL_ADC_Init+0x6e>
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	685b      	ldr	r3, [r3, #4]
 8002f6c:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8002f70:	d009      	beq.n	8002f86 <HAL_ADC_Init+0x6e>
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	685b      	ldr	r3, [r3, #4]
 8002f76:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8002f7a:	d004      	beq.n	8002f86 <HAL_ADC_Init+0x6e>
 8002f7c:	f240 1143 	movw	r1, #323	; 0x143
 8002f80:	487d      	ldr	r0, [pc, #500]	; (8003178 <HAL_ADC_Init+0x260>)
 8002f82:	f7ff fc76 	bl	8002872 <assert_failed>
  assert_param(IS_ADC_RESOLUTION(hadc->Init.Resolution));
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	689b      	ldr	r3, [r3, #8]
 8002f8a:	2b00      	cmp	r3, #0
 8002f8c:	d013      	beq.n	8002fb6 <HAL_ADC_Init+0x9e>
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	689b      	ldr	r3, [r3, #8]
 8002f92:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002f96:	d00e      	beq.n	8002fb6 <HAL_ADC_Init+0x9e>
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	689b      	ldr	r3, [r3, #8]
 8002f9c:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8002fa0:	d009      	beq.n	8002fb6 <HAL_ADC_Init+0x9e>
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	689b      	ldr	r3, [r3, #8]
 8002fa6:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8002faa:	d004      	beq.n	8002fb6 <HAL_ADC_Init+0x9e>
 8002fac:	f44f 71a2 	mov.w	r1, #324	; 0x144
 8002fb0:	4871      	ldr	r0, [pc, #452]	; (8003178 <HAL_ADC_Init+0x260>)
 8002fb2:	f7ff fc5e 	bl	8002872 <assert_failed>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ScanConvMode));
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	691b      	ldr	r3, [r3, #16]
 8002fba:	2b00      	cmp	r3, #0
 8002fbc:	d008      	beq.n	8002fd0 <HAL_ADC_Init+0xb8>
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	691b      	ldr	r3, [r3, #16]
 8002fc2:	2b01      	cmp	r3, #1
 8002fc4:	d004      	beq.n	8002fd0 <HAL_ADC_Init+0xb8>
 8002fc6:	f240 1145 	movw	r1, #325	; 0x145
 8002fca:	486b      	ldr	r0, [pc, #428]	; (8003178 <HAL_ADC_Init+0x260>)
 8002fcc:	f7ff fc51 	bl	8002872 <assert_failed>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	7e1b      	ldrb	r3, [r3, #24]
 8002fd4:	2b00      	cmp	r3, #0
 8002fd6:	d008      	beq.n	8002fea <HAL_ADC_Init+0xd2>
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	7e1b      	ldrb	r3, [r3, #24]
 8002fdc:	2b01      	cmp	r3, #1
 8002fde:	d004      	beq.n	8002fea <HAL_ADC_Init+0xd2>
 8002fe0:	f44f 71a3 	mov.w	r1, #326	; 0x146
 8002fe4:	4864      	ldr	r0, [pc, #400]	; (8003178 <HAL_ADC_Init+0x260>)
 8002fe6:	f7ff fc44 	bl	8002872 <assert_failed>
  assert_param(IS_ADC_EXT_TRIG(hadc->Init.ExternalTrigConv));
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002fee:	2b00      	cmp	r3, #0
 8002ff0:	d054      	beq.n	800309c <HAL_ADC_Init+0x184>
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002ff6:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002ffa:	d04f      	beq.n	800309c <HAL_ADC_Init+0x184>
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003000:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8003004:	d04a      	beq.n	800309c <HAL_ADC_Init+0x184>
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800300a:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 800300e:	d045      	beq.n	800309c <HAL_ADC_Init+0x184>
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003014:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003018:	d040      	beq.n	800309c <HAL_ADC_Init+0x184>
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800301e:	f1b3 6fa0 	cmp.w	r3, #83886080	; 0x5000000
 8003022:	d03b      	beq.n	800309c <HAL_ADC_Init+0x184>
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003028:	f1b3 6fc0 	cmp.w	r3, #100663296	; 0x6000000
 800302c:	d036      	beq.n	800309c <HAL_ADC_Init+0x184>
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003032:	f1b3 6fe0 	cmp.w	r3, #117440512	; 0x7000000
 8003036:	d031      	beq.n	800309c <HAL_ADC_Init+0x184>
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800303c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003040:	d02c      	beq.n	800309c <HAL_ADC_Init+0x184>
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003046:	f1b3 6f10 	cmp.w	r3, #150994944	; 0x9000000
 800304a:	d027      	beq.n	800309c <HAL_ADC_Init+0x184>
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003050:	f1b3 6f20 	cmp.w	r3, #167772160	; 0xa000000
 8003054:	d022      	beq.n	800309c <HAL_ADC_Init+0x184>
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800305a:	f1b3 6f30 	cmp.w	r3, #184549376	; 0xb000000
 800305e:	d01d      	beq.n	800309c <HAL_ADC_Init+0x184>
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003064:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 8003068:	d018      	beq.n	800309c <HAL_ADC_Init+0x184>
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800306e:	f1b3 6f50 	cmp.w	r3, #218103808	; 0xd000000
 8003072:	d013      	beq.n	800309c <HAL_ADC_Init+0x184>
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003078:	f1b3 6f60 	cmp.w	r3, #234881024	; 0xe000000
 800307c:	d00e      	beq.n	800309c <HAL_ADC_Init+0x184>
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003082:	f1b3 6f70 	cmp.w	r3, #251658240	; 0xf000000
 8003086:	d009      	beq.n	800309c <HAL_ADC_Init+0x184>
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800308c:	4a3b      	ldr	r2, [pc, #236]	; (800317c <HAL_ADC_Init+0x264>)
 800308e:	4293      	cmp	r3, r2
 8003090:	d004      	beq.n	800309c <HAL_ADC_Init+0x184>
 8003092:	f240 1147 	movw	r1, #327	; 0x147
 8003096:	4838      	ldr	r0, [pc, #224]	; (8003178 <HAL_ADC_Init+0x260>)
 8003098:	f7ff fbeb 	bl	8002872 <assert_failed>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	68db      	ldr	r3, [r3, #12]
 80030a0:	2b00      	cmp	r3, #0
 80030a2:	d009      	beq.n	80030b8 <HAL_ADC_Init+0x1a0>
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	68db      	ldr	r3, [r3, #12]
 80030a8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80030ac:	d004      	beq.n	80030b8 <HAL_ADC_Init+0x1a0>
 80030ae:	f44f 71a4 	mov.w	r1, #328	; 0x148
 80030b2:	4831      	ldr	r0, [pc, #196]	; (8003178 <HAL_ADC_Init+0x260>)
 80030b4:	f7ff fbdd 	bl	8002872 <assert_failed>
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	69db      	ldr	r3, [r3, #28]
 80030bc:	2b00      	cmp	r3, #0
 80030be:	d003      	beq.n	80030c8 <HAL_ADC_Init+0x1b0>
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	69db      	ldr	r3, [r3, #28]
 80030c4:	2b10      	cmp	r3, #16
 80030c6:	d904      	bls.n	80030d2 <HAL_ADC_Init+0x1ba>
 80030c8:	f240 1149 	movw	r1, #329	; 0x149
 80030cc:	482a      	ldr	r0, [pc, #168]	; (8003178 <HAL_ADC_Init+0x260>)
 80030ce:	f7ff fbd0 	bl	8002872 <assert_failed>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DMAContinuousRequests));
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80030d8:	2b00      	cmp	r3, #0
 80030da:	d009      	beq.n	80030f0 <HAL_ADC_Init+0x1d8>
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80030e2:	2b01      	cmp	r3, #1
 80030e4:	d004      	beq.n	80030f0 <HAL_ADC_Init+0x1d8>
 80030e6:	f44f 71a5 	mov.w	r1, #330	; 0x14a
 80030ea:	4823      	ldr	r0, [pc, #140]	; (8003178 <HAL_ADC_Init+0x260>)
 80030ec:	f7ff fbc1 	bl	8002872 <assert_failed>
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	695b      	ldr	r3, [r3, #20]
 80030f4:	2b01      	cmp	r3, #1
 80030f6:	d00c      	beq.n	8003112 <HAL_ADC_Init+0x1fa>
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	695b      	ldr	r3, [r3, #20]
 80030fc:	2b00      	cmp	r3, #0
 80030fe:	d008      	beq.n	8003112 <HAL_ADC_Init+0x1fa>
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	695b      	ldr	r3, [r3, #20]
 8003104:	2b02      	cmp	r3, #2
 8003106:	d004      	beq.n	8003112 <HAL_ADC_Init+0x1fa>
 8003108:	f240 114b 	movw	r1, #331	; 0x14b
 800310c:	481a      	ldr	r0, [pc, #104]	; (8003178 <HAL_ADC_Init+0x260>)
 800310e:	f7ff fbb0 	bl	8002872 <assert_failed>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DiscontinuousConvMode));
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003118:	2b00      	cmp	r3, #0
 800311a:	d009      	beq.n	8003130 <HAL_ADC_Init+0x218>
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003122:	2b01      	cmp	r3, #1
 8003124:	d004      	beq.n	8003130 <HAL_ADC_Init+0x218>
 8003126:	f44f 71a6 	mov.w	r1, #332	; 0x14c
 800312a:	4813      	ldr	r0, [pc, #76]	; (8003178 <HAL_ADC_Init+0x260>)
 800312c:	f7ff fba1 	bl	8002872 <assert_failed>
  
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003134:	4a11      	ldr	r2, [pc, #68]	; (800317c <HAL_ADC_Init+0x264>)
 8003136:	4293      	cmp	r3, r2
 8003138:	d022      	beq.n	8003180 <HAL_ADC_Init+0x268>
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800313e:	2b00      	cmp	r3, #0
 8003140:	d01e      	beq.n	8003180 <HAL_ADC_Init+0x268>
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003146:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800314a:	d019      	beq.n	8003180 <HAL_ADC_Init+0x268>
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003150:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003154:	d014      	beq.n	8003180 <HAL_ADC_Init+0x268>
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800315a:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 800315e:	d00f      	beq.n	8003180 <HAL_ADC_Init+0x268>
 8003160:	f44f 71a8 	mov.w	r1, #336	; 0x150
 8003164:	4804      	ldr	r0, [pc, #16]	; (8003178 <HAL_ADC_Init+0x260>)
 8003166:	f7ff fb84 	bl	8002872 <assert_failed>
 800316a:	e009      	b.n	8003180 <HAL_ADC_Init+0x268>
 800316c:	40012000 	.word	0x40012000
 8003170:	40012100 	.word	0x40012100
 8003174:	40012200 	.word	0x40012200
 8003178:	0800bd24 	.word	0x0800bd24
 800317c:	0f000001 	.word	0x0f000001
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003184:	2b00      	cmp	r3, #0
 8003186:	d109      	bne.n	800319c <HAL_ADC_Init+0x284>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8003188:	6878      	ldr	r0, [r7, #4]
 800318a:	f7fe fb83 	bl	8001894 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	2200      	movs	r2, #0
 8003192:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	2200      	movs	r2, #0
 8003198:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031a0:	f003 0310 	and.w	r3, r3, #16
 80031a4:	2b00      	cmp	r3, #0
 80031a6:	d118      	bne.n	80031da <HAL_ADC_Init+0x2c2>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031ac:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80031b0:	f023 0302 	bic.w	r3, r3, #2
 80031b4:	f043 0202 	orr.w	r2, r3, #2
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 80031bc:	6878      	ldr	r0, [r7, #4]
 80031be:	f000 f98d 	bl	80034dc <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	2200      	movs	r2, #0
 80031c6:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031cc:	f023 0303 	bic.w	r3, r3, #3
 80031d0:	f043 0201 	orr.w	r2, r3, #1
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	641a      	str	r2, [r3, #64]	; 0x40
 80031d8:	e001      	b.n	80031de <HAL_ADC_Init+0x2c6>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80031da:	2301      	movs	r3, #1
 80031dc:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	2200      	movs	r2, #0
 80031e2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 80031e6:	7bfb      	ldrb	r3, [r7, #15]
}
 80031e8:	4618      	mov	r0, r3
 80031ea:	3710      	adds	r7, #16
 80031ec:	46bd      	mov	sp, r7
 80031ee:	bd80      	pop	{r7, pc}

080031f0 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 80031f0:	b580      	push	{r7, lr}
 80031f2:	b084      	sub	sp, #16
 80031f4:	af00      	add	r7, sp, #0
 80031f6:	6078      	str	r0, [r7, #4]
 80031f8:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 80031fa:	2300      	movs	r3, #0
 80031fc:	60bb      	str	r3, [r7, #8]
  ADC_Common_TypeDef *tmpADC_Common;
  
  /* Check the parameters */
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
 80031fe:	683b      	ldr	r3, [r7, #0]
 8003200:	681b      	ldr	r3, [r3, #0]
 8003202:	2b12      	cmp	r3, #18
 8003204:	d909      	bls.n	800321a <HAL_ADC_ConfigChannel+0x2a>
 8003206:	683b      	ldr	r3, [r7, #0]
 8003208:	681b      	ldr	r3, [r3, #0]
 800320a:	4a72      	ldr	r2, [pc, #456]	; (80033d4 <HAL_ADC_ConfigChannel+0x1e4>)
 800320c:	4293      	cmp	r3, r2
 800320e:	d004      	beq.n	800321a <HAL_ADC_ConfigChannel+0x2a>
 8003210:	f240 618b 	movw	r1, #1675	; 0x68b
 8003214:	4870      	ldr	r0, [pc, #448]	; (80033d8 <HAL_ADC_ConfigChannel+0x1e8>)
 8003216:	f7ff fb2c 	bl	8002872 <assert_failed>
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
 800321a:	683b      	ldr	r3, [r7, #0]
 800321c:	685b      	ldr	r3, [r3, #4]
 800321e:	2b00      	cmp	r3, #0
 8003220:	d003      	beq.n	800322a <HAL_ADC_ConfigChannel+0x3a>
 8003222:	683b      	ldr	r3, [r7, #0]
 8003224:	685b      	ldr	r3, [r3, #4]
 8003226:	2b10      	cmp	r3, #16
 8003228:	d904      	bls.n	8003234 <HAL_ADC_ConfigChannel+0x44>
 800322a:	f240 618c 	movw	r1, #1676	; 0x68c
 800322e:	486a      	ldr	r0, [pc, #424]	; (80033d8 <HAL_ADC_ConfigChannel+0x1e8>)
 8003230:	f7ff fb1f 	bl	8002872 <assert_failed>
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
 8003234:	683b      	ldr	r3, [r7, #0]
 8003236:	689b      	ldr	r3, [r3, #8]
 8003238:	2b00      	cmp	r3, #0
 800323a:	d020      	beq.n	800327e <HAL_ADC_ConfigChannel+0x8e>
 800323c:	683b      	ldr	r3, [r7, #0]
 800323e:	689b      	ldr	r3, [r3, #8]
 8003240:	2b01      	cmp	r3, #1
 8003242:	d01c      	beq.n	800327e <HAL_ADC_ConfigChannel+0x8e>
 8003244:	683b      	ldr	r3, [r7, #0]
 8003246:	689b      	ldr	r3, [r3, #8]
 8003248:	2b02      	cmp	r3, #2
 800324a:	d018      	beq.n	800327e <HAL_ADC_ConfigChannel+0x8e>
 800324c:	683b      	ldr	r3, [r7, #0]
 800324e:	689b      	ldr	r3, [r3, #8]
 8003250:	2b03      	cmp	r3, #3
 8003252:	d014      	beq.n	800327e <HAL_ADC_ConfigChannel+0x8e>
 8003254:	683b      	ldr	r3, [r7, #0]
 8003256:	689b      	ldr	r3, [r3, #8]
 8003258:	2b04      	cmp	r3, #4
 800325a:	d010      	beq.n	800327e <HAL_ADC_ConfigChannel+0x8e>
 800325c:	683b      	ldr	r3, [r7, #0]
 800325e:	689b      	ldr	r3, [r3, #8]
 8003260:	2b05      	cmp	r3, #5
 8003262:	d00c      	beq.n	800327e <HAL_ADC_ConfigChannel+0x8e>
 8003264:	683b      	ldr	r3, [r7, #0]
 8003266:	689b      	ldr	r3, [r3, #8]
 8003268:	2b06      	cmp	r3, #6
 800326a:	d008      	beq.n	800327e <HAL_ADC_ConfigChannel+0x8e>
 800326c:	683b      	ldr	r3, [r7, #0]
 800326e:	689b      	ldr	r3, [r3, #8]
 8003270:	2b07      	cmp	r3, #7
 8003272:	d004      	beq.n	800327e <HAL_ADC_ConfigChannel+0x8e>
 8003274:	f240 618d 	movw	r1, #1677	; 0x68d
 8003278:	4857      	ldr	r0, [pc, #348]	; (80033d8 <HAL_ADC_ConfigChannel+0x1e8>)
 800327a:	f7ff fafa 	bl	8002872 <assert_failed>
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003284:	2b01      	cmp	r3, #1
 8003286:	d101      	bne.n	800328c <HAL_ADC_ConfigChannel+0x9c>
 8003288:	2302      	movs	r3, #2
 800328a:	e118      	b.n	80034be <HAL_ADC_ConfigChannel+0x2ce>
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	2201      	movs	r2, #1
 8003290:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8003294:	683b      	ldr	r3, [r7, #0]
 8003296:	681b      	ldr	r3, [r3, #0]
 8003298:	2b09      	cmp	r3, #9
 800329a:	d925      	bls.n	80032e8 <HAL_ADC_ConfigChannel+0xf8>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	681b      	ldr	r3, [r3, #0]
 80032a0:	68d9      	ldr	r1, [r3, #12]
 80032a2:	683b      	ldr	r3, [r7, #0]
 80032a4:	681b      	ldr	r3, [r3, #0]
 80032a6:	b29b      	uxth	r3, r3
 80032a8:	461a      	mov	r2, r3
 80032aa:	4613      	mov	r3, r2
 80032ac:	005b      	lsls	r3, r3, #1
 80032ae:	4413      	add	r3, r2
 80032b0:	3b1e      	subs	r3, #30
 80032b2:	2207      	movs	r2, #7
 80032b4:	fa02 f303 	lsl.w	r3, r2, r3
 80032b8:	43da      	mvns	r2, r3
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	681b      	ldr	r3, [r3, #0]
 80032be:	400a      	ands	r2, r1
 80032c0:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	681b      	ldr	r3, [r3, #0]
 80032c6:	68d9      	ldr	r1, [r3, #12]
 80032c8:	683b      	ldr	r3, [r7, #0]
 80032ca:	689a      	ldr	r2, [r3, #8]
 80032cc:	683b      	ldr	r3, [r7, #0]
 80032ce:	681b      	ldr	r3, [r3, #0]
 80032d0:	b29b      	uxth	r3, r3
 80032d2:	4618      	mov	r0, r3
 80032d4:	4603      	mov	r3, r0
 80032d6:	005b      	lsls	r3, r3, #1
 80032d8:	4403      	add	r3, r0
 80032da:	3b1e      	subs	r3, #30
 80032dc:	409a      	lsls	r2, r3
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	681b      	ldr	r3, [r3, #0]
 80032e2:	430a      	orrs	r2, r1
 80032e4:	60da      	str	r2, [r3, #12]
 80032e6:	e022      	b.n	800332e <HAL_ADC_ConfigChannel+0x13e>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	681b      	ldr	r3, [r3, #0]
 80032ec:	6919      	ldr	r1, [r3, #16]
 80032ee:	683b      	ldr	r3, [r7, #0]
 80032f0:	681b      	ldr	r3, [r3, #0]
 80032f2:	b29b      	uxth	r3, r3
 80032f4:	461a      	mov	r2, r3
 80032f6:	4613      	mov	r3, r2
 80032f8:	005b      	lsls	r3, r3, #1
 80032fa:	4413      	add	r3, r2
 80032fc:	2207      	movs	r2, #7
 80032fe:	fa02 f303 	lsl.w	r3, r2, r3
 8003302:	43da      	mvns	r2, r3
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	681b      	ldr	r3, [r3, #0]
 8003308:	400a      	ands	r2, r1
 800330a:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	681b      	ldr	r3, [r3, #0]
 8003310:	6919      	ldr	r1, [r3, #16]
 8003312:	683b      	ldr	r3, [r7, #0]
 8003314:	689a      	ldr	r2, [r3, #8]
 8003316:	683b      	ldr	r3, [r7, #0]
 8003318:	681b      	ldr	r3, [r3, #0]
 800331a:	b29b      	uxth	r3, r3
 800331c:	4618      	mov	r0, r3
 800331e:	4603      	mov	r3, r0
 8003320:	005b      	lsls	r3, r3, #1
 8003322:	4403      	add	r3, r0
 8003324:	409a      	lsls	r2, r3
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	681b      	ldr	r3, [r3, #0]
 800332a:	430a      	orrs	r2, r1
 800332c:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 800332e:	683b      	ldr	r3, [r7, #0]
 8003330:	685b      	ldr	r3, [r3, #4]
 8003332:	2b06      	cmp	r3, #6
 8003334:	d824      	bhi.n	8003380 <HAL_ADC_ConfigChannel+0x190>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	681b      	ldr	r3, [r3, #0]
 800333a:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800333c:	683b      	ldr	r3, [r7, #0]
 800333e:	685a      	ldr	r2, [r3, #4]
 8003340:	4613      	mov	r3, r2
 8003342:	009b      	lsls	r3, r3, #2
 8003344:	4413      	add	r3, r2
 8003346:	3b05      	subs	r3, #5
 8003348:	221f      	movs	r2, #31
 800334a:	fa02 f303 	lsl.w	r3, r2, r3
 800334e:	43da      	mvns	r2, r3
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	681b      	ldr	r3, [r3, #0]
 8003354:	400a      	ands	r2, r1
 8003356:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	681b      	ldr	r3, [r3, #0]
 800335c:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800335e:	683b      	ldr	r3, [r7, #0]
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	b29b      	uxth	r3, r3
 8003364:	4618      	mov	r0, r3
 8003366:	683b      	ldr	r3, [r7, #0]
 8003368:	685a      	ldr	r2, [r3, #4]
 800336a:	4613      	mov	r3, r2
 800336c:	009b      	lsls	r3, r3, #2
 800336e:	4413      	add	r3, r2
 8003370:	3b05      	subs	r3, #5
 8003372:	fa00 f203 	lsl.w	r2, r0, r3
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	681b      	ldr	r3, [r3, #0]
 800337a:	430a      	orrs	r2, r1
 800337c:	635a      	str	r2, [r3, #52]	; 0x34
 800337e:	e051      	b.n	8003424 <HAL_ADC_ConfigChannel+0x234>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8003380:	683b      	ldr	r3, [r7, #0]
 8003382:	685b      	ldr	r3, [r3, #4]
 8003384:	2b0c      	cmp	r3, #12
 8003386:	d829      	bhi.n	80033dc <HAL_ADC_ConfigChannel+0x1ec>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	681b      	ldr	r3, [r3, #0]
 800338c:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800338e:	683b      	ldr	r3, [r7, #0]
 8003390:	685a      	ldr	r2, [r3, #4]
 8003392:	4613      	mov	r3, r2
 8003394:	009b      	lsls	r3, r3, #2
 8003396:	4413      	add	r3, r2
 8003398:	3b23      	subs	r3, #35	; 0x23
 800339a:	221f      	movs	r2, #31
 800339c:	fa02 f303 	lsl.w	r3, r2, r3
 80033a0:	43da      	mvns	r2, r3
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	681b      	ldr	r3, [r3, #0]
 80033a6:	400a      	ands	r2, r1
 80033a8:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	681b      	ldr	r3, [r3, #0]
 80033ae:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80033b0:	683b      	ldr	r3, [r7, #0]
 80033b2:	681b      	ldr	r3, [r3, #0]
 80033b4:	b29b      	uxth	r3, r3
 80033b6:	4618      	mov	r0, r3
 80033b8:	683b      	ldr	r3, [r7, #0]
 80033ba:	685a      	ldr	r2, [r3, #4]
 80033bc:	4613      	mov	r3, r2
 80033be:	009b      	lsls	r3, r3, #2
 80033c0:	4413      	add	r3, r2
 80033c2:	3b23      	subs	r3, #35	; 0x23
 80033c4:	fa00 f203 	lsl.w	r2, r0, r3
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	681b      	ldr	r3, [r3, #0]
 80033cc:	430a      	orrs	r2, r1
 80033ce:	631a      	str	r2, [r3, #48]	; 0x30
 80033d0:	e028      	b.n	8003424 <HAL_ADC_ConfigChannel+0x234>
 80033d2:	bf00      	nop
 80033d4:	10000012 	.word	0x10000012
 80033d8:	0800bd24 	.word	0x0800bd24
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	681b      	ldr	r3, [r3, #0]
 80033e0:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80033e2:	683b      	ldr	r3, [r7, #0]
 80033e4:	685a      	ldr	r2, [r3, #4]
 80033e6:	4613      	mov	r3, r2
 80033e8:	009b      	lsls	r3, r3, #2
 80033ea:	4413      	add	r3, r2
 80033ec:	3b41      	subs	r3, #65	; 0x41
 80033ee:	221f      	movs	r2, #31
 80033f0:	fa02 f303 	lsl.w	r3, r2, r3
 80033f4:	43da      	mvns	r2, r3
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	681b      	ldr	r3, [r3, #0]
 80033fa:	400a      	ands	r2, r1
 80033fc:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	681b      	ldr	r3, [r3, #0]
 8003402:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003404:	683b      	ldr	r3, [r7, #0]
 8003406:	681b      	ldr	r3, [r3, #0]
 8003408:	b29b      	uxth	r3, r3
 800340a:	4618      	mov	r0, r3
 800340c:	683b      	ldr	r3, [r7, #0]
 800340e:	685a      	ldr	r2, [r3, #4]
 8003410:	4613      	mov	r3, r2
 8003412:	009b      	lsls	r3, r3, #2
 8003414:	4413      	add	r3, r2
 8003416:	3b41      	subs	r3, #65	; 0x41
 8003418:	fa00 f203 	lsl.w	r2, r0, r3
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	681b      	ldr	r3, [r3, #0]
 8003420:	430a      	orrs	r2, r1
 8003422:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003424:	4b28      	ldr	r3, [pc, #160]	; (80034c8 <HAL_ADC_ConfigChannel+0x2d8>)
 8003426:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	4a27      	ldr	r2, [pc, #156]	; (80034cc <HAL_ADC_ConfigChannel+0x2dc>)
 800342e:	4293      	cmp	r3, r2
 8003430:	d10f      	bne.n	8003452 <HAL_ADC_ConfigChannel+0x262>
 8003432:	683b      	ldr	r3, [r7, #0]
 8003434:	681b      	ldr	r3, [r3, #0]
 8003436:	2b12      	cmp	r3, #18
 8003438:	d10b      	bne.n	8003452 <HAL_ADC_ConfigChannel+0x262>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/    
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 800343a:	68fb      	ldr	r3, [r7, #12]
 800343c:	685b      	ldr	r3, [r3, #4]
 800343e:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 8003442:	68fb      	ldr	r3, [r7, #12]
 8003444:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8003446:	68fb      	ldr	r3, [r7, #12]
 8003448:	685b      	ldr	r3, [r3, #4]
 800344a:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 800344e:	68fb      	ldr	r3, [r7, #12]
 8003450:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	681b      	ldr	r3, [r3, #0]
 8003456:	4a1d      	ldr	r2, [pc, #116]	; (80034cc <HAL_ADC_ConfigChannel+0x2dc>)
 8003458:	4293      	cmp	r3, r2
 800345a:	d12b      	bne.n	80034b4 <HAL_ADC_ConfigChannel+0x2c4>
 800345c:	683b      	ldr	r3, [r7, #0]
 800345e:	681b      	ldr	r3, [r3, #0]
 8003460:	4a1b      	ldr	r2, [pc, #108]	; (80034d0 <HAL_ADC_ConfigChannel+0x2e0>)
 8003462:	4293      	cmp	r3, r2
 8003464:	d003      	beq.n	800346e <HAL_ADC_ConfigChannel+0x27e>
 8003466:	683b      	ldr	r3, [r7, #0]
 8003468:	681b      	ldr	r3, [r3, #0]
 800346a:	2b11      	cmp	r3, #17
 800346c:	d122      	bne.n	80034b4 <HAL_ADC_ConfigChannel+0x2c4>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 800346e:	68fb      	ldr	r3, [r7, #12]
 8003470:	685b      	ldr	r3, [r3, #4]
 8003472:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8003476:	68fb      	ldr	r3, [r7, #12]
 8003478:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 800347a:	68fb      	ldr	r3, [r7, #12]
 800347c:	685b      	ldr	r3, [r3, #4]
 800347e:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8003482:	68fb      	ldr	r3, [r7, #12]
 8003484:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8003486:	683b      	ldr	r3, [r7, #0]
 8003488:	681b      	ldr	r3, [r3, #0]
 800348a:	4a11      	ldr	r2, [pc, #68]	; (80034d0 <HAL_ADC_ConfigChannel+0x2e0>)
 800348c:	4293      	cmp	r3, r2
 800348e:	d111      	bne.n	80034b4 <HAL_ADC_ConfigChannel+0x2c4>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8003490:	4b10      	ldr	r3, [pc, #64]	; (80034d4 <HAL_ADC_ConfigChannel+0x2e4>)
 8003492:	681b      	ldr	r3, [r3, #0]
 8003494:	4a10      	ldr	r2, [pc, #64]	; (80034d8 <HAL_ADC_ConfigChannel+0x2e8>)
 8003496:	fba2 2303 	umull	r2, r3, r2, r3
 800349a:	0c9a      	lsrs	r2, r3, #18
 800349c:	4613      	mov	r3, r2
 800349e:	009b      	lsls	r3, r3, #2
 80034a0:	4413      	add	r3, r2
 80034a2:	005b      	lsls	r3, r3, #1
 80034a4:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 80034a6:	e002      	b.n	80034ae <HAL_ADC_ConfigChannel+0x2be>
      {
        counter--;
 80034a8:	68bb      	ldr	r3, [r7, #8]
 80034aa:	3b01      	subs	r3, #1
 80034ac:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 80034ae:	68bb      	ldr	r3, [r7, #8]
 80034b0:	2b00      	cmp	r3, #0
 80034b2:	d1f9      	bne.n	80034a8 <HAL_ADC_ConfigChannel+0x2b8>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	2200      	movs	r2, #0
 80034b8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 80034bc:	2300      	movs	r3, #0
}
 80034be:	4618      	mov	r0, r3
 80034c0:	3710      	adds	r7, #16
 80034c2:	46bd      	mov	sp, r7
 80034c4:	bd80      	pop	{r7, pc}
 80034c6:	bf00      	nop
 80034c8:	40012300 	.word	0x40012300
 80034cc:	40012000 	.word	0x40012000
 80034d0:	10000012 	.word	0x10000012
 80034d4:	20000040 	.word	0x20000040
 80034d8:	431bde83 	.word	0x431bde83

080034dc <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 80034dc:	b580      	push	{r7, lr}
 80034de:	b084      	sub	sp, #16
 80034e0:	af00      	add	r7, sp, #0
 80034e2:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80034e4:	4b7f      	ldr	r3, [pc, #508]	; (80036e4 <ADC_Init+0x208>)
 80034e6:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 80034e8:	68fb      	ldr	r3, [r7, #12]
 80034ea:	685b      	ldr	r3, [r3, #4]
 80034ec:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80034f0:	68fb      	ldr	r3, [r7, #12]
 80034f2:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 80034f4:	68fb      	ldr	r3, [r7, #12]
 80034f6:	685a      	ldr	r2, [r3, #4]
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	685b      	ldr	r3, [r3, #4]
 80034fc:	431a      	orrs	r2, r3
 80034fe:	68fb      	ldr	r3, [r7, #12]
 8003500:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	681b      	ldr	r3, [r3, #0]
 8003506:	685a      	ldr	r2, [r3, #4]
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003510:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	681b      	ldr	r3, [r3, #0]
 8003516:	6859      	ldr	r1, [r3, #4]
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	691b      	ldr	r3, [r3, #16]
 800351c:	021a      	lsls	r2, r3, #8
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	681b      	ldr	r3, [r3, #0]
 8003522:	430a      	orrs	r2, r1
 8003524:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	685a      	ldr	r2, [r3, #4]
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	681b      	ldr	r3, [r3, #0]
 8003530:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8003534:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	681b      	ldr	r3, [r3, #0]
 800353a:	6859      	ldr	r1, [r3, #4]
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	689a      	ldr	r2, [r3, #8]
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	681b      	ldr	r3, [r3, #0]
 8003544:	430a      	orrs	r2, r1
 8003546:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	681b      	ldr	r3, [r3, #0]
 800354c:	689a      	ldr	r2, [r3, #8]
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	681b      	ldr	r3, [r3, #0]
 8003552:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003556:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	681b      	ldr	r3, [r3, #0]
 800355c:	6899      	ldr	r1, [r3, #8]
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	68da      	ldr	r2, [r3, #12]
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	681b      	ldr	r3, [r3, #0]
 8003566:	430a      	orrs	r2, r1
 8003568:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800356e:	4a5e      	ldr	r2, [pc, #376]	; (80036e8 <ADC_Init+0x20c>)
 8003570:	4293      	cmp	r3, r2
 8003572:	d022      	beq.n	80035ba <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	681b      	ldr	r3, [r3, #0]
 8003578:	689a      	ldr	r2, [r3, #8]
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	681b      	ldr	r3, [r3, #0]
 800357e:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8003582:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	681b      	ldr	r3, [r3, #0]
 8003588:	6899      	ldr	r1, [r3, #8]
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	681b      	ldr	r3, [r3, #0]
 8003592:	430a      	orrs	r2, r1
 8003594:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	681b      	ldr	r3, [r3, #0]
 800359a:	689a      	ldr	r2, [r3, #8]
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	681b      	ldr	r3, [r3, #0]
 80035a0:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80035a4:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	681b      	ldr	r3, [r3, #0]
 80035aa:	6899      	ldr	r1, [r3, #8]
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	681b      	ldr	r3, [r3, #0]
 80035b4:	430a      	orrs	r2, r1
 80035b6:	609a      	str	r2, [r3, #8]
 80035b8:	e00f      	b.n	80035da <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	681b      	ldr	r3, [r3, #0]
 80035be:	689a      	ldr	r2, [r3, #8]
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	681b      	ldr	r3, [r3, #0]
 80035c4:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80035c8:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	681b      	ldr	r3, [r3, #0]
 80035ce:	689a      	ldr	r2, [r3, #8]
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	681b      	ldr	r3, [r3, #0]
 80035d4:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80035d8:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	681b      	ldr	r3, [r3, #0]
 80035de:	689a      	ldr	r2, [r3, #8]
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	f022 0202 	bic.w	r2, r2, #2
 80035e8:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	681b      	ldr	r3, [r3, #0]
 80035ee:	6899      	ldr	r1, [r3, #8]
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	7e1b      	ldrb	r3, [r3, #24]
 80035f4:	005a      	lsls	r2, r3, #1
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	681b      	ldr	r3, [r3, #0]
 80035fa:	430a      	orrs	r2, r1
 80035fc:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003604:	2b00      	cmp	r3, #0
 8003606:	d028      	beq.n	800365a <ADC_Init+0x17e>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800360c:	2b00      	cmp	r3, #0
 800360e:	d003      	beq.n	8003618 <ADC_Init+0x13c>
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003614:	2b08      	cmp	r3, #8
 8003616:	d904      	bls.n	8003622 <ADC_Init+0x146>
 8003618:	f44f 61f5 	mov.w	r1, #1960	; 0x7a8
 800361c:	4833      	ldr	r0, [pc, #204]	; (80036ec <ADC_Init+0x210>)
 800361e:	f7ff f928 	bl	8002872 <assert_failed>
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	681b      	ldr	r3, [r3, #0]
 8003626:	685a      	ldr	r2, [r3, #4]
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	681b      	ldr	r3, [r3, #0]
 800362c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003630:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	681b      	ldr	r3, [r3, #0]
 8003636:	685a      	ldr	r2, [r3, #4]
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	681b      	ldr	r3, [r3, #0]
 800363c:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8003640:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	681b      	ldr	r3, [r3, #0]
 8003646:	6859      	ldr	r1, [r3, #4]
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800364c:	3b01      	subs	r3, #1
 800364e:	035a      	lsls	r2, r3, #13
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	681b      	ldr	r3, [r3, #0]
 8003654:	430a      	orrs	r2, r1
 8003656:	605a      	str	r2, [r3, #4]
 8003658:	e007      	b.n	800366a <ADC_Init+0x18e>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	681b      	ldr	r3, [r3, #0]
 800365e:	685a      	ldr	r2, [r3, #4]
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	681b      	ldr	r3, [r3, #0]
 8003664:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003668:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	681b      	ldr	r3, [r3, #0]
 800366e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	681b      	ldr	r3, [r3, #0]
 8003674:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8003678:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	681b      	ldr	r3, [r3, #0]
 800367e:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	69db      	ldr	r3, [r3, #28]
 8003684:	3b01      	subs	r3, #1
 8003686:	051a      	lsls	r2, r3, #20
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	681b      	ldr	r3, [r3, #0]
 800368c:	430a      	orrs	r2, r1
 800368e:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	681b      	ldr	r3, [r3, #0]
 8003694:	689a      	ldr	r2, [r3, #8]
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	681b      	ldr	r3, [r3, #0]
 800369a:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 800369e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	681b      	ldr	r3, [r3, #0]
 80036a4:	6899      	ldr	r1, [r3, #8]
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80036ac:	025a      	lsls	r2, r3, #9
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	681b      	ldr	r3, [r3, #0]
 80036b2:	430a      	orrs	r2, r1
 80036b4:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	681b      	ldr	r3, [r3, #0]
 80036ba:	689a      	ldr	r2, [r3, #8]
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	681b      	ldr	r3, [r3, #0]
 80036c0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80036c4:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	681b      	ldr	r3, [r3, #0]
 80036ca:	6899      	ldr	r1, [r3, #8]
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	695b      	ldr	r3, [r3, #20]
 80036d0:	029a      	lsls	r2, r3, #10
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	681b      	ldr	r3, [r3, #0]
 80036d6:	430a      	orrs	r2, r1
 80036d8:	609a      	str	r2, [r3, #8]
}
 80036da:	bf00      	nop
 80036dc:	3710      	adds	r7, #16
 80036de:	46bd      	mov	sp, r7
 80036e0:	bd80      	pop	{r7, pc}
 80036e2:	bf00      	nop
 80036e4:	40012300 	.word	0x40012300
 80036e8:	0f000001 	.word	0x0f000001
 80036ec:	0800bd24 	.word	0x0800bd24

080036f0 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 80036f0:	b580      	push	{r7, lr}
 80036f2:	b084      	sub	sp, #16
 80036f4:	af00      	add	r7, sp, #0
 80036f6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	2b00      	cmp	r3, #0
 80036fc:	d101      	bne.n	8003702 <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 80036fe:	2301      	movs	r3, #1
 8003700:	e243      	b.n	8003b8a <HAL_CAN_Init+0x49a>
  }

  /* Check the parameters */
  assert_param(IS_CAN_ALL_INSTANCE(hcan->Instance));
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	681b      	ldr	r3, [r3, #0]
 8003706:	4a93      	ldr	r2, [pc, #588]	; (8003954 <HAL_CAN_Init+0x264>)
 8003708:	4293      	cmp	r3, r2
 800370a:	d009      	beq.n	8003720 <HAL_CAN_Init+0x30>
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	681b      	ldr	r3, [r3, #0]
 8003710:	4a91      	ldr	r2, [pc, #580]	; (8003958 <HAL_CAN_Init+0x268>)
 8003712:	4293      	cmp	r3, r2
 8003714:	d004      	beq.n	8003720 <HAL_CAN_Init+0x30>
 8003716:	f240 111d 	movw	r1, #285	; 0x11d
 800371a:	4890      	ldr	r0, [pc, #576]	; (800395c <HAL_CAN_Init+0x26c>)
 800371c:	f7ff f8a9 	bl	8002872 <assert_failed>
  assert_param(IS_FUNCTIONAL_STATE(hcan->Init.TimeTriggeredMode));
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	7e1b      	ldrb	r3, [r3, #24]
 8003724:	2b00      	cmp	r3, #0
 8003726:	d008      	beq.n	800373a <HAL_CAN_Init+0x4a>
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	7e1b      	ldrb	r3, [r3, #24]
 800372c:	2b01      	cmp	r3, #1
 800372e:	d004      	beq.n	800373a <HAL_CAN_Init+0x4a>
 8003730:	f44f 718f 	mov.w	r1, #286	; 0x11e
 8003734:	4889      	ldr	r0, [pc, #548]	; (800395c <HAL_CAN_Init+0x26c>)
 8003736:	f7ff f89c 	bl	8002872 <assert_failed>
  assert_param(IS_FUNCTIONAL_STATE(hcan->Init.AutoBusOff));
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	7e5b      	ldrb	r3, [r3, #25]
 800373e:	2b00      	cmp	r3, #0
 8003740:	d008      	beq.n	8003754 <HAL_CAN_Init+0x64>
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	7e5b      	ldrb	r3, [r3, #25]
 8003746:	2b01      	cmp	r3, #1
 8003748:	d004      	beq.n	8003754 <HAL_CAN_Init+0x64>
 800374a:	f240 111f 	movw	r1, #287	; 0x11f
 800374e:	4883      	ldr	r0, [pc, #524]	; (800395c <HAL_CAN_Init+0x26c>)
 8003750:	f7ff f88f 	bl	8002872 <assert_failed>
  assert_param(IS_FUNCTIONAL_STATE(hcan->Init.AutoWakeUp));
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	7e9b      	ldrb	r3, [r3, #26]
 8003758:	2b00      	cmp	r3, #0
 800375a:	d008      	beq.n	800376e <HAL_CAN_Init+0x7e>
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	7e9b      	ldrb	r3, [r3, #26]
 8003760:	2b01      	cmp	r3, #1
 8003762:	d004      	beq.n	800376e <HAL_CAN_Init+0x7e>
 8003764:	f44f 7190 	mov.w	r1, #288	; 0x120
 8003768:	487c      	ldr	r0, [pc, #496]	; (800395c <HAL_CAN_Init+0x26c>)
 800376a:	f7ff f882 	bl	8002872 <assert_failed>
  assert_param(IS_FUNCTIONAL_STATE(hcan->Init.AutoRetransmission));
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	7edb      	ldrb	r3, [r3, #27]
 8003772:	2b00      	cmp	r3, #0
 8003774:	d008      	beq.n	8003788 <HAL_CAN_Init+0x98>
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	7edb      	ldrb	r3, [r3, #27]
 800377a:	2b01      	cmp	r3, #1
 800377c:	d004      	beq.n	8003788 <HAL_CAN_Init+0x98>
 800377e:	f240 1121 	movw	r1, #289	; 0x121
 8003782:	4876      	ldr	r0, [pc, #472]	; (800395c <HAL_CAN_Init+0x26c>)
 8003784:	f7ff f875 	bl	8002872 <assert_failed>
  assert_param(IS_FUNCTIONAL_STATE(hcan->Init.ReceiveFifoLocked));
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	7f1b      	ldrb	r3, [r3, #28]
 800378c:	2b00      	cmp	r3, #0
 800378e:	d008      	beq.n	80037a2 <HAL_CAN_Init+0xb2>
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	7f1b      	ldrb	r3, [r3, #28]
 8003794:	2b01      	cmp	r3, #1
 8003796:	d004      	beq.n	80037a2 <HAL_CAN_Init+0xb2>
 8003798:	f44f 7191 	mov.w	r1, #290	; 0x122
 800379c:	486f      	ldr	r0, [pc, #444]	; (800395c <HAL_CAN_Init+0x26c>)
 800379e:	f7ff f868 	bl	8002872 <assert_failed>
  assert_param(IS_FUNCTIONAL_STATE(hcan->Init.TransmitFifoPriority));
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	7f5b      	ldrb	r3, [r3, #29]
 80037a6:	2b00      	cmp	r3, #0
 80037a8:	d008      	beq.n	80037bc <HAL_CAN_Init+0xcc>
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	7f5b      	ldrb	r3, [r3, #29]
 80037ae:	2b01      	cmp	r3, #1
 80037b0:	d004      	beq.n	80037bc <HAL_CAN_Init+0xcc>
 80037b2:	f240 1123 	movw	r1, #291	; 0x123
 80037b6:	4869      	ldr	r0, [pc, #420]	; (800395c <HAL_CAN_Init+0x26c>)
 80037b8:	f7ff f85b 	bl	8002872 <assert_failed>
  assert_param(IS_CAN_MODE(hcan->Init.Mode));
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	689b      	ldr	r3, [r3, #8]
 80037c0:	2b00      	cmp	r3, #0
 80037c2:	d013      	beq.n	80037ec <HAL_CAN_Init+0xfc>
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	689b      	ldr	r3, [r3, #8]
 80037c8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80037cc:	d00e      	beq.n	80037ec <HAL_CAN_Init+0xfc>
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	689b      	ldr	r3, [r3, #8]
 80037d2:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80037d6:	d009      	beq.n	80037ec <HAL_CAN_Init+0xfc>
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	689b      	ldr	r3, [r3, #8]
 80037dc:	f1b3 4f40 	cmp.w	r3, #3221225472	; 0xc0000000
 80037e0:	d004      	beq.n	80037ec <HAL_CAN_Init+0xfc>
 80037e2:	f44f 7192 	mov.w	r1, #292	; 0x124
 80037e6:	485d      	ldr	r0, [pc, #372]	; (800395c <HAL_CAN_Init+0x26c>)
 80037e8:	f7ff f843 	bl	8002872 <assert_failed>
  assert_param(IS_CAN_SJW(hcan->Init.SyncJumpWidth));
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	68db      	ldr	r3, [r3, #12]
 80037f0:	2b00      	cmp	r3, #0
 80037f2:	d013      	beq.n	800381c <HAL_CAN_Init+0x12c>
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	68db      	ldr	r3, [r3, #12]
 80037f8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80037fc:	d00e      	beq.n	800381c <HAL_CAN_Init+0x12c>
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	68db      	ldr	r3, [r3, #12]
 8003802:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8003806:	d009      	beq.n	800381c <HAL_CAN_Init+0x12c>
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	68db      	ldr	r3, [r3, #12]
 800380c:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8003810:	d004      	beq.n	800381c <HAL_CAN_Init+0x12c>
 8003812:	f240 1125 	movw	r1, #293	; 0x125
 8003816:	4851      	ldr	r0, [pc, #324]	; (800395c <HAL_CAN_Init+0x26c>)
 8003818:	f7ff f82b 	bl	8002872 <assert_failed>
  assert_param(IS_CAN_BS1(hcan->Init.TimeSeg1));
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	691b      	ldr	r3, [r3, #16]
 8003820:	2b00      	cmp	r3, #0
 8003822:	d04f      	beq.n	80038c4 <HAL_CAN_Init+0x1d4>
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	691b      	ldr	r3, [r3, #16]
 8003828:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800382c:	d04a      	beq.n	80038c4 <HAL_CAN_Init+0x1d4>
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	691b      	ldr	r3, [r3, #16]
 8003832:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8003836:	d045      	beq.n	80038c4 <HAL_CAN_Init+0x1d4>
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	691b      	ldr	r3, [r3, #16]
 800383c:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8003840:	d040      	beq.n	80038c4 <HAL_CAN_Init+0x1d4>
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	691b      	ldr	r3, [r3, #16]
 8003846:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800384a:	d03b      	beq.n	80038c4 <HAL_CAN_Init+0x1d4>
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	691b      	ldr	r3, [r3, #16]
 8003850:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003854:	d036      	beq.n	80038c4 <HAL_CAN_Init+0x1d4>
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	691b      	ldr	r3, [r3, #16]
 800385a:	f5b3 2fc0 	cmp.w	r3, #393216	; 0x60000
 800385e:	d031      	beq.n	80038c4 <HAL_CAN_Init+0x1d4>
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	691b      	ldr	r3, [r3, #16]
 8003864:	f5b3 2fe0 	cmp.w	r3, #458752	; 0x70000
 8003868:	d02c      	beq.n	80038c4 <HAL_CAN_Init+0x1d4>
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	691b      	ldr	r3, [r3, #16]
 800386e:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8003872:	d027      	beq.n	80038c4 <HAL_CAN_Init+0x1d4>
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	691b      	ldr	r3, [r3, #16]
 8003878:	f5b3 2f10 	cmp.w	r3, #589824	; 0x90000
 800387c:	d022      	beq.n	80038c4 <HAL_CAN_Init+0x1d4>
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	691b      	ldr	r3, [r3, #16]
 8003882:	f5b3 2f20 	cmp.w	r3, #655360	; 0xa0000
 8003886:	d01d      	beq.n	80038c4 <HAL_CAN_Init+0x1d4>
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	691b      	ldr	r3, [r3, #16]
 800388c:	f5b3 2f30 	cmp.w	r3, #720896	; 0xb0000
 8003890:	d018      	beq.n	80038c4 <HAL_CAN_Init+0x1d4>
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	691b      	ldr	r3, [r3, #16]
 8003896:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 800389a:	d013      	beq.n	80038c4 <HAL_CAN_Init+0x1d4>
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	691b      	ldr	r3, [r3, #16]
 80038a0:	f5b3 2f50 	cmp.w	r3, #851968	; 0xd0000
 80038a4:	d00e      	beq.n	80038c4 <HAL_CAN_Init+0x1d4>
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	691b      	ldr	r3, [r3, #16]
 80038aa:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 80038ae:	d009      	beq.n	80038c4 <HAL_CAN_Init+0x1d4>
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	691b      	ldr	r3, [r3, #16]
 80038b4:	f5b3 2f70 	cmp.w	r3, #983040	; 0xf0000
 80038b8:	d004      	beq.n	80038c4 <HAL_CAN_Init+0x1d4>
 80038ba:	f44f 7193 	mov.w	r1, #294	; 0x126
 80038be:	4827      	ldr	r0, [pc, #156]	; (800395c <HAL_CAN_Init+0x26c>)
 80038c0:	f7fe ffd7 	bl	8002872 <assert_failed>
  assert_param(IS_CAN_BS2(hcan->Init.TimeSeg2));
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	695b      	ldr	r3, [r3, #20]
 80038c8:	2b00      	cmp	r3, #0
 80038ca:	d027      	beq.n	800391c <HAL_CAN_Init+0x22c>
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	695b      	ldr	r3, [r3, #20]
 80038d0:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80038d4:	d022      	beq.n	800391c <HAL_CAN_Init+0x22c>
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	695b      	ldr	r3, [r3, #20]
 80038da:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80038de:	d01d      	beq.n	800391c <HAL_CAN_Init+0x22c>
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	695b      	ldr	r3, [r3, #20]
 80038e4:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 80038e8:	d018      	beq.n	800391c <HAL_CAN_Init+0x22c>
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	695b      	ldr	r3, [r3, #20]
 80038ee:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80038f2:	d013      	beq.n	800391c <HAL_CAN_Init+0x22c>
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	695b      	ldr	r3, [r3, #20]
 80038f8:	f5b3 0fa0 	cmp.w	r3, #5242880	; 0x500000
 80038fc:	d00e      	beq.n	800391c <HAL_CAN_Init+0x22c>
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	695b      	ldr	r3, [r3, #20]
 8003902:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 8003906:	d009      	beq.n	800391c <HAL_CAN_Init+0x22c>
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	695b      	ldr	r3, [r3, #20]
 800390c:	f5b3 0fe0 	cmp.w	r3, #7340032	; 0x700000
 8003910:	d004      	beq.n	800391c <HAL_CAN_Init+0x22c>
 8003912:	f240 1127 	movw	r1, #295	; 0x127
 8003916:	4811      	ldr	r0, [pc, #68]	; (800395c <HAL_CAN_Init+0x26c>)
 8003918:	f7fe ffab 	bl	8002872 <assert_failed>
  assert_param(IS_CAN_PRESCALER(hcan->Init.Prescaler));
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	685b      	ldr	r3, [r3, #4]
 8003920:	2b00      	cmp	r3, #0
 8003922:	d004      	beq.n	800392e <HAL_CAN_Init+0x23e>
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	685b      	ldr	r3, [r3, #4]
 8003928:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800392c:	d904      	bls.n	8003938 <HAL_CAN_Init+0x248>
 800392e:	f44f 7194 	mov.w	r1, #296	; 0x128
 8003932:	480a      	ldr	r0, [pc, #40]	; (800395c <HAL_CAN_Init+0x26c>)
 8003934:	f7fe ff9d 	bl	8002872 <assert_failed>

#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
  if (hcan->State == HAL_CAN_STATE_RESET)
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	f893 3020 	ldrb.w	r3, [r3, #32]
 800393e:	b2db      	uxtb	r3, r3
 8003940:	2b00      	cmp	r3, #0
 8003942:	d13d      	bne.n	80039c0 <HAL_CAN_Init+0x2d0>
  {
    /* Reset callbacks to legacy functions */
    hcan->RxFifo0MsgPendingCallback  =  HAL_CAN_RxFifo0MsgPendingCallback;  /* Legacy weak RxFifo0MsgPendingCallback  */
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	4a06      	ldr	r2, [pc, #24]	; (8003960 <HAL_CAN_Init+0x270>)
 8003948:	641a      	str	r2, [r3, #64]	; 0x40
    hcan->RxFifo0FullCallback        =  HAL_CAN_RxFifo0FullCallback;        /* Legacy weak RxFifo0FullCallback        */
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	4a05      	ldr	r2, [pc, #20]	; (8003964 <HAL_CAN_Init+0x274>)
 800394e:	645a      	str	r2, [r3, #68]	; 0x44
 8003950:	e00a      	b.n	8003968 <HAL_CAN_Init+0x278>
 8003952:	bf00      	nop
 8003954:	40006400 	.word	0x40006400
 8003958:	40006800 	.word	0x40006800
 800395c:	0800bd5c 	.word	0x0800bd5c
 8003960:	0800191d 	.word	0x0800191d
 8003964:	0800476f 	.word	0x0800476f
    hcan->RxFifo1MsgPendingCallback  =  HAL_CAN_RxFifo1MsgPendingCallback;  /* Legacy weak RxFifo1MsgPendingCallback  */
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	4a8a      	ldr	r2, [pc, #552]	; (8003b94 <HAL_CAN_Init+0x4a4>)
 800396c:	649a      	str	r2, [r3, #72]	; 0x48
    hcan->RxFifo1FullCallback        =  HAL_CAN_RxFifo1FullCallback;        /* Legacy weak RxFifo1FullCallback        */
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	4a89      	ldr	r2, [pc, #548]	; (8003b98 <HAL_CAN_Init+0x4a8>)
 8003972:	64da      	str	r2, [r3, #76]	; 0x4c
    hcan->TxMailbox0CompleteCallback =  HAL_CAN_TxMailbox0CompleteCallback; /* Legacy weak TxMailbox0CompleteCallback */
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	4a89      	ldr	r2, [pc, #548]	; (8003b9c <HAL_CAN_Init+0x4ac>)
 8003978:	629a      	str	r2, [r3, #40]	; 0x28
    hcan->TxMailbox1CompleteCallback =  HAL_CAN_TxMailbox1CompleteCallback; /* Legacy weak TxMailbox1CompleteCallback */
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	4a88      	ldr	r2, [pc, #544]	; (8003ba0 <HAL_CAN_Init+0x4b0>)
 800397e:	62da      	str	r2, [r3, #44]	; 0x2c
    hcan->TxMailbox2CompleteCallback =  HAL_CAN_TxMailbox2CompleteCallback; /* Legacy weak TxMailbox2CompleteCallback */
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	4a88      	ldr	r2, [pc, #544]	; (8003ba4 <HAL_CAN_Init+0x4b4>)
 8003984:	631a      	str	r2, [r3, #48]	; 0x30
    hcan->TxMailbox0AbortCallback    =  HAL_CAN_TxMailbox0AbortCallback;    /* Legacy weak TxMailbox0AbortCallback    */
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	4a87      	ldr	r2, [pc, #540]	; (8003ba8 <HAL_CAN_Init+0x4b8>)
 800398a:	635a      	str	r2, [r3, #52]	; 0x34
    hcan->TxMailbox1AbortCallback    =  HAL_CAN_TxMailbox1AbortCallback;    /* Legacy weak TxMailbox1AbortCallback    */
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	4a87      	ldr	r2, [pc, #540]	; (8003bac <HAL_CAN_Init+0x4bc>)
 8003990:	639a      	str	r2, [r3, #56]	; 0x38
    hcan->TxMailbox2AbortCallback    =  HAL_CAN_TxMailbox2AbortCallback;    /* Legacy weak TxMailbox2AbortCallback    */
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	4a86      	ldr	r2, [pc, #536]	; (8003bb0 <HAL_CAN_Init+0x4c0>)
 8003996:	63da      	str	r2, [r3, #60]	; 0x3c
    hcan->SleepCallback              =  HAL_CAN_SleepCallback;              /* Legacy weak SleepCallback              */
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	4a86      	ldr	r2, [pc, #536]	; (8003bb4 <HAL_CAN_Init+0x4c4>)
 800399c:	651a      	str	r2, [r3, #80]	; 0x50
    hcan->WakeUpFromRxMsgCallback    =  HAL_CAN_WakeUpFromRxMsgCallback;    /* Legacy weak WakeUpFromRxMsgCallback    */
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	4a85      	ldr	r2, [pc, #532]	; (8003bb8 <HAL_CAN_Init+0x4c8>)
 80039a2:	655a      	str	r2, [r3, #84]	; 0x54
    hcan->ErrorCallback              =  HAL_CAN_ErrorCallback;              /* Legacy weak ErrorCallback              */
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	4a85      	ldr	r2, [pc, #532]	; (8003bbc <HAL_CAN_Init+0x4cc>)
 80039a8:	659a      	str	r2, [r3, #88]	; 0x58

    if (hcan->MspInitCallback == NULL)
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80039ae:	2b00      	cmp	r3, #0
 80039b0:	d102      	bne.n	80039b8 <HAL_CAN_Init+0x2c8>
    {
      hcan->MspInitCallback = HAL_CAN_MspInit; /* Legacy weak MspInit */
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	4a82      	ldr	r2, [pc, #520]	; (8003bc0 <HAL_CAN_Init+0x4d0>)
 80039b6:	65da      	str	r2, [r3, #92]	; 0x5c
    }

    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80039bc:	6878      	ldr	r0, [r7, #4]
 80039be:	4798      	blx	r3
    HAL_CAN_MspInit(hcan);
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	681b      	ldr	r3, [r3, #0]
 80039c4:	681a      	ldr	r2, [r3, #0]
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	681b      	ldr	r3, [r3, #0]
 80039ca:	f042 0201 	orr.w	r2, r2, #1
 80039ce:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80039d0:	f7ff fa72 	bl	8002eb8 <HAL_GetTick>
 80039d4:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 80039d6:	e012      	b.n	80039fe <HAL_CAN_Init+0x30e>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80039d8:	f7ff fa6e 	bl	8002eb8 <HAL_GetTick>
 80039dc:	4602      	mov	r2, r0
 80039de:	68fb      	ldr	r3, [r7, #12]
 80039e0:	1ad3      	subs	r3, r2, r3
 80039e2:	2b0a      	cmp	r3, #10
 80039e4:	d90b      	bls.n	80039fe <HAL_CAN_Init+0x30e>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80039ea:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	2205      	movs	r2, #5
 80039f6:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 80039fa:	2301      	movs	r3, #1
 80039fc:	e0c5      	b.n	8003b8a <HAL_CAN_Init+0x49a>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	681b      	ldr	r3, [r3, #0]
 8003a02:	685b      	ldr	r3, [r3, #4]
 8003a04:	f003 0301 	and.w	r3, r3, #1
 8003a08:	2b00      	cmp	r3, #0
 8003a0a:	d0e5      	beq.n	80039d8 <HAL_CAN_Init+0x2e8>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	681b      	ldr	r3, [r3, #0]
 8003a10:	681a      	ldr	r2, [r3, #0]
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	681b      	ldr	r3, [r3, #0]
 8003a16:	f022 0202 	bic.w	r2, r2, #2
 8003a1a:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003a1c:	f7ff fa4c 	bl	8002eb8 <HAL_GetTick>
 8003a20:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8003a22:	e012      	b.n	8003a4a <HAL_CAN_Init+0x35a>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8003a24:	f7ff fa48 	bl	8002eb8 <HAL_GetTick>
 8003a28:	4602      	mov	r2, r0
 8003a2a:	68fb      	ldr	r3, [r7, #12]
 8003a2c:	1ad3      	subs	r3, r2, r3
 8003a2e:	2b0a      	cmp	r3, #10
 8003a30:	d90b      	bls.n	8003a4a <HAL_CAN_Init+0x35a>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a36:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	2205      	movs	r2, #5
 8003a42:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8003a46:	2301      	movs	r3, #1
 8003a48:	e09f      	b.n	8003b8a <HAL_CAN_Init+0x49a>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	681b      	ldr	r3, [r3, #0]
 8003a4e:	685b      	ldr	r3, [r3, #4]
 8003a50:	f003 0302 	and.w	r3, r3, #2
 8003a54:	2b00      	cmp	r3, #0
 8003a56:	d1e5      	bne.n	8003a24 <HAL_CAN_Init+0x334>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	7e1b      	ldrb	r3, [r3, #24]
 8003a5c:	2b01      	cmp	r3, #1
 8003a5e:	d108      	bne.n	8003a72 <HAL_CAN_Init+0x382>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	681b      	ldr	r3, [r3, #0]
 8003a64:	681a      	ldr	r2, [r3, #0]
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	681b      	ldr	r3, [r3, #0]
 8003a6a:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8003a6e:	601a      	str	r2, [r3, #0]
 8003a70:	e007      	b.n	8003a82 <HAL_CAN_Init+0x392>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	681b      	ldr	r3, [r3, #0]
 8003a76:	681a      	ldr	r2, [r3, #0]
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	681b      	ldr	r3, [r3, #0]
 8003a7c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003a80:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	7e5b      	ldrb	r3, [r3, #25]
 8003a86:	2b01      	cmp	r3, #1
 8003a88:	d108      	bne.n	8003a9c <HAL_CAN_Init+0x3ac>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	681b      	ldr	r3, [r3, #0]
 8003a8e:	681a      	ldr	r2, [r3, #0]
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	681b      	ldr	r3, [r3, #0]
 8003a94:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003a98:	601a      	str	r2, [r3, #0]
 8003a9a:	e007      	b.n	8003aac <HAL_CAN_Init+0x3bc>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	681b      	ldr	r3, [r3, #0]
 8003aa0:	681a      	ldr	r2, [r3, #0]
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	681b      	ldr	r3, [r3, #0]
 8003aa6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003aaa:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	7e9b      	ldrb	r3, [r3, #26]
 8003ab0:	2b01      	cmp	r3, #1
 8003ab2:	d108      	bne.n	8003ac6 <HAL_CAN_Init+0x3d6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	681b      	ldr	r3, [r3, #0]
 8003ab8:	681a      	ldr	r2, [r3, #0]
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	681b      	ldr	r3, [r3, #0]
 8003abe:	f042 0220 	orr.w	r2, r2, #32
 8003ac2:	601a      	str	r2, [r3, #0]
 8003ac4:	e007      	b.n	8003ad6 <HAL_CAN_Init+0x3e6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	681b      	ldr	r3, [r3, #0]
 8003aca:	681a      	ldr	r2, [r3, #0]
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	681b      	ldr	r3, [r3, #0]
 8003ad0:	f022 0220 	bic.w	r2, r2, #32
 8003ad4:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	7edb      	ldrb	r3, [r3, #27]
 8003ada:	2b01      	cmp	r3, #1
 8003adc:	d108      	bne.n	8003af0 <HAL_CAN_Init+0x400>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	681b      	ldr	r3, [r3, #0]
 8003ae2:	681a      	ldr	r2, [r3, #0]
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	681b      	ldr	r3, [r3, #0]
 8003ae8:	f022 0210 	bic.w	r2, r2, #16
 8003aec:	601a      	str	r2, [r3, #0]
 8003aee:	e007      	b.n	8003b00 <HAL_CAN_Init+0x410>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	681b      	ldr	r3, [r3, #0]
 8003af4:	681a      	ldr	r2, [r3, #0]
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	681b      	ldr	r3, [r3, #0]
 8003afa:	f042 0210 	orr.w	r2, r2, #16
 8003afe:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	7f1b      	ldrb	r3, [r3, #28]
 8003b04:	2b01      	cmp	r3, #1
 8003b06:	d108      	bne.n	8003b1a <HAL_CAN_Init+0x42a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	681b      	ldr	r3, [r3, #0]
 8003b0c:	681a      	ldr	r2, [r3, #0]
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	681b      	ldr	r3, [r3, #0]
 8003b12:	f042 0208 	orr.w	r2, r2, #8
 8003b16:	601a      	str	r2, [r3, #0]
 8003b18:	e007      	b.n	8003b2a <HAL_CAN_Init+0x43a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	681b      	ldr	r3, [r3, #0]
 8003b1e:	681a      	ldr	r2, [r3, #0]
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	681b      	ldr	r3, [r3, #0]
 8003b24:	f022 0208 	bic.w	r2, r2, #8
 8003b28:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	7f5b      	ldrb	r3, [r3, #29]
 8003b2e:	2b01      	cmp	r3, #1
 8003b30:	d108      	bne.n	8003b44 <HAL_CAN_Init+0x454>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	681b      	ldr	r3, [r3, #0]
 8003b36:	681a      	ldr	r2, [r3, #0]
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	681b      	ldr	r3, [r3, #0]
 8003b3c:	f042 0204 	orr.w	r2, r2, #4
 8003b40:	601a      	str	r2, [r3, #0]
 8003b42:	e007      	b.n	8003b54 <HAL_CAN_Init+0x464>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	681b      	ldr	r3, [r3, #0]
 8003b48:	681a      	ldr	r2, [r3, #0]
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	681b      	ldr	r3, [r3, #0]
 8003b4e:	f022 0204 	bic.w	r2, r2, #4
 8003b52:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	689a      	ldr	r2, [r3, #8]
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	68db      	ldr	r3, [r3, #12]
 8003b5c:	431a      	orrs	r2, r3
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	691b      	ldr	r3, [r3, #16]
 8003b62:	431a      	orrs	r2, r3
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	695b      	ldr	r3, [r3, #20]
 8003b68:	ea42 0103 	orr.w	r1, r2, r3
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	685b      	ldr	r3, [r3, #4]
 8003b70:	1e5a      	subs	r2, r3, #1
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	681b      	ldr	r3, [r3, #0]
 8003b76:	430a      	orrs	r2, r1
 8003b78:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	2200      	movs	r2, #0
 8003b7e:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	2201      	movs	r2, #1
 8003b84:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8003b88:	2300      	movs	r3, #0
}
 8003b8a:	4618      	mov	r0, r3
 8003b8c:	3710      	adds	r7, #16
 8003b8e:	46bd      	mov	sp, r7
 8003b90:	bd80      	pop	{r7, pc}
 8003b92:	bf00      	nop
 8003b94:	08004783 	.word	0x08004783
 8003b98:	08004797 	.word	0x08004797
 8003b9c:	080046f7 	.word	0x080046f7
 8003ba0:	0800470b 	.word	0x0800470b
 8003ba4:	0800471f 	.word	0x0800471f
 8003ba8:	08004733 	.word	0x08004733
 8003bac:	08004747 	.word	0x08004747
 8003bb0:	0800475b 	.word	0x0800475b
 8003bb4:	080047ab 	.word	0x080047ab
 8003bb8:	080047bf 	.word	0x080047bf
 8003bbc:	080047d3 	.word	0x080047d3
 8003bc0:	08001c15 	.word	0x08001c15

08003bc4 <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, CAN_FilterTypeDef *sFilterConfig)
{
 8003bc4:	b580      	push	{r7, lr}
 8003bc6:	b086      	sub	sp, #24
 8003bc8:	af00      	add	r7, sp, #0
 8003bca:	6078      	str	r0, [r7, #4]
 8003bcc:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	681b      	ldr	r3, [r3, #0]
 8003bd2:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003bda:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 8003bdc:	7cfb      	ldrb	r3, [r7, #19]
 8003bde:	2b01      	cmp	r3, #1
 8003be0:	d003      	beq.n	8003bea <HAL_CAN_ConfigFilter+0x26>
 8003be2:	7cfb      	ldrb	r3, [r7, #19]
 8003be4:	2b02      	cmp	r3, #2
 8003be6:	f040 812c 	bne.w	8003e42 <HAL_CAN_ConfigFilter+0x27e>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_ID_HALFWORD(sFilterConfig->FilterIdHigh));
 8003bea:	683b      	ldr	r3, [r7, #0]
 8003bec:	681b      	ldr	r3, [r3, #0]
 8003bee:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003bf2:	d304      	bcc.n	8003bfe <HAL_CAN_ConfigFilter+0x3a>
 8003bf4:	f44f 7154 	mov.w	r1, #848	; 0x350
 8003bf8:	4897      	ldr	r0, [pc, #604]	; (8003e58 <HAL_CAN_ConfigFilter+0x294>)
 8003bfa:	f7fe fe3a 	bl	8002872 <assert_failed>
    assert_param(IS_CAN_FILTER_ID_HALFWORD(sFilterConfig->FilterIdLow));
 8003bfe:	683b      	ldr	r3, [r7, #0]
 8003c00:	685b      	ldr	r3, [r3, #4]
 8003c02:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003c06:	d304      	bcc.n	8003c12 <HAL_CAN_ConfigFilter+0x4e>
 8003c08:	f240 3151 	movw	r1, #849	; 0x351
 8003c0c:	4892      	ldr	r0, [pc, #584]	; (8003e58 <HAL_CAN_ConfigFilter+0x294>)
 8003c0e:	f7fe fe30 	bl	8002872 <assert_failed>
    assert_param(IS_CAN_FILTER_ID_HALFWORD(sFilterConfig->FilterMaskIdHigh));
 8003c12:	683b      	ldr	r3, [r7, #0]
 8003c14:	689b      	ldr	r3, [r3, #8]
 8003c16:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003c1a:	d304      	bcc.n	8003c26 <HAL_CAN_ConfigFilter+0x62>
 8003c1c:	f240 3152 	movw	r1, #850	; 0x352
 8003c20:	488d      	ldr	r0, [pc, #564]	; (8003e58 <HAL_CAN_ConfigFilter+0x294>)
 8003c22:	f7fe fe26 	bl	8002872 <assert_failed>
    assert_param(IS_CAN_FILTER_ID_HALFWORD(sFilterConfig->FilterMaskIdLow));
 8003c26:	683b      	ldr	r3, [r7, #0]
 8003c28:	68db      	ldr	r3, [r3, #12]
 8003c2a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003c2e:	d304      	bcc.n	8003c3a <HAL_CAN_ConfigFilter+0x76>
 8003c30:	f240 3153 	movw	r1, #851	; 0x353
 8003c34:	4888      	ldr	r0, [pc, #544]	; (8003e58 <HAL_CAN_ConfigFilter+0x294>)
 8003c36:	f7fe fe1c 	bl	8002872 <assert_failed>
    assert_param(IS_CAN_FILTER_MODE(sFilterConfig->FilterMode));
 8003c3a:	683b      	ldr	r3, [r7, #0]
 8003c3c:	699b      	ldr	r3, [r3, #24]
 8003c3e:	2b00      	cmp	r3, #0
 8003c40:	d008      	beq.n	8003c54 <HAL_CAN_ConfigFilter+0x90>
 8003c42:	683b      	ldr	r3, [r7, #0]
 8003c44:	699b      	ldr	r3, [r3, #24]
 8003c46:	2b01      	cmp	r3, #1
 8003c48:	d004      	beq.n	8003c54 <HAL_CAN_ConfigFilter+0x90>
 8003c4a:	f44f 7155 	mov.w	r1, #852	; 0x354
 8003c4e:	4882      	ldr	r0, [pc, #520]	; (8003e58 <HAL_CAN_ConfigFilter+0x294>)
 8003c50:	f7fe fe0f 	bl	8002872 <assert_failed>
    assert_param(IS_CAN_FILTER_SCALE(sFilterConfig->FilterScale));
 8003c54:	683b      	ldr	r3, [r7, #0]
 8003c56:	69db      	ldr	r3, [r3, #28]
 8003c58:	2b00      	cmp	r3, #0
 8003c5a:	d008      	beq.n	8003c6e <HAL_CAN_ConfigFilter+0xaa>
 8003c5c:	683b      	ldr	r3, [r7, #0]
 8003c5e:	69db      	ldr	r3, [r3, #28]
 8003c60:	2b01      	cmp	r3, #1
 8003c62:	d004      	beq.n	8003c6e <HAL_CAN_ConfigFilter+0xaa>
 8003c64:	f240 3155 	movw	r1, #853	; 0x355
 8003c68:	487b      	ldr	r0, [pc, #492]	; (8003e58 <HAL_CAN_ConfigFilter+0x294>)
 8003c6a:	f7fe fe02 	bl	8002872 <assert_failed>
    assert_param(IS_CAN_FILTER_FIFO(sFilterConfig->FilterFIFOAssignment));
 8003c6e:	683b      	ldr	r3, [r7, #0]
 8003c70:	691b      	ldr	r3, [r3, #16]
 8003c72:	2b00      	cmp	r3, #0
 8003c74:	d008      	beq.n	8003c88 <HAL_CAN_ConfigFilter+0xc4>
 8003c76:	683b      	ldr	r3, [r7, #0]
 8003c78:	691b      	ldr	r3, [r3, #16]
 8003c7a:	2b01      	cmp	r3, #1
 8003c7c:	d004      	beq.n	8003c88 <HAL_CAN_ConfigFilter+0xc4>
 8003c7e:	f240 3156 	movw	r1, #854	; 0x356
 8003c82:	4875      	ldr	r0, [pc, #468]	; (8003e58 <HAL_CAN_ConfigFilter+0x294>)
 8003c84:	f7fe fdf5 	bl	8002872 <assert_failed>
    assert_param(IS_CAN_FILTER_ACTIVATION(sFilterConfig->FilterActivation));
 8003c88:	683b      	ldr	r3, [r7, #0]
 8003c8a:	6a1b      	ldr	r3, [r3, #32]
 8003c8c:	2b00      	cmp	r3, #0
 8003c8e:	d008      	beq.n	8003ca2 <HAL_CAN_ConfigFilter+0xde>
 8003c90:	683b      	ldr	r3, [r7, #0]
 8003c92:	6a1b      	ldr	r3, [r3, #32]
 8003c94:	2b01      	cmp	r3, #1
 8003c96:	d004      	beq.n	8003ca2 <HAL_CAN_ConfigFilter+0xde>
 8003c98:	f240 3157 	movw	r1, #855	; 0x357
 8003c9c:	486e      	ldr	r0, [pc, #440]	; (8003e58 <HAL_CAN_ConfigFilter+0x294>)
 8003c9e:	f7fe fde8 	bl	8002872 <assert_failed>
      assert_param(IS_CAN_FILTER_BANK_DUAL(sFilterConfig->SlaveStartFilterBank));
    }
#elif defined(CAN2)
    /* CAN1 and CAN2 are dual instances with 28 common filters banks */
    /* Select master instance to access the filter banks */
    can_ip = CAN1;
 8003ca2:	4b6e      	ldr	r3, [pc, #440]	; (8003e5c <HAL_CAN_ConfigFilter+0x298>)
 8003ca4:	617b      	str	r3, [r7, #20]

    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_DUAL(sFilterConfig->FilterBank));
 8003ca6:	683b      	ldr	r3, [r7, #0]
 8003ca8:	695b      	ldr	r3, [r3, #20]
 8003caa:	2b1b      	cmp	r3, #27
 8003cac:	d904      	bls.n	8003cb8 <HAL_CAN_ConfigFilter+0xf4>
 8003cae:	f240 3172 	movw	r1, #882	; 0x372
 8003cb2:	4869      	ldr	r0, [pc, #420]	; (8003e58 <HAL_CAN_ConfigFilter+0x294>)
 8003cb4:	f7fe fddd 	bl	8002872 <assert_failed>
    assert_param(IS_CAN_FILTER_BANK_DUAL(sFilterConfig->SlaveStartFilterBank));
 8003cb8:	683b      	ldr	r3, [r7, #0]
 8003cba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003cbc:	2b1b      	cmp	r3, #27
 8003cbe:	d904      	bls.n	8003cca <HAL_CAN_ConfigFilter+0x106>
 8003cc0:	f240 3173 	movw	r1, #883	; 0x373
 8003cc4:	4864      	ldr	r0, [pc, #400]	; (8003e58 <HAL_CAN_ConfigFilter+0x294>)
 8003cc6:	f7fe fdd4 	bl	8002872 <assert_failed>
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8003cca:	697b      	ldr	r3, [r7, #20]
 8003ccc:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8003cd0:	f043 0201 	orr.w	r2, r3, #1
 8003cd4:	697b      	ldr	r3, [r7, #20]
 8003cd6:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
      SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
    }

#elif defined(CAN2)
    /* Select the start filter number of CAN2 slave instance */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
 8003cda:	697b      	ldr	r3, [r7, #20]
 8003cdc:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8003ce0:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 8003ce4:	697b      	ldr	r3, [r7, #20]
 8003ce6:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
 8003cea:	697b      	ldr	r3, [r7, #20]
 8003cec:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 8003cf0:	683b      	ldr	r3, [r7, #0]
 8003cf2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003cf4:	021b      	lsls	r3, r3, #8
 8003cf6:	431a      	orrs	r2, r3
 8003cf8:	697b      	ldr	r3, [r7, #20]
 8003cfa:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

#endif
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8003cfe:	683b      	ldr	r3, [r7, #0]
 8003d00:	695b      	ldr	r3, [r3, #20]
 8003d02:	f003 031f 	and.w	r3, r3, #31
 8003d06:	2201      	movs	r2, #1
 8003d08:	fa02 f303 	lsl.w	r3, r2, r3
 8003d0c:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8003d0e:	697b      	ldr	r3, [r7, #20]
 8003d10:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 8003d14:	68fb      	ldr	r3, [r7, #12]
 8003d16:	43db      	mvns	r3, r3
 8003d18:	401a      	ands	r2, r3
 8003d1a:	697b      	ldr	r3, [r7, #20]
 8003d1c:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8003d20:	683b      	ldr	r3, [r7, #0]
 8003d22:	69db      	ldr	r3, [r3, #28]
 8003d24:	2b00      	cmp	r3, #0
 8003d26:	d123      	bne.n	8003d70 <HAL_CAN_ConfigFilter+0x1ac>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8003d28:	697b      	ldr	r3, [r7, #20]
 8003d2a:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8003d2e:	68fb      	ldr	r3, [r7, #12]
 8003d30:	43db      	mvns	r3, r3
 8003d32:	401a      	ands	r2, r3
 8003d34:	697b      	ldr	r3, [r7, #20]
 8003d36:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8003d3a:	683b      	ldr	r3, [r7, #0]
 8003d3c:	68db      	ldr	r3, [r3, #12]
 8003d3e:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8003d40:	683b      	ldr	r3, [r7, #0]
 8003d42:	685b      	ldr	r3, [r3, #4]
 8003d44:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8003d46:	683a      	ldr	r2, [r7, #0]
 8003d48:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8003d4a:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8003d4c:	697b      	ldr	r3, [r7, #20]
 8003d4e:	3248      	adds	r2, #72	; 0x48
 8003d50:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8003d54:	683b      	ldr	r3, [r7, #0]
 8003d56:	689b      	ldr	r3, [r3, #8]
 8003d58:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 8003d5a:	683b      	ldr	r3, [r7, #0]
 8003d5c:	681b      	ldr	r3, [r3, #0]
 8003d5e:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8003d60:	683b      	ldr	r3, [r7, #0]
 8003d62:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8003d64:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8003d66:	6979      	ldr	r1, [r7, #20]
 8003d68:	3348      	adds	r3, #72	; 0x48
 8003d6a:	00db      	lsls	r3, r3, #3
 8003d6c:	440b      	add	r3, r1
 8003d6e:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 8003d70:	683b      	ldr	r3, [r7, #0]
 8003d72:	69db      	ldr	r3, [r3, #28]
 8003d74:	2b01      	cmp	r3, #1
 8003d76:	d122      	bne.n	8003dbe <HAL_CAN_ConfigFilter+0x1fa>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 8003d78:	697b      	ldr	r3, [r7, #20]
 8003d7a:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8003d7e:	68fb      	ldr	r3, [r7, #12]
 8003d80:	431a      	orrs	r2, r3
 8003d82:	697b      	ldr	r3, [r7, #20]
 8003d84:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8003d88:	683b      	ldr	r3, [r7, #0]
 8003d8a:	681b      	ldr	r3, [r3, #0]
 8003d8c:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8003d8e:	683b      	ldr	r3, [r7, #0]
 8003d90:	685b      	ldr	r3, [r3, #4]
 8003d92:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8003d94:	683a      	ldr	r2, [r7, #0]
 8003d96:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8003d98:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8003d9a:	697b      	ldr	r3, [r7, #20]
 8003d9c:	3248      	adds	r2, #72	; 0x48
 8003d9e:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8003da2:	683b      	ldr	r3, [r7, #0]
 8003da4:	689b      	ldr	r3, [r3, #8]
 8003da6:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 8003da8:	683b      	ldr	r3, [r7, #0]
 8003daa:	68db      	ldr	r3, [r3, #12]
 8003dac:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8003dae:	683b      	ldr	r3, [r7, #0]
 8003db0:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8003db2:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8003db4:	6979      	ldr	r1, [r7, #20]
 8003db6:	3348      	adds	r3, #72	; 0x48
 8003db8:	00db      	lsls	r3, r3, #3
 8003dba:	440b      	add	r3, r1
 8003dbc:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 8003dbe:	683b      	ldr	r3, [r7, #0]
 8003dc0:	699b      	ldr	r3, [r3, #24]
 8003dc2:	2b00      	cmp	r3, #0
 8003dc4:	d109      	bne.n	8003dda <HAL_CAN_ConfigFilter+0x216>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 8003dc6:	697b      	ldr	r3, [r7, #20]
 8003dc8:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8003dcc:	68fb      	ldr	r3, [r7, #12]
 8003dce:	43db      	mvns	r3, r3
 8003dd0:	401a      	ands	r2, r3
 8003dd2:	697b      	ldr	r3, [r7, #20]
 8003dd4:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
 8003dd8:	e007      	b.n	8003dea <HAL_CAN_ConfigFilter+0x226>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 8003dda:	697b      	ldr	r3, [r7, #20]
 8003ddc:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8003de0:	68fb      	ldr	r3, [r7, #12]
 8003de2:	431a      	orrs	r2, r3
 8003de4:	697b      	ldr	r3, [r7, #20]
 8003de6:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8003dea:	683b      	ldr	r3, [r7, #0]
 8003dec:	691b      	ldr	r3, [r3, #16]
 8003dee:	2b00      	cmp	r3, #0
 8003df0:	d109      	bne.n	8003e06 <HAL_CAN_ConfigFilter+0x242>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 8003df2:	697b      	ldr	r3, [r7, #20]
 8003df4:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8003df8:	68fb      	ldr	r3, [r7, #12]
 8003dfa:	43db      	mvns	r3, r3
 8003dfc:	401a      	ands	r2, r3
 8003dfe:	697b      	ldr	r3, [r7, #20]
 8003e00:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
 8003e04:	e007      	b.n	8003e16 <HAL_CAN_ConfigFilter+0x252>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 8003e06:	697b      	ldr	r3, [r7, #20]
 8003e08:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8003e0c:	68fb      	ldr	r3, [r7, #12]
 8003e0e:	431a      	orrs	r2, r3
 8003e10:	697b      	ldr	r3, [r7, #20]
 8003e12:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 8003e16:	683b      	ldr	r3, [r7, #0]
 8003e18:	6a1b      	ldr	r3, [r3, #32]
 8003e1a:	2b01      	cmp	r3, #1
 8003e1c:	d107      	bne.n	8003e2e <HAL_CAN_ConfigFilter+0x26a>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 8003e1e:	697b      	ldr	r3, [r7, #20]
 8003e20:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 8003e24:	68fb      	ldr	r3, [r7, #12]
 8003e26:	431a      	orrs	r2, r3
 8003e28:	697b      	ldr	r3, [r7, #20]
 8003e2a:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8003e2e:	697b      	ldr	r3, [r7, #20]
 8003e30:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8003e34:	f023 0201 	bic.w	r2, r3, #1
 8003e38:	697b      	ldr	r3, [r7, #20]
 8003e3a:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

    /* Return function status */
    return HAL_OK;
 8003e3e:	2300      	movs	r3, #0
 8003e40:	e006      	b.n	8003e50 <HAL_CAN_ConfigFilter+0x28c>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e46:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8003e4e:	2301      	movs	r3, #1
  }
}
 8003e50:	4618      	mov	r0, r3
 8003e52:	3718      	adds	r7, #24
 8003e54:	46bd      	mov	sp, r7
 8003e56:	bd80      	pop	{r7, pc}
 8003e58:	0800bd5c 	.word	0x0800bd5c
 8003e5c:	40006400 	.word	0x40006400

08003e60 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8003e60:	b580      	push	{r7, lr}
 8003e62:	b084      	sub	sp, #16
 8003e64:	af00      	add	r7, sp, #0
 8003e66:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003e6e:	b2db      	uxtb	r3, r3
 8003e70:	2b01      	cmp	r3, #1
 8003e72:	d12e      	bne.n	8003ed2 <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	2202      	movs	r2, #2
 8003e78:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	681b      	ldr	r3, [r3, #0]
 8003e80:	681a      	ldr	r2, [r3, #0]
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	681b      	ldr	r3, [r3, #0]
 8003e86:	f022 0201 	bic.w	r2, r2, #1
 8003e8a:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8003e8c:	f7ff f814 	bl	8002eb8 <HAL_GetTick>
 8003e90:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8003e92:	e012      	b.n	8003eba <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8003e94:	f7ff f810 	bl	8002eb8 <HAL_GetTick>
 8003e98:	4602      	mov	r2, r0
 8003e9a:	68fb      	ldr	r3, [r7, #12]
 8003e9c:	1ad3      	subs	r3, r2, r3
 8003e9e:	2b0a      	cmp	r3, #10
 8003ea0:	d90b      	bls.n	8003eba <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ea6:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	625a      	str	r2, [r3, #36]	; 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	2205      	movs	r2, #5
 8003eb2:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8003eb6:	2301      	movs	r3, #1
 8003eb8:	e012      	b.n	8003ee0 <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	681b      	ldr	r3, [r3, #0]
 8003ebe:	685b      	ldr	r3, [r3, #4]
 8003ec0:	f003 0301 	and.w	r3, r3, #1
 8003ec4:	2b00      	cmp	r3, #0
 8003ec6:	d1e5      	bne.n	8003e94 <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	2200      	movs	r2, #0
 8003ecc:	625a      	str	r2, [r3, #36]	; 0x24

    /* Return function status */
    return HAL_OK;
 8003ece:	2300      	movs	r3, #0
 8003ed0:	e006      	b.n	8003ee0 <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ed6:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8003ede:	2301      	movs	r3, #1
  }
}
 8003ee0:	4618      	mov	r0, r3
 8003ee2:	3710      	adds	r7, #16
 8003ee4:	46bd      	mov	sp, r7
 8003ee6:	bd80      	pop	{r7, pc}

08003ee8 <HAL_CAN_AddTxMessage>:
  *         the TxMailbox used to store the Tx message.
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, CAN_TxHeaderTypeDef *pHeader, uint8_t aData[], uint32_t *pTxMailbox)
{
 8003ee8:	b580      	push	{r7, lr}
 8003eea:	b088      	sub	sp, #32
 8003eec:	af00      	add	r7, sp, #0
 8003eee:	60f8      	str	r0, [r7, #12]
 8003ef0:	60b9      	str	r1, [r7, #8]
 8003ef2:	607a      	str	r2, [r7, #4]
 8003ef4:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 8003ef6:	68fb      	ldr	r3, [r7, #12]
 8003ef8:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003efc:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 8003efe:	68fb      	ldr	r3, [r7, #12]
 8003f00:	681b      	ldr	r3, [r3, #0]
 8003f02:	689b      	ldr	r3, [r3, #8]
 8003f04:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_CAN_IDTYPE(pHeader->IDE));
 8003f06:	68bb      	ldr	r3, [r7, #8]
 8003f08:	689b      	ldr	r3, [r3, #8]
 8003f0a:	2b00      	cmp	r3, #0
 8003f0c:	d008      	beq.n	8003f20 <HAL_CAN_AddTxMessage+0x38>
 8003f0e:	68bb      	ldr	r3, [r7, #8]
 8003f10:	689b      	ldr	r3, [r3, #8]
 8003f12:	2b04      	cmp	r3, #4
 8003f14:	d004      	beq.n	8003f20 <HAL_CAN_AddTxMessage+0x38>
 8003f16:	f240 41e9 	movw	r1, #1257	; 0x4e9
 8003f1a:	4884      	ldr	r0, [pc, #528]	; (800412c <HAL_CAN_AddTxMessage+0x244>)
 8003f1c:	f7fe fca9 	bl	8002872 <assert_failed>
  assert_param(IS_CAN_RTR(pHeader->RTR));
 8003f20:	68bb      	ldr	r3, [r7, #8]
 8003f22:	68db      	ldr	r3, [r3, #12]
 8003f24:	2b00      	cmp	r3, #0
 8003f26:	d008      	beq.n	8003f3a <HAL_CAN_AddTxMessage+0x52>
 8003f28:	68bb      	ldr	r3, [r7, #8]
 8003f2a:	68db      	ldr	r3, [r3, #12]
 8003f2c:	2b02      	cmp	r3, #2
 8003f2e:	d004      	beq.n	8003f3a <HAL_CAN_AddTxMessage+0x52>
 8003f30:	f240 41ea 	movw	r1, #1258	; 0x4ea
 8003f34:	487d      	ldr	r0, [pc, #500]	; (800412c <HAL_CAN_AddTxMessage+0x244>)
 8003f36:	f7fe fc9c 	bl	8002872 <assert_failed>
  assert_param(IS_CAN_DLC(pHeader->DLC));
 8003f3a:	68bb      	ldr	r3, [r7, #8]
 8003f3c:	691b      	ldr	r3, [r3, #16]
 8003f3e:	2b08      	cmp	r3, #8
 8003f40:	d904      	bls.n	8003f4c <HAL_CAN_AddTxMessage+0x64>
 8003f42:	f240 41eb 	movw	r1, #1259	; 0x4eb
 8003f46:	4879      	ldr	r0, [pc, #484]	; (800412c <HAL_CAN_AddTxMessage+0x244>)
 8003f48:	f7fe fc93 	bl	8002872 <assert_failed>
  if (pHeader->IDE == CAN_ID_STD)
 8003f4c:	68bb      	ldr	r3, [r7, #8]
 8003f4e:	689b      	ldr	r3, [r3, #8]
 8003f50:	2b00      	cmp	r3, #0
 8003f52:	d10a      	bne.n	8003f6a <HAL_CAN_AddTxMessage+0x82>
  {
    assert_param(IS_CAN_STDID(pHeader->StdId));
 8003f54:	68bb      	ldr	r3, [r7, #8]
 8003f56:	681b      	ldr	r3, [r3, #0]
 8003f58:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003f5c:	d30f      	bcc.n	8003f7e <HAL_CAN_AddTxMessage+0x96>
 8003f5e:	f240 41ee 	movw	r1, #1262	; 0x4ee
 8003f62:	4872      	ldr	r0, [pc, #456]	; (800412c <HAL_CAN_AddTxMessage+0x244>)
 8003f64:	f7fe fc85 	bl	8002872 <assert_failed>
 8003f68:	e009      	b.n	8003f7e <HAL_CAN_AddTxMessage+0x96>
  }
  else
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
 8003f6a:	68bb      	ldr	r3, [r7, #8]
 8003f6c:	685b      	ldr	r3, [r3, #4]
 8003f6e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003f72:	d304      	bcc.n	8003f7e <HAL_CAN_AddTxMessage+0x96>
 8003f74:	f240 41f2 	movw	r1, #1266	; 0x4f2
 8003f78:	486c      	ldr	r0, [pc, #432]	; (800412c <HAL_CAN_AddTxMessage+0x244>)
 8003f7a:	f7fe fc7a 	bl	8002872 <assert_failed>
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));
 8003f7e:	68bb      	ldr	r3, [r7, #8]
 8003f80:	7d1b      	ldrb	r3, [r3, #20]
 8003f82:	2b00      	cmp	r3, #0
 8003f84:	d008      	beq.n	8003f98 <HAL_CAN_AddTxMessage+0xb0>
 8003f86:	68bb      	ldr	r3, [r7, #8]
 8003f88:	7d1b      	ldrb	r3, [r3, #20]
 8003f8a:	2b01      	cmp	r3, #1
 8003f8c:	d004      	beq.n	8003f98 <HAL_CAN_AddTxMessage+0xb0>
 8003f8e:	f240 41f4 	movw	r1, #1268	; 0x4f4
 8003f92:	4866      	ldr	r0, [pc, #408]	; (800412c <HAL_CAN_AddTxMessage+0x244>)
 8003f94:	f7fe fc6d 	bl	8002872 <assert_failed>

  if ((state == HAL_CAN_STATE_READY) ||
 8003f98:	7ffb      	ldrb	r3, [r7, #31]
 8003f9a:	2b01      	cmp	r3, #1
 8003f9c:	d003      	beq.n	8003fa6 <HAL_CAN_AddTxMessage+0xbe>
 8003f9e:	7ffb      	ldrb	r3, [r7, #31]
 8003fa0:	2b02      	cmp	r3, #2
 8003fa2:	f040 80b8 	bne.w	8004116 <HAL_CAN_AddTxMessage+0x22e>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8003fa6:	69bb      	ldr	r3, [r7, #24]
 8003fa8:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8003fac:	2b00      	cmp	r3, #0
 8003fae:	d10a      	bne.n	8003fc6 <HAL_CAN_AddTxMessage+0xde>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8003fb0:	69bb      	ldr	r3, [r7, #24]
 8003fb2:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8003fb6:	2b00      	cmp	r3, #0
 8003fb8:	d105      	bne.n	8003fc6 <HAL_CAN_AddTxMessage+0xde>
        ((tsr & CAN_TSR_TME2) != 0U))
 8003fba:	69bb      	ldr	r3, [r7, #24]
 8003fbc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8003fc0:	2b00      	cmp	r3, #0
 8003fc2:	f000 80a0 	beq.w	8004106 <HAL_CAN_AddTxMessage+0x21e>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 8003fc6:	69bb      	ldr	r3, [r7, #24]
 8003fc8:	0e1b      	lsrs	r3, r3, #24
 8003fca:	f003 0303 	and.w	r3, r3, #3
 8003fce:	617b      	str	r3, [r7, #20]

      /* Check transmit mailbox value */
      if (transmitmailbox > 2U)
 8003fd0:	697b      	ldr	r3, [r7, #20]
 8003fd2:	2b02      	cmp	r3, #2
 8003fd4:	d907      	bls.n	8003fe6 <HAL_CAN_AddTxMessage+0xfe>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_INTERNAL;
 8003fd6:	68fb      	ldr	r3, [r7, #12]
 8003fd8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003fda:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8003fde:	68fb      	ldr	r3, [r7, #12]
 8003fe0:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8003fe2:	2301      	movs	r3, #1
 8003fe4:	e09e      	b.n	8004124 <HAL_CAN_AddTxMessage+0x23c>
      }

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 8003fe6:	2201      	movs	r2, #1
 8003fe8:	697b      	ldr	r3, [r7, #20]
 8003fea:	409a      	lsls	r2, r3
 8003fec:	683b      	ldr	r3, [r7, #0]
 8003fee:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 8003ff0:	68bb      	ldr	r3, [r7, #8]
 8003ff2:	689b      	ldr	r3, [r3, #8]
 8003ff4:	2b00      	cmp	r3, #0
 8003ff6:	d10d      	bne.n	8004014 <HAL_CAN_AddTxMessage+0x12c>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8003ff8:	68bb      	ldr	r3, [r7, #8]
 8003ffa:	681b      	ldr	r3, [r3, #0]
 8003ffc:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 8003ffe:	68bb      	ldr	r3, [r7, #8]
 8004000:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8004002:	68f9      	ldr	r1, [r7, #12]
 8004004:	6809      	ldr	r1, [r1, #0]
 8004006:	431a      	orrs	r2, r3
 8004008:	697b      	ldr	r3, [r7, #20]
 800400a:	3318      	adds	r3, #24
 800400c:	011b      	lsls	r3, r3, #4
 800400e:	440b      	add	r3, r1
 8004010:	601a      	str	r2, [r3, #0]
 8004012:	e00f      	b.n	8004034 <HAL_CAN_AddTxMessage+0x14c>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8004014:	68bb      	ldr	r3, [r7, #8]
 8004016:	685b      	ldr	r3, [r3, #4]
 8004018:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 800401a:	68bb      	ldr	r3, [r7, #8]
 800401c:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 800401e:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 8004020:	68bb      	ldr	r3, [r7, #8]
 8004022:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8004024:	68f9      	ldr	r1, [r7, #12]
 8004026:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 8004028:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 800402a:	697b      	ldr	r3, [r7, #20]
 800402c:	3318      	adds	r3, #24
 800402e:	011b      	lsls	r3, r3, #4
 8004030:	440b      	add	r3, r1
 8004032:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 8004034:	68fb      	ldr	r3, [r7, #12]
 8004036:	6819      	ldr	r1, [r3, #0]
 8004038:	68bb      	ldr	r3, [r7, #8]
 800403a:	691a      	ldr	r2, [r3, #16]
 800403c:	697b      	ldr	r3, [r7, #20]
 800403e:	3318      	adds	r3, #24
 8004040:	011b      	lsls	r3, r3, #4
 8004042:	440b      	add	r3, r1
 8004044:	3304      	adds	r3, #4
 8004046:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 8004048:	68bb      	ldr	r3, [r7, #8]
 800404a:	7d1b      	ldrb	r3, [r3, #20]
 800404c:	2b01      	cmp	r3, #1
 800404e:	d111      	bne.n	8004074 <HAL_CAN_AddTxMessage+0x18c>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 8004050:	68fb      	ldr	r3, [r7, #12]
 8004052:	681a      	ldr	r2, [r3, #0]
 8004054:	697b      	ldr	r3, [r7, #20]
 8004056:	3318      	adds	r3, #24
 8004058:	011b      	lsls	r3, r3, #4
 800405a:	4413      	add	r3, r2
 800405c:	3304      	adds	r3, #4
 800405e:	681b      	ldr	r3, [r3, #0]
 8004060:	68fa      	ldr	r2, [r7, #12]
 8004062:	6811      	ldr	r1, [r2, #0]
 8004064:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8004068:	697b      	ldr	r3, [r7, #20]
 800406a:	3318      	adds	r3, #24
 800406c:	011b      	lsls	r3, r3, #4
 800406e:	440b      	add	r3, r1
 8004070:	3304      	adds	r3, #4
 8004072:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	3307      	adds	r3, #7
 8004078:	781b      	ldrb	r3, [r3, #0]
 800407a:	061a      	lsls	r2, r3, #24
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	3306      	adds	r3, #6
 8004080:	781b      	ldrb	r3, [r3, #0]
 8004082:	041b      	lsls	r3, r3, #16
 8004084:	431a      	orrs	r2, r3
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	3305      	adds	r3, #5
 800408a:	781b      	ldrb	r3, [r3, #0]
 800408c:	021b      	lsls	r3, r3, #8
 800408e:	4313      	orrs	r3, r2
 8004090:	687a      	ldr	r2, [r7, #4]
 8004092:	3204      	adds	r2, #4
 8004094:	7812      	ldrb	r2, [r2, #0]
 8004096:	4610      	mov	r0, r2
 8004098:	68fa      	ldr	r2, [r7, #12]
 800409a:	6811      	ldr	r1, [r2, #0]
 800409c:	ea43 0200 	orr.w	r2, r3, r0
 80040a0:	697b      	ldr	r3, [r7, #20]
 80040a2:	011b      	lsls	r3, r3, #4
 80040a4:	440b      	add	r3, r1
 80040a6:	f503 73c6 	add.w	r3, r3, #396	; 0x18c
 80040aa:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	3303      	adds	r3, #3
 80040b0:	781b      	ldrb	r3, [r3, #0]
 80040b2:	061a      	lsls	r2, r3, #24
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	3302      	adds	r3, #2
 80040b8:	781b      	ldrb	r3, [r3, #0]
 80040ba:	041b      	lsls	r3, r3, #16
 80040bc:	431a      	orrs	r2, r3
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	3301      	adds	r3, #1
 80040c2:	781b      	ldrb	r3, [r3, #0]
 80040c4:	021b      	lsls	r3, r3, #8
 80040c6:	4313      	orrs	r3, r2
 80040c8:	687a      	ldr	r2, [r7, #4]
 80040ca:	7812      	ldrb	r2, [r2, #0]
 80040cc:	4610      	mov	r0, r2
 80040ce:	68fa      	ldr	r2, [r7, #12]
 80040d0:	6811      	ldr	r1, [r2, #0]
 80040d2:	ea43 0200 	orr.w	r2, r3, r0
 80040d6:	697b      	ldr	r3, [r7, #20]
 80040d8:	011b      	lsls	r3, r3, #4
 80040da:	440b      	add	r3, r1
 80040dc:	f503 73c4 	add.w	r3, r3, #392	; 0x188
 80040e0:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 80040e2:	68fb      	ldr	r3, [r7, #12]
 80040e4:	681a      	ldr	r2, [r3, #0]
 80040e6:	697b      	ldr	r3, [r7, #20]
 80040e8:	3318      	adds	r3, #24
 80040ea:	011b      	lsls	r3, r3, #4
 80040ec:	4413      	add	r3, r2
 80040ee:	681b      	ldr	r3, [r3, #0]
 80040f0:	68fa      	ldr	r2, [r7, #12]
 80040f2:	6811      	ldr	r1, [r2, #0]
 80040f4:	f043 0201 	orr.w	r2, r3, #1
 80040f8:	697b      	ldr	r3, [r7, #20]
 80040fa:	3318      	adds	r3, #24
 80040fc:	011b      	lsls	r3, r3, #4
 80040fe:	440b      	add	r3, r1
 8004100:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 8004102:	2300      	movs	r3, #0
 8004104:	e00e      	b.n	8004124 <HAL_CAN_AddTxMessage+0x23c>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8004106:	68fb      	ldr	r3, [r7, #12]
 8004108:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800410a:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 800410e:	68fb      	ldr	r3, [r7, #12]
 8004110:	625a      	str	r2, [r3, #36]	; 0x24

      return HAL_ERROR;
 8004112:	2301      	movs	r3, #1
 8004114:	e006      	b.n	8004124 <HAL_CAN_AddTxMessage+0x23c>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8004116:	68fb      	ldr	r3, [r7, #12]
 8004118:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800411a:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 800411e:	68fb      	ldr	r3, [r7, #12]
 8004120:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8004122:	2301      	movs	r3, #1
  }
}
 8004124:	4618      	mov	r0, r3
 8004126:	3720      	adds	r7, #32
 8004128:	46bd      	mov	sp, r7
 800412a:	bd80      	pop	{r7, pc}
 800412c:	0800bd5c 	.word	0x0800bd5c

08004130 <HAL_CAN_GetRxMessage>:
  *         of the Rx frame will be stored.
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo, CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 8004130:	b580      	push	{r7, lr}
 8004132:	b086      	sub	sp, #24
 8004134:	af00      	add	r7, sp, #0
 8004136:	60f8      	str	r0, [r7, #12]
 8004138:	60b9      	str	r1, [r7, #8]
 800413a:	607a      	str	r2, [r7, #4]
 800413c:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 800413e:	68fb      	ldr	r3, [r7, #12]
 8004140:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004144:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));
 8004146:	68bb      	ldr	r3, [r7, #8]
 8004148:	2b00      	cmp	r3, #0
 800414a:	d007      	beq.n	800415c <HAL_CAN_GetRxMessage+0x2c>
 800414c:	68bb      	ldr	r3, [r7, #8]
 800414e:	2b01      	cmp	r3, #1
 8004150:	d004      	beq.n	800415c <HAL_CAN_GetRxMessage+0x2c>
 8004152:	f44f 61be 	mov.w	r1, #1520	; 0x5f0
 8004156:	4884      	ldr	r0, [pc, #528]	; (8004368 <HAL_CAN_GetRxMessage+0x238>)
 8004158:	f7fe fb8b 	bl	8002872 <assert_failed>

  if ((state == HAL_CAN_STATE_READY) ||
 800415c:	7dfb      	ldrb	r3, [r7, #23]
 800415e:	2b01      	cmp	r3, #1
 8004160:	d003      	beq.n	800416a <HAL_CAN_GetRxMessage+0x3a>
 8004162:	7dfb      	ldrb	r3, [r7, #23]
 8004164:	2b02      	cmp	r3, #2
 8004166:	f040 80f3 	bne.w	8004350 <HAL_CAN_GetRxMessage+0x220>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 800416a:	68bb      	ldr	r3, [r7, #8]
 800416c:	2b00      	cmp	r3, #0
 800416e:	d10e      	bne.n	800418e <HAL_CAN_GetRxMessage+0x5e>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 8004170:	68fb      	ldr	r3, [r7, #12]
 8004172:	681b      	ldr	r3, [r3, #0]
 8004174:	68db      	ldr	r3, [r3, #12]
 8004176:	f003 0303 	and.w	r3, r3, #3
 800417a:	2b00      	cmp	r3, #0
 800417c:	d116      	bne.n	80041ac <HAL_CAN_GetRxMessage+0x7c>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 800417e:	68fb      	ldr	r3, [r7, #12]
 8004180:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004182:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8004186:	68fb      	ldr	r3, [r7, #12]
 8004188:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 800418a:	2301      	movs	r3, #1
 800418c:	e0e7      	b.n	800435e <HAL_CAN_GetRxMessage+0x22e>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 800418e:	68fb      	ldr	r3, [r7, #12]
 8004190:	681b      	ldr	r3, [r3, #0]
 8004192:	691b      	ldr	r3, [r3, #16]
 8004194:	f003 0303 	and.w	r3, r3, #3
 8004198:	2b00      	cmp	r3, #0
 800419a:	d107      	bne.n	80041ac <HAL_CAN_GetRxMessage+0x7c>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 800419c:	68fb      	ldr	r3, [r7, #12]
 800419e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80041a0:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 80041a4:	68fb      	ldr	r3, [r7, #12]
 80041a6:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 80041a8:	2301      	movs	r3, #1
 80041aa:	e0d8      	b.n	800435e <HAL_CAN_GetRxMessage+0x22e>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 80041ac:	68fb      	ldr	r3, [r7, #12]
 80041ae:	681a      	ldr	r2, [r3, #0]
 80041b0:	68bb      	ldr	r3, [r7, #8]
 80041b2:	331b      	adds	r3, #27
 80041b4:	011b      	lsls	r3, r3, #4
 80041b6:	4413      	add	r3, r2
 80041b8:	681b      	ldr	r3, [r3, #0]
 80041ba:	f003 0204 	and.w	r2, r3, #4
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	689b      	ldr	r3, [r3, #8]
 80041c6:	2b00      	cmp	r3, #0
 80041c8:	d10c      	bne.n	80041e4 <HAL_CAN_GetRxMessage+0xb4>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 80041ca:	68fb      	ldr	r3, [r7, #12]
 80041cc:	681a      	ldr	r2, [r3, #0]
 80041ce:	68bb      	ldr	r3, [r7, #8]
 80041d0:	331b      	adds	r3, #27
 80041d2:	011b      	lsls	r3, r3, #4
 80041d4:	4413      	add	r3, r2
 80041d6:	681b      	ldr	r3, [r3, #0]
 80041d8:	0d5b      	lsrs	r3, r3, #21
 80041da:	f3c3 020a 	ubfx	r2, r3, #0, #11
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	601a      	str	r2, [r3, #0]
 80041e2:	e00b      	b.n	80041fc <HAL_CAN_GetRxMessage+0xcc>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 80041e4:	68fb      	ldr	r3, [r7, #12]
 80041e6:	681a      	ldr	r2, [r3, #0]
 80041e8:	68bb      	ldr	r3, [r7, #8]
 80041ea:	331b      	adds	r3, #27
 80041ec:	011b      	lsls	r3, r3, #4
 80041ee:	4413      	add	r3, r2
 80041f0:	681b      	ldr	r3, [r3, #0]
 80041f2:	08db      	lsrs	r3, r3, #3
 80041f4:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 80041fc:	68fb      	ldr	r3, [r7, #12]
 80041fe:	681a      	ldr	r2, [r3, #0]
 8004200:	68bb      	ldr	r3, [r7, #8]
 8004202:	331b      	adds	r3, #27
 8004204:	011b      	lsls	r3, r3, #4
 8004206:	4413      	add	r3, r2
 8004208:	681b      	ldr	r3, [r3, #0]
 800420a:	f003 0202 	and.w	r2, r3, #2
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	60da      	str	r2, [r3, #12]
    pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 8004212:	68fb      	ldr	r3, [r7, #12]
 8004214:	681a      	ldr	r2, [r3, #0]
 8004216:	68bb      	ldr	r3, [r7, #8]
 8004218:	331b      	adds	r3, #27
 800421a:	011b      	lsls	r3, r3, #4
 800421c:	4413      	add	r3, r2
 800421e:	3304      	adds	r3, #4
 8004220:	681b      	ldr	r3, [r3, #0]
 8004222:	f003 020f 	and.w	r2, r3, #15
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	611a      	str	r2, [r3, #16]
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 800422a:	68fb      	ldr	r3, [r7, #12]
 800422c:	681a      	ldr	r2, [r3, #0]
 800422e:	68bb      	ldr	r3, [r7, #8]
 8004230:	331b      	adds	r3, #27
 8004232:	011b      	lsls	r3, r3, #4
 8004234:	4413      	add	r3, r2
 8004236:	3304      	adds	r3, #4
 8004238:	681b      	ldr	r3, [r3, #0]
 800423a:	0a1b      	lsrs	r3, r3, #8
 800423c:	b2da      	uxtb	r2, r3
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 8004242:	68fb      	ldr	r3, [r7, #12]
 8004244:	681a      	ldr	r2, [r3, #0]
 8004246:	68bb      	ldr	r3, [r7, #8]
 8004248:	331b      	adds	r3, #27
 800424a:	011b      	lsls	r3, r3, #4
 800424c:	4413      	add	r3, r2
 800424e:	3304      	adds	r3, #4
 8004250:	681b      	ldr	r3, [r3, #0]
 8004252:	0c1b      	lsrs	r3, r3, #16
 8004254:	b29a      	uxth	r2, r3
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 800425a:	68fb      	ldr	r3, [r7, #12]
 800425c:	681a      	ldr	r2, [r3, #0]
 800425e:	68bb      	ldr	r3, [r7, #8]
 8004260:	011b      	lsls	r3, r3, #4
 8004262:	4413      	add	r3, r2
 8004264:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8004268:	681b      	ldr	r3, [r3, #0]
 800426a:	b2da      	uxtb	r2, r3
 800426c:	683b      	ldr	r3, [r7, #0]
 800426e:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 8004270:	68fb      	ldr	r3, [r7, #12]
 8004272:	681a      	ldr	r2, [r3, #0]
 8004274:	68bb      	ldr	r3, [r7, #8]
 8004276:	011b      	lsls	r3, r3, #4
 8004278:	4413      	add	r3, r2
 800427a:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 800427e:	681b      	ldr	r3, [r3, #0]
 8004280:	0a1a      	lsrs	r2, r3, #8
 8004282:	683b      	ldr	r3, [r7, #0]
 8004284:	3301      	adds	r3, #1
 8004286:	b2d2      	uxtb	r2, r2
 8004288:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 800428a:	68fb      	ldr	r3, [r7, #12]
 800428c:	681a      	ldr	r2, [r3, #0]
 800428e:	68bb      	ldr	r3, [r7, #8]
 8004290:	011b      	lsls	r3, r3, #4
 8004292:	4413      	add	r3, r2
 8004294:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8004298:	681b      	ldr	r3, [r3, #0]
 800429a:	0c1a      	lsrs	r2, r3, #16
 800429c:	683b      	ldr	r3, [r7, #0]
 800429e:	3302      	adds	r3, #2
 80042a0:	b2d2      	uxtb	r2, r2
 80042a2:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 80042a4:	68fb      	ldr	r3, [r7, #12]
 80042a6:	681a      	ldr	r2, [r3, #0]
 80042a8:	68bb      	ldr	r3, [r7, #8]
 80042aa:	011b      	lsls	r3, r3, #4
 80042ac:	4413      	add	r3, r2
 80042ae:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 80042b2:	681b      	ldr	r3, [r3, #0]
 80042b4:	0e1a      	lsrs	r2, r3, #24
 80042b6:	683b      	ldr	r3, [r7, #0]
 80042b8:	3303      	adds	r3, #3
 80042ba:	b2d2      	uxtb	r2, r2
 80042bc:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 80042be:	68fb      	ldr	r3, [r7, #12]
 80042c0:	681a      	ldr	r2, [r3, #0]
 80042c2:	68bb      	ldr	r3, [r7, #8]
 80042c4:	011b      	lsls	r3, r3, #4
 80042c6:	4413      	add	r3, r2
 80042c8:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 80042cc:	681a      	ldr	r2, [r3, #0]
 80042ce:	683b      	ldr	r3, [r7, #0]
 80042d0:	3304      	adds	r3, #4
 80042d2:	b2d2      	uxtb	r2, r2
 80042d4:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 80042d6:	68fb      	ldr	r3, [r7, #12]
 80042d8:	681a      	ldr	r2, [r3, #0]
 80042da:	68bb      	ldr	r3, [r7, #8]
 80042dc:	011b      	lsls	r3, r3, #4
 80042de:	4413      	add	r3, r2
 80042e0:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 80042e4:	681b      	ldr	r3, [r3, #0]
 80042e6:	0a1a      	lsrs	r2, r3, #8
 80042e8:	683b      	ldr	r3, [r7, #0]
 80042ea:	3305      	adds	r3, #5
 80042ec:	b2d2      	uxtb	r2, r2
 80042ee:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 80042f0:	68fb      	ldr	r3, [r7, #12]
 80042f2:	681a      	ldr	r2, [r3, #0]
 80042f4:	68bb      	ldr	r3, [r7, #8]
 80042f6:	011b      	lsls	r3, r3, #4
 80042f8:	4413      	add	r3, r2
 80042fa:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 80042fe:	681b      	ldr	r3, [r3, #0]
 8004300:	0c1a      	lsrs	r2, r3, #16
 8004302:	683b      	ldr	r3, [r7, #0]
 8004304:	3306      	adds	r3, #6
 8004306:	b2d2      	uxtb	r2, r2
 8004308:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 800430a:	68fb      	ldr	r3, [r7, #12]
 800430c:	681a      	ldr	r2, [r3, #0]
 800430e:	68bb      	ldr	r3, [r7, #8]
 8004310:	011b      	lsls	r3, r3, #4
 8004312:	4413      	add	r3, r2
 8004314:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8004318:	681b      	ldr	r3, [r3, #0]
 800431a:	0e1a      	lsrs	r2, r3, #24
 800431c:	683b      	ldr	r3, [r7, #0]
 800431e:	3307      	adds	r3, #7
 8004320:	b2d2      	uxtb	r2, r2
 8004322:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8004324:	68bb      	ldr	r3, [r7, #8]
 8004326:	2b00      	cmp	r3, #0
 8004328:	d108      	bne.n	800433c <HAL_CAN_GetRxMessage+0x20c>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 800432a:	68fb      	ldr	r3, [r7, #12]
 800432c:	681b      	ldr	r3, [r3, #0]
 800432e:	68da      	ldr	r2, [r3, #12]
 8004330:	68fb      	ldr	r3, [r7, #12]
 8004332:	681b      	ldr	r3, [r3, #0]
 8004334:	f042 0220 	orr.w	r2, r2, #32
 8004338:	60da      	str	r2, [r3, #12]
 800433a:	e007      	b.n	800434c <HAL_CAN_GetRxMessage+0x21c>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 800433c:	68fb      	ldr	r3, [r7, #12]
 800433e:	681b      	ldr	r3, [r3, #0]
 8004340:	691a      	ldr	r2, [r3, #16]
 8004342:	68fb      	ldr	r3, [r7, #12]
 8004344:	681b      	ldr	r3, [r3, #0]
 8004346:	f042 0220 	orr.w	r2, r2, #32
 800434a:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 800434c:	2300      	movs	r3, #0
 800434e:	e006      	b.n	800435e <HAL_CAN_GetRxMessage+0x22e>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8004350:	68fb      	ldr	r3, [r7, #12]
 8004352:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004354:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8004358:	68fb      	ldr	r3, [r7, #12]
 800435a:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 800435c:	2301      	movs	r3, #1
  }
}
 800435e:	4618      	mov	r0, r3
 8004360:	3718      	adds	r7, #24
 8004362:	46bd      	mov	sp, r7
 8004364:	bd80      	pop	{r7, pc}
 8004366:	bf00      	nop
 8004368:	0800bd5c 	.word	0x0800bd5c

0800436c <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 800436c:	b580      	push	{r7, lr}
 800436e:	b08a      	sub	sp, #40	; 0x28
 8004370:	af00      	add	r7, sp, #0
 8004372:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 8004374:	2300      	movs	r3, #0
 8004376:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	681b      	ldr	r3, [r3, #0]
 800437c:	695b      	ldr	r3, [r3, #20]
 800437e:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	681b      	ldr	r3, [r3, #0]
 8004384:	685b      	ldr	r3, [r3, #4]
 8004386:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	681b      	ldr	r3, [r3, #0]
 800438c:	689b      	ldr	r3, [r3, #8]
 800438e:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	681b      	ldr	r3, [r3, #0]
 8004394:	68db      	ldr	r3, [r3, #12]
 8004396:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	691b      	ldr	r3, [r3, #16]
 800439e:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	681b      	ldr	r3, [r3, #0]
 80043a4:	699b      	ldr	r3, [r3, #24]
 80043a6:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 80043a8:	6a3b      	ldr	r3, [r7, #32]
 80043aa:	f003 0301 	and.w	r3, r3, #1
 80043ae:	2b00      	cmp	r3, #0
 80043b0:	f000 8083 	beq.w	80044ba <HAL_CAN_IRQHandler+0x14e>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 80043b4:	69bb      	ldr	r3, [r7, #24]
 80043b6:	f003 0301 	and.w	r3, r3, #1
 80043ba:	2b00      	cmp	r3, #0
 80043bc:	d025      	beq.n	800440a <HAL_CAN_IRQHandler+0x9e>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	681b      	ldr	r3, [r3, #0]
 80043c2:	2201      	movs	r2, #1
 80043c4:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 80043c6:	69bb      	ldr	r3, [r7, #24]
 80043c8:	f003 0302 	and.w	r3, r3, #2
 80043cc:	2b00      	cmp	r3, #0
 80043ce:	d004      	beq.n	80043da <HAL_CAN_IRQHandler+0x6e>
      {
        /* Transmission Mailbox 0 complete callback */
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80043d4:	6878      	ldr	r0, [r7, #4]
 80043d6:	4798      	blx	r3
 80043d8:	e017      	b.n	800440a <HAL_CAN_IRQHandler+0x9e>
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 80043da:	69bb      	ldr	r3, [r7, #24]
 80043dc:	f003 0304 	and.w	r3, r3, #4
 80043e0:	2b00      	cmp	r3, #0
 80043e2:	d004      	beq.n	80043ee <HAL_CAN_IRQHandler+0x82>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 80043e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80043e6:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80043ea:	627b      	str	r3, [r7, #36]	; 0x24
 80043ec:	e00d      	b.n	800440a <HAL_CAN_IRQHandler+0x9e>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 80043ee:	69bb      	ldr	r3, [r7, #24]
 80043f0:	f003 0308 	and.w	r3, r3, #8
 80043f4:	2b00      	cmp	r3, #0
 80043f6:	d004      	beq.n	8004402 <HAL_CAN_IRQHandler+0x96>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 80043f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80043fa:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80043fe:	627b      	str	r3, [r7, #36]	; 0x24
 8004400:	e003      	b.n	800440a <HAL_CAN_IRQHandler+0x9e>
        else
        {
          /* Transmission Mailbox 0 abort callback */
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004406:	6878      	ldr	r0, [r7, #4]
 8004408:	4798      	blx	r3
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 800440a:	69bb      	ldr	r3, [r7, #24]
 800440c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004410:	2b00      	cmp	r3, #0
 8004412:	d026      	beq.n	8004462 <HAL_CAN_IRQHandler+0xf6>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	681b      	ldr	r3, [r3, #0]
 8004418:	f44f 7280 	mov.w	r2, #256	; 0x100
 800441c:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 800441e:	69bb      	ldr	r3, [r7, #24]
 8004420:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004424:	2b00      	cmp	r3, #0
 8004426:	d004      	beq.n	8004432 <HAL_CAN_IRQHandler+0xc6>
      {
        /* Transmission Mailbox 1 complete callback */
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800442c:	6878      	ldr	r0, [r7, #4]
 800442e:	4798      	blx	r3
 8004430:	e017      	b.n	8004462 <HAL_CAN_IRQHandler+0xf6>
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 8004432:	69bb      	ldr	r3, [r7, #24]
 8004434:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004438:	2b00      	cmp	r3, #0
 800443a:	d004      	beq.n	8004446 <HAL_CAN_IRQHandler+0xda>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 800443c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800443e:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8004442:	627b      	str	r3, [r7, #36]	; 0x24
 8004444:	e00d      	b.n	8004462 <HAL_CAN_IRQHandler+0xf6>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 8004446:	69bb      	ldr	r3, [r7, #24]
 8004448:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800444c:	2b00      	cmp	r3, #0
 800444e:	d004      	beq.n	800445a <HAL_CAN_IRQHandler+0xee>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 8004450:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004452:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004456:	627b      	str	r3, [r7, #36]	; 0x24
 8004458:	e003      	b.n	8004462 <HAL_CAN_IRQHandler+0xf6>
        else
        {
          /* Transmission Mailbox 1 abort callback */
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800445e:	6878      	ldr	r0, [r7, #4]
 8004460:	4798      	blx	r3
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 8004462:	69bb      	ldr	r3, [r7, #24]
 8004464:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004468:	2b00      	cmp	r3, #0
 800446a:	d026      	beq.n	80044ba <HAL_CAN_IRQHandler+0x14e>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	681b      	ldr	r3, [r3, #0]
 8004470:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8004474:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 8004476:	69bb      	ldr	r3, [r7, #24]
 8004478:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800447c:	2b00      	cmp	r3, #0
 800447e:	d004      	beq.n	800448a <HAL_CAN_IRQHandler+0x11e>
      {
        /* Transmission Mailbox 2 complete callback */
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004484:	6878      	ldr	r0, [r7, #4]
 8004486:	4798      	blx	r3
 8004488:	e017      	b.n	80044ba <HAL_CAN_IRQHandler+0x14e>
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 800448a:	69bb      	ldr	r3, [r7, #24]
 800448c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004490:	2b00      	cmp	r3, #0
 8004492:	d004      	beq.n	800449e <HAL_CAN_IRQHandler+0x132>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 8004494:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004496:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800449a:	627b      	str	r3, [r7, #36]	; 0x24
 800449c:	e00d      	b.n	80044ba <HAL_CAN_IRQHandler+0x14e>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 800449e:	69bb      	ldr	r3, [r7, #24]
 80044a0:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80044a4:	2b00      	cmp	r3, #0
 80044a6:	d004      	beq.n	80044b2 <HAL_CAN_IRQHandler+0x146>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 80044a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80044aa:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80044ae:	627b      	str	r3, [r7, #36]	; 0x24
 80044b0:	e003      	b.n	80044ba <HAL_CAN_IRQHandler+0x14e>
        else
        {
          /* Transmission Mailbox 2 abort callback */
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80044b6:	6878      	ldr	r0, [r7, #4]
 80044b8:	4798      	blx	r3
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 80044ba:	6a3b      	ldr	r3, [r7, #32]
 80044bc:	f003 0308 	and.w	r3, r3, #8
 80044c0:	2b00      	cmp	r3, #0
 80044c2:	d00c      	beq.n	80044de <HAL_CAN_IRQHandler+0x172>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 80044c4:	697b      	ldr	r3, [r7, #20]
 80044c6:	f003 0310 	and.w	r3, r3, #16
 80044ca:	2b00      	cmp	r3, #0
 80044cc:	d007      	beq.n	80044de <HAL_CAN_IRQHandler+0x172>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 80044ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80044d0:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80044d4:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	681b      	ldr	r3, [r3, #0]
 80044da:	2210      	movs	r2, #16
 80044dc:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 80044de:	6a3b      	ldr	r3, [r7, #32]
 80044e0:	f003 0304 	and.w	r3, r3, #4
 80044e4:	2b00      	cmp	r3, #0
 80044e6:	d00c      	beq.n	8004502 <HAL_CAN_IRQHandler+0x196>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 80044e8:	697b      	ldr	r3, [r7, #20]
 80044ea:	f003 0308 	and.w	r3, r3, #8
 80044ee:	2b00      	cmp	r3, #0
 80044f0:	d007      	beq.n	8004502 <HAL_CAN_IRQHandler+0x196>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	681b      	ldr	r3, [r3, #0]
 80044f6:	2208      	movs	r2, #8
 80044f8:	60da      	str	r2, [r3, #12]

      /* Receive FIFO 0 full Callback */
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80044fe:	6878      	ldr	r0, [r7, #4]
 8004500:	4798      	blx	r3
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 8004502:	6a3b      	ldr	r3, [r7, #32]
 8004504:	f003 0302 	and.w	r3, r3, #2
 8004508:	2b00      	cmp	r3, #0
 800450a:	d00a      	beq.n	8004522 <HAL_CAN_IRQHandler+0x1b6>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	681b      	ldr	r3, [r3, #0]
 8004510:	68db      	ldr	r3, [r3, #12]
 8004512:	f003 0303 	and.w	r3, r3, #3
 8004516:	2b00      	cmp	r3, #0
 8004518:	d003      	beq.n	8004522 <HAL_CAN_IRQHandler+0x1b6>
    {
      /* Receive FIFO 0 message pending Callback */
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800451e:	6878      	ldr	r0, [r7, #4]
 8004520:	4798      	blx	r3
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 8004522:	6a3b      	ldr	r3, [r7, #32]
 8004524:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004528:	2b00      	cmp	r3, #0
 800452a:	d00c      	beq.n	8004546 <HAL_CAN_IRQHandler+0x1da>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 800452c:	693b      	ldr	r3, [r7, #16]
 800452e:	f003 0310 	and.w	r3, r3, #16
 8004532:	2b00      	cmp	r3, #0
 8004534:	d007      	beq.n	8004546 <HAL_CAN_IRQHandler+0x1da>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 8004536:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004538:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800453c:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	681b      	ldr	r3, [r3, #0]
 8004542:	2210      	movs	r2, #16
 8004544:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 8004546:	6a3b      	ldr	r3, [r7, #32]
 8004548:	f003 0320 	and.w	r3, r3, #32
 800454c:	2b00      	cmp	r3, #0
 800454e:	d00c      	beq.n	800456a <HAL_CAN_IRQHandler+0x1fe>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 8004550:	693b      	ldr	r3, [r7, #16]
 8004552:	f003 0308 	and.w	r3, r3, #8
 8004556:	2b00      	cmp	r3, #0
 8004558:	d007      	beq.n	800456a <HAL_CAN_IRQHandler+0x1fe>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	681b      	ldr	r3, [r3, #0]
 800455e:	2208      	movs	r2, #8
 8004560:	611a      	str	r2, [r3, #16]

      /* Receive FIFO 1 full Callback */
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004566:	6878      	ldr	r0, [r7, #4]
 8004568:	4798      	blx	r3
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 800456a:	6a3b      	ldr	r3, [r7, #32]
 800456c:	f003 0310 	and.w	r3, r3, #16
 8004570:	2b00      	cmp	r3, #0
 8004572:	d00a      	beq.n	800458a <HAL_CAN_IRQHandler+0x21e>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	681b      	ldr	r3, [r3, #0]
 8004578:	691b      	ldr	r3, [r3, #16]
 800457a:	f003 0303 	and.w	r3, r3, #3
 800457e:	2b00      	cmp	r3, #0
 8004580:	d003      	beq.n	800458a <HAL_CAN_IRQHandler+0x21e>
    {
      /* Receive FIFO 1 message pending Callback */
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004586:	6878      	ldr	r0, [r7, #4]
 8004588:	4798      	blx	r3
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 800458a:	6a3b      	ldr	r3, [r7, #32]
 800458c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004590:	2b00      	cmp	r3, #0
 8004592:	d00c      	beq.n	80045ae <HAL_CAN_IRQHandler+0x242>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 8004594:	69fb      	ldr	r3, [r7, #28]
 8004596:	f003 0310 	and.w	r3, r3, #16
 800459a:	2b00      	cmp	r3, #0
 800459c:	d007      	beq.n	80045ae <HAL_CAN_IRQHandler+0x242>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	681b      	ldr	r3, [r3, #0]
 80045a2:	2210      	movs	r2, #16
 80045a4:	605a      	str	r2, [r3, #4]

      /* Sleep Callback */
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80045aa:	6878      	ldr	r0, [r7, #4]
 80045ac:	4798      	blx	r3
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 80045ae:	6a3b      	ldr	r3, [r7, #32]
 80045b0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80045b4:	2b00      	cmp	r3, #0
 80045b6:	d00c      	beq.n	80045d2 <HAL_CAN_IRQHandler+0x266>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 80045b8:	69fb      	ldr	r3, [r7, #28]
 80045ba:	f003 0308 	and.w	r3, r3, #8
 80045be:	2b00      	cmp	r3, #0
 80045c0:	d007      	beq.n	80045d2 <HAL_CAN_IRQHandler+0x266>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	681b      	ldr	r3, [r3, #0]
 80045c6:	2208      	movs	r2, #8
 80045c8:	605a      	str	r2, [r3, #4]

      /* WakeUp Callback */
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80045ce:	6878      	ldr	r0, [r7, #4]
 80045d0:	4798      	blx	r3
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 80045d2:	6a3b      	ldr	r3, [r7, #32]
 80045d4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80045d8:	2b00      	cmp	r3, #0
 80045da:	d07b      	beq.n	80046d4 <HAL_CAN_IRQHandler+0x368>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 80045dc:	69fb      	ldr	r3, [r7, #28]
 80045de:	f003 0304 	and.w	r3, r3, #4
 80045e2:	2b00      	cmp	r3, #0
 80045e4:	d072      	beq.n	80046cc <HAL_CAN_IRQHandler+0x360>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 80045e6:	6a3b      	ldr	r3, [r7, #32]
 80045e8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80045ec:	2b00      	cmp	r3, #0
 80045ee:	d008      	beq.n	8004602 <HAL_CAN_IRQHandler+0x296>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 80045f0:	68fb      	ldr	r3, [r7, #12]
 80045f2:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 80045f6:	2b00      	cmp	r3, #0
 80045f8:	d003      	beq.n	8004602 <HAL_CAN_IRQHandler+0x296>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 80045fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80045fc:	f043 0301 	orr.w	r3, r3, #1
 8004600:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8004602:	6a3b      	ldr	r3, [r7, #32]
 8004604:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004608:	2b00      	cmp	r3, #0
 800460a:	d008      	beq.n	800461e <HAL_CAN_IRQHandler+0x2b2>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 800460c:	68fb      	ldr	r3, [r7, #12]
 800460e:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8004612:	2b00      	cmp	r3, #0
 8004614:	d003      	beq.n	800461e <HAL_CAN_IRQHandler+0x2b2>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 8004616:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004618:	f043 0302 	orr.w	r3, r3, #2
 800461c:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 800461e:	6a3b      	ldr	r3, [r7, #32]
 8004620:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004624:	2b00      	cmp	r3, #0
 8004626:	d008      	beq.n	800463a <HAL_CAN_IRQHandler+0x2ce>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 8004628:	68fb      	ldr	r3, [r7, #12]
 800462a:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 800462e:	2b00      	cmp	r3, #0
 8004630:	d003      	beq.n	800463a <HAL_CAN_IRQHandler+0x2ce>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 8004632:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004634:	f043 0304 	orr.w	r3, r3, #4
 8004638:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 800463a:	6a3b      	ldr	r3, [r7, #32]
 800463c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004640:	2b00      	cmp	r3, #0
 8004642:	d043      	beq.n	80046cc <HAL_CAN_IRQHandler+0x360>
          ((esrflags & CAN_ESR_LEC) != 0U))
 8004644:	68fb      	ldr	r3, [r7, #12]
 8004646:	f003 0370 	and.w	r3, r3, #112	; 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 800464a:	2b00      	cmp	r3, #0
 800464c:	d03e      	beq.n	80046cc <HAL_CAN_IRQHandler+0x360>
      {
        switch (esrflags & CAN_ESR_LEC)
 800464e:	68fb      	ldr	r3, [r7, #12]
 8004650:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8004654:	2b60      	cmp	r3, #96	; 0x60
 8004656:	d02b      	beq.n	80046b0 <HAL_CAN_IRQHandler+0x344>
 8004658:	2b60      	cmp	r3, #96	; 0x60
 800465a:	d82e      	bhi.n	80046ba <HAL_CAN_IRQHandler+0x34e>
 800465c:	2b50      	cmp	r3, #80	; 0x50
 800465e:	d022      	beq.n	80046a6 <HAL_CAN_IRQHandler+0x33a>
 8004660:	2b50      	cmp	r3, #80	; 0x50
 8004662:	d82a      	bhi.n	80046ba <HAL_CAN_IRQHandler+0x34e>
 8004664:	2b40      	cmp	r3, #64	; 0x40
 8004666:	d019      	beq.n	800469c <HAL_CAN_IRQHandler+0x330>
 8004668:	2b40      	cmp	r3, #64	; 0x40
 800466a:	d826      	bhi.n	80046ba <HAL_CAN_IRQHandler+0x34e>
 800466c:	2b30      	cmp	r3, #48	; 0x30
 800466e:	d010      	beq.n	8004692 <HAL_CAN_IRQHandler+0x326>
 8004670:	2b30      	cmp	r3, #48	; 0x30
 8004672:	d822      	bhi.n	80046ba <HAL_CAN_IRQHandler+0x34e>
 8004674:	2b10      	cmp	r3, #16
 8004676:	d002      	beq.n	800467e <HAL_CAN_IRQHandler+0x312>
 8004678:	2b20      	cmp	r3, #32
 800467a:	d005      	beq.n	8004688 <HAL_CAN_IRQHandler+0x31c>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 800467c:	e01d      	b.n	80046ba <HAL_CAN_IRQHandler+0x34e>
            errorcode |= HAL_CAN_ERROR_STF;
 800467e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004680:	f043 0308 	orr.w	r3, r3, #8
 8004684:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8004686:	e019      	b.n	80046bc <HAL_CAN_IRQHandler+0x350>
            errorcode |= HAL_CAN_ERROR_FOR;
 8004688:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800468a:	f043 0310 	orr.w	r3, r3, #16
 800468e:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8004690:	e014      	b.n	80046bc <HAL_CAN_IRQHandler+0x350>
            errorcode |= HAL_CAN_ERROR_ACK;
 8004692:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004694:	f043 0320 	orr.w	r3, r3, #32
 8004698:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 800469a:	e00f      	b.n	80046bc <HAL_CAN_IRQHandler+0x350>
            errorcode |= HAL_CAN_ERROR_BR;
 800469c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800469e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80046a2:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80046a4:	e00a      	b.n	80046bc <HAL_CAN_IRQHandler+0x350>
            errorcode |= HAL_CAN_ERROR_BD;
 80046a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80046a8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80046ac:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80046ae:	e005      	b.n	80046bc <HAL_CAN_IRQHandler+0x350>
            errorcode |= HAL_CAN_ERROR_CRC;
 80046b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80046b2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80046b6:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80046b8:	e000      	b.n	80046bc <HAL_CAN_IRQHandler+0x350>
            break;
 80046ba:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	681b      	ldr	r3, [r3, #0]
 80046c0:	699a      	ldr	r2, [r3, #24]
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	681b      	ldr	r3, [r3, #0]
 80046c6:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 80046ca:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	681b      	ldr	r3, [r3, #0]
 80046d0:	2204      	movs	r2, #4
 80046d2:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 80046d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80046d6:	2b00      	cmp	r3, #0
 80046d8:	d009      	beq.n	80046ee <HAL_CAN_IRQHandler+0x382>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80046de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80046e0:	431a      	orrs	r2, r3
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	625a      	str	r2, [r3, #36]	; 0x24

    /* Call Error callback function */
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80046ea:	6878      	ldr	r0, [r7, #4]
 80046ec:	4798      	blx	r3
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 80046ee:	bf00      	nop
 80046f0:	3728      	adds	r7, #40	; 0x28
 80046f2:	46bd      	mov	sp, r7
 80046f4:	bd80      	pop	{r7, pc}

080046f6 <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 80046f6:	b480      	push	{r7}
 80046f8:	b083      	sub	sp, #12
 80046fa:	af00      	add	r7, sp, #0
 80046fc:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 80046fe:	bf00      	nop
 8004700:	370c      	adds	r7, #12
 8004702:	46bd      	mov	sp, r7
 8004704:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004708:	4770      	bx	lr

0800470a <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 800470a:	b480      	push	{r7}
 800470c:	b083      	sub	sp, #12
 800470e:	af00      	add	r7, sp, #0
 8004710:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 8004712:	bf00      	nop
 8004714:	370c      	adds	r7, #12
 8004716:	46bd      	mov	sp, r7
 8004718:	f85d 7b04 	ldr.w	r7, [sp], #4
 800471c:	4770      	bx	lr

0800471e <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 800471e:	b480      	push	{r7}
 8004720:	b083      	sub	sp, #12
 8004722:	af00      	add	r7, sp, #0
 8004724:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 8004726:	bf00      	nop
 8004728:	370c      	adds	r7, #12
 800472a:	46bd      	mov	sp, r7
 800472c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004730:	4770      	bx	lr

08004732 <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 8004732:	b480      	push	{r7}
 8004734:	b083      	sub	sp, #12
 8004736:	af00      	add	r7, sp, #0
 8004738:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 800473a:	bf00      	nop
 800473c:	370c      	adds	r7, #12
 800473e:	46bd      	mov	sp, r7
 8004740:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004744:	4770      	bx	lr

08004746 <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 8004746:	b480      	push	{r7}
 8004748:	b083      	sub	sp, #12
 800474a:	af00      	add	r7, sp, #0
 800474c:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 800474e:	bf00      	nop
 8004750:	370c      	adds	r7, #12
 8004752:	46bd      	mov	sp, r7
 8004754:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004758:	4770      	bx	lr

0800475a <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 800475a:	b480      	push	{r7}
 800475c:	b083      	sub	sp, #12
 800475e:	af00      	add	r7, sp, #0
 8004760:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 8004762:	bf00      	nop
 8004764:	370c      	adds	r7, #12
 8004766:	46bd      	mov	sp, r7
 8004768:	f85d 7b04 	ldr.w	r7, [sp], #4
 800476c:	4770      	bx	lr

0800476e <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 800476e:	b480      	push	{r7}
 8004770:	b083      	sub	sp, #12
 8004772:	af00      	add	r7, sp, #0
 8004774:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 8004776:	bf00      	nop
 8004778:	370c      	adds	r7, #12
 800477a:	46bd      	mov	sp, r7
 800477c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004780:	4770      	bx	lr

08004782 <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8004782:	b480      	push	{r7}
 8004784:	b083      	sub	sp, #12
 8004786:	af00      	add	r7, sp, #0
 8004788:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 800478a:	bf00      	nop
 800478c:	370c      	adds	r7, #12
 800478e:	46bd      	mov	sp, r7
 8004790:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004794:	4770      	bx	lr

08004796 <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 8004796:	b480      	push	{r7}
 8004798:	b083      	sub	sp, #12
 800479a:	af00      	add	r7, sp, #0
 800479c:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 800479e:	bf00      	nop
 80047a0:	370c      	adds	r7, #12
 80047a2:	46bd      	mov	sp, r7
 80047a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047a8:	4770      	bx	lr

080047aa <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 80047aa:	b480      	push	{r7}
 80047ac:	b083      	sub	sp, #12
 80047ae:	af00      	add	r7, sp, #0
 80047b0:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 80047b2:	bf00      	nop
 80047b4:	370c      	adds	r7, #12
 80047b6:	46bd      	mov	sp, r7
 80047b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047bc:	4770      	bx	lr

080047be <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 80047be:	b480      	push	{r7}
 80047c0:	b083      	sub	sp, #12
 80047c2:	af00      	add	r7, sp, #0
 80047c4:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 80047c6:	bf00      	nop
 80047c8:	370c      	adds	r7, #12
 80047ca:	46bd      	mov	sp, r7
 80047cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047d0:	4770      	bx	lr

080047d2 <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 80047d2:	b480      	push	{r7}
 80047d4:	b083      	sub	sp, #12
 80047d6:	af00      	add	r7, sp, #0
 80047d8:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 80047da:	bf00      	nop
 80047dc:	370c      	adds	r7, #12
 80047de:	46bd      	mov	sp, r7
 80047e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047e4:	4770      	bx	lr
	...

080047e8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80047e8:	b480      	push	{r7}
 80047ea:	b085      	sub	sp, #20
 80047ec:	af00      	add	r7, sp, #0
 80047ee:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	f003 0307 	and.w	r3, r3, #7
 80047f6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80047f8:	4b0c      	ldr	r3, [pc, #48]	; (800482c <__NVIC_SetPriorityGrouping+0x44>)
 80047fa:	68db      	ldr	r3, [r3, #12]
 80047fc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80047fe:	68ba      	ldr	r2, [r7, #8]
 8004800:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8004804:	4013      	ands	r3, r2
 8004806:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004808:	68fb      	ldr	r3, [r7, #12]
 800480a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800480c:	68bb      	ldr	r3, [r7, #8]
 800480e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004810:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8004814:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004818:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800481a:	4a04      	ldr	r2, [pc, #16]	; (800482c <__NVIC_SetPriorityGrouping+0x44>)
 800481c:	68bb      	ldr	r3, [r7, #8]
 800481e:	60d3      	str	r3, [r2, #12]
}
 8004820:	bf00      	nop
 8004822:	3714      	adds	r7, #20
 8004824:	46bd      	mov	sp, r7
 8004826:	f85d 7b04 	ldr.w	r7, [sp], #4
 800482a:	4770      	bx	lr
 800482c:	e000ed00 	.word	0xe000ed00

08004830 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8004830:	b480      	push	{r7}
 8004832:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004834:	4b04      	ldr	r3, [pc, #16]	; (8004848 <__NVIC_GetPriorityGrouping+0x18>)
 8004836:	68db      	ldr	r3, [r3, #12]
 8004838:	0a1b      	lsrs	r3, r3, #8
 800483a:	f003 0307 	and.w	r3, r3, #7
}
 800483e:	4618      	mov	r0, r3
 8004840:	46bd      	mov	sp, r7
 8004842:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004846:	4770      	bx	lr
 8004848:	e000ed00 	.word	0xe000ed00

0800484c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800484c:	b480      	push	{r7}
 800484e:	b083      	sub	sp, #12
 8004850:	af00      	add	r7, sp, #0
 8004852:	4603      	mov	r3, r0
 8004854:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004856:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800485a:	2b00      	cmp	r3, #0
 800485c:	db0b      	blt.n	8004876 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800485e:	79fb      	ldrb	r3, [r7, #7]
 8004860:	f003 021f 	and.w	r2, r3, #31
 8004864:	4907      	ldr	r1, [pc, #28]	; (8004884 <__NVIC_EnableIRQ+0x38>)
 8004866:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800486a:	095b      	lsrs	r3, r3, #5
 800486c:	2001      	movs	r0, #1
 800486e:	fa00 f202 	lsl.w	r2, r0, r2
 8004872:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8004876:	bf00      	nop
 8004878:	370c      	adds	r7, #12
 800487a:	46bd      	mov	sp, r7
 800487c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004880:	4770      	bx	lr
 8004882:	bf00      	nop
 8004884:	e000e100 	.word	0xe000e100

08004888 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004888:	b480      	push	{r7}
 800488a:	b083      	sub	sp, #12
 800488c:	af00      	add	r7, sp, #0
 800488e:	4603      	mov	r3, r0
 8004890:	6039      	str	r1, [r7, #0]
 8004892:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004894:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004898:	2b00      	cmp	r3, #0
 800489a:	db0a      	blt.n	80048b2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800489c:	683b      	ldr	r3, [r7, #0]
 800489e:	b2da      	uxtb	r2, r3
 80048a0:	490c      	ldr	r1, [pc, #48]	; (80048d4 <__NVIC_SetPriority+0x4c>)
 80048a2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80048a6:	0112      	lsls	r2, r2, #4
 80048a8:	b2d2      	uxtb	r2, r2
 80048aa:	440b      	add	r3, r1
 80048ac:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80048b0:	e00a      	b.n	80048c8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80048b2:	683b      	ldr	r3, [r7, #0]
 80048b4:	b2da      	uxtb	r2, r3
 80048b6:	4908      	ldr	r1, [pc, #32]	; (80048d8 <__NVIC_SetPriority+0x50>)
 80048b8:	79fb      	ldrb	r3, [r7, #7]
 80048ba:	f003 030f 	and.w	r3, r3, #15
 80048be:	3b04      	subs	r3, #4
 80048c0:	0112      	lsls	r2, r2, #4
 80048c2:	b2d2      	uxtb	r2, r2
 80048c4:	440b      	add	r3, r1
 80048c6:	761a      	strb	r2, [r3, #24]
}
 80048c8:	bf00      	nop
 80048ca:	370c      	adds	r7, #12
 80048cc:	46bd      	mov	sp, r7
 80048ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048d2:	4770      	bx	lr
 80048d4:	e000e100 	.word	0xe000e100
 80048d8:	e000ed00 	.word	0xe000ed00

080048dc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80048dc:	b480      	push	{r7}
 80048de:	b089      	sub	sp, #36	; 0x24
 80048e0:	af00      	add	r7, sp, #0
 80048e2:	60f8      	str	r0, [r7, #12]
 80048e4:	60b9      	str	r1, [r7, #8]
 80048e6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80048e8:	68fb      	ldr	r3, [r7, #12]
 80048ea:	f003 0307 	and.w	r3, r3, #7
 80048ee:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80048f0:	69fb      	ldr	r3, [r7, #28]
 80048f2:	f1c3 0307 	rsb	r3, r3, #7
 80048f6:	2b04      	cmp	r3, #4
 80048f8:	bf28      	it	cs
 80048fa:	2304      	movcs	r3, #4
 80048fc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80048fe:	69fb      	ldr	r3, [r7, #28]
 8004900:	3304      	adds	r3, #4
 8004902:	2b06      	cmp	r3, #6
 8004904:	d902      	bls.n	800490c <NVIC_EncodePriority+0x30>
 8004906:	69fb      	ldr	r3, [r7, #28]
 8004908:	3b03      	subs	r3, #3
 800490a:	e000      	b.n	800490e <NVIC_EncodePriority+0x32>
 800490c:	2300      	movs	r3, #0
 800490e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004910:	f04f 32ff 	mov.w	r2, #4294967295
 8004914:	69bb      	ldr	r3, [r7, #24]
 8004916:	fa02 f303 	lsl.w	r3, r2, r3
 800491a:	43da      	mvns	r2, r3
 800491c:	68bb      	ldr	r3, [r7, #8]
 800491e:	401a      	ands	r2, r3
 8004920:	697b      	ldr	r3, [r7, #20]
 8004922:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004924:	f04f 31ff 	mov.w	r1, #4294967295
 8004928:	697b      	ldr	r3, [r7, #20]
 800492a:	fa01 f303 	lsl.w	r3, r1, r3
 800492e:	43d9      	mvns	r1, r3
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004934:	4313      	orrs	r3, r2
         );
}
 8004936:	4618      	mov	r0, r3
 8004938:	3724      	adds	r7, #36	; 0x24
 800493a:	46bd      	mov	sp, r7
 800493c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004940:	4770      	bx	lr
	...

08004944 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004944:	b580      	push	{r7, lr}
 8004946:	b082      	sub	sp, #8
 8004948:	af00      	add	r7, sp, #0
 800494a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	2b07      	cmp	r3, #7
 8004950:	d00f      	beq.n	8004972 <HAL_NVIC_SetPriorityGrouping+0x2e>
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	2b06      	cmp	r3, #6
 8004956:	d00c      	beq.n	8004972 <HAL_NVIC_SetPriorityGrouping+0x2e>
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	2b05      	cmp	r3, #5
 800495c:	d009      	beq.n	8004972 <HAL_NVIC_SetPriorityGrouping+0x2e>
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	2b04      	cmp	r3, #4
 8004962:	d006      	beq.n	8004972 <HAL_NVIC_SetPriorityGrouping+0x2e>
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	2b03      	cmp	r3, #3
 8004968:	d003      	beq.n	8004972 <HAL_NVIC_SetPriorityGrouping+0x2e>
 800496a:	2190      	movs	r1, #144	; 0x90
 800496c:	4804      	ldr	r0, [pc, #16]	; (8004980 <HAL_NVIC_SetPriorityGrouping+0x3c>)
 800496e:	f7fd ff80 	bl	8002872 <assert_failed>
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004972:	6878      	ldr	r0, [r7, #4]
 8004974:	f7ff ff38 	bl	80047e8 <__NVIC_SetPriorityGrouping>
}
 8004978:	bf00      	nop
 800497a:	3708      	adds	r7, #8
 800497c:	46bd      	mov	sp, r7
 800497e:	bd80      	pop	{r7, pc}
 8004980:	0800bd94 	.word	0x0800bd94

08004984 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8004984:	b580      	push	{r7, lr}
 8004986:	b086      	sub	sp, #24
 8004988:	af00      	add	r7, sp, #0
 800498a:	4603      	mov	r3, r0
 800498c:	60b9      	str	r1, [r7, #8]
 800498e:	607a      	str	r2, [r7, #4]
 8004990:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8004992:	2300      	movs	r3, #0
 8004994:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	2b0f      	cmp	r3, #15
 800499a:	d903      	bls.n	80049a4 <HAL_NVIC_SetPriority+0x20>
 800499c:	21a8      	movs	r1, #168	; 0xa8
 800499e:	480e      	ldr	r0, [pc, #56]	; (80049d8 <HAL_NVIC_SetPriority+0x54>)
 80049a0:	f7fd ff67 	bl	8002872 <assert_failed>
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
 80049a4:	68bb      	ldr	r3, [r7, #8]
 80049a6:	2b0f      	cmp	r3, #15
 80049a8:	d903      	bls.n	80049b2 <HAL_NVIC_SetPriority+0x2e>
 80049aa:	21a9      	movs	r1, #169	; 0xa9
 80049ac:	480a      	ldr	r0, [pc, #40]	; (80049d8 <HAL_NVIC_SetPriority+0x54>)
 80049ae:	f7fd ff60 	bl	8002872 <assert_failed>
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80049b2:	f7ff ff3d 	bl	8004830 <__NVIC_GetPriorityGrouping>
 80049b6:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80049b8:	687a      	ldr	r2, [r7, #4]
 80049ba:	68b9      	ldr	r1, [r7, #8]
 80049bc:	6978      	ldr	r0, [r7, #20]
 80049be:	f7ff ff8d 	bl	80048dc <NVIC_EncodePriority>
 80049c2:	4602      	mov	r2, r0
 80049c4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80049c8:	4611      	mov	r1, r2
 80049ca:	4618      	mov	r0, r3
 80049cc:	f7ff ff5c 	bl	8004888 <__NVIC_SetPriority>
}
 80049d0:	bf00      	nop
 80049d2:	3718      	adds	r7, #24
 80049d4:	46bd      	mov	sp, r7
 80049d6:	bd80      	pop	{r7, pc}
 80049d8:	0800bd94 	.word	0x0800bd94

080049dc <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80049dc:	b580      	push	{r7, lr}
 80049de:	b082      	sub	sp, #8
 80049e0:	af00      	add	r7, sp, #0
 80049e2:	4603      	mov	r3, r0
 80049e4:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
 80049e6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80049ea:	2b00      	cmp	r3, #0
 80049ec:	da03      	bge.n	80049f6 <HAL_NVIC_EnableIRQ+0x1a>
 80049ee:	21bc      	movs	r1, #188	; 0xbc
 80049f0:	4805      	ldr	r0, [pc, #20]	; (8004a08 <HAL_NVIC_EnableIRQ+0x2c>)
 80049f2:	f7fd ff3e 	bl	8002872 <assert_failed>
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80049f6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80049fa:	4618      	mov	r0, r3
 80049fc:	f7ff ff26 	bl	800484c <__NVIC_EnableIRQ>
}
 8004a00:	bf00      	nop
 8004a02:	3708      	adds	r7, #8
 8004a04:	46bd      	mov	sp, r7
 8004a06:	bd80      	pop	{r7, pc}
 8004a08:	0800bd94 	.word	0x0800bd94

08004a0c <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8004a0c:	b580      	push	{r7, lr}
 8004a0e:	b086      	sub	sp, #24
 8004a10:	af00      	add	r7, sp, #0
 8004a12:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8004a14:	2300      	movs	r3, #0
 8004a16:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8004a18:	f7fe fa4e 	bl	8002eb8 <HAL_GetTick>
 8004a1c:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	2b00      	cmp	r3, #0
 8004a22:	d101      	bne.n	8004a28 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8004a24:	2301      	movs	r3, #1
 8004a26:	e203      	b.n	8004e30 <HAL_DMA_Init+0x424>
  }

  /* Check the parameters */
  assert_param(IS_DMA_STREAM_ALL_INSTANCE(hdma->Instance));
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	681b      	ldr	r3, [r3, #0]
 8004a2c:	4a8b      	ldr	r2, [pc, #556]	; (8004c5c <HAL_DMA_Init+0x250>)
 8004a2e:	4293      	cmp	r3, r2
 8004a30:	d04e      	beq.n	8004ad0 <HAL_DMA_Init+0xc4>
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	681b      	ldr	r3, [r3, #0]
 8004a36:	4a8a      	ldr	r2, [pc, #552]	; (8004c60 <HAL_DMA_Init+0x254>)
 8004a38:	4293      	cmp	r3, r2
 8004a3a:	d049      	beq.n	8004ad0 <HAL_DMA_Init+0xc4>
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	681b      	ldr	r3, [r3, #0]
 8004a40:	4a88      	ldr	r2, [pc, #544]	; (8004c64 <HAL_DMA_Init+0x258>)
 8004a42:	4293      	cmp	r3, r2
 8004a44:	d044      	beq.n	8004ad0 <HAL_DMA_Init+0xc4>
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	681b      	ldr	r3, [r3, #0]
 8004a4a:	4a87      	ldr	r2, [pc, #540]	; (8004c68 <HAL_DMA_Init+0x25c>)
 8004a4c:	4293      	cmp	r3, r2
 8004a4e:	d03f      	beq.n	8004ad0 <HAL_DMA_Init+0xc4>
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	681b      	ldr	r3, [r3, #0]
 8004a54:	4a85      	ldr	r2, [pc, #532]	; (8004c6c <HAL_DMA_Init+0x260>)
 8004a56:	4293      	cmp	r3, r2
 8004a58:	d03a      	beq.n	8004ad0 <HAL_DMA_Init+0xc4>
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	681b      	ldr	r3, [r3, #0]
 8004a5e:	4a84      	ldr	r2, [pc, #528]	; (8004c70 <HAL_DMA_Init+0x264>)
 8004a60:	4293      	cmp	r3, r2
 8004a62:	d035      	beq.n	8004ad0 <HAL_DMA_Init+0xc4>
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	681b      	ldr	r3, [r3, #0]
 8004a68:	4a82      	ldr	r2, [pc, #520]	; (8004c74 <HAL_DMA_Init+0x268>)
 8004a6a:	4293      	cmp	r3, r2
 8004a6c:	d030      	beq.n	8004ad0 <HAL_DMA_Init+0xc4>
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	681b      	ldr	r3, [r3, #0]
 8004a72:	4a81      	ldr	r2, [pc, #516]	; (8004c78 <HAL_DMA_Init+0x26c>)
 8004a74:	4293      	cmp	r3, r2
 8004a76:	d02b      	beq.n	8004ad0 <HAL_DMA_Init+0xc4>
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	681b      	ldr	r3, [r3, #0]
 8004a7c:	4a7f      	ldr	r2, [pc, #508]	; (8004c7c <HAL_DMA_Init+0x270>)
 8004a7e:	4293      	cmp	r3, r2
 8004a80:	d026      	beq.n	8004ad0 <HAL_DMA_Init+0xc4>
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	681b      	ldr	r3, [r3, #0]
 8004a86:	4a7e      	ldr	r2, [pc, #504]	; (8004c80 <HAL_DMA_Init+0x274>)
 8004a88:	4293      	cmp	r3, r2
 8004a8a:	d021      	beq.n	8004ad0 <HAL_DMA_Init+0xc4>
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	681b      	ldr	r3, [r3, #0]
 8004a90:	4a7c      	ldr	r2, [pc, #496]	; (8004c84 <HAL_DMA_Init+0x278>)
 8004a92:	4293      	cmp	r3, r2
 8004a94:	d01c      	beq.n	8004ad0 <HAL_DMA_Init+0xc4>
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	681b      	ldr	r3, [r3, #0]
 8004a9a:	4a7b      	ldr	r2, [pc, #492]	; (8004c88 <HAL_DMA_Init+0x27c>)
 8004a9c:	4293      	cmp	r3, r2
 8004a9e:	d017      	beq.n	8004ad0 <HAL_DMA_Init+0xc4>
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	681b      	ldr	r3, [r3, #0]
 8004aa4:	4a79      	ldr	r2, [pc, #484]	; (8004c8c <HAL_DMA_Init+0x280>)
 8004aa6:	4293      	cmp	r3, r2
 8004aa8:	d012      	beq.n	8004ad0 <HAL_DMA_Init+0xc4>
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	681b      	ldr	r3, [r3, #0]
 8004aae:	4a78      	ldr	r2, [pc, #480]	; (8004c90 <HAL_DMA_Init+0x284>)
 8004ab0:	4293      	cmp	r3, r2
 8004ab2:	d00d      	beq.n	8004ad0 <HAL_DMA_Init+0xc4>
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	681b      	ldr	r3, [r3, #0]
 8004ab8:	4a76      	ldr	r2, [pc, #472]	; (8004c94 <HAL_DMA_Init+0x288>)
 8004aba:	4293      	cmp	r3, r2
 8004abc:	d008      	beq.n	8004ad0 <HAL_DMA_Init+0xc4>
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	681b      	ldr	r3, [r3, #0]
 8004ac2:	4a75      	ldr	r2, [pc, #468]	; (8004c98 <HAL_DMA_Init+0x28c>)
 8004ac4:	4293      	cmp	r3, r2
 8004ac6:	d003      	beq.n	8004ad0 <HAL_DMA_Init+0xc4>
 8004ac8:	21b7      	movs	r1, #183	; 0xb7
 8004aca:	4874      	ldr	r0, [pc, #464]	; (8004c9c <HAL_DMA_Init+0x290>)
 8004acc:	f7fd fed1 	bl	8002872 <assert_failed>
  assert_param(IS_DMA_CHANNEL(hdma->Init.Channel));
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	685b      	ldr	r3, [r3, #4]
 8004ad4:	2b00      	cmp	r3, #0
 8004ad6:	d026      	beq.n	8004b26 <HAL_DMA_Init+0x11a>
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	685b      	ldr	r3, [r3, #4]
 8004adc:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8004ae0:	d021      	beq.n	8004b26 <HAL_DMA_Init+0x11a>
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	685b      	ldr	r3, [r3, #4]
 8004ae6:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8004aea:	d01c      	beq.n	8004b26 <HAL_DMA_Init+0x11a>
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	685b      	ldr	r3, [r3, #4]
 8004af0:	f1b3 6fc0 	cmp.w	r3, #100663296	; 0x6000000
 8004af4:	d017      	beq.n	8004b26 <HAL_DMA_Init+0x11a>
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	685b      	ldr	r3, [r3, #4]
 8004afa:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004afe:	d012      	beq.n	8004b26 <HAL_DMA_Init+0x11a>
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	685b      	ldr	r3, [r3, #4]
 8004b04:	f1b3 6f20 	cmp.w	r3, #167772160	; 0xa000000
 8004b08:	d00d      	beq.n	8004b26 <HAL_DMA_Init+0x11a>
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	685b      	ldr	r3, [r3, #4]
 8004b0e:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 8004b12:	d008      	beq.n	8004b26 <HAL_DMA_Init+0x11a>
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	685b      	ldr	r3, [r3, #4]
 8004b18:	f1b3 6f60 	cmp.w	r3, #234881024	; 0xe000000
 8004b1c:	d003      	beq.n	8004b26 <HAL_DMA_Init+0x11a>
 8004b1e:	21b8      	movs	r1, #184	; 0xb8
 8004b20:	485e      	ldr	r0, [pc, #376]	; (8004c9c <HAL_DMA_Init+0x290>)
 8004b22:	f7fd fea6 	bl	8002872 <assert_failed>
  assert_param(IS_DMA_DIRECTION(hdma->Init.Direction));
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	689b      	ldr	r3, [r3, #8]
 8004b2a:	2b00      	cmp	r3, #0
 8004b2c:	d00b      	beq.n	8004b46 <HAL_DMA_Init+0x13a>
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	689b      	ldr	r3, [r3, #8]
 8004b32:	2b40      	cmp	r3, #64	; 0x40
 8004b34:	d007      	beq.n	8004b46 <HAL_DMA_Init+0x13a>
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	689b      	ldr	r3, [r3, #8]
 8004b3a:	2b80      	cmp	r3, #128	; 0x80
 8004b3c:	d003      	beq.n	8004b46 <HAL_DMA_Init+0x13a>
 8004b3e:	21b9      	movs	r1, #185	; 0xb9
 8004b40:	4856      	ldr	r0, [pc, #344]	; (8004c9c <HAL_DMA_Init+0x290>)
 8004b42:	f7fd fe96 	bl	8002872 <assert_failed>
  assert_param(IS_DMA_PERIPHERAL_INC_STATE(hdma->Init.PeriphInc));
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	68db      	ldr	r3, [r3, #12]
 8004b4a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004b4e:	d007      	beq.n	8004b60 <HAL_DMA_Init+0x154>
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	68db      	ldr	r3, [r3, #12]
 8004b54:	2b00      	cmp	r3, #0
 8004b56:	d003      	beq.n	8004b60 <HAL_DMA_Init+0x154>
 8004b58:	21ba      	movs	r1, #186	; 0xba
 8004b5a:	4850      	ldr	r0, [pc, #320]	; (8004c9c <HAL_DMA_Init+0x290>)
 8004b5c:	f7fd fe89 	bl	8002872 <assert_failed>
  assert_param(IS_DMA_MEMORY_INC_STATE(hdma->Init.MemInc));
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	691b      	ldr	r3, [r3, #16]
 8004b64:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004b68:	d007      	beq.n	8004b7a <HAL_DMA_Init+0x16e>
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	691b      	ldr	r3, [r3, #16]
 8004b6e:	2b00      	cmp	r3, #0
 8004b70:	d003      	beq.n	8004b7a <HAL_DMA_Init+0x16e>
 8004b72:	21bb      	movs	r1, #187	; 0xbb
 8004b74:	4849      	ldr	r0, [pc, #292]	; (8004c9c <HAL_DMA_Init+0x290>)
 8004b76:	f7fd fe7c 	bl	8002872 <assert_failed>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	695b      	ldr	r3, [r3, #20]
 8004b7e:	2b00      	cmp	r3, #0
 8004b80:	d00d      	beq.n	8004b9e <HAL_DMA_Init+0x192>
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	695b      	ldr	r3, [r3, #20]
 8004b86:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004b8a:	d008      	beq.n	8004b9e <HAL_DMA_Init+0x192>
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	695b      	ldr	r3, [r3, #20]
 8004b90:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004b94:	d003      	beq.n	8004b9e <HAL_DMA_Init+0x192>
 8004b96:	21bc      	movs	r1, #188	; 0xbc
 8004b98:	4840      	ldr	r0, [pc, #256]	; (8004c9c <HAL_DMA_Init+0x290>)
 8004b9a:	f7fd fe6a 	bl	8002872 <assert_failed>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	699b      	ldr	r3, [r3, #24]
 8004ba2:	2b00      	cmp	r3, #0
 8004ba4:	d00d      	beq.n	8004bc2 <HAL_DMA_Init+0x1b6>
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	699b      	ldr	r3, [r3, #24]
 8004baa:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004bae:	d008      	beq.n	8004bc2 <HAL_DMA_Init+0x1b6>
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	699b      	ldr	r3, [r3, #24]
 8004bb4:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004bb8:	d003      	beq.n	8004bc2 <HAL_DMA_Init+0x1b6>
 8004bba:	21bd      	movs	r1, #189	; 0xbd
 8004bbc:	4837      	ldr	r0, [pc, #220]	; (8004c9c <HAL_DMA_Init+0x290>)
 8004bbe:	f7fd fe58 	bl	8002872 <assert_failed>
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	69db      	ldr	r3, [r3, #28]
 8004bc6:	2b00      	cmp	r3, #0
 8004bc8:	d00c      	beq.n	8004be4 <HAL_DMA_Init+0x1d8>
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	69db      	ldr	r3, [r3, #28]
 8004bce:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004bd2:	d007      	beq.n	8004be4 <HAL_DMA_Init+0x1d8>
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	69db      	ldr	r3, [r3, #28]
 8004bd8:	2b20      	cmp	r3, #32
 8004bda:	d003      	beq.n	8004be4 <HAL_DMA_Init+0x1d8>
 8004bdc:	21be      	movs	r1, #190	; 0xbe
 8004bde:	482f      	ldr	r0, [pc, #188]	; (8004c9c <HAL_DMA_Init+0x290>)
 8004be0:	f7fd fe47 	bl	8002872 <assert_failed>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	6a1b      	ldr	r3, [r3, #32]
 8004be8:	2b00      	cmp	r3, #0
 8004bea:	d012      	beq.n	8004c12 <HAL_DMA_Init+0x206>
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	6a1b      	ldr	r3, [r3, #32]
 8004bf0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004bf4:	d00d      	beq.n	8004c12 <HAL_DMA_Init+0x206>
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	6a1b      	ldr	r3, [r3, #32]
 8004bfa:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8004bfe:	d008      	beq.n	8004c12 <HAL_DMA_Init+0x206>
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	6a1b      	ldr	r3, [r3, #32]
 8004c04:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8004c08:	d003      	beq.n	8004c12 <HAL_DMA_Init+0x206>
 8004c0a:	21bf      	movs	r1, #191	; 0xbf
 8004c0c:	4823      	ldr	r0, [pc, #140]	; (8004c9c <HAL_DMA_Init+0x290>)
 8004c0e:	f7fd fe30 	bl	8002872 <assert_failed>
  assert_param(IS_DMA_FIFO_MODE_STATE(hdma->Init.FIFOMode));
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c16:	2b00      	cmp	r3, #0
 8004c18:	d007      	beq.n	8004c2a <HAL_DMA_Init+0x21e>
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c1e:	2b04      	cmp	r3, #4
 8004c20:	d003      	beq.n	8004c2a <HAL_DMA_Init+0x21e>
 8004c22:	21c0      	movs	r1, #192	; 0xc0
 8004c24:	481d      	ldr	r0, [pc, #116]	; (8004c9c <HAL_DMA_Init+0x290>)
 8004c26:	f7fd fe24 	bl	8002872 <assert_failed>
  /* Check the memory burst, peripheral burst and FIFO threshold parameters only
     when FIFO mode is enabled */
  if(hdma->Init.FIFOMode != DMA_FIFOMODE_DISABLE)
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c2e:	2b00      	cmp	r3, #0
 8004c30:	d064      	beq.n	8004cfc <HAL_DMA_Init+0x2f0>
  {
    assert_param(IS_DMA_FIFO_THRESHOLD(hdma->Init.FIFOThreshold));
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004c36:	2b00      	cmp	r3, #0
 8004c38:	d032      	beq.n	8004ca0 <HAL_DMA_Init+0x294>
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004c3e:	2b01      	cmp	r3, #1
 8004c40:	d02e      	beq.n	8004ca0 <HAL_DMA_Init+0x294>
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004c46:	2b02      	cmp	r3, #2
 8004c48:	d02a      	beq.n	8004ca0 <HAL_DMA_Init+0x294>
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004c4e:	2b03      	cmp	r3, #3
 8004c50:	d026      	beq.n	8004ca0 <HAL_DMA_Init+0x294>
 8004c52:	21c5      	movs	r1, #197	; 0xc5
 8004c54:	4811      	ldr	r0, [pc, #68]	; (8004c9c <HAL_DMA_Init+0x290>)
 8004c56:	f7fd fe0c 	bl	8002872 <assert_failed>
 8004c5a:	e021      	b.n	8004ca0 <HAL_DMA_Init+0x294>
 8004c5c:	40026010 	.word	0x40026010
 8004c60:	40026028 	.word	0x40026028
 8004c64:	40026040 	.word	0x40026040
 8004c68:	40026058 	.word	0x40026058
 8004c6c:	40026070 	.word	0x40026070
 8004c70:	40026088 	.word	0x40026088
 8004c74:	400260a0 	.word	0x400260a0
 8004c78:	400260b8 	.word	0x400260b8
 8004c7c:	40026410 	.word	0x40026410
 8004c80:	40026428 	.word	0x40026428
 8004c84:	40026440 	.word	0x40026440
 8004c88:	40026458 	.word	0x40026458
 8004c8c:	40026470 	.word	0x40026470
 8004c90:	40026488 	.word	0x40026488
 8004c94:	400264a0 	.word	0x400264a0
 8004c98:	400264b8 	.word	0x400264b8
 8004c9c:	0800bdd0 	.word	0x0800bdd0
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004ca4:	2b00      	cmp	r3, #0
 8004ca6:	d012      	beq.n	8004cce <HAL_DMA_Init+0x2c2>
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004cac:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8004cb0:	d00d      	beq.n	8004cce <HAL_DMA_Init+0x2c2>
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004cb6:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8004cba:	d008      	beq.n	8004cce <HAL_DMA_Init+0x2c2>
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004cc0:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8004cc4:	d003      	beq.n	8004cce <HAL_DMA_Init+0x2c2>
 8004cc6:	21c6      	movs	r1, #198	; 0xc6
 8004cc8:	485b      	ldr	r0, [pc, #364]	; (8004e38 <HAL_DMA_Init+0x42c>)
 8004cca:	f7fd fdd2 	bl	8002872 <assert_failed>
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004cd2:	2b00      	cmp	r3, #0
 8004cd4:	d012      	beq.n	8004cfc <HAL_DMA_Init+0x2f0>
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004cda:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8004cde:	d00d      	beq.n	8004cfc <HAL_DMA_Init+0x2f0>
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004ce4:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004ce8:	d008      	beq.n	8004cfc <HAL_DMA_Init+0x2f0>
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004cee:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 8004cf2:	d003      	beq.n	8004cfc <HAL_DMA_Init+0x2f0>
 8004cf4:	21c7      	movs	r1, #199	; 0xc7
 8004cf6:	4850      	ldr	r0, [pc, #320]	; (8004e38 <HAL_DMA_Init+0x42c>)
 8004cf8:	f7fd fdbb 	bl	8002872 <assert_failed>
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	2202      	movs	r2, #2
 8004d00:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	2200      	movs	r2, #0
 8004d08:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	681b      	ldr	r3, [r3, #0]
 8004d10:	681a      	ldr	r2, [r3, #0]
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	681b      	ldr	r3, [r3, #0]
 8004d16:	f022 0201 	bic.w	r2, r2, #1
 8004d1a:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004d1c:	e00f      	b.n	8004d3e <HAL_DMA_Init+0x332>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8004d1e:	f7fe f8cb 	bl	8002eb8 <HAL_GetTick>
 8004d22:	4602      	mov	r2, r0
 8004d24:	693b      	ldr	r3, [r7, #16]
 8004d26:	1ad3      	subs	r3, r2, r3
 8004d28:	2b05      	cmp	r3, #5
 8004d2a:	d908      	bls.n	8004d3e <HAL_DMA_Init+0x332>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	2220      	movs	r2, #32
 8004d30:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	2203      	movs	r2, #3
 8004d36:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8004d3a:	2303      	movs	r3, #3
 8004d3c:	e078      	b.n	8004e30 <HAL_DMA_Init+0x424>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	681b      	ldr	r3, [r3, #0]
 8004d42:	681b      	ldr	r3, [r3, #0]
 8004d44:	f003 0301 	and.w	r3, r3, #1
 8004d48:	2b00      	cmp	r3, #0
 8004d4a:	d1e8      	bne.n	8004d1e <HAL_DMA_Init+0x312>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	681b      	ldr	r3, [r3, #0]
 8004d50:	681b      	ldr	r3, [r3, #0]
 8004d52:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8004d54:	697a      	ldr	r2, [r7, #20]
 8004d56:	4b39      	ldr	r3, [pc, #228]	; (8004e3c <HAL_DMA_Init+0x430>)
 8004d58:	4013      	ands	r3, r2
 8004d5a:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	685a      	ldr	r2, [r3, #4]
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	689b      	ldr	r3, [r3, #8]
 8004d64:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004d6a:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	691b      	ldr	r3, [r3, #16]
 8004d70:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004d76:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	699b      	ldr	r3, [r3, #24]
 8004d7c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004d82:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	6a1b      	ldr	r3, [r3, #32]
 8004d88:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004d8a:	697a      	ldr	r2, [r7, #20]
 8004d8c:	4313      	orrs	r3, r2
 8004d8e:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d94:	2b04      	cmp	r3, #4
 8004d96:	d107      	bne.n	8004da8 <HAL_DMA_Init+0x39c>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004da0:	4313      	orrs	r3, r2
 8004da2:	697a      	ldr	r2, [r7, #20]
 8004da4:	4313      	orrs	r3, r2
 8004da6:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	681b      	ldr	r3, [r3, #0]
 8004dac:	697a      	ldr	r2, [r7, #20]
 8004dae:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	681b      	ldr	r3, [r3, #0]
 8004db4:	695b      	ldr	r3, [r3, #20]
 8004db6:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8004db8:	697b      	ldr	r3, [r7, #20]
 8004dba:	f023 0307 	bic.w	r3, r3, #7
 8004dbe:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004dc4:	697a      	ldr	r2, [r7, #20]
 8004dc6:	4313      	orrs	r3, r2
 8004dc8:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004dce:	2b04      	cmp	r3, #4
 8004dd0:	d117      	bne.n	8004e02 <HAL_DMA_Init+0x3f6>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004dd6:	697a      	ldr	r2, [r7, #20]
 8004dd8:	4313      	orrs	r3, r2
 8004dda:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004de0:	2b00      	cmp	r3, #0
 8004de2:	d00e      	beq.n	8004e02 <HAL_DMA_Init+0x3f6>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8004de4:	6878      	ldr	r0, [r7, #4]
 8004de6:	f000 fa1b 	bl	8005220 <DMA_CheckFifoParam>
 8004dea:	4603      	mov	r3, r0
 8004dec:	2b00      	cmp	r3, #0
 8004dee:	d008      	beq.n	8004e02 <HAL_DMA_Init+0x3f6>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	2240      	movs	r2, #64	; 0x40
 8004df4:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	2201      	movs	r2, #1
 8004dfa:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8004dfe:	2301      	movs	r3, #1
 8004e00:	e016      	b.n	8004e30 <HAL_DMA_Init+0x424>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	681b      	ldr	r3, [r3, #0]
 8004e06:	697a      	ldr	r2, [r7, #20]
 8004e08:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8004e0a:	6878      	ldr	r0, [r7, #4]
 8004e0c:	f000 f9d2 	bl	80051b4 <DMA_CalcBaseAndBitshift>
 8004e10:	4603      	mov	r3, r0
 8004e12:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004e18:	223f      	movs	r2, #63	; 0x3f
 8004e1a:	409a      	lsls	r2, r3
 8004e1c:	68fb      	ldr	r3, [r7, #12]
 8004e1e:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	2200      	movs	r2, #0
 8004e24:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	2201      	movs	r2, #1
 8004e2a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8004e2e:	2300      	movs	r3, #0
}
 8004e30:	4618      	mov	r0, r3
 8004e32:	3718      	adds	r7, #24
 8004e34:	46bd      	mov	sp, r7
 8004e36:	bd80      	pop	{r7, pc}
 8004e38:	0800bdd0 	.word	0x0800bdd0
 8004e3c:	f010803f 	.word	0xf010803f

08004e40 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8004e40:	b480      	push	{r7}
 8004e42:	b083      	sub	sp, #12
 8004e44:	af00      	add	r7, sp, #0
 8004e46:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004e48:	687b      	ldr	r3, [r7, #4]
 8004e4a:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004e4e:	b2db      	uxtb	r3, r3
 8004e50:	2b02      	cmp	r3, #2
 8004e52:	d004      	beq.n	8004e5e <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	2280      	movs	r2, #128	; 0x80
 8004e58:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8004e5a:	2301      	movs	r3, #1
 8004e5c:	e00c      	b.n	8004e78 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	2205      	movs	r2, #5
 8004e62:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	681b      	ldr	r3, [r3, #0]
 8004e6a:	681a      	ldr	r2, [r3, #0]
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	681b      	ldr	r3, [r3, #0]
 8004e70:	f022 0201 	bic.w	r2, r2, #1
 8004e74:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8004e76:	2300      	movs	r3, #0
}
 8004e78:	4618      	mov	r0, r3
 8004e7a:	370c      	adds	r7, #12
 8004e7c:	46bd      	mov	sp, r7
 8004e7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e82:	4770      	bx	lr

08004e84 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8004e84:	b580      	push	{r7, lr}
 8004e86:	b086      	sub	sp, #24
 8004e88:	af00      	add	r7, sp, #0
 8004e8a:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8004e8c:	2300      	movs	r3, #0
 8004e8e:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8004e90:	4b8e      	ldr	r3, [pc, #568]	; (80050cc <HAL_DMA_IRQHandler+0x248>)
 8004e92:	681b      	ldr	r3, [r3, #0]
 8004e94:	4a8e      	ldr	r2, [pc, #568]	; (80050d0 <HAL_DMA_IRQHandler+0x24c>)
 8004e96:	fba2 2303 	umull	r2, r3, r2, r3
 8004e9a:	0a9b      	lsrs	r3, r3, #10
 8004e9c:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004ea2:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8004ea4:	693b      	ldr	r3, [r7, #16]
 8004ea6:	681b      	ldr	r3, [r3, #0]
 8004ea8:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004eae:	2208      	movs	r2, #8
 8004eb0:	409a      	lsls	r2, r3
 8004eb2:	68fb      	ldr	r3, [r7, #12]
 8004eb4:	4013      	ands	r3, r2
 8004eb6:	2b00      	cmp	r3, #0
 8004eb8:	d01a      	beq.n	8004ef0 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8004eba:	687b      	ldr	r3, [r7, #4]
 8004ebc:	681b      	ldr	r3, [r3, #0]
 8004ebe:	681b      	ldr	r3, [r3, #0]
 8004ec0:	f003 0304 	and.w	r3, r3, #4
 8004ec4:	2b00      	cmp	r3, #0
 8004ec6:	d013      	beq.n	8004ef0 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	681b      	ldr	r3, [r3, #0]
 8004ecc:	681a      	ldr	r2, [r3, #0]
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	681b      	ldr	r3, [r3, #0]
 8004ed2:	f022 0204 	bic.w	r2, r2, #4
 8004ed6:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004edc:	2208      	movs	r2, #8
 8004ede:	409a      	lsls	r2, r3
 8004ee0:	693b      	ldr	r3, [r7, #16]
 8004ee2:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004ee8:	f043 0201 	orr.w	r2, r3, #1
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004ef4:	2201      	movs	r2, #1
 8004ef6:	409a      	lsls	r2, r3
 8004ef8:	68fb      	ldr	r3, [r7, #12]
 8004efa:	4013      	ands	r3, r2
 8004efc:	2b00      	cmp	r3, #0
 8004efe:	d012      	beq.n	8004f26 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	681b      	ldr	r3, [r3, #0]
 8004f04:	695b      	ldr	r3, [r3, #20]
 8004f06:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004f0a:	2b00      	cmp	r3, #0
 8004f0c:	d00b      	beq.n	8004f26 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004f12:	2201      	movs	r2, #1
 8004f14:	409a      	lsls	r2, r3
 8004f16:	693b      	ldr	r3, [r7, #16]
 8004f18:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004f1e:	f043 0202 	orr.w	r2, r3, #2
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004f2a:	2204      	movs	r2, #4
 8004f2c:	409a      	lsls	r2, r3
 8004f2e:	68fb      	ldr	r3, [r7, #12]
 8004f30:	4013      	ands	r3, r2
 8004f32:	2b00      	cmp	r3, #0
 8004f34:	d012      	beq.n	8004f5c <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8004f36:	687b      	ldr	r3, [r7, #4]
 8004f38:	681b      	ldr	r3, [r3, #0]
 8004f3a:	681b      	ldr	r3, [r3, #0]
 8004f3c:	f003 0302 	and.w	r3, r3, #2
 8004f40:	2b00      	cmp	r3, #0
 8004f42:	d00b      	beq.n	8004f5c <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004f48:	2204      	movs	r2, #4
 8004f4a:	409a      	lsls	r2, r3
 8004f4c:	693b      	ldr	r3, [r7, #16]
 8004f4e:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004f54:	f043 0204 	orr.w	r2, r3, #4
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004f60:	2210      	movs	r2, #16
 8004f62:	409a      	lsls	r2, r3
 8004f64:	68fb      	ldr	r3, [r7, #12]
 8004f66:	4013      	ands	r3, r2
 8004f68:	2b00      	cmp	r3, #0
 8004f6a:	d043      	beq.n	8004ff4 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	681b      	ldr	r3, [r3, #0]
 8004f70:	681b      	ldr	r3, [r3, #0]
 8004f72:	f003 0308 	and.w	r3, r3, #8
 8004f76:	2b00      	cmp	r3, #0
 8004f78:	d03c      	beq.n	8004ff4 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004f7e:	2210      	movs	r2, #16
 8004f80:	409a      	lsls	r2, r3
 8004f82:	693b      	ldr	r3, [r7, #16]
 8004f84:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	681b      	ldr	r3, [r3, #0]
 8004f8a:	681b      	ldr	r3, [r3, #0]
 8004f8c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004f90:	2b00      	cmp	r3, #0
 8004f92:	d018      	beq.n	8004fc6 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	681b      	ldr	r3, [r3, #0]
 8004f98:	681b      	ldr	r3, [r3, #0]
 8004f9a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004f9e:	2b00      	cmp	r3, #0
 8004fa0:	d108      	bne.n	8004fb4 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004fa6:	2b00      	cmp	r3, #0
 8004fa8:	d024      	beq.n	8004ff4 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004fae:	6878      	ldr	r0, [r7, #4]
 8004fb0:	4798      	blx	r3
 8004fb2:	e01f      	b.n	8004ff4 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004fb8:	2b00      	cmp	r3, #0
 8004fba:	d01b      	beq.n	8004ff4 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004fc0:	6878      	ldr	r0, [r7, #4]
 8004fc2:	4798      	blx	r3
 8004fc4:	e016      	b.n	8004ff4 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	681b      	ldr	r3, [r3, #0]
 8004fca:	681b      	ldr	r3, [r3, #0]
 8004fcc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004fd0:	2b00      	cmp	r3, #0
 8004fd2:	d107      	bne.n	8004fe4 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	681b      	ldr	r3, [r3, #0]
 8004fd8:	681a      	ldr	r2, [r3, #0]
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	681b      	ldr	r3, [r3, #0]
 8004fde:	f022 0208 	bic.w	r2, r2, #8
 8004fe2:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004fe8:	2b00      	cmp	r3, #0
 8004fea:	d003      	beq.n	8004ff4 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ff0:	6878      	ldr	r0, [r7, #4]
 8004ff2:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004ff8:	2220      	movs	r2, #32
 8004ffa:	409a      	lsls	r2, r3
 8004ffc:	68fb      	ldr	r3, [r7, #12]
 8004ffe:	4013      	ands	r3, r2
 8005000:	2b00      	cmp	r3, #0
 8005002:	f000 808f 	beq.w	8005124 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	681b      	ldr	r3, [r3, #0]
 800500a:	681b      	ldr	r3, [r3, #0]
 800500c:	f003 0310 	and.w	r3, r3, #16
 8005010:	2b00      	cmp	r3, #0
 8005012:	f000 8087 	beq.w	8005124 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800501a:	2220      	movs	r2, #32
 800501c:	409a      	lsls	r2, r3
 800501e:	693b      	ldr	r3, [r7, #16]
 8005020:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8005028:	b2db      	uxtb	r3, r3
 800502a:	2b05      	cmp	r3, #5
 800502c:	d136      	bne.n	800509c <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	681b      	ldr	r3, [r3, #0]
 8005032:	681a      	ldr	r2, [r3, #0]
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	681b      	ldr	r3, [r3, #0]
 8005038:	f022 0216 	bic.w	r2, r2, #22
 800503c:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	681b      	ldr	r3, [r3, #0]
 8005042:	695a      	ldr	r2, [r3, #20]
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	681b      	ldr	r3, [r3, #0]
 8005048:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800504c:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800504e:	687b      	ldr	r3, [r7, #4]
 8005050:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005052:	2b00      	cmp	r3, #0
 8005054:	d103      	bne.n	800505e <HAL_DMA_IRQHandler+0x1da>
 8005056:	687b      	ldr	r3, [r7, #4]
 8005058:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800505a:	2b00      	cmp	r3, #0
 800505c:	d007      	beq.n	800506e <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	681b      	ldr	r3, [r3, #0]
 8005062:	681a      	ldr	r2, [r3, #0]
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	681b      	ldr	r3, [r3, #0]
 8005068:	f022 0208 	bic.w	r2, r2, #8
 800506c:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005072:	223f      	movs	r2, #63	; 0x3f
 8005074:	409a      	lsls	r2, r3
 8005076:	693b      	ldr	r3, [r7, #16]
 8005078:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	2201      	movs	r2, #1
 800507e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	2200      	movs	r2, #0
 8005086:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800508e:	2b00      	cmp	r3, #0
 8005090:	d07e      	beq.n	8005190 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005096:	6878      	ldr	r0, [r7, #4]
 8005098:	4798      	blx	r3
        }
        return;
 800509a:	e079      	b.n	8005190 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	681b      	ldr	r3, [r3, #0]
 80050a0:	681b      	ldr	r3, [r3, #0]
 80050a2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80050a6:	2b00      	cmp	r3, #0
 80050a8:	d01d      	beq.n	80050e6 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	681b      	ldr	r3, [r3, #0]
 80050ae:	681b      	ldr	r3, [r3, #0]
 80050b0:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80050b4:	2b00      	cmp	r3, #0
 80050b6:	d10d      	bne.n	80050d4 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80050bc:	2b00      	cmp	r3, #0
 80050be:	d031      	beq.n	8005124 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80050c4:	6878      	ldr	r0, [r7, #4]
 80050c6:	4798      	blx	r3
 80050c8:	e02c      	b.n	8005124 <HAL_DMA_IRQHandler+0x2a0>
 80050ca:	bf00      	nop
 80050cc:	20000040 	.word	0x20000040
 80050d0:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80050d8:	2b00      	cmp	r3, #0
 80050da:	d023      	beq.n	8005124 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80050e0:	6878      	ldr	r0, [r7, #4]
 80050e2:	4798      	blx	r3
 80050e4:	e01e      	b.n	8005124 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	681b      	ldr	r3, [r3, #0]
 80050ea:	681b      	ldr	r3, [r3, #0]
 80050ec:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80050f0:	2b00      	cmp	r3, #0
 80050f2:	d10f      	bne.n	8005114 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	681b      	ldr	r3, [r3, #0]
 80050f8:	681a      	ldr	r2, [r3, #0]
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	681b      	ldr	r3, [r3, #0]
 80050fe:	f022 0210 	bic.w	r2, r2, #16
 8005102:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	2201      	movs	r2, #1
 8005108:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	2200      	movs	r2, #0
 8005110:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005118:	2b00      	cmp	r3, #0
 800511a:	d003      	beq.n	8005124 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005120:	6878      	ldr	r0, [r7, #4]
 8005122:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005128:	2b00      	cmp	r3, #0
 800512a:	d032      	beq.n	8005192 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005130:	f003 0301 	and.w	r3, r3, #1
 8005134:	2b00      	cmp	r3, #0
 8005136:	d022      	beq.n	800517e <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	2205      	movs	r2, #5
 800513c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	681b      	ldr	r3, [r3, #0]
 8005144:	681a      	ldr	r2, [r3, #0]
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	681b      	ldr	r3, [r3, #0]
 800514a:	f022 0201 	bic.w	r2, r2, #1
 800514e:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8005150:	68bb      	ldr	r3, [r7, #8]
 8005152:	3301      	adds	r3, #1
 8005154:	60bb      	str	r3, [r7, #8]
 8005156:	697a      	ldr	r2, [r7, #20]
 8005158:	429a      	cmp	r2, r3
 800515a:	d307      	bcc.n	800516c <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	681b      	ldr	r3, [r3, #0]
 8005160:	681b      	ldr	r3, [r3, #0]
 8005162:	f003 0301 	and.w	r3, r3, #1
 8005166:	2b00      	cmp	r3, #0
 8005168:	d1f2      	bne.n	8005150 <HAL_DMA_IRQHandler+0x2cc>
 800516a:	e000      	b.n	800516e <HAL_DMA_IRQHandler+0x2ea>
          break;
 800516c:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	2201      	movs	r2, #1
 8005172:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	2200      	movs	r2, #0
 800517a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005182:	2b00      	cmp	r3, #0
 8005184:	d005      	beq.n	8005192 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800518a:	6878      	ldr	r0, [r7, #4]
 800518c:	4798      	blx	r3
 800518e:	e000      	b.n	8005192 <HAL_DMA_IRQHandler+0x30e>
        return;
 8005190:	bf00      	nop
    }
  }
}
 8005192:	3718      	adds	r7, #24
 8005194:	46bd      	mov	sp, r7
 8005196:	bd80      	pop	{r7, pc}

08005198 <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 8005198:	b480      	push	{r7}
 800519a:	b083      	sub	sp, #12
 800519c:	af00      	add	r7, sp, #0
 800519e:	6078      	str	r0, [r7, #4]
  return hdma->State;
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80051a6:	b2db      	uxtb	r3, r3
}
 80051a8:	4618      	mov	r0, r3
 80051aa:	370c      	adds	r7, #12
 80051ac:	46bd      	mov	sp, r7
 80051ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051b2:	4770      	bx	lr

080051b4 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80051b4:	b480      	push	{r7}
 80051b6:	b085      	sub	sp, #20
 80051b8:	af00      	add	r7, sp, #0
 80051ba:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	681b      	ldr	r3, [r3, #0]
 80051c0:	b2db      	uxtb	r3, r3
 80051c2:	3b10      	subs	r3, #16
 80051c4:	4a14      	ldr	r2, [pc, #80]	; (8005218 <DMA_CalcBaseAndBitshift+0x64>)
 80051c6:	fba2 2303 	umull	r2, r3, r2, r3
 80051ca:	091b      	lsrs	r3, r3, #4
 80051cc:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80051ce:	4a13      	ldr	r2, [pc, #76]	; (800521c <DMA_CalcBaseAndBitshift+0x68>)
 80051d0:	68fb      	ldr	r3, [r7, #12]
 80051d2:	4413      	add	r3, r2
 80051d4:	781b      	ldrb	r3, [r3, #0]
 80051d6:	461a      	mov	r2, r3
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 80051dc:	68fb      	ldr	r3, [r7, #12]
 80051de:	2b03      	cmp	r3, #3
 80051e0:	d909      	bls.n	80051f6 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	681b      	ldr	r3, [r3, #0]
 80051e6:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80051ea:	f023 0303 	bic.w	r3, r3, #3
 80051ee:	1d1a      	adds	r2, r3, #4
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	659a      	str	r2, [r3, #88]	; 0x58
 80051f4:	e007      	b.n	8005206 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	681b      	ldr	r3, [r3, #0]
 80051fa:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80051fe:	f023 0303 	bic.w	r3, r3, #3
 8005202:	687a      	ldr	r2, [r7, #4]
 8005204:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 800520a:	4618      	mov	r0, r3
 800520c:	3714      	adds	r7, #20
 800520e:	46bd      	mov	sp, r7
 8005210:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005214:	4770      	bx	lr
 8005216:	bf00      	nop
 8005218:	aaaaaaab 	.word	0xaaaaaaab
 800521c:	0800bfe0 	.word	0x0800bfe0

08005220 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8005220:	b480      	push	{r7}
 8005222:	b085      	sub	sp, #20
 8005224:	af00      	add	r7, sp, #0
 8005226:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005228:	2300      	movs	r3, #0
 800522a:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005230:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	699b      	ldr	r3, [r3, #24]
 8005236:	2b00      	cmp	r3, #0
 8005238:	d11f      	bne.n	800527a <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 800523a:	68bb      	ldr	r3, [r7, #8]
 800523c:	2b03      	cmp	r3, #3
 800523e:	d856      	bhi.n	80052ee <DMA_CheckFifoParam+0xce>
 8005240:	a201      	add	r2, pc, #4	; (adr r2, 8005248 <DMA_CheckFifoParam+0x28>)
 8005242:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005246:	bf00      	nop
 8005248:	08005259 	.word	0x08005259
 800524c:	0800526b 	.word	0x0800526b
 8005250:	08005259 	.word	0x08005259
 8005254:	080052ef 	.word	0x080052ef
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800525c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005260:	2b00      	cmp	r3, #0
 8005262:	d046      	beq.n	80052f2 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8005264:	2301      	movs	r3, #1
 8005266:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005268:	e043      	b.n	80052f2 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800526e:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8005272:	d140      	bne.n	80052f6 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8005274:	2301      	movs	r3, #1
 8005276:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005278:	e03d      	b.n	80052f6 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	699b      	ldr	r3, [r3, #24]
 800527e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005282:	d121      	bne.n	80052c8 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8005284:	68bb      	ldr	r3, [r7, #8]
 8005286:	2b03      	cmp	r3, #3
 8005288:	d837      	bhi.n	80052fa <DMA_CheckFifoParam+0xda>
 800528a:	a201      	add	r2, pc, #4	; (adr r2, 8005290 <DMA_CheckFifoParam+0x70>)
 800528c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005290:	080052a1 	.word	0x080052a1
 8005294:	080052a7 	.word	0x080052a7
 8005298:	080052a1 	.word	0x080052a1
 800529c:	080052b9 	.word	0x080052b9
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80052a0:	2301      	movs	r3, #1
 80052a2:	73fb      	strb	r3, [r7, #15]
      break;
 80052a4:	e030      	b.n	8005308 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80052aa:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80052ae:	2b00      	cmp	r3, #0
 80052b0:	d025      	beq.n	80052fe <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 80052b2:	2301      	movs	r3, #1
 80052b4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80052b6:	e022      	b.n	80052fe <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80052bc:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80052c0:	d11f      	bne.n	8005302 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 80052c2:	2301      	movs	r3, #1
 80052c4:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80052c6:	e01c      	b.n	8005302 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80052c8:	68bb      	ldr	r3, [r7, #8]
 80052ca:	2b02      	cmp	r3, #2
 80052cc:	d903      	bls.n	80052d6 <DMA_CheckFifoParam+0xb6>
 80052ce:	68bb      	ldr	r3, [r7, #8]
 80052d0:	2b03      	cmp	r3, #3
 80052d2:	d003      	beq.n	80052dc <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80052d4:	e018      	b.n	8005308 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 80052d6:	2301      	movs	r3, #1
 80052d8:	73fb      	strb	r3, [r7, #15]
      break;
 80052da:	e015      	b.n	8005308 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80052e0:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80052e4:	2b00      	cmp	r3, #0
 80052e6:	d00e      	beq.n	8005306 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 80052e8:	2301      	movs	r3, #1
 80052ea:	73fb      	strb	r3, [r7, #15]
      break;
 80052ec:	e00b      	b.n	8005306 <DMA_CheckFifoParam+0xe6>
      break;
 80052ee:	bf00      	nop
 80052f0:	e00a      	b.n	8005308 <DMA_CheckFifoParam+0xe8>
      break;
 80052f2:	bf00      	nop
 80052f4:	e008      	b.n	8005308 <DMA_CheckFifoParam+0xe8>
      break;
 80052f6:	bf00      	nop
 80052f8:	e006      	b.n	8005308 <DMA_CheckFifoParam+0xe8>
      break;
 80052fa:	bf00      	nop
 80052fc:	e004      	b.n	8005308 <DMA_CheckFifoParam+0xe8>
      break;
 80052fe:	bf00      	nop
 8005300:	e002      	b.n	8005308 <DMA_CheckFifoParam+0xe8>
      break;   
 8005302:	bf00      	nop
 8005304:	e000      	b.n	8005308 <DMA_CheckFifoParam+0xe8>
      break;
 8005306:	bf00      	nop
    }
  } 
  
  return status; 
 8005308:	7bfb      	ldrb	r3, [r7, #15]
}
 800530a:	4618      	mov	r0, r3
 800530c:	3714      	adds	r7, #20
 800530e:	46bd      	mov	sp, r7
 8005310:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005314:	4770      	bx	lr
 8005316:	bf00      	nop

08005318 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005318:	b580      	push	{r7, lr}
 800531a:	b088      	sub	sp, #32
 800531c:	af00      	add	r7, sp, #0
 800531e:	6078      	str	r0, [r7, #4]
 8005320:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8005322:	2300      	movs	r3, #0
 8005324:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8005326:	2300      	movs	r3, #0
 8005328:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800532a:	2300      	movs	r3, #0
 800532c:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	4a37      	ldr	r2, [pc, #220]	; (8005410 <HAL_GPIO_Init+0xf8>)
 8005332:	4293      	cmp	r3, r2
 8005334:	d01f      	beq.n	8005376 <HAL_GPIO_Init+0x5e>
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	4a36      	ldr	r2, [pc, #216]	; (8005414 <HAL_GPIO_Init+0xfc>)
 800533a:	4293      	cmp	r3, r2
 800533c:	d01b      	beq.n	8005376 <HAL_GPIO_Init+0x5e>
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	4a35      	ldr	r2, [pc, #212]	; (8005418 <HAL_GPIO_Init+0x100>)
 8005342:	4293      	cmp	r3, r2
 8005344:	d017      	beq.n	8005376 <HAL_GPIO_Init+0x5e>
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	4a34      	ldr	r2, [pc, #208]	; (800541c <HAL_GPIO_Init+0x104>)
 800534a:	4293      	cmp	r3, r2
 800534c:	d013      	beq.n	8005376 <HAL_GPIO_Init+0x5e>
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	4a33      	ldr	r2, [pc, #204]	; (8005420 <HAL_GPIO_Init+0x108>)
 8005352:	4293      	cmp	r3, r2
 8005354:	d00f      	beq.n	8005376 <HAL_GPIO_Init+0x5e>
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	4a32      	ldr	r2, [pc, #200]	; (8005424 <HAL_GPIO_Init+0x10c>)
 800535a:	4293      	cmp	r3, r2
 800535c:	d00b      	beq.n	8005376 <HAL_GPIO_Init+0x5e>
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	4a31      	ldr	r2, [pc, #196]	; (8005428 <HAL_GPIO_Init+0x110>)
 8005362:	4293      	cmp	r3, r2
 8005364:	d007      	beq.n	8005376 <HAL_GPIO_Init+0x5e>
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	4a30      	ldr	r2, [pc, #192]	; (800542c <HAL_GPIO_Init+0x114>)
 800536a:	4293      	cmp	r3, r2
 800536c:	d003      	beq.n	8005376 <HAL_GPIO_Init+0x5e>
 800536e:	21ac      	movs	r1, #172	; 0xac
 8005370:	482f      	ldr	r0, [pc, #188]	; (8005430 <HAL_GPIO_Init+0x118>)
 8005372:	f7fd fa7e 	bl	8002872 <assert_failed>
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
 8005376:	683b      	ldr	r3, [r7, #0]
 8005378:	681b      	ldr	r3, [r3, #0]
 800537a:	b29b      	uxth	r3, r3
 800537c:	2b00      	cmp	r3, #0
 800537e:	d005      	beq.n	800538c <HAL_GPIO_Init+0x74>
 8005380:	683b      	ldr	r3, [r7, #0]
 8005382:	681b      	ldr	r3, [r3, #0]
 8005384:	0c1b      	lsrs	r3, r3, #16
 8005386:	041b      	lsls	r3, r3, #16
 8005388:	2b00      	cmp	r3, #0
 800538a:	d003      	beq.n	8005394 <HAL_GPIO_Init+0x7c>
 800538c:	21ad      	movs	r1, #173	; 0xad
 800538e:	4828      	ldr	r0, [pc, #160]	; (8005430 <HAL_GPIO_Init+0x118>)
 8005390:	f7fd fa6f 	bl	8002872 <assert_failed>
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
 8005394:	683b      	ldr	r3, [r7, #0]
 8005396:	685b      	ldr	r3, [r3, #4]
 8005398:	2b00      	cmp	r3, #0
 800539a:	d035      	beq.n	8005408 <HAL_GPIO_Init+0xf0>
 800539c:	683b      	ldr	r3, [r7, #0]
 800539e:	685b      	ldr	r3, [r3, #4]
 80053a0:	2b01      	cmp	r3, #1
 80053a2:	d031      	beq.n	8005408 <HAL_GPIO_Init+0xf0>
 80053a4:	683b      	ldr	r3, [r7, #0]
 80053a6:	685b      	ldr	r3, [r3, #4]
 80053a8:	2b11      	cmp	r3, #17
 80053aa:	d02d      	beq.n	8005408 <HAL_GPIO_Init+0xf0>
 80053ac:	683b      	ldr	r3, [r7, #0]
 80053ae:	685b      	ldr	r3, [r3, #4]
 80053b0:	2b02      	cmp	r3, #2
 80053b2:	d029      	beq.n	8005408 <HAL_GPIO_Init+0xf0>
 80053b4:	683b      	ldr	r3, [r7, #0]
 80053b6:	685b      	ldr	r3, [r3, #4]
 80053b8:	2b12      	cmp	r3, #18
 80053ba:	d025      	beq.n	8005408 <HAL_GPIO_Init+0xf0>
 80053bc:	683b      	ldr	r3, [r7, #0]
 80053be:	685b      	ldr	r3, [r3, #4]
 80053c0:	f5b3 1f88 	cmp.w	r3, #1114112	; 0x110000
 80053c4:	d020      	beq.n	8005408 <HAL_GPIO_Init+0xf0>
 80053c6:	683b      	ldr	r3, [r7, #0]
 80053c8:	685b      	ldr	r3, [r3, #4]
 80053ca:	f5b3 1f04 	cmp.w	r3, #2162688	; 0x210000
 80053ce:	d01b      	beq.n	8005408 <HAL_GPIO_Init+0xf0>
 80053d0:	683b      	ldr	r3, [r7, #0]
 80053d2:	685b      	ldr	r3, [r3, #4]
 80053d4:	f5b3 1f44 	cmp.w	r3, #3211264	; 0x310000
 80053d8:	d016      	beq.n	8005408 <HAL_GPIO_Init+0xf0>
 80053da:	683b      	ldr	r3, [r7, #0]
 80053dc:	685b      	ldr	r3, [r3, #4]
 80053de:	f5b3 1f90 	cmp.w	r3, #1179648	; 0x120000
 80053e2:	d011      	beq.n	8005408 <HAL_GPIO_Init+0xf0>
 80053e4:	683b      	ldr	r3, [r7, #0]
 80053e6:	685b      	ldr	r3, [r3, #4]
 80053e8:	f5b3 1f08 	cmp.w	r3, #2228224	; 0x220000
 80053ec:	d00c      	beq.n	8005408 <HAL_GPIO_Init+0xf0>
 80053ee:	683b      	ldr	r3, [r7, #0]
 80053f0:	685b      	ldr	r3, [r3, #4]
 80053f2:	f5b3 1f48 	cmp.w	r3, #3276800	; 0x320000
 80053f6:	d007      	beq.n	8005408 <HAL_GPIO_Init+0xf0>
 80053f8:	683b      	ldr	r3, [r7, #0]
 80053fa:	685b      	ldr	r3, [r3, #4]
 80053fc:	2b03      	cmp	r3, #3
 80053fe:	d003      	beq.n	8005408 <HAL_GPIO_Init+0xf0>
 8005400:	21ae      	movs	r1, #174	; 0xae
 8005402:	480b      	ldr	r0, [pc, #44]	; (8005430 <HAL_GPIO_Init+0x118>)
 8005404:	f7fd fa35 	bl	8002872 <assert_failed>

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8005408:	2300      	movs	r3, #0
 800540a:	61fb      	str	r3, [r7, #28]
 800540c:	e289      	b.n	8005922 <HAL_GPIO_Init+0x60a>
 800540e:	bf00      	nop
 8005410:	40020000 	.word	0x40020000
 8005414:	40020400 	.word	0x40020400
 8005418:	40020800 	.word	0x40020800
 800541c:	40020c00 	.word	0x40020c00
 8005420:	40021000 	.word	0x40021000
 8005424:	40021400 	.word	0x40021400
 8005428:	40021800 	.word	0x40021800
 800542c:	40021c00 	.word	0x40021c00
 8005430:	0800be08 	.word	0x0800be08
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8005434:	2201      	movs	r2, #1
 8005436:	69fb      	ldr	r3, [r7, #28]
 8005438:	fa02 f303 	lsl.w	r3, r2, r3
 800543c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800543e:	683b      	ldr	r3, [r7, #0]
 8005440:	681b      	ldr	r3, [r3, #0]
 8005442:	697a      	ldr	r2, [r7, #20]
 8005444:	4013      	ands	r3, r2
 8005446:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8005448:	693a      	ldr	r2, [r7, #16]
 800544a:	697b      	ldr	r3, [r7, #20]
 800544c:	429a      	cmp	r2, r3
 800544e:	f040 8265 	bne.w	800591c <HAL_GPIO_Init+0x604>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8005452:	683b      	ldr	r3, [r7, #0]
 8005454:	685b      	ldr	r3, [r3, #4]
 8005456:	f003 0303 	and.w	r3, r3, #3
 800545a:	2b01      	cmp	r3, #1
 800545c:	d005      	beq.n	800546a <HAL_GPIO_Init+0x152>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800545e:	683b      	ldr	r3, [r7, #0]
 8005460:	685b      	ldr	r3, [r3, #4]
 8005462:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8005466:	2b02      	cmp	r3, #2
 8005468:	d144      	bne.n	80054f4 <HAL_GPIO_Init+0x1dc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
 800546a:	683b      	ldr	r3, [r7, #0]
 800546c:	68db      	ldr	r3, [r3, #12]
 800546e:	2b00      	cmp	r3, #0
 8005470:	d00f      	beq.n	8005492 <HAL_GPIO_Init+0x17a>
 8005472:	683b      	ldr	r3, [r7, #0]
 8005474:	68db      	ldr	r3, [r3, #12]
 8005476:	2b01      	cmp	r3, #1
 8005478:	d00b      	beq.n	8005492 <HAL_GPIO_Init+0x17a>
 800547a:	683b      	ldr	r3, [r7, #0]
 800547c:	68db      	ldr	r3, [r3, #12]
 800547e:	2b02      	cmp	r3, #2
 8005480:	d007      	beq.n	8005492 <HAL_GPIO_Init+0x17a>
 8005482:	683b      	ldr	r3, [r7, #0]
 8005484:	68db      	ldr	r3, [r3, #12]
 8005486:	2b03      	cmp	r3, #3
 8005488:	d003      	beq.n	8005492 <HAL_GPIO_Init+0x17a>
 800548a:	21c0      	movs	r1, #192	; 0xc0
 800548c:	4831      	ldr	r0, [pc, #196]	; (8005554 <HAL_GPIO_Init+0x23c>)
 800548e:	f7fd f9f0 	bl	8002872 <assert_failed>
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	689b      	ldr	r3, [r3, #8]
 8005496:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8005498:	69fb      	ldr	r3, [r7, #28]
 800549a:	005b      	lsls	r3, r3, #1
 800549c:	2203      	movs	r2, #3
 800549e:	fa02 f303 	lsl.w	r3, r2, r3
 80054a2:	43db      	mvns	r3, r3
 80054a4:	69ba      	ldr	r2, [r7, #24]
 80054a6:	4013      	ands	r3, r2
 80054a8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80054aa:	683b      	ldr	r3, [r7, #0]
 80054ac:	68da      	ldr	r2, [r3, #12]
 80054ae:	69fb      	ldr	r3, [r7, #28]
 80054b0:	005b      	lsls	r3, r3, #1
 80054b2:	fa02 f303 	lsl.w	r3, r2, r3
 80054b6:	69ba      	ldr	r2, [r7, #24]
 80054b8:	4313      	orrs	r3, r2
 80054ba:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	69ba      	ldr	r2, [r7, #24]
 80054c0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	685b      	ldr	r3, [r3, #4]
 80054c6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80054c8:	2201      	movs	r2, #1
 80054ca:	69fb      	ldr	r3, [r7, #28]
 80054cc:	fa02 f303 	lsl.w	r3, r2, r3
 80054d0:	43db      	mvns	r3, r3
 80054d2:	69ba      	ldr	r2, [r7, #24]
 80054d4:	4013      	ands	r3, r2
 80054d6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80054d8:	683b      	ldr	r3, [r7, #0]
 80054da:	685b      	ldr	r3, [r3, #4]
 80054dc:	091b      	lsrs	r3, r3, #4
 80054de:	f003 0201 	and.w	r2, r3, #1
 80054e2:	69fb      	ldr	r3, [r7, #28]
 80054e4:	fa02 f303 	lsl.w	r3, r2, r3
 80054e8:	69ba      	ldr	r2, [r7, #24]
 80054ea:	4313      	orrs	r3, r2
 80054ec:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	69ba      	ldr	r2, [r7, #24]
 80054f2:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80054f4:	683b      	ldr	r3, [r7, #0]
 80054f6:	685b      	ldr	r3, [r3, #4]
 80054f8:	f003 0303 	and.w	r3, r3, #3
 80054fc:	2b03      	cmp	r3, #3
 80054fe:	d02b      	beq.n	8005558 <HAL_GPIO_Init+0x240>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
 8005500:	683b      	ldr	r3, [r7, #0]
 8005502:	689b      	ldr	r3, [r3, #8]
 8005504:	2b00      	cmp	r3, #0
 8005506:	d00b      	beq.n	8005520 <HAL_GPIO_Init+0x208>
 8005508:	683b      	ldr	r3, [r7, #0]
 800550a:	689b      	ldr	r3, [r3, #8]
 800550c:	2b01      	cmp	r3, #1
 800550e:	d007      	beq.n	8005520 <HAL_GPIO_Init+0x208>
 8005510:	683b      	ldr	r3, [r7, #0]
 8005512:	689b      	ldr	r3, [r3, #8]
 8005514:	2b02      	cmp	r3, #2
 8005516:	d003      	beq.n	8005520 <HAL_GPIO_Init+0x208>
 8005518:	21d1      	movs	r1, #209	; 0xd1
 800551a:	480e      	ldr	r0, [pc, #56]	; (8005554 <HAL_GPIO_Init+0x23c>)
 800551c:	f7fd f9a9 	bl	8002872 <assert_failed>
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	68db      	ldr	r3, [r3, #12]
 8005524:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8005526:	69fb      	ldr	r3, [r7, #28]
 8005528:	005b      	lsls	r3, r3, #1
 800552a:	2203      	movs	r2, #3
 800552c:	fa02 f303 	lsl.w	r3, r2, r3
 8005530:	43db      	mvns	r3, r3
 8005532:	69ba      	ldr	r2, [r7, #24]
 8005534:	4013      	ands	r3, r2
 8005536:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8005538:	683b      	ldr	r3, [r7, #0]
 800553a:	689a      	ldr	r2, [r3, #8]
 800553c:	69fb      	ldr	r3, [r7, #28]
 800553e:	005b      	lsls	r3, r3, #1
 8005540:	fa02 f303 	lsl.w	r3, r2, r3
 8005544:	69ba      	ldr	r2, [r7, #24]
 8005546:	4313      	orrs	r3, r2
 8005548:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	69ba      	ldr	r2, [r7, #24]
 800554e:	60da      	str	r2, [r3, #12]
 8005550:	e002      	b.n	8005558 <HAL_GPIO_Init+0x240>
 8005552:	bf00      	nop
 8005554:	0800be08 	.word	0x0800be08
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005558:	683b      	ldr	r3, [r7, #0]
 800555a:	685b      	ldr	r3, [r3, #4]
 800555c:	f003 0303 	and.w	r3, r3, #3
 8005560:	2b02      	cmp	r3, #2
 8005562:	f040 810c 	bne.w	800577e <HAL_GPIO_Init+0x466>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
 8005566:	683b      	ldr	r3, [r7, #0]
 8005568:	691b      	ldr	r3, [r3, #16]
 800556a:	2b00      	cmp	r3, #0
 800556c:	f000 80e3 	beq.w	8005736 <HAL_GPIO_Init+0x41e>
 8005570:	683b      	ldr	r3, [r7, #0]
 8005572:	691b      	ldr	r3, [r3, #16]
 8005574:	2b09      	cmp	r3, #9
 8005576:	f000 80de 	beq.w	8005736 <HAL_GPIO_Init+0x41e>
 800557a:	683b      	ldr	r3, [r7, #0]
 800557c:	691b      	ldr	r3, [r3, #16]
 800557e:	2b00      	cmp	r3, #0
 8005580:	f000 80d9 	beq.w	8005736 <HAL_GPIO_Init+0x41e>
 8005584:	683b      	ldr	r3, [r7, #0]
 8005586:	691b      	ldr	r3, [r3, #16]
 8005588:	2b00      	cmp	r3, #0
 800558a:	f000 80d4 	beq.w	8005736 <HAL_GPIO_Init+0x41e>
 800558e:	683b      	ldr	r3, [r7, #0]
 8005590:	691b      	ldr	r3, [r3, #16]
 8005592:	2b00      	cmp	r3, #0
 8005594:	f000 80cf 	beq.w	8005736 <HAL_GPIO_Init+0x41e>
 8005598:	683b      	ldr	r3, [r7, #0]
 800559a:	691b      	ldr	r3, [r3, #16]
 800559c:	2b00      	cmp	r3, #0
 800559e:	f000 80ca 	beq.w	8005736 <HAL_GPIO_Init+0x41e>
 80055a2:	683b      	ldr	r3, [r7, #0]
 80055a4:	691b      	ldr	r3, [r3, #16]
 80055a6:	2b01      	cmp	r3, #1
 80055a8:	f000 80c5 	beq.w	8005736 <HAL_GPIO_Init+0x41e>
 80055ac:	683b      	ldr	r3, [r7, #0]
 80055ae:	691b      	ldr	r3, [r3, #16]
 80055b0:	2b01      	cmp	r3, #1
 80055b2:	f000 80c0 	beq.w	8005736 <HAL_GPIO_Init+0x41e>
 80055b6:	683b      	ldr	r3, [r7, #0]
 80055b8:	691b      	ldr	r3, [r3, #16]
 80055ba:	2b02      	cmp	r3, #2
 80055bc:	f000 80bb 	beq.w	8005736 <HAL_GPIO_Init+0x41e>
 80055c0:	683b      	ldr	r3, [r7, #0]
 80055c2:	691b      	ldr	r3, [r3, #16]
 80055c4:	2b02      	cmp	r3, #2
 80055c6:	f000 80b6 	beq.w	8005736 <HAL_GPIO_Init+0x41e>
 80055ca:	683b      	ldr	r3, [r7, #0]
 80055cc:	691b      	ldr	r3, [r3, #16]
 80055ce:	2b02      	cmp	r3, #2
 80055d0:	f000 80b1 	beq.w	8005736 <HAL_GPIO_Init+0x41e>
 80055d4:	683b      	ldr	r3, [r7, #0]
 80055d6:	691b      	ldr	r3, [r3, #16]
 80055d8:	2b03      	cmp	r3, #3
 80055da:	f000 80ac 	beq.w	8005736 <HAL_GPIO_Init+0x41e>
 80055de:	683b      	ldr	r3, [r7, #0]
 80055e0:	691b      	ldr	r3, [r3, #16]
 80055e2:	2b04      	cmp	r3, #4
 80055e4:	f000 80a7 	beq.w	8005736 <HAL_GPIO_Init+0x41e>
 80055e8:	683b      	ldr	r3, [r7, #0]
 80055ea:	691b      	ldr	r3, [r3, #16]
 80055ec:	2b04      	cmp	r3, #4
 80055ee:	f000 80a2 	beq.w	8005736 <HAL_GPIO_Init+0x41e>
 80055f2:	683b      	ldr	r3, [r7, #0]
 80055f4:	691b      	ldr	r3, [r3, #16]
 80055f6:	2b04      	cmp	r3, #4
 80055f8:	f000 809d 	beq.w	8005736 <HAL_GPIO_Init+0x41e>
 80055fc:	683b      	ldr	r3, [r7, #0]
 80055fe:	691b      	ldr	r3, [r3, #16]
 8005600:	2b05      	cmp	r3, #5
 8005602:	f000 8098 	beq.w	8005736 <HAL_GPIO_Init+0x41e>
 8005606:	683b      	ldr	r3, [r7, #0]
 8005608:	691b      	ldr	r3, [r3, #16]
 800560a:	2b05      	cmp	r3, #5
 800560c:	f000 8093 	beq.w	8005736 <HAL_GPIO_Init+0x41e>
 8005610:	683b      	ldr	r3, [r7, #0]
 8005612:	691b      	ldr	r3, [r3, #16]
 8005614:	2b09      	cmp	r3, #9
 8005616:	f000 808e 	beq.w	8005736 <HAL_GPIO_Init+0x41e>
 800561a:	683b      	ldr	r3, [r7, #0]
 800561c:	691b      	ldr	r3, [r3, #16]
 800561e:	2b06      	cmp	r3, #6
 8005620:	f000 8089 	beq.w	8005736 <HAL_GPIO_Init+0x41e>
 8005624:	683b      	ldr	r3, [r7, #0]
 8005626:	691b      	ldr	r3, [r3, #16]
 8005628:	2b09      	cmp	r3, #9
 800562a:	f000 8084 	beq.w	8005736 <HAL_GPIO_Init+0x41e>
 800562e:	683b      	ldr	r3, [r7, #0]
 8005630:	691b      	ldr	r3, [r3, #16]
 8005632:	2b07      	cmp	r3, #7
 8005634:	d07f      	beq.n	8005736 <HAL_GPIO_Init+0x41e>
 8005636:	683b      	ldr	r3, [r7, #0]
 8005638:	691b      	ldr	r3, [r3, #16]
 800563a:	2b07      	cmp	r3, #7
 800563c:	d07b      	beq.n	8005736 <HAL_GPIO_Init+0x41e>
 800563e:	683b      	ldr	r3, [r7, #0]
 8005640:	691b      	ldr	r3, [r3, #16]
 8005642:	2b07      	cmp	r3, #7
 8005644:	d077      	beq.n	8005736 <HAL_GPIO_Init+0x41e>
 8005646:	683b      	ldr	r3, [r7, #0]
 8005648:	691b      	ldr	r3, [r3, #16]
 800564a:	2b08      	cmp	r3, #8
 800564c:	d073      	beq.n	8005736 <HAL_GPIO_Init+0x41e>
 800564e:	683b      	ldr	r3, [r7, #0]
 8005650:	691b      	ldr	r3, [r3, #16]
 8005652:	2b08      	cmp	r3, #8
 8005654:	d06f      	beq.n	8005736 <HAL_GPIO_Init+0x41e>
 8005656:	683b      	ldr	r3, [r7, #0]
 8005658:	691b      	ldr	r3, [r3, #16]
 800565a:	2b08      	cmp	r3, #8
 800565c:	d06b      	beq.n	8005736 <HAL_GPIO_Init+0x41e>
 800565e:	683b      	ldr	r3, [r7, #0]
 8005660:	691b      	ldr	r3, [r3, #16]
 8005662:	2b09      	cmp	r3, #9
 8005664:	d067      	beq.n	8005736 <HAL_GPIO_Init+0x41e>
 8005666:	683b      	ldr	r3, [r7, #0]
 8005668:	691b      	ldr	r3, [r3, #16]
 800566a:	2b09      	cmp	r3, #9
 800566c:	d063      	beq.n	8005736 <HAL_GPIO_Init+0x41e>
 800566e:	683b      	ldr	r3, [r7, #0]
 8005670:	691b      	ldr	r3, [r3, #16]
 8005672:	2b0a      	cmp	r3, #10
 8005674:	d05f      	beq.n	8005736 <HAL_GPIO_Init+0x41e>
 8005676:	683b      	ldr	r3, [r7, #0]
 8005678:	691b      	ldr	r3, [r3, #16]
 800567a:	2b0a      	cmp	r3, #10
 800567c:	d05b      	beq.n	8005736 <HAL_GPIO_Init+0x41e>
 800567e:	683b      	ldr	r3, [r7, #0]
 8005680:	691b      	ldr	r3, [r3, #16]
 8005682:	2b0b      	cmp	r3, #11
 8005684:	d057      	beq.n	8005736 <HAL_GPIO_Init+0x41e>
 8005686:	683b      	ldr	r3, [r7, #0]
 8005688:	691b      	ldr	r3, [r3, #16]
 800568a:	2b0c      	cmp	r3, #12
 800568c:	d053      	beq.n	8005736 <HAL_GPIO_Init+0x41e>
 800568e:	683b      	ldr	r3, [r7, #0]
 8005690:	691b      	ldr	r3, [r3, #16]
 8005692:	2b0c      	cmp	r3, #12
 8005694:	d04f      	beq.n	8005736 <HAL_GPIO_Init+0x41e>
 8005696:	683b      	ldr	r3, [r7, #0]
 8005698:	691b      	ldr	r3, [r3, #16]
 800569a:	2b0d      	cmp	r3, #13
 800569c:	d04b      	beq.n	8005736 <HAL_GPIO_Init+0x41e>
 800569e:	683b      	ldr	r3, [r7, #0]
 80056a0:	691b      	ldr	r3, [r3, #16]
 80056a2:	2b0f      	cmp	r3, #15
 80056a4:	d047      	beq.n	8005736 <HAL_GPIO_Init+0x41e>
 80056a6:	683b      	ldr	r3, [r7, #0]
 80056a8:	691b      	ldr	r3, [r3, #16]
 80056aa:	2b05      	cmp	r3, #5
 80056ac:	d043      	beq.n	8005736 <HAL_GPIO_Init+0x41e>
 80056ae:	683b      	ldr	r3, [r7, #0]
 80056b0:	691b      	ldr	r3, [r3, #16]
 80056b2:	2b0c      	cmp	r3, #12
 80056b4:	d03f      	beq.n	8005736 <HAL_GPIO_Init+0x41e>
 80056b6:	683b      	ldr	r3, [r7, #0]
 80056b8:	691b      	ldr	r3, [r3, #16]
 80056ba:	2b06      	cmp	r3, #6
 80056bc:	d03b      	beq.n	8005736 <HAL_GPIO_Init+0x41e>
 80056be:	683b      	ldr	r3, [r7, #0]
 80056c0:	691b      	ldr	r3, [r3, #16]
 80056c2:	2b03      	cmp	r3, #3
 80056c4:	d037      	beq.n	8005736 <HAL_GPIO_Init+0x41e>
 80056c6:	683b      	ldr	r3, [r7, #0]
 80056c8:	691b      	ldr	r3, [r3, #16]
 80056ca:	2b04      	cmp	r3, #4
 80056cc:	d033      	beq.n	8005736 <HAL_GPIO_Init+0x41e>
 80056ce:	683b      	ldr	r3, [r7, #0]
 80056d0:	691b      	ldr	r3, [r3, #16]
 80056d2:	2b05      	cmp	r3, #5
 80056d4:	d02f      	beq.n	8005736 <HAL_GPIO_Init+0x41e>
 80056d6:	683b      	ldr	r3, [r7, #0]
 80056d8:	691b      	ldr	r3, [r3, #16]
 80056da:	2b06      	cmp	r3, #6
 80056dc:	d02b      	beq.n	8005736 <HAL_GPIO_Init+0x41e>
 80056de:	683b      	ldr	r3, [r7, #0]
 80056e0:	691b      	ldr	r3, [r3, #16]
 80056e2:	2b06      	cmp	r3, #6
 80056e4:	d027      	beq.n	8005736 <HAL_GPIO_Init+0x41e>
 80056e6:	683b      	ldr	r3, [r7, #0]
 80056e8:	691b      	ldr	r3, [r3, #16]
 80056ea:	2b07      	cmp	r3, #7
 80056ec:	d023      	beq.n	8005736 <HAL_GPIO_Init+0x41e>
 80056ee:	683b      	ldr	r3, [r7, #0]
 80056f0:	691b      	ldr	r3, [r3, #16]
 80056f2:	2b07      	cmp	r3, #7
 80056f4:	d01f      	beq.n	8005736 <HAL_GPIO_Init+0x41e>
 80056f6:	683b      	ldr	r3, [r7, #0]
 80056f8:	691b      	ldr	r3, [r3, #16]
 80056fa:	2b07      	cmp	r3, #7
 80056fc:	d01b      	beq.n	8005736 <HAL_GPIO_Init+0x41e>
 80056fe:	683b      	ldr	r3, [r7, #0]
 8005700:	691b      	ldr	r3, [r3, #16]
 8005702:	2b07      	cmp	r3, #7
 8005704:	d017      	beq.n	8005736 <HAL_GPIO_Init+0x41e>
 8005706:	683b      	ldr	r3, [r7, #0]
 8005708:	691b      	ldr	r3, [r3, #16]
 800570a:	2b08      	cmp	r3, #8
 800570c:	d013      	beq.n	8005736 <HAL_GPIO_Init+0x41e>
 800570e:	683b      	ldr	r3, [r7, #0]
 8005710:	691b      	ldr	r3, [r3, #16]
 8005712:	2b08      	cmp	r3, #8
 8005714:	d00f      	beq.n	8005736 <HAL_GPIO_Init+0x41e>
 8005716:	683b      	ldr	r3, [r7, #0]
 8005718:	691b      	ldr	r3, [r3, #16]
 800571a:	2b09      	cmp	r3, #9
 800571c:	d00b      	beq.n	8005736 <HAL_GPIO_Init+0x41e>
 800571e:	683b      	ldr	r3, [r7, #0]
 8005720:	691b      	ldr	r3, [r3, #16]
 8005722:	2b0a      	cmp	r3, #10
 8005724:	d007      	beq.n	8005736 <HAL_GPIO_Init+0x41e>
 8005726:	683b      	ldr	r3, [r7, #0]
 8005728:	691b      	ldr	r3, [r3, #16]
 800572a:	2b0a      	cmp	r3, #10
 800572c:	d003      	beq.n	8005736 <HAL_GPIO_Init+0x41e>
 800572e:	21de      	movs	r1, #222	; 0xde
 8005730:	4880      	ldr	r0, [pc, #512]	; (8005934 <HAL_GPIO_Init+0x61c>)
 8005732:	f7fd f89e 	bl	8002872 <assert_failed>
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8005736:	69fb      	ldr	r3, [r7, #28]
 8005738:	08da      	lsrs	r2, r3, #3
 800573a:	687b      	ldr	r3, [r7, #4]
 800573c:	3208      	adds	r2, #8
 800573e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005742:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8005744:	69fb      	ldr	r3, [r7, #28]
 8005746:	f003 0307 	and.w	r3, r3, #7
 800574a:	009b      	lsls	r3, r3, #2
 800574c:	220f      	movs	r2, #15
 800574e:	fa02 f303 	lsl.w	r3, r2, r3
 8005752:	43db      	mvns	r3, r3
 8005754:	69ba      	ldr	r2, [r7, #24]
 8005756:	4013      	ands	r3, r2
 8005758:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800575a:	683b      	ldr	r3, [r7, #0]
 800575c:	691a      	ldr	r2, [r3, #16]
 800575e:	69fb      	ldr	r3, [r7, #28]
 8005760:	f003 0307 	and.w	r3, r3, #7
 8005764:	009b      	lsls	r3, r3, #2
 8005766:	fa02 f303 	lsl.w	r3, r2, r3
 800576a:	69ba      	ldr	r2, [r7, #24]
 800576c:	4313      	orrs	r3, r2
 800576e:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8005770:	69fb      	ldr	r3, [r7, #28]
 8005772:	08da      	lsrs	r2, r3, #3
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	3208      	adds	r2, #8
 8005778:	69b9      	ldr	r1, [r7, #24]
 800577a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	681b      	ldr	r3, [r3, #0]
 8005782:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8005784:	69fb      	ldr	r3, [r7, #28]
 8005786:	005b      	lsls	r3, r3, #1
 8005788:	2203      	movs	r2, #3
 800578a:	fa02 f303 	lsl.w	r3, r2, r3
 800578e:	43db      	mvns	r3, r3
 8005790:	69ba      	ldr	r2, [r7, #24]
 8005792:	4013      	ands	r3, r2
 8005794:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8005796:	683b      	ldr	r3, [r7, #0]
 8005798:	685b      	ldr	r3, [r3, #4]
 800579a:	f003 0203 	and.w	r2, r3, #3
 800579e:	69fb      	ldr	r3, [r7, #28]
 80057a0:	005b      	lsls	r3, r3, #1
 80057a2:	fa02 f303 	lsl.w	r3, r2, r3
 80057a6:	69ba      	ldr	r2, [r7, #24]
 80057a8:	4313      	orrs	r3, r2
 80057aa:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	69ba      	ldr	r2, [r7, #24]
 80057b0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80057b2:	683b      	ldr	r3, [r7, #0]
 80057b4:	685b      	ldr	r3, [r3, #4]
 80057b6:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80057ba:	2b00      	cmp	r3, #0
 80057bc:	f000 80ae 	beq.w	800591c <HAL_GPIO_Init+0x604>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80057c0:	2300      	movs	r3, #0
 80057c2:	60fb      	str	r3, [r7, #12]
 80057c4:	4b5c      	ldr	r3, [pc, #368]	; (8005938 <HAL_GPIO_Init+0x620>)
 80057c6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80057c8:	4a5b      	ldr	r2, [pc, #364]	; (8005938 <HAL_GPIO_Init+0x620>)
 80057ca:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80057ce:	6453      	str	r3, [r2, #68]	; 0x44
 80057d0:	4b59      	ldr	r3, [pc, #356]	; (8005938 <HAL_GPIO_Init+0x620>)
 80057d2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80057d4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80057d8:	60fb      	str	r3, [r7, #12]
 80057da:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80057dc:	4a57      	ldr	r2, [pc, #348]	; (800593c <HAL_GPIO_Init+0x624>)
 80057de:	69fb      	ldr	r3, [r7, #28]
 80057e0:	089b      	lsrs	r3, r3, #2
 80057e2:	3302      	adds	r3, #2
 80057e4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80057e8:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80057ea:	69fb      	ldr	r3, [r7, #28]
 80057ec:	f003 0303 	and.w	r3, r3, #3
 80057f0:	009b      	lsls	r3, r3, #2
 80057f2:	220f      	movs	r2, #15
 80057f4:	fa02 f303 	lsl.w	r3, r2, r3
 80057f8:	43db      	mvns	r3, r3
 80057fa:	69ba      	ldr	r2, [r7, #24]
 80057fc:	4013      	ands	r3, r2
 80057fe:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	4a4f      	ldr	r2, [pc, #316]	; (8005940 <HAL_GPIO_Init+0x628>)
 8005804:	4293      	cmp	r3, r2
 8005806:	d025      	beq.n	8005854 <HAL_GPIO_Init+0x53c>
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	4a4e      	ldr	r2, [pc, #312]	; (8005944 <HAL_GPIO_Init+0x62c>)
 800580c:	4293      	cmp	r3, r2
 800580e:	d01f      	beq.n	8005850 <HAL_GPIO_Init+0x538>
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	4a4d      	ldr	r2, [pc, #308]	; (8005948 <HAL_GPIO_Init+0x630>)
 8005814:	4293      	cmp	r3, r2
 8005816:	d019      	beq.n	800584c <HAL_GPIO_Init+0x534>
 8005818:	687b      	ldr	r3, [r7, #4]
 800581a:	4a4c      	ldr	r2, [pc, #304]	; (800594c <HAL_GPIO_Init+0x634>)
 800581c:	4293      	cmp	r3, r2
 800581e:	d013      	beq.n	8005848 <HAL_GPIO_Init+0x530>
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	4a4b      	ldr	r2, [pc, #300]	; (8005950 <HAL_GPIO_Init+0x638>)
 8005824:	4293      	cmp	r3, r2
 8005826:	d00d      	beq.n	8005844 <HAL_GPIO_Init+0x52c>
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	4a4a      	ldr	r2, [pc, #296]	; (8005954 <HAL_GPIO_Init+0x63c>)
 800582c:	4293      	cmp	r3, r2
 800582e:	d007      	beq.n	8005840 <HAL_GPIO_Init+0x528>
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	4a49      	ldr	r2, [pc, #292]	; (8005958 <HAL_GPIO_Init+0x640>)
 8005834:	4293      	cmp	r3, r2
 8005836:	d101      	bne.n	800583c <HAL_GPIO_Init+0x524>
 8005838:	2306      	movs	r3, #6
 800583a:	e00c      	b.n	8005856 <HAL_GPIO_Init+0x53e>
 800583c:	2307      	movs	r3, #7
 800583e:	e00a      	b.n	8005856 <HAL_GPIO_Init+0x53e>
 8005840:	2305      	movs	r3, #5
 8005842:	e008      	b.n	8005856 <HAL_GPIO_Init+0x53e>
 8005844:	2304      	movs	r3, #4
 8005846:	e006      	b.n	8005856 <HAL_GPIO_Init+0x53e>
 8005848:	2303      	movs	r3, #3
 800584a:	e004      	b.n	8005856 <HAL_GPIO_Init+0x53e>
 800584c:	2302      	movs	r3, #2
 800584e:	e002      	b.n	8005856 <HAL_GPIO_Init+0x53e>
 8005850:	2301      	movs	r3, #1
 8005852:	e000      	b.n	8005856 <HAL_GPIO_Init+0x53e>
 8005854:	2300      	movs	r3, #0
 8005856:	69fa      	ldr	r2, [r7, #28]
 8005858:	f002 0203 	and.w	r2, r2, #3
 800585c:	0092      	lsls	r2, r2, #2
 800585e:	4093      	lsls	r3, r2
 8005860:	69ba      	ldr	r2, [r7, #24]
 8005862:	4313      	orrs	r3, r2
 8005864:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8005866:	4935      	ldr	r1, [pc, #212]	; (800593c <HAL_GPIO_Init+0x624>)
 8005868:	69fb      	ldr	r3, [r7, #28]
 800586a:	089b      	lsrs	r3, r3, #2
 800586c:	3302      	adds	r3, #2
 800586e:	69ba      	ldr	r2, [r7, #24]
 8005870:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8005874:	4b39      	ldr	r3, [pc, #228]	; (800595c <HAL_GPIO_Init+0x644>)
 8005876:	689b      	ldr	r3, [r3, #8]
 8005878:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800587a:	693b      	ldr	r3, [r7, #16]
 800587c:	43db      	mvns	r3, r3
 800587e:	69ba      	ldr	r2, [r7, #24]
 8005880:	4013      	ands	r3, r2
 8005882:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8005884:	683b      	ldr	r3, [r7, #0]
 8005886:	685b      	ldr	r3, [r3, #4]
 8005888:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800588c:	2b00      	cmp	r3, #0
 800588e:	d003      	beq.n	8005898 <HAL_GPIO_Init+0x580>
        {
          temp |= iocurrent;
 8005890:	69ba      	ldr	r2, [r7, #24]
 8005892:	693b      	ldr	r3, [r7, #16]
 8005894:	4313      	orrs	r3, r2
 8005896:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8005898:	4a30      	ldr	r2, [pc, #192]	; (800595c <HAL_GPIO_Init+0x644>)
 800589a:	69bb      	ldr	r3, [r7, #24]
 800589c:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800589e:	4b2f      	ldr	r3, [pc, #188]	; (800595c <HAL_GPIO_Init+0x644>)
 80058a0:	68db      	ldr	r3, [r3, #12]
 80058a2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80058a4:	693b      	ldr	r3, [r7, #16]
 80058a6:	43db      	mvns	r3, r3
 80058a8:	69ba      	ldr	r2, [r7, #24]
 80058aa:	4013      	ands	r3, r2
 80058ac:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80058ae:	683b      	ldr	r3, [r7, #0]
 80058b0:	685b      	ldr	r3, [r3, #4]
 80058b2:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80058b6:	2b00      	cmp	r3, #0
 80058b8:	d003      	beq.n	80058c2 <HAL_GPIO_Init+0x5aa>
        {
          temp |= iocurrent;
 80058ba:	69ba      	ldr	r2, [r7, #24]
 80058bc:	693b      	ldr	r3, [r7, #16]
 80058be:	4313      	orrs	r3, r2
 80058c0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80058c2:	4a26      	ldr	r2, [pc, #152]	; (800595c <HAL_GPIO_Init+0x644>)
 80058c4:	69bb      	ldr	r3, [r7, #24]
 80058c6:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80058c8:	4b24      	ldr	r3, [pc, #144]	; (800595c <HAL_GPIO_Init+0x644>)
 80058ca:	685b      	ldr	r3, [r3, #4]
 80058cc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80058ce:	693b      	ldr	r3, [r7, #16]
 80058d0:	43db      	mvns	r3, r3
 80058d2:	69ba      	ldr	r2, [r7, #24]
 80058d4:	4013      	ands	r3, r2
 80058d6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80058d8:	683b      	ldr	r3, [r7, #0]
 80058da:	685b      	ldr	r3, [r3, #4]
 80058dc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80058e0:	2b00      	cmp	r3, #0
 80058e2:	d003      	beq.n	80058ec <HAL_GPIO_Init+0x5d4>
        {
          temp |= iocurrent;
 80058e4:	69ba      	ldr	r2, [r7, #24]
 80058e6:	693b      	ldr	r3, [r7, #16]
 80058e8:	4313      	orrs	r3, r2
 80058ea:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80058ec:	4a1b      	ldr	r2, [pc, #108]	; (800595c <HAL_GPIO_Init+0x644>)
 80058ee:	69bb      	ldr	r3, [r7, #24]
 80058f0:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80058f2:	4b1a      	ldr	r3, [pc, #104]	; (800595c <HAL_GPIO_Init+0x644>)
 80058f4:	681b      	ldr	r3, [r3, #0]
 80058f6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80058f8:	693b      	ldr	r3, [r7, #16]
 80058fa:	43db      	mvns	r3, r3
 80058fc:	69ba      	ldr	r2, [r7, #24]
 80058fe:	4013      	ands	r3, r2
 8005900:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8005902:	683b      	ldr	r3, [r7, #0]
 8005904:	685b      	ldr	r3, [r3, #4]
 8005906:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800590a:	2b00      	cmp	r3, #0
 800590c:	d003      	beq.n	8005916 <HAL_GPIO_Init+0x5fe>
        {
          temp |= iocurrent;
 800590e:	69ba      	ldr	r2, [r7, #24]
 8005910:	693b      	ldr	r3, [r7, #16]
 8005912:	4313      	orrs	r3, r2
 8005914:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8005916:	4a11      	ldr	r2, [pc, #68]	; (800595c <HAL_GPIO_Init+0x644>)
 8005918:	69bb      	ldr	r3, [r7, #24]
 800591a:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800591c:	69fb      	ldr	r3, [r7, #28]
 800591e:	3301      	adds	r3, #1
 8005920:	61fb      	str	r3, [r7, #28]
 8005922:	69fb      	ldr	r3, [r7, #28]
 8005924:	2b0f      	cmp	r3, #15
 8005926:	f67f ad85 	bls.w	8005434 <HAL_GPIO_Init+0x11c>
      }
    }
  }
}
 800592a:	bf00      	nop
 800592c:	bf00      	nop
 800592e:	3720      	adds	r7, #32
 8005930:	46bd      	mov	sp, r7
 8005932:	bd80      	pop	{r7, pc}
 8005934:	0800be08 	.word	0x0800be08
 8005938:	40023800 	.word	0x40023800
 800593c:	40013800 	.word	0x40013800
 8005940:	40020000 	.word	0x40020000
 8005944:	40020400 	.word	0x40020400
 8005948:	40020800 	.word	0x40020800
 800594c:	40020c00 	.word	0x40020c00
 8005950:	40021000 	.word	0x40021000
 8005954:	40021400 	.word	0x40021400
 8005958:	40021800 	.word	0x40021800
 800595c:	40013c00 	.word	0x40013c00

08005960 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005960:	b580      	push	{r7, lr}
 8005962:	b082      	sub	sp, #8
 8005964:	af00      	add	r7, sp, #0
 8005966:	6078      	str	r0, [r7, #4]
 8005968:	460b      	mov	r3, r1
 800596a:	807b      	strh	r3, [r7, #2]
 800596c:	4613      	mov	r3, r2
 800596e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
 8005970:	887b      	ldrh	r3, [r7, #2]
 8005972:	2b00      	cmp	r3, #0
 8005974:	d004      	beq.n	8005980 <HAL_GPIO_WritePin+0x20>
 8005976:	887b      	ldrh	r3, [r7, #2]
 8005978:	0c1b      	lsrs	r3, r3, #16
 800597a:	041b      	lsls	r3, r3, #16
 800597c:	2b00      	cmp	r3, #0
 800597e:	d004      	beq.n	800598a <HAL_GPIO_WritePin+0x2a>
 8005980:	f240 119d 	movw	r1, #413	; 0x19d
 8005984:	480e      	ldr	r0, [pc, #56]	; (80059c0 <HAL_GPIO_WritePin+0x60>)
 8005986:	f7fc ff74 	bl	8002872 <assert_failed>
  assert_param(IS_GPIO_PIN_ACTION(PinState));
 800598a:	787b      	ldrb	r3, [r7, #1]
 800598c:	2b00      	cmp	r3, #0
 800598e:	d007      	beq.n	80059a0 <HAL_GPIO_WritePin+0x40>
 8005990:	787b      	ldrb	r3, [r7, #1]
 8005992:	2b01      	cmp	r3, #1
 8005994:	d004      	beq.n	80059a0 <HAL_GPIO_WritePin+0x40>
 8005996:	f44f 71cf 	mov.w	r1, #414	; 0x19e
 800599a:	4809      	ldr	r0, [pc, #36]	; (80059c0 <HAL_GPIO_WritePin+0x60>)
 800599c:	f7fc ff69 	bl	8002872 <assert_failed>

  if(PinState != GPIO_PIN_RESET)
 80059a0:	787b      	ldrb	r3, [r7, #1]
 80059a2:	2b00      	cmp	r3, #0
 80059a4:	d003      	beq.n	80059ae <HAL_GPIO_WritePin+0x4e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80059a6:	887a      	ldrh	r2, [r7, #2]
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80059ac:	e003      	b.n	80059b6 <HAL_GPIO_WritePin+0x56>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80059ae:	887b      	ldrh	r3, [r7, #2]
 80059b0:	041a      	lsls	r2, r3, #16
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	619a      	str	r2, [r3, #24]
}
 80059b6:	bf00      	nop
 80059b8:	3708      	adds	r7, #8
 80059ba:	46bd      	mov	sp, r7
 80059bc:	bd80      	pop	{r7, pc}
 80059be:	bf00      	nop
 80059c0:	0800be08 	.word	0x0800be08

080059c4 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80059c4:	b580      	push	{r7, lr}
 80059c6:	b084      	sub	sp, #16
 80059c8:	af00      	add	r7, sp, #0
 80059ca:	6078      	str	r0, [r7, #4]
 80059cc:	460b      	mov	r3, r1
 80059ce:	807b      	strh	r3, [r7, #2]
  uint32_t odr;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
 80059d0:	887b      	ldrh	r3, [r7, #2]
 80059d2:	2b00      	cmp	r3, #0
 80059d4:	d004      	beq.n	80059e0 <HAL_GPIO_TogglePin+0x1c>
 80059d6:	887b      	ldrh	r3, [r7, #2]
 80059d8:	0c1b      	lsrs	r3, r3, #16
 80059da:	041b      	lsls	r3, r3, #16
 80059dc:	2b00      	cmp	r3, #0
 80059de:	d004      	beq.n	80059ea <HAL_GPIO_TogglePin+0x26>
 80059e0:	f44f 71db 	mov.w	r1, #438	; 0x1b6
 80059e4:	480a      	ldr	r0, [pc, #40]	; (8005a10 <HAL_GPIO_TogglePin+0x4c>)
 80059e6:	f7fc ff44 	bl	8002872 <assert_failed>

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80059ea:	687b      	ldr	r3, [r7, #4]
 80059ec:	695b      	ldr	r3, [r3, #20]
 80059ee:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80059f0:	887a      	ldrh	r2, [r7, #2]
 80059f2:	68fb      	ldr	r3, [r7, #12]
 80059f4:	4013      	ands	r3, r2
 80059f6:	041a      	lsls	r2, r3, #16
 80059f8:	68fb      	ldr	r3, [r7, #12]
 80059fa:	43d9      	mvns	r1, r3
 80059fc:	887b      	ldrh	r3, [r7, #2]
 80059fe:	400b      	ands	r3, r1
 8005a00:	431a      	orrs	r2, r3
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	619a      	str	r2, [r3, #24]
}
 8005a06:	bf00      	nop
 8005a08:	3710      	adds	r7, #16
 8005a0a:	46bd      	mov	sp, r7
 8005a0c:	bd80      	pop	{r7, pc}
 8005a0e:	bf00      	nop
 8005a10:	0800be08 	.word	0x0800be08

08005a14 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8005a14:	b580      	push	{r7, lr}
 8005a16:	b084      	sub	sp, #16
 8005a18:	af00      	add	r7, sp, #0
 8005a1a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	2b00      	cmp	r3, #0
 8005a20:	d101      	bne.n	8005a26 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8005a22:	2301      	movs	r3, #1
 8005a24:	e1bd      	b.n	8005da2 <HAL_I2C_Init+0x38e>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
 8005a26:	687b      	ldr	r3, [r7, #4]
 8005a28:	681b      	ldr	r3, [r3, #0]
 8005a2a:	4a93      	ldr	r2, [pc, #588]	; (8005c78 <HAL_I2C_Init+0x264>)
 8005a2c:	4293      	cmp	r3, r2
 8005a2e:	d00e      	beq.n	8005a4e <HAL_I2C_Init+0x3a>
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	681b      	ldr	r3, [r3, #0]
 8005a34:	4a91      	ldr	r2, [pc, #580]	; (8005c7c <HAL_I2C_Init+0x268>)
 8005a36:	4293      	cmp	r3, r2
 8005a38:	d009      	beq.n	8005a4e <HAL_I2C_Init+0x3a>
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	681b      	ldr	r3, [r3, #0]
 8005a3e:	4a90      	ldr	r2, [pc, #576]	; (8005c80 <HAL_I2C_Init+0x26c>)
 8005a40:	4293      	cmp	r3, r2
 8005a42:	d004      	beq.n	8005a4e <HAL_I2C_Init+0x3a>
 8005a44:	f44f 71df 	mov.w	r1, #446	; 0x1be
 8005a48:	488e      	ldr	r0, [pc, #568]	; (8005c84 <HAL_I2C_Init+0x270>)
 8005a4a:	f7fc ff12 	bl	8002872 <assert_failed>
  assert_param(IS_I2C_CLOCK_SPEED(hi2c->Init.ClockSpeed));
 8005a4e:	687b      	ldr	r3, [r7, #4]
 8005a50:	685b      	ldr	r3, [r3, #4]
 8005a52:	2b00      	cmp	r3, #0
 8005a54:	d004      	beq.n	8005a60 <HAL_I2C_Init+0x4c>
 8005a56:	687b      	ldr	r3, [r7, #4]
 8005a58:	685b      	ldr	r3, [r3, #4]
 8005a5a:	4a8b      	ldr	r2, [pc, #556]	; (8005c88 <HAL_I2C_Init+0x274>)
 8005a5c:	4293      	cmp	r3, r2
 8005a5e:	d904      	bls.n	8005a6a <HAL_I2C_Init+0x56>
 8005a60:	f240 11bf 	movw	r1, #447	; 0x1bf
 8005a64:	4887      	ldr	r0, [pc, #540]	; (8005c84 <HAL_I2C_Init+0x270>)
 8005a66:	f7fc ff04 	bl	8002872 <assert_failed>
  assert_param(IS_I2C_DUTY_CYCLE(hi2c->Init.DutyCycle));
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	689b      	ldr	r3, [r3, #8]
 8005a6e:	2b00      	cmp	r3, #0
 8005a70:	d009      	beq.n	8005a86 <HAL_I2C_Init+0x72>
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	689b      	ldr	r3, [r3, #8]
 8005a76:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8005a7a:	d004      	beq.n	8005a86 <HAL_I2C_Init+0x72>
 8005a7c:	f44f 71e0 	mov.w	r1, #448	; 0x1c0
 8005a80:	4880      	ldr	r0, [pc, #512]	; (8005c84 <HAL_I2C_Init+0x270>)
 8005a82:	f7fc fef6 	bl	8002872 <assert_failed>
  assert_param(IS_I2C_OWN_ADDRESS1(hi2c->Init.OwnAddress1));
 8005a86:	687b      	ldr	r3, [r7, #4]
 8005a88:	68db      	ldr	r3, [r3, #12]
 8005a8a:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8005a8e:	f023 0303 	bic.w	r3, r3, #3
 8005a92:	2b00      	cmp	r3, #0
 8005a94:	d004      	beq.n	8005aa0 <HAL_I2C_Init+0x8c>
 8005a96:	f240 11c1 	movw	r1, #449	; 0x1c1
 8005a9a:	487a      	ldr	r0, [pc, #488]	; (8005c84 <HAL_I2C_Init+0x270>)
 8005a9c:	f7fc fee9 	bl	8002872 <assert_failed>
  assert_param(IS_I2C_ADDRESSING_MODE(hi2c->Init.AddressingMode));
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	691b      	ldr	r3, [r3, #16]
 8005aa4:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8005aa8:	d009      	beq.n	8005abe <HAL_I2C_Init+0xaa>
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	691b      	ldr	r3, [r3, #16]
 8005aae:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8005ab2:	d004      	beq.n	8005abe <HAL_I2C_Init+0xaa>
 8005ab4:	f44f 71e1 	mov.w	r1, #450	; 0x1c2
 8005ab8:	4872      	ldr	r0, [pc, #456]	; (8005c84 <HAL_I2C_Init+0x270>)
 8005aba:	f7fc feda 	bl	8002872 <assert_failed>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
 8005abe:	687b      	ldr	r3, [r7, #4]
 8005ac0:	695b      	ldr	r3, [r3, #20]
 8005ac2:	2b00      	cmp	r3, #0
 8005ac4:	d008      	beq.n	8005ad8 <HAL_I2C_Init+0xc4>
 8005ac6:	687b      	ldr	r3, [r7, #4]
 8005ac8:	695b      	ldr	r3, [r3, #20]
 8005aca:	2b01      	cmp	r3, #1
 8005acc:	d004      	beq.n	8005ad8 <HAL_I2C_Init+0xc4>
 8005ace:	f240 11c3 	movw	r1, #451	; 0x1c3
 8005ad2:	486c      	ldr	r0, [pc, #432]	; (8005c84 <HAL_I2C_Init+0x270>)
 8005ad4:	f7fc fecd 	bl	8002872 <assert_failed>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	699b      	ldr	r3, [r3, #24]
 8005adc:	f023 03fe 	bic.w	r3, r3, #254	; 0xfe
 8005ae0:	2b00      	cmp	r3, #0
 8005ae2:	d004      	beq.n	8005aee <HAL_I2C_Init+0xda>
 8005ae4:	f44f 71e2 	mov.w	r1, #452	; 0x1c4
 8005ae8:	4866      	ldr	r0, [pc, #408]	; (8005c84 <HAL_I2C_Init+0x270>)
 8005aea:	f7fc fec2 	bl	8002872 <assert_failed>
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	69db      	ldr	r3, [r3, #28]
 8005af2:	2b00      	cmp	r3, #0
 8005af4:	d008      	beq.n	8005b08 <HAL_I2C_Init+0xf4>
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	69db      	ldr	r3, [r3, #28]
 8005afa:	2b40      	cmp	r3, #64	; 0x40
 8005afc:	d004      	beq.n	8005b08 <HAL_I2C_Init+0xf4>
 8005afe:	f240 11c5 	movw	r1, #453	; 0x1c5
 8005b02:	4860      	ldr	r0, [pc, #384]	; (8005c84 <HAL_I2C_Init+0x270>)
 8005b04:	f7fc feb5 	bl	8002872 <assert_failed>
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	6a1b      	ldr	r3, [r3, #32]
 8005b0c:	2b00      	cmp	r3, #0
 8005b0e:	d008      	beq.n	8005b22 <HAL_I2C_Init+0x10e>
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	6a1b      	ldr	r3, [r3, #32]
 8005b14:	2b80      	cmp	r3, #128	; 0x80
 8005b16:	d004      	beq.n	8005b22 <HAL_I2C_Init+0x10e>
 8005b18:	f44f 71e3 	mov.w	r1, #454	; 0x1c6
 8005b1c:	4859      	ldr	r0, [pc, #356]	; (8005c84 <HAL_I2C_Init+0x270>)
 8005b1e:	f7fc fea8 	bl	8002872 <assert_failed>

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8005b22:	687b      	ldr	r3, [r7, #4]
 8005b24:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005b28:	b2db      	uxtb	r3, r3
 8005b2a:	2b00      	cmp	r3, #0
 8005b2c:	d106      	bne.n	8005b3c <HAL_I2C_Init+0x128>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8005b2e:	687b      	ldr	r3, [r7, #4]
 8005b30:	2200      	movs	r2, #0
 8005b32:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8005b36:	6878      	ldr	r0, [r7, #4]
 8005b38:	f7fc fd44 	bl	80025c4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	2224      	movs	r2, #36	; 0x24
 8005b40:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	681b      	ldr	r3, [r3, #0]
 8005b48:	681a      	ldr	r2, [r3, #0]
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	681b      	ldr	r3, [r3, #0]
 8005b4e:	f022 0201 	bic.w	r2, r2, #1
 8005b52:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8005b54:	687b      	ldr	r3, [r7, #4]
 8005b56:	681b      	ldr	r3, [r3, #0]
 8005b58:	681a      	ldr	r2, [r3, #0]
 8005b5a:	687b      	ldr	r3, [r7, #4]
 8005b5c:	681b      	ldr	r3, [r3, #0]
 8005b5e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8005b62:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	681b      	ldr	r3, [r3, #0]
 8005b68:	681a      	ldr	r2, [r3, #0]
 8005b6a:	687b      	ldr	r3, [r7, #4]
 8005b6c:	681b      	ldr	r3, [r3, #0]
 8005b6e:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8005b72:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8005b74:	f001 fff8 	bl	8007b68 <HAL_RCC_GetPCLK1Freq>
 8005b78:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8005b7a:	687b      	ldr	r3, [r7, #4]
 8005b7c:	685b      	ldr	r3, [r3, #4]
 8005b7e:	4a43      	ldr	r2, [pc, #268]	; (8005c8c <HAL_I2C_Init+0x278>)
 8005b80:	4293      	cmp	r3, r2
 8005b82:	d807      	bhi.n	8005b94 <HAL_I2C_Init+0x180>
 8005b84:	68fb      	ldr	r3, [r7, #12]
 8005b86:	4a42      	ldr	r2, [pc, #264]	; (8005c90 <HAL_I2C_Init+0x27c>)
 8005b88:	4293      	cmp	r3, r2
 8005b8a:	bf94      	ite	ls
 8005b8c:	2301      	movls	r3, #1
 8005b8e:	2300      	movhi	r3, #0
 8005b90:	b2db      	uxtb	r3, r3
 8005b92:	e006      	b.n	8005ba2 <HAL_I2C_Init+0x18e>
 8005b94:	68fb      	ldr	r3, [r7, #12]
 8005b96:	4a3f      	ldr	r2, [pc, #252]	; (8005c94 <HAL_I2C_Init+0x280>)
 8005b98:	4293      	cmp	r3, r2
 8005b9a:	bf94      	ite	ls
 8005b9c:	2301      	movls	r3, #1
 8005b9e:	2300      	movhi	r3, #0
 8005ba0:	b2db      	uxtb	r3, r3
 8005ba2:	2b00      	cmp	r3, #0
 8005ba4:	d001      	beq.n	8005baa <HAL_I2C_Init+0x196>
  {
    return HAL_ERROR;
 8005ba6:	2301      	movs	r3, #1
 8005ba8:	e0fb      	b.n	8005da2 <HAL_I2C_Init+0x38e>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8005baa:	68fb      	ldr	r3, [r7, #12]
 8005bac:	4a3a      	ldr	r2, [pc, #232]	; (8005c98 <HAL_I2C_Init+0x284>)
 8005bae:	fba2 2303 	umull	r2, r3, r2, r3
 8005bb2:	0c9b      	lsrs	r3, r3, #18
 8005bb4:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	681b      	ldr	r3, [r3, #0]
 8005bba:	685b      	ldr	r3, [r3, #4]
 8005bbc:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	681b      	ldr	r3, [r3, #0]
 8005bc4:	68ba      	ldr	r2, [r7, #8]
 8005bc6:	430a      	orrs	r2, r1
 8005bc8:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8005bca:	687b      	ldr	r3, [r7, #4]
 8005bcc:	681b      	ldr	r3, [r3, #0]
 8005bce:	6a1b      	ldr	r3, [r3, #32]
 8005bd0:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	685b      	ldr	r3, [r3, #4]
 8005bd8:	4a2c      	ldr	r2, [pc, #176]	; (8005c8c <HAL_I2C_Init+0x278>)
 8005bda:	4293      	cmp	r3, r2
 8005bdc:	d802      	bhi.n	8005be4 <HAL_I2C_Init+0x1d0>
 8005bde:	68bb      	ldr	r3, [r7, #8]
 8005be0:	3301      	adds	r3, #1
 8005be2:	e009      	b.n	8005bf8 <HAL_I2C_Init+0x1e4>
 8005be4:	68bb      	ldr	r3, [r7, #8]
 8005be6:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8005bea:	fb02 f303 	mul.w	r3, r2, r3
 8005bee:	4a2b      	ldr	r2, [pc, #172]	; (8005c9c <HAL_I2C_Init+0x288>)
 8005bf0:	fba2 2303 	umull	r2, r3, r2, r3
 8005bf4:	099b      	lsrs	r3, r3, #6
 8005bf6:	3301      	adds	r3, #1
 8005bf8:	687a      	ldr	r2, [r7, #4]
 8005bfa:	6812      	ldr	r2, [r2, #0]
 8005bfc:	430b      	orrs	r3, r1
 8005bfe:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	681b      	ldr	r3, [r3, #0]
 8005c04:	69db      	ldr	r3, [r3, #28]
 8005c06:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8005c0a:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8005c0e:	687b      	ldr	r3, [r7, #4]
 8005c10:	685b      	ldr	r3, [r3, #4]
 8005c12:	491e      	ldr	r1, [pc, #120]	; (8005c8c <HAL_I2C_Init+0x278>)
 8005c14:	428b      	cmp	r3, r1
 8005c16:	d819      	bhi.n	8005c4c <HAL_I2C_Init+0x238>
 8005c18:	68fb      	ldr	r3, [r7, #12]
 8005c1a:	1e59      	subs	r1, r3, #1
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	685b      	ldr	r3, [r3, #4]
 8005c20:	005b      	lsls	r3, r3, #1
 8005c22:	fbb1 f3f3 	udiv	r3, r1, r3
 8005c26:	1c59      	adds	r1, r3, #1
 8005c28:	f640 73fc 	movw	r3, #4092	; 0xffc
 8005c2c:	400b      	ands	r3, r1
 8005c2e:	2b00      	cmp	r3, #0
 8005c30:	d00a      	beq.n	8005c48 <HAL_I2C_Init+0x234>
 8005c32:	68fb      	ldr	r3, [r7, #12]
 8005c34:	1e59      	subs	r1, r3, #1
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	685b      	ldr	r3, [r3, #4]
 8005c3a:	005b      	lsls	r3, r3, #1
 8005c3c:	fbb1 f3f3 	udiv	r3, r1, r3
 8005c40:	3301      	adds	r3, #1
 8005c42:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005c46:	e065      	b.n	8005d14 <HAL_I2C_Init+0x300>
 8005c48:	2304      	movs	r3, #4
 8005c4a:	e063      	b.n	8005d14 <HAL_I2C_Init+0x300>
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	689b      	ldr	r3, [r3, #8]
 8005c50:	2b00      	cmp	r3, #0
 8005c52:	d125      	bne.n	8005ca0 <HAL_I2C_Init+0x28c>
 8005c54:	68fb      	ldr	r3, [r7, #12]
 8005c56:	1e58      	subs	r0, r3, #1
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	6859      	ldr	r1, [r3, #4]
 8005c5c:	460b      	mov	r3, r1
 8005c5e:	005b      	lsls	r3, r3, #1
 8005c60:	440b      	add	r3, r1
 8005c62:	fbb0 f3f3 	udiv	r3, r0, r3
 8005c66:	3301      	adds	r3, #1
 8005c68:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005c6c:	2b00      	cmp	r3, #0
 8005c6e:	bf0c      	ite	eq
 8005c70:	2301      	moveq	r3, #1
 8005c72:	2300      	movne	r3, #0
 8005c74:	b2db      	uxtb	r3, r3
 8005c76:	e026      	b.n	8005cc6 <HAL_I2C_Init+0x2b2>
 8005c78:	40005400 	.word	0x40005400
 8005c7c:	40005800 	.word	0x40005800
 8005c80:	40005c00 	.word	0x40005c00
 8005c84:	0800be44 	.word	0x0800be44
 8005c88:	00061a80 	.word	0x00061a80
 8005c8c:	000186a0 	.word	0x000186a0
 8005c90:	001e847f 	.word	0x001e847f
 8005c94:	003d08ff 	.word	0x003d08ff
 8005c98:	431bde83 	.word	0x431bde83
 8005c9c:	10624dd3 	.word	0x10624dd3
 8005ca0:	68fb      	ldr	r3, [r7, #12]
 8005ca2:	1e58      	subs	r0, r3, #1
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	6859      	ldr	r1, [r3, #4]
 8005ca8:	460b      	mov	r3, r1
 8005caa:	009b      	lsls	r3, r3, #2
 8005cac:	440b      	add	r3, r1
 8005cae:	0099      	lsls	r1, r3, #2
 8005cb0:	440b      	add	r3, r1
 8005cb2:	fbb0 f3f3 	udiv	r3, r0, r3
 8005cb6:	3301      	adds	r3, #1
 8005cb8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005cbc:	2b00      	cmp	r3, #0
 8005cbe:	bf0c      	ite	eq
 8005cc0:	2301      	moveq	r3, #1
 8005cc2:	2300      	movne	r3, #0
 8005cc4:	b2db      	uxtb	r3, r3
 8005cc6:	2b00      	cmp	r3, #0
 8005cc8:	d001      	beq.n	8005cce <HAL_I2C_Init+0x2ba>
 8005cca:	2301      	movs	r3, #1
 8005ccc:	e022      	b.n	8005d14 <HAL_I2C_Init+0x300>
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	689b      	ldr	r3, [r3, #8]
 8005cd2:	2b00      	cmp	r3, #0
 8005cd4:	d10e      	bne.n	8005cf4 <HAL_I2C_Init+0x2e0>
 8005cd6:	68fb      	ldr	r3, [r7, #12]
 8005cd8:	1e58      	subs	r0, r3, #1
 8005cda:	687b      	ldr	r3, [r7, #4]
 8005cdc:	6859      	ldr	r1, [r3, #4]
 8005cde:	460b      	mov	r3, r1
 8005ce0:	005b      	lsls	r3, r3, #1
 8005ce2:	440b      	add	r3, r1
 8005ce4:	fbb0 f3f3 	udiv	r3, r0, r3
 8005ce8:	3301      	adds	r3, #1
 8005cea:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005cee:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005cf2:	e00f      	b.n	8005d14 <HAL_I2C_Init+0x300>
 8005cf4:	68fb      	ldr	r3, [r7, #12]
 8005cf6:	1e58      	subs	r0, r3, #1
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	6859      	ldr	r1, [r3, #4]
 8005cfc:	460b      	mov	r3, r1
 8005cfe:	009b      	lsls	r3, r3, #2
 8005d00:	440b      	add	r3, r1
 8005d02:	0099      	lsls	r1, r3, #2
 8005d04:	440b      	add	r3, r1
 8005d06:	fbb0 f3f3 	udiv	r3, r0, r3
 8005d0a:	3301      	adds	r3, #1
 8005d0c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005d10:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8005d14:	6879      	ldr	r1, [r7, #4]
 8005d16:	6809      	ldr	r1, [r1, #0]
 8005d18:	4313      	orrs	r3, r2
 8005d1a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	681b      	ldr	r3, [r3, #0]
 8005d20:	681b      	ldr	r3, [r3, #0]
 8005d22:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	69da      	ldr	r2, [r3, #28]
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	6a1b      	ldr	r3, [r3, #32]
 8005d2e:	431a      	orrs	r2, r3
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	681b      	ldr	r3, [r3, #0]
 8005d34:	430a      	orrs	r2, r1
 8005d36:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	681b      	ldr	r3, [r3, #0]
 8005d3c:	689b      	ldr	r3, [r3, #8]
 8005d3e:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8005d42:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8005d46:	687a      	ldr	r2, [r7, #4]
 8005d48:	6911      	ldr	r1, [r2, #16]
 8005d4a:	687a      	ldr	r2, [r7, #4]
 8005d4c:	68d2      	ldr	r2, [r2, #12]
 8005d4e:	4311      	orrs	r1, r2
 8005d50:	687a      	ldr	r2, [r7, #4]
 8005d52:	6812      	ldr	r2, [r2, #0]
 8005d54:	430b      	orrs	r3, r1
 8005d56:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	681b      	ldr	r3, [r3, #0]
 8005d5c:	68db      	ldr	r3, [r3, #12]
 8005d5e:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8005d62:	687b      	ldr	r3, [r7, #4]
 8005d64:	695a      	ldr	r2, [r3, #20]
 8005d66:	687b      	ldr	r3, [r7, #4]
 8005d68:	699b      	ldr	r3, [r3, #24]
 8005d6a:	431a      	orrs	r2, r3
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	681b      	ldr	r3, [r3, #0]
 8005d70:	430a      	orrs	r2, r1
 8005d72:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8005d74:	687b      	ldr	r3, [r7, #4]
 8005d76:	681b      	ldr	r3, [r3, #0]
 8005d78:	681a      	ldr	r2, [r3, #0]
 8005d7a:	687b      	ldr	r3, [r7, #4]
 8005d7c:	681b      	ldr	r3, [r3, #0]
 8005d7e:	f042 0201 	orr.w	r2, r2, #1
 8005d82:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005d84:	687b      	ldr	r3, [r7, #4]
 8005d86:	2200      	movs	r2, #0
 8005d88:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8005d8a:	687b      	ldr	r3, [r7, #4]
 8005d8c:	2220      	movs	r2, #32
 8005d8e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	2200      	movs	r2, #0
 8005d96:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	2200      	movs	r2, #0
 8005d9c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8005da0:	2300      	movs	r3, #0
}
 8005da2:	4618      	mov	r0, r3
 8005da4:	3710      	adds	r7, #16
 8005da6:	46bd      	mov	sp, r7
 8005da8:	bd80      	pop	{r7, pc}
 8005daa:	bf00      	nop

08005dac <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8005dac:	b580      	push	{r7, lr}
 8005dae:	b088      	sub	sp, #32
 8005db0:	af00      	add	r7, sp, #0
 8005db2:	6078      	str	r0, [r7, #4]
  uint32_t sr1itflags;
  uint32_t sr2itflags               = 0U;
 8005db4:	2300      	movs	r3, #0
 8005db6:	61bb      	str	r3, [r7, #24]
  uint32_t itsources                = READ_REG(hi2c->Instance->CR2);
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	681b      	ldr	r3, [r3, #0]
 8005dbc:	685b      	ldr	r3, [r3, #4]
 8005dbe:	617b      	str	r3, [r7, #20]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005dc4:	613b      	str	r3, [r7, #16]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8005dc6:	687b      	ldr	r3, [r7, #4]
 8005dc8:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005dcc:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8005dce:	687b      	ldr	r3, [r7, #4]
 8005dd0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005dd4:	73bb      	strb	r3, [r7, #14]

  /* Master or Memory mode selected */
  if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 8005dd6:	7bfb      	ldrb	r3, [r7, #15]
 8005dd8:	2b10      	cmp	r3, #16
 8005dda:	d003      	beq.n	8005de4 <HAL_I2C_EV_IRQHandler+0x38>
 8005ddc:	7bfb      	ldrb	r3, [r7, #15]
 8005dde:	2b40      	cmp	r3, #64	; 0x40
 8005de0:	f040 80c1 	bne.w	8005f66 <HAL_I2C_EV_IRQHandler+0x1ba>
  {
    sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8005de4:	687b      	ldr	r3, [r7, #4]
 8005de6:	681b      	ldr	r3, [r3, #0]
 8005de8:	699b      	ldr	r3, [r3, #24]
 8005dea:	61bb      	str	r3, [r7, #24]
    sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8005dec:	687b      	ldr	r3, [r7, #4]
 8005dee:	681b      	ldr	r3, [r3, #0]
 8005df0:	695b      	ldr	r3, [r3, #20]
 8005df2:	61fb      	str	r3, [r7, #28]

    /* Exit IRQ event until Start Bit detected in case of Other frame requested */
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) == RESET) && (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(CurrentXferOptions) == 1U))
 8005df4:	69fb      	ldr	r3, [r7, #28]
 8005df6:	f003 0301 	and.w	r3, r3, #1
 8005dfa:	2b00      	cmp	r3, #0
 8005dfc:	d10d      	bne.n	8005e1a <HAL_I2C_EV_IRQHandler+0x6e>
 8005dfe:	693b      	ldr	r3, [r7, #16]
 8005e00:	f5b3 0f2a 	cmp.w	r3, #11141120	; 0xaa0000
 8005e04:	d003      	beq.n	8005e0e <HAL_I2C_EV_IRQHandler+0x62>
 8005e06:	693b      	ldr	r3, [r7, #16]
 8005e08:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 8005e0c:	d101      	bne.n	8005e12 <HAL_I2C_EV_IRQHandler+0x66>
 8005e0e:	2301      	movs	r3, #1
 8005e10:	e000      	b.n	8005e14 <HAL_I2C_EV_IRQHandler+0x68>
 8005e12:	2300      	movs	r3, #0
 8005e14:	2b01      	cmp	r3, #1
 8005e16:	f000 8132 	beq.w	800607e <HAL_I2C_EV_IRQHandler+0x2d2>
    {
      return;
    }

    /* SB Set ----------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8005e1a:	69fb      	ldr	r3, [r7, #28]
 8005e1c:	f003 0301 	and.w	r3, r3, #1
 8005e20:	2b00      	cmp	r3, #0
 8005e22:	d00c      	beq.n	8005e3e <HAL_I2C_EV_IRQHandler+0x92>
 8005e24:	697b      	ldr	r3, [r7, #20]
 8005e26:	0a5b      	lsrs	r3, r3, #9
 8005e28:	f003 0301 	and.w	r3, r3, #1
 8005e2c:	2b00      	cmp	r3, #0
 8005e2e:	d006      	beq.n	8005e3e <HAL_I2C_EV_IRQHandler+0x92>
    {
      /* Convert OTHER_xxx XferOptions if any */
      I2C_ConvertOtherXferOptions(hi2c);
 8005e30:	6878      	ldr	r0, [r7, #4]
 8005e32:	f001 fc7b 	bl	800772c <I2C_ConvertOtherXferOptions>

      I2C_Master_SB(hi2c);
 8005e36:	6878      	ldr	r0, [r7, #4]
 8005e38:	f000 fd83 	bl	8006942 <I2C_Master_SB>
 8005e3c:	e092      	b.n	8005f64 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADD10 Set -------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADD10) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8005e3e:	69fb      	ldr	r3, [r7, #28]
 8005e40:	08db      	lsrs	r3, r3, #3
 8005e42:	f003 0301 	and.w	r3, r3, #1
 8005e46:	2b00      	cmp	r3, #0
 8005e48:	d009      	beq.n	8005e5e <HAL_I2C_EV_IRQHandler+0xb2>
 8005e4a:	697b      	ldr	r3, [r7, #20]
 8005e4c:	0a5b      	lsrs	r3, r3, #9
 8005e4e:	f003 0301 	and.w	r3, r3, #1
 8005e52:	2b00      	cmp	r3, #0
 8005e54:	d003      	beq.n	8005e5e <HAL_I2C_EV_IRQHandler+0xb2>
    {
      I2C_Master_ADD10(hi2c);
 8005e56:	6878      	ldr	r0, [r7, #4]
 8005e58:	f000 fdf9 	bl	8006a4e <I2C_Master_ADD10>
 8005e5c:	e082      	b.n	8005f64 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADDR Set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8005e5e:	69fb      	ldr	r3, [r7, #28]
 8005e60:	085b      	lsrs	r3, r3, #1
 8005e62:	f003 0301 	and.w	r3, r3, #1
 8005e66:	2b00      	cmp	r3, #0
 8005e68:	d009      	beq.n	8005e7e <HAL_I2C_EV_IRQHandler+0xd2>
 8005e6a:	697b      	ldr	r3, [r7, #20]
 8005e6c:	0a5b      	lsrs	r3, r3, #9
 8005e6e:	f003 0301 	and.w	r3, r3, #1
 8005e72:	2b00      	cmp	r3, #0
 8005e74:	d003      	beq.n	8005e7e <HAL_I2C_EV_IRQHandler+0xd2>
    {
      I2C_Master_ADDR(hi2c);
 8005e76:	6878      	ldr	r0, [r7, #4]
 8005e78:	f000 fe13 	bl	8006aa2 <I2C_Master_ADDR>
 8005e7c:	e072      	b.n	8005f64 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if (I2C_CHECK_FLAG(sr2itflags, I2C_FLAG_TRA) != RESET)
 8005e7e:	69bb      	ldr	r3, [r7, #24]
 8005e80:	089b      	lsrs	r3, r3, #2
 8005e82:	f003 0301 	and.w	r3, r3, #1
 8005e86:	2b00      	cmp	r3, #0
 8005e88:	d03b      	beq.n	8005f02 <HAL_I2C_EV_IRQHandler+0x156>
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8005e8a:	687b      	ldr	r3, [r7, #4]
 8005e8c:	681b      	ldr	r3, [r3, #0]
 8005e8e:	685b      	ldr	r3, [r3, #4]
 8005e90:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005e94:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005e98:	f000 80f3 	beq.w	8006082 <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* TXE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8005e9c:	69fb      	ldr	r3, [r7, #28]
 8005e9e:	09db      	lsrs	r3, r3, #7
 8005ea0:	f003 0301 	and.w	r3, r3, #1
 8005ea4:	2b00      	cmp	r3, #0
 8005ea6:	d00f      	beq.n	8005ec8 <HAL_I2C_EV_IRQHandler+0x11c>
 8005ea8:	697b      	ldr	r3, [r7, #20]
 8005eaa:	0a9b      	lsrs	r3, r3, #10
 8005eac:	f003 0301 	and.w	r3, r3, #1
 8005eb0:	2b00      	cmp	r3, #0
 8005eb2:	d009      	beq.n	8005ec8 <HAL_I2C_EV_IRQHandler+0x11c>
 8005eb4:	69fb      	ldr	r3, [r7, #28]
 8005eb6:	089b      	lsrs	r3, r3, #2
 8005eb8:	f003 0301 	and.w	r3, r3, #1
 8005ebc:	2b00      	cmp	r3, #0
 8005ebe:	d103      	bne.n	8005ec8 <HAL_I2C_EV_IRQHandler+0x11c>
        {
          I2C_MasterTransmit_TXE(hi2c);
 8005ec0:	6878      	ldr	r0, [r7, #4]
 8005ec2:	f000 f9f3 	bl	80062ac <I2C_MasterTransmit_TXE>
 8005ec6:	e04d      	b.n	8005f64 <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8005ec8:	69fb      	ldr	r3, [r7, #28]
 8005eca:	089b      	lsrs	r3, r3, #2
 8005ecc:	f003 0301 	and.w	r3, r3, #1
 8005ed0:	2b00      	cmp	r3, #0
 8005ed2:	f000 80d6 	beq.w	8006082 <HAL_I2C_EV_IRQHandler+0x2d6>
 8005ed6:	697b      	ldr	r3, [r7, #20]
 8005ed8:	0a5b      	lsrs	r3, r3, #9
 8005eda:	f003 0301 	and.w	r3, r3, #1
 8005ede:	2b00      	cmp	r3, #0
 8005ee0:	f000 80cf 	beq.w	8006082 <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 8005ee4:	7bbb      	ldrb	r3, [r7, #14]
 8005ee6:	2b21      	cmp	r3, #33	; 0x21
 8005ee8:	d103      	bne.n	8005ef2 <HAL_I2C_EV_IRQHandler+0x146>
          {
            I2C_MasterTransmit_BTF(hi2c);
 8005eea:	6878      	ldr	r0, [r7, #4]
 8005eec:	f000 fa7a 	bl	80063e4 <I2C_MasterTransmit_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8005ef0:	e0c7      	b.n	8006082 <HAL_I2C_EV_IRQHandler+0x2d6>
          }
          else /* HAL_I2C_MODE_MEM */
          {
            if (CurrentMode == HAL_I2C_MODE_MEM)
 8005ef2:	7bfb      	ldrb	r3, [r7, #15]
 8005ef4:	2b40      	cmp	r3, #64	; 0x40
 8005ef6:	f040 80c4 	bne.w	8006082 <HAL_I2C_EV_IRQHandler+0x2d6>
            {
              I2C_MemoryTransmit_TXE_BTF(hi2c);
 8005efa:	6878      	ldr	r0, [r7, #4]
 8005efc:	f000 fae8 	bl	80064d0 <I2C_MemoryTransmit_TXE_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8005f00:	e0bf      	b.n	8006082 <HAL_I2C_EV_IRQHandler+0x2d6>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8005f02:	687b      	ldr	r3, [r7, #4]
 8005f04:	681b      	ldr	r3, [r3, #0]
 8005f06:	685b      	ldr	r3, [r3, #4]
 8005f08:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005f0c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005f10:	f000 80b7 	beq.w	8006082 <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* RXNE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8005f14:	69fb      	ldr	r3, [r7, #28]
 8005f16:	099b      	lsrs	r3, r3, #6
 8005f18:	f003 0301 	and.w	r3, r3, #1
 8005f1c:	2b00      	cmp	r3, #0
 8005f1e:	d00f      	beq.n	8005f40 <HAL_I2C_EV_IRQHandler+0x194>
 8005f20:	697b      	ldr	r3, [r7, #20]
 8005f22:	0a9b      	lsrs	r3, r3, #10
 8005f24:	f003 0301 	and.w	r3, r3, #1
 8005f28:	2b00      	cmp	r3, #0
 8005f2a:	d009      	beq.n	8005f40 <HAL_I2C_EV_IRQHandler+0x194>
 8005f2c:	69fb      	ldr	r3, [r7, #28]
 8005f2e:	089b      	lsrs	r3, r3, #2
 8005f30:	f003 0301 	and.w	r3, r3, #1
 8005f34:	2b00      	cmp	r3, #0
 8005f36:	d103      	bne.n	8005f40 <HAL_I2C_EV_IRQHandler+0x194>
        {
          I2C_MasterReceive_RXNE(hi2c);
 8005f38:	6878      	ldr	r0, [r7, #4]
 8005f3a:	f000 fb5d 	bl	80065f8 <I2C_MasterReceive_RXNE>
 8005f3e:	e011      	b.n	8005f64 <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8005f40:	69fb      	ldr	r3, [r7, #28]
 8005f42:	089b      	lsrs	r3, r3, #2
 8005f44:	f003 0301 	and.w	r3, r3, #1
 8005f48:	2b00      	cmp	r3, #0
 8005f4a:	f000 809a 	beq.w	8006082 <HAL_I2C_EV_IRQHandler+0x2d6>
 8005f4e:	697b      	ldr	r3, [r7, #20]
 8005f50:	0a5b      	lsrs	r3, r3, #9
 8005f52:	f003 0301 	and.w	r3, r3, #1
 8005f56:	2b00      	cmp	r3, #0
 8005f58:	f000 8093 	beq.w	8006082 <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          I2C_MasterReceive_BTF(hi2c);
 8005f5c:	6878      	ldr	r0, [r7, #4]
 8005f5e:	f000 fc06 	bl	800676e <I2C_MasterReceive_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8005f62:	e08e      	b.n	8006082 <HAL_I2C_EV_IRQHandler+0x2d6>
 8005f64:	e08d      	b.n	8006082 <HAL_I2C_EV_IRQHandler+0x2d6>
  /* Slave mode selected */
  else
  {
    /* If an error is detected, read only SR1 register to prevent */
    /* a clear of ADDR flags by reading SR2 after reading SR1 in Error treatment */
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8005f66:	687b      	ldr	r3, [r7, #4]
 8005f68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005f6a:	2b00      	cmp	r3, #0
 8005f6c:	d004      	beq.n	8005f78 <HAL_I2C_EV_IRQHandler+0x1cc>
    {
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8005f6e:	687b      	ldr	r3, [r7, #4]
 8005f70:	681b      	ldr	r3, [r3, #0]
 8005f72:	695b      	ldr	r3, [r3, #20]
 8005f74:	61fb      	str	r3, [r7, #28]
 8005f76:	e007      	b.n	8005f88 <HAL_I2C_EV_IRQHandler+0x1dc>
    }
    else
    {
      sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8005f78:	687b      	ldr	r3, [r7, #4]
 8005f7a:	681b      	ldr	r3, [r3, #0]
 8005f7c:	699b      	ldr	r3, [r3, #24]
 8005f7e:	61bb      	str	r3, [r7, #24]
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8005f80:	687b      	ldr	r3, [r7, #4]
 8005f82:	681b      	ldr	r3, [r3, #0]
 8005f84:	695b      	ldr	r3, [r3, #20]
 8005f86:	61fb      	str	r3, [r7, #28]
    }

    /* ADDR set --------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8005f88:	69fb      	ldr	r3, [r7, #28]
 8005f8a:	085b      	lsrs	r3, r3, #1
 8005f8c:	f003 0301 	and.w	r3, r3, #1
 8005f90:	2b00      	cmp	r3, #0
 8005f92:	d012      	beq.n	8005fba <HAL_I2C_EV_IRQHandler+0x20e>
 8005f94:	697b      	ldr	r3, [r7, #20]
 8005f96:	0a5b      	lsrs	r3, r3, #9
 8005f98:	f003 0301 	and.w	r3, r3, #1
 8005f9c:	2b00      	cmp	r3, #0
 8005f9e:	d00c      	beq.n	8005fba <HAL_I2C_EV_IRQHandler+0x20e>
    {
      /* Now time to read SR2, this will clear ADDR flag automatically */
      if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8005fa0:	687b      	ldr	r3, [r7, #4]
 8005fa2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005fa4:	2b00      	cmp	r3, #0
 8005fa6:	d003      	beq.n	8005fb0 <HAL_I2C_EV_IRQHandler+0x204>
      {
        sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	681b      	ldr	r3, [r3, #0]
 8005fac:	699b      	ldr	r3, [r3, #24]
 8005fae:	61bb      	str	r3, [r7, #24]
      }
      I2C_Slave_ADDR(hi2c, sr2itflags);
 8005fb0:	69b9      	ldr	r1, [r7, #24]
 8005fb2:	6878      	ldr	r0, [r7, #4]
 8005fb4:	f000 ffc4 	bl	8006f40 <I2C_Slave_ADDR>
 8005fb8:	e066      	b.n	8006088 <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* STOPF set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8005fba:	69fb      	ldr	r3, [r7, #28]
 8005fbc:	091b      	lsrs	r3, r3, #4
 8005fbe:	f003 0301 	and.w	r3, r3, #1
 8005fc2:	2b00      	cmp	r3, #0
 8005fc4:	d009      	beq.n	8005fda <HAL_I2C_EV_IRQHandler+0x22e>
 8005fc6:	697b      	ldr	r3, [r7, #20]
 8005fc8:	0a5b      	lsrs	r3, r3, #9
 8005fca:	f003 0301 	and.w	r3, r3, #1
 8005fce:	2b00      	cmp	r3, #0
 8005fd0:	d003      	beq.n	8005fda <HAL_I2C_EV_IRQHandler+0x22e>
    {
      I2C_Slave_STOPF(hi2c);
 8005fd2:	6878      	ldr	r0, [r7, #4]
 8005fd4:	f000 fffe 	bl	8006fd4 <I2C_Slave_STOPF>
 8005fd8:	e056      	b.n	8006088 <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8005fda:	7bbb      	ldrb	r3, [r7, #14]
 8005fdc:	2b21      	cmp	r3, #33	; 0x21
 8005fde:	d002      	beq.n	8005fe6 <HAL_I2C_EV_IRQHandler+0x23a>
 8005fe0:	7bbb      	ldrb	r3, [r7, #14]
 8005fe2:	2b29      	cmp	r3, #41	; 0x29
 8005fe4:	d125      	bne.n	8006032 <HAL_I2C_EV_IRQHandler+0x286>
    {
      /* TXE set and BTF reset -----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8005fe6:	69fb      	ldr	r3, [r7, #28]
 8005fe8:	09db      	lsrs	r3, r3, #7
 8005fea:	f003 0301 	and.w	r3, r3, #1
 8005fee:	2b00      	cmp	r3, #0
 8005ff0:	d00f      	beq.n	8006012 <HAL_I2C_EV_IRQHandler+0x266>
 8005ff2:	697b      	ldr	r3, [r7, #20]
 8005ff4:	0a9b      	lsrs	r3, r3, #10
 8005ff6:	f003 0301 	and.w	r3, r3, #1
 8005ffa:	2b00      	cmp	r3, #0
 8005ffc:	d009      	beq.n	8006012 <HAL_I2C_EV_IRQHandler+0x266>
 8005ffe:	69fb      	ldr	r3, [r7, #28]
 8006000:	089b      	lsrs	r3, r3, #2
 8006002:	f003 0301 	and.w	r3, r3, #1
 8006006:	2b00      	cmp	r3, #0
 8006008:	d103      	bne.n	8006012 <HAL_I2C_EV_IRQHandler+0x266>
      {
        I2C_SlaveTransmit_TXE(hi2c);
 800600a:	6878      	ldr	r0, [r7, #4]
 800600c:	f000 feda 	bl	8006dc4 <I2C_SlaveTransmit_TXE>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8006010:	e039      	b.n	8006086 <HAL_I2C_EV_IRQHandler+0x2da>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8006012:	69fb      	ldr	r3, [r7, #28]
 8006014:	089b      	lsrs	r3, r3, #2
 8006016:	f003 0301 	and.w	r3, r3, #1
 800601a:	2b00      	cmp	r3, #0
 800601c:	d033      	beq.n	8006086 <HAL_I2C_EV_IRQHandler+0x2da>
 800601e:	697b      	ldr	r3, [r7, #20]
 8006020:	0a5b      	lsrs	r3, r3, #9
 8006022:	f003 0301 	and.w	r3, r3, #1
 8006026:	2b00      	cmp	r3, #0
 8006028:	d02d      	beq.n	8006086 <HAL_I2C_EV_IRQHandler+0x2da>
      {
        I2C_SlaveTransmit_BTF(hi2c);
 800602a:	6878      	ldr	r0, [r7, #4]
 800602c:	f000 ff07 	bl	8006e3e <I2C_SlaveTransmit_BTF>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8006030:	e029      	b.n	8006086 <HAL_I2C_EV_IRQHandler+0x2da>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* RXNE set and BTF reset ----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8006032:	69fb      	ldr	r3, [r7, #28]
 8006034:	099b      	lsrs	r3, r3, #6
 8006036:	f003 0301 	and.w	r3, r3, #1
 800603a:	2b00      	cmp	r3, #0
 800603c:	d00f      	beq.n	800605e <HAL_I2C_EV_IRQHandler+0x2b2>
 800603e:	697b      	ldr	r3, [r7, #20]
 8006040:	0a9b      	lsrs	r3, r3, #10
 8006042:	f003 0301 	and.w	r3, r3, #1
 8006046:	2b00      	cmp	r3, #0
 8006048:	d009      	beq.n	800605e <HAL_I2C_EV_IRQHandler+0x2b2>
 800604a:	69fb      	ldr	r3, [r7, #28]
 800604c:	089b      	lsrs	r3, r3, #2
 800604e:	f003 0301 	and.w	r3, r3, #1
 8006052:	2b00      	cmp	r3, #0
 8006054:	d103      	bne.n	800605e <HAL_I2C_EV_IRQHandler+0x2b2>
      {
        I2C_SlaveReceive_RXNE(hi2c);
 8006056:	6878      	ldr	r0, [r7, #4]
 8006058:	f000 ff12 	bl	8006e80 <I2C_SlaveReceive_RXNE>
 800605c:	e014      	b.n	8006088 <HAL_I2C_EV_IRQHandler+0x2dc>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800605e:	69fb      	ldr	r3, [r7, #28]
 8006060:	089b      	lsrs	r3, r3, #2
 8006062:	f003 0301 	and.w	r3, r3, #1
 8006066:	2b00      	cmp	r3, #0
 8006068:	d00e      	beq.n	8006088 <HAL_I2C_EV_IRQHandler+0x2dc>
 800606a:	697b      	ldr	r3, [r7, #20]
 800606c:	0a5b      	lsrs	r3, r3, #9
 800606e:	f003 0301 	and.w	r3, r3, #1
 8006072:	2b00      	cmp	r3, #0
 8006074:	d008      	beq.n	8006088 <HAL_I2C_EV_IRQHandler+0x2dc>
      {
        I2C_SlaveReceive_BTF(hi2c);
 8006076:	6878      	ldr	r0, [r7, #4]
 8006078:	f000 ff40 	bl	8006efc <I2C_SlaveReceive_BTF>
 800607c:	e004      	b.n	8006088 <HAL_I2C_EV_IRQHandler+0x2dc>
      return;
 800607e:	bf00      	nop
 8006080:	e002      	b.n	8006088 <HAL_I2C_EV_IRQHandler+0x2dc>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8006082:	bf00      	nop
 8006084:	e000      	b.n	8006088 <HAL_I2C_EV_IRQHandler+0x2dc>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8006086:	bf00      	nop
      {
        /* Do nothing */
      }
    }
  }
}
 8006088:	3720      	adds	r7, #32
 800608a:	46bd      	mov	sp, r7
 800608c:	bd80      	pop	{r7, pc}

0800608e <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 800608e:	b580      	push	{r7, lr}
 8006090:	b08a      	sub	sp, #40	; 0x28
 8006092:	af00      	add	r7, sp, #0
 8006094:	6078      	str	r0, [r7, #4]
  HAL_I2C_ModeTypeDef tmp1;
  uint32_t tmp2;
  HAL_I2C_StateTypeDef tmp3;
  uint32_t tmp4;
  uint32_t sr1itflags = READ_REG(hi2c->Instance->SR1);
 8006096:	687b      	ldr	r3, [r7, #4]
 8006098:	681b      	ldr	r3, [r3, #0]
 800609a:	695b      	ldr	r3, [r3, #20]
 800609c:	623b      	str	r3, [r7, #32]
  uint32_t itsources  = READ_REG(hi2c->Instance->CR2);
 800609e:	687b      	ldr	r3, [r7, #4]
 80060a0:	681b      	ldr	r3, [r3, #0]
 80060a2:	685b      	ldr	r3, [r3, #4]
 80060a4:	61fb      	str	r3, [r7, #28]
  uint32_t error      = HAL_I2C_ERROR_NONE;
 80060a6:	2300      	movs	r3, #0
 80060a8:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 80060aa:	687b      	ldr	r3, [r7, #4]
 80060ac:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80060b0:	76fb      	strb	r3, [r7, #27]

  /* I2C Bus error interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BERR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 80060b2:	6a3b      	ldr	r3, [r7, #32]
 80060b4:	0a1b      	lsrs	r3, r3, #8
 80060b6:	f003 0301 	and.w	r3, r3, #1
 80060ba:	2b00      	cmp	r3, #0
 80060bc:	d00e      	beq.n	80060dc <HAL_I2C_ER_IRQHandler+0x4e>
 80060be:	69fb      	ldr	r3, [r7, #28]
 80060c0:	0a1b      	lsrs	r3, r3, #8
 80060c2:	f003 0301 	and.w	r3, r3, #1
 80060c6:	2b00      	cmp	r3, #0
 80060c8:	d008      	beq.n	80060dc <HAL_I2C_ER_IRQHandler+0x4e>
  {
    error |= HAL_I2C_ERROR_BERR;
 80060ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80060cc:	f043 0301 	orr.w	r3, r3, #1
 80060d0:	627b      	str	r3, [r7, #36]	; 0x24

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 80060d2:	687b      	ldr	r3, [r7, #4]
 80060d4:	681b      	ldr	r3, [r3, #0]
 80060d6:	f46f 7280 	mvn.w	r2, #256	; 0x100
 80060da:	615a      	str	r2, [r3, #20]
  }

  /* I2C Arbitration Lost error interrupt occurred ---------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ARLO) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 80060dc:	6a3b      	ldr	r3, [r7, #32]
 80060de:	0a5b      	lsrs	r3, r3, #9
 80060e0:	f003 0301 	and.w	r3, r3, #1
 80060e4:	2b00      	cmp	r3, #0
 80060e6:	d00e      	beq.n	8006106 <HAL_I2C_ER_IRQHandler+0x78>
 80060e8:	69fb      	ldr	r3, [r7, #28]
 80060ea:	0a1b      	lsrs	r3, r3, #8
 80060ec:	f003 0301 	and.w	r3, r3, #1
 80060f0:	2b00      	cmp	r3, #0
 80060f2:	d008      	beq.n	8006106 <HAL_I2C_ER_IRQHandler+0x78>
  {
    error |= HAL_I2C_ERROR_ARLO;
 80060f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80060f6:	f043 0302 	orr.w	r3, r3, #2
 80060fa:	627b      	str	r3, [r7, #36]	; 0x24

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 80060fc:	687b      	ldr	r3, [r7, #4]
 80060fe:	681b      	ldr	r3, [r3, #0]
 8006100:	f46f 7200 	mvn.w	r2, #512	; 0x200
 8006104:	615a      	str	r2, [r3, #20]
  }

  /* I2C Acknowledge failure error interrupt occurred ------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8006106:	6a3b      	ldr	r3, [r7, #32]
 8006108:	0a9b      	lsrs	r3, r3, #10
 800610a:	f003 0301 	and.w	r3, r3, #1
 800610e:	2b00      	cmp	r3, #0
 8006110:	d03f      	beq.n	8006192 <HAL_I2C_ER_IRQHandler+0x104>
 8006112:	69fb      	ldr	r3, [r7, #28]
 8006114:	0a1b      	lsrs	r3, r3, #8
 8006116:	f003 0301 	and.w	r3, r3, #1
 800611a:	2b00      	cmp	r3, #0
 800611c:	d039      	beq.n	8006192 <HAL_I2C_ER_IRQHandler+0x104>
  {
    tmp1 = CurrentMode;
 800611e:	7efb      	ldrb	r3, [r7, #27]
 8006120:	76bb      	strb	r3, [r7, #26]
    tmp2 = hi2c->XferCount;
 8006122:	687b      	ldr	r3, [r7, #4]
 8006124:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006126:	b29b      	uxth	r3, r3
 8006128:	617b      	str	r3, [r7, #20]
    tmp3 = hi2c->State;
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006130:	74fb      	strb	r3, [r7, #19]
    tmp4 = hi2c->PreviousState;
 8006132:	687b      	ldr	r3, [r7, #4]
 8006134:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006136:	60fb      	str	r3, [r7, #12]
    if ((tmp1 == HAL_I2C_MODE_SLAVE) && (tmp2 == 0U) && \
 8006138:	7ebb      	ldrb	r3, [r7, #26]
 800613a:	2b20      	cmp	r3, #32
 800613c:	d112      	bne.n	8006164 <HAL_I2C_ER_IRQHandler+0xd6>
 800613e:	697b      	ldr	r3, [r7, #20]
 8006140:	2b00      	cmp	r3, #0
 8006142:	d10f      	bne.n	8006164 <HAL_I2C_ER_IRQHandler+0xd6>
 8006144:	7cfb      	ldrb	r3, [r7, #19]
 8006146:	2b21      	cmp	r3, #33	; 0x21
 8006148:	d008      	beq.n	800615c <HAL_I2C_ER_IRQHandler+0xce>
        ((tmp3 == HAL_I2C_STATE_BUSY_TX) || (tmp3 == HAL_I2C_STATE_BUSY_TX_LISTEN) || \
 800614a:	7cfb      	ldrb	r3, [r7, #19]
 800614c:	2b29      	cmp	r3, #41	; 0x29
 800614e:	d005      	beq.n	800615c <HAL_I2C_ER_IRQHandler+0xce>
 8006150:	7cfb      	ldrb	r3, [r7, #19]
 8006152:	2b28      	cmp	r3, #40	; 0x28
 8006154:	d106      	bne.n	8006164 <HAL_I2C_ER_IRQHandler+0xd6>
         ((tmp3 == HAL_I2C_STATE_LISTEN) && (tmp4 == I2C_STATE_SLAVE_BUSY_TX))))
 8006156:	68fb      	ldr	r3, [r7, #12]
 8006158:	2b21      	cmp	r3, #33	; 0x21
 800615a:	d103      	bne.n	8006164 <HAL_I2C_ER_IRQHandler+0xd6>
    {
      I2C_Slave_AF(hi2c);
 800615c:	6878      	ldr	r0, [r7, #4]
 800615e:	f001 f869 	bl	8007234 <I2C_Slave_AF>
 8006162:	e016      	b.n	8006192 <HAL_I2C_ER_IRQHandler+0x104>
    }
    else
    {
      /* Clear AF flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006164:	687b      	ldr	r3, [r7, #4]
 8006166:	681b      	ldr	r3, [r3, #0]
 8006168:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800616c:	615a      	str	r2, [r3, #20]

      error |= HAL_I2C_ERROR_AF;
 800616e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006170:	f043 0304 	orr.w	r3, r3, #4
 8006174:	627b      	str	r3, [r7, #36]	; 0x24

      /* Do not generate a STOP in case of Slave receive non acknowledge during transfer (mean not at the end of transfer) */
      if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 8006176:	7efb      	ldrb	r3, [r7, #27]
 8006178:	2b10      	cmp	r3, #16
 800617a:	d002      	beq.n	8006182 <HAL_I2C_ER_IRQHandler+0xf4>
 800617c:	7efb      	ldrb	r3, [r7, #27]
 800617e:	2b40      	cmp	r3, #64	; 0x40
 8006180:	d107      	bne.n	8006192 <HAL_I2C_ER_IRQHandler+0x104>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006182:	687b      	ldr	r3, [r7, #4]
 8006184:	681b      	ldr	r3, [r3, #0]
 8006186:	681a      	ldr	r2, [r3, #0]
 8006188:	687b      	ldr	r3, [r7, #4]
 800618a:	681b      	ldr	r3, [r3, #0]
 800618c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006190:	601a      	str	r2, [r3, #0]
      }
    }
  }

  /* I2C Over-Run/Under-Run interrupt occurred -------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_OVR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8006192:	6a3b      	ldr	r3, [r7, #32]
 8006194:	0adb      	lsrs	r3, r3, #11
 8006196:	f003 0301 	and.w	r3, r3, #1
 800619a:	2b00      	cmp	r3, #0
 800619c:	d00e      	beq.n	80061bc <HAL_I2C_ER_IRQHandler+0x12e>
 800619e:	69fb      	ldr	r3, [r7, #28]
 80061a0:	0a1b      	lsrs	r3, r3, #8
 80061a2:	f003 0301 	and.w	r3, r3, #1
 80061a6:	2b00      	cmp	r3, #0
 80061a8:	d008      	beq.n	80061bc <HAL_I2C_ER_IRQHandler+0x12e>
  {
    error |= HAL_I2C_ERROR_OVR;
 80061aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80061ac:	f043 0308 	orr.w	r3, r3, #8
 80061b0:	627b      	str	r3, [r7, #36]	; 0x24
    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 80061b2:	687b      	ldr	r3, [r7, #4]
 80061b4:	681b      	ldr	r3, [r3, #0]
 80061b6:	f46f 6200 	mvn.w	r2, #2048	; 0x800
 80061ba:	615a      	str	r2, [r3, #20]
  }

  /* Call the Error Callback in case of Error detected -----------------------*/
  if (error != HAL_I2C_ERROR_NONE)
 80061bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80061be:	2b00      	cmp	r3, #0
 80061c0:	d008      	beq.n	80061d4 <HAL_I2C_ER_IRQHandler+0x146>
  {
    hi2c->ErrorCode |= error;
 80061c2:	687b      	ldr	r3, [r7, #4]
 80061c4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80061c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80061c8:	431a      	orrs	r2, r3
 80061ca:	687b      	ldr	r3, [r7, #4]
 80061cc:	641a      	str	r2, [r3, #64]	; 0x40
    I2C_ITError(hi2c);
 80061ce:	6878      	ldr	r0, [r7, #4]
 80061d0:	f001 f8a0 	bl	8007314 <I2C_ITError>
  }
}
 80061d4:	bf00      	nop
 80061d6:	3728      	adds	r7, #40	; 0x28
 80061d8:	46bd      	mov	sp, r7
 80061da:	bd80      	pop	{r7, pc}

080061dc <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80061dc:	b480      	push	{r7}
 80061de:	b083      	sub	sp, #12
 80061e0:	af00      	add	r7, sp, #0
 80061e2:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback could be implemented in the user file
   */
}
 80061e4:	bf00      	nop
 80061e6:	370c      	adds	r7, #12
 80061e8:	46bd      	mov	sp, r7
 80061ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061ee:	4770      	bx	lr

080061f0 <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80061f0:	b480      	push	{r7}
 80061f2:	b083      	sub	sp, #12
 80061f4:	af00      	add	r7, sp, #0
 80061f6:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 80061f8:	bf00      	nop
 80061fa:	370c      	adds	r7, #12
 80061fc:	46bd      	mov	sp, r7
 80061fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006202:	4770      	bx	lr

08006204 <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8006204:	b480      	push	{r7}
 8006206:	b083      	sub	sp, #12
 8006208:	af00      	add	r7, sp, #0
 800620a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 800620c:	bf00      	nop
 800620e:	370c      	adds	r7, #12
 8006210:	46bd      	mov	sp, r7
 8006212:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006216:	4770      	bx	lr

08006218 <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8006218:	b480      	push	{r7}
 800621a:	b083      	sub	sp, #12
 800621c:	af00      	add	r7, sp, #0
 800621e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 8006220:	bf00      	nop
 8006222:	370c      	adds	r7, #12
 8006224:	46bd      	mov	sp, r7
 8006226:	f85d 7b04 	ldr.w	r7, [sp], #4
 800622a:	4770      	bx	lr

0800622c <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XferDirection_definition
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 800622c:	b480      	push	{r7}
 800622e:	b083      	sub	sp, #12
 8006230:	af00      	add	r7, sp, #0
 8006232:	6078      	str	r0, [r7, #4]
 8006234:	460b      	mov	r3, r1
 8006236:	70fb      	strb	r3, [r7, #3]
 8006238:	4613      	mov	r3, r2
 800623a:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 800623c:	bf00      	nop
 800623e:	370c      	adds	r7, #12
 8006240:	46bd      	mov	sp, r7
 8006242:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006246:	4770      	bx	lr

08006248 <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8006248:	b480      	push	{r7}
 800624a:	b083      	sub	sp, #12
 800624c:	af00      	add	r7, sp, #0
 800624e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
  */
}
 8006250:	bf00      	nop
 8006252:	370c      	adds	r7, #12
 8006254:	46bd      	mov	sp, r7
 8006256:	f85d 7b04 	ldr.w	r7, [sp], #4
 800625a:	4770      	bx	lr

0800625c <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800625c:	b480      	push	{r7}
 800625e:	b083      	sub	sp, #12
 8006260:	af00      	add	r7, sp, #0
 8006262:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 8006264:	bf00      	nop
 8006266:	370c      	adds	r7, #12
 8006268:	46bd      	mov	sp, r7
 800626a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800626e:	4770      	bx	lr

08006270 <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8006270:	b480      	push	{r7}
 8006272:	b083      	sub	sp, #12
 8006274:	af00      	add	r7, sp, #0
 8006276:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 8006278:	bf00      	nop
 800627a:	370c      	adds	r7, #12
 800627c:	46bd      	mov	sp, r7
 800627e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006282:	4770      	bx	lr

08006284 <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8006284:	b480      	push	{r7}
 8006286:	b083      	sub	sp, #12
 8006288:	af00      	add	r7, sp, #0
 800628a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 800628c:	bf00      	nop
 800628e:	370c      	adds	r7, #12
 8006290:	46bd      	mov	sp, r7
 8006292:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006296:	4770      	bx	lr

08006298 <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8006298:	b480      	push	{r7}
 800629a:	b083      	sub	sp, #12
 800629c:	af00      	add	r7, sp, #0
 800629e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 80062a0:	bf00      	nop
 80062a2:	370c      	adds	r7, #12
 80062a4:	46bd      	mov	sp, r7
 80062a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062aa:	4770      	bx	lr

080062ac <I2C_MasterTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 80062ac:	b580      	push	{r7, lr}
 80062ae:	b084      	sub	sp, #16
 80062b0:	af00      	add	r7, sp, #0
 80062b2:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80062b4:	687b      	ldr	r3, [r7, #4]
 80062b6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80062ba:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 80062bc:	687b      	ldr	r3, [r7, #4]
 80062be:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80062c2:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 80062c4:	687b      	ldr	r3, [r7, #4]
 80062c6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80062c8:	60bb      	str	r3, [r7, #8]

  if ((hi2c->XferSize == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 80062ca:	687b      	ldr	r3, [r7, #4]
 80062cc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80062ce:	2b00      	cmp	r3, #0
 80062d0:	d150      	bne.n	8006374 <I2C_MasterTransmit_TXE+0xc8>
 80062d2:	7bfb      	ldrb	r3, [r7, #15]
 80062d4:	2b21      	cmp	r3, #33	; 0x21
 80062d6:	d14d      	bne.n	8006374 <I2C_MasterTransmit_TXE+0xc8>
  {
    /* Call TxCpltCallback() directly if no stop mode is set */
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 80062d8:	68bb      	ldr	r3, [r7, #8]
 80062da:	2b08      	cmp	r3, #8
 80062dc:	d01d      	beq.n	800631a <I2C_MasterTransmit_TXE+0x6e>
 80062de:	68bb      	ldr	r3, [r7, #8]
 80062e0:	2b20      	cmp	r3, #32
 80062e2:	d01a      	beq.n	800631a <I2C_MasterTransmit_TXE+0x6e>
 80062e4:	68bb      	ldr	r3, [r7, #8]
 80062e6:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80062ea:	d016      	beq.n	800631a <I2C_MasterTransmit_TXE+0x6e>
    {
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80062ec:	687b      	ldr	r3, [r7, #4]
 80062ee:	681b      	ldr	r3, [r3, #0]
 80062f0:	685a      	ldr	r2, [r3, #4]
 80062f2:	687b      	ldr	r3, [r7, #4]
 80062f4:	681b      	ldr	r3, [r3, #0]
 80062f6:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80062fa:	605a      	str	r2, [r3, #4]

      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 80062fc:	687b      	ldr	r3, [r7, #4]
 80062fe:	2211      	movs	r2, #17
 8006300:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8006302:	687b      	ldr	r3, [r7, #4]
 8006304:	2200      	movs	r2, #0
 8006306:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->State = HAL_I2C_STATE_READY;
 800630a:	687b      	ldr	r3, [r7, #4]
 800630c:	2220      	movs	r2, #32
 800630e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->MasterTxCpltCallback(hi2c);
#else
      HAL_I2C_MasterTxCpltCallback(hi2c);
 8006312:	6878      	ldr	r0, [r7, #4]
 8006314:	f7ff ff62 	bl	80061dc <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8006318:	e060      	b.n	80063dc <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else /* Generate Stop condition then Call TxCpltCallback() */
    {
      /* Disable EVT, BUF and ERR interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800631a:	687b      	ldr	r3, [r7, #4]
 800631c:	681b      	ldr	r3, [r3, #0]
 800631e:	685a      	ldr	r2, [r3, #4]
 8006320:	687b      	ldr	r3, [r7, #4]
 8006322:	681b      	ldr	r3, [r3, #0]
 8006324:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8006328:	605a      	str	r2, [r3, #4]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800632a:	687b      	ldr	r3, [r7, #4]
 800632c:	681b      	ldr	r3, [r3, #0]
 800632e:	681a      	ldr	r2, [r3, #0]
 8006330:	687b      	ldr	r3, [r7, #4]
 8006332:	681b      	ldr	r3, [r3, #0]
 8006334:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006338:	601a      	str	r2, [r3, #0]

      hi2c->PreviousState = I2C_STATE_NONE;
 800633a:	687b      	ldr	r3, [r7, #4]
 800633c:	2200      	movs	r2, #0
 800633e:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8006340:	687b      	ldr	r3, [r7, #4]
 8006342:	2220      	movs	r2, #32
 8006344:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8006348:	687b      	ldr	r3, [r7, #4]
 800634a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800634e:	b2db      	uxtb	r3, r3
 8006350:	2b40      	cmp	r3, #64	; 0x40
 8006352:	d107      	bne.n	8006364 <I2C_MasterTransmit_TXE+0xb8>
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8006354:	687b      	ldr	r3, [r7, #4]
 8006356:	2200      	movs	r2, #0
 8006358:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MemTxCpltCallback(hi2c);
#else
        HAL_I2C_MemTxCpltCallback(hi2c);
 800635c:	6878      	ldr	r0, [r7, #4]
 800635e:	f7ff ff7d 	bl	800625c <HAL_I2C_MemTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8006362:	e03b      	b.n	80063dc <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
      else
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8006364:	687b      	ldr	r3, [r7, #4]
 8006366:	2200      	movs	r2, #0
 8006368:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MasterTxCpltCallback(hi2c);
#else
        HAL_I2C_MasterTxCpltCallback(hi2c);
 800636c:	6878      	ldr	r0, [r7, #4]
 800636e:	f7ff ff35 	bl	80061dc <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8006372:	e033      	b.n	80063dc <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
  else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || \
 8006374:	7bfb      	ldrb	r3, [r7, #15]
 8006376:	2b21      	cmp	r3, #33	; 0x21
 8006378:	d005      	beq.n	8006386 <I2C_MasterTransmit_TXE+0xda>
 800637a:	7bbb      	ldrb	r3, [r7, #14]
 800637c:	2b40      	cmp	r3, #64	; 0x40
 800637e:	d12d      	bne.n	80063dc <I2C_MasterTransmit_TXE+0x130>
           ((CurrentMode == HAL_I2C_MODE_MEM) && (CurrentState == HAL_I2C_STATE_BUSY_RX)))
 8006380:	7bfb      	ldrb	r3, [r7, #15]
 8006382:	2b22      	cmp	r3, #34	; 0x22
 8006384:	d12a      	bne.n	80063dc <I2C_MasterTransmit_TXE+0x130>
  {
    if (hi2c->XferCount == 0U)
 8006386:	687b      	ldr	r3, [r7, #4]
 8006388:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800638a:	b29b      	uxth	r3, r3
 800638c:	2b00      	cmp	r3, #0
 800638e:	d108      	bne.n	80063a2 <I2C_MasterTransmit_TXE+0xf6>
    {
      /* Disable BUF interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8006390:	687b      	ldr	r3, [r7, #4]
 8006392:	681b      	ldr	r3, [r3, #0]
 8006394:	685a      	ldr	r2, [r3, #4]
 8006396:	687b      	ldr	r3, [r7, #4]
 8006398:	681b      	ldr	r3, [r3, #0]
 800639a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800639e:	605a      	str	r2, [r3, #4]
  }
  else
  {
    /* Do nothing */
  }
}
 80063a0:	e01c      	b.n	80063dc <I2C_MasterTransmit_TXE+0x130>
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80063a2:	687b      	ldr	r3, [r7, #4]
 80063a4:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80063a8:	b2db      	uxtb	r3, r3
 80063aa:	2b40      	cmp	r3, #64	; 0x40
 80063ac:	d103      	bne.n	80063b6 <I2C_MasterTransmit_TXE+0x10a>
        I2C_MemoryTransmit_TXE_BTF(hi2c);
 80063ae:	6878      	ldr	r0, [r7, #4]
 80063b0:	f000 f88e 	bl	80064d0 <I2C_MemoryTransmit_TXE_BTF>
}
 80063b4:	e012      	b.n	80063dc <I2C_MasterTransmit_TXE+0x130>
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80063b6:	687b      	ldr	r3, [r7, #4]
 80063b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80063ba:	781a      	ldrb	r2, [r3, #0]
 80063bc:	687b      	ldr	r3, [r7, #4]
 80063be:	681b      	ldr	r3, [r3, #0]
 80063c0:	611a      	str	r2, [r3, #16]
        hi2c->pBuffPtr++;
 80063c2:	687b      	ldr	r3, [r7, #4]
 80063c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80063c6:	1c5a      	adds	r2, r3, #1
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 80063cc:	687b      	ldr	r3, [r7, #4]
 80063ce:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80063d0:	b29b      	uxth	r3, r3
 80063d2:	3b01      	subs	r3, #1
 80063d4:	b29a      	uxth	r2, r3
 80063d6:	687b      	ldr	r3, [r7, #4]
 80063d8:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 80063da:	e7ff      	b.n	80063dc <I2C_MasterTransmit_TXE+0x130>
 80063dc:	bf00      	nop
 80063de:	3710      	adds	r7, #16
 80063e0:	46bd      	mov	sp, r7
 80063e2:	bd80      	pop	{r7, pc}

080063e4 <I2C_MasterTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 80063e4:	b580      	push	{r7, lr}
 80063e6:	b084      	sub	sp, #16
 80063e8:	af00      	add	r7, sp, #0
 80063ea:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80063ec:	687b      	ldr	r3, [r7, #4]
 80063ee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80063f0:	60fb      	str	r3, [r7, #12]

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 80063f2:	687b      	ldr	r3, [r7, #4]
 80063f4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80063f8:	b2db      	uxtb	r3, r3
 80063fa:	2b21      	cmp	r3, #33	; 0x21
 80063fc:	d164      	bne.n	80064c8 <I2C_MasterTransmit_BTF+0xe4>
  {
    if (hi2c->XferCount != 0U)
 80063fe:	687b      	ldr	r3, [r7, #4]
 8006400:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006402:	b29b      	uxth	r3, r3
 8006404:	2b00      	cmp	r3, #0
 8006406:	d012      	beq.n	800642e <I2C_MasterTransmit_BTF+0x4a>
    {
      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8006408:	687b      	ldr	r3, [r7, #4]
 800640a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800640c:	781a      	ldrb	r2, [r3, #0]
 800640e:	687b      	ldr	r3, [r7, #4]
 8006410:	681b      	ldr	r3, [r3, #0]
 8006412:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006414:	687b      	ldr	r3, [r7, #4]
 8006416:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006418:	1c5a      	adds	r2, r3, #1
 800641a:	687b      	ldr	r3, [r7, #4]
 800641c:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 800641e:	687b      	ldr	r3, [r7, #4]
 8006420:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006422:	b29b      	uxth	r3, r3
 8006424:	3b01      	subs	r3, #1
 8006426:	b29a      	uxth	r2, r3
 8006428:	687b      	ldr	r3, [r7, #4]
 800642a:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
  else
  {
    /* Do nothing */
  }
}
 800642c:	e04c      	b.n	80064c8 <I2C_MasterTransmit_BTF+0xe4>
      if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 800642e:	68fb      	ldr	r3, [r7, #12]
 8006430:	2b08      	cmp	r3, #8
 8006432:	d01d      	beq.n	8006470 <I2C_MasterTransmit_BTF+0x8c>
 8006434:	68fb      	ldr	r3, [r7, #12]
 8006436:	2b20      	cmp	r3, #32
 8006438:	d01a      	beq.n	8006470 <I2C_MasterTransmit_BTF+0x8c>
 800643a:	68fb      	ldr	r3, [r7, #12]
 800643c:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8006440:	d016      	beq.n	8006470 <I2C_MasterTransmit_BTF+0x8c>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8006442:	687b      	ldr	r3, [r7, #4]
 8006444:	681b      	ldr	r3, [r3, #0]
 8006446:	685a      	ldr	r2, [r3, #4]
 8006448:	687b      	ldr	r3, [r7, #4]
 800644a:	681b      	ldr	r3, [r3, #0]
 800644c:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8006450:	605a      	str	r2, [r3, #4]
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8006452:	687b      	ldr	r3, [r7, #4]
 8006454:	2211      	movs	r2, #17
 8006456:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8006458:	687b      	ldr	r3, [r7, #4]
 800645a:	2200      	movs	r2, #0
 800645c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->State = HAL_I2C_STATE_READY;
 8006460:	687b      	ldr	r3, [r7, #4]
 8006462:	2220      	movs	r2, #32
 8006464:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8006468:	6878      	ldr	r0, [r7, #4]
 800646a:	f7ff feb7 	bl	80061dc <HAL_I2C_MasterTxCpltCallback>
}
 800646e:	e02b      	b.n	80064c8 <I2C_MasterTransmit_BTF+0xe4>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8006470:	687b      	ldr	r3, [r7, #4]
 8006472:	681b      	ldr	r3, [r3, #0]
 8006474:	685a      	ldr	r2, [r3, #4]
 8006476:	687b      	ldr	r3, [r7, #4]
 8006478:	681b      	ldr	r3, [r3, #0]
 800647a:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800647e:	605a      	str	r2, [r3, #4]
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006480:	687b      	ldr	r3, [r7, #4]
 8006482:	681b      	ldr	r3, [r3, #0]
 8006484:	681a      	ldr	r2, [r3, #0]
 8006486:	687b      	ldr	r3, [r7, #4]
 8006488:	681b      	ldr	r3, [r3, #0]
 800648a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800648e:	601a      	str	r2, [r3, #0]
        hi2c->PreviousState = I2C_STATE_NONE;
 8006490:	687b      	ldr	r3, [r7, #4]
 8006492:	2200      	movs	r2, #0
 8006494:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8006496:	687b      	ldr	r3, [r7, #4]
 8006498:	2220      	movs	r2, #32
 800649a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800649e:	687b      	ldr	r3, [r7, #4]
 80064a0:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80064a4:	b2db      	uxtb	r3, r3
 80064a6:	2b40      	cmp	r3, #64	; 0x40
 80064a8:	d107      	bne.n	80064ba <I2C_MasterTransmit_BTF+0xd6>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80064aa:	687b      	ldr	r3, [r7, #4]
 80064ac:	2200      	movs	r2, #0
 80064ae:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          HAL_I2C_MemTxCpltCallback(hi2c);
 80064b2:	6878      	ldr	r0, [r7, #4]
 80064b4:	f7ff fed2 	bl	800625c <HAL_I2C_MemTxCpltCallback>
}
 80064b8:	e006      	b.n	80064c8 <I2C_MasterTransmit_BTF+0xe4>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80064ba:	687b      	ldr	r3, [r7, #4]
 80064bc:	2200      	movs	r2, #0
 80064be:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          HAL_I2C_MasterTxCpltCallback(hi2c);
 80064c2:	6878      	ldr	r0, [r7, #4]
 80064c4:	f7ff fe8a 	bl	80061dc <HAL_I2C_MasterTxCpltCallback>
}
 80064c8:	bf00      	nop
 80064ca:	3710      	adds	r7, #16
 80064cc:	46bd      	mov	sp, r7
 80064ce:	bd80      	pop	{r7, pc}

080064d0 <I2C_MemoryTransmit_TXE_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MemoryTransmit_TXE_BTF(I2C_HandleTypeDef *hi2c)
{
 80064d0:	b580      	push	{r7, lr}
 80064d2:	b084      	sub	sp, #16
 80064d4:	af00      	add	r7, sp, #0
 80064d6:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80064d8:	687b      	ldr	r3, [r7, #4]
 80064da:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80064de:	73fb      	strb	r3, [r7, #15]

  if (hi2c->EventCount == 0U)
 80064e0:	687b      	ldr	r3, [r7, #4]
 80064e2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80064e4:	2b00      	cmp	r3, #0
 80064e6:	d11d      	bne.n	8006524 <I2C_MemoryTransmit_TXE_BTF+0x54>
  {
    /* If Memory address size is 8Bit */
    if (hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 80064e8:	687b      	ldr	r3, [r7, #4]
 80064ea:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80064ec:	2b01      	cmp	r3, #1
 80064ee:	d10b      	bne.n	8006508 <I2C_MemoryTransmit_TXE_BTF+0x38>
    {
      /* Send Memory Address */
      hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 80064f0:	687b      	ldr	r3, [r7, #4]
 80064f2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80064f4:	b2da      	uxtb	r2, r3
 80064f6:	687b      	ldr	r3, [r7, #4]
 80064f8:	681b      	ldr	r3, [r3, #0]
 80064fa:	611a      	str	r2, [r3, #16]

      hi2c->EventCount += 2U;
 80064fc:	687b      	ldr	r3, [r7, #4]
 80064fe:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006500:	1c9a      	adds	r2, r3, #2
 8006502:	687b      	ldr	r3, [r7, #4]
 8006504:	651a      	str	r2, [r3, #80]	; 0x50
  }
  else
  {
    /* Do nothing */
  }
}
 8006506:	e073      	b.n	80065f0 <I2C_MemoryTransmit_TXE_BTF+0x120>
      hi2c->Instance->DR = I2C_MEM_ADD_MSB(hi2c->Memaddress);
 8006508:	687b      	ldr	r3, [r7, #4]
 800650a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800650c:	b29b      	uxth	r3, r3
 800650e:	121b      	asrs	r3, r3, #8
 8006510:	b2da      	uxtb	r2, r3
 8006512:	687b      	ldr	r3, [r7, #4]
 8006514:	681b      	ldr	r3, [r3, #0]
 8006516:	611a      	str	r2, [r3, #16]
      hi2c->EventCount++;
 8006518:	687b      	ldr	r3, [r7, #4]
 800651a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800651c:	1c5a      	adds	r2, r3, #1
 800651e:	687b      	ldr	r3, [r7, #4]
 8006520:	651a      	str	r2, [r3, #80]	; 0x50
}
 8006522:	e065      	b.n	80065f0 <I2C_MemoryTransmit_TXE_BTF+0x120>
  else if (hi2c->EventCount == 1U)
 8006524:	687b      	ldr	r3, [r7, #4]
 8006526:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006528:	2b01      	cmp	r3, #1
 800652a:	d10b      	bne.n	8006544 <I2C_MemoryTransmit_TXE_BTF+0x74>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 800652c:	687b      	ldr	r3, [r7, #4]
 800652e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006530:	b2da      	uxtb	r2, r3
 8006532:	687b      	ldr	r3, [r7, #4]
 8006534:	681b      	ldr	r3, [r3, #0]
 8006536:	611a      	str	r2, [r3, #16]
    hi2c->EventCount++;
 8006538:	687b      	ldr	r3, [r7, #4]
 800653a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800653c:	1c5a      	adds	r2, r3, #1
 800653e:	687b      	ldr	r3, [r7, #4]
 8006540:	651a      	str	r2, [r3, #80]	; 0x50
}
 8006542:	e055      	b.n	80065f0 <I2C_MemoryTransmit_TXE_BTF+0x120>
  else if (hi2c->EventCount == 2U)
 8006544:	687b      	ldr	r3, [r7, #4]
 8006546:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006548:	2b02      	cmp	r3, #2
 800654a:	d151      	bne.n	80065f0 <I2C_MemoryTransmit_TXE_BTF+0x120>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX)
 800654c:	7bfb      	ldrb	r3, [r7, #15]
 800654e:	2b22      	cmp	r3, #34	; 0x22
 8006550:	d10d      	bne.n	800656e <I2C_MemoryTransmit_TXE_BTF+0x9e>
      hi2c->Instance->CR1 |= I2C_CR1_START;
 8006552:	687b      	ldr	r3, [r7, #4]
 8006554:	681b      	ldr	r3, [r3, #0]
 8006556:	681a      	ldr	r2, [r3, #0]
 8006558:	687b      	ldr	r3, [r7, #4]
 800655a:	681b      	ldr	r3, [r3, #0]
 800655c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006560:	601a      	str	r2, [r3, #0]
      hi2c->EventCount++;
 8006562:	687b      	ldr	r3, [r7, #4]
 8006564:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006566:	1c5a      	adds	r2, r3, #1
 8006568:	687b      	ldr	r3, [r7, #4]
 800656a:	651a      	str	r2, [r3, #80]	; 0x50
}
 800656c:	e040      	b.n	80065f0 <I2C_MemoryTransmit_TXE_BTF+0x120>
    else if ((hi2c->XferCount > 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 800656e:	687b      	ldr	r3, [r7, #4]
 8006570:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006572:	b29b      	uxth	r3, r3
 8006574:	2b00      	cmp	r3, #0
 8006576:	d015      	beq.n	80065a4 <I2C_MemoryTransmit_TXE_BTF+0xd4>
 8006578:	7bfb      	ldrb	r3, [r7, #15]
 800657a:	2b21      	cmp	r3, #33	; 0x21
 800657c:	d112      	bne.n	80065a4 <I2C_MemoryTransmit_TXE_BTF+0xd4>
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800657e:	687b      	ldr	r3, [r7, #4]
 8006580:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006582:	781a      	ldrb	r2, [r3, #0]
 8006584:	687b      	ldr	r3, [r7, #4]
 8006586:	681b      	ldr	r3, [r3, #0]
 8006588:	611a      	str	r2, [r3, #16]
      hi2c->pBuffPtr++;
 800658a:	687b      	ldr	r3, [r7, #4]
 800658c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800658e:	1c5a      	adds	r2, r3, #1
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	625a      	str	r2, [r3, #36]	; 0x24
      hi2c->XferCount--;
 8006594:	687b      	ldr	r3, [r7, #4]
 8006596:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006598:	b29b      	uxth	r3, r3
 800659a:	3b01      	subs	r3, #1
 800659c:	b29a      	uxth	r2, r3
 800659e:	687b      	ldr	r3, [r7, #4]
 80065a0:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 80065a2:	e025      	b.n	80065f0 <I2C_MemoryTransmit_TXE_BTF+0x120>
    else if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 80065a4:	687b      	ldr	r3, [r7, #4]
 80065a6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80065a8:	b29b      	uxth	r3, r3
 80065aa:	2b00      	cmp	r3, #0
 80065ac:	d120      	bne.n	80065f0 <I2C_MemoryTransmit_TXE_BTF+0x120>
 80065ae:	7bfb      	ldrb	r3, [r7, #15]
 80065b0:	2b21      	cmp	r3, #33	; 0x21
 80065b2:	d11d      	bne.n	80065f0 <I2C_MemoryTransmit_TXE_BTF+0x120>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80065b4:	687b      	ldr	r3, [r7, #4]
 80065b6:	681b      	ldr	r3, [r3, #0]
 80065b8:	685a      	ldr	r2, [r3, #4]
 80065ba:	687b      	ldr	r3, [r7, #4]
 80065bc:	681b      	ldr	r3, [r3, #0]
 80065be:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80065c2:	605a      	str	r2, [r3, #4]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80065c4:	687b      	ldr	r3, [r7, #4]
 80065c6:	681b      	ldr	r3, [r3, #0]
 80065c8:	681a      	ldr	r2, [r3, #0]
 80065ca:	687b      	ldr	r3, [r7, #4]
 80065cc:	681b      	ldr	r3, [r3, #0]
 80065ce:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80065d2:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 80065d4:	687b      	ldr	r3, [r7, #4]
 80065d6:	2200      	movs	r2, #0
 80065d8:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 80065da:	687b      	ldr	r3, [r7, #4]
 80065dc:	2220      	movs	r2, #32
 80065de:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80065e2:	687b      	ldr	r3, [r7, #4]
 80065e4:	2200      	movs	r2, #0
 80065e6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      HAL_I2C_MemTxCpltCallback(hi2c);
 80065ea:	6878      	ldr	r0, [r7, #4]
 80065ec:	f7ff fe36 	bl	800625c <HAL_I2C_MemTxCpltCallback>
}
 80065f0:	bf00      	nop
 80065f2:	3710      	adds	r7, #16
 80065f4:	46bd      	mov	sp, r7
 80065f6:	bd80      	pop	{r7, pc}

080065f8 <I2C_MasterReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 80065f8:	b580      	push	{r7, lr}
 80065fa:	b084      	sub	sp, #16
 80065fc:	af00      	add	r7, sp, #0
 80065fe:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8006600:	687b      	ldr	r3, [r7, #4]
 8006602:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006606:	b2db      	uxtb	r3, r3
 8006608:	2b22      	cmp	r3, #34	; 0x22
 800660a:	f040 80ac 	bne.w	8006766 <I2C_MasterReceive_RXNE+0x16e>
  {
    uint32_t tmp;

    tmp = hi2c->XferCount;
 800660e:	687b      	ldr	r3, [r7, #4]
 8006610:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006612:	b29b      	uxth	r3, r3
 8006614:	60fb      	str	r3, [r7, #12]
    if (tmp > 3U)
 8006616:	68fb      	ldr	r3, [r7, #12]
 8006618:	2b03      	cmp	r3, #3
 800661a:	d921      	bls.n	8006660 <I2C_MasterReceive_RXNE+0x68>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800661c:	687b      	ldr	r3, [r7, #4]
 800661e:	681b      	ldr	r3, [r3, #0]
 8006620:	691a      	ldr	r2, [r3, #16]
 8006622:	687b      	ldr	r3, [r7, #4]
 8006624:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006626:	b2d2      	uxtb	r2, r2
 8006628:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800662a:	687b      	ldr	r3, [r7, #4]
 800662c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800662e:	1c5a      	adds	r2, r3, #1
 8006630:	687b      	ldr	r3, [r7, #4]
 8006632:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8006634:	687b      	ldr	r3, [r7, #4]
 8006636:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006638:	b29b      	uxth	r3, r3
 800663a:	3b01      	subs	r3, #1
 800663c:	b29a      	uxth	r2, r3
 800663e:	687b      	ldr	r3, [r7, #4]
 8006640:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount == (uint16_t)3)
 8006642:	687b      	ldr	r3, [r7, #4]
 8006644:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006646:	b29b      	uxth	r3, r3
 8006648:	2b03      	cmp	r3, #3
 800664a:	f040 808c 	bne.w	8006766 <I2C_MasterReceive_RXNE+0x16e>
      {
        /* Disable BUF interrupt, this help to treat correctly the last 4 bytes
        on BTF subroutine */
        /* Disable BUF interrupt */
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800664e:	687b      	ldr	r3, [r7, #4]
 8006650:	681b      	ldr	r3, [r3, #0]
 8006652:	685a      	ldr	r2, [r3, #4]
 8006654:	687b      	ldr	r3, [r7, #4]
 8006656:	681b      	ldr	r3, [r3, #0]
 8006658:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800665c:	605a      	str	r2, [r3, #4]
      /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
         on BTF subroutine if there is a reception delay between N-1 and N byte */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
    }
  }
}
 800665e:	e082      	b.n	8006766 <I2C_MasterReceive_RXNE+0x16e>
    else if ((hi2c->XferOptions != I2C_FIRST_AND_NEXT_FRAME) && ((tmp == 1U) || (tmp == 0U)))
 8006660:	687b      	ldr	r3, [r7, #4]
 8006662:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006664:	2b02      	cmp	r3, #2
 8006666:	d075      	beq.n	8006754 <I2C_MasterReceive_RXNE+0x15c>
 8006668:	68fb      	ldr	r3, [r7, #12]
 800666a:	2b01      	cmp	r3, #1
 800666c:	d002      	beq.n	8006674 <I2C_MasterReceive_RXNE+0x7c>
 800666e:	68fb      	ldr	r3, [r7, #12]
 8006670:	2b00      	cmp	r3, #0
 8006672:	d16f      	bne.n	8006754 <I2C_MasterReceive_RXNE+0x15c>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8006674:	6878      	ldr	r0, [r7, #4]
 8006676:	f001 f827 	bl	80076c8 <I2C_WaitOnSTOPRequestThroughIT>
 800667a:	4603      	mov	r3, r0
 800667c:	2b00      	cmp	r3, #0
 800667e:	d142      	bne.n	8006706 <I2C_MasterReceive_RXNE+0x10e>
        CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006680:	687b      	ldr	r3, [r7, #4]
 8006682:	681b      	ldr	r3, [r3, #0]
 8006684:	681a      	ldr	r2, [r3, #0]
 8006686:	687b      	ldr	r3, [r7, #4]
 8006688:	681b      	ldr	r3, [r3, #0]
 800668a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800668e:	601a      	str	r2, [r3, #0]
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8006690:	687b      	ldr	r3, [r7, #4]
 8006692:	681b      	ldr	r3, [r3, #0]
 8006694:	685a      	ldr	r2, [r3, #4]
 8006696:	687b      	ldr	r3, [r7, #4]
 8006698:	681b      	ldr	r3, [r3, #0]
 800669a:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800669e:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80066a0:	687b      	ldr	r3, [r7, #4]
 80066a2:	681b      	ldr	r3, [r3, #0]
 80066a4:	691a      	ldr	r2, [r3, #16]
 80066a6:	687b      	ldr	r3, [r7, #4]
 80066a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80066aa:	b2d2      	uxtb	r2, r2
 80066ac:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 80066ae:	687b      	ldr	r3, [r7, #4]
 80066b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80066b2:	1c5a      	adds	r2, r3, #1
 80066b4:	687b      	ldr	r3, [r7, #4]
 80066b6:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 80066b8:	687b      	ldr	r3, [r7, #4]
 80066ba:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80066bc:	b29b      	uxth	r3, r3
 80066be:	3b01      	subs	r3, #1
 80066c0:	b29a      	uxth	r2, r3
 80066c2:	687b      	ldr	r3, [r7, #4]
 80066c4:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 80066c6:	687b      	ldr	r3, [r7, #4]
 80066c8:	2220      	movs	r2, #32
 80066ca:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80066ce:	687b      	ldr	r3, [r7, #4]
 80066d0:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80066d4:	b2db      	uxtb	r3, r3
 80066d6:	2b40      	cmp	r3, #64	; 0x40
 80066d8:	d10a      	bne.n	80066f0 <I2C_MasterReceive_RXNE+0xf8>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80066da:	687b      	ldr	r3, [r7, #4]
 80066dc:	2200      	movs	r2, #0
 80066de:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->PreviousState = I2C_STATE_NONE;
 80066e2:	687b      	ldr	r3, [r7, #4]
 80066e4:	2200      	movs	r2, #0
 80066e6:	631a      	str	r2, [r3, #48]	; 0x30
          HAL_I2C_MemRxCpltCallback(hi2c);
 80066e8:	6878      	ldr	r0, [r7, #4]
 80066ea:	f7ff fdc1 	bl	8006270 <HAL_I2C_MemRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 80066ee:	e03a      	b.n	8006766 <I2C_MasterReceive_RXNE+0x16e>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80066f0:	687b      	ldr	r3, [r7, #4]
 80066f2:	2200      	movs	r2, #0
 80066f4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 80066f8:	687b      	ldr	r3, [r7, #4]
 80066fa:	2212      	movs	r2, #18
 80066fc:	631a      	str	r2, [r3, #48]	; 0x30
          HAL_I2C_MasterRxCpltCallback(hi2c);
 80066fe:	6878      	ldr	r0, [r7, #4]
 8006700:	f7ff fd76 	bl	80061f0 <HAL_I2C_MasterRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8006704:	e02f      	b.n	8006766 <I2C_MasterReceive_RXNE+0x16e>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8006706:	687b      	ldr	r3, [r7, #4]
 8006708:	681b      	ldr	r3, [r3, #0]
 800670a:	685a      	ldr	r2, [r3, #4]
 800670c:	687b      	ldr	r3, [r7, #4]
 800670e:	681b      	ldr	r3, [r3, #0]
 8006710:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8006714:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006716:	687b      	ldr	r3, [r7, #4]
 8006718:	681b      	ldr	r3, [r3, #0]
 800671a:	691a      	ldr	r2, [r3, #16]
 800671c:	687b      	ldr	r3, [r7, #4]
 800671e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006720:	b2d2      	uxtb	r2, r2
 8006722:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 8006724:	687b      	ldr	r3, [r7, #4]
 8006726:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006728:	1c5a      	adds	r2, r3, #1
 800672a:	687b      	ldr	r3, [r7, #4]
 800672c:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 800672e:	687b      	ldr	r3, [r7, #4]
 8006730:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006732:	b29b      	uxth	r3, r3
 8006734:	3b01      	subs	r3, #1
 8006736:	b29a      	uxth	r2, r3
 8006738:	687b      	ldr	r3, [r7, #4]
 800673a:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 800673c:	687b      	ldr	r3, [r7, #4]
 800673e:	2220      	movs	r2, #32
 8006740:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8006744:	687b      	ldr	r3, [r7, #4]
 8006746:	2200      	movs	r2, #0
 8006748:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        HAL_I2C_ErrorCallback(hi2c);
 800674c:	6878      	ldr	r0, [r7, #4]
 800674e:	f7ff fd99 	bl	8006284 <HAL_I2C_ErrorCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8006752:	e008      	b.n	8006766 <I2C_MasterReceive_RXNE+0x16e>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8006754:	687b      	ldr	r3, [r7, #4]
 8006756:	681b      	ldr	r3, [r3, #0]
 8006758:	685a      	ldr	r2, [r3, #4]
 800675a:	687b      	ldr	r3, [r7, #4]
 800675c:	681b      	ldr	r3, [r3, #0]
 800675e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006762:	605a      	str	r2, [r3, #4]
}
 8006764:	e7ff      	b.n	8006766 <I2C_MasterReceive_RXNE+0x16e>
 8006766:	bf00      	nop
 8006768:	3710      	adds	r7, #16
 800676a:	46bd      	mov	sp, r7
 800676c:	bd80      	pop	{r7, pc}

0800676e <I2C_MasterReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 800676e:	b580      	push	{r7, lr}
 8006770:	b084      	sub	sp, #16
 8006772:	af00      	add	r7, sp, #0
 8006774:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8006776:	687b      	ldr	r3, [r7, #4]
 8006778:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800677a:	60fb      	str	r3, [r7, #12]

  if (hi2c->XferCount == 4U)
 800677c:	687b      	ldr	r3, [r7, #4]
 800677e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006780:	b29b      	uxth	r3, r3
 8006782:	2b04      	cmp	r3, #4
 8006784:	d11b      	bne.n	80067be <I2C_MasterReceive_BTF+0x50>
  {
    /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
       on BTF subroutine if there is a reception delay between N-1 and N byte */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8006786:	687b      	ldr	r3, [r7, #4]
 8006788:	681b      	ldr	r3, [r3, #0]
 800678a:	685a      	ldr	r2, [r3, #4]
 800678c:	687b      	ldr	r3, [r7, #4]
 800678e:	681b      	ldr	r3, [r3, #0]
 8006790:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006794:	605a      	str	r2, [r3, #4]

    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006796:	687b      	ldr	r3, [r7, #4]
 8006798:	681b      	ldr	r3, [r3, #0]
 800679a:	691a      	ldr	r2, [r3, #16]
 800679c:	687b      	ldr	r3, [r7, #4]
 800679e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80067a0:	b2d2      	uxtb	r2, r2
 80067a2:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80067a4:	687b      	ldr	r3, [r7, #4]
 80067a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80067a8:	1c5a      	adds	r2, r3, #1
 80067aa:	687b      	ldr	r3, [r7, #4]
 80067ac:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 80067ae:	687b      	ldr	r3, [r7, #4]
 80067b0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80067b2:	b29b      	uxth	r3, r3
 80067b4:	3b01      	subs	r3, #1
 80067b6:	b29a      	uxth	r2, r3
 80067b8:	687b      	ldr	r3, [r7, #4]
 80067ba:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->pBuffPtr++;

    /* Update counter */
    hi2c->XferCount--;
  }
}
 80067bc:	e0bd      	b.n	800693a <I2C_MasterReceive_BTF+0x1cc>
  else if (hi2c->XferCount == 3U)
 80067be:	687b      	ldr	r3, [r7, #4]
 80067c0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80067c2:	b29b      	uxth	r3, r3
 80067c4:	2b03      	cmp	r3, #3
 80067c6:	d129      	bne.n	800681c <I2C_MasterReceive_BTF+0xae>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80067c8:	687b      	ldr	r3, [r7, #4]
 80067ca:	681b      	ldr	r3, [r3, #0]
 80067cc:	685a      	ldr	r2, [r3, #4]
 80067ce:	687b      	ldr	r3, [r7, #4]
 80067d0:	681b      	ldr	r3, [r3, #0]
 80067d2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80067d6:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME))
 80067d8:	68fb      	ldr	r3, [r7, #12]
 80067da:	2b04      	cmp	r3, #4
 80067dc:	d00a      	beq.n	80067f4 <I2C_MasterReceive_BTF+0x86>
 80067de:	68fb      	ldr	r3, [r7, #12]
 80067e0:	2b02      	cmp	r3, #2
 80067e2:	d007      	beq.n	80067f4 <I2C_MasterReceive_BTF+0x86>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80067e4:	687b      	ldr	r3, [r7, #4]
 80067e6:	681b      	ldr	r3, [r3, #0]
 80067e8:	681a      	ldr	r2, [r3, #0]
 80067ea:	687b      	ldr	r3, [r7, #4]
 80067ec:	681b      	ldr	r3, [r3, #0]
 80067ee:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80067f2:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80067f4:	687b      	ldr	r3, [r7, #4]
 80067f6:	681b      	ldr	r3, [r3, #0]
 80067f8:	691a      	ldr	r2, [r3, #16]
 80067fa:	687b      	ldr	r3, [r7, #4]
 80067fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80067fe:	b2d2      	uxtb	r2, r2
 8006800:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8006802:	687b      	ldr	r3, [r7, #4]
 8006804:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006806:	1c5a      	adds	r2, r3, #1
 8006808:	687b      	ldr	r3, [r7, #4]
 800680a:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 800680c:	687b      	ldr	r3, [r7, #4]
 800680e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006810:	b29b      	uxth	r3, r3
 8006812:	3b01      	subs	r3, #1
 8006814:	b29a      	uxth	r2, r3
 8006816:	687b      	ldr	r3, [r7, #4]
 8006818:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 800681a:	e08e      	b.n	800693a <I2C_MasterReceive_BTF+0x1cc>
  else if (hi2c->XferCount == 2U)
 800681c:	687b      	ldr	r3, [r7, #4]
 800681e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006820:	b29b      	uxth	r3, r3
 8006822:	2b02      	cmp	r3, #2
 8006824:	d176      	bne.n	8006914 <I2C_MasterReceive_BTF+0x1a6>
    if ((CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP))
 8006826:	68fb      	ldr	r3, [r7, #12]
 8006828:	2b01      	cmp	r3, #1
 800682a:	d002      	beq.n	8006832 <I2C_MasterReceive_BTF+0xc4>
 800682c:	68fb      	ldr	r3, [r7, #12]
 800682e:	2b10      	cmp	r3, #16
 8006830:	d108      	bne.n	8006844 <I2C_MasterReceive_BTF+0xd6>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006832:	687b      	ldr	r3, [r7, #4]
 8006834:	681b      	ldr	r3, [r3, #0]
 8006836:	681a      	ldr	r2, [r3, #0]
 8006838:	687b      	ldr	r3, [r7, #4]
 800683a:	681b      	ldr	r3, [r3, #0]
 800683c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006840:	601a      	str	r2, [r3, #0]
 8006842:	e019      	b.n	8006878 <I2C_MasterReceive_BTF+0x10a>
    else if ((CurrentXferOptions == I2C_NEXT_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_NEXT_FRAME))
 8006844:	68fb      	ldr	r3, [r7, #12]
 8006846:	2b04      	cmp	r3, #4
 8006848:	d002      	beq.n	8006850 <I2C_MasterReceive_BTF+0xe2>
 800684a:	68fb      	ldr	r3, [r7, #12]
 800684c:	2b02      	cmp	r3, #2
 800684e:	d108      	bne.n	8006862 <I2C_MasterReceive_BTF+0xf4>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006850:	687b      	ldr	r3, [r7, #4]
 8006852:	681b      	ldr	r3, [r3, #0]
 8006854:	681a      	ldr	r2, [r3, #0]
 8006856:	687b      	ldr	r3, [r7, #4]
 8006858:	681b      	ldr	r3, [r3, #0]
 800685a:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800685e:	601a      	str	r2, [r3, #0]
 8006860:	e00a      	b.n	8006878 <I2C_MasterReceive_BTF+0x10a>
    else if (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP)
 8006862:	68fb      	ldr	r3, [r7, #12]
 8006864:	2b10      	cmp	r3, #16
 8006866:	d007      	beq.n	8006878 <I2C_MasterReceive_BTF+0x10a>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006868:	687b      	ldr	r3, [r7, #4]
 800686a:	681b      	ldr	r3, [r3, #0]
 800686c:	681a      	ldr	r2, [r3, #0]
 800686e:	687b      	ldr	r3, [r7, #4]
 8006870:	681b      	ldr	r3, [r3, #0]
 8006872:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006876:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006878:	687b      	ldr	r3, [r7, #4]
 800687a:	681b      	ldr	r3, [r3, #0]
 800687c:	691a      	ldr	r2, [r3, #16]
 800687e:	687b      	ldr	r3, [r7, #4]
 8006880:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006882:	b2d2      	uxtb	r2, r2
 8006884:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8006886:	687b      	ldr	r3, [r7, #4]
 8006888:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800688a:	1c5a      	adds	r2, r3, #1
 800688c:	687b      	ldr	r3, [r7, #4]
 800688e:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 8006890:	687b      	ldr	r3, [r7, #4]
 8006892:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006894:	b29b      	uxth	r3, r3
 8006896:	3b01      	subs	r3, #1
 8006898:	b29a      	uxth	r2, r3
 800689a:	687b      	ldr	r3, [r7, #4]
 800689c:	855a      	strh	r2, [r3, #42]	; 0x2a
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800689e:	687b      	ldr	r3, [r7, #4]
 80068a0:	681b      	ldr	r3, [r3, #0]
 80068a2:	691a      	ldr	r2, [r3, #16]
 80068a4:	687b      	ldr	r3, [r7, #4]
 80068a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80068a8:	b2d2      	uxtb	r2, r2
 80068aa:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 80068ac:	687b      	ldr	r3, [r7, #4]
 80068ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80068b0:	1c5a      	adds	r2, r3, #1
 80068b2:	687b      	ldr	r3, [r7, #4]
 80068b4:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 80068b6:	687b      	ldr	r3, [r7, #4]
 80068b8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80068ba:	b29b      	uxth	r3, r3
 80068bc:	3b01      	subs	r3, #1
 80068be:	b29a      	uxth	r2, r3
 80068c0:	687b      	ldr	r3, [r7, #4]
 80068c2:	855a      	strh	r2, [r3, #42]	; 0x2a
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 80068c4:	687b      	ldr	r3, [r7, #4]
 80068c6:	681b      	ldr	r3, [r3, #0]
 80068c8:	685a      	ldr	r2, [r3, #4]
 80068ca:	687b      	ldr	r3, [r7, #4]
 80068cc:	681b      	ldr	r3, [r3, #0]
 80068ce:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 80068d2:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 80068d4:	687b      	ldr	r3, [r7, #4]
 80068d6:	2220      	movs	r2, #32
 80068d8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80068dc:	687b      	ldr	r3, [r7, #4]
 80068de:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80068e2:	b2db      	uxtb	r3, r3
 80068e4:	2b40      	cmp	r3, #64	; 0x40
 80068e6:	d10a      	bne.n	80068fe <I2C_MasterReceive_BTF+0x190>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80068e8:	687b      	ldr	r3, [r7, #4]
 80068ea:	2200      	movs	r2, #0
 80068ec:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->PreviousState = I2C_STATE_NONE;
 80068f0:	687b      	ldr	r3, [r7, #4]
 80068f2:	2200      	movs	r2, #0
 80068f4:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_I2C_MemRxCpltCallback(hi2c);
 80068f6:	6878      	ldr	r0, [r7, #4]
 80068f8:	f7ff fcba 	bl	8006270 <HAL_I2C_MemRxCpltCallback>
}
 80068fc:	e01d      	b.n	800693a <I2C_MasterReceive_BTF+0x1cc>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80068fe:	687b      	ldr	r3, [r7, #4]
 8006900:	2200      	movs	r2, #0
 8006902:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8006906:	687b      	ldr	r3, [r7, #4]
 8006908:	2212      	movs	r2, #18
 800690a:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_I2C_MasterRxCpltCallback(hi2c);
 800690c:	6878      	ldr	r0, [r7, #4]
 800690e:	f7ff fc6f 	bl	80061f0 <HAL_I2C_MasterRxCpltCallback>
}
 8006912:	e012      	b.n	800693a <I2C_MasterReceive_BTF+0x1cc>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006914:	687b      	ldr	r3, [r7, #4]
 8006916:	681b      	ldr	r3, [r3, #0]
 8006918:	691a      	ldr	r2, [r3, #16]
 800691a:	687b      	ldr	r3, [r7, #4]
 800691c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800691e:	b2d2      	uxtb	r2, r2
 8006920:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8006922:	687b      	ldr	r3, [r7, #4]
 8006924:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006926:	1c5a      	adds	r2, r3, #1
 8006928:	687b      	ldr	r3, [r7, #4]
 800692a:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 800692c:	687b      	ldr	r3, [r7, #4]
 800692e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006930:	b29b      	uxth	r3, r3
 8006932:	3b01      	subs	r3, #1
 8006934:	b29a      	uxth	r2, r3
 8006936:	687b      	ldr	r3, [r7, #4]
 8006938:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 800693a:	bf00      	nop
 800693c:	3710      	adds	r7, #16
 800693e:	46bd      	mov	sp, r7
 8006940:	bd80      	pop	{r7, pc}

08006942 <I2C_Master_SB>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_SB(I2C_HandleTypeDef *hi2c)
{
 8006942:	b480      	push	{r7}
 8006944:	b083      	sub	sp, #12
 8006946:	af00      	add	r7, sp, #0
 8006948:	6078      	str	r0, [r7, #4]
  if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800694a:	687b      	ldr	r3, [r7, #4]
 800694c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006950:	b2db      	uxtb	r3, r3
 8006952:	2b40      	cmp	r3, #64	; 0x40
 8006954:	d117      	bne.n	8006986 <I2C_Master_SB+0x44>
  {
    if (hi2c->EventCount == 0U)
 8006956:	687b      	ldr	r3, [r7, #4]
 8006958:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800695a:	2b00      	cmp	r3, #0
 800695c:	d109      	bne.n	8006972 <I2C_Master_SB+0x30>
    {
      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 800695e:	687b      	ldr	r3, [r7, #4]
 8006960:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006962:	b2db      	uxtb	r3, r3
 8006964:	461a      	mov	r2, r3
 8006966:	687b      	ldr	r3, [r7, #4]
 8006968:	681b      	ldr	r3, [r3, #0]
 800696a:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 800696e:	611a      	str	r2, [r3, #16]
      {
        /* Do nothing */
      }
    }
  }
}
 8006970:	e067      	b.n	8006a42 <I2C_Master_SB+0x100>
      hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8006972:	687b      	ldr	r3, [r7, #4]
 8006974:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006976:	b2db      	uxtb	r3, r3
 8006978:	f043 0301 	orr.w	r3, r3, #1
 800697c:	b2da      	uxtb	r2, r3
 800697e:	687b      	ldr	r3, [r7, #4]
 8006980:	681b      	ldr	r3, [r3, #0]
 8006982:	611a      	str	r2, [r3, #16]
}
 8006984:	e05d      	b.n	8006a42 <I2C_Master_SB+0x100>
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8006986:	687b      	ldr	r3, [r7, #4]
 8006988:	691b      	ldr	r3, [r3, #16]
 800698a:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800698e:	d133      	bne.n	80069f8 <I2C_Master_SB+0xb6>
      if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8006990:	687b      	ldr	r3, [r7, #4]
 8006992:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006996:	b2db      	uxtb	r3, r3
 8006998:	2b21      	cmp	r3, #33	; 0x21
 800699a:	d109      	bne.n	80069b0 <I2C_Master_SB+0x6e>
        hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 800699c:	687b      	ldr	r3, [r7, #4]
 800699e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80069a0:	b2db      	uxtb	r3, r3
 80069a2:	461a      	mov	r2, r3
 80069a4:	687b      	ldr	r3, [r7, #4]
 80069a6:	681b      	ldr	r3, [r3, #0]
 80069a8:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80069ac:	611a      	str	r2, [r3, #16]
 80069ae:	e008      	b.n	80069c2 <I2C_Master_SB+0x80>
        hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 80069b0:	687b      	ldr	r3, [r7, #4]
 80069b2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80069b4:	b2db      	uxtb	r3, r3
 80069b6:	f043 0301 	orr.w	r3, r3, #1
 80069ba:	b2da      	uxtb	r2, r3
 80069bc:	687b      	ldr	r3, [r7, #4]
 80069be:	681b      	ldr	r3, [r3, #0]
 80069c0:	611a      	str	r2, [r3, #16]
      if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 80069c2:	687b      	ldr	r3, [r7, #4]
 80069c4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80069c6:	2b00      	cmp	r3, #0
 80069c8:	d004      	beq.n	80069d4 <I2C_Master_SB+0x92>
 80069ca:	687b      	ldr	r3, [r7, #4]
 80069cc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80069ce:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80069d0:	2b00      	cmp	r3, #0
 80069d2:	d108      	bne.n	80069e6 <I2C_Master_SB+0xa4>
          || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 80069d4:	687b      	ldr	r3, [r7, #4]
 80069d6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80069d8:	2b00      	cmp	r3, #0
 80069da:	d032      	beq.n	8006a42 <I2C_Master_SB+0x100>
 80069dc:	687b      	ldr	r3, [r7, #4]
 80069de:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80069e0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80069e2:	2b00      	cmp	r3, #0
 80069e4:	d02d      	beq.n	8006a42 <I2C_Master_SB+0x100>
        SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 80069e6:	687b      	ldr	r3, [r7, #4]
 80069e8:	681b      	ldr	r3, [r3, #0]
 80069ea:	685a      	ldr	r2, [r3, #4]
 80069ec:	687b      	ldr	r3, [r7, #4]
 80069ee:	681b      	ldr	r3, [r3, #0]
 80069f0:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80069f4:	605a      	str	r2, [r3, #4]
}
 80069f6:	e024      	b.n	8006a42 <I2C_Master_SB+0x100>
      if (hi2c->EventCount == 0U)
 80069f8:	687b      	ldr	r3, [r7, #4]
 80069fa:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80069fc:	2b00      	cmp	r3, #0
 80069fe:	d10e      	bne.n	8006a1e <I2C_Master_SB+0xdc>
        hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(hi2c->Devaddress);
 8006a00:	687b      	ldr	r3, [r7, #4]
 8006a02:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006a04:	b29b      	uxth	r3, r3
 8006a06:	11db      	asrs	r3, r3, #7
 8006a08:	b2db      	uxtb	r3, r3
 8006a0a:	f003 0306 	and.w	r3, r3, #6
 8006a0e:	b2db      	uxtb	r3, r3
 8006a10:	f063 030f 	orn	r3, r3, #15
 8006a14:	b2da      	uxtb	r2, r3
 8006a16:	687b      	ldr	r3, [r7, #4]
 8006a18:	681b      	ldr	r3, [r3, #0]
 8006a1a:	611a      	str	r2, [r3, #16]
}
 8006a1c:	e011      	b.n	8006a42 <I2C_Master_SB+0x100>
      else if (hi2c->EventCount == 1U)
 8006a1e:	687b      	ldr	r3, [r7, #4]
 8006a20:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006a22:	2b01      	cmp	r3, #1
 8006a24:	d10d      	bne.n	8006a42 <I2C_Master_SB+0x100>
        hi2c->Instance->DR = I2C_10BIT_HEADER_READ(hi2c->Devaddress);
 8006a26:	687b      	ldr	r3, [r7, #4]
 8006a28:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006a2a:	b29b      	uxth	r3, r3
 8006a2c:	11db      	asrs	r3, r3, #7
 8006a2e:	b2db      	uxtb	r3, r3
 8006a30:	f003 0306 	and.w	r3, r3, #6
 8006a34:	b2db      	uxtb	r3, r3
 8006a36:	f063 030e 	orn	r3, r3, #14
 8006a3a:	b2da      	uxtb	r2, r3
 8006a3c:	687b      	ldr	r3, [r7, #4]
 8006a3e:	681b      	ldr	r3, [r3, #0]
 8006a40:	611a      	str	r2, [r3, #16]
}
 8006a42:	bf00      	nop
 8006a44:	370c      	adds	r7, #12
 8006a46:	46bd      	mov	sp, r7
 8006a48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a4c:	4770      	bx	lr

08006a4e <I2C_Master_ADD10>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADD10(I2C_HandleTypeDef *hi2c)
{
 8006a4e:	b480      	push	{r7}
 8006a50:	b083      	sub	sp, #12
 8006a52:	af00      	add	r7, sp, #0
 8006a54:	6078      	str	r0, [r7, #4]
  /* Send slave address */
  hi2c->Instance->DR = I2C_10BIT_ADDRESS(hi2c->Devaddress);
 8006a56:	687b      	ldr	r3, [r7, #4]
 8006a58:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006a5a:	b2da      	uxtb	r2, r3
 8006a5c:	687b      	ldr	r3, [r7, #4]
 8006a5e:	681b      	ldr	r3, [r3, #0]
 8006a60:	611a      	str	r2, [r3, #16]

  if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 8006a62:	687b      	ldr	r3, [r7, #4]
 8006a64:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006a66:	2b00      	cmp	r3, #0
 8006a68:	d004      	beq.n	8006a74 <I2C_Master_ADD10+0x26>
 8006a6a:	687b      	ldr	r3, [r7, #4]
 8006a6c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006a6e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006a70:	2b00      	cmp	r3, #0
 8006a72:	d108      	bne.n	8006a86 <I2C_Master_ADD10+0x38>
      || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 8006a74:	687b      	ldr	r3, [r7, #4]
 8006a76:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006a78:	2b00      	cmp	r3, #0
 8006a7a:	d00c      	beq.n	8006a96 <I2C_Master_ADD10+0x48>
 8006a7c:	687b      	ldr	r3, [r7, #4]
 8006a7e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006a80:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006a82:	2b00      	cmp	r3, #0
 8006a84:	d007      	beq.n	8006a96 <I2C_Master_ADD10+0x48>
  {
    /* Enable DMA Request */
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8006a86:	687b      	ldr	r3, [r7, #4]
 8006a88:	681b      	ldr	r3, [r3, #0]
 8006a8a:	685a      	ldr	r2, [r3, #4]
 8006a8c:	687b      	ldr	r3, [r7, #4]
 8006a8e:	681b      	ldr	r3, [r3, #0]
 8006a90:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006a94:	605a      	str	r2, [r3, #4]
  }
}
 8006a96:	bf00      	nop
 8006a98:	370c      	adds	r7, #12
 8006a9a:	46bd      	mov	sp, r7
 8006a9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006aa0:	4770      	bx	lr

08006aa2 <I2C_Master_ADDR>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADDR(I2C_HandleTypeDef *hi2c)
{
 8006aa2:	b480      	push	{r7}
 8006aa4:	b091      	sub	sp, #68	; 0x44
 8006aa6:	af00      	add	r7, sp, #0
 8006aa8:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_ModeTypeDef CurrentMode       = hi2c->Mode;
 8006aaa:	687b      	ldr	r3, [r7, #4]
 8006aac:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006ab0:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
  uint32_t CurrentXferOptions           = hi2c->XferOptions;
 8006ab4:	687b      	ldr	r3, [r7, #4]
 8006ab6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006ab8:	63bb      	str	r3, [r7, #56]	; 0x38
  uint32_t Prev_State                   = hi2c->PreviousState;
 8006aba:	687b      	ldr	r3, [r7, #4]
 8006abc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006abe:	637b      	str	r3, [r7, #52]	; 0x34

  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8006ac0:	687b      	ldr	r3, [r7, #4]
 8006ac2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006ac6:	b2db      	uxtb	r3, r3
 8006ac8:	2b22      	cmp	r3, #34	; 0x22
 8006aca:	f040 8169 	bne.w	8006da0 <I2C_Master_ADDR+0x2fe>
  {
    if ((hi2c->EventCount == 0U) && (CurrentMode == HAL_I2C_MODE_MEM))
 8006ace:	687b      	ldr	r3, [r7, #4]
 8006ad0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006ad2:	2b00      	cmp	r3, #0
 8006ad4:	d10f      	bne.n	8006af6 <I2C_Master_ADDR+0x54>
 8006ad6:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8006ada:	2b40      	cmp	r3, #64	; 0x40
 8006adc:	d10b      	bne.n	8006af6 <I2C_Master_ADDR+0x54>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006ade:	2300      	movs	r3, #0
 8006ae0:	633b      	str	r3, [r7, #48]	; 0x30
 8006ae2:	687b      	ldr	r3, [r7, #4]
 8006ae4:	681b      	ldr	r3, [r3, #0]
 8006ae6:	695b      	ldr	r3, [r3, #20]
 8006ae8:	633b      	str	r3, [r7, #48]	; 0x30
 8006aea:	687b      	ldr	r3, [r7, #4]
 8006aec:	681b      	ldr	r3, [r3, #0]
 8006aee:	699b      	ldr	r3, [r3, #24]
 8006af0:	633b      	str	r3, [r7, #48]	; 0x30
 8006af2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006af4:	e160      	b.n	8006db8 <I2C_Master_ADDR+0x316>
    }
    else if ((hi2c->EventCount == 0U) && (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT))
 8006af6:	687b      	ldr	r3, [r7, #4]
 8006af8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006afa:	2b00      	cmp	r3, #0
 8006afc:	d11d      	bne.n	8006b3a <I2C_Master_ADDR+0x98>
 8006afe:	687b      	ldr	r3, [r7, #4]
 8006b00:	691b      	ldr	r3, [r3, #16]
 8006b02:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8006b06:	d118      	bne.n	8006b3a <I2C_Master_ADDR+0x98>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006b08:	2300      	movs	r3, #0
 8006b0a:	62fb      	str	r3, [r7, #44]	; 0x2c
 8006b0c:	687b      	ldr	r3, [r7, #4]
 8006b0e:	681b      	ldr	r3, [r3, #0]
 8006b10:	695b      	ldr	r3, [r3, #20]
 8006b12:	62fb      	str	r3, [r7, #44]	; 0x2c
 8006b14:	687b      	ldr	r3, [r7, #4]
 8006b16:	681b      	ldr	r3, [r3, #0]
 8006b18:	699b      	ldr	r3, [r3, #24]
 8006b1a:	62fb      	str	r3, [r7, #44]	; 0x2c
 8006b1c:	6afb      	ldr	r3, [r7, #44]	; 0x2c

      /* Generate Restart */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006b1e:	687b      	ldr	r3, [r7, #4]
 8006b20:	681b      	ldr	r3, [r3, #0]
 8006b22:	681a      	ldr	r2, [r3, #0]
 8006b24:	687b      	ldr	r3, [r7, #4]
 8006b26:	681b      	ldr	r3, [r3, #0]
 8006b28:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006b2c:	601a      	str	r2, [r3, #0]

      hi2c->EventCount++;
 8006b2e:	687b      	ldr	r3, [r7, #4]
 8006b30:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006b32:	1c5a      	adds	r2, r3, #1
 8006b34:	687b      	ldr	r3, [r7, #4]
 8006b36:	651a      	str	r2, [r3, #80]	; 0x50
 8006b38:	e13e      	b.n	8006db8 <I2C_Master_ADDR+0x316>
    }
    else
    {
      if (hi2c->XferCount == 0U)
 8006b3a:	687b      	ldr	r3, [r7, #4]
 8006b3c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006b3e:	b29b      	uxth	r3, r3
 8006b40:	2b00      	cmp	r3, #0
 8006b42:	d113      	bne.n	8006b6c <I2C_Master_ADDR+0xca>
      {
        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006b44:	2300      	movs	r3, #0
 8006b46:	62bb      	str	r3, [r7, #40]	; 0x28
 8006b48:	687b      	ldr	r3, [r7, #4]
 8006b4a:	681b      	ldr	r3, [r3, #0]
 8006b4c:	695b      	ldr	r3, [r3, #20]
 8006b4e:	62bb      	str	r3, [r7, #40]	; 0x28
 8006b50:	687b      	ldr	r3, [r7, #4]
 8006b52:	681b      	ldr	r3, [r3, #0]
 8006b54:	699b      	ldr	r3, [r3, #24]
 8006b56:	62bb      	str	r3, [r7, #40]	; 0x28
 8006b58:	6abb      	ldr	r3, [r7, #40]	; 0x28

        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006b5a:	687b      	ldr	r3, [r7, #4]
 8006b5c:	681b      	ldr	r3, [r3, #0]
 8006b5e:	681a      	ldr	r2, [r3, #0]
 8006b60:	687b      	ldr	r3, [r7, #4]
 8006b62:	681b      	ldr	r3, [r3, #0]
 8006b64:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006b68:	601a      	str	r2, [r3, #0]
 8006b6a:	e115      	b.n	8006d98 <I2C_Master_ADDR+0x2f6>
      }
      else if (hi2c->XferCount == 1U)
 8006b6c:	687b      	ldr	r3, [r7, #4]
 8006b6e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006b70:	b29b      	uxth	r3, r3
 8006b72:	2b01      	cmp	r3, #1
 8006b74:	f040 808a 	bne.w	8006c8c <I2C_Master_ADDR+0x1ea>
      {
        if (CurrentXferOptions == I2C_NO_OPTION_FRAME)
 8006b78:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006b7a:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8006b7e:	d137      	bne.n	8006bf0 <I2C_Master_ADDR+0x14e>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006b80:	687b      	ldr	r3, [r7, #4]
 8006b82:	681b      	ldr	r3, [r3, #0]
 8006b84:	681a      	ldr	r2, [r3, #0]
 8006b86:	687b      	ldr	r3, [r7, #4]
 8006b88:	681b      	ldr	r3, [r3, #0]
 8006b8a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006b8e:	601a      	str	r2, [r3, #0]

          if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8006b90:	687b      	ldr	r3, [r7, #4]
 8006b92:	681b      	ldr	r3, [r3, #0]
 8006b94:	685b      	ldr	r3, [r3, #4]
 8006b96:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006b9a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006b9e:	d113      	bne.n	8006bc8 <I2C_Master_ADDR+0x126>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006ba0:	687b      	ldr	r3, [r7, #4]
 8006ba2:	681b      	ldr	r3, [r3, #0]
 8006ba4:	681a      	ldr	r2, [r3, #0]
 8006ba6:	687b      	ldr	r3, [r7, #4]
 8006ba8:	681b      	ldr	r3, [r3, #0]
 8006baa:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006bae:	601a      	str	r2, [r3, #0]

            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006bb0:	2300      	movs	r3, #0
 8006bb2:	627b      	str	r3, [r7, #36]	; 0x24
 8006bb4:	687b      	ldr	r3, [r7, #4]
 8006bb6:	681b      	ldr	r3, [r3, #0]
 8006bb8:	695b      	ldr	r3, [r3, #20]
 8006bba:	627b      	str	r3, [r7, #36]	; 0x24
 8006bbc:	687b      	ldr	r3, [r7, #4]
 8006bbe:	681b      	ldr	r3, [r3, #0]
 8006bc0:	699b      	ldr	r3, [r3, #24]
 8006bc2:	627b      	str	r3, [r7, #36]	; 0x24
 8006bc4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006bc6:	e0e7      	b.n	8006d98 <I2C_Master_ADDR+0x2f6>
          }
          else
          {
            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006bc8:	2300      	movs	r3, #0
 8006bca:	623b      	str	r3, [r7, #32]
 8006bcc:	687b      	ldr	r3, [r7, #4]
 8006bce:	681b      	ldr	r3, [r3, #0]
 8006bd0:	695b      	ldr	r3, [r3, #20]
 8006bd2:	623b      	str	r3, [r7, #32]
 8006bd4:	687b      	ldr	r3, [r7, #4]
 8006bd6:	681b      	ldr	r3, [r3, #0]
 8006bd8:	699b      	ldr	r3, [r3, #24]
 8006bda:	623b      	str	r3, [r7, #32]
 8006bdc:	6a3b      	ldr	r3, [r7, #32]

            /* Generate Stop */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006bde:	687b      	ldr	r3, [r7, #4]
 8006be0:	681b      	ldr	r3, [r3, #0]
 8006be2:	681a      	ldr	r2, [r3, #0]
 8006be4:	687b      	ldr	r3, [r7, #4]
 8006be6:	681b      	ldr	r3, [r3, #0]
 8006be8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006bec:	601a      	str	r2, [r3, #0]
 8006bee:	e0d3      	b.n	8006d98 <I2C_Master_ADDR+0x2f6>
          }
        }
        /* Prepare next transfer or stop current transfer */
        else if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) \
 8006bf0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006bf2:	2b08      	cmp	r3, #8
 8006bf4:	d02e      	beq.n	8006c54 <I2C_Master_ADDR+0x1b2>
 8006bf6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006bf8:	2b20      	cmp	r3, #32
 8006bfa:	d02b      	beq.n	8006c54 <I2C_Master_ADDR+0x1b2>
                 && ((Prev_State != I2C_STATE_MASTER_BUSY_RX) || (CurrentXferOptions == I2C_FIRST_FRAME)))
 8006bfc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006bfe:	2b12      	cmp	r3, #18
 8006c00:	d102      	bne.n	8006c08 <I2C_Master_ADDR+0x166>
 8006c02:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006c04:	2b01      	cmp	r3, #1
 8006c06:	d125      	bne.n	8006c54 <I2C_Master_ADDR+0x1b2>
        {
          if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8006c08:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006c0a:	2b04      	cmp	r3, #4
 8006c0c:	d00e      	beq.n	8006c2c <I2C_Master_ADDR+0x18a>
 8006c0e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006c10:	2b02      	cmp	r3, #2
 8006c12:	d00b      	beq.n	8006c2c <I2C_Master_ADDR+0x18a>
 8006c14:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006c16:	2b10      	cmp	r3, #16
 8006c18:	d008      	beq.n	8006c2c <I2C_Master_ADDR+0x18a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006c1a:	687b      	ldr	r3, [r7, #4]
 8006c1c:	681b      	ldr	r3, [r3, #0]
 8006c1e:	681a      	ldr	r2, [r3, #0]
 8006c20:	687b      	ldr	r3, [r7, #4]
 8006c22:	681b      	ldr	r3, [r3, #0]
 8006c24:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006c28:	601a      	str	r2, [r3, #0]
 8006c2a:	e007      	b.n	8006c3c <I2C_Master_ADDR+0x19a>
          }
          else
          {
            /* Enable Acknowledge */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006c2c:	687b      	ldr	r3, [r7, #4]
 8006c2e:	681b      	ldr	r3, [r3, #0]
 8006c30:	681a      	ldr	r2, [r3, #0]
 8006c32:	687b      	ldr	r3, [r7, #4]
 8006c34:	681b      	ldr	r3, [r3, #0]
 8006c36:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8006c3a:	601a      	str	r2, [r3, #0]
          }

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006c3c:	2300      	movs	r3, #0
 8006c3e:	61fb      	str	r3, [r7, #28]
 8006c40:	687b      	ldr	r3, [r7, #4]
 8006c42:	681b      	ldr	r3, [r3, #0]
 8006c44:	695b      	ldr	r3, [r3, #20]
 8006c46:	61fb      	str	r3, [r7, #28]
 8006c48:	687b      	ldr	r3, [r7, #4]
 8006c4a:	681b      	ldr	r3, [r3, #0]
 8006c4c:	699b      	ldr	r3, [r3, #24]
 8006c4e:	61fb      	str	r3, [r7, #28]
 8006c50:	69fb      	ldr	r3, [r7, #28]
 8006c52:	e0a1      	b.n	8006d98 <I2C_Master_ADDR+0x2f6>
        }
        else
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006c54:	687b      	ldr	r3, [r7, #4]
 8006c56:	681b      	ldr	r3, [r3, #0]
 8006c58:	681a      	ldr	r2, [r3, #0]
 8006c5a:	687b      	ldr	r3, [r7, #4]
 8006c5c:	681b      	ldr	r3, [r3, #0]
 8006c5e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006c62:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006c64:	2300      	movs	r3, #0
 8006c66:	61bb      	str	r3, [r7, #24]
 8006c68:	687b      	ldr	r3, [r7, #4]
 8006c6a:	681b      	ldr	r3, [r3, #0]
 8006c6c:	695b      	ldr	r3, [r3, #20]
 8006c6e:	61bb      	str	r3, [r7, #24]
 8006c70:	687b      	ldr	r3, [r7, #4]
 8006c72:	681b      	ldr	r3, [r3, #0]
 8006c74:	699b      	ldr	r3, [r3, #24]
 8006c76:	61bb      	str	r3, [r7, #24]
 8006c78:	69bb      	ldr	r3, [r7, #24]

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006c7a:	687b      	ldr	r3, [r7, #4]
 8006c7c:	681b      	ldr	r3, [r3, #0]
 8006c7e:	681a      	ldr	r2, [r3, #0]
 8006c80:	687b      	ldr	r3, [r7, #4]
 8006c82:	681b      	ldr	r3, [r3, #0]
 8006c84:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006c88:	601a      	str	r2, [r3, #0]
 8006c8a:	e085      	b.n	8006d98 <I2C_Master_ADDR+0x2f6>
        }
      }
      else if (hi2c->XferCount == 2U)
 8006c8c:	687b      	ldr	r3, [r7, #4]
 8006c8e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006c90:	b29b      	uxth	r3, r3
 8006c92:	2b02      	cmp	r3, #2
 8006c94:	d14d      	bne.n	8006d32 <I2C_Master_ADDR+0x290>
      {
        if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8006c96:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006c98:	2b04      	cmp	r3, #4
 8006c9a:	d016      	beq.n	8006cca <I2C_Master_ADDR+0x228>
 8006c9c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006c9e:	2b02      	cmp	r3, #2
 8006ca0:	d013      	beq.n	8006cca <I2C_Master_ADDR+0x228>
 8006ca2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006ca4:	2b10      	cmp	r3, #16
 8006ca6:	d010      	beq.n	8006cca <I2C_Master_ADDR+0x228>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006ca8:	687b      	ldr	r3, [r7, #4]
 8006caa:	681b      	ldr	r3, [r3, #0]
 8006cac:	681a      	ldr	r2, [r3, #0]
 8006cae:	687b      	ldr	r3, [r7, #4]
 8006cb0:	681b      	ldr	r3, [r3, #0]
 8006cb2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006cb6:	601a      	str	r2, [r3, #0]

          /* Enable Pos */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8006cb8:	687b      	ldr	r3, [r7, #4]
 8006cba:	681b      	ldr	r3, [r3, #0]
 8006cbc:	681a      	ldr	r2, [r3, #0]
 8006cbe:	687b      	ldr	r3, [r7, #4]
 8006cc0:	681b      	ldr	r3, [r3, #0]
 8006cc2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006cc6:	601a      	str	r2, [r3, #0]
 8006cc8:	e007      	b.n	8006cda <I2C_Master_ADDR+0x238>
        }
        else
        {
          /* Enable Acknowledge */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006cca:	687b      	ldr	r3, [r7, #4]
 8006ccc:	681b      	ldr	r3, [r3, #0]
 8006cce:	681a      	ldr	r2, [r3, #0]
 8006cd0:	687b      	ldr	r3, [r7, #4]
 8006cd2:	681b      	ldr	r3, [r3, #0]
 8006cd4:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8006cd8:	601a      	str	r2, [r3, #0]
        }

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 8006cda:	687b      	ldr	r3, [r7, #4]
 8006cdc:	681b      	ldr	r3, [r3, #0]
 8006cde:	685b      	ldr	r3, [r3, #4]
 8006ce0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006ce4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006ce8:	d117      	bne.n	8006d1a <I2C_Master_ADDR+0x278>
 8006cea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006cec:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8006cf0:	d00b      	beq.n	8006d0a <I2C_Master_ADDR+0x268>
 8006cf2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006cf4:	2b01      	cmp	r3, #1
 8006cf6:	d008      	beq.n	8006d0a <I2C_Master_ADDR+0x268>
 8006cf8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006cfa:	2b08      	cmp	r3, #8
 8006cfc:	d005      	beq.n	8006d0a <I2C_Master_ADDR+0x268>
 8006cfe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006d00:	2b10      	cmp	r3, #16
 8006d02:	d002      	beq.n	8006d0a <I2C_Master_ADDR+0x268>
 8006d04:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006d06:	2b20      	cmp	r3, #32
 8006d08:	d107      	bne.n	8006d1a <I2C_Master_ADDR+0x278>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8006d0a:	687b      	ldr	r3, [r7, #4]
 8006d0c:	681b      	ldr	r3, [r3, #0]
 8006d0e:	685a      	ldr	r2, [r3, #4]
 8006d10:	687b      	ldr	r3, [r7, #4]
 8006d12:	681b      	ldr	r3, [r3, #0]
 8006d14:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8006d18:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006d1a:	2300      	movs	r3, #0
 8006d1c:	617b      	str	r3, [r7, #20]
 8006d1e:	687b      	ldr	r3, [r7, #4]
 8006d20:	681b      	ldr	r3, [r3, #0]
 8006d22:	695b      	ldr	r3, [r3, #20]
 8006d24:	617b      	str	r3, [r7, #20]
 8006d26:	687b      	ldr	r3, [r7, #4]
 8006d28:	681b      	ldr	r3, [r3, #0]
 8006d2a:	699b      	ldr	r3, [r3, #24]
 8006d2c:	617b      	str	r3, [r7, #20]
 8006d2e:	697b      	ldr	r3, [r7, #20]
 8006d30:	e032      	b.n	8006d98 <I2C_Master_ADDR+0x2f6>
      }
      else
      {
        /* Enable Acknowledge */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006d32:	687b      	ldr	r3, [r7, #4]
 8006d34:	681b      	ldr	r3, [r3, #0]
 8006d36:	681a      	ldr	r2, [r3, #0]
 8006d38:	687b      	ldr	r3, [r7, #4]
 8006d3a:	681b      	ldr	r3, [r3, #0]
 8006d3c:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8006d40:	601a      	str	r2, [r3, #0]

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 8006d42:	687b      	ldr	r3, [r7, #4]
 8006d44:	681b      	ldr	r3, [r3, #0]
 8006d46:	685b      	ldr	r3, [r3, #4]
 8006d48:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006d4c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006d50:	d117      	bne.n	8006d82 <I2C_Master_ADDR+0x2e0>
 8006d52:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006d54:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8006d58:	d00b      	beq.n	8006d72 <I2C_Master_ADDR+0x2d0>
 8006d5a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006d5c:	2b01      	cmp	r3, #1
 8006d5e:	d008      	beq.n	8006d72 <I2C_Master_ADDR+0x2d0>
 8006d60:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006d62:	2b08      	cmp	r3, #8
 8006d64:	d005      	beq.n	8006d72 <I2C_Master_ADDR+0x2d0>
 8006d66:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006d68:	2b10      	cmp	r3, #16
 8006d6a:	d002      	beq.n	8006d72 <I2C_Master_ADDR+0x2d0>
 8006d6c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006d6e:	2b20      	cmp	r3, #32
 8006d70:	d107      	bne.n	8006d82 <I2C_Master_ADDR+0x2e0>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8006d72:	687b      	ldr	r3, [r7, #4]
 8006d74:	681b      	ldr	r3, [r3, #0]
 8006d76:	685a      	ldr	r2, [r3, #4]
 8006d78:	687b      	ldr	r3, [r7, #4]
 8006d7a:	681b      	ldr	r3, [r3, #0]
 8006d7c:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8006d80:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006d82:	2300      	movs	r3, #0
 8006d84:	613b      	str	r3, [r7, #16]
 8006d86:	687b      	ldr	r3, [r7, #4]
 8006d88:	681b      	ldr	r3, [r3, #0]
 8006d8a:	695b      	ldr	r3, [r3, #20]
 8006d8c:	613b      	str	r3, [r7, #16]
 8006d8e:	687b      	ldr	r3, [r7, #4]
 8006d90:	681b      	ldr	r3, [r3, #0]
 8006d92:	699b      	ldr	r3, [r3, #24]
 8006d94:	613b      	str	r3, [r7, #16]
 8006d96:	693b      	ldr	r3, [r7, #16]
      }

      /* Reset Event counter  */
      hi2c->EventCount = 0U;
 8006d98:	687b      	ldr	r3, [r7, #4]
 8006d9a:	2200      	movs	r2, #0
 8006d9c:	651a      	str	r2, [r3, #80]	; 0x50
  else
  {
    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
  }
}
 8006d9e:	e00b      	b.n	8006db8 <I2C_Master_ADDR+0x316>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006da0:	2300      	movs	r3, #0
 8006da2:	60fb      	str	r3, [r7, #12]
 8006da4:	687b      	ldr	r3, [r7, #4]
 8006da6:	681b      	ldr	r3, [r3, #0]
 8006da8:	695b      	ldr	r3, [r3, #20]
 8006daa:	60fb      	str	r3, [r7, #12]
 8006dac:	687b      	ldr	r3, [r7, #4]
 8006dae:	681b      	ldr	r3, [r3, #0]
 8006db0:	699b      	ldr	r3, [r3, #24]
 8006db2:	60fb      	str	r3, [r7, #12]
 8006db4:	68fb      	ldr	r3, [r7, #12]
}
 8006db6:	e7ff      	b.n	8006db8 <I2C_Master_ADDR+0x316>
 8006db8:	bf00      	nop
 8006dba:	3744      	adds	r7, #68	; 0x44
 8006dbc:	46bd      	mov	sp, r7
 8006dbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dc2:	4770      	bx	lr

08006dc4 <I2C_SlaveTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 8006dc4:	b580      	push	{r7, lr}
 8006dc6:	b084      	sub	sp, #16
 8006dc8:	af00      	add	r7, sp, #0
 8006dca:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8006dcc:	687b      	ldr	r3, [r7, #4]
 8006dce:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006dd2:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 8006dd4:	687b      	ldr	r3, [r7, #4]
 8006dd6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006dd8:	b29b      	uxth	r3, r3
 8006dda:	2b00      	cmp	r3, #0
 8006ddc:	d02b      	beq.n	8006e36 <I2C_SlaveTransmit_TXE+0x72>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8006dde:	687b      	ldr	r3, [r7, #4]
 8006de0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006de2:	781a      	ldrb	r2, [r3, #0]
 8006de4:	687b      	ldr	r3, [r7, #4]
 8006de6:	681b      	ldr	r3, [r3, #0]
 8006de8:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8006dea:	687b      	ldr	r3, [r7, #4]
 8006dec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006dee:	1c5a      	adds	r2, r3, #1
 8006df0:	687b      	ldr	r3, [r7, #4]
 8006df2:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8006df4:	687b      	ldr	r3, [r7, #4]
 8006df6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006df8:	b29b      	uxth	r3, r3
 8006dfa:	3b01      	subs	r3, #1
 8006dfc:	b29a      	uxth	r2, r3
 8006dfe:	687b      	ldr	r3, [r7, #4]
 8006e00:	855a      	strh	r2, [r3, #42]	; 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8006e02:	687b      	ldr	r3, [r7, #4]
 8006e04:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006e06:	b29b      	uxth	r3, r3
 8006e08:	2b00      	cmp	r3, #0
 8006e0a:	d114      	bne.n	8006e36 <I2C_SlaveTransmit_TXE+0x72>
 8006e0c:	7bfb      	ldrb	r3, [r7, #15]
 8006e0e:	2b29      	cmp	r3, #41	; 0x29
 8006e10:	d111      	bne.n	8006e36 <I2C_SlaveTransmit_TXE+0x72>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8006e12:	687b      	ldr	r3, [r7, #4]
 8006e14:	681b      	ldr	r3, [r3, #0]
 8006e16:	685a      	ldr	r2, [r3, #4]
 8006e18:	687b      	ldr	r3, [r7, #4]
 8006e1a:	681b      	ldr	r3, [r3, #0]
 8006e1c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006e20:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8006e22:	687b      	ldr	r3, [r7, #4]
 8006e24:	2221      	movs	r2, #33	; 0x21
 8006e26:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8006e28:	687b      	ldr	r3, [r7, #4]
 8006e2a:	2228      	movs	r2, #40	; 0x28
 8006e2c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveTxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 8006e30:	6878      	ldr	r0, [r7, #4]
 8006e32:	f7ff f9e7 	bl	8006204 <HAL_I2C_SlaveTxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 8006e36:	bf00      	nop
 8006e38:	3710      	adds	r7, #16
 8006e3a:	46bd      	mov	sp, r7
 8006e3c:	bd80      	pop	{r7, pc}

08006e3e <I2C_SlaveTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 8006e3e:	b480      	push	{r7}
 8006e40:	b083      	sub	sp, #12
 8006e42:	af00      	add	r7, sp, #0
 8006e44:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 8006e46:	687b      	ldr	r3, [r7, #4]
 8006e48:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006e4a:	b29b      	uxth	r3, r3
 8006e4c:	2b00      	cmp	r3, #0
 8006e4e:	d011      	beq.n	8006e74 <I2C_SlaveTransmit_BTF+0x36>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8006e50:	687b      	ldr	r3, [r7, #4]
 8006e52:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006e54:	781a      	ldrb	r2, [r3, #0]
 8006e56:	687b      	ldr	r3, [r7, #4]
 8006e58:	681b      	ldr	r3, [r3, #0]
 8006e5a:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8006e5c:	687b      	ldr	r3, [r7, #4]
 8006e5e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006e60:	1c5a      	adds	r2, r3, #1
 8006e62:	687b      	ldr	r3, [r7, #4]
 8006e64:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8006e66:	687b      	ldr	r3, [r7, #4]
 8006e68:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006e6a:	b29b      	uxth	r3, r3
 8006e6c:	3b01      	subs	r3, #1
 8006e6e:	b29a      	uxth	r2, r3
 8006e70:	687b      	ldr	r3, [r7, #4]
 8006e72:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
}
 8006e74:	bf00      	nop
 8006e76:	370c      	adds	r7, #12
 8006e78:	46bd      	mov	sp, r7
 8006e7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e7e:	4770      	bx	lr

08006e80 <I2C_SlaveReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 8006e80:	b580      	push	{r7, lr}
 8006e82:	b084      	sub	sp, #16
 8006e84:	af00      	add	r7, sp, #0
 8006e86:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8006e88:	687b      	ldr	r3, [r7, #4]
 8006e8a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006e8e:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 8006e90:	687b      	ldr	r3, [r7, #4]
 8006e92:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006e94:	b29b      	uxth	r3, r3
 8006e96:	2b00      	cmp	r3, #0
 8006e98:	d02c      	beq.n	8006ef4 <I2C_SlaveReceive_RXNE+0x74>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006e9a:	687b      	ldr	r3, [r7, #4]
 8006e9c:	681b      	ldr	r3, [r3, #0]
 8006e9e:	691a      	ldr	r2, [r3, #16]
 8006ea0:	687b      	ldr	r3, [r7, #4]
 8006ea2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006ea4:	b2d2      	uxtb	r2, r2
 8006ea6:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8006ea8:	687b      	ldr	r3, [r7, #4]
 8006eaa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006eac:	1c5a      	adds	r2, r3, #1
 8006eae:	687b      	ldr	r3, [r7, #4]
 8006eb0:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8006eb2:	687b      	ldr	r3, [r7, #4]
 8006eb4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006eb6:	b29b      	uxth	r3, r3
 8006eb8:	3b01      	subs	r3, #1
 8006eba:	b29a      	uxth	r2, r3
 8006ebc:	687b      	ldr	r3, [r7, #4]
 8006ebe:	855a      	strh	r2, [r3, #42]	; 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8006ec0:	687b      	ldr	r3, [r7, #4]
 8006ec2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006ec4:	b29b      	uxth	r3, r3
 8006ec6:	2b00      	cmp	r3, #0
 8006ec8:	d114      	bne.n	8006ef4 <I2C_SlaveReceive_RXNE+0x74>
 8006eca:	7bfb      	ldrb	r3, [r7, #15]
 8006ecc:	2b2a      	cmp	r3, #42	; 0x2a
 8006ece:	d111      	bne.n	8006ef4 <I2C_SlaveReceive_RXNE+0x74>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8006ed0:	687b      	ldr	r3, [r7, #4]
 8006ed2:	681b      	ldr	r3, [r3, #0]
 8006ed4:	685a      	ldr	r2, [r3, #4]
 8006ed6:	687b      	ldr	r3, [r7, #4]
 8006ed8:	681b      	ldr	r3, [r3, #0]
 8006eda:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006ede:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8006ee0:	687b      	ldr	r3, [r7, #4]
 8006ee2:	2222      	movs	r2, #34	; 0x22
 8006ee4:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8006ee6:	687b      	ldr	r3, [r7, #4]
 8006ee8:	2228      	movs	r2, #40	; 0x28
 8006eea:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveRxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8006eee:	6878      	ldr	r0, [r7, #4]
 8006ef0:	f7ff f992 	bl	8006218 <HAL_I2C_SlaveRxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 8006ef4:	bf00      	nop
 8006ef6:	3710      	adds	r7, #16
 8006ef8:	46bd      	mov	sp, r7
 8006efa:	bd80      	pop	{r7, pc}

08006efc <I2C_SlaveReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 8006efc:	b480      	push	{r7}
 8006efe:	b083      	sub	sp, #12
 8006f00:	af00      	add	r7, sp, #0
 8006f02:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 8006f04:	687b      	ldr	r3, [r7, #4]
 8006f06:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006f08:	b29b      	uxth	r3, r3
 8006f0a:	2b00      	cmp	r3, #0
 8006f0c:	d012      	beq.n	8006f34 <I2C_SlaveReceive_BTF+0x38>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006f0e:	687b      	ldr	r3, [r7, #4]
 8006f10:	681b      	ldr	r3, [r3, #0]
 8006f12:	691a      	ldr	r2, [r3, #16]
 8006f14:	687b      	ldr	r3, [r7, #4]
 8006f16:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006f18:	b2d2      	uxtb	r2, r2
 8006f1a:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8006f1c:	687b      	ldr	r3, [r7, #4]
 8006f1e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006f20:	1c5a      	adds	r2, r3, #1
 8006f22:	687b      	ldr	r3, [r7, #4]
 8006f24:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8006f26:	687b      	ldr	r3, [r7, #4]
 8006f28:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006f2a:	b29b      	uxth	r3, r3
 8006f2c:	3b01      	subs	r3, #1
 8006f2e:	b29a      	uxth	r2, r3
 8006f30:	687b      	ldr	r3, [r7, #4]
 8006f32:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
}
 8006f34:	bf00      	nop
 8006f36:	370c      	adds	r7, #12
 8006f38:	46bd      	mov	sp, r7
 8006f3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f3e:	4770      	bx	lr

08006f40 <I2C_Slave_ADDR>:
  *         the configuration information for I2C module
  * @param  IT2Flags Interrupt2 flags to handle.
  * @retval None
  */
static void I2C_Slave_ADDR(I2C_HandleTypeDef *hi2c, uint32_t IT2Flags)
{
 8006f40:	b580      	push	{r7, lr}
 8006f42:	b084      	sub	sp, #16
 8006f44:	af00      	add	r7, sp, #0
 8006f46:	6078      	str	r0, [r7, #4]
 8006f48:	6039      	str	r1, [r7, #0]
  uint8_t TransferDirection = I2C_DIRECTION_RECEIVE;
 8006f4a:	2300      	movs	r3, #0
 8006f4c:	73fb      	strb	r3, [r7, #15]
  uint16_t SlaveAddrCode;

  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8006f4e:	687b      	ldr	r3, [r7, #4]
 8006f50:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006f54:	b2db      	uxtb	r3, r3
 8006f56:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8006f5a:	2b28      	cmp	r3, #40	; 0x28
 8006f5c:	d127      	bne.n	8006fae <I2C_Slave_ADDR+0x6e>
  {
    /* Disable BUF interrupt, BUF enabling is manage through slave specific interface */
    __HAL_I2C_DISABLE_IT(hi2c, (I2C_IT_BUF));
 8006f5e:	687b      	ldr	r3, [r7, #4]
 8006f60:	681b      	ldr	r3, [r3, #0]
 8006f62:	685a      	ldr	r2, [r3, #4]
 8006f64:	687b      	ldr	r3, [r7, #4]
 8006f66:	681b      	ldr	r3, [r3, #0]
 8006f68:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006f6c:	605a      	str	r2, [r3, #4]

    /* Transfer Direction requested by Master */
    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_TRA) == RESET)
 8006f6e:	683b      	ldr	r3, [r7, #0]
 8006f70:	089b      	lsrs	r3, r3, #2
 8006f72:	f003 0301 	and.w	r3, r3, #1
 8006f76:	2b00      	cmp	r3, #0
 8006f78:	d101      	bne.n	8006f7e <I2C_Slave_ADDR+0x3e>
    {
      TransferDirection = I2C_DIRECTION_TRANSMIT;
 8006f7a:	2301      	movs	r3, #1
 8006f7c:	73fb      	strb	r3, [r7, #15]
    }

    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_DUALF) == RESET)
 8006f7e:	683b      	ldr	r3, [r7, #0]
 8006f80:	09db      	lsrs	r3, r3, #7
 8006f82:	f003 0301 	and.w	r3, r3, #1
 8006f86:	2b00      	cmp	r3, #0
 8006f88:	d103      	bne.n	8006f92 <I2C_Slave_ADDR+0x52>
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress1;
 8006f8a:	687b      	ldr	r3, [r7, #4]
 8006f8c:	68db      	ldr	r3, [r3, #12]
 8006f8e:	81bb      	strh	r3, [r7, #12]
 8006f90:	e002      	b.n	8006f98 <I2C_Slave_ADDR+0x58>
    }
    else
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress2;
 8006f92:	687b      	ldr	r3, [r7, #4]
 8006f94:	699b      	ldr	r3, [r3, #24]
 8006f96:	81bb      	strh	r3, [r7, #12]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006f98:	687b      	ldr	r3, [r7, #4]
 8006f9a:	2200      	movs	r2, #0
 8006f9c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
#else
    HAL_I2C_AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
 8006fa0:	89ba      	ldrh	r2, [r7, #12]
 8006fa2:	7bfb      	ldrb	r3, [r7, #15]
 8006fa4:	4619      	mov	r1, r3
 8006fa6:	6878      	ldr	r0, [r7, #4]
 8006fa8:	f7ff f940 	bl	800622c <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 8006fac:	e00e      	b.n	8006fcc <I2C_Slave_ADDR+0x8c>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006fae:	2300      	movs	r3, #0
 8006fb0:	60bb      	str	r3, [r7, #8]
 8006fb2:	687b      	ldr	r3, [r7, #4]
 8006fb4:	681b      	ldr	r3, [r3, #0]
 8006fb6:	695b      	ldr	r3, [r3, #20]
 8006fb8:	60bb      	str	r3, [r7, #8]
 8006fba:	687b      	ldr	r3, [r7, #4]
 8006fbc:	681b      	ldr	r3, [r3, #0]
 8006fbe:	699b      	ldr	r3, [r3, #24]
 8006fc0:	60bb      	str	r3, [r7, #8]
 8006fc2:	68bb      	ldr	r3, [r7, #8]
    __HAL_UNLOCK(hi2c);
 8006fc4:	687b      	ldr	r3, [r7, #4]
 8006fc6:	2200      	movs	r2, #0
 8006fc8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
}
 8006fcc:	bf00      	nop
 8006fce:	3710      	adds	r7, #16
 8006fd0:	46bd      	mov	sp, r7
 8006fd2:	bd80      	pop	{r7, pc}

08006fd4 <I2C_Slave_STOPF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_STOPF(I2C_HandleTypeDef *hi2c)
{
 8006fd4:	b580      	push	{r7, lr}
 8006fd6:	b084      	sub	sp, #16
 8006fd8:	af00      	add	r7, sp, #0
 8006fda:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8006fdc:	687b      	ldr	r3, [r7, #4]
 8006fde:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006fe2:	73fb      	strb	r3, [r7, #15]

  /* Disable EVT, BUF and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8006fe4:	687b      	ldr	r3, [r7, #4]
 8006fe6:	681b      	ldr	r3, [r3, #0]
 8006fe8:	685a      	ldr	r2, [r3, #4]
 8006fea:	687b      	ldr	r3, [r7, #4]
 8006fec:	681b      	ldr	r3, [r3, #0]
 8006fee:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8006ff2:	605a      	str	r2, [r3, #4]

  /* Clear STOPF flag */
  __HAL_I2C_CLEAR_STOPFLAG(hi2c);
 8006ff4:	2300      	movs	r3, #0
 8006ff6:	60bb      	str	r3, [r7, #8]
 8006ff8:	687b      	ldr	r3, [r7, #4]
 8006ffa:	681b      	ldr	r3, [r3, #0]
 8006ffc:	695b      	ldr	r3, [r3, #20]
 8006ffe:	60bb      	str	r3, [r7, #8]
 8007000:	687b      	ldr	r3, [r7, #4]
 8007002:	681b      	ldr	r3, [r3, #0]
 8007004:	681a      	ldr	r2, [r3, #0]
 8007006:	687b      	ldr	r3, [r7, #4]
 8007008:	681b      	ldr	r3, [r3, #0]
 800700a:	f042 0201 	orr.w	r2, r2, #1
 800700e:	601a      	str	r2, [r3, #0]
 8007010:	68bb      	ldr	r3, [r7, #8]

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007012:	687b      	ldr	r3, [r7, #4]
 8007014:	681b      	ldr	r3, [r3, #0]
 8007016:	681a      	ldr	r2, [r3, #0]
 8007018:	687b      	ldr	r3, [r7, #4]
 800701a:	681b      	ldr	r3, [r3, #0]
 800701c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007020:	601a      	str	r2, [r3, #0]

  /* If a DMA is ongoing, Update handle size context */
  if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8007022:	687b      	ldr	r3, [r7, #4]
 8007024:	681b      	ldr	r3, [r3, #0]
 8007026:	685b      	ldr	r3, [r3, #4]
 8007028:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800702c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007030:	d172      	bne.n	8007118 <I2C_Slave_STOPF+0x144>
  {
    if ((CurrentState == HAL_I2C_STATE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8007032:	7bfb      	ldrb	r3, [r7, #15]
 8007034:	2b22      	cmp	r3, #34	; 0x22
 8007036:	d002      	beq.n	800703e <I2C_Slave_STOPF+0x6a>
 8007038:	7bfb      	ldrb	r3, [r7, #15]
 800703a:	2b2a      	cmp	r3, #42	; 0x2a
 800703c:	d135      	bne.n	80070aa <I2C_Slave_STOPF+0xd6>
    {
      hi2c->XferCount = (uint16_t)(__HAL_DMA_GET_COUNTER(hi2c->hdmarx));
 800703e:	687b      	ldr	r3, [r7, #4]
 8007040:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007042:	681b      	ldr	r3, [r3, #0]
 8007044:	685b      	ldr	r3, [r3, #4]
 8007046:	b29a      	uxth	r2, r3
 8007048:	687b      	ldr	r3, [r7, #4]
 800704a:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount != 0U)
 800704c:	687b      	ldr	r3, [r7, #4]
 800704e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007050:	b29b      	uxth	r3, r3
 8007052:	2b00      	cmp	r3, #0
 8007054:	d005      	beq.n	8007062 <I2C_Slave_STOPF+0x8e>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8007056:	687b      	ldr	r3, [r7, #4]
 8007058:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800705a:	f043 0204 	orr.w	r2, r3, #4
 800705e:	687b      	ldr	r3, [r7, #4]
 8007060:	641a      	str	r2, [r3, #64]	; 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8007062:	687b      	ldr	r3, [r7, #4]
 8007064:	681b      	ldr	r3, [r3, #0]
 8007066:	685a      	ldr	r2, [r3, #4]
 8007068:	687b      	ldr	r3, [r7, #4]
 800706a:	681b      	ldr	r3, [r3, #0]
 800706c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8007070:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8007072:	687b      	ldr	r3, [r7, #4]
 8007074:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007076:	4618      	mov	r0, r3
 8007078:	f7fe f88e 	bl	8005198 <HAL_DMA_GetState>
 800707c:	4603      	mov	r3, r0
 800707e:	2b01      	cmp	r3, #1
 8007080:	d049      	beq.n	8007116 <I2C_Slave_STOPF+0x142>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8007082:	687b      	ldr	r3, [r7, #4]
 8007084:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007086:	4a69      	ldr	r2, [pc, #420]	; (800722c <I2C_Slave_STOPF+0x258>)
 8007088:	651a      	str	r2, [r3, #80]	; 0x50

        /* Abort DMA RX */
        if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 800708a:	687b      	ldr	r3, [r7, #4]
 800708c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800708e:	4618      	mov	r0, r3
 8007090:	f7fd fed6 	bl	8004e40 <HAL_DMA_Abort_IT>
 8007094:	4603      	mov	r3, r0
 8007096:	2b00      	cmp	r3, #0
 8007098:	d03d      	beq.n	8007116 <I2C_Slave_STOPF+0x142>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 800709a:	687b      	ldr	r3, [r7, #4]
 800709c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800709e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80070a0:	687a      	ldr	r2, [r7, #4]
 80070a2:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80070a4:	4610      	mov	r0, r2
 80070a6:	4798      	blx	r3
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80070a8:	e035      	b.n	8007116 <I2C_Slave_STOPF+0x142>
        }
      }
    }
    else
    {
      hi2c->XferCount = (uint16_t)(__HAL_DMA_GET_COUNTER(hi2c->hdmatx));
 80070aa:	687b      	ldr	r3, [r7, #4]
 80070ac:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80070ae:	681b      	ldr	r3, [r3, #0]
 80070b0:	685b      	ldr	r3, [r3, #4]
 80070b2:	b29a      	uxth	r2, r3
 80070b4:	687b      	ldr	r3, [r7, #4]
 80070b6:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount != 0U)
 80070b8:	687b      	ldr	r3, [r7, #4]
 80070ba:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80070bc:	b29b      	uxth	r3, r3
 80070be:	2b00      	cmp	r3, #0
 80070c0:	d005      	beq.n	80070ce <I2C_Slave_STOPF+0xfa>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80070c2:	687b      	ldr	r3, [r7, #4]
 80070c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80070c6:	f043 0204 	orr.w	r2, r3, #4
 80070ca:	687b      	ldr	r3, [r7, #4]
 80070cc:	641a      	str	r2, [r3, #64]	; 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 80070ce:	687b      	ldr	r3, [r7, #4]
 80070d0:	681b      	ldr	r3, [r3, #0]
 80070d2:	685a      	ldr	r2, [r3, #4]
 80070d4:	687b      	ldr	r3, [r7, #4]
 80070d6:	681b      	ldr	r3, [r3, #0]
 80070d8:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80070dc:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 80070de:	687b      	ldr	r3, [r7, #4]
 80070e0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80070e2:	4618      	mov	r0, r3
 80070e4:	f7fe f858 	bl	8005198 <HAL_DMA_GetState>
 80070e8:	4603      	mov	r3, r0
 80070ea:	2b01      	cmp	r3, #1
 80070ec:	d014      	beq.n	8007118 <I2C_Slave_STOPF+0x144>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 80070ee:	687b      	ldr	r3, [r7, #4]
 80070f0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80070f2:	4a4e      	ldr	r2, [pc, #312]	; (800722c <I2C_Slave_STOPF+0x258>)
 80070f4:	651a      	str	r2, [r3, #80]	; 0x50

        /* Abort DMA TX */
        if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 80070f6:	687b      	ldr	r3, [r7, #4]
 80070f8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80070fa:	4618      	mov	r0, r3
 80070fc:	f7fd fea0 	bl	8004e40 <HAL_DMA_Abort_IT>
 8007100:	4603      	mov	r3, r0
 8007102:	2b00      	cmp	r3, #0
 8007104:	d008      	beq.n	8007118 <I2C_Slave_STOPF+0x144>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8007106:	687b      	ldr	r3, [r7, #4]
 8007108:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800710a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800710c:	687a      	ldr	r2, [r7, #4]
 800710e:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8007110:	4610      	mov	r0, r2
 8007112:	4798      	blx	r3
 8007114:	e000      	b.n	8007118 <I2C_Slave_STOPF+0x144>
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8007116:	bf00      	nop
      }
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 8007118:	687b      	ldr	r3, [r7, #4]
 800711a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800711c:	b29b      	uxth	r3, r3
 800711e:	2b00      	cmp	r3, #0
 8007120:	d03e      	beq.n	80071a0 <I2C_Slave_STOPF+0x1cc>
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8007122:	687b      	ldr	r3, [r7, #4]
 8007124:	681b      	ldr	r3, [r3, #0]
 8007126:	695b      	ldr	r3, [r3, #20]
 8007128:	f003 0304 	and.w	r3, r3, #4
 800712c:	2b04      	cmp	r3, #4
 800712e:	d112      	bne.n	8007156 <I2C_Slave_STOPF+0x182>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007130:	687b      	ldr	r3, [r7, #4]
 8007132:	681b      	ldr	r3, [r3, #0]
 8007134:	691a      	ldr	r2, [r3, #16]
 8007136:	687b      	ldr	r3, [r7, #4]
 8007138:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800713a:	b2d2      	uxtb	r2, r2
 800713c:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800713e:	687b      	ldr	r3, [r7, #4]
 8007140:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007142:	1c5a      	adds	r2, r3, #1
 8007144:	687b      	ldr	r3, [r7, #4]
 8007146:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8007148:	687b      	ldr	r3, [r7, #4]
 800714a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800714c:	b29b      	uxth	r3, r3
 800714e:	3b01      	subs	r3, #1
 8007150:	b29a      	uxth	r2, r3
 8007152:	687b      	ldr	r3, [r7, #4]
 8007154:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8007156:	687b      	ldr	r3, [r7, #4]
 8007158:	681b      	ldr	r3, [r3, #0]
 800715a:	695b      	ldr	r3, [r3, #20]
 800715c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007160:	2b40      	cmp	r3, #64	; 0x40
 8007162:	d112      	bne.n	800718a <I2C_Slave_STOPF+0x1b6>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007164:	687b      	ldr	r3, [r7, #4]
 8007166:	681b      	ldr	r3, [r3, #0]
 8007168:	691a      	ldr	r2, [r3, #16]
 800716a:	687b      	ldr	r3, [r7, #4]
 800716c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800716e:	b2d2      	uxtb	r2, r2
 8007170:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8007172:	687b      	ldr	r3, [r7, #4]
 8007174:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007176:	1c5a      	adds	r2, r3, #1
 8007178:	687b      	ldr	r3, [r7, #4]
 800717a:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 800717c:	687b      	ldr	r3, [r7, #4]
 800717e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007180:	b29b      	uxth	r3, r3
 8007182:	3b01      	subs	r3, #1
 8007184:	b29a      	uxth	r2, r3
 8007186:	687b      	ldr	r3, [r7, #4]
 8007188:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    if (hi2c->XferCount != 0U)
 800718a:	687b      	ldr	r3, [r7, #4]
 800718c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800718e:	b29b      	uxth	r3, r3
 8007190:	2b00      	cmp	r3, #0
 8007192:	d005      	beq.n	80071a0 <I2C_Slave_STOPF+0x1cc>
    {
      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8007194:	687b      	ldr	r3, [r7, #4]
 8007196:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007198:	f043 0204 	orr.w	r2, r3, #4
 800719c:	687b      	ldr	r3, [r7, #4]
 800719e:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 80071a0:	687b      	ldr	r3, [r7, #4]
 80071a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80071a4:	2b00      	cmp	r3, #0
 80071a6:	d003      	beq.n	80071b0 <I2C_Slave_STOPF+0x1dc>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c);
 80071a8:	6878      	ldr	r0, [r7, #4]
 80071aa:	f000 f8b3 	bl	8007314 <I2C_ITError>
        HAL_I2C_SlaveRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
}
 80071ae:	e039      	b.n	8007224 <I2C_Slave_STOPF+0x250>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 80071b0:	7bfb      	ldrb	r3, [r7, #15]
 80071b2:	2b2a      	cmp	r3, #42	; 0x2a
 80071b4:	d109      	bne.n	80071ca <I2C_Slave_STOPF+0x1f6>
      hi2c->PreviousState = I2C_STATE_NONE;
 80071b6:	687b      	ldr	r3, [r7, #4]
 80071b8:	2200      	movs	r2, #0
 80071ba:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 80071bc:	687b      	ldr	r3, [r7, #4]
 80071be:	2228      	movs	r2, #40	; 0x28
 80071c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 80071c4:	6878      	ldr	r0, [r7, #4]
 80071c6:	f7ff f827 	bl	8006218 <HAL_I2C_SlaveRxCpltCallback>
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 80071ca:	687b      	ldr	r3, [r7, #4]
 80071cc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80071d0:	b2db      	uxtb	r3, r3
 80071d2:	2b28      	cmp	r3, #40	; 0x28
 80071d4:	d111      	bne.n	80071fa <I2C_Slave_STOPF+0x226>
      hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80071d6:	687b      	ldr	r3, [r7, #4]
 80071d8:	4a15      	ldr	r2, [pc, #84]	; (8007230 <I2C_Slave_STOPF+0x25c>)
 80071da:	62da      	str	r2, [r3, #44]	; 0x2c
      hi2c->PreviousState = I2C_STATE_NONE;
 80071dc:	687b      	ldr	r3, [r7, #4]
 80071de:	2200      	movs	r2, #0
 80071e0:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 80071e2:	687b      	ldr	r3, [r7, #4]
 80071e4:	2220      	movs	r2, #32
 80071e6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80071ea:	687b      	ldr	r3, [r7, #4]
 80071ec:	2200      	movs	r2, #0
 80071ee:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      HAL_I2C_ListenCpltCallback(hi2c);
 80071f2:	6878      	ldr	r0, [r7, #4]
 80071f4:	f7ff f828 	bl	8006248 <HAL_I2C_ListenCpltCallback>
}
 80071f8:	e014      	b.n	8007224 <I2C_Slave_STOPF+0x250>
      if ((hi2c->PreviousState  == I2C_STATE_SLAVE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX))
 80071fa:	687b      	ldr	r3, [r7, #4]
 80071fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80071fe:	2b22      	cmp	r3, #34	; 0x22
 8007200:	d002      	beq.n	8007208 <I2C_Slave_STOPF+0x234>
 8007202:	7bfb      	ldrb	r3, [r7, #15]
 8007204:	2b22      	cmp	r3, #34	; 0x22
 8007206:	d10d      	bne.n	8007224 <I2C_Slave_STOPF+0x250>
        hi2c->PreviousState = I2C_STATE_NONE;
 8007208:	687b      	ldr	r3, [r7, #4]
 800720a:	2200      	movs	r2, #0
 800720c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 800720e:	687b      	ldr	r3, [r7, #4]
 8007210:	2220      	movs	r2, #32
 8007212:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8007216:	687b      	ldr	r3, [r7, #4]
 8007218:	2200      	movs	r2, #0
 800721a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        HAL_I2C_SlaveRxCpltCallback(hi2c);
 800721e:	6878      	ldr	r0, [r7, #4]
 8007220:	f7fe fffa 	bl	8006218 <HAL_I2C_SlaveRxCpltCallback>
}
 8007224:	bf00      	nop
 8007226:	3710      	adds	r7, #16
 8007228:	46bd      	mov	sp, r7
 800722a:	bd80      	pop	{r7, pc}
 800722c:	08007579 	.word	0x08007579
 8007230:	ffff0000 	.word	0xffff0000

08007234 <I2C_Slave_AF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_AF(I2C_HandleTypeDef *hi2c)
{
 8007234:	b580      	push	{r7, lr}
 8007236:	b084      	sub	sp, #16
 8007238:	af00      	add	r7, sp, #0
 800723a:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800723c:	687b      	ldr	r3, [r7, #4]
 800723e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007242:	73fb      	strb	r3, [r7, #15]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8007244:	687b      	ldr	r3, [r7, #4]
 8007246:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007248:	60bb      	str	r3, [r7, #8]

  if (((CurrentXferOptions ==  I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME)) && \
 800724a:	68bb      	ldr	r3, [r7, #8]
 800724c:	2b08      	cmp	r3, #8
 800724e:	d002      	beq.n	8007256 <I2C_Slave_AF+0x22>
 8007250:	68bb      	ldr	r3, [r7, #8]
 8007252:	2b20      	cmp	r3, #32
 8007254:	d129      	bne.n	80072aa <I2C_Slave_AF+0x76>
 8007256:	7bfb      	ldrb	r3, [r7, #15]
 8007258:	2b28      	cmp	r3, #40	; 0x28
 800725a:	d126      	bne.n	80072aa <I2C_Slave_AF+0x76>
      (CurrentState == HAL_I2C_STATE_LISTEN))
  {
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800725c:	687b      	ldr	r3, [r7, #4]
 800725e:	4a2c      	ldr	r2, [pc, #176]	; (8007310 <I2C_Slave_AF+0xdc>)
 8007260:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8007262:	687b      	ldr	r3, [r7, #4]
 8007264:	681b      	ldr	r3, [r3, #0]
 8007266:	685a      	ldr	r2, [r3, #4]
 8007268:	687b      	ldr	r3, [r7, #4]
 800726a:	681b      	ldr	r3, [r3, #0]
 800726c:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8007270:	605a      	str	r2, [r3, #4]

    /* Clear AF flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007272:	687b      	ldr	r3, [r7, #4]
 8007274:	681b      	ldr	r3, [r3, #0]
 8007276:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800727a:	615a      	str	r2, [r3, #20]

    /* Disable Acknowledge */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800727c:	687b      	ldr	r3, [r7, #4]
 800727e:	681b      	ldr	r3, [r3, #0]
 8007280:	681a      	ldr	r2, [r3, #0]
 8007282:	687b      	ldr	r3, [r7, #4]
 8007284:	681b      	ldr	r3, [r3, #0]
 8007286:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800728a:	601a      	str	r2, [r3, #0]

    hi2c->PreviousState = I2C_STATE_NONE;
 800728c:	687b      	ldr	r3, [r7, #4]
 800728e:	2200      	movs	r2, #0
 8007290:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8007292:	687b      	ldr	r3, [r7, #4]
 8007294:	2220      	movs	r2, #32
 8007296:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 800729a:	687b      	ldr	r3, [r7, #4]
 800729c:	2200      	movs	r2, #0
 800729e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 80072a2:	6878      	ldr	r0, [r7, #4]
 80072a4:	f7fe ffd0 	bl	8006248 <HAL_I2C_ListenCpltCallback>
  {
    /* Clear AF flag only */
    /* State Listen, but XferOptions == FIRST or NEXT */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
  }
}
 80072a8:	e02e      	b.n	8007308 <I2C_Slave_AF+0xd4>
  else if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 80072aa:	7bfb      	ldrb	r3, [r7, #15]
 80072ac:	2b21      	cmp	r3, #33	; 0x21
 80072ae:	d126      	bne.n	80072fe <I2C_Slave_AF+0xca>
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 80072b0:	687b      	ldr	r3, [r7, #4]
 80072b2:	4a17      	ldr	r2, [pc, #92]	; (8007310 <I2C_Slave_AF+0xdc>)
 80072b4:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 80072b6:	687b      	ldr	r3, [r7, #4]
 80072b8:	2221      	movs	r2, #33	; 0x21
 80072ba:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 80072bc:	687b      	ldr	r3, [r7, #4]
 80072be:	2220      	movs	r2, #32
 80072c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 80072c4:	687b      	ldr	r3, [r7, #4]
 80072c6:	2200      	movs	r2, #0
 80072c8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80072cc:	687b      	ldr	r3, [r7, #4]
 80072ce:	681b      	ldr	r3, [r3, #0]
 80072d0:	685a      	ldr	r2, [r3, #4]
 80072d2:	687b      	ldr	r3, [r7, #4]
 80072d4:	681b      	ldr	r3, [r3, #0]
 80072d6:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80072da:	605a      	str	r2, [r3, #4]
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80072dc:	687b      	ldr	r3, [r7, #4]
 80072de:	681b      	ldr	r3, [r3, #0]
 80072e0:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80072e4:	615a      	str	r2, [r3, #20]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80072e6:	687b      	ldr	r3, [r7, #4]
 80072e8:	681b      	ldr	r3, [r3, #0]
 80072ea:	681a      	ldr	r2, [r3, #0]
 80072ec:	687b      	ldr	r3, [r7, #4]
 80072ee:	681b      	ldr	r3, [r3, #0]
 80072f0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80072f4:	601a      	str	r2, [r3, #0]
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 80072f6:	6878      	ldr	r0, [r7, #4]
 80072f8:	f7fe ff84 	bl	8006204 <HAL_I2C_SlaveTxCpltCallback>
}
 80072fc:	e004      	b.n	8007308 <I2C_Slave_AF+0xd4>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80072fe:	687b      	ldr	r3, [r7, #4]
 8007300:	681b      	ldr	r3, [r3, #0]
 8007302:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8007306:	615a      	str	r2, [r3, #20]
}
 8007308:	bf00      	nop
 800730a:	3710      	adds	r7, #16
 800730c:	46bd      	mov	sp, r7
 800730e:	bd80      	pop	{r7, pc}
 8007310:	ffff0000 	.word	0xffff0000

08007314 <I2C_ITError>:
  * @brief  I2C interrupts error process
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c)
{
 8007314:	b580      	push	{r7, lr}
 8007316:	b084      	sub	sp, #16
 8007318:	af00      	add	r7, sp, #0
 800731a:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800731c:	687b      	ldr	r3, [r7, #4]
 800731e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007322:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode = hi2c->Mode;
 8007324:	687b      	ldr	r3, [r7, #4]
 8007326:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800732a:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentError;

  if (((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM)) && (CurrentState == HAL_I2C_STATE_BUSY_RX))
 800732c:	7bbb      	ldrb	r3, [r7, #14]
 800732e:	2b10      	cmp	r3, #16
 8007330:	d002      	beq.n	8007338 <I2C_ITError+0x24>
 8007332:	7bbb      	ldrb	r3, [r7, #14]
 8007334:	2b40      	cmp	r3, #64	; 0x40
 8007336:	d10a      	bne.n	800734e <I2C_ITError+0x3a>
 8007338:	7bfb      	ldrb	r3, [r7, #15]
 800733a:	2b22      	cmp	r3, #34	; 0x22
 800733c:	d107      	bne.n	800734e <I2C_ITError+0x3a>
  {
    /* Disable Pos bit in I2C CR1 when error occurred in Master/Mem Receive IT Process */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 800733e:	687b      	ldr	r3, [r7, #4]
 8007340:	681b      	ldr	r3, [r3, #0]
 8007342:	681a      	ldr	r2, [r3, #0]
 8007344:	687b      	ldr	r3, [r7, #4]
 8007346:	681b      	ldr	r3, [r3, #0]
 8007348:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800734c:	601a      	str	r2, [r3, #0]
  }

  if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 800734e:	7bfb      	ldrb	r3, [r7, #15]
 8007350:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8007354:	2b28      	cmp	r3, #40	; 0x28
 8007356:	d107      	bne.n	8007368 <I2C_ITError+0x54>
  {
    /* keep HAL_I2C_STATE_LISTEN */
    hi2c->PreviousState = I2C_STATE_NONE;
 8007358:	687b      	ldr	r3, [r7, #4]
 800735a:	2200      	movs	r2, #0
 800735c:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State = HAL_I2C_STATE_LISTEN;
 800735e:	687b      	ldr	r3, [r7, #4]
 8007360:	2228      	movs	r2, #40	; 0x28
 8007362:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 8007366:	e015      	b.n	8007394 <I2C_ITError+0x80>
  }
  else
  {
    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if ((READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN) && (CurrentState != HAL_I2C_STATE_ABORT))
 8007368:	687b      	ldr	r3, [r7, #4]
 800736a:	681b      	ldr	r3, [r3, #0]
 800736c:	685b      	ldr	r3, [r3, #4]
 800736e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007372:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007376:	d00a      	beq.n	800738e <I2C_ITError+0x7a>
 8007378:	7bfb      	ldrb	r3, [r7, #15]
 800737a:	2b60      	cmp	r3, #96	; 0x60
 800737c:	d007      	beq.n	800738e <I2C_ITError+0x7a>
    {
      hi2c->State = HAL_I2C_STATE_READY;
 800737e:	687b      	ldr	r3, [r7, #4]
 8007380:	2220      	movs	r2, #32
 8007382:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8007386:	687b      	ldr	r3, [r7, #4]
 8007388:	2200      	movs	r2, #0
 800738a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    }
    hi2c->PreviousState = I2C_STATE_NONE;
 800738e:	687b      	ldr	r3, [r7, #4]
 8007390:	2200      	movs	r2, #0
 8007392:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Abort DMA transfer */
  if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8007394:	687b      	ldr	r3, [r7, #4]
 8007396:	681b      	ldr	r3, [r3, #0]
 8007398:	685b      	ldr	r3, [r3, #4]
 800739a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800739e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80073a2:	d162      	bne.n	800746a <I2C_ITError+0x156>
  {
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 80073a4:	687b      	ldr	r3, [r7, #4]
 80073a6:	681b      	ldr	r3, [r3, #0]
 80073a8:	685a      	ldr	r2, [r3, #4]
 80073aa:	687b      	ldr	r3, [r7, #4]
 80073ac:	681b      	ldr	r3, [r3, #0]
 80073ae:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80073b2:	605a      	str	r2, [r3, #4]

    if (hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 80073b4:	687b      	ldr	r3, [r7, #4]
 80073b6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80073b8:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80073bc:	b2db      	uxtb	r3, r3
 80073be:	2b01      	cmp	r3, #1
 80073c0:	d020      	beq.n	8007404 <I2C_ITError+0xf0>
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 80073c2:	687b      	ldr	r3, [r7, #4]
 80073c4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80073c6:	4a6a      	ldr	r2, [pc, #424]	; (8007570 <I2C_ITError+0x25c>)
 80073c8:	651a      	str	r2, [r3, #80]	; 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 80073ca:	687b      	ldr	r3, [r7, #4]
 80073cc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80073ce:	4618      	mov	r0, r3
 80073d0:	f7fd fd36 	bl	8004e40 <HAL_DMA_Abort_IT>
 80073d4:	4603      	mov	r3, r0
 80073d6:	2b00      	cmp	r3, #0
 80073d8:	f000 8089 	beq.w	80074ee <I2C_ITError+0x1da>
      {
        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 80073dc:	687b      	ldr	r3, [r7, #4]
 80073de:	681b      	ldr	r3, [r3, #0]
 80073e0:	681a      	ldr	r2, [r3, #0]
 80073e2:	687b      	ldr	r3, [r7, #4]
 80073e4:	681b      	ldr	r3, [r3, #0]
 80073e6:	f022 0201 	bic.w	r2, r2, #1
 80073ea:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 80073ec:	687b      	ldr	r3, [r7, #4]
 80073ee:	2220      	movs	r2, #32
 80073f0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 80073f4:	687b      	ldr	r3, [r7, #4]
 80073f6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80073f8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80073fa:	687a      	ldr	r2, [r7, #4]
 80073fc:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80073fe:	4610      	mov	r0, r2
 8007400:	4798      	blx	r3
 8007402:	e074      	b.n	80074ee <I2C_ITError+0x1da>
    }
    else
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8007404:	687b      	ldr	r3, [r7, #4]
 8007406:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007408:	4a59      	ldr	r2, [pc, #356]	; (8007570 <I2C_ITError+0x25c>)
 800740a:	651a      	str	r2, [r3, #80]	; 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 800740c:	687b      	ldr	r3, [r7, #4]
 800740e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007410:	4618      	mov	r0, r3
 8007412:	f7fd fd15 	bl	8004e40 <HAL_DMA_Abort_IT>
 8007416:	4603      	mov	r3, r0
 8007418:	2b00      	cmp	r3, #0
 800741a:	d068      	beq.n	80074ee <I2C_ITError+0x1da>
      {
        /* Store Last receive data if any */
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 800741c:	687b      	ldr	r3, [r7, #4]
 800741e:	681b      	ldr	r3, [r3, #0]
 8007420:	695b      	ldr	r3, [r3, #20]
 8007422:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007426:	2b40      	cmp	r3, #64	; 0x40
 8007428:	d10b      	bne.n	8007442 <I2C_ITError+0x12e>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800742a:	687b      	ldr	r3, [r7, #4]
 800742c:	681b      	ldr	r3, [r3, #0]
 800742e:	691a      	ldr	r2, [r3, #16]
 8007430:	687b      	ldr	r3, [r7, #4]
 8007432:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007434:	b2d2      	uxtb	r2, r2
 8007436:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007438:	687b      	ldr	r3, [r7, #4]
 800743a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800743c:	1c5a      	adds	r2, r3, #1
 800743e:	687b      	ldr	r3, [r7, #4]
 8007440:	625a      	str	r2, [r3, #36]	; 0x24
        }

        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8007442:	687b      	ldr	r3, [r7, #4]
 8007444:	681b      	ldr	r3, [r3, #0]
 8007446:	681a      	ldr	r2, [r3, #0]
 8007448:	687b      	ldr	r3, [r7, #4]
 800744a:	681b      	ldr	r3, [r3, #0]
 800744c:	f022 0201 	bic.w	r2, r2, #1
 8007450:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8007452:	687b      	ldr	r3, [r7, #4]
 8007454:	2220      	movs	r2, #32
 8007456:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 800745a:	687b      	ldr	r3, [r7, #4]
 800745c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800745e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007460:	687a      	ldr	r2, [r7, #4]
 8007462:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8007464:	4610      	mov	r0, r2
 8007466:	4798      	blx	r3
 8007468:	e041      	b.n	80074ee <I2C_ITError+0x1da>
      }
    }
  }
  else if (hi2c->State == HAL_I2C_STATE_ABORT)
 800746a:	687b      	ldr	r3, [r7, #4]
 800746c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007470:	b2db      	uxtb	r3, r3
 8007472:	2b60      	cmp	r3, #96	; 0x60
 8007474:	d125      	bne.n	80074c2 <I2C_ITError+0x1ae>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 8007476:	687b      	ldr	r3, [r7, #4]
 8007478:	2220      	movs	r2, #32
 800747a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800747e:	687b      	ldr	r3, [r7, #4]
 8007480:	2200      	movs	r2, #0
 8007482:	641a      	str	r2, [r3, #64]	; 0x40

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8007484:	687b      	ldr	r3, [r7, #4]
 8007486:	681b      	ldr	r3, [r3, #0]
 8007488:	695b      	ldr	r3, [r3, #20]
 800748a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800748e:	2b40      	cmp	r3, #64	; 0x40
 8007490:	d10b      	bne.n	80074aa <I2C_ITError+0x196>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007492:	687b      	ldr	r3, [r7, #4]
 8007494:	681b      	ldr	r3, [r3, #0]
 8007496:	691a      	ldr	r2, [r3, #16]
 8007498:	687b      	ldr	r3, [r7, #4]
 800749a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800749c:	b2d2      	uxtb	r2, r2
 800749e:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80074a0:	687b      	ldr	r3, [r7, #4]
 80074a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80074a4:	1c5a      	adds	r2, r3, #1
 80074a6:	687b      	ldr	r3, [r7, #4]
 80074a8:	625a      	str	r2, [r3, #36]	; 0x24
    }

    /* Disable I2C peripheral to prevent dummy data in buffer */
    __HAL_I2C_DISABLE(hi2c);
 80074aa:	687b      	ldr	r3, [r7, #4]
 80074ac:	681b      	ldr	r3, [r3, #0]
 80074ae:	681a      	ldr	r2, [r3, #0]
 80074b0:	687b      	ldr	r3, [r7, #4]
 80074b2:	681b      	ldr	r3, [r3, #0]
 80074b4:	f022 0201 	bic.w	r2, r2, #1
 80074b8:	601a      	str	r2, [r3, #0]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 80074ba:	6878      	ldr	r0, [r7, #4]
 80074bc:	f7fe feec 	bl	8006298 <HAL_I2C_AbortCpltCallback>
 80074c0:	e015      	b.n	80074ee <I2C_ITError+0x1da>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
  else
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 80074c2:	687b      	ldr	r3, [r7, #4]
 80074c4:	681b      	ldr	r3, [r3, #0]
 80074c6:	695b      	ldr	r3, [r3, #20]
 80074c8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80074cc:	2b40      	cmp	r3, #64	; 0x40
 80074ce:	d10b      	bne.n	80074e8 <I2C_ITError+0x1d4>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80074d0:	687b      	ldr	r3, [r7, #4]
 80074d2:	681b      	ldr	r3, [r3, #0]
 80074d4:	691a      	ldr	r2, [r3, #16]
 80074d6:	687b      	ldr	r3, [r7, #4]
 80074d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80074da:	b2d2      	uxtb	r2, r2
 80074dc:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80074de:	687b      	ldr	r3, [r7, #4]
 80074e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80074e2:	1c5a      	adds	r2, r3, #1
 80074e4:	687b      	ldr	r3, [r7, #4]
 80074e6:	625a      	str	r2, [r3, #36]	; 0x24

    /* Call user error callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
 80074e8:	6878      	ldr	r0, [r7, #4]
 80074ea:	f7fe fecb 	bl	8006284 <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  /* STOP Flag is not set after a NACK reception, BusError, ArbitrationLost, OverRun */
  CurrentError = hi2c->ErrorCode;
 80074ee:	687b      	ldr	r3, [r7, #4]
 80074f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80074f2:	60bb      	str	r3, [r7, #8]

  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 80074f4:	68bb      	ldr	r3, [r7, #8]
 80074f6:	f003 0301 	and.w	r3, r3, #1
 80074fa:	2b00      	cmp	r3, #0
 80074fc:	d10e      	bne.n	800751c <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 80074fe:	68bb      	ldr	r3, [r7, #8]
 8007500:	f003 0302 	and.w	r3, r3, #2
  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8007504:	2b00      	cmp	r3, #0
 8007506:	d109      	bne.n	800751c <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8007508:	68bb      	ldr	r3, [r7, #8]
 800750a:	f003 0304 	and.w	r3, r3, #4
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 800750e:	2b00      	cmp	r3, #0
 8007510:	d104      	bne.n	800751c <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_OVR) == HAL_I2C_ERROR_OVR))
 8007512:	68bb      	ldr	r3, [r7, #8]
 8007514:	f003 0308 	and.w	r3, r3, #8
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8007518:	2b00      	cmp	r3, #0
 800751a:	d007      	beq.n	800752c <I2C_ITError+0x218>
  {
    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800751c:	687b      	ldr	r3, [r7, #4]
 800751e:	681b      	ldr	r3, [r3, #0]
 8007520:	685a      	ldr	r2, [r3, #4]
 8007522:	687b      	ldr	r3, [r7, #4]
 8007524:	681b      	ldr	r3, [r3, #0]
 8007526:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800752a:	605a      	str	r2, [r3, #4]
  }

  /* So may inform upper layer that listen phase is stopped */
  /* during NACK error treatment */
  CurrentState = hi2c->State;
 800752c:	687b      	ldr	r3, [r7, #4]
 800752e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007532:	73fb      	strb	r3, [r7, #15]
  if (((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF) && (CurrentState == HAL_I2C_STATE_LISTEN))
 8007534:	687b      	ldr	r3, [r7, #4]
 8007536:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007538:	f003 0304 	and.w	r3, r3, #4
 800753c:	2b04      	cmp	r3, #4
 800753e:	d113      	bne.n	8007568 <I2C_ITError+0x254>
 8007540:	7bfb      	ldrb	r3, [r7, #15]
 8007542:	2b28      	cmp	r3, #40	; 0x28
 8007544:	d110      	bne.n	8007568 <I2C_ITError+0x254>
  {
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8007546:	687b      	ldr	r3, [r7, #4]
 8007548:	4a0a      	ldr	r2, [pc, #40]	; (8007574 <I2C_ITError+0x260>)
 800754a:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->PreviousState = I2C_STATE_NONE;
 800754c:	687b      	ldr	r3, [r7, #4]
 800754e:	2200      	movs	r2, #0
 8007550:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8007552:	687b      	ldr	r3, [r7, #4]
 8007554:	2220      	movs	r2, #32
 8007556:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 800755a:	687b      	ldr	r3, [r7, #4]
 800755c:	2200      	movs	r2, #0
 800755e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 8007562:	6878      	ldr	r0, [r7, #4]
 8007564:	f7fe fe70 	bl	8006248 <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8007568:	bf00      	nop
 800756a:	3710      	adds	r7, #16
 800756c:	46bd      	mov	sp, r7
 800756e:	bd80      	pop	{r7, pc}
 8007570:	08007579 	.word	0x08007579
 8007574:	ffff0000 	.word	0xffff0000

08007578 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 8007578:	b580      	push	{r7, lr}
 800757a:	b086      	sub	sp, #24
 800757c:	af00      	add	r7, sp, #0
 800757e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8007580:	2300      	movs	r3, #0
 8007582:	60fb      	str	r3, [r7, #12]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8007584:	687b      	ldr	r3, [r7, #4]
 8007586:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007588:	617b      	str	r3, [r7, #20]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800758a:	697b      	ldr	r3, [r7, #20]
 800758c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007590:	74fb      	strb	r3, [r7, #19]

  /* During abort treatment, check that there is no pending STOP request */
  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 8007592:	4b4b      	ldr	r3, [pc, #300]	; (80076c0 <I2C_DMAAbort+0x148>)
 8007594:	681b      	ldr	r3, [r3, #0]
 8007596:	08db      	lsrs	r3, r3, #3
 8007598:	4a4a      	ldr	r2, [pc, #296]	; (80076c4 <I2C_DMAAbort+0x14c>)
 800759a:	fba2 2303 	umull	r2, r3, r2, r3
 800759e:	0a1a      	lsrs	r2, r3, #8
 80075a0:	4613      	mov	r3, r2
 80075a2:	009b      	lsls	r3, r3, #2
 80075a4:	4413      	add	r3, r2
 80075a6:	00da      	lsls	r2, r3, #3
 80075a8:	1ad3      	subs	r3, r2, r3
 80075aa:	60fb      	str	r3, [r7, #12]
  do
  {
    if (count == 0U)
 80075ac:	68fb      	ldr	r3, [r7, #12]
 80075ae:	2b00      	cmp	r3, #0
 80075b0:	d106      	bne.n	80075c0 <I2C_DMAAbort+0x48>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80075b2:	697b      	ldr	r3, [r7, #20]
 80075b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80075b6:	f043 0220 	orr.w	r2, r3, #32
 80075ba:	697b      	ldr	r3, [r7, #20]
 80075bc:	641a      	str	r2, [r3, #64]	; 0x40
      break;
 80075be:	e00a      	b.n	80075d6 <I2C_DMAAbort+0x5e>
    }
    count--;
 80075c0:	68fb      	ldr	r3, [r7, #12]
 80075c2:	3b01      	subs	r3, #1
 80075c4:	60fb      	str	r3, [r7, #12]
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 80075c6:	697b      	ldr	r3, [r7, #20]
 80075c8:	681b      	ldr	r3, [r3, #0]
 80075ca:	681b      	ldr	r3, [r3, #0]
 80075cc:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80075d0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80075d4:	d0ea      	beq.n	80075ac <I2C_DMAAbort+0x34>

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 80075d6:	697b      	ldr	r3, [r7, #20]
 80075d8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80075da:	2b00      	cmp	r3, #0
 80075dc:	d003      	beq.n	80075e6 <I2C_DMAAbort+0x6e>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 80075de:	697b      	ldr	r3, [r7, #20]
 80075e0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80075e2:	2200      	movs	r2, #0
 80075e4:	63da      	str	r2, [r3, #60]	; 0x3c
  }
  if (hi2c->hdmarx != NULL)
 80075e6:	697b      	ldr	r3, [r7, #20]
 80075e8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80075ea:	2b00      	cmp	r3, #0
 80075ec:	d003      	beq.n	80075f6 <I2C_DMAAbort+0x7e>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 80075ee:	697b      	ldr	r3, [r7, #20]
 80075f0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80075f2:	2200      	movs	r2, #0
 80075f4:	63da      	str	r2, [r3, #60]	; 0x3c
  }

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80075f6:	697b      	ldr	r3, [r7, #20]
 80075f8:	681b      	ldr	r3, [r3, #0]
 80075fa:	681a      	ldr	r2, [r3, #0]
 80075fc:	697b      	ldr	r3, [r7, #20]
 80075fe:	681b      	ldr	r3, [r3, #0]
 8007600:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007604:	601a      	str	r2, [r3, #0]

  hi2c->XferCount = 0U;
 8007606:	697b      	ldr	r3, [r7, #20]
 8007608:	2200      	movs	r2, #0
 800760a:	855a      	strh	r2, [r3, #42]	; 0x2a

  /* Reset XferAbortCallback */
  if (hi2c->hdmatx != NULL)
 800760c:	697b      	ldr	r3, [r7, #20]
 800760e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007610:	2b00      	cmp	r3, #0
 8007612:	d003      	beq.n	800761c <I2C_DMAAbort+0xa4>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 8007614:	697b      	ldr	r3, [r7, #20]
 8007616:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007618:	2200      	movs	r2, #0
 800761a:	651a      	str	r2, [r3, #80]	; 0x50
  }
  if (hi2c->hdmarx != NULL)
 800761c:	697b      	ldr	r3, [r7, #20]
 800761e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007620:	2b00      	cmp	r3, #0
 8007622:	d003      	beq.n	800762c <I2C_DMAAbort+0xb4>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 8007624:	697b      	ldr	r3, [r7, #20]
 8007626:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007628:	2200      	movs	r2, #0
 800762a:	651a      	str	r2, [r3, #80]	; 0x50
  }

  /* Disable I2C peripheral to prevent dummy data in buffer */
  __HAL_I2C_DISABLE(hi2c);
 800762c:	697b      	ldr	r3, [r7, #20]
 800762e:	681b      	ldr	r3, [r3, #0]
 8007630:	681a      	ldr	r2, [r3, #0]
 8007632:	697b      	ldr	r3, [r7, #20]
 8007634:	681b      	ldr	r3, [r3, #0]
 8007636:	f022 0201 	bic.w	r2, r2, #1
 800763a:	601a      	str	r2, [r3, #0]

  /* Check if come from abort from user */
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 800763c:	697b      	ldr	r3, [r7, #20]
 800763e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007642:	b2db      	uxtb	r3, r3
 8007644:	2b60      	cmp	r3, #96	; 0x60
 8007646:	d10e      	bne.n	8007666 <I2C_DMAAbort+0xee>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 8007648:	697b      	ldr	r3, [r7, #20]
 800764a:	2220      	movs	r2, #32
 800764c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8007650:	697b      	ldr	r3, [r7, #20]
 8007652:	2200      	movs	r2, #0
 8007654:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 8007658:	697b      	ldr	r3, [r7, #20]
 800765a:	2200      	movs	r2, #0
 800765c:	641a      	str	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 800765e:	6978      	ldr	r0, [r7, #20]
 8007660:	f7fe fe1a 	bl	8006298 <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8007664:	e027      	b.n	80076b6 <I2C_DMAAbort+0x13e>
    if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8007666:	7cfb      	ldrb	r3, [r7, #19]
 8007668:	f003 0328 	and.w	r3, r3, #40	; 0x28
 800766c:	2b28      	cmp	r3, #40	; 0x28
 800766e:	d117      	bne.n	80076a0 <I2C_DMAAbort+0x128>
      __HAL_I2C_ENABLE(hi2c);
 8007670:	697b      	ldr	r3, [r7, #20]
 8007672:	681b      	ldr	r3, [r3, #0]
 8007674:	681a      	ldr	r2, [r3, #0]
 8007676:	697b      	ldr	r3, [r7, #20]
 8007678:	681b      	ldr	r3, [r3, #0]
 800767a:	f042 0201 	orr.w	r2, r2, #1
 800767e:	601a      	str	r2, [r3, #0]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007680:	697b      	ldr	r3, [r7, #20]
 8007682:	681b      	ldr	r3, [r3, #0]
 8007684:	681a      	ldr	r2, [r3, #0]
 8007686:	697b      	ldr	r3, [r7, #20]
 8007688:	681b      	ldr	r3, [r3, #0]
 800768a:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800768e:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8007690:	697b      	ldr	r3, [r7, #20]
 8007692:	2200      	movs	r2, #0
 8007694:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8007696:	697b      	ldr	r3, [r7, #20]
 8007698:	2228      	movs	r2, #40	; 0x28
 800769a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 800769e:	e007      	b.n	80076b0 <I2C_DMAAbort+0x138>
      hi2c->State = HAL_I2C_STATE_READY;
 80076a0:	697b      	ldr	r3, [r7, #20]
 80076a2:	2220      	movs	r2, #32
 80076a4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80076a8:	697b      	ldr	r3, [r7, #20]
 80076aa:	2200      	movs	r2, #0
 80076ac:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    HAL_I2C_ErrorCallback(hi2c);
 80076b0:	6978      	ldr	r0, [r7, #20]
 80076b2:	f7fe fde7 	bl	8006284 <HAL_I2C_ErrorCallback>
}
 80076b6:	bf00      	nop
 80076b8:	3718      	adds	r7, #24
 80076ba:	46bd      	mov	sp, r7
 80076bc:	bd80      	pop	{r7, pc}
 80076be:	bf00      	nop
 80076c0:	20000040 	.word	0x20000040
 80076c4:	14f8b589 	.word	0x14f8b589

080076c8 <I2C_WaitOnSTOPRequestThroughIT>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPRequestThroughIT(I2C_HandleTypeDef *hi2c)
{
 80076c8:	b480      	push	{r7}
 80076ca:	b085      	sub	sp, #20
 80076cc:	af00      	add	r7, sp, #0
 80076ce:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80076d0:	2300      	movs	r3, #0
 80076d2:	60fb      	str	r3, [r7, #12]

  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_STOP_FLAG * (SystemCoreClock / 25U / 1000U);
 80076d4:	4b13      	ldr	r3, [pc, #76]	; (8007724 <I2C_WaitOnSTOPRequestThroughIT+0x5c>)
 80076d6:	681b      	ldr	r3, [r3, #0]
 80076d8:	08db      	lsrs	r3, r3, #3
 80076da:	4a13      	ldr	r2, [pc, #76]	; (8007728 <I2C_WaitOnSTOPRequestThroughIT+0x60>)
 80076dc:	fba2 2303 	umull	r2, r3, r2, r3
 80076e0:	0a1a      	lsrs	r2, r3, #8
 80076e2:	4613      	mov	r3, r2
 80076e4:	009b      	lsls	r3, r3, #2
 80076e6:	4413      	add	r3, r2
 80076e8:	60fb      	str	r3, [r7, #12]
  do
  {
    count--;
 80076ea:	68fb      	ldr	r3, [r7, #12]
 80076ec:	3b01      	subs	r3, #1
 80076ee:	60fb      	str	r3, [r7, #12]
    if (count == 0U)
 80076f0:	68fb      	ldr	r3, [r7, #12]
 80076f2:	2b00      	cmp	r3, #0
 80076f4:	d107      	bne.n	8007706 <I2C_WaitOnSTOPRequestThroughIT+0x3e>
    {
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80076f6:	687b      	ldr	r3, [r7, #4]
 80076f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80076fa:	f043 0220 	orr.w	r2, r3, #32
 80076fe:	687b      	ldr	r3, [r7, #4]
 8007700:	641a      	str	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 8007702:	2301      	movs	r3, #1
 8007704:	e008      	b.n	8007718 <I2C_WaitOnSTOPRequestThroughIT+0x50>
    }
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 8007706:	687b      	ldr	r3, [r7, #4]
 8007708:	681b      	ldr	r3, [r3, #0]
 800770a:	681b      	ldr	r3, [r3, #0]
 800770c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8007710:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007714:	d0e9      	beq.n	80076ea <I2C_WaitOnSTOPRequestThroughIT+0x22>

  return HAL_OK;
 8007716:	2300      	movs	r3, #0
}
 8007718:	4618      	mov	r0, r3
 800771a:	3714      	adds	r7, #20
 800771c:	46bd      	mov	sp, r7
 800771e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007722:	4770      	bx	lr
 8007724:	20000040 	.word	0x20000040
 8007728:	14f8b589 	.word	0x14f8b589

0800772c <I2C_ConvertOtherXferOptions>:
  * @brief  Convert I2Cx OTHER_xxx XferOptions to functional XferOptions.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ConvertOtherXferOptions(I2C_HandleTypeDef *hi2c)
{
 800772c:	b480      	push	{r7}
 800772e:	b083      	sub	sp, #12
 8007730:	af00      	add	r7, sp, #0
 8007732:	6078      	str	r0, [r7, #4]
  /* if user set XferOptions to I2C_OTHER_FRAME            */
  /* it request implicitly to generate a restart condition */
  /* set XferOptions to I2C_FIRST_FRAME                    */
  if (hi2c->XferOptions == I2C_OTHER_FRAME)
 8007734:	687b      	ldr	r3, [r7, #4]
 8007736:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007738:	f5b3 0f2a 	cmp.w	r3, #11141120	; 0xaa0000
 800773c:	d103      	bne.n	8007746 <I2C_ConvertOtherXferOptions+0x1a>
  {
    hi2c->XferOptions = I2C_FIRST_FRAME;
 800773e:	687b      	ldr	r3, [r7, #4]
 8007740:	2201      	movs	r2, #1
 8007742:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  else
  {
    /* Nothing to do */
  }
}
 8007744:	e007      	b.n	8007756 <I2C_ConvertOtherXferOptions+0x2a>
  else if (hi2c->XferOptions == I2C_OTHER_AND_LAST_FRAME)
 8007746:	687b      	ldr	r3, [r7, #4]
 8007748:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800774a:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 800774e:	d102      	bne.n	8007756 <I2C_ConvertOtherXferOptions+0x2a>
    hi2c->XferOptions = I2C_FIRST_AND_LAST_FRAME;
 8007750:	687b      	ldr	r3, [r7, #4]
 8007752:	2208      	movs	r2, #8
 8007754:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8007756:	bf00      	nop
 8007758:	370c      	adds	r7, #12
 800775a:	46bd      	mov	sp, r7
 800775c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007760:	4770      	bx	lr
	...

08007764 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8007764:	b580      	push	{r7, lr}
 8007766:	b082      	sub	sp, #8
 8007768:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 800776a:	2300      	movs	r3, #0
 800776c:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 800776e:	2300      	movs	r3, #0
 8007770:	603b      	str	r3, [r7, #0]
 8007772:	4b20      	ldr	r3, [pc, #128]	; (80077f4 <HAL_PWREx_EnableOverDrive+0x90>)
 8007774:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007776:	4a1f      	ldr	r2, [pc, #124]	; (80077f4 <HAL_PWREx_EnableOverDrive+0x90>)
 8007778:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800777c:	6413      	str	r3, [r2, #64]	; 0x40
 800777e:	4b1d      	ldr	r3, [pc, #116]	; (80077f4 <HAL_PWREx_EnableOverDrive+0x90>)
 8007780:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007782:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007786:	603b      	str	r3, [r7, #0]
 8007788:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 800778a:	4b1b      	ldr	r3, [pc, #108]	; (80077f8 <HAL_PWREx_EnableOverDrive+0x94>)
 800778c:	2201      	movs	r2, #1
 800778e:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8007790:	f7fb fb92 	bl	8002eb8 <HAL_GetTick>
 8007794:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8007796:	e009      	b.n	80077ac <HAL_PWREx_EnableOverDrive+0x48>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8007798:	f7fb fb8e 	bl	8002eb8 <HAL_GetTick>
 800779c:	4602      	mov	r2, r0
 800779e:	687b      	ldr	r3, [r7, #4]
 80077a0:	1ad3      	subs	r3, r2, r3
 80077a2:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80077a6:	d901      	bls.n	80077ac <HAL_PWREx_EnableOverDrive+0x48>
    {
      return HAL_TIMEOUT;
 80077a8:	2303      	movs	r3, #3
 80077aa:	e01f      	b.n	80077ec <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80077ac:	4b13      	ldr	r3, [pc, #76]	; (80077fc <HAL_PWREx_EnableOverDrive+0x98>)
 80077ae:	685b      	ldr	r3, [r3, #4]
 80077b0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80077b4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80077b8:	d1ee      	bne.n	8007798 <HAL_PWREx_EnableOverDrive+0x34>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 80077ba:	4b11      	ldr	r3, [pc, #68]	; (8007800 <HAL_PWREx_EnableOverDrive+0x9c>)
 80077bc:	2201      	movs	r2, #1
 80077be:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80077c0:	f7fb fb7a 	bl	8002eb8 <HAL_GetTick>
 80077c4:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80077c6:	e009      	b.n	80077dc <HAL_PWREx_EnableOverDrive+0x78>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80077c8:	f7fb fb76 	bl	8002eb8 <HAL_GetTick>
 80077cc:	4602      	mov	r2, r0
 80077ce:	687b      	ldr	r3, [r7, #4]
 80077d0:	1ad3      	subs	r3, r2, r3
 80077d2:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80077d6:	d901      	bls.n	80077dc <HAL_PWREx_EnableOverDrive+0x78>
    {
      return HAL_TIMEOUT;
 80077d8:	2303      	movs	r3, #3
 80077da:	e007      	b.n	80077ec <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80077dc:	4b07      	ldr	r3, [pc, #28]	; (80077fc <HAL_PWREx_EnableOverDrive+0x98>)
 80077de:	685b      	ldr	r3, [r3, #4]
 80077e0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80077e4:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80077e8:	d1ee      	bne.n	80077c8 <HAL_PWREx_EnableOverDrive+0x64>
    }
  } 
  return HAL_OK;
 80077ea:	2300      	movs	r3, #0
}
 80077ec:	4618      	mov	r0, r3
 80077ee:	3708      	adds	r7, #8
 80077f0:	46bd      	mov	sp, r7
 80077f2:	bd80      	pop	{r7, pc}
 80077f4:	40023800 	.word	0x40023800
 80077f8:	420e0040 	.word	0x420e0040
 80077fc:	40007000 	.word	0x40007000
 8007800:	420e0044 	.word	0x420e0044

08007804 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8007804:	b580      	push	{r7, lr}
 8007806:	b084      	sub	sp, #16
 8007808:	af00      	add	r7, sp, #0
 800780a:	6078      	str	r0, [r7, #4]
 800780c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800780e:	687b      	ldr	r3, [r7, #4]
 8007810:	2b00      	cmp	r3, #0
 8007812:	d101      	bne.n	8007818 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8007814:	2301      	movs	r3, #1
 8007816:	e18c      	b.n	8007b32 <HAL_RCC_ClockConfig+0x32e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_CLOCKTYPE(RCC_ClkInitStruct->ClockType));
 8007818:	687b      	ldr	r3, [r7, #4]
 800781a:	681b      	ldr	r3, [r3, #0]
 800781c:	2b00      	cmp	r3, #0
 800781e:	d003      	beq.n	8007828 <HAL_RCC_ClockConfig+0x24>
 8007820:	687b      	ldr	r3, [r7, #4]
 8007822:	681b      	ldr	r3, [r3, #0]
 8007824:	2b0f      	cmp	r3, #15
 8007826:	d904      	bls.n	8007832 <HAL_RCC_ClockConfig+0x2e>
 8007828:	f240 215a 	movw	r1, #602	; 0x25a
 800782c:	4887      	ldr	r0, [pc, #540]	; (8007a4c <HAL_RCC_ClockConfig+0x248>)
 800782e:	f7fb f820 	bl	8002872 <assert_failed>
  assert_param(IS_FLASH_LATENCY(FLatency));
 8007832:	683b      	ldr	r3, [r7, #0]
 8007834:	2b00      	cmp	r3, #0
 8007836:	d031      	beq.n	800789c <HAL_RCC_ClockConfig+0x98>
 8007838:	683b      	ldr	r3, [r7, #0]
 800783a:	2b01      	cmp	r3, #1
 800783c:	d02e      	beq.n	800789c <HAL_RCC_ClockConfig+0x98>
 800783e:	683b      	ldr	r3, [r7, #0]
 8007840:	2b02      	cmp	r3, #2
 8007842:	d02b      	beq.n	800789c <HAL_RCC_ClockConfig+0x98>
 8007844:	683b      	ldr	r3, [r7, #0]
 8007846:	2b03      	cmp	r3, #3
 8007848:	d028      	beq.n	800789c <HAL_RCC_ClockConfig+0x98>
 800784a:	683b      	ldr	r3, [r7, #0]
 800784c:	2b04      	cmp	r3, #4
 800784e:	d025      	beq.n	800789c <HAL_RCC_ClockConfig+0x98>
 8007850:	683b      	ldr	r3, [r7, #0]
 8007852:	2b05      	cmp	r3, #5
 8007854:	d022      	beq.n	800789c <HAL_RCC_ClockConfig+0x98>
 8007856:	683b      	ldr	r3, [r7, #0]
 8007858:	2b06      	cmp	r3, #6
 800785a:	d01f      	beq.n	800789c <HAL_RCC_ClockConfig+0x98>
 800785c:	683b      	ldr	r3, [r7, #0]
 800785e:	2b07      	cmp	r3, #7
 8007860:	d01c      	beq.n	800789c <HAL_RCC_ClockConfig+0x98>
 8007862:	683b      	ldr	r3, [r7, #0]
 8007864:	2b08      	cmp	r3, #8
 8007866:	d019      	beq.n	800789c <HAL_RCC_ClockConfig+0x98>
 8007868:	683b      	ldr	r3, [r7, #0]
 800786a:	2b09      	cmp	r3, #9
 800786c:	d016      	beq.n	800789c <HAL_RCC_ClockConfig+0x98>
 800786e:	683b      	ldr	r3, [r7, #0]
 8007870:	2b0a      	cmp	r3, #10
 8007872:	d013      	beq.n	800789c <HAL_RCC_ClockConfig+0x98>
 8007874:	683b      	ldr	r3, [r7, #0]
 8007876:	2b0b      	cmp	r3, #11
 8007878:	d010      	beq.n	800789c <HAL_RCC_ClockConfig+0x98>
 800787a:	683b      	ldr	r3, [r7, #0]
 800787c:	2b0c      	cmp	r3, #12
 800787e:	d00d      	beq.n	800789c <HAL_RCC_ClockConfig+0x98>
 8007880:	683b      	ldr	r3, [r7, #0]
 8007882:	2b0d      	cmp	r3, #13
 8007884:	d00a      	beq.n	800789c <HAL_RCC_ClockConfig+0x98>
 8007886:	683b      	ldr	r3, [r7, #0]
 8007888:	2b0e      	cmp	r3, #14
 800788a:	d007      	beq.n	800789c <HAL_RCC_ClockConfig+0x98>
 800788c:	683b      	ldr	r3, [r7, #0]
 800788e:	2b0f      	cmp	r3, #15
 8007890:	d004      	beq.n	800789c <HAL_RCC_ClockConfig+0x98>
 8007892:	f240 215b 	movw	r1, #603	; 0x25b
 8007896:	486d      	ldr	r0, [pc, #436]	; (8007a4c <HAL_RCC_ClockConfig+0x248>)
 8007898:	f7fa ffeb 	bl	8002872 <assert_failed>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800789c:	4b6c      	ldr	r3, [pc, #432]	; (8007a50 <HAL_RCC_ClockConfig+0x24c>)
 800789e:	681b      	ldr	r3, [r3, #0]
 80078a0:	f003 030f 	and.w	r3, r3, #15
 80078a4:	683a      	ldr	r2, [r7, #0]
 80078a6:	429a      	cmp	r2, r3
 80078a8:	d90c      	bls.n	80078c4 <HAL_RCC_ClockConfig+0xc0>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80078aa:	4b69      	ldr	r3, [pc, #420]	; (8007a50 <HAL_RCC_ClockConfig+0x24c>)
 80078ac:	683a      	ldr	r2, [r7, #0]
 80078ae:	b2d2      	uxtb	r2, r2
 80078b0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80078b2:	4b67      	ldr	r3, [pc, #412]	; (8007a50 <HAL_RCC_ClockConfig+0x24c>)
 80078b4:	681b      	ldr	r3, [r3, #0]
 80078b6:	f003 030f 	and.w	r3, r3, #15
 80078ba:	683a      	ldr	r2, [r7, #0]
 80078bc:	429a      	cmp	r2, r3
 80078be:	d001      	beq.n	80078c4 <HAL_RCC_ClockConfig+0xc0>
    {
      return HAL_ERROR;
 80078c0:	2301      	movs	r3, #1
 80078c2:	e136      	b.n	8007b32 <HAL_RCC_ClockConfig+0x32e>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80078c4:	687b      	ldr	r3, [r7, #4]
 80078c6:	681b      	ldr	r3, [r3, #0]
 80078c8:	f003 0302 	and.w	r3, r3, #2
 80078cc:	2b00      	cmp	r3, #0
 80078ce:	d049      	beq.n	8007964 <HAL_RCC_ClockConfig+0x160>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80078d0:	687b      	ldr	r3, [r7, #4]
 80078d2:	681b      	ldr	r3, [r3, #0]
 80078d4:	f003 0304 	and.w	r3, r3, #4
 80078d8:	2b00      	cmp	r3, #0
 80078da:	d005      	beq.n	80078e8 <HAL_RCC_ClockConfig+0xe4>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80078dc:	4b5d      	ldr	r3, [pc, #372]	; (8007a54 <HAL_RCC_ClockConfig+0x250>)
 80078de:	689b      	ldr	r3, [r3, #8]
 80078e0:	4a5c      	ldr	r2, [pc, #368]	; (8007a54 <HAL_RCC_ClockConfig+0x250>)
 80078e2:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80078e6:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80078e8:	687b      	ldr	r3, [r7, #4]
 80078ea:	681b      	ldr	r3, [r3, #0]
 80078ec:	f003 0308 	and.w	r3, r3, #8
 80078f0:	2b00      	cmp	r3, #0
 80078f2:	d005      	beq.n	8007900 <HAL_RCC_ClockConfig+0xfc>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80078f4:	4b57      	ldr	r3, [pc, #348]	; (8007a54 <HAL_RCC_ClockConfig+0x250>)
 80078f6:	689b      	ldr	r3, [r3, #8]
 80078f8:	4a56      	ldr	r2, [pc, #344]	; (8007a54 <HAL_RCC_ClockConfig+0x250>)
 80078fa:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80078fe:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
 8007900:	687b      	ldr	r3, [r7, #4]
 8007902:	689b      	ldr	r3, [r3, #8]
 8007904:	2b00      	cmp	r3, #0
 8007906:	d024      	beq.n	8007952 <HAL_RCC_ClockConfig+0x14e>
 8007908:	687b      	ldr	r3, [r7, #4]
 800790a:	689b      	ldr	r3, [r3, #8]
 800790c:	2b80      	cmp	r3, #128	; 0x80
 800790e:	d020      	beq.n	8007952 <HAL_RCC_ClockConfig+0x14e>
 8007910:	687b      	ldr	r3, [r7, #4]
 8007912:	689b      	ldr	r3, [r3, #8]
 8007914:	2b90      	cmp	r3, #144	; 0x90
 8007916:	d01c      	beq.n	8007952 <HAL_RCC_ClockConfig+0x14e>
 8007918:	687b      	ldr	r3, [r7, #4]
 800791a:	689b      	ldr	r3, [r3, #8]
 800791c:	2ba0      	cmp	r3, #160	; 0xa0
 800791e:	d018      	beq.n	8007952 <HAL_RCC_ClockConfig+0x14e>
 8007920:	687b      	ldr	r3, [r7, #4]
 8007922:	689b      	ldr	r3, [r3, #8]
 8007924:	2bb0      	cmp	r3, #176	; 0xb0
 8007926:	d014      	beq.n	8007952 <HAL_RCC_ClockConfig+0x14e>
 8007928:	687b      	ldr	r3, [r7, #4]
 800792a:	689b      	ldr	r3, [r3, #8]
 800792c:	2bc0      	cmp	r3, #192	; 0xc0
 800792e:	d010      	beq.n	8007952 <HAL_RCC_ClockConfig+0x14e>
 8007930:	687b      	ldr	r3, [r7, #4]
 8007932:	689b      	ldr	r3, [r3, #8]
 8007934:	2bd0      	cmp	r3, #208	; 0xd0
 8007936:	d00c      	beq.n	8007952 <HAL_RCC_ClockConfig+0x14e>
 8007938:	687b      	ldr	r3, [r7, #4]
 800793a:	689b      	ldr	r3, [r3, #8]
 800793c:	2be0      	cmp	r3, #224	; 0xe0
 800793e:	d008      	beq.n	8007952 <HAL_RCC_ClockConfig+0x14e>
 8007940:	687b      	ldr	r3, [r7, #4]
 8007942:	689b      	ldr	r3, [r3, #8]
 8007944:	2bf0      	cmp	r3, #240	; 0xf0
 8007946:	d004      	beq.n	8007952 <HAL_RCC_ClockConfig+0x14e>
 8007948:	f240 217e 	movw	r1, #638	; 0x27e
 800794c:	483f      	ldr	r0, [pc, #252]	; (8007a4c <HAL_RCC_ClockConfig+0x248>)
 800794e:	f7fa ff90 	bl	8002872 <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8007952:	4b40      	ldr	r3, [pc, #256]	; (8007a54 <HAL_RCC_ClockConfig+0x250>)
 8007954:	689b      	ldr	r3, [r3, #8]
 8007956:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800795a:	687b      	ldr	r3, [r7, #4]
 800795c:	689b      	ldr	r3, [r3, #8]
 800795e:	493d      	ldr	r1, [pc, #244]	; (8007a54 <HAL_RCC_ClockConfig+0x250>)
 8007960:	4313      	orrs	r3, r2
 8007962:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8007964:	687b      	ldr	r3, [r7, #4]
 8007966:	681b      	ldr	r3, [r3, #0]
 8007968:	f003 0301 	and.w	r3, r3, #1
 800796c:	2b00      	cmp	r3, #0
 800796e:	d059      	beq.n	8007a24 <HAL_RCC_ClockConfig+0x220>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
 8007970:	687b      	ldr	r3, [r7, #4]
 8007972:	685b      	ldr	r3, [r3, #4]
 8007974:	2b00      	cmp	r3, #0
 8007976:	d010      	beq.n	800799a <HAL_RCC_ClockConfig+0x196>
 8007978:	687b      	ldr	r3, [r7, #4]
 800797a:	685b      	ldr	r3, [r3, #4]
 800797c:	2b01      	cmp	r3, #1
 800797e:	d00c      	beq.n	800799a <HAL_RCC_ClockConfig+0x196>
 8007980:	687b      	ldr	r3, [r7, #4]
 8007982:	685b      	ldr	r3, [r3, #4]
 8007984:	2b02      	cmp	r3, #2
 8007986:	d008      	beq.n	800799a <HAL_RCC_ClockConfig+0x196>
 8007988:	687b      	ldr	r3, [r7, #4]
 800798a:	685b      	ldr	r3, [r3, #4]
 800798c:	2b03      	cmp	r3, #3
 800798e:	d004      	beq.n	800799a <HAL_RCC_ClockConfig+0x196>
 8007990:	f240 2185 	movw	r1, #645	; 0x285
 8007994:	482d      	ldr	r0, [pc, #180]	; (8007a4c <HAL_RCC_ClockConfig+0x248>)
 8007996:	f7fa ff6c 	bl	8002872 <assert_failed>

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800799a:	687b      	ldr	r3, [r7, #4]
 800799c:	685b      	ldr	r3, [r3, #4]
 800799e:	2b01      	cmp	r3, #1
 80079a0:	d107      	bne.n	80079b2 <HAL_RCC_ClockConfig+0x1ae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80079a2:	4b2c      	ldr	r3, [pc, #176]	; (8007a54 <HAL_RCC_ClockConfig+0x250>)
 80079a4:	681b      	ldr	r3, [r3, #0]
 80079a6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80079aa:	2b00      	cmp	r3, #0
 80079ac:	d119      	bne.n	80079e2 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_ERROR;
 80079ae:	2301      	movs	r3, #1
 80079b0:	e0bf      	b.n	8007b32 <HAL_RCC_ClockConfig+0x32e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80079b2:	687b      	ldr	r3, [r7, #4]
 80079b4:	685b      	ldr	r3, [r3, #4]
 80079b6:	2b02      	cmp	r3, #2
 80079b8:	d003      	beq.n	80079c2 <HAL_RCC_ClockConfig+0x1be>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80079ba:	687b      	ldr	r3, [r7, #4]
 80079bc:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80079be:	2b03      	cmp	r3, #3
 80079c0:	d107      	bne.n	80079d2 <HAL_RCC_ClockConfig+0x1ce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80079c2:	4b24      	ldr	r3, [pc, #144]	; (8007a54 <HAL_RCC_ClockConfig+0x250>)
 80079c4:	681b      	ldr	r3, [r3, #0]
 80079c6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80079ca:	2b00      	cmp	r3, #0
 80079cc:	d109      	bne.n	80079e2 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_ERROR;
 80079ce:	2301      	movs	r3, #1
 80079d0:	e0af      	b.n	8007b32 <HAL_RCC_ClockConfig+0x32e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80079d2:	4b20      	ldr	r3, [pc, #128]	; (8007a54 <HAL_RCC_ClockConfig+0x250>)
 80079d4:	681b      	ldr	r3, [r3, #0]
 80079d6:	f003 0302 	and.w	r3, r3, #2
 80079da:	2b00      	cmp	r3, #0
 80079dc:	d101      	bne.n	80079e2 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_ERROR;
 80079de:	2301      	movs	r3, #1
 80079e0:	e0a7      	b.n	8007b32 <HAL_RCC_ClockConfig+0x32e>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80079e2:	4b1c      	ldr	r3, [pc, #112]	; (8007a54 <HAL_RCC_ClockConfig+0x250>)
 80079e4:	689b      	ldr	r3, [r3, #8]
 80079e6:	f023 0203 	bic.w	r2, r3, #3
 80079ea:	687b      	ldr	r3, [r7, #4]
 80079ec:	685b      	ldr	r3, [r3, #4]
 80079ee:	4919      	ldr	r1, [pc, #100]	; (8007a54 <HAL_RCC_ClockConfig+0x250>)
 80079f0:	4313      	orrs	r3, r2
 80079f2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80079f4:	f7fb fa60 	bl	8002eb8 <HAL_GetTick>
 80079f8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80079fa:	e00a      	b.n	8007a12 <HAL_RCC_ClockConfig+0x20e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80079fc:	f7fb fa5c 	bl	8002eb8 <HAL_GetTick>
 8007a00:	4602      	mov	r2, r0
 8007a02:	68fb      	ldr	r3, [r7, #12]
 8007a04:	1ad3      	subs	r3, r2, r3
 8007a06:	f241 3288 	movw	r2, #5000	; 0x1388
 8007a0a:	4293      	cmp	r3, r2
 8007a0c:	d901      	bls.n	8007a12 <HAL_RCC_ClockConfig+0x20e>
      {
        return HAL_TIMEOUT;
 8007a0e:	2303      	movs	r3, #3
 8007a10:	e08f      	b.n	8007b32 <HAL_RCC_ClockConfig+0x32e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007a12:	4b10      	ldr	r3, [pc, #64]	; (8007a54 <HAL_RCC_ClockConfig+0x250>)
 8007a14:	689b      	ldr	r3, [r3, #8]
 8007a16:	f003 020c 	and.w	r2, r3, #12
 8007a1a:	687b      	ldr	r3, [r7, #4]
 8007a1c:	685b      	ldr	r3, [r3, #4]
 8007a1e:	009b      	lsls	r3, r3, #2
 8007a20:	429a      	cmp	r2, r3
 8007a22:	d1eb      	bne.n	80079fc <HAL_RCC_ClockConfig+0x1f8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8007a24:	4b0a      	ldr	r3, [pc, #40]	; (8007a50 <HAL_RCC_ClockConfig+0x24c>)
 8007a26:	681b      	ldr	r3, [r3, #0]
 8007a28:	f003 030f 	and.w	r3, r3, #15
 8007a2c:	683a      	ldr	r2, [r7, #0]
 8007a2e:	429a      	cmp	r2, r3
 8007a30:	d212      	bcs.n	8007a58 <HAL_RCC_ClockConfig+0x254>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007a32:	4b07      	ldr	r3, [pc, #28]	; (8007a50 <HAL_RCC_ClockConfig+0x24c>)
 8007a34:	683a      	ldr	r2, [r7, #0]
 8007a36:	b2d2      	uxtb	r2, r2
 8007a38:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8007a3a:	4b05      	ldr	r3, [pc, #20]	; (8007a50 <HAL_RCC_ClockConfig+0x24c>)
 8007a3c:	681b      	ldr	r3, [r3, #0]
 8007a3e:	f003 030f 	and.w	r3, r3, #15
 8007a42:	683a      	ldr	r2, [r7, #0]
 8007a44:	429a      	cmp	r2, r3
 8007a46:	d007      	beq.n	8007a58 <HAL_RCC_ClockConfig+0x254>
    {
      return HAL_ERROR;
 8007a48:	2301      	movs	r3, #1
 8007a4a:	e072      	b.n	8007b32 <HAL_RCC_ClockConfig+0x32e>
 8007a4c:	0800be7c 	.word	0x0800be7c
 8007a50:	40023c00 	.word	0x40023c00
 8007a54:	40023800 	.word	0x40023800
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007a58:	687b      	ldr	r3, [r7, #4]
 8007a5a:	681b      	ldr	r3, [r3, #0]
 8007a5c:	f003 0304 	and.w	r3, r3, #4
 8007a60:	2b00      	cmp	r3, #0
 8007a62:	d025      	beq.n	8007ab0 <HAL_RCC_ClockConfig+0x2ac>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
 8007a64:	687b      	ldr	r3, [r7, #4]
 8007a66:	68db      	ldr	r3, [r3, #12]
 8007a68:	2b00      	cmp	r3, #0
 8007a6a:	d018      	beq.n	8007a9e <HAL_RCC_ClockConfig+0x29a>
 8007a6c:	687b      	ldr	r3, [r7, #4]
 8007a6e:	68db      	ldr	r3, [r3, #12]
 8007a70:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007a74:	d013      	beq.n	8007a9e <HAL_RCC_ClockConfig+0x29a>
 8007a76:	687b      	ldr	r3, [r7, #4]
 8007a78:	68db      	ldr	r3, [r3, #12]
 8007a7a:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 8007a7e:	d00e      	beq.n	8007a9e <HAL_RCC_ClockConfig+0x29a>
 8007a80:	687b      	ldr	r3, [r7, #4]
 8007a82:	68db      	ldr	r3, [r3, #12]
 8007a84:	f5b3 5fc0 	cmp.w	r3, #6144	; 0x1800
 8007a88:	d009      	beq.n	8007a9e <HAL_RCC_ClockConfig+0x29a>
 8007a8a:	687b      	ldr	r3, [r7, #4]
 8007a8c:	68db      	ldr	r3, [r3, #12]
 8007a8e:	f5b3 5fe0 	cmp.w	r3, #7168	; 0x1c00
 8007a92:	d004      	beq.n	8007a9e <HAL_RCC_ClockConfig+0x29a>
 8007a94:	f240 21c3 	movw	r1, #707	; 0x2c3
 8007a98:	4828      	ldr	r0, [pc, #160]	; (8007b3c <HAL_RCC_ClockConfig+0x338>)
 8007a9a:	f7fa feea 	bl	8002872 <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8007a9e:	4b28      	ldr	r3, [pc, #160]	; (8007b40 <HAL_RCC_ClockConfig+0x33c>)
 8007aa0:	689b      	ldr	r3, [r3, #8]
 8007aa2:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8007aa6:	687b      	ldr	r3, [r7, #4]
 8007aa8:	68db      	ldr	r3, [r3, #12]
 8007aaa:	4925      	ldr	r1, [pc, #148]	; (8007b40 <HAL_RCC_ClockConfig+0x33c>)
 8007aac:	4313      	orrs	r3, r2
 8007aae:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007ab0:	687b      	ldr	r3, [r7, #4]
 8007ab2:	681b      	ldr	r3, [r3, #0]
 8007ab4:	f003 0308 	and.w	r3, r3, #8
 8007ab8:	2b00      	cmp	r3, #0
 8007aba:	d026      	beq.n	8007b0a <HAL_RCC_ClockConfig+0x306>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
 8007abc:	687b      	ldr	r3, [r7, #4]
 8007abe:	691b      	ldr	r3, [r3, #16]
 8007ac0:	2b00      	cmp	r3, #0
 8007ac2:	d018      	beq.n	8007af6 <HAL_RCC_ClockConfig+0x2f2>
 8007ac4:	687b      	ldr	r3, [r7, #4]
 8007ac6:	691b      	ldr	r3, [r3, #16]
 8007ac8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007acc:	d013      	beq.n	8007af6 <HAL_RCC_ClockConfig+0x2f2>
 8007ace:	687b      	ldr	r3, [r7, #4]
 8007ad0:	691b      	ldr	r3, [r3, #16]
 8007ad2:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 8007ad6:	d00e      	beq.n	8007af6 <HAL_RCC_ClockConfig+0x2f2>
 8007ad8:	687b      	ldr	r3, [r7, #4]
 8007ada:	691b      	ldr	r3, [r3, #16]
 8007adc:	f5b3 5fc0 	cmp.w	r3, #6144	; 0x1800
 8007ae0:	d009      	beq.n	8007af6 <HAL_RCC_ClockConfig+0x2f2>
 8007ae2:	687b      	ldr	r3, [r7, #4]
 8007ae4:	691b      	ldr	r3, [r3, #16]
 8007ae6:	f5b3 5fe0 	cmp.w	r3, #7168	; 0x1c00
 8007aea:	d004      	beq.n	8007af6 <HAL_RCC_ClockConfig+0x2f2>
 8007aec:	f240 21ca 	movw	r1, #714	; 0x2ca
 8007af0:	4812      	ldr	r0, [pc, #72]	; (8007b3c <HAL_RCC_ClockConfig+0x338>)
 8007af2:	f7fa febe 	bl	8002872 <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8007af6:	4b12      	ldr	r3, [pc, #72]	; (8007b40 <HAL_RCC_ClockConfig+0x33c>)
 8007af8:	689b      	ldr	r3, [r3, #8]
 8007afa:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8007afe:	687b      	ldr	r3, [r7, #4]
 8007b00:	691b      	ldr	r3, [r3, #16]
 8007b02:	00db      	lsls	r3, r3, #3
 8007b04:	490e      	ldr	r1, [pc, #56]	; (8007b40 <HAL_RCC_ClockConfig+0x33c>)
 8007b06:	4313      	orrs	r3, r2
 8007b08:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8007b0a:	f000 f887 	bl	8007c1c <HAL_RCC_GetSysClockFreq>
 8007b0e:	4602      	mov	r2, r0
 8007b10:	4b0b      	ldr	r3, [pc, #44]	; (8007b40 <HAL_RCC_ClockConfig+0x33c>)
 8007b12:	689b      	ldr	r3, [r3, #8]
 8007b14:	091b      	lsrs	r3, r3, #4
 8007b16:	f003 030f 	and.w	r3, r3, #15
 8007b1a:	490a      	ldr	r1, [pc, #40]	; (8007b44 <HAL_RCC_ClockConfig+0x340>)
 8007b1c:	5ccb      	ldrb	r3, [r1, r3]
 8007b1e:	fa22 f303 	lsr.w	r3, r2, r3
 8007b22:	4a09      	ldr	r2, [pc, #36]	; (8007b48 <HAL_RCC_ClockConfig+0x344>)
 8007b24:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8007b26:	4b09      	ldr	r3, [pc, #36]	; (8007b4c <HAL_RCC_ClockConfig+0x348>)
 8007b28:	681b      	ldr	r3, [r3, #0]
 8007b2a:	4618      	mov	r0, r3
 8007b2c:	f7fa ffc4 	bl	8002ab8 <HAL_InitTick>

  return HAL_OK;
 8007b30:	2300      	movs	r3, #0
}
 8007b32:	4618      	mov	r0, r3
 8007b34:	3710      	adds	r7, #16
 8007b36:	46bd      	mov	sp, r7
 8007b38:	bd80      	pop	{r7, pc}
 8007b3a:	bf00      	nop
 8007b3c:	0800be7c 	.word	0x0800be7c
 8007b40:	40023800 	.word	0x40023800
 8007b44:	0800bfc8 	.word	0x0800bfc8
 8007b48:	20000040 	.word	0x20000040
 8007b4c:	20000044 	.word	0x20000044

08007b50 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8007b50:	b480      	push	{r7}
 8007b52:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8007b54:	4b03      	ldr	r3, [pc, #12]	; (8007b64 <HAL_RCC_GetHCLKFreq+0x14>)
 8007b56:	681b      	ldr	r3, [r3, #0]
}
 8007b58:	4618      	mov	r0, r3
 8007b5a:	46bd      	mov	sp, r7
 8007b5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b60:	4770      	bx	lr
 8007b62:	bf00      	nop
 8007b64:	20000040 	.word	0x20000040

08007b68 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8007b68:	b580      	push	{r7, lr}
 8007b6a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8007b6c:	f7ff fff0 	bl	8007b50 <HAL_RCC_GetHCLKFreq>
 8007b70:	4602      	mov	r2, r0
 8007b72:	4b05      	ldr	r3, [pc, #20]	; (8007b88 <HAL_RCC_GetPCLK1Freq+0x20>)
 8007b74:	689b      	ldr	r3, [r3, #8]
 8007b76:	0a9b      	lsrs	r3, r3, #10
 8007b78:	f003 0307 	and.w	r3, r3, #7
 8007b7c:	4903      	ldr	r1, [pc, #12]	; (8007b8c <HAL_RCC_GetPCLK1Freq+0x24>)
 8007b7e:	5ccb      	ldrb	r3, [r1, r3]
 8007b80:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007b84:	4618      	mov	r0, r3
 8007b86:	bd80      	pop	{r7, pc}
 8007b88:	40023800 	.word	0x40023800
 8007b8c:	0800bfd8 	.word	0x0800bfd8

08007b90 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8007b90:	b580      	push	{r7, lr}
 8007b92:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8007b94:	f7ff ffdc 	bl	8007b50 <HAL_RCC_GetHCLKFreq>
 8007b98:	4602      	mov	r2, r0
 8007b9a:	4b05      	ldr	r3, [pc, #20]	; (8007bb0 <HAL_RCC_GetPCLK2Freq+0x20>)
 8007b9c:	689b      	ldr	r3, [r3, #8]
 8007b9e:	0b5b      	lsrs	r3, r3, #13
 8007ba0:	f003 0307 	and.w	r3, r3, #7
 8007ba4:	4903      	ldr	r1, [pc, #12]	; (8007bb4 <HAL_RCC_GetPCLK2Freq+0x24>)
 8007ba6:	5ccb      	ldrb	r3, [r1, r3]
 8007ba8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007bac:	4618      	mov	r0, r3
 8007bae:	bd80      	pop	{r7, pc}
 8007bb0:	40023800 	.word	0x40023800
 8007bb4:	0800bfd8 	.word	0x0800bfd8

08007bb8 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8007bb8:	b480      	push	{r7}
 8007bba:	b083      	sub	sp, #12
 8007bbc:	af00      	add	r7, sp, #0
 8007bbe:	6078      	str	r0, [r7, #4]
 8007bc0:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8007bc2:	687b      	ldr	r3, [r7, #4]
 8007bc4:	220f      	movs	r2, #15
 8007bc6:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8007bc8:	4b12      	ldr	r3, [pc, #72]	; (8007c14 <HAL_RCC_GetClockConfig+0x5c>)
 8007bca:	689b      	ldr	r3, [r3, #8]
 8007bcc:	f003 0203 	and.w	r2, r3, #3
 8007bd0:	687b      	ldr	r3, [r7, #4]
 8007bd2:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8007bd4:	4b0f      	ldr	r3, [pc, #60]	; (8007c14 <HAL_RCC_GetClockConfig+0x5c>)
 8007bd6:	689b      	ldr	r3, [r3, #8]
 8007bd8:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8007bdc:	687b      	ldr	r3, [r7, #4]
 8007bde:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8007be0:	4b0c      	ldr	r3, [pc, #48]	; (8007c14 <HAL_RCC_GetClockConfig+0x5c>)
 8007be2:	689b      	ldr	r3, [r3, #8]
 8007be4:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8007be8:	687b      	ldr	r3, [r7, #4]
 8007bea:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8007bec:	4b09      	ldr	r3, [pc, #36]	; (8007c14 <HAL_RCC_GetClockConfig+0x5c>)
 8007bee:	689b      	ldr	r3, [r3, #8]
 8007bf0:	08db      	lsrs	r3, r3, #3
 8007bf2:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8007bf6:	687b      	ldr	r3, [r7, #4]
 8007bf8:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8007bfa:	4b07      	ldr	r3, [pc, #28]	; (8007c18 <HAL_RCC_GetClockConfig+0x60>)
 8007bfc:	681b      	ldr	r3, [r3, #0]
 8007bfe:	f003 020f 	and.w	r2, r3, #15
 8007c02:	683b      	ldr	r3, [r7, #0]
 8007c04:	601a      	str	r2, [r3, #0]
}
 8007c06:	bf00      	nop
 8007c08:	370c      	adds	r7, #12
 8007c0a:	46bd      	mov	sp, r7
 8007c0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c10:	4770      	bx	lr
 8007c12:	bf00      	nop
 8007c14:	40023800 	.word	0x40023800
 8007c18:	40023c00 	.word	0x40023c00

08007c1c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8007c1c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007c20:	b0ae      	sub	sp, #184	; 0xb8
 8007c22:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8007c24:	2300      	movs	r3, #0
 8007c26:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  uint32_t pllvco = 0U;
 8007c2a:	2300      	movs	r3, #0
 8007c2c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  uint32_t pllp = 0U;
 8007c30:	2300      	movs	r3, #0
 8007c32:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  uint32_t pllr = 0U;
 8007c36:	2300      	movs	r3, #0
 8007c38:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  uint32_t sysclockfreq = 0U;
 8007c3c:	2300      	movs	r3, #0
 8007c3e:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8007c42:	4bcb      	ldr	r3, [pc, #812]	; (8007f70 <HAL_RCC_GetSysClockFreq+0x354>)
 8007c44:	689b      	ldr	r3, [r3, #8]
 8007c46:	f003 030c 	and.w	r3, r3, #12
 8007c4a:	2b0c      	cmp	r3, #12
 8007c4c:	f200 8206 	bhi.w	800805c <HAL_RCC_GetSysClockFreq+0x440>
 8007c50:	a201      	add	r2, pc, #4	; (adr r2, 8007c58 <HAL_RCC_GetSysClockFreq+0x3c>)
 8007c52:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007c56:	bf00      	nop
 8007c58:	08007c8d 	.word	0x08007c8d
 8007c5c:	0800805d 	.word	0x0800805d
 8007c60:	0800805d 	.word	0x0800805d
 8007c64:	0800805d 	.word	0x0800805d
 8007c68:	08007c95 	.word	0x08007c95
 8007c6c:	0800805d 	.word	0x0800805d
 8007c70:	0800805d 	.word	0x0800805d
 8007c74:	0800805d 	.word	0x0800805d
 8007c78:	08007c9d 	.word	0x08007c9d
 8007c7c:	0800805d 	.word	0x0800805d
 8007c80:	0800805d 	.word	0x0800805d
 8007c84:	0800805d 	.word	0x0800805d
 8007c88:	08007e8d 	.word	0x08007e8d
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8007c8c:	4bb9      	ldr	r3, [pc, #740]	; (8007f74 <HAL_RCC_GetSysClockFreq+0x358>)
 8007c8e:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
       break;
 8007c92:	e1e7      	b.n	8008064 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8007c94:	4bb8      	ldr	r3, [pc, #736]	; (8007f78 <HAL_RCC_GetSysClockFreq+0x35c>)
 8007c96:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8007c9a:	e1e3      	b.n	8008064 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8007c9c:	4bb4      	ldr	r3, [pc, #720]	; (8007f70 <HAL_RCC_GetSysClockFreq+0x354>)
 8007c9e:	685b      	ldr	r3, [r3, #4]
 8007ca0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8007ca4:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8007ca8:	4bb1      	ldr	r3, [pc, #708]	; (8007f70 <HAL_RCC_GetSysClockFreq+0x354>)
 8007caa:	685b      	ldr	r3, [r3, #4]
 8007cac:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007cb0:	2b00      	cmp	r3, #0
 8007cb2:	d071      	beq.n	8007d98 <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8007cb4:	4bae      	ldr	r3, [pc, #696]	; (8007f70 <HAL_RCC_GetSysClockFreq+0x354>)
 8007cb6:	685b      	ldr	r3, [r3, #4]
 8007cb8:	099b      	lsrs	r3, r3, #6
 8007cba:	2200      	movs	r2, #0
 8007cbc:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8007cc0:	f8c7 209c 	str.w	r2, [r7, #156]	; 0x9c
 8007cc4:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8007cc8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007ccc:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8007cd0:	2300      	movs	r3, #0
 8007cd2:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8007cd6:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8007cda:	4622      	mov	r2, r4
 8007cdc:	462b      	mov	r3, r5
 8007cde:	f04f 0000 	mov.w	r0, #0
 8007ce2:	f04f 0100 	mov.w	r1, #0
 8007ce6:	0159      	lsls	r1, r3, #5
 8007ce8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8007cec:	0150      	lsls	r0, r2, #5
 8007cee:	4602      	mov	r2, r0
 8007cf0:	460b      	mov	r3, r1
 8007cf2:	4621      	mov	r1, r4
 8007cf4:	1a51      	subs	r1, r2, r1
 8007cf6:	6439      	str	r1, [r7, #64]	; 0x40
 8007cf8:	4629      	mov	r1, r5
 8007cfa:	eb63 0301 	sbc.w	r3, r3, r1
 8007cfe:	647b      	str	r3, [r7, #68]	; 0x44
 8007d00:	f04f 0200 	mov.w	r2, #0
 8007d04:	f04f 0300 	mov.w	r3, #0
 8007d08:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	; 0x40
 8007d0c:	4649      	mov	r1, r9
 8007d0e:	018b      	lsls	r3, r1, #6
 8007d10:	4641      	mov	r1, r8
 8007d12:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8007d16:	4641      	mov	r1, r8
 8007d18:	018a      	lsls	r2, r1, #6
 8007d1a:	4641      	mov	r1, r8
 8007d1c:	1a51      	subs	r1, r2, r1
 8007d1e:	63b9      	str	r1, [r7, #56]	; 0x38
 8007d20:	4649      	mov	r1, r9
 8007d22:	eb63 0301 	sbc.w	r3, r3, r1
 8007d26:	63fb      	str	r3, [r7, #60]	; 0x3c
 8007d28:	f04f 0200 	mov.w	r2, #0
 8007d2c:	f04f 0300 	mov.w	r3, #0
 8007d30:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	; 0x38
 8007d34:	4649      	mov	r1, r9
 8007d36:	00cb      	lsls	r3, r1, #3
 8007d38:	4641      	mov	r1, r8
 8007d3a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007d3e:	4641      	mov	r1, r8
 8007d40:	00ca      	lsls	r2, r1, #3
 8007d42:	4610      	mov	r0, r2
 8007d44:	4619      	mov	r1, r3
 8007d46:	4603      	mov	r3, r0
 8007d48:	4622      	mov	r2, r4
 8007d4a:	189b      	adds	r3, r3, r2
 8007d4c:	633b      	str	r3, [r7, #48]	; 0x30
 8007d4e:	462b      	mov	r3, r5
 8007d50:	460a      	mov	r2, r1
 8007d52:	eb42 0303 	adc.w	r3, r2, r3
 8007d56:	637b      	str	r3, [r7, #52]	; 0x34
 8007d58:	f04f 0200 	mov.w	r2, #0
 8007d5c:	f04f 0300 	mov.w	r3, #0
 8007d60:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8007d64:	4629      	mov	r1, r5
 8007d66:	024b      	lsls	r3, r1, #9
 8007d68:	4621      	mov	r1, r4
 8007d6a:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8007d6e:	4621      	mov	r1, r4
 8007d70:	024a      	lsls	r2, r1, #9
 8007d72:	4610      	mov	r0, r2
 8007d74:	4619      	mov	r1, r3
 8007d76:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8007d7a:	2200      	movs	r2, #0
 8007d7c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8007d80:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8007d84:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	; 0x88
 8007d88:	f7f8 fa42 	bl	8000210 <__aeabi_uldivmod>
 8007d8c:	4602      	mov	r2, r0
 8007d8e:	460b      	mov	r3, r1
 8007d90:	4613      	mov	r3, r2
 8007d92:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8007d96:	e067      	b.n	8007e68 <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8007d98:	4b75      	ldr	r3, [pc, #468]	; (8007f70 <HAL_RCC_GetSysClockFreq+0x354>)
 8007d9a:	685b      	ldr	r3, [r3, #4]
 8007d9c:	099b      	lsrs	r3, r3, #6
 8007d9e:	2200      	movs	r2, #0
 8007da0:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8007da4:	f8c7 2084 	str.w	r2, [r7, #132]	; 0x84
 8007da8:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8007dac:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007db0:	67bb      	str	r3, [r7, #120]	; 0x78
 8007db2:	2300      	movs	r3, #0
 8007db4:	67fb      	str	r3, [r7, #124]	; 0x7c
 8007db6:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	; 0x78
 8007dba:	4622      	mov	r2, r4
 8007dbc:	462b      	mov	r3, r5
 8007dbe:	f04f 0000 	mov.w	r0, #0
 8007dc2:	f04f 0100 	mov.w	r1, #0
 8007dc6:	0159      	lsls	r1, r3, #5
 8007dc8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8007dcc:	0150      	lsls	r0, r2, #5
 8007dce:	4602      	mov	r2, r0
 8007dd0:	460b      	mov	r3, r1
 8007dd2:	4621      	mov	r1, r4
 8007dd4:	1a51      	subs	r1, r2, r1
 8007dd6:	62b9      	str	r1, [r7, #40]	; 0x28
 8007dd8:	4629      	mov	r1, r5
 8007dda:	eb63 0301 	sbc.w	r3, r3, r1
 8007dde:	62fb      	str	r3, [r7, #44]	; 0x2c
 8007de0:	f04f 0200 	mov.w	r2, #0
 8007de4:	f04f 0300 	mov.w	r3, #0
 8007de8:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	; 0x28
 8007dec:	4649      	mov	r1, r9
 8007dee:	018b      	lsls	r3, r1, #6
 8007df0:	4641      	mov	r1, r8
 8007df2:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8007df6:	4641      	mov	r1, r8
 8007df8:	018a      	lsls	r2, r1, #6
 8007dfa:	4641      	mov	r1, r8
 8007dfc:	ebb2 0a01 	subs.w	sl, r2, r1
 8007e00:	4649      	mov	r1, r9
 8007e02:	eb63 0b01 	sbc.w	fp, r3, r1
 8007e06:	f04f 0200 	mov.w	r2, #0
 8007e0a:	f04f 0300 	mov.w	r3, #0
 8007e0e:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8007e12:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8007e16:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8007e1a:	4692      	mov	sl, r2
 8007e1c:	469b      	mov	fp, r3
 8007e1e:	4623      	mov	r3, r4
 8007e20:	eb1a 0303 	adds.w	r3, sl, r3
 8007e24:	623b      	str	r3, [r7, #32]
 8007e26:	462b      	mov	r3, r5
 8007e28:	eb4b 0303 	adc.w	r3, fp, r3
 8007e2c:	627b      	str	r3, [r7, #36]	; 0x24
 8007e2e:	f04f 0200 	mov.w	r2, #0
 8007e32:	f04f 0300 	mov.w	r3, #0
 8007e36:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 8007e3a:	4629      	mov	r1, r5
 8007e3c:	028b      	lsls	r3, r1, #10
 8007e3e:	4621      	mov	r1, r4
 8007e40:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8007e44:	4621      	mov	r1, r4
 8007e46:	028a      	lsls	r2, r1, #10
 8007e48:	4610      	mov	r0, r2
 8007e4a:	4619      	mov	r1, r3
 8007e4c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8007e50:	2200      	movs	r2, #0
 8007e52:	673b      	str	r3, [r7, #112]	; 0x70
 8007e54:	677a      	str	r2, [r7, #116]	; 0x74
 8007e56:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	; 0x70
 8007e5a:	f7f8 f9d9 	bl	8000210 <__aeabi_uldivmod>
 8007e5e:	4602      	mov	r2, r0
 8007e60:	460b      	mov	r3, r1
 8007e62:	4613      	mov	r3, r2
 8007e64:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8007e68:	4b41      	ldr	r3, [pc, #260]	; (8007f70 <HAL_RCC_GetSysClockFreq+0x354>)
 8007e6a:	685b      	ldr	r3, [r3, #4]
 8007e6c:	0c1b      	lsrs	r3, r3, #16
 8007e6e:	f003 0303 	and.w	r3, r3, #3
 8007e72:	3301      	adds	r3, #1
 8007e74:	005b      	lsls	r3, r3, #1
 8007e76:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

      sysclockfreq = pllvco/pllp;
 8007e7a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8007e7e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8007e82:	fbb2 f3f3 	udiv	r3, r2, r3
 8007e86:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8007e8a:	e0eb      	b.n	8008064 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8007e8c:	4b38      	ldr	r3, [pc, #224]	; (8007f70 <HAL_RCC_GetSysClockFreq+0x354>)
 8007e8e:	685b      	ldr	r3, [r3, #4]
 8007e90:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8007e94:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8007e98:	4b35      	ldr	r3, [pc, #212]	; (8007f70 <HAL_RCC_GetSysClockFreq+0x354>)
 8007e9a:	685b      	ldr	r3, [r3, #4]
 8007e9c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007ea0:	2b00      	cmp	r3, #0
 8007ea2:	d06b      	beq.n	8007f7c <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8007ea4:	4b32      	ldr	r3, [pc, #200]	; (8007f70 <HAL_RCC_GetSysClockFreq+0x354>)
 8007ea6:	685b      	ldr	r3, [r3, #4]
 8007ea8:	099b      	lsrs	r3, r3, #6
 8007eaa:	2200      	movs	r2, #0
 8007eac:	66bb      	str	r3, [r7, #104]	; 0x68
 8007eae:	66fa      	str	r2, [r7, #108]	; 0x6c
 8007eb0:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8007eb2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007eb6:	663b      	str	r3, [r7, #96]	; 0x60
 8007eb8:	2300      	movs	r3, #0
 8007eba:	667b      	str	r3, [r7, #100]	; 0x64
 8007ebc:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	; 0x60
 8007ec0:	4622      	mov	r2, r4
 8007ec2:	462b      	mov	r3, r5
 8007ec4:	f04f 0000 	mov.w	r0, #0
 8007ec8:	f04f 0100 	mov.w	r1, #0
 8007ecc:	0159      	lsls	r1, r3, #5
 8007ece:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8007ed2:	0150      	lsls	r0, r2, #5
 8007ed4:	4602      	mov	r2, r0
 8007ed6:	460b      	mov	r3, r1
 8007ed8:	4621      	mov	r1, r4
 8007eda:	1a51      	subs	r1, r2, r1
 8007edc:	61b9      	str	r1, [r7, #24]
 8007ede:	4629      	mov	r1, r5
 8007ee0:	eb63 0301 	sbc.w	r3, r3, r1
 8007ee4:	61fb      	str	r3, [r7, #28]
 8007ee6:	f04f 0200 	mov.w	r2, #0
 8007eea:	f04f 0300 	mov.w	r3, #0
 8007eee:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 8007ef2:	4659      	mov	r1, fp
 8007ef4:	018b      	lsls	r3, r1, #6
 8007ef6:	4651      	mov	r1, sl
 8007ef8:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8007efc:	4651      	mov	r1, sl
 8007efe:	018a      	lsls	r2, r1, #6
 8007f00:	4651      	mov	r1, sl
 8007f02:	ebb2 0801 	subs.w	r8, r2, r1
 8007f06:	4659      	mov	r1, fp
 8007f08:	eb63 0901 	sbc.w	r9, r3, r1
 8007f0c:	f04f 0200 	mov.w	r2, #0
 8007f10:	f04f 0300 	mov.w	r3, #0
 8007f14:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8007f18:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8007f1c:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8007f20:	4690      	mov	r8, r2
 8007f22:	4699      	mov	r9, r3
 8007f24:	4623      	mov	r3, r4
 8007f26:	eb18 0303 	adds.w	r3, r8, r3
 8007f2a:	613b      	str	r3, [r7, #16]
 8007f2c:	462b      	mov	r3, r5
 8007f2e:	eb49 0303 	adc.w	r3, r9, r3
 8007f32:	617b      	str	r3, [r7, #20]
 8007f34:	f04f 0200 	mov.w	r2, #0
 8007f38:	f04f 0300 	mov.w	r3, #0
 8007f3c:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 8007f40:	4629      	mov	r1, r5
 8007f42:	024b      	lsls	r3, r1, #9
 8007f44:	4621      	mov	r1, r4
 8007f46:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8007f4a:	4621      	mov	r1, r4
 8007f4c:	024a      	lsls	r2, r1, #9
 8007f4e:	4610      	mov	r0, r2
 8007f50:	4619      	mov	r1, r3
 8007f52:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8007f56:	2200      	movs	r2, #0
 8007f58:	65bb      	str	r3, [r7, #88]	; 0x58
 8007f5a:	65fa      	str	r2, [r7, #92]	; 0x5c
 8007f5c:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8007f60:	f7f8 f956 	bl	8000210 <__aeabi_uldivmod>
 8007f64:	4602      	mov	r2, r0
 8007f66:	460b      	mov	r3, r1
 8007f68:	4613      	mov	r3, r2
 8007f6a:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8007f6e:	e065      	b.n	800803c <HAL_RCC_GetSysClockFreq+0x420>
 8007f70:	40023800 	.word	0x40023800
 8007f74:	00f42400 	.word	0x00f42400
 8007f78:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8007f7c:	4b3d      	ldr	r3, [pc, #244]	; (8008074 <HAL_RCC_GetSysClockFreq+0x458>)
 8007f7e:	685b      	ldr	r3, [r3, #4]
 8007f80:	099b      	lsrs	r3, r3, #6
 8007f82:	2200      	movs	r2, #0
 8007f84:	4618      	mov	r0, r3
 8007f86:	4611      	mov	r1, r2
 8007f88:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8007f8c:	653b      	str	r3, [r7, #80]	; 0x50
 8007f8e:	2300      	movs	r3, #0
 8007f90:	657b      	str	r3, [r7, #84]	; 0x54
 8007f92:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	; 0x50
 8007f96:	4642      	mov	r2, r8
 8007f98:	464b      	mov	r3, r9
 8007f9a:	f04f 0000 	mov.w	r0, #0
 8007f9e:	f04f 0100 	mov.w	r1, #0
 8007fa2:	0159      	lsls	r1, r3, #5
 8007fa4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8007fa8:	0150      	lsls	r0, r2, #5
 8007faa:	4602      	mov	r2, r0
 8007fac:	460b      	mov	r3, r1
 8007fae:	4641      	mov	r1, r8
 8007fb0:	1a51      	subs	r1, r2, r1
 8007fb2:	60b9      	str	r1, [r7, #8]
 8007fb4:	4649      	mov	r1, r9
 8007fb6:	eb63 0301 	sbc.w	r3, r3, r1
 8007fba:	60fb      	str	r3, [r7, #12]
 8007fbc:	f04f 0200 	mov.w	r2, #0
 8007fc0:	f04f 0300 	mov.w	r3, #0
 8007fc4:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 8007fc8:	4659      	mov	r1, fp
 8007fca:	018b      	lsls	r3, r1, #6
 8007fcc:	4651      	mov	r1, sl
 8007fce:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8007fd2:	4651      	mov	r1, sl
 8007fd4:	018a      	lsls	r2, r1, #6
 8007fd6:	4651      	mov	r1, sl
 8007fd8:	1a54      	subs	r4, r2, r1
 8007fda:	4659      	mov	r1, fp
 8007fdc:	eb63 0501 	sbc.w	r5, r3, r1
 8007fe0:	f04f 0200 	mov.w	r2, #0
 8007fe4:	f04f 0300 	mov.w	r3, #0
 8007fe8:	00eb      	lsls	r3, r5, #3
 8007fea:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8007fee:	00e2      	lsls	r2, r4, #3
 8007ff0:	4614      	mov	r4, r2
 8007ff2:	461d      	mov	r5, r3
 8007ff4:	4643      	mov	r3, r8
 8007ff6:	18e3      	adds	r3, r4, r3
 8007ff8:	603b      	str	r3, [r7, #0]
 8007ffa:	464b      	mov	r3, r9
 8007ffc:	eb45 0303 	adc.w	r3, r5, r3
 8008000:	607b      	str	r3, [r7, #4]
 8008002:	f04f 0200 	mov.w	r2, #0
 8008006:	f04f 0300 	mov.w	r3, #0
 800800a:	e9d7 4500 	ldrd	r4, r5, [r7]
 800800e:	4629      	mov	r1, r5
 8008010:	028b      	lsls	r3, r1, #10
 8008012:	4621      	mov	r1, r4
 8008014:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8008018:	4621      	mov	r1, r4
 800801a:	028a      	lsls	r2, r1, #10
 800801c:	4610      	mov	r0, r2
 800801e:	4619      	mov	r1, r3
 8008020:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8008024:	2200      	movs	r2, #0
 8008026:	64bb      	str	r3, [r7, #72]	; 0x48
 8008028:	64fa      	str	r2, [r7, #76]	; 0x4c
 800802a:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 800802e:	f7f8 f8ef 	bl	8000210 <__aeabi_uldivmod>
 8008032:	4602      	mov	r2, r0
 8008034:	460b      	mov	r3, r1
 8008036:	4613      	mov	r3, r2
 8008038:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 800803c:	4b0d      	ldr	r3, [pc, #52]	; (8008074 <HAL_RCC_GetSysClockFreq+0x458>)
 800803e:	685b      	ldr	r3, [r3, #4]
 8008040:	0f1b      	lsrs	r3, r3, #28
 8008042:	f003 0307 	and.w	r3, r3, #7
 8008046:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4

      sysclockfreq = pllvco/pllr;
 800804a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800804e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8008052:	fbb2 f3f3 	udiv	r3, r2, r3
 8008056:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 800805a:	e003      	b.n	8008064 <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800805c:	4b06      	ldr	r3, [pc, #24]	; (8008078 <HAL_RCC_GetSysClockFreq+0x45c>)
 800805e:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8008062:	bf00      	nop
    }
  }
  return sysclockfreq;
 8008064:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
}
 8008068:	4618      	mov	r0, r3
 800806a:	37b8      	adds	r7, #184	; 0xb8
 800806c:	46bd      	mov	sp, r7
 800806e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8008072:	bf00      	nop
 8008074:	40023800 	.word	0x40023800
 8008078:	00f42400 	.word	0x00f42400

0800807c <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800807c:	b580      	push	{r7, lr}
 800807e:	b086      	sub	sp, #24
 8008080:	af00      	add	r7, sp, #0
 8008082:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8008084:	687b      	ldr	r3, [r7, #4]
 8008086:	2b00      	cmp	r3, #0
 8008088:	d101      	bne.n	800808e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800808a:	2301      	movs	r3, #1
 800808c:	e347      	b.n	800871e <HAL_RCC_OscConfig+0x6a2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
 800808e:	687b      	ldr	r3, [r7, #4]
 8008090:	681b      	ldr	r3, [r3, #0]
 8008092:	2b0f      	cmp	r3, #15
 8008094:	d904      	bls.n	80080a0 <HAL_RCC_OscConfig+0x24>
 8008096:	f44f 6151 	mov.w	r1, #3344	; 0xd10
 800809a:	4893      	ldr	r0, [pc, #588]	; (80082e8 <HAL_RCC_OscConfig+0x26c>)
 800809c:	f7fa fbe9 	bl	8002872 <assert_failed>
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80080a0:	687b      	ldr	r3, [r7, #4]
 80080a2:	681b      	ldr	r3, [r3, #0]
 80080a4:	f003 0301 	and.w	r3, r3, #1
 80080a8:	2b00      	cmp	r3, #0
 80080aa:	f000 8096 	beq.w	80081da <HAL_RCC_OscConfig+0x15e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
 80080ae:	687b      	ldr	r3, [r7, #4]
 80080b0:	685b      	ldr	r3, [r3, #4]
 80080b2:	2b00      	cmp	r3, #0
 80080b4:	d00e      	beq.n	80080d4 <HAL_RCC_OscConfig+0x58>
 80080b6:	687b      	ldr	r3, [r7, #4]
 80080b8:	685b      	ldr	r3, [r3, #4]
 80080ba:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80080be:	d009      	beq.n	80080d4 <HAL_RCC_OscConfig+0x58>
 80080c0:	687b      	ldr	r3, [r7, #4]
 80080c2:	685b      	ldr	r3, [r3, #4]
 80080c4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80080c8:	d004      	beq.n	80080d4 <HAL_RCC_OscConfig+0x58>
 80080ca:	f640 5115 	movw	r1, #3349	; 0xd15
 80080ce:	4886      	ldr	r0, [pc, #536]	; (80082e8 <HAL_RCC_OscConfig+0x26c>)
 80080d0:	f7fa fbcf 	bl	8002872 <assert_failed>
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 80080d4:	4b85      	ldr	r3, [pc, #532]	; (80082ec <HAL_RCC_OscConfig+0x270>)
 80080d6:	689b      	ldr	r3, [r3, #8]
 80080d8:	f003 030c 	and.w	r3, r3, #12
 80080dc:	2b04      	cmp	r3, #4
 80080de:	d019      	beq.n	8008114 <HAL_RCC_OscConfig+0x98>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 80080e0:	4b82      	ldr	r3, [pc, #520]	; (80082ec <HAL_RCC_OscConfig+0x270>)
 80080e2:	689b      	ldr	r3, [r3, #8]
 80080e4:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 80080e8:	2b08      	cmp	r3, #8
 80080ea:	d106      	bne.n	80080fa <HAL_RCC_OscConfig+0x7e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 80080ec:	4b7f      	ldr	r3, [pc, #508]	; (80082ec <HAL_RCC_OscConfig+0x270>)
 80080ee:	685b      	ldr	r3, [r3, #4]
 80080f0:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80080f4:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80080f8:	d00c      	beq.n	8008114 <HAL_RCC_OscConfig+0x98>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80080fa:	4b7c      	ldr	r3, [pc, #496]	; (80082ec <HAL_RCC_OscConfig+0x270>)
 80080fc:	689b      	ldr	r3, [r3, #8]
 80080fe:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8008102:	2b0c      	cmp	r3, #12
 8008104:	d112      	bne.n	800812c <HAL_RCC_OscConfig+0xb0>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8008106:	4b79      	ldr	r3, [pc, #484]	; (80082ec <HAL_RCC_OscConfig+0x270>)
 8008108:	685b      	ldr	r3, [r3, #4]
 800810a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800810e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8008112:	d10b      	bne.n	800812c <HAL_RCC_OscConfig+0xb0>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8008114:	4b75      	ldr	r3, [pc, #468]	; (80082ec <HAL_RCC_OscConfig+0x270>)
 8008116:	681b      	ldr	r3, [r3, #0]
 8008118:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800811c:	2b00      	cmp	r3, #0
 800811e:	d05b      	beq.n	80081d8 <HAL_RCC_OscConfig+0x15c>
 8008120:	687b      	ldr	r3, [r7, #4]
 8008122:	685b      	ldr	r3, [r3, #4]
 8008124:	2b00      	cmp	r3, #0
 8008126:	d157      	bne.n	80081d8 <HAL_RCC_OscConfig+0x15c>
      {
        return HAL_ERROR;
 8008128:	2301      	movs	r3, #1
 800812a:	e2f8      	b.n	800871e <HAL_RCC_OscConfig+0x6a2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800812c:	687b      	ldr	r3, [r7, #4]
 800812e:	685b      	ldr	r3, [r3, #4]
 8008130:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008134:	d106      	bne.n	8008144 <HAL_RCC_OscConfig+0xc8>
 8008136:	4b6d      	ldr	r3, [pc, #436]	; (80082ec <HAL_RCC_OscConfig+0x270>)
 8008138:	681b      	ldr	r3, [r3, #0]
 800813a:	4a6c      	ldr	r2, [pc, #432]	; (80082ec <HAL_RCC_OscConfig+0x270>)
 800813c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8008140:	6013      	str	r3, [r2, #0]
 8008142:	e01d      	b.n	8008180 <HAL_RCC_OscConfig+0x104>
 8008144:	687b      	ldr	r3, [r7, #4]
 8008146:	685b      	ldr	r3, [r3, #4]
 8008148:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800814c:	d10c      	bne.n	8008168 <HAL_RCC_OscConfig+0xec>
 800814e:	4b67      	ldr	r3, [pc, #412]	; (80082ec <HAL_RCC_OscConfig+0x270>)
 8008150:	681b      	ldr	r3, [r3, #0]
 8008152:	4a66      	ldr	r2, [pc, #408]	; (80082ec <HAL_RCC_OscConfig+0x270>)
 8008154:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8008158:	6013      	str	r3, [r2, #0]
 800815a:	4b64      	ldr	r3, [pc, #400]	; (80082ec <HAL_RCC_OscConfig+0x270>)
 800815c:	681b      	ldr	r3, [r3, #0]
 800815e:	4a63      	ldr	r2, [pc, #396]	; (80082ec <HAL_RCC_OscConfig+0x270>)
 8008160:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8008164:	6013      	str	r3, [r2, #0]
 8008166:	e00b      	b.n	8008180 <HAL_RCC_OscConfig+0x104>
 8008168:	4b60      	ldr	r3, [pc, #384]	; (80082ec <HAL_RCC_OscConfig+0x270>)
 800816a:	681b      	ldr	r3, [r3, #0]
 800816c:	4a5f      	ldr	r2, [pc, #380]	; (80082ec <HAL_RCC_OscConfig+0x270>)
 800816e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8008172:	6013      	str	r3, [r2, #0]
 8008174:	4b5d      	ldr	r3, [pc, #372]	; (80082ec <HAL_RCC_OscConfig+0x270>)
 8008176:	681b      	ldr	r3, [r3, #0]
 8008178:	4a5c      	ldr	r2, [pc, #368]	; (80082ec <HAL_RCC_OscConfig+0x270>)
 800817a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800817e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8008180:	687b      	ldr	r3, [r7, #4]
 8008182:	685b      	ldr	r3, [r3, #4]
 8008184:	2b00      	cmp	r3, #0
 8008186:	d013      	beq.n	80081b0 <HAL_RCC_OscConfig+0x134>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008188:	f7fa fe96 	bl	8002eb8 <HAL_GetTick>
 800818c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800818e:	e008      	b.n	80081a2 <HAL_RCC_OscConfig+0x126>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8008190:	f7fa fe92 	bl	8002eb8 <HAL_GetTick>
 8008194:	4602      	mov	r2, r0
 8008196:	693b      	ldr	r3, [r7, #16]
 8008198:	1ad3      	subs	r3, r2, r3
 800819a:	2b64      	cmp	r3, #100	; 0x64
 800819c:	d901      	bls.n	80081a2 <HAL_RCC_OscConfig+0x126>
          {
            return HAL_TIMEOUT;
 800819e:	2303      	movs	r3, #3
 80081a0:	e2bd      	b.n	800871e <HAL_RCC_OscConfig+0x6a2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80081a2:	4b52      	ldr	r3, [pc, #328]	; (80082ec <HAL_RCC_OscConfig+0x270>)
 80081a4:	681b      	ldr	r3, [r3, #0]
 80081a6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80081aa:	2b00      	cmp	r3, #0
 80081ac:	d0f0      	beq.n	8008190 <HAL_RCC_OscConfig+0x114>
 80081ae:	e014      	b.n	80081da <HAL_RCC_OscConfig+0x15e>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80081b0:	f7fa fe82 	bl	8002eb8 <HAL_GetTick>
 80081b4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80081b6:	e008      	b.n	80081ca <HAL_RCC_OscConfig+0x14e>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80081b8:	f7fa fe7e 	bl	8002eb8 <HAL_GetTick>
 80081bc:	4602      	mov	r2, r0
 80081be:	693b      	ldr	r3, [r7, #16]
 80081c0:	1ad3      	subs	r3, r2, r3
 80081c2:	2b64      	cmp	r3, #100	; 0x64
 80081c4:	d901      	bls.n	80081ca <HAL_RCC_OscConfig+0x14e>
          {
            return HAL_TIMEOUT;
 80081c6:	2303      	movs	r3, #3
 80081c8:	e2a9      	b.n	800871e <HAL_RCC_OscConfig+0x6a2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80081ca:	4b48      	ldr	r3, [pc, #288]	; (80082ec <HAL_RCC_OscConfig+0x270>)
 80081cc:	681b      	ldr	r3, [r3, #0]
 80081ce:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80081d2:	2b00      	cmp	r3, #0
 80081d4:	d1f0      	bne.n	80081b8 <HAL_RCC_OscConfig+0x13c>
 80081d6:	e000      	b.n	80081da <HAL_RCC_OscConfig+0x15e>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80081d8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80081da:	687b      	ldr	r3, [r7, #4]
 80081dc:	681b      	ldr	r3, [r3, #0]
 80081de:	f003 0302 	and.w	r3, r3, #2
 80081e2:	2b00      	cmp	r3, #0
 80081e4:	f000 808c 	beq.w	8008300 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
 80081e8:	687b      	ldr	r3, [r7, #4]
 80081ea:	68db      	ldr	r3, [r3, #12]
 80081ec:	2b00      	cmp	r3, #0
 80081ee:	d008      	beq.n	8008202 <HAL_RCC_OscConfig+0x186>
 80081f0:	687b      	ldr	r3, [r7, #4]
 80081f2:	68db      	ldr	r3, [r3, #12]
 80081f4:	2b01      	cmp	r3, #1
 80081f6:	d004      	beq.n	8008202 <HAL_RCC_OscConfig+0x186>
 80081f8:	f640 514d 	movw	r1, #3405	; 0xd4d
 80081fc:	483a      	ldr	r0, [pc, #232]	; (80082e8 <HAL_RCC_OscConfig+0x26c>)
 80081fe:	f7fa fb38 	bl	8002872 <assert_failed>
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
 8008202:	687b      	ldr	r3, [r7, #4]
 8008204:	691b      	ldr	r3, [r3, #16]
 8008206:	2b1f      	cmp	r3, #31
 8008208:	d904      	bls.n	8008214 <HAL_RCC_OscConfig+0x198>
 800820a:	f640 514e 	movw	r1, #3406	; 0xd4e
 800820e:	4836      	ldr	r0, [pc, #216]	; (80082e8 <HAL_RCC_OscConfig+0x26c>)
 8008210:	f7fa fb2f 	bl	8002872 <assert_failed>

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8008214:	4b35      	ldr	r3, [pc, #212]	; (80082ec <HAL_RCC_OscConfig+0x270>)
 8008216:	689b      	ldr	r3, [r3, #8]
 8008218:	f003 030c 	and.w	r3, r3, #12
 800821c:	2b00      	cmp	r3, #0
 800821e:	d017      	beq.n	8008250 <HAL_RCC_OscConfig+0x1d4>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8008220:	4b32      	ldr	r3, [pc, #200]	; (80082ec <HAL_RCC_OscConfig+0x270>)
 8008222:	689b      	ldr	r3, [r3, #8]
 8008224:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8008228:	2b08      	cmp	r3, #8
 800822a:	d105      	bne.n	8008238 <HAL_RCC_OscConfig+0x1bc>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 800822c:	4b2f      	ldr	r3, [pc, #188]	; (80082ec <HAL_RCC_OscConfig+0x270>)
 800822e:	685b      	ldr	r3, [r3, #4]
 8008230:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8008234:	2b00      	cmp	r3, #0
 8008236:	d00b      	beq.n	8008250 <HAL_RCC_OscConfig+0x1d4>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8008238:	4b2c      	ldr	r3, [pc, #176]	; (80082ec <HAL_RCC_OscConfig+0x270>)
 800823a:	689b      	ldr	r3, [r3, #8]
 800823c:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8008240:	2b0c      	cmp	r3, #12
 8008242:	d11c      	bne.n	800827e <HAL_RCC_OscConfig+0x202>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8008244:	4b29      	ldr	r3, [pc, #164]	; (80082ec <HAL_RCC_OscConfig+0x270>)
 8008246:	685b      	ldr	r3, [r3, #4]
 8008248:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800824c:	2b00      	cmp	r3, #0
 800824e:	d116      	bne.n	800827e <HAL_RCC_OscConfig+0x202>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8008250:	4b26      	ldr	r3, [pc, #152]	; (80082ec <HAL_RCC_OscConfig+0x270>)
 8008252:	681b      	ldr	r3, [r3, #0]
 8008254:	f003 0302 	and.w	r3, r3, #2
 8008258:	2b00      	cmp	r3, #0
 800825a:	d005      	beq.n	8008268 <HAL_RCC_OscConfig+0x1ec>
 800825c:	687b      	ldr	r3, [r7, #4]
 800825e:	68db      	ldr	r3, [r3, #12]
 8008260:	2b01      	cmp	r3, #1
 8008262:	d001      	beq.n	8008268 <HAL_RCC_OscConfig+0x1ec>
      {
        return HAL_ERROR;
 8008264:	2301      	movs	r3, #1
 8008266:	e25a      	b.n	800871e <HAL_RCC_OscConfig+0x6a2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8008268:	4b20      	ldr	r3, [pc, #128]	; (80082ec <HAL_RCC_OscConfig+0x270>)
 800826a:	681b      	ldr	r3, [r3, #0]
 800826c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8008270:	687b      	ldr	r3, [r7, #4]
 8008272:	691b      	ldr	r3, [r3, #16]
 8008274:	00db      	lsls	r3, r3, #3
 8008276:	491d      	ldr	r1, [pc, #116]	; (80082ec <HAL_RCC_OscConfig+0x270>)
 8008278:	4313      	orrs	r3, r2
 800827a:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800827c:	e040      	b.n	8008300 <HAL_RCC_OscConfig+0x284>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800827e:	687b      	ldr	r3, [r7, #4]
 8008280:	68db      	ldr	r3, [r3, #12]
 8008282:	2b00      	cmp	r3, #0
 8008284:	d020      	beq.n	80082c8 <HAL_RCC_OscConfig+0x24c>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8008286:	4b1a      	ldr	r3, [pc, #104]	; (80082f0 <HAL_RCC_OscConfig+0x274>)
 8008288:	2201      	movs	r2, #1
 800828a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800828c:	f7fa fe14 	bl	8002eb8 <HAL_GetTick>
 8008290:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8008292:	e008      	b.n	80082a6 <HAL_RCC_OscConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8008294:	f7fa fe10 	bl	8002eb8 <HAL_GetTick>
 8008298:	4602      	mov	r2, r0
 800829a:	693b      	ldr	r3, [r7, #16]
 800829c:	1ad3      	subs	r3, r2, r3
 800829e:	2b02      	cmp	r3, #2
 80082a0:	d901      	bls.n	80082a6 <HAL_RCC_OscConfig+0x22a>
          {
            return HAL_TIMEOUT;
 80082a2:	2303      	movs	r3, #3
 80082a4:	e23b      	b.n	800871e <HAL_RCC_OscConfig+0x6a2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80082a6:	4b11      	ldr	r3, [pc, #68]	; (80082ec <HAL_RCC_OscConfig+0x270>)
 80082a8:	681b      	ldr	r3, [r3, #0]
 80082aa:	f003 0302 	and.w	r3, r3, #2
 80082ae:	2b00      	cmp	r3, #0
 80082b0:	d0f0      	beq.n	8008294 <HAL_RCC_OscConfig+0x218>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80082b2:	4b0e      	ldr	r3, [pc, #56]	; (80082ec <HAL_RCC_OscConfig+0x270>)
 80082b4:	681b      	ldr	r3, [r3, #0]
 80082b6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80082ba:	687b      	ldr	r3, [r7, #4]
 80082bc:	691b      	ldr	r3, [r3, #16]
 80082be:	00db      	lsls	r3, r3, #3
 80082c0:	490a      	ldr	r1, [pc, #40]	; (80082ec <HAL_RCC_OscConfig+0x270>)
 80082c2:	4313      	orrs	r3, r2
 80082c4:	600b      	str	r3, [r1, #0]
 80082c6:	e01b      	b.n	8008300 <HAL_RCC_OscConfig+0x284>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80082c8:	4b09      	ldr	r3, [pc, #36]	; (80082f0 <HAL_RCC_OscConfig+0x274>)
 80082ca:	2200      	movs	r2, #0
 80082cc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80082ce:	f7fa fdf3 	bl	8002eb8 <HAL_GetTick>
 80082d2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80082d4:	e00e      	b.n	80082f4 <HAL_RCC_OscConfig+0x278>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80082d6:	f7fa fdef 	bl	8002eb8 <HAL_GetTick>
 80082da:	4602      	mov	r2, r0
 80082dc:	693b      	ldr	r3, [r7, #16]
 80082de:	1ad3      	subs	r3, r2, r3
 80082e0:	2b02      	cmp	r3, #2
 80082e2:	d907      	bls.n	80082f4 <HAL_RCC_OscConfig+0x278>
          {
            return HAL_TIMEOUT;
 80082e4:	2303      	movs	r3, #3
 80082e6:	e21a      	b.n	800871e <HAL_RCC_OscConfig+0x6a2>
 80082e8:	0800beb4 	.word	0x0800beb4
 80082ec:	40023800 	.word	0x40023800
 80082f0:	42470000 	.word	0x42470000
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80082f4:	4b74      	ldr	r3, [pc, #464]	; (80084c8 <HAL_RCC_OscConfig+0x44c>)
 80082f6:	681b      	ldr	r3, [r3, #0]
 80082f8:	f003 0302 	and.w	r3, r3, #2
 80082fc:	2b00      	cmp	r3, #0
 80082fe:	d1ea      	bne.n	80082d6 <HAL_RCC_OscConfig+0x25a>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8008300:	687b      	ldr	r3, [r7, #4]
 8008302:	681b      	ldr	r3, [r3, #0]
 8008304:	f003 0308 	and.w	r3, r3, #8
 8008308:	2b00      	cmp	r3, #0
 800830a:	d03d      	beq.n	8008388 <HAL_RCC_OscConfig+0x30c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
 800830c:	687b      	ldr	r3, [r7, #4]
 800830e:	695b      	ldr	r3, [r3, #20]
 8008310:	2b00      	cmp	r3, #0
 8008312:	d008      	beq.n	8008326 <HAL_RCC_OscConfig+0x2aa>
 8008314:	687b      	ldr	r3, [r7, #4]
 8008316:	695b      	ldr	r3, [r3, #20]
 8008318:	2b01      	cmp	r3, #1
 800831a:	d004      	beq.n	8008326 <HAL_RCC_OscConfig+0x2aa>
 800831c:	f640 5194 	movw	r1, #3476	; 0xd94
 8008320:	486a      	ldr	r0, [pc, #424]	; (80084cc <HAL_RCC_OscConfig+0x450>)
 8008322:	f7fa faa6 	bl	8002872 <assert_failed>

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8008326:	687b      	ldr	r3, [r7, #4]
 8008328:	695b      	ldr	r3, [r3, #20]
 800832a:	2b00      	cmp	r3, #0
 800832c:	d016      	beq.n	800835c <HAL_RCC_OscConfig+0x2e0>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800832e:	4b68      	ldr	r3, [pc, #416]	; (80084d0 <HAL_RCC_OscConfig+0x454>)
 8008330:	2201      	movs	r2, #1
 8008332:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008334:	f7fa fdc0 	bl	8002eb8 <HAL_GetTick>
 8008338:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800833a:	e008      	b.n	800834e <HAL_RCC_OscConfig+0x2d2>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800833c:	f7fa fdbc 	bl	8002eb8 <HAL_GetTick>
 8008340:	4602      	mov	r2, r0
 8008342:	693b      	ldr	r3, [r7, #16]
 8008344:	1ad3      	subs	r3, r2, r3
 8008346:	2b02      	cmp	r3, #2
 8008348:	d901      	bls.n	800834e <HAL_RCC_OscConfig+0x2d2>
        {
          return HAL_TIMEOUT;
 800834a:	2303      	movs	r3, #3
 800834c:	e1e7      	b.n	800871e <HAL_RCC_OscConfig+0x6a2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800834e:	4b5e      	ldr	r3, [pc, #376]	; (80084c8 <HAL_RCC_OscConfig+0x44c>)
 8008350:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8008352:	f003 0302 	and.w	r3, r3, #2
 8008356:	2b00      	cmp	r3, #0
 8008358:	d0f0      	beq.n	800833c <HAL_RCC_OscConfig+0x2c0>
 800835a:	e015      	b.n	8008388 <HAL_RCC_OscConfig+0x30c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800835c:	4b5c      	ldr	r3, [pc, #368]	; (80084d0 <HAL_RCC_OscConfig+0x454>)
 800835e:	2200      	movs	r2, #0
 8008360:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008362:	f7fa fda9 	bl	8002eb8 <HAL_GetTick>
 8008366:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8008368:	e008      	b.n	800837c <HAL_RCC_OscConfig+0x300>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800836a:	f7fa fda5 	bl	8002eb8 <HAL_GetTick>
 800836e:	4602      	mov	r2, r0
 8008370:	693b      	ldr	r3, [r7, #16]
 8008372:	1ad3      	subs	r3, r2, r3
 8008374:	2b02      	cmp	r3, #2
 8008376:	d901      	bls.n	800837c <HAL_RCC_OscConfig+0x300>
        {
          return HAL_TIMEOUT;
 8008378:	2303      	movs	r3, #3
 800837a:	e1d0      	b.n	800871e <HAL_RCC_OscConfig+0x6a2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800837c:	4b52      	ldr	r3, [pc, #328]	; (80084c8 <HAL_RCC_OscConfig+0x44c>)
 800837e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8008380:	f003 0302 	and.w	r3, r3, #2
 8008384:	2b00      	cmp	r3, #0
 8008386:	d1f0      	bne.n	800836a <HAL_RCC_OscConfig+0x2ee>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8008388:	687b      	ldr	r3, [r7, #4]
 800838a:	681b      	ldr	r3, [r3, #0]
 800838c:	f003 0304 	and.w	r3, r3, #4
 8008390:	2b00      	cmp	r3, #0
 8008392:	f000 80b0 	beq.w	80084f6 <HAL_RCC_OscConfig+0x47a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8008396:	2300      	movs	r3, #0
 8008398:	75fb      	strb	r3, [r7, #23]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));
 800839a:	687b      	ldr	r3, [r7, #4]
 800839c:	689b      	ldr	r3, [r3, #8]
 800839e:	2b00      	cmp	r3, #0
 80083a0:	d00c      	beq.n	80083bc <HAL_RCC_OscConfig+0x340>
 80083a2:	687b      	ldr	r3, [r7, #4]
 80083a4:	689b      	ldr	r3, [r3, #8]
 80083a6:	2b01      	cmp	r3, #1
 80083a8:	d008      	beq.n	80083bc <HAL_RCC_OscConfig+0x340>
 80083aa:	687b      	ldr	r3, [r7, #4]
 80083ac:	689b      	ldr	r3, [r3, #8]
 80083ae:	2b05      	cmp	r3, #5
 80083b0:	d004      	beq.n	80083bc <HAL_RCC_OscConfig+0x340>
 80083b2:	f44f 615c 	mov.w	r1, #3520	; 0xdc0
 80083b6:	4845      	ldr	r0, [pc, #276]	; (80084cc <HAL_RCC_OscConfig+0x450>)
 80083b8:	f7fa fa5b 	bl	8002872 <assert_failed>

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80083bc:	4b42      	ldr	r3, [pc, #264]	; (80084c8 <HAL_RCC_OscConfig+0x44c>)
 80083be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80083c0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80083c4:	2b00      	cmp	r3, #0
 80083c6:	d10f      	bne.n	80083e8 <HAL_RCC_OscConfig+0x36c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80083c8:	2300      	movs	r3, #0
 80083ca:	60bb      	str	r3, [r7, #8]
 80083cc:	4b3e      	ldr	r3, [pc, #248]	; (80084c8 <HAL_RCC_OscConfig+0x44c>)
 80083ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80083d0:	4a3d      	ldr	r2, [pc, #244]	; (80084c8 <HAL_RCC_OscConfig+0x44c>)
 80083d2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80083d6:	6413      	str	r3, [r2, #64]	; 0x40
 80083d8:	4b3b      	ldr	r3, [pc, #236]	; (80084c8 <HAL_RCC_OscConfig+0x44c>)
 80083da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80083dc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80083e0:	60bb      	str	r3, [r7, #8]
 80083e2:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80083e4:	2301      	movs	r3, #1
 80083e6:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80083e8:	4b3a      	ldr	r3, [pc, #232]	; (80084d4 <HAL_RCC_OscConfig+0x458>)
 80083ea:	681b      	ldr	r3, [r3, #0]
 80083ec:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80083f0:	2b00      	cmp	r3, #0
 80083f2:	d118      	bne.n	8008426 <HAL_RCC_OscConfig+0x3aa>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80083f4:	4b37      	ldr	r3, [pc, #220]	; (80084d4 <HAL_RCC_OscConfig+0x458>)
 80083f6:	681b      	ldr	r3, [r3, #0]
 80083f8:	4a36      	ldr	r2, [pc, #216]	; (80084d4 <HAL_RCC_OscConfig+0x458>)
 80083fa:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80083fe:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8008400:	f7fa fd5a 	bl	8002eb8 <HAL_GetTick>
 8008404:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8008406:	e008      	b.n	800841a <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8008408:	f7fa fd56 	bl	8002eb8 <HAL_GetTick>
 800840c:	4602      	mov	r2, r0
 800840e:	693b      	ldr	r3, [r7, #16]
 8008410:	1ad3      	subs	r3, r2, r3
 8008412:	2b02      	cmp	r3, #2
 8008414:	d901      	bls.n	800841a <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8008416:	2303      	movs	r3, #3
 8008418:	e181      	b.n	800871e <HAL_RCC_OscConfig+0x6a2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800841a:	4b2e      	ldr	r3, [pc, #184]	; (80084d4 <HAL_RCC_OscConfig+0x458>)
 800841c:	681b      	ldr	r3, [r3, #0]
 800841e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008422:	2b00      	cmp	r3, #0
 8008424:	d0f0      	beq.n	8008408 <HAL_RCC_OscConfig+0x38c>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8008426:	687b      	ldr	r3, [r7, #4]
 8008428:	689b      	ldr	r3, [r3, #8]
 800842a:	2b01      	cmp	r3, #1
 800842c:	d106      	bne.n	800843c <HAL_RCC_OscConfig+0x3c0>
 800842e:	4b26      	ldr	r3, [pc, #152]	; (80084c8 <HAL_RCC_OscConfig+0x44c>)
 8008430:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008432:	4a25      	ldr	r2, [pc, #148]	; (80084c8 <HAL_RCC_OscConfig+0x44c>)
 8008434:	f043 0301 	orr.w	r3, r3, #1
 8008438:	6713      	str	r3, [r2, #112]	; 0x70
 800843a:	e01c      	b.n	8008476 <HAL_RCC_OscConfig+0x3fa>
 800843c:	687b      	ldr	r3, [r7, #4]
 800843e:	689b      	ldr	r3, [r3, #8]
 8008440:	2b05      	cmp	r3, #5
 8008442:	d10c      	bne.n	800845e <HAL_RCC_OscConfig+0x3e2>
 8008444:	4b20      	ldr	r3, [pc, #128]	; (80084c8 <HAL_RCC_OscConfig+0x44c>)
 8008446:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008448:	4a1f      	ldr	r2, [pc, #124]	; (80084c8 <HAL_RCC_OscConfig+0x44c>)
 800844a:	f043 0304 	orr.w	r3, r3, #4
 800844e:	6713      	str	r3, [r2, #112]	; 0x70
 8008450:	4b1d      	ldr	r3, [pc, #116]	; (80084c8 <HAL_RCC_OscConfig+0x44c>)
 8008452:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008454:	4a1c      	ldr	r2, [pc, #112]	; (80084c8 <HAL_RCC_OscConfig+0x44c>)
 8008456:	f043 0301 	orr.w	r3, r3, #1
 800845a:	6713      	str	r3, [r2, #112]	; 0x70
 800845c:	e00b      	b.n	8008476 <HAL_RCC_OscConfig+0x3fa>
 800845e:	4b1a      	ldr	r3, [pc, #104]	; (80084c8 <HAL_RCC_OscConfig+0x44c>)
 8008460:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008462:	4a19      	ldr	r2, [pc, #100]	; (80084c8 <HAL_RCC_OscConfig+0x44c>)
 8008464:	f023 0301 	bic.w	r3, r3, #1
 8008468:	6713      	str	r3, [r2, #112]	; 0x70
 800846a:	4b17      	ldr	r3, [pc, #92]	; (80084c8 <HAL_RCC_OscConfig+0x44c>)
 800846c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800846e:	4a16      	ldr	r2, [pc, #88]	; (80084c8 <HAL_RCC_OscConfig+0x44c>)
 8008470:	f023 0304 	bic.w	r3, r3, #4
 8008474:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8008476:	687b      	ldr	r3, [r7, #4]
 8008478:	689b      	ldr	r3, [r3, #8]
 800847a:	2b00      	cmp	r3, #0
 800847c:	d015      	beq.n	80084aa <HAL_RCC_OscConfig+0x42e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800847e:	f7fa fd1b 	bl	8002eb8 <HAL_GetTick>
 8008482:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8008484:	e00a      	b.n	800849c <HAL_RCC_OscConfig+0x420>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8008486:	f7fa fd17 	bl	8002eb8 <HAL_GetTick>
 800848a:	4602      	mov	r2, r0
 800848c:	693b      	ldr	r3, [r7, #16]
 800848e:	1ad3      	subs	r3, r2, r3
 8008490:	f241 3288 	movw	r2, #5000	; 0x1388
 8008494:	4293      	cmp	r3, r2
 8008496:	d901      	bls.n	800849c <HAL_RCC_OscConfig+0x420>
        {
          return HAL_TIMEOUT;
 8008498:	2303      	movs	r3, #3
 800849a:	e140      	b.n	800871e <HAL_RCC_OscConfig+0x6a2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800849c:	4b0a      	ldr	r3, [pc, #40]	; (80084c8 <HAL_RCC_OscConfig+0x44c>)
 800849e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80084a0:	f003 0302 	and.w	r3, r3, #2
 80084a4:	2b00      	cmp	r3, #0
 80084a6:	d0ee      	beq.n	8008486 <HAL_RCC_OscConfig+0x40a>
 80084a8:	e01c      	b.n	80084e4 <HAL_RCC_OscConfig+0x468>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80084aa:	f7fa fd05 	bl	8002eb8 <HAL_GetTick>
 80084ae:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80084b0:	e012      	b.n	80084d8 <HAL_RCC_OscConfig+0x45c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80084b2:	f7fa fd01 	bl	8002eb8 <HAL_GetTick>
 80084b6:	4602      	mov	r2, r0
 80084b8:	693b      	ldr	r3, [r7, #16]
 80084ba:	1ad3      	subs	r3, r2, r3
 80084bc:	f241 3288 	movw	r2, #5000	; 0x1388
 80084c0:	4293      	cmp	r3, r2
 80084c2:	d909      	bls.n	80084d8 <HAL_RCC_OscConfig+0x45c>
        {
          return HAL_TIMEOUT;
 80084c4:	2303      	movs	r3, #3
 80084c6:	e12a      	b.n	800871e <HAL_RCC_OscConfig+0x6a2>
 80084c8:	40023800 	.word	0x40023800
 80084cc:	0800beb4 	.word	0x0800beb4
 80084d0:	42470e80 	.word	0x42470e80
 80084d4:	40007000 	.word	0x40007000
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80084d8:	4b93      	ldr	r3, [pc, #588]	; (8008728 <HAL_RCC_OscConfig+0x6ac>)
 80084da:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80084dc:	f003 0302 	and.w	r3, r3, #2
 80084e0:	2b00      	cmp	r3, #0
 80084e2:	d1e6      	bne.n	80084b2 <HAL_RCC_OscConfig+0x436>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80084e4:	7dfb      	ldrb	r3, [r7, #23]
 80084e6:	2b01      	cmp	r3, #1
 80084e8:	d105      	bne.n	80084f6 <HAL_RCC_OscConfig+0x47a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80084ea:	4b8f      	ldr	r3, [pc, #572]	; (8008728 <HAL_RCC_OscConfig+0x6ac>)
 80084ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80084ee:	4a8e      	ldr	r2, [pc, #568]	; (8008728 <HAL_RCC_OscConfig+0x6ac>)
 80084f0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80084f4:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
 80084f6:	687b      	ldr	r3, [r7, #4]
 80084f8:	699b      	ldr	r3, [r3, #24]
 80084fa:	2b00      	cmp	r3, #0
 80084fc:	d00c      	beq.n	8008518 <HAL_RCC_OscConfig+0x49c>
 80084fe:	687b      	ldr	r3, [r7, #4]
 8008500:	699b      	ldr	r3, [r3, #24]
 8008502:	2b01      	cmp	r3, #1
 8008504:	d008      	beq.n	8008518 <HAL_RCC_OscConfig+0x49c>
 8008506:	687b      	ldr	r3, [r7, #4]
 8008508:	699b      	ldr	r3, [r3, #24]
 800850a:	2b02      	cmp	r3, #2
 800850c:	d004      	beq.n	8008518 <HAL_RCC_OscConfig+0x49c>
 800850e:	f640 6103 	movw	r1, #3587	; 0xe03
 8008512:	4886      	ldr	r0, [pc, #536]	; (800872c <HAL_RCC_OscConfig+0x6b0>)
 8008514:	f7fa f9ad 	bl	8002872 <assert_failed>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8008518:	687b      	ldr	r3, [r7, #4]
 800851a:	699b      	ldr	r3, [r3, #24]
 800851c:	2b00      	cmp	r3, #0
 800851e:	f000 80fd 	beq.w	800871c <HAL_RCC_OscConfig+0x6a0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8008522:	4b81      	ldr	r3, [pc, #516]	; (8008728 <HAL_RCC_OscConfig+0x6ac>)
 8008524:	689b      	ldr	r3, [r3, #8]
 8008526:	f003 030c 	and.w	r3, r3, #12
 800852a:	2b08      	cmp	r3, #8
 800852c:	f000 80b6 	beq.w	800869c <HAL_RCC_OscConfig+0x620>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8008530:	687b      	ldr	r3, [r7, #4]
 8008532:	699b      	ldr	r3, [r3, #24]
 8008534:	2b02      	cmp	r3, #2
 8008536:	f040 809a 	bne.w	800866e <HAL_RCC_OscConfig+0x5f2>
      {
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
 800853a:	687b      	ldr	r3, [r7, #4]
 800853c:	69db      	ldr	r3, [r3, #28]
 800853e:	2b00      	cmp	r3, #0
 8008540:	d009      	beq.n	8008556 <HAL_RCC_OscConfig+0x4da>
 8008542:	687b      	ldr	r3, [r7, #4]
 8008544:	69db      	ldr	r3, [r3, #28]
 8008546:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800854a:	d004      	beq.n	8008556 <HAL_RCC_OscConfig+0x4da>
 800854c:	f640 610c 	movw	r1, #3596	; 0xe0c
 8008550:	4876      	ldr	r0, [pc, #472]	; (800872c <HAL_RCC_OscConfig+0x6b0>)
 8008552:	f7fa f98e 	bl	8002872 <assert_failed>
        assert_param(IS_RCC_PLLM_VALUE(RCC_OscInitStruct->PLL.PLLM));
 8008556:	687b      	ldr	r3, [r7, #4]
 8008558:	6a1b      	ldr	r3, [r3, #32]
 800855a:	2b3f      	cmp	r3, #63	; 0x3f
 800855c:	d904      	bls.n	8008568 <HAL_RCC_OscConfig+0x4ec>
 800855e:	f640 610d 	movw	r1, #3597	; 0xe0d
 8008562:	4872      	ldr	r0, [pc, #456]	; (800872c <HAL_RCC_OscConfig+0x6b0>)
 8008564:	f7fa f985 	bl	8002872 <assert_failed>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
 8008568:	687b      	ldr	r3, [r7, #4]
 800856a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800856c:	2b31      	cmp	r3, #49	; 0x31
 800856e:	d904      	bls.n	800857a <HAL_RCC_OscConfig+0x4fe>
 8008570:	687b      	ldr	r3, [r7, #4]
 8008572:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008574:	f5b3 7fd8 	cmp.w	r3, #432	; 0x1b0
 8008578:	d904      	bls.n	8008584 <HAL_RCC_OscConfig+0x508>
 800857a:	f640 610e 	movw	r1, #3598	; 0xe0e
 800857e:	486b      	ldr	r0, [pc, #428]	; (800872c <HAL_RCC_OscConfig+0x6b0>)
 8008580:	f7fa f977 	bl	8002872 <assert_failed>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
 8008584:	687b      	ldr	r3, [r7, #4]
 8008586:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008588:	2b02      	cmp	r3, #2
 800858a:	d010      	beq.n	80085ae <HAL_RCC_OscConfig+0x532>
 800858c:	687b      	ldr	r3, [r7, #4]
 800858e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008590:	2b04      	cmp	r3, #4
 8008592:	d00c      	beq.n	80085ae <HAL_RCC_OscConfig+0x532>
 8008594:	687b      	ldr	r3, [r7, #4]
 8008596:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008598:	2b06      	cmp	r3, #6
 800859a:	d008      	beq.n	80085ae <HAL_RCC_OscConfig+0x532>
 800859c:	687b      	ldr	r3, [r7, #4]
 800859e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80085a0:	2b08      	cmp	r3, #8
 80085a2:	d004      	beq.n	80085ae <HAL_RCC_OscConfig+0x532>
 80085a4:	f640 610f 	movw	r1, #3599	; 0xe0f
 80085a8:	4860      	ldr	r0, [pc, #384]	; (800872c <HAL_RCC_OscConfig+0x6b0>)
 80085aa:	f7fa f962 	bl	8002872 <assert_failed>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
 80085ae:	687b      	ldr	r3, [r7, #4]
 80085b0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80085b2:	2b01      	cmp	r3, #1
 80085b4:	d903      	bls.n	80085be <HAL_RCC_OscConfig+0x542>
 80085b6:	687b      	ldr	r3, [r7, #4]
 80085b8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80085ba:	2b0f      	cmp	r3, #15
 80085bc:	d904      	bls.n	80085c8 <HAL_RCC_OscConfig+0x54c>
 80085be:	f44f 6161 	mov.w	r1, #3600	; 0xe10
 80085c2:	485a      	ldr	r0, [pc, #360]	; (800872c <HAL_RCC_OscConfig+0x6b0>)
 80085c4:	f7fa f955 	bl	8002872 <assert_failed>
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
 80085c8:	687b      	ldr	r3, [r7, #4]
 80085ca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80085cc:	2b01      	cmp	r3, #1
 80085ce:	d903      	bls.n	80085d8 <HAL_RCC_OscConfig+0x55c>
 80085d0:	687b      	ldr	r3, [r7, #4]
 80085d2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80085d4:	2b07      	cmp	r3, #7
 80085d6:	d904      	bls.n	80085e2 <HAL_RCC_OscConfig+0x566>
 80085d8:	f640 6111 	movw	r1, #3601	; 0xe11
 80085dc:	4853      	ldr	r0, [pc, #332]	; (800872c <HAL_RCC_OscConfig+0x6b0>)
 80085de:	f7fa f948 	bl	8002872 <assert_failed>

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80085e2:	4b53      	ldr	r3, [pc, #332]	; (8008730 <HAL_RCC_OscConfig+0x6b4>)
 80085e4:	2200      	movs	r2, #0
 80085e6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80085e8:	f7fa fc66 	bl	8002eb8 <HAL_GetTick>
 80085ec:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80085ee:	e008      	b.n	8008602 <HAL_RCC_OscConfig+0x586>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80085f0:	f7fa fc62 	bl	8002eb8 <HAL_GetTick>
 80085f4:	4602      	mov	r2, r0
 80085f6:	693b      	ldr	r3, [r7, #16]
 80085f8:	1ad3      	subs	r3, r2, r3
 80085fa:	2b02      	cmp	r3, #2
 80085fc:	d901      	bls.n	8008602 <HAL_RCC_OscConfig+0x586>
          {
            return HAL_TIMEOUT;
 80085fe:	2303      	movs	r3, #3
 8008600:	e08d      	b.n	800871e <HAL_RCC_OscConfig+0x6a2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8008602:	4b49      	ldr	r3, [pc, #292]	; (8008728 <HAL_RCC_OscConfig+0x6ac>)
 8008604:	681b      	ldr	r3, [r3, #0]
 8008606:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800860a:	2b00      	cmp	r3, #0
 800860c:	d1f0      	bne.n	80085f0 <HAL_RCC_OscConfig+0x574>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800860e:	687b      	ldr	r3, [r7, #4]
 8008610:	69da      	ldr	r2, [r3, #28]
 8008612:	687b      	ldr	r3, [r7, #4]
 8008614:	6a1b      	ldr	r3, [r3, #32]
 8008616:	431a      	orrs	r2, r3
 8008618:	687b      	ldr	r3, [r7, #4]
 800861a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800861c:	019b      	lsls	r3, r3, #6
 800861e:	431a      	orrs	r2, r3
 8008620:	687b      	ldr	r3, [r7, #4]
 8008622:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008624:	085b      	lsrs	r3, r3, #1
 8008626:	3b01      	subs	r3, #1
 8008628:	041b      	lsls	r3, r3, #16
 800862a:	431a      	orrs	r2, r3
 800862c:	687b      	ldr	r3, [r7, #4]
 800862e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008630:	061b      	lsls	r3, r3, #24
 8008632:	431a      	orrs	r2, r3
 8008634:	687b      	ldr	r3, [r7, #4]
 8008636:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008638:	071b      	lsls	r3, r3, #28
 800863a:	493b      	ldr	r1, [pc, #236]	; (8008728 <HAL_RCC_OscConfig+0x6ac>)
 800863c:	4313      	orrs	r3, r2
 800863e:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8008640:	4b3b      	ldr	r3, [pc, #236]	; (8008730 <HAL_RCC_OscConfig+0x6b4>)
 8008642:	2201      	movs	r2, #1
 8008644:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008646:	f7fa fc37 	bl	8002eb8 <HAL_GetTick>
 800864a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800864c:	e008      	b.n	8008660 <HAL_RCC_OscConfig+0x5e4>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800864e:	f7fa fc33 	bl	8002eb8 <HAL_GetTick>
 8008652:	4602      	mov	r2, r0
 8008654:	693b      	ldr	r3, [r7, #16]
 8008656:	1ad3      	subs	r3, r2, r3
 8008658:	2b02      	cmp	r3, #2
 800865a:	d901      	bls.n	8008660 <HAL_RCC_OscConfig+0x5e4>
          {
            return HAL_TIMEOUT;
 800865c:	2303      	movs	r3, #3
 800865e:	e05e      	b.n	800871e <HAL_RCC_OscConfig+0x6a2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8008660:	4b31      	ldr	r3, [pc, #196]	; (8008728 <HAL_RCC_OscConfig+0x6ac>)
 8008662:	681b      	ldr	r3, [r3, #0]
 8008664:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008668:	2b00      	cmp	r3, #0
 800866a:	d0f0      	beq.n	800864e <HAL_RCC_OscConfig+0x5d2>
 800866c:	e056      	b.n	800871c <HAL_RCC_OscConfig+0x6a0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800866e:	4b30      	ldr	r3, [pc, #192]	; (8008730 <HAL_RCC_OscConfig+0x6b4>)
 8008670:	2200      	movs	r2, #0
 8008672:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008674:	f7fa fc20 	bl	8002eb8 <HAL_GetTick>
 8008678:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800867a:	e008      	b.n	800868e <HAL_RCC_OscConfig+0x612>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800867c:	f7fa fc1c 	bl	8002eb8 <HAL_GetTick>
 8008680:	4602      	mov	r2, r0
 8008682:	693b      	ldr	r3, [r7, #16]
 8008684:	1ad3      	subs	r3, r2, r3
 8008686:	2b02      	cmp	r3, #2
 8008688:	d901      	bls.n	800868e <HAL_RCC_OscConfig+0x612>
          {
            return HAL_TIMEOUT;
 800868a:	2303      	movs	r3, #3
 800868c:	e047      	b.n	800871e <HAL_RCC_OscConfig+0x6a2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800868e:	4b26      	ldr	r3, [pc, #152]	; (8008728 <HAL_RCC_OscConfig+0x6ac>)
 8008690:	681b      	ldr	r3, [r3, #0]
 8008692:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008696:	2b00      	cmp	r3, #0
 8008698:	d1f0      	bne.n	800867c <HAL_RCC_OscConfig+0x600>
 800869a:	e03f      	b.n	800871c <HAL_RCC_OscConfig+0x6a0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800869c:	687b      	ldr	r3, [r7, #4]
 800869e:	699b      	ldr	r3, [r3, #24]
 80086a0:	2b01      	cmp	r3, #1
 80086a2:	d101      	bne.n	80086a8 <HAL_RCC_OscConfig+0x62c>
      {
        return HAL_ERROR;
 80086a4:	2301      	movs	r3, #1
 80086a6:	e03a      	b.n	800871e <HAL_RCC_OscConfig+0x6a2>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80086a8:	4b1f      	ldr	r3, [pc, #124]	; (8008728 <HAL_RCC_OscConfig+0x6ac>)
 80086aa:	685b      	ldr	r3, [r3, #4]
 80086ac:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80086ae:	687b      	ldr	r3, [r7, #4]
 80086b0:	699b      	ldr	r3, [r3, #24]
 80086b2:	2b01      	cmp	r3, #1
 80086b4:	d030      	beq.n	8008718 <HAL_RCC_OscConfig+0x69c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80086b6:	68fb      	ldr	r3, [r7, #12]
 80086b8:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80086bc:	687b      	ldr	r3, [r7, #4]
 80086be:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80086c0:	429a      	cmp	r2, r3
 80086c2:	d129      	bne.n	8008718 <HAL_RCC_OscConfig+0x69c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80086c4:	68fb      	ldr	r3, [r7, #12]
 80086c6:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80086ca:	687b      	ldr	r3, [r7, #4]
 80086cc:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80086ce:	429a      	cmp	r2, r3
 80086d0:	d122      	bne.n	8008718 <HAL_RCC_OscConfig+0x69c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80086d2:	68fa      	ldr	r2, [r7, #12]
 80086d4:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80086d8:	4013      	ands	r3, r2
 80086da:	687a      	ldr	r2, [r7, #4]
 80086dc:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80086de:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80086e0:	4293      	cmp	r3, r2
 80086e2:	d119      	bne.n	8008718 <HAL_RCC_OscConfig+0x69c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80086e4:	68fb      	ldr	r3, [r7, #12]
 80086e6:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80086ea:	687b      	ldr	r3, [r7, #4]
 80086ec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80086ee:	085b      	lsrs	r3, r3, #1
 80086f0:	3b01      	subs	r3, #1
 80086f2:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80086f4:	429a      	cmp	r2, r3
 80086f6:	d10f      	bne.n	8008718 <HAL_RCC_OscConfig+0x69c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80086f8:	68fb      	ldr	r3, [r7, #12]
 80086fa:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80086fe:	687b      	ldr	r3, [r7, #4]
 8008700:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008702:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8008704:	429a      	cmp	r2, r3
 8008706:	d107      	bne.n	8008718 <HAL_RCC_OscConfig+0x69c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8008708:	68fb      	ldr	r3, [r7, #12]
 800870a:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 800870e:	687b      	ldr	r3, [r7, #4]
 8008710:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008712:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8008714:	429a      	cmp	r2, r3
 8008716:	d001      	beq.n	800871c <HAL_RCC_OscConfig+0x6a0>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
        {
          return HAL_ERROR;
 8008718:	2301      	movs	r3, #1
 800871a:	e000      	b.n	800871e <HAL_RCC_OscConfig+0x6a2>
        }
      }
    }
  }
  return HAL_OK;
 800871c:	2300      	movs	r3, #0
}
 800871e:	4618      	mov	r0, r3
 8008720:	3718      	adds	r7, #24
 8008722:	46bd      	mov	sp, r7
 8008724:	bd80      	pop	{r7, pc}
 8008726:	bf00      	nop
 8008728:	40023800 	.word	0x40023800
 800872c:	0800beb4 	.word	0x0800beb4
 8008730:	42470060 	.word	0x42470060

08008734 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8008734:	b580      	push	{r7, lr}
 8008736:	b082      	sub	sp, #8
 8008738:	af00      	add	r7, sp, #0
 800873a:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800873c:	687b      	ldr	r3, [r7, #4]
 800873e:	2b00      	cmp	r3, #0
 8008740:	d101      	bne.n	8008746 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8008742:	2301      	movs	r3, #1
 8008744:	e1a4      	b.n	8008a90 <HAL_SPI_Init+0x35c>
  }

  /* Check the parameters */
  assert_param(IS_SPI_ALL_INSTANCE(hspi->Instance));
 8008746:	687b      	ldr	r3, [r7, #4]
 8008748:	681b      	ldr	r3, [r3, #0]
 800874a:	4a72      	ldr	r2, [pc, #456]	; (8008914 <HAL_SPI_Init+0x1e0>)
 800874c:	4293      	cmp	r3, r2
 800874e:	d013      	beq.n	8008778 <HAL_SPI_Init+0x44>
 8008750:	687b      	ldr	r3, [r7, #4]
 8008752:	681b      	ldr	r3, [r3, #0]
 8008754:	4a70      	ldr	r2, [pc, #448]	; (8008918 <HAL_SPI_Init+0x1e4>)
 8008756:	4293      	cmp	r3, r2
 8008758:	d00e      	beq.n	8008778 <HAL_SPI_Init+0x44>
 800875a:	687b      	ldr	r3, [r7, #4]
 800875c:	681b      	ldr	r3, [r3, #0]
 800875e:	4a6f      	ldr	r2, [pc, #444]	; (800891c <HAL_SPI_Init+0x1e8>)
 8008760:	4293      	cmp	r3, r2
 8008762:	d009      	beq.n	8008778 <HAL_SPI_Init+0x44>
 8008764:	687b      	ldr	r3, [r7, #4]
 8008766:	681b      	ldr	r3, [r3, #0]
 8008768:	4a6d      	ldr	r2, [pc, #436]	; (8008920 <HAL_SPI_Init+0x1ec>)
 800876a:	4293      	cmp	r3, r2
 800876c:	d004      	beq.n	8008778 <HAL_SPI_Init+0x44>
 800876e:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8008772:	486c      	ldr	r0, [pc, #432]	; (8008924 <HAL_SPI_Init+0x1f0>)
 8008774:	f7fa f87d 	bl	8002872 <assert_failed>
  assert_param(IS_SPI_MODE(hspi->Init.Mode));
 8008778:	687b      	ldr	r3, [r7, #4]
 800877a:	685b      	ldr	r3, [r3, #4]
 800877c:	2b00      	cmp	r3, #0
 800877e:	d009      	beq.n	8008794 <HAL_SPI_Init+0x60>
 8008780:	687b      	ldr	r3, [r7, #4]
 8008782:	685b      	ldr	r3, [r3, #4]
 8008784:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8008788:	d004      	beq.n	8008794 <HAL_SPI_Init+0x60>
 800878a:	f240 1141 	movw	r1, #321	; 0x141
 800878e:	4865      	ldr	r0, [pc, #404]	; (8008924 <HAL_SPI_Init+0x1f0>)
 8008790:	f7fa f86f 	bl	8002872 <assert_failed>
  assert_param(IS_SPI_DIRECTION(hspi->Init.Direction));
 8008794:	687b      	ldr	r3, [r7, #4]
 8008796:	689b      	ldr	r3, [r3, #8]
 8008798:	2b00      	cmp	r3, #0
 800879a:	d00e      	beq.n	80087ba <HAL_SPI_Init+0x86>
 800879c:	687b      	ldr	r3, [r7, #4]
 800879e:	689b      	ldr	r3, [r3, #8]
 80087a0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80087a4:	d009      	beq.n	80087ba <HAL_SPI_Init+0x86>
 80087a6:	687b      	ldr	r3, [r7, #4]
 80087a8:	689b      	ldr	r3, [r3, #8]
 80087aa:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80087ae:	d004      	beq.n	80087ba <HAL_SPI_Init+0x86>
 80087b0:	f44f 71a1 	mov.w	r1, #322	; 0x142
 80087b4:	485b      	ldr	r0, [pc, #364]	; (8008924 <HAL_SPI_Init+0x1f0>)
 80087b6:	f7fa f85c 	bl	8002872 <assert_failed>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
 80087ba:	687b      	ldr	r3, [r7, #4]
 80087bc:	68db      	ldr	r3, [r3, #12]
 80087be:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80087c2:	d008      	beq.n	80087d6 <HAL_SPI_Init+0xa2>
 80087c4:	687b      	ldr	r3, [r7, #4]
 80087c6:	68db      	ldr	r3, [r3, #12]
 80087c8:	2b00      	cmp	r3, #0
 80087ca:	d004      	beq.n	80087d6 <HAL_SPI_Init+0xa2>
 80087cc:	f240 1143 	movw	r1, #323	; 0x143
 80087d0:	4854      	ldr	r0, [pc, #336]	; (8008924 <HAL_SPI_Init+0x1f0>)
 80087d2:	f7fa f84e 	bl	8002872 <assert_failed>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
 80087d6:	687b      	ldr	r3, [r7, #4]
 80087d8:	699b      	ldr	r3, [r3, #24]
 80087da:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80087de:	d00d      	beq.n	80087fc <HAL_SPI_Init+0xc8>
 80087e0:	687b      	ldr	r3, [r7, #4]
 80087e2:	699b      	ldr	r3, [r3, #24]
 80087e4:	2b00      	cmp	r3, #0
 80087e6:	d009      	beq.n	80087fc <HAL_SPI_Init+0xc8>
 80087e8:	687b      	ldr	r3, [r7, #4]
 80087ea:	699b      	ldr	r3, [r3, #24]
 80087ec:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80087f0:	d004      	beq.n	80087fc <HAL_SPI_Init+0xc8>
 80087f2:	f44f 71a2 	mov.w	r1, #324	; 0x144
 80087f6:	484b      	ldr	r0, [pc, #300]	; (8008924 <HAL_SPI_Init+0x1f0>)
 80087f8:	f7fa f83b 	bl	8002872 <assert_failed>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
 80087fc:	687b      	ldr	r3, [r7, #4]
 80087fe:	69db      	ldr	r3, [r3, #28]
 8008800:	2b00      	cmp	r3, #0
 8008802:	d020      	beq.n	8008846 <HAL_SPI_Init+0x112>
 8008804:	687b      	ldr	r3, [r7, #4]
 8008806:	69db      	ldr	r3, [r3, #28]
 8008808:	2b08      	cmp	r3, #8
 800880a:	d01c      	beq.n	8008846 <HAL_SPI_Init+0x112>
 800880c:	687b      	ldr	r3, [r7, #4]
 800880e:	69db      	ldr	r3, [r3, #28]
 8008810:	2b10      	cmp	r3, #16
 8008812:	d018      	beq.n	8008846 <HAL_SPI_Init+0x112>
 8008814:	687b      	ldr	r3, [r7, #4]
 8008816:	69db      	ldr	r3, [r3, #28]
 8008818:	2b18      	cmp	r3, #24
 800881a:	d014      	beq.n	8008846 <HAL_SPI_Init+0x112>
 800881c:	687b      	ldr	r3, [r7, #4]
 800881e:	69db      	ldr	r3, [r3, #28]
 8008820:	2b20      	cmp	r3, #32
 8008822:	d010      	beq.n	8008846 <HAL_SPI_Init+0x112>
 8008824:	687b      	ldr	r3, [r7, #4]
 8008826:	69db      	ldr	r3, [r3, #28]
 8008828:	2b28      	cmp	r3, #40	; 0x28
 800882a:	d00c      	beq.n	8008846 <HAL_SPI_Init+0x112>
 800882c:	687b      	ldr	r3, [r7, #4]
 800882e:	69db      	ldr	r3, [r3, #28]
 8008830:	2b30      	cmp	r3, #48	; 0x30
 8008832:	d008      	beq.n	8008846 <HAL_SPI_Init+0x112>
 8008834:	687b      	ldr	r3, [r7, #4]
 8008836:	69db      	ldr	r3, [r3, #28]
 8008838:	2b38      	cmp	r3, #56	; 0x38
 800883a:	d004      	beq.n	8008846 <HAL_SPI_Init+0x112>
 800883c:	f240 1145 	movw	r1, #325	; 0x145
 8008840:	4838      	ldr	r0, [pc, #224]	; (8008924 <HAL_SPI_Init+0x1f0>)
 8008842:	f7fa f816 	bl	8002872 <assert_failed>
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
 8008846:	687b      	ldr	r3, [r7, #4]
 8008848:	6a1b      	ldr	r3, [r3, #32]
 800884a:	2b00      	cmp	r3, #0
 800884c:	d008      	beq.n	8008860 <HAL_SPI_Init+0x12c>
 800884e:	687b      	ldr	r3, [r7, #4]
 8008850:	6a1b      	ldr	r3, [r3, #32]
 8008852:	2b80      	cmp	r3, #128	; 0x80
 8008854:	d004      	beq.n	8008860 <HAL_SPI_Init+0x12c>
 8008856:	f44f 71a3 	mov.w	r1, #326	; 0x146
 800885a:	4832      	ldr	r0, [pc, #200]	; (8008924 <HAL_SPI_Init+0x1f0>)
 800885c:	f7fa f809 	bl	8002872 <assert_failed>
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
 8008860:	687b      	ldr	r3, [r7, #4]
 8008862:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008864:	2b00      	cmp	r3, #0
 8008866:	d008      	beq.n	800887a <HAL_SPI_Init+0x146>
 8008868:	687b      	ldr	r3, [r7, #4]
 800886a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800886c:	2b10      	cmp	r3, #16
 800886e:	d004      	beq.n	800887a <HAL_SPI_Init+0x146>
 8008870:	f240 1147 	movw	r1, #327	; 0x147
 8008874:	482b      	ldr	r0, [pc, #172]	; (8008924 <HAL_SPI_Init+0x1f0>)
 8008876:	f7f9 fffc 	bl	8002872 <assert_failed>
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800887a:	687b      	ldr	r3, [r7, #4]
 800887c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800887e:	2b00      	cmp	r3, #0
 8008880:	d152      	bne.n	8008928 <HAL_SPI_Init+0x1f4>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
 8008882:	687b      	ldr	r3, [r7, #4]
 8008884:	691b      	ldr	r3, [r3, #16]
 8008886:	2b00      	cmp	r3, #0
 8008888:	d008      	beq.n	800889c <HAL_SPI_Init+0x168>
 800888a:	687b      	ldr	r3, [r7, #4]
 800888c:	691b      	ldr	r3, [r3, #16]
 800888e:	2b02      	cmp	r3, #2
 8008890:	d004      	beq.n	800889c <HAL_SPI_Init+0x168>
 8008892:	f44f 71a5 	mov.w	r1, #330	; 0x14a
 8008896:	4823      	ldr	r0, [pc, #140]	; (8008924 <HAL_SPI_Init+0x1f0>)
 8008898:	f7f9 ffeb 	bl	8002872 <assert_failed>
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));
 800889c:	687b      	ldr	r3, [r7, #4]
 800889e:	695b      	ldr	r3, [r3, #20]
 80088a0:	2b00      	cmp	r3, #0
 80088a2:	d008      	beq.n	80088b6 <HAL_SPI_Init+0x182>
 80088a4:	687b      	ldr	r3, [r7, #4]
 80088a6:	695b      	ldr	r3, [r3, #20]
 80088a8:	2b01      	cmp	r3, #1
 80088aa:	d004      	beq.n	80088b6 <HAL_SPI_Init+0x182>
 80088ac:	f240 114b 	movw	r1, #331	; 0x14b
 80088b0:	481c      	ldr	r0, [pc, #112]	; (8008924 <HAL_SPI_Init+0x1f0>)
 80088b2:	f7f9 ffde 	bl	8002872 <assert_failed>

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80088b6:	687b      	ldr	r3, [r7, #4]
 80088b8:	685b      	ldr	r3, [r3, #4]
 80088ba:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80088be:	d125      	bne.n	800890c <HAL_SPI_Init+0x1d8>
    {
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
 80088c0:	687b      	ldr	r3, [r7, #4]
 80088c2:	69db      	ldr	r3, [r3, #28]
 80088c4:	2b00      	cmp	r3, #0
 80088c6:	d05a      	beq.n	800897e <HAL_SPI_Init+0x24a>
 80088c8:	687b      	ldr	r3, [r7, #4]
 80088ca:	69db      	ldr	r3, [r3, #28]
 80088cc:	2b08      	cmp	r3, #8
 80088ce:	d056      	beq.n	800897e <HAL_SPI_Init+0x24a>
 80088d0:	687b      	ldr	r3, [r7, #4]
 80088d2:	69db      	ldr	r3, [r3, #28]
 80088d4:	2b10      	cmp	r3, #16
 80088d6:	d052      	beq.n	800897e <HAL_SPI_Init+0x24a>
 80088d8:	687b      	ldr	r3, [r7, #4]
 80088da:	69db      	ldr	r3, [r3, #28]
 80088dc:	2b18      	cmp	r3, #24
 80088de:	d04e      	beq.n	800897e <HAL_SPI_Init+0x24a>
 80088e0:	687b      	ldr	r3, [r7, #4]
 80088e2:	69db      	ldr	r3, [r3, #28]
 80088e4:	2b20      	cmp	r3, #32
 80088e6:	d04a      	beq.n	800897e <HAL_SPI_Init+0x24a>
 80088e8:	687b      	ldr	r3, [r7, #4]
 80088ea:	69db      	ldr	r3, [r3, #28]
 80088ec:	2b28      	cmp	r3, #40	; 0x28
 80088ee:	d046      	beq.n	800897e <HAL_SPI_Init+0x24a>
 80088f0:	687b      	ldr	r3, [r7, #4]
 80088f2:	69db      	ldr	r3, [r3, #28]
 80088f4:	2b30      	cmp	r3, #48	; 0x30
 80088f6:	d042      	beq.n	800897e <HAL_SPI_Init+0x24a>
 80088f8:	687b      	ldr	r3, [r7, #4]
 80088fa:	69db      	ldr	r3, [r3, #28]
 80088fc:	2b38      	cmp	r3, #56	; 0x38
 80088fe:	d03e      	beq.n	800897e <HAL_SPI_Init+0x24a>
 8008900:	f240 114f 	movw	r1, #335	; 0x14f
 8008904:	4807      	ldr	r0, [pc, #28]	; (8008924 <HAL_SPI_Init+0x1f0>)
 8008906:	f7f9 ffb4 	bl	8002872 <assert_failed>
 800890a:	e038      	b.n	800897e <HAL_SPI_Init+0x24a>
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800890c:	687b      	ldr	r3, [r7, #4]
 800890e:	2200      	movs	r2, #0
 8008910:	61da      	str	r2, [r3, #28]
 8008912:	e034      	b.n	800897e <HAL_SPI_Init+0x24a>
 8008914:	40013000 	.word	0x40013000
 8008918:	40003800 	.word	0x40003800
 800891c:	40003c00 	.word	0x40003c00
 8008920:	40013400 	.word	0x40013400
 8008924:	0800bef0 	.word	0x0800bef0
    }
  }
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
 8008928:	687b      	ldr	r3, [r7, #4]
 800892a:	69db      	ldr	r3, [r3, #28]
 800892c:	2b00      	cmp	r3, #0
 800892e:	d020      	beq.n	8008972 <HAL_SPI_Init+0x23e>
 8008930:	687b      	ldr	r3, [r7, #4]
 8008932:	69db      	ldr	r3, [r3, #28]
 8008934:	2b08      	cmp	r3, #8
 8008936:	d01c      	beq.n	8008972 <HAL_SPI_Init+0x23e>
 8008938:	687b      	ldr	r3, [r7, #4]
 800893a:	69db      	ldr	r3, [r3, #28]
 800893c:	2b10      	cmp	r3, #16
 800893e:	d018      	beq.n	8008972 <HAL_SPI_Init+0x23e>
 8008940:	687b      	ldr	r3, [r7, #4]
 8008942:	69db      	ldr	r3, [r3, #28]
 8008944:	2b18      	cmp	r3, #24
 8008946:	d014      	beq.n	8008972 <HAL_SPI_Init+0x23e>
 8008948:	687b      	ldr	r3, [r7, #4]
 800894a:	69db      	ldr	r3, [r3, #28]
 800894c:	2b20      	cmp	r3, #32
 800894e:	d010      	beq.n	8008972 <HAL_SPI_Init+0x23e>
 8008950:	687b      	ldr	r3, [r7, #4]
 8008952:	69db      	ldr	r3, [r3, #28]
 8008954:	2b28      	cmp	r3, #40	; 0x28
 8008956:	d00c      	beq.n	8008972 <HAL_SPI_Init+0x23e>
 8008958:	687b      	ldr	r3, [r7, #4]
 800895a:	69db      	ldr	r3, [r3, #28]
 800895c:	2b30      	cmp	r3, #48	; 0x30
 800895e:	d008      	beq.n	8008972 <HAL_SPI_Init+0x23e>
 8008960:	687b      	ldr	r3, [r7, #4]
 8008962:	69db      	ldr	r3, [r3, #28]
 8008964:	2b38      	cmp	r3, #56	; 0x38
 8008966:	d004      	beq.n	8008972 <HAL_SPI_Init+0x23e>
 8008968:	f240 1159 	movw	r1, #345	; 0x159
 800896c:	484a      	ldr	r0, [pc, #296]	; (8008a98 <HAL_SPI_Init+0x364>)
 800896e:	f7f9 ff80 	bl	8002872 <assert_failed>

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8008972:	687b      	ldr	r3, [r7, #4]
 8008974:	2200      	movs	r2, #0
 8008976:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8008978:	687b      	ldr	r3, [r7, #4]
 800897a:	2200      	movs	r2, #0
 800897c:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800897e:	687b      	ldr	r3, [r7, #4]
 8008980:	2200      	movs	r2, #0
 8008982:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8008984:	687b      	ldr	r3, [r7, #4]
 8008986:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800898a:	b2db      	uxtb	r3, r3
 800898c:	2b00      	cmp	r3, #0
 800898e:	d126      	bne.n	80089de <HAL_SPI_Init+0x2aa>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8008990:	687b      	ldr	r3, [r7, #4]
 8008992:	2200      	movs	r2, #0
 8008994:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
    /* Init the SPI Callback settings */
    hspi->TxCpltCallback       = HAL_SPI_TxCpltCallback;       /* Legacy weak TxCpltCallback       */
 8008998:	687b      	ldr	r3, [r7, #4]
 800899a:	4a40      	ldr	r2, [pc, #256]	; (8008a9c <HAL_SPI_Init+0x368>)
 800899c:	659a      	str	r2, [r3, #88]	; 0x58
    hspi->RxCpltCallback       = HAL_SPI_RxCpltCallback;       /* Legacy weak RxCpltCallback       */
 800899e:	687b      	ldr	r3, [r7, #4]
 80089a0:	4a3f      	ldr	r2, [pc, #252]	; (8008aa0 <HAL_SPI_Init+0x36c>)
 80089a2:	65da      	str	r2, [r3, #92]	; 0x5c
    hspi->TxRxCpltCallback     = HAL_SPI_TxRxCpltCallback;     /* Legacy weak TxRxCpltCallback     */
 80089a4:	687b      	ldr	r3, [r7, #4]
 80089a6:	4a3f      	ldr	r2, [pc, #252]	; (8008aa4 <HAL_SPI_Init+0x370>)
 80089a8:	661a      	str	r2, [r3, #96]	; 0x60
    hspi->TxHalfCpltCallback   = HAL_SPI_TxHalfCpltCallback;   /* Legacy weak TxHalfCpltCallback   */
 80089aa:	687b      	ldr	r3, [r7, #4]
 80089ac:	4a3e      	ldr	r2, [pc, #248]	; (8008aa8 <HAL_SPI_Init+0x374>)
 80089ae:	665a      	str	r2, [r3, #100]	; 0x64
    hspi->RxHalfCpltCallback   = HAL_SPI_RxHalfCpltCallback;   /* Legacy weak RxHalfCpltCallback   */
 80089b0:	687b      	ldr	r3, [r7, #4]
 80089b2:	4a3e      	ldr	r2, [pc, #248]	; (8008aac <HAL_SPI_Init+0x378>)
 80089b4:	669a      	str	r2, [r3, #104]	; 0x68
    hspi->TxRxHalfCpltCallback = HAL_SPI_TxRxHalfCpltCallback; /* Legacy weak TxRxHalfCpltCallback */
 80089b6:	687b      	ldr	r3, [r7, #4]
 80089b8:	4a3d      	ldr	r2, [pc, #244]	; (8008ab0 <HAL_SPI_Init+0x37c>)
 80089ba:	66da      	str	r2, [r3, #108]	; 0x6c
    hspi->ErrorCallback        = HAL_SPI_ErrorCallback;        /* Legacy weak ErrorCallback        */
 80089bc:	687b      	ldr	r3, [r7, #4]
 80089be:	4a3d      	ldr	r2, [pc, #244]	; (8008ab4 <HAL_SPI_Init+0x380>)
 80089c0:	671a      	str	r2, [r3, #112]	; 0x70
    hspi->AbortCpltCallback    = HAL_SPI_AbortCpltCallback;    /* Legacy weak AbortCpltCallback    */
 80089c2:	687b      	ldr	r3, [r7, #4]
 80089c4:	4a3c      	ldr	r2, [pc, #240]	; (8008ab8 <HAL_SPI_Init+0x384>)
 80089c6:	675a      	str	r2, [r3, #116]	; 0x74

    if (hspi->MspInitCallback == NULL)
 80089c8:	687b      	ldr	r3, [r7, #4]
 80089ca:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80089cc:	2b00      	cmp	r3, #0
 80089ce:	d102      	bne.n	80089d6 <HAL_SPI_Init+0x2a2>
    {
      hspi->MspInitCallback = HAL_SPI_MspInit; /* Legacy weak MspInit  */
 80089d0:	687b      	ldr	r3, [r7, #4]
 80089d2:	4a3a      	ldr	r2, [pc, #232]	; (8008abc <HAL_SPI_Init+0x388>)
 80089d4:	679a      	str	r2, [r3, #120]	; 0x78
    }

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
 80089d6:	687b      	ldr	r3, [r7, #4]
 80089d8:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80089da:	6878      	ldr	r0, [r7, #4]
 80089dc:	4798      	blx	r3
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80089de:	687b      	ldr	r3, [r7, #4]
 80089e0:	2202      	movs	r2, #2
 80089e2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80089e6:	687b      	ldr	r3, [r7, #4]
 80089e8:	681b      	ldr	r3, [r3, #0]
 80089ea:	681a      	ldr	r2, [r3, #0]
 80089ec:	687b      	ldr	r3, [r7, #4]
 80089ee:	681b      	ldr	r3, [r3, #0]
 80089f0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80089f4:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80089f6:	687b      	ldr	r3, [r7, #4]
 80089f8:	685b      	ldr	r3, [r3, #4]
 80089fa:	f403 7282 	and.w	r2, r3, #260	; 0x104
 80089fe:	687b      	ldr	r3, [r7, #4]
 8008a00:	689b      	ldr	r3, [r3, #8]
 8008a02:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8008a06:	431a      	orrs	r2, r3
 8008a08:	687b      	ldr	r3, [r7, #4]
 8008a0a:	68db      	ldr	r3, [r3, #12]
 8008a0c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8008a10:	431a      	orrs	r2, r3
 8008a12:	687b      	ldr	r3, [r7, #4]
 8008a14:	691b      	ldr	r3, [r3, #16]
 8008a16:	f003 0302 	and.w	r3, r3, #2
 8008a1a:	431a      	orrs	r2, r3
 8008a1c:	687b      	ldr	r3, [r7, #4]
 8008a1e:	695b      	ldr	r3, [r3, #20]
 8008a20:	f003 0301 	and.w	r3, r3, #1
 8008a24:	431a      	orrs	r2, r3
 8008a26:	687b      	ldr	r3, [r7, #4]
 8008a28:	699b      	ldr	r3, [r3, #24]
 8008a2a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8008a2e:	431a      	orrs	r2, r3
 8008a30:	687b      	ldr	r3, [r7, #4]
 8008a32:	69db      	ldr	r3, [r3, #28]
 8008a34:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8008a38:	431a      	orrs	r2, r3
 8008a3a:	687b      	ldr	r3, [r7, #4]
 8008a3c:	6a1b      	ldr	r3, [r3, #32]
 8008a3e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008a42:	ea42 0103 	orr.w	r1, r2, r3
 8008a46:	687b      	ldr	r3, [r7, #4]
 8008a48:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008a4a:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8008a4e:	687b      	ldr	r3, [r7, #4]
 8008a50:	681b      	ldr	r3, [r3, #0]
 8008a52:	430a      	orrs	r2, r1
 8008a54:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8008a56:	687b      	ldr	r3, [r7, #4]
 8008a58:	699b      	ldr	r3, [r3, #24]
 8008a5a:	0c1b      	lsrs	r3, r3, #16
 8008a5c:	f003 0104 	and.w	r1, r3, #4
 8008a60:	687b      	ldr	r3, [r7, #4]
 8008a62:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008a64:	f003 0210 	and.w	r2, r3, #16
 8008a68:	687b      	ldr	r3, [r7, #4]
 8008a6a:	681b      	ldr	r3, [r3, #0]
 8008a6c:	430a      	orrs	r2, r1
 8008a6e:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8008a70:	687b      	ldr	r3, [r7, #4]
 8008a72:	681b      	ldr	r3, [r3, #0]
 8008a74:	69da      	ldr	r2, [r3, #28]
 8008a76:	687b      	ldr	r3, [r7, #4]
 8008a78:	681b      	ldr	r3, [r3, #0]
 8008a7a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8008a7e:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8008a80:	687b      	ldr	r3, [r7, #4]
 8008a82:	2200      	movs	r2, #0
 8008a84:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8008a86:	687b      	ldr	r3, [r7, #4]
 8008a88:	2201      	movs	r2, #1
 8008a8a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8008a8e:	2300      	movs	r3, #0
}
 8008a90:	4618      	mov	r0, r3
 8008a92:	3708      	adds	r7, #8
 8008a94:	46bd      	mov	sp, r7
 8008a96:	bd80      	pop	{r7, pc}
 8008a98:	0800bef0 	.word	0x0800bef0
 8008a9c:	0800901d 	.word	0x0800901d
 8008aa0:	08009031 	.word	0x08009031
 8008aa4:	08009045 	.word	0x08009045
 8008aa8:	08009059 	.word	0x08009059
 8008aac:	0800906d 	.word	0x0800906d
 8008ab0:	08009081 	.word	0x08009081
 8008ab4:	08009095 	.word	0x08009095
 8008ab8:	080090a9 	.word	0x080090a9
 8008abc:	080028f5 	.word	0x080028f5

08008ac0 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8008ac0:	b580      	push	{r7, lr}
 8008ac2:	b08c      	sub	sp, #48	; 0x30
 8008ac4:	af00      	add	r7, sp, #0
 8008ac6:	60f8      	str	r0, [r7, #12]
 8008ac8:	60b9      	str	r1, [r7, #8]
 8008aca:	607a      	str	r2, [r7, #4]
 8008acc:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8008ace:	2301      	movs	r3, #1
 8008ad0:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8008ad2:	2300      	movs	r3, #0
 8008ad4:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));
 8008ad8:	68fb      	ldr	r3, [r7, #12]
 8008ada:	689b      	ldr	r3, [r3, #8]
 8008adc:	2b00      	cmp	r3, #0
 8008ade:	d004      	beq.n	8008aea <HAL_SPI_TransmitReceive+0x2a>
 8008ae0:	f240 417c 	movw	r1, #1148	; 0x47c
 8008ae4:	4884      	ldr	r0, [pc, #528]	; (8008cf8 <HAL_SPI_TransmitReceive+0x238>)
 8008ae6:	f7f9 fec4 	bl	8002872 <assert_failed>

  /* Process Locked */
  __HAL_LOCK(hspi);
 8008aea:	68fb      	ldr	r3, [r7, #12]
 8008aec:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8008af0:	2b01      	cmp	r3, #1
 8008af2:	d101      	bne.n	8008af8 <HAL_SPI_TransmitReceive+0x38>
 8008af4:	2302      	movs	r3, #2
 8008af6:	e18d      	b.n	8008e14 <HAL_SPI_TransmitReceive+0x354>
 8008af8:	68fb      	ldr	r3, [r7, #12]
 8008afa:	2201      	movs	r2, #1
 8008afc:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8008b00:	f7fa f9da 	bl	8002eb8 <HAL_GetTick>
 8008b04:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8008b06:	68fb      	ldr	r3, [r7, #12]
 8008b08:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8008b0c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 8008b10:	68fb      	ldr	r3, [r7, #12]
 8008b12:	685b      	ldr	r3, [r3, #4]
 8008b14:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8008b16:	887b      	ldrh	r3, [r7, #2]
 8008b18:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8008b1a:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8008b1e:	2b01      	cmp	r3, #1
 8008b20:	d00f      	beq.n	8008b42 <HAL_SPI_TransmitReceive+0x82>
 8008b22:	69fb      	ldr	r3, [r7, #28]
 8008b24:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8008b28:	d107      	bne.n	8008b3a <HAL_SPI_TransmitReceive+0x7a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8008b2a:	68fb      	ldr	r3, [r7, #12]
 8008b2c:	689b      	ldr	r3, [r3, #8]
 8008b2e:	2b00      	cmp	r3, #0
 8008b30:	d103      	bne.n	8008b3a <HAL_SPI_TransmitReceive+0x7a>
 8008b32:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8008b36:	2b04      	cmp	r3, #4
 8008b38:	d003      	beq.n	8008b42 <HAL_SPI_TransmitReceive+0x82>
  {
    errorcode = HAL_BUSY;
 8008b3a:	2302      	movs	r3, #2
 8008b3c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8008b40:	e15e      	b.n	8008e00 <HAL_SPI_TransmitReceive+0x340>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8008b42:	68bb      	ldr	r3, [r7, #8]
 8008b44:	2b00      	cmp	r3, #0
 8008b46:	d005      	beq.n	8008b54 <HAL_SPI_TransmitReceive+0x94>
 8008b48:	687b      	ldr	r3, [r7, #4]
 8008b4a:	2b00      	cmp	r3, #0
 8008b4c:	d002      	beq.n	8008b54 <HAL_SPI_TransmitReceive+0x94>
 8008b4e:	887b      	ldrh	r3, [r7, #2]
 8008b50:	2b00      	cmp	r3, #0
 8008b52:	d103      	bne.n	8008b5c <HAL_SPI_TransmitReceive+0x9c>
  {
    errorcode = HAL_ERROR;
 8008b54:	2301      	movs	r3, #1
 8008b56:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8008b5a:	e151      	b.n	8008e00 <HAL_SPI_TransmitReceive+0x340>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8008b5c:	68fb      	ldr	r3, [r7, #12]
 8008b5e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8008b62:	b2db      	uxtb	r3, r3
 8008b64:	2b04      	cmp	r3, #4
 8008b66:	d003      	beq.n	8008b70 <HAL_SPI_TransmitReceive+0xb0>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8008b68:	68fb      	ldr	r3, [r7, #12]
 8008b6a:	2205      	movs	r2, #5
 8008b6c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8008b70:	68fb      	ldr	r3, [r7, #12]
 8008b72:	2200      	movs	r2, #0
 8008b74:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8008b76:	68fb      	ldr	r3, [r7, #12]
 8008b78:	687a      	ldr	r2, [r7, #4]
 8008b7a:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8008b7c:	68fb      	ldr	r3, [r7, #12]
 8008b7e:	887a      	ldrh	r2, [r7, #2]
 8008b80:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8008b82:	68fb      	ldr	r3, [r7, #12]
 8008b84:	887a      	ldrh	r2, [r7, #2]
 8008b86:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8008b88:	68fb      	ldr	r3, [r7, #12]
 8008b8a:	68ba      	ldr	r2, [r7, #8]
 8008b8c:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8008b8e:	68fb      	ldr	r3, [r7, #12]
 8008b90:	887a      	ldrh	r2, [r7, #2]
 8008b92:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8008b94:	68fb      	ldr	r3, [r7, #12]
 8008b96:	887a      	ldrh	r2, [r7, #2]
 8008b98:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8008b9a:	68fb      	ldr	r3, [r7, #12]
 8008b9c:	2200      	movs	r2, #0
 8008b9e:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8008ba0:	68fb      	ldr	r3, [r7, #12]
 8008ba2:	2200      	movs	r2, #0
 8008ba4:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8008ba6:	68fb      	ldr	r3, [r7, #12]
 8008ba8:	681b      	ldr	r3, [r3, #0]
 8008baa:	681b      	ldr	r3, [r3, #0]
 8008bac:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008bb0:	2b40      	cmp	r3, #64	; 0x40
 8008bb2:	d007      	beq.n	8008bc4 <HAL_SPI_TransmitReceive+0x104>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8008bb4:	68fb      	ldr	r3, [r7, #12]
 8008bb6:	681b      	ldr	r3, [r3, #0]
 8008bb8:	681a      	ldr	r2, [r3, #0]
 8008bba:	68fb      	ldr	r3, [r7, #12]
 8008bbc:	681b      	ldr	r3, [r3, #0]
 8008bbe:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8008bc2:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8008bc4:	68fb      	ldr	r3, [r7, #12]
 8008bc6:	68db      	ldr	r3, [r3, #12]
 8008bc8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8008bcc:	d178      	bne.n	8008cc0 <HAL_SPI_TransmitReceive+0x200>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8008bce:	68fb      	ldr	r3, [r7, #12]
 8008bd0:	685b      	ldr	r3, [r3, #4]
 8008bd2:	2b00      	cmp	r3, #0
 8008bd4:	d002      	beq.n	8008bdc <HAL_SPI_TransmitReceive+0x11c>
 8008bd6:	8b7b      	ldrh	r3, [r7, #26]
 8008bd8:	2b01      	cmp	r3, #1
 8008bda:	d166      	bne.n	8008caa <HAL_SPI_TransmitReceive+0x1ea>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8008bdc:	68fb      	ldr	r3, [r7, #12]
 8008bde:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008be0:	881a      	ldrh	r2, [r3, #0]
 8008be2:	68fb      	ldr	r3, [r7, #12]
 8008be4:	681b      	ldr	r3, [r3, #0]
 8008be6:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8008be8:	68fb      	ldr	r3, [r7, #12]
 8008bea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008bec:	1c9a      	adds	r2, r3, #2
 8008bee:	68fb      	ldr	r3, [r7, #12]
 8008bf0:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8008bf2:	68fb      	ldr	r3, [r7, #12]
 8008bf4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8008bf6:	b29b      	uxth	r3, r3
 8008bf8:	3b01      	subs	r3, #1
 8008bfa:	b29a      	uxth	r2, r3
 8008bfc:	68fb      	ldr	r3, [r7, #12]
 8008bfe:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8008c00:	e053      	b.n	8008caa <HAL_SPI_TransmitReceive+0x1ea>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8008c02:	68fb      	ldr	r3, [r7, #12]
 8008c04:	681b      	ldr	r3, [r3, #0]
 8008c06:	689b      	ldr	r3, [r3, #8]
 8008c08:	f003 0302 	and.w	r3, r3, #2
 8008c0c:	2b02      	cmp	r3, #2
 8008c0e:	d11b      	bne.n	8008c48 <HAL_SPI_TransmitReceive+0x188>
 8008c10:	68fb      	ldr	r3, [r7, #12]
 8008c12:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8008c14:	b29b      	uxth	r3, r3
 8008c16:	2b00      	cmp	r3, #0
 8008c18:	d016      	beq.n	8008c48 <HAL_SPI_TransmitReceive+0x188>
 8008c1a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008c1c:	2b01      	cmp	r3, #1
 8008c1e:	d113      	bne.n	8008c48 <HAL_SPI_TransmitReceive+0x188>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8008c20:	68fb      	ldr	r3, [r7, #12]
 8008c22:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008c24:	881a      	ldrh	r2, [r3, #0]
 8008c26:	68fb      	ldr	r3, [r7, #12]
 8008c28:	681b      	ldr	r3, [r3, #0]
 8008c2a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8008c2c:	68fb      	ldr	r3, [r7, #12]
 8008c2e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008c30:	1c9a      	adds	r2, r3, #2
 8008c32:	68fb      	ldr	r3, [r7, #12]
 8008c34:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8008c36:	68fb      	ldr	r3, [r7, #12]
 8008c38:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8008c3a:	b29b      	uxth	r3, r3
 8008c3c:	3b01      	subs	r3, #1
 8008c3e:	b29a      	uxth	r2, r3
 8008c40:	68fb      	ldr	r3, [r7, #12]
 8008c42:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8008c44:	2300      	movs	r3, #0
 8008c46:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8008c48:	68fb      	ldr	r3, [r7, #12]
 8008c4a:	681b      	ldr	r3, [r3, #0]
 8008c4c:	689b      	ldr	r3, [r3, #8]
 8008c4e:	f003 0301 	and.w	r3, r3, #1
 8008c52:	2b01      	cmp	r3, #1
 8008c54:	d119      	bne.n	8008c8a <HAL_SPI_TransmitReceive+0x1ca>
 8008c56:	68fb      	ldr	r3, [r7, #12]
 8008c58:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008c5a:	b29b      	uxth	r3, r3
 8008c5c:	2b00      	cmp	r3, #0
 8008c5e:	d014      	beq.n	8008c8a <HAL_SPI_TransmitReceive+0x1ca>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8008c60:	68fb      	ldr	r3, [r7, #12]
 8008c62:	681b      	ldr	r3, [r3, #0]
 8008c64:	68da      	ldr	r2, [r3, #12]
 8008c66:	68fb      	ldr	r3, [r7, #12]
 8008c68:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008c6a:	b292      	uxth	r2, r2
 8008c6c:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8008c6e:	68fb      	ldr	r3, [r7, #12]
 8008c70:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008c72:	1c9a      	adds	r2, r3, #2
 8008c74:	68fb      	ldr	r3, [r7, #12]
 8008c76:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8008c78:	68fb      	ldr	r3, [r7, #12]
 8008c7a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008c7c:	b29b      	uxth	r3, r3
 8008c7e:	3b01      	subs	r3, #1
 8008c80:	b29a      	uxth	r2, r3
 8008c82:	68fb      	ldr	r3, [r7, #12]
 8008c84:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8008c86:	2301      	movs	r3, #1
 8008c88:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8008c8a:	f7fa f915 	bl	8002eb8 <HAL_GetTick>
 8008c8e:	4602      	mov	r2, r0
 8008c90:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008c92:	1ad3      	subs	r3, r2, r3
 8008c94:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8008c96:	429a      	cmp	r2, r3
 8008c98:	d807      	bhi.n	8008caa <HAL_SPI_TransmitReceive+0x1ea>
 8008c9a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008c9c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008ca0:	d003      	beq.n	8008caa <HAL_SPI_TransmitReceive+0x1ea>
      {
        errorcode = HAL_TIMEOUT;
 8008ca2:	2303      	movs	r3, #3
 8008ca4:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8008ca8:	e0aa      	b.n	8008e00 <HAL_SPI_TransmitReceive+0x340>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8008caa:	68fb      	ldr	r3, [r7, #12]
 8008cac:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8008cae:	b29b      	uxth	r3, r3
 8008cb0:	2b00      	cmp	r3, #0
 8008cb2:	d1a6      	bne.n	8008c02 <HAL_SPI_TransmitReceive+0x142>
 8008cb4:	68fb      	ldr	r3, [r7, #12]
 8008cb6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008cb8:	b29b      	uxth	r3, r3
 8008cba:	2b00      	cmp	r3, #0
 8008cbc:	d1a1      	bne.n	8008c02 <HAL_SPI_TransmitReceive+0x142>
 8008cbe:	e07f      	b.n	8008dc0 <HAL_SPI_TransmitReceive+0x300>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8008cc0:	68fb      	ldr	r3, [r7, #12]
 8008cc2:	685b      	ldr	r3, [r3, #4]
 8008cc4:	2b00      	cmp	r3, #0
 8008cc6:	d002      	beq.n	8008cce <HAL_SPI_TransmitReceive+0x20e>
 8008cc8:	8b7b      	ldrh	r3, [r7, #26]
 8008cca:	2b01      	cmp	r3, #1
 8008ccc:	d16e      	bne.n	8008dac <HAL_SPI_TransmitReceive+0x2ec>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8008cce:	68fb      	ldr	r3, [r7, #12]
 8008cd0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8008cd2:	68fb      	ldr	r3, [r7, #12]
 8008cd4:	681b      	ldr	r3, [r3, #0]
 8008cd6:	330c      	adds	r3, #12
 8008cd8:	7812      	ldrb	r2, [r2, #0]
 8008cda:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8008cdc:	68fb      	ldr	r3, [r7, #12]
 8008cde:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008ce0:	1c5a      	adds	r2, r3, #1
 8008ce2:	68fb      	ldr	r3, [r7, #12]
 8008ce4:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8008ce6:	68fb      	ldr	r3, [r7, #12]
 8008ce8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8008cea:	b29b      	uxth	r3, r3
 8008cec:	3b01      	subs	r3, #1
 8008cee:	b29a      	uxth	r2, r3
 8008cf0:	68fb      	ldr	r3, [r7, #12]
 8008cf2:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8008cf4:	e05a      	b.n	8008dac <HAL_SPI_TransmitReceive+0x2ec>
 8008cf6:	bf00      	nop
 8008cf8:	0800bef0 	.word	0x0800bef0
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8008cfc:	68fb      	ldr	r3, [r7, #12]
 8008cfe:	681b      	ldr	r3, [r3, #0]
 8008d00:	689b      	ldr	r3, [r3, #8]
 8008d02:	f003 0302 	and.w	r3, r3, #2
 8008d06:	2b02      	cmp	r3, #2
 8008d08:	d11c      	bne.n	8008d44 <HAL_SPI_TransmitReceive+0x284>
 8008d0a:	68fb      	ldr	r3, [r7, #12]
 8008d0c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8008d0e:	b29b      	uxth	r3, r3
 8008d10:	2b00      	cmp	r3, #0
 8008d12:	d017      	beq.n	8008d44 <HAL_SPI_TransmitReceive+0x284>
 8008d14:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008d16:	2b01      	cmp	r3, #1
 8008d18:	d114      	bne.n	8008d44 <HAL_SPI_TransmitReceive+0x284>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8008d1a:	68fb      	ldr	r3, [r7, #12]
 8008d1c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8008d1e:	68fb      	ldr	r3, [r7, #12]
 8008d20:	681b      	ldr	r3, [r3, #0]
 8008d22:	330c      	adds	r3, #12
 8008d24:	7812      	ldrb	r2, [r2, #0]
 8008d26:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8008d28:	68fb      	ldr	r3, [r7, #12]
 8008d2a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008d2c:	1c5a      	adds	r2, r3, #1
 8008d2e:	68fb      	ldr	r3, [r7, #12]
 8008d30:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8008d32:	68fb      	ldr	r3, [r7, #12]
 8008d34:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8008d36:	b29b      	uxth	r3, r3
 8008d38:	3b01      	subs	r3, #1
 8008d3a:	b29a      	uxth	r2, r3
 8008d3c:	68fb      	ldr	r3, [r7, #12]
 8008d3e:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8008d40:	2300      	movs	r3, #0
 8008d42:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8008d44:	68fb      	ldr	r3, [r7, #12]
 8008d46:	681b      	ldr	r3, [r3, #0]
 8008d48:	689b      	ldr	r3, [r3, #8]
 8008d4a:	f003 0301 	and.w	r3, r3, #1
 8008d4e:	2b01      	cmp	r3, #1
 8008d50:	d119      	bne.n	8008d86 <HAL_SPI_TransmitReceive+0x2c6>
 8008d52:	68fb      	ldr	r3, [r7, #12]
 8008d54:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008d56:	b29b      	uxth	r3, r3
 8008d58:	2b00      	cmp	r3, #0
 8008d5a:	d014      	beq.n	8008d86 <HAL_SPI_TransmitReceive+0x2c6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8008d5c:	68fb      	ldr	r3, [r7, #12]
 8008d5e:	681b      	ldr	r3, [r3, #0]
 8008d60:	68da      	ldr	r2, [r3, #12]
 8008d62:	68fb      	ldr	r3, [r7, #12]
 8008d64:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008d66:	b2d2      	uxtb	r2, r2
 8008d68:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8008d6a:	68fb      	ldr	r3, [r7, #12]
 8008d6c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008d6e:	1c5a      	adds	r2, r3, #1
 8008d70:	68fb      	ldr	r3, [r7, #12]
 8008d72:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8008d74:	68fb      	ldr	r3, [r7, #12]
 8008d76:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008d78:	b29b      	uxth	r3, r3
 8008d7a:	3b01      	subs	r3, #1
 8008d7c:	b29a      	uxth	r2, r3
 8008d7e:	68fb      	ldr	r3, [r7, #12]
 8008d80:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8008d82:	2301      	movs	r3, #1
 8008d84:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8008d86:	f7fa f897 	bl	8002eb8 <HAL_GetTick>
 8008d8a:	4602      	mov	r2, r0
 8008d8c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008d8e:	1ad3      	subs	r3, r2, r3
 8008d90:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8008d92:	429a      	cmp	r2, r3
 8008d94:	d803      	bhi.n	8008d9e <HAL_SPI_TransmitReceive+0x2de>
 8008d96:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008d98:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008d9c:	d102      	bne.n	8008da4 <HAL_SPI_TransmitReceive+0x2e4>
 8008d9e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008da0:	2b00      	cmp	r3, #0
 8008da2:	d103      	bne.n	8008dac <HAL_SPI_TransmitReceive+0x2ec>
      {
        errorcode = HAL_TIMEOUT;
 8008da4:	2303      	movs	r3, #3
 8008da6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8008daa:	e029      	b.n	8008e00 <HAL_SPI_TransmitReceive+0x340>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8008dac:	68fb      	ldr	r3, [r7, #12]
 8008dae:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8008db0:	b29b      	uxth	r3, r3
 8008db2:	2b00      	cmp	r3, #0
 8008db4:	d1a2      	bne.n	8008cfc <HAL_SPI_TransmitReceive+0x23c>
 8008db6:	68fb      	ldr	r3, [r7, #12]
 8008db8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008dba:	b29b      	uxth	r3, r3
 8008dbc:	2b00      	cmp	r3, #0
 8008dbe:	d19d      	bne.n	8008cfc <HAL_SPI_TransmitReceive+0x23c>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8008dc0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008dc2:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8008dc4:	68f8      	ldr	r0, [r7, #12]
 8008dc6:	f000 fa17 	bl	80091f8 <SPI_EndRxTxTransaction>
 8008dca:	4603      	mov	r3, r0
 8008dcc:	2b00      	cmp	r3, #0
 8008dce:	d006      	beq.n	8008dde <HAL_SPI_TransmitReceive+0x31e>
  {
    errorcode = HAL_ERROR;
 8008dd0:	2301      	movs	r3, #1
 8008dd2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8008dd6:	68fb      	ldr	r3, [r7, #12]
 8008dd8:	2220      	movs	r2, #32
 8008dda:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8008ddc:	e010      	b.n	8008e00 <HAL_SPI_TransmitReceive+0x340>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8008dde:	68fb      	ldr	r3, [r7, #12]
 8008de0:	689b      	ldr	r3, [r3, #8]
 8008de2:	2b00      	cmp	r3, #0
 8008de4:	d10b      	bne.n	8008dfe <HAL_SPI_TransmitReceive+0x33e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8008de6:	2300      	movs	r3, #0
 8008de8:	617b      	str	r3, [r7, #20]
 8008dea:	68fb      	ldr	r3, [r7, #12]
 8008dec:	681b      	ldr	r3, [r3, #0]
 8008dee:	68db      	ldr	r3, [r3, #12]
 8008df0:	617b      	str	r3, [r7, #20]
 8008df2:	68fb      	ldr	r3, [r7, #12]
 8008df4:	681b      	ldr	r3, [r3, #0]
 8008df6:	689b      	ldr	r3, [r3, #8]
 8008df8:	617b      	str	r3, [r7, #20]
 8008dfa:	697b      	ldr	r3, [r7, #20]
 8008dfc:	e000      	b.n	8008e00 <HAL_SPI_TransmitReceive+0x340>
  }

error :
 8008dfe:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8008e00:	68fb      	ldr	r3, [r7, #12]
 8008e02:	2201      	movs	r2, #1
 8008e04:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8008e08:	68fb      	ldr	r3, [r7, #12]
 8008e0a:	2200      	movs	r2, #0
 8008e0c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8008e10:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 8008e14:	4618      	mov	r0, r3
 8008e16:	3730      	adds	r7, #48	; 0x30
 8008e18:	46bd      	mov	sp, r7
 8008e1a:	bd80      	pop	{r7, pc}

08008e1c <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8008e1c:	b580      	push	{r7, lr}
 8008e1e:	b088      	sub	sp, #32
 8008e20:	af00      	add	r7, sp, #0
 8008e22:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 8008e24:	687b      	ldr	r3, [r7, #4]
 8008e26:	681b      	ldr	r3, [r3, #0]
 8008e28:	685b      	ldr	r3, [r3, #4]
 8008e2a:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 8008e2c:	687b      	ldr	r3, [r7, #4]
 8008e2e:	681b      	ldr	r3, [r3, #0]
 8008e30:	689b      	ldr	r3, [r3, #8]
 8008e32:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8008e34:	69bb      	ldr	r3, [r7, #24]
 8008e36:	099b      	lsrs	r3, r3, #6
 8008e38:	f003 0301 	and.w	r3, r3, #1
 8008e3c:	2b00      	cmp	r3, #0
 8008e3e:	d10f      	bne.n	8008e60 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8008e40:	69bb      	ldr	r3, [r7, #24]
 8008e42:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8008e46:	2b00      	cmp	r3, #0
 8008e48:	d00a      	beq.n	8008e60 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8008e4a:	69fb      	ldr	r3, [r7, #28]
 8008e4c:	099b      	lsrs	r3, r3, #6
 8008e4e:	f003 0301 	and.w	r3, r3, #1
 8008e52:	2b00      	cmp	r3, #0
 8008e54:	d004      	beq.n	8008e60 <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 8008e56:	687b      	ldr	r3, [r7, #4]
 8008e58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008e5a:	6878      	ldr	r0, [r7, #4]
 8008e5c:	4798      	blx	r3
    return;
 8008e5e:	e0d8      	b.n	8009012 <HAL_SPI_IRQHandler+0x1f6>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8008e60:	69bb      	ldr	r3, [r7, #24]
 8008e62:	085b      	lsrs	r3, r3, #1
 8008e64:	f003 0301 	and.w	r3, r3, #1
 8008e68:	2b00      	cmp	r3, #0
 8008e6a:	d00a      	beq.n	8008e82 <HAL_SPI_IRQHandler+0x66>
 8008e6c:	69fb      	ldr	r3, [r7, #28]
 8008e6e:	09db      	lsrs	r3, r3, #7
 8008e70:	f003 0301 	and.w	r3, r3, #1
 8008e74:	2b00      	cmp	r3, #0
 8008e76:	d004      	beq.n	8008e82 <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 8008e78:	687b      	ldr	r3, [r7, #4]
 8008e7a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008e7c:	6878      	ldr	r0, [r7, #4]
 8008e7e:	4798      	blx	r3
    return;
 8008e80:	e0c7      	b.n	8009012 <HAL_SPI_IRQHandler+0x1f6>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8008e82:	69bb      	ldr	r3, [r7, #24]
 8008e84:	095b      	lsrs	r3, r3, #5
 8008e86:	f003 0301 	and.w	r3, r3, #1
 8008e8a:	2b00      	cmp	r3, #0
 8008e8c:	d10c      	bne.n	8008ea8 <HAL_SPI_IRQHandler+0x8c>
 8008e8e:	69bb      	ldr	r3, [r7, #24]
 8008e90:	099b      	lsrs	r3, r3, #6
 8008e92:	f003 0301 	and.w	r3, r3, #1
 8008e96:	2b00      	cmp	r3, #0
 8008e98:	d106      	bne.n	8008ea8 <HAL_SPI_IRQHandler+0x8c>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 8008e9a:	69bb      	ldr	r3, [r7, #24]
 8008e9c:	0a1b      	lsrs	r3, r3, #8
 8008e9e:	f003 0301 	and.w	r3, r3, #1
 8008ea2:	2b00      	cmp	r3, #0
 8008ea4:	f000 80b5 	beq.w	8009012 <HAL_SPI_IRQHandler+0x1f6>
 8008ea8:	69fb      	ldr	r3, [r7, #28]
 8008eaa:	095b      	lsrs	r3, r3, #5
 8008eac:	f003 0301 	and.w	r3, r3, #1
 8008eb0:	2b00      	cmp	r3, #0
 8008eb2:	f000 80ae 	beq.w	8009012 <HAL_SPI_IRQHandler+0x1f6>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8008eb6:	69bb      	ldr	r3, [r7, #24]
 8008eb8:	099b      	lsrs	r3, r3, #6
 8008eba:	f003 0301 	and.w	r3, r3, #1
 8008ebe:	2b00      	cmp	r3, #0
 8008ec0:	d023      	beq.n	8008f0a <HAL_SPI_IRQHandler+0xee>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8008ec2:	687b      	ldr	r3, [r7, #4]
 8008ec4:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8008ec8:	b2db      	uxtb	r3, r3
 8008eca:	2b03      	cmp	r3, #3
 8008ecc:	d011      	beq.n	8008ef2 <HAL_SPI_IRQHandler+0xd6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8008ece:	687b      	ldr	r3, [r7, #4]
 8008ed0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008ed2:	f043 0204 	orr.w	r2, r3, #4
 8008ed6:	687b      	ldr	r3, [r7, #4]
 8008ed8:	655a      	str	r2, [r3, #84]	; 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8008eda:	2300      	movs	r3, #0
 8008edc:	617b      	str	r3, [r7, #20]
 8008ede:	687b      	ldr	r3, [r7, #4]
 8008ee0:	681b      	ldr	r3, [r3, #0]
 8008ee2:	68db      	ldr	r3, [r3, #12]
 8008ee4:	617b      	str	r3, [r7, #20]
 8008ee6:	687b      	ldr	r3, [r7, #4]
 8008ee8:	681b      	ldr	r3, [r3, #0]
 8008eea:	689b      	ldr	r3, [r3, #8]
 8008eec:	617b      	str	r3, [r7, #20]
 8008eee:	697b      	ldr	r3, [r7, #20]
 8008ef0:	e00b      	b.n	8008f0a <HAL_SPI_IRQHandler+0xee>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8008ef2:	2300      	movs	r3, #0
 8008ef4:	613b      	str	r3, [r7, #16]
 8008ef6:	687b      	ldr	r3, [r7, #4]
 8008ef8:	681b      	ldr	r3, [r3, #0]
 8008efa:	68db      	ldr	r3, [r3, #12]
 8008efc:	613b      	str	r3, [r7, #16]
 8008efe:	687b      	ldr	r3, [r7, #4]
 8008f00:	681b      	ldr	r3, [r3, #0]
 8008f02:	689b      	ldr	r3, [r3, #8]
 8008f04:	613b      	str	r3, [r7, #16]
 8008f06:	693b      	ldr	r3, [r7, #16]
        return;
 8008f08:	e083      	b.n	8009012 <HAL_SPI_IRQHandler+0x1f6>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 8008f0a:	69bb      	ldr	r3, [r7, #24]
 8008f0c:	095b      	lsrs	r3, r3, #5
 8008f0e:	f003 0301 	and.w	r3, r3, #1
 8008f12:	2b00      	cmp	r3, #0
 8008f14:	d014      	beq.n	8008f40 <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8008f16:	687b      	ldr	r3, [r7, #4]
 8008f18:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008f1a:	f043 0201 	orr.w	r2, r3, #1
 8008f1e:	687b      	ldr	r3, [r7, #4]
 8008f20:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8008f22:	2300      	movs	r3, #0
 8008f24:	60fb      	str	r3, [r7, #12]
 8008f26:	687b      	ldr	r3, [r7, #4]
 8008f28:	681b      	ldr	r3, [r3, #0]
 8008f2a:	689b      	ldr	r3, [r3, #8]
 8008f2c:	60fb      	str	r3, [r7, #12]
 8008f2e:	687b      	ldr	r3, [r7, #4]
 8008f30:	681b      	ldr	r3, [r3, #0]
 8008f32:	681a      	ldr	r2, [r3, #0]
 8008f34:	687b      	ldr	r3, [r7, #4]
 8008f36:	681b      	ldr	r3, [r3, #0]
 8008f38:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008f3c:	601a      	str	r2, [r3, #0]
 8008f3e:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 8008f40:	69bb      	ldr	r3, [r7, #24]
 8008f42:	0a1b      	lsrs	r3, r3, #8
 8008f44:	f003 0301 	and.w	r3, r3, #1
 8008f48:	2b00      	cmp	r3, #0
 8008f4a:	d00c      	beq.n	8008f66 <HAL_SPI_IRQHandler+0x14a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8008f4c:	687b      	ldr	r3, [r7, #4]
 8008f4e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008f50:	f043 0208 	orr.w	r2, r3, #8
 8008f54:	687b      	ldr	r3, [r7, #4]
 8008f56:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 8008f58:	2300      	movs	r3, #0
 8008f5a:	60bb      	str	r3, [r7, #8]
 8008f5c:	687b      	ldr	r3, [r7, #4]
 8008f5e:	681b      	ldr	r3, [r3, #0]
 8008f60:	689b      	ldr	r3, [r3, #8]
 8008f62:	60bb      	str	r3, [r7, #8]
 8008f64:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8008f66:	687b      	ldr	r3, [r7, #4]
 8008f68:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008f6a:	2b00      	cmp	r3, #0
 8008f6c:	d050      	beq.n	8009010 <HAL_SPI_IRQHandler+0x1f4>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 8008f6e:	687b      	ldr	r3, [r7, #4]
 8008f70:	681b      	ldr	r3, [r3, #0]
 8008f72:	685a      	ldr	r2, [r3, #4]
 8008f74:	687b      	ldr	r3, [r7, #4]
 8008f76:	681b      	ldr	r3, [r3, #0]
 8008f78:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8008f7c:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 8008f7e:	687b      	ldr	r3, [r7, #4]
 8008f80:	2201      	movs	r2, #1
 8008f82:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 8008f86:	69fb      	ldr	r3, [r7, #28]
 8008f88:	f003 0302 	and.w	r3, r3, #2
 8008f8c:	2b00      	cmp	r3, #0
 8008f8e:	d104      	bne.n	8008f9a <HAL_SPI_IRQHandler+0x17e>
 8008f90:	69fb      	ldr	r3, [r7, #28]
 8008f92:	f003 0301 	and.w	r3, r3, #1
 8008f96:	2b00      	cmp	r3, #0
 8008f98:	d034      	beq.n	8009004 <HAL_SPI_IRQHandler+0x1e8>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8008f9a:	687b      	ldr	r3, [r7, #4]
 8008f9c:	681b      	ldr	r3, [r3, #0]
 8008f9e:	685a      	ldr	r2, [r3, #4]
 8008fa0:	687b      	ldr	r3, [r7, #4]
 8008fa2:	681b      	ldr	r3, [r3, #0]
 8008fa4:	f022 0203 	bic.w	r2, r2, #3
 8008fa8:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 8008faa:	687b      	ldr	r3, [r7, #4]
 8008fac:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008fae:	2b00      	cmp	r3, #0
 8008fb0:	d011      	beq.n	8008fd6 <HAL_SPI_IRQHandler+0x1ba>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8008fb2:	687b      	ldr	r3, [r7, #4]
 8008fb4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008fb6:	4a18      	ldr	r2, [pc, #96]	; (8009018 <HAL_SPI_IRQHandler+0x1fc>)
 8008fb8:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 8008fba:	687b      	ldr	r3, [r7, #4]
 8008fbc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008fbe:	4618      	mov	r0, r3
 8008fc0:	f7fb ff3e 	bl	8004e40 <HAL_DMA_Abort_IT>
 8008fc4:	4603      	mov	r3, r0
 8008fc6:	2b00      	cmp	r3, #0
 8008fc8:	d005      	beq.n	8008fd6 <HAL_SPI_IRQHandler+0x1ba>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8008fca:	687b      	ldr	r3, [r7, #4]
 8008fcc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008fce:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8008fd2:	687b      	ldr	r3, [r7, #4]
 8008fd4:	655a      	str	r2, [r3, #84]	; 0x54
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 8008fd6:	687b      	ldr	r3, [r7, #4]
 8008fd8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8008fda:	2b00      	cmp	r3, #0
 8008fdc:	d017      	beq.n	800900e <HAL_SPI_IRQHandler+0x1f2>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8008fde:	687b      	ldr	r3, [r7, #4]
 8008fe0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8008fe2:	4a0d      	ldr	r2, [pc, #52]	; (8009018 <HAL_SPI_IRQHandler+0x1fc>)
 8008fe4:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 8008fe6:	687b      	ldr	r3, [r7, #4]
 8008fe8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8008fea:	4618      	mov	r0, r3
 8008fec:	f7fb ff28 	bl	8004e40 <HAL_DMA_Abort_IT>
 8008ff0:	4603      	mov	r3, r0
 8008ff2:	2b00      	cmp	r3, #0
 8008ff4:	d00b      	beq.n	800900e <HAL_SPI_IRQHandler+0x1f2>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8008ff6:	687b      	ldr	r3, [r7, #4]
 8008ff8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008ffa:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8008ffe:	687b      	ldr	r3, [r7, #4]
 8009000:	655a      	str	r2, [r3, #84]	; 0x54
        if (hspi->hdmatx != NULL)
 8009002:	e004      	b.n	800900e <HAL_SPI_IRQHandler+0x1f2>
      }
      else
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
 8009004:	687b      	ldr	r3, [r7, #4]
 8009006:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009008:	6878      	ldr	r0, [r7, #4]
 800900a:	4798      	blx	r3
#else
        HAL_SPI_ErrorCallback(hspi);
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 800900c:	e000      	b.n	8009010 <HAL_SPI_IRQHandler+0x1f4>
        if (hspi->hdmatx != NULL)
 800900e:	bf00      	nop
    return;
 8009010:	bf00      	nop
  }
}
 8009012:	3720      	adds	r7, #32
 8009014:	46bd      	mov	sp, r7
 8009016:	bd80      	pop	{r7, pc}
 8009018:	080090bd 	.word	0x080090bd

0800901c <HAL_SPI_TxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi)
{
 800901c:	b480      	push	{r7}
 800901e:	b083      	sub	sp, #12
 8009020:	af00      	add	r7, sp, #0
 8009022:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxCpltCallback should be implemented in the user file
   */
}
 8009024:	bf00      	nop
 8009026:	370c      	adds	r7, #12
 8009028:	46bd      	mov	sp, r7
 800902a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800902e:	4770      	bx	lr

08009030 <HAL_SPI_RxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8009030:	b480      	push	{r7}
 8009032:	b083      	sub	sp, #12
 8009034:	af00      	add	r7, sp, #0
 8009036:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxCpltCallback should be implemented in the user file
   */
}
 8009038:	bf00      	nop
 800903a:	370c      	adds	r7, #12
 800903c:	46bd      	mov	sp, r7
 800903e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009042:	4770      	bx	lr

08009044 <HAL_SPI_TxRxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8009044:	b480      	push	{r7}
 8009046:	b083      	sub	sp, #12
 8009048:	af00      	add	r7, sp, #0
 800904a:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxCpltCallback should be implemented in the user file
   */
}
 800904c:	bf00      	nop
 800904e:	370c      	adds	r7, #12
 8009050:	46bd      	mov	sp, r7
 8009052:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009056:	4770      	bx	lr

08009058 <HAL_SPI_TxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 8009058:	b480      	push	{r7}
 800905a:	b083      	sub	sp, #12
 800905c:	af00      	add	r7, sp, #0
 800905e:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxHalfCpltCallback should be implemented in the user file
   */
}
 8009060:	bf00      	nop
 8009062:	370c      	adds	r7, #12
 8009064:	46bd      	mov	sp, r7
 8009066:	f85d 7b04 	ldr.w	r7, [sp], #4
 800906a:	4770      	bx	lr

0800906c <HAL_SPI_RxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 800906c:	b480      	push	{r7}
 800906e:	b083      	sub	sp, #12
 8009070:	af00      	add	r7, sp, #0
 8009072:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxHalfCpltCallback() should be implemented in the user file
   */
}
 8009074:	bf00      	nop
 8009076:	370c      	adds	r7, #12
 8009078:	46bd      	mov	sp, r7
 800907a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800907e:	4770      	bx	lr

08009080 <HAL_SPI_TxRxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 8009080:	b480      	push	{r7}
 8009082:	b083      	sub	sp, #12
 8009084:	af00      	add	r7, sp, #0
 8009086:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxHalfCpltCallback() should be implemented in the user file
   */
}
 8009088:	bf00      	nop
 800908a:	370c      	adds	r7, #12
 800908c:	46bd      	mov	sp, r7
 800908e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009092:	4770      	bx	lr

08009094 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8009094:	b480      	push	{r7}
 8009096:	b083      	sub	sp, #12
 8009098:	af00      	add	r7, sp, #0
 800909a:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 800909c:	bf00      	nop
 800909e:	370c      	adds	r7, #12
 80090a0:	46bd      	mov	sp, r7
 80090a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090a6:	4770      	bx	lr

080090a8 <HAL_SPI_AbortCpltCallback>:
  * @brief  SPI Abort Complete callback.
  * @param  hspi SPI handle.
  * @retval None
  */
__weak void HAL_SPI_AbortCpltCallback(SPI_HandleTypeDef *hspi)
{
 80090a8:	b480      	push	{r7}
 80090aa:	b083      	sub	sp, #12
 80090ac:	af00      	add	r7, sp, #0
 80090ae:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_AbortCpltCallback can be implemented in the user file.
   */
}
 80090b0:	bf00      	nop
 80090b2:	370c      	adds	r7, #12
 80090b4:	46bd      	mov	sp, r7
 80090b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090ba:	4770      	bx	lr

080090bc <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80090bc:	b580      	push	{r7, lr}
 80090be:	b084      	sub	sp, #16
 80090c0:	af00      	add	r7, sp, #0
 80090c2:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 80090c4:	687b      	ldr	r3, [r7, #4]
 80090c6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80090c8:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 80090ca:	68fb      	ldr	r3, [r7, #12]
 80090cc:	2200      	movs	r2, #0
 80090ce:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferCount = 0U;
 80090d0:	68fb      	ldr	r3, [r7, #12]
 80090d2:	2200      	movs	r2, #0
 80090d4:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
 80090d6:	68fb      	ldr	r3, [r7, #12]
 80090d8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80090da:	68f8      	ldr	r0, [r7, #12]
 80090dc:	4798      	blx	r3
#else
  HAL_SPI_ErrorCallback(hspi);
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80090de:	bf00      	nop
 80090e0:	3710      	adds	r7, #16
 80090e2:	46bd      	mov	sp, r7
 80090e4:	bd80      	pop	{r7, pc}
	...

080090e8 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80090e8:	b580      	push	{r7, lr}
 80090ea:	b088      	sub	sp, #32
 80090ec:	af00      	add	r7, sp, #0
 80090ee:	60f8      	str	r0, [r7, #12]
 80090f0:	60b9      	str	r1, [r7, #8]
 80090f2:	603b      	str	r3, [r7, #0]
 80090f4:	4613      	mov	r3, r2
 80090f6:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80090f8:	f7f9 fede 	bl	8002eb8 <HAL_GetTick>
 80090fc:	4602      	mov	r2, r0
 80090fe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009100:	1a9b      	subs	r3, r3, r2
 8009102:	683a      	ldr	r2, [r7, #0]
 8009104:	4413      	add	r3, r2
 8009106:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8009108:	f7f9 fed6 	bl	8002eb8 <HAL_GetTick>
 800910c:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800910e:	4b39      	ldr	r3, [pc, #228]	; (80091f4 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8009110:	681b      	ldr	r3, [r3, #0]
 8009112:	015b      	lsls	r3, r3, #5
 8009114:	0d1b      	lsrs	r3, r3, #20
 8009116:	69fa      	ldr	r2, [r7, #28]
 8009118:	fb02 f303 	mul.w	r3, r2, r3
 800911c:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800911e:	e054      	b.n	80091ca <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8009120:	683b      	ldr	r3, [r7, #0]
 8009122:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009126:	d050      	beq.n	80091ca <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8009128:	f7f9 fec6 	bl	8002eb8 <HAL_GetTick>
 800912c:	4602      	mov	r2, r0
 800912e:	69bb      	ldr	r3, [r7, #24]
 8009130:	1ad3      	subs	r3, r2, r3
 8009132:	69fa      	ldr	r2, [r7, #28]
 8009134:	429a      	cmp	r2, r3
 8009136:	d902      	bls.n	800913e <SPI_WaitFlagStateUntilTimeout+0x56>
 8009138:	69fb      	ldr	r3, [r7, #28]
 800913a:	2b00      	cmp	r3, #0
 800913c:	d13d      	bne.n	80091ba <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800913e:	68fb      	ldr	r3, [r7, #12]
 8009140:	681b      	ldr	r3, [r3, #0]
 8009142:	685a      	ldr	r2, [r3, #4]
 8009144:	68fb      	ldr	r3, [r7, #12]
 8009146:	681b      	ldr	r3, [r3, #0]
 8009148:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800914c:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800914e:	68fb      	ldr	r3, [r7, #12]
 8009150:	685b      	ldr	r3, [r3, #4]
 8009152:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8009156:	d111      	bne.n	800917c <SPI_WaitFlagStateUntilTimeout+0x94>
 8009158:	68fb      	ldr	r3, [r7, #12]
 800915a:	689b      	ldr	r3, [r3, #8]
 800915c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8009160:	d004      	beq.n	800916c <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8009162:	68fb      	ldr	r3, [r7, #12]
 8009164:	689b      	ldr	r3, [r3, #8]
 8009166:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800916a:	d107      	bne.n	800917c <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800916c:	68fb      	ldr	r3, [r7, #12]
 800916e:	681b      	ldr	r3, [r3, #0]
 8009170:	681a      	ldr	r2, [r3, #0]
 8009172:	68fb      	ldr	r3, [r7, #12]
 8009174:	681b      	ldr	r3, [r3, #0]
 8009176:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800917a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800917c:	68fb      	ldr	r3, [r7, #12]
 800917e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009180:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8009184:	d10f      	bne.n	80091a6 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8009186:	68fb      	ldr	r3, [r7, #12]
 8009188:	681b      	ldr	r3, [r3, #0]
 800918a:	681a      	ldr	r2, [r3, #0]
 800918c:	68fb      	ldr	r3, [r7, #12]
 800918e:	681b      	ldr	r3, [r3, #0]
 8009190:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8009194:	601a      	str	r2, [r3, #0]
 8009196:	68fb      	ldr	r3, [r7, #12]
 8009198:	681b      	ldr	r3, [r3, #0]
 800919a:	681a      	ldr	r2, [r3, #0]
 800919c:	68fb      	ldr	r3, [r7, #12]
 800919e:	681b      	ldr	r3, [r3, #0]
 80091a0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80091a4:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80091a6:	68fb      	ldr	r3, [r7, #12]
 80091a8:	2201      	movs	r2, #1
 80091aa:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80091ae:	68fb      	ldr	r3, [r7, #12]
 80091b0:	2200      	movs	r2, #0
 80091b2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 80091b6:	2303      	movs	r3, #3
 80091b8:	e017      	b.n	80091ea <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80091ba:	697b      	ldr	r3, [r7, #20]
 80091bc:	2b00      	cmp	r3, #0
 80091be:	d101      	bne.n	80091c4 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 80091c0:	2300      	movs	r3, #0
 80091c2:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80091c4:	697b      	ldr	r3, [r7, #20]
 80091c6:	3b01      	subs	r3, #1
 80091c8:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80091ca:	68fb      	ldr	r3, [r7, #12]
 80091cc:	681b      	ldr	r3, [r3, #0]
 80091ce:	689a      	ldr	r2, [r3, #8]
 80091d0:	68bb      	ldr	r3, [r7, #8]
 80091d2:	4013      	ands	r3, r2
 80091d4:	68ba      	ldr	r2, [r7, #8]
 80091d6:	429a      	cmp	r2, r3
 80091d8:	bf0c      	ite	eq
 80091da:	2301      	moveq	r3, #1
 80091dc:	2300      	movne	r3, #0
 80091de:	b2db      	uxtb	r3, r3
 80091e0:	461a      	mov	r2, r3
 80091e2:	79fb      	ldrb	r3, [r7, #7]
 80091e4:	429a      	cmp	r2, r3
 80091e6:	d19b      	bne.n	8009120 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 80091e8:	2300      	movs	r3, #0
}
 80091ea:	4618      	mov	r0, r3
 80091ec:	3720      	adds	r7, #32
 80091ee:	46bd      	mov	sp, r7
 80091f0:	bd80      	pop	{r7, pc}
 80091f2:	bf00      	nop
 80091f4:	20000040 	.word	0x20000040

080091f8 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80091f8:	b580      	push	{r7, lr}
 80091fa:	b088      	sub	sp, #32
 80091fc:	af02      	add	r7, sp, #8
 80091fe:	60f8      	str	r0, [r7, #12]
 8009200:	60b9      	str	r1, [r7, #8]
 8009202:	607a      	str	r2, [r7, #4]
  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8009204:	4b1b      	ldr	r3, [pc, #108]	; (8009274 <SPI_EndRxTxTransaction+0x7c>)
 8009206:	681b      	ldr	r3, [r3, #0]
 8009208:	4a1b      	ldr	r2, [pc, #108]	; (8009278 <SPI_EndRxTxTransaction+0x80>)
 800920a:	fba2 2303 	umull	r2, r3, r2, r3
 800920e:	0d5b      	lsrs	r3, r3, #21
 8009210:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8009214:	fb02 f303 	mul.w	r3, r2, r3
 8009218:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800921a:	68fb      	ldr	r3, [r7, #12]
 800921c:	685b      	ldr	r3, [r3, #4]
 800921e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8009222:	d112      	bne.n	800924a <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8009224:	687b      	ldr	r3, [r7, #4]
 8009226:	9300      	str	r3, [sp, #0]
 8009228:	68bb      	ldr	r3, [r7, #8]
 800922a:	2200      	movs	r2, #0
 800922c:	2180      	movs	r1, #128	; 0x80
 800922e:	68f8      	ldr	r0, [r7, #12]
 8009230:	f7ff ff5a 	bl	80090e8 <SPI_WaitFlagStateUntilTimeout>
 8009234:	4603      	mov	r3, r0
 8009236:	2b00      	cmp	r3, #0
 8009238:	d016      	beq.n	8009268 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800923a:	68fb      	ldr	r3, [r7, #12]
 800923c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800923e:	f043 0220 	orr.w	r2, r3, #32
 8009242:	68fb      	ldr	r3, [r7, #12]
 8009244:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8009246:	2303      	movs	r3, #3
 8009248:	e00f      	b.n	800926a <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 800924a:	697b      	ldr	r3, [r7, #20]
 800924c:	2b00      	cmp	r3, #0
 800924e:	d00a      	beq.n	8009266 <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8009250:	697b      	ldr	r3, [r7, #20]
 8009252:	3b01      	subs	r3, #1
 8009254:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8009256:	68fb      	ldr	r3, [r7, #12]
 8009258:	681b      	ldr	r3, [r3, #0]
 800925a:	689b      	ldr	r3, [r3, #8]
 800925c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009260:	2b80      	cmp	r3, #128	; 0x80
 8009262:	d0f2      	beq.n	800924a <SPI_EndRxTxTransaction+0x52>
 8009264:	e000      	b.n	8009268 <SPI_EndRxTxTransaction+0x70>
        break;
 8009266:	bf00      	nop
  }

  return HAL_OK;
 8009268:	2300      	movs	r3, #0
}
 800926a:	4618      	mov	r0, r3
 800926c:	3718      	adds	r7, #24
 800926e:	46bd      	mov	sp, r7
 8009270:	bd80      	pop	{r7, pc}
 8009272:	bf00      	nop
 8009274:	20000040 	.word	0x20000040
 8009278:	165e9f81 	.word	0x165e9f81

0800927c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800927c:	b580      	push	{r7, lr}
 800927e:	b082      	sub	sp, #8
 8009280:	af00      	add	r7, sp, #0
 8009282:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8009284:	687b      	ldr	r3, [r7, #4]
 8009286:	2b00      	cmp	r3, #0
 8009288:	d101      	bne.n	800928e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800928a:	2301      	movs	r3, #1
 800928c:	e0c5      	b.n	800941a <HAL_TIM_Base_Init+0x19e>
  }

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 800928e:	687b      	ldr	r3, [r7, #4]
 8009290:	681b      	ldr	r3, [r3, #0]
 8009292:	4a64      	ldr	r2, [pc, #400]	; (8009424 <HAL_TIM_Base_Init+0x1a8>)
 8009294:	4293      	cmp	r3, r2
 8009296:	d045      	beq.n	8009324 <HAL_TIM_Base_Init+0xa8>
 8009298:	687b      	ldr	r3, [r7, #4]
 800929a:	681b      	ldr	r3, [r3, #0]
 800929c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80092a0:	d040      	beq.n	8009324 <HAL_TIM_Base_Init+0xa8>
 80092a2:	687b      	ldr	r3, [r7, #4]
 80092a4:	681b      	ldr	r3, [r3, #0]
 80092a6:	4a60      	ldr	r2, [pc, #384]	; (8009428 <HAL_TIM_Base_Init+0x1ac>)
 80092a8:	4293      	cmp	r3, r2
 80092aa:	d03b      	beq.n	8009324 <HAL_TIM_Base_Init+0xa8>
 80092ac:	687b      	ldr	r3, [r7, #4]
 80092ae:	681b      	ldr	r3, [r3, #0]
 80092b0:	4a5e      	ldr	r2, [pc, #376]	; (800942c <HAL_TIM_Base_Init+0x1b0>)
 80092b2:	4293      	cmp	r3, r2
 80092b4:	d036      	beq.n	8009324 <HAL_TIM_Base_Init+0xa8>
 80092b6:	687b      	ldr	r3, [r7, #4]
 80092b8:	681b      	ldr	r3, [r3, #0]
 80092ba:	4a5d      	ldr	r2, [pc, #372]	; (8009430 <HAL_TIM_Base_Init+0x1b4>)
 80092bc:	4293      	cmp	r3, r2
 80092be:	d031      	beq.n	8009324 <HAL_TIM_Base_Init+0xa8>
 80092c0:	687b      	ldr	r3, [r7, #4]
 80092c2:	681b      	ldr	r3, [r3, #0]
 80092c4:	4a5b      	ldr	r2, [pc, #364]	; (8009434 <HAL_TIM_Base_Init+0x1b8>)
 80092c6:	4293      	cmp	r3, r2
 80092c8:	d02c      	beq.n	8009324 <HAL_TIM_Base_Init+0xa8>
 80092ca:	687b      	ldr	r3, [r7, #4]
 80092cc:	681b      	ldr	r3, [r3, #0]
 80092ce:	4a5a      	ldr	r2, [pc, #360]	; (8009438 <HAL_TIM_Base_Init+0x1bc>)
 80092d0:	4293      	cmp	r3, r2
 80092d2:	d027      	beq.n	8009324 <HAL_TIM_Base_Init+0xa8>
 80092d4:	687b      	ldr	r3, [r7, #4]
 80092d6:	681b      	ldr	r3, [r3, #0]
 80092d8:	4a58      	ldr	r2, [pc, #352]	; (800943c <HAL_TIM_Base_Init+0x1c0>)
 80092da:	4293      	cmp	r3, r2
 80092dc:	d022      	beq.n	8009324 <HAL_TIM_Base_Init+0xa8>
 80092de:	687b      	ldr	r3, [r7, #4]
 80092e0:	681b      	ldr	r3, [r3, #0]
 80092e2:	4a57      	ldr	r2, [pc, #348]	; (8009440 <HAL_TIM_Base_Init+0x1c4>)
 80092e4:	4293      	cmp	r3, r2
 80092e6:	d01d      	beq.n	8009324 <HAL_TIM_Base_Init+0xa8>
 80092e8:	687b      	ldr	r3, [r7, #4]
 80092ea:	681b      	ldr	r3, [r3, #0]
 80092ec:	4a55      	ldr	r2, [pc, #340]	; (8009444 <HAL_TIM_Base_Init+0x1c8>)
 80092ee:	4293      	cmp	r3, r2
 80092f0:	d018      	beq.n	8009324 <HAL_TIM_Base_Init+0xa8>
 80092f2:	687b      	ldr	r3, [r7, #4]
 80092f4:	681b      	ldr	r3, [r3, #0]
 80092f6:	4a54      	ldr	r2, [pc, #336]	; (8009448 <HAL_TIM_Base_Init+0x1cc>)
 80092f8:	4293      	cmp	r3, r2
 80092fa:	d013      	beq.n	8009324 <HAL_TIM_Base_Init+0xa8>
 80092fc:	687b      	ldr	r3, [r7, #4]
 80092fe:	681b      	ldr	r3, [r3, #0]
 8009300:	4a52      	ldr	r2, [pc, #328]	; (800944c <HAL_TIM_Base_Init+0x1d0>)
 8009302:	4293      	cmp	r3, r2
 8009304:	d00e      	beq.n	8009324 <HAL_TIM_Base_Init+0xa8>
 8009306:	687b      	ldr	r3, [r7, #4]
 8009308:	681b      	ldr	r3, [r3, #0]
 800930a:	4a51      	ldr	r2, [pc, #324]	; (8009450 <HAL_TIM_Base_Init+0x1d4>)
 800930c:	4293      	cmp	r3, r2
 800930e:	d009      	beq.n	8009324 <HAL_TIM_Base_Init+0xa8>
 8009310:	687b      	ldr	r3, [r7, #4]
 8009312:	681b      	ldr	r3, [r3, #0]
 8009314:	4a4f      	ldr	r2, [pc, #316]	; (8009454 <HAL_TIM_Base_Init+0x1d8>)
 8009316:	4293      	cmp	r3, r2
 8009318:	d004      	beq.n	8009324 <HAL_TIM_Base_Init+0xa8>
 800931a:	f240 1113 	movw	r1, #275	; 0x113
 800931e:	484e      	ldr	r0, [pc, #312]	; (8009458 <HAL_TIM_Base_Init+0x1dc>)
 8009320:	f7f9 faa7 	bl	8002872 <assert_failed>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
 8009324:	687b      	ldr	r3, [r7, #4]
 8009326:	689b      	ldr	r3, [r3, #8]
 8009328:	2b00      	cmp	r3, #0
 800932a:	d014      	beq.n	8009356 <HAL_TIM_Base_Init+0xda>
 800932c:	687b      	ldr	r3, [r7, #4]
 800932e:	689b      	ldr	r3, [r3, #8]
 8009330:	2b10      	cmp	r3, #16
 8009332:	d010      	beq.n	8009356 <HAL_TIM_Base_Init+0xda>
 8009334:	687b      	ldr	r3, [r7, #4]
 8009336:	689b      	ldr	r3, [r3, #8]
 8009338:	2b20      	cmp	r3, #32
 800933a:	d00c      	beq.n	8009356 <HAL_TIM_Base_Init+0xda>
 800933c:	687b      	ldr	r3, [r7, #4]
 800933e:	689b      	ldr	r3, [r3, #8]
 8009340:	2b40      	cmp	r3, #64	; 0x40
 8009342:	d008      	beq.n	8009356 <HAL_TIM_Base_Init+0xda>
 8009344:	687b      	ldr	r3, [r7, #4]
 8009346:	689b      	ldr	r3, [r3, #8]
 8009348:	2b60      	cmp	r3, #96	; 0x60
 800934a:	d004      	beq.n	8009356 <HAL_TIM_Base_Init+0xda>
 800934c:	f44f 718a 	mov.w	r1, #276	; 0x114
 8009350:	4841      	ldr	r0, [pc, #260]	; (8009458 <HAL_TIM_Base_Init+0x1dc>)
 8009352:	f7f9 fa8e 	bl	8002872 <assert_failed>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
 8009356:	687b      	ldr	r3, [r7, #4]
 8009358:	691b      	ldr	r3, [r3, #16]
 800935a:	2b00      	cmp	r3, #0
 800935c:	d00e      	beq.n	800937c <HAL_TIM_Base_Init+0x100>
 800935e:	687b      	ldr	r3, [r7, #4]
 8009360:	691b      	ldr	r3, [r3, #16]
 8009362:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8009366:	d009      	beq.n	800937c <HAL_TIM_Base_Init+0x100>
 8009368:	687b      	ldr	r3, [r7, #4]
 800936a:	691b      	ldr	r3, [r3, #16]
 800936c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009370:	d004      	beq.n	800937c <HAL_TIM_Base_Init+0x100>
 8009372:	f240 1115 	movw	r1, #277	; 0x115
 8009376:	4838      	ldr	r0, [pc, #224]	; (8009458 <HAL_TIM_Base_Init+0x1dc>)
 8009378:	f7f9 fa7b 	bl	8002872 <assert_failed>
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
 800937c:	687b      	ldr	r3, [r7, #4]
 800937e:	699b      	ldr	r3, [r3, #24]
 8009380:	2b00      	cmp	r3, #0
 8009382:	d008      	beq.n	8009396 <HAL_TIM_Base_Init+0x11a>
 8009384:	687b      	ldr	r3, [r7, #4]
 8009386:	699b      	ldr	r3, [r3, #24]
 8009388:	2b80      	cmp	r3, #128	; 0x80
 800938a:	d004      	beq.n	8009396 <HAL_TIM_Base_Init+0x11a>
 800938c:	f44f 718b 	mov.w	r1, #278	; 0x116
 8009390:	4831      	ldr	r0, [pc, #196]	; (8009458 <HAL_TIM_Base_Init+0x1dc>)
 8009392:	f7f9 fa6e 	bl	8002872 <assert_failed>

  if (htim->State == HAL_TIM_STATE_RESET)
 8009396:	687b      	ldr	r3, [r7, #4]
 8009398:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800939c:	b2db      	uxtb	r3, r3
 800939e:	2b00      	cmp	r3, #0
 80093a0:	d106      	bne.n	80093b0 <HAL_TIM_Base_Init+0x134>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80093a2:	687b      	ldr	r3, [r7, #4]
 80093a4:	2200      	movs	r2, #0
 80093a6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80093aa:	6878      	ldr	r0, [r7, #4]
 80093ac:	f000 f856 	bl	800945c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80093b0:	687b      	ldr	r3, [r7, #4]
 80093b2:	2202      	movs	r2, #2
 80093b4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80093b8:	687b      	ldr	r3, [r7, #4]
 80093ba:	681a      	ldr	r2, [r3, #0]
 80093bc:	687b      	ldr	r3, [r7, #4]
 80093be:	3304      	adds	r3, #4
 80093c0:	4619      	mov	r1, r3
 80093c2:	4610      	mov	r0, r2
 80093c4:	f000 fa4a 	bl	800985c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80093c8:	687b      	ldr	r3, [r7, #4]
 80093ca:	2201      	movs	r2, #1
 80093cc:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80093d0:	687b      	ldr	r3, [r7, #4]
 80093d2:	2201      	movs	r2, #1
 80093d4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80093d8:	687b      	ldr	r3, [r7, #4]
 80093da:	2201      	movs	r2, #1
 80093dc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80093e0:	687b      	ldr	r3, [r7, #4]
 80093e2:	2201      	movs	r2, #1
 80093e4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80093e8:	687b      	ldr	r3, [r7, #4]
 80093ea:	2201      	movs	r2, #1
 80093ec:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80093f0:	687b      	ldr	r3, [r7, #4]
 80093f2:	2201      	movs	r2, #1
 80093f4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80093f8:	687b      	ldr	r3, [r7, #4]
 80093fa:	2201      	movs	r2, #1
 80093fc:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8009400:	687b      	ldr	r3, [r7, #4]
 8009402:	2201      	movs	r2, #1
 8009404:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8009408:	687b      	ldr	r3, [r7, #4]
 800940a:	2201      	movs	r2, #1
 800940c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8009410:	687b      	ldr	r3, [r7, #4]
 8009412:	2201      	movs	r2, #1
 8009414:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8009418:	2300      	movs	r3, #0
}
 800941a:	4618      	mov	r0, r3
 800941c:	3708      	adds	r7, #8
 800941e:	46bd      	mov	sp, r7
 8009420:	bd80      	pop	{r7, pc}
 8009422:	bf00      	nop
 8009424:	40010000 	.word	0x40010000
 8009428:	40000400 	.word	0x40000400
 800942c:	40000800 	.word	0x40000800
 8009430:	40000c00 	.word	0x40000c00
 8009434:	40001000 	.word	0x40001000
 8009438:	40001400 	.word	0x40001400
 800943c:	40010400 	.word	0x40010400
 8009440:	40014000 	.word	0x40014000
 8009444:	40014400 	.word	0x40014400
 8009448:	40014800 	.word	0x40014800
 800944c:	40001800 	.word	0x40001800
 8009450:	40001c00 	.word	0x40001c00
 8009454:	40002000 	.word	0x40002000
 8009458:	0800bf28 	.word	0x0800bf28

0800945c <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 800945c:	b480      	push	{r7}
 800945e:	b083      	sub	sp, #12
 8009460:	af00      	add	r7, sp, #0
 8009462:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8009464:	bf00      	nop
 8009466:	370c      	adds	r7, #12
 8009468:	46bd      	mov	sp, r7
 800946a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800946e:	4770      	bx	lr

08009470 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8009470:	b580      	push	{r7, lr}
 8009472:	b084      	sub	sp, #16
 8009474:	af00      	add	r7, sp, #0
 8009476:	6078      	str	r0, [r7, #4]
  uint32_t tmpsmcr;

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 8009478:	687b      	ldr	r3, [r7, #4]
 800947a:	681b      	ldr	r3, [r3, #0]
 800947c:	4a51      	ldr	r2, [pc, #324]	; (80095c4 <HAL_TIM_Base_Start_IT+0x154>)
 800947e:	4293      	cmp	r3, r2
 8009480:	d045      	beq.n	800950e <HAL_TIM_Base_Start_IT+0x9e>
 8009482:	687b      	ldr	r3, [r7, #4]
 8009484:	681b      	ldr	r3, [r3, #0]
 8009486:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800948a:	d040      	beq.n	800950e <HAL_TIM_Base_Start_IT+0x9e>
 800948c:	687b      	ldr	r3, [r7, #4]
 800948e:	681b      	ldr	r3, [r3, #0]
 8009490:	4a4d      	ldr	r2, [pc, #308]	; (80095c8 <HAL_TIM_Base_Start_IT+0x158>)
 8009492:	4293      	cmp	r3, r2
 8009494:	d03b      	beq.n	800950e <HAL_TIM_Base_Start_IT+0x9e>
 8009496:	687b      	ldr	r3, [r7, #4]
 8009498:	681b      	ldr	r3, [r3, #0]
 800949a:	4a4c      	ldr	r2, [pc, #304]	; (80095cc <HAL_TIM_Base_Start_IT+0x15c>)
 800949c:	4293      	cmp	r3, r2
 800949e:	d036      	beq.n	800950e <HAL_TIM_Base_Start_IT+0x9e>
 80094a0:	687b      	ldr	r3, [r7, #4]
 80094a2:	681b      	ldr	r3, [r3, #0]
 80094a4:	4a4a      	ldr	r2, [pc, #296]	; (80095d0 <HAL_TIM_Base_Start_IT+0x160>)
 80094a6:	4293      	cmp	r3, r2
 80094a8:	d031      	beq.n	800950e <HAL_TIM_Base_Start_IT+0x9e>
 80094aa:	687b      	ldr	r3, [r7, #4]
 80094ac:	681b      	ldr	r3, [r3, #0]
 80094ae:	4a49      	ldr	r2, [pc, #292]	; (80095d4 <HAL_TIM_Base_Start_IT+0x164>)
 80094b0:	4293      	cmp	r3, r2
 80094b2:	d02c      	beq.n	800950e <HAL_TIM_Base_Start_IT+0x9e>
 80094b4:	687b      	ldr	r3, [r7, #4]
 80094b6:	681b      	ldr	r3, [r3, #0]
 80094b8:	4a47      	ldr	r2, [pc, #284]	; (80095d8 <HAL_TIM_Base_Start_IT+0x168>)
 80094ba:	4293      	cmp	r3, r2
 80094bc:	d027      	beq.n	800950e <HAL_TIM_Base_Start_IT+0x9e>
 80094be:	687b      	ldr	r3, [r7, #4]
 80094c0:	681b      	ldr	r3, [r3, #0]
 80094c2:	4a46      	ldr	r2, [pc, #280]	; (80095dc <HAL_TIM_Base_Start_IT+0x16c>)
 80094c4:	4293      	cmp	r3, r2
 80094c6:	d022      	beq.n	800950e <HAL_TIM_Base_Start_IT+0x9e>
 80094c8:	687b      	ldr	r3, [r7, #4]
 80094ca:	681b      	ldr	r3, [r3, #0]
 80094cc:	4a44      	ldr	r2, [pc, #272]	; (80095e0 <HAL_TIM_Base_Start_IT+0x170>)
 80094ce:	4293      	cmp	r3, r2
 80094d0:	d01d      	beq.n	800950e <HAL_TIM_Base_Start_IT+0x9e>
 80094d2:	687b      	ldr	r3, [r7, #4]
 80094d4:	681b      	ldr	r3, [r3, #0]
 80094d6:	4a43      	ldr	r2, [pc, #268]	; (80095e4 <HAL_TIM_Base_Start_IT+0x174>)
 80094d8:	4293      	cmp	r3, r2
 80094da:	d018      	beq.n	800950e <HAL_TIM_Base_Start_IT+0x9e>
 80094dc:	687b      	ldr	r3, [r7, #4]
 80094de:	681b      	ldr	r3, [r3, #0]
 80094e0:	4a41      	ldr	r2, [pc, #260]	; (80095e8 <HAL_TIM_Base_Start_IT+0x178>)
 80094e2:	4293      	cmp	r3, r2
 80094e4:	d013      	beq.n	800950e <HAL_TIM_Base_Start_IT+0x9e>
 80094e6:	687b      	ldr	r3, [r7, #4]
 80094e8:	681b      	ldr	r3, [r3, #0]
 80094ea:	4a40      	ldr	r2, [pc, #256]	; (80095ec <HAL_TIM_Base_Start_IT+0x17c>)
 80094ec:	4293      	cmp	r3, r2
 80094ee:	d00e      	beq.n	800950e <HAL_TIM_Base_Start_IT+0x9e>
 80094f0:	687b      	ldr	r3, [r7, #4]
 80094f2:	681b      	ldr	r3, [r3, #0]
 80094f4:	4a3e      	ldr	r2, [pc, #248]	; (80095f0 <HAL_TIM_Base_Start_IT+0x180>)
 80094f6:	4293      	cmp	r3, r2
 80094f8:	d009      	beq.n	800950e <HAL_TIM_Base_Start_IT+0x9e>
 80094fa:	687b      	ldr	r3, [r7, #4]
 80094fc:	681b      	ldr	r3, [r3, #0]
 80094fe:	4a3d      	ldr	r2, [pc, #244]	; (80095f4 <HAL_TIM_Base_Start_IT+0x184>)
 8009500:	4293      	cmp	r3, r2
 8009502:	d004      	beq.n	800950e <HAL_TIM_Base_Start_IT+0x9e>
 8009504:	f240 11cf 	movw	r1, #463	; 0x1cf
 8009508:	483b      	ldr	r0, [pc, #236]	; (80095f8 <HAL_TIM_Base_Start_IT+0x188>)
 800950a:	f7f9 f9b2 	bl	8002872 <assert_failed>

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800950e:	687b      	ldr	r3, [r7, #4]
 8009510:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009514:	b2db      	uxtb	r3, r3
 8009516:	2b01      	cmp	r3, #1
 8009518:	d001      	beq.n	800951e <HAL_TIM_Base_Start_IT+0xae>
  {
    return HAL_ERROR;
 800951a:	2301      	movs	r3, #1
 800951c:	e04e      	b.n	80095bc <HAL_TIM_Base_Start_IT+0x14c>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800951e:	687b      	ldr	r3, [r7, #4]
 8009520:	2202      	movs	r2, #2
 8009522:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8009526:	687b      	ldr	r3, [r7, #4]
 8009528:	681b      	ldr	r3, [r3, #0]
 800952a:	68da      	ldr	r2, [r3, #12]
 800952c:	687b      	ldr	r3, [r7, #4]
 800952e:	681b      	ldr	r3, [r3, #0]
 8009530:	f042 0201 	orr.w	r2, r2, #1
 8009534:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009536:	687b      	ldr	r3, [r7, #4]
 8009538:	681b      	ldr	r3, [r3, #0]
 800953a:	4a22      	ldr	r2, [pc, #136]	; (80095c4 <HAL_TIM_Base_Start_IT+0x154>)
 800953c:	4293      	cmp	r3, r2
 800953e:	d022      	beq.n	8009586 <HAL_TIM_Base_Start_IT+0x116>
 8009540:	687b      	ldr	r3, [r7, #4]
 8009542:	681b      	ldr	r3, [r3, #0]
 8009544:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009548:	d01d      	beq.n	8009586 <HAL_TIM_Base_Start_IT+0x116>
 800954a:	687b      	ldr	r3, [r7, #4]
 800954c:	681b      	ldr	r3, [r3, #0]
 800954e:	4a1e      	ldr	r2, [pc, #120]	; (80095c8 <HAL_TIM_Base_Start_IT+0x158>)
 8009550:	4293      	cmp	r3, r2
 8009552:	d018      	beq.n	8009586 <HAL_TIM_Base_Start_IT+0x116>
 8009554:	687b      	ldr	r3, [r7, #4]
 8009556:	681b      	ldr	r3, [r3, #0]
 8009558:	4a1c      	ldr	r2, [pc, #112]	; (80095cc <HAL_TIM_Base_Start_IT+0x15c>)
 800955a:	4293      	cmp	r3, r2
 800955c:	d013      	beq.n	8009586 <HAL_TIM_Base_Start_IT+0x116>
 800955e:	687b      	ldr	r3, [r7, #4]
 8009560:	681b      	ldr	r3, [r3, #0]
 8009562:	4a1b      	ldr	r2, [pc, #108]	; (80095d0 <HAL_TIM_Base_Start_IT+0x160>)
 8009564:	4293      	cmp	r3, r2
 8009566:	d00e      	beq.n	8009586 <HAL_TIM_Base_Start_IT+0x116>
 8009568:	687b      	ldr	r3, [r7, #4]
 800956a:	681b      	ldr	r3, [r3, #0]
 800956c:	4a1b      	ldr	r2, [pc, #108]	; (80095dc <HAL_TIM_Base_Start_IT+0x16c>)
 800956e:	4293      	cmp	r3, r2
 8009570:	d009      	beq.n	8009586 <HAL_TIM_Base_Start_IT+0x116>
 8009572:	687b      	ldr	r3, [r7, #4]
 8009574:	681b      	ldr	r3, [r3, #0]
 8009576:	4a1a      	ldr	r2, [pc, #104]	; (80095e0 <HAL_TIM_Base_Start_IT+0x170>)
 8009578:	4293      	cmp	r3, r2
 800957a:	d004      	beq.n	8009586 <HAL_TIM_Base_Start_IT+0x116>
 800957c:	687b      	ldr	r3, [r7, #4]
 800957e:	681b      	ldr	r3, [r3, #0]
 8009580:	4a1a      	ldr	r2, [pc, #104]	; (80095ec <HAL_TIM_Base_Start_IT+0x17c>)
 8009582:	4293      	cmp	r3, r2
 8009584:	d111      	bne.n	80095aa <HAL_TIM_Base_Start_IT+0x13a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8009586:	687b      	ldr	r3, [r7, #4]
 8009588:	681b      	ldr	r3, [r3, #0]
 800958a:	689b      	ldr	r3, [r3, #8]
 800958c:	f003 0307 	and.w	r3, r3, #7
 8009590:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009592:	68fb      	ldr	r3, [r7, #12]
 8009594:	2b06      	cmp	r3, #6
 8009596:	d010      	beq.n	80095ba <HAL_TIM_Base_Start_IT+0x14a>
    {
      __HAL_TIM_ENABLE(htim);
 8009598:	687b      	ldr	r3, [r7, #4]
 800959a:	681b      	ldr	r3, [r3, #0]
 800959c:	681a      	ldr	r2, [r3, #0]
 800959e:	687b      	ldr	r3, [r7, #4]
 80095a0:	681b      	ldr	r3, [r3, #0]
 80095a2:	f042 0201 	orr.w	r2, r2, #1
 80095a6:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80095a8:	e007      	b.n	80095ba <HAL_TIM_Base_Start_IT+0x14a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80095aa:	687b      	ldr	r3, [r7, #4]
 80095ac:	681b      	ldr	r3, [r3, #0]
 80095ae:	681a      	ldr	r2, [r3, #0]
 80095b0:	687b      	ldr	r3, [r7, #4]
 80095b2:	681b      	ldr	r3, [r3, #0]
 80095b4:	f042 0201 	orr.w	r2, r2, #1
 80095b8:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80095ba:	2300      	movs	r3, #0
}
 80095bc:	4618      	mov	r0, r3
 80095be:	3710      	adds	r7, #16
 80095c0:	46bd      	mov	sp, r7
 80095c2:	bd80      	pop	{r7, pc}
 80095c4:	40010000 	.word	0x40010000
 80095c8:	40000400 	.word	0x40000400
 80095cc:	40000800 	.word	0x40000800
 80095d0:	40000c00 	.word	0x40000c00
 80095d4:	40001000 	.word	0x40001000
 80095d8:	40001400 	.word	0x40001400
 80095dc:	40010400 	.word	0x40010400
 80095e0:	40014000 	.word	0x40014000
 80095e4:	40014400 	.word	0x40014400
 80095e8:	40014800 	.word	0x40014800
 80095ec:	40001800 	.word	0x40001800
 80095f0:	40001c00 	.word	0x40001c00
 80095f4:	40002000 	.word	0x40002000
 80095f8:	0800bf28 	.word	0x0800bf28

080095fc <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80095fc:	b580      	push	{r7, lr}
 80095fe:	b082      	sub	sp, #8
 8009600:	af00      	add	r7, sp, #0
 8009602:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8009604:	687b      	ldr	r3, [r7, #4]
 8009606:	681b      	ldr	r3, [r3, #0]
 8009608:	691b      	ldr	r3, [r3, #16]
 800960a:	f003 0302 	and.w	r3, r3, #2
 800960e:	2b02      	cmp	r3, #2
 8009610:	d122      	bne.n	8009658 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8009612:	687b      	ldr	r3, [r7, #4]
 8009614:	681b      	ldr	r3, [r3, #0]
 8009616:	68db      	ldr	r3, [r3, #12]
 8009618:	f003 0302 	and.w	r3, r3, #2
 800961c:	2b02      	cmp	r3, #2
 800961e:	d11b      	bne.n	8009658 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8009620:	687b      	ldr	r3, [r7, #4]
 8009622:	681b      	ldr	r3, [r3, #0]
 8009624:	f06f 0202 	mvn.w	r2, #2
 8009628:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800962a:	687b      	ldr	r3, [r7, #4]
 800962c:	2201      	movs	r2, #1
 800962e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8009630:	687b      	ldr	r3, [r7, #4]
 8009632:	681b      	ldr	r3, [r3, #0]
 8009634:	699b      	ldr	r3, [r3, #24]
 8009636:	f003 0303 	and.w	r3, r3, #3
 800963a:	2b00      	cmp	r3, #0
 800963c:	d003      	beq.n	8009646 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800963e:	6878      	ldr	r0, [r7, #4]
 8009640:	f000 f8ee 	bl	8009820 <HAL_TIM_IC_CaptureCallback>
 8009644:	e005      	b.n	8009652 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8009646:	6878      	ldr	r0, [r7, #4]
 8009648:	f000 f8e0 	bl	800980c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800964c:	6878      	ldr	r0, [r7, #4]
 800964e:	f000 f8f1 	bl	8009834 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009652:	687b      	ldr	r3, [r7, #4]
 8009654:	2200      	movs	r2, #0
 8009656:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8009658:	687b      	ldr	r3, [r7, #4]
 800965a:	681b      	ldr	r3, [r3, #0]
 800965c:	691b      	ldr	r3, [r3, #16]
 800965e:	f003 0304 	and.w	r3, r3, #4
 8009662:	2b04      	cmp	r3, #4
 8009664:	d122      	bne.n	80096ac <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8009666:	687b      	ldr	r3, [r7, #4]
 8009668:	681b      	ldr	r3, [r3, #0]
 800966a:	68db      	ldr	r3, [r3, #12]
 800966c:	f003 0304 	and.w	r3, r3, #4
 8009670:	2b04      	cmp	r3, #4
 8009672:	d11b      	bne.n	80096ac <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8009674:	687b      	ldr	r3, [r7, #4]
 8009676:	681b      	ldr	r3, [r3, #0]
 8009678:	f06f 0204 	mvn.w	r2, #4
 800967c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800967e:	687b      	ldr	r3, [r7, #4]
 8009680:	2202      	movs	r2, #2
 8009682:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8009684:	687b      	ldr	r3, [r7, #4]
 8009686:	681b      	ldr	r3, [r3, #0]
 8009688:	699b      	ldr	r3, [r3, #24]
 800968a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800968e:	2b00      	cmp	r3, #0
 8009690:	d003      	beq.n	800969a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8009692:	6878      	ldr	r0, [r7, #4]
 8009694:	f000 f8c4 	bl	8009820 <HAL_TIM_IC_CaptureCallback>
 8009698:	e005      	b.n	80096a6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800969a:	6878      	ldr	r0, [r7, #4]
 800969c:	f000 f8b6 	bl	800980c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80096a0:	6878      	ldr	r0, [r7, #4]
 80096a2:	f000 f8c7 	bl	8009834 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80096a6:	687b      	ldr	r3, [r7, #4]
 80096a8:	2200      	movs	r2, #0
 80096aa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80096ac:	687b      	ldr	r3, [r7, #4]
 80096ae:	681b      	ldr	r3, [r3, #0]
 80096b0:	691b      	ldr	r3, [r3, #16]
 80096b2:	f003 0308 	and.w	r3, r3, #8
 80096b6:	2b08      	cmp	r3, #8
 80096b8:	d122      	bne.n	8009700 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80096ba:	687b      	ldr	r3, [r7, #4]
 80096bc:	681b      	ldr	r3, [r3, #0]
 80096be:	68db      	ldr	r3, [r3, #12]
 80096c0:	f003 0308 	and.w	r3, r3, #8
 80096c4:	2b08      	cmp	r3, #8
 80096c6:	d11b      	bne.n	8009700 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80096c8:	687b      	ldr	r3, [r7, #4]
 80096ca:	681b      	ldr	r3, [r3, #0]
 80096cc:	f06f 0208 	mvn.w	r2, #8
 80096d0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80096d2:	687b      	ldr	r3, [r7, #4]
 80096d4:	2204      	movs	r2, #4
 80096d6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80096d8:	687b      	ldr	r3, [r7, #4]
 80096da:	681b      	ldr	r3, [r3, #0]
 80096dc:	69db      	ldr	r3, [r3, #28]
 80096de:	f003 0303 	and.w	r3, r3, #3
 80096e2:	2b00      	cmp	r3, #0
 80096e4:	d003      	beq.n	80096ee <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80096e6:	6878      	ldr	r0, [r7, #4]
 80096e8:	f000 f89a 	bl	8009820 <HAL_TIM_IC_CaptureCallback>
 80096ec:	e005      	b.n	80096fa <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80096ee:	6878      	ldr	r0, [r7, #4]
 80096f0:	f000 f88c 	bl	800980c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80096f4:	6878      	ldr	r0, [r7, #4]
 80096f6:	f000 f89d 	bl	8009834 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80096fa:	687b      	ldr	r3, [r7, #4]
 80096fc:	2200      	movs	r2, #0
 80096fe:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8009700:	687b      	ldr	r3, [r7, #4]
 8009702:	681b      	ldr	r3, [r3, #0]
 8009704:	691b      	ldr	r3, [r3, #16]
 8009706:	f003 0310 	and.w	r3, r3, #16
 800970a:	2b10      	cmp	r3, #16
 800970c:	d122      	bne.n	8009754 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800970e:	687b      	ldr	r3, [r7, #4]
 8009710:	681b      	ldr	r3, [r3, #0]
 8009712:	68db      	ldr	r3, [r3, #12]
 8009714:	f003 0310 	and.w	r3, r3, #16
 8009718:	2b10      	cmp	r3, #16
 800971a:	d11b      	bne.n	8009754 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800971c:	687b      	ldr	r3, [r7, #4]
 800971e:	681b      	ldr	r3, [r3, #0]
 8009720:	f06f 0210 	mvn.w	r2, #16
 8009724:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8009726:	687b      	ldr	r3, [r7, #4]
 8009728:	2208      	movs	r2, #8
 800972a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800972c:	687b      	ldr	r3, [r7, #4]
 800972e:	681b      	ldr	r3, [r3, #0]
 8009730:	69db      	ldr	r3, [r3, #28]
 8009732:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8009736:	2b00      	cmp	r3, #0
 8009738:	d003      	beq.n	8009742 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800973a:	6878      	ldr	r0, [r7, #4]
 800973c:	f000 f870 	bl	8009820 <HAL_TIM_IC_CaptureCallback>
 8009740:	e005      	b.n	800974e <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009742:	6878      	ldr	r0, [r7, #4]
 8009744:	f000 f862 	bl	800980c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009748:	6878      	ldr	r0, [r7, #4]
 800974a:	f000 f873 	bl	8009834 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800974e:	687b      	ldr	r3, [r7, #4]
 8009750:	2200      	movs	r2, #0
 8009752:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8009754:	687b      	ldr	r3, [r7, #4]
 8009756:	681b      	ldr	r3, [r3, #0]
 8009758:	691b      	ldr	r3, [r3, #16]
 800975a:	f003 0301 	and.w	r3, r3, #1
 800975e:	2b01      	cmp	r3, #1
 8009760:	d10e      	bne.n	8009780 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8009762:	687b      	ldr	r3, [r7, #4]
 8009764:	681b      	ldr	r3, [r3, #0]
 8009766:	68db      	ldr	r3, [r3, #12]
 8009768:	f003 0301 	and.w	r3, r3, #1
 800976c:	2b01      	cmp	r3, #1
 800976e:	d107      	bne.n	8009780 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8009770:	687b      	ldr	r3, [r7, #4]
 8009772:	681b      	ldr	r3, [r3, #0]
 8009774:	f06f 0201 	mvn.w	r2, #1
 8009778:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800977a:	6878      	ldr	r0, [r7, #4]
 800977c:	f7f9 f862 	bl	8002844 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8009780:	687b      	ldr	r3, [r7, #4]
 8009782:	681b      	ldr	r3, [r3, #0]
 8009784:	691b      	ldr	r3, [r3, #16]
 8009786:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800978a:	2b80      	cmp	r3, #128	; 0x80
 800978c:	d10e      	bne.n	80097ac <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800978e:	687b      	ldr	r3, [r7, #4]
 8009790:	681b      	ldr	r3, [r3, #0]
 8009792:	68db      	ldr	r3, [r3, #12]
 8009794:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009798:	2b80      	cmp	r3, #128	; 0x80
 800979a:	d107      	bne.n	80097ac <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800979c:	687b      	ldr	r3, [r7, #4]
 800979e:	681b      	ldr	r3, [r3, #0]
 80097a0:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80097a4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80097a6:	6878      	ldr	r0, [r7, #4]
 80097a8:	f000 f902 	bl	80099b0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80097ac:	687b      	ldr	r3, [r7, #4]
 80097ae:	681b      	ldr	r3, [r3, #0]
 80097b0:	691b      	ldr	r3, [r3, #16]
 80097b2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80097b6:	2b40      	cmp	r3, #64	; 0x40
 80097b8:	d10e      	bne.n	80097d8 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80097ba:	687b      	ldr	r3, [r7, #4]
 80097bc:	681b      	ldr	r3, [r3, #0]
 80097be:	68db      	ldr	r3, [r3, #12]
 80097c0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80097c4:	2b40      	cmp	r3, #64	; 0x40
 80097c6:	d107      	bne.n	80097d8 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80097c8:	687b      	ldr	r3, [r7, #4]
 80097ca:	681b      	ldr	r3, [r3, #0]
 80097cc:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80097d0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80097d2:	6878      	ldr	r0, [r7, #4]
 80097d4:	f000 f838 	bl	8009848 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80097d8:	687b      	ldr	r3, [r7, #4]
 80097da:	681b      	ldr	r3, [r3, #0]
 80097dc:	691b      	ldr	r3, [r3, #16]
 80097de:	f003 0320 	and.w	r3, r3, #32
 80097e2:	2b20      	cmp	r3, #32
 80097e4:	d10e      	bne.n	8009804 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80097e6:	687b      	ldr	r3, [r7, #4]
 80097e8:	681b      	ldr	r3, [r3, #0]
 80097ea:	68db      	ldr	r3, [r3, #12]
 80097ec:	f003 0320 	and.w	r3, r3, #32
 80097f0:	2b20      	cmp	r3, #32
 80097f2:	d107      	bne.n	8009804 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80097f4:	687b      	ldr	r3, [r7, #4]
 80097f6:	681b      	ldr	r3, [r3, #0]
 80097f8:	f06f 0220 	mvn.w	r2, #32
 80097fc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80097fe:	6878      	ldr	r0, [r7, #4]
 8009800:	f000 f8cc 	bl	800999c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8009804:	bf00      	nop
 8009806:	3708      	adds	r7, #8
 8009808:	46bd      	mov	sp, r7
 800980a:	bd80      	pop	{r7, pc}

0800980c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800980c:	b480      	push	{r7}
 800980e:	b083      	sub	sp, #12
 8009810:	af00      	add	r7, sp, #0
 8009812:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8009814:	bf00      	nop
 8009816:	370c      	adds	r7, #12
 8009818:	46bd      	mov	sp, r7
 800981a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800981e:	4770      	bx	lr

08009820 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8009820:	b480      	push	{r7}
 8009822:	b083      	sub	sp, #12
 8009824:	af00      	add	r7, sp, #0
 8009826:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8009828:	bf00      	nop
 800982a:	370c      	adds	r7, #12
 800982c:	46bd      	mov	sp, r7
 800982e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009832:	4770      	bx	lr

08009834 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8009834:	b480      	push	{r7}
 8009836:	b083      	sub	sp, #12
 8009838:	af00      	add	r7, sp, #0
 800983a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800983c:	bf00      	nop
 800983e:	370c      	adds	r7, #12
 8009840:	46bd      	mov	sp, r7
 8009842:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009846:	4770      	bx	lr

08009848 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8009848:	b480      	push	{r7}
 800984a:	b083      	sub	sp, #12
 800984c:	af00      	add	r7, sp, #0
 800984e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8009850:	bf00      	nop
 8009852:	370c      	adds	r7, #12
 8009854:	46bd      	mov	sp, r7
 8009856:	f85d 7b04 	ldr.w	r7, [sp], #4
 800985a:	4770      	bx	lr

0800985c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800985c:	b480      	push	{r7}
 800985e:	b085      	sub	sp, #20
 8009860:	af00      	add	r7, sp, #0
 8009862:	6078      	str	r0, [r7, #4]
 8009864:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8009866:	687b      	ldr	r3, [r7, #4]
 8009868:	681b      	ldr	r3, [r3, #0]
 800986a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800986c:	687b      	ldr	r3, [r7, #4]
 800986e:	4a40      	ldr	r2, [pc, #256]	; (8009970 <TIM_Base_SetConfig+0x114>)
 8009870:	4293      	cmp	r3, r2
 8009872:	d013      	beq.n	800989c <TIM_Base_SetConfig+0x40>
 8009874:	687b      	ldr	r3, [r7, #4]
 8009876:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800987a:	d00f      	beq.n	800989c <TIM_Base_SetConfig+0x40>
 800987c:	687b      	ldr	r3, [r7, #4]
 800987e:	4a3d      	ldr	r2, [pc, #244]	; (8009974 <TIM_Base_SetConfig+0x118>)
 8009880:	4293      	cmp	r3, r2
 8009882:	d00b      	beq.n	800989c <TIM_Base_SetConfig+0x40>
 8009884:	687b      	ldr	r3, [r7, #4]
 8009886:	4a3c      	ldr	r2, [pc, #240]	; (8009978 <TIM_Base_SetConfig+0x11c>)
 8009888:	4293      	cmp	r3, r2
 800988a:	d007      	beq.n	800989c <TIM_Base_SetConfig+0x40>
 800988c:	687b      	ldr	r3, [r7, #4]
 800988e:	4a3b      	ldr	r2, [pc, #236]	; (800997c <TIM_Base_SetConfig+0x120>)
 8009890:	4293      	cmp	r3, r2
 8009892:	d003      	beq.n	800989c <TIM_Base_SetConfig+0x40>
 8009894:	687b      	ldr	r3, [r7, #4]
 8009896:	4a3a      	ldr	r2, [pc, #232]	; (8009980 <TIM_Base_SetConfig+0x124>)
 8009898:	4293      	cmp	r3, r2
 800989a:	d108      	bne.n	80098ae <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800989c:	68fb      	ldr	r3, [r7, #12]
 800989e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80098a2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80098a4:	683b      	ldr	r3, [r7, #0]
 80098a6:	685b      	ldr	r3, [r3, #4]
 80098a8:	68fa      	ldr	r2, [r7, #12]
 80098aa:	4313      	orrs	r3, r2
 80098ac:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80098ae:	687b      	ldr	r3, [r7, #4]
 80098b0:	4a2f      	ldr	r2, [pc, #188]	; (8009970 <TIM_Base_SetConfig+0x114>)
 80098b2:	4293      	cmp	r3, r2
 80098b4:	d02b      	beq.n	800990e <TIM_Base_SetConfig+0xb2>
 80098b6:	687b      	ldr	r3, [r7, #4]
 80098b8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80098bc:	d027      	beq.n	800990e <TIM_Base_SetConfig+0xb2>
 80098be:	687b      	ldr	r3, [r7, #4]
 80098c0:	4a2c      	ldr	r2, [pc, #176]	; (8009974 <TIM_Base_SetConfig+0x118>)
 80098c2:	4293      	cmp	r3, r2
 80098c4:	d023      	beq.n	800990e <TIM_Base_SetConfig+0xb2>
 80098c6:	687b      	ldr	r3, [r7, #4]
 80098c8:	4a2b      	ldr	r2, [pc, #172]	; (8009978 <TIM_Base_SetConfig+0x11c>)
 80098ca:	4293      	cmp	r3, r2
 80098cc:	d01f      	beq.n	800990e <TIM_Base_SetConfig+0xb2>
 80098ce:	687b      	ldr	r3, [r7, #4]
 80098d0:	4a2a      	ldr	r2, [pc, #168]	; (800997c <TIM_Base_SetConfig+0x120>)
 80098d2:	4293      	cmp	r3, r2
 80098d4:	d01b      	beq.n	800990e <TIM_Base_SetConfig+0xb2>
 80098d6:	687b      	ldr	r3, [r7, #4]
 80098d8:	4a29      	ldr	r2, [pc, #164]	; (8009980 <TIM_Base_SetConfig+0x124>)
 80098da:	4293      	cmp	r3, r2
 80098dc:	d017      	beq.n	800990e <TIM_Base_SetConfig+0xb2>
 80098de:	687b      	ldr	r3, [r7, #4]
 80098e0:	4a28      	ldr	r2, [pc, #160]	; (8009984 <TIM_Base_SetConfig+0x128>)
 80098e2:	4293      	cmp	r3, r2
 80098e4:	d013      	beq.n	800990e <TIM_Base_SetConfig+0xb2>
 80098e6:	687b      	ldr	r3, [r7, #4]
 80098e8:	4a27      	ldr	r2, [pc, #156]	; (8009988 <TIM_Base_SetConfig+0x12c>)
 80098ea:	4293      	cmp	r3, r2
 80098ec:	d00f      	beq.n	800990e <TIM_Base_SetConfig+0xb2>
 80098ee:	687b      	ldr	r3, [r7, #4]
 80098f0:	4a26      	ldr	r2, [pc, #152]	; (800998c <TIM_Base_SetConfig+0x130>)
 80098f2:	4293      	cmp	r3, r2
 80098f4:	d00b      	beq.n	800990e <TIM_Base_SetConfig+0xb2>
 80098f6:	687b      	ldr	r3, [r7, #4]
 80098f8:	4a25      	ldr	r2, [pc, #148]	; (8009990 <TIM_Base_SetConfig+0x134>)
 80098fa:	4293      	cmp	r3, r2
 80098fc:	d007      	beq.n	800990e <TIM_Base_SetConfig+0xb2>
 80098fe:	687b      	ldr	r3, [r7, #4]
 8009900:	4a24      	ldr	r2, [pc, #144]	; (8009994 <TIM_Base_SetConfig+0x138>)
 8009902:	4293      	cmp	r3, r2
 8009904:	d003      	beq.n	800990e <TIM_Base_SetConfig+0xb2>
 8009906:	687b      	ldr	r3, [r7, #4]
 8009908:	4a23      	ldr	r2, [pc, #140]	; (8009998 <TIM_Base_SetConfig+0x13c>)
 800990a:	4293      	cmp	r3, r2
 800990c:	d108      	bne.n	8009920 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800990e:	68fb      	ldr	r3, [r7, #12]
 8009910:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009914:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8009916:	683b      	ldr	r3, [r7, #0]
 8009918:	68db      	ldr	r3, [r3, #12]
 800991a:	68fa      	ldr	r2, [r7, #12]
 800991c:	4313      	orrs	r3, r2
 800991e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8009920:	68fb      	ldr	r3, [r7, #12]
 8009922:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8009926:	683b      	ldr	r3, [r7, #0]
 8009928:	695b      	ldr	r3, [r3, #20]
 800992a:	4313      	orrs	r3, r2
 800992c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800992e:	687b      	ldr	r3, [r7, #4]
 8009930:	68fa      	ldr	r2, [r7, #12]
 8009932:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8009934:	683b      	ldr	r3, [r7, #0]
 8009936:	689a      	ldr	r2, [r3, #8]
 8009938:	687b      	ldr	r3, [r7, #4]
 800993a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800993c:	683b      	ldr	r3, [r7, #0]
 800993e:	681a      	ldr	r2, [r3, #0]
 8009940:	687b      	ldr	r3, [r7, #4]
 8009942:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8009944:	687b      	ldr	r3, [r7, #4]
 8009946:	4a0a      	ldr	r2, [pc, #40]	; (8009970 <TIM_Base_SetConfig+0x114>)
 8009948:	4293      	cmp	r3, r2
 800994a:	d003      	beq.n	8009954 <TIM_Base_SetConfig+0xf8>
 800994c:	687b      	ldr	r3, [r7, #4]
 800994e:	4a0c      	ldr	r2, [pc, #48]	; (8009980 <TIM_Base_SetConfig+0x124>)
 8009950:	4293      	cmp	r3, r2
 8009952:	d103      	bne.n	800995c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8009954:	683b      	ldr	r3, [r7, #0]
 8009956:	691a      	ldr	r2, [r3, #16]
 8009958:	687b      	ldr	r3, [r7, #4]
 800995a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800995c:	687b      	ldr	r3, [r7, #4]
 800995e:	2201      	movs	r2, #1
 8009960:	615a      	str	r2, [r3, #20]
}
 8009962:	bf00      	nop
 8009964:	3714      	adds	r7, #20
 8009966:	46bd      	mov	sp, r7
 8009968:	f85d 7b04 	ldr.w	r7, [sp], #4
 800996c:	4770      	bx	lr
 800996e:	bf00      	nop
 8009970:	40010000 	.word	0x40010000
 8009974:	40000400 	.word	0x40000400
 8009978:	40000800 	.word	0x40000800
 800997c:	40000c00 	.word	0x40000c00
 8009980:	40010400 	.word	0x40010400
 8009984:	40014000 	.word	0x40014000
 8009988:	40014400 	.word	0x40014400
 800998c:	40014800 	.word	0x40014800
 8009990:	40001800 	.word	0x40001800
 8009994:	40001c00 	.word	0x40001c00
 8009998:	40002000 	.word	0x40002000

0800999c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800999c:	b480      	push	{r7}
 800999e:	b083      	sub	sp, #12
 80099a0:	af00      	add	r7, sp, #0
 80099a2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80099a4:	bf00      	nop
 80099a6:	370c      	adds	r7, #12
 80099a8:	46bd      	mov	sp, r7
 80099aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099ae:	4770      	bx	lr

080099b0 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80099b0:	b480      	push	{r7}
 80099b2:	b083      	sub	sp, #12
 80099b4:	af00      	add	r7, sp, #0
 80099b6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80099b8:	bf00      	nop
 80099ba:	370c      	adds	r7, #12
 80099bc:	46bd      	mov	sp, r7
 80099be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099c2:	4770      	bx	lr

080099c4 <HAL_WWDG_IRQHandler>:
  * @param  hwwdg  pointer to a WWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified WWDG module.
  * @retval None
  */
void HAL_WWDG_IRQHandler(WWDG_HandleTypeDef *hwwdg)
{
 80099c4:	b580      	push	{r7, lr}
 80099c6:	b082      	sub	sp, #8
 80099c8:	af00      	add	r7, sp, #0
 80099ca:	6078      	str	r0, [r7, #4]
  /* Check if Early Wakeup Interrupt is enable */
  if (__HAL_WWDG_GET_IT_SOURCE(hwwdg, WWDG_IT_EWI) != RESET)
 80099cc:	687b      	ldr	r3, [r7, #4]
 80099ce:	681b      	ldr	r3, [r3, #0]
 80099d0:	685b      	ldr	r3, [r3, #4]
 80099d2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80099d6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80099da:	d10e      	bne.n	80099fa <HAL_WWDG_IRQHandler+0x36>
  {
    /* Check if WWDG Early Wakeup Interrupt occurred */
    if (__HAL_WWDG_GET_FLAG(hwwdg, WWDG_FLAG_EWIF) != RESET)
 80099dc:	687b      	ldr	r3, [r7, #4]
 80099de:	681b      	ldr	r3, [r3, #0]
 80099e0:	689b      	ldr	r3, [r3, #8]
 80099e2:	f003 0301 	and.w	r3, r3, #1
 80099e6:	2b01      	cmp	r3, #1
 80099e8:	d107      	bne.n	80099fa <HAL_WWDG_IRQHandler+0x36>
    {
      /* Clear the WWDG Early Wakeup flag */
      __HAL_WWDG_CLEAR_FLAG(hwwdg, WWDG_FLAG_EWIF);
 80099ea:	687b      	ldr	r3, [r7, #4]
 80099ec:	681b      	ldr	r3, [r3, #0]
 80099ee:	f06f 0201 	mvn.w	r2, #1
 80099f2:	609a      	str	r2, [r3, #8]
#if (USE_HAL_WWDG_REGISTER_CALLBACKS == 1)
      /* Early Wakeup registered callback */
      hwwdg->EwiCallback(hwwdg);
#else
      /* Early Wakeup callback */
      HAL_WWDG_EarlyWakeupCallback(hwwdg);
 80099f4:	6878      	ldr	r0, [r7, #4]
 80099f6:	f000 f804 	bl	8009a02 <HAL_WWDG_EarlyWakeupCallback>
#endif /* USE_HAL_WWDG_REGISTER_CALLBACKS */
    }
  }
}
 80099fa:	bf00      	nop
 80099fc:	3708      	adds	r7, #8
 80099fe:	46bd      	mov	sp, r7
 8009a00:	bd80      	pop	{r7, pc}

08009a02 <HAL_WWDG_EarlyWakeupCallback>:
  * @param  hwwdg  pointer to a WWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified WWDG module.
  * @retval None
  */
__weak void HAL_WWDG_EarlyWakeupCallback(WWDG_HandleTypeDef *hwwdg)
{
 8009a02:	b480      	push	{r7}
 8009a04:	b083      	sub	sp, #12
 8009a06:	af00      	add	r7, sp, #0
 8009a08:	6078      	str	r0, [r7, #4]
  UNUSED(hwwdg);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_WWDG_EarlyWakeupCallback could be implemented in the user file
   */
}
 8009a0a:	bf00      	nop
 8009a0c:	370c      	adds	r7, #12
 8009a0e:	46bd      	mov	sp, r7
 8009a10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a14:	4770      	bx	lr

08009a16 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8009a16:	b480      	push	{r7}
 8009a18:	b085      	sub	sp, #20
 8009a1a:	af00      	add	r7, sp, #0
 8009a1c:	4603      	mov	r3, r0
 8009a1e:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8009a20:	2300      	movs	r3, #0
 8009a22:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 8009a24:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8009a28:	2b84      	cmp	r3, #132	; 0x84
 8009a2a:	d005      	beq.n	8009a38 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 8009a2c:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8009a30:	68fb      	ldr	r3, [r7, #12]
 8009a32:	4413      	add	r3, r2
 8009a34:	3303      	adds	r3, #3
 8009a36:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 8009a38:	68fb      	ldr	r3, [r7, #12]
}
 8009a3a:	4618      	mov	r0, r3
 8009a3c:	3714      	adds	r7, #20
 8009a3e:	46bd      	mov	sp, r7
 8009a40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a44:	4770      	bx	lr

08009a46 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8009a46:	b580      	push	{r7, lr}
 8009a48:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8009a4a:	f000 fef9 	bl	800a840 <vTaskStartScheduler>
  
  return osOK;
 8009a4e:	2300      	movs	r3, #0
}
 8009a50:	4618      	mov	r0, r3
 8009a52:	bd80      	pop	{r7, pc}

08009a54 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8009a54:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009a56:	b089      	sub	sp, #36	; 0x24
 8009a58:	af04      	add	r7, sp, #16
 8009a5a:	6078      	str	r0, [r7, #4]
 8009a5c:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 8009a5e:	687b      	ldr	r3, [r7, #4]
 8009a60:	695b      	ldr	r3, [r3, #20]
 8009a62:	2b00      	cmp	r3, #0
 8009a64:	d020      	beq.n	8009aa8 <osThreadCreate+0x54>
 8009a66:	687b      	ldr	r3, [r7, #4]
 8009a68:	699b      	ldr	r3, [r3, #24]
 8009a6a:	2b00      	cmp	r3, #0
 8009a6c:	d01c      	beq.n	8009aa8 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8009a6e:	687b      	ldr	r3, [r7, #4]
 8009a70:	685c      	ldr	r4, [r3, #4]
 8009a72:	687b      	ldr	r3, [r7, #4]
 8009a74:	681d      	ldr	r5, [r3, #0]
 8009a76:	687b      	ldr	r3, [r7, #4]
 8009a78:	691e      	ldr	r6, [r3, #16]
 8009a7a:	687b      	ldr	r3, [r7, #4]
 8009a7c:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8009a80:	4618      	mov	r0, r3
 8009a82:	f7ff ffc8 	bl	8009a16 <makeFreeRtosPriority>
 8009a86:	4601      	mov	r1, r0
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
 8009a88:	687b      	ldr	r3, [r7, #4]
 8009a8a:	695b      	ldr	r3, [r3, #20]
 8009a8c:	687a      	ldr	r2, [r7, #4]
 8009a8e:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8009a90:	9202      	str	r2, [sp, #8]
 8009a92:	9301      	str	r3, [sp, #4]
 8009a94:	9100      	str	r1, [sp, #0]
 8009a96:	683b      	ldr	r3, [r7, #0]
 8009a98:	4632      	mov	r2, r6
 8009a9a:	4629      	mov	r1, r5
 8009a9c:	4620      	mov	r0, r4
 8009a9e:	f000 fca7 	bl	800a3f0 <xTaskCreateStatic>
 8009aa2:	4603      	mov	r3, r0
 8009aa4:	60fb      	str	r3, [r7, #12]
 8009aa6:	e01c      	b.n	8009ae2 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8009aa8:	687b      	ldr	r3, [r7, #4]
 8009aaa:	685c      	ldr	r4, [r3, #4]
 8009aac:	687b      	ldr	r3, [r7, #4]
 8009aae:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8009ab0:	687b      	ldr	r3, [r7, #4]
 8009ab2:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8009ab4:	b29e      	uxth	r6, r3
 8009ab6:	687b      	ldr	r3, [r7, #4]
 8009ab8:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8009abc:	4618      	mov	r0, r3
 8009abe:	f7ff ffaa 	bl	8009a16 <makeFreeRtosPriority>
 8009ac2:	4602      	mov	r2, r0
 8009ac4:	f107 030c 	add.w	r3, r7, #12
 8009ac8:	9301      	str	r3, [sp, #4]
 8009aca:	9200      	str	r2, [sp, #0]
 8009acc:	683b      	ldr	r3, [r7, #0]
 8009ace:	4632      	mov	r2, r6
 8009ad0:	4629      	mov	r1, r5
 8009ad2:	4620      	mov	r0, r4
 8009ad4:	f000 fce9 	bl	800a4aa <xTaskCreate>
 8009ad8:	4603      	mov	r3, r0
 8009ada:	2b01      	cmp	r3, #1
 8009adc:	d001      	beq.n	8009ae2 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 8009ade:	2300      	movs	r3, #0
 8009ae0:	e000      	b.n	8009ae4 <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 8009ae2:	68fb      	ldr	r3, [r7, #12]
}
 8009ae4:	4618      	mov	r0, r3
 8009ae6:	3714      	adds	r7, #20
 8009ae8:	46bd      	mov	sp, r7
 8009aea:	bdf0      	pop	{r4, r5, r6, r7, pc}

08009aec <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8009aec:	b480      	push	{r7}
 8009aee:	b083      	sub	sp, #12
 8009af0:	af00      	add	r7, sp, #0
 8009af2:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8009af4:	687b      	ldr	r3, [r7, #4]
 8009af6:	f103 0208 	add.w	r2, r3, #8
 8009afa:	687b      	ldr	r3, [r7, #4]
 8009afc:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8009afe:	687b      	ldr	r3, [r7, #4]
 8009b00:	f04f 32ff 	mov.w	r2, #4294967295
 8009b04:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8009b06:	687b      	ldr	r3, [r7, #4]
 8009b08:	f103 0208 	add.w	r2, r3, #8
 8009b0c:	687b      	ldr	r3, [r7, #4]
 8009b0e:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8009b10:	687b      	ldr	r3, [r7, #4]
 8009b12:	f103 0208 	add.w	r2, r3, #8
 8009b16:	687b      	ldr	r3, [r7, #4]
 8009b18:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8009b1a:	687b      	ldr	r3, [r7, #4]
 8009b1c:	2200      	movs	r2, #0
 8009b1e:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8009b20:	bf00      	nop
 8009b22:	370c      	adds	r7, #12
 8009b24:	46bd      	mov	sp, r7
 8009b26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b2a:	4770      	bx	lr

08009b2c <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8009b2c:	b480      	push	{r7}
 8009b2e:	b083      	sub	sp, #12
 8009b30:	af00      	add	r7, sp, #0
 8009b32:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8009b34:	687b      	ldr	r3, [r7, #4]
 8009b36:	2200      	movs	r2, #0
 8009b38:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8009b3a:	bf00      	nop
 8009b3c:	370c      	adds	r7, #12
 8009b3e:	46bd      	mov	sp, r7
 8009b40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b44:	4770      	bx	lr

08009b46 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8009b46:	b480      	push	{r7}
 8009b48:	b085      	sub	sp, #20
 8009b4a:	af00      	add	r7, sp, #0
 8009b4c:	6078      	str	r0, [r7, #4]
 8009b4e:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8009b50:	687b      	ldr	r3, [r7, #4]
 8009b52:	685b      	ldr	r3, [r3, #4]
 8009b54:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8009b56:	683b      	ldr	r3, [r7, #0]
 8009b58:	68fa      	ldr	r2, [r7, #12]
 8009b5a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8009b5c:	68fb      	ldr	r3, [r7, #12]
 8009b5e:	689a      	ldr	r2, [r3, #8]
 8009b60:	683b      	ldr	r3, [r7, #0]
 8009b62:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8009b64:	68fb      	ldr	r3, [r7, #12]
 8009b66:	689b      	ldr	r3, [r3, #8]
 8009b68:	683a      	ldr	r2, [r7, #0]
 8009b6a:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8009b6c:	68fb      	ldr	r3, [r7, #12]
 8009b6e:	683a      	ldr	r2, [r7, #0]
 8009b70:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8009b72:	683b      	ldr	r3, [r7, #0]
 8009b74:	687a      	ldr	r2, [r7, #4]
 8009b76:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8009b78:	687b      	ldr	r3, [r7, #4]
 8009b7a:	681b      	ldr	r3, [r3, #0]
 8009b7c:	1c5a      	adds	r2, r3, #1
 8009b7e:	687b      	ldr	r3, [r7, #4]
 8009b80:	601a      	str	r2, [r3, #0]
}
 8009b82:	bf00      	nop
 8009b84:	3714      	adds	r7, #20
 8009b86:	46bd      	mov	sp, r7
 8009b88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b8c:	4770      	bx	lr

08009b8e <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8009b8e:	b480      	push	{r7}
 8009b90:	b085      	sub	sp, #20
 8009b92:	af00      	add	r7, sp, #0
 8009b94:	6078      	str	r0, [r7, #4]
 8009b96:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8009b98:	683b      	ldr	r3, [r7, #0]
 8009b9a:	681b      	ldr	r3, [r3, #0]
 8009b9c:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8009b9e:	68bb      	ldr	r3, [r7, #8]
 8009ba0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009ba4:	d103      	bne.n	8009bae <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8009ba6:	687b      	ldr	r3, [r7, #4]
 8009ba8:	691b      	ldr	r3, [r3, #16]
 8009baa:	60fb      	str	r3, [r7, #12]
 8009bac:	e00c      	b.n	8009bc8 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8009bae:	687b      	ldr	r3, [r7, #4]
 8009bb0:	3308      	adds	r3, #8
 8009bb2:	60fb      	str	r3, [r7, #12]
 8009bb4:	e002      	b.n	8009bbc <vListInsert+0x2e>
 8009bb6:	68fb      	ldr	r3, [r7, #12]
 8009bb8:	685b      	ldr	r3, [r3, #4]
 8009bba:	60fb      	str	r3, [r7, #12]
 8009bbc:	68fb      	ldr	r3, [r7, #12]
 8009bbe:	685b      	ldr	r3, [r3, #4]
 8009bc0:	681b      	ldr	r3, [r3, #0]
 8009bc2:	68ba      	ldr	r2, [r7, #8]
 8009bc4:	429a      	cmp	r2, r3
 8009bc6:	d2f6      	bcs.n	8009bb6 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8009bc8:	68fb      	ldr	r3, [r7, #12]
 8009bca:	685a      	ldr	r2, [r3, #4]
 8009bcc:	683b      	ldr	r3, [r7, #0]
 8009bce:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8009bd0:	683b      	ldr	r3, [r7, #0]
 8009bd2:	685b      	ldr	r3, [r3, #4]
 8009bd4:	683a      	ldr	r2, [r7, #0]
 8009bd6:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8009bd8:	683b      	ldr	r3, [r7, #0]
 8009bda:	68fa      	ldr	r2, [r7, #12]
 8009bdc:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8009bde:	68fb      	ldr	r3, [r7, #12]
 8009be0:	683a      	ldr	r2, [r7, #0]
 8009be2:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8009be4:	683b      	ldr	r3, [r7, #0]
 8009be6:	687a      	ldr	r2, [r7, #4]
 8009be8:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8009bea:	687b      	ldr	r3, [r7, #4]
 8009bec:	681b      	ldr	r3, [r3, #0]
 8009bee:	1c5a      	adds	r2, r3, #1
 8009bf0:	687b      	ldr	r3, [r7, #4]
 8009bf2:	601a      	str	r2, [r3, #0]
}
 8009bf4:	bf00      	nop
 8009bf6:	3714      	adds	r7, #20
 8009bf8:	46bd      	mov	sp, r7
 8009bfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009bfe:	4770      	bx	lr

08009c00 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8009c00:	b480      	push	{r7}
 8009c02:	b085      	sub	sp, #20
 8009c04:	af00      	add	r7, sp, #0
 8009c06:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8009c08:	687b      	ldr	r3, [r7, #4]
 8009c0a:	691b      	ldr	r3, [r3, #16]
 8009c0c:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8009c0e:	687b      	ldr	r3, [r7, #4]
 8009c10:	685b      	ldr	r3, [r3, #4]
 8009c12:	687a      	ldr	r2, [r7, #4]
 8009c14:	6892      	ldr	r2, [r2, #8]
 8009c16:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8009c18:	687b      	ldr	r3, [r7, #4]
 8009c1a:	689b      	ldr	r3, [r3, #8]
 8009c1c:	687a      	ldr	r2, [r7, #4]
 8009c1e:	6852      	ldr	r2, [r2, #4]
 8009c20:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8009c22:	68fb      	ldr	r3, [r7, #12]
 8009c24:	685b      	ldr	r3, [r3, #4]
 8009c26:	687a      	ldr	r2, [r7, #4]
 8009c28:	429a      	cmp	r2, r3
 8009c2a:	d103      	bne.n	8009c34 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8009c2c:	687b      	ldr	r3, [r7, #4]
 8009c2e:	689a      	ldr	r2, [r3, #8]
 8009c30:	68fb      	ldr	r3, [r7, #12]
 8009c32:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8009c34:	687b      	ldr	r3, [r7, #4]
 8009c36:	2200      	movs	r2, #0
 8009c38:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8009c3a:	68fb      	ldr	r3, [r7, #12]
 8009c3c:	681b      	ldr	r3, [r3, #0]
 8009c3e:	1e5a      	subs	r2, r3, #1
 8009c40:	68fb      	ldr	r3, [r7, #12]
 8009c42:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8009c44:	68fb      	ldr	r3, [r7, #12]
 8009c46:	681b      	ldr	r3, [r3, #0]
}
 8009c48:	4618      	mov	r0, r3
 8009c4a:	3714      	adds	r7, #20
 8009c4c:	46bd      	mov	sp, r7
 8009c4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c52:	4770      	bx	lr

08009c54 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8009c54:	b580      	push	{r7, lr}
 8009c56:	b084      	sub	sp, #16
 8009c58:	af00      	add	r7, sp, #0
 8009c5a:	6078      	str	r0, [r7, #4]
 8009c5c:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8009c5e:	687b      	ldr	r3, [r7, #4]
 8009c60:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8009c62:	68fb      	ldr	r3, [r7, #12]
 8009c64:	2b00      	cmp	r3, #0
 8009c66:	d10a      	bne.n	8009c7e <xQueueGenericReset+0x2a>
	__asm volatile
 8009c68:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009c6c:	f383 8811 	msr	BASEPRI, r3
 8009c70:	f3bf 8f6f 	isb	sy
 8009c74:	f3bf 8f4f 	dsb	sy
 8009c78:	60bb      	str	r3, [r7, #8]
}
 8009c7a:	bf00      	nop
 8009c7c:	e7fe      	b.n	8009c7c <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8009c7e:	f001 fc39 	bl	800b4f4 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8009c82:	68fb      	ldr	r3, [r7, #12]
 8009c84:	681a      	ldr	r2, [r3, #0]
 8009c86:	68fb      	ldr	r3, [r7, #12]
 8009c88:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009c8a:	68f9      	ldr	r1, [r7, #12]
 8009c8c:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8009c8e:	fb01 f303 	mul.w	r3, r1, r3
 8009c92:	441a      	add	r2, r3
 8009c94:	68fb      	ldr	r3, [r7, #12]
 8009c96:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8009c98:	68fb      	ldr	r3, [r7, #12]
 8009c9a:	2200      	movs	r2, #0
 8009c9c:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8009c9e:	68fb      	ldr	r3, [r7, #12]
 8009ca0:	681a      	ldr	r2, [r3, #0]
 8009ca2:	68fb      	ldr	r3, [r7, #12]
 8009ca4:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8009ca6:	68fb      	ldr	r3, [r7, #12]
 8009ca8:	681a      	ldr	r2, [r3, #0]
 8009caa:	68fb      	ldr	r3, [r7, #12]
 8009cac:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009cae:	3b01      	subs	r3, #1
 8009cb0:	68f9      	ldr	r1, [r7, #12]
 8009cb2:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8009cb4:	fb01 f303 	mul.w	r3, r1, r3
 8009cb8:	441a      	add	r2, r3
 8009cba:	68fb      	ldr	r3, [r7, #12]
 8009cbc:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8009cbe:	68fb      	ldr	r3, [r7, #12]
 8009cc0:	22ff      	movs	r2, #255	; 0xff
 8009cc2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8009cc6:	68fb      	ldr	r3, [r7, #12]
 8009cc8:	22ff      	movs	r2, #255	; 0xff
 8009cca:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8009cce:	683b      	ldr	r3, [r7, #0]
 8009cd0:	2b00      	cmp	r3, #0
 8009cd2:	d114      	bne.n	8009cfe <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8009cd4:	68fb      	ldr	r3, [r7, #12]
 8009cd6:	691b      	ldr	r3, [r3, #16]
 8009cd8:	2b00      	cmp	r3, #0
 8009cda:	d01a      	beq.n	8009d12 <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8009cdc:	68fb      	ldr	r3, [r7, #12]
 8009cde:	3310      	adds	r3, #16
 8009ce0:	4618      	mov	r0, r3
 8009ce2:	f001 f80f 	bl	800ad04 <xTaskRemoveFromEventList>
 8009ce6:	4603      	mov	r3, r0
 8009ce8:	2b00      	cmp	r3, #0
 8009cea:	d012      	beq.n	8009d12 <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8009cec:	4b0c      	ldr	r3, [pc, #48]	; (8009d20 <xQueueGenericReset+0xcc>)
 8009cee:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009cf2:	601a      	str	r2, [r3, #0]
 8009cf4:	f3bf 8f4f 	dsb	sy
 8009cf8:	f3bf 8f6f 	isb	sy
 8009cfc:	e009      	b.n	8009d12 <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8009cfe:	68fb      	ldr	r3, [r7, #12]
 8009d00:	3310      	adds	r3, #16
 8009d02:	4618      	mov	r0, r3
 8009d04:	f7ff fef2 	bl	8009aec <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8009d08:	68fb      	ldr	r3, [r7, #12]
 8009d0a:	3324      	adds	r3, #36	; 0x24
 8009d0c:	4618      	mov	r0, r3
 8009d0e:	f7ff feed 	bl	8009aec <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8009d12:	f001 fc1f 	bl	800b554 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8009d16:	2301      	movs	r3, #1
}
 8009d18:	4618      	mov	r0, r3
 8009d1a:	3710      	adds	r7, #16
 8009d1c:	46bd      	mov	sp, r7
 8009d1e:	bd80      	pop	{r7, pc}
 8009d20:	e000ed04 	.word	0xe000ed04

08009d24 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8009d24:	b580      	push	{r7, lr}
 8009d26:	b08a      	sub	sp, #40	; 0x28
 8009d28:	af02      	add	r7, sp, #8
 8009d2a:	60f8      	str	r0, [r7, #12]
 8009d2c:	60b9      	str	r1, [r7, #8]
 8009d2e:	4613      	mov	r3, r2
 8009d30:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8009d32:	68fb      	ldr	r3, [r7, #12]
 8009d34:	2b00      	cmp	r3, #0
 8009d36:	d10a      	bne.n	8009d4e <xQueueGenericCreate+0x2a>
	__asm volatile
 8009d38:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009d3c:	f383 8811 	msr	BASEPRI, r3
 8009d40:	f3bf 8f6f 	isb	sy
 8009d44:	f3bf 8f4f 	dsb	sy
 8009d48:	613b      	str	r3, [r7, #16]
}
 8009d4a:	bf00      	nop
 8009d4c:	e7fe      	b.n	8009d4c <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009d4e:	68fb      	ldr	r3, [r7, #12]
 8009d50:	68ba      	ldr	r2, [r7, #8]
 8009d52:	fb02 f303 	mul.w	r3, r2, r3
 8009d56:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8009d58:	69fb      	ldr	r3, [r7, #28]
 8009d5a:	3348      	adds	r3, #72	; 0x48
 8009d5c:	4618      	mov	r0, r3
 8009d5e:	f001 fcab 	bl	800b6b8 <pvPortMalloc>
 8009d62:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8009d64:	69bb      	ldr	r3, [r7, #24]
 8009d66:	2b00      	cmp	r3, #0
 8009d68:	d011      	beq.n	8009d8e <xQueueGenericCreate+0x6a>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8009d6a:	69bb      	ldr	r3, [r7, #24]
 8009d6c:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8009d6e:	697b      	ldr	r3, [r7, #20]
 8009d70:	3348      	adds	r3, #72	; 0x48
 8009d72:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8009d74:	69bb      	ldr	r3, [r7, #24]
 8009d76:	2200      	movs	r2, #0
 8009d78:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8009d7c:	79fa      	ldrb	r2, [r7, #7]
 8009d7e:	69bb      	ldr	r3, [r7, #24]
 8009d80:	9300      	str	r3, [sp, #0]
 8009d82:	4613      	mov	r3, r2
 8009d84:	697a      	ldr	r2, [r7, #20]
 8009d86:	68b9      	ldr	r1, [r7, #8]
 8009d88:	68f8      	ldr	r0, [r7, #12]
 8009d8a:	f000 f805 	bl	8009d98 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8009d8e:	69bb      	ldr	r3, [r7, #24]
	}
 8009d90:	4618      	mov	r0, r3
 8009d92:	3720      	adds	r7, #32
 8009d94:	46bd      	mov	sp, r7
 8009d96:	bd80      	pop	{r7, pc}

08009d98 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8009d98:	b580      	push	{r7, lr}
 8009d9a:	b084      	sub	sp, #16
 8009d9c:	af00      	add	r7, sp, #0
 8009d9e:	60f8      	str	r0, [r7, #12]
 8009da0:	60b9      	str	r1, [r7, #8]
 8009da2:	607a      	str	r2, [r7, #4]
 8009da4:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8009da6:	68bb      	ldr	r3, [r7, #8]
 8009da8:	2b00      	cmp	r3, #0
 8009daa:	d103      	bne.n	8009db4 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8009dac:	69bb      	ldr	r3, [r7, #24]
 8009dae:	69ba      	ldr	r2, [r7, #24]
 8009db0:	601a      	str	r2, [r3, #0]
 8009db2:	e002      	b.n	8009dba <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8009db4:	69bb      	ldr	r3, [r7, #24]
 8009db6:	687a      	ldr	r2, [r7, #4]
 8009db8:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8009dba:	69bb      	ldr	r3, [r7, #24]
 8009dbc:	68fa      	ldr	r2, [r7, #12]
 8009dbe:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8009dc0:	69bb      	ldr	r3, [r7, #24]
 8009dc2:	68ba      	ldr	r2, [r7, #8]
 8009dc4:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8009dc6:	2101      	movs	r1, #1
 8009dc8:	69b8      	ldr	r0, [r7, #24]
 8009dca:	f7ff ff43 	bl	8009c54 <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8009dce:	bf00      	nop
 8009dd0:	3710      	adds	r7, #16
 8009dd2:	46bd      	mov	sp, r7
 8009dd4:	bd80      	pop	{r7, pc}
	...

08009dd8 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8009dd8:	b580      	push	{r7, lr}
 8009dda:	b08e      	sub	sp, #56	; 0x38
 8009ddc:	af00      	add	r7, sp, #0
 8009dde:	60f8      	str	r0, [r7, #12]
 8009de0:	60b9      	str	r1, [r7, #8]
 8009de2:	607a      	str	r2, [r7, #4]
 8009de4:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8009de6:	2300      	movs	r3, #0
 8009de8:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8009dea:	68fb      	ldr	r3, [r7, #12]
 8009dec:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8009dee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009df0:	2b00      	cmp	r3, #0
 8009df2:	d10a      	bne.n	8009e0a <xQueueGenericSend+0x32>
	__asm volatile
 8009df4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009df8:	f383 8811 	msr	BASEPRI, r3
 8009dfc:	f3bf 8f6f 	isb	sy
 8009e00:	f3bf 8f4f 	dsb	sy
 8009e04:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8009e06:	bf00      	nop
 8009e08:	e7fe      	b.n	8009e08 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8009e0a:	68bb      	ldr	r3, [r7, #8]
 8009e0c:	2b00      	cmp	r3, #0
 8009e0e:	d103      	bne.n	8009e18 <xQueueGenericSend+0x40>
 8009e10:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009e12:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009e14:	2b00      	cmp	r3, #0
 8009e16:	d101      	bne.n	8009e1c <xQueueGenericSend+0x44>
 8009e18:	2301      	movs	r3, #1
 8009e1a:	e000      	b.n	8009e1e <xQueueGenericSend+0x46>
 8009e1c:	2300      	movs	r3, #0
 8009e1e:	2b00      	cmp	r3, #0
 8009e20:	d10a      	bne.n	8009e38 <xQueueGenericSend+0x60>
	__asm volatile
 8009e22:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009e26:	f383 8811 	msr	BASEPRI, r3
 8009e2a:	f3bf 8f6f 	isb	sy
 8009e2e:	f3bf 8f4f 	dsb	sy
 8009e32:	627b      	str	r3, [r7, #36]	; 0x24
}
 8009e34:	bf00      	nop
 8009e36:	e7fe      	b.n	8009e36 <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8009e38:	683b      	ldr	r3, [r7, #0]
 8009e3a:	2b02      	cmp	r3, #2
 8009e3c:	d103      	bne.n	8009e46 <xQueueGenericSend+0x6e>
 8009e3e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009e40:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009e42:	2b01      	cmp	r3, #1
 8009e44:	d101      	bne.n	8009e4a <xQueueGenericSend+0x72>
 8009e46:	2301      	movs	r3, #1
 8009e48:	e000      	b.n	8009e4c <xQueueGenericSend+0x74>
 8009e4a:	2300      	movs	r3, #0
 8009e4c:	2b00      	cmp	r3, #0
 8009e4e:	d10a      	bne.n	8009e66 <xQueueGenericSend+0x8e>
	__asm volatile
 8009e50:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009e54:	f383 8811 	msr	BASEPRI, r3
 8009e58:	f3bf 8f6f 	isb	sy
 8009e5c:	f3bf 8f4f 	dsb	sy
 8009e60:	623b      	str	r3, [r7, #32]
}
 8009e62:	bf00      	nop
 8009e64:	e7fe      	b.n	8009e64 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8009e66:	f001 f90d 	bl	800b084 <xTaskGetSchedulerState>
 8009e6a:	4603      	mov	r3, r0
 8009e6c:	2b00      	cmp	r3, #0
 8009e6e:	d102      	bne.n	8009e76 <xQueueGenericSend+0x9e>
 8009e70:	687b      	ldr	r3, [r7, #4]
 8009e72:	2b00      	cmp	r3, #0
 8009e74:	d101      	bne.n	8009e7a <xQueueGenericSend+0xa2>
 8009e76:	2301      	movs	r3, #1
 8009e78:	e000      	b.n	8009e7c <xQueueGenericSend+0xa4>
 8009e7a:	2300      	movs	r3, #0
 8009e7c:	2b00      	cmp	r3, #0
 8009e7e:	d10a      	bne.n	8009e96 <xQueueGenericSend+0xbe>
	__asm volatile
 8009e80:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009e84:	f383 8811 	msr	BASEPRI, r3
 8009e88:	f3bf 8f6f 	isb	sy
 8009e8c:	f3bf 8f4f 	dsb	sy
 8009e90:	61fb      	str	r3, [r7, #28]
}
 8009e92:	bf00      	nop
 8009e94:	e7fe      	b.n	8009e94 <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8009e96:	f001 fb2d 	bl	800b4f4 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8009e9a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009e9c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8009e9e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009ea0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009ea2:	429a      	cmp	r2, r3
 8009ea4:	d302      	bcc.n	8009eac <xQueueGenericSend+0xd4>
 8009ea6:	683b      	ldr	r3, [r7, #0]
 8009ea8:	2b02      	cmp	r3, #2
 8009eaa:	d129      	bne.n	8009f00 <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8009eac:	683a      	ldr	r2, [r7, #0]
 8009eae:	68b9      	ldr	r1, [r7, #8]
 8009eb0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8009eb2:	f000 f98d 	bl	800a1d0 <prvCopyDataToQueue>
 8009eb6:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8009eb8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009eba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009ebc:	2b00      	cmp	r3, #0
 8009ebe:	d010      	beq.n	8009ee2 <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8009ec0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009ec2:	3324      	adds	r3, #36	; 0x24
 8009ec4:	4618      	mov	r0, r3
 8009ec6:	f000 ff1d 	bl	800ad04 <xTaskRemoveFromEventList>
 8009eca:	4603      	mov	r3, r0
 8009ecc:	2b00      	cmp	r3, #0
 8009ece:	d013      	beq.n	8009ef8 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8009ed0:	4b3f      	ldr	r3, [pc, #252]	; (8009fd0 <xQueueGenericSend+0x1f8>)
 8009ed2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009ed6:	601a      	str	r2, [r3, #0]
 8009ed8:	f3bf 8f4f 	dsb	sy
 8009edc:	f3bf 8f6f 	isb	sy
 8009ee0:	e00a      	b.n	8009ef8 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8009ee2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009ee4:	2b00      	cmp	r3, #0
 8009ee6:	d007      	beq.n	8009ef8 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8009ee8:	4b39      	ldr	r3, [pc, #228]	; (8009fd0 <xQueueGenericSend+0x1f8>)
 8009eea:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009eee:	601a      	str	r2, [r3, #0]
 8009ef0:	f3bf 8f4f 	dsb	sy
 8009ef4:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8009ef8:	f001 fb2c 	bl	800b554 <vPortExitCritical>
				return pdPASS;
 8009efc:	2301      	movs	r3, #1
 8009efe:	e063      	b.n	8009fc8 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8009f00:	687b      	ldr	r3, [r7, #4]
 8009f02:	2b00      	cmp	r3, #0
 8009f04:	d103      	bne.n	8009f0e <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8009f06:	f001 fb25 	bl	800b554 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8009f0a:	2300      	movs	r3, #0
 8009f0c:	e05c      	b.n	8009fc8 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 8009f0e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009f10:	2b00      	cmp	r3, #0
 8009f12:	d106      	bne.n	8009f22 <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8009f14:	f107 0314 	add.w	r3, r7, #20
 8009f18:	4618      	mov	r0, r3
 8009f1a:	f000 ff55 	bl	800adc8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8009f1e:	2301      	movs	r3, #1
 8009f20:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8009f22:	f001 fb17 	bl	800b554 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8009f26:	f000 fcf5 	bl	800a914 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8009f2a:	f001 fae3 	bl	800b4f4 <vPortEnterCritical>
 8009f2e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009f30:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8009f34:	b25b      	sxtb	r3, r3
 8009f36:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009f3a:	d103      	bne.n	8009f44 <xQueueGenericSend+0x16c>
 8009f3c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009f3e:	2200      	movs	r2, #0
 8009f40:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8009f44:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009f46:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8009f4a:	b25b      	sxtb	r3, r3
 8009f4c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009f50:	d103      	bne.n	8009f5a <xQueueGenericSend+0x182>
 8009f52:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009f54:	2200      	movs	r2, #0
 8009f56:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8009f5a:	f001 fafb 	bl	800b554 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8009f5e:	1d3a      	adds	r2, r7, #4
 8009f60:	f107 0314 	add.w	r3, r7, #20
 8009f64:	4611      	mov	r1, r2
 8009f66:	4618      	mov	r0, r3
 8009f68:	f000 ff44 	bl	800adf4 <xTaskCheckForTimeOut>
 8009f6c:	4603      	mov	r3, r0
 8009f6e:	2b00      	cmp	r3, #0
 8009f70:	d124      	bne.n	8009fbc <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8009f72:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8009f74:	f000 fa24 	bl	800a3c0 <prvIsQueueFull>
 8009f78:	4603      	mov	r3, r0
 8009f7a:	2b00      	cmp	r3, #0
 8009f7c:	d018      	beq.n	8009fb0 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8009f7e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009f80:	3310      	adds	r3, #16
 8009f82:	687a      	ldr	r2, [r7, #4]
 8009f84:	4611      	mov	r1, r2
 8009f86:	4618      	mov	r0, r3
 8009f88:	f000 fe98 	bl	800acbc <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8009f8c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8009f8e:	f000 f9af 	bl	800a2f0 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8009f92:	f000 fccd 	bl	800a930 <xTaskResumeAll>
 8009f96:	4603      	mov	r3, r0
 8009f98:	2b00      	cmp	r3, #0
 8009f9a:	f47f af7c 	bne.w	8009e96 <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 8009f9e:	4b0c      	ldr	r3, [pc, #48]	; (8009fd0 <xQueueGenericSend+0x1f8>)
 8009fa0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009fa4:	601a      	str	r2, [r3, #0]
 8009fa6:	f3bf 8f4f 	dsb	sy
 8009faa:	f3bf 8f6f 	isb	sy
 8009fae:	e772      	b.n	8009e96 <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8009fb0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8009fb2:	f000 f99d 	bl	800a2f0 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8009fb6:	f000 fcbb 	bl	800a930 <xTaskResumeAll>
 8009fba:	e76c      	b.n	8009e96 <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8009fbc:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8009fbe:	f000 f997 	bl	800a2f0 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8009fc2:	f000 fcb5 	bl	800a930 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8009fc6:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8009fc8:	4618      	mov	r0, r3
 8009fca:	3738      	adds	r7, #56	; 0x38
 8009fcc:	46bd      	mov	sp, r7
 8009fce:	bd80      	pop	{r7, pc}
 8009fd0:	e000ed04 	.word	0xe000ed04

08009fd4 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8009fd4:	b580      	push	{r7, lr}
 8009fd6:	b08c      	sub	sp, #48	; 0x30
 8009fd8:	af00      	add	r7, sp, #0
 8009fda:	60f8      	str	r0, [r7, #12]
 8009fdc:	60b9      	str	r1, [r7, #8]
 8009fde:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8009fe0:	2300      	movs	r3, #0
 8009fe2:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8009fe4:	68fb      	ldr	r3, [r7, #12]
 8009fe6:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8009fe8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009fea:	2b00      	cmp	r3, #0
 8009fec:	d10a      	bne.n	800a004 <xQueueReceive+0x30>
	__asm volatile
 8009fee:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009ff2:	f383 8811 	msr	BASEPRI, r3
 8009ff6:	f3bf 8f6f 	isb	sy
 8009ffa:	f3bf 8f4f 	dsb	sy
 8009ffe:	623b      	str	r3, [r7, #32]
}
 800a000:	bf00      	nop
 800a002:	e7fe      	b.n	800a002 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800a004:	68bb      	ldr	r3, [r7, #8]
 800a006:	2b00      	cmp	r3, #0
 800a008:	d103      	bne.n	800a012 <xQueueReceive+0x3e>
 800a00a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a00c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a00e:	2b00      	cmp	r3, #0
 800a010:	d101      	bne.n	800a016 <xQueueReceive+0x42>
 800a012:	2301      	movs	r3, #1
 800a014:	e000      	b.n	800a018 <xQueueReceive+0x44>
 800a016:	2300      	movs	r3, #0
 800a018:	2b00      	cmp	r3, #0
 800a01a:	d10a      	bne.n	800a032 <xQueueReceive+0x5e>
	__asm volatile
 800a01c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a020:	f383 8811 	msr	BASEPRI, r3
 800a024:	f3bf 8f6f 	isb	sy
 800a028:	f3bf 8f4f 	dsb	sy
 800a02c:	61fb      	str	r3, [r7, #28]
}
 800a02e:	bf00      	nop
 800a030:	e7fe      	b.n	800a030 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800a032:	f001 f827 	bl	800b084 <xTaskGetSchedulerState>
 800a036:	4603      	mov	r3, r0
 800a038:	2b00      	cmp	r3, #0
 800a03a:	d102      	bne.n	800a042 <xQueueReceive+0x6e>
 800a03c:	687b      	ldr	r3, [r7, #4]
 800a03e:	2b00      	cmp	r3, #0
 800a040:	d101      	bne.n	800a046 <xQueueReceive+0x72>
 800a042:	2301      	movs	r3, #1
 800a044:	e000      	b.n	800a048 <xQueueReceive+0x74>
 800a046:	2300      	movs	r3, #0
 800a048:	2b00      	cmp	r3, #0
 800a04a:	d10a      	bne.n	800a062 <xQueueReceive+0x8e>
	__asm volatile
 800a04c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a050:	f383 8811 	msr	BASEPRI, r3
 800a054:	f3bf 8f6f 	isb	sy
 800a058:	f3bf 8f4f 	dsb	sy
 800a05c:	61bb      	str	r3, [r7, #24]
}
 800a05e:	bf00      	nop
 800a060:	e7fe      	b.n	800a060 <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800a062:	f001 fa47 	bl	800b4f4 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800a066:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a068:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a06a:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800a06c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a06e:	2b00      	cmp	r3, #0
 800a070:	d01f      	beq.n	800a0b2 <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800a072:	68b9      	ldr	r1, [r7, #8]
 800a074:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a076:	f000 f915 	bl	800a2a4 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800a07a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a07c:	1e5a      	subs	r2, r3, #1
 800a07e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a080:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800a082:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a084:	691b      	ldr	r3, [r3, #16]
 800a086:	2b00      	cmp	r3, #0
 800a088:	d00f      	beq.n	800a0aa <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800a08a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a08c:	3310      	adds	r3, #16
 800a08e:	4618      	mov	r0, r3
 800a090:	f000 fe38 	bl	800ad04 <xTaskRemoveFromEventList>
 800a094:	4603      	mov	r3, r0
 800a096:	2b00      	cmp	r3, #0
 800a098:	d007      	beq.n	800a0aa <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800a09a:	4b3d      	ldr	r3, [pc, #244]	; (800a190 <xQueueReceive+0x1bc>)
 800a09c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a0a0:	601a      	str	r2, [r3, #0]
 800a0a2:	f3bf 8f4f 	dsb	sy
 800a0a6:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800a0aa:	f001 fa53 	bl	800b554 <vPortExitCritical>
				return pdPASS;
 800a0ae:	2301      	movs	r3, #1
 800a0b0:	e069      	b.n	800a186 <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800a0b2:	687b      	ldr	r3, [r7, #4]
 800a0b4:	2b00      	cmp	r3, #0
 800a0b6:	d103      	bne.n	800a0c0 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800a0b8:	f001 fa4c 	bl	800b554 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800a0bc:	2300      	movs	r3, #0
 800a0be:	e062      	b.n	800a186 <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 800a0c0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a0c2:	2b00      	cmp	r3, #0
 800a0c4:	d106      	bne.n	800a0d4 <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800a0c6:	f107 0310 	add.w	r3, r7, #16
 800a0ca:	4618      	mov	r0, r3
 800a0cc:	f000 fe7c 	bl	800adc8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800a0d0:	2301      	movs	r3, #1
 800a0d2:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800a0d4:	f001 fa3e 	bl	800b554 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800a0d8:	f000 fc1c 	bl	800a914 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800a0dc:	f001 fa0a 	bl	800b4f4 <vPortEnterCritical>
 800a0e0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a0e2:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800a0e6:	b25b      	sxtb	r3, r3
 800a0e8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a0ec:	d103      	bne.n	800a0f6 <xQueueReceive+0x122>
 800a0ee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a0f0:	2200      	movs	r2, #0
 800a0f2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800a0f6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a0f8:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800a0fc:	b25b      	sxtb	r3, r3
 800a0fe:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a102:	d103      	bne.n	800a10c <xQueueReceive+0x138>
 800a104:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a106:	2200      	movs	r2, #0
 800a108:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800a10c:	f001 fa22 	bl	800b554 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800a110:	1d3a      	adds	r2, r7, #4
 800a112:	f107 0310 	add.w	r3, r7, #16
 800a116:	4611      	mov	r1, r2
 800a118:	4618      	mov	r0, r3
 800a11a:	f000 fe6b 	bl	800adf4 <xTaskCheckForTimeOut>
 800a11e:	4603      	mov	r3, r0
 800a120:	2b00      	cmp	r3, #0
 800a122:	d123      	bne.n	800a16c <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800a124:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a126:	f000 f935 	bl	800a394 <prvIsQueueEmpty>
 800a12a:	4603      	mov	r3, r0
 800a12c:	2b00      	cmp	r3, #0
 800a12e:	d017      	beq.n	800a160 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800a130:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a132:	3324      	adds	r3, #36	; 0x24
 800a134:	687a      	ldr	r2, [r7, #4]
 800a136:	4611      	mov	r1, r2
 800a138:	4618      	mov	r0, r3
 800a13a:	f000 fdbf 	bl	800acbc <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800a13e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a140:	f000 f8d6 	bl	800a2f0 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800a144:	f000 fbf4 	bl	800a930 <xTaskResumeAll>
 800a148:	4603      	mov	r3, r0
 800a14a:	2b00      	cmp	r3, #0
 800a14c:	d189      	bne.n	800a062 <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 800a14e:	4b10      	ldr	r3, [pc, #64]	; (800a190 <xQueueReceive+0x1bc>)
 800a150:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a154:	601a      	str	r2, [r3, #0]
 800a156:	f3bf 8f4f 	dsb	sy
 800a15a:	f3bf 8f6f 	isb	sy
 800a15e:	e780      	b.n	800a062 <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800a160:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a162:	f000 f8c5 	bl	800a2f0 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800a166:	f000 fbe3 	bl	800a930 <xTaskResumeAll>
 800a16a:	e77a      	b.n	800a062 <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800a16c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a16e:	f000 f8bf 	bl	800a2f0 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800a172:	f000 fbdd 	bl	800a930 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800a176:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a178:	f000 f90c 	bl	800a394 <prvIsQueueEmpty>
 800a17c:	4603      	mov	r3, r0
 800a17e:	2b00      	cmp	r3, #0
 800a180:	f43f af6f 	beq.w	800a062 <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800a184:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800a186:	4618      	mov	r0, r3
 800a188:	3730      	adds	r7, #48	; 0x30
 800a18a:	46bd      	mov	sp, r7
 800a18c:	bd80      	pop	{r7, pc}
 800a18e:	bf00      	nop
 800a190:	e000ed04 	.word	0xe000ed04

0800a194 <uxQueueMessagesWaiting>:
	return xReturn;
}
/*-----------------------------------------------------------*/

UBaseType_t uxQueueMessagesWaiting( const QueueHandle_t xQueue )
{
 800a194:	b580      	push	{r7, lr}
 800a196:	b084      	sub	sp, #16
 800a198:	af00      	add	r7, sp, #0
 800a19a:	6078      	str	r0, [r7, #4]
UBaseType_t uxReturn;

	configASSERT( xQueue );
 800a19c:	687b      	ldr	r3, [r7, #4]
 800a19e:	2b00      	cmp	r3, #0
 800a1a0:	d10a      	bne.n	800a1b8 <uxQueueMessagesWaiting+0x24>
	__asm volatile
 800a1a2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a1a6:	f383 8811 	msr	BASEPRI, r3
 800a1aa:	f3bf 8f6f 	isb	sy
 800a1ae:	f3bf 8f4f 	dsb	sy
 800a1b2:	60bb      	str	r3, [r7, #8]
}
 800a1b4:	bf00      	nop
 800a1b6:	e7fe      	b.n	800a1b6 <uxQueueMessagesWaiting+0x22>

	taskENTER_CRITICAL();
 800a1b8:	f001 f99c 	bl	800b4f4 <vPortEnterCritical>
	{
		uxReturn = ( ( Queue_t * ) xQueue )->uxMessagesWaiting;
 800a1bc:	687b      	ldr	r3, [r7, #4]
 800a1be:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a1c0:	60fb      	str	r3, [r7, #12]
	}
	taskEXIT_CRITICAL();
 800a1c2:	f001 f9c7 	bl	800b554 <vPortExitCritical>

	return uxReturn;
 800a1c6:	68fb      	ldr	r3, [r7, #12]
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
 800a1c8:	4618      	mov	r0, r3
 800a1ca:	3710      	adds	r7, #16
 800a1cc:	46bd      	mov	sp, r7
 800a1ce:	bd80      	pop	{r7, pc}

0800a1d0 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800a1d0:	b580      	push	{r7, lr}
 800a1d2:	b086      	sub	sp, #24
 800a1d4:	af00      	add	r7, sp, #0
 800a1d6:	60f8      	str	r0, [r7, #12]
 800a1d8:	60b9      	str	r1, [r7, #8]
 800a1da:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800a1dc:	2300      	movs	r3, #0
 800a1de:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800a1e0:	68fb      	ldr	r3, [r7, #12]
 800a1e2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a1e4:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800a1e6:	68fb      	ldr	r3, [r7, #12]
 800a1e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a1ea:	2b00      	cmp	r3, #0
 800a1ec:	d10d      	bne.n	800a20a <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800a1ee:	68fb      	ldr	r3, [r7, #12]
 800a1f0:	681b      	ldr	r3, [r3, #0]
 800a1f2:	2b00      	cmp	r3, #0
 800a1f4:	d14d      	bne.n	800a292 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800a1f6:	68fb      	ldr	r3, [r7, #12]
 800a1f8:	689b      	ldr	r3, [r3, #8]
 800a1fa:	4618      	mov	r0, r3
 800a1fc:	f000 ff60 	bl	800b0c0 <xTaskPriorityDisinherit>
 800a200:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800a202:	68fb      	ldr	r3, [r7, #12]
 800a204:	2200      	movs	r2, #0
 800a206:	609a      	str	r2, [r3, #8]
 800a208:	e043      	b.n	800a292 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800a20a:	687b      	ldr	r3, [r7, #4]
 800a20c:	2b00      	cmp	r3, #0
 800a20e:	d119      	bne.n	800a244 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800a210:	68fb      	ldr	r3, [r7, #12]
 800a212:	6858      	ldr	r0, [r3, #4]
 800a214:	68fb      	ldr	r3, [r7, #12]
 800a216:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a218:	461a      	mov	r2, r3
 800a21a:	68b9      	ldr	r1, [r7, #8]
 800a21c:	f001 fc5a 	bl	800bad4 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800a220:	68fb      	ldr	r3, [r7, #12]
 800a222:	685a      	ldr	r2, [r3, #4]
 800a224:	68fb      	ldr	r3, [r7, #12]
 800a226:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a228:	441a      	add	r2, r3
 800a22a:	68fb      	ldr	r3, [r7, #12]
 800a22c:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800a22e:	68fb      	ldr	r3, [r7, #12]
 800a230:	685a      	ldr	r2, [r3, #4]
 800a232:	68fb      	ldr	r3, [r7, #12]
 800a234:	689b      	ldr	r3, [r3, #8]
 800a236:	429a      	cmp	r2, r3
 800a238:	d32b      	bcc.n	800a292 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800a23a:	68fb      	ldr	r3, [r7, #12]
 800a23c:	681a      	ldr	r2, [r3, #0]
 800a23e:	68fb      	ldr	r3, [r7, #12]
 800a240:	605a      	str	r2, [r3, #4]
 800a242:	e026      	b.n	800a292 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800a244:	68fb      	ldr	r3, [r7, #12]
 800a246:	68d8      	ldr	r0, [r3, #12]
 800a248:	68fb      	ldr	r3, [r7, #12]
 800a24a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a24c:	461a      	mov	r2, r3
 800a24e:	68b9      	ldr	r1, [r7, #8]
 800a250:	f001 fc40 	bl	800bad4 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800a254:	68fb      	ldr	r3, [r7, #12]
 800a256:	68da      	ldr	r2, [r3, #12]
 800a258:	68fb      	ldr	r3, [r7, #12]
 800a25a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a25c:	425b      	negs	r3, r3
 800a25e:	441a      	add	r2, r3
 800a260:	68fb      	ldr	r3, [r7, #12]
 800a262:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800a264:	68fb      	ldr	r3, [r7, #12]
 800a266:	68da      	ldr	r2, [r3, #12]
 800a268:	68fb      	ldr	r3, [r7, #12]
 800a26a:	681b      	ldr	r3, [r3, #0]
 800a26c:	429a      	cmp	r2, r3
 800a26e:	d207      	bcs.n	800a280 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800a270:	68fb      	ldr	r3, [r7, #12]
 800a272:	689a      	ldr	r2, [r3, #8]
 800a274:	68fb      	ldr	r3, [r7, #12]
 800a276:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a278:	425b      	negs	r3, r3
 800a27a:	441a      	add	r2, r3
 800a27c:	68fb      	ldr	r3, [r7, #12]
 800a27e:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800a280:	687b      	ldr	r3, [r7, #4]
 800a282:	2b02      	cmp	r3, #2
 800a284:	d105      	bne.n	800a292 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800a286:	693b      	ldr	r3, [r7, #16]
 800a288:	2b00      	cmp	r3, #0
 800a28a:	d002      	beq.n	800a292 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800a28c:	693b      	ldr	r3, [r7, #16]
 800a28e:	3b01      	subs	r3, #1
 800a290:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800a292:	693b      	ldr	r3, [r7, #16]
 800a294:	1c5a      	adds	r2, r3, #1
 800a296:	68fb      	ldr	r3, [r7, #12]
 800a298:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 800a29a:	697b      	ldr	r3, [r7, #20]
}
 800a29c:	4618      	mov	r0, r3
 800a29e:	3718      	adds	r7, #24
 800a2a0:	46bd      	mov	sp, r7
 800a2a2:	bd80      	pop	{r7, pc}

0800a2a4 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800a2a4:	b580      	push	{r7, lr}
 800a2a6:	b082      	sub	sp, #8
 800a2a8:	af00      	add	r7, sp, #0
 800a2aa:	6078      	str	r0, [r7, #4]
 800a2ac:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800a2ae:	687b      	ldr	r3, [r7, #4]
 800a2b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a2b2:	2b00      	cmp	r3, #0
 800a2b4:	d018      	beq.n	800a2e8 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800a2b6:	687b      	ldr	r3, [r7, #4]
 800a2b8:	68da      	ldr	r2, [r3, #12]
 800a2ba:	687b      	ldr	r3, [r7, #4]
 800a2bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a2be:	441a      	add	r2, r3
 800a2c0:	687b      	ldr	r3, [r7, #4]
 800a2c2:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800a2c4:	687b      	ldr	r3, [r7, #4]
 800a2c6:	68da      	ldr	r2, [r3, #12]
 800a2c8:	687b      	ldr	r3, [r7, #4]
 800a2ca:	689b      	ldr	r3, [r3, #8]
 800a2cc:	429a      	cmp	r2, r3
 800a2ce:	d303      	bcc.n	800a2d8 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800a2d0:	687b      	ldr	r3, [r7, #4]
 800a2d2:	681a      	ldr	r2, [r3, #0]
 800a2d4:	687b      	ldr	r3, [r7, #4]
 800a2d6:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800a2d8:	687b      	ldr	r3, [r7, #4]
 800a2da:	68d9      	ldr	r1, [r3, #12]
 800a2dc:	687b      	ldr	r3, [r7, #4]
 800a2de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a2e0:	461a      	mov	r2, r3
 800a2e2:	6838      	ldr	r0, [r7, #0]
 800a2e4:	f001 fbf6 	bl	800bad4 <memcpy>
	}
}
 800a2e8:	bf00      	nop
 800a2ea:	3708      	adds	r7, #8
 800a2ec:	46bd      	mov	sp, r7
 800a2ee:	bd80      	pop	{r7, pc}

0800a2f0 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800a2f0:	b580      	push	{r7, lr}
 800a2f2:	b084      	sub	sp, #16
 800a2f4:	af00      	add	r7, sp, #0
 800a2f6:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800a2f8:	f001 f8fc 	bl	800b4f4 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800a2fc:	687b      	ldr	r3, [r7, #4]
 800a2fe:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800a302:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800a304:	e011      	b.n	800a32a <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800a306:	687b      	ldr	r3, [r7, #4]
 800a308:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a30a:	2b00      	cmp	r3, #0
 800a30c:	d012      	beq.n	800a334 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800a30e:	687b      	ldr	r3, [r7, #4]
 800a310:	3324      	adds	r3, #36	; 0x24
 800a312:	4618      	mov	r0, r3
 800a314:	f000 fcf6 	bl	800ad04 <xTaskRemoveFromEventList>
 800a318:	4603      	mov	r3, r0
 800a31a:	2b00      	cmp	r3, #0
 800a31c:	d001      	beq.n	800a322 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800a31e:	f000 fdcb 	bl	800aeb8 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800a322:	7bfb      	ldrb	r3, [r7, #15]
 800a324:	3b01      	subs	r3, #1
 800a326:	b2db      	uxtb	r3, r3
 800a328:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800a32a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800a32e:	2b00      	cmp	r3, #0
 800a330:	dce9      	bgt.n	800a306 <prvUnlockQueue+0x16>
 800a332:	e000      	b.n	800a336 <prvUnlockQueue+0x46>
					break;
 800a334:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800a336:	687b      	ldr	r3, [r7, #4]
 800a338:	22ff      	movs	r2, #255	; 0xff
 800a33a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 800a33e:	f001 f909 	bl	800b554 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800a342:	f001 f8d7 	bl	800b4f4 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800a346:	687b      	ldr	r3, [r7, #4]
 800a348:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800a34c:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800a34e:	e011      	b.n	800a374 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800a350:	687b      	ldr	r3, [r7, #4]
 800a352:	691b      	ldr	r3, [r3, #16]
 800a354:	2b00      	cmp	r3, #0
 800a356:	d012      	beq.n	800a37e <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800a358:	687b      	ldr	r3, [r7, #4]
 800a35a:	3310      	adds	r3, #16
 800a35c:	4618      	mov	r0, r3
 800a35e:	f000 fcd1 	bl	800ad04 <xTaskRemoveFromEventList>
 800a362:	4603      	mov	r3, r0
 800a364:	2b00      	cmp	r3, #0
 800a366:	d001      	beq.n	800a36c <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800a368:	f000 fda6 	bl	800aeb8 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800a36c:	7bbb      	ldrb	r3, [r7, #14]
 800a36e:	3b01      	subs	r3, #1
 800a370:	b2db      	uxtb	r3, r3
 800a372:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800a374:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800a378:	2b00      	cmp	r3, #0
 800a37a:	dce9      	bgt.n	800a350 <prvUnlockQueue+0x60>
 800a37c:	e000      	b.n	800a380 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800a37e:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800a380:	687b      	ldr	r3, [r7, #4]
 800a382:	22ff      	movs	r2, #255	; 0xff
 800a384:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 800a388:	f001 f8e4 	bl	800b554 <vPortExitCritical>
}
 800a38c:	bf00      	nop
 800a38e:	3710      	adds	r7, #16
 800a390:	46bd      	mov	sp, r7
 800a392:	bd80      	pop	{r7, pc}

0800a394 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800a394:	b580      	push	{r7, lr}
 800a396:	b084      	sub	sp, #16
 800a398:	af00      	add	r7, sp, #0
 800a39a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800a39c:	f001 f8aa 	bl	800b4f4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800a3a0:	687b      	ldr	r3, [r7, #4]
 800a3a2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a3a4:	2b00      	cmp	r3, #0
 800a3a6:	d102      	bne.n	800a3ae <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800a3a8:	2301      	movs	r3, #1
 800a3aa:	60fb      	str	r3, [r7, #12]
 800a3ac:	e001      	b.n	800a3b2 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800a3ae:	2300      	movs	r3, #0
 800a3b0:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800a3b2:	f001 f8cf 	bl	800b554 <vPortExitCritical>

	return xReturn;
 800a3b6:	68fb      	ldr	r3, [r7, #12]
}
 800a3b8:	4618      	mov	r0, r3
 800a3ba:	3710      	adds	r7, #16
 800a3bc:	46bd      	mov	sp, r7
 800a3be:	bd80      	pop	{r7, pc}

0800a3c0 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800a3c0:	b580      	push	{r7, lr}
 800a3c2:	b084      	sub	sp, #16
 800a3c4:	af00      	add	r7, sp, #0
 800a3c6:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800a3c8:	f001 f894 	bl	800b4f4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800a3cc:	687b      	ldr	r3, [r7, #4]
 800a3ce:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800a3d0:	687b      	ldr	r3, [r7, #4]
 800a3d2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a3d4:	429a      	cmp	r2, r3
 800a3d6:	d102      	bne.n	800a3de <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800a3d8:	2301      	movs	r3, #1
 800a3da:	60fb      	str	r3, [r7, #12]
 800a3dc:	e001      	b.n	800a3e2 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800a3de:	2300      	movs	r3, #0
 800a3e0:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800a3e2:	f001 f8b7 	bl	800b554 <vPortExitCritical>

	return xReturn;
 800a3e6:	68fb      	ldr	r3, [r7, #12]
}
 800a3e8:	4618      	mov	r0, r3
 800a3ea:	3710      	adds	r7, #16
 800a3ec:	46bd      	mov	sp, r7
 800a3ee:	bd80      	pop	{r7, pc}

0800a3f0 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800a3f0:	b580      	push	{r7, lr}
 800a3f2:	b08e      	sub	sp, #56	; 0x38
 800a3f4:	af04      	add	r7, sp, #16
 800a3f6:	60f8      	str	r0, [r7, #12]
 800a3f8:	60b9      	str	r1, [r7, #8]
 800a3fa:	607a      	str	r2, [r7, #4]
 800a3fc:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800a3fe:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a400:	2b00      	cmp	r3, #0
 800a402:	d10a      	bne.n	800a41a <xTaskCreateStatic+0x2a>
	__asm volatile
 800a404:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a408:	f383 8811 	msr	BASEPRI, r3
 800a40c:	f3bf 8f6f 	isb	sy
 800a410:	f3bf 8f4f 	dsb	sy
 800a414:	623b      	str	r3, [r7, #32]
}
 800a416:	bf00      	nop
 800a418:	e7fe      	b.n	800a418 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800a41a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a41c:	2b00      	cmp	r3, #0
 800a41e:	d10a      	bne.n	800a436 <xTaskCreateStatic+0x46>
	__asm volatile
 800a420:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a424:	f383 8811 	msr	BASEPRI, r3
 800a428:	f3bf 8f6f 	isb	sy
 800a42c:	f3bf 8f4f 	dsb	sy
 800a430:	61fb      	str	r3, [r7, #28]
}
 800a432:	bf00      	nop
 800a434:	e7fe      	b.n	800a434 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800a436:	23b4      	movs	r3, #180	; 0xb4
 800a438:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800a43a:	693b      	ldr	r3, [r7, #16]
 800a43c:	2bb4      	cmp	r3, #180	; 0xb4
 800a43e:	d00a      	beq.n	800a456 <xTaskCreateStatic+0x66>
	__asm volatile
 800a440:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a444:	f383 8811 	msr	BASEPRI, r3
 800a448:	f3bf 8f6f 	isb	sy
 800a44c:	f3bf 8f4f 	dsb	sy
 800a450:	61bb      	str	r3, [r7, #24]
}
 800a452:	bf00      	nop
 800a454:	e7fe      	b.n	800a454 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800a456:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800a458:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a45a:	2b00      	cmp	r3, #0
 800a45c:	d01e      	beq.n	800a49c <xTaskCreateStatic+0xac>
 800a45e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a460:	2b00      	cmp	r3, #0
 800a462:	d01b      	beq.n	800a49c <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800a464:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a466:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800a468:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a46a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800a46c:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800a46e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a470:	2202      	movs	r2, #2
 800a472:	f883 20b1 	strb.w	r2, [r3, #177]	; 0xb1
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800a476:	2300      	movs	r3, #0
 800a478:	9303      	str	r3, [sp, #12]
 800a47a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a47c:	9302      	str	r3, [sp, #8]
 800a47e:	f107 0314 	add.w	r3, r7, #20
 800a482:	9301      	str	r3, [sp, #4]
 800a484:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a486:	9300      	str	r3, [sp, #0]
 800a488:	683b      	ldr	r3, [r7, #0]
 800a48a:	687a      	ldr	r2, [r7, #4]
 800a48c:	68b9      	ldr	r1, [r7, #8]
 800a48e:	68f8      	ldr	r0, [r7, #12]
 800a490:	f000 f850 	bl	800a534 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800a494:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800a496:	f000 f8eb 	bl	800a670 <prvAddNewTaskToReadyList>
 800a49a:	e001      	b.n	800a4a0 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 800a49c:	2300      	movs	r3, #0
 800a49e:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800a4a0:	697b      	ldr	r3, [r7, #20]
	}
 800a4a2:	4618      	mov	r0, r3
 800a4a4:	3728      	adds	r7, #40	; 0x28
 800a4a6:	46bd      	mov	sp, r7
 800a4a8:	bd80      	pop	{r7, pc}

0800a4aa <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800a4aa:	b580      	push	{r7, lr}
 800a4ac:	b08c      	sub	sp, #48	; 0x30
 800a4ae:	af04      	add	r7, sp, #16
 800a4b0:	60f8      	str	r0, [r7, #12]
 800a4b2:	60b9      	str	r1, [r7, #8]
 800a4b4:	603b      	str	r3, [r7, #0]
 800a4b6:	4613      	mov	r3, r2
 800a4b8:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800a4ba:	88fb      	ldrh	r3, [r7, #6]
 800a4bc:	009b      	lsls	r3, r3, #2
 800a4be:	4618      	mov	r0, r3
 800a4c0:	f001 f8fa 	bl	800b6b8 <pvPortMalloc>
 800a4c4:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800a4c6:	697b      	ldr	r3, [r7, #20]
 800a4c8:	2b00      	cmp	r3, #0
 800a4ca:	d00e      	beq.n	800a4ea <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800a4cc:	20b4      	movs	r0, #180	; 0xb4
 800a4ce:	f001 f8f3 	bl	800b6b8 <pvPortMalloc>
 800a4d2:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800a4d4:	69fb      	ldr	r3, [r7, #28]
 800a4d6:	2b00      	cmp	r3, #0
 800a4d8:	d003      	beq.n	800a4e2 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800a4da:	69fb      	ldr	r3, [r7, #28]
 800a4dc:	697a      	ldr	r2, [r7, #20]
 800a4de:	631a      	str	r2, [r3, #48]	; 0x30
 800a4e0:	e005      	b.n	800a4ee <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800a4e2:	6978      	ldr	r0, [r7, #20]
 800a4e4:	f001 f9b4 	bl	800b850 <vPortFree>
 800a4e8:	e001      	b.n	800a4ee <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800a4ea:	2300      	movs	r3, #0
 800a4ec:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800a4ee:	69fb      	ldr	r3, [r7, #28]
 800a4f0:	2b00      	cmp	r3, #0
 800a4f2:	d017      	beq.n	800a524 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800a4f4:	69fb      	ldr	r3, [r7, #28]
 800a4f6:	2200      	movs	r2, #0
 800a4f8:	f883 20b1 	strb.w	r2, [r3, #177]	; 0xb1
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800a4fc:	88fa      	ldrh	r2, [r7, #6]
 800a4fe:	2300      	movs	r3, #0
 800a500:	9303      	str	r3, [sp, #12]
 800a502:	69fb      	ldr	r3, [r7, #28]
 800a504:	9302      	str	r3, [sp, #8]
 800a506:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a508:	9301      	str	r3, [sp, #4]
 800a50a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a50c:	9300      	str	r3, [sp, #0]
 800a50e:	683b      	ldr	r3, [r7, #0]
 800a510:	68b9      	ldr	r1, [r7, #8]
 800a512:	68f8      	ldr	r0, [r7, #12]
 800a514:	f000 f80e 	bl	800a534 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800a518:	69f8      	ldr	r0, [r7, #28]
 800a51a:	f000 f8a9 	bl	800a670 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800a51e:	2301      	movs	r3, #1
 800a520:	61bb      	str	r3, [r7, #24]
 800a522:	e002      	b.n	800a52a <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800a524:	f04f 33ff 	mov.w	r3, #4294967295
 800a528:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800a52a:	69bb      	ldr	r3, [r7, #24]
	}
 800a52c:	4618      	mov	r0, r3
 800a52e:	3720      	adds	r7, #32
 800a530:	46bd      	mov	sp, r7
 800a532:	bd80      	pop	{r7, pc}

0800a534 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800a534:	b580      	push	{r7, lr}
 800a536:	b088      	sub	sp, #32
 800a538:	af00      	add	r7, sp, #0
 800a53a:	60f8      	str	r0, [r7, #12]
 800a53c:	60b9      	str	r1, [r7, #8]
 800a53e:	607a      	str	r2, [r7, #4]
 800a540:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800a542:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a544:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800a546:	687b      	ldr	r3, [r7, #4]
 800a548:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800a54c:	3b01      	subs	r3, #1
 800a54e:	009b      	lsls	r3, r3, #2
 800a550:	4413      	add	r3, r2
 800a552:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800a554:	69bb      	ldr	r3, [r7, #24]
 800a556:	f023 0307 	bic.w	r3, r3, #7
 800a55a:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800a55c:	69bb      	ldr	r3, [r7, #24]
 800a55e:	f003 0307 	and.w	r3, r3, #7
 800a562:	2b00      	cmp	r3, #0
 800a564:	d00a      	beq.n	800a57c <prvInitialiseNewTask+0x48>
	__asm volatile
 800a566:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a56a:	f383 8811 	msr	BASEPRI, r3
 800a56e:	f3bf 8f6f 	isb	sy
 800a572:	f3bf 8f4f 	dsb	sy
 800a576:	617b      	str	r3, [r7, #20]
}
 800a578:	bf00      	nop
 800a57a:	e7fe      	b.n	800a57a <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800a57c:	68bb      	ldr	r3, [r7, #8]
 800a57e:	2b00      	cmp	r3, #0
 800a580:	d01f      	beq.n	800a5c2 <prvInitialiseNewTask+0x8e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800a582:	2300      	movs	r3, #0
 800a584:	61fb      	str	r3, [r7, #28]
 800a586:	e012      	b.n	800a5ae <prvInitialiseNewTask+0x7a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800a588:	68ba      	ldr	r2, [r7, #8]
 800a58a:	69fb      	ldr	r3, [r7, #28]
 800a58c:	4413      	add	r3, r2
 800a58e:	7819      	ldrb	r1, [r3, #0]
 800a590:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800a592:	69fb      	ldr	r3, [r7, #28]
 800a594:	4413      	add	r3, r2
 800a596:	3334      	adds	r3, #52	; 0x34
 800a598:	460a      	mov	r2, r1
 800a59a:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800a59c:	68ba      	ldr	r2, [r7, #8]
 800a59e:	69fb      	ldr	r3, [r7, #28]
 800a5a0:	4413      	add	r3, r2
 800a5a2:	781b      	ldrb	r3, [r3, #0]
 800a5a4:	2b00      	cmp	r3, #0
 800a5a6:	d006      	beq.n	800a5b6 <prvInitialiseNewTask+0x82>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800a5a8:	69fb      	ldr	r3, [r7, #28]
 800a5aa:	3301      	adds	r3, #1
 800a5ac:	61fb      	str	r3, [r7, #28]
 800a5ae:	69fb      	ldr	r3, [r7, #28]
 800a5b0:	2b0f      	cmp	r3, #15
 800a5b2:	d9e9      	bls.n	800a588 <prvInitialiseNewTask+0x54>
 800a5b4:	e000      	b.n	800a5b8 <prvInitialiseNewTask+0x84>
			{
				break;
 800a5b6:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800a5b8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a5ba:	2200      	movs	r2, #0
 800a5bc:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800a5c0:	e003      	b.n	800a5ca <prvInitialiseNewTask+0x96>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800a5c2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a5c4:	2200      	movs	r2, #0
 800a5c6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800a5ca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a5cc:	2b06      	cmp	r3, #6
 800a5ce:	d901      	bls.n	800a5d4 <prvInitialiseNewTask+0xa0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800a5d0:	2306      	movs	r3, #6
 800a5d2:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800a5d4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a5d6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800a5d8:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800a5da:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a5dc:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800a5de:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 800a5e0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a5e2:	2200      	movs	r2, #0
 800a5e4:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800a5e6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a5e8:	3304      	adds	r3, #4
 800a5ea:	4618      	mov	r0, r3
 800a5ec:	f7ff fa9e 	bl	8009b2c <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800a5f0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a5f2:	3318      	adds	r3, #24
 800a5f4:	4618      	mov	r0, r3
 800a5f6:	f7ff fa99 	bl	8009b2c <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800a5fa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a5fc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800a5fe:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a600:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a602:	f1c3 0207 	rsb	r2, r3, #7
 800a606:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a608:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800a60a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a60c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800a60e:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800a610:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a612:	2200      	movs	r2, #0
 800a614:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800a618:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a61a:	2200      	movs	r2, #0
 800a61c:	f883 20b0 	strb.w	r2, [r3, #176]	; 0xb0
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800a620:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a622:	334c      	adds	r3, #76	; 0x4c
 800a624:	2260      	movs	r2, #96	; 0x60
 800a626:	2100      	movs	r1, #0
 800a628:	4618      	mov	r0, r3
 800a62a:	f001 fa61 	bl	800baf0 <memset>
 800a62e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a630:	4a0c      	ldr	r2, [pc, #48]	; (800a664 <prvInitialiseNewTask+0x130>)
 800a632:	651a      	str	r2, [r3, #80]	; 0x50
 800a634:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a636:	4a0c      	ldr	r2, [pc, #48]	; (800a668 <prvInitialiseNewTask+0x134>)
 800a638:	655a      	str	r2, [r3, #84]	; 0x54
 800a63a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a63c:	4a0b      	ldr	r2, [pc, #44]	; (800a66c <prvInitialiseNewTask+0x138>)
 800a63e:	659a      	str	r2, [r3, #88]	; 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800a640:	683a      	ldr	r2, [r7, #0]
 800a642:	68f9      	ldr	r1, [r7, #12]
 800a644:	69b8      	ldr	r0, [r7, #24]
 800a646:	f000 fe27 	bl	800b298 <pxPortInitialiseStack>
 800a64a:	4602      	mov	r2, r0
 800a64c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a64e:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800a650:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a652:	2b00      	cmp	r3, #0
 800a654:	d002      	beq.n	800a65c <prvInitialiseNewTask+0x128>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800a656:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a658:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800a65a:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800a65c:	bf00      	nop
 800a65e:	3720      	adds	r7, #32
 800a660:	46bd      	mov	sp, r7
 800a662:	bd80      	pop	{r7, pc}
 800a664:	0800c008 	.word	0x0800c008
 800a668:	0800c028 	.word	0x0800c028
 800a66c:	0800bfe8 	.word	0x0800bfe8

0800a670 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800a670:	b580      	push	{r7, lr}
 800a672:	b082      	sub	sp, #8
 800a674:	af00      	add	r7, sp, #0
 800a676:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800a678:	f000 ff3c 	bl	800b4f4 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800a67c:	4b2a      	ldr	r3, [pc, #168]	; (800a728 <prvAddNewTaskToReadyList+0xb8>)
 800a67e:	681b      	ldr	r3, [r3, #0]
 800a680:	3301      	adds	r3, #1
 800a682:	4a29      	ldr	r2, [pc, #164]	; (800a728 <prvAddNewTaskToReadyList+0xb8>)
 800a684:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800a686:	4b29      	ldr	r3, [pc, #164]	; (800a72c <prvAddNewTaskToReadyList+0xbc>)
 800a688:	681b      	ldr	r3, [r3, #0]
 800a68a:	2b00      	cmp	r3, #0
 800a68c:	d109      	bne.n	800a6a2 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800a68e:	4a27      	ldr	r2, [pc, #156]	; (800a72c <prvAddNewTaskToReadyList+0xbc>)
 800a690:	687b      	ldr	r3, [r7, #4]
 800a692:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800a694:	4b24      	ldr	r3, [pc, #144]	; (800a728 <prvAddNewTaskToReadyList+0xb8>)
 800a696:	681b      	ldr	r3, [r3, #0]
 800a698:	2b01      	cmp	r3, #1
 800a69a:	d110      	bne.n	800a6be <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800a69c:	f000 fc30 	bl	800af00 <prvInitialiseTaskLists>
 800a6a0:	e00d      	b.n	800a6be <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800a6a2:	4b23      	ldr	r3, [pc, #140]	; (800a730 <prvAddNewTaskToReadyList+0xc0>)
 800a6a4:	681b      	ldr	r3, [r3, #0]
 800a6a6:	2b00      	cmp	r3, #0
 800a6a8:	d109      	bne.n	800a6be <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800a6aa:	4b20      	ldr	r3, [pc, #128]	; (800a72c <prvAddNewTaskToReadyList+0xbc>)
 800a6ac:	681b      	ldr	r3, [r3, #0]
 800a6ae:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a6b0:	687b      	ldr	r3, [r7, #4]
 800a6b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a6b4:	429a      	cmp	r2, r3
 800a6b6:	d802      	bhi.n	800a6be <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800a6b8:	4a1c      	ldr	r2, [pc, #112]	; (800a72c <prvAddNewTaskToReadyList+0xbc>)
 800a6ba:	687b      	ldr	r3, [r7, #4]
 800a6bc:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800a6be:	4b1d      	ldr	r3, [pc, #116]	; (800a734 <prvAddNewTaskToReadyList+0xc4>)
 800a6c0:	681b      	ldr	r3, [r3, #0]
 800a6c2:	3301      	adds	r3, #1
 800a6c4:	4a1b      	ldr	r2, [pc, #108]	; (800a734 <prvAddNewTaskToReadyList+0xc4>)
 800a6c6:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800a6c8:	687b      	ldr	r3, [r7, #4]
 800a6ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a6cc:	2201      	movs	r2, #1
 800a6ce:	409a      	lsls	r2, r3
 800a6d0:	4b19      	ldr	r3, [pc, #100]	; (800a738 <prvAddNewTaskToReadyList+0xc8>)
 800a6d2:	681b      	ldr	r3, [r3, #0]
 800a6d4:	4313      	orrs	r3, r2
 800a6d6:	4a18      	ldr	r2, [pc, #96]	; (800a738 <prvAddNewTaskToReadyList+0xc8>)
 800a6d8:	6013      	str	r3, [r2, #0]
 800a6da:	687b      	ldr	r3, [r7, #4]
 800a6dc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a6de:	4613      	mov	r3, r2
 800a6e0:	009b      	lsls	r3, r3, #2
 800a6e2:	4413      	add	r3, r2
 800a6e4:	009b      	lsls	r3, r3, #2
 800a6e6:	4a15      	ldr	r2, [pc, #84]	; (800a73c <prvAddNewTaskToReadyList+0xcc>)
 800a6e8:	441a      	add	r2, r3
 800a6ea:	687b      	ldr	r3, [r7, #4]
 800a6ec:	3304      	adds	r3, #4
 800a6ee:	4619      	mov	r1, r3
 800a6f0:	4610      	mov	r0, r2
 800a6f2:	f7ff fa28 	bl	8009b46 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800a6f6:	f000 ff2d 	bl	800b554 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800a6fa:	4b0d      	ldr	r3, [pc, #52]	; (800a730 <prvAddNewTaskToReadyList+0xc0>)
 800a6fc:	681b      	ldr	r3, [r3, #0]
 800a6fe:	2b00      	cmp	r3, #0
 800a700:	d00e      	beq.n	800a720 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800a702:	4b0a      	ldr	r3, [pc, #40]	; (800a72c <prvAddNewTaskToReadyList+0xbc>)
 800a704:	681b      	ldr	r3, [r3, #0]
 800a706:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a708:	687b      	ldr	r3, [r7, #4]
 800a70a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a70c:	429a      	cmp	r2, r3
 800a70e:	d207      	bcs.n	800a720 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800a710:	4b0b      	ldr	r3, [pc, #44]	; (800a740 <prvAddNewTaskToReadyList+0xd0>)
 800a712:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a716:	601a      	str	r2, [r3, #0]
 800a718:	f3bf 8f4f 	dsb	sy
 800a71c:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800a720:	bf00      	nop
 800a722:	3708      	adds	r7, #8
 800a724:	46bd      	mov	sp, r7
 800a726:	bd80      	pop	{r7, pc}
 800a728:	20000998 	.word	0x20000998
 800a72c:	20000898 	.word	0x20000898
 800a730:	200009a4 	.word	0x200009a4
 800a734:	200009b4 	.word	0x200009b4
 800a738:	200009a0 	.word	0x200009a0
 800a73c:	2000089c 	.word	0x2000089c
 800a740:	e000ed04 	.word	0xe000ed04

0800a744 <vTaskDelayUntil>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelayUntil == 1 )

	void vTaskDelayUntil( TickType_t * const pxPreviousWakeTime, const TickType_t xTimeIncrement )
	{
 800a744:	b580      	push	{r7, lr}
 800a746:	b08a      	sub	sp, #40	; 0x28
 800a748:	af00      	add	r7, sp, #0
 800a74a:	6078      	str	r0, [r7, #4]
 800a74c:	6039      	str	r1, [r7, #0]
	TickType_t xTimeToWake;
	BaseType_t xAlreadyYielded, xShouldDelay = pdFALSE;
 800a74e:	2300      	movs	r3, #0
 800a750:	627b      	str	r3, [r7, #36]	; 0x24

		configASSERT( pxPreviousWakeTime );
 800a752:	687b      	ldr	r3, [r7, #4]
 800a754:	2b00      	cmp	r3, #0
 800a756:	d10a      	bne.n	800a76e <vTaskDelayUntil+0x2a>
	__asm volatile
 800a758:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a75c:	f383 8811 	msr	BASEPRI, r3
 800a760:	f3bf 8f6f 	isb	sy
 800a764:	f3bf 8f4f 	dsb	sy
 800a768:	617b      	str	r3, [r7, #20]
}
 800a76a:	bf00      	nop
 800a76c:	e7fe      	b.n	800a76c <vTaskDelayUntil+0x28>
		configASSERT( ( xTimeIncrement > 0U ) );
 800a76e:	683b      	ldr	r3, [r7, #0]
 800a770:	2b00      	cmp	r3, #0
 800a772:	d10a      	bne.n	800a78a <vTaskDelayUntil+0x46>
	__asm volatile
 800a774:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a778:	f383 8811 	msr	BASEPRI, r3
 800a77c:	f3bf 8f6f 	isb	sy
 800a780:	f3bf 8f4f 	dsb	sy
 800a784:	613b      	str	r3, [r7, #16]
}
 800a786:	bf00      	nop
 800a788:	e7fe      	b.n	800a788 <vTaskDelayUntil+0x44>
		configASSERT( uxSchedulerSuspended == 0 );
 800a78a:	4b2a      	ldr	r3, [pc, #168]	; (800a834 <vTaskDelayUntil+0xf0>)
 800a78c:	681b      	ldr	r3, [r3, #0]
 800a78e:	2b00      	cmp	r3, #0
 800a790:	d00a      	beq.n	800a7a8 <vTaskDelayUntil+0x64>
	__asm volatile
 800a792:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a796:	f383 8811 	msr	BASEPRI, r3
 800a79a:	f3bf 8f6f 	isb	sy
 800a79e:	f3bf 8f4f 	dsb	sy
 800a7a2:	60fb      	str	r3, [r7, #12]
}
 800a7a4:	bf00      	nop
 800a7a6:	e7fe      	b.n	800a7a6 <vTaskDelayUntil+0x62>

		vTaskSuspendAll();
 800a7a8:	f000 f8b4 	bl	800a914 <vTaskSuspendAll>
		{
			/* Minor optimisation.  The tick count cannot change in this
			block. */
			const TickType_t xConstTickCount = xTickCount;
 800a7ac:	4b22      	ldr	r3, [pc, #136]	; (800a838 <vTaskDelayUntil+0xf4>)
 800a7ae:	681b      	ldr	r3, [r3, #0]
 800a7b0:	623b      	str	r3, [r7, #32]

			/* Generate the tick time at which the task wants to wake. */
			xTimeToWake = *pxPreviousWakeTime + xTimeIncrement;
 800a7b2:	687b      	ldr	r3, [r7, #4]
 800a7b4:	681b      	ldr	r3, [r3, #0]
 800a7b6:	683a      	ldr	r2, [r7, #0]
 800a7b8:	4413      	add	r3, r2
 800a7ba:	61fb      	str	r3, [r7, #28]

			if( xConstTickCount < *pxPreviousWakeTime )
 800a7bc:	687b      	ldr	r3, [r7, #4]
 800a7be:	681b      	ldr	r3, [r3, #0]
 800a7c0:	6a3a      	ldr	r2, [r7, #32]
 800a7c2:	429a      	cmp	r2, r3
 800a7c4:	d20b      	bcs.n	800a7de <vTaskDelayUntil+0x9a>
				/* The tick count has overflowed since this function was
				lasted called.  In this case the only time we should ever
				actually delay is if the wake time has also	overflowed,
				and the wake time is greater than the tick time.  When this
				is the case it is as if neither time had overflowed. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) && ( xTimeToWake > xConstTickCount ) )
 800a7c6:	687b      	ldr	r3, [r7, #4]
 800a7c8:	681b      	ldr	r3, [r3, #0]
 800a7ca:	69fa      	ldr	r2, [r7, #28]
 800a7cc:	429a      	cmp	r2, r3
 800a7ce:	d211      	bcs.n	800a7f4 <vTaskDelayUntil+0xb0>
 800a7d0:	69fa      	ldr	r2, [r7, #28]
 800a7d2:	6a3b      	ldr	r3, [r7, #32]
 800a7d4:	429a      	cmp	r2, r3
 800a7d6:	d90d      	bls.n	800a7f4 <vTaskDelayUntil+0xb0>
				{
					xShouldDelay = pdTRUE;
 800a7d8:	2301      	movs	r3, #1
 800a7da:	627b      	str	r3, [r7, #36]	; 0x24
 800a7dc:	e00a      	b.n	800a7f4 <vTaskDelayUntil+0xb0>
			else
			{
				/* The tick time has not overflowed.  In this case we will
				delay if either the wake time has overflowed, and/or the
				tick time is less than the wake time. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) || ( xTimeToWake > xConstTickCount ) )
 800a7de:	687b      	ldr	r3, [r7, #4]
 800a7e0:	681b      	ldr	r3, [r3, #0]
 800a7e2:	69fa      	ldr	r2, [r7, #28]
 800a7e4:	429a      	cmp	r2, r3
 800a7e6:	d303      	bcc.n	800a7f0 <vTaskDelayUntil+0xac>
 800a7e8:	69fa      	ldr	r2, [r7, #28]
 800a7ea:	6a3b      	ldr	r3, [r7, #32]
 800a7ec:	429a      	cmp	r2, r3
 800a7ee:	d901      	bls.n	800a7f4 <vTaskDelayUntil+0xb0>
				{
					xShouldDelay = pdTRUE;
 800a7f0:	2301      	movs	r3, #1
 800a7f2:	627b      	str	r3, [r7, #36]	; 0x24
					mtCOVERAGE_TEST_MARKER();
				}
			}

			/* Update the wake time ready for the next call. */
			*pxPreviousWakeTime = xTimeToWake;
 800a7f4:	687b      	ldr	r3, [r7, #4]
 800a7f6:	69fa      	ldr	r2, [r7, #28]
 800a7f8:	601a      	str	r2, [r3, #0]

			if( xShouldDelay != pdFALSE )
 800a7fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a7fc:	2b00      	cmp	r3, #0
 800a7fe:	d006      	beq.n	800a80e <vTaskDelayUntil+0xca>
			{
				traceTASK_DELAY_UNTIL( xTimeToWake );

				/* prvAddCurrentTaskToDelayedList() needs the block time, not
				the time to wake, so subtract the current tick count. */
				prvAddCurrentTaskToDelayedList( xTimeToWake - xConstTickCount, pdFALSE );
 800a800:	69fa      	ldr	r2, [r7, #28]
 800a802:	6a3b      	ldr	r3, [r7, #32]
 800a804:	1ad3      	subs	r3, r2, r3
 800a806:	2100      	movs	r1, #0
 800a808:	4618      	mov	r0, r3
 800a80a:	f000 fcdf 	bl	800b1cc <prvAddCurrentTaskToDelayedList>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		xAlreadyYielded = xTaskResumeAll();
 800a80e:	f000 f88f 	bl	800a930 <xTaskResumeAll>
 800a812:	61b8      	str	r0, [r7, #24]

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800a814:	69bb      	ldr	r3, [r7, #24]
 800a816:	2b00      	cmp	r3, #0
 800a818:	d107      	bne.n	800a82a <vTaskDelayUntil+0xe6>
		{
			portYIELD_WITHIN_API();
 800a81a:	4b08      	ldr	r3, [pc, #32]	; (800a83c <vTaskDelayUntil+0xf8>)
 800a81c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a820:	601a      	str	r2, [r3, #0]
 800a822:	f3bf 8f4f 	dsb	sy
 800a826:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800a82a:	bf00      	nop
 800a82c:	3728      	adds	r7, #40	; 0x28
 800a82e:	46bd      	mov	sp, r7
 800a830:	bd80      	pop	{r7, pc}
 800a832:	bf00      	nop
 800a834:	200009c0 	.word	0x200009c0
 800a838:	2000099c 	.word	0x2000099c
 800a83c:	e000ed04 	.word	0xe000ed04

0800a840 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800a840:	b580      	push	{r7, lr}
 800a842:	b08a      	sub	sp, #40	; 0x28
 800a844:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800a846:	2300      	movs	r3, #0
 800a848:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800a84a:	2300      	movs	r3, #0
 800a84c:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800a84e:	463a      	mov	r2, r7
 800a850:	1d39      	adds	r1, r7, #4
 800a852:	f107 0308 	add.w	r3, r7, #8
 800a856:	4618      	mov	r0, r3
 800a858:	f7f7 fc74 	bl	8002144 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800a85c:	6839      	ldr	r1, [r7, #0]
 800a85e:	687b      	ldr	r3, [r7, #4]
 800a860:	68ba      	ldr	r2, [r7, #8]
 800a862:	9202      	str	r2, [sp, #8]
 800a864:	9301      	str	r3, [sp, #4]
 800a866:	2300      	movs	r3, #0
 800a868:	9300      	str	r3, [sp, #0]
 800a86a:	2300      	movs	r3, #0
 800a86c:	460a      	mov	r2, r1
 800a86e:	4921      	ldr	r1, [pc, #132]	; (800a8f4 <vTaskStartScheduler+0xb4>)
 800a870:	4821      	ldr	r0, [pc, #132]	; (800a8f8 <vTaskStartScheduler+0xb8>)
 800a872:	f7ff fdbd 	bl	800a3f0 <xTaskCreateStatic>
 800a876:	4603      	mov	r3, r0
 800a878:	4a20      	ldr	r2, [pc, #128]	; (800a8fc <vTaskStartScheduler+0xbc>)
 800a87a:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800a87c:	4b1f      	ldr	r3, [pc, #124]	; (800a8fc <vTaskStartScheduler+0xbc>)
 800a87e:	681b      	ldr	r3, [r3, #0]
 800a880:	2b00      	cmp	r3, #0
 800a882:	d002      	beq.n	800a88a <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800a884:	2301      	movs	r3, #1
 800a886:	617b      	str	r3, [r7, #20]
 800a888:	e001      	b.n	800a88e <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800a88a:	2300      	movs	r3, #0
 800a88c:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800a88e:	697b      	ldr	r3, [r7, #20]
 800a890:	2b01      	cmp	r3, #1
 800a892:	d11b      	bne.n	800a8cc <vTaskStartScheduler+0x8c>
	__asm volatile
 800a894:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a898:	f383 8811 	msr	BASEPRI, r3
 800a89c:	f3bf 8f6f 	isb	sy
 800a8a0:	f3bf 8f4f 	dsb	sy
 800a8a4:	613b      	str	r3, [r7, #16]
}
 800a8a6:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800a8a8:	4b15      	ldr	r3, [pc, #84]	; (800a900 <vTaskStartScheduler+0xc0>)
 800a8aa:	681b      	ldr	r3, [r3, #0]
 800a8ac:	334c      	adds	r3, #76	; 0x4c
 800a8ae:	4a15      	ldr	r2, [pc, #84]	; (800a904 <vTaskStartScheduler+0xc4>)
 800a8b0:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800a8b2:	4b15      	ldr	r3, [pc, #84]	; (800a908 <vTaskStartScheduler+0xc8>)
 800a8b4:	f04f 32ff 	mov.w	r2, #4294967295
 800a8b8:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800a8ba:	4b14      	ldr	r3, [pc, #80]	; (800a90c <vTaskStartScheduler+0xcc>)
 800a8bc:	2201      	movs	r2, #1
 800a8be:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800a8c0:	4b13      	ldr	r3, [pc, #76]	; (800a910 <vTaskStartScheduler+0xd0>)
 800a8c2:	2200      	movs	r2, #0
 800a8c4:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800a8c6:	f000 fd73 	bl	800b3b0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800a8ca:	e00e      	b.n	800a8ea <vTaskStartScheduler+0xaa>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800a8cc:	697b      	ldr	r3, [r7, #20]
 800a8ce:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a8d2:	d10a      	bne.n	800a8ea <vTaskStartScheduler+0xaa>
	__asm volatile
 800a8d4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a8d8:	f383 8811 	msr	BASEPRI, r3
 800a8dc:	f3bf 8f6f 	isb	sy
 800a8e0:	f3bf 8f4f 	dsb	sy
 800a8e4:	60fb      	str	r3, [r7, #12]
}
 800a8e6:	bf00      	nop
 800a8e8:	e7fe      	b.n	800a8e8 <vTaskStartScheduler+0xa8>
}
 800a8ea:	bf00      	nop
 800a8ec:	3718      	adds	r7, #24
 800a8ee:	46bd      	mov	sp, r7
 800a8f0:	bd80      	pop	{r7, pc}
 800a8f2:	bf00      	nop
 800a8f4:	0800bf60 	.word	0x0800bf60
 800a8f8:	0800aed1 	.word	0x0800aed1
 800a8fc:	200009bc 	.word	0x200009bc
 800a900:	20000898 	.word	0x20000898
 800a904:	20000050 	.word	0x20000050
 800a908:	200009b8 	.word	0x200009b8
 800a90c:	200009a4 	.word	0x200009a4
 800a910:	2000099c 	.word	0x2000099c

0800a914 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800a914:	b480      	push	{r7}
 800a916:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800a918:	4b04      	ldr	r3, [pc, #16]	; (800a92c <vTaskSuspendAll+0x18>)
 800a91a:	681b      	ldr	r3, [r3, #0]
 800a91c:	3301      	adds	r3, #1
 800a91e:	4a03      	ldr	r2, [pc, #12]	; (800a92c <vTaskSuspendAll+0x18>)
 800a920:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800a922:	bf00      	nop
 800a924:	46bd      	mov	sp, r7
 800a926:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a92a:	4770      	bx	lr
 800a92c:	200009c0 	.word	0x200009c0

0800a930 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800a930:	b580      	push	{r7, lr}
 800a932:	b084      	sub	sp, #16
 800a934:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800a936:	2300      	movs	r3, #0
 800a938:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800a93a:	2300      	movs	r3, #0
 800a93c:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800a93e:	4b41      	ldr	r3, [pc, #260]	; (800aa44 <xTaskResumeAll+0x114>)
 800a940:	681b      	ldr	r3, [r3, #0]
 800a942:	2b00      	cmp	r3, #0
 800a944:	d10a      	bne.n	800a95c <xTaskResumeAll+0x2c>
	__asm volatile
 800a946:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a94a:	f383 8811 	msr	BASEPRI, r3
 800a94e:	f3bf 8f6f 	isb	sy
 800a952:	f3bf 8f4f 	dsb	sy
 800a956:	603b      	str	r3, [r7, #0]
}
 800a958:	bf00      	nop
 800a95a:	e7fe      	b.n	800a95a <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800a95c:	f000 fdca 	bl	800b4f4 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800a960:	4b38      	ldr	r3, [pc, #224]	; (800aa44 <xTaskResumeAll+0x114>)
 800a962:	681b      	ldr	r3, [r3, #0]
 800a964:	3b01      	subs	r3, #1
 800a966:	4a37      	ldr	r2, [pc, #220]	; (800aa44 <xTaskResumeAll+0x114>)
 800a968:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800a96a:	4b36      	ldr	r3, [pc, #216]	; (800aa44 <xTaskResumeAll+0x114>)
 800a96c:	681b      	ldr	r3, [r3, #0]
 800a96e:	2b00      	cmp	r3, #0
 800a970:	d161      	bne.n	800aa36 <xTaskResumeAll+0x106>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800a972:	4b35      	ldr	r3, [pc, #212]	; (800aa48 <xTaskResumeAll+0x118>)
 800a974:	681b      	ldr	r3, [r3, #0]
 800a976:	2b00      	cmp	r3, #0
 800a978:	d05d      	beq.n	800aa36 <xTaskResumeAll+0x106>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800a97a:	e02e      	b.n	800a9da <xTaskResumeAll+0xaa>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a97c:	4b33      	ldr	r3, [pc, #204]	; (800aa4c <xTaskResumeAll+0x11c>)
 800a97e:	68db      	ldr	r3, [r3, #12]
 800a980:	68db      	ldr	r3, [r3, #12]
 800a982:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800a984:	68fb      	ldr	r3, [r7, #12]
 800a986:	3318      	adds	r3, #24
 800a988:	4618      	mov	r0, r3
 800a98a:	f7ff f939 	bl	8009c00 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800a98e:	68fb      	ldr	r3, [r7, #12]
 800a990:	3304      	adds	r3, #4
 800a992:	4618      	mov	r0, r3
 800a994:	f7ff f934 	bl	8009c00 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800a998:	68fb      	ldr	r3, [r7, #12]
 800a99a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a99c:	2201      	movs	r2, #1
 800a99e:	409a      	lsls	r2, r3
 800a9a0:	4b2b      	ldr	r3, [pc, #172]	; (800aa50 <xTaskResumeAll+0x120>)
 800a9a2:	681b      	ldr	r3, [r3, #0]
 800a9a4:	4313      	orrs	r3, r2
 800a9a6:	4a2a      	ldr	r2, [pc, #168]	; (800aa50 <xTaskResumeAll+0x120>)
 800a9a8:	6013      	str	r3, [r2, #0]
 800a9aa:	68fb      	ldr	r3, [r7, #12]
 800a9ac:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a9ae:	4613      	mov	r3, r2
 800a9b0:	009b      	lsls	r3, r3, #2
 800a9b2:	4413      	add	r3, r2
 800a9b4:	009b      	lsls	r3, r3, #2
 800a9b6:	4a27      	ldr	r2, [pc, #156]	; (800aa54 <xTaskResumeAll+0x124>)
 800a9b8:	441a      	add	r2, r3
 800a9ba:	68fb      	ldr	r3, [r7, #12]
 800a9bc:	3304      	adds	r3, #4
 800a9be:	4619      	mov	r1, r3
 800a9c0:	4610      	mov	r0, r2
 800a9c2:	f7ff f8c0 	bl	8009b46 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800a9c6:	68fb      	ldr	r3, [r7, #12]
 800a9c8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a9ca:	4b23      	ldr	r3, [pc, #140]	; (800aa58 <xTaskResumeAll+0x128>)
 800a9cc:	681b      	ldr	r3, [r3, #0]
 800a9ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a9d0:	429a      	cmp	r2, r3
 800a9d2:	d302      	bcc.n	800a9da <xTaskResumeAll+0xaa>
					{
						xYieldPending = pdTRUE;
 800a9d4:	4b21      	ldr	r3, [pc, #132]	; (800aa5c <xTaskResumeAll+0x12c>)
 800a9d6:	2201      	movs	r2, #1
 800a9d8:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800a9da:	4b1c      	ldr	r3, [pc, #112]	; (800aa4c <xTaskResumeAll+0x11c>)
 800a9dc:	681b      	ldr	r3, [r3, #0]
 800a9de:	2b00      	cmp	r3, #0
 800a9e0:	d1cc      	bne.n	800a97c <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800a9e2:	68fb      	ldr	r3, [r7, #12]
 800a9e4:	2b00      	cmp	r3, #0
 800a9e6:	d001      	beq.n	800a9ec <xTaskResumeAll+0xbc>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800a9e8:	f000 fb2c 	bl	800b044 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800a9ec:	4b1c      	ldr	r3, [pc, #112]	; (800aa60 <xTaskResumeAll+0x130>)
 800a9ee:	681b      	ldr	r3, [r3, #0]
 800a9f0:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800a9f2:	687b      	ldr	r3, [r7, #4]
 800a9f4:	2b00      	cmp	r3, #0
 800a9f6:	d010      	beq.n	800aa1a <xTaskResumeAll+0xea>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800a9f8:	f000 f846 	bl	800aa88 <xTaskIncrementTick>
 800a9fc:	4603      	mov	r3, r0
 800a9fe:	2b00      	cmp	r3, #0
 800aa00:	d002      	beq.n	800aa08 <xTaskResumeAll+0xd8>
							{
								xYieldPending = pdTRUE;
 800aa02:	4b16      	ldr	r3, [pc, #88]	; (800aa5c <xTaskResumeAll+0x12c>)
 800aa04:	2201      	movs	r2, #1
 800aa06:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800aa08:	687b      	ldr	r3, [r7, #4]
 800aa0a:	3b01      	subs	r3, #1
 800aa0c:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800aa0e:	687b      	ldr	r3, [r7, #4]
 800aa10:	2b00      	cmp	r3, #0
 800aa12:	d1f1      	bne.n	800a9f8 <xTaskResumeAll+0xc8>

						xPendedTicks = 0;
 800aa14:	4b12      	ldr	r3, [pc, #72]	; (800aa60 <xTaskResumeAll+0x130>)
 800aa16:	2200      	movs	r2, #0
 800aa18:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800aa1a:	4b10      	ldr	r3, [pc, #64]	; (800aa5c <xTaskResumeAll+0x12c>)
 800aa1c:	681b      	ldr	r3, [r3, #0]
 800aa1e:	2b00      	cmp	r3, #0
 800aa20:	d009      	beq.n	800aa36 <xTaskResumeAll+0x106>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800aa22:	2301      	movs	r3, #1
 800aa24:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800aa26:	4b0f      	ldr	r3, [pc, #60]	; (800aa64 <xTaskResumeAll+0x134>)
 800aa28:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800aa2c:	601a      	str	r2, [r3, #0]
 800aa2e:	f3bf 8f4f 	dsb	sy
 800aa32:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800aa36:	f000 fd8d 	bl	800b554 <vPortExitCritical>

	return xAlreadyYielded;
 800aa3a:	68bb      	ldr	r3, [r7, #8]
}
 800aa3c:	4618      	mov	r0, r3
 800aa3e:	3710      	adds	r7, #16
 800aa40:	46bd      	mov	sp, r7
 800aa42:	bd80      	pop	{r7, pc}
 800aa44:	200009c0 	.word	0x200009c0
 800aa48:	20000998 	.word	0x20000998
 800aa4c:	20000958 	.word	0x20000958
 800aa50:	200009a0 	.word	0x200009a0
 800aa54:	2000089c 	.word	0x2000089c
 800aa58:	20000898 	.word	0x20000898
 800aa5c:	200009ac 	.word	0x200009ac
 800aa60:	200009a8 	.word	0x200009a8
 800aa64:	e000ed04 	.word	0xe000ed04

0800aa68 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800aa68:	b480      	push	{r7}
 800aa6a:	b083      	sub	sp, #12
 800aa6c:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800aa6e:	4b05      	ldr	r3, [pc, #20]	; (800aa84 <xTaskGetTickCount+0x1c>)
 800aa70:	681b      	ldr	r3, [r3, #0]
 800aa72:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800aa74:	687b      	ldr	r3, [r7, #4]
}
 800aa76:	4618      	mov	r0, r3
 800aa78:	370c      	adds	r7, #12
 800aa7a:	46bd      	mov	sp, r7
 800aa7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa80:	4770      	bx	lr
 800aa82:	bf00      	nop
 800aa84:	2000099c 	.word	0x2000099c

0800aa88 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800aa88:	b580      	push	{r7, lr}
 800aa8a:	b086      	sub	sp, #24
 800aa8c:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800aa8e:	2300      	movs	r3, #0
 800aa90:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800aa92:	4b4e      	ldr	r3, [pc, #312]	; (800abcc <xTaskIncrementTick+0x144>)
 800aa94:	681b      	ldr	r3, [r3, #0]
 800aa96:	2b00      	cmp	r3, #0
 800aa98:	f040 808e 	bne.w	800abb8 <xTaskIncrementTick+0x130>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800aa9c:	4b4c      	ldr	r3, [pc, #304]	; (800abd0 <xTaskIncrementTick+0x148>)
 800aa9e:	681b      	ldr	r3, [r3, #0]
 800aaa0:	3301      	adds	r3, #1
 800aaa2:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800aaa4:	4a4a      	ldr	r2, [pc, #296]	; (800abd0 <xTaskIncrementTick+0x148>)
 800aaa6:	693b      	ldr	r3, [r7, #16]
 800aaa8:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800aaaa:	693b      	ldr	r3, [r7, #16]
 800aaac:	2b00      	cmp	r3, #0
 800aaae:	d120      	bne.n	800aaf2 <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 800aab0:	4b48      	ldr	r3, [pc, #288]	; (800abd4 <xTaskIncrementTick+0x14c>)
 800aab2:	681b      	ldr	r3, [r3, #0]
 800aab4:	681b      	ldr	r3, [r3, #0]
 800aab6:	2b00      	cmp	r3, #0
 800aab8:	d00a      	beq.n	800aad0 <xTaskIncrementTick+0x48>
	__asm volatile
 800aaba:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aabe:	f383 8811 	msr	BASEPRI, r3
 800aac2:	f3bf 8f6f 	isb	sy
 800aac6:	f3bf 8f4f 	dsb	sy
 800aaca:	603b      	str	r3, [r7, #0]
}
 800aacc:	bf00      	nop
 800aace:	e7fe      	b.n	800aace <xTaskIncrementTick+0x46>
 800aad0:	4b40      	ldr	r3, [pc, #256]	; (800abd4 <xTaskIncrementTick+0x14c>)
 800aad2:	681b      	ldr	r3, [r3, #0]
 800aad4:	60fb      	str	r3, [r7, #12]
 800aad6:	4b40      	ldr	r3, [pc, #256]	; (800abd8 <xTaskIncrementTick+0x150>)
 800aad8:	681b      	ldr	r3, [r3, #0]
 800aada:	4a3e      	ldr	r2, [pc, #248]	; (800abd4 <xTaskIncrementTick+0x14c>)
 800aadc:	6013      	str	r3, [r2, #0]
 800aade:	4a3e      	ldr	r2, [pc, #248]	; (800abd8 <xTaskIncrementTick+0x150>)
 800aae0:	68fb      	ldr	r3, [r7, #12]
 800aae2:	6013      	str	r3, [r2, #0]
 800aae4:	4b3d      	ldr	r3, [pc, #244]	; (800abdc <xTaskIncrementTick+0x154>)
 800aae6:	681b      	ldr	r3, [r3, #0]
 800aae8:	3301      	adds	r3, #1
 800aaea:	4a3c      	ldr	r2, [pc, #240]	; (800abdc <xTaskIncrementTick+0x154>)
 800aaec:	6013      	str	r3, [r2, #0]
 800aaee:	f000 faa9 	bl	800b044 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800aaf2:	4b3b      	ldr	r3, [pc, #236]	; (800abe0 <xTaskIncrementTick+0x158>)
 800aaf4:	681b      	ldr	r3, [r3, #0]
 800aaf6:	693a      	ldr	r2, [r7, #16]
 800aaf8:	429a      	cmp	r2, r3
 800aafa:	d348      	bcc.n	800ab8e <xTaskIncrementTick+0x106>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800aafc:	4b35      	ldr	r3, [pc, #212]	; (800abd4 <xTaskIncrementTick+0x14c>)
 800aafe:	681b      	ldr	r3, [r3, #0]
 800ab00:	681b      	ldr	r3, [r3, #0]
 800ab02:	2b00      	cmp	r3, #0
 800ab04:	d104      	bne.n	800ab10 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800ab06:	4b36      	ldr	r3, [pc, #216]	; (800abe0 <xTaskIncrementTick+0x158>)
 800ab08:	f04f 32ff 	mov.w	r2, #4294967295
 800ab0c:	601a      	str	r2, [r3, #0]
					break;
 800ab0e:	e03e      	b.n	800ab8e <xTaskIncrementTick+0x106>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800ab10:	4b30      	ldr	r3, [pc, #192]	; (800abd4 <xTaskIncrementTick+0x14c>)
 800ab12:	681b      	ldr	r3, [r3, #0]
 800ab14:	68db      	ldr	r3, [r3, #12]
 800ab16:	68db      	ldr	r3, [r3, #12]
 800ab18:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800ab1a:	68bb      	ldr	r3, [r7, #8]
 800ab1c:	685b      	ldr	r3, [r3, #4]
 800ab1e:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800ab20:	693a      	ldr	r2, [r7, #16]
 800ab22:	687b      	ldr	r3, [r7, #4]
 800ab24:	429a      	cmp	r2, r3
 800ab26:	d203      	bcs.n	800ab30 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800ab28:	4a2d      	ldr	r2, [pc, #180]	; (800abe0 <xTaskIncrementTick+0x158>)
 800ab2a:	687b      	ldr	r3, [r7, #4]
 800ab2c:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800ab2e:	e02e      	b.n	800ab8e <xTaskIncrementTick+0x106>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800ab30:	68bb      	ldr	r3, [r7, #8]
 800ab32:	3304      	adds	r3, #4
 800ab34:	4618      	mov	r0, r3
 800ab36:	f7ff f863 	bl	8009c00 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800ab3a:	68bb      	ldr	r3, [r7, #8]
 800ab3c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ab3e:	2b00      	cmp	r3, #0
 800ab40:	d004      	beq.n	800ab4c <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800ab42:	68bb      	ldr	r3, [r7, #8]
 800ab44:	3318      	adds	r3, #24
 800ab46:	4618      	mov	r0, r3
 800ab48:	f7ff f85a 	bl	8009c00 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800ab4c:	68bb      	ldr	r3, [r7, #8]
 800ab4e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ab50:	2201      	movs	r2, #1
 800ab52:	409a      	lsls	r2, r3
 800ab54:	4b23      	ldr	r3, [pc, #140]	; (800abe4 <xTaskIncrementTick+0x15c>)
 800ab56:	681b      	ldr	r3, [r3, #0]
 800ab58:	4313      	orrs	r3, r2
 800ab5a:	4a22      	ldr	r2, [pc, #136]	; (800abe4 <xTaskIncrementTick+0x15c>)
 800ab5c:	6013      	str	r3, [r2, #0]
 800ab5e:	68bb      	ldr	r3, [r7, #8]
 800ab60:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ab62:	4613      	mov	r3, r2
 800ab64:	009b      	lsls	r3, r3, #2
 800ab66:	4413      	add	r3, r2
 800ab68:	009b      	lsls	r3, r3, #2
 800ab6a:	4a1f      	ldr	r2, [pc, #124]	; (800abe8 <xTaskIncrementTick+0x160>)
 800ab6c:	441a      	add	r2, r3
 800ab6e:	68bb      	ldr	r3, [r7, #8]
 800ab70:	3304      	adds	r3, #4
 800ab72:	4619      	mov	r1, r3
 800ab74:	4610      	mov	r0, r2
 800ab76:	f7fe ffe6 	bl	8009b46 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800ab7a:	68bb      	ldr	r3, [r7, #8]
 800ab7c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ab7e:	4b1b      	ldr	r3, [pc, #108]	; (800abec <xTaskIncrementTick+0x164>)
 800ab80:	681b      	ldr	r3, [r3, #0]
 800ab82:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ab84:	429a      	cmp	r2, r3
 800ab86:	d3b9      	bcc.n	800aafc <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 800ab88:	2301      	movs	r3, #1
 800ab8a:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800ab8c:	e7b6      	b.n	800aafc <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800ab8e:	4b17      	ldr	r3, [pc, #92]	; (800abec <xTaskIncrementTick+0x164>)
 800ab90:	681b      	ldr	r3, [r3, #0]
 800ab92:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ab94:	4914      	ldr	r1, [pc, #80]	; (800abe8 <xTaskIncrementTick+0x160>)
 800ab96:	4613      	mov	r3, r2
 800ab98:	009b      	lsls	r3, r3, #2
 800ab9a:	4413      	add	r3, r2
 800ab9c:	009b      	lsls	r3, r3, #2
 800ab9e:	440b      	add	r3, r1
 800aba0:	681b      	ldr	r3, [r3, #0]
 800aba2:	2b01      	cmp	r3, #1
 800aba4:	d901      	bls.n	800abaa <xTaskIncrementTick+0x122>
			{
				xSwitchRequired = pdTRUE;
 800aba6:	2301      	movs	r3, #1
 800aba8:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800abaa:	4b11      	ldr	r3, [pc, #68]	; (800abf0 <xTaskIncrementTick+0x168>)
 800abac:	681b      	ldr	r3, [r3, #0]
 800abae:	2b00      	cmp	r3, #0
 800abb0:	d007      	beq.n	800abc2 <xTaskIncrementTick+0x13a>
			{
				xSwitchRequired = pdTRUE;
 800abb2:	2301      	movs	r3, #1
 800abb4:	617b      	str	r3, [r7, #20]
 800abb6:	e004      	b.n	800abc2 <xTaskIncrementTick+0x13a>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800abb8:	4b0e      	ldr	r3, [pc, #56]	; (800abf4 <xTaskIncrementTick+0x16c>)
 800abba:	681b      	ldr	r3, [r3, #0]
 800abbc:	3301      	adds	r3, #1
 800abbe:	4a0d      	ldr	r2, [pc, #52]	; (800abf4 <xTaskIncrementTick+0x16c>)
 800abc0:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800abc2:	697b      	ldr	r3, [r7, #20]
}
 800abc4:	4618      	mov	r0, r3
 800abc6:	3718      	adds	r7, #24
 800abc8:	46bd      	mov	sp, r7
 800abca:	bd80      	pop	{r7, pc}
 800abcc:	200009c0 	.word	0x200009c0
 800abd0:	2000099c 	.word	0x2000099c
 800abd4:	20000950 	.word	0x20000950
 800abd8:	20000954 	.word	0x20000954
 800abdc:	200009b0 	.word	0x200009b0
 800abe0:	200009b8 	.word	0x200009b8
 800abe4:	200009a0 	.word	0x200009a0
 800abe8:	2000089c 	.word	0x2000089c
 800abec:	20000898 	.word	0x20000898
 800abf0:	200009ac 	.word	0x200009ac
 800abf4:	200009a8 	.word	0x200009a8

0800abf8 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800abf8:	b480      	push	{r7}
 800abfa:	b087      	sub	sp, #28
 800abfc:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800abfe:	4b29      	ldr	r3, [pc, #164]	; (800aca4 <vTaskSwitchContext+0xac>)
 800ac00:	681b      	ldr	r3, [r3, #0]
 800ac02:	2b00      	cmp	r3, #0
 800ac04:	d003      	beq.n	800ac0e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800ac06:	4b28      	ldr	r3, [pc, #160]	; (800aca8 <vTaskSwitchContext+0xb0>)
 800ac08:	2201      	movs	r2, #1
 800ac0a:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800ac0c:	e044      	b.n	800ac98 <vTaskSwitchContext+0xa0>
		xYieldPending = pdFALSE;
 800ac0e:	4b26      	ldr	r3, [pc, #152]	; (800aca8 <vTaskSwitchContext+0xb0>)
 800ac10:	2200      	movs	r2, #0
 800ac12:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800ac14:	4b25      	ldr	r3, [pc, #148]	; (800acac <vTaskSwitchContext+0xb4>)
 800ac16:	681b      	ldr	r3, [r3, #0]
 800ac18:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 800ac1a:	68fb      	ldr	r3, [r7, #12]
 800ac1c:	fab3 f383 	clz	r3, r3
 800ac20:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 800ac22:	7afb      	ldrb	r3, [r7, #11]
 800ac24:	f1c3 031f 	rsb	r3, r3, #31
 800ac28:	617b      	str	r3, [r7, #20]
 800ac2a:	4921      	ldr	r1, [pc, #132]	; (800acb0 <vTaskSwitchContext+0xb8>)
 800ac2c:	697a      	ldr	r2, [r7, #20]
 800ac2e:	4613      	mov	r3, r2
 800ac30:	009b      	lsls	r3, r3, #2
 800ac32:	4413      	add	r3, r2
 800ac34:	009b      	lsls	r3, r3, #2
 800ac36:	440b      	add	r3, r1
 800ac38:	681b      	ldr	r3, [r3, #0]
 800ac3a:	2b00      	cmp	r3, #0
 800ac3c:	d10a      	bne.n	800ac54 <vTaskSwitchContext+0x5c>
	__asm volatile
 800ac3e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ac42:	f383 8811 	msr	BASEPRI, r3
 800ac46:	f3bf 8f6f 	isb	sy
 800ac4a:	f3bf 8f4f 	dsb	sy
 800ac4e:	607b      	str	r3, [r7, #4]
}
 800ac50:	bf00      	nop
 800ac52:	e7fe      	b.n	800ac52 <vTaskSwitchContext+0x5a>
 800ac54:	697a      	ldr	r2, [r7, #20]
 800ac56:	4613      	mov	r3, r2
 800ac58:	009b      	lsls	r3, r3, #2
 800ac5a:	4413      	add	r3, r2
 800ac5c:	009b      	lsls	r3, r3, #2
 800ac5e:	4a14      	ldr	r2, [pc, #80]	; (800acb0 <vTaskSwitchContext+0xb8>)
 800ac60:	4413      	add	r3, r2
 800ac62:	613b      	str	r3, [r7, #16]
 800ac64:	693b      	ldr	r3, [r7, #16]
 800ac66:	685b      	ldr	r3, [r3, #4]
 800ac68:	685a      	ldr	r2, [r3, #4]
 800ac6a:	693b      	ldr	r3, [r7, #16]
 800ac6c:	605a      	str	r2, [r3, #4]
 800ac6e:	693b      	ldr	r3, [r7, #16]
 800ac70:	685a      	ldr	r2, [r3, #4]
 800ac72:	693b      	ldr	r3, [r7, #16]
 800ac74:	3308      	adds	r3, #8
 800ac76:	429a      	cmp	r2, r3
 800ac78:	d104      	bne.n	800ac84 <vTaskSwitchContext+0x8c>
 800ac7a:	693b      	ldr	r3, [r7, #16]
 800ac7c:	685b      	ldr	r3, [r3, #4]
 800ac7e:	685a      	ldr	r2, [r3, #4]
 800ac80:	693b      	ldr	r3, [r7, #16]
 800ac82:	605a      	str	r2, [r3, #4]
 800ac84:	693b      	ldr	r3, [r7, #16]
 800ac86:	685b      	ldr	r3, [r3, #4]
 800ac88:	68db      	ldr	r3, [r3, #12]
 800ac8a:	4a0a      	ldr	r2, [pc, #40]	; (800acb4 <vTaskSwitchContext+0xbc>)
 800ac8c:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800ac8e:	4b09      	ldr	r3, [pc, #36]	; (800acb4 <vTaskSwitchContext+0xbc>)
 800ac90:	681b      	ldr	r3, [r3, #0]
 800ac92:	334c      	adds	r3, #76	; 0x4c
 800ac94:	4a08      	ldr	r2, [pc, #32]	; (800acb8 <vTaskSwitchContext+0xc0>)
 800ac96:	6013      	str	r3, [r2, #0]
}
 800ac98:	bf00      	nop
 800ac9a:	371c      	adds	r7, #28
 800ac9c:	46bd      	mov	sp, r7
 800ac9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aca2:	4770      	bx	lr
 800aca4:	200009c0 	.word	0x200009c0
 800aca8:	200009ac 	.word	0x200009ac
 800acac:	200009a0 	.word	0x200009a0
 800acb0:	2000089c 	.word	0x2000089c
 800acb4:	20000898 	.word	0x20000898
 800acb8:	20000050 	.word	0x20000050

0800acbc <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800acbc:	b580      	push	{r7, lr}
 800acbe:	b084      	sub	sp, #16
 800acc0:	af00      	add	r7, sp, #0
 800acc2:	6078      	str	r0, [r7, #4]
 800acc4:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800acc6:	687b      	ldr	r3, [r7, #4]
 800acc8:	2b00      	cmp	r3, #0
 800acca:	d10a      	bne.n	800ace2 <vTaskPlaceOnEventList+0x26>
	__asm volatile
 800accc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800acd0:	f383 8811 	msr	BASEPRI, r3
 800acd4:	f3bf 8f6f 	isb	sy
 800acd8:	f3bf 8f4f 	dsb	sy
 800acdc:	60fb      	str	r3, [r7, #12]
}
 800acde:	bf00      	nop
 800ace0:	e7fe      	b.n	800ace0 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800ace2:	4b07      	ldr	r3, [pc, #28]	; (800ad00 <vTaskPlaceOnEventList+0x44>)
 800ace4:	681b      	ldr	r3, [r3, #0]
 800ace6:	3318      	adds	r3, #24
 800ace8:	4619      	mov	r1, r3
 800acea:	6878      	ldr	r0, [r7, #4]
 800acec:	f7fe ff4f 	bl	8009b8e <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800acf0:	2101      	movs	r1, #1
 800acf2:	6838      	ldr	r0, [r7, #0]
 800acf4:	f000 fa6a 	bl	800b1cc <prvAddCurrentTaskToDelayedList>
}
 800acf8:	bf00      	nop
 800acfa:	3710      	adds	r7, #16
 800acfc:	46bd      	mov	sp, r7
 800acfe:	bd80      	pop	{r7, pc}
 800ad00:	20000898 	.word	0x20000898

0800ad04 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800ad04:	b580      	push	{r7, lr}
 800ad06:	b086      	sub	sp, #24
 800ad08:	af00      	add	r7, sp, #0
 800ad0a:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800ad0c:	687b      	ldr	r3, [r7, #4]
 800ad0e:	68db      	ldr	r3, [r3, #12]
 800ad10:	68db      	ldr	r3, [r3, #12]
 800ad12:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800ad14:	693b      	ldr	r3, [r7, #16]
 800ad16:	2b00      	cmp	r3, #0
 800ad18:	d10a      	bne.n	800ad30 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 800ad1a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ad1e:	f383 8811 	msr	BASEPRI, r3
 800ad22:	f3bf 8f6f 	isb	sy
 800ad26:	f3bf 8f4f 	dsb	sy
 800ad2a:	60fb      	str	r3, [r7, #12]
}
 800ad2c:	bf00      	nop
 800ad2e:	e7fe      	b.n	800ad2e <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800ad30:	693b      	ldr	r3, [r7, #16]
 800ad32:	3318      	adds	r3, #24
 800ad34:	4618      	mov	r0, r3
 800ad36:	f7fe ff63 	bl	8009c00 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800ad3a:	4b1d      	ldr	r3, [pc, #116]	; (800adb0 <xTaskRemoveFromEventList+0xac>)
 800ad3c:	681b      	ldr	r3, [r3, #0]
 800ad3e:	2b00      	cmp	r3, #0
 800ad40:	d11c      	bne.n	800ad7c <xTaskRemoveFromEventList+0x78>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800ad42:	693b      	ldr	r3, [r7, #16]
 800ad44:	3304      	adds	r3, #4
 800ad46:	4618      	mov	r0, r3
 800ad48:	f7fe ff5a 	bl	8009c00 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800ad4c:	693b      	ldr	r3, [r7, #16]
 800ad4e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ad50:	2201      	movs	r2, #1
 800ad52:	409a      	lsls	r2, r3
 800ad54:	4b17      	ldr	r3, [pc, #92]	; (800adb4 <xTaskRemoveFromEventList+0xb0>)
 800ad56:	681b      	ldr	r3, [r3, #0]
 800ad58:	4313      	orrs	r3, r2
 800ad5a:	4a16      	ldr	r2, [pc, #88]	; (800adb4 <xTaskRemoveFromEventList+0xb0>)
 800ad5c:	6013      	str	r3, [r2, #0]
 800ad5e:	693b      	ldr	r3, [r7, #16]
 800ad60:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ad62:	4613      	mov	r3, r2
 800ad64:	009b      	lsls	r3, r3, #2
 800ad66:	4413      	add	r3, r2
 800ad68:	009b      	lsls	r3, r3, #2
 800ad6a:	4a13      	ldr	r2, [pc, #76]	; (800adb8 <xTaskRemoveFromEventList+0xb4>)
 800ad6c:	441a      	add	r2, r3
 800ad6e:	693b      	ldr	r3, [r7, #16]
 800ad70:	3304      	adds	r3, #4
 800ad72:	4619      	mov	r1, r3
 800ad74:	4610      	mov	r0, r2
 800ad76:	f7fe fee6 	bl	8009b46 <vListInsertEnd>
 800ad7a:	e005      	b.n	800ad88 <xTaskRemoveFromEventList+0x84>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800ad7c:	693b      	ldr	r3, [r7, #16]
 800ad7e:	3318      	adds	r3, #24
 800ad80:	4619      	mov	r1, r3
 800ad82:	480e      	ldr	r0, [pc, #56]	; (800adbc <xTaskRemoveFromEventList+0xb8>)
 800ad84:	f7fe fedf 	bl	8009b46 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800ad88:	693b      	ldr	r3, [r7, #16]
 800ad8a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ad8c:	4b0c      	ldr	r3, [pc, #48]	; (800adc0 <xTaskRemoveFromEventList+0xbc>)
 800ad8e:	681b      	ldr	r3, [r3, #0]
 800ad90:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ad92:	429a      	cmp	r2, r3
 800ad94:	d905      	bls.n	800ada2 <xTaskRemoveFromEventList+0x9e>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800ad96:	2301      	movs	r3, #1
 800ad98:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800ad9a:	4b0a      	ldr	r3, [pc, #40]	; (800adc4 <xTaskRemoveFromEventList+0xc0>)
 800ad9c:	2201      	movs	r2, #1
 800ad9e:	601a      	str	r2, [r3, #0]
 800ada0:	e001      	b.n	800ada6 <xTaskRemoveFromEventList+0xa2>
	}
	else
	{
		xReturn = pdFALSE;
 800ada2:	2300      	movs	r3, #0
 800ada4:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800ada6:	697b      	ldr	r3, [r7, #20]
}
 800ada8:	4618      	mov	r0, r3
 800adaa:	3718      	adds	r7, #24
 800adac:	46bd      	mov	sp, r7
 800adae:	bd80      	pop	{r7, pc}
 800adb0:	200009c0 	.word	0x200009c0
 800adb4:	200009a0 	.word	0x200009a0
 800adb8:	2000089c 	.word	0x2000089c
 800adbc:	20000958 	.word	0x20000958
 800adc0:	20000898 	.word	0x20000898
 800adc4:	200009ac 	.word	0x200009ac

0800adc8 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800adc8:	b480      	push	{r7}
 800adca:	b083      	sub	sp, #12
 800adcc:	af00      	add	r7, sp, #0
 800adce:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800add0:	4b06      	ldr	r3, [pc, #24]	; (800adec <vTaskInternalSetTimeOutState+0x24>)
 800add2:	681a      	ldr	r2, [r3, #0]
 800add4:	687b      	ldr	r3, [r7, #4]
 800add6:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800add8:	4b05      	ldr	r3, [pc, #20]	; (800adf0 <vTaskInternalSetTimeOutState+0x28>)
 800adda:	681a      	ldr	r2, [r3, #0]
 800addc:	687b      	ldr	r3, [r7, #4]
 800adde:	605a      	str	r2, [r3, #4]
}
 800ade0:	bf00      	nop
 800ade2:	370c      	adds	r7, #12
 800ade4:	46bd      	mov	sp, r7
 800ade6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800adea:	4770      	bx	lr
 800adec:	200009b0 	.word	0x200009b0
 800adf0:	2000099c 	.word	0x2000099c

0800adf4 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800adf4:	b580      	push	{r7, lr}
 800adf6:	b088      	sub	sp, #32
 800adf8:	af00      	add	r7, sp, #0
 800adfa:	6078      	str	r0, [r7, #4]
 800adfc:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800adfe:	687b      	ldr	r3, [r7, #4]
 800ae00:	2b00      	cmp	r3, #0
 800ae02:	d10a      	bne.n	800ae1a <xTaskCheckForTimeOut+0x26>
	__asm volatile
 800ae04:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ae08:	f383 8811 	msr	BASEPRI, r3
 800ae0c:	f3bf 8f6f 	isb	sy
 800ae10:	f3bf 8f4f 	dsb	sy
 800ae14:	613b      	str	r3, [r7, #16]
}
 800ae16:	bf00      	nop
 800ae18:	e7fe      	b.n	800ae18 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800ae1a:	683b      	ldr	r3, [r7, #0]
 800ae1c:	2b00      	cmp	r3, #0
 800ae1e:	d10a      	bne.n	800ae36 <xTaskCheckForTimeOut+0x42>
	__asm volatile
 800ae20:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ae24:	f383 8811 	msr	BASEPRI, r3
 800ae28:	f3bf 8f6f 	isb	sy
 800ae2c:	f3bf 8f4f 	dsb	sy
 800ae30:	60fb      	str	r3, [r7, #12]
}
 800ae32:	bf00      	nop
 800ae34:	e7fe      	b.n	800ae34 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 800ae36:	f000 fb5d 	bl	800b4f4 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800ae3a:	4b1d      	ldr	r3, [pc, #116]	; (800aeb0 <xTaskCheckForTimeOut+0xbc>)
 800ae3c:	681b      	ldr	r3, [r3, #0]
 800ae3e:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800ae40:	687b      	ldr	r3, [r7, #4]
 800ae42:	685b      	ldr	r3, [r3, #4]
 800ae44:	69ba      	ldr	r2, [r7, #24]
 800ae46:	1ad3      	subs	r3, r2, r3
 800ae48:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800ae4a:	683b      	ldr	r3, [r7, #0]
 800ae4c:	681b      	ldr	r3, [r3, #0]
 800ae4e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ae52:	d102      	bne.n	800ae5a <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800ae54:	2300      	movs	r3, #0
 800ae56:	61fb      	str	r3, [r7, #28]
 800ae58:	e023      	b.n	800aea2 <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800ae5a:	687b      	ldr	r3, [r7, #4]
 800ae5c:	681a      	ldr	r2, [r3, #0]
 800ae5e:	4b15      	ldr	r3, [pc, #84]	; (800aeb4 <xTaskCheckForTimeOut+0xc0>)
 800ae60:	681b      	ldr	r3, [r3, #0]
 800ae62:	429a      	cmp	r2, r3
 800ae64:	d007      	beq.n	800ae76 <xTaskCheckForTimeOut+0x82>
 800ae66:	687b      	ldr	r3, [r7, #4]
 800ae68:	685b      	ldr	r3, [r3, #4]
 800ae6a:	69ba      	ldr	r2, [r7, #24]
 800ae6c:	429a      	cmp	r2, r3
 800ae6e:	d302      	bcc.n	800ae76 <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800ae70:	2301      	movs	r3, #1
 800ae72:	61fb      	str	r3, [r7, #28]
 800ae74:	e015      	b.n	800aea2 <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800ae76:	683b      	ldr	r3, [r7, #0]
 800ae78:	681b      	ldr	r3, [r3, #0]
 800ae7a:	697a      	ldr	r2, [r7, #20]
 800ae7c:	429a      	cmp	r2, r3
 800ae7e:	d20b      	bcs.n	800ae98 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800ae80:	683b      	ldr	r3, [r7, #0]
 800ae82:	681a      	ldr	r2, [r3, #0]
 800ae84:	697b      	ldr	r3, [r7, #20]
 800ae86:	1ad2      	subs	r2, r2, r3
 800ae88:	683b      	ldr	r3, [r7, #0]
 800ae8a:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800ae8c:	6878      	ldr	r0, [r7, #4]
 800ae8e:	f7ff ff9b 	bl	800adc8 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800ae92:	2300      	movs	r3, #0
 800ae94:	61fb      	str	r3, [r7, #28]
 800ae96:	e004      	b.n	800aea2 <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 800ae98:	683b      	ldr	r3, [r7, #0]
 800ae9a:	2200      	movs	r2, #0
 800ae9c:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800ae9e:	2301      	movs	r3, #1
 800aea0:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800aea2:	f000 fb57 	bl	800b554 <vPortExitCritical>

	return xReturn;
 800aea6:	69fb      	ldr	r3, [r7, #28]
}
 800aea8:	4618      	mov	r0, r3
 800aeaa:	3720      	adds	r7, #32
 800aeac:	46bd      	mov	sp, r7
 800aeae:	bd80      	pop	{r7, pc}
 800aeb0:	2000099c 	.word	0x2000099c
 800aeb4:	200009b0 	.word	0x200009b0

0800aeb8 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800aeb8:	b480      	push	{r7}
 800aeba:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800aebc:	4b03      	ldr	r3, [pc, #12]	; (800aecc <vTaskMissedYield+0x14>)
 800aebe:	2201      	movs	r2, #1
 800aec0:	601a      	str	r2, [r3, #0]
}
 800aec2:	bf00      	nop
 800aec4:	46bd      	mov	sp, r7
 800aec6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aeca:	4770      	bx	lr
 800aecc:	200009ac 	.word	0x200009ac

0800aed0 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800aed0:	b580      	push	{r7, lr}
 800aed2:	b082      	sub	sp, #8
 800aed4:	af00      	add	r7, sp, #0
 800aed6:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800aed8:	f000 f852 	bl	800af80 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800aedc:	4b06      	ldr	r3, [pc, #24]	; (800aef8 <prvIdleTask+0x28>)
 800aede:	681b      	ldr	r3, [r3, #0]
 800aee0:	2b01      	cmp	r3, #1
 800aee2:	d9f9      	bls.n	800aed8 <prvIdleTask+0x8>
			{
				taskYIELD();
 800aee4:	4b05      	ldr	r3, [pc, #20]	; (800aefc <prvIdleTask+0x2c>)
 800aee6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800aeea:	601a      	str	r2, [r3, #0]
 800aeec:	f3bf 8f4f 	dsb	sy
 800aef0:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800aef4:	e7f0      	b.n	800aed8 <prvIdleTask+0x8>
 800aef6:	bf00      	nop
 800aef8:	2000089c 	.word	0x2000089c
 800aefc:	e000ed04 	.word	0xe000ed04

0800af00 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800af00:	b580      	push	{r7, lr}
 800af02:	b082      	sub	sp, #8
 800af04:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800af06:	2300      	movs	r3, #0
 800af08:	607b      	str	r3, [r7, #4]
 800af0a:	e00c      	b.n	800af26 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800af0c:	687a      	ldr	r2, [r7, #4]
 800af0e:	4613      	mov	r3, r2
 800af10:	009b      	lsls	r3, r3, #2
 800af12:	4413      	add	r3, r2
 800af14:	009b      	lsls	r3, r3, #2
 800af16:	4a12      	ldr	r2, [pc, #72]	; (800af60 <prvInitialiseTaskLists+0x60>)
 800af18:	4413      	add	r3, r2
 800af1a:	4618      	mov	r0, r3
 800af1c:	f7fe fde6 	bl	8009aec <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800af20:	687b      	ldr	r3, [r7, #4]
 800af22:	3301      	adds	r3, #1
 800af24:	607b      	str	r3, [r7, #4]
 800af26:	687b      	ldr	r3, [r7, #4]
 800af28:	2b06      	cmp	r3, #6
 800af2a:	d9ef      	bls.n	800af0c <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800af2c:	480d      	ldr	r0, [pc, #52]	; (800af64 <prvInitialiseTaskLists+0x64>)
 800af2e:	f7fe fddd 	bl	8009aec <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800af32:	480d      	ldr	r0, [pc, #52]	; (800af68 <prvInitialiseTaskLists+0x68>)
 800af34:	f7fe fdda 	bl	8009aec <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800af38:	480c      	ldr	r0, [pc, #48]	; (800af6c <prvInitialiseTaskLists+0x6c>)
 800af3a:	f7fe fdd7 	bl	8009aec <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800af3e:	480c      	ldr	r0, [pc, #48]	; (800af70 <prvInitialiseTaskLists+0x70>)
 800af40:	f7fe fdd4 	bl	8009aec <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800af44:	480b      	ldr	r0, [pc, #44]	; (800af74 <prvInitialiseTaskLists+0x74>)
 800af46:	f7fe fdd1 	bl	8009aec <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800af4a:	4b0b      	ldr	r3, [pc, #44]	; (800af78 <prvInitialiseTaskLists+0x78>)
 800af4c:	4a05      	ldr	r2, [pc, #20]	; (800af64 <prvInitialiseTaskLists+0x64>)
 800af4e:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800af50:	4b0a      	ldr	r3, [pc, #40]	; (800af7c <prvInitialiseTaskLists+0x7c>)
 800af52:	4a05      	ldr	r2, [pc, #20]	; (800af68 <prvInitialiseTaskLists+0x68>)
 800af54:	601a      	str	r2, [r3, #0]
}
 800af56:	bf00      	nop
 800af58:	3708      	adds	r7, #8
 800af5a:	46bd      	mov	sp, r7
 800af5c:	bd80      	pop	{r7, pc}
 800af5e:	bf00      	nop
 800af60:	2000089c 	.word	0x2000089c
 800af64:	20000928 	.word	0x20000928
 800af68:	2000093c 	.word	0x2000093c
 800af6c:	20000958 	.word	0x20000958
 800af70:	2000096c 	.word	0x2000096c
 800af74:	20000984 	.word	0x20000984
 800af78:	20000950 	.word	0x20000950
 800af7c:	20000954 	.word	0x20000954

0800af80 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800af80:	b580      	push	{r7, lr}
 800af82:	b082      	sub	sp, #8
 800af84:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800af86:	e019      	b.n	800afbc <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800af88:	f000 fab4 	bl	800b4f4 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800af8c:	4b10      	ldr	r3, [pc, #64]	; (800afd0 <prvCheckTasksWaitingTermination+0x50>)
 800af8e:	68db      	ldr	r3, [r3, #12]
 800af90:	68db      	ldr	r3, [r3, #12]
 800af92:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800af94:	687b      	ldr	r3, [r7, #4]
 800af96:	3304      	adds	r3, #4
 800af98:	4618      	mov	r0, r3
 800af9a:	f7fe fe31 	bl	8009c00 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800af9e:	4b0d      	ldr	r3, [pc, #52]	; (800afd4 <prvCheckTasksWaitingTermination+0x54>)
 800afa0:	681b      	ldr	r3, [r3, #0]
 800afa2:	3b01      	subs	r3, #1
 800afa4:	4a0b      	ldr	r2, [pc, #44]	; (800afd4 <prvCheckTasksWaitingTermination+0x54>)
 800afa6:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800afa8:	4b0b      	ldr	r3, [pc, #44]	; (800afd8 <prvCheckTasksWaitingTermination+0x58>)
 800afaa:	681b      	ldr	r3, [r3, #0]
 800afac:	3b01      	subs	r3, #1
 800afae:	4a0a      	ldr	r2, [pc, #40]	; (800afd8 <prvCheckTasksWaitingTermination+0x58>)
 800afb0:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800afb2:	f000 facf 	bl	800b554 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800afb6:	6878      	ldr	r0, [r7, #4]
 800afb8:	f000 f810 	bl	800afdc <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800afbc:	4b06      	ldr	r3, [pc, #24]	; (800afd8 <prvCheckTasksWaitingTermination+0x58>)
 800afbe:	681b      	ldr	r3, [r3, #0]
 800afc0:	2b00      	cmp	r3, #0
 800afc2:	d1e1      	bne.n	800af88 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800afc4:	bf00      	nop
 800afc6:	bf00      	nop
 800afc8:	3708      	adds	r7, #8
 800afca:	46bd      	mov	sp, r7
 800afcc:	bd80      	pop	{r7, pc}
 800afce:	bf00      	nop
 800afd0:	2000096c 	.word	0x2000096c
 800afd4:	20000998 	.word	0x20000998
 800afd8:	20000980 	.word	0x20000980

0800afdc <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800afdc:	b580      	push	{r7, lr}
 800afde:	b084      	sub	sp, #16
 800afe0:	af00      	add	r7, sp, #0
 800afe2:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 800afe4:	687b      	ldr	r3, [r7, #4]
 800afe6:	334c      	adds	r3, #76	; 0x4c
 800afe8:	4618      	mov	r0, r3
 800afea:	f000 fde3 	bl	800bbb4 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800afee:	687b      	ldr	r3, [r7, #4]
 800aff0:	f893 30b1 	ldrb.w	r3, [r3, #177]	; 0xb1
 800aff4:	2b00      	cmp	r3, #0
 800aff6:	d108      	bne.n	800b00a <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800aff8:	687b      	ldr	r3, [r7, #4]
 800affa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800affc:	4618      	mov	r0, r3
 800affe:	f000 fc27 	bl	800b850 <vPortFree>
				vPortFree( pxTCB );
 800b002:	6878      	ldr	r0, [r7, #4]
 800b004:	f000 fc24 	bl	800b850 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800b008:	e018      	b.n	800b03c <prvDeleteTCB+0x60>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800b00a:	687b      	ldr	r3, [r7, #4]
 800b00c:	f893 30b1 	ldrb.w	r3, [r3, #177]	; 0xb1
 800b010:	2b01      	cmp	r3, #1
 800b012:	d103      	bne.n	800b01c <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 800b014:	6878      	ldr	r0, [r7, #4]
 800b016:	f000 fc1b 	bl	800b850 <vPortFree>
	}
 800b01a:	e00f      	b.n	800b03c <prvDeleteTCB+0x60>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800b01c:	687b      	ldr	r3, [r7, #4]
 800b01e:	f893 30b1 	ldrb.w	r3, [r3, #177]	; 0xb1
 800b022:	2b02      	cmp	r3, #2
 800b024:	d00a      	beq.n	800b03c <prvDeleteTCB+0x60>
	__asm volatile
 800b026:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b02a:	f383 8811 	msr	BASEPRI, r3
 800b02e:	f3bf 8f6f 	isb	sy
 800b032:	f3bf 8f4f 	dsb	sy
 800b036:	60fb      	str	r3, [r7, #12]
}
 800b038:	bf00      	nop
 800b03a:	e7fe      	b.n	800b03a <prvDeleteTCB+0x5e>
	}
 800b03c:	bf00      	nop
 800b03e:	3710      	adds	r7, #16
 800b040:	46bd      	mov	sp, r7
 800b042:	bd80      	pop	{r7, pc}

0800b044 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800b044:	b480      	push	{r7}
 800b046:	b083      	sub	sp, #12
 800b048:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800b04a:	4b0c      	ldr	r3, [pc, #48]	; (800b07c <prvResetNextTaskUnblockTime+0x38>)
 800b04c:	681b      	ldr	r3, [r3, #0]
 800b04e:	681b      	ldr	r3, [r3, #0]
 800b050:	2b00      	cmp	r3, #0
 800b052:	d104      	bne.n	800b05e <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800b054:	4b0a      	ldr	r3, [pc, #40]	; (800b080 <prvResetNextTaskUnblockTime+0x3c>)
 800b056:	f04f 32ff 	mov.w	r2, #4294967295
 800b05a:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800b05c:	e008      	b.n	800b070 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b05e:	4b07      	ldr	r3, [pc, #28]	; (800b07c <prvResetNextTaskUnblockTime+0x38>)
 800b060:	681b      	ldr	r3, [r3, #0]
 800b062:	68db      	ldr	r3, [r3, #12]
 800b064:	68db      	ldr	r3, [r3, #12]
 800b066:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800b068:	687b      	ldr	r3, [r7, #4]
 800b06a:	685b      	ldr	r3, [r3, #4]
 800b06c:	4a04      	ldr	r2, [pc, #16]	; (800b080 <prvResetNextTaskUnblockTime+0x3c>)
 800b06e:	6013      	str	r3, [r2, #0]
}
 800b070:	bf00      	nop
 800b072:	370c      	adds	r7, #12
 800b074:	46bd      	mov	sp, r7
 800b076:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b07a:	4770      	bx	lr
 800b07c:	20000950 	.word	0x20000950
 800b080:	200009b8 	.word	0x200009b8

0800b084 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800b084:	b480      	push	{r7}
 800b086:	b083      	sub	sp, #12
 800b088:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800b08a:	4b0b      	ldr	r3, [pc, #44]	; (800b0b8 <xTaskGetSchedulerState+0x34>)
 800b08c:	681b      	ldr	r3, [r3, #0]
 800b08e:	2b00      	cmp	r3, #0
 800b090:	d102      	bne.n	800b098 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800b092:	2301      	movs	r3, #1
 800b094:	607b      	str	r3, [r7, #4]
 800b096:	e008      	b.n	800b0aa <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800b098:	4b08      	ldr	r3, [pc, #32]	; (800b0bc <xTaskGetSchedulerState+0x38>)
 800b09a:	681b      	ldr	r3, [r3, #0]
 800b09c:	2b00      	cmp	r3, #0
 800b09e:	d102      	bne.n	800b0a6 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800b0a0:	2302      	movs	r3, #2
 800b0a2:	607b      	str	r3, [r7, #4]
 800b0a4:	e001      	b.n	800b0aa <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800b0a6:	2300      	movs	r3, #0
 800b0a8:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800b0aa:	687b      	ldr	r3, [r7, #4]
	}
 800b0ac:	4618      	mov	r0, r3
 800b0ae:	370c      	adds	r7, #12
 800b0b0:	46bd      	mov	sp, r7
 800b0b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0b6:	4770      	bx	lr
 800b0b8:	200009a4 	.word	0x200009a4
 800b0bc:	200009c0 	.word	0x200009c0

0800b0c0 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800b0c0:	b580      	push	{r7, lr}
 800b0c2:	b086      	sub	sp, #24
 800b0c4:	af00      	add	r7, sp, #0
 800b0c6:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800b0c8:	687b      	ldr	r3, [r7, #4]
 800b0ca:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800b0cc:	2300      	movs	r3, #0
 800b0ce:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800b0d0:	687b      	ldr	r3, [r7, #4]
 800b0d2:	2b00      	cmp	r3, #0
 800b0d4:	d06e      	beq.n	800b1b4 <xTaskPriorityDisinherit+0xf4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800b0d6:	4b3a      	ldr	r3, [pc, #232]	; (800b1c0 <xTaskPriorityDisinherit+0x100>)
 800b0d8:	681b      	ldr	r3, [r3, #0]
 800b0da:	693a      	ldr	r2, [r7, #16]
 800b0dc:	429a      	cmp	r2, r3
 800b0de:	d00a      	beq.n	800b0f6 <xTaskPriorityDisinherit+0x36>
	__asm volatile
 800b0e0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b0e4:	f383 8811 	msr	BASEPRI, r3
 800b0e8:	f3bf 8f6f 	isb	sy
 800b0ec:	f3bf 8f4f 	dsb	sy
 800b0f0:	60fb      	str	r3, [r7, #12]
}
 800b0f2:	bf00      	nop
 800b0f4:	e7fe      	b.n	800b0f4 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800b0f6:	693b      	ldr	r3, [r7, #16]
 800b0f8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800b0fa:	2b00      	cmp	r3, #0
 800b0fc:	d10a      	bne.n	800b114 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 800b0fe:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b102:	f383 8811 	msr	BASEPRI, r3
 800b106:	f3bf 8f6f 	isb	sy
 800b10a:	f3bf 8f4f 	dsb	sy
 800b10e:	60bb      	str	r3, [r7, #8]
}
 800b110:	bf00      	nop
 800b112:	e7fe      	b.n	800b112 <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 800b114:	693b      	ldr	r3, [r7, #16]
 800b116:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800b118:	1e5a      	subs	r2, r3, #1
 800b11a:	693b      	ldr	r3, [r7, #16]
 800b11c:	649a      	str	r2, [r3, #72]	; 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800b11e:	693b      	ldr	r3, [r7, #16]
 800b120:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b122:	693b      	ldr	r3, [r7, #16]
 800b124:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800b126:	429a      	cmp	r2, r3
 800b128:	d044      	beq.n	800b1b4 <xTaskPriorityDisinherit+0xf4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800b12a:	693b      	ldr	r3, [r7, #16]
 800b12c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800b12e:	2b00      	cmp	r3, #0
 800b130:	d140      	bne.n	800b1b4 <xTaskPriorityDisinherit+0xf4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800b132:	693b      	ldr	r3, [r7, #16]
 800b134:	3304      	adds	r3, #4
 800b136:	4618      	mov	r0, r3
 800b138:	f7fe fd62 	bl	8009c00 <uxListRemove>
 800b13c:	4603      	mov	r3, r0
 800b13e:	2b00      	cmp	r3, #0
 800b140:	d115      	bne.n	800b16e <xTaskPriorityDisinherit+0xae>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 800b142:	693b      	ldr	r3, [r7, #16]
 800b144:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b146:	491f      	ldr	r1, [pc, #124]	; (800b1c4 <xTaskPriorityDisinherit+0x104>)
 800b148:	4613      	mov	r3, r2
 800b14a:	009b      	lsls	r3, r3, #2
 800b14c:	4413      	add	r3, r2
 800b14e:	009b      	lsls	r3, r3, #2
 800b150:	440b      	add	r3, r1
 800b152:	681b      	ldr	r3, [r3, #0]
 800b154:	2b00      	cmp	r3, #0
 800b156:	d10a      	bne.n	800b16e <xTaskPriorityDisinherit+0xae>
 800b158:	693b      	ldr	r3, [r7, #16]
 800b15a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b15c:	2201      	movs	r2, #1
 800b15e:	fa02 f303 	lsl.w	r3, r2, r3
 800b162:	43da      	mvns	r2, r3
 800b164:	4b18      	ldr	r3, [pc, #96]	; (800b1c8 <xTaskPriorityDisinherit+0x108>)
 800b166:	681b      	ldr	r3, [r3, #0]
 800b168:	4013      	ands	r3, r2
 800b16a:	4a17      	ldr	r2, [pc, #92]	; (800b1c8 <xTaskPriorityDisinherit+0x108>)
 800b16c:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800b16e:	693b      	ldr	r3, [r7, #16]
 800b170:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800b172:	693b      	ldr	r3, [r7, #16]
 800b174:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b176:	693b      	ldr	r3, [r7, #16]
 800b178:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b17a:	f1c3 0207 	rsb	r2, r3, #7
 800b17e:	693b      	ldr	r3, [r7, #16]
 800b180:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800b182:	693b      	ldr	r3, [r7, #16]
 800b184:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b186:	2201      	movs	r2, #1
 800b188:	409a      	lsls	r2, r3
 800b18a:	4b0f      	ldr	r3, [pc, #60]	; (800b1c8 <xTaskPriorityDisinherit+0x108>)
 800b18c:	681b      	ldr	r3, [r3, #0]
 800b18e:	4313      	orrs	r3, r2
 800b190:	4a0d      	ldr	r2, [pc, #52]	; (800b1c8 <xTaskPriorityDisinherit+0x108>)
 800b192:	6013      	str	r3, [r2, #0]
 800b194:	693b      	ldr	r3, [r7, #16]
 800b196:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b198:	4613      	mov	r3, r2
 800b19a:	009b      	lsls	r3, r3, #2
 800b19c:	4413      	add	r3, r2
 800b19e:	009b      	lsls	r3, r3, #2
 800b1a0:	4a08      	ldr	r2, [pc, #32]	; (800b1c4 <xTaskPriorityDisinherit+0x104>)
 800b1a2:	441a      	add	r2, r3
 800b1a4:	693b      	ldr	r3, [r7, #16]
 800b1a6:	3304      	adds	r3, #4
 800b1a8:	4619      	mov	r1, r3
 800b1aa:	4610      	mov	r0, r2
 800b1ac:	f7fe fccb 	bl	8009b46 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800b1b0:	2301      	movs	r3, #1
 800b1b2:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800b1b4:	697b      	ldr	r3, [r7, #20]
	}
 800b1b6:	4618      	mov	r0, r3
 800b1b8:	3718      	adds	r7, #24
 800b1ba:	46bd      	mov	sp, r7
 800b1bc:	bd80      	pop	{r7, pc}
 800b1be:	bf00      	nop
 800b1c0:	20000898 	.word	0x20000898
 800b1c4:	2000089c 	.word	0x2000089c
 800b1c8:	200009a0 	.word	0x200009a0

0800b1cc <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800b1cc:	b580      	push	{r7, lr}
 800b1ce:	b084      	sub	sp, #16
 800b1d0:	af00      	add	r7, sp, #0
 800b1d2:	6078      	str	r0, [r7, #4]
 800b1d4:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800b1d6:	4b29      	ldr	r3, [pc, #164]	; (800b27c <prvAddCurrentTaskToDelayedList+0xb0>)
 800b1d8:	681b      	ldr	r3, [r3, #0]
 800b1da:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800b1dc:	4b28      	ldr	r3, [pc, #160]	; (800b280 <prvAddCurrentTaskToDelayedList+0xb4>)
 800b1de:	681b      	ldr	r3, [r3, #0]
 800b1e0:	3304      	adds	r3, #4
 800b1e2:	4618      	mov	r0, r3
 800b1e4:	f7fe fd0c 	bl	8009c00 <uxListRemove>
 800b1e8:	4603      	mov	r3, r0
 800b1ea:	2b00      	cmp	r3, #0
 800b1ec:	d10b      	bne.n	800b206 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 800b1ee:	4b24      	ldr	r3, [pc, #144]	; (800b280 <prvAddCurrentTaskToDelayedList+0xb4>)
 800b1f0:	681b      	ldr	r3, [r3, #0]
 800b1f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b1f4:	2201      	movs	r2, #1
 800b1f6:	fa02 f303 	lsl.w	r3, r2, r3
 800b1fa:	43da      	mvns	r2, r3
 800b1fc:	4b21      	ldr	r3, [pc, #132]	; (800b284 <prvAddCurrentTaskToDelayedList+0xb8>)
 800b1fe:	681b      	ldr	r3, [r3, #0]
 800b200:	4013      	ands	r3, r2
 800b202:	4a20      	ldr	r2, [pc, #128]	; (800b284 <prvAddCurrentTaskToDelayedList+0xb8>)
 800b204:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800b206:	687b      	ldr	r3, [r7, #4]
 800b208:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b20c:	d10a      	bne.n	800b224 <prvAddCurrentTaskToDelayedList+0x58>
 800b20e:	683b      	ldr	r3, [r7, #0]
 800b210:	2b00      	cmp	r3, #0
 800b212:	d007      	beq.n	800b224 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800b214:	4b1a      	ldr	r3, [pc, #104]	; (800b280 <prvAddCurrentTaskToDelayedList+0xb4>)
 800b216:	681b      	ldr	r3, [r3, #0]
 800b218:	3304      	adds	r3, #4
 800b21a:	4619      	mov	r1, r3
 800b21c:	481a      	ldr	r0, [pc, #104]	; (800b288 <prvAddCurrentTaskToDelayedList+0xbc>)
 800b21e:	f7fe fc92 	bl	8009b46 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800b222:	e026      	b.n	800b272 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800b224:	68fa      	ldr	r2, [r7, #12]
 800b226:	687b      	ldr	r3, [r7, #4]
 800b228:	4413      	add	r3, r2
 800b22a:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800b22c:	4b14      	ldr	r3, [pc, #80]	; (800b280 <prvAddCurrentTaskToDelayedList+0xb4>)
 800b22e:	681b      	ldr	r3, [r3, #0]
 800b230:	68ba      	ldr	r2, [r7, #8]
 800b232:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800b234:	68ba      	ldr	r2, [r7, #8]
 800b236:	68fb      	ldr	r3, [r7, #12]
 800b238:	429a      	cmp	r2, r3
 800b23a:	d209      	bcs.n	800b250 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800b23c:	4b13      	ldr	r3, [pc, #76]	; (800b28c <prvAddCurrentTaskToDelayedList+0xc0>)
 800b23e:	681a      	ldr	r2, [r3, #0]
 800b240:	4b0f      	ldr	r3, [pc, #60]	; (800b280 <prvAddCurrentTaskToDelayedList+0xb4>)
 800b242:	681b      	ldr	r3, [r3, #0]
 800b244:	3304      	adds	r3, #4
 800b246:	4619      	mov	r1, r3
 800b248:	4610      	mov	r0, r2
 800b24a:	f7fe fca0 	bl	8009b8e <vListInsert>
}
 800b24e:	e010      	b.n	800b272 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800b250:	4b0f      	ldr	r3, [pc, #60]	; (800b290 <prvAddCurrentTaskToDelayedList+0xc4>)
 800b252:	681a      	ldr	r2, [r3, #0]
 800b254:	4b0a      	ldr	r3, [pc, #40]	; (800b280 <prvAddCurrentTaskToDelayedList+0xb4>)
 800b256:	681b      	ldr	r3, [r3, #0]
 800b258:	3304      	adds	r3, #4
 800b25a:	4619      	mov	r1, r3
 800b25c:	4610      	mov	r0, r2
 800b25e:	f7fe fc96 	bl	8009b8e <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800b262:	4b0c      	ldr	r3, [pc, #48]	; (800b294 <prvAddCurrentTaskToDelayedList+0xc8>)
 800b264:	681b      	ldr	r3, [r3, #0]
 800b266:	68ba      	ldr	r2, [r7, #8]
 800b268:	429a      	cmp	r2, r3
 800b26a:	d202      	bcs.n	800b272 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 800b26c:	4a09      	ldr	r2, [pc, #36]	; (800b294 <prvAddCurrentTaskToDelayedList+0xc8>)
 800b26e:	68bb      	ldr	r3, [r7, #8]
 800b270:	6013      	str	r3, [r2, #0]
}
 800b272:	bf00      	nop
 800b274:	3710      	adds	r7, #16
 800b276:	46bd      	mov	sp, r7
 800b278:	bd80      	pop	{r7, pc}
 800b27a:	bf00      	nop
 800b27c:	2000099c 	.word	0x2000099c
 800b280:	20000898 	.word	0x20000898
 800b284:	200009a0 	.word	0x200009a0
 800b288:	20000984 	.word	0x20000984
 800b28c:	20000954 	.word	0x20000954
 800b290:	20000950 	.word	0x20000950
 800b294:	200009b8 	.word	0x200009b8

0800b298 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800b298:	b480      	push	{r7}
 800b29a:	b085      	sub	sp, #20
 800b29c:	af00      	add	r7, sp, #0
 800b29e:	60f8      	str	r0, [r7, #12]
 800b2a0:	60b9      	str	r1, [r7, #8]
 800b2a2:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800b2a4:	68fb      	ldr	r3, [r7, #12]
 800b2a6:	3b04      	subs	r3, #4
 800b2a8:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800b2aa:	68fb      	ldr	r3, [r7, #12]
 800b2ac:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800b2b0:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800b2b2:	68fb      	ldr	r3, [r7, #12]
 800b2b4:	3b04      	subs	r3, #4
 800b2b6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800b2b8:	68bb      	ldr	r3, [r7, #8]
 800b2ba:	f023 0201 	bic.w	r2, r3, #1
 800b2be:	68fb      	ldr	r3, [r7, #12]
 800b2c0:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800b2c2:	68fb      	ldr	r3, [r7, #12]
 800b2c4:	3b04      	subs	r3, #4
 800b2c6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800b2c8:	4a0c      	ldr	r2, [pc, #48]	; (800b2fc <pxPortInitialiseStack+0x64>)
 800b2ca:	68fb      	ldr	r3, [r7, #12]
 800b2cc:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800b2ce:	68fb      	ldr	r3, [r7, #12]
 800b2d0:	3b14      	subs	r3, #20
 800b2d2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800b2d4:	687a      	ldr	r2, [r7, #4]
 800b2d6:	68fb      	ldr	r3, [r7, #12]
 800b2d8:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800b2da:	68fb      	ldr	r3, [r7, #12]
 800b2dc:	3b04      	subs	r3, #4
 800b2de:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800b2e0:	68fb      	ldr	r3, [r7, #12]
 800b2e2:	f06f 0202 	mvn.w	r2, #2
 800b2e6:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800b2e8:	68fb      	ldr	r3, [r7, #12]
 800b2ea:	3b20      	subs	r3, #32
 800b2ec:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800b2ee:	68fb      	ldr	r3, [r7, #12]
}
 800b2f0:	4618      	mov	r0, r3
 800b2f2:	3714      	adds	r7, #20
 800b2f4:	46bd      	mov	sp, r7
 800b2f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2fa:	4770      	bx	lr
 800b2fc:	0800b301 	.word	0x0800b301

0800b300 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800b300:	b480      	push	{r7}
 800b302:	b085      	sub	sp, #20
 800b304:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800b306:	2300      	movs	r3, #0
 800b308:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800b30a:	4b12      	ldr	r3, [pc, #72]	; (800b354 <prvTaskExitError+0x54>)
 800b30c:	681b      	ldr	r3, [r3, #0]
 800b30e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b312:	d00a      	beq.n	800b32a <prvTaskExitError+0x2a>
	__asm volatile
 800b314:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b318:	f383 8811 	msr	BASEPRI, r3
 800b31c:	f3bf 8f6f 	isb	sy
 800b320:	f3bf 8f4f 	dsb	sy
 800b324:	60fb      	str	r3, [r7, #12]
}
 800b326:	bf00      	nop
 800b328:	e7fe      	b.n	800b328 <prvTaskExitError+0x28>
	__asm volatile
 800b32a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b32e:	f383 8811 	msr	BASEPRI, r3
 800b332:	f3bf 8f6f 	isb	sy
 800b336:	f3bf 8f4f 	dsb	sy
 800b33a:	60bb      	str	r3, [r7, #8]
}
 800b33c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800b33e:	bf00      	nop
 800b340:	687b      	ldr	r3, [r7, #4]
 800b342:	2b00      	cmp	r3, #0
 800b344:	d0fc      	beq.n	800b340 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800b346:	bf00      	nop
 800b348:	bf00      	nop
 800b34a:	3714      	adds	r7, #20
 800b34c:	46bd      	mov	sp, r7
 800b34e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b352:	4770      	bx	lr
 800b354:	2000004c 	.word	0x2000004c
	...

0800b360 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800b360:	4b07      	ldr	r3, [pc, #28]	; (800b380 <pxCurrentTCBConst2>)
 800b362:	6819      	ldr	r1, [r3, #0]
 800b364:	6808      	ldr	r0, [r1, #0]
 800b366:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b36a:	f380 8809 	msr	PSP, r0
 800b36e:	f3bf 8f6f 	isb	sy
 800b372:	f04f 0000 	mov.w	r0, #0
 800b376:	f380 8811 	msr	BASEPRI, r0
 800b37a:	4770      	bx	lr
 800b37c:	f3af 8000 	nop.w

0800b380 <pxCurrentTCBConst2>:
 800b380:	20000898 	.word	0x20000898
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800b384:	bf00      	nop
 800b386:	bf00      	nop

0800b388 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800b388:	4808      	ldr	r0, [pc, #32]	; (800b3ac <prvPortStartFirstTask+0x24>)
 800b38a:	6800      	ldr	r0, [r0, #0]
 800b38c:	6800      	ldr	r0, [r0, #0]
 800b38e:	f380 8808 	msr	MSP, r0
 800b392:	f04f 0000 	mov.w	r0, #0
 800b396:	f380 8814 	msr	CONTROL, r0
 800b39a:	b662      	cpsie	i
 800b39c:	b661      	cpsie	f
 800b39e:	f3bf 8f4f 	dsb	sy
 800b3a2:	f3bf 8f6f 	isb	sy
 800b3a6:	df00      	svc	0
 800b3a8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800b3aa:	bf00      	nop
 800b3ac:	e000ed08 	.word	0xe000ed08

0800b3b0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800b3b0:	b580      	push	{r7, lr}
 800b3b2:	b086      	sub	sp, #24
 800b3b4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800b3b6:	4b46      	ldr	r3, [pc, #280]	; (800b4d0 <xPortStartScheduler+0x120>)
 800b3b8:	681b      	ldr	r3, [r3, #0]
 800b3ba:	4a46      	ldr	r2, [pc, #280]	; (800b4d4 <xPortStartScheduler+0x124>)
 800b3bc:	4293      	cmp	r3, r2
 800b3be:	d10a      	bne.n	800b3d6 <xPortStartScheduler+0x26>
	__asm volatile
 800b3c0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b3c4:	f383 8811 	msr	BASEPRI, r3
 800b3c8:	f3bf 8f6f 	isb	sy
 800b3cc:	f3bf 8f4f 	dsb	sy
 800b3d0:	613b      	str	r3, [r7, #16]
}
 800b3d2:	bf00      	nop
 800b3d4:	e7fe      	b.n	800b3d4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800b3d6:	4b3e      	ldr	r3, [pc, #248]	; (800b4d0 <xPortStartScheduler+0x120>)
 800b3d8:	681b      	ldr	r3, [r3, #0]
 800b3da:	4a3f      	ldr	r2, [pc, #252]	; (800b4d8 <xPortStartScheduler+0x128>)
 800b3dc:	4293      	cmp	r3, r2
 800b3de:	d10a      	bne.n	800b3f6 <xPortStartScheduler+0x46>
	__asm volatile
 800b3e0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b3e4:	f383 8811 	msr	BASEPRI, r3
 800b3e8:	f3bf 8f6f 	isb	sy
 800b3ec:	f3bf 8f4f 	dsb	sy
 800b3f0:	60fb      	str	r3, [r7, #12]
}
 800b3f2:	bf00      	nop
 800b3f4:	e7fe      	b.n	800b3f4 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800b3f6:	4b39      	ldr	r3, [pc, #228]	; (800b4dc <xPortStartScheduler+0x12c>)
 800b3f8:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800b3fa:	697b      	ldr	r3, [r7, #20]
 800b3fc:	781b      	ldrb	r3, [r3, #0]
 800b3fe:	b2db      	uxtb	r3, r3
 800b400:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800b402:	697b      	ldr	r3, [r7, #20]
 800b404:	22ff      	movs	r2, #255	; 0xff
 800b406:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800b408:	697b      	ldr	r3, [r7, #20]
 800b40a:	781b      	ldrb	r3, [r3, #0]
 800b40c:	b2db      	uxtb	r3, r3
 800b40e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800b410:	78fb      	ldrb	r3, [r7, #3]
 800b412:	b2db      	uxtb	r3, r3
 800b414:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800b418:	b2da      	uxtb	r2, r3
 800b41a:	4b31      	ldr	r3, [pc, #196]	; (800b4e0 <xPortStartScheduler+0x130>)
 800b41c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800b41e:	4b31      	ldr	r3, [pc, #196]	; (800b4e4 <xPortStartScheduler+0x134>)
 800b420:	2207      	movs	r2, #7
 800b422:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800b424:	e009      	b.n	800b43a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 800b426:	4b2f      	ldr	r3, [pc, #188]	; (800b4e4 <xPortStartScheduler+0x134>)
 800b428:	681b      	ldr	r3, [r3, #0]
 800b42a:	3b01      	subs	r3, #1
 800b42c:	4a2d      	ldr	r2, [pc, #180]	; (800b4e4 <xPortStartScheduler+0x134>)
 800b42e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800b430:	78fb      	ldrb	r3, [r7, #3]
 800b432:	b2db      	uxtb	r3, r3
 800b434:	005b      	lsls	r3, r3, #1
 800b436:	b2db      	uxtb	r3, r3
 800b438:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800b43a:	78fb      	ldrb	r3, [r7, #3]
 800b43c:	b2db      	uxtb	r3, r3
 800b43e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800b442:	2b80      	cmp	r3, #128	; 0x80
 800b444:	d0ef      	beq.n	800b426 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800b446:	4b27      	ldr	r3, [pc, #156]	; (800b4e4 <xPortStartScheduler+0x134>)
 800b448:	681b      	ldr	r3, [r3, #0]
 800b44a:	f1c3 0307 	rsb	r3, r3, #7
 800b44e:	2b04      	cmp	r3, #4
 800b450:	d00a      	beq.n	800b468 <xPortStartScheduler+0xb8>
	__asm volatile
 800b452:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b456:	f383 8811 	msr	BASEPRI, r3
 800b45a:	f3bf 8f6f 	isb	sy
 800b45e:	f3bf 8f4f 	dsb	sy
 800b462:	60bb      	str	r3, [r7, #8]
}
 800b464:	bf00      	nop
 800b466:	e7fe      	b.n	800b466 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800b468:	4b1e      	ldr	r3, [pc, #120]	; (800b4e4 <xPortStartScheduler+0x134>)
 800b46a:	681b      	ldr	r3, [r3, #0]
 800b46c:	021b      	lsls	r3, r3, #8
 800b46e:	4a1d      	ldr	r2, [pc, #116]	; (800b4e4 <xPortStartScheduler+0x134>)
 800b470:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800b472:	4b1c      	ldr	r3, [pc, #112]	; (800b4e4 <xPortStartScheduler+0x134>)
 800b474:	681b      	ldr	r3, [r3, #0]
 800b476:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800b47a:	4a1a      	ldr	r2, [pc, #104]	; (800b4e4 <xPortStartScheduler+0x134>)
 800b47c:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800b47e:	687b      	ldr	r3, [r7, #4]
 800b480:	b2da      	uxtb	r2, r3
 800b482:	697b      	ldr	r3, [r7, #20]
 800b484:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800b486:	4b18      	ldr	r3, [pc, #96]	; (800b4e8 <xPortStartScheduler+0x138>)
 800b488:	681b      	ldr	r3, [r3, #0]
 800b48a:	4a17      	ldr	r2, [pc, #92]	; (800b4e8 <xPortStartScheduler+0x138>)
 800b48c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800b490:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800b492:	4b15      	ldr	r3, [pc, #84]	; (800b4e8 <xPortStartScheduler+0x138>)
 800b494:	681b      	ldr	r3, [r3, #0]
 800b496:	4a14      	ldr	r2, [pc, #80]	; (800b4e8 <xPortStartScheduler+0x138>)
 800b498:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800b49c:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800b49e:	f000 f8dd 	bl	800b65c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800b4a2:	4b12      	ldr	r3, [pc, #72]	; (800b4ec <xPortStartScheduler+0x13c>)
 800b4a4:	2200      	movs	r2, #0
 800b4a6:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800b4a8:	f000 f8fc 	bl	800b6a4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800b4ac:	4b10      	ldr	r3, [pc, #64]	; (800b4f0 <xPortStartScheduler+0x140>)
 800b4ae:	681b      	ldr	r3, [r3, #0]
 800b4b0:	4a0f      	ldr	r2, [pc, #60]	; (800b4f0 <xPortStartScheduler+0x140>)
 800b4b2:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 800b4b6:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800b4b8:	f7ff ff66 	bl	800b388 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800b4bc:	f7ff fb9c 	bl	800abf8 <vTaskSwitchContext>
	prvTaskExitError();
 800b4c0:	f7ff ff1e 	bl	800b300 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800b4c4:	2300      	movs	r3, #0
}
 800b4c6:	4618      	mov	r0, r3
 800b4c8:	3718      	adds	r7, #24
 800b4ca:	46bd      	mov	sp, r7
 800b4cc:	bd80      	pop	{r7, pc}
 800b4ce:	bf00      	nop
 800b4d0:	e000ed00 	.word	0xe000ed00
 800b4d4:	410fc271 	.word	0x410fc271
 800b4d8:	410fc270 	.word	0x410fc270
 800b4dc:	e000e400 	.word	0xe000e400
 800b4e0:	200009c4 	.word	0x200009c4
 800b4e4:	200009c8 	.word	0x200009c8
 800b4e8:	e000ed20 	.word	0xe000ed20
 800b4ec:	2000004c 	.word	0x2000004c
 800b4f0:	e000ef34 	.word	0xe000ef34

0800b4f4 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800b4f4:	b480      	push	{r7}
 800b4f6:	b083      	sub	sp, #12
 800b4f8:	af00      	add	r7, sp, #0
	__asm volatile
 800b4fa:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b4fe:	f383 8811 	msr	BASEPRI, r3
 800b502:	f3bf 8f6f 	isb	sy
 800b506:	f3bf 8f4f 	dsb	sy
 800b50a:	607b      	str	r3, [r7, #4]
}
 800b50c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800b50e:	4b0f      	ldr	r3, [pc, #60]	; (800b54c <vPortEnterCritical+0x58>)
 800b510:	681b      	ldr	r3, [r3, #0]
 800b512:	3301      	adds	r3, #1
 800b514:	4a0d      	ldr	r2, [pc, #52]	; (800b54c <vPortEnterCritical+0x58>)
 800b516:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800b518:	4b0c      	ldr	r3, [pc, #48]	; (800b54c <vPortEnterCritical+0x58>)
 800b51a:	681b      	ldr	r3, [r3, #0]
 800b51c:	2b01      	cmp	r3, #1
 800b51e:	d10f      	bne.n	800b540 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800b520:	4b0b      	ldr	r3, [pc, #44]	; (800b550 <vPortEnterCritical+0x5c>)
 800b522:	681b      	ldr	r3, [r3, #0]
 800b524:	b2db      	uxtb	r3, r3
 800b526:	2b00      	cmp	r3, #0
 800b528:	d00a      	beq.n	800b540 <vPortEnterCritical+0x4c>
	__asm volatile
 800b52a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b52e:	f383 8811 	msr	BASEPRI, r3
 800b532:	f3bf 8f6f 	isb	sy
 800b536:	f3bf 8f4f 	dsb	sy
 800b53a:	603b      	str	r3, [r7, #0]
}
 800b53c:	bf00      	nop
 800b53e:	e7fe      	b.n	800b53e <vPortEnterCritical+0x4a>
	}
}
 800b540:	bf00      	nop
 800b542:	370c      	adds	r7, #12
 800b544:	46bd      	mov	sp, r7
 800b546:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b54a:	4770      	bx	lr
 800b54c:	2000004c 	.word	0x2000004c
 800b550:	e000ed04 	.word	0xe000ed04

0800b554 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800b554:	b480      	push	{r7}
 800b556:	b083      	sub	sp, #12
 800b558:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800b55a:	4b12      	ldr	r3, [pc, #72]	; (800b5a4 <vPortExitCritical+0x50>)
 800b55c:	681b      	ldr	r3, [r3, #0]
 800b55e:	2b00      	cmp	r3, #0
 800b560:	d10a      	bne.n	800b578 <vPortExitCritical+0x24>
	__asm volatile
 800b562:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b566:	f383 8811 	msr	BASEPRI, r3
 800b56a:	f3bf 8f6f 	isb	sy
 800b56e:	f3bf 8f4f 	dsb	sy
 800b572:	607b      	str	r3, [r7, #4]
}
 800b574:	bf00      	nop
 800b576:	e7fe      	b.n	800b576 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800b578:	4b0a      	ldr	r3, [pc, #40]	; (800b5a4 <vPortExitCritical+0x50>)
 800b57a:	681b      	ldr	r3, [r3, #0]
 800b57c:	3b01      	subs	r3, #1
 800b57e:	4a09      	ldr	r2, [pc, #36]	; (800b5a4 <vPortExitCritical+0x50>)
 800b580:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800b582:	4b08      	ldr	r3, [pc, #32]	; (800b5a4 <vPortExitCritical+0x50>)
 800b584:	681b      	ldr	r3, [r3, #0]
 800b586:	2b00      	cmp	r3, #0
 800b588:	d105      	bne.n	800b596 <vPortExitCritical+0x42>
 800b58a:	2300      	movs	r3, #0
 800b58c:	603b      	str	r3, [r7, #0]
	__asm volatile
 800b58e:	683b      	ldr	r3, [r7, #0]
 800b590:	f383 8811 	msr	BASEPRI, r3
}
 800b594:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800b596:	bf00      	nop
 800b598:	370c      	adds	r7, #12
 800b59a:	46bd      	mov	sp, r7
 800b59c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5a0:	4770      	bx	lr
 800b5a2:	bf00      	nop
 800b5a4:	2000004c 	.word	0x2000004c
	...

0800b5b0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800b5b0:	f3ef 8009 	mrs	r0, PSP
 800b5b4:	f3bf 8f6f 	isb	sy
 800b5b8:	4b15      	ldr	r3, [pc, #84]	; (800b610 <pxCurrentTCBConst>)
 800b5ba:	681a      	ldr	r2, [r3, #0]
 800b5bc:	f01e 0f10 	tst.w	lr, #16
 800b5c0:	bf08      	it	eq
 800b5c2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800b5c6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b5ca:	6010      	str	r0, [r2, #0]
 800b5cc:	e92d 0009 	stmdb	sp!, {r0, r3}
 800b5d0:	f04f 0050 	mov.w	r0, #80	; 0x50
 800b5d4:	f380 8811 	msr	BASEPRI, r0
 800b5d8:	f3bf 8f4f 	dsb	sy
 800b5dc:	f3bf 8f6f 	isb	sy
 800b5e0:	f7ff fb0a 	bl	800abf8 <vTaskSwitchContext>
 800b5e4:	f04f 0000 	mov.w	r0, #0
 800b5e8:	f380 8811 	msr	BASEPRI, r0
 800b5ec:	bc09      	pop	{r0, r3}
 800b5ee:	6819      	ldr	r1, [r3, #0]
 800b5f0:	6808      	ldr	r0, [r1, #0]
 800b5f2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b5f6:	f01e 0f10 	tst.w	lr, #16
 800b5fa:	bf08      	it	eq
 800b5fc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800b600:	f380 8809 	msr	PSP, r0
 800b604:	f3bf 8f6f 	isb	sy
 800b608:	4770      	bx	lr
 800b60a:	bf00      	nop
 800b60c:	f3af 8000 	nop.w

0800b610 <pxCurrentTCBConst>:
 800b610:	20000898 	.word	0x20000898
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800b614:	bf00      	nop
 800b616:	bf00      	nop

0800b618 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800b618:	b580      	push	{r7, lr}
 800b61a:	b082      	sub	sp, #8
 800b61c:	af00      	add	r7, sp, #0
	__asm volatile
 800b61e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b622:	f383 8811 	msr	BASEPRI, r3
 800b626:	f3bf 8f6f 	isb	sy
 800b62a:	f3bf 8f4f 	dsb	sy
 800b62e:	607b      	str	r3, [r7, #4]
}
 800b630:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800b632:	f7ff fa29 	bl	800aa88 <xTaskIncrementTick>
 800b636:	4603      	mov	r3, r0
 800b638:	2b00      	cmp	r3, #0
 800b63a:	d003      	beq.n	800b644 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800b63c:	4b06      	ldr	r3, [pc, #24]	; (800b658 <SysTick_Handler+0x40>)
 800b63e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b642:	601a      	str	r2, [r3, #0]
 800b644:	2300      	movs	r3, #0
 800b646:	603b      	str	r3, [r7, #0]
	__asm volatile
 800b648:	683b      	ldr	r3, [r7, #0]
 800b64a:	f383 8811 	msr	BASEPRI, r3
}
 800b64e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800b650:	bf00      	nop
 800b652:	3708      	adds	r7, #8
 800b654:	46bd      	mov	sp, r7
 800b656:	bd80      	pop	{r7, pc}
 800b658:	e000ed04 	.word	0xe000ed04

0800b65c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800b65c:	b480      	push	{r7}
 800b65e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800b660:	4b0b      	ldr	r3, [pc, #44]	; (800b690 <vPortSetupTimerInterrupt+0x34>)
 800b662:	2200      	movs	r2, #0
 800b664:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800b666:	4b0b      	ldr	r3, [pc, #44]	; (800b694 <vPortSetupTimerInterrupt+0x38>)
 800b668:	2200      	movs	r2, #0
 800b66a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800b66c:	4b0a      	ldr	r3, [pc, #40]	; (800b698 <vPortSetupTimerInterrupt+0x3c>)
 800b66e:	681b      	ldr	r3, [r3, #0]
 800b670:	4a0a      	ldr	r2, [pc, #40]	; (800b69c <vPortSetupTimerInterrupt+0x40>)
 800b672:	fba2 2303 	umull	r2, r3, r2, r3
 800b676:	099b      	lsrs	r3, r3, #6
 800b678:	4a09      	ldr	r2, [pc, #36]	; (800b6a0 <vPortSetupTimerInterrupt+0x44>)
 800b67a:	3b01      	subs	r3, #1
 800b67c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800b67e:	4b04      	ldr	r3, [pc, #16]	; (800b690 <vPortSetupTimerInterrupt+0x34>)
 800b680:	2207      	movs	r2, #7
 800b682:	601a      	str	r2, [r3, #0]
}
 800b684:	bf00      	nop
 800b686:	46bd      	mov	sp, r7
 800b688:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b68c:	4770      	bx	lr
 800b68e:	bf00      	nop
 800b690:	e000e010 	.word	0xe000e010
 800b694:	e000e018 	.word	0xe000e018
 800b698:	20000040 	.word	0x20000040
 800b69c:	10624dd3 	.word	0x10624dd3
 800b6a0:	e000e014 	.word	0xe000e014

0800b6a4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800b6a4:	f8df 000c 	ldr.w	r0, [pc, #12]	; 800b6b4 <vPortEnableVFP+0x10>
 800b6a8:	6801      	ldr	r1, [r0, #0]
 800b6aa:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800b6ae:	6001      	str	r1, [r0, #0]
 800b6b0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800b6b2:	bf00      	nop
 800b6b4:	e000ed88 	.word	0xe000ed88

0800b6b8 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800b6b8:	b580      	push	{r7, lr}
 800b6ba:	b08a      	sub	sp, #40	; 0x28
 800b6bc:	af00      	add	r7, sp, #0
 800b6be:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800b6c0:	2300      	movs	r3, #0
 800b6c2:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800b6c4:	f7ff f926 	bl	800a914 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800b6c8:	4b5b      	ldr	r3, [pc, #364]	; (800b838 <pvPortMalloc+0x180>)
 800b6ca:	681b      	ldr	r3, [r3, #0]
 800b6cc:	2b00      	cmp	r3, #0
 800b6ce:	d101      	bne.n	800b6d4 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800b6d0:	f000 f920 	bl	800b914 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800b6d4:	4b59      	ldr	r3, [pc, #356]	; (800b83c <pvPortMalloc+0x184>)
 800b6d6:	681a      	ldr	r2, [r3, #0]
 800b6d8:	687b      	ldr	r3, [r7, #4]
 800b6da:	4013      	ands	r3, r2
 800b6dc:	2b00      	cmp	r3, #0
 800b6de:	f040 8093 	bne.w	800b808 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800b6e2:	687b      	ldr	r3, [r7, #4]
 800b6e4:	2b00      	cmp	r3, #0
 800b6e6:	d01d      	beq.n	800b724 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 800b6e8:	2208      	movs	r2, #8
 800b6ea:	687b      	ldr	r3, [r7, #4]
 800b6ec:	4413      	add	r3, r2
 800b6ee:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800b6f0:	687b      	ldr	r3, [r7, #4]
 800b6f2:	f003 0307 	and.w	r3, r3, #7
 800b6f6:	2b00      	cmp	r3, #0
 800b6f8:	d014      	beq.n	800b724 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800b6fa:	687b      	ldr	r3, [r7, #4]
 800b6fc:	f023 0307 	bic.w	r3, r3, #7
 800b700:	3308      	adds	r3, #8
 800b702:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800b704:	687b      	ldr	r3, [r7, #4]
 800b706:	f003 0307 	and.w	r3, r3, #7
 800b70a:	2b00      	cmp	r3, #0
 800b70c:	d00a      	beq.n	800b724 <pvPortMalloc+0x6c>
	__asm volatile
 800b70e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b712:	f383 8811 	msr	BASEPRI, r3
 800b716:	f3bf 8f6f 	isb	sy
 800b71a:	f3bf 8f4f 	dsb	sy
 800b71e:	617b      	str	r3, [r7, #20]
}
 800b720:	bf00      	nop
 800b722:	e7fe      	b.n	800b722 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800b724:	687b      	ldr	r3, [r7, #4]
 800b726:	2b00      	cmp	r3, #0
 800b728:	d06e      	beq.n	800b808 <pvPortMalloc+0x150>
 800b72a:	4b45      	ldr	r3, [pc, #276]	; (800b840 <pvPortMalloc+0x188>)
 800b72c:	681b      	ldr	r3, [r3, #0]
 800b72e:	687a      	ldr	r2, [r7, #4]
 800b730:	429a      	cmp	r2, r3
 800b732:	d869      	bhi.n	800b808 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800b734:	4b43      	ldr	r3, [pc, #268]	; (800b844 <pvPortMalloc+0x18c>)
 800b736:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800b738:	4b42      	ldr	r3, [pc, #264]	; (800b844 <pvPortMalloc+0x18c>)
 800b73a:	681b      	ldr	r3, [r3, #0]
 800b73c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800b73e:	e004      	b.n	800b74a <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 800b740:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b742:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800b744:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b746:	681b      	ldr	r3, [r3, #0]
 800b748:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800b74a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b74c:	685b      	ldr	r3, [r3, #4]
 800b74e:	687a      	ldr	r2, [r7, #4]
 800b750:	429a      	cmp	r2, r3
 800b752:	d903      	bls.n	800b75c <pvPortMalloc+0xa4>
 800b754:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b756:	681b      	ldr	r3, [r3, #0]
 800b758:	2b00      	cmp	r3, #0
 800b75a:	d1f1      	bne.n	800b740 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800b75c:	4b36      	ldr	r3, [pc, #216]	; (800b838 <pvPortMalloc+0x180>)
 800b75e:	681b      	ldr	r3, [r3, #0]
 800b760:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b762:	429a      	cmp	r2, r3
 800b764:	d050      	beq.n	800b808 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800b766:	6a3b      	ldr	r3, [r7, #32]
 800b768:	681b      	ldr	r3, [r3, #0]
 800b76a:	2208      	movs	r2, #8
 800b76c:	4413      	add	r3, r2
 800b76e:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800b770:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b772:	681a      	ldr	r2, [r3, #0]
 800b774:	6a3b      	ldr	r3, [r7, #32]
 800b776:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800b778:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b77a:	685a      	ldr	r2, [r3, #4]
 800b77c:	687b      	ldr	r3, [r7, #4]
 800b77e:	1ad2      	subs	r2, r2, r3
 800b780:	2308      	movs	r3, #8
 800b782:	005b      	lsls	r3, r3, #1
 800b784:	429a      	cmp	r2, r3
 800b786:	d91f      	bls.n	800b7c8 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800b788:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b78a:	687b      	ldr	r3, [r7, #4]
 800b78c:	4413      	add	r3, r2
 800b78e:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800b790:	69bb      	ldr	r3, [r7, #24]
 800b792:	f003 0307 	and.w	r3, r3, #7
 800b796:	2b00      	cmp	r3, #0
 800b798:	d00a      	beq.n	800b7b0 <pvPortMalloc+0xf8>
	__asm volatile
 800b79a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b79e:	f383 8811 	msr	BASEPRI, r3
 800b7a2:	f3bf 8f6f 	isb	sy
 800b7a6:	f3bf 8f4f 	dsb	sy
 800b7aa:	613b      	str	r3, [r7, #16]
}
 800b7ac:	bf00      	nop
 800b7ae:	e7fe      	b.n	800b7ae <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800b7b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b7b2:	685a      	ldr	r2, [r3, #4]
 800b7b4:	687b      	ldr	r3, [r7, #4]
 800b7b6:	1ad2      	subs	r2, r2, r3
 800b7b8:	69bb      	ldr	r3, [r7, #24]
 800b7ba:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800b7bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b7be:	687a      	ldr	r2, [r7, #4]
 800b7c0:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800b7c2:	69b8      	ldr	r0, [r7, #24]
 800b7c4:	f000 f908 	bl	800b9d8 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800b7c8:	4b1d      	ldr	r3, [pc, #116]	; (800b840 <pvPortMalloc+0x188>)
 800b7ca:	681a      	ldr	r2, [r3, #0]
 800b7cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b7ce:	685b      	ldr	r3, [r3, #4]
 800b7d0:	1ad3      	subs	r3, r2, r3
 800b7d2:	4a1b      	ldr	r2, [pc, #108]	; (800b840 <pvPortMalloc+0x188>)
 800b7d4:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800b7d6:	4b1a      	ldr	r3, [pc, #104]	; (800b840 <pvPortMalloc+0x188>)
 800b7d8:	681a      	ldr	r2, [r3, #0]
 800b7da:	4b1b      	ldr	r3, [pc, #108]	; (800b848 <pvPortMalloc+0x190>)
 800b7dc:	681b      	ldr	r3, [r3, #0]
 800b7de:	429a      	cmp	r2, r3
 800b7e0:	d203      	bcs.n	800b7ea <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800b7e2:	4b17      	ldr	r3, [pc, #92]	; (800b840 <pvPortMalloc+0x188>)
 800b7e4:	681b      	ldr	r3, [r3, #0]
 800b7e6:	4a18      	ldr	r2, [pc, #96]	; (800b848 <pvPortMalloc+0x190>)
 800b7e8:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800b7ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b7ec:	685a      	ldr	r2, [r3, #4]
 800b7ee:	4b13      	ldr	r3, [pc, #76]	; (800b83c <pvPortMalloc+0x184>)
 800b7f0:	681b      	ldr	r3, [r3, #0]
 800b7f2:	431a      	orrs	r2, r3
 800b7f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b7f6:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800b7f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b7fa:	2200      	movs	r2, #0
 800b7fc:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800b7fe:	4b13      	ldr	r3, [pc, #76]	; (800b84c <pvPortMalloc+0x194>)
 800b800:	681b      	ldr	r3, [r3, #0]
 800b802:	3301      	adds	r3, #1
 800b804:	4a11      	ldr	r2, [pc, #68]	; (800b84c <pvPortMalloc+0x194>)
 800b806:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800b808:	f7ff f892 	bl	800a930 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800b80c:	69fb      	ldr	r3, [r7, #28]
 800b80e:	f003 0307 	and.w	r3, r3, #7
 800b812:	2b00      	cmp	r3, #0
 800b814:	d00a      	beq.n	800b82c <pvPortMalloc+0x174>
	__asm volatile
 800b816:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b81a:	f383 8811 	msr	BASEPRI, r3
 800b81e:	f3bf 8f6f 	isb	sy
 800b822:	f3bf 8f4f 	dsb	sy
 800b826:	60fb      	str	r3, [r7, #12]
}
 800b828:	bf00      	nop
 800b82a:	e7fe      	b.n	800b82a <pvPortMalloc+0x172>
	return pvReturn;
 800b82c:	69fb      	ldr	r3, [r7, #28]
}
 800b82e:	4618      	mov	r0, r3
 800b830:	3728      	adds	r7, #40	; 0x28
 800b832:	46bd      	mov	sp, r7
 800b834:	bd80      	pop	{r7, pc}
 800b836:	bf00      	nop
 800b838:	200103d4 	.word	0x200103d4
 800b83c:	200103e8 	.word	0x200103e8
 800b840:	200103d8 	.word	0x200103d8
 800b844:	200103cc 	.word	0x200103cc
 800b848:	200103dc 	.word	0x200103dc
 800b84c:	200103e0 	.word	0x200103e0

0800b850 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800b850:	b580      	push	{r7, lr}
 800b852:	b086      	sub	sp, #24
 800b854:	af00      	add	r7, sp, #0
 800b856:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800b858:	687b      	ldr	r3, [r7, #4]
 800b85a:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800b85c:	687b      	ldr	r3, [r7, #4]
 800b85e:	2b00      	cmp	r3, #0
 800b860:	d04d      	beq.n	800b8fe <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800b862:	2308      	movs	r3, #8
 800b864:	425b      	negs	r3, r3
 800b866:	697a      	ldr	r2, [r7, #20]
 800b868:	4413      	add	r3, r2
 800b86a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800b86c:	697b      	ldr	r3, [r7, #20]
 800b86e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800b870:	693b      	ldr	r3, [r7, #16]
 800b872:	685a      	ldr	r2, [r3, #4]
 800b874:	4b24      	ldr	r3, [pc, #144]	; (800b908 <vPortFree+0xb8>)
 800b876:	681b      	ldr	r3, [r3, #0]
 800b878:	4013      	ands	r3, r2
 800b87a:	2b00      	cmp	r3, #0
 800b87c:	d10a      	bne.n	800b894 <vPortFree+0x44>
	__asm volatile
 800b87e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b882:	f383 8811 	msr	BASEPRI, r3
 800b886:	f3bf 8f6f 	isb	sy
 800b88a:	f3bf 8f4f 	dsb	sy
 800b88e:	60fb      	str	r3, [r7, #12]
}
 800b890:	bf00      	nop
 800b892:	e7fe      	b.n	800b892 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800b894:	693b      	ldr	r3, [r7, #16]
 800b896:	681b      	ldr	r3, [r3, #0]
 800b898:	2b00      	cmp	r3, #0
 800b89a:	d00a      	beq.n	800b8b2 <vPortFree+0x62>
	__asm volatile
 800b89c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b8a0:	f383 8811 	msr	BASEPRI, r3
 800b8a4:	f3bf 8f6f 	isb	sy
 800b8a8:	f3bf 8f4f 	dsb	sy
 800b8ac:	60bb      	str	r3, [r7, #8]
}
 800b8ae:	bf00      	nop
 800b8b0:	e7fe      	b.n	800b8b0 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800b8b2:	693b      	ldr	r3, [r7, #16]
 800b8b4:	685a      	ldr	r2, [r3, #4]
 800b8b6:	4b14      	ldr	r3, [pc, #80]	; (800b908 <vPortFree+0xb8>)
 800b8b8:	681b      	ldr	r3, [r3, #0]
 800b8ba:	4013      	ands	r3, r2
 800b8bc:	2b00      	cmp	r3, #0
 800b8be:	d01e      	beq.n	800b8fe <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800b8c0:	693b      	ldr	r3, [r7, #16]
 800b8c2:	681b      	ldr	r3, [r3, #0]
 800b8c4:	2b00      	cmp	r3, #0
 800b8c6:	d11a      	bne.n	800b8fe <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800b8c8:	693b      	ldr	r3, [r7, #16]
 800b8ca:	685a      	ldr	r2, [r3, #4]
 800b8cc:	4b0e      	ldr	r3, [pc, #56]	; (800b908 <vPortFree+0xb8>)
 800b8ce:	681b      	ldr	r3, [r3, #0]
 800b8d0:	43db      	mvns	r3, r3
 800b8d2:	401a      	ands	r2, r3
 800b8d4:	693b      	ldr	r3, [r7, #16]
 800b8d6:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800b8d8:	f7ff f81c 	bl	800a914 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800b8dc:	693b      	ldr	r3, [r7, #16]
 800b8de:	685a      	ldr	r2, [r3, #4]
 800b8e0:	4b0a      	ldr	r3, [pc, #40]	; (800b90c <vPortFree+0xbc>)
 800b8e2:	681b      	ldr	r3, [r3, #0]
 800b8e4:	4413      	add	r3, r2
 800b8e6:	4a09      	ldr	r2, [pc, #36]	; (800b90c <vPortFree+0xbc>)
 800b8e8:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800b8ea:	6938      	ldr	r0, [r7, #16]
 800b8ec:	f000 f874 	bl	800b9d8 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800b8f0:	4b07      	ldr	r3, [pc, #28]	; (800b910 <vPortFree+0xc0>)
 800b8f2:	681b      	ldr	r3, [r3, #0]
 800b8f4:	3301      	adds	r3, #1
 800b8f6:	4a06      	ldr	r2, [pc, #24]	; (800b910 <vPortFree+0xc0>)
 800b8f8:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800b8fa:	f7ff f819 	bl	800a930 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800b8fe:	bf00      	nop
 800b900:	3718      	adds	r7, #24
 800b902:	46bd      	mov	sp, r7
 800b904:	bd80      	pop	{r7, pc}
 800b906:	bf00      	nop
 800b908:	200103e8 	.word	0x200103e8
 800b90c:	200103d8 	.word	0x200103d8
 800b910:	200103e4 	.word	0x200103e4

0800b914 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800b914:	b480      	push	{r7}
 800b916:	b085      	sub	sp, #20
 800b918:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800b91a:	f44f 437a 	mov.w	r3, #64000	; 0xfa00
 800b91e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800b920:	4b27      	ldr	r3, [pc, #156]	; (800b9c0 <prvHeapInit+0xac>)
 800b922:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800b924:	68fb      	ldr	r3, [r7, #12]
 800b926:	f003 0307 	and.w	r3, r3, #7
 800b92a:	2b00      	cmp	r3, #0
 800b92c:	d00c      	beq.n	800b948 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800b92e:	68fb      	ldr	r3, [r7, #12]
 800b930:	3307      	adds	r3, #7
 800b932:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800b934:	68fb      	ldr	r3, [r7, #12]
 800b936:	f023 0307 	bic.w	r3, r3, #7
 800b93a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800b93c:	68ba      	ldr	r2, [r7, #8]
 800b93e:	68fb      	ldr	r3, [r7, #12]
 800b940:	1ad3      	subs	r3, r2, r3
 800b942:	4a1f      	ldr	r2, [pc, #124]	; (800b9c0 <prvHeapInit+0xac>)
 800b944:	4413      	add	r3, r2
 800b946:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800b948:	68fb      	ldr	r3, [r7, #12]
 800b94a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800b94c:	4a1d      	ldr	r2, [pc, #116]	; (800b9c4 <prvHeapInit+0xb0>)
 800b94e:	687b      	ldr	r3, [r7, #4]
 800b950:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800b952:	4b1c      	ldr	r3, [pc, #112]	; (800b9c4 <prvHeapInit+0xb0>)
 800b954:	2200      	movs	r2, #0
 800b956:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800b958:	687b      	ldr	r3, [r7, #4]
 800b95a:	68ba      	ldr	r2, [r7, #8]
 800b95c:	4413      	add	r3, r2
 800b95e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800b960:	2208      	movs	r2, #8
 800b962:	68fb      	ldr	r3, [r7, #12]
 800b964:	1a9b      	subs	r3, r3, r2
 800b966:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800b968:	68fb      	ldr	r3, [r7, #12]
 800b96a:	f023 0307 	bic.w	r3, r3, #7
 800b96e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800b970:	68fb      	ldr	r3, [r7, #12]
 800b972:	4a15      	ldr	r2, [pc, #84]	; (800b9c8 <prvHeapInit+0xb4>)
 800b974:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800b976:	4b14      	ldr	r3, [pc, #80]	; (800b9c8 <prvHeapInit+0xb4>)
 800b978:	681b      	ldr	r3, [r3, #0]
 800b97a:	2200      	movs	r2, #0
 800b97c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800b97e:	4b12      	ldr	r3, [pc, #72]	; (800b9c8 <prvHeapInit+0xb4>)
 800b980:	681b      	ldr	r3, [r3, #0]
 800b982:	2200      	movs	r2, #0
 800b984:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800b986:	687b      	ldr	r3, [r7, #4]
 800b988:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800b98a:	683b      	ldr	r3, [r7, #0]
 800b98c:	68fa      	ldr	r2, [r7, #12]
 800b98e:	1ad2      	subs	r2, r2, r3
 800b990:	683b      	ldr	r3, [r7, #0]
 800b992:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800b994:	4b0c      	ldr	r3, [pc, #48]	; (800b9c8 <prvHeapInit+0xb4>)
 800b996:	681a      	ldr	r2, [r3, #0]
 800b998:	683b      	ldr	r3, [r7, #0]
 800b99a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800b99c:	683b      	ldr	r3, [r7, #0]
 800b99e:	685b      	ldr	r3, [r3, #4]
 800b9a0:	4a0a      	ldr	r2, [pc, #40]	; (800b9cc <prvHeapInit+0xb8>)
 800b9a2:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800b9a4:	683b      	ldr	r3, [r7, #0]
 800b9a6:	685b      	ldr	r3, [r3, #4]
 800b9a8:	4a09      	ldr	r2, [pc, #36]	; (800b9d0 <prvHeapInit+0xbc>)
 800b9aa:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800b9ac:	4b09      	ldr	r3, [pc, #36]	; (800b9d4 <prvHeapInit+0xc0>)
 800b9ae:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800b9b2:	601a      	str	r2, [r3, #0]
}
 800b9b4:	bf00      	nop
 800b9b6:	3714      	adds	r7, #20
 800b9b8:	46bd      	mov	sp, r7
 800b9ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b9be:	4770      	bx	lr
 800b9c0:	200009cc 	.word	0x200009cc
 800b9c4:	200103cc 	.word	0x200103cc
 800b9c8:	200103d4 	.word	0x200103d4
 800b9cc:	200103dc 	.word	0x200103dc
 800b9d0:	200103d8 	.word	0x200103d8
 800b9d4:	200103e8 	.word	0x200103e8

0800b9d8 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800b9d8:	b480      	push	{r7}
 800b9da:	b085      	sub	sp, #20
 800b9dc:	af00      	add	r7, sp, #0
 800b9de:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800b9e0:	4b28      	ldr	r3, [pc, #160]	; (800ba84 <prvInsertBlockIntoFreeList+0xac>)
 800b9e2:	60fb      	str	r3, [r7, #12]
 800b9e4:	e002      	b.n	800b9ec <prvInsertBlockIntoFreeList+0x14>
 800b9e6:	68fb      	ldr	r3, [r7, #12]
 800b9e8:	681b      	ldr	r3, [r3, #0]
 800b9ea:	60fb      	str	r3, [r7, #12]
 800b9ec:	68fb      	ldr	r3, [r7, #12]
 800b9ee:	681b      	ldr	r3, [r3, #0]
 800b9f0:	687a      	ldr	r2, [r7, #4]
 800b9f2:	429a      	cmp	r2, r3
 800b9f4:	d8f7      	bhi.n	800b9e6 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800b9f6:	68fb      	ldr	r3, [r7, #12]
 800b9f8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800b9fa:	68fb      	ldr	r3, [r7, #12]
 800b9fc:	685b      	ldr	r3, [r3, #4]
 800b9fe:	68ba      	ldr	r2, [r7, #8]
 800ba00:	4413      	add	r3, r2
 800ba02:	687a      	ldr	r2, [r7, #4]
 800ba04:	429a      	cmp	r2, r3
 800ba06:	d108      	bne.n	800ba1a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800ba08:	68fb      	ldr	r3, [r7, #12]
 800ba0a:	685a      	ldr	r2, [r3, #4]
 800ba0c:	687b      	ldr	r3, [r7, #4]
 800ba0e:	685b      	ldr	r3, [r3, #4]
 800ba10:	441a      	add	r2, r3
 800ba12:	68fb      	ldr	r3, [r7, #12]
 800ba14:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800ba16:	68fb      	ldr	r3, [r7, #12]
 800ba18:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800ba1a:	687b      	ldr	r3, [r7, #4]
 800ba1c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800ba1e:	687b      	ldr	r3, [r7, #4]
 800ba20:	685b      	ldr	r3, [r3, #4]
 800ba22:	68ba      	ldr	r2, [r7, #8]
 800ba24:	441a      	add	r2, r3
 800ba26:	68fb      	ldr	r3, [r7, #12]
 800ba28:	681b      	ldr	r3, [r3, #0]
 800ba2a:	429a      	cmp	r2, r3
 800ba2c:	d118      	bne.n	800ba60 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800ba2e:	68fb      	ldr	r3, [r7, #12]
 800ba30:	681a      	ldr	r2, [r3, #0]
 800ba32:	4b15      	ldr	r3, [pc, #84]	; (800ba88 <prvInsertBlockIntoFreeList+0xb0>)
 800ba34:	681b      	ldr	r3, [r3, #0]
 800ba36:	429a      	cmp	r2, r3
 800ba38:	d00d      	beq.n	800ba56 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800ba3a:	687b      	ldr	r3, [r7, #4]
 800ba3c:	685a      	ldr	r2, [r3, #4]
 800ba3e:	68fb      	ldr	r3, [r7, #12]
 800ba40:	681b      	ldr	r3, [r3, #0]
 800ba42:	685b      	ldr	r3, [r3, #4]
 800ba44:	441a      	add	r2, r3
 800ba46:	687b      	ldr	r3, [r7, #4]
 800ba48:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800ba4a:	68fb      	ldr	r3, [r7, #12]
 800ba4c:	681b      	ldr	r3, [r3, #0]
 800ba4e:	681a      	ldr	r2, [r3, #0]
 800ba50:	687b      	ldr	r3, [r7, #4]
 800ba52:	601a      	str	r2, [r3, #0]
 800ba54:	e008      	b.n	800ba68 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800ba56:	4b0c      	ldr	r3, [pc, #48]	; (800ba88 <prvInsertBlockIntoFreeList+0xb0>)
 800ba58:	681a      	ldr	r2, [r3, #0]
 800ba5a:	687b      	ldr	r3, [r7, #4]
 800ba5c:	601a      	str	r2, [r3, #0]
 800ba5e:	e003      	b.n	800ba68 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800ba60:	68fb      	ldr	r3, [r7, #12]
 800ba62:	681a      	ldr	r2, [r3, #0]
 800ba64:	687b      	ldr	r3, [r7, #4]
 800ba66:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800ba68:	68fa      	ldr	r2, [r7, #12]
 800ba6a:	687b      	ldr	r3, [r7, #4]
 800ba6c:	429a      	cmp	r2, r3
 800ba6e:	d002      	beq.n	800ba76 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800ba70:	68fb      	ldr	r3, [r7, #12]
 800ba72:	687a      	ldr	r2, [r7, #4]
 800ba74:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800ba76:	bf00      	nop
 800ba78:	3714      	adds	r7, #20
 800ba7a:	46bd      	mov	sp, r7
 800ba7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba80:	4770      	bx	lr
 800ba82:	bf00      	nop
 800ba84:	200103cc 	.word	0x200103cc
 800ba88:	200103d4 	.word	0x200103d4

0800ba8c <__libc_init_array>:
 800ba8c:	b570      	push	{r4, r5, r6, lr}
 800ba8e:	4d0d      	ldr	r5, [pc, #52]	; (800bac4 <__libc_init_array+0x38>)
 800ba90:	4c0d      	ldr	r4, [pc, #52]	; (800bac8 <__libc_init_array+0x3c>)
 800ba92:	1b64      	subs	r4, r4, r5
 800ba94:	10a4      	asrs	r4, r4, #2
 800ba96:	2600      	movs	r6, #0
 800ba98:	42a6      	cmp	r6, r4
 800ba9a:	d109      	bne.n	800bab0 <__libc_init_array+0x24>
 800ba9c:	4d0b      	ldr	r5, [pc, #44]	; (800bacc <__libc_init_array+0x40>)
 800ba9e:	4c0c      	ldr	r4, [pc, #48]	; (800bad0 <__libc_init_array+0x44>)
 800baa0:	f000 f8f0 	bl	800bc84 <_init>
 800baa4:	1b64      	subs	r4, r4, r5
 800baa6:	10a4      	asrs	r4, r4, #2
 800baa8:	2600      	movs	r6, #0
 800baaa:	42a6      	cmp	r6, r4
 800baac:	d105      	bne.n	800baba <__libc_init_array+0x2e>
 800baae:	bd70      	pop	{r4, r5, r6, pc}
 800bab0:	f855 3b04 	ldr.w	r3, [r5], #4
 800bab4:	4798      	blx	r3
 800bab6:	3601      	adds	r6, #1
 800bab8:	e7ee      	b.n	800ba98 <__libc_init_array+0xc>
 800baba:	f855 3b04 	ldr.w	r3, [r5], #4
 800babe:	4798      	blx	r3
 800bac0:	3601      	adds	r6, #1
 800bac2:	e7f2      	b.n	800baaa <__libc_init_array+0x1e>
 800bac4:	0800c050 	.word	0x0800c050
 800bac8:	0800c050 	.word	0x0800c050
 800bacc:	0800c050 	.word	0x0800c050
 800bad0:	0800c054 	.word	0x0800c054

0800bad4 <memcpy>:
 800bad4:	440a      	add	r2, r1
 800bad6:	4291      	cmp	r1, r2
 800bad8:	f100 33ff 	add.w	r3, r0, #4294967295
 800badc:	d100      	bne.n	800bae0 <memcpy+0xc>
 800bade:	4770      	bx	lr
 800bae0:	b510      	push	{r4, lr}
 800bae2:	f811 4b01 	ldrb.w	r4, [r1], #1
 800bae6:	f803 4f01 	strb.w	r4, [r3, #1]!
 800baea:	4291      	cmp	r1, r2
 800baec:	d1f9      	bne.n	800bae2 <memcpy+0xe>
 800baee:	bd10      	pop	{r4, pc}

0800baf0 <memset>:
 800baf0:	4402      	add	r2, r0
 800baf2:	4603      	mov	r3, r0
 800baf4:	4293      	cmp	r3, r2
 800baf6:	d100      	bne.n	800bafa <memset+0xa>
 800baf8:	4770      	bx	lr
 800bafa:	f803 1b01 	strb.w	r1, [r3], #1
 800bafe:	e7f9      	b.n	800baf4 <memset+0x4>

0800bb00 <_free_r>:
 800bb00:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800bb02:	2900      	cmp	r1, #0
 800bb04:	d044      	beq.n	800bb90 <_free_r+0x90>
 800bb06:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800bb0a:	9001      	str	r0, [sp, #4]
 800bb0c:	2b00      	cmp	r3, #0
 800bb0e:	f1a1 0404 	sub.w	r4, r1, #4
 800bb12:	bfb8      	it	lt
 800bb14:	18e4      	addlt	r4, r4, r3
 800bb16:	f000 f8a9 	bl	800bc6c <__malloc_lock>
 800bb1a:	4a1e      	ldr	r2, [pc, #120]	; (800bb94 <_free_r+0x94>)
 800bb1c:	9801      	ldr	r0, [sp, #4]
 800bb1e:	6813      	ldr	r3, [r2, #0]
 800bb20:	b933      	cbnz	r3, 800bb30 <_free_r+0x30>
 800bb22:	6063      	str	r3, [r4, #4]
 800bb24:	6014      	str	r4, [r2, #0]
 800bb26:	b003      	add	sp, #12
 800bb28:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800bb2c:	f000 b8a4 	b.w	800bc78 <__malloc_unlock>
 800bb30:	42a3      	cmp	r3, r4
 800bb32:	d908      	bls.n	800bb46 <_free_r+0x46>
 800bb34:	6825      	ldr	r5, [r4, #0]
 800bb36:	1961      	adds	r1, r4, r5
 800bb38:	428b      	cmp	r3, r1
 800bb3a:	bf01      	itttt	eq
 800bb3c:	6819      	ldreq	r1, [r3, #0]
 800bb3e:	685b      	ldreq	r3, [r3, #4]
 800bb40:	1949      	addeq	r1, r1, r5
 800bb42:	6021      	streq	r1, [r4, #0]
 800bb44:	e7ed      	b.n	800bb22 <_free_r+0x22>
 800bb46:	461a      	mov	r2, r3
 800bb48:	685b      	ldr	r3, [r3, #4]
 800bb4a:	b10b      	cbz	r3, 800bb50 <_free_r+0x50>
 800bb4c:	42a3      	cmp	r3, r4
 800bb4e:	d9fa      	bls.n	800bb46 <_free_r+0x46>
 800bb50:	6811      	ldr	r1, [r2, #0]
 800bb52:	1855      	adds	r5, r2, r1
 800bb54:	42a5      	cmp	r5, r4
 800bb56:	d10b      	bne.n	800bb70 <_free_r+0x70>
 800bb58:	6824      	ldr	r4, [r4, #0]
 800bb5a:	4421      	add	r1, r4
 800bb5c:	1854      	adds	r4, r2, r1
 800bb5e:	42a3      	cmp	r3, r4
 800bb60:	6011      	str	r1, [r2, #0]
 800bb62:	d1e0      	bne.n	800bb26 <_free_r+0x26>
 800bb64:	681c      	ldr	r4, [r3, #0]
 800bb66:	685b      	ldr	r3, [r3, #4]
 800bb68:	6053      	str	r3, [r2, #4]
 800bb6a:	4421      	add	r1, r4
 800bb6c:	6011      	str	r1, [r2, #0]
 800bb6e:	e7da      	b.n	800bb26 <_free_r+0x26>
 800bb70:	d902      	bls.n	800bb78 <_free_r+0x78>
 800bb72:	230c      	movs	r3, #12
 800bb74:	6003      	str	r3, [r0, #0]
 800bb76:	e7d6      	b.n	800bb26 <_free_r+0x26>
 800bb78:	6825      	ldr	r5, [r4, #0]
 800bb7a:	1961      	adds	r1, r4, r5
 800bb7c:	428b      	cmp	r3, r1
 800bb7e:	bf04      	itt	eq
 800bb80:	6819      	ldreq	r1, [r3, #0]
 800bb82:	685b      	ldreq	r3, [r3, #4]
 800bb84:	6063      	str	r3, [r4, #4]
 800bb86:	bf04      	itt	eq
 800bb88:	1949      	addeq	r1, r1, r5
 800bb8a:	6021      	streq	r1, [r4, #0]
 800bb8c:	6054      	str	r4, [r2, #4]
 800bb8e:	e7ca      	b.n	800bb26 <_free_r+0x26>
 800bb90:	b003      	add	sp, #12
 800bb92:	bd30      	pop	{r4, r5, pc}
 800bb94:	200103ec 	.word	0x200103ec

0800bb98 <cleanup_glue>:
 800bb98:	b538      	push	{r3, r4, r5, lr}
 800bb9a:	460c      	mov	r4, r1
 800bb9c:	6809      	ldr	r1, [r1, #0]
 800bb9e:	4605      	mov	r5, r0
 800bba0:	b109      	cbz	r1, 800bba6 <cleanup_glue+0xe>
 800bba2:	f7ff fff9 	bl	800bb98 <cleanup_glue>
 800bba6:	4621      	mov	r1, r4
 800bba8:	4628      	mov	r0, r5
 800bbaa:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800bbae:	f7ff bfa7 	b.w	800bb00 <_free_r>
	...

0800bbb4 <_reclaim_reent>:
 800bbb4:	4b2c      	ldr	r3, [pc, #176]	; (800bc68 <_reclaim_reent+0xb4>)
 800bbb6:	681b      	ldr	r3, [r3, #0]
 800bbb8:	4283      	cmp	r3, r0
 800bbba:	b570      	push	{r4, r5, r6, lr}
 800bbbc:	4604      	mov	r4, r0
 800bbbe:	d051      	beq.n	800bc64 <_reclaim_reent+0xb0>
 800bbc0:	6a43      	ldr	r3, [r0, #36]	; 0x24
 800bbc2:	b143      	cbz	r3, 800bbd6 <_reclaim_reent+0x22>
 800bbc4:	68db      	ldr	r3, [r3, #12]
 800bbc6:	2b00      	cmp	r3, #0
 800bbc8:	d14a      	bne.n	800bc60 <_reclaim_reent+0xac>
 800bbca:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800bbcc:	6819      	ldr	r1, [r3, #0]
 800bbce:	b111      	cbz	r1, 800bbd6 <_reclaim_reent+0x22>
 800bbd0:	4620      	mov	r0, r4
 800bbd2:	f7ff ff95 	bl	800bb00 <_free_r>
 800bbd6:	6961      	ldr	r1, [r4, #20]
 800bbd8:	b111      	cbz	r1, 800bbe0 <_reclaim_reent+0x2c>
 800bbda:	4620      	mov	r0, r4
 800bbdc:	f7ff ff90 	bl	800bb00 <_free_r>
 800bbe0:	6a61      	ldr	r1, [r4, #36]	; 0x24
 800bbe2:	b111      	cbz	r1, 800bbea <_reclaim_reent+0x36>
 800bbe4:	4620      	mov	r0, r4
 800bbe6:	f7ff ff8b 	bl	800bb00 <_free_r>
 800bbea:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 800bbec:	b111      	cbz	r1, 800bbf4 <_reclaim_reent+0x40>
 800bbee:	4620      	mov	r0, r4
 800bbf0:	f7ff ff86 	bl	800bb00 <_free_r>
 800bbf4:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 800bbf6:	b111      	cbz	r1, 800bbfe <_reclaim_reent+0x4a>
 800bbf8:	4620      	mov	r0, r4
 800bbfa:	f7ff ff81 	bl	800bb00 <_free_r>
 800bbfe:	6c21      	ldr	r1, [r4, #64]	; 0x40
 800bc00:	b111      	cbz	r1, 800bc08 <_reclaim_reent+0x54>
 800bc02:	4620      	mov	r0, r4
 800bc04:	f7ff ff7c 	bl	800bb00 <_free_r>
 800bc08:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 800bc0a:	b111      	cbz	r1, 800bc12 <_reclaim_reent+0x5e>
 800bc0c:	4620      	mov	r0, r4
 800bc0e:	f7ff ff77 	bl	800bb00 <_free_r>
 800bc12:	6da1      	ldr	r1, [r4, #88]	; 0x58
 800bc14:	b111      	cbz	r1, 800bc1c <_reclaim_reent+0x68>
 800bc16:	4620      	mov	r0, r4
 800bc18:	f7ff ff72 	bl	800bb00 <_free_r>
 800bc1c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800bc1e:	b111      	cbz	r1, 800bc26 <_reclaim_reent+0x72>
 800bc20:	4620      	mov	r0, r4
 800bc22:	f7ff ff6d 	bl	800bb00 <_free_r>
 800bc26:	69a3      	ldr	r3, [r4, #24]
 800bc28:	b1e3      	cbz	r3, 800bc64 <_reclaim_reent+0xb0>
 800bc2a:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800bc2c:	4620      	mov	r0, r4
 800bc2e:	4798      	blx	r3
 800bc30:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 800bc32:	b1b9      	cbz	r1, 800bc64 <_reclaim_reent+0xb0>
 800bc34:	4620      	mov	r0, r4
 800bc36:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800bc3a:	f7ff bfad 	b.w	800bb98 <cleanup_glue>
 800bc3e:	5949      	ldr	r1, [r1, r5]
 800bc40:	b941      	cbnz	r1, 800bc54 <_reclaim_reent+0xa0>
 800bc42:	3504      	adds	r5, #4
 800bc44:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800bc46:	2d80      	cmp	r5, #128	; 0x80
 800bc48:	68d9      	ldr	r1, [r3, #12]
 800bc4a:	d1f8      	bne.n	800bc3e <_reclaim_reent+0x8a>
 800bc4c:	4620      	mov	r0, r4
 800bc4e:	f7ff ff57 	bl	800bb00 <_free_r>
 800bc52:	e7ba      	b.n	800bbca <_reclaim_reent+0x16>
 800bc54:	680e      	ldr	r6, [r1, #0]
 800bc56:	4620      	mov	r0, r4
 800bc58:	f7ff ff52 	bl	800bb00 <_free_r>
 800bc5c:	4631      	mov	r1, r6
 800bc5e:	e7ef      	b.n	800bc40 <_reclaim_reent+0x8c>
 800bc60:	2500      	movs	r5, #0
 800bc62:	e7ef      	b.n	800bc44 <_reclaim_reent+0x90>
 800bc64:	bd70      	pop	{r4, r5, r6, pc}
 800bc66:	bf00      	nop
 800bc68:	20000050 	.word	0x20000050

0800bc6c <__malloc_lock>:
 800bc6c:	4801      	ldr	r0, [pc, #4]	; (800bc74 <__malloc_lock+0x8>)
 800bc6e:	f7f7 b8c4 	b.w	8002dfa <__retarget_lock_acquire_recursive>
 800bc72:	bf00      	nop
 800bc74:	20000888 	.word	0x20000888

0800bc78 <__malloc_unlock>:
 800bc78:	4801      	ldr	r0, [pc, #4]	; (800bc80 <__malloc_unlock+0x8>)
 800bc7a:	f7f7 b8d2 	b.w	8002e22 <__retarget_lock_release_recursive>
 800bc7e:	bf00      	nop
 800bc80:	20000888 	.word	0x20000888

0800bc84 <_init>:
 800bc84:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bc86:	bf00      	nop
 800bc88:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800bc8a:	bc08      	pop	{r3}
 800bc8c:	469e      	mov	lr, r3
 800bc8e:	4770      	bx	lr

0800bc90 <_fini>:
 800bc90:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bc92:	bf00      	nop
 800bc94:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800bc96:	bc08      	pop	{r3}
 800bc98:	469e      	mov	lr, r3
 800bc9a:	4770      	bx	lr
