ARM GAS  /var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//ccCatYSr.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"SEGGER_RTT_printf.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.section	.text._StoreChar,"ax",%progbits
  20              		.align	1
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  25              	_StoreChar:
  26              	.LVL0:
  27              	.LFB0:
  28              		.file 1 "Core/Src/SEGGER_RTT_printf.c"
   1:Core/Src/SEGGER_RTT_printf.c **** /*********************************************************************
   2:Core/Src/SEGGER_RTT_printf.c **** *                    SEGGER Microcontroller GmbH                     *
   3:Core/Src/SEGGER_RTT_printf.c **** *                        The Embedded Experts                        *
   4:Core/Src/SEGGER_RTT_printf.c **** **********************************************************************
   5:Core/Src/SEGGER_RTT_printf.c **** *                                                                    *
   6:Core/Src/SEGGER_RTT_printf.c **** *            (c) 1995 - 2019 SEGGER Microcontroller GmbH             *
   7:Core/Src/SEGGER_RTT_printf.c **** *                                                                    *
   8:Core/Src/SEGGER_RTT_printf.c **** *       www.segger.com     Support: support@segger.com               *
   9:Core/Src/SEGGER_RTT_printf.c **** *                                                                    *
  10:Core/Src/SEGGER_RTT_printf.c **** **********************************************************************
  11:Core/Src/SEGGER_RTT_printf.c **** *                                                                    *
  12:Core/Src/SEGGER_RTT_printf.c **** *       SEGGER RTT * Real Time Transfer for embedded targets         *
  13:Core/Src/SEGGER_RTT_printf.c **** *                                                                    *
  14:Core/Src/SEGGER_RTT_printf.c **** **********************************************************************
  15:Core/Src/SEGGER_RTT_printf.c **** *                                                                    *
  16:Core/Src/SEGGER_RTT_printf.c **** * All rights reserved.                                               *
  17:Core/Src/SEGGER_RTT_printf.c **** *                                                                    *
  18:Core/Src/SEGGER_RTT_printf.c **** * SEGGER strongly recommends to not make any changes                 *
  19:Core/Src/SEGGER_RTT_printf.c **** * to or modify the source code of this software in order to stay     *
  20:Core/Src/SEGGER_RTT_printf.c **** * compatible with the RTT protocol and J-Link.                       *
  21:Core/Src/SEGGER_RTT_printf.c **** *                                                                    *
  22:Core/Src/SEGGER_RTT_printf.c **** * Redistribution and use in source and binary forms, with or         *
  23:Core/Src/SEGGER_RTT_printf.c **** * without modification, are permitted provided that the following    *
  24:Core/Src/SEGGER_RTT_printf.c **** * condition is met:                                                  *
  25:Core/Src/SEGGER_RTT_printf.c **** *                                                                    *
  26:Core/Src/SEGGER_RTT_printf.c **** * o Redistributions of source code must retain the above copyright   *
  27:Core/Src/SEGGER_RTT_printf.c **** *   notice, this condition and the following disclaimer.             *
  28:Core/Src/SEGGER_RTT_printf.c **** *                                                                    *
  29:Core/Src/SEGGER_RTT_printf.c **** * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND             *
  30:Core/Src/SEGGER_RTT_printf.c **** * CONTRIBUTORS "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,        *
ARM GAS  /var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//ccCatYSr.s 			page 2


  31:Core/Src/SEGGER_RTT_printf.c **** * INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF           *
  32:Core/Src/SEGGER_RTT_printf.c **** * MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE           *
  33:Core/Src/SEGGER_RTT_printf.c **** * DISCLAIMED. IN NO EVENT SHALL SEGGER Microcontroller BE LIABLE FOR *
  34:Core/Src/SEGGER_RTT_printf.c **** * ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR           *
  35:Core/Src/SEGGER_RTT_printf.c **** * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT  *
  36:Core/Src/SEGGER_RTT_printf.c **** * OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS;    *
  37:Core/Src/SEGGER_RTT_printf.c **** * OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF      *
  38:Core/Src/SEGGER_RTT_printf.c **** * LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT          *
  39:Core/Src/SEGGER_RTT_printf.c **** * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE  *
  40:Core/Src/SEGGER_RTT_printf.c **** * USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH   *
  41:Core/Src/SEGGER_RTT_printf.c **** * DAMAGE.                                                            *
  42:Core/Src/SEGGER_RTT_printf.c **** *                                                                    *
  43:Core/Src/SEGGER_RTT_printf.c **** **********************************************************************
  44:Core/Src/SEGGER_RTT_printf.c **** ---------------------------END-OF-HEADER------------------------------
  45:Core/Src/SEGGER_RTT_printf.c **** File    : SEGGER_RTT_printf.c
  46:Core/Src/SEGGER_RTT_printf.c **** Purpose : Replacement for printf to write formatted data via RTT
  47:Core/Src/SEGGER_RTT_printf.c **** Revision: $Rev: 17697 $
  48:Core/Src/SEGGER_RTT_printf.c **** ----------------------------------------------------------------------
  49:Core/Src/SEGGER_RTT_printf.c **** */
  50:Core/Src/SEGGER_RTT_printf.c **** #include "SEGGER_RTT.h"
  51:Core/Src/SEGGER_RTT_printf.c **** #include "SEGGER_RTT_Conf.h"
  52:Core/Src/SEGGER_RTT_printf.c **** 
  53:Core/Src/SEGGER_RTT_printf.c **** /*********************************************************************
  54:Core/Src/SEGGER_RTT_printf.c **** *
  55:Core/Src/SEGGER_RTT_printf.c **** *       Defines, configurable
  56:Core/Src/SEGGER_RTT_printf.c **** *
  57:Core/Src/SEGGER_RTT_printf.c **** **********************************************************************
  58:Core/Src/SEGGER_RTT_printf.c **** */
  59:Core/Src/SEGGER_RTT_printf.c **** 
  60:Core/Src/SEGGER_RTT_printf.c **** #ifndef SEGGER_RTT_PRINTF_BUFFER_SIZE
  61:Core/Src/SEGGER_RTT_printf.c ****   #define SEGGER_RTT_PRINTF_BUFFER_SIZE (64)
  62:Core/Src/SEGGER_RTT_printf.c **** #endif
  63:Core/Src/SEGGER_RTT_printf.c **** 
  64:Core/Src/SEGGER_RTT_printf.c **** #include <stdlib.h>
  65:Core/Src/SEGGER_RTT_printf.c **** #include <stdarg.h>
  66:Core/Src/SEGGER_RTT_printf.c **** 
  67:Core/Src/SEGGER_RTT_printf.c **** 
  68:Core/Src/SEGGER_RTT_printf.c **** #define FORMAT_FLAG_LEFT_JUSTIFY   (1u << 0)
  69:Core/Src/SEGGER_RTT_printf.c **** #define FORMAT_FLAG_PAD_ZERO       (1u << 1)
  70:Core/Src/SEGGER_RTT_printf.c **** #define FORMAT_FLAG_PRINT_SIGN     (1u << 2)
  71:Core/Src/SEGGER_RTT_printf.c **** #define FORMAT_FLAG_ALTERNATE      (1u << 3)
  72:Core/Src/SEGGER_RTT_printf.c **** 
  73:Core/Src/SEGGER_RTT_printf.c **** /*********************************************************************
  74:Core/Src/SEGGER_RTT_printf.c **** *
  75:Core/Src/SEGGER_RTT_printf.c **** *       Types
  76:Core/Src/SEGGER_RTT_printf.c **** *
  77:Core/Src/SEGGER_RTT_printf.c **** **********************************************************************
  78:Core/Src/SEGGER_RTT_printf.c **** */
  79:Core/Src/SEGGER_RTT_printf.c **** 
  80:Core/Src/SEGGER_RTT_printf.c **** typedef struct {
  81:Core/Src/SEGGER_RTT_printf.c ****   char*     pBuffer;
  82:Core/Src/SEGGER_RTT_printf.c ****   unsigned  BufferSize;
  83:Core/Src/SEGGER_RTT_printf.c ****   unsigned  Cnt;
  84:Core/Src/SEGGER_RTT_printf.c **** 
  85:Core/Src/SEGGER_RTT_printf.c ****   int   ReturnValue;
  86:Core/Src/SEGGER_RTT_printf.c **** 
  87:Core/Src/SEGGER_RTT_printf.c ****   unsigned RTTBufferIndex;
ARM GAS  /var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//ccCatYSr.s 			page 3


  88:Core/Src/SEGGER_RTT_printf.c **** } SEGGER_RTT_PRINTF_DESC;
  89:Core/Src/SEGGER_RTT_printf.c **** 
  90:Core/Src/SEGGER_RTT_printf.c **** /*********************************************************************
  91:Core/Src/SEGGER_RTT_printf.c **** *
  92:Core/Src/SEGGER_RTT_printf.c **** *       Function prototypes
  93:Core/Src/SEGGER_RTT_printf.c **** *
  94:Core/Src/SEGGER_RTT_printf.c **** **********************************************************************
  95:Core/Src/SEGGER_RTT_printf.c **** */
  96:Core/Src/SEGGER_RTT_printf.c **** 
  97:Core/Src/SEGGER_RTT_printf.c **** /*********************************************************************
  98:Core/Src/SEGGER_RTT_printf.c **** *
  99:Core/Src/SEGGER_RTT_printf.c **** *       Static code
 100:Core/Src/SEGGER_RTT_printf.c **** *
 101:Core/Src/SEGGER_RTT_printf.c **** **********************************************************************
 102:Core/Src/SEGGER_RTT_printf.c **** */
 103:Core/Src/SEGGER_RTT_printf.c **** /*********************************************************************
 104:Core/Src/SEGGER_RTT_printf.c **** *
 105:Core/Src/SEGGER_RTT_printf.c **** *       _StoreChar
 106:Core/Src/SEGGER_RTT_printf.c **** */
 107:Core/Src/SEGGER_RTT_printf.c **** static void _StoreChar(SEGGER_RTT_PRINTF_DESC * p, char c) {
  29              		.loc 1 107 60 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 0
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33              		.loc 1 107 60 is_stmt 0 view .LVU1
  34 0000 10B5     		push	{r4, lr}
  35              		.cfi_def_cfa_offset 8
  36              		.cfi_offset 4, -8
  37              		.cfi_offset 14, -4
  38 0002 0446     		mov	r4, r0
 108:Core/Src/SEGGER_RTT_printf.c ****   unsigned Cnt;
  39              		.loc 1 108 3 is_stmt 1 view .LVU2
 109:Core/Src/SEGGER_RTT_printf.c **** 
 110:Core/Src/SEGGER_RTT_printf.c ****   Cnt = p->Cnt;
  40              		.loc 1 110 3 view .LVU3
  41              		.loc 1 110 7 is_stmt 0 view .LVU4
  42 0004 8268     		ldr	r2, [r0, #8]
  43              	.LVL1:
 111:Core/Src/SEGGER_RTT_printf.c ****   if ((Cnt + 1u) <= p->BufferSize) {
  44              		.loc 1 111 3 is_stmt 1 view .LVU5
  45              		.loc 1 111 12 is_stmt 0 view .LVU6
  46 0006 531C     		adds	r3, r2, #1
  47              		.loc 1 111 22 view .LVU7
  48 0008 4068     		ldr	r0, [r0, #4]
  49              	.LVL2:
  50              		.loc 1 111 6 view .LVU8
  51 000a 8342     		cmp	r3, r0
  52 000c 05D8     		bhi	.L2
 112:Core/Src/SEGGER_RTT_printf.c ****     *(p->pBuffer + Cnt) = c;
  53              		.loc 1 112 5 is_stmt 1 view .LVU9
  54              		.loc 1 112 8 is_stmt 0 view .LVU10
  55 000e 2068     		ldr	r0, [r4]
  56              		.loc 1 112 25 view .LVU11
  57 0010 8154     		strb	r1, [r0, r2]
 113:Core/Src/SEGGER_RTT_printf.c ****     p->Cnt = Cnt + 1u;
  58              		.loc 1 113 5 is_stmt 1 view .LVU12
  59              		.loc 1 113 12 is_stmt 0 view .LVU13
ARM GAS  /var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//ccCatYSr.s 			page 4


  60 0012 A360     		str	r3, [r4, #8]
 114:Core/Src/SEGGER_RTT_printf.c ****     p->ReturnValue++;
  61              		.loc 1 114 5 is_stmt 1 view .LVU14
  62              		.loc 1 114 6 is_stmt 0 view .LVU15
  63 0014 E368     		ldr	r3, [r4, #12]
  64              		.loc 1 114 19 view .LVU16
  65 0016 0133     		adds	r3, r3, #1
  66 0018 E360     		str	r3, [r4, #12]
  67              	.L2:
 115:Core/Src/SEGGER_RTT_printf.c ****   }
 116:Core/Src/SEGGER_RTT_printf.c ****   //
 117:Core/Src/SEGGER_RTT_printf.c ****   // Write part of string, when the buffer is full
 118:Core/Src/SEGGER_RTT_printf.c ****   //
 119:Core/Src/SEGGER_RTT_printf.c ****   if (p->Cnt == p->BufferSize) {
  68              		.loc 1 119 3 is_stmt 1 view .LVU17
  69              		.loc 1 119 8 is_stmt 0 view .LVU18
  70 001a A268     		ldr	r2, [r4, #8]
  71              	.LVL3:
  72              		.loc 1 119 18 view .LVU19
  73 001c 6368     		ldr	r3, [r4, #4]
  74              		.loc 1 119 6 view .LVU20
  75 001e 9A42     		cmp	r2, r3
  76 0020 00D0     		beq	.L6
  77              	.LVL4:
  78              	.L1:
 120:Core/Src/SEGGER_RTT_printf.c ****     if (SEGGER_RTT_Write(p->RTTBufferIndex, p->pBuffer, p->Cnt) != p->Cnt) {
 121:Core/Src/SEGGER_RTT_printf.c ****       p->ReturnValue = -1;
 122:Core/Src/SEGGER_RTT_printf.c ****     } else {
 123:Core/Src/SEGGER_RTT_printf.c ****       p->Cnt = 0u;
 124:Core/Src/SEGGER_RTT_printf.c ****     }
 125:Core/Src/SEGGER_RTT_printf.c ****   }
 126:Core/Src/SEGGER_RTT_printf.c **** }
  79              		.loc 1 126 1 view .LVU21
  80 0022 10BD     		pop	{r4, pc}
  81              	.LVL5:
  82              	.L6:
 120:Core/Src/SEGGER_RTT_printf.c ****     if (SEGGER_RTT_Write(p->RTTBufferIndex, p->pBuffer, p->Cnt) != p->Cnt) {
  83              		.loc 1 120 5 is_stmt 1 view .LVU22
 120:Core/Src/SEGGER_RTT_printf.c ****     if (SEGGER_RTT_Write(p->RTTBufferIndex, p->pBuffer, p->Cnt) != p->Cnt) {
  84              		.loc 1 120 9 is_stmt 0 view .LVU23
  85 0024 2168     		ldr	r1, [r4]
  86              	.LVL6:
 120:Core/Src/SEGGER_RTT_printf.c ****     if (SEGGER_RTT_Write(p->RTTBufferIndex, p->pBuffer, p->Cnt) != p->Cnt) {
  87              		.loc 1 120 9 view .LVU24
  88 0026 2069     		ldr	r0, [r4, #16]
  89 0028 FFF7FEFF 		bl	SEGGER_RTT_Write
  90              	.LVL7:
 120:Core/Src/SEGGER_RTT_printf.c ****     if (SEGGER_RTT_Write(p->RTTBufferIndex, p->pBuffer, p->Cnt) != p->Cnt) {
  91              		.loc 1 120 69 view .LVU25
  92 002c A368     		ldr	r3, [r4, #8]
 120:Core/Src/SEGGER_RTT_printf.c ****     if (SEGGER_RTT_Write(p->RTTBufferIndex, p->pBuffer, p->Cnt) != p->Cnt) {
  93              		.loc 1 120 8 view .LVU26
  94 002e 9842     		cmp	r0, r3
  95 0030 03D0     		beq	.L4
 121:Core/Src/SEGGER_RTT_printf.c ****     } else {
  96              		.loc 1 121 7 is_stmt 1 view .LVU27
 121:Core/Src/SEGGER_RTT_printf.c ****     } else {
ARM GAS  /var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//ccCatYSr.s 			page 5


  97              		.loc 1 121 22 is_stmt 0 view .LVU28
  98 0032 4FF0FF33 		mov	r3, #-1
  99 0036 E360     		str	r3, [r4, #12]
 100 0038 F3E7     		b	.L1
 101              	.L4:
 123:Core/Src/SEGGER_RTT_printf.c ****     }
 102              		.loc 1 123 7 is_stmt 1 view .LVU29
 123:Core/Src/SEGGER_RTT_printf.c ****     }
 103              		.loc 1 123 14 is_stmt 0 view .LVU30
 104 003a 0023     		movs	r3, #0
 105 003c A360     		str	r3, [r4, #8]
 106              		.loc 1 126 1 view .LVU31
 107 003e F0E7     		b	.L1
 108              		.cfi_endproc
 109              	.LFE0:
 111              		.section	.text._PrintUnsigned,"ax",%progbits
 112              		.align	1
 113              		.syntax unified
 114              		.thumb
 115              		.thumb_func
 117              	_PrintUnsigned:
 118              	.LVL8:
 119              	.LFB1:
 127:Core/Src/SEGGER_RTT_printf.c **** 
 128:Core/Src/SEGGER_RTT_printf.c **** /*********************************************************************
 129:Core/Src/SEGGER_RTT_printf.c **** *
 130:Core/Src/SEGGER_RTT_printf.c **** *       _PrintUnsigned
 131:Core/Src/SEGGER_RTT_printf.c **** */
 132:Core/Src/SEGGER_RTT_printf.c **** static void _PrintUnsigned(SEGGER_RTT_PRINTF_DESC * pBufferDesc, unsigned v, unsigned Base, unsigne
 120              		.loc 1 132 156 is_stmt 1 view -0
 121              		.cfi_startproc
 122              		@ args = 8, pretend = 0, frame = 0
 123              		@ frame_needed = 0, uses_anonymous_args = 0
 124              		.loc 1 132 156 is_stmt 0 view .LVU33
 125 0000 2DE9F84F 		push	{r3, r4, r5, r6, r7, r8, r9, r10, fp, lr}
 126              		.cfi_def_cfa_offset 40
 127              		.cfi_offset 3, -40
 128              		.cfi_offset 4, -36
 129              		.cfi_offset 5, -32
 130              		.cfi_offset 6, -28
 131              		.cfi_offset 7, -24
 132              		.cfi_offset 8, -20
 133              		.cfi_offset 9, -16
 134              		.cfi_offset 10, -12
 135              		.cfi_offset 11, -8
 136              		.cfi_offset 14, -4
 137 0004 8146     		mov	r9, r0
 138 0006 0F46     		mov	r7, r1
 139 0008 1546     		mov	r5, r2
 140 000a 1E46     		mov	r6, r3
 141 000c DDF828A0 		ldr	r10, [sp, #40]
 142 0010 0B9A     		ldr	r2, [sp, #44]
 143              	.LVL9:
 133:Core/Src/SEGGER_RTT_printf.c ****   static const char _aV2C[16] = {'0', '1', '2', '3', '4', '5', '6', '7', '8', '9', 'A', 'B', 'C', '
 144              		.loc 1 133 3 is_stmt 1 view .LVU34
 134:Core/Src/SEGGER_RTT_printf.c ****   unsigned Div;
 145              		.loc 1 134 3 view .LVU35
ARM GAS  /var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//ccCatYSr.s 			page 6


 135:Core/Src/SEGGER_RTT_printf.c ****   unsigned Digit;
 146              		.loc 1 135 3 view .LVU36
 136:Core/Src/SEGGER_RTT_printf.c ****   unsigned Number;
 147              		.loc 1 136 3 view .LVU37
 137:Core/Src/SEGGER_RTT_printf.c ****   unsigned Width;
 148              		.loc 1 137 3 view .LVU38
 138:Core/Src/SEGGER_RTT_printf.c ****   char c;
 149              		.loc 1 138 3 view .LVU39
 139:Core/Src/SEGGER_RTT_printf.c **** 
 140:Core/Src/SEGGER_RTT_printf.c ****   Number = v;
 150              		.loc 1 140 3 view .LVU40
 141:Core/Src/SEGGER_RTT_printf.c ****   Digit = 1u;
 151              		.loc 1 141 3 view .LVU41
 142:Core/Src/SEGGER_RTT_printf.c ****   //
 143:Core/Src/SEGGER_RTT_printf.c ****   // Get actual field width
 144:Core/Src/SEGGER_RTT_printf.c ****   //
 145:Core/Src/SEGGER_RTT_printf.c ****   Width = 1u;
 152              		.loc 1 145 3 view .LVU42
 146:Core/Src/SEGGER_RTT_printf.c ****   while (Number >= Base) {
 153              		.loc 1 146 3 view .LVU43
 140:Core/Src/SEGGER_RTT_printf.c ****   Digit = 1u;
 154              		.loc 1 140 10 is_stmt 0 view .LVU44
 155 0012 0B46     		mov	r3, r1
 156              	.LVL10:
 145:Core/Src/SEGGER_RTT_printf.c ****   while (Number >= Base) {
 157              		.loc 1 145 9 view .LVU45
 158 0014 4FF00108 		mov	r8, #1
 159              		.loc 1 146 9 view .LVU46
 160 0018 03E0     		b	.L8
 161              	.LVL11:
 162              	.L9:
 147:Core/Src/SEGGER_RTT_printf.c ****     Number = (Number / Base);
 163              		.loc 1 147 5 is_stmt 1 view .LVU47
 164              		.loc 1 147 12 is_stmt 0 view .LVU48
 165 001a B3FBF5F3 		udiv	r3, r3, r5
 166              	.LVL12:
 148:Core/Src/SEGGER_RTT_printf.c ****     Width++;
 167              		.loc 1 148 5 is_stmt 1 view .LVU49
 168              		.loc 1 148 10 is_stmt 0 view .LVU50
 169 001e 08F10108 		add	r8, r8, #1
 170              	.LVL13:
 171              	.L8:
 146:Core/Src/SEGGER_RTT_printf.c ****     Number = (Number / Base);
 172              		.loc 1 146 17 is_stmt 1 view .LVU51
 173 0022 AB42     		cmp	r3, r5
 174 0024 F9D2     		bcs	.L9
 149:Core/Src/SEGGER_RTT_printf.c ****   }
 150:Core/Src/SEGGER_RTT_printf.c ****   if (NumDigits > Width) {
 175              		.loc 1 150 3 view .LVU52
 176              		.loc 1 150 6 is_stmt 0 view .LVU53
 177 0026 B045     		cmp	r8, r6
 178 0028 00D2     		bcs	.L10
 151:Core/Src/SEGGER_RTT_printf.c ****     Width = NumDigits;
 179              		.loc 1 151 11 view .LVU54
 180 002a B046     		mov	r8, r6
 181              	.LVL14:
 182              	.L10:
ARM GAS  /var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//ccCatYSr.s 			page 7


 152:Core/Src/SEGGER_RTT_printf.c ****   }
 153:Core/Src/SEGGER_RTT_printf.c ****   //
 154:Core/Src/SEGGER_RTT_printf.c ****   // Print leading chars if necessary
 155:Core/Src/SEGGER_RTT_printf.c ****   //
 156:Core/Src/SEGGER_RTT_printf.c ****   if ((FormatFlags & FORMAT_FLAG_LEFT_JUSTIFY) == 0u) {
 183              		.loc 1 156 3 is_stmt 1 view .LVU55
 184              		.loc 1 156 6 is_stmt 0 view .LVU56
 185 002c 12F0010B 		ands	fp, r2, #1
 186 0030 18D1     		bne	.L11
 157:Core/Src/SEGGER_RTT_printf.c ****     if (FieldWidth != 0u) {
 187              		.loc 1 157 5 is_stmt 1 view .LVU57
 188              		.loc 1 157 8 is_stmt 0 view .LVU58
 189 0032 BAF1000F 		cmp	r10, #0
 190 0036 15D0     		beq	.L11
 158:Core/Src/SEGGER_RTT_printf.c ****       if (((FormatFlags & FORMAT_FLAG_PAD_ZERO) == FORMAT_FLAG_PAD_ZERO) && (NumDigits == 0u)) {
 191              		.loc 1 158 7 is_stmt 1 view .LVU59
 192              		.loc 1 158 10 is_stmt 0 view .LVU60
 193 0038 12F0020F 		tst	r2, #2
 194 003c 02D0     		beq	.L24
 195              		.loc 1 158 74 discriminator 1 view .LVU61
 196 003e BEB1     		cbz	r6, .L25
 159:Core/Src/SEGGER_RTT_printf.c ****         c = '0';
 160:Core/Src/SEGGER_RTT_printf.c ****       } else {
 161:Core/Src/SEGGER_RTT_printf.c ****         c = ' ';
 197              		.loc 1 161 11 view .LVU62
 198 0040 2024     		movs	r4, #32
 199 0042 00E0     		b	.L13
 200              	.L24:
 201 0044 2024     		movs	r4, #32
 202              	.LVL15:
 203              	.L13:
 162:Core/Src/SEGGER_RTT_printf.c ****       }
 163:Core/Src/SEGGER_RTT_printf.c ****       while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 204              		.loc 1 163 33 is_stmt 1 view .LVU63
 205 0046 BAF1000F 		cmp	r10, #0
 206 004a 0BD0     		beq	.L11
 207              		.loc 1 163 33 is_stmt 0 discriminator 1 view .LVU64
 208 004c C245     		cmp	r10, r8
 209 004e 09D9     		bls	.L11
 164:Core/Src/SEGGER_RTT_printf.c ****         FieldWidth--;
 210              		.loc 1 164 9 is_stmt 1 view .LVU65
 211              		.loc 1 164 19 is_stmt 0 view .LVU66
 212 0050 0AF1FF3A 		add	r10, r10, #-1
 213              	.LVL16:
 165:Core/Src/SEGGER_RTT_printf.c ****         _StoreChar(pBufferDesc, c);
 214              		.loc 1 165 9 is_stmt 1 view .LVU67
 215 0054 2146     		mov	r1, r4
 216 0056 4846     		mov	r0, r9
 217 0058 FFF7FEFF 		bl	_StoreChar
 218              	.LVL17:
 166:Core/Src/SEGGER_RTT_printf.c ****         if (pBufferDesc->ReturnValue < 0) {
 219              		.loc 1 166 9 view .LVU68
 220              		.loc 1 166 24 is_stmt 0 view .LVU69
 221 005c D9F80C30 		ldr	r3, [r9, #12]
 222              		.loc 1 166 12 view .LVU70
 223 0060 002B     		cmp	r3, #0
 224 0062 F0DA     		bge	.L13
ARM GAS  /var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//ccCatYSr.s 			page 8


 225              	.LVL18:
 226              	.L11:
 167:Core/Src/SEGGER_RTT_printf.c ****           break;
 168:Core/Src/SEGGER_RTT_printf.c ****         }
 169:Core/Src/SEGGER_RTT_printf.c ****       }
 170:Core/Src/SEGGER_RTT_printf.c ****     }
 171:Core/Src/SEGGER_RTT_printf.c ****   }
 172:Core/Src/SEGGER_RTT_printf.c ****   if (pBufferDesc->ReturnValue >= 0) {
 227              		.loc 1 172 3 is_stmt 1 view .LVU71
 228              		.loc 1 172 18 is_stmt 0 view .LVU72
 229 0064 D9F80C30 		ldr	r3, [r9, #12]
 230              		.loc 1 172 6 view .LVU73
 231 0068 002B     		cmp	r3, #0
 232 006a 25DB     		blt	.L7
 141:Core/Src/SEGGER_RTT_printf.c ****   //
 233              		.loc 1 141 9 view .LVU74
 234 006c 0124     		movs	r4, #1
 235 006e 04E0     		b	.L19
 236              	.LVL19:
 237              	.L25:
 159:Core/Src/SEGGER_RTT_printf.c ****       } else {
 238              		.loc 1 159 11 view .LVU75
 239 0070 3024     		movs	r4, #48
 240 0072 E8E7     		b	.L13
 241              	.LVL20:
 242              	.L28:
 173:Core/Src/SEGGER_RTT_printf.c ****     //
 174:Core/Src/SEGGER_RTT_printf.c ****     // Compute Digit.
 175:Core/Src/SEGGER_RTT_printf.c ****     // Loop until Digit has the value of the highest digit required.
 176:Core/Src/SEGGER_RTT_printf.c ****     // Example: If the output is 345 (Base 10), loop 2 times until Digit is 100.
 177:Core/Src/SEGGER_RTT_printf.c ****     //
 178:Core/Src/SEGGER_RTT_printf.c ****     while (1) {
 179:Core/Src/SEGGER_RTT_printf.c ****       if (NumDigits > 1u) {       // User specified a min number of digits to print? => Make sure w
 180:Core/Src/SEGGER_RTT_printf.c ****         NumDigits--;
 243              		.loc 1 180 9 is_stmt 1 view .LVU76
 244              		.loc 1 180 18 is_stmt 0 view .LVU77
 245 0074 013E     		subs	r6, r6, #1
 246              	.LVL21:
 247              	.L17:
 181:Core/Src/SEGGER_RTT_printf.c ****       } else {
 182:Core/Src/SEGGER_RTT_printf.c ****         Div = v / Digit;
 183:Core/Src/SEGGER_RTT_printf.c ****         if (Div < Base) {        // Is our divider big enough to extract the highest digit from val
 184:Core/Src/SEGGER_RTT_printf.c ****           break;
 185:Core/Src/SEGGER_RTT_printf.c ****         }
 186:Core/Src/SEGGER_RTT_printf.c ****       }
 187:Core/Src/SEGGER_RTT_printf.c ****       Digit *= Base;
 248              		.loc 1 187 7 is_stmt 1 view .LVU78
 249              		.loc 1 187 13 is_stmt 0 view .LVU79
 250 0076 05FB04F4 		mul	r4, r5, r4
 251              	.LVL22:
 178:Core/Src/SEGGER_RTT_printf.c ****       if (NumDigits > 1u) {       // User specified a min number of digits to print? => Make sure w
 252              		.loc 1 178 11 is_stmt 1 view .LVU80
 253              	.L19:
 178:Core/Src/SEGGER_RTT_printf.c ****       if (NumDigits > 1u) {       // User specified a min number of digits to print? => Make sure w
 254              		.loc 1 178 5 view .LVU81
 179:Core/Src/SEGGER_RTT_printf.c ****         NumDigits--;
 255              		.loc 1 179 7 view .LVU82
ARM GAS  /var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//ccCatYSr.s 			page 9


 179:Core/Src/SEGGER_RTT_printf.c ****         NumDigits--;
 256              		.loc 1 179 10 is_stmt 0 view .LVU83
 257 007a 012E     		cmp	r6, #1
 258 007c FAD8     		bhi	.L28
 182:Core/Src/SEGGER_RTT_printf.c ****         if (Div < Base) {        // Is our divider big enough to extract the highest digit from val
 259              		.loc 1 182 9 is_stmt 1 view .LVU84
 182:Core/Src/SEGGER_RTT_printf.c ****         if (Div < Base) {        // Is our divider big enough to extract the highest digit from val
 260              		.loc 1 182 13 is_stmt 0 view .LVU85
 261 007e B7FBF4F3 		udiv	r3, r7, r4
 262              	.LVL23:
 183:Core/Src/SEGGER_RTT_printf.c ****           break;
 263              		.loc 1 183 9 is_stmt 1 view .LVU86
 183:Core/Src/SEGGER_RTT_printf.c ****           break;
 264              		.loc 1 183 12 is_stmt 0 view .LVU87
 265 0082 9D42     		cmp	r5, r3
 266 0084 F7D9     		bls	.L17
 267 0086 00E0     		b	.L18
 268              	.LVL24:
 269              	.L26:
 188:Core/Src/SEGGER_RTT_printf.c ****     }
 189:Core/Src/SEGGER_RTT_printf.c ****     //
 190:Core/Src/SEGGER_RTT_printf.c ****     // Output digits
 191:Core/Src/SEGGER_RTT_printf.c ****     //
 192:Core/Src/SEGGER_RTT_printf.c ****     do {
 193:Core/Src/SEGGER_RTT_printf.c ****       Div = v / Digit;
 194:Core/Src/SEGGER_RTT_printf.c ****       v -= Div * Digit;
 195:Core/Src/SEGGER_RTT_printf.c ****       _StoreChar(pBufferDesc, _aV2C[Div]);
 196:Core/Src/SEGGER_RTT_printf.c ****       if (pBufferDesc->ReturnValue < 0) {
 197:Core/Src/SEGGER_RTT_printf.c ****         break;
 198:Core/Src/SEGGER_RTT_printf.c ****       }
 199:Core/Src/SEGGER_RTT_printf.c ****       Digit /= Base;
 270              		.loc 1 199 13 view .LVU88
 271 0088 1C46     		mov	r4, r3
 272              	.LVL25:
 273              	.L18:
 192:Core/Src/SEGGER_RTT_printf.c ****       Div = v / Digit;
 274              		.loc 1 192 5 is_stmt 1 view .LVU89
 193:Core/Src/SEGGER_RTT_printf.c ****       v -= Div * Digit;
 275              		.loc 1 193 7 view .LVU90
 193:Core/Src/SEGGER_RTT_printf.c ****       v -= Div * Digit;
 276              		.loc 1 193 11 is_stmt 0 view .LVU91
 277 008a B7FBF4F3 		udiv	r3, r7, r4
 278              	.LVL26:
 194:Core/Src/SEGGER_RTT_printf.c ****       _StoreChar(pBufferDesc, _aV2C[Div]);
 279              		.loc 1 194 7 is_stmt 1 view .LVU92
 280 008e 04FB1377 		mls	r7, r4, r3, r7
 281              	.LVL27:
 195:Core/Src/SEGGER_RTT_printf.c ****       if (pBufferDesc->ReturnValue < 0) {
 282              		.loc 1 195 7 view .LVU93
 283 0092 124A     		ldr	r2, .L29
 284 0094 D15C     		ldrb	r1, [r2, r3]	@ zero_extendqisi2
 285 0096 4846     		mov	r0, r9
 286 0098 FFF7FEFF 		bl	_StoreChar
 287              	.LVL28:
 196:Core/Src/SEGGER_RTT_printf.c ****         break;
 288              		.loc 1 196 7 view .LVU94
 196:Core/Src/SEGGER_RTT_printf.c ****         break;
ARM GAS  /var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//ccCatYSr.s 			page 10


 289              		.loc 1 196 22 is_stmt 0 view .LVU95
 290 009c D9F80C30 		ldr	r3, [r9, #12]
 196:Core/Src/SEGGER_RTT_printf.c ****         break;
 291              		.loc 1 196 10 view .LVU96
 292 00a0 002B     		cmp	r3, #0
 293 00a2 03DB     		blt	.L20
 294              		.loc 1 199 7 is_stmt 1 view .LVU97
 295              		.loc 1 199 13 is_stmt 0 view .LVU98
 296 00a4 B4FBF5F3 		udiv	r3, r4, r5
 297              	.LVL29:
 200:Core/Src/SEGGER_RTT_printf.c ****     } while (Digit);
 298              		.loc 1 200 14 is_stmt 1 view .LVU99
 299 00a8 AC42     		cmp	r4, r5
 300 00aa EDD2     		bcs	.L26
 301              	.LVL30:
 302              	.L20:
 201:Core/Src/SEGGER_RTT_printf.c ****     //
 202:Core/Src/SEGGER_RTT_printf.c ****     // Print trailing spaces if necessary
 203:Core/Src/SEGGER_RTT_printf.c ****     //
 204:Core/Src/SEGGER_RTT_printf.c ****     if ((FormatFlags & FORMAT_FLAG_LEFT_JUSTIFY) == FORMAT_FLAG_LEFT_JUSTIFY) {
 303              		.loc 1 204 5 view .LVU100
 304              		.loc 1 204 8 is_stmt 0 view .LVU101
 305 00ac BBF1000F 		cmp	fp, #0
 306 00b0 02D0     		beq	.L7
 205:Core/Src/SEGGER_RTT_printf.c ****       if (FieldWidth != 0u) {
 307              		.loc 1 205 7 is_stmt 1 view .LVU102
 308              		.loc 1 205 10 is_stmt 0 view .LVU103
 309 00b2 BAF1000F 		cmp	r10, #0
 310 00b6 01D1     		bne	.L21
 311              	.L7:
 206:Core/Src/SEGGER_RTT_printf.c ****         while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 207:Core/Src/SEGGER_RTT_printf.c ****           FieldWidth--;
 208:Core/Src/SEGGER_RTT_printf.c ****           _StoreChar(pBufferDesc, ' ');
 209:Core/Src/SEGGER_RTT_printf.c ****           if (pBufferDesc->ReturnValue < 0) {
 210:Core/Src/SEGGER_RTT_printf.c ****             break;
 211:Core/Src/SEGGER_RTT_printf.c ****           }
 212:Core/Src/SEGGER_RTT_printf.c ****         }
 213:Core/Src/SEGGER_RTT_printf.c ****       }
 214:Core/Src/SEGGER_RTT_printf.c ****     }
 215:Core/Src/SEGGER_RTT_printf.c ****   }
 216:Core/Src/SEGGER_RTT_printf.c **** }
 312              		.loc 1 216 1 view .LVU104
 313 00b8 BDE8F88F 		pop	{r3, r4, r5, r6, r7, r8, r9, r10, fp, pc}
 314              	.LVL31:
 315              	.L21:
 206:Core/Src/SEGGER_RTT_printf.c ****         while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 316              		.loc 1 206 35 is_stmt 1 view .LVU105
 317 00bc BAF1000F 		cmp	r10, #0
 318 00c0 FAD0     		beq	.L7
 206:Core/Src/SEGGER_RTT_printf.c ****         while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 319              		.loc 1 206 35 is_stmt 0 discriminator 1 view .LVU106
 320 00c2 C245     		cmp	r10, r8
 321 00c4 F8D9     		bls	.L7
 207:Core/Src/SEGGER_RTT_printf.c ****           _StoreChar(pBufferDesc, ' ');
 322              		.loc 1 207 11 is_stmt 1 view .LVU107
 207:Core/Src/SEGGER_RTT_printf.c ****           _StoreChar(pBufferDesc, ' ');
 323              		.loc 1 207 21 is_stmt 0 view .LVU108
ARM GAS  /var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//ccCatYSr.s 			page 11


 324 00c6 0AF1FF3A 		add	r10, r10, #-1
 325              	.LVL32:
 208:Core/Src/SEGGER_RTT_printf.c ****           if (pBufferDesc->ReturnValue < 0) {
 326              		.loc 1 208 11 is_stmt 1 view .LVU109
 327 00ca 2021     		movs	r1, #32
 328 00cc 4846     		mov	r0, r9
 329 00ce FFF7FEFF 		bl	_StoreChar
 330              	.LVL33:
 209:Core/Src/SEGGER_RTT_printf.c ****             break;
 331              		.loc 1 209 11 view .LVU110
 209:Core/Src/SEGGER_RTT_printf.c ****             break;
 332              		.loc 1 209 26 is_stmt 0 view .LVU111
 333 00d2 D9F80C30 		ldr	r3, [r9, #12]
 209:Core/Src/SEGGER_RTT_printf.c ****             break;
 334              		.loc 1 209 14 view .LVU112
 335 00d6 002B     		cmp	r3, #0
 336 00d8 F0DA     		bge	.L21
 337 00da EDE7     		b	.L7
 338              	.L30:
 339              		.align	2
 340              	.L29:
 341 00dc 00000000 		.word	.LANCHOR0
 342              		.cfi_endproc
 343              	.LFE1:
 345              		.section	.text._PrintInt,"ax",%progbits
 346              		.align	1
 347              		.syntax unified
 348              		.thumb
 349              		.thumb_func
 351              	_PrintInt:
 352              	.LVL34:
 353              	.LFB2:
 217:Core/Src/SEGGER_RTT_printf.c **** 
 218:Core/Src/SEGGER_RTT_printf.c **** /*********************************************************************
 219:Core/Src/SEGGER_RTT_printf.c **** *
 220:Core/Src/SEGGER_RTT_printf.c **** *       _PrintInt
 221:Core/Src/SEGGER_RTT_printf.c **** */
 222:Core/Src/SEGGER_RTT_printf.c **** static void _PrintInt(SEGGER_RTT_PRINTF_DESC * pBufferDesc, int v, unsigned Base, unsigned NumDigit
 354              		.loc 1 222 146 is_stmt 1 view -0
 355              		.cfi_startproc
 356              		@ args = 8, pretend = 0, frame = 0
 357              		@ frame_needed = 0, uses_anonymous_args = 0
 358              		.loc 1 222 146 is_stmt 0 view .LVU114
 359 0000 2DE9F047 		push	{r4, r5, r6, r7, r8, r9, r10, lr}
 360              		.cfi_def_cfa_offset 32
 361              		.cfi_offset 4, -32
 362              		.cfi_offset 5, -28
 363              		.cfi_offset 6, -24
 364              		.cfi_offset 7, -20
 365              		.cfi_offset 8, -16
 366              		.cfi_offset 9, -12
 367              		.cfi_offset 10, -8
 368              		.cfi_offset 14, -4
 369 0004 82B0     		sub	sp, sp, #8
 370              		.cfi_def_cfa_offset 40
 371 0006 0746     		mov	r7, r0
 372 0008 8846     		mov	r8, r1
ARM GAS  /var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//ccCatYSr.s 			page 12


 373 000a 1546     		mov	r5, r2
 374 000c 9946     		mov	r9, r3
 375 000e 0A9E     		ldr	r6, [sp, #40]
 376 0010 DDF82CA0 		ldr	r10, [sp, #44]
 223:Core/Src/SEGGER_RTT_printf.c ****   unsigned Width;
 377              		.loc 1 223 3 is_stmt 1 view .LVU115
 224:Core/Src/SEGGER_RTT_printf.c ****   int Number;
 378              		.loc 1 224 3 view .LVU116
 225:Core/Src/SEGGER_RTT_printf.c **** 
 226:Core/Src/SEGGER_RTT_printf.c ****   Number = (v < 0) ? -v : v;
 379              		.loc 1 226 3 view .LVU117
 380              		.loc 1 226 10 is_stmt 0 view .LVU118
 381 0014 81EAE17C 		eor	ip, r1, r1, asr #31
 382 0018 ACEBE17C 		sub	ip, ip, r1, asr #31
 383              	.LVL35:
 227:Core/Src/SEGGER_RTT_printf.c **** 
 228:Core/Src/SEGGER_RTT_printf.c ****   //
 229:Core/Src/SEGGER_RTT_printf.c ****   // Get actual field width
 230:Core/Src/SEGGER_RTT_printf.c ****   //
 231:Core/Src/SEGGER_RTT_printf.c ****   Width = 1u;
 384              		.loc 1 231 3 is_stmt 1 view .LVU119
 232:Core/Src/SEGGER_RTT_printf.c ****   while (Number >= (int)Base) {
 385              		.loc 1 232 3 view .LVU120
 231:Core/Src/SEGGER_RTT_printf.c ****   while (Number >= (int)Base) {
 386              		.loc 1 231 9 is_stmt 0 view .LVU121
 387 001c 0124     		movs	r4, #1
 388              		.loc 1 232 9 view .LVU122
 389 001e 02E0     		b	.L32
 390              	.LVL36:
 391              	.L33:
 233:Core/Src/SEGGER_RTT_printf.c ****     Number = (Number / (int)Base);
 392              		.loc 1 233 5 is_stmt 1 view .LVU123
 393              		.loc 1 233 12 is_stmt 0 view .LVU124
 394 0020 9CFBF5FC 		sdiv	ip, ip, r5
 395              	.LVL37:
 234:Core/Src/SEGGER_RTT_printf.c ****     Width++;
 396              		.loc 1 234 5 is_stmt 1 view .LVU125
 397              		.loc 1 234 10 is_stmt 0 view .LVU126
 398 0024 0134     		adds	r4, r4, #1
 399              	.LVL38:
 400              	.L32:
 232:Core/Src/SEGGER_RTT_printf.c ****     Number = (Number / (int)Base);
 401              		.loc 1 232 17 is_stmt 1 view .LVU127
 402 0026 6545     		cmp	r5, ip
 403 0028 FADD     		ble	.L33
 235:Core/Src/SEGGER_RTT_printf.c ****   }
 236:Core/Src/SEGGER_RTT_printf.c ****   if (NumDigits > Width) {
 404              		.loc 1 236 3 view .LVU128
 405              		.loc 1 236 6 is_stmt 0 view .LVU129
 406 002a 4C45     		cmp	r4, r9
 407 002c 00D2     		bcs	.L34
 237:Core/Src/SEGGER_RTT_printf.c ****     Width = NumDigits;
 408              		.loc 1 237 11 view .LVU130
 409 002e 4C46     		mov	r4, r9
 410              	.LVL39:
 411              	.L34:
 238:Core/Src/SEGGER_RTT_printf.c ****   }
ARM GAS  /var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//ccCatYSr.s 			page 13


 239:Core/Src/SEGGER_RTT_printf.c ****   if ((FieldWidth > 0u) && ((v < 0) || ((FormatFlags & FORMAT_FLAG_PRINT_SIGN) == FORMAT_FLAG_PRINT
 412              		.loc 1 239 3 is_stmt 1 view .LVU131
 413              		.loc 1 239 6 is_stmt 0 view .LVU132
 414 0030 36B1     		cbz	r6, .L35
 415              		.loc 1 239 25 discriminator 1 view .LVU133
 416 0032 B8F1000F 		cmp	r8, #0
 417 0036 02DB     		blt	.L36
 418              		.loc 1 239 37 discriminator 2 view .LVU134
 419 0038 1AF0040F 		tst	r10, #4
 420 003c 00D0     		beq	.L35
 421              	.L36:
 240:Core/Src/SEGGER_RTT_printf.c ****     FieldWidth--;
 422              		.loc 1 240 5 is_stmt 1 view .LVU135
 423              		.loc 1 240 15 is_stmt 0 view .LVU136
 424 003e 013E     		subs	r6, r6, #1
 425              	.LVL40:
 426              	.L35:
 241:Core/Src/SEGGER_RTT_printf.c ****   }
 242:Core/Src/SEGGER_RTT_printf.c **** 
 243:Core/Src/SEGGER_RTT_printf.c ****   //
 244:Core/Src/SEGGER_RTT_printf.c ****   // Print leading spaces if necessary
 245:Core/Src/SEGGER_RTT_printf.c ****   //
 246:Core/Src/SEGGER_RTT_printf.c ****   if ((((FormatFlags & FORMAT_FLAG_PAD_ZERO) == 0u) || (NumDigits != 0u)) && ((FormatFlags & FORMAT
 427              		.loc 1 246 3 is_stmt 1 view .LVU137
 428              		.loc 1 246 6 is_stmt 0 view .LVU138
 429 0040 1AF0020F 		tst	r10, #2
 430 0044 02D0     		beq	.L37
 431              		.loc 1 246 53 discriminator 2 view .LVU139
 432 0046 B9F1000F 		cmp	r9, #0
 433 004a 03D0     		beq	.L38
 434              	.L37:
 435              		.loc 1 246 75 discriminator 3 view .LVU140
 436 004c 1AF0010F 		tst	r10, #1
 437 0050 00D1     		bne	.L38
 247:Core/Src/SEGGER_RTT_printf.c ****     if (FieldWidth != 0u) {
 438              		.loc 1 247 5 is_stmt 1 view .LVU141
 439              		.loc 1 247 8 is_stmt 0 view .LVU142
 440 0052 AEB9     		cbnz	r6, .L39
 441              	.LVL41:
 442              	.L38:
 248:Core/Src/SEGGER_RTT_printf.c ****       while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 249:Core/Src/SEGGER_RTT_printf.c ****         FieldWidth--;
 250:Core/Src/SEGGER_RTT_printf.c ****         _StoreChar(pBufferDesc, ' ');
 251:Core/Src/SEGGER_RTT_printf.c ****         if (pBufferDesc->ReturnValue < 0) {
 252:Core/Src/SEGGER_RTT_printf.c ****           break;
 253:Core/Src/SEGGER_RTT_printf.c ****         }
 254:Core/Src/SEGGER_RTT_printf.c ****       }
 255:Core/Src/SEGGER_RTT_printf.c ****     }
 256:Core/Src/SEGGER_RTT_printf.c ****   }
 257:Core/Src/SEGGER_RTT_printf.c ****   //
 258:Core/Src/SEGGER_RTT_printf.c ****   // Print sign if necessary
 259:Core/Src/SEGGER_RTT_printf.c ****   //
 260:Core/Src/SEGGER_RTT_printf.c ****   if (pBufferDesc->ReturnValue >= 0) {
 443              		.loc 1 260 3 is_stmt 1 view .LVU143
 444              		.loc 1 260 18 is_stmt 0 view .LVU144
 445 0054 FB68     		ldr	r3, [r7, #12]
 446              		.loc 1 260 6 view .LVU145
ARM GAS  /var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//ccCatYSr.s 			page 14


 447 0056 002B     		cmp	r3, #0
 448 0058 0FDB     		blt	.L31
 261:Core/Src/SEGGER_RTT_printf.c ****     if (v < 0) {
 449              		.loc 1 261 5 is_stmt 1 view .LVU146
 450              		.loc 1 261 8 is_stmt 0 view .LVU147
 451 005a B8F1000F 		cmp	r8, #0
 452 005e 1CDB     		blt	.L49
 262:Core/Src/SEGGER_RTT_printf.c ****       v = -v;
 263:Core/Src/SEGGER_RTT_printf.c ****       _StoreChar(pBufferDesc, '-');
 264:Core/Src/SEGGER_RTT_printf.c ****     } else if ((FormatFlags & FORMAT_FLAG_PRINT_SIGN) == FORMAT_FLAG_PRINT_SIGN) {
 453              		.loc 1 264 12 is_stmt 1 view .LVU148
 454              		.loc 1 264 15 is_stmt 0 view .LVU149
 455 0060 1AF0040F 		tst	r10, #4
 456 0064 20D1     		bne	.L50
 457              	.L43:
 265:Core/Src/SEGGER_RTT_printf.c ****       _StoreChar(pBufferDesc, '+');
 266:Core/Src/SEGGER_RTT_printf.c ****     } else {
 267:Core/Src/SEGGER_RTT_printf.c **** 
 268:Core/Src/SEGGER_RTT_printf.c ****     }
 458              		.loc 1 268 5 is_stmt 1 view .LVU150
 269:Core/Src/SEGGER_RTT_printf.c ****     if (pBufferDesc->ReturnValue >= 0) {
 459              		.loc 1 269 5 view .LVU151
 460              		.loc 1 269 20 is_stmt 0 view .LVU152
 461 0066 FB68     		ldr	r3, [r7, #12]
 462              		.loc 1 269 8 view .LVU153
 463 0068 002B     		cmp	r3, #0
 464 006a 06DB     		blt	.L31
 270:Core/Src/SEGGER_RTT_printf.c ****       //
 271:Core/Src/SEGGER_RTT_printf.c ****       // Print leading zeros if necessary
 272:Core/Src/SEGGER_RTT_printf.c ****       //
 273:Core/Src/SEGGER_RTT_printf.c ****       if (((FormatFlags & FORMAT_FLAG_PAD_ZERO) == FORMAT_FLAG_PAD_ZERO) && ((FormatFlags & FORMAT_
 465              		.loc 1 273 7 is_stmt 1 view .LVU154
 466              		.loc 1 273 74 is_stmt 0 view .LVU155
 467 006c 0AF00303 		and	r3, r10, #3
 468              		.loc 1 273 10 view .LVU156
 469 0070 022B     		cmp	r3, #2
 470 0072 1ED0     		beq	.L51
 471              	.L44:
 274:Core/Src/SEGGER_RTT_printf.c ****         if (FieldWidth != 0u) {
 275:Core/Src/SEGGER_RTT_printf.c ****           while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 276:Core/Src/SEGGER_RTT_printf.c ****             FieldWidth--;
 277:Core/Src/SEGGER_RTT_printf.c ****             _StoreChar(pBufferDesc, '0');
 278:Core/Src/SEGGER_RTT_printf.c ****             if (pBufferDesc->ReturnValue < 0) {
 279:Core/Src/SEGGER_RTT_printf.c ****               break;
 280:Core/Src/SEGGER_RTT_printf.c ****             }
 281:Core/Src/SEGGER_RTT_printf.c ****           }
 282:Core/Src/SEGGER_RTT_printf.c ****         }
 283:Core/Src/SEGGER_RTT_printf.c ****       }
 284:Core/Src/SEGGER_RTT_printf.c ****       if (pBufferDesc->ReturnValue >= 0) {
 472              		.loc 1 284 7 is_stmt 1 view .LVU157
 473              		.loc 1 284 22 is_stmt 0 view .LVU158
 474 0074 FB68     		ldr	r3, [r7, #12]
 475              		.loc 1 284 10 view .LVU159
 476 0076 002B     		cmp	r3, #0
 477 0078 2DDA     		bge	.L52
 478              	.L31:
 285:Core/Src/SEGGER_RTT_printf.c ****         //
ARM GAS  /var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//ccCatYSr.s 			page 15


 286:Core/Src/SEGGER_RTT_printf.c ****         // Print number without sign
 287:Core/Src/SEGGER_RTT_printf.c ****         //
 288:Core/Src/SEGGER_RTT_printf.c ****         _PrintUnsigned(pBufferDesc, (unsigned)v, Base, NumDigits, FieldWidth, FormatFlags);
 289:Core/Src/SEGGER_RTT_printf.c ****       }
 290:Core/Src/SEGGER_RTT_printf.c ****     }
 291:Core/Src/SEGGER_RTT_printf.c ****   }
 292:Core/Src/SEGGER_RTT_printf.c **** }
 479              		.loc 1 292 1 view .LVU160
 480 007a 02B0     		add	sp, sp, #8
 481              		.cfi_remember_state
 482              		.cfi_def_cfa_offset 32
 483              		@ sp needed
 484 007c BDE8F087 		pop	{r4, r5, r6, r7, r8, r9, r10, pc}
 485              	.LVL42:
 486              	.L39:
 487              		.cfi_restore_state
 248:Core/Src/SEGGER_RTT_printf.c ****         FieldWidth--;
 488              		.loc 1 248 33 is_stmt 1 view .LVU161
 489 0080 002E     		cmp	r6, #0
 490 0082 E7D0     		beq	.L38
 248:Core/Src/SEGGER_RTT_printf.c ****         FieldWidth--;
 491              		.loc 1 248 33 is_stmt 0 discriminator 1 view .LVU162
 492 0084 A642     		cmp	r6, r4
 493 0086 E5D9     		bls	.L38
 249:Core/Src/SEGGER_RTT_printf.c ****         _StoreChar(pBufferDesc, ' ');
 494              		.loc 1 249 9 is_stmt 1 view .LVU163
 249:Core/Src/SEGGER_RTT_printf.c ****         _StoreChar(pBufferDesc, ' ');
 495              		.loc 1 249 19 is_stmt 0 view .LVU164
 496 0088 013E     		subs	r6, r6, #1
 497              	.LVL43:
 250:Core/Src/SEGGER_RTT_printf.c ****         if (pBufferDesc->ReturnValue < 0) {
 498              		.loc 1 250 9 is_stmt 1 view .LVU165
 499 008a 2021     		movs	r1, #32
 500 008c 3846     		mov	r0, r7
 501 008e FFF7FEFF 		bl	_StoreChar
 502              	.LVL44:
 251:Core/Src/SEGGER_RTT_printf.c ****           break;
 503              		.loc 1 251 9 view .LVU166
 251:Core/Src/SEGGER_RTT_printf.c ****           break;
 504              		.loc 1 251 24 is_stmt 0 view .LVU167
 505 0092 FB68     		ldr	r3, [r7, #12]
 251:Core/Src/SEGGER_RTT_printf.c ****           break;
 506              		.loc 1 251 12 view .LVU168
 507 0094 002B     		cmp	r3, #0
 508 0096 F3DA     		bge	.L39
 509 0098 DCE7     		b	.L38
 510              	.L49:
 262:Core/Src/SEGGER_RTT_printf.c ****       _StoreChar(pBufferDesc, '-');
 511              		.loc 1 262 7 is_stmt 1 view .LVU169
 262:Core/Src/SEGGER_RTT_printf.c ****       _StoreChar(pBufferDesc, '-');
 512              		.loc 1 262 9 is_stmt 0 view .LVU170
 513 009a C8F10008 		rsb	r8, r8, #0
 514              	.LVL45:
 263:Core/Src/SEGGER_RTT_printf.c ****     } else if ((FormatFlags & FORMAT_FLAG_PRINT_SIGN) == FORMAT_FLAG_PRINT_SIGN) {
 515              		.loc 1 263 7 is_stmt 1 view .LVU171
 516 009e 2D21     		movs	r1, #45
 517 00a0 3846     		mov	r0, r7
ARM GAS  /var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//ccCatYSr.s 			page 16


 518 00a2 FFF7FEFF 		bl	_StoreChar
 519              	.LVL46:
 520 00a6 DEE7     		b	.L43
 521              	.L50:
 265:Core/Src/SEGGER_RTT_printf.c ****     } else {
 522              		.loc 1 265 7 view .LVU172
 523 00a8 2B21     		movs	r1, #43
 524 00aa 3846     		mov	r0, r7
 525 00ac FFF7FEFF 		bl	_StoreChar
 526              	.LVL47:
 527 00b0 D9E7     		b	.L43
 528              	.L51:
 273:Core/Src/SEGGER_RTT_printf.c ****         if (FieldWidth != 0u) {
 529              		.loc 1 273 126 is_stmt 0 discriminator 1 view .LVU173
 530 00b2 B9F1000F 		cmp	r9, #0
 531 00b6 DDD1     		bne	.L44
 274:Core/Src/SEGGER_RTT_printf.c ****           while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 532              		.loc 1 274 9 is_stmt 1 view .LVU174
 274:Core/Src/SEGGER_RTT_printf.c ****           while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 533              		.loc 1 274 12 is_stmt 0 view .LVU175
 534 00b8 002E     		cmp	r6, #0
 535 00ba DBD0     		beq	.L44
 536              	.L45:
 275:Core/Src/SEGGER_RTT_printf.c ****             FieldWidth--;
 537              		.loc 1 275 37 is_stmt 1 view .LVU176
 538 00bc 002E     		cmp	r6, #0
 539 00be D9D0     		beq	.L44
 275:Core/Src/SEGGER_RTT_printf.c ****             FieldWidth--;
 540              		.loc 1 275 37 is_stmt 0 discriminator 1 view .LVU177
 541 00c0 A642     		cmp	r6, r4
 542 00c2 D7D9     		bls	.L44
 276:Core/Src/SEGGER_RTT_printf.c ****             _StoreChar(pBufferDesc, '0');
 543              		.loc 1 276 13 is_stmt 1 view .LVU178
 276:Core/Src/SEGGER_RTT_printf.c ****             _StoreChar(pBufferDesc, '0');
 544              		.loc 1 276 23 is_stmt 0 view .LVU179
 545 00c4 013E     		subs	r6, r6, #1
 546              	.LVL48:
 277:Core/Src/SEGGER_RTT_printf.c ****             if (pBufferDesc->ReturnValue < 0) {
 547              		.loc 1 277 13 is_stmt 1 view .LVU180
 548 00c6 3021     		movs	r1, #48
 549 00c8 3846     		mov	r0, r7
 550 00ca FFF7FEFF 		bl	_StoreChar
 551              	.LVL49:
 278:Core/Src/SEGGER_RTT_printf.c ****               break;
 552              		.loc 1 278 13 view .LVU181
 278:Core/Src/SEGGER_RTT_printf.c ****               break;
 553              		.loc 1 278 28 is_stmt 0 view .LVU182
 554 00ce FB68     		ldr	r3, [r7, #12]
 278:Core/Src/SEGGER_RTT_printf.c ****               break;
 555              		.loc 1 278 16 view .LVU183
 556 00d0 002B     		cmp	r3, #0
 557 00d2 F3DA     		bge	.L45
 558 00d4 CEE7     		b	.L44
 559              	.L52:
 288:Core/Src/SEGGER_RTT_printf.c ****       }
 560              		.loc 1 288 9 is_stmt 1 view .LVU184
 561 00d6 CDF804A0 		str	r10, [sp, #4]
ARM GAS  /var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//ccCatYSr.s 			page 17


 562 00da 0096     		str	r6, [sp]
 563 00dc 4B46     		mov	r3, r9
 564 00de 2A46     		mov	r2, r5
 565 00e0 4146     		mov	r1, r8
 566 00e2 3846     		mov	r0, r7
 567 00e4 FFF7FEFF 		bl	_PrintUnsigned
 568              	.LVL50:
 569              		.loc 1 292 1 is_stmt 0 view .LVU185
 570 00e8 C7E7     		b	.L31
 571              		.cfi_endproc
 572              	.LFE2:
 574              		.section	.text.SEGGER_RTT_vprintf,"ax",%progbits
 575              		.align	1
 576              		.global	SEGGER_RTT_vprintf
 577              		.syntax unified
 578              		.thumb
 579              		.thumb_func
 581              	SEGGER_RTT_vprintf:
 582              	.LVL51:
 583              	.LFB3:
 293:Core/Src/SEGGER_RTT_printf.c **** 
 294:Core/Src/SEGGER_RTT_printf.c **** /*********************************************************************
 295:Core/Src/SEGGER_RTT_printf.c **** *
 296:Core/Src/SEGGER_RTT_printf.c **** *       Public code
 297:Core/Src/SEGGER_RTT_printf.c **** *
 298:Core/Src/SEGGER_RTT_printf.c **** **********************************************************************
 299:Core/Src/SEGGER_RTT_printf.c **** */
 300:Core/Src/SEGGER_RTT_printf.c **** /*********************************************************************
 301:Core/Src/SEGGER_RTT_printf.c **** *
 302:Core/Src/SEGGER_RTT_printf.c **** *       SEGGER_RTT_vprintf
 303:Core/Src/SEGGER_RTT_printf.c **** *
 304:Core/Src/SEGGER_RTT_printf.c **** *  Function description
 305:Core/Src/SEGGER_RTT_printf.c **** *    Stores a formatted string in SEGGER RTT control block.
 306:Core/Src/SEGGER_RTT_printf.c **** *    This data is read by the host.
 307:Core/Src/SEGGER_RTT_printf.c **** *
 308:Core/Src/SEGGER_RTT_printf.c **** *  Parameters
 309:Core/Src/SEGGER_RTT_printf.c **** *    BufferIndex  Index of "Up"-buffer to be used. (e.g. 0 for "Terminal")
 310:Core/Src/SEGGER_RTT_printf.c **** *    sFormat      Pointer to format string
 311:Core/Src/SEGGER_RTT_printf.c **** *    pParamList   Pointer to the list of arguments for the format string
 312:Core/Src/SEGGER_RTT_printf.c **** *
 313:Core/Src/SEGGER_RTT_printf.c **** *  Return values
 314:Core/Src/SEGGER_RTT_printf.c **** *    >= 0:  Number of bytes which have been stored in the "Up"-buffer.
 315:Core/Src/SEGGER_RTT_printf.c **** *     < 0:  Error
 316:Core/Src/SEGGER_RTT_printf.c **** */
 317:Core/Src/SEGGER_RTT_printf.c **** int SEGGER_RTT_vprintf(unsigned BufferIndex, const char * sFormat, va_list * pParamList) {
 584              		.loc 1 317 90 is_stmt 1 view -0
 585              		.cfi_startproc
 586              		@ args = 0, pretend = 0, frame = 88
 587              		@ frame_needed = 0, uses_anonymous_args = 0
 588              		.loc 1 317 90 is_stmt 0 view .LVU187
 589 0000 F0B5     		push	{r4, r5, r6, r7, lr}
 590              		.cfi_def_cfa_offset 20
 591              		.cfi_offset 4, -20
 592              		.cfi_offset 5, -16
 593              		.cfi_offset 6, -12
 594              		.cfi_offset 7, -8
 595              		.cfi_offset 14, -4
ARM GAS  /var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//ccCatYSr.s 			page 18


 596 0002 99B0     		sub	sp, sp, #100
 597              		.cfi_def_cfa_offset 120
 598 0004 0646     		mov	r6, r0
 599 0006 0C46     		mov	r4, r1
 600 0008 1546     		mov	r5, r2
 318:Core/Src/SEGGER_RTT_printf.c ****   char c;
 601              		.loc 1 318 3 is_stmt 1 view .LVU188
 319:Core/Src/SEGGER_RTT_printf.c ****   SEGGER_RTT_PRINTF_DESC BufferDesc;
 602              		.loc 1 319 3 view .LVU189
 320:Core/Src/SEGGER_RTT_printf.c ****   int v;
 603              		.loc 1 320 3 view .LVU190
 321:Core/Src/SEGGER_RTT_printf.c ****   unsigned NumDigits;
 604              		.loc 1 321 3 view .LVU191
 322:Core/Src/SEGGER_RTT_printf.c ****   unsigned FormatFlags;
 605              		.loc 1 322 3 view .LVU192
 323:Core/Src/SEGGER_RTT_printf.c ****   unsigned FieldWidth;
 606              		.loc 1 323 3 view .LVU193
 324:Core/Src/SEGGER_RTT_printf.c ****   char acBuffer[SEGGER_RTT_PRINTF_BUFFER_SIZE];
 607              		.loc 1 324 3 view .LVU194
 325:Core/Src/SEGGER_RTT_printf.c **** 
 326:Core/Src/SEGGER_RTT_printf.c ****   BufferDesc.pBuffer        = acBuffer;
 608              		.loc 1 326 3 view .LVU195
 609              		.loc 1 326 29 is_stmt 0 view .LVU196
 610 000a 03AB     		add	r3, sp, #12
 611 000c 1393     		str	r3, [sp, #76]
 327:Core/Src/SEGGER_RTT_printf.c ****   BufferDesc.BufferSize     = SEGGER_RTT_PRINTF_BUFFER_SIZE;
 612              		.loc 1 327 3 is_stmt 1 view .LVU197
 613              		.loc 1 327 29 is_stmt 0 view .LVU198
 614 000e 4023     		movs	r3, #64
 615 0010 1493     		str	r3, [sp, #80]
 328:Core/Src/SEGGER_RTT_printf.c ****   BufferDesc.Cnt            = 0u;
 616              		.loc 1 328 3 is_stmt 1 view .LVU199
 617              		.loc 1 328 29 is_stmt 0 view .LVU200
 618 0012 0023     		movs	r3, #0
 619 0014 1593     		str	r3, [sp, #84]
 329:Core/Src/SEGGER_RTT_printf.c ****   BufferDesc.RTTBufferIndex = BufferIndex;
 620              		.loc 1 329 3 is_stmt 1 view .LVU201
 621              		.loc 1 329 29 is_stmt 0 view .LVU202
 622 0016 1790     		str	r0, [sp, #92]
 330:Core/Src/SEGGER_RTT_printf.c ****   BufferDesc.ReturnValue    = 0;
 623              		.loc 1 330 3 is_stmt 1 view .LVU203
 624              		.loc 1 330 29 is_stmt 0 view .LVU204
 625 0018 1693     		str	r3, [sp, #88]
 626 001a 8BE0     		b	.L81
 627              	.LVL52:
 628              	.L90:
 331:Core/Src/SEGGER_RTT_printf.c **** 
 332:Core/Src/SEGGER_RTT_printf.c ****   do {
 333:Core/Src/SEGGER_RTT_printf.c ****     c = *sFormat;
 334:Core/Src/SEGGER_RTT_printf.c ****     sFormat++;
 335:Core/Src/SEGGER_RTT_printf.c ****     if (c == 0u) {
 336:Core/Src/SEGGER_RTT_printf.c ****       break;
 337:Core/Src/SEGGER_RTT_printf.c ****     }
 338:Core/Src/SEGGER_RTT_printf.c ****     if (c == '%') {
 339:Core/Src/SEGGER_RTT_printf.c ****       //
 340:Core/Src/SEGGER_RTT_printf.c ****       // Filter out flags
 341:Core/Src/SEGGER_RTT_printf.c ****       //
ARM GAS  /var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//ccCatYSr.s 			page 19


 342:Core/Src/SEGGER_RTT_printf.c ****       FormatFlags = 0u;
 629              		.loc 1 342 19 view .LVU205
 630 001c 0020     		movs	r0, #0
 343:Core/Src/SEGGER_RTT_printf.c ****       v = 1;
 631              		.loc 1 343 9 view .LVU206
 632 001e 0122     		movs	r2, #1
 633 0020 11E0     		b	.L62
 634              	.LVL53:
 635              	.L59:
 344:Core/Src/SEGGER_RTT_printf.c ****       do {
 345:Core/Src/SEGGER_RTT_printf.c ****         c = *sFormat;
 346:Core/Src/SEGGER_RTT_printf.c ****         switch (c) {
 347:Core/Src/SEGGER_RTT_printf.c ****         case '-': FormatFlags |= FORMAT_FLAG_LEFT_JUSTIFY; sFormat++; break;
 636              		.loc 1 347 19 is_stmt 1 view .LVU207
 637              		.loc 1 347 31 is_stmt 0 view .LVU208
 638 0022 40F00100 		orr	r0, r0, #1
 639              	.LVL54:
 640              		.loc 1 347 60 is_stmt 1 view .LVU209
 641              		.loc 1 347 67 is_stmt 0 view .LVU210
 642 0026 0134     		adds	r4, r4, #1
 643              	.LVL55:
 644              		.loc 1 347 71 is_stmt 1 view .LVU211
 645 0028 0CE0     		b	.L56
 646              	.LVL56:
 647              	.L57:
 348:Core/Src/SEGGER_RTT_printf.c ****         case '0': FormatFlags |= FORMAT_FLAG_PAD_ZERO;     sFormat++; break;
 648              		.loc 1 348 19 view .LVU212
 649              		.loc 1 348 31 is_stmt 0 view .LVU213
 650 002a 40F00200 		orr	r0, r0, #2
 651              	.LVL57:
 652              		.loc 1 348 60 is_stmt 1 view .LVU214
 653              		.loc 1 348 67 is_stmt 0 view .LVU215
 654 002e 0134     		adds	r4, r4, #1
 655              	.LVL58:
 656              		.loc 1 348 71 is_stmt 1 view .LVU216
 657 0030 08E0     		b	.L56
 658              	.LVL59:
 659              	.L60:
 349:Core/Src/SEGGER_RTT_printf.c ****         case '+': FormatFlags |= FORMAT_FLAG_PRINT_SIGN;   sFormat++; break;
 660              		.loc 1 349 19 view .LVU217
 661              		.loc 1 349 31 is_stmt 0 view .LVU218
 662 0032 40F00400 		orr	r0, r0, #4
 663              	.LVL60:
 664              		.loc 1 349 60 is_stmt 1 view .LVU219
 665              		.loc 1 349 67 is_stmt 0 view .LVU220
 666 0036 0134     		adds	r4, r4, #1
 667              	.LVL61:
 668              		.loc 1 349 71 is_stmt 1 view .LVU221
 669 0038 04E0     		b	.L56
 670              	.LVL62:
 671              	.L61:
 350:Core/Src/SEGGER_RTT_printf.c ****         case '#': FormatFlags |= FORMAT_FLAG_ALTERNATE;    sFormat++; break;
 672              		.loc 1 350 19 view .LVU222
 673              		.loc 1 350 31 is_stmt 0 view .LVU223
 674 003a 40F00800 		orr	r0, r0, #8
 675              	.LVL63:
 676              		.loc 1 350 60 is_stmt 1 view .LVU224
ARM GAS  /var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//ccCatYSr.s 			page 20


 677              		.loc 1 350 67 is_stmt 0 view .LVU225
 678 003e 0134     		adds	r4, r4, #1
 679              	.LVL64:
 680              		.loc 1 350 71 is_stmt 1 view .LVU226
 681 0040 00E0     		b	.L56
 682              	.LVL65:
 683              	.L84:
 346:Core/Src/SEGGER_RTT_printf.c ****         case '-': FormatFlags |= FORMAT_FLAG_LEFT_JUSTIFY; sFormat++; break;
 684              		.loc 1 346 9 is_stmt 0 view .LVU227
 685 0042 0022     		movs	r2, #0
 686              	.LVL66:
 687              	.L56:
 351:Core/Src/SEGGER_RTT_printf.c ****         default:  v = 0; break;
 352:Core/Src/SEGGER_RTT_printf.c ****         }
 353:Core/Src/SEGGER_RTT_printf.c ****       } while (v);
 688              		.loc 1 353 16 is_stmt 1 view .LVU228
 689 0044 12B3     		cbz	r2, .L64
 690              	.LVL67:
 691              	.L62:
 344:Core/Src/SEGGER_RTT_printf.c ****         c = *sFormat;
 692              		.loc 1 344 7 view .LVU229
 345:Core/Src/SEGGER_RTT_printf.c ****         switch (c) {
 693              		.loc 1 345 9 view .LVU230
 345:Core/Src/SEGGER_RTT_printf.c ****         switch (c) {
 694              		.loc 1 345 11 is_stmt 0 view .LVU231
 695 0046 2378     		ldrb	r3, [r4]	@ zero_extendqisi2
 696              	.LVL68:
 346:Core/Src/SEGGER_RTT_printf.c ****         case '-': FormatFlags |= FORMAT_FLAG_LEFT_JUSTIFY; sFormat++; break;
 697              		.loc 1 346 9 is_stmt 1 view .LVU232
 698 0048 233B     		subs	r3, r3, #35
 699 004a 0D2B     		cmp	r3, #13
 700 004c F9D8     		bhi	.L84
 701 004e 01A1     		adr	r1, .L58
 702 0050 51F823F0 		ldr	pc, [r1, r3, lsl #2]
 703              		.p2align 2
 704              	.L58:
 705 0054 3B000000 		.word	.L61+1
 706 0058 43000000 		.word	.L84+1
 707 005c 43000000 		.word	.L84+1
 708 0060 43000000 		.word	.L84+1
 709 0064 43000000 		.word	.L84+1
 710 0068 43000000 		.word	.L84+1
 711 006c 43000000 		.word	.L84+1
 712 0070 43000000 		.word	.L84+1
 713 0074 33000000 		.word	.L60+1
 714 0078 43000000 		.word	.L84+1
 715 007c 23000000 		.word	.L59+1
 716 0080 43000000 		.word	.L84+1
 717 0084 43000000 		.word	.L84+1
 718 0088 2B000000 		.word	.L57+1
 719              	.LVL69:
 720              		.p2align 1
 721              	.L64:
 354:Core/Src/SEGGER_RTT_printf.c ****       //
 355:Core/Src/SEGGER_RTT_printf.c ****       // filter out field with
 356:Core/Src/SEGGER_RTT_printf.c ****       //
 357:Core/Src/SEGGER_RTT_printf.c ****       FieldWidth = 0u;
ARM GAS  /var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//ccCatYSr.s 			page 21


 358:Core/Src/SEGGER_RTT_printf.c ****       do {
 722              		.loc 1 358 7 view .LVU233
 359:Core/Src/SEGGER_RTT_printf.c ****         c = *sFormat;
 723              		.loc 1 359 9 view .LVU234
 724              		.loc 1 359 11 is_stmt 0 view .LVU235
 725 008c 2378     		ldrb	r3, [r4]	@ zero_extendqisi2
 726              	.LVL70:
 360:Core/Src/SEGGER_RTT_printf.c ****         if ((c < '0') || (c > '9')) {
 727              		.loc 1 360 9 is_stmt 1 view .LVU236
 728              		.loc 1 360 23 is_stmt 0 view .LVU237
 729 008e A3F13001 		sub	r1, r3, #48
 730 0092 C9B2     		uxtb	r1, r1
 731              		.loc 1 360 12 view .LVU238
 732 0094 0929     		cmp	r1, #9
 733 0096 07D8     		bhi	.L63
 361:Core/Src/SEGGER_RTT_printf.c ****           break;
 362:Core/Src/SEGGER_RTT_printf.c ****         }
 363:Core/Src/SEGGER_RTT_printf.c ****         sFormat++;
 734              		.loc 1 363 9 is_stmt 1 view .LVU239
 735              		.loc 1 363 16 is_stmt 0 view .LVU240
 736 0098 0134     		adds	r4, r4, #1
 737              	.LVL71:
 364:Core/Src/SEGGER_RTT_printf.c ****         FieldWidth = (FieldWidth * 10u) + ((unsigned)c - '0');
 738              		.loc 1 364 9 is_stmt 1 view .LVU241
 739              		.loc 1 364 34 is_stmt 0 view .LVU242
 740 009a 02EB8202 		add	r2, r2, r2, lsl #2
 741              	.LVL72:
 742              		.loc 1 364 41 view .LVU243
 743 009e 03EB4203 		add	r3, r3, r2, lsl #1
 744              	.LVL73:
 745              		.loc 1 364 20 view .LVU244
 746 00a2 A3F13002 		sub	r2, r3, #48
 747              	.LVL74:
 358:Core/Src/SEGGER_RTT_printf.c ****         c = *sFormat;
 748              		.loc 1 358 10 is_stmt 1 view .LVU245
 359:Core/Src/SEGGER_RTT_printf.c ****         if ((c < '0') || (c > '9')) {
 749              		.loc 1 359 11 is_stmt 0 view .LVU246
 750 00a6 F1E7     		b	.L64
 751              	.LVL75:
 752              	.L63:
 365:Core/Src/SEGGER_RTT_printf.c ****       } while (1);
 366:Core/Src/SEGGER_RTT_printf.c **** 
 367:Core/Src/SEGGER_RTT_printf.c ****       //
 368:Core/Src/SEGGER_RTT_printf.c ****       // Filter out precision (number of digits to display)
 369:Core/Src/SEGGER_RTT_printf.c ****       //
 370:Core/Src/SEGGER_RTT_printf.c ****       NumDigits = 0u;
 753              		.loc 1 370 7 is_stmt 1 view .LVU247
 371:Core/Src/SEGGER_RTT_printf.c ****       c = *sFormat;
 754              		.loc 1 371 7 view .LVU248
 372:Core/Src/SEGGER_RTT_printf.c ****       if (c == '.') {
 755              		.loc 1 372 7 view .LVU249
 756              		.loc 1 372 10 is_stmt 0 view .LVU250
 757 00a8 2E2B     		cmp	r3, #46
 758 00aa 02D0     		beq	.L88
 370:Core/Src/SEGGER_RTT_printf.c ****       c = *sFormat;
 759              		.loc 1 370 17 view .LVU251
 760 00ac 0023     		movs	r3, #0
ARM GAS  /var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//ccCatYSr.s 			page 22


 761              	.LVL76:
 762              	.L65:
 373:Core/Src/SEGGER_RTT_printf.c ****         sFormat++;
 374:Core/Src/SEGGER_RTT_printf.c ****         do {
 375:Core/Src/SEGGER_RTT_printf.c ****           c = *sFormat;
 376:Core/Src/SEGGER_RTT_printf.c ****           if ((c < '0') || (c > '9')) {
 377:Core/Src/SEGGER_RTT_printf.c ****             break;
 378:Core/Src/SEGGER_RTT_printf.c ****           }
 379:Core/Src/SEGGER_RTT_printf.c ****           sFormat++;
 380:Core/Src/SEGGER_RTT_printf.c ****           NumDigits = NumDigits * 10u + ((unsigned)c - '0');
 381:Core/Src/SEGGER_RTT_printf.c ****         } while (1);
 382:Core/Src/SEGGER_RTT_printf.c ****       }
 383:Core/Src/SEGGER_RTT_printf.c ****       //
 384:Core/Src/SEGGER_RTT_printf.c ****       // Filter out length modifier
 385:Core/Src/SEGGER_RTT_printf.c ****       //
 386:Core/Src/SEGGER_RTT_printf.c ****       c = *sFormat;
 763              		.loc 1 386 7 is_stmt 1 view .LVU252
 764              		.loc 1 386 9 is_stmt 0 view .LVU253
 765 00ae 2178     		ldrb	r1, [r4]	@ zero_extendqisi2
 766              	.LVL77:
 767              		.loc 1 386 9 view .LVU254
 768 00b0 14E0     		b	.L69
 769              	.LVL78:
 770              	.L88:
 373:Core/Src/SEGGER_RTT_printf.c ****         sFormat++;
 771              		.loc 1 373 9 is_stmt 1 view .LVU255
 373:Core/Src/SEGGER_RTT_printf.c ****         sFormat++;
 772              		.loc 1 373 16 is_stmt 0 view .LVU256
 773 00b2 0134     		adds	r4, r4, #1
 774              	.LVL79:
 370:Core/Src/SEGGER_RTT_printf.c ****       c = *sFormat;
 775              		.loc 1 370 17 view .LVU257
 776 00b4 0023     		movs	r3, #0
 777              	.LVL80:
 370:Core/Src/SEGGER_RTT_printf.c ****       c = *sFormat;
 778              		.loc 1 370 17 view .LVU258
 779 00b6 06E0     		b	.L66
 780              	.LVL81:
 781              	.L89:
 379:Core/Src/SEGGER_RTT_printf.c ****           NumDigits = NumDigits * 10u + ((unsigned)c - '0');
 782              		.loc 1 379 11 is_stmt 1 view .LVU259
 379:Core/Src/SEGGER_RTT_printf.c ****           NumDigits = NumDigits * 10u + ((unsigned)c - '0');
 783              		.loc 1 379 18 is_stmt 0 view .LVU260
 784 00b8 0134     		adds	r4, r4, #1
 785              	.LVL82:
 380:Core/Src/SEGGER_RTT_printf.c ****         } while (1);
 786              		.loc 1 380 11 is_stmt 1 view .LVU261
 380:Core/Src/SEGGER_RTT_printf.c ****         } while (1);
 787              		.loc 1 380 33 is_stmt 0 view .LVU262
 788 00ba 03EB8303 		add	r3, r3, r3, lsl #2
 789              	.LVL83:
 380:Core/Src/SEGGER_RTT_printf.c ****         } while (1);
 790              		.loc 1 380 39 view .LVU263
 791 00be 01EB4301 		add	r1, r1, r3, lsl #1
 792              	.LVL84:
 380:Core/Src/SEGGER_RTT_printf.c ****         } while (1);
 793              		.loc 1 380 21 view .LVU264
ARM GAS  /var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//ccCatYSr.s 			page 23


 794 00c2 A1F13003 		sub	r3, r1, #48
 795              	.LVL85:
 374:Core/Src/SEGGER_RTT_printf.c ****           c = *sFormat;
 796              		.loc 1 374 12 is_stmt 1 view .LVU265
 797              	.L66:
 374:Core/Src/SEGGER_RTT_printf.c ****           c = *sFormat;
 798              		.loc 1 374 9 view .LVU266
 375:Core/Src/SEGGER_RTT_printf.c ****           if ((c < '0') || (c > '9')) {
 799              		.loc 1 375 11 view .LVU267
 375:Core/Src/SEGGER_RTT_printf.c ****           if ((c < '0') || (c > '9')) {
 800              		.loc 1 375 13 is_stmt 0 view .LVU268
 801 00c6 2178     		ldrb	r1, [r4]	@ zero_extendqisi2
 802              	.LVL86:
 376:Core/Src/SEGGER_RTT_printf.c ****             break;
 803              		.loc 1 376 11 is_stmt 1 view .LVU269
 376:Core/Src/SEGGER_RTT_printf.c ****             break;
 804              		.loc 1 376 25 is_stmt 0 view .LVU270
 805 00c8 A1F1300C 		sub	ip, r1, #48
 806 00cc 5FFA8CFC 		uxtb	ip, ip
 376:Core/Src/SEGGER_RTT_printf.c ****             break;
 807              		.loc 1 376 14 view .LVU271
 808 00d0 BCF1090F 		cmp	ip, #9
 809 00d4 F0D9     		bls	.L89
 376:Core/Src/SEGGER_RTT_printf.c ****             break;
 810              		.loc 1 376 14 view .LVU272
 811 00d6 EAE7     		b	.L65
 812              	.L67:
 387:Core/Src/SEGGER_RTT_printf.c ****       do {
 388:Core/Src/SEGGER_RTT_printf.c ****         if ((c == 'l') || (c == 'h')) {
 389:Core/Src/SEGGER_RTT_printf.c ****           sFormat++;
 813              		.loc 1 389 11 is_stmt 1 view .LVU273
 814              	.LVL87:
 390:Core/Src/SEGGER_RTT_printf.c ****           c = *sFormat;
 815              		.loc 1 390 11 view .LVU274
 816              		.loc 1 390 13 is_stmt 0 view .LVU275
 817 00d8 14F8011F 		ldrb	r1, [r4, #1]!	@ zero_extendqisi2
 818              	.LVL88:
 387:Core/Src/SEGGER_RTT_printf.c ****       do {
 819              		.loc 1 387 10 is_stmt 1 view .LVU276
 820              	.L69:
 387:Core/Src/SEGGER_RTT_printf.c ****       do {
 821              		.loc 1 387 7 view .LVU277
 388:Core/Src/SEGGER_RTT_printf.c ****           sFormat++;
 822              		.loc 1 388 9 view .LVU278
 388:Core/Src/SEGGER_RTT_printf.c ****           sFormat++;
 823              		.loc 1 388 12 is_stmt 0 view .LVU279
 824 00dc 6C29     		cmp	r1, #108
 825 00de FBD0     		beq	.L67
 388:Core/Src/SEGGER_RTT_printf.c ****           sFormat++;
 826              		.loc 1 388 24 discriminator 1 view .LVU280
 827 00e0 6829     		cmp	r1, #104
 828 00e2 F9D0     		beq	.L67
 391:Core/Src/SEGGER_RTT_printf.c ****         } else {
 392:Core/Src/SEGGER_RTT_printf.c ****           break;
 393:Core/Src/SEGGER_RTT_printf.c ****         }
 394:Core/Src/SEGGER_RTT_printf.c ****       } while (1);
 395:Core/Src/SEGGER_RTT_printf.c ****       //
ARM GAS  /var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//ccCatYSr.s 			page 24


 396:Core/Src/SEGGER_RTT_printf.c ****       // Handle specifiers
 397:Core/Src/SEGGER_RTT_printf.c ****       //
 398:Core/Src/SEGGER_RTT_printf.c ****       switch (c) {
 829              		.loc 1 398 7 is_stmt 1 view .LVU281
 830 00e4 2529     		cmp	r1, #37
 831 00e6 6DD0     		beq	.L70
 832 00e8 20D3     		bcc	.L71
 833 00ea 7829     		cmp	r1, #120
 834 00ec 1ED8     		bhi	.L71
 835 00ee 5829     		cmp	r1, #88
 836 00f0 1CD3     		bcc	.L71
 837 00f2 5839     		subs	r1, r1, #88
 838              	.LVL89:
 839              		.loc 1 398 7 is_stmt 0 view .LVU282
 840 00f4 2029     		cmp	r1, #32
 841 00f6 19D8     		bhi	.L71
 842 00f8 DFE801F0 		tbb	[pc, r1]
 843              	.L73:
 844 00fc 3D       		.byte	(.L72-.L73)/2
 845 00fd 18       		.byte	(.L71-.L73)/2
 846 00fe 18       		.byte	(.L71-.L73)/2
 847 00ff 18       		.byte	(.L71-.L73)/2
 848 0100 18       		.byte	(.L71-.L73)/2
 849 0101 18       		.byte	(.L71-.L73)/2
 850 0102 18       		.byte	(.L71-.L73)/2
 851 0103 18       		.byte	(.L71-.L73)/2
 852 0104 18       		.byte	(.L71-.L73)/2
 853 0105 18       		.byte	(.L71-.L73)/2
 854 0106 18       		.byte	(.L71-.L73)/2
 855 0107 11       		.byte	(.L78-.L73)/2
 856 0108 27       		.byte	(.L77-.L73)/2
 857 0109 18       		.byte	(.L71-.L73)/2
 858 010a 18       		.byte	(.L71-.L73)/2
 859 010b 18       		.byte	(.L71-.L73)/2
 860 010c 18       		.byte	(.L71-.L73)/2
 861 010d 18       		.byte	(.L71-.L73)/2
 862 010e 18       		.byte	(.L71-.L73)/2
 863 010f 18       		.byte	(.L71-.L73)/2
 864 0110 18       		.byte	(.L71-.L73)/2
 865 0111 18       		.byte	(.L71-.L73)/2
 866 0112 18       		.byte	(.L71-.L73)/2
 867 0113 18       		.byte	(.L71-.L73)/2
 868 0114 57       		.byte	(.L76-.L73)/2
 869 0115 18       		.byte	(.L71-.L73)/2
 870 0116 18       		.byte	(.L71-.L73)/2
 871 0117 48       		.byte	(.L75-.L73)/2
 872 0118 18       		.byte	(.L71-.L73)/2
 873 0119 32       		.byte	(.L74-.L73)/2
 874 011a 18       		.byte	(.L71-.L73)/2
 875 011b 18       		.byte	(.L71-.L73)/2
 876 011c 3D       		.byte	(.L72-.L73)/2
 877 011d 00       		.p2align 1
 878              	.L78:
 879              	.LBB2:
 399:Core/Src/SEGGER_RTT_printf.c ****       case 'c': {
 400:Core/Src/SEGGER_RTT_printf.c ****         char c0;
 880              		.loc 1 400 9 is_stmt 1 view .LVU283
ARM GAS  /var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//ccCatYSr.s 			page 25


 401:Core/Src/SEGGER_RTT_printf.c ****         v = va_arg(*pParamList, int);
 881              		.loc 1 401 9 view .LVU284
 882              		.loc 1 401 11 is_stmt 0 view .LVU285
 883 011e 2B68     		ldr	r3, [r5]
 884              	.LVL90:
 885              		.loc 1 401 11 view .LVU286
 886 0120 1A1D     		adds	r2, r3, #4
 887              	.LVL91:
 888              		.loc 1 401 11 view .LVU287
 889 0122 2A60     		str	r2, [r5]
 402:Core/Src/SEGGER_RTT_printf.c ****         c0 = (char)v;
 890              		.loc 1 402 9 is_stmt 1 view .LVU288
 891              	.LVL92:
 403:Core/Src/SEGGER_RTT_printf.c ****         _StoreChar(&BufferDesc, c0);
 892              		.loc 1 403 9 view .LVU289
 893 0124 1978     		ldrb	r1, [r3]	@ zero_extendqisi2
 894 0126 13A8     		add	r0, sp, #76
 895              	.LVL93:
 896              		.loc 1 403 9 is_stmt 0 view .LVU290
 897 0128 FFF7FEFF 		bl	_StoreChar
 898              	.LVL94:
 404:Core/Src/SEGGER_RTT_printf.c ****         break;
 899              		.loc 1 404 9 is_stmt 1 view .LVU291
 900              	.L71:
 901              		.loc 1 404 9 is_stmt 0 view .LVU292
 902              	.LBE2:
 405:Core/Src/SEGGER_RTT_printf.c ****       }
 406:Core/Src/SEGGER_RTT_printf.c ****       case 'd':
 407:Core/Src/SEGGER_RTT_printf.c ****         v = va_arg(*pParamList, int);
 408:Core/Src/SEGGER_RTT_printf.c ****         _PrintInt(&BufferDesc, v, 10u, NumDigits, FieldWidth, FormatFlags);
 409:Core/Src/SEGGER_RTT_printf.c ****         break;
 410:Core/Src/SEGGER_RTT_printf.c ****       case 'u':
 411:Core/Src/SEGGER_RTT_printf.c ****         v = va_arg(*pParamList, int);
 412:Core/Src/SEGGER_RTT_printf.c ****         _PrintUnsigned(&BufferDesc, (unsigned)v, 10u, NumDigits, FieldWidth, FormatFlags);
 413:Core/Src/SEGGER_RTT_printf.c ****         break;
 414:Core/Src/SEGGER_RTT_printf.c ****       case 'x':
 415:Core/Src/SEGGER_RTT_printf.c ****       case 'X':
 416:Core/Src/SEGGER_RTT_printf.c ****         v = va_arg(*pParamList, int);
 417:Core/Src/SEGGER_RTT_printf.c ****         _PrintUnsigned(&BufferDesc, (unsigned)v, 16u, NumDigits, FieldWidth, FormatFlags);
 418:Core/Src/SEGGER_RTT_printf.c ****         break;
 419:Core/Src/SEGGER_RTT_printf.c ****       case 's':
 420:Core/Src/SEGGER_RTT_printf.c ****         {
 421:Core/Src/SEGGER_RTT_printf.c ****           const char * s = va_arg(*pParamList, const char *);
 422:Core/Src/SEGGER_RTT_printf.c ****           do {
 423:Core/Src/SEGGER_RTT_printf.c ****             c = *s;
 424:Core/Src/SEGGER_RTT_printf.c ****             s++;
 425:Core/Src/SEGGER_RTT_printf.c ****             if (c == '\0') {
 426:Core/Src/SEGGER_RTT_printf.c ****               break;
 427:Core/Src/SEGGER_RTT_printf.c ****             }
 428:Core/Src/SEGGER_RTT_printf.c ****            _StoreChar(&BufferDesc, c);
 429:Core/Src/SEGGER_RTT_printf.c ****           } while (BufferDesc.ReturnValue >= 0);
 430:Core/Src/SEGGER_RTT_printf.c ****         }
 431:Core/Src/SEGGER_RTT_printf.c ****         break;
 432:Core/Src/SEGGER_RTT_printf.c ****       case 'p':
 433:Core/Src/SEGGER_RTT_printf.c ****         v = va_arg(*pParamList, int);
 434:Core/Src/SEGGER_RTT_printf.c ****         _PrintUnsigned(&BufferDesc, (unsigned)v, 16u, 8u, 8u, 0u);
 435:Core/Src/SEGGER_RTT_printf.c ****         break;
ARM GAS  /var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//ccCatYSr.s 			page 26


 436:Core/Src/SEGGER_RTT_printf.c ****       case '%':
 437:Core/Src/SEGGER_RTT_printf.c ****         _StoreChar(&BufferDesc, '%');
 438:Core/Src/SEGGER_RTT_printf.c ****         break;
 439:Core/Src/SEGGER_RTT_printf.c ****       default:
 440:Core/Src/SEGGER_RTT_printf.c ****         break;
 441:Core/Src/SEGGER_RTT_printf.c ****       }
 442:Core/Src/SEGGER_RTT_printf.c ****       sFormat++;
 903              		.loc 1 442 7 is_stmt 1 view .LVU293
 904              		.loc 1 442 14 is_stmt 0 view .LVU294
 905 012c 0134     		adds	r4, r4, #1
 906              	.LVL95:
 907              	.L80:
 443:Core/Src/SEGGER_RTT_printf.c ****     } else {
 444:Core/Src/SEGGER_RTT_printf.c ****       _StoreChar(&BufferDesc, c);
 445:Core/Src/SEGGER_RTT_printf.c ****     }
 446:Core/Src/SEGGER_RTT_printf.c ****   } while (BufferDesc.ReturnValue >= 0);
 908              		.loc 1 446 35 is_stmt 1 view .LVU295
 909              		.loc 1 446 22 is_stmt 0 view .LVU296
 910 012e 169B     		ldr	r3, [sp, #88]
 911              		.loc 1 446 35 view .LVU297
 912 0130 002B     		cmp	r3, #0
 913 0132 4CDB     		blt	.L54
 914              	.L81:
 332:Core/Src/SEGGER_RTT_printf.c ****     c = *sFormat;
 915              		.loc 1 332 3 is_stmt 1 view .LVU298
 333:Core/Src/SEGGER_RTT_printf.c ****     sFormat++;
 916              		.loc 1 333 5 view .LVU299
 333:Core/Src/SEGGER_RTT_printf.c ****     sFormat++;
 917              		.loc 1 333 7 is_stmt 0 view .LVU300
 918 0134 14F8011B 		ldrb	r1, [r4], #1	@ zero_extendqisi2
 919              	.LVL96:
 334:Core/Src/SEGGER_RTT_printf.c ****     if (c == 0u) {
 920              		.loc 1 334 5 is_stmt 1 view .LVU301
 335:Core/Src/SEGGER_RTT_printf.c ****       break;
 921              		.loc 1 335 5 view .LVU302
 335:Core/Src/SEGGER_RTT_printf.c ****       break;
 922              		.loc 1 335 8 is_stmt 0 view .LVU303
 923 0138 0029     		cmp	r1, #0
 924 013a 48D0     		beq	.L54
 338:Core/Src/SEGGER_RTT_printf.c ****       //
 925              		.loc 1 338 5 is_stmt 1 view .LVU304
 338:Core/Src/SEGGER_RTT_printf.c ****       //
 926              		.loc 1 338 8 is_stmt 0 view .LVU305
 927 013c 2529     		cmp	r1, #37
 928 013e 3FF46DAF 		beq	.L90
 444:Core/Src/SEGGER_RTT_printf.c ****     }
 929              		.loc 1 444 7 is_stmt 1 view .LVU306
 930 0142 13A8     		add	r0, sp, #76
 931 0144 FFF7FEFF 		bl	_StoreChar
 932              	.LVL97:
 444:Core/Src/SEGGER_RTT_printf.c ****     }
 933              		.loc 1 444 7 is_stmt 0 view .LVU307
 934 0148 F1E7     		b	.L80
 935              	.LVL98:
 936              	.L77:
 407:Core/Src/SEGGER_RTT_printf.c ****         _PrintInt(&BufferDesc, v, 10u, NumDigits, FieldWidth, FormatFlags);
 937              		.loc 1 407 9 is_stmt 1 view .LVU308
ARM GAS  /var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//ccCatYSr.s 			page 27


 407:Core/Src/SEGGER_RTT_printf.c ****         _PrintInt(&BufferDesc, v, 10u, NumDigits, FieldWidth, FormatFlags);
 938              		.loc 1 407 11 is_stmt 0 view .LVU309
 939 014a 2968     		ldr	r1, [r5]
 940 014c 0F1D     		adds	r7, r1, #4
 941 014e 2F60     		str	r7, [r5]
 942 0150 0968     		ldr	r1, [r1]
 408:Core/Src/SEGGER_RTT_printf.c ****         break;
 943              		.loc 1 408 9 is_stmt 1 view .LVU310
 944 0152 0190     		str	r0, [sp, #4]
 945 0154 0092     		str	r2, [sp]
 946 0156 0A22     		movs	r2, #10
 947              	.LVL99:
 408:Core/Src/SEGGER_RTT_printf.c ****         break;
 948              		.loc 1 408 9 is_stmt 0 view .LVU311
 949 0158 13A8     		add	r0, sp, #76
 950              	.LVL100:
 408:Core/Src/SEGGER_RTT_printf.c ****         break;
 951              		.loc 1 408 9 view .LVU312
 952 015a FFF7FEFF 		bl	_PrintInt
 953              	.LVL101:
 409:Core/Src/SEGGER_RTT_printf.c ****       case 'u':
 954              		.loc 1 409 9 is_stmt 1 view .LVU313
 955 015e E5E7     		b	.L71
 956              	.LVL102:
 957              	.L74:
 411:Core/Src/SEGGER_RTT_printf.c ****         _PrintUnsigned(&BufferDesc, (unsigned)v, 10u, NumDigits, FieldWidth, FormatFlags);
 958              		.loc 1 411 9 view .LVU314
 411:Core/Src/SEGGER_RTT_printf.c ****         _PrintUnsigned(&BufferDesc, (unsigned)v, 10u, NumDigits, FieldWidth, FormatFlags);
 959              		.loc 1 411 11 is_stmt 0 view .LVU315
 960 0160 2968     		ldr	r1, [r5]
 961 0162 0F1D     		adds	r7, r1, #4
 962 0164 2F60     		str	r7, [r5]
 963 0166 0968     		ldr	r1, [r1]
 412:Core/Src/SEGGER_RTT_printf.c ****         break;
 964              		.loc 1 412 9 is_stmt 1 view .LVU316
 965 0168 0190     		str	r0, [sp, #4]
 966 016a 0092     		str	r2, [sp]
 967 016c 0A22     		movs	r2, #10
 968              	.LVL103:
 412:Core/Src/SEGGER_RTT_printf.c ****         break;
 969              		.loc 1 412 9 is_stmt 0 view .LVU317
 970 016e 13A8     		add	r0, sp, #76
 971              	.LVL104:
 412:Core/Src/SEGGER_RTT_printf.c ****         break;
 972              		.loc 1 412 9 view .LVU318
 973 0170 FFF7FEFF 		bl	_PrintUnsigned
 974              	.LVL105:
 413:Core/Src/SEGGER_RTT_printf.c ****       case 'x':
 975              		.loc 1 413 9 is_stmt 1 view .LVU319
 976 0174 DAE7     		b	.L71
 977              	.LVL106:
 978              	.L72:
 416:Core/Src/SEGGER_RTT_printf.c ****         _PrintUnsigned(&BufferDesc, (unsigned)v, 16u, NumDigits, FieldWidth, FormatFlags);
 979              		.loc 1 416 9 view .LVU320
 416:Core/Src/SEGGER_RTT_printf.c ****         _PrintUnsigned(&BufferDesc, (unsigned)v, 16u, NumDigits, FieldWidth, FormatFlags);
 980              		.loc 1 416 11 is_stmt 0 view .LVU321
 981 0176 2968     		ldr	r1, [r5]
ARM GAS  /var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//ccCatYSr.s 			page 28


 982 0178 0F1D     		adds	r7, r1, #4
 983 017a 2F60     		str	r7, [r5]
 984 017c 0968     		ldr	r1, [r1]
 417:Core/Src/SEGGER_RTT_printf.c ****         break;
 985              		.loc 1 417 9 is_stmt 1 view .LVU322
 986 017e 0190     		str	r0, [sp, #4]
 987 0180 0092     		str	r2, [sp]
 988 0182 1022     		movs	r2, #16
 989              	.LVL107:
 417:Core/Src/SEGGER_RTT_printf.c ****         break;
 990              		.loc 1 417 9 is_stmt 0 view .LVU323
 991 0184 13A8     		add	r0, sp, #76
 992              	.LVL108:
 417:Core/Src/SEGGER_RTT_printf.c ****         break;
 993              		.loc 1 417 9 view .LVU324
 994 0186 FFF7FEFF 		bl	_PrintUnsigned
 995              	.LVL109:
 418:Core/Src/SEGGER_RTT_printf.c ****       case 's':
 996              		.loc 1 418 9 is_stmt 1 view .LVU325
 997 018a CFE7     		b	.L71
 998              	.LVL110:
 999              	.L75:
 1000              	.LBB3:
 421:Core/Src/SEGGER_RTT_printf.c ****           do {
 1001              		.loc 1 421 11 view .LVU326
 421:Core/Src/SEGGER_RTT_printf.c ****           do {
 1002              		.loc 1 421 24 is_stmt 0 view .LVU327
 1003 018c 2B68     		ldr	r3, [r5]
 1004              	.LVL111:
 421:Core/Src/SEGGER_RTT_printf.c ****           do {
 1005              		.loc 1 421 24 view .LVU328
 1006 018e 1A1D     		adds	r2, r3, #4
 1007              	.LVL112:
 421:Core/Src/SEGGER_RTT_printf.c ****           do {
 1008              		.loc 1 421 24 view .LVU329
 1009 0190 2A60     		str	r2, [r5]
 1010 0192 1F68     		ldr	r7, [r3]
 1011              	.LVL113:
 1012              	.L79:
 422:Core/Src/SEGGER_RTT_printf.c ****             c = *s;
 1013              		.loc 1 422 11 is_stmt 1 view .LVU330
 423:Core/Src/SEGGER_RTT_printf.c ****             s++;
 1014              		.loc 1 423 13 view .LVU331
 423:Core/Src/SEGGER_RTT_printf.c ****             s++;
 1015              		.loc 1 423 15 is_stmt 0 view .LVU332
 1016 0194 17F8011B 		ldrb	r1, [r7], #1	@ zero_extendqisi2
 1017              	.LVL114:
 424:Core/Src/SEGGER_RTT_printf.c ****             if (c == '\0') {
 1018              		.loc 1 424 13 is_stmt 1 view .LVU333
 425:Core/Src/SEGGER_RTT_printf.c ****               break;
 1019              		.loc 1 425 13 view .LVU334
 425:Core/Src/SEGGER_RTT_printf.c ****               break;
 1020              		.loc 1 425 16 is_stmt 0 view .LVU335
 1021 0198 0029     		cmp	r1, #0
 1022 019a C7D0     		beq	.L71
 428:Core/Src/SEGGER_RTT_printf.c ****           } while (BufferDesc.ReturnValue >= 0);
 1023              		.loc 1 428 12 is_stmt 1 view .LVU336
ARM GAS  /var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//ccCatYSr.s 			page 29


 1024 019c 13A8     		add	r0, sp, #76
 1025 019e FFF7FEFF 		bl	_StoreChar
 1026              	.LVL115:
 429:Core/Src/SEGGER_RTT_printf.c ****         }
 1027              		.loc 1 429 43 view .LVU337
 429:Core/Src/SEGGER_RTT_printf.c ****         }
 1028              		.loc 1 429 30 is_stmt 0 view .LVU338
 1029 01a2 169B     		ldr	r3, [sp, #88]
 429:Core/Src/SEGGER_RTT_printf.c ****         }
 1030              		.loc 1 429 43 view .LVU339
 1031 01a4 002B     		cmp	r3, #0
 1032 01a6 F5DA     		bge	.L79
 1033 01a8 C0E7     		b	.L71
 1034              	.LVL116:
 1035              	.L76:
 429:Core/Src/SEGGER_RTT_printf.c ****         }
 1036              		.loc 1 429 43 view .LVU340
 1037              	.LBE3:
 433:Core/Src/SEGGER_RTT_printf.c ****         _PrintUnsigned(&BufferDesc, (unsigned)v, 16u, 8u, 8u, 0u);
 1038              		.loc 1 433 9 is_stmt 1 view .LVU341
 433:Core/Src/SEGGER_RTT_printf.c ****         _PrintUnsigned(&BufferDesc, (unsigned)v, 16u, 8u, 8u, 0u);
 1039              		.loc 1 433 11 is_stmt 0 view .LVU342
 1040 01aa 2B68     		ldr	r3, [r5]
 1041              	.LVL117:
 433:Core/Src/SEGGER_RTT_printf.c ****         _PrintUnsigned(&BufferDesc, (unsigned)v, 16u, 8u, 8u, 0u);
 1042              		.loc 1 433 11 view .LVU343
 1043 01ac 1A1D     		adds	r2, r3, #4
 1044              	.LVL118:
 433:Core/Src/SEGGER_RTT_printf.c ****         _PrintUnsigned(&BufferDesc, (unsigned)v, 16u, 8u, 8u, 0u);
 1045              		.loc 1 433 11 view .LVU344
 1046 01ae 2A60     		str	r2, [r5]
 1047 01b0 1968     		ldr	r1, [r3]
 434:Core/Src/SEGGER_RTT_printf.c ****         break;
 1048              		.loc 1 434 9 is_stmt 1 view .LVU345
 1049 01b2 0023     		movs	r3, #0
 1050 01b4 0193     		str	r3, [sp, #4]
 1051 01b6 0823     		movs	r3, #8
 1052 01b8 0093     		str	r3, [sp]
 1053 01ba 1022     		movs	r2, #16
 1054 01bc 13A8     		add	r0, sp, #76
 1055              	.LVL119:
 434:Core/Src/SEGGER_RTT_printf.c ****         break;
 1056              		.loc 1 434 9 is_stmt 0 view .LVU346
 1057 01be FFF7FEFF 		bl	_PrintUnsigned
 1058              	.LVL120:
 435:Core/Src/SEGGER_RTT_printf.c ****       case '%':
 1059              		.loc 1 435 9 is_stmt 1 view .LVU347
 1060 01c2 B3E7     		b	.L71
 1061              	.LVL121:
 1062              	.L70:
 437:Core/Src/SEGGER_RTT_printf.c ****         break;
 1063              		.loc 1 437 9 view .LVU348
 1064 01c4 2521     		movs	r1, #37
 1065              	.LVL122:
 437:Core/Src/SEGGER_RTT_printf.c ****         break;
 1066              		.loc 1 437 9 is_stmt 0 view .LVU349
 1067 01c6 13A8     		add	r0, sp, #76
ARM GAS  /var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//ccCatYSr.s 			page 30


 1068              	.LVL123:
 437:Core/Src/SEGGER_RTT_printf.c ****         break;
 1069              		.loc 1 437 9 view .LVU350
 1070 01c8 FFF7FEFF 		bl	_StoreChar
 1071              	.LVL124:
 438:Core/Src/SEGGER_RTT_printf.c ****       default:
 1072              		.loc 1 438 9 is_stmt 1 view .LVU351
 1073 01cc AEE7     		b	.L71
 1074              	.L54:
 447:Core/Src/SEGGER_RTT_printf.c **** 
 448:Core/Src/SEGGER_RTT_printf.c ****   if (BufferDesc.ReturnValue > 0) {
 1075              		.loc 1 448 3 view .LVU352
 1076              		.loc 1 448 17 is_stmt 0 view .LVU353
 1077 01ce 169B     		ldr	r3, [sp, #88]
 1078              		.loc 1 448 6 view .LVU354
 1079 01d0 002B     		cmp	r3, #0
 1080 01d2 05DD     		ble	.L82
 449:Core/Src/SEGGER_RTT_printf.c ****     //
 450:Core/Src/SEGGER_RTT_printf.c ****     // Write remaining data, if any
 451:Core/Src/SEGGER_RTT_printf.c ****     //
 452:Core/Src/SEGGER_RTT_printf.c ****     if (BufferDesc.Cnt != 0u) {
 1081              		.loc 1 452 5 is_stmt 1 view .LVU355
 1082              		.loc 1 452 19 is_stmt 0 view .LVU356
 1083 01d4 159A     		ldr	r2, [sp, #84]
 1084              		.loc 1 452 8 view .LVU357
 1085 01d6 32B9     		cbnz	r2, .L91
 1086              	.L83:
 453:Core/Src/SEGGER_RTT_printf.c ****       SEGGER_RTT_Write(BufferIndex, acBuffer, BufferDesc.Cnt);
 454:Core/Src/SEGGER_RTT_printf.c ****     }
 455:Core/Src/SEGGER_RTT_printf.c ****     BufferDesc.ReturnValue += (int)BufferDesc.Cnt;
 1087              		.loc 1 455 5 is_stmt 1 view .LVU358
 1088              		.loc 1 455 28 is_stmt 0 view .LVU359
 1089 01d8 159A     		ldr	r2, [sp, #84]
 1090 01da 169B     		ldr	r3, [sp, #88]
 1091 01dc 1344     		add	r3, r3, r2
 1092 01de 1693     		str	r3, [sp, #88]
 1093              	.L82:
 456:Core/Src/SEGGER_RTT_printf.c ****   }
 457:Core/Src/SEGGER_RTT_printf.c ****   return BufferDesc.ReturnValue;
 1094              		.loc 1 457 3 is_stmt 1 view .LVU360
 458:Core/Src/SEGGER_RTT_printf.c **** }
 1095              		.loc 1 458 1 is_stmt 0 view .LVU361
 1096 01e0 1698     		ldr	r0, [sp, #88]
 1097 01e2 19B0     		add	sp, sp, #100
 1098              		.cfi_remember_state
 1099              		.cfi_def_cfa_offset 20
 1100              		@ sp needed
 1101 01e4 F0BD     		pop	{r4, r5, r6, r7, pc}
 1102              	.LVL125:
 1103              	.L91:
 1104              		.cfi_restore_state
 453:Core/Src/SEGGER_RTT_printf.c ****       SEGGER_RTT_Write(BufferIndex, acBuffer, BufferDesc.Cnt);
 1105              		.loc 1 453 7 is_stmt 1 view .LVU362
 1106 01e6 03A9     		add	r1, sp, #12
 1107 01e8 3046     		mov	r0, r6
 1108 01ea FFF7FEFF 		bl	SEGGER_RTT_Write
 1109              	.LVL126:
ARM GAS  /var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//ccCatYSr.s 			page 31


 1110 01ee F3E7     		b	.L83
 1111              		.cfi_endproc
 1112              	.LFE3:
 1114              		.section	.text.SEGGER_RTT_printf,"ax",%progbits
 1115              		.align	1
 1116              		.global	SEGGER_RTT_printf
 1117              		.syntax unified
 1118              		.thumb
 1119              		.thumb_func
 1121              	SEGGER_RTT_printf:
 1122              	.LVL127:
 1123              	.LFB4:
 459:Core/Src/SEGGER_RTT_printf.c **** 
 460:Core/Src/SEGGER_RTT_printf.c **** /*********************************************************************
 461:Core/Src/SEGGER_RTT_printf.c **** *
 462:Core/Src/SEGGER_RTT_printf.c **** *       SEGGER_RTT_printf
 463:Core/Src/SEGGER_RTT_printf.c **** *
 464:Core/Src/SEGGER_RTT_printf.c **** *  Function description
 465:Core/Src/SEGGER_RTT_printf.c **** *    Stores a formatted string in SEGGER RTT control block.
 466:Core/Src/SEGGER_RTT_printf.c **** *    This data is read by the host.
 467:Core/Src/SEGGER_RTT_printf.c **** *
 468:Core/Src/SEGGER_RTT_printf.c **** *  Parameters
 469:Core/Src/SEGGER_RTT_printf.c **** *    BufferIndex  Index of "Up"-buffer to be used. (e.g. 0 for "Terminal")
 470:Core/Src/SEGGER_RTT_printf.c **** *    sFormat      Pointer to format string, followed by the arguments for conversion
 471:Core/Src/SEGGER_RTT_printf.c **** *
 472:Core/Src/SEGGER_RTT_printf.c **** *  Return values
 473:Core/Src/SEGGER_RTT_printf.c **** *    >= 0:  Number of bytes which have been stored in the "Up"-buffer.
 474:Core/Src/SEGGER_RTT_printf.c **** *     < 0:  Error
 475:Core/Src/SEGGER_RTT_printf.c **** *
 476:Core/Src/SEGGER_RTT_printf.c **** *  Notes
 477:Core/Src/SEGGER_RTT_printf.c **** *    (1) Conversion specifications have following syntax:
 478:Core/Src/SEGGER_RTT_printf.c **** *          %[flags][FieldWidth][.Precision]ConversionSpecifier
 479:Core/Src/SEGGER_RTT_printf.c **** *    (2) Supported flags:
 480:Core/Src/SEGGER_RTT_printf.c **** *          -: Left justify within the field width
 481:Core/Src/SEGGER_RTT_printf.c **** *          +: Always print sign extension for signed conversions
 482:Core/Src/SEGGER_RTT_printf.c **** *          0: Pad with 0 instead of spaces. Ignored when using '-'-flag or precision
 483:Core/Src/SEGGER_RTT_printf.c **** *        Supported conversion specifiers:
 484:Core/Src/SEGGER_RTT_printf.c **** *          c: Print the argument as one char
 485:Core/Src/SEGGER_RTT_printf.c **** *          d: Print the argument as a signed integer
 486:Core/Src/SEGGER_RTT_printf.c **** *          u: Print the argument as an unsigned integer
 487:Core/Src/SEGGER_RTT_printf.c **** *          x: Print the argument as an hexadecimal integer
 488:Core/Src/SEGGER_RTT_printf.c **** *          s: Print the string pointed to by the argument
 489:Core/Src/SEGGER_RTT_printf.c **** *          p: Print the argument as an 8-digit hexadecimal integer. (Argument shall be a pointer to
 490:Core/Src/SEGGER_RTT_printf.c **** */
 491:Core/Src/SEGGER_RTT_printf.c **** int SEGGER_RTT_printf(unsigned BufferIndex, const char * sFormat, ...) {
 1124              		.loc 1 491 72 view -0
 1125              		.cfi_startproc
 1126              		@ args = 4, pretend = 12, frame = 8
 1127              		@ frame_needed = 0, uses_anonymous_args = 1
 1128              		.loc 1 491 72 is_stmt 0 view .LVU364
 1129 0000 0EB4     		push	{r1, r2, r3}
 1130              		.cfi_def_cfa_offset 12
 1131              		.cfi_offset 1, -12
 1132              		.cfi_offset 2, -8
 1133              		.cfi_offset 3, -4
 1134 0002 00B5     		push	{lr}
 1135              		.cfi_def_cfa_offset 16
ARM GAS  /var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//ccCatYSr.s 			page 32


 1136              		.cfi_offset 14, -16
 1137 0004 82B0     		sub	sp, sp, #8
 1138              		.cfi_def_cfa_offset 24
 1139 0006 03AB     		add	r3, sp, #12
 1140 0008 53F8041B 		ldr	r1, [r3], #4
 492:Core/Src/SEGGER_RTT_printf.c ****   int r;
 1141              		.loc 1 492 3 is_stmt 1 view .LVU365
 493:Core/Src/SEGGER_RTT_printf.c ****   va_list ParamList;
 1142              		.loc 1 493 3 view .LVU366
 494:Core/Src/SEGGER_RTT_printf.c **** 
 495:Core/Src/SEGGER_RTT_printf.c ****   va_start(ParamList, sFormat);
 1143              		.loc 1 495 3 view .LVU367
 1144 000c 0193     		str	r3, [sp, #4]
 496:Core/Src/SEGGER_RTT_printf.c ****   r = SEGGER_RTT_vprintf(BufferIndex, sFormat, &ParamList);
 1145              		.loc 1 496 3 view .LVU368
 1146              		.loc 1 496 7 is_stmt 0 view .LVU369
 1147 000e 01AA     		add	r2, sp, #4
 1148 0010 FFF7FEFF 		bl	SEGGER_RTT_vprintf
 1149              	.LVL128:
 497:Core/Src/SEGGER_RTT_printf.c ****   va_end(ParamList);
 1150              		.loc 1 497 3 is_stmt 1 view .LVU370
 498:Core/Src/SEGGER_RTT_printf.c ****   return r;
 1151              		.loc 1 498 3 view .LVU371
 499:Core/Src/SEGGER_RTT_printf.c **** }
 1152              		.loc 1 499 1 is_stmt 0 view .LVU372
 1153 0014 02B0     		add	sp, sp, #8
 1154              		.cfi_def_cfa_offset 16
 1155              		@ sp needed
 1156 0016 5DF804EB 		ldr	lr, [sp], #4
 1157              		.cfi_restore 14
 1158              		.cfi_def_cfa_offset 12
 1159 001a 03B0     		add	sp, sp, #12
 1160              		.cfi_restore 3
 1161              		.cfi_restore 2
 1162              		.cfi_restore 1
 1163              		.cfi_def_cfa_offset 0
 1164 001c 7047     		bx	lr
 1165              		.cfi_endproc
 1166              	.LFE4:
 1168              		.section	.rodata._aV2C.0,"a"
 1169              		.align	2
 1170              		.set	.LANCHOR0,. + 0
 1173              	_aV2C.0:
 1174 0000 30313233 		.ascii	"0123456789ABCDEF"
 1174      34353637 
 1174      38394142 
 1174      43444546 
 1175              		.text
 1176              	.Letext0:
 1177              		.file 2 "/Users/johannes/Library/Application Support/Code/User/globalStorage/bmd.stm32-for-vscode/
 1178              		.file 3 "<built-in>"
 1179              		.file 4 "Core/Inc/SEGGER_RTT.h"
ARM GAS  /var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//ccCatYSr.s 			page 33


DEFINED SYMBOLS
                            *ABS*:0000000000000000 SEGGER_RTT_printf.c
/var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//ccCatYSr.s:20     .text._StoreChar:0000000000000000 $t
/var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//ccCatYSr.s:25     .text._StoreChar:0000000000000000 _StoreChar
/var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//ccCatYSr.s:112    .text._PrintUnsigned:0000000000000000 $t
/var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//ccCatYSr.s:117    .text._PrintUnsigned:0000000000000000 _PrintUnsigned
/var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//ccCatYSr.s:341    .text._PrintUnsigned:00000000000000dc $d
/var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//ccCatYSr.s:346    .text._PrintInt:0000000000000000 $t
/var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//ccCatYSr.s:351    .text._PrintInt:0000000000000000 _PrintInt
/var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//ccCatYSr.s:575    .text.SEGGER_RTT_vprintf:0000000000000000 $t
/var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//ccCatYSr.s:581    .text.SEGGER_RTT_vprintf:0000000000000000 SEGGER_RTT_vprintf
/var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//ccCatYSr.s:705    .text.SEGGER_RTT_vprintf:0000000000000054 $d
/var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//ccCatYSr.s:720    .text.SEGGER_RTT_vprintf:000000000000008c $t
/var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//ccCatYSr.s:844    .text.SEGGER_RTT_vprintf:00000000000000fc $d
/var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//ccCatYSr.s:1115   .text.SEGGER_RTT_printf:0000000000000000 $t
/var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//ccCatYSr.s:1121   .text.SEGGER_RTT_printf:0000000000000000 SEGGER_RTT_printf
/var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//ccCatYSr.s:1169   .rodata._aV2C.0:0000000000000000 $d
/var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//ccCatYSr.s:1173   .rodata._aV2C.0:0000000000000000 _aV2C.0
/var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//ccCatYSr.s:877    .text.SEGGER_RTT_vprintf:000000000000011d $d
/var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//ccCatYSr.s:877    .text.SEGGER_RTT_vprintf:000000000000011e $t

UNDEFINED SYMBOLS
SEGGER_RTT_Write
