Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Fri Mar 21 21:26:46 2025
| Host         : parkjiho running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_stopwatch_timing_summary_routed.rpt -pb top_stopwatch_timing_summary_routed.pb -rpx top_stopwatch_timing_summary_routed.rpx -warn_on_violation
| Design       : top_stopwatch
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (2)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (4)
5. checking no_input_delay (4)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (2)
------------------------
 There are 2 register/latch pins with no clock driven by root clock pin: U_FND_CTRL/U_clk_divider/r_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (4)
------------------------------------------------
 There are 4 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.652        0.000                      0                  473        0.077        0.000                      0                  473        3.750        0.000                       0                   239  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.652        0.000                      0                  473        0.077        0.000                      0                  473        3.750        0.000                       0                   239  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.652ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.077ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.652ns  (required time - arrival time)
  Source:                 U_UART_FIFO_TOP/u_UART_Rx/rx_done_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_STOPWATCH_CU/FSM_onehot_state_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.028ns  (logic 0.858ns (21.300%)  route 3.170ns (78.700%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=238, routed)         1.626     5.147    U_UART_FIFO_TOP/u_UART_Rx/clk_IBUF_BUFG
    SLICE_X0Y19          FDCE                                         r  U_UART_FIFO_TOP/u_UART_Rx/rx_done_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y19          FDCE (Prop_fdce_C_Q)         0.456     5.603 f  U_UART_FIFO_TOP/u_UART_Rx/rx_done_reg_reg/Q
                         net (fo=7, routed)           1.261     6.865    U_UART_FIFO_TOP/u_UART_Rx/rx_done_reg_reg_0
    SLICE_X1Y19          LUT5 (Prop_lut5_I1_O)        0.124     6.989 r  U_UART_FIFO_TOP/u_UART_Rx/FSM_onehot_state[2]_i_4/O
                         net (fo=1, routed)           0.577     7.565    U_UART_FIFO_TOP/u_UART_Rx/FSM_onehot_state[2]_i_4_n_0
    SLICE_X1Y17          LUT5 (Prop_lut5_I0_O)        0.124     7.689 r  U_UART_FIFO_TOP/u_UART_Rx/FSM_onehot_state[2]_i_2/O
                         net (fo=2, routed)           0.809     8.498    U_STOPWATCH_CU/FSM_onehot_state_reg[0]_1
    SLICE_X1Y16          LUT5 (Prop_lut5_I0_O)        0.154     8.652 r  U_STOPWATCH_CU/FSM_onehot_state[0]_i_1/O
                         net (fo=1, routed)           0.524     9.175    U_STOPWATCH_CU/FSM_onehot_state[0]_i_1_n_0
    SLICE_X1Y16          FDPE                                         r  U_STOPWATCH_CU/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=238, routed)         1.512    14.853    U_STOPWATCH_CU/clk_IBUF_BUFG
    SLICE_X1Y16          FDPE                                         r  U_STOPWATCH_CU/FSM_onehot_state_reg[0]/C
                         clock pessimism              0.274    15.127    
                         clock uncertainty           -0.035    15.092    
    SLICE_X1Y16          FDPE (Setup_fdpe_C_D)       -0.265    14.827    U_STOPWATCH_CU/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         14.827    
                         arrival time                          -9.175    
  -------------------------------------------------------------------
                         slack                                  5.652    

Slack (MET) :             5.659ns  (required time - arrival time)
  Source:                 U_STOPWATCH_DP/U_time_msec/count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_STOPWATCH_DP/U_time_msec/count_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.030ns  (logic 1.420ns (35.233%)  route 2.610ns (64.767%))
  Logic Levels:           4  (LUT2=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=238, routed)         1.633     5.154    U_STOPWATCH_DP/U_time_msec/clk_IBUF_BUFG
    SLICE_X4Y9           FDCE                                         r  U_STOPWATCH_DP/U_time_msec/count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y9           FDCE (Prop_fdce_C_Q)         0.456     5.610 f  U_STOPWATCH_DP/U_time_msec/count_reg_reg[1]/Q
                         net (fo=10, routed)          0.834     6.444    U_STOPWATCH_DP/U_time_msec/s_msec[1]
    SLICE_X4Y10          LUT2 (Prop_lut2_I0_O)        0.152     6.596 f  U_STOPWATCH_DP/U_time_msec/count_reg[5]_i_2__0/O
                         net (fo=2, routed)           0.297     6.893    U_STOPWATCH_DP/U_time_msec/count_reg[5]_i_2__0_n_0
    SLICE_X4Y10          LUT6 (Prop_lut6_I3_O)        0.332     7.225 f  U_STOPWATCH_DP/U_time_msec/tick_reg_i_2__0/O
                         net (fo=2, routed)           0.418     7.643    U_STOPWATCH_CU/count_reg_reg[0]
    SLICE_X5Y10          LUT2 (Prop_lut2_I1_O)        0.119     7.762 r  U_STOPWATCH_CU/count_reg[6]_i_3/O
                         net (fo=7, routed)           0.673     8.436    U_STOPWATCH_DP/U_time_msec/count_reg_reg[1]_0
    SLICE_X4Y10          LUT4 (Prop_lut4_I0_O)        0.361     8.797 r  U_STOPWATCH_DP/U_time_msec/count_reg[6]_i_2/O
                         net (fo=1, routed)           0.388     9.185    U_STOPWATCH_DP/U_time_msec/count_reg[6]_i_2_n_0
    SLICE_X4Y10          FDCE                                         r  U_STOPWATCH_DP/U_time_msec/count_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=238, routed)         1.515    14.856    U_STOPWATCH_DP/U_time_msec/clk_IBUF_BUFG
    SLICE_X4Y10          FDCE                                         r  U_STOPWATCH_DP/U_time_msec/count_reg_reg[6]/C
                         clock pessimism              0.273    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X4Y10          FDCE (Setup_fdce_C_D)       -0.250    14.844    U_STOPWATCH_DP/U_time_msec/count_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         14.844    
                         arrival time                          -9.185    
  -------------------------------------------------------------------
                         slack                                  5.659    

Slack (MET) :             5.660ns  (required time - arrival time)
  Source:                 U_STOPWATCH_DP/U_clk_div/count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_STOPWATCH_DP/U_clk_div/count_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.974ns  (logic 1.086ns (27.326%)  route 2.888ns (72.674%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=238, routed)         1.635     5.156    U_STOPWATCH_DP/U_clk_div/clk_IBUF_BUFG
    SLICE_X1Y11          FDCE                                         r  U_STOPWATCH_DP/U_clk_div/count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDCE (Prop_fdce_C_Q)         0.419     5.575 f  U_STOPWATCH_DP/U_clk_div/count_reg_reg[3]/Q
                         net (fo=2, routed)           0.875     6.450    U_STOPWATCH_DP/U_clk_div/count_reg_reg_n_0_[3]
    SLICE_X1Y11          LUT6 (Prop_lut6_I1_O)        0.299     6.749 f  U_STOPWATCH_DP/U_clk_div/count_reg[22]_i_10/O
                         net (fo=1, routed)           0.643     7.393    U_STOPWATCH_DP/U_clk_div/count_reg[22]_i_10_n_0
    SLICE_X1Y13          LUT6 (Prop_lut6_I3_O)        0.124     7.517 f  U_STOPWATCH_DP/U_clk_div/count_reg[22]_i_6/O
                         net (fo=1, routed)           0.289     7.806    U_STOPWATCH_DP/U_clk_div/count_reg[22]_i_6_n_0
    SLICE_X1Y14          LUT6 (Prop_lut6_I4_O)        0.124     7.930 f  U_STOPWATCH_DP/U_clk_div/count_reg[22]_i_3/O
                         net (fo=24, routed)          0.579     8.509    U_STOPWATCH_DP/U_clk_div/count_reg_reg[22]_0
    SLICE_X1Y11          LUT3 (Prop_lut3_I1_O)        0.120     8.629 r  U_STOPWATCH_DP/U_clk_div/count_reg[1]_i_1__2/O
                         net (fo=1, routed)           0.501     9.130    U_STOPWATCH_DP/U_clk_div/p_1_in[1]
    SLICE_X0Y11          FDCE                                         r  U_STOPWATCH_DP/U_clk_div/count_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=238, routed)         1.516    14.857    U_STOPWATCH_DP/U_clk_div/clk_IBUF_BUFG
    SLICE_X0Y11          FDCE                                         r  U_STOPWATCH_DP/U_clk_div/count_reg_reg[1]/C
                         clock pessimism              0.277    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X0Y11          FDCE (Setup_fdce_C_D)       -0.308    14.791    U_STOPWATCH_DP/U_clk_div/count_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         14.791    
                         arrival time                          -9.130    
  -------------------------------------------------------------------
                         slack                                  5.660    

Slack (MET) :             5.718ns  (required time - arrival time)
  Source:                 U_UART_FIFO_TOP/u_UART_Rx/tick_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART_FIFO_TOP/u_UART_Rx/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.162ns  (logic 1.180ns (28.353%)  route 2.982ns (71.647%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=238, routed)         1.620     5.141    U_UART_FIFO_TOP/u_UART_Rx/clk_IBUF_BUFG
    SLICE_X1Y23          FDCE                                         r  U_UART_FIFO_TOP/u_UART_Rx/tick_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y23          FDCE (Prop_fdce_C_Q)         0.456     5.597 r  U_UART_FIFO_TOP/u_UART_Rx/tick_count_reg_reg[0]/Q
                         net (fo=16, routed)          0.833     6.431    U_UART_FIFO_TOP/u_UART_Rx/tick_count_reg[0]
    SLICE_X3Y23          LUT6 (Prop_lut6_I1_O)        0.124     6.555 r  U_UART_FIFO_TOP/u_UART_Rx/tick_count_reg[4]_i_3/O
                         net (fo=3, routed)           0.868     7.423    U_UART_FIFO_TOP/u_UART_Rx/tick_count_reg[4]_i_3_n_0
    SLICE_X3Y22          LUT3 (Prop_lut3_I1_O)        0.150     7.573 r  U_UART_FIFO_TOP/u_UART_Rx/rx_done_reg_i_1__0/O
                         net (fo=2, routed)           0.455     8.028    U_UART_FIFO_TOP/u_UART_Rx/rx_done_reg_i_1__0_n_0
    SLICE_X3Y22          LUT6 (Prop_lut6_I0_O)        0.326     8.354 r  U_UART_FIFO_TOP/u_UART_Rx/FSM_sequential_state[1]_i_2__0/O
                         net (fo=2, routed)           0.440     8.794    U_UART_FIFO_TOP/u_UART_Rx/FSM_sequential_state[1]_i_2__0_n_0
    SLICE_X4Y23          LUT5 (Prop_lut5_I0_O)        0.124     8.918 r  U_UART_FIFO_TOP/u_UART_Rx/FSM_sequential_state[1]_i_1__0/O
                         net (fo=1, routed)           0.385     9.303    U_UART_FIFO_TOP/u_UART_Rx/FSM_sequential_state[1]_i_1__0_n_0
    SLICE_X4Y23          FDCE                                         r  U_UART_FIFO_TOP/u_UART_Rx/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=238, routed)         1.502    14.843    U_UART_FIFO_TOP/u_UART_Rx/clk_IBUF_BUFG
    SLICE_X4Y23          FDCE                                         r  U_UART_FIFO_TOP/u_UART_Rx/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X4Y23          FDCE (Setup_fdce_C_D)       -0.047    15.021    U_UART_FIFO_TOP/u_UART_Rx/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         15.021    
                         arrival time                          -9.303    
  -------------------------------------------------------------------
                         slack                                  5.718    

Slack (MET) :             5.905ns  (required time - arrival time)
  Source:                 U_UART_FIFO_TOP/u_UART_Rx/tick_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART_FIFO_TOP/u_UART_Rx/rx_data_reg_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.632ns  (logic 1.146ns (31.554%)  route 2.486ns (68.446%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=238, routed)         1.620     5.141    U_UART_FIFO_TOP/u_UART_Rx/clk_IBUF_BUFG
    SLICE_X2Y23          FDCE                                         r  U_UART_FIFO_TOP/u_UART_Rx/tick_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y23          FDCE (Prop_fdce_C_Q)         0.518     5.659 r  U_UART_FIFO_TOP/u_UART_Rx/tick_count_reg_reg[3]/Q
                         net (fo=7, routed)           0.911     6.571    U_UART_FIFO_TOP/u_UART_Rx/tick_count_reg[3]
    SLICE_X3Y23          LUT4 (Prop_lut4_I2_O)        0.152     6.723 f  U_UART_FIFO_TOP/u_UART_Rx/rx_data_reg[7]_i_3/O
                         net (fo=1, routed)           0.595     7.318    U_UART_FIFO_TOP/u_UART_Rx/rx_data_reg[7]_i_3_n_0
    SLICE_X3Y22          LUT4 (Prop_lut4_I0_O)        0.326     7.644 f  U_UART_FIFO_TOP/u_UART_Rx/rx_data_reg[7]_i_2/O
                         net (fo=9, routed)           0.597     8.241    U_UART_FIFO_TOP/u_UART_Rx/rx_data_reg[7]_i_2_n_0
    SLICE_X1Y22          LUT5 (Prop_lut5_I2_O)        0.150     8.391 r  U_UART_FIFO_TOP/u_UART_Rx/rx_data_reg[4]_i_1/O
                         net (fo=1, routed)           0.382     8.773    U_UART_FIFO_TOP/u_UART_Rx/rx_data_next[4]
    SLICE_X0Y22          FDCE                                         r  U_UART_FIFO_TOP/u_UART_Rx/rx_data_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=238, routed)         1.505    14.846    U_UART_FIFO_TOP/u_UART_Rx/clk_IBUF_BUFG
    SLICE_X0Y22          FDCE                                         r  U_UART_FIFO_TOP/u_UART_Rx/rx_data_reg_reg[4]/C
                         clock pessimism              0.274    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X0Y22          FDCE (Setup_fdce_C_CE)      -0.407    14.678    U_UART_FIFO_TOP/u_UART_Rx/rx_data_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         14.678    
                         arrival time                          -8.773    
  -------------------------------------------------------------------
                         slack                                  5.905    

Slack (MET) :             5.996ns  (required time - arrival time)
  Source:                 U_UART_FIFO_TOP/u_UART_Rx/tick_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART_FIFO_TOP/u_UART_Rx/rx_data_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.743ns  (logic 1.120ns (29.924%)  route 2.623ns (70.076%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=238, routed)         1.620     5.141    U_UART_FIFO_TOP/u_UART_Rx/clk_IBUF_BUFG
    SLICE_X2Y23          FDCE                                         r  U_UART_FIFO_TOP/u_UART_Rx/tick_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y23          FDCE (Prop_fdce_C_Q)         0.518     5.659 r  U_UART_FIFO_TOP/u_UART_Rx/tick_count_reg_reg[3]/Q
                         net (fo=7, routed)           0.911     6.571    U_UART_FIFO_TOP/u_UART_Rx/tick_count_reg[3]
    SLICE_X3Y23          LUT4 (Prop_lut4_I2_O)        0.152     6.723 f  U_UART_FIFO_TOP/u_UART_Rx/rx_data_reg[7]_i_3/O
                         net (fo=1, routed)           0.595     7.318    U_UART_FIFO_TOP/u_UART_Rx/rx_data_reg[7]_i_3_n_0
    SLICE_X3Y22          LUT4 (Prop_lut4_I0_O)        0.326     7.644 f  U_UART_FIFO_TOP/u_UART_Rx/rx_data_reg[7]_i_2/O
                         net (fo=9, routed)           0.597     8.241    U_UART_FIFO_TOP/u_UART_Rx/rx_data_reg[7]_i_2_n_0
    SLICE_X1Y22          LUT5 (Prop_lut5_I0_O)        0.124     8.365 r  U_UART_FIFO_TOP/u_UART_Rx/rx_data_reg[0]_i_1/O
                         net (fo=1, routed)           0.519     8.884    U_UART_FIFO_TOP/u_UART_Rx/rx_data_next[0]
    SLICE_X1Y22          FDCE                                         r  U_UART_FIFO_TOP/u_UART_Rx/rx_data_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=238, routed)         1.505    14.846    U_UART_FIFO_TOP/u_UART_Rx/clk_IBUF_BUFG
    SLICE_X1Y22          FDCE                                         r  U_UART_FIFO_TOP/u_UART_Rx/rx_data_reg_reg[0]/C
                         clock pessimism              0.274    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X1Y22          FDCE (Setup_fdce_C_CE)      -0.205    14.880    U_UART_FIFO_TOP/u_UART_Rx/rx_data_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         14.880    
                         arrival time                          -8.884    
  -------------------------------------------------------------------
                         slack                                  5.996    

Slack (MET) :             6.005ns  (required time - arrival time)
  Source:                 U_UART_FIFO_TOP/u_UART_Rx/tick_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART_FIFO_TOP/u_UART_Rx/rx_data_reg_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.528ns  (logic 1.115ns (31.604%)  route 2.413ns (68.396%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=238, routed)         1.620     5.141    U_UART_FIFO_TOP/u_UART_Rx/clk_IBUF_BUFG
    SLICE_X2Y23          FDCE                                         r  U_UART_FIFO_TOP/u_UART_Rx/tick_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y23          FDCE (Prop_fdce_C_Q)         0.518     5.659 r  U_UART_FIFO_TOP/u_UART_Rx/tick_count_reg_reg[3]/Q
                         net (fo=7, routed)           0.911     6.571    U_UART_FIFO_TOP/u_UART_Rx/tick_count_reg[3]
    SLICE_X3Y23          LUT4 (Prop_lut4_I2_O)        0.152     6.723 f  U_UART_FIFO_TOP/u_UART_Rx/rx_data_reg[7]_i_3/O
                         net (fo=1, routed)           0.595     7.318    U_UART_FIFO_TOP/u_UART_Rx/rx_data_reg[7]_i_3_n_0
    SLICE_X3Y22          LUT4 (Prop_lut4_I0_O)        0.326     7.644 f  U_UART_FIFO_TOP/u_UART_Rx/rx_data_reg[7]_i_2/O
                         net (fo=9, routed)           0.429     8.073    U_UART_FIFO_TOP/u_UART_Rx/rx_data_reg[7]_i_2_n_0
    SLICE_X1Y22          LUT5 (Prop_lut5_I2_O)        0.119     8.192 r  U_UART_FIFO_TOP/u_UART_Rx/rx_data_reg[7]_i_1/O
                         net (fo=1, routed)           0.478     8.669    U_UART_FIFO_TOP/u_UART_Rx/rx_data_next[7]
    SLICE_X1Y21          FDCE                                         r  U_UART_FIFO_TOP/u_UART_Rx/rx_data_reg_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=238, routed)         1.507    14.848    U_UART_FIFO_TOP/u_UART_Rx/clk_IBUF_BUFG
    SLICE_X1Y21          FDCE                                         r  U_UART_FIFO_TOP/u_UART_Rx/rx_data_reg_reg[7]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X1Y21          FDCE (Setup_fdce_C_CE)      -0.413    14.674    U_UART_FIFO_TOP/u_UART_Rx/rx_data_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         14.674    
                         arrival time                          -8.669    
  -------------------------------------------------------------------
                         slack                                  6.005    

Slack (MET) :             6.021ns  (required time - arrival time)
  Source:                 U_FND_CTRL/U_clk_divider/r_counter_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FND_CTRL/U_clk_divider/r_counter_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.946ns  (logic 1.090ns (27.621%)  route 2.856ns (72.379%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=238, routed)         1.631     5.152    U_FND_CTRL/U_clk_divider/clk_IBUF_BUFG
    SLICE_X7Y12          FDCE                                         r  U_FND_CTRL/U_clk_divider/r_counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y12          FDCE (Prop_fdce_C_Q)         0.419     5.571 r  U_FND_CTRL/U_clk_divider/r_counter_reg[12]/Q
                         net (fo=2, routed)           0.870     6.441    U_FND_CTRL/U_clk_divider/r_counter[12]
    SLICE_X7Y12          LUT4 (Prop_lut4_I0_O)        0.299     6.740 r  U_FND_CTRL/U_clk_divider/r_counter[16]_i_5/O
                         net (fo=1, routed)           0.645     7.386    U_FND_CTRL/U_clk_divider/r_counter[16]_i_5_n_0
    SLICE_X7Y11          LUT5 (Prop_lut5_I4_O)        0.124     7.510 r  U_FND_CTRL/U_clk_divider/r_counter[16]_i_4/O
                         net (fo=1, routed)           0.403     7.913    U_FND_CTRL/U_clk_divider/r_counter[16]_i_4_n_0
    SLICE_X7Y10          LUT6 (Prop_lut6_I5_O)        0.124     8.037 r  U_FND_CTRL/U_clk_divider/r_counter[16]_i_2/O
                         net (fo=17, routed)          0.938     8.974    U_FND_CTRL/U_clk_divider/r_counter[16]_i_2_n_0
    SLICE_X7Y13          LUT2 (Prop_lut2_I0_O)        0.124     9.098 r  U_FND_CTRL/U_clk_divider/r_counter[13]_i_1/O
                         net (fo=1, routed)           0.000     9.098    U_FND_CTRL/U_clk_divider/r_counter_0[13]
    SLICE_X7Y13          FDCE                                         r  U_FND_CTRL/U_clk_divider/r_counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=238, routed)         1.512    14.853    U_FND_CTRL/U_clk_divider/clk_IBUF_BUFG
    SLICE_X7Y13          FDCE                                         r  U_FND_CTRL/U_clk_divider/r_counter_reg[13]/C
                         clock pessimism              0.273    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X7Y13          FDCE (Setup_fdce_C_D)        0.029    15.120    U_FND_CTRL/U_clk_divider/r_counter_reg[13]
  -------------------------------------------------------------------
                         required time                         15.120    
                         arrival time                          -9.099    
  -------------------------------------------------------------------
                         slack                                  6.021    

Slack (MET) :             6.025ns  (required time - arrival time)
  Source:                 U_FND_CTRL/U_clk_divider/r_counter_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FND_CTRL/U_clk_divider/r_counter_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.944ns  (logic 1.090ns (27.635%)  route 2.854ns (72.365%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=238, routed)         1.631     5.152    U_FND_CTRL/U_clk_divider/clk_IBUF_BUFG
    SLICE_X7Y12          FDCE                                         r  U_FND_CTRL/U_clk_divider/r_counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y12          FDCE (Prop_fdce_C_Q)         0.419     5.571 r  U_FND_CTRL/U_clk_divider/r_counter_reg[12]/Q
                         net (fo=2, routed)           0.870     6.441    U_FND_CTRL/U_clk_divider/r_counter[12]
    SLICE_X7Y12          LUT4 (Prop_lut4_I0_O)        0.299     6.740 r  U_FND_CTRL/U_clk_divider/r_counter[16]_i_5/O
                         net (fo=1, routed)           0.645     7.386    U_FND_CTRL/U_clk_divider/r_counter[16]_i_5_n_0
    SLICE_X7Y11          LUT5 (Prop_lut5_I4_O)        0.124     7.510 r  U_FND_CTRL/U_clk_divider/r_counter[16]_i_4/O
                         net (fo=1, routed)           0.403     7.913    U_FND_CTRL/U_clk_divider/r_counter[16]_i_4_n_0
    SLICE_X7Y10          LUT6 (Prop_lut6_I5_O)        0.124     8.037 r  U_FND_CTRL/U_clk_divider/r_counter[16]_i_2/O
                         net (fo=17, routed)          0.936     8.972    U_FND_CTRL/U_clk_divider/r_counter[16]_i_2_n_0
    SLICE_X7Y13          LUT2 (Prop_lut2_I0_O)        0.124     9.096 r  U_FND_CTRL/U_clk_divider/r_counter[14]_i_1/O
                         net (fo=1, routed)           0.000     9.096    U_FND_CTRL/U_clk_divider/r_counter_0[14]
    SLICE_X7Y13          FDCE                                         r  U_FND_CTRL/U_clk_divider/r_counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=238, routed)         1.512    14.853    U_FND_CTRL/U_clk_divider/clk_IBUF_BUFG
    SLICE_X7Y13          FDCE                                         r  U_FND_CTRL/U_clk_divider/r_counter_reg[14]/C
                         clock pessimism              0.273    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X7Y13          FDCE (Setup_fdce_C_D)        0.031    15.122    U_FND_CTRL/U_clk_divider/r_counter_reg[14]
  -------------------------------------------------------------------
                         required time                         15.122    
                         arrival time                          -9.097    
  -------------------------------------------------------------------
                         slack                                  6.025    

Slack (MET) :             6.041ns  (required time - arrival time)
  Source:                 U_FND_CTRL/U_clk_divider/r_counter_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FND_CTRL/U_clk_divider/r_counter_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.972ns  (logic 1.116ns (28.095%)  route 2.856ns (71.905%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=238, routed)         1.631     5.152    U_FND_CTRL/U_clk_divider/clk_IBUF_BUFG
    SLICE_X7Y12          FDCE                                         r  U_FND_CTRL/U_clk_divider/r_counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y12          FDCE (Prop_fdce_C_Q)         0.419     5.571 r  U_FND_CTRL/U_clk_divider/r_counter_reg[12]/Q
                         net (fo=2, routed)           0.870     6.441    U_FND_CTRL/U_clk_divider/r_counter[12]
    SLICE_X7Y12          LUT4 (Prop_lut4_I0_O)        0.299     6.740 r  U_FND_CTRL/U_clk_divider/r_counter[16]_i_5/O
                         net (fo=1, routed)           0.645     7.386    U_FND_CTRL/U_clk_divider/r_counter[16]_i_5_n_0
    SLICE_X7Y11          LUT5 (Prop_lut5_I4_O)        0.124     7.510 r  U_FND_CTRL/U_clk_divider/r_counter[16]_i_4/O
                         net (fo=1, routed)           0.403     7.913    U_FND_CTRL/U_clk_divider/r_counter[16]_i_4_n_0
    SLICE_X7Y10          LUT6 (Prop_lut6_I5_O)        0.124     8.037 r  U_FND_CTRL/U_clk_divider/r_counter[16]_i_2/O
                         net (fo=17, routed)          0.938     8.974    U_FND_CTRL/U_clk_divider/r_counter[16]_i_2_n_0
    SLICE_X7Y13          LUT2 (Prop_lut2_I0_O)        0.150     9.124 r  U_FND_CTRL/U_clk_divider/r_counter[15]_i_1/O
                         net (fo=1, routed)           0.000     9.124    U_FND_CTRL/U_clk_divider/r_counter_0[15]
    SLICE_X7Y13          FDCE                                         r  U_FND_CTRL/U_clk_divider/r_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=238, routed)         1.512    14.853    U_FND_CTRL/U_clk_divider/clk_IBUF_BUFG
    SLICE_X7Y13          FDCE                                         r  U_FND_CTRL/U_clk_divider/r_counter_reg[15]/C
                         clock pessimism              0.273    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X7Y13          FDCE (Setup_fdce_C_D)        0.075    15.166    U_FND_CTRL/U_clk_divider/r_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         15.166    
                         arrival time                          -9.125    
  -------------------------------------------------------------------
                         slack                                  6.041    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 U_UART_FIFO_TOP/u_fifo_rx/u_ctrl_unit/wptr_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART_FIFO_TOP/u_fifo_rx/u_reg_file/mem_reg_0_15_6_7/RAMA/WADR3
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.141ns (42.463%)  route 0.191ns (57.537%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=238, routed)         0.587     1.470    U_UART_FIFO_TOP/u_fifo_rx/u_ctrl_unit/clk_IBUF_BUFG
    SLICE_X1Y19          FDCE                                         r  U_UART_FIFO_TOP/u_fifo_rx/u_ctrl_unit/wptr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y19          FDCE (Prop_fdce_C_Q)         0.141     1.611 r  U_UART_FIFO_TOP/u_fifo_rx/u_ctrl_unit/wptr_reg_reg[3]/Q
                         net (fo=18, routed)          0.191     1.802    U_UART_FIFO_TOP/u_fifo_rx/u_reg_file/mem_reg_0_15_6_7/ADDRD3
    SLICE_X2Y18          RAMD32                                       r  U_UART_FIFO_TOP/u_fifo_rx/u_reg_file/mem_reg_0_15_6_7/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=238, routed)         0.857     1.984    U_UART_FIFO_TOP/u_fifo_rx/u_reg_file/mem_reg_0_15_6_7/WCLK
    SLICE_X2Y18          RAMD32                                       r  U_UART_FIFO_TOP/u_fifo_rx/u_reg_file/mem_reg_0_15_6_7/RAMA/CLK
                         clock pessimism             -0.499     1.485    
    SLICE_X2Y18          RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.725    U_UART_FIFO_TOP/u_fifo_rx/u_reg_file/mem_reg_0_15_6_7/RAMA
  -------------------------------------------------------------------
                         required time                         -1.725    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 U_UART_FIFO_TOP/u_fifo_rx/u_ctrl_unit/wptr_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART_FIFO_TOP/u_fifo_rx/u_reg_file/mem_reg_0_15_6_7/RAMA_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.141ns (42.463%)  route 0.191ns (57.537%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=238, routed)         0.587     1.470    U_UART_FIFO_TOP/u_fifo_rx/u_ctrl_unit/clk_IBUF_BUFG
    SLICE_X1Y19          FDCE                                         r  U_UART_FIFO_TOP/u_fifo_rx/u_ctrl_unit/wptr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y19          FDCE (Prop_fdce_C_Q)         0.141     1.611 r  U_UART_FIFO_TOP/u_fifo_rx/u_ctrl_unit/wptr_reg_reg[3]/Q
                         net (fo=18, routed)          0.191     1.802    U_UART_FIFO_TOP/u_fifo_rx/u_reg_file/mem_reg_0_15_6_7/ADDRD3
    SLICE_X2Y18          RAMD32                                       r  U_UART_FIFO_TOP/u_fifo_rx/u_reg_file/mem_reg_0_15_6_7/RAMA_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=238, routed)         0.857     1.984    U_UART_FIFO_TOP/u_fifo_rx/u_reg_file/mem_reg_0_15_6_7/WCLK
    SLICE_X2Y18          RAMD32                                       r  U_UART_FIFO_TOP/u_fifo_rx/u_reg_file/mem_reg_0_15_6_7/RAMA_D1/CLK
                         clock pessimism             -0.499     1.485    
    SLICE_X2Y18          RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.725    U_UART_FIFO_TOP/u_fifo_rx/u_reg_file/mem_reg_0_15_6_7/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.725    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 U_UART_FIFO_TOP/u_fifo_rx/u_ctrl_unit/wptr_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART_FIFO_TOP/u_fifo_rx/u_reg_file/mem_reg_0_15_6_7/RAMB/WADR3
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.141ns (42.463%)  route 0.191ns (57.537%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=238, routed)         0.587     1.470    U_UART_FIFO_TOP/u_fifo_rx/u_ctrl_unit/clk_IBUF_BUFG
    SLICE_X1Y19          FDCE                                         r  U_UART_FIFO_TOP/u_fifo_rx/u_ctrl_unit/wptr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y19          FDCE (Prop_fdce_C_Q)         0.141     1.611 r  U_UART_FIFO_TOP/u_fifo_rx/u_ctrl_unit/wptr_reg_reg[3]/Q
                         net (fo=18, routed)          0.191     1.802    U_UART_FIFO_TOP/u_fifo_rx/u_reg_file/mem_reg_0_15_6_7/ADDRD3
    SLICE_X2Y18          RAMD32                                       r  U_UART_FIFO_TOP/u_fifo_rx/u_reg_file/mem_reg_0_15_6_7/RAMB/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=238, routed)         0.857     1.984    U_UART_FIFO_TOP/u_fifo_rx/u_reg_file/mem_reg_0_15_6_7/WCLK
    SLICE_X2Y18          RAMD32                                       r  U_UART_FIFO_TOP/u_fifo_rx/u_reg_file/mem_reg_0_15_6_7/RAMB/CLK
                         clock pessimism             -0.499     1.485    
    SLICE_X2Y18          RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.725    U_UART_FIFO_TOP/u_fifo_rx/u_reg_file/mem_reg_0_15_6_7/RAMB
  -------------------------------------------------------------------
                         required time                         -1.725    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 U_UART_FIFO_TOP/u_fifo_rx/u_ctrl_unit/wptr_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART_FIFO_TOP/u_fifo_rx/u_reg_file/mem_reg_0_15_6_7/RAMB_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.141ns (42.463%)  route 0.191ns (57.537%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=238, routed)         0.587     1.470    U_UART_FIFO_TOP/u_fifo_rx/u_ctrl_unit/clk_IBUF_BUFG
    SLICE_X1Y19          FDCE                                         r  U_UART_FIFO_TOP/u_fifo_rx/u_ctrl_unit/wptr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y19          FDCE (Prop_fdce_C_Q)         0.141     1.611 r  U_UART_FIFO_TOP/u_fifo_rx/u_ctrl_unit/wptr_reg_reg[3]/Q
                         net (fo=18, routed)          0.191     1.802    U_UART_FIFO_TOP/u_fifo_rx/u_reg_file/mem_reg_0_15_6_7/ADDRD3
    SLICE_X2Y18          RAMD32                                       r  U_UART_FIFO_TOP/u_fifo_rx/u_reg_file/mem_reg_0_15_6_7/RAMB_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=238, routed)         0.857     1.984    U_UART_FIFO_TOP/u_fifo_rx/u_reg_file/mem_reg_0_15_6_7/WCLK
    SLICE_X2Y18          RAMD32                                       r  U_UART_FIFO_TOP/u_fifo_rx/u_reg_file/mem_reg_0_15_6_7/RAMB_D1/CLK
                         clock pessimism             -0.499     1.485    
    SLICE_X2Y18          RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.725    U_UART_FIFO_TOP/u_fifo_rx/u_reg_file/mem_reg_0_15_6_7/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.725    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 U_UART_FIFO_TOP/u_fifo_rx/u_ctrl_unit/wptr_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART_FIFO_TOP/u_fifo_rx/u_reg_file/mem_reg_0_15_6_7/RAMC/WADR3
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.141ns (42.463%)  route 0.191ns (57.537%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=238, routed)         0.587     1.470    U_UART_FIFO_TOP/u_fifo_rx/u_ctrl_unit/clk_IBUF_BUFG
    SLICE_X1Y19          FDCE                                         r  U_UART_FIFO_TOP/u_fifo_rx/u_ctrl_unit/wptr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y19          FDCE (Prop_fdce_C_Q)         0.141     1.611 r  U_UART_FIFO_TOP/u_fifo_rx/u_ctrl_unit/wptr_reg_reg[3]/Q
                         net (fo=18, routed)          0.191     1.802    U_UART_FIFO_TOP/u_fifo_rx/u_reg_file/mem_reg_0_15_6_7/ADDRD3
    SLICE_X2Y18          RAMD32                                       r  U_UART_FIFO_TOP/u_fifo_rx/u_reg_file/mem_reg_0_15_6_7/RAMC/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=238, routed)         0.857     1.984    U_UART_FIFO_TOP/u_fifo_rx/u_reg_file/mem_reg_0_15_6_7/WCLK
    SLICE_X2Y18          RAMD32                                       r  U_UART_FIFO_TOP/u_fifo_rx/u_reg_file/mem_reg_0_15_6_7/RAMC/CLK
                         clock pessimism             -0.499     1.485    
    SLICE_X2Y18          RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.725    U_UART_FIFO_TOP/u_fifo_rx/u_reg_file/mem_reg_0_15_6_7/RAMC
  -------------------------------------------------------------------
                         required time                         -1.725    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 U_UART_FIFO_TOP/u_fifo_rx/u_ctrl_unit/wptr_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART_FIFO_TOP/u_fifo_rx/u_reg_file/mem_reg_0_15_6_7/RAMC_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.141ns (42.463%)  route 0.191ns (57.537%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=238, routed)         0.587     1.470    U_UART_FIFO_TOP/u_fifo_rx/u_ctrl_unit/clk_IBUF_BUFG
    SLICE_X1Y19          FDCE                                         r  U_UART_FIFO_TOP/u_fifo_rx/u_ctrl_unit/wptr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y19          FDCE (Prop_fdce_C_Q)         0.141     1.611 r  U_UART_FIFO_TOP/u_fifo_rx/u_ctrl_unit/wptr_reg_reg[3]/Q
                         net (fo=18, routed)          0.191     1.802    U_UART_FIFO_TOP/u_fifo_rx/u_reg_file/mem_reg_0_15_6_7/ADDRD3
    SLICE_X2Y18          RAMD32                                       r  U_UART_FIFO_TOP/u_fifo_rx/u_reg_file/mem_reg_0_15_6_7/RAMC_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=238, routed)         0.857     1.984    U_UART_FIFO_TOP/u_fifo_rx/u_reg_file/mem_reg_0_15_6_7/WCLK
    SLICE_X2Y18          RAMD32                                       r  U_UART_FIFO_TOP/u_fifo_rx/u_reg_file/mem_reg_0_15_6_7/RAMC_D1/CLK
                         clock pessimism             -0.499     1.485    
    SLICE_X2Y18          RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.725    U_UART_FIFO_TOP/u_fifo_rx/u_reg_file/mem_reg_0_15_6_7/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.725    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 U_UART_FIFO_TOP/u_fifo_rx/u_ctrl_unit/wptr_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART_FIFO_TOP/u_fifo_rx/u_reg_file/mem_reg_0_15_6_7/RAMD/ADR3
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.141ns (42.463%)  route 0.191ns (57.537%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=238, routed)         0.587     1.470    U_UART_FIFO_TOP/u_fifo_rx/u_ctrl_unit/clk_IBUF_BUFG
    SLICE_X1Y19          FDCE                                         r  U_UART_FIFO_TOP/u_fifo_rx/u_ctrl_unit/wptr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y19          FDCE (Prop_fdce_C_Q)         0.141     1.611 r  U_UART_FIFO_TOP/u_fifo_rx/u_ctrl_unit/wptr_reg_reg[3]/Q
                         net (fo=18, routed)          0.191     1.802    U_UART_FIFO_TOP/u_fifo_rx/u_reg_file/mem_reg_0_15_6_7/ADDRD3
    SLICE_X2Y18          RAMS32                                       r  U_UART_FIFO_TOP/u_fifo_rx/u_reg_file/mem_reg_0_15_6_7/RAMD/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=238, routed)         0.857     1.984    U_UART_FIFO_TOP/u_fifo_rx/u_reg_file/mem_reg_0_15_6_7/WCLK
    SLICE_X2Y18          RAMS32                                       r  U_UART_FIFO_TOP/u_fifo_rx/u_reg_file/mem_reg_0_15_6_7/RAMD/CLK
                         clock pessimism             -0.499     1.485    
    SLICE_X2Y18          RAMS32 (Hold_rams32_CLK_ADR3)
                                                      0.240     1.725    U_UART_FIFO_TOP/u_fifo_rx/u_reg_file/mem_reg_0_15_6_7/RAMD
  -------------------------------------------------------------------
                         required time                         -1.725    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 U_UART_FIFO_TOP/u_fifo_rx/u_ctrl_unit/wptr_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART_FIFO_TOP/u_fifo_rx/u_reg_file/mem_reg_0_15_6_7/RAMD_D1/ADR3
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.141ns (42.463%)  route 0.191ns (57.537%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=238, routed)         0.587     1.470    U_UART_FIFO_TOP/u_fifo_rx/u_ctrl_unit/clk_IBUF_BUFG
    SLICE_X1Y19          FDCE                                         r  U_UART_FIFO_TOP/u_fifo_rx/u_ctrl_unit/wptr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y19          FDCE (Prop_fdce_C_Q)         0.141     1.611 r  U_UART_FIFO_TOP/u_fifo_rx/u_ctrl_unit/wptr_reg_reg[3]/Q
                         net (fo=18, routed)          0.191     1.802    U_UART_FIFO_TOP/u_fifo_rx/u_reg_file/mem_reg_0_15_6_7/ADDRD3
    SLICE_X2Y18          RAMS32                                       r  U_UART_FIFO_TOP/u_fifo_rx/u_reg_file/mem_reg_0_15_6_7/RAMD_D1/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=238, routed)         0.857     1.984    U_UART_FIFO_TOP/u_fifo_rx/u_reg_file/mem_reg_0_15_6_7/WCLK
    SLICE_X2Y18          RAMS32                                       r  U_UART_FIFO_TOP/u_fifo_rx/u_reg_file/mem_reg_0_15_6_7/RAMD_D1/CLK
                         clock pessimism             -0.499     1.485    
    SLICE_X2Y18          RAMS32 (Hold_rams32_CLK_ADR3)
                                                      0.240     1.725    U_UART_FIFO_TOP/u_fifo_rx/u_reg_file/mem_reg_0_15_6_7/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.725    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 U_UART_FIFO_TOP/u_fifo_rx/u_ctrl_unit/wptr_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART_FIFO_TOP/u_fifo_rx/u_reg_file/mem_reg_0_15_6_7/RAMA/WADR2
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.141ns (39.213%)  route 0.219ns (60.787%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=238, routed)         0.587     1.470    U_UART_FIFO_TOP/u_fifo_rx/u_ctrl_unit/clk_IBUF_BUFG
    SLICE_X1Y19          FDCE                                         r  U_UART_FIFO_TOP/u_fifo_rx/u_ctrl_unit/wptr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y19          FDCE (Prop_fdce_C_Q)         0.141     1.611 r  U_UART_FIFO_TOP/u_fifo_rx/u_ctrl_unit/wptr_reg_reg[2]/Q
                         net (fo=20, routed)          0.219     1.830    U_UART_FIFO_TOP/u_fifo_rx/u_reg_file/mem_reg_0_15_6_7/ADDRD2
    SLICE_X2Y18          RAMD32                                       r  U_UART_FIFO_TOP/u_fifo_rx/u_reg_file/mem_reg_0_15_6_7/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=238, routed)         0.857     1.984    U_UART_FIFO_TOP/u_fifo_rx/u_reg_file/mem_reg_0_15_6_7/WCLK
    SLICE_X2Y18          RAMD32                                       r  U_UART_FIFO_TOP/u_fifo_rx/u_reg_file/mem_reg_0_15_6_7/RAMA/CLK
                         clock pessimism             -0.499     1.485    
    SLICE_X2Y18          RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.739    U_UART_FIFO_TOP/u_fifo_rx/u_reg_file/mem_reg_0_15_6_7/RAMA
  -------------------------------------------------------------------
                         required time                         -1.739    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 U_UART_FIFO_TOP/u_fifo_rx/u_ctrl_unit/wptr_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART_FIFO_TOP/u_fifo_rx/u_reg_file/mem_reg_0_15_6_7/RAMA_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.141ns (39.213%)  route 0.219ns (60.787%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=238, routed)         0.587     1.470    U_UART_FIFO_TOP/u_fifo_rx/u_ctrl_unit/clk_IBUF_BUFG
    SLICE_X1Y19          FDCE                                         r  U_UART_FIFO_TOP/u_fifo_rx/u_ctrl_unit/wptr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y19          FDCE (Prop_fdce_C_Q)         0.141     1.611 r  U_UART_FIFO_TOP/u_fifo_rx/u_ctrl_unit/wptr_reg_reg[2]/Q
                         net (fo=20, routed)          0.219     1.830    U_UART_FIFO_TOP/u_fifo_rx/u_reg_file/mem_reg_0_15_6_7/ADDRD2
    SLICE_X2Y18          RAMD32                                       r  U_UART_FIFO_TOP/u_fifo_rx/u_reg_file/mem_reg_0_15_6_7/RAMA_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=238, routed)         0.857     1.984    U_UART_FIFO_TOP/u_fifo_rx/u_reg_file/mem_reg_0_15_6_7/WCLK
    SLICE_X2Y18          RAMD32                                       r  U_UART_FIFO_TOP/u_fifo_rx/u_reg_file/mem_reg_0_15_6_7/RAMA_D1/CLK
                         clock pessimism             -0.499     1.485    
    SLICE_X2Y18          RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.739    U_UART_FIFO_TOP/u_fifo_rx/u_reg_file/mem_reg_0_15_6_7/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.739    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.091    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X1Y17    U_Btn_DB_CLEAR/prev_btn_reg/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X0Y16    U_Btn_DB_RUN/prev_btn_reg/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X0Y19    U_Btn_DB_RUN/prev_rx_done_reg/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X5Y10    U_FND_CTRL/U_clk_divider/r_clk_reg/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X7Y10    U_FND_CTRL/U_clk_divider/r_counter_reg[0]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X7Y12    U_FND_CTRL/U_clk_divider/r_counter_reg[10]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X7Y12    U_FND_CTRL/U_clk_divider/r_counter_reg[11]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X7Y12    U_FND_CTRL/U_clk_divider/r_counter_reg[12]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X7Y13    U_FND_CTRL/U_clk_divider/r_counter_reg[13]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y19    U_UART_FIFO_TOP/u_fifo_rx/u_reg_file/mem_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y19    U_UART_FIFO_TOP/u_fifo_rx/u_reg_file/mem_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y19    U_UART_FIFO_TOP/u_fifo_rx/u_reg_file/mem_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y19    U_UART_FIFO_TOP/u_fifo_rx/u_reg_file/mem_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y19    U_UART_FIFO_TOP/u_fifo_rx/u_reg_file/mem_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y18    U_UART_FIFO_TOP/u_fifo_rx/u_reg_file/mem_reg_0_15_6_7/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y18    U_UART_FIFO_TOP/u_fifo_rx/u_reg_file/mem_reg_0_15_6_7/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y18    U_UART_FIFO_TOP/u_fifo_rx/u_reg_file/mem_reg_0_15_6_7/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y20    U_UART_FIFO_TOP/u_fifo_tx/u_reg_file/mem_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y20    U_UART_FIFO_TOP/u_fifo_tx/u_reg_file/mem_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y19    U_UART_FIFO_TOP/u_fifo_rx/u_reg_file/mem_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y19    U_UART_FIFO_TOP/u_fifo_rx/u_reg_file/mem_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y19    U_UART_FIFO_TOP/u_fifo_rx/u_reg_file/mem_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y19    U_UART_FIFO_TOP/u_fifo_rx/u_reg_file/mem_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y19    U_UART_FIFO_TOP/u_fifo_rx/u_reg_file/mem_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y18    U_UART_FIFO_TOP/u_fifo_rx/u_reg_file/mem_reg_0_15_6_7/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y18    U_UART_FIFO_TOP/u_fifo_rx/u_reg_file/mem_reg_0_15_6_7/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y18    U_UART_FIFO_TOP/u_fifo_rx/u_reg_file/mem_reg_0_15_6_7/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y20    U_UART_FIFO_TOP/u_fifo_tx/u_reg_file/mem_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y20    U_UART_FIFO_TOP/u_fifo_tx/u_reg_file/mem_reg_0_15_6_7/RAMA_D1/CLK



