###############################################################
#  Generated by:      Cadence Encounter 11.10-p003_1
#  OS:                Linux x86_64(Host ID IT059116)
#  Generated on:      Sat Aug 23 11:42:31 2014
#  Design:            pads
#  Command:           defOut -floorplan pads-ioring.def
###############################################################
VERSION 5.7 ;
DIVIDERCHAR "/" ;
BUSBITCHARS "[]" ;
DESIGN pads ;
UNITS DISTANCE MICRONS 1000 ;

PROPERTYDEFINITIONS
    COMPONENTPIN designRuleWidth REAL ;
    DESIGN FE_CORE_BOX_LL_X REAL 276.640 ;
    DESIGN FE_CORE_BOX_UR_X REAL 2400.500 ;
    DESIGN FE_CORE_BOX_LL_Y REAL 276.640 ;
    DESIGN FE_CORE_BOX_UR_Y REAL 2716.000 ;
END PROPERTYDEFINITIONS

DIEAREA ( 0 0 ) ( 2450500 2995110 ) ;

ROW CORE_ROW_0 ams018hvSite 276640 276640 FS DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_1 ams018hvSite 276640 281680 N DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_2 ams018hvSite 276640 286720 FS DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_3 ams018hvSite 276640 291760 N DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_4 ams018hvSite 276640 296800 FS DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_5 ams018hvSite 276640 301840 N DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_6 ams018hvSite 276640 306880 FS DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_7 ams018hvSite 276640 311920 N DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_8 ams018hvSite 276640 316960 FS DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_9 ams018hvSite 276640 322000 N DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_10 ams018hvSite 276640 327040 FS DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_11 ams018hvSite 276640 332080 N DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_12 ams018hvSite 276640 337120 FS DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_13 ams018hvSite 276640 342160 N DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_14 ams018hvSite 276640 347200 FS DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_15 ams018hvSite 276640 352240 N DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_16 ams018hvSite 276640 357280 FS DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_17 ams018hvSite 276640 362320 N DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_18 ams018hvSite 276640 367360 FS DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_19 ams018hvSite 276640 372400 N DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_20 ams018hvSite 276640 377440 FS DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_21 ams018hvSite 276640 382480 N DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_22 ams018hvSite 276640 387520 FS DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_23 ams018hvSite 276640 392560 N DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_24 ams018hvSite 276640 397600 FS DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_25 ams018hvSite 276640 402640 N DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_26 ams018hvSite 276640 407680 FS DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_27 ams018hvSite 276640 412720 N DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_28 ams018hvSite 276640 417760 FS DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_29 ams018hvSite 276640 422800 N DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_30 ams018hvSite 276640 427840 FS DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_31 ams018hvSite 276640 432880 N DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_32 ams018hvSite 276640 437920 FS DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_33 ams018hvSite 276640 442960 N DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_34 ams018hvSite 276640 448000 FS DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_35 ams018hvSite 276640 453040 N DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_36 ams018hvSite 276640 458080 FS DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_37 ams018hvSite 276640 463120 N DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_38 ams018hvSite 276640 468160 FS DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_39 ams018hvSite 276640 473200 N DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_40 ams018hvSite 276640 478240 FS DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_41 ams018hvSite 276640 483280 N DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_42 ams018hvSite 276640 488320 FS DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_43 ams018hvSite 276640 493360 N DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_44 ams018hvSite 276640 498400 FS DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_45 ams018hvSite 276640 503440 N DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_46 ams018hvSite 276640 508480 FS DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_47 ams018hvSite 276640 513520 N DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_48 ams018hvSite 276640 518560 FS DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_49 ams018hvSite 276640 523600 N DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_50 ams018hvSite 276640 528640 FS DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_51 ams018hvSite 276640 533680 N DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_52 ams018hvSite 276640 538720 FS DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_53 ams018hvSite 276640 543760 N DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_54 ams018hvSite 276640 548800 FS DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_55 ams018hvSite 276640 553840 N DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_56 ams018hvSite 276640 558880 FS DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_57 ams018hvSite 276640 563920 N DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_58 ams018hvSite 276640 568960 FS DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_59 ams018hvSite 276640 574000 N DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_60 ams018hvSite 276640 579040 FS DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_61 ams018hvSite 276640 584080 N DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_62 ams018hvSite 276640 589120 FS DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_63 ams018hvSite 276640 594160 N DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_64 ams018hvSite 276640 599200 FS DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_65 ams018hvSite 276640 604240 N DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_66 ams018hvSite 276640 609280 FS DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_67 ams018hvSite 276640 614320 N DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_68 ams018hvSite 276640 619360 FS DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_69 ams018hvSite 276640 624400 N DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_70 ams018hvSite 276640 629440 FS DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_71 ams018hvSite 276640 634480 N DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_72 ams018hvSite 276640 639520 FS DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_73 ams018hvSite 276640 644560 N DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_74 ams018hvSite 276640 649600 FS DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_75 ams018hvSite 276640 654640 N DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_76 ams018hvSite 276640 659680 FS DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_77 ams018hvSite 276640 664720 N DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_78 ams018hvSite 276640 669760 FS DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_79 ams018hvSite 276640 674800 N DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_80 ams018hvSite 276640 679840 FS DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_81 ams018hvSite 276640 684880 N DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_82 ams018hvSite 276640 689920 FS DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_83 ams018hvSite 276640 694960 N DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_84 ams018hvSite 276640 700000 FS DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_85 ams018hvSite 276640 705040 N DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_86 ams018hvSite 276640 710080 FS DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_87 ams018hvSite 276640 715120 N DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_88 ams018hvSite 276640 720160 FS DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_89 ams018hvSite 276640 725200 N DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_90 ams018hvSite 276640 730240 FS DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_91 ams018hvSite 276640 735280 N DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_92 ams018hvSite 276640 740320 FS DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_93 ams018hvSite 276640 745360 N DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_94 ams018hvSite 276640 750400 FS DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_95 ams018hvSite 276640 755440 N DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_96 ams018hvSite 276640 760480 FS DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_97 ams018hvSite 276640 765520 N DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_98 ams018hvSite 276640 770560 FS DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_99 ams018hvSite 276640 775600 N DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_100 ams018hvSite 276640 780640 FS DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_101 ams018hvSite 276640 785680 N DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_102 ams018hvSite 276640 790720 FS DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_103 ams018hvSite 276640 795760 N DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_104 ams018hvSite 276640 800800 FS DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_105 ams018hvSite 276640 805840 N DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_106 ams018hvSite 276640 810880 FS DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_107 ams018hvSite 276640 815920 N DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_108 ams018hvSite 276640 820960 FS DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_109 ams018hvSite 276640 826000 N DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_110 ams018hvSite 276640 831040 FS DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_111 ams018hvSite 276640 836080 N DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_112 ams018hvSite 276640 841120 FS DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_113 ams018hvSite 276640 846160 N DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_114 ams018hvSite 276640 851200 FS DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_115 ams018hvSite 276640 856240 N DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_116 ams018hvSite 276640 861280 FS DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_117 ams018hvSite 276640 866320 N DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_118 ams018hvSite 276640 871360 FS DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_119 ams018hvSite 276640 876400 N DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_120 ams018hvSite 276640 881440 FS DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_121 ams018hvSite 276640 886480 N DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_122 ams018hvSite 276640 891520 FS DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_123 ams018hvSite 276640 896560 N DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_124 ams018hvSite 276640 901600 FS DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_125 ams018hvSite 276640 906640 N DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_126 ams018hvSite 276640 911680 FS DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_127 ams018hvSite 276640 916720 N DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_128 ams018hvSite 276640 921760 FS DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_129 ams018hvSite 276640 926800 N DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_130 ams018hvSite 276640 931840 FS DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_131 ams018hvSite 276640 936880 N DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_132 ams018hvSite 276640 941920 FS DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_133 ams018hvSite 276640 946960 N DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_134 ams018hvSite 276640 952000 FS DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_135 ams018hvSite 276640 957040 N DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_136 ams018hvSite 276640 962080 FS DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_137 ams018hvSite 276640 967120 N DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_138 ams018hvSite 276640 972160 FS DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_139 ams018hvSite 276640 977200 N DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_140 ams018hvSite 276640 982240 FS DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_141 ams018hvSite 276640 987280 N DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_142 ams018hvSite 276640 992320 FS DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_143 ams018hvSite 276640 997360 N DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_144 ams018hvSite 276640 1002400 FS DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_145 ams018hvSite 276640 1007440 N DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_146 ams018hvSite 276640 1012480 FS DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_147 ams018hvSite 276640 1017520 N DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_148 ams018hvSite 276640 1022560 FS DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_149 ams018hvSite 276640 1027600 N DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_150 ams018hvSite 276640 1032640 FS DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_151 ams018hvSite 276640 1037680 N DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_152 ams018hvSite 276640 1042720 FS DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_153 ams018hvSite 276640 1047760 N DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_154 ams018hvSite 276640 1052800 FS DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_155 ams018hvSite 276640 1057840 N DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_156 ams018hvSite 276640 1062880 FS DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_157 ams018hvSite 276640 1067920 N DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_158 ams018hvSite 276640 1072960 FS DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_159 ams018hvSite 276640 1078000 N DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_160 ams018hvSite 276640 1083040 FS DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_161 ams018hvSite 276640 1088080 N DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_162 ams018hvSite 276640 1093120 FS DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_163 ams018hvSite 276640 1098160 N DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_164 ams018hvSite 276640 1103200 FS DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_165 ams018hvSite 276640 1108240 N DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_166 ams018hvSite 276640 1113280 FS DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_167 ams018hvSite 276640 1118320 N DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_168 ams018hvSite 276640 1123360 FS DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_169 ams018hvSite 276640 1128400 N DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_170 ams018hvSite 276640 1133440 FS DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_171 ams018hvSite 276640 1138480 N DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_172 ams018hvSite 276640 1143520 FS DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_173 ams018hvSite 276640 1148560 N DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_174 ams018hvSite 276640 1153600 FS DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_175 ams018hvSite 276640 1158640 N DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_176 ams018hvSite 276640 1163680 FS DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_177 ams018hvSite 276640 1168720 N DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_178 ams018hvSite 276640 1173760 FS DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_179 ams018hvSite 276640 1178800 N DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_180 ams018hvSite 276640 1183840 FS DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_181 ams018hvSite 276640 1188880 N DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_182 ams018hvSite 276640 1193920 FS DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_183 ams018hvSite 276640 1198960 N DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_184 ams018hvSite 276640 1204000 FS DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_185 ams018hvSite 276640 1209040 N DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_186 ams018hvSite 276640 1214080 FS DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_187 ams018hvSite 276640 1219120 N DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_188 ams018hvSite 276640 1224160 FS DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_189 ams018hvSite 276640 1229200 N DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_190 ams018hvSite 276640 1234240 FS DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_191 ams018hvSite 276640 1239280 N DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_192 ams018hvSite 276640 1244320 FS DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_193 ams018hvSite 276640 1249360 N DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_194 ams018hvSite 276640 1254400 FS DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_195 ams018hvSite 276640 1259440 N DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_196 ams018hvSite 276640 1264480 FS DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_197 ams018hvSite 276640 1269520 N DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_198 ams018hvSite 276640 1274560 FS DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_199 ams018hvSite 276640 1279600 N DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_200 ams018hvSite 276640 1284640 FS DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_201 ams018hvSite 276640 1289680 N DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_202 ams018hvSite 276640 1294720 FS DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_203 ams018hvSite 276640 1299760 N DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_204 ams018hvSite 276640 1304800 FS DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_205 ams018hvSite 276640 1309840 N DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_206 ams018hvSite 276640 1314880 FS DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_207 ams018hvSite 276640 1319920 N DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_208 ams018hvSite 276640 1324960 FS DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_209 ams018hvSite 276640 1330000 N DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_210 ams018hvSite 276640 1335040 FS DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_211 ams018hvSite 276640 1340080 N DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_212 ams018hvSite 276640 1345120 FS DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_213 ams018hvSite 276640 1350160 N DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_214 ams018hvSite 276640 1355200 FS DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_215 ams018hvSite 276640 1360240 N DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_216 ams018hvSite 276640 1365280 FS DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_217 ams018hvSite 276640 1370320 N DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_218 ams018hvSite 276640 1375360 FS DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_219 ams018hvSite 276640 1380400 N DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_220 ams018hvSite 276640 1385440 FS DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_221 ams018hvSite 276640 1390480 N DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_222 ams018hvSite 276640 1395520 FS DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_223 ams018hvSite 276640 1400560 N DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_224 ams018hvSite 276640 1405600 FS DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_225 ams018hvSite 276640 1410640 N DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_226 ams018hvSite 276640 1415680 FS DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_227 ams018hvSite 276640 1420720 N DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_228 ams018hvSite 276640 1425760 FS DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_229 ams018hvSite 276640 1430800 N DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_230 ams018hvSite 276640 1435840 FS DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_231 ams018hvSite 276640 1440880 N DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_232 ams018hvSite 276640 1445920 FS DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_233 ams018hvSite 276640 1450960 N DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_234 ams018hvSite 276640 1456000 FS DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_235 ams018hvSite 276640 1461040 N DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_236 ams018hvSite 276640 1466080 FS DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_237 ams018hvSite 276640 1471120 N DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_238 ams018hvSite 276640 1476160 FS DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_239 ams018hvSite 276640 1481200 N DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_240 ams018hvSite 276640 1486240 FS DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_241 ams018hvSite 276640 1491280 N DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_242 ams018hvSite 276640 1496320 FS DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_243 ams018hvSite 276640 1501360 N DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_244 ams018hvSite 276640 1506400 FS DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_245 ams018hvSite 276640 1511440 N DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_246 ams018hvSite 276640 1516480 FS DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_247 ams018hvSite 276640 1521520 N DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_248 ams018hvSite 276640 1526560 FS DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_249 ams018hvSite 276640 1531600 N DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_250 ams018hvSite 276640 1536640 FS DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_251 ams018hvSite 276640 1541680 N DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_252 ams018hvSite 276640 1546720 FS DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_253 ams018hvSite 276640 1551760 N DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_254 ams018hvSite 276640 1556800 FS DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_255 ams018hvSite 276640 1561840 N DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_256 ams018hvSite 276640 1566880 FS DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_257 ams018hvSite 276640 1571920 N DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_258 ams018hvSite 276640 1576960 FS DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_259 ams018hvSite 276640 1582000 N DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_260 ams018hvSite 276640 1587040 FS DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_261 ams018hvSite 276640 1592080 N DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_262 ams018hvSite 276640 1597120 FS DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_263 ams018hvSite 276640 1602160 N DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_264 ams018hvSite 276640 1607200 FS DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_265 ams018hvSite 276640 1612240 N DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_266 ams018hvSite 276640 1617280 FS DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_267 ams018hvSite 276640 1622320 N DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_268 ams018hvSite 276640 1627360 FS DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_269 ams018hvSite 276640 1632400 N DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_270 ams018hvSite 276640 1637440 FS DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_271 ams018hvSite 276640 1642480 N DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_272 ams018hvSite 276640 1647520 FS DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_273 ams018hvSite 276640 1652560 N DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_274 ams018hvSite 276640 1657600 FS DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_275 ams018hvSite 276640 1662640 N DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_276 ams018hvSite 276640 1667680 FS DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_277 ams018hvSite 276640 1672720 N DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_278 ams018hvSite 276640 1677760 FS DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_279 ams018hvSite 276640 1682800 N DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_280 ams018hvSite 276640 1687840 FS DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_281 ams018hvSite 276640 1692880 N DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_282 ams018hvSite 276640 1697920 FS DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_283 ams018hvSite 276640 1702960 N DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_284 ams018hvSite 276640 1708000 FS DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_285 ams018hvSite 276640 1713040 N DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_286 ams018hvSite 276640 1718080 FS DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_287 ams018hvSite 276640 1723120 N DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_288 ams018hvSite 276640 1728160 FS DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_289 ams018hvSite 276640 1733200 N DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_290 ams018hvSite 276640 1738240 FS DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_291 ams018hvSite 276640 1743280 N DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_292 ams018hvSite 276640 1748320 FS DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_293 ams018hvSite 276640 1753360 N DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_294 ams018hvSite 276640 1758400 FS DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_295 ams018hvSite 276640 1763440 N DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_296 ams018hvSite 276640 1768480 FS DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_297 ams018hvSite 276640 1773520 N DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_298 ams018hvSite 276640 1778560 FS DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_299 ams018hvSite 276640 1783600 N DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_300 ams018hvSite 276640 1788640 FS DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_301 ams018hvSite 276640 1793680 N DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_302 ams018hvSite 276640 1798720 FS DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_303 ams018hvSite 276640 1803760 N DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_304 ams018hvSite 276640 1808800 FS DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_305 ams018hvSite 276640 1813840 N DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_306 ams018hvSite 276640 1818880 FS DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_307 ams018hvSite 276640 1823920 N DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_308 ams018hvSite 276640 1828960 FS DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_309 ams018hvSite 276640 1834000 N DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_310 ams018hvSite 276640 1839040 FS DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_311 ams018hvSite 276640 1844080 N DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_312 ams018hvSite 276640 1849120 FS DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_313 ams018hvSite 276640 1854160 N DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_314 ams018hvSite 276640 1859200 FS DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_315 ams018hvSite 276640 1864240 N DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_316 ams018hvSite 276640 1869280 FS DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_317 ams018hvSite 276640 1874320 N DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_318 ams018hvSite 276640 1879360 FS DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_319 ams018hvSite 276640 1884400 N DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_320 ams018hvSite 276640 1889440 FS DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_321 ams018hvSite 276640 1894480 N DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_322 ams018hvSite 276640 1899520 FS DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_323 ams018hvSite 276640 1904560 N DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_324 ams018hvSite 276640 1909600 FS DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_325 ams018hvSite 276640 1914640 N DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_326 ams018hvSite 276640 1919680 FS DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_327 ams018hvSite 276640 1924720 N DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_328 ams018hvSite 276640 1929760 FS DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_329 ams018hvSite 276640 1934800 N DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_330 ams018hvSite 276640 1939840 FS DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_331 ams018hvSite 276640 1944880 N DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_332 ams018hvSite 276640 1949920 FS DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_333 ams018hvSite 276640 1954960 N DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_334 ams018hvSite 276640 1960000 FS DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_335 ams018hvSite 276640 1965040 N DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_336 ams018hvSite 276640 1970080 FS DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_337 ams018hvSite 276640 1975120 N DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_338 ams018hvSite 276640 1980160 FS DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_339 ams018hvSite 276640 1985200 N DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_340 ams018hvSite 276640 1990240 FS DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_341 ams018hvSite 276640 1995280 N DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_342 ams018hvSite 276640 2000320 FS DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_343 ams018hvSite 276640 2005360 N DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_344 ams018hvSite 276640 2010400 FS DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_345 ams018hvSite 276640 2015440 N DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_346 ams018hvSite 276640 2020480 FS DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_347 ams018hvSite 276640 2025520 N DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_348 ams018hvSite 276640 2030560 FS DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_349 ams018hvSite 276640 2035600 N DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_350 ams018hvSite 276640 2040640 FS DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_351 ams018hvSite 276640 2045680 N DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_352 ams018hvSite 276640 2050720 FS DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_353 ams018hvSite 276640 2055760 N DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_354 ams018hvSite 276640 2060800 FS DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_355 ams018hvSite 276640 2065840 N DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_356 ams018hvSite 276640 2070880 FS DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_357 ams018hvSite 276640 2075920 N DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_358 ams018hvSite 276640 2080960 FS DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_359 ams018hvSite 276640 2086000 N DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_360 ams018hvSite 276640 2091040 FS DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_361 ams018hvSite 276640 2096080 N DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_362 ams018hvSite 276640 2101120 FS DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_363 ams018hvSite 276640 2106160 N DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_364 ams018hvSite 276640 2111200 FS DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_365 ams018hvSite 276640 2116240 N DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_366 ams018hvSite 276640 2121280 FS DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_367 ams018hvSite 276640 2126320 N DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_368 ams018hvSite 276640 2131360 FS DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_369 ams018hvSite 276640 2136400 N DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_370 ams018hvSite 276640 2141440 FS DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_371 ams018hvSite 276640 2146480 N DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_372 ams018hvSite 276640 2151520 FS DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_373 ams018hvSite 276640 2156560 N DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_374 ams018hvSite 276640 2161600 FS DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_375 ams018hvSite 276640 2166640 N DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_376 ams018hvSite 276640 2171680 FS DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_377 ams018hvSite 276640 2176720 N DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_378 ams018hvSite 276640 2181760 FS DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_379 ams018hvSite 276640 2186800 N DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_380 ams018hvSite 276640 2191840 FS DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_381 ams018hvSite 276640 2196880 N DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_382 ams018hvSite 276640 2201920 FS DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_383 ams018hvSite 276640 2206960 N DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_384 ams018hvSite 276640 2212000 FS DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_385 ams018hvSite 276640 2217040 N DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_386 ams018hvSite 276640 2222080 FS DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_387 ams018hvSite 276640 2227120 N DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_388 ams018hvSite 276640 2232160 FS DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_389 ams018hvSite 276640 2237200 N DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_390 ams018hvSite 276640 2242240 FS DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_391 ams018hvSite 276640 2247280 N DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_392 ams018hvSite 276640 2252320 FS DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_393 ams018hvSite 276640 2257360 N DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_394 ams018hvSite 276640 2262400 FS DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_395 ams018hvSite 276640 2267440 N DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_396 ams018hvSite 276640 2272480 FS DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_397 ams018hvSite 276640 2277520 N DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_398 ams018hvSite 276640 2282560 FS DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_399 ams018hvSite 276640 2287600 N DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_400 ams018hvSite 276640 2292640 FS DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_401 ams018hvSite 276640 2297680 N DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_402 ams018hvSite 276640 2302720 FS DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_403 ams018hvSite 276640 2307760 N DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_404 ams018hvSite 276640 2312800 FS DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_405 ams018hvSite 276640 2317840 N DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_406 ams018hvSite 276640 2322880 FS DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_407 ams018hvSite 276640 2327920 N DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_408 ams018hvSite 276640 2332960 FS DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_409 ams018hvSite 276640 2338000 N DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_410 ams018hvSite 276640 2343040 FS DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_411 ams018hvSite 276640 2348080 N DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_412 ams018hvSite 276640 2353120 FS DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_413 ams018hvSite 276640 2358160 N DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_414 ams018hvSite 276640 2363200 FS DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_415 ams018hvSite 276640 2368240 N DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_416 ams018hvSite 276640 2373280 FS DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_417 ams018hvSite 276640 2378320 N DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_418 ams018hvSite 276640 2383360 FS DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_419 ams018hvSite 276640 2388400 N DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_420 ams018hvSite 276640 2393440 FS DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_421 ams018hvSite 276640 2398480 N DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_422 ams018hvSite 276640 2403520 FS DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_423 ams018hvSite 276640 2408560 N DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_424 ams018hvSite 276640 2413600 FS DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_425 ams018hvSite 276640 2418640 N DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_426 ams018hvSite 276640 2423680 FS DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_427 ams018hvSite 276640 2428720 N DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_428 ams018hvSite 276640 2433760 FS DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_429 ams018hvSite 276640 2438800 N DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_430 ams018hvSite 276640 2443840 FS DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_431 ams018hvSite 276640 2448880 N DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_432 ams018hvSite 276640 2453920 FS DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_433 ams018hvSite 276640 2458960 N DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_434 ams018hvSite 276640 2464000 FS DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_435 ams018hvSite 276640 2469040 N DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_436 ams018hvSite 276640 2474080 FS DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_437 ams018hvSite 276640 2479120 N DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_438 ams018hvSite 276640 2484160 FS DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_439 ams018hvSite 276640 2489200 N DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_440 ams018hvSite 276640 2494240 FS DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_441 ams018hvSite 276640 2499280 N DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_442 ams018hvSite 276640 2504320 FS DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_443 ams018hvSite 276640 2509360 N DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_444 ams018hvSite 276640 2514400 FS DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_445 ams018hvSite 276640 2519440 N DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_446 ams018hvSite 276640 2524480 FS DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_447 ams018hvSite 276640 2529520 N DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_448 ams018hvSite 276640 2534560 FS DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_449 ams018hvSite 276640 2539600 N DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_450 ams018hvSite 276640 2544640 FS DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_451 ams018hvSite 276640 2549680 N DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_452 ams018hvSite 276640 2554720 FS DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_453 ams018hvSite 276640 2559760 N DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_454 ams018hvSite 276640 2564800 FS DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_455 ams018hvSite 276640 2569840 N DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_456 ams018hvSite 276640 2574880 FS DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_457 ams018hvSite 276640 2579920 N DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_458 ams018hvSite 276640 2584960 FS DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_459 ams018hvSite 276640 2590000 N DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_460 ams018hvSite 276640 2595040 FS DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_461 ams018hvSite 276640 2600080 N DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_462 ams018hvSite 276640 2605120 FS DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_463 ams018hvSite 276640 2610160 N DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_464 ams018hvSite 276640 2615200 FS DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_465 ams018hvSite 276640 2620240 N DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_466 ams018hvSite 276640 2625280 FS DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_467 ams018hvSite 276640 2630320 N DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_468 ams018hvSite 276640 2635360 FS DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_469 ams018hvSite 276640 2640400 N DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_470 ams018hvSite 276640 2645440 FS DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_471 ams018hvSite 276640 2650480 N DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_472 ams018hvSite 276640 2655520 FS DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_473 ams018hvSite 276640 2660560 N DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_474 ams018hvSite 276640 2665600 FS DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_475 ams018hvSite 276640 2670640 N DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_476 ams018hvSite 276640 2675680 FS DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_477 ams018hvSite 276640 2680720 N DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_478 ams018hvSite 276640 2685760 FS DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_479 ams018hvSite 276640 2690800 N DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_480 ams018hvSite 276640 2695840 FS DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_481 ams018hvSite 276640 2700880 N DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_482 ams018hvSite 276640 2705920 FS DO 3792 BY 1 STEP 560 0
 ;
ROW CORE_ROW_483 ams018hvSite 276640 2710960 N DO 3792 BY 1 STEP 560 0
 ;

TRACKS Y 420 DO 5348 STEP 560 LAYER AM ;
TRACKS X 7140 DO 250 STEP 9800 LAYER AM ;
TRACKS X 280 DO 4376 STEP 560 LAYER MT ;
TRACKS Y 280 DO 5348 STEP 560 LAYER MT ;
TRACKS Y 280 DO 5348 STEP 560 LAYER M4 ;
TRACKS X 280 DO 4376 STEP 560 LAYER M4 ;
TRACKS X 280 DO 4376 STEP 560 LAYER M3 ;
TRACKS Y 280 DO 5348 STEP 560 LAYER M3 ;
TRACKS Y 280 DO 5348 STEP 560 LAYER M2 ;
TRACKS X 280 DO 4376 STEP 560 LAYER M2 ;
TRACKS X 280 DO 4376 STEP 560 LAYER M1 ;
TRACKS Y 280 DO 5348 STEP 560 LAYER M1 ;

GCELLGRID X 2447480 DO 2 STEP 3020 ;
GCELLGRID X 280 DO 438 STEP 5600 ;
GCELLGRID X 0 DO 2 STEP 280 ;
GCELLGRID Y 2990680 DO 2 STEP 4430 ;
GCELLGRID Y 280 DO 535 STEP 5600 ;
GCELLGRID Y 0 DO 2 STEP 280 ;

COMPONENTS 296 ;
- CORNER_TL CORNER_HV + SOURCE DIST + FIXED ( 0 2768500 ) E
 ;
- CORNER_BL CORNER_HV + SOURCE DIST + FIXED ( 0 0 ) N
 ;
- porGen PORGEN_1V8_HV + SOURCE DIST + FIXED ( 0 1736290 ) E
 ;
- vddCore_0 VDDPAD1V8_CORE_HV + SOURCE DIST + FIXED ( 1329200 2768500 ) S
 ;
- vddAll VDDPAD1V8ALL_HV + SOURCE DIST + FIXED ( 1512400 2768500 ) S
 ;
- gndCore_1 GNDPAD1V8_CORE_HV + SOURCE DIST + FIXED ( 1126510 0 ) N
 ;
- gndAll GNDPAD1V8ALL_HV + SOURCE DIST + FIXED ( 1485110 0 ) N
 ;
- avss VSUB1V8_HV + SOURCE DIST + FIXED ( 1664410 0 ) N
 ;
- vref_ext APRIO1V8_1k4_HV + SOURCE DIST + FIXED ( 1843710 0 ) N
 ;
- vco_control APRIO1V8_1k4_HV + SOURCE DIST + FIXED ( 2023010 0 ) N
 ;
- btm_powercut_0 PWRCUT_DXS_HV + SOURCE DIST + FIXED ( 2202310 0 ) N
 ;
- avdd VDDPAD5V_CORE_HV + SOURCE DIST + FIXED ( 2362000 0 ) N
 ;
- pfill_W_0 PERI_SPACER_100_HV + SOURCE DIST + PLACED ( 0 318500 ) E
 ;
- pfill_W_1 PERI_SPACER_100_HV + SOURCE DIST + PLACED ( 0 569550 ) E
 ;
- pfill_W_2 PERI_SPACER_100_HV + SOURCE DIST + PLACED ( 0 820600 ) E
 ;
- pfill_W_3 PERI_SPACER_100_HV + SOURCE DIST + PLACED ( 0 1071650 ) E
 ;
- pfill_W_4 PERI_SPACER_100_HV + SOURCE DIST + PLACED ( 0 1322700 ) E
 ;
- pfill_W_5 PERI_SPACER_100_HV + SOURCE DIST + PLACED ( 0 1573750 ) E
 ;
- pfill_W_6 PERI_SPACER_100_HV + SOURCE DIST + PLACED ( 0 1764300 ) E
 ;
- pfill_W_7 PERI_SPACER_100_HV + SOURCE DIST + PLACED ( 0 2015350 ) E
 ;
- pfill_W_8 PERI_SPACER_100_HV + SOURCE DIST + PLACED ( 0 2266400 ) E
 ;
- pfill_W_9 PERI_SPACER_100_HV + SOURCE DIST + PLACED ( 0 2517450 ) E
 ;
- pfill_N_0 PERI_SPACER_50_HV + SOURCE DIST + PLACED ( 318500 2768500 ) S
 ;
- pfill_N_1 PERI_SPACER_50_HV + SOURCE DIST + PLACED ( 501700 2768500 ) S
 ;
- pfill_N_2 PERI_SPACER_50_HV + SOURCE DIST + PLACED ( 684900 2768500 ) S
 ;
- pfill_N_3 PERI_SPACER_50_HV + SOURCE DIST + PLACED ( 868100 2768500 ) S
 ;
- pfill_N_4 PERI_SPACER_50_HV + SOURCE DIST + PLACED ( 1051300 2768500 ) S
 ;
- pfill_N_5 PERI_SPACER_50_HV + SOURCE DIST + PLACED ( 1234500 2768500 ) S
 ;
- pfill_N_6 PERI_SPACER_50_HV + SOURCE DIST + PLACED ( 1417700 2768500 ) S
 ;
- pfill_N_7 PERI_SPACER_50_HV + SOURCE DIST + PLACED ( 1600900 2768500 ) S
 ;
- pfill_N_8 PERI_SPACER_50_HV + SOURCE DIST + PLACED ( 1784100 2768500 ) S
 ;
- pfill_N_9 PERI_SPACER_50_HV + SOURCE DIST + PLACED ( 1967300 2768500 ) S
 ;
- pfill_W_10 PERI_SPACER_50_HV + SOURCE DIST + PLACED ( 0 418500 ) E
 ;
- pfill_W_11 PERI_SPACER_50_HV + SOURCE DIST + PLACED ( 0 669550 ) E
 ;
- pfill_W_12 PERI_SPACER_50_HV + SOURCE DIST + PLACED ( 0 920600 ) E
 ;
- pfill_W_13 PERI_SPACER_50_HV + SOURCE DIST + PLACED ( 0 1171650 ) E
 ;
- pfill_W_14 PERI_SPACER_50_HV + SOURCE DIST + PLACED ( 0 1422700 ) E
 ;
- pfill_W_15 PERI_SPACER_50_HV + SOURCE DIST + PLACED ( 0 1673750 ) E
 ;
- pfill_W_16 PERI_SPACER_50_HV + SOURCE DIST + PLACED ( 0 1864300 ) E
 ;
- pfill_W_17 PERI_SPACER_50_HV + SOURCE DIST + PLACED ( 0 2115350 ) E
 ;
- pfill_W_18 PERI_SPACER_50_HV + SOURCE DIST + PLACED ( 0 2366400 ) E
 ;
- pfill_W_19 PERI_SPACER_50_HV + SOURCE DIST + PLACED ( 0 2617450 ) E
 ;
- pfill_S_0 PERI_SPACER_50_HV + SOURCE DIST + PLACED ( 318500 0 ) N
 ;
- pfill_S_1 PERI_SPACER_50_HV + SOURCE DIST + PLACED ( 497810 0 ) N
 ;
- pfill_S_2 PERI_SPACER_50_HV + SOURCE DIST + PLACED ( 677110 0 ) N
 ;
- pfill_S_3 PERI_SPACER_50_HV + SOURCE DIST + PLACED ( 856410 0 ) N
 ;
- pfill_S_4 PERI_SPACER_50_HV + SOURCE DIST + PLACED ( 1035710 0 ) N
 ;
- pfill_S_5 PERI_SPACER_50_HV + SOURCE DIST + PLACED ( 1215010 0 ) N
 ;
- pfill_S_6 PERI_SPACER_50_HV + SOURCE DIST + PLACED ( 1394310 0 ) N
 ;
- pfill_S_7 PERI_SPACER_50_HV + SOURCE DIST + PLACED ( 1573610 0 ) N
 ;
- pfill_S_8 PERI_SPACER_50_HV + SOURCE DIST + PLACED ( 1752910 0 ) N
 ;
- pfill_S_9 PERI_SPACER_50_HV + SOURCE DIST + PLACED ( 1932210 0 ) N
 ;
- pfill_S_10 PERI_SPACER_50_HV + SOURCE DIST + PLACED ( 2111510 0 ) N
 ;
- pfill_S_11 PERI_SPACER_50_HV + SOURCE DIST + PLACED ( 2271190 0 ) N
 ;
- pfill_N_10 PERI_SPACER_20_HV + SOURCE DIST + PLACED ( 368500 2768500 ) S
 ;
- pfill_N_11 PERI_SPACER_20_HV + SOURCE DIST + PLACED ( 388500 2768500 ) S
 ;
- pfill_N_12 PERI_SPACER_20_HV + SOURCE DIST + PLACED ( 551700 2768500 ) S
 ;
- pfill_N_13 PERI_SPACER_20_HV + SOURCE DIST + PLACED ( 571700 2768500 ) S
 ;
- pfill_N_14 PERI_SPACER_20_HV + SOURCE DIST + PLACED ( 734900 2768500 ) S
 ;
- pfill_N_15 PERI_SPACER_20_HV + SOURCE DIST + PLACED ( 754900 2768500 ) S
 ;
- pfill_N_16 PERI_SPACER_20_HV + SOURCE DIST + PLACED ( 918100 2768500 ) S
 ;
- pfill_N_17 PERI_SPACER_20_HV + SOURCE DIST + PLACED ( 938100 2768500 ) S
 ;
- pfill_N_18 PERI_SPACER_20_HV + SOURCE DIST + PLACED ( 1101300 2768500 ) S
 ;
- pfill_N_19 PERI_SPACER_20_HV + SOURCE DIST + PLACED ( 1121300 2768500 ) S
 ;
- pfill_N_20 PERI_SPACER_20_HV + SOURCE DIST + PLACED ( 1284500 2768500 ) S
 ;
- pfill_N_21 PERI_SPACER_20_HV + SOURCE DIST + PLACED ( 1304500 2768500 ) S
 ;
- pfill_N_22 PERI_SPACER_20_HV + SOURCE DIST + PLACED ( 1467700 2768500 ) S
 ;
- pfill_N_23 PERI_SPACER_20_HV + SOURCE DIST + PLACED ( 1487700 2768500 ) S
 ;
- pfill_N_24 PERI_SPACER_20_HV + SOURCE DIST + PLACED ( 1650900 2768500 ) S
 ;
- pfill_N_25 PERI_SPACER_20_HV + SOURCE DIST + PLACED ( 1670900 2768500 ) S
 ;
- pfill_N_26 PERI_SPACER_20_HV + SOURCE DIST + PLACED ( 1834100 2768500 ) S
 ;
- pfill_N_27 PERI_SPACER_20_HV + SOURCE DIST + PLACED ( 1854100 2768500 ) S
 ;
- pfill_N_28 PERI_SPACER_20_HV + SOURCE DIST + PLACED ( 2017300 2768500 ) S
 ;
- pfill_N_29 PERI_SPACER_20_HV + SOURCE DIST + PLACED ( 2037300 2768500 ) S
 ;
- pfill_S_12 PERI_SPACER_20_HV + SOURCE DIST + PLACED ( 368500 0 ) N
 ;
- pfill_S_13 PERI_SPACER_20_HV + SOURCE DIST + PLACED ( 388500 0 ) N
 ;
- pfill_S_14 PERI_SPACER_20_HV + SOURCE DIST + PLACED ( 547810 0 ) N
 ;
- pfill_S_15 PERI_SPACER_20_HV + SOURCE DIST + PLACED ( 567810 0 ) N
 ;
- pfill_S_16 PERI_SPACER_20_HV + SOURCE DIST + PLACED ( 727110 0 ) N
 ;
- pfill_S_17 PERI_SPACER_20_HV + SOURCE DIST + PLACED ( 747110 0 ) N
 ;
- pfill_S_18 PERI_SPACER_20_HV + SOURCE DIST + PLACED ( 906410 0 ) N
 ;
- pfill_S_19 PERI_SPACER_20_HV + SOURCE DIST + PLACED ( 926410 0 ) N
 ;
- pfill_S_20 PERI_SPACER_20_HV + SOURCE DIST + PLACED ( 1085710 0 ) N
 ;
- pfill_S_21 PERI_SPACER_20_HV + SOURCE DIST + PLACED ( 1105710 0 ) N
 ;
- pfill_S_22 PERI_SPACER_20_HV + SOURCE DIST + PLACED ( 1265010 0 ) N
 ;
- pfill_S_23 PERI_SPACER_20_HV + SOURCE DIST + PLACED ( 1285010 0 ) N
 ;
- pfill_S_24 PERI_SPACER_20_HV + SOURCE DIST + PLACED ( 1444310 0 ) N
 ;
- pfill_S_25 PERI_SPACER_20_HV + SOURCE DIST + PLACED ( 1464310 0 ) N
 ;
- pfill_S_26 PERI_SPACER_20_HV + SOURCE DIST + PLACED ( 1623610 0 ) N
 ;
- pfill_S_27 PERI_SPACER_20_HV + SOURCE DIST + PLACED ( 1643610 0 ) N
 ;
- pfill_S_28 PERI_SPACER_20_HV + SOURCE DIST + PLACED ( 1802910 0 ) N
 ;
- pfill_S_29 PERI_SPACER_20_HV + SOURCE DIST + PLACED ( 1822910 0 ) N
 ;
- pfill_S_30 PERI_SPACER_20_HV + SOURCE DIST + PLACED ( 1982210 0 ) N
 ;
- pfill_S_31 PERI_SPACER_20_HV + SOURCE DIST + PLACED ( 2002210 0 ) N
 ;
- pfill_S_32 PERI_SPACER_20_HV + SOURCE DIST + PLACED ( 2161510 0 ) N
 ;
- pfill_S_33 PERI_SPACER_20_HV + SOURCE DIST + PLACED ( 2181510 0 ) N
 ;
- pfill_S_34 PERI_SPACER_20_HV + SOURCE DIST + PLACED ( 2321190 0 ) N
 ;
- pfill_S_35 PERI_SPACER_20_HV + SOURCE DIST + PLACED ( 2341190 0 ) N
 ;
- pfill_W_20 PERI_SPACER_10_HV + SOURCE DIST + PLACED ( 0 468500 ) E
 ;
- pfill_W_21 PERI_SPACER_10_HV + SOURCE DIST + PLACED ( 0 719550 ) E
 ;
- pfill_W_22 PERI_SPACER_10_HV + SOURCE DIST + PLACED ( 0 970600 ) E
 ;
- pfill_W_23 PERI_SPACER_10_HV + SOURCE DIST + PLACED ( 0 1221650 ) E
 ;
- pfill_W_24 PERI_SPACER_10_HV + SOURCE DIST + PLACED ( 0 1472700 ) E
 ;
- pfill_W_25 PERI_SPACER_10_HV + SOURCE DIST + PLACED ( 0 1723750 ) E
 ;
- pfill_W_26 PERI_SPACER_10_HV + SOURCE DIST + PLACED ( 0 1914300 ) E
 ;
- pfill_W_27 PERI_SPACER_10_HV + SOURCE DIST + PLACED ( 0 2165350 ) E
 ;
- pfill_W_28 PERI_SPACER_10_HV + SOURCE DIST + PLACED ( 0 2416400 ) E
 ;
- pfill_W_29 PERI_SPACER_10_HV + SOURCE DIST + PLACED ( 0 2667450 ) E
 ;
- pfill_N_30 PERI_SPACER_2_HV + SOURCE DIST + PLACED ( 226610 2768500 ) S
 ;
- pfill_N_31 PERI_SPACER_2_HV + SOURCE DIST + PLACED ( 408500 2768500 ) S
 ;
- pfill_N_32 PERI_SPACER_2_HV + SOURCE DIST + PLACED ( 410500 2768500 ) S
 ;
- pfill_N_33 PERI_SPACER_2_HV + SOURCE DIST + PLACED ( 591700 2768500 ) S
 ;
- pfill_N_34 PERI_SPACER_2_HV + SOURCE DIST + PLACED ( 593700 2768500 ) S
 ;
- pfill_N_35 PERI_SPACER_2_HV + SOURCE DIST + PLACED ( 774900 2768500 ) S
 ;
- pfill_N_36 PERI_SPACER_2_HV + SOURCE DIST + PLACED ( 776900 2768500 ) S
 ;
- pfill_N_37 PERI_SPACER_2_HV + SOURCE DIST + PLACED ( 958100 2768500 ) S
 ;
- pfill_N_38 PERI_SPACER_2_HV + SOURCE DIST + PLACED ( 960100 2768500 ) S
 ;
- pfill_N_39 PERI_SPACER_2_HV + SOURCE DIST + PLACED ( 1141300 2768500 ) S
 ;
- pfill_N_40 PERI_SPACER_2_HV + SOURCE DIST + PLACED ( 1143300 2768500 ) S
 ;
- pfill_N_41 PERI_SPACER_2_HV + SOURCE DIST + PLACED ( 1324500 2768500 ) S
 ;
- pfill_N_42 PERI_SPACER_2_HV + SOURCE DIST + PLACED ( 1326500 2768500 ) S
 ;
- pfill_N_43 PERI_SPACER_2_HV + SOURCE DIST + PLACED ( 1507700 2768500 ) S
 ;
- pfill_N_44 PERI_SPACER_2_HV + SOURCE DIST + PLACED ( 1509700 2768500 ) S
 ;
- pfill_N_45 PERI_SPACER_2_HV + SOURCE DIST + PLACED ( 1690900 2768500 ) S
 ;
- pfill_N_46 PERI_SPACER_2_HV + SOURCE DIST + PLACED ( 1692900 2768500 ) S
 ;
- pfill_N_47 PERI_SPACER_2_HV + SOURCE DIST + PLACED ( 1874100 2768500 ) S
 ;
- pfill_N_48 PERI_SPACER_2_HV + SOURCE DIST + PLACED ( 1876100 2768500 ) S
 ;
- pfill_N_49 PERI_SPACER_2_HV + SOURCE DIST + PLACED ( 2057300 2768500 ) S
 ;
- pfill_N_50 PERI_SPACER_2_HV + SOURCE DIST + PLACED ( 2059300 2768500 ) S
 ;
- pfill_W_30 PERI_SPACER_2_HV + SOURCE DIST + PLACED ( 0 226610 ) E
 ;
- pfill_W_31 PERI_SPACER_2_HV + SOURCE DIST + PLACED ( 0 478500 ) E
 ;
- pfill_W_32 PERI_SPACER_2_HV + SOURCE DIST + PLACED ( 0 729550 ) E
 ;
- pfill_W_33 PERI_SPACER_2_HV + SOURCE DIST + PLACED ( 0 980600 ) E
 ;
- pfill_W_34 PERI_SPACER_2_HV + SOURCE DIST + PLACED ( 0 1231650 ) E
 ;
- pfill_W_35 PERI_SPACER_2_HV + SOURCE DIST + PLACED ( 0 1482700 ) E
 ;
- pfill_W_36 PERI_SPACER_2_HV + SOURCE DIST + PLACED ( 0 1733750 ) E
 ;
- pfill_W_37 PERI_SPACER_2_HV + SOURCE DIST + PLACED ( 0 1924300 ) E
 ;
- pfill_W_38 PERI_SPACER_2_HV + SOURCE DIST + PLACED ( 0 2175350 ) E
 ;
- pfill_W_39 PERI_SPACER_2_HV + SOURCE DIST + PLACED ( 0 2426400 ) E
 ;
- pfill_W_40 PERI_SPACER_2_HV + SOURCE DIST + PLACED ( 0 2677450 ) E
 ;
- pfill_S_36 PERI_SPACER_2_HV + SOURCE DIST + PLACED ( 226610 0 ) N
 ;
- pfill_N_51 PERI_SPACER_1_HV + SOURCE DIST + PLACED ( 228610 2768500 ) S
 ;
- pfill_W_41 PERI_SPACER_1_HV + SOURCE DIST + PLACED ( 0 228610 ) E
 ;
- pfill_S_37 PERI_SPACER_1_HV + SOURCE DIST + PLACED ( 228610 0 ) N
 ;
- pfill_N_52 PERI_SPACER_0p5_HV + SOURCE DIST + PLACED ( 412500 2768500 ) S
 ;
- pfill_N_53 PERI_SPACER_0p5_HV + SOURCE DIST + PLACED ( 595700 2768500 ) S
 ;
- pfill_N_54 PERI_SPACER_0p5_HV + SOURCE DIST + PLACED ( 778900 2768500 ) S
 ;
- pfill_N_55 PERI_SPACER_0p5_HV + SOURCE DIST + PLACED ( 962100 2768500 ) S
 ;
- pfill_N_56 PERI_SPACER_0p5_HV + SOURCE DIST + PLACED ( 1145300 2768500 ) S
 ;
- pfill_N_57 PERI_SPACER_0p5_HV + SOURCE DIST + PLACED ( 1328500 2768500 ) S
 ;
- pfill_N_58 PERI_SPACER_0p5_HV + SOURCE DIST + PLACED ( 1511700 2768500 ) S
 ;
- pfill_N_59 PERI_SPACER_0p5_HV + SOURCE DIST + PLACED ( 1694900 2768500 ) S
 ;
- pfill_N_60 PERI_SPACER_0p5_HV + SOURCE DIST + PLACED ( 1878100 2768500 ) S
 ;
- pfill_N_61 PERI_SPACER_0p5_HV + SOURCE DIST + PLACED ( 2061300 2768500 ) S
 ;
- pfill_W_42 PERI_SPACER_0p5_HV + SOURCE DIST + PLACED ( 0 480500 ) E
 ;
- pfill_W_43 PERI_SPACER_0p5_HV + SOURCE DIST + PLACED ( 0 731550 ) E
 ;
- pfill_W_44 PERI_SPACER_0p5_HV + SOURCE DIST + PLACED ( 0 982600 ) E
 ;
- pfill_W_45 PERI_SPACER_0p5_HV + SOURCE DIST + PLACED ( 0 1233650 ) E
 ;
- pfill_W_46 PERI_SPACER_0p5_HV + SOURCE DIST + PLACED ( 0 1484700 ) E
 ;
- pfill_W_47 PERI_SPACER_0p5_HV + SOURCE DIST + PLACED ( 0 1735750 ) E
 ;
- pfill_W_48 PERI_SPACER_0p5_HV + SOURCE DIST + PLACED ( 0 1926300 ) E
 ;
- pfill_W_49 PERI_SPACER_0p5_HV + SOURCE DIST + PLACED ( 0 2177350 ) E
 ;
- pfill_W_50 PERI_SPACER_0p5_HV + SOURCE DIST + PLACED ( 0 2428400 ) E
 ;
- pfill_W_51 PERI_SPACER_0p5_HV + SOURCE DIST + PLACED ( 0 2679450 ) E
 ;
- pfill_S_38 PERI_SPACER_0p5_HV + SOURCE DIST + PLACED ( 408500 0 ) N
 ;
- pfill_S_39 PERI_SPACER_0p5_HV + SOURCE DIST + PLACED ( 587810 0 ) N
 ;
- pfill_S_40 PERI_SPACER_0p5_HV + SOURCE DIST + PLACED ( 767110 0 ) N
 ;
- pfill_S_41 PERI_SPACER_0p5_HV + SOURCE DIST + PLACED ( 946410 0 ) N
 ;
- pfill_S_42 PERI_SPACER_0p5_HV + SOURCE DIST + PLACED ( 1125710 0 ) N
 ;
- pfill_S_43 PERI_SPACER_0p5_HV + SOURCE DIST + PLACED ( 1305010 0 ) N
 ;
- pfill_S_44 PERI_SPACER_0p5_HV + SOURCE DIST + PLACED ( 1484310 0 ) N
 ;
- pfill_S_45 PERI_SPACER_0p5_HV + SOURCE DIST + PLACED ( 1663610 0 ) N
 ;
- pfill_S_46 PERI_SPACER_0p5_HV + SOURCE DIST + PLACED ( 1842910 0 ) N
 ;
- pfill_S_47 PERI_SPACER_0p5_HV + SOURCE DIST + PLACED ( 2022210 0 ) N
 ;
- pfill_S_48 PERI_SPACER_0p5_HV + SOURCE DIST + PLACED ( 2201510 0 ) N
 ;
- pfill_S_49 PERI_SPACER_0p5_HV + SOURCE DIST + PLACED ( 2361190 0 ) N
 ;
- pfill_N_62 PERI_SPACER_0p1_HV + SOURCE DIST + PLACED ( 229610 2768500 ) S
 ;
- pfill_N_63 PERI_SPACER_0p1_HV + SOURCE DIST + PLACED ( 229710 2768500 ) S
 ;
- pfill_N_64 PERI_SPACER_0p1_HV + SOURCE DIST + PLACED ( 229810 2768500 ) S
 ;
- pfill_N_65 PERI_SPACER_0p1_HV + SOURCE DIST + PLACED ( 413000 2768500 ) S
 ;
- pfill_N_66 PERI_SPACER_0p1_HV + SOURCE DIST + PLACED ( 413100 2768500 ) S
 ;
- pfill_N_67 PERI_SPACER_0p1_HV + SOURCE DIST + PLACED ( 596200 2768500 ) S
 ;
- pfill_N_68 PERI_SPACER_0p1_HV + SOURCE DIST + PLACED ( 596300 2768500 ) S
 ;
- pfill_N_69 PERI_SPACER_0p1_HV + SOURCE DIST + PLACED ( 779400 2768500 ) S
 ;
- pfill_N_70 PERI_SPACER_0p1_HV + SOURCE DIST + PLACED ( 779500 2768500 ) S
 ;
- pfill_N_71 PERI_SPACER_0p1_HV + SOURCE DIST + PLACED ( 962600 2768500 ) S
 ;
- pfill_N_72 PERI_SPACER_0p1_HV + SOURCE DIST + PLACED ( 962700 2768500 ) S
 ;
- pfill_N_73 PERI_SPACER_0p1_HV + SOURCE DIST + PLACED ( 1145800 2768500 ) S
 ;
- pfill_N_74 PERI_SPACER_0p1_HV + SOURCE DIST + PLACED ( 1145900 2768500 ) S
 ;
- pfill_N_75 PERI_SPACER_0p1_HV + SOURCE DIST + PLACED ( 1329000 2768500 ) S
 ;
- pfill_N_76 PERI_SPACER_0p1_HV + SOURCE DIST + PLACED ( 1329100 2768500 ) S
 ;
- pfill_N_77 PERI_SPACER_0p1_HV + SOURCE DIST + PLACED ( 1512200 2768500 ) S
 ;
- pfill_N_78 PERI_SPACER_0p1_HV + SOURCE DIST + PLACED ( 1512300 2768500 ) S
 ;
- pfill_N_79 PERI_SPACER_0p1_HV + SOURCE DIST + PLACED ( 1695400 2768500 ) S
 ;
- pfill_N_80 PERI_SPACER_0p1_HV + SOURCE DIST + PLACED ( 1695500 2768500 ) S
 ;
- pfill_N_81 PERI_SPACER_0p1_HV + SOURCE DIST + PLACED ( 1878600 2768500 ) S
 ;
- pfill_N_82 PERI_SPACER_0p1_HV + SOURCE DIST + PLACED ( 1878700 2768500 ) S
 ;
- pfill_N_83 PERI_SPACER_0p1_HV + SOURCE DIST + PLACED ( 2061800 2768500 ) S
 ;
- pfill_N_84 PERI_SPACER_0p1_HV + SOURCE DIST + PLACED ( 2061900 2768500 ) S
 ;
- pfill_W_52 PERI_SPACER_0p1_HV + SOURCE DIST + PLACED ( 0 229610 ) E
 ;
- pfill_W_53 PERI_SPACER_0p1_HV + SOURCE DIST + PLACED ( 0 229710 ) E
 ;
- pfill_W_54 PERI_SPACER_0p1_HV + SOURCE DIST + PLACED ( 0 229810 ) E
 ;
- pfill_S_50 PERI_SPACER_0p1_HV + SOURCE DIST + PLACED ( 229610 0 ) N
 ;
- pfill_S_51 PERI_SPACER_0p1_HV + SOURCE DIST + PLACED ( 229710 0 ) N
 ;
- pfill_S_52 PERI_SPACER_0p1_HV + SOURCE DIST + PLACED ( 229810 0 ) N
 ;
- pfill_S_53 PERI_SPACER_0p1_HV + SOURCE DIST + PLACED ( 409000 0 ) N
 ;
- pfill_S_54 PERI_SPACER_0p1_HV + SOURCE DIST + PLACED ( 409100 0 ) N
 ;
- pfill_S_55 PERI_SPACER_0p1_HV + SOURCE DIST + PLACED ( 409200 0 ) N
 ;
- pfill_S_56 PERI_SPACER_0p1_HV + SOURCE DIST + PLACED ( 588310 0 ) N
 ;
- pfill_S_57 PERI_SPACER_0p1_HV + SOURCE DIST + PLACED ( 588410 0 ) N
 ;
- pfill_S_58 PERI_SPACER_0p1_HV + SOURCE DIST + PLACED ( 588510 0 ) N
 ;
- pfill_S_59 PERI_SPACER_0p1_HV + SOURCE DIST + PLACED ( 767610 0 ) N
 ;
- pfill_S_60 PERI_SPACER_0p1_HV + SOURCE DIST + PLACED ( 767710 0 ) N
 ;
- pfill_S_61 PERI_SPACER_0p1_HV + SOURCE DIST + PLACED ( 767810 0 ) N
 ;
- pfill_S_62 PERI_SPACER_0p1_HV + SOURCE DIST + PLACED ( 946910 0 ) N
 ;
- pfill_S_63 PERI_SPACER_0p1_HV + SOURCE DIST + PLACED ( 947010 0 ) N
 ;
- pfill_S_64 PERI_SPACER_0p1_HV + SOURCE DIST + PLACED ( 947110 0 ) N
 ;
- pfill_S_65 PERI_SPACER_0p1_HV + SOURCE DIST + PLACED ( 1126210 0 ) N
 ;
- pfill_S_66 PERI_SPACER_0p1_HV + SOURCE DIST + PLACED ( 1126310 0 ) N
 ;
- pfill_S_67 PERI_SPACER_0p1_HV + SOURCE DIST + PLACED ( 1126410 0 ) N
 ;
- pfill_S_68 PERI_SPACER_0p1_HV + SOURCE DIST + PLACED ( 1305510 0 ) N
 ;
- pfill_S_69 PERI_SPACER_0p1_HV + SOURCE DIST + PLACED ( 1305610 0 ) N
 ;
- pfill_S_70 PERI_SPACER_0p1_HV + SOURCE DIST + PLACED ( 1305710 0 ) N
 ;
- pfill_S_71 PERI_SPACER_0p1_HV + SOURCE DIST + PLACED ( 1484810 0 ) N
 ;
- pfill_S_72 PERI_SPACER_0p1_HV + SOURCE DIST + PLACED ( 1484910 0 ) N
 ;
- pfill_S_73 PERI_SPACER_0p1_HV + SOURCE DIST + PLACED ( 1485010 0 ) N
 ;
- pfill_S_74 PERI_SPACER_0p1_HV + SOURCE DIST + PLACED ( 1664110 0 ) N
 ;
- pfill_S_75 PERI_SPACER_0p1_HV + SOURCE DIST + PLACED ( 1664210 0 ) N
 ;
- pfill_S_76 PERI_SPACER_0p1_HV + SOURCE DIST + PLACED ( 1664310 0 ) N
 ;
- pfill_S_77 PERI_SPACER_0p1_HV + SOURCE DIST + PLACED ( 1843410 0 ) N
 ;
- pfill_S_78 PERI_SPACER_0p1_HV + SOURCE DIST + PLACED ( 1843510 0 ) N
 ;
- pfill_S_79 PERI_SPACER_0p1_HV + SOURCE DIST + PLACED ( 1843610 0 ) N
 ;
- pfill_S_80 PERI_SPACER_0p1_HV + SOURCE DIST + PLACED ( 2022710 0 ) N
 ;
- pfill_S_81 PERI_SPACER_0p1_HV + SOURCE DIST + PLACED ( 2022810 0 ) N
 ;
- pfill_S_82 PERI_SPACER_0p1_HV + SOURCE DIST + PLACED ( 2022910 0 ) N
 ;
- pfill_S_83 PERI_SPACER_0p1_HV + SOURCE DIST + PLACED ( 2202010 0 ) N
 ;
- pfill_S_84 PERI_SPACER_0p1_HV + SOURCE DIST + PLACED ( 2202110 0 ) N
 ;
- pfill_S_85 PERI_SPACER_0p1_HV + SOURCE DIST + PLACED ( 2202210 0 ) N
 ;
- pfill_S_86 PERI_SPACER_0p1_HV + SOURCE DIST + PLACED ( 2361690 0 ) N
 ;
- pfill_S_87 PERI_SPACER_0p1_HV + SOURCE DIST + PLACED ( 2361790 0 ) N
 ;
- pfill_S_88 PERI_SPACER_0p1_HV + SOURCE DIST + PLACED ( 2361890 0 ) N
 ;
- pfill_N_85 PERI_SPACER_0p05_HV + SOURCE DIST + PLACED ( 229910 2768500 ) S
 ;
- pfill_W_55 PERI_SPACER_0p05_HV + SOURCE DIST + PLACED ( 0 229910 ) E
 ;
- pfill_W_56 PERI_SPACER_0p05_HV + SOURCE DIST + PLACED ( 0 481000 ) E
 ;
- pfill_W_57 PERI_SPACER_0p05_HV + SOURCE DIST + PLACED ( 0 732050 ) E
 ;
- pfill_W_58 PERI_SPACER_0p05_HV + SOURCE DIST + PLACED ( 0 983100 ) E
 ;
- pfill_W_59 PERI_SPACER_0p05_HV + SOURCE DIST + PLACED ( 0 1234150 ) E
 ;
- pfill_W_60 PERI_SPACER_0p05_HV + SOURCE DIST + PLACED ( 0 1485200 ) E
 ;
- pfill_W_61 PERI_SPACER_0p05_HV + SOURCE DIST + PLACED ( 0 1926800 ) E
 ;
- pfill_W_62 PERI_SPACER_0p05_HV + SOURCE DIST + PLACED ( 0 2177850 ) E
 ;
- pfill_W_63 PERI_SPACER_0p05_HV + SOURCE DIST + PLACED ( 0 2428900 ) E
 ;
- pfill_W_64 PERI_SPACER_0p05_HV + SOURCE DIST + PLACED ( 0 2679950 ) E
 ;
- pfill_S_89 PERI_SPACER_0p05_HV + SOURCE DIST + PLACED ( 229910 0 ) N
 ;
- pfill_N_86 PERI_SPACER_0p01_HV + SOURCE DIST + PLACED ( 229960 2768500 ) S
 ;
- pfill_N_87 PERI_SPACER_0p01_HV + SOURCE DIST + PLACED ( 229970 2768500 ) S
 ;
- pfill_N_88 PERI_SPACER_0p01_HV + SOURCE DIST + PLACED ( 229980 2768500 ) S
 ;
- pfill_N_89 PERI_SPACER_0p01_HV + SOURCE DIST + PLACED ( 229990 2768500 ) S
 ;
- pfill_W_65 PERI_SPACER_0p01_HV + SOURCE DIST + PLACED ( 0 229960 ) E
 ;
- pfill_W_66 PERI_SPACER_0p01_HV + SOURCE DIST + PLACED ( 0 229970 ) E
 ;
- pfill_W_67 PERI_SPACER_0p01_HV + SOURCE DIST + PLACED ( 0 229980 ) E
 ;
- pfill_W_68 PERI_SPACER_0p01_HV + SOURCE DIST + PLACED ( 0 229990 ) E
 ;
- pfill_W_69 PERI_SPACER_0p01_HV + SOURCE DIST + PLACED ( 0 1736250 ) E
 ;
- pfill_W_70 PERI_SPACER_0p01_HV + SOURCE DIST + PLACED ( 0 1736260 ) E
 ;
- pfill_W_71 PERI_SPACER_0p01_HV + SOURCE DIST + PLACED ( 0 1736270 ) E
 ;
- pfill_W_72 PERI_SPACER_0p01_HV + SOURCE DIST + PLACED ( 0 1736280 ) E
 ;
- pfill_S_90 PERI_SPACER_0p01_HV + SOURCE DIST + PLACED ( 229960 0 ) N
 ;
- pfill_S_91 PERI_SPACER_0p01_HV + SOURCE DIST + PLACED ( 229970 0 ) N
 ;
- pfill_S_92 PERI_SPACER_0p01_HV + SOURCE DIST + PLACED ( 229980 0 ) N
 ;
- pfill_S_93 PERI_SPACER_0p01_HV + SOURCE DIST + PLACED ( 229990 0 ) N
 ;
- pfill_S_94 PERI_SPACER_0p01_HV + SOURCE DIST + PLACED ( 409300 0 ) N
 ;
- pfill_S_95 PERI_SPACER_0p01_HV + SOURCE DIST + PLACED ( 2361990 0 ) N
 ;
- iopad_clock_in APRIO1V8_50_HV + FIXED ( 1305810 0 ) N
 ;
- iopad_a0 IOPAD1V8_3_HV + FIXED ( 779600 2768500 ) S
 ;
- iopad_a1 IOPAD1V8_3_HV + FIXED ( 596400 2768500 ) S
 ;
- iopad_a2 IOPAD1V8_3_HV + FIXED ( 413200 2768500 ) S
 ;
- iopad_a3 IOPAD1V8_3_HV + FIXED ( 230000 2768500 ) S
 ;
- iopad_a4 IOPAD1V8_3_HV + FIXED ( 0 2680000 ) E
 ;
- iopad_a5 IOPAD1V8_3_HV + FIXED ( 0 2428950 ) E
 ;
- iopad_a6 IOPAD1V8_3_HV + FIXED ( 0 2177900 ) E
 ;
- iopad_a7 IOPAD1V8_3_HV + FIXED ( 0 1926850 ) E
 ;
- iopad_b0 IOPAD1V8_3_HV + FIXED ( 0 1485250 ) E
 ;
- iopad_b1 IOPAD1V8_3_HV + FIXED ( 0 1234200 ) E
 ;
- iopad_b2 IOPAD1V8_3_HV + FIXED ( 0 983150 ) E
 ;
- iopad_b3 IOPAD1V8_3_HV + FIXED ( 0 732100 ) E
 ;
- iopad_b4 IOPAD1V8_3_HV + FIXED ( 0 481050 ) E
 ;
- iopad_b5 IOPAD1V8_3_HV + FIXED ( 0 230000 ) E
 ;
- iopad_b6 IOPAD1V8_3_HV + FIXED ( 230000 0 ) N
 ;
- iopad_b7 IOPAD1V8_3_HV + FIXED ( 409310 0 ) N
 ;
- iopad_clock_out IOPAD1V8_3_HV + FIXED ( 947210 0 ) N
 ;
- iopad_clock_select IOPAD1V8_3_HV + FIXED ( 1695600 2768500 ) S
 ;
- iopad_f5v_select IOPAD1V8_3_HV + FIXED ( 2062000 2768500 ) S
 ;
- iopad_modesel_0 IOPAD1V8_3_HV + FIXED ( 588610 0 ) N
 ;
- iopad_modesel_1 IOPAD1V8_3_HV + FIXED ( 767910 0 ) N
 ;
- iopad_pwm_high IOPAD1V8_3_HV + FIXED ( 1146000 2768500 ) S
 ;
- iopad_pwm_low IOPAD1V8_3_HV + FIXED ( 962800 2768500 ) S
 ;
- iopad_vref_select IOPAD1V8_3_HV + FIXED ( 1878800 2768500 ) S
 ;
END COMPONENTS

PINS 110 ;
- clk_int + NET clk_int + DIRECTION INPUT + USE SIGNAL
 ;
- sout_low + NET sout_low + DIRECTION INPUT + USE SIGNAL
 ;
- sout_high + NET sout_high + DIRECTION INPUT + USE SIGNAL
 ;
- field_toPAT_low[7] + NET field_toPAT_low[7] + DIRECTION INPUT + USE SIGNAL
 ;
- field_toPAT_low[6] + NET field_toPAT_low[6] + DIRECTION INPUT + USE SIGNAL
 ;
- field_toPAT_low[5] + NET field_toPAT_low[5] + DIRECTION INPUT + USE SIGNAL
 ;
- field_toPAT_low[4] + NET field_toPAT_low[4] + DIRECTION INPUT + USE SIGNAL
 ;
- field_toPAT_low[3] + NET field_toPAT_low[3] + DIRECTION INPUT + USE SIGNAL
 ;
- field_toPAT_low[2] + NET field_toPAT_low[2] + DIRECTION INPUT + USE SIGNAL
 ;
- field_toPAT_low[1] + NET field_toPAT_low[1] + DIRECTION INPUT + USE SIGNAL
 ;
- field_toPAT_low[0] + NET field_toPAT_low[0] + DIRECTION INPUT + USE SIGNAL
 ;
- field_toPAT_high[7] + NET field_toPAT_high[7] + DIRECTION INPUT + USE SIGNAL
 ;
- field_toPAT_high[6] + NET field_toPAT_high[6] + DIRECTION INPUT + USE SIGNAL
 ;
- field_toPAT_high[5] + NET field_toPAT_high[5] + DIRECTION INPUT + USE SIGNAL
 ;
- field_toPAT_high[4] + NET field_toPAT_high[4] + DIRECTION INPUT + USE SIGNAL
 ;
- field_toPAT_high[3] + NET field_toPAT_high[3] + DIRECTION INPUT + USE SIGNAL
 ;
- field_toPAT_high[2] + NET field_toPAT_high[2] + DIRECTION INPUT + USE SIGNAL
 ;
- field_toPAT_high[1] + NET field_toPAT_high[1] + DIRECTION INPUT + USE SIGNAL
 ;
- field_toPAT_high[0] + NET field_toPAT_high[0] + DIRECTION INPUT + USE SIGNAL
 ;
- ring_osc_in_1 + NET ring_osc_in_1 + DIRECTION INPUT + USE SIGNAL
 ;
- ring_osc_in_2 + NET ring_osc_in_2 + DIRECTION INPUT + USE SIGNAL
 ;
- pad_vdd_core + NET pad_vdd_core + DIRECTION INPUT + USE SIGNAL
 ;
- pad_gnd_core + NET pad_gnd_core + DIRECTION INPUT + USE SIGNAL
 ;
- pad_vdd_1v8_all + NET pad_vdd_1v8_all + DIRECTION INPUT + USE SIGNAL
 ;
- pad_gnd_all + NET pad_gnd_all + DIRECTION INPUT + USE SIGNAL
 ;
- pad_clock_in + NET pad_clock_in + DIRECTION INOUT + USE SIGNAL
 ;
- pad_clock_out + NET pad_clock_out + DIRECTION INPUT + USE SIGNAL
 ;
- pad_pwm_high + NET pad_pwm_high + DIRECTION INOUT + USE SIGNAL
 ;
- pad_pwm_low + NET pad_pwm_low + DIRECTION INOUT + USE SIGNAL
 ;
- pad_modesel_0 + NET pad_modesel_0 + DIRECTION INOUT + USE SIGNAL
 ;
- pad_modesel_1 + NET pad_modesel_1 + DIRECTION INOUT + USE SIGNAL
 ;
- pad_io_a0 + NET pad_io_a0 + DIRECTION INOUT + USE SIGNAL
 ;
- pad_io_a1 + NET pad_io_a1 + DIRECTION INOUT + USE SIGNAL
 ;
- pad_io_a2 + NET pad_io_a2 + DIRECTION INOUT + USE SIGNAL
 ;
- pad_io_a3 + NET pad_io_a3 + DIRECTION INOUT + USE SIGNAL
 ;
- pad_io_a4 + NET pad_io_a4 + DIRECTION INOUT + USE SIGNAL
 ;
- pad_io_a5 + NET pad_io_a5 + DIRECTION INOUT + USE SIGNAL
 ;
- pad_io_a6 + NET pad_io_a6 + DIRECTION INOUT + USE SIGNAL
 ;
- pad_io_a7 + NET pad_io_a7 + DIRECTION INOUT + USE SIGNAL
 ;
- pad_io_b0 + NET pad_io_b0 + DIRECTION INOUT + USE SIGNAL
 ;
- pad_io_b1 + NET pad_io_b1 + DIRECTION INOUT + USE SIGNAL
 ;
- pad_io_b2 + NET pad_io_b2 + DIRECTION INOUT + USE SIGNAL
 ;
- pad_io_b3 + NET pad_io_b3 + DIRECTION INOUT + USE SIGNAL
 ;
- pad_io_b4 + NET pad_io_b4 + DIRECTION INOUT + USE SIGNAL
 ;
- pad_io_b5 + NET pad_io_b5 + DIRECTION INOUT + USE SIGNAL
 ;
- pad_io_b6 + NET pad_io_b6 + DIRECTION INOUT + USE SIGNAL
 ;
- pad_io_b7 + NET pad_io_b7 + DIRECTION INOUT + USE SIGNAL
 ;
- pat_clock_division + NET pat_clock_division + DIRECTION OUTPUT + USE SIGNAL
 ;
- reset_patternbuf_low + NET reset_patternbuf_low + DIRECTION OUTPUT + USE SIGNAL
 ;
- reset_patternbuf_high + NET reset_patternbuf_high + DIRECTION OUTPUT + USE SIGNAL
 ;
- pwm_low + NET pwm_low + DIRECTION OUTPUT + USE SIGNAL
 ;
- pwm_high + NET pwm_high + DIRECTION OUTPUT + USE SIGNAL
 ;
- sclk_low + NET sclk_low + DIRECTION OUTPUT + USE SIGNAL
 ;
- sclk_high + NET sclk_high + DIRECTION OUTPUT + USE SIGNAL
 ;
- sin_low + NET sin_low + DIRECTION OUTPUT + USE SIGNAL
 ;
- sin_high + NET sin_high + DIRECTION OUTPUT + USE SIGNAL
 ;
- ssel_low + NET ssel_low + DIRECTION OUTPUT + USE SIGNAL
 ;
- ssel_high + NET ssel_high + DIRECTION OUTPUT + USE SIGNAL
 ;
- saddr_low[2] + NET saddr_low[2] + DIRECTION OUTPUT + USE SIGNAL
 ;
- saddr_low[1] + NET saddr_low[1] + DIRECTION OUTPUT + USE SIGNAL
 ;
- saddr_low[0] + NET saddr_low[0] + DIRECTION OUTPUT + USE SIGNAL
 ;
- saddr_high[2] + NET saddr_high[2] + DIRECTION OUTPUT + USE SIGNAL
 ;
- saddr_high[1] + NET saddr_high[1] + DIRECTION OUTPUT + USE SIGNAL
 ;
- saddr_high[0] + NET saddr_high[0] + DIRECTION OUTPUT + USE SIGNAL
 ;
- bufp_low[2] + NET bufp_low[2] + DIRECTION OUTPUT + USE SIGNAL
 ;
- bufp_low[1] + NET bufp_low[1] + DIRECTION OUTPUT + USE SIGNAL
 ;
- bufp_low[0] + NET bufp_low[0] + DIRECTION OUTPUT + USE SIGNAL
 ;
- bufp_high[2] + NET bufp_low[2] + DIRECTION OUTPUT + USE SIGNAL
 ;
- bufp_high[1] + NET bufp_low[1] + DIRECTION OUTPUT + USE SIGNAL
 ;
- bufp_high[0] + NET bufp_low[0] + DIRECTION OUTPUT + USE SIGNAL
 ;
- fieldp_low[4] + NET fieldp_low[4] + DIRECTION OUTPUT + USE SIGNAL
 ;
- fieldp_low[3] + NET fieldp_low[3] + DIRECTION OUTPUT + USE SIGNAL
 ;
- fieldp_low[2] + NET fieldp_low[2] + DIRECTION OUTPUT + USE SIGNAL
 ;
- fieldp_low[1] + NET fieldp_low[1] + DIRECTION OUTPUT + USE SIGNAL
 ;
- fieldp_low[0] + NET fieldp_low[0] + DIRECTION OUTPUT + USE SIGNAL
 ;
- fieldp_high[4] + NET fieldp_low[4] + DIRECTION OUTPUT + USE SIGNAL
 ;
- fieldp_high[3] + NET fieldp_low[3] + DIRECTION OUTPUT + USE SIGNAL
 ;
- fieldp_high[2] + NET fieldp_low[2] + DIRECTION OUTPUT + USE SIGNAL
 ;
- fieldp_high[1] + NET fieldp_low[1] + DIRECTION OUTPUT + USE SIGNAL
 ;
- fieldp_high[0] + NET fieldp_low[0] + DIRECTION OUTPUT + USE SIGNAL
 ;
- fieldwp_low[4] + NET fieldwp_low[4] + DIRECTION OUTPUT + USE SIGNAL
 ;
- fieldwp_low[3] + NET fieldwp_low[3] + DIRECTION OUTPUT + USE SIGNAL
 ;
- fieldwp_low[2] + NET fieldwp_low[2] + DIRECTION OUTPUT + USE SIGNAL
 ;
- fieldwp_low[1] + NET fieldwp_low[1] + DIRECTION OUTPUT + USE SIGNAL
 ;
- fieldwp_low[0] + NET fieldwp_low[0] + DIRECTION OUTPUT + USE SIGNAL
 ;
- fieldwp_high[4] + NET fieldwp_low[4] + DIRECTION OUTPUT + USE SIGNAL
 ;
- fieldwp_high[3] + NET fieldwp_low[3] + DIRECTION OUTPUT + USE SIGNAL
 ;
- fieldwp_high[2] + NET fieldwp_low[2] + DIRECTION OUTPUT + USE SIGNAL
 ;
- fieldwp_high[1] + NET fieldwp_low[1] + DIRECTION OUTPUT + USE SIGNAL
 ;
- fieldwp_high[0] + NET fieldwp_low[0] + DIRECTION OUTPUT + USE SIGNAL
 ;
- field_write_en_low + NET field_write_en_low + DIRECTION OUTPUT + USE SIGNAL
 ;
- field_write_en_high + NET field_write_en_high + DIRECTION OUTPUT + USE SIGNAL
 ;
- field_fromPAT_low[7] + NET field_fromPAT_low[7] + DIRECTION OUTPUT + USE SIGNAL
 ;
- field_fromPAT_low[6] + NET field_fromPAT_low[6] + DIRECTION OUTPUT + USE SIGNAL
 ;
- field_fromPAT_low[5] + NET field_fromPAT_low[5] + DIRECTION OUTPUT + USE SIGNAL
 ;
- field_fromPAT_low[4] + NET field_fromPAT_low[4] + DIRECTION OUTPUT + USE SIGNAL
 ;
- field_fromPAT_low[3] + NET field_fromPAT_low[3] + DIRECTION OUTPUT + USE SIGNAL
 ;
- field_fromPAT_low[2] + NET field_fromPAT_low[2] + DIRECTION OUTPUT + USE SIGNAL
 ;
- field_fromPAT_low[1] + NET field_fromPAT_low[1] + DIRECTION OUTPUT + USE SIGNAL
 ;
- field_fromPAT_low[0] + NET field_fromPAT_low[0] + DIRECTION OUTPUT + USE SIGNAL
 ;
- field_fromPAT_high[7] + NET field_fromPAT_low[7] + DIRECTION OUTPUT + USE SIGNAL
 ;
- field_fromPAT_high[6] + NET field_fromPAT_low[6] + DIRECTION OUTPUT + USE SIGNAL
 ;
- field_fromPAT_high[5] + NET field_fromPAT_low[5] + DIRECTION OUTPUT + USE SIGNAL
 ;
- field_fromPAT_high[4] + NET field_fromPAT_low[4] + DIRECTION OUTPUT + USE SIGNAL
 ;
- field_fromPAT_high[3] + NET field_fromPAT_low[3] + DIRECTION OUTPUT + USE SIGNAL
 ;
- field_fromPAT_high[2] + NET field_fromPAT_low[2] + DIRECTION OUTPUT + USE SIGNAL
 ;
- field_fromPAT_high[1] + NET field_fromPAT_low[1] + DIRECTION OUTPUT + USE SIGNAL
 ;
- field_fromPAT_high[0] + NET field_fromPAT_low[0] + DIRECTION OUTPUT + USE SIGNAL
 ;
- ring_osc_start_1 + NET ring_osc_start_1 + DIRECTION OUTPUT + USE SIGNAL
 ;
- ring_osc_start_2 + NET ring_osc_start_2 + DIRECTION OUTPUT + USE SIGNAL
 ;
END PINS

SPECIALNETS 21 ;
- subc!
  + USE GROUND
 ;
- subc5v!
  + USE GROUND
 ;
- gnd5vo!
  + USE GROUND
 ;
- gnd5vr!
  + USE GROUND
 ;
- gnd5vl!
  + USE GROUND
 ;
- subc1v8!
  + USE GROUND
 ;
- gnd1v8o!
  + USE GROUND
 ;
- gnd1v8r!
  + USE GROUND
 ;
- gnd1v8l!
  + USE GROUND
 ;
- gnd!
  + USE GROUND
 ;
- por5vr!
  + USE POWER
 ;
- trig5v!
  + USE POWER
 ;
- vdd5vo!
  + USE POWER
 ;
- vdd5vr!
  + USE POWER
 ;
- vdd5vl!
  + USE POWER
 ;
- trig1v8!
  + USE POWER
 ;
- por1v8r!
  + USE POWER
 ;
- vdd1v8o!
  + USE POWER
 ;
- vdd1v8r!
  + USE POWER
 ;
- vdd1v8l!
  + USE POWER
 ;
- vdd!
  + USE POWER
 ;
END SPECIALNETS

END DESIGN
