

================================================================
== Vivado HLS Report for 'conv_1'
================================================================
* Date:           Wed Aug  7 15:30:45 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        cnn_ap_lp
* Solution:       mp1_fp3_ap_d1_r2
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|    16.881|        2.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  114973|  123085|  114973|  123085|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+--------+--------+-------------+-----------+-----------+------+----------+
        |                     |     Latency     |  Iteration  |  Initiation Interval  | Trip |          |
        |      Loop Name      |   min  |   max  |   Latency   |  achieved |   target  | Count| Pipelined|
        +---------------------+--------+--------+-------------+-----------+-----------+------+----------+
        |- Row_Loop           |  114972|  123084| 4422 ~ 4734 |          -|          -|    26|    no    |
        | + Col_Loop          |    4420|    4732|  170 ~ 182  |          -|          -|    26|    no    |
        |  ++ Filter1_Loop    |     168|     180|   28 ~ 30   |          -|          -|     6|    no    |
        |   +++ W_Row_Loop    |      24|      24|            8|          -|          -|     3|    no    |
        |    ++++ W_Col_Loop  |       6|       6|            2|          -|          -|     3|    no    |
        +---------------------+--------+--------+-------------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 5 3 
5 --> 8 6 
6 --> 7 5 
7 --> 6 
8 --> 9 11 
9 --> 10 
10 --> 11 
11 --> 4 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 12 [1/1] (1.76ns)   --->   "br label %1" [cnn_ap_lp/conv_1.cpp:8]   --->   Operation 12 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 3.78>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%r_0 = phi i5 [ 0, %0 ], [ %r, %Row_Loop_end ]"   --->   Operation 13 'phi' 'r_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (1.36ns)   --->   "%icmp_ln8 = icmp eq i5 %r_0, -6" [cnn_ap_lp/conv_1.cpp:8]   --->   Operation 14 'icmp' 'icmp_ln8' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 26, i64 26, i64 26)"   --->   Operation 15 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (1.78ns)   --->   "%r = add i5 %r_0, 1" [cnn_ap_lp/conv_1.cpp:8]   --->   Operation 16 'add' 'r' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "br i1 %icmp_ln8, label %8, label %Row_Loop_begin" [cnn_ap_lp/conv_1.cpp:8]   --->   Operation 17 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str1047) nounwind" [cnn_ap_lp/conv_1.cpp:9]   --->   Operation 18 'specloopname' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str1047)" [cnn_ap_lp/conv_1.cpp:9]   --->   Operation 19 'specregionbegin' 'tmp' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%trunc_ln203 = trunc i5 %r_0 to i1" [cnn_ap_lp/conv_1.cpp:32]   --->   Operation 20 'trunc' 'trunc_ln203' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%tmp_15 = call i4 @_ssdm_op_PartSelect.i4.i5.i32.i32(i5 %r_0, i32 1, i32 4)" [cnn_ap_lp/conv_1.cpp:30]   --->   Operation 21 'partselect' 'tmp_15' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln203 = zext i4 %tmp_15 to i9" [cnn_ap_lp/conv_1.cpp:30]   --->   Operation 22 'zext' 'zext_ln203' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (3.78ns)   --->   "%mul_ln203 = mul i9 26, %zext_ln203" [cnn_ap_lp/conv_1.cpp:30]   --->   Operation 23 'mul' 'mul_ln203' <Predicate = (!icmp_ln8)> <Delay = 3.78> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.78> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (1.76ns)   --->   "br label %2" [cnn_ap_lp/conv_1.cpp:11]   --->   Operation 24 'br' <Predicate = (!icmp_ln8)> <Delay = 1.76>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "ret void" [cnn_ap_lp/conv_1.cpp:37]   --->   Operation 25 'ret' <Predicate = (icmp_ln8)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.37>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%c_0 = phi i5 [ 0, %Row_Loop_begin ], [ %c, %Col_Loop_end ]"   --->   Operation 26 'phi' 'c_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (1.36ns)   --->   "%icmp_ln11 = icmp eq i5 %c_0, -6" [cnn_ap_lp/conv_1.cpp:11]   --->   Operation 27 'icmp' 'icmp_ln11' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%empty_58 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 26, i64 26, i64 26)"   --->   Operation 28 'speclooptripcount' 'empty_58' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (1.78ns)   --->   "%c = add i5 %c_0, 1" [cnn_ap_lp/conv_1.cpp:11]   --->   Operation 29 'add' 'c' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "br i1 %icmp_ln11, label %Row_Loop_end, label %Col_Loop_begin" [cnn_ap_lp/conv_1.cpp:11]   --->   Operation 30 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str21048) nounwind" [cnn_ap_lp/conv_1.cpp:12]   --->   Operation 31 'specloopname' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str21048)" [cnn_ap_lp/conv_1.cpp:12]   --->   Operation 32 'specregionbegin' 'tmp_s' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln203_14 = zext i5 %c_0 to i9" [cnn_ap_lp/conv_1.cpp:30]   --->   Operation 33 'zext' 'zext_ln203_14' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (1.82ns)   --->   "%add_ln203 = add i9 %zext_ln203_14, %mul_ln203" [cnn_ap_lp/conv_1.cpp:30]   --->   Operation 34 'add' 'add_ln203' <Predicate = (!icmp_ln11)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%p_shl_cast = call i12 @_ssdm_op_BitConcatenate.i12.i9.i3(i9 %add_ln203, i3 0)" [cnn_ap_lp/conv_1.cpp:30]   --->   Operation 35 'bitconcatenate' 'p_shl_cast' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_16 = call i10 @_ssdm_op_BitConcatenate.i10.i9.i1(i9 %add_ln203, i1 false)" [cnn_ap_lp/conv_1.cpp:30]   --->   Operation 36 'bitconcatenate' 'tmp_16' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln203_15 = zext i10 %tmp_16 to i12" [cnn_ap_lp/conv_1.cpp:30]   --->   Operation 37 'zext' 'zext_ln203_15' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (1.54ns)   --->   "%sub_ln203 = sub i12 %p_shl_cast, %zext_ln203_15" [cnn_ap_lp/conv_1.cpp:30]   --->   Operation 38 'sub' 'sub_ln203' <Predicate = (!icmp_ln11)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (1.76ns)   --->   "br label %3" [cnn_ap_lp/conv_1.cpp:14]   --->   Operation 39 'br' <Predicate = (!icmp_ln11)> <Delay = 1.76>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%empty_65 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str1047, i32 %tmp)" [cnn_ap_lp/conv_1.cpp:36]   --->   Operation 40 'specregionend' 'empty_65' <Predicate = (icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "br label %1" [cnn_ap_lp/conv_1.cpp:8]   --->   Operation 41 'br' <Predicate = (icmp_ln11)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.76>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%f_0 = phi i3 [ 0, %Col_Loop_begin ], [ %f, %Filter1_Loop_end ]"   --->   Operation 42 'phi' 'f_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (1.13ns)   --->   "%icmp_ln14 = icmp eq i3 %f_0, -2" [cnn_ap_lp/conv_1.cpp:14]   --->   Operation 43 'icmp' 'icmp_ln14' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%empty_59 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6)"   --->   Operation 44 'speclooptripcount' 'empty_59' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (1.65ns)   --->   "%f = add i3 %f_0, 1" [cnn_ap_lp/conv_1.cpp:14]   --->   Operation 45 'add' 'f' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "br i1 %icmp_ln14, label %Col_Loop_end, label %Filter1_Loop_begin" [cnn_ap_lp/conv_1.cpp:14]   --->   Operation 46 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str31049) nounwind" [cnn_ap_lp/conv_1.cpp:15]   --->   Operation 47 'specloopname' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str31049)" [cnn_ap_lp/conv_1.cpp:15]   --->   Operation 48 'specregionbegin' 'tmp_4' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln23 = zext i3 %f_0 to i64" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 49 'zext' 'zext_ln23' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln203_16 = zext i3 %f_0 to i7" [cnn_ap_lp/conv_1.cpp:30]   --->   Operation 50 'zext' 'zext_ln203_16' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln203_17 = zext i3 %f_0 to i12" [cnn_ap_lp/conv_1.cpp:30]   --->   Operation 51 'zext' 'zext_ln203_17' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (1.54ns)   --->   "%add_ln203_7 = add i12 %sub_ln203, %zext_ln203_17" [cnn_ap_lp/conv_1.cpp:30]   --->   Operation 52 'add' 'add_ln203_7' <Predicate = (!icmp_ln14)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln203_18 = zext i12 %add_ln203_7 to i64" [cnn_ap_lp/conv_1.cpp:30]   --->   Operation 53 'zext' 'zext_ln203_18' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%conv_out_0_V_addr = getelementptr [2028 x i14]* %conv_out_0_V, i64 0, i64 %zext_ln203_18" [cnn_ap_lp/conv_1.cpp:30]   --->   Operation 54 'getelementptr' 'conv_out_0_V_addr' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%conv_out_1_V_addr = getelementptr [2028 x i14]* %conv_out_1_V, i64 0, i64 %zext_ln203_18" [cnn_ap_lp/conv_1.cpp:30]   --->   Operation 55 'getelementptr' 'conv_out_1_V_addr' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (1.76ns)   --->   "br label %4" [cnn_ap_lp/conv_1.cpp:18]   --->   Operation 56 'br' <Predicate = (!icmp_ln14)> <Delay = 1.76>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%empty_64 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str21048, i32 %tmp_s)" [cnn_ap_lp/conv_1.cpp:35]   --->   Operation 57 'specregionend' 'empty_64' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "br label %2" [cnn_ap_lp/conv_1.cpp:11]   --->   Operation 58 'br' <Predicate = (icmp_ln14)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 3.51>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "%p_Val2_s = phi i14 [ 0, %Filter1_Loop_begin ], [ %p_Val2_26, %W_Row_Loop_end ]"   --->   Operation 59 'phi' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "%wr_0 = phi i2 [ 0, %Filter1_Loop_begin ], [ %wr, %W_Row_Loop_end ]"   --->   Operation 60 'phi' 'wr_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln18 = zext i2 %wr_0 to i5" [cnn_ap_lp/conv_1.cpp:18]   --->   Operation 61 'zext' 'zext_ln18' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 62 [1/1] (0.95ns)   --->   "%icmp_ln18 = icmp eq i2 %wr_0, -1" [cnn_ap_lp/conv_1.cpp:18]   --->   Operation 62 'icmp' 'icmp_ln18' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%empty_60 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 63 'speclooptripcount' 'empty_60' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (1.56ns)   --->   "%wr = add i2 %wr_0, 1" [cnn_ap_lp/conv_1.cpp:18]   --->   Operation 64 'add' 'wr' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "br i1 %icmp_ln18, label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i, label %W_Row_Loop_begin" [cnn_ap_lp/conv_1.cpp:18]   --->   Operation 65 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str41050) nounwind" [cnn_ap_lp/conv_1.cpp:19]   --->   Operation 66 'specloopname' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str41050)" [cnn_ap_lp/conv_1.cpp:19]   --->   Operation 67 'specregionbegin' 'tmp_5' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_6 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %wr_0, i2 0)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 68 'bitconcatenate' 'tmp_6' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln1116 = zext i4 %tmp_6 to i5" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 69 'zext' 'zext_ln1116' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (1.73ns)   --->   "%sub_ln1116 = sub i5 %zext_ln1116, %zext_ln18" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 70 'sub' 'sub_ln1116' <Predicate = (!icmp_ln18)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%sext_ln1116 = sext i5 %sub_ln1116 to i6" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 71 'sext' 'sext_ln1116' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (1.78ns)   --->   "%add_ln23 = add i5 %zext_ln18, %r_0" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 72 'add' 'add_ln23' <Predicate = (!icmp_ln18)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_8 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %add_ln23, i5 0)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 73 'bitconcatenate' 'tmp_8' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln1117 = zext i10 %tmp_8 to i11" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 74 'zext' 'zext_ln1117' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_9 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %add_ln23, i2 0)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 75 'bitconcatenate' 'tmp_9' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln1117_4 = zext i7 %tmp_9 to i11" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 76 'zext' 'zext_ln1117_4' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 77 [1/1] (1.73ns)   --->   "%sub_ln1117 = sub i11 %zext_ln1117, %zext_ln1117_4" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 77 'sub' 'sub_ln1117' <Predicate = (!icmp_ln18)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 78 [1/1] (1.76ns)   --->   "br label %5" [cnn_ap_lp/conv_1.cpp:21]   --->   Operation 78 'br' <Predicate = (!icmp_ln18)> <Delay = 1.76>
ST_5 : Operation 79 [1/1] (0.00ns)   --->   "%conv_1_bias_V_addr = getelementptr [6 x i7]* @conv_1_bias_V, i64 0, i64 %zext_ln23" [cnn_ap_lp/conv_1.cpp:26]   --->   Operation 79 'getelementptr' 'conv_1_bias_V_addr' <Predicate = (icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 80 [2/2] (3.25ns)   --->   "%p_Val2_22 = load i7* %conv_1_bias_V_addr, align 1" [cnn_ap_lp/conv_1.cpp:26]   --->   Operation 80 'load' 'p_Val2_22' <Predicate = (icmp_ln18)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 6> <ROM>

State 6 <SV = 5> <Delay = 8.61>
ST_6 : Operation 81 [1/1] (0.00ns)   --->   "%p_Val2_26 = phi i14 [ %p_Val2_s, %W_Row_Loop_begin ], [ %w_sum_V, %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i ]"   --->   Operation 81 'phi' 'p_Val2_26' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 82 [1/1] (0.00ns)   --->   "%wc_0 = phi i2 [ 0, %W_Row_Loop_begin ], [ %wc, %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i ]"   --->   Operation 82 'phi' 'wc_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln21 = zext i2 %wc_0 to i5" [cnn_ap_lp/conv_1.cpp:21]   --->   Operation 83 'zext' 'zext_ln21' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 84 [1/1] (0.95ns)   --->   "%icmp_ln21 = icmp eq i2 %wc_0, -1" [cnn_ap_lp/conv_1.cpp:21]   --->   Operation 84 'icmp' 'icmp_ln21' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 85 [1/1] (0.00ns)   --->   "%empty_61 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 85 'speclooptripcount' 'empty_61' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 86 [1/1] (1.56ns)   --->   "%wc = add i2 %wc_0, 1" [cnn_ap_lp/conv_1.cpp:21]   --->   Operation 86 'add' 'wc' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 87 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21, label %W_Row_Loop_end, label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i" [cnn_ap_lp/conv_1.cpp:21]   --->   Operation 87 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 88 [1/1] (0.00ns)   --->   "%zext_ln1116_6 = zext i2 %wc_0 to i6" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 88 'zext' 'zext_ln1116_6' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_6 : Operation 89 [1/1] (1.78ns)   --->   "%add_ln1116 = add i6 %sext_ln1116, %zext_ln1116_6" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 89 'add' 'add_ln1116' <Predicate = (!icmp_ln21)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 90 [1/1] (0.00ns)   --->   "%trunc_ln1116 = trunc i6 %add_ln1116 to i4" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 90 'trunc' 'trunc_ln1116' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_6 : Operation 91 [1/1] (0.00ns)   --->   "%p_shl5_cast = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %trunc_ln1116, i3 0)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 91 'bitconcatenate' 'p_shl5_cast' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_6 : Operation 92 [1/1] (0.00ns)   --->   "%p_shl6_cast = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %add_ln1116, i1 false)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 92 'bitconcatenate' 'p_shl6_cast' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_6 : Operation 93 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1116_2 = sub i7 %p_shl5_cast, %p_shl6_cast" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 93 'sub' 'sub_ln1116_2' <Predicate = (!icmp_ln21)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 94 [1/1] (3.58ns) (root node of TernaryAdder)   --->   "%add_ln1116_3 = add i7 %sub_ln1116_2, %zext_ln203_16" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 94 'add' 'add_ln1116_3' <Predicate = (!icmp_ln21)> <Delay = 3.58> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 95 [1/1] (0.00ns)   --->   "%zext_ln1116_7 = zext i7 %add_ln1116_3 to i64" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 95 'zext' 'zext_ln1116_7' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_6 : Operation 96 [1/1] (0.00ns)   --->   "%conv_1_weights_V_add = getelementptr [54 x i9]* @conv_1_weights_V, i64 0, i64 %zext_ln1116_7" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 96 'getelementptr' 'conv_1_weights_V_add' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_6 : Operation 97 [1/1] (1.78ns)   --->   "%add_ln23_1 = add i5 %zext_ln21, %c_0" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 97 'add' 'add_ln23_1' <Predicate = (!icmp_ln21)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 98 [1/1] (0.00ns)   --->   "%zext_ln1117_5 = zext i5 %add_ln23_1 to i11" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 98 'zext' 'zext_ln1117_5' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_6 : Operation 99 [1/1] (1.63ns)   --->   "%add_ln1117 = add i11 %sub_ln1117, %zext_ln1117_5" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 99 'add' 'add_ln1117' <Predicate = (!icmp_ln21)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 100 [1/1] (0.00ns)   --->   "%sext_ln1117 = sext i11 %add_ln1117 to i64" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 100 'sext' 'sext_ln1117' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_6 : Operation 101 [1/1] (0.00ns)   --->   "%input_V_addr = getelementptr [784 x i14]* %input_V, i64 0, i64 %sext_ln1117" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 101 'getelementptr' 'input_V_addr' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_6 : Operation 102 [2/2] (3.25ns)   --->   "%conv_1_weights_V_loa = load i9* %conv_1_weights_V_add, align 2" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 102 'load' 'conv_1_weights_V_loa' <Predicate = (!icmp_ln21)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 6> <ROM>
ST_6 : Operation 103 [2/2] (3.25ns)   --->   "%input_V_load = load i14* %input_V_addr, align 2" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 103 'load' 'input_V_load' <Predicate = (!icmp_ln21)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 2028> <RAM>
ST_6 : Operation 104 [1/1] (0.00ns)   --->   "%empty_62 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str41050, i32 %tmp_5)" [cnn_ap_lp/conv_1.cpp:25]   --->   Operation 104 'specregionend' 'empty_62' <Predicate = (icmp_ln21)> <Delay = 0.00>
ST_6 : Operation 105 [1/1] (0.00ns)   --->   "br label %4" [cnn_ap_lp/conv_1.cpp:18]   --->   Operation 105 'br' <Predicate = (icmp_ln21)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 12.0>
ST_7 : Operation 106 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str51051) nounwind" [cnn_ap_lp/conv_1.cpp:22]   --->   Operation 106 'specloopname' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 107 [1/2] (3.25ns)   --->   "%conv_1_weights_V_loa = load i9* %conv_1_weights_V_add, align 2" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 107 'load' 'conv_1_weights_V_loa' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 6> <ROM>
ST_7 : Operation 108 [1/1] (0.00ns)   --->   "%sext_ln1116_2 = sext i9 %conv_1_weights_V_loa to i24" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 108 'sext' 'sext_ln1116_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 109 [1/2] (3.25ns)   --->   "%input_V_load = load i14* %input_V_addr, align 2" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 109 'load' 'input_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 2028> <RAM>
ST_7 : Operation 110 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i14 %input_V_load to i24" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 110 'sext' 'sext_ln1118' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 111 [1/1] (6.38ns) (root node of the DSP)   --->   "%r_V = mul i24 %sext_ln1118, %sext_ln1116_2" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 111 'mul' 'r_V' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 112 [1/1] (0.00ns)   --->   "%sext_ln1118_2 = sext i24 %r_V to i28" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 112 'sext' 'sext_ln1118_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 113 [1/1] (0.00ns)   --->   "%lhs_V = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %p_Val2_26, i8 0)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 113 'bitconcatenate' 'lhs_V' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 114 [1/1] (0.00ns)   --->   "%zext_ln728 = zext i22 %lhs_V to i29" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 114 'zext' 'zext_ln728' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 115 [1/1] (0.00ns)   --->   "%zext_ln703 = zext i28 %sext_ln1118_2 to i29" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 115 'zext' 'zext_ln703' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 116 [1/1] (2.43ns)   --->   "%ret_V = add nsw i29 %zext_ln703, %zext_ln728" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 116 'add' 'ret_V' <Predicate = true> <Delay = 2.43> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 117 [1/1] (0.00ns)   --->   "%w_sum_V = call i14 @_ssdm_op_PartSelect.i14.i29.i32.i32(i29 %ret_V, i32 8, i32 21)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 117 'partselect' 'w_sum_V' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 118 [1/1] (0.00ns)   --->   "br label %5" [cnn_ap_lp/conv_1.cpp:21]   --->   Operation 118 'br' <Predicate = true> <Delay = 0.00>

State 8 <SV = 5> <Delay = 7.27>
ST_8 : Operation 119 [1/2] (3.25ns)   --->   "%p_Val2_22 = load i7* %conv_1_bias_V_addr, align 1" [cnn_ap_lp/conv_1.cpp:26]   --->   Operation 119 'load' 'p_Val2_22' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 6> <ROM>
ST_8 : Operation 120 [1/1] (0.00ns)   --->   "%sext_ln1265 = sext i7 %p_Val2_22 to i14" [cnn_ap_lp/conv_1.cpp:26]   --->   Operation 120 'sext' 'sext_ln1265' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 121 [1/1] (1.81ns)   --->   "%tmp_V_8 = add i14 %sext_ln1265, %p_Val2_s" [cnn_ap_lp/conv_1.cpp:26]   --->   Operation 121 'add' 'tmp_V_8' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 122 [1/1] (2.20ns)   --->   "%icmp_ln885 = icmp eq i14 %tmp_V_8, 0" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 122 'icmp' 'icmp_ln885' <Predicate = true> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 123 [1/1] (0.00ns)   --->   "br i1 %icmp_ln885, label %.critedge, label %_ifconv" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 123 'br' <Predicate = true> <Delay = 0.00>

State 9 <SV = 6> <Delay = 14.4>
ST_9 : Operation 124 [1/1] (0.00ns)   --->   "%p_Result_32 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %tmp_V_8, i32 13)" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 124 'bitselect' 'p_Result_32' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 125 [1/1] (1.81ns)   --->   "%tmp_V = sub i14 0, %tmp_V_8" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 125 'sub' 'tmp_V' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 126 [1/1] (0.70ns)   --->   "%tmp_V_9 = select i1 %p_Result_32, i14 %tmp_V, i14 %tmp_V_8" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 126 'select' 'tmp_V_9' <Predicate = true> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 127 [1/1] (0.00ns)   --->   "%p_Result_s = call i14 @llvm.part.select.i14(i14 %tmp_V_9, i32 13, i32 0) nounwind" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 127 'partselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 128 [1/1] (0.00ns)   --->   "%p_Result_33 = call i32 @_ssdm_op_BitConcatenate.i32.i18.i14(i18 -1, i14 %p_Result_s)" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 128 'bitconcatenate' 'p_Result_33' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 129 [1/1] (3.39ns)   --->   "%l = call i32 @llvm.cttz.i32(i32 %p_Result_33, i1 true) nounwind" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 129 'cttz' 'l' <Predicate = true> <Delay = 3.39> <Core = "CTTZ">   --->   Core 64 'CTTZ' <Latency = 0> <II = 1> <Delay = 3.39> <FuncUnit> <Opcode : 'cttz'> <InPorts = 1> <OutPorts = 1>
ST_9 : Operation 130 [1/1] (2.55ns)   --->   "%sub_ln894 = sub nsw i32 14, %l" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 130 'sub' 'sub_ln894' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 131 [1/1] (0.00ns)   --->   "%trunc_ln894 = trunc i32 %sub_ln894 to i14" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 131 'trunc' 'trunc_ln894' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 132 [1/1] (2.55ns)   --->   "%lsb_index = add nsw i32 -53, %sub_ln894" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 132 'add' 'lsb_index' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 133 [1/1] (0.00ns)   --->   "%tmp_18 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %lsb_index, i32 1, i32 31)" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 133 'partselect' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 134 [1/1] (2.47ns)   --->   "%icmp_ln897 = icmp sgt i31 %tmp_18, 0" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 134 'icmp' 'icmp_ln897' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 135 [1/1] (0.00ns)   --->   "%trunc_ln897 = trunc i32 %sub_ln894 to i4" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 135 'trunc' 'trunc_ln897' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 136 [1/1] (1.73ns)   --->   "%sub_ln897 = sub i4 4, %trunc_ln897" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 136 'sub' 'sub_ln897' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln897_2)   --->   "%zext_ln897 = zext i4 %sub_ln897 to i14" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 137 'zext' 'zext_ln897' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln897_2)   --->   "%lshr_ln897 = lshr i14 -1, %zext_ln897" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 138 'lshr' 'lshr_ln897' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln897_2)   --->   "%p_Result_29 = and i14 %tmp_V_9, %lshr_ln897" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 139 'and' 'p_Result_29' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 140 [1/1] (2.39ns) (out node of the LUT)   --->   "%icmp_ln897_2 = icmp ne i14 %p_Result_29, 0" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 140 'icmp' 'icmp_ln897_2' <Predicate = true> <Delay = 2.39> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 141 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%a = and i1 %icmp_ln897, %icmp_ln897_2" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 141 'and' 'a' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%tmp_19 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %lsb_index, i32 31)" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 142 'bitselect' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%xor_ln899 = xor i1 %tmp_19, true" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 143 'xor' 'xor_ln899' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 144 [1/1] (1.81ns)   --->   "%add_ln899 = add i14 -53, %trunc_ln894" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 144 'add' 'add_ln899' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 145 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%p_Result_30 = call i1 @_ssdm_op_BitSelect.i1.i14.i14(i14 %tmp_V_9, i14 %add_ln899)" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 145 'bitselect' 'p_Result_30' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 146 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%and_ln899 = and i1 %p_Result_30, %xor_ln899" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 146 'and' 'and_ln899' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 147 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%or_ln899 = or i1 %and_ln899, %a" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 147 'or' 'or_ln899' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 148 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 0, i1 %or_ln899)" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 148 'bitconcatenate' 'or_ln' <Predicate = true> <Delay = 0.97>
ST_9 : Operation 149 [1/1] (2.47ns)   --->   "%icmp_ln908 = icmp sgt i32 %lsb_index, 0" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 149 'icmp' 'icmp_ln908' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 150 [1/1] (0.00ns)   --->   "%trunc_ln893 = trunc i32 %l to i11" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 150 'trunc' 'trunc_ln893' <Predicate = true> <Delay = 0.00>

State 10 <SV = 7> <Delay = 16.8>
ST_10 : Operation 151 [1/1] (0.00ns) (grouped into LUT with out node m_8)   --->   "%m = zext i14 %tmp_V_9 to i64" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 151 'zext' 'm' <Predicate = (!icmp_ln908)> <Delay = 0.00>
ST_10 : Operation 152 [1/1] (0.00ns) (grouped into LUT with out node m_8)   --->   "%zext_ln907_2 = zext i14 %tmp_V_9 to i32" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 152 'zext' 'zext_ln907_2' <Predicate = (icmp_ln908)> <Delay = 0.00>
ST_10 : Operation 153 [1/1] (2.55ns)   --->   "%add_ln908 = add nsw i32 -54, %sub_ln894" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 153 'add' 'add_ln908' <Predicate = (icmp_ln908)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node m_8)   --->   "%lshr_ln908 = lshr i32 %zext_ln907_2, %add_ln908" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 154 'lshr' 'lshr_ln908' <Predicate = (icmp_ln908)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 155 [1/1] (0.00ns) (grouped into LUT with out node m_8)   --->   "%zext_ln908 = zext i32 %lshr_ln908 to i64" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 155 'zext' 'zext_ln908' <Predicate = (icmp_ln908)> <Delay = 0.00>
ST_10 : Operation 156 [1/1] (2.55ns)   --->   "%sub_ln908 = sub i32 54, %sub_ln894" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 156 'sub' 'sub_ln908' <Predicate = (!icmp_ln908)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 157 [1/1] (0.00ns) (grouped into LUT with out node m_8)   --->   "%zext_ln908_2 = zext i32 %sub_ln908 to i64" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 157 'zext' 'zext_ln908_2' <Predicate = (!icmp_ln908)> <Delay = 0.00>
ST_10 : Operation 158 [1/1] (0.00ns) (grouped into LUT with out node m_8)   --->   "%shl_ln908 = shl i64 %m, %zext_ln908_2" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 158 'shl' 'shl_ln908' <Predicate = (!icmp_ln908)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 159 [1/1] (0.00ns) (grouped into LUT with out node m_8)   --->   "%m_7 = select i1 %icmp_ln908, i64 %zext_ln908, i64 %shl_ln908" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 159 'select' 'm_7' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 160 [1/1] (0.00ns) (grouped into LUT with out node m_8)   --->   "%zext_ln911 = zext i32 %or_ln to i64" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 160 'zext' 'zext_ln911' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 161 [1/1] (4.42ns) (out node of the LUT)   --->   "%m_8 = add i64 %zext_ln911, %m_7" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 161 'add' 'm_8' <Predicate = true> <Delay = 4.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 162 [1/1] (0.00ns)   --->   "%m_s = call i63 @_ssdm_op_PartSelect.i63.i64.i32.i32(i64 %m_8, i32 1, i32 63)" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 162 'partselect' 'm_s' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 163 [1/1] (0.00ns)   --->   "%m_11 = zext i63 %m_s to i64" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 163 'zext' 'm_11' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 164 [1/1] (0.00ns)   --->   "%tmp_20 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %m_8, i32 54)" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 164 'bitselect' 'tmp_20' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 165 [1/1] (0.69ns)   --->   "%select_ln915 = select i1 %tmp_20, i11 1023, i11 1022" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 165 'select' 'select_ln915' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 166 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln915 = sub i11 6, %trunc_ln893" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 166 'sub' 'sub_ln915' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 167 [1/1] (3.75ns) (root node of TernaryAdder)   --->   "%add_ln915 = add i11 %sub_ln915, %select_ln915" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 167 'add' 'add_ln915' <Predicate = true> <Delay = 3.75> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 168 [1/1] (0.00ns)   --->   "%tmp_7 = call i12 @_ssdm_op_BitConcatenate.i12.i1.i11(i1 %p_Result_32, i11 %add_ln915)" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 168 'bitconcatenate' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 169 [1/1] (0.00ns)   --->   "%p_Result_34 = call i64 @_ssdm_op_PartSet.i64.i64.i12.i32.i32(i64 %m_11, i12 %tmp_7, i32 52, i32 63)" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 169 'partset' 'p_Result_34' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 170 [1/1] (0.00ns)   --->   "%bitcast_ln729 = bitcast i64 %p_Result_34 to double" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 170 'bitcast' 'bitcast_ln729' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 171 [1/1] (0.00ns)   --->   "%trunc_ln8 = call i52 @_ssdm_op_PartSelect.i52.i64.i32.i32(i64 %m_8, i32 1, i32 52)" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 171 'partselect' 'trunc_ln8' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 172 [1/1] (1.88ns)   --->   "%icmp_ln924 = icmp ne i11 %add_ln915, -1" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 172 'icmp' 'icmp_ln924' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 173 [1/1] (2.89ns)   --->   "%icmp_ln924_2 = icmp eq i52 %trunc_ln8, 0" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 173 'icmp' 'icmp_ln924_2' <Predicate = true> <Delay = 2.89> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 174 [2/2] (5.46ns)   --->   "%tmp_3 = fcmp ogt double %bitcast_ln729, 0.000000e+00" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 174 'dcmp' 'tmp_3' <Predicate = true> <Delay = 5.46> <Core = "DCmp">   --->   Core 120 'DCmp' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 8> <Delay = 6.43>
ST_11 : Operation 175 [1/1] (0.00ns) (grouped into LUT with out node and_ln924)   --->   "%or_ln924 = or i1 %icmp_ln924_2, %icmp_ln924" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 175 'or' 'or_ln924' <Predicate = (!icmp_ln885)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 176 [1/2] (5.46ns)   --->   "%tmp_3 = fcmp ogt double %bitcast_ln729, 0.000000e+00" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 176 'dcmp' 'tmp_3' <Predicate = (!icmp_ln885)> <Delay = 5.46> <Core = "DCmp">   --->   Core 120 'DCmp' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 177 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln924 = and i1 %or_ln924, %tmp_3" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 177 'and' 'and_ln924' <Predicate = (!icmp_ln885)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 178 [1/1] (0.00ns)   --->   "br i1 %and_ln924, label %6, label %.critedge" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 178 'br' <Predicate = (!icmp_ln885)> <Delay = 0.00>
ST_11 : Operation 179 [1/1] (0.00ns)   --->   "br i1 %trunc_ln203, label %branch3, label %branch2" [cnn_ap_lp/conv_1.cpp:30]   --->   Operation 179 'br' <Predicate = (!icmp_ln885 & and_ln924)> <Delay = 0.00>
ST_11 : Operation 180 [1/1] (3.25ns)   --->   "store i14 %tmp_V_8, i14* %conv_out_0_V_addr, align 2" [cnn_ap_lp/conv_1.cpp:30]   --->   Operation 180 'store' <Predicate = (!icmp_ln885 & and_ln924 & !trunc_ln203)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 2028> <RAM>
ST_11 : Operation 181 [1/1] (0.00ns)   --->   "br label %7" [cnn_ap_lp/conv_1.cpp:30]   --->   Operation 181 'br' <Predicate = (!icmp_ln885 & and_ln924 & !trunc_ln203)> <Delay = 0.00>
ST_11 : Operation 182 [1/1] (3.25ns)   --->   "store i14 %tmp_V_8, i14* %conv_out_1_V_addr, align 2" [cnn_ap_lp/conv_1.cpp:30]   --->   Operation 182 'store' <Predicate = (!icmp_ln885 & and_ln924 & trunc_ln203)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 2028> <RAM>
ST_11 : Operation 183 [1/1] (0.00ns)   --->   "br label %7" [cnn_ap_lp/conv_1.cpp:30]   --->   Operation 183 'br' <Predicate = (!icmp_ln885 & and_ln924 & trunc_ln203)> <Delay = 0.00>
ST_11 : Operation 184 [1/1] (0.00ns)   --->   "br label %Filter1_Loop_end" [cnn_ap_lp/conv_1.cpp:30]   --->   Operation 184 'br' <Predicate = (!icmp_ln885 & and_ln924)> <Delay = 0.00>
ST_11 : Operation 185 [1/1] (0.00ns)   --->   "br i1 %trunc_ln203, label %branch1, label %branch0" [cnn_ap_lp/conv_1.cpp:32]   --->   Operation 185 'br' <Predicate = (!and_ln924) | (icmp_ln885)> <Delay = 0.00>
ST_11 : Operation 186 [1/1] (3.25ns)   --->   "store i14 0, i14* %conv_out_0_V_addr, align 2" [cnn_ap_lp/conv_1.cpp:32]   --->   Operation 186 'store' <Predicate = (!and_ln924 & !trunc_ln203) | (icmp_ln885 & !trunc_ln203)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 2028> <RAM>
ST_11 : Operation 187 [1/1] (0.00ns)   --->   "br label %.critedge4" [cnn_ap_lp/conv_1.cpp:32]   --->   Operation 187 'br' <Predicate = (!and_ln924 & !trunc_ln203) | (icmp_ln885 & !trunc_ln203)> <Delay = 0.00>
ST_11 : Operation 188 [1/1] (3.25ns)   --->   "store i14 0, i14* %conv_out_1_V_addr, align 2" [cnn_ap_lp/conv_1.cpp:32]   --->   Operation 188 'store' <Predicate = (!and_ln924 & trunc_ln203) | (icmp_ln885 & trunc_ln203)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 2028> <RAM>
ST_11 : Operation 189 [1/1] (0.00ns)   --->   "br label %.critedge4" [cnn_ap_lp/conv_1.cpp:32]   --->   Operation 189 'br' <Predicate = (!and_ln924 & trunc_ln203) | (icmp_ln885 & trunc_ln203)> <Delay = 0.00>
ST_11 : Operation 190 [1/1] (0.00ns)   --->   "br label %Filter1_Loop_end"   --->   Operation 190 'br' <Predicate = (!and_ln924) | (icmp_ln885)> <Delay = 0.00>
ST_11 : Operation 191 [1/1] (0.00ns)   --->   "%empty_63 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str31049, i32 %tmp_4)" [cnn_ap_lp/conv_1.cpp:34]   --->   Operation 191 'specregionend' 'empty_63' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 192 [1/1] (0.00ns)   --->   "br label %3" [cnn_ap_lp/conv_1.cpp:14]   --->   Operation 192 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv_out_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ conv_out_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ conv_1_weights_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_1_bias_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
br_ln8               (br               ) [ 011111111111]
r_0                  (phi              ) [ 001011111111]
icmp_ln8             (icmp             ) [ 001111111111]
empty                (speclooptripcount) [ 000000000000]
r                    (add              ) [ 011111111111]
br_ln8               (br               ) [ 000000000000]
specloopname_ln9     (specloopname     ) [ 000000000000]
tmp                  (specregionbegin  ) [ 000111111111]
trunc_ln203          (trunc            ) [ 000111111111]
tmp_15               (partselect       ) [ 000000000000]
zext_ln203           (zext             ) [ 000000000000]
mul_ln203            (mul              ) [ 000111111111]
br_ln11              (br               ) [ 001111111111]
ret_ln37             (ret              ) [ 000000000000]
c_0                  (phi              ) [ 000101110000]
icmp_ln11            (icmp             ) [ 001111111111]
empty_58             (speclooptripcount) [ 000000000000]
c                    (add              ) [ 001111111111]
br_ln11              (br               ) [ 000000000000]
specloopname_ln12    (specloopname     ) [ 000000000000]
tmp_s                (specregionbegin  ) [ 000011111111]
zext_ln203_14        (zext             ) [ 000000000000]
add_ln203            (add              ) [ 000000000000]
p_shl_cast           (bitconcatenate   ) [ 000000000000]
tmp_16               (bitconcatenate   ) [ 000000000000]
zext_ln203_15        (zext             ) [ 000000000000]
sub_ln203            (sub              ) [ 000011111111]
br_ln14              (br               ) [ 001111111111]
empty_65             (specregionend    ) [ 000000000000]
br_ln8               (br               ) [ 011111111111]
f_0                  (phi              ) [ 000010000000]
icmp_ln14            (icmp             ) [ 001111111111]
empty_59             (speclooptripcount) [ 000000000000]
f                    (add              ) [ 001111111111]
br_ln14              (br               ) [ 000000000000]
specloopname_ln15    (specloopname     ) [ 000000000000]
tmp_4                (specregionbegin  ) [ 000001111111]
zext_ln23            (zext             ) [ 000001110000]
zext_ln203_16        (zext             ) [ 000001110000]
zext_ln203_17        (zext             ) [ 000000000000]
add_ln203_7          (add              ) [ 000000000000]
zext_ln203_18        (zext             ) [ 000000000000]
conv_out_0_V_addr    (getelementptr    ) [ 000001111111]
conv_out_1_V_addr    (getelementptr    ) [ 000001111111]
br_ln18              (br               ) [ 001111111111]
empty_64             (specregionend    ) [ 000000000000]
br_ln11              (br               ) [ 001111111111]
p_Val2_s             (phi              ) [ 000001111000]
wr_0                 (phi              ) [ 000001000000]
zext_ln18            (zext             ) [ 000000000000]
icmp_ln18            (icmp             ) [ 001111111111]
empty_60             (speclooptripcount) [ 000000000000]
wr                   (add              ) [ 001111111111]
br_ln18              (br               ) [ 000000000000]
specloopname_ln19    (specloopname     ) [ 000000000000]
tmp_5                (specregionbegin  ) [ 000000110000]
tmp_6                (bitconcatenate   ) [ 000000000000]
zext_ln1116          (zext             ) [ 000000000000]
sub_ln1116           (sub              ) [ 000000000000]
sext_ln1116          (sext             ) [ 000000110000]
add_ln23             (add              ) [ 000000000000]
tmp_8                (bitconcatenate   ) [ 000000000000]
zext_ln1117          (zext             ) [ 000000000000]
tmp_9                (bitconcatenate   ) [ 000000000000]
zext_ln1117_4        (zext             ) [ 000000000000]
sub_ln1117           (sub              ) [ 000000110000]
br_ln21              (br               ) [ 001111111111]
conv_1_bias_V_addr   (getelementptr    ) [ 000000001000]
p_Val2_26            (phi              ) [ 001111111111]
wc_0                 (phi              ) [ 000000100000]
zext_ln21            (zext             ) [ 000000000000]
icmp_ln21            (icmp             ) [ 001111111111]
empty_61             (speclooptripcount) [ 000000000000]
wc                   (add              ) [ 001111111111]
br_ln21              (br               ) [ 000000000000]
zext_ln1116_6        (zext             ) [ 000000000000]
add_ln1116           (add              ) [ 000000000000]
trunc_ln1116         (trunc            ) [ 000000000000]
p_shl5_cast          (bitconcatenate   ) [ 000000000000]
p_shl6_cast          (bitconcatenate   ) [ 000000000000]
sub_ln1116_2         (sub              ) [ 000000000000]
add_ln1116_3         (add              ) [ 000000000000]
zext_ln1116_7        (zext             ) [ 000000000000]
conv_1_weights_V_add (getelementptr    ) [ 000000010000]
add_ln23_1           (add              ) [ 000000000000]
zext_ln1117_5        (zext             ) [ 000000000000]
add_ln1117           (add              ) [ 000000000000]
sext_ln1117          (sext             ) [ 000000000000]
input_V_addr         (getelementptr    ) [ 000000010000]
empty_62             (specregionend    ) [ 000000000000]
br_ln18              (br               ) [ 001111111111]
specloopname_ln22    (specloopname     ) [ 000000000000]
conv_1_weights_V_loa (load             ) [ 000000000000]
sext_ln1116_2        (sext             ) [ 000000000000]
input_V_load         (load             ) [ 000000000000]
sext_ln1118          (sext             ) [ 000000000000]
r_V                  (mul              ) [ 000000000000]
sext_ln1118_2        (sext             ) [ 000000000000]
lhs_V                (bitconcatenate   ) [ 000000000000]
zext_ln728           (zext             ) [ 000000000000]
zext_ln703           (zext             ) [ 000000000000]
ret_V                (add              ) [ 000000000000]
w_sum_V              (partselect       ) [ 001111111111]
br_ln21              (br               ) [ 001111111111]
p_Val2_22            (load             ) [ 000000000000]
sext_ln1265          (sext             ) [ 000000000000]
tmp_V_8              (add              ) [ 000000000111]
icmp_ln885           (icmp             ) [ 001111111111]
br_ln29              (br               ) [ 000000000000]
p_Result_32          (bitselect        ) [ 000000000010]
tmp_V                (sub              ) [ 000000000000]
tmp_V_9              (select           ) [ 000000000010]
p_Result_s           (partselect       ) [ 000000000000]
p_Result_33          (bitconcatenate   ) [ 000000000000]
l                    (cttz             ) [ 000000000000]
sub_ln894            (sub              ) [ 000000000010]
trunc_ln894          (trunc            ) [ 000000000000]
lsb_index            (add              ) [ 000000000000]
tmp_18               (partselect       ) [ 000000000000]
icmp_ln897           (icmp             ) [ 000000000000]
trunc_ln897          (trunc            ) [ 000000000000]
sub_ln897            (sub              ) [ 000000000000]
zext_ln897           (zext             ) [ 000000000000]
lshr_ln897           (lshr             ) [ 000000000000]
p_Result_29          (and              ) [ 000000000000]
icmp_ln897_2         (icmp             ) [ 000000000000]
a                    (and              ) [ 000000000000]
tmp_19               (bitselect        ) [ 000000000000]
xor_ln899            (xor              ) [ 000000000000]
add_ln899            (add              ) [ 000000000000]
p_Result_30          (bitselect        ) [ 000000000000]
and_ln899            (and              ) [ 000000000000]
or_ln899             (or               ) [ 000000000000]
or_ln                (bitconcatenate   ) [ 000000000010]
icmp_ln908           (icmp             ) [ 000000000010]
trunc_ln893          (trunc            ) [ 000000000010]
m                    (zext             ) [ 000000000000]
zext_ln907_2         (zext             ) [ 000000000000]
add_ln908            (add              ) [ 000000000000]
lshr_ln908           (lshr             ) [ 000000000000]
zext_ln908           (zext             ) [ 000000000000]
sub_ln908            (sub              ) [ 000000000000]
zext_ln908_2         (zext             ) [ 000000000000]
shl_ln908            (shl              ) [ 000000000000]
m_7                  (select           ) [ 000000000000]
zext_ln911           (zext             ) [ 000000000000]
m_8                  (add              ) [ 000000000000]
m_s                  (partselect       ) [ 000000000000]
m_11                 (zext             ) [ 000000000000]
tmp_20               (bitselect        ) [ 000000000000]
select_ln915         (select           ) [ 000000000000]
sub_ln915            (sub              ) [ 000000000000]
add_ln915            (add              ) [ 000000000000]
tmp_7                (bitconcatenate   ) [ 000000000000]
p_Result_34          (partset          ) [ 000000000000]
bitcast_ln729        (bitcast          ) [ 001111111001]
trunc_ln8            (partselect       ) [ 000000000000]
icmp_ln924           (icmp             ) [ 001111111001]
icmp_ln924_2         (icmp             ) [ 001111111001]
or_ln924             (or               ) [ 000000000000]
tmp_3                (dcmp             ) [ 000000000000]
and_ln924            (and              ) [ 001111111111]
br_ln29              (br               ) [ 000000000000]
br_ln30              (br               ) [ 000000000000]
store_ln30           (store            ) [ 000000000000]
br_ln30              (br               ) [ 000000000000]
store_ln30           (store            ) [ 000000000000]
br_ln30              (br               ) [ 000000000000]
br_ln30              (br               ) [ 000000000000]
br_ln32              (br               ) [ 000000000000]
store_ln32           (store            ) [ 000000000000]
br_ln32              (br               ) [ 000000000000]
store_ln32           (store            ) [ 000000000000]
br_ln32              (br               ) [ 000000000000]
br_ln0               (br               ) [ 000000000000]
empty_63             (specregionend    ) [ 000000000000]
br_ln14              (br               ) [ 001111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="conv_out_0_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_out_0_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="conv_out_1_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_out_1_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="conv_1_weights_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_1_weights_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="conv_1_bias_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_1_bias_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1047"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i5.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str21048"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i9.i3"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i9.i1"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str31049"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str41050"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i2.i2"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i5.i5"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i5.i2"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i4.i3"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i6.i1"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str51051"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i22.i14.i8"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i14.i29.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i14.i32"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.select.i14"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i18.i14"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.cttz.i32"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i14.i14"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i31.i1"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i63.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i1.i11"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSet.i64.i64.i12.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i52.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="158" class="1004" name="conv_out_0_V_addr_gep_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="14" slack="0"/>
<pin id="160" dir="0" index="1" bw="1" slack="0"/>
<pin id="161" dir="0" index="2" bw="12" slack="0"/>
<pin id="162" dir="1" index="3" bw="11" slack="5"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_out_0_V_addr/4 "/>
</bind>
</comp>

<comp id="165" class="1004" name="conv_out_1_V_addr_gep_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="14" slack="0"/>
<pin id="167" dir="0" index="1" bw="1" slack="0"/>
<pin id="168" dir="0" index="2" bw="12" slack="0"/>
<pin id="169" dir="1" index="3" bw="11" slack="5"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_out_1_V_addr/4 "/>
</bind>
</comp>

<comp id="172" class="1004" name="conv_1_bias_V_addr_gep_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="7" slack="0"/>
<pin id="174" dir="0" index="1" bw="1" slack="0"/>
<pin id="175" dir="0" index="2" bw="3" slack="1"/>
<pin id="176" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_1_bias_V_addr/5 "/>
</bind>
</comp>

<comp id="179" class="1004" name="grp_access_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="3" slack="0"/>
<pin id="181" dir="0" index="1" bw="7" slack="2147483647"/>
<pin id="182" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="183" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_22/5 "/>
</bind>
</comp>

<comp id="185" class="1004" name="conv_1_weights_V_add_gep_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="9" slack="0"/>
<pin id="187" dir="0" index="1" bw="1" slack="0"/>
<pin id="188" dir="0" index="2" bw="7" slack="0"/>
<pin id="189" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_1_weights_V_add/6 "/>
</bind>
</comp>

<comp id="192" class="1004" name="input_V_addr_gep_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="14" slack="0"/>
<pin id="194" dir="0" index="1" bw="1" slack="0"/>
<pin id="195" dir="0" index="2" bw="11" slack="0"/>
<pin id="196" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_V_addr/6 "/>
</bind>
</comp>

<comp id="199" class="1004" name="grp_access_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="6" slack="0"/>
<pin id="201" dir="0" index="1" bw="9" slack="2147483647"/>
<pin id="202" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="203" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_1_weights_V_loa/6 "/>
</bind>
</comp>

<comp id="205" class="1004" name="grp_access_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="10" slack="0"/>
<pin id="207" dir="0" index="1" bw="14" slack="2147483647"/>
<pin id="208" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="209" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_V_load/6 "/>
</bind>
</comp>

<comp id="211" class="1004" name="grp_access_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="11" slack="5"/>
<pin id="213" dir="0" index="1" bw="14" slack="0"/>
<pin id="214" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="215" dir="1" index="3" bw="14" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln30/11 store_ln32/11 "/>
</bind>
</comp>

<comp id="216" class="1004" name="grp_access_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="11" slack="5"/>
<pin id="218" dir="0" index="1" bw="14" slack="0"/>
<pin id="219" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="220" dir="1" index="3" bw="14" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln30/11 store_ln32/11 "/>
</bind>
</comp>

<comp id="223" class="1005" name="r_0_reg_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="5" slack="1"/>
<pin id="225" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="r_0 (phireg) "/>
</bind>
</comp>

<comp id="227" class="1004" name="r_0_phi_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="1" slack="1"/>
<pin id="229" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="230" dir="0" index="2" bw="5" slack="0"/>
<pin id="231" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="232" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="r_0/2 "/>
</bind>
</comp>

<comp id="235" class="1005" name="c_0_reg_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="5" slack="1"/>
<pin id="237" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="c_0 (phireg) "/>
</bind>
</comp>

<comp id="239" class="1004" name="c_0_phi_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="1" slack="1"/>
<pin id="241" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="242" dir="0" index="2" bw="5" slack="0"/>
<pin id="243" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="244" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c_0/3 "/>
</bind>
</comp>

<comp id="247" class="1005" name="f_0_reg_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="3" slack="1"/>
<pin id="249" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="f_0 (phireg) "/>
</bind>
</comp>

<comp id="251" class="1004" name="f_0_phi_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="1" slack="1"/>
<pin id="253" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="254" dir="0" index="2" bw="3" slack="0"/>
<pin id="255" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="256" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="f_0/4 "/>
</bind>
</comp>

<comp id="258" class="1005" name="p_Val2_s_reg_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="14" slack="1"/>
<pin id="260" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_s (phireg) "/>
</bind>
</comp>

<comp id="262" class="1004" name="p_Val2_s_phi_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="1" slack="1"/>
<pin id="264" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="265" dir="0" index="2" bw="14" slack="1"/>
<pin id="266" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="267" dir="1" index="4" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_s/5 "/>
</bind>
</comp>

<comp id="270" class="1005" name="wr_0_reg_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="2" slack="1"/>
<pin id="272" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="wr_0 (phireg) "/>
</bind>
</comp>

<comp id="274" class="1004" name="wr_0_phi_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="1" slack="1"/>
<pin id="276" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="277" dir="0" index="2" bw="2" slack="0"/>
<pin id="278" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="279" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="wr_0/5 "/>
</bind>
</comp>

<comp id="281" class="1005" name="p_Val2_26_reg_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="14" slack="1"/>
<pin id="283" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_26 (phireg) "/>
</bind>
</comp>

<comp id="285" class="1004" name="p_Val2_26_phi_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="14" slack="1"/>
<pin id="287" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="288" dir="0" index="2" bw="14" slack="1"/>
<pin id="289" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="290" dir="1" index="4" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_26/6 "/>
</bind>
</comp>

<comp id="293" class="1005" name="wc_0_reg_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="2" slack="1"/>
<pin id="295" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="wc_0 (phireg) "/>
</bind>
</comp>

<comp id="297" class="1004" name="wc_0_phi_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="1" slack="1"/>
<pin id="299" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="300" dir="0" index="2" bw="2" slack="0"/>
<pin id="301" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="302" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="wc_0/6 "/>
</bind>
</comp>

<comp id="304" class="1004" name="grp_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="64" slack="0"/>
<pin id="306" dir="0" index="1" bw="64" slack="0"/>
<pin id="307" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="dcmp(513) " fcode="dcmp"/>
<opset="tmp_3/10 "/>
</bind>
</comp>

<comp id="309" class="1004" name="icmp_ln8_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="5" slack="0"/>
<pin id="311" dir="0" index="1" bw="4" slack="0"/>
<pin id="312" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln8/2 "/>
</bind>
</comp>

<comp id="315" class="1004" name="r_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="5" slack="0"/>
<pin id="317" dir="0" index="1" bw="1" slack="0"/>
<pin id="318" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r/2 "/>
</bind>
</comp>

<comp id="321" class="1004" name="trunc_ln203_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="5" slack="0"/>
<pin id="323" dir="1" index="1" bw="1" slack="7"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln203/2 "/>
</bind>
</comp>

<comp id="325" class="1004" name="tmp_15_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="4" slack="0"/>
<pin id="327" dir="0" index="1" bw="5" slack="0"/>
<pin id="328" dir="0" index="2" bw="1" slack="0"/>
<pin id="329" dir="0" index="3" bw="4" slack="0"/>
<pin id="330" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_15/2 "/>
</bind>
</comp>

<comp id="335" class="1004" name="zext_ln203_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="4" slack="0"/>
<pin id="337" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203/2 "/>
</bind>
</comp>

<comp id="339" class="1004" name="mul_ln203_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="6" slack="0"/>
<pin id="341" dir="0" index="1" bw="4" slack="0"/>
<pin id="342" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln203/2 "/>
</bind>
</comp>

<comp id="345" class="1004" name="icmp_ln11_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="5" slack="0"/>
<pin id="347" dir="0" index="1" bw="4" slack="0"/>
<pin id="348" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln11/3 "/>
</bind>
</comp>

<comp id="351" class="1004" name="c_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="5" slack="0"/>
<pin id="353" dir="0" index="1" bw="1" slack="0"/>
<pin id="354" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c/3 "/>
</bind>
</comp>

<comp id="357" class="1004" name="zext_ln203_14_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="5" slack="0"/>
<pin id="359" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203_14/3 "/>
</bind>
</comp>

<comp id="361" class="1004" name="add_ln203_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="5" slack="0"/>
<pin id="363" dir="0" index="1" bw="9" slack="1"/>
<pin id="364" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln203/3 "/>
</bind>
</comp>

<comp id="366" class="1004" name="p_shl_cast_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="12" slack="0"/>
<pin id="368" dir="0" index="1" bw="9" slack="0"/>
<pin id="369" dir="0" index="2" bw="1" slack="0"/>
<pin id="370" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl_cast/3 "/>
</bind>
</comp>

<comp id="374" class="1004" name="tmp_16_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="10" slack="0"/>
<pin id="376" dir="0" index="1" bw="9" slack="0"/>
<pin id="377" dir="0" index="2" bw="1" slack="0"/>
<pin id="378" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_16/3 "/>
</bind>
</comp>

<comp id="382" class="1004" name="zext_ln203_15_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="10" slack="0"/>
<pin id="384" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203_15/3 "/>
</bind>
</comp>

<comp id="386" class="1004" name="sub_ln203_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="12" slack="0"/>
<pin id="388" dir="0" index="1" bw="10" slack="0"/>
<pin id="389" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln203/3 "/>
</bind>
</comp>

<comp id="392" class="1004" name="icmp_ln14_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="3" slack="0"/>
<pin id="394" dir="0" index="1" bw="2" slack="0"/>
<pin id="395" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln14/4 "/>
</bind>
</comp>

<comp id="398" class="1004" name="f_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="3" slack="0"/>
<pin id="400" dir="0" index="1" bw="1" slack="0"/>
<pin id="401" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="f/4 "/>
</bind>
</comp>

<comp id="404" class="1004" name="zext_ln23_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="3" slack="0"/>
<pin id="406" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln23/4 "/>
</bind>
</comp>

<comp id="408" class="1004" name="zext_ln203_16_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="3" slack="0"/>
<pin id="410" dir="1" index="1" bw="7" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203_16/4 "/>
</bind>
</comp>

<comp id="412" class="1004" name="zext_ln203_17_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="3" slack="0"/>
<pin id="414" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203_17/4 "/>
</bind>
</comp>

<comp id="416" class="1004" name="add_ln203_7_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="12" slack="1"/>
<pin id="418" dir="0" index="1" bw="3" slack="0"/>
<pin id="419" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln203_7/4 "/>
</bind>
</comp>

<comp id="421" class="1004" name="zext_ln203_18_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="12" slack="0"/>
<pin id="423" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203_18/4 "/>
</bind>
</comp>

<comp id="427" class="1004" name="zext_ln18_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="2" slack="0"/>
<pin id="429" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18/5 "/>
</bind>
</comp>

<comp id="431" class="1004" name="icmp_ln18_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="2" slack="0"/>
<pin id="433" dir="0" index="1" bw="1" slack="0"/>
<pin id="434" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln18/5 "/>
</bind>
</comp>

<comp id="437" class="1004" name="wr_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="2" slack="0"/>
<pin id="439" dir="0" index="1" bw="1" slack="0"/>
<pin id="440" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="wr/5 "/>
</bind>
</comp>

<comp id="443" class="1004" name="tmp_6_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="4" slack="0"/>
<pin id="445" dir="0" index="1" bw="2" slack="0"/>
<pin id="446" dir="0" index="2" bw="1" slack="0"/>
<pin id="447" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_6/5 "/>
</bind>
</comp>

<comp id="451" class="1004" name="zext_ln1116_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="4" slack="0"/>
<pin id="453" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1116/5 "/>
</bind>
</comp>

<comp id="455" class="1004" name="sub_ln1116_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="4" slack="0"/>
<pin id="457" dir="0" index="1" bw="2" slack="0"/>
<pin id="458" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1116/5 "/>
</bind>
</comp>

<comp id="461" class="1004" name="sext_ln1116_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="5" slack="0"/>
<pin id="463" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1116/5 "/>
</bind>
</comp>

<comp id="465" class="1004" name="add_ln23_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="2" slack="0"/>
<pin id="467" dir="0" index="1" bw="5" slack="3"/>
<pin id="468" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln23/5 "/>
</bind>
</comp>

<comp id="471" class="1004" name="tmp_8_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="10" slack="0"/>
<pin id="473" dir="0" index="1" bw="5" slack="0"/>
<pin id="474" dir="0" index="2" bw="1" slack="0"/>
<pin id="475" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_8/5 "/>
</bind>
</comp>

<comp id="479" class="1004" name="zext_ln1117_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="10" slack="0"/>
<pin id="481" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1117/5 "/>
</bind>
</comp>

<comp id="483" class="1004" name="tmp_9_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="7" slack="0"/>
<pin id="485" dir="0" index="1" bw="5" slack="0"/>
<pin id="486" dir="0" index="2" bw="1" slack="0"/>
<pin id="487" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_9/5 "/>
</bind>
</comp>

<comp id="491" class="1004" name="zext_ln1117_4_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="7" slack="0"/>
<pin id="493" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1117_4/5 "/>
</bind>
</comp>

<comp id="495" class="1004" name="sub_ln1117_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="10" slack="0"/>
<pin id="497" dir="0" index="1" bw="7" slack="0"/>
<pin id="498" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1117/5 "/>
</bind>
</comp>

<comp id="501" class="1004" name="zext_ln21_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="2" slack="0"/>
<pin id="503" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln21/6 "/>
</bind>
</comp>

<comp id="505" class="1004" name="icmp_ln21_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="2" slack="0"/>
<pin id="507" dir="0" index="1" bw="1" slack="0"/>
<pin id="508" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln21/6 "/>
</bind>
</comp>

<comp id="511" class="1004" name="wc_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="2" slack="0"/>
<pin id="513" dir="0" index="1" bw="1" slack="0"/>
<pin id="514" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="wc/6 "/>
</bind>
</comp>

<comp id="517" class="1004" name="zext_ln1116_6_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="2" slack="0"/>
<pin id="519" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1116_6/6 "/>
</bind>
</comp>

<comp id="521" class="1004" name="add_ln1116_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="5" slack="1"/>
<pin id="523" dir="0" index="1" bw="2" slack="0"/>
<pin id="524" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1116/6 "/>
</bind>
</comp>

<comp id="526" class="1004" name="trunc_ln1116_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="6" slack="0"/>
<pin id="528" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1116/6 "/>
</bind>
</comp>

<comp id="530" class="1004" name="p_shl5_cast_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="7" slack="0"/>
<pin id="532" dir="0" index="1" bw="4" slack="0"/>
<pin id="533" dir="0" index="2" bw="1" slack="0"/>
<pin id="534" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl5_cast/6 "/>
</bind>
</comp>

<comp id="538" class="1004" name="p_shl6_cast_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="7" slack="0"/>
<pin id="540" dir="0" index="1" bw="6" slack="0"/>
<pin id="541" dir="0" index="2" bw="1" slack="0"/>
<pin id="542" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl6_cast/6 "/>
</bind>
</comp>

<comp id="546" class="1004" name="sub_ln1116_2_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="7" slack="0"/>
<pin id="548" dir="0" index="1" bw="7" slack="0"/>
<pin id="549" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1116_2/6 "/>
</bind>
</comp>

<comp id="552" class="1004" name="add_ln1116_3_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="7" slack="0"/>
<pin id="554" dir="0" index="1" bw="3" slack="2"/>
<pin id="555" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1116_3/6 "/>
</bind>
</comp>

<comp id="557" class="1004" name="zext_ln1116_7_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="7" slack="0"/>
<pin id="559" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1116_7/6 "/>
</bind>
</comp>

<comp id="562" class="1004" name="add_ln23_1_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="2" slack="0"/>
<pin id="564" dir="0" index="1" bw="5" slack="3"/>
<pin id="565" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln23_1/6 "/>
</bind>
</comp>

<comp id="568" class="1004" name="zext_ln1117_5_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="5" slack="0"/>
<pin id="570" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1117_5/6 "/>
</bind>
</comp>

<comp id="572" class="1004" name="add_ln1117_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="11" slack="1"/>
<pin id="574" dir="0" index="1" bw="5" slack="0"/>
<pin id="575" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1117/6 "/>
</bind>
</comp>

<comp id="577" class="1004" name="sext_ln1117_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="11" slack="0"/>
<pin id="579" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1117/6 "/>
</bind>
</comp>

<comp id="582" class="1004" name="sext_ln1116_2_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="9" slack="0"/>
<pin id="584" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1116_2/7 "/>
</bind>
</comp>

<comp id="586" class="1004" name="sext_ln1118_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="14" slack="0"/>
<pin id="588" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118/7 "/>
</bind>
</comp>

<comp id="590" class="1004" name="sext_ln1118_2_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="23" slack="0"/>
<pin id="592" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_2/7 "/>
</bind>
</comp>

<comp id="593" class="1004" name="lhs_V_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="22" slack="0"/>
<pin id="595" dir="0" index="1" bw="14" slack="1"/>
<pin id="596" dir="0" index="2" bw="1" slack="0"/>
<pin id="597" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V/7 "/>
</bind>
</comp>

<comp id="601" class="1004" name="zext_ln728_fu_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="22" slack="0"/>
<pin id="603" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln728/7 "/>
</bind>
</comp>

<comp id="605" class="1004" name="zext_ln703_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="23" slack="0"/>
<pin id="607" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln703/7 "/>
</bind>
</comp>

<comp id="609" class="1004" name="ret_V_fu_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="28" slack="0"/>
<pin id="611" dir="0" index="1" bw="22" slack="0"/>
<pin id="612" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V/7 "/>
</bind>
</comp>

<comp id="615" class="1004" name="w_sum_V_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="14" slack="0"/>
<pin id="617" dir="0" index="1" bw="29" slack="0"/>
<pin id="618" dir="0" index="2" bw="5" slack="0"/>
<pin id="619" dir="0" index="3" bw="6" slack="0"/>
<pin id="620" dir="1" index="4" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="w_sum_V/7 "/>
</bind>
</comp>

<comp id="625" class="1004" name="sext_ln1265_fu_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="7" slack="0"/>
<pin id="627" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1265/8 "/>
</bind>
</comp>

<comp id="629" class="1004" name="tmp_V_8_fu_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="7" slack="0"/>
<pin id="631" dir="0" index="1" bw="14" slack="1"/>
<pin id="632" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_V_8/8 "/>
</bind>
</comp>

<comp id="635" class="1004" name="icmp_ln885_fu_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="14" slack="0"/>
<pin id="637" dir="0" index="1" bw="1" slack="0"/>
<pin id="638" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln885/8 "/>
</bind>
</comp>

<comp id="641" class="1004" name="p_Result_32_fu_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="1" slack="0"/>
<pin id="643" dir="0" index="1" bw="14" slack="1"/>
<pin id="644" dir="0" index="2" bw="5" slack="0"/>
<pin id="645" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_32/9 "/>
</bind>
</comp>

<comp id="648" class="1004" name="tmp_V_fu_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="1" slack="0"/>
<pin id="650" dir="0" index="1" bw="14" slack="1"/>
<pin id="651" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_V/9 "/>
</bind>
</comp>

<comp id="653" class="1004" name="tmp_V_9_fu_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="1" slack="0"/>
<pin id="655" dir="0" index="1" bw="14" slack="0"/>
<pin id="656" dir="0" index="2" bw="14" slack="1"/>
<pin id="657" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_V_9/9 "/>
</bind>
</comp>

<comp id="660" class="1004" name="p_Result_s_fu_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="14" slack="0"/>
<pin id="662" dir="0" index="1" bw="14" slack="0"/>
<pin id="663" dir="0" index="2" bw="5" slack="0"/>
<pin id="664" dir="0" index="3" bw="1" slack="0"/>
<pin id="665" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_s/9 "/>
</bind>
</comp>

<comp id="670" class="1004" name="p_Result_33_fu_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="32" slack="0"/>
<pin id="672" dir="0" index="1" bw="1" slack="0"/>
<pin id="673" dir="0" index="2" bw="14" slack="0"/>
<pin id="674" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_33/9 "/>
</bind>
</comp>

<comp id="678" class="1004" name="l_fu_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="32" slack="0"/>
<pin id="680" dir="0" index="1" bw="32" slack="0"/>
<pin id="681" dir="0" index="2" bw="1" slack="0"/>
<pin id="682" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="cttz(524) " fcode="cttz"/>
<opset="l/9 "/>
</bind>
</comp>

<comp id="686" class="1004" name="sub_ln894_fu_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="5" slack="0"/>
<pin id="688" dir="0" index="1" bw="32" slack="0"/>
<pin id="689" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln894/9 "/>
</bind>
</comp>

<comp id="692" class="1004" name="trunc_ln894_fu_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="32" slack="0"/>
<pin id="694" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln894/9 "/>
</bind>
</comp>

<comp id="696" class="1004" name="lsb_index_fu_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="7" slack="0"/>
<pin id="698" dir="0" index="1" bw="32" slack="0"/>
<pin id="699" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="lsb_index/9 "/>
</bind>
</comp>

<comp id="702" class="1004" name="tmp_18_fu_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="31" slack="0"/>
<pin id="704" dir="0" index="1" bw="32" slack="0"/>
<pin id="705" dir="0" index="2" bw="1" slack="0"/>
<pin id="706" dir="0" index="3" bw="6" slack="0"/>
<pin id="707" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_18/9 "/>
</bind>
</comp>

<comp id="712" class="1004" name="icmp_ln897_fu_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="31" slack="0"/>
<pin id="714" dir="0" index="1" bw="1" slack="0"/>
<pin id="715" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln897/9 "/>
</bind>
</comp>

<comp id="718" class="1004" name="trunc_ln897_fu_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="32" slack="0"/>
<pin id="720" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln897/9 "/>
</bind>
</comp>

<comp id="722" class="1004" name="sub_ln897_fu_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="4" slack="0"/>
<pin id="724" dir="0" index="1" bw="4" slack="0"/>
<pin id="725" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln897/9 "/>
</bind>
</comp>

<comp id="728" class="1004" name="zext_ln897_fu_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="4" slack="0"/>
<pin id="730" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln897/9 "/>
</bind>
</comp>

<comp id="732" class="1004" name="lshr_ln897_fu_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="1" slack="0"/>
<pin id="734" dir="0" index="1" bw="4" slack="0"/>
<pin id="735" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln897/9 "/>
</bind>
</comp>

<comp id="738" class="1004" name="p_Result_29_fu_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="14" slack="0"/>
<pin id="740" dir="0" index="1" bw="14" slack="0"/>
<pin id="741" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_Result_29/9 "/>
</bind>
</comp>

<comp id="744" class="1004" name="icmp_ln897_2_fu_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="14" slack="0"/>
<pin id="746" dir="0" index="1" bw="1" slack="0"/>
<pin id="747" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln897_2/9 "/>
</bind>
</comp>

<comp id="750" class="1004" name="a_fu_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="1" slack="0"/>
<pin id="752" dir="0" index="1" bw="1" slack="0"/>
<pin id="753" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="a/9 "/>
</bind>
</comp>

<comp id="756" class="1004" name="tmp_19_fu_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="1" slack="0"/>
<pin id="758" dir="0" index="1" bw="32" slack="0"/>
<pin id="759" dir="0" index="2" bw="6" slack="0"/>
<pin id="760" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_19/9 "/>
</bind>
</comp>

<comp id="764" class="1004" name="xor_ln899_fu_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="1" slack="0"/>
<pin id="766" dir="0" index="1" bw="1" slack="0"/>
<pin id="767" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln899/9 "/>
</bind>
</comp>

<comp id="770" class="1004" name="add_ln899_fu_770">
<pin_list>
<pin id="771" dir="0" index="0" bw="7" slack="0"/>
<pin id="772" dir="0" index="1" bw="14" slack="0"/>
<pin id="773" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln899/9 "/>
</bind>
</comp>

<comp id="776" class="1004" name="p_Result_30_fu_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="1" slack="0"/>
<pin id="778" dir="0" index="1" bw="14" slack="0"/>
<pin id="779" dir="0" index="2" bw="14" slack="0"/>
<pin id="780" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_30/9 "/>
</bind>
</comp>

<comp id="784" class="1004" name="and_ln899_fu_784">
<pin_list>
<pin id="785" dir="0" index="0" bw="1" slack="0"/>
<pin id="786" dir="0" index="1" bw="1" slack="0"/>
<pin id="787" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln899/9 "/>
</bind>
</comp>

<comp id="790" class="1004" name="or_ln899_fu_790">
<pin_list>
<pin id="791" dir="0" index="0" bw="1" slack="0"/>
<pin id="792" dir="0" index="1" bw="1" slack="0"/>
<pin id="793" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln899/9 "/>
</bind>
</comp>

<comp id="796" class="1004" name="or_ln_fu_796">
<pin_list>
<pin id="797" dir="0" index="0" bw="32" slack="0"/>
<pin id="798" dir="0" index="1" bw="1" slack="0"/>
<pin id="799" dir="0" index="2" bw="1" slack="0"/>
<pin id="800" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln/9 "/>
</bind>
</comp>

<comp id="804" class="1004" name="icmp_ln908_fu_804">
<pin_list>
<pin id="805" dir="0" index="0" bw="32" slack="0"/>
<pin id="806" dir="0" index="1" bw="1" slack="0"/>
<pin id="807" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln908/9 "/>
</bind>
</comp>

<comp id="810" class="1004" name="trunc_ln893_fu_810">
<pin_list>
<pin id="811" dir="0" index="0" bw="32" slack="0"/>
<pin id="812" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln893/9 "/>
</bind>
</comp>

<comp id="814" class="1004" name="m_fu_814">
<pin_list>
<pin id="815" dir="0" index="0" bw="14" slack="1"/>
<pin id="816" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="m/10 "/>
</bind>
</comp>

<comp id="817" class="1004" name="zext_ln907_2_fu_817">
<pin_list>
<pin id="818" dir="0" index="0" bw="14" slack="1"/>
<pin id="819" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln907_2/10 "/>
</bind>
</comp>

<comp id="820" class="1004" name="add_ln908_fu_820">
<pin_list>
<pin id="821" dir="0" index="0" bw="7" slack="0"/>
<pin id="822" dir="0" index="1" bw="32" slack="1"/>
<pin id="823" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln908/10 "/>
</bind>
</comp>

<comp id="825" class="1004" name="lshr_ln908_fu_825">
<pin_list>
<pin id="826" dir="0" index="0" bw="14" slack="0"/>
<pin id="827" dir="0" index="1" bw="32" slack="0"/>
<pin id="828" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln908/10 "/>
</bind>
</comp>

<comp id="831" class="1004" name="zext_ln908_fu_831">
<pin_list>
<pin id="832" dir="0" index="0" bw="32" slack="0"/>
<pin id="833" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln908/10 "/>
</bind>
</comp>

<comp id="835" class="1004" name="sub_ln908_fu_835">
<pin_list>
<pin id="836" dir="0" index="0" bw="7" slack="0"/>
<pin id="837" dir="0" index="1" bw="32" slack="1"/>
<pin id="838" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln908/10 "/>
</bind>
</comp>

<comp id="840" class="1004" name="zext_ln908_2_fu_840">
<pin_list>
<pin id="841" dir="0" index="0" bw="32" slack="0"/>
<pin id="842" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln908_2/10 "/>
</bind>
</comp>

<comp id="844" class="1004" name="shl_ln908_fu_844">
<pin_list>
<pin id="845" dir="0" index="0" bw="14" slack="0"/>
<pin id="846" dir="0" index="1" bw="32" slack="0"/>
<pin id="847" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln908/10 "/>
</bind>
</comp>

<comp id="850" class="1004" name="m_7_fu_850">
<pin_list>
<pin id="851" dir="0" index="0" bw="1" slack="1"/>
<pin id="852" dir="0" index="1" bw="32" slack="0"/>
<pin id="853" dir="0" index="2" bw="64" slack="0"/>
<pin id="854" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="m_7/10 "/>
</bind>
</comp>

<comp id="857" class="1004" name="zext_ln911_fu_857">
<pin_list>
<pin id="858" dir="0" index="0" bw="32" slack="1"/>
<pin id="859" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln911/10 "/>
</bind>
</comp>

<comp id="860" class="1004" name="m_8_fu_860">
<pin_list>
<pin id="861" dir="0" index="0" bw="32" slack="0"/>
<pin id="862" dir="0" index="1" bw="64" slack="0"/>
<pin id="863" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="m_8/10 "/>
</bind>
</comp>

<comp id="866" class="1004" name="m_s_fu_866">
<pin_list>
<pin id="867" dir="0" index="0" bw="63" slack="0"/>
<pin id="868" dir="0" index="1" bw="64" slack="0"/>
<pin id="869" dir="0" index="2" bw="1" slack="0"/>
<pin id="870" dir="0" index="3" bw="7" slack="0"/>
<pin id="871" dir="1" index="4" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="m_s/10 "/>
</bind>
</comp>

<comp id="876" class="1004" name="m_11_fu_876">
<pin_list>
<pin id="877" dir="0" index="0" bw="63" slack="0"/>
<pin id="878" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="m_11/10 "/>
</bind>
</comp>

<comp id="880" class="1004" name="tmp_20_fu_880">
<pin_list>
<pin id="881" dir="0" index="0" bw="1" slack="0"/>
<pin id="882" dir="0" index="1" bw="64" slack="0"/>
<pin id="883" dir="0" index="2" bw="7" slack="0"/>
<pin id="884" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_20/10 "/>
</bind>
</comp>

<comp id="888" class="1004" name="select_ln915_fu_888">
<pin_list>
<pin id="889" dir="0" index="0" bw="1" slack="0"/>
<pin id="890" dir="0" index="1" bw="11" slack="0"/>
<pin id="891" dir="0" index="2" bw="11" slack="0"/>
<pin id="892" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln915/10 "/>
</bind>
</comp>

<comp id="896" class="1004" name="sub_ln915_fu_896">
<pin_list>
<pin id="897" dir="0" index="0" bw="4" slack="0"/>
<pin id="898" dir="0" index="1" bw="11" slack="1"/>
<pin id="899" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln915/10 "/>
</bind>
</comp>

<comp id="901" class="1004" name="add_ln915_fu_901">
<pin_list>
<pin id="902" dir="0" index="0" bw="11" slack="0"/>
<pin id="903" dir="0" index="1" bw="11" slack="0"/>
<pin id="904" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln915/10 "/>
</bind>
</comp>

<comp id="907" class="1004" name="tmp_7_fu_907">
<pin_list>
<pin id="908" dir="0" index="0" bw="12" slack="0"/>
<pin id="909" dir="0" index="1" bw="1" slack="1"/>
<pin id="910" dir="0" index="2" bw="11" slack="0"/>
<pin id="911" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_7/10 "/>
</bind>
</comp>

<comp id="914" class="1004" name="p_Result_34_fu_914">
<pin_list>
<pin id="915" dir="0" index="0" bw="64" slack="0"/>
<pin id="916" dir="0" index="1" bw="63" slack="0"/>
<pin id="917" dir="0" index="2" bw="12" slack="0"/>
<pin id="918" dir="0" index="3" bw="7" slack="0"/>
<pin id="919" dir="0" index="4" bw="7" slack="0"/>
<pin id="920" dir="1" index="5" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_34/10 "/>
</bind>
</comp>

<comp id="926" class="1004" name="bitcast_ln729_fu_926">
<pin_list>
<pin id="927" dir="0" index="0" bw="64" slack="0"/>
<pin id="928" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln729/10 "/>
</bind>
</comp>

<comp id="931" class="1004" name="trunc_ln8_fu_931">
<pin_list>
<pin id="932" dir="0" index="0" bw="52" slack="0"/>
<pin id="933" dir="0" index="1" bw="64" slack="0"/>
<pin id="934" dir="0" index="2" bw="1" slack="0"/>
<pin id="935" dir="0" index="3" bw="7" slack="0"/>
<pin id="936" dir="1" index="4" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln8/10 "/>
</bind>
</comp>

<comp id="941" class="1004" name="icmp_ln924_fu_941">
<pin_list>
<pin id="942" dir="0" index="0" bw="11" slack="0"/>
<pin id="943" dir="0" index="1" bw="1" slack="0"/>
<pin id="944" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln924/10 "/>
</bind>
</comp>

<comp id="947" class="1004" name="icmp_ln924_2_fu_947">
<pin_list>
<pin id="948" dir="0" index="0" bw="52" slack="0"/>
<pin id="949" dir="0" index="1" bw="1" slack="0"/>
<pin id="950" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln924_2/10 "/>
</bind>
</comp>

<comp id="953" class="1004" name="or_ln924_fu_953">
<pin_list>
<pin id="954" dir="0" index="0" bw="1" slack="1"/>
<pin id="955" dir="0" index="1" bw="1" slack="1"/>
<pin id="956" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln924/11 "/>
</bind>
</comp>

<comp id="957" class="1004" name="and_ln924_fu_957">
<pin_list>
<pin id="958" dir="0" index="0" bw="1" slack="0"/>
<pin id="959" dir="0" index="1" bw="1" slack="0"/>
<pin id="960" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln924/11 "/>
</bind>
</comp>

<comp id="963" class="1007" name="r_V_fu_963">
<pin_list>
<pin id="964" dir="0" index="0" bw="14" slack="0"/>
<pin id="965" dir="0" index="1" bw="9" slack="0"/>
<pin id="966" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V/7 "/>
</bind>
</comp>

<comp id="973" class="1005" name="r_reg_973">
<pin_list>
<pin id="974" dir="0" index="0" bw="5" slack="0"/>
<pin id="975" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="r "/>
</bind>
</comp>

<comp id="978" class="1005" name="trunc_ln203_reg_978">
<pin_list>
<pin id="979" dir="0" index="0" bw="1" slack="7"/>
<pin id="980" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="trunc_ln203 "/>
</bind>
</comp>

<comp id="982" class="1005" name="mul_ln203_reg_982">
<pin_list>
<pin id="983" dir="0" index="0" bw="9" slack="1"/>
<pin id="984" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln203 "/>
</bind>
</comp>

<comp id="990" class="1005" name="c_reg_990">
<pin_list>
<pin id="991" dir="0" index="0" bw="5" slack="0"/>
<pin id="992" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="c "/>
</bind>
</comp>

<comp id="995" class="1005" name="sub_ln203_reg_995">
<pin_list>
<pin id="996" dir="0" index="0" bw="12" slack="1"/>
<pin id="997" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln203 "/>
</bind>
</comp>

<comp id="1003" class="1005" name="f_reg_1003">
<pin_list>
<pin id="1004" dir="0" index="0" bw="3" slack="0"/>
<pin id="1005" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="f "/>
</bind>
</comp>

<comp id="1008" class="1005" name="zext_ln23_reg_1008">
<pin_list>
<pin id="1009" dir="0" index="0" bw="64" slack="1"/>
<pin id="1010" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln23 "/>
</bind>
</comp>

<comp id="1013" class="1005" name="zext_ln203_16_reg_1013">
<pin_list>
<pin id="1014" dir="0" index="0" bw="7" slack="2"/>
<pin id="1015" dir="1" index="1" bw="7" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln203_16 "/>
</bind>
</comp>

<comp id="1018" class="1005" name="conv_out_0_V_addr_reg_1018">
<pin_list>
<pin id="1019" dir="0" index="0" bw="11" slack="5"/>
<pin id="1020" dir="1" index="1" bw="11" slack="5"/>
</pin_list>
<bind>
<opset="conv_out_0_V_addr "/>
</bind>
</comp>

<comp id="1023" class="1005" name="conv_out_1_V_addr_reg_1023">
<pin_list>
<pin id="1024" dir="0" index="0" bw="11" slack="5"/>
<pin id="1025" dir="1" index="1" bw="11" slack="5"/>
</pin_list>
<bind>
<opset="conv_out_1_V_addr "/>
</bind>
</comp>

<comp id="1031" class="1005" name="wr_reg_1031">
<pin_list>
<pin id="1032" dir="0" index="0" bw="2" slack="0"/>
<pin id="1033" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="wr "/>
</bind>
</comp>

<comp id="1036" class="1005" name="sext_ln1116_reg_1036">
<pin_list>
<pin id="1037" dir="0" index="0" bw="6" slack="1"/>
<pin id="1038" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1116 "/>
</bind>
</comp>

<comp id="1041" class="1005" name="sub_ln1117_reg_1041">
<pin_list>
<pin id="1042" dir="0" index="0" bw="11" slack="1"/>
<pin id="1043" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln1117 "/>
</bind>
</comp>

<comp id="1046" class="1005" name="conv_1_bias_V_addr_reg_1046">
<pin_list>
<pin id="1047" dir="0" index="0" bw="3" slack="1"/>
<pin id="1048" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="conv_1_bias_V_addr "/>
</bind>
</comp>

<comp id="1054" class="1005" name="wc_reg_1054">
<pin_list>
<pin id="1055" dir="0" index="0" bw="2" slack="0"/>
<pin id="1056" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="wc "/>
</bind>
</comp>

<comp id="1059" class="1005" name="conv_1_weights_V_add_reg_1059">
<pin_list>
<pin id="1060" dir="0" index="0" bw="6" slack="1"/>
<pin id="1061" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="conv_1_weights_V_add "/>
</bind>
</comp>

<comp id="1064" class="1005" name="input_V_addr_reg_1064">
<pin_list>
<pin id="1065" dir="0" index="0" bw="10" slack="1"/>
<pin id="1066" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="input_V_addr "/>
</bind>
</comp>

<comp id="1069" class="1005" name="w_sum_V_reg_1069">
<pin_list>
<pin id="1070" dir="0" index="0" bw="14" slack="1"/>
<pin id="1071" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="w_sum_V "/>
</bind>
</comp>

<comp id="1074" class="1005" name="tmp_V_8_reg_1074">
<pin_list>
<pin id="1075" dir="0" index="0" bw="14" slack="1"/>
<pin id="1076" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_8 "/>
</bind>
</comp>

<comp id="1083" class="1005" name="icmp_ln885_reg_1083">
<pin_list>
<pin id="1084" dir="0" index="0" bw="1" slack="3"/>
<pin id="1085" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln885 "/>
</bind>
</comp>

<comp id="1087" class="1005" name="p_Result_32_reg_1087">
<pin_list>
<pin id="1088" dir="0" index="0" bw="1" slack="1"/>
<pin id="1089" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_32 "/>
</bind>
</comp>

<comp id="1092" class="1005" name="tmp_V_9_reg_1092">
<pin_list>
<pin id="1093" dir="0" index="0" bw="14" slack="1"/>
<pin id="1094" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_9 "/>
</bind>
</comp>

<comp id="1098" class="1005" name="sub_ln894_reg_1098">
<pin_list>
<pin id="1099" dir="0" index="0" bw="32" slack="1"/>
<pin id="1100" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln894 "/>
</bind>
</comp>

<comp id="1104" class="1005" name="or_ln_reg_1104">
<pin_list>
<pin id="1105" dir="0" index="0" bw="32" slack="1"/>
<pin id="1106" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="or_ln "/>
</bind>
</comp>

<comp id="1109" class="1005" name="icmp_ln908_reg_1109">
<pin_list>
<pin id="1110" dir="0" index="0" bw="1" slack="1"/>
<pin id="1111" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln908 "/>
</bind>
</comp>

<comp id="1114" class="1005" name="trunc_ln893_reg_1114">
<pin_list>
<pin id="1115" dir="0" index="0" bw="11" slack="1"/>
<pin id="1116" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln893 "/>
</bind>
</comp>

<comp id="1119" class="1005" name="bitcast_ln729_reg_1119">
<pin_list>
<pin id="1120" dir="0" index="0" bw="64" slack="1"/>
<pin id="1121" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln729 "/>
</bind>
</comp>

<comp id="1124" class="1005" name="icmp_ln924_reg_1124">
<pin_list>
<pin id="1125" dir="0" index="0" bw="1" slack="1"/>
<pin id="1126" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln924 "/>
</bind>
</comp>

<comp id="1129" class="1005" name="icmp_ln924_2_reg_1129">
<pin_list>
<pin id="1130" dir="0" index="0" bw="1" slack="1"/>
<pin id="1131" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln924_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="163"><net_src comp="2" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="164"><net_src comp="54" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="170"><net_src comp="4" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="171"><net_src comp="54" pin="0"/><net_sink comp="165" pin=1"/></net>

<net id="177"><net_src comp="8" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="178"><net_src comp="54" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="184"><net_src comp="172" pin="3"/><net_sink comp="179" pin=0"/></net>

<net id="190"><net_src comp="6" pin="0"/><net_sink comp="185" pin=0"/></net>

<net id="191"><net_src comp="54" pin="0"/><net_sink comp="185" pin=1"/></net>

<net id="197"><net_src comp="0" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="198"><net_src comp="54" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="204"><net_src comp="185" pin="3"/><net_sink comp="199" pin=0"/></net>

<net id="210"><net_src comp="192" pin="3"/><net_sink comp="205" pin=0"/></net>

<net id="221"><net_src comp="56" pin="0"/><net_sink comp="211" pin=1"/></net>

<net id="222"><net_src comp="56" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="226"><net_src comp="10" pin="0"/><net_sink comp="223" pin=0"/></net>

<net id="233"><net_src comp="223" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="234"><net_src comp="227" pin="4"/><net_sink comp="223" pin=0"/></net>

<net id="238"><net_src comp="10" pin="0"/><net_sink comp="235" pin=0"/></net>

<net id="245"><net_src comp="235" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="246"><net_src comp="239" pin="4"/><net_sink comp="235" pin=0"/></net>

<net id="250"><net_src comp="38" pin="0"/><net_sink comp="247" pin=0"/></net>

<net id="257"><net_src comp="247" pin="1"/><net_sink comp="251" pin=0"/></net>

<net id="261"><net_src comp="56" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="268"><net_src comp="258" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="269"><net_src comp="262" pin="4"/><net_sink comp="258" pin=0"/></net>

<net id="273"><net_src comp="58" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="280"><net_src comp="270" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="284"><net_src comp="281" pin="1"/><net_sink comp="262" pin=2"/></net>

<net id="291"><net_src comp="258" pin="1"/><net_sink comp="285" pin=0"/></net>

<net id="292"><net_src comp="285" pin="4"/><net_sink comp="281" pin=0"/></net>

<net id="296"><net_src comp="58" pin="0"/><net_sink comp="293" pin=0"/></net>

<net id="303"><net_src comp="293" pin="1"/><net_sink comp="297" pin=0"/></net>

<net id="308"><net_src comp="156" pin="0"/><net_sink comp="304" pin=1"/></net>

<net id="313"><net_src comp="227" pin="4"/><net_sink comp="309" pin=0"/></net>

<net id="314"><net_src comp="12" pin="0"/><net_sink comp="309" pin=1"/></net>

<net id="319"><net_src comp="227" pin="4"/><net_sink comp="315" pin=0"/></net>

<net id="320"><net_src comp="18" pin="0"/><net_sink comp="315" pin=1"/></net>

<net id="324"><net_src comp="227" pin="4"/><net_sink comp="321" pin=0"/></net>

<net id="331"><net_src comp="26" pin="0"/><net_sink comp="325" pin=0"/></net>

<net id="332"><net_src comp="227" pin="4"/><net_sink comp="325" pin=1"/></net>

<net id="333"><net_src comp="28" pin="0"/><net_sink comp="325" pin=2"/></net>

<net id="334"><net_src comp="30" pin="0"/><net_sink comp="325" pin=3"/></net>

<net id="338"><net_src comp="325" pin="4"/><net_sink comp="335" pin=0"/></net>

<net id="343"><net_src comp="32" pin="0"/><net_sink comp="339" pin=0"/></net>

<net id="344"><net_src comp="335" pin="1"/><net_sink comp="339" pin=1"/></net>

<net id="349"><net_src comp="239" pin="4"/><net_sink comp="345" pin=0"/></net>

<net id="350"><net_src comp="12" pin="0"/><net_sink comp="345" pin=1"/></net>

<net id="355"><net_src comp="239" pin="4"/><net_sink comp="351" pin=0"/></net>

<net id="356"><net_src comp="18" pin="0"/><net_sink comp="351" pin=1"/></net>

<net id="360"><net_src comp="239" pin="4"/><net_sink comp="357" pin=0"/></net>

<net id="365"><net_src comp="357" pin="1"/><net_sink comp="361" pin=0"/></net>

<net id="371"><net_src comp="36" pin="0"/><net_sink comp="366" pin=0"/></net>

<net id="372"><net_src comp="361" pin="2"/><net_sink comp="366" pin=1"/></net>

<net id="373"><net_src comp="38" pin="0"/><net_sink comp="366" pin=2"/></net>

<net id="379"><net_src comp="40" pin="0"/><net_sink comp="374" pin=0"/></net>

<net id="380"><net_src comp="361" pin="2"/><net_sink comp="374" pin=1"/></net>

<net id="381"><net_src comp="42" pin="0"/><net_sink comp="374" pin=2"/></net>

<net id="385"><net_src comp="374" pin="3"/><net_sink comp="382" pin=0"/></net>

<net id="390"><net_src comp="366" pin="3"/><net_sink comp="386" pin=0"/></net>

<net id="391"><net_src comp="382" pin="1"/><net_sink comp="386" pin=1"/></net>

<net id="396"><net_src comp="251" pin="4"/><net_sink comp="392" pin=0"/></net>

<net id="397"><net_src comp="46" pin="0"/><net_sink comp="392" pin=1"/></net>

<net id="402"><net_src comp="251" pin="4"/><net_sink comp="398" pin=0"/></net>

<net id="403"><net_src comp="50" pin="0"/><net_sink comp="398" pin=1"/></net>

<net id="407"><net_src comp="251" pin="4"/><net_sink comp="404" pin=0"/></net>

<net id="411"><net_src comp="251" pin="4"/><net_sink comp="408" pin=0"/></net>

<net id="415"><net_src comp="251" pin="4"/><net_sink comp="412" pin=0"/></net>

<net id="420"><net_src comp="412" pin="1"/><net_sink comp="416" pin=1"/></net>

<net id="424"><net_src comp="416" pin="2"/><net_sink comp="421" pin=0"/></net>

<net id="425"><net_src comp="421" pin="1"/><net_sink comp="158" pin=2"/></net>

<net id="426"><net_src comp="421" pin="1"/><net_sink comp="165" pin=2"/></net>

<net id="430"><net_src comp="274" pin="4"/><net_sink comp="427" pin=0"/></net>

<net id="435"><net_src comp="274" pin="4"/><net_sink comp="431" pin=0"/></net>

<net id="436"><net_src comp="60" pin="0"/><net_sink comp="431" pin=1"/></net>

<net id="441"><net_src comp="274" pin="4"/><net_sink comp="437" pin=0"/></net>

<net id="442"><net_src comp="64" pin="0"/><net_sink comp="437" pin=1"/></net>

<net id="448"><net_src comp="68" pin="0"/><net_sink comp="443" pin=0"/></net>

<net id="449"><net_src comp="274" pin="4"/><net_sink comp="443" pin=1"/></net>

<net id="450"><net_src comp="58" pin="0"/><net_sink comp="443" pin=2"/></net>

<net id="454"><net_src comp="443" pin="3"/><net_sink comp="451" pin=0"/></net>

<net id="459"><net_src comp="451" pin="1"/><net_sink comp="455" pin=0"/></net>

<net id="460"><net_src comp="427" pin="1"/><net_sink comp="455" pin=1"/></net>

<net id="464"><net_src comp="455" pin="2"/><net_sink comp="461" pin=0"/></net>

<net id="469"><net_src comp="427" pin="1"/><net_sink comp="465" pin=0"/></net>

<net id="470"><net_src comp="223" pin="1"/><net_sink comp="465" pin=1"/></net>

<net id="476"><net_src comp="70" pin="0"/><net_sink comp="471" pin=0"/></net>

<net id="477"><net_src comp="465" pin="2"/><net_sink comp="471" pin=1"/></net>

<net id="478"><net_src comp="10" pin="0"/><net_sink comp="471" pin=2"/></net>

<net id="482"><net_src comp="471" pin="3"/><net_sink comp="479" pin=0"/></net>

<net id="488"><net_src comp="72" pin="0"/><net_sink comp="483" pin=0"/></net>

<net id="489"><net_src comp="465" pin="2"/><net_sink comp="483" pin=1"/></net>

<net id="490"><net_src comp="58" pin="0"/><net_sink comp="483" pin=2"/></net>

<net id="494"><net_src comp="483" pin="3"/><net_sink comp="491" pin=0"/></net>

<net id="499"><net_src comp="479" pin="1"/><net_sink comp="495" pin=0"/></net>

<net id="500"><net_src comp="491" pin="1"/><net_sink comp="495" pin=1"/></net>

<net id="504"><net_src comp="297" pin="4"/><net_sink comp="501" pin=0"/></net>

<net id="509"><net_src comp="297" pin="4"/><net_sink comp="505" pin=0"/></net>

<net id="510"><net_src comp="60" pin="0"/><net_sink comp="505" pin=1"/></net>

<net id="515"><net_src comp="297" pin="4"/><net_sink comp="511" pin=0"/></net>

<net id="516"><net_src comp="64" pin="0"/><net_sink comp="511" pin=1"/></net>

<net id="520"><net_src comp="297" pin="4"/><net_sink comp="517" pin=0"/></net>

<net id="525"><net_src comp="517" pin="1"/><net_sink comp="521" pin=1"/></net>

<net id="529"><net_src comp="521" pin="2"/><net_sink comp="526" pin=0"/></net>

<net id="535"><net_src comp="74" pin="0"/><net_sink comp="530" pin=0"/></net>

<net id="536"><net_src comp="526" pin="1"/><net_sink comp="530" pin=1"/></net>

<net id="537"><net_src comp="38" pin="0"/><net_sink comp="530" pin=2"/></net>

<net id="543"><net_src comp="76" pin="0"/><net_sink comp="538" pin=0"/></net>

<net id="544"><net_src comp="521" pin="2"/><net_sink comp="538" pin=1"/></net>

<net id="545"><net_src comp="42" pin="0"/><net_sink comp="538" pin=2"/></net>

<net id="550"><net_src comp="530" pin="3"/><net_sink comp="546" pin=0"/></net>

<net id="551"><net_src comp="538" pin="3"/><net_sink comp="546" pin=1"/></net>

<net id="556"><net_src comp="546" pin="2"/><net_sink comp="552" pin=0"/></net>

<net id="560"><net_src comp="552" pin="2"/><net_sink comp="557" pin=0"/></net>

<net id="561"><net_src comp="557" pin="1"/><net_sink comp="185" pin=2"/></net>

<net id="566"><net_src comp="501" pin="1"/><net_sink comp="562" pin=0"/></net>

<net id="567"><net_src comp="235" pin="1"/><net_sink comp="562" pin=1"/></net>

<net id="571"><net_src comp="562" pin="2"/><net_sink comp="568" pin=0"/></net>

<net id="576"><net_src comp="568" pin="1"/><net_sink comp="572" pin=1"/></net>

<net id="580"><net_src comp="572" pin="2"/><net_sink comp="577" pin=0"/></net>

<net id="581"><net_src comp="577" pin="1"/><net_sink comp="192" pin=2"/></net>

<net id="585"><net_src comp="199" pin="3"/><net_sink comp="582" pin=0"/></net>

<net id="589"><net_src comp="205" pin="3"/><net_sink comp="586" pin=0"/></net>

<net id="598"><net_src comp="80" pin="0"/><net_sink comp="593" pin=0"/></net>

<net id="599"><net_src comp="281" pin="1"/><net_sink comp="593" pin=1"/></net>

<net id="600"><net_src comp="82" pin="0"/><net_sink comp="593" pin=2"/></net>

<net id="604"><net_src comp="593" pin="3"/><net_sink comp="601" pin=0"/></net>

<net id="608"><net_src comp="590" pin="1"/><net_sink comp="605" pin=0"/></net>

<net id="613"><net_src comp="605" pin="1"/><net_sink comp="609" pin=0"/></net>

<net id="614"><net_src comp="601" pin="1"/><net_sink comp="609" pin=1"/></net>

<net id="621"><net_src comp="84" pin="0"/><net_sink comp="615" pin=0"/></net>

<net id="622"><net_src comp="609" pin="2"/><net_sink comp="615" pin=1"/></net>

<net id="623"><net_src comp="86" pin="0"/><net_sink comp="615" pin=2"/></net>

<net id="624"><net_src comp="88" pin="0"/><net_sink comp="615" pin=3"/></net>

<net id="628"><net_src comp="179" pin="3"/><net_sink comp="625" pin=0"/></net>

<net id="633"><net_src comp="625" pin="1"/><net_sink comp="629" pin=0"/></net>

<net id="634"><net_src comp="258" pin="1"/><net_sink comp="629" pin=1"/></net>

<net id="639"><net_src comp="629" pin="2"/><net_sink comp="635" pin=0"/></net>

<net id="640"><net_src comp="56" pin="0"/><net_sink comp="635" pin=1"/></net>

<net id="646"><net_src comp="90" pin="0"/><net_sink comp="641" pin=0"/></net>

<net id="647"><net_src comp="92" pin="0"/><net_sink comp="641" pin=2"/></net>

<net id="652"><net_src comp="56" pin="0"/><net_sink comp="648" pin=0"/></net>

<net id="658"><net_src comp="641" pin="3"/><net_sink comp="653" pin=0"/></net>

<net id="659"><net_src comp="648" pin="2"/><net_sink comp="653" pin=1"/></net>

<net id="666"><net_src comp="94" pin="0"/><net_sink comp="660" pin=0"/></net>

<net id="667"><net_src comp="653" pin="3"/><net_sink comp="660" pin=1"/></net>

<net id="668"><net_src comp="92" pin="0"/><net_sink comp="660" pin=2"/></net>

<net id="669"><net_src comp="96" pin="0"/><net_sink comp="660" pin=3"/></net>

<net id="675"><net_src comp="98" pin="0"/><net_sink comp="670" pin=0"/></net>

<net id="676"><net_src comp="100" pin="0"/><net_sink comp="670" pin=1"/></net>

<net id="677"><net_src comp="660" pin="4"/><net_sink comp="670" pin=2"/></net>

<net id="683"><net_src comp="102" pin="0"/><net_sink comp="678" pin=0"/></net>

<net id="684"><net_src comp="670" pin="3"/><net_sink comp="678" pin=1"/></net>

<net id="685"><net_src comp="104" pin="0"/><net_sink comp="678" pin=2"/></net>

<net id="690"><net_src comp="106" pin="0"/><net_sink comp="686" pin=0"/></net>

<net id="691"><net_src comp="678" pin="3"/><net_sink comp="686" pin=1"/></net>

<net id="695"><net_src comp="686" pin="2"/><net_sink comp="692" pin=0"/></net>

<net id="700"><net_src comp="108" pin="0"/><net_sink comp="696" pin=0"/></net>

<net id="701"><net_src comp="686" pin="2"/><net_sink comp="696" pin=1"/></net>

<net id="708"><net_src comp="110" pin="0"/><net_sink comp="702" pin=0"/></net>

<net id="709"><net_src comp="696" pin="2"/><net_sink comp="702" pin=1"/></net>

<net id="710"><net_src comp="28" pin="0"/><net_sink comp="702" pin=2"/></net>

<net id="711"><net_src comp="112" pin="0"/><net_sink comp="702" pin=3"/></net>

<net id="716"><net_src comp="702" pin="4"/><net_sink comp="712" pin=0"/></net>

<net id="717"><net_src comp="114" pin="0"/><net_sink comp="712" pin=1"/></net>

<net id="721"><net_src comp="686" pin="2"/><net_sink comp="718" pin=0"/></net>

<net id="726"><net_src comp="116" pin="0"/><net_sink comp="722" pin=0"/></net>

<net id="727"><net_src comp="718" pin="1"/><net_sink comp="722" pin=1"/></net>

<net id="731"><net_src comp="722" pin="2"/><net_sink comp="728" pin=0"/></net>

<net id="736"><net_src comp="118" pin="0"/><net_sink comp="732" pin=0"/></net>

<net id="737"><net_src comp="728" pin="1"/><net_sink comp="732" pin=1"/></net>

<net id="742"><net_src comp="653" pin="3"/><net_sink comp="738" pin=0"/></net>

<net id="743"><net_src comp="732" pin="2"/><net_sink comp="738" pin=1"/></net>

<net id="748"><net_src comp="738" pin="2"/><net_sink comp="744" pin=0"/></net>

<net id="749"><net_src comp="56" pin="0"/><net_sink comp="744" pin=1"/></net>

<net id="754"><net_src comp="712" pin="2"/><net_sink comp="750" pin=0"/></net>

<net id="755"><net_src comp="744" pin="2"/><net_sink comp="750" pin=1"/></net>

<net id="761"><net_src comp="120" pin="0"/><net_sink comp="756" pin=0"/></net>

<net id="762"><net_src comp="696" pin="2"/><net_sink comp="756" pin=1"/></net>

<net id="763"><net_src comp="112" pin="0"/><net_sink comp="756" pin=2"/></net>

<net id="768"><net_src comp="756" pin="3"/><net_sink comp="764" pin=0"/></net>

<net id="769"><net_src comp="104" pin="0"/><net_sink comp="764" pin=1"/></net>

<net id="774"><net_src comp="122" pin="0"/><net_sink comp="770" pin=0"/></net>

<net id="775"><net_src comp="692" pin="1"/><net_sink comp="770" pin=1"/></net>

<net id="781"><net_src comp="124" pin="0"/><net_sink comp="776" pin=0"/></net>

<net id="782"><net_src comp="653" pin="3"/><net_sink comp="776" pin=1"/></net>

<net id="783"><net_src comp="770" pin="2"/><net_sink comp="776" pin=2"/></net>

<net id="788"><net_src comp="776" pin="3"/><net_sink comp="784" pin=0"/></net>

<net id="789"><net_src comp="764" pin="2"/><net_sink comp="784" pin=1"/></net>

<net id="794"><net_src comp="784" pin="2"/><net_sink comp="790" pin=0"/></net>

<net id="795"><net_src comp="750" pin="2"/><net_sink comp="790" pin=1"/></net>

<net id="801"><net_src comp="126" pin="0"/><net_sink comp="796" pin=0"/></net>

<net id="802"><net_src comp="114" pin="0"/><net_sink comp="796" pin=1"/></net>

<net id="803"><net_src comp="790" pin="2"/><net_sink comp="796" pin=2"/></net>

<net id="808"><net_src comp="696" pin="2"/><net_sink comp="804" pin=0"/></net>

<net id="809"><net_src comp="96" pin="0"/><net_sink comp="804" pin=1"/></net>

<net id="813"><net_src comp="678" pin="3"/><net_sink comp="810" pin=0"/></net>

<net id="824"><net_src comp="128" pin="0"/><net_sink comp="820" pin=0"/></net>

<net id="829"><net_src comp="817" pin="1"/><net_sink comp="825" pin=0"/></net>

<net id="830"><net_src comp="820" pin="2"/><net_sink comp="825" pin=1"/></net>

<net id="834"><net_src comp="825" pin="2"/><net_sink comp="831" pin=0"/></net>

<net id="839"><net_src comp="130" pin="0"/><net_sink comp="835" pin=0"/></net>

<net id="843"><net_src comp="835" pin="2"/><net_sink comp="840" pin=0"/></net>

<net id="848"><net_src comp="814" pin="1"/><net_sink comp="844" pin=0"/></net>

<net id="849"><net_src comp="840" pin="1"/><net_sink comp="844" pin=1"/></net>

<net id="855"><net_src comp="831" pin="1"/><net_sink comp="850" pin=1"/></net>

<net id="856"><net_src comp="844" pin="2"/><net_sink comp="850" pin=2"/></net>

<net id="864"><net_src comp="857" pin="1"/><net_sink comp="860" pin=0"/></net>

<net id="865"><net_src comp="850" pin="3"/><net_sink comp="860" pin=1"/></net>

<net id="872"><net_src comp="132" pin="0"/><net_sink comp="866" pin=0"/></net>

<net id="873"><net_src comp="860" pin="2"/><net_sink comp="866" pin=1"/></net>

<net id="874"><net_src comp="28" pin="0"/><net_sink comp="866" pin=2"/></net>

<net id="875"><net_src comp="134" pin="0"/><net_sink comp="866" pin=3"/></net>

<net id="879"><net_src comp="866" pin="4"/><net_sink comp="876" pin=0"/></net>

<net id="885"><net_src comp="136" pin="0"/><net_sink comp="880" pin=0"/></net>

<net id="886"><net_src comp="860" pin="2"/><net_sink comp="880" pin=1"/></net>

<net id="887"><net_src comp="130" pin="0"/><net_sink comp="880" pin=2"/></net>

<net id="893"><net_src comp="880" pin="3"/><net_sink comp="888" pin=0"/></net>

<net id="894"><net_src comp="138" pin="0"/><net_sink comp="888" pin=1"/></net>

<net id="895"><net_src comp="140" pin="0"/><net_sink comp="888" pin=2"/></net>

<net id="900"><net_src comp="142" pin="0"/><net_sink comp="896" pin=0"/></net>

<net id="905"><net_src comp="896" pin="2"/><net_sink comp="901" pin=0"/></net>

<net id="906"><net_src comp="888" pin="3"/><net_sink comp="901" pin=1"/></net>

<net id="912"><net_src comp="144" pin="0"/><net_sink comp="907" pin=0"/></net>

<net id="913"><net_src comp="901" pin="2"/><net_sink comp="907" pin=2"/></net>

<net id="921"><net_src comp="146" pin="0"/><net_sink comp="914" pin=0"/></net>

<net id="922"><net_src comp="876" pin="1"/><net_sink comp="914" pin=1"/></net>

<net id="923"><net_src comp="907" pin="3"/><net_sink comp="914" pin=2"/></net>

<net id="924"><net_src comp="148" pin="0"/><net_sink comp="914" pin=3"/></net>

<net id="925"><net_src comp="134" pin="0"/><net_sink comp="914" pin=4"/></net>

<net id="929"><net_src comp="914" pin="5"/><net_sink comp="926" pin=0"/></net>

<net id="930"><net_src comp="926" pin="1"/><net_sink comp="304" pin=0"/></net>

<net id="937"><net_src comp="150" pin="0"/><net_sink comp="931" pin=0"/></net>

<net id="938"><net_src comp="860" pin="2"/><net_sink comp="931" pin=1"/></net>

<net id="939"><net_src comp="28" pin="0"/><net_sink comp="931" pin=2"/></net>

<net id="940"><net_src comp="148" pin="0"/><net_sink comp="931" pin=3"/></net>

<net id="945"><net_src comp="901" pin="2"/><net_sink comp="941" pin=0"/></net>

<net id="946"><net_src comp="152" pin="0"/><net_sink comp="941" pin=1"/></net>

<net id="951"><net_src comp="931" pin="4"/><net_sink comp="947" pin=0"/></net>

<net id="952"><net_src comp="154" pin="0"/><net_sink comp="947" pin=1"/></net>

<net id="961"><net_src comp="953" pin="2"/><net_sink comp="957" pin=0"/></net>

<net id="962"><net_src comp="304" pin="2"/><net_sink comp="957" pin=1"/></net>

<net id="967"><net_src comp="586" pin="1"/><net_sink comp="963" pin=0"/></net>

<net id="968"><net_src comp="582" pin="1"/><net_sink comp="963" pin=1"/></net>

<net id="969"><net_src comp="963" pin="2"/><net_sink comp="590" pin=0"/></net>

<net id="976"><net_src comp="315" pin="2"/><net_sink comp="973" pin=0"/></net>

<net id="977"><net_src comp="973" pin="1"/><net_sink comp="227" pin=2"/></net>

<net id="981"><net_src comp="321" pin="1"/><net_sink comp="978" pin=0"/></net>

<net id="985"><net_src comp="339" pin="2"/><net_sink comp="982" pin=0"/></net>

<net id="986"><net_src comp="982" pin="1"/><net_sink comp="361" pin=1"/></net>

<net id="993"><net_src comp="351" pin="2"/><net_sink comp="990" pin=0"/></net>

<net id="994"><net_src comp="990" pin="1"/><net_sink comp="239" pin=2"/></net>

<net id="998"><net_src comp="386" pin="2"/><net_sink comp="995" pin=0"/></net>

<net id="999"><net_src comp="995" pin="1"/><net_sink comp="416" pin=0"/></net>

<net id="1006"><net_src comp="398" pin="2"/><net_sink comp="1003" pin=0"/></net>

<net id="1007"><net_src comp="1003" pin="1"/><net_sink comp="251" pin=2"/></net>

<net id="1011"><net_src comp="404" pin="1"/><net_sink comp="1008" pin=0"/></net>

<net id="1012"><net_src comp="1008" pin="1"/><net_sink comp="172" pin=2"/></net>

<net id="1016"><net_src comp="408" pin="1"/><net_sink comp="1013" pin=0"/></net>

<net id="1017"><net_src comp="1013" pin="1"/><net_sink comp="552" pin=1"/></net>

<net id="1021"><net_src comp="158" pin="3"/><net_sink comp="1018" pin=0"/></net>

<net id="1022"><net_src comp="1018" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="1026"><net_src comp="165" pin="3"/><net_sink comp="1023" pin=0"/></net>

<net id="1027"><net_src comp="1023" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="1034"><net_src comp="437" pin="2"/><net_sink comp="1031" pin=0"/></net>

<net id="1035"><net_src comp="1031" pin="1"/><net_sink comp="274" pin=2"/></net>

<net id="1039"><net_src comp="461" pin="1"/><net_sink comp="1036" pin=0"/></net>

<net id="1040"><net_src comp="1036" pin="1"/><net_sink comp="521" pin=0"/></net>

<net id="1044"><net_src comp="495" pin="2"/><net_sink comp="1041" pin=0"/></net>

<net id="1045"><net_src comp="1041" pin="1"/><net_sink comp="572" pin=0"/></net>

<net id="1049"><net_src comp="172" pin="3"/><net_sink comp="1046" pin=0"/></net>

<net id="1050"><net_src comp="1046" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="1057"><net_src comp="511" pin="2"/><net_sink comp="1054" pin=0"/></net>

<net id="1058"><net_src comp="1054" pin="1"/><net_sink comp="297" pin=2"/></net>

<net id="1062"><net_src comp="185" pin="3"/><net_sink comp="1059" pin=0"/></net>

<net id="1063"><net_src comp="1059" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="1067"><net_src comp="192" pin="3"/><net_sink comp="1064" pin=0"/></net>

<net id="1068"><net_src comp="1064" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="1072"><net_src comp="615" pin="4"/><net_sink comp="1069" pin=0"/></net>

<net id="1073"><net_src comp="1069" pin="1"/><net_sink comp="285" pin=2"/></net>

<net id="1077"><net_src comp="629" pin="2"/><net_sink comp="1074" pin=0"/></net>

<net id="1078"><net_src comp="1074" pin="1"/><net_sink comp="641" pin=1"/></net>

<net id="1079"><net_src comp="1074" pin="1"/><net_sink comp="648" pin=1"/></net>

<net id="1080"><net_src comp="1074" pin="1"/><net_sink comp="653" pin=2"/></net>

<net id="1081"><net_src comp="1074" pin="1"/><net_sink comp="211" pin=1"/></net>

<net id="1082"><net_src comp="1074" pin="1"/><net_sink comp="216" pin=1"/></net>

<net id="1086"><net_src comp="635" pin="2"/><net_sink comp="1083" pin=0"/></net>

<net id="1090"><net_src comp="641" pin="3"/><net_sink comp="1087" pin=0"/></net>

<net id="1091"><net_src comp="1087" pin="1"/><net_sink comp="907" pin=1"/></net>

<net id="1095"><net_src comp="653" pin="3"/><net_sink comp="1092" pin=0"/></net>

<net id="1096"><net_src comp="1092" pin="1"/><net_sink comp="814" pin=0"/></net>

<net id="1097"><net_src comp="1092" pin="1"/><net_sink comp="817" pin=0"/></net>

<net id="1101"><net_src comp="686" pin="2"/><net_sink comp="1098" pin=0"/></net>

<net id="1102"><net_src comp="1098" pin="1"/><net_sink comp="820" pin=1"/></net>

<net id="1103"><net_src comp="1098" pin="1"/><net_sink comp="835" pin=1"/></net>

<net id="1107"><net_src comp="796" pin="3"/><net_sink comp="1104" pin=0"/></net>

<net id="1108"><net_src comp="1104" pin="1"/><net_sink comp="857" pin=0"/></net>

<net id="1112"><net_src comp="804" pin="2"/><net_sink comp="1109" pin=0"/></net>

<net id="1113"><net_src comp="1109" pin="1"/><net_sink comp="850" pin=0"/></net>

<net id="1117"><net_src comp="810" pin="1"/><net_sink comp="1114" pin=0"/></net>

<net id="1118"><net_src comp="1114" pin="1"/><net_sink comp="896" pin=1"/></net>

<net id="1122"><net_src comp="926" pin="1"/><net_sink comp="1119" pin=0"/></net>

<net id="1123"><net_src comp="1119" pin="1"/><net_sink comp="304" pin=0"/></net>

<net id="1127"><net_src comp="941" pin="2"/><net_sink comp="1124" pin=0"/></net>

<net id="1128"><net_src comp="1124" pin="1"/><net_sink comp="953" pin=1"/></net>

<net id="1132"><net_src comp="947" pin="2"/><net_sink comp="1129" pin=0"/></net>

<net id="1133"><net_src comp="1129" pin="1"/><net_sink comp="953" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: conv_out_0_V | {11 }
	Port: conv_out_1_V | {11 }
 - Input state : 
	Port: conv_1 : input_V | {6 7 }
	Port: conv_1 : conv_1_weights_V | {6 7 }
	Port: conv_1 : conv_1_bias_V | {5 8 }
  - Chain level:
	State 1
	State 2
		icmp_ln8 : 1
		r : 1
		br_ln8 : 2
		trunc_ln203 : 1
		tmp_15 : 1
		zext_ln203 : 2
		mul_ln203 : 3
	State 3
		icmp_ln11 : 1
		c : 1
		br_ln11 : 2
		zext_ln203_14 : 1
		add_ln203 : 2
		p_shl_cast : 3
		tmp_16 : 3
		zext_ln203_15 : 4
		sub_ln203 : 5
	State 4
		icmp_ln14 : 1
		f : 1
		br_ln14 : 2
		zext_ln23 : 1
		zext_ln203_16 : 1
		zext_ln203_17 : 1
		add_ln203_7 : 2
		zext_ln203_18 : 3
		conv_out_0_V_addr : 4
		conv_out_1_V_addr : 4
	State 5
		zext_ln18 : 1
		icmp_ln18 : 1
		wr : 1
		br_ln18 : 2
		tmp_6 : 1
		zext_ln1116 : 2
		sub_ln1116 : 3
		sext_ln1116 : 4
		add_ln23 : 2
		tmp_8 : 3
		zext_ln1117 : 4
		tmp_9 : 3
		zext_ln1117_4 : 4
		sub_ln1117 : 5
		p_Val2_22 : 1
	State 6
		zext_ln21 : 1
		icmp_ln21 : 1
		wc : 1
		br_ln21 : 2
		zext_ln1116_6 : 1
		add_ln1116 : 2
		trunc_ln1116 : 3
		p_shl5_cast : 4
		p_shl6_cast : 3
		sub_ln1116_2 : 5
		add_ln1116_3 : 6
		zext_ln1116_7 : 7
		conv_1_weights_V_add : 8
		add_ln23_1 : 2
		zext_ln1117_5 : 3
		add_ln1117 : 4
		sext_ln1117 : 5
		input_V_addr : 6
		conv_1_weights_V_loa : 9
		input_V_load : 7
	State 7
		sext_ln1116_2 : 1
		sext_ln1118 : 1
		r_V : 2
		sext_ln1118_2 : 3
		zext_ln728 : 1
		zext_ln703 : 4
		ret_V : 5
		w_sum_V : 6
	State 8
		sext_ln1265 : 1
		tmp_V_8 : 2
		icmp_ln885 : 3
		br_ln29 : 4
	State 9
		tmp_V_9 : 1
		p_Result_s : 2
		p_Result_33 : 3
		l : 4
		sub_ln894 : 5
		trunc_ln894 : 6
		lsb_index : 6
		tmp_18 : 7
		icmp_ln897 : 8
		trunc_ln897 : 6
		sub_ln897 : 7
		zext_ln897 : 8
		lshr_ln897 : 9
		p_Result_29 : 10
		icmp_ln897_2 : 10
		a : 11
		tmp_19 : 7
		xor_ln899 : 8
		add_ln899 : 7
		p_Result_30 : 8
		and_ln899 : 8
		or_ln899 : 11
		or_ln : 11
		icmp_ln908 : 7
		trunc_ln893 : 5
	State 10
		lshr_ln908 : 1
		zext_ln908 : 2
		zext_ln908_2 : 1
		shl_ln908 : 2
		m_7 : 3
		m_8 : 4
		m_s : 5
		m_11 : 6
		tmp_20 : 5
		select_ln915 : 6
		add_ln915 : 7
		tmp_7 : 8
		p_Result_34 : 9
		bitcast_ln729 : 10
		trunc_ln8 : 5
		icmp_ln924 : 8
		icmp_ln924_2 : 6
		tmp_3 : 11
	State 11
		and_ln924 : 1
		br_ln29 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|---------|
| Operation|    Functional Unit   |  DSP48E |    FF   |   LUT   |
|----------|----------------------|---------|---------|---------|
|   dcmp   |      grp_fu_304      |    0    |   130   |   469   |
|----------|----------------------|---------|---------|---------|
|          |       r_fu_315       |    0    |    0    |    15   |
|          |       c_fu_351       |    0    |    0    |    15   |
|          |   add_ln203_fu_361   |    0    |    0    |    15   |
|          |       f_fu_398       |    0    |    0    |    12   |
|          |  add_ln203_7_fu_416  |    0    |    0    |    12   |
|          |       wr_fu_437      |    0    |    0    |    10   |
|          |    add_ln23_fu_465   |    0    |    0    |    15   |
|          |       wc_fu_511      |    0    |    0    |    10   |
|          |   add_ln1116_fu_521  |    0    |    0    |    15   |
|    add   |  add_ln1116_3_fu_552 |    0    |    0    |    11   |
|          |   add_ln23_1_fu_562  |    0    |    0    |    15   |
|          |   add_ln1117_fu_572  |    0    |    0    |    13   |
|          |     ret_V_fu_609     |    0    |    0    |    35   |
|          |    tmp_V_8_fu_629    |    0    |    0    |    19   |
|          |   lsb_index_fu_696   |    0    |    0    |    39   |
|          |   add_ln899_fu_770   |    0    |    0    |    19   |
|          |   add_ln908_fu_820   |    0    |    0    |    39   |
|          |      m_8_fu_860      |    0    |    0    |    71   |
|          |   add_ln915_fu_901   |    0    |    0    |    11   |
|----------|----------------------|---------|---------|---------|
|          |   sub_ln203_fu_386   |    0    |    0    |    12   |
|          |   sub_ln1116_fu_455  |    0    |    0    |    13   |
|          |   sub_ln1117_fu_495  |    0    |    0    |    14   |
|          |  sub_ln1116_2_fu_546 |    0    |    0    |    11   |
|    sub   |     tmp_V_fu_648     |    0    |    0    |    19   |
|          |   sub_ln894_fu_686   |    0    |    0    |    39   |
|          |   sub_ln897_fu_722   |    0    |    0    |    13   |
|          |   sub_ln908_fu_835   |    0    |    0    |    39   |
|          |   sub_ln915_fu_896   |    0    |    0    |    11   |
|----------|----------------------|---------|---------|---------|
|          |    icmp_ln8_fu_309   |    0    |    0    |    11   |
|          |   icmp_ln11_fu_345   |    0    |    0    |    11   |
|          |   icmp_ln14_fu_392   |    0    |    0    |    9    |
|          |   icmp_ln18_fu_431   |    0    |    0    |    8    |
|          |   icmp_ln21_fu_505   |    0    |    0    |    8    |
|   icmp   |   icmp_ln885_fu_635  |    0    |    0    |    13   |
|          |   icmp_ln897_fu_712  |    0    |    0    |    18   |
|          |  icmp_ln897_2_fu_744 |    0    |    0    |    13   |
|          |   icmp_ln908_fu_804  |    0    |    0    |    18   |
|          |   icmp_ln924_fu_941  |    0    |    0    |    13   |
|          |  icmp_ln924_2_fu_947 |    0    |    0    |    29   |
|----------|----------------------|---------|---------|---------|
|   lshr   |   lshr_ln897_fu_732  |    0    |    0    |    11   |
|          |   lshr_ln908_fu_825  |    0    |    0    |   101   |
|----------|----------------------|---------|---------|---------|
|    shl   |   shl_ln908_fu_844   |    0    |    0    |   101   |
|----------|----------------------|---------|---------|---------|
|          |    tmp_V_9_fu_653    |    0    |    0    |    14   |
|  select  |      m_7_fu_850      |    0    |    0    |    64   |
|          |  select_ln915_fu_888 |    0    |    0    |    11   |
|----------|----------------------|---------|---------|---------|
|   cttz   |       l_fu_678       |    0    |    40   |    36   |
|----------|----------------------|---------|---------|---------|
|    mul   |   mul_ln203_fu_339   |    0    |    0    |    26   |
|          |      r_V_fu_963      |    1    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |  p_Result_29_fu_738  |    0    |    0    |    14   |
|    and   |       a_fu_750       |    0    |    0    |    2    |
|          |   and_ln899_fu_784   |    0    |    0    |    2    |
|          |   and_ln924_fu_957   |    0    |    0    |    2    |
|----------|----------------------|---------|---------|---------|
|    or    |    or_ln899_fu_790   |    0    |    0    |    2    |
|          |    or_ln924_fu_953   |    0    |    0    |    2    |
|----------|----------------------|---------|---------|---------|
|    xor   |   xor_ln899_fu_764   |    0    |    0    |    2    |
|----------|----------------------|---------|---------|---------|
|          |  trunc_ln203_fu_321  |    0    |    0    |    0    |
|          |  trunc_ln1116_fu_526 |    0    |    0    |    0    |
|   trunc  |  trunc_ln894_fu_692  |    0    |    0    |    0    |
|          |  trunc_ln897_fu_718  |    0    |    0    |    0    |
|          |  trunc_ln893_fu_810  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |     tmp_15_fu_325    |    0    |    0    |    0    |
|          |    w_sum_V_fu_615    |    0    |    0    |    0    |
|partselect|   p_Result_s_fu_660  |    0    |    0    |    0    |
|          |     tmp_18_fu_702    |    0    |    0    |    0    |
|          |      m_s_fu_866      |    0    |    0    |    0    |
|          |   trunc_ln8_fu_931   |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |   zext_ln203_fu_335  |    0    |    0    |    0    |
|          | zext_ln203_14_fu_357 |    0    |    0    |    0    |
|          | zext_ln203_15_fu_382 |    0    |    0    |    0    |
|          |   zext_ln23_fu_404   |    0    |    0    |    0    |
|          | zext_ln203_16_fu_408 |    0    |    0    |    0    |
|          | zext_ln203_17_fu_412 |    0    |    0    |    0    |
|          | zext_ln203_18_fu_421 |    0    |    0    |    0    |
|          |   zext_ln18_fu_427   |    0    |    0    |    0    |
|          |  zext_ln1116_fu_451  |    0    |    0    |    0    |
|          |  zext_ln1117_fu_479  |    0    |    0    |    0    |
|          | zext_ln1117_4_fu_491 |    0    |    0    |    0    |
|   zext   |   zext_ln21_fu_501   |    0    |    0    |    0    |
|          | zext_ln1116_6_fu_517 |    0    |    0    |    0    |
|          | zext_ln1116_7_fu_557 |    0    |    0    |    0    |
|          | zext_ln1117_5_fu_568 |    0    |    0    |    0    |
|          |   zext_ln728_fu_601  |    0    |    0    |    0    |
|          |   zext_ln703_fu_605  |    0    |    0    |    0    |
|          |   zext_ln897_fu_728  |    0    |    0    |    0    |
|          |       m_fu_814       |    0    |    0    |    0    |
|          |  zext_ln907_2_fu_817 |    0    |    0    |    0    |
|          |   zext_ln908_fu_831  |    0    |    0    |    0    |
|          |  zext_ln908_2_fu_840 |    0    |    0    |    0    |
|          |   zext_ln911_fu_857  |    0    |    0    |    0    |
|          |      m_11_fu_876     |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |   p_shl_cast_fu_366  |    0    |    0    |    0    |
|          |     tmp_16_fu_374    |    0    |    0    |    0    |
|          |     tmp_6_fu_443     |    0    |    0    |    0    |
|          |     tmp_8_fu_471     |    0    |    0    |    0    |
|          |     tmp_9_fu_483     |    0    |    0    |    0    |
|bitconcatenate|  p_shl5_cast_fu_530  |    0    |    0    |    0    |
|          |  p_shl6_cast_fu_538  |    0    |    0    |    0    |
|          |     lhs_V_fu_593     |    0    |    0    |    0    |
|          |  p_Result_33_fu_670  |    0    |    0    |    0    |
|          |     or_ln_fu_796     |    0    |    0    |    0    |
|          |     tmp_7_fu_907     |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |  sext_ln1116_fu_461  |    0    |    0    |    0    |
|          |  sext_ln1117_fu_577  |    0    |    0    |    0    |
|   sext   | sext_ln1116_2_fu_582 |    0    |    0    |    0    |
|          |  sext_ln1118_fu_586  |    0    |    0    |    0    |
|          | sext_ln1118_2_fu_590 |    0    |    0    |    0    |
|          |  sext_ln1265_fu_625  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |  p_Result_32_fu_641  |    0    |    0    |    0    |
| bitselect|     tmp_19_fu_756    |    0    |    0    |    0    |
|          |  p_Result_30_fu_776  |    0    |    0    |    0    |
|          |     tmp_20_fu_880    |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|  partset |  p_Result_34_fu_914  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   Total  |                      |    1    |   170   |   1572  |
|----------|----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|    bitcast_ln729_reg_1119   |   64   |
|         c_0_reg_235         |    5   |
|          c_reg_990          |    5   |
| conv_1_bias_V_addr_reg_1046 |    3   |
|conv_1_weights_V_add_reg_1059|    6   |
|  conv_out_0_V_addr_reg_1018 |   11   |
|  conv_out_1_V_addr_reg_1023 |   11   |
|         f_0_reg_247         |    3   |
|          f_reg_1003         |    3   |
|     icmp_ln885_reg_1083     |    1   |
|     icmp_ln908_reg_1109     |    1   |
|    icmp_ln924_2_reg_1129    |    1   |
|     icmp_ln924_reg_1124     |    1   |
|    input_V_addr_reg_1064    |   10   |
|      mul_ln203_reg_982      |    9   |
|        or_ln_reg_1104       |   32   |
|     p_Result_32_reg_1087    |    1   |
|      p_Val2_26_reg_281      |   14   |
|       p_Val2_s_reg_258      |   14   |
|         r_0_reg_223         |    5   |
|          r_reg_973          |    5   |
|     sext_ln1116_reg_1036    |    6   |
|     sub_ln1117_reg_1041     |   11   |
|      sub_ln203_reg_995      |   12   |
|      sub_ln894_reg_1098     |   32   |
|       tmp_V_8_reg_1074      |   14   |
|       tmp_V_9_reg_1092      |   14   |
|     trunc_ln203_reg_978     |    1   |
|     trunc_ln893_reg_1114    |   11   |
|       w_sum_V_reg_1069      |   14   |
|         wc_0_reg_293        |    2   |
|         wc_reg_1054         |    2   |
|         wr_0_reg_270        |    2   |
|         wr_reg_1031         |    2   |
|    zext_ln203_16_reg_1013   |    7   |
|      zext_ln23_reg_1008     |   64   |
+-----------------------------+--------+
|            Total            |   399  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_179 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_199 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_205 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_211 |  p1  |   2  |  14  |   28   ||    9    |
| grp_access_fu_216 |  p1  |   2  |  14  |   28   ||    9    |
|    r_0_reg_223    |  p0  |   2  |   5  |   10   ||    9    |
|    c_0_reg_235    |  p0  |   2  |   5  |   10   ||    9    |
|  p_Val2_s_reg_258 |  p0  |   2  |  14  |   28   ||    9    |
|     grp_fu_304    |  p0  |   2  |  64  |   128  ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   270  ||  15.921 ||    81   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |   170  |  1572  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   15   |    -   |   81   |
|  Register |    -   |    -   |   399  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |   15   |   569  |  1653  |
+-----------+--------+--------+--------+--------+
