# 2025-07-13

## Objective
Finish speccing RPP circuit,

## Notes
RPP gate Zener power dissapation calculation:

$$
I_{\mathrm{Zener}} = \frac{V_{\mathrm{IN}} - V_{\mathrm{Zener}}}{R}
$$

- V<sub>IN</sub> = 25.2 V  
- V<sub>Zener</sub> = 10 V  
- R = 10 kOhm

$$
I_{\mathrm{Zener}} = \frac{25.2\,\mathrm{V} - 10\,\mathrm{V}}{10{,}000} = 1.52\,\mathrm{mA}
$$

$$
P = V_{\mathrm{Zener}} \cdot I_{\mathrm{Zener}}
$$

$$
P = 10\,\mathrm{V} \cdot 1.52\,\mathrm{mA} = 15.2\,\mathrm{mW}
$$


## Work done
Research.

## Decisions
Selected **PSMN1R8-40YLC,115** for RPP low-side N-channel FET.

| Spec                                               | **PSMN1R8-40YLC** |
| -------------------------------------------------- | ----------------- |
| **V<sub>DS</sub> max**                             | 40 V              |
| **I<sub>D</sub> (25°C)**                           | 100 A             |
| **R<sub>DS(on)</sub> @ V<sub>GS</sub>=10 V**       | 1.8 mΩ            |
| **Q<sub>g</sub> (typ @ 10 V)**                     | 96 nC             |
| **Package**                                        | LFPAK (Power-SO8) |


<br>Selected **SZMMSZ5240BT1G** for RPP gate Zener.

| Spec                                      | Value                    |
| ----------------------------------------- | ------------------------ |
| **Zener Voltage (V<sub>Z</sub>)**         | 10.0 V                   |
| **Zener Impedance (Z<sub>Z</sub>)**       | 17 Ω                     |
| **Leakage Current (I<sub>R</sub>)** @ 8 V | 3 µA                     |
| **Power Rating**                          | 500 mW                   |
| **Package**                               | SOD-123                  |


<br>Selected **ACS37610LLUATR-010B3** for DC bus current sense.

| Spec                                     | **ACS37610LLUATR-010B3**         |
|------------------------------------------|----------------------------------|
| **Type**                                 | Hall-effect, coreless            |
| **Current Range**                        | Up to ±100 A                     |
| **Magnetic Range**                       | ±200 G                           |
| **Sensitivity**                          | 10 mV/G                          |
| **Supply Voltage (V<sub>CC</sub>)**      | 3.3 V                            |
| **Bandwidth**                            | DC to 250 kHz                    |
| **Response Time**                        | <2 µs                            |
| **Typical Accuracy**                     | ±1%                              |
| **Offset Drift**                         | ±0.1 G/°C (typ)                  |
| **Package**                              | TSSOP-8                          |


## Next actions
- [ ] Create block diagram in draw.io for ESC Test Board
- [ ] Gather footprints and symbols.
- [ ] Start schematic layout.

_Attachments_:  
[PSMN1R8-40YLC,115 Datasheet](../../datasheets/PSMN1R8-40YLC-RPP_FET.pdf) (**RPP FET**)  
[SZMMSZ5240BT1G Datasheet](../../datasheets\MMSZ5221BT1-D-RPP_Gate_Zener.PDF) (**RPP Zener**)  
[ACS37610LLUATR-010B3 Datasheet](../../datasheets/acs37610-DC_Bus_Current_Sense.pdf) (**Current Sense**)  