$date
	Thu May  7 08:02:47 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test $end
$var wire 1 ! Q $end
$upscope $end
$scope module test $end
$var reg 1 " J $end
$upscope $end
$scope module test $end
$var reg 1 # K $end
$upscope $end
$scope module test $end
$var reg 1 $ rst $end
$upscope $end
$scope module test $end
$var reg 1 % clk $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0%
1$
x#
x"
0!
$end
#97
0$
1#
1"
#100
1!
1%
#199
0#
0"
#200
0%
#205
1#
#300
0!
1%
#310
0#
#400
0%
#490
1"
#500
1!
1%
#550
1#
#600
0%
#650
