INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Di heng/Documents/Full_Adder/Full_Adder.srcs/sources_1/new/Full_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Full_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Di heng/Documents/Full_Adder/Full_Adder.srcs/sim_1/new/Full_Adder_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Full_Adder_TB
