/*
 * Generated by Bluespec Compiler, version 2023.01-4-g3c518b2a (build 3c518b2a)
 * 
 * On Fri Apr 21 22:27:22 PDT 2023
 * 
 */

/* Generation options: */
#ifndef __mkProcessor_h__
#define __mkProcessor_h__

#include "bluesim_types.h"
#include "bs_module.h"
#include "bluesim_primitives.h"
#include "bs_vcd.h"


/* Class declaration for the mkProcessor module */
class MOD_mkProcessor : public Module {
 
 /* Clock handles */
 private:
  tClock __clk_handle_0;
 
 /* Clock gate handles */
 public:
  tUInt8 *clk_gate[0];
 
 /* Instantiation parameters */
 public:
 
 /* Module state */
 public:
  MOD_Reg<tUInt32> INST_cycles;
  MOD_Fifo<tUWide> INST_d2e;
  MOD_Fifo<tUWide> INST_dmemReqQ;
  MOD_Fifo<tUInt32> INST_dmemRespQ;
  MOD_Fifo<tUWide> INST_e2m;
  MOD_Reg<tUInt32> INST_execCnt;
  MOD_Fifo<tUInt32> INST_f2d;
  MOD_Reg<tUInt32> INST_fetchCnt;
  MOD_Fifo<tUWide> INST_imemReqQ;
  MOD_Fifo<tUInt32> INST_imemRespQ;
  MOD_Reg<tUInt32> INST_pc;
  MOD_Reg<tUInt32> INST_rf_rfile_0;
  MOD_Reg<tUInt32> INST_rf_rfile_1;
  MOD_Reg<tUInt32> INST_rf_rfile_10;
  MOD_Reg<tUInt32> INST_rf_rfile_11;
  MOD_Reg<tUInt32> INST_rf_rfile_12;
  MOD_Reg<tUInt32> INST_rf_rfile_13;
  MOD_Reg<tUInt32> INST_rf_rfile_14;
  MOD_Reg<tUInt32> INST_rf_rfile_15;
  MOD_Reg<tUInt32> INST_rf_rfile_16;
  MOD_Reg<tUInt32> INST_rf_rfile_17;
  MOD_Reg<tUInt32> INST_rf_rfile_18;
  MOD_Reg<tUInt32> INST_rf_rfile_19;
  MOD_Reg<tUInt32> INST_rf_rfile_2;
  MOD_Reg<tUInt32> INST_rf_rfile_20;
  MOD_Reg<tUInt32> INST_rf_rfile_21;
  MOD_Reg<tUInt32> INST_rf_rfile_22;
  MOD_Reg<tUInt32> INST_rf_rfile_23;
  MOD_Reg<tUInt32> INST_rf_rfile_24;
  MOD_Reg<tUInt32> INST_rf_rfile_25;
  MOD_Reg<tUInt32> INST_rf_rfile_26;
  MOD_Reg<tUInt32> INST_rf_rfile_27;
  MOD_Reg<tUInt32> INST_rf_rfile_28;
  MOD_Reg<tUInt32> INST_rf_rfile_29;
  MOD_Reg<tUInt32> INST_rf_rfile_3;
  MOD_Reg<tUInt32> INST_rf_rfile_30;
  MOD_Reg<tUInt32> INST_rf_rfile_31;
  MOD_Reg<tUInt32> INST_rf_rfile_4;
  MOD_Reg<tUInt32> INST_rf_rfile_5;
  MOD_Reg<tUInt32> INST_rf_rfile_6;
  MOD_Reg<tUInt32> INST_rf_rfile_7;
  MOD_Reg<tUInt32> INST_rf_rfile_8;
  MOD_Reg<tUInt32> INST_rf_rfile_9;
  MOD_Reg<tUInt8> INST_stage;
 
 /* Constructor */
 public:
  MOD_mkProcessor(tSimStateHdl simHdl, char const *name, Module *parent);
 
 /* Symbol init methods */
 private:
  void init_symbols_0();
 
 /* Reset signal definitions */
 private:
  tUInt8 PORT_RST_N;
 
 /* Port definitions */
 public:
  tUWide PORT_iMemReq;
  tUWide PORT_dMemReq;
 
 /* Publicly accessible definitions */
 public:
  tUWide DEF_d2e_first____d283;
  tUWide DEF_e2m_first____d431;
  tUInt8 DEF_d2e_first__83_BITS_125_TO_122___d284;
  tUInt8 DEF_d2e_first__83_BIT_114___d290;
  tUInt8 DEF_e2m_first__31_BIT_35___d432;
 
 /* Local definitions */
 private:
  tUInt32 DEF_x__h2875;
  tUWide DEF_f2d_first__0_CONCAT_IF_imemRespQ_first__1_BITS_ETC___d281;
  tUWide DEF_d2e_first__83_BITS_157_TO_126_01_CONCAT_d2e_fi_ETC___d426;
  tUWide DEF_pc_CONCAT_DONTCARE_CONCAT_6___d10;
  tUWide DEF_IF_d2e_first__83_BITS_125_TO_122_84_EQ_0_98_OR_ETC___d417;
  tUWide DEF_dMemReq__avValue2;
  tUWide DEF_iMemReq__avValue1;
 
 /* Rules */
 public:
  void RL_incCycle();
  void RL_doFetch();
  void RL_doDecode();
  void RL_doExecute();
  void RL_doWriteback();
 
 /* Methods */
 public:
  tUWide METH_iMemReq();
  tUInt8 METH_RDY_iMemReq();
  void METH_iMemResp(tUInt32 ARG_iMemResp_data);
  tUInt8 METH_RDY_iMemResp();
  tUWide METH_dMemReq();
  tUInt8 METH_RDY_dMemReq();
  void METH_dMemResp(tUInt32 ARG_dMemResp_data);
  tUInt8 METH_RDY_dMemResp();
 
 /* Reset routines */
 public:
  void reset_RST_N(tUInt8 ARG_rst_in);
 
 /* Static handles to reset routines */
 public:
 
 /* Pointers to reset fns in parent module for asserting output resets */
 private:
 
 /* Functions for the parent module to register its reset fns */
 public:
 
 /* Functions to set the elaborated clock id */
 public:
  void set_clk_0(char const *s);
 
 /* State dumping routine */
 public:
  void dump_state(unsigned int indent);
 
 /* VCD dumping routines */
 public:
  unsigned int dump_VCD_defs(unsigned int levels);
  void dump_VCD(tVCDDumpType dt, unsigned int levels, MOD_mkProcessor &backing);
  void vcd_defs(tVCDDumpType dt, MOD_mkProcessor &backing);
  void vcd_prims(tVCDDumpType dt, MOD_mkProcessor &backing);
};

#endif /* ifndef __mkProcessor_h__ */
