// Seed: 42121167
module module_0 (
    input tri  id_0,
    input wire id_1,
    input wand id_2,
    input wire id_3,
    input wire id_4
);
  wire id_6;
  wire id_7;
endmodule
module module_1 (
    input tri1 id_0,
    output uwire id_1,
    input wire id_2,
    input tri id_3,
    output logic id_4,
    input wand id_5,
    output tri0 id_6,
    input supply1 id_7,
    input wand id_8
    , id_15,
    input tri id_9,
    input uwire id_10,
    output supply0 id_11,
    input supply0 id_12,
    output logic id_13
);
  wire id_16;
  initial begin : LABEL_0
    if (1) begin : LABEL_0
      begin : LABEL_0
        id_4 <= 1;
      end
    end else id_13 <= 1;
  end
  module_0 modCall_1 (
      id_9,
      id_10,
      id_2,
      id_5,
      id_5
  );
  assign modCall_1.id_3 = 0;
  wire id_17;
endmodule
