11:16:14
"D:\Programador_fpga\iCEcube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "anda_plis_syn.prj" -log "anda_plis_Implmnt/anda_plis.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of anda_plis_Implmnt/anda_plis.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\Programador_fpga\iCEcube2\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-7HK4TPK

# Thu Oct 03 11:16:17 2024

#Implementation: anda_plis_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N:Top-level is not specified. Trying to extract automatically...
Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"D:\Programador_fpga\iCEcube2\synpbase\lib\vhd2008\std.vhd":146:18:146:21|Setting time resolution to ps
@N:"C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:15|Top entity is set to anda_plis.
VHDL syntax check successful!
@N: CD231 :"D:\Programador_fpga\iCEcube2\synpbase\lib\vhd2008\std1164.vhd":890:16:890:17|Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 72MB peak: 73MB)


Process completed successfully.
# Thu Oct 03 11:16:17 2024

###########################################################]
Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Gaspar\Desktop\prog_FPGA\ram.v" (library work)
@I::"C:\Users\Gaspar\Desktop\prog_FPGA\uart_tx.v" (library work)
Verilog syntax check successful!

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)


Process completed successfully.
# Thu Oct 03 11:16:17 2024

###########################################################]
@N:"C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:20|Top-level entity is set to work.anda_plis
@N: CD720 :"D:\Programador_fpga\iCEcube2\synpbase\lib\vhd2008\std.vhd":146:18:146:21|Setting time resolution to ps
@N:"C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:15|Top entity is set to anda_plis.
File C:\Users\Gaspar\Desktop\prog_FPGA\uart_algo.vhd changed - recompiling
File C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd changed - recompiling
File C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis.vhd changed - recompiling
VHDL syntax check successful!
@N: CD231 :"D:\Programador_fpga\iCEcube2\synpbase\lib\vhd2008\std1164.vhd":890:16:890:17|Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".
@N: CD630 :"C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:15|Synthesizing work.anda_plis.bdf_type.
@N: CD630 :"C:\Users\Gaspar\Desktop\prog_FPGA\uart_algo.vhd":12:7:12:15|Synthesizing work.uart_algo.rtl.
@N: CD233 :"C:\Users\Gaspar\Desktop\prog_FPGA\uart_algo.vhd":30:17:30:18|Using sequential encoding for type state_type.
Post processing for work.uart_algo.rtl
@N: CD630 :"C:\Users\Gaspar\Desktop\prog_FPGA\UART_RX.vhd":18:7:18:13|Synthesizing work.uart_rx.rtl.
@N: CD231 :"C:\Users\Gaspar\Desktop\prog_FPGA\UART_RX.vhd":33:17:33:18|Using onehot encoding for type t_sm_main. For example, enumeration s_idle is mapped to "10000".
@N: CD604 :"C:\Users\Gaspar\Desktop\prog_FPGA\UART_RX.vhd":123:4:123:17|OTHERS clause is not synthesized.
Post processing for work.uart_rx.rtl
@N: CD630 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":7:7:7:12|Synthesizing work.algo_3.rtl.
@N: CD231 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":28:17:28:18|Using onehot encoding for type state_type. For example, enumeration errase is mapped to "100000000000000000".
Post processing for work.algo_3.rtl
@A: CL282 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":87:2:87:3|Feedback mux created for signal data_a_escribir[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":87:2:87:3|Feedback mux created for signal dir_mem[6:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":87:2:87:3|Feedback mux created for signal dir_mem_3[6:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":87:2:87:3|Feedback mux created for signal dir_mem_2[6:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":87:2:87:3|Feedback mux created for signal dir_mem_1[6:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
Post processing for work.anda_plis.bdf_type
@N: CL201 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":87:2:87:3|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 18 reachable states with original encodings of:
   000000000000000001
   000000000000000010
   000000000000000100
   000000000000001000
   000000000000010000
   000000000000100000
   000000000001000000
   000000000010000000
   000000000100000000
   000000001000000000
   000000010000000000
   000000100000000000
   000001000000000000
   000010000000000000
   000100000000000000
   001000000000000000
   010000000000000000
   100000000000000000
@N: CL201 :"C:\Users\Gaspar\Desktop\prog_FPGA\UART_RX.vhd":61:4:61:5|Trying to extract state machine for register r_SM_Main.
Extracted state machine for register r_SM_Main
State machine has 5 reachable states with original encodings of:
   00001
   00010
   00100
   01000
   10000
@W: CL249 :"C:\Users\Gaspar\Desktop\prog_FPGA\UART_RX.vhd":61:4:61:5|Initial value is not supported on state machine r_SM_Main

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 72MB)


Process completed successfully.
# Thu Oct 03 11:16:18 2024

###########################################################]
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Gaspar\Desktop\prog_FPGA\ram.v" (library work)
@I::"C:\Users\Gaspar\Desktop\prog_FPGA\uart_tx.v" (library work)
Verilog syntax check successful!

Compiler output is up to date.  No re-compile necessary

Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
@N: CG364 :"C:\Users\Gaspar\Desktop\prog_FPGA\uart_tx.v":10:7:10:13|Synthesizing module uart_tx in library work.

	PAYLOAD_BITS=32'b00000000000000000000000000001000
	BIT_RATE=32'b00000000000000011100001000000000
	BIT_P=32'b00000000000000000010000111101000
	CLK_HZ=32'b00000000101101110001101100000000
	CLK_P=32'b00000000000000000000000001010011
	STOP_BITS=32'b00000000000000000000000000000001
	CYCLES_PER_BIT=32'b00000000000000000000000001101000
	COUNT_REG_LEN=32'b00000000000000000000000000001000
	FSM_IDLE=32'b00000000000000000000000000000000
	FSM_START=32'b00000000000000000000000000000001
	FSM_SEND=32'b00000000000000000000000000000010
	FSM_STOP=32'b00000000000000000000000000000011
   Generated name = uart_tx_Z1_layer1

@N: CG364 :"C:\Users\Gaspar\Desktop\prog_FPGA\ram.v":1:7:1:9|Synthesizing module ram in library work.

	addr_width=32'b00000000000000000000000000001001
	data_width=32'b00000000000000000000000000001000
   Generated name = ram_9s_8s

@N: CL134 :"C:\Users\Gaspar\Desktop\prog_FPGA\ram.v":11:8:11:13|Found RAM mem, depth=512, width=8
@N: CL201 :"C:\Users\Gaspar\Desktop\prog_FPGA\uart_tx.v":163:0:163:5|Trying to extract state machine for register fsm_state.
Extracted state machine for register fsm_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 71MB)


Process completed successfully.
# Thu Oct 03 11:16:18 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF117 :"C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis.vhd":149:0:149:8|Number of passed parameters/generics from instance b2v_inst3 does not match cell uart_tx_Z1_layer1 

=======================================================================================
For a summary of linker messages for components that did not bind, please see log file:
@L: C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\synwork\anda_plis_comp.linkerlog
=======================================================================================


At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Oct 03 11:16:18 2024

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Oct 03 11:16:18 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\synwork\anda_plis_comp.srs changed - recompiling
@N: NF107 :"C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:15|Selected library: work cell: anda_plis view bdf_type as top level
@N: NF107 :"C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:15|Selected library: work cell: anda_plis view bdf_type as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Oct 03 11:16:19 2024

###########################################################]
Pre-mapping Report

# Thu Oct 03 11:16:19 2024

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\anda_plis_scck.rpt 
Printing clock  summary report in "C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\anda_plis_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist anda_plis

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)



Clock Summary
*****************

Start             Requested     Requested     Clock        Clock                     Clock
Clock             Frequency     Period        Type         Group                     Load 
------------------------------------------------------------------------------------------
anda_plis|clk     140.7 MHz     7.107         inferred     Autoconstr_clkgroup_0     228  
==========================================================================================

@W: MT529 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Found inferred clock anda_plis|clk which controls 228 sequential elements including b2v_inst.dir_mem[6:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\anda_plis.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

Encoding state machine state[0:17] (in view: work.algo_3(rtl))
original code -> new code
   000000000000000001 -> 000000000000000001
   000000000000000010 -> 000000000000000010
   000000000000000100 -> 000000000000000100
   000000000000001000 -> 000000000000001000
   000000000000010000 -> 000000000000010000
   000000000000100000 -> 000000000000100000
   000000000001000000 -> 000000000001000000
   000000000010000000 -> 000000000010000000
   000000000100000000 -> 000000000100000000
   000000001000000000 -> 000000001000000000
   000000010000000000 -> 000000010000000000
   000000100000000000 -> 000000100000000000
   000001000000000000 -> 000001000000000000
   000010000000000000 -> 000010000000000000
   000100000000000000 -> 000100000000000000
   001000000000000000 -> 001000000000000000
   010000000000000000 -> 010000000000000000
   100000000000000000 -> 100000000000000000
Encoding state machine r_SM_Main[0:4] (in view: work.UART_RX_104(rtl))
original code -> new code
   00001 -> 000
   00010 -> 001
   00100 -> 010
   01000 -> 011
   10000 -> 100
Encoding state machine fsm_state[3:0] (in view: work.uart_tx_Z1_layer1(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|There are no possible illegal states for state machine fsm_state[3:0] (in view: work.uart_tx_Z1_layer1(verilog)); safe FSM implementation is not required.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 136MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 136MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Oct 03 11:16:19 2024

###########################################################]
Map & Optimize Report

# Thu Oct 03 11:16:19 2024

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.dir_mem[6:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.dir_mem_3[6:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.data_a_escribir[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.eventos[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.ignorar_anterior is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.cuenta[6:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.ignorar_ancho_1 is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.dir_mem_2[6:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.dir_mem_1[6:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.cuenta_pixel[6:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.indice[6:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.borrado is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.pix_count_anterior[20:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|User-specified initial value defined for instance b2v_inst.reg_anterior[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|User-specified initial value defined for instance b2v_inst.reg_ancho_3[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|User-specified initial value defined for instance b2v_inst.reg_ancho_1[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|User-specified initial value defined for instance b2v_inst.reg_ancho_2[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|User-specified initial value defined for instance b2v_inst1.r_Clk_Count[6:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|User-specified initial value defined for instance b2v_inst1.r_Bit_Index[2:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|User-specified initial value defined for instance b2v_inst1.r_RX_DV is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|User-specified initial value defined for instance b2v_inst1.r_RX_Byte[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":52:4:52:5|User-specified initial value defined for instance b2v_inst1.r_RX_Data_R is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":37:36:37:38|User-specified initial value defined for instance b2v_inst1.r_RX_Data is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|User-specified initial value defined for instance b2v_inst4.pix_count_int[12:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: FX107 :"c:\users\gaspar\desktop\prog_fpga\ram.v":11:8:11:13|RAM b2v_inst2.mem_0[7:0] (in view: work.anda_plis(bdf_type)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
Encoding state machine state[0:17] (in view: work.algo_3(rtl))
original code -> new code
   000000000000000001 -> 000000000000000001
   000000000000000010 -> 000000000000000010
   000000000000000100 -> 000000000000000100
   000000000000001000 -> 000000000000001000
   000000000000010000 -> 000000000000010000
   000000000000100000 -> 000000000000100000
   000000000001000000 -> 000000000001000000
   000000000010000000 -> 000000000010000000
   000000000100000000 -> 000000000100000000
   000000001000000000 -> 000000001000000000
   000000010000000000 -> 000000010000000000
   000000100000000000 -> 000000100000000000
   000001000000000000 -> 000001000000000000
   000010000000000000 -> 000010000000000000
   000100000000000000 -> 000100000000000000
   001000000000000000 -> 001000000000000000
   010000000000000000 -> 010000000000000000
   100000000000000000 -> 100000000000000000
@N: MO231 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Found counter in view:work.algo_3(rtl) instance eventos[7:0] 
@N: MO231 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Found counter in view:work.algo_3(rtl) instance dir_mem[6:0] 
@W: BN132 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Removing instance b2v_inst.pix_count_anterior[20] because it is equivalent to instance b2v_inst.pix_count_anterior[19]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Removing instance b2v_inst.pix_count_anterior[19] because it is equivalent to instance b2v_inst.pix_count_anterior[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Removing instance b2v_inst.pix_count_anterior[18] because it is equivalent to instance b2v_inst.pix_count_anterior[17]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Removing instance b2v_inst.pix_count_anterior[17] because it is equivalent to instance b2v_inst.pix_count_anterior[16]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Removing instance b2v_inst.pix_count_anterior[16] because it is equivalent to instance b2v_inst.pix_count_anterior[15]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Removing instance b2v_inst.pix_count_anterior[15] because it is equivalent to instance b2v_inst.pix_count_anterior[14]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Removing instance b2v_inst.pix_count_anterior[14] because it is equivalent to instance b2v_inst.pix_count_anterior[13]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: MF179 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":112:8:112:42|Found 21 by 21 bit equality operator ('==') un1_pix_count_anterior (in view: work.algo_3(rtl))
@N: BN362 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Removing sequential instance pix_count_anterior[13] (in view: work.algo_3(rtl)) because it does not drive other instances.
Encoding state machine r_SM_Main[0:4] (in view: work.UART_RX_104(rtl))
original code -> new code
   00001 -> 000
   00010 -> 001
   00100 -> 010
   01000 -> 011
   10000 -> 100
Encoding state machine fsm_state[3:0] (in view: work.uart_tx_Z1_layer1(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|There are no possible illegal states for state machine fsm_state[3:0] (in view: work.uart_tx_Z1_layer1(verilog)); safe FSM implementation is not required.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 136MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 142MB peak: 142MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 142MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 142MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 142MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 141MB peak: 142MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 142MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 142MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 155MB peak: 157MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -3.09ns		 455 /       200
   2		0h:00m:00s		    -3.09ns		 452 /       200
   3		0h:00m:00s		    -3.09ns		 451 /       200
@N: FX271 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Replicating instance b2v_inst.indice[3] (in view: work.anda_plis(bdf_type)) with 18 loads 2 times to improve timing.
@N: FX271 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Replicating instance b2v_inst.indice[2] (in view: work.anda_plis(bdf_type)) with 20 loads 2 times to improve timing.
@N: FX271 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Replicating instance b2v_inst.indice[4] (in view: work.anda_plis(bdf_type)) with 19 loads 2 times to improve timing.
Timing driven replication report
Added 6 Registers via timing driven replication
Added 6 LUTs via timing driven replication

   4		0h:00m:01s		    -1.69ns		 464 /       206
   5		0h:00m:01s		    -1.69ns		 464 /       206


   6		0h:00m:01s		    -1.69ns		 465 /       206
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.ignorar_anterior which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.ignorar_ancho_1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.borrado which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[17] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[16] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[15] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[14] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[13] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_DV which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":37:36:37:38|Unbuffered I/O b2v_inst1.r_RX_Data which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":52:4:52:5|Unbuffered I/O b2v_inst1.r_RX_Data_R which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":174:0:174:5|Unbuffered I/O b2v_inst3.txd_reg which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_fast[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_3_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_fast[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_2_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_fast[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_4_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\ram.v":11:8:11:13|Unbuffered I/O b2v_inst2.mem_0_mem_0_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\ram.v":11:8:11:13|Unbuffered I/O b2v_inst2.mem_0_mem_0_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.un1_reset_inv_4 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O G_11 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3_e[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3_e[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3_e[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3_e[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3_e[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3_e[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3_e[6] which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst.g0_0_1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.g0_i_m2 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state_srsts[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2_e[0] which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst3.bit_counter_48 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.g0_1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.g0_8 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state_srsts_1[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.un1_reset_inv_2 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":34:8:34:12|Unbuffered I/O b2v_inst.dir_mem_1_1_sqmuxa_i which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.un1_dir_mem_3_iv_0_o3_0_o3[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.N_157_i which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":34:8:34:12|Unbuffered I/O b2v_inst.g0_12 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst3.reset_i which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":52:4:52:5|Unbuffered I/O b2v_inst1.r_RX_Data_R which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":174:0:174:5|Unbuffered I/O b2v_inst3.txd_reg which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.ignorar_anterior which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.ignorar_ancho_1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.borrado which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[17] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[16] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[15] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[14] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[13] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_DV which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":37:36:37:38|Unbuffered I/O b2v_inst1.r_RX_Data which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":52:4:52:5|Unbuffered I/O b2v_inst1.r_RX_Data_R which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":174:0:174:5|Unbuffered I/O b2v_inst3.txd_reg which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_fast[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_3_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_fast[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_2_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_fast[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_4_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\ram.v":11:8:11:13|Unbuffered I/O b2v_inst2.mem_0_mem_0_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\ram.v":11:8:11:13|Unbuffered I/O b2v_inst2.mem_0_mem_0_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.un1_reset_inv_4 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O G_11 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3_e[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3_e[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3_e[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3_e[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3_e[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3_e[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3_e[6] which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst.g0_0_1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.g0_i_m2 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state_srsts[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2_e[0] which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst3.bit_counter_48 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.g0_1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.g0_8 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state_srsts_1[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.un1_reset_inv_2 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":34:8:34:12|Unbuffered I/O b2v_inst.dir_mem_1_1_sqmuxa_i which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.un1_dir_mem_3_iv_0_o3_0_o3[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.N_157_i which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":34:8:34:12|Unbuffered I/O b2v_inst.g0_12 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst3.reset_i which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":52:4:52:5|Unbuffered I/O b2v_inst1.r_RX_Data_R which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":174:0:174:5|Unbuffered I/O b2v_inst3.txd_reg which could cause problems in P&R 
@N: FX1017 :|SB_GB inserted on the net reset_i.
@N: FX1017 :|SB_GB inserted on the net b2v_inst.state_ns_i_0[6].

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 156MB peak: 157MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 156MB peak: 157MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 208 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

================================ Non-Gated/Non-Generated Clocks ================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance         
------------------------------------------------------------------------------------------------
@K:CKID0001       clk                 port                   208        b2v_inst3.bit_counter[0]
================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 129MB peak: 157MB)

Writing Analyst data base C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\synwork\anda_plis_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 154MB peak: 157MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\anda_plis.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 156MB peak: 158MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 154MB peak: 158MB)

@W: MT420 |Found inferred clock anda_plis|clk with period 10.88ns. Please declare a user-defined clock on object "p:clk"


##### START OF TIMING REPORT #####[
# Timing Report written on Thu Oct 03 11:16:21 2024
#


Top view:               anda_plis
Requested Frequency:    91.9 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.921

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
anda_plis|clk      91.9 MHz      78.1 MHz      10.884        12.804        -1.921     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks                        |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------------
Starting       Ending         |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------------------
anda_plis|clk  anda_plis|clk  |  10.884      -1.921  |  No paths    -      |  No paths    -      |  No paths    -    
=====================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: anda_plis|clk
====================================



Starting Points with Worst Slack
********************************

                              Starting                                                  Arrival           
Instance                      Reference         Type         Pin     Net                Time        Slack 
                              Clock                                                                       
----------------------------------------------------------------------------------------------------------
b2v_inst.state[0]             anda_plis|clk     SB_DFFR      Q       state[0]           0.540       -1.921
b2v_inst.state[1]             anda_plis|clk     SB_DFFR      Q       state[1]           0.540       -1.914
b2v_inst.indice_2_rep1_er     anda_plis|clk     SB_DFFER     Q       indice_2_rep1      0.540       -0.927
b2v_inst.indice_3_rep1_er     anda_plis|clk     SB_DFFER     Q       indice_3_rep1      0.540       -0.878
b2v_inst.indice[1]            anda_plis|clk     SB_DFFR      Q       indice[1]          0.540       -0.392
b2v_inst1.r_Clk_Count[0]      anda_plis|clk     SB_DFFSR     Q       r_Clk_Count[0]     0.540       -0.364
b2v_inst.indice[5]            anda_plis|clk     SB_DFFR      Q       indice[5]          0.540       -0.350
b2v_inst1.r_Clk_Count[1]      anda_plis|clk     SB_DFFSR     Q       r_Clk_Count[1]     0.540       -0.315
b2v_inst.indice[6]            anda_plis|clk     SB_DFFR      Q       indice[6]          0.540       -0.301
b2v_inst1.r_Clk_Count[2]      anda_plis|clk     SB_DFFSR     Q       r_Clk_Count[2]     0.540       -0.294
==========================================================================================================


Ending Points with Worst Slack
******************************

                              Starting                                                                 Required           
Instance                      Reference         Type             Pin          Net                      Time         Slack 
                              Clock                                                                                       
--------------------------------------------------------------------------------------------------------------------------
b2v_inst2.mem_0_mem_0_0_0     anda_plis|clk     SB_RAM256x16     WADDR[6]     dir_mem_RNIIBL23[6]      10.659       -1.921
b2v_inst2.mem_0_mem_0_0_0     anda_plis|clk     SB_RAM256x16     RADDR[6]     dir_mem_RNIIBL23[6]      10.680       -1.900
b2v_inst.dir_mem_3[6]         anda_plis|clk     SB_DFF           D            dir_mem_3_5              10.778       -0.927
b2v_inst.dir_mem_3[5]         anda_plis|clk     SB_DFF           D            dir_mem_3_4              10.778       -0.787
b2v_inst.dir_mem_3[4]         anda_plis|clk     SB_DFF           D            dir_mem_3_3              10.778       -0.647
b2v_inst.dir_mem_3[3]         anda_plis|clk     SB_DFF           D            dir_mem_3_2              10.778       -0.507
b2v_inst.dir_mem_2[1]         anda_plis|clk     SB_DFF           D            dir_mem_2_1              10.778       -0.392
b2v_inst.dir_mem_3[2]         anda_plis|clk     SB_DFF           D            dir_mem_3_1              10.778       -0.366
b2v_inst1.r_Clk_Count[4]      anda_plis|clk     SB_DFFSR         D            r_Clk_Count_6_0_i[4]     10.778       -0.364
b2v_inst1.r_Clk_Count[5]      anda_plis|clk     SB_DFFSR         D            r_Clk_Count_6_0_i[5]     10.778       -0.364
==========================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.884
    - Setup time:                            0.224
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.659

    - Propagation time:                      12.580
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.921

    Number of logic level(s):                4
    Starting point:                          b2v_inst.state[0] / Q
    Ending point:                            b2v_inst2.mem_0_mem_0_0_0 / WADDR[6]
    The start point is clocked by            anda_plis|clk [rising] on pin C
    The end   point is clocked by            anda_plis|clk [rising] on pin WCLK

Instance / Net                                     Pin          Pin               Arrival     No. of    
Name                              Type             Name         Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
b2v_inst.state[0]                 SB_DFFR          Q            Out     0.540     0.540       -         
state[0]                          Net              -            -       1.599     -           2         
b2v_inst.state_RNITETB[0]         SB_LUT4          I0           In      -         2.139       -         
b2v_inst.state_RNITETB[0]         SB_LUT4          O            Out     0.386     2.525       -         
state_RNITETB[0]                  Net              -            -       1.371     -           4         
b2v_inst.dir_mem_3_RNISNAT[6]     SB_LUT4          I0           In      -         3.896       -         
b2v_inst.dir_mem_3_RNISNAT[6]     SB_LUT4          O            Out     0.449     4.345       -         
addr_ram_1_iv_i_0[6]              Net              -            -       1.371     -           1         
b2v_inst.state_RNIIE1F1[6]        SB_LUT4          I1           In      -         5.715       -         
b2v_inst.state_RNIIE1F1[6]        SB_LUT4          O            Out     0.400     6.115       -         
addr_ram_1_iv_i_2[6]              Net              -            -       1.371     -           1         
b2v_inst.dir_mem_RNIIBL23[6]      SB_LUT4          I2           In      -         7.486       -         
b2v_inst.dir_mem_RNIIBL23[6]      SB_LUT4          O            Out     0.379     7.865       -         
dir_mem_RNIIBL23[6]               Net              -            -       4.715     -           2         
b2v_inst2.mem_0_mem_0_0_0         SB_RAM256x16     WADDR[6]     In      -         12.580      -         
========================================================================================================
Total path delay (propagation time + setup) of 12.804 is 2.377(18.6%) logic and 10.427(81.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      10.884
    - Setup time:                            0.224
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.659

    - Propagation time:                      12.573
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.914

    Number of logic level(s):                4
    Starting point:                          b2v_inst.state[1] / Q
    Ending point:                            b2v_inst2.mem_0_mem_0_0_0 / WADDR[6]
    The start point is clocked by            anda_plis|clk [rising] on pin C
    The end   point is clocked by            anda_plis|clk [rising] on pin WCLK

Instance / Net                                     Pin          Pin               Arrival     No. of    
Name                              Type             Name         Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
b2v_inst.state[1]                 SB_DFFR          Q            Out     0.540     0.540       -         
state[1]                          Net              -            -       1.599     -           2         
b2v_inst.state_RNITETB[0]         SB_LUT4          I1           In      -         2.139       -         
b2v_inst.state_RNITETB[0]         SB_LUT4          O            Out     0.379     2.518       -         
state_RNITETB[0]                  Net              -            -       1.371     -           4         
b2v_inst.dir_mem_3_RNISNAT[6]     SB_LUT4          I0           In      -         3.889       -         
b2v_inst.dir_mem_3_RNISNAT[6]     SB_LUT4          O            Out     0.449     4.338       -         
addr_ram_1_iv_i_0[6]              Net              -            -       1.371     -           1         
b2v_inst.state_RNIIE1F1[6]        SB_LUT4          I1           In      -         5.708       -         
b2v_inst.state_RNIIE1F1[6]        SB_LUT4          O            Out     0.400     6.108       -         
addr_ram_1_iv_i_2[6]              Net              -            -       1.371     -           1         
b2v_inst.dir_mem_RNIIBL23[6]      SB_LUT4          I2           In      -         7.479       -         
b2v_inst.dir_mem_RNIIBL23[6]      SB_LUT4          O            Out     0.379     7.858       -         
dir_mem_RNIIBL23[6]               Net              -            -       4.715     -           2         
b2v_inst2.mem_0_mem_0_0_0         SB_RAM256x16     WADDR[6]     In      -         12.573      -         
========================================================================================================
Total path delay (propagation time + setup) of 12.797 is 2.370(18.5%) logic and 10.427(81.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      10.884
    - Setup time:                            0.203
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.680

    - Propagation time:                      12.580
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.900

    Number of logic level(s):                4
    Starting point:                          b2v_inst.state[0] / Q
    Ending point:                            b2v_inst2.mem_0_mem_0_0_0 / RADDR[6]
    The start point is clocked by            anda_plis|clk [rising] on pin C
    The end   point is clocked by            anda_plis|clk [rising] on pin RCLK

Instance / Net                                     Pin          Pin               Arrival     No. of    
Name                              Type             Name         Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
b2v_inst.state[0]                 SB_DFFR          Q            Out     0.540     0.540       -         
state[0]                          Net              -            -       1.599     -           2         
b2v_inst.state_RNITETB[0]         SB_LUT4          I0           In      -         2.139       -         
b2v_inst.state_RNITETB[0]         SB_LUT4          O            Out     0.386     2.525       -         
state_RNITETB[0]                  Net              -            -       1.371     -           4         
b2v_inst.dir_mem_3_RNISNAT[6]     SB_LUT4          I0           In      -         3.896       -         
b2v_inst.dir_mem_3_RNISNAT[6]     SB_LUT4          O            Out     0.449     4.345       -         
addr_ram_1_iv_i_0[6]              Net              -            -       1.371     -           1         
b2v_inst.state_RNIIE1F1[6]        SB_LUT4          I1           In      -         5.715       -         
b2v_inst.state_RNIIE1F1[6]        SB_LUT4          O            Out     0.400     6.115       -         
addr_ram_1_iv_i_2[6]              Net              -            -       1.371     -           1         
b2v_inst.dir_mem_RNIIBL23[6]      SB_LUT4          I2           In      -         7.486       -         
b2v_inst.dir_mem_RNIIBL23[6]      SB_LUT4          O            Out     0.379     7.865       -         
dir_mem_RNIIBL23[6]               Net              -            -       4.715     -           2         
b2v_inst2.mem_0_mem_0_0_0         SB_RAM256x16     RADDR[6]     In      -         12.580      -         
========================================================================================================
Total path delay (propagation time + setup) of 12.783 is 2.356(18.4%) logic and 10.427(81.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      10.884
    - Setup time:                            0.203
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.680

    - Propagation time:                      12.573
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.893

    Number of logic level(s):                4
    Starting point:                          b2v_inst.state[1] / Q
    Ending point:                            b2v_inst2.mem_0_mem_0_0_0 / RADDR[6]
    The start point is clocked by            anda_plis|clk [rising] on pin C
    The end   point is clocked by            anda_plis|clk [rising] on pin RCLK

Instance / Net                                     Pin          Pin               Arrival     No. of    
Name                              Type             Name         Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
b2v_inst.state[1]                 SB_DFFR          Q            Out     0.540     0.540       -         
state[1]                          Net              -            -       1.599     -           2         
b2v_inst.state_RNITETB[0]         SB_LUT4          I1           In      -         2.139       -         
b2v_inst.state_RNITETB[0]         SB_LUT4          O            Out     0.379     2.518       -         
state_RNITETB[0]                  Net              -            -       1.371     -           4         
b2v_inst.dir_mem_3_RNISNAT[6]     SB_LUT4          I0           In      -         3.889       -         
b2v_inst.dir_mem_3_RNISNAT[6]     SB_LUT4          O            Out     0.449     4.338       -         
addr_ram_1_iv_i_0[6]              Net              -            -       1.371     -           1         
b2v_inst.state_RNIIE1F1[6]        SB_LUT4          I1           In      -         5.708       -         
b2v_inst.state_RNIIE1F1[6]        SB_LUT4          O            Out     0.400     6.108       -         
addr_ram_1_iv_i_2[6]              Net              -            -       1.371     -           1         
b2v_inst.dir_mem_RNIIBL23[6]      SB_LUT4          I2           In      -         7.479       -         
b2v_inst.dir_mem_RNIIBL23[6]      SB_LUT4          O            Out     0.379     7.858       -         
dir_mem_RNIIBL23[6]               Net              -            -       4.715     -           2         
b2v_inst2.mem_0_mem_0_0_0         SB_RAM256x16     RADDR[6]     In      -         12.573      -         
========================================================================================================
Total path delay (propagation time + setup) of 12.776 is 2.349(18.4%) logic and 10.427(81.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      10.884
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.778

    - Propagation time:                      11.706
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.927

    Number of logic level(s):                10
    Starting point:                          b2v_inst.indice_2_rep1_er / Q
    Ending point:                            b2v_inst.dir_mem_3[6] / D
    The start point is clocked by            anda_plis|clk [rising] on pin C
    The end   point is clocked by            anda_plis|clk [rising] on pin C

Instance / Net                                     Pin      Pin               Arrival     No. of    
Name                                  Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------
b2v_inst.indice_2_rep1_er             SB_DFFER     Q        Out     0.540     0.540       -         
indice_2_rep1                         Net          -        -       1.599     -           9         
b2v_inst.indice_2_rep1_er_RNIVPSE     SB_LUT4      I0       In      -         2.139       -         
b2v_inst.indice_2_rep1_er_RNIVPSE     SB_LUT4      O        Out     0.449     2.588       -         
indice_2_i_a3_0[6]                    Net          -        -       1.371     -           1         
b2v_inst.indice_er_RNILMOQ_0[4]       SB_LUT4      I3       In      -         3.959       -         
b2v_inst.indice_er_RNILMOQ_0[4]       SB_LUT4      O        Out     0.316     4.274       -         
N_202                                 Net          -        -       1.371     -           5         
b2v_inst.un1_indice_cry_1_c_RNO       SB_LUT4      I1       In      -         5.645       -         
b2v_inst.un1_indice_cry_1_c_RNO       SB_LUT4      O        Out     0.379     6.024       -         
un1_indice_cry_1_c_RNO                Net          -        -       0.905     -           1         
b2v_inst.un1_indice_cry_1_c           SB_CARRY     I0       In      -         6.929       -         
b2v_inst.un1_indice_cry_1_c           SB_CARRY     CO       Out     0.258     7.187       -         
un1_indice_cry_1                      Net          -        -       0.014     -           2         
b2v_inst.un1_indice_cry_2_c           SB_CARRY     CI       In      -         7.201       -         
b2v_inst.un1_indice_cry_2_c           SB_CARRY     CO       Out     0.126     7.327       -         
un1_indice_cry_2                      Net          -        -       0.014     -           2         
b2v_inst.un1_indice_cry_3_c           SB_CARRY     CI       In      -         7.341       -         
b2v_inst.un1_indice_cry_3_c           SB_CARRY     CO       Out     0.126     7.467       -         
un1_indice_cry_3                      Net          -        -       0.014     -           2         
b2v_inst.un1_indice_cry_4_c           SB_CARRY     CI       In      -         7.481       -         
b2v_inst.un1_indice_cry_4_c           SB_CARRY     CO       Out     0.126     7.607       -         
un1_indice_cry_4                      Net          -        -       0.014     -           2         
b2v_inst.un1_indice_cry_5_c           SB_CARRY     CI       In      -         7.621       -         
b2v_inst.un1_indice_cry_5_c           SB_CARRY     CO       Out     0.126     7.747       -         
un1_indice_cry_5                      Net          -        -       0.386     -           1         
b2v_inst.dir_mem_3_RNO_0[6]           SB_LUT4      I3       In      -         8.133       -         
b2v_inst.dir_mem_3_RNO_0[6]           SB_LUT4      O        Out     0.316     8.449       -         
dir_mem_3_RNO_0[6]                    Net          -        -       1.371     -           1         
b2v_inst.dir_mem_3_RNO[6]             SB_LUT4      I2       In      -         9.820       -         
b2v_inst.dir_mem_3_RNO[6]             SB_LUT4      O        Out     0.379     10.199      -         
dir_mem_3_5                           Net          -        -       1.507     -           1         
b2v_inst.dir_mem_3[6]                 SB_DFF       D        In      -         11.706      -         
====================================================================================================
Total path delay (propagation time + setup) of 11.811 is 3.245(27.5%) logic and 8.566(72.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 155MB peak: 158MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 155MB peak: 158MB)

---------------------------------------
Resource Usage Report for anda_plis 

Mapping to part: ice40hx4ktq144
Cell usage:
GND             5 uses
SB_CARRY        98 uses
SB_DFF          29 uses
SB_DFFE         26 uses
SB_DFFER        84 uses
SB_DFFES        1 use
SB_DFFESR       8 uses
SB_DFFR         35 uses
SB_DFFS         3 uses
SB_DFFSR        19 uses
SB_DFFSS        1 use
SB_GB           2 uses
SB_RAM256x16    1 use
VCC             5 uses
SB_LUT4         436 uses

I/O Register bits:                  0
Register bits not including I/Os:   206 (5%)

RAM/ROM usage summary
Block Rams : 1 of 20 (5%)

Total load per clock:
   anda_plis|clk: 208

@S |Mapping Summary:
Total  LUTs: 436 (12%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 436 = 436 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 30MB peak: 158MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Oct 03 11:16:21 2024

###########################################################]


Synthesis exit by 0.
Current Implementation anda_plis_Implmnt its sbt path: C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds


"D:/Programador_fpga/iCEcube2/sbt_backend/bin/win32/opt\edifparser.exe" "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev" "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/anda_plis.edf " "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist" "-pTQ144" "-yC:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/sbt/constraint/anda_plis_pcf_sbt.pcf " -c -e --devicename iCE40HX4K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/anda_plis.edf...
Parsing constraint file: C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/sbt/constraint/anda_plis_pcf_sbt.pcf ...
start to read sdc/scf file C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/anda_plis.scf
sdc_reader OK C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/anda_plis.scf
SB_RAM SB_RAM256x16 SB_RAM40_4K
Stored edif netlist at C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis...
Warning: The terminal b2v_inst2.mem_0_mem_0_0_0:RCLKE is driven by default driver : VCC, Disconnecting it.

write Timing Constraint to C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: anda_plis

EDF Parser run-time: 0 (sec)
edif parser succeed.


"D:/Programador_fpga/iCEcube2/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --outdir "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer" --device-file "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev" --package TQ144 --deviceMarketName iCE40HX4K --sdc-file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer\anda_plis_pl.sdc"
starting placerrunning placerExecuting : D:\Programador_fpga\iCEcube2\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis --outdir C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer --device-file D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev --package TQ144 --deviceMarketName iCE40HX4K --sdc-file C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file D:\Programador_fpga\iCEcube2\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer\anda_plis_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev
Package              - TQ144
Design database      - C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis
SDC file             - C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer
Timing library       - D:\Programador_fpga\iCEcube2\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis/BFPGA_DESIGN_ep
I2065: Reading device file : D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	436
    Number of DFFs      	:	206
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	98
    Number of RAMs      	:	1
    Number of ROMs      	:	0
    Number of IOs       	:	4
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	45
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	9
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	12
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	8
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	74
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	511
    Number of DFFs      	:	206
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	98

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	194
        LUT, DFF and CARRY	:	12
    Combinational LogicCells
        Only LUT         	:	259
        CARRY Only       	:	40
        LUT with CARRY   	:	46
    LogicCells                  :	551/3520
    PLBs                        :	92/440
    BRAMs                       :	1/20
    IOs and GBIOs               :	4/107
    PLLs                        :	0/2


I2088: Phase 3, elapsed time : 0.4 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.9 (sec)

Phase 6
I2088: Phase 6, elapsed time : 22.4 (sec)

Final Design Statistics
    Number of LUTs      	:	511
    Number of DFFs      	:	206
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	98
    Number of RAMs      	:	1
    Number of ROMs      	:	0
    Number of IOs       	:	4
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	551/3520
    PLBs                        :	103/440
    BRAMs                       :	1/20
    IOs and GBIOs               :	4/107
    PLLs                        :	0/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: anda_plis|clk | Frequency: 98.69 MHz | Target: 91.91 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 24.1 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"D:/Programador_fpga/iCEcube2/sbt_backend/bin/win32/opt\packer.exe" "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev" "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --package TQ144 --outdir "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer" --DRC_only  --translator "D:\Programador_fpga\iCEcube2\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer\anda_plis_pl.sdc" --dst_sdc_file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 1907
used logic cells: 551
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"D:/Programador_fpga/iCEcube2/sbt_backend/bin/win32/opt\packer.exe" "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev" "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --package TQ144 --outdir "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer" --translator "D:\Programador_fpga\iCEcube2\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer\anda_plis_pl.sdc" --dst_sdc_file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 1907
used logic cells: 551
Translating sdc file C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer\anda_plis_pl.sdc...
Translated sdc file is C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"D:\Programador_fpga\iCEcube2\sbt_backend\bin\win32\opt\sbrouter.exe" "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev" "C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ice40HX8K.lib" "C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc" --outdir "C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : D:\Programador_fpga\iCEcube2\sbt_backend\bin\win32\opt\sbrouter.exe D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\netlist\oadb-anda_plis D:\Programador_fpga\iCEcube2\sbt_backend\devices\ice40HX8K.lib C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc --outdir C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\router --sdf_file C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design anda_plis
Read design time: 0
I1202: Reading Architecture of device iCE40HX4K
Read device time: 5
I1209: Started routing
I1223: Total Nets : 607 
I1212: Iteration  1 :    92 unrouted : 1 seconds
I1212: Iteration  2 :     9 unrouted : 0 seconds
I1212: Iteration  3 :     2 unrouted : 0 seconds
I1212: Iteration  4 :     2 unrouted : 0 seconds
I1212: Iteration  5 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 2
I1206: Completed routing
I1204: Writing Design anda_plis
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 8 seconds
router succeed.

"D:/Programador_fpga/iCEcube2/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.v" --vhdl "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/sbt/outputs/simulation_netlist\anda_plis_sbt.vhd" --lib "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --view rt --device "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev" --splitio  --in-sdc-file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc" --out-sdc-file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\netlister\anda_plis_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.v
Writing C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/sbt/outputs/simulation_netlist\anda_plis_sbt.vhd
Netlister succeeded.

Netlister run-time: 3 (sec)
netlist succeed.


"D:/Programador_fpga/iCEcube2/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --lib-file "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ice40HX8K.lib" --sdc-file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\netlister\anda_plis_sbt.sdc" --sdf-file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.sdf" --report-file "C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\timer\anda_plis_timing.rpt" --device-file "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev" --timing-summary
starting timerrunning timerExecuting : D:\Programador_fpga\iCEcube2\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis --lib-file D:\Programador_fpga\iCEcube2\sbt_backend\devices\ice40HX8K.lib --sdc-file C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\netlister\anda_plis_sbt.sdc --sdf-file C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.sdf --report-file C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\timer\anda_plis_timing.rpt --device-file D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "ipInertedIOPad_clk_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 4 seconds
timer succeed.
timer succeeded.


"D:/Programador_fpga/iCEcube2/sbt_backend/bin/win32/opt\bitmap.exe" "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev" --design "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --device_name iCE40HX4K --package TQ144 --outdir "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
Unrecognizable name anda_plis
"D:\Programador_fpga\iCEcube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "anda_plis_syn.prj" -log "anda_plis_Implmnt/anda_plis.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of anda_plis_Implmnt/anda_plis.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\Programador_fpga\iCEcube2\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-7HK4TPK

# Thu Oct 03 11:19:39 2024

#Implementation: anda_plis_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N:Top-level is not specified. Trying to extract automatically...
Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"D:\Programador_fpga\iCEcube2\synpbase\lib\vhd2008\std.vhd":146:18:146:21|Setting time resolution to ps
@N:"C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:15|Top entity is set to anda_plis.
VHDL syntax check successful!
@N: CD231 :"D:\Programador_fpga\iCEcube2\synpbase\lib\vhd2008\std1164.vhd":890:16:890:17|Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".
File C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd changed - recompiling

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 72MB peak: 73MB)


Process completed successfully.
# Thu Oct 03 11:19:39 2024

###########################################################]
Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Gaspar\Desktop\prog_FPGA\ram.v" (library work)
@I::"C:\Users\Gaspar\Desktop\prog_FPGA\uart_tx.v" (library work)
Verilog syntax check successful!

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)


Process completed successfully.
# Thu Oct 03 11:19:39 2024

###########################################################]
@N:"C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:20|Top-level entity is set to work.anda_plis
@N: CD720 :"D:\Programador_fpga\iCEcube2\synpbase\lib\vhd2008\std.vhd":146:18:146:21|Setting time resolution to ps
@N:"C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:15|Top entity is set to anda_plis.
File C:\Users\Gaspar\Desktop\prog_FPGA\uart_algo.vhd changed - recompiling
File C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd changed - recompiling
File C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis.vhd changed - recompiling
VHDL syntax check successful!
File C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd changed - recompiling
@N: CD231 :"D:\Programador_fpga\iCEcube2\synpbase\lib\vhd2008\std1164.vhd":890:16:890:17|Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".
@N: CD630 :"C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:15|Synthesizing work.anda_plis.bdf_type.
@N: CD630 :"C:\Users\Gaspar\Desktop\prog_FPGA\uart_algo.vhd":12:7:12:15|Synthesizing work.uart_algo.rtl.
@N: CD233 :"C:\Users\Gaspar\Desktop\prog_FPGA\uart_algo.vhd":30:17:30:18|Using sequential encoding for type state_type.
Post processing for work.uart_algo.rtl
@N: CD630 :"C:\Users\Gaspar\Desktop\prog_FPGA\UART_RX.vhd":18:7:18:13|Synthesizing work.uart_rx.rtl.
@N: CD231 :"C:\Users\Gaspar\Desktop\prog_FPGA\UART_RX.vhd":33:17:33:18|Using onehot encoding for type t_sm_main. For example, enumeration s_idle is mapped to "10000".
@N: CD604 :"C:\Users\Gaspar\Desktop\prog_FPGA\UART_RX.vhd":123:4:123:17|OTHERS clause is not synthesized.
Post processing for work.uart_rx.rtl
@N: CD630 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":7:7:7:12|Synthesizing work.algo_3.rtl.
@N: CD231 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":28:17:28:18|Using onehot encoding for type state_type. For example, enumeration errase is mapped to "100000000000000000".
Post processing for work.algo_3.rtl
@A: CL282 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":87:2:87:3|Feedback mux created for signal data_a_escribir[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":87:2:87:3|Feedback mux created for signal dir_mem[6:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":87:2:87:3|Feedback mux created for signal dir_mem_3[6:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":87:2:87:3|Feedback mux created for signal dir_mem_2[6:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":87:2:87:3|Feedback mux created for signal dir_mem_1[6:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
Post processing for work.anda_plis.bdf_type
@N: CL201 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":87:2:87:3|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 18 reachable states with original encodings of:
   000000000000000001
   000000000000000010
   000000000000000100
   000000000000001000
   000000000000010000
   000000000000100000
   000000000001000000
   000000000010000000
   000000000100000000
   000000001000000000
   000000010000000000
   000000100000000000
   000001000000000000
   000010000000000000
   000100000000000000
   001000000000000000
   010000000000000000
   100000000000000000
@N: CL201 :"C:\Users\Gaspar\Desktop\prog_FPGA\UART_RX.vhd":61:4:61:5|Trying to extract state machine for register r_SM_Main.
Extracted state machine for register r_SM_Main
State machine has 5 reachable states with original encodings of:
   00001
   00010
   00100
   01000
   10000
@W: CL249 :"C:\Users\Gaspar\Desktop\prog_FPGA\UART_RX.vhd":61:4:61:5|Initial value is not supported on state machine r_SM_Main

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 77MB peak: 80MB)


Process completed successfully.
# Thu Oct 03 11:19:39 2024

###########################################################]
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Gaspar\Desktop\prog_FPGA\ram.v" (library work)
@I::"C:\Users\Gaspar\Desktop\prog_FPGA\uart_tx.v" (library work)
Verilog syntax check successful!
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
@N: CG364 :"C:\Users\Gaspar\Desktop\prog_FPGA\uart_tx.v":10:7:10:13|Synthesizing module uart_tx in library work.

	PAYLOAD_BITS=32'b00000000000000000000000000001000
	BIT_RATE=32'b00000000000000011100001000000000
	BIT_P=32'b00000000000000000010000111101000
	CLK_HZ=32'b00000000101101110001101100000000
	CLK_P=32'b00000000000000000000000001010011
	STOP_BITS=32'b00000000000000000000000000000001
	CYCLES_PER_BIT=32'b00000000000000000000000001101000
	COUNT_REG_LEN=32'b00000000000000000000000000001000
	FSM_IDLE=32'b00000000000000000000000000000000
	FSM_START=32'b00000000000000000000000000000001
	FSM_SEND=32'b00000000000000000000000000000010
	FSM_STOP=32'b00000000000000000000000000000011
   Generated name = uart_tx_Z1_layer1

@N: CG364 :"C:\Users\Gaspar\Desktop\prog_FPGA\ram.v":1:7:1:9|Synthesizing module ram in library work.

	addr_width=32'b00000000000000000000000000001001
	data_width=32'b00000000000000000000000000001000
   Generated name = ram_9s_8s

@N: CL134 :"C:\Users\Gaspar\Desktop\prog_FPGA\ram.v":11:8:11:13|Found RAM mem, depth=512, width=8
@N: CL201 :"C:\Users\Gaspar\Desktop\prog_FPGA\uart_tx.v":163:0:163:5|Trying to extract state machine for register fsm_state.
Extracted state machine for register fsm_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 72MB)


Process completed successfully.
# Thu Oct 03 11:19:39 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF117 :"C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis.vhd":149:0:149:8|Number of passed parameters/generics from instance b2v_inst3 does not match cell uart_tx_Z1_layer1 

=======================================================================================
For a summary of linker messages for components that did not bind, please see log file:
@L: C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\synwork\anda_plis_comp.linkerlog
=======================================================================================


At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Oct 03 11:19:39 2024

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Oct 03 11:19:39 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\synwork\anda_plis_comp.srs changed - recompiling
@N: NF107 :"C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:15|Selected library: work cell: anda_plis view bdf_type as top level
@N: NF107 :"C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:15|Selected library: work cell: anda_plis view bdf_type as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Oct 03 11:19:41 2024

###########################################################]
Pre-mapping Report

# Thu Oct 03 11:19:41 2024

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\anda_plis_scck.rpt 
Printing clock  summary report in "C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\anda_plis_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist anda_plis

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)



Clock Summary
*****************

Start             Requested     Requested     Clock        Clock                     Clock
Clock             Frequency     Period        Type         Group                     Load 
------------------------------------------------------------------------------------------
anda_plis|clk     140.7 MHz     7.107         inferred     Autoconstr_clkgroup_0     228  
==========================================================================================

@W: MT529 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Found inferred clock anda_plis|clk which controls 228 sequential elements including b2v_inst.dir_mem[6:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\anda_plis.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

Encoding state machine state[0:17] (in view: work.algo_3(rtl))
original code -> new code
   000000000000000001 -> 000000000000000001
   000000000000000010 -> 000000000000000010
   000000000000000100 -> 000000000000000100
   000000000000001000 -> 000000000000001000
   000000000000010000 -> 000000000000010000
   000000000000100000 -> 000000000000100000
   000000000001000000 -> 000000000001000000
   000000000010000000 -> 000000000010000000
   000000000100000000 -> 000000000100000000
   000000001000000000 -> 000000001000000000
   000000010000000000 -> 000000010000000000
   000000100000000000 -> 000000100000000000
   000001000000000000 -> 000001000000000000
   000010000000000000 -> 000010000000000000
   000100000000000000 -> 000100000000000000
   001000000000000000 -> 001000000000000000
   010000000000000000 -> 010000000000000000
   100000000000000000 -> 100000000000000000
Encoding state machine r_SM_Main[0:4] (in view: work.UART_RX_104(rtl))
original code -> new code
   00001 -> 000
   00010 -> 001
   00100 -> 010
   01000 -> 011
   10000 -> 100
Encoding state machine fsm_state[3:0] (in view: work.uart_tx_Z1_layer1(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|There are no possible illegal states for state machine fsm_state[3:0] (in view: work.uart_tx_Z1_layer1(verilog)); safe FSM implementation is not required.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 136MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 136MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Oct 03 11:19:41 2024

###########################################################]
Map & Optimize Report

# Thu Oct 03 11:19:41 2024

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.dir_mem[6:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.dir_mem_3[6:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.data_a_escribir[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.eventos[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.ignorar_anterior is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.cuenta[6:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.ignorar_ancho_1 is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.dir_mem_2[6:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.dir_mem_1[6:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.cuenta_pixel[6:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.indice[6:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.borrado is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.pix_count_anterior[20:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|User-specified initial value defined for instance b2v_inst.reg_anterior[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|User-specified initial value defined for instance b2v_inst.reg_ancho_3[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|User-specified initial value defined for instance b2v_inst.reg_ancho_1[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|User-specified initial value defined for instance b2v_inst.reg_ancho_2[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|User-specified initial value defined for instance b2v_inst1.r_Clk_Count[6:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|User-specified initial value defined for instance b2v_inst1.r_Bit_Index[2:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|User-specified initial value defined for instance b2v_inst1.r_RX_DV is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|User-specified initial value defined for instance b2v_inst1.r_RX_Byte[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":52:4:52:5|User-specified initial value defined for instance b2v_inst1.r_RX_Data_R is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":37:36:37:38|User-specified initial value defined for instance b2v_inst1.r_RX_Data is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|User-specified initial value defined for instance b2v_inst4.pix_count_int[12:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: FX107 :"c:\users\gaspar\desktop\prog_fpga\ram.v":11:8:11:13|RAM b2v_inst2.mem_0[7:0] (in view: work.anda_plis(bdf_type)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
Encoding state machine state[0:17] (in view: work.algo_3(rtl))
original code -> new code
   000000000000000001 -> 000000000000000001
   000000000000000010 -> 000000000000000010
   000000000000000100 -> 000000000000000100
   000000000000001000 -> 000000000000001000
   000000000000010000 -> 000000000000010000
   000000000000100000 -> 000000000000100000
   000000000001000000 -> 000000000001000000
   000000000010000000 -> 000000000010000000
   000000000100000000 -> 000000000100000000
   000000001000000000 -> 000000001000000000
   000000010000000000 -> 000000010000000000
   000000100000000000 -> 000000100000000000
   000001000000000000 -> 000001000000000000
   000010000000000000 -> 000010000000000000
   000100000000000000 -> 000100000000000000
   001000000000000000 -> 001000000000000000
   010000000000000000 -> 010000000000000000
   100000000000000000 -> 100000000000000000
@N: MO231 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Found counter in view:work.algo_3(rtl) instance eventos[7:0] 
@N: MO231 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Found counter in view:work.algo_3(rtl) instance dir_mem[6:0] 
@W: BN132 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Removing instance b2v_inst.pix_count_anterior[20] because it is equivalent to instance b2v_inst.pix_count_anterior[19]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Removing instance b2v_inst.pix_count_anterior[19] because it is equivalent to instance b2v_inst.pix_count_anterior[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Removing instance b2v_inst.pix_count_anterior[18] because it is equivalent to instance b2v_inst.pix_count_anterior[17]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Removing instance b2v_inst.pix_count_anterior[17] because it is equivalent to instance b2v_inst.pix_count_anterior[16]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Removing instance b2v_inst.pix_count_anterior[16] because it is equivalent to instance b2v_inst.pix_count_anterior[15]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Removing instance b2v_inst.pix_count_anterior[15] because it is equivalent to instance b2v_inst.pix_count_anterior[14]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Removing instance b2v_inst.pix_count_anterior[14] because it is equivalent to instance b2v_inst.pix_count_anterior[13]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: MF179 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":112:8:112:42|Found 21 by 21 bit equality operator ('==') un1_pix_count_anterior (in view: work.algo_3(rtl))
@N: BN362 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Removing sequential instance pix_count_anterior[13] (in view: work.algo_3(rtl)) because it does not drive other instances.
Encoding state machine r_SM_Main[0:4] (in view: work.UART_RX_104(rtl))
original code -> new code
   00001 -> 000
   00010 -> 001
   00100 -> 010
   01000 -> 011
   10000 -> 100
Encoding state machine fsm_state[3:0] (in view: work.uart_tx_Z1_layer1(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|There are no possible illegal states for state machine fsm_state[3:0] (in view: work.uart_tx_Z1_layer1(verilog)); safe FSM implementation is not required.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 136MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 143MB peak: 143MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 144MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 144MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 144MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 144MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 144MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 144MB)


Finished technology mapping (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 150MB peak: 152MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -2.98ns		 452 /       200
   2		0h:00m:00s		    -2.98ns		 445 /       200
   3		0h:00m:00s		    -1.58ns		 445 /       200
   4		0h:00m:00s		    -1.58ns		 445 /       200

   5		0h:00m:00s		    -1.58ns		 455 /       200

@N: FX271 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Replicating instance b2v_inst.indice[4] (in view: work.anda_plis(bdf_type)) with 15 loads 2 times to improve timing.
@N: FX271 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Replicating instance b2v_inst.indice[2] (in view: work.anda_plis(bdf_type)) with 19 loads 2 times to improve timing.
@N: FX271 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Replicating instance b2v_inst.state[17] (in view: work.anda_plis(bdf_type)) with 18 loads 2 times to improve timing.
Timing driven replication report
Added 6 Registers via timing driven replication
Added 6 LUTs via timing driven replication

   6		0h:00m:01s		    -0.18ns		 475 /       206
   7		0h:00m:01s		    -0.18ns		 478 /       206
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.ignorar_anterior which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.ignorar_ancho_1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.borrado which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[17] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[16] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[15] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[14] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[13] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_DV which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":37:36:37:38|Unbuffered I/O b2v_inst1.r_RX_Data which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":52:4:52:5|Unbuffered I/O b2v_inst1.r_RX_Data_R which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":174:0:174:5|Unbuffered I/O b2v_inst3.txd_reg which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_fast[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_4_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_fast[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_2_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state_fast[17] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state_17_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\ram.v":11:8:11:13|Unbuffered I/O b2v_inst2.mem_0_mem_0_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\ram.v":11:8:11:13|Unbuffered I/O b2v_inst2.mem_0_mem_0_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.un1_reset_inv_4 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3_e[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3_e[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3_e[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3_e[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3_e[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3_e[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3_e[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state_srsts_sx[0] which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst.data_a_escribir_41 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state_srsts[1] which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst3.bit_counter_44 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":34:8:34:12|Unbuffered I/O b2v_inst.dir_mem_1_1_sqmuxa which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":34:8:34:12|Unbuffered I/O b2v_inst.dir_mem_2_1_sqmuxa which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst3.reset_i which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":52:4:52:5|Unbuffered I/O b2v_inst1.r_RX_Data_R which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":174:0:174:5|Unbuffered I/O b2v_inst3.txd_reg which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.ignorar_anterior which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.ignorar_ancho_1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.borrado which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[17] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[16] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[15] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[14] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[13] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_DV which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":37:36:37:38|Unbuffered I/O b2v_inst1.r_RX_Data which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":52:4:52:5|Unbuffered I/O b2v_inst1.r_RX_Data_R which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":174:0:174:5|Unbuffered I/O b2v_inst3.txd_reg which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_fast[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_4_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_fast[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_2_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state_fast[17] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state_17_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\ram.v":11:8:11:13|Unbuffered I/O b2v_inst2.mem_0_mem_0_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\ram.v":11:8:11:13|Unbuffered I/O b2v_inst2.mem_0_mem_0_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.un1_reset_inv_4 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3_e[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3_e[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3_e[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3_e[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3_e[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3_e[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3_e[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state_srsts_sx[0] which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst.data_a_escribir_41 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state_srsts[1] which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst3.bit_counter_44 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":34:8:34:12|Unbuffered I/O b2v_inst.dir_mem_1_1_sqmuxa which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":34:8:34:12|Unbuffered I/O b2v_inst.dir_mem_2_1_sqmuxa which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst3.reset_i which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":52:4:52:5|Unbuffered I/O b2v_inst1.r_RX_Data_R which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":174:0:174:5|Unbuffered I/O b2v_inst3.txd_reg which could cause problems in P&R 
@N: FX1017 :|SB_GB inserted on the net reset_i.
@N: FX1017 :|SB_GB inserted on the net N_202.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 152MB peak: 153MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 152MB peak: 153MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 208 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

================================ Non-Gated/Non-Generated Clocks ================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance         
------------------------------------------------------------------------------------------------
@K:CKID0001       clk                 port                   208        b2v_inst3.bit_counter[0]
================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 125MB peak: 153MB)

Writing Analyst data base C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\synwork\anda_plis_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 150MB peak: 153MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\anda_plis.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 152MB peak: 154MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 151MB peak: 154MB)

@W: MT420 |Found inferred clock anda_plis|clk with period 10.11ns. Please declare a user-defined clock on object "p:clk"


##### START OF TIMING REPORT #####[
# Timing Report written on Thu Oct 03 11:19:43 2024
#


Top view:               anda_plis
Requested Frequency:    98.9 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.784

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
anda_plis|clk      98.9 MHz      84.1 MHz      10.111        11.895        -1.784     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks                        |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------------
Starting       Ending         |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------------------
anda_plis|clk  anda_plis|clk  |  10.111      -1.784  |  No paths    -      |  No paths    -      |  No paths    -    
=====================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: anda_plis|clk
====================================



Starting Points with Worst Slack
********************************

                          Starting                                             Arrival           
Instance                  Reference         Type         Pin     Net           Time        Slack 
                          Clock                                                                  
-------------------------------------------------------------------------------------------------
b2v_inst.indice[0]        anda_plis|clk     SB_DFFS      Q       indice[0]     0.540       -1.784
b2v_inst.indice[1]        anda_plis|clk     SB_DFFR      Q       indice[1]     0.540       -1.735
b2v_inst.indice_er[3]     anda_plis|clk     SB_DFFER     Q       indice[3]     0.540       -1.714
b2v_inst.indice_er[4]     anda_plis|clk     SB_DFFER     Q       indice[4]     0.540       -1.651
b2v_inst.cuenta[1]        anda_plis|clk     SB_DFFER     Q       cuenta[1]     0.540       -1.319
b2v_inst.cuenta[2]        anda_plis|clk     SB_DFFER     Q       cuenta[2]     0.540       -1.270
b2v_inst.cuenta[3]        anda_plis|clk     SB_DFFER     Q       cuenta[3]     0.540       -1.249
b2v_inst.cuenta[0]        anda_plis|clk     SB_DFFS      Q       cuenta[0]     0.540       -1.228
b2v_inst.state[8]         anda_plis|clk     SB_DFFR      Q       state[8]      0.540       -1.116
b2v_inst.state[10]        anda_plis|clk     SB_DFFR      Q       state[10]     0.540       -1.109
=================================================================================================


Ending Points with Worst Slack
******************************

                              Starting                                                                 Required           
Instance                      Reference         Type             Pin          Net                      Time         Slack 
                              Clock                                                                                       
--------------------------------------------------------------------------------------------------------------------------
b2v_inst.dir_mem_3[6]         anda_plis|clk     SB_DFF           D            dir_mem_3_5              10.006       -1.784
b2v_inst.dir_mem_3[5]         anda_plis|clk     SB_DFF           D            dir_mem_3_4              10.006       -1.644
b2v_inst.dir_mem_3[4]         anda_plis|clk     SB_DFF           D            dir_mem_3_3              10.006       -1.504
b2v_inst.dir_mem_3[3]         anda_plis|clk     SB_DFF           D            dir_mem_3_2              10.006       -1.364
b2v_inst.state[16]            anda_plis|clk     SB_DFFR          D            N_62_i                   10.006       -1.319
b2v_inst.dir_mem_3[2]         anda_plis|clk     SB_DFF           D            dir_mem_3_1              10.006       -1.223
b2v_inst1.r_Clk_Count[1]      anda_plis|clk     SB_DFFSR         D            r_Clk_Count_6_0_i[1]     10.006       -1.053
b2v_inst2.mem_0_mem_0_0_0     anda_plis|clk     SB_RAM256x16     WADDR[0]     addr_ram_1_0_i[0]        9.886        -0.993
b2v_inst2.mem_0_mem_0_0_0     anda_plis|clk     SB_RAM256x16     WADDR[3]     addr_ram_1_0_i[3]        9.886        -0.993
b2v_inst2.mem_0_mem_0_0_0     anda_plis|clk     SB_RAM256x16     WADDR[5]     addr_ram_1_0_i[5]        9.886        -0.993
==========================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.111
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.006

    - Propagation time:                      11.790
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.784

    Number of logic level(s):                10
    Starting point:                          b2v_inst.indice[0] / Q
    Ending point:                            b2v_inst.dir_mem_3[6] / D
    The start point is clocked by            anda_plis|clk [rising] on pin C
    The end   point is clocked by            anda_plis|clk [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
b2v_inst.indice[0]                  SB_DFFS      Q        Out     0.540     0.540       -         
indice[0]                           Net          -        -       1.599     -           19        
b2v_inst.indice_er_RNIO86C[4]       SB_LUT4      I0       In      -         2.139       -         
b2v_inst.indice_er_RNIO86C[4]       SB_LUT4      O        Out     0.449     2.588       -         
indice_er_RNIO86C[4]                Net          -        -       1.371     -           1         
b2v_inst.indice_er_RNIPJGC[2]       SB_LUT4      I1       In      -         3.959       -         
b2v_inst.indice_er_RNIPJGC[2]       SB_LUT4      O        Out     0.400     4.359       -         
dir_mem_310lt6_0                    Net          -        -       1.371     -           5         
b2v_inst.un1_indice_cry_1_c_RNO     SB_LUT4      I1       In      -         5.729       -         
b2v_inst.un1_indice_cry_1_c_RNO     SB_LUT4      O        Out     0.379     6.108       -         
un1_indice_cry_1_c_RNO              Net          -        -       0.905     -           1         
b2v_inst.un1_indice_cry_1_c         SB_CARRY     I0       In      -         7.013       -         
b2v_inst.un1_indice_cry_1_c         SB_CARRY     CO       Out     0.258     7.271       -         
un1_indice_cry_1                    Net          -        -       0.014     -           2         
b2v_inst.un1_indice_cry_2_c         SB_CARRY     CI       In      -         7.285       -         
b2v_inst.un1_indice_cry_2_c         SB_CARRY     CO       Out     0.126     7.411       -         
un1_indice_cry_2                    Net          -        -       0.014     -           2         
b2v_inst.un1_indice_cry_3_c         SB_CARRY     CI       In      -         7.425       -         
b2v_inst.un1_indice_cry_3_c         SB_CARRY     CO       Out     0.126     7.551       -         
un1_indice_cry_3                    Net          -        -       0.014     -           2         
b2v_inst.un1_indice_cry_4_c         SB_CARRY     CI       In      -         7.565       -         
b2v_inst.un1_indice_cry_4_c         SB_CARRY     CO       Out     0.126     7.691       -         
un1_indice_cry_4                    Net          -        -       0.014     -           2         
b2v_inst.un1_indice_cry_5_c         SB_CARRY     CI       In      -         7.705       -         
b2v_inst.un1_indice_cry_5_c         SB_CARRY     CO       Out     0.126     7.832       -         
un1_indice_cry_5                    Net          -        -       0.386     -           1         
b2v_inst.dir_mem_3_RNO_0[6]         SB_LUT4      I3       In      -         8.217       -         
b2v_inst.dir_mem_3_RNO_0[6]         SB_LUT4      O        Out     0.316     8.533       -         
dir_mem_3_RNO_0[6]                  Net          -        -       1.371     -           1         
b2v_inst.dir_mem_3_RNO[6]           SB_LUT4      I2       In      -         9.904       -         
b2v_inst.dir_mem_3_RNO[6]           SB_LUT4      O        Out     0.379     10.283      -         
dir_mem_3_5                         Net          -        -       1.507     -           1         
b2v_inst.dir_mem_3[6]               SB_DFF       D        In      -         11.790      -         
==================================================================================================
Total path delay (propagation time + setup) of 11.895 is 3.329(28.0%) logic and 8.566(72.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      10.111
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.006

    - Propagation time:                      11.741
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.735

    Number of logic level(s):                10
    Starting point:                          b2v_inst.indice[1] / Q
    Ending point:                            b2v_inst.dir_mem_3[6] / D
    The start point is clocked by            anda_plis|clk [rising] on pin C
    The end   point is clocked by            anda_plis|clk [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
b2v_inst.indice[1]                  SB_DFFR      Q        Out     0.540     0.540       -         
indice[1]                           Net          -        -       1.599     -           25        
b2v_inst.indice_er_RNIO86C[4]       SB_LUT4      I1       In      -         2.139       -         
b2v_inst.indice_er_RNIO86C[4]       SB_LUT4      O        Out     0.400     2.539       -         
indice_er_RNIO86C[4]                Net          -        -       1.371     -           1         
b2v_inst.indice_er_RNIPJGC[2]       SB_LUT4      I1       In      -         3.910       -         
b2v_inst.indice_er_RNIPJGC[2]       SB_LUT4      O        Out     0.400     4.309       -         
dir_mem_310lt6_0                    Net          -        -       1.371     -           5         
b2v_inst.un1_indice_cry_1_c_RNO     SB_LUT4      I1       In      -         5.680       -         
b2v_inst.un1_indice_cry_1_c_RNO     SB_LUT4      O        Out     0.379     6.059       -         
un1_indice_cry_1_c_RNO              Net          -        -       0.905     -           1         
b2v_inst.un1_indice_cry_1_c         SB_CARRY     I0       In      -         6.964       -         
b2v_inst.un1_indice_cry_1_c         SB_CARRY     CO       Out     0.258     7.222       -         
un1_indice_cry_1                    Net          -        -       0.014     -           2         
b2v_inst.un1_indice_cry_2_c         SB_CARRY     CI       In      -         7.236       -         
b2v_inst.un1_indice_cry_2_c         SB_CARRY     CO       Out     0.126     7.362       -         
un1_indice_cry_2                    Net          -        -       0.014     -           2         
b2v_inst.un1_indice_cry_3_c         SB_CARRY     CI       In      -         7.376       -         
b2v_inst.un1_indice_cry_3_c         SB_CARRY     CO       Out     0.126     7.502       -         
un1_indice_cry_3                    Net          -        -       0.014     -           2         
b2v_inst.un1_indice_cry_4_c         SB_CARRY     CI       In      -         7.516       -         
b2v_inst.un1_indice_cry_4_c         SB_CARRY     CO       Out     0.126     7.642       -         
un1_indice_cry_4                    Net          -        -       0.014     -           2         
b2v_inst.un1_indice_cry_5_c         SB_CARRY     CI       In      -         7.656       -         
b2v_inst.un1_indice_cry_5_c         SB_CARRY     CO       Out     0.126     7.782       -         
un1_indice_cry_5                    Net          -        -       0.386     -           1         
b2v_inst.dir_mem_3_RNO_0[6]         SB_LUT4      I3       In      -         8.168       -         
b2v_inst.dir_mem_3_RNO_0[6]         SB_LUT4      O        Out     0.316     8.484       -         
dir_mem_3_RNO_0[6]                  Net          -        -       1.371     -           1         
b2v_inst.dir_mem_3_RNO[6]           SB_LUT4      I2       In      -         9.855       -         
b2v_inst.dir_mem_3_RNO[6]           SB_LUT4      O        Out     0.379     10.234      -         
dir_mem_3_5                         Net          -        -       1.507     -           1         
b2v_inst.dir_mem_3[6]               SB_DFF       D        In      -         11.741      -         
==================================================================================================
Total path delay (propagation time + setup) of 11.846 is 3.280(27.7%) logic and 8.566(72.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      10.111
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.006

    - Propagation time:                      11.720
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.714

    Number of logic level(s):                10
    Starting point:                          b2v_inst.indice_er[3] / Q
    Ending point:                            b2v_inst.dir_mem_3[6] / D
    The start point is clocked by            anda_plis|clk [rising] on pin C
    The end   point is clocked by            anda_plis|clk [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
b2v_inst.indice_er[3]               SB_DFFER     Q        Out     0.540     0.540       -         
indice[3]                           Net          -        -       1.599     -           23        
b2v_inst.indice_er_RNIO86C[4]       SB_LUT4      I2       In      -         2.139       -         
b2v_inst.indice_er_RNIO86C[4]       SB_LUT4      O        Out     0.379     2.518       -         
indice_er_RNIO86C[4]                Net          -        -       1.371     -           1         
b2v_inst.indice_er_RNIPJGC[2]       SB_LUT4      I1       In      -         3.889       -         
b2v_inst.indice_er_RNIPJGC[2]       SB_LUT4      O        Out     0.400     4.288       -         
dir_mem_310lt6_0                    Net          -        -       1.371     -           5         
b2v_inst.un1_indice_cry_1_c_RNO     SB_LUT4      I1       In      -         5.659       -         
b2v_inst.un1_indice_cry_1_c_RNO     SB_LUT4      O        Out     0.379     6.038       -         
un1_indice_cry_1_c_RNO              Net          -        -       0.905     -           1         
b2v_inst.un1_indice_cry_1_c         SB_CARRY     I0       In      -         6.943       -         
b2v_inst.un1_indice_cry_1_c         SB_CARRY     CO       Out     0.258     7.201       -         
un1_indice_cry_1                    Net          -        -       0.014     -           2         
b2v_inst.un1_indice_cry_2_c         SB_CARRY     CI       In      -         7.215       -         
b2v_inst.un1_indice_cry_2_c         SB_CARRY     CO       Out     0.126     7.341       -         
un1_indice_cry_2                    Net          -        -       0.014     -           2         
b2v_inst.un1_indice_cry_3_c         SB_CARRY     CI       In      -         7.355       -         
b2v_inst.un1_indice_cry_3_c         SB_CARRY     CO       Out     0.126     7.481       -         
un1_indice_cry_3                    Net          -        -       0.014     -           2         
b2v_inst.un1_indice_cry_4_c         SB_CARRY     CI       In      -         7.495       -         
b2v_inst.un1_indice_cry_4_c         SB_CARRY     CO       Out     0.126     7.621       -         
un1_indice_cry_4                    Net          -        -       0.014     -           2         
b2v_inst.un1_indice_cry_5_c         SB_CARRY     CI       In      -         7.635       -         
b2v_inst.un1_indice_cry_5_c         SB_CARRY     CO       Out     0.126     7.761       -         
un1_indice_cry_5                    Net          -        -       0.386     -           1         
b2v_inst.dir_mem_3_RNO_0[6]         SB_LUT4      I3       In      -         8.147       -         
b2v_inst.dir_mem_3_RNO_0[6]         SB_LUT4      O        Out     0.316     8.463       -         
dir_mem_3_RNO_0[6]                  Net          -        -       1.371     -           1         
b2v_inst.dir_mem_3_RNO[6]           SB_LUT4      I2       In      -         9.834       -         
b2v_inst.dir_mem_3_RNO[6]           SB_LUT4      O        Out     0.379     10.213      -         
dir_mem_3_5                         Net          -        -       1.507     -           1         
b2v_inst.dir_mem_3[6]               SB_DFF       D        In      -         11.720      -         
==================================================================================================
Total path delay (propagation time + setup) of 11.825 is 3.259(27.6%) logic and 8.566(72.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      10.111
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.006

    - Propagation time:                      11.657
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.651

    Number of logic level(s):                10
    Starting point:                          b2v_inst.indice_er[4] / Q
    Ending point:                            b2v_inst.dir_mem_3[6] / D
    The start point is clocked by            anda_plis|clk [rising] on pin C
    The end   point is clocked by            anda_plis|clk [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
b2v_inst.indice_er[4]               SB_DFFER     Q        Out     0.540     0.540       -         
indice[4]                           Net          -        -       1.599     -           12        
b2v_inst.indice_er_RNIO86C[4]       SB_LUT4      I3       In      -         2.139       -         
b2v_inst.indice_er_RNIO86C[4]       SB_LUT4      O        Out     0.316     2.455       -         
indice_er_RNIO86C[4]                Net          -        -       1.371     -           1         
b2v_inst.indice_er_RNIPJGC[2]       SB_LUT4      I1       In      -         3.826       -         
b2v_inst.indice_er_RNIPJGC[2]       SB_LUT4      O        Out     0.400     4.225       -         
dir_mem_310lt6_0                    Net          -        -       1.371     -           5         
b2v_inst.un1_indice_cry_1_c_RNO     SB_LUT4      I1       In      -         5.596       -         
b2v_inst.un1_indice_cry_1_c_RNO     SB_LUT4      O        Out     0.379     5.975       -         
un1_indice_cry_1_c_RNO              Net          -        -       0.905     -           1         
b2v_inst.un1_indice_cry_1_c         SB_CARRY     I0       In      -         6.880       -         
b2v_inst.un1_indice_cry_1_c         SB_CARRY     CO       Out     0.258     7.138       -         
un1_indice_cry_1                    Net          -        -       0.014     -           2         
b2v_inst.un1_indice_cry_2_c         SB_CARRY     CI       In      -         7.152       -         
b2v_inst.un1_indice_cry_2_c         SB_CARRY     CO       Out     0.126     7.278       -         
un1_indice_cry_2                    Net          -        -       0.014     -           2         
b2v_inst.un1_indice_cry_3_c         SB_CARRY     CI       In      -         7.292       -         
b2v_inst.un1_indice_cry_3_c         SB_CARRY     CO       Out     0.126     7.418       -         
un1_indice_cry_3                    Net          -        -       0.014     -           2         
b2v_inst.un1_indice_cry_4_c         SB_CARRY     CI       In      -         7.432       -         
b2v_inst.un1_indice_cry_4_c         SB_CARRY     CO       Out     0.126     7.558       -         
un1_indice_cry_4                    Net          -        -       0.014     -           2         
b2v_inst.un1_indice_cry_5_c         SB_CARRY     CI       In      -         7.572       -         
b2v_inst.un1_indice_cry_5_c         SB_CARRY     CO       Out     0.126     7.698       -         
un1_indice_cry_5                    Net          -        -       0.386     -           1         
b2v_inst.dir_mem_3_RNO_0[6]         SB_LUT4      I3       In      -         8.084       -         
b2v_inst.dir_mem_3_RNO_0[6]         SB_LUT4      O        Out     0.316     8.400       -         
dir_mem_3_RNO_0[6]                  Net          -        -       1.371     -           1         
b2v_inst.dir_mem_3_RNO[6]           SB_LUT4      I2       In      -         9.771       -         
b2v_inst.dir_mem_3_RNO[6]           SB_LUT4      O        Out     0.379     10.150      -         
dir_mem_3_5                         Net          -        -       1.507     -           1         
b2v_inst.dir_mem_3[6]               SB_DFF       D        In      -         11.657      -         
==================================================================================================
Total path delay (propagation time + setup) of 11.762 is 3.196(27.2%) logic and 8.566(72.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      10.111
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.006

    - Propagation time:                      11.650
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.644

    Number of logic level(s):                9
    Starting point:                          b2v_inst.indice[0] / Q
    Ending point:                            b2v_inst.dir_mem_3[6] / D
    The start point is clocked by            anda_plis|clk [rising] on pin C
    The end   point is clocked by            anda_plis|clk [rising] on pin C

Instance / Net                                 Pin      Pin               Arrival     No. of    
Name                              Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------
b2v_inst.indice[0]                SB_DFFS      Q        Out     0.540     0.540       -         
indice[0]                         Net          -        -       1.599     -           19        
b2v_inst.indice_er_RNIO86C[4]     SB_LUT4      I0       In      -         2.139       -         
b2v_inst.indice_er_RNIO86C[4]     SB_LUT4      O        Out     0.449     2.588       -         
indice_er_RNIO86C[4]              Net          -        -       1.371     -           1         
b2v_inst.indice_er_RNIPJGC[2]     SB_LUT4      I1       In      -         3.959       -         
b2v_inst.indice_er_RNIPJGC[2]     SB_LUT4      O        Out     0.400     4.359       -         
dir_mem_310lt6_0                  Net          -        -       1.371     -           5         
b2v_inst.indice_er_RNINOCO[2]     SB_LUT4      I1       In      -         5.729       -         
b2v_inst.indice_er_RNINOCO[2]     SB_LUT4      O        Out     0.379     6.108       -         
indice_er_RNINOCO[2]              Net          -        -       0.905     -           2         
b2v_inst.un1_indice_cry_2_c       SB_CARRY     I0       In      -         7.013       -         
b2v_inst.un1_indice_cry_2_c       SB_CARRY     CO       Out     0.258     7.271       -         
un1_indice_cry_2                  Net          -        -       0.014     -           2         
b2v_inst.un1_indice_cry_3_c       SB_CARRY     CI       In      -         7.285       -         
b2v_inst.un1_indice_cry_3_c       SB_CARRY     CO       Out     0.126     7.411       -         
un1_indice_cry_3                  Net          -        -       0.014     -           2         
b2v_inst.un1_indice_cry_4_c       SB_CARRY     CI       In      -         7.425       -         
b2v_inst.un1_indice_cry_4_c       SB_CARRY     CO       Out     0.126     7.551       -         
un1_indice_cry_4                  Net          -        -       0.014     -           2         
b2v_inst.un1_indice_cry_5_c       SB_CARRY     CI       In      -         7.565       -         
b2v_inst.un1_indice_cry_5_c       SB_CARRY     CO       Out     0.126     7.691       -         
un1_indice_cry_5                  Net          -        -       0.386     -           1         
b2v_inst.dir_mem_3_RNO_0[6]       SB_LUT4      I3       In      -         8.077       -         
b2v_inst.dir_mem_3_RNO_0[6]       SB_LUT4      O        Out     0.316     8.393       -         
dir_mem_3_RNO_0[6]                Net          -        -       1.371     -           1         
b2v_inst.dir_mem_3_RNO[6]         SB_LUT4      I2       In      -         9.764       -         
b2v_inst.dir_mem_3_RNO[6]         SB_LUT4      O        Out     0.379     10.143      -         
dir_mem_3_5                       Net          -        -       1.507     -           1         
b2v_inst.dir_mem_3[6]             SB_DFF       D        In      -         11.650      -         
================================================================================================
Total path delay (propagation time + setup) of 11.755 is 3.203(27.2%) logic and 8.552(72.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 151MB peak: 154MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 151MB peak: 154MB)

---------------------------------------
Resource Usage Report for anda_plis 

Mapping to part: ice40hx4ktq144
Cell usage:
GND             5 uses
SB_CARRY        98 uses
SB_DFF          27 uses
SB_DFFE         20 uses
SB_DFFER        77 uses
SB_DFFES        1 use
SB_DFFESR       16 uses
SB_DFFR         40 uses
SB_DFFS         5 uses
SB_DFFSR        19 uses
SB_DFFSS        1 use
SB_GB           2 uses
SB_RAM256x16    1 use
VCC             5 uses
SB_LUT4         459 uses

I/O Register bits:                  0
Register bits not including I/Os:   206 (5%)

RAM/ROM usage summary
Block Rams : 1 of 20 (5%)

Total load per clock:
   anda_plis|clk: 208

@S |Mapping Summary:
Total  LUTs: 459 (13%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 459 = 459 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 30MB peak: 154MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Oct 03 11:19:43 2024

###########################################################]


Synthesis exit by 0.
Current Implementation anda_plis_Implmnt its sbt path: C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds


"D:/Programador_fpga/iCEcube2/sbt_backend/bin/win32/opt\edifparser.exe" "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev" "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/anda_plis.edf " "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist" "-pTQ144" "-yC:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/sbt/constraint/anda_plis_pcf_sbt.pcf " -c -e --devicename iCE40HX4K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/anda_plis.edf...
Parsing constraint file: C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/sbt/constraint/anda_plis_pcf_sbt.pcf ...
start to read sdc/scf file C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/anda_plis.scf
sdc_reader OK C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/anda_plis.scf
SB_RAM SB_RAM256x16 SB_RAM40_4K
Stored edif netlist at C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis...
Warning: The terminal b2v_inst2.mem_0_mem_0_0_0:RCLKE is driven by default driver : VCC, Disconnecting it.

write Timing Constraint to C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: anda_plis

EDF Parser run-time: 1 (sec)
edif parser succeed.


"D:/Programador_fpga/iCEcube2/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --outdir "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer" --device-file "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev" --package TQ144 --deviceMarketName iCE40HX4K --sdc-file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer\anda_plis_pl.sdc"
starting placerrunning placerExecuting : D:\Programador_fpga\iCEcube2\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis --outdir C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer --device-file D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev --package TQ144 --deviceMarketName iCE40HX4K --sdc-file C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file D:\Programador_fpga\iCEcube2\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer\anda_plis_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev
Package              - TQ144
Design database      - C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis
SDC file             - C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer
Timing library       - D:\Programador_fpga\iCEcube2\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis/BFPGA_DESIGN_ep
I2065: Reading device file : D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	459
    Number of DFFs      	:	206
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	98
    Number of RAMs      	:	1
    Number of ROMs      	:	0
    Number of IOs       	:	4
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	35
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	7
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	10
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	6
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	58
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	518
    Number of DFFs      	:	206
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	98

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	193
        LUT, DFF and CARRY	:	13
    Combinational LogicCells
        Only LUT         	:	267
        CARRY Only       	:	40
        LUT with CARRY   	:	45
    LogicCells                  :	558/3520
    PLBs                        :	83/440
    BRAMs                       :	1/20
    IOs and GBIOs               :	4/107
    PLLs                        :	0/2


I2088: Phase 3, elapsed time : 0.4 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.9 (sec)

Phase 6
I2088: Phase 6, elapsed time : 29.2 (sec)

Final Design Statistics
    Number of LUTs      	:	518
    Number of DFFs      	:	206
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	98
    Number of RAMs      	:	1
    Number of ROMs      	:	0
    Number of IOs       	:	4
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	558/3520
    PLBs                        :	95/440
    BRAMs                       :	1/20
    IOs and GBIOs               :	4/107
    PLLs                        :	0/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: anda_plis|clk | Frequency: 96.03 MHz | Target: 98.91 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 31.0 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"D:/Programador_fpga/iCEcube2/sbt_backend/bin/win32/opt\packer.exe" "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev" "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --package TQ144 --outdir "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer" --DRC_only  --translator "D:\Programador_fpga\iCEcube2\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer\anda_plis_pl.sdc" --dst_sdc_file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 1906
used logic cells: 558
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"D:/Programador_fpga/iCEcube2/sbt_backend/bin/win32/opt\packer.exe" "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev" "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --package TQ144 --outdir "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer" --translator "D:\Programador_fpga\iCEcube2\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer\anda_plis_pl.sdc" --dst_sdc_file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 1906
used logic cells: 558
Translating sdc file C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer\anda_plis_pl.sdc...
Translated sdc file is C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"D:\Programador_fpga\iCEcube2\sbt_backend\bin\win32\opt\sbrouter.exe" "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev" "C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ice40HX8K.lib" "C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc" --outdir "C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : D:\Programador_fpga\iCEcube2\sbt_backend\bin\win32\opt\sbrouter.exe D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\netlist\oadb-anda_plis D:\Programador_fpga\iCEcube2\sbt_backend\devices\ice40HX8K.lib C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc --outdir C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\router --sdf_file C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design anda_plis
Read design time: 0
I1202: Reading Architecture of device iCE40HX4K
Read device time: 5
I1209: Started routing
I1223: Total Nets : 609 
I1212: Iteration  1 :   111 unrouted : 1 seconds
I1212: Iteration  2 :    15 unrouted : 1 seconds
I1212: Iteration  3 :     4 unrouted : 0 seconds
I1212: Iteration  4 :     2 unrouted : 0 seconds
I1212: Iteration  5 :     2 unrouted : 0 seconds
I1212: Iteration  6 :     2 unrouted : 0 seconds
I1212: Iteration  7 :     2 unrouted : 0 seconds
I1212: Iteration  8 :     2 unrouted : 0 seconds
I1212: Iteration  9 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 3
I1206: Completed routing
I1204: Writing Design anda_plis
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 8 seconds
router succeed.

"D:/Programador_fpga/iCEcube2/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.v" --vhdl "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/sbt/outputs/simulation_netlist\anda_plis_sbt.vhd" --lib "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --view rt --device "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev" --splitio  --in-sdc-file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc" --out-sdc-file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\netlister\anda_plis_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.v
Writing C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/sbt/outputs/simulation_netlist\anda_plis_sbt.vhd
Netlister succeeded.

Netlister run-time: 3 (sec)
netlist succeed.


"D:/Programador_fpga/iCEcube2/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --lib-file "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ice40HX8K.lib" --sdc-file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\netlister\anda_plis_sbt.sdc" --sdf-file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.sdf" --report-file "C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\timer\anda_plis_timing.rpt" --device-file "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev" --timing-summary
starting timerrunning timerExecuting : D:\Programador_fpga\iCEcube2\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis --lib-file D:\Programador_fpga\iCEcube2\sbt_backend\devices\ice40HX8K.lib --sdc-file C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\netlister\anda_plis_sbt.sdc --sdf-file C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.sdf --report-file C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\timer\anda_plis_timing.rpt --device-file D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "ipInertedIOPad_clk_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 5 seconds
timer succeed.
timer succeeded.


"D:/Programador_fpga/iCEcube2/sbt_backend/bin/win32/opt\bitmap.exe" "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev" --design "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --device_name iCE40HX4K --package TQ144 --outdir "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"D:\Programador_fpga\iCEcube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "anda_plis_syn.prj" -log "anda_plis_Implmnt/anda_plis.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of anda_plis_Implmnt/anda_plis.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\Programador_fpga\iCEcube2\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-7HK4TPK

# Thu Oct 03 11:26:28 2024

#Implementation: anda_plis_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N:Top-level is not specified. Trying to extract automatically...
Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"D:\Programador_fpga\iCEcube2\synpbase\lib\vhd2008\std.vhd":146:18:146:21|Setting time resolution to ps
@N:"C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:15|Top entity is set to anda_plis.
VHDL syntax check successful!
@N: CD231 :"D:\Programador_fpga\iCEcube2\synpbase\lib\vhd2008\std1164.vhd":890:16:890:17|Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".
File C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd changed - recompiling

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 72MB peak: 73MB)


Process completed successfully.
# Thu Oct 03 11:26:28 2024

###########################################################]
Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Gaspar\Desktop\prog_FPGA\ram.v" (library work)
@I::"C:\Users\Gaspar\Desktop\prog_FPGA\uart_tx.v" (library work)
Verilog syntax check successful!

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)


Process completed successfully.
# Thu Oct 03 11:26:28 2024

###########################################################]
@N:"C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:20|Top-level entity is set to work.anda_plis
@N: CD720 :"D:\Programador_fpga\iCEcube2\synpbase\lib\vhd2008\std.vhd":146:18:146:21|Setting time resolution to ps
@N:"C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:15|Top entity is set to anda_plis.
File C:\Users\Gaspar\Desktop\prog_FPGA\uart_algo.vhd changed - recompiling
File C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd changed - recompiling
File C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis.vhd changed - recompiling
VHDL syntax check successful!
File C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd changed - recompiling
@N: CD231 :"D:\Programador_fpga\iCEcube2\synpbase\lib\vhd2008\std1164.vhd":890:16:890:17|Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".
@N: CD630 :"C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:15|Synthesizing work.anda_plis.bdf_type.
@N: CD630 :"C:\Users\Gaspar\Desktop\prog_FPGA\uart_algo.vhd":12:7:12:15|Synthesizing work.uart_algo.rtl.
@N: CD233 :"C:\Users\Gaspar\Desktop\prog_FPGA\uart_algo.vhd":30:17:30:18|Using sequential encoding for type state_type.
Post processing for work.uart_algo.rtl
@N: CD630 :"C:\Users\Gaspar\Desktop\prog_FPGA\UART_RX.vhd":18:7:18:13|Synthesizing work.uart_rx.rtl.
@N: CD231 :"C:\Users\Gaspar\Desktop\prog_FPGA\UART_RX.vhd":33:17:33:18|Using onehot encoding for type t_sm_main. For example, enumeration s_idle is mapped to "10000".
@N: CD604 :"C:\Users\Gaspar\Desktop\prog_FPGA\UART_RX.vhd":123:4:123:17|OTHERS clause is not synthesized.
Post processing for work.uart_rx.rtl
@N: CD630 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":7:7:7:12|Synthesizing work.algo_3.rtl.
@N: CD231 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":28:17:28:18|Using onehot encoding for type state_type. For example, enumeration errase is mapped to "100000000000000000".
Post processing for work.algo_3.rtl
@A: CL282 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":87:2:87:3|Feedback mux created for signal data_a_escribir[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":87:2:87:3|Feedback mux created for signal dir_mem[6:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":87:2:87:3|Feedback mux created for signal dir_mem_3[6:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":87:2:87:3|Feedback mux created for signal dir_mem_2[6:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":87:2:87:3|Feedback mux created for signal dir_mem_1[6:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
Post processing for work.anda_plis.bdf_type
@N: CL201 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":87:2:87:3|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 18 reachable states with original encodings of:
   000000000000000001
   000000000000000010
   000000000000000100
   000000000000001000
   000000000000010000
   000000000000100000
   000000000001000000
   000000000010000000
   000000000100000000
   000000001000000000
   000000010000000000
   000000100000000000
   000001000000000000
   000010000000000000
   000100000000000000
   001000000000000000
   010000000000000000
   100000000000000000
@N: CL201 :"C:\Users\Gaspar\Desktop\prog_FPGA\UART_RX.vhd":61:4:61:5|Trying to extract state machine for register r_SM_Main.
Extracted state machine for register r_SM_Main
State machine has 5 reachable states with original encodings of:
   00001
   00010
   00100
   01000
   10000
@W: CL249 :"C:\Users\Gaspar\Desktop\prog_FPGA\UART_RX.vhd":61:4:61:5|Initial value is not supported on state machine r_SM_Main

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 77MB peak: 80MB)


Process completed successfully.
# Thu Oct 03 11:26:28 2024

###########################################################]
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Gaspar\Desktop\prog_FPGA\ram.v" (library work)
@I::"C:\Users\Gaspar\Desktop\prog_FPGA\uart_tx.v" (library work)
Verilog syntax check successful!
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
@N: CG364 :"C:\Users\Gaspar\Desktop\prog_FPGA\uart_tx.v":10:7:10:13|Synthesizing module uart_tx in library work.

	PAYLOAD_BITS=32'b00000000000000000000000000001000
	BIT_RATE=32'b00000000000000011100001000000000
	BIT_P=32'b00000000000000000010000111101000
	CLK_HZ=32'b00000000101101110001101100000000
	CLK_P=32'b00000000000000000000000001010011
	STOP_BITS=32'b00000000000000000000000000000001
	CYCLES_PER_BIT=32'b00000000000000000000000001101000
	COUNT_REG_LEN=32'b00000000000000000000000000001000
	FSM_IDLE=32'b00000000000000000000000000000000
	FSM_START=32'b00000000000000000000000000000001
	FSM_SEND=32'b00000000000000000000000000000010
	FSM_STOP=32'b00000000000000000000000000000011
   Generated name = uart_tx_Z1_layer1

@N: CG364 :"C:\Users\Gaspar\Desktop\prog_FPGA\ram.v":1:7:1:9|Synthesizing module ram in library work.

	addr_width=32'b00000000000000000000000000001001
	data_width=32'b00000000000000000000000000001000
   Generated name = ram_9s_8s

@N: CL134 :"C:\Users\Gaspar\Desktop\prog_FPGA\ram.v":11:8:11:13|Found RAM mem, depth=512, width=8
@N: CL201 :"C:\Users\Gaspar\Desktop\prog_FPGA\uart_tx.v":163:0:163:5|Trying to extract state machine for register fsm_state.
Extracted state machine for register fsm_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 72MB)


Process completed successfully.
# Thu Oct 03 11:26:28 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF117 :"C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis.vhd":149:0:149:8|Number of passed parameters/generics from instance b2v_inst3 does not match cell uart_tx_Z1_layer1 

=======================================================================================
For a summary of linker messages for components that did not bind, please see log file:
@L: C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\synwork\anda_plis_comp.linkerlog
=======================================================================================


At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Oct 03 11:26:29 2024

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Oct 03 11:26:29 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\synwork\anda_plis_comp.srs changed - recompiling
@N: NF107 :"C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:15|Selected library: work cell: anda_plis view bdf_type as top level
@N: NF107 :"C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:15|Selected library: work cell: anda_plis view bdf_type as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Oct 03 11:26:30 2024

###########################################################]
Pre-mapping Report

# Thu Oct 03 11:26:30 2024

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\anda_plis_scck.rpt 
Printing clock  summary report in "C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\anda_plis_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist anda_plis

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)



Clock Summary
*****************

Start             Requested     Requested     Clock        Clock                     Clock
Clock             Frequency     Period        Type         Group                     Load 
------------------------------------------------------------------------------------------
anda_plis|clk     140.7 MHz     7.107         inferred     Autoconstr_clkgroup_0     228  
==========================================================================================

@W: MT529 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Found inferred clock anda_plis|clk which controls 228 sequential elements including b2v_inst.dir_mem[6:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\anda_plis.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

Encoding state machine state[0:17] (in view: work.algo_3(rtl))
original code -> new code
   000000000000000001 -> 000000000000000001
   000000000000000010 -> 000000000000000010
   000000000000000100 -> 000000000000000100
   000000000000001000 -> 000000000000001000
   000000000000010000 -> 000000000000010000
   000000000000100000 -> 000000000000100000
   000000000001000000 -> 000000000001000000
   000000000010000000 -> 000000000010000000
   000000000100000000 -> 000000000100000000
   000000001000000000 -> 000000001000000000
   000000010000000000 -> 000000010000000000
   000000100000000000 -> 000000100000000000
   000001000000000000 -> 000001000000000000
   000010000000000000 -> 000010000000000000
   000100000000000000 -> 000100000000000000
   001000000000000000 -> 001000000000000000
   010000000000000000 -> 010000000000000000
   100000000000000000 -> 100000000000000000
Encoding state machine r_SM_Main[0:4] (in view: work.UART_RX_104(rtl))
original code -> new code
   00001 -> 000
   00010 -> 001
   00100 -> 010
   01000 -> 011
   10000 -> 100
Encoding state machine fsm_state[3:0] (in view: work.uart_tx_Z1_layer1(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|There are no possible illegal states for state machine fsm_state[3:0] (in view: work.uart_tx_Z1_layer1(verilog)); safe FSM implementation is not required.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 136MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 136MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Oct 03 11:26:30 2024

###########################################################]
Map & Optimize Report

# Thu Oct 03 11:26:30 2024

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.dir_mem[6:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.dir_mem_3[6:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.data_a_escribir[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.eventos[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.ignorar_anterior is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.cuenta[6:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.ignorar_ancho_1 is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.dir_mem_2[6:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.dir_mem_1[6:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.cuenta_pixel[6:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.indice[6:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.borrado is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.pix_count_anterior[20:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":380:2:380:3|User-specified initial value defined for instance b2v_inst.reg_anterior[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":380:2:380:3|User-specified initial value defined for instance b2v_inst.reg_ancho_3[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":380:2:380:3|User-specified initial value defined for instance b2v_inst.reg_ancho_1[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":380:2:380:3|User-specified initial value defined for instance b2v_inst.reg_ancho_2[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|User-specified initial value defined for instance b2v_inst1.r_Clk_Count[6:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|User-specified initial value defined for instance b2v_inst1.r_Bit_Index[2:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|User-specified initial value defined for instance b2v_inst1.r_RX_DV is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|User-specified initial value defined for instance b2v_inst1.r_RX_Byte[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":52:4:52:5|User-specified initial value defined for instance b2v_inst1.r_RX_Data_R is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":37:36:37:38|User-specified initial value defined for instance b2v_inst1.r_RX_Data is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|User-specified initial value defined for instance b2v_inst4.pix_count_int[12:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: FX107 :"c:\users\gaspar\desktop\prog_fpga\ram.v":11:8:11:13|RAM b2v_inst2.mem_0[7:0] (in view: work.anda_plis(bdf_type)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
Encoding state machine state[0:17] (in view: work.algo_3(rtl))
original code -> new code
   000000000000000001 -> 000000000000000001
   000000000000000010 -> 000000000000000010
   000000000000000100 -> 000000000000000100
   000000000000001000 -> 000000000000001000
   000000000000010000 -> 000000000000010000
   000000000000100000 -> 000000000000100000
   000000000001000000 -> 000000000001000000
   000000000010000000 -> 000000000010000000
   000000000100000000 -> 000000000100000000
   000000001000000000 -> 000000001000000000
   000000010000000000 -> 000000010000000000
   000000100000000000 -> 000000100000000000
   000001000000000000 -> 000001000000000000
   000010000000000000 -> 000010000000000000
   000100000000000000 -> 000100000000000000
   001000000000000000 -> 001000000000000000
   010000000000000000 -> 010000000000000000
   100000000000000000 -> 100000000000000000
@N: MO231 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Found counter in view:work.algo_3(rtl) instance eventos[7:0] 
@N: MO231 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Found counter in view:work.algo_3(rtl) instance dir_mem[6:0] 
@W: BN132 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Removing instance b2v_inst.pix_count_anterior[20] because it is equivalent to instance b2v_inst.pix_count_anterior[19]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Removing instance b2v_inst.pix_count_anterior[19] because it is equivalent to instance b2v_inst.pix_count_anterior[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Removing instance b2v_inst.pix_count_anterior[18] because it is equivalent to instance b2v_inst.pix_count_anterior[17]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Removing instance b2v_inst.pix_count_anterior[17] because it is equivalent to instance b2v_inst.pix_count_anterior[16]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Removing instance b2v_inst.pix_count_anterior[16] because it is equivalent to instance b2v_inst.pix_count_anterior[15]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Removing instance b2v_inst.pix_count_anterior[15] because it is equivalent to instance b2v_inst.pix_count_anterior[14]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Removing instance b2v_inst.pix_count_anterior[14] because it is equivalent to instance b2v_inst.pix_count_anterior[13]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: MF179 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":112:8:112:42|Found 21 by 21 bit equality operator ('==') un1_pix_count_anterior (in view: work.algo_3(rtl))
@N: BN362 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Removing sequential instance pix_count_anterior[13] (in view: work.algo_3(rtl)) because it does not drive other instances.
Encoding state machine r_SM_Main[0:4] (in view: work.UART_RX_104(rtl))
original code -> new code
   00001 -> 000
   00010 -> 001
   00100 -> 010
   01000 -> 011
   10000 -> 100
Encoding state machine fsm_state[3:0] (in view: work.uart_tx_Z1_layer1(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|There are no possible illegal states for state machine fsm_state[3:0] (in view: work.uart_tx_Z1_layer1(verilog)); safe FSM implementation is not required.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 136MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 141MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 141MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 141MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 141MB)


Finished preparing to map (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 141MB)


Finished technology mapping (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 154MB peak: 156MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:01s		    -3.03ns		 497 /       200
   2		0h:00m:01s		    -3.03ns		 487 /       200
   3		0h:00m:01s		    -1.63ns		 487 /       200
   4		0h:00m:01s		    -1.63ns		 487 /       200
   5		0h:00m:01s		    -1.63ns		 487 /       200

   6		0h:00m:01s		    -1.63ns		 503 /       200
   7		0h:00m:01s		    -1.41ns		 503 /       200


   8		0h:00m:01s		    -1.41ns		 502 /       200
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.ignorar_anterior which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.ignorar_ancho_1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.borrado which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":380:2:380:3|Unbuffered I/O b2v_inst.reg_anterior[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":380:2:380:3|Unbuffered I/O b2v_inst.reg_anterior[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":380:2:380:3|Unbuffered I/O b2v_inst.reg_anterior[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":380:2:380:3|Unbuffered I/O b2v_inst.reg_anterior[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":380:2:380:3|Unbuffered I/O b2v_inst.reg_anterior[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":380:2:380:3|Unbuffered I/O b2v_inst.reg_anterior[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":380:2:380:3|Unbuffered I/O b2v_inst.reg_anterior[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":380:2:380:3|Unbuffered I/O b2v_inst.reg_anterior[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":380:2:380:3|Unbuffered I/O b2v_inst.reg_ancho_3[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":380:2:380:3|Unbuffered I/O b2v_inst.reg_ancho_3[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":380:2:380:3|Unbuffered I/O b2v_inst.reg_ancho_3[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":380:2:380:3|Unbuffered I/O b2v_inst.reg_ancho_3[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":380:2:380:3|Unbuffered I/O b2v_inst.reg_ancho_3[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":380:2:380:3|Unbuffered I/O b2v_inst.reg_ancho_3[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":380:2:380:3|Unbuffered I/O b2v_inst.reg_ancho_3[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":380:2:380:3|Unbuffered I/O b2v_inst.reg_ancho_3[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":380:2:380:3|Unbuffered I/O b2v_inst.reg_ancho_1[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":380:2:380:3|Unbuffered I/O b2v_inst.reg_ancho_1[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":380:2:380:3|Unbuffered I/O b2v_inst.reg_ancho_1[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":380:2:380:3|Unbuffered I/O b2v_inst.reg_ancho_1[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":380:2:380:3|Unbuffered I/O b2v_inst.reg_ancho_1[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":380:2:380:3|Unbuffered I/O b2v_inst.reg_ancho_1[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":380:2:380:3|Unbuffered I/O b2v_inst.reg_ancho_1[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":380:2:380:3|Unbuffered I/O b2v_inst.reg_ancho_1[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":380:2:380:3|Unbuffered I/O b2v_inst.reg_ancho_2[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":380:2:380:3|Unbuffered I/O b2v_inst.reg_ancho_2[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":380:2:380:3|Unbuffered I/O b2v_inst.reg_ancho_2[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":380:2:380:3|Unbuffered I/O b2v_inst.reg_ancho_2[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":380:2:380:3|Unbuffered I/O b2v_inst.reg_ancho_2[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":380:2:380:3|Unbuffered I/O b2v_inst.reg_ancho_2[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":380:2:380:3|Unbuffered I/O b2v_inst.reg_ancho_2[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":380:2:380:3|Unbuffered I/O b2v_inst.reg_ancho_2[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[17] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[16] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[15] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[14] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[13] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_DV which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":37:36:37:38|Unbuffered I/O b2v_inst1.r_RX_Data which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":52:4:52:5|Unbuffered I/O b2v_inst1.r_RX_Data_R which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":174:0:174:5|Unbuffered I/O b2v_inst3.txd_reg which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\ram.v":11:8:11:13|Unbuffered I/O b2v_inst2.mem_0_mem_0_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\ram.v":11:8:11:13|Unbuffered I/O b2v_inst2.mem_0_mem_0_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.un1_m7_i which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state_srsts[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state_srsts[1] which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst3.bit_counter_36 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\anda_plis.vhd":115:0:115:7|Unbuffered I/O b2v_inst.un1_reset_inv_2_0_i_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":34:8:34:12|Unbuffered I/O b2v_inst.dir_mem_1_1_sqmuxa_i which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.un1_reset_inv_i which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":34:8:34:12|Unbuffered I/O b2v_inst.dir_mem_2_1_sqmuxa_i which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.un1_dir_mem_2_iv_0_o2[5] which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst3.reset_i which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":52:4:52:5|Unbuffered I/O b2v_inst1.r_RX_Data_R which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":174:0:174:5|Unbuffered I/O b2v_inst3.txd_reg which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.ignorar_anterior which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.ignorar_ancho_1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.borrado which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":380:2:380:3|Unbuffered I/O b2v_inst.reg_anterior[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":380:2:380:3|Unbuffered I/O b2v_inst.reg_anterior[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":380:2:380:3|Unbuffered I/O b2v_inst.reg_anterior[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":380:2:380:3|Unbuffered I/O b2v_inst.reg_anterior[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":380:2:380:3|Unbuffered I/O b2v_inst.reg_anterior[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":380:2:380:3|Unbuffered I/O b2v_inst.reg_anterior[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":380:2:380:3|Unbuffered I/O b2v_inst.reg_anterior[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":380:2:380:3|Unbuffered I/O b2v_inst.reg_anterior[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":380:2:380:3|Unbuffered I/O b2v_inst.reg_ancho_3[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":380:2:380:3|Unbuffered I/O b2v_inst.reg_ancho_3[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":380:2:380:3|Unbuffered I/O b2v_inst.reg_ancho_3[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":380:2:380:3|Unbuffered I/O b2v_inst.reg_ancho_3[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":380:2:380:3|Unbuffered I/O b2v_inst.reg_ancho_3[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":380:2:380:3|Unbuffered I/O b2v_inst.reg_ancho_3[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":380:2:380:3|Unbuffered I/O b2v_inst.reg_ancho_3[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":380:2:380:3|Unbuffered I/O b2v_inst.reg_ancho_3[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":380:2:380:3|Unbuffered I/O b2v_inst.reg_ancho_1[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":380:2:380:3|Unbuffered I/O b2v_inst.reg_ancho_1[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":380:2:380:3|Unbuffered I/O b2v_inst.reg_ancho_1[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":380:2:380:3|Unbuffered I/O b2v_inst.reg_ancho_1[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":380:2:380:3|Unbuffered I/O b2v_inst.reg_ancho_1[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":380:2:380:3|Unbuffered I/O b2v_inst.reg_ancho_1[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":380:2:380:3|Unbuffered I/O b2v_inst.reg_ancho_1[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":380:2:380:3|Unbuffered I/O b2v_inst.reg_ancho_1[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":380:2:380:3|Unbuffered I/O b2v_inst.reg_ancho_2[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":380:2:380:3|Unbuffered I/O b2v_inst.reg_ancho_2[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":380:2:380:3|Unbuffered I/O b2v_inst.reg_ancho_2[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":380:2:380:3|Unbuffered I/O b2v_inst.reg_ancho_2[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":380:2:380:3|Unbuffered I/O b2v_inst.reg_ancho_2[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":380:2:380:3|Unbuffered I/O b2v_inst.reg_ancho_2[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":380:2:380:3|Unbuffered I/O b2v_inst.reg_ancho_2[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":380:2:380:3|Unbuffered I/O b2v_inst.reg_ancho_2[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[17] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[16] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[15] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[14] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[13] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_DV which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":37:36:37:38|Unbuffered I/O b2v_inst1.r_RX_Data which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":52:4:52:5|Unbuffered I/O b2v_inst1.r_RX_Data_R which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":174:0:174:5|Unbuffered I/O b2v_inst3.txd_reg which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\ram.v":11:8:11:13|Unbuffered I/O b2v_inst2.mem_0_mem_0_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\ram.v":11:8:11:13|Unbuffered I/O b2v_inst2.mem_0_mem_0_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.un1_m7_i which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state_srsts[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state_srsts[1] which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst3.bit_counter_36 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\anda_plis.vhd":115:0:115:7|Unbuffered I/O b2v_inst.un1_reset_inv_2_0_i_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":34:8:34:12|Unbuffered I/O b2v_inst.dir_mem_1_1_sqmuxa_i which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.un1_reset_inv_i which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":34:8:34:12|Unbuffered I/O b2v_inst.dir_mem_2_1_sqmuxa_i which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.un1_dir_mem_2_iv_0_o2[5] which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst3.reset_i which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":52:4:52:5|Unbuffered I/O b2v_inst1.r_RX_Data_R which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":174:0:174:5|Unbuffered I/O b2v_inst3.txd_reg which could cause problems in P&R 
@N: FX1017 :|SB_GB inserted on the net reset_i.
@N: FX1017 :|SB_GB inserted on the net N_385_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 157MB peak: 158MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 157MB peak: 158MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 202 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

================================ Non-Gated/Non-Generated Clocks ================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance         
------------------------------------------------------------------------------------------------
@K:CKID0001       clk                 port                   202        b2v_inst3.bit_counter[0]
================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 130MB peak: 158MB)

Writing Analyst data base C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\synwork\anda_plis_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 155MB peak: 158MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\anda_plis.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 156MB peak: 158MB)


Start final timing analysis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 155MB peak: 158MB)

@W: MT420 |Found inferred clock anda_plis|clk with period 10.65ns. Please declare a user-defined clock on object "p:clk"


##### START OF TIMING REPORT #####[
# Timing Report written on Thu Oct 03 11:26:32 2024
#


Top view:               anda_plis
Requested Frequency:    93.9 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.879

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
anda_plis|clk      93.9 MHz      79.8 MHz      10.647        12.526        -1.879     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks                        |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------------
Starting       Ending         |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------------------
anda_plis|clk  anda_plis|clk  |  10.647      -1.879  |  No paths    -      |  No paths    -      |  No paths    -    
=====================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: anda_plis|clk
====================================



Starting Points with Worst Slack
********************************

                             Starting                                                   Arrival           
Instance                     Reference         Type         Pin     Net                 Time        Slack 
                             Clock                                                                        
----------------------------------------------------------------------------------------------------------
b2v_inst.reg_ancho_3[0]      anda_plis|clk     SB_DFFER     Q       reg_ancho_3[0]      0.540       -1.879
b2v_inst.reg_anterior[0]     anda_plis|clk     SB_DFFER     Q       reg_anterior[0]     0.540       -1.830
b2v_inst.reg_ancho_1[0]      anda_plis|clk     SB_DFFER     Q       reg_ancho_1[0]      0.540       -1.795
b2v_inst.reg_ancho_3[1]      anda_plis|clk     SB_DFFER     Q       reg_ancho_3[1]      0.540       -1.739
b2v_inst.reg_anterior[1]     anda_plis|clk     SB_DFFER     Q       reg_anterior[1]     0.540       -1.690
b2v_inst.reg_ancho_1[1]      anda_plis|clk     SB_DFFER     Q       reg_ancho_1[1]      0.540       -1.655
b2v_inst.reg_ancho_3[2]      anda_plis|clk     SB_DFFER     Q       reg_ancho_3[2]      0.540       -1.599
b2v_inst.reg_anterior[2]     anda_plis|clk     SB_DFFER     Q       reg_anterior[2]     0.540       -1.549
b2v_inst.reg_ancho_1[2]      anda_plis|clk     SB_DFFER     Q       reg_ancho_1[2]      0.540       -1.514
b2v_inst.reg_ancho_3[3]      anda_plis|clk     SB_DFFER     Q       reg_ancho_3[3]      0.540       -1.458
==========================================================================================================


Ending Points with Worst Slack
******************************

                                Starting                                                                    Required           
Instance                        Reference         Type             Pin          Net                         Time         Slack 
                                Clock                                                                                          
-------------------------------------------------------------------------------------------------------------------------------
b2v_inst.data_a_escribir[1]     anda_plis|clk     SB_DFFE          D            un1_reg_anterior_0_i[1]     10.542       -1.879
b2v_inst.data_a_escribir[2]     anda_plis|clk     SB_DFFE          D            un1_reg_anterior_0_i[2]     10.542       -1.879
b2v_inst.data_a_escribir[3]     anda_plis|clk     SB_DFFE          D            un1_reg_anterior_0_i[3]     10.542       -1.879
b2v_inst.data_a_escribir[4]     anda_plis|clk     SB_DFFE          D            un1_reg_anterior_0_i[4]     10.542       -1.879
b2v_inst.data_a_escribir[6]     anda_plis|clk     SB_DFFE          D            un1_reg_anterior_0_i[6]     10.542       -1.879
b2v_inst.data_a_escribir[7]     anda_plis|clk     SB_DFFE          D            un1_reg_anterior_0_i[7]     10.542       -1.879
b2v_inst.data_a_escribir[0]     anda_plis|clk     SB_DFFE          D            un1_reg_anterior_0_i[0]     10.542       -1.809
b2v_inst2.mem_0_mem_0_0_0       anda_plis|clk     SB_RAM256x16     WADDR[0]     N_254                       10.423       -0.520
b2v_inst2.mem_0_mem_0_0_0       anda_plis|clk     SB_RAM256x16     WADDR[3]     N_23                        10.423       -0.520
b2v_inst2.mem_0_mem_0_0_0       anda_plis|clk     SB_RAM256x16     WADDR[5]     dir_mem_1_RNID6L23[5]       10.423       -0.520
===============================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.647
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.542

    - Propagation time:                      12.421
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.879

    Number of logic level(s):                13
    Starting point:                          b2v_inst.reg_ancho_3[0] / Q
    Ending point:                            b2v_inst.data_a_escribir[1] / D
    The start point is clocked by            anda_plis|clk [rising] on pin C
    The end   point is clocked by            anda_plis|clk [rising] on pin C

Instance / Net                                                                  Pin      Pin               Arrival     No. of    
Name                                                               Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------
b2v_inst.reg_ancho_3[0]                                            SB_DFFER     Q        Out     0.540     0.540       -         
reg_ancho_3[0]                                                     Net          -        -       1.599     -           3         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_0_c_inv          SB_LUT4      I0       In      -         2.139       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_0_c_inv          SB_LUT4      O        Out     0.449     2.588       -         
reg_ancho_3_i[0]                                                   Net          -        -       0.905     -           4         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_0_c              SB_CARRY     I0       In      -         3.493       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_0_c              SB_CARRY     CO       Out     0.258     3.750       -         
valor_max_final5_0_cry_0                                           Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_1_c              SB_CARRY     CI       In      -         3.764       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_1_c              SB_CARRY     CO       Out     0.126     3.890       -         
valor_max_final5_0_cry_1                                           Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_2_c              SB_CARRY     CI       In      -         3.905       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_2_c              SB_CARRY     CO       Out     0.126     4.031       -         
valor_max_final5_0_cry_2                                           Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_3_c              SB_CARRY     CI       In      -         4.045       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_3_c              SB_CARRY     CO       Out     0.126     4.171       -         
valor_max_final5_0_cry_3                                           Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_4_c              SB_CARRY     CI       In      -         4.185       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_4_c              SB_CARRY     CO       Out     0.126     4.311       -         
valor_max_final5_0_cry_4                                           Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_5_c              SB_CARRY     CI       In      -         4.325       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_5_c              SB_CARRY     CO       Out     0.126     4.451       -         
valor_max_final5_0_cry_5                                           Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_6_c              SB_CARRY     CI       In      -         4.465       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_6_c              SB_CARRY     CO       Out     0.126     4.591       -         
valor_max_final5_0_cry_6                                           Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_7_c              SB_CARRY     CI       In      -         4.606       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_7_c              SB_CARRY     CO       Out     0.126     4.732       -         
valor_max_final50                                                  Net          -        -       0.386     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_7_c_RNINCQA1     SB_LUT4      I1       In      -         5.118       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_7_c_RNINCQA1     SB_LUT4      O        Out     0.400     5.517       -         
N_408                                                              Net          -        -       1.371     -           1         
b2v_inst.encontrar_maximo\.un3_valor_max2_cry_7_c_RNIUGTD2         SB_LUT4      I0       In      -         6.888       -         
b2v_inst.encontrar_maximo\.un3_valor_max2_cry_7_c_RNIUGTD2         SB_LUT4      O        Out     0.449     7.337       -         
N_410                                                              Net          -        -       1.371     -           20        
b2v_inst.data_a_escribir_RNO_0[1]                                  SB_LUT4      I0       In      -         8.708       -         
b2v_inst.data_a_escribir_RNO_0[1]                                  SB_LUT4      O        Out     0.449     9.157       -         
N_461                                                              Net          -        -       1.371     -           1         
b2v_inst.data_a_escribir_RNO[1]                                    SB_LUT4      I0       In      -         10.528      -         
b2v_inst.data_a_escribir_RNO[1]                                    SB_LUT4      O        Out     0.386     10.914      -         
un1_reg_anterior_0_i[1]                                            Net          -        -       1.507     -           1         
b2v_inst.data_a_escribir[1]                                        SB_DFFE      D        In      -         12.421      -         
=================================================================================================================================
Total path delay (propagation time + setup) of 12.526 is 3.918(31.3%) logic and 8.608(68.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      10.647
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.542

    - Propagation time:                      12.421
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.879

    Number of logic level(s):                13
    Starting point:                          b2v_inst.reg_ancho_3[0] / Q
    Ending point:                            b2v_inst.data_a_escribir[2] / D
    The start point is clocked by            anda_plis|clk [rising] on pin C
    The end   point is clocked by            anda_plis|clk [rising] on pin C

Instance / Net                                                                  Pin      Pin               Arrival     No. of    
Name                                                               Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------
b2v_inst.reg_ancho_3[0]                                            SB_DFFER     Q        Out     0.540     0.540       -         
reg_ancho_3[0]                                                     Net          -        -       1.599     -           3         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_0_c_inv          SB_LUT4      I0       In      -         2.139       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_0_c_inv          SB_LUT4      O        Out     0.449     2.588       -         
reg_ancho_3_i[0]                                                   Net          -        -       0.905     -           4         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_0_c              SB_CARRY     I0       In      -         3.493       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_0_c              SB_CARRY     CO       Out     0.258     3.750       -         
valor_max_final5_0_cry_0                                           Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_1_c              SB_CARRY     CI       In      -         3.764       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_1_c              SB_CARRY     CO       Out     0.126     3.890       -         
valor_max_final5_0_cry_1                                           Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_2_c              SB_CARRY     CI       In      -         3.905       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_2_c              SB_CARRY     CO       Out     0.126     4.031       -         
valor_max_final5_0_cry_2                                           Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_3_c              SB_CARRY     CI       In      -         4.045       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_3_c              SB_CARRY     CO       Out     0.126     4.171       -         
valor_max_final5_0_cry_3                                           Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_4_c              SB_CARRY     CI       In      -         4.185       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_4_c              SB_CARRY     CO       Out     0.126     4.311       -         
valor_max_final5_0_cry_4                                           Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_5_c              SB_CARRY     CI       In      -         4.325       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_5_c              SB_CARRY     CO       Out     0.126     4.451       -         
valor_max_final5_0_cry_5                                           Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_6_c              SB_CARRY     CI       In      -         4.465       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_6_c              SB_CARRY     CO       Out     0.126     4.591       -         
valor_max_final5_0_cry_6                                           Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_7_c              SB_CARRY     CI       In      -         4.606       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_7_c              SB_CARRY     CO       Out     0.126     4.732       -         
valor_max_final50                                                  Net          -        -       0.386     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_7_c_RNINCQA1     SB_LUT4      I1       In      -         5.118       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_7_c_RNINCQA1     SB_LUT4      O        Out     0.400     5.517       -         
N_408                                                              Net          -        -       1.371     -           1         
b2v_inst.encontrar_maximo\.un3_valor_max2_cry_7_c_RNIUGTD2         SB_LUT4      I0       In      -         6.888       -         
b2v_inst.encontrar_maximo\.un3_valor_max2_cry_7_c_RNIUGTD2         SB_LUT4      O        Out     0.449     7.337       -         
N_410                                                              Net          -        -       1.371     -           20        
b2v_inst.data_a_escribir_RNO_0[2]                                  SB_LUT4      I0       In      -         8.708       -         
b2v_inst.data_a_escribir_RNO_0[2]                                  SB_LUT4      O        Out     0.449     9.157       -         
N_456                                                              Net          -        -       1.371     -           1         
b2v_inst.data_a_escribir_RNO[2]                                    SB_LUT4      I0       In      -         10.528      -         
b2v_inst.data_a_escribir_RNO[2]                                    SB_LUT4      O        Out     0.386     10.914      -         
un1_reg_anterior_0_i[2]                                            Net          -        -       1.507     -           1         
b2v_inst.data_a_escribir[2]                                        SB_DFFE      D        In      -         12.421      -         
=================================================================================================================================
Total path delay (propagation time + setup) of 12.526 is 3.918(31.3%) logic and 8.608(68.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      10.647
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.542

    - Propagation time:                      12.421
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.879

    Number of logic level(s):                13
    Starting point:                          b2v_inst.reg_ancho_3[0] / Q
    Ending point:                            b2v_inst.data_a_escribir[6] / D
    The start point is clocked by            anda_plis|clk [rising] on pin C
    The end   point is clocked by            anda_plis|clk [rising] on pin C

Instance / Net                                                                  Pin      Pin               Arrival     No. of    
Name                                                               Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------
b2v_inst.reg_ancho_3[0]                                            SB_DFFER     Q        Out     0.540     0.540       -         
reg_ancho_3[0]                                                     Net          -        -       1.599     -           3         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_0_c_inv          SB_LUT4      I0       In      -         2.139       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_0_c_inv          SB_LUT4      O        Out     0.449     2.588       -         
reg_ancho_3_i[0]                                                   Net          -        -       0.905     -           4         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_0_c              SB_CARRY     I0       In      -         3.493       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_0_c              SB_CARRY     CO       Out     0.258     3.750       -         
valor_max_final5_0_cry_0                                           Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_1_c              SB_CARRY     CI       In      -         3.764       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_1_c              SB_CARRY     CO       Out     0.126     3.890       -         
valor_max_final5_0_cry_1                                           Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_2_c              SB_CARRY     CI       In      -         3.905       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_2_c              SB_CARRY     CO       Out     0.126     4.031       -         
valor_max_final5_0_cry_2                                           Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_3_c              SB_CARRY     CI       In      -         4.045       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_3_c              SB_CARRY     CO       Out     0.126     4.171       -         
valor_max_final5_0_cry_3                                           Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_4_c              SB_CARRY     CI       In      -         4.185       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_4_c              SB_CARRY     CO       Out     0.126     4.311       -         
valor_max_final5_0_cry_4                                           Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_5_c              SB_CARRY     CI       In      -         4.325       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_5_c              SB_CARRY     CO       Out     0.126     4.451       -         
valor_max_final5_0_cry_5                                           Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_6_c              SB_CARRY     CI       In      -         4.465       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_6_c              SB_CARRY     CO       Out     0.126     4.591       -         
valor_max_final5_0_cry_6                                           Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_7_c              SB_CARRY     CI       In      -         4.606       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_7_c              SB_CARRY     CO       Out     0.126     4.732       -         
valor_max_final50                                                  Net          -        -       0.386     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_7_c_RNINCQA1     SB_LUT4      I1       In      -         5.118       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_7_c_RNINCQA1     SB_LUT4      O        Out     0.400     5.517       -         
N_408                                                              Net          -        -       1.371     -           1         
b2v_inst.encontrar_maximo\.un3_valor_max2_cry_7_c_RNIUGTD2         SB_LUT4      I0       In      -         6.888       -         
b2v_inst.encontrar_maximo\.un3_valor_max2_cry_7_c_RNIUGTD2         SB_LUT4      O        Out     0.449     7.337       -         
N_410                                                              Net          -        -       1.371     -           20        
b2v_inst.data_a_escribir_RNO_0[6]                                  SB_LUT4      I0       In      -         8.708       -         
b2v_inst.data_a_escribir_RNO_0[6]                                  SB_LUT4      O        Out     0.449     9.157       -         
N_471                                                              Net          -        -       1.371     -           1         
b2v_inst.data_a_escribir_RNO[6]                                    SB_LUT4      I0       In      -         10.528      -         
b2v_inst.data_a_escribir_RNO[6]                                    SB_LUT4      O        Out     0.386     10.914      -         
un1_reg_anterior_0_i[6]                                            Net          -        -       1.507     -           1         
b2v_inst.data_a_escribir[6]                                        SB_DFFE      D        In      -         12.421      -         
=================================================================================================================================
Total path delay (propagation time + setup) of 12.526 is 3.918(31.3%) logic and 8.608(68.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      10.647
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.542

    - Propagation time:                      12.421
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.879

    Number of logic level(s):                13
    Starting point:                          b2v_inst.reg_ancho_3[0] / Q
    Ending point:                            b2v_inst.data_a_escribir[4] / D
    The start point is clocked by            anda_plis|clk [rising] on pin C
    The end   point is clocked by            anda_plis|clk [rising] on pin C

Instance / Net                                                                  Pin      Pin               Arrival     No. of    
Name                                                               Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------
b2v_inst.reg_ancho_3[0]                                            SB_DFFER     Q        Out     0.540     0.540       -         
reg_ancho_3[0]                                                     Net          -        -       1.599     -           3         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_0_c_inv          SB_LUT4      I0       In      -         2.139       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_0_c_inv          SB_LUT4      O        Out     0.449     2.588       -         
reg_ancho_3_i[0]                                                   Net          -        -       0.905     -           4         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_0_c              SB_CARRY     I0       In      -         3.493       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_0_c              SB_CARRY     CO       Out     0.258     3.750       -         
valor_max_final5_0_cry_0                                           Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_1_c              SB_CARRY     CI       In      -         3.764       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_1_c              SB_CARRY     CO       Out     0.126     3.890       -         
valor_max_final5_0_cry_1                                           Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_2_c              SB_CARRY     CI       In      -         3.905       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_2_c              SB_CARRY     CO       Out     0.126     4.031       -         
valor_max_final5_0_cry_2                                           Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_3_c              SB_CARRY     CI       In      -         4.045       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_3_c              SB_CARRY     CO       Out     0.126     4.171       -         
valor_max_final5_0_cry_3                                           Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_4_c              SB_CARRY     CI       In      -         4.185       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_4_c              SB_CARRY     CO       Out     0.126     4.311       -         
valor_max_final5_0_cry_4                                           Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_5_c              SB_CARRY     CI       In      -         4.325       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_5_c              SB_CARRY     CO       Out     0.126     4.451       -         
valor_max_final5_0_cry_5                                           Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_6_c              SB_CARRY     CI       In      -         4.465       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_6_c              SB_CARRY     CO       Out     0.126     4.591       -         
valor_max_final5_0_cry_6                                           Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_7_c              SB_CARRY     CI       In      -         4.606       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_7_c              SB_CARRY     CO       Out     0.126     4.732       -         
valor_max_final50                                                  Net          -        -       0.386     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_7_c_RNINCQA1     SB_LUT4      I1       In      -         5.118       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_7_c_RNINCQA1     SB_LUT4      O        Out     0.400     5.517       -         
N_408                                                              Net          -        -       1.371     -           1         
b2v_inst.encontrar_maximo\.un3_valor_max2_cry_7_c_RNIUGTD2         SB_LUT4      I0       In      -         6.888       -         
b2v_inst.encontrar_maximo\.un3_valor_max2_cry_7_c_RNIUGTD2         SB_LUT4      O        Out     0.449     7.337       -         
N_410                                                              Net          -        -       1.371     -           20        
b2v_inst.data_a_escribir_RNO_0[4]                                  SB_LUT4      I0       In      -         8.708       -         
b2v_inst.data_a_escribir_RNO_0[4]                                  SB_LUT4      O        Out     0.449     9.157       -         
N_481                                                              Net          -        -       1.371     -           1         
b2v_inst.data_a_escribir_RNO[4]                                    SB_LUT4      I0       In      -         10.528      -         
b2v_inst.data_a_escribir_RNO[4]                                    SB_LUT4      O        Out     0.386     10.914      -         
un1_reg_anterior_0_i[4]                                            Net          -        -       1.507     -           1         
b2v_inst.data_a_escribir[4]                                        SB_DFFE      D        In      -         12.421      -         
=================================================================================================================================
Total path delay (propagation time + setup) of 12.526 is 3.918(31.3%) logic and 8.608(68.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      10.647
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.542

    - Propagation time:                      12.421
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.879

    Number of logic level(s):                13
    Starting point:                          b2v_inst.reg_ancho_3[0] / Q
    Ending point:                            b2v_inst.data_a_escribir[3] / D
    The start point is clocked by            anda_plis|clk [rising] on pin C
    The end   point is clocked by            anda_plis|clk [rising] on pin C

Instance / Net                                                                  Pin      Pin               Arrival     No. of    
Name                                                               Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------
b2v_inst.reg_ancho_3[0]                                            SB_DFFER     Q        Out     0.540     0.540       -         
reg_ancho_3[0]                                                     Net          -        -       1.599     -           3         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_0_c_inv          SB_LUT4      I0       In      -         2.139       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_0_c_inv          SB_LUT4      O        Out     0.449     2.588       -         
reg_ancho_3_i[0]                                                   Net          -        -       0.905     -           4         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_0_c              SB_CARRY     I0       In      -         3.493       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_0_c              SB_CARRY     CO       Out     0.258     3.750       -         
valor_max_final5_0_cry_0                                           Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_1_c              SB_CARRY     CI       In      -         3.764       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_1_c              SB_CARRY     CO       Out     0.126     3.890       -         
valor_max_final5_0_cry_1                                           Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_2_c              SB_CARRY     CI       In      -         3.905       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_2_c              SB_CARRY     CO       Out     0.126     4.031       -         
valor_max_final5_0_cry_2                                           Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_3_c              SB_CARRY     CI       In      -         4.045       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_3_c              SB_CARRY     CO       Out     0.126     4.171       -         
valor_max_final5_0_cry_3                                           Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_4_c              SB_CARRY     CI       In      -         4.185       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_4_c              SB_CARRY     CO       Out     0.126     4.311       -         
valor_max_final5_0_cry_4                                           Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_5_c              SB_CARRY     CI       In      -         4.325       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_5_c              SB_CARRY     CO       Out     0.126     4.451       -         
valor_max_final5_0_cry_5                                           Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_6_c              SB_CARRY     CI       In      -         4.465       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_6_c              SB_CARRY     CO       Out     0.126     4.591       -         
valor_max_final5_0_cry_6                                           Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_7_c              SB_CARRY     CI       In      -         4.606       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_7_c              SB_CARRY     CO       Out     0.126     4.732       -         
valor_max_final50                                                  Net          -        -       0.386     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_7_c_RNINCQA1     SB_LUT4      I1       In      -         5.118       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_7_c_RNINCQA1     SB_LUT4      O        Out     0.400     5.517       -         
N_408                                                              Net          -        -       1.371     -           1         
b2v_inst.encontrar_maximo\.un3_valor_max2_cry_7_c_RNIUGTD2         SB_LUT4      I0       In      -         6.888       -         
b2v_inst.encontrar_maximo\.un3_valor_max2_cry_7_c_RNIUGTD2         SB_LUT4      O        Out     0.449     7.337       -         
N_410                                                              Net          -        -       1.371     -           20        
b2v_inst.data_a_escribir_RNO_0[3]                                  SB_LUT4      I0       In      -         8.708       -         
b2v_inst.data_a_escribir_RNO_0[3]                                  SB_LUT4      O        Out     0.449     9.157       -         
N_486                                                              Net          -        -       1.371     -           1         
b2v_inst.data_a_escribir_RNO[3]                                    SB_LUT4      I0       In      -         10.528      -         
b2v_inst.data_a_escribir_RNO[3]                                    SB_LUT4      O        Out     0.386     10.914      -         
un1_reg_anterior_0_i[3]                                            Net          -        -       1.507     -           1         
b2v_inst.data_a_escribir[3]                                        SB_DFFE      D        In      -         12.421      -         
=================================================================================================================================
Total path delay (propagation time + setup) of 12.526 is 3.918(31.3%) logic and 8.608(68.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 155MB peak: 158MB)


Finished timing report (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 155MB peak: 158MB)

---------------------------------------
Resource Usage Report for anda_plis 

Mapping to part: ice40hx4ktq144
Cell usage:
GND             5 uses
SB_CARRY        93 uses
SB_DFF          36 uses
SB_DFFE         19 uses
SB_DFFER        71 uses
SB_DFFES        2 uses
SB_DFFESR       8 uses
SB_DFFR         42 uses
SB_DFFS         2 uses
SB_DFFSR        19 uses
SB_DFFSS        1 use
SB_GB           2 uses
SB_RAM256x16    1 use
VCC             5 uses
SB_LUT4         474 uses

I/O Register bits:                  0
Register bits not including I/Os:   200 (5%)

RAM/ROM usage summary
Block Rams : 1 of 20 (5%)

Total load per clock:
   anda_plis|clk: 202

@S |Mapping Summary:
Total  LUTs: 474 (13%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 474 = 474 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 30MB peak: 158MB)

Process took 0h:00m:02s realtime, 0h:00m:01s cputime
# Thu Oct 03 11:26:32 2024

###########################################################]


Synthesis exit by 0.
Current Implementation anda_plis_Implmnt its sbt path: C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 6 seconds


"D:/Programador_fpga/iCEcube2/sbt_backend/bin/win32/opt\edifparser.exe" "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev" "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/anda_plis.edf " "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist" "-pTQ144" "-yC:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/sbt/constraint/anda_plis_pcf_sbt.pcf " -c -e --devicename iCE40HX4K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/anda_plis.edf...
Parsing constraint file: C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/sbt/constraint/anda_plis_pcf_sbt.pcf ...
start to read sdc/scf file C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/anda_plis.scf
sdc_reader OK C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/anda_plis.scf
SB_RAM SB_RAM256x16 SB_RAM40_4K
Stored edif netlist at C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis...
Warning: The terminal b2v_inst2.mem_0_mem_0_0_0:RCLKE is driven by default driver : VCC, Disconnecting it.

write Timing Constraint to C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: anda_plis

EDF Parser run-time: 1 (sec)
edif parser succeed.


"D:/Programador_fpga/iCEcube2/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --outdir "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer" --device-file "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev" --package TQ144 --deviceMarketName iCE40HX4K --sdc-file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer\anda_plis_pl.sdc"
starting placerrunning placerExecuting : D:\Programador_fpga\iCEcube2\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis --outdir C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer --device-file D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev --package TQ144 --deviceMarketName iCE40HX4K --sdc-file C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file D:\Programador_fpga\iCEcube2\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer\anda_plis_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev
Package              - TQ144
Design database      - C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis
SDC file             - C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer
Timing library       - D:\Programador_fpga\iCEcube2\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis/BFPGA_DESIGN_ep
I2065: Reading device file : D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	474
    Number of DFFs      	:	200
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	93
    Number of RAMs      	:	1
    Number of ROMs      	:	0
    Number of IOs       	:	4
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	38
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	13
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	7
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	58
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	533
    Number of DFFs      	:	200
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	93

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	185
        LUT, DFF and CARRY	:	15
    Combinational LogicCells
        Only LUT         	:	295
        CARRY Only       	:	40
        LUT with CARRY   	:	38
    LogicCells                  :	573/3520
    PLBs                        :	84/440
    BRAMs                       :	1/20
    IOs and GBIOs               :	4/107
    PLLs                        :	0/2


I2088: Phase 3, elapsed time : 0.4 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 1.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 25.5 (sec)

Final Design Statistics
    Number of LUTs      	:	533
    Number of DFFs      	:	200
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	93
    Number of RAMs      	:	1
    Number of ROMs      	:	0
    Number of IOs       	:	4
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	573/3520
    PLBs                        :	95/440
    BRAMs                       :	1/20
    IOs and GBIOs               :	4/107
    PLLs                        :	0/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: anda_plis|clk | Frequency: 92.60 MHz | Target: 93.90 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 27.4 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"D:/Programador_fpga/iCEcube2/sbt_backend/bin/win32/opt\packer.exe" "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev" "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --package TQ144 --outdir "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer" --DRC_only  --translator "D:\Programador_fpga\iCEcube2\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer\anda_plis_pl.sdc" --dst_sdc_file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 1936
used logic cells: 573
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"D:/Programador_fpga/iCEcube2/sbt_backend/bin/win32/opt\packer.exe" "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev" "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --package TQ144 --outdir "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer" --translator "D:\Programador_fpga\iCEcube2\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer\anda_plis_pl.sdc" --dst_sdc_file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 1936
used logic cells: 573
Translating sdc file C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer\anda_plis_pl.sdc...
Translated sdc file is C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"D:\Programador_fpga\iCEcube2\sbt_backend\bin\win32\opt\sbrouter.exe" "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev" "C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ice40HX8K.lib" "C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc" --outdir "C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : D:\Programador_fpga\iCEcube2\sbt_backend\bin\win32\opt\sbrouter.exe D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\netlist\oadb-anda_plis D:\Programador_fpga\iCEcube2\sbt_backend\devices\ice40HX8K.lib C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc --outdir C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\router --sdf_file C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design anda_plis
Read design time: 0
I1202: Reading Architecture of device iCE40HX4K
Read device time: 6
I1209: Started routing
I1223: Total Nets : 625 
I1212: Iteration  1 :    95 unrouted : 1 seconds
I1212: Iteration  2 :     8 unrouted : 1 seconds
I1212: Iteration  3 :    10 unrouted : 0 seconds
I1212: Iteration  4 :     2 unrouted : 0 seconds
I1212: Iteration  5 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 2
I1206: Completed routing
I1204: Writing Design anda_plis
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 8 seconds
router succeed.

"D:/Programador_fpga/iCEcube2/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.v" --vhdl "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/sbt/outputs/simulation_netlist\anda_plis_sbt.vhd" --lib "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --view rt --device "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev" --splitio  --in-sdc-file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc" --out-sdc-file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\netlister\anda_plis_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.v
Writing C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/sbt/outputs/simulation_netlist\anda_plis_sbt.vhd
Netlister succeeded.

Netlister run-time: 3 (sec)
netlist succeed.


"D:/Programador_fpga/iCEcube2/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --lib-file "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ice40HX8K.lib" --sdc-file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\netlister\anda_plis_sbt.sdc" --sdf-file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.sdf" --report-file "C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\timer\anda_plis_timing.rpt" --device-file "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev" --timing-summary
starting timerrunning timerExecuting : D:\Programador_fpga\iCEcube2\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis --lib-file D:\Programador_fpga\iCEcube2\sbt_backend\devices\ice40HX8K.lib --sdc-file C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\netlister\anda_plis_sbt.sdc --sdf-file C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.sdf --report-file C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\timer\anda_plis_timing.rpt --device-file D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "ipInertedIOPad_clk_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 4 seconds
timer succeed.
timer succeeded.


"D:/Programador_fpga/iCEcube2/sbt_backend/bin/win32/opt\bitmap.exe" "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev" --design "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --device_name iCE40HX4K --package TQ144 --outdir "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 2 (sec)
bitmap succeed.
"D:\Programador_fpga\iCEcube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "anda_plis_syn.prj" -log "anda_plis_Implmnt/anda_plis.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of anda_plis_Implmnt/anda_plis.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\Programador_fpga\iCEcube2\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-7HK4TPK

# Thu Oct 03 11:29:43 2024

#Implementation: anda_plis_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N:Top-level is not specified. Trying to extract automatically...
Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"D:\Programador_fpga\iCEcube2\synpbase\lib\vhd2008\std.vhd":146:18:146:21|Setting time resolution to ps
@N:"C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:15|Top entity is set to anda_plis.
VHDL syntax check successful!
@N: CD231 :"D:\Programador_fpga\iCEcube2\synpbase\lib\vhd2008\std1164.vhd":890:16:890:17|Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".
File C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd changed - recompiling

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 72MB peak: 73MB)


Process completed successfully.
# Thu Oct 03 11:29:43 2024

###########################################################]
Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Gaspar\Desktop\prog_FPGA\ram.v" (library work)
@I::"C:\Users\Gaspar\Desktop\prog_FPGA\uart_tx.v" (library work)
Verilog syntax check successful!

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)


Process completed successfully.
# Thu Oct 03 11:29:43 2024

###########################################################]
@N:"C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:20|Top-level entity is set to work.anda_plis
@N: CD720 :"D:\Programador_fpga\iCEcube2\synpbase\lib\vhd2008\std.vhd":146:18:146:21|Setting time resolution to ps
@N:"C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:15|Top entity is set to anda_plis.
File C:\Users\Gaspar\Desktop\prog_FPGA\uart_algo.vhd changed - recompiling
File C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd changed - recompiling
File C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis.vhd changed - recompiling
VHDL syntax check successful!
File C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd changed - recompiling
@N: CD231 :"D:\Programador_fpga\iCEcube2\synpbase\lib\vhd2008\std1164.vhd":890:16:890:17|Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".
@N: CD630 :"C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:15|Synthesizing work.anda_plis.bdf_type.
@N: CD630 :"C:\Users\Gaspar\Desktop\prog_FPGA\uart_algo.vhd":12:7:12:15|Synthesizing work.uart_algo.rtl.
@N: CD233 :"C:\Users\Gaspar\Desktop\prog_FPGA\uart_algo.vhd":30:17:30:18|Using sequential encoding for type state_type.
Post processing for work.uart_algo.rtl
@N: CD630 :"C:\Users\Gaspar\Desktop\prog_FPGA\UART_RX.vhd":18:7:18:13|Synthesizing work.uart_rx.rtl.
@N: CD231 :"C:\Users\Gaspar\Desktop\prog_FPGA\UART_RX.vhd":33:17:33:18|Using onehot encoding for type t_sm_main. For example, enumeration s_idle is mapped to "10000".
@N: CD604 :"C:\Users\Gaspar\Desktop\prog_FPGA\UART_RX.vhd":123:4:123:17|OTHERS clause is not synthesized.
Post processing for work.uart_rx.rtl
@N: CD630 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":7:7:7:12|Synthesizing work.algo_3.rtl.
@N: CD231 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":28:17:28:18|Using onehot encoding for type state_type. For example, enumeration errase is mapped to "100000000000000000".
Post processing for work.algo_3.rtl
@A: CL282 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":87:2:87:3|Feedback mux created for signal data_a_escribir[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":87:2:87:3|Feedback mux created for signal dir_mem[6:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":87:2:87:3|Feedback mux created for signal dir_mem_3[6:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":87:2:87:3|Feedback mux created for signal dir_mem_2[6:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":87:2:87:3|Feedback mux created for signal dir_mem_1[6:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
Post processing for work.anda_plis.bdf_type
@N: CL201 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":87:2:87:3|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 18 reachable states with original encodings of:
   000000000000000001
   000000000000000010
   000000000000000100
   000000000000001000
   000000000000010000
   000000000000100000
   000000000001000000
   000000000010000000
   000000000100000000
   000000001000000000
   000000010000000000
   000000100000000000
   000001000000000000
   000010000000000000
   000100000000000000
   001000000000000000
   010000000000000000
   100000000000000000
@N: CL201 :"C:\Users\Gaspar\Desktop\prog_FPGA\UART_RX.vhd":61:4:61:5|Trying to extract state machine for register r_SM_Main.
Extracted state machine for register r_SM_Main
State machine has 5 reachable states with original encodings of:
   00001
   00010
   00100
   01000
   10000
@W: CL249 :"C:\Users\Gaspar\Desktop\prog_FPGA\UART_RX.vhd":61:4:61:5|Initial value is not supported on state machine r_SM_Main

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 77MB peak: 80MB)


Process completed successfully.
# Thu Oct 03 11:29:43 2024

###########################################################]
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Gaspar\Desktop\prog_FPGA\ram.v" (library work)
@I::"C:\Users\Gaspar\Desktop\prog_FPGA\uart_tx.v" (library work)
Verilog syntax check successful!
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
@N: CG364 :"C:\Users\Gaspar\Desktop\prog_FPGA\uart_tx.v":10:7:10:13|Synthesizing module uart_tx in library work.

	PAYLOAD_BITS=32'b00000000000000000000000000001000
	BIT_RATE=32'b00000000000000011100001000000000
	BIT_P=32'b00000000000000000010000111101000
	CLK_HZ=32'b00000000101101110001101100000000
	CLK_P=32'b00000000000000000000000001010011
	STOP_BITS=32'b00000000000000000000000000000001
	CYCLES_PER_BIT=32'b00000000000000000000000001101000
	COUNT_REG_LEN=32'b00000000000000000000000000001000
	FSM_IDLE=32'b00000000000000000000000000000000
	FSM_START=32'b00000000000000000000000000000001
	FSM_SEND=32'b00000000000000000000000000000010
	FSM_STOP=32'b00000000000000000000000000000011
   Generated name = uart_tx_Z1_layer1

@N: CG364 :"C:\Users\Gaspar\Desktop\prog_FPGA\ram.v":1:7:1:9|Synthesizing module ram in library work.

	addr_width=32'b00000000000000000000000000001001
	data_width=32'b00000000000000000000000000001000
   Generated name = ram_9s_8s

@N: CL134 :"C:\Users\Gaspar\Desktop\prog_FPGA\ram.v":11:8:11:13|Found RAM mem, depth=512, width=8
@N: CL201 :"C:\Users\Gaspar\Desktop\prog_FPGA\uart_tx.v":163:0:163:5|Trying to extract state machine for register fsm_state.
Extracted state machine for register fsm_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 72MB)


Process completed successfully.
# Thu Oct 03 11:29:43 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF117 :"C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis.vhd":149:0:149:8|Number of passed parameters/generics from instance b2v_inst3 does not match cell uart_tx_Z1_layer1 

=======================================================================================
For a summary of linker messages for components that did not bind, please see log file:
@L: C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\synwork\anda_plis_comp.linkerlog
=======================================================================================


At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Oct 03 11:29:43 2024

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Oct 03 11:29:43 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\synwork\anda_plis_comp.srs changed - recompiling
@N: NF107 :"C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:15|Selected library: work cell: anda_plis view bdf_type as top level
@N: NF107 :"C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:15|Selected library: work cell: anda_plis view bdf_type as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Oct 03 11:29:44 2024

###########################################################]
Pre-mapping Report

# Thu Oct 03 11:29:44 2024

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\anda_plis_scck.rpt 
Printing clock  summary report in "C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\anda_plis_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist anda_plis

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)



Clock Summary
*****************

Start             Requested     Requested     Clock        Clock                     Clock
Clock             Frequency     Period        Type         Group                     Load 
------------------------------------------------------------------------------------------
anda_plis|clk     140.7 MHz     7.107         inferred     Autoconstr_clkgroup_0     228  
==========================================================================================

@W: MT529 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Found inferred clock anda_plis|clk which controls 228 sequential elements including b2v_inst.dir_mem[6:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\anda_plis.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

Encoding state machine state[0:17] (in view: work.algo_3(rtl))
original code -> new code
   000000000000000001 -> 000000000000000001
   000000000000000010 -> 000000000000000010
   000000000000000100 -> 000000000000000100
   000000000000001000 -> 000000000000001000
   000000000000010000 -> 000000000000010000
   000000000000100000 -> 000000000000100000
   000000000001000000 -> 000000000001000000
   000000000010000000 -> 000000000010000000
   000000000100000000 -> 000000000100000000
   000000001000000000 -> 000000001000000000
   000000010000000000 -> 000000010000000000
   000000100000000000 -> 000000100000000000
   000001000000000000 -> 000001000000000000
   000010000000000000 -> 000010000000000000
   000100000000000000 -> 000100000000000000
   001000000000000000 -> 001000000000000000
   010000000000000000 -> 010000000000000000
   100000000000000000 -> 100000000000000000
Encoding state machine r_SM_Main[0:4] (in view: work.UART_RX_104(rtl))
original code -> new code
   00001 -> 000
   00010 -> 001
   00100 -> 010
   01000 -> 011
   10000 -> 100
Encoding state machine fsm_state[3:0] (in view: work.uart_tx_Z1_layer1(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|There are no possible illegal states for state machine fsm_state[3:0] (in view: work.uart_tx_Z1_layer1(verilog)); safe FSM implementation is not required.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 136MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 136MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Oct 03 11:29:45 2024

###########################################################]
Map & Optimize Report

# Thu Oct 03 11:29:45 2024

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.dir_mem[6:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.dir_mem_3[6:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.data_a_escribir[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.eventos[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.ignorar_anterior is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.cuenta[6:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.ignorar_ancho_1 is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.dir_mem_2[6:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.dir_mem_1[6:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.cuenta_pixel[6:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.indice[6:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.borrado is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.pix_count_anterior[20:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":380:2:380:3|User-specified initial value defined for instance b2v_inst.reg_anterior[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":380:2:380:3|User-specified initial value defined for instance b2v_inst.reg_ancho_3[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":380:2:380:3|User-specified initial value defined for instance b2v_inst.reg_ancho_1[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":380:2:380:3|User-specified initial value defined for instance b2v_inst.reg_ancho_2[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|User-specified initial value defined for instance b2v_inst1.r_Clk_Count[6:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|User-specified initial value defined for instance b2v_inst1.r_Bit_Index[2:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|User-specified initial value defined for instance b2v_inst1.r_RX_DV is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|User-specified initial value defined for instance b2v_inst1.r_RX_Byte[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":52:4:52:5|User-specified initial value defined for instance b2v_inst1.r_RX_Data_R is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":37:36:37:38|User-specified initial value defined for instance b2v_inst1.r_RX_Data is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|User-specified initial value defined for instance b2v_inst4.pix_count_int[12:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: FX107 :"c:\users\gaspar\desktop\prog_fpga\ram.v":11:8:11:13|RAM b2v_inst2.mem_0[7:0] (in view: work.anda_plis(bdf_type)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
Encoding state machine state[0:17] (in view: work.algo_3(rtl))
original code -> new code
   000000000000000001 -> 000000000000000001
   000000000000000010 -> 000000000000000010
   000000000000000100 -> 000000000000000100
   000000000000001000 -> 000000000000001000
   000000000000010000 -> 000000000000010000
   000000000000100000 -> 000000000000100000
   000000000001000000 -> 000000000001000000
   000000000010000000 -> 000000000010000000
   000000000100000000 -> 000000000100000000
   000000001000000000 -> 000000001000000000
   000000010000000000 -> 000000010000000000
   000000100000000000 -> 000000100000000000
   000001000000000000 -> 000001000000000000
   000010000000000000 -> 000010000000000000
   000100000000000000 -> 000100000000000000
   001000000000000000 -> 001000000000000000
   010000000000000000 -> 010000000000000000
   100000000000000000 -> 100000000000000000
@N: MO231 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Found counter in view:work.algo_3(rtl) instance eventos[7:0] 
@N: MO231 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Found counter in view:work.algo_3(rtl) instance dir_mem[6:0] 
@W: BN132 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Removing instance b2v_inst.pix_count_anterior[20] because it is equivalent to instance b2v_inst.pix_count_anterior[19]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Removing instance b2v_inst.pix_count_anterior[19] because it is equivalent to instance b2v_inst.pix_count_anterior[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Removing instance b2v_inst.pix_count_anterior[18] because it is equivalent to instance b2v_inst.pix_count_anterior[17]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Removing instance b2v_inst.pix_count_anterior[17] because it is equivalent to instance b2v_inst.pix_count_anterior[16]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Removing instance b2v_inst.pix_count_anterior[16] because it is equivalent to instance b2v_inst.pix_count_anterior[15]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Removing instance b2v_inst.pix_count_anterior[15] because it is equivalent to instance b2v_inst.pix_count_anterior[14]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Removing instance b2v_inst.pix_count_anterior[14] because it is equivalent to instance b2v_inst.pix_count_anterior[13]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: MF179 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":112:8:112:42|Found 21 by 21 bit equality operator ('==') un1_pix_count_anterior (in view: work.algo_3(rtl))
@N: BN362 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Removing sequential instance pix_count_anterior[13] (in view: work.algo_3(rtl)) because it does not drive other instances.
Encoding state machine r_SM_Main[0:4] (in view: work.UART_RX_104(rtl))
original code -> new code
   00001 -> 000
   00010 -> 001
   00100 -> 010
   01000 -> 011
   10000 -> 100
Encoding state machine fsm_state[3:0] (in view: work.uart_tx_Z1_layer1(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|There are no possible illegal states for state machine fsm_state[3:0] (in view: work.uart_tx_Z1_layer1(verilog)); safe FSM implementation is not required.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 136MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 141MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 141MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 141MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 141MB)


Finished preparing to map (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 141MB)


Finished technology mapping (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 154MB peak: 156MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:01s		    -3.03ns		 497 /       200
   2		0h:00m:01s		    -3.03ns		 487 /       200
   3		0h:00m:01s		    -1.63ns		 487 /       200
   4		0h:00m:01s		    -1.63ns		 487 /       200
   5		0h:00m:01s		    -1.63ns		 487 /       200

   6		0h:00m:01s		    -1.63ns		 503 /       200
   7		0h:00m:01s		    -1.41ns		 503 /       200


   8		0h:00m:01s		    -1.41ns		 502 /       200
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.ignorar_anterior which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.ignorar_ancho_1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.borrado which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":380:2:380:3|Unbuffered I/O b2v_inst.reg_anterior[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":380:2:380:3|Unbuffered I/O b2v_inst.reg_anterior[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":380:2:380:3|Unbuffered I/O b2v_inst.reg_anterior[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":380:2:380:3|Unbuffered I/O b2v_inst.reg_anterior[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":380:2:380:3|Unbuffered I/O b2v_inst.reg_anterior[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":380:2:380:3|Unbuffered I/O b2v_inst.reg_anterior[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":380:2:380:3|Unbuffered I/O b2v_inst.reg_anterior[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":380:2:380:3|Unbuffered I/O b2v_inst.reg_anterior[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":380:2:380:3|Unbuffered I/O b2v_inst.reg_ancho_3[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":380:2:380:3|Unbuffered I/O b2v_inst.reg_ancho_3[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":380:2:380:3|Unbuffered I/O b2v_inst.reg_ancho_3[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":380:2:380:3|Unbuffered I/O b2v_inst.reg_ancho_3[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":380:2:380:3|Unbuffered I/O b2v_inst.reg_ancho_3[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":380:2:380:3|Unbuffered I/O b2v_inst.reg_ancho_3[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":380:2:380:3|Unbuffered I/O b2v_inst.reg_ancho_3[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":380:2:380:3|Unbuffered I/O b2v_inst.reg_ancho_3[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":380:2:380:3|Unbuffered I/O b2v_inst.reg_ancho_1[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":380:2:380:3|Unbuffered I/O b2v_inst.reg_ancho_1[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":380:2:380:3|Unbuffered I/O b2v_inst.reg_ancho_1[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":380:2:380:3|Unbuffered I/O b2v_inst.reg_ancho_1[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":380:2:380:3|Unbuffered I/O b2v_inst.reg_ancho_1[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":380:2:380:3|Unbuffered I/O b2v_inst.reg_ancho_1[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":380:2:380:3|Unbuffered I/O b2v_inst.reg_ancho_1[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":380:2:380:3|Unbuffered I/O b2v_inst.reg_ancho_1[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":380:2:380:3|Unbuffered I/O b2v_inst.reg_ancho_2[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":380:2:380:3|Unbuffered I/O b2v_inst.reg_ancho_2[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":380:2:380:3|Unbuffered I/O b2v_inst.reg_ancho_2[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":380:2:380:3|Unbuffered I/O b2v_inst.reg_ancho_2[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":380:2:380:3|Unbuffered I/O b2v_inst.reg_ancho_2[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":380:2:380:3|Unbuffered I/O b2v_inst.reg_ancho_2[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":380:2:380:3|Unbuffered I/O b2v_inst.reg_ancho_2[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":380:2:380:3|Unbuffered I/O b2v_inst.reg_ancho_2[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[17] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[16] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[15] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[14] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[13] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_DV which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":37:36:37:38|Unbuffered I/O b2v_inst1.r_RX_Data which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":52:4:52:5|Unbuffered I/O b2v_inst1.r_RX_Data_R which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":174:0:174:5|Unbuffered I/O b2v_inst3.txd_reg which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\ram.v":11:8:11:13|Unbuffered I/O b2v_inst2.mem_0_mem_0_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\ram.v":11:8:11:13|Unbuffered I/O b2v_inst2.mem_0_mem_0_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.un1_m7_i which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state_srsts[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state_srsts[1] which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst3.bit_counter_36 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\anda_plis.vhd":115:0:115:7|Unbuffered I/O b2v_inst.un1_reset_inv_2_0_i_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":34:8:34:12|Unbuffered I/O b2v_inst.dir_mem_1_1_sqmuxa_i which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.un1_reset_inv_i which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":34:8:34:12|Unbuffered I/O b2v_inst.dir_mem_2_1_sqmuxa_i which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.un1_dir_mem_2_iv_0_o2[5] which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst3.reset_i which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":52:4:52:5|Unbuffered I/O b2v_inst1.r_RX_Data_R which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":174:0:174:5|Unbuffered I/O b2v_inst3.txd_reg which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.ignorar_anterior which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.ignorar_ancho_1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.borrado which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":380:2:380:3|Unbuffered I/O b2v_inst.reg_anterior[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":380:2:380:3|Unbuffered I/O b2v_inst.reg_anterior[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":380:2:380:3|Unbuffered I/O b2v_inst.reg_anterior[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":380:2:380:3|Unbuffered I/O b2v_inst.reg_anterior[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":380:2:380:3|Unbuffered I/O b2v_inst.reg_anterior[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":380:2:380:3|Unbuffered I/O b2v_inst.reg_anterior[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":380:2:380:3|Unbuffered I/O b2v_inst.reg_anterior[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":380:2:380:3|Unbuffered I/O b2v_inst.reg_anterior[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":380:2:380:3|Unbuffered I/O b2v_inst.reg_ancho_3[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":380:2:380:3|Unbuffered I/O b2v_inst.reg_ancho_3[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":380:2:380:3|Unbuffered I/O b2v_inst.reg_ancho_3[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":380:2:380:3|Unbuffered I/O b2v_inst.reg_ancho_3[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":380:2:380:3|Unbuffered I/O b2v_inst.reg_ancho_3[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":380:2:380:3|Unbuffered I/O b2v_inst.reg_ancho_3[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":380:2:380:3|Unbuffered I/O b2v_inst.reg_ancho_3[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":380:2:380:3|Unbuffered I/O b2v_inst.reg_ancho_3[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":380:2:380:3|Unbuffered I/O b2v_inst.reg_ancho_1[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":380:2:380:3|Unbuffered I/O b2v_inst.reg_ancho_1[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":380:2:380:3|Unbuffered I/O b2v_inst.reg_ancho_1[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":380:2:380:3|Unbuffered I/O b2v_inst.reg_ancho_1[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":380:2:380:3|Unbuffered I/O b2v_inst.reg_ancho_1[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":380:2:380:3|Unbuffered I/O b2v_inst.reg_ancho_1[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":380:2:380:3|Unbuffered I/O b2v_inst.reg_ancho_1[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":380:2:380:3|Unbuffered I/O b2v_inst.reg_ancho_1[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":380:2:380:3|Unbuffered I/O b2v_inst.reg_ancho_2[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":380:2:380:3|Unbuffered I/O b2v_inst.reg_ancho_2[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":380:2:380:3|Unbuffered I/O b2v_inst.reg_ancho_2[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":380:2:380:3|Unbuffered I/O b2v_inst.reg_ancho_2[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":380:2:380:3|Unbuffered I/O b2v_inst.reg_ancho_2[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":380:2:380:3|Unbuffered I/O b2v_inst.reg_ancho_2[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":380:2:380:3|Unbuffered I/O b2v_inst.reg_ancho_2[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":380:2:380:3|Unbuffered I/O b2v_inst.reg_ancho_2[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[17] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[16] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[15] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[14] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[13] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_DV which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":37:36:37:38|Unbuffered I/O b2v_inst1.r_RX_Data which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":52:4:52:5|Unbuffered I/O b2v_inst1.r_RX_Data_R which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":174:0:174:5|Unbuffered I/O b2v_inst3.txd_reg which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\ram.v":11:8:11:13|Unbuffered I/O b2v_inst2.mem_0_mem_0_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\ram.v":11:8:11:13|Unbuffered I/O b2v_inst2.mem_0_mem_0_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.un1_m7_i which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state_srsts[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state_srsts[1] which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst3.bit_counter_36 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\anda_plis.vhd":115:0:115:7|Unbuffered I/O b2v_inst.un1_reset_inv_2_0_i_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":34:8:34:12|Unbuffered I/O b2v_inst.dir_mem_1_1_sqmuxa_i which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.un1_reset_inv_i which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":34:8:34:12|Unbuffered I/O b2v_inst.dir_mem_2_1_sqmuxa_i which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.un1_dir_mem_2_iv_0_o2[5] which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst3.reset_i which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":52:4:52:5|Unbuffered I/O b2v_inst1.r_RX_Data_R which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":174:0:174:5|Unbuffered I/O b2v_inst3.txd_reg which could cause problems in P&R 
@N: FX1017 :|SB_GB inserted on the net reset_i.
@N: FX1017 :|SB_GB inserted on the net N_385_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 157MB peak: 158MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 157MB peak: 158MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 202 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

================================ Non-Gated/Non-Generated Clocks ================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance         
------------------------------------------------------------------------------------------------
@K:CKID0001       clk                 port                   202        b2v_inst3.bit_counter[0]
================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 130MB peak: 158MB)

Writing Analyst data base C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\synwork\anda_plis_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 155MB peak: 158MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\anda_plis.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 156MB peak: 158MB)


Start final timing analysis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 155MB peak: 158MB)

@W: MT420 |Found inferred clock anda_plis|clk with period 10.65ns. Please declare a user-defined clock on object "p:clk"


##### START OF TIMING REPORT #####[
# Timing Report written on Thu Oct 03 11:29:47 2024
#


Top view:               anda_plis
Requested Frequency:    93.9 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.879

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
anda_plis|clk      93.9 MHz      79.8 MHz      10.647        12.526        -1.879     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks                        |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------------
Starting       Ending         |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------------------
anda_plis|clk  anda_plis|clk  |  10.647      -1.879  |  No paths    -      |  No paths    -      |  No paths    -    
=====================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: anda_plis|clk
====================================



Starting Points with Worst Slack
********************************

                             Starting                                                   Arrival           
Instance                     Reference         Type         Pin     Net                 Time        Slack 
                             Clock                                                                        
----------------------------------------------------------------------------------------------------------
b2v_inst.reg_ancho_3[0]      anda_plis|clk     SB_DFFER     Q       reg_ancho_3[0]      0.540       -1.879
b2v_inst.reg_anterior[0]     anda_plis|clk     SB_DFFER     Q       reg_anterior[0]     0.540       -1.830
b2v_inst.reg_ancho_1[0]      anda_plis|clk     SB_DFFER     Q       reg_ancho_1[0]      0.540       -1.795
b2v_inst.reg_ancho_3[1]      anda_plis|clk     SB_DFFER     Q       reg_ancho_3[1]      0.540       -1.739
b2v_inst.reg_anterior[1]     anda_plis|clk     SB_DFFER     Q       reg_anterior[1]     0.540       -1.690
b2v_inst.reg_ancho_1[1]      anda_plis|clk     SB_DFFER     Q       reg_ancho_1[1]      0.540       -1.655
b2v_inst.reg_ancho_3[2]      anda_plis|clk     SB_DFFER     Q       reg_ancho_3[2]      0.540       -1.599
b2v_inst.reg_anterior[2]     anda_plis|clk     SB_DFFER     Q       reg_anterior[2]     0.540       -1.549
b2v_inst.reg_ancho_1[2]      anda_plis|clk     SB_DFFER     Q       reg_ancho_1[2]      0.540       -1.514
b2v_inst.reg_ancho_3[3]      anda_plis|clk     SB_DFFER     Q       reg_ancho_3[3]      0.540       -1.458
==========================================================================================================


Ending Points with Worst Slack
******************************

                                Starting                                                                    Required           
Instance                        Reference         Type             Pin          Net                         Time         Slack 
                                Clock                                                                                          
-------------------------------------------------------------------------------------------------------------------------------
b2v_inst.data_a_escribir[1]     anda_plis|clk     SB_DFFE          D            un1_reg_anterior_0_i[1]     10.542       -1.879
b2v_inst.data_a_escribir[2]     anda_plis|clk     SB_DFFE          D            un1_reg_anterior_0_i[2]     10.542       -1.879
b2v_inst.data_a_escribir[3]     anda_plis|clk     SB_DFFE          D            un1_reg_anterior_0_i[3]     10.542       -1.879
b2v_inst.data_a_escribir[4]     anda_plis|clk     SB_DFFE          D            un1_reg_anterior_0_i[4]     10.542       -1.879
b2v_inst.data_a_escribir[6]     anda_plis|clk     SB_DFFE          D            un1_reg_anterior_0_i[6]     10.542       -1.879
b2v_inst.data_a_escribir[7]     anda_plis|clk     SB_DFFE          D            un1_reg_anterior_0_i[7]     10.542       -1.879
b2v_inst.data_a_escribir[0]     anda_plis|clk     SB_DFFE          D            un1_reg_anterior_0_i[0]     10.542       -1.809
b2v_inst2.mem_0_mem_0_0_0       anda_plis|clk     SB_RAM256x16     WADDR[0]     N_254                       10.423       -0.520
b2v_inst2.mem_0_mem_0_0_0       anda_plis|clk     SB_RAM256x16     WADDR[3]     N_23                        10.423       -0.520
b2v_inst2.mem_0_mem_0_0_0       anda_plis|clk     SB_RAM256x16     WADDR[5]     dir_mem_1_RNID6L23[5]       10.423       -0.520
===============================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.647
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.542

    - Propagation time:                      12.421
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.879

    Number of logic level(s):                13
    Starting point:                          b2v_inst.reg_ancho_3[0] / Q
    Ending point:                            b2v_inst.data_a_escribir[1] / D
    The start point is clocked by            anda_plis|clk [rising] on pin C
    The end   point is clocked by            anda_plis|clk [rising] on pin C

Instance / Net                                                                  Pin      Pin               Arrival     No. of    
Name                                                               Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------
b2v_inst.reg_ancho_3[0]                                            SB_DFFER     Q        Out     0.540     0.540       -         
reg_ancho_3[0]                                                     Net          -        -       1.599     -           3         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_0_c_inv          SB_LUT4      I0       In      -         2.139       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_0_c_inv          SB_LUT4      O        Out     0.449     2.588       -         
reg_ancho_3_i[0]                                                   Net          -        -       0.905     -           4         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_0_c              SB_CARRY     I0       In      -         3.493       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_0_c              SB_CARRY     CO       Out     0.258     3.750       -         
valor_max_final5_0_cry_0                                           Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_1_c              SB_CARRY     CI       In      -         3.764       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_1_c              SB_CARRY     CO       Out     0.126     3.890       -         
valor_max_final5_0_cry_1                                           Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_2_c              SB_CARRY     CI       In      -         3.905       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_2_c              SB_CARRY     CO       Out     0.126     4.031       -         
valor_max_final5_0_cry_2                                           Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_3_c              SB_CARRY     CI       In      -         4.045       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_3_c              SB_CARRY     CO       Out     0.126     4.171       -         
valor_max_final5_0_cry_3                                           Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_4_c              SB_CARRY     CI       In      -         4.185       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_4_c              SB_CARRY     CO       Out     0.126     4.311       -         
valor_max_final5_0_cry_4                                           Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_5_c              SB_CARRY     CI       In      -         4.325       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_5_c              SB_CARRY     CO       Out     0.126     4.451       -         
valor_max_final5_0_cry_5                                           Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_6_c              SB_CARRY     CI       In      -         4.465       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_6_c              SB_CARRY     CO       Out     0.126     4.591       -         
valor_max_final5_0_cry_6                                           Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_7_c              SB_CARRY     CI       In      -         4.606       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_7_c              SB_CARRY     CO       Out     0.126     4.732       -         
valor_max_final50                                                  Net          -        -       0.386     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_7_c_RNINCQA1     SB_LUT4      I1       In      -         5.118       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_7_c_RNINCQA1     SB_LUT4      O        Out     0.400     5.517       -         
N_408                                                              Net          -        -       1.371     -           1         
b2v_inst.encontrar_maximo\.un3_valor_max2_cry_7_c_RNIUGTD2         SB_LUT4      I0       In      -         6.888       -         
b2v_inst.encontrar_maximo\.un3_valor_max2_cry_7_c_RNIUGTD2         SB_LUT4      O        Out     0.449     7.337       -         
N_410                                                              Net          -        -       1.371     -           20        
b2v_inst.data_a_escribir_RNO_0[1]                                  SB_LUT4      I0       In      -         8.708       -         
b2v_inst.data_a_escribir_RNO_0[1]                                  SB_LUT4      O        Out     0.449     9.157       -         
N_461                                                              Net          -        -       1.371     -           1         
b2v_inst.data_a_escribir_RNO[1]                                    SB_LUT4      I0       In      -         10.528      -         
b2v_inst.data_a_escribir_RNO[1]                                    SB_LUT4      O        Out     0.386     10.914      -         
un1_reg_anterior_0_i[1]                                            Net          -        -       1.507     -           1         
b2v_inst.data_a_escribir[1]                                        SB_DFFE      D        In      -         12.421      -         
=================================================================================================================================
Total path delay (propagation time + setup) of 12.526 is 3.918(31.3%) logic and 8.608(68.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      10.647
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.542

    - Propagation time:                      12.421
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.879

    Number of logic level(s):                13
    Starting point:                          b2v_inst.reg_ancho_3[0] / Q
    Ending point:                            b2v_inst.data_a_escribir[2] / D
    The start point is clocked by            anda_plis|clk [rising] on pin C
    The end   point is clocked by            anda_plis|clk [rising] on pin C

Instance / Net                                                                  Pin      Pin               Arrival     No. of    
Name                                                               Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------
b2v_inst.reg_ancho_3[0]                                            SB_DFFER     Q        Out     0.540     0.540       -         
reg_ancho_3[0]                                                     Net          -        -       1.599     -           3         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_0_c_inv          SB_LUT4      I0       In      -         2.139       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_0_c_inv          SB_LUT4      O        Out     0.449     2.588       -         
reg_ancho_3_i[0]                                                   Net          -        -       0.905     -           4         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_0_c              SB_CARRY     I0       In      -         3.493       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_0_c              SB_CARRY     CO       Out     0.258     3.750       -         
valor_max_final5_0_cry_0                                           Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_1_c              SB_CARRY     CI       In      -         3.764       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_1_c              SB_CARRY     CO       Out     0.126     3.890       -         
valor_max_final5_0_cry_1                                           Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_2_c              SB_CARRY     CI       In      -         3.905       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_2_c              SB_CARRY     CO       Out     0.126     4.031       -         
valor_max_final5_0_cry_2                                           Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_3_c              SB_CARRY     CI       In      -         4.045       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_3_c              SB_CARRY     CO       Out     0.126     4.171       -         
valor_max_final5_0_cry_3                                           Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_4_c              SB_CARRY     CI       In      -         4.185       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_4_c              SB_CARRY     CO       Out     0.126     4.311       -         
valor_max_final5_0_cry_4                                           Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_5_c              SB_CARRY     CI       In      -         4.325       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_5_c              SB_CARRY     CO       Out     0.126     4.451       -         
valor_max_final5_0_cry_5                                           Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_6_c              SB_CARRY     CI       In      -         4.465       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_6_c              SB_CARRY     CO       Out     0.126     4.591       -         
valor_max_final5_0_cry_6                                           Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_7_c              SB_CARRY     CI       In      -         4.606       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_7_c              SB_CARRY     CO       Out     0.126     4.732       -         
valor_max_final50                                                  Net          -        -       0.386     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_7_c_RNINCQA1     SB_LUT4      I1       In      -         5.118       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_7_c_RNINCQA1     SB_LUT4      O        Out     0.400     5.517       -         
N_408                                                              Net          -        -       1.371     -           1         
b2v_inst.encontrar_maximo\.un3_valor_max2_cry_7_c_RNIUGTD2         SB_LUT4      I0       In      -         6.888       -         
b2v_inst.encontrar_maximo\.un3_valor_max2_cry_7_c_RNIUGTD2         SB_LUT4      O        Out     0.449     7.337       -         
N_410                                                              Net          -        -       1.371     -           20        
b2v_inst.data_a_escribir_RNO_0[2]                                  SB_LUT4      I0       In      -         8.708       -         
b2v_inst.data_a_escribir_RNO_0[2]                                  SB_LUT4      O        Out     0.449     9.157       -         
N_456                                                              Net          -        -       1.371     -           1         
b2v_inst.data_a_escribir_RNO[2]                                    SB_LUT4      I0       In      -         10.528      -         
b2v_inst.data_a_escribir_RNO[2]                                    SB_LUT4      O        Out     0.386     10.914      -         
un1_reg_anterior_0_i[2]                                            Net          -        -       1.507     -           1         
b2v_inst.data_a_escribir[2]                                        SB_DFFE      D        In      -         12.421      -         
=================================================================================================================================
Total path delay (propagation time + setup) of 12.526 is 3.918(31.3%) logic and 8.608(68.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      10.647
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.542

    - Propagation time:                      12.421
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.879

    Number of logic level(s):                13
    Starting point:                          b2v_inst.reg_ancho_3[0] / Q
    Ending point:                            b2v_inst.data_a_escribir[6] / D
    The start point is clocked by            anda_plis|clk [rising] on pin C
    The end   point is clocked by            anda_plis|clk [rising] on pin C

Instance / Net                                                                  Pin      Pin               Arrival     No. of    
Name                                                               Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------
b2v_inst.reg_ancho_3[0]                                            SB_DFFER     Q        Out     0.540     0.540       -         
reg_ancho_3[0]                                                     Net          -        -       1.599     -           3         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_0_c_inv          SB_LUT4      I0       In      -         2.139       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_0_c_inv          SB_LUT4      O        Out     0.449     2.588       -         
reg_ancho_3_i[0]                                                   Net          -        -       0.905     -           4         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_0_c              SB_CARRY     I0       In      -         3.493       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_0_c              SB_CARRY     CO       Out     0.258     3.750       -         
valor_max_final5_0_cry_0                                           Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_1_c              SB_CARRY     CI       In      -         3.764       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_1_c              SB_CARRY     CO       Out     0.126     3.890       -         
valor_max_final5_0_cry_1                                           Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_2_c              SB_CARRY     CI       In      -         3.905       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_2_c              SB_CARRY     CO       Out     0.126     4.031       -         
valor_max_final5_0_cry_2                                           Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_3_c              SB_CARRY     CI       In      -         4.045       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_3_c              SB_CARRY     CO       Out     0.126     4.171       -         
valor_max_final5_0_cry_3                                           Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_4_c              SB_CARRY     CI       In      -         4.185       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_4_c              SB_CARRY     CO       Out     0.126     4.311       -         
valor_max_final5_0_cry_4                                           Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_5_c              SB_CARRY     CI       In      -         4.325       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_5_c              SB_CARRY     CO       Out     0.126     4.451       -         
valor_max_final5_0_cry_5                                           Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_6_c              SB_CARRY     CI       In      -         4.465       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_6_c              SB_CARRY     CO       Out     0.126     4.591       -         
valor_max_final5_0_cry_6                                           Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_7_c              SB_CARRY     CI       In      -         4.606       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_7_c              SB_CARRY     CO       Out     0.126     4.732       -         
valor_max_final50                                                  Net          -        -       0.386     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_7_c_RNINCQA1     SB_LUT4      I1       In      -         5.118       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_7_c_RNINCQA1     SB_LUT4      O        Out     0.400     5.517       -         
N_408                                                              Net          -        -       1.371     -           1         
b2v_inst.encontrar_maximo\.un3_valor_max2_cry_7_c_RNIUGTD2         SB_LUT4      I0       In      -         6.888       -         
b2v_inst.encontrar_maximo\.un3_valor_max2_cry_7_c_RNIUGTD2         SB_LUT4      O        Out     0.449     7.337       -         
N_410                                                              Net          -        -       1.371     -           20        
b2v_inst.data_a_escribir_RNO_0[6]                                  SB_LUT4      I0       In      -         8.708       -         
b2v_inst.data_a_escribir_RNO_0[6]                                  SB_LUT4      O        Out     0.449     9.157       -         
N_471                                                              Net          -        -       1.371     -           1         
b2v_inst.data_a_escribir_RNO[6]                                    SB_LUT4      I0       In      -         10.528      -         
b2v_inst.data_a_escribir_RNO[6]                                    SB_LUT4      O        Out     0.386     10.914      -         
un1_reg_anterior_0_i[6]                                            Net          -        -       1.507     -           1         
b2v_inst.data_a_escribir[6]                                        SB_DFFE      D        In      -         12.421      -         
=================================================================================================================================
Total path delay (propagation time + setup) of 12.526 is 3.918(31.3%) logic and 8.608(68.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      10.647
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.542

    - Propagation time:                      12.421
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.879

    Number of logic level(s):                13
    Starting point:                          b2v_inst.reg_ancho_3[0] / Q
    Ending point:                            b2v_inst.data_a_escribir[4] / D
    The start point is clocked by            anda_plis|clk [rising] on pin C
    The end   point is clocked by            anda_plis|clk [rising] on pin C

Instance / Net                                                                  Pin      Pin               Arrival     No. of    
Name                                                               Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------
b2v_inst.reg_ancho_3[0]                                            SB_DFFER     Q        Out     0.540     0.540       -         
reg_ancho_3[0]                                                     Net          -        -       1.599     -           3         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_0_c_inv          SB_LUT4      I0       In      -         2.139       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_0_c_inv          SB_LUT4      O        Out     0.449     2.588       -         
reg_ancho_3_i[0]                                                   Net          -        -       0.905     -           4         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_0_c              SB_CARRY     I0       In      -         3.493       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_0_c              SB_CARRY     CO       Out     0.258     3.750       -         
valor_max_final5_0_cry_0                                           Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_1_c              SB_CARRY     CI       In      -         3.764       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_1_c              SB_CARRY     CO       Out     0.126     3.890       -         
valor_max_final5_0_cry_1                                           Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_2_c              SB_CARRY     CI       In      -         3.905       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_2_c              SB_CARRY     CO       Out     0.126     4.031       -         
valor_max_final5_0_cry_2                                           Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_3_c              SB_CARRY     CI       In      -         4.045       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_3_c              SB_CARRY     CO       Out     0.126     4.171       -         
valor_max_final5_0_cry_3                                           Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_4_c              SB_CARRY     CI       In      -         4.185       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_4_c              SB_CARRY     CO       Out     0.126     4.311       -         
valor_max_final5_0_cry_4                                           Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_5_c              SB_CARRY     CI       In      -         4.325       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_5_c              SB_CARRY     CO       Out     0.126     4.451       -         
valor_max_final5_0_cry_5                                           Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_6_c              SB_CARRY     CI       In      -         4.465       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_6_c              SB_CARRY     CO       Out     0.126     4.591       -         
valor_max_final5_0_cry_6                                           Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_7_c              SB_CARRY     CI       In      -         4.606       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_7_c              SB_CARRY     CO       Out     0.126     4.732       -         
valor_max_final50                                                  Net          -        -       0.386     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_7_c_RNINCQA1     SB_LUT4      I1       In      -         5.118       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_7_c_RNINCQA1     SB_LUT4      O        Out     0.400     5.517       -         
N_408                                                              Net          -        -       1.371     -           1         
b2v_inst.encontrar_maximo\.un3_valor_max2_cry_7_c_RNIUGTD2         SB_LUT4      I0       In      -         6.888       -         
b2v_inst.encontrar_maximo\.un3_valor_max2_cry_7_c_RNIUGTD2         SB_LUT4      O        Out     0.449     7.337       -         
N_410                                                              Net          -        -       1.371     -           20        
b2v_inst.data_a_escribir_RNO_0[4]                                  SB_LUT4      I0       In      -         8.708       -         
b2v_inst.data_a_escribir_RNO_0[4]                                  SB_LUT4      O        Out     0.449     9.157       -         
N_481                                                              Net          -        -       1.371     -           1         
b2v_inst.data_a_escribir_RNO[4]                                    SB_LUT4      I0       In      -         10.528      -         
b2v_inst.data_a_escribir_RNO[4]                                    SB_LUT4      O        Out     0.386     10.914      -         
un1_reg_anterior_0_i[4]                                            Net          -        -       1.507     -           1         
b2v_inst.data_a_escribir[4]                                        SB_DFFE      D        In      -         12.421      -         
=================================================================================================================================
Total path delay (propagation time + setup) of 12.526 is 3.918(31.3%) logic and 8.608(68.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      10.647
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.542

    - Propagation time:                      12.421
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.879

    Number of logic level(s):                13
    Starting point:                          b2v_inst.reg_ancho_3[0] / Q
    Ending point:                            b2v_inst.data_a_escribir[3] / D
    The start point is clocked by            anda_plis|clk [rising] on pin C
    The end   point is clocked by            anda_plis|clk [rising] on pin C

Instance / Net                                                                  Pin      Pin               Arrival     No. of    
Name                                                               Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------
b2v_inst.reg_ancho_3[0]                                            SB_DFFER     Q        Out     0.540     0.540       -         
reg_ancho_3[0]                                                     Net          -        -       1.599     -           3         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_0_c_inv          SB_LUT4      I0       In      -         2.139       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_0_c_inv          SB_LUT4      O        Out     0.449     2.588       -         
reg_ancho_3_i[0]                                                   Net          -        -       0.905     -           4         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_0_c              SB_CARRY     I0       In      -         3.493       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_0_c              SB_CARRY     CO       Out     0.258     3.750       -         
valor_max_final5_0_cry_0                                           Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_1_c              SB_CARRY     CI       In      -         3.764       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_1_c              SB_CARRY     CO       Out     0.126     3.890       -         
valor_max_final5_0_cry_1                                           Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_2_c              SB_CARRY     CI       In      -         3.905       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_2_c              SB_CARRY     CO       Out     0.126     4.031       -         
valor_max_final5_0_cry_2                                           Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_3_c              SB_CARRY     CI       In      -         4.045       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_3_c              SB_CARRY     CO       Out     0.126     4.171       -         
valor_max_final5_0_cry_3                                           Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_4_c              SB_CARRY     CI       In      -         4.185       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_4_c              SB_CARRY     CO       Out     0.126     4.311       -         
valor_max_final5_0_cry_4                                           Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_5_c              SB_CARRY     CI       In      -         4.325       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_5_c              SB_CARRY     CO       Out     0.126     4.451       -         
valor_max_final5_0_cry_5                                           Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_6_c              SB_CARRY     CI       In      -         4.465       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_6_c              SB_CARRY     CO       Out     0.126     4.591       -         
valor_max_final5_0_cry_6                                           Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_7_c              SB_CARRY     CI       In      -         4.606       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_7_c              SB_CARRY     CO       Out     0.126     4.732       -         
valor_max_final50                                                  Net          -        -       0.386     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_7_c_RNINCQA1     SB_LUT4      I1       In      -         5.118       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_7_c_RNINCQA1     SB_LUT4      O        Out     0.400     5.517       -         
N_408                                                              Net          -        -       1.371     -           1         
b2v_inst.encontrar_maximo\.un3_valor_max2_cry_7_c_RNIUGTD2         SB_LUT4      I0       In      -         6.888       -         
b2v_inst.encontrar_maximo\.un3_valor_max2_cry_7_c_RNIUGTD2         SB_LUT4      O        Out     0.449     7.337       -         
N_410                                                              Net          -        -       1.371     -           20        
b2v_inst.data_a_escribir_RNO_0[3]                                  SB_LUT4      I0       In      -         8.708       -         
b2v_inst.data_a_escribir_RNO_0[3]                                  SB_LUT4      O        Out     0.449     9.157       -         
N_486                                                              Net          -        -       1.371     -           1         
b2v_inst.data_a_escribir_RNO[3]                                    SB_LUT4      I0       In      -         10.528      -         
b2v_inst.data_a_escribir_RNO[3]                                    SB_LUT4      O        Out     0.386     10.914      -         
un1_reg_anterior_0_i[3]                                            Net          -        -       1.507     -           1         
b2v_inst.data_a_escribir[3]                                        SB_DFFE      D        In      -         12.421      -         
=================================================================================================================================
Total path delay (propagation time + setup) of 12.526 is 3.918(31.3%) logic and 8.608(68.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 155MB peak: 158MB)


Finished timing report (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 155MB peak: 158MB)

---------------------------------------
Resource Usage Report for anda_plis 

Mapping to part: ice40hx4ktq144
Cell usage:
GND             5 uses
SB_CARRY        93 uses
SB_DFF          36 uses
SB_DFFE         19 uses
SB_DFFER        71 uses
SB_DFFES        2 uses
SB_DFFESR       8 uses
SB_DFFR         43 uses
SB_DFFS         1 use
SB_DFFSR        19 uses
SB_DFFSS        1 use
SB_GB           2 uses
SB_RAM256x16    1 use
VCC             5 uses
SB_LUT4         474 uses

I/O Register bits:                  0
Register bits not including I/Os:   200 (5%)

RAM/ROM usage summary
Block Rams : 1 of 20 (5%)

Total load per clock:
   anda_plis|clk: 202

@S |Mapping Summary:
Total  LUTs: 474 (13%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 474 = 474 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 30MB peak: 158MB)

Process took 0h:00m:02s realtime, 0h:00m:01s cputime
# Thu Oct 03 11:29:47 2024

###########################################################]


Synthesis exit by 0.
Current Implementation anda_plis_Implmnt its sbt path: C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds


"D:/Programador_fpga/iCEcube2/sbt_backend/bin/win32/opt\edifparser.exe" "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev" "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/anda_plis.edf " "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist" "-pTQ144" "-yC:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/sbt/constraint/anda_plis_pcf_sbt.pcf " -c -e --devicename iCE40HX4K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/anda_plis.edf...
Parsing constraint file: C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/sbt/constraint/anda_plis_pcf_sbt.pcf ...
start to read sdc/scf file C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/anda_plis.scf
sdc_reader OK C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/anda_plis.scf
SB_RAM SB_RAM256x16 SB_RAM40_4K
Stored edif netlist at C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis...
Warning: The terminal b2v_inst2.mem_0_mem_0_0_0:RCLKE is driven by default driver : VCC, Disconnecting it.

write Timing Constraint to C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: anda_plis

EDF Parser run-time: 0 (sec)
edif parser succeed.


"D:/Programador_fpga/iCEcube2/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --outdir "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer" --device-file "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev" --package TQ144 --deviceMarketName iCE40HX4K --sdc-file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer\anda_plis_pl.sdc"
starting placerrunning placerExecuting : D:\Programador_fpga\iCEcube2\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis --outdir C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer --device-file D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev --package TQ144 --deviceMarketName iCE40HX4K --sdc-file C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file D:\Programador_fpga\iCEcube2\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer\anda_plis_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev
Package              - TQ144
Design database      - C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis
SDC file             - C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer
Timing library       - D:\Programador_fpga\iCEcube2\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis/BFPGA_DESIGN_ep
I2065: Reading device file : D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	474
    Number of DFFs      	:	200
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	93
    Number of RAMs      	:	1
    Number of ROMs      	:	0
    Number of IOs       	:	4
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	38
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	13
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	7
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	58
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	533
    Number of DFFs      	:	200
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	93

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	185
        LUT, DFF and CARRY	:	15
    Combinational LogicCells
        Only LUT         	:	295
        CARRY Only       	:	40
        LUT with CARRY   	:	38
    LogicCells                  :	573/3520
    PLBs                        :	84/440
    BRAMs                       :	1/20
    IOs and GBIOs               :	4/107
    PLLs                        :	0/2


I2088: Phase 3, elapsed time : 0.4 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.9 (sec)

Phase 6
I2088: Phase 6, elapsed time : 23.8 (sec)

Final Design Statistics
    Number of LUTs      	:	533
    Number of DFFs      	:	200
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	93
    Number of RAMs      	:	1
    Number of ROMs      	:	0
    Number of IOs       	:	4
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	573/3520
    PLBs                        :	95/440
    BRAMs                       :	1/20
    IOs and GBIOs               :	4/107
    PLLs                        :	0/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: anda_plis|clk | Frequency: 92.60 MHz | Target: 93.90 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 25.6 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"D:/Programador_fpga/iCEcube2/sbt_backend/bin/win32/opt\packer.exe" "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev" "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --package TQ144 --outdir "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer" --DRC_only  --translator "D:\Programador_fpga\iCEcube2\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer\anda_plis_pl.sdc" --dst_sdc_file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 1936
used logic cells: 573
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"D:/Programador_fpga/iCEcube2/sbt_backend/bin/win32/opt\packer.exe" "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev" "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --package TQ144 --outdir "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer" --translator "D:\Programador_fpga\iCEcube2\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer\anda_plis_pl.sdc" --dst_sdc_file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 1936
used logic cells: 573
Translating sdc file C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer\anda_plis_pl.sdc...
Translated sdc file is C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"D:\Programador_fpga\iCEcube2\sbt_backend\bin\win32\opt\sbrouter.exe" "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev" "C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ice40HX8K.lib" "C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc" --outdir "C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : D:\Programador_fpga\iCEcube2\sbt_backend\bin\win32\opt\sbrouter.exe D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\netlist\oadb-anda_plis D:\Programador_fpga\iCEcube2\sbt_backend\devices\ice40HX8K.lib C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc --outdir C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\router --sdf_file C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design anda_plis
Read design time: 0
I1202: Reading Architecture of device iCE40HX4K
Read device time: 6
I1209: Started routing
I1223: Total Nets : 625 
I1212: Iteration  1 :    95 unrouted : 1 seconds
I1212: Iteration  2 :     8 unrouted : 0 seconds
I1212: Iteration  3 :    10 unrouted : 0 seconds
I1212: Iteration  4 :     2 unrouted : 0 seconds
I1212: Iteration  5 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 2
I1206: Completed routing
I1204: Writing Design anda_plis
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 8 seconds
router succeed.

"D:/Programador_fpga/iCEcube2/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.v" --vhdl "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/sbt/outputs/simulation_netlist\anda_plis_sbt.vhd" --lib "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --view rt --device "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev" --splitio  --in-sdc-file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc" --out-sdc-file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\netlister\anda_plis_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.v
Writing C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/sbt/outputs/simulation_netlist\anda_plis_sbt.vhd
Netlister succeeded.

Netlister run-time: 3 (sec)
netlist succeed.


"D:/Programador_fpga/iCEcube2/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --lib-file "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ice40HX8K.lib" --sdc-file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\netlister\anda_plis_sbt.sdc" --sdf-file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.sdf" --report-file "C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\timer\anda_plis_timing.rpt" --device-file "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev" --timing-summary
starting timerrunning timerExecuting : D:\Programador_fpga\iCEcube2\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis --lib-file D:\Programador_fpga\iCEcube2\sbt_backend\devices\ice40HX8K.lib --sdc-file C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\netlister\anda_plis_sbt.sdc --sdf-file C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.sdf --report-file C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\timer\anda_plis_timing.rpt --device-file D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "ipInertedIOPad_clk_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 4 seconds
timer succeed.
timer succeeded.


"D:/Programador_fpga/iCEcube2/sbt_backend/bin/win32/opt\bitmap.exe" "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev" --design "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --device_name iCE40HX4K --package TQ144 --outdir "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 2 (sec)
bitmap succeed.
"D:\Programador_fpga\iCEcube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "anda_plis_syn.prj" -log "anda_plis_Implmnt/anda_plis.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of anda_plis_Implmnt/anda_plis.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\Programador_fpga\iCEcube2\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-7HK4TPK

# Thu Oct 03 11:34:26 2024

#Implementation: anda_plis_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N:Top-level is not specified. Trying to extract automatically...
Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"D:\Programador_fpga\iCEcube2\synpbase\lib\vhd2008\std.vhd":146:18:146:21|Setting time resolution to ps
@N:"C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:15|Top entity is set to anda_plis.
VHDL syntax check successful!
@N: CD231 :"D:\Programador_fpga\iCEcube2\synpbase\lib\vhd2008\std1164.vhd":890:16:890:17|Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".
File C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd changed - recompiling

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 72MB peak: 73MB)


Process completed successfully.
# Thu Oct 03 11:34:26 2024

###########################################################]
Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Gaspar\Desktop\prog_FPGA\ram.v" (library work)
@I::"C:\Users\Gaspar\Desktop\prog_FPGA\uart_tx.v" (library work)
Verilog syntax check successful!

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)


Process completed successfully.
# Thu Oct 03 11:34:26 2024

###########################################################]
@N:"C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:20|Top-level entity is set to work.anda_plis
@N: CD720 :"D:\Programador_fpga\iCEcube2\synpbase\lib\vhd2008\std.vhd":146:18:146:21|Setting time resolution to ps
@N:"C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:15|Top entity is set to anda_plis.
File C:\Users\Gaspar\Desktop\prog_FPGA\uart_algo.vhd changed - recompiling
File C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd changed - recompiling
File C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis.vhd changed - recompiling
VHDL syntax check successful!
File C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd changed - recompiling
@N: CD231 :"D:\Programador_fpga\iCEcube2\synpbase\lib\vhd2008\std1164.vhd":890:16:890:17|Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".
@N: CD630 :"C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:15|Synthesizing work.anda_plis.bdf_type.
@N: CD630 :"C:\Users\Gaspar\Desktop\prog_FPGA\uart_algo.vhd":12:7:12:15|Synthesizing work.uart_algo.rtl.
@N: CD233 :"C:\Users\Gaspar\Desktop\prog_FPGA\uart_algo.vhd":30:17:30:18|Using sequential encoding for type state_type.
Post processing for work.uart_algo.rtl
@N: CD630 :"C:\Users\Gaspar\Desktop\prog_FPGA\UART_RX.vhd":18:7:18:13|Synthesizing work.uart_rx.rtl.
@N: CD231 :"C:\Users\Gaspar\Desktop\prog_FPGA\UART_RX.vhd":33:17:33:18|Using onehot encoding for type t_sm_main. For example, enumeration s_idle is mapped to "10000".
@N: CD604 :"C:\Users\Gaspar\Desktop\prog_FPGA\UART_RX.vhd":123:4:123:17|OTHERS clause is not synthesized.
Post processing for work.uart_rx.rtl
@N: CD630 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":7:7:7:12|Synthesizing work.algo_3.rtl.
@N: CD231 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":28:17:28:18|Using onehot encoding for type state_type. For example, enumeration errase is mapped to "100000000000000000".
Post processing for work.algo_3.rtl
@A: CL282 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":87:2:87:3|Feedback mux created for signal data_a_escribir[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":87:2:87:3|Feedback mux created for signal dir_mem_3[6:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":87:2:87:3|Feedback mux created for signal dir_mem_2[6:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":87:2:87:3|Feedback mux created for signal dir_mem_1[6:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":87:2:87:3|Feedback mux created for signal dir_mem[6:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
Post processing for work.anda_plis.bdf_type
@N: CL201 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":87:2:87:3|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 18 reachable states with original encodings of:
   000000000000000001
   000000000000000010
   000000000000000100
   000000000000001000
   000000000000010000
   000000000000100000
   000000000001000000
   000000000010000000
   000000000100000000
   000000001000000000
   000000010000000000
   000000100000000000
   000001000000000000
   000010000000000000
   000100000000000000
   001000000000000000
   010000000000000000
   100000000000000000
@N: CL201 :"C:\Users\Gaspar\Desktop\prog_FPGA\UART_RX.vhd":61:4:61:5|Trying to extract state machine for register r_SM_Main.
Extracted state machine for register r_SM_Main
State machine has 5 reachable states with original encodings of:
   00001
   00010
   00100
   01000
   10000
@W: CL249 :"C:\Users\Gaspar\Desktop\prog_FPGA\UART_RX.vhd":61:4:61:5|Initial value is not supported on state machine r_SM_Main

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 78MB peak: 80MB)


Process completed successfully.
# Thu Oct 03 11:34:26 2024

###########################################################]
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Gaspar\Desktop\prog_FPGA\ram.v" (library work)
@I::"C:\Users\Gaspar\Desktop\prog_FPGA\uart_tx.v" (library work)
Verilog syntax check successful!
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
@N: CG364 :"C:\Users\Gaspar\Desktop\prog_FPGA\uart_tx.v":10:7:10:13|Synthesizing module uart_tx in library work.

	PAYLOAD_BITS=32'b00000000000000000000000000001000
	BIT_RATE=32'b00000000000000011100001000000000
	BIT_P=32'b00000000000000000010000111101000
	CLK_HZ=32'b00000000101101110001101100000000
	CLK_P=32'b00000000000000000000000001010011
	STOP_BITS=32'b00000000000000000000000000000001
	CYCLES_PER_BIT=32'b00000000000000000000000001101000
	COUNT_REG_LEN=32'b00000000000000000000000000001000
	FSM_IDLE=32'b00000000000000000000000000000000
	FSM_START=32'b00000000000000000000000000000001
	FSM_SEND=32'b00000000000000000000000000000010
	FSM_STOP=32'b00000000000000000000000000000011
   Generated name = uart_tx_Z1_layer1

@N: CG364 :"C:\Users\Gaspar\Desktop\prog_FPGA\ram.v":1:7:1:9|Synthesizing module ram in library work.

	addr_width=32'b00000000000000000000000000001001
	data_width=32'b00000000000000000000000000001000
   Generated name = ram_9s_8s

@N: CL134 :"C:\Users\Gaspar\Desktop\prog_FPGA\ram.v":11:8:11:13|Found RAM mem, depth=512, width=8
@N: CL201 :"C:\Users\Gaspar\Desktop\prog_FPGA\uart_tx.v":163:0:163:5|Trying to extract state machine for register fsm_state.
Extracted state machine for register fsm_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 72MB)


Process completed successfully.
# Thu Oct 03 11:34:26 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF117 :"C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis.vhd":149:0:149:8|Number of passed parameters/generics from instance b2v_inst3 does not match cell uart_tx_Z1_layer1 

=======================================================================================
For a summary of linker messages for components that did not bind, please see log file:
@L: C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\synwork\anda_plis_comp.linkerlog
=======================================================================================


At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Oct 03 11:34:26 2024

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Oct 03 11:34:26 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\synwork\anda_plis_comp.srs changed - recompiling
@N: NF107 :"C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:15|Selected library: work cell: anda_plis view bdf_type as top level
@N: NF107 :"C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:15|Selected library: work cell: anda_plis view bdf_type as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Oct 03 11:34:27 2024

###########################################################]
Pre-mapping Report

# Thu Oct 03 11:34:28 2024

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\anda_plis_scck.rpt 
Printing clock  summary report in "C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\anda_plis_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist anda_plis

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)



Clock Summary
*****************

Start             Requested     Requested     Clock        Clock                     Clock
Clock             Frequency     Period        Type         Group                     Load 
------------------------------------------------------------------------------------------
anda_plis|clk     140.7 MHz     7.107         inferred     Autoconstr_clkgroup_0     228  
==========================================================================================

@W: MT529 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Found inferred clock anda_plis|clk which controls 228 sequential elements including b2v_inst.dir_mem[6:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\anda_plis.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

Encoding state machine state[0:17] (in view: work.algo_3(rtl))
original code -> new code
   000000000000000001 -> 000000000000000001
   000000000000000010 -> 000000000000000010
   000000000000000100 -> 000000000000000100
   000000000000001000 -> 000000000000001000
   000000000000010000 -> 000000000000010000
   000000000000100000 -> 000000000000100000
   000000000001000000 -> 000000000001000000
   000000000010000000 -> 000000000010000000
   000000000100000000 -> 000000000100000000
   000000001000000000 -> 000000001000000000
   000000010000000000 -> 000000010000000000
   000000100000000000 -> 000000100000000000
   000001000000000000 -> 000001000000000000
   000010000000000000 -> 000010000000000000
   000100000000000000 -> 000100000000000000
   001000000000000000 -> 001000000000000000
   010000000000000000 -> 010000000000000000
   100000000000000000 -> 100000000000000000
Encoding state machine r_SM_Main[0:4] (in view: work.UART_RX_104(rtl))
original code -> new code
   00001 -> 000
   00010 -> 001
   00100 -> 010
   01000 -> 011
   10000 -> 100
Encoding state machine fsm_state[3:0] (in view: work.uart_tx_Z1_layer1(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|There are no possible illegal states for state machine fsm_state[3:0] (in view: work.uart_tx_Z1_layer1(verilog)); safe FSM implementation is not required.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 136MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 136MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Oct 03 11:34:28 2024

###########################################################]
Map & Optimize Report

# Thu Oct 03 11:34:28 2024

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.dir_mem[6:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.dir_mem_3[6:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.data_a_escribir[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.eventos[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.ignorar_anterior is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.cuenta[6:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.ignorar_ancho_1 is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.dir_mem_2[6:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.dir_mem_1[6:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.cuenta_pixel[6:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.indice[6:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.borrado is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.pix_count_anterior[20:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|User-specified initial value defined for instance b2v_inst.reg_anterior[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|User-specified initial value defined for instance b2v_inst.reg_ancho_3[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|User-specified initial value defined for instance b2v_inst.reg_ancho_1[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|User-specified initial value defined for instance b2v_inst.reg_ancho_2[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|User-specified initial value defined for instance b2v_inst1.r_Clk_Count[6:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|User-specified initial value defined for instance b2v_inst1.r_Bit_Index[2:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|User-specified initial value defined for instance b2v_inst1.r_RX_DV is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|User-specified initial value defined for instance b2v_inst1.r_RX_Byte[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":52:4:52:5|User-specified initial value defined for instance b2v_inst1.r_RX_Data_R is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":37:36:37:38|User-specified initial value defined for instance b2v_inst1.r_RX_Data is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|User-specified initial value defined for instance b2v_inst4.pix_count_int[12:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: FX107 :"c:\users\gaspar\desktop\prog_fpga\ram.v":11:8:11:13|RAM b2v_inst2.mem_0[7:0] (in view: work.anda_plis(bdf_type)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
Encoding state machine state[0:17] (in view: work.algo_3(rtl))
original code -> new code
   000000000000000001 -> 000000000000000001
   000000000000000010 -> 000000000000000010
   000000000000000100 -> 000000000000000100
   000000000000001000 -> 000000000000001000
   000000000000010000 -> 000000000000010000
   000000000000100000 -> 000000000000100000
   000000000001000000 -> 000000000001000000
   000000000010000000 -> 000000000010000000
   000000000100000000 -> 000000000100000000
   000000001000000000 -> 000000001000000000
   000000010000000000 -> 000000010000000000
   000000100000000000 -> 000000100000000000
   000001000000000000 -> 000001000000000000
   000010000000000000 -> 000010000000000000
   000100000000000000 -> 000100000000000000
   001000000000000000 -> 001000000000000000
   010000000000000000 -> 010000000000000000
   100000000000000000 -> 100000000000000000
@N: MO231 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Found counter in view:work.algo_3(rtl) instance eventos[7:0] 
@W: BN132 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Removing instance b2v_inst.pix_count_anterior[20] because it is equivalent to instance b2v_inst.pix_count_anterior[19]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Removing instance b2v_inst.pix_count_anterior[19] because it is equivalent to instance b2v_inst.pix_count_anterior[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Removing instance b2v_inst.pix_count_anterior[18] because it is equivalent to instance b2v_inst.pix_count_anterior[17]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Removing instance b2v_inst.pix_count_anterior[17] because it is equivalent to instance b2v_inst.pix_count_anterior[16]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Removing instance b2v_inst.pix_count_anterior[16] because it is equivalent to instance b2v_inst.pix_count_anterior[15]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Removing instance b2v_inst.pix_count_anterior[15] because it is equivalent to instance b2v_inst.pix_count_anterior[14]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Removing instance b2v_inst.pix_count_anterior[14] because it is equivalent to instance b2v_inst.pix_count_anterior[13]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: MF179 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":112:8:112:42|Found 21 by 21 bit equality operator ('==') un1_pix_count_anterior (in view: work.algo_3(rtl))
@N: BN362 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Removing sequential instance pix_count_anterior[13] (in view: work.algo_3(rtl)) because it does not drive other instances.
Encoding state machine r_SM_Main[0:4] (in view: work.UART_RX_104(rtl))
original code -> new code
   00001 -> 000
   00010 -> 001
   00100 -> 010
   01000 -> 011
   10000 -> 100
Encoding state machine fsm_state[3:0] (in view: work.uart_tx_Z1_layer1(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|There are no possible illegal states for state machine fsm_state[3:0] (in view: work.uart_tx_Z1_layer1(verilog)); safe FSM implementation is not required.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 136MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 141MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 141MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 141MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 155MB peak: 157MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -2.54ns		 485 /       200
   2		0h:00m:00s		    -2.54ns		 479 /       200
   3		0h:00m:00s		    -2.54ns		 480 /       200
@N: FX271 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Replicating instance b2v_inst.indice[1] (in view: work.anda_plis(bdf_type)) with 23 loads 2 times to improve timing.
@N: FX271 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Replicating instance b2v_inst.indice[2] (in view: work.anda_plis(bdf_type)) with 20 loads 2 times to improve timing.
@N: FX271 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Replicating instance b2v_inst.indice[0] (in view: work.anda_plis(bdf_type)) with 20 loads 2 times to improve timing.
@N: FX271 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Replicating instance b2v_inst.indice[4] (in view: work.anda_plis(bdf_type)) with 15 loads 1 time to improve timing.
@N: FX271 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Replicating instance b2v_inst.indice[3] (in view: work.anda_plis(bdf_type)) with 19 loads 2 times to improve timing.
@N: FX271 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Replicating instance b2v_inst.indice[5] (in view: work.anda_plis(bdf_type)) with 15 loads 1 time to improve timing.
@N: FX271 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Replicating instance b2v_inst.indice[6] (in view: work.anda_plis(bdf_type)) with 15 loads 1 time to improve timing.
Timing driven replication report
Added 11 Registers via timing driven replication
Added 11 LUTs via timing driven replication

   4		0h:00m:00s		    -2.54ns		 491 /       211
   5		0h:00m:00s		    -2.54ns		 492 /       211

@N: FX271 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Replicating instance b2v_inst.state[17] (in view: work.anda_plis(bdf_type)) with 21 loads 2 times to improve timing.
Timing driven replication report
Added 2 Registers via timing driven replication
Added 2 LUTs via timing driven replication

   6		0h:00m:00s		    -2.32ns		 496 /       213
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.ignorar_anterior which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.ignorar_ancho_1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.borrado which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[17] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[16] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[15] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[14] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[13] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_DV which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":37:36:37:38|Unbuffered I/O b2v_inst1.r_RX_Data which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":52:4:52:5|Unbuffered I/O b2v_inst1.r_RX_Data_R which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":174:0:174:5|Unbuffered I/O b2v_inst3.txd_reg which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_fast[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_1_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_fast[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_2_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_fast[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_0_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_fast[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_fast[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_3_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_fast[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_fast[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state_fast[17] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state_17_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\ram.v":11:8:11:13|Unbuffered I/O b2v_inst2.mem_0_mem_0_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\ram.v":11:8:11:13|Unbuffered I/O b2v_inst2.mem_0_mem_0_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.un1_reset_inv_4 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state_srsts[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state_srsts[1] which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst3.bit_counter_11 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.un1_dir_mem_0_sqmuxa_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.N_113_i which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.un1_reset_inv_0_i_o3 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":34:8:34:12|Unbuffered I/O b2v_inst.dir_mem_1_1_sqmuxa which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.un1_reset_inv_i which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":34:8:34:12|Unbuffered I/O b2v_inst.dir_mem_2_1_sqmuxa_i which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":182:8:182:19|Unbuffered I/O b2v_inst.un1_reset_2_1 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst3.reset_i which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":52:4:52:5|Unbuffered I/O b2v_inst1.r_RX_Data_R which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":174:0:174:5|Unbuffered I/O b2v_inst3.txd_reg which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.ignorar_anterior which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.ignorar_ancho_1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.borrado which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[17] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[16] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[15] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[14] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[13] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_DV which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":37:36:37:38|Unbuffered I/O b2v_inst1.r_RX_Data which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":52:4:52:5|Unbuffered I/O b2v_inst1.r_RX_Data_R which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":174:0:174:5|Unbuffered I/O b2v_inst3.txd_reg which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_fast[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_1_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_fast[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_2_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_fast[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_0_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_fast[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_fast[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_3_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_fast[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_fast[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state_fast[17] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state_17_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\ram.v":11:8:11:13|Unbuffered I/O b2v_inst2.mem_0_mem_0_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\ram.v":11:8:11:13|Unbuffered I/O b2v_inst2.mem_0_mem_0_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.un1_reset_inv_4 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state_srsts[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state_srsts[1] which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst3.bit_counter_11 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.un1_dir_mem_0_sqmuxa_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.N_113_i which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.un1_reset_inv_0_i_o3 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":34:8:34:12|Unbuffered I/O b2v_inst.dir_mem_1_1_sqmuxa which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.un1_reset_inv_i which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":34:8:34:12|Unbuffered I/O b2v_inst.dir_mem_2_1_sqmuxa_i which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":182:8:182:19|Unbuffered I/O b2v_inst.un1_reset_2_1 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst3.reset_i which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":52:4:52:5|Unbuffered I/O b2v_inst1.r_RX_Data_R which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":174:0:174:5|Unbuffered I/O b2v_inst3.txd_reg which could cause problems in P&R 
@N: FX1017 :|SB_GB inserted on the net reset_i.
@N: FX1017 :|SB_GB inserted on the net b2v_inst.state_ns_i_0[6].

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 157MB peak: 158MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 157MB peak: 158MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 215 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

================================ Non-Gated/Non-Generated Clocks ================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance         
------------------------------------------------------------------------------------------------
@K:CKID0001       clk                 port                   215        b2v_inst3.bit_counter[0]
================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 158MB)

Writing Analyst data base C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\synwork\anda_plis_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 156MB peak: 158MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\anda_plis.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 157MB peak: 159MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 156MB peak: 159MB)

@W: MT420 |Found inferred clock anda_plis|clk with period 10.53ns. Please declare a user-defined clock on object "p:clk"


##### START OF TIMING REPORT #####[
# Timing Report written on Thu Oct 03 11:34:29 2024
#


Top view:               anda_plis
Requested Frequency:    94.9 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.859

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
anda_plis|clk      94.9 MHz      80.7 MHz      10.534        12.393        -1.859     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks                        |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------------
Starting       Ending         |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------------------
anda_plis|clk  anda_plis|clk  |  10.534      -1.859  |  No paths    -      |  No paths    -      |  No paths    -    
=====================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: anda_plis|clk
====================================



Starting Points with Worst Slack
********************************

                             Starting                                                   Arrival           
Instance                     Reference         Type         Pin     Net                 Time        Slack 
                             Clock                                                                        
----------------------------------------------------------------------------------------------------------
b2v_inst.reg_ancho_3[0]      anda_plis|clk     SB_DFFER     Q       reg_ancho_3[0]      0.540       -1.859
b2v_inst.reg_anterior[0]     anda_plis|clk     SB_DFFER     Q       reg_anterior[0]     0.540       -1.810
b2v_inst.reg_ancho_1[0]      anda_plis|clk     SB_DFFER     Q       reg_ancho_1[0]      0.540       -1.775
b2v_inst.reg_ancho_3[1]      anda_plis|clk     SB_DFFER     Q       reg_ancho_3[1]      0.540       -1.719
b2v_inst.reg_anterior[1]     anda_plis|clk     SB_DFFER     Q       reg_anterior[1]     0.540       -1.670
b2v_inst.reg_ancho_1[1]      anda_plis|clk     SB_DFFER     Q       reg_ancho_1[1]      0.540       -1.656
b2v_inst.reg_ancho_1[2]      anda_plis|clk     SB_DFFER     Q       reg_ancho_1[2]      0.540       -1.635
b2v_inst.reg_ancho_3[2]      anda_plis|clk     SB_DFFER     Q       reg_ancho_3[2]      0.540       -1.579
b2v_inst.reg_ancho_1[3]      anda_plis|clk     SB_DFFER     Q       reg_ancho_1[3]      0.540       -1.571
b2v_inst.reg_ancho_1[4]      anda_plis|clk     SB_DFFER     Q       reg_ancho_1[4]      0.540       -1.565
==========================================================================================================


Ending Points with Worst Slack
******************************

                                Starting                                                          Required           
Instance                        Reference         Type        Pin     Net                         Time         Slack 
                                Clock                                                                                
---------------------------------------------------------------------------------------------------------------------
b2v_inst.data_a_escribir[0]     anda_plis|clk     SB_DFFE     D       un1_reg_anterior_0_i[0]     10.429       -1.859
b2v_inst.data_a_escribir[1]     anda_plis|clk     SB_DFFE     D       un1_reg_anterior_0_i[1]     10.429       -1.859
b2v_inst.data_a_escribir[2]     anda_plis|clk     SB_DFFE     D       un1_reg_anterior_0_i[2]     10.429       -1.859
b2v_inst.data_a_escribir[3]     anda_plis|clk     SB_DFFE     D       un1_reg_anterior_0_i[3]     10.429       -1.859
b2v_inst.data_a_escribir[4]     anda_plis|clk     SB_DFFE     D       un1_reg_anterior_0_i[4]     10.429       -1.859
b2v_inst.data_a_escribir[5]     anda_plis|clk     SB_DFFE     D       un1_reg_anterior_0_i[5]     10.429       -1.859
b2v_inst.data_a_escribir[6]     anda_plis|clk     SB_DFFE     D       un1_reg_anterior_0_i[6]     10.429       -1.859
b2v_inst.data_a_escribir[7]     anda_plis|clk     SB_DFFE     D       un1_reg_anterior_0_i[7]     10.429       -1.859
b2v_inst.dir_mem[6]             anda_plis|clk     SB_DFF      D       un2_indice_4_iv_0[6]        10.429       -1.459
b2v_inst.dir_mem[5]             anda_plis|clk     SB_DFF      D       un2_indice_4_iv_0[5]        10.429       -1.319
=====================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.534
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.429

    - Propagation time:                      12.288
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.859

    Number of logic level(s):                13
    Starting point:                          b2v_inst.reg_ancho_3[0] / Q
    Ending point:                            b2v_inst.data_a_escribir[0] / D
    The start point is clocked by            anda_plis|clk [rising] on pin C
    The end   point is clocked by            anda_plis|clk [rising] on pin C

Instance / Net                                                                  Pin      Pin               Arrival     No. of    
Name                                                               Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------
b2v_inst.reg_ancho_3[0]                                            SB_DFFER     Q        Out     0.540     0.540       -         
reg_ancho_3[0]                                                     Net          -        -       1.599     -           3         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_0_c_inv          SB_LUT4      I0       In      -         2.139       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_0_c_inv          SB_LUT4      O        Out     0.449     2.588       -         
reg_ancho_3_i[0]                                                   Net          -        -       0.905     -           4         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_0_c              SB_CARRY     I0       In      -         3.493       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_0_c              SB_CARRY     CO       Out     0.258     3.750       -         
valor_max_final5_0_cry_0                                           Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_1_c              SB_CARRY     CI       In      -         3.764       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_1_c              SB_CARRY     CO       Out     0.126     3.890       -         
valor_max_final5_0_cry_1                                           Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_2_c              SB_CARRY     CI       In      -         3.905       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_2_c              SB_CARRY     CO       Out     0.126     4.031       -         
valor_max_final5_0_cry_2                                           Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_3_c              SB_CARRY     CI       In      -         4.045       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_3_c              SB_CARRY     CO       Out     0.126     4.171       -         
valor_max_final5_0_cry_3                                           Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_4_c              SB_CARRY     CI       In      -         4.185       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_4_c              SB_CARRY     CO       Out     0.126     4.311       -         
valor_max_final5_0_cry_4                                           Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_5_c              SB_CARRY     CI       In      -         4.325       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_5_c              SB_CARRY     CO       Out     0.126     4.451       -         
valor_max_final5_0_cry_5                                           Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_6_c              SB_CARRY     CI       In      -         4.465       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_6_c              SB_CARRY     CO       Out     0.126     4.591       -         
valor_max_final5_0_cry_6                                           Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_7_c              SB_CARRY     CI       In      -         4.606       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_7_c              SB_CARRY     CO       Out     0.126     4.732       -         
valor_max_final50                                                  Net          -        -       0.386     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_7_c_RNINCQA1     SB_LUT4      I1       In      -         5.118       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_7_c_RNINCQA1     SB_LUT4      O        Out     0.400     5.517       -         
N_34                                                               Net          -        -       1.371     -           2         
b2v_inst.encontrar_maximo\.un3_valor_max2_cry_7_c_RNILKD23         SB_LUT4      I0       In      -         6.888       -         
b2v_inst.encontrar_maximo\.un3_valor_max2_cry_7_c_RNILKD23         SB_LUT4      O        Out     0.449     7.337       -         
data_a_escribir_0_sqmuxa_2                                         Net          -        -       1.371     -           8         
b2v_inst.data_a_escribir_RNO_1[0]                                  SB_LUT4      I0       In      -         8.708       -         
b2v_inst.data_a_escribir_RNO_1[0]                                  SB_LUT4      O        Out     0.386     9.094       -         
un1_reg_anterior_iv_0[0]                                           Net          -        -       1.371     -           1         
b2v_inst.data_a_escribir_RNO[0]                                    SB_LUT4      I3       In      -         10.465      -         
b2v_inst.data_a_escribir_RNO[0]                                    SB_LUT4      O        Out     0.316     10.781      -         
un1_reg_anterior_0_i[0]                                            Net          -        -       1.507     -           1         
b2v_inst.data_a_escribir[0]                                        SB_DFFE      D        In      -         12.288      -         
=================================================================================================================================
Total path delay (propagation time + setup) of 12.393 is 3.785(30.5%) logic and 8.608(69.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      10.534
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.429

    - Propagation time:                      12.288
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.859

    Number of logic level(s):                13
    Starting point:                          b2v_inst.reg_ancho_3[0] / Q
    Ending point:                            b2v_inst.data_a_escribir[1] / D
    The start point is clocked by            anda_plis|clk [rising] on pin C
    The end   point is clocked by            anda_plis|clk [rising] on pin C

Instance / Net                                                                  Pin      Pin               Arrival     No. of    
Name                                                               Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------
b2v_inst.reg_ancho_3[0]                                            SB_DFFER     Q        Out     0.540     0.540       -         
reg_ancho_3[0]                                                     Net          -        -       1.599     -           3         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_0_c_inv          SB_LUT4      I0       In      -         2.139       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_0_c_inv          SB_LUT4      O        Out     0.449     2.588       -         
reg_ancho_3_i[0]                                                   Net          -        -       0.905     -           4         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_0_c              SB_CARRY     I0       In      -         3.493       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_0_c              SB_CARRY     CO       Out     0.258     3.750       -         
valor_max_final5_0_cry_0                                           Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_1_c              SB_CARRY     CI       In      -         3.764       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_1_c              SB_CARRY     CO       Out     0.126     3.890       -         
valor_max_final5_0_cry_1                                           Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_2_c              SB_CARRY     CI       In      -         3.905       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_2_c              SB_CARRY     CO       Out     0.126     4.031       -         
valor_max_final5_0_cry_2                                           Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_3_c              SB_CARRY     CI       In      -         4.045       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_3_c              SB_CARRY     CO       Out     0.126     4.171       -         
valor_max_final5_0_cry_3                                           Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_4_c              SB_CARRY     CI       In      -         4.185       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_4_c              SB_CARRY     CO       Out     0.126     4.311       -         
valor_max_final5_0_cry_4                                           Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_5_c              SB_CARRY     CI       In      -         4.325       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_5_c              SB_CARRY     CO       Out     0.126     4.451       -         
valor_max_final5_0_cry_5                                           Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_6_c              SB_CARRY     CI       In      -         4.465       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_6_c              SB_CARRY     CO       Out     0.126     4.591       -         
valor_max_final5_0_cry_6                                           Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_7_c              SB_CARRY     CI       In      -         4.606       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_7_c              SB_CARRY     CO       Out     0.126     4.732       -         
valor_max_final50                                                  Net          -        -       0.386     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_7_c_RNINCQA1     SB_LUT4      I1       In      -         5.118       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_7_c_RNINCQA1     SB_LUT4      O        Out     0.400     5.517       -         
N_34                                                               Net          -        -       1.371     -           2         
b2v_inst.encontrar_maximo\.un3_valor_max2_cry_7_c_RNILKD23         SB_LUT4      I0       In      -         6.888       -         
b2v_inst.encontrar_maximo\.un3_valor_max2_cry_7_c_RNILKD23         SB_LUT4      O        Out     0.449     7.337       -         
data_a_escribir_0_sqmuxa_2                                         Net          -        -       1.371     -           8         
b2v_inst.data_a_escribir_RNO_1[1]                                  SB_LUT4      I0       In      -         8.708       -         
b2v_inst.data_a_escribir_RNO_1[1]                                  SB_LUT4      O        Out     0.386     9.094       -         
un1_reg_anterior_iv_0[1]                                           Net          -        -       1.371     -           1         
b2v_inst.data_a_escribir_RNO[1]                                    SB_LUT4      I3       In      -         10.465      -         
b2v_inst.data_a_escribir_RNO[1]                                    SB_LUT4      O        Out     0.316     10.781      -         
un1_reg_anterior_0_i[1]                                            Net          -        -       1.507     -           1         
b2v_inst.data_a_escribir[1]                                        SB_DFFE      D        In      -         12.288      -         
=================================================================================================================================
Total path delay (propagation time + setup) of 12.393 is 3.785(30.5%) logic and 8.608(69.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      10.534
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.429

    - Propagation time:                      12.288
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.859

    Number of logic level(s):                13
    Starting point:                          b2v_inst.reg_ancho_3[0] / Q
    Ending point:                            b2v_inst.data_a_escribir[5] / D
    The start point is clocked by            anda_plis|clk [rising] on pin C
    The end   point is clocked by            anda_plis|clk [rising] on pin C

Instance / Net                                                                  Pin      Pin               Arrival     No. of    
Name                                                               Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------
b2v_inst.reg_ancho_3[0]                                            SB_DFFER     Q        Out     0.540     0.540       -         
reg_ancho_3[0]                                                     Net          -        -       1.599     -           3         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_0_c_inv          SB_LUT4      I0       In      -         2.139       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_0_c_inv          SB_LUT4      O        Out     0.449     2.588       -         
reg_ancho_3_i[0]                                                   Net          -        -       0.905     -           4         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_0_c              SB_CARRY     I0       In      -         3.493       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_0_c              SB_CARRY     CO       Out     0.258     3.750       -         
valor_max_final5_0_cry_0                                           Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_1_c              SB_CARRY     CI       In      -         3.764       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_1_c              SB_CARRY     CO       Out     0.126     3.890       -         
valor_max_final5_0_cry_1                                           Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_2_c              SB_CARRY     CI       In      -         3.905       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_2_c              SB_CARRY     CO       Out     0.126     4.031       -         
valor_max_final5_0_cry_2                                           Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_3_c              SB_CARRY     CI       In      -         4.045       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_3_c              SB_CARRY     CO       Out     0.126     4.171       -         
valor_max_final5_0_cry_3                                           Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_4_c              SB_CARRY     CI       In      -         4.185       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_4_c              SB_CARRY     CO       Out     0.126     4.311       -         
valor_max_final5_0_cry_4                                           Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_5_c              SB_CARRY     CI       In      -         4.325       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_5_c              SB_CARRY     CO       Out     0.126     4.451       -         
valor_max_final5_0_cry_5                                           Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_6_c              SB_CARRY     CI       In      -         4.465       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_6_c              SB_CARRY     CO       Out     0.126     4.591       -         
valor_max_final5_0_cry_6                                           Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_7_c              SB_CARRY     CI       In      -         4.606       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_7_c              SB_CARRY     CO       Out     0.126     4.732       -         
valor_max_final50                                                  Net          -        -       0.386     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_7_c_RNINCQA1     SB_LUT4      I1       In      -         5.118       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_7_c_RNINCQA1     SB_LUT4      O        Out     0.400     5.517       -         
N_34                                                               Net          -        -       1.371     -           2         
b2v_inst.encontrar_maximo\.un3_valor_max2_cry_7_c_RNILKD23         SB_LUT4      I0       In      -         6.888       -         
b2v_inst.encontrar_maximo\.un3_valor_max2_cry_7_c_RNILKD23         SB_LUT4      O        Out     0.449     7.337       -         
data_a_escribir_0_sqmuxa_2                                         Net          -        -       1.371     -           8         
b2v_inst.data_a_escribir_RNO_1[5]                                  SB_LUT4      I0       In      -         8.708       -         
b2v_inst.data_a_escribir_RNO_1[5]                                  SB_LUT4      O        Out     0.386     9.094       -         
un1_reg_anterior_iv_0[5]                                           Net          -        -       1.371     -           1         
b2v_inst.data_a_escribir_RNO[5]                                    SB_LUT4      I3       In      -         10.465      -         
b2v_inst.data_a_escribir_RNO[5]                                    SB_LUT4      O        Out     0.316     10.781      -         
un1_reg_anterior_0_i[5]                                            Net          -        -       1.507     -           1         
b2v_inst.data_a_escribir[5]                                        SB_DFFE      D        In      -         12.288      -         
=================================================================================================================================
Total path delay (propagation time + setup) of 12.393 is 3.785(30.5%) logic and 8.608(69.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      10.534
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.429

    - Propagation time:                      12.288
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.859

    Number of logic level(s):                13
    Starting point:                          b2v_inst.reg_ancho_3[0] / Q
    Ending point:                            b2v_inst.data_a_escribir[4] / D
    The start point is clocked by            anda_plis|clk [rising] on pin C
    The end   point is clocked by            anda_plis|clk [rising] on pin C

Instance / Net                                                                  Pin      Pin               Arrival     No. of    
Name                                                               Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------
b2v_inst.reg_ancho_3[0]                                            SB_DFFER     Q        Out     0.540     0.540       -         
reg_ancho_3[0]                                                     Net          -        -       1.599     -           3         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_0_c_inv          SB_LUT4      I0       In      -         2.139       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_0_c_inv          SB_LUT4      O        Out     0.449     2.588       -         
reg_ancho_3_i[0]                                                   Net          -        -       0.905     -           4         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_0_c              SB_CARRY     I0       In      -         3.493       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_0_c              SB_CARRY     CO       Out     0.258     3.750       -         
valor_max_final5_0_cry_0                                           Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_1_c              SB_CARRY     CI       In      -         3.764       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_1_c              SB_CARRY     CO       Out     0.126     3.890       -         
valor_max_final5_0_cry_1                                           Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_2_c              SB_CARRY     CI       In      -         3.905       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_2_c              SB_CARRY     CO       Out     0.126     4.031       -         
valor_max_final5_0_cry_2                                           Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_3_c              SB_CARRY     CI       In      -         4.045       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_3_c              SB_CARRY     CO       Out     0.126     4.171       -         
valor_max_final5_0_cry_3                                           Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_4_c              SB_CARRY     CI       In      -         4.185       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_4_c              SB_CARRY     CO       Out     0.126     4.311       -         
valor_max_final5_0_cry_4                                           Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_5_c              SB_CARRY     CI       In      -         4.325       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_5_c              SB_CARRY     CO       Out     0.126     4.451       -         
valor_max_final5_0_cry_5                                           Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_6_c              SB_CARRY     CI       In      -         4.465       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_6_c              SB_CARRY     CO       Out     0.126     4.591       -         
valor_max_final5_0_cry_6                                           Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_7_c              SB_CARRY     CI       In      -         4.606       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_7_c              SB_CARRY     CO       Out     0.126     4.732       -         
valor_max_final50                                                  Net          -        -       0.386     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_7_c_RNINCQA1     SB_LUT4      I1       In      -         5.118       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_7_c_RNINCQA1     SB_LUT4      O        Out     0.400     5.517       -         
N_34                                                               Net          -        -       1.371     -           2         
b2v_inst.encontrar_maximo\.un3_valor_max2_cry_7_c_RNILKD23         SB_LUT4      I0       In      -         6.888       -         
b2v_inst.encontrar_maximo\.un3_valor_max2_cry_7_c_RNILKD23         SB_LUT4      O        Out     0.449     7.337       -         
data_a_escribir_0_sqmuxa_2                                         Net          -        -       1.371     -           8         
b2v_inst.data_a_escribir_RNO_1[4]                                  SB_LUT4      I0       In      -         8.708       -         
b2v_inst.data_a_escribir_RNO_1[4]                                  SB_LUT4      O        Out     0.386     9.094       -         
un1_reg_anterior_iv_0[4]                                           Net          -        -       1.371     -           1         
b2v_inst.data_a_escribir_RNO[4]                                    SB_LUT4      I3       In      -         10.465      -         
b2v_inst.data_a_escribir_RNO[4]                                    SB_LUT4      O        Out     0.316     10.781      -         
un1_reg_anterior_0_i[4]                                            Net          -        -       1.507     -           1         
b2v_inst.data_a_escribir[4]                                        SB_DFFE      D        In      -         12.288      -         
=================================================================================================================================
Total path delay (propagation time + setup) of 12.393 is 3.785(30.5%) logic and 8.608(69.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      10.534
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.429

    - Propagation time:                      12.288
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.859

    Number of logic level(s):                13
    Starting point:                          b2v_inst.reg_ancho_3[0] / Q
    Ending point:                            b2v_inst.data_a_escribir[3] / D
    The start point is clocked by            anda_plis|clk [rising] on pin C
    The end   point is clocked by            anda_plis|clk [rising] on pin C

Instance / Net                                                                  Pin      Pin               Arrival     No. of    
Name                                                               Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------
b2v_inst.reg_ancho_3[0]                                            SB_DFFER     Q        Out     0.540     0.540       -         
reg_ancho_3[0]                                                     Net          -        -       1.599     -           3         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_0_c_inv          SB_LUT4      I0       In      -         2.139       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_0_c_inv          SB_LUT4      O        Out     0.449     2.588       -         
reg_ancho_3_i[0]                                                   Net          -        -       0.905     -           4         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_0_c              SB_CARRY     I0       In      -         3.493       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_0_c              SB_CARRY     CO       Out     0.258     3.750       -         
valor_max_final5_0_cry_0                                           Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_1_c              SB_CARRY     CI       In      -         3.764       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_1_c              SB_CARRY     CO       Out     0.126     3.890       -         
valor_max_final5_0_cry_1                                           Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_2_c              SB_CARRY     CI       In      -         3.905       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_2_c              SB_CARRY     CO       Out     0.126     4.031       -         
valor_max_final5_0_cry_2                                           Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_3_c              SB_CARRY     CI       In      -         4.045       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_3_c              SB_CARRY     CO       Out     0.126     4.171       -         
valor_max_final5_0_cry_3                                           Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_4_c              SB_CARRY     CI       In      -         4.185       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_4_c              SB_CARRY     CO       Out     0.126     4.311       -         
valor_max_final5_0_cry_4                                           Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_5_c              SB_CARRY     CI       In      -         4.325       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_5_c              SB_CARRY     CO       Out     0.126     4.451       -         
valor_max_final5_0_cry_5                                           Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_6_c              SB_CARRY     CI       In      -         4.465       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_6_c              SB_CARRY     CO       Out     0.126     4.591       -         
valor_max_final5_0_cry_6                                           Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_7_c              SB_CARRY     CI       In      -         4.606       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_7_c              SB_CARRY     CO       Out     0.126     4.732       -         
valor_max_final50                                                  Net          -        -       0.386     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_7_c_RNINCQA1     SB_LUT4      I1       In      -         5.118       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_7_c_RNINCQA1     SB_LUT4      O        Out     0.400     5.517       -         
N_34                                                               Net          -        -       1.371     -           2         
b2v_inst.encontrar_maximo\.un3_valor_max2_cry_7_c_RNILKD23         SB_LUT4      I0       In      -         6.888       -         
b2v_inst.encontrar_maximo\.un3_valor_max2_cry_7_c_RNILKD23         SB_LUT4      O        Out     0.449     7.337       -         
data_a_escribir_0_sqmuxa_2                                         Net          -        -       1.371     -           8         
b2v_inst.data_a_escribir_RNO_1[3]                                  SB_LUT4      I0       In      -         8.708       -         
b2v_inst.data_a_escribir_RNO_1[3]                                  SB_LUT4      O        Out     0.386     9.094       -         
un1_reg_anterior_iv_0[3]                                           Net          -        -       1.371     -           1         
b2v_inst.data_a_escribir_RNO[3]                                    SB_LUT4      I3       In      -         10.465      -         
b2v_inst.data_a_escribir_RNO[3]                                    SB_LUT4      O        Out     0.316     10.781      -         
un1_reg_anterior_0_i[3]                                            Net          -        -       1.507     -           1         
b2v_inst.data_a_escribir[3]                                        SB_DFFE      D        In      -         12.288      -         
=================================================================================================================================
Total path delay (propagation time + setup) of 12.393 is 3.785(30.5%) logic and 8.608(69.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 156MB peak: 159MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 156MB peak: 159MB)

---------------------------------------
Resource Usage Report for anda_plis 

Mapping to part: ice40hx4ktq144
Cell usage:
GND             5 uses
SB_CARRY        98 uses
SB_DFF          37 uses
SB_DFFE         18 uses
SB_DFFER        83 uses
SB_DFFES        1 use
SB_DFFESR       8 uses
SB_DFFR         39 uses
SB_DFFS         7 uses
SB_DFFSR        19 uses
SB_DFFSS        1 use
SB_GB           2 uses
SB_RAM256x16    1 use
VCC             5 uses
SB_LUT4         473 uses

I/O Register bits:                  0
Register bits not including I/Os:   213 (6%)

RAM/ROM usage summary
Block Rams : 1 of 20 (5%)

Total load per clock:
   anda_plis|clk: 215

@S |Mapping Summary:
Total  LUTs: 473 (13%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 473 = 473 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 30MB peak: 159MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Oct 03 11:34:29 2024

###########################################################]


Synthesis exit by 0.
Current Implementation anda_plis_Implmnt its sbt path: C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds


"D:/Programador_fpga/iCEcube2/sbt_backend/bin/win32/opt\edifparser.exe" "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev" "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/anda_plis.edf " "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist" "-pTQ144" "-yC:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/sbt/constraint/anda_plis_pcf_sbt.pcf " -c -e --devicename iCE40HX4K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/anda_plis.edf...
Parsing constraint file: C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/sbt/constraint/anda_plis_pcf_sbt.pcf ...
start to read sdc/scf file C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/anda_plis.scf
sdc_reader OK C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/anda_plis.scf
SB_RAM SB_RAM256x16 SB_RAM40_4K
Stored edif netlist at C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis...
Warning: The terminal b2v_inst2.mem_0_mem_0_0_0:RCLKE is driven by default driver : VCC, Disconnecting it.

write Timing Constraint to C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: anda_plis

EDF Parser run-time: 0 (sec)
edif parser succeed.


"D:/Programador_fpga/iCEcube2/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --outdir "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer" --device-file "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev" --package TQ144 --deviceMarketName iCE40HX4K --sdc-file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer\anda_plis_pl.sdc"
starting placerrunning placerExecuting : D:\Programador_fpga\iCEcube2\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis --outdir C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer --device-file D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev --package TQ144 --deviceMarketName iCE40HX4K --sdc-file C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file D:\Programador_fpga\iCEcube2\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer\anda_plis_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev
Package              - TQ144
Design database      - C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis
SDC file             - C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer
Timing library       - D:\Programador_fpga\iCEcube2\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis/BFPGA_DESIGN_ep
I2065: Reading device file : D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	473
    Number of DFFs      	:	213
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	98
    Number of RAMs      	:	1
    Number of ROMs      	:	0
    Number of IOs       	:	4
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	36
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	8
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	12
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	7
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	63
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	537
    Number of DFFs      	:	213
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	98

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	197
        LUT, DFF and CARRY	:	16
    Combinational LogicCells
        Only LUT         	:	283
        CARRY Only       	:	41
        LUT with CARRY   	:	41
    LogicCells                  :	578/3520
    PLBs                        :	87/440
    BRAMs                       :	1/20
    IOs and GBIOs               :	4/107
    PLLs                        :	0/2


I2088: Phase 3, elapsed time : 0.4 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.9 (sec)

Phase 6
I2088: Phase 6, elapsed time : 25.3 (sec)

Final Design Statistics
    Number of LUTs      	:	537
    Number of DFFs      	:	213
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	98
    Number of RAMs      	:	1
    Number of ROMs      	:	0
    Number of IOs       	:	4
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	578/3520
    PLBs                        :	98/440
    BRAMs                       :	1/20
    IOs and GBIOs               :	4/107
    PLLs                        :	0/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: anda_plis|clk | Frequency: 84.62 MHz | Target: 94.97 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 27.0 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"D:/Programador_fpga/iCEcube2/sbt_backend/bin/win32/opt\packer.exe" "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev" "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --package TQ144 --outdir "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer" --DRC_only  --translator "D:\Programador_fpga\iCEcube2\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer\anda_plis_pl.sdc" --dst_sdc_file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 1859
used logic cells: 578
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"D:/Programador_fpga/iCEcube2/sbt_backend/bin/win32/opt\packer.exe" "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev" "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --package TQ144 --outdir "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer" --translator "D:\Programador_fpga\iCEcube2\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer\anda_plis_pl.sdc" --dst_sdc_file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 1859
used logic cells: 578
Translating sdc file C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer\anda_plis_pl.sdc...
Translated sdc file is C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"D:\Programador_fpga\iCEcube2\sbt_backend\bin\win32\opt\sbrouter.exe" "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev" "C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ice40HX8K.lib" "C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc" --outdir "C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : D:\Programador_fpga\iCEcube2\sbt_backend\bin\win32\opt\sbrouter.exe D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\netlist\oadb-anda_plis D:\Programador_fpga\iCEcube2\sbt_backend\devices\ice40HX8K.lib C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc --outdir C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\router --sdf_file C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design anda_plis
Read design time: 0
I1202: Reading Architecture of device iCE40HX4K
Read device time: 6
I1209: Started routing
I1223: Total Nets : 633 
I1212: Iteration  1 :   157 unrouted : 2 seconds
I1212: Iteration  2 :    17 unrouted : 0 seconds
I1212: Iteration  3 :     2 unrouted : 0 seconds
I1212: Iteration  4 :     2 unrouted : 0 seconds
I1212: Iteration  5 :     2 unrouted : 0 seconds
I1212: Iteration  6 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 2
I1206: Completed routing
I1204: Writing Design anda_plis
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 9 seconds
router succeed.

"D:/Programador_fpga/iCEcube2/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.v" --vhdl "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/sbt/outputs/simulation_netlist\anda_plis_sbt.vhd" --lib "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --view rt --device "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev" --splitio  --in-sdc-file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc" --out-sdc-file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\netlister\anda_plis_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.v
Writing C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/sbt/outputs/simulation_netlist\anda_plis_sbt.vhd
Netlister succeeded.

Netlister run-time: 3 (sec)
netlist succeed.


"D:/Programador_fpga/iCEcube2/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --lib-file "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ice40HX8K.lib" --sdc-file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\netlister\anda_plis_sbt.sdc" --sdf-file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.sdf" --report-file "C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\timer\anda_plis_timing.rpt" --device-file "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev" --timing-summary
starting timerrunning timerExecuting : D:\Programador_fpga\iCEcube2\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis --lib-file D:\Programador_fpga\iCEcube2\sbt_backend\devices\ice40HX8K.lib --sdc-file C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\netlister\anda_plis_sbt.sdc --sdf-file C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.sdf --report-file C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\timer\anda_plis_timing.rpt --device-file D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "ipInertedIOPad_clk_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 5 seconds
timer succeed.
timer succeeded.


"D:/Programador_fpga/iCEcube2/sbt_backend/bin/win32/opt\bitmap.exe" "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev" --design "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --device_name iCE40HX4K --package TQ144 --outdir "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"D:\Programador_fpga\iCEcube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "anda_plis_syn.prj" -log "anda_plis_Implmnt/anda_plis.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of anda_plis_Implmnt/anda_plis.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\Programador_fpga\iCEcube2\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-7HK4TPK

# Thu Oct 03 11:41:49 2024

#Implementation: anda_plis_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N:Top-level is not specified. Trying to extract automatically...
Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"D:\Programador_fpga\iCEcube2\synpbase\lib\vhd2008\std.vhd":146:18:146:21|Setting time resolution to ps
@N:"C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:15|Top entity is set to anda_plis.
VHDL syntax check successful!
@N: CD231 :"D:\Programador_fpga\iCEcube2\synpbase\lib\vhd2008\std1164.vhd":890:16:890:17|Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".
File C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd changed - recompiling

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 72MB peak: 73MB)


Process completed successfully.
# Thu Oct 03 11:41:50 2024

###########################################################]
Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Gaspar\Desktop\prog_FPGA\ram.v" (library work)
@I::"C:\Users\Gaspar\Desktop\prog_FPGA\uart_tx.v" (library work)
Verilog syntax check successful!

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)


Process completed successfully.
# Thu Oct 03 11:41:50 2024

###########################################################]
@N:"C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:20|Top-level entity is set to work.anda_plis
@N: CD720 :"D:\Programador_fpga\iCEcube2\synpbase\lib\vhd2008\std.vhd":146:18:146:21|Setting time resolution to ps
@N:"C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:15|Top entity is set to anda_plis.
File C:\Users\Gaspar\Desktop\prog_FPGA\uart_algo.vhd changed - recompiling
File C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd changed - recompiling
File C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis.vhd changed - recompiling
VHDL syntax check successful!
File C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd changed - recompiling
@N: CD231 :"D:\Programador_fpga\iCEcube2\synpbase\lib\vhd2008\std1164.vhd":890:16:890:17|Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".
@N: CD630 :"C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:15|Synthesizing work.anda_plis.bdf_type.
@N: CD630 :"C:\Users\Gaspar\Desktop\prog_FPGA\uart_algo.vhd":12:7:12:15|Synthesizing work.uart_algo.rtl.
@N: CD233 :"C:\Users\Gaspar\Desktop\prog_FPGA\uart_algo.vhd":30:17:30:18|Using sequential encoding for type state_type.
Post processing for work.uart_algo.rtl
@N: CD630 :"C:\Users\Gaspar\Desktop\prog_FPGA\UART_RX.vhd":18:7:18:13|Synthesizing work.uart_rx.rtl.
@N: CD231 :"C:\Users\Gaspar\Desktop\prog_FPGA\UART_RX.vhd":33:17:33:18|Using onehot encoding for type t_sm_main. For example, enumeration s_idle is mapped to "10000".
@N: CD604 :"C:\Users\Gaspar\Desktop\prog_FPGA\UART_RX.vhd":123:4:123:17|OTHERS clause is not synthesized.
Post processing for work.uart_rx.rtl
@N: CD630 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":7:7:7:12|Synthesizing work.algo_3.rtl.
@N: CD231 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":28:17:28:18|Using onehot encoding for type state_type. For example, enumeration errase is mapped to "100000000000000000".
Post processing for work.algo_3.rtl
@A: CL282 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":87:2:87:3|Feedback mux created for signal data_a_escribir[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":87:2:87:3|Feedback mux created for signal dir_mem_3[6:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":87:2:87:3|Feedback mux created for signal dir_mem_2[6:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":87:2:87:3|Feedback mux created for signal dir_mem_1[6:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":87:2:87:3|Feedback mux created for signal dir_mem[6:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
Post processing for work.anda_plis.bdf_type
@N: CL201 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":87:2:87:3|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 18 reachable states with original encodings of:
   000000000000000001
   000000000000000010
   000000000000000100
   000000000000001000
   000000000000010000
   000000000000100000
   000000000001000000
   000000000010000000
   000000000100000000
   000000001000000000
   000000010000000000
   000000100000000000
   000001000000000000
   000010000000000000
   000100000000000000
   001000000000000000
   010000000000000000
   100000000000000000
@N: CL201 :"C:\Users\Gaspar\Desktop\prog_FPGA\UART_RX.vhd":61:4:61:5|Trying to extract state machine for register r_SM_Main.
Extracted state machine for register r_SM_Main
State machine has 5 reachable states with original encodings of:
   00001
   00010
   00100
   01000
   10000
@W: CL249 :"C:\Users\Gaspar\Desktop\prog_FPGA\UART_RX.vhd":61:4:61:5|Initial value is not supported on state machine r_SM_Main

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 77MB peak: 80MB)


Process completed successfully.
# Thu Oct 03 11:41:50 2024

###########################################################]
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Gaspar\Desktop\prog_FPGA\ram.v" (library work)
@I::"C:\Users\Gaspar\Desktop\prog_FPGA\uart_tx.v" (library work)
Verilog syntax check successful!
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
@N: CG364 :"C:\Users\Gaspar\Desktop\prog_FPGA\uart_tx.v":10:7:10:13|Synthesizing module uart_tx in library work.

	PAYLOAD_BITS=32'b00000000000000000000000000001000
	BIT_RATE=32'b00000000000000011100001000000000
	BIT_P=32'b00000000000000000010000111101000
	CLK_HZ=32'b00000000101101110001101100000000
	CLK_P=32'b00000000000000000000000001010011
	STOP_BITS=32'b00000000000000000000000000000001
	CYCLES_PER_BIT=32'b00000000000000000000000001101000
	COUNT_REG_LEN=32'b00000000000000000000000000001000
	FSM_IDLE=32'b00000000000000000000000000000000
	FSM_START=32'b00000000000000000000000000000001
	FSM_SEND=32'b00000000000000000000000000000010
	FSM_STOP=32'b00000000000000000000000000000011
   Generated name = uart_tx_Z1_layer1

@N: CG364 :"C:\Users\Gaspar\Desktop\prog_FPGA\ram.v":1:7:1:9|Synthesizing module ram in library work.

	addr_width=32'b00000000000000000000000000001001
	data_width=32'b00000000000000000000000000001000
   Generated name = ram_9s_8s

@N: CL134 :"C:\Users\Gaspar\Desktop\prog_FPGA\ram.v":11:8:11:13|Found RAM mem, depth=512, width=8
@N: CL201 :"C:\Users\Gaspar\Desktop\prog_FPGA\uart_tx.v":163:0:163:5|Trying to extract state machine for register fsm_state.
Extracted state machine for register fsm_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 72MB)


Process completed successfully.
# Thu Oct 03 11:41:50 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF117 :"C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis.vhd":149:0:149:8|Number of passed parameters/generics from instance b2v_inst3 does not match cell uart_tx_Z1_layer1 

=======================================================================================
For a summary of linker messages for components that did not bind, please see log file:
@L: C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\synwork\anda_plis_comp.linkerlog
=======================================================================================


At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Oct 03 11:41:50 2024

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Oct 03 11:41:50 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\synwork\anda_plis_comp.srs changed - recompiling
@N: NF107 :"C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:15|Selected library: work cell: anda_plis view bdf_type as top level
@N: NF107 :"C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:15|Selected library: work cell: anda_plis view bdf_type as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Oct 03 11:41:51 2024

###########################################################]
Pre-mapping Report

# Thu Oct 03 11:41:51 2024

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\anda_plis_scck.rpt 
Printing clock  summary report in "C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\anda_plis_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist anda_plis

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)



Clock Summary
*****************

Start             Requested     Requested     Clock        Clock                     Clock
Clock             Frequency     Period        Type         Group                     Load 
------------------------------------------------------------------------------------------
anda_plis|clk     140.7 MHz     7.107         inferred     Autoconstr_clkgroup_0     228  
==========================================================================================

@W: MT529 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Found inferred clock anda_plis|clk which controls 228 sequential elements including b2v_inst.dir_mem[6:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\anda_plis.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

Encoding state machine state[0:17] (in view: work.algo_3(rtl))
original code -> new code
   000000000000000001 -> 000000000000000001
   000000000000000010 -> 000000000000000010
   000000000000000100 -> 000000000000000100
   000000000000001000 -> 000000000000001000
   000000000000010000 -> 000000000000010000
   000000000000100000 -> 000000000000100000
   000000000001000000 -> 000000000001000000
   000000000010000000 -> 000000000010000000
   000000000100000000 -> 000000000100000000
   000000001000000000 -> 000000001000000000
   000000010000000000 -> 000000010000000000
   000000100000000000 -> 000000100000000000
   000001000000000000 -> 000001000000000000
   000010000000000000 -> 000010000000000000
   000100000000000000 -> 000100000000000000
   001000000000000000 -> 001000000000000000
   010000000000000000 -> 010000000000000000
   100000000000000000 -> 100000000000000000
Encoding state machine r_SM_Main[0:4] (in view: work.UART_RX_104(rtl))
original code -> new code
   00001 -> 000
   00010 -> 001
   00100 -> 010
   01000 -> 011
   10000 -> 100
Encoding state machine fsm_state[3:0] (in view: work.uart_tx_Z1_layer1(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|There are no possible illegal states for state machine fsm_state[3:0] (in view: work.uart_tx_Z1_layer1(verilog)); safe FSM implementation is not required.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 136MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 136MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Oct 03 11:41:52 2024

###########################################################]
Map & Optimize Report

# Thu Oct 03 11:41:52 2024

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.dir_mem[6:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.dir_mem_3[6:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.data_a_escribir[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.eventos[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.ignorar_anterior is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.cuenta[6:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.ignorar_ancho_1 is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.dir_mem_2[6:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.dir_mem_1[6:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.cuenta_pixel[6:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.indice[6:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.borrado is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.pix_count_anterior[20:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|User-specified initial value defined for instance b2v_inst.reg_anterior[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|User-specified initial value defined for instance b2v_inst.reg_ancho_3[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|User-specified initial value defined for instance b2v_inst.reg_ancho_1[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|User-specified initial value defined for instance b2v_inst.reg_ancho_2[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|User-specified initial value defined for instance b2v_inst1.r_Clk_Count[6:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|User-specified initial value defined for instance b2v_inst1.r_Bit_Index[2:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|User-specified initial value defined for instance b2v_inst1.r_RX_DV is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|User-specified initial value defined for instance b2v_inst1.r_RX_Byte[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":52:4:52:5|User-specified initial value defined for instance b2v_inst1.r_RX_Data_R is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":37:36:37:38|User-specified initial value defined for instance b2v_inst1.r_RX_Data is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|User-specified initial value defined for instance b2v_inst4.pix_count_int[12:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: FX107 :"c:\users\gaspar\desktop\prog_fpga\ram.v":11:8:11:13|RAM b2v_inst2.mem_0[7:0] (in view: work.anda_plis(bdf_type)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
Encoding state machine state[0:17] (in view: work.algo_3(rtl))
original code -> new code
   000000000000000001 -> 000000000000000001
   000000000000000010 -> 000000000000000010
   000000000000000100 -> 000000000000000100
   000000000000001000 -> 000000000000001000
   000000000000010000 -> 000000000000010000
   000000000000100000 -> 000000000000100000
   000000000001000000 -> 000000000001000000
   000000000010000000 -> 000000000010000000
   000000000100000000 -> 000000000100000000
   000000001000000000 -> 000000001000000000
   000000010000000000 -> 000000010000000000
   000000100000000000 -> 000000100000000000
   000001000000000000 -> 000001000000000000
   000010000000000000 -> 000010000000000000
   000100000000000000 -> 000100000000000000
   001000000000000000 -> 001000000000000000
   010000000000000000 -> 010000000000000000
   100000000000000000 -> 100000000000000000
@N: MO231 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Found counter in view:work.algo_3(rtl) instance eventos[7:0] 
@W: BN132 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Removing instance b2v_inst.pix_count_anterior[20] because it is equivalent to instance b2v_inst.pix_count_anterior[19]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Removing instance b2v_inst.pix_count_anterior[19] because it is equivalent to instance b2v_inst.pix_count_anterior[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Removing instance b2v_inst.pix_count_anterior[18] because it is equivalent to instance b2v_inst.pix_count_anterior[17]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Removing instance b2v_inst.pix_count_anterior[17] because it is equivalent to instance b2v_inst.pix_count_anterior[16]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Removing instance b2v_inst.pix_count_anterior[16] because it is equivalent to instance b2v_inst.pix_count_anterior[15]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Removing instance b2v_inst.pix_count_anterior[15] because it is equivalent to instance b2v_inst.pix_count_anterior[14]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Removing instance b2v_inst.pix_count_anterior[14] because it is equivalent to instance b2v_inst.pix_count_anterior[13]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: MF179 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":112:8:112:42|Found 21 by 21 bit equality operator ('==') un1_pix_count_anterior (in view: work.algo_3(rtl))
@N: BN362 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Removing sequential instance pix_count_anterior[13] (in view: work.algo_3(rtl)) because it does not drive other instances.
Encoding state machine r_SM_Main[0:4] (in view: work.UART_RX_104(rtl))
original code -> new code
   00001 -> 000
   00010 -> 001
   00100 -> 010
   01000 -> 011
   10000 -> 100
Encoding state machine fsm_state[3:0] (in view: work.uart_tx_Z1_layer1(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|There are no possible illegal states for state machine fsm_state[3:0] (in view: work.uart_tx_Z1_layer1(verilog)); safe FSM implementation is not required.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 136MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 141MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 141MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 141MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 141MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 141MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 141MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 158MB peak: 160MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -3.03ns		 504 /       200
   2		0h:00m:00s		    -3.03ns		 494 /       200
   3		0h:00m:00s		    -2.28ns		 494 /       200
   4		0h:00m:00s		    -2.28ns		 491 /       200
@N: FX271 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Replicating instance b2v_inst.indice[2] (in view: work.anda_plis(bdf_type)) with 18 loads 1 time to improve timing.
@N: FX271 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Replicating instance b2v_inst.indice[1] (in view: work.anda_plis(bdf_type)) with 23 loads 2 times to improve timing.
@N: FX271 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Replicating instance b2v_inst.indice[0] (in view: work.anda_plis(bdf_type)) with 27 loads 2 times to improve timing.
@N: FX271 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Replicating instance b2v_inst.indice[3] (in view: work.anda_plis(bdf_type)) with 15 loads 1 time to improve timing.
@N: FX271 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Replicating instance b2v_inst.indice[4] (in view: work.anda_plis(bdf_type)) with 19 loads 2 times to improve timing.
@N: FX271 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Replicating instance b2v_inst.indice[6] (in view: work.anda_plis(bdf_type)) with 16 loads 1 time to improve timing.
Timing driven replication report
Added 9 Registers via timing driven replication
Added 9 LUTs via timing driven replication

   5		0h:00m:00s		    -1.63ns		 505 /       209
   6		0h:00m:01s		    -1.63ns		 509 /       209


   7		0h:00m:01s		    -1.63ns		 517 /       209
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.ignorar_anterior which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.ignorar_ancho_1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.borrado which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[17] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[16] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[15] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[14] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[13] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_DV which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":37:36:37:38|Unbuffered I/O b2v_inst1.r_RX_Data which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":52:4:52:5|Unbuffered I/O b2v_inst1.r_RX_Data_R which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":174:0:174:5|Unbuffered I/O b2v_inst3.txd_reg which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_fast[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_fast[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_1_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_fast[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_0_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_fast[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_fast[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_4_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_fast[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\ram.v":11:8:11:13|Unbuffered I/O b2v_inst2.mem_0_mem_0_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\ram.v":11:8:11:13|Unbuffered I/O b2v_inst2.mem_0_mem_0_0_0 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O m20_i_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.un2_indice_4_iv_i_o3_1[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.un2_indice_4_iv_i_o3[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3_e[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3_e[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3_e[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3_e[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3_e[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3_e[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3_e[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state_srsts[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state_srsts[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1_e_N_4L6 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst3.bit_counter_21 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1_e[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1_e[1] which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O m20_i_0_a4_1_5 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.un2_indice_4_iv_i_a2_1_x1[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.N_255_i which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.N_69_i_i_o2 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.un2_indice_4_iv_i_o3_x_sx[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.un2_indice_4_0_iv_0_o2_1[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.un2_indice_4_iv_i_o2[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1_e_N_2L1_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1_e_N_2L1_1 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O m20_i_0_a4 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":34:8:34:12|Unbuffered I/O b2v_inst.dir_mem_2_1_sqmuxa_i which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1_e_N_2L1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.N_228_i which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst3.reset_i which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":52:4:52:5|Unbuffered I/O b2v_inst1.r_RX_Data_R which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":174:0:174:5|Unbuffered I/O b2v_inst3.txd_reg which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.ignorar_anterior which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.ignorar_ancho_1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.borrado which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[17] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[16] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[15] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[14] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[13] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_DV which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":37:36:37:38|Unbuffered I/O b2v_inst1.r_RX_Data which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":52:4:52:5|Unbuffered I/O b2v_inst1.r_RX_Data_R which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":174:0:174:5|Unbuffered I/O b2v_inst3.txd_reg which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_fast[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_fast[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_1_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_fast[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_0_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_fast[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_fast[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_4_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_fast[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\ram.v":11:8:11:13|Unbuffered I/O b2v_inst2.mem_0_mem_0_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\ram.v":11:8:11:13|Unbuffered I/O b2v_inst2.mem_0_mem_0_0_0 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O m20_i_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.un2_indice_4_iv_i_o3_1[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.un2_indice_4_iv_i_o3[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3_e[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3_e[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3_e[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3_e[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3_e[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3_e[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3_e[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state_srsts[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state_srsts[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1_e_N_4L6 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst3.bit_counter_21 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1_e[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1_e[1] which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O m20_i_0_a4_1_5 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.un2_indice_4_iv_i_a2_1_x1[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.N_255_i which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.N_69_i_i_o2 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.un2_indice_4_iv_i_o3_x_sx[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.un2_indice_4_0_iv_0_o2_1[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.un2_indice_4_iv_i_o2[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1_e_N_2L1_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1_e_N_2L1_1 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O m20_i_0_a4 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":34:8:34:12|Unbuffered I/O b2v_inst.dir_mem_2_1_sqmuxa_i which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1_e_N_2L1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.N_228_i which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst3.reset_i which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":52:4:52:5|Unbuffered I/O b2v_inst1.r_RX_Data_R which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":174:0:174:5|Unbuffered I/O b2v_inst3.txd_reg which could cause problems in P&R 
@N: FX1017 :|SB_GB inserted on the net reset_i.
@N: FX1017 :|SB_GB inserted on the net N_282_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 162MB peak: 163MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 162MB peak: 163MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 211 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

================================ Non-Gated/Non-Generated Clocks ================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance         
------------------------------------------------------------------------------------------------
@K:CKID0001       clk                 port                   211        b2v_inst3.bit_counter[0]
================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 135MB peak: 163MB)

Writing Analyst data base C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\synwork\anda_plis_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 161MB peak: 163MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\anda_plis.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 162MB peak: 164MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 161MB peak: 164MB)

@W: MT420 |Found inferred clock anda_plis|clk with period 11.69ns. Please declare a user-defined clock on object "p:clk"


##### START OF TIMING REPORT #####[
# Timing Report written on Thu Oct 03 11:41:54 2024
#


Top view:               anda_plis
Requested Frequency:    85.5 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -2.063

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
anda_plis|clk      85.5 MHz      72.7 MHz      11.693        13.757        -2.063     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks                        |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------------
Starting       Ending         |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------------------
anda_plis|clk  anda_plis|clk  |  11.693      -2.063  |  No paths    -      |  No paths    -      |  No paths    -    
=====================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: anda_plis|clk
====================================



Starting Points with Worst Slack
********************************

                             Starting                                                  Arrival           
Instance                     Reference         Type         Pin     Net                Time        Slack 
                             Clock                                                                       
---------------------------------------------------------------------------------------------------------
b2v_inst.state[15]           anda_plis|clk     SB_DFFR      Q       state[15]          0.540       -2.063
b2v_inst.state[17]           anda_plis|clk     SB_DFFS      Q       state[17]          0.540       -2.014
b2v_inst.state[10]           anda_plis|clk     SB_DFFR      Q       state[10]          0.540       -1.174
b2v_inst1.r_Clk_Count[0]     anda_plis|clk     SB_DFFSR     Q       r_Clk_Count[0]     0.540       -1.129
b2v_inst.state[11]           anda_plis|clk     SB_DFFR      Q       state[11]          0.540       -1.125
b2v_inst1.r_Clk_Count[1]     anda_plis|clk     SB_DFFSR     Q       r_Clk_Count[1]     0.540       -1.080
b2v_inst1.r_Clk_Count[3]     anda_plis|clk     SB_DFFSR     Q       r_Clk_Count[3]     0.540       -1.080
b2v_inst1.r_Clk_Count[2]     anda_plis|clk     SB_DFFSR     Q       r_Clk_Count[2]     0.540       -1.059
b2v_inst1.r_Clk_Count[4]     anda_plis|clk     SB_DFFSR     Q       r_Clk_Count[4]     0.540       -1.031
b2v_inst1.r_Clk_Count[5]     anda_plis|clk     SB_DFFSR     Q       r_Clk_Count[5]     0.540       -1.010
=========================================================================================================


Ending Points with Worst Slack
******************************

                              Starting                                                                 Required           
Instance                      Reference         Type             Pin          Net                      Time         Slack 
                              Clock                                                                                       
--------------------------------------------------------------------------------------------------------------------------
b2v_inst.dir_mem[6]           anda_plis|clk     SB_DFF           D            N_206_i                  11.588       -2.063
b2v_inst2.mem_0_mem_0_0_0     anda_plis|clk     SB_RAM256x16     WADDR[0]     dir_mem_RNIKCK23[0]      11.469       -1.174
b2v_inst2.mem_0_mem_0_0_0     anda_plis|clk     SB_RAM256x16     WADDR[3]     dir_mem_RNIPD6T2[3]      11.469       -1.174
b2v_inst2.mem_0_mem_0_0_0     anda_plis|clk     SB_RAM256x16     WADDR[5]     dir_mem_RNID6L23[5]      11.469       -1.174
b2v_inst2.mem_0_mem_0_0_0     anda_plis|clk     SB_RAM256x16     WADDR[6]     dir_mem_RNIIBL23[6]      11.469       -1.174
b2v_inst2.mem_0_mem_0_0_0     anda_plis|clk     SB_RAM256x16     RADDR[0]     dir_mem_RNIKCK23[0]      11.490       -1.153
b2v_inst2.mem_0_mem_0_0_0     anda_plis|clk     SB_RAM256x16     RADDR[3]     dir_mem_RNIPD6T2[3]      11.490       -1.153
b2v_inst2.mem_0_mem_0_0_0     anda_plis|clk     SB_RAM256x16     RADDR[5]     dir_mem_RNID6L23[5]      11.490       -1.153
b2v_inst2.mem_0_mem_0_0_0     anda_plis|clk     SB_RAM256x16     RADDR[6]     dir_mem_RNIIBL23[6]      11.490       -1.153
b2v_inst1.r_Clk_Count[1]      anda_plis|clk     SB_DFFSR         D            r_Clk_Count_6_0_i[1]     11.588       -1.129
==========================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      11.693
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         11.588

    - Propagation time:                      13.652
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -2.063

    Number of logic level(s):                12
    Starting point:                          b2v_inst.state[15] / Q
    Ending point:                            b2v_inst.dir_mem[6] / D
    The start point is clocked by            anda_plis|clk [rising] on pin C
    The end   point is clocked by            anda_plis|clk [rising] on pin C

Instance / Net                                Pin      Pin               Arrival     No. of    
Name                             Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------
b2v_inst.state[15]               SB_DFFR      Q        Out     0.540     0.540       -         
state[15]                        Net          -        -       1.599     -           10        
b2v_inst.state_RNIDMR9_1[15]     SB_LUT4      I0       In      -         2.139       -         
b2v_inst.state_RNIDMR9_1[15]     SB_LUT4      O        Out     0.449     2.588       -         
N_255                            Net          -        -       1.371     -           17        
b2v_inst.dir_mem_RNIR9421[0]     SB_LUT4      I1       In      -         3.959       -         
b2v_inst.dir_mem_RNIR9421[0]     SB_LUT4      O        Out     0.400     4.359       -         
dir_mem_RNIR9421[0]              Net          -        -       0.905     -           1         
b2v_inst.dir_mem_RNI800C1[0]     SB_CARRY     I0       In      -         5.263       -         
b2v_inst.dir_mem_RNI800C1[0]     SB_CARRY     CO       Out     0.258     5.521       -         
un2_indice_cry_0                 Net          -        -       0.014     -           2         
b2v_inst.dir_mem_RNIK2KQ2[1]     SB_CARRY     CI       In      -         5.535       -         
b2v_inst.dir_mem_RNIK2KQ2[1]     SB_CARRY     CO       Out     0.126     5.661       -         
un2_indice_cry_1                 Net          -        -       0.014     -           2         
b2v_inst.dir_mem_RNIOOP34[2]     SB_CARRY     CI       In      -         5.675       -         
b2v_inst.dir_mem_RNIOOP34[2]     SB_CARRY     CO       Out     0.126     5.801       -         
un2_indice_cry_2                 Net          -        -       0.014     -           2         
b2v_inst.dir_mem_RNIUGVC5[3]     SB_CARRY     CI       In      -         5.815       -         
b2v_inst.dir_mem_RNIUGVC5[3]     SB_CARRY     CO       Out     0.126     5.942       -         
un2_indice_cry_3                 Net          -        -       0.014     -           2         
b2v_inst.dir_mem_RNIGPJR6[4]     SB_CARRY     CI       In      -         5.956       -         
b2v_inst.dir_mem_RNIGPJR6[4]     SB_CARRY     CO       Out     0.126     6.082       -         
un2_indice_cry_4                 Net          -        -       0.014     -           2         
b2v_inst.dir_mem_RNO_9[6]        SB_CARRY     CI       In      -         6.096       -         
b2v_inst.dir_mem_RNO_9[6]        SB_CARRY     CO       Out     0.126     6.222       -         
un2_indice_cry_5                 Net          -        -       0.386     -           1         
b2v_inst.dir_mem_RNO_8[6]        SB_LUT4      I3       In      -         6.608       -         
b2v_inst.dir_mem_RNO_8[6]        SB_LUT4      O        Out     0.316     6.924       -         
un2_indice_20[6]                 Net          -        -       1.371     -           1         
b2v_inst.dir_mem_RNO_5[6]        SB_LUT4      I2       In      -         8.295       -         
b2v_inst.dir_mem_RNO_5[6]        SB_LUT4      O        Out     0.379     8.673       -         
dir_mem_RNO_5[6]                 Net          -        -       1.371     -           1         
b2v_inst.dir_mem_RNO_2[6]        SB_LUT4      I2       In      -         10.044      -         
b2v_inst.dir_mem_RNO_2[6]        SB_LUT4      O        Out     0.379     10.423      -         
N_459                            Net          -        -       1.371     -           1         
b2v_inst.dir_mem_RNO[6]          SB_LUT4      I2       In      -         11.794      -         
b2v_inst.dir_mem_RNO[6]          SB_LUT4      O        Out     0.351     12.145      -         
N_206_i                          Net          -        -       1.507     -           1         
b2v_inst.dir_mem[6]              SB_DFF       D        In      -         13.652      -         
===============================================================================================
Total path delay (propagation time + setup) of 13.757 is 3.806(27.7%) logic and 9.951(72.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      11.693
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         11.588

    - Propagation time:                      13.602
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.014

    Number of logic level(s):                12
    Starting point:                          b2v_inst.state[17] / Q
    Ending point:                            b2v_inst.dir_mem[6] / D
    The start point is clocked by            anda_plis|clk [rising] on pin C
    The end   point is clocked by            anda_plis|clk [rising] on pin C

Instance / Net                                Pin      Pin               Arrival     No. of    
Name                             Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------
b2v_inst.state[17]               SB_DFFS      Q        Out     0.540     0.540       -         
state[17]                        Net          -        -       1.599     -           26        
b2v_inst.state_RNIDMR9_1[15]     SB_LUT4      I1       In      -         2.139       -         
b2v_inst.state_RNIDMR9_1[15]     SB_LUT4      O        Out     0.400     2.539       -         
N_255                            Net          -        -       1.371     -           17        
b2v_inst.dir_mem_RNIR9421[0]     SB_LUT4      I1       In      -         3.910       -         
b2v_inst.dir_mem_RNIR9421[0]     SB_LUT4      O        Out     0.400     4.309       -         
dir_mem_RNIR9421[0]              Net          -        -       0.905     -           1         
b2v_inst.dir_mem_RNI800C1[0]     SB_CARRY     I0       In      -         5.214       -         
b2v_inst.dir_mem_RNI800C1[0]     SB_CARRY     CO       Out     0.258     5.472       -         
un2_indice_cry_0                 Net          -        -       0.014     -           2         
b2v_inst.dir_mem_RNIK2KQ2[1]     SB_CARRY     CI       In      -         5.486       -         
b2v_inst.dir_mem_RNIK2KQ2[1]     SB_CARRY     CO       Out     0.126     5.612       -         
un2_indice_cry_1                 Net          -        -       0.014     -           2         
b2v_inst.dir_mem_RNIOOP34[2]     SB_CARRY     CI       In      -         5.626       -         
b2v_inst.dir_mem_RNIOOP34[2]     SB_CARRY     CO       Out     0.126     5.752       -         
un2_indice_cry_2                 Net          -        -       0.014     -           2         
b2v_inst.dir_mem_RNIUGVC5[3]     SB_CARRY     CI       In      -         5.766       -         
b2v_inst.dir_mem_RNIUGVC5[3]     SB_CARRY     CO       Out     0.126     5.893       -         
un2_indice_cry_3                 Net          -        -       0.014     -           2         
b2v_inst.dir_mem_RNIGPJR6[4]     SB_CARRY     CI       In      -         5.907       -         
b2v_inst.dir_mem_RNIGPJR6[4]     SB_CARRY     CO       Out     0.126     6.033       -         
un2_indice_cry_4                 Net          -        -       0.014     -           2         
b2v_inst.dir_mem_RNO_9[6]        SB_CARRY     CI       In      -         6.047       -         
b2v_inst.dir_mem_RNO_9[6]        SB_CARRY     CO       Out     0.126     6.173       -         
un2_indice_cry_5                 Net          -        -       0.386     -           1         
b2v_inst.dir_mem_RNO_8[6]        SB_LUT4      I3       In      -         6.559       -         
b2v_inst.dir_mem_RNO_8[6]        SB_LUT4      O        Out     0.316     6.875       -         
un2_indice_20[6]                 Net          -        -       1.371     -           1         
b2v_inst.dir_mem_RNO_5[6]        SB_LUT4      I2       In      -         8.245       -         
b2v_inst.dir_mem_RNO_5[6]        SB_LUT4      O        Out     0.379     8.624       -         
dir_mem_RNO_5[6]                 Net          -        -       1.371     -           1         
b2v_inst.dir_mem_RNO_2[6]        SB_LUT4      I2       In      -         9.995       -         
b2v_inst.dir_mem_RNO_2[6]        SB_LUT4      O        Out     0.379     10.374      -         
N_459                            Net          -        -       1.371     -           1         
b2v_inst.dir_mem_RNO[6]          SB_LUT4      I2       In      -         11.745      -         
b2v_inst.dir_mem_RNO[6]          SB_LUT4      O        Out     0.351     12.095      -         
N_206_i                          Net          -        -       1.507     -           1         
b2v_inst.dir_mem[6]              SB_DFF       D        In      -         13.602      -         
===============================================================================================
Total path delay (propagation time + setup) of 13.708 is 3.757(27.4%) logic and 9.951(72.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      11.693
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         11.588

    - Propagation time:                      13.560
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.972

    Number of logic level(s):                11
    Starting point:                          b2v_inst.state[15] / Q
    Ending point:                            b2v_inst.dir_mem[6] / D
    The start point is clocked by            anda_plis|clk [rising] on pin C
    The end   point is clocked by            anda_plis|clk [rising] on pin C

Instance / Net                                Pin      Pin               Arrival     No. of    
Name                             Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------
b2v_inst.state[15]               SB_DFFR      Q        Out     0.540     0.540       -         
state[15]                        Net          -        -       1.599     -           10        
b2v_inst.state_RNIDMR9_1[15]     SB_LUT4      I0       In      -         2.139       -         
b2v_inst.state_RNIDMR9_1[15]     SB_LUT4      O        Out     0.449     2.588       -         
N_255                            Net          -        -       1.371     -           17        
b2v_inst.dir_mem_RNIVBO41[1]     SB_LUT4      I0       In      -         3.959       -         
b2v_inst.dir_mem_RNIVBO41[1]     SB_LUT4      O        Out     0.449     4.408       -         
dir_mem_RNIVBO41[1]              Net          -        -       0.905     -           2         
b2v_inst.dir_mem_RNIK2KQ2[1]     SB_CARRY     I0       In      -         5.313       -         
b2v_inst.dir_mem_RNIK2KQ2[1]     SB_CARRY     CO       Out     0.258     5.570       -         
un2_indice_cry_1                 Net          -        -       0.014     -           2         
b2v_inst.dir_mem_RNIOOP34[2]     SB_CARRY     CI       In      -         5.584       -         
b2v_inst.dir_mem_RNIOOP34[2]     SB_CARRY     CO       Out     0.126     5.710       -         
un2_indice_cry_2                 Net          -        -       0.014     -           2         
b2v_inst.dir_mem_RNIUGVC5[3]     SB_CARRY     CI       In      -         5.724       -         
b2v_inst.dir_mem_RNIUGVC5[3]     SB_CARRY     CO       Out     0.126     5.851       -         
un2_indice_cry_3                 Net          -        -       0.014     -           2         
b2v_inst.dir_mem_RNIGPJR6[4]     SB_CARRY     CI       In      -         5.864       -         
b2v_inst.dir_mem_RNIGPJR6[4]     SB_CARRY     CO       Out     0.126     5.991       -         
un2_indice_cry_4                 Net          -        -       0.014     -           2         
b2v_inst.dir_mem_RNO_9[6]        SB_CARRY     CI       In      -         6.005       -         
b2v_inst.dir_mem_RNO_9[6]        SB_CARRY     CO       Out     0.126     6.131       -         
un2_indice_cry_5                 Net          -        -       0.386     -           1         
b2v_inst.dir_mem_RNO_8[6]        SB_LUT4      I3       In      -         6.517       -         
b2v_inst.dir_mem_RNO_8[6]        SB_LUT4      O        Out     0.316     6.832       -         
un2_indice_20[6]                 Net          -        -       1.371     -           1         
b2v_inst.dir_mem_RNO_5[6]        SB_LUT4      I2       In      -         8.204       -         
b2v_inst.dir_mem_RNO_5[6]        SB_LUT4      O        Out     0.379     8.582       -         
dir_mem_RNO_5[6]                 Net          -        -       1.371     -           1         
b2v_inst.dir_mem_RNO_2[6]        SB_LUT4      I2       In      -         9.953       -         
b2v_inst.dir_mem_RNO_2[6]        SB_LUT4      O        Out     0.379     10.332      -         
N_459                            Net          -        -       1.371     -           1         
b2v_inst.dir_mem_RNO[6]          SB_LUT4      I2       In      -         11.703      -         
b2v_inst.dir_mem_RNO[6]          SB_LUT4      O        Out     0.351     12.054      -         
N_206_i                          Net          -        -       1.507     -           1         
b2v_inst.dir_mem[6]              SB_DFF       D        In      -         13.560      -         
===============================================================================================
Total path delay (propagation time + setup) of 13.666 is 3.729(27.3%) logic and 9.937(72.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      11.693
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         11.588

    - Propagation time:                      13.511
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.923

    Number of logic level(s):                11
    Starting point:                          b2v_inst.state[17] / Q
    Ending point:                            b2v_inst.dir_mem[6] / D
    The start point is clocked by            anda_plis|clk [rising] on pin C
    The end   point is clocked by            anda_plis|clk [rising] on pin C

Instance / Net                                Pin      Pin               Arrival     No. of    
Name                             Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------
b2v_inst.state[17]               SB_DFFS      Q        Out     0.540     0.540       -         
state[17]                        Net          -        -       1.599     -           26        
b2v_inst.state_RNIDMR9_1[15]     SB_LUT4      I1       In      -         2.139       -         
b2v_inst.state_RNIDMR9_1[15]     SB_LUT4      O        Out     0.400     2.539       -         
N_255                            Net          -        -       1.371     -           17        
b2v_inst.dir_mem_RNIVBO41[1]     SB_LUT4      I0       In      -         3.910       -         
b2v_inst.dir_mem_RNIVBO41[1]     SB_LUT4      O        Out     0.449     4.359       -         
dir_mem_RNIVBO41[1]              Net          -        -       0.905     -           2         
b2v_inst.dir_mem_RNIK2KQ2[1]     SB_CARRY     I0       In      -         5.263       -         
b2v_inst.dir_mem_RNIK2KQ2[1]     SB_CARRY     CO       Out     0.258     5.521       -         
un2_indice_cry_1                 Net          -        -       0.014     -           2         
b2v_inst.dir_mem_RNIOOP34[2]     SB_CARRY     CI       In      -         5.535       -         
b2v_inst.dir_mem_RNIOOP34[2]     SB_CARRY     CO       Out     0.126     5.661       -         
un2_indice_cry_2                 Net          -        -       0.014     -           2         
b2v_inst.dir_mem_RNIUGVC5[3]     SB_CARRY     CI       In      -         5.675       -         
b2v_inst.dir_mem_RNIUGVC5[3]     SB_CARRY     CO       Out     0.126     5.801       -         
un2_indice_cry_3                 Net          -        -       0.014     -           2         
b2v_inst.dir_mem_RNIGPJR6[4]     SB_CARRY     CI       In      -         5.815       -         
b2v_inst.dir_mem_RNIGPJR6[4]     SB_CARRY     CO       Out     0.126     5.942       -         
un2_indice_cry_4                 Net          -        -       0.014     -           2         
b2v_inst.dir_mem_RNO_9[6]        SB_CARRY     CI       In      -         5.956       -         
b2v_inst.dir_mem_RNO_9[6]        SB_CARRY     CO       Out     0.126     6.082       -         
un2_indice_cry_5                 Net          -        -       0.386     -           1         
b2v_inst.dir_mem_RNO_8[6]        SB_LUT4      I3       In      -         6.468       -         
b2v_inst.dir_mem_RNO_8[6]        SB_LUT4      O        Out     0.316     6.783       -         
un2_indice_20[6]                 Net          -        -       1.371     -           1         
b2v_inst.dir_mem_RNO_5[6]        SB_LUT4      I2       In      -         8.154       -         
b2v_inst.dir_mem_RNO_5[6]        SB_LUT4      O        Out     0.379     8.533       -         
dir_mem_RNO_5[6]                 Net          -        -       1.371     -           1         
b2v_inst.dir_mem_RNO_2[6]        SB_LUT4      I2       In      -         9.904       -         
b2v_inst.dir_mem_RNO_2[6]        SB_LUT4      O        Out     0.379     10.283      -         
N_459                            Net          -        -       1.371     -           1         
b2v_inst.dir_mem_RNO[6]          SB_LUT4      I2       In      -         11.654      -         
b2v_inst.dir_mem_RNO[6]          SB_LUT4      O        Out     0.351     12.004      -         
N_206_i                          Net          -        -       1.507     -           1         
b2v_inst.dir_mem[6]              SB_DFF       D        In      -         13.511      -         
===============================================================================================
Total path delay (propagation time + setup) of 13.617 is 3.680(27.0%) logic and 9.937(73.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      11.693
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         11.588

    - Propagation time:                      13.420
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.832

    Number of logic level(s):                10
    Starting point:                          b2v_inst.state[15] / Q
    Ending point:                            b2v_inst.dir_mem[6] / D
    The start point is clocked by            anda_plis|clk [rising] on pin C
    The end   point is clocked by            anda_plis|clk [rising] on pin C

Instance / Net                                Pin      Pin               Arrival     No. of    
Name                             Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------
b2v_inst.state[15]               SB_DFFR      Q        Out     0.540     0.540       -         
state[15]                        Net          -        -       1.599     -           10        
b2v_inst.state_RNIDMR9_1[15]     SB_LUT4      I0       In      -         2.139       -         
b2v_inst.state_RNIDMR9_1[15]     SB_LUT4      O        Out     0.449     2.588       -         
N_255                            Net          -        -       1.371     -           17        
b2v_inst.dir_mem_RNINV9V[2]      SB_LUT4      I0       In      -         3.959       -         
b2v_inst.dir_mem_RNINV9V[2]      SB_LUT4      O        Out     0.449     4.408       -         
dir_mem_RNINV9V[2]               Net          -        -       0.905     -           2         
b2v_inst.dir_mem_RNIOOP34[2]     SB_CARRY     I0       In      -         5.313       -         
b2v_inst.dir_mem_RNIOOP34[2]     SB_CARRY     CO       Out     0.258     5.570       -         
un2_indice_cry_2                 Net          -        -       0.014     -           2         
b2v_inst.dir_mem_RNIUGVC5[3]     SB_CARRY     CI       In      -         5.584       -         
b2v_inst.dir_mem_RNIUGVC5[3]     SB_CARRY     CO       Out     0.126     5.710       -         
un2_indice_cry_3                 Net          -        -       0.014     -           2         
b2v_inst.dir_mem_RNIGPJR6[4]     SB_CARRY     CI       In      -         5.724       -         
b2v_inst.dir_mem_RNIGPJR6[4]     SB_CARRY     CO       Out     0.126     5.851       -         
un2_indice_cry_4                 Net          -        -       0.014     -           2         
b2v_inst.dir_mem_RNO_9[6]        SB_CARRY     CI       In      -         5.864       -         
b2v_inst.dir_mem_RNO_9[6]        SB_CARRY     CO       Out     0.126     5.991       -         
un2_indice_cry_5                 Net          -        -       0.386     -           1         
b2v_inst.dir_mem_RNO_8[6]        SB_LUT4      I3       In      -         6.377       -         
b2v_inst.dir_mem_RNO_8[6]        SB_LUT4      O        Out     0.316     6.692       -         
un2_indice_20[6]                 Net          -        -       1.371     -           1         
b2v_inst.dir_mem_RNO_5[6]        SB_LUT4      I2       In      -         8.063       -         
b2v_inst.dir_mem_RNO_5[6]        SB_LUT4      O        Out     0.379     8.442       -         
dir_mem_RNO_5[6]                 Net          -        -       1.371     -           1         
b2v_inst.dir_mem_RNO_2[6]        SB_LUT4      I2       In      -         9.813       -         
b2v_inst.dir_mem_RNO_2[6]        SB_LUT4      O        Out     0.379     10.192      -         
N_459                            Net          -        -       1.371     -           1         
b2v_inst.dir_mem_RNO[6]          SB_LUT4      I2       In      -         11.563      -         
b2v_inst.dir_mem_RNO[6]          SB_LUT4      O        Out     0.351     11.913      -         
N_206_i                          Net          -        -       1.507     -           1         
b2v_inst.dir_mem[6]              SB_DFF       D        In      -         13.420      -         
===============================================================================================
Total path delay (propagation time + setup) of 13.525 is 3.602(26.6%) logic and 9.923(73.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 161MB peak: 164MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 161MB peak: 164MB)

---------------------------------------
Resource Usage Report for anda_plis 

Mapping to part: ice40hx4ktq144
Cell usage:
GND             5 uses
SB_CARRY        93 uses
SB_DFF          45 uses
SB_DFFE         10 uses
SB_DFFER        74 uses
SB_DFFES        2 uses
SB_DFFESR       8 uses
SB_DFFR         45 uses
SB_DFFS         5 uses
SB_DFFSR        19 uses
SB_DFFSS        1 use
SB_GB           2 uses
SB_RAM256x16    1 use
VCC             5 uses
SB_LUT4         502 uses

I/O Register bits:                  0
Register bits not including I/Os:   209 (5%)

RAM/ROM usage summary
Block Rams : 1 of 20 (5%)

Total load per clock:
   anda_plis|clk: 211

@S |Mapping Summary:
Total  LUTs: 502 (14%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 502 = 502 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 30MB peak: 164MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Oct 03 11:41:54 2024

###########################################################]


Synthesis exit by 0.
Current Implementation anda_plis_Implmnt its sbt path: C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds


"D:/Programador_fpga/iCEcube2/sbt_backend/bin/win32/opt\edifparser.exe" "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev" "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/anda_plis.edf " "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist" "-pTQ144" "-yC:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/sbt/constraint/anda_plis_pcf_sbt.pcf " -c -e --devicename iCE40HX4K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/anda_plis.edf...
Parsing constraint file: C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/sbt/constraint/anda_plis_pcf_sbt.pcf ...
start to read sdc/scf file C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/anda_plis.scf
sdc_reader OK C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/anda_plis.scf
SB_RAM SB_RAM256x16 SB_RAM40_4K
Stored edif netlist at C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis...
Warning: The terminal b2v_inst2.mem_0_mem_0_0_0:RCLKE is driven by default driver : VCC, Disconnecting it.

write Timing Constraint to C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: anda_plis

EDF Parser run-time: 1 (sec)
edif parser succeed.


"D:/Programador_fpga/iCEcube2/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --outdir "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer" --device-file "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev" --package TQ144 --deviceMarketName iCE40HX4K --sdc-file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer\anda_plis_pl.sdc"
starting placerrunning placerExecuting : D:\Programador_fpga\iCEcube2\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis --outdir C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer --device-file D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev --package TQ144 --deviceMarketName iCE40HX4K --sdc-file C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file D:\Programador_fpga\iCEcube2\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer\anda_plis_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev
Package              - TQ144
Design database      - C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis
SDC file             - C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer
Timing library       - D:\Programador_fpga\iCEcube2\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis/BFPGA_DESIGN_ep
I2065: Reading device file : D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	502
    Number of DFFs      	:	209
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	93
    Number of RAMs      	:	1
    Number of ROMs      	:	0
    Number of IOs       	:	4
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	36
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	15
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	6
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	57
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	560
    Number of DFFs      	:	209
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	93

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	197
        LUT, DFF and CARRY	:	12
    Combinational LogicCells
        Only LUT         	:	311
        CARRY Only       	:	41
        LUT with CARRY   	:	40
    LogicCells                  :	601/3520
    PLBs                        :	89/440
    BRAMs                       :	1/20
    IOs and GBIOs               :	4/107
    PLLs                        :	0/2


I2088: Phase 3, elapsed time : 0.4 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.9 (sec)

Phase 6
I2088: Phase 6, elapsed time : 22.1 (sec)

Final Design Statistics
    Number of LUTs      	:	560
    Number of DFFs      	:	209
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	93
    Number of RAMs      	:	1
    Number of ROMs      	:	0
    Number of IOs       	:	4
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	601/3520
    PLBs                        :	107/440
    BRAMs                       :	1/20
    IOs and GBIOs               :	4/107
    PLLs                        :	0/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: anda_plis|clk | Frequency: 84.79 MHz | Target: 85.54 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 23.8 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"D:/Programador_fpga/iCEcube2/sbt_backend/bin/win32/opt\packer.exe" "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev" "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --package TQ144 --outdir "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer" --DRC_only  --translator "D:\Programador_fpga\iCEcube2\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer\anda_plis_pl.sdc" --dst_sdc_file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 2065
used logic cells: 601
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"D:/Programador_fpga/iCEcube2/sbt_backend/bin/win32/opt\packer.exe" "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev" "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --package TQ144 --outdir "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer" --translator "D:\Programador_fpga\iCEcube2\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer\anda_plis_pl.sdc" --dst_sdc_file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 2065
used logic cells: 601
Translating sdc file C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer\anda_plis_pl.sdc...
Translated sdc file is C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"D:\Programador_fpga\iCEcube2\sbt_backend\bin\win32\opt\sbrouter.exe" "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev" "C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ice40HX8K.lib" "C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc" --outdir "C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : D:\Programador_fpga\iCEcube2\sbt_backend\bin\win32\opt\sbrouter.exe D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\netlist\oadb-anda_plis D:\Programador_fpga\iCEcube2\sbt_backend\devices\ice40HX8K.lib C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc --outdir C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\router --sdf_file C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design anda_plis
Read design time: 0
I1202: Reading Architecture of device iCE40HX4K
Read device time: 5
I1209: Started routing
I1223: Total Nets : 643 
I1212: Iteration  1 :   124 unrouted : 1 seconds
I1212: Iteration  2 :     7 unrouted : 0 seconds
I1212: Iteration  3 :     6 unrouted : 0 seconds
I1212: Iteration  4 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 2
I1206: Completed routing
I1204: Writing Design anda_plis
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 8 seconds
router succeed.

"D:/Programador_fpga/iCEcube2/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.v" --vhdl "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/sbt/outputs/simulation_netlist\anda_plis_sbt.vhd" --lib "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --view rt --device "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev" --splitio  --in-sdc-file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc" --out-sdc-file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\netlister\anda_plis_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.v
Writing C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/sbt/outputs/simulation_netlist\anda_plis_sbt.vhd
Netlister succeeded.

Netlister run-time: 3 (sec)
netlist succeed.


"D:/Programador_fpga/iCEcube2/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --lib-file "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ice40HX8K.lib" --sdc-file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\netlister\anda_plis_sbt.sdc" --sdf-file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.sdf" --report-file "C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\timer\anda_plis_timing.rpt" --device-file "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev" --timing-summary
starting timerrunning timerExecuting : D:\Programador_fpga\iCEcube2\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis --lib-file D:\Programador_fpga\iCEcube2\sbt_backend\devices\ice40HX8K.lib --sdc-file C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\netlister\anda_plis_sbt.sdc --sdf-file C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.sdf --report-file C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\timer\anda_plis_timing.rpt --device-file D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "ipInertedIOPad_clk_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 4 seconds
timer succeed.
timer succeeded.


"D:/Programador_fpga/iCEcube2/sbt_backend/bin/win32/opt\bitmap.exe" "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev" --design "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --device_name iCE40HX4K --package TQ144 --outdir "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
11:47:27
