$date
	Tue Aug 20 22:22:10 2024
$end
$version
	Icarus Verilog
$end
$timescale
	10ps
$end
$scope module test $end
$var wire 1 ! w_out $end
$var reg 1 " a $end
$var reg 1 # b $end
$var reg 1 $ r_CLK $end
$scope module inst $end
$var wire 1 " i_a $end
$var wire 1 # i_b $end
$var wire 1 ! o_out $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0$
0#
0"
0!
$end
#2000
1$
#4000
0$
#6000
1!
1$
1#
#8000
0$
#10000
1$
#12000
0$
#14000
1$
#16000
0$
