INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Sascha/source/repos/esys/project_1_ab5.srcs/sources_1/new/zaehler_8bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'zaehler_8bit'
