{"Source Block": ["hdl/library/util_dacfifo/util_dacfifo.v@94:104@HdlIdDef", "  reg     [(ADDR_WIDTH-1):0]                    dac_raddr = 'b0;\n  reg     [(DATA_WIDTH-1):0]                    dac_data = 'b0;\n\n  // internal wires\n  wire                                          dma_wren;\n  wire    [(DATA_WIDTH-1):0]                    dac_data_s;\n\n  // write interface\n  always @(posedge dma_clk) begin\n    if(dma_rst == 1'b1) begin\n      dma_ready <= 1'b0;\n"], "Clone Blocks": [["hdl/library/util_dacfifo/util_dacfifo.v@93:103", "\n  reg     [(ADDR_WIDTH-1):0]                    dac_raddr = 'b0;\n  reg     [(DATA_WIDTH-1):0]                    dac_data = 'b0;\n\n  // internal wires\n  wire                                          dma_wren;\n  wire    [(DATA_WIDTH-1):0]                    dac_data_s;\n\n  // write interface\n  always @(posedge dma_clk) begin\n    if(dma_rst == 1'b1) begin\n"]], "Diff Content": {"Delete": [[99, "  wire    [(DATA_WIDTH-1):0]                    dac_data_s;\n"]], "Add": [[99, "  wire                                dma_wren;\n"], [99, "  wire    [(DATA_WIDTH-1):0]          dac_data_s;\n"]]}}