axi4stream_vip_axi4streampc.sv,systemverilog,xilinx_vip,I:/mtech/vivado/Vivado/2024.1/data/xilinx_vip/hdl/axi4stream_vip_axi4streampc.sv,incdir="../../../bram.gen/sources_1/bd/design_bram/ipshared/ec67/hdl"incdir="../../../bram.gen/sources_1/bd/design_bram/ipshared/b28c/hdl"
axi_vip_axi4pc.sv,systemverilog,xilinx_vip,I:/mtech/vivado/Vivado/2024.1/data/xilinx_vip/hdl/axi_vip_axi4pc.sv,incdir="../../../bram.gen/sources_1/bd/design_bram/ipshared/ec67/hdl"incdir="../../../bram.gen/sources_1/bd/design_bram/ipshared/b28c/hdl"
xil_common_vip_pkg.sv,systemverilog,xilinx_vip,I:/mtech/vivado/Vivado/2024.1/data/xilinx_vip/hdl/xil_common_vip_pkg.sv,incdir="../../../bram.gen/sources_1/bd/design_bram/ipshared/ec67/hdl"incdir="../../../bram.gen/sources_1/bd/design_bram/ipshared/b28c/hdl"
axi4stream_vip_pkg.sv,systemverilog,xilinx_vip,I:/mtech/vivado/Vivado/2024.1/data/xilinx_vip/hdl/axi4stream_vip_pkg.sv,incdir="../../../bram.gen/sources_1/bd/design_bram/ipshared/ec67/hdl"incdir="../../../bram.gen/sources_1/bd/design_bram/ipshared/b28c/hdl"
axi_vip_pkg.sv,systemverilog,xilinx_vip,I:/mtech/vivado/Vivado/2024.1/data/xilinx_vip/hdl/axi_vip_pkg.sv,incdir="../../../bram.gen/sources_1/bd/design_bram/ipshared/ec67/hdl"incdir="../../../bram.gen/sources_1/bd/design_bram/ipshared/b28c/hdl"
axi4stream_vip_if.sv,systemverilog,xilinx_vip,I:/mtech/vivado/Vivado/2024.1/data/xilinx_vip/hdl/axi4stream_vip_if.sv,incdir="../../../bram.gen/sources_1/bd/design_bram/ipshared/ec67/hdl"incdir="../../../bram.gen/sources_1/bd/design_bram/ipshared/b28c/hdl"
axi_vip_if.sv,systemverilog,xilinx_vip,I:/mtech/vivado/Vivado/2024.1/data/xilinx_vip/hdl/axi_vip_if.sv,incdir="../../../bram.gen/sources_1/bd/design_bram/ipshared/ec67/hdl"incdir="../../../bram.gen/sources_1/bd/design_bram/ipshared/b28c/hdl"
clk_vip_if.sv,systemverilog,xilinx_vip,I:/mtech/vivado/Vivado/2024.1/data/xilinx_vip/hdl/clk_vip_if.sv,incdir="../../../bram.gen/sources_1/bd/design_bram/ipshared/ec67/hdl"incdir="../../../bram.gen/sources_1/bd/design_bram/ipshared/b28c/hdl"
rst_vip_if.sv,systemverilog,xilinx_vip,I:/mtech/vivado/Vivado/2024.1/data/xilinx_vip/hdl/rst_vip_if.sv,incdir="../../../bram.gen/sources_1/bd/design_bram/ipshared/ec67/hdl"incdir="../../../bram.gen/sources_1/bd/design_bram/ipshared/b28c/hdl"
xpm_cdc.sv,systemverilog,xpm,I:/mtech/vivado/Vivado/2024.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv,incdir="../../../bram.gen/sources_1/bd/design_bram/ipshared/ec67/hdl"incdir="../../../bram.gen/sources_1/bd/design_bram/ipshared/b28c/hdl"
xpm_memory.sv,systemverilog,xpm,I:/mtech/vivado/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv,incdir="../../../bram.gen/sources_1/bd/design_bram/ipshared/ec67/hdl"incdir="../../../bram.gen/sources_1/bd/design_bram/ipshared/b28c/hdl"
xpm_VCOMP.vhd,vhdl,xpm,I:/mtech/vivado/Vivado/2024.1/data/ip/xpm/xpm_VCOMP.vhd,incdir="../../../bram.gen/sources_1/bd/design_bram/ipshared/ec67/hdl"incdir="../../../bram.gen/sources_1/bd/design_bram/ipshared/b28c/hdl"
i2s_master_rx.v,verilog,xil_defaultlib,I:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.srcs/sources_1/new/i2s_master_rx.v,incdir="../../../bram.gen/sources_1/bd/design_bram/ipshared/ec67/hdl"incdir="../../../bram.gen/sources_1/bd/design_bram/ipshared/b28c/hdl"
i2s_master_tx.v,verilog,xil_defaultlib,I:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.srcs/sources_1/new/i2s_master_tx.v,incdir="../../../bram.gen/sources_1/bd/design_bram/ipshared/ec67/hdl"incdir="../../../bram.gen/sources_1/bd/design_bram/ipshared/b28c/hdl"
i2s_module.v,verilog,xil_defaultlib,I:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.srcs/sources_1/new/i2s_module.v,incdir="../../../bram.gen/sources_1/bd/design_bram/ipshared/ec67/hdl"incdir="../../../bram.gen/sources_1/bd/design_bram/ipshared/b28c/hdl"
tb_i2s_module.v,verilog,xil_defaultlib,I:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.srcs/sim_1/new/tb_i2s_module.v,incdir="../../../bram.gen/sources_1/bd/design_bram/ipshared/ec67/hdl"incdir="../../../bram.gen/sources_1/bd/design_bram/ipshared/b28c/hdl"
glbl.v,Verilog,xil_defaultlib,glbl.v
