
"C:/lscc/radiant/2023.1/tcltk/windows/bin/tclsh" "fpga_poc_impl_1_synthesize.tcl"

synthesis -f fpga_poc_impl_1_lattice.synproj
synthesis:  version Radiant Software (64-bit) 2023.1.0.43.3

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.
Thu Nov 21 21:18:53 2024


Command Line:  C:\lscc\radiant\2023.1\ispfpga\bin\nt64\synthesis.exe -f fpga_poc_impl_1_lattice.synproj -gui -msgset Z:/senior_design/perceptron_v1/fpga_poc/promote.xml 

INFO <35002000> - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is iCE40UP.
The -t option is SG48.
The -sp option is High-Performance_1.2V.
The -p option is iCE40UP5K.
                                                          


##########################################################


### Lattice Family     : iCE40UP


### Device             : iCE40UP5K


### Package            : SG48


### Performance Grade  : High-Performance_1.2V


                                                         


INFO <35001786> - User-Selected Strategy Settings
Optimization goal = Area
Top-level module name = perceptron_v1.
Target frequency = 200.000000 MHz.
Maximum fanout = 1000.
Timing path count = 3 (default)
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true
DSP utilization = 100.000000 %
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1


Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output HDL file name = fpga_poc_impl_1.vm.
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-vh2008

-path C:/lscc/radiant/2023.1/ispfpga/ice40tp/data (searchpath added)
-path Z:/senior_design/perceptron_v1/fpga_poc (searchpath added)
-path Z:/senior_design/perceptron_v1/fpga_poc/impl_1 (searchpath added)
Mixed language design
Verilog design file = C:/lscc/radiant/2023.1/ip/pmi/pmi_iCE40UP.v
VHDL library = pmi
VHDL design file = C:/lscc/radiant/2023.1/ip/pmi/pmi_iCE40UP.vhd
VHDL library = work
VHDL design file = Z:/senior_design/perceptron_v1/fpga_poc/source/impl_1/top.vhd
VHDL library = work
VHDL design file = Z:/senior_design/perceptron_v1/fpga_poc/source/impl_1/activation.vhd
VHDL library = work
VHDL design file = Z:/senior_design/perceptron_v1/fpga_poc/source/impl_1/mult.vhd
VHDL library = work
VHDL design file = Z:/senior_design/perceptron_v1/fpga_poc/source/impl_1/array_pkg.vhd
VHDL library = work
VHDL design file = Z:/senior_design/perceptron_v1/fpga_poc/source/impl_1/rom.vhd
VHDL library = work
VHDL design file = Z:/senior_design/perceptron_v1/fpga_poc/source/impl_1/sevenseg.vhd
The -r option is OFF. [ Remove LOC Properties is OFF. ]
WARNING <35935050> - input port TRIM9 is not connected on this instance. VDB-5050
WARNING <35935050> - input port TRIM8 is not connected on this instance. VDB-5050
WARNING <35935050> - input port TRIM7 is not connected on this instance. VDB-5050
WARNING <35935050> - input port TRIM6 is not connected on this instance. VDB-5050
WARNING <35935050> - input port TRIM5 is not connected on this instance. VDB-5050
WARNING <35935050> - input port TRIM4 is not connected on this instance. VDB-5050
WARNING <35935050> - input port TRIM3 is not connected on this instance. VDB-5050
WARNING <35935050> - input port TRIM2 is not connected on this instance. VDB-5050
WARNING <35935050> - input port TRIM1 is not connected on this instance. VDB-5050
WARNING <35935050> - input port TRIM0 is not connected on this instance. VDB-5050
WARNING <35935050> - input port I is not connected on this instance. VDB-5050
Compile design.
Compile Design Begin
Analyzing Verilog file c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.v. VERI-1482
c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.v(1): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/pmi_addsub.v. VERI-1328
c:/lscc/radiant/2023.1/ip/pmi/pmi_addsub.v(40): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/../common/adder_subtractor/rtl/lscc_add_sub.v. VERI-1328
c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.v(2): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/pmi_add.v. VERI-1328
c:/lscc/radiant/2023.1/ip/pmi/pmi_add.v(50): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/../common/adder/rtl/lscc_adder.v. VERI-1328
c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.v(3): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/pmi_complex_mult.v. VERI-1328
c:/lscc/radiant/2023.1/ip/pmi/pmi_complex_mult.v(52): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/../common/complex_mult/rtl/lscc_complex_mult.v. VERI-1328
c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.v(4): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/pmi_counter.v. VERI-1328
c:/lscc/radiant/2023.1/ip/pmi/pmi_counter.v(39): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/../common/counter/rtl/lscc_cntr.v. VERI-1328
c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.v(5): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/pmi_fifo.v. VERI-1328
c:/lscc/radiant/2023.1/ip/pmi/pmi_fifo.v(44): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/../avant/fifo/rtl/lscc_fifo.v. VERI-1328
c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.v(6): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/pmi_fifo_dc.v. VERI-1328
c:/lscc/radiant/2023.1/ip/pmi/pmi_fifo_dc.v(47): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/../avant/fifo_dc/rtl/lscc_fifo_dc.v. VERI-1328
c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.v(7): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/pmi_mac.v. VERI-1328
c:/lscc/radiant/2023.1/ip/pmi/pmi_mac.v(52): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/../common/mult_accumulate/rtl/lscc_mult_accumulate.v. VERI-1328
c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.v(8): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/pmi_multaddsubsum.v. VERI-1328
c:/lscc/radiant/2023.1/ip/pmi/pmi_multaddsubsum.v(53): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/../common/mult_add_sub_sum/rtl/lscc_mult_add_sub_sum.v. VERI-1328
c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.v(9): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/pmi_multaddsub.v. VERI-1328
c:/lscc/radiant/2023.1/ip/pmi/pmi_multaddsub.v(52): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/../common/mult_add_sub/rtl/lscc_mult_add_sub.v. VERI-1328
c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.v(10): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/pmi_mult.v. VERI-1328
c:/lscc/radiant/2023.1/ip/pmi/pmi_mult.v(51): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/../common/multiplier/rtl/lscc_multiplier.v. VERI-1328
c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.v(11): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/pmi_ram_dp.v. VERI-1328
c:/lscc/radiant/2023.1/ip/pmi/pmi_ram_dp.v(48): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/../avant/ram_dp/rtl/lscc_ram_dp.v. VERI-1328
c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.v(12): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/pmi_ram_dq.v. VERI-1328
c:/lscc/radiant/2023.1/ip/pmi/pmi_ram_dq.v(45): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/../avant/ram_dq/rtl/lscc_ram_dq.v. VERI-1328
c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.v(13): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/pmi_rom.v. VERI-1328
c:/lscc/radiant/2023.1/ip/pmi/pmi_rom.v(45): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/../avant/rom/rtl/lscc_rom.v. VERI-1328
c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.v(14): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/pmi_sub.v. VERI-1328
c:/lscc/radiant/2023.1/ip/pmi/pmi_sub.v(50): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/../common/subtractor/rtl/lscc_subtractor.v. VERI-1328
c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.v(15): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/pmi_ram_dp_be.v. VERI-1328
c:/lscc/radiant/2023.1/ip/pmi/pmi_ram_dp_be.v(49): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/../avant/ram_dp/rtl/lscc_ram_dp.v. VERI-1328
c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.v(16): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/pmi_ram_dq_be.v. VERI-1328
c:/lscc/radiant/2023.1/ip/pmi/pmi_ram_dq_be.v(45): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/../avant/ram_dq/rtl/lscc_ram_dq.v. VERI-1328
c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.v(17): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/pmi_dsp.v. VERI-1328
Analyzing VHDL file c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.vhd. VHDL-1481
Analyzing VHDL file c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.vhd

INFO <35921014> - c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.vhd(4): analyzing package components. VHDL-1014
Analyzing VHDL file z:/senior_design/perceptron_v1/fpga_poc/source/impl_1/array_pkg.vhd. VHDL-1481
Analyzing VHDL file z:/senior_design/perceptron_v1/fpga_poc/source/impl_1/array_pkg.vhd

INFO <35921014> - z:/senior_design/perceptron_v1/fpga_poc/source/impl_1/array_pkg.vhd(4): analyzing package array_pkg. VHDL-1014
Analyzing VHDL file z:/senior_design/perceptron_v1/fpga_poc/source/impl_1/top.vhd. VHDL-1481
Analyzing VHDL file z:/senior_design/perceptron_v1/fpga_poc/source/impl_1/top.vhd

INFO <35921012> - z:/senior_design/perceptron_v1/fpga_poc/source/impl_1/top.vhd(6): analyzing entity perceptron_v1. VHDL-1012
INFO <35921010> - z:/senior_design/perceptron_v1/fpga_poc/source/impl_1/top.vhd(16): analyzing architecture structural. VHDL-1010
Analyzing VHDL file z:/senior_design/perceptron_v1/fpga_poc/source/impl_1/activation.vhd. VHDL-1481
Analyzing VHDL file z:/senior_design/perceptron_v1/fpga_poc/source/impl_1/activation.vhd

INFO <35921012> - z:/senior_design/perceptron_v1/fpga_poc/source/impl_1/activation.vhd(5): analyzing entity activation. VHDL-1012
INFO <35921010> - z:/senior_design/perceptron_v1/fpga_poc/source/impl_1/activation.vhd(12): analyzing architecture dataflow. VHDL-1010
Analyzing VHDL file z:/senior_design/perceptron_v1/fpga_poc/source/impl_1/mult.vhd. VHDL-1481
Analyzing VHDL file z:/senior_design/perceptron_v1/fpga_poc/source/impl_1/mult.vhd

INFO <35921012> - z:/senior_design/perceptron_v1/fpga_poc/source/impl_1/mult.vhd(7): analyzing entity mult. VHDL-1012
INFO <35921010> - z:/senior_design/perceptron_v1/fpga_poc/source/impl_1/mult.vhd(16): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file z:/senior_design/perceptron_v1/fpga_poc/source/impl_1/rom.vhd. VHDL-1481
Analyzing VHDL file z:/senior_design/perceptron_v1/fpga_poc/source/impl_1/rom.vhd

INFO <35921012> - z:/senior_design/perceptron_v1/fpga_poc/source/impl_1/rom.vhd(6): analyzing entity rom. VHDL-1012
INFO <35921010> - z:/senior_design/perceptron_v1/fpga_poc/source/impl_1/rom.vhd(14): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file z:/senior_design/perceptron_v1/fpga_poc/source/impl_1/sevenseg.vhd. VHDL-1481
Analyzing VHDL file z:/senior_design/perceptron_v1/fpga_poc/source/impl_1/sevenseg.vhd

INFO <35921012> - z:/senior_design/perceptron_v1/fpga_poc/source/impl_1/sevenseg.vhd(5): analyzing entity sevenseg. VHDL-1012
INFO <35921010> - z:/senior_design/perceptron_v1/fpga_poc/source/impl_1/sevenseg.vhd(12): analyzing architecture synth. VHDL-1010
The default VHDL library search path is now "Z:/senior_design/perceptron_v1/fpga_poc/impl_1". VHDL-1504
Top module language type = VHDL.
Top module name (VHDL, mixed language): perceptron_v1
                                                         


### Number of Logic Cells: 5280


### Number of RAM Blocks: 30


### Number of DSP Blocks: 8


### Number of PLLs: 1


### Number of IO Pins: 56


##########################################################


                                                         


WARNING <35001771> - Initial value found on net perceptron_output[15] will be ignored due to unrecognized driver type
WARNING <35001771> - Initial value found on net perceptron_output[14] will be ignored due to unrecognized driver type
WARNING <35001771> - Initial value found on net perceptron_output[13] will be ignored due to unrecognized driver type
WARNING <35001771> - Initial value found on net perceptron_output[12] will be ignored due to unrecognized driver type
WARNING <35001771> - Initial value found on net perceptron_output[11] will be ignored due to unrecognized driver type
WARNING <35001771> - Initial value found on net perceptron_output[10] will be ignored due to unrecognized driver type
WARNING <35001771> - Initial value found on net perceptron_output[9] will be ignored due to unrecognized driver type
WARNING <35001771> - Initial value found on net perceptron_output[8] will be ignored due to unrecognized driver type
WARNING <35001771> - Initial value found on net perceptron_output[7] will be ignored due to unrecognized driver type
WARNING <35001771> - Initial value found on net perceptron_output[6] will be ignored due to unrecognized driver type
WARNING <35001771> - Initial value found on net perceptron_output[5] will be ignored due to unrecognized driver type
WARNING <35001771> - Initial value found on net perceptron_output[4] will be ignored due to unrecognized driver type
WARNING <35001771> - Initial value found on net perceptron_output[3] will be ignored due to unrecognized driver type
WARNING <35001771> - Initial value found on net perceptron_output[2] will be ignored due to unrecognized driver type
WARNING <35001771> - Initial value found on net perceptron_output[1] will be ignored due to unrecognized driver type
WARNING <35001771> - Initial value found on net perceptron_output[0] will be ignored due to unrecognized driver type
z:/senior_design/perceptron_v1/fpga_poc/source/impl_1/mult.vhd(18): ram weights_original_ramnet has no write-port on it. VDB-1038
CRITICAL <35001747> - Bit 7 of Register rom_bytes[3] is stuck at Zero
CRITICAL <35001747> - Bit 6 of Register rom_bytes[3] is stuck at Zero
CRITICAL <35001747> - Bit 5 of Register rom_bytes[3] is stuck at Zero
CRITICAL <35001747> - Bit 4 of Register rom_bytes[3] is stuck at Zero
CRITICAL <35001747> - Bit 3 of Register rom_bytes[3] is stuck at Zero
CRITICAL <35001747> - Bit 2 of Register rom_bytes[3] is stuck at Zero
CRITICAL <35001747> - Bit 1 of Register rom_bytes[3] is stuck at Zero
CRITICAL <35001747> - Bit 0 of Register rom_bytes[3] is stuck at Zero
CRITICAL <35001747> - Bit 7 of Register output_array[0] is stuck at Zero
CRITICAL <35001747> - Bit 6 of Register output_array[0] is stuck at Zero
CRITICAL <35001747> - Bit 5 of Register output_array[0] is stuck at Zero
CRITICAL <35001747> - Bit 4 of Register output_array[0] is stuck at Zero
CRITICAL <35001747> - Bit 3 of Register output_array[0] is stuck at Zero
CRITICAL <35001747> - Bit 2 of Register output_array[0] is stuck at Zero
CRITICAL <35001747> - Bit 1 of Register output_array[0] is stuck at Zero
CRITICAL <35001747> - Bit 0 of Register output_array[0] is stuck at Zero



CRITICAL <35001747> - Bit 7 of Register \memory/rom_bytes[1] is stuck at Zero
CRITICAL <35001747> - Bit 6 of Register \memory/rom_bytes[1] is stuck at Zero
CRITICAL <35001747> - Bit 5 of Register \memory/rom_bytes[1] is stuck at Zero
CRITICAL <35001747> - Bit 3 of Register \memory/rom_bytes[1] is stuck at Zero
CRITICAL <35001747> - Bit 1 of Register \memory/rom_bytes[1] is stuck at Zero
CRITICAL <35001747> - Bit 0 of Register \memory/rom_bytes[1] is stuck at Zero
CRITICAL <35001747> - Bit 7 of Register \memory/rom_bytes[2] is stuck at Zero
CRITICAL <35001747> - Bit 6 of Register \memory/rom_bytes[2] is stuck at Zero
CRITICAL <35001747> - Bit 7 of Register \memory/rom_bytes[5] is stuck at Zero
CRITICAL <35001747> - Bit 0 of Register \memory/rom_bytes[5] is stuck at Zero
CRITICAL <35001747> - Bit 7 of Register \memory/rom_bytes[6] is stuck at Zero
CRITICAL <35001747> - Bit 7 of Register \memory/rom_bytes[7] is stuck at Zero
CRITICAL <35001747> - Bit 6 of Register \memory/rom_bytes[7] is stuck at Zero
CRITICAL <35001747> - Bit 2 of Register \memory/rom_bytes[7] is stuck at Zero
CRITICAL <35001747> - Bit 7 of Register \memory/rom_bytes[8] is stuck at Zero
CRITICAL <35001747> - Bit 6 of Register \memory/rom_bytes[8] is stuck at Zero
CRITICAL <35001747> - Bit 4 of Register \memory/rom_bytes[8] is stuck at Zero
CRITICAL <35001747> - Bit 7 of Register \memory/rom_bytes[9] is stuck at Zero
CRITICAL <35001747> - Bit 6 of Register \memory/rom_bytes[9] is stuck at Zero
CRITICAL <35001747> - Bit 7 of Register \memory/rom_bytes[10] is stuck at Zero
CRITICAL <35001747> - Bit 7 of Register \memory/rom_bytes[11] is stuck at Zero
CRITICAL <35001747> - Bit 6 of Register \memory/rom_bytes[11] is stuck at Zero
CRITICAL <35001747> - Bit 3 of Register \memory/rom_bytes[11] is stuck at Zero
CRITICAL <35001747> - Bit 7 of Register \memory/rom_bytes[12] is stuck at Zero
CRITICAL <35001747> - Bit 6 of Register \memory/rom_bytes[12] is stuck at Zero
CRITICAL <35001747> - Bit 5 of Register \memory/rom_bytes[12] is stuck at Zero
CRITICAL <35001747> - Bit 4 of Register \memory/rom_bytes[12] is stuck at Zero
CRITICAL <35001747> - Bit 3 of Register \memory/rom_bytes[12] is stuck at Zero
CRITICAL <35001747> - Bit 1 of Register \memory/rom_bytes[12] is stuck at Zero
CRITICAL <35001747> - Bit 7 of Register \memory/rom_bytes[13] is stuck at Zero
CRITICAL <35001747> - Bit 6 of Register \memory/rom_bytes[13] is stuck at Zero
CRITICAL <35001747> - Bit 7 of Register \memory/rom_bytes[14] is stuck at Zero
CRITICAL <35001747> - Bit 6 of Register \memory/rom_bytes[14] is stuck at Zero
CRITICAL <35001747> - Bit 5 of Register \memory/rom_bytes[14] is stuck at Zero
CRITICAL <35001747> - Bit 7 of Register \memory/output_array[1] is stuck at Zero
CRITICAL <35001747> - Bit 6 of Register \memory/output_array[1] is stuck at Zero
CRITICAL <35001747> - Bit 5 of Register \memory/output_array[1] is stuck at Zero
CRITICAL <35001747> - Bit 3 of Register \memory/output_array[1] is stuck at Zero
CRITICAL <35001747> - Bit 1 of Register \memory/output_array[1] is stuck at Zero
CRITICAL <35001747> - Bit 0 of Register \memory/output_array[1] is stuck at Zero
CRITICAL <35001747> - Bit 7 of Register \memory/output_array[2] is stuck at Zero
CRITICAL <35001747> - Bit 6 of Register \memory/output_array[2] is stuck at Zero
CRITICAL <35001747> - Bit 7 of Register \memory/output_array[5] is stuck at Zero
CRITICAL <35001747> - Bit 0 of Register \memory/output_array[5] is stuck at Zero
CRITICAL <35001747> - Bit 7 of Register \memory/output_array[6] is stuck at Zero
CRITICAL <35001747> - Bit 7 of Register \memory/output_array[7] is stuck at Zero
CRITICAL <35001747> - Bit 6 of Register \memory/output_array[7] is stuck at Zero
CRITICAL <35001747> - Bit 2 of Register \memory/output_array[7] is stuck at Zero
CRITICAL <35001747> - Bit 7 of Register \memory/output_array[8] is stuck at Zero
CRITICAL <35001747> - Bit 6 of Register \memory/output_array[8] is stuck at Zero
CRITICAL <35001747> - Bit 4 of Register \memory/output_array[8] is stuck at Zero
CRITICAL <35001747> - Bit 7 of Register \memory/output_array[9] is stuck at Zero
CRITICAL <35001747> - Bit 6 of Register \memory/output_array[9] is stuck at Zero
CRITICAL <35001747> - Bit 7 of Register \memory/output_array[10] is stuck at Zero
CRITICAL <35001747> - Bit 7 of Register \memory/output_array[11] is stuck at Zero
CRITICAL <35001747> - Bit 6 of Register \memory/output_array[11] is stuck at Zero
CRITICAL <35001747> - Bit 3 of Register \memory/output_array[11] is stuck at Zero
CRITICAL <35001747> - Bit 7 of Register \memory/output_array[12] is stuck at Zero
CRITICAL <35001747> - Bit 6 of Register \memory/output_array[12] is stuck at Zero
CRITICAL <35001747> - Bit 5 of Register \memory/output_array[12] is stuck at Zero
CRITICAL <35001747> - Bit 4 of Register \memory/output_array[12] is stuck at Zero
CRITICAL <35001747> - Bit 3 of Register \memory/output_array[12] is stuck at Zero
CRITICAL <35001747> - Bit 1 of Register \memory/output_array[12] is stuck at Zero
CRITICAL <35001747> - Bit 7 of Register \memory/output_array[13] is stuck at Zero
CRITICAL <35001747> - Bit 6 of Register \memory/output_array[13] is stuck at Zero
CRITICAL <35001747> - Bit 7 of Register \memory/output_array[14] is stuck at Zero
CRITICAL <35001747> - Bit 6 of Register \memory/output_array[14] is stuck at Zero
CRITICAL <35001747> - Bit 5 of Register \memory/output_array[14] is stuck at Zero
Mapped 1 multiplier(s)


Duplicate register/latch removal. \memory/rom_bytes[14]_i5 is a one-to-one match with \memory/rom_bytes[5]_i5.
Duplicate register/latch removal. \memory/rom_bytes[14]_i2 is a one-to-one match with \memory/rom_bytes[2]_i6.
Duplicate register/latch removal. \memory/rom_bytes[13]_i3 is a one-to-one match with \memory/rom_bytes[6]_i1.
Duplicate register/latch removal. \memory/rom_bytes[11]_i5 is a one-to-one match with \memory/rom_bytes[8]_i2.
Duplicate register/latch removal. \memory/rom_bytes[11]_i4 is a one-to-one match with \memory/rom_bytes[9]_i4.
Duplicate register/latch removal. \memory/rom_bytes[11]_i3 is a one-to-one match with \memory/rom_bytes[5]_i6.
Duplicate register/latch removal. \memory/rom_bytes[11]_i2 is a one-to-one match with \memory/rom_bytes[7]_i3.
Duplicate register/latch removal. \memory/rom_bytes[10]_i5 is a one-to-one match with \memory/rom_bytes[6]_i6.
Duplicate register/latch removal. \memory/rom_bytes[8]_i1 is a one-to-one match with \memory/rom_bytes[11]_i2.
Duplicate register/latch removal. \memory/rom_bytes[11]_i1 is a one-to-one match with \memory/rom_bytes[14]_i2.
Duplicate register/latch removal. \memory/rom_bytes[8]_i5 is a one-to-one match with \memory/rom_bytes[7]_i5.
Duplicate register/latch removal. \memory/rom_bytes[8]_i3 is a one-to-one match with \memory/rom_bytes[7]_i2.
Duplicate register/latch removal. \memory/rom_bytes[5]_i2 is a one-to-one match with \memory/rom_bytes[2]_i3.
Duplicate register/latch removal. \memory/output_array[7]_i3 is a one-to-one match with \memory/output_array[11]_i2.
Duplicate register/latch removal. \memory/output_array[7]_i2 is a one-to-one match with \memory/output_array[8]_i3.
Duplicate register/latch removal. \memory/output_array[6]_i6 is a one-to-one match with \memory/output_array[10]_i5.
Duplicate register/latch removal. \memory/output_array[5]_i6 is a one-to-one match with \memory/output_array[11]_i3.
Duplicate register/latch removal. \memory/output_array[5]_i5 is a one-to-one match with \memory/output_array[14]_i5.
Duplicate register/latch removal. \memory/output_array[5]_i2 is a one-to-one match with \memory/output_array[2]_i3.
Duplicate register/latch removal. \memory/output_array[2]_i6 is a one-to-one match with \memory/output_array[14]_i2.
Duplicate register/latch removal. \memory/rom_bytes[11]_i3 is a one-to-one match with \memory/rom_bytes[8]_i5.
Duplicate register/latch removal. \memory/output_array[6]_i1 is a one-to-one match with \memory/output_array[13]_i3.
Duplicate register/latch removal. \memory/output_array[8]_i1 is a one-to-one match with \memory/output_array[7]_i3.
Duplicate register/latch removal. \memory/output_array[11]_i1 is a one-to-one match with \memory/output_array[2]_i6.
Duplicate register/latch removal. \memory/output_array[11]_i5 is a one-to-one match with \memory/output_array[8]_i2.
Duplicate register/latch removal. \memory/output_array[11]_i4 is a one-to-one match with \memory/output_array[9]_i4.
Duplicate register/latch removal. \memory/output_array[8]_i5 is a one-to-one match with \memory/output_array[7]_i5.
Duplicate register/latch removal. \memory/output_array[5]_i6 is a one-to-one match with \memory/output_array[8]_i5.
WARNING <35001779> - Initial value found on instance rst will be ignored.
WARNING <35001779> - Initial value found on instance \perceptron/temp_output_i11 will be ignored.

################### Begin Area Report (perceptron_v1)######################
Number of register bits => 172 of 5280 (3 % )
CCU2 => 30
FD1P3XZ => 172
IB => 4
LUT4 => 134
MAC16 => 1
OB => 8
################### End Area Report ##################
Number of odd-length carry chains : 1
Number of even-length carry chains : 2

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 2
  Net : clk_12MHz_c, loads : 0
  Net : clk, loads : 1
Clock Enable Nets
Number of Clock Enables: 0
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : rst, loads : 66
  Net : image_address_c_0, loads : 48
  Net : perceptron/count_0__N_176, loads : 48
  Net : image_address_c_2, loads : 47
  Net : image_address_c_1, loads : 46
  Net : perceptron/count[0], loads : 45
  Net : perceptron/count[1], loads : 34
  Net : perceptron/count[2], loads : 21
  Net : perceptron/count[3], loads : 20
  Net : perceptron_output_0__N_16, loads : 16
################### End Clock Report ##################

Peak Memory Usage: 106 MB

--------------------------------------------------------------
Total CPU Time: 2 secs 
Total REAL Time: 4 secs 
--------------------------------------------------------------


postsyn -a iCE40UP -p iCE40UP5K -t SG48 -sp High-Performance_1.2V -oc Industrial -top -w -o fpga_poc_impl_1_syn.udb fpga_poc_impl_1.vm
POSTSYN: Post Synthesis Process Radiant Software (64-bit) 2023.1.0.43.3
Command Line: postsyn -a iCE40UP -p iCE40UP5K -t SG48 -sp High-Performance_1.2V -oc Industrial -top -w -o fpga_poc_impl_1_syn.udb -gui -msgset Z:/senior_design/perceptron_v1/fpga_poc/promote.xml fpga_poc_impl_1.vm 
   Architecture:     iCE40UP
   Device:           iCE40UP5K
   Package:          SG48
   Performance:      High-Performance_1.2V
Reading input file 'fpga_poc_impl_1.vm' ...
CPU Time to convert: 0.109375
REAL Time to convert: 1
convert PEAK Memory Usage: 30 MB
convert CURRENT Memory Usage: 30 MB
Removing unused logic ...
Starting design annotation....
 
Constraint Summary:
   Total number of constraints: 0
   Total number of constraints dropped: 0
 
Writing output file 'fpga_poc_impl_1_syn.udb'.
POSTSYN finished successfully.
Total CPU Time: 0 secs 
Total REAL Time: 0 secs 
Peak Memory Usage: 34 MB


map -i "fpga_poc_impl_1_syn.udb" -pdc "Z:/senior_design/perceptron_v1/fpga_poc/pins.pdc" -o "fpga_poc_impl_1_map.udb" -mp "fpga_poc_impl_1.mrp" -hierrpt     
map:  version Radiant Software (64-bit) 2023.1.0.43.3

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.

Command line:   map -i fpga_poc_impl_1_syn.udb -pdc Z:/senior_design/perceptron_v1/fpga_poc/pins.pdc -o fpga_poc_impl_1_map.udb -mp fpga_poc_impl_1.mrp -hierrpt -gui 

Loading device for application GENERIC from file 'itpa08.nph' in environment: C:/lscc/radiant/2023.1/ispfpga.
Package Status:                     Preliminary    Version 1.5.



   Remove unused logic

   Do not produce over sized UDBs.

Design:  perceptron_v1
Family:  iCE40UP
Device:  iCE40UP5K
Package: SG48
Performance Grade:  High-Performance_1.2V

Running general design DRC...

Removing unused logic...

Optimizing...




Design Summary:
   Number of slice registers: 172 out of  5280 (3%)
   Number of I/O registers:      0 out of   117 (0%)
   Number of LUT4s:           264 out of  5280 (5%)
      Number of logic LUT4s:             136
      Number of inserted feedthru LUT4s:  68
      Number of ripple logic:             30 (60 LUT4s)
   Number of IO sites used:   12 out of 39 (31%)
      Number of IO sites used for general PIO: 12
      Number of IO sites used for I3C: 0 out of 2 (0%)
      (note: If I3C is not used, its site can be used as general PIO)
      Number of IO sites used for PIO+I3C: 12 out of 36 (33%)
      Number of IO sites used for OD+RGB IO buffers: 0 out of 3 (0%)
      (note: If RGB LED drivers are not used, sites can be used as OD outputs,
       see TN1288 iCE40 LED Driver Usage Guide)
      Number of IO sites used for PIO+I3C+OD+RGB: 12 out of 39 (31%)
   Number of DSPs:             1 out of 8 (12%)
   Number of I2Cs:             0 out of 2 (0%)
   Number of High Speed OSCs:  0 out of 1 (0%)
   Number of Low Speed OSCs:   0 out of 1 (0%)
   Number of RGB PWM:          0 out of 1 (0%)
   Number of RGB Drivers:      0 out of 1 (0%)
   Number of SCL FILTERs:      0 out of 2 (0%)
   Number of SRAMs:            0 out of 4 (0%)
   Number of WARMBOOTs:        0 out of 1 (0%)
   Number of SPIs:             0 out of 2 (0%)
   Number of EBRs:             0 out of 30 (0%)
   Number of PLLs:             0 out of 1 (0%)
   Number of Clocks:  2
      Net clk: 142 loads, 142 rising, 0 falling (Driver: Pin clk_I_0/Q)
      Net clk_12MHz_c: 5 loads, 5 rising, 0 falling (Driver: Port clk_12MHz)
   Number of Clock Enables:  2
      Net perceptron.count_0__N_176: 26 loads, 26 SLICEs
      Net perceptron_output_0__N_16: 16 loads, 16 SLICEs
   Number of LSRs:  7
      Net rst: 42 loads, 42 SLICEs
      Net clkcount_0__N_30: 4 loads, 4 SLICEs
      Pin image_address[0]: 1 loads, 1 SLICEs (Net: image_address_c_0)
      Net rst_N_181: 1 loads, 1 SLICEs
      Net rom_bytes_10__3__N_61: 1 loads, 1 SLICEs
      Net rom_bytes_10__5__N_58: 1 loads, 1 SLICEs
      Net memory.rom_bytes_11__0__N_68: 1 loads, 1 SLICEs
   Top 10 highest fanout non-clock nets:
      Net image_address_c_0: 48 loads
      Net image_address_c_2: 47 loads
      Net image_address_c_1: 46 loads
      Net perceptron.count[0]: 45 loads
      Net rst: 44 loads
      Net perceptron.count[1]: 34 loads
      Net perceptron.count_0__N_176: 26 loads
      Net perceptron.count[2]: 21 loads
      Net perceptron.count[3]: 20 loads
      Net perceptron_output_0__N_16: 16 loads
Running physical design DRC...

 

   Number of warnings:  0
   Number of errors:    0

Constraint Summary:
   Total number of constraints: 12
   Total number of constraints dropped: 0


Total CPU Time: 0 secs  
Total REAL Time: 0 secs  
Peak Memory Usage: 61 MB


par -f "fpga_poc_impl_1.p2t" "fpga_poc_impl_1_map.udb" "fpga_poc_impl_1.udb"

Lattice Place and Route Report for Design "fpga_poc_impl_1_map.udb"
Thu Nov 21 21:18:59 2024

PAR: Place And Route Radiant Software (64-bit) 2023.1.0.43.3.
Command Line: par -w -t 1 -cores 1 -exp parPathBased=ON fpga_poc_impl_1_map.udb \
	fpga_poc_impl_1_par.dir/5_1.udb 

Loading fpga_poc_impl_1_map.udb ...
Loading device for application GENERIC from file 'itpa08.nph' in environment: C:/lscc/radiant/2023.1/ispfpga.
Package Status:                     Preliminary    Version 1.5.
Performance Hardware Data Status:   Advanced       Version 1.0.



Design:  perceptron_v1
Family:  iCE40UP
Device:  iCE40UP5K
Package: SG48
Performance Grade:   High-Performance_1.2V
Number of Signals: 508
Number of Connections: 1133
Device utilization summary:

   SLICE (est.)     139/2640          5% used
     LUT            264/5280          5% used
     REG            172/5280          3% used
   PIO               12/56           21% used
                     12/36           33% bonded
   IOLOGIC            0/56            0% used
   DSP                1/8            13% used
   I2C                0/2             0% used
   HFOSC              0/1             0% used
   LFOSC              0/1             0% used
   LEDDA_IP           0/1             0% used
   RGBA_DRV           0/1             0% used
   FILTER             0/2             0% used
   SRAM               0/4             0% used
   WARMBOOT           0/1             0% used
   SPI                0/2             0% used
   EBR                0/30            0% used
   PLL                0/1             0% used
   RGBOUTBUF          0/3             0% used
   I3C                0/2             0% used
   OPENDRAIN          0/3             0% used

Pin Constraint Summary:
   12 out of 12 pins locked (100% locked).

Finished Placer Phase 0 (HIER). CPU time: 0 secs , REAL time: 0 secs 


................
Finished Placer Phase 0 (AP).  CPU time: 0 secs , REAL time: 0 secs 

Starting Placer Phase 1. CPU time: 0 secs , REAL time: 0 secs 
..  ..
....................

Placer score = 42023.

Device SLICE utilization summary after final SLICE packing:
   SLICE            138/2640          5% used

Finished Placer Phase 1. CPU time: 5 secs , REAL time: 5 secs 

Starting Placer Phase 2.
.

Placer score =  110888
Finished Placer Phase 2.  CPU time: 5 secs , REAL time: 5 secs 


------------------ Clock Report ------------------

Global Clocks :
  PRIMARY "clk" from Q0 on comp "SLICE_47" on site "R13C2A", clk load = 89, ce load = 0, sr load = 0

  PRIMARY  : 1 out of 8 (12%)

--------------- End of Clock Report ---------------


I/O Usage Summary (final):
   12 out of 56 (21.4%) I/O sites used.
   12 out of 36 (33.3%) bonded I/O sites used.
   Number of I/O components: 12; differential: 0
   Number of Vref pins used: 0

I/O Bank Usage Summary:
+----------+---------------+------------+------------+------------+
| I/O Bank | Usage         | Bank Vccio | Bank Vref1 | Bank Vref2 |
+----------+---------------+------------+------------+------------+
| 0        | 3 / 14 ( 21%) | 3.3V       |            |            |
| 1        | 1 / 14 (  7%) | 3.3V       |            |            |
| 2        | 8 / 8 (100%)  | 3.3V       |            |            |
+----------+---------------+------------+------------+------------+

Total Placer CPU time: 5 secs , REAL time: 5 secs 

Writing design to file fpga_poc_impl_1_par.dir/5_1.udb ...


-----------------------------------------------------------------
INFO - par: ASE feature is off due to non timing-driven settings.  
-----------------------------------------------------------------


Start NBR router at 21:19:04 11/21/24

*****************************************************************
Info: NBR allows conflicts(one node used by more than one signal)
      in the earlier iterations. In each iteration, it tries to  
      solve the conflicts while keeping the critical connections 
      routed as short as possible. The routing process is said to
      be completed when no conflicts exist and all connections   
      are routed.                                                
Note: NBR uses a different method to calculate timing slacks. The
      worst slack and total negative slack may not be the same as
      that in timing report. You should always run the timing    
      tool to verify your design.                                
*****************************************************************

Starting routing resource preassignment
Preassignment Summary:
--------------------------------------------------------------------------------
223 connections routed with dedicated routing resources
1 global clock signals routed
312 connections routed (of 1064 total) (29.32%)
---------------------------------------------------------
Clock routing summary:
Primary clocks (1 used out of 8 available):
#5  Signal "clk"
       Clock   loads: 89    out of    89 routed (100.00%)
       Data    loads: 0     out of     1 routed (  0.00%)
Other clocks:
    Signal "clk_12MHz_c"
       Clock   loads: 0     out of     5 routed (  0.00%)
---------------------------------------------------------
--------------------------------------------------------------------------------
Completed routing resource preassignment

Start NBR section for initial routing at 21:19:04 11/21/24
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Routing in Serial Mode ......
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Level 4, iteration 1
29(0.01%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; real time: 0 secs 

Info: Initial congestion level at 75.00% usage is 0
Info: Initial congestion area  at 75.00% usage is 0 (0.00%)

Start NBR section for normal routing at 21:19:05 11/21/24
Level 4, iteration 1
2(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; real time: 0 secs 
Level 4, iteration 2
1(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; real time: 0 secs 
Level 4, iteration 3
0(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; real time: 0 secs 

Start NBR section for post-routing at 21:19:05 11/21/24

End NBR router with 0 unrouted connection

NBR Summary
-----------
  Number of unrouted connections : 0 (0.00%)
-----------


Total CPU time 0 secs 
Total REAL time: 0 secs 
Completely routed.
End of route.  1064 routed (100.00%); 0 unrouted.

Writing design to file fpga_poc_impl_1_par.dir/5_1.udb ...


PAR_SUMMARY::Run status = Completed
PAR_SUMMARY::Number of unrouted conns = 0
PAR_SUMMARY::Worst  slack<setup/<ns>> = <n/a>
PAR_SUMMARY::Timing score<setup/<ns>> = <n/a>
PAR_SUMMARY::Worst  slack<hold /<ns>> = <n/a>
PAR_SUMMARY::Timing score<hold /<ns>> = <n/a>
PAR_SUMMARY::Number of errors = 0

Total CPU  Time: 5 secs 
Total REAL Time: 6 secs 
Peak Memory Usage: 93.98 MB


par done!

Note: user must run 'timing' for timing closure signoff.

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.

timing -sethld -v 10 -u 10 -endpoints 10 -nperend 1 -sp High-Performance_1.2V -hsp m   -pwrprd -html -rpt "fpga_poc_impl_1.twr" "fpga_poc_impl_1.udb" 
timing -sethld -v 10 -u 10 -endpoints 10 -nperend 1 -sp High-Performance_1.2V -hsp m -pwrprd -html -rpt fpga_poc_impl_1.twr fpga_poc_impl_1.udb -gui
Starting design reading...
Loading device for application GENERIC from file 'itpa08.nph' in environment: C:/lscc/radiant/2023.1/ispfpga.
Package Status:                     Preliminary    Version 1.5.
Performance Hardware Data Status:   Advanced       Version 1.0.
Loading udb::Database ...
Design:  perceptron_v1
Family:  iCE40UP
Device:  iCE40UP5K
Package: SG48
Performance Grade:   High-Performance_1.2V



Successfully loading udb, 0.06 seconds

Initializing timer
Starting design annotation....
High-Performance_1.2V

Starting full timing analysis...
Performance Hardware Data Status:   Advanced       Version 1.0.
Connections ignored  95  counted  948  covered  0
Changing speed to m;   changing temperature to -40

STA Runtime and Peak Memory Usage :
Total CPU Time: 1 secs 
Total REAL Time: 0 secs 
Peak Memory Usage: 96 MB

 1.473885s wall, 0.921875s user + 0.125000s system = 1.046875s CPU (71.0%)


tmcheck -par "fpga_poc_impl_1.par" 

bitgen -w "fpga_poc_impl_1.udb" -f "fpga_poc_impl_1.t2b" 
Loading fpga_poc_impl_1.udb ...
Loading device for application GENERIC from file 'itpa08.nph' in environment: C:/lscc/radiant/2023.1/ispfpga.
Package Status:                     Preliminary    Version 1.5.
Performance Hardware Data Status:   Advanced       Version 1.0.



Design:  perceptron_v1
Family:  iCE40UP
Device:  iCE40UP5K
Package: SG48
Performance Grade:   High-Performance_1.2V
Successfully loading design udb and device data from disks and to up-layer in CPU time: 0 secs , REAL time: 0 secs 



BITGEN: Bitstream Generator Radiant Software (64-bit) 2023.1.0.43.3
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.


Running DRC.
DRC detected 0 errors and 0 warnings.

Preference Summary:
+---------------------------------+---------------------------------+
|  Preference                     |  Current Setting                |
+---------------------------------+---------------------------------+
 *  Default setting.
 ** The specified setting matches the default setting.


Creating bit map...
Saving bit stream in "Z:\senior_design\perceptron_v1\fpga_poc\impl_1\fpga_poc_impl_1.bin".
Bitstream generation complete!

Total CPU Time: 0 secs 
Total REAL Time: 0 secs 
Peak Memory Usage: 114 MB


ibisgen "fpga_poc_impl_1.udb" "C:/lscc/radiant/2023.1/cae_library/ibis/iCE40UP.ibs"
IBIS Models Generator: Lattice Radiant Software (64-bit) 2023.1.0.43.3

Thu Nov 21 21:19:07 2024

Loading fpga_poc_impl_1.udb ...
Loading device for application GENERIC from file 'itpa08.nph' in environment: C:/lscc/radiant/2023.1/ispfpga.
Package Status:                     Preliminary    Version 1.5.
Performance Hardware Data Status:   Advanced       Version 1.0.



Design:  perceptron_v1
Family:  iCE40UP
Device:  iCE40UP5K
Package: SG48
Performance Grade:   High-Performance_1.2V
Successfully loading design udb and device data from disks and to up-layer in CPU time: 0 secs , REAL time: 0 secs 

Created design models.


Generating: Z:\senior_design\perceptron_v1\fpga_poc\impl_1\IBIS\fpga_poc_impl_1.ibs


INFO <1191031> - Design IBIS models are generated for board level analysis.


backanno "fpga_poc_impl_1.udb"  -o "fpga_poc_impl_1_vo.vo"      -sp "High-Performance_1.2V"  -w -neg
backanno: version Radiant Software (64-bit) 2023.1.0.43.3
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.

Loading device for application GENERIC from file 'itpa08.nph' in environment: C:/lscc/radiant/2023.1/ispfpga.
Package Status:                     Preliminary    Version 1.5.
Loading udb::Database ...
Design:  perceptron_v1
Family:  iCE40UP
Device:  iCE40UP5K
Package: SG48
Performance Grade:   High-Performance_1.2V
Performance Hardware Data Status:   Advanced       Version 1.0.



Writing a verilog netlist based on the fpga_poc_impl_1 design file.

Writing Verilog netlist to file fpga_poc_impl_1_vo.vo
Writing SDF timing to file fpga_poc_impl_1_vo.sdf
Backanno finished with 0 posted error messages.
Total CPU Time: 0 secs 
Total REAL Time: 0 secs 
Peak Memory Usage: 90 MB
