-- generated by newgenasym Fri Jun 24 11:46:46 2011

library ieee;
use     ieee.std_logic_1164.all;
use     work.all;
entity ad8376acpz is
    port (    
	A0:        INOUT  STD_LOGIC;    
	A1:        INOUT  STD_LOGIC;    
	A2:        INOUT  STD_LOGIC;    
	A3:        INOUT  STD_LOGIC;    
	A4:        INOUT  STD_LOGIC;    
	B0:        INOUT  STD_LOGIC;    
	B1:        INOUT  STD_LOGIC;    
	B2:        INOUT  STD_LOGIC;    
	B3:        INOUT  STD_LOGIC;    
	B4:        INOUT  STD_LOGIC;    
	ENBA:      INOUT  STD_LOGIC;    
	ENBB:      INOUT  STD_LOGIC;    
	GNDA:      INOUT  STD_LOGIC_VECTOR (2 DOWNTO 1);    
	GNDB:      INOUT  STD_LOGIC_VECTOR (2 DOWNTO 1);    
	\ipa+\:    INOUT  STD_LOGIC;    
	\ipa-\:    INOUT  STD_LOGIC;    
	\ipb+\:    INOUT  STD_LOGIC;    
	\ipb-\:    INOUT  STD_LOGIC;    
	\opa+\:    INOUT  STD_LOGIC_VECTOR (2 DOWNTO 1);    
	\opa-\:    INOUT  STD_LOGIC_VECTOR (2 DOWNTO 1);    
	\opb+\:    INOUT  STD_LOGIC_VECTOR (2 DOWNTO 1);    
	\opb-\:    INOUT  STD_LOGIC_VECTOR (2 DOWNTO 1);    
	PAD:       INOUT  STD_LOGIC;    
	VCCA:      INOUT  STD_LOGIC;    
	VCCB:      INOUT  STD_LOGIC;    
	VCMA:      INOUT  STD_LOGIC;    
	VCMB:      INOUT  STD_LOGIC);
end ad8376acpz;
