\hypertarget{group___r_c_c_ex___i2_c4___clock___source}{}\doxysection{RCCEx I2\+C4 Clock Source}
\label{group___r_c_c_ex___i2_c4___clock___source}\index{RCCEx I2C4 Clock Source@{RCCEx I2C4 Clock Source}}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___i2_c4___clock___source_gaad7e10f8c163af6e2bf7754e60317fbc}{RCC\+\_\+\+I2\+C4\+CLKSOURCE\+\_\+\+SRDPCLK4}}~(0x00000000U)
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___i2_c4___clock___source_gaac1a7c74fc89ee94914fdb94436472e1}{RCC\+\_\+\+I2\+C4\+CLKSOURCE\+\_\+\+D3\+PCLK1}}~\mbox{\hyperlink{group___r_c_c_ex___i2_c4___clock___source_gaad7e10f8c163af6e2bf7754e60317fbc}{RCC\+\_\+\+I2\+C4\+CLKSOURCE\+\_\+\+SRDPCLK4}}
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___i2_c4___clock___source_ga49995d80cf908c925fb62df0b3516f4d}{RCC\+\_\+\+I2\+C4\+CLKSOURCE\+\_\+\+PLL3}}~RCC\+\_\+\+SRDCCIPR\+\_\+\+I2\+C4\+SEL\+\_\+0
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___i2_c4___clock___source_gab3544835d7916cd3316a12bd1d9a6f11}{RCC\+\_\+\+I2\+C4\+CLKSOURCE\+\_\+\+HSI}}~RCC\+\_\+\+SRDCCIPR\+\_\+\+I2\+C4\+SEL\+\_\+1
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___i2_c4___clock___source_ga7f0a63e050f895a300134900e1b03293}{RCC\+\_\+\+I2\+C4\+CLKSOURCE\+\_\+\+CSI}}~(RCC\+\_\+\+SRDCCIPR\+\_\+\+I2\+C4\+SEL\+\_\+0 $\vert$ RCC\+\_\+\+SRDCCIPR\+\_\+\+I2\+C4\+SEL\+\_\+1)
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{group___r_c_c_ex___i2_c4___clock___source_ga7f0a63e050f895a300134900e1b03293}\label{group___r_c_c_ex___i2_c4___clock___source_ga7f0a63e050f895a300134900e1b03293}} 
\index{RCCEx I2C4 Clock Source@{RCCEx I2C4 Clock Source}!RCC\_I2C4CLKSOURCE\_CSI@{RCC\_I2C4CLKSOURCE\_CSI}}
\index{RCC\_I2C4CLKSOURCE\_CSI@{RCC\_I2C4CLKSOURCE\_CSI}!RCCEx I2C4 Clock Source@{RCCEx I2C4 Clock Source}}
\doxysubsubsection{\texorpdfstring{RCC\_I2C4CLKSOURCE\_CSI}{RCC\_I2C4CLKSOURCE\_CSI}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+I2\+C4\+CLKSOURCE\+\_\+\+CSI~(RCC\+\_\+\+SRDCCIPR\+\_\+\+I2\+C4\+SEL\+\_\+0 $\vert$ RCC\+\_\+\+SRDCCIPR\+\_\+\+I2\+C4\+SEL\+\_\+1)}



Definition at line \mbox{\hyperlink{stm32h7xx__hal__rcc__ex_8h_source_l00891}{891}} of file \mbox{\hyperlink{stm32h7xx__hal__rcc__ex_8h_source}{stm32h7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___i2_c4___clock___source_gaac1a7c74fc89ee94914fdb94436472e1}\label{group___r_c_c_ex___i2_c4___clock___source_gaac1a7c74fc89ee94914fdb94436472e1}} 
\index{RCCEx I2C4 Clock Source@{RCCEx I2C4 Clock Source}!RCC\_I2C4CLKSOURCE\_D3PCLK1@{RCC\_I2C4CLKSOURCE\_D3PCLK1}}
\index{RCC\_I2C4CLKSOURCE\_D3PCLK1@{RCC\_I2C4CLKSOURCE\_D3PCLK1}!RCCEx I2C4 Clock Source@{RCCEx I2C4 Clock Source}}
\doxysubsubsection{\texorpdfstring{RCC\_I2C4CLKSOURCE\_D3PCLK1}{RCC\_I2C4CLKSOURCE\_D3PCLK1}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+I2\+C4\+CLKSOURCE\+\_\+\+D3\+PCLK1~\mbox{\hyperlink{group___r_c_c_ex___i2_c4___clock___source_gaad7e10f8c163af6e2bf7754e60317fbc}{RCC\+\_\+\+I2\+C4\+CLKSOURCE\+\_\+\+SRDPCLK4}}}



Definition at line \mbox{\hyperlink{stm32h7xx__hal__rcc__ex_8h_source_l00888}{888}} of file \mbox{\hyperlink{stm32h7xx__hal__rcc__ex_8h_source}{stm32h7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___i2_c4___clock___source_gab3544835d7916cd3316a12bd1d9a6f11}\label{group___r_c_c_ex___i2_c4___clock___source_gab3544835d7916cd3316a12bd1d9a6f11}} 
\index{RCCEx I2C4 Clock Source@{RCCEx I2C4 Clock Source}!RCC\_I2C4CLKSOURCE\_HSI@{RCC\_I2C4CLKSOURCE\_HSI}}
\index{RCC\_I2C4CLKSOURCE\_HSI@{RCC\_I2C4CLKSOURCE\_HSI}!RCCEx I2C4 Clock Source@{RCCEx I2C4 Clock Source}}
\doxysubsubsection{\texorpdfstring{RCC\_I2C4CLKSOURCE\_HSI}{RCC\_I2C4CLKSOURCE\_HSI}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+I2\+C4\+CLKSOURCE\+\_\+\+HSI~RCC\+\_\+\+SRDCCIPR\+\_\+\+I2\+C4\+SEL\+\_\+1}



Definition at line \mbox{\hyperlink{stm32h7xx__hal__rcc__ex_8h_source_l00890}{890}} of file \mbox{\hyperlink{stm32h7xx__hal__rcc__ex_8h_source}{stm32h7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___i2_c4___clock___source_ga49995d80cf908c925fb62df0b3516f4d}\label{group___r_c_c_ex___i2_c4___clock___source_ga49995d80cf908c925fb62df0b3516f4d}} 
\index{RCCEx I2C4 Clock Source@{RCCEx I2C4 Clock Source}!RCC\_I2C4CLKSOURCE\_PLL3@{RCC\_I2C4CLKSOURCE\_PLL3}}
\index{RCC\_I2C4CLKSOURCE\_PLL3@{RCC\_I2C4CLKSOURCE\_PLL3}!RCCEx I2C4 Clock Source@{RCCEx I2C4 Clock Source}}
\doxysubsubsection{\texorpdfstring{RCC\_I2C4CLKSOURCE\_PLL3}{RCC\_I2C4CLKSOURCE\_PLL3}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+I2\+C4\+CLKSOURCE\+\_\+\+PLL3~RCC\+\_\+\+SRDCCIPR\+\_\+\+I2\+C4\+SEL\+\_\+0}



Definition at line \mbox{\hyperlink{stm32h7xx__hal__rcc__ex_8h_source_l00889}{889}} of file \mbox{\hyperlink{stm32h7xx__hal__rcc__ex_8h_source}{stm32h7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___i2_c4___clock___source_gaad7e10f8c163af6e2bf7754e60317fbc}\label{group___r_c_c_ex___i2_c4___clock___source_gaad7e10f8c163af6e2bf7754e60317fbc}} 
\index{RCCEx I2C4 Clock Source@{RCCEx I2C4 Clock Source}!RCC\_I2C4CLKSOURCE\_SRDPCLK4@{RCC\_I2C4CLKSOURCE\_SRDPCLK4}}
\index{RCC\_I2C4CLKSOURCE\_SRDPCLK4@{RCC\_I2C4CLKSOURCE\_SRDPCLK4}!RCCEx I2C4 Clock Source@{RCCEx I2C4 Clock Source}}
\doxysubsubsection{\texorpdfstring{RCC\_I2C4CLKSOURCE\_SRDPCLK4}{RCC\_I2C4CLKSOURCE\_SRDPCLK4}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+I2\+C4\+CLKSOURCE\+\_\+\+SRDPCLK4~(0x00000000U)}



Definition at line \mbox{\hyperlink{stm32h7xx__hal__rcc__ex_8h_source_l00886}{886}} of file \mbox{\hyperlink{stm32h7xx__hal__rcc__ex_8h_source}{stm32h7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

