// This file was generated by the create_regs script
#define A2W_PASSWORD                                             0x5a000000
#define A2W_BASE                                                 0x7e102000
#define A2W_APB_ID                                               0x00613277
#define A2W_PLLA_DIG0                                            HW_REGISTER_RW( 0x7e102000 ) 
   #define A2W_PLLA_DIG0_MASK                                    0x00ffffff
   #define A2W_PLLA_DIG0_WIDTH                                   24
   #define A2W_PLLA_DIG0_RESET                                   0000000000
#define A2W_PLLA_DIG1                                            HW_REGISTER_RW( 0x7e102004 ) 
   #define A2W_PLLA_DIG1_MASK                                    0x00ffffff
   #define A2W_PLLA_DIG1_WIDTH                                   24
   #define A2W_PLLA_DIG1_RESET                                   0x00004000
#define A2W_PLLA_DIG2                                            HW_REGISTER_RW( 0x7e102008 ) 
   #define A2W_PLLA_DIG2_MASK                                    0x00ffffff
   #define A2W_PLLA_DIG2_WIDTH                                   24
   #define A2W_PLLA_DIG2_RESET                                   0x00100401
#define A2W_PLLA_DIG3                                            HW_REGISTER_RW( 0x7e10200c ) 
   #define A2W_PLLA_DIG3_MASK                                    0x00ffffff
   #define A2W_PLLA_DIG3_WIDTH                                   24
   #define A2W_PLLA_DIG3_RESET                                   0x00000004
#define A2W_PLLA_ANA0                                            HW_REGISTER_RW( 0x7e102010 ) 
   #define A2W_PLLA_ANA0_MASK                                    0x00ffffff
   #define A2W_PLLA_ANA0_WIDTH                                   24
   #define A2W_PLLA_ANA0_RESET                                   0000000000
#define A2W_PLLA_ANA1                                            HW_REGISTER_RW( 0x7e102014 ) 
   #define A2W_PLLA_ANA1_MASK                                    0x00ffffff
   #define A2W_PLLA_ANA1_WIDTH                                   24
   #define A2W_PLLA_ANA1_RESET                                   0x001d0000
#define A2W_PLLA_ANA2                                            HW_REGISTER_RW( 0x7e102018 ) 
   #define A2W_PLLA_ANA2_MASK                                    0x00ffffff
   #define A2W_PLLA_ANA2_WIDTH                                   24
   #define A2W_PLLA_ANA2_RESET                                   0000000000
#define A2W_PLLA_ANA3                                            HW_REGISTER_RW( 0x7e10201c ) 
   #define A2W_PLLA_ANA3_MASK                                    0x00ffffff
   #define A2W_PLLA_ANA3_WIDTH                                   24
   #define A2W_PLLA_ANA3_RESET                                   0x00000180
#define A2W_PLLB_DIG0                                            HW_REGISTER_RW( 0x7e1020e0 ) 
   #define A2W_PLLB_DIG0_MASK                                    0x00ffffff
   #define A2W_PLLB_DIG0_WIDTH                                   24
   #define A2W_PLLB_DIG0_RESET                                   0000000000
#define A2W_PLLB_DIG1                                            HW_REGISTER_RW( 0x7e1020e4 ) 
   #define A2W_PLLB_DIG1_MASK                                    0x00ffffff
   #define A2W_PLLB_DIG1_WIDTH                                   24
   #define A2W_PLLB_DIG1_RESET                                   0x00004000
#define A2W_PLLB_DIG2                                            HW_REGISTER_RW( 0x7e1020e8 ) 
   #define A2W_PLLB_DIG2_MASK                                    0x00ffffff
   #define A2W_PLLB_DIG2_WIDTH                                   24
   #define A2W_PLLB_DIG2_RESET                                   0x00100401
#define A2W_PLLB_DIG3                                            HW_REGISTER_RW( 0x7e1020ec ) 
   #define A2W_PLLB_DIG3_MASK                                    0x00ffffff
   #define A2W_PLLB_DIG3_WIDTH                                   24
   #define A2W_PLLB_DIG3_RESET                                   0x00000004
#define A2W_PLLB_ANA0                                            HW_REGISTER_RW( 0x7e1020f0 ) 
   #define A2W_PLLB_ANA0_MASK                                    0x00ffffff
   #define A2W_PLLB_ANA0_WIDTH                                   24
   #define A2W_PLLB_ANA0_RESET                                   0000000000
#define A2W_PLLB_ANA1                                            HW_REGISTER_RW( 0x7e1020f4 ) 
   #define A2W_PLLB_ANA1_MASK                                    0x00ffffff
   #define A2W_PLLB_ANA1_WIDTH                                   24
   #define A2W_PLLB_ANA1_RESET                                   0x001d0000
#define A2W_PLLB_ANA2                                            HW_REGISTER_RW( 0x7e1020f8 ) 
   #define A2W_PLLB_ANA2_MASK                                    0x00ffffff
   #define A2W_PLLB_ANA2_WIDTH                                   24
   #define A2W_PLLB_ANA2_RESET                                   0000000000
#define A2W_PLLB_ANA3                                            HW_REGISTER_RW( 0x7e1020fc ) 
   #define A2W_PLLB_ANA3_MASK                                    0x00ffffff
   #define A2W_PLLB_ANA3_WIDTH                                   24
   #define A2W_PLLB_ANA3_RESET                                   0x00000180
#define A2W_PLLC_DIG0                                            HW_REGISTER_RW( 0x7e102020 ) 
   #define A2W_PLLC_DIG0_MASK                                    0x00ffffff
   #define A2W_PLLC_DIG0_WIDTH                                   24
   #define A2W_PLLC_DIG0_RESET                                   0000000000
#define A2W_PLLC_DIG1                                            HW_REGISTER_RW( 0x7e102024 ) 
   #define A2W_PLLC_DIG1_MASK                                    0x00ffffff
   #define A2W_PLLC_DIG1_WIDTH                                   24
   #define A2W_PLLC_DIG1_RESET                                   0x00004000
#define A2W_PLLC_DIG2                                            HW_REGISTER_RW( 0x7e102028 ) 
   #define A2W_PLLC_DIG2_MASK                                    0x00ffffff
   #define A2W_PLLC_DIG2_WIDTH                                   24
   #define A2W_PLLC_DIG2_RESET                                   0x00100401
#define A2W_PLLC_DIG3                                            HW_REGISTER_RW( 0x7e10202c ) 
   #define A2W_PLLC_DIG3_MASK                                    0x00ffffff
   #define A2W_PLLC_DIG3_WIDTH                                   24
   #define A2W_PLLC_DIG3_RESET                                   0x00000004
#define A2W_PLLC_ANA0                                            HW_REGISTER_RW( 0x7e102030 ) 
   #define A2W_PLLC_ANA0_MASK                                    0x00ffffff
   #define A2W_PLLC_ANA0_WIDTH                                   24
   #define A2W_PLLC_ANA0_RESET                                   0000000000
#define A2W_PLLC_ANA1                                            HW_REGISTER_RW( 0x7e102034 ) 
   #define A2W_PLLC_ANA1_MASK                                    0x00ffffff
   #define A2W_PLLC_ANA1_WIDTH                                   24
   #define A2W_PLLC_ANA1_RESET                                   0x001d0000
#define A2W_PLLC_ANA2                                            HW_REGISTER_RW( 0x7e102038 ) 
   #define A2W_PLLC_ANA2_MASK                                    0x00ffffff
   #define A2W_PLLC_ANA2_WIDTH                                   24
   #define A2W_PLLC_ANA2_RESET                                   0000000000
#define A2W_PLLC_ANA3                                            HW_REGISTER_RW( 0x7e10203c ) 
   #define A2W_PLLC_ANA3_MASK                                    0x00ffffff
   #define A2W_PLLC_ANA3_WIDTH                                   24
   #define A2W_PLLC_ANA3_RESET                                   0x00000180
#define A2W_PLLD_DIG0                                            HW_REGISTER_RW( 0x7e102040 ) 
   #define A2W_PLLD_DIG0_MASK                                    0x00ffffff
   #define A2W_PLLD_DIG0_WIDTH                                   24
   #define A2W_PLLD_DIG0_RESET                                   0000000000
#define A2W_PLLD_DIG1                                            HW_REGISTER_RW( 0x7e102044 ) 
   #define A2W_PLLD_DIG1_MASK                                    0x00ffffff
   #define A2W_PLLD_DIG1_WIDTH                                   24
   #define A2W_PLLD_DIG1_RESET                                   0x00004000
#define A2W_PLLD_DIG2                                            HW_REGISTER_RW( 0x7e102048 ) 
   #define A2W_PLLD_DIG2_MASK                                    0x00ffffff
   #define A2W_PLLD_DIG2_WIDTH                                   24
   #define A2W_PLLD_DIG2_RESET                                   0x00100401
#define A2W_PLLD_DIG3                                            HW_REGISTER_RW( 0x7e10204c ) 
   #define A2W_PLLD_DIG3_MASK                                    0x00ffffff
   #define A2W_PLLD_DIG3_WIDTH                                   24
   #define A2W_PLLD_DIG3_RESET                                   0x00000004
#define A2W_PLLD_ANA0                                            HW_REGISTER_RW( 0x7e102050 ) 
   #define A2W_PLLD_ANA0_MASK                                    0x00ffffff
   #define A2W_PLLD_ANA0_WIDTH                                   24
   #define A2W_PLLD_ANA0_RESET                                   0000000000
#define A2W_PLLD_ANA1                                            HW_REGISTER_RW( 0x7e102054 ) 
   #define A2W_PLLD_ANA1_MASK                                    0x00ffffff
   #define A2W_PLLD_ANA1_WIDTH                                   24
   #define A2W_PLLD_ANA1_RESET                                   0x001d0000
#define A2W_PLLD_ANA2                                            HW_REGISTER_RW( 0x7e102058 ) 
   #define A2W_PLLD_ANA2_MASK                                    0x00ffffff
   #define A2W_PLLD_ANA2_WIDTH                                   24
   #define A2W_PLLD_ANA2_RESET                                   0000000000
#define A2W_PLLD_ANA3                                            HW_REGISTER_RW( 0x7e10205c ) 
   #define A2W_PLLD_ANA3_MASK                                    0x00ffffff
   #define A2W_PLLD_ANA3_WIDTH                                   24
   #define A2W_PLLD_ANA3_RESET                                   0x00000180
#define A2W_PLLH_DIG0                                            HW_REGISTER_RW( 0x7e102060 ) 
   #define A2W_PLLH_DIG0_MASK                                    0x00ffffff
   #define A2W_PLLH_DIG0_WIDTH                                   24
   #define A2W_PLLH_DIG0_RESET                                   0000000000
#define A2W_PLLH_DIG1                                            HW_REGISTER_RW( 0x7e102064 ) 
   #define A2W_PLLH_DIG1_MASK                                    0x00ffffff
   #define A2W_PLLH_DIG1_WIDTH                                   24
   #define A2W_PLLH_DIG1_RESET                                   0000000000
#define A2W_PLLH_DIG2                                            HW_REGISTER_RW( 0x7e102068 ) 
   #define A2W_PLLH_DIG2_MASK                                    0x00ffffff
   #define A2W_PLLH_DIG2_WIDTH                                   24
   #define A2W_PLLH_DIG2_RESET                                   0x000000aa
#define A2W_PLLH_DIG3                                            HW_REGISTER_RW( 0x7e10206c ) 
   #define A2W_PLLH_DIG3_MASK                                    0x00ffffff
   #define A2W_PLLH_DIG3_WIDTH                                   24
   #define A2W_PLLH_DIG3_RESET                                   0000000000
#define A2W_PLLH_ANA0                                            HW_REGISTER_RW( 0x7e102070 ) 
   #define A2W_PLLH_ANA0_MASK                                    0x00ffffff
   #define A2W_PLLH_ANA0_WIDTH                                   24
   #define A2W_PLLH_ANA0_RESET                                   0x00d80000
#define A2W_PLLH_ANA1                                            HW_REGISTER_RW( 0x7e102074 ) 
   #define A2W_PLLH_ANA1_MASK                                    0x00ffffff
   #define A2W_PLLH_ANA1_WIDTH                                   24
   #define A2W_PLLH_ANA1_RESET                                   0x00000014
#define A2W_PLLH_ANA2                                            HW_REGISTER_RW( 0x7e102078 ) 
   #define A2W_PLLH_ANA2_MASK                                    0x00ffffff
   #define A2W_PLLH_ANA2_WIDTH                                   24
   #define A2W_PLLH_ANA2_RESET                                   0000000000
#define A2W_PLLH_ANA3                                            HW_REGISTER_RW( 0x7e10207c ) 
   #define A2W_PLLH_ANA3_MASK                                    0x00ffffff
   #define A2W_PLLH_ANA3_WIDTH                                   24
   #define A2W_PLLH_ANA3_RESET                                   0000000000
#define A2W_HDMI_CTL0                                            HW_REGISTER_RW( 0x7e102080 ) 
   #define A2W_HDMI_CTL0_MASK                                    0x00ffffff
   #define A2W_HDMI_CTL0_WIDTH                                   24
   #define A2W_HDMI_CTL0_RESET                                   0x00470238
#define A2W_HDMI_CTL1                                            HW_REGISTER_RW( 0x7e102084 ) 
   #define A2W_HDMI_CTL1_MASK                                    0x00ffffff
   #define A2W_HDMI_CTL1_WIDTH                                   24
   #define A2W_HDMI_CTL1_RESET                                   0x00011c00
#define A2W_HDMI_CTL2                                            HW_REGISTER_RW( 0x7e102088 ) 
   #define A2W_HDMI_CTL2_MASK                                    0x00ffffff
   #define A2W_HDMI_CTL2_WIDTH                                   24
   #define A2W_HDMI_CTL2_RESET                                   0x0018048e
#define A2W_HDMI_CTL3                                            HW_REGISTER_RW( 0x7e10208c ) 
   #define A2W_HDMI_CTL3_MASK                                    0x00ffffff
   #define A2W_HDMI_CTL3_WIDTH                                   24
   #define A2W_HDMI_CTL3_RESET                                   0x00000040
#define A2W_XOSC0                                                HW_REGISTER_RW( 0x7e102090 ) 
   #define A2W_XOSC0_MASK                                        0x00ffffff
   #define A2W_XOSC0_WIDTH                                       24
   #define A2W_XOSC0_RESET                                       0x00820080
#define A2W_XOSC1                                                HW_REGISTER_RW( 0x7e102094 ) 
   #define A2W_XOSC1_MASK                                        0x00ffffff
   #define A2W_XOSC1_WIDTH                                       24
   #define A2W_XOSC1_RESET                                       0x00000006
#define A2W_SMPS_CTLA0                                           HW_REGISTER_RW( 0x7e1020a0 ) 
   #define A2W_SMPS_CTLA0_MASK                                   0x00ffffff
   #define A2W_SMPS_CTLA0_WIDTH                                  24
   #define A2W_SMPS_CTLA0_RESET                                  0000000000
#define A2W_SMPS_CTLA1                                           HW_REGISTER_RW( 0x7e1020a4 ) 
   #define A2W_SMPS_CTLA1_MASK                                   0x00ffffff
   #define A2W_SMPS_CTLA1_WIDTH                                  24
   #define A2W_SMPS_CTLA1_RESET                                  0000000000
#define A2W_SMPS_CTLA2                                           HW_REGISTER_RW( 0x7e1020a8 ) 
   #define A2W_SMPS_CTLA2_MASK                                   0x00ffffff
   #define A2W_SMPS_CTLA2_WIDTH                                  24
   #define A2W_SMPS_CTLA2_RESET                                  0000000000
#define A2W_SMPS_CTLB0                                           HW_REGISTER_RW( 0x7e1020b0 ) 
   #define A2W_SMPS_CTLB0_MASK                                   0x00ffffff
   #define A2W_SMPS_CTLB0_WIDTH                                  24
   #define A2W_SMPS_CTLB0_RESET                                  0000000000
#define A2W_SMPS_CTLB1                                           HW_REGISTER_RW( 0x7e1020b4 ) 
   #define A2W_SMPS_CTLB1_MASK                                   0x00ffffff
   #define A2W_SMPS_CTLB1_WIDTH                                  24
   #define A2W_SMPS_CTLB1_RESET                                  0000000000
#define A2W_SMPS_CTLB2                                           HW_REGISTER_RW( 0x7e1020b8 ) 
   #define A2W_SMPS_CTLB2_MASK                                   0x00ffffff
   #define A2W_SMPS_CTLB2_WIDTH                                  24
   #define A2W_SMPS_CTLB2_RESET                                  0000000000
#define A2W_SMPS_CTLC0                                           HW_REGISTER_RW( 0x7e1020c0 ) 
   #define A2W_SMPS_CTLC0_MASK                                   0x00ffffff
   #define A2W_SMPS_CTLC0_WIDTH                                  24
   #define A2W_SMPS_CTLC0_RESET                                  0000000000
#define A2W_SMPS_CTLC1                                           HW_REGISTER_RW( 0x7e1020c4 ) 
   #define A2W_SMPS_CTLC1_MASK                                   0x00ffffff
   #define A2W_SMPS_CTLC1_WIDTH                                  24
   #define A2W_SMPS_CTLC1_RESET                                  0000000000
#define A2W_SMPS_CTLC2                                           HW_REGISTER_RW( 0x7e1020c8 ) 
   #define A2W_SMPS_CTLC2_MASK                                   0x00ffffff
   #define A2W_SMPS_CTLC2_WIDTH                                  24
   #define A2W_SMPS_CTLC2_RESET                                  0000000000
#define A2W_SMPS_CTLC3                                           HW_REGISTER_RW( 0x7e1020cc ) 
   #define A2W_SMPS_CTLC3_MASK                                   0x00ffffff
   #define A2W_SMPS_CTLC3_WIDTH                                  24
   #define A2W_SMPS_CTLC3_RESET                                  0000000000
#define A2W_SMPS_LDO0                                            HW_REGISTER_RW( 0x7e1020d0 ) 
   #define A2W_SMPS_LDO0_MASK                                    0x00ffffff
   #define A2W_SMPS_LDO0_WIDTH                                   24
   #define A2W_SMPS_LDO0_RESET                                   0000000000
#define A2W_SMPS_LDO1                                            HW_REGISTER_RW( 0x7e1020d4 ) 
   #define A2W_SMPS_LDO1_MASK                                    0x00ffffff
   #define A2W_SMPS_LDO1_WIDTH                                   24
   #define A2W_SMPS_LDO1_RESET                                   0000000000
#define A2W_PLLA_CTRL                                            HW_REGISTER_RW( 0x7e102100 ) 
   #define A2W_PLLA_CTRL_MASK                                    0x000373ff
   #define A2W_PLLA_CTRL_WIDTH                                   18
   #define A2W_PLLA_CTRL_RESET                                   0x00010000
      #define A2W_PLLA_CTRL_PRSTN_BITS                           17:17
      #define A2W_PLLA_CTRL_PRSTN_SET                            0x00020000
      #define A2W_PLLA_CTRL_PRSTN_CLR                            0xfffdffff
      #define A2W_PLLA_CTRL_PRSTN_MSB                            17
      #define A2W_PLLA_CTRL_PRSTN_LSB                            17
      #define A2W_PLLA_CTRL_PWRDN_BITS                           16:16
      #define A2W_PLLA_CTRL_PWRDN_SET                            0x00010000
      #define A2W_PLLA_CTRL_PWRDN_CLR                            0xfffeffff
      #define A2W_PLLA_CTRL_PWRDN_MSB                            16
      #define A2W_PLLA_CTRL_PWRDN_LSB                            16
      #define A2W_PLLA_CTRL_PDIV_BITS                            14:12
      #define A2W_PLLA_CTRL_PDIV_SET                             0x00007000
      #define A2W_PLLA_CTRL_PDIV_CLR                             0xffff8fff
      #define A2W_PLLA_CTRL_PDIV_MSB                             14
      #define A2W_PLLA_CTRL_PDIV_LSB                             12
      #define A2W_PLLA_CTRL_NDIV_BITS                            9:0
      #define A2W_PLLA_CTRL_NDIV_SET                             0x000003ff
      #define A2W_PLLA_CTRL_NDIV_CLR                             0xfffffc00
      #define A2W_PLLA_CTRL_NDIV_MSB                             9
      #define A2W_PLLA_CTRL_NDIV_LSB                             0
#define A2W_PLLA_FRAC                                            HW_REGISTER_RW( 0x7e102200 ) 
   #define A2W_PLLA_FRAC_MASK                                    0x000fffff
   #define A2W_PLLA_FRAC_WIDTH                                   20
   #define A2W_PLLA_FRAC_RESET                                   0000000000
      #define A2W_PLLA_FRAC_FRAC_BITS                            19:0
      #define A2W_PLLA_FRAC_FRAC_SET                             0x000fffff
      #define A2W_PLLA_FRAC_FRAC_CLR                             0xfff00000
      #define A2W_PLLA_FRAC_FRAC_MSB                             19
      #define A2W_PLLA_FRAC_FRAC_LSB                             0
#define A2W_PLLA_DSI0                                            HW_REGISTER_RW( 0x7e102300 ) 
   #define A2W_PLLA_DSI0_MASK                                    0x000003ff
   #define A2W_PLLA_DSI0_WIDTH                                   10
   #define A2W_PLLA_DSI0_RESET                                   0x00000100
      #define A2W_PLLA_DSI0_BYPEN_BITS                           9:9
      #define A2W_PLLA_DSI0_BYPEN_SET                            0x00000200
      #define A2W_PLLA_DSI0_BYPEN_CLR                            0xfffffdff
      #define A2W_PLLA_DSI0_BYPEN_MSB                            9
      #define A2W_PLLA_DSI0_BYPEN_LSB                            9
      #define A2W_PLLA_DSI0_CHENB_BITS                           8:8
      #define A2W_PLLA_DSI0_CHENB_SET                            0x00000100
      #define A2W_PLLA_DSI0_CHENB_CLR                            0xfffffeff
      #define A2W_PLLA_DSI0_CHENB_MSB                            8
      #define A2W_PLLA_DSI0_CHENB_LSB                            8
      #define A2W_PLLA_DSI0_DIV_BITS                             7:0
      #define A2W_PLLA_DSI0_DIV_SET                              0x000000ff
      #define A2W_PLLA_DSI0_DIV_CLR                              0xffffff00
      #define A2W_PLLA_DSI0_DIV_MSB                              7
      #define A2W_PLLA_DSI0_DIV_LSB                              0
#define A2W_PLLA_CORE                                            HW_REGISTER_RW( 0x7e102400 ) 
   #define A2W_PLLA_CORE_MASK                                    0x000003ff
   #define A2W_PLLA_CORE_WIDTH                                   10
   #define A2W_PLLA_CORE_RESET                                   0x00000100
      #define A2W_PLLA_CORE_BYPEN_BITS                           9:9
      #define A2W_PLLA_CORE_BYPEN_SET                            0x00000200
      #define A2W_PLLA_CORE_BYPEN_CLR                            0xfffffdff
      #define A2W_PLLA_CORE_BYPEN_MSB                            9
      #define A2W_PLLA_CORE_BYPEN_LSB                            9
      #define A2W_PLLA_CORE_CHENB_BITS                           8:8
      #define A2W_PLLA_CORE_CHENB_SET                            0x00000100
      #define A2W_PLLA_CORE_CHENB_CLR                            0xfffffeff
      #define A2W_PLLA_CORE_CHENB_MSB                            8
      #define A2W_PLLA_CORE_CHENB_LSB                            8
      #define A2W_PLLA_CORE_DIV_BITS                             7:0
      #define A2W_PLLA_CORE_DIV_SET                              0x000000ff
      #define A2W_PLLA_CORE_DIV_CLR                              0xffffff00
      #define A2W_PLLA_CORE_DIV_MSB                              7
      #define A2W_PLLA_CORE_DIV_LSB                              0
#define A2W_PLLA_PER                                             HW_REGISTER_RW( 0x7e102500 ) 
   #define A2W_PLLA_PER_MASK                                     0x000003ff
   #define A2W_PLLA_PER_WIDTH                                    10
   #define A2W_PLLA_PER_RESET                                    0x00000100
      #define A2W_PLLA_PER_BYPEN_BITS                            9:9
      #define A2W_PLLA_PER_BYPEN_SET                             0x00000200
      #define A2W_PLLA_PER_BYPEN_CLR                             0xfffffdff
      #define A2W_PLLA_PER_BYPEN_MSB                             9
      #define A2W_PLLA_PER_BYPEN_LSB                             9
      #define A2W_PLLA_PER_CHENB_BITS                            8:8
      #define A2W_PLLA_PER_CHENB_SET                             0x00000100
      #define A2W_PLLA_PER_CHENB_CLR                             0xfffffeff
      #define A2W_PLLA_PER_CHENB_MSB                             8
      #define A2W_PLLA_PER_CHENB_LSB                             8
      #define A2W_PLLA_PER_DIV_BITS                              7:0
      #define A2W_PLLA_PER_DIV_SET                               0x000000ff
      #define A2W_PLLA_PER_DIV_CLR                               0xffffff00
      #define A2W_PLLA_PER_DIV_MSB                               7
      #define A2W_PLLA_PER_DIV_LSB                               0
#define A2W_PLLA_CCP2                                            HW_REGISTER_RW( 0x7e102600 ) 
   #define A2W_PLLA_CCP2_MASK                                    0x000003ff
   #define A2W_PLLA_CCP2_WIDTH                                   10
   #define A2W_PLLA_CCP2_RESET                                   0x00000100
      #define A2W_PLLA_CCP2_BYPEN_BITS                           9:9
      #define A2W_PLLA_CCP2_BYPEN_SET                            0x00000200
      #define A2W_PLLA_CCP2_BYPEN_CLR                            0xfffffdff
      #define A2W_PLLA_CCP2_BYPEN_MSB                            9
      #define A2W_PLLA_CCP2_BYPEN_LSB                            9
      #define A2W_PLLA_CCP2_CHENB_BITS                           8:8
      #define A2W_PLLA_CCP2_CHENB_SET                            0x00000100
      #define A2W_PLLA_CCP2_CHENB_CLR                            0xfffffeff
      #define A2W_PLLA_CCP2_CHENB_MSB                            8
      #define A2W_PLLA_CCP2_CHENB_LSB                            8
      #define A2W_PLLA_CCP2_DIV_BITS                             7:0
      #define A2W_PLLA_CCP2_DIV_SET                              0x000000ff
      #define A2W_PLLA_CCP2_DIV_CLR                              0xffffff00
      #define A2W_PLLA_CCP2_DIV_MSB                              7
      #define A2W_PLLA_CCP2_DIV_LSB                              0
#define A2W_PLLB_CTRL                                            HW_REGISTER_RW( 0x7e1021e0 ) 
   #define A2W_PLLB_CTRL_MASK                                    0x000373ff
   #define A2W_PLLB_CTRL_WIDTH                                   18
   #define A2W_PLLB_CTRL_RESET                                   0x00010000
      #define A2W_PLLB_CTRL_PRSTN_BITS                           17:17
      #define A2W_PLLB_CTRL_PRSTN_SET                            0x00020000
      #define A2W_PLLB_CTRL_PRSTN_CLR                            0xfffdffff
      #define A2W_PLLB_CTRL_PRSTN_MSB                            17
      #define A2W_PLLB_CTRL_PRSTN_LSB                            17
      #define A2W_PLLB_CTRL_PWRDN_BITS                           16:16
      #define A2W_PLLB_CTRL_PWRDN_SET                            0x00010000
      #define A2W_PLLB_CTRL_PWRDN_CLR                            0xfffeffff
      #define A2W_PLLB_CTRL_PWRDN_MSB                            16
      #define A2W_PLLB_CTRL_PWRDN_LSB                            16
      #define A2W_PLLB_CTRL_PDIV_BITS                            14:12
      #define A2W_PLLB_CTRL_PDIV_SET                             0x00007000
      #define A2W_PLLB_CTRL_PDIV_CLR                             0xffff8fff
      #define A2W_PLLB_CTRL_PDIV_MSB                             14
      #define A2W_PLLB_CTRL_PDIV_LSB                             12
      #define A2W_PLLB_CTRL_NDIV_BITS                            9:0
      #define A2W_PLLB_CTRL_NDIV_SET                             0x000003ff
      #define A2W_PLLB_CTRL_NDIV_CLR                             0xfffffc00
      #define A2W_PLLB_CTRL_NDIV_MSB                             9
      #define A2W_PLLB_CTRL_NDIV_LSB                             0
#define A2W_PLLB_FRAC                                            HW_REGISTER_RW( 0x7e1022e0 ) 
   #define A2W_PLLB_FRAC_MASK                                    0x000fffff
   #define A2W_PLLB_FRAC_WIDTH                                   20
   #define A2W_PLLB_FRAC_RESET                                   0000000000
      #define A2W_PLLB_FRAC_FRAC_BITS                            19:0
      #define A2W_PLLB_FRAC_FRAC_SET                             0x000fffff
      #define A2W_PLLB_FRAC_FRAC_CLR                             0xfff00000
      #define A2W_PLLB_FRAC_FRAC_MSB                             19
      #define A2W_PLLB_FRAC_FRAC_LSB                             0
#define A2W_PLLB_ARM                                             HW_REGISTER_RW( 0x7e1023e0 ) 
   #define A2W_PLLB_ARM_MASK                                     0x000003ff
   #define A2W_PLLB_ARM_WIDTH                                    10
   #define A2W_PLLB_ARM_RESET                                    0x00000100
      #define A2W_PLLB_ARM_BYPEN_BITS                            9:9
      #define A2W_PLLB_ARM_BYPEN_SET                             0x00000200
      #define A2W_PLLB_ARM_BYPEN_CLR                             0xfffffdff
      #define A2W_PLLB_ARM_BYPEN_MSB                             9
      #define A2W_PLLB_ARM_BYPEN_LSB                             9
      #define A2W_PLLB_ARM_CHENB_BITS                            8:8
      #define A2W_PLLB_ARM_CHENB_SET                             0x00000100
      #define A2W_PLLB_ARM_CHENB_CLR                             0xfffffeff
      #define A2W_PLLB_ARM_CHENB_MSB                             8
      #define A2W_PLLB_ARM_CHENB_LSB                             8
      #define A2W_PLLB_ARM_DIV_BITS                              7:0
      #define A2W_PLLB_ARM_DIV_SET                               0x000000ff
      #define A2W_PLLB_ARM_DIV_CLR                               0xffffff00
      #define A2W_PLLB_ARM_DIV_MSB                               7
      #define A2W_PLLB_ARM_DIV_LSB                               0
#define A2W_PLLB_SP0                                             HW_REGISTER_RW( 0x7e1024e0 ) 
   #define A2W_PLLB_SP0_MASK                                     0x000003ff
   #define A2W_PLLB_SP0_WIDTH                                    10
   #define A2W_PLLB_SP0_RESET                                    0x00000100
      #define A2W_PLLB_SP0_BYPEN_BITS                            9:9
      #define A2W_PLLB_SP0_BYPEN_SET                             0x00000200
      #define A2W_PLLB_SP0_BYPEN_CLR                             0xfffffdff
      #define A2W_PLLB_SP0_BYPEN_MSB                             9
      #define A2W_PLLB_SP0_BYPEN_LSB                             9
      #define A2W_PLLB_SP0_CHENB_BITS                            8:8
      #define A2W_PLLB_SP0_CHENB_SET                             0x00000100
      #define A2W_PLLB_SP0_CHENB_CLR                             0xfffffeff
      #define A2W_PLLB_SP0_CHENB_MSB                             8
      #define A2W_PLLB_SP0_CHENB_LSB                             8
      #define A2W_PLLB_SP0_DIV_BITS                              7:0
      #define A2W_PLLB_SP0_DIV_SET                               0x000000ff
      #define A2W_PLLB_SP0_DIV_CLR                               0xffffff00
      #define A2W_PLLB_SP0_DIV_MSB                               7
      #define A2W_PLLB_SP0_DIV_LSB                               0
#define A2W_PLLB_SP1                                             HW_REGISTER_RW( 0x7e1025e0 ) 
   #define A2W_PLLB_SP1_MASK                                     0x000003ff
   #define A2W_PLLB_SP1_WIDTH                                    10
   #define A2W_PLLB_SP1_RESET                                    0x00000100
      #define A2W_PLLB_SP1_BYPEN_BITS                            9:9
      #define A2W_PLLB_SP1_BYPEN_SET                             0x00000200
      #define A2W_PLLB_SP1_BYPEN_CLR                             0xfffffdff
      #define A2W_PLLB_SP1_BYPEN_MSB                             9
      #define A2W_PLLB_SP1_BYPEN_LSB                             9
      #define A2W_PLLB_SP1_CHENB_BITS                            8:8
      #define A2W_PLLB_SP1_CHENB_SET                             0x00000100
      #define A2W_PLLB_SP1_CHENB_CLR                             0xfffffeff
      #define A2W_PLLB_SP1_CHENB_MSB                             8
      #define A2W_PLLB_SP1_CHENB_LSB                             8
      #define A2W_PLLB_SP1_DIV_BITS                              7:0
      #define A2W_PLLB_SP1_DIV_SET                               0x000000ff
      #define A2W_PLLB_SP1_DIV_CLR                               0xffffff00
      #define A2W_PLLB_SP1_DIV_MSB                               7
      #define A2W_PLLB_SP1_DIV_LSB                               0
#define A2W_PLLB_SP2                                             HW_REGISTER_RW( 0x7e1026e0 ) 
   #define A2W_PLLB_SP2_MASK                                     0x000003ff
   #define A2W_PLLB_SP2_WIDTH                                    10
   #define A2W_PLLB_SP2_RESET                                    0x00000100
      #define A2W_PLLB_SP2_BYPEN_BITS                            9:9
      #define A2W_PLLB_SP2_BYPEN_SET                             0x00000200
      #define A2W_PLLB_SP2_BYPEN_CLR                             0xfffffdff
      #define A2W_PLLB_SP2_BYPEN_MSB                             9
      #define A2W_PLLB_SP2_BYPEN_LSB                             9
      #define A2W_PLLB_SP2_CHENB_BITS                            8:8
      #define A2W_PLLB_SP2_CHENB_SET                             0x00000100
      #define A2W_PLLB_SP2_CHENB_CLR                             0xfffffeff
      #define A2W_PLLB_SP2_CHENB_MSB                             8
      #define A2W_PLLB_SP2_CHENB_LSB                             8
      #define A2W_PLLB_SP2_DIV_BITS                              7:0
      #define A2W_PLLB_SP2_DIV_SET                               0x000000ff
      #define A2W_PLLB_SP2_DIV_CLR                               0xffffff00
      #define A2W_PLLB_SP2_DIV_MSB                               7
      #define A2W_PLLB_SP2_DIV_LSB                               0
#define A2W_PLLC_CTRL                                            HW_REGISTER_RW( 0x7e102120 ) 
   #define A2W_PLLC_CTRL_MASK                                    0x000373ff
   #define A2W_PLLC_CTRL_WIDTH                                   18
   #define A2W_PLLC_CTRL_RESET                                   0x00010000
      #define A2W_PLLC_CTRL_PRSTN_BITS                           17:17
      #define A2W_PLLC_CTRL_PRSTN_SET                            0x00020000
      #define A2W_PLLC_CTRL_PRSTN_CLR                            0xfffdffff
      #define A2W_PLLC_CTRL_PRSTN_MSB                            17
      #define A2W_PLLC_CTRL_PRSTN_LSB                            17
      #define A2W_PLLC_CTRL_PWRDN_BITS                           16:16
      #define A2W_PLLC_CTRL_PWRDN_SET                            0x00010000
      #define A2W_PLLC_CTRL_PWRDN_CLR                            0xfffeffff
      #define A2W_PLLC_CTRL_PWRDN_MSB                            16
      #define A2W_PLLC_CTRL_PWRDN_LSB                            16
      #define A2W_PLLC_CTRL_PDIV_BITS                            14:12
      #define A2W_PLLC_CTRL_PDIV_SET                             0x00007000
      #define A2W_PLLC_CTRL_PDIV_CLR                             0xffff8fff
      #define A2W_PLLC_CTRL_PDIV_MSB                             14
      #define A2W_PLLC_CTRL_PDIV_LSB                             12
      #define A2W_PLLC_CTRL_NDIV_BITS                            9:0
      #define A2W_PLLC_CTRL_NDIV_SET                             0x000003ff
      #define A2W_PLLC_CTRL_NDIV_CLR                             0xfffffc00
      #define A2W_PLLC_CTRL_NDIV_MSB                             9
      #define A2W_PLLC_CTRL_NDIV_LSB                             0
#define A2W_PLLC_FRAC                                            HW_REGISTER_RW( 0x7e102220 ) 
   #define A2W_PLLC_FRAC_MASK                                    0x000fffff
   #define A2W_PLLC_FRAC_WIDTH                                   20
   #define A2W_PLLC_FRAC_RESET                                   0000000000
      #define A2W_PLLC_FRAC_FRAC_BITS                            19:0
      #define A2W_PLLC_FRAC_FRAC_SET                             0x000fffff
      #define A2W_PLLC_FRAC_FRAC_CLR                             0xfff00000
      #define A2W_PLLC_FRAC_FRAC_MSB                             19
      #define A2W_PLLC_FRAC_FRAC_LSB                             0
#define A2W_PLLC_CORE2                                           HW_REGISTER_RW( 0x7e102320 ) 
   #define A2W_PLLC_CORE2_MASK                                   0x000003ff
   #define A2W_PLLC_CORE2_WIDTH                                  10
   #define A2W_PLLC_CORE2_RESET                                  0x00000100
      #define A2W_PLLC_CORE2_BYPEN_BITS                          9:9
      #define A2W_PLLC_CORE2_BYPEN_SET                           0x00000200
      #define A2W_PLLC_CORE2_BYPEN_CLR                           0xfffffdff
      #define A2W_PLLC_CORE2_BYPEN_MSB                           9
      #define A2W_PLLC_CORE2_BYPEN_LSB                           9
      #define A2W_PLLC_CORE2_CHENB_BITS                          8:8
      #define A2W_PLLC_CORE2_CHENB_SET                           0x00000100
      #define A2W_PLLC_CORE2_CHENB_CLR                           0xfffffeff
      #define A2W_PLLC_CORE2_CHENB_MSB                           8
      #define A2W_PLLC_CORE2_CHENB_LSB                           8
      #define A2W_PLLC_CORE2_DIV_BITS                            7:0
      #define A2W_PLLC_CORE2_DIV_SET                             0x000000ff
      #define A2W_PLLC_CORE2_DIV_CLR                             0xffffff00
      #define A2W_PLLC_CORE2_DIV_MSB                             7
      #define A2W_PLLC_CORE2_DIV_LSB                             0
#define A2W_PLLC_CORE1                                           HW_REGISTER_RW( 0x7e102420 ) 
   #define A2W_PLLC_CORE1_MASK                                   0x000003ff
   #define A2W_PLLC_CORE1_WIDTH                                  10
   #define A2W_PLLC_CORE1_RESET                                  0x00000100
      #define A2W_PLLC_CORE1_BYPEN_BITS                          9:9
      #define A2W_PLLC_CORE1_BYPEN_SET                           0x00000200
      #define A2W_PLLC_CORE1_BYPEN_CLR                           0xfffffdff
      #define A2W_PLLC_CORE1_BYPEN_MSB                           9
      #define A2W_PLLC_CORE1_BYPEN_LSB                           9
      #define A2W_PLLC_CORE1_CHENB_BITS                          8:8
      #define A2W_PLLC_CORE1_CHENB_SET                           0x00000100
      #define A2W_PLLC_CORE1_CHENB_CLR                           0xfffffeff
      #define A2W_PLLC_CORE1_CHENB_MSB                           8
      #define A2W_PLLC_CORE1_CHENB_LSB                           8
      #define A2W_PLLC_CORE1_DIV_BITS                            7:0
      #define A2W_PLLC_CORE1_DIV_SET                             0x000000ff
      #define A2W_PLLC_CORE1_DIV_CLR                             0xffffff00
      #define A2W_PLLC_CORE1_DIV_MSB                             7
      #define A2W_PLLC_CORE1_DIV_LSB                             0
#define A2W_PLLC_PER                                             HW_REGISTER_RW( 0x7e102520 ) 
   #define A2W_PLLC_PER_MASK                                     0x000003ff
   #define A2W_PLLC_PER_WIDTH                                    10
   #define A2W_PLLC_PER_RESET                                    0x00000100
      #define A2W_PLLC_PER_BYPEN_BITS                            9:9
      #define A2W_PLLC_PER_BYPEN_SET                             0x00000200
      #define A2W_PLLC_PER_BYPEN_CLR                             0xfffffdff
      #define A2W_PLLC_PER_BYPEN_MSB                             9
      #define A2W_PLLC_PER_BYPEN_LSB                             9
      #define A2W_PLLC_PER_CHENB_BITS                            8:8
      #define A2W_PLLC_PER_CHENB_SET                             0x00000100
      #define A2W_PLLC_PER_CHENB_CLR                             0xfffffeff
      #define A2W_PLLC_PER_CHENB_MSB                             8
      #define A2W_PLLC_PER_CHENB_LSB                             8
      #define A2W_PLLC_PER_DIV_BITS                              7:0
      #define A2W_PLLC_PER_DIV_SET                               0x000000ff
      #define A2W_PLLC_PER_DIV_CLR                               0xffffff00
      #define A2W_PLLC_PER_DIV_MSB                               7
      #define A2W_PLLC_PER_DIV_LSB                               0
#define A2W_PLLC_CORE0                                           HW_REGISTER_RW( 0x7e102620 ) 
   #define A2W_PLLC_CORE0_MASK                                   0x000003ff
   #define A2W_PLLC_CORE0_WIDTH                                  10
   #define A2W_PLLC_CORE0_RESET                                  0x00000100
      #define A2W_PLLC_CORE0_BYPEN_BITS                          9:9
      #define A2W_PLLC_CORE0_BYPEN_SET                           0x00000200
      #define A2W_PLLC_CORE0_BYPEN_CLR                           0xfffffdff
      #define A2W_PLLC_CORE0_BYPEN_MSB                           9
      #define A2W_PLLC_CORE0_BYPEN_LSB                           9
      #define A2W_PLLC_CORE0_CHENB_BITS                          8:8
      #define A2W_PLLC_CORE0_CHENB_SET                           0x00000100
      #define A2W_PLLC_CORE0_CHENB_CLR                           0xfffffeff
      #define A2W_PLLC_CORE0_CHENB_MSB                           8
      #define A2W_PLLC_CORE0_CHENB_LSB                           8
      #define A2W_PLLC_CORE0_DIV_BITS                            7:0
      #define A2W_PLLC_CORE0_DIV_SET                             0x000000ff
      #define A2W_PLLC_CORE0_DIV_CLR                             0xffffff00
      #define A2W_PLLC_CORE0_DIV_MSB                             7
      #define A2W_PLLC_CORE0_DIV_LSB                             0
#define A2W_PLLD_CTRL                                            HW_REGISTER_RW( 0x7e102140 ) 
   #define A2W_PLLD_CTRL_MASK                                    0x000373ff
   #define A2W_PLLD_CTRL_WIDTH                                   18
   #define A2W_PLLD_CTRL_RESET                                   0x00010000
      #define A2W_PLLD_CTRL_PRSTN_BITS                           17:17
      #define A2W_PLLD_CTRL_PRSTN_SET                            0x00020000
      #define A2W_PLLD_CTRL_PRSTN_CLR                            0xfffdffff
      #define A2W_PLLD_CTRL_PRSTN_MSB                            17
      #define A2W_PLLD_CTRL_PRSTN_LSB                            17
      #define A2W_PLLD_CTRL_PWRDN_BITS                           16:16
      #define A2W_PLLD_CTRL_PWRDN_SET                            0x00010000
      #define A2W_PLLD_CTRL_PWRDN_CLR                            0xfffeffff
      #define A2W_PLLD_CTRL_PWRDN_MSB                            16
      #define A2W_PLLD_CTRL_PWRDN_LSB                            16
      #define A2W_PLLD_CTRL_PDIV_BITS                            14:12
      #define A2W_PLLD_CTRL_PDIV_SET                             0x00007000
      #define A2W_PLLD_CTRL_PDIV_CLR                             0xffff8fff
      #define A2W_PLLD_CTRL_PDIV_MSB                             14
      #define A2W_PLLD_CTRL_PDIV_LSB                             12
      #define A2W_PLLD_CTRL_NDIV_BITS                            9:0
      #define A2W_PLLD_CTRL_NDIV_SET                             0x000003ff
      #define A2W_PLLD_CTRL_NDIV_CLR                             0xfffffc00
      #define A2W_PLLD_CTRL_NDIV_MSB                             9
      #define A2W_PLLD_CTRL_NDIV_LSB                             0
#define A2W_PLLD_FRAC                                            HW_REGISTER_RW( 0x7e102240 ) 
   #define A2W_PLLD_FRAC_MASK                                    0x000fffff
   #define A2W_PLLD_FRAC_WIDTH                                   20
   #define A2W_PLLD_FRAC_RESET                                   0000000000
      #define A2W_PLLD_FRAC_FRAC_BITS                            19:0
      #define A2W_PLLD_FRAC_FRAC_SET                             0x000fffff
      #define A2W_PLLD_FRAC_FRAC_CLR                             0xfff00000
      #define A2W_PLLD_FRAC_FRAC_MSB                             19
      #define A2W_PLLD_FRAC_FRAC_LSB                             0
#define A2W_PLLD_DSI0                                            HW_REGISTER_RW( 0x7e102340 ) 
   #define A2W_PLLD_DSI0_MASK                                    0x000003ff
   #define A2W_PLLD_DSI0_WIDTH                                   10
   #define A2W_PLLD_DSI0_RESET                                   0x00000100
      #define A2W_PLLD_DSI0_BYPEN_BITS                           9:9
      #define A2W_PLLD_DSI0_BYPEN_SET                            0x00000200
      #define A2W_PLLD_DSI0_BYPEN_CLR                            0xfffffdff
      #define A2W_PLLD_DSI0_BYPEN_MSB                            9
      #define A2W_PLLD_DSI0_BYPEN_LSB                            9
      #define A2W_PLLD_DSI0_CHENB_BITS                           8:8
      #define A2W_PLLD_DSI0_CHENB_SET                            0x00000100
      #define A2W_PLLD_DSI0_CHENB_CLR                            0xfffffeff
      #define A2W_PLLD_DSI0_CHENB_MSB                            8
      #define A2W_PLLD_DSI0_CHENB_LSB                            8
      #define A2W_PLLD_DSI0_DIV_BITS                             7:0
      #define A2W_PLLD_DSI0_DIV_SET                              0x000000ff
      #define A2W_PLLD_DSI0_DIV_CLR                              0xffffff00
      #define A2W_PLLD_DSI0_DIV_MSB                              7
      #define A2W_PLLD_DSI0_DIV_LSB                              0
#define A2W_PLLD_CORE                                            HW_REGISTER_RW( 0x7e102440 ) 
   #define A2W_PLLD_CORE_MASK                                    0x000003ff
   #define A2W_PLLD_CORE_WIDTH                                   10
   #define A2W_PLLD_CORE_RESET                                   0x00000100
      #define A2W_PLLD_CORE_BYPEN_BITS                           9:9
      #define A2W_PLLD_CORE_BYPEN_SET                            0x00000200
      #define A2W_PLLD_CORE_BYPEN_CLR                            0xfffffdff
      #define A2W_PLLD_CORE_BYPEN_MSB                            9
      #define A2W_PLLD_CORE_BYPEN_LSB                            9
      #define A2W_PLLD_CORE_CHENB_BITS                           8:8
      #define A2W_PLLD_CORE_CHENB_SET                            0x00000100
      #define A2W_PLLD_CORE_CHENB_CLR                            0xfffffeff
      #define A2W_PLLD_CORE_CHENB_MSB                            8
      #define A2W_PLLD_CORE_CHENB_LSB                            8
      #define A2W_PLLD_CORE_DIV_BITS                             7:0
      #define A2W_PLLD_CORE_DIV_SET                              0x000000ff
      #define A2W_PLLD_CORE_DIV_CLR                              0xffffff00
      #define A2W_PLLD_CORE_DIV_MSB                              7
      #define A2W_PLLD_CORE_DIV_LSB                              0
#define A2W_PLLD_PER                                             HW_REGISTER_RW( 0x7e102540 ) 
   #define A2W_PLLD_PER_MASK                                     0x000003ff
   #define A2W_PLLD_PER_WIDTH                                    10
   #define A2W_PLLD_PER_RESET                                    0x00000100
      #define A2W_PLLD_PER_BYPEN_BITS                            9:9
      #define A2W_PLLD_PER_BYPEN_SET                             0x00000200
      #define A2W_PLLD_PER_BYPEN_CLR                             0xfffffdff
      #define A2W_PLLD_PER_BYPEN_MSB                             9
      #define A2W_PLLD_PER_BYPEN_LSB                             9
      #define A2W_PLLD_PER_CHENB_BITS                            8:8
      #define A2W_PLLD_PER_CHENB_SET                             0x00000100
      #define A2W_PLLD_PER_CHENB_CLR                             0xfffffeff
      #define A2W_PLLD_PER_CHENB_MSB                             8
      #define A2W_PLLD_PER_CHENB_LSB                             8
      #define A2W_PLLD_PER_DIV_BITS                              7:0
      #define A2W_PLLD_PER_DIV_SET                               0x000000ff
      #define A2W_PLLD_PER_DIV_CLR                               0xffffff00
      #define A2W_PLLD_PER_DIV_MSB                               7
      #define A2W_PLLD_PER_DIV_LSB                               0
#define A2W_PLLD_DSI1                                            HW_REGISTER_RW( 0x7e102640 ) 
   #define A2W_PLLD_DSI1_MASK                                    0x000003ff
   #define A2W_PLLD_DSI1_WIDTH                                   10
   #define A2W_PLLD_DSI1_RESET                                   0x00000100
      #define A2W_PLLD_DSI1_BYPEN_BITS                           9:9
      #define A2W_PLLD_DSI1_BYPEN_SET                            0x00000200
      #define A2W_PLLD_DSI1_BYPEN_CLR                            0xfffffdff
      #define A2W_PLLD_DSI1_BYPEN_MSB                            9
      #define A2W_PLLD_DSI1_BYPEN_LSB                            9
      #define A2W_PLLD_DSI1_CHENB_BITS                           8:8
      #define A2W_PLLD_DSI1_CHENB_SET                            0x00000100
      #define A2W_PLLD_DSI1_CHENB_CLR                            0xfffffeff
      #define A2W_PLLD_DSI1_CHENB_MSB                            8
      #define A2W_PLLD_DSI1_CHENB_LSB                            8
      #define A2W_PLLD_DSI1_DIV_BITS                             7:0
      #define A2W_PLLD_DSI1_DIV_SET                              0x000000ff
      #define A2W_PLLD_DSI1_DIV_CLR                              0xffffff00
      #define A2W_PLLD_DSI1_DIV_MSB                              7
      #define A2W_PLLD_DSI1_DIV_LSB                              0
#define A2W_PLLH_CTRL                                            HW_REGISTER_RW( 0x7e102160 ) 
   #define A2W_PLLH_CTRL_MASK                                    0x000370ff
   #define A2W_PLLH_CTRL_WIDTH                                   18
   #define A2W_PLLH_CTRL_RESET                                   0x00010000
      #define A2W_PLLH_CTRL_PRSTN_BITS                           17:17
      #define A2W_PLLH_CTRL_PRSTN_SET                            0x00020000
      #define A2W_PLLH_CTRL_PRSTN_CLR                            0xfffdffff
      #define A2W_PLLH_CTRL_PRSTN_MSB                            17
      #define A2W_PLLH_CTRL_PRSTN_LSB                            17
      #define A2W_PLLH_CTRL_PWRDN_BITS                           16:16
      #define A2W_PLLH_CTRL_PWRDN_SET                            0x00010000
      #define A2W_PLLH_CTRL_PWRDN_CLR                            0xfffeffff
      #define A2W_PLLH_CTRL_PWRDN_MSB                            16
      #define A2W_PLLH_CTRL_PWRDN_LSB                            16
      #define A2W_PLLH_CTRL_PDIV_BITS                            14:12
      #define A2W_PLLH_CTRL_PDIV_SET                             0x00007000
      #define A2W_PLLH_CTRL_PDIV_CLR                             0xffff8fff
      #define A2W_PLLH_CTRL_PDIV_MSB                             14
      #define A2W_PLLH_CTRL_PDIV_LSB                             12
      #define A2W_PLLH_CTRL_NDIV_BITS                            7:0
      #define A2W_PLLH_CTRL_NDIV_SET                             0x000000ff
      #define A2W_PLLH_CTRL_NDIV_CLR                             0xffffff00
      #define A2W_PLLH_CTRL_NDIV_MSB                             7
      #define A2W_PLLH_CTRL_NDIV_LSB                             0
#define A2W_PLLH_FRAC                                            HW_REGISTER_RW( 0x7e102260 ) 
   #define A2W_PLLH_FRAC_MASK                                    0x000fffff
   #define A2W_PLLH_FRAC_WIDTH                                   20
   #define A2W_PLLH_FRAC_RESET                                   0000000000
      #define A2W_PLLH_FRAC_FRAC_BITS                            19:0
      #define A2W_PLLH_FRAC_FRAC_SET                             0x000fffff
      #define A2W_PLLH_FRAC_FRAC_CLR                             0xfff00000
      #define A2W_PLLH_FRAC_FRAC_MSB                             19
      #define A2W_PLLH_FRAC_FRAC_LSB                             0
#define A2W_PLLH_AUX                                             HW_REGISTER_RW( 0x7e102360 ) 
   #define A2W_PLLH_AUX_MASK                                     0x000003ff
   #define A2W_PLLH_AUX_WIDTH                                    10
   #define A2W_PLLH_AUX_RESET                                    0x00000100
      #define A2W_PLLH_AUX_BYPEN_BITS                            9:9
      #define A2W_PLLH_AUX_BYPEN_SET                             0x00000200
      #define A2W_PLLH_AUX_BYPEN_CLR                             0xfffffdff
      #define A2W_PLLH_AUX_BYPEN_MSB                             9
      #define A2W_PLLH_AUX_BYPEN_LSB                             9
      #define A2W_PLLH_AUX_CHENB_BITS                            8:8
      #define A2W_PLLH_AUX_CHENB_SET                             0x00000100
      #define A2W_PLLH_AUX_CHENB_CLR                             0xfffffeff
      #define A2W_PLLH_AUX_CHENB_MSB                             8
      #define A2W_PLLH_AUX_CHENB_LSB                             8
      #define A2W_PLLH_AUX_DIV_BITS                              7:0
      #define A2W_PLLH_AUX_DIV_SET                               0x000000ff
      #define A2W_PLLH_AUX_DIV_CLR                               0xffffff00
      #define A2W_PLLH_AUX_DIV_MSB                               7
      #define A2W_PLLH_AUX_DIV_LSB                               0
#define A2W_PLLH_RCAL                                            HW_REGISTER_RW( 0x7e102460 ) 
   #define A2W_PLLH_RCAL_MASK                                    0x000003ff
   #define A2W_PLLH_RCAL_WIDTH                                   10
   #define A2W_PLLH_RCAL_RESET                                   0x00000100
      #define A2W_PLLH_RCAL_BYPEN_BITS                           9:9
      #define A2W_PLLH_RCAL_BYPEN_SET                            0x00000200
      #define A2W_PLLH_RCAL_BYPEN_CLR                            0xfffffdff
      #define A2W_PLLH_RCAL_BYPEN_MSB                            9
      #define A2W_PLLH_RCAL_BYPEN_LSB                            9
      #define A2W_PLLH_RCAL_CHENB_BITS                           8:8
      #define A2W_PLLH_RCAL_CHENB_SET                            0x00000100
      #define A2W_PLLH_RCAL_CHENB_CLR                            0xfffffeff
      #define A2W_PLLH_RCAL_CHENB_MSB                            8
      #define A2W_PLLH_RCAL_CHENB_LSB                            8
      #define A2W_PLLH_RCAL_DIV_BITS                             7:0
      #define A2W_PLLH_RCAL_DIV_SET                              0x000000ff
      #define A2W_PLLH_RCAL_DIV_CLR                              0xffffff00
      #define A2W_PLLH_RCAL_DIV_MSB                              7
      #define A2W_PLLH_RCAL_DIV_LSB                              0
#define A2W_PLLH_PIX                                             HW_REGISTER_RW( 0x7e102560 ) 
   #define A2W_PLLH_PIX_MASK                                     0x000003ff
   #define A2W_PLLH_PIX_WIDTH                                    10
   #define A2W_PLLH_PIX_RESET                                    0x00000100
      #define A2W_PLLH_PIX_BYPEN_BITS                            9:9
      #define A2W_PLLH_PIX_BYPEN_SET                             0x00000200
      #define A2W_PLLH_PIX_BYPEN_CLR                             0xfffffdff
      #define A2W_PLLH_PIX_BYPEN_MSB                             9
      #define A2W_PLLH_PIX_BYPEN_LSB                             9
      #define A2W_PLLH_PIX_CHENB_BITS                            8:8
      #define A2W_PLLH_PIX_CHENB_SET                             0x00000100
      #define A2W_PLLH_PIX_CHENB_CLR                             0xfffffeff
      #define A2W_PLLH_PIX_CHENB_MSB                             8
      #define A2W_PLLH_PIX_CHENB_LSB                             8
      #define A2W_PLLH_PIX_DIV_BITS                              7:0
      #define A2W_PLLH_PIX_DIV_SET                               0x000000ff
      #define A2W_PLLH_PIX_DIV_CLR                               0xffffff00
      #define A2W_PLLH_PIX_DIV_MSB                               7
      #define A2W_PLLH_PIX_DIV_LSB                               0
#define A2W_SMPS_A_MODE                                          HW_REGISTER_RW( 0x7e1021a0 ) 
   #define A2W_SMPS_A_MODE_MASK                                  0x00000001
   #define A2W_SMPS_A_MODE_WIDTH                                 1
   #define A2W_SMPS_A_MODE_RESET                                 0000000000
      #define A2W_SMPS_A_MODE_BSTPWMB_BITS                       0:0
      #define A2W_SMPS_A_MODE_BSTPWMB_SET                        0x00000001
      #define A2W_SMPS_A_MODE_BSTPWMB_CLR                        0xfffffffe
      #define A2W_SMPS_A_MODE_BSTPWMB_MSB                        0
      #define A2W_SMPS_A_MODE_BSTPWMB_LSB                        0
#define A2W_SMPS_A_VOLTS                                         HW_REGISTER_RW( 0x7e1022a0 ) 
   #define A2W_SMPS_A_VOLTS_MASK                                 0x0000001f
   #define A2W_SMPS_A_VOLTS_WIDTH                                5
   #define A2W_SMPS_A_VOLTS_RESET                                0000000000
      #define A2W_SMPS_A_VOLTS_VOLTS_BITS                        4:0
      #define A2W_SMPS_A_VOLTS_VOLTS_SET                         0x0000001f
      #define A2W_SMPS_A_VOLTS_VOLTS_CLR                         0xffffffe0
      #define A2W_SMPS_A_VOLTS_VOLTS_MSB                         4
      #define A2W_SMPS_A_VOLTS_VOLTS_LSB                         0
#define A2W_SMPS_A_GAIN                                          HW_REGISTER_RW( 0x7e1023a0 ) 
   #define A2W_SMPS_A_GAIN_MASK                                  0x00000007
   #define A2W_SMPS_A_GAIN_WIDTH                                 3
   #define A2W_SMPS_A_GAIN_RESET                                 0000000000
      #define A2W_SMPS_A_GAIN_DIGGAIN_BITS                       2:0
      #define A2W_SMPS_A_GAIN_DIGGAIN_SET                        0x00000007
      #define A2W_SMPS_A_GAIN_DIGGAIN_CLR                        0xfffffff8
      #define A2W_SMPS_A_GAIN_DIGGAIN_MSB                        2
      #define A2W_SMPS_A_GAIN_DIGGAIN_LSB                        0
#define A2W_SMPS_B_STAT                                          HW_REGISTER_RW( 0x7e1021b0 ) 
   #define A2W_SMPS_B_STAT_MASK                                  0x0000111f
   #define A2W_SMPS_B_STAT_WIDTH                                 13
   #define A2W_SMPS_B_STAT_RESET                                 0000000000
      #define A2W_SMPS_B_STAT_POK_BITS                           12:12
      #define A2W_SMPS_B_STAT_POK_SET                            0x00001000
      #define A2W_SMPS_B_STAT_POK_CLR                            0xffffefff
      #define A2W_SMPS_B_STAT_POK_MSB                            12
      #define A2W_SMPS_B_STAT_POK_LSB                            12
      #define A2W_SMPS_B_STAT_BSTPWMB_BITS                       8:8
      #define A2W_SMPS_B_STAT_BSTPWMB_SET                        0x00000100
      #define A2W_SMPS_B_STAT_BSTPWMB_CLR                        0xfffffeff
      #define A2W_SMPS_B_STAT_BSTPWMB_MSB                        8
      #define A2W_SMPS_B_STAT_BSTPWMB_LSB                        8
      #define A2W_SMPS_B_STAT_VOLTS_BITS                         4:0
      #define A2W_SMPS_B_STAT_VOLTS_SET                          0x0000001f
      #define A2W_SMPS_B_STAT_VOLTS_CLR                          0xffffffe0
      #define A2W_SMPS_B_STAT_VOLTS_MSB                          4
      #define A2W_SMPS_B_STAT_VOLTS_LSB                          0
#define A2W_SMPS_C_CLK                                           HW_REGISTER_RW( 0x7e1021c0 ) 
   #define A2W_SMPS_C_CLK_MASK                                   0x0000000f
   #define A2W_SMPS_C_CLK_WIDTH                                  4
   #define A2W_SMPS_C_CLK_RESET                                  0000000000
      #define A2W_SMPS_C_CLK_TDEN_BITS                           3:3
      #define A2W_SMPS_C_CLK_TDEN_SET                            0x00000008
      #define A2W_SMPS_C_CLK_TDEN_CLR                            0xfffffff7
      #define A2W_SMPS_C_CLK_TDEN_MSB                            3
      #define A2W_SMPS_C_CLK_TDEN_LSB                            3
      #define A2W_SMPS_C_CLK_USEOSC_BITS                         2:2
      #define A2W_SMPS_C_CLK_USEOSC_SET                          0x00000004
      #define A2W_SMPS_C_CLK_USEOSC_CLR                          0xfffffffb
      #define A2W_SMPS_C_CLK_USEOSC_MSB                          2
      #define A2W_SMPS_C_CLK_USEOSC_LSB                          2
      #define A2W_SMPS_C_CLK_OSCDIV_BITS                         1:0
      #define A2W_SMPS_C_CLK_OSCDIV_SET                          0x00000003
      #define A2W_SMPS_C_CLK_OSCDIV_CLR                          0xfffffffc
      #define A2W_SMPS_C_CLK_OSCDIV_MSB                          1
      #define A2W_SMPS_C_CLK_OSCDIV_LSB                          0
#define A2W_SMPS_C_CTL                                           HW_REGISTER_RW( 0x7e1022c0 ) 
   #define A2W_SMPS_C_CTL_MASK                                   0x00000003
   #define A2W_SMPS_C_CTL_WIDTH                                  2
   #define A2W_SMPS_C_CTL_RESET                                  0000000000
      #define A2W_SMPS_C_CTL_UPEN_BITS                           1:1
      #define A2W_SMPS_C_CTL_UPEN_SET                            0x00000002
      #define A2W_SMPS_C_CTL_UPEN_CLR                            0xfffffffd
      #define A2W_SMPS_C_CTL_UPEN_MSB                            1
      #define A2W_SMPS_C_CTL_UPEN_LSB                            1
      #define A2W_SMPS_C_CTL_CTRLEN_BITS                         0:0
      #define A2W_SMPS_C_CTL_CTRLEN_SET                          0x00000001
      #define A2W_SMPS_C_CTL_CTRLEN_CLR                          0xfffffffe
      #define A2W_SMPS_C_CTL_CTRLEN_MSB                          0
      #define A2W_SMPS_C_CTL_CTRLEN_LSB                          0
#define A2W_SMPS_L_SPV                                           HW_REGISTER_RW( 0x7e1021d0 ) 
   #define A2W_SMPS_L_SPV_MASK                                   0x0000001f
   #define A2W_SMPS_L_SPV_WIDTH                                  5
   #define A2W_SMPS_L_SPV_RESET                                  0000000000
      #define A2W_SMPS_L_SPV_VOLTS_BITS                          4:0
      #define A2W_SMPS_L_SPV_VOLTS_SET                           0x0000001f
      #define A2W_SMPS_L_SPV_VOLTS_CLR                           0xffffffe0
      #define A2W_SMPS_L_SPV_VOLTS_MSB                           4
      #define A2W_SMPS_L_SPV_VOLTS_LSB                           0
#define A2W_SMPS_L_SPA                                           HW_REGISTER_RW( 0x7e1022d0 ) 
   #define A2W_SMPS_L_SPA_MASK                                   0x000003ff
   #define A2W_SMPS_L_SPA_WIDTH                                  10
   #define A2W_SMPS_L_SPA_RESET                                  0000000000
      #define A2W_SMPS_L_SPA_ANA_BITS                            9:0
      #define A2W_SMPS_L_SPA_ANA_SET                             0x000003ff
      #define A2W_SMPS_L_SPA_ANA_CLR                             0xfffffc00
      #define A2W_SMPS_L_SPA_ANA_MSB                             9
      #define A2W_SMPS_L_SPA_ANA_LSB                             0
#define A2W_SMPS_L_SCV                                           HW_REGISTER_RW( 0x7e1023d0 ) 
   #define A2W_SMPS_L_SCV_MASK                                   0x0000001f
   #define A2W_SMPS_L_SCV_WIDTH                                  5
   #define A2W_SMPS_L_SCV_RESET                                  0000000000
      #define A2W_SMPS_L_SCV_VOLTS_BITS                          4:0
      #define A2W_SMPS_L_SCV_VOLTS_SET                           0x0000001f
      #define A2W_SMPS_L_SCV_VOLTS_CLR                           0xffffffe0
      #define A2W_SMPS_L_SCV_VOLTS_MSB                           4
      #define A2W_SMPS_L_SCV_VOLTS_LSB                           0
#define A2W_SMPS_L_SCA                                           HW_REGISTER_RW( 0x7e1024d0 ) 
   #define A2W_SMPS_L_SCA_MASK                                   0x00000fff
   #define A2W_SMPS_L_SCA_WIDTH                                  12
   #define A2W_SMPS_L_SCA_RESET                                  0000000000
      #define A2W_SMPS_L_SCA_ANA_BITS                            11:0
      #define A2W_SMPS_L_SCA_ANA_SET                             0x00000fff
      #define A2W_SMPS_L_SCA_ANA_CLR                             0xfffff000
      #define A2W_SMPS_L_SCA_ANA_MSB                             11
      #define A2W_SMPS_L_SCA_ANA_LSB                             0
#define A2W_SMPS_L_SIV                                           HW_REGISTER_RW( 0x7e1025d0 ) 
   #define A2W_SMPS_L_SIV_MASK                                   0x0000001f
   #define A2W_SMPS_L_SIV_WIDTH                                  5
   #define A2W_SMPS_L_SIV_RESET                                  0000000000
      #define A2W_SMPS_L_SIV_VOLTS_BITS                          4:0
      #define A2W_SMPS_L_SIV_VOLTS_SET                           0x0000001f
      #define A2W_SMPS_L_SIV_VOLTS_CLR                           0xffffffe0
      #define A2W_SMPS_L_SIV_VOLTS_MSB                           4
      #define A2W_SMPS_L_SIV_VOLTS_LSB                           0
#define A2W_SMPS_L_SIA                                           HW_REGISTER_RW( 0x7e1026d0 ) 
   #define A2W_SMPS_L_SIA_MASK                                   0x000003ff
   #define A2W_SMPS_L_SIA_WIDTH                                  10
   #define A2W_SMPS_L_SIA_RESET                                  0000000000
      #define A2W_SMPS_L_SIA_ANA_BITS                            9:0
      #define A2W_SMPS_L_SIA_ANA_SET                             0x000003ff
      #define A2W_SMPS_L_SIA_ANA_CLR                             0xfffffc00
      #define A2W_SMPS_L_SIA_ANA_MSB                             9
      #define A2W_SMPS_L_SIA_ANA_LSB                             0
#define A2W_XOSC_CTRL                                            HW_REGISTER_RW( 0x7e102190 ) 
   #define A2W_XOSC_CTRL_MASK                                    0x000ff0ff
   #define A2W_XOSC_CTRL_WIDTH                                   20
   #define A2W_XOSC_CTRL_RESET                                   0000000000
      #define A2W_XOSC_CTRL_PLLBOK_BITS                          19:19
      #define A2W_XOSC_CTRL_PLLBOK_SET                           0x00080000
      #define A2W_XOSC_CTRL_PLLBOK_CLR                           0xfff7ffff
      #define A2W_XOSC_CTRL_PLLBOK_MSB                           19
      #define A2W_XOSC_CTRL_PLLBOK_LSB                           19
      #define A2W_XOSC_CTRL_PLLAOK_BITS                          18:18
      #define A2W_XOSC_CTRL_PLLAOK_SET                           0x00040000
      #define A2W_XOSC_CTRL_PLLAOK_CLR                           0xfffbffff
      #define A2W_XOSC_CTRL_PLLAOK_MSB                           18
      #define A2W_XOSC_CTRL_PLLAOK_LSB                           18
      #define A2W_XOSC_CTRL_PLLDOK_BITS                          17:17
      #define A2W_XOSC_CTRL_PLLDOK_SET                           0x00020000
      #define A2W_XOSC_CTRL_PLLDOK_CLR                           0xfffdffff
      #define A2W_XOSC_CTRL_PLLDOK_MSB                           17
      #define A2W_XOSC_CTRL_PLLDOK_LSB                           17
      #define A2W_XOSC_CTRL_DDROK_BITS                           16:16
      #define A2W_XOSC_CTRL_DDROK_SET                            0x00010000
      #define A2W_XOSC_CTRL_DDROK_CLR                            0xfffeffff
      #define A2W_XOSC_CTRL_DDROK_MSB                            16
      #define A2W_XOSC_CTRL_DDROK_LSB                            16
      #define A2W_XOSC_CTRL_SMPSOK_BITS                          15:15
      #define A2W_XOSC_CTRL_SMPSOK_SET                           0x00008000
      #define A2W_XOSC_CTRL_SMPSOK_CLR                           0xffff7fff
      #define A2W_XOSC_CTRL_SMPSOK_MSB                           15
      #define A2W_XOSC_CTRL_SMPSOK_LSB                           15
      #define A2W_XOSC_CTRL_USBOK_BITS                           14:14
      #define A2W_XOSC_CTRL_USBOK_SET                            0x00004000
      #define A2W_XOSC_CTRL_USBOK_CLR                            0xffffbfff
      #define A2W_XOSC_CTRL_USBOK_MSB                            14
      #define A2W_XOSC_CTRL_USBOK_LSB                            14
      #define A2W_XOSC_CTRL_HDMIOK_BITS                          13:13
      #define A2W_XOSC_CTRL_HDMIOK_SET                           0x00002000
      #define A2W_XOSC_CTRL_HDMIOK_CLR                           0xffffdfff
      #define A2W_XOSC_CTRL_HDMIOK_MSB                           13
      #define A2W_XOSC_CTRL_HDMIOK_LSB                           13
      #define A2W_XOSC_CTRL_PLLCOK_BITS                          12:12
      #define A2W_XOSC_CTRL_PLLCOK_SET                           0x00001000
      #define A2W_XOSC_CTRL_PLLCOK_CLR                           0xffffefff
      #define A2W_XOSC_CTRL_PLLCOK_MSB                           12
      #define A2W_XOSC_CTRL_PLLCOK_LSB                           12
      #define A2W_XOSC_CTRL_PLLBEN_BITS                          7:7
      #define A2W_XOSC_CTRL_PLLBEN_SET                           0x00000080
      #define A2W_XOSC_CTRL_PLLBEN_CLR                           0xffffff7f
      #define A2W_XOSC_CTRL_PLLBEN_MSB                           7
      #define A2W_XOSC_CTRL_PLLBEN_LSB                           7
      #define A2W_XOSC_CTRL_PLLAEN_BITS                          6:6
      #define A2W_XOSC_CTRL_PLLAEN_SET                           0x00000040
      #define A2W_XOSC_CTRL_PLLAEN_CLR                           0xffffffbf
      #define A2W_XOSC_CTRL_PLLAEN_MSB                           6
      #define A2W_XOSC_CTRL_PLLAEN_LSB                           6
      #define A2W_XOSC_CTRL_PLLDEN_BITS                          5:5
      #define A2W_XOSC_CTRL_PLLDEN_SET                           0x00000020
      #define A2W_XOSC_CTRL_PLLDEN_CLR                           0xffffffdf
      #define A2W_XOSC_CTRL_PLLDEN_MSB                           5
      #define A2W_XOSC_CTRL_PLLDEN_LSB                           5
      #define A2W_XOSC_CTRL_DDREN_BITS                           4:4
      #define A2W_XOSC_CTRL_DDREN_SET                            0x00000010
      #define A2W_XOSC_CTRL_DDREN_CLR                            0xffffffef
      #define A2W_XOSC_CTRL_DDREN_MSB                            4
      #define A2W_XOSC_CTRL_DDREN_LSB                            4
      #define A2W_XOSC_CTRL_SMPSEN_BITS                          3:3
      #define A2W_XOSC_CTRL_SMPSEN_SET                           0x00000008
      #define A2W_XOSC_CTRL_SMPSEN_CLR                           0xfffffff7
      #define A2W_XOSC_CTRL_SMPSEN_MSB                           3
      #define A2W_XOSC_CTRL_SMPSEN_LSB                           3
      #define A2W_XOSC_CTRL_USBEN_BITS                           2:2
      #define A2W_XOSC_CTRL_USBEN_SET                            0x00000004
      #define A2W_XOSC_CTRL_USBEN_CLR                            0xfffffffb
      #define A2W_XOSC_CTRL_USBEN_MSB                            2
      #define A2W_XOSC_CTRL_USBEN_LSB                            2
      #define A2W_XOSC_CTRL_HDMIEN_BITS                          1:1
      #define A2W_XOSC_CTRL_HDMIEN_SET                           0x00000002
      #define A2W_XOSC_CTRL_HDMIEN_CLR                           0xfffffffd
      #define A2W_XOSC_CTRL_HDMIEN_MSB                           1
      #define A2W_XOSC_CTRL_HDMIEN_LSB                           1
      #define A2W_XOSC_CTRL_PLLCEN_BITS                          0:0
      #define A2W_XOSC_CTRL_PLLCEN_SET                           0x00000001
      #define A2W_XOSC_CTRL_PLLCEN_CLR                           0xfffffffe
      #define A2W_XOSC_CTRL_PLLCEN_MSB                           0
      #define A2W_XOSC_CTRL_PLLCEN_LSB                           0
#define A2W_XOSC_CPR                                             HW_REGISTER_RW( 0x7e102290 ) 
   #define A2W_XOSC_CPR_MASK                                     0x00000013
   #define A2W_XOSC_CPR_WIDTH                                    5
   #define A2W_XOSC_CPR_RESET                                    0000000000
      #define A2W_XOSC_CPR_CPR1_BITS                             4:4
      #define A2W_XOSC_CPR_CPR1_SET                              0x00000010
      #define A2W_XOSC_CPR_CPR1_CLR                              0xffffffef
      #define A2W_XOSC_CPR_CPR1_MSB                              4
      #define A2W_XOSC_CPR_CPR1_LSB                              4
      #define A2W_XOSC_CPR_DIV_BITS                              1:0
      #define A2W_XOSC_CPR_DIV_SET                               0x00000003
      #define A2W_XOSC_CPR_DIV_CLR                               0xfffffffc
      #define A2W_XOSC_CPR_DIV_MSB                               1
      #define A2W_XOSC_CPR_DIV_LSB                               0
#define A2W_XOSC_BIAS                                            HW_REGISTER_RW( 0x7e102390 ) 
   #define A2W_XOSC_BIAS_MASK                                    0x0000001f
   #define A2W_XOSC_BIAS_WIDTH                                   5
   #define A2W_XOSC_BIAS_RESET                                   0x00000018
      #define A2W_XOSC_BIAS_HIGHP_BITS                           4:4
      #define A2W_XOSC_BIAS_HIGHP_SET                            0x00000010
      #define A2W_XOSC_BIAS_HIGHP_CLR                            0xffffffef
      #define A2W_XOSC_BIAS_HIGHP_MSB                            4
      #define A2W_XOSC_BIAS_HIGHP_LSB                            4
      #define A2W_XOSC_BIAS_BIAS_BITS                            3:0
      #define A2W_XOSC_BIAS_BIAS_SET                             0x0000000f
      #define A2W_XOSC_BIAS_BIAS_CLR                             0xfffffff0
      #define A2W_XOSC_BIAS_BIAS_MSB                             3
      #define A2W_XOSC_BIAS_BIAS_LSB                             0
#define A2W_XOSC_PWR                                             HW_REGISTER_RW( 0x7e102490 ) 
   #define A2W_XOSC_PWR_MASK                                     0x00000007
   #define A2W_XOSC_PWR_WIDTH                                    3
   #define A2W_XOSC_PWR_RESET                                    0x00000004
      #define A2W_XOSC_PWR_RSTB_BITS                             2:2
      #define A2W_XOSC_PWR_RSTB_SET                              0x00000004
      #define A2W_XOSC_PWR_RSTB_CLR                              0xfffffffb
      #define A2W_XOSC_PWR_RSTB_MSB                              2
      #define A2W_XOSC_PWR_RSTB_LSB                              2
      #define A2W_XOSC_PWR_PWRDN_BITS                            1:1
      #define A2W_XOSC_PWR_PWRDN_SET                             0x00000002
      #define A2W_XOSC_PWR_PWRDN_CLR                             0xfffffffd
      #define A2W_XOSC_PWR_PWRDN_MSB                             1
      #define A2W_XOSC_PWR_PWRDN_LSB                             1
      #define A2W_XOSC_PWR_BYPASS_BITS                           0:0
      #define A2W_XOSC_PWR_BYPASS_SET                            0x00000001
      #define A2W_XOSC_PWR_BYPASS_CLR                            0xfffffffe
      #define A2W_XOSC_PWR_BYPASS_MSB                            0
      #define A2W_XOSC_PWR_BYPASS_LSB                            0
#define A2W_PLLA_ANA_SSCS                                        HW_REGISTER_RW( 0x7e102110 ) 
   #define A2W_PLLA_ANA_SSCS_MASK                                0x0001ffff
   #define A2W_PLLA_ANA_SSCS_WIDTH                               17
   #define A2W_PLLA_ANA_SSCS_RESET                               0000000000
      #define A2W_PLLA_ANA_SSCS_MODE_BITS                        16:16
      #define A2W_PLLA_ANA_SSCS_MODE_SET                         0x00010000
      #define A2W_PLLA_ANA_SSCS_MODE_CLR                         0xfffeffff
      #define A2W_PLLA_ANA_SSCS_MODE_MSB                         16
      #define A2W_PLLA_ANA_SSCS_MODE_LSB                         16
      #define A2W_PLLA_ANA_SSCS_STEP_BITS                        15:0
      #define A2W_PLLA_ANA_SSCS_STEP_SET                         0x0000ffff
      #define A2W_PLLA_ANA_SSCS_STEP_CLR                         0xffff0000
      #define A2W_PLLA_ANA_SSCS_STEP_MSB                         15
      #define A2W_PLLA_ANA_SSCS_STEP_LSB                         0
#define A2W_PLLA_ANA_SSCL                                        HW_REGISTER_RW( 0x7e102210 ) 
   #define A2W_PLLA_ANA_SSCL_MASK                                0x003fffff
   #define A2W_PLLA_ANA_SSCL_WIDTH                               22
   #define A2W_PLLA_ANA_SSCL_RESET                               0000000000
      #define A2W_PLLA_ANA_SSCL_LIMIT_BITS                       21:0
      #define A2W_PLLA_ANA_SSCL_LIMIT_SET                        0x003fffff
      #define A2W_PLLA_ANA_SSCL_LIMIT_CLR                        0xffc00000
      #define A2W_PLLA_ANA_SSCL_LIMIT_MSB                        21
      #define A2W_PLLA_ANA_SSCL_LIMIT_LSB                        0
#define A2W_PLLA_ANA_KAIP                                        HW_REGISTER_RW( 0x7e102310 ) 
   #define A2W_PLLA_ANA_KAIP_MASK                                0x0000077f
   #define A2W_PLLA_ANA_KAIP_WIDTH                               11
   #define A2W_PLLA_ANA_KAIP_RESET                               0x0000033a
      #define A2W_PLLA_ANA_KAIP_KA_BITS                          10:8
      #define A2W_PLLA_ANA_KAIP_KA_SET                           0x00000700
      #define A2W_PLLA_ANA_KAIP_KA_CLR                           0xfffff8ff
      #define A2W_PLLA_ANA_KAIP_KA_MSB                           10
      #define A2W_PLLA_ANA_KAIP_KA_LSB                           8
      #define A2W_PLLA_ANA_KAIP_KI_BITS                          6:4
      #define A2W_PLLA_ANA_KAIP_KI_SET                           0x00000070
      #define A2W_PLLA_ANA_KAIP_KI_CLR                           0xffffff8f
      #define A2W_PLLA_ANA_KAIP_KI_MSB                           6
      #define A2W_PLLA_ANA_KAIP_KI_LSB                           4
      #define A2W_PLLA_ANA_KAIP_KP_BITS                          3:0
      #define A2W_PLLA_ANA_KAIP_KP_SET                           0x0000000f
      #define A2W_PLLA_ANA_KAIP_KP_CLR                           0xfffffff0
      #define A2W_PLLA_ANA_KAIP_KP_MSB                           3
      #define A2W_PLLA_ANA_KAIP_KP_LSB                           0
#define A2W_PLLA_ANA_STAT                                        HW_REGISTER_RW( 0x7e102410 ) 
   #define A2W_PLLA_ANA_STAT_MASK                                0x00000fff
   #define A2W_PLLA_ANA_STAT_WIDTH                               12
   #define A2W_PLLA_ANA_STAT_RESET                               0000000000
      #define A2W_PLLA_ANA_STAT_DATA_BITS                        11:0
      #define A2W_PLLA_ANA_STAT_DATA_SET                         0x00000fff
      #define A2W_PLLA_ANA_STAT_DATA_CLR                         0xfffff000
      #define A2W_PLLA_ANA_STAT_DATA_MSB                         11
      #define A2W_PLLA_ANA_STAT_DATA_LSB                         0
#define A2W_PLLA_ANA_SCTL                                        HW_REGISTER_RW( 0x7e102510 ) 
   #define A2W_PLLA_ANA_SCTL_MASK                                0x0000001f
   #define A2W_PLLA_ANA_SCTL_WIDTH                               5
   #define A2W_PLLA_ANA_SCTL_RESET                               0000000000
      #define A2W_PLLA_ANA_SCTL_RESET_BITS                       4:4
      #define A2W_PLLA_ANA_SCTL_RESET_SET                        0x00000010
      #define A2W_PLLA_ANA_SCTL_RESET_CLR                        0xffffffef
      #define A2W_PLLA_ANA_SCTL_RESET_MSB                        4
      #define A2W_PLLA_ANA_SCTL_RESET_LSB                        4
      #define A2W_PLLA_ANA_SCTL_UPDATE_BITS                      3:3
      #define A2W_PLLA_ANA_SCTL_UPDATE_SET                       0x00000008
      #define A2W_PLLA_ANA_SCTL_UPDATE_CLR                       0xfffffff7
      #define A2W_PLLA_ANA_SCTL_UPDATE_MSB                       3
      #define A2W_PLLA_ANA_SCTL_UPDATE_LSB                       3
      #define A2W_PLLA_ANA_SCTL_SEL_BITS                         2:0
      #define A2W_PLLA_ANA_SCTL_SEL_SET                          0x00000007
      #define A2W_PLLA_ANA_SCTL_SEL_CLR                          0xfffffff8
      #define A2W_PLLA_ANA_SCTL_SEL_MSB                          2
      #define A2W_PLLA_ANA_SCTL_SEL_LSB                          0
#define A2W_PLLA_ANA_VCO                                         HW_REGISTER_RW( 0x7e102610 ) 
   #define A2W_PLLA_ANA_VCO_MASK                                 0x00000001
   #define A2W_PLLA_ANA_VCO_WIDTH                                1
   #define A2W_PLLA_ANA_VCO_RESET                                0000000000
      #define A2W_PLLA_ANA_VCO_RANGE_BITS                        0:0
      #define A2W_PLLA_ANA_VCO_RANGE_SET                         0x00000001
      #define A2W_PLLA_ANA_VCO_RANGE_CLR                         0xfffffffe
      #define A2W_PLLA_ANA_VCO_RANGE_MSB                         0
      #define A2W_PLLA_ANA_VCO_RANGE_LSB                         0
#define A2W_PLLB_ANA_SSCS                                        HW_REGISTER_RW( 0x7e1021f0 ) 
   #define A2W_PLLB_ANA_SSCS_MASK                                0x0001ffff
   #define A2W_PLLB_ANA_SSCS_WIDTH                               17
   #define A2W_PLLB_ANA_SSCS_RESET                               0000000000
      #define A2W_PLLB_ANA_SSCS_MODE_BITS                        16:16
      #define A2W_PLLB_ANA_SSCS_MODE_SET                         0x00010000
      #define A2W_PLLB_ANA_SSCS_MODE_CLR                         0xfffeffff
      #define A2W_PLLB_ANA_SSCS_MODE_MSB                         16
      #define A2W_PLLB_ANA_SSCS_MODE_LSB                         16
      #define A2W_PLLB_ANA_SSCS_STEP_BITS                        15:0
      #define A2W_PLLB_ANA_SSCS_STEP_SET                         0x0000ffff
      #define A2W_PLLB_ANA_SSCS_STEP_CLR                         0xffff0000
      #define A2W_PLLB_ANA_SSCS_STEP_MSB                         15
      #define A2W_PLLB_ANA_SSCS_STEP_LSB                         0
#define A2W_PLLB_ANA_SSCL                                        HW_REGISTER_RW( 0x7e1022f0 ) 
   #define A2W_PLLB_ANA_SSCL_MASK                                0x003fffff
   #define A2W_PLLB_ANA_SSCL_WIDTH                               22
   #define A2W_PLLB_ANA_SSCL_RESET                               0000000000
      #define A2W_PLLB_ANA_SSCL_LIMIT_BITS                       21:0
      #define A2W_PLLB_ANA_SSCL_LIMIT_SET                        0x003fffff
      #define A2W_PLLB_ANA_SSCL_LIMIT_CLR                        0xffc00000
      #define A2W_PLLB_ANA_SSCL_LIMIT_MSB                        21
      #define A2W_PLLB_ANA_SSCL_LIMIT_LSB                        0
#define A2W_PLLB_ANA_KAIP                                        HW_REGISTER_RW( 0x7e1023f0 ) 
   #define A2W_PLLB_ANA_KAIP_MASK                                0x0000077f
   #define A2W_PLLB_ANA_KAIP_WIDTH                               11
   #define A2W_PLLB_ANA_KAIP_RESET                               0x0000033a
      #define A2W_PLLB_ANA_KAIP_KA_BITS                          10:8
      #define A2W_PLLB_ANA_KAIP_KA_SET                           0x00000700
      #define A2W_PLLB_ANA_KAIP_KA_CLR                           0xfffff8ff
      #define A2W_PLLB_ANA_KAIP_KA_MSB                           10
      #define A2W_PLLB_ANA_KAIP_KA_LSB                           8
      #define A2W_PLLB_ANA_KAIP_KI_BITS                          6:4
      #define A2W_PLLB_ANA_KAIP_KI_SET                           0x00000070
      #define A2W_PLLB_ANA_KAIP_KI_CLR                           0xffffff8f
      #define A2W_PLLB_ANA_KAIP_KI_MSB                           6
      #define A2W_PLLB_ANA_KAIP_KI_LSB                           4
      #define A2W_PLLB_ANA_KAIP_KP_BITS                          3:0
      #define A2W_PLLB_ANA_KAIP_KP_SET                           0x0000000f
      #define A2W_PLLB_ANA_KAIP_KP_CLR                           0xfffffff0
      #define A2W_PLLB_ANA_KAIP_KP_MSB                           3
      #define A2W_PLLB_ANA_KAIP_KP_LSB                           0
#define A2W_PLLB_ANA_STAT                                        HW_REGISTER_RW( 0x7e1024f0 ) 
   #define A2W_PLLB_ANA_STAT_MASK                                0x00000fff
   #define A2W_PLLB_ANA_STAT_WIDTH                               12
   #define A2W_PLLB_ANA_STAT_RESET                               0000000000
      #define A2W_PLLB_ANA_STAT_DATA_BITS                        11:0
      #define A2W_PLLB_ANA_STAT_DATA_SET                         0x00000fff
      #define A2W_PLLB_ANA_STAT_DATA_CLR                         0xfffff000
      #define A2W_PLLB_ANA_STAT_DATA_MSB                         11
      #define A2W_PLLB_ANA_STAT_DATA_LSB                         0
#define A2W_PLLB_ANA_SCTL                                        HW_REGISTER_RW( 0x7e1025f0 ) 
   #define A2W_PLLB_ANA_SCTL_MASK                                0x0000001f
   #define A2W_PLLB_ANA_SCTL_WIDTH                               5
   #define A2W_PLLB_ANA_SCTL_RESET                               0000000000
      #define A2W_PLLB_ANA_SCTL_RESET_BITS                       4:4
      #define A2W_PLLB_ANA_SCTL_RESET_SET                        0x00000010
      #define A2W_PLLB_ANA_SCTL_RESET_CLR                        0xffffffef
      #define A2W_PLLB_ANA_SCTL_RESET_MSB                        4
      #define A2W_PLLB_ANA_SCTL_RESET_LSB                        4
      #define A2W_PLLB_ANA_SCTL_UPDATE_BITS                      3:3
      #define A2W_PLLB_ANA_SCTL_UPDATE_SET                       0x00000008
      #define A2W_PLLB_ANA_SCTL_UPDATE_CLR                       0xfffffff7
      #define A2W_PLLB_ANA_SCTL_UPDATE_MSB                       3
      #define A2W_PLLB_ANA_SCTL_UPDATE_LSB                       3
      #define A2W_PLLB_ANA_SCTL_SEL_BITS                         2:0
      #define A2W_PLLB_ANA_SCTL_SEL_SET                          0x00000007
      #define A2W_PLLB_ANA_SCTL_SEL_CLR                          0xfffffff8
      #define A2W_PLLB_ANA_SCTL_SEL_MSB                          2
      #define A2W_PLLB_ANA_SCTL_SEL_LSB                          0
#define A2W_PLLB_ANA_VCO                                         HW_REGISTER_RW( 0x7e1026f0 ) 
   #define A2W_PLLB_ANA_VCO_MASK                                 0x00000001
   #define A2W_PLLB_ANA_VCO_WIDTH                                1
   #define A2W_PLLB_ANA_VCO_RESET                                0000000000
      #define A2W_PLLB_ANA_VCO_RANGE_BITS                        0:0
      #define A2W_PLLB_ANA_VCO_RANGE_SET                         0x00000001
      #define A2W_PLLB_ANA_VCO_RANGE_CLR                         0xfffffffe
      #define A2W_PLLB_ANA_VCO_RANGE_MSB                         0
      #define A2W_PLLB_ANA_VCO_RANGE_LSB                         0
#define A2W_PLLC_ANA_SSCS                                        HW_REGISTER_RW( 0x7e102130 ) 
   #define A2W_PLLC_ANA_SSCS_MASK                                0x0001ffff
   #define A2W_PLLC_ANA_SSCS_WIDTH                               17
   #define A2W_PLLC_ANA_SSCS_RESET                               0000000000
      #define A2W_PLLC_ANA_SSCS_MODE_BITS                        16:16
      #define A2W_PLLC_ANA_SSCS_MODE_SET                         0x00010000
      #define A2W_PLLC_ANA_SSCS_MODE_CLR                         0xfffeffff
      #define A2W_PLLC_ANA_SSCS_MODE_MSB                         16
      #define A2W_PLLC_ANA_SSCS_MODE_LSB                         16
      #define A2W_PLLC_ANA_SSCS_STEP_BITS                        15:0
      #define A2W_PLLC_ANA_SSCS_STEP_SET                         0x0000ffff
      #define A2W_PLLC_ANA_SSCS_STEP_CLR                         0xffff0000
      #define A2W_PLLC_ANA_SSCS_STEP_MSB                         15
      #define A2W_PLLC_ANA_SSCS_STEP_LSB                         0
#define A2W_PLLC_ANA_SSCL                                        HW_REGISTER_RW( 0x7e102230 ) 
   #define A2W_PLLC_ANA_SSCL_MASK                                0x003fffff
   #define A2W_PLLC_ANA_SSCL_WIDTH                               22
   #define A2W_PLLC_ANA_SSCL_RESET                               0000000000
#define A2W_PLLC_ANA_KAIP                                        HW_REGISTER_RW( 0x7e102330 ) 
   #define A2W_PLLC_ANA_KAIP_MASK                                0x0000077f
   #define A2W_PLLC_ANA_KAIP_WIDTH                               11
   #define A2W_PLLC_ANA_KAIP_RESET                               0x0000033a
      #define A2W_PLLC_ANA_KAIP_KA_BITS                          10:8
      #define A2W_PLLC_ANA_KAIP_KA_SET                           0x00000700
      #define A2W_PLLC_ANA_KAIP_KA_CLR                           0xfffff8ff
      #define A2W_PLLC_ANA_KAIP_KA_MSB                           10
      #define A2W_PLLC_ANA_KAIP_KA_LSB                           8
      #define A2W_PLLC_ANA_KAIP_KI_BITS                          6:4
      #define A2W_PLLC_ANA_KAIP_KI_SET                           0x00000070
      #define A2W_PLLC_ANA_KAIP_KI_CLR                           0xffffff8f
      #define A2W_PLLC_ANA_KAIP_KI_MSB                           6
      #define A2W_PLLC_ANA_KAIP_KI_LSB                           4
      #define A2W_PLLC_ANA_KAIP_KP_BITS                          3:0
      #define A2W_PLLC_ANA_KAIP_KP_SET                           0x0000000f
      #define A2W_PLLC_ANA_KAIP_KP_CLR                           0xfffffff0
      #define A2W_PLLC_ANA_KAIP_KP_MSB                           3
      #define A2W_PLLC_ANA_KAIP_KP_LSB                           0
#define A2W_PLLC_ANA_STAT                                        HW_REGISTER_RW( 0x7e102430 ) 
   #define A2W_PLLC_ANA_STAT_MASK                                0x00000fff
   #define A2W_PLLC_ANA_STAT_WIDTH                               12
   #define A2W_PLLC_ANA_STAT_RESET                               0000000000
      #define A2W_PLLC_ANA_STAT_DATA_BITS                        11:0
      #define A2W_PLLC_ANA_STAT_DATA_SET                         0x00000fff
      #define A2W_PLLC_ANA_STAT_DATA_CLR                         0xfffff000
      #define A2W_PLLC_ANA_STAT_DATA_MSB                         11
      #define A2W_PLLC_ANA_STAT_DATA_LSB                         0
#define A2W_PLLC_ANA_SCTL                                        HW_REGISTER_RW( 0x7e102530 ) 
   #define A2W_PLLC_ANA_SCTL_MASK                                0x0000001f
   #define A2W_PLLC_ANA_SCTL_WIDTH                               5
   #define A2W_PLLC_ANA_SCTL_RESET                               0000000000
      #define A2W_PLLC_ANA_SCTL_RESET_BITS                       4:4
      #define A2W_PLLC_ANA_SCTL_RESET_SET                        0x00000010
      #define A2W_PLLC_ANA_SCTL_RESET_CLR                        0xffffffef
      #define A2W_PLLC_ANA_SCTL_RESET_MSB                        4
      #define A2W_PLLC_ANA_SCTL_RESET_LSB                        4
      #define A2W_PLLC_ANA_SCTL_UPDATE_BITS                      3:3
      #define A2W_PLLC_ANA_SCTL_UPDATE_SET                       0x00000008
      #define A2W_PLLC_ANA_SCTL_UPDATE_CLR                       0xfffffff7
      #define A2W_PLLC_ANA_SCTL_UPDATE_MSB                       3
      #define A2W_PLLC_ANA_SCTL_UPDATE_LSB                       3
      #define A2W_PLLC_ANA_SCTL_SEL_BITS                         2:0
      #define A2W_PLLC_ANA_SCTL_SEL_SET                          0x00000007
      #define A2W_PLLC_ANA_SCTL_SEL_CLR                          0xfffffff8
      #define A2W_PLLC_ANA_SCTL_SEL_MSB                          2
      #define A2W_PLLC_ANA_SCTL_SEL_LSB                          0
#define A2W_PLLC_ANA_VCO                                         HW_REGISTER_RW( 0x7e102630 ) 
   #define A2W_PLLC_ANA_VCO_MASK                                 0x00000001
   #define A2W_PLLC_ANA_VCO_WIDTH                                1
   #define A2W_PLLC_ANA_VCO_RESET                                0000000000
      #define A2W_PLLC_ANA_VCO_RANGE_BITS                        0:0
      #define A2W_PLLC_ANA_VCO_RANGE_SET                         0x00000001
      #define A2W_PLLC_ANA_VCO_RANGE_CLR                         0xfffffffe
      #define A2W_PLLC_ANA_VCO_RANGE_MSB                         0
      #define A2W_PLLC_ANA_VCO_RANGE_LSB                         0
#define A2W_PLLD_ANA_SSCS                                        HW_REGISTER_RW( 0x7e102150 ) 
   #define A2W_PLLD_ANA_SSCS_MASK                                0x0001ffff
   #define A2W_PLLD_ANA_SSCS_WIDTH                               17
   #define A2W_PLLD_ANA_SSCS_RESET                               0000000000
      #define A2W_PLLD_ANA_SSCS_MODE_BITS                        16:16
      #define A2W_PLLD_ANA_SSCS_MODE_SET                         0x00010000
      #define A2W_PLLD_ANA_SSCS_MODE_CLR                         0xfffeffff
      #define A2W_PLLD_ANA_SSCS_MODE_MSB                         16
      #define A2W_PLLD_ANA_SSCS_MODE_LSB                         16
      #define A2W_PLLD_ANA_SSCS_STEP_BITS                        15:0
      #define A2W_PLLD_ANA_SSCS_STEP_SET                         0x0000ffff
      #define A2W_PLLD_ANA_SSCS_STEP_CLR                         0xffff0000
      #define A2W_PLLD_ANA_SSCS_STEP_MSB                         15
      #define A2W_PLLD_ANA_SSCS_STEP_LSB                         0
#define A2W_PLLD_ANA_SSCL                                        HW_REGISTER_RW( 0x7e102250 ) 
   #define A2W_PLLD_ANA_SSCL_MASK                                0x003fffff
   #define A2W_PLLD_ANA_SSCL_WIDTH                               22
   #define A2W_PLLD_ANA_SSCL_RESET                               0000000000
#define A2W_PLLD_ANA_KAIP                                        HW_REGISTER_RW( 0x7e102350 ) 
   #define A2W_PLLD_ANA_KAIP_MASK                                0x0000077f
   #define A2W_PLLD_ANA_KAIP_WIDTH                               11
   #define A2W_PLLD_ANA_KAIP_RESET                               0x0000033a
      #define A2W_PLLD_ANA_KAIP_KA_BITS                          10:8
      #define A2W_PLLD_ANA_KAIP_KA_SET                           0x00000700
      #define A2W_PLLD_ANA_KAIP_KA_CLR                           0xfffff8ff
      #define A2W_PLLD_ANA_KAIP_KA_MSB                           10
      #define A2W_PLLD_ANA_KAIP_KA_LSB                           8
      #define A2W_PLLD_ANA_KAIP_KI_BITS                          6:4
      #define A2W_PLLD_ANA_KAIP_KI_SET                           0x00000070
      #define A2W_PLLD_ANA_KAIP_KI_CLR                           0xffffff8f
      #define A2W_PLLD_ANA_KAIP_KI_MSB                           6
      #define A2W_PLLD_ANA_KAIP_KI_LSB                           4
      #define A2W_PLLD_ANA_KAIP_KP_BITS                          3:0
      #define A2W_PLLD_ANA_KAIP_KP_SET                           0x0000000f
      #define A2W_PLLD_ANA_KAIP_KP_CLR                           0xfffffff0
      #define A2W_PLLD_ANA_KAIP_KP_MSB                           3
      #define A2W_PLLD_ANA_KAIP_KP_LSB                           0
#define A2W_PLLD_ANA_STAT                                        HW_REGISTER_RW( 0x7e102450 ) 
   #define A2W_PLLD_ANA_STAT_MASK                                0x00000fff
   #define A2W_PLLD_ANA_STAT_WIDTH                               12
   #define A2W_PLLD_ANA_STAT_RESET                               0000000000
      #define A2W_PLLD_ANA_STAT_DATA_BITS                        11:0
      #define A2W_PLLD_ANA_STAT_DATA_SET                         0x00000fff
      #define A2W_PLLD_ANA_STAT_DATA_CLR                         0xfffff000
      #define A2W_PLLD_ANA_STAT_DATA_MSB                         11
      #define A2W_PLLD_ANA_STAT_DATA_LSB                         0
#define A2W_PLLD_ANA_SCTL                                        HW_REGISTER_RW( 0x7e102550 ) 
   #define A2W_PLLD_ANA_SCTL_MASK                                0x0000001f
   #define A2W_PLLD_ANA_SCTL_WIDTH                               5
   #define A2W_PLLD_ANA_SCTL_RESET                               0000000000
      #define A2W_PLLD_ANA_SCTL_RESET_BITS                       4:4
      #define A2W_PLLD_ANA_SCTL_RESET_SET                        0x00000010
      #define A2W_PLLD_ANA_SCTL_RESET_CLR                        0xffffffef
      #define A2W_PLLD_ANA_SCTL_RESET_MSB                        4
      #define A2W_PLLD_ANA_SCTL_RESET_LSB                        4
      #define A2W_PLLD_ANA_SCTL_UPDATE_BITS                      3:3
      #define A2W_PLLD_ANA_SCTL_UPDATE_SET                       0x00000008
      #define A2W_PLLD_ANA_SCTL_UPDATE_CLR                       0xfffffff7
      #define A2W_PLLD_ANA_SCTL_UPDATE_MSB                       3
      #define A2W_PLLD_ANA_SCTL_UPDATE_LSB                       3
      #define A2W_PLLD_ANA_SCTL_SEL_BITS                         2:0
      #define A2W_PLLD_ANA_SCTL_SEL_SET                          0x00000007
      #define A2W_PLLD_ANA_SCTL_SEL_CLR                          0xfffffff8
      #define A2W_PLLD_ANA_SCTL_SEL_MSB                          2
      #define A2W_PLLD_ANA_SCTL_SEL_LSB                          0
#define A2W_PLLD_ANA_VCO                                         HW_REGISTER_RW( 0x7e102650 ) 
   #define A2W_PLLD_ANA_VCO_MASK                                 0x00000001
   #define A2W_PLLD_ANA_VCO_WIDTH                                1
   #define A2W_PLLD_ANA_VCO_RESET                                0000000000
      #define A2W_PLLD_ANA_VCO_RANGE_BITS                        0:0
      #define A2W_PLLD_ANA_VCO_RANGE_SET                         0x00000001
      #define A2W_PLLD_ANA_VCO_RANGE_CLR                         0xfffffffe
      #define A2W_PLLD_ANA_VCO_RANGE_MSB                         0
      #define A2W_PLLD_ANA_VCO_RANGE_LSB                         0
#define A2W_PLLH_ANA_KAIP                                        HW_REGISTER_RW( 0x7e102370 ) 
   #define A2W_PLLH_ANA_KAIP_MASK                                0x0000077f
   #define A2W_PLLH_ANA_KAIP_WIDTH                               11
   #define A2W_PLLH_ANA_KAIP_RESET                               0x0000033a
      #define A2W_PLLH_ANA_KAIP_KA_BITS                          10:8
      #define A2W_PLLH_ANA_KAIP_KA_SET                           0x00000700
      #define A2W_PLLH_ANA_KAIP_KA_CLR                           0xfffff8ff
      #define A2W_PLLH_ANA_KAIP_KA_MSB                           10
      #define A2W_PLLH_ANA_KAIP_KA_LSB                           8
      #define A2W_PLLH_ANA_KAIP_KI_BITS                          6:4
      #define A2W_PLLH_ANA_KAIP_KI_SET                           0x00000070
      #define A2W_PLLH_ANA_KAIP_KI_CLR                           0xffffff8f
      #define A2W_PLLH_ANA_KAIP_KI_MSB                           6
      #define A2W_PLLH_ANA_KAIP_KI_LSB                           4
      #define A2W_PLLH_ANA_KAIP_KP_BITS                          3:0
      #define A2W_PLLH_ANA_KAIP_KP_SET                           0x0000000f
      #define A2W_PLLH_ANA_KAIP_KP_CLR                           0xfffffff0
      #define A2W_PLLH_ANA_KAIP_KP_MSB                           3
      #define A2W_PLLH_ANA_KAIP_KP_LSB                           0
#define A2W_PLLH_ANA_STAT                                        HW_REGISTER_RW( 0x7e102660 ) 
   #define A2W_PLLH_ANA_STAT_MASK                                0x001f1fff
   #define A2W_PLLH_ANA_STAT_WIDTH                               21
   #define A2W_PLLH_ANA_STAT_RESET                               0000000000
      #define A2W_PLLH_ANA_STAT_CNTLENB_BITS                     20:20
      #define A2W_PLLH_ANA_STAT_CNTLENB_SET                      0x00100000
      #define A2W_PLLH_ANA_STAT_CNTLENB_CLR                      0xffefffff
      #define A2W_PLLH_ANA_STAT_CNTLENB_MSB                      20
      #define A2W_PLLH_ANA_STAT_CNTLENB_LSB                      20
      #define A2W_PLLH_ANA_STAT_RCALCODE_BITS                    19:16
      #define A2W_PLLH_ANA_STAT_RCALCODE_SET                     0x000f0000
      #define A2W_PLLH_ANA_STAT_RCALCODE_CLR                     0xfff0ffff
      #define A2W_PLLH_ANA_STAT_RCALCODE_MSB                     19
      #define A2W_PLLH_ANA_STAT_RCALCODE_LSB                     16
      #define A2W_PLLH_ANA_STAT_RCALDONE_BITS                    12:12
      #define A2W_PLLH_ANA_STAT_RCALDONE_SET                     0x00001000
      #define A2W_PLLH_ANA_STAT_RCALDONE_CLR                     0xffffefff
      #define A2W_PLLH_ANA_STAT_RCALDONE_MSB                     12
      #define A2W_PLLH_ANA_STAT_RCALDONE_LSB                     12
      #define A2W_PLLH_ANA_STAT_DATA_BITS                        11:0
      #define A2W_PLLH_ANA_STAT_DATA_SET                         0x00000fff
      #define A2W_PLLH_ANA_STAT_DATA_CLR                         0xfffff000
      #define A2W_PLLH_ANA_STAT_DATA_MSB                         11
      #define A2W_PLLH_ANA_STAT_DATA_LSB                         0
#define A2W_PLLH_ANA_SCTL                                        HW_REGISTER_RW( 0x7e102570 ) 
   #define A2W_PLLH_ANA_SCTL_MASK                                0x0000001f
   #define A2W_PLLH_ANA_SCTL_WIDTH                               5
   #define A2W_PLLH_ANA_SCTL_RESET                               0000000000
      #define A2W_PLLH_ANA_SCTL_RESET_BITS                       4:4
      #define A2W_PLLH_ANA_SCTL_RESET_SET                        0x00000010
      #define A2W_PLLH_ANA_SCTL_RESET_CLR                        0xffffffef
      #define A2W_PLLH_ANA_SCTL_RESET_MSB                        4
      #define A2W_PLLH_ANA_SCTL_RESET_LSB                        4
      #define A2W_PLLH_ANA_SCTL_UPDATE_BITS                      3:3
      #define A2W_PLLH_ANA_SCTL_UPDATE_SET                       0x00000008
      #define A2W_PLLH_ANA_SCTL_UPDATE_CLR                       0xfffffff7
      #define A2W_PLLH_ANA_SCTL_UPDATE_MSB                       3
      #define A2W_PLLH_ANA_SCTL_UPDATE_LSB                       3
      #define A2W_PLLH_ANA_SCTL_SEL_BITS                         2:0
      #define A2W_PLLH_ANA_SCTL_SEL_SET                          0x00000007
      #define A2W_PLLH_ANA_SCTL_SEL_CLR                          0xfffffff8
      #define A2W_PLLH_ANA_SCTL_SEL_MSB                          2
      #define A2W_PLLH_ANA_SCTL_SEL_LSB                          0
#define A2W_PLLH_ANA_VCO                                         HW_REGISTER_RW( 0x7e102670 ) 
   #define A2W_PLLH_ANA_VCO_MASK                                 0x00000001
   #define A2W_PLLH_ANA_VCO_WIDTH                                1
   #define A2W_PLLH_ANA_VCO_RESET                                0000000000
      #define A2W_PLLH_ANA_VCO_RANGE_BITS                        0:0
      #define A2W_PLLH_ANA_VCO_RANGE_SET                         0x00000001
      #define A2W_PLLH_ANA_VCO_RANGE_CLR                         0xfffffffe
      #define A2W_PLLH_ANA_VCO_RANGE_MSB                         0
      #define A2W_PLLH_ANA_VCO_RANGE_LSB                         0
#define A2W_HDMI_CTL_RCAL                                        HW_REGISTER_RW( 0x7e102180 ) 
   #define A2W_HDMI_CTL_RCAL_MASK                                0x00011f33
   #define A2W_HDMI_CTL_RCAL_WIDTH                               17
   #define A2W_HDMI_CTL_RCAL_RESET                               0x00010000
      #define A2W_HDMI_CTL_RCAL_RSTB_BITS                        16:16
      #define A2W_HDMI_CTL_RCAL_RSTB_SET                         0x00010000
      #define A2W_HDMI_CTL_RCAL_RSTB_CLR                         0xfffeffff
      #define A2W_HDMI_CTL_RCAL_RSTB_MSB                         16
      #define A2W_HDMI_CTL_RCAL_RSTB_LSB                         16
      #define A2W_HDMI_CTL_RCAL_MANREN_BITS                      12:12
      #define A2W_HDMI_CTL_RCAL_MANREN_SET                       0x00001000
      #define A2W_HDMI_CTL_RCAL_MANREN_CLR                       0xffffefff
      #define A2W_HDMI_CTL_RCAL_MANREN_MSB                       12
      #define A2W_HDMI_CTL_RCAL_MANREN_LSB                       12
      #define A2W_HDMI_CTL_RCAL_MANR_BITS                        11:8
      #define A2W_HDMI_CTL_RCAL_MANR_SET                         0x00000f00
      #define A2W_HDMI_CTL_RCAL_MANR_CLR                         0xfffff0ff
      #define A2W_HDMI_CTL_RCAL_MANR_MSB                         11
      #define A2W_HDMI_CTL_RCAL_MANR_LSB                         8
      #define A2W_HDMI_CTL_RCAL_SELDIV_BITS                      5:4
      #define A2W_HDMI_CTL_RCAL_SELDIV_SET                       0x00000030
      #define A2W_HDMI_CTL_RCAL_SELDIV_CLR                       0xffffffcf
      #define A2W_HDMI_CTL_RCAL_SELDIV_MSB                       5
      #define A2W_HDMI_CTL_RCAL_SELDIV_LSB                       4
      #define A2W_HDMI_CTL_RCAL_SELAVG_BITS                      1:0
      #define A2W_HDMI_CTL_RCAL_SELAVG_SET                       0x00000003
      #define A2W_HDMI_CTL_RCAL_SELAVG_CLR                       0xfffffffc
      #define A2W_HDMI_CTL_RCAL_SELAVG_MSB                       1
      #define A2W_HDMI_CTL_RCAL_SELAVG_LSB                       0
#define A2W_HDMI_CTL_HFEN                                        HW_REGISTER_RW( 0x7e102280 ) 
   #define A2W_HDMI_CTL_HFEN_MASK                                0x00000001
   #define A2W_HDMI_CTL_HFEN_WIDTH                               1
   #define A2W_HDMI_CTL_HFEN_RESET                               0000000000
      #define A2W_HDMI_CTL_HFEN_HFEN_BITS                        0:0
      #define A2W_HDMI_CTL_HFEN_HFEN_SET                         0x00000001
      #define A2W_HDMI_CTL_HFEN_HFEN_CLR                         0xfffffffe
      #define A2W_HDMI_CTL_HFEN_HFEN_MSB                         0
      #define A2W_HDMI_CTL_HFEN_HFEN_LSB                         0
#define A2W_PLLA_DIG0R                                           HW_REGISTER_RW( 0x7e102800 ) 
   #define A2W_PLLA_DIG0R_MASK                                   0x00ffffff
   #define A2W_PLLA_DIG0R_WIDTH                                  24
   #define A2W_PLLA_DIG0R_RESET                                  0000000000
#define A2W_PLLA_DIG1R                                           HW_REGISTER_RW( 0x7e102804 ) 
   #define A2W_PLLA_DIG1R_MASK                                   0x00ffffff
   #define A2W_PLLA_DIG1R_WIDTH                                  24
   #define A2W_PLLA_DIG1R_RESET                                  0x00004000
#define A2W_PLLA_DIG2R                                           HW_REGISTER_RW( 0x7e102808 ) 
   #define A2W_PLLA_DIG2R_MASK                                   0x00ffffff
   #define A2W_PLLA_DIG2R_WIDTH                                  24
   #define A2W_PLLA_DIG2R_RESET                                  0x00100401
#define A2W_PLLA_DIG3R                                           HW_REGISTER_RW( 0x7e10280c ) 
   #define A2W_PLLA_DIG3R_MASK                                   0x00ffffff
   #define A2W_PLLA_DIG3R_WIDTH                                  24
   #define A2W_PLLA_DIG3R_RESET                                  0x00000004
#define A2W_PLLA_ANA0R                                           HW_REGISTER_RW( 0x7e102810 ) 
   #define A2W_PLLA_ANA0R_MASK                                   0x00ffffff
   #define A2W_PLLA_ANA0R_WIDTH                                  24
   #define A2W_PLLA_ANA0R_RESET                                  0000000000
#define A2W_PLLA_ANA1R                                           HW_REGISTER_RW( 0x7e102814 ) 
   #define A2W_PLLA_ANA1R_MASK                                   0x00ffffff
   #define A2W_PLLA_ANA1R_WIDTH                                  24
   #define A2W_PLLA_ANA1R_RESET                                  0x001d0000
#define A2W_PLLA_ANA2R                                           HW_REGISTER_RW( 0x7e102818 ) 
   #define A2W_PLLA_ANA2R_MASK                                   0x00ffffff
   #define A2W_PLLA_ANA2R_WIDTH                                  24
   #define A2W_PLLA_ANA2R_RESET                                  0000000000
#define A2W_PLLA_ANA3R                                           HW_REGISTER_RW( 0x7e10281c ) 
   #define A2W_PLLA_ANA3R_MASK                                   0x00ffffff
   #define A2W_PLLA_ANA3R_WIDTH                                  24
   #define A2W_PLLA_ANA3R_RESET                                  0x00000180
#define A2W_PLLB_DIG0R                                           HW_REGISTER_RW( 0x7e1028e0 ) 
   #define A2W_PLLB_DIG0R_MASK                                   0x00ffffff
   #define A2W_PLLB_DIG0R_WIDTH                                  24
   #define A2W_PLLB_DIG0R_RESET                                  0000000000
#define A2W_PLLB_DIG1R                                           HW_REGISTER_RW( 0x7e1028e4 ) 
   #define A2W_PLLB_DIG1R_MASK                                   0x00ffffff
   #define A2W_PLLB_DIG1R_WIDTH                                  24
   #define A2W_PLLB_DIG1R_RESET                                  0x00004000
#define A2W_PLLB_DIG2R                                           HW_REGISTER_RW( 0x7e1028e8 ) 
   #define A2W_PLLB_DIG2R_MASK                                   0x00ffffff
   #define A2W_PLLB_DIG2R_WIDTH                                  24
   #define A2W_PLLB_DIG2R_RESET                                  0x00100401
#define A2W_PLLB_DIG3R                                           HW_REGISTER_RW( 0x7e1028ec ) 
   #define A2W_PLLB_DIG3R_MASK                                   0x00ffffff
   #define A2W_PLLB_DIG3R_WIDTH                                  24
   #define A2W_PLLB_DIG3R_RESET                                  0x00000004
#define A2W_PLLB_ANA0R                                           HW_REGISTER_RW( 0x7e1028f0 ) 
   #define A2W_PLLB_ANA0R_MASK                                   0x00ffffff
   #define A2W_PLLB_ANA0R_WIDTH                                  24
   #define A2W_PLLB_ANA0R_RESET                                  0000000000
#define A2W_PLLB_ANA1R                                           HW_REGISTER_RW( 0x7e1028f4 ) 
   #define A2W_PLLB_ANA1R_MASK                                   0x00ffffff
   #define A2W_PLLB_ANA1R_WIDTH                                  24
   #define A2W_PLLB_ANA1R_RESET                                  0x001d0000
#define A2W_PLLB_ANA2R                                           HW_REGISTER_RW( 0x7e1028f8 ) 
   #define A2W_PLLB_ANA2R_MASK                                   0x00ffffff
   #define A2W_PLLB_ANA2R_WIDTH                                  24
   #define A2W_PLLB_ANA2R_RESET                                  0000000000
#define A2W_PLLB_ANA3R                                           HW_REGISTER_RW( 0x7e1028fc ) 
   #define A2W_PLLB_ANA3R_MASK                                   0x00ffffff
   #define A2W_PLLB_ANA3R_WIDTH                                  24
   #define A2W_PLLB_ANA3R_RESET                                  0x00000180
#define A2W_PLLC_DIG0R                                           HW_REGISTER_RW( 0x7e102820 ) 
   #define A2W_PLLC_DIG0R_MASK                                   0x00ffffff
   #define A2W_PLLC_DIG0R_WIDTH                                  24
   #define A2W_PLLC_DIG0R_RESET                                  0000000000
#define A2W_PLLC_DIG1R                                           HW_REGISTER_RW( 0x7e102824 ) 
   #define A2W_PLLC_DIG1R_MASK                                   0x00ffffff
   #define A2W_PLLC_DIG1R_WIDTH                                  24
   #define A2W_PLLC_DIG1R_RESET                                  0x00004000
#define A2W_PLLC_DIG2R                                           HW_REGISTER_RW( 0x7e102828 ) 
   #define A2W_PLLC_DIG2R_MASK                                   0x00ffffff
   #define A2W_PLLC_DIG2R_WIDTH                                  24
   #define A2W_PLLC_DIG2R_RESET                                  0x00100401
#define A2W_PLLC_DIG3R                                           HW_REGISTER_RW( 0x7e10282c ) 
   #define A2W_PLLC_DIG3R_MASK                                   0x00ffffff
   #define A2W_PLLC_DIG3R_WIDTH                                  24
   #define A2W_PLLC_DIG3R_RESET                                  0x00000004
#define A2W_PLLC_ANA0R                                           HW_REGISTER_RW( 0x7e102830 ) 
   #define A2W_PLLC_ANA0R_MASK                                   0x00ffffff
   #define A2W_PLLC_ANA0R_WIDTH                                  24
   #define A2W_PLLC_ANA0R_RESET                                  0000000000
#define A2W_PLLC_ANA1R                                           HW_REGISTER_RW( 0x7e102834 ) 
   #define A2W_PLLC_ANA1R_MASK                                   0x00ffffff
   #define A2W_PLLC_ANA1R_WIDTH                                  24
   #define A2W_PLLC_ANA1R_RESET                                  0x001d0000
#define A2W_PLLC_ANA2R                                           HW_REGISTER_RW( 0x7e102838 ) 
   #define A2W_PLLC_ANA2R_MASK                                   0x00ffffff
   #define A2W_PLLC_ANA2R_WIDTH                                  24
   #define A2W_PLLC_ANA2R_RESET                                  0000000000
#define A2W_PLLC_ANA3R                                           HW_REGISTER_RW( 0x7e10283c ) 
   #define A2W_PLLC_ANA3R_MASK                                   0x00ffffff
   #define A2W_PLLC_ANA3R_WIDTH                                  24
   #define A2W_PLLC_ANA3R_RESET                                  0x00000180
#define A2W_PLLD_DIG0R                                           HW_REGISTER_RW( 0x7e102840 ) 
   #define A2W_PLLD_DIG0R_MASK                                   0x00ffffff
   #define A2W_PLLD_DIG0R_WIDTH                                  24
   #define A2W_PLLD_DIG0R_RESET                                  0000000000
#define A2W_PLLD_DIG1R                                           HW_REGISTER_RW( 0x7e102844 ) 
   #define A2W_PLLD_DIG1R_MASK                                   0x00ffffff
   #define A2W_PLLD_DIG1R_WIDTH                                  24
   #define A2W_PLLD_DIG1R_RESET                                  0x00004000
#define A2W_PLLD_DIG2R                                           HW_REGISTER_RW( 0x7e102848 ) 
   #define A2W_PLLD_DIG2R_MASK                                   0x00ffffff
   #define A2W_PLLD_DIG2R_WIDTH                                  24
   #define A2W_PLLD_DIG2R_RESET                                  0x00100401
#define A2W_PLLD_DIG3R                                           HW_REGISTER_RW( 0x7e10284c ) 
   #define A2W_PLLD_DIG3R_MASK                                   0x00ffffff
   #define A2W_PLLD_DIG3R_WIDTH                                  24
   #define A2W_PLLD_DIG3R_RESET                                  0x00000004
#define A2W_PLLD_ANA0R                                           HW_REGISTER_RW( 0x7e102850 ) 
   #define A2W_PLLD_ANA0R_MASK                                   0x00ffffff
   #define A2W_PLLD_ANA0R_WIDTH                                  24
   #define A2W_PLLD_ANA0R_RESET                                  0000000000
#define A2W_PLLD_ANA1R                                           HW_REGISTER_RW( 0x7e102854 ) 
   #define A2W_PLLD_ANA1R_MASK                                   0x00ffffff
   #define A2W_PLLD_ANA1R_WIDTH                                  24
   #define A2W_PLLD_ANA1R_RESET                                  0x001d0000
#define A2W_PLLD_ANA2R                                           HW_REGISTER_RW( 0x7e102858 ) 
   #define A2W_PLLD_ANA2R_MASK                                   0x00ffffff
   #define A2W_PLLD_ANA2R_WIDTH                                  24
   #define A2W_PLLD_ANA2R_RESET                                  0000000000
#define A2W_PLLD_ANA3R                                           HW_REGISTER_RW( 0x7e10285c ) 
   #define A2W_PLLD_ANA3R_MASK                                   0x00ffffff
   #define A2W_PLLD_ANA3R_WIDTH                                  24
   #define A2W_PLLD_ANA3R_RESET                                  0x00000180
#define A2W_PLLH_DIG0R                                           HW_REGISTER_RW( 0x7e102860 ) 
   #define A2W_PLLH_DIG0R_MASK                                   0x00ffffff
   #define A2W_PLLH_DIG0R_WIDTH                                  24
   #define A2W_PLLH_DIG0R_RESET                                  0000000000
#define A2W_PLLH_DIG1R                                           HW_REGISTER_RW( 0x7e102864 ) 
   #define A2W_PLLH_DIG1R_MASK                                   0x00ffffff
   #define A2W_PLLH_DIG1R_WIDTH                                  24
   #define A2W_PLLH_DIG1R_RESET                                  0000000000
#define A2W_PLLH_DIG2R                                           HW_REGISTER_RW( 0x7e102868 ) 
   #define A2W_PLLH_DIG2R_MASK                                   0x00ffffff
   #define A2W_PLLH_DIG2R_WIDTH                                  24
   #define A2W_PLLH_DIG2R_RESET                                  0x000000aa
#define A2W_PLLH_DIG3R                                           HW_REGISTER_RW( 0x7e10286c ) 
   #define A2W_PLLH_DIG3R_MASK                                   0x00ffffff
   #define A2W_PLLH_DIG3R_WIDTH                                  24
   #define A2W_PLLH_DIG3R_RESET                                  0000000000
#define A2W_PLLH_ANA0R                                           HW_REGISTER_RW( 0x7e102870 ) 
   #define A2W_PLLH_ANA0R_MASK                                   0x00ffffff
   #define A2W_PLLH_ANA0R_WIDTH                                  24
   #define A2W_PLLH_ANA0R_RESET                                  0x00d80000
#define A2W_PLLH_ANA1R                                           HW_REGISTER_RW( 0x7e102874 ) 
   #define A2W_PLLH_ANA1R_MASK                                   0x00ffffff
   #define A2W_PLLH_ANA1R_WIDTH                                  24
   #define A2W_PLLH_ANA1R_RESET                                  0x00000014
#define A2W_PLLH_ANA2R                                           HW_REGISTER_RW( 0x7e102878 ) 
   #define A2W_PLLH_ANA2R_MASK                                   0x00ffffff
   #define A2W_PLLH_ANA2R_WIDTH                                  24
   #define A2W_PLLH_ANA2R_RESET                                  0000000000
#define A2W_PLLH_ANA3R                                           HW_REGISTER_RW( 0x7e10287c ) 
   #define A2W_PLLH_ANA3R_MASK                                   0x00ffffff
   #define A2W_PLLH_ANA3R_WIDTH                                  24
   #define A2W_PLLH_ANA3R_RESET                                  0000000000
#define A2W_HDMI_CTL0R                                           HW_REGISTER_RW( 0x7e102880 ) 
   #define A2W_HDMI_CTL0R_MASK                                   0x00ffffff
   #define A2W_HDMI_CTL0R_WIDTH                                  24
   #define A2W_HDMI_CTL0R_RESET                                  0x00470238
#define A2W_HDMI_CTL1R                                           HW_REGISTER_RW( 0x7e102884 ) 
   #define A2W_HDMI_CTL1R_MASK                                   0x00ffffff
   #define A2W_HDMI_CTL1R_WIDTH                                  24
   #define A2W_HDMI_CTL1R_RESET                                  0x00011c00
#define A2W_HDMI_CTL2R                                           HW_REGISTER_RW( 0x7e102888 ) 
   #define A2W_HDMI_CTL2R_MASK                                   0x00ffffff
   #define A2W_HDMI_CTL2R_WIDTH                                  24
   #define A2W_HDMI_CTL2R_RESET                                  0x0018048e
#define A2W_HDMI_CTL3R                                           HW_REGISTER_RW( 0x7e10288c ) 
   #define A2W_HDMI_CTL3R_MASK                                   0x00ffffff
   #define A2W_HDMI_CTL3R_WIDTH                                  24
   #define A2W_HDMI_CTL3R_RESET                                  0x00000040
#define A2W_XOSC0R                                               HW_REGISTER_RW( 0x7e102890 ) 
   #define A2W_XOSC0R_MASK                                       0x00ffffff
   #define A2W_XOSC0R_WIDTH                                      24
   #define A2W_XOSC0R_RESET                                      0x00820080
#define A2W_XOSC1R                                               HW_REGISTER_RW( 0x7e102894 ) 
   #define A2W_XOSC1R_MASK                                       0x00ffffff
   #define A2W_XOSC1R_WIDTH                                      24
   #define A2W_XOSC1R_RESET                                      0x00000006
#define A2W_SMPS_CTLA0R                                          HW_REGISTER_RW( 0x7e1028a0 ) 
   #define A2W_SMPS_CTLA0R_MASK                                  0x00ffffff
   #define A2W_SMPS_CTLA0R_WIDTH                                 24
   #define A2W_SMPS_CTLA0R_RESET                                 0000000000
#define A2W_SMPS_CTLA1R                                          HW_REGISTER_RW( 0x7e1028a4 ) 
   #define A2W_SMPS_CTLA1R_MASK                                  0x00ffffff
   #define A2W_SMPS_CTLA1R_WIDTH                                 24
   #define A2W_SMPS_CTLA1R_RESET                                 0000000000
#define A2W_SMPS_CTLA2R                                          HW_REGISTER_RW( 0x7e1028a8 ) 
   #define A2W_SMPS_CTLA2R_MASK                                  0x00ffffff
   #define A2W_SMPS_CTLA2R_WIDTH                                 24
   #define A2W_SMPS_CTLA2R_RESET                                 0000000000
#define A2W_SMPS_CTLB0R                                          HW_REGISTER_RW( 0x7e1028b0 ) 
   #define A2W_SMPS_CTLB0R_MASK                                  0x00ffffff
   #define A2W_SMPS_CTLB0R_WIDTH                                 24
   #define A2W_SMPS_CTLB0R_RESET                                 0000000000
#define A2W_SMPS_CTLB1R                                          HW_REGISTER_RW( 0x7e1028b4 ) 
   #define A2W_SMPS_CTLB1R_MASK                                  0x00ffffff
   #define A2W_SMPS_CTLB1R_WIDTH                                 24
   #define A2W_SMPS_CTLB1R_RESET                                 0000000000
#define A2W_SMPS_CTLB2R                                          HW_REGISTER_RW( 0x7e1028b8 ) 
   #define A2W_SMPS_CTLB2R_MASK                                  0x00ffffff
   #define A2W_SMPS_CTLB2R_WIDTH                                 24
   #define A2W_SMPS_CTLB2R_RESET                                 0000000000
#define A2W_SMPS_CTLC0R                                          HW_REGISTER_RW( 0x7e1028c0 ) 
   #define A2W_SMPS_CTLC0R_MASK                                  0x00ffffff
   #define A2W_SMPS_CTLC0R_WIDTH                                 24
   #define A2W_SMPS_CTLC0R_RESET                                 0000000000
#define A2W_SMPS_CTLC1R                                          HW_REGISTER_RW( 0x7e1028c4 ) 
   #define A2W_SMPS_CTLC1R_MASK                                  0x00ffffff
   #define A2W_SMPS_CTLC1R_WIDTH                                 24
   #define A2W_SMPS_CTLC1R_RESET                                 0000000000
#define A2W_SMPS_CTLC2R                                          HW_REGISTER_RW( 0x7e1028c8 ) 
   #define A2W_SMPS_CTLC2R_MASK                                  0x00ffffff
   #define A2W_SMPS_CTLC2R_WIDTH                                 24
   #define A2W_SMPS_CTLC2R_RESET                                 0000000000
#define A2W_SMPS_CTLC3R                                          HW_REGISTER_RW( 0x7e1028cc ) 
   #define A2W_SMPS_CTLC3R_MASK                                  0x00ffffff
   #define A2W_SMPS_CTLC3R_WIDTH                                 24
   #define A2W_SMPS_CTLC3R_RESET                                 0000000000
#define A2W_SMPS_LDO0R                                           HW_REGISTER_RW( 0x7e1028d0 ) 
   #define A2W_SMPS_LDO0R_MASK                                   0x00ffffff
   #define A2W_SMPS_LDO0R_WIDTH                                  24
   #define A2W_SMPS_LDO0R_RESET                                  0000000000
#define A2W_SMPS_LDO1R                                           HW_REGISTER_RW( 0x7e1028d4 ) 
   #define A2W_SMPS_LDO1R_MASK                                   0x00ffffff
   #define A2W_SMPS_LDO1R_WIDTH                                  24
   #define A2W_SMPS_LDO1R_RESET                                  0000000000
#define A2W_PLLA_CTRLR                                           HW_REGISTER_RW( 0x7e102900 ) 
   #define A2W_PLLA_CTRLR_MASK                                   0x000373ff
   #define A2W_PLLA_CTRLR_WIDTH                                  18
   #define A2W_PLLA_CTRLR_RESET                                  0x00010000
#define A2W_PLLA_FRACR                                           HW_REGISTER_RW( 0x7e102a00 ) 
   #define A2W_PLLA_FRACR_MASK                                   0x000fffff
   #define A2W_PLLA_FRACR_WIDTH                                  20
   #define A2W_PLLA_FRACR_RESET                                  0000000000
#define A2W_PLLA_DSI0R                                           HW_REGISTER_RW( 0x7e102b00 ) 
   #define A2W_PLLA_DSI0R_MASK                                   0x000003ff
   #define A2W_PLLA_DSI0R_WIDTH                                  10
   #define A2W_PLLA_DSI0R_RESET                                  0x00000100
#define A2W_PLLA_CORER                                           HW_REGISTER_RW( 0x7e102c00 ) 
   #define A2W_PLLA_CORER_MASK                                   0x000003ff
   #define A2W_PLLA_CORER_WIDTH                                  10
   #define A2W_PLLA_CORER_RESET                                  0x00000100
#define A2W_PLLA_PERR                                            HW_REGISTER_RW( 0x7e102d00 ) 
   #define A2W_PLLA_PERR_MASK                                    0x000003ff
   #define A2W_PLLA_PERR_WIDTH                                   10
   #define A2W_PLLA_PERR_RESET                                   0x00000100
#define A2W_PLLA_CCP2R                                           HW_REGISTER_RW( 0x7e102e00 ) 
   #define A2W_PLLA_CCP2R_MASK                                   0x000003ff
   #define A2W_PLLA_CCP2R_WIDTH                                  10
   #define A2W_PLLA_CCP2R_RESET                                  0x00000100
#define A2W_PLLA_MULTI                                           HW_REGISTER_RW( 0x7e102f00 ) 
   #define A2W_PLLA_MULTI_MASK                                   0000000000
   #define A2W_PLLA_MULTI_WIDTH                                  0
   #define A2W_PLLA_MULTI_RESET                                  0000000000
#define A2W_PLLB_CTRLR                                           HW_REGISTER_RW( 0x7e1029e0 ) 
   #define A2W_PLLB_CTRLR_MASK                                   0x000373ff
   #define A2W_PLLB_CTRLR_WIDTH                                  18
   #define A2W_PLLB_CTRLR_RESET                                  0x00010000
#define A2W_PLLB_FRACR                                           HW_REGISTER_RW( 0x7e102ae0 ) 
   #define A2W_PLLB_FRACR_MASK                                   0x000fffff
   #define A2W_PLLB_FRACR_WIDTH                                  20
   #define A2W_PLLB_FRACR_RESET                                  0000000000
#define A2W_PLLB_ARMR                                            HW_REGISTER_RW( 0x7e102be0 ) 
   #define A2W_PLLB_ARMR_MASK                                    0x000003ff
   #define A2W_PLLB_ARMR_WIDTH                                   10
   #define A2W_PLLB_ARMR_RESET                                   0x00000100
#define A2W_PLLB_SP0R                                            HW_REGISTER_RW( 0x7e102ce0 ) 
   #define A2W_PLLB_SP0R_MASK                                    0x000003ff
   #define A2W_PLLB_SP0R_WIDTH                                   10
   #define A2W_PLLB_SP0R_RESET                                   0x00000100
#define A2W_PLLB_SP1R                                            HW_REGISTER_RW( 0x7e102de0 ) 
   #define A2W_PLLB_SP1R_MASK                                    0x000003ff
   #define A2W_PLLB_SP1R_WIDTH                                   10
   #define A2W_PLLB_SP1R_RESET                                   0x00000100
#define A2W_PLLB_SP2R                                            HW_REGISTER_RW( 0x7e102ee0 ) 
   #define A2W_PLLB_SP2R_MASK                                    0x000003ff
   #define A2W_PLLB_SP2R_WIDTH                                   10
   #define A2W_PLLB_SP2R_RESET                                   0x00000100
#define A2W_PLLB_MULTI                                           HW_REGISTER_RW( 0x7e102fe0 ) 
   #define A2W_PLLB_MULTI_MASK                                   0000000000
   #define A2W_PLLB_MULTI_WIDTH                                  0
   #define A2W_PLLB_MULTI_RESET                                  0000000000
#define A2W_PLLC_CTRLR                                           HW_REGISTER_RW( 0x7e102920 ) 
   #define A2W_PLLC_CTRLR_MASK                                   0x000373ff
   #define A2W_PLLC_CTRLR_WIDTH                                  18
   #define A2W_PLLC_CTRLR_RESET                                  0x00010000
#define A2W_PLLC_FRACR                                           HW_REGISTER_RW( 0x7e102a20 ) 
   #define A2W_PLLC_FRACR_MASK                                   0x000fffff
   #define A2W_PLLC_FRACR_WIDTH                                  20
   #define A2W_PLLC_FRACR_RESET                                  0000000000
#define A2W_PLLC_CORE2R                                          HW_REGISTER_RW( 0x7e102b20 ) 
   #define A2W_PLLC_CORE2R_MASK                                  0x000003ff
   #define A2W_PLLC_CORE2R_WIDTH                                 10
   #define A2W_PLLC_CORE2R_RESET                                 0x00000100
#define A2W_PLLC_CORE1R                                          HW_REGISTER_RW( 0x7e102c20 ) 
   #define A2W_PLLC_CORE1R_MASK                                  0x000003ff
   #define A2W_PLLC_CORE1R_WIDTH                                 10
   #define A2W_PLLC_CORE1R_RESET                                 0x00000100
#define A2W_PLLC_PERR                                            HW_REGISTER_RW( 0x7e102d20 ) 
   #define A2W_PLLC_PERR_MASK                                    0x000003ff
   #define A2W_PLLC_PERR_WIDTH                                   10
   #define A2W_PLLC_PERR_RESET                                   0x00000100
#define A2W_PLLC_CORE0R                                          HW_REGISTER_RW( 0x7e102e20 ) 
   #define A2W_PLLC_CORE0R_MASK                                  0x000003ff
   #define A2W_PLLC_CORE0R_WIDTH                                 10
   #define A2W_PLLC_CORE0R_RESET                                 0x00000100
#define A2W_PLLC_MULTI                                           HW_REGISTER_RW( 0x7e102f20 ) 
   #define A2W_PLLC_MULTI_MASK                                   0000000000
   #define A2W_PLLC_MULTI_WIDTH                                  0
   #define A2W_PLLC_MULTI_RESET                                  0000000000
#define A2W_PLLD_CTRLR                                           HW_REGISTER_RW( 0x7e102940 ) 
   #define A2W_PLLD_CTRLR_MASK                                   0x000373ff
   #define A2W_PLLD_CTRLR_WIDTH                                  18
   #define A2W_PLLD_CTRLR_RESET                                  0x00010000
#define A2W_PLLD_FRACR                                           HW_REGISTER_RW( 0x7e102a40 ) 
   #define A2W_PLLD_FRACR_MASK                                   0x000fffff
   #define A2W_PLLD_FRACR_WIDTH                                  20
   #define A2W_PLLD_FRACR_RESET                                  0000000000
#define A2W_PLLD_DSI0R                                           HW_REGISTER_RW( 0x7e102b40 ) 
   #define A2W_PLLD_DSI0R_MASK                                   0x000003ff
   #define A2W_PLLD_DSI0R_WIDTH                                  10
   #define A2W_PLLD_DSI0R_RESET                                  0x00000100
#define A2W_PLLD_CORER                                           HW_REGISTER_RW( 0x7e102c40 ) 
   #define A2W_PLLD_CORER_MASK                                   0x000003ff
   #define A2W_PLLD_CORER_WIDTH                                  10
   #define A2W_PLLD_CORER_RESET                                  0x00000100
#define A2W_PLLD_PERR                                            HW_REGISTER_RW( 0x7e102d40 ) 
   #define A2W_PLLD_PERR_MASK                                    0x000003ff
   #define A2W_PLLD_PERR_WIDTH                                   10
   #define A2W_PLLD_PERR_RESET                                   0x00000100
#define A2W_PLLD_DSI1R                                           HW_REGISTER_RW( 0x7e102e40 ) 
   #define A2W_PLLD_DSI1R_MASK                                   0x000003ff
   #define A2W_PLLD_DSI1R_WIDTH                                  10
   #define A2W_PLLD_DSI1R_RESET                                  0x00000100
#define A2W_PLLD_MULTI                                           HW_REGISTER_RW( 0x7e102f40 ) 
   #define A2W_PLLD_MULTI_MASK                                   0000000000
   #define A2W_PLLD_MULTI_WIDTH                                  0
   #define A2W_PLLD_MULTI_RESET                                  0000000000
#define A2W_PLLH_CTRLR                                           HW_REGISTER_RW( 0x7e102960 ) 
   #define A2W_PLLH_CTRLR_MASK                                   0x000370ff
   #define A2W_PLLH_CTRLR_WIDTH                                  18
   #define A2W_PLLH_CTRLR_RESET                                  0x00010000
#define A2W_PLLH_FRACR                                           HW_REGISTER_RW( 0x7e102a60 ) 
   #define A2W_PLLH_FRACR_MASK                                   0x000fffff
   #define A2W_PLLH_FRACR_WIDTH                                  20
   #define A2W_PLLH_FRACR_RESET                                  0000000000
#define A2W_PLLH_AUXR                                            HW_REGISTER_RW( 0x7e102b60 ) 
   #define A2W_PLLH_AUXR_MASK                                    0x000003ff
   #define A2W_PLLH_AUXR_WIDTH                                   10
   #define A2W_PLLH_AUXR_RESET                                   0x00000100
#define A2W_PLLH_RCALR                                           HW_REGISTER_RW( 0x7e102c60 ) 
   #define A2W_PLLH_RCALR_MASK                                   0x000003ff
   #define A2W_PLLH_RCALR_WIDTH                                  10
   #define A2W_PLLH_RCALR_RESET                                  0x00000100
#define A2W_PLLH_PIXR                                            HW_REGISTER_RW( 0x7e102d60 ) 
   #define A2W_PLLH_PIXR_MASK                                    0x000003ff
   #define A2W_PLLH_PIXR_WIDTH                                   10
   #define A2W_PLLH_PIXR_RESET                                   0x00000100
#define A2W_PLLH_MULTI                                           HW_REGISTER_RW( 0x7e102f60 ) 
   #define A2W_PLLH_MULTI_MASK                                   0000000000
   #define A2W_PLLH_MULTI_WIDTH                                  0
   #define A2W_PLLH_MULTI_RESET                                  0000000000
#define A2W_SMPS_A_MODER                                         HW_REGISTER_RW( 0x7e1029a0 ) 
   #define A2W_SMPS_A_MODER_MASK                                 0x00000001
   #define A2W_SMPS_A_MODER_WIDTH                                1
   #define A2W_SMPS_A_MODER_RESET                                0000000000
#define A2W_SMPS_A_VOLTSR                                        HW_REGISTER_RW( 0x7e102aa0 ) 
   #define A2W_SMPS_A_VOLTSR_MASK                                0x0000001f
   #define A2W_SMPS_A_VOLTSR_WIDTH                               5
   #define A2W_SMPS_A_VOLTSR_RESET                               0000000000
#define A2W_SMPS_A_GAINR                                         HW_REGISTER_RW( 0x7e102ba0 ) 
   #define A2W_SMPS_A_GAINR_MASK                                 0x00000007
   #define A2W_SMPS_A_GAINR_WIDTH                                3
   #define A2W_SMPS_A_GAINR_RESET                                0000000000
#define A2W_SMPS_A_MULTI                                         HW_REGISTER_RW( 0x7e102fa0 ) 
   #define A2W_SMPS_A_MULTI_MASK                                 0000000000
   #define A2W_SMPS_A_MULTI_WIDTH                                0
   #define A2W_SMPS_A_MULTI_RESET                                0000000000
#define A2W_SMPS_B_STATR                                         HW_REGISTER_RW( 0x7e1029b0 ) 
   #define A2W_SMPS_B_STATR_MASK                                 0x0000111f
   #define A2W_SMPS_B_STATR_WIDTH                                13
   #define A2W_SMPS_B_STATR_RESET                                0000000000
#define A2W_SMPS_B_MULTI                                         HW_REGISTER_RW( 0x7e102fb0 ) 
   #define A2W_SMPS_B_MULTI_MASK                                 0000000000
   #define A2W_SMPS_B_MULTI_WIDTH                                0
   #define A2W_SMPS_B_MULTI_RESET                                0000000000
#define A2W_SMPS_C_CLKR                                          HW_REGISTER_RW( 0x7e1029c0 ) 
   #define A2W_SMPS_C_CLKR_MASK                                  0x0000000f
   #define A2W_SMPS_C_CLKR_WIDTH                                 4
   #define A2W_SMPS_C_CLKR_RESET                                 0000000000
#define A2W_SMPS_C_CTLR                                          HW_REGISTER_RW( 0x7e102ac0 ) 
   #define A2W_SMPS_C_CTLR_MASK                                  0x00000003
   #define A2W_SMPS_C_CTLR_WIDTH                                 2
   #define A2W_SMPS_C_CTLR_RESET                                 0000000000
#define A2W_SMPS_C_MULTI                                         HW_REGISTER_RW( 0x7e102fc0 ) 
   #define A2W_SMPS_C_MULTI_MASK                                 0000000000
   #define A2W_SMPS_C_MULTI_WIDTH                                0
   #define A2W_SMPS_C_MULTI_RESET                                0000000000
#define A2W_SMPS_L_SPVR                                          HW_REGISTER_RW( 0x7e1029d0 ) 
   #define A2W_SMPS_L_SPVR_MASK                                  0x0000001f
   #define A2W_SMPS_L_SPVR_WIDTH                                 5
   #define A2W_SMPS_L_SPVR_RESET                                 0000000000
#define A2W_SMPS_L_SPAR                                          HW_REGISTER_RW( 0x7e102ad0 ) 
   #define A2W_SMPS_L_SPAR_MASK                                  0x000003ff
   #define A2W_SMPS_L_SPAR_WIDTH                                 10
   #define A2W_SMPS_L_SPAR_RESET                                 0000000000
#define A2W_SMPS_L_SCVR                                          HW_REGISTER_RW( 0x7e102bd0 ) 
   #define A2W_SMPS_L_SCVR_MASK                                  0x0000001f
   #define A2W_SMPS_L_SCVR_WIDTH                                 5
   #define A2W_SMPS_L_SCVR_RESET                                 0000000000
#define A2W_SMPS_L_SCAR                                          HW_REGISTER_RW( 0x7e102cd0 ) 
   #define A2W_SMPS_L_SCAR_MASK                                  0x00000fff
   #define A2W_SMPS_L_SCAR_WIDTH                                 12
   #define A2W_SMPS_L_SCAR_RESET                                 0000000000
#define A2W_SMPS_L_SIVR                                          HW_REGISTER_RW( 0x7e102dd0 ) 
   #define A2W_SMPS_L_SIVR_MASK                                  0x0000001f
   #define A2W_SMPS_L_SIVR_WIDTH                                 5
   #define A2W_SMPS_L_SIVR_RESET                                 0000000000
#define A2W_SMPS_L_SIAR                                          HW_REGISTER_RW( 0x7e102ed0 ) 
   #define A2W_SMPS_L_SIAR_MASK                                  0x000003ff
   #define A2W_SMPS_L_SIAR_WIDTH                                 10
   #define A2W_SMPS_L_SIAR_RESET                                 0000000000
#define A2W_SMPS_L_MULTI                                         HW_REGISTER_RW( 0x7e102fd0 ) 
   #define A2W_SMPS_L_MULTI_MASK                                 0000000000
   #define A2W_SMPS_L_MULTI_WIDTH                                0
   #define A2W_SMPS_L_MULTI_RESET                                0000000000
#define A2W_XOSC_CTRLR                                           HW_REGISTER_RW( 0x7e102990 ) 
   #define A2W_XOSC_CTRLR_MASK                                   0x000000ff
   #define A2W_XOSC_CTRLR_WIDTH                                  8
   #define A2W_XOSC_CTRLR_RESET                                  0000000000
#define A2W_XOSC_CPRR                                            HW_REGISTER_RW( 0x7e102a90 ) 
   #define A2W_XOSC_CPRR_MASK                                    0x00000013
   #define A2W_XOSC_CPRR_WIDTH                                   5
   #define A2W_XOSC_CPRR_RESET                                   0000000000
#define A2W_XOSC_BIASR                                           HW_REGISTER_RW( 0x7e102b90 ) 
   #define A2W_XOSC_BIASR_MASK                                   0x0000001f
   #define A2W_XOSC_BIASR_WIDTH                                  5
   #define A2W_XOSC_BIASR_RESET                                  0x00000018
#define A2W_XOSC_PWRR                                            HW_REGISTER_RW( 0x7e102c90 ) 
   #define A2W_XOSC_PWRR_MASK                                    0x00000007
   #define A2W_XOSC_PWRR_WIDTH                                   3
   #define A2W_XOSC_PWRR_RESET                                   0x00000004
#define A2W_XOSC_MULTI                                           HW_REGISTER_RW( 0x7e102f90 ) 
   #define A2W_XOSC_MULTI_MASK                                   0000000000
   #define A2W_XOSC_MULTI_WIDTH                                  0
   #define A2W_XOSC_MULTI_RESET                                  0000000000
#define A2W_PLLA_ANA_SSCSR                                       HW_REGISTER_RW( 0x7e102910 ) 
   #define A2W_PLLA_ANA_SSCSR_MASK                               0x0001ffff
   #define A2W_PLLA_ANA_SSCSR_WIDTH                              17
   #define A2W_PLLA_ANA_SSCSR_RESET                              0000000000
#define A2W_PLLA_ANA_SSCLR                                       HW_REGISTER_RW( 0x7e102a10 ) 
   #define A2W_PLLA_ANA_SSCLR_MASK                               0x0001ffff
   #define A2W_PLLA_ANA_SSCLR_WIDTH                              17
   #define A2W_PLLA_ANA_SSCLR_RESET                              0000000000
#define A2W_PLLA_ANA_KAIPR                                       HW_REGISTER_RW( 0x7e102b10 ) 
   #define A2W_PLLA_ANA_KAIPR_MASK                               0x0000077f
   #define A2W_PLLA_ANA_KAIPR_WIDTH                              11
   #define A2W_PLLA_ANA_KAIPR_RESET                              0x0000033a
#define A2W_PLLA_ANA_STATR                                       HW_REGISTER_RW( 0x7e102c10 ) 
   #define A2W_PLLA_ANA_STATR_MASK                               0x00000fff
   #define A2W_PLLA_ANA_STATR_WIDTH                              12
   #define A2W_PLLA_ANA_STATR_RESET                              0000000000
#define A2W_PLLA_ANA_SCTLR                                       HW_REGISTER_RW( 0x7e102d10 ) 
   #define A2W_PLLA_ANA_SCTLR_MASK                               0x0000001f
   #define A2W_PLLA_ANA_SCTLR_WIDTH                              5
   #define A2W_PLLA_ANA_SCTLR_RESET                              0000000000
#define A2W_PLLA_ANA_VCOR                                        HW_REGISTER_RW( 0x7e102e10 ) 
   #define A2W_PLLA_ANA_VCOR_MASK                                0x00000001
   #define A2W_PLLA_ANA_VCOR_WIDTH                               1
   #define A2W_PLLA_ANA_VCOR_RESET                               0000000000
#define A2W_PLLA_ANA_MULTI                                       HW_REGISTER_RW( 0x7e102f10 ) 
   #define A2W_PLLA_ANA_MULTI_MASK                               0000000000
   #define A2W_PLLA_ANA_MULTI_WIDTH                              0
   #define A2W_PLLA_ANA_MULTI_RESET                              0000000000
#define A2W_PLLB_ANA_SSCSR                                       HW_REGISTER_RW( 0x7e1029f0 ) 
   #define A2W_PLLB_ANA_SSCSR_MASK                               0x0001ffff
   #define A2W_PLLB_ANA_SSCSR_WIDTH                              17
   #define A2W_PLLB_ANA_SSCSR_RESET                              0000000000
#define A2W_PLLB_ANA_SSCLR                                       HW_REGISTER_RW( 0x7e102af0 ) 
   #define A2W_PLLB_ANA_SSCLR_MASK                               0x0001ffff
   #define A2W_PLLB_ANA_SSCLR_WIDTH                              17
   #define A2W_PLLB_ANA_SSCLR_RESET                              0000000000
#define A2W_PLLB_ANA_KAIPR                                       HW_REGISTER_RW( 0x7e102bf0 ) 
   #define A2W_PLLB_ANA_KAIPR_MASK                               0x0000077f
   #define A2W_PLLB_ANA_KAIPR_WIDTH                              11
   #define A2W_PLLB_ANA_KAIPR_RESET                              0x0000033a
#define A2W_PLLB_ANA_STATR                                       HW_REGISTER_RW( 0x7e102cf0 ) 
   #define A2W_PLLB_ANA_STATR_MASK                               0x00000fff
   #define A2W_PLLB_ANA_STATR_WIDTH                              12
   #define A2W_PLLB_ANA_STATR_RESET                              0000000000
#define A2W_PLLB_ANA_SCTLR                                       HW_REGISTER_RW( 0x7e102df0 ) 
   #define A2W_PLLB_ANA_SCTLR_MASK                               0x0000001f
   #define A2W_PLLB_ANA_SCTLR_WIDTH                              5
   #define A2W_PLLB_ANA_SCTLR_RESET                              0000000000
#define A2W_PLLB_ANA_VCOR                                        HW_REGISTER_RW( 0x7e102ef0 ) 
   #define A2W_PLLB_ANA_VCOR_MASK                                0x00000001
   #define A2W_PLLB_ANA_VCOR_WIDTH                               1
   #define A2W_PLLB_ANA_VCOR_RESET                               0000000000
#define A2W_PLLB_ANA_MULTI                                       HW_REGISTER_RW( 0x7e102ff0 ) 
   #define A2W_PLLB_ANA_MULTI_MASK                               0000000000
   #define A2W_PLLB_ANA_MULTI_WIDTH                              0
   #define A2W_PLLB_ANA_MULTI_RESET                              0000000000
#define A2W_PLLC_ANA_SSCSR                                       HW_REGISTER_RW( 0x7e102930 ) 
   #define A2W_PLLC_ANA_SSCSR_MASK                               0x0001ffff
   #define A2W_PLLC_ANA_SSCSR_WIDTH                              17
   #define A2W_PLLC_ANA_SSCSR_RESET                              0000000000
#define A2W_PLLC_ANA_SSCLR                                       HW_REGISTER_RW( 0x7e102a30 ) 
   #define A2W_PLLC_ANA_SSCLR_MASK                               0x0001ffff
   #define A2W_PLLC_ANA_SSCLR_WIDTH                              17
   #define A2W_PLLC_ANA_SSCLR_RESET                              0000000000
#define A2W_PLLC_ANA_KAIPR                                       HW_REGISTER_RW( 0x7e102b30 ) 
   #define A2W_PLLC_ANA_KAIPR_MASK                               0x0000077f
   #define A2W_PLLC_ANA_KAIPR_WIDTH                              11
   #define A2W_PLLC_ANA_KAIPR_RESET                              0x0000033a
#define A2W_PLLC_ANA_STATR                                       HW_REGISTER_RW( 0x7e102c30 ) 
   #define A2W_PLLC_ANA_STATR_MASK                               0x00000fff
   #define A2W_PLLC_ANA_STATR_WIDTH                              12
   #define A2W_PLLC_ANA_STATR_RESET                              0000000000
#define A2W_PLLC_ANA_SCTLR                                       HW_REGISTER_RW( 0x7e102d30 ) 
   #define A2W_PLLC_ANA_SCTLR_MASK                               0x0000001f
   #define A2W_PLLC_ANA_SCTLR_WIDTH                              5
   #define A2W_PLLC_ANA_SCTLR_RESET                              0000000000
#define A2W_PLLC_ANA_VCOR                                        HW_REGISTER_RW( 0x7e102e30 ) 
   #define A2W_PLLC_ANA_VCOR_MASK                                0x00000001
   #define A2W_PLLC_ANA_VCOR_WIDTH                               1
   #define A2W_PLLC_ANA_VCOR_RESET                               0000000000
#define A2W_PLLC_ANA_MULTI                                       HW_REGISTER_RW( 0x7e102f30 ) 
   #define A2W_PLLC_ANA_MULTI_MASK                               0000000000
   #define A2W_PLLC_ANA_MULTI_WIDTH                              0
   #define A2W_PLLC_ANA_MULTI_RESET                              0000000000
#define A2W_PLLD_ANA_SSCSR                                       HW_REGISTER_RW( 0x7e102950 ) 
   #define A2W_PLLD_ANA_SSCSR_MASK                               0x0001ffff
   #define A2W_PLLD_ANA_SSCSR_WIDTH                              17
   #define A2W_PLLD_ANA_SSCSR_RESET                              0000000000
#define A2W_PLLD_ANA_SSCLR                                       HW_REGISTER_RW( 0x7e102a50 ) 
   #define A2W_PLLD_ANA_SSCLR_MASK                               0x0001ffff
   #define A2W_PLLD_ANA_SSCLR_WIDTH                              17
   #define A2W_PLLD_ANA_SSCLR_RESET                              0000000000
#define A2W_PLLD_ANA_KAIPR                                       HW_REGISTER_RW( 0x7e102b50 ) 
   #define A2W_PLLD_ANA_KAIPR_MASK                               0x0000077f
   #define A2W_PLLD_ANA_KAIPR_WIDTH                              11
   #define A2W_PLLD_ANA_KAIPR_RESET                              0x0000033a
#define A2W_PLLD_ANA_STATR                                       HW_REGISTER_RW( 0x7e102c50 ) 
   #define A2W_PLLD_ANA_STATR_MASK                               0x00000fff
   #define A2W_PLLD_ANA_STATR_WIDTH                              12
   #define A2W_PLLD_ANA_STATR_RESET                              0000000000
#define A2W_PLLD_ANA_SCTLR                                       HW_REGISTER_RW( 0x7e102d50 ) 
   #define A2W_PLLD_ANA_SCTLR_MASK                               0x0000001f
   #define A2W_PLLD_ANA_SCTLR_WIDTH                              5
   #define A2W_PLLD_ANA_SCTLR_RESET                              0000000000
#define A2W_PLLD_ANA_VCOR                                        HW_REGISTER_RW( 0x7e102e50 ) 
   #define A2W_PLLD_ANA_VCOR_MASK                                0x00000001
   #define A2W_PLLD_ANA_VCOR_WIDTH                               1
   #define A2W_PLLD_ANA_VCOR_RESET                               0000000000
#define A2W_PLLD_ANA_MULTI                                       HW_REGISTER_RW( 0x7e102f50 ) 
   #define A2W_PLLD_ANA_MULTI_MASK                               0000000000
   #define A2W_PLLD_ANA_MULTI_WIDTH                              0
   #define A2W_PLLD_ANA_MULTI_RESET                              0000000000
#define A2W_PLLH_ANA_KAIPR                                       HW_REGISTER_RW( 0x7e102b70 ) 
   #define A2W_PLLH_ANA_KAIPR_MASK                               0x0000077f
   #define A2W_PLLH_ANA_KAIPR_WIDTH                              11
   #define A2W_PLLH_ANA_KAIPR_RESET                              0x0000033a
#define A2W_PLLH_ANA_STATR                                       HW_REGISTER_RW( 0x7e102e60 ) 
   #define A2W_PLLH_ANA_STATR_MASK                               0x001f1fff
   #define A2W_PLLH_ANA_STATR_WIDTH                              21
   #define A2W_PLLH_ANA_STATR_RESET                              0000000000
#define A2W_PLLH_ANA_SCTLR                                       HW_REGISTER_RW( 0x7e102d70 ) 
   #define A2W_PLLH_ANA_SCTLR_MASK                               0x0000001f
   #define A2W_PLLH_ANA_SCTLR_WIDTH                              5
   #define A2W_PLLH_ANA_SCTLR_RESET                              0000000000
#define A2W_PLLH_ANA_VCOR                                        HW_REGISTER_RW( 0x7e102e70 ) 
   #define A2W_PLLH_ANA_VCOR_MASK                                0x00000001
   #define A2W_PLLH_ANA_VCOR_WIDTH                               1
   #define A2W_PLLH_ANA_VCOR_RESET                               0000000000
#define A2W_PLLH_ANA_MULTI                                       HW_REGISTER_RW( 0x7e102f70 ) 
   #define A2W_PLLH_ANA_MULTI_MASK                               0000000000
   #define A2W_PLLH_ANA_MULTI_WIDTH                              0
   #define A2W_PLLH_ANA_MULTI_RESET                              0000000000
#define A2W_HDMI_CTL_RCALR                                       HW_REGISTER_RW( 0x7e102980 ) 
   #define A2W_HDMI_CTL_RCALR_MASK                               0x00011f33
   #define A2W_HDMI_CTL_RCALR_WIDTH                              17
   #define A2W_HDMI_CTL_RCALR_RESET                              0x00010000
#define A2W_HDMI_CTL_HFENR                                       HW_REGISTER_RW( 0x7e102a80 ) 
   #define A2W_HDMI_CTL_HFENR_MASK                               0x00000001
   #define A2W_HDMI_CTL_HFENR_WIDTH                              1
   #define A2W_HDMI_CTL_HFENR_RESET                              0000000000
#define A2W_HDMI_CTL_MULTI                                       HW_REGISTER_RW( 0x7e102f80 ) 
   #define A2W_HDMI_CTL_MULTI_MASK                               0000000000
   #define A2W_HDMI_CTL_MULTI_WIDTH                              0
   #define A2W_HDMI_CTL_MULTI_RESET                              0000000000
