{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1633171850818 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1633171850822 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 02 18:50:50 2021 " "Processing started: Sat Oct 02 18:50:50 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1633171850822 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633171850822 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off fanmaiji -c fanmaiji " "Command: quartus_map --read_settings_files=on --write_settings_files=off fanmaiji -c fanmaiji" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633171850822 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1633171851167 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1633171851167 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 fanmaiji.v(21) " "Verilog HDL Expression warning at fanmaiji.v(21): truncated literal to match 3 bits" {  } { { "fanmaiji.v" "" { Text "C:/intelFPGA_lite/17.1/project/fanmaiji/fanmaiji.v" 21 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1633171857918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fanmaiji.v 1 1 " "Found 1 design units, including 1 entities, in source file fanmaiji.v" { { "Info" "ISGN_ENTITY_NAME" "1 fanmaiji " "Found entity 1: fanmaiji" {  } { { "fanmaiji.v" "" { Text "C:/intelFPGA_lite/17.1/project/fanmaiji/fanmaiji.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633171857919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633171857919 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "fanmaiji " "Elaborating entity \"fanmaiji\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1633171857936 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "money fanmaiji.v(18) " "Verilog HDL Always Construct warning at fanmaiji.v(18): inferring latch(es) for variable \"money\", which holds its previous value in one or more paths through the always construct" {  } { { "fanmaiji.v" "" { Text "C:/intelFPGA_lite/17.1/project/fanmaiji/fanmaiji.v" 18 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1633171857937 "|fanmaiji"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "money fanmaiji.v(73) " "Verilog HDL Always Construct warning at fanmaiji.v(73): variable \"money\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "fanmaiji.v" "" { Text "C:/intelFPGA_lite/17.1/project/fanmaiji/fanmaiji.v" 73 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1633171857937 "|fanmaiji"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "money fanmaiji.v(80) " "Verilog HDL Always Construct warning at fanmaiji.v(80): variable \"money\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "fanmaiji.v" "" { Text "C:/intelFPGA_lite/17.1/project/fanmaiji/fanmaiji.v" 80 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1633171857937 "|fanmaiji"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "money fanmaiji.v(87) " "Verilog HDL Always Construct warning at fanmaiji.v(87): variable \"money\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "fanmaiji.v" "" { Text "C:/intelFPGA_lite/17.1/project/fanmaiji/fanmaiji.v" 87 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1633171857937 "|fanmaiji"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "money fanmaiji.v(97) " "Verilog HDL Always Construct warning at fanmaiji.v(97): variable \"money\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "fanmaiji.v" "" { Text "C:/intelFPGA_lite/17.1/project/fanmaiji/fanmaiji.v" 97 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1633171857937 "|fanmaiji"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "money fanmaiji.v(101) " "Verilog HDL Always Construct warning at fanmaiji.v(101): variable \"money\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "fanmaiji.v" "" { Text "C:/intelFPGA_lite/17.1/project/fanmaiji/fanmaiji.v" 101 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1633171857937 "|fanmaiji"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "money fanmaiji.v(105) " "Verilog HDL Always Construct warning at fanmaiji.v(105): variable \"money\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "fanmaiji.v" "" { Text "C:/intelFPGA_lite/17.1/project/fanmaiji/fanmaiji.v" 105 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1633171857937 "|fanmaiji"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "fanmaiji.v(100) " "Verilog HDL Case Statement warning at fanmaiji.v(100): case item expression covers a value already covered by a previous case item" {  } { { "fanmaiji.v" "" { Text "C:/intelFPGA_lite/17.1/project/fanmaiji/fanmaiji.v" 100 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1633171857937 "|fanmaiji"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "fanmaiji.v(104) " "Verilog HDL Case Statement warning at fanmaiji.v(104): case item expression covers a value already covered by a previous case item" {  } { { "fanmaiji.v" "" { Text "C:/intelFPGA_lite/17.1/project/fanmaiji/fanmaiji.v" 104 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1633171857937 "|fanmaiji"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "fanmaiji.v(95) " "Verilog HDL Case Statement information at fanmaiji.v(95): all case item expressions in this case statement are onehot" {  } { { "fanmaiji.v" "" { Text "C:/intelFPGA_lite/17.1/project/fanmaiji/fanmaiji.v" 95 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1633171857937 "|fanmaiji"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "fanmaiji.v(61) " "Verilog HDL Case Statement warning at fanmaiji.v(61): incomplete case statement has no default case item" {  } { { "fanmaiji.v" "" { Text "C:/intelFPGA_lite/17.1/project/fanmaiji/fanmaiji.v" 61 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1633171857937 "|fanmaiji"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out fanmaiji.v(60) " "Verilog HDL Always Construct warning at fanmaiji.v(60): inferring latch(es) for variable \"out\", which holds its previous value in one or more paths through the always construct" {  } { { "fanmaiji.v" "" { Text "C:/intelFPGA_lite/17.1/project/fanmaiji/fanmaiji.v" 60 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1633171857937 "|fanmaiji"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "nextstate fanmaiji.v(60) " "Verilog HDL Always Construct warning at fanmaiji.v(60): inferring latch(es) for variable \"nextstate\", which holds its previous value in one or more paths through the always construct" {  } { { "fanmaiji.v" "" { Text "C:/intelFPGA_lite/17.1/project/fanmaiji/fanmaiji.v" 60 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1633171857937 "|fanmaiji"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "change fanmaiji.v(60) " "Verilog HDL Always Construct warning at fanmaiji.v(60): inferring latch(es) for variable \"change\", which holds its previous value in one or more paths through the always construct" {  } { { "fanmaiji.v" "" { Text "C:/intelFPGA_lite/17.1/project/fanmaiji/fanmaiji.v" 60 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1633171857937 "|fanmaiji"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "change\[0\] fanmaiji.v(60) " "Inferred latch for \"change\[0\]\" at fanmaiji.v(60)" {  } { { "fanmaiji.v" "" { Text "C:/intelFPGA_lite/17.1/project/fanmaiji/fanmaiji.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1633171857938 "|fanmaiji"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "change\[1\] fanmaiji.v(60) " "Inferred latch for \"change\[1\]\" at fanmaiji.v(60)" {  } { { "fanmaiji.v" "" { Text "C:/intelFPGA_lite/17.1/project/fanmaiji/fanmaiji.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1633171857938 "|fanmaiji"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "change\[2\] fanmaiji.v(60) " "Inferred latch for \"change\[2\]\" at fanmaiji.v(60)" {  } { { "fanmaiji.v" "" { Text "C:/intelFPGA_lite/17.1/project/fanmaiji/fanmaiji.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1633171857938 "|fanmaiji"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate\[0\] fanmaiji.v(60) " "Inferred latch for \"nextstate\[0\]\" at fanmaiji.v(60)" {  } { { "fanmaiji.v" "" { Text "C:/intelFPGA_lite/17.1/project/fanmaiji/fanmaiji.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1633171857938 "|fanmaiji"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate\[1\] fanmaiji.v(60) " "Inferred latch for \"nextstate\[1\]\" at fanmaiji.v(60)" {  } { { "fanmaiji.v" "" { Text "C:/intelFPGA_lite/17.1/project/fanmaiji/fanmaiji.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1633171857938 "|fanmaiji"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate\[2\] fanmaiji.v(60) " "Inferred latch for \"nextstate\[2\]\" at fanmaiji.v(60)" {  } { { "fanmaiji.v" "" { Text "C:/intelFPGA_lite/17.1/project/fanmaiji/fanmaiji.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1633171857938 "|fanmaiji"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out fanmaiji.v(60) " "Inferred latch for \"out\" at fanmaiji.v(60)" {  } { { "fanmaiji.v" "" { Text "C:/intelFPGA_lite/17.1/project/fanmaiji/fanmaiji.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1633171857938 "|fanmaiji"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "money\[0\] fanmaiji.v(18) " "Inferred latch for \"money\[0\]\" at fanmaiji.v(18)" {  } { { "fanmaiji.v" "" { Text "C:/intelFPGA_lite/17.1/project/fanmaiji/fanmaiji.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1633171857938 "|fanmaiji"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "money\[1\] fanmaiji.v(18) " "Inferred latch for \"money\[1\]\" at fanmaiji.v(18)" {  } { { "fanmaiji.v" "" { Text "C:/intelFPGA_lite/17.1/project/fanmaiji/fanmaiji.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1633171857938 "|fanmaiji"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "money\[2\] fanmaiji.v(18) " "Inferred latch for \"money\[2\]\" at fanmaiji.v(18)" {  } { { "fanmaiji.v" "" { Text "C:/intelFPGA_lite/17.1/project/fanmaiji/fanmaiji.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1633171857938 "|fanmaiji"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "change\[0\]\$latch " "Latch change\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentstate\[2\]~reg0 " "Ports D and ENA on the latch are fed by the same signal currentstate\[2\]~reg0" {  } { { "fanmaiji.v" "" { Text "C:/intelFPGA_lite/17.1/project/fanmaiji/fanmaiji.v" 57 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1633171858197 ""}  } { { "fanmaiji.v" "" { Text "C:/intelFPGA_lite/17.1/project/fanmaiji/fanmaiji.v" 60 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1633171858197 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "change\[1\]\$latch " "Latch change\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentstate\[2\]~reg0 " "Ports D and ENA on the latch are fed by the same signal currentstate\[2\]~reg0" {  } { { "fanmaiji.v" "" { Text "C:/intelFPGA_lite/17.1/project/fanmaiji/fanmaiji.v" 57 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1633171858197 ""}  } { { "fanmaiji.v" "" { Text "C:/intelFPGA_lite/17.1/project/fanmaiji/fanmaiji.v" 60 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1633171858197 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "change\[2\]\$latch " "Latch change\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentstate\[2\]~reg0 " "Ports D and ENA on the latch are fed by the same signal currentstate\[2\]~reg0" {  } { { "fanmaiji.v" "" { Text "C:/intelFPGA_lite/17.1/project/fanmaiji/fanmaiji.v" 57 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1633171858197 ""}  } { { "fanmaiji.v" "" { Text "C:/intelFPGA_lite/17.1/project/fanmaiji/fanmaiji.v" 60 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1633171858197 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "nextstate\[0\]\$latch " "Latch nextstate\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentstate\[2\]~reg0 " "Ports D and ENA on the latch are fed by the same signal currentstate\[2\]~reg0" {  } { { "fanmaiji.v" "" { Text "C:/intelFPGA_lite/17.1/project/fanmaiji/fanmaiji.v" 57 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1633171858197 ""}  } { { "fanmaiji.v" "" { Text "C:/intelFPGA_lite/17.1/project/fanmaiji/fanmaiji.v" 60 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1633171858197 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "nextstate\[1\]\$latch " "Latch nextstate\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentstate\[2\]~reg0 " "Ports D and ENA on the latch are fed by the same signal currentstate\[2\]~reg0" {  } { { "fanmaiji.v" "" { Text "C:/intelFPGA_lite/17.1/project/fanmaiji/fanmaiji.v" 57 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1633171858197 ""}  } { { "fanmaiji.v" "" { Text "C:/intelFPGA_lite/17.1/project/fanmaiji/fanmaiji.v" 60 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1633171858197 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "nextstate\[2\]\$latch " "Latch nextstate\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentstate\[1\]~reg0 " "Ports D and ENA on the latch are fed by the same signal currentstate\[1\]~reg0" {  } { { "fanmaiji.v" "" { Text "C:/intelFPGA_lite/17.1/project/fanmaiji/fanmaiji.v" 57 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1633171858198 ""}  } { { "fanmaiji.v" "" { Text "C:/intelFPGA_lite/17.1/project/fanmaiji/fanmaiji.v" 60 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1633171858198 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "money\[1\]\$latch " "Latch money\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA coin1 " "Ports D and ENA on the latch are fed by the same signal coin1" {  } { { "fanmaiji.v" "" { Text "C:/intelFPGA_lite/17.1/project/fanmaiji/fanmaiji.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1633171858198 ""}  } { { "fanmaiji.v" "" { Text "C:/intelFPGA_lite/17.1/project/fanmaiji/fanmaiji.v" 18 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1633171858198 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "money\[2\]\$latch " "Latch money\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA coin1 " "Ports D and ENA on the latch are fed by the same signal coin1" {  } { { "fanmaiji.v" "" { Text "C:/intelFPGA_lite/17.1/project/fanmaiji/fanmaiji.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1633171858198 ""}  } { { "fanmaiji.v" "" { Text "C:/intelFPGA_lite/17.1/project/fanmaiji/fanmaiji.v" 18 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1633171858198 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1633171858259 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1633171858579 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633171858579 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "55 " "Implemented 55 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1633171858597 ""} { "Info" "ICUT_CUT_TM_OPINS" "13 " "Implemented 13 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1633171858597 ""} { "Info" "ICUT_CUT_TM_LCELLS" "35 " "Implemented 35 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1633171858597 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1633171858597 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 31 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 31 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4785 " "Peak virtual memory: 4785 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1633171858609 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 02 18:50:58 2021 " "Processing ended: Sat Oct 02 18:50:58 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1633171858609 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1633171858609 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1633171858609 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1633171858609 ""}
