
e-longboard.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000092d8  080001d8  080001d8  000101d8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000045c  080094b0  080094b0  000194b0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800990c  0800990c  00020540  2**0
                  CONTENTS
  4 .ARM          00000008  0800990c  0800990c  0001990c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009914  08009914  00020540  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009914  08009914  00019914  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08009918  08009918  00019918  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000540  20000000  0800991c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001788  20000540  08009e5c  00020540  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20001cc8  08009e5c  00021cc8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020540  2**0
                  CONTENTS, READONLY
 12 .debug_line   000452e4  00000000  00000000  00020570  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_info   0005ec66  00000000  00000000  00065854  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00008c9e  00000000  00000000  000c44ba  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001d20  00000000  00000000  000cd158  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    00107069  00000000  00000000  000cee78  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_ranges 00005e10  00000000  00000000  001d5ee8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_loc    0002d64f  00000000  00000000  001dbcf8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_macro  0002d004  00000000  00000000  00209347  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000053  00000000  00000000  0023634b  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000059f0  00000000  00000000  002363a0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d8 <__do_global_dtors_aux>:
 80001d8:	b510      	push	{r4, lr}
 80001da:	4c05      	ldr	r4, [pc, #20]	; (80001f0 <__do_global_dtors_aux+0x18>)
 80001dc:	7823      	ldrb	r3, [r4, #0]
 80001de:	b933      	cbnz	r3, 80001ee <__do_global_dtors_aux+0x16>
 80001e0:	4b04      	ldr	r3, [pc, #16]	; (80001f4 <__do_global_dtors_aux+0x1c>)
 80001e2:	b113      	cbz	r3, 80001ea <__do_global_dtors_aux+0x12>
 80001e4:	4804      	ldr	r0, [pc, #16]	; (80001f8 <__do_global_dtors_aux+0x20>)
 80001e6:	f3af 8000 	nop.w
 80001ea:	2301      	movs	r3, #1
 80001ec:	7023      	strb	r3, [r4, #0]
 80001ee:	bd10      	pop	{r4, pc}
 80001f0:	20000540 	.word	0x20000540
 80001f4:	00000000 	.word	0x00000000
 80001f8:	08009498 	.word	0x08009498

080001fc <frame_dummy>:
 80001fc:	b508      	push	{r3, lr}
 80001fe:	4b03      	ldr	r3, [pc, #12]	; (800020c <frame_dummy+0x10>)
 8000200:	b11b      	cbz	r3, 800020a <frame_dummy+0xe>
 8000202:	4903      	ldr	r1, [pc, #12]	; (8000210 <frame_dummy+0x14>)
 8000204:	4803      	ldr	r0, [pc, #12]	; (8000214 <frame_dummy+0x18>)
 8000206:	f3af 8000 	nop.w
 800020a:	bd08      	pop	{r3, pc}
 800020c:	00000000 	.word	0x00000000
 8000210:	20000544 	.word	0x20000544
 8000214:	08009498 	.word	0x08009498

08000218 <__aeabi_uldivmod>:
 8000218:	b953      	cbnz	r3, 8000230 <__aeabi_uldivmod+0x18>
 800021a:	b94a      	cbnz	r2, 8000230 <__aeabi_uldivmod+0x18>
 800021c:	2900      	cmp	r1, #0
 800021e:	bf08      	it	eq
 8000220:	2800      	cmpeq	r0, #0
 8000222:	bf1c      	itt	ne
 8000224:	f04f 31ff 	movne.w	r1, #4294967295
 8000228:	f04f 30ff 	movne.w	r0, #4294967295
 800022c:	f000 b96e 	b.w	800050c <__aeabi_idiv0>
 8000230:	f1ad 0c08 	sub.w	ip, sp, #8
 8000234:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000238:	f000 f806 	bl	8000248 <__udivmoddi4>
 800023c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000240:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000244:	b004      	add	sp, #16
 8000246:	4770      	bx	lr

08000248 <__udivmoddi4>:
 8000248:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800024c:	9d08      	ldr	r5, [sp, #32]
 800024e:	4604      	mov	r4, r0
 8000250:	468c      	mov	ip, r1
 8000252:	2b00      	cmp	r3, #0
 8000254:	f040 8083 	bne.w	800035e <__udivmoddi4+0x116>
 8000258:	428a      	cmp	r2, r1
 800025a:	4617      	mov	r7, r2
 800025c:	d947      	bls.n	80002ee <__udivmoddi4+0xa6>
 800025e:	fab2 f282 	clz	r2, r2
 8000262:	b142      	cbz	r2, 8000276 <__udivmoddi4+0x2e>
 8000264:	f1c2 0020 	rsb	r0, r2, #32
 8000268:	fa24 f000 	lsr.w	r0, r4, r0
 800026c:	4091      	lsls	r1, r2
 800026e:	4097      	lsls	r7, r2
 8000270:	ea40 0c01 	orr.w	ip, r0, r1
 8000274:	4094      	lsls	r4, r2
 8000276:	ea4f 4817 	mov.w	r8, r7, lsr #16
 800027a:	0c23      	lsrs	r3, r4, #16
 800027c:	fbbc f6f8 	udiv	r6, ip, r8
 8000280:	fa1f fe87 	uxth.w	lr, r7
 8000284:	fb08 c116 	mls	r1, r8, r6, ip
 8000288:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800028c:	fb06 f10e 	mul.w	r1, r6, lr
 8000290:	4299      	cmp	r1, r3
 8000292:	d909      	bls.n	80002a8 <__udivmoddi4+0x60>
 8000294:	18fb      	adds	r3, r7, r3
 8000296:	f106 30ff 	add.w	r0, r6, #4294967295
 800029a:	f080 8119 	bcs.w	80004d0 <__udivmoddi4+0x288>
 800029e:	4299      	cmp	r1, r3
 80002a0:	f240 8116 	bls.w	80004d0 <__udivmoddi4+0x288>
 80002a4:	3e02      	subs	r6, #2
 80002a6:	443b      	add	r3, r7
 80002a8:	1a5b      	subs	r3, r3, r1
 80002aa:	b2a4      	uxth	r4, r4
 80002ac:	fbb3 f0f8 	udiv	r0, r3, r8
 80002b0:	fb08 3310 	mls	r3, r8, r0, r3
 80002b4:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80002b8:	fb00 fe0e 	mul.w	lr, r0, lr
 80002bc:	45a6      	cmp	lr, r4
 80002be:	d909      	bls.n	80002d4 <__udivmoddi4+0x8c>
 80002c0:	193c      	adds	r4, r7, r4
 80002c2:	f100 33ff 	add.w	r3, r0, #4294967295
 80002c6:	f080 8105 	bcs.w	80004d4 <__udivmoddi4+0x28c>
 80002ca:	45a6      	cmp	lr, r4
 80002cc:	f240 8102 	bls.w	80004d4 <__udivmoddi4+0x28c>
 80002d0:	3802      	subs	r0, #2
 80002d2:	443c      	add	r4, r7
 80002d4:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80002d8:	eba4 040e 	sub.w	r4, r4, lr
 80002dc:	2600      	movs	r6, #0
 80002de:	b11d      	cbz	r5, 80002e8 <__udivmoddi4+0xa0>
 80002e0:	40d4      	lsrs	r4, r2
 80002e2:	2300      	movs	r3, #0
 80002e4:	e9c5 4300 	strd	r4, r3, [r5]
 80002e8:	4631      	mov	r1, r6
 80002ea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002ee:	b902      	cbnz	r2, 80002f2 <__udivmoddi4+0xaa>
 80002f0:	deff      	udf	#255	; 0xff
 80002f2:	fab2 f282 	clz	r2, r2
 80002f6:	2a00      	cmp	r2, #0
 80002f8:	d150      	bne.n	800039c <__udivmoddi4+0x154>
 80002fa:	1bcb      	subs	r3, r1, r7
 80002fc:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000300:	fa1f f887 	uxth.w	r8, r7
 8000304:	2601      	movs	r6, #1
 8000306:	fbb3 fcfe 	udiv	ip, r3, lr
 800030a:	0c21      	lsrs	r1, r4, #16
 800030c:	fb0e 331c 	mls	r3, lr, ip, r3
 8000310:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000314:	fb08 f30c 	mul.w	r3, r8, ip
 8000318:	428b      	cmp	r3, r1
 800031a:	d907      	bls.n	800032c <__udivmoddi4+0xe4>
 800031c:	1879      	adds	r1, r7, r1
 800031e:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000322:	d202      	bcs.n	800032a <__udivmoddi4+0xe2>
 8000324:	428b      	cmp	r3, r1
 8000326:	f200 80e9 	bhi.w	80004fc <__udivmoddi4+0x2b4>
 800032a:	4684      	mov	ip, r0
 800032c:	1ac9      	subs	r1, r1, r3
 800032e:	b2a3      	uxth	r3, r4
 8000330:	fbb1 f0fe 	udiv	r0, r1, lr
 8000334:	fb0e 1110 	mls	r1, lr, r0, r1
 8000338:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 800033c:	fb08 f800 	mul.w	r8, r8, r0
 8000340:	45a0      	cmp	r8, r4
 8000342:	d907      	bls.n	8000354 <__udivmoddi4+0x10c>
 8000344:	193c      	adds	r4, r7, r4
 8000346:	f100 33ff 	add.w	r3, r0, #4294967295
 800034a:	d202      	bcs.n	8000352 <__udivmoddi4+0x10a>
 800034c:	45a0      	cmp	r8, r4
 800034e:	f200 80d9 	bhi.w	8000504 <__udivmoddi4+0x2bc>
 8000352:	4618      	mov	r0, r3
 8000354:	eba4 0408 	sub.w	r4, r4, r8
 8000358:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 800035c:	e7bf      	b.n	80002de <__udivmoddi4+0x96>
 800035e:	428b      	cmp	r3, r1
 8000360:	d909      	bls.n	8000376 <__udivmoddi4+0x12e>
 8000362:	2d00      	cmp	r5, #0
 8000364:	f000 80b1 	beq.w	80004ca <__udivmoddi4+0x282>
 8000368:	2600      	movs	r6, #0
 800036a:	e9c5 0100 	strd	r0, r1, [r5]
 800036e:	4630      	mov	r0, r6
 8000370:	4631      	mov	r1, r6
 8000372:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000376:	fab3 f683 	clz	r6, r3
 800037a:	2e00      	cmp	r6, #0
 800037c:	d14a      	bne.n	8000414 <__udivmoddi4+0x1cc>
 800037e:	428b      	cmp	r3, r1
 8000380:	d302      	bcc.n	8000388 <__udivmoddi4+0x140>
 8000382:	4282      	cmp	r2, r0
 8000384:	f200 80b8 	bhi.w	80004f8 <__udivmoddi4+0x2b0>
 8000388:	1a84      	subs	r4, r0, r2
 800038a:	eb61 0103 	sbc.w	r1, r1, r3
 800038e:	2001      	movs	r0, #1
 8000390:	468c      	mov	ip, r1
 8000392:	2d00      	cmp	r5, #0
 8000394:	d0a8      	beq.n	80002e8 <__udivmoddi4+0xa0>
 8000396:	e9c5 4c00 	strd	r4, ip, [r5]
 800039a:	e7a5      	b.n	80002e8 <__udivmoddi4+0xa0>
 800039c:	f1c2 0320 	rsb	r3, r2, #32
 80003a0:	fa20 f603 	lsr.w	r6, r0, r3
 80003a4:	4097      	lsls	r7, r2
 80003a6:	fa01 f002 	lsl.w	r0, r1, r2
 80003aa:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003ae:	40d9      	lsrs	r1, r3
 80003b0:	4330      	orrs	r0, r6
 80003b2:	0c03      	lsrs	r3, r0, #16
 80003b4:	fbb1 f6fe 	udiv	r6, r1, lr
 80003b8:	fa1f f887 	uxth.w	r8, r7
 80003bc:	fb0e 1116 	mls	r1, lr, r6, r1
 80003c0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80003c4:	fb06 f108 	mul.w	r1, r6, r8
 80003c8:	4299      	cmp	r1, r3
 80003ca:	fa04 f402 	lsl.w	r4, r4, r2
 80003ce:	d909      	bls.n	80003e4 <__udivmoddi4+0x19c>
 80003d0:	18fb      	adds	r3, r7, r3
 80003d2:	f106 3cff 	add.w	ip, r6, #4294967295
 80003d6:	f080 808d 	bcs.w	80004f4 <__udivmoddi4+0x2ac>
 80003da:	4299      	cmp	r1, r3
 80003dc:	f240 808a 	bls.w	80004f4 <__udivmoddi4+0x2ac>
 80003e0:	3e02      	subs	r6, #2
 80003e2:	443b      	add	r3, r7
 80003e4:	1a5b      	subs	r3, r3, r1
 80003e6:	b281      	uxth	r1, r0
 80003e8:	fbb3 f0fe 	udiv	r0, r3, lr
 80003ec:	fb0e 3310 	mls	r3, lr, r0, r3
 80003f0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80003f4:	fb00 f308 	mul.w	r3, r0, r8
 80003f8:	428b      	cmp	r3, r1
 80003fa:	d907      	bls.n	800040c <__udivmoddi4+0x1c4>
 80003fc:	1879      	adds	r1, r7, r1
 80003fe:	f100 3cff 	add.w	ip, r0, #4294967295
 8000402:	d273      	bcs.n	80004ec <__udivmoddi4+0x2a4>
 8000404:	428b      	cmp	r3, r1
 8000406:	d971      	bls.n	80004ec <__udivmoddi4+0x2a4>
 8000408:	3802      	subs	r0, #2
 800040a:	4439      	add	r1, r7
 800040c:	1acb      	subs	r3, r1, r3
 800040e:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000412:	e778      	b.n	8000306 <__udivmoddi4+0xbe>
 8000414:	f1c6 0c20 	rsb	ip, r6, #32
 8000418:	fa03 f406 	lsl.w	r4, r3, r6
 800041c:	fa22 f30c 	lsr.w	r3, r2, ip
 8000420:	431c      	orrs	r4, r3
 8000422:	fa20 f70c 	lsr.w	r7, r0, ip
 8000426:	fa01 f306 	lsl.w	r3, r1, r6
 800042a:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 800042e:	fa21 f10c 	lsr.w	r1, r1, ip
 8000432:	431f      	orrs	r7, r3
 8000434:	0c3b      	lsrs	r3, r7, #16
 8000436:	fbb1 f9fe 	udiv	r9, r1, lr
 800043a:	fa1f f884 	uxth.w	r8, r4
 800043e:	fb0e 1119 	mls	r1, lr, r9, r1
 8000442:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000446:	fb09 fa08 	mul.w	sl, r9, r8
 800044a:	458a      	cmp	sl, r1
 800044c:	fa02 f206 	lsl.w	r2, r2, r6
 8000450:	fa00 f306 	lsl.w	r3, r0, r6
 8000454:	d908      	bls.n	8000468 <__udivmoddi4+0x220>
 8000456:	1861      	adds	r1, r4, r1
 8000458:	f109 30ff 	add.w	r0, r9, #4294967295
 800045c:	d248      	bcs.n	80004f0 <__udivmoddi4+0x2a8>
 800045e:	458a      	cmp	sl, r1
 8000460:	d946      	bls.n	80004f0 <__udivmoddi4+0x2a8>
 8000462:	f1a9 0902 	sub.w	r9, r9, #2
 8000466:	4421      	add	r1, r4
 8000468:	eba1 010a 	sub.w	r1, r1, sl
 800046c:	b2bf      	uxth	r7, r7
 800046e:	fbb1 f0fe 	udiv	r0, r1, lr
 8000472:	fb0e 1110 	mls	r1, lr, r0, r1
 8000476:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 800047a:	fb00 f808 	mul.w	r8, r0, r8
 800047e:	45b8      	cmp	r8, r7
 8000480:	d907      	bls.n	8000492 <__udivmoddi4+0x24a>
 8000482:	19e7      	adds	r7, r4, r7
 8000484:	f100 31ff 	add.w	r1, r0, #4294967295
 8000488:	d22e      	bcs.n	80004e8 <__udivmoddi4+0x2a0>
 800048a:	45b8      	cmp	r8, r7
 800048c:	d92c      	bls.n	80004e8 <__udivmoddi4+0x2a0>
 800048e:	3802      	subs	r0, #2
 8000490:	4427      	add	r7, r4
 8000492:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000496:	eba7 0708 	sub.w	r7, r7, r8
 800049a:	fba0 8902 	umull	r8, r9, r0, r2
 800049e:	454f      	cmp	r7, r9
 80004a0:	46c6      	mov	lr, r8
 80004a2:	4649      	mov	r1, r9
 80004a4:	d31a      	bcc.n	80004dc <__udivmoddi4+0x294>
 80004a6:	d017      	beq.n	80004d8 <__udivmoddi4+0x290>
 80004a8:	b15d      	cbz	r5, 80004c2 <__udivmoddi4+0x27a>
 80004aa:	ebb3 020e 	subs.w	r2, r3, lr
 80004ae:	eb67 0701 	sbc.w	r7, r7, r1
 80004b2:	fa07 fc0c 	lsl.w	ip, r7, ip
 80004b6:	40f2      	lsrs	r2, r6
 80004b8:	ea4c 0202 	orr.w	r2, ip, r2
 80004bc:	40f7      	lsrs	r7, r6
 80004be:	e9c5 2700 	strd	r2, r7, [r5]
 80004c2:	2600      	movs	r6, #0
 80004c4:	4631      	mov	r1, r6
 80004c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004ca:	462e      	mov	r6, r5
 80004cc:	4628      	mov	r0, r5
 80004ce:	e70b      	b.n	80002e8 <__udivmoddi4+0xa0>
 80004d0:	4606      	mov	r6, r0
 80004d2:	e6e9      	b.n	80002a8 <__udivmoddi4+0x60>
 80004d4:	4618      	mov	r0, r3
 80004d6:	e6fd      	b.n	80002d4 <__udivmoddi4+0x8c>
 80004d8:	4543      	cmp	r3, r8
 80004da:	d2e5      	bcs.n	80004a8 <__udivmoddi4+0x260>
 80004dc:	ebb8 0e02 	subs.w	lr, r8, r2
 80004e0:	eb69 0104 	sbc.w	r1, r9, r4
 80004e4:	3801      	subs	r0, #1
 80004e6:	e7df      	b.n	80004a8 <__udivmoddi4+0x260>
 80004e8:	4608      	mov	r0, r1
 80004ea:	e7d2      	b.n	8000492 <__udivmoddi4+0x24a>
 80004ec:	4660      	mov	r0, ip
 80004ee:	e78d      	b.n	800040c <__udivmoddi4+0x1c4>
 80004f0:	4681      	mov	r9, r0
 80004f2:	e7b9      	b.n	8000468 <__udivmoddi4+0x220>
 80004f4:	4666      	mov	r6, ip
 80004f6:	e775      	b.n	80003e4 <__udivmoddi4+0x19c>
 80004f8:	4630      	mov	r0, r6
 80004fa:	e74a      	b.n	8000392 <__udivmoddi4+0x14a>
 80004fc:	f1ac 0c02 	sub.w	ip, ip, #2
 8000500:	4439      	add	r1, r7
 8000502:	e713      	b.n	800032c <__udivmoddi4+0xe4>
 8000504:	3802      	subs	r0, #2
 8000506:	443c      	add	r4, r7
 8000508:	e724      	b.n	8000354 <__udivmoddi4+0x10c>
 800050a:	bf00      	nop

0800050c <__aeabi_idiv0>:
 800050c:	4770      	bx	lr
 800050e:	bf00      	nop

08000510 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000510:	480d      	ldr	r0, [pc, #52]	; (8000548 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000512:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000514:	480d      	ldr	r0, [pc, #52]	; (800054c <LoopForever+0x6>)
  ldr r1, =_edata
 8000516:	490e      	ldr	r1, [pc, #56]	; (8000550 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000518:	4a0e      	ldr	r2, [pc, #56]	; (8000554 <LoopForever+0xe>)
  movs r3, #0
 800051a:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 800051c:	e002      	b.n	8000524 <LoopCopyDataInit>

0800051e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800051e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000520:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000522:	3304      	adds	r3, #4

08000524 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000524:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000526:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000528:	d3f9      	bcc.n	800051e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800052a:	4a0b      	ldr	r2, [pc, #44]	; (8000558 <LoopForever+0x12>)
  ldr r4, =_ebss
 800052c:	4c0b      	ldr	r4, [pc, #44]	; (800055c <LoopForever+0x16>)
  movs r3, #0
 800052e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000530:	e001      	b.n	8000536 <LoopFillZerobss>

08000532 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000532:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000534:	3204      	adds	r2, #4

08000536 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000536:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000538:	d3fb      	bcc.n	8000532 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800053a:	f003 fbfd 	bl	8003d38 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800053e:	f008 ff71 	bl	8009424 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000542:	f000 fb99 	bl	8000c78 <main>

08000546 <LoopForever>:

LoopForever:
    b LoopForever
 8000546:	e7fe      	b.n	8000546 <LoopForever>
  ldr   r0, =_estack
 8000548:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 800054c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000550:	20000540 	.word	0x20000540
  ldr r2, =_sidata
 8000554:	0800991c 	.word	0x0800991c
  ldr r2, =_sbss
 8000558:	20000540 	.word	0x20000540
  ldr r4, =_ebss
 800055c:	20001cc8 	.word	0x20001cc8

08000560 <BusFault_Handler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000560:	e7fe      	b.n	8000560 <BusFault_Handler>
	...

08000564 <ASPEP_start>:

  return (crc == 0U);
}

void ASPEP_start(ASPEP_Handle_t *pHandle)
{
 8000564:	b510      	push	{r4, lr}
    /* Nothing to do */
  }
  else
  {
#endif
    pHandle->fASPEP_HWInit(pHandle->HWIp);
 8000566:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
{
 8000568:	4604      	mov	r4, r0
    pHandle->fASPEP_HWInit(pHandle->HWIp);
 800056a:	6940      	ldr	r0, [r0, #20]
 800056c:	4798      	blx	r3
    pHandle->ASPEP_State = ASPEP_IDLE;
 800056e:	2300      	movs	r3, #0
 8000570:	f8a4 3064 	strh.w	r3, [r4, #100]	; 0x64
    pHandle->ASPEP_TL_State = WAITING_PACKET;
    pHandle->syncPacketCount = 0; /* Sync packet counter is reset only at startup*/
 8000574:	f884 3060 	strb.w	r3, [r4, #96]	; 0x60

    /* Configure UART to receive first packet*/
    pHandle->fASPEP_receive(pHandle->HWIp, pHandle->rxHeader, ASPEP_HEADER_SIZE);
 8000578:	6960      	ldr	r0, [r4, #20]
 800057a:	6d63      	ldr	r3, [r4, #84]	; 0x54
 800057c:	f104 011c 	add.w	r1, r4, #28
 8000580:	2204      	movs	r2, #4
#ifdef NULL_PTR_ASP
  }
#endif
}
 8000582:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    pHandle->fASPEP_receive(pHandle->HWIp, pHandle->rxHeader, ASPEP_HEADER_SIZE);
 8000586:	4718      	bx	r3

08000588 <ASPEP_sendBeacon>:

void ASPEP_sendBeacon(ASPEP_Handle_t *pHandle, ASPEP_Capabilities_def *capabilities)
{
 8000588:	b470      	push	{r4, r5, r6}
  {
#endif
    uint32_t *packet = (uint32_t *)pHandle->ctrlBuffer.buffer; //cstat !MISRAC2012-Rule-11.3
    *packet = (BEACON
               | (((uint32_t)capabilities->version) << 4U)
               | (((uint32_t)capabilities->DATA_CRC) << 7U)
 800058a:	780b      	ldrb	r3, [r1, #0]
               | (((uint32_t)capabilities->version) << 4U)
 800058c:	790a      	ldrb	r2, [r1, #4]
               | (((uint32_t)capabilities->RX_maxSize) << 8U)
 800058e:	784e      	ldrb	r6, [r1, #1]
               | (((uint32_t)capabilities->TXS_maxSize) << 14U)
 8000590:	788d      	ldrb	r5, [r1, #2]
  crc = CRC4_Lookup8[crc ^ (uint8_t)(header         & 0xffU)];
 8000592:	4c1d      	ldr	r4, [pc, #116]	; (8000608 <ASPEP_sendBeacon+0x80>)
               | (((uint32_t)capabilities->DATA_CRC) << 7U)
 8000594:	01db      	lsls	r3, r3, #7
               | (((uint32_t)capabilities->TXA_maxSize) << 21U));
 8000596:	ea43 1302 	orr.w	r3, r3, r2, lsl #4
 800059a:	ea43 2306 	orr.w	r3, r3, r6, lsl #8
 800059e:	78ca      	ldrb	r2, [r1, #3]
 80005a0:	ea43 3385 	orr.w	r3, r3, r5, lsl #14
 80005a4:	ea43 5342 	orr.w	r3, r3, r2, lsl #21
  crc = CRC4_Lookup8[crc ^ (uint8_t)(header         & 0xffU)];
 80005a8:	b2da      	uxtb	r2, r3
 80005aa:	f042 0205 	orr.w	r2, r2, #5
  header &= 0x0fffffffU;
 80005ae:	f023 4170 	bic.w	r1, r3, #4026531840	; 0xf0000000
  crc = CRC4_Lookup8[crc ^ (uint8_t)((header >> 8U) & 0xffU)];
 80005b2:	5ca2      	ldrb	r2, [r4, r2]
  crc = CRC4_Lookup4[crc ^ (uint8_t)((header >> 24U) & 0x0fU)];
 80005b4:	4d15      	ldr	r5, [pc, #84]	; (800060c <ASPEP_sendBeacon+0x84>)
  crc = CRC4_Lookup8[crc ^ (uint8_t)((header >> 8U) & 0xffU)];
 80005b6:	ea82 2211 	eor.w	r2, r2, r1, lsr #8
 80005ba:	b2d2      	uxtb	r2, r2
  crc = CRC4_Lookup8[crc ^ (uint8_t)((header >> 16U) & 0xffU)];
 80005bc:	5ca2      	ldrb	r2, [r4, r2]
 80005be:	ea82 4211 	eor.w	r2, r2, r1, lsr #16
 80005c2:	b2d2      	uxtb	r2, r2
  crc = CRC4_Lookup4[crc ^ (uint8_t)((header >> 24U) & 0x0fU)];
 80005c4:	5ca2      	ldrb	r2, [r4, r2]
 80005c6:	ea82 6211 	eor.w	r2, r2, r1, lsr #24
  *headerPtr |= (uint32_t)crc << 28;
 80005ca:	5caa      	ldrb	r2, [r5, r2]
 80005cc:	ea43 7302 	orr.w	r3, r3, r2, lsl #28
 80005d0:	f043 0305 	orr.w	r3, r3, #5
 80005d4:	6203      	str	r3, [r0, #32]
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80005d6:	b672      	cpsid	i
  {
#endif
    /* Insert CRC header in the packet to send */
    ASPEP_ComputeHeaderCRC((uint32_t *)txBuffer); //cstat !MISRAC2012-Rule-11.5
    __disable_irq(); /*TODO: Disable High frequency task is enough */
    if (NULL == pHandle->lockBuffer) /* Communication Ip free to send data*/
 80005d8:	6c83      	ldr	r3, [r0, #72]	; 0x48
 80005da:	b143      	cbz	r3, 80005ee <ASPEP_sendBeacon+0x66>
  __ASM volatile ("cpsie i" : : : "memory");
 80005dc:	b662      	cpsie	i
          pHandle->syncBuffer.length = bufferLength;
        }
      }
      else if(ASPEP_CTRL == dataType)
      {
        if (pHandle->ctrlBuffer.state != available)
 80005de:	f890 3024 	ldrb.w	r3, [r0, #36]	; 0x24
 80005e2:	b913      	cbnz	r3, 80005ea <ASPEP_sendBeacon+0x62>
        {
          result = ASPEP_BUFFER_ERROR;
        }
        else
        {
          pHandle->ctrlBuffer.state = pending;
 80005e4:	2302      	movs	r3, #2
 80005e6:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
}
 80005ea:	bc70      	pop	{r4, r5, r6}
 80005ec:	4770      	bx	lr
    (void)ASPEP_TXframeProcess(pHandle, ASPEP_CTRL, &pHandle->ctrlBuffer, ASPEP_CTRL_SIZE);
 80005ee:	f100 0120 	add.w	r1, r0, #32
        pHandle->ctrlBuffer.state = readLock;
 80005f2:	2303      	movs	r3, #3
        pHandle->lockBuffer = (void *)&pHandle->ctrlBuffer;
 80005f4:	6481      	str	r1, [r0, #72]	; 0x48
        pHandle->ctrlBuffer.state = readLock;
 80005f6:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
 80005fa:	b662      	cpsie	i
      pHandle->fASPEP_send(pHandle->HWIp, txBuffer, bufferLength);
 80005fc:	2204      	movs	r2, #4
 80005fe:	6d83      	ldr	r3, [r0, #88]	; 0x58
 8000600:	6940      	ldr	r0, [r0, #20]
}
 8000602:	bc70      	pop	{r4, r5, r6}
      pHandle->fASPEP_send(pHandle->HWIp, txBuffer, bufferLength);
 8000604:	4718      	bx	r3
 8000606:	bf00      	nop
 8000608:	080094c0 	.word	0x080094c0
 800060c:	080094b0 	.word	0x080094b0

08000610 <ASPEP_sendPing>:
{
 8000610:	b470      	push	{r4, r5, r6}
              | (uint32_t)((uint32_t)cBit << 5U)
 8000612:	014c      	lsls	r4, r1, #5
    uint8_t Nbit = pHandle->syncPacketCount & 0x1U; /* Keep only LSB */
 8000614:	f890 5060 	ldrb.w	r5, [r0, #96]	; 0x60
    uint8_t ipID = pHandle->liid & 0xFU;
 8000618:	f890 6063 	ldrb.w	r6, [r0, #99]	; 0x63
              | (uint32_t)(((uint32_t) packetNumber) << 12U);
 800061c:	ea44 1401 	orr.w	r4, r4, r1, lsl #4
 8000620:	ea44 3402 	orr.w	r4, r4, r2, lsl #12
              | (uint32_t)((uint32_t)Nbit << 6U)
 8000624:	f005 0201 	and.w	r2, r5, #1
              | (uint32_t)(((uint32_t) packetNumber) << 12U);
 8000628:	ea44 1382 	orr.w	r3, r4, r2, lsl #6
 800062c:	ea43 13c2 	orr.w	r3, r3, r2, lsl #7
              | (uint32_t)((uint32_t)ipID << 8U)
 8000630:	f006 060f 	and.w	r6, r6, #15
              | (uint32_t)(((uint32_t) packetNumber) << 12U);
 8000634:	ea43 2306 	orr.w	r3, r3, r6, lsl #8
  crc = CRC4_Lookup8[crc ^ (uint8_t)(header         & 0xffU)];
 8000638:	b2da      	uxtb	r2, r3
 800063a:	4c16      	ldr	r4, [pc, #88]	; (8000694 <ASPEP_sendPing+0x84>)
  crc = CRC4_Lookup4[crc ^ (uint8_t)((header >> 24U) & 0x0fU)];
 800063c:	4d16      	ldr	r5, [pc, #88]	; (8000698 <ASPEP_sendPing+0x88>)
  crc = CRC4_Lookup8[crc ^ (uint8_t)(header         & 0xffU)];
 800063e:	f042 0206 	orr.w	r2, r2, #6
              | (uint32_t)(((uint32_t) packetNumber) << 12U);
 8000642:	f043 0106 	orr.w	r1, r3, #6
  crc = CRC4_Lookup8[crc ^ (uint8_t)((header >> 8U) & 0xffU)];
 8000646:	5ca2      	ldrb	r2, [r4, r2]
 8000648:	ea82 2213 	eor.w	r2, r2, r3, lsr #8
 800064c:	b2d2      	uxtb	r2, r2
  crc = CRC4_Lookup8[crc ^ (uint8_t)((header >> 16U) & 0xffU)];
 800064e:	5ca2      	ldrb	r2, [r4, r2]
 8000650:	ea82 4213 	eor.w	r2, r2, r3, lsr #16
 8000654:	b2d2      	uxtb	r2, r2
  crc = CRC4_Lookup4[crc ^ (uint8_t)((header >> 24U) & 0x0fU)];
 8000656:	5ca2      	ldrb	r2, [r4, r2]
 8000658:	ea82 6313 	eor.w	r3, r2, r3, lsr #24
  *headerPtr |= (uint32_t)crc << 28;
 800065c:	5ceb      	ldrb	r3, [r5, r3]
 800065e:	ea41 7303 	orr.w	r3, r1, r3, lsl #28
 8000662:	6203      	str	r3, [r0, #32]
  __ASM volatile ("cpsid i" : : : "memory");
 8000664:	b672      	cpsid	i
    if (NULL == pHandle->lockBuffer) /* Communication Ip free to send data*/
 8000666:	6c83      	ldr	r3, [r0, #72]	; 0x48
 8000668:	b143      	cbz	r3, 800067c <ASPEP_sendPing+0x6c>
  __ASM volatile ("cpsie i" : : : "memory");
 800066a:	b662      	cpsie	i
        if (pHandle->ctrlBuffer.state != available)
 800066c:	f890 3024 	ldrb.w	r3, [r0, #36]	; 0x24
 8000670:	b913      	cbnz	r3, 8000678 <ASPEP_sendPing+0x68>
          pHandle->ctrlBuffer.state = pending;
 8000672:	2302      	movs	r3, #2
 8000674:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
}
 8000678:	bc70      	pop	{r4, r5, r6}
 800067a:	4770      	bx	lr
    (void)ASPEP_TXframeProcess(pHandle, ASPEP_CTRL, &pHandle->ctrlBuffer, ASPEP_CTRL_SIZE);
 800067c:	f100 0120 	add.w	r1, r0, #32
        pHandle->ctrlBuffer.state = readLock;
 8000680:	2303      	movs	r3, #3
        pHandle->lockBuffer = (void *)&pHandle->ctrlBuffer;
 8000682:	6481      	str	r1, [r0, #72]	; 0x48
        pHandle->ctrlBuffer.state = readLock;
 8000684:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
 8000688:	b662      	cpsie	i
      pHandle->fASPEP_send(pHandle->HWIp, txBuffer, bufferLength);
 800068a:	2204      	movs	r2, #4
 800068c:	6d83      	ldr	r3, [r0, #88]	; 0x58
 800068e:	6940      	ldr	r0, [r0, #20]
}
 8000690:	bc70      	pop	{r4, r5, r6}
      pHandle->fASPEP_send(pHandle->HWIp, txBuffer, bufferLength);
 8000692:	4718      	bx	r3
 8000694:	080094c0 	.word	0x080094c0
 8000698:	080094b0 	.word	0x080094b0

0800069c <ASPEP_getBuffer>:
    if (MCTL_SYNC == syncAsync)
 800069c:	2a0a      	cmp	r2, #10
{
 800069e:	b410      	push	{r4}
 80006a0:	4603      	mov	r3, r0
    if (MCTL_SYNC == syncAsync)
 80006a2:	d00b      	beq.n	80006bc <ASPEP_getBuffer+0x20>
      if ((pHandle->asyncBufferA.state > writeLock) && (pHandle->asyncBufferB.state > writeLock))
 80006a4:	f890 2036 	ldrb.w	r2, [r0, #54]	; 0x36
 80006a8:	2a01      	cmp	r2, #1
 80006aa:	d921      	bls.n	80006f0 <ASPEP_getBuffer+0x54>
 80006ac:	f890 203e 	ldrb.w	r2, [r0, #62]	; 0x3e
 80006b0:	2a01      	cmp	r2, #1
 80006b2:	d911      	bls.n	80006d8 <ASPEP_getBuffer+0x3c>
        result = false;
 80006b4:	2000      	movs	r0, #0
}
 80006b6:	f85d 4b04 	ldr.w	r4, [sp], #4
 80006ba:	4770      	bx	lr
      if (pHandle->syncBuffer.state <= writeLock) /* Possible values are free or writeLock*/
 80006bc:	f890 202e 	ldrb.w	r2, [r0, #46]	; 0x2e
 80006c0:	2a01      	cmp	r2, #1
 80006c2:	d8f7      	bhi.n	80006b4 <ASPEP_getBuffer+0x18>
        *buffer = &pHandle->syncBuffer.buffer[ASPEP_HEADER_SIZE];
 80006c4:	6a82      	ldr	r2, [r0, #40]	; 0x28
        pHandle->syncBuffer.state = writeLock;
 80006c6:	2401      	movs	r4, #1
        *buffer = &pHandle->syncBuffer.buffer[ASPEP_HEADER_SIZE];
 80006c8:	3204      	adds	r2, #4
 80006ca:	600a      	str	r2, [r1, #0]
        pHandle->syncBuffer.state = writeLock;
 80006cc:	f883 402e 	strb.w	r4, [r3, #46]	; 0x2e
  bool result = true;
 80006d0:	4620      	mov	r0, r4
}
 80006d2:	f85d 4b04 	ldr.w	r4, [sp], #4
 80006d6:	4770      	bx	lr
          *buffer = &pHandle->asyncBufferB.buffer[ASPEP_HEADER_SIZE];
 80006d8:	6b82      	ldr	r2, [r0, #56]	; 0x38
          pHandle->asyncBufferB.state = writeLock;
 80006da:	2001      	movs	r0, #1
          pHandle->lastRequestedAsyncBuff = &pHandle->asyncBufferB;
 80006dc:	f103 0438 	add.w	r4, r3, #56	; 0x38
          pHandle->asyncBufferB.state = writeLock;
 80006e0:	f883 003e 	strb.w	r0, [r3, #62]	; 0x3e
          *buffer = &pHandle->asyncBufferB.buffer[ASPEP_HEADER_SIZE];
 80006e4:	3204      	adds	r2, #4
          pHandle->lastRequestedAsyncBuff = &pHandle->asyncBufferB;
 80006e6:	641c      	str	r4, [r3, #64]	; 0x40
}
 80006e8:	f85d 4b04 	ldr.w	r4, [sp], #4
          *buffer = &pHandle->asyncBufferB.buffer[ASPEP_HEADER_SIZE];
 80006ec:	600a      	str	r2, [r1, #0]
}
 80006ee:	4770      	bx	lr
          *buffer = &pHandle->asyncBufferA.buffer[ASPEP_HEADER_SIZE];
 80006f0:	6b02      	ldr	r2, [r0, #48]	; 0x30
          pHandle->asyncBufferA.state = writeLock;
 80006f2:	2001      	movs	r0, #1
          pHandle->lastRequestedAsyncBuff = &pHandle->asyncBufferA;
 80006f4:	f103 0430 	add.w	r4, r3, #48	; 0x30
          pHandle->asyncBufferA.state = writeLock;
 80006f8:	f883 0036 	strb.w	r0, [r3, #54]	; 0x36
          *buffer = &pHandle->asyncBufferA.buffer[ASPEP_HEADER_SIZE];
 80006fc:	3204      	adds	r2, #4
          pHandle->lastRequestedAsyncBuff = &pHandle->asyncBufferA;
 80006fe:	641c      	str	r4, [r3, #64]	; 0x40
}
 8000700:	f85d 4b04 	ldr.w	r4, [sp], #4
          *buffer = &pHandle->asyncBufferA.buffer[ASPEP_HEADER_SIZE];
 8000704:	600a      	str	r2, [r1, #0]
}
 8000706:	4770      	bx	lr

08000708 <ASPEP_sendPacket>:
{
 8000708:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    if (ASPEP_CONNECTED == pHandle-> ASPEP_State)
 800070a:	f890 4064 	ldrb.w	r4, [r0, #100]	; 0x64
 800070e:	2c02      	cmp	r4, #2
 8000710:	d001      	beq.n	8000716 <ASPEP_sendPacket+0xe>
      result = ASPEP_NOT_CONNECTED;
 8000712:	2002      	movs	r0, #2
}
 8000714:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      *header = tmpHeader;
 8000716:	4605      	mov	r5, r0
      tmpHeader = ((uint32_t)((uint32_t)txDataLengthTemp << (uint32_t)4) | (uint32_t)syncAsync);
 8000718:	ea43 1002 	orr.w	r0, r3, r2, lsl #4
      *header = tmpHeader;
 800071c:	f841 0c04 	str.w	r0, [r1, #-4]
      if (1U == pHandle->Capabilities.DATA_CRC)
 8000720:	f895 006c 	ldrb.w	r0, [r5, #108]	; 0x6c
 8000724:	2801      	cmp	r0, #1
 8000726:	d106      	bne.n	8000736 <ASPEP_sendPacket+0x2e>
        packet[txDataLengthTemp + 1U] = (uint8_t)0xFE; /* Dummy CRC */
 8000728:	1888      	adds	r0, r1, r2
        packet[txDataLengthTemp] = (uint8_t)0xCA; /* Dummy CRC */
 800072a:	24ca      	movs	r4, #202	; 0xca
 800072c:	548c      	strb	r4, [r1, r2]
        txDataLengthTemp += (uint16_t)ASPEP_DATACRC_SIZE;
 800072e:	1c96      	adds	r6, r2, #2
        packet[txDataLengthTemp + 1U] = (uint8_t)0xFE; /* Dummy CRC */
 8000730:	24fe      	movs	r4, #254	; 0xfe
        txDataLengthTemp += (uint16_t)ASPEP_DATACRC_SIZE;
 8000732:	b2b2      	uxth	r2, r6
        packet[txDataLengthTemp + 1U] = (uint8_t)0xFE; /* Dummy CRC */
 8000734:	7044      	strb	r4, [r0, #1]
      if (MCTL_SYNC == syncAsync)
 8000736:	2b0a      	cmp	r3, #10
 8000738:	d103      	bne.n	8000742 <ASPEP_sendPacket+0x3a>
        if (pSupHandle->MCP_PacketAvailable)
 800073a:	7c28      	ldrb	r0, [r5, #16]
 800073c:	b360      	cbz	r0, 8000798 <ASPEP_sendPacket+0x90>
          pSupHandle->MCP_PacketAvailable = false; /* CMD from master is processed*/
 800073e:	2000      	movs	r0, #0
 8000740:	7428      	strb	r0, [r5, #16]
  uint32_t header = *headerPtr;
 8000742:	f851 4c04 	ldr.w	r4, [r1, #-4]
  crc = CRC4_Lookup8[crc ^ (uint8_t)(header         & 0xffU)];
 8000746:	4e31      	ldr	r6, [pc, #196]	; (800080c <ASPEP_sendPacket+0x104>)
  crc = CRC4_Lookup4[crc ^ (uint8_t)((header >> 24U) & 0x0fU)];
 8000748:	f8df c0c4 	ldr.w	ip, [pc, #196]	; 8000810 <ASPEP_sendPacket+0x108>
  crc = CRC4_Lookup8[crc ^ (uint8_t)(header         & 0xffU)];
 800074c:	b2e0      	uxtb	r0, r4
  crc = CRC4_Lookup8[crc ^ (uint8_t)((header >> 8U) & 0xffU)];
 800074e:	f3c4 2707 	ubfx	r7, r4, #8, #8
 8000752:	5c30      	ldrb	r0, [r6, r0]
 8000754:	4047      	eors	r7, r0
  crc = CRC4_Lookup8[crc ^ (uint8_t)((header >> 16U) & 0xffU)];
 8000756:	f3c4 4007 	ubfx	r0, r4, #16, #8
 800075a:	5df7      	ldrb	r7, [r6, r7]
 800075c:	4078      	eors	r0, r7
        result = ASPEP_TXframeProcess(pHandle, syncAsync, header, txDataLengthTemp + (uint16_t)ASPEP_HEADER_SIZE);
 800075e:	3204      	adds	r2, #4
  crc = CRC4_Lookup4[crc ^ (uint8_t)((header >> 24U) & 0x0fU)];
 8000760:	5c30      	ldrb	r0, [r6, r0]
 8000762:	f3c4 6603 	ubfx	r6, r4, #24, #4
 8000766:	4070      	eors	r0, r6
        result = ASPEP_TXframeProcess(pHandle, syncAsync, header, txDataLengthTemp + (uint16_t)ASPEP_HEADER_SIZE);
 8000768:	b292      	uxth	r2, r2
  *headerPtr |= (uint32_t)crc << 28;
 800076a:	f81c 0000 	ldrb.w	r0, [ip, r0]
 800076e:	ea44 7400 	orr.w	r4, r4, r0, lsl #28
 8000772:	f841 4c04 	str.w	r4, [r1, #-4]
      header--; /* Header ues 4*8 bits on top of txBuffer*/
 8000776:	3904      	subs	r1, #4
  __ASM volatile ("cpsid i" : : : "memory");
 8000778:	b672      	cpsid	i
    if (NULL == pHandle->lockBuffer) /* Communication Ip free to send data*/
 800077a:	6ca8      	ldr	r0, [r5, #72]	; 0x48
 800077c:	b1d8      	cbz	r0, 80007b6 <ASPEP_sendPacket+0xae>
  __ASM volatile ("cpsie i" : : : "memory");
 800077e:	b662      	cpsie	i
      if (MCTL_ASYNC == dataType)
 8000780:	2b09      	cmp	r3, #9
 8000782:	d00b      	beq.n	800079c <ASPEP_sendPacket+0x94>
      else if (MCTL_SYNC == dataType)
 8000784:	2b0a      	cmp	r3, #10
 8000786:	d02b      	beq.n	80007e0 <ASPEP_sendPacket+0xd8>
      else if(ASPEP_CTRL == dataType)
 8000788:	bb83      	cbnz	r3, 80007ec <ASPEP_sendPacket+0xe4>
        if (pHandle->ctrlBuffer.state != available)
 800078a:	f895 0024 	ldrb.w	r0, [r5, #36]	; 0x24
 800078e:	bb58      	cbnz	r0, 80007e8 <ASPEP_sendPacket+0xe0>
          pHandle->ctrlBuffer.state = pending;
 8000790:	2302      	movs	r3, #2
 8000792:	f885 3024 	strb.w	r3, [r5, #36]	; 0x24
}
 8000796:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
          result = MCTL_SYNC_NOT_EXPECTED;
 8000798:	2001      	movs	r0, #1
}
 800079a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        if (NULL == pHandle->asyncNextBuffer)
 800079c:	e9d5 3410 	ldrd	r3, r4, [r5, #64]	; 0x40
        if (txBuffer != (uint8_t *)pHandle->lastRequestedAsyncBuff->buffer)
 80007a0:	6818      	ldr	r0, [r3, #0]
          result = ASPEP_BUFFER_ERROR;
 80007a2:	4281      	cmp	r1, r0
 80007a4:	bf14      	ite	ne
 80007a6:	2003      	movne	r0, #3
 80007a8:	2000      	moveq	r0, #0
        if (NULL == pHandle->asyncNextBuffer)
 80007aa:	b36c      	cbz	r4, 8000808 <ASPEP_sendPacket+0x100>
        pHandle->lastRequestedAsyncBuff->state = pending;
 80007ac:	2102      	movs	r1, #2
 80007ae:	7199      	strb	r1, [r3, #6]
        pHandle->lastRequestedAsyncBuff->length = bufferLength;
 80007b0:	6c2b      	ldr	r3, [r5, #64]	; 0x40
 80007b2:	809a      	strh	r2, [r3, #4]
}
 80007b4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if (MCTL_ASYNC == dataType)
 80007b6:	2b09      	cmp	r3, #9
 80007b8:	d020      	beq.n	80007fc <ASPEP_sendPacket+0xf4>
      else if (MCTL_SYNC == dataType)
 80007ba:	2b0a      	cmp	r3, #10
        pHandle->syncBuffer.state = readLock;
 80007bc:	f04f 0003 	mov.w	r0, #3
        pHandle->lockBuffer = (void *) &pHandle->syncBuffer;
 80007c0:	bf0b      	itete	eq
 80007c2:	f105 0328 	addeq.w	r3, r5, #40	; 0x28
        pHandle->lockBuffer = (void *)&pHandle->ctrlBuffer;
 80007c6:	f105 0320 	addne.w	r3, r5, #32
        pHandle->syncBuffer.state = readLock;
 80007ca:	f885 002e 	strbeq.w	r0, [r5, #46]	; 0x2e
        pHandle->ctrlBuffer.state = readLock;
 80007ce:	f885 0024 	strbne.w	r0, [r5, #36]	; 0x24
        pHandle->lockBuffer = (void *)&pHandle->ctrlBuffer;
 80007d2:	64ab      	str	r3, [r5, #72]	; 0x48
 80007d4:	b662      	cpsie	i
      pHandle->fASPEP_send(pHandle->HWIp, txBuffer, bufferLength);
 80007d6:	6dab      	ldr	r3, [r5, #88]	; 0x58
 80007d8:	6968      	ldr	r0, [r5, #20]
 80007da:	4798      	blx	r3
  uint8_t result = ASPEP_OK;
 80007dc:	2000      	movs	r0, #0
}
 80007de:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        if (pHandle -> syncBuffer.state != writeLock)
 80007e0:	f895 302e 	ldrb.w	r3, [r5, #46]	; 0x2e
 80007e4:	2b01      	cmp	r3, #1
 80007e6:	d003      	beq.n	80007f0 <ASPEP_sendPacket+0xe8>
          result = ASPEP_BUFFER_ERROR;
 80007e8:	2003      	movs	r0, #3
}
 80007ea:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  uint8_t result = ASPEP_OK;
 80007ec:	2000      	movs	r0, #0
}
 80007ee:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
          pHandle->syncBuffer.state = pending;
 80007f0:	2302      	movs	r3, #2
 80007f2:	f885 302e 	strb.w	r3, [r5, #46]	; 0x2e
          pHandle->syncBuffer.length = bufferLength;
 80007f6:	85aa      	strh	r2, [r5, #44]	; 0x2c
  uint8_t result = ASPEP_OK;
 80007f8:	2000      	movs	r0, #0
}
 80007fa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        pHandle->lastRequestedAsyncBuff->state = readLock;
 80007fc:	6c2b      	ldr	r3, [r5, #64]	; 0x40
 80007fe:	2003      	movs	r0, #3
 8000800:	7198      	strb	r0, [r3, #6]
        pHandle->lockBuffer = (void *)pHandle->lastRequestedAsyncBuff;
 8000802:	6c2b      	ldr	r3, [r5, #64]	; 0x40
 8000804:	64ab      	str	r3, [r5, #72]	; 0x48
 8000806:	e7e5      	b.n	80007d4 <ASPEP_sendPacket+0xcc>
          pHandle->asyncNextBuffer = pHandle->lastRequestedAsyncBuff;
 8000808:	646b      	str	r3, [r5, #68]	; 0x44
 800080a:	e7cf      	b.n	80007ac <ASPEP_sendPacket+0xa4>
 800080c:	080094c0 	.word	0x080094c0
 8000810:	080094b0 	.word	0x080094b0

08000814 <ASPEP_HWDataTransmittedIT>:
/* ASPEP_HWDataTransmittedIT is called as soon as previous packet transfer is completed */
/* pHandle->lockBuffer is set before packet transmission and is never read here after */
/* therefore, there is no need to protect this ISR against another higher priority ISR (HF Task)*/

void ASPEP_HWDataTransmittedIT(ASPEP_Handle_t *pHandle)
{
 8000814:	b538      	push	{r3, r4, r5, lr}
  }
  else
  {
#endif
    /* First free previous readLock buffer */
    if (pHandle->ctrlBuffer.state == readLock)
 8000816:	f890 3024 	ldrb.w	r3, [r0, #36]	; 0x24
 800081a:	2b03      	cmp	r3, #3
{
 800081c:	4604      	mov	r4, r0
    if (pHandle->ctrlBuffer.state == readLock)
 800081e:	d015      	beq.n	800084c <ASPEP_HWDataTransmittedIT+0x38>
    {
      pHandle->ctrlBuffer.state = available;
    }
    else /* if previous buffer was not ASPEP_CTRL, then the buffer locked is a MCTL_Buff_t */
    {
      MCTL_Buff_t *tempBuff = (MCTL_Buff_t *)pHandle->lockBuffer; //cstat !MISRAC2012-Rule-11.5
 8000820:	6c83      	ldr	r3, [r0, #72]	; 0x48
      tempBuff->state = available;
 8000822:	2200      	movs	r2, #0
 8000824:	719a      	strb	r2, [r3, #6]
    }
    if (pHandle->syncBuffer.state == pending)
 8000826:	f890 302e 	ldrb.w	r3, [r0, #46]	; 0x2e
 800082a:	2b02      	cmp	r3, #2
 800082c:	d015      	beq.n	800085a <ASPEP_HWDataTransmittedIT+0x46>
      pHandle->lockBuffer = (void *)&pHandle->syncBuffer;
      pHandle->fASPEP_send(pHandle->HWIp, pHandle->syncBuffer.buffer, pHandle->syncBuffer.length);
      pHandle->syncBuffer.state = readLock;
    }
    /* Second prepare transfer of pending buffer */
    else if (pHandle->ctrlBuffer.state == pending)
 800082e:	f890 3024 	ldrb.w	r3, [r0, #36]	; 0x24
 8000832:	2b02      	cmp	r3, #2
 8000834:	d11d      	bne.n	8000872 <ASPEP_HWDataTransmittedIT+0x5e>
    {
      pHandle->lockBuffer = (void *)(&pHandle ->ctrlBuffer);
 8000836:	f100 0120 	add.w	r1, r0, #32
      pHandle->fASPEP_send(pHandle ->HWIp, pHandle->ctrlBuffer.buffer, ASPEP_CTRL_SIZE);
 800083a:	6d83      	ldr	r3, [r0, #88]	; 0x58
      pHandle->lockBuffer = (void *)(&pHandle ->ctrlBuffer);
 800083c:	6481      	str	r1, [r0, #72]	; 0x48
      pHandle->fASPEP_send(pHandle ->HWIp, pHandle->ctrlBuffer.buffer, ASPEP_CTRL_SIZE);
 800083e:	2204      	movs	r2, #4
 8000840:	6940      	ldr	r0, [r0, #20]
 8000842:	4798      	blx	r3
      pHandle->ctrlBuffer.state = readLock;
 8000844:	2303      	movs	r3, #3
 8000846:	f884 3024 	strb.w	r3, [r4, #36]	; 0x24
      __enable_irq();
    }
#ifdef NULL_PTR_ASP
  }
#endif
}
 800084a:	bd38      	pop	{r3, r4, r5, pc}
    if (pHandle->syncBuffer.state == pending)
 800084c:	f890 302e 	ldrb.w	r3, [r0, #46]	; 0x2e
      pHandle->ctrlBuffer.state = available;
 8000850:	2200      	movs	r2, #0
    if (pHandle->syncBuffer.state == pending)
 8000852:	2b02      	cmp	r3, #2
      pHandle->ctrlBuffer.state = available;
 8000854:	f880 2024 	strb.w	r2, [r0, #36]	; 0x24
    if (pHandle->syncBuffer.state == pending)
 8000858:	d10b      	bne.n	8000872 <ASPEP_HWDataTransmittedIT+0x5e>
      pHandle->lockBuffer = (void *)&pHandle->syncBuffer;
 800085a:	f104 0328 	add.w	r3, r4, #40	; 0x28
 800085e:	64a3      	str	r3, [r4, #72]	; 0x48
      pHandle->fASPEP_send(pHandle->HWIp, pHandle->syncBuffer.buffer, pHandle->syncBuffer.length);
 8000860:	8da2      	ldrh	r2, [r4, #44]	; 0x2c
 8000862:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8000864:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 8000866:	6960      	ldr	r0, [r4, #20]
 8000868:	4798      	blx	r3
      pHandle->syncBuffer.state = readLock;
 800086a:	2303      	movs	r3, #3
 800086c:	f884 302e 	strb.w	r3, [r4, #46]	; 0x2e
}
 8000870:	bd38      	pop	{r3, r4, r5, pc}
  __ASM volatile ("cpsid i" : : : "memory");
 8000872:	b672      	cpsid	i
      if (pHandle->asyncNextBuffer != NULL)
 8000874:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8000876:	b1d3      	cbz	r3, 80008ae <ASPEP_HWDataTransmittedIT+0x9a>
        pHandle->asyncNextBuffer->state = readLock;
 8000878:	2203      	movs	r2, #3
        pHandle->lockBuffer = (void *)pHandle->asyncNextBuffer;
 800087a:	64a3      	str	r3, [r4, #72]	; 0x48
        pHandle->asyncNextBuffer->state = readLock;
 800087c:	719a      	strb	r2, [r3, #6]
        pHandle->fASPEP_send(pHandle ->HWIp, pHandle->asyncNextBuffer->buffer, pHandle->asyncNextBuffer->length);
 800087e:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8000880:	6da5      	ldr	r5, [r4, #88]	; 0x58
 8000882:	889a      	ldrh	r2, [r3, #4]
 8000884:	6819      	ldr	r1, [r3, #0]
 8000886:	6960      	ldr	r0, [r4, #20]
 8000888:	47a8      	blx	r5
        if ((pHandle->asyncBufferA.state == pending) || (pHandle->asyncBufferB.state == pending))
 800088a:	f894 3036 	ldrb.w	r3, [r4, #54]	; 0x36
 800088e:	2b02      	cmp	r3, #2
 8000890:	d007      	beq.n	80008a2 <ASPEP_HWDataTransmittedIT+0x8e>
 8000892:	f894 303e 	ldrb.w	r3, [r4, #62]	; 0x3e
 8000896:	2b02      	cmp	r3, #2
 8000898:	d003      	beq.n	80008a2 <ASPEP_HWDataTransmittedIT+0x8e>
          pHandle->asyncNextBuffer = NULL;
 800089a:	2300      	movs	r3, #0
 800089c:	6463      	str	r3, [r4, #68]	; 0x44
  __ASM volatile ("cpsie i" : : : "memory");
 800089e:	b662      	cpsie	i
}
 80008a0:	bd38      	pop	{r3, r4, r5, pc}
          uint32_t temp = (uint32_t)&pHandle->asyncBufferA + (uint32_t)&pHandle->asyncBufferB
 80008a2:	6c62      	ldr	r2, [r4, #68]	; 0x44
 80008a4:	0063      	lsls	r3, r4, #1
 80008a6:	3368      	adds	r3, #104	; 0x68
 80008a8:	1a9b      	subs	r3, r3, r2
          pHandle->asyncNextBuffer = (MCTL_Buff_t *) temp; //cstat !MISRAC2012-Rule-11.4
 80008aa:	6463      	str	r3, [r4, #68]	; 0x44
        {
 80008ac:	e7f7      	b.n	800089e <ASPEP_HWDataTransmittedIT+0x8a>
        pHandle->lockBuffer = NULL;
 80008ae:	64a3      	str	r3, [r4, #72]	; 0x48
 80008b0:	e7f5      	b.n	800089e <ASPEP_HWDataTransmittedIT+0x8a>
 80008b2:	bf00      	nop

080008b4 <ASPEP_RXframeProcess>:
    uint32_t packetHeader = *((uint32_t *)pHandle->rxHeader); //cstat !MISRAC2012-Rule-11.3
    uint16_t packetNumber;
    bool validCRCData = true;

    *packetLength = 0;
    if (pHandle->NewPacketAvailable)
 80008b4:	f890 3061 	ldrb.w	r3, [r0, #97]	; 0x61
    uint32_t packetHeader = *((uint32_t *)pHandle->rxHeader); //cstat !MISRAC2012-Rule-11.3
 80008b8:	69c2      	ldr	r2, [r0, #28]
{
 80008ba:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    *packetLength = 0;
 80008be:	2500      	movs	r5, #0
{
 80008c0:	4604      	mov	r4, r0
    *packetLength = 0;
 80008c2:	800d      	strh	r5, [r1, #0]
    if (pHandle->NewPacketAvailable)
 80008c4:	b193      	cbz	r3, 80008ec <ASPEP_RXframeProcess+0x38>
    {
      pHandle->NewPacketAvailable = false; /* Consumes new packet*/
      switch (pHandle->ASPEP_State)
 80008c6:	f890 6064 	ldrb.w	r6, [r0, #100]	; 0x64
      pHandle->NewPacketAvailable = false; /* Consumes new packet*/
 80008ca:	f880 5061 	strb.w	r5, [r0, #97]	; 0x61
      switch (pHandle->ASPEP_State)
 80008ce:	2e01      	cmp	r6, #1
 80008d0:	d054      	beq.n	800097c <ASPEP_RXframeProcess+0xc8>
 80008d2:	2e02      	cmp	r6, #2
 80008d4:	d03e      	beq.n	8000954 <ASPEP_RXframeProcess+0xa0>
 80008d6:	2e00      	cmp	r6, #0
 80008d8:	d033      	beq.n	8000942 <ASPEP_RXframeProcess+0x8e>

        default:
          break;
      }
      /* The valid received packet is now safely consumes, we are ready to receive a new packet */
      pHandle->fASPEP_receive(pHandle->HWIp, pHandle->rxHeader, ASPEP_HEADER_SIZE);
 80008da:	6d63      	ldr	r3, [r4, #84]	; 0x54
 80008dc:	6960      	ldr	r0, [r4, #20]
 80008de:	2204      	movs	r2, #4
 80008e0:	f104 011c 	add.w	r1, r4, #28
 80008e4:	4798      	blx	r3
    }
#ifdef NULL_PTR_ASP
  }
#endif
  return (result);
}
 80008e6:	4628      	mov	r0, r5
 80008e8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    else if (pHandle->badPacketFlag > ASPEP_OK)
 80008ec:	f890 5062 	ldrb.w	r5, [r0, #98]	; 0x62
 80008f0:	2d00      	cmp	r5, #0
 80008f2:	d0f8      	beq.n	80008e6 <ASPEP_RXframeProcess+0x32>
  *packet = NACK | (uint32_t)(((uint32_t) errorInfo) << 8U) | (uint32_t)(((uint32_t) errorInfo) << 16U);
 80008f4:	042b      	lsls	r3, r5, #16
 80008f6:	ea43 2505 	orr.w	r5, r3, r5, lsl #8
  crc = CRC4_Lookup8[crc ^ (uint8_t)((header >> 8U) & 0xffU)];
 80008fa:	f3c5 2307 	ubfx	r3, r5, #8, #8
 80008fe:	4a94      	ldr	r2, [pc, #592]	; (8000b50 <ASPEP_RXframeProcess+0x29c>)
  crc = CRC4_Lookup4[crc ^ (uint8_t)((header >> 24U) & 0x0fU)];
 8000900:	4994      	ldr	r1, [pc, #592]	; (8000b54 <ASPEP_RXframeProcess+0x2a0>)
  crc = CRC4_Lookup8[crc ^ (uint8_t)((header >> 8U) & 0xffU)];
 8000902:	f083 0309 	eor.w	r3, r3, #9
  crc = CRC4_Lookup8[crc ^ (uint8_t)((header >> 16U) & 0xffU)];
 8000906:	5cd3      	ldrb	r3, [r2, r3]
 8000908:	ea83 4315 	eor.w	r3, r3, r5, lsr #16
  *packet = NACK | (uint32_t)(((uint32_t) errorInfo) << 8U) | (uint32_t)(((uint32_t) errorInfo) << 16U);
 800090c:	f045 050f 	orr.w	r5, r5, #15
  crc = CRC4_Lookup4[crc ^ (uint8_t)((header >> 24U) & 0x0fU)];
 8000910:	5cd3      	ldrb	r3, [r2, r3]
  *headerPtr |= (uint32_t)crc << 28;
 8000912:	5ccb      	ldrb	r3, [r1, r3]
 8000914:	ea45 7503 	orr.w	r5, r5, r3, lsl #28
 8000918:	6205      	str	r5, [r0, #32]
  __ASM volatile ("cpsid i" : : : "memory");
 800091a:	b672      	cpsid	i
    if (NULL == pHandle->lockBuffer) /* Communication Ip free to send data*/
 800091c:	6c83      	ldr	r3, [r0, #72]	; 0x48
 800091e:	2b00      	cmp	r3, #0
 8000920:	d03a      	beq.n	8000998 <ASPEP_RXframeProcess+0xe4>
  __ASM volatile ("cpsie i" : : : "memory");
 8000922:	b662      	cpsie	i
        if (pHandle->ctrlBuffer.state != available)
 8000924:	f890 3024 	ldrb.w	r3, [r0, #36]	; 0x24
 8000928:	b913      	cbnz	r3, 8000930 <ASPEP_RXframeProcess+0x7c>
          pHandle->ctrlBuffer.state = pending;
 800092a:	2302      	movs	r3, #2
 800092c:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
      pHandle->badPacketFlag = ASPEP_OK;
 8000930:	2500      	movs	r5, #0
      pHandle->fASPEP_HWSync(pHandle->HWIp);
 8000932:	6960      	ldr	r0, [r4, #20]
 8000934:	6d23      	ldr	r3, [r4, #80]	; 0x50
      pHandle->badPacketFlag = ASPEP_OK;
 8000936:	f884 5062 	strb.w	r5, [r4, #98]	; 0x62
      pHandle->fASPEP_HWSync(pHandle->HWIp);
 800093a:	4798      	blx	r3
}
 800093c:	4628      	mov	r0, r5
 800093e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
          if (BEACON == pHandle->rxPacketType)
 8000942:	6e83      	ldr	r3, [r0, #104]	; 0x68
 8000944:	2b05      	cmp	r3, #5
 8000946:	f000 8095 	beq.w	8000a74 <ASPEP_RXframeProcess+0x1c0>
          else if (PING == pHandle->rxPacketType)
 800094a:	2b06      	cmp	r3, #6
 800094c:	f000 80d5 	beq.w	8000afa <ASPEP_RXframeProcess+0x246>
  uint8_t *result = NULL;
 8000950:	4635      	mov	r5, r6
 8000952:	e7c2      	b.n	80008da <ASPEP_RXframeProcess+0x26>
          if (BEACON == pHandle->rxPacketType)
 8000954:	6e83      	ldr	r3, [r0, #104]	; 0x68
 8000956:	2b05      	cmp	r3, #5
 8000958:	d05f      	beq.n	8000a1a <ASPEP_RXframeProcess+0x166>
          else if (PING == pHandle->rxPacketType)
 800095a:	2b06      	cmp	r3, #6
 800095c:	f000 80d4 	beq.w	8000b08 <ASPEP_RXframeProcess+0x254>
          else if (DATA_PACKET == pHandle->rxPacketType)
 8000960:	2b09      	cmp	r3, #9
 8000962:	d1ba      	bne.n	80008da <ASPEP_RXframeProcess+0x26>
              pHandle->syncPacketCount++; /* this counter is incremented at each valid data packet received from master */
 8000964:	f890 3060 	ldrb.w	r3, [r0, #96]	; 0x60
              *packetLength = pHandle->rxLength;
 8000968:	f8b0 205c 	ldrh.w	r2, [r0, #92]	; 0x5c
              result = pHandle->rxBuffer;
 800096c:	6985      	ldr	r5, [r0, #24]
              pHandle->syncPacketCount++; /* this counter is incremented at each valid data packet received from master */
 800096e:	3301      	adds	r3, #1
              pSupHandle->MCP_PacketAvailable = true; /* Will be consumed in ASPEP_sendPacket */
 8000970:	2001      	movs	r0, #1
              pHandle->syncPacketCount++; /* this counter is incremented at each valid data packet received from master */
 8000972:	f884 3060 	strb.w	r3, [r4, #96]	; 0x60
              pSupHandle->MCP_PacketAvailable = true; /* Will be consumed in ASPEP_sendPacket */
 8000976:	7420      	strb	r0, [r4, #16]
              *packetLength = pHandle->rxLength;
 8000978:	800a      	strh	r2, [r1, #0]
              result = pHandle->rxBuffer;
 800097a:	e7ae      	b.n	80008da <ASPEP_RXframeProcess+0x26>
          if (BEACON == pHandle->rxPacketType)
 800097c:	6e83      	ldr	r3, [r0, #104]	; 0x68
 800097e:	2b05      	cmp	r3, #5
 8000980:	d016      	beq.n	80009b0 <ASPEP_RXframeProcess+0xfc>
          else if (PING == pHandle->rxPacketType)
 8000982:	2b06      	cmp	r3, #6
 8000984:	d1a9      	bne.n	80008da <ASPEP_RXframeProcess+0x26>
            ASPEP_sendPing(pHandle, ASPEP_PING_CFG, packetNumber);
 8000986:	f3c2 320f 	ubfx	r2, r2, #12, #16
 800098a:	4631      	mov	r1, r6
 800098c:	f7ff fe40 	bl	8000610 <ASPEP_sendPing>
            pHandle->ASPEP_State = ASPEP_CONNECTED;
 8000990:	2302      	movs	r3, #2
 8000992:	f884 3064 	strb.w	r3, [r4, #100]	; 0x64
 8000996:	e7a0      	b.n	80008da <ASPEP_RXframeProcess+0x26>
  (void)ASPEP_TXframeProcess(pHandle, ASPEP_CTRL, &pHandle->ctrlBuffer, ASPEP_CTRL_SIZE);
 8000998:	f100 0120 	add.w	r1, r0, #32
        pHandle->ctrlBuffer.state = readLock;
 800099c:	2303      	movs	r3, #3
        pHandle->lockBuffer = (void *)&pHandle->ctrlBuffer;
 800099e:	6481      	str	r1, [r0, #72]	; 0x48
        pHandle->ctrlBuffer.state = readLock;
 80009a0:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
 80009a4:	b662      	cpsie	i
      pHandle->fASPEP_send(pHandle->HWIp, txBuffer, bufferLength);
 80009a6:	2204      	movs	r2, #4
 80009a8:	6d83      	ldr	r3, [r0, #88]	; 0x58
 80009aa:	6940      	ldr	r0, [r0, #20]
 80009ac:	4798      	blx	r3
 80009ae:	e7bf      	b.n	8000930 <ASPEP_RXframeProcess+0x7c>
  MasterCapabilities.DATA_CRC = pHandle->rxHeader[0] >> 7U ;      /*Bit 7 */
 80009b0:	7f03      	ldrb	r3, [r0, #28]
  pHandle->Capabilities.DATA_CRC = MIN(pHandle->Capabilities.DATA_CRC ,MasterCapabilities.DATA_CRC);
 80009b2:	f894 506c 	ldrb.w	r5, [r4, #108]	; 0x6c
  MasterCapabilities.RX_maxSize =  pHandle->rxHeader[1] &0x3FU; /*Bits 8 to  13*/
 80009b6:	7f40      	ldrb	r0, [r0, #29]
  pHandle->Capabilities.RX_maxSize = MIN(pHandle->Capabilities.RX_maxSize, MasterCapabilities.RX_maxSize);
 80009b8:	f894 106d 	ldrb.w	r1, [r4, #109]	; 0x6d
  pHandle->Capabilities.TXS_maxSize = MIN(pHandle->Capabilities.TXS_maxSize, MasterCapabilities.TXS_maxSize);
 80009bc:	f894 606e 	ldrb.w	r6, [r4, #110]	; 0x6e
  pHandle->Capabilities.TXA_maxSize = MIN(pHandle->Capabilities.TXA_maxSize, MasterCapabilities.TXA_maxSize);
 80009c0:	f894 c06f 	ldrb.w	ip, [r4, #111]	; 0x6f
  MasterCapabilities.DATA_CRC = pHandle->rxHeader[0] >> 7U ;      /*Bit 7 */
 80009c4:	09db      	lsrs	r3, r3, #7
  MasterCapabilities.RX_maxSize =  pHandle->rxHeader[1] &0x3FU; /*Bits 8 to  13*/
 80009c6:	f000 003f 	and.w	r0, r0, #63	; 0x3f
  pHandle->Capabilities.DATA_CRC = MIN(pHandle->Capabilities.DATA_CRC ,MasterCapabilities.DATA_CRC);
 80009ca:	42ab      	cmp	r3, r5
 80009cc:	4698      	mov	r8, r3
  MasterCapabilities.TXS_maxSize = (uint8_t)((packetHeader&0x01FC000U)  >> 14); /*Bits 14 to 20 */
 80009ce:	f3c2 3786 	ubfx	r7, r2, #14, #7
  pHandle->Capabilities.DATA_CRC = MIN(pHandle->Capabilities.DATA_CRC ,MasterCapabilities.DATA_CRC);
 80009d2:	bf28      	it	cs
 80009d4:	46a8      	movcs	r8, r5
  pHandle->Capabilities.RX_maxSize = MIN(pHandle->Capabilities.RX_maxSize, MasterCapabilities.RX_maxSize);
 80009d6:	4281      	cmp	r1, r0
  MasterCapabilities.TXA_maxSize = (uint8_t)((packetHeader&0xFE00000U) >> 21); /*Bits 21 to 27  */
 80009d8:	f3c2 5e46 	ubfx	lr, r2, #21, #7
  pHandle->Capabilities.RX_maxSize = MIN(pHandle->Capabilities.RX_maxSize, MasterCapabilities.RX_maxSize);
 80009dc:	bf28      	it	cs
 80009de:	4601      	movcs	r1, r0
  pHandle->Capabilities.TXS_maxSize = MIN(pHandle->Capabilities.TXS_maxSize, MasterCapabilities.TXS_maxSize);
 80009e0:	42b7      	cmp	r7, r6
 80009e2:	46b9      	mov	r9, r7
 80009e4:	bf28      	it	cs
 80009e6:	46b1      	movcs	r9, r6
  pHandle->Capabilities.TXA_maxSize = MIN(pHandle->Capabilities.TXA_maxSize, MasterCapabilities.TXA_maxSize);
 80009e8:	45e6      	cmp	lr, ip
  pHandle->Capabilities.DATA_CRC = MIN(pHandle->Capabilities.DATA_CRC ,MasterCapabilities.DATA_CRC);
 80009ea:	f884 806c 	strb.w	r8, [r4, #108]	; 0x6c
  pHandle->Capabilities.TXA_maxSize = MIN(pHandle->Capabilities.TXA_maxSize, MasterCapabilities.TXA_maxSize);
 80009ee:	46f0      	mov	r8, lr
 80009f0:	bf28      	it	cs
 80009f2:	46e0      	movcs	r8, ip
  if ((MasterCapabilities.DATA_CRC != pHandle->Capabilities.DATA_CRC)
 80009f4:	42ab      	cmp	r3, r5
  pHandle->Capabilities.RX_maxSize = MIN(pHandle->Capabilities.RX_maxSize, MasterCapabilities.RX_maxSize);
 80009f6:	f884 106d 	strb.w	r1, [r4, #109]	; 0x6d
  pHandle->Capabilities.TXS_maxSize = MIN(pHandle->Capabilities.TXS_maxSize, MasterCapabilities.TXS_maxSize);
 80009fa:	f884 906e 	strb.w	r9, [r4, #110]	; 0x6e
  pHandle->Capabilities.TXA_maxSize = MIN(pHandle->Capabilities.TXA_maxSize, MasterCapabilities.TXA_maxSize);
 80009fe:	f884 806f 	strb.w	r8, [r4, #111]	; 0x6f
  if ((MasterCapabilities.DATA_CRC != pHandle->Capabilities.DATA_CRC)
 8000a02:	f240 8086 	bls.w	8000b12 <ASPEP_RXframeProcess+0x25e>
              pHandle->ASPEP_State = ASPEP_IDLE;
 8000a06:	2300      	movs	r3, #0
 8000a08:	f884 3064 	strb.w	r3, [r4, #100]	; 0x64
            ASPEP_sendBeacon(pHandle, &pHandle->Capabilities);
 8000a0c:	f104 016c 	add.w	r1, r4, #108	; 0x6c
 8000a10:	4620      	mov	r0, r4
 8000a12:	f7ff fdb9 	bl	8000588 <ASPEP_sendBeacon>
  uint8_t *result = NULL;
 8000a16:	2500      	movs	r5, #0
 8000a18:	e75f      	b.n	80008da <ASPEP_RXframeProcess+0x26>
  MasterCapabilities.DATA_CRC = pHandle->rxHeader[0] >> 7U ;      /*Bit 7 */
 8000a1a:	7f03      	ldrb	r3, [r0, #28]
  pHandle->Capabilities.DATA_CRC = MIN(pHandle->Capabilities.DATA_CRC ,MasterCapabilities.DATA_CRC);
 8000a1c:	f894 606c 	ldrb.w	r6, [r4, #108]	; 0x6c
  MasterCapabilities.RX_maxSize =  pHandle->rxHeader[1] &0x3FU; /*Bits 8 to  13*/
 8000a20:	7f40      	ldrb	r0, [r0, #29]
  pHandle->Capabilities.RX_maxSize = MIN(pHandle->Capabilities.RX_maxSize, MasterCapabilities.RX_maxSize);
 8000a22:	f894 106d 	ldrb.w	r1, [r4, #109]	; 0x6d
  pHandle->Capabilities.TXS_maxSize = MIN(pHandle->Capabilities.TXS_maxSize, MasterCapabilities.TXS_maxSize);
 8000a26:	f894 706e 	ldrb.w	r7, [r4, #110]	; 0x6e
  pHandle->Capabilities.TXA_maxSize = MIN(pHandle->Capabilities.TXA_maxSize, MasterCapabilities.TXA_maxSize);
 8000a2a:	f894 e06f 	ldrb.w	lr, [r4, #111]	; 0x6f
  MasterCapabilities.DATA_CRC = pHandle->rxHeader[0] >> 7U ;      /*Bit 7 */
 8000a2e:	09db      	lsrs	r3, r3, #7
  MasterCapabilities.RX_maxSize =  pHandle->rxHeader[1] &0x3FU; /*Bits 8 to  13*/
 8000a30:	f000 003f 	and.w	r0, r0, #63	; 0x3f
  pHandle->Capabilities.DATA_CRC = MIN(pHandle->Capabilities.DATA_CRC ,MasterCapabilities.DATA_CRC);
 8000a34:	42b3      	cmp	r3, r6
 8000a36:	4699      	mov	r9, r3
  MasterCapabilities.TXS_maxSize = (uint8_t)((packetHeader&0x01FC000U)  >> 14); /*Bits 14 to 20 */
 8000a38:	f3c2 3c86 	ubfx	ip, r2, #14, #7
  pHandle->Capabilities.DATA_CRC = MIN(pHandle->Capabilities.DATA_CRC ,MasterCapabilities.DATA_CRC);
 8000a3c:	bf28      	it	cs
 8000a3e:	46b1      	movcs	r9, r6
  pHandle->Capabilities.RX_maxSize = MIN(pHandle->Capabilities.RX_maxSize, MasterCapabilities.RX_maxSize);
 8000a40:	4281      	cmp	r1, r0
  MasterCapabilities.TXA_maxSize = (uint8_t)((packetHeader&0xFE00000U) >> 21); /*Bits 21 to 27  */
 8000a42:	f3c2 5846 	ubfx	r8, r2, #21, #7
  pHandle->Capabilities.RX_maxSize = MIN(pHandle->Capabilities.RX_maxSize, MasterCapabilities.RX_maxSize);
 8000a46:	bf28      	it	cs
 8000a48:	4601      	movcs	r1, r0
  pHandle->Capabilities.TXS_maxSize = MIN(pHandle->Capabilities.TXS_maxSize, MasterCapabilities.TXS_maxSize);
 8000a4a:	45bc      	cmp	ip, r7
 8000a4c:	46e2      	mov	sl, ip
 8000a4e:	bf28      	it	cs
 8000a50:	46ba      	movcs	sl, r7
  pHandle->Capabilities.TXA_maxSize = MIN(pHandle->Capabilities.TXA_maxSize, MasterCapabilities.TXA_maxSize);
 8000a52:	45f0      	cmp	r8, lr
  pHandle->Capabilities.DATA_CRC = MIN(pHandle->Capabilities.DATA_CRC ,MasterCapabilities.DATA_CRC);
 8000a54:	f884 906c 	strb.w	r9, [r4, #108]	; 0x6c
  pHandle->Capabilities.TXA_maxSize = MIN(pHandle->Capabilities.TXA_maxSize, MasterCapabilities.TXA_maxSize);
 8000a58:	46c1      	mov	r9, r8
 8000a5a:	bf28      	it	cs
 8000a5c:	46f1      	movcs	r9, lr
  if ((MasterCapabilities.DATA_CRC != pHandle->Capabilities.DATA_CRC)
 8000a5e:	42b3      	cmp	r3, r6
  pHandle->Capabilities.RX_maxSize = MIN(pHandle->Capabilities.RX_maxSize, MasterCapabilities.RX_maxSize);
 8000a60:	f884 106d 	strb.w	r1, [r4, #109]	; 0x6d
  pHandle->Capabilities.TXS_maxSize = MIN(pHandle->Capabilities.TXS_maxSize, MasterCapabilities.TXS_maxSize);
 8000a64:	f884 a06e 	strb.w	sl, [r4, #110]	; 0x6e
  pHandle->Capabilities.TXA_maxSize = MIN(pHandle->Capabilities.TXA_maxSize, MasterCapabilities.TXA_maxSize);
 8000a68:	f884 906f 	strb.w	r9, [r4, #111]	; 0x6f
  if ((MasterCapabilities.DATA_CRC != pHandle->Capabilities.DATA_CRC)
 8000a6c:	d962      	bls.n	8000b34 <ASPEP_RXframeProcess+0x280>
 8000a6e:	f884 5064 	strb.w	r5, [r4, #100]	; 0x64
 8000a72:	e7cb      	b.n	8000a0c <ASPEP_RXframeProcess+0x158>
  MasterCapabilities.DATA_CRC = pHandle->rxHeader[0] >> 7U ;      /*Bit 7 */
 8000a74:	7f03      	ldrb	r3, [r0, #28]
  pHandle->Capabilities.DATA_CRC = MIN(pHandle->Capabilities.DATA_CRC ,MasterCapabilities.DATA_CRC);
 8000a76:	f890 706c 	ldrb.w	r7, [r0, #108]	; 0x6c
  MasterCapabilities.RX_maxSize =  pHandle->rxHeader[1] &0x3FU; /*Bits 8 to  13*/
 8000a7a:	7f45      	ldrb	r5, [r0, #29]
  pHandle->Capabilities.RX_maxSize = MIN(pHandle->Capabilities.RX_maxSize, MasterCapabilities.RX_maxSize);
 8000a7c:	f890 106d 	ldrb.w	r1, [r0, #109]	; 0x6d
  pHandle->Capabilities.TXS_maxSize = MIN(pHandle->Capabilities.TXS_maxSize, MasterCapabilities.TXS_maxSize);
 8000a80:	f890 c06e 	ldrb.w	ip, [r0, #110]	; 0x6e
  pHandle->Capabilities.TXA_maxSize = MIN(pHandle->Capabilities.TXA_maxSize, MasterCapabilities.TXA_maxSize);
 8000a84:	f890 806f 	ldrb.w	r8, [r0, #111]	; 0x6f
  MasterCapabilities.DATA_CRC = pHandle->rxHeader[0] >> 7U ;      /*Bit 7 */
 8000a88:	09db      	lsrs	r3, r3, #7
  MasterCapabilities.RX_maxSize =  pHandle->rxHeader[1] &0x3FU; /*Bits 8 to  13*/
 8000a8a:	f005 053f 	and.w	r5, r5, #63	; 0x3f
  pHandle->Capabilities.DATA_CRC = MIN(pHandle->Capabilities.DATA_CRC ,MasterCapabilities.DATA_CRC);
 8000a8e:	42bb      	cmp	r3, r7
  MasterCapabilities.TXS_maxSize = (uint8_t)((packetHeader&0x01FC000U)  >> 14); /*Bits 14 to 20 */
 8000a90:	f3c2 3e86 	ubfx	lr, r2, #14, #7
  pHandle->Capabilities.DATA_CRC = MIN(pHandle->Capabilities.DATA_CRC ,MasterCapabilities.DATA_CRC);
 8000a94:	469a      	mov	sl, r3
 8000a96:	bf28      	it	cs
 8000a98:	46ba      	movcs	sl, r7
  pHandle->Capabilities.RX_maxSize = MIN(pHandle->Capabilities.RX_maxSize, MasterCapabilities.RX_maxSize);
 8000a9a:	42a9      	cmp	r1, r5
  MasterCapabilities.TXA_maxSize = (uint8_t)((packetHeader&0xFE00000U) >> 21); /*Bits 21 to 27  */
 8000a9c:	f3c2 5946 	ubfx	r9, r2, #21, #7
  pHandle->Capabilities.RX_maxSize = MIN(pHandle->Capabilities.RX_maxSize, MasterCapabilities.RX_maxSize);
 8000aa0:	bf28      	it	cs
 8000aa2:	4629      	movcs	r1, r5
  pHandle->Capabilities.TXS_maxSize = MIN(pHandle->Capabilities.TXS_maxSize, MasterCapabilities.TXS_maxSize);
 8000aa4:	45e6      	cmp	lr, ip
 8000aa6:	4670      	mov	r0, lr
 8000aa8:	bf28      	it	cs
 8000aaa:	4660      	movcs	r0, ip
  pHandle->Capabilities.TXA_maxSize = MIN(pHandle->Capabilities.TXA_maxSize, MasterCapabilities.TXA_maxSize);
 8000aac:	45c1      	cmp	r9, r8
 8000aae:	464e      	mov	r6, r9
 8000ab0:	bf28      	it	cs
 8000ab2:	4646      	movcs	r6, r8
  if ((MasterCapabilities.DATA_CRC != pHandle->Capabilities.DATA_CRC)
 8000ab4:	42bb      	cmp	r3, r7
  pHandle->Capabilities.DATA_CRC = MIN(pHandle->Capabilities.DATA_CRC ,MasterCapabilities.DATA_CRC);
 8000ab6:	f884 a06c 	strb.w	sl, [r4, #108]	; 0x6c
  pHandle->Capabilities.RX_maxSize = MIN(pHandle->Capabilities.RX_maxSize, MasterCapabilities.RX_maxSize);
 8000aba:	f884 106d 	strb.w	r1, [r4, #109]	; 0x6d
  pHandle->Capabilities.TXS_maxSize = MIN(pHandle->Capabilities.TXS_maxSize, MasterCapabilities.TXS_maxSize);
 8000abe:	f884 006e 	strb.w	r0, [r4, #110]	; 0x6e
  pHandle->Capabilities.TXA_maxSize = MIN(pHandle->Capabilities.TXA_maxSize, MasterCapabilities.TXA_maxSize);
 8000ac2:	f884 606f 	strb.w	r6, [r4, #111]	; 0x6f
  if ((MasterCapabilities.DATA_CRC != pHandle->Capabilities.DATA_CRC)
 8000ac6:	d8a1      	bhi.n	8000a0c <ASPEP_RXframeProcess+0x158>
   || (MasterCapabilities.RX_maxSize > pHandle->Capabilities.RX_maxSize)
 8000ac8:	428d      	cmp	r5, r1
 8000aca:	d89f      	bhi.n	8000a0c <ASPEP_RXframeProcess+0x158>
   || (pHandle->Capabilities.TXS_maxSize != MasterCapabilities.TXS_maxSize )
 8000acc:	45e6      	cmp	lr, ip
 8000ace:	d89d      	bhi.n	8000a0c <ASPEP_RXframeProcess+0x158>
   || (pHandle->Capabilities.TXA_maxSize != MasterCapabilities.TXA_maxSize )
 8000ad0:	45c1      	cmp	r9, r8
 8000ad2:	d89b      	bhi.n	8000a0c <ASPEP_RXframeProcess+0x158>
   || (MasterCapabilities.version != pHandle->Capabilities.version) )
 8000ad4:	f894 5070 	ldrb.w	r5, [r4, #112]	; 0x70
 8000ad8:	f3c2 1302 	ubfx	r3, r2, #4, #3
 8000adc:	429d      	cmp	r5, r3
 8000ade:	d195      	bne.n	8000a0c <ASPEP_RXframeProcess+0x158>
              pHandle->maxRXPayload = (pHandle->Capabilities.RX_maxSize + (uint16_t)1U) * (uint16_t)32U;
 8000ae0:	1c4b      	adds	r3, r1, #1
              pSupHandle->txSyncMaxPayload = (pHandle->Capabilities.TXS_maxSize + (uint16_t)1U) * (uint16_t)32U;
 8000ae2:	1c42      	adds	r2, r0, #1
 8000ae4:	0152      	lsls	r2, r2, #5
              pHandle->maxRXPayload = (pHandle->Capabilities.RX_maxSize + (uint16_t)1U) * (uint16_t)32U;
 8000ae6:	015b      	lsls	r3, r3, #5
              pSupHandle->txAsyncMaxPayload = (pHandle->Capabilities.TXA_maxSize) * (uint16_t)64U;
 8000ae8:	01b6      	lsls	r6, r6, #6
              pHandle->ASPEP_State = ASPEP_CONFIGURED;
 8000aea:	2101      	movs	r1, #1
              pSupHandle->txSyncMaxPayload = (pHandle->Capabilities.TXS_maxSize + (uint16_t)1U) * (uint16_t)32U;
 8000aec:	81a2      	strh	r2, [r4, #12]
              pHandle->maxRXPayload = (pHandle->Capabilities.RX_maxSize + (uint16_t)1U) * (uint16_t)32U;
 8000aee:	f8a4 305e 	strh.w	r3, [r4, #94]	; 0x5e
              pSupHandle->txAsyncMaxPayload = (pHandle->Capabilities.TXA_maxSize) * (uint16_t)64U;
 8000af2:	81e6      	strh	r6, [r4, #14]
              pHandle->ASPEP_State = ASPEP_CONFIGURED;
 8000af4:	f884 1064 	strb.w	r1, [r4, #100]	; 0x64
 8000af8:	e788      	b.n	8000a0c <ASPEP_RXframeProcess+0x158>
            ASPEP_sendPing(pHandle, ASPEP_PING_RESET, packetNumber);
 8000afa:	f3c2 320f 	ubfx	r2, r2, #12, #16
 8000afe:	4631      	mov	r1, r6
 8000b00:	f7ff fd86 	bl	8000610 <ASPEP_sendPing>
  uint8_t *result = NULL;
 8000b04:	4635      	mov	r5, r6
 8000b06:	e6e8      	b.n	80008da <ASPEP_RXframeProcess+0x26>
            ASPEP_sendPing(pHandle, ASPEP_PING_CFG, packetNumber);
 8000b08:	7f42      	ldrb	r2, [r0, #29]
 8000b0a:	2101      	movs	r1, #1
 8000b0c:	f7ff fd80 	bl	8000610 <ASPEP_sendPing>
 8000b10:	e6e3      	b.n	80008da <ASPEP_RXframeProcess+0x26>
   || (MasterCapabilities.RX_maxSize > pHandle->Capabilities.RX_maxSize)
 8000b12:	4288      	cmp	r0, r1
 8000b14:	f63f af77 	bhi.w	8000a06 <ASPEP_RXframeProcess+0x152>
   || (pHandle->Capabilities.TXS_maxSize != MasterCapabilities.TXS_maxSize )
 8000b18:	42b7      	cmp	r7, r6
 8000b1a:	f63f af74 	bhi.w	8000a06 <ASPEP_RXframeProcess+0x152>
   || (pHandle->Capabilities.TXA_maxSize != MasterCapabilities.TXA_maxSize )
 8000b1e:	45e6      	cmp	lr, ip
 8000b20:	f63f af71 	bhi.w	8000a06 <ASPEP_RXframeProcess+0x152>
   || (MasterCapabilities.version != pHandle->Capabilities.version) )
 8000b24:	f894 1070 	ldrb.w	r1, [r4, #112]	; 0x70
 8000b28:	f3c2 1302 	ubfx	r3, r2, #4, #3
 8000b2c:	4299      	cmp	r1, r3
 8000b2e:	f47f af6a 	bne.w	8000a06 <ASPEP_RXframeProcess+0x152>
 8000b32:	e76b      	b.n	8000a0c <ASPEP_RXframeProcess+0x158>
   || (MasterCapabilities.RX_maxSize > pHandle->Capabilities.RX_maxSize)
 8000b34:	4288      	cmp	r0, r1
 8000b36:	d89a      	bhi.n	8000a6e <ASPEP_RXframeProcess+0x1ba>
   || (pHandle->Capabilities.TXS_maxSize != MasterCapabilities.TXS_maxSize )
 8000b38:	45bc      	cmp	ip, r7
 8000b3a:	d898      	bhi.n	8000a6e <ASPEP_RXframeProcess+0x1ba>
   || (pHandle->Capabilities.TXA_maxSize != MasterCapabilities.TXA_maxSize )
 8000b3c:	45f0      	cmp	r8, lr
 8000b3e:	d896      	bhi.n	8000a6e <ASPEP_RXframeProcess+0x1ba>
   || (MasterCapabilities.version != pHandle->Capabilities.version) )
 8000b40:	f894 5070 	ldrb.w	r5, [r4, #112]	; 0x70
 8000b44:	f3c2 1302 	ubfx	r3, r2, #4, #3
              pHandle->ASPEP_State = ASPEP_IDLE;
 8000b48:	1aeb      	subs	r3, r5, r3
 8000b4a:	425d      	negs	r5, r3
 8000b4c:	415d      	adcs	r5, r3
 8000b4e:	e78e      	b.n	8000a6e <ASPEP_RXframeProcess+0x1ba>
 8000b50:	080094c0 	.word	0x080094c0
 8000b54:	080094b0 	.word	0x080094b0

08000b58 <ASPEP_HWDataReceivedIT>:

/* This function is called once DMA has transfered the configure number of byte*/
void ASPEP_HWDataReceivedIT(ASPEP_Handle_t *pHandle)
{
 8000b58:	b538      	push	{r3, r4, r5, lr}
    /* Upon reception of a Newpacket the DMA will be re-configured only once the answer has been sent.
      * This is mandatory to avoid a race condition in case of a new packet is received while executing ASPEP_
      * RXframeProcess
      * If the packet received contains an error in the header, the HW IP will be re-synchronised first, and DMA will be
      * configured after.*/
    switch (pHandle->ASPEP_TL_State)
 8000b5a:	f890 3065 	ldrb.w	r3, [r0, #101]	; 0x65
{
 8000b5e:	4604      	mov	r4, r0
    switch (pHandle->ASPEP_TL_State)
 8000b60:	b13b      	cbz	r3, 8000b72 <ASPEP_HWDataReceivedIT+0x1a>
 8000b62:	2b01      	cmp	r3, #1
 8000b64:	d104      	bne.n	8000b70 <ASPEP_HWDataReceivedIT+0x18>
        break;
      }

      case WAITING_PAYLOAD:
      {
        pHandle->ASPEP_TL_State = WAITING_PACKET;
 8000b66:	2200      	movs	r2, #0
        /* Payload received, */
        pHandle->NewPacketAvailable = true;
 8000b68:	f880 3061 	strb.w	r3, [r0, #97]	; 0x61
        pHandle->ASPEP_TL_State = WAITING_PACKET;
 8000b6c:	f880 2065 	strb.w	r2, [r0, #101]	; 0x65
        break;
    }
#ifdef NULL_PTR_ASP
  }
#endif
}
 8000b70:	bd38      	pop	{r3, r4, r5, pc}
        if (ASPEP_CheckHeaderCRC(*(uint32_t *)pHandle->rxHeader) == true) //cstat !MISRAC2012-Rule-11.3
 8000b72:	69c1      	ldr	r1, [r0, #28]
  crc = CRC4_Lookup8[crc ^ (uint8_t)(header         & 0xffU)];
 8000b74:	4a1e      	ldr	r2, [pc, #120]	; (8000bf0 <ASPEP_HWDataReceivedIT+0x98>)
 8000b76:	b2cb      	uxtb	r3, r1
  crc = CRC4_Lookup8[crc ^ (uint8_t)((header >> 8U) & 0xffU)];
 8000b78:	5cd3      	ldrb	r3, [r2, r3]
 8000b7a:	ea83 2311 	eor.w	r3, r3, r1, lsr #8
 8000b7e:	b2db      	uxtb	r3, r3
  crc = CRC4_Lookup8[crc ^ (uint8_t)((header >> 16U) & 0xffU)];
 8000b80:	5cd3      	ldrb	r3, [r2, r3]
 8000b82:	ea83 4311 	eor.w	r3, r3, r1, lsr #16
 8000b86:	b2db      	uxtb	r3, r3
  crc = CRC4_Lookup8[crc ^ (uint8_t)((header >> 24U) & 0xffU)];
 8000b88:	5cd3      	ldrb	r3, [r2, r3]
 8000b8a:	ea83 6111 	eor.w	r1, r3, r1, lsr #24
        if (ASPEP_CheckHeaderCRC(*(uint32_t *)pHandle->rxHeader) == true) //cstat !MISRAC2012-Rule-11.3
 8000b8e:	5c53      	ldrb	r3, [r2, r1]
 8000b90:	b95b      	cbnz	r3, 8000baa <ASPEP_HWDataReceivedIT+0x52>
          pHandle->rxPacketType = (ASPEP_packetType)(((uint32_t)pHandle->rxHeader[0]) & ID_MASK);
 8000b92:	7f03      	ldrb	r3, [r0, #28]
 8000b94:	f003 030f 	and.w	r3, r3, #15
 8000b98:	2b06      	cmp	r3, #6
 8000b9a:	6683      	str	r3, [r0, #104]	; 0x68
          switch (pHandle->rxPacketType)
 8000b9c:	d809      	bhi.n	8000bb2 <ASPEP_HWDataReceivedIT+0x5a>
 8000b9e:	2b04      	cmp	r3, #4
 8000ba0:	d81e      	bhi.n	8000be0 <ASPEP_HWDataReceivedIT+0x88>
              pHandle->badPacketFlag = ASPEP_BAD_PACKET_TYPE;
 8000ba2:	2301      	movs	r3, #1
 8000ba4:	f884 3062 	strb.w	r3, [r4, #98]	; 0x62
}
 8000ba8:	bd38      	pop	{r3, r4, r5, pc}
          pHandle->badPacketFlag = ASPEP_BAD_CRC_HEADER;
 8000baa:	2304      	movs	r3, #4
 8000bac:	f880 3062 	strb.w	r3, [r0, #98]	; 0x62
}
 8000bb0:	bd38      	pop	{r3, r4, r5, pc}
 8000bb2:	2b09      	cmp	r3, #9
 8000bb4:	d1f5      	bne.n	8000ba2 <ASPEP_HWDataReceivedIT+0x4a>
              pHandle->rxLength = (uint16_t)((*((uint16_t *)pHandle->rxHeader) & 0x1FFF0U) >> (uint16_t)4);
 8000bb6:	8b83      	ldrh	r3, [r0, #28]
 8000bb8:	091b      	lsrs	r3, r3, #4
 8000bba:	f8a0 305c 	strh.w	r3, [r0, #92]	; 0x5c
              if (0U == pHandle->rxLength) /* data packet with length 0 is a valid packet */
 8000bbe:	b17b      	cbz	r3, 8000be0 <ASPEP_HWDataReceivedIT+0x88>
              else if (pHandle->rxLength <= pHandle->maxRXPayload)
 8000bc0:	f8b0 205e 	ldrh.w	r2, [r0, #94]	; 0x5e
 8000bc4:	429a      	cmp	r2, r3
 8000bc6:	d30f      	bcc.n	8000be8 <ASPEP_HWDataReceivedIT+0x90>
                pHandle->fASPEP_receive(pHandle->HWIp, pHandle->rxBuffer,  /* need to read + 2 bytes CRC*/
 8000bc8:	f890 206c 	ldrb.w	r2, [r0, #108]	; 0x6c
 8000bcc:	6d45      	ldr	r5, [r0, #84]	; 0x54
 8000bce:	eb03 0242 	add.w	r2, r3, r2, lsl #1
 8000bd2:	e9d0 0105 	ldrd	r0, r1, [r0, #20]
 8000bd6:	47a8      	blx	r5
                pHandle->ASPEP_TL_State = WAITING_PAYLOAD;
 8000bd8:	2301      	movs	r3, #1
 8000bda:	f884 3065 	strb.w	r3, [r4, #101]	; 0x65
}
 8000bde:	bd38      	pop	{r3, r4, r5, pc}
              pHandle->NewPacketAvailable = true;
 8000be0:	2301      	movs	r3, #1
 8000be2:	f884 3061 	strb.w	r3, [r4, #97]	; 0x61
}
 8000be6:	bd38      	pop	{r3, r4, r5, pc}
                pHandle->badPacketFlag = ASPEP_BAD_PACKET_SIZE;
 8000be8:	2302      	movs	r3, #2
 8000bea:	f880 3062 	strb.w	r3, [r0, #98]	; 0x62
}
 8000bee:	bd38      	pop	{r3, r4, r5, pc}
 8000bf0:	080094c0 	.word	0x080094c0

08000bf4 <ASPEP_HWDMAReset>:

/* Called after debugger has stopped the MCU*/
void ASPEP_HWDMAReset(ASPEP_Handle_t *pHandle)
{
 8000bf4:	4601      	mov	r1, r0
  {
#endif
    /* We must reset the RX state machine to be sure to not be in Waiting packet state */
    /* Otherwise the arrival of a new packet will trigger a NewPacketAvailable despite */
    /* the fact that bytes have been lost because of overrun (debugger paused for instance) */
    pHandle->ASPEP_TL_State = WAITING_PACKET;
 8000bf6:	2300      	movs	r3, #0
 8000bf8:	f880 3065 	strb.w	r3, [r0, #101]	; 0x65
    pHandle->fASPEP_receive(pHandle->HWIp, pHandle->rxHeader, ASPEP_HEADER_SIZE);
 8000bfc:	311c      	adds	r1, #28
 8000bfe:	6d43      	ldr	r3, [r0, #84]	; 0x54
 8000c00:	6940      	ldr	r0, [r0, #20]
 8000c02:	2204      	movs	r2, #4
 8000c04:	4718      	bx	r3
 8000c06:	bf00      	nop

08000c08 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000c08:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000c0a:	b095      	sub	sp, #84	; 0x54
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000c0c:	2238      	movs	r2, #56	; 0x38
 8000c0e:	2100      	movs	r1, #0
 8000c10:	a806      	add	r0, sp, #24
 8000c12:	f008 fc39 	bl	8009488 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000c16:	2000      	movs	r0, #0
 8000c18:	e9cd 0000 	strd	r0, r0, [sp]
 8000c1c:	e9cd 0002 	strd	r0, r0, [sp, #8]
 8000c20:	9004      	str	r0, [sp, #16]
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000c22:	2601      	movs	r6, #1
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 8000c24:	f004 fc0e 	bl	8005444 <HAL_PWREx_ControlVoltageScaling>
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000c28:	f44f 3780 	mov.w	r7, #65536	; 0x10000
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000c2c:	2302      	movs	r3, #2
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000c2e:	2403      	movs	r4, #3
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV2;
  RCC_OscInitStruct.PLL.PLLN = 85;
 8000c30:	2155      	movs	r1, #85	; 0x55
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV8;
 8000c32:	2208      	movs	r2, #8
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000c34:	a806      	add	r0, sp, #24
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000c36:	e9cd 6706 	strd	r6, r7, [sp, #24]
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000c3a:	e9cd 3312 	strd	r3, r3, [sp, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV8;
 8000c3e:	e9cd 1210 	strd	r1, r2, [sp, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000c42:	930d      	str	r3, [sp, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV2;
 8000c44:	930f      	str	r3, [sp, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000c46:	940e      	str	r4, [sp, #56]	; 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000c48:	f004 fc82 	bl	8005550 <HAL_RCC_OscConfig>
 8000c4c:	b108      	cbz	r0, 8000c52 <SystemClock_Config+0x4a>
  __ASM volatile ("cpsid i" : : : "memory");
 8000c4e:	b672      	cpsid	i
void Error_Handler(void)
{
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000c50:	e7fe      	b.n	8000c50 <SystemClock_Config+0x48>
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000c52:	4603      	mov	r3, r0
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000c54:	240f      	movs	r4, #15
 8000c56:	2503      	movs	r5, #3
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000c58:	9304      	str	r3, [sp, #16]
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000c5a:	2200      	movs	r2, #0
 8000c5c:	2300      	movs	r3, #0
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000c5e:	4668      	mov	r0, sp
 8000c60:	2104      	movs	r1, #4
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000c62:	e9cd 4500 	strd	r4, r5, [sp]
 8000c66:	e9cd 2302 	strd	r2, r3, [sp, #8]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000c6a:	f004 fef5 	bl	8005a58 <HAL_RCC_ClockConfig>
 8000c6e:	b108      	cbz	r0, 8000c74 <SystemClock_Config+0x6c>
 8000c70:	b672      	cpsid	i
  while (1)
 8000c72:	e7fe      	b.n	8000c72 <SystemClock_Config+0x6a>
}
 8000c74:	b015      	add	sp, #84	; 0x54
 8000c76:	bdf0      	pop	{r4, r5, r6, r7, pc}

08000c78 <main>:
{
 8000c78:	e92d 4880 	stmdb	sp!, {r7, fp, lr}
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c7c:	2600      	movs	r6, #0
{
 8000c7e:	b0af      	sub	sp, #188	; 0xbc
  HAL_Init();
 8000c80:	f003 f88a 	bl	8003d98 <HAL_Init>
  SystemClock_Config();
 8000c84:	f7ff ffc0 	bl	8000c08 <SystemClock_Config>
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c88:	e9cd 6621 	strd	r6, r6, [sp, #132]	; 0x84
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000c8c:	4cb4      	ldr	r4, [pc, #720]	; (8000f60 <main+0x2e8>)
  HAL_GPIO_Init(Start_Stop_GPIO_Port, &GPIO_InitStruct);
 8000c8e:	48b5      	ldr	r0, [pc, #724]	; (8000f64 <main+0x2ec>)
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000c90:	6ce2      	ldr	r2, [r4, #76]	; 0x4c
  hadc1.Instance = ADC1;
 8000c92:	f8df a308 	ldr.w	sl, [pc, #776]	; 8000f9c <main+0x324>
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000c96:	f042 0204 	orr.w	r2, r2, #4
 8000c9a:	64e2      	str	r2, [r4, #76]	; 0x4c
 8000c9c:	6ce2      	ldr	r2, [r4, #76]	; 0x4c
 8000c9e:	f002 0204 	and.w	r2, r2, #4
 8000ca2:	9204      	str	r2, [sp, #16]
 8000ca4:	9a04      	ldr	r2, [sp, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000ca6:	6ce2      	ldr	r2, [r4, #76]	; 0x4c
 8000ca8:	f042 0220 	orr.w	r2, r2, #32
 8000cac:	64e2      	str	r2, [r4, #76]	; 0x4c
 8000cae:	6ce2      	ldr	r2, [r4, #76]	; 0x4c
 8000cb0:	f002 0220 	and.w	r2, r2, #32
 8000cb4:	9205      	str	r2, [sp, #20]
 8000cb6:	9a05      	ldr	r2, [sp, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000cb8:	6ce2      	ldr	r2, [r4, #76]	; 0x4c
 8000cba:	f042 0201 	orr.w	r2, r2, #1
 8000cbe:	64e2      	str	r2, [r4, #76]	; 0x4c
 8000cc0:	6ce2      	ldr	r2, [r4, #76]	; 0x4c
 8000cc2:	f002 0201 	and.w	r2, r2, #1
 8000cc6:	9206      	str	r2, [sp, #24]
 8000cc8:	9a06      	ldr	r2, [sp, #24]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000cca:	6ce2      	ldr	r2, [r4, #76]	; 0x4c
 8000ccc:	f042 0202 	orr.w	r2, r2, #2
 8000cd0:	64e2      	str	r2, [r4, #76]	; 0x4c
 8000cd2:	6ce2      	ldr	r2, [r4, #76]	; 0x4c
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cd4:	9620      	str	r6, [sp, #128]	; 0x80
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000cd6:	f002 0202 	and.w	r2, r2, #2
 8000cda:	9207      	str	r2, [sp, #28]
  HAL_GPIO_Init(Start_Stop_GPIO_Port, &GPIO_InitStruct);
 8000cdc:	a91e      	add	r1, sp, #120	; 0x78
  GPIO_InitStruct.Pin = Start_Stop_Pin;
 8000cde:	f44f 6880 	mov.w	r8, #1024	; 0x400
 8000ce2:	f44f 1904 	mov.w	r9, #2162688	; 0x210000
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000ce6:	9a07      	ldr	r2, [sp, #28]
  GPIO_InitStruct.Pin = Start_Stop_Pin;
 8000ce8:	e9cd 891e 	strd	r8, r9, [sp, #120]	; 0x78
  HAL_GPIO_Init(Start_Stop_GPIO_Port, &GPIO_InitStruct);
 8000cec:	f004 fa26 	bl	800513c <HAL_GPIO_Init>
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 8000cf0:	6ca2      	ldr	r2, [r4, #72]	; 0x48
 8000cf2:	f042 0204 	orr.w	r2, r2, #4
 8000cf6:	64a2      	str	r2, [r4, #72]	; 0x48
 8000cf8:	6ca2      	ldr	r2, [r4, #72]	; 0x48
 8000cfa:	f002 0204 	and.w	r2, r2, #4
 8000cfe:	9202      	str	r2, [sp, #8]
 8000d00:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_DMA2_CLK_ENABLE();
 8000d02:	6ca2      	ldr	r2, [r4, #72]	; 0x48
 8000d04:	f042 0202 	orr.w	r2, r2, #2
 8000d08:	64a2      	str	r2, [r4, #72]	; 0x48
 8000d0a:	6ca2      	ldr	r2, [r4, #72]	; 0x48
  ADC_MultiModeTypeDef multimode = {0};
 8000d0c:	9610      	str	r6, [sp, #64]	; 0x40
  __HAL_RCC_DMA2_CLK_ENABLE();
 8000d0e:	f002 0202 	and.w	r2, r2, #2
 8000d12:	9203      	str	r2, [sp, #12]
  ADC_InjectionConfTypeDef sConfigInjected = {0};
 8000d14:	4631      	mov	r1, r6
 8000d16:	223c      	movs	r2, #60	; 0x3c
 8000d18:	a81e      	add	r0, sp, #120	; 0x78
  __HAL_RCC_DMA2_CLK_ENABLE();
 8000d1a:	9c03      	ldr	r4, [sp, #12]
  ADC_MultiModeTypeDef multimode = {0};
 8000d1c:	e9cd 6611 	strd	r6, r6, [sp, #68]	; 0x44
  ADC_InjectionConfTypeDef sConfigInjected = {0};
 8000d20:	f008 fbb2 	bl	8009488 <memset>
  ADC_ChannelConfTypeDef sConfig = {0};
 8000d24:	2220      	movs	r2, #32
 8000d26:	4631      	mov	r1, r6
 8000d28:	a816      	add	r0, sp, #88	; 0x58
 8000d2a:	f008 fbad 	bl	8009488 <memset>
  hadc1.Init.DataAlign = ADC_DATAALIGN_LEFT;
 8000d2e:	f44f 4b00 	mov.w	fp, #32768	; 0x8000
  hadc1.Instance = ADC1;
 8000d32:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8000d36:	2501      	movs	r5, #1
  hadc1.Init.NbrOfConversion = 2;
 8000d38:	2402      	movs	r4, #2
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000d3a:	2304      	movs	r3, #4
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000d3c:	4650      	mov	r0, sl
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000d3e:	f8aa 601c 	strh.w	r6, [sl, #28]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000d42:	e9ca 6601 	strd	r6, r6, [sl, #4]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000d46:	e9ca 660b 	strd	r6, r6, [sl, #44]	; 0x2c
  hadc1.Init.GainCompensation = 0;
 8000d4a:	f8ca 6010 	str.w	r6, [sl, #16]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000d4e:	f88a 6024 	strb.w	r6, [sl, #36]	; 0x24
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8000d52:	f88a 6038 	strb.w	r6, [sl, #56]	; 0x38
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000d56:	f8ca 603c 	str.w	r6, [sl, #60]	; 0x3c
  hadc1.Init.OversamplingMode = DISABLE;
 8000d5a:	f88a 6040 	strb.w	r6, [sl, #64]	; 0x40
  hadc1.Instance = ADC1;
 8000d5e:	f8ca 2000 	str.w	r2, [sl]
  hadc1.Init.DataAlign = ADC_DATAALIGN_LEFT;
 8000d62:	f8ca b00c 	str.w	fp, [sl, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8000d66:	f8ca 5014 	str.w	r5, [sl, #20]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000d6a:	f8ca 3018 	str.w	r3, [sl, #24]
  hadc1.Init.NbrOfConversion = 2;
 8000d6e:	f8ca 4020 	str.w	r4, [sl, #32]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000d72:	f003 f845 	bl	8003e00 <HAL_ADC_Init>
 8000d76:	b108      	cbz	r0, 8000d7c <main+0x104>
 8000d78:	b672      	cpsid	i
  while (1)
 8000d7a:	e7fe      	b.n	8000d7a <main+0x102>
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8000d7c:	4602      	mov	r2, r0
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8000d7e:	a910      	add	r1, sp, #64	; 0x40
 8000d80:	4650      	mov	r0, sl
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8000d82:	9210      	str	r2, [sp, #64]	; 0x40
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8000d84:	f003 feaa 	bl	8004adc <HAL_ADCEx_MultiModeConfigChannel>
 8000d88:	4602      	mov	r2, r0
 8000d8a:	b108      	cbz	r0, 8000d90 <main+0x118>
 8000d8c:	b672      	cpsid	i
  while (1)
 8000d8e:	e7fe      	b.n	8000d8e <main+0x116>
  sConfigInjected.InjectedChannel = ADC_CHANNEL_3;
 8000d90:	237f      	movs	r3, #127	; 0x7f
 8000d92:	f8df 820c 	ldr.w	r8, [pc, #524]	; 8000fa0 <main+0x328>
  sConfigInjected.InjectedDiscontinuousConvMode = DISABLE;
 8000d96:	f8ad 209c 	strh.w	r2, [sp, #156]	; 0x9c
  sConfigInjected.QueueInjectedContext = DISABLE;
 8000d9a:	f88d 209e 	strb.w	r2, [sp, #158]	; 0x9e
  sConfigInjected.InjecOversamplingMode = DISABLE;
 8000d9e:	f88d 20a8 	strb.w	r2, [sp, #168]	; 0xa8
  sConfigInjected.InjectedChannel = ADC_CHANNEL_3;
 8000da2:	2201      	movs	r2, #1
 8000da4:	e9cd 2320 	strd	r2, r3, [sp, #128]	; 0x80
 8000da8:	f04f 0909 	mov.w	r9, #9
 8000dac:	2604      	movs	r6, #4
 8000dae:	2700      	movs	r7, #0
  sConfigInjected.ExternalTrigInjecConv = ADC_EXTERNALTRIGINJEC_T1_CC4;
 8000db0:	2284      	movs	r2, #132	; 0x84
 8000db2:	2380      	movs	r3, #128	; 0x80
  if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 8000db4:	a91e      	add	r1, sp, #120	; 0x78
 8000db6:	4650      	mov	r0, sl
  sConfigInjected.InjectedChannel = ADC_CHANNEL_3;
 8000db8:	e9cd 891e 	strd	r8, r9, [sp, #120]	; 0x78
 8000dbc:	e9cd 6722 	strd	r6, r7, [sp, #136]	; 0x88
  sConfigInjected.ExternalTrigInjecConv = ADC_EXTERNALTRIGINJEC_T1_CC4;
 8000dc0:	e9cd 2328 	strd	r2, r3, [sp, #160]	; 0xa0
  sConfigInjected.InjectedNbrOfConversion = 2;
 8000dc4:	9426      	str	r4, [sp, #152]	; 0x98
  if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 8000dc6:	f003 fb89 	bl	80044dc <HAL_ADCEx_InjectedConfigChannel>
 8000dca:	b108      	cbz	r0, 8000dd0 <main+0x158>
 8000dcc:	b672      	cpsid	i
  while (1)
 8000dce:	e7fe      	b.n	8000dce <main+0x156>
  sConfigInjected.InjectedChannel = ADC_CHANNEL_12;
 8000dd0:	a35f      	add	r3, pc, #380	; (adr r3, 8000f50 <main+0x2d8>)
 8000dd2:	e9d3 2300 	ldrd	r2, r3, [r3]
  if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 8000dd6:	a91e      	add	r1, sp, #120	; 0x78
 8000dd8:	4650      	mov	r0, sl
  sConfigInjected.InjectedChannel = ADC_CHANNEL_12;
 8000dda:	e9cd 231e 	strd	r2, r3, [sp, #120]	; 0x78
  if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 8000dde:	f003 fb7d 	bl	80044dc <HAL_ADCEx_InjectedConfigChannel>
 8000de2:	b108      	cbz	r0, 8000de8 <main+0x170>
 8000de4:	b672      	cpsid	i
  while (1)
 8000de6:	e7fe      	b.n	8000de6 <main+0x16e>
  sConfig.Channel = ADC_CHANNEL_1;
 8000de8:	4a5f      	ldr	r2, [pc, #380]	; (8000f68 <main+0x2f0>)
 8000dea:	2306      	movs	r3, #6
 8000dec:	e9cd 2316 	strd	r2, r3, [sp, #88]	; 0x58
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000df0:	a916      	add	r1, sp, #88	; 0x58
  sConfig.Channel = ADC_CHANNEL_1;
 8000df2:	2204      	movs	r2, #4
 8000df4:	237f      	movs	r3, #127	; 0x7f
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000df6:	4650      	mov	r0, sl
  sConfig.Channel = ADC_CHANNEL_1;
 8000df8:	e9cd 671a 	strd	r6, r7, [sp, #104]	; 0x68
 8000dfc:	e9cd 2318 	strd	r2, r3, [sp, #96]	; 0x60
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000e00:	f003 f904 	bl	800400c <HAL_ADC_ConfigChannel>
 8000e04:	b108      	cbz	r0, 8000e0a <main+0x192>
 8000e06:	b672      	cpsid	i
  while (1)
 8000e08:	e7fe      	b.n	8000e08 <main+0x190>
  sConfig.Channel = ADC_CHANNEL_5;
 8000e0a:	a353      	add	r3, pc, #332	; (adr r3, 8000f58 <main+0x2e0>)
 8000e0c:	e9d3 2300 	ldrd	r2, r3, [r3]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000e10:	a916      	add	r1, sp, #88	; 0x58
 8000e12:	4650      	mov	r0, sl
  sConfig.Channel = ADC_CHANNEL_5;
 8000e14:	e9cd 2316 	strd	r2, r3, [sp, #88]	; 0x58
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000e18:	f003 f8f8 	bl	800400c <HAL_ADC_ConfigChannel>
 8000e1c:	4601      	mov	r1, r0
 8000e1e:	b108      	cbz	r0, 8000e24 <main+0x1ac>
 8000e20:	b672      	cpsid	i
  while (1)
 8000e22:	e7fe      	b.n	8000e22 <main+0x1aa>
  hadc2.Instance = ADC2;
 8000e24:	f8df a17c 	ldr.w	sl, [pc, #380]	; 8000fa4 <main+0x32c>
  ADC_InjectionConfTypeDef sConfigInjected = {0};
 8000e28:	9001      	str	r0, [sp, #4]
 8000e2a:	223c      	movs	r2, #60	; 0x3c
 8000e2c:	a81e      	add	r0, sp, #120	; 0x78
 8000e2e:	f008 fb2b 	bl	8009488 <memset>
  hadc2.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8000e32:	9901      	ldr	r1, [sp, #4]
  hadc2.Instance = ADC2;
 8000e34:	4a4d      	ldr	r2, [pc, #308]	; (8000f6c <main+0x2f4>)
  hadc2.Init.LowPowerAutoWait = DISABLE;
 8000e36:	f8aa 101c 	strh.w	r1, [sl, #28]
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000e3a:	2304      	movs	r3, #4
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8000e3c:	4650      	mov	r0, sl
  hadc2.Instance = ADC2;
 8000e3e:	f8ca 2000 	str.w	r2, [sl]
  hadc2.Init.DataAlign = ADC_DATAALIGN_LEFT;
 8000e42:	e9ca 1b02 	strd	r1, fp, [sl, #8]
  hadc2.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8000e46:	e9ca 1504 	strd	r1, r5, [sl, #16]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8000e4a:	f8ca 1004 	str.w	r1, [sl, #4]
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000e4e:	f8ca 3018 	str.w	r3, [sl, #24]
  hadc2.Init.NbrOfConversion = 1;
 8000e52:	f8ca 5020 	str.w	r5, [sl, #32]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 8000e56:	f88a 1024 	strb.w	r1, [sl, #36]	; 0x24
  hadc2.Init.DMAContinuousRequests = DISABLE;
 8000e5a:	f88a 1038 	strb.w	r1, [sl, #56]	; 0x38
  hadc2.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000e5e:	f8ca 103c 	str.w	r1, [sl, #60]	; 0x3c
  hadc2.Init.OversamplingMode = DISABLE;
 8000e62:	f88a 1040 	strb.w	r1, [sl, #64]	; 0x40
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8000e66:	f002 ffcb 	bl	8003e00 <HAL_ADC_Init>
 8000e6a:	4602      	mov	r2, r0
 8000e6c:	b108      	cbz	r0, 8000e72 <main+0x1fa>
 8000e6e:	b672      	cpsid	i
  while (1)
 8000e70:	e7fe      	b.n	8000e70 <main+0x1f8>
  sConfigInjected.InjectedChannel = ADC_CHANNEL_3;
 8000e72:	e9cd 891e 	strd	r8, r9, [sp, #120]	; 0x78
  sConfigInjected.InjectedNbrOfConversion = 2;
 8000e76:	9426      	str	r4, [sp, #152]	; 0x98
  sConfigInjected.InjectedChannel = ADC_CHANNEL_3;
 8000e78:	f04f 0801 	mov.w	r8, #1
 8000e7c:	f04f 097f 	mov.w	r9, #127	; 0x7f
  sConfigInjected.ExternalTrigInjecConv = ADC_EXTERNALTRIGINJEC_T1_CC4;
 8000e80:	2384      	movs	r3, #132	; 0x84
 8000e82:	2480      	movs	r4, #128	; 0x80
  if (HAL_ADCEx_InjectedConfigChannel(&hadc2, &sConfigInjected) != HAL_OK)
 8000e84:	a91e      	add	r1, sp, #120	; 0x78
 8000e86:	4650      	mov	r0, sl
  sConfigInjected.InjectedChannel = ADC_CHANNEL_3;
 8000e88:	e9cd 8920 	strd	r8, r9, [sp, #128]	; 0x80
 8000e8c:	e9cd 6722 	strd	r6, r7, [sp, #136]	; 0x88
  sConfigInjected.ExternalTrigInjecConv = ADC_EXTERNALTRIGINJEC_T1_CC4;
 8000e90:	e9cd 3428 	strd	r3, r4, [sp, #160]	; 0xa0
  sConfigInjected.InjectedDiscontinuousConvMode = DISABLE;
 8000e94:	f8ad 209c 	strh.w	r2, [sp, #156]	; 0x9c
  sConfigInjected.QueueInjectedContext = DISABLE;
 8000e98:	f88d 209e 	strb.w	r2, [sp, #158]	; 0x9e
  sConfigInjected.InjecOversamplingMode = DISABLE;
 8000e9c:	f88d 20a8 	strb.w	r2, [sp, #168]	; 0xa8
  if (HAL_ADCEx_InjectedConfigChannel(&hadc2, &sConfigInjected) != HAL_OK)
 8000ea0:	f003 fb1c 	bl	80044dc <HAL_ADCEx_InjectedConfigChannel>
 8000ea4:	b108      	cbz	r0, 8000eaa <main+0x232>
 8000ea6:	b672      	cpsid	i
  while (1)
 8000ea8:	e7fe      	b.n	8000ea8 <main+0x230>
  sConfigInjected.InjectedChannel = ADC_CHANNEL_VOPAMP3_ADC2;
 8000eaa:	4a31      	ldr	r2, [pc, #196]	; (8000f70 <main+0x2f8>)
 8000eac:	f240 130f 	movw	r3, #271	; 0x10f
  if (HAL_ADCEx_InjectedConfigChannel(&hadc2, &sConfigInjected) != HAL_OK)
 8000eb0:	4650      	mov	r0, sl
 8000eb2:	a91e      	add	r1, sp, #120	; 0x78
  sConfigInjected.InjectedChannel = ADC_CHANNEL_VOPAMP3_ADC2;
 8000eb4:	e9cd 231e 	strd	r2, r3, [sp, #120]	; 0x78
  if (HAL_ADCEx_InjectedConfigChannel(&hadc2, &sConfigInjected) != HAL_OK)
 8000eb8:	f003 fb10 	bl	80044dc <HAL_ADCEx_InjectedConfigChannel>
 8000ebc:	b108      	cbz	r0, 8000ec2 <main+0x24a>
 8000ebe:	b672      	cpsid	i
  while (1)
 8000ec0:	e7fe      	b.n	8000ec0 <main+0x248>
  hcomp1.Instance = COMP1;
 8000ec2:	4b2c      	ldr	r3, [pc, #176]	; (8000f74 <main+0x2fc>)
 8000ec4:	492c      	ldr	r1, [pc, #176]	; (8000f78 <main+0x300>)
  hcomp1.Init.InputPlus = COMP_INPUT_PLUS_IO1;
 8000ec6:	6058      	str	r0, [r3, #4]
  hcomp1.Init.Hysteresis = COMP_HYSTERESIS_NONE;
 8000ec8:	e9c3 0003 	strd	r0, r0, [r3, #12]
  hcomp1.Init.TriggerMode = COMP_TRIGGERMODE_NONE;
 8000ecc:	e9c3 0005 	strd	r0, r0, [r3, #20]
  hcomp1.Init.InputMinus = COMP_INPUT_MINUS_DAC3_CH1;
 8000ed0:	2240      	movs	r2, #64	; 0x40
  if (HAL_COMP_Init(&hcomp1) != HAL_OK)
 8000ed2:	4618      	mov	r0, r3
  hcomp1.Instance = COMP1;
 8000ed4:	6019      	str	r1, [r3, #0]
  hcomp1.Init.InputMinus = COMP_INPUT_MINUS_DAC3_CH1;
 8000ed6:	609a      	str	r2, [r3, #8]
  if (HAL_COMP_Init(&hcomp1) != HAL_OK)
 8000ed8:	f003 fe66 	bl	8004ba8 <HAL_COMP_Init>
 8000edc:	b108      	cbz	r0, 8000ee2 <main+0x26a>
 8000ede:	b672      	cpsid	i
  while (1)
 8000ee0:	e7fe      	b.n	8000ee0 <main+0x268>
  hcomp2.Instance = COMP2;
 8000ee2:	4826      	ldr	r0, [pc, #152]	; (8000f7c <main+0x304>)
 8000ee4:	4b26      	ldr	r3, [pc, #152]	; (8000f80 <main+0x308>)
 8000ee6:	6003      	str	r3, [r0, #0]
  hcomp2.Init.InputMinus = COMP_INPUT_MINUS_DAC3_CH2;
 8000ee8:	2440      	movs	r4, #64	; 0x40
  hcomp2.Init.InputPlus = COMP_INPUT_PLUS_IO1;
 8000eea:	2300      	movs	r3, #0
  hcomp2.Init.Hysteresis = COMP_HYSTERESIS_NONE;
 8000eec:	e9c0 3303 	strd	r3, r3, [r0, #12]
  hcomp2.Init.TriggerMode = COMP_TRIGGERMODE_NONE;
 8000ef0:	e9c0 3305 	strd	r3, r3, [r0, #20]
  hcomp2.Init.InputPlus = COMP_INPUT_PLUS_IO1;
 8000ef4:	6043      	str	r3, [r0, #4]
  hcomp2.Init.InputMinus = COMP_INPUT_MINUS_DAC3_CH2;
 8000ef6:	6084      	str	r4, [r0, #8]
  if (HAL_COMP_Init(&hcomp2) != HAL_OK)
 8000ef8:	f003 fe56 	bl	8004ba8 <HAL_COMP_Init>
 8000efc:	b108      	cbz	r0, 8000f02 <main+0x28a>
 8000efe:	b672      	cpsid	i
  while (1)
 8000f00:	e7fe      	b.n	8000f00 <main+0x288>
  hcomp4.Instance = COMP4;
 8000f02:	4b20      	ldr	r3, [pc, #128]	; (8000f84 <main+0x30c>)
 8000f04:	4a20      	ldr	r2, [pc, #128]	; (8000f88 <main+0x310>)
 8000f06:	601a      	str	r2, [r3, #0]
  hcomp4.Init.InputMinus = COMP_INPUT_MINUS_DAC3_CH2;
 8000f08:	e9c3 0401 	strd	r0, r4, [r3, #4]
  hcomp4.Init.Hysteresis = COMP_HYSTERESIS_NONE;
 8000f0c:	e9c3 0003 	strd	r0, r0, [r3, #12]
  hcomp4.Init.TriggerMode = COMP_TRIGGERMODE_NONE;
 8000f10:	e9c3 0005 	strd	r0, r0, [r3, #20]
  if (HAL_COMP_Init(&hcomp4) != HAL_OK)
 8000f14:	4618      	mov	r0, r3
 8000f16:	f003 fe47 	bl	8004ba8 <HAL_COMP_Init>
 8000f1a:	b108      	cbz	r0, 8000f20 <main+0x2a8>
 8000f1c:	b672      	cpsid	i
  while (1)
 8000f1e:	e7fe      	b.n	8000f1e <main+0x2a6>
  hcordic.Instance = CORDIC;
 8000f20:	481a      	ldr	r0, [pc, #104]	; (8000f8c <main+0x314>)
 8000f22:	4b1b      	ldr	r3, [pc, #108]	; (8000f90 <main+0x318>)
 8000f24:	6003      	str	r3, [r0, #0]
  if (HAL_CORDIC_Init(&hcordic) != HAL_OK)
 8000f26:	f003 fee5 	bl	8004cf4 <HAL_CORDIC_Init>
 8000f2a:	4601      	mov	r1, r0
 8000f2c:	b108      	cbz	r0, 8000f32 <main+0x2ba>
 8000f2e:	b672      	cpsid	i
  while (1)
 8000f30:	e7fe      	b.n	8000f30 <main+0x2b8>
  hdac3.Instance = DAC3;
 8000f32:	4d18      	ldr	r5, [pc, #96]	; (8000f94 <main+0x31c>)
  DAC_ChannelConfTypeDef sConfig = {0};
 8000f34:	2230      	movs	r2, #48	; 0x30
 8000f36:	a81e      	add	r0, sp, #120	; 0x78
 8000f38:	f008 faa6 	bl	8009488 <memset>
  hdac3.Instance = DAC3;
 8000f3c:	4b16      	ldr	r3, [pc, #88]	; (8000f98 <main+0x320>)
 8000f3e:	602b      	str	r3, [r5, #0]
  if (HAL_DAC_Init(&hdac3) != HAL_OK)
 8000f40:	4628      	mov	r0, r5
 8000f42:	f003 ff6b 	bl	8004e1c <HAL_DAC_Init>
 8000f46:	b378      	cbz	r0, 8000fa8 <main+0x330>
 8000f48:	b672      	cpsid	i
  while (1)
 8000f4a:	e7fe      	b.n	8000f4a <main+0x2d2>
 8000f4c:	f3af 8000 	nop.w
 8000f50:	32601000 	.word	0x32601000
 8000f54:	0000010f 	.word	0x0000010f
 8000f58:	14f00020 	.word	0x14f00020
 8000f5c:	0000000c 	.word	0x0000000c
 8000f60:	40021000 	.word	0x40021000
 8000f64:	48000800 	.word	0x48000800
 8000f68:	04300002 	.word	0x04300002
 8000f6c:	50000100 	.word	0x50000100
 8000f70:	cb8c0000 	.word	0xcb8c0000
 8000f74:	200019b8 	.word	0x200019b8
 8000f78:	40010200 	.word	0x40010200
 8000f7c:	20001b7c 	.word	0x20001b7c
 8000f80:	40010204 	.word	0x40010204
 8000f84:	20001a18 	.word	0x20001a18
 8000f88:	4001020c 	.word	0x4001020c
 8000f8c:	20001b08 	.word	0x20001b08
 8000f90:	40020c00 	.word	0x40020c00
 8000f94:	200018b0 	.word	0x200018b0
 8000f98:	50001000 	.word	0x50001000
 8000f9c:	20001a3c 	.word	0x20001a3c
 8000fa0:	0c900008 	.word	0x0c900008
 8000fa4:	20001910 	.word	0x20001910
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 8000fa8:	2600      	movs	r6, #0
 8000faa:	2700      	movs	r7, #0
 8000fac:	e9cd 6720 	strd	r6, r7, [sp, #128]	; 0x80
 8000fb0:	2600      	movs	r6, #0
 8000fb2:	2702      	movs	r7, #2
 8000fb4:	e9cd 6722 	strd	r6, r7, [sp, #136]	; 0x88
  if (HAL_DAC_ConfigChannel(&hdac3, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8000fb8:	4602      	mov	r2, r0
  sConfig.DAC_HighFrequency = DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC;
 8000fba:	2302      	movs	r3, #2
  sConfig.DAC_DMADoubleDataMode = DISABLE;
 8000fbc:	f8ad 007c 	strh.w	r0, [sp, #124]	; 0x7c
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 8000fc0:	2602      	movs	r6, #2
 8000fc2:	2700      	movs	r7, #0
  if (HAL_DAC_ConfigChannel(&hdac3, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8000fc4:	a91e      	add	r1, sp, #120	; 0x78
 8000fc6:	4628      	mov	r0, r5
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 8000fc8:	e9cd 6724 	strd	r6, r7, [sp, #144]	; 0x90
  sConfig.DAC_HighFrequency = DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC;
 8000fcc:	931e      	str	r3, [sp, #120]	; 0x78
  if (HAL_DAC_ConfigChannel(&hdac3, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8000fce:	f003 ff3b 	bl	8004e48 <HAL_DAC_ConfigChannel>
 8000fd2:	b108      	cbz	r0, 8000fd8 <main+0x360>
 8000fd4:	b672      	cpsid	i
  while (1)
 8000fd6:	e7fe      	b.n	8000fd6 <main+0x35e>
  if (HAL_DAC_ConfigChannel(&hdac3, &sConfig, DAC_CHANNEL_2) != HAL_OK)
 8000fd8:	2210      	movs	r2, #16
 8000fda:	4628      	mov	r0, r5
 8000fdc:	a91e      	add	r1, sp, #120	; 0x78
 8000fde:	f003 ff33 	bl	8004e48 <HAL_DAC_ConfigChannel>
 8000fe2:	4602      	mov	r2, r0
 8000fe4:	b108      	cbz	r0, 8000fea <main+0x372>
 8000fe6:	b672      	cpsid	i
  while (1)
 8000fe8:	e7fe      	b.n	8000fe8 <main+0x370>
  hopamp1.Instance = OPAMP1;
 8000fea:	489b      	ldr	r0, [pc, #620]	; (8001258 <main+0x5e0>)
 8000fec:	499b      	ldr	r1, [pc, #620]	; (800125c <main+0x5e4>)
  hopamp1.Init.PowerMode = OPAMP_POWERMODE_NORMALSPEED;
 8000fee:	6042      	str	r2, [r0, #4]
  hopamp1.Init.PgaConnect = OPAMP_PGA_CONNECT_INVERTINGINPUT_IO0_BIAS;
 8000ff0:	f44f 3600 	mov.w	r6, #131072	; 0x20000
  hopamp1.Init.PgaGain = OPAMP_PGA_GAIN_16_OR_MINUS_15;
 8000ff4:	f44f 4540 	mov.w	r5, #49152	; 0xc000
 8000ff8:	e9c0 6509 	strd	r6, r5, [r0, #36]	; 0x24
  hopamp1.Init.Mode = OPAMP_PGA_MODE;
 8000ffc:	6084      	str	r4, [r0, #8]
  hopamp1.Init.NonInvertingInput = OPAMP_NONINVERTINGINPUT_IO0;
 8000ffe:	6102      	str	r2, [r0, #16]
  hopamp1.Init.InternalOutput = DISABLE;
 8001000:	7502      	strb	r2, [r0, #20]
  hopamp1.Init.TimerControlledMuxmode = OPAMP_TIMERCONTROLLEDMUXMODE_DISABLE;
 8001002:	6182      	str	r2, [r0, #24]
  hopamp1.Init.UserTrimming = OPAMP_TRIMMING_FACTORY;
 8001004:	62c2      	str	r2, [r0, #44]	; 0x2c
  hopamp1.Instance = OPAMP1;
 8001006:	6001      	str	r1, [r0, #0]
  if (HAL_OPAMP_Init(&hopamp1) != HAL_OK)
 8001008:	f004 f996 	bl	8005338 <HAL_OPAMP_Init>
 800100c:	b108      	cbz	r0, 8001012 <main+0x39a>
 800100e:	b672      	cpsid	i
  while (1)
 8001010:	e7fe      	b.n	8001010 <main+0x398>
  hopamp2.Instance = OPAMP2;
 8001012:	4b93      	ldr	r3, [pc, #588]	; (8001260 <main+0x5e8>)
 8001014:	4a93      	ldr	r2, [pc, #588]	; (8001264 <main+0x5ec>)
  hopamp2.Init.NonInvertingInput = OPAMP_NONINVERTINGINPUT_IO0;
 8001016:	6118      	str	r0, [r3, #16]
  hopamp2.Init.Mode = OPAMP_PGA_MODE;
 8001018:	e9c3 0401 	strd	r0, r4, [r3, #4]
  hopamp2.Init.InternalOutput = DISABLE;
 800101c:	7518      	strb	r0, [r3, #20]
  hopamp2.Init.TimerControlledMuxmode = OPAMP_TIMERCONTROLLEDMUXMODE_DISABLE;
 800101e:	6198      	str	r0, [r3, #24]
  hopamp2.Init.UserTrimming = OPAMP_TRIMMING_FACTORY;
 8001020:	62d8      	str	r0, [r3, #44]	; 0x2c
  if (HAL_OPAMP_Init(&hopamp2) != HAL_OK)
 8001022:	4618      	mov	r0, r3
  hopamp2.Instance = OPAMP2;
 8001024:	601a      	str	r2, [r3, #0]
  hopamp2.Init.PgaGain = OPAMP_PGA_GAIN_16_OR_MINUS_15;
 8001026:	e9c3 6509 	strd	r6, r5, [r3, #36]	; 0x24
  if (HAL_OPAMP_Init(&hopamp2) != HAL_OK)
 800102a:	f004 f985 	bl	8005338 <HAL_OPAMP_Init>
 800102e:	4602      	mov	r2, r0
 8001030:	b108      	cbz	r0, 8001036 <main+0x3be>
 8001032:	b672      	cpsid	i
  while (1)
 8001034:	e7fe      	b.n	8001034 <main+0x3bc>
  hopamp3.Instance = OPAMP3;
 8001036:	488c      	ldr	r0, [pc, #560]	; (8001268 <main+0x5f0>)
 8001038:	498c      	ldr	r1, [pc, #560]	; (800126c <main+0x5f4>)
  hopamp3.Init.PgaConnect = OPAMP_PGA_CONNECT_INVERTINGINPUT_IO0_BIAS;
 800103a:	6246      	str	r6, [r0, #36]	; 0x24
  hopamp3.Init.InternalOutput = ENABLE;
 800103c:	2601      	movs	r6, #1
  hopamp3.Init.Mode = OPAMP_PGA_MODE;
 800103e:	e9c0 2401 	strd	r2, r4, [r0, #4]
  hopamp3.Init.UserTrimming = OPAMP_TRIMMING_FACTORY;
 8001042:	e9c0 520a 	strd	r5, r2, [r0, #40]	; 0x28
  hopamp3.Init.NonInvertingInput = OPAMP_NONINVERTINGINPUT_IO0;
 8001046:	6102      	str	r2, [r0, #16]
  hopamp3.Init.TimerControlledMuxmode = OPAMP_TIMERCONTROLLEDMUXMODE_DISABLE;
 8001048:	6182      	str	r2, [r0, #24]
  hopamp3.Instance = OPAMP3;
 800104a:	6001      	str	r1, [r0, #0]
  hopamp3.Init.InternalOutput = ENABLE;
 800104c:	7506      	strb	r6, [r0, #20]
  if (HAL_OPAMP_Init(&hopamp3) != HAL_OK)
 800104e:	f004 f973 	bl	8005338 <HAL_OPAMP_Init>
 8001052:	4604      	mov	r4, r0
 8001054:	b108      	cbz	r0, 800105a <main+0x3e2>
 8001056:	b672      	cpsid	i
  while (1)
 8001058:	e7fe      	b.n	8001058 <main+0x3e0>
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800105a:	4601      	mov	r1, r0
 800105c:	2234      	movs	r2, #52	; 0x34
 800105e:	a81e      	add	r0, sp, #120	; 0x78
  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 8001060:	e9cd 4410 	strd	r4, r4, [sp, #64]	; 0x40
 8001064:	e9cd 4412 	strd	r4, r4, [sp, #72]	; 0x48
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001068:	e9cd 4416 	strd	r4, r4, [sp, #88]	; 0x58
 800106c:	e9cd 4418 	strd	r4, r4, [sp, #96]	; 0x60
 8001070:	e9cd 441a 	strd	r4, r4, [sp, #104]	; 0x68
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001074:	e9cd 4409 	strd	r4, r4, [sp, #36]	; 0x24
  TIMEx_BreakInputConfigTypeDef sBreakInputConfig = {0};
 8001078:	e9cd 440d 	strd	r4, r4, [sp, #52]	; 0x34
  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 800107c:	9414      	str	r4, [sp, #80]	; 0x50
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800107e:	9408      	str	r4, [sp, #32]
  TIMEx_BreakInputConfigTypeDef sBreakInputConfig = {0};
 8001080:	940c      	str	r4, [sp, #48]	; 0x30
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001082:	941c      	str	r4, [sp, #112]	; 0x70
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001084:	f008 fa00 	bl	8009488 <memset>
  htim1.Instance = TIM1;
 8001088:	4879      	ldr	r0, [pc, #484]	; (8001270 <main+0x5f8>)
 800108a:	4d7a      	ldr	r5, [pc, #488]	; (8001274 <main+0x5fc>)
  htim1.Init.Prescaler = ((TIM_CLOCK_DIVIDER) - 1);
 800108c:	6044      	str	r4, [r0, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_CENTERALIGNED1;
 800108e:	2120      	movs	r1, #32
  htim1.Init.Period = ((PWM_PERIOD_CYCLES) / 2);
 8001090:	f640 3211 	movw	r2, #2833	; 0xb11
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV2;
 8001094:	f44f 7380 	mov.w	r3, #256	; 0x100
  htim1.Init.Period = ((PWM_PERIOD_CYCLES) / 2);
 8001098:	e9c0 1202 	strd	r1, r2, [r0, #8]
  htim1.Init.RepetitionCounter = (REP_COUNTER);
 800109c:	6146      	str	r6, [r0, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800109e:	6184      	str	r4, [r0, #24]
  htim1.Instance = TIM1;
 80010a0:	6005      	str	r5, [r0, #0]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV2;
 80010a2:	6103      	str	r3, [r0, #16]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80010a4:	f005 f81e 	bl	80060e4 <HAL_TIM_Base_Init>
 80010a8:	b108      	cbz	r0, 80010ae <main+0x436>
 80010aa:	b672      	cpsid	i
  while (1)
 80010ac:	e7fe      	b.n	80010ac <main+0x434>
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 80010ae:	4870      	ldr	r0, [pc, #448]	; (8001270 <main+0x5f8>)
 80010b0:	f005 f89e 	bl	80061f0 <HAL_TIM_PWM_Init>
 80010b4:	b108      	cbz	r0, 80010ba <main+0x442>
 80010b6:	b672      	cpsid	i
  while (1)
 80010b8:	e7fe      	b.n	80010b8 <main+0x440>
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_TRIGGER;
 80010ba:	2206      	movs	r2, #6
 80010bc:	2310      	movs	r3, #16
  if (HAL_TIM_SlaveConfigSynchro(&htim1, &sSlaveConfig) != HAL_OK)
 80010be:	486c      	ldr	r0, [pc, #432]	; (8001270 <main+0x5f8>)
 80010c0:	a910      	add	r1, sp, #64	; 0x40
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_TRIGGER;
 80010c2:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
  if (HAL_TIM_SlaveConfigSynchro(&htim1, &sSlaveConfig) != HAL_OK)
 80010c6:	f005 f9eb 	bl	80064a0 <HAL_TIM_SlaveConfigSynchro>
 80010ca:	b108      	cbz	r0, 80010d0 <main+0x458>
 80010cc:	b672      	cpsid	i
  while (1)
 80010ce:	e7fe      	b.n	80010ce <main+0x456>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_OC4REF;
 80010d0:	2270      	movs	r2, #112	; 0x70
 80010d2:	2300      	movs	r3, #0
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80010d4:	900a      	str	r0, [sp, #40]	; 0x28
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80010d6:	a908      	add	r1, sp, #32
 80010d8:	4865      	ldr	r0, [pc, #404]	; (8001270 <main+0x5f8>)
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_OC4REF;
 80010da:	e9cd 2308 	strd	r2, r3, [sp, #32]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80010de:	f005 fca7 	bl	8006a30 <HAL_TIMEx_MasterConfigSynchronization>
 80010e2:	b108      	cbz	r0, 80010e8 <main+0x470>
 80010e4:	b672      	cpsid	i
  while (1)
 80010e6:	e7fe      	b.n	80010e6 <main+0x46e>
  sBreakInputConfig.Source = TIM_BREAKINPUTSOURCE_COMP1;
 80010e8:	2402      	movs	r4, #2
 80010ea:	2501      	movs	r5, #1
  sBreakInputConfig.Polarity = TIM_BREAKINPUTSOURCE_POLARITY_HIGH;
 80010ec:	900e      	str	r0, [sp, #56]	; 0x38
  if (HAL_TIMEx_ConfigBreakInput(&htim1, TIM_BREAKINPUT_BRK2, &sBreakInputConfig) != HAL_OK)
 80010ee:	aa0c      	add	r2, sp, #48	; 0x30
 80010f0:	485f      	ldr	r0, [pc, #380]	; (8001270 <main+0x5f8>)
 80010f2:	2102      	movs	r1, #2
  sBreakInputConfig.Source = TIM_BREAKINPUTSOURCE_COMP1;
 80010f4:	e9cd 450c 	strd	r4, r5, [sp, #48]	; 0x30
  if (HAL_TIMEx_ConfigBreakInput(&htim1, TIM_BREAKINPUT_BRK2, &sBreakInputConfig) != HAL_OK)
 80010f8:	f005 fd30 	bl	8006b5c <HAL_TIMEx_ConfigBreakInput>
 80010fc:	b108      	cbz	r0, 8001102 <main+0x48a>
 80010fe:	b672      	cpsid	i
  while (1)
 8001100:	e7fe      	b.n	8001100 <main+0x488>
  sBreakInputConfig.Source = TIM_BREAKINPUTSOURCE_COMP2;
 8001102:	2404      	movs	r4, #4
  if (HAL_TIMEx_ConfigBreakInput(&htim1, TIM_BREAKINPUT_BRK2, &sBreakInputConfig) != HAL_OK)
 8001104:	485a      	ldr	r0, [pc, #360]	; (8001270 <main+0x5f8>)
  sBreakInputConfig.Source = TIM_BREAKINPUTSOURCE_COMP2;
 8001106:	940c      	str	r4, [sp, #48]	; 0x30
  if (HAL_TIMEx_ConfigBreakInput(&htim1, TIM_BREAKINPUT_BRK2, &sBreakInputConfig) != HAL_OK)
 8001108:	aa0c      	add	r2, sp, #48	; 0x30
 800110a:	2102      	movs	r1, #2
 800110c:	f005 fd26 	bl	8006b5c <HAL_TIMEx_ConfigBreakInput>
 8001110:	b108      	cbz	r0, 8001116 <main+0x49e>
 8001112:	b672      	cpsid	i
  while (1)
 8001114:	e7fe      	b.n	8001114 <main+0x49c>
  sBreakInputConfig.Source = TIM_BREAKINPUTSOURCE_COMP4;
 8001116:	2310      	movs	r3, #16
  if (HAL_TIMEx_ConfigBreakInput(&htim1, TIM_BREAKINPUT_BRK2, &sBreakInputConfig) != HAL_OK)
 8001118:	4855      	ldr	r0, [pc, #340]	; (8001270 <main+0x5f8>)
  sBreakInputConfig.Source = TIM_BREAKINPUTSOURCE_COMP4;
 800111a:	930c      	str	r3, [sp, #48]	; 0x30
  if (HAL_TIMEx_ConfigBreakInput(&htim1, TIM_BREAKINPUT_BRK2, &sBreakInputConfig) != HAL_OK)
 800111c:	aa0c      	add	r2, sp, #48	; 0x30
 800111e:	2102      	movs	r1, #2
 8001120:	f005 fd1c 	bl	8006b5c <HAL_TIMEx_ConfigBreakInput>
 8001124:	b108      	cbz	r0, 800112a <main+0x4b2>
 8001126:	b672      	cpsid	i
  while (1)
 8001128:	e7fe      	b.n	8001128 <main+0x4b0>
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800112a:	2660      	movs	r6, #96	; 0x60
 800112c:	2700      	movs	r7, #0
 800112e:	e9cd 6716 	strd	r6, r7, [sp, #88]	; 0x58
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001132:	4602      	mov	r2, r0
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001134:	2600      	movs	r6, #0
 8001136:	2700      	movs	r7, #0
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001138:	901c      	str	r0, [sp, #112]	; 0x70
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800113a:	a916      	add	r1, sp, #88	; 0x58
 800113c:	484c      	ldr	r0, [pc, #304]	; (8001270 <main+0x5f8>)
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800113e:	e9cd 6718 	strd	r6, r7, [sp, #96]	; 0x60
 8001142:	e9cd 671a 	strd	r6, r7, [sp, #104]	; 0x68
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001146:	f005 fae5 	bl	8006714 <HAL_TIM_PWM_ConfigChannel>
 800114a:	b108      	cbz	r0, 8001150 <main+0x4d8>
 800114c:	b672      	cpsid	i
  while (1)
 800114e:	e7fe      	b.n	800114e <main+0x4d6>
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001150:	4847      	ldr	r0, [pc, #284]	; (8001270 <main+0x5f8>)
 8001152:	4622      	mov	r2, r4
 8001154:	a916      	add	r1, sp, #88	; 0x58
 8001156:	f005 fadd 	bl	8006714 <HAL_TIM_PWM_ConfigChannel>
 800115a:	b108      	cbz	r0, 8001160 <main+0x4e8>
 800115c:	b672      	cpsid	i
  while (1)
 800115e:	e7fe      	b.n	800115e <main+0x4e6>
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001160:	4843      	ldr	r0, [pc, #268]	; (8001270 <main+0x5f8>)
 8001162:	2208      	movs	r2, #8
 8001164:	a916      	add	r1, sp, #88	; 0x58
 8001166:	f005 fad5 	bl	8006714 <HAL_TIM_PWM_ConfigChannel>
 800116a:	b108      	cbz	r0, 8001170 <main+0x4f8>
 800116c:	b672      	cpsid	i
  while (1)
 800116e:	e7fe      	b.n	800116e <main+0x4f6>
  sConfigOC.OCMode = TIM_OCMODE_PWM2;
 8001170:	2370      	movs	r3, #112	; 0x70
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8001172:	483f      	ldr	r0, [pc, #252]	; (8001270 <main+0x5f8>)
  sConfigOC.OCMode = TIM_OCMODE_PWM2;
 8001174:	9316      	str	r3, [sp, #88]	; 0x58
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8001176:	220c      	movs	r2, #12
 8001178:	a916      	add	r1, sp, #88	; 0x58
 800117a:	f005 facb 	bl	8006714 <HAL_TIM_PWM_ConfigChannel>
 800117e:	b108      	cbz	r0, 8001184 <main+0x50c>
 8001180:	b672      	cpsid	i
  while (1)
 8001182:	e7fe      	b.n	8001182 <main+0x50a>
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_ENABLE;
 8001184:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8001188:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800118c:	e9cd 011e 	strd	r0, r1, [sp, #120]	; 0x78
 8001190:	2000      	movs	r0, #0
 8001192:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001196:	e9cd 0122 	strd	r0, r1, [sp, #136]	; 0x88
 800119a:	f04f 7080 	mov.w	r0, #16777216	; 0x1000000
 800119e:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 80011a2:	e9cd 0126 	strd	r0, r1, [sp, #152]	; 0x98
 80011a6:	2003      	movs	r0, #3
 80011a8:	2100      	movs	r1, #0
 80011aa:	e9cd 0128 	strd	r0, r1, [sp, #160]	; 0xa0
 80011ae:	f44f 7480 	mov.w	r4, #256	; 0x100
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80011b2:	2300      	movs	r3, #0
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80011b4:	482e      	ldr	r0, [pc, #184]	; (8001270 <main+0x5f8>)
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80011b6:	932a      	str	r3, [sp, #168]	; 0xa8
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_ENABLE;
 80011b8:	2544      	movs	r5, #68	; 0x44
 80011ba:	2600      	movs	r6, #0
 80011bc:	2700      	movs	r7, #0
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80011be:	a91e      	add	r1, sp, #120	; 0x78
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_ENABLE;
 80011c0:	e9cd 4520 	strd	r4, r5, [sp, #128]	; 0x80
 80011c4:	e9cd 6724 	strd	r6, r7, [sp, #144]	; 0x90
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80011c8:	f005 fc7a 	bl	8006ac0 <HAL_TIMEx_ConfigBreakDeadTime>
 80011cc:	4604      	mov	r4, r0
 80011ce:	b108      	cbz	r0, 80011d4 <main+0x55c>
 80011d0:	b672      	cpsid	i
  while (1)
 80011d2:	e7fe      	b.n	80011d2 <main+0x55a>
  htim4.Instance = TIM4;
 80011d4:	4d28      	ldr	r5, [pc, #160]	; (8001278 <main+0x600>)
  HAL_TIM_MspPostInit(&htim1);
 80011d6:	4826      	ldr	r0, [pc, #152]	; (8001270 <main+0x5f8>)
 80011d8:	f002 fb58 	bl	800388c <HAL_TIM_MspPostInit>
  htim4.Instance = TIM4;
 80011dc:	4a27      	ldr	r2, [pc, #156]	; (800127c <main+0x604>)
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80011de:	9412      	str	r4, [sp, #72]	; 0x48
  htim4.Init.Period = M1_HALL_TIM_PERIOD;
 80011e0:	f64f 73ff 	movw	r3, #65535	; 0xffff
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 80011e4:	4628      	mov	r0, r5
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80011e6:	e9cd 441e 	strd	r4, r4, [sp, #120]	; 0x78
 80011ea:	e9cd 4420 	strd	r4, r4, [sp, #128]	; 0x80
  TIM_HallSensor_InitTypeDef sConfig = {0};
 80011ee:	e9cd 4416 	strd	r4, r4, [sp, #88]	; 0x58
 80011f2:	e9cd 4418 	strd	r4, r4, [sp, #96]	; 0x60
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80011f6:	e9cd 4410 	strd	r4, r4, [sp, #64]	; 0x40
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80011fa:	e9c5 4401 	strd	r4, r4, [r5, #4]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80011fe:	612c      	str	r4, [r5, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001200:	61ac      	str	r4, [r5, #24]
  htim4.Instance = TIM4;
 8001202:	602a      	str	r2, [r5, #0]
  htim4.Init.Period = M1_HALL_TIM_PERIOD;
 8001204:	60eb      	str	r3, [r5, #12]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8001206:	f004 ff6d 	bl	80060e4 <HAL_TIM_Base_Init>
 800120a:	b108      	cbz	r0, 8001210 <main+0x598>
 800120c:	b672      	cpsid	i
  while (1)
 800120e:	e7fe      	b.n	800120e <main+0x596>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001210:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8001214:	a91e      	add	r1, sp, #120	; 0x78
 8001216:	4628      	mov	r0, r5
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001218:	931e      	str	r3, [sp, #120]	; 0x78
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 800121a:	f005 f86d 	bl	80062f8 <HAL_TIM_ConfigClockSource>
 800121e:	b108      	cbz	r0, 8001224 <main+0x5ac>
 8001220:	b672      	cpsid	i
  while (1)
 8001222:	e7fe      	b.n	8001222 <main+0x5aa>
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001224:	2300      	movs	r3, #0
 8001226:	220e      	movs	r2, #14
  if (HAL_TIMEx_HallSensor_Init(&htim4, &sConfig) != HAL_OK)
 8001228:	a916      	add	r1, sp, #88	; 0x58
 800122a:	4628      	mov	r0, r5
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 800122c:	e9cd 2318 	strd	r2, r3, [sp, #96]	; 0x60
 8001230:	e9cd 6716 	strd	r6, r7, [sp, #88]	; 0x58
  if (HAL_TIMEx_HallSensor_Init(&htim4, &sConfig) != HAL_OK)
 8001234:	f005 fb92 	bl	800695c <HAL_TIMEx_HallSensor_Init>
 8001238:	4603      	mov	r3, r0
 800123a:	b108      	cbz	r0, 8001240 <main+0x5c8>
 800123c:	b672      	cpsid	i
  while (1)
 800123e:	e7fe      	b.n	800123e <main+0x5c6>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_OC2REF;
 8001240:	2250      	movs	r2, #80	; 0x50
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001242:	a910      	add	r1, sp, #64	; 0x40
 8001244:	4628      	mov	r0, r5
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001246:	9312      	str	r3, [sp, #72]	; 0x48
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_OC2REF;
 8001248:	9210      	str	r2, [sp, #64]	; 0x40
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 800124a:	f005 fbf1 	bl	8006a30 <HAL_TIMEx_MasterConfigSynchronization>
 800124e:	4603      	mov	r3, r0
 8001250:	b1b0      	cbz	r0, 8001280 <main+0x608>
 8001252:	b672      	cpsid	i
  while (1)
 8001254:	e7fe      	b.n	8001254 <main+0x5dc>
 8001256:	bf00      	nop
 8001258:	200019dc 	.word	0x200019dc
 800125c:	40010300 	.word	0x40010300
 8001260:	20001874 	.word	0x20001874
 8001264:	40010304 	.word	0x40010304
 8001268:	2000197c 	.word	0x2000197c
 800126c:	40010308 	.word	0x40010308
 8001270:	20001b30 	.word	0x20001b30
 8001274:	40012c00 	.word	0x40012c00
 8001278:	200018c4 	.word	0x200018c4
 800127c:	40000800 	.word	0x40000800
  huart2.Instance = USART2;
 8001280:	4c32      	ldr	r4, [pc, #200]	; (800134c <main+0x6d4>)
 8001282:	4d33      	ldr	r5, [pc, #204]	; (8001350 <main+0x6d8>)
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001284:	60a0      	str	r0, [r4, #8]
  huart2.Init.BaudRate = 1843200;
 8001286:	f44f 11e1 	mov.w	r1, #1843200	; 0x1c2000
  huart2.Init.Mode = UART_MODE_TX_RX;
 800128a:	220c      	movs	r2, #12
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800128c:	4620      	mov	r0, r4
  huart2.Init.BaudRate = 1843200;
 800128e:	e9c4 5100 	strd	r5, r1, [r4]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001292:	e9c4 3303 	strd	r3, r3, [r4, #12]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001296:	e9c4 3306 	strd	r3, r3, [r4, #24]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 800129a:	e9c4 3308 	strd	r3, r3, [r4, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800129e:	62a3      	str	r3, [r4, #40]	; 0x28
  huart2.Init.Mode = UART_MODE_TX_RX;
 80012a0:	6162      	str	r2, [r4, #20]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80012a2:	f005 fefd 	bl	80070a0 <HAL_UART_Init>
 80012a6:	4601      	mov	r1, r0
 80012a8:	b108      	cbz	r0, 80012ae <main+0x636>
 80012aa:	b672      	cpsid	i
  while (1)
 80012ac:	e7fe      	b.n	80012ac <main+0x634>
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80012ae:	4620      	mov	r0, r4
 80012b0:	f005 ff80 	bl	80071b4 <HAL_UARTEx_SetTxFifoThreshold>
 80012b4:	4601      	mov	r1, r0
 80012b6:	b108      	cbz	r0, 80012bc <main+0x644>
 80012b8:	b672      	cpsid	i
  while (1)
 80012ba:	e7fe      	b.n	80012ba <main+0x642>
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80012bc:	4620      	mov	r0, r4
 80012be:	f005 ffb7 	bl	8007230 <HAL_UARTEx_SetRxFifoThreshold>
 80012c2:	b108      	cbz	r0, 80012c8 <main+0x650>
 80012c4:	b672      	cpsid	i
  while (1)
 80012c6:	e7fe      	b.n	80012c6 <main+0x64e>
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 80012c8:	4620      	mov	r0, r4
 80012ca:	f005 ff55 	bl	8007178 <HAL_UARTEx_DisableFifoMode>
 80012ce:	4604      	mov	r4, r0
 80012d0:	b108      	cbz	r0, 80012d6 <main+0x65e>
 80012d2:	b672      	cpsid	i
  while (1)
 80012d4:	e7fe      	b.n	80012d4 <main+0x65c>
  MX_MotorControl_Init();
 80012d6:	f000 fe3d 	bl	8001f54 <MX_MotorControl_Init>
  HAL_NVIC_SetPriority(USART2_IRQn, 3, 1);
 80012da:	2201      	movs	r2, #1
 80012dc:	2103      	movs	r1, #3
 80012de:	2026      	movs	r0, #38	; 0x26
 80012e0:	f003 fd36 	bl	8004d50 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(USART2_IRQn);
 80012e4:	2026      	movs	r0, #38	; 0x26
 80012e6:	f003 fd6b 	bl	8004dc0 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(DMA2_Channel2_IRQn, 3, 0);
 80012ea:	4622      	mov	r2, r4
 80012ec:	2103      	movs	r1, #3
 80012ee:	2039      	movs	r0, #57	; 0x39
 80012f0:	f003 fd2e 	bl	8004d50 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Channel2_IRQn);
 80012f4:	2039      	movs	r0, #57	; 0x39
 80012f6:	f003 fd63 	bl	8004dc0 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(TIM1_BRK_TIM15_IRQn, 4, 1);
 80012fa:	2201      	movs	r2, #1
 80012fc:	2104      	movs	r1, #4
 80012fe:	2018      	movs	r0, #24
 8001300:	f003 fd26 	bl	8004d50 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(TIM1_BRK_TIM15_IRQn);
 8001304:	2018      	movs	r0, #24
 8001306:	f003 fd5b 	bl	8004dc0 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, 0, 0);
 800130a:	4622      	mov	r2, r4
 800130c:	4621      	mov	r1, r4
 800130e:	2019      	movs	r0, #25
 8001310:	f003 fd1e 	bl	8004d50 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 8001314:	2019      	movs	r0, #25
 8001316:	f003 fd53 	bl	8004dc0 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(ADC1_2_IRQn, 2, 0);
 800131a:	4622      	mov	r2, r4
 800131c:	2102      	movs	r1, #2
 800131e:	2012      	movs	r0, #18
 8001320:	f003 fd16 	bl	8004d50 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 8001324:	2012      	movs	r0, #18
 8001326:	f003 fd4b 	bl	8004dc0 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(TIM4_IRQn, 3, 0);
 800132a:	4622      	mov	r2, r4
 800132c:	2103      	movs	r1, #3
 800132e:	201e      	movs	r0, #30
 8001330:	f003 fd0e 	bl	8004d50 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8001334:	201e      	movs	r0, #30
 8001336:	f003 fd43 	bl	8004dc0 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 3, 0);
 800133a:	2028      	movs	r0, #40	; 0x28
 800133c:	4622      	mov	r2, r4
 800133e:	2103      	movs	r1, #3
 8001340:	f003 fd06 	bl	8004d50 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001344:	2028      	movs	r0, #40	; 0x28
 8001346:	f003 fd3b 	bl	8004dc0 <HAL_NVIC_EnableIRQ>
  while (1)
 800134a:	e7fe      	b.n	800134a <main+0x6d2>
 800134c:	20001ba0 	.word	0x20001ba0
 8001350:	40004400 	.word	0x40004400

08001354 <Error_Handler>:
 8001354:	b672      	cpsid	i
  while (1)
 8001356:	e7fe      	b.n	8001356 <Error_Handler+0x2>

08001358 <MC_StartMotor1>:
  *
  * @retval returns true if the command is successfully executed, false otherwise.
  */
__weak bool MC_StartMotor1(void)
{
	return MCI_StartMotor( pMCI[M1] );
 8001358:	4b01      	ldr	r3, [pc, #4]	; (8001360 <MC_StartMotor1+0x8>)
 800135a:	6818      	ldr	r0, [r3, #0]
 800135c:	f000 b888 	b.w	8001470 <MCI_StartMotor>
 8001360:	20001cc0 	.word	0x20001cc0

08001364 <MC_StopMotor1>:
  *
  * @retval returns true if the command is successfully executed, false otherwise.
  */
__weak bool MC_StopMotor1(void)
{
	return MCI_StopMotor( pMCI[M1] );
 8001364:	4b01      	ldr	r3, [pc, #4]	; (800136c <MC_StopMotor1+0x8>)
 8001366:	6818      	ldr	r0, [r3, #0]
 8001368:	f000 b898 	b.w	800149c <MCI_StopMotor>
 800136c:	20001cc0 	.word	0x20001cc0

08001370 <MC_GetSTMStateMotor1>:
/**
 * @brief returns the current state of Motor 1 state machine
 */
__weak MCI_State_t  MC_GetSTMStateMotor1(void)
{
	return MCI_GetSTMState( pMCI[M1] );
 8001370:	4b01      	ldr	r3, [pc, #4]	; (8001378 <MC_GetSTMStateMotor1+0x8>)
 8001372:	6818      	ldr	r0, [r3, #0]
 8001374:	f000 b876 	b.w	8001464 <MCI_GetSTMState>
 8001378:	20001cc0 	.word	0x20001cc0

0800137c <MCI_Init>:
  * @param  pSTC the speed and torque controller used by the MCI.
  * @param  pFOCVars pointer to FOC vars to be used by MCI.
  * @retval none.
  */
__weak void MCI_Init(MCI_Handle_t *pHandle, SpeednTorqCtrl_Handle_t *pSTC, pFOCVars_t pFOCVars, PWMC_Handle_t *pPWMHandle )
{
 800137c:	b410      	push	{r4}
    pHandle->pSTC = pSTC;
    pHandle->pFOCVars = pFOCVars;
    pHandle->pPWM = pPWMHandle;

    /* Buffer related initialization */
    pHandle->lastCommand = MCI_NOCOMMANDSYET;
 800137e:	2400      	movs	r4, #0
 8001380:	7304      	strb	r4, [r0, #12]
    pHandle->hFinalSpeed = 0;
 8001382:	81c4      	strh	r4, [r0, #14]
    pHandle->hFinalTorque = 0;
 8001384:	8204      	strh	r4, [r0, #16]
    pHandle->hDurationms = 0;
 8001386:	82c4      	strh	r4, [r0, #22]
    pHandle->CommandState = MCI_BUFFER_EMPTY;
    pHandle->DirectCommand = MCI_NO_COMMAND;
 8001388:	6184      	str	r4, [r0, #24]
    pHandle->State = IDLE;
    pHandle->CurrentFaults = MC_NO_FAULTS;
    pHandle->PastFaults = MC_NO_FAULTS;
 800138a:	8384      	strh	r4, [r0, #28]
    pHandle->CommandState = MCI_BUFFER_EMPTY;
 800138c:	7784      	strb	r4, [r0, #30]
    pHandle->pFOCVars = pFOCVars;
 800138e:	e9c0 1200 	strd	r1, r2, [r0]
#ifdef NULL_PTR_MC_INT
  }
#endif
}
 8001392:	f85d 4b04 	ldr.w	r4, [sp], #4
    pHandle->pPWM = pPWMHandle;
 8001396:	6083      	str	r3, [r0, #8]
}
 8001398:	4770      	bx	lr
 800139a:	bf00      	nop

0800139c <MCI_ExecSpeedRamp>:
  *         is possible to set 0 to perform an instantaneous change in the
  *         value.
  * @retval none.
  */
__weak void MCI_ExecSpeedRamp(MCI_Handle_t *pHandle,  int16_t hFinalSpeed, uint16_t hDurationms)
{
 800139c:	b410      	push	{r4}
  {
#endif
    pHandle->lastCommand = MCI_CMD_EXECSPEEDRAMP;
    pHandle->hFinalSpeed = hFinalSpeed;
    pHandle->hDurationms = hDurationms;
    pHandle->CommandState = MCI_COMMAND_NOT_ALREADY_EXECUTED;
 800139e:	f240 1301 	movw	r3, #257	; 0x101
    pHandle->lastCommand = MCI_CMD_EXECSPEEDRAMP;
 80013a2:	2401      	movs	r4, #1
 80013a4:	7304      	strb	r4, [r0, #12]
    pHandle->hFinalSpeed = hFinalSpeed;
 80013a6:	81c1      	strh	r1, [r0, #14]
    pHandle->LastModalitySetByUser = STC_SPEED_MODE;
#ifdef NULL_PTR_MC_INT
  }
#endif
}
 80013a8:	f85d 4b04 	ldr.w	r4, [sp], #4
    pHandle->hDurationms = hDurationms;
 80013ac:	82c2      	strh	r2, [r0, #22]
    pHandle->CommandState = MCI_COMMAND_NOT_ALREADY_EXECUTED;
 80013ae:	83c3      	strh	r3, [r0, #30]
}
 80013b0:	4770      	bx	lr
 80013b2:	bf00      	nop

080013b4 <MCI_ExecTorqueRamp>:
  *         is possible to set 0 to perform an instantaneous change in the
  *         value.
  * @retval none.
  */
__weak void MCI_ExecTorqueRamp(MCI_Handle_t *pHandle,  int16_t hFinalTorque, uint16_t hDurationms)
{
 80013b4:	b410      	push	{r4}
  {
#endif
    pHandle->lastCommand = MCI_CMD_EXECTORQUERAMP;
    pHandle->hFinalTorque = hFinalTorque;
    pHandle->hDurationms = hDurationms;
    pHandle->CommandState = MCI_COMMAND_NOT_ALREADY_EXECUTED;
 80013b6:	2301      	movs	r3, #1
    pHandle->lastCommand = MCI_CMD_EXECTORQUERAMP;
 80013b8:	2402      	movs	r4, #2
 80013ba:	7304      	strb	r4, [r0, #12]
    pHandle->hFinalTorque = hFinalTorque;
 80013bc:	8201      	strh	r1, [r0, #16]
    pHandle->LastModalitySetByUser = STC_TORQUE_MODE;
#ifdef NULL_PTR_MC_INT
  }
#endif
}
 80013be:	f85d 4b04 	ldr.w	r4, [sp], #4
    pHandle->hDurationms = hDurationms;
 80013c2:	82c2      	strh	r2, [r0, #22]
    pHandle->CommandState = MCI_COMMAND_NOT_ALREADY_EXECUTED;
 80013c4:	83c3      	strh	r3, [r0, #30]
}
 80013c6:	4770      	bx	lr

080013c8 <MCI_SetCurrentReferences>:
  * @param  Iqdref current references on qd reference frame in qd_t
  *         format.
  * @retval none.
  */
__weak void MCI_SetCurrentReferences(MCI_Handle_t *pHandle, qd_t Iqdref)
{
 80013c8:	b082      	sub	sp, #8
    /* Nothing to do */
  }
  else
  {
#endif
    pHandle->lastCommand = MCI_CMD_SETCURRENTREFERENCES;
 80013ca:	2203      	movs	r2, #3
    pHandle->Iqdref.q = Iqdref.q;
    pHandle->Iqdref.d = Iqdref.d;
    pHandle->CommandState = MCI_COMMAND_NOT_ALREADY_EXECUTED;
 80013cc:	2301      	movs	r3, #1
    pHandle->Iqdref.q = Iqdref.q;
 80013ce:	f8c0 1012 	str.w	r1, [r0, #18]
    pHandle->lastCommand = MCI_CMD_SETCURRENTREFERENCES;
 80013d2:	7302      	strb	r2, [r0, #12]
    pHandle->CommandState = MCI_COMMAND_NOT_ALREADY_EXECUTED;
 80013d4:	83c3      	strh	r3, [r0, #30]
    pHandle->LastModalitySetByUser = STC_TORQUE_MODE;
#ifdef NULL_PTR_MC_INT
  }
#endif
}
 80013d6:	b002      	add	sp, #8
 80013d8:	4770      	bx	lr
 80013da:	bf00      	nop

080013dc <MCI_FaultProcessing>:
 * @retval State_t New state machine state after fault processing
 */
__weak void MCI_FaultProcessing(MCI_Handle_t *pHandle, uint16_t hSetErrors, uint16_t hResetErrors)
{
  /* Set current errors */
  pHandle->CurrentFaults = (pHandle->CurrentFaults | hSetErrors ) & (~hResetErrors);
 80013dc:	8b43      	ldrh	r3, [r0, #26]
{
 80013de:	b410      	push	{r4}
  pHandle->PastFaults |= hSetErrors;
 80013e0:	8b84      	ldrh	r4, [r0, #28]
  pHandle->CurrentFaults = (pHandle->CurrentFaults | hSetErrors ) & (~hResetErrors);
 80013e2:	430b      	orrs	r3, r1
 80013e4:	ea23 0302 	bic.w	r3, r3, r2
  pHandle->PastFaults |= hSetErrors;
 80013e8:	4321      	orrs	r1, r4
  pHandle->CurrentFaults = (pHandle->CurrentFaults | hSetErrors ) & (~hResetErrors);
 80013ea:	8343      	strh	r3, [r0, #26]

  return;
}
 80013ec:	f85d 4b04 	ldr.w	r4, [sp], #4
  pHandle->PastFaults |= hSetErrors;
 80013f0:	8381      	strh	r1, [r0, #28]
}
 80013f2:	4770      	bx	lr

080013f4 <MCI_ExecBufferedCommands>:
    /* Nothing to do */
  }
  else
  {
#endif
    if ( pHandle->CommandState == MCI_COMMAND_NOT_ALREADY_EXECUTED )
 80013f4:	7f83      	ldrb	r3, [r0, #30]
 80013f6:	2b01      	cmp	r3, #1
 80013f8:	d000      	beq.n	80013fc <MCI_ExecBufferedCommands+0x8>
 80013fa:	4770      	bx	lr
{
 80013fc:	b510      	push	{r4, lr}
    {
      bool commandHasBeenExecuted = false;
      switch (pHandle->lastCommand)
 80013fe:	7b01      	ldrb	r1, [r0, #12]
 8001400:	2902      	cmp	r1, #2
 8001402:	4604      	mov	r4, r0
 8001404:	d006      	beq.n	8001414 <MCI_ExecBufferedCommands+0x20>
 8001406:	2903      	cmp	r1, #3
 8001408:	d024      	beq.n	8001454 <MCI_ExecBufferedCommands+0x60>
 800140a:	2901      	cmp	r1, #1
 800140c:	d014      	beq.n	8001438 <MCI_ExecBufferedCommands+0x44>
      {
        pHandle->CommandState = MCI_COMMAND_EXECUTED_SUCCESFULLY;
      }
      else
      {
        pHandle->CommandState = MCI_COMMAND_EXECUTED_UNSUCCESFULLY;
 800140e:	2303      	movs	r3, #3
 8001410:	77a3      	strb	r3, [r4, #30]
      }
    }
#ifdef NULL_PTR_MC_INT
  }
#endif
}
 8001412:	bd10      	pop	{r4, pc}
          pHandle->pFOCVars->bDriveInput = INTERNAL;
 8001414:	6843      	ldr	r3, [r0, #4]
 8001416:	2100      	movs	r1, #0
 8001418:	f883 1024 	strb.w	r1, [r3, #36]	; 0x24
          STC_SetControlMode(pHandle->pSTC, STC_TORQUE_MODE);
 800141c:	6800      	ldr	r0, [r0, #0]
 800141e:	f007 ff73 	bl	8009308 <STC_SetControlMode>
          commandHasBeenExecuted = STC_ExecRamp(pHandle->pSTC, pHandle->hFinalTorque, pHandle->hDurationms);
 8001422:	8ae2      	ldrh	r2, [r4, #22]
 8001424:	f9b4 1010 	ldrsh.w	r1, [r4, #16]
 8001428:	6820      	ldr	r0, [r4, #0]
 800142a:	f007 ff71 	bl	8009310 <STC_ExecRamp>
      if (commandHasBeenExecuted)
 800142e:	2800      	cmp	r0, #0
 8001430:	d0ed      	beq.n	800140e <MCI_ExecBufferedCommands+0x1a>
        pHandle->CommandState = MCI_COMMAND_EXECUTED_SUCCESFULLY;
 8001432:	2302      	movs	r3, #2
 8001434:	77a3      	strb	r3, [r4, #30]
}
 8001436:	bd10      	pop	{r4, pc}
          pHandle->pFOCVars->bDriveInput = INTERNAL;
 8001438:	6843      	ldr	r3, [r0, #4]
 800143a:	2200      	movs	r2, #0
 800143c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
          STC_SetControlMode(pHandle->pSTC, STC_SPEED_MODE);
 8001440:	6800      	ldr	r0, [r0, #0]
 8001442:	f007 ff61 	bl	8009308 <STC_SetControlMode>
          commandHasBeenExecuted = STC_ExecRamp(pHandle->pSTC, pHandle->hFinalSpeed, pHandle->hDurationms);
 8001446:	8ae2      	ldrh	r2, [r4, #22]
 8001448:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800144c:	6820      	ldr	r0, [r4, #0]
 800144e:	f007 ff5f 	bl	8009310 <STC_ExecRamp>
          break;
 8001452:	e7ec      	b.n	800142e <MCI_ExecBufferedCommands+0x3a>
          pHandle->pFOCVars->bDriveInput = EXTERNAL;
 8001454:	6842      	ldr	r2, [r0, #4]
 8001456:	f882 3024 	strb.w	r3, [r2, #36]	; 0x24
          pHandle->pFOCVars->Iqdref = pHandle->Iqdref;
 800145a:	f8d0 3012 	ldr.w	r3, [r0, #18]
 800145e:	6113      	str	r3, [r2, #16]
      if (commandHasBeenExecuted)
 8001460:	e7e7      	b.n	8001432 <MCI_ExecBufferedCommands+0x3e>
 8001462:	bf00      	nop

08001464 <MCI_GetSTMState>:
  * @retval State_t It returns the current state of the related pSTM object.
  */
__weak MCI_State_t  MCI_GetSTMState(MCI_Handle_t *pHandle)
{
  return (pHandle->State);
}
 8001464:	7e40      	ldrb	r0, [r0, #25]
 8001466:	4770      	bx	lr

08001468 <MCI_GetOccurredFaults>:
  * \n\link Fault_generation_error_codes Returned error codes are listed here \endlink
  */
__weak uint16_t MCI_GetOccurredFaults(MCI_Handle_t *pHandle)
{
  return ((uint16_t)pHandle->PastFaults);
}
 8001468:	8b80      	ldrh	r0, [r0, #28]
 800146a:	4770      	bx	lr

0800146c <MCI_GetCurrentFaults>:
  * \n\link Fault_generation_error_codes Returned error codes are listed here \endlink
  */
__weak uint16_t MCI_GetCurrentFaults(MCI_Handle_t *pHandle)
{
  return ((uint16_t)pHandle->CurrentFaults);
}
 800146c:	8b40      	ldrh	r0, [r0, #26]
 800146e:	4770      	bx	lr

08001470 <MCI_StartMotor>:
{
 8001470:	b510      	push	{r4, lr}
 8001472:	4604      	mov	r4, r0
  if ((IDLE == MCI_GetSTMState(pHandle)) &&
 8001474:	f7ff fff6 	bl	8001464 <MCI_GetSTMState>
 8001478:	b108      	cbz	r0, 800147e <MCI_StartMotor+0xe>
    RetVal = false;
 800147a:	2000      	movs	r0, #0
}
 800147c:	bd10      	pop	{r4, pc}
      (MC_NO_FAULTS == MCI_GetOccurredFaults(pHandle)) &&
 800147e:	4620      	mov	r0, r4
 8001480:	f7ff fff2 	bl	8001468 <MCI_GetOccurredFaults>
  if ((IDLE == MCI_GetSTMState(pHandle)) &&
 8001484:	2800      	cmp	r0, #0
 8001486:	d1f8      	bne.n	800147a <MCI_StartMotor+0xa>
      (MC_NO_FAULTS == MCI_GetCurrentFaults(pHandle)))
 8001488:	4620      	mov	r0, r4
 800148a:	f7ff ffef 	bl	800146c <MCI_GetCurrentFaults>
      (MC_NO_FAULTS == MCI_GetOccurredFaults(pHandle)) &&
 800148e:	2800      	cmp	r0, #0
 8001490:	d1f3      	bne.n	800147a <MCI_StartMotor+0xa>
    pHandle->DirectCommand = MCI_START;
 8001492:	2001      	movs	r0, #1
 8001494:	7620      	strb	r0, [r4, #24]
    pHandle->CommandState = MCI_COMMAND_NOT_ALREADY_EXECUTED;
 8001496:	77a0      	strb	r0, [r4, #30]
}
 8001498:	bd10      	pop	{r4, pc}
 800149a:	bf00      	nop

0800149c <MCI_StopMotor>:
{
 800149c:	b538      	push	{r3, r4, r5, lr}
 800149e:	4605      	mov	r5, r0
  State = MCI_GetSTMState(pHandle);
 80014a0:	f7ff ffe0 	bl	8001464 <MCI_GetSTMState>
  if (IDLE == State  || ICLWAIT == State)
 80014a4:	b150      	cbz	r0, 80014bc <MCI_StopMotor+0x20>
 80014a6:	f1b0 040c 	subs.w	r4, r0, #12
  if ((MC_NO_FAULTS == MCI_GetOccurredFaults(pHandle)) &&
 80014aa:	4628      	mov	r0, r5
  if (IDLE == State  || ICLWAIT == State)
 80014ac:	bf18      	it	ne
 80014ae:	2401      	movne	r4, #1
  if ((MC_NO_FAULTS == MCI_GetOccurredFaults(pHandle)) &&
 80014b0:	f7ff ffda 	bl	8001468 <MCI_GetOccurredFaults>
 80014b4:	b140      	cbz	r0, 80014c8 <MCI_StopMotor+0x2c>
    RetVal = false;
 80014b6:	2400      	movs	r4, #0
}
 80014b8:	4620      	mov	r0, r4
 80014ba:	bd38      	pop	{r3, r4, r5, pc}
    status = false;
 80014bc:	4604      	mov	r4, r0
  if ((MC_NO_FAULTS == MCI_GetOccurredFaults(pHandle)) &&
 80014be:	4628      	mov	r0, r5
 80014c0:	f7ff ffd2 	bl	8001468 <MCI_GetOccurredFaults>
 80014c4:	2800      	cmp	r0, #0
 80014c6:	d1f6      	bne.n	80014b6 <MCI_StopMotor+0x1a>
      (MC_NO_FAULTS == MCI_GetCurrentFaults(pHandle)) &&
 80014c8:	4628      	mov	r0, r5
 80014ca:	f7ff ffcf 	bl	800146c <MCI_GetCurrentFaults>
  if ((MC_NO_FAULTS == MCI_GetOccurredFaults(pHandle)) &&
 80014ce:	2800      	cmp	r0, #0
 80014d0:	d1f1      	bne.n	80014b6 <MCI_StopMotor+0x1a>
      (MC_NO_FAULTS == MCI_GetCurrentFaults(pHandle)) &&
 80014d2:	2c00      	cmp	r4, #0
 80014d4:	d0ef      	beq.n	80014b6 <MCI_StopMotor+0x1a>
    pHandle->DirectCommand = MCI_STOP;
 80014d6:	2305      	movs	r3, #5
 80014d8:	762b      	strb	r3, [r5, #24]
    RetVal = true;
 80014da:	e7ed      	b.n	80014b8 <MCI_StopMotor+0x1c>

080014dc <MCI_FaultAcknowledged>:
{
 80014dc:	b510      	push	{r4, lr}
 80014de:	4604      	mov	r4, r0
  if ((FAULT_OVER == MCI_GetSTMState(pHandle)) && (MC_NO_FAULTS == MCI_GetCurrentFaults(pHandle)))
 80014e0:	f7ff ffc0 	bl	8001464 <MCI_GetSTMState>
 80014e4:	280b      	cmp	r0, #11
 80014e6:	d001      	beq.n	80014ec <MCI_FaultAcknowledged+0x10>
    RetVal = false;
 80014e8:	2000      	movs	r0, #0
}
 80014ea:	bd10      	pop	{r4, pc}
  if ((FAULT_OVER == MCI_GetSTMState(pHandle)) && (MC_NO_FAULTS == MCI_GetCurrentFaults(pHandle)))
 80014ec:	4620      	mov	r0, r4
 80014ee:	f7ff ffbd 	bl	800146c <MCI_GetCurrentFaults>
 80014f2:	2800      	cmp	r0, #0
 80014f4:	d1f8      	bne.n	80014e8 <MCI_FaultAcknowledged+0xc>
    pHandle->DirectCommand = MCI_ACK_FAULTS;
 80014f6:	2302      	movs	r3, #2
 80014f8:	7623      	strb	r3, [r4, #24]
    pHandle->PastFaults = MC_NO_FAULTS;
 80014fa:	83a0      	strh	r0, [r4, #28]
    RetVal = true;
 80014fc:	2001      	movs	r0, #1
}
 80014fe:	bd10      	pop	{r4, pc}

08001500 <MCI_GetFaultState>:
  */
__weak uint32_t MCI_GetFaultState(MCI_Handle_t *pHandle)
{
  uint32_t LocalFaultState;

  LocalFaultState = (uint32_t)(pHandle->PastFaults);
 8001500:	8b83      	ldrh	r3, [r0, #28]
  LocalFaultState |= (uint32_t)(pHandle->CurrentFaults) << 16;
 8001502:	8b40      	ldrh	r0, [r0, #26]

  return (LocalFaultState);
}
 8001504:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8001508:	4770      	bx	lr
 800150a:	bf00      	nop

0800150c <MCI_GetControlMode>:
#ifdef NULL_PTR_MC_INT
  return ((MC_NULL == pHandle) ? STC_TORQUE_MODE : pHandle->LastModalitySetByUser);
#else
  return (pHandle->LastModalitySetByUser);
#endif
}
 800150c:	7fc0      	ldrb	r0, [r0, #31]
 800150e:	4770      	bx	lr

08001510 <MCI_GetLastRampFinalSpeed>:
  }
  return (retVal);
#else
  return (pHandle->hFinalSpeed);
#endif
}
 8001510:	f9b0 000e 	ldrsh.w	r0, [r0, #14]
 8001514:	4770      	bx	lr
 8001516:	bf00      	nop

08001518 <MCI_GetLastRampFinalTorque>:
  }
  return (retVal);
#else
  return (pHandle->hFinalTorque);
#endif
}
 8001518:	f9b0 0010 	ldrsh.w	r0, [r0, #16]
 800151c:	4770      	bx	lr
 800151e:	bf00      	nop

08001520 <MCI_GetLastRampFinalDuration>:
  }
  return (retVal);
#else
  return (pHandle->hDurationms);
#endif
}
 8001520:	8ac0      	ldrh	r0, [r0, #22]
 8001522:	4770      	bx	lr

08001524 <MCI_StopRamp>:
    /* Nothing to do */
  }
  else
  {
#endif
    STC_StopRamp(pHandle->pSTC);
 8001524:	6800      	ldr	r0, [r0, #0]
 8001526:	f007 bf35 	b.w	8009394 <STC_StopRamp>
 800152a:	bf00      	nop

0800152c <MCI_GetAvrgMecSpeedUnit>:
  *         the unit defined by #SPEED_UNIT and related to the sensor actually
  *         used by FOC algorithm
  * @param  pHandle Pointer on the component instance to work on.
  */
__weak int16_t MCI_GetAvrgMecSpeedUnit(MCI_Handle_t *pHandle)
{
 800152c:	b508      	push	{r3, lr}
    temp_speed = 0;
  }
  else
  {
#endif
    SpeednPosFdbk_Handle_t * SpeedSensor = STC_GetSpeedSensor(pHandle->pSTC);
 800152e:	6800      	ldr	r0, [r0, #0]
 8001530:	f007 fed8 	bl	80092e4 <STC_GetSpeedSensor>
    temp_speed = SPD_GetAvrgMecSpeedUnit(SpeedSensor);
#ifdef NULL_PTR_MC_INT
  }
#endif
  return (temp_speed);
}
 8001534:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    temp_speed = SPD_GetAvrgMecSpeedUnit(SpeedSensor);
 8001538:	f007 be82 	b.w	8009240 <SPD_GetAvrgMecSpeedUnit>

0800153c <MCI_GetMecSpeedRefUnit>:
__weak int16_t MCI_GetMecSpeedRefUnit(MCI_Handle_t *pHandle)
{
#ifdef NULL_PTR_MC_INT
  return ((MC_NULL == pHandle) ? 0 : STC_GetMecSpeedRefUnit(pHandle->pSTC));
#else
  return (STC_GetMecSpeedRefUnit(pHandle->pSTC));
 800153c:	6800      	ldr	r0, [r0, #0]
 800153e:	f007 bedb 	b.w	80092f8 <STC_GetMecSpeedRefUnit>
 8001542:	bf00      	nop

08001544 <MCI_GetIab>:
  {
    tempVal = pHandle->pFOCVars->Iab;
  }
  return (tempVal);
#else
  return (pHandle->pFOCVars->Iab);
 8001544:	6842      	ldr	r2, [r0, #4]
 8001546:	6810      	ldr	r0, [r2, #0]
 8001548:	2300      	movs	r3, #0
 800154a:	b282      	uxth	r2, r0
 800154c:	f362 030f 	bfi	r3, r2, #0, #16
 8001550:	0c00      	lsrs	r0, r0, #16
 8001552:	f360 431f 	bfi	r3, r0, #16, #16
{
 8001556:	b082      	sub	sp, #8
#endif
}
 8001558:	4618      	mov	r0, r3
 800155a:	b002      	add	sp, #8
 800155c:	4770      	bx	lr
 800155e:	bf00      	nop

08001560 <MCI_GetIalphabeta>:
  {
    tempVal = pHandle->pFOCVars->Ialphabeta;
  }
  return (tempVal);
#else
  return (pHandle->pFOCVars->Ialphabeta);
 8001560:	6842      	ldr	r2, [r0, #4]
 8001562:	6850      	ldr	r0, [r2, #4]
 8001564:	2300      	movs	r3, #0
 8001566:	b282      	uxth	r2, r0
 8001568:	f362 030f 	bfi	r3, r2, #0, #16
 800156c:	0c00      	lsrs	r0, r0, #16
 800156e:	f360 431f 	bfi	r3, r0, #16, #16
{
 8001572:	b082      	sub	sp, #8
#endif
}
 8001574:	4618      	mov	r0, r3
 8001576:	b002      	add	sp, #8
 8001578:	4770      	bx	lr
 800157a:	bf00      	nop

0800157c <MCI_GetIqd>:
  {
    tempVal = pHandle->pFOCVars->Iqd;
  }
  return (tempVal);
#else
  return (pHandle->pFOCVars->Iqd);
 800157c:	6842      	ldr	r2, [r0, #4]
 800157e:	68d0      	ldr	r0, [r2, #12]
 8001580:	2300      	movs	r3, #0
 8001582:	b282      	uxth	r2, r0
 8001584:	f362 030f 	bfi	r3, r2, #0, #16
 8001588:	0c00      	lsrs	r0, r0, #16
 800158a:	f360 431f 	bfi	r3, r0, #16, #16
{
 800158e:	b082      	sub	sp, #8
#endif
}
 8001590:	4618      	mov	r0, r3
 8001592:	b002      	add	sp, #8
 8001594:	4770      	bx	lr
 8001596:	bf00      	nop

08001598 <MCI_GetIqdref>:
  {
    tempVal = pHandle->pFOCVars->Iqdref;
  }
  return (tempVal);
#else
  return (pHandle->pFOCVars->Iqdref);
 8001598:	6842      	ldr	r2, [r0, #4]
 800159a:	6910      	ldr	r0, [r2, #16]
 800159c:	2300      	movs	r3, #0
 800159e:	b282      	uxth	r2, r0
 80015a0:	f362 030f 	bfi	r3, r2, #0, #16
 80015a4:	0c00      	lsrs	r0, r0, #16
 80015a6:	f360 431f 	bfi	r3, r0, #16, #16
{
 80015aa:	b082      	sub	sp, #8
#endif
}
 80015ac:	4618      	mov	r0, r3
 80015ae:	b002      	add	sp, #8
 80015b0:	4770      	bx	lr
 80015b2:	bf00      	nop

080015b4 <MCI_GetVqd>:
  {
    tempVal = pHandle->pFOCVars->Vqd;
  }
  return (tempVal);
#else
  return (pHandle->pFOCVars->Vqd);
 80015b4:	6842      	ldr	r2, [r0, #4]
 80015b6:	f8d2 0016 	ldr.w	r0, [r2, #22]
 80015ba:	2300      	movs	r3, #0
 80015bc:	b282      	uxth	r2, r0
 80015be:	f362 030f 	bfi	r3, r2, #0, #16
 80015c2:	0c00      	lsrs	r0, r0, #16
 80015c4:	f360 431f 	bfi	r3, r0, #16, #16
{
 80015c8:	b082      	sub	sp, #8
#endif
}
 80015ca:	4618      	mov	r0, r3
 80015cc:	b002      	add	sp, #8
 80015ce:	4770      	bx	lr

080015d0 <MCI_GetValphabeta>:
  {
    tempVal = pHandle->pFOCVars->Valphabeta;
  }
  return (tempVal);
#else
  return (pHandle->pFOCVars->Valphabeta);
 80015d0:	6842      	ldr	r2, [r0, #4]
 80015d2:	f8d2 001a 	ldr.w	r0, [r2, #26]
 80015d6:	2300      	movs	r3, #0
 80015d8:	b282      	uxth	r2, r0
 80015da:	f362 030f 	bfi	r3, r2, #0, #16
 80015de:	0c00      	lsrs	r0, r0, #16
 80015e0:	f360 431f 	bfi	r3, r0, #16, #16
{
 80015e4:	b082      	sub	sp, #8
#endif
}
 80015e6:	4618      	mov	r0, r3
 80015e8:	b002      	add	sp, #8
 80015ea:	4770      	bx	lr

080015ec <MCI_GetTeref>:
__weak int16_t MCI_GetTeref(MCI_Handle_t *pHandle)
{
#ifdef NULL_PTR_MC_INT
  return ((MC_NULL == pHandle) ? 0 : pHandle->pFOCVars->hTeref);
#else
  return (pHandle->pFOCVars->hTeref);
 80015ec:	6843      	ldr	r3, [r0, #4]
#endif
}
 80015ee:	f9b3 001e 	ldrsh.w	r0, [r3, #30]
 80015f2:	4770      	bx	lr

080015f4 <MCI_Clear_Iqdref>:
  * @brief  It re-initializes Iqdref variables with their default values.
  * @param  pHandle Pointer on the component instance to work on.
  * @retval none
  */
__weak void MCI_Clear_Iqdref(MCI_Handle_t *pHandle)
{
 80015f4:	b510      	push	{r4, lr}
    /* Nothing to do */
  }
  else
  {
#endif
    pHandle->pFOCVars->Iqdref = STC_GetDefaultIqdref(pHandle->pSTC);
 80015f6:	e9d0 0400 	ldrd	r0, r4, [r0]
 80015fa:	f007 fefd 	bl	80093f8 <STC_GetDefaultIqdref>
 80015fe:	f3c0 430f 	ubfx	r3, r0, #16, #16
 8001602:	8220      	strh	r0, [r4, #16]
 8001604:	8263      	strh	r3, [r4, #18]
#ifdef NULL_PTR_MC_INT
  }
#endif
}
 8001606:	bd10      	pop	{r4, pc}

08001608 <MCM_Clarke>:
  *                       beta = -(2*b+a)/sqrt(3)
  * @param  Input: stator values a and b in ab_t format
  * @retval Stator values alpha and beta in alphabeta_t format
  */
__weak alphabeta_t MCM_Clarke(ab_t Input)
{
 8001608:	b203      	sxth	r3, r0
  /* qIalpha = qIas*/
  Output.alpha = Input.a;

  a_divSQRT3_tmp = divSQRT_3 * ((int32_t)Input.a);

  b_divSQRT3_tmp = divSQRT_3 * ((int32_t)Input.b);
 800160a:	f644 11e6 	movw	r1, #18918	; 0x49e6
 800160e:	f3c0 400f 	ubfx	r0, r0, #16, #16
  a_divSQRT3_tmp = divSQRT_3 * ((int32_t)Input.a);
 8001612:	fb13 f201 	smulbb	r2, r3, r1
  b_divSQRT3_tmp = divSQRT_3 * ((int32_t)Input.b);
 8001616:	fb10 f101 	smulbb	r1, r0, r1
#ifndef FULL_MISRA_C_COMPLIANCY_MC_MATH
  /* WARNING: the below instruction is not MISRA compliant, user should verify
    that Cortex-M3 assembly instruction ASR (arithmetic shift right) is used by
    the compiler to perform the shift (instead of LSR logical shift right) */
  //cstat !MISRAC2012-Rule-1.3_n !ATH-shift-neg !MISRAC2012-Rule-10.1_R6
  wbeta_tmp = (-(a_divSQRT3_tmp) - (b_divSQRT3_tmp) - (b_divSQRT3_tmp)) >> 15;
 800161a:	4250      	negs	r0, r2
 800161c:	eba0 0041 	sub.w	r0, r0, r1, lsl #1
#else
  wbeta_tmp = (-(a_divSQRT3_tmp) - (b_divSQRT3_tmp) - (b_divSQRT3_tmp)) / 32768;
#endif

  /* Check saturation of Ibeta */
  if (wbeta_tmp > INT16_MAX)
 8001620:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
{
 8001624:	b084      	sub	sp, #16
  if (wbeta_tmp > INT16_MAX)
 8001626:	da05      	bge.n	8001634 <MCM_Clarke+0x2c>
 8001628:	13c1      	asrs	r1, r0, #15
  {
    hbeta_tmp = INT16_MAX;
  }
  else if (wbeta_tmp < (-32768))
 800162a:	f511 4f00 	cmn.w	r1, #32768	; 0x8000
 800162e:	da0c      	bge.n	800164a <MCM_Clarke+0x42>
 8001630:	4a09      	ldr	r2, [pc, #36]	; (8001658 <MCM_Clarke+0x50>)
 8001632:	e001      	b.n	8001638 <MCM_Clarke+0x30>
 8001634:	f647 72ff 	movw	r2, #32767	; 0x7fff
  if (((int16_t )-32768) == Output.beta)
  {
    Output.beta = -32767;
  }

  return (Output);
 8001638:	b29b      	uxth	r3, r3
 800163a:	2000      	movs	r0, #0
 800163c:	b292      	uxth	r2, r2
 800163e:	f363 000f 	bfi	r0, r3, #0, #16
 8001642:	f362 401f 	bfi	r0, r2, #16, #16
}
 8001646:	b004      	add	sp, #16
 8001648:	4770      	bx	lr
    hbeta_tmp = ((int16_t)wbeta_tmp);
 800164a:	4803      	ldr	r0, [pc, #12]	; (8001658 <MCM_Clarke+0x50>)
 800164c:	b20a      	sxth	r2, r1
 800164e:	4282      	cmp	r2, r0
 8001650:	bfb8      	it	lt
 8001652:	4602      	movlt	r2, r0
 8001654:	e7f0      	b.n	8001638 <MCM_Clarke+0x30>
 8001656:	bf00      	nop
 8001658:	ffff8001 	.word	0xffff8001

0800165c <MCM_Trig_Functions>:
  } CosSin;
  //cstat +MISRAC2012-Rule-19.2
  /* Configure CORDIC */
  /* Misra  violation Rule11.4 AConversionshouldnotbeperformedbetweena
   * pointertoobject and an integer type */
  WRITE_REG(CORDIC->CSR, CORDIC_CONFIG_COSINE);
 800165c:	4b09      	ldr	r3, [pc, #36]	; (8001684 <MCM_Trig_Functions+0x28>)
  /* Misra  violation Rule11.4 AConversionshouldnotbeperformedbetweena
   * pointertoobject and an integer type */
  LL_CORDIC_WriteData(CORDIC, ((uint32_t)0x7FFF0000) + ((uint32_t)hAngle));
 800165e:	f100 40ff 	add.w	r0, r0, #2139095040	; 0x7f800000
 8001662:	f500 00fe 	add.w	r0, r0, #8323072	; 0x7f0000
  WRITE_REG(CORDIC->CSR, CORDIC_CONFIG_COSINE);
 8001666:	f04f 1260 	mov.w	r2, #6291552	; 0x600060
 800166a:	601a      	str	r2, [r3, #0]
  * @param  InData 0 .. 0xFFFFFFFF : 32-bit value to be provided as input data for CORDIC processing.
  * @retval None
  */
__STATIC_INLINE void LL_CORDIC_WriteData(CORDIC_TypeDef *CORDICx, uint32_t InData)
{
  WRITE_REG(CORDICx->WDATA, InData);
 800166c:	6058      	str	r0, [r3, #4]
  * @param  CORDICx CORDIC Instance
  * @retval 32-bit output data of CORDIC processing.
  */
__STATIC_INLINE uint32_t LL_CORDIC_ReadData(CORDIC_TypeDef *CORDICx)
{
  return (uint32_t)(READ_REG(CORDICx->RDATA));
 800166e:	689b      	ldr	r3, [r3, #8]
  /* Read angle */
  /* Misra  violation Rule11.4 AConversionshouldnotbeperformedbetweena
   * pointertoobject and an integer type */
  CosSin.CordicRdata = LL_CORDIC_ReadData(CORDIC);
  return (CosSin.Components); //cstat !UNION-type-punning
 8001670:	2000      	movs	r0, #0
 8001672:	b29a      	uxth	r2, r3
 8001674:	f362 000f 	bfi	r0, r2, #0, #16
 8001678:	0c1b      	lsrs	r3, r3, #16
{
 800167a:	b082      	sub	sp, #8
  return (CosSin.Components); //cstat !UNION-type-punning
 800167c:	f363 401f 	bfi	r0, r3, #16, #16
}
 8001680:	b002      	add	sp, #8
 8001682:	4770      	bx	lr
 8001684:	40020c00 	.word	0x40020c00

08001688 <MCM_Park>:
{
 8001688:	b570      	push	{r4, r5, r6, lr}
 800168a:	b084      	sub	sp, #16
 800168c:	4605      	mov	r5, r0
 800168e:	9001      	str	r0, [sp, #4]
 8001690:	4606      	mov	r6, r0
  Local_Vector_Components = MCM_Trig_Functions(Theta);
 8001692:	4608      	mov	r0, r1
 8001694:	f7ff ffe2 	bl	800165c <MCM_Trig_Functions>
 8001698:	b22d      	sxth	r5, r5
 800169a:	b204      	sxth	r4, r0
 800169c:	1436      	asrs	r6, r6, #16
 800169e:	1400      	asrs	r0, r0, #16
  q_tmp_1 = Input.alpha * ((int32_t )Local_Vector_Components.hCos);
 80016a0:	fb05 f204 	mul.w	r2, r5, r4
  wqd_tmp = (q_tmp_1 - q_tmp_2) >> 15; //cstat !MISRAC2012-Rule-1.3_n !ATH-shift-neg !MISRAC2012-Rule-10.1_R6
 80016a4:	fb06 2210 	mls	r2, r6, r0, r2
  if (wqd_tmp > INT16_MAX)
 80016a8:	f1b2 4f80 	cmp.w	r2, #1073741824	; 0x40000000
 80016ac:	da12      	bge.n	80016d4 <MCM_Park+0x4c>
 80016ae:	13d3      	asrs	r3, r2, #15
  else if (wqd_tmp < (-32768))
 80016b0:	f513 4f00 	cmn.w	r3, #32768	; 0x8000
 80016b4:	4914      	ldr	r1, [pc, #80]	; (8001708 <MCM_Park+0x80>)
 80016b6:	da21      	bge.n	80016fc <MCM_Park+0x74>
  d_tmp_2 = Input.beta * ((int32_t )Local_Vector_Components.hCos);
 80016b8:	fb04 f406 	mul.w	r4, r4, r6
  wqd_tmp = (d_tmp_1 + d_tmp_2) >> 15; //cstat !MISRAC2012-Rule-1.3_n !ATH-shift-neg !MISRAC2012-Rule-10.1_R6
 80016bc:	fb05 4000 	mla	r0, r5, r0, r4
  if (wqd_tmp > INT16_MAX)
 80016c0:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
  wqd_tmp = (d_tmp_1 + d_tmp_2) >> 15; //cstat !MISRAC2012-Rule-1.3_n !ATH-shift-neg !MISRAC2012-Rule-10.1_R6
 80016c4:	ea4f 32e0 	mov.w	r2, r0, asr #15
  if (wqd_tmp > INT16_MAX)
 80016c8:	da07      	bge.n	80016da <MCM_Park+0x52>
  else if (wqd_tmp < (-32768))
 80016ca:	f512 4f00 	cmn.w	r2, #32768	; 0x8000
 80016ce:	da0f      	bge.n	80016f0 <MCM_Park+0x68>
 80016d0:	4b0d      	ldr	r3, [pc, #52]	; (8001708 <MCM_Park+0x80>)
 80016d2:	e004      	b.n	80016de <MCM_Park+0x56>
 80016d4:	f647 71ff 	movw	r1, #32767	; 0x7fff
 80016d8:	e7ee      	b.n	80016b8 <MCM_Park+0x30>
 80016da:	f647 73ff 	movw	r3, #32767	; 0x7fff
  return (Output);
 80016de:	b28a      	uxth	r2, r1
 80016e0:	2000      	movs	r0, #0
 80016e2:	b29b      	uxth	r3, r3
 80016e4:	f362 000f 	bfi	r0, r2, #0, #16
 80016e8:	f363 401f 	bfi	r0, r3, #16, #16
}
 80016ec:	b004      	add	sp, #16
 80016ee:	bd70      	pop	{r4, r5, r6, pc}
    hqd_tmp = ((int16_t)wqd_tmp);
 80016f0:	4805      	ldr	r0, [pc, #20]	; (8001708 <MCM_Park+0x80>)
 80016f2:	b213      	sxth	r3, r2
 80016f4:	4283      	cmp	r3, r0
 80016f6:	bfb8      	it	lt
 80016f8:	4603      	movlt	r3, r0
 80016fa:	e7f0      	b.n	80016de <MCM_Park+0x56>
    hqd_tmp = ((int16_t)wqd_tmp);
 80016fc:	b21a      	sxth	r2, r3
 80016fe:	4291      	cmp	r1, r2
 8001700:	bfb8      	it	lt
 8001702:	4611      	movlt	r1, r2
 8001704:	e7d8      	b.n	80016b8 <MCM_Park+0x30>
 8001706:	bf00      	nop
 8001708:	ffff8001 	.word	0xffff8001

0800170c <MCM_Rev_Park>:
{
 800170c:	b530      	push	{r4, r5, lr}
 800170e:	b085      	sub	sp, #20
 8001710:	4604      	mov	r4, r0
 8001712:	9001      	str	r0, [sp, #4]
 8001714:	4605      	mov	r5, r0
  Local_Vector_Components = MCM_Trig_Functions(Theta);
 8001716:	4608      	mov	r0, r1
 8001718:	f7ff ffa0 	bl	800165c <MCM_Trig_Functions>
 800171c:	142d      	asrs	r5, r5, #16
 800171e:	1403      	asrs	r3, r0, #16
 8001720:	b224      	sxth	r4, r4
  alpha_tmp2 = Input.d * ((int32_t)Local_Vector_Components.hSin);
 8001722:	fb05 f203 	mul.w	r2, r5, r3
  Local_Vector_Components = MCM_Trig_Functions(Theta);
 8001726:	b200      	sxth	r0, r0
  Output.alpha = (int16_t)(((alpha_tmp1) + (alpha_tmp2)) >> 15);
 8001728:	fb04 2200 	mla	r2, r4, r0, r2
  beta_tmp2 = Input.d * ((int32_t)Local_Vector_Components.hCos);
 800172c:	fb00 f005 	mul.w	r0, r0, r5
  Output.beta = (int16_t)((beta_tmp2 - beta_tmp1) >> 15);
 8001730:	fb04 0313 	mls	r3, r4, r3, r0
  return (Output);
 8001734:	f3c2 32cf 	ubfx	r2, r2, #15, #16
 8001738:	2000      	movs	r0, #0
 800173a:	f3c3 33cf 	ubfx	r3, r3, #15, #16
 800173e:	f362 000f 	bfi	r0, r2, #0, #16
 8001742:	f363 401f 	bfi	r0, r3, #16, #16
}
 8001746:	b005      	add	sp, #20
 8001748:	bd30      	pop	{r4, r5, pc}
 800174a:	bf00      	nop

0800174c <MCM_Sqrt>:
  */
__weak int32_t MCM_Sqrt(int32_t wInput)
{
  int32_t wtemprootnew;

  if (wInput > 0)
 800174c:	2800      	cmp	r0, #0
 800174e:	dd09      	ble.n	8001764 <MCM_Sqrt+0x18>
 8001750:	b672      	cpsid	i
  {
    uint32_t retVal;
    /* disable Irq as sqrt is used in MF and HF task */
    __disable_irq();
    /* Configure CORDIC */
    WRITE_REG(CORDIC->CSR, CORDIC_CONFIG_SQRT);
 8001752:	4b05      	ldr	r3, [pc, #20]	; (8001768 <MCM_Sqrt+0x1c>)
 8001754:	f240 1269 	movw	r2, #361	; 0x169
 8001758:	601a      	str	r2, [r3, #0]
  WRITE_REG(CORDICx->WDATA, InData);
 800175a:	6058      	str	r0, [r3, #4]
  return (uint32_t)(READ_REG(CORDICx->RDATA));
 800175c:	6898      	ldr	r0, [r3, #8]
    LL_CORDIC_WriteData(CORDIC, ((uint32_t)wInput));
    /* Read sqrt and return */
#ifndef FULL_MISRA_C_COMPLIANCY_MC_MATH
    retVal = (LL_CORDIC_ReadData(CORDIC)) >> 15; //cstat !MISRAC2012-Rule-1.3_n !ATH-shift-neg !MISRAC2012-Rule-10.1_R6
 800175e:	0bc0      	lsrs	r0, r0, #15
  __ASM volatile ("cpsie i" : : : "memory");
 8001760:	b662      	cpsie	i
}
 8001762:	4770      	bx	lr
    __enable_irq();

  }
  else
  {
    wtemprootnew = (int32_t)0;
 8001764:	2000      	movs	r0, #0
  }

  return (wtemprootnew);
}
 8001766:	4770      	bx	lr
 8001768:	40020c00 	.word	0x40020c00

0800176c <FOC_Clear>:
  *         It does not clear speed sensor.
  * @param  bMotor related motor it can be M1 or M2
  * @retval none
  */
__weak void FOC_Clear(uint8_t bMotor)
{
 800176c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800176e:	eb00 01c0 	add.w	r1, r0, r0, lsl #3
  /* USER CODE END FOC_Clear 0 */
  ab_t NULL_ab = {((int16_t)0), ((int16_t)0)};
  qd_t NULL_qd = {((int16_t)0), ((int16_t)0)};
  alphabeta_t NULL_alphabeta = {((int16_t)0), ((int16_t)0)};

  FOCVars[bMotor].Iab = NULL_ab;
 8001772:	4b1b      	ldr	r3, [pc, #108]	; (80017e0 <FOC_Clear+0x74>)
 8001774:	eb00 0141 	add.w	r1, r0, r1, lsl #1
 8001778:	eb03 0c41 	add.w	ip, r3, r1, lsl #1
  FOCVars[bMotor].Ialphabeta = NULL_alphabeta;
 800177c:	004a      	lsls	r2, r1, #1
  FOCVars[bMotor].Iab = NULL_ab;
 800177e:	2500      	movs	r5, #0
{
 8001780:	4604      	mov	r4, r0
  FOCVars[bMotor].Iqd = NULL_qd;
 8001782:	f102 070c 	add.w	r7, r2, #12
  FOCVars[bMotor].Iqdref = NULL_qd;
  FOCVars[bMotor].hTeref = (int16_t)0;
 8001786:	2626      	movs	r6, #38	; 0x26
  FOCVars[bMotor].Vqd = NULL_qd;
 8001788:	3216      	adds	r2, #22
  FOCVars[bMotor].Iab = NULL_ab;
 800178a:	f843 5011 	str.w	r5, [r3, r1, lsl #1]
  FOCVars[bMotor].Iqd = NULL_qd;
 800178e:	eb03 0e07 	add.w	lr, r3, r7
  FOCVars[bMotor].Iab = NULL_ab;
 8001792:	f8cc 5004 	str.w	r5, [ip, #4]
  FOCVars[bMotor].hTeref = (int16_t)0;
 8001796:	fb06 3604 	mla	r6, r6, r4, r3
  FOCVars[bMotor].Vqd = NULL_qd;
 800179a:	eb03 0c02 	add.w	ip, r3, r2
  FOCVars[bMotor].Valphabeta = NULL_alphabeta;
  FOCVars[bMotor].hElAngle = (int16_t)0;

  PID_SetIntegralTerm(pPIDIq[bMotor], ((int32_t)0));
 800179e:	4811      	ldr	r0, [pc, #68]	; (80017e4 <FOC_Clear+0x78>)
  FOCVars[bMotor].Iqd = NULL_qd;
 80017a0:	51dd      	str	r5, [r3, r7]
  PID_SetIntegralTerm(pPIDIq[bMotor], ((int32_t)0));
 80017a2:	f850 0024 	ldr.w	r0, [r0, r4, lsl #2]
  FOCVars[bMotor].Iqd = NULL_qd;
 80017a6:	f8ce 5004 	str.w	r5, [lr, #4]
  PID_SetIntegralTerm(pPIDIq[bMotor], ((int32_t)0));
 80017aa:	4629      	mov	r1, r5
  FOCVars[bMotor].hTeref = (int16_t)0;
 80017ac:	83f5      	strh	r5, [r6, #30]
  FOCVars[bMotor].Vqd = NULL_qd;
 80017ae:	509d      	str	r5, [r3, r2]
 80017b0:	f8cc 5004 	str.w	r5, [ip, #4]
  FOCVars[bMotor].hElAngle = (int16_t)0;
 80017b4:	8435      	strh	r5, [r6, #32]
  PID_SetIntegralTerm(pPIDIq[bMotor], ((int32_t)0));
 80017b6:	f006 fc93 	bl	80080e0 <PID_SetIntegralTerm>
  PID_SetIntegralTerm(pPIDId[bMotor], ((int32_t)0));
 80017ba:	4b0b      	ldr	r3, [pc, #44]	; (80017e8 <FOC_Clear+0x7c>)
 80017bc:	4629      	mov	r1, r5
 80017be:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 80017c2:	f006 fc8d 	bl	80080e0 <PID_SetIntegralTerm>

  STC_Clear(pSTC[bMotor]);
 80017c6:	4b09      	ldr	r3, [pc, #36]	; (80017ec <FOC_Clear+0x80>)
 80017c8:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 80017cc:	f007 fd8c 	bl	80092e8 <STC_Clear>

  PWMC_SwitchOffPWM(pwmcHandle[bMotor]);
 80017d0:	4b07      	ldr	r3, [pc, #28]	; (80017f0 <FOC_Clear+0x84>)
 80017d2:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]

  /* USER CODE BEGIN FOC_Clear 1 */

  /* USER CODE END FOC_Clear 1 */
}
 80017d6:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
  PWMC_SwitchOffPWM(pwmcHandle[bMotor]);
 80017da:	f000 bd17 	b.w	800220c <PWMC_SwitchOffPWM>
 80017de:	bf00      	nop
 80017e0:	20000568 	.word	0x20000568
 80017e4:	20000450 	.word	0x20000450
 80017e8:	2000044c 	.word	0x2000044c
 80017ec:	20000454 	.word	0x20000454
 80017f0:	2000059c 	.word	0x2000059c

080017f4 <MCboot>:
  if (MC_NULL == pMCIList)
 80017f4:	2800      	cmp	r0, #0
 80017f6:	d062      	beq.n	80018be <MCboot+0xca>
{
 80017f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    pCLM[M1] = &CircleLimitationM1;
 80017fc:	4b30      	ldr	r3, [pc, #192]	; (80018c0 <MCboot+0xcc>)
    pwmcHandle[M1] = &PWM_Handle_M1._Super;
 80017fe:	f8df b0f8 	ldr.w	fp, [pc, #248]	; 80018f8 <MCboot+0x104>
    bMCBootCompleted = (uint8_t )0;
 8001802:	f8df 90f8 	ldr.w	r9, [pc, #248]	; 80018fc <MCboot+0x108>
    pCLM[M1] = &CircleLimitationM1;
 8001806:	4a2f      	ldr	r2, [pc, #188]	; (80018c4 <MCboot+0xd0>)
 8001808:	601a      	str	r2, [r3, #0]
{
 800180a:	b083      	sub	sp, #12
    bMCBootCompleted = (uint8_t )0;
 800180c:	f04f 0800 	mov.w	r8, #0
 8001810:	4604      	mov	r4, r0
    pwmcHandle[M1] = &PWM_Handle_M1._Super;
 8001812:	482d      	ldr	r0, [pc, #180]	; (80018c8 <MCboot+0xd4>)
 8001814:	f8cb 0000 	str.w	r0, [fp]
    bMCBootCompleted = (uint8_t )0;
 8001818:	f889 8000 	strb.w	r8, [r9]
    R3_2_Init(&PWM_Handle_M1);
 800181c:	f007 f886 	bl	800892c <R3_2_Init>
    ASPEP_start(&aspepOverUartA);
 8001820:	482a      	ldr	r0, [pc, #168]	; (80018cc <MCboot+0xd8>)
    STC_Init(pSTC[M1],&PIDSpeedHandle_M1, &HALL_M1._Super);
 8001822:	4d2b      	ldr	r5, [pc, #172]	; (80018d0 <MCboot+0xdc>)
    RVBS_Init(&BusVoltageSensor_M1);
 8001824:	f8df a0d8 	ldr.w	sl, [pc, #216]	; 8001900 <MCboot+0x10c>
    pMPM[M1]->pFOCVars = &FOCVars[M1];
 8001828:	4e2a      	ldr	r6, [pc, #168]	; (80018d4 <MCboot+0xe0>)
    MCI_Init(&Mci[M1], pSTC[M1], &FOCVars[M1],pwmcHandle[M1] );
 800182a:	4f2b      	ldr	r7, [pc, #172]	; (80018d8 <MCboot+0xe4>)
    ASPEP_start(&aspepOverUartA);
 800182c:	f7fe fe9a 	bl	8000564 <ASPEP_start>
    startTimers();
 8001830:	f006 fd02 	bl	8008238 <startTimers>
    PID_HandleInit(&PIDSpeedHandle_M1);
 8001834:	4829      	ldr	r0, [pc, #164]	; (80018dc <MCboot+0xe8>)
 8001836:	f006 fc3f 	bl	80080b8 <PID_HandleInit>
    HALL_Init (&HALL_M1);
 800183a:	4829      	ldr	r0, [pc, #164]	; (80018e0 <MCboot+0xec>)
 800183c:	f005 fd6c 	bl	8007318 <HALL_Init>
    STC_Init(pSTC[M1],&PIDSpeedHandle_M1, &HALL_M1._Super);
 8001840:	4a27      	ldr	r2, [pc, #156]	; (80018e0 <MCboot+0xec>)
 8001842:	4926      	ldr	r1, [pc, #152]	; (80018dc <MCboot+0xe8>)
 8001844:	6828      	ldr	r0, [r5, #0]
 8001846:	f007 fd39 	bl	80092bc <STC_Init>
    PID_HandleInit(&PIDIqHandle_M1);
 800184a:	4826      	ldr	r0, [pc, #152]	; (80018e4 <MCboot+0xf0>)
 800184c:	f006 fc34 	bl	80080b8 <PID_HandleInit>
    PID_HandleInit(&PIDIdHandle_M1);
 8001850:	4825      	ldr	r0, [pc, #148]	; (80018e8 <MCboot+0xf4>)
 8001852:	f006 fc31 	bl	80080b8 <PID_HandleInit>
    RVBS_Init(&BusVoltageSensor_M1);
 8001856:	4650      	mov	r0, sl
 8001858:	f007 fc9c 	bl	8009194 <RVBS_Init>
    pMPM[M1]->pVBS = &(BusVoltageSensor_M1._Super);
 800185c:	4b23      	ldr	r3, [pc, #140]	; (80018ec <MCboot+0xf8>)
    NTC_Init(&TempSensor_M1);
 800185e:	4824      	ldr	r0, [pc, #144]	; (80018f0 <MCboot+0xfc>)
    pMPM[M1]->pVBS = &(BusVoltageSensor_M1._Super);
 8001860:	681b      	ldr	r3, [r3, #0]
    pMPM[M1]->pFOCVars = &FOCVars[M1];
 8001862:	e9c3 6a43 	strd	r6, sl, [r3, #268]	; 0x10c
    NTC_Init(&TempSensor_M1);
 8001866:	f006 fbe7 	bl	8008038 <NTC_Init>
    REMNG_Init(pREMNG[M1]);
 800186a:	4822      	ldr	r0, [pc, #136]	; (80018f4 <MCboot+0x100>)
 800186c:	f007 fcdc 	bl	8009228 <REMNG_Init>
    FOC_Clear(M1);
 8001870:	4640      	mov	r0, r8
 8001872:	f7ff ff7b 	bl	800176c <FOC_Clear>
    FOCVars[M1].bDriveInput = EXTERNAL;
 8001876:	f04f 0a01 	mov.w	sl, #1
    FOCVars[M1].Iqdref = STC_GetDefaultIqdref(pSTC[M1]);
 800187a:	6828      	ldr	r0, [r5, #0]
    FOCVars[M1].bDriveInput = EXTERNAL;
 800187c:	f886 a024 	strb.w	sl, [r6, #36]	; 0x24
    FOCVars[M1].Iqdref = STC_GetDefaultIqdref(pSTC[M1]);
 8001880:	f007 fdba 	bl	80093f8 <STC_GetDefaultIqdref>
 8001884:	4603      	mov	r3, r0
    FOCVars[M1].UserIdref = STC_GetDefaultIqdref(pSTC[M1]).d;
 8001886:	6828      	ldr	r0, [r5, #0]
    FOCVars[M1].Iqdref = STC_GetDefaultIqdref(pSTC[M1]);
 8001888:	6133      	str	r3, [r6, #16]
    FOCVars[M1].UserIdref = STC_GetDefaultIqdref(pSTC[M1]).d;
 800188a:	f007 fdb5 	bl	80093f8 <STC_GetDefaultIqdref>
 800188e:	f3c0 400f 	ubfx	r0, r0, #16, #16
    MCI_Init(&Mci[M1], pSTC[M1], &FOCVars[M1],pwmcHandle[M1] );
 8001892:	f8db 3000 	ldr.w	r3, [fp]
 8001896:	6829      	ldr	r1, [r5, #0]
    FOCVars[M1].UserIdref = STC_GetDefaultIqdref(pSTC[M1]).d;
 8001898:	82b0      	strh	r0, [r6, #20]
    MCI_Init(&Mci[M1], pSTC[M1], &FOCVars[M1],pwmcHandle[M1] );
 800189a:	4632      	mov	r2, r6
 800189c:	4638      	mov	r0, r7
 800189e:	f7ff fd6d 	bl	800137c <MCI_Init>
    MCI_ExecSpeedRamp(&Mci[M1],
 80018a2:	6828      	ldr	r0, [r5, #0]
 80018a4:	f007 fda4 	bl	80093f0 <STC_GetMecSpeedRefUnitDefault>
 80018a8:	4642      	mov	r2, r8
 80018aa:	4601      	mov	r1, r0
 80018ac:	4638      	mov	r0, r7
 80018ae:	f7ff fd75 	bl	800139c <MCI_ExecSpeedRamp>
    pMCIList[M1] = &Mci[M1];
 80018b2:	6027      	str	r7, [r4, #0]
    bMCBootCompleted = 1U;
 80018b4:	f889 a000 	strb.w	sl, [r9]
}
 80018b8:	b003      	add	sp, #12
 80018ba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80018be:	4770      	bx	lr
 80018c0:	20000598 	.word	0x20000598
 80018c4:	20000028 	.word	0x20000028
 80018c8:	2000033c 	.word	0x2000033c
 80018cc:	200004bc 	.word	0x200004bc
 80018d0:	20000454 	.word	0x20000454
 80018d4:	20000568 	.word	0x20000568
 80018d8:	20001c30 	.word	0x20001c30
 80018dc:	200001fc 	.word	0x200001fc
 80018e0:	200000dc 	.word	0x200000dc
 80018e4:	200001d0 	.word	0x200001d0
 80018e8:	200001a4 	.word	0x200001a4
 80018ec:	20000448 	.word	0x20000448
 80018f0:	20000420 	.word	0x20000420
 80018f4:	200003d4 	.word	0x200003d4
 80018f8:	2000059c 	.word	0x2000059c
 80018fc:	2000058e 	.word	0x2000058e
 8001900:	20000000 	.word	0x20000000

08001904 <FOC_InitAdditionalMethods>:
    {
  /* USER CODE BEGIN FOC_InitAdditionalMethods 0 */

  /* USER CODE END FOC_InitAdditionalMethods 0 */
    }
}
 8001904:	4770      	bx	lr
 8001906:	bf00      	nop

08001908 <FOC_CalcCurrRef>:
  *         in oTSC parameters
  * @param  bMotor related motor it can be M1 or M2
  * @retval none
  */
__weak void FOC_CalcCurrRef(uint8_t bMotor)
{
 8001908:	b510      	push	{r4, lr}

  /* USER CODE BEGIN FOC_CalcCurrRef 0 */

  /* USER CODE END FOC_CalcCurrRef 0 */
  if (INTERNAL == FOCVars[bMotor].bDriveInput)
 800190a:	4b08      	ldr	r3, [pc, #32]	; (800192c <FOC_CalcCurrRef+0x24>)
 800190c:	2426      	movs	r4, #38	; 0x26
 800190e:	fb04 3400 	mla	r4, r4, r0, r3
 8001912:	f894 3024 	ldrb.w	r3, [r4, #36]	; 0x24
 8001916:	b103      	cbz	r3, 800191a <FOC_CalcCurrRef+0x12>
    /* Nothing to do */
  }
  /* USER CODE BEGIN FOC_CalcCurrRef 1 */

  /* USER CODE END FOC_CalcCurrRef 1 */
}
 8001918:	bd10      	pop	{r4, pc}
    FOCVars[bMotor].hTeref = STC_CalcTorqueReference(pSTC[bMotor]);
 800191a:	4b05      	ldr	r3, [pc, #20]	; (8001930 <FOC_CalcCurrRef+0x28>)
 800191c:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]
 8001920:	f007 fd3c 	bl	800939c <STC_CalcTorqueReference>
 8001924:	83e0      	strh	r0, [r4, #30]
    FOCVars[bMotor].Iqdref.q = FOCVars[bMotor].hTeref;
 8001926:	8220      	strh	r0, [r4, #16]
}
 8001928:	bd10      	pop	{r4, pc}
 800192a:	bf00      	nop
 800192c:	20000568 	.word	0x20000568
 8001930:	20000454 	.word	0x20000454

08001934 <TSK_SetChargeBootCapDelayM1>:
  * @param  hTickCount number of ticks to be counted
  * @retval void
  */
__weak void TSK_SetChargeBootCapDelayM1(uint16_t hTickCount)
{
   hBootCapDelayCounterM1 = hTickCount;
 8001934:	4b01      	ldr	r3, [pc, #4]	; (800193c <TSK_SetChargeBootCapDelayM1+0x8>)
 8001936:	8018      	strh	r0, [r3, #0]
}
 8001938:	4770      	bx	lr
 800193a:	bf00      	nop
 800193c:	20000590 	.word	0x20000590

08001940 <TSK_ChargeBootCapDelayHasElapsedM1>:
  * @retval bool true if time has elapsed, false otherwise
  */
__weak bool TSK_ChargeBootCapDelayHasElapsedM1(void)
{
  bool retVal = false;
  if (((uint16_t)0) == hBootCapDelayCounterM1)
 8001940:	4b03      	ldr	r3, [pc, #12]	; (8001950 <TSK_ChargeBootCapDelayHasElapsedM1+0x10>)
 8001942:	8818      	ldrh	r0, [r3, #0]
 8001944:	b280      	uxth	r0, r0
  {
    retVal = true;
  }
  return (retVal);
}
 8001946:	fab0 f080 	clz	r0, r0
 800194a:	0940      	lsrs	r0, r0, #5
 800194c:	4770      	bx	lr
 800194e:	bf00      	nop
 8001950:	20000590 	.word	0x20000590

08001954 <TSK_SetStopPermanencyTimeM1>:
  * @param  hTickCount number of ticks to be counted
  * @retval void
  */
__weak void TSK_SetStopPermanencyTimeM1(uint16_t hTickCount)
{
  hStopPermanencyCounterM1 = hTickCount;
 8001954:	4b01      	ldr	r3, [pc, #4]	; (800195c <TSK_SetStopPermanencyTimeM1+0x8>)
 8001956:	8018      	strh	r0, [r3, #0]
}
 8001958:	4770      	bx	lr
 800195a:	bf00      	nop
 800195c:	20000594 	.word	0x20000594

08001960 <TSK_StopPermanencyTimeHasElapsedM1>:
  * @retval bool true if time is elapsed, false otherwise
  */
__weak bool TSK_StopPermanencyTimeHasElapsedM1(void)
{
  bool retVal = false;
  if (((uint16_t)0) == hStopPermanencyCounterM1)
 8001960:	4b03      	ldr	r3, [pc, #12]	; (8001970 <TSK_StopPermanencyTimeHasElapsedM1+0x10>)
 8001962:	8818      	ldrh	r0, [r3, #0]
 8001964:	b280      	uxth	r0, r0
  {
    retVal = true;
  }
  return (retVal);
}
 8001966:	fab0 f080 	clz	r0, r0
 800196a:	0940      	lsrs	r0, r0, #5
 800196c:	4770      	bx	lr
 800196e:	bf00      	nop
 8001970:	20000594 	.word	0x20000594

08001974 <TSK_MediumFrequencyTaskM1>:
{
 8001974:	b570      	push	{r4, r5, r6, lr}
 8001976:	b082      	sub	sp, #8
  int16_t wAux = 0;
 8001978:	2300      	movs	r3, #0
  bool IsSpeedReliable = HALL_CalcAvrgMecSpeedUnit(&HALL_M1, &wAux);
 800197a:	f10d 0106 	add.w	r1, sp, #6
 800197e:	4866      	ldr	r0, [pc, #408]	; (8001b18 <TSK_MediumFrequencyTaskM1+0x1a4>)
  int16_t wAux = 0;
 8001980:	f8ad 3006 	strh.w	r3, [sp, #6]
  bool IsSpeedReliable = HALL_CalcAvrgMecSpeedUnit(&HALL_M1, &wAux);
 8001984:	f005 fe14 	bl	80075b0 <HALL_CalcAvrgMecSpeedUnit>
  PQD_CalcElMotorPower(pMPM[M1]);
 8001988:	4e64      	ldr	r6, [pc, #400]	; (8001b1c <TSK_MediumFrequencyTaskM1+0x1a8>)
  if (MCI_GetCurrentFaults(&Mci[M1]) == MC_NO_FAULTS)
 800198a:	4c65      	ldr	r4, [pc, #404]	; (8001b20 <TSK_MediumFrequencyTaskM1+0x1ac>)
  bool IsSpeedReliable = HALL_CalcAvrgMecSpeedUnit(&HALL_M1, &wAux);
 800198c:	4605      	mov	r5, r0
  PQD_CalcElMotorPower(pMPM[M1]);
 800198e:	6830      	ldr	r0, [r6, #0]
 8001990:	f006 fc1e 	bl	80081d0 <PQD_CalcElMotorPower>
  if (MCI_GetCurrentFaults(&Mci[M1]) == MC_NO_FAULTS)
 8001994:	4620      	mov	r0, r4
 8001996:	f7ff fd69 	bl	800146c <MCI_GetCurrentFaults>
 800199a:	b118      	cbz	r0, 80019a4 <TSK_MediumFrequencyTaskM1+0x30>
    Mci[M1].State = FAULT_NOW;
 800199c:	230a      	movs	r3, #10
 800199e:	7663      	strb	r3, [r4, #25]
}
 80019a0:	b002      	add	sp, #8
 80019a2:	bd70      	pop	{r4, r5, r6, pc}
    if (MCI_GetOccurredFaults(&Mci[M1]) == MC_NO_FAULTS)
 80019a4:	4620      	mov	r0, r4
 80019a6:	f7ff fd5f 	bl	8001468 <MCI_GetOccurredFaults>
 80019aa:	bb48      	cbnz	r0, 8001a00 <TSK_MediumFrequencyTaskM1+0x8c>
      switch (Mci[M1].State)
 80019ac:	7e63      	ldrb	r3, [r4, #25]
 80019ae:	2b11      	cmp	r3, #17
 80019b0:	d8f6      	bhi.n	80019a0 <TSK_MediumFrequencyTaskM1+0x2c>
 80019b2:	a201      	add	r2, pc, #4	; (adr r2, 80019b8 <TSK_MediumFrequencyTaskM1+0x44>)
 80019b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80019b8:	08001ab7 	.word	0x08001ab7
 80019bc:	080019a1 	.word	0x080019a1
 80019c0:	080019a1 	.word	0x080019a1
 80019c4:	080019a1 	.word	0x080019a1
 80019c8:	080019a1 	.word	0x080019a1
 80019cc:	080019a1 	.word	0x080019a1
 80019d0:	08001a93 	.word	0x08001a93
 80019d4:	080019a1 	.word	0x080019a1
 80019d8:	08001a89 	.word	0x08001a89
 80019dc:	080019a1 	.word	0x080019a1
 80019e0:	08001a01 	.word	0x08001a01
 80019e4:	08001a7d 	.word	0x08001a7d
 80019e8:	080019a1 	.word	0x080019a1
 80019ec:	080019a1 	.word	0x080019a1
 80019f0:	080019a1 	.word	0x080019a1
 80019f4:	080019a1 	.word	0x080019a1
 80019f8:	08001a35 	.word	0x08001a35
 80019fc:	08001a09 	.word	0x08001a09
      Mci[M1].State = FAULT_OVER;
 8001a00:	230b      	movs	r3, #11
 8001a02:	7663      	strb	r3, [r4, #25]
}
 8001a04:	b002      	add	sp, #8
 8001a06:	bd70      	pop	{r4, r5, r6, pc}
            if (MCI_STOP == Mci[M1].DirectCommand)
 8001a08:	7e23      	ldrb	r3, [r4, #24]
 8001a0a:	2b05      	cmp	r3, #5
 8001a0c:	d063      	beq.n	8001ad6 <TSK_MediumFrequencyTaskM1+0x162>
              if (PWMC_CurrentReadingCalibr(pwmcHandle[M1], CRC_EXEC))
 8001a0e:	4d45      	ldr	r5, [pc, #276]	; (8001b24 <TSK_MediumFrequencyTaskM1+0x1b0>)
 8001a10:	2101      	movs	r1, #1
 8001a12:	6828      	ldr	r0, [r5, #0]
 8001a14:	f000 fbfe 	bl	8002214 <PWMC_CurrentReadingCalibr>
 8001a18:	2800      	cmp	r0, #0
 8001a1a:	d0c1      	beq.n	80019a0 <TSK_MediumFrequencyTaskM1+0x2c>
                if (MCI_MEASURE_OFFSETS == Mci[M1].DirectCommand)
 8001a1c:	7e23      	ldrb	r3, [r4, #24]
 8001a1e:	2b03      	cmp	r3, #3
 8001a20:	d070      	beq.n	8001b04 <TSK_MediumFrequencyTaskM1+0x190>
                  R3_2_TurnOnLowSides(pwmcHandle[M1]);
 8001a22:	6828      	ldr	r0, [r5, #0]
 8001a24:	f006 fde2 	bl	80085ec <R3_2_TurnOnLowSides>
                  TSK_SetChargeBootCapDelayM1(CHARGE_BOOT_CAP_TICKS);
 8001a28:	2014      	movs	r0, #20
 8001a2a:	f7ff ff83 	bl	8001934 <TSK_SetChargeBootCapDelayM1>
                  Mci[M1].State = CHARGE_BOOT_CAP;
 8001a2e:	2310      	movs	r3, #16
 8001a30:	7663      	strb	r3, [r4, #25]
 8001a32:	e7b5      	b.n	80019a0 <TSK_MediumFrequencyTaskM1+0x2c>
          if (MCI_STOP == Mci[M1].DirectCommand)
 8001a34:	7e23      	ldrb	r3, [r4, #24]
 8001a36:	2b05      	cmp	r3, #5
 8001a38:	d04d      	beq.n	8001ad6 <TSK_MediumFrequencyTaskM1+0x162>
            if (TSK_ChargeBootCapDelayHasElapsedM1())
 8001a3a:	f7ff ff81 	bl	8001940 <TSK_ChargeBootCapDelayHasElapsedM1>
 8001a3e:	2800      	cmp	r0, #0
 8001a40:	d0ae      	beq.n	80019a0 <TSK_MediumFrequencyTaskM1+0x2c>
              R3_2_SwitchOffPWM(pwmcHandle[M1]);
 8001a42:	4d38      	ldr	r5, [pc, #224]	; (8001b24 <TSK_MediumFrequencyTaskM1+0x1b0>)
 8001a44:	6828      	ldr	r0, [r5, #0]
 8001a46:	f006 fe45 	bl	80086d4 <R3_2_SwitchOffPWM>
              HALL_Clear(&HALL_M1);
 8001a4a:	4833      	ldr	r0, [pc, #204]	; (8001b18 <TSK_MediumFrequencyTaskM1+0x1a4>)
 8001a4c:	f005 fce8 	bl	8007420 <HALL_Clear>
              FOC_Clear( M1 );
 8001a50:	2000      	movs	r0, #0
 8001a52:	f7ff fe8b 	bl	800176c <FOC_Clear>
              FOC_InitAdditionalMethods(M1);
 8001a56:	2000      	movs	r0, #0
 8001a58:	f7ff ff54 	bl	8001904 <FOC_InitAdditionalMethods>
              FOC_CalcCurrRef(M1);
 8001a5c:	2000      	movs	r0, #0
 8001a5e:	f7ff ff53 	bl	8001908 <FOC_CalcCurrRef>
              STC_ForceSpeedReferenceToCurrentSpeed( pSTC[M1]); /* Init the reference speed to current speed */
 8001a62:	4b31      	ldr	r3, [pc, #196]	; (8001b28 <TSK_MediumFrequencyTaskM1+0x1b4>)
 8001a64:	6818      	ldr	r0, [r3, #0]
 8001a66:	f007 fcd5 	bl	8009414 <STC_ForceSpeedReferenceToCurrentSpeed>
              MCI_ExecBufferedCommands( &Mci[M1] ); /* Exec the speed ramp after changing of the speed sensor */
 8001a6a:	482d      	ldr	r0, [pc, #180]	; (8001b20 <TSK_MediumFrequencyTaskM1+0x1ac>)
 8001a6c:	f7ff fcc2 	bl	80013f4 <MCI_ExecBufferedCommands>
              Mci[M1].State = RUN;
 8001a70:	2306      	movs	r3, #6
              PWMC_SwitchOnPWM(pwmcHandle[M1]);
 8001a72:	6828      	ldr	r0, [r5, #0]
              Mci[M1].State = RUN;
 8001a74:	7663      	strb	r3, [r4, #25]
              PWMC_SwitchOnPWM(pwmcHandle[M1]);
 8001a76:	f000 fbcb 	bl	8002210 <PWMC_SwitchOnPWM>
 8001a7a:	e791      	b.n	80019a0 <TSK_MediumFrequencyTaskM1+0x2c>
          if (MCI_ACK_FAULTS == Mci[M1].DirectCommand)
 8001a7c:	7e23      	ldrb	r3, [r4, #24]
 8001a7e:	2b02      	cmp	r3, #2
 8001a80:	d18e      	bne.n	80019a0 <TSK_MediumFrequencyTaskM1+0x2c>
            Mci[M1].DirectCommand = MCI_NO_COMMAND;
 8001a82:	2300      	movs	r3, #0
 8001a84:	8323      	strh	r3, [r4, #24]
 8001a86:	e78b      	b.n	80019a0 <TSK_MediumFrequencyTaskM1+0x2c>
          if (TSK_StopPermanencyTimeHasElapsedM1())
 8001a88:	f7ff ff6a 	bl	8001960 <TSK_StopPermanencyTimeHasElapsedM1>
 8001a8c:	2800      	cmp	r0, #0
 8001a8e:	d087      	beq.n	80019a0 <TSK_MediumFrequencyTaskM1+0x2c>
 8001a90:	e7f7      	b.n	8001a82 <TSK_MediumFrequencyTaskM1+0x10e>
          if (MCI_STOP == Mci[M1].DirectCommand)
 8001a92:	7e23      	ldrb	r3, [r4, #24]
 8001a94:	2b05      	cmp	r3, #5
 8001a96:	d01e      	beq.n	8001ad6 <TSK_MediumFrequencyTaskM1+0x162>
            MCI_ExecBufferedCommands(&Mci[M1]);
 8001a98:	4821      	ldr	r0, [pc, #132]	; (8001b20 <TSK_MediumFrequencyTaskM1+0x1ac>)
 8001a9a:	f7ff fcab 	bl	80013f4 <MCI_ExecBufferedCommands>
            FOC_CalcCurrRef(M1);
 8001a9e:	2000      	movs	r0, #0
 8001aa0:	f7ff ff32 	bl	8001908 <FOC_CalcCurrRef>
            if(!IsSpeedReliable)
 8001aa4:	2d00      	cmp	r5, #0
 8001aa6:	f47f af7b 	bne.w	80019a0 <TSK_MediumFrequencyTaskM1+0x2c>
              MCI_FaultProcessing(&Mci[M1], MC_SPEED_FDBK, 0);
 8001aaa:	481d      	ldr	r0, [pc, #116]	; (8001b20 <TSK_MediumFrequencyTaskM1+0x1ac>)
 8001aac:	462a      	mov	r2, r5
 8001aae:	2120      	movs	r1, #32
 8001ab0:	f7ff fc94 	bl	80013dc <MCI_FaultProcessing>
 8001ab4:	e774      	b.n	80019a0 <TSK_MediumFrequencyTaskM1+0x2c>
          if ((MCI_START == Mci[M1].DirectCommand) || (MCI_MEASURE_OFFSETS == Mci[M1].DirectCommand))
 8001ab6:	7e23      	ldrb	r3, [r4, #24]
 8001ab8:	f003 03fd 	and.w	r3, r3, #253	; 0xfd
 8001abc:	2b01      	cmp	r3, #1
 8001abe:	f47f af6f 	bne.w	80019a0 <TSK_MediumFrequencyTaskM1+0x2c>
           if (pwmcHandle[M1]->offsetCalibStatus == false)
 8001ac2:	4d18      	ldr	r5, [pc, #96]	; (8001b24 <TSK_MediumFrequencyTaskM1+0x1b0>)
 8001ac4:	6828      	ldr	r0, [r5, #0]
 8001ac6:	f890 1074 	ldrb.w	r1, [r0, #116]	; 0x74
 8001aca:	b9a9      	cbnz	r1, 8001af8 <TSK_MediumFrequencyTaskM1+0x184>
             PWMC_CurrentReadingCalibr(pwmcHandle[M1], CRC_START);
 8001acc:	f000 fba2 	bl	8002214 <PWMC_CurrentReadingCalibr>
             Mci[M1].State = OFFSET_CALIB;
 8001ad0:	2311      	movs	r3, #17
 8001ad2:	7663      	strb	r3, [r4, #25]
 8001ad4:	e764      	b.n	80019a0 <TSK_MediumFrequencyTaskM1+0x2c>
  R3_2_SwitchOffPWM(pwmcHandle[motor]);
 8001ad6:	4b13      	ldr	r3, [pc, #76]	; (8001b24 <TSK_MediumFrequencyTaskM1+0x1b0>)
 8001ad8:	6818      	ldr	r0, [r3, #0]
 8001ada:	f006 fdfb 	bl	80086d4 <R3_2_SwitchOffPWM>
  FOC_Clear(motor);
 8001ade:	2000      	movs	r0, #0
 8001ae0:	f7ff fe44 	bl	800176c <FOC_Clear>
  MPM_Clear((MotorPowMeas_Handle_t*) pMPM[motor]);
 8001ae4:	6830      	ldr	r0, [r6, #0]
 8001ae6:	f006 fa63 	bl	8007fb0 <MPM_Clear>
  TSK_SetStopPermanencyTimeM1(STOPPERMANENCY_TICKS);
 8001aea:	f44f 7048 	mov.w	r0, #800	; 0x320
 8001aee:	f7ff ff31 	bl	8001954 <TSK_SetStopPermanencyTimeM1>
  Mci[motor].State = STOP;
 8001af2:	2308      	movs	r3, #8
 8001af4:	7663      	strb	r3, [r4, #25]
  return;
 8001af6:	e753      	b.n	80019a0 <TSK_MediumFrequencyTaskM1+0x2c>
             pwmcHandle[M1]->OffCalibrWaitTimeCounter = 1u;
 8001af8:	f8a0 3052 	strh.w	r3, [r0, #82]	; 0x52
             PWMC_CurrentReadingCalibr(pwmcHandle[M1], CRC_EXEC);
 8001afc:	4619      	mov	r1, r3
 8001afe:	f000 fb89 	bl	8002214 <PWMC_CurrentReadingCalibr>
             R3_2_TurnOnLowSides(pwmcHandle[M1]);
 8001b02:	e78e      	b.n	8001a22 <TSK_MediumFrequencyTaskM1+0xae>
                  FOC_Clear(M1);
 8001b04:	2000      	movs	r0, #0
 8001b06:	f7ff fe31 	bl	800176c <FOC_Clear>
                  MPM_Clear((MotorPowMeas_Handle_t*) pMPM[M1]);
 8001b0a:	6830      	ldr	r0, [r6, #0]
 8001b0c:	f006 fa50 	bl	8007fb0 <MPM_Clear>
                  Mci[M1].DirectCommand = MCI_NO_COMMAND;
 8001b10:	2300      	movs	r3, #0
 8001b12:	8323      	strh	r3, [r4, #24]
 8001b14:	e744      	b.n	80019a0 <TSK_MediumFrequencyTaskM1+0x2c>
 8001b16:	bf00      	nop
 8001b18:	200000dc 	.word	0x200000dc
 8001b1c:	20000448 	.word	0x20000448
 8001b20:	20001c30 	.word	0x20001c30
 8001b24:	2000059c 	.word	0x2000059c
 8001b28:	20000454 	.word	0x20000454

08001b2c <MC_Scheduler>:
  if (((uint8_t)1) == bMCBootCompleted)
 8001b2c:	4b1c      	ldr	r3, [pc, #112]	; (8001ba0 <MC_Scheduler+0x74>)
 8001b2e:	781b      	ldrb	r3, [r3, #0]
 8001b30:	2b01      	cmp	r3, #1
 8001b32:	d000      	beq.n	8001b36 <MC_Scheduler+0xa>
 8001b34:	4770      	bx	lr
{
 8001b36:	b570      	push	{r4, r5, r6, lr}
    if(hMFTaskCounterM1 > 0u)
 8001b38:	4c1a      	ldr	r4, [pc, #104]	; (8001ba4 <MC_Scheduler+0x78>)
 8001b3a:	8823      	ldrh	r3, [r4, #0]
 8001b3c:	b193      	cbz	r3, 8001b64 <MC_Scheduler+0x38>
      hMFTaskCounterM1--;
 8001b3e:	3b01      	subs	r3, #1
 8001b40:	8023      	strh	r3, [r4, #0]
    if(hBootCapDelayCounterM1 > 0U)
 8001b42:	4a19      	ldr	r2, [pc, #100]	; (8001ba8 <MC_Scheduler+0x7c>)
 8001b44:	8813      	ldrh	r3, [r2, #0]
 8001b46:	b29b      	uxth	r3, r3
 8001b48:	b11b      	cbz	r3, 8001b52 <MC_Scheduler+0x26>
      hBootCapDelayCounterM1--;
 8001b4a:	8813      	ldrh	r3, [r2, #0]
 8001b4c:	3b01      	subs	r3, #1
 8001b4e:	b29b      	uxth	r3, r3
 8001b50:	8013      	strh	r3, [r2, #0]
    if(hStopPermanencyCounterM1 > 0U)
 8001b52:	4a16      	ldr	r2, [pc, #88]	; (8001bac <MC_Scheduler+0x80>)
 8001b54:	8813      	ldrh	r3, [r2, #0]
 8001b56:	b29b      	uxth	r3, r3
 8001b58:	b11b      	cbz	r3, 8001b62 <MC_Scheduler+0x36>
      hStopPermanencyCounterM1--;
 8001b5a:	8813      	ldrh	r3, [r2, #0]
 8001b5c:	3b01      	subs	r3, #1
 8001b5e:	b29b      	uxth	r3, r3
 8001b60:	8013      	strh	r3, [r2, #0]
}
 8001b62:	bd70      	pop	{r4, r5, r6, pc}
      MCP_Over_UartA.rxBuffer = MCP_Over_UartA.pTransportLayer->fRXPacketProcess(MCP_Over_UartA.pTransportLayer,
 8001b64:	4d12      	ldr	r5, [pc, #72]	; (8001bb0 <MC_Scheduler+0x84>)
      TSK_MediumFrequencyTaskM1();
 8001b66:	f7ff ff05 	bl	8001974 <TSK_MediumFrequencyTaskM1>
      MCP_Over_UartA.rxBuffer = MCP_Over_UartA.pTransportLayer->fRXPacketProcess(MCP_Over_UartA.pTransportLayer,
 8001b6a:	4629      	mov	r1, r5
 8001b6c:	f851 0b0c 	ldr.w	r0, [r1], #12
 8001b70:	6883      	ldr	r3, [r0, #8]
 8001b72:	4798      	blx	r3
 8001b74:	6068      	str	r0, [r5, #4]
      if ( 0U == MCP_Over_UartA.rxBuffer)
 8001b76:	b130      	cbz	r0, 8001b86 <MC_Scheduler+0x5a>
        if (0U == MCP_Over_UartA.pTransportLayer->fGetBuffer(MCP_Over_UartA.pTransportLayer,
 8001b78:	4629      	mov	r1, r5
 8001b7a:	220a      	movs	r2, #10
 8001b7c:	f851 0b08 	ldr.w	r0, [r1], #8
 8001b80:	6803      	ldr	r3, [r0, #0]
 8001b82:	4798      	blx	r3
 8001b84:	b910      	cbnz	r0, 8001b8c <MC_Scheduler+0x60>
      hMFTaskCounterM1 = (uint16_t)MF_TASK_OCCURENCE_TICKS;
 8001b86:	2301      	movs	r3, #1
 8001b88:	8023      	strh	r3, [r4, #0]
 8001b8a:	e7da      	b.n	8001b42 <MC_Scheduler+0x16>
          MCP_ReceivedPacket(&MCP_Over_UartA);
 8001b8c:	4628      	mov	r0, r5
 8001b8e:	f005 ffb5 	bl	8007afc <MCP_ReceivedPacket>
          MCP_Over_UartA.pTransportLayer->fSendPacket(MCP_Over_UartA.pTransportLayer, MCP_Over_UartA.txBuffer,
 8001b92:	6828      	ldr	r0, [r5, #0]
 8001b94:	89ea      	ldrh	r2, [r5, #14]
 8001b96:	6846      	ldr	r6, [r0, #4]
 8001b98:	68a9      	ldr	r1, [r5, #8]
 8001b9a:	230a      	movs	r3, #10
 8001b9c:	47b0      	blx	r6
 8001b9e:	e7f2      	b.n	8001b86 <MC_Scheduler+0x5a>
 8001ba0:	2000058e 	.word	0x2000058e
 8001ba4:	20000592 	.word	0x20000592
 8001ba8:	20000590 	.word	0x20000590
 8001bac:	20000594 	.word	0x20000594
 8001bb0:	20000498 	.word	0x20000498

08001bb4 <TSK_HighFrequencyTask>:
  * subsystem (see the state machine(s)).
  *
  * @retval Number of the  motor instance which FOC loop was executed.
  */
__weak uint8_t TSK_HighFrequencyTask(void)
{
 8001bb4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  /* USER CODE END HighFrequencyTask 0 */

  uint16_t hFOCreturn;
  uint8_t bMotorNbr = 0;

  (void)HALL_CalcElAngle(&HALL_M1);
 8001bb8:	4838      	ldr	r0, [pc, #224]	; (8001c9c <TSK_HighFrequencyTask+0xe8>)
  uint16_t hCodeError;
  SpeednPosFdbk_Handle_t *speedHandle;

  speedHandle = STC_GetSpeedSensor(pSTC[M1]);
  hElAngle = SPD_GetElAngle(speedHandle);
  PWMC_GetPhaseCurrents(pwmcHandle[M1], &Iab);
 8001bba:	4f39      	ldr	r7, [pc, #228]	; (8001ca0 <TSK_HighFrequencyTask+0xec>)
  RCM_ReadOngoingConv();
  RCM_ExecNextConv();
  Ialphabeta = MCM_Clarke(Iab);
  Iqd = MCM_Park(Ialphabeta, hElAngle);
  Vqd.q = PI_Controller(pPIDIq[M1], (int32_t)(FOCVars[M1].Iqdref.q) - Iqd.q);
 8001bbc:	4c39      	ldr	r4, [pc, #228]	; (8001ca4 <TSK_HighFrequencyTask+0xf0>)
{
 8001bbe:	b086      	sub	sp, #24
  (void)HALL_CalcElAngle(&HALL_M1);
 8001bc0:	f005 fcd4 	bl	800756c <HALL_CalcElAngle>
  speedHandle = STC_GetSpeedSensor(pSTC[M1]);
 8001bc4:	4b38      	ldr	r3, [pc, #224]	; (8001ca8 <TSK_HighFrequencyTask+0xf4>)
 8001bc6:	6818      	ldr	r0, [r3, #0]
 8001bc8:	f007 fb8c 	bl	80092e4 <STC_GetSpeedSensor>
 8001bcc:	4605      	mov	r5, r0
  hElAngle = SPD_GetElAngle(speedHandle);
 8001bce:	f007 fb33 	bl	8009238 <SPD_GetElAngle>
  PWMC_GetPhaseCurrents(pwmcHandle[M1], &Iab);
 8001bd2:	a903      	add	r1, sp, #12
  hElAngle = SPD_GetElAngle(speedHandle);
 8001bd4:	4606      	mov	r6, r0
  PWMC_GetPhaseCurrents(pwmcHandle[M1], &Iab);
 8001bd6:	6838      	ldr	r0, [r7, #0]
 8001bd8:	f000 f9da 	bl	8001f90 <PWMC_GetPhaseCurrents>
  RCM_ReadOngoingConv();
 8001bdc:	f001 fc36 	bl	800344c <RCM_ReadOngoingConv>
  RCM_ExecNextConv();
 8001be0:	f001 fbea 	bl	80033b8 <RCM_ExecNextConv>
  Ialphabeta = MCM_Clarke(Iab);
 8001be4:	9803      	ldr	r0, [sp, #12]
 8001be6:	f7ff fd0f 	bl	8001608 <MCM_Clarke>
  Iqd = MCM_Park(Ialphabeta, hElAngle);
 8001bea:	4631      	mov	r1, r6
  Ialphabeta = MCM_Clarke(Iab);
 8001bec:	9004      	str	r0, [sp, #16]
  Iqd = MCM_Park(Ialphabeta, hElAngle);
 8001bee:	f7ff fd4b 	bl	8001688 <MCM_Park>
  Vqd.q = PI_Controller(pPIDIq[M1], (int32_t)(FOCVars[M1].Iqdref.q) - Iqd.q);
 8001bf2:	4a2e      	ldr	r2, [pc, #184]	; (8001cac <TSK_HighFrequencyTask+0xf8>)
 8001bf4:	f9b4 1010 	ldrsh.w	r1, [r4, #16]
  Iqd = MCM_Park(Ialphabeta, hElAngle);
 8001bf8:	9001      	str	r0, [sp, #4]
  Vqd.q = PI_Controller(pPIDIq[M1], (int32_t)(FOCVars[M1].Iqdref.q) - Iqd.q);
 8001bfa:	b203      	sxth	r3, r0
 8001bfc:	1ac9      	subs	r1, r1, r3
 8001bfe:	6810      	ldr	r0, [r2, #0]
 8001c00:	f006 faa0 	bl	8008144 <PI_Controller>
  Vqd.d = PI_Controller(pPIDId[M1], (int32_t)(FOCVars[M1].Iqdref.d) - Iqd.d);
 8001c04:	f9bd 2006 	ldrsh.w	r2, [sp, #6]
 8001c08:	4b29      	ldr	r3, [pc, #164]	; (8001cb0 <TSK_HighFrequencyTask+0xfc>)
 8001c0a:	f9b4 1012 	ldrsh.w	r1, [r4, #18]
  Vqd.q = PI_Controller(pPIDIq[M1], (int32_t)(FOCVars[M1].Iqdref.q) - Iqd.q);
 8001c0e:	4680      	mov	r8, r0
  Vqd.d = PI_Controller(pPIDId[M1], (int32_t)(FOCVars[M1].Iqdref.d) - Iqd.d);
 8001c10:	1a89      	subs	r1, r1, r2
 8001c12:	6818      	ldr	r0, [r3, #0]
 8001c14:	f006 fa96 	bl	8008144 <PI_Controller>

  Vqd = Circle_Limitation(pCLM[M1], Vqd);
 8001c18:	4b26      	ldr	r3, [pc, #152]	; (8001cb4 <TSK_HighFrequencyTask+0x100>)
 8001c1a:	f8ad 8008 	strh.w	r8, [sp, #8]
 8001c1e:	f8ad 000a 	strh.w	r0, [sp, #10]
 8001c22:	9902      	ldr	r1, [sp, #8]
 8001c24:	6818      	ldr	r0, [r3, #0]
 8001c26:	f005 fb47 	bl	80072b8 <Circle_Limitation>
 8001c2a:	4603      	mov	r3, r0
  hElAngle += SPD_GetInstElSpeedDpp(speedHandle)*REV_PARK_ANGLE_COMPENSATION_FACTOR;
 8001c2c:	4628      	mov	r0, r5
  Vqd = Circle_Limitation(pCLM[M1], Vqd);
 8001c2e:	fa0f f883 	sxth.w	r8, r3
 8001c32:	141d      	asrs	r5, r3, #16
 8001c34:	9302      	str	r3, [sp, #8]
  hElAngle += SPD_GetInstElSpeedDpp(speedHandle)*REV_PARK_ANGLE_COMPENSATION_FACTOR;
 8001c36:	f007 fb07 	bl	8009248 <SPD_GetInstElSpeedDpp>
  Valphabeta = MCM_Rev_Park(Vqd, hElAngle);
 8001c3a:	4631      	mov	r1, r6
 8001c3c:	9802      	ldr	r0, [sp, #8]
 8001c3e:	f7ff fd65 	bl	800170c <MCM_Rev_Park>
 8001c42:	4601      	mov	r1, r0
  hCodeError = PWMC_SetPhaseVoltage(pwmcHandle[M1], Valphabeta);
 8001c44:	6838      	ldr	r0, [r7, #0]
  Valphabeta = MCM_Rev_Park(Vqd, hElAngle);
 8001c46:	9105      	str	r1, [sp, #20]
  hCodeError = PWMC_SetPhaseVoltage(pwmcHandle[M1], Valphabeta);
 8001c48:	f000 f9a4 	bl	8001f94 <PWMC_SetPhaseVoltage>

  FOCVars[M1].Vqd = Vqd;
  FOCVars[M1].Iab = Iab;
  FOCVars[M1].Ialphabeta = Ialphabeta;
 8001c4c:	e9dd 7203 	ldrd	r7, r2, [sp, #12]
  hCodeError = PWMC_SetPhaseVoltage(pwmcHandle[M1], Valphabeta);
 8001c50:	4601      	mov	r1, r0
  FOCVars[M1].Iqd = Iqd;
 8001c52:	9b01      	ldr	r3, [sp, #4]
  FOCVars[M1].Valphabeta = Valphabeta;
 8001c54:	9805      	ldr	r0, [sp, #20]
  FOCVars[M1].Vqd = Vqd;
 8001c56:	f8a4 8016 	strh.w	r8, [r4, #22]
  if(hFOCreturn == MC_FOC_DURATION)
 8001c5a:	2901      	cmp	r1, #1
  FOCVars[M1].Ialphabeta = Ialphabeta;
 8001c5c:	e9c4 7200 	strd	r7, r2, [r4]
  FOCVars[M1].Vqd = Vqd;
 8001c60:	8325      	strh	r5, [r4, #24]
  FOCVars[M1].hElAngle = hElAngle;
 8001c62:	8426      	strh	r6, [r4, #32]
  FOCVars[M1].Iqd = Iqd;
 8001c64:	60e3      	str	r3, [r4, #12]
  FOCVars[M1].Valphabeta = Valphabeta;
 8001c66:	f8c4 001a 	str.w	r0, [r4, #26]
  if(hFOCreturn == MC_FOC_DURATION)
 8001c6a:	d011      	beq.n	8001c90 <TSK_HighFrequencyTask+0xdc>
  GLOBAL_TIMESTAMP++;
 8001c6c:	4a12      	ldr	r2, [pc, #72]	; (8001cb8 <TSK_HighFrequencyTask+0x104>)
  if (0U == MCPA_UART_A.Mark)
 8001c6e:	4813      	ldr	r0, [pc, #76]	; (8001cbc <TSK_HighFrequencyTask+0x108>)
  GLOBAL_TIMESTAMP++;
 8001c70:	6813      	ldr	r3, [r2, #0]
  if (0U == MCPA_UART_A.Mark)
 8001c72:	f890 1029 	ldrb.w	r1, [r0, #41]	; 0x29
  GLOBAL_TIMESTAMP++;
 8001c76:	3301      	adds	r3, #1
 8001c78:	6013      	str	r3, [r2, #0]
  if (0U == MCPA_UART_A.Mark)
 8001c7a:	b919      	cbnz	r1, 8001c84 <TSK_HighFrequencyTask+0xd0>
}
 8001c7c:	2000      	movs	r0, #0
 8001c7e:	b006      	add	sp, #24
 8001c80:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    MCPA_dataLog (&MCPA_UART_A);
 8001c84:	f006 f82e 	bl	8007ce4 <MCPA_dataLog>
}
 8001c88:	2000      	movs	r0, #0
 8001c8a:	b006      	add	sp, #24
 8001c8c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    MCI_FaultProcessing(&Mci[M1], MC_FOC_DURATION, 0);
 8001c90:	480b      	ldr	r0, [pc, #44]	; (8001cc0 <TSK_HighFrequencyTask+0x10c>)
 8001c92:	2200      	movs	r2, #0
 8001c94:	f7ff fba2 	bl	80013dc <MCI_FaultProcessing>
 8001c98:	e7e8      	b.n	8001c6c <TSK_HighFrequencyTask+0xb8>
 8001c9a:	bf00      	nop
 8001c9c:	200000dc 	.word	0x200000dc
 8001ca0:	2000059c 	.word	0x2000059c
 8001ca4:	20000568 	.word	0x20000568
 8001ca8:	20000454 	.word	0x20000454
 8001cac:	20000450 	.word	0x20000450
 8001cb0:	2000044c 	.word	0x2000044c
 8001cb4:	20000598 	.word	0x20000598
 8001cb8:	20001810 	.word	0x20001810
 8001cbc:	2000046c 	.word	0x2000046c
 8001cc0:	20001c30 	.word	0x20001c30

08001cc4 <TSK_SafetyTask_PWMOFF>:
  * @param  bMotor Motor reference number defined
  *         \link Motors_reference_number here \endlink
  * @retval None
  */
__weak void TSK_SafetyTask_PWMOFF(uint8_t bMotor)
{
 8001cc4:	b570      	push	{r4, r5, r6, lr}

  /* USER CODE END TSK_SafetyTask_PWMOFF 0 */
  uint16_t CodeReturn = MC_NO_ERROR;
  uint16_t errMask[NBR_OF_MOTORS] = {VBUS_TEMP_ERR_MASK};

  CodeReturn |= errMask[bMotor] & NTC_CalcAvTemp(pTemperatureSensor[bMotor]); /* check for fault if FW protection is activated. It returns MC_OVER_TEMP or MC_NO_ERROR */
 8001cc6:	4b1f      	ldr	r3, [pc, #124]	; (8001d44 <TSK_SafetyTask_PWMOFF+0x80>)
  CodeReturn |= PWMC_CheckOverCurrent(pwmcHandle[bMotor]);                    /* check for fault. It return MC_BREAK_IN or MC_NO_FAULTS
 8001cc8:	4e1f      	ldr	r6, [pc, #124]	; (8001d48 <TSK_SafetyTask_PWMOFF+0x84>)
{
 8001cca:	b082      	sub	sp, #8
 8001ccc:	4604      	mov	r4, r0
  CodeReturn |= errMask[bMotor] & NTC_CalcAvTemp(pTemperatureSensor[bMotor]); /* check for fault if FW protection is activated. It returns MC_OVER_TEMP or MC_NO_ERROR */
 8001cce:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]
 8001cd2:	f006 f9c3 	bl	800805c <NTC_CalcAvTemp>
 8001cd6:	4605      	mov	r5, r0
  CodeReturn |= PWMC_CheckOverCurrent(pwmcHandle[bMotor]);                    /* check for fault. It return MC_BREAK_IN or MC_NO_FAULTS
 8001cd8:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 8001cdc:	f000 fac4 	bl	8002268 <PWMC_CheckOverCurrent>
  CodeReturn |= errMask[bMotor] & NTC_CalcAvTemp(pTemperatureSensor[bMotor]); /* check for fault if FW protection is activated. It returns MC_OVER_TEMP or MC_NO_ERROR */
 8001ce0:	f005 050e 	and.w	r5, r5, #14
  CodeReturn |= PWMC_CheckOverCurrent(pwmcHandle[bMotor]);                    /* check for fault. It return MC_BREAK_IN or MC_NO_FAULTS
 8001ce4:	4328      	orrs	r0, r5
 8001ce6:	b285      	uxth	r5, r0
                                                                                 (for STM32F30x can return MC_OVER_VOLT in case of HW Overvoltage) */
  if(M1 == bMotor)
 8001ce8:	b174      	cbz	r4, 8001d08 <TSK_SafetyTask_PWMOFF+0x44>
  {
    CodeReturn |= errMask[bMotor] & RVBS_CalcAvVbus(&BusVoltageSensor_M1);
  }
  MCI_FaultProcessing(&Mci[bMotor], CodeReturn, ~CodeReturn); /* process faults */
 8001cea:	4818      	ldr	r0, [pc, #96]	; (8001d4c <TSK_SafetyTask_PWMOFF+0x88>)
 8001cec:	43ea      	mvns	r2, r5
 8001cee:	eb00 1044 	add.w	r0, r0, r4, lsl #5
 8001cf2:	b292      	uxth	r2, r2
 8001cf4:	4629      	mov	r1, r5
 8001cf6:	9001      	str	r0, [sp, #4]
 8001cf8:	f7ff fb70 	bl	80013dc <MCI_FaultProcessing>
  if (MCI_GetFaultState(&Mci[bMotor]) != (uint32_t)MC_NO_FAULTS)
 8001cfc:	9801      	ldr	r0, [sp, #4]
 8001cfe:	f7ff fbff 	bl	8001500 <MCI_GetFaultState>
 8001d02:	b940      	cbnz	r0, 8001d16 <TSK_SafetyTask_PWMOFF+0x52>
  }

  /* USER CODE BEGIN TSK_SafetyTask_PWMOFF 3 */

  /* USER CODE END TSK_SafetyTask_PWMOFF 3 */
}
 8001d04:	b002      	add	sp, #8
 8001d06:	bd70      	pop	{r4, r5, r6, pc}
    CodeReturn |= errMask[bMotor] & RVBS_CalcAvVbus(&BusVoltageSensor_M1);
 8001d08:	4811      	ldr	r0, [pc, #68]	; (8001d50 <TSK_SafetyTask_PWMOFF+0x8c>)
 8001d0a:	f007 fa5b 	bl	80091c4 <RVBS_CalcAvVbus>
 8001d0e:	f000 000e 	and.w	r0, r0, #14
 8001d12:	4305      	orrs	r5, r0
 8001d14:	e7e9      	b.n	8001cea <TSK_SafetyTask_PWMOFF+0x26>
    PWMC_SwitchOffPWM(pwmcHandle[bMotor]);
 8001d16:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 8001d1a:	f000 fa77 	bl	800220c <PWMC_SwitchOffPWM>
    if (MCPA_UART_A.Mark != 0)
 8001d1e:	480d      	ldr	r0, [pc, #52]	; (8001d54 <TSK_SafetyTask_PWMOFF+0x90>)
 8001d20:	f890 3029 	ldrb.w	r3, [r0, #41]	; 0x29
 8001d24:	b953      	cbnz	r3, 8001d3c <TSK_SafetyTask_PWMOFF+0x78>
    FOC_Clear(bMotor);
 8001d26:	4620      	mov	r0, r4
 8001d28:	f7ff fd20 	bl	800176c <FOC_Clear>
    MPM_Clear((MotorPowMeas_Handle_t*)pMPM[bMotor]); //cstat !MISRAC2012-Rule-11.3
 8001d2c:	4b0a      	ldr	r3, [pc, #40]	; (8001d58 <TSK_SafetyTask_PWMOFF+0x94>)
 8001d2e:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
}
 8001d32:	b002      	add	sp, #8
 8001d34:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    MPM_Clear((MotorPowMeas_Handle_t*)pMPM[bMotor]); //cstat !MISRAC2012-Rule-11.3
 8001d38:	f006 b93a 	b.w	8007fb0 <MPM_Clear>
      MCPA_flushDataLog (&MCPA_UART_A);
 8001d3c:	f006 f896 	bl	8007e6c <MCPA_flushDataLog>
 8001d40:	e7f1      	b.n	8001d26 <TSK_SafetyTask_PWMOFF+0x62>
 8001d42:	bf00      	nop
 8001d44:	20000458 	.word	0x20000458
 8001d48:	2000059c 	.word	0x2000059c
 8001d4c:	20001c30 	.word	0x20001c30
 8001d50:	20000000 	.word	0x20000000
 8001d54:	2000046c 	.word	0x2000046c
 8001d58:	20000448 	.word	0x20000448

08001d5c <TSK_SafetyTask>:
{
 8001d5c:	b508      	push	{r3, lr}
  if (1U == bMCBootCompleted)
 8001d5e:	4b06      	ldr	r3, [pc, #24]	; (8001d78 <TSK_SafetyTask+0x1c>)
 8001d60:	781b      	ldrb	r3, [r3, #0]
 8001d62:	2b01      	cmp	r3, #1
 8001d64:	d000      	beq.n	8001d68 <TSK_SafetyTask+0xc>
}
 8001d66:	bd08      	pop	{r3, pc}
    TSK_SafetyTask_PWMOFF(M1);
 8001d68:	2000      	movs	r0, #0
 8001d6a:	f7ff ffab 	bl	8001cc4 <TSK_SafetyTask_PWMOFF>
}
 8001d6e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    RCM_ExecUserConv();
 8001d72:	f001 baf1 	b.w	8003358 <RCM_ExecUserConv>
 8001d76:	bf00      	nop
 8001d78:	2000058e 	.word	0x2000058e

08001d7c <MC_RunMotorControlTasks>:
{
 8001d7c:	b508      	push	{r3, lr}
  if (0U == bMCBootCompleted)
 8001d7e:	4b04      	ldr	r3, [pc, #16]	; (8001d90 <MC_RunMotorControlTasks+0x14>)
 8001d80:	781b      	ldrb	r3, [r3, #0]
 8001d82:	b903      	cbnz	r3, 8001d86 <MC_RunMotorControlTasks+0xa>
}
 8001d84:	bd08      	pop	{r3, pc}
    MC_Scheduler();
 8001d86:	f7ff fed1 	bl	8001b2c <MC_Scheduler>
    TSK_SafetyTask();
 8001d8a:	f7ff ffe7 	bl	8001d5c <TSK_SafetyTask>
}
 8001d8e:	bd08      	pop	{r3, pc}
 8001d90:	2000058e 	.word	0x2000058e

08001d94 <TSK_HardwareFaultTask>:
  *
  *  This function is to be executed when a general hardware failure has been detected
  * by the microcontroller and is used to put the system in safety condition.
  */
__weak void TSK_HardwareFaultTask(void)
{
 8001d94:	b508      	push	{r3, lr}
  /* USER CODE BEGIN TSK_HardwareFaultTask 0 */

  /* USER CODE END TSK_HardwareFaultTask 0 */
  R3_2_SwitchOffPWM(pwmcHandle[M1]);
 8001d96:	4b05      	ldr	r3, [pc, #20]	; (8001dac <TSK_HardwareFaultTask+0x18>)
 8001d98:	6818      	ldr	r0, [r3, #0]
 8001d9a:	f006 fc9b 	bl	80086d4 <R3_2_SwitchOffPWM>
  MCI_FaultProcessing(&Mci[M1], MC_SW_ERROR, 0);
  /* USER CODE BEGIN TSK_HardwareFaultTask 1 */

  /* USER CODE END TSK_HardwareFaultTask 1 */
}
 8001d9e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  MCI_FaultProcessing(&Mci[M1], MC_SW_ERROR, 0);
 8001da2:	4803      	ldr	r0, [pc, #12]	; (8001db0 <TSK_HardwareFaultTask+0x1c>)
 8001da4:	2200      	movs	r2, #0
 8001da6:	2180      	movs	r1, #128	; 0x80
 8001da8:	f7ff bb18 	b.w	80013dc <MCI_FaultProcessing>
 8001dac:	2000059c 	.word	0x2000059c
 8001db0:	20001c30 	.word	0x20001c30

08001db4 <UI_HandleStartStopButton_cb>:

__weak void UI_HandleStartStopButton_cb (void)
{
 8001db4:	b508      	push	{r3, lr}
/* USER CODE BEGIN START_STOP_BTN */
  if (IDLE == MC_GetSTMStateMotor1())
 8001db6:	f7ff fadb 	bl	8001370 <MC_GetSTMStateMotor1>
 8001dba:	b918      	cbnz	r0, 8001dc4 <UI_HandleStartStopButton_cb+0x10>
  else
  {
    (void)MC_StopMotor1();
  }
/* USER CODE END START_STOP_BTN */
}
 8001dbc:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    (void)MC_StartMotor1();
 8001dc0:	f7ff baca 	b.w	8001358 <MC_StartMotor1>
}
 8001dc4:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    (void)MC_StopMotor1();
 8001dc8:	f7ff bacc 	b.w	8001364 <MC_StopMotor1>

08001dcc <mc_lock_pins>:

 /**
  * @brief  Locks GPIO pins used for Motor Control to prevent accidental reconfiguration
  */
__weak void mc_lock_pins (void)
{
 8001dcc:	b4f0      	push	{r4, r5, r6, r7}
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_LockPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
  __IO uint32_t temp;
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001dce:	4a58      	ldr	r2, [pc, #352]	; (8001f30 <mc_lock_pins+0x164>)
 8001dd0:	4858      	ldr	r0, [pc, #352]	; (8001f34 <mc_lock_pins+0x168>)
 8001dd2:	61d0      	str	r0, [r2, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 8001dd4:	2604      	movs	r6, #4
 8001dd6:	b094      	sub	sp, #80	; 0x50
 8001dd8:	61d6      	str	r6, [r2, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001dda:	61d0      	str	r0, [r2, #28]
  /* Read LCKR register. This read is mandatory to complete key lock sequence */
  temp = READ_REG(GPIOx->LCKR);
 8001ddc:	69d3      	ldr	r3, [r2, #28]
 8001dde:	9313      	str	r3, [sp, #76]	; 0x4c
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001de0:	4c55      	ldr	r4, [pc, #340]	; (8001f38 <mc_lock_pins+0x16c>)
  (void) temp;
 8001de2:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001de4:	61d4      	str	r4, [r2, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 8001de6:	2702      	movs	r7, #2
 8001de8:	61d7      	str	r7, [r2, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001dea:	61d4      	str	r4, [r2, #28]
  temp = READ_REG(GPIOx->LCKR);
 8001dec:	69d3      	ldr	r3, [r2, #28]
 8001dee:	9312      	str	r3, [sp, #72]	; 0x48
  WRITE_REG(GPIOx->LCKR, PinMask);
 8001df0:	f44f 4180 	mov.w	r1, #16384	; 0x4000
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001df4:	f44f 33a0 	mov.w	r3, #81920	; 0x14000
  (void) temp;
 8001df8:	9d12      	ldr	r5, [sp, #72]	; 0x48
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001dfa:	61d3      	str	r3, [r2, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 8001dfc:	61d1      	str	r1, [r2, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001dfe:	61d3      	str	r3, [r2, #28]
  temp = READ_REG(GPIOx->LCKR);
 8001e00:	69d3      	ldr	r3, [r2, #28]
 8001e02:	9311      	str	r3, [sp, #68]	; 0x44
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001e04:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8001e08:	f04f 1101 	mov.w	r1, #65537	; 0x10001
  WRITE_REG(GPIOx->LCKR, PinMask);
 8001e0c:	2501      	movs	r5, #1
  (void) temp;
 8001e0e:	f8dd c044 	ldr.w	ip, [sp, #68]	; 0x44
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001e12:	61d9      	str	r1, [r3, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 8001e14:	61dd      	str	r5, [r3, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001e16:	61d9      	str	r1, [r3, #28]
  temp = READ_REG(GPIOx->LCKR);
 8001e18:	f8d3 c01c 	ldr.w	ip, [r3, #28]
 8001e1c:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
  (void) temp;
 8001e20:	f8dd c040 	ldr.w	ip, [sp, #64]	; 0x40
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001e24:	61d1      	str	r1, [r2, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 8001e26:	61d5      	str	r5, [r2, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001e28:	61d1      	str	r1, [r2, #28]
  temp = READ_REG(GPIOx->LCKR);
 8001e2a:	69d1      	ldr	r1, [r2, #28]
 8001e2c:	910f      	str	r1, [sp, #60]	; 0x3c
  (void) temp;
 8001e2e:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001e30:	4942      	ldr	r1, [pc, #264]	; (8001f3c <mc_lock_pins+0x170>)
 8001e32:	61d9      	str	r1, [r3, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 8001e34:	2580      	movs	r5, #128	; 0x80
 8001e36:	61dd      	str	r5, [r3, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001e38:	61d9      	str	r1, [r3, #28]
  temp = READ_REG(GPIOx->LCKR);
 8001e3a:	f8d3 c01c 	ldr.w	ip, [r3, #28]
 8001e3e:	f8cd c038 	str.w	ip, [sp, #56]	; 0x38
  (void) temp;
 8001e42:	f8dd c038 	ldr.w	ip, [sp, #56]	; 0x38
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001e46:	61dc      	str	r4, [r3, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 8001e48:	61df      	str	r7, [r3, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001e4a:	61dc      	str	r4, [r3, #28]
  temp = READ_REG(GPIOx->LCKR);
 8001e4c:	69dc      	ldr	r4, [r3, #28]
 8001e4e:	940d      	str	r4, [sp, #52]	; 0x34
  (void) temp;
 8001e50:	9f0d      	ldr	r7, [sp, #52]	; 0x34
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001e52:	4c3b      	ldr	r4, [pc, #236]	; (8001f40 <mc_lock_pins+0x174>)
 8001e54:	61dc      	str	r4, [r3, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 8001e56:	2708      	movs	r7, #8
 8001e58:	61df      	str	r7, [r3, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001e5a:	61dc      	str	r4, [r3, #28]
  temp = READ_REG(GPIOx->LCKR);
 8001e5c:	69dc      	ldr	r4, [r3, #28]
 8001e5e:	940c      	str	r4, [sp, #48]	; 0x30
  (void) temp;
 8001e60:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001e62:	61d8      	str	r0, [r3, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 8001e64:	61de      	str	r6, [r3, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001e66:	61d8      	str	r0, [r3, #28]
  temp = READ_REG(GPIOx->LCKR);
 8001e68:	69d8      	ldr	r0, [r3, #28]
 8001e6a:	900b      	str	r0, [sp, #44]	; 0x2c
  (void) temp;
 8001e6c:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001e6e:	4835      	ldr	r0, [pc, #212]	; (8001f44 <mc_lock_pins+0x178>)
 8001e70:	61d8      	str	r0, [r3, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 8001e72:	2440      	movs	r4, #64	; 0x40
 8001e74:	61dc      	str	r4, [r3, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001e76:	61d8      	str	r0, [r3, #28]
  temp = READ_REG(GPIOx->LCKR);
 8001e78:	69de      	ldr	r6, [r3, #28]
 8001e7a:	960a      	str	r6, [sp, #40]	; 0x28
  (void) temp;
 8001e7c:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001e7e:	4e32      	ldr	r6, [pc, #200]	; (8001f48 <mc_lock_pins+0x17c>)
 8001e80:	61de      	str	r6, [r3, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 8001e82:	2720      	movs	r7, #32
 8001e84:	61df      	str	r7, [r3, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001e86:	61de      	str	r6, [r3, #28]
  temp = READ_REG(GPIOx->LCKR);
 8001e88:	69de      	ldr	r6, [r3, #28]
 8001e8a:	9609      	str	r6, [sp, #36]	; 0x24
  (void) temp;
 8001e8c:	9e09      	ldr	r6, [sp, #36]	; 0x24
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001e8e:	61d0      	str	r0, [r2, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 8001e90:	61d4      	str	r4, [r2, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001e92:	61d0      	str	r0, [r2, #28]
  temp = READ_REG(GPIOx->LCKR);
 8001e94:	69d0      	ldr	r0, [r2, #28]
 8001e96:	9008      	str	r0, [sp, #32]
  (void) temp;
 8001e98:	9808      	ldr	r0, [sp, #32]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001e9a:	61d1      	str	r1, [r2, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 8001e9c:	61d5      	str	r5, [r2, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001e9e:	61d1      	str	r1, [r2, #28]
  temp = READ_REG(GPIOx->LCKR);
 8001ea0:	69d1      	ldr	r1, [r2, #28]
 8001ea2:	9107      	str	r1, [sp, #28]
  (void) temp;
 8001ea4:	9807      	ldr	r0, [sp, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001ea6:	4929      	ldr	r1, [pc, #164]	; (8001f4c <mc_lock_pins+0x180>)
 8001ea8:	61d1      	str	r1, [r2, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 8001eaa:	f44f 7080 	mov.w	r0, #256	; 0x100
 8001eae:	61d0      	str	r0, [r2, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001eb0:	61d1      	str	r1, [r2, #28]
  temp = READ_REG(GPIOx->LCKR);
 8001eb2:	69d4      	ldr	r4, [r2, #28]
 8001eb4:	9406      	str	r4, [sp, #24]
  (void) temp;
 8001eb6:	9c06      	ldr	r4, [sp, #24]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001eb8:	61d9      	str	r1, [r3, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 8001eba:	61d8      	str	r0, [r3, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001ebc:	61d9      	str	r1, [r3, #28]
  temp = READ_REG(GPIOx->LCKR);
 8001ebe:	69d9      	ldr	r1, [r3, #28]
 8001ec0:	9105      	str	r1, [sp, #20]
  WRITE_REG(GPIOx->LCKR, PinMask);
 8001ec2:	f44f 7000 	mov.w	r0, #512	; 0x200
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001ec6:	f44f 3181 	mov.w	r1, #66048	; 0x10200
  (void) temp;
 8001eca:	9c05      	ldr	r4, [sp, #20]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001ecc:	61d9      	str	r1, [r3, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 8001ece:	61d8      	str	r0, [r3, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001ed0:	61d9      	str	r1, [r3, #28]
  temp = READ_REG(GPIOx->LCKR);
 8001ed2:	69d9      	ldr	r1, [r3, #28]
 8001ed4:	9104      	str	r1, [sp, #16]
  WRITE_REG(GPIOx->LCKR, PinMask);
 8001ed6:	f44f 6080 	mov.w	r0, #1024	; 0x400
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001eda:	f44f 3182 	mov.w	r1, #66560	; 0x10400
  (void) temp;
 8001ede:	9c04      	ldr	r4, [sp, #16]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001ee0:	61d9      	str	r1, [r3, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 8001ee2:	61d8      	str	r0, [r3, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001ee4:	61d9      	str	r1, [r3, #28]
  temp = READ_REG(GPIOx->LCKR);
 8001ee6:	69d9      	ldr	r1, [r3, #28]
 8001ee8:	9103      	str	r1, [sp, #12]
  WRITE_REG(GPIOx->LCKR, PinMask);
 8001eea:	f44f 5080 	mov.w	r0, #4096	; 0x1000
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001eee:	f44f 3188 	mov.w	r1, #69632	; 0x11000
  (void) temp;
 8001ef2:	9c03      	ldr	r4, [sp, #12]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001ef4:	61d9      	str	r1, [r3, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 8001ef6:	61d8      	str	r0, [r3, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001ef8:	61d9      	str	r1, [r3, #28]
  temp = READ_REG(GPIOx->LCKR);
 8001efa:	69db      	ldr	r3, [r3, #28]
 8001efc:	9302      	str	r3, [sp, #8]
  WRITE_REG(GPIOx->LCKR, PinMask);
 8001efe:	f44f 4100 	mov.w	r1, #32768	; 0x8000
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001f02:	f44f 33c0 	mov.w	r3, #98304	; 0x18000
  (void) temp;
 8001f06:	9802      	ldr	r0, [sp, #8]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001f08:	61d3      	str	r3, [r2, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 8001f0a:	61d1      	str	r1, [r2, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001f0c:	61d3      	str	r3, [r2, #28]
  temp = READ_REG(GPIOx->LCKR);
 8001f0e:	69d2      	ldr	r2, [r2, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001f10:	4b0f      	ldr	r3, [pc, #60]	; (8001f50 <mc_lock_pins+0x184>)
  temp = READ_REG(GPIOx->LCKR);
 8001f12:	9201      	str	r2, [sp, #4]
  WRITE_REG(GPIOx->LCKR, PinMask);
 8001f14:	f44f 5100 	mov.w	r1, #8192	; 0x2000
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001f18:	f44f 3290 	mov.w	r2, #73728	; 0x12000
  (void) temp;
 8001f1c:	9801      	ldr	r0, [sp, #4]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001f1e:	61da      	str	r2, [r3, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 8001f20:	61d9      	str	r1, [r3, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001f22:	61da      	str	r2, [r3, #28]
  temp = READ_REG(GPIOx->LCKR);
 8001f24:	69db      	ldr	r3, [r3, #28]
 8001f26:	9300      	str	r3, [sp, #0]
  (void) temp;
 8001f28:	9b00      	ldr	r3, [sp, #0]
LL_GPIO_LockPin(M1_PWM_VH_GPIO_Port, M1_PWM_VH_Pin);
LL_GPIO_LockPin(M1_PWM_WH_GPIO_Port, M1_PWM_WH_Pin);
LL_GPIO_LockPin(M1_PWM_VL_GPIO_Port, M1_PWM_VL_Pin);
LL_GPIO_LockPin(M1_PWM_WL_GPIO_Port, M1_PWM_WL_Pin);
LL_GPIO_LockPin(M1_PWM_UL_GPIO_Port, M1_PWM_UL_Pin);
}
 8001f2a:	b014      	add	sp, #80	; 0x50
 8001f2c:	bcf0      	pop	{r4, r5, r6, r7}
 8001f2e:	4770      	bx	lr
 8001f30:	48000400 	.word	0x48000400
 8001f34:	00010004 	.word	0x00010004
 8001f38:	00010002 	.word	0x00010002
 8001f3c:	00010080 	.word	0x00010080
 8001f40:	00010008 	.word	0x00010008
 8001f44:	00010040 	.word	0x00010040
 8001f48:	00010020 	.word	0x00010020
 8001f4c:	00010100 	.word	0x00010100
 8001f50:	48000800 	.word	0x48000800

08001f54 <MX_MotorControl_Init>:
 *
 * CubeMX calls this function after all peripherals initializations and
 * before the NVIC is configured
 */
__weak void MX_MotorControl_Init(void)
{
 8001f54:	b508      	push	{r3, lr}
  /* Reconfigure the SysTick interrupt to fire every 500 us. */
  (void)HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq() / SYS_TICK_FREQUENCY);
 8001f56:	f003 fe91 	bl	8005c7c <HAL_RCC_GetHCLKFreq>
 8001f5a:	4b0a      	ldr	r3, [pc, #40]	; (8001f84 <MX_MotorControl_Init+0x30>)
 8001f5c:	fba3 3000 	umull	r3, r0, r3, r0
 8001f60:	09c0      	lsrs	r0, r0, #7
 8001f62:	f002 ff3b 	bl	8004ddc <HAL_SYSTICK_Config>
  HAL_NVIC_SetPriority(SysTick_IRQn, uwTickPrio, 0U);
 8001f66:	4b08      	ldr	r3, [pc, #32]	; (8001f88 <MX_MotorControl_Init+0x34>)
 8001f68:	2200      	movs	r2, #0
 8001f6a:	6819      	ldr	r1, [r3, #0]
 8001f6c:	f04f 30ff 	mov.w	r0, #4294967295
 8001f70:	f002 feee 	bl	8004d50 <HAL_NVIC_SetPriority>
  /* Initialize the Motor Control Subsystem */
  MCboot(pMCI);
 8001f74:	4805      	ldr	r0, [pc, #20]	; (8001f8c <MX_MotorControl_Init+0x38>)
 8001f76:	f7ff fc3d 	bl	80017f4 <MCboot>
  mc_lock_pins();

}
 8001f7a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  mc_lock_pins();
 8001f7e:	f7ff bf25 	b.w	8001dcc <mc_lock_pins>
 8001f82:	bf00      	nop
 8001f84:	10624dd3 	.word	0x10624dd3
 8001f88:	2000053c 	.word	0x2000053c
 8001f8c:	20001cc0 	.word	0x20001cc0

08001f90 <PWMC_GetPhaseCurrents>:
    /* Nothing to do */
  }
  else
  {
#endif
    pHandle->pFctGetPhaseCurrents(pHandle, Iab);
 8001f90:	6843      	ldr	r3, [r0, #4]
 8001f92:	4718      	bx	r3

08001f94 <PWMC_SetPhaseVoltage>:
  *
  * @retval Returns #MC_NO_ERROR if no error occurred or #MC_FOC_DURATION if the duty cycles were
  *         set too late for being taken into account in the next PWM cycle.
  */
__weak uint16_t PWMC_SetPhaseVoltage(PWMC_Handle_t *pHandle, alphabeta_t Valfa_beta)
{
 8001f94:	b470      	push	{r4, r5, r6}
    int32_t wTimePhA;
    int32_t wTimePhB;
    int32_t wTimePhC;

    wUAlpha = Valfa_beta.alpha * (int32_t)pHandle->hT_Sqrt3;
    wUBeta = -(Valfa_beta.beta * ((int32_t)pHandle->PWMperiod)) * 2;
 8001f96:	f8b0 6064 	ldrh.w	r6, [r0, #100]	; 0x64
    wUAlpha = Valfa_beta.alpha * (int32_t)pHandle->hT_Sqrt3;
 8001f9a:	f8b0 3040 	ldrh.w	r3, [r0, #64]	; 0x40
{
 8001f9e:	b083      	sub	sp, #12
    wUBeta = -(Valfa_beta.beta * ((int32_t)pHandle->PWMperiod)) * 2;
 8001fa0:	140c      	asrs	r4, r1, #16
{
 8001fa2:	9101      	str	r1, [sp, #4]
    wUBeta = -(Valfa_beta.beta * ((int32_t)pHandle->PWMperiod)) * 2;
 8001fa4:	fb06 f404 	mul.w	r4, r6, r4
    wUAlpha = Valfa_beta.alpha * (int32_t)pHandle->hT_Sqrt3;
 8001fa8:	b209      	sxth	r1, r1
    wUBeta = -(Valfa_beta.beta * ((int32_t)pHandle->PWMperiod)) * 2;
 8001faa:	ebc4 74c4 	rsb	r4, r4, r4, lsl #31
    wUAlpha = Valfa_beta.alpha * (int32_t)pHandle->hT_Sqrt3;
 8001fae:	fb03 f101 	mul.w	r1, r3, r1

    wX = wUBeta;
    wY = (wUBeta + wUAlpha) / 2;
 8001fb2:	eb01 0344 	add.w	r3, r1, r4, lsl #1
    wZ = (wUBeta - wUAlpha) / 2;
 8001fb6:	ebc1 0144 	rsb	r1, r1, r4, lsl #1
    wY = (wUBeta + wUAlpha) / 2;
 8001fba:	eb03 75d3 	add.w	r5, r3, r3, lsr #31
    wZ = (wUBeta - wUAlpha) / 2;
 8001fbe:	eb01 72d1 	add.w	r2, r1, r1, lsr #31

    /* Sector calculation from wX, wY, wZ */
    if (wY < 0)
 8001fc2:	f1b3 3fff 	cmp.w	r3, #4294967295
    wUBeta = -(Valfa_beta.beta * ((int32_t)pHandle->PWMperiod)) * 2;
 8001fc6:	ea4f 0444 	mov.w	r4, r4, lsl #1
    wY = (wUBeta + wUAlpha) / 2;
 8001fca:	ea4f 0565 	mov.w	r5, r5, asr #1
    wZ = (wUBeta - wUAlpha) / 2;
 8001fce:	ea4f 0262 	mov.w	r2, r2, asr #1
    if (wY < 0)
 8001fd2:	f2c0 8082 	blt.w	80020da <PWMC_SetPhaseVoltage+0x146>
          pHandle->highDuty = (uint16_t)wTimePhA;
        }
    }
    else /* wY > 0 */
    {
      if (wZ >= 0)
 8001fd6:	f1b1 3fff 	cmp.w	r1, #4294967295
 8001fda:	db56      	blt.n	800208a <PWMC_SetPhaseVoltage+0xf6>
      {
        pHandle->Sector = SECTOR_2;
        wTimePhA = (((int32_t)pHandle->PWMperiod) / 4) + ((wY - wZ) / (int32_t)262144);
 8001fdc:	1aad      	subs	r5, r5, r2
 8001fde:	bf44      	itt	mi
 8001fe0:	f505 357f 	addmi.w	r5, r5, #261120	; 0x3fc00
 8001fe4:	f205 35ff 	addwmi	r5, r5, #1023	; 0x3ff
        wTimePhB = wTimePhA + (wZ / 131072);
 8001fe8:	2900      	cmp	r1, #0
 8001fea:	bfbc      	itt	lt
 8001fec:	f501 317f 	addlt.w	r1, r1, #261120	; 0x3fc00
 8001ff0:	f201 31ff 	addwlt	r1, r1, #1023	; 0x3ff
        wTimePhC = wTimePhA - (wY / 131072);
 8001ff4:	2b00      	cmp	r3, #0
 8001ff6:	bfb8      	it	lt
 8001ff8:	f503 337f 	addlt.w	r3, r3, #261120	; 0x3fc00
        wTimePhA = (((int32_t)pHandle->PWMperiod) / 4) + ((wY - wZ) / (int32_t)262144);
 8001ffc:	ea4f 0296 	mov.w	r2, r6, lsr #2
 8002000:	eb02 42a5 	add.w	r2, r2, r5, asr #18
        wTimePhC = wTimePhA - (wY / 131072);
 8002004:	bfb8      	it	lt
 8002006:	f203 33ff 	addwlt	r3, r3, #1023	; 0x3ff
        pHandle->Sector = SECTOR_2;
 800200a:	2401      	movs	r4, #1
        wTimePhB = wTimePhA + (wZ / 131072);
 800200c:	eb02 41a1 	add.w	r1, r2, r1, asr #18
        wTimePhC = wTimePhA - (wY / 131072);
 8002010:	eba2 43a3 	sub.w	r3, r2, r3, asr #18
        pHandle->Sector = SECTOR_2;
 8002014:	f880 4070 	strb.w	r4, [r0, #112]	; 0x70

        pHandle->lowDuty = (uint16_t)wTimePhB;
        pHandle->midDuty = (uint16_t)wTimePhA;
        pHandle->highDuty = (uint16_t)wTimePhC;
 8002018:	f8a0 304e 	strh.w	r3, [r0, #78]	; 0x4e
        pHandle->lowDuty = (uint16_t)wTimePhB;
 800201c:	f8a0 104a 	strh.w	r1, [r0, #74]	; 0x4a
        pHandle->midDuty = (uint16_t)wTimePhA;
 8002020:	f8a0 204c 	strh.w	r2, [r0, #76]	; 0x4c

    pHandle->CntPhA = (uint16_t)(MAX(wTimePhA, 0));
    pHandle->CntPhB = (uint16_t)(MAX(wTimePhB, 0));
    pHandle->CntPhC = (uint16_t)(MAX(wTimePhC, 0));

    if (1U == pHandle->DTTest)
 8002024:	f8b0 4062 	ldrh.w	r4, [r0, #98]	; 0x62
 8002028:	ea22 72e2 	bic.w	r2, r2, r2, asr #31
 800202c:	ea21 71e1 	bic.w	r1, r1, r1, asr #31
 8002030:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8002034:	b292      	uxth	r2, r2
 8002036:	b289      	uxth	r1, r1
 8002038:	b29b      	uxth	r3, r3
 800203a:	2c01      	cmp	r4, #1
    pHandle->CntPhA = (uint16_t)(MAX(wTimePhA, 0));
 800203c:	f8a0 2042 	strh.w	r2, [r0, #66]	; 0x42
    pHandle->CntPhB = (uint16_t)(MAX(wTimePhB, 0));
 8002040:	f8a0 1044 	strh.w	r1, [r0, #68]	; 0x44
    pHandle->CntPhC = (uint16_t)(MAX(wTimePhC, 0));
 8002044:	f8a0 3046 	strh.w	r3, [r0, #70]	; 0x46
    if (1U == pHandle->DTTest)
 8002048:	d11b      	bne.n	8002082 <PWMC_SetPhaseVoltage+0xee>
    {
      /* Dead time compensation */
      if (pHandle->Ia > 0)
 800204a:	f9b0 4054 	ldrsh.w	r4, [r0, #84]	; 0x54
      else
      {
        pHandle->CntPhA -= pHandle->DTCompCnt;
      }

      if (pHandle->Ib > 0)
 800204e:	f9b0 5056 	ldrsh.w	r5, [r0, #86]	; 0x56
      if (pHandle->Ia > 0)
 8002052:	2c00      	cmp	r4, #0
        pHandle->CntPhA += pHandle->DTCompCnt;
 8002054:	f8b0 4068 	ldrh.w	r4, [r0, #104]	; 0x68
 8002058:	bfcc      	ite	gt
 800205a:	1912      	addgt	r2, r2, r4
        pHandle->CntPhA -= pHandle->DTCompCnt;
 800205c:	1b12      	suble	r2, r2, r4
 800205e:	b292      	uxth	r2, r2
 8002060:	f8a0 2042 	strh.w	r2, [r0, #66]	; 0x42
      else
      {
        pHandle->CntPhB -= pHandle->DTCompCnt;
      }

      if (pHandle->Ic > 0)
 8002064:	f9b0 2058 	ldrsh.w	r2, [r0, #88]	; 0x58
      if (pHandle->Ib > 0)
 8002068:	2d00      	cmp	r5, #0
        pHandle->CntPhB += pHandle->DTCompCnt;
 800206a:	bfcc      	ite	gt
 800206c:	1909      	addgt	r1, r1, r4
        pHandle->CntPhB -= pHandle->DTCompCnt;
 800206e:	1b09      	suble	r1, r1, r4
      if (pHandle->Ic > 0)
 8002070:	2a00      	cmp	r2, #0
        pHandle->CntPhB -= pHandle->DTCompCnt;
 8002072:	b289      	uxth	r1, r1
      {
        pHandle->CntPhC += pHandle->DTCompCnt;
 8002074:	bfcc      	ite	gt
 8002076:	191b      	addgt	r3, r3, r4
      }
      else
      {
        pHandle->CntPhC -= pHandle->DTCompCnt;
 8002078:	1b1b      	suble	r3, r3, r4
 800207a:	f8a0 1044 	strh.w	r1, [r0, #68]	; 0x44
 800207e:	f8a0 3046 	strh.w	r3, [r0, #70]	; 0x46
      }
    }
    returnValue = pHandle->pFctSetADCSampPointSectX(pHandle);
 8002082:	6983      	ldr	r3, [r0, #24]
#ifdef NULL_PTR_PWR_CUR_FDB
  }
#endif
  return (returnValue);
}
 8002084:	b003      	add	sp, #12
 8002086:	bc70      	pop	{r4, r5, r6}
    returnValue = pHandle->pFctSetADCSampPointSectX(pHandle);
 8002088:	4718      	bx	r3
        if ( wX <= 0 )
 800208a:	2c00      	cmp	r4, #0
 800208c:	dd4b      	ble.n	8002126 <PWMC_SetPhaseVoltage+0x192>
          wTimePhA = (((int32_t)pHandle->PWMperiod) / 4)+ ((wX - wZ) / (int32_t)262144);
 800208e:	1aa5      	subs	r5, r4, r2
 8002090:	bf44      	itt	mi
 8002092:	f505 357f 	addmi.w	r5, r5, #261120	; 0x3fc00
 8002096:	f205 35ff 	addwmi	r5, r5, #1023	; 0x3ff
          wTimePhB = wTimePhA + (wZ / 131072);
 800209a:	2900      	cmp	r1, #0
 800209c:	bfb8      	it	lt
 800209e:	f501 317f 	addlt.w	r1, r1, #261120	; 0x3fc00
          pHandle->Sector = SECTOR_1;
 80020a2:	f04f 0300 	mov.w	r3, #0
          wTimePhB = wTimePhA + (wZ / 131072);
 80020a6:	bfb8      	it	lt
 80020a8:	f201 31ff 	addwlt	r1, r1, #1023	; 0x3ff
          pHandle->Sector = SECTOR_1;
 80020ac:	f880 3070 	strb.w	r3, [r0, #112]	; 0x70
          wTimePhA = (((int32_t)pHandle->PWMperiod) / 4)+ ((wX - wZ) / (int32_t)262144);
 80020b0:	08b2      	lsrs	r2, r6, #2
          wTimePhC = wTimePhB - (wX / 131072);
 80020b2:	1e23      	subs	r3, r4, #0
          wTimePhA = (((int32_t)pHandle->PWMperiod) / 4)+ ((wX - wZ) / (int32_t)262144);
 80020b4:	eb02 42a5 	add.w	r2, r2, r5, asr #18
          wTimePhC = wTimePhB - (wX / 131072);
 80020b8:	bfb8      	it	lt
 80020ba:	f503 33ff 	addlt.w	r3, r3, #130560	; 0x1fe00
          wTimePhB = wTimePhA + (wZ / 131072);
 80020be:	eb02 41a1 	add.w	r1, r2, r1, asr #18
          wTimePhC = wTimePhB - (wX / 131072);
 80020c2:	bfb8      	it	lt
 80020c4:	f203 13ff 	addwlt	r3, r3, #511	; 0x1ff
 80020c8:	eba1 4363 	sub.w	r3, r1, r3, asr #17
          pHandle->highDuty = (uint16_t)wTimePhC;
 80020cc:	f8a0 304e 	strh.w	r3, [r0, #78]	; 0x4e
          pHandle->lowDuty = (uint16_t)wTimePhA;
 80020d0:	f8a0 204a 	strh.w	r2, [r0, #74]	; 0x4a
          pHandle->midDuty = (uint16_t)wTimePhB;
 80020d4:	f8a0 104c 	strh.w	r1, [r0, #76]	; 0x4c
          pHandle->highDuty = (uint16_t)wTimePhC;
 80020d8:	e7a4      	b.n	8002024 <PWMC_SetPhaseVoltage+0x90>
      if (wZ < 0)
 80020da:	f1b1 3fff 	cmp.w	r1, #4294967295
 80020de:	db6f      	blt.n	80021c0 <PWMC_SetPhaseVoltage+0x22c>
        if (wX <= 0)
 80020e0:	2c00      	cmp	r4, #0
 80020e2:	dd47      	ble.n	8002174 <PWMC_SetPhaseVoltage+0x1e0>
          wTimePhA = (((int32_t )pHandle->PWMperiod) / 4)+ ((wY - wX) / (int32_t)262144);
 80020e4:	1b2d      	subs	r5, r5, r4
 80020e6:	bf48      	it	mi
 80020e8:	f505 357f 	addmi.w	r5, r5, #261120	; 0x3fc00
          pHandle->Sector = SECTOR_3;
 80020ec:	f04f 0202 	mov.w	r2, #2
          wTimePhA = (((int32_t )pHandle->PWMperiod) / 4)+ ((wY - wX) / (int32_t)262144);
 80020f0:	bf48      	it	mi
 80020f2:	f205 35ff 	addwmi	r5, r5, #1023	; 0x3ff
          wTimePhC = wTimePhA - (wY / 131072);
 80020f6:	2b00      	cmp	r3, #0
 80020f8:	bfb8      	it	lt
 80020fa:	f503 337f 	addlt.w	r3, r3, #261120	; 0x3fc00
          pHandle->Sector = SECTOR_3;
 80020fe:	f880 2070 	strb.w	r2, [r0, #112]	; 0x70
          wTimePhA = (((int32_t )pHandle->PWMperiod) / 4)+ ((wY - wX) / (int32_t)262144);
 8002102:	ea4f 0296 	mov.w	r2, r6, lsr #2
 8002106:	eb02 42a5 	add.w	r2, r2, r5, asr #18
          wTimePhC = wTimePhA - (wY / 131072);
 800210a:	bfb8      	it	lt
 800210c:	f203 33ff 	addwlt	r3, r3, #1023	; 0x3ff
 8002110:	eba2 43a3 	sub.w	r3, r2, r3, asr #18
          wTimePhB = wTimePhC + (wX / 131072);
 8002114:	eb03 4164 	add.w	r1, r3, r4, asr #17
          pHandle->lowDuty = (uint16_t)wTimePhB;
 8002118:	f8a0 104a 	strh.w	r1, [r0, #74]	; 0x4a
          pHandle->midDuty = (uint16_t)wTimePhC;
 800211c:	f8a0 304c 	strh.w	r3, [r0, #76]	; 0x4c
          pHandle->highDuty = (uint16_t)wTimePhA;
 8002120:	f8a0 204e 	strh.w	r2, [r0, #78]	; 0x4e
 8002124:	e77e      	b.n	8002024 <PWMC_SetPhaseVoltage+0x90>
          wTimePhA = (((int32_t )pHandle->PWMperiod) / 4) + ((wY - wX) / (int32_t)262144);
 8002126:	1b2d      	subs	r5, r5, r4
 8002128:	bf44      	itt	mi
 800212a:	f505 357f 	addmi.w	r5, r5, #261120	; 0x3fc00
 800212e:	f205 35ff 	addwmi	r5, r5, #1023	; 0x3ff
          wTimePhC = wTimePhA - (wY / 131072);
 8002132:	2b00      	cmp	r3, #0
 8002134:	bfb8      	it	lt
 8002136:	f503 337f 	addlt.w	r3, r3, #261120	; 0x3fc00
          pHandle->Sector = SECTOR_6;
 800213a:	f04f 0205 	mov.w	r2, #5
          wTimePhC = wTimePhA - (wY / 131072);
 800213e:	bfb8      	it	lt
 8002140:	f203 33ff 	addwlt	r3, r3, #1023	; 0x3ff
          pHandle->Sector = SECTOR_6;
 8002144:	f880 2070 	strb.w	r2, [r0, #112]	; 0x70
          wTimePhB = wTimePhC + (wX / 131072);
 8002148:	1e21      	subs	r1, r4, #0
          wTimePhA = (((int32_t )pHandle->PWMperiod) / 4) + ((wY - wX) / (int32_t)262144);
 800214a:	ea4f 0296 	mov.w	r2, r6, lsr #2
 800214e:	eb02 42a5 	add.w	r2, r2, r5, asr #18
          wTimePhB = wTimePhC + (wX / 131072);
 8002152:	bfb8      	it	lt
 8002154:	f501 31ff 	addlt.w	r1, r1, #130560	; 0x1fe00
          wTimePhC = wTimePhA - (wY / 131072);
 8002158:	eba2 43a3 	sub.w	r3, r2, r3, asr #18
          wTimePhB = wTimePhC + (wX / 131072);
 800215c:	bfb8      	it	lt
 800215e:	f201 11ff 	addwlt	r1, r1, #511	; 0x1ff
 8002162:	eb03 4161 	add.w	r1, r3, r1, asr #17
          pHandle->highDuty = (uint16_t)wTimePhB;
 8002166:	f8a0 104e 	strh.w	r1, [r0, #78]	; 0x4e
          pHandle->lowDuty = (uint16_t)wTimePhA;
 800216a:	f8a0 204a 	strh.w	r2, [r0, #74]	; 0x4a
          pHandle->midDuty = (uint16_t)wTimePhC;
 800216e:	f8a0 304c 	strh.w	r3, [r0, #76]	; 0x4c
          pHandle->highDuty = (uint16_t)wTimePhB;
 8002172:	e757      	b.n	8002024 <PWMC_SetPhaseVoltage+0x90>
          wTimePhA = (((int32_t)pHandle->PWMperiod) / 4) + ((wX - wZ) / (int32_t)262144);
 8002174:	1aa5      	subs	r5, r4, r2
 8002176:	bf44      	itt	mi
 8002178:	f505 357f 	addmi.w	r5, r5, #261120	; 0x3fc00
 800217c:	f205 35ff 	addwmi	r5, r5, #1023	; 0x3ff
          wTimePhB = wTimePhA + (wZ / 131072);
 8002180:	2900      	cmp	r1, #0
 8002182:	bfb8      	it	lt
 8002184:	f501 317f 	addlt.w	r1, r1, #261120	; 0x3fc00
          pHandle->Sector = SECTOR_4;
 8002188:	f04f 0303 	mov.w	r3, #3
          wTimePhB = wTimePhA + (wZ / 131072);
 800218c:	bfb8      	it	lt
 800218e:	f201 31ff 	addwlt	r1, r1, #1023	; 0x3ff
          pHandle->Sector = SECTOR_4;
 8002192:	f880 3070 	strb.w	r3, [r0, #112]	; 0x70
          wTimePhA = (((int32_t)pHandle->PWMperiod) / 4) + ((wX - wZ) / (int32_t)262144);
 8002196:	08b2      	lsrs	r2, r6, #2
          wTimePhC = wTimePhB - (wX / 131072);
 8002198:	1e23      	subs	r3, r4, #0
          wTimePhA = (((int32_t)pHandle->PWMperiod) / 4) + ((wX - wZ) / (int32_t)262144);
 800219a:	eb02 42a5 	add.w	r2, r2, r5, asr #18
          wTimePhC = wTimePhB - (wX / 131072);
 800219e:	bfb8      	it	lt
 80021a0:	f503 33ff 	addlt.w	r3, r3, #130560	; 0x1fe00
          wTimePhB = wTimePhA + (wZ / 131072);
 80021a4:	eb02 41a1 	add.w	r1, r2, r1, asr #18
          wTimePhC = wTimePhB - (wX / 131072);
 80021a8:	bfb8      	it	lt
 80021aa:	f203 13ff 	addwlt	r3, r3, #511	; 0x1ff
 80021ae:	eba1 4363 	sub.w	r3, r1, r3, asr #17
          pHandle->lowDuty = (uint16_t)wTimePhC;
 80021b2:	f8a0 304a 	strh.w	r3, [r0, #74]	; 0x4a
          pHandle->midDuty = (uint16_t)wTimePhB;
 80021b6:	f8a0 104c 	strh.w	r1, [r0, #76]	; 0x4c
          pHandle->highDuty = (uint16_t)wTimePhA;
 80021ba:	f8a0 204e 	strh.w	r2, [r0, #78]	; 0x4e
 80021be:	e731      	b.n	8002024 <PWMC_SetPhaseVoltage+0x90>
        wTimePhA = (((int32_t)pHandle->PWMperiod) / 4) + ((wY - wZ) / (int32_t)262144);
 80021c0:	1aad      	subs	r5, r5, r2
 80021c2:	bf44      	itt	mi
 80021c4:	f505 357f 	addmi.w	r5, r5, #261120	; 0x3fc00
 80021c8:	f205 35ff 	addwmi	r5, r5, #1023	; 0x3ff
        wTimePhB = wTimePhA + (wZ / 131072);
 80021cc:	2900      	cmp	r1, #0
 80021ce:	bfbc      	itt	lt
 80021d0:	f501 317f 	addlt.w	r1, r1, #261120	; 0x3fc00
 80021d4:	f201 31ff 	addwlt	r1, r1, #1023	; 0x3ff
        wTimePhC = wTimePhA - (wY / 131072) ;
 80021d8:	2b00      	cmp	r3, #0
 80021da:	bfb8      	it	lt
 80021dc:	f503 337f 	addlt.w	r3, r3, #261120	; 0x3fc00
        wTimePhA = (((int32_t)pHandle->PWMperiod) / 4) + ((wY - wZ) / (int32_t)262144);
 80021e0:	ea4f 0296 	mov.w	r2, r6, lsr #2
 80021e4:	eb02 42a5 	add.w	r2, r2, r5, asr #18
        wTimePhC = wTimePhA - (wY / 131072) ;
 80021e8:	bfb8      	it	lt
 80021ea:	f203 33ff 	addwlt	r3, r3, #1023	; 0x3ff
        pHandle->Sector = SECTOR_5;
 80021ee:	2404      	movs	r4, #4
        wTimePhB = wTimePhA + (wZ / 131072);
 80021f0:	eb02 41a1 	add.w	r1, r2, r1, asr #18
        wTimePhC = wTimePhA - (wY / 131072) ;
 80021f4:	eba2 43a3 	sub.w	r3, r2, r3, asr #18
        pHandle->Sector = SECTOR_5;
 80021f8:	f880 4070 	strb.w	r4, [r0, #112]	; 0x70
        pHandle->lowDuty = (uint16_t)wTimePhC;
 80021fc:	f8a0 304a 	strh.w	r3, [r0, #74]	; 0x4a
        pHandle->midDuty = (uint16_t)wTimePhA;
 8002200:	f8a0 204c 	strh.w	r2, [r0, #76]	; 0x4c
        pHandle->highDuty = (uint16_t)wTimePhB;
 8002204:	f8a0 104e 	strh.w	r1, [r0, #78]	; 0x4e
 8002208:	e70c      	b.n	8002024 <PWMC_SetPhaseVoltage+0x90>
 800220a:	bf00      	nop

0800220c <PWMC_SwitchOffPWM>:
    /* Nothing to do */
  }
  else
  {
#endif
    pHandle->pFctSwitchOffPwm(pHandle);
 800220c:	6883      	ldr	r3, [r0, #8]
 800220e:	4718      	bx	r3

08002210 <PWMC_SwitchOnPWM>:
    /* Nothing to do */
  }
  else
  {
#endif
    pHandle->pFctSwitchOnPwm(pHandle);
 8002210:	68c3      	ldr	r3, [r0, #12]
 8002212:	4718      	bx	r3

08002214 <PWMC_CurrentReadingCalibr>:
  *         #CRC_EXEC to execute the offset calibration.
  * @retval true if the current calibration has been completed, false if it is
  *         still ongoing.
  */
__weak bool PWMC_CurrentReadingCalibr(PWMC_Handle_t *pHandle, CRCAction_t action)
{
 8002214:	b510      	push	{r4, lr}
 8002216:	4604      	mov	r4, r0
 8002218:	b082      	sub	sp, #8
    /* Nothing to do */
  }
  else
  {
#endif
    if (CRC_START == action)
 800221a:	b199      	cbz	r1, 8002244 <PWMC_CurrentReadingCalibr+0x30>
      {
        pHandle->pFctCurrReadingCalib(pHandle);
        retVal = true;
      }
    }
    else if (CRC_EXEC == action)
 800221c:	2901      	cmp	r1, #1
 800221e:	d002      	beq.n	8002226 <PWMC_CurrentReadingCalibr+0x12>
  bool retVal = false;
 8002220:	2000      	movs	r0, #0
    }
#ifdef NULL_PTR_PWR_CUR_FDB
  }
#endif
  return (retVal);
}
 8002222:	b002      	add	sp, #8
 8002224:	bd10      	pop	{r4, pc}
      if (pHandle->OffCalibrWaitTimeCounter > 0u)
 8002226:	f8b0 3052 	ldrh.w	r3, [r0, #82]	; 0x52
 800222a:	b1cb      	cbz	r3, 8002260 <PWMC_CurrentReadingCalibr+0x4c>
        pHandle->OffCalibrWaitTimeCounter--;
 800222c:	3b01      	subs	r3, #1
 800222e:	b29b      	uxth	r3, r3
 8002230:	9101      	str	r1, [sp, #4]
 8002232:	f8a0 3052 	strh.w	r3, [r0, #82]	; 0x52
        if (0U == pHandle->OffCalibrWaitTimeCounter)
 8002236:	2b00      	cmp	r3, #0
 8002238:	d1f2      	bne.n	8002220 <PWMC_CurrentReadingCalibr+0xc>
          pHandle->pFctCurrReadingCalib(pHandle);
 800223a:	6903      	ldr	r3, [r0, #16]
 800223c:	4798      	blx	r3
          retVal = true;
 800223e:	9901      	ldr	r1, [sp, #4]
 8002240:	4608      	mov	r0, r1
 8002242:	e7ee      	b.n	8002222 <PWMC_CurrentReadingCalibr+0xe>
      PWMC_SwitchOffPWM(pHandle);
 8002244:	f7ff ffe2 	bl	800220c <PWMC_SwitchOffPWM>
      pHandle->OffCalibrWaitTimeCounter = pHandle->OffCalibrWaitTicks;
 8002248:	f8b4 3066 	ldrh.w	r3, [r4, #102]	; 0x66
 800224c:	f8a4 3052 	strh.w	r3, [r4, #82]	; 0x52
      if (0U == pHandle->OffCalibrWaitTicks)
 8002250:	2b00      	cmp	r3, #0
 8002252:	d1e5      	bne.n	8002220 <PWMC_CurrentReadingCalibr+0xc>
        pHandle->pFctCurrReadingCalib(pHandle);
 8002254:	4620      	mov	r0, r4
 8002256:	6923      	ldr	r3, [r4, #16]
 8002258:	4798      	blx	r3
        retVal = true;
 800225a:	2001      	movs	r0, #1
}
 800225c:	b002      	add	sp, #8
 800225e:	bd10      	pop	{r4, pc}
        retVal = true;
 8002260:	4608      	mov	r0, r1
}
 8002262:	b002      	add	sp, #8
 8002264:	bd10      	pop	{r4, pc}
 8002266:	bf00      	nop

08002268 <PWMC_CheckOverCurrent>:
__weak uint16_t PWMC_CheckOverCurrent(PWMC_Handle_t *pHandle) //cstat !MISRAC2012-Rule-8.13
{
#ifdef NULL_PTR_PWR_CUR_FDB
  return ((MC_NULL == pHandle) ? MC_NO_FAULTS : (uint16_t)pHandle->pFctIsOverCurrentOccurred(pHandle));
#else
  return ((uint16_t)pHandle->pFctIsOverCurrentOccurred(pHandle));
 8002268:	69c3      	ldr	r3, [r0, #28]
 800226a:	4718      	bx	r3

0800226c <RI_SetRegCommandParser>:
static uint8_t RI_SetReg (uint16_t dataID, uint8_t * data, uint16_t *size, int16_t dataAvailable);
static uint8_t RI_GetReg (uint16_t dataID, uint8_t * data, uint16_t *size, int16_t maxSize);
static uint8_t RI_MovString(const char_t * srcString, char_t * destString, uint16_t *size, int16_t maxSize);

__weak uint8_t RI_SetRegCommandParser (MCP_Handle_t * pHandle, uint16_t txSyncFreeSpace)
{
 800226c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002270:	4680      	mov	r8, r0
  {
#endif
    uint16_t * dataElementID;
    uint8_t * rxData = pHandle->rxBuffer;
    uint8_t * txData = pHandle->txBuffer;
    int16_t rxLength = pHandle->rxLength;
 8002272:	f9b0 000c 	ldrsh.w	r0, [r0, #12]
    uint16_t size = 0U;
    uint8_t number_of_item =0;
    pHandle->txLength = 0;
 8002276:	2300      	movs	r3, #0
    uint8_t accessResult;
    while (rxLength > 0)
 8002278:	4298      	cmp	r0, r3
    uint8_t * txData = pHandle->txBuffer;
 800227a:	e9d8 6201 	ldrd	r6, r2, [r8, #4]
{
 800227e:	b085      	sub	sp, #20
    pHandle->txLength = 0;
 8002280:	f8a8 300e 	strh.w	r3, [r8, #14]
    while (rxLength > 0)
 8002284:	dd66      	ble.n	8002354 <RI_SetRegCommandParser+0xe8>
    uint8_t * txData = pHandle->txBuffer;
 8002286:	4615      	mov	r5, r2
 8002288:	eb02 0a01 	add.w	sl, r2, r1
  uint8_t retVal = MCP_CMD_OK;
 800228c:	9300      	str	r3, [sp, #0]
 800228e:	f1c2 0b01 	rsb	fp, r2, #1
    {
       number_of_item++;
      dataElementID = (uint16_t *) rxData;
      rxLength = rxLength-MCP_ID_SIZE; // We consume 2 byte in the DataID
      rxData = rxData+MCP_ID_SIZE; // Shift buffer to the next data
 8002292:	4634      	mov	r4, r6
      rxLength = rxLength-MCP_ID_SIZE; // We consume 2 byte in the DataID
 8002294:	b287      	uxth	r7, r0
      accessResult = RI_SetReg (*dataElementID,rxData,&size,rxLength);
 8002296:	f834 2b02 	ldrh.w	r2, [r4], #2
 800229a:	f002 0138 	and.w	r1, r2, #56	; 0x38
      rxLength = rxLength-MCP_ID_SIZE; // We consume 2 byte in the DataID
 800229e:	1eb8      	subs	r0, r7, #2
    retVal = MCP_CMD_NOK;
  }
  else
  {
#endif
    uint16_t regID = dataID & REG_MASK;
 80022a0:	f022 0307 	bic.w	r3, r2, #7
 80022a4:	3908      	subs	r1, #8
      rxLength = rxLength-MCP_ID_SIZE; // We consume 2 byte in the DataID
 80022a6:	fa1f f980 	uxth.w	r9, r0
    uint16_t regID = dataID & REG_MASK;
 80022aa:	b29b      	uxth	r3, r3
      rxLength = rxLength-MCP_ID_SIZE; // We consume 2 byte in the DataID
 80022ac:	b200      	sxth	r0, r0

    typeID = (uint8_t)dataID & TYPE_MASK;
    motorID = 0U;
    MCI_Handle_t *pMCIN = &Mci[motorID];

    switch (typeID)
 80022ae:	2920      	cmp	r1, #32
 80022b0:	d812      	bhi.n	80022d8 <RI_SetRegCommandParser+0x6c>
 80022b2:	e8df f001 	tbb	[pc, r1]
 80022b6:	11b1      	.short	0x11b1
 80022b8:	11111111 	.word	0x11111111
 80022bc:	11891111 	.word	0x11891111
 80022c0:	11111111 	.word	0x11111111
 80022c4:	11bc1111 	.word	0x11bc1111
 80022c8:	11111111 	.word	0x11111111
 80022cc:	116a1111 	.word	0x116a1111
 80022d0:	11111111 	.word	0x11111111
 80022d4:	1111      	.short	0x1111
 80022d6:	29          	.byte	0x29
 80022d7:	00          	.byte	0x00
    typeID = (uint8_t)dataID & TYPE_MASK;
 80022d8:	2207      	movs	r2, #7
        if ((1U == number_of_item) && (0 == rxLength))
 80022da:	eb05 030b 	add.w	r3, r5, fp
 80022de:	b2db      	uxtb	r3, r3
 80022e0:	2b01      	cmp	r3, #1
 80022e2:	d033      	beq.n	800234c <RI_SetRegCommandParser+0xe0>
        if (txSyncFreeSpace !=0 )
 80022e4:	4555      	cmp	r5, sl
 80022e6:	f000 80b2 	beq.w	800244e <RI_SetRegCommandParser+0x1e2>
          *txData = accessResult;
 80022ea:	f805 2b01 	strb.w	r2, [r5], #1
          pHandle->txLength++;
 80022ee:	f8b8 300e 	ldrh.w	r3, [r8, #14]
 80022f2:	3301      	adds	r3, #1
 80022f4:	f8a8 300e 	strh.w	r3, [r8, #14]
          retVal = (accessResult != MCP_CMD_OK) ? MCP_CMD_NOK : retVal;
 80022f8:	2a00      	cmp	r2, #0
 80022fa:	f040 80ad 	bne.w	8002458 <RI_SetRegCommandParser+0x1ec>
    while (rxLength > 0)
 80022fe:	2800      	cmp	r0, #0
 8002300:	f340 8251 	ble.w	80027a6 <RI_SetRegCommandParser+0x53a>
 8002304:	4626      	mov	r6, r4
 8002306:	e7c4      	b.n	8002292 <RI_SetRegCommandParser+0x26>

      case TYPE_DATA_RAW:
      {
        uint16_t rawSize = *(uint16_t *) data; //cstat !MISRAC2012-Rule-11.3
        /* The size consumed by the structure is the structure size + 2 bytes used to store the size*/
        *size = rawSize + 2U;
 8002308:	8877      	ldrh	r7, [r6, #2]
 800230a:	3702      	adds	r7, #2
 800230c:	b2bf      	uxth	r7, r7
        uint8_t *rawData = data; /* rawData points to the first data (after size extraction) */
        rawData++;
        rawData++;

        if (*size > dataAvailable )
 800230e:	4287      	cmp	r7, r0
 8002310:	f300 818a 	bgt.w	8002628 <RI_SetRegCommandParser+0x3bc>
          *size = 0;
          retVal = MCP_ERROR_BAD_RAW_FORMAT; /* this error stop the parsing of the CMD buffer */
        }
        else
        {
          switch (regID)
 8002314:	f5b3 7ff4 	cmp.w	r3, #488	; 0x1e8
 8002318:	f000 81c2 	beq.w	80026a0 <RI_SetRegCommandParser+0x434>
 800231c:	d921      	bls.n	8002362 <RI_SetRegCommandParser+0xf6>
 800231e:	f5b3 7f5a 	cmp.w	r3, #872	; 0x368
 8002322:	f000 81ca 	beq.w	80026ba <RI_SetRegCommandParser+0x44e>
 8002326:	f5b3 6fa5 	cmp.w	r3, #1320	; 0x528
 800232a:	f040 8169 	bne.w	8002600 <RI_SetRegCommandParser+0x394>
              break;
            }

            case MC_REG_ASYNC_UARTA:
            {
              retVal =  MCPA_cfgLog (&MCPA_UART_A, rawData);
 800232e:	48c8      	ldr	r0, [pc, #800]	; (8002650 <RI_SetRegCommandParser+0x3e4>)
 8002330:	1d31      	adds	r1, r6, #4
 8002332:	f005 fdc9 	bl	8007ec8 <MCPA_cfgLog>
        if ((1U == number_of_item) && (0 == rxLength))
 8002336:	eb05 030b 	add.w	r3, r5, fp
 800233a:	b2db      	uxtb	r3, r3
 800233c:	eba9 0907 	sub.w	r9, r9, r7
 8002340:	2b01      	cmp	r3, #1
              retVal =  MCPA_cfgLog (&MCPA_UART_A, rawData);
 8002342:	4602      	mov	r2, r0
              break;
 8002344:	443c      	add	r4, r7
 8002346:	fa0f f089 	sxth.w	r0, r9
        if ((1U == number_of_item) && (0 == rxLength))
 800234a:	d1cb      	bne.n	80022e4 <RI_SetRegCommandParser+0x78>
 800234c:	2800      	cmp	r0, #0
 800234e:	d1c9      	bne.n	80022e4 <RI_SetRegCommandParser+0x78>
      if (MCP_CMD_OK == retVal)
 8002350:	2a00      	cmp	r2, #0
 8002352:	d17d      	bne.n	8002450 <RI_SetRegCommandParser+0x1e4>
      pHandle->txLength = 0;
 8002354:	2200      	movs	r2, #0
}
 8002356:	4610      	mov	r0, r2
      pHandle->txLength = 0;
 8002358:	f8a8 200e 	strh.w	r2, [r8, #14]
}
 800235c:	b005      	add	sp, #20
 800235e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002362:	f5b3 7fd4 	cmp.w	r3, #424	; 0x1a8
 8002366:	f000 81b4 	beq.w	80026d2 <RI_SetRegCommandParser+0x466>
 800236a:	f200 8149 	bhi.w	8002600 <RI_SetRegCommandParser+0x394>
 800236e:	2ba8      	cmp	r3, #168	; 0xa8
 8002370:	d004      	beq.n	800237c <RI_SetRegCommandParser+0x110>
 8002372:	f240 8140 	bls.w	80025f6 <RI_SetRegCommandParser+0x38a>
 8002376:	2be8      	cmp	r3, #232	; 0xe8
 8002378:	f040 8142 	bne.w	8002600 <RI_SetRegCommandParser+0x394>
 800237c:	eba9 0907 	sub.w	r9, r9, r7
 8002380:	fa0f f089 	sxth.w	r0, r9
 8002384:	443c      	add	r4, r7
              retVal = MCP_ERROR_RO_REG;
 8002386:	2204      	movs	r2, #4
 8002388:	e7a7      	b.n	80022da <RI_SetRegCommandParser+0x6e>

  const char_t *tempsrcString = srcString;
  char_t *tempdestString = destString;
  *size= 1U ; /* /0 is the min String size */

  while ((*tempsrcString != (char_t)0) && (*size < maxSize))
 800238a:	f996 3002 	ldrsb.w	r3, [r6, #2]
 800238e:	2b00      	cmp	r3, #0
 8002390:	f000 81be 	beq.w	8002710 <RI_SetRegCommandParser+0x4a4>
 8002394:	2801      	cmp	r0, #1
 8002396:	f340 81be 	ble.w	8002716 <RI_SetRegCommandParser+0x4aa>
 800239a:	4622      	mov	r2, r4
 800239c:	f1c4 0702 	rsb	r7, r4, #2
 80023a0:	e002      	b.n	80023a8 <RI_SetRegCommandParser+0x13c>
 80023a2:	4298      	cmp	r0, r3
 80023a4:	f340 8139 	ble.w	800261a <RI_SetRegCommandParser+0x3ae>
  {
    *tempdestString = *tempsrcString;
    tempdestString++;
    tempsrcString++;
    *size = *size + 1U;
 80023a8:	18bb      	adds	r3, r7, r2
  while ((*tempsrcString != (char_t)0) && (*size < maxSize))
 80023aa:	f912 1f01 	ldrsb.w	r1, [r2, #1]!
 80023ae:	b29b      	uxth	r3, r3
 80023b0:	2900      	cmp	r1, #0
 80023b2:	d1f6      	bne.n	80023a2 <RI_SetRegCommandParser+0x136>
 80023b4:	461a      	mov	r2, r3
  { /* Last string char must be 0 */
    retVal = MCP_ERROR_STRING_FORMAT;
  }
  else
  {
    *destString = (int8_t)0;
 80023b6:	eba9 0903 	sub.w	r9, r9, r3
 80023ba:	2300      	movs	r3, #0
 80023bc:	4414      	add	r4, r2
 80023be:	fa0f f089 	sxth.w	r0, r9
 80023c2:	70b3      	strb	r3, [r6, #2]
        retVal = MCP_ERROR_RO_REG;
 80023c4:	2204      	movs	r2, #4
 80023c6:	e788      	b.n	80022da <RI_SetRegCommandParser+0x6e>
        uint16_t regdata16 = *(uint16_t *)data; //cstat !MISRAC2012-Rule-11.3
 80023c8:	f5b3 6f19 	cmp.w	r3, #2448	; 0x990
 80023cc:	8874      	ldrh	r4, [r6, #2]
        switch (regID)
 80023ce:	f000 81a7 	beq.w	8002720 <RI_SetRegCommandParser+0x4b4>
 80023d2:	f200 8093 	bhi.w	80024fc <RI_SetRegCommandParser+0x290>
 80023d6:	f5b3 7f04 	cmp.w	r3, #528	; 0x210
 80023da:	f000 81ba 	beq.w	8002752 <RI_SetRegCommandParser+0x4e6>
 80023de:	d97f      	bls.n	80024e0 <RI_SetRegCommandParser+0x274>
 80023e0:	f5b3 7f44 	cmp.w	r3, #784	; 0x310
 80023e4:	f000 81b9 	beq.w	800275a <RI_SetRegCommandParser+0x4ee>
 80023e8:	d959      	bls.n	800249e <RI_SetRegCommandParser+0x232>
 80023ea:	f5b3 6f05 	cmp.w	r3, #2128	; 0x850
 80023ee:	d051      	beq.n	8002494 <RI_SetRegCommandParser+0x228>
 80023f0:	d949      	bls.n	8002486 <RI_SetRegCommandParser+0x21a>
 80023f2:	f5b3 6f15 	cmp.w	r3, #2384	; 0x950
 80023f6:	f040 80a0 	bne.w	800253a <RI_SetRegCommandParser+0x2ce>
            currComp = MCI_GetIqdref(pMCIN);
 80023fa:	4896      	ldr	r0, [pc, #600]	; (8002654 <RI_SetRegCommandParser+0x3e8>)
 80023fc:	f7ff f8cc 	bl	8001598 <MCI_GetIqdref>
 8002400:	9003      	str	r0, [sp, #12]
            currComp.q = (int16_t)regdata16;
 8002402:	f8ad 400c 	strh.w	r4, [sp, #12]
            MCI_SetCurrentReferences(pMCIN,currComp);
 8002406:	4893      	ldr	r0, [pc, #588]	; (8002654 <RI_SetRegCommandParser+0x3e8>)
 8002408:	9903      	ldr	r1, [sp, #12]
 800240a:	f7fe ffdd 	bl	80013c8 <MCI_SetCurrentReferences>
            break;
 800240e:	1f38      	subs	r0, r7, #4
 8002410:	1d34      	adds	r4, r6, #4
 8002412:	b200      	sxth	r0, r0
  uint8_t retVal = MCP_CMD_OK;
 8002414:	2200      	movs	r2, #0
 8002416:	e760      	b.n	80022da <RI_SetRegCommandParser+0x6e>
        switch (regID)
 8002418:	2b48      	cmp	r3, #72	; 0x48
 800241a:	f000 8125 	beq.w	8002668 <RI_SetRegCommandParser+0x3fc>
 800241e:	2b88      	cmp	r3, #136	; 0x88
 8002420:	f000 8127 	beq.w	8002672 <RI_SetRegCommandParser+0x406>
            break;
 8002424:	3f03      	subs	r7, #3
 8002426:	b238      	sxth	r0, r7
 8002428:	1cf4      	adds	r4, r6, #3
            retVal = MCP_ERROR_UNKNOWN_REG;
 800242a:	2205      	movs	r2, #5
            break;
 800242c:	e755      	b.n	80022da <RI_SetRegCommandParser+0x6e>
        switch (regID)
 800242e:	2b98      	cmp	r3, #152	; 0x98
 8002430:	f000 80fc 	beq.w	800262c <RI_SetRegCommandParser+0x3c0>
 8002434:	d922      	bls.n	800247c <RI_SetRegCommandParser+0x210>
 8002436:	f5b3 7fac 	cmp.w	r3, #344	; 0x158
 800243a:	d01a      	beq.n	8002472 <RI_SetRegCommandParser+0x206>
 800243c:	d914      	bls.n	8002468 <RI_SetRegCommandParser+0x1fc>
 800243e:	f5b3 7fcc 	cmp.w	r3, #408	; 0x198
 8002442:	d016      	beq.n	8002472 <RI_SetRegCommandParser+0x206>
            break;
 8002444:	3f06      	subs	r7, #6
 8002446:	b238      	sxth	r0, r7
 8002448:	1db4      	adds	r4, r6, #6
            retVal = MCP_ERROR_UNKNOWN_REG;
 800244a:	2205      	movs	r2, #5
            break;
 800244c:	e745      	b.n	80022da <RI_SetRegCommandParser+0x6e>
          retVal = MCP_ERROR_NO_TXSYNC_SPACE;
 800244e:	2208      	movs	r2, #8
}
 8002450:	4610      	mov	r0, r2
 8002452:	b005      	add	sp, #20
 8002454:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
          if ((accessResult == MCP_ERROR_BAD_DATA_TYPE) || (accessResult == MCP_ERROR_BAD_RAW_FORMAT))
 8002458:	2a07      	cmp	r2, #7
 800245a:	f040 80d8 	bne.w	800260e <RI_SetRegCommandParser+0x3a2>
          retVal = (accessResult != MCP_CMD_OK) ? MCP_CMD_NOK : retVal;
 800245e:	2201      	movs	r2, #1
}
 8002460:	4610      	mov	r0, r2
 8002462:	b005      	add	sp, #20
 8002464:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002468:	2bd8      	cmp	r3, #216	; 0xd8
 800246a:	d002      	beq.n	8002472 <RI_SetRegCommandParser+0x206>
 800246c:	f5b3 7f8c 	cmp.w	r3, #280	; 0x118
 8002470:	d1e8      	bne.n	8002444 <RI_SetRegCommandParser+0x1d8>
 8002472:	3f06      	subs	r7, #6
 8002474:	b238      	sxth	r0, r7
 8002476:	1db4      	adds	r4, r6, #6
            retVal = MCP_ERROR_RO_REG;
 8002478:	2204      	movs	r2, #4
 800247a:	e72e      	b.n	80022da <RI_SetRegCommandParser+0x6e>
 800247c:	f022 0247 	bic.w	r2, r2, #71	; 0x47
 8002480:	2a18      	cmp	r2, #24
 8002482:	d1df      	bne.n	8002444 <RI_SetRegCommandParser+0x1d8>
 8002484:	e7f5      	b.n	8002472 <RI_SetRegCommandParser+0x206>
 8002486:	f5b3 6fc2 	cmp.w	r3, #1552	; 0x610
 800248a:	d003      	beq.n	8002494 <RI_SetRegCommandParser+0x228>
 800248c:	d91e      	bls.n	80024cc <RI_SetRegCommandParser+0x260>
 800248e:	f5b3 6f01 	cmp.w	r3, #2064	; 0x810
 8002492:	d115      	bne.n	80024c0 <RI_SetRegCommandParser+0x254>
            break;
 8002494:	1f38      	subs	r0, r7, #4
 8002496:	b200      	sxth	r0, r0
 8002498:	1d34      	adds	r4, r6, #4
            retVal = MCP_ERROR_RO_REG;
 800249a:	2204      	movs	r2, #4
            break;
 800249c:	e71d      	b.n	80022da <RI_SetRegCommandParser+0x6e>
 800249e:	f5b3 7f24 	cmp.w	r3, #656	; 0x290
 80024a2:	f000 8175 	beq.w	8002790 <RI_SetRegCommandParser+0x524>
 80024a6:	f5b3 7f34 	cmp.w	r3, #720	; 0x2d0
 80024aa:	d114      	bne.n	80024d6 <RI_SetRegCommandParser+0x26a>
            PID_SetKI(pPIDId[motorID], (int16_t)regdata16);
 80024ac:	4b6a      	ldr	r3, [pc, #424]	; (8002658 <RI_SetRegCommandParser+0x3ec>)
 80024ae:	6818      	ldr	r0, [r3, #0]
 80024b0:	b221      	sxth	r1, r4
 80024b2:	f005 fe0b 	bl	80080cc <PID_SetKI>
            break;
 80024b6:	1f38      	subs	r0, r7, #4
 80024b8:	1d34      	adds	r4, r6, #4
 80024ba:	b200      	sxth	r0, r0
  uint8_t retVal = MCP_CMD_OK;
 80024bc:	2200      	movs	r2, #0
            break;
 80024be:	e70c      	b.n	80022da <RI_SetRegCommandParser+0x6e>
 80024c0:	f022 0247 	bic.w	r2, r2, #71	; 0x47
 80024c4:	f5b2 6ff2 	cmp.w	r2, #1936	; 0x790
 80024c8:	d0e4      	beq.n	8002494 <RI_SetRegCommandParser+0x228>
 80024ca:	e004      	b.n	80024d6 <RI_SetRegCommandParser+0x26a>
 80024cc:	f022 0247 	bic.w	r2, r2, #71	; 0x47
 80024d0:	f5b2 6fb2 	cmp.w	r2, #1424	; 0x590
 80024d4:	d0de      	beq.n	8002494 <RI_SetRegCommandParser+0x228>
            break;
 80024d6:	1f38      	subs	r0, r7, #4
 80024d8:	b200      	sxth	r0, r0
 80024da:	1d34      	adds	r4, r6, #4
            retVal = MCP_ERROR_UNKNOWN_REG;
 80024dc:	2205      	movs	r2, #5
            break;
 80024de:	e6fc      	b.n	80022da <RI_SetRegCommandParser+0x6e>
 80024e0:	f5b3 7f88 	cmp.w	r3, #272	; 0x110
 80024e4:	f000 8123 	beq.w	800272e <RI_SetRegCommandParser+0x4c2>
 80024e8:	d931      	bls.n	800254e <RI_SetRegCommandParser+0x2e2>
 80024ea:	f5b3 7fc8 	cmp.w	r3, #400	; 0x190
 80024ee:	f000 8143 	beq.w	8002778 <RI_SetRegCommandParser+0x50c>
 80024f2:	f5b3 7fe8 	cmp.w	r3, #464	; 0x1d0
 80024f6:	d1ee      	bne.n	80024d6 <RI_SetRegCommandParser+0x26a>
            PID_SetKI(pPIDIq[motorID], (int16_t)regdata16);
 80024f8:	4b58      	ldr	r3, [pc, #352]	; (800265c <RI_SetRegCommandParser+0x3f0>)
 80024fa:	e7d8      	b.n	80024ae <RI_SetRegCommandParser+0x242>
 80024fc:	f241 5110 	movw	r1, #5392	; 0x1510
 8002500:	428b      	cmp	r3, r1
 8002502:	f000 814a 	beq.w	800279a <RI_SetRegCommandParser+0x52e>
 8002506:	d935      	bls.n	8002574 <RI_SetRegCommandParser+0x308>
 8002508:	f241 52d0 	movw	r2, #5584	; 0x15d0
 800250c:	4293      	cmp	r3, r2
 800250e:	f000 8148 	beq.w	80027a2 <RI_SetRegCommandParser+0x536>
 8002512:	d924      	bls.n	800255e <RI_SetRegCommandParser+0x2f2>
 8002514:	f241 6210 	movw	r2, #5648	; 0x1610
 8002518:	4293      	cmp	r3, r2
 800251a:	f000 8120 	beq.w	800275e <RI_SetRegCommandParser+0x4f2>
 800251e:	f241 6250 	movw	r2, #5712	; 0x1650
 8002522:	4293      	cmp	r3, r2
 8002524:	d1d7      	bne.n	80024d6 <RI_SetRegCommandParser+0x26a>
            PID_SetKDDivisorPOW2(pPIDIq[motorID], regdata16);
 8002526:	4b4d      	ldr	r3, [pc, #308]	; (800265c <RI_SetRegCommandParser+0x3f0>)
 8002528:	6818      	ldr	r0, [r3, #0]
 800252a:	4621      	mov	r1, r4
 800252c:	f005 fe04 	bl	8008138 <PID_SetKDDivisorPOW2>
            break;
 8002530:	1f38      	subs	r0, r7, #4
 8002532:	1d34      	adds	r4, r6, #4
 8002534:	b200      	sxth	r0, r0
  uint8_t retVal = MCP_CMD_OK;
 8002536:	2200      	movs	r2, #0
            break;
 8002538:	e6cf      	b.n	80022da <RI_SetRegCommandParser+0x6e>
 800253a:	d8cc      	bhi.n	80024d6 <RI_SetRegCommandParser+0x26a>
 800253c:	f5b3 6f11 	cmp.w	r3, #2320	; 0x910
 8002540:	d0a8      	beq.n	8002494 <RI_SetRegCommandParser+0x228>
 8002542:	f022 0247 	bic.w	r2, r2, #71	; 0x47
 8002546:	f5b2 6f09 	cmp.w	r2, #2192	; 0x890
 800254a:	d0a3      	beq.n	8002494 <RI_SetRegCommandParser+0x228>
 800254c:	e7c3      	b.n	80024d6 <RI_SetRegCommandParser+0x26a>
 800254e:	2b90      	cmp	r3, #144	; 0x90
 8002550:	f000 8120 	beq.w	8002794 <RI_SetRegCommandParser+0x528>
 8002554:	2bd0      	cmp	r3, #208	; 0xd0
 8002556:	d1be      	bne.n	80024d6 <RI_SetRegCommandParser+0x26a>
            PID_SetKI(pPIDSpeed[motorID], (int16_t)regdata16);
 8002558:	4841      	ldr	r0, [pc, #260]	; (8002660 <RI_SetRegCommandParser+0x3f4>)
 800255a:	b221      	sxth	r1, r4
 800255c:	e7a9      	b.n	80024b2 <RI_SetRegCommandParser+0x246>
 800255e:	f241 5250 	movw	r2, #5456	; 0x1550
 8002562:	4293      	cmp	r3, r2
 8002564:	f000 8112 	beq.w	800278c <RI_SetRegCommandParser+0x520>
 8002568:	f241 5290 	movw	r2, #5520	; 0x1590
 800256c:	4293      	cmp	r3, r2
 800256e:	d1b2      	bne.n	80024d6 <RI_SetRegCommandParser+0x26a>
            PID_SetKDDivisorPOW2(pPIDId[motorID], regdata16);
 8002570:	4b39      	ldr	r3, [pc, #228]	; (8002658 <RI_SetRegCommandParser+0x3ec>)
 8002572:	e7d9      	b.n	8002528 <RI_SetRegCommandParser+0x2bc>
 8002574:	f241 4150 	movw	r1, #5200	; 0x1450
 8002578:	428b      	cmp	r3, r1
 800257a:	f000 80e1 	beq.w	8002740 <RI_SetRegCommandParser+0x4d4>
 800257e:	d90b      	bls.n	8002598 <RI_SetRegCommandParser+0x32c>
 8002580:	f241 4290 	movw	r2, #5264	; 0x1490
 8002584:	4293      	cmp	r3, r2
 8002586:	f000 80f4 	beq.w	8002772 <RI_SetRegCommandParser+0x506>
 800258a:	f241 42d0 	movw	r2, #5328	; 0x14d0
 800258e:	4293      	cmp	r3, r2
 8002590:	d1a1      	bne.n	80024d6 <RI_SetRegCommandParser+0x26a>
            PID_SetKDDivisorPOW2(pPIDSpeed[motorID], regdata16);
 8002592:	4833      	ldr	r0, [pc, #204]	; (8002660 <RI_SetRegCommandParser+0x3f4>)
 8002594:	4621      	mov	r1, r4
 8002596:	e7c9      	b.n	800252c <RI_SetRegCommandParser+0x2c0>
 8002598:	f5b3 6f65 	cmp.w	r3, #3664	; 0xe50
 800259c:	d003      	beq.n	80025a6 <RI_SetRegCommandParser+0x33a>
 800259e:	d907      	bls.n	80025b0 <RI_SetRegCommandParser+0x344>
 80025a0:	f5b3 6f69 	cmp.w	r3, #3728	; 0xe90
 80025a4:	d112      	bne.n	80025cc <RI_SetRegCommandParser+0x360>
 80025a6:	1f38      	subs	r0, r7, #4
 80025a8:	b200      	sxth	r0, r0
 80025aa:	1d34      	adds	r4, r6, #4
  uint8_t retVal = MCP_CMD_OK;
 80025ac:	2200      	movs	r2, #0
 80025ae:	e694      	b.n	80022da <RI_SetRegCommandParser+0x6e>
 80025b0:	f5b3 6f29 	cmp.w	r3, #2704	; 0xa90
 80025b4:	f43f af6e 	beq.w	8002494 <RI_SetRegCommandParser+0x228>
 80025b8:	d912      	bls.n	80025e0 <RI_SetRegCommandParser+0x374>
 80025ba:	f5b3 6f2d 	cmp.w	r3, #2768	; 0xad0
 80025be:	f43f af69 	beq.w	8002494 <RI_SetRegCommandParser+0x228>
 80025c2:	f5b3 6f31 	cmp.w	r3, #2832	; 0xb10
 80025c6:	f43f af65 	beq.w	8002494 <RI_SetRegCommandParser+0x228>
 80025ca:	e784      	b.n	80024d6 <RI_SetRegCommandParser+0x26a>
 80025cc:	d383      	bcc.n	80024d6 <RI_SetRegCommandParser+0x26a>
 80025ce:	f5b3 6f6d 	cmp.w	r3, #3792	; 0xed0
 80025d2:	f43f af5f 	beq.w	8002494 <RI_SetRegCommandParser+0x228>
 80025d6:	f5b3 6f71 	cmp.w	r3, #3856	; 0xf10
 80025da:	f43f af5b 	beq.w	8002494 <RI_SetRegCommandParser+0x228>
 80025de:	e77a      	b.n	80024d6 <RI_SetRegCommandParser+0x26a>
 80025e0:	f022 0247 	bic.w	r2, r2, #71	; 0x47
 80025e4:	f5b2 6f21 	cmp.w	r2, #2576	; 0xa10
 80025e8:	f43f af54 	beq.w	8002494 <RI_SetRegCommandParser+0x228>
 80025ec:	f5b3 6f1d 	cmp.w	r3, #2512	; 0x9d0
 80025f0:	f43f af50 	beq.w	8002494 <RI_SetRegCommandParser+0x228>
 80025f4:	e76f      	b.n	80024d6 <RI_SetRegCommandParser+0x26a>
 80025f6:	f022 0247 	bic.w	r2, r2, #71	; 0x47
 80025fa:	2a28      	cmp	r2, #40	; 0x28
 80025fc:	f43f aebe 	beq.w	800237c <RI_SetRegCommandParser+0x110>
              break;
 8002600:	eba9 0907 	sub.w	r9, r9, r7
 8002604:	fa0f f089 	sxth.w	r0, r9
 8002608:	443c      	add	r4, r7
              retVal = MCP_ERROR_UNKNOWN_REG;
 800260a:	2205      	movs	r2, #5
              break;
 800260c:	e665      	b.n	80022da <RI_SetRegCommandParser+0x6e>
          if ((accessResult == MCP_ERROR_BAD_DATA_TYPE) || (accessResult == MCP_ERROR_BAD_RAW_FORMAT))
 800260e:	2a0a      	cmp	r2, #10
 8002610:	f43f af25 	beq.w	800245e <RI_SetRegCommandParser+0x1f2>
          retVal = (accessResult != MCP_CMD_OK) ? MCP_CMD_NOK : retVal;
 8002614:	2301      	movs	r3, #1
 8002616:	9300      	str	r3, [sp, #0]
 8002618:	e671      	b.n	80022fe <RI_SetRegCommandParser+0x92>
 800261a:	eba9 0903 	sub.w	r9, r9, r3
 800261e:	fa0f f089 	sxth.w	r0, r9
 8002622:	441c      	add	r4, r3
        retVal = MCP_ERROR_RO_REG;
 8002624:	2204      	movs	r2, #4
 8002626:	e658      	b.n	80022da <RI_SetRegCommandParser+0x6e>
          retVal = MCP_ERROR_BAD_RAW_FORMAT; /* this error stop the parsing of the CMD buffer */
 8002628:	220a      	movs	r2, #10
 800262a:	e656      	b.n	80022da <RI_SetRegCommandParser+0x6e>
            MCI_ExecSpeedRamp(pMCIN,((((int16_t)regdata32) * ((int16_t)SPEED_UNIT)) / (int16_t)U_RPM), 0);
 800262c:	f9b6 3002 	ldrsh.w	r3, [r6, #2]
 8002630:	4a0c      	ldr	r2, [pc, #48]	; (8002664 <RI_SetRegCommandParser+0x3f8>)
 8002632:	4808      	ldr	r0, [pc, #32]	; (8002654 <RI_SetRegCommandParser+0x3e8>)
 8002634:	fb82 2103 	smull	r2, r1, r2, r3
 8002638:	eba1 71e3 	sub.w	r1, r1, r3, asr #31
 800263c:	2200      	movs	r2, #0
 800263e:	b209      	sxth	r1, r1
 8002640:	3f06      	subs	r7, #6
 8002642:	f7fe feab 	bl	800139c <MCI_ExecSpeedRamp>
            break;
 8002646:	1db4      	adds	r4, r6, #6
 8002648:	b238      	sxth	r0, r7
  uint8_t retVal = MCP_CMD_OK;
 800264a:	2200      	movs	r2, #0
            break;
 800264c:	e645      	b.n	80022da <RI_SetRegCommandParser+0x6e>
 800264e:	bf00      	nop
 8002650:	2000046c 	.word	0x2000046c
 8002654:	20001c30 	.word	0x20001c30
 8002658:	2000044c 	.word	0x2000044c
 800265c:	20000450 	.word	0x20000450
 8002660:	200001fc 	.word	0x200001fc
 8002664:	2aaaaaab 	.word	0x2aaaaaab
 8002668:	3f03      	subs	r7, #3
 800266a:	b238      	sxth	r0, r7
 800266c:	1cf4      	adds	r4, r6, #3
            retVal = MCP_ERROR_RO_REG;
 800266e:	2204      	movs	r2, #4
 8002670:	e633      	b.n	80022da <RI_SetRegCommandParser+0x6e>
            uint8_t regdata8 = *data;
 8002672:	78b2      	ldrb	r2, [r6, #2]
            if ((uint8_t)STC_TORQUE_MODE == regdata8)
 8002674:	b132      	cbz	r2, 8002684 <RI_SetRegCommandParser+0x418>
            if ((uint8_t)STC_SPEED_MODE == regdata8)
 8002676:	2a01      	cmp	r2, #1
 8002678:	d03d      	beq.n	80026f6 <RI_SetRegCommandParser+0x48a>
 800267a:	3f03      	subs	r7, #3
 800267c:	b238      	sxth	r0, r7
 800267e:	1cf4      	adds	r4, r6, #3
  uint8_t retVal = MCP_CMD_OK;
 8002680:	2200      	movs	r2, #0
 8002682:	e62a      	b.n	80022da <RI_SetRegCommandParser+0x6e>
              MCI_ExecTorqueRamp(pMCIN, MCI_GetTeref(pMCIN), 0);
 8002684:	484a      	ldr	r0, [pc, #296]	; (80027b0 <RI_SetRegCommandParser+0x544>)
 8002686:	9201      	str	r2, [sp, #4]
 8002688:	f7fe ffb0 	bl	80015ec <MCI_GetTeref>
 800268c:	3f03      	subs	r7, #3
 800268e:	9a01      	ldr	r2, [sp, #4]
 8002690:	4601      	mov	r1, r0
 8002692:	4847      	ldr	r0, [pc, #284]	; (80027b0 <RI_SetRegCommandParser+0x544>)
 8002694:	f7fe fe8e 	bl	80013b4 <MCI_ExecTorqueRamp>
            if ((uint8_t)STC_SPEED_MODE == regdata8)
 8002698:	1cf4      	adds	r4, r6, #3
 800269a:	9a01      	ldr	r2, [sp, #4]
 800269c:	b238      	sxth	r0, r7
 800269e:	e61c      	b.n	80022da <RI_SetRegCommandParser+0x6e>
              MCI_ExecTorqueRamp(pMCIN, (int16_t)torque, duration);
 80026a0:	8932      	ldrh	r2, [r6, #8]
 80026a2:	4843      	ldr	r0, [pc, #268]	; (80027b0 <RI_SetRegCommandParser+0x544>)
 80026a4:	f9b6 1004 	ldrsh.w	r1, [r6, #4]
 80026a8:	eba9 0907 	sub.w	r9, r9, r7
 80026ac:	f7fe fe82 	bl	80013b4 <MCI_ExecTorqueRamp>
              break;
 80026b0:	443c      	add	r4, r7
 80026b2:	fa0f f089 	sxth.w	r0, r9
  uint8_t retVal = MCP_CMD_OK;
 80026b6:	2200      	movs	r2, #0
              break;
 80026b8:	e60f      	b.n	80022da <RI_SetRegCommandParser+0x6e>
              currComp.q = *((int16_t *) rawData); //cstat !MISRAC2012-Rule-11.3
 80026ba:	6871      	ldr	r1, [r6, #4]
              MCI_SetCurrentReferences(pMCIN, currComp);
 80026bc:	483c      	ldr	r0, [pc, #240]	; (80027b0 <RI_SetRegCommandParser+0x544>)
              currComp.q = *((int16_t *) rawData); //cstat !MISRAC2012-Rule-11.3
 80026be:	9103      	str	r1, [sp, #12]
              MCI_SetCurrentReferences(pMCIN, currComp);
 80026c0:	eba9 0907 	sub.w	r9, r9, r7
 80026c4:	f7fe fe80 	bl	80013c8 <MCI_SetCurrentReferences>
              break;
 80026c8:	443c      	add	r4, r7
 80026ca:	fa0f f089 	sxth.w	r0, r9
  uint8_t retVal = MCP_CMD_OK;
 80026ce:	2200      	movs	r2, #0
 80026d0:	e603      	b.n	80022da <RI_SetRegCommandParser+0x6e>
              MCI_ExecSpeedRamp(pMCIN, (int16_t)((rpm * SPEED_UNIT) / U_RPM), duration);
 80026d2:	6873      	ldr	r3, [r6, #4]
 80026d4:	4937      	ldr	r1, [pc, #220]	; (80027b4 <RI_SetRegCommandParser+0x548>)
 80026d6:	8932      	ldrh	r2, [r6, #8]
 80026d8:	fb81 0103 	smull	r0, r1, r1, r3
 80026dc:	eba1 71e3 	sub.w	r1, r1, r3, asr #31
 80026e0:	4833      	ldr	r0, [pc, #204]	; (80027b0 <RI_SetRegCommandParser+0x544>)
 80026e2:	b209      	sxth	r1, r1
 80026e4:	eba9 0907 	sub.w	r9, r9, r7
 80026e8:	f7fe fe58 	bl	800139c <MCI_ExecSpeedRamp>
              break;
 80026ec:	443c      	add	r4, r7
 80026ee:	fa0f f089 	sxth.w	r0, r9
  uint8_t retVal = MCP_CMD_OK;
 80026f2:	2200      	movs	r2, #0
              break;
 80026f4:	e5f1      	b.n	80022da <RI_SetRegCommandParser+0x6e>
              MCI_ExecSpeedRamp(pMCIN, MCI_GetMecSpeedRefUnit(pMCIN), 0);
 80026f6:	482e      	ldr	r0, [pc, #184]	; (80027b0 <RI_SetRegCommandParser+0x544>)
 80026f8:	f7fe ff20 	bl	800153c <MCI_GetMecSpeedRefUnit>
 80026fc:	2200      	movs	r2, #0
 80026fe:	4601      	mov	r1, r0
 8002700:	482b      	ldr	r0, [pc, #172]	; (80027b0 <RI_SetRegCommandParser+0x544>)
 8002702:	f7fe fe4b 	bl	800139c <MCI_ExecSpeedRamp>
 8002706:	1ef8      	subs	r0, r7, #3
 8002708:	1cf4      	adds	r4, r6, #3
 800270a:	b200      	sxth	r0, r0
  uint8_t retVal = MCP_CMD_OK;
 800270c:	2200      	movs	r2, #0
 800270e:	e5e4      	b.n	80022da <RI_SetRegCommandParser+0x6e>
  while ((*tempsrcString != (char_t)0) && (*size < maxSize))
 8002710:	2201      	movs	r2, #1
  *size= 1U ; /* /0 is the min String size */
 8002712:	4613      	mov	r3, r2
 8002714:	e64f      	b.n	80023b6 <RI_SetRegCommandParser+0x14a>
 8002716:	1ef8      	subs	r0, r7, #3
 8002718:	b200      	sxth	r0, r0
 800271a:	1cf4      	adds	r4, r6, #3
        retVal = MCP_ERROR_RO_REG;
 800271c:	2204      	movs	r2, #4
 800271e:	e5dc      	b.n	80022da <RI_SetRegCommandParser+0x6e>
            currComp = MCI_GetIqdref(pMCIN);
 8002720:	4823      	ldr	r0, [pc, #140]	; (80027b0 <RI_SetRegCommandParser+0x544>)
 8002722:	f7fe ff39 	bl	8001598 <MCI_GetIqdref>
 8002726:	9003      	str	r0, [sp, #12]
            currComp.d = (int16_t)regdata16;
 8002728:	f8ad 400e 	strh.w	r4, [sp, #14]
 800272c:	e66b      	b.n	8002406 <RI_SetRegCommandParser+0x19a>
            PID_SetKD(pPIDSpeed[motorID], (int16_t)regdata16);
 800272e:	4822      	ldr	r0, [pc, #136]	; (80027b8 <RI_SetRegCommandParser+0x54c>)
 8002730:	b221      	sxth	r1, r4
            PID_SetKD(pPIDId[motorID], (int16_t)regdata16);
 8002732:	f005 fcf9 	bl	8008128 <PID_SetKD>
            break;
 8002736:	1f38      	subs	r0, r7, #4
 8002738:	1d34      	adds	r4, r6, #4
 800273a:	b200      	sxth	r0, r0
  uint8_t retVal = MCP_CMD_OK;
 800273c:	2200      	movs	r2, #0
            break;
 800273e:	e5cc      	b.n	80022da <RI_SetRegCommandParser+0x6e>
            PID_SetKPDivisorPOW2(pPIDSpeed[motorID], regdata16);
 8002740:	481d      	ldr	r0, [pc, #116]	; (80027b8 <RI_SetRegCommandParser+0x54c>)
 8002742:	4621      	mov	r1, r4
            PID_SetKPDivisorPOW2(pPIDIq[motorID], regdata16);
 8002744:	f005 fcd0 	bl	80080e8 <PID_SetKPDivisorPOW2>
            break;
 8002748:	1f38      	subs	r0, r7, #4
 800274a:	1d34      	adds	r4, r6, #4
 800274c:	b200      	sxth	r0, r0
  uint8_t retVal = MCP_CMD_OK;
 800274e:	2200      	movs	r2, #0
            break;
 8002750:	e5c3      	b.n	80022da <RI_SetRegCommandParser+0x6e>
            PID_SetKD(pPIDIq[motorID], (int16_t)regdata16);
 8002752:	4b1a      	ldr	r3, [pc, #104]	; (80027bc <RI_SetRegCommandParser+0x550>)
            PID_SetKD(pPIDId[motorID], (int16_t)regdata16);
 8002754:	6818      	ldr	r0, [r3, #0]
 8002756:	b221      	sxth	r1, r4
 8002758:	e7eb      	b.n	8002732 <RI_SetRegCommandParser+0x4c6>
 800275a:	4b19      	ldr	r3, [pc, #100]	; (80027c0 <RI_SetRegCommandParser+0x554>)
 800275c:	e7fa      	b.n	8002754 <RI_SetRegCommandParser+0x4e8>
            PID_SetKIDivisorPOW2(pPIDIq[motorID], regdata16);
 800275e:	4b17      	ldr	r3, [pc, #92]	; (80027bc <RI_SetRegCommandParser+0x550>)
 8002760:	6818      	ldr	r0, [r3, #0]
 8002762:	4621      	mov	r1, r4
 8002764:	f005 fccc 	bl	8008100 <PID_SetKIDivisorPOW2>
            break;
 8002768:	1f38      	subs	r0, r7, #4
 800276a:	1d34      	adds	r4, r6, #4
 800276c:	b200      	sxth	r0, r0
  uint8_t retVal = MCP_CMD_OK;
 800276e:	2200      	movs	r2, #0
            break;
 8002770:	e5b3      	b.n	80022da <RI_SetRegCommandParser+0x6e>
            PID_SetKIDivisorPOW2(pPIDSpeed[motorID], regdata16);
 8002772:	4811      	ldr	r0, [pc, #68]	; (80027b8 <RI_SetRegCommandParser+0x54c>)
 8002774:	4621      	mov	r1, r4
 8002776:	e7f5      	b.n	8002764 <RI_SetRegCommandParser+0x4f8>
            PID_SetKP(pPIDIq[motorID], (int16_t)regdata16);
 8002778:	4b10      	ldr	r3, [pc, #64]	; (80027bc <RI_SetRegCommandParser+0x550>)
            PID_SetKP(pPIDId[motorID], (int16_t)regdata16);
 800277a:	6818      	ldr	r0, [r3, #0]
 800277c:	b221      	sxth	r1, r4
 800277e:	f005 fca3 	bl	80080c8 <PID_SetKP>
            break;
 8002782:	1f38      	subs	r0, r7, #4
 8002784:	1d34      	adds	r4, r6, #4
 8002786:	b200      	sxth	r0, r0
  uint8_t retVal = MCP_CMD_OK;
 8002788:	2200      	movs	r2, #0
            break;
 800278a:	e5a6      	b.n	80022da <RI_SetRegCommandParser+0x6e>
            PID_SetKIDivisorPOW2(pPIDId[motorID], regdata16);
 800278c:	4b0c      	ldr	r3, [pc, #48]	; (80027c0 <RI_SetRegCommandParser+0x554>)
 800278e:	e7e7      	b.n	8002760 <RI_SetRegCommandParser+0x4f4>
            PID_SetKP(pPIDId[motorID], (int16_t)regdata16);
 8002790:	4b0b      	ldr	r3, [pc, #44]	; (80027c0 <RI_SetRegCommandParser+0x554>)
 8002792:	e7f2      	b.n	800277a <RI_SetRegCommandParser+0x50e>
            PID_SetKP(pPIDSpeed[motorID], (int16_t)regdata16);
 8002794:	4808      	ldr	r0, [pc, #32]	; (80027b8 <RI_SetRegCommandParser+0x54c>)
 8002796:	b221      	sxth	r1, r4
 8002798:	e7f1      	b.n	800277e <RI_SetRegCommandParser+0x512>
            PID_SetKPDivisorPOW2(pPIDId[motorID], regdata16);
 800279a:	4b09      	ldr	r3, [pc, #36]	; (80027c0 <RI_SetRegCommandParser+0x554>)
            PID_SetKPDivisorPOW2(pPIDIq[motorID], regdata16);
 800279c:	6818      	ldr	r0, [r3, #0]
 800279e:	4621      	mov	r1, r4
 80027a0:	e7d0      	b.n	8002744 <RI_SetRegCommandParser+0x4d8>
 80027a2:	4b06      	ldr	r3, [pc, #24]	; (80027bc <RI_SetRegCommandParser+0x550>)
 80027a4:	e7fa      	b.n	800279c <RI_SetRegCommandParser+0x530>
 80027a6:	9a00      	ldr	r2, [sp, #0]
      if (MCP_CMD_OK == retVal)
 80027a8:	2a00      	cmp	r2, #0
 80027aa:	f43f add3 	beq.w	8002354 <RI_SetRegCommandParser+0xe8>
 80027ae:	e64f      	b.n	8002450 <RI_SetRegCommandParser+0x1e4>
 80027b0:	20001c30 	.word	0x20001c30
 80027b4:	2aaaaaab 	.word	0x2aaaaaab
 80027b8:	200001fc 	.word	0x200001fc
 80027bc:	20000450 	.word	0x20000450
 80027c0:	2000044c 	.word	0x2000044c

080027c4 <RI_GetRegCommandParser>:
{
 80027c4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    uint16_t rxLength = pHandle->rxLength;
 80027c8:	f8b0 900c 	ldrh.w	r9, [r0, #12]
    pHandle->txLength = 0;
 80027cc:	2300      	movs	r3, #0
    uint8_t * txData = pHandle->txBuffer;
 80027ce:	e9d0 a601 	ldrd	sl, r6, [r0, #4]
{
 80027d2:	b08f      	sub	sp, #60	; 0x3c
    pHandle->txLength = 0;
 80027d4:	81c3      	strh	r3, [r0, #14]
    while (rxLength > 0U)
 80027d6:	f1b9 0f00 	cmp.w	r9, #0
 80027da:	f000 82d4 	beq.w	8002d86 <RI_GetRegCommandParser+0x5c2>
              FOCFwConfig_reg_t const *pFOCConfig_reg = FOCConfig_reg[motorID];
 80027de:	4faa      	ldr	r7, [pc, #680]	; (8002a88 <RI_GetRegCommandParser+0x2c4>)
 80027e0:	4680      	mov	r8, r0
 80027e2:	b20c      	sxth	r4, r1
    uint8_t * rxData = pHandle->rxBuffer;
 80027e4:	4655      	mov	r5, sl
      retVal = RI_GetReg (*dataElementID,txData, &size, freeSpaceS16);
 80027e6:	f835 3b02 	ldrh.w	r3, [r5], #2
    uint16_t regID = dataID & REG_MASK;
 80027ea:	f003 0238 	and.w	r2, r3, #56	; 0x38
 80027ee:	3a08      	subs	r2, #8
 80027f0:	f023 0307 	bic.w	r3, r3, #7
 80027f4:	b29b      	uxth	r3, r3
    switch (typeID)
 80027f6:	2a20      	cmp	r2, #32
 80027f8:	d812      	bhi.n	8002820 <RI_GetRegCommandParser+0x5c>
 80027fa:	e8df f002 	tbb	[pc, r2]
 80027fe:	11a1      	.short	0x11a1
 8002800:	11111111 	.word	0x11111111
 8002804:	11621111 	.word	0x11621111
 8002808:	11111111 	.word	0x11111111
 800280c:	11ab1111 	.word	0x11ab1111
 8002810:	11111111 	.word	0x11111111
 8002814:	112b1111 	.word	0x112b1111
 8002818:	11111111 	.word	0x11111111
 800281c:	1111      	.short	0x1111
 800281e:	15          	.byte	0x15
 800281f:	00          	.byte	0x00
    uint8_t typeID = ((uint8_t)dataID) & TYPE_MASK;
 8002820:	2007      	movs	r0, #7
}
 8002822:	b00f      	add	sp, #60	; 0x3c
 8002824:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        rawData++;
 8002828:	2be8      	cmp	r3, #232	; 0xe8
 800282a:	f106 0202 	add.w	r2, r6, #2
        switch (regID)
 800282e:	f000 826e 	beq.w	8002d0e <RI_GetRegCommandParser+0x54a>
 8002832:	f200 80b6 	bhi.w	80029a2 <RI_GetRegCommandParser+0x1de>
 8002836:	2b68      	cmp	r3, #104	; 0x68
 8002838:	f000 8270 	beq.w	8002d1c <RI_GetRegCommandParser+0x558>
 800283c:	2ba8      	cmp	r3, #168	; 0xa8
 800283e:	f040 809d 	bne.w	800297c <RI_GetRegCommandParser+0x1b8>
        *rawSize = sizeof(ApplicationConfig_reg_t);
 8002842:	230e      	movs	r3, #14
        if ((*rawSize) +2  > freeSpace)
 8002844:	2c0f      	cmp	r4, #15
        *rawSize = sizeof(ApplicationConfig_reg_t);
 8002846:	8033      	strh	r3, [r6, #0]
        if ((*rawSize) +2  > freeSpace)
 8002848:	f300 824c 	bgt.w	8002ce4 <RI_GetRegCommandParser+0x520>
          retVal = MCP_ERROR_NO_TXSYNC_SPACE;
 800284c:	2008      	movs	r0, #8
}
 800284e:	b00f      	add	sp, #60	; 0x3c
 8002850:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        switch (regID)
 8002854:	2ba0      	cmp	r3, #160	; 0xa0
 8002856:	f000 8208 	beq.w	8002c6a <RI_GetRegCommandParser+0x4a6>
 800285a:	f200 80be 	bhi.w	80029da <RI_GetRegCommandParser+0x216>
 800285e:	2b20      	cmp	r3, #32
 8002860:	f000 821b 	beq.w	8002c9a <RI_GetRegCommandParser+0x4d6>
 8002864:	2b60      	cmp	r3, #96	; 0x60
 8002866:	d173      	bne.n	8002950 <RI_GetRegCommandParser+0x18c>
  while ((*tempsrcString != (char_t)0) && (*size < maxSize))
 8002868:	4b88      	ldr	r3, [pc, #544]	; (8002a8c <RI_GetRegCommandParser+0x2c8>)
 800286a:	f993 1000 	ldrsb.w	r1, [r3]
 800286e:	2900      	cmp	r1, #0
 8002870:	f000 8249 	beq.w	8002d06 <RI_GetRegCommandParser+0x542>
 8002874:	2c01      	cmp	r4, #1
 8002876:	f340 81ed 	ble.w	8002c54 <RI_GetRegCommandParser+0x490>
 800287a:	469c      	mov	ip, r3
 800287c:	4630      	mov	r0, r6
 800287e:	f1c6 0201 	rsb	r2, r6, #1
 8002882:	e002      	b.n	800288a <RI_GetRegCommandParser+0xc6>
 8002884:	42a3      	cmp	r3, r4
 8002886:	f280 81e5 	bge.w	8002c54 <RI_GetRegCommandParser+0x490>
    *tempdestString = *tempsrcString;
 800288a:	f800 1b01 	strb.w	r1, [r0], #1
  while ((*tempsrcString != (char_t)0) && (*size < maxSize))
 800288e:	f91c 1f01 	ldrsb.w	r1, [ip, #1]!
 8002892:	1883      	adds	r3, r0, r2
 8002894:	b29b      	uxth	r3, r3
 8002896:	2900      	cmp	r1, #0
 8002898:	d1f4      	bne.n	8002884 <RI_GetRegCommandParser+0xc0>
 800289a:	469c      	mov	ip, r3
    *destString = (int8_t)0;
 800289c:	2200      	movs	r2, #0
 800289e:	b2a4      	uxth	r4, r4
 80028a0:	7032      	strb	r2, [r6, #0]
        pHandle->txLength += size;
 80028a2:	f8b8 000e 	ldrh.w	r0, [r8, #14]
    while (rxLength > 0U)
 80028a6:	eb0a 0209 	add.w	r2, sl, r9
        freeSpaceS16 = freeSpaceS16-size;
 80028aa:	1ae4      	subs	r4, r4, r3
        pHandle->txLength += size;
 80028ac:	4418      	add	r0, r3
    while (rxLength > 0U)
 80028ae:	b292      	uxth	r2, r2
 80028b0:	b2ab      	uxth	r3, r5
 80028b2:	4293      	cmp	r3, r2
        freeSpaceS16 = freeSpaceS16-size;
 80028b4:	b224      	sxth	r4, r4
        txData = txData+size;
 80028b6:	4466      	add	r6, ip
        pHandle->txLength += size;
 80028b8:	f8a8 000e 	strh.w	r0, [r8, #14]
    while (rxLength > 0U)
 80028bc:	d193      	bne.n	80027e6 <RI_GetRegCommandParser+0x22>
      retVal = RI_GetReg (*dataElementID,txData, &size, freeSpaceS16);
 80028be:	2000      	movs	r0, #0
 80028c0:	e7af      	b.n	8002822 <RI_GetRegCommandParser+0x5e>
        if (freeSpace >= 2U)
 80028c2:	b2a4      	uxth	r4, r4
 80028c4:	2c01      	cmp	r4, #1
 80028c6:	d9c1      	bls.n	800284c <RI_GetRegCommandParser+0x88>
          switch (regID)
 80028c8:	f5b3 6f15 	cmp.w	r3, #2384	; 0x950
 80028cc:	f000 82de 	beq.w	8002e8c <RI_GetRegCommandParser+0x6c8>
 80028d0:	f200 80e6 	bhi.w	8002aa0 <RI_GetRegCommandParser+0x2dc>
 80028d4:	f5b3 6fb2 	cmp.w	r3, #1424	; 0x590
 80028d8:	f000 82ea 	beq.w	8002eb0 <RI_GetRegCommandParser+0x6ec>
 80028dc:	d918      	bls.n	8002910 <RI_GetRegCommandParser+0x14c>
 80028de:	f5b3 6f05 	cmp.w	r3, #2128	; 0x850
 80028e2:	f000 82dc 	beq.w	8002e9e <RI_GetRegCommandParser+0x6da>
 80028e6:	f240 80ba 	bls.w	8002a5e <RI_GetRegCommandParser+0x29a>
 80028ea:	f5b3 6f0d 	cmp.w	r3, #2256	; 0x8d0
 80028ee:	f000 82a5 	beq.w	8002e3c <RI_GetRegCommandParser+0x678>
 80028f2:	f5b3 6f11 	cmp.w	r3, #2320	; 0x910
 80028f6:	f040 80a4 	bne.w	8002a42 <RI_GetRegCommandParser+0x27e>
              *regdata16 = MCI_GetIqd(pMCIN).d;
 80028fa:	4865      	ldr	r0, [pc, #404]	; (8002a90 <RI_GetRegCommandParser+0x2cc>)
 80028fc:	f7fe fe3e 	bl	800157c <MCI_GetIqd>
              break;
 8002900:	f04f 0c02 	mov.w	ip, #2
              *regdata16 = MCI_GetIqd(pMCIN).d;
 8002904:	f3c0 430f 	ubfx	r3, r0, #16, #16
 8002908:	9008      	str	r0, [sp, #32]
 800290a:	8033      	strh	r3, [r6, #0]
          *size = 2;
 800290c:	4663      	mov	r3, ip
              break;
 800290e:	e7c8      	b.n	80028a2 <RI_GetRegCommandParser+0xde>
 8002910:	f5b3 7fe8 	cmp.w	r3, #464	; 0x1d0
 8002914:	f000 8289 	beq.w	8002e2a <RI_GetRegCommandParser+0x666>
 8002918:	f240 8102 	bls.w	8002b20 <RI_GetRegCommandParser+0x35c>
 800291c:	f5b3 7f34 	cmp.w	r3, #720	; 0x2d0
 8002920:	f000 8295 	beq.w	8002e4e <RI_GetRegCommandParser+0x68a>
 8002924:	f240 80da 	bls.w	8002adc <RI_GetRegCommandParser+0x318>
 8002928:	f5b3 7f44 	cmp.w	r3, #784	; 0x310
 800292c:	d110      	bne.n	8002950 <RI_GetRegCommandParser+0x18c>
              *regdata16 = PID_GetKD(pPIDId[motorID]);
 800292e:	4b59      	ldr	r3, [pc, #356]	; (8002a94 <RI_GetRegCommandParser+0x2d0>)
 8002930:	6818      	ldr	r0, [r3, #0]
 8002932:	f005 fbfb 	bl	800812c <PID_GetKD>
              break;
 8002936:	f04f 0c02 	mov.w	ip, #2
              *regdata16 = PID_GetKD(pPIDId[motorID]);
 800293a:	8030      	strh	r0, [r6, #0]
          *size = 2;
 800293c:	4663      	mov	r3, ip
              break;
 800293e:	e7b0      	b.n	80028a2 <RI_GetRegCommandParser+0xde>
        if (freeSpace > 0U)
 8002940:	2c00      	cmp	r4, #0
 8002942:	d083      	beq.n	800284c <RI_GetRegCommandParser+0x88>
          switch (regID)
 8002944:	2b48      	cmp	r3, #72	; 0x48
 8002946:	f000 8187 	beq.w	8002c58 <RI_GetRegCommandParser+0x494>
 800294a:	2b88      	cmp	r3, #136	; 0x88
 800294c:	f000 8179 	beq.w	8002c42 <RI_GetRegCommandParser+0x47e>
 8002950:	2005      	movs	r0, #5
  return (retVal);
 8002952:	e766      	b.n	8002822 <RI_GetRegCommandParser+0x5e>
        if (freeSpace >= 4U)
 8002954:	b2a4      	uxth	r4, r4
 8002956:	2c03      	cmp	r4, #3
 8002958:	f67f af78 	bls.w	800284c <RI_GetRegCommandParser+0x88>
          switch (regID)
 800295c:	2b58      	cmp	r3, #88	; 0x58
 800295e:	f000 81bd 	beq.w	8002cdc <RI_GetRegCommandParser+0x518>
 8002962:	2b98      	cmp	r3, #152	; 0x98
 8002964:	f000 81af 	beq.w	8002cc6 <RI_GetRegCommandParser+0x502>
 8002968:	2b18      	cmp	r3, #24
 800296a:	d1f1      	bne.n	8002950 <RI_GetRegCommandParser+0x18c>
              *regdataU32 = MCI_GetFaultState(pMCIN);
 800296c:	4848      	ldr	r0, [pc, #288]	; (8002a90 <RI_GetRegCommandParser+0x2cc>)
 800296e:	f7fe fdc7 	bl	8001500 <MCI_GetFaultState>
 8002972:	f04f 0c04 	mov.w	ip, #4
 8002976:	6030      	str	r0, [r6, #0]
          *size = 4;
 8002978:	4663      	mov	r3, ip
 800297a:	e792      	b.n	80028a2 <RI_GetRegCommandParser+0xde>
 800297c:	2b28      	cmp	r3, #40	; 0x28
 800297e:	d1e7      	bne.n	8002950 <RI_GetRegCommandParser+0x18c>
            *rawSize = (uint16_t)sizeof(GlobalConfig_reg_t);
 8002980:	230a      	movs	r3, #10
            if (((*rawSize) + 2U) > freeSpace)
 8002982:	2c0b      	cmp	r4, #11
            *rawSize = (uint16_t)sizeof(GlobalConfig_reg_t);
 8002984:	8033      	strh	r3, [r6, #0]
            if (((*rawSize) + 2U) > freeSpace)
 8002986:	f67f af61 	bls.w	800284c <RI_GetRegCommandParser+0x88>
              (void)memcpy(rawData, &globalConfig_reg, sizeof(GlobalConfig_reg_t));
 800298a:	4b43      	ldr	r3, [pc, #268]	; (8002a98 <RI_GetRegCommandParser+0x2d4>)
 800298c:	f04f 0c0c 	mov.w	ip, #12
 8002990:	6818      	ldr	r0, [r3, #0]
 8002992:	6859      	ldr	r1, [r3, #4]
 8002994:	891b      	ldrh	r3, [r3, #8]
 8002996:	8113      	strh	r3, [r2, #8]
 8002998:	6010      	str	r0, [r2, #0]
 800299a:	b2a4      	uxth	r4, r4
 800299c:	6051      	str	r1, [r2, #4]
        *size = (*rawSize) + 2U;
 800299e:	4663      	mov	r3, ip
 80029a0:	e77f      	b.n	80028a2 <RI_GetRegCommandParser+0xde>
 80029a2:	f5b3 7ff4 	cmp.w	r3, #488	; 0x1e8
 80029a6:	f000 81de 	beq.w	8002d66 <RI_GetRegCommandParser+0x5a2>
 80029aa:	f5b3 7f5a 	cmp.w	r3, #872	; 0x368
 80029ae:	d132      	bne.n	8002a16 <RI_GetRegCommandParser+0x252>
            *rawSize = 4;
 80029b0:	2304      	movs	r3, #4
 80029b2:	8033      	strh	r3, [r6, #0]
            *iqref = (uint16_t)MCI_GetIqdref(pMCIN).q;
 80029b4:	4836      	ldr	r0, [pc, #216]	; (8002a90 <RI_GetRegCommandParser+0x2cc>)
 80029b6:	f7fe fdef 	bl	8001598 <MCI_GetIqdref>
 80029ba:	4603      	mov	r3, r0
 80029bc:	8070      	strh	r0, [r6, #2]
            *idref = (uint16_t)MCI_GetIqdref(pMCIN).d;
 80029be:	4834      	ldr	r0, [pc, #208]	; (8002a90 <RI_GetRegCommandParser+0x2cc>)
            *iqref = (uint16_t)MCI_GetIqdref(pMCIN).q;
 80029c0:	9301      	str	r3, [sp, #4]
            *idref = (uint16_t)MCI_GetIqdref(pMCIN).d;
 80029c2:	f7fe fde9 	bl	8001598 <MCI_GetIqdref>
        *size = (*rawSize) + 2U;
 80029c6:	8833      	ldrh	r3, [r6, #0]
            *idref = (uint16_t)MCI_GetIqdref(pMCIN).d;
 80029c8:	9000      	str	r0, [sp, #0]
        *size = (*rawSize) + 2U;
 80029ca:	3302      	adds	r3, #2
 80029cc:	b29b      	uxth	r3, r3
            *idref = (uint16_t)MCI_GetIqdref(pMCIN).d;
 80029ce:	f3c0 420f 	ubfx	r2, r0, #16, #16
 80029d2:	b2a4      	uxth	r4, r4
 80029d4:	80b2      	strh	r2, [r6, #4]
      if (retVal == MCP_CMD_OK )
 80029d6:	469c      	mov	ip, r3
 80029d8:	e763      	b.n	80028a2 <RI_GetRegCommandParser+0xde>
 80029da:	2be0      	cmp	r3, #224	; 0xe0
 80029dc:	d1b8      	bne.n	8002950 <RI_GetRegCommandParser+0x18c>
        retVal = RI_MovString (MotorConfig_reg[motorID]->name ,charData, size, freeSpace);
 80029de:	4b2f      	ldr	r3, [pc, #188]	; (8002a9c <RI_GetRegCommandParser+0x2d8>)
 80029e0:	681b      	ldr	r3, [r3, #0]
  while ((*tempsrcString != (char_t)0) && (*size < maxSize))
 80029e2:	f993 1024 	ldrsb.w	r1, [r3, #36]	; 0x24
 80029e6:	2900      	cmp	r1, #0
 80029e8:	f000 818d 	beq.w	8002d06 <RI_GetRegCommandParser+0x542>
 80029ec:	2c01      	cmp	r4, #1
 80029ee:	f340 8131 	ble.w	8002c54 <RI_GetRegCommandParser+0x490>
 80029f2:	f103 0c24 	add.w	ip, r3, #36	; 0x24
 80029f6:	4630      	mov	r0, r6
 80029f8:	f1c6 0201 	rsb	r2, r6, #1
 80029fc:	e002      	b.n	8002a04 <RI_GetRegCommandParser+0x240>
 80029fe:	42a3      	cmp	r3, r4
 8002a00:	f280 8128 	bge.w	8002c54 <RI_GetRegCommandParser+0x490>
    *tempdestString = *tempsrcString;
 8002a04:	f800 1b01 	strb.w	r1, [r0], #1
  while ((*tempsrcString != (char_t)0) && (*size < maxSize))
 8002a08:	f91c 1f01 	ldrsb.w	r1, [ip, #1]!
 8002a0c:	1883      	adds	r3, r0, r2
 8002a0e:	b29b      	uxth	r3, r3
 8002a10:	2900      	cmp	r1, #0
 8002a12:	d1f4      	bne.n	80029fe <RI_GetRegCommandParser+0x23a>
 8002a14:	e741      	b.n	800289a <RI_GetRegCommandParser+0xd6>
 8002a16:	f5b3 7fd4 	cmp.w	r3, #424	; 0x1a8
 8002a1a:	d199      	bne.n	8002950 <RI_GetRegCommandParser+0x18c>
            *rpm = (((int32_t)MCI_GetLastRampFinalSpeed(pMCIN) * U_RPM) / (int32_t)SPEED_UNIT);
 8002a1c:	481c      	ldr	r0, [pc, #112]	; (8002a90 <RI_GetRegCommandParser+0x2cc>)
 8002a1e:	f7fe fd77 	bl	8001510 <MCI_GetLastRampFinalSpeed>
 8002a22:	eb00 0040 	add.w	r0, r0, r0, lsl #1
 8002a26:	0040      	lsls	r0, r0, #1
 8002a28:	f8c6 0002 	str.w	r0, [r6, #2]
            *duration = MCI_GetLastRampFinalDuration(pMCIN);
 8002a2c:	4818      	ldr	r0, [pc, #96]	; (8002a90 <RI_GetRegCommandParser+0x2cc>)
 8002a2e:	f7fe fd77 	bl	8001520 <MCI_GetLastRampFinalDuration>
            *rawSize = 6;
 8002a32:	2306      	movs	r3, #6
 8002a34:	f04f 0c08 	mov.w	ip, #8
 8002a38:	8033      	strh	r3, [r6, #0]
 8002a3a:	b2a4      	uxth	r4, r4
            *duration = MCI_GetLastRampFinalDuration(pMCIN);
 8002a3c:	80f0      	strh	r0, [r6, #6]
        *size = (*rawSize) + 2U;
 8002a3e:	4663      	mov	r3, ip
 8002a40:	e72f      	b.n	80028a2 <RI_GetRegCommandParser+0xde>
 8002a42:	f5b3 6f09 	cmp.w	r3, #2192	; 0x890
 8002a46:	d183      	bne.n	8002950 <RI_GetRegCommandParser+0x18c>
              *regdata16 = MCI_GetIalphabeta(pMCIN).beta;
 8002a48:	4811      	ldr	r0, [pc, #68]	; (8002a90 <RI_GetRegCommandParser+0x2cc>)
 8002a4a:	f7fe fd89 	bl	8001560 <MCI_GetIalphabeta>
              break;
 8002a4e:	f04f 0c02 	mov.w	ip, #2
              *regdata16 = MCI_GetIalphabeta(pMCIN).beta;
 8002a52:	f3c0 430f 	ubfx	r3, r0, #16, #16
 8002a56:	900a      	str	r0, [sp, #40]	; 0x28
 8002a58:	8033      	strh	r3, [r6, #0]
          *size = 2;
 8002a5a:	4663      	mov	r3, ip
              break;
 8002a5c:	e721      	b.n	80028a2 <RI_GetRegCommandParser+0xde>
 8002a5e:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 8002a62:	f000 819a 	beq.w	8002d9a <RI_GetRegCommandParser+0x5d6>
 8002a66:	d94a      	bls.n	8002afe <RI_GetRegCommandParser+0x33a>
 8002a68:	f5b3 6f01 	cmp.w	r3, #2064	; 0x810
 8002a6c:	f47f af70 	bne.w	8002950 <RI_GetRegCommandParser+0x18c>
              *regdata16 = MCI_GetIab(pMCIN).b;
 8002a70:	4807      	ldr	r0, [pc, #28]	; (8002a90 <RI_GetRegCommandParser+0x2cc>)
 8002a72:	f7fe fd67 	bl	8001544 <MCI_GetIab>
              break;
 8002a76:	f04f 0c02 	mov.w	ip, #2
              *regdata16 = MCI_GetIab(pMCIN).b;
 8002a7a:	f3c0 430f 	ubfx	r3, r0, #16, #16
 8002a7e:	900c      	str	r0, [sp, #48]	; 0x30
 8002a80:	8033      	strh	r3, [r6, #0]
          *size = 2;
 8002a82:	4663      	mov	r3, ip
              break;
 8002a84:	e70d      	b.n	80028a2 <RI_GetRegCommandParser+0xde>
 8002a86:	bf00      	nop
 8002a88:	20000460 	.word	0x20000460
 8002a8c:	080095c0 	.word	0x080095c0
 8002a90:	20001c30 	.word	0x20001c30
 8002a94:	2000044c 	.word	0x2000044c
 8002a98:	08009658 	.word	0x08009658
 8002a9c:	20000464 	.word	0x20000464
 8002aa0:	f241 4250 	movw	r2, #5200	; 0x1450
 8002aa4:	4293      	cmp	r3, r2
 8002aa6:	f000 8170 	beq.w	8002d8a <RI_GetRegCommandParser+0x5c6>
 8002aaa:	d966      	bls.n	8002b7a <RI_GetRegCommandParser+0x3b6>
 8002aac:	f241 5290 	movw	r2, #5520	; 0x1590
 8002ab0:	4293      	cmp	r3, r2
 8002ab2:	f000 81a3 	beq.w	8002dfc <RI_GetRegCommandParser+0x638>
 8002ab6:	d94c      	bls.n	8002b52 <RI_GetRegCommandParser+0x38e>
 8002ab8:	f241 6210 	movw	r2, #5648	; 0x1610
 8002abc:	4293      	cmp	r3, r2
 8002abe:	f000 81e3 	beq.w	8002e88 <RI_GetRegCommandParser+0x6c4>
 8002ac2:	f241 6250 	movw	r2, #5712	; 0x1650
 8002ac6:	4293      	cmp	r3, r2
 8002ac8:	d135      	bne.n	8002b36 <RI_GetRegCommandParser+0x372>
              *regdataU16 = PID_GetKDDivisorPOW2(pPIDIq[motorID]);
 8002aca:	4bc2      	ldr	r3, [pc, #776]	; (8002dd4 <RI_GetRegCommandParser+0x610>)
 8002acc:	6818      	ldr	r0, [r3, #0]
 8002ace:	f005 fb31 	bl	8008134 <PID_GetKDDivisorPOW2>
 8002ad2:	f04f 0c02 	mov.w	ip, #2
 8002ad6:	8030      	strh	r0, [r6, #0]
          *size = 2;
 8002ad8:	4663      	mov	r3, ip
 8002ada:	e6e2      	b.n	80028a2 <RI_GetRegCommandParser+0xde>
 8002adc:	f5b3 7f04 	cmp.w	r3, #528	; 0x210
 8002ae0:	f000 8197 	beq.w	8002e12 <RI_GetRegCommandParser+0x64e>
 8002ae4:	f5b3 7f24 	cmp.w	r3, #656	; 0x290
 8002ae8:	f47f af32 	bne.w	8002950 <RI_GetRegCommandParser+0x18c>
              *regdata16 = PID_GetKP(pPIDId[motorID]);
 8002aec:	4bba      	ldr	r3, [pc, #744]	; (8002dd8 <RI_GetRegCommandParser+0x614>)
 8002aee:	6818      	ldr	r0, [r3, #0]
 8002af0:	f005 faee 	bl	80080d0 <PID_GetKP>
              break;
 8002af4:	f04f 0c02 	mov.w	ip, #2
              *regdata16 = PID_GetKP(pPIDId[motorID]);
 8002af8:	8030      	strh	r0, [r6, #0]
          *size = 2;
 8002afa:	4663      	mov	r3, ip
              break;
 8002afc:	e6d1      	b.n	80028a2 <RI_GetRegCommandParser+0xde>
 8002afe:	f5b3 6fba 	cmp.w	r3, #1488	; 0x5d0
 8002b02:	f000 817d 	beq.w	8002e00 <RI_GetRegCommandParser+0x63c>
 8002b06:	f5b3 6fc2 	cmp.w	r3, #1552	; 0x610
 8002b0a:	f47f af21 	bne.w	8002950 <RI_GetRegCommandParser+0x18c>
              *regdata16 = MPM_GetAvrgElMotorPowerW((MotorPowMeas_Handle_t *)pMPM[motorID]); //cstat !MISRAC2012-Rule-11.3
 8002b0e:	4bb3      	ldr	r3, [pc, #716]	; (8002ddc <RI_GetRegCommandParser+0x618>)
 8002b10:	6818      	ldr	r0, [r3, #0]
 8002b12:	f005 fa7b 	bl	800800c <MPM_GetAvrgElMotorPowerW>
              break;
 8002b16:	f04f 0c02 	mov.w	ip, #2
              *regdata16 = MPM_GetAvrgElMotorPowerW((MotorPowMeas_Handle_t *)pMPM[motorID]); //cstat !MISRAC2012-Rule-11.3
 8002b1a:	8030      	strh	r0, [r6, #0]
          *size = 2;
 8002b1c:	4663      	mov	r3, ip
              break;
 8002b1e:	e6c0      	b.n	80028a2 <RI_GetRegCommandParser+0xde>
 8002b20:	f5b3 7f88 	cmp.w	r3, #272	; 0x110
 8002b24:	f000 8177 	beq.w	8002e16 <RI_GetRegCommandParser+0x652>
 8002b28:	d96c      	bls.n	8002c04 <RI_GetRegCommandParser+0x440>
 8002b2a:	f5b3 7fc8 	cmp.w	r3, #400	; 0x190
 8002b2e:	f47f af0f 	bne.w	8002950 <RI_GetRegCommandParser+0x18c>
              *regdata16 = PID_GetKP(pPIDIq[motorID]);
 8002b32:	4ba8      	ldr	r3, [pc, #672]	; (8002dd4 <RI_GetRegCommandParser+0x610>)
 8002b34:	e7db      	b.n	8002aee <RI_GetRegCommandParser+0x32a>
 8002b36:	f241 52d0 	movw	r2, #5584	; 0x15d0
 8002b3a:	4293      	cmp	r3, r2
 8002b3c:	f47f af08 	bne.w	8002950 <RI_GetRegCommandParser+0x18c>
              *regdataU16 = PID_GetKPDivisorPOW2(pPIDIq[motorID]);
 8002b40:	4ba4      	ldr	r3, [pc, #656]	; (8002dd4 <RI_GetRegCommandParser+0x610>)
 8002b42:	6818      	ldr	r0, [r3, #0]
 8002b44:	f005 face 	bl	80080e4 <PID_GetKPDivisorPOW2>
 8002b48:	f04f 0c02 	mov.w	ip, #2
 8002b4c:	8030      	strh	r0, [r6, #0]
          *size = 2;
 8002b4e:	4663      	mov	r3, ip
 8002b50:	e6a7      	b.n	80028a2 <RI_GetRegCommandParser+0xde>
 8002b52:	f241 5210 	movw	r2, #5392	; 0x1510
 8002b56:	4293      	cmp	r3, r2
 8002b58:	f000 8165 	beq.w	8002e26 <RI_GetRegCommandParser+0x662>
 8002b5c:	d923      	bls.n	8002ba6 <RI_GetRegCommandParser+0x3e2>
 8002b5e:	f241 5250 	movw	r2, #5456	; 0x1550
 8002b62:	4293      	cmp	r3, r2
 8002b64:	f47f aef4 	bne.w	8002950 <RI_GetRegCommandParser+0x18c>
              *regdataU16 = PID_GetKIDivisorPOW2(pPIDId[motorID]);
 8002b68:	4b9b      	ldr	r3, [pc, #620]	; (8002dd8 <RI_GetRegCommandParser+0x614>)
              *regdataU16 = PID_GetKIDivisorPOW2(pPIDIq[motorID]);
 8002b6a:	6818      	ldr	r0, [r3, #0]
 8002b6c:	f005 fac2 	bl	80080f4 <PID_GetKIDivisorPOW2>
 8002b70:	f04f 0c02 	mov.w	ip, #2
 8002b74:	8030      	strh	r0, [r6, #0]
          *size = 2;
 8002b76:	4663      	mov	r3, ip
 8002b78:	e693      	b.n	80028a2 <RI_GetRegCommandParser+0xde>
 8002b7a:	f5b3 6f29 	cmp.w	r3, #2704	; 0xa90
 8002b7e:	f000 819f 	beq.w	8002ec0 <RI_GetRegCommandParser+0x6fc>
 8002b82:	d92d      	bls.n	8002be0 <RI_GetRegCommandParser+0x41c>
 8002b84:	f5b3 6f6d 	cmp.w	r3, #3792	; 0xed0
 8002b88:	f000 8176 	beq.w	8002e78 <RI_GetRegCommandParser+0x6b4>
 8002b8c:	d91d      	bls.n	8002bca <RI_GetRegCommandParser+0x406>
 8002b8e:	f5b3 6f71 	cmp.w	r3, #3856	; 0xf10
 8002b92:	f47f aedd 	bne.w	8002950 <RI_GetRegCommandParser+0x18c>
              *regdata16 = SPD_GetS16Speed ((SpeednPosFdbk_Handle_t*) pHallSensor[motorID]);
 8002b96:	4892      	ldr	r0, [pc, #584]	; (8002de0 <RI_GetRegCommandParser+0x61c>)
 8002b98:	f006 fb86 	bl	80092a8 <SPD_GetS16Speed>
 8002b9c:	f04f 0c02 	mov.w	ip, #2
 8002ba0:	8030      	strh	r0, [r6, #0]
          *size = 2;
 8002ba2:	4663      	mov	r3, ip
 8002ba4:	e67d      	b.n	80028a2 <RI_GetRegCommandParser+0xde>
 8002ba6:	f241 4290 	movw	r2, #5264	; 0x1490
 8002baa:	4293      	cmp	r3, r2
 8002bac:	f000 815c 	beq.w	8002e68 <RI_GetRegCommandParser+0x6a4>
 8002bb0:	f241 42d0 	movw	r2, #5328	; 0x14d0
 8002bb4:	4293      	cmp	r3, r2
 8002bb6:	f47f aecb 	bne.w	8002950 <RI_GetRegCommandParser+0x18c>
              *regdataU16 = PID_GetKDDivisorPOW2(pPIDSpeed[motorID]);
 8002bba:	488a      	ldr	r0, [pc, #552]	; (8002de4 <RI_GetRegCommandParser+0x620>)
 8002bbc:	f005 faba 	bl	8008134 <PID_GetKDDivisorPOW2>
 8002bc0:	f04f 0c02 	mov.w	ip, #2
 8002bc4:	8030      	strh	r0, [r6, #0]
          *size = 2;
 8002bc6:	4663      	mov	r3, ip
 8002bc8:	e66b      	b.n	80028a2 <RI_GetRegCommandParser+0xde>
 8002bca:	f5b3 6f65 	cmp.w	r3, #3664	; 0xe50
 8002bce:	d003      	beq.n	8002bd8 <RI_GetRegCommandParser+0x414>
 8002bd0:	f5b3 6f69 	cmp.w	r3, #3728	; 0xe90
 8002bd4:	f47f aebc 	bne.w	8002950 <RI_GetRegCommandParser+0x18c>
 8002bd8:	f04f 0c02 	mov.w	ip, #2
 8002bdc:	4663      	mov	r3, ip
 8002bde:	e660      	b.n	80028a2 <RI_GetRegCommandParser+0xde>
 8002be0:	f5b3 6f21 	cmp.w	r3, #2576	; 0xa10
 8002be4:	f000 8135 	beq.w	8002e52 <RI_GetRegCommandParser+0x68e>
 8002be8:	d91a      	bls.n	8002c20 <RI_GetRegCommandParser+0x45c>
 8002bea:	f5b3 6f25 	cmp.w	r3, #2640	; 0xa50
 8002bee:	f47f aeaf 	bne.w	8002950 <RI_GetRegCommandParser+0x18c>
              *regdata16 = MCI_GetValphabeta(pMCIN).alpha;
 8002bf2:	487d      	ldr	r0, [pc, #500]	; (8002de8 <RI_GetRegCommandParser+0x624>)
 8002bf4:	f7fe fcec 	bl	80015d0 <MCI_GetValphabeta>
 8002bf8:	f04f 0c02 	mov.w	ip, #2
 8002bfc:	9003      	str	r0, [sp, #12]
          *size = 2;
 8002bfe:	4663      	mov	r3, ip
              *regdata16 = MCI_GetValphabeta(pMCIN).alpha;
 8002c00:	8030      	strh	r0, [r6, #0]
      if (retVal == MCP_CMD_OK )
 8002c02:	e64e      	b.n	80028a2 <RI_GetRegCommandParser+0xde>
 8002c04:	2b90      	cmp	r3, #144	; 0x90
 8002c06:	f000 80dc 	beq.w	8002dc2 <RI_GetRegCommandParser+0x5fe>
 8002c0a:	2bd0      	cmp	r3, #208	; 0xd0
 8002c0c:	f47f aea0 	bne.w	8002950 <RI_GetRegCommandParser+0x18c>
              *regdata16 = PID_GetKI(pPIDSpeed[motorID]);
 8002c10:	4874      	ldr	r0, [pc, #464]	; (8002de4 <RI_GetRegCommandParser+0x620>)
 8002c12:	f005 fa61 	bl	80080d8 <PID_GetKI>
              break;
 8002c16:	f04f 0c02 	mov.w	ip, #2
              *regdata16 = PID_GetKI(pPIDSpeed[motorID]);
 8002c1a:	8030      	strh	r0, [r6, #0]
          *size = 2;
 8002c1c:	4663      	mov	r3, ip
              break;
 8002c1e:	e640      	b.n	80028a2 <RI_GetRegCommandParser+0xde>
 8002c20:	f5b3 6f19 	cmp.w	r3, #2448	; 0x990
 8002c24:	f000 80c2 	beq.w	8002dac <RI_GetRegCommandParser+0x5e8>
 8002c28:	f5b3 6f1d 	cmp.w	r3, #2512	; 0x9d0
 8002c2c:	f47f ae90 	bne.w	8002950 <RI_GetRegCommandParser+0x18c>
              *regdata16 = MCI_GetVqd(pMCIN).q;
 8002c30:	486d      	ldr	r0, [pc, #436]	; (8002de8 <RI_GetRegCommandParser+0x624>)
 8002c32:	f7fe fcbf 	bl	80015b4 <MCI_GetVqd>
 8002c36:	f04f 0c02 	mov.w	ip, #2
 8002c3a:	9005      	str	r0, [sp, #20]
          *size = 2;
 8002c3c:	4663      	mov	r3, ip
              *regdata16 = MCI_GetVqd(pMCIN).q;
 8002c3e:	8030      	strh	r0, [r6, #0]
      if (retVal == MCP_CMD_OK )
 8002c40:	e62f      	b.n	80028a2 <RI_GetRegCommandParser+0xde>
              *data = (uint8_t)MCI_GetControlMode(pMCIN);
 8002c42:	4869      	ldr	r0, [pc, #420]	; (8002de8 <RI_GetRegCommandParser+0x624>)
 8002c44:	f7fe fc62 	bl	800150c <MCI_GetControlMode>
              break;
 8002c48:	f04f 0c01 	mov.w	ip, #1
 8002c4c:	b2a4      	uxth	r4, r4
              *data = (uint8_t)MCI_GetControlMode(pMCIN);
 8002c4e:	7030      	strb	r0, [r6, #0]
          *size = 1;
 8002c50:	4663      	mov	r3, ip
              break;
 8002c52:	e626      	b.n	80028a2 <RI_GetRegCommandParser+0xde>
    retVal = MCP_ERROR_STRING_FORMAT;
 8002c54:	2006      	movs	r0, #6
 8002c56:	e5e4      	b.n	8002822 <RI_GetRegCommandParser+0x5e>
              *data = (uint8_t)MCI_GetSTMState(pMCIN);
 8002c58:	4863      	ldr	r0, [pc, #396]	; (8002de8 <RI_GetRegCommandParser+0x624>)
 8002c5a:	f7fe fc03 	bl	8001464 <MCI_GetSTMState>
 8002c5e:	f04f 0c01 	mov.w	ip, #1
 8002c62:	b2a4      	uxth	r4, r4
 8002c64:	7030      	strb	r0, [r6, #0]
          *size = 1;
 8002c66:	4663      	mov	r3, ip
 8002c68:	e61b      	b.n	80028a2 <RI_GetRegCommandParser+0xde>
            retVal = RI_MovString (PWR_BOARD_NAME[motorID] ,charData, size, freeSpace);
 8002c6a:	4b60      	ldr	r3, [pc, #384]	; (8002dec <RI_GetRegCommandParser+0x628>)
 8002c6c:	681b      	ldr	r3, [r3, #0]
  while ((*tempsrcString != (char_t)0) && (*size < maxSize))
 8002c6e:	f993 1000 	ldrsb.w	r1, [r3]
 8002c72:	2900      	cmp	r1, #0
 8002c74:	d047      	beq.n	8002d06 <RI_GetRegCommandParser+0x542>
 8002c76:	2c01      	cmp	r4, #1
 8002c78:	ddec      	ble.n	8002c54 <RI_GetRegCommandParser+0x490>
 8002c7a:	469c      	mov	ip, r3
 8002c7c:	4630      	mov	r0, r6
 8002c7e:	f1c6 0201 	rsb	r2, r6, #1
 8002c82:	e001      	b.n	8002c88 <RI_GetRegCommandParser+0x4c4>
 8002c84:	42a3      	cmp	r3, r4
 8002c86:	dae5      	bge.n	8002c54 <RI_GetRegCommandParser+0x490>
    *tempdestString = *tempsrcString;
 8002c88:	f800 1b01 	strb.w	r1, [r0], #1
  while ((*tempsrcString != (char_t)0) && (*size < maxSize))
 8002c8c:	f91c 1f01 	ldrsb.w	r1, [ip, #1]!
 8002c90:	1883      	adds	r3, r0, r2
 8002c92:	b29b      	uxth	r3, r3
 8002c94:	2900      	cmp	r1, #0
 8002c96:	d1f5      	bne.n	8002c84 <RI_GetRegCommandParser+0x4c0>
 8002c98:	e5ff      	b.n	800289a <RI_GetRegCommandParser+0xd6>
 8002c9a:	4b55      	ldr	r3, [pc, #340]	; (8002df0 <RI_GetRegCommandParser+0x62c>)
 8002c9c:	f993 1000 	ldrsb.w	r1, [r3]
 8002ca0:	b389      	cbz	r1, 8002d06 <RI_GetRegCommandParser+0x542>
 8002ca2:	2c01      	cmp	r4, #1
 8002ca4:	ddd6      	ble.n	8002c54 <RI_GetRegCommandParser+0x490>
 8002ca6:	469c      	mov	ip, r3
 8002ca8:	4630      	mov	r0, r6
 8002caa:	f1c6 0201 	rsb	r2, r6, #1
 8002cae:	e001      	b.n	8002cb4 <RI_GetRegCommandParser+0x4f0>
 8002cb0:	429c      	cmp	r4, r3
 8002cb2:	ddcf      	ble.n	8002c54 <RI_GetRegCommandParser+0x490>
    *tempdestString = *tempsrcString;
 8002cb4:	f800 1b01 	strb.w	r1, [r0], #1
  while ((*tempsrcString != (char_t)0) && (*size < maxSize))
 8002cb8:	f91c 1f01 	ldrsb.w	r1, [ip, #1]!
 8002cbc:	1883      	adds	r3, r0, r2
 8002cbe:	b29b      	uxth	r3, r3
 8002cc0:	2900      	cmp	r1, #0
 8002cc2:	d1f5      	bne.n	8002cb0 <RI_GetRegCommandParser+0x4ec>
 8002cc4:	e5e9      	b.n	800289a <RI_GetRegCommandParser+0xd6>
              *regdata32 = (((int32_t)MCI_GetMecSpeedRefUnit(pMCIN) * U_RPM) / SPEED_UNIT);
 8002cc6:	4848      	ldr	r0, [pc, #288]	; (8002de8 <RI_GetRegCommandParser+0x624>)
 8002cc8:	f7fe fc38 	bl	800153c <MCI_GetMecSpeedRefUnit>
 8002ccc:	eb00 0040 	add.w	r0, r0, r0, lsl #1
 8002cd0:	0040      	lsls	r0, r0, #1
 8002cd2:	f04f 0c04 	mov.w	ip, #4
 8002cd6:	6030      	str	r0, [r6, #0]
          *size = 4;
 8002cd8:	4663      	mov	r3, ip
 8002cda:	e5e2      	b.n	80028a2 <RI_GetRegCommandParser+0xde>
              *regdata32 = (((int32_t)MCI_GetAvrgMecSpeedUnit(pMCIN) * U_RPM) / SPEED_UNIT);
 8002cdc:	4842      	ldr	r0, [pc, #264]	; (8002de8 <RI_GetRegCommandParser+0x624>)
 8002cde:	f7fe fc25 	bl	800152c <MCI_GetAvrgMecSpeedUnit>
 8002ce2:	e7f3      	b.n	8002ccc <RI_GetRegCommandParser+0x508>
          memcpy(rawData, ApplicationConfig_reg[motorID], sizeof(ApplicationConfig_reg_t));
 8002ce4:	4b43      	ldr	r3, [pc, #268]	; (8002df4 <RI_GetRegCommandParser+0x630>)
 8002ce6:	681b      	ldr	r3, [r3, #0]
              (void)memcpy(rawData, (uint8_t *)pFOCConfig_reg, sizeof(FOCFwConfig_reg_t));
 8002ce8:	f8d3 c008 	ldr.w	ip, [r3, #8]
 8002cec:	6818      	ldr	r0, [r3, #0]
 8002cee:	6859      	ldr	r1, [r3, #4]
 8002cf0:	6051      	str	r1, [r2, #4]
 8002cf2:	f8c2 c008 	str.w	ip, [r2, #8]
 8002cf6:	6010      	str	r0, [r2, #0]
 8002cf8:	899b      	ldrh	r3, [r3, #12]
 8002cfa:	8193      	strh	r3, [r2, #12]
 8002cfc:	f04f 0c10 	mov.w	ip, #16
 8002d00:	b2a4      	uxth	r4, r4
        *size = (*rawSize) + 2U;
 8002d02:	4663      	mov	r3, ip
 8002d04:	e5cd      	b.n	80028a2 <RI_GetRegCommandParser+0xde>
  while ((*tempsrcString != (char_t)0) && (*size < maxSize))
 8002d06:	f04f 0c01 	mov.w	ip, #1
  *size= 1U ; /* /0 is the min String size */
 8002d0a:	4663      	mov	r3, ip
 8002d0c:	e5c6      	b.n	800289c <RI_GetRegCommandParser+0xd8>
            *rawSize = (uint16_t)sizeof(FOCFwConfig_reg_t);
 8002d0e:	230e      	movs	r3, #14
            if (((*rawSize) + 2U) > freeSpace)
 8002d10:	2c0f      	cmp	r4, #15
            *rawSize = (uint16_t)sizeof(FOCFwConfig_reg_t);
 8002d12:	8033      	strh	r3, [r6, #0]
            if (((*rawSize) + 2U) > freeSpace)
 8002d14:	f67f ad9a 	bls.w	800284c <RI_GetRegCommandParser+0x88>
              (void)memcpy(rawData, (uint8_t *)pFOCConfig_reg, sizeof(FOCFwConfig_reg_t));
 8002d18:	683b      	ldr	r3, [r7, #0]
 8002d1a:	e7e5      	b.n	8002ce8 <RI_GetRegCommandParser+0x524>
            *rawSize = (uint16_t)sizeof(MotorConfig_reg_t);
 8002d1c:	233c      	movs	r3, #60	; 0x3c
            if (((*rawSize) + 2U) > freeSpace)
 8002d1e:	2c3d      	cmp	r4, #61	; 0x3d
            *rawSize = (uint16_t)sizeof(MotorConfig_reg_t);
 8002d20:	8033      	strh	r3, [r6, #0]
            if (((*rawSize) + 2U) > freeSpace)
 8002d22:	f67f ad93 	bls.w	800284c <RI_GetRegCommandParser+0x88>
              MotorConfig_reg_t const *pMotorConfig_reg = MotorConfig_reg[motorID];
 8002d26:	4b34      	ldr	r3, [pc, #208]	; (8002df8 <RI_GetRegCommandParser+0x634>)
              (void)memcpy(rawData, (uint8_t *)pMotorConfig_reg, sizeof(MotorConfig_reg_t));
 8002d28:	681b      	ldr	r3, [r3, #0]
 8002d2a:	f103 0b30 	add.w	fp, r3, #48	; 0x30
 8002d2e:	f8d3 c000 	ldr.w	ip, [r3]
 8002d32:	6858      	ldr	r0, [r3, #4]
 8002d34:	6899      	ldr	r1, [r3, #8]
 8002d36:	f8d3 e00c 	ldr.w	lr, [r3, #12]
 8002d3a:	f8c2 e00c 	str.w	lr, [r2, #12]
 8002d3e:	3310      	adds	r3, #16
 8002d40:	455b      	cmp	r3, fp
 8002d42:	f8c2 c000 	str.w	ip, [r2]
 8002d46:	6050      	str	r0, [r2, #4]
 8002d48:	6091      	str	r1, [r2, #8]
 8002d4a:	f102 0210 	add.w	r2, r2, #16
 8002d4e:	d1ee      	bne.n	8002d2e <RI_GetRegCommandParser+0x56a>
 8002d50:	6818      	ldr	r0, [r3, #0]
 8002d52:	6859      	ldr	r1, [r3, #4]
 8002d54:	689b      	ldr	r3, [r3, #8]
 8002d56:	6093      	str	r3, [r2, #8]
 8002d58:	f04f 0c3e 	mov.w	ip, #62	; 0x3e
 8002d5c:	b2a4      	uxth	r4, r4
 8002d5e:	6010      	str	r0, [r2, #0]
 8002d60:	6051      	str	r1, [r2, #4]
        *size = (*rawSize) + 2U;
 8002d62:	4663      	mov	r3, ip
 8002d64:	e59d      	b.n	80028a2 <RI_GetRegCommandParser+0xde>
            *rawSize = 4;
 8002d66:	2304      	movs	r3, #4
 8002d68:	8033      	strh	r3, [r6, #0]
            *torque = MCI_GetLastRampFinalTorque(pMCIN);
 8002d6a:	481f      	ldr	r0, [pc, #124]	; (8002de8 <RI_GetRegCommandParser+0x624>)
 8002d6c:	f7fe fbd4 	bl	8001518 <MCI_GetLastRampFinalTorque>
 8002d70:	8070      	strh	r0, [r6, #2]
            *duration = MCI_GetLastRampFinalDuration(pMCIN) ;
 8002d72:	481d      	ldr	r0, [pc, #116]	; (8002de8 <RI_GetRegCommandParser+0x624>)
 8002d74:	f7fe fbd4 	bl	8001520 <MCI_GetLastRampFinalDuration>
        *size = (*rawSize) + 2U;
 8002d78:	8833      	ldrh	r3, [r6, #0]
            *duration = MCI_GetLastRampFinalDuration(pMCIN) ;
 8002d7a:	80b0      	strh	r0, [r6, #4]
        *size = (*rawSize) + 2U;
 8002d7c:	3302      	adds	r3, #2
 8002d7e:	b29b      	uxth	r3, r3
      if (retVal == MCP_CMD_OK )
 8002d80:	b2a4      	uxth	r4, r4
 8002d82:	469c      	mov	ip, r3
 8002d84:	e58d      	b.n	80028a2 <RI_GetRegCommandParser+0xde>
  uint8_t retVal = MCP_CMD_NOK;
 8002d86:	2001      	movs	r0, #1
 8002d88:	e54b      	b.n	8002822 <RI_GetRegCommandParser+0x5e>
              *regdataU16 = (uint16_t)PID_GetKPDivisorPOW2(pPIDSpeed[motorID]);
 8002d8a:	4816      	ldr	r0, [pc, #88]	; (8002de4 <RI_GetRegCommandParser+0x620>)
 8002d8c:	f005 f9aa 	bl	80080e4 <PID_GetKPDivisorPOW2>
 8002d90:	f04f 0c02 	mov.w	ip, #2
 8002d94:	8030      	strh	r0, [r6, #0]
          *size = 2;
 8002d96:	4663      	mov	r3, ip
 8002d98:	e583      	b.n	80028a2 <RI_GetRegCommandParser+0xde>
              *regdata16 = MCI_GetIab(pMCIN).a;
 8002d9a:	4813      	ldr	r0, [pc, #76]	; (8002de8 <RI_GetRegCommandParser+0x624>)
 8002d9c:	f7fe fbd2 	bl	8001544 <MCI_GetIab>
              break;
 8002da0:	f04f 0c02 	mov.w	ip, #2
              *regdata16 = MCI_GetIab(pMCIN).a;
 8002da4:	900d      	str	r0, [sp, #52]	; 0x34
          *size = 2;
 8002da6:	4663      	mov	r3, ip
              *regdata16 = MCI_GetIab(pMCIN).a;
 8002da8:	8030      	strh	r0, [r6, #0]
              break;
 8002daa:	e57a      	b.n	80028a2 <RI_GetRegCommandParser+0xde>
              *regdata16 = MCI_GetIqdref(pMCIN).d;
 8002dac:	480e      	ldr	r0, [pc, #56]	; (8002de8 <RI_GetRegCommandParser+0x624>)
 8002dae:	f7fe fbf3 	bl	8001598 <MCI_GetIqdref>
 8002db2:	f04f 0c02 	mov.w	ip, #2
 8002db6:	f3c0 430f 	ubfx	r3, r0, #16, #16
 8002dba:	9006      	str	r0, [sp, #24]
 8002dbc:	8033      	strh	r3, [r6, #0]
          *size = 2;
 8002dbe:	4663      	mov	r3, ip
 8002dc0:	e56f      	b.n	80028a2 <RI_GetRegCommandParser+0xde>
              *regdata16 = PID_GetKP(pPIDSpeed[motorID]);
 8002dc2:	4808      	ldr	r0, [pc, #32]	; (8002de4 <RI_GetRegCommandParser+0x620>)
 8002dc4:	f005 f984 	bl	80080d0 <PID_GetKP>
 8002dc8:	f04f 0c02 	mov.w	ip, #2
 8002dcc:	8030      	strh	r0, [r6, #0]
          *size = 2;
 8002dce:	4663      	mov	r3, ip
 8002dd0:	e567      	b.n	80028a2 <RI_GetRegCommandParser+0xde>
 8002dd2:	bf00      	nop
 8002dd4:	20000450 	.word	0x20000450
 8002dd8:	2000044c 	.word	0x2000044c
 8002ddc:	20000448 	.word	0x20000448
 8002de0:	200000dc 	.word	0x200000dc
 8002de4:	200001fc 	.word	0x200001fc
 8002de8:	20001c30 	.word	0x20001c30
 8002dec:	20000468 	.word	0x20000468
 8002df0:	080095d0 	.word	0x080095d0
 8002df4:	2000045c 	.word	0x2000045c
 8002df8:	20000464 	.word	0x20000464
              *regdataU16 = PID_GetKDDivisorPOW2(pPIDId[motorID]);
 8002dfc:	4b36      	ldr	r3, [pc, #216]	; (8002ed8 <RI_GetRegCommandParser+0x714>)
 8002dfe:	e665      	b.n	8002acc <RI_GetRegCommandParser+0x308>
              *regdata16 = NTC_GetAvTemp_C(pTemperatureSensor[motorID]);
 8002e00:	4b36      	ldr	r3, [pc, #216]	; (8002edc <RI_GetRegCommandParser+0x718>)
 8002e02:	6818      	ldr	r0, [r3, #0]
 8002e04:	f005 f946 	bl	8008094 <NTC_GetAvTemp_C>
              break;
 8002e08:	f04f 0c02 	mov.w	ip, #2
              *regdata16 = NTC_GetAvTemp_C(pTemperatureSensor[motorID]);
 8002e0c:	8030      	strh	r0, [r6, #0]
          *size = 2;
 8002e0e:	4663      	mov	r3, ip
              break;
 8002e10:	e547      	b.n	80028a2 <RI_GetRegCommandParser+0xde>
              *regdata16 = PID_GetKD(pPIDIq[motorID]);
 8002e12:	4b33      	ldr	r3, [pc, #204]	; (8002ee0 <RI_GetRegCommandParser+0x71c>)
 8002e14:	e58c      	b.n	8002930 <RI_GetRegCommandParser+0x16c>
              *regdata16 = PID_GetKD(pPIDSpeed[motorID]);
 8002e16:	4833      	ldr	r0, [pc, #204]	; (8002ee4 <RI_GetRegCommandParser+0x720>)
 8002e18:	f005 f988 	bl	800812c <PID_GetKD>
              break;
 8002e1c:	f04f 0c02 	mov.w	ip, #2
              *regdata16 = PID_GetKD(pPIDSpeed[motorID]);
 8002e20:	8030      	strh	r0, [r6, #0]
          *size = 2;
 8002e22:	4663      	mov	r3, ip
              break;
 8002e24:	e53d      	b.n	80028a2 <RI_GetRegCommandParser+0xde>
              *regdataU16 = PID_GetKPDivisorPOW2(pPIDId[motorID]);
 8002e26:	4b2c      	ldr	r3, [pc, #176]	; (8002ed8 <RI_GetRegCommandParser+0x714>)
 8002e28:	e68b      	b.n	8002b42 <RI_GetRegCommandParser+0x37e>
              *regdata16 = PID_GetKI(pPIDIq[motorID]);
 8002e2a:	4b2d      	ldr	r3, [pc, #180]	; (8002ee0 <RI_GetRegCommandParser+0x71c>)
              *regdata16 = PID_GetKI(pPIDId[motorID]);
 8002e2c:	6818      	ldr	r0, [r3, #0]
 8002e2e:	f005 f953 	bl	80080d8 <PID_GetKI>
              break;
 8002e32:	f04f 0c02 	mov.w	ip, #2
              *regdata16 = PID_GetKI(pPIDId[motorID]);
 8002e36:	8030      	strh	r0, [r6, #0]
          *size = 2;
 8002e38:	4663      	mov	r3, ip
              break;
 8002e3a:	e532      	b.n	80028a2 <RI_GetRegCommandParser+0xde>
              *regdata16 = MCI_GetIqd(pMCIN).q;
 8002e3c:	482a      	ldr	r0, [pc, #168]	; (8002ee8 <RI_GetRegCommandParser+0x724>)
 8002e3e:	f7fe fb9d 	bl	800157c <MCI_GetIqd>
              break;
 8002e42:	f04f 0c02 	mov.w	ip, #2
              *regdata16 = MCI_GetIqd(pMCIN).q;
 8002e46:	9009      	str	r0, [sp, #36]	; 0x24
          *size = 2;
 8002e48:	4663      	mov	r3, ip
              *regdata16 = MCI_GetIqd(pMCIN).q;
 8002e4a:	8030      	strh	r0, [r6, #0]
              break;
 8002e4c:	e529      	b.n	80028a2 <RI_GetRegCommandParser+0xde>
              *regdata16 = PID_GetKI(pPIDId[motorID]);
 8002e4e:	4b22      	ldr	r3, [pc, #136]	; (8002ed8 <RI_GetRegCommandParser+0x714>)
 8002e50:	e7ec      	b.n	8002e2c <RI_GetRegCommandParser+0x668>
              *regdata16 = MCI_GetVqd(pMCIN).d;
 8002e52:	4825      	ldr	r0, [pc, #148]	; (8002ee8 <RI_GetRegCommandParser+0x724>)
 8002e54:	f7fe fbae 	bl	80015b4 <MCI_GetVqd>
 8002e58:	f04f 0c02 	mov.w	ip, #2
 8002e5c:	f3c0 430f 	ubfx	r3, r0, #16, #16
 8002e60:	9004      	str	r0, [sp, #16]
 8002e62:	8033      	strh	r3, [r6, #0]
          *size = 2;
 8002e64:	4663      	mov	r3, ip
 8002e66:	e51c      	b.n	80028a2 <RI_GetRegCommandParser+0xde>
              *regdataU16 = (uint16_t)PID_GetKIDivisorPOW2(pPIDSpeed[motorID]);
 8002e68:	481e      	ldr	r0, [pc, #120]	; (8002ee4 <RI_GetRegCommandParser+0x720>)
 8002e6a:	f005 f943 	bl	80080f4 <PID_GetKIDivisorPOW2>
 8002e6e:	f04f 0c02 	mov.w	ip, #2
 8002e72:	8030      	strh	r0, [r6, #0]
          *size = 2;
 8002e74:	4663      	mov	r3, ip
 8002e76:	e514      	b.n	80028a2 <RI_GetRegCommandParser+0xde>
              *regdata16 = SPD_GetElAngle ((SpeednPosFdbk_Handle_t*) pHallSensor[motorID]);
 8002e78:	481c      	ldr	r0, [pc, #112]	; (8002eec <RI_GetRegCommandParser+0x728>)
 8002e7a:	f006 f9dd 	bl	8009238 <SPD_GetElAngle>
 8002e7e:	f04f 0c02 	mov.w	ip, #2
 8002e82:	8030      	strh	r0, [r6, #0]
          *size = 2;
 8002e84:	4663      	mov	r3, ip
 8002e86:	e50c      	b.n	80028a2 <RI_GetRegCommandParser+0xde>
              *regdataU16 = PID_GetKIDivisorPOW2(pPIDIq[motorID]);
 8002e88:	4b15      	ldr	r3, [pc, #84]	; (8002ee0 <RI_GetRegCommandParser+0x71c>)
 8002e8a:	e66e      	b.n	8002b6a <RI_GetRegCommandParser+0x3a6>
              *regdata16 = MCI_GetIqdref(pMCIN).q;
 8002e8c:	4816      	ldr	r0, [pc, #88]	; (8002ee8 <RI_GetRegCommandParser+0x724>)
 8002e8e:	f7fe fb83 	bl	8001598 <MCI_GetIqdref>
 8002e92:	f04f 0c02 	mov.w	ip, #2
 8002e96:	9007      	str	r0, [sp, #28]
          *size = 2;
 8002e98:	4663      	mov	r3, ip
              *regdata16 = MCI_GetIqdref(pMCIN).q;
 8002e9a:	8030      	strh	r0, [r6, #0]
      if (retVal == MCP_CMD_OK )
 8002e9c:	e501      	b.n	80028a2 <RI_GetRegCommandParser+0xde>
              *regdata16 = MCI_GetIalphabeta(pMCIN).alpha;
 8002e9e:	4812      	ldr	r0, [pc, #72]	; (8002ee8 <RI_GetRegCommandParser+0x724>)
 8002ea0:	f7fe fb5e 	bl	8001560 <MCI_GetIalphabeta>
              break;
 8002ea4:	f04f 0c02 	mov.w	ip, #2
              *regdata16 = MCI_GetIalphabeta(pMCIN).alpha;
 8002ea8:	900b      	str	r0, [sp, #44]	; 0x2c
          *size = 2;
 8002eaa:	4663      	mov	r3, ip
              *regdata16 = MCI_GetIalphabeta(pMCIN).alpha;
 8002eac:	8030      	strh	r0, [r6, #0]
              break;
 8002eae:	e4f8      	b.n	80028a2 <RI_GetRegCommandParser+0xde>
              *regdataU16 = VBS_GetAvBusVoltage_V(BusVoltageSensor[motorID]);
 8002eb0:	480f      	ldr	r0, [pc, #60]	; (8002ef0 <RI_GetRegCommandParser+0x72c>)
 8002eb2:	f004 f9fb 	bl	80072ac <VBS_GetAvBusVoltage_V>
              break;
 8002eb6:	f04f 0c02 	mov.w	ip, #2
              *regdataU16 = VBS_GetAvBusVoltage_V(BusVoltageSensor[motorID]);
 8002eba:	8030      	strh	r0, [r6, #0]
          *size = 2;
 8002ebc:	4663      	mov	r3, ip
              break;
 8002ebe:	e4f0      	b.n	80028a2 <RI_GetRegCommandParser+0xde>
              *regdata16 = MCI_GetValphabeta(pMCIN).beta;
 8002ec0:	4809      	ldr	r0, [pc, #36]	; (8002ee8 <RI_GetRegCommandParser+0x724>)
 8002ec2:	f7fe fb85 	bl	80015d0 <MCI_GetValphabeta>
 8002ec6:	f04f 0c02 	mov.w	ip, #2
 8002eca:	f3c0 430f 	ubfx	r3, r0, #16, #16
 8002ece:	9002      	str	r0, [sp, #8]
 8002ed0:	8033      	strh	r3, [r6, #0]
          *size = 2;
 8002ed2:	4663      	mov	r3, ip
 8002ed4:	e4e5      	b.n	80028a2 <RI_GetRegCommandParser+0xde>
 8002ed6:	bf00      	nop
 8002ed8:	2000044c 	.word	0x2000044c
 8002edc:	20000458 	.word	0x20000458
 8002ee0:	20000450 	.word	0x20000450
 8002ee4:	200001fc 	.word	0x200001fc
 8002ee8:	20001c30 	.word	0x20001c30
 8002eec:	200000dc 	.word	0x200000dc
 8002ef0:	20000000 	.word	0x20000000

08002ef4 <RI_GetIDSize>:
  return (retVal);
}

uint8_t RI_GetIDSize(uint16_t dataID)
{
  uint8_t typeID = ((uint8_t)dataID) & TYPE_MASK;
 8002ef4:	f000 0038 	and.w	r0, r0, #56	; 0x38
 8002ef8:	3808      	subs	r0, #8
 8002efa:	b2c0      	uxtb	r0, r0
 8002efc:	2810      	cmp	r0, #16
 8002efe:	bf9a      	itte	ls
 8002f00:	4b01      	ldrls	r3, [pc, #4]	; (8002f08 <RI_GetIDSize+0x14>)
 8002f02:	5c18      	ldrbls	r0, [r3, r0]
 8002f04:	2000      	movhi	r0, #0
      break;
    }
  }

  return (result);
}
 8002f06:	4770      	bx	lr
 8002f08:	0800979c 	.word	0x0800979c

08002f0c <RI_GetPtrReg>:

    uint16_t regID = dataID & REG_MASK;
    MCI_Handle_t *pMCIN = &Mci[vmotorID];
    uint8_t typeID = ((uint8_t)dataID) & TYPE_MASK;

    switch (typeID)
 8002f0c:	f000 0338 	and.w	r3, r0, #56	; 0x38
 8002f10:	2b10      	cmp	r3, #16
 8002f12:	d003      	beq.n	8002f1c <RI_GetPtrReg+0x10>
            break;
          }

          default:
          {
            *dataPtr = &nullData16;
 8002f14:	4b41      	ldr	r3, [pc, #260]	; (800301c <RI_GetPtrReg+0x110>)
 8002f16:	600b      	str	r3, [r1, #0]
            retVal = MCP_ERROR_UNKNOWN_REG;
 8002f18:	2005      	movs	r0, #5
    }
#ifdef NULL_PTR_REG_INT
  }
#endif
  return (retVal);
}
 8002f1a:	4770      	bx	lr
    uint16_t regID = dataID & REG_MASK;
 8002f1c:	f020 0007 	bic.w	r0, r0, #7
 8002f20:	f5b0 6f19 	cmp.w	r0, #2448	; 0x990
 8002f24:	b283      	uxth	r3, r0
 8002f26:	d050      	beq.n	8002fca <RI_GetPtrReg+0xbe>
 8002f28:	d80f      	bhi.n	8002f4a <RI_GetPtrReg+0x3e>
 8002f2a:	f5b3 6f09 	cmp.w	r3, #2192	; 0x890
 8002f2e:	d052      	beq.n	8002fd6 <RI_GetPtrReg+0xca>
 8002f30:	d922      	bls.n	8002f78 <RI_GetPtrReg+0x6c>
 8002f32:	f5b3 6f11 	cmp.w	r3, #2320	; 0x910
 8002f36:	d054      	beq.n	8002fe2 <RI_GetPtrReg+0xd6>
 8002f38:	f5b3 6f15 	cmp.w	r3, #2384	; 0x950
 8002f3c:	d113      	bne.n	8002f66 <RI_GetPtrReg+0x5a>
            *dataPtr = &(pMCIN->pFOCVars->Iqdref.q);
 8002f3e:	4b38      	ldr	r3, [pc, #224]	; (8003020 <RI_GetPtrReg+0x114>)
 8002f40:	685b      	ldr	r3, [r3, #4]
 8002f42:	3310      	adds	r3, #16
 8002f44:	600b      	str	r3, [r1, #0]
  uint8_t retVal = MCP_CMD_OK;
 8002f46:	2000      	movs	r0, #0
            break;
 8002f48:	4770      	bx	lr
 8002f4a:	f5b3 6f29 	cmp.w	r3, #2704	; 0xa90
 8002f4e:	d04e      	beq.n	8002fee <RI_GetPtrReg+0xe2>
 8002f50:	d91e      	bls.n	8002f90 <RI_GetPtrReg+0x84>
 8002f52:	f5b3 6f6d 	cmp.w	r3, #3792	; 0xed0
 8002f56:	d05c      	beq.n	8003012 <RI_GetPtrReg+0x106>
 8002f58:	f5b3 6f71 	cmp.w	r3, #3856	; 0xf10
 8002f5c:	d1da      	bne.n	8002f14 <RI_GetPtrReg+0x8>
            *dataPtr = &(pHallSensor[vmotorID]->_Super.hAvrMecSpeedUnit);
 8002f5e:	4b31      	ldr	r3, [pc, #196]	; (8003024 <RI_GetPtrReg+0x118>)
 8002f60:	600b      	str	r3, [r1, #0]
  uint8_t retVal = MCP_CMD_OK;
 8002f62:	2000      	movs	r0, #0
            break;
 8002f64:	4770      	bx	lr
 8002f66:	f5b3 6f0d 	cmp.w	r3, #2256	; 0x8d0
 8002f6a:	d1d3      	bne.n	8002f14 <RI_GetPtrReg+0x8>
            *dataPtr = &(pMCIN->pFOCVars->Iqd.q);
 8002f6c:	4b2c      	ldr	r3, [pc, #176]	; (8003020 <RI_GetPtrReg+0x114>)
 8002f6e:	685b      	ldr	r3, [r3, #4]
 8002f70:	330c      	adds	r3, #12
 8002f72:	600b      	str	r3, [r1, #0]
  uint8_t retVal = MCP_CMD_OK;
 8002f74:	2000      	movs	r0, #0
            break;
 8002f76:	4770      	bx	lr
 8002f78:	f5b3 6f01 	cmp.w	r3, #2064	; 0x810
 8002f7c:	d03d      	beq.n	8002ffa <RI_GetPtrReg+0xee>
 8002f7e:	f5b3 6f05 	cmp.w	r3, #2128	; 0x850
 8002f82:	d111      	bne.n	8002fa8 <RI_GetPtrReg+0x9c>
            *dataPtr = &(pMCIN->pFOCVars->Ialphabeta.alpha);
 8002f84:	4b26      	ldr	r3, [pc, #152]	; (8003020 <RI_GetPtrReg+0x114>)
 8002f86:	685b      	ldr	r3, [r3, #4]
 8002f88:	3304      	adds	r3, #4
 8002f8a:	600b      	str	r3, [r1, #0]
  uint8_t retVal = MCP_CMD_OK;
 8002f8c:	2000      	movs	r0, #0
            break;
 8002f8e:	4770      	bx	lr
 8002f90:	f5b3 6f21 	cmp.w	r3, #2576	; 0xa10
 8002f94:	d037      	beq.n	8003006 <RI_GetPtrReg+0xfa>
 8002f96:	f5b3 6f25 	cmp.w	r3, #2640	; 0xa50
 8002f9a:	d10d      	bne.n	8002fb8 <RI_GetPtrReg+0xac>
            *dataPtr = &(pMCIN->pFOCVars->Valphabeta.alpha);
 8002f9c:	4b20      	ldr	r3, [pc, #128]	; (8003020 <RI_GetPtrReg+0x114>)
 8002f9e:	685b      	ldr	r3, [r3, #4]
 8002fa0:	331a      	adds	r3, #26
 8002fa2:	600b      	str	r3, [r1, #0]
  uint8_t retVal = MCP_CMD_OK;
 8002fa4:	2000      	movs	r0, #0
            break;
 8002fa6:	4770      	bx	lr
 8002fa8:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 8002fac:	d1b2      	bne.n	8002f14 <RI_GetPtrReg+0x8>
            *dataPtr = &(pMCIN->pFOCVars->Iab.a);
 8002fae:	4b1c      	ldr	r3, [pc, #112]	; (8003020 <RI_GetPtrReg+0x114>)
 8002fb0:	685b      	ldr	r3, [r3, #4]
 8002fb2:	600b      	str	r3, [r1, #0]
  uint8_t retVal = MCP_CMD_OK;
 8002fb4:	2000      	movs	r0, #0
             break;
 8002fb6:	4770      	bx	lr
 8002fb8:	f5b3 6f1d 	cmp.w	r3, #2512	; 0x9d0
 8002fbc:	d1aa      	bne.n	8002f14 <RI_GetPtrReg+0x8>
            *dataPtr = &(pMCIN->pFOCVars->Vqd.q);
 8002fbe:	4b18      	ldr	r3, [pc, #96]	; (8003020 <RI_GetPtrReg+0x114>)
 8002fc0:	685b      	ldr	r3, [r3, #4]
 8002fc2:	3316      	adds	r3, #22
 8002fc4:	600b      	str	r3, [r1, #0]
  uint8_t retVal = MCP_CMD_OK;
 8002fc6:	2000      	movs	r0, #0
            break;
 8002fc8:	4770      	bx	lr
            *dataPtr = &(pMCIN->pFOCVars->Iqdref.d);
 8002fca:	4b15      	ldr	r3, [pc, #84]	; (8003020 <RI_GetPtrReg+0x114>)
 8002fcc:	685b      	ldr	r3, [r3, #4]
 8002fce:	3312      	adds	r3, #18
 8002fd0:	600b      	str	r3, [r1, #0]
  uint8_t retVal = MCP_CMD_OK;
 8002fd2:	2000      	movs	r0, #0
            break;
 8002fd4:	4770      	bx	lr
            *dataPtr = &(pMCIN->pFOCVars->Ialphabeta.beta);
 8002fd6:	4b12      	ldr	r3, [pc, #72]	; (8003020 <RI_GetPtrReg+0x114>)
 8002fd8:	685b      	ldr	r3, [r3, #4]
 8002fda:	3306      	adds	r3, #6
 8002fdc:	600b      	str	r3, [r1, #0]
  uint8_t retVal = MCP_CMD_OK;
 8002fde:	2000      	movs	r0, #0
            break;
 8002fe0:	4770      	bx	lr
            *dataPtr = &(pMCIN->pFOCVars->Iqd.d);
 8002fe2:	4b0f      	ldr	r3, [pc, #60]	; (8003020 <RI_GetPtrReg+0x114>)
 8002fe4:	685b      	ldr	r3, [r3, #4]
 8002fe6:	330e      	adds	r3, #14
 8002fe8:	600b      	str	r3, [r1, #0]
  uint8_t retVal = MCP_CMD_OK;
 8002fea:	2000      	movs	r0, #0
            break;
 8002fec:	4770      	bx	lr
            *dataPtr = &(pMCIN->pFOCVars->Valphabeta.beta);
 8002fee:	4b0c      	ldr	r3, [pc, #48]	; (8003020 <RI_GetPtrReg+0x114>)
 8002ff0:	685b      	ldr	r3, [r3, #4]
 8002ff2:	331c      	adds	r3, #28
 8002ff4:	600b      	str	r3, [r1, #0]
  uint8_t retVal = MCP_CMD_OK;
 8002ff6:	2000      	movs	r0, #0
            break;
 8002ff8:	4770      	bx	lr
            *dataPtr = &(pMCIN->pFOCVars->Iab.b);
 8002ffa:	4b09      	ldr	r3, [pc, #36]	; (8003020 <RI_GetPtrReg+0x114>)
 8002ffc:	685b      	ldr	r3, [r3, #4]
 8002ffe:	3302      	adds	r3, #2
 8003000:	600b      	str	r3, [r1, #0]
  uint8_t retVal = MCP_CMD_OK;
 8003002:	2000      	movs	r0, #0
            break;
 8003004:	4770      	bx	lr
            *dataPtr = &(pMCIN->pFOCVars->Vqd.d);
 8003006:	4b06      	ldr	r3, [pc, #24]	; (8003020 <RI_GetPtrReg+0x114>)
 8003008:	685b      	ldr	r3, [r3, #4]
 800300a:	3318      	adds	r3, #24
 800300c:	600b      	str	r3, [r1, #0]
  uint8_t retVal = MCP_CMD_OK;
 800300e:	2000      	movs	r0, #0
            break;
 8003010:	4770      	bx	lr
            *dataPtr = &(pHallSensor[vmotorID]->_Super.hElAngle);
 8003012:	4b05      	ldr	r3, [pc, #20]	; (8003028 <RI_GetPtrReg+0x11c>)
 8003014:	600b      	str	r3, [r1, #0]
  uint8_t retVal = MCP_CMD_OK;
 8003016:	2000      	movs	r0, #0
            break;
 8003018:	4770      	bx	lr
 800301a:	bf00      	nop
 800301c:	200017ba 	.word	0x200017ba
 8003020:	20001c30 	.word	0x20001c30
 8003024:	200000e8 	.word	0x200000e8
 8003028:	200000e0 	.word	0x200000e0

0800302c <RCM_RegisterRegConv>:

    /* Parse the array to be sure that same
     * conversion does not already exist*/
    while (i < RCM_MAX_CONV)
    {
      if ((0 == RCM_handle_array [i]) && (handle > RCM_MAX_CONV))
 800302c:	4a65      	ldr	r2, [pc, #404]	; (80031c4 <RCM_RegisterRegConv+0x198>)
 800302e:	6813      	ldr	r3, [r2, #0]
{
 8003030:	b4f0      	push	{r4, r5, r6, r7}
 8003032:	4601      	mov	r1, r0
      if ((0 == RCM_handle_array [i]) && (handle > RCM_MAX_CONV))
 8003034:	2b00      	cmp	r3, #0
 8003036:	d07e      	beq.n	8003136 <RCM_RegisterRegConv+0x10a>
        /* Nothing to do */
      }
      /* Ticket 64042 : If RCM_handle_array [i] is null access to data member will cause Memory Fault. */
      if (RCM_handle_array [i] != 0)
      {
        if ((RCM_handle_array [i]->channel == regConv->channel)
 8003038:	7904      	ldrb	r4, [r0, #4]
 800303a:	7918      	ldrb	r0, [r3, #4]
 800303c:	4284      	cmp	r4, r0
 800303e:	d01e      	beq.n	800307e <RCM_RegisterRegConv+0x52>
      if ((0 == RCM_handle_array [i]) && (handle > RCM_MAX_CONV))
 8003040:	6855      	ldr	r5, [r2, #4]
 8003042:	2d00      	cmp	r5, #0
 8003044:	f000 808b 	beq.w	800315e <RCM_RegisterRegConv+0x132>
        if ((RCM_handle_array [i]->channel == regConv->channel)
 8003048:	792b      	ldrb	r3, [r5, #4]
 800304a:	42a3      	cmp	r3, r4
  uint8_t handle = 255U;
 800304c:	f04f 00ff 	mov.w	r0, #255	; 0xff
        if ((RCM_handle_array [i]->channel == regConv->channel)
 8003050:	d079      	beq.n	8003146 <RCM_RegisterRegConv+0x11a>
      if ((0 == RCM_handle_array [i]) && (handle > RCM_MAX_CONV))
 8003052:	6893      	ldr	r3, [r2, #8]
 8003054:	2b00      	cmp	r3, #0
 8003056:	f000 80a2 	beq.w	800319e <RCM_RegisterRegConv+0x172>
        if ((RCM_handle_array [i]->channel == regConv->channel)
 800305a:	791d      	ldrb	r5, [r3, #4]
 800305c:	42a5      	cmp	r5, r4
 800305e:	d078      	beq.n	8003152 <RCM_RegisterRegConv+0x126>
      if ((0 == RCM_handle_array [i]) && (handle > RCM_MAX_CONV))
 8003060:	68d3      	ldr	r3, [r2, #12]
 8003062:	2b00      	cmp	r3, #0
 8003064:	f000 80a0 	beq.w	80031a8 <RCM_RegisterRegConv+0x17c>
        if ((RCM_handle_array [i]->channel == regConv->channel)
 8003068:	791d      	ldrb	r5, [r3, #4]
 800306a:	42a5      	cmp	r5, r4
 800306c:	f000 8082 	beq.w	8003174 <RCM_RegisterRegConv+0x148>
      {
        /* Nothing to do */
      }
      i++;
    }
    if (handle < RCM_MAX_CONV)
 8003070:	2803      	cmp	r0, #3
 8003072:	bf88      	it	hi
 8003074:	20ff      	movhi	r0, #255	; 0xff
 8003076:	f240 80a0 	bls.w	80031ba <RCM_RegisterRegConv+0x18e>
    }
#ifdef NULL_PTR_REG_CON_MNG
  }
#endif
  return (handle);
}
 800307a:	bcf0      	pop	{r4, r5, r6, r7}
 800307c:	4770      	bx	lr
         && (RCM_handle_array [i]->regADC == regConv->regADC))
 800307e:	6818      	ldr	r0, [r3, #0]
 8003080:	680b      	ldr	r3, [r1, #0]
 8003082:	4283      	cmp	r3, r0
 8003084:	d1dc      	bne.n	8003040 <RCM_RegisterRegConv+0x14>
    uint8_t i = 0;
 8003086:	2000      	movs	r0, #0
      RCM_CB_array [handle].cb = NULL; /* if a previous callback was attached, it is cleared*/
 8003088:	4d4f      	ldr	r5, [pc, #316]	; (80031c8 <RCM_RegisterRegConv+0x19c>)
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800308a:	689c      	ldr	r4, [r3, #8]
      RCM_handle_array [handle] = regConv;
 800308c:	f842 1020 	str.w	r1, [r2, r0, lsl #2]
      RCM_CB_array [handle].cb = NULL; /* if a previous callback was attached, it is cleared*/
 8003090:	2200      	movs	r2, #0
 8003092:	f845 2030 	str.w	r2, [r5, r0, lsl #3]
      if (0U == LL_ADC_IsEnabled(regConv->regADC))
 8003096:	07e5      	lsls	r5, r4, #31
 8003098:	d422      	bmi.n	80030e0 <RCM_RegisterRegConv+0xb4>
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableIT_EOC(ADC_TypeDef *ADCx)
{
  CLEAR_BIT(ADCx->IER, LL_ADC_IT_EOC);
 800309a:	685a      	ldr	r2, [r3, #4]
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_EOC);
 800309c:	2404      	movs	r4, #4
  CLEAR_BIT(ADCx->IER, LL_ADC_IT_EOC);
 800309e:	f022 0204 	bic.w	r2, r2, #4
 80030a2:	605a      	str	r2, [r3, #4]
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_EOC);
 80030a4:	601c      	str	r4, [r3, #0]
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableIT_JEOC(ADC_TypeDef *ADCx)
{
  CLEAR_BIT(ADCx->IER, LL_ADC_IT_JEOC);
 80030a6:	685a      	ldr	r2, [r3, #4]
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_JEOC);
 80030a8:	2420      	movs	r4, #32
  CLEAR_BIT(ADCx->IER, LL_ADC_IT_JEOC);
 80030aa:	f022 0220 	bic.w	r2, r2, #32
 80030ae:	605a      	str	r2, [r3, #4]
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_JEOC);
 80030b0:	601c      	str	r4, [r3, #0]
  MODIFY_REG(ADCx->CR,
 80030b2:	689a      	ldr	r2, [r3, #8]
 80030b4:	f022 4240 	bic.w	r2, r2, #3221225472	; 0xc0000000
 80030b8:	f022 023f 	bic.w	r2, r2, #63	; 0x3f
 80030bc:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 80030c0:	609a      	str	r2, [r3, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 80030c2:	689a      	ldr	r2, [r3, #8]
 80030c4:	2a00      	cmp	r2, #0
 80030c6:	dbfc      	blt.n	80030c2 <RCM_RegisterRegConv+0x96>
  return ((READ_BIT(ADCx->ISR, LL_ADC_FLAG_ADRDY) == (LL_ADC_FLAG_ADRDY)) ? 1UL : 0UL);
 80030c8:	681a      	ldr	r2, [r3, #0]
        while (0U == LL_ADC_IsActiveFlag_ADRDY(regConv->regADC))
 80030ca:	07d4      	lsls	r4, r2, #31
 80030cc:	d408      	bmi.n	80030e0 <RCM_RegisterRegConv+0xb4>
  MODIFY_REG(ADCx->CR,
 80030ce:	4c3f      	ldr	r4, [pc, #252]	; (80031cc <RCM_RegisterRegConv+0x1a0>)
 80030d0:	689a      	ldr	r2, [r3, #8]
 80030d2:	4022      	ands	r2, r4
 80030d4:	f042 0201 	orr.w	r2, r2, #1
 80030d8:	609a      	str	r2, [r3, #8]
  return ((READ_BIT(ADCx->ISR, LL_ADC_FLAG_ADRDY) == (LL_ADC_FLAG_ADRDY)) ? 1UL : 0UL);
 80030da:	681a      	ldr	r2, [r3, #0]
 80030dc:	07d2      	lsls	r2, r2, #31
 80030de:	d5f7      	bpl.n	80030d0 <RCM_RegisterRegConv+0xa4>
  MODIFY_REG(ADCx->SQR1, ADC_SQR1_L, SequencerNbRanks);
 80030e0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
      RCM_NoInj_array[handle].enable = false;
 80030e2:	4e3b      	ldr	r6, [pc, #236]	; (80031d0 <RCM_RegisterRegConv+0x1a4>)
 80030e4:	f022 020f 	bic.w	r2, r2, #15
 80030e8:	631a      	str	r2, [r3, #48]	; 0x30
 80030ea:	eb00 0440 	add.w	r4, r0, r0, lsl #1
      LL_ADC_SetChannelSamplingTime(regConv->regADC, __LL_ADC_DECIMAL_NB_TO_CHANNEL(regConv->channel),
 80030ee:	790d      	ldrb	r5, [r1, #4]
      RCM_NoInj_array[handle].enable = false;
 80030f0:	0062      	lsls	r2, r4, #1
 80030f2:	eb06 0444 	add.w	r4, r6, r4, lsl #1
 80030f6:	2700      	movs	r7, #0
      LL_ADC_SetChannelSamplingTime(regConv->regADC, __LL_ADC_DECIMAL_NB_TO_CHANNEL(regConv->channel),
 80030f8:	2d09      	cmp	r5, #9
      RCM_NoInj_array[handle].enable = false;
 80030fa:	54b7      	strb	r7, [r6, r2]
      RCM_NoInj_array[handle].next = handle;
 80030fc:	7160      	strb	r0, [r4, #5]
      RCM_NoInj_array[handle].prev = handle;
 80030fe:	7120      	strb	r0, [r4, #4]
      LL_ADC_SetChannelSamplingTime(regConv->regADC, __LL_ADC_DECIMAL_NB_TO_CHANNEL(regConv->channel),
 8003100:	d83f      	bhi.n	8003182 <RCM_RegisterRegConv+0x156>
 8003102:	eb05 0645 	add.w	r6, r5, r5, lsl #1
 8003106:	06aa      	lsls	r2, r5, #26
 8003108:	2401      	movs	r4, #1
 800310a:	ea42 5206 	orr.w	r2, r2, r6, lsl #20
 800310e:	fa04 f505 	lsl.w	r5, r4, r5
 8003112:	432a      	orrs	r2, r5
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8003114:	0dd4      	lsrs	r4, r2, #23
 8003116:	f004 0404 	and.w	r4, r4, #4
 800311a:	3314      	adds	r3, #20
  MODIFY_REG(*preg,
 800311c:	688d      	ldr	r5, [r1, #8]
 800311e:	58e1      	ldr	r1, [r4, r3]
 8003120:	f3c2 5204 	ubfx	r2, r2, #20, #5
 8003124:	2607      	movs	r6, #7
 8003126:	4096      	lsls	r6, r2
 8003128:	4095      	lsls	r5, r2
 800312a:	ea21 0206 	bic.w	r2, r1, r6
 800312e:	432a      	orrs	r2, r5
 8003130:	50e2      	str	r2, [r4, r3]
}
 8003132:	bcf0      	pop	{r4, r5, r6, r7}
 8003134:	4770      	bx	lr
      if ((0 == RCM_handle_array [i]) && (handle > RCM_MAX_CONV))
 8003136:	6855      	ldr	r5, [r2, #4]
 8003138:	2d00      	cmp	r5, #0
 800313a:	d039      	beq.n	80031b0 <RCM_RegisterRegConv+0x184>
 800313c:	7904      	ldrb	r4, [r0, #4]
    uint8_t i = 0;
 800313e:	4618      	mov	r0, r3
        if ((RCM_handle_array [i]->channel == regConv->channel)
 8003140:	792b      	ldrb	r3, [r5, #4]
 8003142:	42a3      	cmp	r3, r4
 8003144:	d185      	bne.n	8003052 <RCM_RegisterRegConv+0x26>
         && (RCM_handle_array [i]->regADC == regConv->regADC))
 8003146:	682d      	ldr	r5, [r5, #0]
 8003148:	680b      	ldr	r3, [r1, #0]
 800314a:	429d      	cmp	r5, r3
 800314c:	d181      	bne.n	8003052 <RCM_RegisterRegConv+0x26>
 800314e:	2001      	movs	r0, #1
 8003150:	e79a      	b.n	8003088 <RCM_RegisterRegConv+0x5c>
 8003152:	681d      	ldr	r5, [r3, #0]
 8003154:	680b      	ldr	r3, [r1, #0]
 8003156:	429d      	cmp	r5, r3
 8003158:	d182      	bne.n	8003060 <RCM_RegisterRegConv+0x34>
      i++;
 800315a:	2002      	movs	r0, #2
 800315c:	e794      	b.n	8003088 <RCM_RegisterRegConv+0x5c>
      if ((0 == RCM_handle_array [i]) && (handle > RCM_MAX_CONV))
 800315e:	6893      	ldr	r3, [r2, #8]
 8003160:	2001      	movs	r0, #1
 8003162:	2b00      	cmp	r3, #0
 8003164:	f47f af79 	bne.w	800305a <RCM_RegisterRegConv+0x2e>
 8003168:	68d3      	ldr	r3, [r2, #12]
 800316a:	b333      	cbz	r3, 80031ba <RCM_RegisterRegConv+0x18e>
        if ((RCM_handle_array [i]->channel == regConv->channel)
 800316c:	791d      	ldrb	r5, [r3, #4]
 800316e:	790c      	ldrb	r4, [r1, #4]
 8003170:	42a5      	cmp	r5, r4
 8003172:	d122      	bne.n	80031ba <RCM_RegisterRegConv+0x18e>
         && (RCM_handle_array [i]->regADC == regConv->regADC))
 8003174:	681c      	ldr	r4, [r3, #0]
 8003176:	680b      	ldr	r3, [r1, #0]
 8003178:	429c      	cmp	r4, r3
 800317a:	f47f af79 	bne.w	8003070 <RCM_RegisterRegConv+0x44>
      i++;
 800317e:	2003      	movs	r0, #3
 8003180:	e782      	b.n	8003088 <RCM_RegisterRegConv+0x5c>
      LL_ADC_SetChannelSamplingTime(regConv->regADC, __LL_ADC_DECIMAL_NB_TO_CHANNEL(regConv->channel),
 8003182:	2403      	movs	r4, #3
 8003184:	f06f 061d 	mvn.w	r6, #29
 8003188:	2201      	movs	r2, #1
 800318a:	fb14 6405 	smlabb	r4, r4, r5, r6
 800318e:	40aa      	lsls	r2, r5
 8003190:	ea42 5204 	orr.w	r2, r2, r4, lsl #20
 8003194:	ea42 6285 	orr.w	r2, r2, r5, lsl #26
 8003198:	f042 7200 	orr.w	r2, r2, #33554432	; 0x2000000
 800319c:	e7ba      	b.n	8003114 <RCM_RegisterRegConv+0xe8>
      i++;
 800319e:	2805      	cmp	r0, #5
 80031a0:	bf34      	ite	cc
 80031a2:	2000      	movcc	r0, #0
 80031a4:	2002      	movcs	r0, #2
 80031a6:	e7df      	b.n	8003168 <RCM_RegisterRegConv+0x13c>
      if ((0 == RCM_handle_array [i]) && (handle > RCM_MAX_CONV))
 80031a8:	2804      	cmp	r0, #4
 80031aa:	680b      	ldr	r3, [r1, #0]
 80031ac:	d8e7      	bhi.n	800317e <RCM_RegisterRegConv+0x152>
 80031ae:	e76b      	b.n	8003088 <RCM_RegisterRegConv+0x5c>
 80031b0:	6893      	ldr	r3, [r2, #8]
 80031b2:	b123      	cbz	r3, 80031be <RCM_RegisterRegConv+0x192>
 80031b4:	790c      	ldrb	r4, [r1, #4]
    uint8_t i = 0;
 80031b6:	4628      	mov	r0, r5
 80031b8:	e74f      	b.n	800305a <RCM_RegisterRegConv+0x2e>
 80031ba:	680b      	ldr	r3, [r1, #0]
 80031bc:	e764      	b.n	8003088 <RCM_RegisterRegConv+0x5c>
 80031be:	4618      	mov	r0, r3
 80031c0:	e7d2      	b.n	8003168 <RCM_RegisterRegConv+0x13c>
 80031c2:	bf00      	nop
 80031c4:	200017fc 	.word	0x200017fc
 80031c8:	200017bc 	.word	0x200017bc
 80031cc:	7fffffc0 	.word	0x7fffffc0
 80031d0:	200017dc 	.word	0x200017dc

080031d4 <RCM_ExecRegularConv>:
  uint16_t retVal;
  uint8_t formerNext;
  uint8_t i=0;
  uint8_t LastEnable = RCM_MAX_CONV;

  if (false == RCM_NoInj_array [handle].enable)
 80031d4:	4b5c      	ldr	r3, [pc, #368]	; (8003348 <RCM_ExecRegularConv+0x174>)
 80031d6:	eb00 0240 	add.w	r2, r0, r0, lsl #1
{
 80031da:	b4f0      	push	{r4, r5, r6, r7}
  if (false == RCM_NoInj_array [handle].enable)
 80031dc:	f813 2012 	ldrb.w	r2, [r3, r2, lsl #1]
 80031e0:	0044      	lsls	r4, r0, #1
 80031e2:	2a00      	cmp	r2, #0
 80031e4:	d136      	bne.n	8003254 <RCM_ExecRegularConv+0x80>
  {
    /* find position in the list */
    while (i < RCM_MAX_CONV)
    {
      if (true == RCM_NoInj_array [i].enable)
 80031e6:	7819      	ldrb	r1, [r3, #0]
 80031e8:	2900      	cmp	r1, #0
 80031ea:	d179      	bne.n	80032e0 <RCM_ExecRegularConv+0x10c>
 80031ec:	7999      	ldrb	r1, [r3, #6]
  uint8_t LastEnable = RCM_MAX_CONV;
 80031ee:	2204      	movs	r2, #4
      if (true == RCM_NoInj_array [i].enable)
 80031f0:	2900      	cmp	r1, #0
 80031f2:	d07b      	beq.n	80032ec <RCM_ExecRegularConv+0x118>
      {
        if (RCM_NoInj_array[i].next > handle)
 80031f4:	7ade      	ldrb	r6, [r3, #11]
 80031f6:	42b0      	cmp	r0, r6
 80031f8:	f0c0 8098 	bcc.w	800332c <RCM_ExecRegularConv+0x158>
      if (true == RCM_NoInj_array [i].enable)
 80031fc:	7b1a      	ldrb	r2, [r3, #12]
 80031fe:	2a00      	cmp	r2, #0
 8003200:	f000 8097 	beq.w	8003332 <RCM_ExecRegularConv+0x15e>
        if (RCM_NoInj_array[i].next > handle)
 8003204:	7c5e      	ldrb	r6, [r3, #17]
 8003206:	42b0      	cmp	r0, r6
 8003208:	d305      	bcc.n	8003216 <RCM_ExecRegularConv+0x42>
      if (true == RCM_NoInj_array [i].enable)
 800320a:	7c9a      	ldrb	r2, [r3, #18]
 800320c:	2a00      	cmp	r2, #0
 800320e:	f040 8094 	bne.w	800333a <RCM_ExecRegularConv+0x166>
      }
      else
      {
        /* nothing to do */
      }
      i++;
 8003212:	2202      	movs	r2, #2
 8003214:	e071      	b.n	80032fa <RCM_ExecRegularConv+0x126>
 8003216:	2202      	movs	r2, #2
      if (true == RCM_NoInj_array [i].enable)
 8003218:	4611      	mov	r1, r2
          RCM_NoInj_array[i].next = handle;
 800321a:	eb01 0541 	add.w	r5, r1, r1, lsl #1
          RCM_NoInj_array[handle].next = formerNext;
 800321e:	1821      	adds	r1, r4, r0
 8003220:	eb03 0141 	add.w	r1, r3, r1, lsl #1
          RCM_NoInj_array[formerNext].prev = handle;
 8003224:	eb06 0746 	add.w	r7, r6, r6, lsl #1
          RCM_NoInj_array[handle].next = formerNext;
 8003228:	714e      	strb	r6, [r1, #5]
          RCM_NoInj_array[handle].prev = i;
 800322a:	4e48      	ldr	r6, [pc, #288]	; (800334c <RCM_ExecRegularConv+0x178>)
 800322c:	710a      	strb	r2, [r1, #4]
          RCM_NoInj_array[i].next = handle;
 800322e:	eb03 0545 	add.w	r5, r3, r5, lsl #1
          RCM_NoInj_array[formerNext].prev = handle;
 8003232:	eb03 0747 	add.w	r7, r3, r7, lsl #1
 8003236:	7832      	ldrb	r2, [r6, #0]
          RCM_NoInj_array[i].next = handle;
 8003238:	7168      	strb	r0, [r5, #5]
          RCM_NoInj_array[formerNext].prev = handle;
 800323a:	7138      	strb	r0, [r7, #4]
      {
        /* Nothing to do we are parsing the array, nothing inserted yet*/
      }
    }
    /* The handle is now linked with others, we can set the enable flag */
    RCM_NoInj_array[handle].enable = true;
 800323c:	1821      	adds	r1, r4, r0
 800323e:	2501      	movs	r5, #1
    RCM_NoInj_array[handle].status = notvalid;
    if (RCM_NoInj_array[RCM_currentHandle].status != ongoing)
 8003240:	eb02 0242 	add.w	r2, r2, r2, lsl #1
    RCM_NoInj_array[handle].enable = true;
 8003244:	f823 5011 	strh.w	r5, [r3, r1, lsl #1]
    if (RCM_NoInj_array[RCM_currentHandle].status != ongoing)
 8003248:	eb03 0242 	add.w	r2, r3, r2, lsl #1
 800324c:	7852      	ldrb	r2, [r2, #1]
 800324e:	42aa      	cmp	r2, r5
    {/* select the new conversion to be the next scheduled only if a conversion is not ongoing*/
      RCM_currentHandle = handle;
 8003250:	bf18      	it	ne
 8003252:	7030      	strbne	r0, [r6, #0]
  }
  else
  {
    /* Nothing to do the current handle is already scheduled */
  }
  if (false == PWM_Handle_M1.ADCRegularLocked)
 8003254:	4a3e      	ldr	r2, [pc, #248]	; (8003350 <RCM_ExecRegularConv+0x17c>)
 8003256:	f892 2094 	ldrb.w	r2, [r2, #148]	; 0x94
 800325a:	bb8a      	cbnz	r2, 80032c0 <RCM_ExecRegularConv+0xec>
  /* The ADC is free to be used asynchronously*/
  {
    LL_ADC_REG_SetSequencerRanks(RCM_handle_array[handle]->regADC,
 800325c:	4a3d      	ldr	r2, [pc, #244]	; (8003354 <RCM_ExecRegularConv+0x180>)
 800325e:	f852 2020 	ldr.w	r2, [r2, r0, lsl #2]
                                 LL_ADC_REG_RANK_1,
                                 __LL_ADC_DECIMAL_NB_TO_CHANNEL(RCM_handle_array[handle]->channel));
 8003262:	7915      	ldrb	r5, [r2, #4]
    LL_ADC_REG_SetSequencerRanks(RCM_handle_array[handle]->regADC,
 8003264:	6811      	ldr	r1, [r2, #0]
 8003266:	2d09      	cmp	r5, #9
 8003268:	d930      	bls.n	80032cc <RCM_ExecRegularConv+0xf8>
                                 __LL_ADC_DECIMAL_NB_TO_CHANNEL(RCM_handle_array[handle]->channel));
 800326a:	2603      	movs	r6, #3
 800326c:	f06f 071d 	mvn.w	r7, #29
 8003270:	2201      	movs	r2, #1
 8003272:	fb16 7605 	smlabb	r6, r6, r5, r7
 8003276:	40aa      	lsls	r2, r5
 8003278:	ea42 5206 	orr.w	r2, r2, r6, lsl #20
 800327c:	ea42 6285 	orr.w	r2, r2, r5, lsl #26
    LL_ADC_REG_SetSequencerRanks(RCM_handle_array[handle]->regADC,
 8003280:	f042 7200 	orr.w	r2, r2, #33554432	; 0x2000000
  MODIFY_REG(*preg,
 8003284:	6b0d      	ldr	r5, [r1, #48]	; 0x30
 8003286:	0d12      	lsrs	r2, r2, #20
 8003288:	f402 62f8 	and.w	r2, r2, #1984	; 0x7c0
 800328c:	f425 65f8 	bic.w	r5, r5, #1984	; 0x7c0
 8003290:	432a      	orrs	r2, r5
 8003292:	630a      	str	r2, [r1, #48]	; 0x30
  return (uint16_t)(READ_BIT(ADCx->DR, ADC_DR_RDATA));
 8003294:	6c0a      	ldr	r2, [r1, #64]	; 0x40
  MODIFY_REG(ADCx->CR,
 8003296:	688a      	ldr	r2, [r1, #8]
 8003298:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 800329c:	f022 023f 	bic.w	r2, r2, #63	; 0x3f
 80032a0:	f042 0204 	orr.w	r2, r2, #4
 80032a4:	608a      	str	r2, [r1, #8]
  return ((READ_BIT(ADCx->ISR, ADC_ISR_EOC) == (ADC_ISR_EOC)) ? 1UL : 0UL);
 80032a6:	680a      	ldr	r2, [r1, #0]
 80032a8:	0752      	lsls	r2, r2, #29
 80032aa:	d5fc      	bpl.n	80032a6 <RCM_ExecRegularConv+0xd2>
    {
      /* Nothing to do */
    }

    /* Read the "Regular" conversion (Not related to current sampling) */
    RCM_NoInj_array[handle].value = LL_ADC_REG_ReadConversionData12(RCM_handle_array[handle]->regADC);
 80032ac:	1822      	adds	r2, r4, r0
 80032ae:	eb03 0242 	add.w	r2, r3, r2, lsl #1
  return (uint16_t)(READ_BIT(ADCx->DR, ADC_DR_RDATA));
 80032b2:	6c09      	ldr	r1, [r1, #64]	; 0x40
 80032b4:	8051      	strh	r1, [r2, #2]
    RCM_currentHandle = RCM_NoInj_array[handle].next;
 80032b6:	4d25      	ldr	r5, [pc, #148]	; (800334c <RCM_ExecRegularConv+0x178>)
    RCM_NoInj_array[handle].status = valid;
 80032b8:	2102      	movs	r1, #2
 80032ba:	7051      	strb	r1, [r2, #1]
    RCM_currentHandle = RCM_NoInj_array[handle].next;
 80032bc:	7952      	ldrb	r2, [r2, #5]
 80032be:	702a      	strb	r2, [r5, #0]
  }
  else
  {
    /* Nothing to do */
  }
  retVal = RCM_NoInj_array[handle].value;
 80032c0:	4420      	add	r0, r4
 80032c2:	eb03 0340 	add.w	r3, r3, r0, lsl #1
  return retVal;
}
 80032c6:	bcf0      	pop	{r4, r5, r6, r7}
 80032c8:	8858      	ldrh	r0, [r3, #2]
 80032ca:	4770      	bx	lr
                                 __LL_ADC_DECIMAL_NB_TO_CHANNEL(RCM_handle_array[handle]->channel));
 80032cc:	eb05 0745 	add.w	r7, r5, r5, lsl #1
 80032d0:	06aa      	lsls	r2, r5, #26
 80032d2:	2601      	movs	r6, #1
    LL_ADC_REG_SetSequencerRanks(RCM_handle_array[handle]->regADC,
 80032d4:	ea42 5207 	orr.w	r2, r2, r7, lsl #20
                                 __LL_ADC_DECIMAL_NB_TO_CHANNEL(RCM_handle_array[handle]->channel));
 80032d8:	fa06 f505 	lsl.w	r5, r6, r5
    LL_ADC_REG_SetSequencerRanks(RCM_handle_array[handle]->regADC,
 80032dc:	432a      	orrs	r2, r5
 80032de:	e7d1      	b.n	8003284 <RCM_ExecRegularConv+0xb0>
        if (RCM_NoInj_array[i].next > handle)
 80032e0:	795e      	ldrb	r6, [r3, #5]
 80032e2:	4286      	cmp	r6, r0
 80032e4:	d898      	bhi.n	8003218 <RCM_ExecRegularConv+0x44>
      if (true == RCM_NoInj_array [i].enable)
 80032e6:	7999      	ldrb	r1, [r3, #6]
 80032e8:	2900      	cmp	r1, #0
 80032ea:	d183      	bne.n	80031f4 <RCM_ExecRegularConv+0x20>
 80032ec:	7b19      	ldrb	r1, [r3, #12]
 80032ee:	2900      	cmp	r1, #0
 80032f0:	d188      	bne.n	8003204 <RCM_ExecRegularConv+0x30>
 80032f2:	7c99      	ldrb	r1, [r3, #18]
 80032f4:	bb09      	cbnz	r1, 800333a <RCM_ExecRegularConv+0x166>
       if (LastEnable != RCM_MAX_CONV )
 80032f6:	2a04      	cmp	r2, #4
 80032f8:	d014      	beq.n	8003324 <RCM_ExecRegularConv+0x150>
         formerNext = RCM_NoInj_array[LastEnable].next;
 80032fa:	eb02 0542 	add.w	r5, r2, r2, lsl #1
 80032fe:	eb03 0545 	add.w	r5, r3, r5, lsl #1
         RCM_NoInj_array[handle].next = formerNext;
 8003302:	1821      	adds	r1, r4, r0
         formerNext = RCM_NoInj_array[LastEnable].next;
 8003304:	f895 c005 	ldrb.w	ip, [r5, #5]
         RCM_NoInj_array[handle].next = formerNext;
 8003308:	4e10      	ldr	r6, [pc, #64]	; (800334c <RCM_ExecRegularConv+0x178>)
         RCM_NoInj_array[formerNext].prev = handle;
 800330a:	eb0c 074c 	add.w	r7, ip, ip, lsl #1
         RCM_NoInj_array[handle].next = formerNext;
 800330e:	eb03 0141 	add.w	r1, r3, r1, lsl #1
         RCM_NoInj_array[formerNext].prev = handle;
 8003312:	eb03 0747 	add.w	r7, r3, r7, lsl #1
         RCM_NoInj_array[handle].prev = LastEnable;
 8003316:	710a      	strb	r2, [r1, #4]
         RCM_NoInj_array[handle].next = formerNext;
 8003318:	f881 c005 	strb.w	ip, [r1, #5]
         RCM_NoInj_array[LastEnable].next = handle;
 800331c:	7832      	ldrb	r2, [r6, #0]
 800331e:	7168      	strb	r0, [r5, #5]
         RCM_NoInj_array[formerNext].prev = handle;
 8003320:	7138      	strb	r0, [r7, #4]
    while (i < RCM_MAX_CONV)
 8003322:	e78b      	b.n	800323c <RCM_ExecRegularConv+0x68>
         RCM_currentHandle = handle;
 8003324:	4e09      	ldr	r6, [pc, #36]	; (800334c <RCM_ExecRegularConv+0x178>)
 8003326:	4602      	mov	r2, r0
 8003328:	7030      	strb	r0, [r6, #0]
    while (i < RCM_MAX_CONV)
 800332a:	e787      	b.n	800323c <RCM_ExecRegularConv+0x68>
      i++;
 800332c:	2201      	movs	r2, #1
      if (true == RCM_NoInj_array [i].enable)
 800332e:	4611      	mov	r1, r2
 8003330:	e773      	b.n	800321a <RCM_ExecRegularConv+0x46>
 8003332:	7c9a      	ldrb	r2, [r3, #18]
 8003334:	b90a      	cbnz	r2, 800333a <RCM_ExecRegularConv+0x166>
      i++;
 8003336:	2201      	movs	r2, #1
 8003338:	e7df      	b.n	80032fa <RCM_ExecRegularConv+0x126>
        if (RCM_NoInj_array[i].next > handle)
 800333a:	7dde      	ldrb	r6, [r3, #23]
 800333c:	4286      	cmp	r6, r0
      i++;
 800333e:	f04f 0203 	mov.w	r2, #3
        if (RCM_NoInj_array[i].next > handle)
 8003342:	d9da      	bls.n	80032fa <RCM_ExecRegularConv+0x126>
 8003344:	e768      	b.n	8003218 <RCM_ExecRegularConv+0x44>
 8003346:	bf00      	nop
 8003348:	200017dc 	.word	0x200017dc
 800334c:	200017f8 	.word	0x200017f8
 8003350:	2000033c 	.word	0x2000033c
 8003354:	200017fc 	.word	0x200017fc

08003358 <RCM_ExecUserConv>:
 *  latest call to RCM_RequestUserConv
 *
 * NOTE: This function is not part of the public API and users should not call it.
 */
void RCM_ExecUserConv()
{
 8003358:	b570      	push	{r4, r5, r6, lr}
  if (RCM_USERCONV_REQUESTED == RCM_UserConvState)
 800335a:	4c12      	ldr	r4, [pc, #72]	; (80033a4 <RCM_ExecUserConv+0x4c>)
 800335c:	7823      	ldrb	r3, [r4, #0]
 800335e:	2b01      	cmp	r3, #1
 8003360:	d000      	beq.n	8003364 <RCM_ExecUserConv+0xc>
    else
    {
      /* Nothing to do */
    }
  }
}
 8003362:	bd70      	pop	{r4, r5, r6, pc}
    RCM_UserConvValue = RCM_ExecRegularConv(RCM_UserConvHandle);
 8003364:	4b10      	ldr	r3, [pc, #64]	; (80033a8 <RCM_ExecUserConv+0x50>)
 8003366:	781d      	ldrb	r5, [r3, #0]
 8003368:	4628      	mov	r0, r5
 800336a:	f7ff ff33 	bl	80031d4 <RCM_ExecRegularConv>
    if (RCM_NoInj_array [RCM_UserConvHandle].status != notvalid)
 800336e:	4b0f      	ldr	r3, [pc, #60]	; (80033ac <RCM_ExecUserConv+0x54>)
    RCM_UserConvValue = RCM_ExecRegularConv(RCM_UserConvHandle);
 8003370:	4a0f      	ldr	r2, [pc, #60]	; (80033b0 <RCM_ExecUserConv+0x58>)
    if (RCM_NoInj_array [RCM_UserConvHandle].status != notvalid)
 8003372:	eb05 0145 	add.w	r1, r5, r5, lsl #1
 8003376:	eb03 0341 	add.w	r3, r3, r1, lsl #1
    RCM_UserConvValue = RCM_ExecRegularConv(RCM_UserConvHandle);
 800337a:	8010      	strh	r0, [r2, #0]
    if (RCM_NoInj_array [RCM_UserConvHandle].status != notvalid)
 800337c:	785b      	ldrb	r3, [r3, #1]
    RCM_UserConvValue = RCM_ExecRegularConv(RCM_UserConvHandle);
 800337e:	4601      	mov	r1, r0
    if (RCM_NoInj_array [RCM_UserConvHandle].status != notvalid)
 8003380:	b10b      	cbz	r3, 8003386 <RCM_ExecUserConv+0x2e>
      RCM_UserConvState = RCM_USERCONV_EOC;
 8003382:	2302      	movs	r3, #2
 8003384:	7023      	strb	r3, [r4, #0]
    if (RCM_CB_array[RCM_UserConvHandle].cb != NULL)
 8003386:	4b0b      	ldr	r3, [pc, #44]	; (80033b4 <RCM_ExecUserConv+0x5c>)
 8003388:	f853 6035 	ldr.w	r6, [r3, r5, lsl #3]
 800338c:	2e00      	cmp	r6, #0
 800338e:	d0e8      	beq.n	8003362 <RCM_ExecUserConv+0xa>
      RCM_CB_array[RCM_UserConvHandle].cb(RCM_UserConvHandle, RCM_UserConvValue,
 8003390:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 8003394:	4628      	mov	r0, r5
 8003396:	685a      	ldr	r2, [r3, #4]
      RCM_UserConvState = RCM_USERCONV_IDLE;
 8003398:	2300      	movs	r3, #0
 800339a:	7023      	strb	r3, [r4, #0]
      RCM_CB_array[RCM_UserConvHandle].cb(RCM_UserConvHandle, RCM_UserConvValue,
 800339c:	4633      	mov	r3, r6
}
 800339e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
      RCM_CB_array[RCM_UserConvHandle].cb(RCM_UserConvHandle, RCM_UserConvValue,
 80033a2:	4718      	bx	r3
 80033a4:	200017f5 	.word	0x200017f5
 80033a8:	200017f4 	.word	0x200017f4
 80033ac:	200017dc 	.word	0x200017dc
 80033b0:	200017f6 	.word	0x200017f6
 80033b4:	200017bc 	.word	0x200017bc

080033b8 <RCM_ExecNextConv>:
 *
 * NOTE: This function is not part of the public API and users should not call it.
 */
void RCM_ExecNextConv(void)
{
  if (true == RCM_NoInj_array [RCM_currentHandle].enable)
 80033b8:	4b21      	ldr	r3, [pc, #132]	; (8003440 <RCM_ExecNextConv+0x88>)
 80033ba:	4822      	ldr	r0, [pc, #136]	; (8003444 <RCM_ExecNextConv+0x8c>)
 80033bc:	781a      	ldrb	r2, [r3, #0]
 80033be:	eb02 0342 	add.w	r3, r2, r2, lsl #1
 80033c2:	f810 3013 	ldrb.w	r3, [r0, r3, lsl #1]
 80033c6:	b383      	cbz	r3, 800342a <RCM_ExecNextConv+0x72>
    /* When this function is called, the ADC conversions triggered by External
       event for current reading has been completed.
       ADC is therefore ready to be started because already stopped.*/

    /* Clear EOC */
    LL_ADC_ClearFlag_EOC(RCM_handle_array[RCM_currentHandle]->regADC);
 80033c8:	4b1f      	ldr	r3, [pc, #124]	; (8003448 <RCM_ExecNextConv+0x90>)
{
 80033ca:	b4f0      	push	{r4, r5, r6, r7}
    LL_ADC_ClearFlag_EOC(RCM_handle_array[RCM_currentHandle]->regADC);
 80033cc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80033d0:	6819      	ldr	r1, [r3, #0]
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_EOC);
 80033d2:	2504      	movs	r5, #4
 80033d4:	600d      	str	r5, [r1, #0]
    LL_ADC_REG_SetSequencerRanks(RCM_handle_array[RCM_currentHandle]->regADC,
                                 LL_ADC_REG_RANK_1,
                                 __LL_ADC_DECIMAL_NB_TO_CHANNEL(RCM_handle_array[RCM_currentHandle]->channel));
 80033d6:	791d      	ldrb	r5, [r3, #4]
    LL_ADC_REG_SetSequencerRanks(RCM_handle_array[RCM_currentHandle]->regADC,
 80033d8:	2d09      	cmp	r5, #9
 80033da:	ea4f 0442 	mov.w	r4, r2, lsl #1
 80033de:	d925      	bls.n	800342c <RCM_ExecNextConv+0x74>
                                 __LL_ADC_DECIMAL_NB_TO_CHANNEL(RCM_handle_array[RCM_currentHandle]->channel));
 80033e0:	2603      	movs	r6, #3
 80033e2:	f06f 071d 	mvn.w	r7, #29
 80033e6:	2301      	movs	r3, #1
 80033e8:	fb16 7605 	smlabb	r6, r6, r5, r7
 80033ec:	40ab      	lsls	r3, r5
 80033ee:	ea43 5306 	orr.w	r3, r3, r6, lsl #20
 80033f2:	ea43 6385 	orr.w	r3, r3, r5, lsl #26
    LL_ADC_REG_SetSequencerRanks(RCM_handle_array[RCM_currentHandle]->regADC,
 80033f6:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
  MODIFY_REG(*preg,
 80033fa:	6b0d      	ldr	r5, [r1, #48]	; 0x30
 80033fc:	0d1b      	lsrs	r3, r3, #20
 80033fe:	f425 65f8 	bic.w	r5, r5, #1984	; 0x7c0
 8003402:	f403 63f8 	and.w	r3, r3, #1984	; 0x7c0
 8003406:	432b      	orrs	r3, r5
 8003408:	630b      	str	r3, [r1, #48]	; 0x30
  return (uint16_t)(READ_BIT(ADCx->DR, ADC_DR_RDATA));
 800340a:	6c0b      	ldr	r3, [r1, #64]	; 0x40
  MODIFY_REG(ADCx->CR,
 800340c:	688b      	ldr	r3, [r1, #8]

    (void)LL_ADC_REG_ReadConversionData12(RCM_handle_array[RCM_currentHandle]->regADC);

    /* Start ADC for regular conversion */
    LL_ADC_REG_StartConversion(RCM_handle_array[RCM_currentHandle]->regADC);
    RCM_NoInj_array[RCM_currentHandle].status = ongoing;
 800340e:	4422      	add	r2, r4
 8003410:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8003414:	eb00 0042 	add.w	r0, r0, r2, lsl #1
 8003418:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800341c:	f043 0304 	orr.w	r3, r3, #4
 8003420:	2201      	movs	r2, #1
 8003422:	608b      	str	r3, [r1, #8]
 8003424:	7042      	strb	r2, [r0, #1]
  }
  else
  {
    /* nothing to do, conversion not enabled have already notvalid status */
  }
}
 8003426:	bcf0      	pop	{r4, r5, r6, r7}
 8003428:	4770      	bx	lr
 800342a:	4770      	bx	lr
                                 __LL_ADC_DECIMAL_NB_TO_CHANNEL(RCM_handle_array[RCM_currentHandle]->channel));
 800342c:	eb05 0745 	add.w	r7, r5, r5, lsl #1
 8003430:	06ab      	lsls	r3, r5, #26
 8003432:	2601      	movs	r6, #1
    LL_ADC_REG_SetSequencerRanks(RCM_handle_array[RCM_currentHandle]->regADC,
 8003434:	ea43 5307 	orr.w	r3, r3, r7, lsl #20
                                 __LL_ADC_DECIMAL_NB_TO_CHANNEL(RCM_handle_array[RCM_currentHandle]->channel));
 8003438:	fa06 f505 	lsl.w	r5, r6, r5
    LL_ADC_REG_SetSequencerRanks(RCM_handle_array[RCM_currentHandle]->regADC,
 800343c:	432b      	orrs	r3, r5
 800343e:	e7dc      	b.n	80033fa <RCM_ExecNextConv+0x42>
 8003440:	200017f8 	.word	0x200017f8
 8003444:	200017dc 	.word	0x200017dc
 8003448:	200017fc 	.word	0x200017fc

0800344c <RCM_ReadOngoingConv>:
 * and user conversion.
 *
 * NOTE: This function is not part of the public API and users should not call it.
 */
void RCM_ReadOngoingConv(void)
{
 800344c:	b470      	push	{r4, r5, r6}
  uint32_t result;
  RCM_status_t status;

  status = RCM_NoInj_array[RCM_currentHandle].status;
 800344e:	4811      	ldr	r0, [pc, #68]	; (8003494 <RCM_ReadOngoingConv+0x48>)
  result = LL_ADC_IsActiveFlag_EOC(RCM_handle_array[RCM_currentHandle]->regADC);
 8003450:	4a11      	ldr	r2, [pc, #68]	; (8003498 <RCM_ReadOngoingConv+0x4c>)
  status = RCM_NoInj_array[RCM_currentHandle].status;
 8003452:	7803      	ldrb	r3, [r0, #0]
  result = LL_ADC_IsActiveFlag_EOC(RCM_handle_array[RCM_currentHandle]->regADC);
 8003454:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8003458:	6814      	ldr	r4, [r2, #0]
  return ((READ_BIT(ADCx->ISR, ADC_ISR_EOC) == (ADC_ISR_EOC)) ? 1UL : 0UL);
 800345a:	6822      	ldr	r2, [r4, #0]
 800345c:	f012 0f04 	tst.w	r2, #4
  status = RCM_NoInj_array[RCM_currentHandle].status;
 8003460:	4a0e      	ldr	r2, [pc, #56]	; (800349c <RCM_ReadOngoingConv+0x50>)
 8003462:	d00f      	beq.n	8003484 <RCM_ReadOngoingConv+0x38>
 8003464:	eb03 0543 	add.w	r5, r3, r3, lsl #1
 8003468:	eb02 0545 	add.w	r5, r2, r5, lsl #1
 800346c:	0059      	lsls	r1, r3, #1
  if (( valid == status ) || ( notvalid == status ) || ( 0U == result ))
 800346e:	786e      	ldrb	r6, [r5, #1]
 8003470:	f016 0ffd 	tst.w	r6, #253	; 0xfd
 8003474:	d108      	bne.n	8003488 <RCM_ReadOngoingConv+0x3c>
    RCM_NoInj_array[RCM_currentHandle].status = valid;
    /* Restore back DMA configuration. */
  }

  /* Prepare next conversion */
  RCM_currentHandle = RCM_NoInj_array [RCM_currentHandle].next;
 8003476:	440b      	add	r3, r1
 8003478:	eb02 0243 	add.w	r2, r2, r3, lsl #1
 800347c:	7953      	ldrb	r3, [r2, #5]
 800347e:	7003      	strb	r3, [r0, #0]
}
 8003480:	bc70      	pop	{r4, r5, r6}
 8003482:	4770      	bx	lr
 8003484:	0059      	lsls	r1, r3, #1
 8003486:	e7f6      	b.n	8003476 <RCM_ReadOngoingConv+0x2a>
  return (uint16_t)(READ_BIT(ADCx->DR, ADC_DR_RDATA));
 8003488:	6c24      	ldr	r4, [r4, #64]	; 0x40
 800348a:	806c      	strh	r4, [r5, #2]
    RCM_NoInj_array[RCM_currentHandle].status = valid;
 800348c:	2402      	movs	r4, #2
 800348e:	706c      	strb	r4, [r5, #1]
 8003490:	e7f1      	b.n	8003476 <RCM_ReadOngoingConv+0x2a>
 8003492:	bf00      	nop
 8003494:	200017f8 	.word	0x200017f8
 8003498:	200017fc 	.word	0x200017fc
 800349c:	200017dc 	.word	0x200017dc

080034a0 <HAL_MspInit>:
{
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80034a0:	4b0e      	ldr	r3, [pc, #56]	; (80034dc <HAL_MspInit+0x3c>)
{
 80034a2:	b500      	push	{lr}
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80034a4:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80034a6:	f042 0201 	orr.w	r2, r2, #1
 80034aa:	661a      	str	r2, [r3, #96]	; 0x60
 80034ac:	6e1a      	ldr	r2, [r3, #96]	; 0x60
{
 80034ae:	b083      	sub	sp, #12
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80034b0:	f002 0201 	and.w	r2, r2, #1
 80034b4:	9200      	str	r2, [sp, #0]
 80034b6:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 80034b8:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80034ba:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 80034be:	659a      	str	r2, [r3, #88]	; 0x58
 80034c0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80034c2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80034c6:	9301      	str	r3, [sp, #4]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_3);
 80034c8:	2004      	movs	r0, #4
  __HAL_RCC_PWR_CLK_ENABLE();
 80034ca:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_3);
 80034cc:	f001 fc2c 	bl	8004d28 <HAL_NVIC_SetPriorityGrouping>
  HAL_PWREx_DisableUCPDDeadBattery();

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80034d0:	b003      	add	sp, #12
 80034d2:	f85d eb04 	ldr.w	lr, [sp], #4
  HAL_PWREx_DisableUCPDDeadBattery();
 80034d6:	f002 b833 	b.w	8005540 <HAL_PWREx_DisableUCPDDeadBattery>
 80034da:	bf00      	nop
 80034dc:	40021000 	.word	0x40021000

080034e0 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80034e0:	b530      	push	{r4, r5, lr}
 80034e2:	4604      	mov	r4, r0
 80034e4:	b09d      	sub	sp, #116	; 0x74
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80034e6:	2100      	movs	r1, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80034e8:	a80b      	add	r0, sp, #44	; 0x2c
 80034ea:	2244      	movs	r2, #68	; 0x44
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80034ec:	e9cd 1106 	strd	r1, r1, [sp, #24]
 80034f0:	e9cd 1108 	strd	r1, r1, [sp, #32]
 80034f4:	910a      	str	r1, [sp, #40]	; 0x28
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80034f6:	f005 ffc7 	bl	8009488 <memset>
  if(hadc->Instance==ADC1)
 80034fa:	6823      	ldr	r3, [r4, #0]
 80034fc:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003500:	d004      	beq.n	800350c <HAL_ADC_MspInit+0x2c>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
  else if(hadc->Instance==ADC2)
 8003502:	4a40      	ldr	r2, [pc, #256]	; (8003604 <HAL_ADC_MspInit+0x124>)
 8003504:	4293      	cmp	r3, r2
 8003506:	d046      	beq.n	8003596 <HAL_ADC_MspInit+0xb6>
  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }

}
 8003508:	b01d      	add	sp, #116	; 0x74
 800350a:	bd30      	pop	{r4, r5, pc}
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 800350c:	f44f 4200 	mov.w	r2, #32768	; 0x8000
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_PLL;
 8003510:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003514:	a80b      	add	r0, sp, #44	; 0x2c
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 8003516:	920b      	str	r2, [sp, #44]	; 0x2c
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_PLL;
 8003518:	931a      	str	r3, [sp, #104]	; 0x68
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800351a:	f002 fbd9 	bl	8005cd0 <HAL_RCCEx_PeriphCLKConfig>
 800351e:	2800      	cmp	r0, #0
 8003520:	d16a      	bne.n	80035f8 <HAL_ADC_MspInit+0x118>
    HAL_RCC_ADC12_CLK_ENABLED++;
 8003522:	4a39      	ldr	r2, [pc, #228]	; (8003608 <HAL_ADC_MspInit+0x128>)
 8003524:	6813      	ldr	r3, [r2, #0]
 8003526:	3301      	adds	r3, #1
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 8003528:	2b01      	cmp	r3, #1
    HAL_RCC_ADC12_CLK_ENABLED++;
 800352a:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 800352c:	d109      	bne.n	8003542 <HAL_ADC_MspInit+0x62>
      __HAL_RCC_ADC12_CLK_ENABLE();
 800352e:	4b37      	ldr	r3, [pc, #220]	; (800360c <HAL_ADC_MspInit+0x12c>)
 8003530:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8003532:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003536:	64da      	str	r2, [r3, #76]	; 0x4c
 8003538:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800353a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800353e:	9301      	str	r3, [sp, #4]
 8003540:	9b01      	ldr	r3, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003542:	4b32      	ldr	r3, [pc, #200]	; (800360c <HAL_ADC_MspInit+0x12c>)
 8003544:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8003546:	f042 0201 	orr.w	r2, r2, #1
 800354a:	64da      	str	r2, [r3, #76]	; 0x4c
 800354c:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800354e:	f002 0201 	and.w	r2, r2, #1
 8003552:	9202      	str	r2, [sp, #8]
 8003554:	9a02      	ldr	r2, [sp, #8]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003556:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8003558:	f042 0202 	orr.w	r2, r2, #2
 800355c:	64da      	str	r2, [r3, #76]	; 0x4c
 800355e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003560:	f003 0302 	and.w	r3, r3, #2
 8003564:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Pin = M1_BUS_VOLTAGE_Pin|M1_OPAMP1_OUT_Pin;
 8003566:	2205      	movs	r2, #5
 8003568:	2303      	movs	r3, #3
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800356a:	2400      	movs	r4, #0
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800356c:	a906      	add	r1, sp, #24
 800356e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
    GPIO_InitStruct.Pin = M1_BUS_VOLTAGE_Pin|M1_OPAMP1_OUT_Pin;
 8003572:	e9cd 2306 	strd	r2, r3, [sp, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003576:	9d03      	ldr	r5, [sp, #12]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003578:	9408      	str	r4, [sp, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800357a:	f001 fddf 	bl	800513c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = M1_OPAMP3_OUT_Pin|M1_TEMPERATURE_Pin;
 800357e:	f244 0202 	movw	r2, #16386	; 0x4002
 8003582:	2303      	movs	r3, #3
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003584:	4822      	ldr	r0, [pc, #136]	; (8003610 <HAL_ADC_MspInit+0x130>)
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003586:	9408      	str	r4, [sp, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003588:	a906      	add	r1, sp, #24
    GPIO_InitStruct.Pin = M1_OPAMP3_OUT_Pin|M1_TEMPERATURE_Pin;
 800358a:	e9cd 2306 	strd	r2, r3, [sp, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800358e:	f001 fdd5 	bl	800513c <HAL_GPIO_Init>
}
 8003592:	b01d      	add	sp, #116	; 0x74
 8003594:	bd30      	pop	{r4, r5, pc}
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 8003596:	f44f 4200 	mov.w	r2, #32768	; 0x8000
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_PLL;
 800359a:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800359e:	a80b      	add	r0, sp, #44	; 0x2c
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 80035a0:	920b      	str	r2, [sp, #44]	; 0x2c
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_PLL;
 80035a2:	931a      	str	r3, [sp, #104]	; 0x68
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80035a4:	f002 fb94 	bl	8005cd0 <HAL_RCCEx_PeriphCLKConfig>
 80035a8:	bb48      	cbnz	r0, 80035fe <HAL_ADC_MspInit+0x11e>
    HAL_RCC_ADC12_CLK_ENABLED++;
 80035aa:	4a17      	ldr	r2, [pc, #92]	; (8003608 <HAL_ADC_MspInit+0x128>)
 80035ac:	6813      	ldr	r3, [r2, #0]
 80035ae:	3301      	adds	r3, #1
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 80035b0:	2b01      	cmp	r3, #1
    HAL_RCC_ADC12_CLK_ENABLED++;
 80035b2:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 80035b4:	d109      	bne.n	80035ca <HAL_ADC_MspInit+0xea>
      __HAL_RCC_ADC12_CLK_ENABLE();
 80035b6:	4b15      	ldr	r3, [pc, #84]	; (800360c <HAL_ADC_MspInit+0x12c>)
 80035b8:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80035ba:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80035be:	64da      	str	r2, [r3, #76]	; 0x4c
 80035c0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80035c2:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80035c6:	9304      	str	r3, [sp, #16]
 80035c8:	9b04      	ldr	r3, [sp, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80035ca:	4b10      	ldr	r3, [pc, #64]	; (800360c <HAL_ADC_MspInit+0x12c>)
 80035cc:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80035ce:	f042 0201 	orr.w	r2, r2, #1
 80035d2:	64da      	str	r2, [r3, #76]	; 0x4c
 80035d4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80035d6:	f003 0301 	and.w	r3, r3, #1
 80035da:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Pin = M1_OPAMP2_OUT_Pin;
 80035dc:	2240      	movs	r2, #64	; 0x40
 80035de:	2303      	movs	r3, #3
    HAL_GPIO_Init(M1_OPAMP2_OUT_GPIO_Port, &GPIO_InitStruct);
 80035e0:	a906      	add	r1, sp, #24
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80035e2:	2400      	movs	r4, #0
    HAL_GPIO_Init(M1_OPAMP2_OUT_GPIO_Port, &GPIO_InitStruct);
 80035e4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
    GPIO_InitStruct.Pin = M1_OPAMP2_OUT_Pin;
 80035e8:	e9cd 2306 	strd	r2, r3, [sp, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80035ec:	9d05      	ldr	r5, [sp, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80035ee:	9408      	str	r4, [sp, #32]
    HAL_GPIO_Init(M1_OPAMP2_OUT_GPIO_Port, &GPIO_InitStruct);
 80035f0:	f001 fda4 	bl	800513c <HAL_GPIO_Init>
}
 80035f4:	b01d      	add	sp, #116	; 0x74
 80035f6:	bd30      	pop	{r4, r5, pc}
      Error_Handler();
 80035f8:	f7fd feac 	bl	8001354 <Error_Handler>
 80035fc:	e791      	b.n	8003522 <HAL_ADC_MspInit+0x42>
      Error_Handler();
 80035fe:	f7fd fea9 	bl	8001354 <Error_Handler>
 8003602:	e7d2      	b.n	80035aa <HAL_ADC_MspInit+0xca>
 8003604:	50000100 	.word	0x50000100
 8003608:	2000180c 	.word	0x2000180c
 800360c:	40021000 	.word	0x40021000
 8003610:	48000400 	.word	0x48000400

08003614 <HAL_COMP_MspInit>:
* This function configures the hardware resources used in this example
* @param hcomp: COMP handle pointer
* @retval None
*/
void HAL_COMP_MspInit(COMP_HandleTypeDef* hcomp)
{
 8003614:	b510      	push	{r4, lr}
  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(hcomp->Instance==COMP1)
 8003616:	6802      	ldr	r2, [r0, #0]
 8003618:	4929      	ldr	r1, [pc, #164]	; (80036c0 <HAL_COMP_MspInit+0xac>)
{
 800361a:	b08a      	sub	sp, #40	; 0x28
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800361c:	2300      	movs	r3, #0
  if(hcomp->Instance==COMP1)
 800361e:	428a      	cmp	r2, r1
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003620:	e9cd 3304 	strd	r3, r3, [sp, #16]
 8003624:	e9cd 3306 	strd	r3, r3, [sp, #24]
 8003628:	9308      	str	r3, [sp, #32]
  if(hcomp->Instance==COMP1)
 800362a:	d007      	beq.n	800363c <HAL_COMP_MspInit+0x28>

  /* USER CODE BEGIN COMP1_MspInit 1 */

  /* USER CODE END COMP1_MspInit 1 */
  }
  else if(hcomp->Instance==COMP2)
 800362c:	4925      	ldr	r1, [pc, #148]	; (80036c4 <HAL_COMP_MspInit+0xb0>)
 800362e:	428a      	cmp	r2, r1
 8003630:	d01a      	beq.n	8003668 <HAL_COMP_MspInit+0x54>

  /* USER CODE BEGIN COMP2_MspInit 1 */

  /* USER CODE END COMP2_MspInit 1 */
  }
  else if(hcomp->Instance==COMP4)
 8003632:	4925      	ldr	r1, [pc, #148]	; (80036c8 <HAL_COMP_MspInit+0xb4>)
 8003634:	428a      	cmp	r2, r1
 8003636:	d02d      	beq.n	8003694 <HAL_COMP_MspInit+0x80>
  /* USER CODE BEGIN COMP4_MspInit 1 */

  /* USER CODE END COMP4_MspInit 1 */
  }

}
 8003638:	b00a      	add	sp, #40	; 0x28
 800363a:	bd10      	pop	{r4, pc}
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800363c:	4a23      	ldr	r2, [pc, #140]	; (80036cc <HAL_COMP_MspInit+0xb8>)
 800363e:	6cd1      	ldr	r1, [r2, #76]	; 0x4c
 8003640:	f041 0101 	orr.w	r1, r1, #1
 8003644:	64d1      	str	r1, [r2, #76]	; 0x4c
 8003646:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003648:	9306      	str	r3, [sp, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800364a:	f002 0201 	and.w	r2, r2, #1
 800364e:	9201      	str	r2, [sp, #4]
    GPIO_InitStruct.Pin = M1_CURR_SHUNT_U_Pin;
 8003650:	2303      	movs	r3, #3
 8003652:	2202      	movs	r2, #2
    HAL_GPIO_Init(M1_CURR_SHUNT_U_GPIO_Port, &GPIO_InitStruct);
 8003654:	a904      	add	r1, sp, #16
 8003656:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
    GPIO_InitStruct.Pin = M1_CURR_SHUNT_U_Pin;
 800365a:	e9cd 2304 	strd	r2, r3, [sp, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800365e:	9c01      	ldr	r4, [sp, #4]
    HAL_GPIO_Init(M1_CURR_SHUNT_U_GPIO_Port, &GPIO_InitStruct);
 8003660:	f001 fd6c 	bl	800513c <HAL_GPIO_Init>
}
 8003664:	b00a      	add	sp, #40	; 0x28
 8003666:	bd10      	pop	{r4, pc}
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003668:	4a18      	ldr	r2, [pc, #96]	; (80036cc <HAL_COMP_MspInit+0xb8>)
 800366a:	6cd1      	ldr	r1, [r2, #76]	; 0x4c
 800366c:	f041 0101 	orr.w	r1, r1, #1
 8003670:	64d1      	str	r1, [r2, #76]	; 0x4c
 8003672:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003674:	9306      	str	r3, [sp, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003676:	f002 0201 	and.w	r2, r2, #1
 800367a:	9202      	str	r2, [sp, #8]
    GPIO_InitStruct.Pin = M1_CURR_SHUNT_V_Pin;
 800367c:	2303      	movs	r3, #3
 800367e:	2280      	movs	r2, #128	; 0x80
    HAL_GPIO_Init(M1_CURR_SHUNT_V_GPIO_Port, &GPIO_InitStruct);
 8003680:	a904      	add	r1, sp, #16
 8003682:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
    GPIO_InitStruct.Pin = M1_CURR_SHUNT_V_Pin;
 8003686:	e9cd 2304 	strd	r2, r3, [sp, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800368a:	9c02      	ldr	r4, [sp, #8]
    HAL_GPIO_Init(M1_CURR_SHUNT_V_GPIO_Port, &GPIO_InitStruct);
 800368c:	f001 fd56 	bl	800513c <HAL_GPIO_Init>
}
 8003690:	b00a      	add	sp, #40	; 0x28
 8003692:	bd10      	pop	{r4, pc}
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003694:	4a0d      	ldr	r2, [pc, #52]	; (80036cc <HAL_COMP_MspInit+0xb8>)
    HAL_GPIO_Init(M1_CURR_SHUNT_W_GPIO_Port, &GPIO_InitStruct);
 8003696:	480e      	ldr	r0, [pc, #56]	; (80036d0 <HAL_COMP_MspInit+0xbc>)
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003698:	6cd1      	ldr	r1, [r2, #76]	; 0x4c
 800369a:	f041 0102 	orr.w	r1, r1, #2
 800369e:	64d1      	str	r1, [r2, #76]	; 0x4c
 80036a0:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80036a2:	9306      	str	r3, [sp, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80036a4:	f002 0202 	and.w	r2, r2, #2
 80036a8:	9203      	str	r2, [sp, #12]
    GPIO_InitStruct.Pin = M1_CURR_SHUNT_W_Pin;
 80036aa:	2303      	movs	r3, #3
 80036ac:	2201      	movs	r2, #1
    HAL_GPIO_Init(M1_CURR_SHUNT_W_GPIO_Port, &GPIO_InitStruct);
 80036ae:	a904      	add	r1, sp, #16
    GPIO_InitStruct.Pin = M1_CURR_SHUNT_W_Pin;
 80036b0:	e9cd 2304 	strd	r2, r3, [sp, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80036b4:	9c03      	ldr	r4, [sp, #12]
    HAL_GPIO_Init(M1_CURR_SHUNT_W_GPIO_Port, &GPIO_InitStruct);
 80036b6:	f001 fd41 	bl	800513c <HAL_GPIO_Init>
}
 80036ba:	b00a      	add	sp, #40	; 0x28
 80036bc:	bd10      	pop	{r4, pc}
 80036be:	bf00      	nop
 80036c0:	40010200 	.word	0x40010200
 80036c4:	40010204 	.word	0x40010204
 80036c8:	4001020c 	.word	0x4001020c
 80036cc:	40021000 	.word	0x40021000
 80036d0:	48000400 	.word	0x48000400

080036d4 <HAL_CORDIC_MspInit>:
* @param hcordic: CORDIC handle pointer
* @retval None
*/
void HAL_CORDIC_MspInit(CORDIC_HandleTypeDef* hcordic)
{
  if(hcordic->Instance==CORDIC)
 80036d4:	4b0a      	ldr	r3, [pc, #40]	; (8003700 <HAL_CORDIC_MspInit+0x2c>)
 80036d6:	6802      	ldr	r2, [r0, #0]
 80036d8:	429a      	cmp	r2, r3
 80036da:	d000      	beq.n	80036de <HAL_CORDIC_MspInit+0xa>
 80036dc:	4770      	bx	lr
  {
  /* USER CODE BEGIN CORDIC_MspInit 0 */

  /* USER CODE END CORDIC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CORDIC_CLK_ENABLE();
 80036de:	f8d3 2448 	ldr.w	r2, [r3, #1096]	; 0x448
 80036e2:	f042 0208 	orr.w	r2, r2, #8
 80036e6:	f8c3 2448 	str.w	r2, [r3, #1096]	; 0x448
 80036ea:	f503 6380 	add.w	r3, r3, #1024	; 0x400
{
 80036ee:	b082      	sub	sp, #8
    __HAL_RCC_CORDIC_CLK_ENABLE();
 80036f0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80036f2:	f003 0308 	and.w	r3, r3, #8
 80036f6:	9301      	str	r3, [sp, #4]
 80036f8:	9b01      	ldr	r3, [sp, #4]
  /* USER CODE BEGIN CORDIC_MspInit 1 */

  /* USER CODE END CORDIC_MspInit 1 */
  }

}
 80036fa:	b002      	add	sp, #8
 80036fc:	4770      	bx	lr
 80036fe:	bf00      	nop
 8003700:	40020c00 	.word	0x40020c00

08003704 <HAL_DAC_MspInit>:
* @param hdac: DAC handle pointer
* @retval None
*/
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
  if(hdac->Instance==DAC3)
 8003704:	4b0a      	ldr	r3, [pc, #40]	; (8003730 <HAL_DAC_MspInit+0x2c>)
 8003706:	6802      	ldr	r2, [r0, #0]
 8003708:	429a      	cmp	r2, r3
 800370a:	d000      	beq.n	800370e <HAL_DAC_MspInit+0xa>
 800370c:	4770      	bx	lr
  {
  /* USER CODE BEGIN DAC3_MspInit 0 */

  /* USER CODE END DAC3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC3_CLK_ENABLE();
 800370e:	f103 4370 	add.w	r3, r3, #4026531840	; 0xf0000000
 8003712:	f503 3300 	add.w	r3, r3, #131072	; 0x20000
{
 8003716:	b082      	sub	sp, #8
    __HAL_RCC_DAC3_CLK_ENABLE();
 8003718:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800371a:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 800371e:	64da      	str	r2, [r3, #76]	; 0x4c
 8003720:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003722:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003726:	9301      	str	r3, [sp, #4]
 8003728:	9b01      	ldr	r3, [sp, #4]
  /* USER CODE BEGIN DAC3_MspInit 1 */

  /* USER CODE END DAC3_MspInit 1 */
  }

}
 800372a:	b002      	add	sp, #8
 800372c:	4770      	bx	lr
 800372e:	bf00      	nop
 8003730:	50001000 	.word	0x50001000

08003734 <HAL_OPAMP_MspInit>:
* This function configures the hardware resources used in this example
* @param hopamp: OPAMP handle pointer
* @retval None
*/
void HAL_OPAMP_MspInit(OPAMP_HandleTypeDef* hopamp)
{
 8003734:	b510      	push	{r4, lr}
  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(hopamp->Instance==OPAMP1)
 8003736:	6802      	ldr	r2, [r0, #0]
 8003738:	4929      	ldr	r1, [pc, #164]	; (80037e0 <HAL_OPAMP_MspInit+0xac>)
{
 800373a:	b08a      	sub	sp, #40	; 0x28
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800373c:	2300      	movs	r3, #0
  if(hopamp->Instance==OPAMP1)
 800373e:	428a      	cmp	r2, r1
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003740:	e9cd 3304 	strd	r3, r3, [sp, #16]
 8003744:	e9cd 3306 	strd	r3, r3, [sp, #24]
 8003748:	9308      	str	r3, [sp, #32]
  if(hopamp->Instance==OPAMP1)
 800374a:	d007      	beq.n	800375c <HAL_OPAMP_MspInit+0x28>

  /* USER CODE BEGIN OPAMP1_MspInit 1 */

  /* USER CODE END OPAMP1_MspInit 1 */
  }
  else if(hopamp->Instance==OPAMP2)
 800374c:	4925      	ldr	r1, [pc, #148]	; (80037e4 <HAL_OPAMP_MspInit+0xb0>)
 800374e:	428a      	cmp	r2, r1
 8003750:	d01a      	beq.n	8003788 <HAL_OPAMP_MspInit+0x54>

  /* USER CODE BEGIN OPAMP2_MspInit 1 */

  /* USER CODE END OPAMP2_MspInit 1 */
  }
  else if(hopamp->Instance==OPAMP3)
 8003752:	4925      	ldr	r1, [pc, #148]	; (80037e8 <HAL_OPAMP_MspInit+0xb4>)
 8003754:	428a      	cmp	r2, r1
 8003756:	d02d      	beq.n	80037b4 <HAL_OPAMP_MspInit+0x80>
  /* USER CODE BEGIN OPAMP3_MspInit 1 */

  /* USER CODE END OPAMP3_MspInit 1 */
  }

}
 8003758:	b00a      	add	sp, #40	; 0x28
 800375a:	bd10      	pop	{r4, pc}
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800375c:	4a23      	ldr	r2, [pc, #140]	; (80037ec <HAL_OPAMP_MspInit+0xb8>)
 800375e:	6cd1      	ldr	r1, [r2, #76]	; 0x4c
 8003760:	f041 0101 	orr.w	r1, r1, #1
 8003764:	64d1      	str	r1, [r2, #76]	; 0x4c
 8003766:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003768:	9306      	str	r3, [sp, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800376a:	f002 0201 	and.w	r2, r2, #1
 800376e:	9201      	str	r2, [sp, #4]
    GPIO_InitStruct.Pin = M1_CURR_SHUNT_U_Pin|M1_OPAMP1_OUT_Pin|M1_OPAMP1_INT_GAIN_Pin;
 8003770:	2303      	movs	r3, #3
 8003772:	220e      	movs	r2, #14
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003774:	a904      	add	r1, sp, #16
 8003776:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
    GPIO_InitStruct.Pin = M1_CURR_SHUNT_U_Pin|M1_OPAMP1_OUT_Pin|M1_OPAMP1_INT_GAIN_Pin;
 800377a:	e9cd 2304 	strd	r2, r3, [sp, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800377e:	9c01      	ldr	r4, [sp, #4]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003780:	f001 fcdc 	bl	800513c <HAL_GPIO_Init>
}
 8003784:	b00a      	add	sp, #40	; 0x28
 8003786:	bd10      	pop	{r4, pc}
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003788:	4a18      	ldr	r2, [pc, #96]	; (80037ec <HAL_OPAMP_MspInit+0xb8>)
 800378a:	6cd1      	ldr	r1, [r2, #76]	; 0x4c
 800378c:	f041 0101 	orr.w	r1, r1, #1
 8003790:	64d1      	str	r1, [r2, #76]	; 0x4c
 8003792:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003794:	9306      	str	r3, [sp, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003796:	f002 0201 	and.w	r2, r2, #1
 800379a:	9202      	str	r2, [sp, #8]
    GPIO_InitStruct.Pin = M1_OPAMP2_INT_GAIN_Pin|M1_OPAMP2_OUT_Pin|M1_CURR_SHUNT_V_Pin;
 800379c:	2303      	movs	r3, #3
 800379e:	22e0      	movs	r2, #224	; 0xe0
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80037a0:	a904      	add	r1, sp, #16
 80037a2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
    GPIO_InitStruct.Pin = M1_OPAMP2_INT_GAIN_Pin|M1_OPAMP2_OUT_Pin|M1_CURR_SHUNT_V_Pin;
 80037a6:	e9cd 2304 	strd	r2, r3, [sp, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80037aa:	9c02      	ldr	r4, [sp, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80037ac:	f001 fcc6 	bl	800513c <HAL_GPIO_Init>
}
 80037b0:	b00a      	add	sp, #40	; 0x28
 80037b2:	bd10      	pop	{r4, pc}
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80037b4:	4a0d      	ldr	r2, [pc, #52]	; (80037ec <HAL_OPAMP_MspInit+0xb8>)
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80037b6:	480e      	ldr	r0, [pc, #56]	; (80037f0 <HAL_OPAMP_MspInit+0xbc>)
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80037b8:	6cd1      	ldr	r1, [r2, #76]	; 0x4c
 80037ba:	f041 0102 	orr.w	r1, r1, #2
 80037be:	64d1      	str	r1, [r2, #76]	; 0x4c
 80037c0:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80037c2:	9306      	str	r3, [sp, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80037c4:	f002 0202 	and.w	r2, r2, #2
 80037c8:	9203      	str	r2, [sp, #12]
    GPIO_InitStruct.Pin = M1_CURR_SHUNT_W_Pin|M1_OPAMP3_OUT_Pin|M1_OPAMP3_INT_GAIN_Pin;
 80037ca:	2303      	movs	r3, #3
 80037cc:	2207      	movs	r2, #7
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80037ce:	a904      	add	r1, sp, #16
    GPIO_InitStruct.Pin = M1_CURR_SHUNT_W_Pin|M1_OPAMP3_OUT_Pin|M1_OPAMP3_INT_GAIN_Pin;
 80037d0:	e9cd 2304 	strd	r2, r3, [sp, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80037d4:	9c03      	ldr	r4, [sp, #12]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80037d6:	f001 fcb1 	bl	800513c <HAL_GPIO_Init>
}
 80037da:	b00a      	add	sp, #40	; 0x28
 80037dc:	bd10      	pop	{r4, pc}
 80037de:	bf00      	nop
 80037e0:	40010300 	.word	0x40010300
 80037e4:	40010304 	.word	0x40010304
 80037e8:	40010308 	.word	0x40010308
 80037ec:	40021000 	.word	0x40021000
 80037f0:	48000400 	.word	0x48000400

080037f4 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80037f4:	b530      	push	{r4, r5, lr}
  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(htim_base->Instance==TIM1)
 80037f6:	6802      	ldr	r2, [r0, #0]
 80037f8:	4921      	ldr	r1, [pc, #132]	; (8003880 <HAL_TIM_Base_MspInit+0x8c>)
{
 80037fa:	b08b      	sub	sp, #44	; 0x2c
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80037fc:	2300      	movs	r3, #0
  if(htim_base->Instance==TIM1)
 80037fe:	428a      	cmp	r2, r1
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003800:	e9cd 3304 	strd	r3, r3, [sp, #16]
 8003804:	e9cd 3306 	strd	r3, r3, [sp, #24]
 8003808:	9308      	str	r3, [sp, #32]
  if(htim_base->Instance==TIM1)
 800380a:	d004      	beq.n	8003816 <HAL_TIM_Base_MspInit+0x22>
    __HAL_RCC_TIM1_CLK_ENABLE();
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
  else if(htim_base->Instance==TIM4)
 800380c:	4b1d      	ldr	r3, [pc, #116]	; (8003884 <HAL_TIM_Base_MspInit+0x90>)
 800380e:	429a      	cmp	r2, r3
 8003810:	d010      	beq.n	8003834 <HAL_TIM_Base_MspInit+0x40>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 8003812:	b00b      	add	sp, #44	; 0x2c
 8003814:	bd30      	pop	{r4, r5, pc}
    __HAL_RCC_TIM1_CLK_ENABLE();
 8003816:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800381a:	f503 3304 	add.w	r3, r3, #135168	; 0x21000
 800381e:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8003820:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003824:	661a      	str	r2, [r3, #96]	; 0x60
 8003826:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003828:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800382c:	9301      	str	r3, [sp, #4]
 800382e:	9b01      	ldr	r3, [sp, #4]
}
 8003830:	b00b      	add	sp, #44	; 0x2c
 8003832:	bd30      	pop	{r4, r5, pc}
    __HAL_RCC_TIM4_CLK_ENABLE();
 8003834:	f503 3302 	add.w	r3, r3, #133120	; 0x20800
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003838:	4813      	ldr	r0, [pc, #76]	; (8003888 <HAL_TIM_Base_MspInit+0x94>)
    __HAL_RCC_TIM4_CLK_ENABLE();
 800383a:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800383c:	f042 0204 	orr.w	r2, r2, #4
 8003840:	659a      	str	r2, [r3, #88]	; 0x58
 8003842:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8003844:	f002 0204 	and.w	r2, r2, #4
 8003848:	9202      	str	r2, [sp, #8]
 800384a:	9a02      	ldr	r2, [sp, #8]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800384c:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800384e:	f042 0202 	orr.w	r2, r2, #2
 8003852:	64da      	str	r2, [r3, #76]	; 0x4c
 8003854:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003856:	f003 0302 	and.w	r3, r3, #2
 800385a:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 800385c:	2302      	movs	r3, #2
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800385e:	9a03      	ldr	r2, [sp, #12]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8003860:	9308      	str	r3, [sp, #32]
    GPIO_InitStruct.Pin = M1_HALL_H1_Pin|M1_HALL_H2_Pin|M1_HALL_H3_Pin;
 8003862:	2200      	movs	r2, #0
 8003864:	2302      	movs	r3, #2
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003866:	a904      	add	r1, sp, #16
    GPIO_InitStruct.Pin = M1_HALL_H1_Pin|M1_HALL_H2_Pin|M1_HALL_H3_Pin;
 8003868:	f44f 74e0 	mov.w	r4, #448	; 0x1c0
 800386c:	2502      	movs	r5, #2
 800386e:	e9cd 4504 	strd	r4, r5, [sp, #16]
 8003872:	e9cd 2306 	strd	r2, r3, [sp, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003876:	f001 fc61 	bl	800513c <HAL_GPIO_Init>
}
 800387a:	b00b      	add	sp, #44	; 0x2c
 800387c:	bd30      	pop	{r4, r5, pc}
 800387e:	bf00      	nop
 8003880:	40012c00 	.word	0x40012c00
 8003884:	40000800 	.word	0x40000800
 8003888:	48000400 	.word	0x48000400

0800388c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 800388c:	b5f0      	push	{r4, r5, r6, r7, lr}
  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(htim->Instance==TIM1)
 800388e:	6801      	ldr	r1, [r0, #0]
 8003890:	4a2a      	ldr	r2, [pc, #168]	; (800393c <HAL_TIM_MspPostInit+0xb0>)
{
 8003892:	b08b      	sub	sp, #44	; 0x2c
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003894:	2300      	movs	r3, #0
  if(htim->Instance==TIM1)
 8003896:	4291      	cmp	r1, r2
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003898:	e9cd 3304 	strd	r3, r3, [sp, #16]
 800389c:	e9cd 3306 	strd	r3, r3, [sp, #24]
 80038a0:	9308      	str	r3, [sp, #32]
  if(htim->Instance==TIM1)
 80038a2:	d001      	beq.n	80038a8 <HAL_TIM_MspPostInit+0x1c>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 80038a4:	b00b      	add	sp, #44	; 0x2c
 80038a6:	bdf0      	pop	{r4, r5, r6, r7, pc}
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80038a8:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80038ac:	f503 3304 	add.w	r3, r3, #135168	; 0x21000
    GPIO_InitStruct.Pin = M1_PWM_UL_Pin;
 80038b0:	2402      	movs	r4, #2
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80038b2:	6cda      	ldr	r2, [r3, #76]	; 0x4c
    HAL_GPIO_Init(M1_PWM_UL_GPIO_Port, &GPIO_InitStruct);
 80038b4:	4822      	ldr	r0, [pc, #136]	; (8003940 <HAL_TIM_MspPostInit+0xb4>)
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80038b6:	f042 0204 	orr.w	r2, r2, #4
 80038ba:	64da      	str	r2, [r3, #76]	; 0x4c
 80038bc:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80038be:	f002 0204 	and.w	r2, r2, #4
 80038c2:	9201      	str	r2, [sp, #4]
 80038c4:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80038c6:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80038c8:	f042 0202 	orr.w	r2, r2, #2
 80038cc:	64da      	str	r2, [r3, #76]	; 0x4c
 80038ce:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80038d0:	f002 0202 	and.w	r2, r2, #2
 80038d4:	9202      	str	r2, [sp, #8]
 80038d6:	9a02      	ldr	r2, [sp, #8]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80038d8:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80038da:	f042 0201 	orr.w	r2, r2, #1
 80038de:	64da      	str	r2, [r3, #76]	; 0x4c
 80038e0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80038e2:	f003 0301 	and.w	r3, r3, #1
 80038e6:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Pin = M1_PWM_UL_Pin;
 80038e8:	2502      	movs	r5, #2
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80038ea:	9903      	ldr	r1, [sp, #12]
    GPIO_InitStruct.Pin = M1_PWM_UL_Pin;
 80038ec:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80038f0:	2302      	movs	r3, #2
    GPIO_InitStruct.Alternate = GPIO_AF4_TIM1;
 80038f2:	2604      	movs	r6, #4
    HAL_GPIO_Init(M1_PWM_UL_GPIO_Port, &GPIO_InitStruct);
 80038f4:	a904      	add	r1, sp, #16
    GPIO_InitStruct.Pin = M1_PWM_UL_Pin;
 80038f6:	e9cd 2304 	strd	r2, r3, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF4_TIM1;
 80038fa:	9608      	str	r6, [sp, #32]
    GPIO_InitStruct.Pin = M1_PWM_UL_Pin;
 80038fc:	e9cd 4506 	strd	r4, r5, [sp, #24]
    HAL_GPIO_Init(M1_PWM_UL_GPIO_Port, &GPIO_InitStruct);
 8003900:	f001 fc1c 	bl	800513c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = M1_PWM_WL_Pin;
 8003904:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8003908:	2302      	movs	r3, #2
    HAL_GPIO_Init(M1_PWM_WL_GPIO_Port, &GPIO_InitStruct);
 800390a:	a904      	add	r1, sp, #16
 800390c:	480d      	ldr	r0, [pc, #52]	; (8003944 <HAL_TIM_MspPostInit+0xb8>)
    GPIO_InitStruct.Alternate = GPIO_AF4_TIM1;
 800390e:	9608      	str	r6, [sp, #32]
    GPIO_InitStruct.Pin = M1_PWM_WL_Pin;
 8003910:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8003914:	e9cd 4506 	strd	r4, r5, [sp, #24]
    GPIO_InitStruct.Pin = M1_PWM_UH_Pin|M1_PWM_VH_Pin|M1_PWM_WH_Pin|M1_PWM_VL_Pin;
 8003918:	f44f 56b8 	mov.w	r6, #5888	; 0x1700
    HAL_GPIO_Init(M1_PWM_WL_GPIO_Port, &GPIO_InitStruct);
 800391c:	f001 fc0e 	bl	800513c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = M1_PWM_UH_Pin|M1_PWM_VH_Pin|M1_PWM_WH_Pin|M1_PWM_VL_Pin;
 8003920:	2702      	movs	r7, #2
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 8003922:	2306      	movs	r3, #6
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003924:	a904      	add	r1, sp, #16
 8003926:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
    GPIO_InitStruct.Pin = M1_PWM_UH_Pin|M1_PWM_VH_Pin|M1_PWM_WH_Pin|M1_PWM_VL_Pin;
 800392a:	e9cd 4506 	strd	r4, r5, [sp, #24]
 800392e:	e9cd 6704 	strd	r6, r7, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 8003932:	9308      	str	r3, [sp, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003934:	f001 fc02 	bl	800513c <HAL_GPIO_Init>
}
 8003938:	b00b      	add	sp, #44	; 0x2c
 800393a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800393c:	40012c00 	.word	0x40012c00
 8003940:	48000800 	.word	0x48000800
 8003944:	48000400 	.word	0x48000400

08003948 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8003948:	b570      	push	{r4, r5, r6, lr}
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800394a:	2400      	movs	r4, #0
{
 800394c:	b098      	sub	sp, #96	; 0x60
 800394e:	4605      	mov	r5, r0
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8003950:	2244      	movs	r2, #68	; 0x44
 8003952:	4621      	mov	r1, r4
 8003954:	a807      	add	r0, sp, #28
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003956:	e9cd 4402 	strd	r4, r4, [sp, #8]
 800395a:	e9cd 4404 	strd	r4, r4, [sp, #16]
 800395e:	9406      	str	r4, [sp, #24]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8003960:	f005 fd92 	bl	8009488 <memset>
  if(huart->Instance==USART2)
 8003964:	682a      	ldr	r2, [r5, #0]
 8003966:	4b31      	ldr	r3, [pc, #196]	; (8003a2c <HAL_UART_MspInit+0xe4>)
 8003968:	429a      	cmp	r2, r3
 800396a:	d001      	beq.n	8003970 <HAL_UART_MspInit+0x28>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 800396c:	b018      	add	sp, #96	; 0x60
 800396e:	bd70      	pop	{r4, r5, r6, pc}
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8003970:	2302      	movs	r3, #2
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003972:	a807      	add	r0, sp, #28
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8003974:	9409      	str	r4, [sp, #36]	; 0x24
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8003976:	9307      	str	r3, [sp, #28]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003978:	f002 f9aa 	bl	8005cd0 <HAL_RCCEx_PeriphCLKConfig>
 800397c:	2800      	cmp	r0, #0
 800397e:	d14b      	bne.n	8003a18 <HAL_UART_MspInit+0xd0>
    __HAL_RCC_USART2_CLK_ENABLE();
 8003980:	4b2b      	ldr	r3, [pc, #172]	; (8003a30 <HAL_UART_MspInit+0xe8>)
    hdma_usart2_rx.Instance = DMA2_Channel2;
 8003982:	4e2c      	ldr	r6, [pc, #176]	; (8003a34 <HAL_UART_MspInit+0xec>)
    __HAL_RCC_USART2_CLK_ENABLE();
 8003984:	6d9a      	ldr	r2, [r3, #88]	; 0x58
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003986:	482c      	ldr	r0, [pc, #176]	; (8003a38 <HAL_UART_MspInit+0xf0>)
    __HAL_RCC_USART2_CLK_ENABLE();
 8003988:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 800398c:	659a      	str	r2, [r3, #88]	; 0x58
 800398e:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8003990:	f402 3200 	and.w	r2, r2, #131072	; 0x20000
 8003994:	9200      	str	r2, [sp, #0]
 8003996:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003998:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800399a:	f042 0202 	orr.w	r2, r2, #2
 800399e:	64da      	str	r2, [r3, #76]	; 0x4c
 80039a0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80039a2:	f003 0302 	and.w	r3, r3, #2
 80039a6:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Pin = UART_TX_Pin|UART_RX_Pin;
 80039a8:	2218      	movs	r2, #24
 80039aa:	2302      	movs	r3, #2
 80039ac:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80039b0:	2200      	movs	r2, #0
 80039b2:	2300      	movs	r3, #0
 80039b4:	e9cd 2304 	strd	r2, r3, [sp, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80039b8:	a902      	add	r1, sp, #8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80039ba:	2307      	movs	r3, #7
 80039bc:	9306      	str	r3, [sp, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80039be:	9c01      	ldr	r4, [sp, #4]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80039c0:	f001 fbbc 	bl	800513c <HAL_GPIO_Init>
    hdma_usart2_rx.Instance = DMA2_Channel2;
 80039c4:	4b1d      	ldr	r3, [pc, #116]	; (8003a3c <HAL_UART_MspInit+0xf4>)
 80039c6:	6033      	str	r3, [r6, #0]
    hdma_usart2_rx.Init.Request = DMA_REQUEST_USART2_RX;
 80039c8:	211a      	movs	r1, #26
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80039ca:	2300      	movs	r3, #0
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 80039cc:	2280      	movs	r2, #128	; 0x80
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 80039ce:	4630      	mov	r0, r6
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80039d0:	e9c6 3302 	strd	r3, r3, [r6, #8]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80039d4:	e9c6 3305 	strd	r3, r3, [r6, #20]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 80039d8:	e9c6 3307 	strd	r3, r3, [r6, #28]
    hdma_usart2_rx.Init.Request = DMA_REQUEST_USART2_RX;
 80039dc:	6071      	str	r1, [r6, #4]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 80039de:	6132      	str	r2, [r6, #16]
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 80039e0:	f001 fb14 	bl	800500c <HAL_DMA_Init>
 80039e4:	b9f0      	cbnz	r0, 8003a24 <HAL_UART_MspInit+0xdc>
    hdma_usart2_tx.Instance = DMA2_Channel3;
 80039e6:	4c16      	ldr	r4, [pc, #88]	; (8003a40 <HAL_UART_MspInit+0xf8>)
 80039e8:	4816      	ldr	r0, [pc, #88]	; (8003a44 <HAL_UART_MspInit+0xfc>)
 80039ea:	6020      	str	r0, [r4, #0]
    hdma_usart2_tx.Init.Request = DMA_REQUEST_USART2_TX;
 80039ec:	231b      	movs	r3, #27
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80039ee:	2110      	movs	r1, #16
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 80039f0:	2280      	movs	r2, #128	; 0x80
    hdma_usart2_tx.Init.Request = DMA_REQUEST_USART2_TX;
 80039f2:	6063      	str	r3, [r4, #4]
    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 80039f4:	67ee      	str	r6, [r5, #124]	; 0x7c
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80039f6:	2300      	movs	r3, #0
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 80039f8:	4620      	mov	r0, r4
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80039fa:	e9c4 3203 	strd	r3, r2, [r4, #12]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80039fe:	e9c4 3305 	strd	r3, r3, [r4, #20]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 8003a02:	e9c4 3307 	strd	r3, r3, [r4, #28]
    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 8003a06:	62b5      	str	r5, [r6, #40]	; 0x28
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8003a08:	60a1      	str	r1, [r4, #8]
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 8003a0a:	f001 faff 	bl	800500c <HAL_DMA_Init>
 8003a0e:	b930      	cbnz	r0, 8003a1e <HAL_UART_MspInit+0xd6>
    __HAL_LINKDMA(huart,hdmatx,hdma_usart2_tx);
 8003a10:	67ac      	str	r4, [r5, #120]	; 0x78
 8003a12:	62a5      	str	r5, [r4, #40]	; 0x28
}
 8003a14:	b018      	add	sp, #96	; 0x60
 8003a16:	bd70      	pop	{r4, r5, r6, pc}
      Error_Handler();
 8003a18:	f7fd fc9c 	bl	8001354 <Error_Handler>
 8003a1c:	e7b0      	b.n	8003980 <HAL_UART_MspInit+0x38>
      Error_Handler();
 8003a1e:	f7fd fc99 	bl	8001354 <Error_Handler>
 8003a22:	e7f5      	b.n	8003a10 <HAL_UART_MspInit+0xc8>
      Error_Handler();
 8003a24:	f7fd fc96 	bl	8001354 <Error_Handler>
 8003a28:	e7dd      	b.n	80039e6 <HAL_UART_MspInit+0x9e>
 8003a2a:	bf00      	nop
 8003a2c:	40004400 	.word	0x40004400
 8003a30:	40021000 	.word	0x40021000
 8003a34:	20001814 	.word	0x20001814
 8003a38:	48000400 	.word	0x48000400
 8003a3c:	4002041c 	.word	0x4002041c
 8003a40:	20001aa8 	.word	0x20001aa8
 8003a44:	40020430 	.word	0x40020430

08003a48 <ADC1_2_IRQHandler>:
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_JEOS);
 8003a48:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8003a4c:	2240      	movs	r2, #64	; 0x40
 8003a4e:	601a      	str	r2, [r3, #0]
  /* USER CODE END ADC1_2_IRQn 0 */

  // Clear Flags M1
  LL_ADC_ClearFlag_JEOS( ADC1 );

  (void)TSK_HighFrequencyTask();
 8003a50:	f7fe b8b0 	b.w	8001bb4 <TSK_HighFrequencyTask>

08003a54 <TIM1_UP_TIM16_IRQHandler>:
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_ClearFlag_UPDATE(TIM_TypeDef *TIMx)
{
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 8003a54:	4b03      	ldr	r3, [pc, #12]	; (8003a64 <TIM1_UP_TIM16_IRQHandler+0x10>)
 /* USER CODE BEGIN TIMx_UP_M1_IRQn 0 */

 /* USER CODE END  TIMx_UP_M1_IRQn 0 */

    LL_TIM_ClearFlag_UPDATE(TIM1);
    ( void )R3_2_TIMx_UP_IRQHandler(&PWM_Handle_M1);
 8003a56:	4804      	ldr	r0, [pc, #16]	; (8003a68 <TIM1_UP_TIM16_IRQHandler+0x14>)
 8003a58:	f06f 0201 	mvn.w	r2, #1
 8003a5c:	611a      	str	r2, [r3, #16]
 8003a5e:	f005 b9c9 	b.w	8008df4 <R3_2_TIMx_UP_IRQHandler>
 8003a62:	bf00      	nop
 8003a64:	40012c00 	.word	0x40012c00
 8003a68:	2000033c 	.word	0x2000033c

08003a6c <TIM1_BRK_TIM15_IRQHandler>:

 /* USER CODE END  TIMx_UP_M1_IRQn 1 */
}

void TIMx_BRK_M1_IRQHandler(void)
{
 8003a6c:	b508      	push	{r3, lr}
  * @param  TIMx Timer instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_BRK(TIM_TypeDef *TIMx)
{
  return ((READ_BIT(TIMx->SR, TIM_SR_BIF) == (TIM_SR_BIF)) ? 1UL : 0UL);
 8003a6e:	4b0c      	ldr	r3, [pc, #48]	; (8003aa0 <TIM1_BRK_TIM15_IRQHandler+0x34>)
 8003a70:	691a      	ldr	r2, [r3, #16]
 8003a72:	0611      	lsls	r1, r2, #24
 8003a74:	d505      	bpl.n	8003a82 <TIM1_BRK_TIM15_IRQHandler+0x16>
  WRITE_REG(TIMx->SR, ~(TIM_SR_BIF));
 8003a76:	f06f 0280 	mvn.w	r2, #128	; 0x80
    /* Nothing to do */
  }
  else
  {
    LL_TIM_ClearFlag_BRK(TIM1);
    ( void )R3_2_BRK_IRQHandler(&PWM_Handle_M1);
 8003a7a:	480a      	ldr	r0, [pc, #40]	; (8003aa4 <TIM1_BRK_TIM15_IRQHandler+0x38>)
 8003a7c:	611a      	str	r2, [r3, #16]
 8003a7e:	f005 fa23 	bl	8008ec8 <R3_2_BRK_IRQHandler>
  * @param  TIMx Timer instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_BRK2(TIM_TypeDef *TIMx)
{
  return ((READ_BIT(TIMx->SR, TIM_SR_B2IF) == (TIM_SR_B2IF)) ? 1UL : 0UL);
 8003a82:	4b07      	ldr	r3, [pc, #28]	; (8003aa0 <TIM1_BRK_TIM15_IRQHandler+0x34>)
 8003a84:	691a      	ldr	r2, [r3, #16]
 8003a86:	05d2      	lsls	r2, r2, #23
 8003a88:	d505      	bpl.n	8003a96 <TIM1_BRK_TIM15_IRQHandler+0x2a>
  WRITE_REG(TIMx->SR, ~(TIM_SR_B2IF));
 8003a8a:	f46f 7280 	mvn.w	r2, #256	; 0x100
    /* Nothing to do */
  }
  else
  {
    LL_TIM_ClearFlag_BRK2(TIM1);
    ( void )R3_2_BRK2_IRQHandler(&PWM_Handle_M1);
 8003a8e:	4805      	ldr	r0, [pc, #20]	; (8003aa4 <TIM1_BRK_TIM15_IRQHandler+0x38>)
 8003a90:	611a      	str	r2, [r3, #16]
 8003a92:	f005 f9f5 	bl	8008e80 <R3_2_BRK2_IRQHandler>
  MC_Scheduler();

  /* USER CODE BEGIN TIMx_BRK_M1_IRQn 1 */

  /* USER CODE END TIMx_BRK_M1_IRQn 1 */
}
 8003a96:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  MC_Scheduler();
 8003a9a:	f7fe b847 	b.w	8001b2c <MC_Scheduler>
 8003a9e:	bf00      	nop
 8003aa0:	40012c00 	.word	0x40012c00
 8003aa4:	2000033c 	.word	0x2000033c

08003aa8 <TIM4_IRQHandler>:
  * @brief  This function handles TIMx global interrupt request for M1 Speed Sensor.
  * @param  None
  * @retval None
  */
void SPD_TIM_M1_IRQHandler(void)
{
 8003aa8:	b510      	push	{r4, lr}
  /* USER CODE BEGIN SPD_TIM_M1_IRQn 0 */

  /* USER CODE END SPD_TIM_M1_IRQn 0 */

  /* HALL Timer Update IT always enabled, no need to check enable UPDATE state */
  if (0U == LL_TIM_IsActiveFlag_UPDATE(HALL_M1.TIMx))
 8003aaa:	4c0c      	ldr	r4, [pc, #48]	; (8003adc <TIM4_IRQHandler+0x34>)
 8003aac:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  return ((READ_BIT(TIMx->SR, TIM_SR_UIF) == (TIM_SR_UIF)) ? 1UL : 0UL);
 8003aae:	691a      	ldr	r2, [r3, #16]
 8003ab0:	07d1      	lsls	r1, r2, #31
 8003ab2:	d40b      	bmi.n	8003acc <TIM4_IRQHandler+0x24>
  return ((READ_BIT(TIMx->SR, TIM_SR_CC1IF) == (TIM_SR_CC1IF)) ? 1UL : 0UL);
 8003ab4:	691a      	ldr	r2, [r3, #16]
 8003ab6:	0792      	lsls	r2, r2, #30
 8003ab8:	d507      	bpl.n	8003aca <TIM4_IRQHandler+0x22>
  WRITE_REG(TIMx->SR, ~(TIM_SR_CC1IF));
 8003aba:	f06f 0202 	mvn.w	r2, #2
  /* Nothing to do */
  }
  /* USER CODE BEGIN SPD_TIM_M1_IRQn 1 */

  /* USER CODE END SPD_TIM_M1_IRQn 1 */
}
 8003abe:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    (void)HALL_TIMx_CC_IRQHandler(&HALL_M1);
 8003ac2:	4806      	ldr	r0, [pc, #24]	; (8003adc <TIM4_IRQHandler+0x34>)
 8003ac4:	611a      	str	r2, [r3, #16]
 8003ac6:	f003 bdbd 	b.w	8007644 <HALL_TIMx_CC_IRQHandler>
}
 8003aca:	bd10      	pop	{r4, pc}
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 8003acc:	f06f 0201 	mvn.w	r2, #1
 8003ad0:	611a      	str	r2, [r3, #16]
    (void)HALL_TIMx_UP_IRQHandler(&HALL_M1);
 8003ad2:	4620      	mov	r0, r4
 8003ad4:	f003 ff5c 	bl	8007990 <HALL_TIMx_UP_IRQHandler>
 8003ad8:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8003ada:	e7eb      	b.n	8003ab4 <TIM4_IRQHandler+0xc>
 8003adc:	200000dc 	.word	0x200000dc

08003ae0 <DMA2_Channel2_IRQHandler>:
  }
}

__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TC(DMA_TypeDef *DMAx, uint32_t Channel )
{
  return ((NULL == DMAx) ? 0U : ((READ_BIT(DMAx->ISR, (DMA_ISR_TCIF1 << ((Channel-LL_DMA_CHANNEL_1)<<2) )) == (DMA_ISR_TCIF1 << ((Channel-LL_DMA_CHANNEL_1)<<2))) ? 1UL : 0UL));
 8003ae0:	4b04      	ldr	r3, [pc, #16]	; (8003af4 <DMA2_Channel2_IRQHandler+0x14>)
 8003ae2:	681a      	ldr	r2, [r3, #0]
 8003ae4:	0692      	lsls	r2, r2, #26
 8003ae6:	d400      	bmi.n	8003aea <DMA2_Channel2_IRQHandler+0xa>
  }
  /* USER CODE BEGIN MCP_RX_IRQHandler_A 1 */

  /* USER CODE BEGIN MCP_RX_IRQHandler_A 1 */

}
 8003ae8:	4770      	bx	lr
    WRITE_REG (DMAx->IFCR, DMA_IFCR_CTCIF1 << ((Channel-LL_DMA_CHANNEL_1)<<2));
 8003aea:	2220      	movs	r2, #32
    ASPEP_HWDataReceivedIT (&aspepOverUartA);
 8003aec:	4802      	ldr	r0, [pc, #8]	; (8003af8 <DMA2_Channel2_IRQHandler+0x18>)
 8003aee:	605a      	str	r2, [r3, #4]
 8003af0:	f7fd b832 	b.w	8000b58 <ASPEP_HWDataReceivedIT>
 8003af4:	40020400 	.word	0x40020400
 8003af8:	200004bc 	.word	0x200004bc

08003afc <USART2_IRQHandler>:
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_TC(USART_TypeDef *USARTx)
{
  return ((READ_BIT(USARTx->ISR, USART_ISR_TC) == (USART_ISR_TC)) ? 1UL : 0UL);
 8003afc:	4b32      	ldr	r3, [pc, #200]	; (8003bc8 <USART2_IRQHandler+0xcc>)
 8003afe:	69da      	ldr	r2, [r3, #28]
 8003b00:	0650      	lsls	r0, r2, #25
  * @brief  This function handles USART interrupt request.
  * @param  None
  * @retval None
  */
void USARTA_IRQHandler(void)
{
 8003b02:	b510      	push	{r4, lr}
 8003b04:	d509      	bpl.n	8003b1a <USART2_IRQHandler+0x1e>
  * @retval None
  */
__STATIC_INLINE void LL_DMA_DisableChannel(DMA_TypeDef *DMAx, uint32_t Channel)
{
  uint32_t dma_base_addr = (uint32_t)DMAx;
  CLEAR_BIT(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR, DMA_CCR_EN);
 8003b06:	4931      	ldr	r1, [pc, #196]	; (8003bcc <USART2_IRQHandler+0xd0>)
    /* Disable the DMA channel to prepare the next chunck of data*/
    LL_DMA_DisableChannel( DMA_TX_A, DMACH_TX_A );
    LL_USART_ClearFlag_TC (USARTA);
    /* Data Sent by UART*/
    /* Need to free the buffer, and to check pending transfer*/
    ASPEP_HWDataTransmittedIT (&aspepOverUartA);
 8003b08:	4831      	ldr	r0, [pc, #196]	; (8003bd0 <USART2_IRQHandler+0xd4>)
 8003b0a:	680a      	ldr	r2, [r1, #0]
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_ClearFlag_TC(USART_TypeDef *USARTx)
{
  WRITE_REG(USARTx->ICR, USART_ICR_TCCF);
 8003b0c:	2440      	movs	r4, #64	; 0x40
 8003b0e:	f022 0201 	bic.w	r2, r2, #1
 8003b12:	600a      	str	r2, [r1, #0]
 8003b14:	621c      	str	r4, [r3, #32]
 8003b16:	f7fc fe7d 	bl	8000814 <ASPEP_HWDataTransmittedIT>
  return ((READ_BIT(USARTx->ISR, USART_ISR_ORE) == (USART_ISR_ORE)) ? 1UL : 0UL);
 8003b1a:	492b      	ldr	r1, [pc, #172]	; (8003bc8 <USART2_IRQHandler+0xcc>)
 8003b1c:	69cc      	ldr	r4, [r1, #28]
  return ((READ_BIT(USARTx->ISR, USART_ISR_FE) == (USART_ISR_FE)) ? 1UL : 0UL);
 8003b1e:	69cb      	ldr	r3, [r1, #28]
  return ((READ_BIT(USARTx->ISR, USART_ISR_NE) == (USART_ISR_NE)) ? 1UL : 0UL);
 8003b20:	69c8      	ldr	r0, [r1, #28]
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsEnabledIT_ERROR(USART_TypeDef *USARTx)
{
  return ((READ_BIT(USARTx->CR3, USART_CR3_EIE) == (USART_CR3_EIE)) ? 1UL : 0UL);
 8003b22:	688a      	ldr	r2, [r1, #8]
  return ((READ_BIT(USARTx->ISR, USART_ISR_ORE) == (USART_ISR_ORE)) ? 1UL : 0UL);
 8003b24:	f004 0408 	and.w	r4, r4, #8
  return ((READ_BIT(USARTx->ISR, USART_ISR_FE) == (USART_ISR_FE)) ? 1UL : 0UL);
 8003b28:	f003 0302 	and.w	r3, r3, #2
  return ((READ_BIT(USARTx->ISR, USART_ISR_NE) == (USART_ISR_NE)) ? 1UL : 0UL);
 8003b2c:	4323      	orrs	r3, r4
 8003b2e:	f000 0004 	and.w	r0, r0, #4
 8003b32:	4303      	orrs	r3, r0
  test2 = LL_USART_IsActiveFlag_FE (USARTA);
  test3 = LL_USART_IsActiveFlag_NE (USARTA);
  mask = LL_USART_IsEnabledIT_ERROR (USARTA);

  test1 = ( ( test1 | test2 | test3 ) & mask );
  if ( 0U == test1 )
 8003b34:	f002 0201 	and.w	r2, r2, #1
 8003b38:	bf08      	it	eq
 8003b3a:	2200      	moveq	r2, #0
 8003b3c:	b19a      	cbz	r2, 8003b66 <USART2_IRQHandler+0x6a>
  {
    /* Nothing to do */
  }
  else
  { /* Stopping the debugger will generate an OverRun error*/
    WRITE_REG(USARTA->ICR, USART_ICR_FECF|USART_ICR_ORECF|USART_ICR_NECF);
 8003b3e:	230e      	movs	r3, #14
 8003b40:	4a24      	ldr	r2, [pc, #144]	; (8003bd4 <USART2_IRQHandler+0xd8>)
 8003b42:	620b      	str	r3, [r1, #32]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003b44:	e852 3f00 	ldrex	r3, [r2]
  ATOMIC_CLEAR_BIT(USARTx->CR3, USART_CR3_EIE);
 8003b48:	f023 0301 	bic.w	r3, r3, #1
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003b4c:	e842 3100 	strex	r1, r3, [r2]
 8003b50:	2900      	cmp	r1, #0
 8003b52:	d1f7      	bne.n	8003b44 <USART2_IRQHandler+0x48>
 8003b54:	4a1c      	ldr	r2, [pc, #112]	; (8003bc8 <USART2_IRQHandler+0xcc>)
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003b56:	e852 3f00 	ldrex	r3, [r2]
  ATOMIC_SET_BIT(USARTx->CR1, USART_CR1_IDLEIE);
 8003b5a:	f043 0310 	orr.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003b5e:	e842 3100 	strex	r1, r3, [r2]
 8003b62:	2900      	cmp	r1, #0
 8003b64:	d1f7      	bne.n	8003b56 <USART2_IRQHandler+0x5a>
  return ((READ_BIT(USARTx->ISR, USART_ISR_IDLE) == (USART_ISR_IDLE)) ? 1UL : 0UL);
 8003b66:	4a18      	ldr	r2, [pc, #96]	; (8003bc8 <USART2_IRQHandler+0xcc>)
 8003b68:	69d3      	ldr	r3, [r2, #28]
 8003b6a:	06d9      	lsls	r1, r3, #27
 8003b6c:	d52a      	bpl.n	8003bc4 <USART2_IRQHandler+0xc8>
  return ((READ_BIT(USARTx->CR1, USART_CR1_IDLEIE) == (USART_CR1_IDLEIE)) ? 1UL : 0UL);
 8003b6e:	6813      	ldr	r3, [r2, #0]
 8003b70:	06db      	lsls	r3, r3, #27
 8003b72:	d528      	bpl.n	8003bc6 <USART2_IRQHandler+0xca>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003b74:	e852 3f00 	ldrex	r3, [r2]
  ATOMIC_CLEAR_BIT(USARTx->CR1, USART_CR1_IDLEIE);
 8003b78:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003b7c:	e842 3100 	strex	r1, r3, [r2]
 8003b80:	2900      	cmp	r1, #0
 8003b82:	d1f7      	bne.n	8003b74 <USART2_IRQHandler+0x78>
 8003b84:	4b13      	ldr	r3, [pc, #76]	; (8003bd4 <USART2_IRQHandler+0xd8>)
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003b86:	e853 2f00 	ldrex	r2, [r3]
  ATOMIC_SET_BIT(USARTx->CR3, USART_CR3_EIE);
 8003b8a:	f042 0201 	orr.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003b8e:	e843 2100 	strex	r1, r2, [r3]
 8003b92:	2900      	cmp	r1, #0
 8003b94:	d1f7      	bne.n	8003b86 <USART2_IRQHandler+0x8a>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003b96:	e853 2f00 	ldrex	r2, [r3]
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_DisableDMAReq_RX(USART_TypeDef *USARTx)
{
  ATOMIC_CLEAR_BIT(USARTx->CR3, USART_CR3_DMAR);
 8003b9a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003b9e:	e843 2100 	strex	r1, r2, [r3]
 8003ba2:	2900      	cmp	r1, #0
 8003ba4:	d1f7      	bne.n	8003b96 <USART2_IRQHandler+0x9a>
  * @param  USARTx USART Instance
  * @retval Value between Min_Data=0x00 and Max_Data=0xFF
  */
__STATIC_INLINE uint8_t LL_USART_ReceiveData8(USART_TypeDef *USARTx)
{
  return (uint8_t)(READ_BIT(USARTx->RDR, USART_RDR_RDR) & 0xFFU);
 8003ba6:	4a08      	ldr	r2, [pc, #32]	; (8003bc8 <USART2_IRQHandler+0xcc>)
 8003ba8:	6a52      	ldr	r2, [r2, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003baa:	e853 2f00 	ldrex	r2, [r3]
  ATOMIC_SET_BIT(USARTx->CR3, USART_CR3_DMAR);
 8003bae:	f042 0240 	orr.w	r2, r2, #64	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003bb2:	e843 2100 	strex	r1, r2, [r3]
 8003bb6:	2900      	cmp	r1, #0
 8003bb8:	d1f7      	bne.n	8003baa <USART2_IRQHandler+0xae>
  }

  /* USER CODE BEGIN USARTA_IRQn 1 */

  /* USER CODE END USARTA_IRQn 1 */
}
 8003bba:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    ASPEP_HWDMAReset (&aspepOverUartA);
 8003bbe:	4804      	ldr	r0, [pc, #16]	; (8003bd0 <USART2_IRQHandler+0xd4>)
 8003bc0:	f7fd b818 	b.w	8000bf4 <ASPEP_HWDMAReset>
  return ((READ_BIT(USARTx->CR1, USART_CR1_IDLEIE) == (USART_CR1_IDLEIE)) ? 1UL : 0UL);
 8003bc4:	6813      	ldr	r3, [r2, #0]
}
 8003bc6:	bd10      	pop	{r4, pc}
 8003bc8:	40004400 	.word	0x40004400
 8003bcc:	40020430 	.word	0x40020430
 8003bd0:	200004bc 	.word	0x200004bc
 8003bd4:	40004408 	.word	0x40004408

08003bd8 <HardFault_Handler>:
  * @brief  This function handles Hard Fault exception.
  * @param  None
  * @retval None
  */
void HardFault_Handler(void)
{
 8003bd8:	b508      	push	{r3, lr}
 /* USER CODE BEGIN HardFault_IRQn 0 */

 /* USER CODE END HardFault_IRQn 0 */
  TSK_HardwareFaultTask();
 8003bda:	f7fe f8db 	bl	8001d94 <TSK_HardwareFaultTask>

  /* Go to infinite loop when Hard Fault exception occurs */
  while (true)
 8003bde:	e7fe      	b.n	8003bde <HardFault_Handler+0x6>

08003be0 <SysTick_Handler>:
 /* USER CODE END HardFault_IRQn 1 */

}

void SysTick_Handler(void)
{
 8003be0:	b510      	push	{r4, lr}
#ifdef MC_HAL_IS_USED
static uint8_t SystickDividerCounter = SYSTICK_DIVIDER;
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  if (SystickDividerCounter == SYSTICK_DIVIDER)
 8003be2:	4c0a      	ldr	r4, [pc, #40]	; (8003c0c <SysTick_Handler+0x2c>)
 8003be4:	7823      	ldrb	r3, [r4, #0]
 8003be6:	2b02      	cmp	r3, #2
 8003be8:	d006      	beq.n	8003bf8 <SysTick_Handler+0x18>
 8003bea:	3301      	adds	r3, #1
 8003bec:	b2db      	uxtb	r3, r3
  {
    HAL_IncTick();
    HAL_SYSTICK_IRQHandler();
    SystickDividerCounter = 0;
  }
  SystickDividerCounter ++;
 8003bee:	7023      	strb	r3, [r4, #0]
  /* USER CODE END SysTick_IRQn 1 */
    MC_RunMotorControlTasks();

  /* USER CODE BEGIN SysTick_IRQn 2 */
  /* USER CODE END SysTick_IRQn 2 */
}
 8003bf0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    MC_RunMotorControlTasks();
 8003bf4:	f7fe b8c2 	b.w	8001d7c <MC_RunMotorControlTasks>
    HAL_IncTick();
 8003bf8:	f000 f8de 	bl	8003db8 <HAL_IncTick>
    HAL_SYSTICK_IRQHandler();
 8003bfc:	f001 f90a 	bl	8004e14 <HAL_SYSTICK_IRQHandler>
 8003c00:	2301      	movs	r3, #1
  SystickDividerCounter ++;
 8003c02:	7023      	strb	r3, [r4, #0]
}
 8003c04:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    MC_RunMotorControlTasks();
 8003c08:	f7fe b8b8 	b.w	8001d7c <MC_RunMotorControlTasks>
 8003c0c:	20000530 	.word	0x20000530

08003c10 <EXTI15_10_IRQHandler>:
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval @note This bit is set when the selected edge event arrives on the interrupt
  */
__STATIC_INLINE uint32_t LL_EXTI_ReadFlag_0_31(uint32_t ExtiLine)
{
  return (uint32_t)(READ_BIT(EXTI->PR1, ExtiLine));
 8003c10:	4b04      	ldr	r3, [pc, #16]	; (8003c24 <EXTI15_10_IRQHandler+0x14>)
 8003c12:	695a      	ldr	r2, [r3, #20]
  * @brief  This function handles Button IRQ on PIN PC10.
  */
void EXTI15_10_IRQHandler (void)
{
	/* USER CODE BEGIN START_STOP_BTN */
  if (  0U == LL_EXTI_ReadFlag_0_31(LL_EXTI_LINE_10) )
 8003c14:	0552      	lsls	r2, r2, #21
 8003c16:	d400      	bmi.n	8003c1a <EXTI15_10_IRQHandler+0xa>
  {
    LL_EXTI_ClearFlag_0_31 (LL_EXTI_LINE_10);
    ( void )UI_HandleStartStopButton_cb ();
  }

}
 8003c18:	4770      	bx	lr
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_ClearFlag_0_31(uint32_t ExtiLine)
{
  WRITE_REG(EXTI->PR1, ExtiLine);
 8003c1a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003c1e:	615a      	str	r2, [r3, #20]
    ( void )UI_HandleStartStopButton_cb ();
 8003c20:	f7fe b8c8 	b.w	8001db4 <UI_HandleStartStopButton_cb>
 8003c24:	40010400 	.word	0x40010400

08003c28 <UASPEP_INIT>:
  }
  else
  {
#endif
    /* Enable DMA UART */
    LL_USART_ClearFlag_TC(pHandle->USARTx);
 8003c28:	6803      	ldr	r3, [r0, #0]
  WRITE_REG(USARTx->ICR, USART_ICR_TCCF);
 8003c2a:	2240      	movs	r2, #64	; 0x40
{
 8003c2c:	b470      	push	{r4, r5, r6}
 8003c2e:	621a      	str	r2, [r3, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003c30:	e853 2f00 	ldrex	r2, [r3]
  ATOMIC_SET_BIT(USARTx->CR1, USART_CR1_TCIE);
 8003c34:	f042 0240 	orr.w	r2, r2, #64	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003c38:	e843 2100 	strex	r1, r2, [r3]
 8003c3c:	2900      	cmp	r1, #0
 8003c3e:	d1f7      	bne.n	8003c30 <UASPEP_INIT+0x8>
__STATIC_INLINE void LL_USART_EnableDMAReq_TX(USART_TypeDef *USARTx)
 8003c40:	f103 0108 	add.w	r1, r3, #8
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003c44:	e851 2f00 	ldrex	r2, [r1]
  ATOMIC_SET_BIT(USARTx->CR3, USART_CR3_DMAT);
 8003c48:	f042 0280 	orr.w	r2, r2, #128	; 0x80
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003c4c:	e841 2400 	strex	r4, r2, [r1]
 8003c50:	2c00      	cmp	r4, #0
 8003c52:	d1f7      	bne.n	8003c44 <UASPEP_INIT+0x1c>
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetPeriphAddress(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t PeriphAddress)
{
  uint32_t dma_base_addr = (uint32_t)DMAx;
  WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CPAR, PeriphAddress);
 8003c54:	6902      	ldr	r2, [r0, #16]
 8003c56:	4c17      	ldr	r4, [pc, #92]	; (8003cb4 <UASPEP_INIT+0x8c>)
 8003c58:	6881      	ldr	r1, [r0, #8]
 8003c5a:	5ca6      	ldrb	r6, [r4, r2]
  * @retval None
  */
__STATIC_INLINE void LL_DMA_EnableIT_TC(DMA_TypeDef *DMAx, uint32_t Channel)
{
  uint32_t dma_base_addr = (uint32_t)DMAx;
  SET_BIT(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR, DMA_CCR_TCIE);
 8003c5c:	68c5      	ldr	r5, [r0, #12]
 8003c5e:	6842      	ldr	r2, [r0, #4]
 8003c60:	5d65      	ldrb	r5, [r4, r5]
  WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CPAR, PeriphAddress);
 8003c62:	4431      	add	r1, r6
    LL_USART_EnableDMAReq_TX(pHandle->USARTx);

    /* Write the USART_TDR register address in the DMA control register to configure it as
     * the destination of the transfer. */
    //cstat !MISRAC2012-Rule-11.4
    LL_DMA_SetPeriphAddress(pHandle->txDMA, pHandle->txChannel, (uint32_t)&pHandle->USARTx->TDR);
 8003c64:	f103 0628 	add.w	r6, r3, #40	; 0x28
 8003c68:	608e      	str	r6, [r1, #8]
  WRITE_REG(USARTx->ICR, USART_ICR_TCCF);
 8003c6a:	2140      	movs	r1, #64	; 0x40
 8003c6c:	6219      	str	r1, [r3, #32]
  SET_BIT(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR, DMA_CCR_TCIE);
 8003c6e:	5951      	ldr	r1, [r2, r5]
 8003c70:	f041 0102 	orr.w	r1, r1, #2
 8003c74:	5151      	str	r1, [r2, r5]
__STATIC_INLINE void LL_USART_EnableIT_ERROR(USART_TypeDef *USARTx)
 8003c76:	f103 0508 	add.w	r5, r3, #8
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003c7a:	e855 1f00 	ldrex	r1, [r5]
  ATOMIC_SET_BIT(USARTx->CR3, USART_CR3_EIE);
 8003c7e:	f041 0101 	orr.w	r1, r1, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003c82:	e845 1600 	strex	r6, r1, [r5]
 8003c86:	2e00      	cmp	r6, #0
 8003c88:	d1f7      	bne.n	8003c7a <UASPEP_INIT+0x52>
  WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CPAR, PeriphAddress);
 8003c8a:	68c1      	ldr	r1, [r0, #12]
 8003c8c:	5c61      	ldrb	r1, [r4, r1]
 8003c8e:	440a      	add	r2, r1
    LL_USART_EnableIT_ERROR(pHandle->USARTx);

    /* Write the USART_RDR register address in the DMA control register to configure it as
     * the source of the transfer. */
    //cstat !MISRAC2012-Rule-11.4
    LL_DMA_SetPeriphAddress(pHandle->rxDMA, pHandle->rxChannel, (uint32_t)&pHandle->USARTx->RDR);
 8003c90:	f103 0024 	add.w	r0, r3, #36	; 0x24
  WRITE_REG(USARTx->ICR, USART_ICR_TCCF);
 8003c94:	2140      	movs	r1, #64	; 0x40
 8003c96:	6090      	str	r0, [r2, #8]
 8003c98:	f103 0208 	add.w	r2, r3, #8
 8003c9c:	6219      	str	r1, [r3, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003c9e:	e852 3f00 	ldrex	r3, [r2]
  ATOMIC_SET_BIT(USARTx->CR3, USART_CR3_DMAR);
 8003ca2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003ca6:	e842 3100 	strex	r1, r3, [r2]
 8003caa:	2900      	cmp	r1, #0
 8003cac:	d1f7      	bne.n	8003c9e <UASPEP_INIT+0x76>
}
 8003cae:	bc70      	pop	{r4, r5, r6}
 8003cb0:	4770      	bx	lr
 8003cb2:	bf00      	nop
 8003cb4:	080097b0 	.word	0x080097b0

08003cb8 <UASPEP_SEND_PACKET>:
  }
#endif
}

bool UASPEP_SEND_PACKET(void *pHWHandle, void *data, uint16_t length)
{
 8003cb8:	b430      	push	{r4, r5}
  return ((READ_BIT(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR,
 8003cba:	6903      	ldr	r3, [r0, #16]
 8003cbc:	4c0b      	ldr	r4, [pc, #44]	; (8003cec <UASPEP_SEND_PACKET+0x34>)
 8003cbe:	6880      	ldr	r0, [r0, #8]
 8003cc0:	5ce3      	ldrb	r3, [r4, r3]
 8003cc2:	58c4      	ldr	r4, [r0, r3]
  UASPEP_Handle_t *pHandle = (UASPEP_Handle_t *)pHWHandle; //cstat !MISRAC2012-Rule-11.5
  bool result;
  if (0U == LL_DMA_IsEnabledChannel(pHandle->txDMA, pHandle->txChannel))
 8003cc4:	07e4      	lsls	r4, r4, #31
 8003cc6:	eb00 0503 	add.w	r5, r0, r3
 8003cca:	d40c      	bmi.n	8003ce6 <UASPEP_SEND_PACKET+0x2e>
  WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CMAR, MemoryAddress);
 8003ccc:	60e9      	str	r1, [r5, #12]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CNDTR,
 8003cce:	6869      	ldr	r1, [r5, #4]
 8003cd0:	0c09      	lsrs	r1, r1, #16
 8003cd2:	0409      	lsls	r1, r1, #16
 8003cd4:	430a      	orrs	r2, r1
 8003cd6:	606a      	str	r2, [r5, #4]
  SET_BIT(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR, DMA_CCR_EN);
 8003cd8:	58c2      	ldr	r2, [r0, r3]
 8003cda:	f042 0201 	orr.w	r2, r2, #1
 8003cde:	50c2      	str	r2, [r0, r3]
  else
  {
    result = false;
  }
  return result;
}
 8003ce0:	bc30      	pop	{r4, r5}
    result = true;
 8003ce2:	2001      	movs	r0, #1
}
 8003ce4:	4770      	bx	lr
    result = false;
 8003ce6:	2000      	movs	r0, #0
}
 8003ce8:	bc30      	pop	{r4, r5}
 8003cea:	4770      	bx	lr
 8003cec:	080097b0 	.word	0x080097b0

08003cf0 <UASPEP_RECEIVE_BUFFER>:

void UASPEP_RECEIVE_BUFFER(void *pHWHandle, void* buffer, uint16_t length)
{
 8003cf0:	b430      	push	{r4, r5}
  CLEAR_BIT(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR, DMA_CCR_EN);
 8003cf2:	68c3      	ldr	r3, [r0, #12]
 8003cf4:	4d09      	ldr	r5, [pc, #36]	; (8003d1c <UASPEP_RECEIVE_BUFFER+0x2c>)
 8003cf6:	6844      	ldr	r4, [r0, #4]
 8003cf8:	5ce8      	ldrb	r0, [r5, r3]
 8003cfa:	5823      	ldr	r3, [r4, r0]
 8003cfc:	1825      	adds	r5, r4, r0
 8003cfe:	f023 0301 	bic.w	r3, r3, #1
 8003d02:	5023      	str	r3, [r4, r0]
  WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CMAR, MemoryAddress);
 8003d04:	60e9      	str	r1, [r5, #12]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CNDTR,
 8003d06:	686b      	ldr	r3, [r5, #4]
 8003d08:	0c1b      	lsrs	r3, r3, #16
 8003d0a:	041b      	lsls	r3, r3, #16
 8003d0c:	431a      	orrs	r2, r3
 8003d0e:	606a      	str	r2, [r5, #4]
  SET_BIT(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR, DMA_CCR_EN);
 8003d10:	5823      	ldr	r3, [r4, r0]
 8003d12:	f043 0301 	orr.w	r3, r3, #1
 8003d16:	5023      	str	r3, [r4, r0]
  LL_DMA_DisableChannel(pHandle->rxDMA, pHandle->rxChannel);
  //cstat !MISRAC2012-Rule-11.4 !MISRAC2012-Rule-11.6
  LL_DMA_SetMemoryAddress(pHandle->rxDMA, pHandle->rxChannel, (uint32_t)buffer);
  LL_DMA_SetDataLength(pHandle->rxDMA, pHandle->rxChannel, length);
  LL_DMA_EnableChannel(pHandle->rxDMA, pHandle->rxChannel);
}
 8003d18:	bc30      	pop	{r4, r5}
 8003d1a:	4770      	bx	lr
 8003d1c:	080097b0 	.word	0x080097b0

08003d20 <UASPEP_IDLE_ENABLE>:

void UASPEP_IDLE_ENABLE(void *pHWHandle)
{
  UASPEP_Handle_t *pHandle = (UASPEP_Handle_t *)pHWHandle; //cstat !MISRAC2012-Rule-11.5
  LL_USART_ClearFlag_IDLE(pHandle->USARTx);
 8003d20:	6802      	ldr	r2, [r0, #0]
  WRITE_REG(USARTx->ICR, USART_ICR_IDLECF);
 8003d22:	2310      	movs	r3, #16
 8003d24:	6213      	str	r3, [r2, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003d26:	e852 3f00 	ldrex	r3, [r2]
  ATOMIC_SET_BIT(USARTx->CR1, USART_CR1_IDLEIE);
 8003d2a:	f043 0310 	orr.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003d2e:	e842 3100 	strex	r1, r3, [r2]
 8003d32:	2900      	cmp	r1, #0
 8003d34:	d1f7      	bne.n	8003d26 <UASPEP_IDLE_ENABLE+0x6>
  LL_USART_EnableIT_IDLE(pHandle->USARTx);
}
 8003d36:	4770      	bx	lr

08003d38 <SystemInit>:

void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8003d38:	4a03      	ldr	r2, [pc, #12]	; (8003d48 <SystemInit+0x10>)
 8003d3a:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8003d3e:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8003d42:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003d46:	4770      	bx	lr
 8003d48:	e000ed00 	.word	0xe000ed00

08003d4c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003d4c:	b538      	push	{r3, r4, r5, lr}
  HAL_StatusTypeDef  status = HAL_OK;

  if (uwTickFreq != 0U)
 8003d4e:	4b0f      	ldr	r3, [pc, #60]	; (8003d8c <HAL_InitTick+0x40>)
 8003d50:	681b      	ldr	r3, [r3, #0]
 8003d52:	b90b      	cbnz	r3, 8003d58 <HAL_InitTick+0xc>
      status = HAL_ERROR;
    }
  }
  else
  {
    status = HAL_ERROR;
 8003d54:	2001      	movs	r0, #1
  }

  /* Return function status */
  return status;
}
 8003d56:	bd38      	pop	{r3, r4, r5, pc}
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8003d58:	490d      	ldr	r1, [pc, #52]	; (8003d90 <HAL_InitTick+0x44>)
 8003d5a:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8003d5e:	4605      	mov	r5, r0
 8003d60:	fbb2 f3f3 	udiv	r3, r2, r3
 8003d64:	6808      	ldr	r0, [r1, #0]
 8003d66:	fbb0 f0f3 	udiv	r0, r0, r3
 8003d6a:	f001 f837 	bl	8004ddc <HAL_SYSTICK_Config>
 8003d6e:	4604      	mov	r4, r0
 8003d70:	2800      	cmp	r0, #0
 8003d72:	d1ef      	bne.n	8003d54 <HAL_InitTick+0x8>
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003d74:	2d0f      	cmp	r5, #15
 8003d76:	d8ed      	bhi.n	8003d54 <HAL_InitTick+0x8>
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003d78:	4602      	mov	r2, r0
 8003d7a:	4629      	mov	r1, r5
 8003d7c:	f04f 30ff 	mov.w	r0, #4294967295
 8003d80:	f000 ffe6 	bl	8004d50 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8003d84:	4b03      	ldr	r3, [pc, #12]	; (8003d94 <HAL_InitTick+0x48>)
 8003d86:	4620      	mov	r0, r4
 8003d88:	601d      	str	r5, [r3, #0]
}
 8003d8a:	bd38      	pop	{r3, r4, r5, pc}
 8003d8c:	20000538 	.word	0x20000538
 8003d90:	20000534 	.word	0x20000534
 8003d94:	2000053c 	.word	0x2000053c

08003d98 <HAL_Init>:
{
 8003d98:	b510      	push	{r4, lr}
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003d9a:	2003      	movs	r0, #3
 8003d9c:	f000 ffc4 	bl	8004d28 <HAL_NVIC_SetPriorityGrouping>
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8003da0:	2004      	movs	r0, #4
 8003da2:	f7ff ffd3 	bl	8003d4c <HAL_InitTick>
 8003da6:	b110      	cbz	r0, 8003dae <HAL_Init+0x16>
    status = HAL_ERROR;
 8003da8:	2401      	movs	r4, #1
}
 8003daa:	4620      	mov	r0, r4
 8003dac:	bd10      	pop	{r4, pc}
 8003dae:	4604      	mov	r4, r0
    HAL_MspInit();
 8003db0:	f7ff fb76 	bl	80034a0 <HAL_MspInit>
}
 8003db4:	4620      	mov	r0, r4
 8003db6:	bd10      	pop	{r4, pc}

08003db8 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8003db8:	4a03      	ldr	r2, [pc, #12]	; (8003dc8 <HAL_IncTick+0x10>)
 8003dba:	4904      	ldr	r1, [pc, #16]	; (8003dcc <HAL_IncTick+0x14>)
 8003dbc:	6813      	ldr	r3, [r2, #0]
 8003dbe:	6809      	ldr	r1, [r1, #0]
 8003dc0:	440b      	add	r3, r1
 8003dc2:	6013      	str	r3, [r2, #0]
}
 8003dc4:	4770      	bx	lr
 8003dc6:	bf00      	nop
 8003dc8:	20001cc4 	.word	0x20001cc4
 8003dcc:	20000538 	.word	0x20000538

08003dd0 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8003dd0:	4b01      	ldr	r3, [pc, #4]	; (8003dd8 <HAL_GetTick+0x8>)
 8003dd2:	6818      	ldr	r0, [r3, #0]
}
 8003dd4:	4770      	bx	lr
 8003dd6:	bf00      	nop
 8003dd8:	20001cc4 	.word	0x20001cc4

08003ddc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003ddc:	b538      	push	{r3, r4, r5, lr}
 8003dde:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8003de0:	f7ff fff6 	bl	8003dd0 <HAL_GetTick>
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003de4:	1c63      	adds	r3, r4, #1
  uint32_t tickstart = HAL_GetTick();
 8003de6:	4605      	mov	r5, r0
  if (wait < HAL_MAX_DELAY)
 8003de8:	d002      	beq.n	8003df0 <HAL_Delay+0x14>
  {
    wait += (uint32_t)(uwTickFreq);
 8003dea:	4b04      	ldr	r3, [pc, #16]	; (8003dfc <HAL_Delay+0x20>)
 8003dec:	681b      	ldr	r3, [r3, #0]
 8003dee:	441c      	add	r4, r3
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8003df0:	f7ff ffee 	bl	8003dd0 <HAL_GetTick>
 8003df4:	1b43      	subs	r3, r0, r5
 8003df6:	42a3      	cmp	r3, r4
 8003df8:	d3fa      	bcc.n	8003df0 <HAL_Delay+0x14>
  {
  }
}
 8003dfa:	bd38      	pop	{r3, r4, r5, pc}
 8003dfc:	20000538 	.word	0x20000538

08003e00 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8003e00:	b570      	push	{r4, r5, r6, lr}
 8003e02:	b082      	sub	sp, #8
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8003e04:	2300      	movs	r3, #0
 8003e06:	9301      	str	r3, [sp, #4]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 8003e08:	2800      	cmp	r0, #0
 8003e0a:	f000 80cb 	beq.w	8003fa4 <HAL_ADC_Init+0x1a4>
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8003e0e:	6dc5      	ldr	r5, [r0, #92]	; 0x5c
 8003e10:	4604      	mov	r4, r0
 8003e12:	2d00      	cmp	r5, #0
 8003e14:	f000 8094 	beq.w	8003f40 <HAL_ADC_Init+0x140>
    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8003e18:	6822      	ldr	r2, [r4, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8003e1a:	6893      	ldr	r3, [r2, #8]
 8003e1c:	009d      	lsls	r5, r3, #2
 8003e1e:	d505      	bpl.n	8003e2c <HAL_ADC_Init+0x2c>
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8003e20:	6893      	ldr	r3, [r2, #8]
 8003e22:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 8003e26:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8003e2a:	6093      	str	r3, [r2, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8003e2c:	6893      	ldr	r3, [r2, #8]
 8003e2e:	00d8      	lsls	r0, r3, #3
 8003e30:	d419      	bmi.n	8003e66 <HAL_ADC_Init+0x66>
    LL_ADC_EnableInternalRegulator(hadc->Instance);

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003e32:	4b71      	ldr	r3, [pc, #452]	; (8003ff8 <HAL_ADC_Init+0x1f8>)
 8003e34:	4871      	ldr	r0, [pc, #452]	; (8003ffc <HAL_ADC_Init+0x1fc>)
 8003e36:	681b      	ldr	r3, [r3, #0]
  MODIFY_REG(ADCx->CR,
 8003e38:	6891      	ldr	r1, [r2, #8]
 8003e3a:	099b      	lsrs	r3, r3, #6
 8003e3c:	fba0 0303 	umull	r0, r3, r0, r3
 8003e40:	099b      	lsrs	r3, r3, #6
 8003e42:	f021 4110 	bic.w	r1, r1, #2415919104	; 0x90000000
 8003e46:	3301      	adds	r3, #1
 8003e48:	f021 013f 	bic.w	r1, r1, #63	; 0x3f
 8003e4c:	005b      	lsls	r3, r3, #1
 8003e4e:	f041 5180 	orr.w	r1, r1, #268435456	; 0x10000000
 8003e52:	6091      	str	r1, [r2, #8]
 8003e54:	9301      	str	r3, [sp, #4]
    while (wait_loop_index != 0UL)
 8003e56:	9b01      	ldr	r3, [sp, #4]
 8003e58:	b12b      	cbz	r3, 8003e66 <HAL_ADC_Init+0x66>
    {
      wait_loop_index--;
 8003e5a:	9b01      	ldr	r3, [sp, #4]
 8003e5c:	3b01      	subs	r3, #1
 8003e5e:	9301      	str	r3, [sp, #4]
    while (wait_loop_index != 0UL)
 8003e60:	9b01      	ldr	r3, [sp, #4]
 8003e62:	2b00      	cmp	r3, #0
 8003e64:	d1f9      	bne.n	8003e5a <HAL_ADC_Init+0x5a>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8003e66:	6893      	ldr	r3, [r2, #8]
 8003e68:	00d9      	lsls	r1, r3, #3
 8003e6a:	d45b      	bmi.n	8003f24 <HAL_ADC_Init+0x124>
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003e6c:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8003e6e:	f043 0310 	orr.w	r3, r3, #16
 8003e72:	65e3      	str	r3, [r4, #92]	; 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003e74:	6e23      	ldr	r3, [r4, #96]	; 0x60
 8003e76:	f043 0301 	orr.w	r3, r3, #1
 8003e7a:	6623      	str	r3, [r4, #96]	; 0x60
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8003e7c:	6893      	ldr	r3, [r2, #8]
 8003e7e:	f013 0f04 	tst.w	r3, #4

    tmp_hal_status = HAL_ERROR;
 8003e82:	f04f 0001 	mov.w	r0, #1
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8003e86:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8003e88:	d153      	bne.n	8003f32 <HAL_ADC_Init+0x132>
 8003e8a:	06db      	lsls	r3, r3, #27
 8003e8c:	d451      	bmi.n	8003f32 <HAL_ADC_Init+0x132>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003e8e:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8003e90:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8003e94:	f043 0302 	orr.w	r3, r3, #2
 8003e98:	65e3      	str	r3, [r4, #92]	; 0x5c
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8003e9a:	6893      	ldr	r3, [r2, #8]
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003e9c:	07de      	lsls	r6, r3, #31
 8003e9e:	d40e      	bmi.n	8003ebe <HAL_ADC_Init+0xbe>
 8003ea0:	4b57      	ldr	r3, [pc, #348]	; (8004000 <HAL_ADC_Init+0x200>)
 8003ea2:	f04f 41a0 	mov.w	r1, #1342177280	; 0x50000000
 8003ea6:	6889      	ldr	r1, [r1, #8]
 8003ea8:	689b      	ldr	r3, [r3, #8]
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8003eaa:	430b      	orrs	r3, r1
 8003eac:	07dd      	lsls	r5, r3, #31
 8003eae:	d406      	bmi.n	8003ebe <HAL_ADC_Init+0xbe>
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8003eb0:	4954      	ldr	r1, [pc, #336]	; (8004004 <HAL_ADC_Init+0x204>)
 8003eb2:	6865      	ldr	r5, [r4, #4]
 8003eb4:	688b      	ldr	r3, [r1, #8]
 8003eb6:	f423 137c 	bic.w	r3, r3, #4128768	; 0x3f0000
 8003eba:	432b      	orrs	r3, r5
 8003ebc:	608b      	str	r3, [r1, #8]
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
                hadc->Init.Overrun                                                     |
                hadc->Init.DataAlign                                                   |
 8003ebe:	e9d4 1502 	ldrd	r1, r5, [r4, #8]
 8003ec2:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8003ec4:	432b      	orrs	r3, r5
 8003ec6:	430b      	orrs	r3, r1
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8003ec8:	7f65      	ldrb	r5, [r4, #29]
                hadc->Init.Resolution                                                  |
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8003eca:	f894 1024 	ldrb.w	r1, [r4, #36]	; 0x24
                hadc->Init.DataAlign                                                   |
 8003ece:	ea43 3345 	orr.w	r3, r3, r5, lsl #13

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8003ed2:	2901      	cmp	r1, #1
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8003ed4:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8003ed8:	d05f      	beq.n	8003f9a <HAL_ADC_Init+0x19a>
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8003eda:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 8003edc:	b121      	cbz	r1, 8003ee8 <HAL_ADC_Init+0xe8>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
                  | hadc->Init.ExternalTrigConvEdge
 8003ede:	6b25      	ldr	r5, [r4, #48]	; 0x30
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8003ee0:	f401 7178 	and.w	r1, r1, #992	; 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 8003ee4:	4329      	orrs	r1, r5
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8003ee6:	430b      	orrs	r3, r1
                 );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 8003ee8:	68d6      	ldr	r6, [r2, #12]
 8003eea:	4947      	ldr	r1, [pc, #284]	; (8004008 <HAL_ADC_Init+0x208>)

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 8003eec:	6b65      	ldr	r5, [r4, #52]	; 0x34
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 8003eee:	4031      	ands	r1, r6
 8003ef0:	430b      	orrs	r3, r1
 8003ef2:	60d3      	str	r3, [r2, #12]
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 8003ef4:	6913      	ldr	r3, [r2, #16]
 8003ef6:	f023 6340 	bic.w	r3, r3, #201326592	; 0xc000000
 8003efa:	432b      	orrs	r3, r5
 8003efc:	6113      	str	r3, [r2, #16]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8003efe:	6893      	ldr	r3, [r2, #8]
 8003f00:	0759      	lsls	r1, r3, #29
 8003f02:	d523      	bpl.n	8003f4c <HAL_ADC_Init+0x14c>
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8003f04:	6893      	ldr	r3, [r2, #8]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8003f06:	6963      	ldr	r3, [r4, #20]
 8003f08:	2b01      	cmp	r3, #1
 8003f0a:	d04e      	beq.n	8003faa <HAL_ADC_Init+0x1aa>
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8003f0c:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8003f0e:	f023 030f 	bic.w	r3, r3, #15
 8003f12:	6313      	str	r3, [r2, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8003f14:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8003f16:	f023 0303 	bic.w	r3, r3, #3
 8003f1a:	f043 0301 	orr.w	r3, r3, #1
 8003f1e:	65e3      	str	r3, [r4, #92]	; 0x5c
    tmp_hal_status = HAL_ERROR;
  }

  /* Return function status */
  return tmp_hal_status;
}
 8003f20:	b002      	add	sp, #8
 8003f22:	bd70      	pop	{r4, r5, r6, pc}
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8003f24:	6893      	ldr	r3, [r2, #8]
 8003f26:	f013 0f04 	tst.w	r3, #4
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003f2a:	f04f 0000 	mov.w	r0, #0
  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8003f2e:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8003f30:	d0ab      	beq.n	8003e8a <HAL_ADC_Init+0x8a>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003f32:	6de3      	ldr	r3, [r4, #92]	; 0x5c
    tmp_hal_status = HAL_ERROR;
 8003f34:	2001      	movs	r0, #1
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003f36:	f043 0310 	orr.w	r3, r3, #16
 8003f3a:	65e3      	str	r3, [r4, #92]	; 0x5c
}
 8003f3c:	b002      	add	sp, #8
 8003f3e:	bd70      	pop	{r4, r5, r6, pc}
    HAL_ADC_MspInit(hadc);
 8003f40:	f7ff face 	bl	80034e0 <HAL_ADC_MspInit>
    ADC_CLEAR_ERRORCODE(hadc);
 8003f44:	6625      	str	r5, [r4, #96]	; 0x60
    hadc->Lock = HAL_UNLOCKED;
 8003f46:	f884 5058 	strb.w	r5, [r4, #88]	; 0x58
 8003f4a:	e765      	b.n	8003e18 <HAL_ADC_Init+0x18>
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8003f4c:	6893      	ldr	r3, [r2, #8]
 8003f4e:	071b      	lsls	r3, r3, #28
 8003f50:	d4d9      	bmi.n	8003f06 <HAL_ADC_Init+0x106>
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8003f52:	68d1      	ldr	r1, [r2, #12]
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8003f54:	f894 3038 	ldrb.w	r3, [r4, #56]	; 0x38
                 ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8003f58:	7f26      	ldrb	r6, [r4, #28]
      if (hadc->Init.GainCompensation != 0UL)
 8003f5a:	6925      	ldr	r5, [r4, #16]
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8003f5c:	f421 4180 	bic.w	r1, r1, #16384	; 0x4000
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8003f60:	005b      	lsls	r3, r3, #1
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8003f62:	f021 0102 	bic.w	r1, r1, #2
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8003f66:	ea43 3386 	orr.w	r3, r3, r6, lsl #14
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8003f6a:	430b      	orrs	r3, r1
 8003f6c:	60d3      	str	r3, [r2, #12]
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8003f6e:	6913      	ldr	r3, [r2, #16]
      if (hadc->Init.GainCompensation != 0UL)
 8003f70:	bb1d      	cbnz	r5, 8003fba <HAL_ADC_Init+0x1ba>
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8003f72:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003f76:	6113      	str	r3, [r2, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 8003f78:	f8d2 30c0 	ldr.w	r3, [r2, #192]	; 0xc0
 8003f7c:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8003f80:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8003f84:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
      if (hadc->Init.OversamplingMode == ENABLE)
 8003f88:	f894 3040 	ldrb.w	r3, [r4, #64]	; 0x40
 8003f8c:	2b01      	cmp	r3, #1
 8003f8e:	d021      	beq.n	8003fd4 <HAL_ADC_Init+0x1d4>
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8003f90:	6913      	ldr	r3, [r2, #16]
 8003f92:	f023 0301 	bic.w	r3, r3, #1
 8003f96:	6113      	str	r3, [r2, #16]
 8003f98:	e7b5      	b.n	8003f06 <HAL_ADC_Init+0x106>
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8003f9a:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 8003f9c:	3901      	subs	r1, #1
 8003f9e:	ea43 4341 	orr.w	r3, r3, r1, lsl #17
 8003fa2:	e79a      	b.n	8003eda <HAL_ADC_Init+0xda>
    return HAL_ERROR;
 8003fa4:	2001      	movs	r0, #1
}
 8003fa6:	b002      	add	sp, #8
 8003fa8:	bd70      	pop	{r4, r5, r6, pc}
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8003faa:	6b11      	ldr	r1, [r2, #48]	; 0x30
 8003fac:	6a23      	ldr	r3, [r4, #32]
 8003fae:	f021 010f 	bic.w	r1, r1, #15
 8003fb2:	3b01      	subs	r3, #1
 8003fb4:	430b      	orrs	r3, r1
 8003fb6:	6313      	str	r3, [r2, #48]	; 0x30
 8003fb8:	e7ac      	b.n	8003f14 <HAL_ADC_Init+0x114>
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8003fba:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003fbe:	6113      	str	r3, [r2, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 8003fc0:	f8d2 30c0 	ldr.w	r3, [r2, #192]	; 0xc0
 8003fc4:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8003fc8:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8003fcc:	432b      	orrs	r3, r5
 8003fce:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
 8003fd2:	e7d9      	b.n	8003f88 <HAL_ADC_Init+0x188>
        MODIFY_REG(hadc->Instance->CFGR2,
 8003fd4:	e9d4 3611 	ldrd	r3, r6, [r4, #68]	; 0x44
 8003fd8:	6911      	ldr	r1, [r2, #16]
 8003fda:	6ce5      	ldr	r5, [r4, #76]	; 0x4c
 8003fdc:	f421 61ff 	bic.w	r1, r1, #2040	; 0x7f8
 8003fe0:	f021 0104 	bic.w	r1, r1, #4
 8003fe4:	4333      	orrs	r3, r6
 8003fe6:	430b      	orrs	r3, r1
 8003fe8:	6d21      	ldr	r1, [r4, #80]	; 0x50
 8003fea:	432b      	orrs	r3, r5
 8003fec:	430b      	orrs	r3, r1
 8003fee:	f043 0301 	orr.w	r3, r3, #1
 8003ff2:	6113      	str	r3, [r2, #16]
 8003ff4:	e787      	b.n	8003f06 <HAL_ADC_Init+0x106>
 8003ff6:	bf00      	nop
 8003ff8:	20000534 	.word	0x20000534
 8003ffc:	053e2d63 	.word	0x053e2d63
 8004000:	50000100 	.word	0x50000100
 8004004:	50000300 	.word	0x50000300
 8004008:	fff04007 	.word	0xfff04007

0800400c <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 800400c:	b5f0      	push	{r4, r5, r6, r7, lr}
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, sConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 800400e:	f890 2058 	ldrb.w	r2, [r0, #88]	; 0x58
{
 8004012:	b083      	sub	sp, #12
 8004014:	4603      	mov	r3, r0
  __HAL_LOCK(hadc);
 8004016:	2a01      	cmp	r2, #1
  __IO uint32_t wait_loop_index = 0UL;
 8004018:	f04f 0000 	mov.w	r0, #0
 800401c:	9001      	str	r0, [sp, #4]
  __HAL_LOCK(hadc);
 800401e:	f000 8143 	beq.w	80042a8 <HAL_ADC_ConfigChannel+0x29c>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8004022:	681a      	ldr	r2, [r3, #0]
  __HAL_LOCK(hadc);
 8004024:	2001      	movs	r0, #1
 8004026:	f883 0058 	strb.w	r0, [r3, #88]	; 0x58
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800402a:	6894      	ldr	r4, [r2, #8]
 800402c:	0766      	lsls	r6, r4, #29
 800402e:	d43c      	bmi.n	80040aa <HAL_ADC_ConfigChannel+0x9e>
  MODIFY_REG(*preg,
 8004030:	e9d1 0400 	ldrd	r0, r4, [r1]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8004034:	09a6      	lsrs	r6, r4, #6
 8004036:	f102 0530 	add.w	r5, r2, #48	; 0x30
 800403a:	f006 060c 	and.w	r6, r6, #12
  MODIFY_REG(*preg,
 800403e:	f004 041f 	and.w	r4, r4, #31
 8004042:	5977      	ldr	r7, [r6, r5]
 8004044:	f04f 0c1f 	mov.w	ip, #31
 8004048:	fa0c fc04 	lsl.w	ip, ip, r4
 800404c:	f3c0 6084 	ubfx	r0, r0, #26, #5
 8004050:	ea27 070c 	bic.w	r7, r7, ip
 8004054:	40a0      	lsls	r0, r4
 8004056:	4338      	orrs	r0, r7
 8004058:	5170      	str	r0, [r6, r5]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800405a:	6890      	ldr	r0, [r2, #8]
 800405c:	0745      	lsls	r5, r0, #29
 800405e:	d544      	bpl.n	80040ea <HAL_ADC_ConfigChannel+0xde>
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8004060:	6890      	ldr	r0, [r2, #8]
 8004062:	6808      	ldr	r0, [r1, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8004064:	6894      	ldr	r4, [r2, #8]
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8004066:	07e4      	lsls	r4, r4, #31
 8004068:	d530      	bpl.n	80040cc <HAL_ADC_ConfigChannel+0xc0>
 800406a:	4604      	mov	r4, r0
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 800406c:	49c2      	ldr	r1, [pc, #776]	; (8004378 <HAL_ADC_ConfigChannel+0x36c>)
 800406e:	420c      	tst	r4, r1
 8004070:	d02a      	beq.n	80040c8 <HAL_ADC_ConfigChannel+0xbc>
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 8004072:	49c2      	ldr	r1, [pc, #776]	; (800437c <HAL_ADC_ConfigChannel+0x370>)
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 8004074:	4dc2      	ldr	r5, [pc, #776]	; (8004380 <HAL_ADC_ConfigChannel+0x374>)
 8004076:	6888      	ldr	r0, [r1, #8]
 8004078:	42ac      	cmp	r4, r5
 800407a:	f000 76e0 	and.w	r6, r0, #29360128	; 0x1c00000
 800407e:	d01d      	beq.n	80040bc <HAL_ADC_ConfigChannel+0xb0>
 8004080:	4dc0      	ldr	r5, [pc, #768]	; (8004384 <HAL_ADC_ConfigChannel+0x378>)
 8004082:	42ac      	cmp	r4, r5
 8004084:	d01a      	beq.n	80040bc <HAL_ADC_ConfigChannel+0xb0>
          {
            wait_loop_index--;
          }
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8004086:	4dc0      	ldr	r5, [pc, #768]	; (8004388 <HAL_ADC_ConfigChannel+0x37c>)
 8004088:	42ac      	cmp	r4, r5
 800408a:	f040 813f 	bne.w	800430c <HAL_ADC_ConfigChannel+0x300>
 800408e:	f010 7080 	ands.w	r0, r0, #16777216	; 0x1000000
 8004092:	d119      	bne.n	80040c8 <HAL_ADC_ConfigChannel+0xbc>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8004094:	4cbd      	ldr	r4, [pc, #756]	; (800438c <HAL_ADC_ConfigChannel+0x380>)
 8004096:	42a2      	cmp	r2, r4
 8004098:	d016      	beq.n	80040c8 <HAL_ADC_ConfigChannel+0xbc>
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 800409a:	688a      	ldr	r2, [r1, #8]
 800409c:	f022 72e0 	bic.w	r2, r2, #29360128	; 0x1c00000
 80040a0:	4316      	orrs	r6, r2
 80040a2:	f046 7680 	orr.w	r6, r6, #16777216	; 0x1000000
 80040a6:	608e      	str	r6, [r1, #8]
}
 80040a8:	e003      	b.n	80040b2 <HAL_ADC_ConfigChannel+0xa6>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80040aa:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80040ac:	f042 0220 	orr.w	r2, r2, #32
 80040b0:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80040b2:	2200      	movs	r2, #0
 80040b4:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Return function status */
  return tmp_hal_status;
}
 80040b8:	b003      	add	sp, #12
 80040ba:	bdf0      	pop	{r4, r5, r6, r7, pc}
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 80040bc:	0201      	lsls	r1, r0, #8
 80040be:	d403      	bmi.n	80040c8 <HAL_ADC_ConfigChannel+0xbc>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80040c0:	f1b2 4fa0 	cmp.w	r2, #1342177280	; 0x50000000
 80040c4:	f000 8103 	beq.w	80042ce <HAL_ADC_ConfigChannel+0x2c2>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80040c8:	2000      	movs	r0, #0
 80040ca:	e7f2      	b.n	80040b2 <HAL_ADC_ConfigChannel+0xa6>
  if (SingleDiff == LL_ADC_DIFFERENTIAL_ENDED)
 80040cc:	4db0      	ldr	r5, [pc, #704]	; (8004390 <HAL_ADC_ConfigChannel+0x384>)
 80040ce:	68ce      	ldr	r6, [r1, #12]
 80040d0:	42ae      	cmp	r6, r5
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 80040d2:	4604      	mov	r4, r0
 80040d4:	f000 8092 	beq.w	80041fc <HAL_ADC_ConfigChannel+0x1f0>
    CLEAR_BIT(ADCx->DIFSEL,
 80040d8:	f8d2 10b0 	ldr.w	r1, [r2, #176]	; 0xb0
 80040dc:	f3c0 0012 	ubfx	r0, r0, #0, #19
 80040e0:	ea21 0100 	bic.w	r1, r1, r0
 80040e4:	f8c2 10b0 	str.w	r1, [r2, #176]	; 0xb0
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 80040e8:	e7c0      	b.n	800406c <HAL_ADC_ConfigChannel+0x60>
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80040ea:	6890      	ldr	r0, [r2, #8]
 80040ec:	f010 0008 	ands.w	r0, r0, #8
 80040f0:	f040 8082 	bne.w	80041f8 <HAL_ADC_ConfigChannel+0x1ec>
      if (sConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 80040f4:	688c      	ldr	r4, [r1, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 80040f6:	680e      	ldr	r6, [r1, #0]
      if (sConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 80040f8:	f1b4 4f00 	cmp.w	r4, #2147483648	; 0x80000000
 80040fc:	f000 811a 	beq.w	8004334 <HAL_ADC_ConfigChannel+0x328>
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8004100:	ea4f 5cd6 	mov.w	ip, r6, lsr #23
 8004104:	f00c 0c04 	and.w	ip, ip, #4
 8004108:	f102 0714 	add.w	r7, r2, #20
  MODIFY_REG(*preg,
 800410c:	f3c6 5604 	ubfx	r6, r6, #20, #5
 8004110:	f85c 5007 	ldr.w	r5, [ip, r7]
 8004114:	f04f 0e07 	mov.w	lr, #7
 8004118:	fa0e fe06 	lsl.w	lr, lr, r6
 800411c:	40b4      	lsls	r4, r6
 800411e:	ea25 050e 	bic.w	r5, r5, lr
 8004122:	432c      	orrs	r4, r5
 8004124:	f84c 4007 	str.w	r4, [ip, r7]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8004128:	6954      	ldr	r4, [r2, #20]
 800412a:	f024 4400 	bic.w	r4, r4, #2147483648	; 0x80000000
 800412e:	6154      	str	r4, [r2, #20]
      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8004130:	f8d1 c010 	ldr.w	ip, [r1, #16]
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8004134:	68d6      	ldr	r6, [r2, #12]
      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8004136:	f1bc 0f04 	cmp.w	ip, #4
 800413a:	d02e      	beq.n	800419a <HAL_ADC_ConfigChannel+0x18e>
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800413c:	f102 0460 	add.w	r4, r2, #96	; 0x60
  MODIFY_REG(*preg,
 8004140:	f8df e25c 	ldr.w	lr, [pc, #604]	; 80043a0 <HAL_ADC_ConfigChannel+0x394>
 8004144:	f854 502c 	ldr.w	r5, [r4, ip, lsl #2]
 8004148:	680f      	ldr	r7, [r1, #0]
 800414a:	ea05 0e0e 	and.w	lr, r5, lr
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 800414e:	f3c6 06c1 	ubfx	r6, r6, #3, #2
 8004152:	694d      	ldr	r5, [r1, #20]
 8004154:	0076      	lsls	r6, r6, #1
 8004156:	f007 47f8 	and.w	r7, r7, #2080374784	; 0x7c000000
 800415a:	40b5      	lsls	r5, r6
 800415c:	ea47 070e 	orr.w	r7, r7, lr
 8004160:	433d      	orrs	r5, r7
 8004162:	f045 4500 	orr.w	r5, r5, #2147483648	; 0x80000000
 8004166:	f844 502c 	str.w	r5, [r4, ip, lsl #2]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800416a:	690f      	ldr	r7, [r1, #16]
  MODIFY_REG(*preg,
 800416c:	698e      	ldr	r6, [r1, #24]
 800416e:	f854 5027 	ldr.w	r5, [r4, r7, lsl #2]
 8004172:	f025 7580 	bic.w	r5, r5, #16777216	; 0x1000000
 8004176:	4335      	orrs	r5, r6
 8004178:	f844 5027 	str.w	r5, [r4, r7, lsl #2]
        LL_ADC_SetOffsetSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSaturation == ENABLE) ? LL_ADC_OFFSET_SATURATION_ENABLE : LL_ADC_OFFSET_SATURATION_DISABLE);
 800417c:	690e      	ldr	r6, [r1, #16]
 800417e:	7f0f      	ldrb	r7, [r1, #28]
  MODIFY_REG(*preg,
 8004180:	f854 5026 	ldr.w	r5, [r4, r6, lsl #2]
 8004184:	2f01      	cmp	r7, #1
 8004186:	f025 7500 	bic.w	r5, r5, #33554432	; 0x2000000
 800418a:	bf08      	it	eq
 800418c:	f04f 7000 	moveq.w	r0, #33554432	; 0x2000000
 8004190:	4328      	orrs	r0, r5
 8004192:	f844 0026 	str.w	r0, [r4, r6, lsl #2]
 8004196:	6808      	ldr	r0, [r1, #0]
}
 8004198:	e764      	b.n	8004064 <HAL_ADC_ConfigChannel+0x58>
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 800419a:	6808      	ldr	r0, [r1, #0]
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 800419c:	6e14      	ldr	r4, [r2, #96]	; 0x60
 800419e:	6e14      	ldr	r4, [r2, #96]	; 0x60
 80041a0:	f3c0 0512 	ubfx	r5, r0, #0, #19
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80041a4:	f3c4 6484 	ubfx	r4, r4, #26, #5
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80041a8:	2d00      	cmp	r5, #0
 80041aa:	f040 80fb 	bne.w	80043a4 <HAL_ADC_ConfigChannel+0x398>
 80041ae:	f3c0 6584 	ubfx	r5, r0, #26, #5
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80041b2:	42ac      	cmp	r4, r5
 80041b4:	f000 816d 	beq.w	8004492 <HAL_ADC_ConfigChannel+0x486>
 80041b8:	6e54      	ldr	r4, [r2, #100]	; 0x64
 80041ba:	6e56      	ldr	r6, [r2, #100]	; 0x64
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80041bc:	f102 0460 	add.w	r4, r2, #96	; 0x60
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80041c0:	f3c6 6684 	ubfx	r6, r6, #26, #5
 80041c4:	f102 0764 	add.w	r7, r2, #100	; 0x64
 80041c8:	42ae      	cmp	r6, r5
 80041ca:	f000 8150 	beq.w	800446e <HAL_ADC_ConfigChannel+0x462>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80041ce:	68a6      	ldr	r6, [r4, #8]
 80041d0:	68a6      	ldr	r6, [r4, #8]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80041d2:	f104 0708 	add.w	r7, r4, #8
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80041d6:	f3c6 6684 	ubfx	r6, r6, #26, #5
 80041da:	42ae      	cmp	r6, r5
 80041dc:	f000 8136 	beq.w	800444c <HAL_ADC_ConfigChannel+0x440>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80041e0:	68e6      	ldr	r6, [r4, #12]
 80041e2:	68e6      	ldr	r6, [r4, #12]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80041e4:	340c      	adds	r4, #12
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80041e6:	f3c6 6684 	ubfx	r6, r6, #26, #5
 80041ea:	42b5      	cmp	r5, r6
 80041ec:	f47f af3a 	bne.w	8004064 <HAL_ADC_ConfigChannel+0x58>
  MODIFY_REG(*preg,
 80041f0:	6820      	ldr	r0, [r4, #0]
 80041f2:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 80041f6:	6020      	str	r0, [r4, #0]
 80041f8:	6808      	ldr	r0, [r1, #0]
}
 80041fa:	e733      	b.n	8004064 <HAL_ADC_ConfigChannel+0x58>
    SET_BIT(ADCx->DIFSEL,
 80041fc:	f8d2 40b0 	ldr.w	r4, [r2, #176]	; 0xb0
 8004200:	f3c0 0512 	ubfx	r5, r0, #0, #19
 8004204:	432c      	orrs	r4, r5
 8004206:	f8c2 40b0 	str.w	r4, [r2, #176]	; 0xb0
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 800420a:	2d00      	cmp	r5, #0
 800420c:	d04f      	beq.n	80042ae <HAL_ADC_ConfigChannel+0x2a2>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800420e:	fa90 f4a0 	rbit	r4, r0
  if (value == 0U)
 8004212:	2c00      	cmp	r4, #0
 8004214:	f000 80f6 	beq.w	8004404 <HAL_ADC_ConfigChannel+0x3f8>
  return __builtin_clz(value);
 8004218:	fab4 f484 	clz	r4, r4
 800421c:	3401      	adds	r4, #1
 800421e:	f004 041f 	and.w	r4, r4, #31
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004222:	2c09      	cmp	r4, #9
 8004224:	f240 80ee 	bls.w	8004404 <HAL_ADC_ConfigChannel+0x3f8>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004228:	fa90 f5a0 	rbit	r5, r0
  if (value == 0U)
 800422c:	2d00      	cmp	r5, #0
 800422e:	f000 814c 	beq.w	80044ca <HAL_ADC_ConfigChannel+0x4be>
  return __builtin_clz(value);
 8004232:	fab5 f585 	clz	r5, r5
 8004236:	3501      	adds	r5, #1
 8004238:	06ad      	lsls	r5, r5, #26
 800423a:	f005 45f8 	and.w	r5, r5, #2080374784	; 0x7c000000
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800423e:	fa90 f4a0 	rbit	r4, r0
  if (value == 0U)
 8004242:	2c00      	cmp	r4, #0
 8004244:	f000 8146 	beq.w	80044d4 <HAL_ADC_ConfigChannel+0x4c8>
  return __builtin_clz(value);
 8004248:	fab4 f484 	clz	r4, r4
 800424c:	3401      	adds	r4, #1
 800424e:	f004 041f 	and.w	r4, r4, #31
 8004252:	2601      	movs	r6, #1
 8004254:	fa06 f404 	lsl.w	r4, r6, r4
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8004258:	4325      	orrs	r5, r4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800425a:	fa90 f0a0 	rbit	r0, r0
  if (value == 0U)
 800425e:	2800      	cmp	r0, #0
 8004260:	f000 8136 	beq.w	80044d0 <HAL_ADC_ConfigChannel+0x4c4>
  return __builtin_clz(value);
 8004264:	fab0 f480 	clz	r4, r0
 8004268:	3401      	adds	r4, #1
 800426a:	f004 041f 	and.w	r4, r4, #31
 800426e:	eb04 0444 	add.w	r4, r4, r4, lsl #1
 8004272:	f1a4 001e 	sub.w	r0, r4, #30
 8004276:	0500      	lsls	r0, r0, #20
 8004278:	f040 7000 	orr.w	r0, r0, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800427c:	4328      	orrs	r0, r5
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 800427e:	0dc7      	lsrs	r7, r0, #23
 8004280:	f007 0704 	and.w	r7, r7, #4
 8004284:	f102 0514 	add.w	r5, r2, #20
  MODIFY_REG(*preg,
 8004288:	688e      	ldr	r6, [r1, #8]
 800428a:	597c      	ldr	r4, [r7, r5]
 800428c:	f3c0 5004 	ubfx	r0, r0, #20, #5
 8004290:	f04f 0c07 	mov.w	ip, #7
 8004294:	fa0c fc00 	lsl.w	ip, ip, r0
 8004298:	ea24 040c 	bic.w	r4, r4, ip
 800429c:	fa06 f000 	lsl.w	r0, r6, r0
 80042a0:	4320      	orrs	r0, r4
 80042a2:	5178      	str	r0, [r7, r5]
 80042a4:	680c      	ldr	r4, [r1, #0]
}
 80042a6:	e6e1      	b.n	800406c <HAL_ADC_ConfigChannel+0x60>
  __HAL_LOCK(hadc);
 80042a8:	2002      	movs	r0, #2
}
 80042aa:	b003      	add	sp, #12
 80042ac:	bdf0      	pop	{r4, r5, r6, r7, pc}
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 80042ae:	0e80      	lsrs	r0, r0, #26
 80042b0:	1c44      	adds	r4, r0, #1
 80042b2:	f004 061f 	and.w	r6, r4, #31
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80042b6:	2e09      	cmp	r6, #9
 80042b8:	d850      	bhi.n	800435c <HAL_ADC_ConfigChannel+0x350>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 80042ba:	06a5      	lsls	r5, r4, #26
 80042bc:	2401      	movs	r4, #1
 80042be:	f005 45f8 	and.w	r5, r5, #2080374784	; 0x7c000000
 80042c2:	40b4      	lsls	r4, r6
 80042c4:	eb06 0046 	add.w	r0, r6, r6, lsl #1
 80042c8:	4325      	orrs	r5, r4
 80042ca:	0500      	lsls	r0, r0, #20
 80042cc:	e7d6      	b.n	800427c <HAL_ADC_ConfigChannel+0x270>
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 80042ce:	482b      	ldr	r0, [pc, #172]	; (800437c <HAL_ADC_ConfigChannel+0x370>)
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80042d0:	4a30      	ldr	r2, [pc, #192]	; (8004394 <HAL_ADC_ConfigChannel+0x388>)
 80042d2:	6881      	ldr	r1, [r0, #8]
 80042d4:	4c30      	ldr	r4, [pc, #192]	; (8004398 <HAL_ADC_ConfigChannel+0x38c>)
 80042d6:	f021 71e0 	bic.w	r1, r1, #29360128	; 0x1c00000
 80042da:	430e      	orrs	r6, r1
 80042dc:	f446 0600 	orr.w	r6, r6, #8388608	; 0x800000
 80042e0:	6086      	str	r6, [r0, #8]
 80042e2:	6812      	ldr	r2, [r2, #0]
 80042e4:	0992      	lsrs	r2, r2, #6
 80042e6:	fba4 1202 	umull	r1, r2, r4, r2
 80042ea:	0992      	lsrs	r2, r2, #6
 80042ec:	3201      	adds	r2, #1
 80042ee:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 80042f2:	0092      	lsls	r2, r2, #2
 80042f4:	9201      	str	r2, [sp, #4]
          while (wait_loop_index != 0UL)
 80042f6:	9a01      	ldr	r2, [sp, #4]
 80042f8:	2a00      	cmp	r2, #0
 80042fa:	f43f aee5 	beq.w	80040c8 <HAL_ADC_ConfigChannel+0xbc>
            wait_loop_index--;
 80042fe:	9a01      	ldr	r2, [sp, #4]
 8004300:	3a01      	subs	r2, #1
 8004302:	9201      	str	r2, [sp, #4]
          while (wait_loop_index != 0UL)
 8004304:	9a01      	ldr	r2, [sp, #4]
 8004306:	2a00      	cmp	r2, #0
 8004308:	d1f9      	bne.n	80042fe <HAL_ADC_ConfigChannel+0x2f2>
 800430a:	e6dd      	b.n	80040c8 <HAL_ADC_ConfigChannel+0xbc>
      else if ((sConfig->Channel == ADC_CHANNEL_VREFINT)
 800430c:	4d23      	ldr	r5, [pc, #140]	; (800439c <HAL_ADC_ConfigChannel+0x390>)
 800430e:	42ac      	cmp	r4, r5
 8004310:	f47f aeda 	bne.w	80040c8 <HAL_ADC_ConfigChannel+0xbc>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8004314:	f410 0080 	ands.w	r0, r0, #4194304	; 0x400000
 8004318:	f47f aed6 	bne.w	80040c8 <HAL_ADC_ConfigChannel+0xbc>
        if (ADC_VREFINT_INSTANCE(hadc))
 800431c:	4c1b      	ldr	r4, [pc, #108]	; (800438c <HAL_ADC_ConfigChannel+0x380>)
 800431e:	42a2      	cmp	r2, r4
 8004320:	f43f aed2 	beq.w	80040c8 <HAL_ADC_ConfigChannel+0xbc>
 8004324:	688a      	ldr	r2, [r1, #8]
 8004326:	f022 72e0 	bic.w	r2, r2, #29360128	; 0x1c00000
 800432a:	4332      	orrs	r2, r6
 800432c:	f442 0280 	orr.w	r2, r2, #4194304	; 0x400000
 8004330:	608a      	str	r2, [r1, #8]
}
 8004332:	e6be      	b.n	80040b2 <HAL_ADC_ConfigChannel+0xa6>
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8004334:	0df5      	lsrs	r5, r6, #23
 8004336:	f102 0414 	add.w	r4, r2, #20
 800433a:	f005 0504 	and.w	r5, r5, #4
  MODIFY_REG(*preg,
 800433e:	f3c6 5604 	ubfx	r6, r6, #20, #5
 8004342:	592f      	ldr	r7, [r5, r4]
 8004344:	f04f 0c07 	mov.w	ip, #7
 8004348:	fa0c f606 	lsl.w	r6, ip, r6
 800434c:	ea27 0606 	bic.w	r6, r7, r6
 8004350:	512e      	str	r6, [r5, r4]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8004352:	6954      	ldr	r4, [r2, #20]
 8004354:	f044 4400 	orr.w	r4, r4, #2147483648	; 0x80000000
 8004358:	6154      	str	r4, [r2, #20]
}
 800435a:	e6e9      	b.n	8004130 <HAL_ADC_ConfigChannel+0x124>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 800435c:	eb06 0046 	add.w	r0, r6, r6, lsl #1
 8004360:	06a5      	lsls	r5, r4, #26
 8004362:	381e      	subs	r0, #30
 8004364:	2401      	movs	r4, #1
 8004366:	f005 45f8 	and.w	r5, r5, #2080374784	; 0x7c000000
 800436a:	fa04 f606 	lsl.w	r6, r4, r6
 800436e:	0500      	lsls	r0, r0, #20
 8004370:	4335      	orrs	r5, r6
 8004372:	f040 7000 	orr.w	r0, r0, #33554432	; 0x2000000
 8004376:	e781      	b.n	800427c <HAL_ADC_ConfigChannel+0x270>
 8004378:	80080000 	.word	0x80080000
 800437c:	50000300 	.word	0x50000300
 8004380:	c3210000 	.word	0xc3210000
 8004384:	90c00010 	.word	0x90c00010
 8004388:	c7520000 	.word	0xc7520000
 800438c:	50000100 	.word	0x50000100
 8004390:	407f0000 	.word	0x407f0000
 8004394:	20000534 	.word	0x20000534
 8004398:	053e2d63 	.word	0x053e2d63
 800439c:	cb840000 	.word	0xcb840000
 80043a0:	03fff000 	.word	0x03fff000
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80043a4:	fa90 f5a0 	rbit	r5, r0
  if (value == 0U)
 80043a8:	b11d      	cbz	r5, 80043b2 <HAL_ADC_ConfigChannel+0x3a6>
  return __builtin_clz(value);
 80043aa:	fab5 f585 	clz	r5, r5
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80043ae:	42ac      	cmp	r4, r5
 80043b0:	d06f      	beq.n	8004492 <HAL_ADC_ConfigChannel+0x486>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80043b2:	6e54      	ldr	r4, [r2, #100]	; 0x64
 80043b4:	6e56      	ldr	r6, [r2, #100]	; 0x64
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80043b6:	f102 0460 	add.w	r4, r2, #96	; 0x60
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80043ba:	f3c6 6684 	ubfx	r6, r6, #26, #5
 80043be:	f102 0764 	add.w	r7, r2, #100	; 0x64
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80043c2:	fa90 f5a0 	rbit	r5, r0
  if (value == 0U)
 80043c6:	b11d      	cbz	r5, 80043d0 <HAL_ADC_ConfigChannel+0x3c4>
  return __builtin_clz(value);
 80043c8:	fab5 f585 	clz	r5, r5
 80043cc:	42ae      	cmp	r6, r5
 80043ce:	d04e      	beq.n	800446e <HAL_ADC_ConfigChannel+0x462>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80043d0:	68a5      	ldr	r5, [r4, #8]
 80043d2:	68a6      	ldr	r6, [r4, #8]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80043d4:	f104 0708 	add.w	r7, r4, #8
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80043d8:	f3c6 6684 	ubfx	r6, r6, #26, #5
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80043dc:	fa90 f5a0 	rbit	r5, r0
  if (value == 0U)
 80043e0:	b11d      	cbz	r5, 80043ea <HAL_ADC_ConfigChannel+0x3de>
  return __builtin_clz(value);
 80043e2:	fab5 f585 	clz	r5, r5
 80043e6:	42ae      	cmp	r6, r5
 80043e8:	d030      	beq.n	800444c <HAL_ADC_ConfigChannel+0x440>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80043ea:	68e5      	ldr	r5, [r4, #12]
 80043ec:	68e6      	ldr	r6, [r4, #12]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80043ee:	340c      	adds	r4, #12
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80043f0:	f3c6 6684 	ubfx	r6, r6, #26, #5
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80043f4:	fa90 f5a0 	rbit	r5, r0
  if (value == 0U)
 80043f8:	2d00      	cmp	r5, #0
 80043fa:	f43f ae33 	beq.w	8004064 <HAL_ADC_ConfigChannel+0x58>
  return __builtin_clz(value);
 80043fe:	fab5 f585 	clz	r5, r5
 8004402:	e6f2      	b.n	80041ea <HAL_ADC_ConfigChannel+0x1de>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004404:	fa90 f5a0 	rbit	r5, r0
  if (value == 0U)
 8004408:	2d00      	cmp	r5, #0
 800440a:	d058      	beq.n	80044be <HAL_ADC_ConfigChannel+0x4b2>
  return __builtin_clz(value);
 800440c:	fab5 f585 	clz	r5, r5
 8004410:	3501      	adds	r5, #1
 8004412:	06ad      	lsls	r5, r5, #26
 8004414:	f005 45f8 	and.w	r5, r5, #2080374784	; 0x7c000000
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004418:	fa90 f4a0 	rbit	r4, r0
  if (value == 0U)
 800441c:	2c00      	cmp	r4, #0
 800441e:	d04c      	beq.n	80044ba <HAL_ADC_ConfigChannel+0x4ae>
  return __builtin_clz(value);
 8004420:	fab4 f484 	clz	r4, r4
 8004424:	3401      	adds	r4, #1
 8004426:	f004 041f 	and.w	r4, r4, #31
 800442a:	2601      	movs	r6, #1
 800442c:	fa06 f404 	lsl.w	r4, r6, r4
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8004430:	4325      	orrs	r5, r4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004432:	fa90 f0a0 	rbit	r0, r0
  if (value == 0U)
 8004436:	2800      	cmp	r0, #0
 8004438:	d044      	beq.n	80044c4 <HAL_ADC_ConfigChannel+0x4b8>
  return __builtin_clz(value);
 800443a:	fab0 f480 	clz	r4, r0
 800443e:	3401      	adds	r4, #1
 8004440:	f004 041f 	and.w	r4, r4, #31
 8004444:	eb04 0444 	add.w	r4, r4, r4, lsl #1
 8004448:	0520      	lsls	r0, r4, #20
 800444a:	e717      	b.n	800427c <HAL_ADC_ConfigChannel+0x270>
  MODIFY_REG(*preg,
 800444c:	6838      	ldr	r0, [r7, #0]
 800444e:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 8004452:	6038      	str	r0, [r7, #0]
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8004454:	6808      	ldr	r0, [r1, #0]
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8004456:	68e5      	ldr	r5, [r4, #12]
 8004458:	68e6      	ldr	r6, [r4, #12]
 800445a:	f3c0 0512 	ubfx	r5, r0, #0, #19
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 800445e:	f3c6 6684 	ubfx	r6, r6, #26, #5
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004462:	340c      	adds	r4, #12
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8004464:	2d00      	cmp	r5, #0
 8004466:	d1c5      	bne.n	80043f4 <HAL_ADC_ConfigChannel+0x3e8>
 8004468:	f3c0 6584 	ubfx	r5, r0, #26, #5
 800446c:	e6bd      	b.n	80041ea <HAL_ADC_ConfigChannel+0x1de>
  MODIFY_REG(*preg,
 800446e:	6838      	ldr	r0, [r7, #0]
 8004470:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 8004474:	6038      	str	r0, [r7, #0]
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8004476:	6808      	ldr	r0, [r1, #0]
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8004478:	68a5      	ldr	r5, [r4, #8]
 800447a:	68a6      	ldr	r6, [r4, #8]
 800447c:	f3c0 0512 	ubfx	r5, r0, #0, #19
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8004480:	f3c6 6684 	ubfx	r6, r6, #26, #5
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004484:	f104 0708 	add.w	r7, r4, #8
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8004488:	2d00      	cmp	r5, #0
 800448a:	d1a7      	bne.n	80043dc <HAL_ADC_ConfigChannel+0x3d0>
 800448c:	f3c0 6584 	ubfx	r5, r0, #26, #5
 8004490:	e6a3      	b.n	80041da <HAL_ADC_ConfigChannel+0x1ce>
  MODIFY_REG(*preg,
 8004492:	6e10      	ldr	r0, [r2, #96]	; 0x60
 8004494:	4614      	mov	r4, r2
 8004496:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 800449a:	f844 0f60 	str.w	r0, [r4, #96]!
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 800449e:	6808      	ldr	r0, [r1, #0]
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80044a0:	6e55      	ldr	r5, [r2, #100]	; 0x64
 80044a2:	6e56      	ldr	r6, [r2, #100]	; 0x64
 80044a4:	f3c0 0512 	ubfx	r5, r0, #0, #19
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80044a8:	f3c6 6684 	ubfx	r6, r6, #26, #5
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80044ac:	f102 0764 	add.w	r7, r2, #100	; 0x64
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80044b0:	2d00      	cmp	r5, #0
 80044b2:	d186      	bne.n	80043c2 <HAL_ADC_ConfigChannel+0x3b6>
 80044b4:	f3c0 6584 	ubfx	r5, r0, #26, #5
 80044b8:	e686      	b.n	80041c8 <HAL_ADC_ConfigChannel+0x1bc>
 80044ba:	2402      	movs	r4, #2
 80044bc:	e7b8      	b.n	8004430 <HAL_ADC_ConfigChannel+0x424>
 80044be:	f04f 6580 	mov.w	r5, #67108864	; 0x4000000
 80044c2:	e7a9      	b.n	8004418 <HAL_ADC_ConfigChannel+0x40c>
 80044c4:	f44f 1040 	mov.w	r0, #3145728	; 0x300000
 80044c8:	e6d8      	b.n	800427c <HAL_ADC_ConfigChannel+0x270>
 80044ca:	f04f 6580 	mov.w	r5, #67108864	; 0x4000000
 80044ce:	e6b6      	b.n	800423e <HAL_ADC_ConfigChannel+0x232>
 80044d0:	4801      	ldr	r0, [pc, #4]	; (80044d8 <HAL_ADC_ConfigChannel+0x4cc>)
 80044d2:	e6d3      	b.n	800427c <HAL_ADC_ConfigChannel+0x270>
 80044d4:	2402      	movs	r4, #2
 80044d6:	e6bf      	b.n	8004258 <HAL_ADC_ConfigChannel+0x24c>
 80044d8:	fe500000 	.word	0xfe500000

080044dc <HAL_ADCEx_InjectedConfigChannel>:
  * @param sConfigInjected Structure of ADC injected group and ADC channel for
  *         injected group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_InjectedConfigChannel(ADC_HandleTypeDef *hadc, ADC_InjectionConfTypeDef *sConfigInjected)
{
 80044dc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, sConfigInjected->InjectedChannel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80044e0:	f890 3058 	ldrb.w	r3, [r0, #88]	; 0x58
  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80044e4:	6944      	ldr	r4, [r0, #20]
{
 80044e6:	b082      	sub	sp, #8
  __IO uint32_t wait_loop_index = 0;
 80044e8:	2200      	movs	r2, #0
  __HAL_LOCK(hadc);
 80044ea:	2b01      	cmp	r3, #1
  __IO uint32_t wait_loop_index = 0;
 80044ec:	9201      	str	r2, [sp, #4]
  __HAL_LOCK(hadc);
 80044ee:	f000 8185 	beq.w	80047fc <HAL_ADCEx_InjectedConfigChannel+0x320>
 80044f2:	2301      	movs	r3, #1
 80044f4:	f880 3058 	strb.w	r3, [r0, #88]	; 0x58
  /*      injected channel rank. It is entered into queue only when all       */
  /*      injected ranks have been set.                                       */
  /*   Note: Scan mode is not present by hardware on this device, but used    */
  /*   by software for alignment over all STM32 devices.                      */

  if ((hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)  ||
 80044f8:	b1e4      	cbz	r4, 8004534 <HAL_ADCEx_InjectedConfigChannel+0x58>
      (sConfigInjected->InjectedNbrOfConversion == 1U))
 80044fa:	6a0b      	ldr	r3, [r1, #32]
  if ((hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)  ||
 80044fc:	2b01      	cmp	r3, #1
 80044fe:	d019      	beq.n	8004534 <HAL_ADCEx_InjectedConfigChannel+0x58>
    /* 1. Start new context and set parameters related to all injected        */
    /*    channels: injected sequence length and trigger.                     */

    /* if hadc->InjectionConfig.ChannelCount is equal to 0, this is the first */
    /*   call of the context under setting                                    */
    if (hadc->InjectionConfig.ChannelCount == 0U)
 8004500:	6e84      	ldr	r4, [r0, #104]	; 0x68
 8004502:	2c00      	cmp	r4, #0
 8004504:	f040 811e 	bne.w	8004744 <HAL_ADCEx_InjectedConfigChannel+0x268>
      /* Enable external trigger if trigger selection is different of         */
      /* software start.                                                      */
      /* Note: This configuration keeps the hardware feature of parameter     */
      /*       ExternalTrigInjecConvEdge "trigger edge none" equivalent to    */
      /*       software start.                                                */
      if (sConfigInjected->ExternalTrigInjecConv != ADC_INJECTED_SOFTWARE_START)
 8004508:	6a8a      	ldr	r2, [r1, #40]	; 0x28
 800450a:	2a00      	cmp	r2, #0
 800450c:	f000 8244 	beq.w	8004998 <HAL_ADCEx_InjectedConfigChannel+0x4bc>
      {
        tmp_JSQR_ContextQueueBeingBuilt = ((sConfigInjected->InjectedNbrOfConversion - 1U)
 8004510:	1e5c      	subs	r4, r3, #1
                                           | (sConfigInjected->ExternalTrigInjecConv & ADC_JSQR_JEXTSEL)
 8004512:	f002 027c 	and.w	r2, r2, #124	; 0x7c
        tmp_JSQR_ContextQueueBeingBuilt = ((sConfigInjected->InjectedNbrOfConversion - 1U)
 8004516:	6acb      	ldr	r3, [r1, #44]	; 0x2c
                                           | (sConfigInjected->ExternalTrigInjecConv & ADC_JSQR_JEXTSEL)
 8004518:	4322      	orrs	r2, r4
        tmp_JSQR_ContextQueueBeingBuilt = ((sConfigInjected->InjectedNbrOfConversion - 1U)
 800451a:	4313      	orrs	r3, r2
    /*    related to each channel: channel rank sequence                    */
    /* Clear the old JSQx bits for the selected rank */
    tmp_JSQR_ContextQueueBeingBuilt &= ~ADC_JSQR_RK(ADC_SQR3_SQ10, sConfigInjected->InjectedRank);

    /* Set the JSQx bits for the selected rank */
    tmp_JSQR_ContextQueueBeingBuilt |= ADC_JSQR_RK(sConfigInjected->InjectedChannel, sConfigInjected->InjectedRank);
 800451c:	e9d1 2500 	ldrd	r2, r5, [r1]

    /* Decrease channel count  */
    hadc->InjectionConfig.ChannelCount--;
 8004520:	6684      	str	r4, [r0, #104]	; 0x68
    tmp_JSQR_ContextQueueBeingBuilt |= ADC_JSQR_RK(sConfigInjected->InjectedChannel, sConfigInjected->InjectedRank);
 8004522:	f005 051f 	and.w	r5, r5, #31
 8004526:	f3c2 6484 	ubfx	r4, r2, #26, #5
 800452a:	40ac      	lsls	r4, r5

    /* 3. tmp_JSQR_ContextQueueBeingBuilt is fully built for this HAL_ADCEx_InjectedConfigChannel()
          call, aggregate the setting to those already built during the previous
          HAL_ADCEx_InjectedConfigChannel() calls (for the same context of course)  */
    hadc->InjectionConfig.ContextQueue |= tmp_JSQR_ContextQueueBeingBuilt;
 800452c:	4323      	orrs	r3, r4
 800452e:	6643      	str	r3, [r0, #100]	; 0x64

    /* 4. End of context setting: if this is the last channel set, then write context
        into register JSQR and make it enter into queue                   */
    if (hadc->InjectionConfig.ChannelCount == 0U)
 8004530:	6803      	ldr	r3, [r0, #0]
 8004532:	e005      	b.n	8004540 <HAL_ADCEx_InjectedConfigChannel+0x64>
    if (sConfigInjected->InjectedRank == ADC_INJECTED_RANK_1)
 8004534:	684b      	ldr	r3, [r1, #4]
 8004536:	2b09      	cmp	r3, #9
 8004538:	f000 80f0 	beq.w	800471c <HAL_ADCEx_InjectedConfigChannel+0x240>
 800453c:	680a      	ldr	r2, [r1, #0]
 800453e:	6803      	ldr	r3, [r0, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8004540:	689c      	ldr	r4, [r3, #8]
 8004542:	0724      	lsls	r4, r4, #28
 8004544:	d410      	bmi.n	8004568 <HAL_ADCEx_InjectedConfigChannel+0x8c>
  /*  - Injected discontinuous mode: can be enabled only if auto-injected     */
  /*    mode is disabled.                                                     */
  if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) == 0UL)
  {
    /* If auto-injected mode is disabled: no constraint                       */
    if (sConfigInjected->AutoInjectedConv == DISABLE)
 8004546:	f891 4025 	ldrb.w	r4, [r1, #37]	; 0x25
 800454a:	2c00      	cmp	r4, #0
 800454c:	f040 80dd 	bne.w	800470a <HAL_ADCEx_InjectedConfigChannel+0x22e>
    {
      MODIFY_REG(hadc->Instance->CFGR,
 8004550:	f891 4024 	ldrb.w	r4, [r1, #36]	; 0x24
 8004554:	f891 6026 	ldrb.w	r6, [r1, #38]	; 0x26
 8004558:	68dd      	ldr	r5, [r3, #12]
 800455a:	0524      	lsls	r4, r4, #20
 800455c:	ea44 5446 	orr.w	r4, r4, r6, lsl #21
 8004560:	f425 1540 	bic.w	r5, r5, #3145728	; 0x300000
 8004564:	432c      	orrs	r4, r5
 8004566:	60dc      	str	r4, [r3, #12]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8004568:	689c      	ldr	r4, [r3, #8]
 800456a:	f014 0404 	ands.w	r4, r4, #4
 800456e:	d058      	beq.n	8004622 <HAL_ADCEx_InjectedConfigChannel+0x146>
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8004570:	689c      	ldr	r4, [r3, #8]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004572:	2400      	movs	r4, #0
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8004574:	689d      	ldr	r5, [r3, #8]
  }

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated only when ADC is disabled:                */
  /*  - Single or differential mode                                           */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8004576:	07ef      	lsls	r7, r5, #31
 8004578:	d40c      	bmi.n	8004594 <HAL_ADCEx_InjectedConfigChannel+0xb8>
  if (SingleDiff == LL_ADC_DIFFERENTIAL_ENDED)
 800457a:	4dbe      	ldr	r5, [pc, #760]	; (8004874 <HAL_ADCEx_InjectedConfigChannel+0x398>)
 800457c:	68ce      	ldr	r6, [r1, #12]
 800457e:	42ae      	cmp	r6, r5
 8004580:	f000 8105 	beq.w	800478e <HAL_ADCEx_InjectedConfigChannel+0x2b2>
    CLEAR_BIT(ADCx->DIFSEL,
 8004584:	f8d3 10b0 	ldr.w	r1, [r3, #176]	; 0xb0
 8004588:	f3c2 0512 	ubfx	r5, r2, #0, #19
 800458c:	ea21 0105 	bic.w	r1, r1, r5
 8004590:	f8c3 10b0 	str.w	r1, [r3, #176]	; 0xb0
  /* internal measurement paths enable: If internal channel selected,       */
  /* enable dedicated internal buffers and path.                            */
  /* Note: these internal measurement paths can be disabled using           */
  /* HAL_ADC_DeInit().                                                      */

  if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfigInjected->InjectedChannel))
 8004594:	49b8      	ldr	r1, [pc, #736]	; (8004878 <HAL_ADCEx_InjectedConfigChannel+0x39c>)
 8004596:	420a      	tst	r2, r1
 8004598:	d019      	beq.n	80045ce <HAL_ADCEx_InjectedConfigChannel+0xf2>
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 800459a:	4db8      	ldr	r5, [pc, #736]	; (800487c <HAL_ADCEx_InjectedConfigChannel+0x3a0>)
  {
    tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));

    /* If the requested internal measurement path has already been enabled,   */
    /* bypass the configuration processing.                                   */
    if (((sConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR_ADC1)
 800459c:	4eb8      	ldr	r6, [pc, #736]	; (8004880 <HAL_ADCEx_InjectedConfigChannel+0x3a4>)
 800459e:	68a9      	ldr	r1, [r5, #8]
 80045a0:	42b2      	cmp	r2, r6
 80045a2:	f001 77e0 	and.w	r7, r1, #29360128	; 0x1c00000
 80045a6:	d019      	beq.n	80045dc <HAL_ADCEx_InjectedConfigChannel+0x100>
         || (sConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 80045a8:	4eb6      	ldr	r6, [pc, #728]	; (8004884 <HAL_ADCEx_InjectedConfigChannel+0x3a8>)
 80045aa:	42b2      	cmp	r2, r6
 80045ac:	d016      	beq.n	80045dc <HAL_ADCEx_InjectedConfigChannel+0x100>
        {
          wait_loop_index--;
        }
      }
    }
    else if ((sConfigInjected->InjectedChannel == ADC_CHANNEL_VBAT)
 80045ae:	4eb6      	ldr	r6, [pc, #728]	; (8004888 <HAL_ADCEx_InjectedConfigChannel+0x3ac>)
 80045b0:	42b2      	cmp	r2, r6
 80045b2:	f040 812c 	bne.w	800480e <HAL_ADCEx_InjectedConfigChannel+0x332>
             && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 80045b6:	01ce      	lsls	r6, r1, #7
 80045b8:	d409      	bmi.n	80045ce <HAL_ADCEx_InjectedConfigChannel+0xf2>
    {
      if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80045ba:	4ab4      	ldr	r2, [pc, #720]	; (800488c <HAL_ADCEx_InjectedConfigChannel+0x3b0>)
 80045bc:	4293      	cmp	r3, r2
 80045be:	d006      	beq.n	80045ce <HAL_ADCEx_InjectedConfigChannel+0xf2>
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 80045c0:	68ab      	ldr	r3, [r5, #8]
 80045c2:	f023 73e0 	bic.w	r3, r3, #29360128	; 0x1c00000
 80045c6:	431f      	orrs	r7, r3
 80045c8:	f047 7780 	orr.w	r7, r7, #16777216	; 0x1000000
 80045cc:	60af      	str	r7, [r5, #8]
      /* nothing to do */
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80045ce:	2300      	movs	r3, #0
 80045d0:	f880 3058 	strb.w	r3, [r0, #88]	; 0x58

  /* Return function status */
  return tmp_hal_status;
}
 80045d4:	4620      	mov	r0, r4
 80045d6:	b002      	add	sp, #8
 80045d8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 80045dc:	020a      	lsls	r2, r1, #8
 80045de:	d4f6      	bmi.n	80045ce <HAL_ADCEx_InjectedConfigChannel+0xf2>
      if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80045e0:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80045e4:	d1f3      	bne.n	80045ce <HAL_ADCEx_InjectedConfigChannel+0xf2>
 80045e6:	4aa5      	ldr	r2, [pc, #660]	; (800487c <HAL_ADCEx_InjectedConfigChannel+0x3a0>)
        wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * (((SystemCoreClock / (100000UL * 2UL)) + 1UL) + 1UL));
 80045e8:	49a9      	ldr	r1, [pc, #676]	; (8004890 <HAL_ADCEx_InjectedConfigChannel+0x3b4>)
 80045ea:	6893      	ldr	r3, [r2, #8]
 80045ec:	f023 73e0 	bic.w	r3, r3, #29360128	; 0x1c00000
 80045f0:	431f      	orrs	r7, r3
 80045f2:	f447 0700 	orr.w	r7, r7, #8388608	; 0x800000
 80045f6:	6097      	str	r7, [r2, #8]
 80045f8:	680b      	ldr	r3, [r1, #0]
 80045fa:	4aa6      	ldr	r2, [pc, #664]	; (8004894 <HAL_ADCEx_InjectedConfigChannel+0x3b8>)
 80045fc:	099b      	lsrs	r3, r3, #6
 80045fe:	fba2 2303 	umull	r2, r3, r2, r3
 8004602:	099b      	lsrs	r3, r3, #6
 8004604:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8004608:	009b      	lsls	r3, r3, #2
 800460a:	3318      	adds	r3, #24
 800460c:	9301      	str	r3, [sp, #4]
        while (wait_loop_index != 0UL)
 800460e:	9b01      	ldr	r3, [sp, #4]
 8004610:	2b00      	cmp	r3, #0
 8004612:	d0dc      	beq.n	80045ce <HAL_ADCEx_InjectedConfigChannel+0xf2>
          wait_loop_index--;
 8004614:	9b01      	ldr	r3, [sp, #4]
 8004616:	3b01      	subs	r3, #1
 8004618:	9301      	str	r3, [sp, #4]
        while (wait_loop_index != 0UL)
 800461a:	9b01      	ldr	r3, [sp, #4]
 800461c:	2b00      	cmp	r3, #0
 800461e:	d1f9      	bne.n	8004614 <HAL_ADCEx_InjectedConfigChannel+0x138>
 8004620:	e7d5      	b.n	80045ce <HAL_ADCEx_InjectedConfigChannel+0xf2>
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8004622:	689d      	ldr	r5, [r3, #8]
 8004624:	f015 0508 	ands.w	r5, r5, #8
 8004628:	d1a4      	bne.n	8004574 <HAL_ADCEx_InjectedConfigChannel+0x98>
    if ((sConfigInjected->ExternalTrigInjecConv == ADC_INJECTED_SOFTWARE_START)
 800462a:	6a8c      	ldr	r4, [r1, #40]	; 0x28
 800462c:	2c00      	cmp	r4, #0
 800462e:	f040 809f 	bne.w	8004770 <HAL_ADCEx_InjectedConfigChannel+0x294>
      if (sConfigInjected->AutoInjectedConv == ENABLE)
 8004632:	f891 4025 	ldrb.w	r4, [r1, #37]	; 0x25
 8004636:	2c01      	cmp	r4, #1
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO);
 8004638:	68dc      	ldr	r4, [r3, #12]
 800463a:	bf0c      	ite	eq
 800463c:	f044 7400 	orreq.w	r4, r4, #33554432	; 0x2000000
        CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO);
 8004640:	f024 7400 	bicne.w	r4, r4, #33554432	; 0x2000000
 8004644:	60dc      	str	r4, [r3, #12]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004646:	2400      	movs	r4, #0
    if (sConfigInjected->InjecOversamplingMode == ENABLE)
 8004648:	f891 6030 	ldrb.w	r6, [r1, #48]	; 0x30
 800464c:	2e01      	cmp	r6, #1
 800464e:	f000 8105 	beq.w	800485c <HAL_ADCEx_InjectedConfigChannel+0x380>
      CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_JOVSE);
 8004652:	691e      	ldr	r6, [r3, #16]
 8004654:	f026 0602 	bic.w	r6, r6, #2
 8004658:	611e      	str	r6, [r3, #16]
    if (sConfigInjected->InjectedSamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 800465a:	688e      	ldr	r6, [r1, #8]
 800465c:	f1b6 4f00 	cmp.w	r6, #2147483648	; 0x80000000
 8004660:	f000 80e8 	beq.w	8004834 <HAL_ADCEx_InjectedConfigChannel+0x358>
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8004664:	ea4f 5ed2 	mov.w	lr, r2, lsr #23
 8004668:	f00e 0e04 	and.w	lr, lr, #4
 800466c:	f103 0c14 	add.w	ip, r3, #20
  MODIFY_REG(*preg,
 8004670:	f3c2 5204 	ubfx	r2, r2, #20, #5
 8004674:	f85e 700c 	ldr.w	r7, [lr, ip]
 8004678:	f04f 0807 	mov.w	r8, #7
 800467c:	fa08 f802 	lsl.w	r8, r8, r2
 8004680:	4096      	lsls	r6, r2
 8004682:	ea27 0208 	bic.w	r2, r7, r8
 8004686:	4316      	orrs	r6, r2
 8004688:	f84e 600c 	str.w	r6, [lr, ip]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 800468c:	695a      	ldr	r2, [r3, #20]
 800468e:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8004692:	615a      	str	r2, [r3, #20]
    if (sConfigInjected->InjectedOffsetNumber != ADC_OFFSET_NONE)
 8004694:	f8d1 e010 	ldr.w	lr, [r1, #16]
    tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, sConfigInjected->InjectedOffset);
 8004698:	68df      	ldr	r7, [r3, #12]
    if (sConfigInjected->InjectedOffsetNumber != ADC_OFFSET_NONE)
 800469a:	f1be 0f04 	cmp.w	lr, #4
 800469e:	f000 8101 	beq.w	80048a4 <HAL_ADCEx_InjectedConfigChannel+0x3c8>
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80046a2:	f103 0260 	add.w	r2, r3, #96	; 0x60
  MODIFY_REG(*preg,
 80046a6:	f8df 81f8 	ldr.w	r8, [pc, #504]	; 80048a0 <HAL_ADCEx_InjectedConfigChannel+0x3c4>
 80046aa:	f852 602e 	ldr.w	r6, [r2, lr, lsl #2]
 80046ae:	ea06 0808 	and.w	r8, r6, r8
 80046b2:	680e      	ldr	r6, [r1, #0]
    tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, sConfigInjected->InjectedOffset);
 80046b4:	f3c7 0cc1 	ubfx	ip, r7, #3, #2
 80046b8:	f006 47f8 	and.w	r7, r6, #2080374784	; 0x7c000000
 80046bc:	694e      	ldr	r6, [r1, #20]
 80046be:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
 80046c2:	fa06 f60c 	lsl.w	r6, r6, ip
 80046c6:	ea47 0708 	orr.w	r7, r7, r8
 80046ca:	433e      	orrs	r6, r7
 80046cc:	f046 4600 	orr.w	r6, r6, #2147483648	; 0x80000000
 80046d0:	f842 602e 	str.w	r6, [r2, lr, lsl #2]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80046d4:	f8d1 c010 	ldr.w	ip, [r1, #16]
  MODIFY_REG(*preg,
 80046d8:	698f      	ldr	r7, [r1, #24]
 80046da:	f852 602c 	ldr.w	r6, [r2, ip, lsl #2]
 80046de:	f026 7680 	bic.w	r6, r6, #16777216	; 0x1000000
 80046e2:	433e      	orrs	r6, r7
 80046e4:	f842 602c 	str.w	r6, [r2, ip, lsl #2]
      LL_ADC_SetOffsetSaturation(hadc->Instance, sConfigInjected->InjectedOffsetNumber,
 80046e8:	690f      	ldr	r7, [r1, #16]
 80046ea:	f891 c01c 	ldrb.w	ip, [r1, #28]
  MODIFY_REG(*preg,
 80046ee:	f852 6027 	ldr.w	r6, [r2, r7, lsl #2]
 80046f2:	f1bc 0f01 	cmp.w	ip, #1
 80046f6:	f026 7600 	bic.w	r6, r6, #33554432	; 0x2000000
 80046fa:	bf08      	it	eq
 80046fc:	f04f 7500 	moveq.w	r5, #33554432	; 0x2000000
 8004700:	4335      	orrs	r5, r6
 8004702:	f842 5027 	str.w	r5, [r2, r7, lsl #2]
 8004706:	680a      	ldr	r2, [r1, #0]
}
 8004708:	e734      	b.n	8004574 <HAL_ADCEx_InjectedConfigChannel+0x98>
      MODIFY_REG(hadc->Instance->CFGR,
 800470a:	68dc      	ldr	r4, [r3, #12]
 800470c:	f891 5026 	ldrb.w	r5, [r1, #38]	; 0x26
 8004710:	f424 1440 	bic.w	r4, r4, #3145728	; 0x300000
 8004714:	ea44 5445 	orr.w	r4, r4, r5, lsl #21
 8004718:	60dc      	str	r4, [r3, #12]
 800471a:	e725      	b.n	8004568 <HAL_ADCEx_InjectedConfigChannel+0x8c>
      if (sConfigInjected->ExternalTrigInjecConv != ADC_INJECTED_SOFTWARE_START)
 800471c:	6a8b      	ldr	r3, [r1, #40]	; 0x28
        tmp_JSQR_ContextQueueBeingBuilt = (ADC_JSQR_RK(sConfigInjected->InjectedChannel, ADC_INJECTED_RANK_1)
 800471e:	680a      	ldr	r2, [r1, #0]
      if (sConfigInjected->ExternalTrigInjecConv != ADC_INJECTED_SOFTWARE_START)
 8004720:	2b00      	cmp	r3, #0
 8004722:	d070      	beq.n	8004806 <HAL_ADCEx_InjectedConfigChannel+0x32a>
        tmp_JSQR_ContextQueueBeingBuilt = (ADC_JSQR_RK(sConfigInjected->InjectedChannel, ADC_INJECTED_RANK_1)
 8004724:	6acc      	ldr	r4, [r1, #44]	; 0x2c
                                           | (sConfigInjected->ExternalTrigInjecConv & ADC_JSQR_JEXTSEL)
 8004726:	f003 037c 	and.w	r3, r3, #124	; 0x7c
        tmp_JSQR_ContextQueueBeingBuilt = (ADC_JSQR_RK(sConfigInjected->InjectedChannel, ADC_INJECTED_RANK_1)
 800472a:	0c55      	lsrs	r5, r2, #17
 800472c:	4323      	orrs	r3, r4
 800472e:	f405 5578 	and.w	r5, r5, #15872	; 0x3e00
 8004732:	431d      	orrs	r5, r3
      MODIFY_REG(hadc->Instance->JSQR, ADC_JSQR_FIELDS, tmp_JSQR_ContextQueueBeingBuilt);
 8004734:	6803      	ldr	r3, [r0, #0]
 8004736:	4e58      	ldr	r6, [pc, #352]	; (8004898 <HAL_ADCEx_InjectedConfigChannel+0x3bc>)
 8004738:	6cdc      	ldr	r4, [r3, #76]	; 0x4c
 800473a:	4034      	ands	r4, r6
 800473c:	432c      	orrs	r4, r5
 800473e:	64dc      	str	r4, [r3, #76]	; 0x4c
      hadc->InjectionConfig.ContextQueue = tmp_JSQR_ContextQueueBeingBuilt;
 8004740:	6645      	str	r5, [r0, #100]	; 0x64
 8004742:	e6fd      	b.n	8004540 <HAL_ADCEx_InjectedConfigChannel+0x64>
    tmp_JSQR_ContextQueueBeingBuilt |= ADC_JSQR_RK(sConfigInjected->InjectedChannel, sConfigInjected->InjectedRank);
 8004744:	e9d1 2600 	ldrd	r2, r6, [r1]
    hadc->InjectionConfig.ContextQueue |= tmp_JSQR_ContextQueueBeingBuilt;
 8004748:	6e43      	ldr	r3, [r0, #100]	; 0x64
    tmp_JSQR_ContextQueueBeingBuilt |= ADC_JSQR_RK(sConfigInjected->InjectedChannel, sConfigInjected->InjectedRank);
 800474a:	f3c2 6584 	ubfx	r5, r2, #26, #5
 800474e:	f006 061f 	and.w	r6, r6, #31
 8004752:	40b5      	lsls	r5, r6
    hadc->InjectionConfig.ContextQueue |= tmp_JSQR_ContextQueueBeingBuilt;
 8004754:	431d      	orrs	r5, r3
    hadc->InjectionConfig.ChannelCount--;
 8004756:	3c01      	subs	r4, #1
    hadc->InjectionConfig.ContextQueue |= tmp_JSQR_ContextQueueBeingBuilt;
 8004758:	e9c0 5419 	strd	r5, r4, [r0, #100]	; 0x64
      MODIFY_REG(hadc->Instance->JSQR, ADC_JSQR_FIELDS, hadc->InjectionConfig.ContextQueue);
 800475c:	6803      	ldr	r3, [r0, #0]
    if (hadc->InjectionConfig.ChannelCount == 0U)
 800475e:	2c00      	cmp	r4, #0
 8004760:	f47f aeee 	bne.w	8004540 <HAL_ADCEx_InjectedConfigChannel+0x64>
      MODIFY_REG(hadc->Instance->JSQR, ADC_JSQR_FIELDS, hadc->InjectionConfig.ContextQueue);
 8004764:	6cdc      	ldr	r4, [r3, #76]	; 0x4c
 8004766:	4e4c      	ldr	r6, [pc, #304]	; (8004898 <HAL_ADCEx_InjectedConfigChannel+0x3bc>)
 8004768:	4034      	ands	r4, r6
 800476a:	4325      	orrs	r5, r4
 800476c:	64dd      	str	r5, [r3, #76]	; 0x4c
 800476e:	e6e7      	b.n	8004540 <HAL_ADCEx_InjectedConfigChannel+0x64>
        || (sConfigInjected->ExternalTrigInjecConvEdge == ADC_EXTERNALTRIGINJECCONV_EDGE_NONE))
 8004770:	6acc      	ldr	r4, [r1, #44]	; 0x2c
 8004772:	2c00      	cmp	r4, #0
 8004774:	f43f af5d 	beq.w	8004632 <HAL_ADCEx_InjectedConfigChannel+0x156>
      if (sConfigInjected->AutoInjectedConv == ENABLE)
 8004778:	f891 4025 	ldrb.w	r4, [r1, #37]	; 0x25
 800477c:	2c01      	cmp	r4, #1
 800477e:	f000 8158 	beq.w	8004a32 <HAL_ADCEx_InjectedConfigChannel+0x556>
        CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO);
 8004782:	68dc      	ldr	r4, [r3, #12]
 8004784:	f024 7400 	bic.w	r4, r4, #33554432	; 0x2000000
 8004788:	60dc      	str	r4, [r3, #12]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800478a:	462c      	mov	r4, r5
 800478c:	e75c      	b.n	8004648 <HAL_ADCEx_InjectedConfigChannel+0x16c>
    SET_BIT(ADCx->DIFSEL,
 800478e:	f8d3 50b0 	ldr.w	r5, [r3, #176]	; 0xb0
 8004792:	f3c2 0612 	ubfx	r6, r2, #0, #19
 8004796:	4335      	orrs	r5, r6
 8004798:	f8c3 50b0 	str.w	r5, [r3, #176]	; 0xb0
                                    (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfigInjected->InjectedChannel)
 800479c:	2e00      	cmp	r6, #0
 800479e:	f040 80c5 	bne.w	800492c <HAL_ADCEx_InjectedConfigChannel+0x450>
 80047a2:	0e92      	lsrs	r2, r2, #26
 80047a4:	1c55      	adds	r5, r2, #1
 80047a6:	f005 071f 	and.w	r7, r5, #31
      LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80047aa:	2f09      	cmp	r7, #9
 80047ac:	f240 80f7 	bls.w	800499e <HAL_ADCEx_InjectedConfigChannel+0x4c2>
                                    (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfigInjected->InjectedChannel)
 80047b0:	eb07 0247 	add.w	r2, r7, r7, lsl #1
 80047b4:	06ae      	lsls	r6, r5, #26
 80047b6:	3a1e      	subs	r2, #30
 80047b8:	2501      	movs	r5, #1
 80047ba:	f006 46f8 	and.w	r6, r6, #2080374784	; 0x7c000000
 80047be:	fa05 f707 	lsl.w	r7, r5, r7
 80047c2:	0512      	lsls	r2, r2, #20
 80047c4:	433e      	orrs	r6, r7
 80047c6:	f042 7200 	orr.w	r2, r2, #33554432	; 0x2000000
      LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80047ca:	4332      	orrs	r2, r6
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 80047cc:	ea4f 5cd2 	mov.w	ip, r2, lsr #23
 80047d0:	f00c 0c04 	and.w	ip, ip, #4
 80047d4:	f103 0714 	add.w	r7, r3, #20
  MODIFY_REG(*preg,
 80047d8:	688e      	ldr	r6, [r1, #8]
 80047da:	f85c 5007 	ldr.w	r5, [ip, r7]
 80047de:	f3c2 5204 	ubfx	r2, r2, #20, #5
 80047e2:	f04f 0e07 	mov.w	lr, #7
 80047e6:	fa0e fe02 	lsl.w	lr, lr, r2
 80047ea:	ea25 050e 	bic.w	r5, r5, lr
 80047ee:	fa06 f202 	lsl.w	r2, r6, r2
 80047f2:	432a      	orrs	r2, r5
 80047f4:	f84c 2007 	str.w	r2, [ip, r7]
 80047f8:	680a      	ldr	r2, [r1, #0]
}
 80047fa:	e6cb      	b.n	8004594 <HAL_ADCEx_InjectedConfigChannel+0xb8>
  __HAL_LOCK(hadc);
 80047fc:	2402      	movs	r4, #2
}
 80047fe:	4620      	mov	r0, r4
 8004800:	b002      	add	sp, #8
 8004802:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        tmp_JSQR_ContextQueueBeingBuilt = (ADC_JSQR_RK(sConfigInjected->InjectedChannel, ADC_INJECTED_RANK_1));
 8004806:	0c55      	lsrs	r5, r2, #17
 8004808:	f405 5578 	and.w	r5, r5, #15872	; 0x3e00
 800480c:	e792      	b.n	8004734 <HAL_ADCEx_InjectedConfigChannel+0x258>
    else if ((sConfigInjected->InjectedChannel == ADC_CHANNEL_VREFINT)
 800480e:	4e23      	ldr	r6, [pc, #140]	; (800489c <HAL_ADCEx_InjectedConfigChannel+0x3c0>)
 8004810:	42b2      	cmp	r2, r6
 8004812:	f47f aedc 	bne.w	80045ce <HAL_ADCEx_InjectedConfigChannel+0xf2>
             && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8004816:	0249      	lsls	r1, r1, #9
 8004818:	f53f aed9 	bmi.w	80045ce <HAL_ADCEx_InjectedConfigChannel+0xf2>
      if (ADC_VREFINT_INSTANCE(hadc))
 800481c:	4a1b      	ldr	r2, [pc, #108]	; (800488c <HAL_ADCEx_InjectedConfigChannel+0x3b0>)
 800481e:	4293      	cmp	r3, r2
 8004820:	f43f aed5 	beq.w	80045ce <HAL_ADCEx_InjectedConfigChannel+0xf2>
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 8004824:	68ab      	ldr	r3, [r5, #8]
 8004826:	f023 73e0 	bic.w	r3, r3, #29360128	; 0x1c00000
 800482a:	431f      	orrs	r7, r3
 800482c:	f447 0780 	orr.w	r7, r7, #4194304	; 0x400000
 8004830:	60af      	str	r7, [r5, #8]
}
 8004832:	e6cc      	b.n	80045ce <HAL_ADCEx_InjectedConfigChannel+0xf2>
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8004834:	0dd7      	lsrs	r7, r2, #23
 8004836:	f007 0704 	and.w	r7, r7, #4
 800483a:	f103 0614 	add.w	r6, r3, #20
  MODIFY_REG(*preg,
 800483e:	f3c2 5e04 	ubfx	lr, r2, #20, #5
 8004842:	f04f 0c07 	mov.w	ip, #7
 8004846:	59ba      	ldr	r2, [r7, r6]
 8004848:	fa0c fc0e 	lsl.w	ip, ip, lr
 800484c:	ea22 020c 	bic.w	r2, r2, ip
 8004850:	51ba      	str	r2, [r7, r6]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8004852:	695a      	ldr	r2, [r3, #20]
 8004854:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8004858:	615a      	str	r2, [r3, #20]
}
 800485a:	e71b      	b.n	8004694 <HAL_ADCEx_InjectedConfigChannel+0x1b8>
      MODIFY_REG(hadc->Instance->CFGR2,
 800485c:	691f      	ldr	r7, [r3, #16]
 800485e:	6b4e      	ldr	r6, [r1, #52]	; 0x34
 8004860:	f427 7cff 	bic.w	ip, r7, #510	; 0x1fe
 8004864:	6b8f      	ldr	r7, [r1, #56]	; 0x38
 8004866:	433e      	orrs	r6, r7
 8004868:	ea46 060c 	orr.w	r6, r6, ip
 800486c:	f046 0602 	orr.w	r6, r6, #2
 8004870:	611e      	str	r6, [r3, #16]
 8004872:	e6f2      	b.n	800465a <HAL_ADCEx_InjectedConfigChannel+0x17e>
 8004874:	407f0000 	.word	0x407f0000
 8004878:	80080000 	.word	0x80080000
 800487c:	50000300 	.word	0x50000300
 8004880:	c3210000 	.word	0xc3210000
 8004884:	90c00010 	.word	0x90c00010
 8004888:	c7520000 	.word	0xc7520000
 800488c:	50000100 	.word	0x50000100
 8004890:	20000534 	.word	0x20000534
 8004894:	053e2d63 	.word	0x053e2d63
 8004898:	04104000 	.word	0x04104000
 800489c:	cb840000 	.word	0xcb840000
 80048a0:	03fff000 	.word	0x03fff000
          == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfigInjected->InjectedChannel))
 80048a4:	680a      	ldr	r2, [r1, #0]
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80048a6:	6e1d      	ldr	r5, [r3, #96]	; 0x60
 80048a8:	6e1d      	ldr	r5, [r3, #96]	; 0x60
 80048aa:	f3c2 0612 	ubfx	r6, r2, #0, #19
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80048ae:	f3c5 6584 	ubfx	r5, r5, #26, #5
          == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfigInjected->InjectedChannel))
 80048b2:	2e00      	cmp	r6, #0
 80048b4:	d07d      	beq.n	80049b2 <HAL_ADCEx_InjectedConfigChannel+0x4d6>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80048b6:	fa92 f6a2 	rbit	r6, r2
  if (value == 0U)
 80048ba:	b126      	cbz	r6, 80048c6 <HAL_ADCEx_InjectedConfigChannel+0x3ea>
  return __builtin_clz(value);
 80048bc:	fab6 f686 	clz	r6, r6
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80048c0:	42b5      	cmp	r5, r6
 80048c2:	f000 80bb 	beq.w	8004a3c <HAL_ADCEx_InjectedConfigChannel+0x560>
 80048c6:	6e5d      	ldr	r5, [r3, #100]	; 0x64
 80048c8:	6e5f      	ldr	r7, [r3, #100]	; 0x64
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80048ca:	f103 0560 	add.w	r5, r3, #96	; 0x60
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80048ce:	f3c7 6784 	ubfx	r7, r7, #26, #5
 80048d2:	f103 0c64 	add.w	ip, r3, #100	; 0x64
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80048d6:	fa92 f6a2 	rbit	r6, r2
  if (value == 0U)
 80048da:	b126      	cbz	r6, 80048e6 <HAL_ADCEx_InjectedConfigChannel+0x40a>
  return __builtin_clz(value);
 80048dc:	fab6 f686 	clz	r6, r6
 80048e0:	42b7      	cmp	r7, r6
 80048e2:	f000 80c0 	beq.w	8004a66 <HAL_ADCEx_InjectedConfigChannel+0x58a>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80048e6:	68ae      	ldr	r6, [r5, #8]
 80048e8:	68af      	ldr	r7, [r5, #8]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80048ea:	f105 0c08 	add.w	ip, r5, #8
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80048ee:	f3c7 6784 	ubfx	r7, r7, #26, #5
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80048f2:	fa92 f6a2 	rbit	r6, r2
  if (value == 0U)
 80048f6:	b126      	cbz	r6, 8004902 <HAL_ADCEx_InjectedConfigChannel+0x426>
  return __builtin_clz(value);
 80048f8:	fab6 f686 	clz	r6, r6
 80048fc:	42b7      	cmp	r7, r6
 80048fe:	f000 80c7 	beq.w	8004a90 <HAL_ADCEx_InjectedConfigChannel+0x5b4>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8004902:	68ee      	ldr	r6, [r5, #12]
 8004904:	68ef      	ldr	r7, [r5, #12]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004906:	350c      	adds	r5, #12
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8004908:	f3c7 6784 	ubfx	r7, r7, #26, #5
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800490c:	fa92 f6a2 	rbit	r6, r2
  if (value == 0U)
 8004910:	2e00      	cmp	r6, #0
 8004912:	f43f ae2f 	beq.w	8004574 <HAL_ADCEx_InjectedConfigChannel+0x98>
  return __builtin_clz(value);
 8004916:	fab6 f686 	clz	r6, r6
 800491a:	42be      	cmp	r6, r7
 800491c:	f47f ae2a 	bne.w	8004574 <HAL_ADCEx_InjectedConfigChannel+0x98>
  MODIFY_REG(*preg,
 8004920:	682a      	ldr	r2, [r5, #0]
 8004922:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8004926:	602a      	str	r2, [r5, #0]
 8004928:	680a      	ldr	r2, [r1, #0]
}
 800492a:	e623      	b.n	8004574 <HAL_ADCEx_InjectedConfigChannel+0x98>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800492c:	fa92 f5a2 	rbit	r5, r2
  if (value == 0U)
 8004930:	2d00      	cmp	r5, #0
 8004932:	d05a      	beq.n	80049ea <HAL_ADCEx_InjectedConfigChannel+0x50e>
  return __builtin_clz(value);
 8004934:	fab5 f585 	clz	r5, r5
                                    (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfigInjected->InjectedChannel)
 8004938:	3501      	adds	r5, #1
 800493a:	f005 051f 	and.w	r5, r5, #31
      LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800493e:	2d09      	cmp	r5, #9
 8004940:	d953      	bls.n	80049ea <HAL_ADCEx_InjectedConfigChannel+0x50e>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004942:	fa92 f6a2 	rbit	r6, r2
  if (value == 0U)
 8004946:	2e00      	cmp	r6, #0
 8004948:	f000 80c2 	beq.w	8004ad0 <HAL_ADCEx_InjectedConfigChannel+0x5f4>
  return __builtin_clz(value);
 800494c:	fab6 f686 	clz	r6, r6
 8004950:	3601      	adds	r6, #1
 8004952:	06b6      	lsls	r6, r6, #26
 8004954:	f006 46f8 	and.w	r6, r6, #2080374784	; 0x7c000000
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004958:	fa92 f5a2 	rbit	r5, r2
  if (value == 0U)
 800495c:	2d00      	cmp	r5, #0
 800495e:	f000 80b5 	beq.w	8004acc <HAL_ADCEx_InjectedConfigChannel+0x5f0>
  return __builtin_clz(value);
 8004962:	fab5 f585 	clz	r5, r5
 8004966:	3501      	adds	r5, #1
 8004968:	f005 051f 	and.w	r5, r5, #31
 800496c:	2701      	movs	r7, #1
 800496e:	fa07 f505 	lsl.w	r5, r7, r5
                                    (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfigInjected->InjectedChannel)
 8004972:	432e      	orrs	r6, r5
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004974:	fa92 f2a2 	rbit	r2, r2
  if (value == 0U)
 8004978:	2a00      	cmp	r2, #0
 800497a:	f000 80a5 	beq.w	8004ac8 <HAL_ADCEx_InjectedConfigChannel+0x5ec>
  return __builtin_clz(value);
 800497e:	fab2 f582 	clz	r5, r2
 8004982:	3501      	adds	r5, #1
 8004984:	f005 051f 	and.w	r5, r5, #31
 8004988:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800498c:	f1a5 021e 	sub.w	r2, r5, #30
 8004990:	0512      	lsls	r2, r2, #20
 8004992:	f042 7200 	orr.w	r2, r2, #33554432	; 0x2000000
 8004996:	e718      	b.n	80047ca <HAL_ADCEx_InjectedConfigChannel+0x2ee>
        tmp_JSQR_ContextQueueBeingBuilt = ((sConfigInjected->InjectedNbrOfConversion - 1U));
 8004998:	3b01      	subs	r3, #1
 800499a:	461c      	mov	r4, r3
 800499c:	e5be      	b.n	800451c <HAL_ADCEx_InjectedConfigChannel+0x40>
                                    (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfigInjected->InjectedChannel)
 800499e:	06ae      	lsls	r6, r5, #26
 80049a0:	2501      	movs	r5, #1
 80049a2:	f006 46f8 	and.w	r6, r6, #2080374784	; 0x7c000000
 80049a6:	40bd      	lsls	r5, r7
 80049a8:	eb07 0247 	add.w	r2, r7, r7, lsl #1
 80049ac:	432e      	orrs	r6, r5
 80049ae:	0512      	lsls	r2, r2, #20
 80049b0:	e70b      	b.n	80047ca <HAL_ADCEx_InjectedConfigChannel+0x2ee>
          == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfigInjected->InjectedChannel))
 80049b2:	f3c2 6684 	ubfx	r6, r2, #26, #5
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80049b6:	42b5      	cmp	r5, r6
 80049b8:	d040      	beq.n	8004a3c <HAL_ADCEx_InjectedConfigChannel+0x560>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80049ba:	6e5d      	ldr	r5, [r3, #100]	; 0x64
 80049bc:	6e5f      	ldr	r7, [r3, #100]	; 0x64
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80049be:	f103 0560 	add.w	r5, r3, #96	; 0x60
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80049c2:	f3c7 6784 	ubfx	r7, r7, #26, #5
 80049c6:	f103 0c64 	add.w	ip, r3, #100	; 0x64
 80049ca:	42b7      	cmp	r7, r6
 80049cc:	d04b      	beq.n	8004a66 <HAL_ADCEx_InjectedConfigChannel+0x58a>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80049ce:	68af      	ldr	r7, [r5, #8]
 80049d0:	68af      	ldr	r7, [r5, #8]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80049d2:	f105 0c08 	add.w	ip, r5, #8
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80049d6:	f3c7 6784 	ubfx	r7, r7, #26, #5
 80049da:	42b7      	cmp	r7, r6
 80049dc:	d058      	beq.n	8004a90 <HAL_ADCEx_InjectedConfigChannel+0x5b4>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80049de:	68ef      	ldr	r7, [r5, #12]
 80049e0:	68ef      	ldr	r7, [r5, #12]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80049e2:	350c      	adds	r5, #12
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80049e4:	f3c7 6784 	ubfx	r7, r7, #26, #5
 80049e8:	e797      	b.n	800491a <HAL_ADCEx_InjectedConfigChannel+0x43e>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80049ea:	fa92 f6a2 	rbit	r6, r2
  if (value == 0U)
 80049ee:	2e00      	cmp	r6, #0
 80049f0:	d064      	beq.n	8004abc <HAL_ADCEx_InjectedConfigChannel+0x5e0>
  return __builtin_clz(value);
 80049f2:	fab6 f686 	clz	r6, r6
 80049f6:	3601      	adds	r6, #1
 80049f8:	06b6      	lsls	r6, r6, #26
 80049fa:	f006 46f8 	and.w	r6, r6, #2080374784	; 0x7c000000
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80049fe:	fa92 f5a2 	rbit	r5, r2
  if (value == 0U)
 8004a02:	2d00      	cmp	r5, #0
 8004a04:	d058      	beq.n	8004ab8 <HAL_ADCEx_InjectedConfigChannel+0x5dc>
  return __builtin_clz(value);
 8004a06:	fab5 f585 	clz	r5, r5
 8004a0a:	3501      	adds	r5, #1
 8004a0c:	f005 051f 	and.w	r5, r5, #31
 8004a10:	2701      	movs	r7, #1
 8004a12:	fa07 f505 	lsl.w	r5, r7, r5
                                    (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfigInjected->InjectedChannel)
 8004a16:	432e      	orrs	r6, r5
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004a18:	fa92 f2a2 	rbit	r2, r2
  if (value == 0U)
 8004a1c:	2a00      	cmp	r2, #0
 8004a1e:	d050      	beq.n	8004ac2 <HAL_ADCEx_InjectedConfigChannel+0x5e6>
  return __builtin_clz(value);
 8004a20:	fab2 f582 	clz	r5, r2
 8004a24:	3501      	adds	r5, #1
 8004a26:	f005 051f 	and.w	r5, r5, #31
 8004a2a:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8004a2e:	052a      	lsls	r2, r5, #20
 8004a30:	e6cb      	b.n	80047ca <HAL_ADCEx_InjectedConfigChannel+0x2ee>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004a32:	6dc6      	ldr	r6, [r0, #92]	; 0x5c
 8004a34:	f046 0620 	orr.w	r6, r6, #32
 8004a38:	65c6      	str	r6, [r0, #92]	; 0x5c
        tmp_hal_status = HAL_ERROR;
 8004a3a:	e605      	b.n	8004648 <HAL_ADCEx_InjectedConfigChannel+0x16c>
  MODIFY_REG(*preg,
 8004a3c:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8004a3e:	461d      	mov	r5, r3
 8004a40:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8004a44:	f845 2f60 	str.w	r2, [r5, #96]!
          == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfigInjected->InjectedChannel))
 8004a48:	680a      	ldr	r2, [r1, #0]
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8004a4a:	6e5e      	ldr	r6, [r3, #100]	; 0x64
 8004a4c:	6e5f      	ldr	r7, [r3, #100]	; 0x64
 8004a4e:	f3c2 0612 	ubfx	r6, r2, #0, #19
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8004a52:	f3c7 6784 	ubfx	r7, r7, #26, #5
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004a56:	f103 0c64 	add.w	ip, r3, #100	; 0x64
          == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfigInjected->InjectedChannel))
 8004a5a:	2e00      	cmp	r6, #0
 8004a5c:	f47f af3b 	bne.w	80048d6 <HAL_ADCEx_InjectedConfigChannel+0x3fa>
 8004a60:	f3c2 6684 	ubfx	r6, r2, #26, #5
 8004a64:	e7b1      	b.n	80049ca <HAL_ADCEx_InjectedConfigChannel+0x4ee>
  MODIFY_REG(*preg,
 8004a66:	f8dc 2000 	ldr.w	r2, [ip]
 8004a6a:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8004a6e:	f8cc 2000 	str.w	r2, [ip]
          == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfigInjected->InjectedChannel))
 8004a72:	680a      	ldr	r2, [r1, #0]
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8004a74:	68ae      	ldr	r6, [r5, #8]
 8004a76:	68af      	ldr	r7, [r5, #8]
 8004a78:	f3c2 0612 	ubfx	r6, r2, #0, #19
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8004a7c:	f3c7 6784 	ubfx	r7, r7, #26, #5
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004a80:	f105 0c08 	add.w	ip, r5, #8
          == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfigInjected->InjectedChannel))
 8004a84:	2e00      	cmp	r6, #0
 8004a86:	f47f af34 	bne.w	80048f2 <HAL_ADCEx_InjectedConfigChannel+0x416>
 8004a8a:	f3c2 6684 	ubfx	r6, r2, #26, #5
 8004a8e:	e7a4      	b.n	80049da <HAL_ADCEx_InjectedConfigChannel+0x4fe>
  MODIFY_REG(*preg,
 8004a90:	f8dc 2000 	ldr.w	r2, [ip]
 8004a94:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8004a98:	f8cc 2000 	str.w	r2, [ip]
          == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfigInjected->InjectedChannel))
 8004a9c:	680a      	ldr	r2, [r1, #0]
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8004a9e:	68ee      	ldr	r6, [r5, #12]
 8004aa0:	68ef      	ldr	r7, [r5, #12]
 8004aa2:	f3c2 0612 	ubfx	r6, r2, #0, #19
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8004aa6:	f3c7 6784 	ubfx	r7, r7, #26, #5
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004aaa:	350c      	adds	r5, #12
          == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfigInjected->InjectedChannel))
 8004aac:	2e00      	cmp	r6, #0
 8004aae:	f47f af2d 	bne.w	800490c <HAL_ADCEx_InjectedConfigChannel+0x430>
 8004ab2:	f3c2 6684 	ubfx	r6, r2, #26, #5
 8004ab6:	e730      	b.n	800491a <HAL_ADCEx_InjectedConfigChannel+0x43e>
 8004ab8:	2502      	movs	r5, #2
 8004aba:	e7ac      	b.n	8004a16 <HAL_ADCEx_InjectedConfigChannel+0x53a>
 8004abc:	f04f 6680 	mov.w	r6, #67108864	; 0x4000000
 8004ac0:	e79d      	b.n	80049fe <HAL_ADCEx_InjectedConfigChannel+0x522>
 8004ac2:	f44f 1240 	mov.w	r2, #3145728	; 0x300000
 8004ac6:	e680      	b.n	80047ca <HAL_ADCEx_InjectedConfigChannel+0x2ee>
 8004ac8:	4a03      	ldr	r2, [pc, #12]	; (8004ad8 <HAL_ADCEx_InjectedConfigChannel+0x5fc>)
 8004aca:	e67e      	b.n	80047ca <HAL_ADCEx_InjectedConfigChannel+0x2ee>
 8004acc:	2502      	movs	r5, #2
 8004ace:	e750      	b.n	8004972 <HAL_ADCEx_InjectedConfigChannel+0x496>
 8004ad0:	f04f 6680 	mov.w	r6, #67108864	; 0x4000000
 8004ad4:	e740      	b.n	8004958 <HAL_ADCEx_InjectedConfigChannel+0x47c>
 8004ad6:	bf00      	nop
 8004ad8:	fe500000 	.word	0xfe500000

08004adc <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 8004adc:	b4f0      	push	{r4, r5, r6, r7}
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(multimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8004ade:	f890 2058 	ldrb.w	r2, [r0, #88]	; 0x58
  if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8004ae2:	680d      	ldr	r5, [r1, #0]
  __HAL_LOCK(hadc);
 8004ae4:	2a01      	cmp	r2, #1
{
 8004ae6:	b09c      	sub	sp, #112	; 0x70
  __HAL_LOCK(hadc);
 8004ae8:	d04f      	beq.n	8004b8a <HAL_ADCEx_MultiModeConfigChannel+0xae>

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmphadcSlave);
  ADC_CLEAR_ERRORCODE(&tmphadcSlave);

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8004aea:	6804      	ldr	r4, [r0, #0]
 8004aec:	4603      	mov	r3, r0
  __HAL_ADC_RESET_HANDLE_STATE(&tmphadcSlave);
 8004aee:	2200      	movs	r2, #0
  __HAL_LOCK(hadc);
 8004af0:	2001      	movs	r0, #1
  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8004af2:	f1b4 4fa0 	cmp.w	r4, #1342177280	; 0x50000000
  __HAL_ADC_RESET_HANDLE_STATE(&tmphadcSlave);
 8004af6:	9218      	str	r2, [sp, #96]	; 0x60
  __HAL_LOCK(hadc);
 8004af8:	f883 0058 	strb.w	r0, [r3, #88]	; 0x58
  ADC_CLEAR_ERRORCODE(&tmphadcSlave);
 8004afc:	9219      	str	r2, [sp, #100]	; 0x64
  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8004afe:	d008      	beq.n	8004b12 <HAL_ADCEx_MultiModeConfigChannel+0x36>

  if (tmphadcSlave.Instance == NULL)
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004b00:	6dd9      	ldr	r1, [r3, #92]	; 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8004b02:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004b06:	f041 0120 	orr.w	r1, r1, #32
 8004b0a:	65d9      	str	r1, [r3, #92]	; 0x5c
  /* Process unlocked */
  __HAL_UNLOCK(hadc);

  /* Return function status */
  return tmp_hal_status;
}
 8004b0c:	b01c      	add	sp, #112	; 0x70
 8004b0e:	bcf0      	pop	{r4, r5, r6, r7}
 8004b10:	4770      	bx	lr
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8004b12:	4a23      	ldr	r2, [pc, #140]	; (8004ba0 <HAL_ADCEx_MultiModeConfigChannel+0xc4>)
 8004b14:	6890      	ldr	r0, [r2, #8]
 8004b16:	0740      	lsls	r0, r0, #29
 8004b18:	d50b      	bpl.n	8004b32 <HAL_ADCEx_MultiModeConfigChannel+0x56>
 8004b1a:	68a2      	ldr	r2, [r4, #8]
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004b1c:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8004b1e:	f042 0220 	orr.w	r2, r2, #32
 8004b22:	65da      	str	r2, [r3, #92]	; 0x5c
    tmp_hal_status = HAL_ERROR;
 8004b24:	2001      	movs	r0, #1
  __HAL_UNLOCK(hadc);
 8004b26:	2200      	movs	r2, #0
 8004b28:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
}
 8004b2c:	b01c      	add	sp, #112	; 0x70
 8004b2e:	bcf0      	pop	{r4, r5, r6, r7}
 8004b30:	4770      	bx	lr
 8004b32:	68a0      	ldr	r0, [r4, #8]
 8004b34:	0746      	lsls	r6, r0, #29
 8004b36:	d4f1      	bmi.n	8004b1c <HAL_ADCEx_MultiModeConfigChannel+0x40>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8004b38:	b1d5      	cbz	r5, 8004b70 <HAL_ADCEx_MultiModeConfigChannel+0x94>
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 8004b3a:	4e1a      	ldr	r6, [pc, #104]	; (8004ba4 <HAL_ADCEx_MultiModeConfigChannel+0xc8>)
 8004b3c:	684f      	ldr	r7, [r1, #4]
 8004b3e:	68b0      	ldr	r0, [r6, #8]
 8004b40:	f893 c038 	ldrb.w	ip, [r3, #56]	; 0x38
 8004b44:	f420 4060 	bic.w	r0, r0, #57344	; 0xe000
 8004b48:	4338      	orrs	r0, r7
 8004b4a:	ea40 304c 	orr.w	r0, r0, ip, lsl #13
 8004b4e:	60b0      	str	r0, [r6, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8004b50:	68a4      	ldr	r4, [r4, #8]
 8004b52:	6890      	ldr	r0, [r2, #8]
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8004b54:	4320      	orrs	r0, r4
 8004b56:	f010 0001 	ands.w	r0, r0, #1
 8004b5a:	d114      	bne.n	8004b86 <HAL_ADCEx_MultiModeConfigChannel+0xaa>
        MODIFY_REG(tmpADC_Common->CCR,
 8004b5c:	68b4      	ldr	r4, [r6, #8]
 8004b5e:	688a      	ldr	r2, [r1, #8]
 8004b60:	f424 6171 	bic.w	r1, r4, #3856	; 0xf10
 8004b64:	4315      	orrs	r5, r2
 8004b66:	f021 010f 	bic.w	r1, r1, #15
 8004b6a:	430d      	orrs	r5, r1
 8004b6c:	60b5      	str	r5, [r6, #8]
 8004b6e:	e7da      	b.n	8004b26 <HAL_ADCEx_MultiModeConfigChannel+0x4a>
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8004b70:	4d0c      	ldr	r5, [pc, #48]	; (8004ba4 <HAL_ADCEx_MultiModeConfigChannel+0xc8>)
 8004b72:	68a9      	ldr	r1, [r5, #8]
 8004b74:	f421 4160 	bic.w	r1, r1, #57344	; 0xe000
 8004b78:	60a9      	str	r1, [r5, #8]
 8004b7a:	68a1      	ldr	r1, [r4, #8]
 8004b7c:	6890      	ldr	r0, [r2, #8]
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8004b7e:	4308      	orrs	r0, r1
 8004b80:	f010 0001 	ands.w	r0, r0, #1
 8004b84:	d005      	beq.n	8004b92 <HAL_ADCEx_MultiModeConfigChannel+0xb6>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004b86:	2000      	movs	r0, #0
 8004b88:	e7cd      	b.n	8004b26 <HAL_ADCEx_MultiModeConfigChannel+0x4a>
  __HAL_LOCK(hadc);
 8004b8a:	2002      	movs	r0, #2
}
 8004b8c:	b01c      	add	sp, #112	; 0x70
 8004b8e:	bcf0      	pop	{r4, r5, r6, r7}
 8004b90:	4770      	bx	lr
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8004b92:	68aa      	ldr	r2, [r5, #8]
 8004b94:	f422 6271 	bic.w	r2, r2, #3856	; 0xf10
 8004b98:	f022 020f 	bic.w	r2, r2, #15
 8004b9c:	60aa      	str	r2, [r5, #8]
 8004b9e:	e7c2      	b.n	8004b26 <HAL_ADCEx_MultiModeConfigChannel+0x4a>
 8004ba0:	50000100 	.word	0x50000100
 8004ba4:	50000300 	.word	0x50000300

08004ba8 <HAL_COMP_Init>:
  *         To unlock the configuration, perform a system reset.
  * @param  hcomp  COMP handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_COMP_Init(COMP_HandleTypeDef *hcomp)
{
 8004ba8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004baa:	b083      	sub	sp, #12
  uint32_t tmp_csr;
  uint32_t exti_line;
  uint32_t comp_voltage_scaler_initialized; /* Value "0" if comparator voltage scaler is not initialized */
  __IO uint32_t wait_loop_index = 0UL;
 8004bac:	2300      	movs	r3, #0
 8004bae:	9301      	str	r3, [sp, #4]
  HAL_StatusTypeDef status = HAL_OK;

  /* Check the COMP handle allocation and lock status */
  if(hcomp == NULL)
 8004bb0:	2800      	cmp	r0, #0
 8004bb2:	d054      	beq.n	8004c5e <HAL_COMP_Init+0xb6>
  {
    status = HAL_ERROR;
  }
  else if(__HAL_COMP_IS_LOCKED(hcomp))
 8004bb4:	6802      	ldr	r2, [r0, #0]
 8004bb6:	6813      	ldr	r3, [r2, #0]
 8004bb8:	2b00      	cmp	r3, #0
 8004bba:	4604      	mov	r4, r0
 8004bbc:	db4f      	blt.n	8004c5e <HAL_COMP_Init+0xb6>
    assert_param(IS_COMP_OUTPUTPOL(hcomp->Init.OutputPol));
    assert_param(IS_COMP_HYSTERESIS(hcomp->Init.Hysteresis));
    assert_param(IS_COMP_BLANKINGSRC_INSTANCE(hcomp->Instance, hcomp->Init.BlankingSrce));
    assert_param(IS_COMP_TRIGGERMODE(hcomp->Init.TriggerMode));

    if(hcomp->State == HAL_COMP_STATE_RESET)
 8004bbe:	7f43      	ldrb	r3, [r0, #29]
 8004bc0:	f003 01ff 	and.w	r1, r3, #255	; 0xff
 8004bc4:	2b00      	cmp	r3, #0
 8004bc6:	d078      	beq.n	8004cba <HAL_COMP_Init+0x112>
    /* Memorize voltage scaler state before initialization */
    comp_voltage_scaler_initialized = READ_BIT(hcomp->Instance->CSR, COMP_CSR_SCALEN);

    /* Set COMP parameters */
    tmp_csr = (  hcomp->Init.InputMinus
               | hcomp->Init.InputPlus
 8004bc8:	e9d4 6301 	ldrd	r6, r3, [r4, #4]
    tmp_csr = (  hcomp->Init.InputMinus
 8004bcc:	e9d4 5003 	ldrd	r5, r0, [r4, #12]
               | hcomp->Init.BlankingSrce
 8004bd0:	6961      	ldr	r1, [r4, #20]
    comp_voltage_scaler_initialized = READ_BIT(hcomp->Instance->CSR, COMP_CSR_SCALEN);
 8004bd2:	6817      	ldr	r7, [r2, #0]
               | hcomp->Init.InputPlus
 8004bd4:	4333      	orrs	r3, r6
               | hcomp->Init.BlankingSrce
 8004bd6:	430b      	orrs	r3, r1
               | hcomp->Init.OutputPol
              );

    /* Set parameters in COMP register */
    /* Note: Update all bits except read-only, lock and enable bits */
    MODIFY_REG(hcomp->Instance->CSR,
 8004bd8:	6816      	ldr	r6, [r2, #0]
 8004bda:	4940      	ldr	r1, [pc, #256]	; (8004cdc <HAL_COMP_Init+0x134>)
               | hcomp->Init.Hysteresis
 8004bdc:	432b      	orrs	r3, r5
    tmp_csr = (  hcomp->Init.InputMinus
 8004bde:	4303      	orrs	r3, r0
    MODIFY_REG(hcomp->Instance->CSR,
 8004be0:	4031      	ands	r1, r6
 8004be2:	430b      	orrs	r3, r1
 8004be4:	6013      	str	r3, [r2, #0]
               tmp_csr
              );

    /* Delay for COMP scaler bridge voltage stabilization */
    /* Apply the delay if voltage scaler bridge is required and not already enabled */
    if ((READ_BIT(hcomp->Instance->CSR, COMP_CSR_SCALEN) != 0UL) &&
 8004be6:	6813      	ldr	r3, [r2, #0]
 8004be8:	0218      	lsls	r0, r3, #8
 8004bea:	d501      	bpl.n	8004bf0 <HAL_COMP_Init+0x48>
 8004bec:	023b      	lsls	r3, r7, #8
 8004bee:	d54e      	bpl.n	8004c8e <HAL_COMP_Init+0xe6>
        wait_loop_index--;
      }
    }

    /* Get the EXTI line corresponding to the selected COMP instance */
    exti_line = COMP_GET_EXTI_LINE(hcomp->Instance);
 8004bf0:	4b3b      	ldr	r3, [pc, #236]	; (8004ce0 <HAL_COMP_Init+0x138>)
 8004bf2:	429a      	cmp	r2, r3
 8004bf4:	d067      	beq.n	8004cc6 <HAL_COMP_Init+0x11e>
 8004bf6:	4b3b      	ldr	r3, [pc, #236]	; (8004ce4 <HAL_COMP_Init+0x13c>)
 8004bf8:	429a      	cmp	r2, r3
 8004bfa:	d069      	beq.n	8004cd0 <HAL_COMP_Init+0x128>
 8004bfc:	3304      	adds	r3, #4
 8004bfe:	429a      	cmp	r2, r3
 8004c00:	bf0b      	itete	eq
 8004c02:	f06f 5200 	mvneq.w	r2, #536870912	; 0x20000000
 8004c06:	f06f 4280 	mvnne.w	r2, #1073741824	; 0x40000000
 8004c0a:	f04f 5100 	moveq.w	r1, #536870912	; 0x20000000
 8004c0e:	f04f 4180 	movne.w	r1, #1073741824	; 0x40000000

    /* Manage EXTI settings */
    if((hcomp->Init.TriggerMode & (COMP_EXTI_IT | COMP_EXTI_EVENT)) != 0UL)
 8004c12:	69a3      	ldr	r3, [r4, #24]
 8004c14:	079f      	lsls	r7, r3, #30
 8004c16:	d025      	beq.n	8004c64 <HAL_COMP_Init+0xbc>
  SET_BIT(EXTI->RTSR1, ExtiLine);
 8004c18:	4d33      	ldr	r5, [pc, #204]	; (8004ce8 <HAL_COMP_Init+0x140>)
 8004c1a:	68a8      	ldr	r0, [r5, #8]
    {
      /* Configure EXTI rising edge */
      if((hcomp->Init.TriggerMode & COMP_EXTI_RISING) != 0UL)
 8004c1c:	06de      	lsls	r6, r3, #27
 8004c1e:	bf4c      	ite	mi
 8004c20:	4308      	orrmi	r0, r1
  CLEAR_BIT(EXTI->RTSR1, ExtiLine);
 8004c22:	4010      	andpl	r0, r2
 8004c24:	60a8      	str	r0, [r5, #8]
  SET_BIT(EXTI->FTSR1, ExtiLine);
 8004c26:	4d30      	ldr	r5, [pc, #192]	; (8004ce8 <HAL_COMP_Init+0x140>)
 8004c28:	68e8      	ldr	r0, [r5, #12]
        LL_EXTI_DisableRisingTrig_0_31(exti_line);
#endif /* COMP7 */
      }

      /* Configure EXTI falling edge */
      if((hcomp->Init.TriggerMode & COMP_EXTI_FALLING) != 0UL)
 8004c2a:	069f      	lsls	r7, r3, #26
 8004c2c:	bf4c      	ite	mi
 8004c2e:	4308      	orrmi	r0, r1
  CLEAR_BIT(EXTI->FTSR1, ExtiLine);
 8004c30:	4010      	andpl	r0, r2
 8004c32:	60e8      	str	r0, [r5, #12]
  WRITE_REG(EXTI->PR1, ExtiLine);
 8004c34:	482c      	ldr	r0, [pc, #176]	; (8004ce8 <HAL_COMP_Init+0x140>)
 8004c36:	6141      	str	r1, [r0, #20]
  SET_BIT(EXTI->EMR1, ExtiLine);
 8004c38:	6845      	ldr	r5, [r0, #4]
#else
      LL_EXTI_ClearFlag_0_31(exti_line);
#endif /* COMP7 */

      /* Configure EXTI event mode */
      if((hcomp->Init.TriggerMode & COMP_EXTI_EVENT) != 0UL)
 8004c3a:	079e      	lsls	r6, r3, #30
 8004c3c:	bf4c      	ite	mi
 8004c3e:	430d      	orrmi	r5, r1
  CLEAR_BIT(EXTI->EMR1, ExtiLine);
 8004c40:	4015      	andpl	r5, r2
        LL_EXTI_DisableEvent_0_31(exti_line);
#endif /* COMP7 */
      }

      /* Configure EXTI interrupt mode */
      if((hcomp->Init.TriggerMode & COMP_EXTI_IT) != 0UL)
 8004c42:	07db      	lsls	r3, r3, #31
 8004c44:	6045      	str	r5, [r0, #4]
 8004c46:	d51d      	bpl.n	8004c84 <HAL_COMP_Init+0xdc>
  SET_BIT(EXTI->IMR1, ExtiLine);
 8004c48:	4b27      	ldr	r3, [pc, #156]	; (8004ce8 <HAL_COMP_Init+0x140>)
 8004c4a:	681a      	ldr	r2, [r3, #0]
 8004c4c:	4311      	orrs	r1, r2
 8004c4e:	6019      	str	r1, [r3, #0]
    }

    /* Set HAL COMP handle state */
    /* Note: Transition from state reset to state ready,                      */
    /*       otherwise (coming from state ready or busy) no state update.     */
    if (hcomp->State == HAL_COMP_STATE_RESET)
 8004c50:	7f63      	ldrb	r3, [r4, #29]
 8004c52:	f003 00ff 	and.w	r0, r3, #255	; 0xff
 8004c56:	b18b      	cbz	r3, 8004c7c <HAL_COMP_Init+0xd4>
  HAL_StatusTypeDef status = HAL_OK;
 8004c58:	2000      	movs	r0, #0
      hcomp->State = HAL_COMP_STATE_READY;
    }
  }

  return status;
}
 8004c5a:	b003      	add	sp, #12
 8004c5c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    status = HAL_ERROR;
 8004c5e:	2001      	movs	r0, #1
}
 8004c60:	b003      	add	sp, #12
 8004c62:	bdf0      	pop	{r4, r5, r6, r7, pc}
  CLEAR_BIT(EXTI->EMR1, ExtiLine);
 8004c64:	4b20      	ldr	r3, [pc, #128]	; (8004ce8 <HAL_COMP_Init+0x140>)
 8004c66:	6859      	ldr	r1, [r3, #4]
 8004c68:	4011      	ands	r1, r2
 8004c6a:	6059      	str	r1, [r3, #4]
  CLEAR_BIT(EXTI->IMR1, ExtiLine);
 8004c6c:	6819      	ldr	r1, [r3, #0]
 8004c6e:	400a      	ands	r2, r1
 8004c70:	601a      	str	r2, [r3, #0]
    if (hcomp->State == HAL_COMP_STATE_RESET)
 8004c72:	7f63      	ldrb	r3, [r4, #29]
 8004c74:	f003 00ff 	and.w	r0, r3, #255	; 0xff
 8004c78:	2b00      	cmp	r3, #0
 8004c7a:	d1ed      	bne.n	8004c58 <HAL_COMP_Init+0xb0>
      hcomp->State = HAL_COMP_STATE_READY;
 8004c7c:	2301      	movs	r3, #1
 8004c7e:	7763      	strb	r3, [r4, #29]
}
 8004c80:	b003      	add	sp, #12
 8004c82:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004c84:	4918      	ldr	r1, [pc, #96]	; (8004ce8 <HAL_COMP_Init+0x140>)
 8004c86:	680b      	ldr	r3, [r1, #0]
 8004c88:	401a      	ands	r2, r3
 8004c8a:	600a      	str	r2, [r1, #0]
}
 8004c8c:	e7f1      	b.n	8004c72 <HAL_COMP_Init+0xca>
      wait_loop_index = ((COMP_DELAY_VOLTAGE_SCALER_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8004c8e:	4b17      	ldr	r3, [pc, #92]	; (8004cec <HAL_COMP_Init+0x144>)
 8004c90:	4917      	ldr	r1, [pc, #92]	; (8004cf0 <HAL_COMP_Init+0x148>)
 8004c92:	681b      	ldr	r3, [r3, #0]
 8004c94:	099b      	lsrs	r3, r3, #6
 8004c96:	fba1 1303 	umull	r1, r3, r1, r3
 8004c9a:	099b      	lsrs	r3, r3, #6
 8004c9c:	3301      	adds	r3, #1
 8004c9e:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8004ca2:	009b      	lsls	r3, r3, #2
 8004ca4:	9301      	str	r3, [sp, #4]
      while(wait_loop_index != 0UL)
 8004ca6:	9b01      	ldr	r3, [sp, #4]
 8004ca8:	2b00      	cmp	r3, #0
 8004caa:	d0a1      	beq.n	8004bf0 <HAL_COMP_Init+0x48>
        wait_loop_index--;
 8004cac:	9b01      	ldr	r3, [sp, #4]
 8004cae:	3b01      	subs	r3, #1
 8004cb0:	9301      	str	r3, [sp, #4]
      while(wait_loop_index != 0UL)
 8004cb2:	9b01      	ldr	r3, [sp, #4]
 8004cb4:	2b00      	cmp	r3, #0
 8004cb6:	d1f9      	bne.n	8004cac <HAL_COMP_Init+0x104>
 8004cb8:	e79a      	b.n	8004bf0 <HAL_COMP_Init+0x48>
      hcomp->Lock = HAL_UNLOCKED;
 8004cba:	7701      	strb	r1, [r0, #28]
      COMP_CLEAR_ERRORCODE(hcomp);
 8004cbc:	6201      	str	r1, [r0, #32]
      HAL_COMP_MspInit(hcomp);
 8004cbe:	f7fe fca9 	bl	8003614 <HAL_COMP_MspInit>
 8004cc2:	6822      	ldr	r2, [r4, #0]
 8004cc4:	e780      	b.n	8004bc8 <HAL_COMP_Init+0x20>
 8004cc6:	f46f 1200 	mvn.w	r2, #2097152	; 0x200000
    exti_line = COMP_GET_EXTI_LINE(hcomp->Instance);
 8004cca:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8004cce:	e7a0      	b.n	8004c12 <HAL_COMP_Init+0x6a>
 8004cd0:	f46f 0280 	mvn.w	r2, #4194304	; 0x400000
 8004cd4:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8004cd8:	e79b      	b.n	8004c12 <HAL_COMP_Init+0x6a>
 8004cda:	bf00      	nop
 8004cdc:	ff007e0f 	.word	0xff007e0f
 8004ce0:	40010200 	.word	0x40010200
 8004ce4:	40010204 	.word	0x40010204
 8004ce8:	40010400 	.word	0x40010400
 8004cec:	20000534 	.word	0x20000534
 8004cf0:	053e2d63 	.word	0x053e2d63

08004cf4 <HAL_CORDIC_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CORDIC_Init(CORDIC_HandleTypeDef *hcordic)
{
  /* Check the CORDIC handle allocation */
  if (hcordic == NULL)
 8004cf4:	b1b0      	cbz	r0, 8004d24 <HAL_CORDIC_Init+0x30>
{
 8004cf6:	b510      	push	{r4, lr}

    /* Initialize the low level hardware */
    hcordic->MspInitCallback(hcordic);
  }
#else
  if (hcordic->State == HAL_CORDIC_STATE_RESET)
 8004cf8:	f890 3021 	ldrb.w	r3, [r0, #33]	; 0x21
 8004cfc:	4604      	mov	r4, r0
 8004cfe:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8004d02:	b153      	cbz	r3, 8004d1a <HAL_CORDIC_Init+0x26>
    HAL_CORDIC_MspInit(hcordic);
  }
#endif /* (USE_HAL_CORDIC_REGISTER_CALLBACKS) */

  /* Set CORDIC error code to none */
  hcordic->ErrorCode = HAL_CORDIC_ERROR_NONE;
 8004d04:	2000      	movs	r0, #0

  /* Reset DMADirection */
  hcordic->DMADirection = CORDIC_DMA_DIR_NONE;

  /* Change CORDIC peripheral state */
  hcordic->State = HAL_CORDIC_STATE_READY;
 8004d06:	2301      	movs	r3, #1
  hcordic->ErrorCode = HAL_CORDIC_ERROR_NONE;
 8004d08:	6260      	str	r0, [r4, #36]	; 0x24
  hcordic->State = HAL_CORDIC_STATE_READY;
 8004d0a:	f884 3021 	strb.w	r3, [r4, #33]	; 0x21
  hcordic->pOutBuff = NULL;
 8004d0e:	e9c4 0001 	strd	r0, r0, [r4, #4]
  hcordic->NbCalcToGet = 0U;
 8004d12:	e9c4 0003 	strd	r0, r0, [r4, #12]
  hcordic->DMADirection = CORDIC_DMA_DIR_NONE;
 8004d16:	6160      	str	r0, [r4, #20]

  /* Return function status */
  return HAL_OK;
}
 8004d18:	bd10      	pop	{r4, pc}
    hcordic->Lock = HAL_UNLOCKED;
 8004d1a:	f880 2020 	strb.w	r2, [r0, #32]
    HAL_CORDIC_MspInit(hcordic);
 8004d1e:	f7fe fcd9 	bl	80036d4 <HAL_CORDIC_MspInit>
 8004d22:	e7ef      	b.n	8004d04 <HAL_CORDIC_Init+0x10>
    return HAL_ERROR;
 8004d24:	2001      	movs	r0, #1
}
 8004d26:	4770      	bx	lr

08004d28 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004d28:	4908      	ldr	r1, [pc, #32]	; (8004d4c <HAL_NVIC_SetPriorityGrouping+0x24>)
 8004d2a:	68ca      	ldr	r2, [r1, #12]
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004d2c:	b410      	push	{r4}
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004d2e:	0200      	lsls	r0, r0, #8
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004d30:	f64f 04ff 	movw	r4, #63743	; 0xf8ff
 8004d34:	4022      	ands	r2, r4
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004d36:	f400 63e0 	and.w	r3, r0, #1792	; 0x700
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004d3a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004d3c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8004d40:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 8004d44:	f85d 4b04 	ldr.w	r4, [sp], #4
  SCB->AIRCR =  reg_value;
 8004d48:	60cb      	str	r3, [r1, #12]
 8004d4a:	4770      	bx	lr
 8004d4c:	e000ed00 	.word	0xe000ed00

08004d50 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004d50:	4b19      	ldr	r3, [pc, #100]	; (8004db8 <HAL_NVIC_SetPriority+0x68>)
 8004d52:	68db      	ldr	r3, [r3, #12]
 8004d54:	f3c3 2302 	ubfx	r3, r3, #8, #3
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004d58:	b430      	push	{r4, r5}
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004d5a:	f1c3 0507 	rsb	r5, r3, #7
 8004d5e:	2d04      	cmp	r5, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004d60:	f103 0404 	add.w	r4, r3, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004d64:	bf28      	it	cs
 8004d66:	2504      	movcs	r5, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004d68:	2c06      	cmp	r4, #6
 8004d6a:	d919      	bls.n	8004da0 <HAL_NVIC_SetPriority+0x50>
 8004d6c:	3b03      	subs	r3, #3
 8004d6e:	f04f 34ff 	mov.w	r4, #4294967295
 8004d72:	409c      	lsls	r4, r3
 8004d74:	ea22 0204 	bic.w	r2, r2, r4

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004d78:	f04f 34ff 	mov.w	r4, #4294967295
 8004d7c:	40ac      	lsls	r4, r5
 8004d7e:	ea21 0104 	bic.w	r1, r1, r4
 8004d82:	4099      	lsls	r1, r3
  if ((int32_t)(IRQn) >= 0)
 8004d84:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004d86:	ea41 0102 	orr.w	r1, r1, r2
  if ((int32_t)(IRQn) >= 0)
 8004d8a:	db0c      	blt.n	8004da6 <HAL_NVIC_SetPriority+0x56>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004d8c:	f100 4060 	add.w	r0, r0, #3758096384	; 0xe0000000
 8004d90:	f500 4061 	add.w	r0, r0, #57600	; 0xe100
 8004d94:	0109      	lsls	r1, r1, #4
 8004d96:	b2c9      	uxtb	r1, r1
 8004d98:	f880 1300 	strb.w	r1, [r0, #768]	; 0x300
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 8004d9c:	bc30      	pop	{r4, r5}
 8004d9e:	4770      	bx	lr
 8004da0:	2200      	movs	r2, #0
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004da2:	4613      	mov	r3, r2
 8004da4:	e7e8      	b.n	8004d78 <HAL_NVIC_SetPriority+0x28>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004da6:	4b05      	ldr	r3, [pc, #20]	; (8004dbc <HAL_NVIC_SetPriority+0x6c>)
 8004da8:	f000 000f 	and.w	r0, r0, #15
 8004dac:	0109      	lsls	r1, r1, #4
 8004dae:	4403      	add	r3, r0
 8004db0:	b2c9      	uxtb	r1, r1
 8004db2:	7619      	strb	r1, [r3, #24]
 8004db4:	bc30      	pop	{r4, r5}
 8004db6:	4770      	bx	lr
 8004db8:	e000ed00 	.word	0xe000ed00
 8004dbc:	e000ecfc 	.word	0xe000ecfc

08004dc0 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8004dc0:	2800      	cmp	r0, #0
 8004dc2:	db07      	blt.n	8004dd4 <HAL_NVIC_EnableIRQ+0x14>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004dc4:	4a04      	ldr	r2, [pc, #16]	; (8004dd8 <HAL_NVIC_EnableIRQ+0x18>)
 8004dc6:	f000 011f 	and.w	r1, r0, #31
 8004dca:	2301      	movs	r3, #1
 8004dcc:	0940      	lsrs	r0, r0, #5
 8004dce:	408b      	lsls	r3, r1
 8004dd0:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 8004dd4:	4770      	bx	lr
 8004dd6:	bf00      	nop
 8004dd8:	e000e100 	.word	0xe000e100

08004ddc <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004ddc:	3801      	subs	r0, #1
 8004dde:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8004de2:	d20e      	bcs.n	8004e02 <HAL_SYSTICK_Config+0x26>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004de4:	4b08      	ldr	r3, [pc, #32]	; (8004e08 <HAL_SYSTICK_Config+0x2c>)
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8004de6:	b410      	push	{r4}
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004de8:	4c08      	ldr	r4, [pc, #32]	; (8004e0c <HAL_SYSTICK_Config+0x30>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004dea:	6058      	str	r0, [r3, #4]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004dec:	20f0      	movs	r0, #240	; 0xf0
 8004dee:	f884 0023 	strb.w	r0, [r4, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004df2:	2200      	movs	r2, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004df4:	2107      	movs	r1, #7
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004df6:	4610      	mov	r0, r2
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004df8:	609a      	str	r2, [r3, #8]
   return SysTick_Config(TicksNumb);
}
 8004dfa:	f85d 4b04 	ldr.w	r4, [sp], #4
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004dfe:	6019      	str	r1, [r3, #0]
 8004e00:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 8004e02:	2001      	movs	r0, #1
 8004e04:	4770      	bx	lr
 8004e06:	bf00      	nop
 8004e08:	e000e010 	.word	0xe000e010
 8004e0c:	e000ed00 	.word	0xe000ed00

08004e10 <HAL_SYSTICK_Callback>:
__weak void HAL_SYSTICK_Callback(void)
{
  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SYSTICK_Callback could be implemented in the user file
   */
}
 8004e10:	4770      	bx	lr
 8004e12:	bf00      	nop

08004e14 <HAL_SYSTICK_IRQHandler>:
{
 8004e14:	b508      	push	{r3, lr}
  HAL_SYSTICK_Callback();
 8004e16:	f7ff fffb 	bl	8004e10 <HAL_SYSTICK_Callback>
}
 8004e1a:	bd08      	pop	{r3, pc}

08004e1c <HAL_DAC_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
  /* Check DAC handle */
  if (hdac == NULL)
 8004e1c:	b188      	cbz	r0, 8004e42 <HAL_DAC_Init+0x26>
{
 8004e1e:	b510      	push	{r4, lr}
    return HAL_ERROR;
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 8004e20:	7903      	ldrb	r3, [r0, #4]
 8004e22:	4604      	mov	r4, r0
 8004e24:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8004e28:	b13b      	cbz	r3, 8004e3a <HAL_DAC_Init+0x1e>

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8004e2a:	2300      	movs	r3, #0
  hdac->State = HAL_DAC_STATE_BUSY;
 8004e2c:	2102      	movs	r1, #2

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8004e2e:	2201      	movs	r2, #1
  hdac->State = HAL_DAC_STATE_BUSY;
 8004e30:	7121      	strb	r1, [r4, #4]
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8004e32:	6123      	str	r3, [r4, #16]
  hdac->State = HAL_DAC_STATE_READY;
 8004e34:	7122      	strb	r2, [r4, #4]

  /* Return function status */
  return HAL_OK;
 8004e36:	4618      	mov	r0, r3
}
 8004e38:	bd10      	pop	{r4, pc}
    hdac->Lock = HAL_UNLOCKED;
 8004e3a:	7142      	strb	r2, [r0, #5]
    HAL_DAC_MspInit(hdac);
 8004e3c:	f7fe fc62 	bl	8003704 <HAL_DAC_MspInit>
 8004e40:	e7f3      	b.n	8004e2a <HAL_DAC_Init+0xe>
    return HAL_ERROR;
 8004e42:	2001      	movs	r0, #1
}
 8004e44:	4770      	bx	lr
 8004e46:	bf00      	nop

08004e48 <HAL_DAC_ConfigChannel>:
  *         (1) On this STM32 series, parameter not available on all instances.
  *             Refer to device datasheet for channels availability.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac, DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 8004e48:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));
  assert_param(IS_FUNCTIONAL_STATE(sConfig->DAC_DMADoubleDataMode));
  assert_param(IS_FUNCTIONAL_STATE(sConfig->DAC_SignedFormat));

  /* Process locked */
  __HAL_LOCK(hdac);
 8004e4c:	7943      	ldrb	r3, [r0, #5]
  if ((sConfig->DAC_SampleAndHold) == DAC_SAMPLEANDHOLD_ENABLE)
 8004e4e:	688f      	ldr	r7, [r1, #8]
  __HAL_LOCK(hdac);
 8004e50:	2b01      	cmp	r3, #1
 8004e52:	f000 80c5 	beq.w	8004fe0 <HAL_DAC_ConfigChannel+0x198>
 8004e56:	4614      	mov	r4, r2

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8004e58:	2302      	movs	r3, #2
  __HAL_LOCK(hdac);
 8004e5a:	2201      	movs	r2, #1

  /* Sample and hold configuration */
  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 8004e5c:	2f04      	cmp	r7, #4
 8004e5e:	4606      	mov	r6, r0
 8004e60:	460d      	mov	r5, r1
  __HAL_LOCK(hdac);
 8004e62:	7142      	strb	r2, [r0, #5]
  hdac->State = HAL_DAC_STATE_BUSY;
 8004e64:	7103      	strb	r3, [r0, #4]
  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 8004e66:	d077      	beq.n	8004f58 <HAL_DAC_ConfigChannel+0x110>
 8004e68:	6803      	ldr	r3, [r0, #0]
 8004e6a:	f004 0410 	and.w	r4, r4, #16
    /* RefreshTime */
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL),
               (sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime) << (Channel & 0x10UL));
  }

  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 8004e6e:	69ea      	ldr	r2, [r5, #28]
 8004e70:	2a01      	cmp	r2, #1
 8004e72:	d108      	bne.n	8004e86 <HAL_DAC_ConfigChannel+0x3e>
    /* USER TRIMMING */
  {
    /* Get the DAC CCR value */
    tmpreg1 = hdac->Instance->CCR;
 8004e74:	6b99      	ldr	r1, [r3, #56]	; 0x38
    /* Clear trimming value */
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
    /* Configure for the selected trimming offset */
    tmpreg2 = sConfig->DAC_TrimmingValue;
    /* Calculate CCR register value depending on DAC_Channel */
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8004e76:	6a2a      	ldr	r2, [r5, #32]
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 8004e78:	201f      	movs	r0, #31
 8004e7a:	40a0      	lsls	r0, r4
 8004e7c:	ea21 0100 	bic.w	r1, r1, r0
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8004e80:	40a2      	lsls	r2, r4
 8004e82:	430a      	orrs	r2, r1
    /* Write to DAC CCR */
    hdac->Instance->CCR = tmpreg1;
 8004e84:	639a      	str	r2, [r3, #56]	; 0x38
  /* Get the DAC MCR value */
  tmpreg1 = hdac->Instance->MCR;
  /* Clear DAC_MCR_MODEx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
  /* Configure for the selected DAC channel: mode, buffer output & on chip peripheral connect */
  if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_EXTERNAL)
 8004e86:	69a9      	ldr	r1, [r5, #24]
  tmpreg1 = hdac->Instance->MCR;
 8004e88:	6bd8      	ldr	r0, [r3, #60]	; 0x3c
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 8004e8a:	2207      	movs	r2, #7
  if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_EXTERNAL)
 8004e8c:	2901      	cmp	r1, #1
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 8004e8e:	fa02 fc04 	lsl.w	ip, r2, r4
  if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_EXTERNAL)
 8004e92:	696a      	ldr	r2, [r5, #20]
 8004e94:	d05e      	beq.n	8004f54 <HAL_DAC_ConfigChannel+0x10c>
  {
    connectOnChip = 0x00000000UL;
  }
  else if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_INTERNAL)
 8004e96:	2902      	cmp	r1, #2
  {
    connectOnChip = DAC_MCR_MODE1_0;
  }
  else /* (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_BOTH) */
  {
    if (sConfig->DAC_OutputBuffer == DAC_OUTPUTBUFFER_ENABLE)
 8004e98:	bf16      	itet	ne
 8004e9a:	fab2 f182 	clzne	r1, r2
    connectOnChip = DAC_MCR_MODE1_0;
 8004e9e:	2101      	moveq	r1, #1
    if (sConfig->DAC_OutputBuffer == DAC_OUTPUTBUFFER_ENABLE)
 8004ea0:	0949      	lsrne	r1, r1, #5
    else
    {
      connectOnChip = 0x00000000UL;
    }
  }
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | connectOnChip);
 8004ea2:	4311      	orrs	r1, r2
  /* Clear DAC_MCR_DMADOUBLEx */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_DMADOUBLE1)) << (Channel & 0x10UL));
  /* Configure for the selected DAC channel: DMA double data mode */
  tmpreg2 |= (sConfig->DAC_DMADoubleDataMode == ENABLE) ? DAC_MCR_DMADOUBLE1 : 0UL;
 8004ea4:	792a      	ldrb	r2, [r5, #4]
 8004ea6:	2a01      	cmp	r2, #1
  /* Clear DAC_MCR_SINFORMATx */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_SINFORMAT1)) << (Channel & 0x10UL));
 8004ea8:	f44f 7200 	mov.w	r2, #512	; 0x200
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_DMADOUBLE1)) << (Channel & 0x10UL));
 8004eac:	f44f 7880 	mov.w	r8, #256	; 0x100
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_SINFORMAT1)) << (Channel & 0x10UL));
 8004eb0:	fa02 f204 	lsl.w	r2, r2, r4
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_DMADOUBLE1)) << (Channel & 0x10UL));
 8004eb4:	fa08 f804 	lsl.w	r8, r8, r4
 8004eb8:	ea42 020c 	orr.w	r2, r2, ip
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | connectOnChip);
 8004ebc:	ea47 0701 	orr.w	r7, r7, r1
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_DMADOUBLE1)) << (Channel & 0x10UL));
 8004ec0:	ea20 0202 	bic.w	r2, r0, r2
  /* Configure for the selected DAC channel: Signed format */
  tmpreg2 |= (sConfig->DAC_SignedFormat == ENABLE) ? DAC_MCR_SINFORMAT1 : 0UL;
 8004ec4:	7969      	ldrb	r1, [r5, #5]
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_DMADOUBLE1)) << (Channel & 0x10UL));
 8004ec6:	ea6f 0808 	mvn.w	r8, r8
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_SINFORMAT1)) << (Channel & 0x10UL));
 8004eca:	ea08 0802 	and.w	r8, r8, r2
  /* Clear DAC_MCR_HFSEL bits */
  tmpreg1 &= ~(DAC_MCR_HFSEL);
  /* Configure for both DAC channels: high frequency mode */
  if (DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC == sConfig->DAC_HighFrequency)
 8004ece:	682a      	ldr	r2, [r5, #0]
 8004ed0:	bf08      	it	eq
 8004ed2:	f447 7780 	orreq.w	r7, r7, #256	; 0x100
  tmpreg2 |= (sConfig->DAC_SignedFormat == ENABLE) ? DAC_MCR_SINFORMAT1 : 0UL;
 8004ed6:	2901      	cmp	r1, #1
 8004ed8:	bf08      	it	eq
 8004eda:	f447 7700 	orreq.w	r7, r7, #512	; 0x200
  if (DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC == sConfig->DAC_HighFrequency)
 8004ede:	2a02      	cmp	r2, #2
  tmpreg1 &= ~(DAC_MCR_HFSEL);
 8004ee0:	f428 4840 	bic.w	r8, r8, #49152	; 0xc000
  if (DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC == sConfig->DAC_HighFrequency)
 8004ee4:	d073      	beq.n	8004fce <HAL_DAC_ConfigChannel+0x186>
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE;
    }
  }
  else
  {
    tmpreg1 |= sConfig->DAC_HighFrequency;
 8004ee6:	ea48 0802 	orr.w	r8, r8, r2
  }
  /* Calculate MCR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8004eea:	40a7      	lsls	r7, r4
 8004eec:	ea47 0708 	orr.w	r7, r7, r8
  /* Write to DAC MCR */
  hdac->Instance->MCR = tmpreg1;
 8004ef0:	63df      	str	r7, [r3, #60]	; 0x3c
  /* Disable wave generation */
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));

  /* Set STRSTTRIGSELx and STINCTRIGSELx bits according to DAC_Trigger & DAC_Trigger2 values */
  tmpreg2 = ((sConfig->DAC_Trigger & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STRSTTRIGSEL1_Pos;
  tmpreg2 |= ((sConfig->DAC_Trigger2 & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STINCTRIGSEL1_Pos;
 8004ef2:	e9d5 1203 	ldrd	r1, r2, [r5, #12]
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 8004ef6:	6818      	ldr	r0, [r3, #0]
 8004ef8:	f44f 4580 	mov.w	r5, #16384	; 0x4000
 8004efc:	40a5      	lsls	r5, r4
 8004efe:	ea20 0005 	bic.w	r0, r0, r5
 8004f02:	6018      	str	r0, [r3, #0]
  tmpreg1 = hdac->Instance->CR;
 8004f04:	6818      	ldr	r0, [r3, #0]
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 8004f06:	f640 75fe 	movw	r5, #4094	; 0xffe
 8004f0a:	40a5      	lsls	r5, r4
 8004f0c:	ea20 0505 	bic.w	r5, r0, r5
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8004f10:	fa01 f004 	lsl.w	r0, r1, r4
 8004f14:	4328      	orrs	r0, r5
  hdac->Instance->CR = tmpreg1;
 8004f16:	6018      	str	r0, [r3, #0]
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 8004f18:	6818      	ldr	r0, [r3, #0]
 8004f1a:	25c0      	movs	r5, #192	; 0xc0
 8004f1c:	40a5      	lsls	r5, r4
 8004f1e:	ea20 0005 	bic.w	r0, r0, r5
 8004f22:	6018      	str	r0, [r3, #0]
  tmpreg2 |= ((sConfig->DAC_Trigger2 & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STINCTRIGSEL1_Pos;
 8004f24:	0192      	lsls	r2, r2, #6
  /* Modify STMODR register value depending on DAC_Channel */
  MODIFY_REG(hdac->Instance->STMODR, (DAC_STMODR_STINCTRIGSEL1 | DAC_STMODR_STRSTTRIGSEL1) << (Channel & 0x10UL), tmpreg2 << (Channel & 0x10UL));
 8004f26:	6e18      	ldr	r0, [r3, #96]	; 0x60
  tmpreg2 = ((sConfig->DAC_Trigger & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STRSTTRIGSEL1_Pos;
 8004f28:	f3c1 0183 	ubfx	r1, r1, #2, #4
  tmpreg2 |= ((sConfig->DAC_Trigger2 & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STINCTRIGSEL1_Pos;
 8004f2c:	f402 6270 	and.w	r2, r2, #3840	; 0xf00
  MODIFY_REG(hdac->Instance->STMODR, (DAC_STMODR_STINCTRIGSEL1 | DAC_STMODR_STRSTTRIGSEL1) << (Channel & 0x10UL), tmpreg2 << (Channel & 0x10UL));
 8004f30:	f640 750f 	movw	r5, #3855	; 0xf0f
  tmpreg2 |= ((sConfig->DAC_Trigger2 & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STINCTRIGSEL1_Pos;
 8004f34:	430a      	orrs	r2, r1
  MODIFY_REG(hdac->Instance->STMODR, (DAC_STMODR_STINCTRIGSEL1 | DAC_STMODR_STRSTTRIGSEL1) << (Channel & 0x10UL), tmpreg2 << (Channel & 0x10UL));
 8004f36:	fa05 f104 	lsl.w	r1, r5, r4
 8004f3a:	fa02 f404 	lsl.w	r4, r2, r4
 8004f3e:	ea20 0201 	bic.w	r2, r0, r1
 8004f42:	4314      	orrs	r4, r2
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8004f44:	2101      	movs	r1, #1

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8004f46:	2200      	movs	r2, #0
  MODIFY_REG(hdac->Instance->STMODR, (DAC_STMODR_STINCTRIGSEL1 | DAC_STMODR_STRSTTRIGSEL1) << (Channel & 0x10UL), tmpreg2 << (Channel & 0x10UL));
 8004f48:	661c      	str	r4, [r3, #96]	; 0x60

  /* Return function status */
  return HAL_OK;
 8004f4a:	4610      	mov	r0, r2
  hdac->State = HAL_DAC_STATE_READY;
 8004f4c:	7131      	strb	r1, [r6, #4]
  __HAL_UNLOCK(hdac);
 8004f4e:	7172      	strb	r2, [r6, #5]
}
 8004f50:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    connectOnChip = 0x00000000UL;
 8004f54:	2100      	movs	r1, #0
 8004f56:	e7a4      	b.n	8004ea2 <HAL_DAC_ConfigChannel+0x5a>
    tickstart = HAL_GetTick();
 8004f58:	f7fe ff3a 	bl	8003dd0 <HAL_GetTick>
 8004f5c:	4607      	mov	r7, r0
    if (Channel == DAC_CHANNEL_1)
 8004f5e:	b12c      	cbz	r4, 8004f6c <HAL_DAC_ConfigChannel+0x124>
 8004f60:	e014      	b.n	8004f8c <HAL_DAC_ConfigChannel+0x144>
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8004f62:	f7fe ff35 	bl	8003dd0 <HAL_GetTick>
 8004f66:	1bc3      	subs	r3, r0, r7
 8004f68:	2b01      	cmp	r3, #1
 8004f6a:	d83c      	bhi.n	8004fe6 <HAL_DAC_ConfigChannel+0x19e>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8004f6c:	6833      	ldr	r3, [r6, #0]
 8004f6e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004f70:	041b      	lsls	r3, r3, #16
 8004f72:	d4f6      	bmi.n	8004f62 <HAL_DAC_ConfigChannel+0x11a>
      HAL_Delay(1);
 8004f74:	2001      	movs	r0, #1
 8004f76:	f7fe ff31 	bl	8003ddc <HAL_Delay>
      hdac->Instance->SHSR1 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8004f7a:	6833      	ldr	r3, [r6, #0]
 8004f7c:	6a6a      	ldr	r2, [r5, #36]	; 0x24
 8004f7e:	641a      	str	r2, [r3, #64]	; 0x40
 8004f80:	e00e      	b.n	8004fa0 <HAL_DAC_ConfigChannel+0x158>
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8004f82:	f7fe ff25 	bl	8003dd0 <HAL_GetTick>
 8004f86:	1bc3      	subs	r3, r0, r7
 8004f88:	2b01      	cmp	r3, #1
 8004f8a:	d82c      	bhi.n	8004fe6 <HAL_DAC_ConfigChannel+0x19e>
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8004f8c:	6833      	ldr	r3, [r6, #0]
 8004f8e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004f90:	2b00      	cmp	r3, #0
 8004f92:	dbf6      	blt.n	8004f82 <HAL_DAC_ConfigChannel+0x13a>
      HAL_Delay(1U);
 8004f94:	2001      	movs	r0, #1
 8004f96:	f7fe ff21 	bl	8003ddc <HAL_Delay>
      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8004f9a:	6833      	ldr	r3, [r6, #0]
 8004f9c:	6a6a      	ldr	r2, [r5, #36]	; 0x24
 8004f9e:	645a      	str	r2, [r3, #68]	; 0x44
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL),
 8004fa0:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8004fa2:	6aa9      	ldr	r1, [r5, #40]	; 0x28
 8004fa4:	68af      	ldr	r7, [r5, #8]
 8004fa6:	f004 0410 	and.w	r4, r4, #16
 8004faa:	f240 30ff 	movw	r0, #1023	; 0x3ff
 8004fae:	40a0      	lsls	r0, r4
 8004fb0:	ea22 0200 	bic.w	r2, r2, r0
 8004fb4:	40a1      	lsls	r1, r4
 8004fb6:	430a      	orrs	r2, r1
 8004fb8:	649a      	str	r2, [r3, #72]	; 0x48
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL),
 8004fba:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8004fbc:	6ae9      	ldr	r1, [r5, #44]	; 0x2c
 8004fbe:	20ff      	movs	r0, #255	; 0xff
 8004fc0:	40a0      	lsls	r0, r4
 8004fc2:	ea22 0200 	bic.w	r2, r2, r0
 8004fc6:	40a1      	lsls	r1, r4
 8004fc8:	430a      	orrs	r2, r1
 8004fca:	64da      	str	r2, [r3, #76]	; 0x4c
 8004fcc:	e74f      	b.n	8004e6e <HAL_DAC_ConfigChannel+0x26>
    hclkfreq = HAL_RCC_GetHCLKFreq();
 8004fce:	f000 fe55 	bl	8005c7c <HAL_RCC_GetHCLKFreq>
    if (hclkfreq > HFSEL_ENABLE_THRESHOLD_160MHZ)
 8004fd2:	4b0c      	ldr	r3, [pc, #48]	; (8005004 <HAL_DAC_ConfigChannel+0x1bc>)
 8004fd4:	4298      	cmp	r0, r3
 8004fd6:	d90e      	bls.n	8004ff6 <HAL_DAC_ConfigChannel+0x1ae>
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_160MHZ;
 8004fd8:	6833      	ldr	r3, [r6, #0]
 8004fda:	f448 4800 	orr.w	r8, r8, #32768	; 0x8000
 8004fde:	e784      	b.n	8004eea <HAL_DAC_ConfigChannel+0xa2>
  __HAL_LOCK(hdac);
 8004fe0:	2002      	movs	r0, #2
}
 8004fe2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
          SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8004fe6:	6933      	ldr	r3, [r6, #16]
          hdac->State = HAL_DAC_STATE_TIMEOUT;
 8004fe8:	2203      	movs	r2, #3
          SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8004fea:	f043 0308 	orr.w	r3, r3, #8
 8004fee:	6133      	str	r3, [r6, #16]
          return HAL_TIMEOUT;
 8004ff0:	4610      	mov	r0, r2
          hdac->State = HAL_DAC_STATE_TIMEOUT;
 8004ff2:	7132      	strb	r2, [r6, #4]
          return HAL_TIMEOUT;
 8004ff4:	e7ac      	b.n	8004f50 <HAL_DAC_ConfigChannel+0x108>
    else if (hclkfreq > HFSEL_ENABLE_THRESHOLD_80MHZ)
 8004ff6:	4b04      	ldr	r3, [pc, #16]	; (8005008 <HAL_DAC_ConfigChannel+0x1c0>)
 8004ff8:	4298      	cmp	r0, r3
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_80MHZ;
 8004ffa:	bf88      	it	hi
 8004ffc:	f448 4880 	orrhi.w	r8, r8, #16384	; 0x4000
 8005000:	6833      	ldr	r3, [r6, #0]
 8005002:	e772      	b.n	8004eea <HAL_DAC_ConfigChannel+0xa2>
 8005004:	09896800 	.word	0x09896800
 8005008:	04c4b400 	.word	0x04c4b400

0800500c <HAL_DMA_Init>:
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 800500c:	2800      	cmp	r0, #0
 800500e:	d07d      	beq.n	800510c <HAL_DMA_Init+0x100>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8005010:	4a3f      	ldr	r2, [pc, #252]	; (8005110 <HAL_DMA_Init+0x104>)
 8005012:	4603      	mov	r3, r0
 8005014:	6800      	ldr	r0, [r0, #0]
 8005016:	4290      	cmp	r0, r2
{
 8005018:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 800501c:	d962      	bls.n	80050e4 <HAL_DMA_Init+0xd8>
    hdma->DmaBaseAddress = DMA1;
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 800501e:	493d      	ldr	r1, [pc, #244]	; (8005114 <HAL_DMA_Init+0x108>)
 8005020:	4a3d      	ldr	r2, [pc, #244]	; (8005118 <HAL_DMA_Init+0x10c>)
    hdma->DmaBaseAddress = DMA2;
 8005022:	4c3e      	ldr	r4, [pc, #248]	; (800511c <HAL_DMA_Init+0x110>)
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 8005024:	4401      	add	r1, r0
 8005026:	fba2 2101 	umull	r2, r1, r2, r1
 800502a:	0909      	lsrs	r1, r1, #4
 800502c:	0089      	lsls	r1, r1, #2
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 800502e:	e9d3 7202 	ldrd	r7, r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005032:	691e      	ldr	r6, [r3, #16]
 8005034:	641c      	str	r4, [r3, #64]	; 0x40
  tmp |=  hdma->Init.Direction        |
 8005036:	433a      	orrs	r2, r7
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005038:	695c      	ldr	r4, [r3, #20]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800503a:	699d      	ldr	r5, [r3, #24]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 800503c:	f8df e0f4 	ldr.w	lr, [pc, #244]	; 8005134 <HAL_DMA_Init+0x128>
 8005040:	f8df 80cc 	ldr.w	r8, [pc, #204]	; 8005110 <HAL_DMA_Init+0x104>
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005044:	4332      	orrs	r2, r6
  hdma->State = HAL_DMA_STATE_BUSY;
 8005046:	f04f 0c02 	mov.w	ip, #2
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800504a:	4322      	orrs	r2, r4
  hdma->State = HAL_DMA_STATE_BUSY;
 800504c:	f883 c025 	strb.w	ip, [r3, #37]	; 0x25
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8005050:	4c31      	ldr	r4, [pc, #196]	; (8005118 <HAL_DMA_Init+0x10c>)
  tmp = hdma->Instance->CCR;
 8005052:	f8d0 c000 	ldr.w	ip, [r0]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005056:	69de      	ldr	r6, [r3, #28]
 8005058:	6459      	str	r1, [r3, #68]	; 0x44
 800505a:	432a      	orrs	r2, r5
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 800505c:	b2c5      	uxtb	r5, r0
 800505e:	3d08      	subs	r5, #8
 8005060:	fba4 4505 	umull	r4, r5, r4, r5
          hdma->Init.Mode                | hdma->Init.Priority;
 8005064:	6a1c      	ldr	r4, [r3, #32]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005066:	4332      	orrs	r2, r6
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8005068:	f42c 4cff 	bic.w	ip, ip, #32640	; 0x7f80
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 800506c:	4e2c      	ldr	r6, [pc, #176]	; (8005120 <HAL_DMA_Init+0x114>)
          hdma->Init.Mode                | hdma->Init.Priority;
 800506e:	4322      	orrs	r2, r4
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8005070:	f02c 0c70 	bic.w	ip, ip, #112	; 0x70
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8005074:	f3c5 1404 	ubfx	r4, r5, #4, #5
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8005078:	4540      	cmp	r0, r8
 800507a:	bf88      	it	hi
 800507c:	4676      	movhi	r6, lr
  tmp |=  hdma->Init.Direction        |
 800507e:	ea42 020c 	orr.w	r2, r2, ip
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8005082:	2501      	movs	r5, #1
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8005084:	f8df c0b0 	ldr.w	ip, [pc, #176]	; 8005138 <HAL_DMA_Init+0x12c>
  hdma->Instance->CCR = tmp;
 8005088:	6002      	str	r2, [r0, #0]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 800508a:	eb01 0e06 	add.w	lr, r1, r6
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 800508e:	fa05 f404 	lsl.w	r4, r5, r4
  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8005092:	f5b7 4f80 	cmp.w	r7, #16384	; 0x4000
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8005096:	e9c3 ec12 	strd	lr, ip, [r3, #72]	; 0x48
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 800509a:	ea4f 0191 	mov.w	r1, r1, lsr #2
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 800509e:	651c      	str	r4, [r3, #80]	; 0x50
  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 80050a0:	d029      	beq.n	80050f6 <HAL_DMA_Init+0xea>
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 80050a2:	6858      	ldr	r0, [r3, #4]
 80050a4:	b2c2      	uxtb	r2, r0
  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 80050a6:	3801      	subs	r0, #1
 80050a8:	2803      	cmp	r0, #3
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 80050aa:	f846 2021 	str.w	r2, [r6, r1, lsl #2]
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80050ae:	f8cc 4004 	str.w	r4, [ip, #4]
  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 80050b2:	d826      	bhi.n	8005102 <HAL_DMA_Init+0xf6>
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 80050b4:	491b      	ldr	r1, [pc, #108]	; (8005124 <HAL_DMA_Init+0x118>)

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 80050b6:	481c      	ldr	r0, [pc, #112]	; (8005128 <HAL_DMA_Init+0x11c>)
 80050b8:	6598      	str	r0, [r3, #88]	; 0x58
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 80050ba:	4411      	add	r1, r2

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 80050bc:	3a01      	subs	r2, #1
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 80050be:	0089      	lsls	r1, r1, #2
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 80050c0:	f002 021f 	and.w	r2, r2, #31
 80050c4:	fa05 f202 	lsl.w	r2, r5, r2
    hdma->DMAmuxRequestGen->RGCR = 0U;
 80050c8:	2400      	movs	r4, #0
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 80050ca:	6559      	str	r1, [r3, #84]	; 0x54
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 80050cc:	65da      	str	r2, [r3, #92]	; 0x5c
    hdma->DMAmuxRequestGen->RGCR = 0U;
 80050ce:	600c      	str	r4, [r1, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80050d0:	6042      	str	r2, [r0, #4]
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80050d2:	2000      	movs	r0, #0
  hdma->State  = HAL_DMA_STATE_READY;
 80050d4:	2201      	movs	r2, #1
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80050d6:	63d8      	str	r0, [r3, #60]	; 0x3c
  hdma->Lock = HAL_UNLOCKED;
 80050d8:	f883 0024 	strb.w	r0, [r3, #36]	; 0x24
  hdma->State  = HAL_DMA_STATE_READY;
 80050dc:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
}
 80050e0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 80050e4:	4911      	ldr	r1, [pc, #68]	; (800512c <HAL_DMA_Init+0x120>)
 80050e6:	4a0c      	ldr	r2, [pc, #48]	; (8005118 <HAL_DMA_Init+0x10c>)
    hdma->DmaBaseAddress = DMA1;
 80050e8:	4c11      	ldr	r4, [pc, #68]	; (8005130 <HAL_DMA_Init+0x124>)
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 80050ea:	4401      	add	r1, r0
 80050ec:	fba2 2101 	umull	r2, r1, r2, r1
 80050f0:	0909      	lsrs	r1, r1, #4
 80050f2:	0089      	lsls	r1, r1, #2
    hdma->DmaBaseAddress = DMA1;
 80050f4:	e79b      	b.n	800502e <HAL_DMA_Init+0x22>
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 80050f6:	2200      	movs	r2, #0
 80050f8:	605a      	str	r2, [r3, #4]
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 80050fa:	f846 2021 	str.w	r2, [r6, r1, lsl #2]
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80050fe:	f8cc 4004 	str.w	r4, [ip, #4]
    hdma->DMAmuxRequestGen = 0U;
 8005102:	2200      	movs	r2, #0
    hdma->DMAmuxRequestGenStatus = 0U;
 8005104:	e9c3 2215 	strd	r2, r2, [r3, #84]	; 0x54
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8005108:	65da      	str	r2, [r3, #92]	; 0x5c
 800510a:	e7e2      	b.n	80050d2 <HAL_DMA_Init+0xc6>
    return HAL_ERROR;
 800510c:	2001      	movs	r0, #1
}
 800510e:	4770      	bx	lr
 8005110:	40020407 	.word	0x40020407
 8005114:	bffdfbf8 	.word	0xbffdfbf8
 8005118:	cccccccd 	.word	0xcccccccd
 800511c:	40020400 	.word	0x40020400
 8005120:	40020800 	.word	0x40020800
 8005124:	1000823f 	.word	0x1000823f
 8005128:	40020940 	.word	0x40020940
 800512c:	bffdfff8 	.word	0xbffdfff8
 8005130:	40020000 	.word	0x40020000
 8005134:	40020820 	.word	0x40020820
 8005138:	40020880 	.word	0x40020880

0800513c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800513c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8005140:	680c      	ldr	r4, [r1, #0]
{
 8005142:	b085      	sub	sp, #20
  while (((GPIO_Init->Pin) >> position) != 0U)
 8005144:	2c00      	cmp	r4, #0
 8005146:	f000 8084 	beq.w	8005252 <HAL_GPIO_Init+0x116>
  uint32_t position = 0x00U;
 800514a:	2300      	movs	r3, #0
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 800514c:	f04f 0b01 	mov.w	fp, #1
 8005150:	fa0b fe03 	lsl.w	lr, fp, r3

    if (iocurrent != 0x00u)
 8005154:	ea1e 0a04 	ands.w	sl, lr, r4
 8005158:	d076      	beq.n	8005248 <HAL_GPIO_Init+0x10c>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800515a:	684e      	ldr	r6, [r1, #4]
 800515c:	f006 0203 	and.w	r2, r6, #3
 8005160:	1e55      	subs	r5, r2, #1
 8005162:	2d01      	cmp	r5, #1
 8005164:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8005168:	d976      	bls.n	8005258 <HAL_GPIO_Init+0x11c>
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
        GPIOx->OTYPER = temp;
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800516a:	2a03      	cmp	r2, #3
 800516c:	f040 80ba 	bne.w	80052e4 <HAL_GPIO_Init+0x1a8>
 8005170:	fa02 f20c 	lsl.w	r2, r2, ip
 8005174:	43d5      	mvns	r5, r2
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
        GPIOx->AFR[position >> 3U] = temp;
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8005176:	f8d0 c000 	ldr.w	ip, [r0]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 800517a:	ea0c 0505 	and.w	r5, ip, r5
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800517e:	432a      	orrs	r2, r5
      GPIOx->MODER = temp;

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8005180:	f416 3f40 	tst.w	r6, #196608	; 0x30000
      GPIOx->MODER = temp;
 8005184:	6002      	str	r2, [r0, #0]
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8005186:	d05f      	beq.n	8005248 <HAL_GPIO_Init+0x10c>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005188:	4d64      	ldr	r5, [pc, #400]	; (800531c <HAL_GPIO_Init+0x1e0>)
 800518a:	6e2a      	ldr	r2, [r5, #96]	; 0x60
 800518c:	f042 0201 	orr.w	r2, r2, #1
 8005190:	662a      	str	r2, [r5, #96]	; 0x60
 8005192:	6e2a      	ldr	r2, [r5, #96]	; 0x60
 8005194:	f023 0c03 	bic.w	ip, r3, #3
 8005198:	f10c 4c80 	add.w	ip, ip, #1073741824	; 0x40000000
 800519c:	f002 0201 	and.w	r2, r2, #1
 80051a0:	f50c 3c80 	add.w	ip, ip, #65536	; 0x10000
 80051a4:	9203      	str	r2, [sp, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80051a6:	f003 0203 	and.w	r2, r3, #3
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80051aa:	9d03      	ldr	r5, [sp, #12]
        temp = SYSCFG->EXTICR[position >> 2U];
 80051ac:	f8dc 5008 	ldr.w	r5, [ip, #8]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80051b0:	0092      	lsls	r2, r2, #2
 80051b2:	270f      	movs	r7, #15
 80051b4:	fa07 fe02 	lsl.w	lr, r7, r2
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80051b8:	f1b0 4f90 	cmp.w	r0, #1207959552	; 0x48000000
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80051bc:	ea25 050e 	bic.w	r5, r5, lr
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80051c0:	d019      	beq.n	80051f6 <HAL_GPIO_Init+0xba>
 80051c2:	4f57      	ldr	r7, [pc, #348]	; (8005320 <HAL_GPIO_Init+0x1e4>)
 80051c4:	42b8      	cmp	r0, r7
 80051c6:	f000 8098 	beq.w	80052fa <HAL_GPIO_Init+0x1be>
 80051ca:	4f56      	ldr	r7, [pc, #344]	; (8005324 <HAL_GPIO_Init+0x1e8>)
 80051cc:	42b8      	cmp	r0, r7
 80051ce:	f000 8098 	beq.w	8005302 <HAL_GPIO_Init+0x1c6>
 80051d2:	4f55      	ldr	r7, [pc, #340]	; (8005328 <HAL_GPIO_Init+0x1ec>)
 80051d4:	42b8      	cmp	r0, r7
 80051d6:	f000 808a 	beq.w	80052ee <HAL_GPIO_Init+0x1b2>
 80051da:	4f54      	ldr	r7, [pc, #336]	; (800532c <HAL_GPIO_Init+0x1f0>)
 80051dc:	42b8      	cmp	r0, r7
 80051de:	f000 8096 	beq.w	800530e <HAL_GPIO_Init+0x1d2>
 80051e2:	4f53      	ldr	r7, [pc, #332]	; (8005330 <HAL_GPIO_Init+0x1f4>)
 80051e4:	42b8      	cmp	r0, r7
 80051e6:	bf0c      	ite	eq
 80051e8:	f04f 0e05 	moveq.w	lr, #5
 80051ec:	f04f 0e06 	movne.w	lr, #6
 80051f0:	fa0e f202 	lsl.w	r2, lr, r2
 80051f4:	4315      	orrs	r5, r2
        SYSCFG->EXTICR[position >> 2U] = temp;

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80051f6:	4a4f      	ldr	r2, [pc, #316]	; (8005334 <HAL_GPIO_Init+0x1f8>)
        SYSCFG->EXTICR[position >> 2U] = temp;
 80051f8:	f8cc 5008 	str.w	r5, [ip, #8]
        temp = EXTI->RTSR1;
 80051fc:	6892      	ldr	r2, [r2, #8]
        temp &= ~(iocurrent);
 80051fe:	ea6f 0c0a 	mvn.w	ip, sl
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8005202:	02f5      	lsls	r5, r6, #11
        {
          temp |= iocurrent;
        }
        EXTI->RTSR1 = temp;
 8005204:	4d4b      	ldr	r5, [pc, #300]	; (8005334 <HAL_GPIO_Init+0x1f8>)
        temp &= ~(iocurrent);
 8005206:	bf54      	ite	pl
 8005208:	ea0c 0202 	andpl.w	r2, ip, r2
          temp |= iocurrent;
 800520c:	ea4a 0202 	orrmi.w	r2, sl, r2
        EXTI->RTSR1 = temp;
 8005210:	60aa      	str	r2, [r5, #8]

        temp = EXTI->FTSR1;
 8005212:	68ed      	ldr	r5, [r5, #12]
        temp &= ~(iocurrent);
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8005214:	02b2      	lsls	r2, r6, #10
        {
          temp |= iocurrent;
        }
        EXTI->FTSR1 = temp;
 8005216:	4a47      	ldr	r2, [pc, #284]	; (8005334 <HAL_GPIO_Init+0x1f8>)
        temp &= ~(iocurrent);
 8005218:	bf54      	ite	pl
 800521a:	ea0c 0505 	andpl.w	r5, ip, r5
          temp |= iocurrent;
 800521e:	ea4a 0505 	orrmi.w	r5, sl, r5
        EXTI->FTSR1 = temp;
 8005222:	60d5      	str	r5, [r2, #12]

        temp = EXTI->EMR1;
 8005224:	6855      	ldr	r5, [r2, #4]
        temp &= ~(iocurrent);
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
        {
          temp |= iocurrent;
        }
        EXTI->EMR1 = temp;
 8005226:	4a43      	ldr	r2, [pc, #268]	; (8005334 <HAL_GPIO_Init+0x1f8>)
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8005228:	03b7      	lsls	r7, r6, #14
        temp &= ~(iocurrent);
 800522a:	bf54      	ite	pl
 800522c:	ea0c 0505 	andpl.w	r5, ip, r5
          temp |= iocurrent;
 8005230:	ea4a 0505 	orrmi.w	r5, sl, r5
        EXTI->EMR1 = temp;
 8005234:	6055      	str	r5, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8005236:	6812      	ldr	r2, [r2, #0]
        temp &= ~(iocurrent);
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8005238:	03f5      	lsls	r5, r6, #15
        {
          temp |= iocurrent;
        }
        EXTI->IMR1 = temp;
 800523a:	4d3e      	ldr	r5, [pc, #248]	; (8005334 <HAL_GPIO_Init+0x1f8>)
        temp &= ~(iocurrent);
 800523c:	bf54      	ite	pl
 800523e:	ea0c 0202 	andpl.w	r2, ip, r2
          temp |= iocurrent;
 8005242:	ea4a 0202 	orrmi.w	r2, sl, r2
        EXTI->IMR1 = temp;
 8005246:	602a      	str	r2, [r5, #0]
      }
    }

    position++;
 8005248:	3301      	adds	r3, #1
  while (((GPIO_Init->Pin) >> position) != 0U)
 800524a:	fa34 f203 	lsrs.w	r2, r4, r3
 800524e:	f47f af7f 	bne.w	8005150 <HAL_GPIO_Init+0x14>
  }
}
 8005252:	b005      	add	sp, #20
 8005254:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        temp = GPIOx->OSPEEDR;
 8005258:	f8d0 8008 	ldr.w	r8, [r0, #8]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800525c:	68cf      	ldr	r7, [r1, #12]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800525e:	2503      	movs	r5, #3
 8005260:	fa05 f50c 	lsl.w	r5, r5, ip
 8005264:	ea28 0805 	bic.w	r8, r8, r5
        temp |= (GPIO_Init->Speed << (position * 2U));
 8005268:	fa07 f90c 	lsl.w	r9, r7, ip
 800526c:	ea49 0808 	orr.w	r8, r9, r8
        GPIOx->OSPEEDR = temp;
 8005270:	f8c0 8008 	str.w	r8, [r0, #8]
        temp = GPIOx->OTYPER;
 8005274:	f8d0 8004 	ldr.w	r8, [r0, #4]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8005278:	f3c6 1900 	ubfx	r9, r6, #4, #1
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800527c:	ea28 080e 	bic.w	r8, r8, lr
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8005280:	fa09 fe03 	lsl.w	lr, r9, r3
 8005284:	ea4e 0e08 	orr.w	lr, lr, r8
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8005288:	43ed      	mvns	r5, r5
        GPIOx->OTYPER = temp;
 800528a:	f8c0 e004 	str.w	lr, [r0, #4]
        temp = GPIOx->PUPDR;
 800528e:	f8d0 800c 	ldr.w	r8, [r0, #12]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8005292:	688f      	ldr	r7, [r1, #8]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8005294:	ea08 0805 	and.w	r8, r8, r5
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8005298:	fa07 fe0c 	lsl.w	lr, r7, ip
 800529c:	ea4e 0e08 	orr.w	lr, lr, r8
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80052a0:	2a02      	cmp	r2, #2
        GPIOx->PUPDR = temp;
 80052a2:	f8c0 e00c 	str.w	lr, [r0, #12]
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80052a6:	d002      	beq.n	80052ae <HAL_GPIO_Init+0x172>
 80052a8:	fa02 f20c 	lsl.w	r2, r2, ip
 80052ac:	e763      	b.n	8005176 <HAL_GPIO_Init+0x3a>
        temp = GPIOx->AFR[position >> 3U];
 80052ae:	ea4f 08d3 	mov.w	r8, r3, lsr #3
 80052b2:	eb00 0888 	add.w	r8, r0, r8, lsl #2
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80052b6:	f003 0e07 	and.w	lr, r3, #7
        temp = GPIOx->AFR[position >> 3U];
 80052ba:	f8d8 7020 	ldr.w	r7, [r8, #32]
 80052be:	9701      	str	r7, [sp, #4]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80052c0:	690f      	ldr	r7, [r1, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80052c2:	ea4f 0e8e 	mov.w	lr, lr, lsl #2
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80052c6:	fa07 f90e 	lsl.w	r9, r7, lr
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80052ca:	270f      	movs	r7, #15
 80052cc:	fa07 fe0e 	lsl.w	lr, r7, lr
 80052d0:	9f01      	ldr	r7, [sp, #4]
 80052d2:	ea27 0e0e 	bic.w	lr, r7, lr
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80052d6:	ea49 0e0e 	orr.w	lr, r9, lr
        GPIOx->AFR[position >> 3U] = temp;
 80052da:	fa02 f20c 	lsl.w	r2, r2, ip
 80052de:	f8c8 e020 	str.w	lr, [r8, #32]
 80052e2:	e748      	b.n	8005176 <HAL_GPIO_Init+0x3a>
 80052e4:	2503      	movs	r5, #3
 80052e6:	fa05 f50c 	lsl.w	r5, r5, ip
 80052ea:	43ed      	mvns	r5, r5
 80052ec:	e7cf      	b.n	800528e <HAL_GPIO_Init+0x152>
 80052ee:	f04f 0e03 	mov.w	lr, #3
 80052f2:	fa0e f202 	lsl.w	r2, lr, r2
 80052f6:	4315      	orrs	r5, r2
 80052f8:	e77d      	b.n	80051f6 <HAL_GPIO_Init+0xba>
 80052fa:	fa0b f202 	lsl.w	r2, fp, r2
 80052fe:	4315      	orrs	r5, r2
 8005300:	e779      	b.n	80051f6 <HAL_GPIO_Init+0xba>
 8005302:	f04f 0e02 	mov.w	lr, #2
 8005306:	fa0e f202 	lsl.w	r2, lr, r2
 800530a:	4315      	orrs	r5, r2
 800530c:	e773      	b.n	80051f6 <HAL_GPIO_Init+0xba>
 800530e:	f04f 0e04 	mov.w	lr, #4
 8005312:	fa0e f202 	lsl.w	r2, lr, r2
 8005316:	4315      	orrs	r5, r2
 8005318:	e76d      	b.n	80051f6 <HAL_GPIO_Init+0xba>
 800531a:	bf00      	nop
 800531c:	40021000 	.word	0x40021000
 8005320:	48000400 	.word	0x48000400
 8005324:	48000800 	.word	0x48000800
 8005328:	48000c00 	.word	0x48000c00
 800532c:	48001000 	.word	0x48001000
 8005330:	48001400 	.word	0x48001400
 8005334:	40010400 	.word	0x40010400

08005338 <HAL_OPAMP_Init>:
{
  HAL_StatusTypeDef status = HAL_OK;

  /* Check the OPAMP handle allocation and lock status */
  /* Init not allowed if calibration is ongoing */
  if (hopamp == NULL)
 8005338:	2800      	cmp	r0, #0
 800533a:	d07d      	beq.n	8005438 <HAL_OPAMP_Init+0x100>
{
 800533c:	b570      	push	{r4, r5, r6, lr}
  {
    return HAL_ERROR;
  }
  else if (hopamp->State == HAL_OPAMP_STATE_BUSYLOCKED)
 800533e:	f890 303a 	ldrb.w	r3, [r0, #58]	; 0x3a
 8005342:	2b05      	cmp	r3, #5
{
 8005344:	b082      	sub	sp, #8
 8005346:	4604      	mov	r4, r0
  else if (hopamp->State == HAL_OPAMP_STATE_BUSYLOCKED)
 8005348:	d057      	beq.n	80053fa <HAL_OPAMP_Init+0xc2>
  {
    return HAL_ERROR;
  }
  else if (hopamp->State == HAL_OPAMP_STATE_CALIBBUSY)
 800534a:	f890 303a 	ldrb.w	r3, [r0, #58]	; 0x3a
 800534e:	2b02      	cmp	r3, #2
 8005350:	d053      	beq.n	80053fa <HAL_OPAMP_Init+0xc2>
      assert_param(IS_OPAMP_TRIMMINGVALUE(hopamp->Init.TrimmingValueP));
      assert_param(IS_OPAMP_TRIMMINGVALUE(hopamp->Init.TrimmingValueN));
    }

    /* Init SYSCFG and the low level hardware to access opamp */
    __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005352:	4b3a      	ldr	r3, [pc, #232]	; (800543c <HAL_OPAMP_Init+0x104>)
 8005354:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8005356:	f042 0201 	orr.w	r2, r2, #1
 800535a:	661a      	str	r2, [r3, #96]	; 0x60
 800535c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800535e:	f003 0301 	and.w	r3, r3, #1
 8005362:	9301      	str	r3, [sp, #4]
 8005364:	9b01      	ldr	r3, [sp, #4]

    if (hopamp->State == HAL_OPAMP_STATE_RESET)
 8005366:	f890 303a 	ldrb.w	r3, [r0, #58]	; 0x3a
 800536a:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 800536e:	b90b      	cbnz	r3, 8005374 <HAL_OPAMP_Init+0x3c>
    {
      /* Allocate lock resource and initialize it */
      hopamp->Lock = HAL_UNLOCKED;
 8005370:	f880 2039 	strb.w	r2, [r0, #57]	; 0x39

#if (USE_HAL_OPAMP_REGISTER_CALLBACKS == 1)
    hopamp->MspInitCallback(hopamp);
#else
    /* Call MSP init function */
    HAL_OPAMP_MspInit(hopamp);
 8005374:	4620      	mov	r0, r4
 8005376:	f7fe f9dd 	bl	8003734 <HAL_OPAMP_MspInit>

    /* check if OPAMP_PGA_MODE & in Follower mode */
    /*   - InvertingInput                         */
    /* is Not Applicable                          */

    if ((hopamp->Init.Mode == OPAMP_PGA_MODE) || (hopamp->Init.Mode == OPAMP_FOLLOWER_MODE))
 800537a:	68a3      	ldr	r3, [r4, #8]
 800537c:	f023 0220 	bic.w	r2, r3, #32
 8005380:	2a40      	cmp	r2, #64	; 0x40
    {
      /* Update User Trim config first to be able to modify trimming value afterwards */
      MODIFY_REG(hopamp->Instance->CSR,
 8005382:	6822      	ldr	r2, [r4, #0]
    if ((hopamp->Init.Mode == OPAMP_PGA_MODE) || (hopamp->Init.Mode == OPAMP_FOLLOWER_MODE))
 8005384:	d03c      	beq.n	8005400 <HAL_OPAMP_Init+0xc8>
                 (hopamp->Init.TrimmingValueN << OPAMP_INPUT_INVERTING));
    }
    else /* OPAMP_STANDALONE_MODE */
    {
      /* Update User Trim config first to be able to modify trimming value afterwards */
      MODIFY_REG(hopamp->Instance->CSR,
 8005386:	6860      	ldr	r0, [r4, #4]
 8005388:	68e6      	ldr	r6, [r4, #12]
 800538a:	6811      	ldr	r1, [r2, #0]
 800538c:	6925      	ldr	r5, [r4, #16]
 800538e:	4303      	orrs	r3, r0
 8005390:	4333      	orrs	r3, r6
 8005392:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
                 OPAMP_CSR_USERTRIM,
                 hopamp->Init.UserTrimming);
      MODIFY_REG(hopamp->Instance->CSR,
 8005394:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8005396:	432b      	orrs	r3, r5
      MODIFY_REG(hopamp->Instance->CSR,
 8005398:	f021 0110 	bic.w	r1, r1, #16
      MODIFY_REG(hopamp->Instance->CSR,
 800539c:	6aa5      	ldr	r5, [r4, #40]	; 0x28
      MODIFY_REG(hopamp->Instance->CSR,
 800539e:	4301      	orrs	r1, r0
      MODIFY_REG(hopamp->Instance->CSR,
 80053a0:	4333      	orrs	r3, r6
 80053a2:	e9d4 600c 	ldrd	r6, r0, [r4, #48]	; 0x30
      MODIFY_REG(hopamp->Instance->CSR,
 80053a6:	6011      	str	r1, [r2, #0]
      MODIFY_REG(hopamp->Instance->CSR,
 80053a8:	432b      	orrs	r3, r5
 80053aa:	4925      	ldr	r1, [pc, #148]	; (8005440 <HAL_OPAMP_Init+0x108>)
 80053ac:	6815      	ldr	r5, [r2, #0]
 80053ae:	ea43 43c6 	orr.w	r3, r3, r6, lsl #19
 80053b2:	ea43 6300 	orr.w	r3, r3, r0, lsl #24
 80053b6:	7d20      	ldrb	r0, [r4, #20]
 80053b8:	4029      	ands	r1, r5
 80053ba:	2801      	cmp	r0, #1
 80053bc:	ea43 0301 	orr.w	r3, r3, r1
 80053c0:	bf0c      	ite	eq
 80053c2:	f44f 7180 	moveq.w	r1, #256	; 0x100
 80053c6:	2100      	movne	r1, #0
 80053c8:	430b      	orrs	r3, r1
 80053ca:	6013      	str	r3, [r2, #0]
                 hopamp->Init.PgaGain |
                 (hopamp->Init.TrimmingValueP << OPAMP_INPUT_NONINVERTING) |
                 (hopamp->Init.TrimmingValueN << OPAMP_INPUT_INVERTING));
    }

    if ((READ_BIT(hopamp->Instance->TCMR, OPAMP_TCMR_LOCK)) == 0UL)
 80053cc:	6993      	ldr	r3, [r2, #24]
 80053ce:	2b00      	cmp	r3, #0
 80053d0:	db09      	blt.n	80053e6 <HAL_OPAMP_Init+0xae>
    {
      MODIFY_REG(hopamp->Instance->TCMR,
 80053d2:	e9d4 3506 	ldrd	r3, r5, [r4, #24]
 80053d6:	6a20      	ldr	r0, [r4, #32]
 80053d8:	6991      	ldr	r1, [r2, #24]
 80053da:	432b      	orrs	r3, r5
 80053dc:	4303      	orrs	r3, r0
 80053de:	f021 013f 	bic.w	r1, r1, #63	; 0x3f
 80053e2:	430b      	orrs	r3, r1
 80053e4:	6193      	str	r3, [r2, #24]
                 hopamp->Init.InvertingInputSecondary  |
                 hopamp->Init.NonInvertingInputSecondary);
    }

    /* Update the OPAMP state*/
    if (hopamp->State == HAL_OPAMP_STATE_RESET)
 80053e6:	f894 303a 	ldrb.w	r3, [r4, #58]	; 0x3a
 80053ea:	f003 00ff 	and.w	r0, r3, #255	; 0xff
 80053ee:	bb03      	cbnz	r3, 8005432 <HAL_OPAMP_Init+0xfa>
    {
      /* From RESET state to READY State */
      hopamp->State = HAL_OPAMP_STATE_READY;
 80053f0:	2301      	movs	r3, #1
 80053f2:	f884 303a 	strb.w	r3, [r4, #58]	; 0x3a
    }
    /* else: remain in READY or BUSY state (no update) */

    return status;
  }
}
 80053f6:	b002      	add	sp, #8
 80053f8:	bd70      	pop	{r4, r5, r6, pc}
    return HAL_ERROR;
 80053fa:	2001      	movs	r0, #1
}
 80053fc:	b002      	add	sp, #8
 80053fe:	bd70      	pop	{r4, r5, r6, pc}
      MODIFY_REG(hopamp->Instance->CSR,
 8005400:	6866      	ldr	r6, [r4, #4]
 8005402:	6811      	ldr	r1, [r2, #0]
 8005404:	6920      	ldr	r0, [r4, #16]
 8005406:	6ae5      	ldr	r5, [r4, #44]	; 0x2c
 8005408:	4333      	orrs	r3, r6
 800540a:	4303      	orrs	r3, r0
 800540c:	f021 0110 	bic.w	r1, r1, #16
      MODIFY_REG(hopamp->Instance->CSR,
 8005410:	6a60      	ldr	r0, [r4, #36]	; 0x24
      MODIFY_REG(hopamp->Instance->CSR,
 8005412:	4329      	orrs	r1, r5
      MODIFY_REG(hopamp->Instance->CSR,
 8005414:	6aa5      	ldr	r5, [r4, #40]	; 0x28
      MODIFY_REG(hopamp->Instance->CSR,
 8005416:	6011      	str	r1, [r2, #0]
      MODIFY_REG(hopamp->Instance->CSR,
 8005418:	4303      	orrs	r3, r0
 800541a:	6b20      	ldr	r0, [r4, #48]	; 0x30
 800541c:	6816      	ldr	r6, [r2, #0]
 800541e:	4908      	ldr	r1, [pc, #32]	; (8005440 <HAL_OPAMP_Init+0x108>)
 8005420:	432b      	orrs	r3, r5
 8005422:	6b65      	ldr	r5, [r4, #52]	; 0x34
 8005424:	ea43 43c0 	orr.w	r3, r3, r0, lsl #19
 8005428:	4031      	ands	r1, r6
 800542a:	7d20      	ldrb	r0, [r4, #20]
 800542c:	ea43 6305 	orr.w	r3, r3, r5, lsl #24
 8005430:	e7c3      	b.n	80053ba <HAL_OPAMP_Init+0x82>
    return status;
 8005432:	2000      	movs	r0, #0
}
 8005434:	b002      	add	sp, #8
 8005436:	bd70      	pop	{r4, r5, r6, pc}
    return HAL_ERROR;
 8005438:	2001      	movs	r0, #1
}
 800543a:	4770      	bx	lr
 800543c:	40021000 	.word	0x40021000
 8005440:	e0003e11 	.word	0xe0003e11

08005444 <HAL_PWREx_ControlVoltageScaling>:
  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8005444:	4a3b      	ldr	r2, [pc, #236]	; (8005534 <HAL_PWREx_ControlVoltageScaling+0xf0>)
{
 8005446:	b410      	push	{r4}
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8005448:	6813      	ldr	r3, [r2, #0]
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 800544a:	b968      	cbnz	r0, 8005468 <HAL_PWREx_ControlVoltageScaling+0x24>
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800544c:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8005450:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005454:	d014      	beq.n	8005480 <HAL_PWREx_ControlVoltageScaling+0x3c>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8005456:	f8d2 3080 	ldr.w	r3, [r2, #128]	; 0x80
 800545a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800545e:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
}
 8005462:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005466:	4770      	bx	lr
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8005468:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 800546c:	d02f      	beq.n	80054ce <HAL_PWREx_ControlVoltageScaling+0x8a>
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800546e:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8005472:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8005476:	6013      	str	r3, [r2, #0]
  return HAL_OK;
 8005478:	2000      	movs	r0, #0
}
 800547a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800547e:	4770      	bx	lr
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8005480:	f8d2 1080 	ldr.w	r1, [r2, #128]	; 0x80
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8005484:	4b2c      	ldr	r3, [pc, #176]	; (8005538 <HAL_PWREx_ControlVoltageScaling+0xf4>)
 8005486:	482d      	ldr	r0, [pc, #180]	; (800553c <HAL_PWREx_ControlVoltageScaling+0xf8>)
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8005488:	f421 7180 	bic.w	r1, r1, #256	; 0x100
 800548c:	f8c2 1080 	str.w	r1, [r2, #128]	; 0x80
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8005490:	6811      	ldr	r1, [r2, #0]
 8005492:	f421 61c0 	bic.w	r1, r1, #1536	; 0x600
 8005496:	f441 7100 	orr.w	r1, r1, #512	; 0x200
 800549a:	6011      	str	r1, [r2, #0]
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800549c:	681c      	ldr	r4, [r3, #0]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800549e:	6951      	ldr	r1, [r2, #20]
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80054a0:	2332      	movs	r3, #50	; 0x32
 80054a2:	fb03 f304 	mul.w	r3, r3, r4
 80054a6:	fba0 0303 	umull	r0, r3, r0, r3
 80054aa:	0c9b      	lsrs	r3, r3, #18
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80054ac:	0548      	lsls	r0, r1, #21
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80054ae:	f103 0301 	add.w	r3, r3, #1
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80054b2:	d506      	bpl.n	80054c2 <HAL_PWREx_ControlVoltageScaling+0x7e>
 80054b4:	e000      	b.n	80054b8 <HAL_PWREx_ControlVoltageScaling+0x74>
 80054b6:	b123      	cbz	r3, 80054c2 <HAL_PWREx_ControlVoltageScaling+0x7e>
 80054b8:	6951      	ldr	r1, [r2, #20]
 80054ba:	0549      	lsls	r1, r1, #21
        wait_loop_index--;
 80054bc:	f103 33ff 	add.w	r3, r3, #4294967295
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80054c0:	d4f9      	bmi.n	80054b6 <HAL_PWREx_ControlVoltageScaling+0x72>
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80054c2:	4b1c      	ldr	r3, [pc, #112]	; (8005534 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 80054c4:	695b      	ldr	r3, [r3, #20]
 80054c6:	055c      	lsls	r4, r3, #21
 80054c8:	d5d6      	bpl.n	8005478 <HAL_PWREx_ControlVoltageScaling+0x34>
        return HAL_TIMEOUT;
 80054ca:	2003      	movs	r0, #3
 80054cc:	e7c9      	b.n	8005462 <HAL_PWREx_ControlVoltageScaling+0x1e>
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80054ce:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80054d2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80054d6:	d009      	beq.n	80054ec <HAL_PWREx_ControlVoltageScaling+0xa8>
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80054d8:	f8d2 3080 	ldr.w	r3, [r2, #128]	; 0x80
}
 80054dc:	f85d 4b04 	ldr.w	r4, [sp], #4
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80054e0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
  return HAL_OK;
 80054e4:	2000      	movs	r0, #0
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80054e6:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
}
 80054ea:	4770      	bx	lr
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80054ec:	f8d2 1080 	ldr.w	r1, [r2, #128]	; 0x80
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80054f0:	4b11      	ldr	r3, [pc, #68]	; (8005538 <HAL_PWREx_ControlVoltageScaling+0xf4>)
 80054f2:	4812      	ldr	r0, [pc, #72]	; (800553c <HAL_PWREx_ControlVoltageScaling+0xf8>)
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80054f4:	f441 7180 	orr.w	r1, r1, #256	; 0x100
 80054f8:	f8c2 1080 	str.w	r1, [r2, #128]	; 0x80
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80054fc:	6811      	ldr	r1, [r2, #0]
 80054fe:	f421 61c0 	bic.w	r1, r1, #1536	; 0x600
 8005502:	f441 7100 	orr.w	r1, r1, #512	; 0x200
 8005506:	6011      	str	r1, [r2, #0]
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8005508:	681c      	ldr	r4, [r3, #0]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800550a:	6951      	ldr	r1, [r2, #20]
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800550c:	2332      	movs	r3, #50	; 0x32
 800550e:	fb03 f304 	mul.w	r3, r3, r4
 8005512:	fba0 0303 	umull	r0, r3, r0, r3
 8005516:	0c9b      	lsrs	r3, r3, #18
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8005518:	0548      	lsls	r0, r1, #21
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800551a:	f103 0301 	add.w	r3, r3, #1
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800551e:	d5d0      	bpl.n	80054c2 <HAL_PWREx_ControlVoltageScaling+0x7e>
 8005520:	e001      	b.n	8005526 <HAL_PWREx_ControlVoltageScaling+0xe2>
 8005522:	2b00      	cmp	r3, #0
 8005524:	d0cd      	beq.n	80054c2 <HAL_PWREx_ControlVoltageScaling+0x7e>
 8005526:	6951      	ldr	r1, [r2, #20]
 8005528:	0549      	lsls	r1, r1, #21
        wait_loop_index--;
 800552a:	f103 33ff 	add.w	r3, r3, #4294967295
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800552e:	d5c8      	bpl.n	80054c2 <HAL_PWREx_ControlVoltageScaling+0x7e>
 8005530:	e7f7      	b.n	8005522 <HAL_PWREx_ControlVoltageScaling+0xde>
 8005532:	bf00      	nop
 8005534:	40007000 	.word	0x40007000
 8005538:	20000534 	.word	0x20000534
 800553c:	431bde83 	.word	0x431bde83

08005540 <HAL_PWREx_DisableUCPDDeadBattery>:
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8005540:	4a02      	ldr	r2, [pc, #8]	; (800554c <HAL_PWREx_DisableUCPDDeadBattery+0xc>)
 8005542:	6893      	ldr	r3, [r2, #8]
 8005544:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8005548:	6093      	str	r3, [r2, #8]
}
 800554a:	4770      	bx	lr
 800554c:	40007000 	.word	0x40007000

08005550 <HAL_RCC_OscConfig>:
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8005550:	2800      	cmp	r0, #0
 8005552:	f000 81c3 	beq.w	80058dc <HAL_RCC_OscConfig+0x38c>
{
 8005556:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800555a:	6803      	ldr	r3, [r0, #0]
 800555c:	07d9      	lsls	r1, r3, #31
{
 800555e:	b082      	sub	sp, #8
 8005560:	4604      	mov	r4, r0
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005562:	d52d      	bpl.n	80055c0 <HAL_RCC_OscConfig+0x70>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005564:	49b5      	ldr	r1, [pc, #724]	; (800583c <HAL_RCC_OscConfig+0x2ec>)
 8005566:	688a      	ldr	r2, [r1, #8]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8005568:	68c9      	ldr	r1, [r1, #12]
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800556a:	f002 020c 	and.w	r2, r2, #12

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 800556e:	2a0c      	cmp	r2, #12
 8005570:	f000 810a 	beq.w	8005788 <HAL_RCC_OscConfig+0x238>
 8005574:	2a08      	cmp	r2, #8
 8005576:	f000 810c 	beq.w	8005792 <HAL_RCC_OscConfig+0x242>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800557a:	6863      	ldr	r3, [r4, #4]
 800557c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005580:	f000 8133 	beq.w	80057ea <HAL_RCC_OscConfig+0x29a>
 8005584:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8005588:	f000 819b 	beq.w	80058c2 <HAL_RCC_OscConfig+0x372>
 800558c:	4dab      	ldr	r5, [pc, #684]	; (800583c <HAL_RCC_OscConfig+0x2ec>)
 800558e:	682a      	ldr	r2, [r5, #0]
 8005590:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8005594:	602a      	str	r2, [r5, #0]
 8005596:	682a      	ldr	r2, [r5, #0]
 8005598:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800559c:	602a      	str	r2, [r5, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800559e:	2b00      	cmp	r3, #0
 80055a0:	f040 8128 	bne.w	80057f4 <HAL_RCC_OscConfig+0x2a4>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80055a4:	f7fe fc14 	bl	8003dd0 <HAL_GetTick>
 80055a8:	4606      	mov	r6, r0

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80055aa:	e005      	b.n	80055b8 <HAL_RCC_OscConfig+0x68>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80055ac:	f7fe fc10 	bl	8003dd0 <HAL_GetTick>
 80055b0:	1b80      	subs	r0, r0, r6
 80055b2:	2864      	cmp	r0, #100	; 0x64
 80055b4:	f200 813b 	bhi.w	800582e <HAL_RCC_OscConfig+0x2de>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80055b8:	682b      	ldr	r3, [r5, #0]
 80055ba:	039f      	lsls	r7, r3, #14
 80055bc:	d4f6      	bmi.n	80055ac <HAL_RCC_OscConfig+0x5c>
 80055be:	6823      	ldr	r3, [r4, #0]
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80055c0:	079e      	lsls	r6, r3, #30
 80055c2:	d528      	bpl.n	8005616 <HAL_RCC_OscConfig+0xc6>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80055c4:	4a9d      	ldr	r2, [pc, #628]	; (800583c <HAL_RCC_OscConfig+0x2ec>)
 80055c6:	6893      	ldr	r3, [r2, #8]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80055c8:	68d2      	ldr	r2, [r2, #12]
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80055ca:	f003 030c 	and.w	r3, r3, #12
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 80055ce:	2b0c      	cmp	r3, #12
 80055d0:	f000 80ec 	beq.w	80057ac <HAL_RCC_OscConfig+0x25c>
 80055d4:	2b04      	cmp	r3, #4
 80055d6:	f000 80ee 	beq.w	80057b6 <HAL_RCC_OscConfig+0x266>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80055da:	68e3      	ldr	r3, [r4, #12]
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80055dc:	4d97      	ldr	r5, [pc, #604]	; (800583c <HAL_RCC_OscConfig+0x2ec>)
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80055de:	2b00      	cmp	r3, #0
 80055e0:	f000 8116 	beq.w	8005810 <HAL_RCC_OscConfig+0x2c0>
        __HAL_RCC_HSI_ENABLE();
 80055e4:	682b      	ldr	r3, [r5, #0]
 80055e6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80055ea:	602b      	str	r3, [r5, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80055ec:	f7fe fbf0 	bl	8003dd0 <HAL_GetTick>
 80055f0:	4606      	mov	r6, r0

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80055f2:	e005      	b.n	8005600 <HAL_RCC_OscConfig+0xb0>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80055f4:	f7fe fbec 	bl	8003dd0 <HAL_GetTick>
 80055f8:	1b80      	subs	r0, r0, r6
 80055fa:	2802      	cmp	r0, #2
 80055fc:	f200 8117 	bhi.w	800582e <HAL_RCC_OscConfig+0x2de>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005600:	682b      	ldr	r3, [r5, #0]
 8005602:	0558      	lsls	r0, r3, #21
 8005604:	d5f6      	bpl.n	80055f4 <HAL_RCC_OscConfig+0xa4>
            return HAL_TIMEOUT;
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005606:	686b      	ldr	r3, [r5, #4]
 8005608:	6922      	ldr	r2, [r4, #16]
 800560a:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 800560e:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 8005612:	606b      	str	r3, [r5, #4]
 8005614:	6823      	ldr	r3, [r4, #0]
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005616:	071a      	lsls	r2, r3, #28
 8005618:	d519      	bpl.n	800564e <HAL_RCC_OscConfig+0xfe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800561a:	6963      	ldr	r3, [r4, #20]
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800561c:	4d87      	ldr	r5, [pc, #540]	; (800583c <HAL_RCC_OscConfig+0x2ec>)
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800561e:	2b00      	cmp	r3, #0
 8005620:	f000 809e 	beq.w	8005760 <HAL_RCC_OscConfig+0x210>
      __HAL_RCC_LSI_ENABLE();
 8005624:	f8d5 3094 	ldr.w	r3, [r5, #148]	; 0x94
 8005628:	f043 0301 	orr.w	r3, r3, #1
 800562c:	f8c5 3094 	str.w	r3, [r5, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005630:	f7fe fbce 	bl	8003dd0 <HAL_GetTick>
 8005634:	4606      	mov	r6, r0

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8005636:	e005      	b.n	8005644 <HAL_RCC_OscConfig+0xf4>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005638:	f7fe fbca 	bl	8003dd0 <HAL_GetTick>
 800563c:	1b80      	subs	r0, r0, r6
 800563e:	2802      	cmp	r0, #2
 8005640:	f200 80f5 	bhi.w	800582e <HAL_RCC_OscConfig+0x2de>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8005644:	f8d5 3094 	ldr.w	r3, [r5, #148]	; 0x94
 8005648:	079f      	lsls	r7, r3, #30
 800564a:	d5f5      	bpl.n	8005638 <HAL_RCC_OscConfig+0xe8>
 800564c:	6823      	ldr	r3, [r4, #0]
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800564e:	0759      	lsls	r1, r3, #29
 8005650:	d541      	bpl.n	80056d6 <HAL_RCC_OscConfig+0x186>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8005652:	4b7a      	ldr	r3, [pc, #488]	; (800583c <HAL_RCC_OscConfig+0x2ec>)
 8005654:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8005656:	00d2      	lsls	r2, r2, #3
 8005658:	f100 80ed 	bmi.w	8005836 <HAL_RCC_OscConfig+0x2e6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800565c:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800565e:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8005662:	659a      	str	r2, [r3, #88]	; 0x58
 8005664:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005666:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800566a:	9301      	str	r3, [sp, #4]
 800566c:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 800566e:	2501      	movs	r5, #1
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005670:	4e73      	ldr	r6, [pc, #460]	; (8005840 <HAL_RCC_OscConfig+0x2f0>)
 8005672:	6833      	ldr	r3, [r6, #0]
 8005674:	05df      	lsls	r7, r3, #23
 8005676:	f140 8113 	bpl.w	80058a0 <HAL_RCC_OscConfig+0x350>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800567a:	68a3      	ldr	r3, [r4, #8]
 800567c:	2b01      	cmp	r3, #1
 800567e:	f000 80e3 	beq.w	8005848 <HAL_RCC_OscConfig+0x2f8>
 8005682:	2b05      	cmp	r3, #5
 8005684:	f000 8169 	beq.w	800595a <HAL_RCC_OscConfig+0x40a>
 8005688:	4e6c      	ldr	r6, [pc, #432]	; (800583c <HAL_RCC_OscConfig+0x2ec>)
 800568a:	f8d6 2090 	ldr.w	r2, [r6, #144]	; 0x90
 800568e:	f022 0201 	bic.w	r2, r2, #1
 8005692:	f8c6 2090 	str.w	r2, [r6, #144]	; 0x90
 8005696:	f8d6 2090 	ldr.w	r2, [r6, #144]	; 0x90
 800569a:	f022 0204 	bic.w	r2, r2, #4
 800569e:	f8c6 2090 	str.w	r2, [r6, #144]	; 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80056a2:	2b00      	cmp	r3, #0
 80056a4:	f040 80d7 	bne.w	8005856 <HAL_RCC_OscConfig+0x306>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80056a8:	f7fe fb92 	bl	8003dd0 <HAL_GetTick>

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80056ac:	f241 3888 	movw	r8, #5000	; 0x1388
      tickstart = HAL_GetTick();
 80056b0:	4607      	mov	r7, r0
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80056b2:	e005      	b.n	80056c0 <HAL_RCC_OscConfig+0x170>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80056b4:	f7fe fb8c 	bl	8003dd0 <HAL_GetTick>
 80056b8:	1bc0      	subs	r0, r0, r7
 80056ba:	4540      	cmp	r0, r8
 80056bc:	f200 80b7 	bhi.w	800582e <HAL_RCC_OscConfig+0x2de>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80056c0:	f8d6 3090 	ldr.w	r3, [r6, #144]	; 0x90
 80056c4:	079a      	lsls	r2, r3, #30
 80056c6:	d4f5      	bmi.n	80056b4 <HAL_RCC_OscConfig+0x164>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80056c8:	b125      	cbz	r5, 80056d4 <HAL_RCC_OscConfig+0x184>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80056ca:	4a5c      	ldr	r2, [pc, #368]	; (800583c <HAL_RCC_OscConfig+0x2ec>)
 80056cc:	6d93      	ldr	r3, [r2, #88]	; 0x58
 80056ce:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80056d2:	6593      	str	r3, [r2, #88]	; 0x58
 80056d4:	6823      	ldr	r3, [r4, #0]
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80056d6:	069b      	lsls	r3, r3, #26
 80056d8:	d518      	bpl.n	800570c <HAL_RCC_OscConfig+0x1bc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80056da:	69a3      	ldr	r3, [r4, #24]
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80056dc:	4d57      	ldr	r5, [pc, #348]	; (800583c <HAL_RCC_OscConfig+0x2ec>)
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80056de:	2b00      	cmp	r3, #0
 80056e0:	f000 80ca 	beq.w	8005878 <HAL_RCC_OscConfig+0x328>
      __HAL_RCC_HSI48_ENABLE();
 80056e4:	f8d5 3098 	ldr.w	r3, [r5, #152]	; 0x98
 80056e8:	f043 0301 	orr.w	r3, r3, #1
 80056ec:	f8c5 3098 	str.w	r3, [r5, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80056f0:	f7fe fb6e 	bl	8003dd0 <HAL_GetTick>
 80056f4:	4606      	mov	r6, r0

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80056f6:	e005      	b.n	8005704 <HAL_RCC_OscConfig+0x1b4>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80056f8:	f7fe fb6a 	bl	8003dd0 <HAL_GetTick>
 80056fc:	1b80      	subs	r0, r0, r6
 80056fe:	2802      	cmp	r0, #2
 8005700:	f200 8095 	bhi.w	800582e <HAL_RCC_OscConfig+0x2de>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8005704:	f8d5 3098 	ldr.w	r3, [r5, #152]	; 0x98
 8005708:	079f      	lsls	r7, r3, #30
 800570a:	d5f5      	bpl.n	80056f8 <HAL_RCC_OscConfig+0x1a8>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800570c:	69e0      	ldr	r0, [r4, #28]
 800570e:	b318      	cbz	r0, 8005758 <HAL_RCC_OscConfig+0x208>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8005710:	4d4a      	ldr	r5, [pc, #296]	; (800583c <HAL_RCC_OscConfig+0x2ec>)
 8005712:	68ab      	ldr	r3, [r5, #8]
 8005714:	f003 030c 	and.w	r3, r3, #12
 8005718:	2b0c      	cmp	r3, #12
 800571a:	f000 812c 	beq.w	8005976 <HAL_RCC_OscConfig+0x426>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800571e:	682b      	ldr	r3, [r5, #0]
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8005720:	2802      	cmp	r0, #2
        __HAL_RCC_PLL_DISABLE();
 8005722:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8005726:	602b      	str	r3, [r5, #0]
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8005728:	f000 80da 	beq.w	80058e0 <HAL_RCC_OscConfig+0x390>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();

        /* Disable all PLL outputs to save power if no PLLs on */
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 800572c:	68eb      	ldr	r3, [r5, #12]
 800572e:	f023 0303 	bic.w	r3, r3, #3
 8005732:	60eb      	str	r3, [r5, #12]
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8005734:	68eb      	ldr	r3, [r5, #12]
 8005736:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 800573a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800573e:	60eb      	str	r3, [r5, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005740:	f7fe fb46 	bl	8003dd0 <HAL_GetTick>
 8005744:	4604      	mov	r4, r0

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005746:	e004      	b.n	8005752 <HAL_RCC_OscConfig+0x202>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005748:	f7fe fb42 	bl	8003dd0 <HAL_GetTick>
 800574c:	1b00      	subs	r0, r0, r4
 800574e:	2802      	cmp	r0, #2
 8005750:	d86d      	bhi.n	800582e <HAL_RCC_OscConfig+0x2de>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005752:	682b      	ldr	r3, [r5, #0]
 8005754:	019b      	lsls	r3, r3, #6
 8005756:	d4f7      	bmi.n	8005748 <HAL_RCC_OscConfig+0x1f8>
      }
    }
  }
  }

  return HAL_OK;
 8005758:	2000      	movs	r0, #0
}
 800575a:	b002      	add	sp, #8
 800575c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      __HAL_RCC_LSI_DISABLE();
 8005760:	f8d5 3094 	ldr.w	r3, [r5, #148]	; 0x94
 8005764:	f023 0301 	bic.w	r3, r3, #1
 8005768:	f8c5 3094 	str.w	r3, [r5, #148]	; 0x94
      tickstart = HAL_GetTick();
 800576c:	f7fe fb30 	bl	8003dd0 <HAL_GetTick>
 8005770:	4606      	mov	r6, r0
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8005772:	e004      	b.n	800577e <HAL_RCC_OscConfig+0x22e>
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005774:	f7fe fb2c 	bl	8003dd0 <HAL_GetTick>
 8005778:	1b80      	subs	r0, r0, r6
 800577a:	2802      	cmp	r0, #2
 800577c:	d857      	bhi.n	800582e <HAL_RCC_OscConfig+0x2de>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800577e:	f8d5 3094 	ldr.w	r3, [r5, #148]	; 0x94
 8005782:	0798      	lsls	r0, r3, #30
 8005784:	d4f6      	bmi.n	8005774 <HAL_RCC_OscConfig+0x224>
 8005786:	e761      	b.n	800564c <HAL_RCC_OscConfig+0xfc>
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8005788:	f001 0103 	and.w	r1, r1, #3
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 800578c:	2903      	cmp	r1, #3
 800578e:	f47f aef4 	bne.w	800557a <HAL_RCC_OscConfig+0x2a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005792:	4a2a      	ldr	r2, [pc, #168]	; (800583c <HAL_RCC_OscConfig+0x2ec>)
 8005794:	6812      	ldr	r2, [r2, #0]
 8005796:	0392      	lsls	r2, r2, #14
 8005798:	f57f af12 	bpl.w	80055c0 <HAL_RCC_OscConfig+0x70>
 800579c:	6862      	ldr	r2, [r4, #4]
 800579e:	2a00      	cmp	r2, #0
 80057a0:	f47f af0e 	bne.w	80055c0 <HAL_RCC_OscConfig+0x70>
        return HAL_ERROR;
 80057a4:	2001      	movs	r0, #1
}
 80057a6:	b002      	add	sp, #8
 80057a8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80057ac:	f002 0203 	and.w	r2, r2, #3
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 80057b0:	2a02      	cmp	r2, #2
 80057b2:	f47f af12 	bne.w	80055da <HAL_RCC_OscConfig+0x8a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80057b6:	4b21      	ldr	r3, [pc, #132]	; (800583c <HAL_RCC_OscConfig+0x2ec>)
 80057b8:	681b      	ldr	r3, [r3, #0]
 80057ba:	055d      	lsls	r5, r3, #21
 80057bc:	d502      	bpl.n	80057c4 <HAL_RCC_OscConfig+0x274>
 80057be:	68e3      	ldr	r3, [r4, #12]
 80057c0:	2b00      	cmp	r3, #0
 80057c2:	d0ef      	beq.n	80057a4 <HAL_RCC_OscConfig+0x254>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80057c4:	4a1d      	ldr	r2, [pc, #116]	; (800583c <HAL_RCC_OscConfig+0x2ec>)
 80057c6:	6920      	ldr	r0, [r4, #16]
 80057c8:	6853      	ldr	r3, [r2, #4]
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 80057ca:	491e      	ldr	r1, [pc, #120]	; (8005844 <HAL_RCC_OscConfig+0x2f4>)
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80057cc:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 80057d0:	ea43 6300 	orr.w	r3, r3, r0, lsl #24
 80057d4:	6053      	str	r3, [r2, #4]
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 80057d6:	6808      	ldr	r0, [r1, #0]
 80057d8:	f7fe fab8 	bl	8003d4c <HAL_InitTick>
 80057dc:	2800      	cmp	r0, #0
 80057de:	d1e1      	bne.n	80057a4 <HAL_RCC_OscConfig+0x254>
 80057e0:	6823      	ldr	r3, [r4, #0]
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80057e2:	071a      	lsls	r2, r3, #28
 80057e4:	f57f af33 	bpl.w	800564e <HAL_RCC_OscConfig+0xfe>
 80057e8:	e717      	b.n	800561a <HAL_RCC_OscConfig+0xca>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80057ea:	4a14      	ldr	r2, [pc, #80]	; (800583c <HAL_RCC_OscConfig+0x2ec>)
 80057ec:	6813      	ldr	r3, [r2, #0]
 80057ee:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80057f2:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 80057f4:	f7fe faec 	bl	8003dd0 <HAL_GetTick>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80057f8:	4e10      	ldr	r6, [pc, #64]	; (800583c <HAL_RCC_OscConfig+0x2ec>)
        tickstart = HAL_GetTick();
 80057fa:	4605      	mov	r5, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80057fc:	e004      	b.n	8005808 <HAL_RCC_OscConfig+0x2b8>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80057fe:	f7fe fae7 	bl	8003dd0 <HAL_GetTick>
 8005802:	1b40      	subs	r0, r0, r5
 8005804:	2864      	cmp	r0, #100	; 0x64
 8005806:	d812      	bhi.n	800582e <HAL_RCC_OscConfig+0x2de>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005808:	6833      	ldr	r3, [r6, #0]
 800580a:	039b      	lsls	r3, r3, #14
 800580c:	d5f7      	bpl.n	80057fe <HAL_RCC_OscConfig+0x2ae>
 800580e:	e6d6      	b.n	80055be <HAL_RCC_OscConfig+0x6e>
        __HAL_RCC_HSI_DISABLE();
 8005810:	682b      	ldr	r3, [r5, #0]
 8005812:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005816:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8005818:	f7fe fada 	bl	8003dd0 <HAL_GetTick>
 800581c:	4606      	mov	r6, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800581e:	682b      	ldr	r3, [r5, #0]
 8005820:	0559      	lsls	r1, r3, #21
 8005822:	d5dd      	bpl.n	80057e0 <HAL_RCC_OscConfig+0x290>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005824:	f7fe fad4 	bl	8003dd0 <HAL_GetTick>
 8005828:	1b80      	subs	r0, r0, r6
 800582a:	2802      	cmp	r0, #2
 800582c:	d9f7      	bls.n	800581e <HAL_RCC_OscConfig+0x2ce>
            return HAL_TIMEOUT;
 800582e:	2003      	movs	r0, #3
}
 8005830:	b002      	add	sp, #8
 8005832:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    FlagStatus       pwrclkchanged = RESET;
 8005836:	2500      	movs	r5, #0
 8005838:	e71a      	b.n	8005670 <HAL_RCC_OscConfig+0x120>
 800583a:	bf00      	nop
 800583c:	40021000 	.word	0x40021000
 8005840:	40007000 	.word	0x40007000
 8005844:	2000053c 	.word	0x2000053c
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005848:	4a65      	ldr	r2, [pc, #404]	; (80059e0 <HAL_RCC_OscConfig+0x490>)
 800584a:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 800584e:	f043 0301 	orr.w	r3, r3, #1
 8005852:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      tickstart = HAL_GetTick();
 8005856:	f7fe fabb 	bl	8003dd0 <HAL_GetTick>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800585a:	4f61      	ldr	r7, [pc, #388]	; (80059e0 <HAL_RCC_OscConfig+0x490>)
      tickstart = HAL_GetTick();
 800585c:	4606      	mov	r6, r0
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800585e:	f241 3888 	movw	r8, #5000	; 0x1388
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005862:	e004      	b.n	800586e <HAL_RCC_OscConfig+0x31e>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005864:	f7fe fab4 	bl	8003dd0 <HAL_GetTick>
 8005868:	1b80      	subs	r0, r0, r6
 800586a:	4540      	cmp	r0, r8
 800586c:	d8df      	bhi.n	800582e <HAL_RCC_OscConfig+0x2de>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800586e:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8005872:	0799      	lsls	r1, r3, #30
 8005874:	d5f6      	bpl.n	8005864 <HAL_RCC_OscConfig+0x314>
 8005876:	e727      	b.n	80056c8 <HAL_RCC_OscConfig+0x178>
      __HAL_RCC_HSI48_DISABLE();
 8005878:	f8d5 3098 	ldr.w	r3, [r5, #152]	; 0x98
 800587c:	f023 0301 	bic.w	r3, r3, #1
 8005880:	f8c5 3098 	str.w	r3, [r5, #152]	; 0x98
      tickstart = HAL_GetTick();
 8005884:	f7fe faa4 	bl	8003dd0 <HAL_GetTick>
 8005888:	4606      	mov	r6, r0
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800588a:	e004      	b.n	8005896 <HAL_RCC_OscConfig+0x346>
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800588c:	f7fe faa0 	bl	8003dd0 <HAL_GetTick>
 8005890:	1b80      	subs	r0, r0, r6
 8005892:	2802      	cmp	r0, #2
 8005894:	d8cb      	bhi.n	800582e <HAL_RCC_OscConfig+0x2de>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8005896:	f8d5 3098 	ldr.w	r3, [r5, #152]	; 0x98
 800589a:	0798      	lsls	r0, r3, #30
 800589c:	d4f6      	bmi.n	800588c <HAL_RCC_OscConfig+0x33c>
 800589e:	e735      	b.n	800570c <HAL_RCC_OscConfig+0x1bc>
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80058a0:	6833      	ldr	r3, [r6, #0]
 80058a2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80058a6:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 80058a8:	f7fe fa92 	bl	8003dd0 <HAL_GetTick>
 80058ac:	4607      	mov	r7, r0
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80058ae:	6833      	ldr	r3, [r6, #0]
 80058b0:	05d8      	lsls	r0, r3, #23
 80058b2:	f53f aee2 	bmi.w	800567a <HAL_RCC_OscConfig+0x12a>
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80058b6:	f7fe fa8b 	bl	8003dd0 <HAL_GetTick>
 80058ba:	1bc0      	subs	r0, r0, r7
 80058bc:	2802      	cmp	r0, #2
 80058be:	d9f6      	bls.n	80058ae <HAL_RCC_OscConfig+0x35e>
 80058c0:	e7b5      	b.n	800582e <HAL_RCC_OscConfig+0x2de>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80058c2:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80058c6:	f5a3 333c 	sub.w	r3, r3, #192512	; 0x2f000
 80058ca:	681a      	ldr	r2, [r3, #0]
 80058cc:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 80058d0:	601a      	str	r2, [r3, #0]
 80058d2:	681a      	ldr	r2, [r3, #0]
 80058d4:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 80058d8:	601a      	str	r2, [r3, #0]
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80058da:	e78b      	b.n	80057f4 <HAL_RCC_OscConfig+0x2a4>
    return HAL_ERROR;
 80058dc:	2001      	movs	r0, #1
}
 80058de:	4770      	bx	lr
        tickstart = HAL_GetTick();
 80058e0:	f7fe fa76 	bl	8003dd0 <HAL_GetTick>
 80058e4:	4606      	mov	r6, r0
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80058e6:	e004      	b.n	80058f2 <HAL_RCC_OscConfig+0x3a2>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80058e8:	f7fe fa72 	bl	8003dd0 <HAL_GetTick>
 80058ec:	1b80      	subs	r0, r0, r6
 80058ee:	2802      	cmp	r0, #2
 80058f0:	d89d      	bhi.n	800582e <HAL_RCC_OscConfig+0x2de>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80058f2:	682b      	ldr	r3, [r5, #0]
 80058f4:	0199      	lsls	r1, r3, #6
 80058f6:	d4f7      	bmi.n	80058e8 <HAL_RCC_OscConfig+0x398>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80058f8:	68e9      	ldr	r1, [r5, #12]
 80058fa:	4b3a      	ldr	r3, [pc, #232]	; (80059e4 <HAL_RCC_OscConfig+0x494>)
 80058fc:	6a22      	ldr	r2, [r4, #32]
 80058fe:	6aa7      	ldr	r7, [r4, #40]	; 0x28
 8005900:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8005902:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8005904:	400b      	ands	r3, r1
 8005906:	4313      	orrs	r3, r2
 8005908:	e9d4 120c 	ldrd	r1, r2, [r4, #48]	; 0x30
 800590c:	ea43 2307 	orr.w	r3, r3, r7, lsl #8
 8005910:	ea43 63c6 	orr.w	r3, r3, r6, lsl #27
 8005914:	3801      	subs	r0, #1
 8005916:	0849      	lsrs	r1, r1, #1
 8005918:	ea43 1300 	orr.w	r3, r3, r0, lsl #4
 800591c:	3901      	subs	r1, #1
 800591e:	0852      	lsrs	r2, r2, #1
 8005920:	ea43 5341 	orr.w	r3, r3, r1, lsl #21
 8005924:	3a01      	subs	r2, #1
 8005926:	ea43 6342 	orr.w	r3, r3, r2, lsl #25
 800592a:	60eb      	str	r3, [r5, #12]
        __HAL_RCC_PLL_ENABLE();
 800592c:	682b      	ldr	r3, [r5, #0]
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800592e:	4e2c      	ldr	r6, [pc, #176]	; (80059e0 <HAL_RCC_OscConfig+0x490>)
        __HAL_RCC_PLL_ENABLE();
 8005930:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8005934:	602b      	str	r3, [r5, #0]
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8005936:	68eb      	ldr	r3, [r5, #12]
 8005938:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800593c:	60eb      	str	r3, [r5, #12]
        tickstart = HAL_GetTick();
 800593e:	f7fe fa47 	bl	8003dd0 <HAL_GetTick>
 8005942:	4604      	mov	r4, r0
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005944:	e005      	b.n	8005952 <HAL_RCC_OscConfig+0x402>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005946:	f7fe fa43 	bl	8003dd0 <HAL_GetTick>
 800594a:	1b00      	subs	r0, r0, r4
 800594c:	2802      	cmp	r0, #2
 800594e:	f63f af6e 	bhi.w	800582e <HAL_RCC_OscConfig+0x2de>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005952:	6833      	ldr	r3, [r6, #0]
 8005954:	019a      	lsls	r2, r3, #6
 8005956:	d5f6      	bpl.n	8005946 <HAL_RCC_OscConfig+0x3f6>
 8005958:	e6fe      	b.n	8005758 <HAL_RCC_OscConfig+0x208>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800595a:	4b21      	ldr	r3, [pc, #132]	; (80059e0 <HAL_RCC_OscConfig+0x490>)
 800595c:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 8005960:	f042 0204 	orr.w	r2, r2, #4
 8005964:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
 8005968:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 800596c:	f042 0201 	orr.w	r2, r2, #1
 8005970:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8005974:	e76f      	b.n	8005856 <HAL_RCC_OscConfig+0x306>
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005976:	2801      	cmp	r0, #1
 8005978:	f43f aeef 	beq.w	800575a <HAL_RCC_OscConfig+0x20a>
      temp_pllckcfg = RCC->PLLCFGR;
 800597c:	68eb      	ldr	r3, [r5, #12]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800597e:	6a22      	ldr	r2, [r4, #32]
 8005980:	f003 0103 	and.w	r1, r3, #3
 8005984:	4291      	cmp	r1, r2
 8005986:	f47f af0d 	bne.w	80057a4 <HAL_RCC_OscConfig+0x254>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800598a:	6a61      	ldr	r1, [r4, #36]	; 0x24
 800598c:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8005990:	3901      	subs	r1, #1
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005992:	ebb2 1f01 	cmp.w	r2, r1, lsl #4
 8005996:	f47f af05 	bne.w	80057a4 <HAL_RCC_OscConfig+0x254>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800599a:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 800599c:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80059a0:	ebb2 2f01 	cmp.w	r2, r1, lsl #8
 80059a4:	f47f aefe 	bne.w	80057a4 <HAL_RCC_OscConfig+0x254>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80059a8:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 80059aa:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 80059ae:	ebb2 6fc1 	cmp.w	r2, r1, lsl #27
 80059b2:	f47f aef7 	bne.w	80057a4 <HAL_RCC_OscConfig+0x254>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80059b6:	6b22      	ldr	r2, [r4, #48]	; 0x30
 80059b8:	0852      	lsrs	r2, r2, #1
 80059ba:	3a01      	subs	r2, #1
 80059bc:	f403 01c0 	and.w	r1, r3, #6291456	; 0x600000
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80059c0:	ebb1 5f42 	cmp.w	r1, r2, lsl #21
 80059c4:	f47f aeee 	bne.w	80057a4 <HAL_RCC_OscConfig+0x254>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80059c8:	6b62      	ldr	r2, [r4, #52]	; 0x34
 80059ca:	0852      	lsrs	r2, r2, #1
 80059cc:	3a01      	subs	r2, #1
 80059ce:	f003 63c0 	and.w	r3, r3, #100663296	; 0x6000000
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80059d2:	ebb3 6f42 	cmp.w	r3, r2, lsl #25
        return HAL_ERROR;
 80059d6:	bf14      	ite	ne
 80059d8:	2001      	movne	r0, #1
 80059da:	2000      	moveq	r0, #0
 80059dc:	e6bd      	b.n	800575a <HAL_RCC_OscConfig+0x20a>
 80059de:	bf00      	nop
 80059e0:	40021000 	.word	0x40021000
 80059e4:	019f800c 	.word	0x019f800c

080059e8 <HAL_RCC_GetSysClockFreq>:
uint32_t HAL_RCC_GetSysClockFreq(void)
{
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 80059e8:	4b18      	ldr	r3, [pc, #96]	; (8005a4c <HAL_RCC_GetSysClockFreq+0x64>)
 80059ea:	689a      	ldr	r2, [r3, #8]
 80059ec:	f002 020c 	and.w	r2, r2, #12
 80059f0:	2a04      	cmp	r2, #4
 80059f2:	d027      	beq.n	8005a44 <HAL_RCC_GetSysClockFreq+0x5c>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 80059f4:	689a      	ldr	r2, [r3, #8]
 80059f6:	f002 020c 	and.w	r2, r2, #12
 80059fa:	2a08      	cmp	r2, #8
 80059fc:	d024      	beq.n	8005a48 <HAL_RCC_GetSysClockFreq+0x60>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 80059fe:	689a      	ldr	r2, [r3, #8]
 8005a00:	f002 020c 	and.w	r2, r2, #12
 8005a04:	2a0c      	cmp	r2, #12
 8005a06:	d001      	beq.n	8005a0c <HAL_RCC_GetSysClockFreq+0x24>
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
    sysclockfreq = pllvco/pllr;
  }
  else
  {
    sysclockfreq = 0U;
 8005a08:	2000      	movs	r0, #0
  }

  return sysclockfreq;
}
 8005a0a:	4770      	bx	lr
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8005a0c:	68d9      	ldr	r1, [r3, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8005a0e:	68d8      	ldr	r0, [r3, #12]
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8005a10:	68db      	ldr	r3, [r3, #12]
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8005a12:	f001 0103 	and.w	r1, r1, #3
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8005a16:	f3c0 1003 	ubfx	r0, r0, #4, #4
    switch (pllsource)
 8005a1a:	2903      	cmp	r1, #3
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8005a1c:	f3c3 2306 	ubfx	r3, r3, #8, #7
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8005a20:	f100 0201 	add.w	r2, r0, #1
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8005a24:	bf0c      	ite	eq
 8005a26:	480a      	ldreq	r0, [pc, #40]	; (8005a50 <HAL_RCC_GetSysClockFreq+0x68>)
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8005a28:	480a      	ldrne	r0, [pc, #40]	; (8005a54 <HAL_RCC_GetSysClockFreq+0x6c>)
 8005a2a:	fbb0 f0f2 	udiv	r0, r0, r2
 8005a2e:	fb00 f003 	mul.w	r0, r0, r3
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8005a32:	4b06      	ldr	r3, [pc, #24]	; (8005a4c <HAL_RCC_GetSysClockFreq+0x64>)
 8005a34:	68db      	ldr	r3, [r3, #12]
 8005a36:	f3c3 6341 	ubfx	r3, r3, #25, #2
 8005a3a:	3301      	adds	r3, #1
 8005a3c:	005b      	lsls	r3, r3, #1
    sysclockfreq = pllvco/pllr;
 8005a3e:	fbb0 f0f3 	udiv	r0, r0, r3
  return sysclockfreq;
 8005a42:	4770      	bx	lr
    sysclockfreq = HSI_VALUE;
 8005a44:	4803      	ldr	r0, [pc, #12]	; (8005a54 <HAL_RCC_GetSysClockFreq+0x6c>)
 8005a46:	4770      	bx	lr
    sysclockfreq = HSE_VALUE;
 8005a48:	4801      	ldr	r0, [pc, #4]	; (8005a50 <HAL_RCC_GetSysClockFreq+0x68>)
 8005a4a:	4770      	bx	lr
 8005a4c:	40021000 	.word	0x40021000
 8005a50:	007a1200 	.word	0x007a1200
 8005a54:	00f42400 	.word	0x00f42400

08005a58 <HAL_RCC_ClockConfig>:
  if (RCC_ClkInitStruct == NULL)
 8005a58:	2800      	cmp	r0, #0
 8005a5a:	f000 80ef 	beq.w	8005c3c <HAL_RCC_ClockConfig+0x1e4>
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005a5e:	4a7f      	ldr	r2, [pc, #508]	; (8005c5c <HAL_RCC_ClockConfig+0x204>)
{
 8005a60:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005a64:	6813      	ldr	r3, [r2, #0]
 8005a66:	f003 030f 	and.w	r3, r3, #15
 8005a6a:	428b      	cmp	r3, r1
 8005a6c:	460d      	mov	r5, r1
 8005a6e:	4604      	mov	r4, r0
 8005a70:	d20c      	bcs.n	8005a8c <HAL_RCC_ClockConfig+0x34>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005a72:	6813      	ldr	r3, [r2, #0]
 8005a74:	f023 030f 	bic.w	r3, r3, #15
 8005a78:	430b      	orrs	r3, r1
 8005a7a:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005a7c:	6813      	ldr	r3, [r2, #0]
 8005a7e:	f003 030f 	and.w	r3, r3, #15
 8005a82:	428b      	cmp	r3, r1
 8005a84:	d002      	beq.n	8005a8c <HAL_RCC_ClockConfig+0x34>
    return HAL_ERROR;
 8005a86:	2001      	movs	r0, #1
}
 8005a88:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005a8c:	6823      	ldr	r3, [r4, #0]
 8005a8e:	07de      	lsls	r6, r3, #31
 8005a90:	d563      	bpl.n	8005b5a <HAL_RCC_ClockConfig+0x102>
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005a92:	6862      	ldr	r2, [r4, #4]
 8005a94:	2a03      	cmp	r2, #3
 8005a96:	f000 809a 	beq.w	8005bce <HAL_RCC_ClockConfig+0x176>
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005a9a:	4b71      	ldr	r3, [pc, #452]	; (8005c60 <HAL_RCC_ClockConfig+0x208>)
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005a9c:	2a02      	cmp	r2, #2
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005a9e:	681b      	ldr	r3, [r3, #0]
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005aa0:	f000 8091 	beq.w	8005bc6 <HAL_RCC_ClockConfig+0x16e>
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005aa4:	055b      	lsls	r3, r3, #21
 8005aa6:	d5ee      	bpl.n	8005a86 <HAL_RCC_ClockConfig+0x2e>
      pllfreq = HAL_RCC_GetSysClockFreq();
 8005aa8:	f7ff ff9e 	bl	80059e8 <HAL_RCC_GetSysClockFreq>
      if(pllfreq > 80000000U)
 8005aac:	4b6d      	ldr	r3, [pc, #436]	; (8005c64 <HAL_RCC_ClockConfig+0x20c>)
 8005aae:	4298      	cmp	r0, r3
 8005ab0:	f200 80c6 	bhi.w	8005c40 <HAL_RCC_ClockConfig+0x1e8>
 8005ab4:	6862      	ldr	r2, [r4, #4]
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8005ab6:	f04f 0900 	mov.w	r9, #0
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8005aba:	4e69      	ldr	r6, [pc, #420]	; (8005c60 <HAL_RCC_ClockConfig+0x208>)
 8005abc:	68b3      	ldr	r3, [r6, #8]
 8005abe:	f023 0303 	bic.w	r3, r3, #3
 8005ac2:	431a      	orrs	r2, r3
 8005ac4:	60b2      	str	r2, [r6, #8]
    tickstart = HAL_GetTick();
 8005ac6:	f7fe f983 	bl	8003dd0 <HAL_GetTick>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005aca:	f241 3888 	movw	r8, #5000	; 0x1388
    tickstart = HAL_GetTick();
 8005ace:	4607      	mov	r7, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005ad0:	e004      	b.n	8005adc <HAL_RCC_ClockConfig+0x84>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005ad2:	f7fe f97d 	bl	8003dd0 <HAL_GetTick>
 8005ad6:	1bc0      	subs	r0, r0, r7
 8005ad8:	4540      	cmp	r0, r8
 8005ada:	d871      	bhi.n	8005bc0 <HAL_RCC_ClockConfig+0x168>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005adc:	68b3      	ldr	r3, [r6, #8]
 8005ade:	6862      	ldr	r2, [r4, #4]
 8005ae0:	f003 030c 	and.w	r3, r3, #12
 8005ae4:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 8005ae8:	d1f3      	bne.n	8005ad2 <HAL_RCC_ClockConfig+0x7a>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005aea:	6823      	ldr	r3, [r4, #0]
 8005aec:	079f      	lsls	r7, r3, #30
 8005aee:	d436      	bmi.n	8005b5e <HAL_RCC_ClockConfig+0x106>
    if(hpre == RCC_SYSCLK_DIV2)
 8005af0:	f1b9 0f80 	cmp.w	r9, #128	; 0x80
 8005af4:	d103      	bne.n	8005afe <HAL_RCC_ClockConfig+0xa6>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8005af6:	68b3      	ldr	r3, [r6, #8]
 8005af8:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005afc:	60b3      	str	r3, [r6, #8]
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005afe:	4e57      	ldr	r6, [pc, #348]	; (8005c5c <HAL_RCC_ClockConfig+0x204>)
 8005b00:	6833      	ldr	r3, [r6, #0]
 8005b02:	f003 030f 	and.w	r3, r3, #15
 8005b06:	42ab      	cmp	r3, r5
 8005b08:	d846      	bhi.n	8005b98 <HAL_RCC_ClockConfig+0x140>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005b0a:	6823      	ldr	r3, [r4, #0]
 8005b0c:	075a      	lsls	r2, r3, #29
 8005b0e:	d506      	bpl.n	8005b1e <HAL_RCC_ClockConfig+0xc6>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005b10:	4953      	ldr	r1, [pc, #332]	; (8005c60 <HAL_RCC_ClockConfig+0x208>)
 8005b12:	68e0      	ldr	r0, [r4, #12]
 8005b14:	688a      	ldr	r2, [r1, #8]
 8005b16:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8005b1a:	4302      	orrs	r2, r0
 8005b1c:	608a      	str	r2, [r1, #8]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005b1e:	071b      	lsls	r3, r3, #28
 8005b20:	d507      	bpl.n	8005b32 <HAL_RCC_ClockConfig+0xda>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005b22:	4a4f      	ldr	r2, [pc, #316]	; (8005c60 <HAL_RCC_ClockConfig+0x208>)
 8005b24:	6921      	ldr	r1, [r4, #16]
 8005b26:	6893      	ldr	r3, [r2, #8]
 8005b28:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 8005b2c:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8005b30:	6093      	str	r3, [r2, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8005b32:	f7ff ff59 	bl	80059e8 <HAL_RCC_GetSysClockFreq>
 8005b36:	4a4a      	ldr	r2, [pc, #296]	; (8005c60 <HAL_RCC_ClockConfig+0x208>)
 8005b38:	4c4b      	ldr	r4, [pc, #300]	; (8005c68 <HAL_RCC_ClockConfig+0x210>)
 8005b3a:	6892      	ldr	r2, [r2, #8]
 8005b3c:	494b      	ldr	r1, [pc, #300]	; (8005c6c <HAL_RCC_ClockConfig+0x214>)
 8005b3e:	f3c2 1203 	ubfx	r2, r2, #4, #4
 8005b42:	4603      	mov	r3, r0
 8005b44:	5ca2      	ldrb	r2, [r4, r2]
  return HAL_InitTick(uwTickPrio);
 8005b46:	484a      	ldr	r0, [pc, #296]	; (8005c70 <HAL_RCC_ClockConfig+0x218>)
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8005b48:	f002 021f 	and.w	r2, r2, #31
 8005b4c:	40d3      	lsrs	r3, r2
 8005b4e:	600b      	str	r3, [r1, #0]
  return HAL_InitTick(uwTickPrio);
 8005b50:	6800      	ldr	r0, [r0, #0]
}
 8005b52:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  return HAL_InitTick(uwTickPrio);
 8005b56:	f7fe b8f9 	b.w	8003d4c <HAL_InitTick>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005b5a:	0798      	lsls	r0, r3, #30
 8005b5c:	d5cf      	bpl.n	8005afe <HAL_RCC_ClockConfig+0xa6>
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005b5e:	0758      	lsls	r0, r3, #29
 8005b60:	d504      	bpl.n	8005b6c <HAL_RCC_ClockConfig+0x114>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005b62:	493f      	ldr	r1, [pc, #252]	; (8005c60 <HAL_RCC_ClockConfig+0x208>)
 8005b64:	688a      	ldr	r2, [r1, #8]
 8005b66:	f442 62e0 	orr.w	r2, r2, #1792	; 0x700
 8005b6a:	608a      	str	r2, [r1, #8]
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005b6c:	0719      	lsls	r1, r3, #28
 8005b6e:	d506      	bpl.n	8005b7e <HAL_RCC_ClockConfig+0x126>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8005b70:	4a3b      	ldr	r2, [pc, #236]	; (8005c60 <HAL_RCC_ClockConfig+0x208>)
 8005b72:	6893      	ldr	r3, [r2, #8]
 8005b74:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8005b78:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8005b7c:	6093      	str	r3, [r2, #8]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005b7e:	4a38      	ldr	r2, [pc, #224]	; (8005c60 <HAL_RCC_ClockConfig+0x208>)
 8005b80:	68a1      	ldr	r1, [r4, #8]
 8005b82:	6893      	ldr	r3, [r2, #8]
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005b84:	4e35      	ldr	r6, [pc, #212]	; (8005c5c <HAL_RCC_ClockConfig+0x204>)
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005b86:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005b8a:	430b      	orrs	r3, r1
 8005b8c:	6093      	str	r3, [r2, #8]
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005b8e:	6833      	ldr	r3, [r6, #0]
 8005b90:	f003 030f 	and.w	r3, r3, #15
 8005b94:	42ab      	cmp	r3, r5
 8005b96:	d9b8      	bls.n	8005b0a <HAL_RCC_ClockConfig+0xb2>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005b98:	6833      	ldr	r3, [r6, #0]
 8005b9a:	f023 030f 	bic.w	r3, r3, #15
 8005b9e:	432b      	orrs	r3, r5
 8005ba0:	6033      	str	r3, [r6, #0]
    tickstart = HAL_GetTick();
 8005ba2:	f7fe f915 	bl	8003dd0 <HAL_GetTick>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005ba6:	f241 3888 	movw	r8, #5000	; 0x1388
    tickstart = HAL_GetTick();
 8005baa:	4607      	mov	r7, r0
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005bac:	6833      	ldr	r3, [r6, #0]
 8005bae:	f003 030f 	and.w	r3, r3, #15
 8005bb2:	42ab      	cmp	r3, r5
 8005bb4:	d0a9      	beq.n	8005b0a <HAL_RCC_ClockConfig+0xb2>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005bb6:	f7fe f90b 	bl	8003dd0 <HAL_GetTick>
 8005bba:	1bc0      	subs	r0, r0, r7
 8005bbc:	4540      	cmp	r0, r8
 8005bbe:	d9f5      	bls.n	8005bac <HAL_RCC_ClockConfig+0x154>
        return HAL_TIMEOUT;
 8005bc0:	2003      	movs	r0, #3
}
 8005bc2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005bc6:	039a      	lsls	r2, r3, #14
 8005bc8:	f53f af6e 	bmi.w	8005aa8 <HAL_RCC_ClockConfig+0x50>
 8005bcc:	e75b      	b.n	8005a86 <HAL_RCC_ClockConfig+0x2e>
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005bce:	4824      	ldr	r0, [pc, #144]	; (8005c60 <HAL_RCC_ClockConfig+0x208>)
 8005bd0:	6801      	ldr	r1, [r0, #0]
 8005bd2:	0189      	lsls	r1, r1, #6
 8005bd4:	f57f af57 	bpl.w	8005a86 <HAL_RCC_ClockConfig+0x2e>
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8005bd8:	68c7      	ldr	r7, [r0, #12]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8005bda:	68c1      	ldr	r1, [r0, #12]
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
    break;

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8005bdc:	68c0      	ldr	r0, [r0, #12]
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8005bde:	f007 0703 	and.w	r7, r7, #3
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8005be2:	f3c1 1103 	ubfx	r1, r1, #4, #4
  switch (pllsource)
 8005be6:	2f03      	cmp	r7, #3
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8005be8:	f101 0601 	add.w	r6, r1, #1
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8005bec:	bf0c      	ite	eq
 8005bee:	4921      	ldreq	r1, [pc, #132]	; (8005c74 <HAL_RCC_ClockConfig+0x21c>)
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8005bf0:	4921      	ldrne	r1, [pc, #132]	; (8005c78 <HAL_RCC_ClockConfig+0x220>)
 8005bf2:	fbb1 f1f6 	udiv	r1, r1, r6
    break;
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8005bf6:	4e1a      	ldr	r6, [pc, #104]	; (8005c60 <HAL_RCC_ClockConfig+0x208>)
      if(pllfreq > 80000000U)
 8005bf8:	4f1a      	ldr	r7, [pc, #104]	; (8005c64 <HAL_RCC_ClockConfig+0x20c>)
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8005bfa:	f3c0 2006 	ubfx	r0, r0, #8, #7
 8005bfe:	fb01 f100 	mul.w	r1, r1, r0
  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8005c02:	68f0      	ldr	r0, [r6, #12]
 8005c04:	f3c0 6041 	ubfx	r0, r0, #25, #2
 8005c08:	3001      	adds	r0, #1
 8005c0a:	0040      	lsls	r0, r0, #1
  sysclockfreq = pllvco/pllr;
 8005c0c:	fbb1 f1f0 	udiv	r1, r1, r0
      if(pllfreq > 80000000U)
 8005c10:	42b9      	cmp	r1, r7
 8005c12:	d920      	bls.n	8005c56 <HAL_RCC_ClockConfig+0x1fe>
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8005c14:	68b1      	ldr	r1, [r6, #8]
 8005c16:	f011 0ff0 	tst.w	r1, #240	; 0xf0
 8005c1a:	d005      	beq.n	8005c28 <HAL_RCC_ClockConfig+0x1d0>
 8005c1c:	f013 0902 	ands.w	r9, r3, #2
 8005c20:	f43f af4b 	beq.w	8005aba <HAL_RCC_ClockConfig+0x62>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8005c24:	68a3      	ldr	r3, [r4, #8]
 8005c26:	b9b3      	cbnz	r3, 8005c56 <HAL_RCC_ClockConfig+0x1fe>
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8005c28:	490d      	ldr	r1, [pc, #52]	; (8005c60 <HAL_RCC_ClockConfig+0x208>)
 8005c2a:	688b      	ldr	r3, [r1, #8]
 8005c2c:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005c30:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005c34:	608b      	str	r3, [r1, #8]
          hpre = RCC_SYSCLK_DIV2;
 8005c36:	f04f 0980 	mov.w	r9, #128	; 0x80
 8005c3a:	e73e      	b.n	8005aba <HAL_RCC_ClockConfig+0x62>
    return HAL_ERROR;
 8005c3c:	2001      	movs	r0, #1
}
 8005c3e:	4770      	bx	lr
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8005c40:	4a07      	ldr	r2, [pc, #28]	; (8005c60 <HAL_RCC_ClockConfig+0x208>)
 8005c42:	6893      	ldr	r3, [r2, #8]
 8005c44:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005c48:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005c4c:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8005c4e:	6862      	ldr	r2, [r4, #4]
 8005c50:	f04f 0980 	mov.w	r9, #128	; 0x80
 8005c54:	e731      	b.n	8005aba <HAL_RCC_ClockConfig+0x62>
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8005c56:	f04f 0900 	mov.w	r9, #0
 8005c5a:	e72e      	b.n	8005aba <HAL_RCC_ClockConfig+0x62>
 8005c5c:	40022000 	.word	0x40022000
 8005c60:	40021000 	.word	0x40021000
 8005c64:	04c4b400 	.word	0x04c4b400
 8005c68:	080097b8 	.word	0x080097b8
 8005c6c:	20000534 	.word	0x20000534
 8005c70:	2000053c 	.word	0x2000053c
 8005c74:	007a1200 	.word	0x007a1200
 8005c78:	00f42400 	.word	0x00f42400

08005c7c <HAL_RCC_GetHCLKFreq>:
  return SystemCoreClock;
 8005c7c:	4b01      	ldr	r3, [pc, #4]	; (8005c84 <HAL_RCC_GetHCLKFreq+0x8>)
}
 8005c7e:	6818      	ldr	r0, [r3, #0]
 8005c80:	4770      	bx	lr
 8005c82:	bf00      	nop
 8005c84:	20000534 	.word	0x20000534

08005c88 <HAL_RCC_GetPCLK1Freq>:
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8005c88:	4b05      	ldr	r3, [pc, #20]	; (8005ca0 <HAL_RCC_GetPCLK1Freq+0x18>)
 8005c8a:	4a06      	ldr	r2, [pc, #24]	; (8005ca4 <HAL_RCC_GetPCLK1Freq+0x1c>)
 8005c8c:	689b      	ldr	r3, [r3, #8]
  return SystemCoreClock;
 8005c8e:	4906      	ldr	r1, [pc, #24]	; (8005ca8 <HAL_RCC_GetPCLK1Freq+0x20>)
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8005c90:	f3c3 2302 	ubfx	r3, r3, #8, #3
 8005c94:	6808      	ldr	r0, [r1, #0]
 8005c96:	5cd3      	ldrb	r3, [r2, r3]
 8005c98:	f003 031f 	and.w	r3, r3, #31
}
 8005c9c:	40d8      	lsrs	r0, r3
 8005c9e:	4770      	bx	lr
 8005ca0:	40021000 	.word	0x40021000
 8005ca4:	080097c8 	.word	0x080097c8
 8005ca8:	20000534 	.word	0x20000534

08005cac <HAL_RCC_GetPCLK2Freq>:
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8005cac:	4b05      	ldr	r3, [pc, #20]	; (8005cc4 <HAL_RCC_GetPCLK2Freq+0x18>)
 8005cae:	4a06      	ldr	r2, [pc, #24]	; (8005cc8 <HAL_RCC_GetPCLK2Freq+0x1c>)
 8005cb0:	689b      	ldr	r3, [r3, #8]
  return SystemCoreClock;
 8005cb2:	4906      	ldr	r1, [pc, #24]	; (8005ccc <HAL_RCC_GetPCLK2Freq+0x20>)
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8005cb4:	f3c3 23c2 	ubfx	r3, r3, #11, #3
 8005cb8:	6808      	ldr	r0, [r1, #0]
 8005cba:	5cd3      	ldrb	r3, [r2, r3]
 8005cbc:	f003 031f 	and.w	r3, r3, #31
}
 8005cc0:	40d8      	lsrs	r0, r3
 8005cc2:	4770      	bx	lr
 8005cc4:	40021000 	.word	0x40021000
 8005cc8:	080097c8 	.word	0x080097c8
 8005ccc:	20000534 	.word	0x20000534

08005cd0 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005cd0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8005cd4:	6803      	ldr	r3, [r0, #0]
{
 8005cd6:	4604      	mov	r4, r0
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8005cd8:	f413 2000 	ands.w	r0, r3, #524288	; 0x80000
{
 8005cdc:	b082      	sub	sp, #8
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8005cde:	d056      	beq.n	8005d8e <HAL_RCCEx_PeriphCLKConfig+0xbe>
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005ce0:	4b9f      	ldr	r3, [pc, #636]	; (8005f60 <HAL_RCCEx_PeriphCLKConfig+0x290>)
 8005ce2:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8005ce4:	00d5      	lsls	r5, r2, #3
 8005ce6:	f140 810c 	bpl.w	8005f02 <HAL_RCCEx_PeriphCLKConfig+0x232>
    FlagStatus       pwrclkchanged = RESET;
 8005cea:	2700      	movs	r7, #0
      __HAL_RCC_PWR_CLK_ENABLE();
      pwrclkchanged = SET;
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005cec:	4d9d      	ldr	r5, [pc, #628]	; (8005f64 <HAL_RCCEx_PeriphCLKConfig+0x294>)
 8005cee:	682b      	ldr	r3, [r5, #0]
 8005cf0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005cf4:	602b      	str	r3, [r5, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8005cf6:	f7fe f86b 	bl	8003dd0 <HAL_GetTick>
 8005cfa:	4606      	mov	r6, r0

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8005cfc:	e005      	b.n	8005d0a <HAL_RCCEx_PeriphCLKConfig+0x3a>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005cfe:	f7fe f867 	bl	8003dd0 <HAL_GetTick>
 8005d02:	1b83      	subs	r3, r0, r6
 8005d04:	2b02      	cmp	r3, #2
 8005d06:	f200 8107 	bhi.w	8005f18 <HAL_RCCEx_PeriphCLKConfig+0x248>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8005d0a:	682b      	ldr	r3, [r5, #0]
 8005d0c:	05d8      	lsls	r0, r3, #23
 8005d0e:	d5f6      	bpl.n	8005cfe <HAL_RCCEx_PeriphCLKConfig+0x2e>
    }

    if(ret == HAL_OK)
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8005d10:	4d93      	ldr	r5, [pc, #588]	; (8005f60 <HAL_RCCEx_PeriphCLKConfig+0x290>)
 8005d12:	f8d5 3090 	ldr.w	r3, [r5, #144]	; 0x90
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8005d16:	f413 7340 	ands.w	r3, r3, #768	; 0x300
 8005d1a:	d027      	beq.n	8005d6c <HAL_RCCEx_PeriphCLKConfig+0x9c>
 8005d1c:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8005d1e:	429a      	cmp	r2, r3
 8005d20:	d025      	beq.n	8005d6e <HAL_RCCEx_PeriphCLKConfig+0x9e>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8005d22:	f8d5 1090 	ldr.w	r1, [r5, #144]	; 0x90
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8005d26:	f8d5 3090 	ldr.w	r3, [r5, #144]	; 0x90
 8005d2a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005d2e:	f8c5 3090 	str.w	r3, [r5, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8005d32:	f8d5 3090 	ldr.w	r3, [r5, #144]	; 0x90
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8005d36:	f421 7040 	bic.w	r0, r1, #768	; 0x300
        __HAL_RCC_BACKUPRESET_RELEASE();
 8005d3a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8005d3e:	07c9      	lsls	r1, r1, #31
        __HAL_RCC_BACKUPRESET_RELEASE();
 8005d40:	f8c5 3090 	str.w	r3, [r5, #144]	; 0x90
        RCC->BDCR = tmpregister;
 8005d44:	f8c5 0090 	str.w	r0, [r5, #144]	; 0x90
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8005d48:	f140 8108 	bpl.w	8005f5c <HAL_RCCEx_PeriphCLKConfig+0x28c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005d4c:	f7fe f840 	bl	8003dd0 <HAL_GetTick>

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005d50:	f241 3888 	movw	r8, #5000	; 0x1388
        tickstart = HAL_GetTick();
 8005d54:	4606      	mov	r6, r0
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005d56:	e005      	b.n	8005d64 <HAL_RCCEx_PeriphCLKConfig+0x94>
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005d58:	f7fe f83a 	bl	8003dd0 <HAL_GetTick>
 8005d5c:	1b80      	subs	r0, r0, r6
 8005d5e:	4540      	cmp	r0, r8
 8005d60:	f200 80da 	bhi.w	8005f18 <HAL_RCCEx_PeriphCLKConfig+0x248>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005d64:	f8d5 3090 	ldr.w	r3, [r5, #144]	; 0x90
 8005d68:	079b      	lsls	r3, r3, #30
 8005d6a:	d5f5      	bpl.n	8005d58 <HAL_RCCEx_PeriphCLKConfig+0x88>
 8005d6c:	6c23      	ldr	r3, [r4, #64]	; 0x40
      }
      
      if(ret == HAL_OK)
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005d6e:	497c      	ldr	r1, [pc, #496]	; (8005f60 <HAL_RCCEx_PeriphCLKConfig+0x290>)
 8005d70:	f8d1 2090 	ldr.w	r2, [r1, #144]	; 0x90
 8005d74:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8005d78:	4313      	orrs	r3, r2
 8005d7a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8005d7e:	2000      	movs	r0, #0
      /* set overall return value */
      status = ret;
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8005d80:	b127      	cbz	r7, 8005d8c <HAL_RCCEx_PeriphCLKConfig+0xbc>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005d82:	4a77      	ldr	r2, [pc, #476]	; (8005f60 <HAL_RCCEx_PeriphCLKConfig+0x290>)
 8005d84:	6d93      	ldr	r3, [r2, #88]	; 0x58
 8005d86:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005d8a:	6593      	str	r3, [r2, #88]	; 0x58
 8005d8c:	6823      	ldr	r3, [r4, #0]
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8005d8e:	07de      	lsls	r6, r3, #31
 8005d90:	d508      	bpl.n	8005da4 <HAL_RCCEx_PeriphCLKConfig+0xd4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8005d92:	4973      	ldr	r1, [pc, #460]	; (8005f60 <HAL_RCCEx_PeriphCLKConfig+0x290>)
 8005d94:	6865      	ldr	r5, [r4, #4]
 8005d96:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8005d9a:	f022 0203 	bic.w	r2, r2, #3
 8005d9e:	432a      	orrs	r2, r5
 8005da0:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8005da4:	079d      	lsls	r5, r3, #30
 8005da6:	d508      	bpl.n	8005dba <HAL_RCCEx_PeriphCLKConfig+0xea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8005da8:	496d      	ldr	r1, [pc, #436]	; (8005f60 <HAL_RCCEx_PeriphCLKConfig+0x290>)
 8005daa:	68a5      	ldr	r5, [r4, #8]
 8005dac:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8005db0:	f022 020c 	bic.w	r2, r2, #12
 8005db4:	432a      	orrs	r2, r5
 8005db6:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8005dba:	0759      	lsls	r1, r3, #29
 8005dbc:	d508      	bpl.n	8005dd0 <HAL_RCCEx_PeriphCLKConfig+0x100>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8005dbe:	4968      	ldr	r1, [pc, #416]	; (8005f60 <HAL_RCCEx_PeriphCLKConfig+0x290>)
 8005dc0:	68e5      	ldr	r5, [r4, #12]
 8005dc2:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8005dc6:	f022 0230 	bic.w	r2, r2, #48	; 0x30
 8005dca:	432a      	orrs	r2, r5
 8005dcc:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  }

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8005dd0:	071a      	lsls	r2, r3, #28
 8005dd2:	d508      	bpl.n	8005de6 <HAL_RCCEx_PeriphCLKConfig+0x116>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8005dd4:	4962      	ldr	r1, [pc, #392]	; (8005f60 <HAL_RCCEx_PeriphCLKConfig+0x290>)
 8005dd6:	6925      	ldr	r5, [r4, #16]
 8005dd8:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8005ddc:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 8005de0:	432a      	orrs	r2, r5
 8005de2:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8005de6:	069f      	lsls	r7, r3, #26
 8005de8:	d508      	bpl.n	8005dfc <HAL_RCCEx_PeriphCLKConfig+0x12c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8005dea:	495d      	ldr	r1, [pc, #372]	; (8005f60 <HAL_RCCEx_PeriphCLKConfig+0x290>)
 8005dec:	6965      	ldr	r5, [r4, #20]
 8005dee:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8005df2:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8005df6:	432a      	orrs	r2, r5
 8005df8:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8005dfc:	065e      	lsls	r6, r3, #25
 8005dfe:	d508      	bpl.n	8005e12 <HAL_RCCEx_PeriphCLKConfig+0x142>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8005e00:	4957      	ldr	r1, [pc, #348]	; (8005f60 <HAL_RCCEx_PeriphCLKConfig+0x290>)
 8005e02:	69a5      	ldr	r5, [r4, #24]
 8005e04:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8005e08:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 8005e0c:	432a      	orrs	r2, r5
 8005e0e:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8005e12:	061d      	lsls	r5, r3, #24
 8005e14:	d508      	bpl.n	8005e28 <HAL_RCCEx_PeriphCLKConfig+0x158>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8005e16:	4952      	ldr	r1, [pc, #328]	; (8005f60 <HAL_RCCEx_PeriphCLKConfig+0x290>)
 8005e18:	69e5      	ldr	r5, [r4, #28]
 8005e1a:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8005e1e:	f422 4240 	bic.w	r2, r2, #49152	; 0xc000
 8005e22:	432a      	orrs	r2, r5
 8005e24:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8005e28:	05d9      	lsls	r1, r3, #23
 8005e2a:	d508      	bpl.n	8005e3e <HAL_RCCEx_PeriphCLKConfig+0x16e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8005e2c:	494c      	ldr	r1, [pc, #304]	; (8005f60 <HAL_RCCEx_PeriphCLKConfig+0x290>)
 8005e2e:	6a25      	ldr	r5, [r4, #32]
 8005e30:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8005e34:	f422 3240 	bic.w	r2, r2, #196608	; 0x30000
 8005e38:	432a      	orrs	r2, r5
 8005e3a:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8005e3e:	059a      	lsls	r2, r3, #22
 8005e40:	d508      	bpl.n	8005e54 <HAL_RCCEx_PeriphCLKConfig+0x184>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8005e42:	4947      	ldr	r1, [pc, #284]	; (8005f60 <HAL_RCCEx_PeriphCLKConfig+0x290>)
 8005e44:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8005e46:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8005e4a:	f422 2240 	bic.w	r2, r2, #786432	; 0xc0000
 8005e4e:	432a      	orrs	r2, r5
 8005e50:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8005e54:	055f      	lsls	r7, r3, #21
 8005e56:	d50b      	bpl.n	8005e70 <HAL_RCCEx_PeriphCLKConfig+0x1a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8005e58:	4941      	ldr	r1, [pc, #260]	; (8005f60 <HAL_RCCEx_PeriphCLKConfig+0x290>)
 8005e5a:	6aa5      	ldr	r5, [r4, #40]	; 0x28
 8005e5c:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8005e60:	f422 1240 	bic.w	r2, r2, #3145728	; 0x300000
 8005e64:	432a      	orrs	r2, r5
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8005e66:	f5b5 1f80 	cmp.w	r5, #1048576	; 0x100000
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8005e6a:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8005e6e:	d055      	beq.n	8005f1c <HAL_RCCEx_PeriphCLKConfig+0x24c>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
    }
  }

  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8005e70:	051e      	lsls	r6, r3, #20
 8005e72:	d50b      	bpl.n	8005e8c <HAL_RCCEx_PeriphCLKConfig+0x1bc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8005e74:	493a      	ldr	r1, [pc, #232]	; (8005f60 <HAL_RCCEx_PeriphCLKConfig+0x290>)
 8005e76:	6ae5      	ldr	r5, [r4, #44]	; 0x2c
 8005e78:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8005e7c:	f422 0240 	bic.w	r2, r2, #12582912	; 0xc00000
 8005e80:	432a      	orrs	r2, r5
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 8005e82:	f5b5 0f80 	cmp.w	r5, #4194304	; 0x400000
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8005e86:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 8005e8a:	d04c      	beq.n	8005f26 <HAL_RCCEx_PeriphCLKConfig+0x256>
    }
  }

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8005e8c:	04dd      	lsls	r5, r3, #19
 8005e8e:	d50b      	bpl.n	8005ea8 <HAL_RCCEx_PeriphCLKConfig+0x1d8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8005e90:	4933      	ldr	r1, [pc, #204]	; (8005f60 <HAL_RCCEx_PeriphCLKConfig+0x290>)
 8005e92:	6b25      	ldr	r5, [r4, #48]	; 0x30
 8005e94:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8005e98:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8005e9c:	432a      	orrs	r2, r5
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8005e9e:	f1b5 7f80 	cmp.w	r5, #16777216	; 0x1000000
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8005ea2:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8005ea6:	d043      	beq.n	8005f30 <HAL_RCCEx_PeriphCLKConfig+0x260>
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8005ea8:	0499      	lsls	r1, r3, #18
 8005eaa:	d50b      	bpl.n	8005ec4 <HAL_RCCEx_PeriphCLKConfig+0x1f4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8005eac:	492c      	ldr	r1, [pc, #176]	; (8005f60 <HAL_RCCEx_PeriphCLKConfig+0x290>)
 8005eae:	6b65      	ldr	r5, [r4, #52]	; 0x34
 8005eb0:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8005eb4:	f022 6240 	bic.w	r2, r2, #201326592	; 0xc000000
 8005eb8:	432a      	orrs	r2, r5

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8005eba:	f1b5 6f00 	cmp.w	r5, #134217728	; 0x8000000
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8005ebe:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8005ec2:	d03a      	beq.n	8005f3a <HAL_RCCEx_PeriphCLKConfig+0x26a>
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8005ec4:	045a      	lsls	r2, r3, #17
 8005ec6:	d50b      	bpl.n	8005ee0 <HAL_RCCEx_PeriphCLKConfig+0x210>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8005ec8:	4925      	ldr	r1, [pc, #148]	; (8005f60 <HAL_RCCEx_PeriphCLKConfig+0x290>)
 8005eca:	6ba5      	ldr	r5, [r4, #56]	; 0x38
 8005ecc:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8005ed0:	f022 6240 	bic.w	r2, r2, #201326592	; 0xc000000
 8005ed4:	432a      	orrs	r2, r5

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8005ed6:	f1b5 6f00 	cmp.w	r5, #134217728	; 0x8000000
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8005eda:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8005ede:	d031      	beq.n	8005f44 <HAL_RCCEx_PeriphCLKConfig+0x274>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8005ee0:	041b      	lsls	r3, r3, #16
 8005ee2:	d50b      	bpl.n	8005efc <HAL_RCCEx_PeriphCLKConfig+0x22c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8005ee4:	4a1e      	ldr	r2, [pc, #120]	; (8005f60 <HAL_RCCEx_PeriphCLKConfig+0x290>)
 8005ee6:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 8005ee8:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8005eec:	f023 5340 	bic.w	r3, r3, #805306368	; 0x30000000
 8005ef0:	430b      	orrs	r3, r1
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 8005ef2:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8005ef6:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 8005efa:	d028      	beq.n	8005f4e <HAL_RCCEx_PeriphCLKConfig+0x27e>
  }

#endif /* QUADSPI */

  return status;
}
 8005efc:	b002      	add	sp, #8
 8005efe:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      __HAL_RCC_PWR_CLK_ENABLE();
 8005f02:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8005f04:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8005f08:	659a      	str	r2, [r3, #88]	; 0x58
 8005f0a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005f0c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005f10:	9301      	str	r3, [sp, #4]
 8005f12:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8005f14:	2701      	movs	r7, #1
 8005f16:	e6e9      	b.n	8005cec <HAL_RCCEx_PeriphCLKConfig+0x1c>
        ret = HAL_TIMEOUT;
 8005f18:	2003      	movs	r0, #3
 8005f1a:	e731      	b.n	8005d80 <HAL_RCCEx_PeriphCLKConfig+0xb0>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005f1c:	68ca      	ldr	r2, [r1, #12]
 8005f1e:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8005f22:	60ca      	str	r2, [r1, #12]
 8005f24:	e7a4      	b.n	8005e70 <HAL_RCCEx_PeriphCLKConfig+0x1a0>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005f26:	68ca      	ldr	r2, [r1, #12]
 8005f28:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8005f2c:	60ca      	str	r2, [r1, #12]
 8005f2e:	e7ad      	b.n	8005e8c <HAL_RCCEx_PeriphCLKConfig+0x1bc>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005f30:	68ca      	ldr	r2, [r1, #12]
 8005f32:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8005f36:	60ca      	str	r2, [r1, #12]
 8005f38:	e7b6      	b.n	8005ea8 <HAL_RCCEx_PeriphCLKConfig+0x1d8>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005f3a:	68ca      	ldr	r2, [r1, #12]
 8005f3c:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8005f40:	60ca      	str	r2, [r1, #12]
 8005f42:	e7bf      	b.n	8005ec4 <HAL_RCCEx_PeriphCLKConfig+0x1f4>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005f44:	68ca      	ldr	r2, [r1, #12]
 8005f46:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8005f4a:	60ca      	str	r2, [r1, #12]
 8005f4c:	e7c8      	b.n	8005ee0 <HAL_RCCEx_PeriphCLKConfig+0x210>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8005f4e:	68d3      	ldr	r3, [r2, #12]
 8005f50:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005f54:	60d3      	str	r3, [r2, #12]
}
 8005f56:	b002      	add	sp, #8
 8005f58:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005f5c:	4613      	mov	r3, r2
 8005f5e:	e706      	b.n	8005d6e <HAL_RCCEx_PeriphCLKConfig+0x9e>
 8005f60:	40021000 	.word	0x40021000
 8005f64:	40007000 	.word	0x40007000

08005f68 <TIM_OC1_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005f68:	6a03      	ldr	r3, [r0, #32]
 8005f6a:	f023 0301 	bic.w	r3, r3, #1
 8005f6e:	6203      	str	r3, [r0, #32]
{
 8005f70:	b4f0      	push	{r4, r5, r6, r7}

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005f72:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005f74:	6846      	ldr	r6, [r0, #4]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005f76:	6982      	ldr	r2, [r0, #24]
  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005f78:	4f18      	ldr	r7, [pc, #96]	; (8005fdc <TIM_OC1_SetConfig+0x74>)
  tmpccer |= OC_Config->OCPolarity;
 8005f7a:	688d      	ldr	r5, [r1, #8]
  tmpccmrx |= OC_Config->OCMode;
 8005f7c:	680c      	ldr	r4, [r1, #0]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005f7e:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
  tmpccer &= ~TIM_CCER_CC1P;
 8005f82:	f023 0302 	bic.w	r3, r3, #2
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005f86:	f022 0273 	bic.w	r2, r2, #115	; 0x73
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005f8a:	42b8      	cmp	r0, r7
  tmpccer |= OC_Config->OCPolarity;
 8005f8c:	ea43 0305 	orr.w	r3, r3, r5
  tmpccmrx |= OC_Config->OCMode;
 8005f90:	ea42 0204 	orr.w	r2, r2, r4
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005f94:	d00e      	beq.n	8005fb4 <TIM_OC1_SetConfig+0x4c>
 8005f96:	4c12      	ldr	r4, [pc, #72]	; (8005fe0 <TIM_OC1_SetConfig+0x78>)
 8005f98:	42a0      	cmp	r0, r4
 8005f9a:	d00b      	beq.n	8005fb4 <TIM_OC1_SetConfig+0x4c>
 8005f9c:	f504 6440 	add.w	r4, r4, #3072	; 0xc00
 8005fa0:	42a0      	cmp	r0, r4
 8005fa2:	d007      	beq.n	8005fb4 <TIM_OC1_SetConfig+0x4c>
 8005fa4:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 8005fa8:	42a0      	cmp	r0, r4
 8005faa:	d003      	beq.n	8005fb4 <TIM_OC1_SetConfig+0x4c>
 8005fac:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 8005fb0:	42a0      	cmp	r0, r4
 8005fb2:	d10b      	bne.n	8005fcc <TIM_OC1_SetConfig+0x64>
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8005fb4:	68cc      	ldr	r4, [r1, #12]
    tmpccer &= ~TIM_CCER_CC1NP;
 8005fb6:	f023 0308 	bic.w	r3, r3, #8
    tmpccer |= OC_Config->OCNPolarity;
 8005fba:	4323      	orrs	r3, r4
    tmpcr2 &= ~TIM_CR2_OIS1;
    tmpcr2 &= ~TIM_CR2_OIS1N;
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005fbc:	e9d1 4505 	ldrd	r4, r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8005fc0:	f426 7640 	bic.w	r6, r6, #768	; 0x300
    tmpcr2 |= OC_Config->OCNIdleState;
 8005fc4:	432c      	orrs	r4, r5
    tmpccer &= ~TIM_CCER_CC1NE;
 8005fc6:	f023 0304 	bic.w	r3, r3, #4
    tmpcr2 |= OC_Config->OCNIdleState;
 8005fca:	4326      	orrs	r6, r4

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8005fcc:	6849      	ldr	r1, [r1, #4]
  TIMx->CR2 = tmpcr2;
 8005fce:	6046      	str	r6, [r0, #4]
  TIMx->CCMR1 = tmpccmrx;
 8005fd0:	6182      	str	r2, [r0, #24]

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
}
 8005fd2:	bcf0      	pop	{r4, r5, r6, r7}
  TIMx->CCR1 = OC_Config->Pulse;
 8005fd4:	6341      	str	r1, [r0, #52]	; 0x34
  TIMx->CCER = tmpccer;
 8005fd6:	6203      	str	r3, [r0, #32]
}
 8005fd8:	4770      	bx	lr
 8005fda:	bf00      	nop
 8005fdc:	40012c00 	.word	0x40012c00
 8005fe0:	40013400 	.word	0x40013400

08005fe4 <TIM_OC3_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005fe4:	6a03      	ldr	r3, [r0, #32]
 8005fe6:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005fea:	6203      	str	r3, [r0, #32]
{
 8005fec:	b4f0      	push	{r4, r5, r6, r7}

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005fee:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005ff0:	6846      	ldr	r6, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005ff2:	69c2      	ldr	r2, [r0, #28]
  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8005ff4:	4f19      	ldr	r7, [pc, #100]	; (800605c <TIM_OC3_SetConfig+0x78>)
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005ff6:	688d      	ldr	r5, [r1, #8]
  tmpccmrx |= OC_Config->OCMode;
 8005ff8:	680c      	ldr	r4, [r1, #0]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005ffa:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
  tmpccer &= ~TIM_CCER_CC3P;
 8005ffe:	f423 7300 	bic.w	r3, r3, #512	; 0x200
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8006002:	f022 0273 	bic.w	r2, r2, #115	; 0x73
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8006006:	42b8      	cmp	r0, r7
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8006008:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
  tmpccmrx |= OC_Config->OCMode;
 800600c:	ea42 0204 	orr.w	r2, r2, r4
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8006010:	d00f      	beq.n	8006032 <TIM_OC3_SetConfig+0x4e>
 8006012:	4c13      	ldr	r4, [pc, #76]	; (8006060 <TIM_OC3_SetConfig+0x7c>)
 8006014:	42a0      	cmp	r0, r4
 8006016:	d00c      	beq.n	8006032 <TIM_OC3_SetConfig+0x4e>
    tmpccer |= (OC_Config->OCNPolarity << 8U);
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006018:	f504 6440 	add.w	r4, r4, #3072	; 0xc00
 800601c:	42a0      	cmp	r0, r4
 800601e:	d00f      	beq.n	8006040 <TIM_OC3_SetConfig+0x5c>
 8006020:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 8006024:	42a0      	cmp	r0, r4
 8006026:	d00b      	beq.n	8006040 <TIM_OC3_SetConfig+0x5c>
 8006028:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 800602c:	42a0      	cmp	r0, r4
 800602e:	d10e      	bne.n	800604e <TIM_OC3_SetConfig+0x6a>
 8006030:	e006      	b.n	8006040 <TIM_OC3_SetConfig+0x5c>
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8006032:	68cc      	ldr	r4, [r1, #12]
    tmpccer &= ~TIM_CCER_CC3NP;
 8006034:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8006038:	ea43 2304 	orr.w	r3, r3, r4, lsl #8
    tmpccer &= ~TIM_CCER_CC3NE;
 800603c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
    tmpcr2 &= ~TIM_CR2_OIS3;
    tmpcr2 &= ~TIM_CR2_OIS3N;
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8006040:	e9d1 4505 	ldrd	r4, r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8006044:	f426 5640 	bic.w	r6, r6, #12288	; 0x3000
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8006048:	432c      	orrs	r4, r5
 800604a:	ea46 1604 	orr.w	r6, r6, r4, lsl #4

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800604e:	6849      	ldr	r1, [r1, #4]
  TIMx->CR2 = tmpcr2;
 8006050:	6046      	str	r6, [r0, #4]
  TIMx->CCMR2 = tmpccmrx;
 8006052:	61c2      	str	r2, [r0, #28]

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
}
 8006054:	bcf0      	pop	{r4, r5, r6, r7}
  TIMx->CCR3 = OC_Config->Pulse;
 8006056:	63c1      	str	r1, [r0, #60]	; 0x3c
  TIMx->CCER = tmpccer;
 8006058:	6203      	str	r3, [r0, #32]
}
 800605a:	4770      	bx	lr
 800605c:	40012c00 	.word	0x40012c00
 8006060:	40013400 	.word	0x40013400

08006064 <TIM_OC4_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006064:	6a03      	ldr	r3, [r0, #32]
 8006066:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800606a:	6203      	str	r3, [r0, #32]
{
 800606c:	b4f0      	push	{r4, r5, r6, r7}

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800606e:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006070:	6846      	ldr	r6, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006072:	69c2      	ldr	r2, [r0, #28]
  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 8006074:	4f19      	ldr	r7, [pc, #100]	; (80060dc <TIM_OC4_SetConfig+0x78>)
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006076:	688d      	ldr	r5, [r1, #8]
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006078:	680c      	ldr	r4, [r1, #0]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800607a:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
  tmpccer &= ~TIM_CCER_CC4P;
 800607e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8006082:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 8006086:	42b8      	cmp	r0, r7
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006088:	ea43 3305 	orr.w	r3, r3, r5, lsl #12
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800608c:	ea42 2204 	orr.w	r2, r2, r4, lsl #8
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 8006090:	d00f      	beq.n	80060b2 <TIM_OC4_SetConfig+0x4e>
 8006092:	4c13      	ldr	r4, [pc, #76]	; (80060e0 <TIM_OC4_SetConfig+0x7c>)
 8006094:	42a0      	cmp	r0, r4
 8006096:	d00c      	beq.n	80060b2 <TIM_OC4_SetConfig+0x4e>
    tmpccer |= (OC_Config->OCNPolarity << 12U);
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006098:	f504 6440 	add.w	r4, r4, #3072	; 0xc00
 800609c:	42a0      	cmp	r0, r4
 800609e:	d00f      	beq.n	80060c0 <TIM_OC4_SetConfig+0x5c>
 80060a0:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 80060a4:	42a0      	cmp	r0, r4
 80060a6:	d00b      	beq.n	80060c0 <TIM_OC4_SetConfig+0x5c>
 80060a8:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 80060ac:	42a0      	cmp	r0, r4
 80060ae:	d10e      	bne.n	80060ce <TIM_OC4_SetConfig+0x6a>
 80060b0:	e006      	b.n	80060c0 <TIM_OC4_SetConfig+0x5c>
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 80060b2:	68cc      	ldr	r4, [r1, #12]
    tmpccer &= ~TIM_CCER_CC4NP;
 80060b4:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 80060b8:	ea43 3304 	orr.w	r3, r3, r4, lsl #12
    tmpccer &= ~TIM_CCER_CC4NE;
 80060bc:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
    tmpcr2 &= ~TIM_CR2_OIS4N;

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 80060c0:	e9d1 4505 	ldrd	r4, r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS4N;
 80060c4:	f426 4640 	bic.w	r6, r6, #49152	; 0xc000
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 80060c8:	432c      	orrs	r4, r5
 80060ca:	ea46 1684 	orr.w	r6, r6, r4, lsl #6

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80060ce:	6849      	ldr	r1, [r1, #4]
  TIMx->CR2 = tmpcr2;
 80060d0:	6046      	str	r6, [r0, #4]
  TIMx->CCMR2 = tmpccmrx;
 80060d2:	61c2      	str	r2, [r0, #28]

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
}
 80060d4:	bcf0      	pop	{r4, r5, r6, r7}
  TIMx->CCR4 = OC_Config->Pulse;
 80060d6:	6401      	str	r1, [r0, #64]	; 0x40
  TIMx->CCER = tmpccer;
 80060d8:	6203      	str	r3, [r0, #32]
}
 80060da:	4770      	bx	lr
 80060dc:	40012c00 	.word	0x40012c00
 80060e0:	40013400 	.word	0x40013400

080060e4 <HAL_TIM_Base_Init>:
  if (htim == NULL)
 80060e4:	2800      	cmp	r0, #0
 80060e6:	d07d      	beq.n	80061e4 <HAL_TIM_Base_Init+0x100>
{
 80060e8:	b538      	push	{r3, r4, r5, lr}
  if (htim->State == HAL_TIM_STATE_RESET)
 80060ea:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 80060ee:	4604      	mov	r4, r0
 80060f0:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 80060f4:	2b00      	cmp	r3, #0
 80060f6:	d06d      	beq.n	80061d4 <HAL_TIM_Base_Init+0xf0>
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80060f8:	6821      	ldr	r1, [r4, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80060fa:	4a3b      	ldr	r2, [pc, #236]	; (80061e8 <HAL_TIM_Base_Init+0x104>)
  htim->State = HAL_TIM_STATE_BUSY;
 80060fc:	2302      	movs	r3, #2
 80060fe:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006102:	4291      	cmp	r1, r2
  tmpcr1 = TIMx->CR1;
 8006104:	680b      	ldr	r3, [r1, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006106:	d051      	beq.n	80061ac <HAL_TIM_Base_Init+0xc8>
 8006108:	f1b1 4f80 	cmp.w	r1, #1073741824	; 0x40000000
 800610c:	d021      	beq.n	8006152 <HAL_TIM_Base_Init+0x6e>
 800610e:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 8006112:	4291      	cmp	r1, r2
 8006114:	d01d      	beq.n	8006152 <HAL_TIM_Base_Init+0x6e>
 8006116:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800611a:	4291      	cmp	r1, r2
 800611c:	d019      	beq.n	8006152 <HAL_TIM_Base_Init+0x6e>
 800611e:	f502 3296 	add.w	r2, r2, #76800	; 0x12c00
 8006122:	4291      	cmp	r1, r2
 8006124:	d042      	beq.n	80061ac <HAL_TIM_Base_Init+0xc8>
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006126:	f502 6240 	add.w	r2, r2, #3072	; 0xc00
 800612a:	4291      	cmp	r1, r2
 800612c:	d057      	beq.n	80061de <HAL_TIM_Base_Init+0xfa>
 800612e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8006132:	4291      	cmp	r1, r2
 8006134:	d053      	beq.n	80061de <HAL_TIM_Base_Init+0xfa>
 8006136:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800613a:	4291      	cmp	r1, r2
 800613c:	d04f      	beq.n	80061de <HAL_TIM_Base_Init+0xfa>
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800613e:	69a5      	ldr	r5, [r4, #24]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006140:	68e0      	ldr	r0, [r4, #12]
  TIMx->PSC = Structure->Prescaler;
 8006142:	6862      	ldr	r2, [r4, #4]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006144:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006148:	432b      	orrs	r3, r5
  TIMx->CR1 = tmpcr1;
 800614a:	600b      	str	r3, [r1, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 800614c:	62c8      	str	r0, [r1, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 800614e:	628a      	str	r2, [r1, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006150:	e010      	b.n	8006174 <HAL_TIM_Base_Init+0x90>
    tmpcr1 |= Structure->CounterMode;
 8006152:	68a2      	ldr	r2, [r4, #8]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006154:	6925      	ldr	r5, [r4, #16]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006156:	68e0      	ldr	r0, [r4, #12]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006158:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 800615c:	4313      	orrs	r3, r2
    tmpcr1 &= ~TIM_CR1_CKD;
 800615e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006162:	69a2      	ldr	r2, [r4, #24]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006164:	432b      	orrs	r3, r5
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006166:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800616a:	4313      	orrs	r3, r2
  TIMx->PSC = Structure->Prescaler;
 800616c:	6862      	ldr	r2, [r4, #4]
  TIMx->CR1 = tmpcr1;
 800616e:	600b      	str	r3, [r1, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006170:	62c8      	str	r0, [r1, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 8006172:	628a      	str	r2, [r1, #40]	; 0x28
  TIMx->EGR = TIM_EGR_UG;
 8006174:	2301      	movs	r3, #1
 8006176:	614b      	str	r3, [r1, #20]
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006178:	f884 3048 	strb.w	r3, [r4, #72]	; 0x48
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800617c:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
 8006180:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
 8006184:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 8006188:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
 800618c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006190:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006194:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
 8006198:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800619c:	f884 3046 	strb.w	r3, [r4, #70]	; 0x46
 80061a0:	f884 3047 	strb.w	r3, [r4, #71]	; 0x47
  htim->State = HAL_TIM_STATE_READY;
 80061a4:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 80061a8:	2000      	movs	r0, #0
}
 80061aa:	bd38      	pop	{r3, r4, r5, pc}
    tmpcr1 |= Structure->CounterMode;
 80061ac:	68a5      	ldr	r5, [r4, #8]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80061ae:	6920      	ldr	r0, [r4, #16]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80061b0:	69a2      	ldr	r2, [r4, #24]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80061b2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 80061b6:	432b      	orrs	r3, r5
    tmpcr1 &= ~TIM_CR1_CKD;
 80061b8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80061bc:	4303      	orrs	r3, r0
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80061be:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80061c2:	4313      	orrs	r3, r2
  TIMx->CR1 = tmpcr1;
 80061c4:	600b      	str	r3, [r1, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 80061c6:	68e3      	ldr	r3, [r4, #12]
 80061c8:	62cb      	str	r3, [r1, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 80061ca:	6863      	ldr	r3, [r4, #4]
 80061cc:	628b      	str	r3, [r1, #40]	; 0x28
    TIMx->RCR = Structure->RepetitionCounter;
 80061ce:	6963      	ldr	r3, [r4, #20]
 80061d0:	630b      	str	r3, [r1, #48]	; 0x30
 80061d2:	e7cf      	b.n	8006174 <HAL_TIM_Base_Init+0x90>
    htim->Lock = HAL_UNLOCKED;
 80061d4:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_Base_MspInit(htim);
 80061d8:	f7fd fb0c 	bl	80037f4 <HAL_TIM_Base_MspInit>
 80061dc:	e78c      	b.n	80060f8 <HAL_TIM_Base_Init+0x14>
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80061de:	6920      	ldr	r0, [r4, #16]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80061e0:	69a2      	ldr	r2, [r4, #24]
 80061e2:	e7e9      	b.n	80061b8 <HAL_TIM_Base_Init+0xd4>
    return HAL_ERROR;
 80061e4:	2001      	movs	r0, #1
}
 80061e6:	4770      	bx	lr
 80061e8:	40012c00 	.word	0x40012c00

080061ec <HAL_TIM_PWM_MspInit>:
 80061ec:	4770      	bx	lr
 80061ee:	bf00      	nop

080061f0 <HAL_TIM_PWM_Init>:
  if (htim == NULL)
 80061f0:	2800      	cmp	r0, #0
 80061f2:	d07d      	beq.n	80062f0 <HAL_TIM_PWM_Init+0x100>
{
 80061f4:	b538      	push	{r3, r4, r5, lr}
  if (htim->State == HAL_TIM_STATE_RESET)
 80061f6:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 80061fa:	4604      	mov	r4, r0
 80061fc:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8006200:	2b00      	cmp	r3, #0
 8006202:	d06d      	beq.n	80062e0 <HAL_TIM_PWM_Init+0xf0>
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006204:	6821      	ldr	r1, [r4, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006206:	4a3b      	ldr	r2, [pc, #236]	; (80062f4 <HAL_TIM_PWM_Init+0x104>)
  htim->State = HAL_TIM_STATE_BUSY;
 8006208:	2302      	movs	r3, #2
 800620a:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800620e:	4291      	cmp	r1, r2
  tmpcr1 = TIMx->CR1;
 8006210:	680b      	ldr	r3, [r1, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006212:	d051      	beq.n	80062b8 <HAL_TIM_PWM_Init+0xc8>
 8006214:	f1b1 4f80 	cmp.w	r1, #1073741824	; 0x40000000
 8006218:	d021      	beq.n	800625e <HAL_TIM_PWM_Init+0x6e>
 800621a:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 800621e:	4291      	cmp	r1, r2
 8006220:	d01d      	beq.n	800625e <HAL_TIM_PWM_Init+0x6e>
 8006222:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8006226:	4291      	cmp	r1, r2
 8006228:	d019      	beq.n	800625e <HAL_TIM_PWM_Init+0x6e>
 800622a:	f502 3296 	add.w	r2, r2, #76800	; 0x12c00
 800622e:	4291      	cmp	r1, r2
 8006230:	d042      	beq.n	80062b8 <HAL_TIM_PWM_Init+0xc8>
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006232:	f502 6240 	add.w	r2, r2, #3072	; 0xc00
 8006236:	4291      	cmp	r1, r2
 8006238:	d057      	beq.n	80062ea <HAL_TIM_PWM_Init+0xfa>
 800623a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800623e:	4291      	cmp	r1, r2
 8006240:	d053      	beq.n	80062ea <HAL_TIM_PWM_Init+0xfa>
 8006242:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8006246:	4291      	cmp	r1, r2
 8006248:	d04f      	beq.n	80062ea <HAL_TIM_PWM_Init+0xfa>
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800624a:	69a5      	ldr	r5, [r4, #24]
  TIMx->ARR = (uint32_t)Structure->Period ;
 800624c:	68e0      	ldr	r0, [r4, #12]
  TIMx->PSC = Structure->Prescaler;
 800624e:	6862      	ldr	r2, [r4, #4]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006250:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006254:	432b      	orrs	r3, r5
  TIMx->CR1 = tmpcr1;
 8006256:	600b      	str	r3, [r1, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006258:	62c8      	str	r0, [r1, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 800625a:	628a      	str	r2, [r1, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800625c:	e010      	b.n	8006280 <HAL_TIM_PWM_Init+0x90>
    tmpcr1 |= Structure->CounterMode;
 800625e:	68a2      	ldr	r2, [r4, #8]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006260:	6925      	ldr	r5, [r4, #16]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006262:	68e0      	ldr	r0, [r4, #12]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006264:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8006268:	4313      	orrs	r3, r2
    tmpcr1 &= ~TIM_CR1_CKD;
 800626a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800626e:	69a2      	ldr	r2, [r4, #24]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006270:	432b      	orrs	r3, r5
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006272:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006276:	4313      	orrs	r3, r2
  TIMx->PSC = Structure->Prescaler;
 8006278:	6862      	ldr	r2, [r4, #4]
  TIMx->CR1 = tmpcr1;
 800627a:	600b      	str	r3, [r1, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 800627c:	62c8      	str	r0, [r1, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 800627e:	628a      	str	r2, [r1, #40]	; 0x28
  TIMx->EGR = TIM_EGR_UG;
 8006280:	2301      	movs	r3, #1
 8006282:	614b      	str	r3, [r1, #20]
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006284:	f884 3048 	strb.w	r3, [r4, #72]	; 0x48
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006288:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
 800628c:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
 8006290:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 8006294:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
 8006298:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800629c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80062a0:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
 80062a4:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80062a8:	f884 3046 	strb.w	r3, [r4, #70]	; 0x46
 80062ac:	f884 3047 	strb.w	r3, [r4, #71]	; 0x47
  htim->State = HAL_TIM_STATE_READY;
 80062b0:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 80062b4:	2000      	movs	r0, #0
}
 80062b6:	bd38      	pop	{r3, r4, r5, pc}
    tmpcr1 |= Structure->CounterMode;
 80062b8:	68a5      	ldr	r5, [r4, #8]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80062ba:	6920      	ldr	r0, [r4, #16]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80062bc:	69a2      	ldr	r2, [r4, #24]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80062be:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 80062c2:	432b      	orrs	r3, r5
    tmpcr1 &= ~TIM_CR1_CKD;
 80062c4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80062c8:	4303      	orrs	r3, r0
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80062ca:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80062ce:	4313      	orrs	r3, r2
  TIMx->CR1 = tmpcr1;
 80062d0:	600b      	str	r3, [r1, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 80062d2:	68e3      	ldr	r3, [r4, #12]
 80062d4:	62cb      	str	r3, [r1, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 80062d6:	6863      	ldr	r3, [r4, #4]
 80062d8:	628b      	str	r3, [r1, #40]	; 0x28
    TIMx->RCR = Structure->RepetitionCounter;
 80062da:	6963      	ldr	r3, [r4, #20]
 80062dc:	630b      	str	r3, [r1, #48]	; 0x30
 80062de:	e7cf      	b.n	8006280 <HAL_TIM_PWM_Init+0x90>
    htim->Lock = HAL_UNLOCKED;
 80062e0:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_PWM_MspInit(htim);
 80062e4:	f7ff ff82 	bl	80061ec <HAL_TIM_PWM_MspInit>
 80062e8:	e78c      	b.n	8006204 <HAL_TIM_PWM_Init+0x14>
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80062ea:	6920      	ldr	r0, [r4, #16]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80062ec:	69a2      	ldr	r2, [r4, #24]
 80062ee:	e7e9      	b.n	80062c4 <HAL_TIM_PWM_Init+0xd4>
    return HAL_ERROR;
 80062f0:	2001      	movs	r0, #1
}
 80062f2:	4770      	bx	lr
 80062f4:	40012c00 	.word	0x40012c00

080062f8 <HAL_TIM_ConfigClockSource>:
  __HAL_LOCK(htim);
 80062f8:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 80062fc:	2b01      	cmp	r3, #1
 80062fe:	f000 8089 	beq.w	8006414 <HAL_TIM_ConfigClockSource+0x11c>
 8006302:	4602      	mov	r2, r0
{
 8006304:	b4f0      	push	{r4, r5, r6, r7}
  htim->State = HAL_TIM_STATE_BUSY;
 8006306:	2302      	movs	r3, #2
  tmpsmcr = htim->Instance->SMCR;
 8006308:	6814      	ldr	r4, [r2, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 800630a:	f882 303d 	strb.w	r3, [r2, #61]	; 0x3d
  __HAL_LOCK(htim);
 800630e:	2001      	movs	r0, #1
 8006310:	f882 003c 	strb.w	r0, [r2, #60]	; 0x3c
  tmpsmcr = htim->Instance->SMCR;
 8006314:	68a6      	ldr	r6, [r4, #8]
  switch (sClockSourceConfig->ClockSource)
 8006316:	680b      	ldr	r3, [r1, #0]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006318:	4d5e      	ldr	r5, [pc, #376]	; (8006494 <HAL_TIM_ConfigClockSource+0x19c>)
  switch (sClockSourceConfig->ClockSource)
 800631a:	2b70      	cmp	r3, #112	; 0x70
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800631c:	ea05 0506 	and.w	r5, r5, r6
  htim->Instance->SMCR = tmpsmcr;
 8006320:	60a5      	str	r5, [r4, #8]
  switch (sClockSourceConfig->ClockSource)
 8006322:	f000 80a5 	beq.w	8006470 <HAL_TIM_ConfigClockSource+0x178>
 8006326:	d827      	bhi.n	8006378 <HAL_TIM_ConfigClockSource+0x80>
 8006328:	2b50      	cmp	r3, #80	; 0x50
 800632a:	d075      	beq.n	8006418 <HAL_TIM_ConfigClockSource+0x120>
 800632c:	d93d      	bls.n	80063aa <HAL_TIM_ConfigClockSource+0xb2>
 800632e:	2b60      	cmp	r3, #96	; 0x60
 8006330:	d11a      	bne.n	8006368 <HAL_TIM_ConfigClockSource+0x70>
{
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006332:	6a20      	ldr	r0, [r4, #32]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8006334:	684d      	ldr	r5, [r1, #4]
 8006336:	68ce      	ldr	r6, [r1, #12]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006338:	f020 0010 	bic.w	r0, r0, #16
 800633c:	6220      	str	r0, [r4, #32]
  tmpccmr1 = TIMx->CCMR1;
 800633e:	69a1      	ldr	r1, [r4, #24]
  tmpccer = TIMx->CCER;
 8006340:	6a23      	ldr	r3, [r4, #32]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006342:	f421 4170 	bic.w	r1, r1, #61440	; 0xf000
  tmpccmr1 |= (TIM_ICFilter << 12U);

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006346:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
  tmpccer |= (TIM_ICPolarity << 4U);
 800634a:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800634e:	ea41 3106 	orr.w	r1, r1, r6, lsl #12

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006352:	61a1      	str	r1, [r4, #24]
  TIMx->CCER = tmpccer;
 8006354:	6223      	str	r3, [r4, #32]
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006356:	68a3      	ldr	r3, [r4, #8]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006358:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 800635c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006360:	f043 0367 	orr.w	r3, r3, #103	; 0x67
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006364:	60a3      	str	r3, [r4, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8006366:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 8006368:	2101      	movs	r1, #1
  __HAL_UNLOCK(htim);
 800636a:	2300      	movs	r3, #0
  htim->State = HAL_TIM_STATE_READY;
 800636c:	f882 103d 	strb.w	r1, [r2, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 8006370:	f882 303c 	strb.w	r3, [r2, #60]	; 0x3c
}
 8006374:	bcf0      	pop	{r4, r5, r6, r7}
 8006376:	4770      	bx	lr
  switch (sClockSourceConfig->ClockSource)
 8006378:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800637c:	d067      	beq.n	800644e <HAL_TIM_ConfigClockSource+0x156>
 800637e:	d938      	bls.n	80063f2 <HAL_TIM_ConfigClockSource+0xfa>
 8006380:	4945      	ldr	r1, [pc, #276]	; (8006498 <HAL_TIM_ConfigClockSource+0x1a0>)
 8006382:	428b      	cmp	r3, r1
 8006384:	d006      	beq.n	8006394 <HAL_TIM_ConfigClockSource+0x9c>
 8006386:	d92d      	bls.n	80063e4 <HAL_TIM_ConfigClockSource+0xec>
 8006388:	4944      	ldr	r1, [pc, #272]	; (800649c <HAL_TIM_ConfigClockSource+0x1a4>)
 800638a:	428b      	cmp	r3, r1
 800638c:	d002      	beq.n	8006394 <HAL_TIM_ConfigClockSource+0x9c>
 800638e:	3130      	adds	r1, #48	; 0x30
 8006390:	428b      	cmp	r3, r1
 8006392:	d1e9      	bne.n	8006368 <HAL_TIM_ConfigClockSource+0x70>
  tmpsmcr = TIMx->SMCR;
 8006394:	68a0      	ldr	r0, [r4, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8006396:	f420 1040 	bic.w	r0, r0, #3145728	; 0x300000
 800639a:	f020 0070 	bic.w	r0, r0, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800639e:	4303      	orrs	r3, r0
 80063a0:	f043 0307 	orr.w	r3, r3, #7
  TIMx->SMCR = tmpsmcr;
 80063a4:	60a3      	str	r3, [r4, #8]
  HAL_StatusTypeDef status = HAL_OK;
 80063a6:	2000      	movs	r0, #0
}
 80063a8:	e7de      	b.n	8006368 <HAL_TIM_ConfigClockSource+0x70>
  switch (sClockSourceConfig->ClockSource)
 80063aa:	2b40      	cmp	r3, #64	; 0x40
 80063ac:	d126      	bne.n	80063fc <HAL_TIM_ConfigClockSource+0x104>
  tmpccer = TIMx->CCER;
 80063ae:	6a25      	ldr	r5, [r4, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80063b0:	6a26      	ldr	r6, [r4, #32]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80063b2:	6848      	ldr	r0, [r1, #4]
 80063b4:	68cf      	ldr	r7, [r1, #12]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80063b6:	f026 0601 	bic.w	r6, r6, #1
 80063ba:	6226      	str	r6, [r4, #32]
  tmpccmr1 = TIMx->CCMR1;
 80063bc:	69a3      	ldr	r3, [r4, #24]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80063be:	f025 010a 	bic.w	r1, r5, #10
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80063c2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
  tmpccer |= TIM_ICPolarity;
 80063c6:	4301      	orrs	r1, r0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80063c8:	ea43 1307 	orr.w	r3, r3, r7, lsl #4
  TIMx->CCMR1 = tmpccmr1;
 80063cc:	61a3      	str	r3, [r4, #24]
  TIMx->CCER = tmpccer;
 80063ce:	6221      	str	r1, [r4, #32]
  tmpsmcr = TIMx->SMCR;
 80063d0:	68a3      	ldr	r3, [r4, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 80063d2:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 80063d6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80063da:	f043 0347 	orr.w	r3, r3, #71	; 0x47
  TIMx->SMCR = tmpsmcr;
 80063de:	60a3      	str	r3, [r4, #8]
  HAL_StatusTypeDef status = HAL_OK;
 80063e0:	2000      	movs	r0, #0
}
 80063e2:	e7c1      	b.n	8006368 <HAL_TIM_ConfigClockSource+0x70>
  switch (sClockSourceConfig->ClockSource)
 80063e4:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 80063e8:	d0d4      	beq.n	8006394 <HAL_TIM_ConfigClockSource+0x9c>
 80063ea:	3910      	subs	r1, #16
 80063ec:	428b      	cmp	r3, r1
 80063ee:	d0d1      	beq.n	8006394 <HAL_TIM_ConfigClockSource+0x9c>
 80063f0:	e7ba      	b.n	8006368 <HAL_TIM_ConfigClockSource+0x70>
  HAL_StatusTypeDef status = HAL_OK;
 80063f2:	f5b3 5080 	subs.w	r0, r3, #4096	; 0x1000
 80063f6:	bf18      	it	ne
 80063f8:	2001      	movne	r0, #1
 80063fa:	e7b5      	b.n	8006368 <HAL_TIM_ConfigClockSource+0x70>
  switch (sClockSourceConfig->ClockSource)
 80063fc:	d8b4      	bhi.n	8006368 <HAL_TIM_ConfigClockSource+0x70>
 80063fe:	2b20      	cmp	r3, #32
 8006400:	d0c8      	beq.n	8006394 <HAL_TIM_ConfigClockSource+0x9c>
 8006402:	d903      	bls.n	800640c <HAL_TIM_ConfigClockSource+0x114>
 8006404:	2b30      	cmp	r3, #48	; 0x30
 8006406:	d0c5      	beq.n	8006394 <HAL_TIM_ConfigClockSource+0x9c>
 8006408:	2001      	movs	r0, #1
 800640a:	e7ad      	b.n	8006368 <HAL_TIM_ConfigClockSource+0x70>
 800640c:	f033 0110 	bics.w	r1, r3, #16
 8006410:	d1aa      	bne.n	8006368 <HAL_TIM_ConfigClockSource+0x70>
 8006412:	e7bf      	b.n	8006394 <HAL_TIM_ConfigClockSource+0x9c>
  __HAL_LOCK(htim);
 8006414:	2002      	movs	r0, #2
}
 8006416:	4770      	bx	lr
  tmpccer = TIMx->CCER;
 8006418:	6a25      	ldr	r5, [r4, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800641a:	6a26      	ldr	r6, [r4, #32]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800641c:	6848      	ldr	r0, [r1, #4]
 800641e:	68cf      	ldr	r7, [r1, #12]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006420:	f026 0601 	bic.w	r6, r6, #1
 8006424:	6226      	str	r6, [r4, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006426:	69a3      	ldr	r3, [r4, #24]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006428:	f025 010a 	bic.w	r1, r5, #10
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800642c:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
  tmpccer |= TIM_ICPolarity;
 8006430:	4301      	orrs	r1, r0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006432:	ea43 1307 	orr.w	r3, r3, r7, lsl #4
  TIMx->CCMR1 = tmpccmr1;
 8006436:	61a3      	str	r3, [r4, #24]
  TIMx->CCER = tmpccer;
 8006438:	6221      	str	r1, [r4, #32]
  tmpsmcr = TIMx->SMCR;
 800643a:	68a3      	ldr	r3, [r4, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 800643c:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 8006440:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006444:	f043 0357 	orr.w	r3, r3, #87	; 0x57
  TIMx->SMCR = tmpsmcr;
 8006448:	60a3      	str	r3, [r4, #8]
  HAL_StatusTypeDef status = HAL_OK;
 800644a:	2000      	movs	r0, #0
}
 800644c:	e78c      	b.n	8006368 <HAL_TIM_ConfigClockSource+0x70>

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800644e:	e9d1 5301 	ldrd	r5, r3, [r1, #4]
 8006452:	68c8      	ldr	r0, [r1, #12]
  tmpsmcr = TIMx->SMCR;
 8006454:	68a1      	ldr	r1, [r4, #8]
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006456:	432b      	orrs	r3, r5
 8006458:	ea43 2300 	orr.w	r3, r3, r0, lsl #8
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800645c:	f421 417f 	bic.w	r1, r1, #65280	; 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006460:	430b      	orrs	r3, r1

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006462:	60a3      	str	r3, [r4, #8]
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8006464:	68a3      	ldr	r3, [r4, #8]
 8006466:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800646a:	60a3      	str	r3, [r4, #8]
  HAL_StatusTypeDef status = HAL_OK;
 800646c:	2000      	movs	r0, #0
      break;
 800646e:	e77b      	b.n	8006368 <HAL_TIM_ConfigClockSource+0x70>
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006470:	e9d1 5301 	ldrd	r5, r3, [r1, #4]
 8006474:	68c8      	ldr	r0, [r1, #12]
  tmpsmcr = TIMx->SMCR;
 8006476:	68a1      	ldr	r1, [r4, #8]
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006478:	432b      	orrs	r3, r5
 800647a:	ea43 2300 	orr.w	r3, r3, r0, lsl #8
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800647e:	f421 417f 	bic.w	r1, r1, #65280	; 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006482:	430b      	orrs	r3, r1
  TIMx->SMCR = tmpsmcr;
 8006484:	60a3      	str	r3, [r4, #8]
      tmpsmcr = htim->Instance->SMCR;
 8006486:	68a3      	ldr	r3, [r4, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8006488:	f043 0377 	orr.w	r3, r3, #119	; 0x77
      htim->Instance->SMCR = tmpsmcr;
 800648c:	60a3      	str	r3, [r4, #8]
  HAL_StatusTypeDef status = HAL_OK;
 800648e:	2000      	movs	r0, #0
      break;
 8006490:	e76a      	b.n	8006368 <HAL_TIM_ConfigClockSource+0x70>
 8006492:	bf00      	nop
 8006494:	ffce0088 	.word	0xffce0088
 8006498:	00100030 	.word	0x00100030
 800649c:	00100040 	.word	0x00100040

080064a0 <HAL_TIM_SlaveConfigSynchro>:
  __HAL_LOCK(htim);
 80064a0:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 80064a4:	2b01      	cmp	r3, #1
 80064a6:	d067      	beq.n	8006578 <HAL_TIM_SlaveConfigSynchro+0xd8>
{
 80064a8:	b4f0      	push	{r4, r5, r6, r7}
 80064aa:	4604      	mov	r4, r0
  __HAL_LOCK(htim);
 80064ac:	2201      	movs	r2, #1
  tmpsmcr = htim->Instance->SMCR;
 80064ae:	6800      	ldr	r0, [r0, #0]
  __HAL_LOCK(htim);
 80064b0:	f884 203c 	strb.w	r2, [r4, #60]	; 0x3c
  htim->State = HAL_TIM_STATE_BUSY;
 80064b4:	2302      	movs	r3, #2
 80064b6:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  tmpsmcr = htim->Instance->SMCR;
 80064ba:	6882      	ldr	r2, [r0, #8]
  tmpsmcr |= sSlaveConfig->SlaveMode;
 80064bc:	e9d1 5300 	ldrd	r5, r3, [r1]
  tmpsmcr &= ~TIM_SMCR_TS;
 80064c0:	f422 1240 	bic.w	r2, r2, #3145728	; 0x300000
 80064c4:	f022 0270 	bic.w	r2, r2, #112	; 0x70
  tmpsmcr |= sSlaveConfig->InputTrigger;
 80064c8:	431a      	orrs	r2, r3
  tmpsmcr &= ~TIM_SMCR_SMS;
 80064ca:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 80064ce:	f022 0207 	bic.w	r2, r2, #7
  tmpsmcr |= sSlaveConfig->SlaveMode;
 80064d2:	432a      	orrs	r2, r5
  switch (sSlaveConfig->InputTrigger)
 80064d4:	2b60      	cmp	r3, #96	; 0x60
  htim->Instance->SMCR = tmpsmcr;
 80064d6:	6082      	str	r2, [r0, #8]
  switch (sSlaveConfig->InputTrigger)
 80064d8:	d05c      	beq.n	8006594 <HAL_TIM_SlaveConfigSynchro+0xf4>
 80064da:	d816      	bhi.n	800650a <HAL_TIM_SlaveConfigSynchro+0x6a>
 80064dc:	2b40      	cmp	r3, #64	; 0x40
 80064de:	d06c      	beq.n	80065ba <HAL_TIM_SlaveConfigSynchro+0x11a>
 80064e0:	d932      	bls.n	8006548 <HAL_TIM_SlaveConfigSynchro+0xa8>
 80064e2:	2b50      	cmp	r3, #80	; 0x50
 80064e4:	d140      	bne.n	8006568 <HAL_TIM_SlaveConfigSynchro+0xc8>
  tmpccer = TIMx->CCER;
 80064e6:	6a05      	ldr	r5, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80064e8:	6a06      	ldr	r6, [r0, #32]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80064ea:	688a      	ldr	r2, [r1, #8]
 80064ec:	690f      	ldr	r7, [r1, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80064ee:	f026 0601 	bic.w	r6, r6, #1
 80064f2:	6206      	str	r6, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 80064f4:	6983      	ldr	r3, [r0, #24]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80064f6:	f025 010a 	bic.w	r1, r5, #10
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80064fa:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
  tmpccer |= TIM_ICPolarity;
 80064fe:	430a      	orrs	r2, r1
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006500:	ea43 1307 	orr.w	r3, r3, r7, lsl #4
  TIMx->CCMR1 = tmpccmr1;
 8006504:	6183      	str	r3, [r0, #24]
  TIMx->CCER = tmpccer;
 8006506:	6202      	str	r2, [r0, #32]
 8006508:	e00d      	b.n	8006526 <HAL_TIM_SlaveConfigSynchro+0x86>
  switch (sSlaveConfig->InputTrigger)
 800650a:	2b70      	cmp	r3, #112	; 0x70
 800650c:	d036      	beq.n	800657c <HAL_TIM_SlaveConfigSynchro+0xdc>
 800650e:	2b6f      	cmp	r3, #111	; 0x6f
 8006510:	d92a      	bls.n	8006568 <HAL_TIM_SlaveConfigSynchro+0xc8>
 8006512:	4a33      	ldr	r2, [pc, #204]	; (80065e0 <HAL_TIM_SlaveConfigSynchro+0x140>)
 8006514:	4293      	cmp	r3, r2
 8006516:	d006      	beq.n	8006526 <HAL_TIM_SlaveConfigSynchro+0x86>
 8006518:	d91c      	bls.n	8006554 <HAL_TIM_SlaveConfigSynchro+0xb4>
 800651a:	4a32      	ldr	r2, [pc, #200]	; (80065e4 <HAL_TIM_SlaveConfigSynchro+0x144>)
 800651c:	4293      	cmp	r3, r2
 800651e:	d002      	beq.n	8006526 <HAL_TIM_SlaveConfigSynchro+0x86>
 8006520:	3230      	adds	r2, #48	; 0x30
 8006522:	4293      	cmp	r3, r2
 8006524:	d120      	bne.n	8006568 <HAL_TIM_SlaveConfigSynchro+0xc8>
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 8006526:	68c3      	ldr	r3, [r0, #12]
 8006528:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800652c:	60c3      	str	r3, [r0, #12]
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 800652e:	68c3      	ldr	r3, [r0, #12]
  __HAL_UNLOCK(htim);
 8006530:	2200      	movs	r2, #0
  htim->State = HAL_TIM_STATE_READY;
 8006532:	2101      	movs	r1, #1
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 8006534:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8006538:	60c3      	str	r3, [r0, #12]
  htim->State = HAL_TIM_STATE_READY;
 800653a:	f884 103d 	strb.w	r1, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 800653e:	f884 203c 	strb.w	r2, [r4, #60]	; 0x3c
  return HAL_OK;
 8006542:	4610      	mov	r0, r2
}
 8006544:	bcf0      	pop	{r4, r5, r6, r7}
 8006546:	4770      	bx	lr
  switch (sSlaveConfig->InputTrigger)
 8006548:	2b20      	cmp	r3, #32
 800654a:	d0ec      	beq.n	8006526 <HAL_TIM_SlaveConfigSynchro+0x86>
 800654c:	d909      	bls.n	8006562 <HAL_TIM_SlaveConfigSynchro+0xc2>
 800654e:	2b30      	cmp	r3, #48	; 0x30
 8006550:	d10a      	bne.n	8006568 <HAL_TIM_SlaveConfigSynchro+0xc8>
 8006552:	e7e8      	b.n	8006526 <HAL_TIM_SlaveConfigSynchro+0x86>
 8006554:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 8006558:	d0e5      	beq.n	8006526 <HAL_TIM_SlaveConfigSynchro+0x86>
 800655a:	3a10      	subs	r2, #16
 800655c:	4293      	cmp	r3, r2
 800655e:	d0e2      	beq.n	8006526 <HAL_TIM_SlaveConfigSynchro+0x86>
 8006560:	e002      	b.n	8006568 <HAL_TIM_SlaveConfigSynchro+0xc8>
 8006562:	f033 0310 	bics.w	r3, r3, #16
 8006566:	d0de      	beq.n	8006526 <HAL_TIM_SlaveConfigSynchro+0x86>
    htim->State = HAL_TIM_STATE_READY;
 8006568:	2001      	movs	r0, #1
    __HAL_UNLOCK(htim);
 800656a:	2300      	movs	r3, #0
    htim->State = HAL_TIM_STATE_READY;
 800656c:	f884 003d 	strb.w	r0, [r4, #61]	; 0x3d
    __HAL_UNLOCK(htim);
 8006570:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
}
 8006574:	bcf0      	pop	{r4, r5, r6, r7}
 8006576:	4770      	bx	lr
  __HAL_LOCK(htim);
 8006578:	2002      	movs	r0, #2
}
 800657a:	4770      	bx	lr
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800657c:	e9d1 5302 	ldrd	r5, r3, [r1, #8]
  tmpsmcr = TIMx->SMCR;
 8006580:	6882      	ldr	r2, [r0, #8]
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006582:	6909      	ldr	r1, [r1, #16]
 8006584:	432b      	orrs	r3, r5
 8006586:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800658a:	f422 427f 	bic.w	r2, r2, #65280	; 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800658e:	4313      	orrs	r3, r2
  TIMx->SMCR = tmpsmcr;
 8006590:	6083      	str	r3, [r0, #8]
 8006592:	e7c8      	b.n	8006526 <HAL_TIM_SlaveConfigSynchro+0x86>
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006594:	6a05      	ldr	r5, [r0, #32]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8006596:	688e      	ldr	r6, [r1, #8]
 8006598:	690f      	ldr	r7, [r1, #16]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800659a:	f025 0510 	bic.w	r5, r5, #16
 800659e:	6205      	str	r5, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 80065a0:	6982      	ldr	r2, [r0, #24]
  tmpccer = TIMx->CCER;
 80065a2:	6a03      	ldr	r3, [r0, #32]
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80065a4:	f422 4270 	bic.w	r2, r2, #61440	; 0xf000
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80065a8:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80065ac:	ea42 3207 	orr.w	r2, r2, r7, lsl #12
  tmpccer |= (TIM_ICPolarity << 4U);
 80065b0:	ea43 1306 	orr.w	r3, r3, r6, lsl #4
  TIMx->CCMR1 = tmpccmr1 ;
 80065b4:	6182      	str	r2, [r0, #24]
  TIMx->CCER = tmpccer;
 80065b6:	6203      	str	r3, [r0, #32]
 80065b8:	e7b5      	b.n	8006526 <HAL_TIM_SlaveConfigSynchro+0x86>
      if ((sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED) || \
 80065ba:	2d05      	cmp	r5, #5
 80065bc:	d0d4      	beq.n	8006568 <HAL_TIM_SlaveConfigSynchro+0xc8>
 80065be:	f1b5 1f01 	cmp.w	r5, #65537	; 0x10001
 80065c2:	d0d1      	beq.n	8006568 <HAL_TIM_SlaveConfigSynchro+0xc8>
      tmpccer = htim->Instance->CCER;
 80065c4:	6a05      	ldr	r5, [r0, #32]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 80065c6:	6a02      	ldr	r2, [r0, #32]
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 80065c8:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 80065ca:	f022 0201 	bic.w	r2, r2, #1
 80065ce:	6202      	str	r2, [r0, #32]
      tmpccmr1 = htim->Instance->CCMR1;
 80065d0:	6983      	ldr	r3, [r0, #24]
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80065d2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 80065d6:	ea43 1301 	orr.w	r3, r3, r1, lsl #4
      htim->Instance->CCMR1 = tmpccmr1;
 80065da:	6183      	str	r3, [r0, #24]
      htim->Instance->CCER = tmpccer;
 80065dc:	6205      	str	r5, [r0, #32]
      break;
 80065de:	e7a2      	b.n	8006526 <HAL_TIM_SlaveConfigSynchro+0x86>
 80065e0:	00100030 	.word	0x00100030
 80065e4:	00100040 	.word	0x00100040

080065e8 <TIM_Base_SetConfig>:
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80065e8:	4a29      	ldr	r2, [pc, #164]	; (8006690 <TIM_Base_SetConfig+0xa8>)
  tmpcr1 = TIMx->CR1;
 80065ea:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80065ec:	4290      	cmp	r0, r2
{
 80065ee:	b470      	push	{r4, r5, r6}
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80065f0:	d033      	beq.n	800665a <TIM_Base_SetConfig+0x72>
 80065f2:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 80065f6:	d01b      	beq.n	8006630 <TIM_Base_SetConfig+0x48>
 80065f8:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 80065fc:	4290      	cmp	r0, r2
 80065fe:	d017      	beq.n	8006630 <TIM_Base_SetConfig+0x48>
 8006600:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8006604:	4290      	cmp	r0, r2
 8006606:	d013      	beq.n	8006630 <TIM_Base_SetConfig+0x48>
 8006608:	f502 3296 	add.w	r2, r2, #76800	; 0x12c00
 800660c:	4290      	cmp	r0, r2
 800660e:	d024      	beq.n	800665a <TIM_Base_SetConfig+0x72>
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006610:	f502 6240 	add.w	r2, r2, #3072	; 0xc00
 8006614:	4290      	cmp	r0, r2
 8006616:	d037      	beq.n	8006688 <TIM_Base_SetConfig+0xa0>
 8006618:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800661c:	4290      	cmp	r0, r2
 800661e:	d033      	beq.n	8006688 <TIM_Base_SetConfig+0xa0>
 8006620:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8006624:	4290      	cmp	r0, r2
 8006626:	d02f      	beq.n	8006688 <TIM_Base_SetConfig+0xa0>
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006628:	694d      	ldr	r5, [r1, #20]
  TIMx->ARR = (uint32_t)Structure->Period ;
 800662a:	688c      	ldr	r4, [r1, #8]
  TIMx->PSC = Structure->Prescaler;
 800662c:	680a      	ldr	r2, [r1, #0]
 800662e:	e00a      	b.n	8006646 <TIM_Base_SetConfig+0x5e>
    tmpcr1 |= Structure->CounterMode;
 8006630:	684a      	ldr	r2, [r1, #4]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006632:	68ce      	ldr	r6, [r1, #12]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006634:	694d      	ldr	r5, [r1, #20]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006636:	688c      	ldr	r4, [r1, #8]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006638:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 800663c:	4313      	orrs	r3, r2
    tmpcr1 &= ~TIM_CR1_CKD;
 800663e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
  TIMx->PSC = Structure->Prescaler;
 8006642:	680a      	ldr	r2, [r1, #0]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006644:	4333      	orrs	r3, r6
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006646:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800664a:	432b      	orrs	r3, r5
  TIMx->CR1 = tmpcr1;
 800664c:	6003      	str	r3, [r0, #0]
  TIMx->EGR = TIM_EGR_UG;
 800664e:	2301      	movs	r3, #1
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006650:	62c4      	str	r4, [r0, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 8006652:	6282      	str	r2, [r0, #40]	; 0x28
}
 8006654:	bc70      	pop	{r4, r5, r6}
  TIMx->EGR = TIM_EGR_UG;
 8006656:	6143      	str	r3, [r0, #20]
}
 8006658:	4770      	bx	lr
    tmpcr1 |= Structure->CounterMode;
 800665a:	684d      	ldr	r5, [r1, #4]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800665c:	68cc      	ldr	r4, [r1, #12]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800665e:	694a      	ldr	r2, [r1, #20]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006660:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8006664:	432b      	orrs	r3, r5
    tmpcr1 &= ~TIM_CR1_CKD;
 8006666:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800666a:	4323      	orrs	r3, r4
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800666c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006670:	4313      	orrs	r3, r2
  TIMx->CR1 = tmpcr1;
 8006672:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006674:	688b      	ldr	r3, [r1, #8]
 8006676:	62c3      	str	r3, [r0, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 8006678:	680b      	ldr	r3, [r1, #0]
 800667a:	6283      	str	r3, [r0, #40]	; 0x28
    TIMx->RCR = Structure->RepetitionCounter;
 800667c:	690b      	ldr	r3, [r1, #16]
 800667e:	6303      	str	r3, [r0, #48]	; 0x30
  TIMx->EGR = TIM_EGR_UG;
 8006680:	2301      	movs	r3, #1
}
 8006682:	bc70      	pop	{r4, r5, r6}
  TIMx->EGR = TIM_EGR_UG;
 8006684:	6143      	str	r3, [r0, #20]
}
 8006686:	4770      	bx	lr
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006688:	68cc      	ldr	r4, [r1, #12]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800668a:	694a      	ldr	r2, [r1, #20]
 800668c:	e7eb      	b.n	8006666 <TIM_Base_SetConfig+0x7e>
 800668e:	bf00      	nop
 8006690:	40012c00 	.word	0x40012c00

08006694 <TIM_OC2_SetConfig>:
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006694:	6a03      	ldr	r3, [r0, #32]
 8006696:	f023 0310 	bic.w	r3, r3, #16
 800669a:	6203      	str	r3, [r0, #32]
{
 800669c:	b4f0      	push	{r4, r5, r6, r7}
  tmpccer = TIMx->CCER;
 800669e:	6a03      	ldr	r3, [r0, #32]
  tmpcr2 =  TIMx->CR2;
 80066a0:	6846      	ldr	r6, [r0, #4]
  tmpccmrx = TIMx->CCMR1;
 80066a2:	6982      	ldr	r2, [r0, #24]
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80066a4:	4f19      	ldr	r7, [pc, #100]	; (800670c <TIM_OC2_SetConfig+0x78>)
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80066a6:	688d      	ldr	r5, [r1, #8]
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80066a8:	680c      	ldr	r4, [r1, #0]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80066aa:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
  tmpccer &= ~TIM_CCER_CC2P;
 80066ae:	f023 0320 	bic.w	r3, r3, #32
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80066b2:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80066b6:	42b8      	cmp	r0, r7
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80066b8:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80066bc:	ea42 2204 	orr.w	r2, r2, r4, lsl #8
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80066c0:	d00f      	beq.n	80066e2 <TIM_OC2_SetConfig+0x4e>
 80066c2:	4c13      	ldr	r4, [pc, #76]	; (8006710 <TIM_OC2_SetConfig+0x7c>)
 80066c4:	42a0      	cmp	r0, r4
 80066c6:	d00c      	beq.n	80066e2 <TIM_OC2_SetConfig+0x4e>
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80066c8:	f504 6440 	add.w	r4, r4, #3072	; 0xc00
 80066cc:	42a0      	cmp	r0, r4
 80066ce:	d00f      	beq.n	80066f0 <TIM_OC2_SetConfig+0x5c>
 80066d0:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 80066d4:	42a0      	cmp	r0, r4
 80066d6:	d00b      	beq.n	80066f0 <TIM_OC2_SetConfig+0x5c>
 80066d8:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 80066dc:	42a0      	cmp	r0, r4
 80066de:	d10e      	bne.n	80066fe <TIM_OC2_SetConfig+0x6a>
 80066e0:	e006      	b.n	80066f0 <TIM_OC2_SetConfig+0x5c>
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80066e2:	68cc      	ldr	r4, [r1, #12]
    tmpccer &= ~TIM_CCER_CC2NP;
 80066e4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80066e8:	ea43 1304 	orr.w	r3, r3, r4, lsl #4
    tmpccer &= ~TIM_CCER_CC2NE;
 80066ec:	f023 0340 	bic.w	r3, r3, #64	; 0x40
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80066f0:	e9d1 4505 	ldrd	r4, r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80066f4:	f426 6640 	bic.w	r6, r6, #3072	; 0xc00
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80066f8:	432c      	orrs	r4, r5
 80066fa:	ea46 0684 	orr.w	r6, r6, r4, lsl #2
  TIMx->CCR2 = OC_Config->Pulse;
 80066fe:	6849      	ldr	r1, [r1, #4]
  TIMx->CR2 = tmpcr2;
 8006700:	6046      	str	r6, [r0, #4]
  TIMx->CCMR1 = tmpccmrx;
 8006702:	6182      	str	r2, [r0, #24]
}
 8006704:	bcf0      	pop	{r4, r5, r6, r7}
  TIMx->CCR2 = OC_Config->Pulse;
 8006706:	6381      	str	r1, [r0, #56]	; 0x38
  TIMx->CCER = tmpccer;
 8006708:	6203      	str	r3, [r0, #32]
}
 800670a:	4770      	bx	lr
 800670c:	40012c00 	.word	0x40012c00
 8006710:	40013400 	.word	0x40013400

08006714 <HAL_TIM_PWM_ConfigChannel>:
{
 8006714:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  __HAL_LOCK(htim);
 8006716:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 800671a:	2b01      	cmp	r3, #1
 800671c:	f000 80e4 	beq.w	80068e8 <HAL_TIM_PWM_ConfigChannel+0x1d4>
 8006720:	2301      	movs	r3, #1
 8006722:	4604      	mov	r4, r0
 8006724:	460d      	mov	r5, r1
 8006726:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  switch (Channel)
 800672a:	2a14      	cmp	r2, #20
 800672c:	d80c      	bhi.n	8006748 <HAL_TIM_PWM_ConfigChannel+0x34>
 800672e:	e8df f002 	tbb	[pc, r2]
 8006732:	0b51      	.short	0x0b51
 8006734:	0b630b0b 	.word	0x0b630b0b
 8006738:	0b760b0b 	.word	0x0b760b0b
 800673c:	0b880b0b 	.word	0x0b880b0b
 8006740:	0b9b0b0b 	.word	0x0b9b0b0b
 8006744:	0b0b      	.short	0x0b0b
 8006746:	10          	.byte	0x10
 8006747:	00          	.byte	0x00
  __HAL_LOCK(htim);
 8006748:	2001      	movs	r0, #1
  __HAL_UNLOCK(htim);
 800674a:	2300      	movs	r3, #0
 800674c:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
}
 8006750:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8006752:	6803      	ldr	r3, [r0, #0]
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8006754:	f8d1 c008 	ldr.w	ip, [r1, #8]
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8006758:	6a18      	ldr	r0, [r3, #32]
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800675a:	680f      	ldr	r7, [r1, #0]
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800675c:	4e63      	ldr	r6, [pc, #396]	; (80068ec <HAL_TIM_PWM_ConfigChannel+0x1d8>)
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800675e:	f420 1080 	bic.w	r0, r0, #1048576	; 0x100000
 8006762:	6218      	str	r0, [r3, #32]
  tmpccer = TIMx->CCER;
 8006764:	6a19      	ldr	r1, [r3, #32]
  tmpcr2 =  TIMx->CR2;
 8006766:	6858      	ldr	r0, [r3, #4]
  tmpccmrx = TIMx->CCMR3;
 8006768:	6d1a      	ldr	r2, [r3, #80]	; 0x50
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800676a:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800676e:	f421 1100 	bic.w	r1, r1, #2097152	; 0x200000
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8006772:	f422 42e0 	bic.w	r2, r2, #28672	; 0x7000
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006776:	42b3      	cmp	r3, r6
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8006778:	ea41 510c 	orr.w	r1, r1, ip, lsl #20
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800677c:	ea42 2207 	orr.w	r2, r2, r7, lsl #8
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006780:	d00f      	beq.n	80067a2 <HAL_TIM_PWM_ConfigChannel+0x8e>
 8006782:	f506 6600 	add.w	r6, r6, #2048	; 0x800
 8006786:	42b3      	cmp	r3, r6
 8006788:	d00b      	beq.n	80067a2 <HAL_TIM_PWM_ConfigChannel+0x8e>
 800678a:	f506 6640 	add.w	r6, r6, #3072	; 0xc00
 800678e:	42b3      	cmp	r3, r6
 8006790:	d007      	beq.n	80067a2 <HAL_TIM_PWM_ConfigChannel+0x8e>
 8006792:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8006796:	42b3      	cmp	r3, r6
 8006798:	d003      	beq.n	80067a2 <HAL_TIM_PWM_ConfigChannel+0x8e>
 800679a:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 800679e:	42b3      	cmp	r3, r6
 80067a0:	d104      	bne.n	80067ac <HAL_TIM_PWM_ConfigChannel+0x98>
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 80067a2:	696e      	ldr	r6, [r5, #20]
    tmpcr2 &= ~TIM_CR2_OIS6;
 80067a4:	f420 2080 	bic.w	r0, r0, #262144	; 0x40000
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 80067a8:	ea40 2086 	orr.w	r0, r0, r6, lsl #10
  TIMx->CCR6 = OC_Config->Pulse;
 80067ac:	686e      	ldr	r6, [r5, #4]
  TIMx->CR2 = tmpcr2;
 80067ae:	6058      	str	r0, [r3, #4]
  TIMx->CCMR3 = tmpccmrx;
 80067b0:	651a      	str	r2, [r3, #80]	; 0x50
  TIMx->CCR6 = OC_Config->Pulse;
 80067b2:	64de      	str	r6, [r3, #76]	; 0x4c
  TIMx->CCER = tmpccer;
 80067b4:	6219      	str	r1, [r3, #32]
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 80067b6:	6d19      	ldr	r1, [r3, #80]	; 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 80067b8:	6928      	ldr	r0, [r5, #16]
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 80067ba:	f441 6100 	orr.w	r1, r1, #2048	; 0x800
 80067be:	6519      	str	r1, [r3, #80]	; 0x50
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 80067c0:	6d19      	ldr	r1, [r3, #80]	; 0x50
 80067c2:	f421 6180 	bic.w	r1, r1, #1024	; 0x400
 80067c6:	6519      	str	r1, [r3, #80]	; 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 80067c8:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80067ca:	ea42 2200 	orr.w	r2, r2, r0, lsl #8
 80067ce:	651a      	str	r2, [r3, #80]	; 0x50
  HAL_StatusTypeDef status = HAL_OK;
 80067d0:	2000      	movs	r0, #0
      break;
 80067d2:	e7ba      	b.n	800674a <HAL_TIM_PWM_ConfigChannel+0x36>
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80067d4:	6800      	ldr	r0, [r0, #0]
 80067d6:	f7ff fbc7 	bl	8005f68 <TIM_OC1_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80067da:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80067dc:	6928      	ldr	r0, [r5, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80067de:	6999      	ldr	r1, [r3, #24]
 80067e0:	f041 0108 	orr.w	r1, r1, #8
 80067e4:	6199      	str	r1, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80067e6:	6999      	ldr	r1, [r3, #24]
 80067e8:	f021 0104 	bic.w	r1, r1, #4
 80067ec:	6199      	str	r1, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80067ee:	699a      	ldr	r2, [r3, #24]
 80067f0:	4302      	orrs	r2, r0
 80067f2:	619a      	str	r2, [r3, #24]
  HAL_StatusTypeDef status = HAL_OK;
 80067f4:	2000      	movs	r0, #0
      break;
 80067f6:	e7a8      	b.n	800674a <HAL_TIM_PWM_ConfigChannel+0x36>
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80067f8:	6800      	ldr	r0, [r0, #0]
 80067fa:	f7ff ff4b 	bl	8006694 <TIM_OC2_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80067fe:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8006800:	6928      	ldr	r0, [r5, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8006802:	6999      	ldr	r1, [r3, #24]
 8006804:	f441 6100 	orr.w	r1, r1, #2048	; 0x800
 8006808:	6199      	str	r1, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800680a:	6999      	ldr	r1, [r3, #24]
 800680c:	f421 6180 	bic.w	r1, r1, #1024	; 0x400
 8006810:	6199      	str	r1, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8006812:	699a      	ldr	r2, [r3, #24]
 8006814:	ea42 2200 	orr.w	r2, r2, r0, lsl #8
 8006818:	619a      	str	r2, [r3, #24]
  HAL_StatusTypeDef status = HAL_OK;
 800681a:	2000      	movs	r0, #0
      break;
 800681c:	e795      	b.n	800674a <HAL_TIM_PWM_ConfigChannel+0x36>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800681e:	6800      	ldr	r0, [r0, #0]
 8006820:	f7ff fbe0 	bl	8005fe4 <TIM_OC3_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8006824:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8006826:	6928      	ldr	r0, [r5, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8006828:	69d9      	ldr	r1, [r3, #28]
 800682a:	f041 0108 	orr.w	r1, r1, #8
 800682e:	61d9      	str	r1, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8006830:	69d9      	ldr	r1, [r3, #28]
 8006832:	f021 0104 	bic.w	r1, r1, #4
 8006836:	61d9      	str	r1, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8006838:	69da      	ldr	r2, [r3, #28]
 800683a:	4302      	orrs	r2, r0
 800683c:	61da      	str	r2, [r3, #28]
  HAL_StatusTypeDef status = HAL_OK;
 800683e:	2000      	movs	r0, #0
      break;
 8006840:	e783      	b.n	800674a <HAL_TIM_PWM_ConfigChannel+0x36>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8006842:	6800      	ldr	r0, [r0, #0]
 8006844:	f7ff fc0e 	bl	8006064 <TIM_OC4_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8006848:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800684a:	6928      	ldr	r0, [r5, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800684c:	69d9      	ldr	r1, [r3, #28]
 800684e:	f441 6100 	orr.w	r1, r1, #2048	; 0x800
 8006852:	61d9      	str	r1, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8006854:	69d9      	ldr	r1, [r3, #28]
 8006856:	f421 6180 	bic.w	r1, r1, #1024	; 0x400
 800685a:	61d9      	str	r1, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800685c:	69da      	ldr	r2, [r3, #28]
 800685e:	ea42 2200 	orr.w	r2, r2, r0, lsl #8
 8006862:	61da      	str	r2, [r3, #28]
  HAL_StatusTypeDef status = HAL_OK;
 8006864:	2000      	movs	r0, #0
      break;
 8006866:	e770      	b.n	800674a <HAL_TIM_PWM_ConfigChannel+0x36>
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8006868:	6803      	ldr	r3, [r0, #0]
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800686a:	f8d1 c008 	ldr.w	ip, [r1, #8]
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800686e:	6a18      	ldr	r0, [r3, #32]
  tmpccmrx |= OC_Config->OCMode;
 8006870:	680f      	ldr	r7, [r1, #0]
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006872:	4e1e      	ldr	r6, [pc, #120]	; (80068ec <HAL_TIM_PWM_ConfigChannel+0x1d8>)
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8006874:	f420 3080 	bic.w	r0, r0, #65536	; 0x10000
 8006878:	6218      	str	r0, [r3, #32]
  tmpccer = TIMx->CCER;
 800687a:	6a19      	ldr	r1, [r3, #32]
  tmpcr2 =  TIMx->CR2;
 800687c:	6858      	ldr	r0, [r3, #4]
  tmpccmrx = TIMx->CCMR3;
 800687e:	6d1a      	ldr	r2, [r3, #80]	; 0x50
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8006880:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
  tmpccer &= ~TIM_CCER_CC5P;
 8006884:	f421 3100 	bic.w	r1, r1, #131072	; 0x20000
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8006888:	f022 0270 	bic.w	r2, r2, #112	; 0x70
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800688c:	42b3      	cmp	r3, r6
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800688e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
  tmpccmrx |= OC_Config->OCMode;
 8006892:	ea42 0207 	orr.w	r2, r2, r7
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006896:	d00f      	beq.n	80068b8 <HAL_TIM_PWM_ConfigChannel+0x1a4>
 8006898:	f506 6600 	add.w	r6, r6, #2048	; 0x800
 800689c:	42b3      	cmp	r3, r6
 800689e:	d00b      	beq.n	80068b8 <HAL_TIM_PWM_ConfigChannel+0x1a4>
 80068a0:	f506 6640 	add.w	r6, r6, #3072	; 0xc00
 80068a4:	42b3      	cmp	r3, r6
 80068a6:	d007      	beq.n	80068b8 <HAL_TIM_PWM_ConfigChannel+0x1a4>
 80068a8:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 80068ac:	42b3      	cmp	r3, r6
 80068ae:	d003      	beq.n	80068b8 <HAL_TIM_PWM_ConfigChannel+0x1a4>
 80068b0:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 80068b4:	42b3      	cmp	r3, r6
 80068b6:	d104      	bne.n	80068c2 <HAL_TIM_PWM_ConfigChannel+0x1ae>
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 80068b8:	696e      	ldr	r6, [r5, #20]
    tmpcr2 &= ~TIM_CR2_OIS5;
 80068ba:	f420 3080 	bic.w	r0, r0, #65536	; 0x10000
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 80068be:	ea40 2006 	orr.w	r0, r0, r6, lsl #8
  TIMx->CCR5 = OC_Config->Pulse;
 80068c2:	686e      	ldr	r6, [r5, #4]
  TIMx->CR2 = tmpcr2;
 80068c4:	6058      	str	r0, [r3, #4]
  TIMx->CCMR3 = tmpccmrx;
 80068c6:	651a      	str	r2, [r3, #80]	; 0x50
  TIMx->CCR5 = OC_Config->Pulse;
 80068c8:	649e      	str	r6, [r3, #72]	; 0x48
  TIMx->CCER = tmpccer;
 80068ca:	6219      	str	r1, [r3, #32]
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 80068cc:	6d19      	ldr	r1, [r3, #80]	; 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 80068ce:	6928      	ldr	r0, [r5, #16]
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 80068d0:	f041 0108 	orr.w	r1, r1, #8
 80068d4:	6519      	str	r1, [r3, #80]	; 0x50
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 80068d6:	6d19      	ldr	r1, [r3, #80]	; 0x50
 80068d8:	f021 0104 	bic.w	r1, r1, #4
 80068dc:	6519      	str	r1, [r3, #80]	; 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 80068de:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80068e0:	4302      	orrs	r2, r0
 80068e2:	651a      	str	r2, [r3, #80]	; 0x50
  HAL_StatusTypeDef status = HAL_OK;
 80068e4:	2000      	movs	r0, #0
      break;
 80068e6:	e730      	b.n	800674a <HAL_TIM_PWM_ConfigChannel+0x36>
  __HAL_LOCK(htim);
 80068e8:	2002      	movs	r0, #2
}
 80068ea:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80068ec:	40012c00 	.word	0x40012c00

080068f0 <TIM_TI1_SetConfig>:
{
 80068f0:	b470      	push	{r4, r5, r6}
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80068f2:	6a04      	ldr	r4, [r0, #32]
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 80068f4:	4e17      	ldr	r6, [pc, #92]	; (8006954 <TIM_TI1_SetConfig+0x64>)
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80068f6:	f024 0401 	bic.w	r4, r4, #1
 80068fa:	6204      	str	r4, [r0, #32]
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 80068fc:	42b0      	cmp	r0, r6
  tmpccmr1 = TIMx->CCMR1;
 80068fe:	6984      	ldr	r4, [r0, #24]
  tmpccer = TIMx->CCER;
 8006900:	6a05      	ldr	r5, [r0, #32]
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8006902:	d015      	beq.n	8006930 <TIM_TI1_SetConfig+0x40>
 8006904:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8006908:	d012      	beq.n	8006930 <TIM_TI1_SetConfig+0x40>
 800690a:	f5a6 3694 	sub.w	r6, r6, #75776	; 0x12800
 800690e:	42b0      	cmp	r0, r6
 8006910:	d00e      	beq.n	8006930 <TIM_TI1_SetConfig+0x40>
 8006912:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8006916:	42b0      	cmp	r0, r6
 8006918:	d00a      	beq.n	8006930 <TIM_TI1_SetConfig+0x40>
 800691a:	f506 3696 	add.w	r6, r6, #76800	; 0x12c00
 800691e:	42b0      	cmp	r0, r6
 8006920:	d006      	beq.n	8006930 <TIM_TI1_SetConfig+0x40>
 8006922:	f506 6640 	add.w	r6, r6, #3072	; 0xc00
 8006926:	42b0      	cmp	r0, r6
 8006928:	d002      	beq.n	8006930 <TIM_TI1_SetConfig+0x40>
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 800692a:	f044 0201 	orr.w	r2, r4, #1
 800692e:	e002      	b.n	8006936 <TIM_TI1_SetConfig+0x46>
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8006930:	f024 0403 	bic.w	r4, r4, #3
    tmpccmr1 |= TIM_ICSelection;
 8006934:	4322      	orrs	r2, r4
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8006936:	011b      	lsls	r3, r3, #4
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006938:	f025 040a 	bic.w	r4, r5, #10
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 800693c:	b2db      	uxtb	r3, r3
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800693e:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8006942:	f001 010a 	and.w	r1, r1, #10
 8006946:	4321      	orrs	r1, r4
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8006948:	4313      	orrs	r3, r2
  TIMx->CCMR1 = tmpccmr1;
 800694a:	6183      	str	r3, [r0, #24]
}
 800694c:	bc70      	pop	{r4, r5, r6}
  TIMx->CCER = tmpccer;
 800694e:	6201      	str	r1, [r0, #32]
}
 8006950:	4770      	bx	lr
 8006952:	bf00      	nop
 8006954:	40012c00 	.word	0x40012c00

08006958 <HAL_TIMEx_HallSensor_MspInit>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_HallSensor_MspInit could be implemented in the user file
   */
}
 8006958:	4770      	bx	lr
 800695a:	bf00      	nop

0800695c <HAL_TIMEx_HallSensor_Init>:
  if (htim == NULL)
 800695c:	2800      	cmp	r0, #0
 800695e:	d065      	beq.n	8006a2c <HAL_TIMEx_HallSensor_Init+0xd0>
{
 8006960:	b570      	push	{r4, r5, r6, lr}
  if (htim->State == HAL_TIM_STATE_RESET)
 8006962:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
{
 8006966:	b088      	sub	sp, #32
 8006968:	460d      	mov	r5, r1
 800696a:	4604      	mov	r4, r0
  if (htim->State == HAL_TIM_STATE_RESET)
 800696c:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8006970:	2b00      	cmp	r3, #0
 8006972:	d056      	beq.n	8006a22 <HAL_TIMEx_HallSensor_Init+0xc6>
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006974:	4621      	mov	r1, r4
  htim->State = HAL_TIM_STATE_BUSY;
 8006976:	2302      	movs	r3, #2
 8006978:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800697c:	f851 0b04 	ldr.w	r0, [r1], #4
 8006980:	f7ff fe32 	bl	80065e8 <TIM_Base_SetConfig>
  TIM_TI1_SetConfig(htim->Instance, sConfig->IC1Polarity, TIM_ICSELECTION_TRC, sConfig->IC1Filter);
 8006984:	68ab      	ldr	r3, [r5, #8]
 8006986:	6829      	ldr	r1, [r5, #0]
 8006988:	6820      	ldr	r0, [r4, #0]
 800698a:	2203      	movs	r2, #3
 800698c:	f7ff ffb0 	bl	80068f0 <TIM_TI1_SetConfig>
  htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8006990:	6820      	ldr	r0, [r4, #0]
  htim->Instance->CCMR1 |= sConfig->IC1Prescaler;
 8006992:	686e      	ldr	r6, [r5, #4]
  htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8006994:	6982      	ldr	r2, [r0, #24]
  OC_Config.Pulse = sConfig->Commutation_Delay;
 8006996:	68e9      	ldr	r1, [r5, #12]
  htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8006998:	f022 020c 	bic.w	r2, r2, #12
 800699c:	6182      	str	r2, [r0, #24]
  htim->Instance->CCMR1 |= sConfig->IC1Prescaler;
 800699e:	6983      	ldr	r3, [r0, #24]
 80069a0:	4333      	orrs	r3, r6
 80069a2:	6183      	str	r3, [r0, #24]
  htim->Instance->CR2 |= TIM_CR2_TI1S;
 80069a4:	6843      	ldr	r3, [r0, #4]
 80069a6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80069aa:	6043      	str	r3, [r0, #4]
  htim->Instance->SMCR &= ~TIM_SMCR_TS;
 80069ac:	6883      	ldr	r3, [r0, #8]
  OC_Config.Pulse = sConfig->Commutation_Delay;
 80069ae:	9102      	str	r1, [sp, #8]
  htim->Instance->SMCR &= ~TIM_SMCR_TS;
 80069b0:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 80069b4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80069b8:	6083      	str	r3, [r0, #8]
  htim->Instance->SMCR |= TIM_TS_TI1F_ED;
 80069ba:	6883      	ldr	r3, [r0, #8]
 80069bc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80069c0:	6083      	str	r3, [r0, #8]
  htim->Instance->SMCR &= ~TIM_SMCR_SMS;
 80069c2:	6883      	ldr	r3, [r0, #8]
 80069c4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80069c8:	f023 0307 	bic.w	r3, r3, #7
 80069cc:	6083      	str	r3, [r0, #8]
  htim->Instance->SMCR |= TIM_SLAVEMODE_RESET;
 80069ce:	6883      	ldr	r3, [r0, #8]
 80069d0:	f043 0304 	orr.w	r3, r3, #4
 80069d4:	6083      	str	r3, [r0, #8]
  OC_Config.OCFastMode = TIM_OCFAST_DISABLE;
 80069d6:	2500      	movs	r5, #0
  OC_Config.OCMode = TIM_OCMODE_PWM2;
 80069d8:	2370      	movs	r3, #112	; 0x70
  TIM_OC2_SetConfig(htim->Instance, &OC_Config);
 80069da:	a901      	add	r1, sp, #4
  OC_Config.OCMode = TIM_OCMODE_PWM2;
 80069dc:	9301      	str	r3, [sp, #4]
  OC_Config.OCIdleState = TIM_OCIDLESTATE_RESET;
 80069de:	e9cd 5505 	strd	r5, r5, [sp, #20]
  OC_Config.OCPolarity = TIM_OCPOLARITY_HIGH;
 80069e2:	e9cd 5503 	strd	r5, r5, [sp, #12]
  OC_Config.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80069e6:	9507      	str	r5, [sp, #28]
  TIM_OC2_SetConfig(htim->Instance, &OC_Config);
 80069e8:	f7ff fe54 	bl	8006694 <TIM_OC2_SetConfig>
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 80069ec:	6822      	ldr	r2, [r4, #0]
 80069ee:	6853      	ldr	r3, [r2, #4]
 80069f0:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 80069f4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80069f8:	6053      	str	r3, [r2, #4]
  htim->Instance->CR2 |= TIM_TRGO_OC2REF;
 80069fa:	6851      	ldr	r1, [r2, #4]
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80069fc:	2301      	movs	r3, #1
  htim->Instance->CR2 |= TIM_TRGO_OC2REF;
 80069fe:	f041 0150 	orr.w	r1, r1, #80	; 0x50
  return HAL_OK;
 8006a02:	4628      	mov	r0, r5
  htim->Instance->CR2 |= TIM_TRGO_OC2REF;
 8006a04:	6051      	str	r1, [r2, #4]
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006a06:	f884 3048 	strb.w	r3, [r4, #72]	; 0x48
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8006a0a:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8006a0e:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8006a12:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8006a16:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
  htim->State = HAL_TIM_STATE_READY;
 8006a1a:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
}
 8006a1e:	b008      	add	sp, #32
 8006a20:	bd70      	pop	{r4, r5, r6, pc}
    htim->Lock = HAL_UNLOCKED;
 8006a22:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIMEx_HallSensor_MspInit(htim);
 8006a26:	f7ff ff97 	bl	8006958 <HAL_TIMEx_HallSensor_MspInit>
 8006a2a:	e7a3      	b.n	8006974 <HAL_TIMEx_HallSensor_Init+0x18>
    return HAL_ERROR;
 8006a2c:	2001      	movs	r0, #1
}
 8006a2e:	4770      	bx	lr

08006a30 <HAL_TIMEx_MasterConfigSynchronization>:
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006a30:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8006a34:	2b01      	cmp	r3, #1
 8006a36:	d03c      	beq.n	8006ab2 <HAL_TIMEx_MasterConfigSynchronization+0x82>
{
 8006a38:	b470      	push	{r4, r5, r6}

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006a3a:	6802      	ldr	r2, [r0, #0]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8006a3c:	4c1e      	ldr	r4, [pc, #120]	; (8006ab8 <HAL_TIMEx_MasterConfigSynchronization+0x88>)
  htim->State = HAL_TIM_STATE_BUSY;
 8006a3e:	2302      	movs	r3, #2
 8006a40:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8006a44:	42a2      	cmp	r2, r4
  tmpcr2 = htim->Instance->CR2;
 8006a46:	6853      	ldr	r3, [r2, #4]
  tmpsmcr = htim->Instance->SMCR;
 8006a48:	6895      	ldr	r5, [r2, #8]
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8006a4a:	d026      	beq.n	8006a9a <HAL_TIMEx_MasterConfigSynchronization+0x6a>
 8006a4c:	f504 6400 	add.w	r4, r4, #2048	; 0x800
 8006a50:	42a2      	cmp	r2, r4
 8006a52:	d022      	beq.n	8006a9a <HAL_TIMEx_MasterConfigSynchronization+0x6a>
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006a54:	680c      	ldr	r4, [r1, #0]
  tmpcr2 &= ~TIM_CR2_MMS;
 8006a56:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 8006a5a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006a5e:	4323      	orrs	r3, r4

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006a60:	f1b2 4f80 	cmp.w	r2, #1073741824	; 0x40000000
  htim->Instance->CR2 = tmpcr2;
 8006a64:	6053      	str	r3, [r2, #4]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006a66:	d00a      	beq.n	8006a7e <HAL_TIMEx_MasterConfigSynchronization+0x4e>
 8006a68:	4b14      	ldr	r3, [pc, #80]	; (8006abc <HAL_TIMEx_MasterConfigSynchronization+0x8c>)
 8006a6a:	429a      	cmp	r2, r3
 8006a6c:	d007      	beq.n	8006a7e <HAL_TIMEx_MasterConfigSynchronization+0x4e>
 8006a6e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8006a72:	429a      	cmp	r2, r3
 8006a74:	d003      	beq.n	8006a7e <HAL_TIMEx_MasterConfigSynchronization+0x4e>
 8006a76:	f503 339c 	add.w	r3, r3, #79872	; 0x13800
 8006a7a:	429a      	cmp	r2, r3
 8006a7c:	d104      	bne.n	8006a88 <HAL_TIMEx_MasterConfigSynchronization+0x58>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006a7e:	688b      	ldr	r3, [r1, #8]
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006a80:	f025 0580 	bic.w	r5, r5, #128	; 0x80
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006a84:	431d      	orrs	r5, r3

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006a86:	6095      	str	r5, [r2, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;

  __HAL_UNLOCK(htim);
 8006a88:	2300      	movs	r3, #0
  htim->State = HAL_TIM_STATE_READY;
 8006a8a:	2201      	movs	r2, #1
 8006a8c:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 8006a90:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c

  return HAL_OK;
}
 8006a94:	bc70      	pop	{r4, r5, r6}
  return HAL_OK;
 8006a96:	4618      	mov	r0, r3
}
 8006a98:	4770      	bx	lr
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006a9a:	e9d1 4600 	ldrd	r4, r6, [r1]
    tmpcr2 &= ~TIM_CR2_MMS2;
 8006a9e:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8006aa2:	4333      	orrs	r3, r6
  tmpcr2 &= ~TIM_CR2_MMS;
 8006aa4:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 8006aa8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006aac:	4323      	orrs	r3, r4
  htim->Instance->CR2 = tmpcr2;
 8006aae:	6053      	str	r3, [r2, #4]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006ab0:	e7e5      	b.n	8006a7e <HAL_TIMEx_MasterConfigSynchronization+0x4e>
  __HAL_LOCK(htim);
 8006ab2:	2002      	movs	r0, #2
}
 8006ab4:	4770      	bx	lr
 8006ab6:	bf00      	nop
 8006ab8:	40012c00 	.word	0x40012c00
 8006abc:	40000400 	.word	0x40000400

08006ac0 <HAL_TIMEx_ConfigBreakDeadTime>:
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8006ac0:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8006ac4:	2b01      	cmp	r3, #1
 8006ac6:	d044      	beq.n	8006b52 <HAL_TIMEx_ConfigBreakDeadTime+0x92>
{
 8006ac8:	b430      	push	{r4, r5}
  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8006aca:	e9d1 5302 	ldrd	r5, r3, [r1, #8]
 8006ace:	4602      	mov	r2, r0
 8006ad0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8006ad4:	e9d1 0400 	ldrd	r0, r4, [r1]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8006ad8:	432b      	orrs	r3, r5
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8006ada:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006ade:	4323      	orrs	r3, r4
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8006ae0:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8006ae4:	e9d1 5404 	ldrd	r5, r4, [r1, #16]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8006ae8:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8006aea:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006aee:	432b      	orrs	r3, r5
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8006af0:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8006af4:	6b08      	ldr	r0, [r1, #48]	; 0x30
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8006af6:	698d      	ldr	r5, [r1, #24]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8006af8:	4323      	orrs	r3, r4
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8006afa:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8006afe:	4303      	orrs	r3, r0

  if (IS_TIM_ADVANCED_INSTANCE(htim->Instance))
 8006b00:	4c15      	ldr	r4, [pc, #84]	; (8006b58 <HAL_TIMEx_ConfigBreakDeadTime+0x98>)
 8006b02:	6810      	ldr	r0, [r2, #0]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8006b04:	f423 2370 	bic.w	r3, r3, #983040	; 0xf0000
  if (IS_TIM_ADVANCED_INSTANCE(htim->Instance))
 8006b08:	42a0      	cmp	r0, r4
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8006b0a:	ea43 4305 	orr.w	r3, r3, r5, lsl #16
  if (IS_TIM_ADVANCED_INSTANCE(htim->Instance))
 8006b0e:	d00a      	beq.n	8006b26 <HAL_TIMEx_ConfigBreakDeadTime+0x66>
 8006b10:	f504 6400 	add.w	r4, r4, #2048	; 0x800
 8006b14:	42a0      	cmp	r0, r4
 8006b16:	d006      	beq.n	8006b26 <HAL_TIMEx_ConfigBreakDeadTime+0x66>
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;

  __HAL_UNLOCK(htim);
 8006b18:	2100      	movs	r1, #0
  htim->Instance->BDTR = tmpbdtr;
 8006b1a:	6443      	str	r3, [r0, #68]	; 0x44
  __HAL_UNLOCK(htim);
 8006b1c:	f882 103c 	strb.w	r1, [r2, #60]	; 0x3c

  return HAL_OK;
 8006b20:	4608      	mov	r0, r1
}
 8006b22:	bc30      	pop	{r4, r5}
 8006b24:	4770      	bx	lr
    MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 8006b26:	69cd      	ldr	r5, [r1, #28]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8006b28:	6a8c      	ldr	r4, [r1, #40]	; 0x28
    MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 8006b2a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006b2e:	432b      	orrs	r3, r5
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8006b30:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8006b34:	ea43 5304 	orr.w	r3, r3, r4, lsl #20
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8006b38:	e9d1 5408 	ldrd	r5, r4, [r1, #32]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8006b3c:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8006b40:	432b      	orrs	r3, r5
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8006b42:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
      MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 8006b46:	6ac9      	ldr	r1, [r1, #44]	; 0x2c
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8006b48:	4323      	orrs	r3, r4
      MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 8006b4a:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8006b4e:	430b      	orrs	r3, r1
 8006b50:	e7e2      	b.n	8006b18 <HAL_TIMEx_ConfigBreakDeadTime+0x58>
  __HAL_LOCK(htim);
 8006b52:	2002      	movs	r0, #2
}
 8006b54:	4770      	bx	lr
 8006b56:	bf00      	nop
 8006b58:	40012c00 	.word	0x40012c00

08006b5c <HAL_TIMEx_ConfigBreakInput>:
  assert_param(IS_TIM_BREAKINPUTSOURCE(sBreakInputConfig->Source));
  assert_param(IS_TIM_BREAKINPUTSOURCE_STATE(sBreakInputConfig->Enable));
  assert_param(IS_TIM_BREAKINPUTSOURCE_POLARITY(sBreakInputConfig->Polarity));

  /* Check input state */
  __HAL_LOCK(htim);
 8006b5c:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8006b60:	2b01      	cmp	r3, #1
 8006b62:	d051      	beq.n	8006c08 <HAL_TIMEx_ConfigBreakInput+0xac>

  switch (sBreakInputConfig->Source)
 8006b64:	6813      	ldr	r3, [r2, #0]
 8006b66:	3b01      	subs	r3, #1
 8006b68:	2b0f      	cmp	r3, #15
{
 8006b6a:	b4f0      	push	{r4, r5, r6, r7}
 8006b6c:	d827      	bhi.n	8006bbe <HAL_TIMEx_ConfigBreakInput+0x62>
 8006b6e:	4e28      	ldr	r6, [pc, #160]	; (8006c10 <HAL_TIMEx_ConfigBreakInput+0xb4>)
 8006b70:	4c28      	ldr	r4, [pc, #160]	; (8006c14 <HAL_TIMEx_ConfigBreakInput+0xb8>)
 8006b72:	4f29      	ldr	r7, [pc, #164]	; (8006c18 <HAL_TIMEx_ConfigBreakInput+0xbc>)
 8006b74:	4d29      	ldr	r5, [pc, #164]	; (8006c1c <HAL_TIMEx_ConfigBreakInput+0xc0>)
 8006b76:	f856 6023 	ldr.w	r6, [r6, r3, lsl #2]
 8006b7a:	f854 4023 	ldr.w	r4, [r4, r3, lsl #2]
 8006b7e:	f857 7023 	ldr.w	r7, [r7, r3, lsl #2]
 8006b82:	f855 5023 	ldr.w	r5, [r5, r3, lsl #2]
      bkin_polarity_bitpos = 0U;
      break;
    }
  }

  switch (BreakInput)
 8006b86:	2901      	cmp	r1, #1
 8006b88:	d01f      	beq.n	8006bca <HAL_TIMEx_ConfigBreakInput+0x6e>
 8006b8a:	2902      	cmp	r1, #2
 8006b8c:	d135      	bne.n	8006bfa <HAL_TIMEx_ConfigBreakInput+0x9e>
      break;
    }
    case TIM_BREAKINPUT_BRK2:
    {
      /* Get the TIMx_AF2 register value */
      tmporx = htim->Instance->AF2;
 8006b8e:	6801      	ldr	r1, [r0, #0]

      /* Enable the break input */
      tmporx &= ~bkin_enable_mask;
      tmporx |= (sBreakInputConfig->Enable << bkin_enable_bitpos) & bkin_enable_mask;
 8006b90:	6853      	ldr	r3, [r2, #4]
      tmporx = htim->Instance->AF2;
 8006b92:	f8d1 c064 	ldr.w	ip, [r1, #100]	; 0x64

      /* Set the break input polarity */
      tmporx &= ~bkin_polarity_mask;
      tmporx |= (sBreakInputConfig->Polarity << bkin_polarity_bitpos) & bkin_polarity_mask;
 8006b96:	6892      	ldr	r2, [r2, #8]
      tmporx |= (sBreakInputConfig->Enable << bkin_enable_bitpos) & bkin_enable_mask;
 8006b98:	40bb      	lsls	r3, r7
 8006b9a:	ea83 030c 	eor.w	r3, r3, ip
 8006b9e:	4033      	ands	r3, r6
 8006ba0:	ea83 030c 	eor.w	r3, r3, ip
      tmporx |= (sBreakInputConfig->Polarity << bkin_polarity_bitpos) & bkin_polarity_mask;
 8006ba4:	fa02 f505 	lsl.w	r5, r2, r5
 8006ba8:	405d      	eors	r5, r3
 8006baa:	402c      	ands	r4, r5
 8006bac:	4063      	eors	r3, r4
    default:
      status = HAL_ERROR;
      break;
  }

  __HAL_UNLOCK(htim);
 8006bae:	2200      	movs	r2, #0
      htim->Instance->AF2 = tmporx;
 8006bb0:	664b      	str	r3, [r1, #100]	; 0x64
  __HAL_UNLOCK(htim);
 8006bb2:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
  HAL_StatusTypeDef status = HAL_OK;
 8006bb6:	2300      	movs	r3, #0

  return status;
}
 8006bb8:	4618      	mov	r0, r3
 8006bba:	bcf0      	pop	{r4, r5, r6, r7}
 8006bbc:	4770      	bx	lr
  switch (sBreakInputConfig->Source)
 8006bbe:	2500      	movs	r5, #0
  switch (BreakInput)
 8006bc0:	2901      	cmp	r1, #1
  switch (sBreakInputConfig->Source)
 8006bc2:	462f      	mov	r7, r5
 8006bc4:	462c      	mov	r4, r5
 8006bc6:	462e      	mov	r6, r5
  switch (BreakInput)
 8006bc8:	d1df      	bne.n	8006b8a <HAL_TIMEx_ConfigBreakInput+0x2e>
      tmporx = htim->Instance->AF1;
 8006bca:	6801      	ldr	r1, [r0, #0]
      tmporx |= (sBreakInputConfig->Enable << bkin_enable_bitpos) & bkin_enable_mask;
 8006bcc:	6853      	ldr	r3, [r2, #4]
      tmporx = htim->Instance->AF1;
 8006bce:	f8d1 c060 	ldr.w	ip, [r1, #96]	; 0x60
      tmporx |= (sBreakInputConfig->Polarity << bkin_polarity_bitpos) & bkin_polarity_mask;
 8006bd2:	6892      	ldr	r2, [r2, #8]
      tmporx |= (sBreakInputConfig->Enable << bkin_enable_bitpos) & bkin_enable_mask;
 8006bd4:	40bb      	lsls	r3, r7
 8006bd6:	ea83 030c 	eor.w	r3, r3, ip
 8006bda:	4033      	ands	r3, r6
 8006bdc:	ea83 030c 	eor.w	r3, r3, ip
      tmporx |= (sBreakInputConfig->Polarity << bkin_polarity_bitpos) & bkin_polarity_mask;
 8006be0:	fa02 f505 	lsl.w	r5, r2, r5
 8006be4:	405d      	eors	r5, r3
 8006be6:	402c      	ands	r4, r5
 8006be8:	4063      	eors	r3, r4
  __HAL_UNLOCK(htim);
 8006bea:	2200      	movs	r2, #0
      htim->Instance->AF1 = tmporx;
 8006bec:	660b      	str	r3, [r1, #96]	; 0x60
  __HAL_UNLOCK(htim);
 8006bee:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
  HAL_StatusTypeDef status = HAL_OK;
 8006bf2:	2300      	movs	r3, #0
}
 8006bf4:	4618      	mov	r0, r3
 8006bf6:	bcf0      	pop	{r4, r5, r6, r7}
 8006bf8:	4770      	bx	lr
  __HAL_UNLOCK(htim);
 8006bfa:	2200      	movs	r2, #0
 8006bfc:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
  switch (BreakInput)
 8006c00:	2301      	movs	r3, #1
}
 8006c02:	4618      	mov	r0, r3
 8006c04:	bcf0      	pop	{r4, r5, r6, r7}
 8006c06:	4770      	bx	lr
  __HAL_LOCK(htim);
 8006c08:	2302      	movs	r3, #2
}
 8006c0a:	4618      	mov	r0, r3
 8006c0c:	4770      	bx	lr
 8006c0e:	bf00      	nop
 8006c10:	080097d0 	.word	0x080097d0
 8006c14:	08009810 	.word	0x08009810
 8006c18:	08009850 	.word	0x08009850
 8006c1c:	08009890 	.word	0x08009890

08006c20 <UART_SetConfig>:
  uint32_t pclk;

  /* Check the parameters */
  assert_param(IS_UART_BAUDRATE(huart->Init.BaudRate));
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  if (UART_INSTANCE_LOWPOWER(huart))
 8006c20:	6803      	ldr	r3, [r0, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006c22:	6882      	ldr	r2, [r0, #8]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006c24:	49aa      	ldr	r1, [pc, #680]	; (8006ed0 <UART_SetConfig+0x2b0>)
{
 8006c26:	b570      	push	{r4, r5, r6, lr}
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006c28:	6905      	ldr	r5, [r0, #16]
 8006c2a:	6946      	ldr	r6, [r0, #20]
{
 8006c2c:	4604      	mov	r4, r0
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006c2e:	432a      	orrs	r2, r5
 8006c30:	69c0      	ldr	r0, [r0, #28]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006c32:	681d      	ldr	r5, [r3, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006c34:	4332      	orrs	r2, r6
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006c36:	4029      	ands	r1, r5
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006c38:	4302      	orrs	r2, r0
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006c3a:	430a      	orrs	r2, r1
 8006c3c:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006c3e:	685a      	ldr	r2, [r3, #4]
 8006c40:	68e5      	ldr	r5, [r4, #12]
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8006c42:	49a4      	ldr	r1, [pc, #656]	; (8006ed4 <UART_SetConfig+0x2b4>)
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8006c44:	69a6      	ldr	r6, [r4, #24]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006c46:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 8006c4a:	432a      	orrs	r2, r5
 8006c4c:	605a      	str	r2, [r3, #4]
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8006c4e:	428b      	cmp	r3, r1
  {
    tmpreg |= huart->Init.OneBitSampling;
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006c50:	6899      	ldr	r1, [r3, #8]
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8006c52:	f000 80aa 	beq.w	8006daa <UART_SetConfig+0x18a>

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8006c56:	e9d4 2508 	ldrd	r2, r5, [r4, #32]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006c5a:	f021 416e 	bic.w	r1, r1, #3992977408	; 0xee000000
 8006c5e:	f421 6130 	bic.w	r1, r1, #2816	; 0xb00
    tmpreg |= huart->Init.OneBitSampling;
 8006c62:	4332      	orrs	r2, r6
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006c64:	430a      	orrs	r2, r1
 8006c66:	609a      	str	r2, [r3, #8]
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8006c68:	6ada      	ldr	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006c6a:	499b      	ldr	r1, [pc, #620]	; (8006ed8 <UART_SetConfig+0x2b8>)
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8006c6c:	f022 020f 	bic.w	r2, r2, #15
 8006c70:	432a      	orrs	r2, r5
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006c72:	428b      	cmp	r3, r1
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8006c74:	62da      	str	r2, [r3, #44]	; 0x2c
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006c76:	d012      	beq.n	8006c9e <UART_SetConfig+0x7e>
 8006c78:	4a98      	ldr	r2, [pc, #608]	; (8006edc <UART_SetConfig+0x2bc>)
 8006c7a:	4293      	cmp	r3, r2
 8006c7c:	d022      	beq.n	8006cc4 <UART_SetConfig+0xa4>
 8006c7e:	4a98      	ldr	r2, [pc, #608]	; (8006ee0 <UART_SetConfig+0x2c0>)
 8006c80:	4293      	cmp	r3, r2
 8006c82:	f000 80fe 	beq.w	8006e82 <UART_SetConfig+0x262>
 8006c86:	4a97      	ldr	r2, [pc, #604]	; (8006ee4 <UART_SetConfig+0x2c4>)
 8006c88:	4293      	cmp	r3, r2
 8006c8a:	f000 80dc 	beq.w	8006e46 <UART_SetConfig+0x226>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
        break;
      default:
        pclk = 0U;
        ret = HAL_ERROR;
 8006c8e:	2001      	movs	r0, #1
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
 8006c90:	f04f 1201 	mov.w	r2, #65537	; 0x10001

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8006c94:	2300      	movs	r3, #0
  huart->TxISR = NULL;
 8006c96:	e9c4 331c 	strd	r3, r3, [r4, #112]	; 0x70
  huart->NbRxDataToProcess = 1;
 8006c9a:	66a2      	str	r2, [r4, #104]	; 0x68

  return ret;
}
 8006c9c:	bd70      	pop	{r4, r5, r6, pc}
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006c9e:	4b92      	ldr	r3, [pc, #584]	; (8006ee8 <UART_SetConfig+0x2c8>)
 8006ca0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006ca4:	f003 0303 	and.w	r3, r3, #3
 8006ca8:	3b01      	subs	r3, #1
 8006caa:	2b02      	cmp	r3, #2
 8006cac:	f240 80e3 	bls.w	8006e76 <UART_SetConfig+0x256>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006cb0:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 8006cb4:	f000 80f9 	beq.w	8006eaa <UART_SetConfig+0x28a>
        pclk = HAL_RCC_GetPCLK2Freq();
 8006cb8:	f7fe fff8 	bl	8005cac <HAL_RCC_GetPCLK2Freq>
    if (pclk != 0U)
 8006cbc:	2800      	cmp	r0, #0
 8006cbe:	d072      	beq.n	8006da6 <UART_SetConfig+0x186>
 8006cc0:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8006cc2:	e028      	b.n	8006d16 <UART_SetConfig+0xf6>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006cc4:	4b88      	ldr	r3, [pc, #544]	; (8006ee8 <UART_SetConfig+0x2c8>)
 8006cc6:	4a89      	ldr	r2, [pc, #548]	; (8006eec <UART_SetConfig+0x2cc>)
 8006cc8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006ccc:	f003 030c 	and.w	r3, r3, #12
 8006cd0:	5cd3      	ldrb	r3, [r2, r3]
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006cd2:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 8006cd6:	d034      	beq.n	8006d42 <UART_SetConfig+0x122>
    switch (clocksource)
 8006cd8:	2b08      	cmp	r3, #8
 8006cda:	d8d8      	bhi.n	8006c8e <UART_SetConfig+0x6e>
 8006cdc:	a201      	add	r2, pc, #4	; (adr r2, 8006ce4 <UART_SetConfig+0xc4>)
 8006cde:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006ce2:	bf00      	nop
 8006ce4:	08006e71 	.word	0x08006e71
 8006ce8:	08006cb9 	.word	0x08006cb9
 8006cec:	08006d3f 	.word	0x08006d3f
 8006cf0:	08006c8f 	.word	0x08006c8f
 8006cf4:	08006e65 	.word	0x08006e65
 8006cf8:	08006c8f 	.word	0x08006c8f
 8006cfc:	08006c8f 	.word	0x08006c8f
 8006d00:	08006c8f 	.word	0x08006c8f
 8006d04:	08006d13 	.word	0x08006d13
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006d08:	2b30      	cmp	r3, #48	; 0x30
 8006d0a:	d1c0      	bne.n	8006c8e <UART_SetConfig+0x6e>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006d0c:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 8006d10:	d02f      	beq.n	8006d72 <UART_SetConfig+0x152>
 8006d12:	f44f 4000 	mov.w	r0, #32768	; 0x8000
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006d16:	6862      	ldr	r2, [r4, #4]
 8006d18:	4b75      	ldr	r3, [pc, #468]	; (8006ef0 <UART_SetConfig+0x2d0>)
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006d1a:	f64f 71ef 	movw	r1, #65519	; 0xffef
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006d1e:	f833 3015 	ldrh.w	r3, [r3, r5, lsl #1]
 8006d22:	fbb0 f0f3 	udiv	r0, r0, r3
 8006d26:	eb00 0352 	add.w	r3, r0, r2, lsr #1
 8006d2a:	fbb3 f3f2 	udiv	r3, r3, r2
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006d2e:	f1a3 0210 	sub.w	r2, r3, #16
 8006d32:	428a      	cmp	r2, r1
 8006d34:	d8ab      	bhi.n	8006c8e <UART_SetConfig+0x6e>
        huart->Instance->BRR = (uint16_t)usartdiv;
 8006d36:	6822      	ldr	r2, [r4, #0]
 8006d38:	2000      	movs	r0, #0
 8006d3a:	60d3      	str	r3, [r2, #12]
 8006d3c:	e7a8      	b.n	8006c90 <UART_SetConfig+0x70>
        pclk = (uint32_t) HSI_VALUE;
 8006d3e:	486d      	ldr	r0, [pc, #436]	; (8006ef4 <UART_SetConfig+0x2d4>)
 8006d40:	e7e9      	b.n	8006d16 <UART_SetConfig+0xf6>
    switch (clocksource)
 8006d42:	2b08      	cmp	r3, #8
 8006d44:	d8a3      	bhi.n	8006c8e <UART_SetConfig+0x6e>
 8006d46:	a201      	add	r2, pc, #4	; (adr r2, 8006d4c <UART_SetConfig+0x12c>)
 8006d48:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006d4c:	08006ebf 	.word	0x08006ebf
 8006d50:	08006eab 	.word	0x08006eab
 8006d54:	08006d71 	.word	0x08006d71
 8006d58:	08006c8f 	.word	0x08006c8f
 8006d5c:	08006eb9 	.word	0x08006eb9
 8006d60:	08006c8f 	.word	0x08006c8f
 8006d64:	08006c8f 	.word	0x08006c8f
 8006d68:	08006c8f 	.word	0x08006c8f
 8006d6c:	08006d73 	.word	0x08006d73
        pclk = (uint32_t) HSI_VALUE;
 8006d70:	4860      	ldr	r0, [pc, #384]	; (8006ef4 <UART_SetConfig+0x2d4>)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006d72:	6862      	ldr	r2, [r4, #4]
 8006d74:	495e      	ldr	r1, [pc, #376]	; (8006ef0 <UART_SetConfig+0x2d0>)
 8006d76:	0853      	lsrs	r3, r2, #1
 8006d78:	f831 1015 	ldrh.w	r1, [r1, r5, lsl #1]
 8006d7c:	fbb0 f0f1 	udiv	r0, r0, r1
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006d80:	f64f 71ef 	movw	r1, #65519	; 0xffef
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006d84:	eb03 0040 	add.w	r0, r3, r0, lsl #1
 8006d88:	fbb0 f0f2 	udiv	r0, r0, r2
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006d8c:	f1a0 0310 	sub.w	r3, r0, #16
 8006d90:	428b      	cmp	r3, r1
 8006d92:	f63f af7c 	bhi.w	8006c8e <UART_SetConfig+0x6e>
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8006d96:	f020 030f 	bic.w	r3, r0, #15
        huart->Instance->BRR = brrtemp;
 8006d9a:	6822      	ldr	r2, [r4, #0]
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8006d9c:	b29b      	uxth	r3, r3
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8006d9e:	f3c0 0042 	ubfx	r0, r0, #1, #3
        huart->Instance->BRR = brrtemp;
 8006da2:	4318      	orrs	r0, r3
 8006da4:	60d0      	str	r0, [r2, #12]
 8006da6:	2000      	movs	r0, #0
 8006da8:	e772      	b.n	8006c90 <UART_SetConfig+0x70>
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006daa:	f021 416e 	bic.w	r1, r1, #3992977408	; 0xee000000
 8006dae:	f421 6130 	bic.w	r1, r1, #2816	; 0xb00
 8006db2:	4331      	orrs	r1, r6
 8006db4:	6099      	str	r1, [r3, #8]
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8006db6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006db8:	6a61      	ldr	r1, [r4, #36]	; 0x24
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006dba:	484b      	ldr	r0, [pc, #300]	; (8006ee8 <UART_SetConfig+0x2c8>)
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8006dbc:	f022 020f 	bic.w	r2, r2, #15
 8006dc0:	430a      	orrs	r2, r1
 8006dc2:	62da      	str	r2, [r3, #44]	; 0x2c
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006dc4:	f8d0 3088 	ldr.w	r3, [r0, #136]	; 0x88
 8006dc8:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8006dcc:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006dd0:	d069      	beq.n	8006ea6 <UART_SetConfig+0x286>
 8006dd2:	d80b      	bhi.n	8006dec <UART_SetConfig+0x1cc>
 8006dd4:	2b00      	cmp	r3, #0
 8006dd6:	d051      	beq.n	8006e7c <UART_SetConfig+0x25c>
 8006dd8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006ddc:	f47f af57 	bne.w	8006c8e <UART_SetConfig+0x6e>
        pclk = HAL_RCC_GetSysClockFreq();
 8006de0:	f7fe fe02 	bl	80059e8 <HAL_RCC_GetSysClockFreq>
    if (pclk != 0U)
 8006de4:	2800      	cmp	r0, #0
 8006de6:	d0de      	beq.n	8006da6 <UART_SetConfig+0x186>
 8006de8:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8006dea:	e005      	b.n	8006df8 <UART_SetConfig+0x1d8>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006dec:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8006df0:	f47f af4d 	bne.w	8006c8e <UART_SetConfig+0x6e>
        pclk = (uint32_t) LSE_VALUE;
 8006df4:	f44f 4000 	mov.w	r0, #32768	; 0x8000
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8006df8:	6865      	ldr	r5, [r4, #4]
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8006dfa:	4b3d      	ldr	r3, [pc, #244]	; (8006ef0 <UART_SetConfig+0x2d0>)
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8006dfc:	eb05 0645 	add.w	r6, r5, r5, lsl #1
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8006e00:	f833 2011 	ldrh.w	r2, [r3, r1, lsl #1]
 8006e04:	fbb0 f3f2 	udiv	r3, r0, r2
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8006e08:	429e      	cmp	r6, r3
 8006e0a:	f63f af40 	bhi.w	8006c8e <UART_SetConfig+0x6e>
 8006e0e:	ebb3 3f05 	cmp.w	r3, r5, lsl #12
 8006e12:	f63f af3c 	bhi.w	8006c8e <UART_SetConfig+0x6e>
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006e16:	2300      	movs	r3, #0
 8006e18:	2100      	movs	r1, #0
 8006e1a:	f7f9 f9fd 	bl	8000218 <__aeabi_uldivmod>
 8006e1e:	020b      	lsls	r3, r1, #8
 8006e20:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8006e24:	0202      	lsls	r2, r0, #8
 8006e26:	0868      	lsrs	r0, r5, #1
 8006e28:	1810      	adds	r0, r2, r0
 8006e2a:	f143 0100 	adc.w	r1, r3, #0
 8006e2e:	462a      	mov	r2, r5
 8006e30:	2300      	movs	r3, #0
 8006e32:	f7f9 f9f1 	bl	8000218 <__aeabi_uldivmod>
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8006e36:	4a30      	ldr	r2, [pc, #192]	; (8006ef8 <UART_SetConfig+0x2d8>)
 8006e38:	f5a0 7140 	sub.w	r1, r0, #768	; 0x300
 8006e3c:	4291      	cmp	r1, r2
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006e3e:	4603      	mov	r3, r0
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8006e40:	f63f af25 	bhi.w	8006c8e <UART_SetConfig+0x6e>
 8006e44:	e777      	b.n	8006d36 <UART_SetConfig+0x116>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006e46:	4b28      	ldr	r3, [pc, #160]	; (8006ee8 <UART_SetConfig+0x2c8>)
 8006e48:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006e4c:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8006e50:	2b80      	cmp	r3, #128	; 0x80
 8006e52:	d037      	beq.n	8006ec4 <UART_SetConfig+0x2a4>
 8006e54:	d823      	bhi.n	8006e9e <UART_SetConfig+0x27e>
 8006e56:	b143      	cbz	r3, 8006e6a <UART_SetConfig+0x24a>
 8006e58:	2b40      	cmp	r3, #64	; 0x40
 8006e5a:	f47f af18 	bne.w	8006c8e <UART_SetConfig+0x6e>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006e5e:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 8006e62:	d029      	beq.n	8006eb8 <UART_SetConfig+0x298>
        pclk = HAL_RCC_GetSysClockFreq();
 8006e64:	f7fe fdc0 	bl	80059e8 <HAL_RCC_GetSysClockFreq>
        break;
 8006e68:	e728      	b.n	8006cbc <UART_SetConfig+0x9c>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006e6a:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 8006e6e:	d026      	beq.n	8006ebe <UART_SetConfig+0x29e>
        pclk = HAL_RCC_GetPCLK1Freq();
 8006e70:	f7fe ff0a 	bl	8005c88 <HAL_RCC_GetPCLK1Freq>
        break;
 8006e74:	e722      	b.n	8006cbc <UART_SetConfig+0x9c>
 8006e76:	4a21      	ldr	r2, [pc, #132]	; (8006efc <UART_SetConfig+0x2dc>)
 8006e78:	5cd3      	ldrb	r3, [r2, r3]
  if (UART_INSTANCE_LOWPOWER(huart))
 8006e7a:	e72a      	b.n	8006cd2 <UART_SetConfig+0xb2>
        pclk = HAL_RCC_GetPCLK1Freq();
 8006e7c:	f7fe ff04 	bl	8005c88 <HAL_RCC_GetPCLK1Freq>
        break;
 8006e80:	e7b0      	b.n	8006de4 <UART_SetConfig+0x1c4>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006e82:	4b19      	ldr	r3, [pc, #100]	; (8006ee8 <UART_SetConfig+0x2c8>)
 8006e84:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006e88:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8006e8c:	2b20      	cmp	r3, #32
 8006e8e:	d019      	beq.n	8006ec4 <UART_SetConfig+0x2a4>
 8006e90:	f63f af3a 	bhi.w	8006d08 <UART_SetConfig+0xe8>
 8006e94:	2b00      	cmp	r3, #0
 8006e96:	d0e8      	beq.n	8006e6a <UART_SetConfig+0x24a>
 8006e98:	2b10      	cmp	r3, #16
 8006e9a:	d0e0      	beq.n	8006e5e <UART_SetConfig+0x23e>
 8006e9c:	e6f7      	b.n	8006c8e <UART_SetConfig+0x6e>
 8006e9e:	2bc0      	cmp	r3, #192	; 0xc0
 8006ea0:	f43f af34 	beq.w	8006d0c <UART_SetConfig+0xec>
 8006ea4:	e6f3      	b.n	8006c8e <UART_SetConfig+0x6e>
 8006ea6:	4813      	ldr	r0, [pc, #76]	; (8006ef4 <UART_SetConfig+0x2d4>)
 8006ea8:	e7a6      	b.n	8006df8 <UART_SetConfig+0x1d8>
        pclk = HAL_RCC_GetPCLK2Freq();
 8006eaa:	f7fe feff 	bl	8005cac <HAL_RCC_GetPCLK2Freq>
    if (pclk != 0U)
 8006eae:	2800      	cmp	r0, #0
 8006eb0:	f43f af79 	beq.w	8006da6 <UART_SetConfig+0x186>
 8006eb4:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8006eb6:	e75c      	b.n	8006d72 <UART_SetConfig+0x152>
        pclk = HAL_RCC_GetSysClockFreq();
 8006eb8:	f7fe fd96 	bl	80059e8 <HAL_RCC_GetSysClockFreq>
        break;
 8006ebc:	e7f7      	b.n	8006eae <UART_SetConfig+0x28e>
        pclk = HAL_RCC_GetPCLK1Freq();
 8006ebe:	f7fe fee3 	bl	8005c88 <HAL_RCC_GetPCLK1Freq>
        break;
 8006ec2:	e7f4      	b.n	8006eae <UART_SetConfig+0x28e>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006ec4:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
        pclk = (uint32_t) HSI_VALUE;
 8006ec8:	480a      	ldr	r0, [pc, #40]	; (8006ef4 <UART_SetConfig+0x2d4>)
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006eca:	f47f af24 	bne.w	8006d16 <UART_SetConfig+0xf6>
 8006ece:	e750      	b.n	8006d72 <UART_SetConfig+0x152>
 8006ed0:	cfff69f3 	.word	0xcfff69f3
 8006ed4:	40008000 	.word	0x40008000
 8006ed8:	40013800 	.word	0x40013800
 8006edc:	40004400 	.word	0x40004400
 8006ee0:	40004800 	.word	0x40004800
 8006ee4:	40004c00 	.word	0x40004c00
 8006ee8:	40021000 	.word	0x40021000
 8006eec:	080098d4 	.word	0x080098d4
 8006ef0:	080098e4 	.word	0x080098e4
 8006ef4:	00f42400 	.word	0x00f42400
 8006ef8:	000ffcff 	.word	0x000ffcff
 8006efc:	080098d0 	.word	0x080098d0

08006f00 <UART_AdvFeatureConfig>:
{
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8006f00:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8006f02:	07da      	lsls	r2, r3, #31
{
 8006f04:	b410      	push	{r4}
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8006f06:	d506      	bpl.n	8006f16 <UART_AdvFeatureConfig+0x16>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8006f08:	6801      	ldr	r1, [r0, #0]
 8006f0a:	6ac4      	ldr	r4, [r0, #44]	; 0x2c
 8006f0c:	684a      	ldr	r2, [r1, #4]
 8006f0e:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 8006f12:	4322      	orrs	r2, r4
 8006f14:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8006f16:	079c      	lsls	r4, r3, #30
 8006f18:	d506      	bpl.n	8006f28 <UART_AdvFeatureConfig+0x28>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8006f1a:	6801      	ldr	r1, [r0, #0]
 8006f1c:	6b04      	ldr	r4, [r0, #48]	; 0x30
 8006f1e:	684a      	ldr	r2, [r1, #4]
 8006f20:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8006f24:	4322      	orrs	r2, r4
 8006f26:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8006f28:	0759      	lsls	r1, r3, #29
 8006f2a:	d506      	bpl.n	8006f3a <UART_AdvFeatureConfig+0x3a>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8006f2c:	6801      	ldr	r1, [r0, #0]
 8006f2e:	6b44      	ldr	r4, [r0, #52]	; 0x34
 8006f30:	684a      	ldr	r2, [r1, #4]
 8006f32:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8006f36:	4322      	orrs	r2, r4
 8006f38:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8006f3a:	071a      	lsls	r2, r3, #28
 8006f3c:	d506      	bpl.n	8006f4c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8006f3e:	6801      	ldr	r1, [r0, #0]
 8006f40:	6b84      	ldr	r4, [r0, #56]	; 0x38
 8006f42:	684a      	ldr	r2, [r1, #4]
 8006f44:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8006f48:	4322      	orrs	r2, r4
 8006f4a:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8006f4c:	06dc      	lsls	r4, r3, #27
 8006f4e:	d506      	bpl.n	8006f5e <UART_AdvFeatureConfig+0x5e>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8006f50:	6801      	ldr	r1, [r0, #0]
 8006f52:	6bc4      	ldr	r4, [r0, #60]	; 0x3c
 8006f54:	688a      	ldr	r2, [r1, #8]
 8006f56:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8006f5a:	4322      	orrs	r2, r4
 8006f5c:	608a      	str	r2, [r1, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8006f5e:	0699      	lsls	r1, r3, #26
 8006f60:	d506      	bpl.n	8006f70 <UART_AdvFeatureConfig+0x70>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8006f62:	6801      	ldr	r1, [r0, #0]
 8006f64:	6c04      	ldr	r4, [r0, #64]	; 0x40
 8006f66:	688a      	ldr	r2, [r1, #8]
 8006f68:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8006f6c:	4322      	orrs	r2, r4
 8006f6e:	608a      	str	r2, [r1, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8006f70:	065a      	lsls	r2, r3, #25
 8006f72:	d509      	bpl.n	8006f88 <UART_AdvFeatureConfig+0x88>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8006f74:	6801      	ldr	r1, [r0, #0]
 8006f76:	6c44      	ldr	r4, [r0, #68]	; 0x44
 8006f78:	684a      	ldr	r2, [r1, #4]
 8006f7a:	f422 1280 	bic.w	r2, r2, #1048576	; 0x100000
 8006f7e:	4322      	orrs	r2, r4
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8006f80:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8006f84:	604a      	str	r2, [r1, #4]
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8006f86:	d00b      	beq.n	8006fa0 <UART_AdvFeatureConfig+0xa0>
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8006f88:	061b      	lsls	r3, r3, #24
 8006f8a:	d506      	bpl.n	8006f9a <UART_AdvFeatureConfig+0x9a>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8006f8c:	6802      	ldr	r2, [r0, #0]
 8006f8e:	6cc1      	ldr	r1, [r0, #76]	; 0x4c
 8006f90:	6853      	ldr	r3, [r2, #4]
 8006f92:	f423 2300 	bic.w	r3, r3, #524288	; 0x80000
 8006f96:	430b      	orrs	r3, r1
 8006f98:	6053      	str	r3, [r2, #4]
  }
}
 8006f9a:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006f9e:	4770      	bx	lr
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8006fa0:	684a      	ldr	r2, [r1, #4]
 8006fa2:	6c84      	ldr	r4, [r0, #72]	; 0x48
 8006fa4:	f422 02c0 	bic.w	r2, r2, #6291456	; 0x600000
 8006fa8:	4322      	orrs	r2, r4
 8006faa:	604a      	str	r2, [r1, #4]
 8006fac:	e7ec      	b.n	8006f88 <UART_AdvFeatureConfig+0x88>
 8006fae:	bf00      	nop

08006fb0 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8006fb0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006fb4:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8006fb8:	6804      	ldr	r4, [r0, #0]
 8006fba:	4607      	mov	r7, r0
 8006fbc:	460e      	mov	r6, r1
 8006fbe:	4615      	mov	r5, r2
 8006fc0:	4699      	mov	r9, r3
 8006fc2:	f1b8 3fff 	cmp.w	r8, #4294967295
 8006fc6:	d10a      	bne.n	8006fde <UART_WaitOnFlagUntilTimeout+0x2e>
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006fc8:	69e3      	ldr	r3, [r4, #28]
 8006fca:	ea36 0303 	bics.w	r3, r6, r3
 8006fce:	bf0c      	ite	eq
 8006fd0:	2301      	moveq	r3, #1
 8006fd2:	2300      	movne	r3, #0
 8006fd4:	429d      	cmp	r5, r3
 8006fd6:	d0f7      	beq.n	8006fc8 <UART_WaitOnFlagUntilTimeout+0x18>
          return HAL_TIMEOUT;
        }
      }
    }
  }
  return HAL_OK;
 8006fd8:	2000      	movs	r0, #0
}
 8006fda:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006fde:	69e3      	ldr	r3, [r4, #28]
 8006fe0:	ea36 0303 	bics.w	r3, r6, r3
 8006fe4:	bf0c      	ite	eq
 8006fe6:	2301      	moveq	r3, #1
 8006fe8:	2300      	movne	r3, #0
 8006fea:	42ab      	cmp	r3, r5
 8006fec:	d1f4      	bne.n	8006fd8 <UART_WaitOnFlagUntilTimeout+0x28>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006fee:	f7fc feef 	bl	8003dd0 <HAL_GetTick>
 8006ff2:	eba0 0009 	sub.w	r0, r0, r9
 8006ff6:	4540      	cmp	r0, r8
 8006ff8:	d833      	bhi.n	8007062 <UART_WaitOnFlagUntilTimeout+0xb2>
 8006ffa:	f1b8 0f00 	cmp.w	r8, #0
 8006ffe:	d030      	beq.n	8007062 <UART_WaitOnFlagUntilTimeout+0xb2>
      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8007000:	683c      	ldr	r4, [r7, #0]
 8007002:	6823      	ldr	r3, [r4, #0]
 8007004:	0759      	lsls	r1, r3, #29
 8007006:	4622      	mov	r2, r4
 8007008:	d5db      	bpl.n	8006fc2 <UART_WaitOnFlagUntilTimeout+0x12>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800700a:	69e3      	ldr	r3, [r4, #28]
 800700c:	051b      	lsls	r3, r3, #20
 800700e:	d5d8      	bpl.n	8006fc2 <UART_WaitOnFlagUntilTimeout+0x12>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007010:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8007014:	6223      	str	r3, [r4, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007016:	e854 3f00 	ldrex	r3, [r4]
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 800701a:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800701e:	e844 3100 	strex	r1, r3, [r4]
 8007022:	b139      	cbz	r1, 8007034 <UART_WaitOnFlagUntilTimeout+0x84>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007024:	e852 3f00 	ldrex	r3, [r2]
 8007028:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800702c:	e842 3100 	strex	r1, r3, [r2]
 8007030:	2900      	cmp	r1, #0
 8007032:	d1f7      	bne.n	8007024 <UART_WaitOnFlagUntilTimeout+0x74>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007034:	f102 0308 	add.w	r3, r2, #8
 8007038:	e853 3f00 	ldrex	r3, [r3]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800703c:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007040:	f102 0008 	add.w	r0, r2, #8
 8007044:	e840 3100 	strex	r1, r3, [r0]
 8007048:	2900      	cmp	r1, #0
 800704a:	d1f3      	bne.n	8007034 <UART_WaitOnFlagUntilTimeout+0x84>
          huart->gState = HAL_UART_STATE_READY;
 800704c:	2320      	movs	r3, #32
 800704e:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
          __HAL_UNLOCK(huart);
 8007052:	f887 1080 	strb.w	r1, [r7, #128]	; 0x80
          huart->RxState = HAL_UART_STATE_READY;
 8007056:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
          return HAL_TIMEOUT;
 800705a:	2003      	movs	r0, #3
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800705c:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
          return HAL_TIMEOUT;
 8007060:	e7bb      	b.n	8006fda <UART_WaitOnFlagUntilTimeout+0x2a>
 8007062:	683a      	ldr	r2, [r7, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007064:	e852 3f00 	ldrex	r3, [r2]
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8007068:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800706c:	e842 3100 	strex	r1, r3, [r2]
 8007070:	2900      	cmp	r1, #0
 8007072:	d1f7      	bne.n	8007064 <UART_WaitOnFlagUntilTimeout+0xb4>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007074:	f102 0308 	add.w	r3, r2, #8
 8007078:	e853 3f00 	ldrex	r3, [r3]
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800707c:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007080:	f102 0008 	add.w	r0, r2, #8
 8007084:	e840 3100 	strex	r1, r3, [r0]
 8007088:	2900      	cmp	r1, #0
 800708a:	d1f3      	bne.n	8007074 <UART_WaitOnFlagUntilTimeout+0xc4>
        huart->gState = HAL_UART_STATE_READY;
 800708c:	2320      	movs	r3, #32
 800708e:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
        __HAL_UNLOCK(huart);
 8007092:	f887 1080 	strb.w	r1, [r7, #128]	; 0x80
        return HAL_TIMEOUT;
 8007096:	2003      	movs	r0, #3
        huart->RxState = HAL_UART_STATE_READY;
 8007098:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
        return HAL_TIMEOUT;
 800709c:	e79d      	b.n	8006fda <UART_WaitOnFlagUntilTimeout+0x2a>
 800709e:	bf00      	nop

080070a0 <HAL_UART_Init>:
  if (huart == NULL)
 80070a0:	2800      	cmp	r0, #0
 80070a2:	d066      	beq.n	8007172 <HAL_UART_Init+0xd2>
{
 80070a4:	b570      	push	{r4, r5, r6, lr}
  if (huart->gState == HAL_UART_STATE_RESET)
 80070a6:	f8d0 3084 	ldr.w	r3, [r0, #132]	; 0x84
{
 80070aa:	b082      	sub	sp, #8
 80070ac:	4604      	mov	r4, r0
  if (huart->gState == HAL_UART_STATE_RESET)
 80070ae:	2b00      	cmp	r3, #0
 80070b0:	d04c      	beq.n	800714c <HAL_UART_Init+0xac>
  __HAL_UART_DISABLE(huart);
 80070b2:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 80070b4:	2324      	movs	r3, #36	; 0x24
 80070b6:	f8c4 3084 	str.w	r3, [r4, #132]	; 0x84
  __HAL_UART_DISABLE(huart);
 80070ba:	6813      	ldr	r3, [r2, #0]
 80070bc:	f023 0301 	bic.w	r3, r3, #1
 80070c0:	6013      	str	r3, [r2, #0]
  if (UART_SetConfig(huart) == HAL_ERROR)
 80070c2:	4620      	mov	r0, r4
 80070c4:	f7ff fdac 	bl	8006c20 <UART_SetConfig>
 80070c8:	2801      	cmp	r0, #1
 80070ca:	d03c      	beq.n	8007146 <HAL_UART_Init+0xa6>
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80070cc:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80070ce:	2b00      	cmp	r3, #0
 80070d0:	d135      	bne.n	800713e <HAL_UART_Init+0x9e>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80070d2:	6823      	ldr	r3, [r4, #0]
 80070d4:	685a      	ldr	r2, [r3, #4]
 80070d6:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80070da:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80070dc:	689a      	ldr	r2, [r3, #8]
 80070de:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80070e2:	609a      	str	r2, [r3, #8]
  __HAL_UART_ENABLE(huart);
 80070e4:	6819      	ldr	r1, [r3, #0]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80070e6:	2600      	movs	r6, #0
  __HAL_UART_ENABLE(huart);
 80070e8:	f041 0101 	orr.w	r1, r1, #1
 80070ec:	6019      	str	r1, [r3, #0]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80070ee:	f8c4 608c 	str.w	r6, [r4, #140]	; 0x8c
  tickstart = HAL_GetTick();
 80070f2:	f7fc fe6d 	bl	8003dd0 <HAL_GetTick>
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80070f6:	6823      	ldr	r3, [r4, #0]
 80070f8:	681a      	ldr	r2, [r3, #0]
 80070fa:	0712      	lsls	r2, r2, #28
  tickstart = HAL_GetTick();
 80070fc:	4605      	mov	r5, r0
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80070fe:	d40e      	bmi.n	800711e <HAL_UART_Init+0x7e>
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8007100:	681b      	ldr	r3, [r3, #0]
 8007102:	075b      	lsls	r3, r3, #29
 8007104:	d427      	bmi.n	8007156 <HAL_UART_Init+0xb6>
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007106:	2300      	movs	r3, #0
  huart->gState = HAL_UART_STATE_READY;
 8007108:	2220      	movs	r2, #32
 800710a:	f8c4 2084 	str.w	r2, [r4, #132]	; 0x84
  __HAL_UNLOCK(huart);
 800710e:	f884 3080 	strb.w	r3, [r4, #128]	; 0x80
  huart->RxState = HAL_UART_STATE_READY;
 8007112:	f8c4 2088 	str.w	r2, [r4, #136]	; 0x88
  return HAL_OK;
 8007116:	4618      	mov	r0, r3
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007118:	66e3      	str	r3, [r4, #108]	; 0x6c
}
 800711a:	b002      	add	sp, #8
 800711c:	bd70      	pop	{r4, r5, r6, pc}
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800711e:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8007122:	9300      	str	r3, [sp, #0]
 8007124:	4632      	mov	r2, r6
 8007126:	4603      	mov	r3, r0
 8007128:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800712c:	4620      	mov	r0, r4
 800712e:	f7ff ff3f 	bl	8006fb0 <UART_WaitOnFlagUntilTimeout>
 8007132:	b9e0      	cbnz	r0, 800716e <HAL_UART_Init+0xce>
 8007134:	6823      	ldr	r3, [r4, #0]
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8007136:	681b      	ldr	r3, [r3, #0]
 8007138:	075b      	lsls	r3, r3, #29
 800713a:	d40c      	bmi.n	8007156 <HAL_UART_Init+0xb6>
 800713c:	e7e3      	b.n	8007106 <HAL_UART_Init+0x66>
    UART_AdvFeatureConfig(huart);
 800713e:	4620      	mov	r0, r4
 8007140:	f7ff fede 	bl	8006f00 <UART_AdvFeatureConfig>
 8007144:	e7c5      	b.n	80070d2 <HAL_UART_Init+0x32>
    return HAL_ERROR;
 8007146:	2001      	movs	r0, #1
}
 8007148:	b002      	add	sp, #8
 800714a:	bd70      	pop	{r4, r5, r6, pc}
    huart->Lock = HAL_UNLOCKED;
 800714c:	f880 3080 	strb.w	r3, [r0, #128]	; 0x80
    HAL_UART_MspInit(huart);
 8007150:	f7fc fbfa 	bl	8003948 <HAL_UART_MspInit>
 8007154:	e7ad      	b.n	80070b2 <HAL_UART_Init+0x12>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007156:	f06f 427e 	mvn.w	r2, #4261412864	; 0xfe000000
 800715a:	9200      	str	r2, [sp, #0]
 800715c:	462b      	mov	r3, r5
 800715e:	2200      	movs	r2, #0
 8007160:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8007164:	4620      	mov	r0, r4
 8007166:	f7ff ff23 	bl	8006fb0 <UART_WaitOnFlagUntilTimeout>
 800716a:	2800      	cmp	r0, #0
 800716c:	d0cb      	beq.n	8007106 <HAL_UART_Init+0x66>
      return HAL_TIMEOUT;
 800716e:	2003      	movs	r0, #3
 8007170:	e7d3      	b.n	800711a <HAL_UART_Init+0x7a>
    return HAL_ERROR;
 8007172:	2001      	movs	r0, #1
}
 8007174:	4770      	bx	lr
 8007176:	bf00      	nop

08007178 <HAL_UARTEx_DisableFifoMode>:

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8007178:	f890 2080 	ldrb.w	r2, [r0, #128]	; 0x80
 800717c:	2a01      	cmp	r2, #1
 800717e:	d017      	beq.n	80071b0 <HAL_UARTEx_DisableFifoMode+0x38>

  huart->gState = HAL_UART_STATE_BUSY;

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007180:	6802      	ldr	r2, [r0, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8007182:	2124      	movs	r1, #36	; 0x24
{
 8007184:	b430      	push	{r4, r5}
  huart->gState = HAL_UART_STATE_BUSY;
 8007186:	f8c0 1084 	str.w	r1, [r0, #132]	; 0x84
 800718a:	4603      	mov	r3, r0
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800718c:	6810      	ldr	r0, [r2, #0]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800718e:	6814      	ldr	r4, [r2, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8007190:	2100      	movs	r1, #0
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8007192:	f020 5000 	bic.w	r0, r0, #536870912	; 0x20000000
  __HAL_UART_DISABLE(huart);
 8007196:	f024 0401 	bic.w	r4, r4, #1
 800719a:	6014      	str	r4, [r2, #0]

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);

  huart->gState = HAL_UART_STATE_READY;
 800719c:	2520      	movs	r5, #32
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800719e:	6659      	str	r1, [r3, #100]	; 0x64
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80071a0:	6010      	str	r0, [r2, #0]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80071a2:	f883 1080 	strb.w	r1, [r3, #128]	; 0x80

  return HAL_OK;
 80071a6:	4608      	mov	r0, r1
  huart->gState = HAL_UART_STATE_READY;
 80071a8:	f8c3 5084 	str.w	r5, [r3, #132]	; 0x84
}
 80071ac:	bc30      	pop	{r4, r5}
 80071ae:	4770      	bx	lr
  __HAL_LOCK(huart);
 80071b0:	2002      	movs	r0, #2
}
 80071b2:	4770      	bx	lr

080071b4 <HAL_UARTEx_SetTxFifoThreshold>:
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80071b4:	f890 2080 	ldrb.w	r2, [r0, #128]	; 0x80
 80071b8:	2a01      	cmp	r2, #1
 80071ba:	d033      	beq.n	8007224 <HAL_UARTEx_SetTxFifoThreshold+0x70>

  huart->gState = HAL_UART_STATE_BUSY;
 80071bc:	4603      	mov	r3, r0
 80071be:	2024      	movs	r0, #36	; 0x24

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80071c0:	681a      	ldr	r2, [r3, #0]
{
 80071c2:	b4f0      	push	{r4, r5, r6, r7}
  huart->gState = HAL_UART_STATE_BUSY;
 80071c4:	f8c3 0084 	str.w	r0, [r3, #132]	; 0x84
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80071c8:	6814      	ldr	r4, [r2, #0]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80071ca:	6810      	ldr	r0, [r2, #0]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 80071cc:	6e5d      	ldr	r5, [r3, #100]	; 0x64
  __HAL_UART_DISABLE(huart);
 80071ce:	f020 0001 	bic.w	r0, r0, #1
 80071d2:	6010      	str	r0, [r2, #0]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 80071d4:	6890      	ldr	r0, [r2, #8]
 80071d6:	f020 4060 	bic.w	r0, r0, #3758096384	; 0xe0000000
 80071da:	4301      	orrs	r1, r0
 80071dc:	6091      	str	r1, [r2, #8]
  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 80071de:	b1f5      	cbz	r5, 800721e <HAL_UARTEx_SetTxFifoThreshold+0x6a>
  }
  else
  {
    rx_fifo_depth = RX_FIFO_DEPTH;
    tx_fifo_depth = TX_FIFO_DEPTH;
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 80071e0:	6896      	ldr	r6, [r2, #8]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 80071e2:	6895      	ldr	r5, [r2, #8]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80071e4:	4810      	ldr	r0, [pc, #64]	; (8007228 <HAL_UARTEx_SetTxFifoThreshold+0x74>)
                               (uint16_t)denominator[tx_fifo_threshold];
 80071e6:	4f11      	ldr	r7, [pc, #68]	; (800722c <HAL_UARTEx_SetTxFifoThreshold+0x78>)
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80071e8:	f3c6 6642 	ubfx	r6, r6, #25, #3
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 80071ec:	0f6d      	lsrs	r5, r5, #29
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80071ee:	5d81      	ldrb	r1, [r0, r6]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80071f0:	5d40      	ldrb	r0, [r0, r5]
                               (uint16_t)denominator[rx_fifo_threshold];
 80071f2:	5dbe      	ldrb	r6, [r7, r6]
                               (uint16_t)denominator[tx_fifo_threshold];
 80071f4:	5d7d      	ldrb	r5, [r7, r5]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80071f6:	00c9      	lsls	r1, r1, #3
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80071f8:	00c0      	lsls	r0, r0, #3
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80071fa:	fbb1 f1f6 	udiv	r1, r1, r6
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80071fe:	fbb0 f0f5 	udiv	r0, r0, r5
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8007202:	f8a3 1068 	strh.w	r1, [r3, #104]	; 0x68
  __HAL_UNLOCK(huart);
 8007206:	2100      	movs	r1, #0
  huart->gState = HAL_UART_STATE_READY;
 8007208:	2520      	movs	r5, #32
 800720a:	f8a3 006a 	strh.w	r0, [r3, #106]	; 0x6a
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800720e:	6014      	str	r4, [r2, #0]
  __HAL_UNLOCK(huart);
 8007210:	f883 1080 	strb.w	r1, [r3, #128]	; 0x80
  return HAL_OK;
 8007214:	4608      	mov	r0, r1
  huart->gState = HAL_UART_STATE_READY;
 8007216:	f8c3 5084 	str.w	r5, [r3, #132]	; 0x84
}
 800721a:	bcf0      	pop	{r4, r5, r6, r7}
 800721c:	4770      	bx	lr
    huart->NbRxDataToProcess = 1U;
 800721e:	2101      	movs	r1, #1
    huart->NbTxDataToProcess = 1U;
 8007220:	4608      	mov	r0, r1
 8007222:	e7ee      	b.n	8007202 <HAL_UARTEx_SetTxFifoThreshold+0x4e>
  __HAL_LOCK(huart);
 8007224:	2002      	movs	r0, #2
}
 8007226:	4770      	bx	lr
 8007228:	08009904 	.word	0x08009904
 800722c:	080098fc 	.word	0x080098fc

08007230 <HAL_UARTEx_SetRxFifoThreshold>:
  __HAL_LOCK(huart);
 8007230:	f890 2080 	ldrb.w	r2, [r0, #128]	; 0x80
 8007234:	2a01      	cmp	r2, #1
 8007236:	d033      	beq.n	80072a0 <HAL_UARTEx_SetRxFifoThreshold+0x70>
  huart->gState = HAL_UART_STATE_BUSY;
 8007238:	4603      	mov	r3, r0
 800723a:	2024      	movs	r0, #36	; 0x24
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800723c:	681a      	ldr	r2, [r3, #0]
{
 800723e:	b4f0      	push	{r4, r5, r6, r7}
  huart->gState = HAL_UART_STATE_BUSY;
 8007240:	f8c3 0084 	str.w	r0, [r3, #132]	; 0x84
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007244:	6814      	ldr	r4, [r2, #0]
  __HAL_UART_DISABLE(huart);
 8007246:	6810      	ldr	r0, [r2, #0]
  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8007248:	6e5d      	ldr	r5, [r3, #100]	; 0x64
  __HAL_UART_DISABLE(huart);
 800724a:	f020 0001 	bic.w	r0, r0, #1
 800724e:	6010      	str	r0, [r2, #0]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8007250:	6890      	ldr	r0, [r2, #8]
 8007252:	f020 6060 	bic.w	r0, r0, #234881024	; 0xe000000
 8007256:	4301      	orrs	r1, r0
 8007258:	6091      	str	r1, [r2, #8]
  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800725a:	b1f5      	cbz	r5, 800729a <HAL_UARTEx_SetRxFifoThreshold+0x6a>
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800725c:	6896      	ldr	r6, [r2, #8]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800725e:	6895      	ldr	r5, [r2, #8]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8007260:	4810      	ldr	r0, [pc, #64]	; (80072a4 <HAL_UARTEx_SetRxFifoThreshold+0x74>)
                               (uint16_t)denominator[tx_fifo_threshold];
 8007262:	4f11      	ldr	r7, [pc, #68]	; (80072a8 <HAL_UARTEx_SetRxFifoThreshold+0x78>)
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8007264:	f3c6 6642 	ubfx	r6, r6, #25, #3
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8007268:	0f6d      	lsrs	r5, r5, #29
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800726a:	5d81      	ldrb	r1, [r0, r6]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800726c:	5d40      	ldrb	r0, [r0, r5]
                               (uint16_t)denominator[rx_fifo_threshold];
 800726e:	5dbe      	ldrb	r6, [r7, r6]
                               (uint16_t)denominator[tx_fifo_threshold];
 8007270:	5d7d      	ldrb	r5, [r7, r5]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8007272:	00c9      	lsls	r1, r1, #3
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8007274:	00c0      	lsls	r0, r0, #3
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8007276:	fbb1 f1f6 	udiv	r1, r1, r6
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800727a:	fbb0 f0f5 	udiv	r0, r0, r5
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800727e:	f8a3 1068 	strh.w	r1, [r3, #104]	; 0x68
  __HAL_UNLOCK(huart);
 8007282:	2100      	movs	r1, #0
  huart->gState = HAL_UART_STATE_READY;
 8007284:	2520      	movs	r5, #32
 8007286:	f8a3 006a 	strh.w	r0, [r3, #106]	; 0x6a
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800728a:	6014      	str	r4, [r2, #0]
  __HAL_UNLOCK(huart);
 800728c:	f883 1080 	strb.w	r1, [r3, #128]	; 0x80
  return HAL_OK;
 8007290:	4608      	mov	r0, r1
  huart->gState = HAL_UART_STATE_READY;
 8007292:	f8c3 5084 	str.w	r5, [r3, #132]	; 0x84
}
 8007296:	bcf0      	pop	{r4, r5, r6, r7}
 8007298:	4770      	bx	lr
    huart->NbRxDataToProcess = 1U;
 800729a:	2101      	movs	r1, #1
    huart->NbTxDataToProcess = 1U;
 800729c:	4608      	mov	r0, r1
 800729e:	e7ee      	b.n	800727e <HAL_UARTEx_SetRxFifoThreshold+0x4e>
  __HAL_LOCK(huart);
 80072a0:	2002      	movs	r0, #2
}
 80072a2:	4770      	bx	lr
 80072a4:	08009904 	.word	0x08009904
 80072a8:	080098fc 	.word	0x080098fc

080072ac <VBS_GetAvBusVoltage_V>:
    temp = 0U;
  }
  else
  {
#endif
    temp = (uint32_t)(pHandle->AvBusVoltage_d);
 80072ac:	88c3      	ldrh	r3, [r0, #6]
    temp *= pHandle->ConversionFactor;
 80072ae:	8840      	ldrh	r0, [r0, #2]
 80072b0:	fb03 f000 	mul.w	r0, r3, r0
    temp /= 65536U;
#ifdef NULL_PTR_CHECK_BUS_VOLT
  }
#endif
  return ((uint16_t)temp);
}
 80072b4:	0c00      	lsrs	r0, r0, #16
 80072b6:	4770      	bx	lr

080072b8 <Circle_Limitation>:

#if defined CIRCLE_LIMITATION_SQRT_M0
const uint16_t SqrtTable[1025] = SQRT_CIRCLE_LIMITATION;
#endif
__weak qd_t Circle_Limitation(const CircleLimitation_Handle_t *pHandle, qd_t Vqd)
{
 80072b8:	b570      	push	{r4, r5, r6, lr}
    int32_t square_limit;
    int32_t vd_square_limit;
    int32_t new_q;
    int32_t new_d;

    maxModule = (int32_t)pHandle->MaxModule;
 80072ba:	8803      	ldrh	r3, [r0, #0]
 80072bc:	140c      	asrs	r4, r1, #16
{
 80072be:	b084      	sub	sp, #16
 80072c0:	b20d      	sxth	r5, r1

    square_q = ((int32_t)(Vqd.q)) * Vqd.q;
    square_d = ((int32_t)(Vqd.d)) * Vqd.d;
 80072c2:	fb04 f204 	mul.w	r2, r4, r4
{
 80072c6:	9101      	str	r1, [sp, #4]
    square_limit = maxModule * maxModule;
 80072c8:	fb03 f303 	mul.w	r3, r3, r3
    vd_square_limit = ((int32_t)pHandle->MaxVd) * ((int32_t)pHandle->MaxVd);
    square_sum = square_q + square_d;
 80072cc:	fb05 2105 	mla	r1, r5, r5, r2

    if (square_sum > square_limit)
 80072d0:	428b      	cmp	r3, r1
 80072d2:	da10      	bge.n	80072f6 <Circle_Limitation+0x3e>
    vd_square_limit = ((int32_t)pHandle->MaxVd) * ((int32_t)pHandle->MaxVd);
 80072d4:	8846      	ldrh	r6, [r0, #2]
 80072d6:	fb06 f006 	mul.w	r0, r6, r6
    {
      if (square_d <= vd_square_limit)
 80072da:	4282      	cmp	r2, r0
 80072dc:	dd14      	ble.n	8007308 <Circle_Limitation+0x50>
        new_d = Vqd.d;
      }
      else
      {
        new_d = (int32_t)pHandle->MaxVd;
        if (Vqd.d < 0)
 80072de:	2c00      	cmp	r4, #0
#if defined CIRCLE_LIMITATION_SQRT_M0
        square_temp = (square_limit - vd_square_limit) / 1048576;
        new_q = SqrtTable[square_temp];
#else
        square_temp = square_limit - vd_square_limit;
        new_q = MCM_Sqrt(square_temp);
 80072e0:	eba3 0000 	sub.w	r0, r3, r0
          new_d = -new_d;
 80072e4:	bfb8      	it	lt
 80072e6:	4276      	neglt	r6, r6
        new_q = MCM_Sqrt(square_temp);
 80072e8:	f7fa fa30 	bl	800174c <MCM_Sqrt>
#endif
        if (Vqd.q < 0)
 80072ec:	2d00      	cmp	r5, #0
        {
          new_q = - new_q;
 80072ee:	bfb8      	it	lt
 80072f0:	4240      	neglt	r0, r0
 80072f2:	b234      	sxth	r4, r6
        }
      }
      Local_Vqd.q = (int16_t)new_q;
 80072f4:	b205      	sxth	r5, r0
      Local_Vqd.d = (int16_t)new_d;
    }
#ifdef NULL_PTR_CHECK_CRC_LIM
  }
#endif
  return (Local_Vqd);
 80072f6:	b2ad      	uxth	r5, r5
 80072f8:	2000      	movs	r0, #0
 80072fa:	b2a4      	uxth	r4, r4
 80072fc:	f365 000f 	bfi	r0, r5, #0, #16
 8007300:	f364 401f 	bfi	r0, r4, #16, #16
}
 8007304:	b004      	add	sp, #16
 8007306:	bd70      	pop	{r4, r5, r6, pc}
        new_q = MCM_Sqrt(square_temp);
 8007308:	1a98      	subs	r0, r3, r2
 800730a:	f7fa fa1f 	bl	800174c <MCM_Sqrt>
        if (Vqd.q < 0)
 800730e:	2d00      	cmp	r5, #0
 8007310:	daf0      	bge.n	80072f4 <Circle_Limitation+0x3c>
          new_q = -new_q;
 8007312:	4240      	negs	r0, r0
 8007314:	e7ee      	b.n	80072f4 <Circle_Limitation+0x3c>
 8007316:	bf00      	nop

08007318 <HALL_Init>:
            sensors.
  * @param  pHandle: handler of the current instance of the hall_speed_pos_fdbk component
  * @retval none
  */
__weak void HALL_Init(HALL_Handle_t *pHandle)
{
 8007318:	b4f0      	push	{r4, r5, r6, r7}
  else
  {
#endif
    TIM_TypeDef *TIMx = pHandle->TIMx;

    uint16_t hMinReliableElSpeedUnit = pHandle->_Super.hMinReliableMecSpeedUnit * pHandle->_Super.bElToMecRatio;
 800731a:	8ac5      	ldrh	r5, [r0, #22]
 800731c:	7841      	ldrb	r1, [r0, #1]
    reliable speed */
    hMinReliableElSpeedUnit /= 4U;

    /* Adjustment factor: maximum measurable speed is x time greater than the
    maximum reliable speed */
    hMaxReliableElSpeedUnit *= 2U;
 800731e:	8a84      	ldrh	r4, [r0, #20]
    TIM_TypeDef *TIMx = pHandle->TIMx;
 8007320:	e9d0 230a 	ldrd	r2, r3, [r0, #40]	; 0x28
    uint16_t hMinReliableElSpeedUnit = pHandle->_Super.hMinReliableMecSpeedUnit * pHandle->_Super.bElToMecRatio;
 8007324:	fb15 f501 	smulbb	r5, r5, r1
    hMaxReliableElSpeedUnit *= 2U;
 8007328:	fb14 f401 	smulbb	r4, r4, r1
    uint16_t hMinReliableElSpeedUnit = pHandle->_Super.hMinReliableMecSpeedUnit * pHandle->_Super.bElToMecRatio;
 800732c:	b2ad      	uxth	r5, r5
    hMaxReliableElSpeedUnit *= 2U;
 800732e:	0064      	lsls	r4, r4, #1

    pHandle->OvfFreq = (uint16_t)(pHandle->TIMClockFreq / 65536U);
 8007330:	0c16      	lsrs	r6, r2, #16

    /* SW Init */
    if (0U == hMinReliableElSpeedUnit)
 8007332:	2d03      	cmp	r5, #3
    hMaxReliableElSpeedUnit *= 2U;
 8007334:	b2a4      	uxth	r4, r4
    pHandle->OvfFreq = (uint16_t)(pHandle->TIMClockFreq / 65536U);
 8007336:	f8a0 60c2 	strh.w	r6, [r0, #194]	; 0xc2
    if (0U == hMinReliableElSpeedUnit)
 800733a:	d96a      	bls.n	8007412 <HALL_Init+0xfa>
    else
    {
      /* Set accordingly the min reliable speed */
      /* 1000 comes from mS
      * 6 comes from the fact that sensors are toggling each 60 deg = 360/6 deg */
      pHandle->HallTimeout = (1000U * (uint16_t)SPEED_UNIT) / (6U * hMinReliableElSpeedUnit);
 800733c:	08ad      	lsrs	r5, r5, #2
 800733e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8007342:	006d      	lsls	r5, r5, #1
 8007344:	f242 7110 	movw	r1, #10000	; 0x2710
 8007348:	fbb1 f1f5 	udiv	r1, r1, r5
 800734c:	fa1f fc81 	uxth.w	ip, r1
    }

    /* Compute the prescaler to the closet value of the TimeOut (in mS )*/
    pHandle->HALLMaxRatio = (pHandle->HallTimeout * pHandle->OvfFreq) / 1000U ;
 8007350:	4d31      	ldr	r5, [pc, #196]	; (8007418 <HALL_Init+0x100>)
    /* Align MaxPeriod to a multiple of Overflow.*/
    pHandle->MaxPeriod = pHandle->HALLMaxRatio * 65536UL;

    pHandle->SatSpeed = hMaxReliableElSpeedUnit;

    pHandle->PseudoFreqConv = ((pHandle->TIMClockFreq / 6U) / pHandle->_Super.hMeasurementFrequency)
 8007352:	4f32      	ldr	r7, [pc, #200]	; (800741c <HALL_Init+0x104>)
 8007354:	f8a0 c0c0 	strh.w	ip, [r0, #192]	; 0xc0
    pHandle->HALLMaxRatio = (pHandle->HallTimeout * pHandle->OvfFreq) / 1000U ;
 8007358:	fb01 f106 	mul.w	r1, r1, r6
 800735c:	fba5 5101 	umull	r5, r1, r5, r1
    pHandle->PseudoFreqConv = ((pHandle->TIMClockFreq / 6U) / pHandle->_Super.hMeasurementFrequency)
 8007360:	fba7 7202 	umull	r7, r2, r7, r2
                              * pHandle->_Super.DPPConvFactor;
 8007364:	69c5      	ldr	r5, [r0, #28]
    pHandle->PseudoFreqConv = ((pHandle->TIMClockFreq / 6U) / pHandle->_Super.hMeasurementFrequency)
 8007366:	8b46      	ldrh	r6, [r0, #26]
    pHandle->SatSpeed = hMaxReliableElSpeedUnit;
 8007368:	f8a0 40b0 	strh.w	r4, [r0, #176]	; 0xb0
    pHandle->HALLMaxRatio = (pHandle->HallTimeout * pHandle->OvfFreq) / 1000U ;
 800736c:	0989      	lsrs	r1, r1, #6
    pHandle->PseudoFreqConv = ((pHandle->TIMClockFreq / 6U) / pHandle->_Super.hMeasurementFrequency)
 800736e:	0892      	lsrs	r2, r2, #2
 8007370:	fbb2 f7f6 	udiv	r7, r2, r6

    if (0U == hMaxReliableElSpeedUnit)
    {
      pHandle->MinPeriod = ((uint32_t)SPEED_UNIT * (pHandle->TIMClockFreq / 6UL));
 8007374:	eb02 0282 	add.w	r2, r2, r2, lsl #2
                              * pHandle->_Super.DPPConvFactor;
 8007378:	fb05 f507 	mul.w	r5, r5, r7
    pHandle->MaxPeriod = pHandle->HALLMaxRatio * 65536UL;
 800737c:	040f      	lsls	r7, r1, #16
    pHandle->HALLMaxRatio = (pHandle->HallTimeout * pHandle->OvfFreq) / 1000U ;
 800737e:	f8a0 10ae 	strh.w	r1, [r0, #174]	; 0xae
    pHandle->MaxPeriod = pHandle->HALLMaxRatio * 65536UL;
 8007382:	e9c0 572d 	strd	r5, r7, [r0, #180]	; 0xb4
    if (0U == hMaxReliableElSpeedUnit)
 8007386:	b289      	uxth	r1, r1
      pHandle->MinPeriod = ((uint32_t)SPEED_UNIT * (pHandle->TIMClockFreq / 6UL));
 8007388:	0052      	lsls	r2, r2, #1
    if (0U == hMaxReliableElSpeedUnit)
 800738a:	b10c      	cbz	r4, 8007390 <HALL_Init+0x78>
    }
    else
    {
      pHandle->MinPeriod = (((uint32_t)SPEED_UNIT * (pHandle->TIMClockFreq / 6UL)) / hMaxReliableElSpeedUnit);
 800738c:	fbb2 f2f4 	udiv	r2, r2, r4
 8007390:	f8c0 20bc 	str.w	r2, [r0, #188]	; 0xbc
  MODIFY_REG(*pReg, ((TIM_CCMR1_IC1F) << SHIFT_TAB_ICxx[iChannel]), (ICFilter >> 16U) << SHIFT_TAB_ICxx[iChannel]);
 8007394:	699a      	ldr	r2, [r3, #24]
    }

    pHandle->PWMNbrPSamplingFreq = ((pHandle->_Super.hMeasurementFrequency * pHandle->PWMFreqScaling) /
 8007396:	f890 50c6 	ldrb.w	r5, [r0, #198]	; 0xc6

    /* Reset speed reliability */
    pHandle->SensorIsReliable = true;

    /* Set IC filter for Channel 1 (ICF1) */
    LL_TIM_IC_SetFilter(TIMx, LL_TIM_CHANNEL_CH1, (uint32_t)(pHandle->ICx_Filter) << 20U);
 800739a:	f890 4048 	ldrb.w	r4, [r0, #72]	; 0x48
 800739e:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 80073a2:	ea42 1204 	orr.w	r2, r2, r4, lsl #4
    pHandle->PWMNbrPSamplingFreq = ((pHandle->_Super.hMeasurementFrequency * pHandle->PWMFreqScaling) /
 80073a6:	fb06 f605 	mul.w	r6, r6, r5
    pHandle->SensorIsReliable = true;
 80073aa:	2401      	movs	r4, #1
                                    pHandle->SpeedSamplingFreqHz) - 1U;
 80073ac:	8c85      	ldrh	r5, [r0, #36]	; 0x24
    pHandle->PWMNbrPSamplingFreq = ((pHandle->_Super.hMeasurementFrequency * pHandle->PWMFreqScaling) /
 80073ae:	fbb6 f6f5 	udiv	r6, r6, r5
                                    pHandle->SpeedSamplingFreqHz) - 1U;
 80073b2:	3e01      	subs	r6, #1
    pHandle->PWMNbrPSamplingFreq = ((pHandle->_Super.hMeasurementFrequency * pHandle->PWMFreqScaling) /
 80073b4:	f8a0 60c4 	strh.w	r6, [r0, #196]	; 0xc4
    pHandle->SensorIsReliable = true;
 80073b8:	f880 4049 	strb.w	r4, [r0, #73]	; 0x49
 80073bc:	619a      	str	r2, [r3, #24]
  WRITE_REG(TIMx->PSC, Prescaler);
 80073be:	6299      	str	r1, [r3, #40]	; 0x28
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_GenerateEvent_UPDATE(TIM_TypeDef *TIMx)
{
  SET_BIT(TIMx->EGR, TIM_EGR_UG);
 80073c0:	695a      	ldr	r2, [r3, #20]
    LL_TIM_SetPrescaler(TIMx, pHandle->HALLMaxRatio);
    LL_TIM_GenerateEvent_UPDATE(TIMx);


    /* Clear the TIMx's pending flags */
    WRITE_REG(TIMx->SR, 0);
 80073c2:	2100      	movs	r1, #0
 80073c4:	4322      	orrs	r2, r4
 80073c6:	615a      	str	r2, [r3, #20]
 80073c8:	6119      	str	r1, [r3, #16]
  MODIFY_REG(TIMx->CR1, TIM_CR1_URS, UpdateSource);
 80073ca:	681a      	ldr	r2, [r3, #0]
 80073cc:	f042 0204 	orr.w	r2, r2, #4
 80073d0:	601a      	str	r2, [r3, #0]
  SET_BIT(TIMx->DIER, TIM_DIER_CC1IE);
 80073d2:	68da      	ldr	r2, [r3, #12]
 80073d4:	f042 0202 	orr.w	r2, r2, #2
 80073d8:	60da      	str	r2, [r3, #12]
  SET_BIT(TIMx->DIER, TIM_DIER_UIE);
 80073da:	68da      	ldr	r2, [r3, #12]
 80073dc:	4322      	orrs	r2, r4
 80073de:	60da      	str	r2, [r3, #12]
  WRITE_REG(TIMx->CNT, Counter);
 80073e0:	6259      	str	r1, [r3, #36]	; 0x24
  SET_BIT(TIMx->CCER, Channels);
 80073e2:	6a1a      	ldr	r2, [r3, #32]
 80073e4:	4322      	orrs	r2, r4
 80073e6:	621a      	str	r2, [r3, #32]
  SET_BIT(TIMx->CR1, TIM_CR1_CEN);
 80073e8:	681a      	ldr	r2, [r3, #0]
 80073ea:	4322      	orrs	r2, r4
 80073ec:	601a      	str	r2, [r3, #0]
    LL_TIM_CC_EnableChannel(TIMx, LL_TIM_CHANNEL_CH1);
    LL_TIM_EnableCounter(TIMx);


    /* Erase speed buffer */
    bSpeedBufferSize = pHandle->SpeedBufferSize;
 80073ee:	f890 3026 	ldrb.w	r3, [r0, #38]	; 0x26

    for (bIndex = 0u; bIndex < bSpeedBufferSize; bIndex++)
 80073f2:	b163      	cbz	r3, 800740e <HALL_Init+0xf6>
 80073f4:	3b01      	subs	r3, #1
 80073f6:	b2d9      	uxtb	r1, r3
 80073f8:	f100 0350 	add.w	r3, r0, #80	; 0x50
    {
      pHandle->SensorPeriod[bIndex]  = (int32_t)pHandle->MaxPeriod;
 80073fc:	f8d0 20b8 	ldr.w	r2, [r0, #184]	; 0xb8
 8007400:	eb03 0381 	add.w	r3, r3, r1, lsl #2
 8007404:	304c      	adds	r0, #76	; 0x4c
 8007406:	f840 2f04 	str.w	r2, [r0, #4]!
    for (bIndex = 0u; bIndex < bSpeedBufferSize; bIndex++)
 800740a:	4298      	cmp	r0, r3
 800740c:	d1fb      	bne.n	8007406 <HALL_Init+0xee>
    }
#ifdef NULL_PTR_CHECK_HALL_SPD_POS_FDB
  }
#endif
}
 800740e:	bcf0      	pop	{r4, r5, r6, r7}
 8007410:	4770      	bx	lr
 8007412:	2196      	movs	r1, #150	; 0x96
      pHandle->HallTimeout = 150U;
 8007414:	468c      	mov	ip, r1
 8007416:	e79b      	b.n	8007350 <HALL_Init+0x38>
 8007418:	10624dd3 	.word	0x10624dd3
 800741c:	aaaaaaab 	.word	0xaaaaaaab

08007420 <HALL_Clear>:
    /* Nothing to do */
  }
  else
  {
#endif
    TIM_TypeDef *TIMx = pHandle->TIMx;
 8007420:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
  CLEAR_BIT(TIMx->DIER, TIM_DIER_CC1IE);
 8007422:	68d1      	ldr	r1, [r2, #12]

    /* Mask interrupts to insure a clean intialization */
    LL_TIM_DisableIT_CC1(TIMx);

    pHandle->RatioDec = false;
 8007424:	2300      	movs	r3, #0
{
 8007426:	b430      	push	{r4, r5}
 8007428:	f021 0102 	bic.w	r1, r1, #2

    /* Clear speed error counter */
    pHandle->_Super.bSpeedErrorNumber = 0;

    /* Re-initialize partly the timer */
    LL_TIM_SetPrescaler(TIMx, pHandle->HALLMaxRatio);
 800742c:	f8b0 50ae 	ldrh.w	r5, [r0, #174]	; 0xae
 8007430:	60d1      	str	r1, [r2, #12]
    pHandle->SensorIsReliable = true;
 8007432:	2401      	movs	r4, #1
    pHandle->RatioDec = false;
 8007434:	f880 304a 	strb.w	r3, [r0, #74]	; 0x4a
    pHandle->SpeedFIFOIdx = 0U;
 8007438:	f880 3098 	strb.w	r3, [r0, #152]	; 0x98
    pHandle->RatioInc = false;
 800743c:	f880 304b 	strb.w	r3, [r0, #75]	; 0x4b
    pHandle->_Super.bSpeedErrorNumber = 0;
 8007440:	7003      	strb	r3, [r0, #0]
    pHandle->FirstCapt = 0U;
 8007442:	f880 304c 	strb.w	r3, [r0, #76]	; 0x4c
    pHandle->Direction = POSITIVE;
 8007446:	f880 40a2 	strb.w	r4, [r0, #162]	; 0xa2
    pHandle->BufferFilled = 0U;
 800744a:	f880 304d 	strb.w	r3, [r0, #77]	; 0x4d
    pHandle->_Super.hMecAccelUnitP = 0;
 800744e:	8243      	strh	r3, [r0, #18]
    pHandle->OVFCounter = 0U;
 8007450:	f880 304e 	strb.w	r3, [r0, #78]	; 0x4e
    pHandle->CompSpeed = 0;
 8007454:	f8a0 30ac 	strh.w	r3, [r0, #172]	; 0xac
    pHandle->SensorIsReliable = true;
 8007458:	f880 4049 	strb.w	r4, [r0, #73]	; 0x49
  WRITE_REG(TIMx->PSC, Prescaler);
 800745c:	6295      	str	r5, [r2, #40]	; 0x28
  WRITE_REG(TIMx->CNT, Counter);
 800745e:	6253      	str	r3, [r2, #36]	; 0x24
  SET_BIT(TIMx->CR1, TIM_CR1_CEN);
 8007460:	6813      	ldr	r3, [r2, #0]
 8007462:	4323      	orrs	r3, r4
 8007464:	6013      	str	r3, [r2, #0]
  SET_BIT(TIMx->DIER, TIM_DIER_CC1IE);
 8007466:	68d3      	ldr	r3, [r2, #12]
 8007468:	f043 0302 	orr.w	r3, r3, #2
 800746c:	60d3      	str	r3, [r2, #12]
    /* Nothing to do */
  }
  else
  {
#endif
    if (DEGREES_120 == pHandle->SensorPlacement)
 800746e:	f890 3020 	ldrb.w	r3, [r0, #32]
 8007472:	bb03      	cbnz	r3, 80074b6 <HALL_Clear+0x96>
    {
      pHandle->HallState  = (uint8_t)((LL_GPIO_IsInputPinSet(pHandle->H3Port, pHandle->H3Pin) << 2U)
 8007474:	6c03      	ldr	r3, [r0, #64]	; 0x40
                                      | (LL_GPIO_IsInputPinSet(pHandle->H2Port, pHandle->H2Pin) << 1U)
 8007476:	6b82      	ldr	r2, [r0, #56]	; 0x38
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_GPIO_IsInputPinSet(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
  return ((READ_BIT(GPIOx->IDR, PinMask) == (PinMask)) ? 1UL : 0UL);
 8007478:	6919      	ldr	r1, [r3, #16]
      pHandle->HallState  = (uint8_t)((LL_GPIO_IsInputPinSet(pHandle->H3Port, pHandle->H3Pin) << 2U)
 800747a:	6c43      	ldr	r3, [r0, #68]	; 0x44
 800747c:	6915      	ldr	r5, [r2, #16]
                                      | (LL_GPIO_IsInputPinSet(pHandle->H2Port, pHandle->H2Pin) << 1U)
 800747e:	6bc4      	ldr	r4, [r0, #60]	; 0x3c
                                      | LL_GPIO_IsInputPinSet(pHandle->H1Port, pHandle->H1Pin));
 8007480:	6b02      	ldr	r2, [r0, #48]	; 0x30
 8007482:	438b      	bics	r3, r1
      pHandle->HallState  = (uint8_t)((LL_GPIO_IsInputPinSet(pHandle->H3Port, pHandle->H3Pin) << 2U)
 8007484:	bf08      	it	eq
 8007486:	2304      	moveq	r3, #4
 8007488:	6911      	ldr	r1, [r2, #16]
                                      | LL_GPIO_IsInputPinSet(pHandle->H1Port, pHandle->H1Pin));
 800748a:	6b42      	ldr	r2, [r0, #52]	; 0x34
      pHandle->HallState  = (uint8_t)((LL_GPIO_IsInputPinSet(pHandle->H3Port, pHandle->H3Pin) << 2U)
 800748c:	bf18      	it	ne
 800748e:	2300      	movne	r3, #0
 8007490:	43ac      	bics	r4, r5
                                      | (LL_GPIO_IsInputPinSet(pHandle->H2Port, pHandle->H2Pin) << 1U)
 8007492:	bf0c      	ite	eq
 8007494:	2402      	moveq	r4, #2
 8007496:	2400      	movne	r4, #0
 8007498:	4323      	orrs	r3, r4
 800749a:	438a      	bics	r2, r1
      pHandle->HallState  = (uint8_t)((LL_GPIO_IsInputPinSet(pHandle->H3Port, pHandle->H3Pin) << 2U)
 800749c:	bf08      	it	eq
 800749e:	f043 0301 	orreq.w	r3, r3, #1
 80074a2:	f880 30a6 	strb.w	r3, [r0, #166]	; 0xa6
      pHandle->HallState  = (uint8_t)(((LL_GPIO_IsInputPinSet(pHandle->H2Port, pHandle->H2Pin) ^ 1U) << 2U)
                                      | (LL_GPIO_IsInputPinSet(pHandle->H3Port, pHandle->H3Pin) << 1U)
                                      | LL_GPIO_IsInputPinSet(pHandle->H1Port, pHandle->H1Pin));
    }

    switch (pHandle->HallState)
 80074a6:	3b01      	subs	r3, #1
 80074a8:	2b05      	cmp	r3, #5
 80074aa:	d859      	bhi.n	8007560 <HALL_Clear+0x140>
 80074ac:	e8df f003 	tbb	[pc, r3]
 80074b0:	443a3026 	.word	0x443a3026
 80074b4:	1c4e      	.short	0x1c4e
      pHandle->HallState  = (uint8_t)(((LL_GPIO_IsInputPinSet(pHandle->H2Port, pHandle->H2Pin) ^ 1U) << 2U)
 80074b6:	6b83      	ldr	r3, [r0, #56]	; 0x38
                                      | (LL_GPIO_IsInputPinSet(pHandle->H3Port, pHandle->H3Pin) << 1U)
 80074b8:	6c02      	ldr	r2, [r0, #64]	; 0x40
                                      | LL_GPIO_IsInputPinSet(pHandle->H1Port, pHandle->H1Pin));
 80074ba:	6b04      	ldr	r4, [r0, #48]	; 0x30
 80074bc:	6919      	ldr	r1, [r3, #16]
                                      | (LL_GPIO_IsInputPinSet(pHandle->H3Port, pHandle->H3Pin) << 1U)
 80074be:	6c43      	ldr	r3, [r0, #68]	; 0x44
 80074c0:	6912      	ldr	r2, [r2, #16]
 80074c2:	6925      	ldr	r5, [r4, #16]
                                      | LL_GPIO_IsInputPinSet(pHandle->H1Port, pHandle->H1Pin));
 80074c4:	6b44      	ldr	r4, [r0, #52]	; 0x34
 80074c6:	4393      	bics	r3, r2
      pHandle->HallState  = (uint8_t)(((LL_GPIO_IsInputPinSet(pHandle->H2Port, pHandle->H2Pin) ^ 1U) << 2U)
 80074c8:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
                                      | (LL_GPIO_IsInputPinSet(pHandle->H3Port, pHandle->H3Pin) << 1U)
 80074ca:	bf0c      	ite	eq
 80074cc:	2302      	moveq	r3, #2
 80074ce:	2300      	movne	r3, #0
 80074d0:	43ac      	bics	r4, r5
      pHandle->HallState  = (uint8_t)(((LL_GPIO_IsInputPinSet(pHandle->H2Port, pHandle->H2Pin) ^ 1U) << 2U)
 80074d2:	bf08      	it	eq
 80074d4:	f043 0301 	orreq.w	r3, r3, #1
 80074d8:	438a      	bics	r2, r1
 80074da:	bf14      	ite	ne
 80074dc:	2204      	movne	r2, #4
 80074de:	2200      	moveq	r2, #0
 80074e0:	4313      	orrs	r3, r2
 80074e2:	f880 30a6 	strb.w	r3, [r0, #166]	; 0xa6
 80074e6:	e7de      	b.n	80074a6 <HALL_Clear+0x86>
        break;
      }

      case STATE_6:
      {
        pHandle->_Super.hElAngle = (int16_t)(pHandle->PhaseShift - S16_60_PHASE_SHIFT - (S16_60_PHASE_SHIFT / 2));
 80074e8:	8c43      	ldrh	r3, [r0, #34]	; 0x22
 80074ea:	f5a3 537f 	sub.w	r3, r3, #16320	; 0x3fc0
 80074ee:	3b3f      	subs	r3, #63	; 0x3f
 80074f0:	b21b      	sxth	r3, r3
 80074f2:	8083      	strh	r3, [r0, #4]
}
 80074f4:	bc30      	pop	{r4, r5}
        break;
      }
    }

    /* Initialize the measured angle */
    pHandle->MeasuredElAngle = pHandle->_Super.hElAngle;
 80074f6:	f8a0 30aa 	strh.w	r3, [r0, #170]	; 0xaa
}
 80074fa:	4770      	bx	lr
        pHandle->_Super.hElAngle = (int16_t)(pHandle->PhaseShift + S16_60_PHASE_SHIFT + (S16_60_PHASE_SHIFT / 2));
 80074fc:	8c43      	ldrh	r3, [r0, #34]	; 0x22
 80074fe:	f503 537f 	add.w	r3, r3, #16320	; 0x3fc0
 8007502:	333f      	adds	r3, #63	; 0x3f
 8007504:	b21b      	sxth	r3, r3
}
 8007506:	bc30      	pop	{r4, r5}
        pHandle->_Super.hElAngle = (int16_t)(pHandle->PhaseShift + S16_60_PHASE_SHIFT + (S16_60_PHASE_SHIFT / 2));
 8007508:	8083      	strh	r3, [r0, #4]
    pHandle->MeasuredElAngle = pHandle->_Super.hElAngle;
 800750a:	f8a0 30aa 	strh.w	r3, [r0, #170]	; 0xaa
}
 800750e:	4770      	bx	lr
        pHandle->_Super.hElAngle = (int16_t)(pHandle->PhaseShift - S16_120_PHASE_SHIFT - (S16_60_PHASE_SHIFT / 2));
 8007510:	8c43      	ldrh	r3, [r0, #34]	; 0x22
 8007512:	f5a3 43d5 	sub.w	r3, r3, #27264	; 0x6a80
 8007516:	3b2a      	subs	r3, #42	; 0x2a
 8007518:	b21b      	sxth	r3, r3
}
 800751a:	bc30      	pop	{r4, r5}
        pHandle->_Super.hElAngle = (int16_t)(pHandle->PhaseShift - S16_120_PHASE_SHIFT - (S16_60_PHASE_SHIFT / 2));
 800751c:	8083      	strh	r3, [r0, #4]
    pHandle->MeasuredElAngle = pHandle->_Super.hElAngle;
 800751e:	f8a0 30aa 	strh.w	r3, [r0, #170]	; 0xaa
}
 8007522:	4770      	bx	lr
        pHandle->_Super.hElAngle = (int16_t)(pHandle->PhaseShift + S16_120_PHASE_SHIFT + (S16_60_PHASE_SHIFT / 2));
 8007524:	8c43      	ldrh	r3, [r0, #34]	; 0x22
 8007526:	f503 43d5 	add.w	r3, r3, #27264	; 0x6a80
 800752a:	332a      	adds	r3, #42	; 0x2a
 800752c:	b21b      	sxth	r3, r3
}
 800752e:	bc30      	pop	{r4, r5}
        pHandle->_Super.hElAngle = (int16_t)(pHandle->PhaseShift + S16_120_PHASE_SHIFT + (S16_60_PHASE_SHIFT / 2));
 8007530:	8083      	strh	r3, [r0, #4]
    pHandle->MeasuredElAngle = pHandle->_Super.hElAngle;
 8007532:	f8a0 30aa 	strh.w	r3, [r0, #170]	; 0xaa
}
 8007536:	4770      	bx	lr
        pHandle->_Super.hElAngle = (int16_t)(pHandle->PhaseShift - (S16_60_PHASE_SHIFT / 2));
 8007538:	8c43      	ldrh	r3, [r0, #34]	; 0x22
 800753a:	f5a3 53aa 	sub.w	r3, r3, #5440	; 0x1540
 800753e:	3b15      	subs	r3, #21
 8007540:	b21b      	sxth	r3, r3
}
 8007542:	bc30      	pop	{r4, r5}
        pHandle->_Super.hElAngle = (int16_t)(pHandle->PhaseShift - (S16_60_PHASE_SHIFT / 2));
 8007544:	8083      	strh	r3, [r0, #4]
    pHandle->MeasuredElAngle = pHandle->_Super.hElAngle;
 8007546:	f8a0 30aa 	strh.w	r3, [r0, #170]	; 0xaa
}
 800754a:	4770      	bx	lr
        pHandle->_Super.hElAngle = (int16_t)(pHandle->PhaseShift + (S16_60_PHASE_SHIFT / 2));
 800754c:	8c43      	ldrh	r3, [r0, #34]	; 0x22
 800754e:	f503 53aa 	add.w	r3, r3, #5440	; 0x1540
 8007552:	3315      	adds	r3, #21
 8007554:	b21b      	sxth	r3, r3
}
 8007556:	bc30      	pop	{r4, r5}
        pHandle->_Super.hElAngle = (int16_t)(pHandle->PhaseShift + (S16_60_PHASE_SHIFT / 2));
 8007558:	8083      	strh	r3, [r0, #4]
    pHandle->MeasuredElAngle = pHandle->_Super.hElAngle;
 800755a:	f8a0 30aa 	strh.w	r3, [r0, #170]	; 0xaa
}
 800755e:	4770      	bx	lr
        pHandle->SensorIsReliable = false;
 8007560:	2200      	movs	r2, #0
 8007562:	f9b0 3004 	ldrsh.w	r3, [r0, #4]
 8007566:	f880 2049 	strb.w	r2, [r0, #73]	; 0x49
        break;
 800756a:	e7c3      	b.n	80074f4 <HALL_Clear+0xd4>

0800756c <HALL_CalcElAngle>:
    if (pHandle->_Super.hElSpeedDpp != HALL_MAX_PSEUDO_SPEED)
 800756c:	f9b0 200e 	ldrsh.w	r2, [r0, #14]
 8007570:	f647 73ff 	movw	r3, #32767	; 0x7fff
 8007574:	429a      	cmp	r2, r3
 8007576:	d013      	beq.n	80075a0 <HALL_CalcElAngle+0x34>
      pHandle->_Super.hElAngle += pHandle->_Super.hElSpeedDpp + pHandle->CompSpeed;
 8007578:	8883      	ldrh	r3, [r0, #4]
      pHandle->MeasuredElAngle += pHandle->_Super.hElSpeedDpp;
 800757a:	f8b0 10aa 	ldrh.w	r1, [r0, #170]	; 0xaa
{
 800757e:	b410      	push	{r4}
      pHandle->_Super.hElAngle += pHandle->_Super.hElSpeedDpp + pHandle->CompSpeed;
 8007580:	f8b0 40ac 	ldrh.w	r4, [r0, #172]	; 0xac
      pHandle->PrevRotorFreq = pHandle->_Super.hElSpeedDpp;
 8007584:	f8a0 20a0 	strh.w	r2, [r0, #160]	; 0xa0
      pHandle->MeasuredElAngle += pHandle->_Super.hElSpeedDpp;
 8007588:	b292      	uxth	r2, r2
      pHandle->_Super.hElAngle += pHandle->_Super.hElSpeedDpp + pHandle->CompSpeed;
 800758a:	4413      	add	r3, r2
 800758c:	4423      	add	r3, r4
 800758e:	b21b      	sxth	r3, r3
      pHandle->MeasuredElAngle += pHandle->_Super.hElSpeedDpp;
 8007590:	440a      	add	r2, r1
 8007592:	f8a0 20aa 	strh.w	r2, [r0, #170]	; 0xaa
      pHandle->PrevRotorFreq = pHandle->_Super.hElSpeedDpp;
 8007596:	8083      	strh	r3, [r0, #4]
}
 8007598:	f85d 4b04 	ldr.w	r4, [sp], #4
 800759c:	4618      	mov	r0, r3
 800759e:	4770      	bx	lr
      pHandle->_Super.hElAngle += pHandle->PrevRotorFreq;
 80075a0:	8883      	ldrh	r3, [r0, #4]
 80075a2:	f8b0 20a0 	ldrh.w	r2, [r0, #160]	; 0xa0
 80075a6:	4413      	add	r3, r2
 80075a8:	b21b      	sxth	r3, r3
 80075aa:	8083      	strh	r3, [r0, #4]
}
 80075ac:	4618      	mov	r0, r3
 80075ae:	4770      	bx	lr

080075b0 <HALL_CalcAvrgMecSpeedUnit>:
{
 80075b0:	b538      	push	{r3, r4, r5, lr}
 80075b2:	4604      	mov	r4, r0
    if (pHandle->SensorIsReliable)
 80075b4:	f890 0049 	ldrb.w	r0, [r0, #73]	; 0x49
{
 80075b8:	460d      	mov	r5, r1
    if (pHandle->SensorIsReliable)
 80075ba:	b180      	cbz	r0, 80075de <HALL_CalcAvrgMecSpeedUnit+0x2e>
    TIM_TypeDef *TIMx = pHandle->TIMx;
 80075bc:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
      if (LL_TIM_GetPrescaler(TIMx) >= pHandle->HALLMaxRatio)
 80075be:	f8b4 20ae 	ldrh.w	r2, [r4, #174]	; 0xae
  return (uint32_t)(READ_REG(TIMx->PSC));
 80075c2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80075c4:	429a      	cmp	r2, r3
 80075c6:	d811      	bhi.n	80075ec <HALL_CalcAvrgMecSpeedUnit+0x3c>
        pHandle->_Super.hElSpeedDpp = 0;
 80075c8:	2300      	movs	r3, #0
 80075ca:	81e3      	strh	r3, [r4, #14]
        *hMecSpeedUnit = 0;
 80075cc:	800b      	strh	r3, [r1, #0]
      bReliability = SPD_IsMecSpeedReliable(&pHandle->_Super, hMecSpeedUnit);
 80075ce:	4629      	mov	r1, r5
 80075d0:	4620      	mov	r0, r4
 80075d2:	f001 fe3d 	bl	8009250 <SPD_IsMecSpeedReliable>
 80075d6:	f9b5 3000 	ldrsh.w	r3, [r5]
    pHandle->_Super.hAvrMecSpeedUnit = *hMecSpeedUnit;
 80075da:	81a3      	strh	r3, [r4, #12]
}
 80075dc:	bd38      	pop	{r3, r4, r5, pc}
      pHandle->_Super.bSpeedErrorNumber = pHandle->_Super.bMaximumSpeedErrorsNumber;
 80075de:	78e3      	ldrb	r3, [r4, #3]
 80075e0:	7023      	strb	r3, [r4, #0]
      *hMecSpeedUnit = 0;
 80075e2:	4603      	mov	r3, r0
      pHandle->_Super.hElSpeedDpp = 0;
 80075e4:	81e0      	strh	r0, [r4, #14]
      *hMecSpeedUnit = 0;
 80075e6:	8008      	strh	r0, [r1, #0]
    pHandle->_Super.hAvrMecSpeedUnit = *hMecSpeedUnit;
 80075e8:	81a3      	strh	r3, [r4, #12]
}
 80075ea:	bd38      	pop	{r3, r4, r5, pc}
        pHandle->_Super.hElSpeedDpp =  pHandle->AvrElSpeedDpp;
 80075ec:	f9b4 30a4 	ldrsh.w	r3, [r4, #164]	; 0xa4
 80075f0:	81e3      	strh	r3, [r4, #14]
        if (0 ==  pHandle->AvrElSpeedDpp)
 80075f2:	b31b      	cbz	r3, 800763c <HALL_CalcAvrgMecSpeedUnit+0x8c>
          if (pHandle->AvrElSpeedDpp != HALL_MAX_PSEUDO_SPEED)
 80075f4:	f647 72ff 	movw	r2, #32767	; 0x7fff
 80075f8:	4293      	cmp	r3, r2
 80075fa:	d01d      	beq.n	8007638 <HALL_CalcAvrgMecSpeedUnit+0x88>
            if (true == pHandle->HallMtpa)
 80075fc:	f894 20c7 	ldrb.w	r2, [r4, #199]	; 0xc7
 8007600:	b9f2      	cbnz	r2, 8007640 <HALL_CalcAvrgMecSpeedUnit+0x90>
              pHandle->DeltaAngle = pHandle->MeasuredElAngle - pHandle->_Super.hElAngle;
 8007602:	f8b4 20aa 	ldrh.w	r2, [r4, #170]	; 0xaa
 8007606:	88a0      	ldrh	r0, [r4, #4]
              pHandle->CompSpeed = (int16_t)((int32_t)(pHandle->DeltaAngle) / (int32_t)(pHandle->PWMNbrPSamplingFreq));
 8007608:	f8b4 10c4 	ldrh.w	r1, [r4, #196]	; 0xc4
              pHandle->DeltaAngle = pHandle->MeasuredElAngle - pHandle->_Super.hElAngle;
 800760c:	1a12      	subs	r2, r2, r0
 800760e:	b212      	sxth	r2, r2
 8007610:	f8a4 20a8 	strh.w	r2, [r4, #168]	; 0xa8
              pHandle->CompSpeed = (int16_t)((int32_t)(pHandle->DeltaAngle) / (int32_t)(pHandle->PWMNbrPSamplingFreq));
 8007614:	fb92 f2f1 	sdiv	r2, r2, r1
            *hMecSpeedUnit = (int16_t)((pHandle->AvrElSpeedDpp * (int32_t)pHandle->_Super.hMeasurementFrequency
 8007618:	8b60      	ldrh	r0, [r4, #26]
                        / ((int32_t)(pHandle->_Super.DPPConvFactor) * (int32_t)(pHandle->_Super.bElToMecRatio)) );
 800761a:	7861      	ldrb	r1, [r4, #1]
 800761c:	f8a4 20ac 	strh.w	r2, [r4, #172]	; 0xac
            *hMecSpeedUnit = (int16_t)((pHandle->AvrElSpeedDpp * (int32_t)pHandle->_Super.hMeasurementFrequency
 8007620:	fb03 f300 	mul.w	r3, r3, r0
                        / ((int32_t)(pHandle->_Super.DPPConvFactor) * (int32_t)(pHandle->_Super.bElToMecRatio)) );
 8007624:	69e2      	ldr	r2, [r4, #28]
                        * (int32_t)SPEED_UNIT )
 8007626:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 800762a:	005b      	lsls	r3, r3, #1
                        / ((int32_t)(pHandle->_Super.DPPConvFactor) * (int32_t)(pHandle->_Super.bElToMecRatio)) );
 800762c:	fb02 f201 	mul.w	r2, r2, r1
 8007630:	fb93 f3f2 	sdiv	r3, r3, r2
            *hMecSpeedUnit = (int16_t)((pHandle->AvrElSpeedDpp * (int32_t)pHandle->_Super.hMeasurementFrequency
 8007634:	802b      	strh	r3, [r5, #0]
 8007636:	e7ca      	b.n	80075ce <HALL_CalcAvrgMecSpeedUnit+0x1e>
            *hMecSpeedUnit = (int16_t)pHandle->SatSpeed;
 8007638:	f8b4 30b0 	ldrh.w	r3, [r4, #176]	; 0xb0
 800763c:	802b      	strh	r3, [r5, #0]
 800763e:	e7c6      	b.n	80075ce <HALL_CalcAvrgMecSpeedUnit+0x1e>
              pHandle->CompSpeed = 0;
 8007640:	2200      	movs	r2, #0
 8007642:	e7e9      	b.n	8007618 <HALL_CalcAvrgMecSpeedUnit+0x68>

08007644 <HALL_TIMx_CC_IRQHandler>:
  if (pHandle->SensorIsReliable)
 8007644:	f890 3049 	ldrb.w	r3, [r0, #73]	; 0x49
 8007648:	2b00      	cmp	r3, #0
 800764a:	d02c      	beq.n	80076a6 <HALL_TIMx_CC_IRQHandler+0x62>
{
 800764c:	b5f0      	push	{r4, r5, r6, r7, lr}
    if (DEGREES_120 == pHandle->SensorPlacement)
 800764e:	f890 3020 	ldrb.w	r3, [r0, #32]
  TIM_TypeDef *TIMx = pHandle->TIMx;
 8007652:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
    bPrevHallState = pHandle->HallState;
 8007654:	f890 20a6 	ldrb.w	r2, [r0, #166]	; 0xa6
    PrevDirection = pHandle->Direction;
 8007658:	f990 50a2 	ldrsb.w	r5, [r0, #162]	; 0xa2
{
 800765c:	b083      	sub	sp, #12
    if (DEGREES_120 == pHandle->SensorPlacement)
 800765e:	b323      	cbz	r3, 80076aa <HALL_TIMx_CC_IRQHandler+0x66>
      pHandle->HallState  = (uint8_t)(((LL_GPIO_IsInputPinSet(pHandle->H2Port, pHandle->H2Pin) ^ 1U) << 2U)
 8007660:	6b83      	ldr	r3, [r0, #56]	; 0x38
                                      | (LL_GPIO_IsInputPinSet(pHandle->H3Port, pHandle->H3Pin) << 1U)
 8007662:	6c04      	ldr	r4, [r0, #64]	; 0x40
 8007664:	691e      	ldr	r6, [r3, #16]
 8007666:	6c43      	ldr	r3, [r0, #68]	; 0x44
 8007668:	6924      	ldr	r4, [r4, #16]
                                      | LL_GPIO_IsInputPinSet(pHandle->H1Port, pHandle->H1Pin));
 800766a:	6b07      	ldr	r7, [r0, #48]	; 0x30
 800766c:	43a3      	bics	r3, r4
      pHandle->HallState  = (uint8_t)(((LL_GPIO_IsInputPinSet(pHandle->H2Port, pHandle->H2Pin) ^ 1U) << 2U)
 800766e:	6bc4      	ldr	r4, [r0, #60]	; 0x3c
 8007670:	693f      	ldr	r7, [r7, #16]
 8007672:	9401      	str	r4, [sp, #4]
 8007674:	6b44      	ldr	r4, [r0, #52]	; 0x34
                                      | (LL_GPIO_IsInputPinSet(pHandle->H3Port, pHandle->H3Pin) << 1U)
 8007676:	bf0c      	ite	eq
 8007678:	2302      	moveq	r3, #2
 800767a:	2300      	movne	r3, #0
 800767c:	43bc      	bics	r4, r7
 800767e:	9c01      	ldr	r4, [sp, #4]
      pHandle->HallState  = (uint8_t)(((LL_GPIO_IsInputPinSet(pHandle->H2Port, pHandle->H2Pin) ^ 1U) << 2U)
 8007680:	bf08      	it	eq
 8007682:	f043 0301 	orreq.w	r3, r3, #1
 8007686:	43b4      	bics	r4, r6
 8007688:	bf14      	ite	ne
 800768a:	2404      	movne	r4, #4
 800768c:	2400      	moveq	r4, #0
 800768e:	4323      	orrs	r3, r4
 8007690:	f880 30a6 	strb.w	r3, [r0, #166]	; 0xa6
    switch (pHandle->HallState)
 8007694:	3b01      	subs	r3, #1
 8007696:	2b05      	cmp	r3, #5
 8007698:	f200 8176 	bhi.w	8007988 <HALL_TIMx_CC_IRQHandler+0x344>
 800769c:	e8df f003 	tbb	[pc, r3]
 80076a0:	4d5a6a7a 	.word	0x4d5a6a7a
 80076a4:	213d      	.short	0x213d
}
 80076a6:	2000      	movs	r0, #0
 80076a8:	4770      	bx	lr
                                      | (LL_GPIO_IsInputPinSet(pHandle->H2Port, pHandle->H2Pin) << 1U)
 80076aa:	6b84      	ldr	r4, [r0, #56]	; 0x38
      pHandle->HallState  = (uint8_t)((LL_GPIO_IsInputPinSet(pHandle->H3Port, pHandle->H3Pin) << 2U)
 80076ac:	6c03      	ldr	r3, [r0, #64]	; 0x40
                                      | LL_GPIO_IsInputPinSet(pHandle->H1Port, pHandle->H1Pin));
 80076ae:	6b06      	ldr	r6, [r0, #48]	; 0x30
 80076b0:	691b      	ldr	r3, [r3, #16]
 80076b2:	6927      	ldr	r7, [r4, #16]
                                      | (LL_GPIO_IsInputPinSet(pHandle->H2Port, pHandle->H2Pin) << 1U)
 80076b4:	6bc4      	ldr	r4, [r0, #60]	; 0x3c
 80076b6:	9401      	str	r4, [sp, #4]
 80076b8:	6c44      	ldr	r4, [r0, #68]	; 0x44
 80076ba:	6936      	ldr	r6, [r6, #16]
 80076bc:	ea34 0303 	bics.w	r3, r4, r3
 80076c0:	9c01      	ldr	r4, [sp, #4]
      pHandle->HallState  = (uint8_t)((LL_GPIO_IsInputPinSet(pHandle->H3Port, pHandle->H3Pin) << 2U)
 80076c2:	bf0c      	ite	eq
 80076c4:	2304      	moveq	r3, #4
 80076c6:	2300      	movne	r3, #0
 80076c8:	43bc      	bics	r4, r7
                                      | LL_GPIO_IsInputPinSet(pHandle->H1Port, pHandle->H1Pin));
 80076ca:	6b44      	ldr	r4, [r0, #52]	; 0x34
                                      | (LL_GPIO_IsInputPinSet(pHandle->H2Port, pHandle->H2Pin) << 1U)
 80076cc:	bf0c      	ite	eq
 80076ce:	2702      	moveq	r7, #2
 80076d0:	2700      	movne	r7, #0
 80076d2:	433b      	orrs	r3, r7
 80076d4:	43b4      	bics	r4, r6
      pHandle->HallState  = (uint8_t)((LL_GPIO_IsInputPinSet(pHandle->H3Port, pHandle->H3Pin) << 2U)
 80076d6:	bf08      	it	eq
 80076d8:	f043 0301 	orreq.w	r3, r3, #1
 80076dc:	f880 30a6 	strb.w	r3, [r0, #166]	; 0xa6
 80076e0:	e7d8      	b.n	8007694 <HALL_TIMx_CC_IRQHandler+0x50>
        if (STATE_2 == bPrevHallState)
 80076e2:	2a02      	cmp	r2, #2
 80076e4:	f000 8083 	beq.w	80077ee <HALL_TIMx_CC_IRQHandler+0x1aa>
        else if (STATE_4 == bPrevHallState)
 80076e8:	2a04      	cmp	r2, #4
 80076ea:	f000 80a8 	beq.w	800783e <HALL_TIMx_CC_IRQHandler+0x1fa>
    PrevDirection = pHandle->Direction;
 80076ee:	462c      	mov	r4, r5
    if (true == pHandle->HallMtpa)
 80076f0:	f890 30c7 	ldrb.w	r3, [r0, #199]	; 0xc7
 80076f4:	b113      	cbz	r3, 80076fc <HALL_TIMx_CC_IRQHandler+0xb8>
      pHandle->_Super.hElAngle = pHandle->MeasuredElAngle;
 80076f6:	f8b0 30aa 	ldrh.w	r3, [r0, #170]	; 0xaa
 80076fa:	8083      	strh	r3, [r0, #4]
    if (0U == pHandle->FirstCapt)
 80076fc:	f890 304c 	ldrb.w	r3, [r0, #76]	; 0x4c
 8007700:	2b00      	cmp	r3, #0
 8007702:	f040 80a8 	bne.w	8007856 <HALL_TIMx_CC_IRQHandler+0x212>
      pHandle->FirstCapt++;
 8007706:	f890 304c 	ldrb.w	r3, [r0, #76]	; 0x4c
 800770a:	3301      	adds	r3, #1
 800770c:	b2db      	uxtb	r3, r3
 800770e:	f880 304c 	strb.w	r3, [r0, #76]	; 0x4c
  return (uint32_t)(READ_REG(TIMx->CCR1));
 8007712:	6b4b      	ldr	r3, [r1, #52]	; 0x34
}
 8007714:	2000      	movs	r0, #0
 8007716:	b003      	add	sp, #12
 8007718:	bdf0      	pop	{r4, r5, r6, r7, pc}
        if (STATE_4 == bPrevHallState)
 800771a:	2a04      	cmp	r2, #4
 800771c:	d072      	beq.n	8007804 <HALL_TIMx_CC_IRQHandler+0x1c0>
        else if (STATE_1 == bPrevHallState)
 800771e:	2a01      	cmp	r2, #1
 8007720:	d1e5      	bne.n	80076ee <HALL_TIMx_CC_IRQHandler+0xaa>
          pHandle->MeasuredElAngle = (int16_t)(pHandle->PhaseShift + S16_60_PHASE_SHIFT);
 8007722:	8c43      	ldrh	r3, [r0, #34]	; 0x22
 8007724:	f503 532a 	add.w	r3, r3, #10880	; 0x2a80
 8007728:	332a      	adds	r3, #42	; 0x2a
          pHandle->Direction = NEGATIVE;
 800772a:	22ff      	movs	r2, #255	; 0xff
          pHandle->MeasuredElAngle = (int16_t)(pHandle->PhaseShift + S16_60_PHASE_SHIFT);
 800772c:	f8a0 30aa 	strh.w	r3, [r0, #170]	; 0xaa
          pHandle->Direction = NEGATIVE;
 8007730:	f880 20a2 	strb.w	r2, [r0, #162]	; 0xa2
          pHandle->MeasuredElAngle = (int16_t)(pHandle->PhaseShift + S16_60_PHASE_SHIFT);
 8007734:	f04f 34ff 	mov.w	r4, #4294967295
 8007738:	e046      	b.n	80077c8 <HALL_TIMx_CC_IRQHandler+0x184>
        if (STATE_6 == bPrevHallState)
 800773a:	2a06      	cmp	r2, #6
 800773c:	d074      	beq.n	8007828 <HALL_TIMx_CC_IRQHandler+0x1e4>
        else if (STATE_5 == bPrevHallState)
 800773e:	2a05      	cmp	r2, #5
 8007740:	d1d5      	bne.n	80076ee <HALL_TIMx_CC_IRQHandler+0xaa>
          pHandle->MeasuredElAngle = (int16_t)(pHandle->PhaseShift);
 8007742:	8c43      	ldrh	r3, [r0, #34]	; 0x22
 8007744:	f8a0 30aa 	strh.w	r3, [r0, #170]	; 0xaa
          pHandle->Direction = NEGATIVE;
 8007748:	22ff      	movs	r2, #255	; 0xff
 800774a:	f880 20a2 	strb.w	r2, [r0, #162]	; 0xa2
          pHandle->MeasuredElAngle = (int16_t)(pHandle->PhaseShift);
 800774e:	f04f 34ff 	mov.w	r4, #4294967295
 8007752:	e039      	b.n	80077c8 <HALL_TIMx_CC_IRQHandler+0x184>
        if (STATE_1 == bPrevHallState)
 8007754:	2a01      	cmp	r2, #1
 8007756:	d05d      	beq.n	8007814 <HALL_TIMx_CC_IRQHandler+0x1d0>
        else if (STATE_2 == bPrevHallState)
 8007758:	2a02      	cmp	r2, #2
 800775a:	d1c8      	bne.n	80076ee <HALL_TIMx_CC_IRQHandler+0xaa>
          pHandle->MeasuredElAngle = (int16_t)(pHandle->PhaseShift + S16_120_PHASE_SHIFT + S16_60_PHASE_SHIFT);
 800775c:	8c43      	ldrh	r3, [r0, #34]	; 0x22
 800775e:	f503 43ff 	add.w	r3, r3, #32640	; 0x7f80
 8007762:	337f      	adds	r3, #127	; 0x7f
          pHandle->Direction = NEGATIVE;
 8007764:	22ff      	movs	r2, #255	; 0xff
          pHandle->MeasuredElAngle = (int16_t)(pHandle->PhaseShift + S16_120_PHASE_SHIFT + S16_60_PHASE_SHIFT);
 8007766:	f8a0 30aa 	strh.w	r3, [r0, #170]	; 0xaa
          pHandle->Direction = NEGATIVE;
 800776a:	f880 20a2 	strb.w	r2, [r0, #162]	; 0xa2
          pHandle->MeasuredElAngle = (int16_t)(pHandle->PhaseShift + S16_120_PHASE_SHIFT + S16_60_PHASE_SHIFT);
 800776e:	f04f 34ff 	mov.w	r4, #4294967295
 8007772:	e029      	b.n	80077c8 <HALL_TIMx_CC_IRQHandler+0x184>
        if (STATE_3 == bPrevHallState)
 8007774:	2a03      	cmp	r2, #3
 8007776:	d02f      	beq.n	80077d8 <HALL_TIMx_CC_IRQHandler+0x194>
        else if (STATE_6 == bPrevHallState)
 8007778:	2a06      	cmp	r2, #6
 800777a:	d1b8      	bne.n	80076ee <HALL_TIMx_CC_IRQHandler+0xaa>
          pHandle->MeasuredElAngle = (int16_t)(pHandle->PhaseShift - S16_120_PHASE_SHIFT);
 800777c:	8c43      	ldrh	r3, [r0, #34]	; 0x22
 800777e:	f5a3 43aa 	sub.w	r3, r3, #21760	; 0x5500
 8007782:	3b55      	subs	r3, #85	; 0x55
          pHandle->Direction = NEGATIVE;
 8007784:	22ff      	movs	r2, #255	; 0xff
          pHandle->MeasuredElAngle = (int16_t)(pHandle->PhaseShift - S16_120_PHASE_SHIFT);
 8007786:	f8a0 30aa 	strh.w	r3, [r0, #170]	; 0xaa
          pHandle->Direction = NEGATIVE;
 800778a:	f880 20a2 	strb.w	r2, [r0, #162]	; 0xa2
          pHandle->MeasuredElAngle = (int16_t)(pHandle->PhaseShift - S16_120_PHASE_SHIFT);
 800778e:	f04f 34ff 	mov.w	r4, #4294967295
 8007792:	e019      	b.n	80077c8 <HALL_TIMx_CC_IRQHandler+0x184>
        if (STATE_5 == bPrevHallState)
 8007794:	2a05      	cmp	r2, #5
 8007796:	d00d      	beq.n	80077b4 <HALL_TIMx_CC_IRQHandler+0x170>
        else if (STATE_3 == bPrevHallState)
 8007798:	2a03      	cmp	r2, #3
 800779a:	d1a8      	bne.n	80076ee <HALL_TIMx_CC_IRQHandler+0xaa>
          pHandle->MeasuredElAngle = (int16_t)(pHandle->PhaseShift + S16_120_PHASE_SHIFT);
 800779c:	8c43      	ldrh	r3, [r0, #34]	; 0x22
 800779e:	f503 43aa 	add.w	r3, r3, #21760	; 0x5500
 80077a2:	3355      	adds	r3, #85	; 0x55
          pHandle->Direction = NEGATIVE;
 80077a4:	22ff      	movs	r2, #255	; 0xff
          pHandle->MeasuredElAngle = (int16_t)(pHandle->PhaseShift + S16_120_PHASE_SHIFT);
 80077a6:	f8a0 30aa 	strh.w	r3, [r0, #170]	; 0xaa
          pHandle->Direction = NEGATIVE;
 80077aa:	f880 20a2 	strb.w	r2, [r0, #162]	; 0xa2
          pHandle->MeasuredElAngle = (int16_t)(pHandle->PhaseShift + S16_120_PHASE_SHIFT);
 80077ae:	f04f 34ff 	mov.w	r4, #4294967295
 80077b2:	e009      	b.n	80077c8 <HALL_TIMx_CC_IRQHandler+0x184>
          pHandle->MeasuredElAngle = pHandle->PhaseShift + S16_60_PHASE_SHIFT;
 80077b4:	8c43      	ldrh	r3, [r0, #34]	; 0x22
 80077b6:	f503 532a 	add.w	r3, r3, #10880	; 0x2a80
          pHandle->Direction = POSITIVE;
 80077ba:	2201      	movs	r2, #1
          pHandle->MeasuredElAngle = pHandle->PhaseShift + S16_60_PHASE_SHIFT;
 80077bc:	332a      	adds	r3, #42	; 0x2a
 80077be:	f8a0 30aa 	strh.w	r3, [r0, #170]	; 0xaa
          pHandle->Direction = POSITIVE;
 80077c2:	f880 20a2 	strb.w	r2, [r0, #162]	; 0xa2
          pHandle->MeasuredElAngle = pHandle->PhaseShift + S16_60_PHASE_SHIFT;
 80077c6:	4614      	mov	r4, r2
    if (pHandle->Direction != PrevDirection)
 80077c8:	42a5      	cmp	r5, r4
 80077ca:	d091      	beq.n	80076f0 <HALL_TIMx_CC_IRQHandler+0xac>
      pHandle->BufferFilled = 0U ;
 80077cc:	2300      	movs	r3, #0
 80077ce:	f880 304d 	strb.w	r3, [r0, #77]	; 0x4d
      pHandle->SpeedFIFOIdx = 0U;
 80077d2:	f880 3098 	strb.w	r3, [r0, #152]	; 0x98
 80077d6:	e78b      	b.n	80076f0 <HALL_TIMx_CC_IRQHandler+0xac>
          pHandle->MeasuredElAngle = (int16_t)(pHandle->PhaseShift + S16_120_PHASE_SHIFT + S16_60_PHASE_SHIFT);
 80077d8:	8c43      	ldrh	r3, [r0, #34]	; 0x22
 80077da:	f503 43ff 	add.w	r3, r3, #32640	; 0x7f80
          pHandle->Direction = POSITIVE;
 80077de:	2201      	movs	r2, #1
          pHandle->MeasuredElAngle = (int16_t)(pHandle->PhaseShift + S16_120_PHASE_SHIFT + S16_60_PHASE_SHIFT);
 80077e0:	337f      	adds	r3, #127	; 0x7f
 80077e2:	f8a0 30aa 	strh.w	r3, [r0, #170]	; 0xaa
          pHandle->Direction = POSITIVE;
 80077e6:	f880 20a2 	strb.w	r2, [r0, #162]	; 0xa2
          pHandle->MeasuredElAngle = (int16_t)(pHandle->PhaseShift + S16_120_PHASE_SHIFT + S16_60_PHASE_SHIFT);
 80077ea:	4614      	mov	r4, r2
 80077ec:	e7ec      	b.n	80077c8 <HALL_TIMx_CC_IRQHandler+0x184>
          pHandle->MeasuredElAngle = (int16_t)(pHandle->PhaseShift - S16_120_PHASE_SHIFT);
 80077ee:	8c43      	ldrh	r3, [r0, #34]	; 0x22
 80077f0:	f5a3 43aa 	sub.w	r3, r3, #21760	; 0x5500
          pHandle->Direction = POSITIVE;
 80077f4:	2201      	movs	r2, #1
          pHandle->MeasuredElAngle = (int16_t)(pHandle->PhaseShift - S16_120_PHASE_SHIFT);
 80077f6:	3b55      	subs	r3, #85	; 0x55
 80077f8:	f8a0 30aa 	strh.w	r3, [r0, #170]	; 0xaa
          pHandle->Direction = POSITIVE;
 80077fc:	f880 20a2 	strb.w	r2, [r0, #162]	; 0xa2
          pHandle->MeasuredElAngle = (int16_t)(pHandle->PhaseShift - S16_120_PHASE_SHIFT);
 8007800:	4614      	mov	r4, r2
 8007802:	e7e1      	b.n	80077c8 <HALL_TIMx_CC_IRQHandler+0x184>
          pHandle->Direction = POSITIVE;
 8007804:	2201      	movs	r2, #1
          pHandle->MeasuredElAngle = pHandle->PhaseShift;
 8007806:	8c43      	ldrh	r3, [r0, #34]	; 0x22
          pHandle->Direction = POSITIVE;
 8007808:	f880 20a2 	strb.w	r2, [r0, #162]	; 0xa2
          pHandle->MeasuredElAngle = pHandle->PhaseShift;
 800780c:	4614      	mov	r4, r2
 800780e:	f8a0 30aa 	strh.w	r3, [r0, #170]	; 0xaa
 8007812:	e7d9      	b.n	80077c8 <HALL_TIMx_CC_IRQHandler+0x184>
          pHandle->MeasuredElAngle = (int16_t)(pHandle->PhaseShift + S16_120_PHASE_SHIFT);
 8007814:	8c43      	ldrh	r3, [r0, #34]	; 0x22
          pHandle->Direction = POSITIVE;
 8007816:	f880 20a2 	strb.w	r2, [r0, #162]	; 0xa2
          pHandle->MeasuredElAngle = (int16_t)(pHandle->PhaseShift + S16_120_PHASE_SHIFT);
 800781a:	f503 43aa 	add.w	r3, r3, #21760	; 0x5500
 800781e:	3355      	adds	r3, #85	; 0x55
 8007820:	4614      	mov	r4, r2
 8007822:	f8a0 30aa 	strh.w	r3, [r0, #170]	; 0xaa
 8007826:	e7cf      	b.n	80077c8 <HALL_TIMx_CC_IRQHandler+0x184>
          pHandle->MeasuredElAngle = (int16_t)(pHandle->PhaseShift - S16_60_PHASE_SHIFT);
 8007828:	8c43      	ldrh	r3, [r0, #34]	; 0x22
 800782a:	f5a3 532a 	sub.w	r3, r3, #10880	; 0x2a80
          pHandle->Direction = POSITIVE;
 800782e:	2201      	movs	r2, #1
          pHandle->MeasuredElAngle = (int16_t)(pHandle->PhaseShift - S16_60_PHASE_SHIFT);
 8007830:	3b2a      	subs	r3, #42	; 0x2a
 8007832:	f8a0 30aa 	strh.w	r3, [r0, #170]	; 0xaa
          pHandle->Direction = POSITIVE;
 8007836:	f880 20a2 	strb.w	r2, [r0, #162]	; 0xa2
          pHandle->MeasuredElAngle = (int16_t)(pHandle->PhaseShift - S16_60_PHASE_SHIFT);
 800783a:	4614      	mov	r4, r2
 800783c:	e7c4      	b.n	80077c8 <HALL_TIMx_CC_IRQHandler+0x184>
          pHandle->MeasuredElAngle = (int16_t)(pHandle->PhaseShift - S16_60_PHASE_SHIFT);
 800783e:	8c43      	ldrh	r3, [r0, #34]	; 0x22
 8007840:	f5a3 532a 	sub.w	r3, r3, #10880	; 0x2a80
 8007844:	3b2a      	subs	r3, #42	; 0x2a
          pHandle->Direction = NEGATIVE;
 8007846:	22ff      	movs	r2, #255	; 0xff
          pHandle->MeasuredElAngle = (int16_t)(pHandle->PhaseShift - S16_60_PHASE_SHIFT);
 8007848:	f8a0 30aa 	strh.w	r3, [r0, #170]	; 0xaa
          pHandle->Direction = NEGATIVE;
 800784c:	f880 20a2 	strb.w	r2, [r0, #162]	; 0xa2
          pHandle->MeasuredElAngle = (int16_t)(pHandle->PhaseShift - S16_60_PHASE_SHIFT);
 8007850:	f04f 34ff 	mov.w	r4, #4294967295
 8007854:	e7b8      	b.n	80077c8 <HALL_TIMx_CC_IRQHandler+0x184>
      if (pHandle->BufferFilled < pHandle->SpeedBufferSize)
 8007856:	f890 304d 	ldrb.w	r3, [r0, #77]	; 0x4d
 800785a:	f890 5026 	ldrb.w	r5, [r0, #38]	; 0x26
 800785e:	42ab      	cmp	r3, r5
 8007860:	d205      	bcs.n	800786e <HALL_TIMx_CC_IRQHandler+0x22a>
        pHandle->BufferFilled++;
 8007862:	f890 304d 	ldrb.w	r3, [r0, #77]	; 0x4d
 8007866:	3301      	adds	r3, #1
 8007868:	b2db      	uxtb	r3, r3
 800786a:	f880 304d 	strb.w	r3, [r0, #77]	; 0x4d
 800786e:	f8d1 c034 	ldr.w	ip, [r1, #52]	; 0x34
  return (uint32_t)(READ_REG(TIMx->PSC));
 8007872:	6a8a      	ldr	r2, [r1, #40]	; 0x28
      wCaptBuf += ((uint32_t)pHandle->OVFCounter) * 0x10000UL;
 8007874:	f890 304e 	ldrb.w	r3, [r0, #78]	; 0x4e
      if (pHandle->OVFCounter != 0U)
 8007878:	f890 704e 	ldrb.w	r7, [r0, #78]	; 0x4e
      wCaptBuf += ((uint32_t)pHandle->OVFCounter) * 0x10000UL;
 800787c:	041b      	lsls	r3, r3, #16
      hPrscBuf = (uint16_t)LL_TIM_GetPrescaler(TIMx);
 800787e:	b292      	uxth	r2, r2
      wCaptBuf += ((uint32_t)pHandle->OVFCounter) * 0x10000UL;
 8007880:	fa13 f68c 	uxtah	r6, r3, ip
      if (pHandle->OVFCounter != 0U)
 8007884:	f007 0eff 	and.w	lr, r7, #255	; 0xff
 8007888:	2f00      	cmp	r7, #0
 800788a:	d046      	beq.n	800791a <HALL_TIMx_CC_IRQHandler+0x2d6>
        hAux = hPrscBuf + 1U;
 800788c:	3201      	adds	r2, #1
        if (pHandle->RatioInc)
 800788e:	f890 704b 	ldrb.w	r7, [r0, #75]	; 0x4b
        wCaptBuf *= hAux;
 8007892:	b293      	uxth	r3, r2
 8007894:	fb06 f303 	mul.w	r3, r6, r3
        if (pHandle->RatioInc)
 8007898:	2f00      	cmp	r7, #0
 800789a:	d048      	beq.n	800792e <HALL_TIMx_CC_IRQHandler+0x2ea>
          pHandle->RatioInc = false;  /* Previous capture caused overflow */
 800789c:	2200      	movs	r2, #0
 800789e:	f880 204b 	strb.w	r2, [r0, #75]	; 0x4b
      if (wCaptBuf < pHandle->MinPeriod)
 80078a2:	f8d0 20bc 	ldr.w	r2, [r0, #188]	; 0xbc
 80078a6:	429a      	cmp	r2, r3
 80078a8:	d831      	bhi.n	800790e <HALL_TIMx_CC_IRQHandler+0x2ca>
        pHandle->ElPeriodSum -= pHandle->SensorPeriod[pHandle->SpeedFIFOIdx]; /* value we gonna removed from the accumulator */
 80078aa:	f890 2098 	ldrb.w	r2, [r0, #152]	; 0x98
        if (wCaptBuf >= pHandle->MaxPeriod)
 80078ae:	f8d0 60b8 	ldr.w	r6, [r0, #184]	; 0xb8
        pHandle->ElPeriodSum -= pHandle->SensorPeriod[pHandle->SpeedFIFOIdx]; /* value we gonna removed from the accumulator */
 80078b2:	f8d0 109c 	ldr.w	r1, [r0, #156]	; 0x9c
 80078b6:	eb00 0c82 	add.w	ip, r0, r2, lsl #2
        if (wCaptBuf >= pHandle->MaxPeriod)
 80078ba:	429e      	cmp	r6, r3
        pHandle->ElPeriodSum -= pHandle->SensorPeriod[pHandle->SpeedFIFOIdx]; /* value we gonna removed from the accumulator */
 80078bc:	f8dc 7050 	ldr.w	r7, [ip, #80]	; 0x50
          pHandle->SensorPeriod[pHandle->SpeedFIFOIdx] *= pHandle->Direction;
 80078c0:	bf88      	it	hi
 80078c2:	fb04 f603 	mulhi.w	r6, r4, r3
        pHandle->ElPeriodSum -= pHandle->SensorPeriod[pHandle->SpeedFIFOIdx]; /* value we gonna removed from the accumulator */
 80078c6:	eba1 0107 	sub.w	r1, r1, r7
        pHandle->SpeedFIFOIdx++;
 80078ca:	f102 0201 	add.w	r2, r2, #1
 80078ce:	b2d2      	uxtb	r2, r2
        pHandle->ElPeriodSum -= pHandle->SensorPeriod[pHandle->SpeedFIFOIdx]; /* value we gonna removed from the accumulator */
 80078d0:	f8c0 109c 	str.w	r1, [r0, #156]	; 0x9c
          pHandle->ElPeriodSum += pHandle->SensorPeriod[pHandle->SpeedFIFOIdx];
 80078d4:	bf8a      	itet	hi
 80078d6:	1989      	addhi	r1, r1, r6
          pHandle->SensorPeriod[pHandle->SpeedFIFOIdx] = (int32_t)pHandle->MaxPeriod * pHandle->Direction;
 80078d8:	4366      	mulls	r6, r4
          pHandle->ElPeriodSum += pHandle->SensorPeriod[pHandle->SpeedFIFOIdx];
 80078da:	f8c0 109c 	strhi.w	r1, [r0, #156]	; 0x9c
        if (pHandle->SpeedFIFOIdx == pHandle->SpeedBufferSize)
 80078de:	4295      	cmp	r5, r2
 80078e0:	f8cc 6050 	str.w	r6, [ip, #80]	; 0x50
          pHandle->SpeedFIFOIdx = 0U;
 80078e4:	bf08      	it	eq
 80078e6:	2200      	moveq	r2, #0
 80078e8:	f880 2098 	strb.w	r2, [r0, #152]	; 0x98
        if (pHandle->SensorIsReliable)
 80078ec:	f890 2049 	ldrb.w	r2, [r0, #73]	; 0x49
 80078f0:	b34a      	cbz	r2, 8007946 <HALL_TIMx_CC_IRQHandler+0x302>
          if ((pHandle->BufferFilled < pHandle->SpeedBufferSize) && (wCaptBuf != 0U))
 80078f2:	f890 204d 	ldrb.w	r2, [r0, #77]	; 0x4d
 80078f6:	4295      	cmp	r5, r2
 80078f8:	d93b      	bls.n	8007972 <HALL_TIMx_CC_IRQHandler+0x32e>
 80078fa:	2b00      	cmp	r3, #0
 80078fc:	d039      	beq.n	8007972 <HALL_TIMx_CC_IRQHandler+0x32e>
            uint32_t tempReg = (pHandle->PseudoFreqConv / wCaptBuf) * (uint32_t)pHandle->Direction;
 80078fe:	f8d0 20b4 	ldr.w	r2, [r0, #180]	; 0xb4
 8007902:	fbb2 f2f3 	udiv	r2, r2, r3
 8007906:	fb04 f202 	mul.w	r2, r4, r2
            pHandle->AvrElSpeedDpp = (int16_t)tempReg;
 800790a:	f8a0 20a4 	strh.w	r2, [r0, #164]	; 0xa4
      pHandle->OVFCounter = 0U;
 800790e:	2300      	movs	r3, #0
 8007910:	f880 304e 	strb.w	r3, [r0, #78]	; 0x4e
}
 8007914:	2000      	movs	r0, #0
 8007916:	b003      	add	sp, #12
 8007918:	bdf0      	pop	{r4, r5, r6, r7, pc}
        if (pHandle->RatioDec) /* and don't decrease it again */
 800791a:	f890 304a 	ldrb.w	r3, [r0, #74]	; 0x4a
 800791e:	b1ab      	cbz	r3, 800794c <HALL_TIMx_CC_IRQHandler+0x308>
          hAux = hPrscBuf + 2U;
 8007920:	3202      	adds	r2, #2
          wCaptBuf *= hAux;
 8007922:	b292      	uxth	r2, r2
 8007924:	fb06 f302 	mul.w	r3, r6, r2
          pHandle->RatioDec = false;
 8007928:	f880 e04a 	strb.w	lr, [r0, #74]	; 0x4a
 800792c:	e7b9      	b.n	80078a2 <HALL_TIMx_CC_IRQHandler+0x25e>
 800792e:	6a8a      	ldr	r2, [r1, #40]	; 0x28
          if (LL_TIM_GetPrescaler(TIMx) < pHandle->HALLMaxRatio) /* Avoid OVF w/ very low freq */
 8007930:	f8b0 60ae 	ldrh.w	r6, [r0, #174]	; 0xae
 8007934:	4296      	cmp	r6, r2
 8007936:	d9b4      	bls.n	80078a2 <HALL_TIMx_CC_IRQHandler+0x25e>
 8007938:	6a8a      	ldr	r2, [r1, #40]	; 0x28
            pHandle->RatioInc = true;   /* new prsc value updated at next capture only */
 800793a:	2601      	movs	r6, #1
            LL_TIM_SetPrescaler(TIMx, LL_TIM_GetPrescaler(TIMx) + 1U); /* To avoid OVF during speed decrease */
 800793c:	3201      	adds	r2, #1
  WRITE_REG(TIMx->PSC, Prescaler);
 800793e:	628a      	str	r2, [r1, #40]	; 0x28
            pHandle->RatioInc = true;   /* new prsc value updated at next capture only */
 8007940:	f880 604b 	strb.w	r6, [r0, #75]	; 0x4b
 8007944:	e7ad      	b.n	80078a2 <HALL_TIMx_CC_IRQHandler+0x25e>
          pHandle->AvrElSpeedDpp = 0;
 8007946:	f8a0 20a4 	strh.w	r2, [r0, #164]	; 0xa4
 800794a:	e7e0      	b.n	800790e <HALL_TIMx_CC_IRQHandler+0x2ca>
          uint16_t hAux = hPrscBuf + 1U;
 800794c:	3201      	adds	r2, #1
          if (hHighSpeedCapture < LOW_RES_THRESHOLD) /* If capture range correct */
 800794e:	fa1f fc8c 	uxth.w	ip, ip
          wCaptBuf *= hAux;
 8007952:	b292      	uxth	r2, r2
          if (hHighSpeedCapture < LOW_RES_THRESHOLD) /* If capture range correct */
 8007954:	f5bc 4faa 	cmp.w	ip, #21760	; 0x5500
          wCaptBuf *= hAux;
 8007958:	fb06 f302 	mul.w	r3, r6, r2
          if (hHighSpeedCapture < LOW_RES_THRESHOLD) /* If capture range correct */
 800795c:	d2a1      	bcs.n	80078a2 <HALL_TIMx_CC_IRQHandler+0x25e>
  return (uint32_t)(READ_REG(TIMx->PSC));
 800795e:	6a8a      	ldr	r2, [r1, #40]	; 0x28
            if (LL_TIM_GetPrescaler(TIMx) > 0U) /* or prescaler cannot be further reduced */
 8007960:	2a00      	cmp	r2, #0
 8007962:	d09e      	beq.n	80078a2 <HALL_TIMx_CC_IRQHandler+0x25e>
 8007964:	6a8a      	ldr	r2, [r1, #40]	; 0x28
              pHandle->RatioDec = true;
 8007966:	2601      	movs	r6, #1
              LL_TIM_SetPrescaler(TIMx, LL_TIM_GetPrescaler(TIMx) - 1U); /* Increase accuracy by decreasing prsc */
 8007968:	3a01      	subs	r2, #1
  WRITE_REG(TIMx->PSC, Prescaler);
 800796a:	628a      	str	r2, [r1, #40]	; 0x28
              pHandle->RatioDec = true;
 800796c:	f880 604a 	strb.w	r6, [r0, #74]	; 0x4a
 8007970:	e797      	b.n	80078a2 <HALL_TIMx_CC_IRQHandler+0x25e>
                                               (pHandle->ElPeriodSum / (int32_t)pHandle->SpeedBufferSize)); /* Average value */
 8007972:	f8d0 209c 	ldr.w	r2, [r0, #156]	; 0x9c
            pHandle->AvrElSpeedDpp = (int16_t)((int32_t)pHandle->PseudoFreqConv /
 8007976:	f8d0 30b4 	ldr.w	r3, [r0, #180]	; 0xb4
                                               (pHandle->ElPeriodSum / (int32_t)pHandle->SpeedBufferSize)); /* Average value */
 800797a:	fb92 f5f5 	sdiv	r5, r2, r5
            pHandle->AvrElSpeedDpp = (int16_t)((int32_t)pHandle->PseudoFreqConv /
 800797e:	fb93 f3f5 	sdiv	r3, r3, r5
 8007982:	f8a0 30a4 	strh.w	r3, [r0, #164]	; 0xa4
 8007986:	e7c2      	b.n	800790e <HALL_TIMx_CC_IRQHandler+0x2ca>
        pHandle->SensorIsReliable = false;
 8007988:	2300      	movs	r3, #0
 800798a:	f880 3049 	strb.w	r3, [r0, #73]	; 0x49
        break;
 800798e:	e6ae      	b.n	80076ee <HALL_TIMx_CC_IRQHandler+0xaa>

08007990 <HALL_TIMx_UP_IRQHandler>:
  if (pHandle->SensorIsReliable)
 8007990:	f890 3049 	ldrb.w	r3, [r0, #73]	; 0x49
 8007994:	b1e3      	cbz	r3, 80079d0 <HALL_TIMx_UP_IRQHandler+0x40>
{
 8007996:	b430      	push	{r4, r5}
    pHandle->OVFCounter++;
 8007998:	f890 204e 	ldrb.w	r2, [r0, #78]	; 0x4e
  TIM_TypeDef *TIMx = pHandle->TIMx;
 800799c:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
    hMaxTimerOverflow = (uint16_t)(((uint32_t)pHandle->HallTimeout * pHandle->OvfFreq)
 800799e:	f8b0 40c0 	ldrh.w	r4, [r0, #192]	; 0xc0
 80079a2:	f8b0 30c2 	ldrh.w	r3, [r0, #194]	; 0xc2
    pHandle->OVFCounter++;
 80079a6:	3201      	adds	r2, #1
 80079a8:	b2d2      	uxtb	r2, r2
 80079aa:	f880 204e 	strb.w	r2, [r0, #78]	; 0x4e
  return (uint32_t)(READ_REG(TIMx->PSC));
 80079ae:	6a8d      	ldr	r5, [r1, #40]	; 0x28
    if (pHandle->OVFCounter >= hMaxTimerOverflow)
 80079b0:	f890 104e 	ldrb.w	r1, [r0, #78]	; 0x4e
                                 / ((LL_TIM_GetPrescaler(TIMx) + 1U) * 1000U));
 80079b4:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80079b8:	fb05 2202 	mla	r2, r5, r2, r2
    hMaxTimerOverflow = (uint16_t)(((uint32_t)pHandle->HallTimeout * pHandle->OvfFreq)
 80079bc:	fb03 f304 	mul.w	r3, r3, r4
                                 / ((LL_TIM_GetPrescaler(TIMx) + 1U) * 1000U));
 80079c0:	fbb3 f3f2 	udiv	r3, r3, r2
    if (pHandle->OVFCounter >= hMaxTimerOverflow)
 80079c4:	b29b      	uxth	r3, r3
 80079c6:	4299      	cmp	r1, r3
 80079c8:	d204      	bcs.n	80079d4 <HALL_TIMx_UP_IRQHandler+0x44>
}
 80079ca:	2000      	movs	r0, #0
 80079cc:	bc30      	pop	{r4, r5}
 80079ce:	4770      	bx	lr
 80079d0:	2000      	movs	r0, #0
 80079d2:	4770      	bx	lr
    if (DEGREES_120 == pHandle->SensorPlacement)
 80079d4:	f890 3020 	ldrb.w	r3, [r0, #32]
      pHandle->_Super.hElSpeedDpp = 0;
 80079d8:	2200      	movs	r2, #0
 80079da:	81c2      	strh	r2, [r0, #14]
    if (DEGREES_120 == pHandle->SensorPlacement)
 80079dc:	bb03      	cbnz	r3, 8007a20 <HALL_TIMx_UP_IRQHandler+0x90>
      pHandle->HallState  = (uint8_t)((LL_GPIO_IsInputPinSet(pHandle->H3Port, pHandle->H3Pin) << 2U)
 80079de:	6c03      	ldr	r3, [r0, #64]	; 0x40
                                      | (LL_GPIO_IsInputPinSet(pHandle->H2Port, pHandle->H2Pin) << 1U)
 80079e0:	6b82      	ldr	r2, [r0, #56]	; 0x38
 80079e2:	6919      	ldr	r1, [r3, #16]
      pHandle->HallState  = (uint8_t)((LL_GPIO_IsInputPinSet(pHandle->H3Port, pHandle->H3Pin) << 2U)
 80079e4:	6c43      	ldr	r3, [r0, #68]	; 0x44
 80079e6:	6915      	ldr	r5, [r2, #16]
                                      | (LL_GPIO_IsInputPinSet(pHandle->H2Port, pHandle->H2Pin) << 1U)
 80079e8:	6bc4      	ldr	r4, [r0, #60]	; 0x3c
                                      | LL_GPIO_IsInputPinSet(pHandle->H1Port, pHandle->H1Pin));
 80079ea:	6b02      	ldr	r2, [r0, #48]	; 0x30
 80079ec:	438b      	bics	r3, r1
      pHandle->HallState  = (uint8_t)((LL_GPIO_IsInputPinSet(pHandle->H3Port, pHandle->H3Pin) << 2U)
 80079ee:	bf08      	it	eq
 80079f0:	2304      	moveq	r3, #4
 80079f2:	6911      	ldr	r1, [r2, #16]
                                      | LL_GPIO_IsInputPinSet(pHandle->H1Port, pHandle->H1Pin));
 80079f4:	6b42      	ldr	r2, [r0, #52]	; 0x34
      pHandle->HallState  = (uint8_t)((LL_GPIO_IsInputPinSet(pHandle->H3Port, pHandle->H3Pin) << 2U)
 80079f6:	bf18      	it	ne
 80079f8:	2300      	movne	r3, #0
 80079fa:	43ac      	bics	r4, r5
                                      | (LL_GPIO_IsInputPinSet(pHandle->H2Port, pHandle->H2Pin) << 1U)
 80079fc:	bf0c      	ite	eq
 80079fe:	2402      	moveq	r4, #2
 8007a00:	2400      	movne	r4, #0
 8007a02:	4323      	orrs	r3, r4
 8007a04:	438a      	bics	r2, r1
      pHandle->HallState  = (uint8_t)((LL_GPIO_IsInputPinSet(pHandle->H3Port, pHandle->H3Pin) << 2U)
 8007a06:	bf08      	it	eq
 8007a08:	f043 0301 	orreq.w	r3, r3, #1
 8007a0c:	f880 30a6 	strb.w	r3, [r0, #166]	; 0xa6
    switch (pHandle->HallState)
 8007a10:	3b01      	subs	r3, #1
 8007a12:	2b05      	cmp	r3, #5
 8007a14:	d86c      	bhi.n	8007af0 <HALL_TIMx_UP_IRQHandler+0x160>
 8007a16:	e8df f003 	tbb	[pc, r3]
 8007a1a:	5d64      	.short	0x5d64
 8007a1c:	1c484f56 	.word	0x1c484f56
      pHandle->HallState  = (uint8_t)(((LL_GPIO_IsInputPinSet(pHandle->H2Port, pHandle->H2Pin) ^ 1U) << 2U)
 8007a20:	6b83      	ldr	r3, [r0, #56]	; 0x38
                                      | (LL_GPIO_IsInputPinSet(pHandle->H3Port, pHandle->H3Pin) << 1U)
 8007a22:	6c02      	ldr	r2, [r0, #64]	; 0x40
                                      | LL_GPIO_IsInputPinSet(pHandle->H1Port, pHandle->H1Pin));
 8007a24:	6b04      	ldr	r4, [r0, #48]	; 0x30
 8007a26:	6919      	ldr	r1, [r3, #16]
                                      | (LL_GPIO_IsInputPinSet(pHandle->H3Port, pHandle->H3Pin) << 1U)
 8007a28:	6c43      	ldr	r3, [r0, #68]	; 0x44
 8007a2a:	6912      	ldr	r2, [r2, #16]
 8007a2c:	6925      	ldr	r5, [r4, #16]
                                      | LL_GPIO_IsInputPinSet(pHandle->H1Port, pHandle->H1Pin));
 8007a2e:	6b44      	ldr	r4, [r0, #52]	; 0x34
 8007a30:	4393      	bics	r3, r2
      pHandle->HallState  = (uint8_t)(((LL_GPIO_IsInputPinSet(pHandle->H2Port, pHandle->H2Pin) ^ 1U) << 2U)
 8007a32:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
                                      | (LL_GPIO_IsInputPinSet(pHandle->H3Port, pHandle->H3Pin) << 1U)
 8007a34:	bf0c      	ite	eq
 8007a36:	2302      	moveq	r3, #2
 8007a38:	2300      	movne	r3, #0
 8007a3a:	43ac      	bics	r4, r5
      pHandle->HallState  = (uint8_t)(((LL_GPIO_IsInputPinSet(pHandle->H2Port, pHandle->H2Pin) ^ 1U) << 2U)
 8007a3c:	bf08      	it	eq
 8007a3e:	f043 0301 	orreq.w	r3, r3, #1
 8007a42:	438a      	bics	r2, r1
 8007a44:	bf14      	ite	ne
 8007a46:	2204      	movne	r2, #4
 8007a48:	2200      	moveq	r2, #0
 8007a4a:	4313      	orrs	r3, r2
 8007a4c:	f880 30a6 	strb.w	r3, [r0, #166]	; 0xa6
 8007a50:	e7de      	b.n	8007a10 <HALL_TIMx_UP_IRQHandler+0x80>
        pHandle->_Super.hElAngle = (int16_t)(pHandle->PhaseShift - S16_60_PHASE_SHIFT - (S16_60_PHASE_SHIFT / 2));
 8007a52:	8c43      	ldrh	r3, [r0, #34]	; 0x22
 8007a54:	f5a3 537f 	sub.w	r3, r3, #16320	; 0x3fc0
 8007a58:	3b3f      	subs	r3, #63	; 0x3f
 8007a5a:	b21b      	sxth	r3, r3
 8007a5c:	8083      	strh	r3, [r0, #4]
      for (bIndex = 0U; bIndex < pHandle->SpeedBufferSize; bIndex++)
 8007a5e:	f890 4026 	ldrb.w	r4, [r0, #38]	; 0x26
    pHandle->MeasuredElAngle = pHandle->_Super.hElAngle;
 8007a62:	f8a0 30aa 	strh.w	r3, [r0, #170]	; 0xaa
      pHandle->OVFCounter = 0U;
 8007a66:	2300      	movs	r3, #0
 8007a68:	f880 304e 	strb.w	r3, [r0, #78]	; 0x4e
      pHandle->FirstCapt = 0U;
 8007a6c:	f880 304c 	strb.w	r3, [r0, #76]	; 0x4c
      for (bIndex = 0U; bIndex < pHandle->SpeedBufferSize; bIndex++)
 8007a70:	b17c      	cbz	r4, 8007a92 <HALL_TIMx_UP_IRQHandler+0x102>
 8007a72:	1e62      	subs	r2, r4, #1
 8007a74:	b2d3      	uxtb	r3, r2
        pHandle->SensorPeriod[bIndex]  = (int32_t)pHandle->MaxPeriod;
 8007a76:	f8d0 10b8 	ldr.w	r1, [r0, #184]	; 0xb8
 8007a7a:	f100 0250 	add.w	r2, r0, #80	; 0x50
 8007a7e:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 8007a82:	f100 034c 	add.w	r3, r0, #76	; 0x4c
 8007a86:	f843 1f04 	str.w	r1, [r3, #4]!
      for (bIndex = 0U; bIndex < pHandle->SpeedBufferSize; bIndex++)
 8007a8a:	4293      	cmp	r3, r2
 8007a8c:	d1fb      	bne.n	8007a86 <HALL_TIMx_UP_IRQHandler+0xf6>
 8007a8e:	fb01 f404 	mul.w	r4, r1, r4
      pHandle->BufferFilled = 0U ;
 8007a92:	2300      	movs	r3, #0
 8007a94:	f880 304d 	strb.w	r3, [r0, #77]	; 0x4d
      pHandle->SpeedFIFOIdx = 0U;
 8007a98:	f880 3098 	strb.w	r3, [r0, #152]	; 0x98
      pHandle->ElPeriodSum = (int32_t)tempReg;
 8007a9c:	f8c0 409c 	str.w	r4, [r0, #156]	; 0x9c
      pHandle->AvrElSpeedDpp = 0;
 8007aa0:	f8a0 30a4 	strh.w	r3, [r0, #164]	; 0xa4
}
 8007aa4:	bc30      	pop	{r4, r5}
 8007aa6:	2000      	movs	r0, #0
 8007aa8:	4770      	bx	lr
        pHandle->_Super.hElAngle = (int16_t)(pHandle->PhaseShift + (S16_60_PHASE_SHIFT / 2));
 8007aaa:	8c43      	ldrh	r3, [r0, #34]	; 0x22
 8007aac:	f503 53aa 	add.w	r3, r3, #5440	; 0x1540
 8007ab0:	3315      	adds	r3, #21
 8007ab2:	b21b      	sxth	r3, r3
 8007ab4:	8083      	strh	r3, [r0, #4]
        break;
 8007ab6:	e7d2      	b.n	8007a5e <HALL_TIMx_UP_IRQHandler+0xce>
        pHandle->_Super.hElAngle = (int16_t)(pHandle->PhaseShift - (S16_60_PHASE_SHIFT / 2));
 8007ab8:	8c43      	ldrh	r3, [r0, #34]	; 0x22
 8007aba:	f5a3 53aa 	sub.w	r3, r3, #5440	; 0x1540
 8007abe:	3b15      	subs	r3, #21
 8007ac0:	b21b      	sxth	r3, r3
 8007ac2:	8083      	strh	r3, [r0, #4]
        break;
 8007ac4:	e7cb      	b.n	8007a5e <HALL_TIMx_UP_IRQHandler+0xce>
        pHandle->_Super.hElAngle = (int16_t)(pHandle->PhaseShift + S16_120_PHASE_SHIFT + (S16_60_PHASE_SHIFT / 2));
 8007ac6:	8c43      	ldrh	r3, [r0, #34]	; 0x22
 8007ac8:	f503 43d5 	add.w	r3, r3, #27264	; 0x6a80
 8007acc:	332a      	adds	r3, #42	; 0x2a
 8007ace:	b21b      	sxth	r3, r3
 8007ad0:	8083      	strh	r3, [r0, #4]
        break;
 8007ad2:	e7c4      	b.n	8007a5e <HALL_TIMx_UP_IRQHandler+0xce>
        pHandle->_Super.hElAngle = (int16_t)(pHandle->PhaseShift - S16_120_PHASE_SHIFT - (S16_60_PHASE_SHIFT / 2));
 8007ad4:	8c43      	ldrh	r3, [r0, #34]	; 0x22
 8007ad6:	f5a3 43d5 	sub.w	r3, r3, #27264	; 0x6a80
 8007ada:	3b2a      	subs	r3, #42	; 0x2a
 8007adc:	b21b      	sxth	r3, r3
 8007ade:	8083      	strh	r3, [r0, #4]
        break;
 8007ae0:	e7bd      	b.n	8007a5e <HALL_TIMx_UP_IRQHandler+0xce>
        pHandle->_Super.hElAngle = (int16_t)(pHandle->PhaseShift + S16_60_PHASE_SHIFT + (S16_60_PHASE_SHIFT / 2));
 8007ae2:	8c43      	ldrh	r3, [r0, #34]	; 0x22
 8007ae4:	f503 537f 	add.w	r3, r3, #16320	; 0x3fc0
 8007ae8:	333f      	adds	r3, #63	; 0x3f
 8007aea:	b21b      	sxth	r3, r3
 8007aec:	8083      	strh	r3, [r0, #4]
        break;
 8007aee:	e7b6      	b.n	8007a5e <HALL_TIMx_UP_IRQHandler+0xce>
        pHandle->SensorIsReliable = false;
 8007af0:	2200      	movs	r2, #0
 8007af2:	f9b0 3004 	ldrsh.w	r3, [r0, #4]
 8007af6:	f880 2049 	strb.w	r2, [r0, #73]	; 0x49
        break;
 8007afa:	e7b0      	b.n	8007a5e <HALL_TIMx_UP_IRQHandler+0xce>

08007afc <MCP_ReceivedPacket>:
#include "register_interface.h"
#include "mc_config.h"
#include "mcp_config.h"

void MCP_ReceivedPacket(MCP_Handle_t *pHandle)
{
 8007afc:	b5f0      	push	{r4, r5, r6, r7, lr}
    /* Nothing to do, txBuffer and txLength have not been modified */
  }
  else /* Length is 0, this is a request to send back the last packet */
  {
#endif
    packetHeader = (uint16_t *)pHandle->rxBuffer; //cstat !MISRAC2012-Rule-11.3
 8007afe:	6846      	ldr	r6, [r0, #4]
    command = (uint16_t)(*packetHeader & CMD_MASK);
 8007b00:	8832      	ldrh	r2, [r6, #0]
    if ((command & MCP_USER_CMD_MASK) == MCP_USER_CMD)
 8007b02:	f402 417f 	and.w	r1, r2, #65280	; 0xff00
    command = (uint16_t)(*packetHeader & CMD_MASK);
 8007b06:	f022 0307 	bic.w	r3, r2, #7
    if ((command & MCP_USER_CMD_MASK) == MCP_USER_CMD)
 8007b0a:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
{
 8007b0e:	b083      	sub	sp, #12
 8007b10:	4604      	mov	r4, r0
    command = (uint16_t)(*packetHeader & CMD_MASK);
 8007b12:	b29b      	uxth	r3, r3
    if ((command & MCP_USER_CMD_MASK) == MCP_USER_CMD)
 8007b14:	f000 8080 	beq.w	8007c18 <MCP_ReceivedPacket+0x11c>
    MCI_Handle_t *pMCI = &Mci[motorID];
    /* Removing MCP Header from RxBuffer*/
    pHandle->rxLength = pHandle->rxLength-MCP_HEADER_SIZE;
    pHandle->rxBuffer = pHandle->rxBuffer+MCP_HEADER_SIZE;
    /* Commands requiering payload response must be aware of space available for the payload*/
    txSyncFreeSpace = pHandle->pTransportLayer->txSyncMaxPayload-1; /* Last byte is reserved for MCP response*/
 8007b18:	6801      	ldr	r1, [r0, #0]
    pHandle->rxLength = pHandle->rxLength-MCP_HEADER_SIZE;
 8007b1a:	8980      	ldrh	r0, [r0, #12]
    txSyncFreeSpace = pHandle->pTransportLayer->txSyncMaxPayload-1; /* Last byte is reserved for MCP response*/
 8007b1c:	8989      	ldrh	r1, [r1, #12]
    MCI_Handle_t *pMCI = &Mci[motorID];
 8007b1e:	4f6f      	ldr	r7, [pc, #444]	; (8007cdc <MCP_ReceivedPacket+0x1e0>)
    motorID = (uint8_t)((*packetHeader - 1U) & MOTOR_MASK);
 8007b20:	3a01      	subs	r2, #1
    pHandle->rxLength = pHandle->rxLength-MCP_HEADER_SIZE;
 8007b22:	3802      	subs	r0, #2
    MCI_Handle_t *pMCI = &Mci[motorID];
 8007b24:	f002 0507 	and.w	r5, r2, #7
    pHandle->rxBuffer = pHandle->rxBuffer+MCP_HEADER_SIZE;
 8007b28:	3602      	adds	r6, #2
    txSyncFreeSpace = pHandle->pTransportLayer->txSyncMaxPayload-1; /* Last byte is reserved for MCP response*/
 8007b2a:	3901      	subs	r1, #1
    pHandle->rxLength = pHandle->rxLength-MCP_HEADER_SIZE;
 8007b2c:	b280      	uxth	r0, r0
    /* Initialization of the tx length, command which send back data has to increment the txLength
     * (case of Read register) */
    pHandle->txLength = 0;
 8007b2e:	2200      	movs	r2, #0

    switch (command)
 8007b30:	2b38      	cmp	r3, #56	; 0x38
    pHandle->rxBuffer = pHandle->rxBuffer+MCP_HEADER_SIZE;
 8007b32:	6066      	str	r6, [r4, #4]
    MCI_Handle_t *pMCI = &Mci[motorID];
 8007b34:	eb07 1545 	add.w	r5, r7, r5, lsl #5
    txSyncFreeSpace = pHandle->pTransportLayer->txSyncMaxPayload-1; /* Last byte is reserved for MCP response*/
 8007b38:	b289      	uxth	r1, r1
    pHandle->rxLength = pHandle->rxLength-MCP_HEADER_SIZE;
 8007b3a:	81a0      	strh	r0, [r4, #12]
    pHandle->txLength = 0;
 8007b3c:	81e2      	strh	r2, [r4, #14]
    switch (command)
 8007b3e:	d829      	bhi.n	8007b94 <MCP_ReceivedPacket+0x98>
 8007b40:	2b38      	cmp	r3, #56	; 0x38
 8007b42:	d81e      	bhi.n	8007b82 <MCP_ReceivedPacket+0x86>
 8007b44:	e8df f003 	tbb	[pc, r3]
 8007b48:	1d1d1d91 	.word	0x1d1d1d91
 8007b4c:	1d1d1d1d 	.word	0x1d1d1d1d
 8007b50:	1d1d1d99 	.word	0x1d1d1d99
 8007b54:	1d1d1d1d 	.word	0x1d1d1d1d
 8007b58:	1d1d1d8c 	.word	0x1d1d1d8c
 8007b5c:	1d1d1d1d 	.word	0x1d1d1d1d
 8007b60:	1d1d1d84 	.word	0x1d1d1d84
 8007b64:	1d1d1d1d 	.word	0x1d1d1d1d
 8007b68:	1d1d1d7e 	.word	0x1d1d1d7e
 8007b6c:	1d1d1d1d 	.word	0x1d1d1d1d
 8007b70:	1d1d1d9e 	.word	0x1d1d1d9e
 8007b74:	1d1d1d1d 	.word	0x1d1d1d1d
 8007b78:	1d1d1d7a 	.word	0x1d1d1d7a
 8007b7c:	1d1d1d1d 	.word	0x1d1d1d1d
 8007b80:	a9          	.byte	0xa9
 8007b81:	00          	.byte	0x00
 8007b82:	2300      	movs	r3, #0
 8007b84:	2002      	movs	r0, #2
      {
        MCPResponse = MCP_CMD_UNKNOWN;
        break;
      }
    }
    pHandle->txBuffer[pHandle->txLength] = MCPResponse;
 8007b86:	68a2      	ldr	r2, [r4, #8]
 8007b88:	54d0      	strb	r0, [r2, r3]
    pHandle->txLength++;
 8007b8a:	89e3      	ldrh	r3, [r4, #14]
 8007b8c:	3301      	adds	r3, #1
 8007b8e:	81e3      	strh	r3, [r4, #14]
#ifdef NULL_PTR_CHECK_MCP
  }
#endif
}
 8007b90:	b003      	add	sp, #12
 8007b92:	bdf0      	pop	{r4, r5, r6, r7, pc}
    switch (command)
 8007b94:	2b60      	cmp	r3, #96	; 0x60
 8007b96:	d839      	bhi.n	8007c0c <MCP_ReceivedPacket+0x110>
 8007b98:	2b47      	cmp	r3, #71	; 0x47
 8007b9a:	d93a      	bls.n	8007c12 <MCP_ReceivedPacket+0x116>
 8007b9c:	3b48      	subs	r3, #72	; 0x48
 8007b9e:	2b18      	cmp	r3, #24
 8007ba0:	d8ef      	bhi.n	8007b82 <MCP_ReceivedPacket+0x86>
 8007ba2:	a201      	add	r2, pc, #4	; (adr r2, 8007ba8 <MCP_ReceivedPacket+0xac>)
 8007ba4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007ba8:	08007ca7 	.word	0x08007ca7
 8007bac:	08007b83 	.word	0x08007b83
 8007bb0:	08007b83 	.word	0x08007b83
 8007bb4:	08007b83 	.word	0x08007b83
 8007bb8:	08007b83 	.word	0x08007b83
 8007bbc:	08007b83 	.word	0x08007b83
 8007bc0:	08007b83 	.word	0x08007b83
 8007bc4:	08007b83 	.word	0x08007b83
 8007bc8:	08007cd5 	.word	0x08007cd5
 8007bcc:	08007b83 	.word	0x08007b83
 8007bd0:	08007b83 	.word	0x08007b83
 8007bd4:	08007b83 	.word	0x08007b83
 8007bd8:	08007b83 	.word	0x08007b83
 8007bdc:	08007b83 	.word	0x08007b83
 8007be0:	08007b83 	.word	0x08007b83
 8007be4:	08007b83 	.word	0x08007b83
 8007be8:	08007cd5 	.word	0x08007cd5
 8007bec:	08007b83 	.word	0x08007b83
 8007bf0:	08007b83 	.word	0x08007b83
 8007bf4:	08007b83 	.word	0x08007b83
 8007bf8:	08007b83 	.word	0x08007b83
 8007bfc:	08007b83 	.word	0x08007b83
 8007c00:	08007b83 	.word	0x08007b83
 8007c04:	08007b83 	.word	0x08007b83
 8007c08:	08007cd5 	.word	0x08007cd5
 8007c0c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007c10:	d060      	beq.n	8007cd4 <MCP_ReceivedPacket+0x1d8>
 8007c12:	4613      	mov	r3, r2
 8007c14:	2002      	movs	r0, #2
 8007c16:	e7b6      	b.n	8007b86 <MCP_ReceivedPacket+0x8a>
    pHandle->rxLength = pHandle->rxLength-MCP_HEADER_SIZE;
 8007c18:	8980      	ldrh	r0, [r0, #12]
    txSyncFreeSpace = pHandle->pTransportLayer->txSyncMaxPayload-1; /* Last byte is reserved for MCP response*/
 8007c1a:	6822      	ldr	r2, [r4, #0]
    pHandle->rxLength = pHandle->rxLength-MCP_HEADER_SIZE;
 8007c1c:	3802      	subs	r0, #2
      userCommand = (command >> 3) & 0x1f;
 8007c1e:	f3c3 03c7 	ubfx	r3, r3, #3, #8
    pHandle->rxBuffer = pHandle->rxBuffer+MCP_HEADER_SIZE;
 8007c22:	3602      	adds	r6, #2
    pHandle->rxLength = pHandle->rxLength-MCP_HEADER_SIZE;
 8007c24:	b280      	uxth	r0, r0
    pHandle->txLength = 0;
 8007c26:	2500      	movs	r5, #0
    	  if (userCommand < MCP_USER_CALLBACK_MAX && MCP_UserCallBack[userCommand] != NULL)
 8007c28:	f013 0f1e 	tst.w	r3, #30
    txSyncFreeSpace = pHandle->pTransportLayer->txSyncMaxPayload-1; /* Last byte is reserved for MCP response*/
 8007c2c:	8991      	ldrh	r1, [r2, #12]
    pHandle->rxBuffer = pHandle->rxBuffer+MCP_HEADER_SIZE;
 8007c2e:	6066      	str	r6, [r4, #4]
    pHandle->rxLength = pHandle->rxLength-MCP_HEADER_SIZE;
 8007c30:	81a0      	strh	r0, [r4, #12]
    pHandle->txLength = 0;
 8007c32:	81e5      	strh	r5, [r4, #14]
    	  if (userCommand < MCP_USER_CALLBACK_MAX && MCP_UserCallBack[userCommand] != NULL)
 8007c34:	d03d      	beq.n	8007cb2 <MCP_ReceivedPacket+0x1b6>
        MCPResponse = MCP_CMD_OK;
 8007c36:	2300      	movs	r3, #0
          MCPResponse = MCP_ERROR_CALLBACK_NOT_REGISTRED;
 8007c38:	200d      	movs	r0, #13
 8007c3a:	e7a4      	b.n	8007b86 <MCP_ReceivedPacket+0x8a>
        if (IDLE == MCI_GetSTMState(pMCI))
 8007c3c:	4628      	mov	r0, r5
 8007c3e:	f7f9 fc11 	bl	8001464 <MCI_GetSTMState>
 8007c42:	b128      	cbz	r0, 8007c50 <MCP_ReceivedPacket+0x154>
          (void)MCI_StopMotor(pMCI);
 8007c44:	4628      	mov	r0, r5
 8007c46:	f7f9 fc29 	bl	800149c <MCI_StopMotor>
          MCPResponse = MCP_CMD_OK;
 8007c4a:	89e3      	ldrh	r3, [r4, #14]
 8007c4c:	2000      	movs	r0, #0
 8007c4e:	e79a      	b.n	8007b86 <MCP_ReceivedPacket+0x8a>
          MCPResponse = (MCI_StartMotor(pMCI)) ? MCP_CMD_OK : MCP_CMD_NOK;
 8007c50:	4628      	mov	r0, r5
 8007c52:	f7f9 fc0d 	bl	8001470 <MCI_StartMotor>
 8007c56:	f080 0001 	eor.w	r0, r0, #1
 8007c5a:	89e3      	ldrh	r3, [r4, #14]
 8007c5c:	b2c0      	uxtb	r0, r0
 8007c5e:	e792      	b.n	8007b86 <MCP_ReceivedPacket+0x8a>
        MCPResponse = RI_GetRegCommandParser(pHandle, txSyncFreeSpace);
 8007c60:	4620      	mov	r0, r4
 8007c62:	f7fa fdaf 	bl	80027c4 <RI_GetRegCommandParser>
        break;
 8007c66:	89e3      	ldrh	r3, [r4, #14]
 8007c68:	e78d      	b.n	8007b86 <MCP_ReceivedPacket+0x8a>
        *pHandle->txBuffer = (uint32_t) MCP_VERSION;
 8007c6a:	68a3      	ldr	r3, [r4, #8]
        pHandle->txLength = 4;
 8007c6c:	2104      	movs	r1, #4
        *pHandle->txBuffer = (uint32_t) MCP_VERSION;
 8007c6e:	2201      	movs	r2, #1
        pHandle->txLength = 4;
 8007c70:	81e1      	strh	r1, [r4, #14]
        *pHandle->txBuffer = (uint32_t) MCP_VERSION;
 8007c72:	701a      	strb	r2, [r3, #0]
      break;
 8007c74:	89e3      	ldrh	r3, [r4, #14]
        MCPResponse = MCP_CMD_OK;
 8007c76:	2000      	movs	r0, #0
      break;
 8007c78:	e785      	b.n	8007b86 <MCP_ReceivedPacket+0x8a>
        MCPResponse = RI_SetRegCommandParser(pHandle, txSyncFreeSpace);
 8007c7a:	4620      	mov	r0, r4
 8007c7c:	f7fa faf6 	bl	800226c <RI_SetRegCommandParser>
        break;
 8007c80:	89e3      	ldrh	r3, [r4, #14]
 8007c82:	e780      	b.n	8007b86 <MCP_ReceivedPacket+0x8a>
        if (RUN == MCI_GetSTMState(pMCI))
 8007c84:	4628      	mov	r0, r5
 8007c86:	f7f9 fbed 	bl	8001464 <MCI_GetSTMState>
 8007c8a:	2806      	cmp	r0, #6
 8007c8c:	d1dd      	bne.n	8007c4a <MCP_ReceivedPacket+0x14e>
          MCI_StopRamp(pMCI);
 8007c8e:	4628      	mov	r0, r5
 8007c90:	f7f9 fc48 	bl	8001524 <MCI_StopRamp>
 8007c94:	89e3      	ldrh	r3, [r4, #14]
        MCPResponse = MCP_CMD_OK;
 8007c96:	2000      	movs	r0, #0
 8007c98:	e775      	b.n	8007b86 <MCP_ReceivedPacket+0x8a>
        (void)MCI_FaultAcknowledged(pMCI);
 8007c9a:	4628      	mov	r0, r5
 8007c9c:	f7f9 fc1e 	bl	80014dc <MCI_FaultAcknowledged>
        break;
 8007ca0:	89e3      	ldrh	r3, [r4, #14]
        MCPResponse = MCP_CMD_OK;
 8007ca2:	2000      	movs	r0, #0
        break;
 8007ca4:	e76f      	b.n	8007b86 <MCP_ReceivedPacket+0x8a>
        MCI_Clear_Iqdref(pMCI);
 8007ca6:	4628      	mov	r0, r5
 8007ca8:	f7f9 fca4 	bl	80015f4 <MCI_Clear_Iqdref>
        break;
 8007cac:	89e3      	ldrh	r3, [r4, #14]
        MCPResponse = MCP_CMD_OK;
 8007cae:	2000      	movs	r0, #0
        break;
 8007cb0:	e769      	b.n	8007b86 <MCP_ReceivedPacket+0x8a>
    txSyncFreeSpace = pHandle->pTransportLayer->txSyncMaxPayload-1; /* Last byte is reserved for MCP response*/
 8007cb2:	3901      	subs	r1, #1
 8007cb4:	b20a      	sxth	r2, r1
      userCommand = (command >> 3) & 0x1f;
 8007cb6:	f003 031f 	and.w	r3, r3, #31
    	  if (userCommand < MCP_USER_CALLBACK_MAX && MCP_UserCallBack[userCommand] != NULL)
 8007cba:	4909      	ldr	r1, [pc, #36]	; (8007ce0 <MCP_ReceivedPacket+0x1e4>)
 8007cbc:	f851 5023 	ldr.w	r5, [r1, r3, lsl #2]
 8007cc0:	2d00      	cmp	r5, #0
 8007cc2:	d0b8      	beq.n	8007c36 <MCP_ReceivedPacket+0x13a>
    	    MCPResponse = MCP_UserCallBack[userCommand](pHandle->rxLength, pHandle->rxBuffer, txSyncFreeSpace, &pHandle->txLength, pHandle->txBuffer);
 8007cc4:	68a3      	ldr	r3, [r4, #8]
 8007cc6:	9300      	str	r3, [sp, #0]
 8007cc8:	4631      	mov	r1, r6
 8007cca:	f104 030e 	add.w	r3, r4, #14
 8007cce:	47a8      	blx	r5
 8007cd0:	89e3      	ldrh	r3, [r4, #14]
 8007cd2:	e758      	b.n	8007b86 <MCP_ReceivedPacket+0x8a>
    txSyncFreeSpace = pHandle->pTransportLayer->txSyncMaxPayload-1; /* Last byte is reserved for MCP response*/
 8007cd4:	b20a      	sxth	r2, r1
  uint8_t userCommand=0;
 8007cd6:	2300      	movs	r3, #0
 8007cd8:	e7ef      	b.n	8007cba <MCP_ReceivedPacket+0x1be>
 8007cda:	bf00      	nop
 8007cdc:	20001c30 	.word	0x20001c30
 8007ce0:	20001c78 	.word	0x20001c78

08007ce4 <MCPA_dataLog>:

uint32_t GLOBAL_TIMESTAMP = 0;
static void MCPA_stopDataLog (MCPA_Handle_t *pHandle);

void MCPA_dataLog(MCPA_Handle_t *pHandle)
{
 8007ce4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
#endif
    uint8_t i;
    uint16_t *logValue16;
    uint32_t *logValue;

    if (pHandle->HFIndex == pHandle->HFRateBuff) /*  */
 8007ce6:	7fc3      	ldrb	r3, [r0, #31]
 8007ce8:	f890 2022 	ldrb.w	r2, [r0, #34]	; 0x22
 8007cec:	429a      	cmp	r2, r3
{
 8007cee:	4604      	mov	r4, r0
    if (pHandle->HFIndex == pHandle->HFRateBuff) /*  */
 8007cf0:	d002      	beq.n	8007cf8 <MCPA_dataLog+0x14>
      }
    }
    else
    {
      /* nothing to log just waiting next call to MCPA_datalog*/
      pHandle->HFIndex++;
 8007cf2:	3301      	adds	r3, #1
 8007cf4:	77c3      	strb	r3, [r0, #31]
    }
#ifdef NULL_PTR_CHECK_MCPA
  }
#endif
}
 8007cf6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if (0U == pHandle->bufferIndex)
 8007cf8:	8b05      	ldrh	r5, [r0, #24]
      pHandle->HFIndex = 0U;
 8007cfa:	2300      	movs	r3, #0
 8007cfc:	77c3      	strb	r3, [r0, #31]
      if (0U == pHandle->bufferIndex)
 8007cfe:	b1a5      	cbz	r5, 8007d2a <MCPA_dataLog+0x46>
 8007d00:	6961      	ldr	r1, [r4, #20]
      if ((pHandle->bufferIndex > 0U)  && (pHandle->bufferIndex <= pHandle->bufferTxTriggerBuff))
 8007d02:	8ba0      	ldrh	r0, [r4, #28]
 8007d04:	42a8      	cmp	r0, r5
 8007d06:	d24d      	bcs.n	8007da4 <MCPA_dataLog+0xc0>
 8007d08:	f894 2026 	ldrb.w	r2, [r4, #38]	; 0x26
        if (pHandle->MFRateBuff == 254U) /* MFRateBuff = 254 means we dump MF data once per buffer */
 8007d0c:	2afe      	cmp	r2, #254	; 0xfe
 8007d0e:	d068      	beq.n	8007de2 <MCPA_dataLog+0xfe>
        *logValue16 = pHandle->MarkBuff; /* MarkBuff is actually 8 bits, but we add also 8 bits of the ASYNCID=0 after the MARK*/
 8007d10:	f894 302a 	ldrb.w	r3, [r4, #42]	; 0x2a
 8007d14:	534b      	strh	r3, [r1, r5]
        pHandle->pTransportLayer->fSendPacket(pHandle->pTransportLayer, pHandle->currentBuffer, pHandle->bufferIndex + 2U,
 8007d16:	8b22      	ldrh	r2, [r4, #24]
 8007d18:	6820      	ldr	r0, [r4, #0]
 8007d1a:	3202      	adds	r2, #2
 8007d1c:	2309      	movs	r3, #9
 8007d1e:	6845      	ldr	r5, [r0, #4]
 8007d20:	b292      	uxth	r2, r2
 8007d22:	47a8      	blx	r5
        pHandle->bufferIndex = 0U;
 8007d24:	2300      	movs	r3, #0
 8007d26:	8323      	strh	r3, [r4, #24]
}
 8007d28:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        if (0U == pHandle->pTransportLayer->fGetBuffer (pHandle->pTransportLayer,
 8007d2a:	4601      	mov	r1, r0
 8007d2c:	2209      	movs	r2, #9
 8007d2e:	f851 0b14 	ldr.w	r0, [r1], #20
 8007d32:	6803      	ldr	r3, [r0, #0]
 8007d34:	4798      	blx	r3
 8007d36:	b388      	cbz	r0, 8007d9c <MCPA_dataLog+0xb8>
          *logValue = GLOBAL_TIMESTAMP; /* 32 first bits is used to store Timestamp */
 8007d38:	4b4b      	ldr	r3, [pc, #300]	; (8007e68 <MCPA_dataLog+0x184>)
          logValue = (uint32_t *) pHandle->currentBuffer; //cstat !MISRAC2012-Rule-11.3
 8007d3a:	6961      	ldr	r1, [r4, #20]
          *logValue = GLOBAL_TIMESTAMP; /* 32 first bits is used to store Timestamp */
 8007d3c:	681b      	ldr	r3, [r3, #0]
 8007d3e:	600b      	str	r3, [r1, #0]
          if (pHandle->Mark == pHandle->MarkBuff)
 8007d40:	f894 3029 	ldrb.w	r3, [r4, #41]	; 0x29
 8007d44:	f894 202a 	ldrb.w	r2, [r4, #42]	; 0x2a
          pHandle->MFIndex = 0U; /* Restart the motif from scratch at each buffer*/
 8007d48:	f884 5020 	strb.w	r5, [r4, #32]
          if (pHandle->Mark == pHandle->MarkBuff)
 8007d4c:	429a      	cmp	r2, r3
          pHandle->bufferIndex = 4U;
 8007d4e:	f04f 0504 	mov.w	r5, #4
 8007d52:	8325      	strh	r5, [r4, #24]
          if (pHandle->Mark == pHandle->MarkBuff)
 8007d54:	d0d5      	beq.n	8007d02 <MCPA_dataLog+0x1e>
            pHandle->HFNumBuff = pHandle->HFNum;
 8007d56:	f894 0023 	ldrb.w	r0, [r4, #35]	; 0x23
            pHandle->MFNumBuff = pHandle->MFNum;
 8007d5a:	f894 1027 	ldrb.w	r1, [r4, #39]	; 0x27
            pHandle->HFRateBuff = pHandle->HFRate;
 8007d5e:	f894 6021 	ldrb.w	r6, [r4, #33]	; 0x21
            pHandle->MFRateBuff = pHandle->MFRate;
 8007d62:	f894 5025 	ldrb.w	r5, [r4, #37]	; 0x25
            pHandle->MarkBuff = pHandle->Mark;
 8007d66:	f884 302a 	strb.w	r3, [r4, #42]	; 0x2a
          memcpy(pHandle->dataPtrTableBuff, pHandle->dataPtrTable, (pHandle->HFNum+pHandle->MFNum) * 4U); /* We store pointer here, so 4 bytes */
 8007d6a:	1842      	adds	r2, r0, r1
            pHandle->bufferTxTriggerBuff = pHandle->bufferTxTrigger;
 8007d6c:	8b63      	ldrh	r3, [r4, #26]
            pHandle->HFNumBuff = pHandle->HFNum;
 8007d6e:	f884 0024 	strb.w	r0, [r4, #36]	; 0x24
            pHandle->MFNumBuff = pHandle->MFNum;
 8007d72:	f884 1028 	strb.w	r1, [r4, #40]	; 0x28
          memcpy(pHandle->dataPtrTableBuff, pHandle->dataPtrTable, (pHandle->HFNum+pHandle->MFNum) * 4U); /* We store pointer here, so 4 bytes */
 8007d76:	0092      	lsls	r2, r2, #2
 8007d78:	e9d4 1001 	ldrd	r1, r0, [r4, #4]
            pHandle->bufferTxTriggerBuff = pHandle->bufferTxTrigger;
 8007d7c:	83a3      	strh	r3, [r4, #28]
            pHandle->HFRateBuff = pHandle->HFRate;
 8007d7e:	f884 6022 	strb.w	r6, [r4, #34]	; 0x22
            pHandle->MFRateBuff = pHandle->MFRate;
 8007d82:	f884 5026 	strb.w	r5, [r4, #38]	; 0x26
          memcpy(pHandle->dataPtrTableBuff, pHandle->dataPtrTable, (pHandle->HFNum+pHandle->MFNum) * 4U); /* We store pointer here, so 4 bytes */
 8007d86:	f001 fb71 	bl	800946c <memcpy>
          memcpy(pHandle->dataSizeTableBuff, pHandle->dataSizeTable, pHandle->HFNum+pHandle->MFNum); /* 1 size byte per ID*/
 8007d8a:	f894 2023 	ldrb.w	r2, [r4, #35]	; 0x23
 8007d8e:	f894 3027 	ldrb.w	r3, [r4, #39]	; 0x27
 8007d92:	e9d4 1003 	ldrd	r1, r0, [r4, #12]
 8007d96:	441a      	add	r2, r3
 8007d98:	f001 fb68 	bl	800946c <memcpy>
      if ((pHandle->bufferIndex > 0U)  && (pHandle->bufferIndex <= pHandle->bufferTxTriggerBuff))
 8007d9c:	8b25      	ldrh	r5, [r4, #24]
 8007d9e:	2d00      	cmp	r5, #0
 8007da0:	d1ae      	bne.n	8007d00 <MCPA_dataLog+0x1c>
}
 8007da2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        for (i = 0U; i < pHandle->HFNumBuff; i++)
 8007da4:	f894 3024 	ldrb.w	r3, [r4, #36]	; 0x24
        logValue16 = (uint16_t *) &pHandle->currentBuffer[pHandle->bufferIndex]; //cstat !MISRAC2012-Rule-11.3
 8007da8:	194e      	adds	r6, r1, r5
        for (i = 0U; i < pHandle->HFNumBuff; i++)
 8007daa:	2b00      	cmp	r3, #0
 8007dac:	d055      	beq.n	8007e5a <MCPA_dataLog+0x176>
          *logValue16 = *((uint16_t *) pHandle->dataPtrTableBuff[i]); //cstat !MISRAC2012-Rule-11.5
 8007dae:	2200      	movs	r2, #0
 8007db0:	68a7      	ldr	r7, [r4, #8]
 8007db2:	4610      	mov	r0, r2
 8007db4:	f857 3020 	ldr.w	r3, [r7, r0, lsl #2]
 8007db8:	881b      	ldrh	r3, [r3, #0]
 8007dba:	f826 3b02 	strh.w	r3, [r6], #2
          pHandle->bufferIndex = pHandle->bufferIndex + 2U;
 8007dbe:	8b25      	ldrh	r5, [r4, #24]
        for (i = 0U; i < pHandle->HFNumBuff; i++)
 8007dc0:	f894 3024 	ldrb.w	r3, [r4, #36]	; 0x24
 8007dc4:	3201      	adds	r2, #1
          pHandle->bufferIndex = pHandle->bufferIndex + 2U;
 8007dc6:	3502      	adds	r5, #2
        for (i = 0U; i < pHandle->HFNumBuff; i++)
 8007dc8:	b2d0      	uxtb	r0, r2
          pHandle->bufferIndex = pHandle->bufferIndex + 2U;
 8007dca:	b2ad      	uxth	r5, r5
        for (i = 0U; i < pHandle->HFNumBuff; i++)
 8007dcc:	4283      	cmp	r3, r0
          pHandle->bufferIndex = pHandle->bufferIndex + 2U;
 8007dce:	8325      	strh	r5, [r4, #24]
        for (i = 0U; i < pHandle->HFNumBuff; i++)
 8007dd0:	d8f0      	bhi.n	8007db4 <MCPA_dataLog+0xd0>
        if (pHandle->MFRateBuff < 254U)
 8007dd2:	f894 2026 	ldrb.w	r2, [r4, #38]	; 0x26
 8007dd6:	2afd      	cmp	r2, #253	; 0xfd
 8007dd8:	d919      	bls.n	8007e0e <MCPA_dataLog+0x12a>
      if (pHandle->bufferIndex > pHandle->bufferTxTriggerBuff)
 8007dda:	8ba3      	ldrh	r3, [r4, #28]
 8007ddc:	42ab      	cmp	r3, r5
 8007dde:	d395      	bcc.n	8007d0c <MCPA_dataLog+0x28>
}
 8007de0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
          for (i = pHandle->HFNumBuff; i < pHandle->MFNumBuff+pHandle->HFNumBuff; i++)
 8007de2:	f894 3024 	ldrb.w	r3, [r4, #36]	; 0x24
 8007de6:	f894 0028 	ldrb.w	r0, [r4, #40]	; 0x28
 8007dea:	4418      	add	r0, r3
 8007dec:	4298      	cmp	r0, r3
 8007dee:	dd8f      	ble.n	8007d10 <MCPA_dataLog+0x2c>
           *logValue = *((uint32_t *) pHandle->dataPtrTableBuff[i]); //cstat !MISRAC2012-Rule-11.5
 8007df0:	68a7      	ldr	r7, [r4, #8]
           pHandle->bufferIndex = pHandle->bufferIndex + pHandle->dataSizeTableBuff[i];
 8007df2:	6926      	ldr	r6, [r4, #16]
           *logValue = *((uint32_t *) pHandle->dataPtrTableBuff[i]); //cstat !MISRAC2012-Rule-11.5
 8007df4:	f857 2023 	ldr.w	r2, [r7, r3, lsl #2]
 8007df8:	6812      	ldr	r2, [r2, #0]
 8007dfa:	514a      	str	r2, [r1, r5]
           pHandle->bufferIndex = pHandle->bufferIndex + pHandle->dataSizeTableBuff[i];
 8007dfc:	5cf2      	ldrb	r2, [r6, r3]
          for (i = pHandle->HFNumBuff; i < pHandle->MFNumBuff+pHandle->HFNumBuff; i++)
 8007dfe:	3301      	adds	r3, #1
           pHandle->bufferIndex = pHandle->bufferIndex + pHandle->dataSizeTableBuff[i];
 8007e00:	4415      	add	r5, r2
          for (i = pHandle->HFNumBuff; i < pHandle->MFNumBuff+pHandle->HFNumBuff; i++)
 8007e02:	b2db      	uxtb	r3, r3
           pHandle->bufferIndex = pHandle->bufferIndex + pHandle->dataSizeTableBuff[i];
 8007e04:	b2ad      	uxth	r5, r5
          for (i = pHandle->HFNumBuff; i < pHandle->MFNumBuff+pHandle->HFNumBuff; i++)
 8007e06:	4283      	cmp	r3, r0
           pHandle->bufferIndex = pHandle->bufferIndex + pHandle->dataSizeTableBuff[i];
 8007e08:	8325      	strh	r5, [r4, #24]
          for (i = pHandle->HFNumBuff; i < pHandle->MFNumBuff+pHandle->HFNumBuff; i++)
 8007e0a:	dbf3      	blt.n	8007df4 <MCPA_dataLog+0x110>
 8007e0c:	e780      	b.n	8007d10 <MCPA_dataLog+0x2c>
 8007e0e:	8ba0      	ldrh	r0, [r4, #28]
          if (pHandle->MFIndex == pHandle->MFRateBuff)
 8007e10:	f894 5020 	ldrb.w	r5, [r4, #32]
 8007e14:	4295      	cmp	r5, r2
 8007e16:	d007      	beq.n	8007e28 <MCPA_dataLog+0x144>
            pHandle->MFIndex ++;
 8007e18:	3501      	adds	r5, #1
 8007e1a:	f884 5020 	strb.w	r5, [r4, #32]
 8007e1e:	8b25      	ldrh	r5, [r4, #24]
      if (pHandle->bufferIndex > pHandle->bufferTxTriggerBuff)
 8007e20:	42a8      	cmp	r0, r5
 8007e22:	f4ff af75 	bcc.w	8007d10 <MCPA_dataLog+0x2c>
}
 8007e26:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
            for (i = pHandle->HFNumBuff; i < pHandle->MFNumBuff+pHandle->HFNumBuff; i++)
 8007e28:	f894 6028 	ldrb.w	r6, [r4, #40]	; 0x28
 8007e2c:	441e      	add	r6, r3
            pHandle->MFIndex = 0U;
 8007e2e:	2200      	movs	r2, #0
            for (i = pHandle->HFNumBuff; i < pHandle->MFNumBuff+pHandle->HFNumBuff; i++)
 8007e30:	429e      	cmp	r6, r3
            pHandle->MFIndex = 0U;
 8007e32:	f884 2020 	strb.w	r2, [r4, #32]
            for (i = pHandle->HFNumBuff; i < pHandle->MFNumBuff+pHandle->HFNumBuff; i++)
 8007e36:	dd15      	ble.n	8007e64 <MCPA_dataLog+0x180>
              *logValue = *((uint32_t *) pHandle->dataPtrTableBuff[i]);
 8007e38:	f8d4 c008 	ldr.w	ip, [r4, #8]
              pHandle->bufferIndex = pHandle->bufferIndex+pHandle->dataSizeTableBuff[i];
 8007e3c:	6927      	ldr	r7, [r4, #16]
 8007e3e:	8b25      	ldrh	r5, [r4, #24]
              *logValue = *((uint32_t *) pHandle->dataPtrTableBuff[i]);
 8007e40:	f85c 2023 	ldr.w	r2, [ip, r3, lsl #2]
 8007e44:	6812      	ldr	r2, [r2, #0]
 8007e46:	514a      	str	r2, [r1, r5]
              pHandle->bufferIndex = pHandle->bufferIndex+pHandle->dataSizeTableBuff[i];
 8007e48:	5cfa      	ldrb	r2, [r7, r3]
            for (i = pHandle->HFNumBuff; i < pHandle->MFNumBuff+pHandle->HFNumBuff; i++)
 8007e4a:	3301      	adds	r3, #1
              pHandle->bufferIndex = pHandle->bufferIndex+pHandle->dataSizeTableBuff[i];
 8007e4c:	4415      	add	r5, r2
            for (i = pHandle->HFNumBuff; i < pHandle->MFNumBuff+pHandle->HFNumBuff; i++)
 8007e4e:	b2db      	uxtb	r3, r3
              pHandle->bufferIndex = pHandle->bufferIndex+pHandle->dataSizeTableBuff[i];
 8007e50:	b2ad      	uxth	r5, r5
            for (i = pHandle->HFNumBuff; i < pHandle->MFNumBuff+pHandle->HFNumBuff; i++)
 8007e52:	42b3      	cmp	r3, r6
              pHandle->bufferIndex = pHandle->bufferIndex+pHandle->dataSizeTableBuff[i];
 8007e54:	8325      	strh	r5, [r4, #24]
            for (i = pHandle->HFNumBuff; i < pHandle->MFNumBuff+pHandle->HFNumBuff; i++)
 8007e56:	dbf3      	blt.n	8007e40 <MCPA_dataLog+0x15c>
 8007e58:	e7e2      	b.n	8007e20 <MCPA_dataLog+0x13c>
        if (pHandle->MFRateBuff < 254U)
 8007e5a:	f894 2026 	ldrb.w	r2, [r4, #38]	; 0x26
 8007e5e:	2afd      	cmp	r2, #253	; 0xfd
 8007e60:	d9d6      	bls.n	8007e10 <MCPA_dataLog+0x12c>
}
 8007e62:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007e64:	8b25      	ldrh	r5, [r4, #24]
 8007e66:	e7db      	b.n	8007e20 <MCPA_dataLog+0x13c>
 8007e68:	20001810 	.word	0x20001810

08007e6c <MCPA_flushDataLog>:

void MCPA_flushDataLog (MCPA_Handle_t *pHandle)
{
 8007e6c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  uint8_t i;
  uint16_t *logValue16;
  uint32_t *logValue;
  
  if (pHandle->bufferIndex > 0) {  /* if buffer is allocated, we must send it*/
 8007e6e:	8b03      	ldrh	r3, [r0, #24]
 8007e70:	b18b      	cbz	r3, 8007e96 <MCPA_flushDataLog+0x2a>
    if (pHandle->MFRateBuff == 254) /* In case of flush, we must respect the packet format to allow proper decoding */
 8007e72:	f890 2026 	ldrb.w	r2, [r0, #38]	; 0x26
 8007e76:	2afe      	cmp	r2, #254	; 0xfe
 8007e78:	4604      	mov	r4, r0
 8007e7a:	d00d      	beq.n	8007e98 <MCPA_flushDataLog+0x2c>
 8007e7c:	6941      	ldr	r1, [r0, #20]
         *logValue = *((uint32_t *) pHandle->dataPtrTableBuff[i]);
         pHandle->bufferIndex = pHandle->bufferIndex+pHandle->dataSizeTableBuff[i];
        }
      }
    logValue16 = (uint16_t *) &pHandle->currentBuffer[pHandle->bufferIndex];
    *logValue16 = pHandle->MarkBuff; /* MarkBuff is actually 8 bits, but we add also 8 bits of the ASYNCID=0 after the MARK*/
 8007e7e:	f894 202a 	ldrb.w	r2, [r4, #42]	; 0x2a
 8007e82:	52ca      	strh	r2, [r1, r3]
    pHandle->pTransportLayer->fSendPacket (pHandle->pTransportLayer, pHandle->currentBuffer, pHandle->bufferIndex+2, MCTL_ASYNC);
 8007e84:	8b22      	ldrh	r2, [r4, #24]
 8007e86:	6820      	ldr	r0, [r4, #0]
 8007e88:	3202      	adds	r2, #2
 8007e8a:	2309      	movs	r3, #9
 8007e8c:	6845      	ldr	r5, [r0, #4]
 8007e8e:	b292      	uxth	r2, r2
 8007e90:	47a8      	blx	r5
    pHandle->bufferIndex = 0;
 8007e92:	2300      	movs	r3, #0
 8007e94:	8323      	strh	r3, [r4, #24]
  }   
}
 8007e96:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        for (i=pHandle->HFNumBuff; i<pHandle->MFNumBuff+pHandle->HFNumBuff; i++)
 8007e98:	f890 2024 	ldrb.w	r2, [r0, #36]	; 0x24
 8007e9c:	f890 5028 	ldrb.w	r5, [r0, #40]	; 0x28
         logValue = (uint32_t *) &pHandle->currentBuffer[pHandle->bufferIndex];
 8007ea0:	6941      	ldr	r1, [r0, #20]
        for (i=pHandle->HFNumBuff; i<pHandle->MFNumBuff+pHandle->HFNumBuff; i++)
 8007ea2:	4415      	add	r5, r2
 8007ea4:	42aa      	cmp	r2, r5
 8007ea6:	daea      	bge.n	8007e7e <MCPA_flushDataLog+0x12>
         *logValue = *((uint32_t *) pHandle->dataPtrTableBuff[i]);
 8007ea8:	6887      	ldr	r7, [r0, #8]
         pHandle->bufferIndex = pHandle->bufferIndex+pHandle->dataSizeTableBuff[i];
 8007eaa:	6906      	ldr	r6, [r0, #16]
         *logValue = *((uint32_t *) pHandle->dataPtrTableBuff[i]);
 8007eac:	f857 0022 	ldr.w	r0, [r7, r2, lsl #2]
 8007eb0:	6800      	ldr	r0, [r0, #0]
 8007eb2:	50c8      	str	r0, [r1, r3]
         pHandle->bufferIndex = pHandle->bufferIndex+pHandle->dataSizeTableBuff[i];
 8007eb4:	5cb0      	ldrb	r0, [r6, r2]
        for (i=pHandle->HFNumBuff; i<pHandle->MFNumBuff+pHandle->HFNumBuff; i++)
 8007eb6:	3201      	adds	r2, #1
         pHandle->bufferIndex = pHandle->bufferIndex+pHandle->dataSizeTableBuff[i];
 8007eb8:	4403      	add	r3, r0
        for (i=pHandle->HFNumBuff; i<pHandle->MFNumBuff+pHandle->HFNumBuff; i++)
 8007eba:	b2d2      	uxtb	r2, r2
         pHandle->bufferIndex = pHandle->bufferIndex+pHandle->dataSizeTableBuff[i];
 8007ebc:	b29b      	uxth	r3, r3
        for (i=pHandle->HFNumBuff; i<pHandle->MFNumBuff+pHandle->HFNumBuff; i++)
 8007ebe:	42aa      	cmp	r2, r5
         pHandle->bufferIndex = pHandle->bufferIndex+pHandle->dataSizeTableBuff[i];
 8007ec0:	8323      	strh	r3, [r4, #24]
        for (i=pHandle->HFNumBuff; i<pHandle->MFNumBuff+pHandle->HFNumBuff; i++)
 8007ec2:	dbf3      	blt.n	8007eac <MCPA_flushDataLog+0x40>
 8007ec4:	e7db      	b.n	8007e7e <MCPA_flushDataLog+0x12>
 8007ec6:	bf00      	nop

08007ec8 <MCPA_cfgLog>:
  pHandle->HFIndex = 0;
  pHandle->HFRateBuff =0; /* We do not want to miss any sample at the restart*/
}

uint8_t MCPA_cfgLog(MCPA_Handle_t *pHandle, uint8_t *cfgdata)
{
 8007ec8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    uint16_t logSize = 0U; /* Max size of a log per iteration (HF+MF)*/
    uint16_t newID, buffSize;
    uint8_t i;
    uint8_t *pCfgData = cfgdata;

    buffSize = *((uint16_t *)pCfgData); //cstat !MISRAC2012-Rule-11.3
 8007ecc:	880e      	ldrh	r6, [r1, #0]
{
 8007ece:	4604      	mov	r4, r0

    if (buffSize == 0)
 8007ed0:	2e00      	cmp	r6, #0
 8007ed2:	d041      	beq.n	8007f58 <MCPA_cfgLog+0x90>
    { 
      /* Switch Off condition */
      MCPA_stopDataLog(pHandle);
    }
    else if (buffSize > pHandle->pTransportLayer->txAsyncMaxPayload )
 8007ed4:	6803      	ldr	r3, [r0, #0]
 8007ed6:	89db      	ldrh	r3, [r3, #14]
 8007ed8:	42b3      	cmp	r3, r6
 8007eda:	d33a      	bcc.n	8007f52 <MCPA_cfgLog+0x8a>
    {
      result = MCP_ERROR_NO_TXASYNC_SPACE;
    }
    else
    {
      pHandle->HFRate = *((uint8_t *)&pCfgData[2]);
 8007edc:	788b      	ldrb	r3, [r1, #2]
 8007ede:	f880 3021 	strb.w	r3, [r0, #33]	; 0x21
      pHandle->HFNum  = *((uint8_t *)&pCfgData[3]);
 8007ee2:	78cf      	ldrb	r7, [r1, #3]
 8007ee4:	f880 7023 	strb.w	r7, [r0, #35]	; 0x23
      pHandle->MFRate = *((uint8_t *)&pCfgData[4]);
 8007ee8:	790b      	ldrb	r3, [r1, #4]
 8007eea:	f880 3025 	strb.w	r3, [r0, #37]	; 0x25
      pHandle->MFNum =  *((uint8_t *)&pCfgData[5]);
 8007eee:	794a      	ldrb	r2, [r1, #5]
      pCfgData = &pCfgData[6]; /* Start of the HF IDs*/

      if ((pHandle->HFNum+pHandle->MFNum) <= pHandle->nbrOfDataLog )
 8007ef0:	7f83      	ldrb	r3, [r0, #30]
      pHandle->MFNum =  *((uint8_t *)&pCfgData[5]);
 8007ef2:	f880 2027 	strb.w	r2, [r0, #39]	; 0x27
      if ((pHandle->HFNum+pHandle->MFNum) <= pHandle->nbrOfDataLog )
 8007ef6:	4417      	add	r7, r2
 8007ef8:	429f      	cmp	r7, r3
 8007efa:	dc4f      	bgt.n	8007f9c <MCPA_cfgLog+0xd4>
      pCfgData = &pCfgData[6]; /* Start of the HF IDs*/
 8007efc:	3106      	adds	r1, #6
      {
       for (i =0; i < (pHandle->HFNum+pHandle->MFNum) ; i++)
 8007efe:	2f00      	cmp	r7, #0
 8007f00:	d053      	beq.n	8007faa <MCPA_cfgLog+0xe2>
 8007f02:	2500      	movs	r5, #0
 8007f04:	4688      	mov	r8, r1
    uint16_t logSize = 0U; /* Max size of a log per iteration (HF+MF)*/
 8007f06:	462f      	mov	r7, r5
 8007f08:	e010      	b.n	8007f2c <MCPA_cfgLog+0x64>
      {
         newID = *((uint16_t *) pCfgData); //cstat !MISRAC2012-Rule-11.3
         (void)RI_GetPtrReg (newID, &pHandle->dataPtrTable[i]);
         /* HF Data are fixed to 2 bytes*/
         pHandle->dataSizeTable[i] = (i < pHandle->HFNum )? 2:  RI_GetIDSize(newID);
 8007f0a:	2002      	movs	r0, #2
 8007f0c:	68e3      	ldr	r3, [r4, #12]
 8007f0e:	5558      	strb	r0, [r3, r5]
        pCfgData++;/* Point to the next UID */
        pCfgData++;
         logSize = logSize+pHandle->dataSizeTable[i];
 8007f10:	68e2      	ldr	r2, [r4, #12]
       for (i =0; i < (pHandle->HFNum+pHandle->MFNum) ; i++)
 8007f12:	f894 1027 	ldrb.w	r1, [r4, #39]	; 0x27
 8007f16:	f894 3023 	ldrb.w	r3, [r4, #35]	; 0x23
         logSize = logSize+pHandle->dataSizeTable[i];
 8007f1a:	5d52      	ldrb	r2, [r2, r5]
       for (i =0; i < (pHandle->HFNum+pHandle->MFNum) ; i++)
 8007f1c:	3501      	adds	r5, #1
 8007f1e:	440b      	add	r3, r1
 8007f20:	b2ed      	uxtb	r5, r5
         logSize = logSize+pHandle->dataSizeTable[i];
 8007f22:	443a      	add	r2, r7
       for (i =0; i < (pHandle->HFNum+pHandle->MFNum) ; i++)
 8007f24:	429d      	cmp	r5, r3
         logSize = logSize+pHandle->dataSizeTable[i];
 8007f26:	b297      	uxth	r7, r2
        pCfgData++;
 8007f28:	4641      	mov	r1, r8
       for (i =0; i < (pHandle->HFNum+pHandle->MFNum) ; i++)
 8007f2a:	da0f      	bge.n	8007f4c <MCPA_cfgLog+0x84>
         newID = *((uint16_t *) pCfgData); //cstat !MISRAC2012-Rule-11.3
 8007f2c:	f838 9b02 	ldrh.w	r9, [r8], #2
         (void)RI_GetPtrReg (newID, &pHandle->dataPtrTable[i]);
 8007f30:	6861      	ldr	r1, [r4, #4]
 8007f32:	4648      	mov	r0, r9
 8007f34:	eb01 0185 	add.w	r1, r1, r5, lsl #2
 8007f38:	f7fa ffe8 	bl	8002f0c <RI_GetPtrReg>
         pHandle->dataSizeTable[i] = (i < pHandle->HFNum )? 2:  RI_GetIDSize(newID);
 8007f3c:	f894 3023 	ldrb.w	r3, [r4, #35]	; 0x23
 8007f40:	42ab      	cmp	r3, r5
 8007f42:	d8e2      	bhi.n	8007f0a <MCPA_cfgLog+0x42>
 8007f44:	4648      	mov	r0, r9
 8007f46:	f7fa ffd5 	bl	8002ef4 <RI_GetIDSize>
 8007f4a:	e7df      	b.n	8007f0c <MCPA_cfgLog+0x44>
 8007f4c:	1dbb      	adds	r3, r7, #6
      }

     /*smallest packet must be able to contain logSize Markbyte AsyncID and TimeStamp*/
     if (buffSize < (logSize + 2U + 4U))
 8007f4e:	429e      	cmp	r6, r3
 8007f50:	d21a      	bcs.n	8007f88 <MCPA_cfgLog+0xc0>
      result = MCP_ERROR_NO_TXASYNC_SPACE;
 8007f52:	2009      	movs	r0, #9
      }
#ifdef NULL_PTR_CHECK_MCPA
  }
#endif
  return result;
}
 8007f54:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  if (pHandle->bufferIndex > 0) { /* if buffer is allocated, we must send it*/ 
 8007f58:	8b03      	ldrh	r3, [r0, #24]
  pHandle->Mark = 0;
 8007f5a:	f880 6029 	strb.w	r6, [r0, #41]	; 0x29
  if (pHandle->bufferIndex > 0) { /* if buffer is allocated, we must send it*/ 
 8007f5e:	b153      	cbz	r3, 8007f76 <MCPA_cfgLog+0xae>
    logValue16 = (uint16_t *) &pHandle->currentBuffer[pHandle->bufferIndex];
 8007f60:	6961      	ldr	r1, [r4, #20]
    *logValue16 = pHandle->MarkBuff; /* MarkBuff is actually 8 bits, but we add also 8 bits of the ASYNCID=0 after the MARK*/
 8007f62:	f894 202a 	ldrb.w	r2, [r4, #42]	; 0x2a
 8007f66:	52ca      	strh	r2, [r1, r3]
    pHandle->pTransportLayer->fSendPacket (pHandle->pTransportLayer, pHandle->currentBuffer, pHandle->bufferIndex+2, MCTL_ASYNC);
 8007f68:	8b22      	ldrh	r2, [r4, #24]
 8007f6a:	6820      	ldr	r0, [r4, #0]
 8007f6c:	3202      	adds	r2, #2
 8007f6e:	6845      	ldr	r5, [r0, #4]
 8007f70:	b292      	uxth	r2, r2
 8007f72:	2309      	movs	r3, #9
 8007f74:	47a8      	blx	r5
  pHandle->bufferIndex = 0;
 8007f76:	2000      	movs	r0, #0
  pHandle->MarkBuff = 0;
 8007f78:	f884 002a 	strb.w	r0, [r4, #42]	; 0x2a
  pHandle->HFIndex = 0;
 8007f7c:	77e0      	strb	r0, [r4, #31]
  pHandle->HFRateBuff =0; /* We do not want to miss any sample at the restart*/
 8007f7e:	f884 0022 	strb.w	r0, [r4, #34]	; 0x22
  pHandle->bufferIndex = 0;
 8007f82:	8320      	strh	r0, [r4, #24]
}
 8007f84:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
       pHandle->bufferTxTrigger = buffSize-logSize-2U; /* 2 is required to add the last Mark byte and NUL ASYNCID */
 8007f88:	1eb2      	subs	r2, r6, #2
 8007f8a:	1bd2      	subs	r2, r2, r7
 8007f8c:	8362      	strh	r2, [r4, #26]
       pHandle->Mark = *((uint8_t *) pCfgData);
 8007f8e:	780b      	ldrb	r3, [r1, #0]
 8007f90:	f884 3029 	strb.w	r3, [r4, #41]	; 0x29
       if (0U == pHandle->Mark)
 8007f94:	b12b      	cbz	r3, 8007fa2 <MCPA_cfgLog+0xda>
  uint8_t result = MCP_CMD_OK;
 8007f96:	2000      	movs	r0, #0
}
 8007f98:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
       result = MCP_ERROR_BAD_RAW_FORMAT;
 8007f9c:	200a      	movs	r0, #10
}
 8007f9e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  if (pHandle->bufferIndex > 0) { /* if buffer is allocated, we must send it*/ 
 8007fa2:	8b23      	ldrh	r3, [r4, #24]
 8007fa4:	2b00      	cmp	r3, #0
 8007fa6:	d0e6      	beq.n	8007f76 <MCPA_cfgLog+0xae>
 8007fa8:	e7da      	b.n	8007f60 <MCPA_cfgLog+0x98>
       for (i =0; i < (pHandle->HFNum+pHandle->MFNum) ; i++)
 8007faa:	2306      	movs	r3, #6
 8007fac:	e7cf      	b.n	8007f4e <MCPA_cfgLog+0x86>
 8007fae:	bf00      	nop

08007fb0 <MPM_Clear>:
  *         measurement buffer and initialize the index.
  * @param power handle.
  * @retval none.
  */
__weak void MPM_Clear(MotorPowMeas_Handle_t *pHandle)
{
 8007fb0:	b510      	push	{r4, lr}
 8007fb2:	f44f 7280 	mov.w	r2, #256	; 0x100
 8007fb6:	4604      	mov	r4, r0
 8007fb8:	2100      	movs	r1, #0
 8007fba:	f001 fa65 	bl	8009488 <memset>
    uint16_t i;
    for (i = 0u; i < MPM_BUFFER_LENGHT; i++)
    {
      pHandle->hMeasBuffer[i] = 0;
    }
    pHandle->hNextMeasBufferIndex = 0u;
 8007fbe:	2300      	movs	r3, #0
 8007fc0:	f8c4 3100 	str.w	r3, [r4, #256]	; 0x100
    pHandle->hLastMeasBufferIndex = 0u;
#ifdef NULL_PTR_CHECK_MOT_POW_MES
  }
#endif
}
 8007fc4:	bd10      	pop	{r4, pc}
 8007fc6:	bf00      	nop

08007fc8 <MPM_CalcElMotorPower>:
#endif
    uint16_t i;
    int32_t wAux = 0;

    /* Store the measured values in the buffer.*/
    pHandle->hMeasBuffer[pHandle->hNextMeasBufferIndex] = CurrentMotorPower;
 8007fc8:	f8b0 2100 	ldrh.w	r2, [r0, #256]	; 0x100
    pHandle->hLastMeasBufferIndex = pHandle->hNextMeasBufferIndex;
    pHandle->hNextMeasBufferIndex++;
 8007fcc:	1c53      	adds	r3, r2, #1
 8007fce:	b29b      	uxth	r3, r3
{
 8007fd0:	b470      	push	{r4, r5, r6}
    if (pHandle->hNextMeasBufferIndex >= MPM_BUFFER_LENGHT)
 8007fd2:	2b7f      	cmp	r3, #127	; 0x7f
{
 8007fd4:	4606      	mov	r6, r0
    {
      pHandle->hNextMeasBufferIndex = 0u;
 8007fd6:	bf88      	it	hi
 8007fd8:	2300      	movhi	r3, #0
    pHandle->hMeasBuffer[pHandle->hNextMeasBufferIndex] = CurrentMotorPower;
 8007fda:	f826 1012 	strh.w	r1, [r6, r2, lsl #1]
{
 8007fde:	4608      	mov	r0, r1
    pHandle->hLastMeasBufferIndex = pHandle->hNextMeasBufferIndex;
 8007fe0:	f8a6 2102 	strh.w	r2, [r6, #258]	; 0x102
      pHandle->hNextMeasBufferIndex = 0u;
 8007fe4:	f8a6 3100 	strh.w	r3, [r6, #256]	; 0x100
    }
    /* Compute the average measured motor power */
    for (i = 0u; i < MPM_BUFFER_LENGHT; i++)
 8007fe8:	f106 05fe 	add.w	r5, r6, #254	; 0xfe
 8007fec:	1eb3      	subs	r3, r6, #2
    int32_t wAux = 0;
 8007fee:	2200      	movs	r2, #0
    {
      wAux += (int32_t)(pHandle->hMeasBuffer[i]);
 8007ff0:	f933 4f02 	ldrsh.w	r4, [r3, #2]!
    for (i = 0u; i < MPM_BUFFER_LENGHT; i++)
 8007ff4:	42ab      	cmp	r3, r5
      wAux += (int32_t)(pHandle->hMeasBuffer[i]);
 8007ff6:	4422      	add	r2, r4
    for (i = 0u; i < MPM_BUFFER_LENGHT; i++)
 8007ff8:	d1fa      	bne.n	8007ff0 <MPM_CalcElMotorPower+0x28>
    }
    wAux /= ((int32_t)MPM_BUFFER_LENGHT);
 8007ffa:	2a00      	cmp	r2, #0
 8007ffc:	bfb8      	it	lt
 8007ffe:	327f      	addlt	r2, #127	; 0x7f
 8008000:	11d2      	asrs	r2, r2, #7
    pHandle->hAvrgElMotorPowerW = (int16_t)wAux;
 8008002:	f8a6 2104 	strh.w	r2, [r6, #260]	; 0x104
  }
#endif

  /* Return the last measured motor power */
  return CurrentMotorPower;
}
 8008006:	bc70      	pop	{r4, r5, r6}
 8008008:	4770      	bx	lr
 800800a:	bf00      	nop

0800800c <MPM_GetAvrgElMotorPowerW>:
#ifdef NULL_PTR_CHECK_MOT_POW_MES
  return ((MC_NULL == pHandle) ? 0 : pHandle->hAvrgElMotorPowerW);
#else
  return (pHandle->hAvrgElMotorPowerW);
#endif
}
 800800c:	f9b0 0104 	ldrsh.w	r0, [r0, #260]	; 0x104
 8008010:	4770      	bx	lr
 8008012:	bf00      	nop

08008014 <NTC_SetFaultState>:
    hFault = MC_SW_ERROR;
  }
  else
  {
#endif
    if (pHandle->hAvTemp_d > pHandle->hOverTempThreshold)
 8008014:	8a03      	ldrh	r3, [r0, #16]
 8008016:	8b42      	ldrh	r2, [r0, #26]
 8008018:	429a      	cmp	r2, r3
 800801a:	d306      	bcc.n	800802a <NTC_SetFaultState+0x16>
    {
      hFault = MC_OVER_TEMP;
    }
    else if (pHandle->hAvTemp_d < pHandle->hOverTempDeactThreshold)
 800801c:	8b82      	ldrh	r2, [r0, #28]
 800801e:	429a      	cmp	r2, r3
 8008020:	d901      	bls.n	8008026 <NTC_SetFaultState+0x12>
    {
      hFault = MC_NO_ERROR;
 8008022:	2000      	movs	r0, #0
    }
#ifdef NULL_PTR_CHECK_NTC_TEMP_SENS
  }
#endif
  return hFault;
}
 8008024:	4770      	bx	lr
      hFault = pHandle->hFaultState;
 8008026:	8ac0      	ldrh	r0, [r0, #22]
 8008028:	4770      	bx	lr
      hFault = MC_OVER_TEMP;
 800802a:	2008      	movs	r0, #8
 800802c:	4770      	bx	lr
 800802e:	bf00      	nop

08008030 <NTC_Clear>:
    /* nothing to do */
  }
  else
  {
#endif
    pHandle->hAvTemp_d = 0U;
 8008030:	2300      	movs	r3, #0
 8008032:	8203      	strh	r3, [r0, #16]
#ifdef NULL_PTR_CHECK_NTC_TEMP_SENS
  }
#endif
}
 8008034:	4770      	bx	lr
 8008036:	bf00      	nop

08008038 <NTC_Init>:
{
 8008038:	b510      	push	{r4, lr}
    if (REAL_SENSOR == pHandle->bSensorType)
 800803a:	7803      	ldrb	r3, [r0, #0]
{
 800803c:	4604      	mov	r4, r0
    if (REAL_SENSOR == pHandle->bSensorType)
 800803e:	b123      	cbz	r3, 800804a <NTC_Init+0x12>
      pHandle->hAvTemp_d = pHandle->hExpectedTemp_d;
 8008040:	8a43      	ldrh	r3, [r0, #18]
 8008042:	8203      	strh	r3, [r0, #16]
      pHandle->hFaultState = MC_NO_ERROR;
 8008044:	2200      	movs	r2, #0
 8008046:	82c2      	strh	r2, [r0, #22]
}
 8008048:	bd10      	pop	{r4, pc}
      pHandle->convHandle = RCM_RegisterRegConv(&pHandle->TempRegConv);
 800804a:	3004      	adds	r0, #4
 800804c:	f7fa ffee 	bl	800302c <RCM_RegisterRegConv>
 8008050:	f884 0026 	strb.w	r0, [r4, #38]	; 0x26
      NTC_Clear(pHandle);
 8008054:	4620      	mov	r0, r4
 8008056:	f7ff ffeb 	bl	8008030 <NTC_Clear>
}
 800805a:	bd10      	pop	{r4, pc}

0800805c <NTC_CalcAvTemp>:
  *  @p pHandle : Pointer on Handle structure of TemperatureSensor component
  *
  *  @r Fault status : Error reported in case of an over temperature detection
  */
__weak uint16_t NTC_CalcAvTemp(NTC_Handle_t *pHandle)
{
 800805c:	b510      	push	{r4, lr}
    returnValue = 0U;
  }
  else
  {
#endif
    if (REAL_SENSOR == pHandle->bSensorType)
 800805e:	7803      	ldrb	r3, [r0, #0]
{
 8008060:	4604      	mov	r4, r0
    if (REAL_SENSOR == pHandle->bSensorType)
 8008062:	b113      	cbz	r3, 800806a <NTC_CalcAvTemp+0xe>

      pHandle->hFaultState = NTC_SetFaultState(pHandle);
    }
    else  /* case VIRTUAL_SENSOR */
    {
      pHandle->hFaultState = MC_NO_ERROR;
 8008064:	2000      	movs	r0, #0
 8008066:	82e0      	strh	r0, [r4, #22]
    returnValue = pHandle->hFaultState;
#ifdef NULL_PTR_CHECK_NTC_TEMP_SENS
  }
#endif
  return (returnValue);
}
 8008068:	bd10      	pop	{r4, pc}
      hAux = RCM_ExecRegularConv(pHandle->convHandle);
 800806a:	f890 0026 	ldrb.w	r0, [r0, #38]	; 0x26
 800806e:	f7fb f8b1 	bl	80031d4 <RCM_ExecRegularConv>
      if (0xFFFFU == hAux)
 8008072:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8008076:	4298      	cmp	r0, r3
 8008078:	d007      	beq.n	800808a <NTC_CalcAvTemp+0x2e>
        wtemp = (uint32_t)(pHandle->hLowPassFilterBW) - 1U;
 800807a:	8b22      	ldrh	r2, [r4, #24]
        wtemp *= ((uint32_t)pHandle->hAvTemp_d);
 800807c:	8a23      	ldrh	r3, [r4, #16]
        wtemp = (uint32_t)(pHandle->hLowPassFilterBW) - 1U;
 800807e:	1e51      	subs	r1, r2, #1
        wtemp += hAux;
 8008080:	fb01 0003 	mla	r0, r1, r3, r0
        wtemp /= ((uint32_t)pHandle->hLowPassFilterBW);
 8008084:	fbb0 f0f2 	udiv	r0, r0, r2
        pHandle->hAvTemp_d = (uint16_t)wtemp;
 8008088:	8220      	strh	r0, [r4, #16]
      pHandle->hFaultState = NTC_SetFaultState(pHandle);
 800808a:	4620      	mov	r0, r4
 800808c:	f7ff ffc2 	bl	8008014 <NTC_SetFaultState>
 8008090:	82e0      	strh	r0, [r4, #22]
}
 8008092:	bd10      	pop	{r4, pc}

08008094 <NTC_GetAvTemp_C>:
  else
  {
#endif
    int32_t wTemp;

    if (REAL_SENSOR == pHandle->bSensorType)
 8008094:	7803      	ldrb	r3, [r0, #0]
 8008096:	b95b      	cbnz	r3, 80080b0 <NTC_GetAvTemp_C+0x1c>
    {
      wTemp = (int32_t)pHandle->hAvTemp_d;
 8008098:	8a03      	ldrh	r3, [r0, #16]
      wTemp -= ((int32_t)pHandle->wV0);
 800809a:	6a01      	ldr	r1, [r0, #32]
      wTemp *= pHandle->hSensitivity;
 800809c:	f9b0 201e 	ldrsh.w	r2, [r0, #30]
#ifndef FULL_MISRA_C_COMPLIANCY_NTC_TEMP
      //cstat !MISRAC2012-Rule-1.3_n !ATH-shift-neg !MISRAC2012-Rule-10.1_R6
      wTemp = (wTemp >> 16) + (int32_t)pHandle->hT0;
 80080a0:	8c80      	ldrh	r0, [r0, #36]	; 0x24
      wTemp -= ((int32_t)pHandle->wV0);
 80080a2:	1a5b      	subs	r3, r3, r1
      wTemp *= pHandle->hSensitivity;
 80080a4:	fb03 f302 	mul.w	r3, r3, r2
      wTemp = (wTemp >> 16) + (int32_t)pHandle->hT0;
 80080a8:	eb00 4023 	add.w	r0, r0, r3, asr #16
    returnValue = (int16_t)wTemp;
#ifdef NULL_PTR_CHECK_NTC_TEMP_SENS
  }
#endif
  return (returnValue);
}
 80080ac:	b200      	sxth	r0, r0
 80080ae:	4770      	bx	lr
      wTemp = (int32_t)pHandle->hExpectedTemp_C;
 80080b0:	8a80      	ldrh	r0, [r0, #20]
}
 80080b2:	b200      	sxth	r0, r0
 80080b4:	4770      	bx	lr
 80080b6:	bf00      	nop

080080b8 <PID_HandleInit>:
  {
#endif
    pHandle->hKpGain =  pHandle->hDefKpGain;
    pHandle->hKiGain =  pHandle->hDefKiGain;
    pHandle->hKdGain =  pHandle->hDefKdGain;
    pHandle->wIntegralTerm = 0;
 80080b8:	2300      	movs	r3, #0
    pHandle->hKpGain =  pHandle->hDefKpGain;
 80080ba:	6801      	ldr	r1, [r0, #0]
    pHandle->hKdGain =  pHandle->hDefKdGain;
 80080bc:	8c02      	ldrh	r2, [r0, #32]
    pHandle->hKpGain =  pHandle->hDefKpGain;
 80080be:	6041      	str	r1, [r0, #4]
    pHandle->hKdGain =  pHandle->hDefKdGain;
 80080c0:	8442      	strh	r2, [r0, #34]	; 0x22
    pHandle->wIntegralTerm = 0;
 80080c2:	6083      	str	r3, [r0, #8]
    pHandle->wPrevProcessVarError = 0;
 80080c4:	6283      	str	r3, [r0, #40]	; 0x28
#ifdef NULL_PTR_CHECK_PID_REG
  }
#endif
}
 80080c6:	4770      	bx	lr

080080c8 <PID_SetKP>:
    /* Nothing to do */
  }
  else
  {
#endif
    pHandle->hKpGain = hKpGain;
 80080c8:	8081      	strh	r1, [r0, #4]
#ifdef NULL_PTR_CHECK_PID_REG
  }
#endif
}
 80080ca:	4770      	bx	lr

080080cc <PID_SetKI>:
    /* Nothing to do */
  }
  else
  {
#endif
    pHandle->hKiGain = hKiGain;
 80080cc:	80c1      	strh	r1, [r0, #6]
#ifdef NULL_PTR_CHECK_PID_REG
  }
#endif
}
 80080ce:	4770      	bx	lr

080080d0 <PID_GetKP>:
#ifdef NULL_PTR_CHECK_PID_REG
  return ((MC_NULL == pHandle) ? 0 : pHandle->hKpGain);
#else
  return (pHandle->hKpGain);
#endif
}
 80080d0:	f9b0 0004 	ldrsh.w	r0, [r0, #4]
 80080d4:	4770      	bx	lr
 80080d6:	bf00      	nop

080080d8 <PID_GetKI>:
#ifdef NULL_PTR_CHECK_PID_REG
  return ((MC_NULL == pHandle) ? 0 : pHandle->hKiGain);
#else
  return (pHandle->hKiGain);
#endif
}
 80080d8:	f9b0 0006 	ldrsh.w	r0, [r0, #6]
 80080dc:	4770      	bx	lr
 80080de:	bf00      	nop

080080e0 <PID_SetIntegralTerm>:
    /* Nothing to do */
  }
  else
  {
#endif
    pHandle->wIntegralTerm = wIntegralTermValue;
 80080e0:	6081      	str	r1, [r0, #8]
#ifdef NULL_PTR_CHECK_PID_REG
  }
#endif
  return;
}
 80080e2:	4770      	bx	lr

080080e4 <PID_GetKPDivisorPOW2>:
#ifdef NULL_PTR_CHECK_PID_REG
  return ((MC_NULL == pHandle) ? 0U : pHandle->hKpDivisorPOW2);
#else
  return (pHandle->hKpDivisorPOW2);
#endif
}
 80080e4:	8b80      	ldrh	r0, [r0, #28]
 80080e6:	4770      	bx	lr

080080e8 <PID_SetKPDivisorPOW2>:
  }
  else
  {
#endif
    pHandle->hKpDivisorPOW2 = hKpDivisorPOW2;
    pHandle->hKpDivisor = (((uint16_t)1) << hKpDivisorPOW2);
 80080e8:	2301      	movs	r3, #1
 80080ea:	408b      	lsls	r3, r1
    pHandle->hKpDivisorPOW2 = hKpDivisorPOW2;
 80080ec:	8381      	strh	r1, [r0, #28]
    pHandle->hKpDivisor = (((uint16_t)1) << hKpDivisorPOW2);
 80080ee:	8303      	strh	r3, [r0, #24]
#ifdef NULL_PTR_CHECK_PID_REG
  }
#endif
}
 80080f0:	4770      	bx	lr
 80080f2:	bf00      	nop

080080f4 <PID_GetKIDivisorPOW2>:
#ifdef NULL_PTR_CHECK_PID_REG
  return ((MC_NULL == pHandle) ? 0U : pHandle->hKiDivisorPOW2);
#else
  return (pHandle->hKiDivisorPOW2);
#endif
}
 80080f4:	8bc0      	ldrh	r0, [r0, #30]
 80080f6:	4770      	bx	lr

080080f8 <PID_SetLowerIntegralTermLimit>:
    /* Nothing to do */
  }
  else
  {
#endif
    pHandle->wLowerIntegralLimit = wLowerLimit;
 80080f8:	6101      	str	r1, [r0, #16]
#ifdef NULL_PTR_CHECK_PID_REG
  }
#endif
}
 80080fa:	4770      	bx	lr

080080fc <PID_SetUpperIntegralTermLimit>:
    /* Nothing to do */
  }
  else
  {
#endif
    pHandle->wUpperIntegralLimit = wUpperLimit;
 80080fc:	60c1      	str	r1, [r0, #12]
#ifdef NULL_PTR_CHECK_PID_REG
  }
#endif
}
 80080fe:	4770      	bx	lr

08008100 <PID_SetKIDivisorPOW2>:
{
 8008100:	b538      	push	{r3, r4, r5, lr}
    uint32_t wKiDiv = (((uint32_t)1) << hKiDivisorPOW2);
 8008102:	2301      	movs	r3, #1
{
 8008104:	460c      	mov	r4, r1
    uint32_t wKiDiv = (((uint32_t)1) << hKiDivisorPOW2);
 8008106:	408b      	lsls	r3, r1
    PID_SetUpperIntegralTermLimit(pHandle, (int32_t)INT16_MAX * (int32_t)wKiDiv);
 8008108:	f647 71ff 	movw	r1, #32767	; 0x7fff
    pHandle->hKiDivisor = (uint16_t)wKiDiv;
 800810c:	8343      	strh	r3, [r0, #26]
    pHandle->hKiDivisorPOW2 = hKiDivisorPOW2;
 800810e:	83c4      	strh	r4, [r0, #30]
    PID_SetUpperIntegralTermLimit(pHandle, (int32_t)INT16_MAX * (int32_t)wKiDiv);
 8008110:	40a1      	lsls	r1, r4
{
 8008112:	4605      	mov	r5, r0
    PID_SetUpperIntegralTermLimit(pHandle, (int32_t)INT16_MAX * (int32_t)wKiDiv);
 8008114:	f7ff fff2 	bl	80080fc <PID_SetUpperIntegralTermLimit>
    PID_SetLowerIntegralTermLimit(pHandle, (int32_t)(-INT16_MAX) * (int32_t)wKiDiv);
 8008118:	4902      	ldr	r1, [pc, #8]	; (8008124 <PID_SetKIDivisorPOW2+0x24>)
 800811a:	4628      	mov	r0, r5
 800811c:	40a1      	lsls	r1, r4
 800811e:	f7ff ffeb 	bl	80080f8 <PID_SetLowerIntegralTermLimit>
}
 8008122:	bd38      	pop	{r3, r4, r5, pc}
 8008124:	ffff8001 	.word	0xffff8001

08008128 <PID_SetKD>:
    /* Nothing to do */
  }
  else
  {
#endif
    pHandle->hKdGain = hKdGain;
 8008128:	8441      	strh	r1, [r0, #34]	; 0x22
#ifdef NULL_PTR_CHECK_PID_REG
  }
#endif
}
 800812a:	4770      	bx	lr

0800812c <PID_GetKD>:
#ifdef NULL_PTR_CHECK_PID_REG
  return ((MC_NULL == pHandle) ? 0 : pHandle->hKdGain);
#else
  return (pHandle->hKdGain);
#endif
}
 800812c:	f9b0 0022 	ldrsh.w	r0, [r0, #34]	; 0x22
 8008130:	4770      	bx	lr
 8008132:	bf00      	nop

08008134 <PID_GetKDDivisorPOW2>:
#ifdef NULL_PTR_CHECK_PID_REG
  return ((MC_NULL == pHandle) ? 0U : pHandle->hKdDivisorPOW2);
#else
  return (pHandle->hKdDivisorPOW2);
#endif
}
 8008134:	8cc0      	ldrh	r0, [r0, #38]	; 0x26
 8008136:	4770      	bx	lr

08008138 <PID_SetKDDivisorPOW2>:
  }
  else
  {
#endif
    pHandle->hKdDivisorPOW2 = hKdDivisorPOW2;
    pHandle->hKdDivisor = (((uint16_t)1) << hKdDivisorPOW2);
 8008138:	2301      	movs	r3, #1
 800813a:	408b      	lsls	r3, r1
    pHandle->hKdDivisorPOW2 = hKdDivisorPOW2;
 800813c:	84c1      	strh	r1, [r0, #38]	; 0x26
    pHandle->hKdDivisor = (((uint16_t)1) << hKdDivisorPOW2);
 800813e:	8483      	strh	r3, [r0, #36]	; 0x24
#ifdef NULL_PTR_CHECK_PID_REG
  }
#endif
}
 8008140:	4770      	bx	lr
 8008142:	bf00      	nop

08008144 <PI_Controller>:
    int32_t wDischarge = 0;
    int16_t hUpperOutputLimit = pHandle->hUpperOutputLimit;
    int16_t hLowerOutputLimit = pHandle->hLowerOutputLimit;

    /* Proportional term computation*/
    wProportional_Term = pHandle->hKpGain * wProcessVarError;
 8008144:	f9b0 3004 	ldrsh.w	r3, [r0, #4]

    /* Integral term computation */
    if (0 == pHandle->hKiGain)
 8008148:	f9b0 2006 	ldrsh.w	r2, [r0, #6]
{
 800814c:	b470      	push	{r4, r5, r6}
    wProportional_Term = pHandle->hKpGain * wProcessVarError;
 800814e:	fb01 f303 	mul.w	r3, r1, r3
    int16_t hUpperOutputLimit = pHandle->hUpperOutputLimit;
 8008152:	f9b0 4014 	ldrsh.w	r4, [r0, #20]
    int16_t hLowerOutputLimit = pHandle->hLowerOutputLimit;
 8008156:	f9b0 5016 	ldrsh.w	r5, [r0, #22]
    if (0 == pHandle->hKiGain)
 800815a:	b162      	cbz	r2, 8008176 <PI_Controller+0x32>
      pHandle->wIntegralTerm = 0;
    }
    else
    {
      wIntegral_Term = pHandle->hKiGain * wProcessVarError;
      wIntegral_sum_temp = pHandle->wIntegralTerm + wIntegral_Term;
 800815c:	6886      	ldr	r6, [r0, #8]
      wIntegral_Term = pHandle->hKiGain * wProcessVarError;
 800815e:	fb01 f102 	mul.w	r1, r1, r2

      if (wIntegral_sum_temp < 0)
 8008162:	1872      	adds	r2, r6, r1
 8008164:	d420      	bmi.n	80081a8 <PI_Controller+0x64>
          /* Nothing to do */
        }
      }
      else
      {
        if (pHandle->wIntegralTerm < 0)
 8008166:	2e00      	cmp	r6, #0
 8008168:	db29      	blt.n	80081be <PI_Controller+0x7a>
        {
          /* Nothing to do */
        }
      }

      if (wIntegral_sum_temp > pHandle->wUpperIntegralLimit)
 800816a:	68c1      	ldr	r1, [r0, #12]
 800816c:	4291      	cmp	r1, r2
 800816e:	db03      	blt.n	8008178 <PI_Controller+0x34>
      {
        pHandle->wIntegralTerm = pHandle->wUpperIntegralLimit;
      }
      else if (wIntegral_sum_temp < pHandle->wLowerIntegralLimit)
 8008170:	6901      	ldr	r1, [r0, #16]
 8008172:	4291      	cmp	r1, r2
 8008174:	dc00      	bgt.n	8008178 <PI_Controller+0x34>
 8008176:	4611      	mov	r1, r2
    /* WARNING: the below instruction is not MISRA compliant, user should verify
               that Cortex-M3 assembly instruction ASR (arithmetic shift right)
               is used by the compiler to perform the shifts (instead of LSR
               logical shift right)*/
    //cstat !MISRAC2012-Rule-1.3_n !ATH-shift-neg !MISRAC2012-Rule-10.1_R6
    wOutput_32 = (wProportional_Term >> pHandle->hKpDivisorPOW2) + (pHandle->wIntegralTerm >> pHandle->hKiDivisorPOW2);
 8008178:	8b86      	ldrh	r6, [r0, #28]
 800817a:	8bc2      	ldrh	r2, [r0, #30]
 800817c:	4133      	asrs	r3, r6
 800817e:	fa41 f202 	asr.w	r2, r1, r2
 8008182:	4413      	add	r3, r2
#else
    wOutput_32 = (wProportional_Term / (int32_t)pHandle->hKpDivisor)
              + (pHandle->wIntegralTerm / (int32_t)pHandle->hKiDivisor);
#endif

    if (wOutput_32 > hUpperOutputLimit)
 8008184:	429c      	cmp	r4, r3
 8008186:	da05      	bge.n	8008194 <PI_Controller+0x50>
    {
      wDischarge = hUpperOutputLimit - wOutput_32;
 8008188:	1ae3      	subs	r3, r4, r3
 800818a:	4419      	add	r1, r3
    else
    {
      /* Nothing to do here */
    }

    pHandle->wIntegralTerm += wDischarge;
 800818c:	6081      	str	r1, [r0, #8]
    returnValue = (int16_t)wOutput_32;
#ifdef NULL_PTR_CHECK_PID_REG
  }
#endif
  return (returnValue);
}
 800818e:	4620      	mov	r0, r4
 8008190:	bc70      	pop	{r4, r5, r6}
 8008192:	4770      	bx	lr
    else if (wOutput_32 < hLowerOutputLimit)
 8008194:	429d      	cmp	r5, r3
      wDischarge = hLowerOutputLimit - wOutput_32;
 8008196:	bfc9      	itett	gt
 8008198:	1aeb      	subgt	r3, r5, r3
 800819a:	b21c      	sxthle	r4, r3
      wOutput_32 = hLowerOutputLimit;
 800819c:	462c      	movgt	r4, r5
    pHandle->wIntegralTerm += wDischarge;
 800819e:	18c9      	addgt	r1, r1, r3
 80081a0:	6081      	str	r1, [r0, #8]
}
 80081a2:	4620      	mov	r0, r4
 80081a4:	bc70      	pop	{r4, r5, r6}
 80081a6:	4770      	bx	lr
        if (pHandle->wIntegralTerm > 0)
 80081a8:	2e00      	cmp	r6, #0
 80081aa:	ddde      	ble.n	800816a <PI_Controller+0x26>
          if (wIntegral_Term > 0)
 80081ac:	2900      	cmp	r1, #0
 80081ae:	dddc      	ble.n	800816a <PI_Controller+0x26>
      if (wIntegral_sum_temp > pHandle->wUpperIntegralLimit)
 80081b0:	68c1      	ldr	r1, [r0, #12]
 80081b2:	f06f 4200 	mvn.w	r2, #2147483648	; 0x80000000
 80081b6:	4291      	cmp	r1, r2
 80081b8:	d1de      	bne.n	8008178 <PI_Controller+0x34>
            wIntegral_sum_temp = INT32_MAX;
 80081ba:	460a      	mov	r2, r1
 80081bc:	e7db      	b.n	8008176 <PI_Controller+0x32>
            wIntegral_sum_temp = -INT32_MAX;
 80081be:	4e03      	ldr	r6, [pc, #12]	; (80081cc <PI_Controller+0x88>)
 80081c0:	ea32 0221 	bics.w	r2, r2, r1, asr #32
 80081c4:	bf28      	it	cs
 80081c6:	4632      	movcs	r2, r6
 80081c8:	e7cf      	b.n	800816a <PI_Controller+0x26>
 80081ca:	bf00      	nop
 80081cc:	80000001 	.word	0x80000001

080081d0 <PQD_CalcElMotorPower>:
  *         motor power.
  * @param power handle.
  * @retval int16_t The measured motor power expressed in watt.
  */
__weak void PQD_CalcElMotorPower(PQD_MotorPowMeas_Handle_t *pHandle)
{
 80081d0:	b570      	push	{r4, r5, r6, lr}

    wAux = ((int32_t)Iqd.q * (int32_t)Vqd.q)
         + ((int32_t)Iqd.d * (int32_t)Vqd.d);
    wAux /= 65536;

    wAux2 = pHandle->wConvFact * (int32_t)VBS_GetAvBusVoltage_V(pHandle->pVBS);
 80081d2:	e9d0 4242 	ldrd	r4, r2, [r0, #264]	; 0x108
         + ((int32_t)Iqd.d * (int32_t)Vqd.d);
 80081d6:	8b11      	ldrh	r1, [r2, #24]
 80081d8:	89d3      	ldrh	r3, [r2, #14]
    wAux = ((int32_t)Iqd.q * (int32_t)Vqd.q)
 80081da:	8995      	ldrh	r5, [r2, #12]
 80081dc:	8ad2      	ldrh	r2, [r2, #22]
         + ((int32_t)Iqd.d * (int32_t)Vqd.d);
 80081de:	fb13 f301 	smulbb	r3, r3, r1
{
 80081e2:	4606      	mov	r6, r0
    wAux2 = pHandle->wConvFact * (int32_t)VBS_GetAvBusVoltage_V(pHandle->pVBS);
 80081e4:	f8d0 0110 	ldr.w	r0, [r0, #272]	; 0x110
    wAux = ((int32_t)Iqd.q * (int32_t)Vqd.q)
 80081e8:	fb15 3502 	smlabb	r5, r5, r2, r3
    wAux2 = pHandle->wConvFact * (int32_t)VBS_GetAvBusVoltage_V(pHandle->pVBS);
 80081ec:	f7ff f85e 	bl	80072ac <VBS_GetAvBusVoltage_V>
 80081f0:	fb04 f200 	mul.w	r2, r4, r0
    wAux /= 65536;
 80081f4:	1e2c      	subs	r4, r5, #0
    wAux2 /= 600; /* 600 is max bus voltage expressed in volt.*/
 80081f6:	480e      	ldr	r0, [pc, #56]	; (8008230 <PQD_CalcElMotorPower+0x60>)

    wAux3 = wAux * wAux2;
    wAux3 *= 6; /* 6 is max bus voltage expressed in thousend of volt.*/
    wAux3 /= 10;
    wAux3 /= 65536;
 80081f8:	490e      	ldr	r1, [pc, #56]	; (8008234 <PQD_CalcElMotorPower+0x64>)
    wAux /= 65536;
 80081fa:	bfb8      	it	lt
 80081fc:	f504 447f 	addlt.w	r4, r4, #65280	; 0xff00
    wAux2 /= 600; /* 600 is max bus voltage expressed in volt.*/
 8008200:	fb80 3002 	smull	r3, r0, r0, r2
    wAux /= 65536;
 8008204:	bfb8      	it	lt
 8008206:	34ff      	addlt	r4, #255	; 0xff
    wAux2 /= 600; /* 600 is max bus voltage expressed in volt.*/
 8008208:	17d3      	asrs	r3, r2, #31
    wAux /= 65536;
 800820a:	1424      	asrs	r4, r4, #16
    wAux2 /= 600; /* 600 is max bus voltage expressed in volt.*/
 800820c:	ebc3 13a0 	rsb	r3, r3, r0, asr #6
    wAux3 = wAux * wAux2;
 8008210:	fb03 f304 	mul.w	r3, r3, r4
    wAux3 *= 6; /* 6 is max bus voltage expressed in thousend of volt.*/
 8008214:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8008218:	005b      	lsls	r3, r3, #1
    wAux3 /= 65536;
 800821a:	fb81 2103 	smull	r2, r1, r1, r3
 800821e:	17db      	asrs	r3, r3, #31

    (void)MPM_CalcElMotorPower(&pHandle->_super, (int16_t)wAux3);
 8008220:	4630      	mov	r0, r6
 8008222:	ebc3 41a1 	rsb	r1, r3, r1, asr #18
#ifdef NULL_PTR_MOT_POW_MEAS
  }
#endif
}
 8008226:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    (void)MPM_CalcElMotorPower(&pHandle->_super, (int16_t)wAux3);
 800822a:	f7ff becd 	b.w	8007fc8 <MPM_CalcElMotorPower>
 800822e:	bf00      	nop
 8008230:	1b4e81b5 	.word	0x1b4e81b5
 8008234:	66666667 	.word	0x66666667

08008238 <startTimers>:
  *          usually performed in the Init method accordingly with the configuration)
  * @param  none
  * @retval none
  */
__weak void startTimers(void)
{
 8008238:	b430      	push	{r4, r5}
  *         (*) value not defined in all devices.
  * @retval State of Periphs (1 or 0).
  */
__STATIC_INLINE uint32_t LL_APB1_GRP1_IsEnabledClock(uint32_t Periphs)
{
  return ((READ_BIT(RCC->APB1ENR1, Periphs) == Periphs) ? 1UL : 0UL);
 800823a:	4b18      	ldr	r3, [pc, #96]	; (800829c <startTimers+0x64>)
 800823c:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800823e:	07d2      	lsls	r2, r2, #31
 8008240:	b082      	sub	sp, #8
 8008242:	d415      	bmi.n	8008270 <startTimers+0x38>
  SET_BIT(RCC->APB1ENR1, Periphs);
 8008244:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8008246:	f042 0201 	orr.w	r2, r2, #1
 800824a:	659a      	str	r2, [r3, #88]	; 0x58
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 800824c:	6d9a      	ldr	r2, [r3, #88]	; 0x58
  SET_BIT(TIMx->EGR, TIM_EGR_UG);
 800824e:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 8008252:	f002 0201 	and.w	r2, r2, #1
 8008256:	9201      	str	r2, [sp, #4]
  (void)tmpreg;
 8008258:	9a01      	ldr	r2, [sp, #4]
 800825a:	694a      	ldr	r2, [r1, #20]
 800825c:	f042 0201 	orr.w	r2, r2, #1
 8008260:	614a      	str	r2, [r1, #20]
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_APB1_GRP1_DisableClock(uint32_t Periphs)
{
  CLEAR_BIT(RCC->APB1ENR1, Periphs);
 8008262:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8008264:	f022 0201 	bic.w	r2, r2, #1
 8008268:	659a      	str	r2, [r3, #88]	; 0x58
    trigOut = LL_TIM_ReadReg(TIM2, CR2) & TIM_CR2_MMS;
    LL_TIM_SetTriggerOutput(TIM2, LL_TIM_TRGO_UPDATE);
    LL_TIM_GenerateEvent_UPDATE(TIM2);
    LL_TIM_SetTriggerOutput(TIM2, trigOut);
  }
}
 800826a:	b002      	add	sp, #8
 800826c:	bc30      	pop	{r4, r5}
 800826e:	4770      	bx	lr
    trigOut = LL_TIM_ReadReg(TIM2, CR2) & TIM_CR2_MMS;
 8008270:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 8008274:	4c0a      	ldr	r4, [pc, #40]	; (80082a0 <startTimers+0x68>)
 8008276:	685a      	ldr	r2, [r3, #4]
 8008278:	6859      	ldr	r1, [r3, #4]
 800827a:	4d0a      	ldr	r5, [pc, #40]	; (80082a4 <startTimers+0x6c>)
 800827c:	4021      	ands	r1, r4
 800827e:	f041 0120 	orr.w	r1, r1, #32
 8008282:	6059      	str	r1, [r3, #4]
  SET_BIT(TIMx->EGR, TIM_EGR_UG);
 8008284:	6958      	ldr	r0, [r3, #20]
 8008286:	f040 0001 	orr.w	r0, r0, #1
 800828a:	6158      	str	r0, [r3, #20]
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 800828c:	6859      	ldr	r1, [r3, #4]
 800828e:	402a      	ands	r2, r5
 8008290:	4021      	ands	r1, r4
 8008292:	430a      	orrs	r2, r1
 8008294:	605a      	str	r2, [r3, #4]
}
 8008296:	b002      	add	sp, #8
 8008298:	bc30      	pop	{r4, r5}
 800829a:	4770      	bx	lr
 800829c:	40021000 	.word	0x40021000
 80082a0:	fdffff8f 	.word	0xfdffff8f
 80082a4:	02000070 	.word	0x02000070

080082a8 <waitForPolarizationEnd>:
  *         repCnt: repetition counter value
  *         cnt: polarization counter value
  * @retval none
  */
__weak void waitForPolarizationEnd(TIM_TypeDef *TIMx, uint16_t  *SWerror, uint8_t repCnt, volatile uint8_t *cnt)
{
 80082a8:	b4f0      	push	{r4, r5, r6, r7}
  {
#endif
    uint16_t hCalibrationPeriodCounter;
    uint16_t hMaxPeriodsNumber;

    hMaxPeriodsNumber = ((uint16_t)2 * NB_CONVERSIONS) * (((uint16_t)repCnt + 1U) >> 1);
 80082aa:	1c56      	adds	r6, r2, #1
 80082ac:	0876      	lsrs	r6, r6, #1
  WRITE_REG(TIMx->SR, ~(TIM_SR_CC1IF));
 80082ae:	f06f 0702 	mvn.w	r7, #2
 80082b2:	0176      	lsls	r6, r6, #5
 80082b4:	6107      	str	r7, [r0, #16]

    /* Wait for NB_CONVERSIONS to be executed */
    LL_TIM_ClearFlag_CC1(TIMx);
    hCalibrationPeriodCounter = 0u;
 80082b6:	2200      	movs	r2, #0
    while (*cnt < NB_CONVERSIONS)
 80082b8:	781c      	ldrb	r4, [r3, #0]
 80082ba:	2c0f      	cmp	r4, #15
    {
      if ((uint32_t)ERROR == LL_TIM_IsActiveFlag_CC1(TIMx))
      {
        LL_TIM_ClearFlag_CC1(TIMx);
        hCalibrationPeriodCounter++;
 80082bc:	f102 0501 	add.w	r5, r2, #1
    while (*cnt < NB_CONVERSIONS)
 80082c0:	d80b      	bhi.n	80082da <waitForPolarizationEnd+0x32>
  return ((READ_BIT(TIMx->SR, TIM_SR_CC1IF) == (TIM_SR_CC1IF)) ? 1UL : 0UL);
 80082c2:	6904      	ldr	r4, [r0, #16]
 80082c4:	07a4      	lsls	r4, r4, #30
 80082c6:	d5f7      	bpl.n	80082b8 <waitForPolarizationEnd+0x10>
        hCalibrationPeriodCounter++;
 80082c8:	b2aa      	uxth	r2, r5
        if (hCalibrationPeriodCounter >= hMaxPeriodsNumber)
 80082ca:	4296      	cmp	r6, r2
  WRITE_REG(TIMx->SR, ~(TIM_SR_CC1IF));
 80082cc:	6107      	str	r7, [r0, #16]
 80082ce:	d8f3      	bhi.n	80082b8 <waitForPolarizationEnd+0x10>
        {
          if (*cnt < NB_CONVERSIONS)
 80082d0:	781c      	ldrb	r4, [r3, #0]
 80082d2:	2c0f      	cmp	r4, #15
 80082d4:	d8f0      	bhi.n	80082b8 <waitForPolarizationEnd+0x10>
          {
            *SWerror = 1u;
 80082d6:	2301      	movs	r3, #1
 80082d8:	800b      	strh	r3, [r1, #0]
      }
    }
#ifdef NULL_POW_COM
  }
#endif
}
 80082da:	bcf0      	pop	{r4, r5, r6, r7}
 80082dc:	4770      	bx	lr
 80082de:	bf00      	nop

080082e0 <R3_2_ADCxInit>:
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 80082e0:	6883      	ldr	r3, [r0, #8]
 80082e2:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 80082e6:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80082ea:	6083      	str	r3, [r0, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 80082ec:	6883      	ldr	r3, [r0, #8]
 80082ee:	00d9      	lsls	r1, r3, #3
    }
  }
}

static void R3_2_ADCxInit(ADC_TypeDef *ADCx)
{
 80082f0:	b082      	sub	sp, #8
 80082f2:	d418      	bmi.n	8008326 <R3_2_ADCxInit+0x46>
    /* Wait for Regulator Startup time, once for both */
    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    volatile uint32_t wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL)
                                         * (SystemCoreClock / (100000UL * 2UL)));
 80082f4:	4b24      	ldr	r3, [pc, #144]	; (8008388 <R3_2_ADCxInit+0xa8>)
  MODIFY_REG(ADCx->CR,
 80082f6:	6882      	ldr	r2, [r0, #8]
 80082f8:	681b      	ldr	r3, [r3, #0]
 80082fa:	4924      	ldr	r1, [pc, #144]	; (800838c <R3_2_ADCxInit+0xac>)
 80082fc:	099b      	lsrs	r3, r3, #6
 80082fe:	fba1 1303 	umull	r1, r3, r1, r3
 8008302:	f022 4210 	bic.w	r2, r2, #2415919104	; 0x90000000
 8008306:	099b      	lsrs	r3, r3, #6
 8008308:	f022 023f 	bic.w	r2, r2, #63	; 0x3f
 800830c:	005b      	lsls	r3, r3, #1
 800830e:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8008312:	6082      	str	r2, [r0, #8]
    volatile uint32_t wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL)
 8008314:	9301      	str	r3, [sp, #4]
    while (wait_loop_index != 0UL)
 8008316:	9b01      	ldr	r3, [sp, #4]
 8008318:	b12b      	cbz	r3, 8008326 <R3_2_ADCxInit+0x46>
    {
      wait_loop_index--;
 800831a:	9b01      	ldr	r3, [sp, #4]
 800831c:	3b01      	subs	r3, #1
 800831e:	9301      	str	r3, [sp, #4]
    while (wait_loop_index != 0UL)
 8008320:	9b01      	ldr	r3, [sp, #4]
 8008322:	2b00      	cmp	r3, #0
 8008324:	d1f9      	bne.n	800831a <R3_2_ADCxInit+0x3a>
  MODIFY_REG(ADCx->CR,
 8008326:	6883      	ldr	r3, [r0, #8]
 8008328:	f023 4340 	bic.w	r3, r3, #3221225472	; 0xc0000000
 800832c:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8008330:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8008334:	6083      	str	r3, [r0, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 8008336:	6883      	ldr	r3, [r0, #8]
 8008338:	2b00      	cmp	r3, #0
 800833a:	dbfc      	blt.n	8008336 <R3_2_ADCxInit+0x56>
  return ((READ_BIT(ADCx->ISR, LL_ADC_FLAG_ADRDY) == (LL_ADC_FLAG_ADRDY)) ? 1UL : 0UL);
 800833c:	6803      	ldr	r3, [r0, #0]
  /* ADC Enable (must be done after calibration) */
  /* ADC5-140924: Enabling the ADC by setting ADEN bit soon after polling ADCAL=0
  * following a calibration phase, could have no effect on ADC
  * within certain AHB/ADC clock ratio.
  */
  while (0U == LL_ADC_IsActiveFlag_ADRDY(ADCx))
 800833e:	07da      	lsls	r2, r3, #31
 8008340:	d408      	bmi.n	8008354 <R3_2_ADCxInit+0x74>
  MODIFY_REG(ADCx->CR,
 8008342:	4a13      	ldr	r2, [pc, #76]	; (8008390 <R3_2_ADCxInit+0xb0>)
 8008344:	6883      	ldr	r3, [r0, #8]
 8008346:	4013      	ands	r3, r2
 8008348:	f043 0301 	orr.w	r3, r3, #1
 800834c:	6083      	str	r3, [r0, #8]
  return ((READ_BIT(ADCx->ISR, LL_ADC_FLAG_ADRDY) == (LL_ADC_FLAG_ADRDY)) ? 1UL : 0UL);
 800834e:	6803      	ldr	r3, [r0, #0]
 8008350:	07db      	lsls	r3, r3, #31
 8008352:	d5f7      	bpl.n	8008344 <R3_2_ADCxInit+0x64>
  MODIFY_REG(ADCx->CR,
 8008354:	6882      	ldr	r2, [r0, #8]
 8008356:	490e      	ldr	r1, [pc, #56]	; (8008390 <R3_2_ADCxInit+0xb0>)
 8008358:	400a      	ands	r2, r1
 800835a:	f042 0208 	orr.w	r2, r2, #8
 800835e:	6082      	str	r2, [r0, #8]
  MODIFY_REG(ADCx->CR,
 8008360:	6882      	ldr	r2, [r0, #8]
 8008362:	400a      	ands	r2, r1
 8008364:	f042 0220 	orr.w	r2, r2, #32
 8008368:	6082      	str	r2, [r0, #8]
  MODIFY_REG(ADCx->CFGR, ADC_CFGR_JQM | ADC_CFGR_JQDIS, QueueMode);
 800836a:	68c3      	ldr	r3, [r0, #12]
 800836c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8008370:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8008374:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8008378:	60c3      	str	r3, [r0, #12]
  MODIFY_REG(ADCx->CR,
 800837a:	6883      	ldr	r3, [r0, #8]
 800837c:	400b      	ands	r3, r1
 800837e:	f043 0304 	orr.w	r3, r3, #4
 8008382:	6083      	str	r3, [r0, #8]
  /* TODO: check if not already done by MX */
  LL_ADC_INJ_SetQueueMode(ADCx, LL_ADC_INJ_QUEUE_2CONTEXTS_END_EMPTY);

  /* dummy conversion (ES0431 doc chap. 2.5.4) */
  LL_ADC_REG_StartConversion(ADCx);
}
 8008384:	b002      	add	sp, #8
 8008386:	4770      	bx	lr
 8008388:	20000534 	.word	0x20000534
 800838c:	053e2d63 	.word	0x053e2d63
 8008390:	7fffffc0 	.word	0x7fffffc0

08008394 <R3_2_GetPhaseCurrents>:
  * @param  pHdl: handler of the current instance of the PWM component
  * @retval Ia and Ib current in Curr_Components format
  */
__weak void R3_2_GetPhaseCurrents(PWMC_Handle_t *pHdl, ab_t *Iab)
{
  if (MC_NULL == Iab)
 8008394:	b1c9      	cbz	r1, 80083ca <R3_2_GetPhaseCurrents+0x36>
  {
    int32_t Aux;
    uint32_t ADCDataReg1;
    uint32_t ADCDataReg2;
    PWMC_R3_2_Handle_t *pHandle = (PWMC_R3_2_Handle_t *)pHdl;  //cstat !MISRAC2012-Rule-11.3
    TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 8008396:	f8d0 3090 	ldr.w	r3, [r0, #144]	; 0x90
    uint8_t Sector;

    Sector = (uint8_t)pHandle->_Super.Sector;
 800839a:	f890 2070 	ldrb.w	r2, [r0, #112]	; 0x70
{
 800839e:	b4f0      	push	{r4, r5, r6, r7}
    TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 80083a0:	689c      	ldr	r4, [r3, #8]
    ADCDataReg1 = *pHandle->pParams_str->ADCDataReg1[Sector];
 80083a2:	eb03 0382 	add.w	r3, r3, r2, lsl #2
 80083a6:	6cdd      	ldr	r5, [r3, #76]	; 0x4c
    ADCDataReg2 = *pHandle->pParams_str->ADCDataReg2[Sector];
 80083a8:	6e5b      	ldr	r3, [r3, #100]	; 0x64
    ADCDataReg1 = *pHandle->pParams_str->ADCDataReg1[Sector];
 80083aa:	682d      	ldr	r5, [r5, #0]
    ADCDataReg2 = *pHandle->pParams_str->ADCDataReg2[Sector];
 80083ac:	681e      	ldr	r6, [r3, #0]
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 80083ae:	6863      	ldr	r3, [r4, #4]
 80083b0:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 80083b4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80083b8:	6063      	str	r3, [r4, #4]

    /* disable ADC trigger source */
    /* LL_TIM_CC_DisableChannel(TIMx, LL_TIM_CHANNEL_CH4) */
    LL_TIM_SetTriggerOutput(TIMx, LL_TIM_TRGO_RESET);

    switch (Sector)
 80083ba:	2a05      	cmp	r2, #5
 80083bc:	f200 809c 	bhi.w	80084f8 <R3_2_GetPhaseCurrents+0x164>
 80083c0:	e8df f002 	tbb	[pc, r2]
 80083c4:	043c3c1c 	.word	0x043c3c1c
 80083c8:	1c04      	.short	0x1c04
 80083ca:	4770      	bx	lr
      case SECTOR_4:
      case SECTOR_5:
      {
        /* Current on Phase C is not accessible     */
        /* Ia = PhaseAOffset - ADC converted value) */
        Aux = (int32_t)(pHandle->PhaseAOffset) - (int32_t)(ADCDataReg1);
 80083cc:	6f84      	ldr	r4, [r0, #120]	; 0x78

        /* Saturation of Ia */
        if (Aux < -INT16_MAX)
 80083ce:	4b4e      	ldr	r3, [pc, #312]	; (8008508 <R3_2_GetPhaseCurrents+0x174>)
        Aux = (int32_t)(pHandle->PhaseAOffset) - (int32_t)(ADCDataReg1);
 80083d0:	1b64      	subs	r4, r4, r5
        if (Aux < -INT16_MAX)
 80083d2:	429c      	cmp	r4, r3
 80083d4:	db05      	blt.n	80083e2 <R3_2_GetPhaseCurrents+0x4e>
        {
          Iab->a = -INT16_MAX;
        }
        else  if (Aux > INT16_MAX)
 80083d6:	f5b4 4f00 	cmp.w	r4, #32768	; 0x8000
 80083da:	f2c0 808b 	blt.w	80084f4 <R3_2_GetPhaseCurrents+0x160>
        {
          Iab->a = INT16_MAX;
 80083de:	f647 73ff 	movw	r3, #32767	; 0x7fff
 80083e2:	800b      	strh	r3, [r1, #0]
        {
          Iab->a = (int16_t)Aux;
        }

        /* Ib = PhaseBOffset - ADC converted value) */
        Aux = (int32_t)(pHandle->PhaseBOffset) - (int32_t)(ADCDataReg2);
 80083e4:	6fc2      	ldr	r2, [r0, #124]	; 0x7c

        /* Saturation of Ib */
        if (Aux < -INT16_MAX)
 80083e6:	4f48      	ldr	r7, [pc, #288]	; (8008508 <R3_2_GetPhaseCurrents+0x174>)
        Aux = (int32_t)(pHandle->PhaseBOffset) - (int32_t)(ADCDataReg2);
 80083e8:	1b92      	subs	r2, r2, r6
        if (Aux < -INT16_MAX)
 80083ea:	42ba      	cmp	r2, r7
 80083ec:	da5f      	bge.n	80084ae <R3_2_GetPhaseCurrents+0x11a>
        {
          Iab->b = -INT16_MAX;
 80083ee:	f9b1 5000 	ldrsh.w	r5, [r1]
 80083f2:	804f      	strh	r7, [r1, #2]
 80083f4:	b2ab      	uxth	r3, r5
 80083f6:	f248 0201 	movw	r2, #32769	; 0x8001
 80083fa:	e015      	b.n	8008428 <R3_2_GetPhaseCurrents+0x94>
      case SECTOR_6:
      case SECTOR_1:
      {
        /* Current on Phase A is not accessible     */
        /* Ib = PhaseBOffset - ADC converted value) */
        Aux = (int32_t)(pHandle->PhaseBOffset) - (int32_t)(ADCDataReg1);
 80083fc:	6fc4      	ldr	r4, [r0, #124]	; 0x7c

        /* Saturation of Ib */
        if (Aux < -INT16_MAX)
 80083fe:	4b42      	ldr	r3, [pc, #264]	; (8008508 <R3_2_GetPhaseCurrents+0x174>)
        Aux = (int32_t)(pHandle->PhaseBOffset) - (int32_t)(ADCDataReg1);
 8008400:	1b64      	subs	r4, r4, r5
        if (Aux < -INT16_MAX)
 8008402:	429c      	cmp	r4, r3
 8008404:	da49      	bge.n	800849a <R3_2_GetPhaseCurrents+0x106>
        {
          Iab->b = -INT16_MAX;
 8008406:	461c      	mov	r4, r3
 8008408:	804b      	strh	r3, [r1, #2]
 800840a:	461f      	mov	r7, r3
 800840c:	f248 0201 	movw	r2, #32769	; 0x8001
        {
          Iab->b = (int16_t)Aux;
        }

        /* Ia = -Ic -Ib */
        Aux = (int32_t)(ADCDataReg2) - (int32_t)(pHandle->PhaseCOffset); /* -Ic */
 8008410:	f8d0 5080 	ldr.w	r5, [r0, #128]	; 0x80
 8008414:	1b73      	subs	r3, r6, r5
        Aux -= (int32_t)Iab->b;             /* Ia  */
 8008416:	1b1c      	subs	r4, r3, r4

        /* Saturation of Ia */
        if (Aux > INT16_MAX)
 8008418:	f5b4 4f00 	cmp.w	r4, #32768	; 0x8000
 800841c:	db25      	blt.n	800846a <R3_2_GetPhaseCurrents+0xd6>
        {
          Iab->a = INT16_MAX;
 800841e:	f647 74ff 	movw	r4, #32767	; 0x7fff
 8008422:	4623      	mov	r3, r4
 8008424:	800c      	strh	r4, [r1, #0]
 8008426:	4625      	mov	r5, r4
        break;
    }

    pHandle->_Super.Ia = Iab->a;
    pHandle->_Super.Ib = Iab->b;
    pHandle->_Super.Ic = -Iab->a - Iab->b;
 8008428:	4413      	add	r3, r2
 800842a:	425b      	negs	r3, r3
    pHandle->_Super.Ia = Iab->a;
 800842c:	f8a0 5054 	strh.w	r5, [r0, #84]	; 0x54
    pHandle->_Super.Ib = Iab->b;
 8008430:	f8a0 7056 	strh.w	r7, [r0, #86]	; 0x56
    pHandle->_Super.Ic = -Iab->a - Iab->b;
 8008434:	f8a0 3058 	strh.w	r3, [r0, #88]	; 0x58
  }
}
 8008438:	bcf0      	pop	{r4, r5, r6, r7}
 800843a:	4770      	bx	lr
        Aux = (int32_t)(pHandle->PhaseAOffset) - (int32_t)(ADCDataReg1);
 800843c:	6f84      	ldr	r4, [r0, #120]	; 0x78
        if (Aux < -INT16_MAX)
 800843e:	4b32      	ldr	r3, [pc, #200]	; (8008508 <R3_2_GetPhaseCurrents+0x174>)
        Aux = (int32_t)(pHandle->PhaseAOffset) - (int32_t)(ADCDataReg1);
 8008440:	1b64      	subs	r4, r4, r5
        if (Aux < -INT16_MAX)
 8008442:	429c      	cmp	r4, r3
 8008444:	da1f      	bge.n	8008486 <R3_2_GetPhaseCurrents+0xf2>
          Iab->a = -INT16_MAX;
 8008446:	461c      	mov	r4, r3
 8008448:	800b      	strh	r3, [r1, #0]
 800844a:	461d      	mov	r5, r3
 800844c:	f248 0301 	movw	r3, #32769	; 0x8001
        Aux = (int32_t)(ADCDataReg2) - (int32_t)(pHandle->PhaseCOffset); /* -Ic */
 8008450:	f8d0 2080 	ldr.w	r2, [r0, #128]	; 0x80
 8008454:	1ab2      	subs	r2, r6, r2
        Aux -= (int32_t)Iab->a;             /* Ib */
 8008456:	1b12      	subs	r2, r2, r4
        if (Aux > INT16_MAX)
 8008458:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
 800845c:	db0c      	blt.n	8008478 <R3_2_GetPhaseCurrents+0xe4>
          Iab->b = INT16_MAX;
 800845e:	f647 74ff 	movw	r4, #32767	; 0x7fff
 8008462:	4622      	mov	r2, r4
 8008464:	804c      	strh	r4, [r1, #2]
 8008466:	4627      	mov	r7, r4
 8008468:	e7de      	b.n	8008428 <R3_2_GetPhaseCurrents+0x94>
        else  if (Aux < -INT16_MAX)
 800846a:	4d27      	ldr	r5, [pc, #156]	; (8008508 <R3_2_GetPhaseCurrents+0x174>)
 800846c:	42ac      	cmp	r4, r5
 800846e:	da3d      	bge.n	80084ec <R3_2_GetPhaseCurrents+0x158>
          Iab->a = -INT16_MAX;
 8008470:	800d      	strh	r5, [r1, #0]
 8008472:	f248 0301 	movw	r3, #32769	; 0x8001
 8008476:	e7d7      	b.n	8008428 <R3_2_GetPhaseCurrents+0x94>
        else  if (Aux < -INT16_MAX)
 8008478:	4f23      	ldr	r7, [pc, #140]	; (8008508 <R3_2_GetPhaseCurrents+0x174>)
 800847a:	42ba      	cmp	r2, r7
 800847c:	da32      	bge.n	80084e4 <R3_2_GetPhaseCurrents+0x150>
          Iab->b = -INT16_MAX;
 800847e:	804f      	strh	r7, [r1, #2]
 8008480:	f248 0201 	movw	r2, #32769	; 0x8001
 8008484:	e7d0      	b.n	8008428 <R3_2_GetPhaseCurrents+0x94>
        else  if (Aux > INT16_MAX)
 8008486:	f5b4 4f00 	cmp.w	r4, #32768	; 0x8000
 800848a:	db27      	blt.n	80084dc <R3_2_GetPhaseCurrents+0x148>
          Iab->a = INT16_MAX;
 800848c:	f647 72ff 	movw	r2, #32767	; 0x7fff
 8008490:	4613      	mov	r3, r2
 8008492:	800a      	strh	r2, [r1, #0]
 8008494:	4614      	mov	r4, r2
 8008496:	4615      	mov	r5, r2
 8008498:	e7da      	b.n	8008450 <R3_2_GetPhaseCurrents+0xbc>
        else  if (Aux > INT16_MAX)
 800849a:	f5b4 4f00 	cmp.w	r4, #32768	; 0x8000
 800849e:	db19      	blt.n	80084d4 <R3_2_GetPhaseCurrents+0x140>
          Iab->b = INT16_MAX;
 80084a0:	f647 73ff 	movw	r3, #32767	; 0x7fff
 80084a4:	461a      	mov	r2, r3
 80084a6:	804b      	strh	r3, [r1, #2]
 80084a8:	461c      	mov	r4, r3
 80084aa:	461f      	mov	r7, r3
 80084ac:	e7b0      	b.n	8008410 <R3_2_GetPhaseCurrents+0x7c>
        else  if (Aux > INT16_MAX)
 80084ae:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
 80084b2:	db08      	blt.n	80084c6 <R3_2_GetPhaseCurrents+0x132>
          Iab->b = INT16_MAX;
 80084b4:	f9b1 5000 	ldrsh.w	r5, [r1]
 80084b8:	f647 73ff 	movw	r3, #32767	; 0x7fff
 80084bc:	804b      	strh	r3, [r1, #2]
 80084be:	461a      	mov	r2, r3
 80084c0:	461f      	mov	r7, r3
 80084c2:	b2ab      	uxth	r3, r5
 80084c4:	e7b0      	b.n	8008428 <R3_2_GetPhaseCurrents+0x94>
          Iab->b = (int16_t)Aux;
 80084c6:	f9b1 5000 	ldrsh.w	r5, [r1]
 80084ca:	b217      	sxth	r7, r2
 80084cc:	b2ab      	uxth	r3, r5
 80084ce:	804f      	strh	r7, [r1, #2]
 80084d0:	b292      	uxth	r2, r2
 80084d2:	e7a9      	b.n	8008428 <R3_2_GetPhaseCurrents+0x94>
          Iab->b = (int16_t)Aux;
 80084d4:	b227      	sxth	r7, r4
 80084d6:	804f      	strh	r7, [r1, #2]
 80084d8:	b2a2      	uxth	r2, r4
 80084da:	e799      	b.n	8008410 <R3_2_GetPhaseCurrents+0x7c>
          Iab->a = (int16_t)Aux;
 80084dc:	b225      	sxth	r5, r4
 80084de:	800d      	strh	r5, [r1, #0]
 80084e0:	b2a3      	uxth	r3, r4
 80084e2:	e7b5      	b.n	8008450 <R3_2_GetPhaseCurrents+0xbc>
          Iab->b = (int16_t)Aux;
 80084e4:	b217      	sxth	r7, r2
 80084e6:	804f      	strh	r7, [r1, #2]
 80084e8:	b292      	uxth	r2, r2
 80084ea:	e79d      	b.n	8008428 <R3_2_GetPhaseCurrents+0x94>
          Iab->a = (int16_t)Aux;
 80084ec:	b225      	sxth	r5, r4
 80084ee:	800d      	strh	r5, [r1, #0]
 80084f0:	b2a3      	uxth	r3, r4
 80084f2:	e799      	b.n	8008428 <R3_2_GetPhaseCurrents+0x94>
          Iab->a = (int16_t)Aux;
 80084f4:	800c      	strh	r4, [r1, #0]
 80084f6:	e775      	b.n	80083e4 <R3_2_GetPhaseCurrents+0x50>
 80084f8:	f9b1 5000 	ldrsh.w	r5, [r1]
 80084fc:	f9b1 7002 	ldrsh.w	r7, [r1, #2]
 8008500:	880b      	ldrh	r3, [r1, #0]
 8008502:	884a      	ldrh	r2, [r1, #2]
 8008504:	e790      	b.n	8008428 <R3_2_GetPhaseCurrents+0x94>
 8008506:	bf00      	nop
 8008508:	ffff8001 	.word	0xffff8001

0800850c <R3_2_SetADCSampPointPolarization>:
  *         And call the WriteTIMRegisters method.
  * @param  pHandle: handler of the current instance of the PWM component
  * @retval none
  */
uint16_t R3_2_SetADCSampPointPolarization(PWMC_Handle_t *pHdl)
{
 800850c:	b410      	push	{r4}
  * @retval none
  */
__STATIC_INLINE uint16_t R3_2_WriteTIMRegisters(PWMC_Handle_t *pHdl, uint16_t SamplingPoint)
{
  PWMC_R3_2_Handle_t *pHandle = (PWMC_R3_2_Handle_t *)pHdl; //cstat !MISRAC2012-Rule-11.3
  TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 800850e:	f8d0 3090 	ldr.w	r3, [r0, #144]	; 0x90
  pHandle->_Super.Sector = pHandle->PolarizationSector;
 8008512:	f890 4089 	ldrb.w	r4, [r0, #137]	; 0x89
 8008516:	f880 4070 	strb.w	r4, [r0, #112]	; 0x70
  return R3_2_WriteTIMRegisters(&pHandle->_Super, (pHandle->Half_PWMPeriod - (uint16_t)1));
 800851a:	f8b0 2084 	ldrh.w	r2, [r0, #132]	; 0x84
  TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 800851e:	689b      	ldr	r3, [r3, #8]
  uint16_t Aux;


  LL_TIM_OC_SetCompareCH1(TIMx, (uint32_t) pHandle->_Super.CntPhA);
 8008520:	f8b0 4042 	ldrh.w	r4, [r0, #66]	; 0x42
  WRITE_REG(TIMx->CCR1, CompareValue);
 8008524:	635c      	str	r4, [r3, #52]	; 0x34
  return R3_2_WriteTIMRegisters(&pHandle->_Super, (pHandle->Half_PWMPeriod - (uint16_t)1));
 8008526:	3a01      	subs	r2, #1
  LL_TIM_OC_SetCompareCH2(TIMx, (uint32_t) pHandle->_Super.CntPhB);
 8008528:	f8b0 4044 	ldrh.w	r4, [r0, #68]	; 0x44
  LL_TIM_OC_SetCompareCH3(TIMx, (uint32_t) pHandle->_Super.CntPhC);
 800852c:	f8b0 0046 	ldrh.w	r0, [r0, #70]	; 0x46
  WRITE_REG(TIMx->CCR2, CompareValue);
 8008530:	639c      	str	r4, [r3, #56]	; 0x38
  return R3_2_WriteTIMRegisters(&pHandle->_Super, (pHandle->Half_PWMPeriod - (uint16_t)1));
 8008532:	b292      	uxth	r2, r2
  WRITE_REG(TIMx->CCR3, CompareValue);
 8008534:	63d8      	str	r0, [r3, #60]	; 0x3c
  WRITE_REG(TIMx->CCR4, CompareValue);
 8008536:	641a      	str	r2, [r3, #64]	; 0x40
  LL_TIM_OC_SetCompareCH4(TIMx, (uint32_t) SamplingPoint);

  /* Limit for update event */

//  if ( LL_TIM_CC_IsEnabledChannel(TIMx, LL_TIM_CHANNEL_CH4) == 1u )
  if (((TIMx->CR2) & TIM_CR2_MMS_Msk) != LL_TIM_TRGO_RESET)
 8008538:	4904      	ldr	r1, [pc, #16]	; (800854c <R3_2_SetADCSampPointPolarization+0x40>)
 800853a:	685b      	ldr	r3, [r3, #4]
}
 800853c:	f85d 4b04 	ldr.w	r4, [sp], #4
  if (((TIMx->CR2) & TIM_CR2_MMS_Msk) != LL_TIM_TRGO_RESET)
 8008540:	420b      	tst	r3, r1
}
 8008542:	bf14      	ite	ne
 8008544:	2001      	movne	r0, #1
 8008546:	2000      	moveq	r0, #0
 8008548:	4770      	bx	lr
 800854a:	bf00      	nop
 800854c:	02000070 	.word	0x02000070

08008550 <R3_2_HFCurrentsPolarizationAB>:
  * @param  pHdl Pointer on the target component instance
  * @retval It always returns {0,0} in Curr_Components format
  */
static void R3_2_HFCurrentsPolarizationAB(PWMC_Handle_t *pHdl, ab_t *Iab)
{
  if (MC_NULL == Iab)
 8008550:	b329      	cbz	r1, 800859e <R3_2_HFCurrentsPolarizationAB+0x4e>
{
 8008552:	b470      	push	{r4, r5, r6}
    /* Nothing to do */
  }
  else
  {
    PWMC_R3_2_Handle_t *pHandle = (PWMC_R3_2_Handle_t *)pHdl; //cstat !MISRAC2012-Rule-11.3
    TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 8008554:	f8d0 3090 	ldr.w	r3, [r0, #144]	; 0x90
 8008558:	f890 4089 	ldrb.w	r4, [r0, #137]	; 0x89
 800855c:	689a      	ldr	r2, [r3, #8]
    uint32_t ADCDataReg1 = *pHandle->pParams_str->ADCDataReg1[pHandle->PolarizationSector];
 800855e:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 8008562:	6cdc      	ldr	r4, [r3, #76]	; 0x4c
    uint32_t ADCDataReg2 = *pHandle->pParams_str->ADCDataReg2[pHandle->PolarizationSector];
 8008564:	6e5b      	ldr	r3, [r3, #100]	; 0x64
    uint32_t ADCDataReg1 = *pHandle->pParams_str->ADCDataReg1[pHandle->PolarizationSector];
 8008566:	6826      	ldr	r6, [r4, #0]
    uint32_t ADCDataReg2 = *pHandle->pParams_str->ADCDataReg2[pHandle->PolarizationSector];
 8008568:	681d      	ldr	r5, [r3, #0]
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 800856a:	6853      	ldr	r3, [r2, #4]
 800856c:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 8008570:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008574:	6053      	str	r3, [r2, #4]

    /* disable ADC trigger source */
    /* LL_TIM_CC_DisableChannel(TIMx, LL_TIM_CHANNEL_CH4) */
    LL_TIM_SetTriggerOutput(TIMx, LL_TIM_TRGO_RESET);

    if (pHandle->PolarizationCounter < NB_CONVERSIONS)
 8008576:	f890 3088 	ldrb.w	r3, [r0, #136]	; 0x88
 800857a:	2b0f      	cmp	r3, #15
 800857c:	d80b      	bhi.n	8008596 <R3_2_HFCurrentsPolarizationAB+0x46>
    {
      pHandle-> PhaseAOffset += ADCDataReg1;
      pHandle-> PhaseBOffset += ADCDataReg2;
 800857e:	e9d0 421e 	ldrd	r4, r2, [r0, #120]	; 0x78
      pHandle->PolarizationCounter++;
 8008582:	f890 3088 	ldrb.w	r3, [r0, #136]	; 0x88
      pHandle-> PhaseAOffset += ADCDataReg1;
 8008586:	4434      	add	r4, r6
      pHandle-> PhaseBOffset += ADCDataReg2;
 8008588:	442a      	add	r2, r5
      pHandle->PolarizationCounter++;
 800858a:	3301      	adds	r3, #1
      pHandle-> PhaseBOffset += ADCDataReg2;
 800858c:	e9c0 421e 	strd	r4, r2, [r0, #120]	; 0x78
      pHandle->PolarizationCounter++;
 8008590:	b2db      	uxtb	r3, r3
 8008592:	f880 3088 	strb.w	r3, [r0, #136]	; 0x88
    {
      /* Nothing to do */
    }

    /* during offset calibration no current is flowing in the phases */
    Iab->a = 0;
 8008596:	2300      	movs	r3, #0
    Iab->b = 0;
  }
}
 8008598:	bc70      	pop	{r4, r5, r6}
    Iab->a = 0;
 800859a:	600b      	str	r3, [r1, #0]
}
 800859c:	4770      	bx	lr
 800859e:	4770      	bx	lr

080085a0 <R3_2_HFCurrentsPolarizationC>:
  * @param  pHdl Pointer on the target component instance
  * @retval It always returns {0,0} in Curr_Components format
  */
static void R3_2_HFCurrentsPolarizationC(PWMC_Handle_t *pHdl, ab_t *Iab)
{
  if (MC_NULL == Iab)
 80085a0:	b319      	cbz	r1, 80085ea <R3_2_HFCurrentsPolarizationC+0x4a>
    /* Nothing to do */
  }
  else
  {
    PWMC_R3_2_Handle_t *pHandle = (PWMC_R3_2_Handle_t *)pHdl; //cstat !MISRAC2012-Rule-11.3
    TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 80085a2:	f8d0 3090 	ldr.w	r3, [r0, #144]	; 0x90
{
 80085a6:	b410      	push	{r4}
    uint32_t ADCDataReg2 = *pHandle->pParams_str->ADCDataReg2[pHandle->PolarizationSector];
 80085a8:	f890 4089 	ldrb.w	r4, [r0, #137]	; 0x89
    TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 80085ac:	689a      	ldr	r2, [r3, #8]
    uint32_t ADCDataReg2 = *pHandle->pParams_str->ADCDataReg2[pHandle->PolarizationSector];
 80085ae:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 80085b2:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80085b4:	681c      	ldr	r4, [r3, #0]
 80085b6:	6853      	ldr	r3, [r2, #4]
 80085b8:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 80085bc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80085c0:	6053      	str	r3, [r2, #4]

    /* disable ADC trigger source */
    /* LL_TIM_CC_DisableChannel(TIMx, LL_TIM_CHANNEL_CH4) */
    LL_TIM_SetTriggerOutput(TIMx, LL_TIM_TRGO_RESET);

    if (pHandle->PolarizationCounter < NB_CONVERSIONS)
 80085c2:	f890 3088 	ldrb.w	r3, [r0, #136]	; 0x88
 80085c6:	2b0f      	cmp	r3, #15
 80085c8:	d80a      	bhi.n	80085e0 <R3_2_HFCurrentsPolarizationC+0x40>
    {
      /* Phase C is read from SECTOR_1, second value */
      pHandle-> PhaseCOffset += ADCDataReg2;
      pHandle->PolarizationCounter++;
 80085ca:	f890 3088 	ldrb.w	r3, [r0, #136]	; 0x88
      pHandle-> PhaseCOffset += ADCDataReg2;
 80085ce:	f8d0 2080 	ldr.w	r2, [r0, #128]	; 0x80
      pHandle->PolarizationCounter++;
 80085d2:	3301      	adds	r3, #1
 80085d4:	b2db      	uxtb	r3, r3
      pHandle-> PhaseCOffset += ADCDataReg2;
 80085d6:	4422      	add	r2, r4
      pHandle->PolarizationCounter++;
 80085d8:	f880 3088 	strb.w	r3, [r0, #136]	; 0x88
      pHandle-> PhaseCOffset += ADCDataReg2;
 80085dc:	f8c0 2080 	str.w	r2, [r0, #128]	; 0x80
    {
      /* Nothing to do */
    }

    /* during offset calibration no current is flowing in the phases */
    Iab->a = 0;
 80085e0:	2300      	movs	r3, #0
    Iab->b = 0;
  }
}
 80085e2:	f85d 4b04 	ldr.w	r4, [sp], #4
    Iab->a = 0;
 80085e6:	600b      	str	r3, [r1, #0]
}
 80085e8:	4770      	bx	lr
 80085ea:	4770      	bx	lr

080085ec <R3_2_TurnOnLowSides>:
  * @retval none
  */
__weak void R3_2_TurnOnLowSides(PWMC_Handle_t *pHdl)
{
  PWMC_R3_2_Handle_t *pHandle = (PWMC_R3_2_Handle_t *)pHdl; //cstat !MISRAC2012-Rule-11.3
  TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 80085ec:	f8d0 1090 	ldr.w	r1, [r0, #144]	; 0x90

  pHandle->_Super.TurnOnLowSidesAction = true;
 80085f0:	2301      	movs	r3, #1
  TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 80085f2:	688a      	ldr	r2, [r1, #8]
  pHandle->_Super.TurnOnLowSidesAction = true;
 80085f4:	f880 3071 	strb.w	r3, [r0, #113]	; 0x71
  WRITE_REG(TIMx->CCR1, CompareValue);
 80085f8:	2300      	movs	r3, #0
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 80085fa:	f06f 0001 	mvn.w	r0, #1
 80085fe:	6110      	str	r0, [r2, #16]
  WRITE_REG(TIMx->CCR1, CompareValue);
 8008600:	6353      	str	r3, [r2, #52]	; 0x34
  WRITE_REG(TIMx->CCR2, CompareValue);
 8008602:	6393      	str	r3, [r2, #56]	; 0x38
  WRITE_REG(TIMx->CCR3, CompareValue);
 8008604:	63d3      	str	r3, [r2, #60]	; 0x3c
  return ((READ_BIT(TIMx->SR, TIM_SR_UIF) == (TIM_SR_UIF)) ? 1UL : 0UL);
 8008606:	6913      	ldr	r3, [r2, #16]
  LL_TIM_OC_SetCompareCH1(TIMx, 0u);
  LL_TIM_OC_SetCompareCH2(TIMx, 0u);
  LL_TIM_OC_SetCompareCH3(TIMx, 0u);

  /* Wait until next update */
  while (0U == LL_TIM_IsActiveFlag_UPDATE(TIMx))
 8008608:	07db      	lsls	r3, r3, #31
 800860a:	d5fc      	bpl.n	8008606 <R3_2_TurnOnLowSides+0x1a>
  SET_BIT(TIMx->BDTR, TIM_BDTR_MOE);
 800860c:	6c53      	ldr	r3, [r2, #68]	; 0x44
 800860e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8008612:	6453      	str	r3, [r2, #68]	; 0x44
  }

  /* Main PWM Output Enable */
  LL_TIM_EnableAllOutputs(TIMx);

  if ((ES_GPIO == pHandle->pParams_str->LowSideOutputs))
 8008614:	f891 30c0 	ldrb.w	r3, [r1, #192]	; 0xc0
 8008618:	2b02      	cmp	r3, #2
 800861a:	d000      	beq.n	800861e <R3_2_TurnOnLowSides+0x32>
 800861c:	4770      	bx	lr
{
 800861e:	b470      	push	{r4, r5, r6}
  {
    LL_GPIO_SetOutputPin(pHandle->pParams_str->pwm_en_u_port, pHandle->pParams_str->pwm_en_u_pin);
    LL_GPIO_SetOutputPin(pHandle->pParams_str->pwm_en_v_port, pHandle->pParams_str->pwm_en_v_pin);
 8008620:	e9d1 5008 	ldrd	r5, r0, [r1, #32]
    LL_GPIO_SetOutputPin(pHandle->pParams_str->pwm_en_w_port, pHandle->pParams_str->pwm_en_w_pin);
 8008624:	6a8b      	ldr	r3, [r1, #40]	; 0x28
    LL_GPIO_SetOutputPin(pHandle->pParams_str->pwm_en_u_port, pHandle->pParams_str->pwm_en_u_pin);
 8008626:	f8b1 60ac 	ldrh.w	r6, [r1, #172]	; 0xac
    LL_GPIO_SetOutputPin(pHandle->pParams_str->pwm_en_v_port, pHandle->pParams_str->pwm_en_v_pin);
 800862a:	f8b1 40ae 	ldrh.w	r4, [r1, #174]	; 0xae
    LL_GPIO_SetOutputPin(pHandle->pParams_str->pwm_en_w_port, pHandle->pParams_str->pwm_en_w_pin);
 800862e:	f8b1 20b0 	ldrh.w	r2, [r1, #176]	; 0xb0
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
  WRITE_REG(GPIOx->BSRR, PinMask);
 8008632:	61ae      	str	r6, [r5, #24]
 8008634:	6184      	str	r4, [r0, #24]
  else
  {
    /* Nothing to do */
  }
  return;
}
 8008636:	bc70      	pop	{r4, r5, r6}
 8008638:	619a      	str	r2, [r3, #24]
 800863a:	4770      	bx	lr

0800863c <R3_2_SwitchOnPWM>:
  * @retval none
  */
__weak void R3_2_SwitchOnPWM(PWMC_Handle_t *pHdl)
{
  PWMC_R3_2_Handle_t *pHandle = (PWMC_R3_2_Handle_t *)pHdl; //cstat !MISRAC2012-Rule-11.3
  TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 800863c:	f8d0 1090 	ldr.w	r1, [r0, #144]	; 0x90
  pHandle->ADCRegularLocked = true;

  pHandle->_Super.TurnOnLowSidesAction = false;

  /* Set all duty to 50% */
  LL_TIM_OC_SetCompareCH1(TIMx, ((uint32_t)pHandle->Half_PWMPeriod / (uint32_t)2));
 8008640:	f8b0 2084 	ldrh.w	r2, [r0, #132]	; 0x84
  TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 8008644:	688b      	ldr	r3, [r1, #8]
{
 8008646:	b430      	push	{r4, r5}
  pHandle->ADCRegularLocked = true;
 8008648:	2401      	movs	r4, #1
  pHandle->_Super.TurnOnLowSidesAction = false;
 800864a:	2500      	movs	r5, #0
  pHandle->ADCRegularLocked = true;
 800864c:	f880 4094 	strb.w	r4, [r0, #148]	; 0x94
  pHandle->_Super.TurnOnLowSidesAction = false;
 8008650:	f880 5071 	strb.w	r5, [r0, #113]	; 0x71
  LL_TIM_OC_SetCompareCH1(TIMx, ((uint32_t)pHandle->Half_PWMPeriod / (uint32_t)2));
 8008654:	fa22 f404 	lsr.w	r4, r2, r4
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 8008658:	f06f 0001 	mvn.w	r0, #1
  LL_TIM_OC_SetCompareCH2(TIMx, ((uint32_t)pHandle->Half_PWMPeriod / (uint32_t)2));
  LL_TIM_OC_SetCompareCH3(TIMx, ((uint32_t)pHandle->Half_PWMPeriod / (uint32_t)2));
  LL_TIM_OC_SetCompareCH4(TIMx, ((uint32_t)pHandle->Half_PWMPeriod - (uint32_t)5));
 800865c:	3a05      	subs	r2, #5
  WRITE_REG(TIMx->CCR1, CompareValue);
 800865e:	635c      	str	r4, [r3, #52]	; 0x34
  WRITE_REG(TIMx->CCR2, CompareValue);
 8008660:	639c      	str	r4, [r3, #56]	; 0x38
  WRITE_REG(TIMx->CCR3, CompareValue);
 8008662:	63dc      	str	r4, [r3, #60]	; 0x3c
  WRITE_REG(TIMx->CCR4, CompareValue);
 8008664:	641a      	str	r2, [r3, #64]	; 0x40
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 8008666:	6118      	str	r0, [r3, #16]
  return ((READ_BIT(TIMx->SR, TIM_SR_UIF) == (TIM_SR_UIF)) ? 1UL : 0UL);
 8008668:	691a      	ldr	r2, [r3, #16]

  /* wait for a new PWM period */
  LL_TIM_ClearFlag_UPDATE(TIMx);
  while (0U == LL_TIM_IsActiveFlag_UPDATE(TIMx))
 800866a:	07d2      	lsls	r2, r2, #31
 800866c:	d5fc      	bpl.n	8008668 <R3_2_SwitchOnPWM+0x2c>
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 800866e:	f06f 0201 	mvn.w	r2, #1
 8008672:	611a      	str	r2, [r3, #16]
    /* Nothing to do */
  }
  LL_TIM_ClearFlag_UPDATE(TIMx);

  /* Main PWM Output Enable */
  TIMx->BDTR |= LL_TIM_OSSI_ENABLE;
 8008674:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8008676:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800867a:	645a      	str	r2, [r3, #68]	; 0x44
  SET_BIT(TIMx->BDTR, TIM_BDTR_MOE);
 800867c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800867e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8008682:	645a      	str	r2, [r3, #68]	; 0x44
  LL_TIM_EnableAllOutputs(TIMx);

  if ((ES_GPIO == pHandle->pParams_str->LowSideOutputs))
 8008684:	f891 20c0 	ldrb.w	r2, [r1, #192]	; 0xc0
 8008688:	2a02      	cmp	r2, #2
 800868a:	d008      	beq.n	800869e <R3_2_SwitchOnPWM+0x62>
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 800868c:	f06f 0201 	mvn.w	r2, #1
 8008690:	611a      	str	r2, [r3, #16]
  SET_BIT(TIMx->DIER, TIM_DIER_UIE);
 8008692:	68da      	ldr	r2, [r3, #12]
 8008694:	f042 0201 	orr.w	r2, r2, #1
  }
  /* Clear Update Flag */
  LL_TIM_ClearFlag_UPDATE(TIMx);
  /* Enable Update IRQ */
  LL_TIM_EnableIT_UPDATE(TIMx);
}
 8008698:	bc30      	pop	{r4, r5}
 800869a:	60da      	str	r2, [r3, #12]
 800869c:	4770      	bx	lr
    if ((TIMx->CCER & TIMxCCER_MASK_CH123) != 0U)
 800869e:	6a18      	ldr	r0, [r3, #32]
      LL_GPIO_SetOutputPin(pHandle->pParams_str->pwm_en_u_port, pHandle->pParams_str->pwm_en_u_pin);
 80086a0:	6a0c      	ldr	r4, [r1, #32]
 80086a2:	f8b1 50ac 	ldrh.w	r5, [r1, #172]	; 0xac
    if ((TIMx->CCER & TIMxCCER_MASK_CH123) != 0U)
 80086a6:	f240 5255 	movw	r2, #1365	; 0x555
 80086aa:	4210      	tst	r0, r2
      LL_GPIO_SetOutputPin(pHandle->pParams_str->pwm_en_w_port, pHandle->pParams_str->pwm_en_w_pin);
 80086ac:	e9d1 0209 	ldrd	r0, r2, [r1, #36]	; 0x24
    if ((TIMx->CCER & TIMxCCER_MASK_CH123) != 0U)
 80086b0:	d007      	beq.n	80086c2 <R3_2_SwitchOnPWM+0x86>
 80086b2:	61a5      	str	r5, [r4, #24]
      LL_GPIO_SetOutputPin(pHandle->pParams_str->pwm_en_v_port, pHandle->pParams_str->pwm_en_v_pin);
 80086b4:	f8b1 40ae 	ldrh.w	r4, [r1, #174]	; 0xae
      LL_GPIO_SetOutputPin(pHandle->pParams_str->pwm_en_w_port, pHandle->pParams_str->pwm_en_w_pin);
 80086b8:	f8b1 10b0 	ldrh.w	r1, [r1, #176]	; 0xb0
 80086bc:	6184      	str	r4, [r0, #24]
 80086be:	6191      	str	r1, [r2, #24]
}
 80086c0:	e7e4      	b.n	800868c <R3_2_SwitchOnPWM+0x50>
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_ResetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
  WRITE_REG(GPIOx->BRR, PinMask);
 80086c2:	62a5      	str	r5, [r4, #40]	; 0x28
      LL_GPIO_ResetOutputPin(pHandle->pParams_str->pwm_en_v_port, pHandle->pParams_str->pwm_en_v_pin);
 80086c4:	f8b1 40ae 	ldrh.w	r4, [r1, #174]	; 0xae
      LL_GPIO_ResetOutputPin(pHandle->pParams_str->pwm_en_w_port, pHandle->pParams_str->pwm_en_w_pin);
 80086c8:	f8b1 10b0 	ldrh.w	r1, [r1, #176]	; 0xb0
 80086cc:	6284      	str	r4, [r0, #40]	; 0x28
 80086ce:	6291      	str	r1, [r2, #40]	; 0x28
}
 80086d0:	e7dc      	b.n	800868c <R3_2_SwitchOnPWM+0x50>
 80086d2:	bf00      	nop

080086d4 <R3_2_SwitchOffPWM>:
  * @retval none
  */
__weak void R3_2_SwitchOffPWM(PWMC_Handle_t *pHdl)
{
  PWMC_R3_2_Handle_t *pHandle = (PWMC_R3_2_Handle_t *)pHdl; //cstat !MISRAC2012-Rule-11.3
  TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 80086d4:	f8d0 1090 	ldr.w	r1, [r0, #144]	; 0x90
 80086d8:	688a      	ldr	r2, [r1, #8]
  CLEAR_BIT(TIMx->DIER, TIM_DIER_UIE);
 80086da:	68d3      	ldr	r3, [r2, #12]
 80086dc:	f023 0301 	bic.w	r3, r3, #1
{
 80086e0:	b430      	push	{r4, r5}

  pHandle->_Super.TurnOnLowSidesAction = false;

  /* Main PWM Output Disable */
  LL_TIM_DisableAllOutputs(TIMx);
  if (true == pHandle->BrakeActionLock)
 80086e2:	f890 408c 	ldrb.w	r4, [r0, #140]	; 0x8c
 80086e6:	60d3      	str	r3, [r2, #12]
  CLEAR_BIT(TIMx->BDTR, TIM_BDTR_MOE);
 80086e8:	6c53      	ldr	r3, [r2, #68]	; 0x44
  pHandle->_Super.TurnOnLowSidesAction = false;
 80086ea:	2500      	movs	r5, #0
 80086ec:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 80086f0:	f880 5071 	strb.w	r5, [r0, #113]	; 0x71
 80086f4:	6453      	str	r3, [r2, #68]	; 0x44
  if (true == pHandle->BrakeActionLock)
 80086f6:	b91c      	cbnz	r4, 8008700 <R3_2_SwitchOffPWM+0x2c>
  {
    /* Nothing to do */
  }
  else
  {
    if (ES_GPIO == pHandle->pParams_str->LowSideOutputs)
 80086f8:	f891 30c0 	ldrb.w	r3, [r1, #192]	; 0xc0
 80086fc:	2b02      	cmp	r3, #2
 80086fe:	d00d      	beq.n	800871c <R3_2_SwitchOffPWM+0x48>
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 8008700:	f06f 0301 	mvn.w	r3, #1
 8008704:	6113      	str	r3, [r2, #16]
  return ((READ_BIT(TIMx->SR, TIM_SR_UIF) == (TIM_SR_UIF)) ? 1UL : 0UL);
 8008706:	6913      	ldr	r3, [r2, #16]
    }
  }

  /* wait for a new PWM period to flush last HF task */
  LL_TIM_ClearFlag_UPDATE(TIMx);
  while (0U == LL_TIM_IsActiveFlag_UPDATE(TIMx))
 8008708:	07db      	lsls	r3, r3, #31
 800870a:	d5fc      	bpl.n	8008706 <R3_2_SwitchOffPWM+0x32>
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 800870c:	f06f 0101 	mvn.w	r1, #1
    /* Nothing to do */
  }
  LL_TIM_ClearFlag_UPDATE(TIMx);

  /* We allow ADC usage for regular conversion on Systick*/
  pHandle->ADCRegularLocked = false;
 8008710:	2300      	movs	r3, #0
 8008712:	6111      	str	r1, [r2, #16]
}
 8008714:	bc30      	pop	{r4, r5}
  pHandle->ADCRegularLocked = false;
 8008716:	f880 3094 	strb.w	r3, [r0, #148]	; 0x94
}
 800871a:	4770      	bx	lr
      LL_GPIO_ResetOutputPin(pHandle->pParams_str->pwm_en_v_port, pHandle->pParams_str->pwm_en_v_pin);
 800871c:	e9d1 3408 	ldrd	r3, r4, [r1, #32]
      LL_GPIO_ResetOutputPin(pHandle->pParams_str->pwm_en_u_port, pHandle->pParams_str->pwm_en_u_pin);
 8008720:	f8b1 50ac 	ldrh.w	r5, [r1, #172]	; 0xac
  WRITE_REG(GPIOx->BRR, PinMask);
 8008724:	629d      	str	r5, [r3, #40]	; 0x28
      LL_GPIO_ResetOutputPin(pHandle->pParams_str->pwm_en_w_port, pHandle->pParams_str->pwm_en_w_pin);
 8008726:	6a8b      	ldr	r3, [r1, #40]	; 0x28
      LL_GPIO_ResetOutputPin(pHandle->pParams_str->pwm_en_v_port, pHandle->pParams_str->pwm_en_v_pin);
 8008728:	f8b1 50ae 	ldrh.w	r5, [r1, #174]	; 0xae
      LL_GPIO_ResetOutputPin(pHandle->pParams_str->pwm_en_w_port, pHandle->pParams_str->pwm_en_w_pin);
 800872c:	f8b1 10b0 	ldrh.w	r1, [r1, #176]	; 0xb0
 8008730:	62a5      	str	r5, [r4, #40]	; 0x28
 8008732:	6299      	str	r1, [r3, #40]	; 0x28
}
 8008734:	e7e4      	b.n	8008700 <R3_2_SwitchOffPWM+0x2c>
 8008736:	bf00      	nop

08008738 <R3_2_RLGetPhaseCurrents>:
  * @retval Ia and Ib current in ab_t format
  */
static void R3_2_RLGetPhaseCurrents(PWMC_Handle_t *pHdl, ab_t *pStator_Currents)
{

  if (MC_NULL == pStator_Currents)
 8008738:	b319      	cbz	r1, 8008782 <R3_2_RLGetPhaseCurrents+0x4a>
{
 800873a:	b430      	push	{r4, r5}
    /* Nothing to do */
  }
  else
  {
    PWMC_R3_2_Handle_t *pHandle = (PWMC_R3_2_Handle_t *)pHdl; //cstat !MISRAC2012-Rule-11.3
    TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 800873c:	f8d0 4090 	ldr.w	r4, [r0, #144]	; 0x90
    int32_t wAux;

    /* disable ADC trigger source */
    LL_TIM_SetTriggerOutput(TIMx, LL_TIM_TRGO_RESET);

    wAux = ((int32_t)pHandle->PhaseBOffset) - ((int32_t)*pHandle->pParams_str->ADCDataReg2[pHandle->_Super.Sector]);
 8008740:	6fc3      	ldr	r3, [r0, #124]	; 0x7c
    TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 8008742:	68a5      	ldr	r5, [r4, #8]
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 8008744:	686a      	ldr	r2, [r5, #4]
 8008746:	f022 7200 	bic.w	r2, r2, #33554432	; 0x2000000
 800874a:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 800874e:	606a      	str	r2, [r5, #4]
    wAux = ((int32_t)pHandle->PhaseBOffset) - ((int32_t)*pHandle->pParams_str->ADCDataReg2[pHandle->_Super.Sector]);
 8008750:	f890 0070 	ldrb.w	r0, [r0, #112]	; 0x70

    /* Check saturation */
    if (wAux > -INT16_MAX)
 8008754:	4a0d      	ldr	r2, [pc, #52]	; (800878c <R3_2_RLGetPhaseCurrents+0x54>)
    wAux = ((int32_t)pHandle->PhaseBOffset) - ((int32_t)*pHandle->pParams_str->ADCDataReg2[pHandle->_Super.Sector]);
 8008756:	eb04 0480 	add.w	r4, r4, r0, lsl #2
 800875a:	6e60      	ldr	r0, [r4, #100]	; 0x64
 800875c:	6800      	ldr	r0, [r0, #0]
 800875e:	1a1b      	subs	r3, r3, r0
    if (wAux > -INT16_MAX)
 8008760:	4293      	cmp	r3, r2
 8008762:	da08      	bge.n	8008776 <R3_2_RLGetPhaseCurrents+0x3e>
 8008764:	4b0a      	ldr	r3, [pc, #40]	; (8008790 <R3_2_RLGetPhaseCurrents+0x58>)
    else
    {
      wAux = -INT16_MAX;
    }

    pStator_Currents->a = (int16_t)wAux;
 8008766:	2200      	movs	r2, #0
 8008768:	f363 020f 	bfi	r2, r3, #0, #16
 800876c:	f363 421f 	bfi	r2, r3, #16, #16
    pStator_Currents->b = (int16_t)wAux;
  }
}
 8008770:	bc30      	pop	{r4, r5}
    pStator_Currents->a = (int16_t)wAux;
 8008772:	600a      	str	r2, [r1, #0]
}
 8008774:	4770      	bx	lr
      if (wAux < INT16_MAX)
 8008776:	f647 72fe 	movw	r2, #32766	; 0x7ffe
 800877a:	4293      	cmp	r3, r2
 800877c:	dc02      	bgt.n	8008784 <R3_2_RLGetPhaseCurrents+0x4c>
 800877e:	b21b      	sxth	r3, r3
 8008780:	e7f1      	b.n	8008766 <R3_2_RLGetPhaseCurrents+0x2e>
 8008782:	4770      	bx	lr
 8008784:	f647 73ff 	movw	r3, #32767	; 0x7fff
 8008788:	e7ed      	b.n	8008766 <R3_2_RLGetPhaseCurrents+0x2e>
 800878a:	bf00      	nop
 800878c:	ffff8002 	.word	0xffff8002
 8008790:	ffff8001 	.word	0xffff8001

08008794 <R3_2_RLTurnOnLowSides>:
  * @retval none
  */
static void R3_2_RLTurnOnLowSides(PWMC_Handle_t *pHdl)
{
  PWMC_R3_2_Handle_t *pHandle = (PWMC_R3_2_Handle_t *)pHdl; //cstat !MISRAC2012-Rule-11.3
  TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 8008794:	f8d0 1090 	ldr.w	r1, [r0, #144]	; 0x90

  pHandle->ADCRegularLocked = true;
 8008798:	2301      	movs	r3, #1
  TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 800879a:	688a      	ldr	r2, [r1, #8]
  pHandle->ADCRegularLocked = true;
 800879c:	f880 3094 	strb.w	r3, [r0, #148]	; 0x94
  WRITE_REG(TIMx->CCR1, CompareValue);
 80087a0:	2000      	movs	r0, #0
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 80087a2:	f06f 0301 	mvn.w	r3, #1
  WRITE_REG(TIMx->CCR1, CompareValue);
 80087a6:	6350      	str	r0, [r2, #52]	; 0x34
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 80087a8:	6113      	str	r3, [r2, #16]
  return ((READ_BIT(TIMx->SR, TIM_SR_UIF) == (TIM_SR_UIF)) ? 1UL : 0UL);
 80087aa:	6913      	ldr	r3, [r2, #16]

  /* Clear Update Flag */
  LL_TIM_ClearFlag_UPDATE(TIMx);

  /* Wait until next update */
  while (0U == LL_TIM_IsActiveFlag_UPDATE(TIMx))
 80087ac:	07db      	lsls	r3, r3, #31
 80087ae:	d5fc      	bpl.n	80087aa <R3_2_RLTurnOnLowSides+0x16>
  SET_BIT(TIMx->BDTR, TIM_BDTR_MOE);
 80087b0:	6c53      	ldr	r3, [r2, #68]	; 0x44
 80087b2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80087b6:	6453      	str	r3, [r2, #68]	; 0x44
  }

  /* Main PWM Output Enable */
  LL_TIM_EnableAllOutputs(TIMx);

  if (ES_GPIO == pHandle->pParams_str->LowSideOutputs)
 80087b8:	f891 30c0 	ldrb.w	r3, [r1, #192]	; 0xc0
 80087bc:	2b02      	cmp	r3, #2
 80087be:	d000      	beq.n	80087c2 <R3_2_RLTurnOnLowSides+0x2e>
 80087c0:	4770      	bx	lr
{
 80087c2:	b470      	push	{r4, r5, r6}
  {
    LL_GPIO_SetOutputPin(pHandle->pParams_str->pwm_en_u_port, pHandle->pParams_str->pwm_en_u_pin);
    LL_GPIO_ResetOutputPin(pHandle->pParams_str->pwm_en_v_port, pHandle->pParams_str->pwm_en_v_pin);
 80087c4:	e9d1 5008 	ldrd	r5, r0, [r1, #32]
    LL_GPIO_ResetOutputPin(pHandle->pParams_str->pwm_en_w_port, pHandle->pParams_str->pwm_en_w_pin);
 80087c8:	6a8b      	ldr	r3, [r1, #40]	; 0x28
    LL_GPIO_SetOutputPin(pHandle->pParams_str->pwm_en_u_port, pHandle->pParams_str->pwm_en_u_pin);
 80087ca:	f8b1 60ac 	ldrh.w	r6, [r1, #172]	; 0xac
    LL_GPIO_ResetOutputPin(pHandle->pParams_str->pwm_en_v_port, pHandle->pParams_str->pwm_en_v_pin);
 80087ce:	f8b1 40ae 	ldrh.w	r4, [r1, #174]	; 0xae
    LL_GPIO_ResetOutputPin(pHandle->pParams_str->pwm_en_w_port, pHandle->pParams_str->pwm_en_w_pin);
 80087d2:	f8b1 20b0 	ldrh.w	r2, [r1, #176]	; 0xb0
  WRITE_REG(GPIOx->BSRR, PinMask);
 80087d6:	61ae      	str	r6, [r5, #24]
  WRITE_REG(GPIOx->BRR, PinMask);
 80087d8:	6284      	str	r4, [r0, #40]	; 0x28
  else
  {
    /* Nothing to do */
  }
  return;
}
 80087da:	bc70      	pop	{r4, r5, r6}
 80087dc:	629a      	str	r2, [r3, #40]	; 0x28
 80087de:	4770      	bx	lr

080087e0 <R3_2_RLSwitchOnPWM>:
  * @param  pHandle: handler of the current instance of the PWM component
  * @retval none
  */
static void R3_2_RLSwitchOnPWM( PWMC_Handle_t *pHdl)
{
  if (MC_NULL == pHdl)
 80087e0:	2800      	cmp	r0, #0
 80087e2:	d04c      	beq.n	800887e <R3_2_RLSwitchOnPWM+0x9e>
    /* Nothing to do */
  }
  else
  {
    PWMC_R3_2_Handle_t *pHandle = (PWMC_R3_2_Handle_t *)pHdl; //cstat !MISRAC2012-Rule-11.3
    TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 80087e4:	f8d0 1090 	ldr.w	r1, [r0, #144]	; 0x90
 80087e8:	688b      	ldr	r3, [r1, #8]
{
 80087ea:	b4f0      	push	{r4, r5, r6, r7}
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 80087ec:	f06f 0201 	mvn.w	r2, #1
    ADC_TypeDef *ADCx_1 = pHandle->pParams_str->ADCx_1;
    ADC_TypeDef *ADCx_2 = pHandle->pParams_str->ADCx_2;

    pHandle->ADCRegularLocked=true;
 80087f0:	2601      	movs	r6, #1
    ADC_TypeDef *ADCx_2 = pHandle->pParams_str->ADCx_2;
 80087f2:	e9d1 5400 	ldrd	r5, r4, [r1]
    pHandle->ADCRegularLocked=true;
 80087f6:	f880 6094 	strb.w	r6, [r0, #148]	; 0x94
 80087fa:	611a      	str	r2, [r3, #16]
  return ((READ_BIT(TIMx->SR, TIM_SR_UIF) == (TIM_SR_UIF)) ? 1UL : 0UL);
 80087fc:	691a      	ldr	r2, [r3, #16]
    /* wait for a new PWM period */
    LL_TIM_ClearFlag_UPDATE(TIMx);
    while (0U == LL_TIM_IsActiveFlag_UPDATE(TIMx))
 80087fe:	07d6      	lsls	r6, r2, #31
 8008800:	d5fc      	bpl.n	80087fc <R3_2_RLSwitchOnPWM+0x1c>
    }
    /* Clear Update Flag */
    LL_TIM_ClearFlag_UPDATE(TIMx);

    LL_TIM_OC_SetCompareCH1(TIMx, 1U);
    LL_TIM_OC_SetCompareCH4(TIMx, ((uint32_t )pHandle->Half_PWMPeriod) - 5U);
 8008802:	f8b0 2084 	ldrh.w	r2, [r0, #132]	; 0x84
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 8008806:	f06f 0701 	mvn.w	r7, #1
 800880a:	3a05      	subs	r2, #5
  WRITE_REG(TIMx->CCR1, CompareValue);
 800880c:	2601      	movs	r6, #1
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 800880e:	611f      	str	r7, [r3, #16]
  WRITE_REG(TIMx->CCR1, CompareValue);
 8008810:	635e      	str	r6, [r3, #52]	; 0x34
  WRITE_REG(TIMx->CCR4, CompareValue);
 8008812:	641a      	str	r2, [r3, #64]	; 0x40
  return ((READ_BIT(TIMx->SR, TIM_SR_UIF) == (TIM_SR_UIF)) ? 1UL : 0UL);
 8008814:	691a      	ldr	r2, [r3, #16]

    while (0U == LL_TIM_IsActiveFlag_UPDATE(TIMx))
 8008816:	07d2      	lsls	r2, r2, #31
 8008818:	d5fc      	bpl.n	8008814 <R3_2_RLSwitchOnPWM+0x34>
  SET_BIT(TIMx->DIER, TIM_DIER_UIE);
 800881a:	68da      	ldr	r2, [r3, #12]
 800881c:	f042 0201 	orr.w	r2, r2, #1
 8008820:	60da      	str	r2, [r3, #12]

    /* enable TIMx update interrupt*/
    LL_TIM_EnableIT_UPDATE(TIMx);

    /* Main PWM Output Enable */
    TIMx->BDTR |= LL_TIM_OSSI_ENABLE ;
 8008822:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8008824:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8008828:	645a      	str	r2, [r3, #68]	; 0x44
  SET_BIT(TIMx->BDTR, TIM_BDTR_MOE);
 800882a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800882c:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8008830:	645a      	str	r2, [r3, #68]	; 0x44
    LL_TIM_EnableAllOutputs(TIMx);

    if (ES_GPIO ==  pHandle->pParams_str->LowSideOutputs)
 8008832:	f891 20c0 	ldrb.w	r2, [r1, #192]	; 0xc0
 8008836:	2a02      	cmp	r2, #2
 8008838:	d00f      	beq.n	800885a <R3_2_RLSwitchOnPWM+0x7a>
      /* Nothing to do */
    }

    /* set the sector that correspond to Phase B and C sampling
     * B will be sampled by ADCx_1 */
    pHdl->Sector = SECTOR_4;
 800883a:	2303      	movs	r3, #3
 800883c:	f880 3070 	strb.w	r3, [r0, #112]	; 0x70
  MODIFY_REG(ADCx->CR,
 8008840:	68aa      	ldr	r2, [r5, #8]
 8008842:	4914      	ldr	r1, [pc, #80]	; (8008894 <R3_2_RLSwitchOnPWM+0xb4>)
 8008844:	400a      	ands	r2, r1
 8008846:	f042 0208 	orr.w	r2, r2, #8
 800884a:	60aa      	str	r2, [r5, #8]
 800884c:	68a3      	ldr	r3, [r4, #8]
 800884e:	400b      	ands	r3, r1
 8008850:	f043 0308 	orr.w	r3, r3, #8
 8008854:	60a3      	str	r3, [r4, #8]

    LL_ADC_INJ_StartConversion(ADCx_1);
    LL_ADC_INJ_StartConversion(ADCx_2);
  }
  return;
}
 8008856:	bcf0      	pop	{r4, r5, r6, r7}
 8008858:	4770      	bx	lr
      if ((TIMx->CCER & TIMxCCER_MASK_CH123 ) != 0U)
 800885a:	6a1a      	ldr	r2, [r3, #32]
 800885c:	f240 5355 	movw	r3, #1365	; 0x555
 8008860:	421a      	tst	r2, r3
        LL_GPIO_SetOutputPin(pHandle->pParams_str->pwm_en_v_port, pHandle->pParams_str->pwm_en_v_pin);
 8008862:	e9d1 3608 	ldrd	r3, r6, [r1, #32]
        LL_GPIO_SetOutputPin(pHandle->pParams_str->pwm_en_u_port, pHandle->pParams_str->pwm_en_u_pin);
 8008866:	f8b1 20ac 	ldrh.w	r2, [r1, #172]	; 0xac
      if ((TIMx->CCER & TIMxCCER_MASK_CH123 ) != 0U)
 800886a:	d009      	beq.n	8008880 <R3_2_RLSwitchOnPWM+0xa0>
  WRITE_REG(GPIOx->BSRR, PinMask);
 800886c:	619a      	str	r2, [r3, #24]
        LL_GPIO_ResetOutputPin(pHandle->pParams_str->pwm_en_w_port, pHandle->pParams_str->pwm_en_w_pin);
 800886e:	6a8b      	ldr	r3, [r1, #40]	; 0x28
        LL_GPIO_SetOutputPin(pHandle->pParams_str->pwm_en_v_port, pHandle->pParams_str->pwm_en_v_pin);
 8008870:	f8b1 70ae 	ldrh.w	r7, [r1, #174]	; 0xae
        LL_GPIO_ResetOutputPin(pHandle->pParams_str->pwm_en_w_port, pHandle->pParams_str->pwm_en_w_pin);
 8008874:	f8b1 20b0 	ldrh.w	r2, [r1, #176]	; 0xb0
 8008878:	61b7      	str	r7, [r6, #24]
  WRITE_REG(GPIOx->BRR, PinMask);
 800887a:	629a      	str	r2, [r3, #40]	; 0x28
}
 800887c:	e7dd      	b.n	800883a <R3_2_RLSwitchOnPWM+0x5a>
 800887e:	4770      	bx	lr
  WRITE_REG(GPIOx->BRR, PinMask);
 8008880:	629a      	str	r2, [r3, #40]	; 0x28
        LL_GPIO_ResetOutputPin(pHandle->pParams_str->pwm_en_w_port, pHandle->pParams_str->pwm_en_w_pin);
 8008882:	6a8b      	ldr	r3, [r1, #40]	; 0x28
        LL_GPIO_ResetOutputPin(pHandle->pParams_str->pwm_en_v_port, pHandle->pParams_str->pwm_en_v_pin);
 8008884:	f8b1 70ae 	ldrh.w	r7, [r1, #174]	; 0xae
        LL_GPIO_ResetOutputPin(pHandle->pParams_str->pwm_en_w_port, pHandle->pParams_str->pwm_en_w_pin);
 8008888:	f8b1 20b0 	ldrh.w	r2, [r1, #176]	; 0xb0
 800888c:	62b7      	str	r7, [r6, #40]	; 0x28
 800888e:	629a      	str	r2, [r3, #40]	; 0x28
}
 8008890:	e7d3      	b.n	800883a <R3_2_RLSwitchOnPWM+0x5a>
 8008892:	bf00      	nop
 8008894:	7fffffc0 	.word	0x7fffffc0

08008898 <R3_2_SetAOReferenceVoltage>:
{
 8008898:	b430      	push	{r4, r5}
  * @param  Data Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_DAC_ConvertData12LeftAligned(DAC_TypeDef *DACx, uint32_t DAC_Channel, uint32_t Data)
{
  __IO uint32_t *preg = __DAC_PTR_REG_OFFSET(DACx->DHR12R1, (DAC_Channel >> DAC_REG_DHR12LX_REGOFFSET_BITOFFSET_POS)
 800889a:	0c84      	lsrs	r4, r0, #18
 800889c:	f004 043c 	and.w	r4, r4, #60	; 0x3c
 80088a0:	f101 0508 	add.w	r5, r1, #8
 80088a4:	b082      	sub	sp, #8
                                             & DAC_REG_DHR_REGOFFSET_MASK_POSBIT0);

  MODIFY_REG(*preg, DAC_DHR12L1_DACC1DHR, Data);
 80088a6:	5963      	ldr	r3, [r4, r5]
 80088a8:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80088ac:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80088b0:	431a      	orrs	r2, r3
 80088b2:	5162      	str	r2, [r4, r5]
  SET_BIT(DACx->SWTRIGR,
 80088b4:	684a      	ldr	r2, [r1, #4]
 80088b6:	f000 0303 	and.w	r3, r0, #3
 80088ba:	4313      	orrs	r3, r2
 80088bc:	604b      	str	r3, [r1, #4]
  return ((READ_BIT(DACx->CR,
 80088be:	680a      	ldr	r2, [r1, #0]
 80088c0:	2301      	movs	r3, #1
 80088c2:	f000 0010 	and.w	r0, r0, #16
 80088c6:	fa03 f000 	lsl.w	r0, r3, r0
           == (DAC_CR_EN1 << (DAC_Channel & DAC_CR_CHX_BITOFFSET_MASK))) ? 1UL : 0UL);
 80088ca:	ea30 0302 	bics.w	r3, r0, r2
    volatile uint32_t wait_loop_index = ((LL_DAC_DELAY_VOLTAGE_SETTLING_US) * (SystemCoreClock / (1000000UL * 2UL)));
 80088ce:	4b15      	ldr	r3, [pc, #84]	; (8008924 <R3_2_SetAOReferenceVoltage+0x8c>)
 80088d0:	d014      	beq.n	80088fc <R3_2_SetAOReferenceVoltage+0x64>
                                         * (SystemCoreClock / (1000000UL * 2UL)));
 80088d2:	681b      	ldr	r3, [r3, #0]
 80088d4:	4c14      	ldr	r4, [pc, #80]	; (8008928 <R3_2_SetAOReferenceVoltage+0x90>)
  SET_BIT(DACx->CR,
 80088d6:	680a      	ldr	r2, [r1, #0]
 80088d8:	fba4 4303 	umull	r4, r3, r4, r3
 80088dc:	0cdb      	lsrs	r3, r3, #19
 80088de:	00db      	lsls	r3, r3, #3
 80088e0:	4310      	orrs	r0, r2
 80088e2:	6008      	str	r0, [r1, #0]
    volatile uint32_t wait_loop_index = ((LL_DAC_DELAY_STARTUP_VOLTAGE_SETTLING_US)
 80088e4:	9300      	str	r3, [sp, #0]
    while (wait_loop_index != 0UL)
 80088e6:	9b00      	ldr	r3, [sp, #0]
 80088e8:	b12b      	cbz	r3, 80088f6 <R3_2_SetAOReferenceVoltage+0x5e>
      wait_loop_index--;
 80088ea:	9b00      	ldr	r3, [sp, #0]
 80088ec:	3b01      	subs	r3, #1
 80088ee:	9300      	str	r3, [sp, #0]
    while (wait_loop_index != 0UL)
 80088f0:	9b00      	ldr	r3, [sp, #0]
 80088f2:	2b00      	cmp	r3, #0
 80088f4:	d1f9      	bne.n	80088ea <R3_2_SetAOReferenceVoltage+0x52>
}
 80088f6:	b002      	add	sp, #8
 80088f8:	bc30      	pop	{r4, r5}
 80088fa:	4770      	bx	lr
    volatile uint32_t wait_loop_index = ((LL_DAC_DELAY_VOLTAGE_SETTLING_US) * (SystemCoreClock / (1000000UL * 2UL)));
 80088fc:	4a0a      	ldr	r2, [pc, #40]	; (8008928 <R3_2_SetAOReferenceVoltage+0x90>)
 80088fe:	681b      	ldr	r3, [r3, #0]
 8008900:	fba2 2303 	umull	r2, r3, r2, r3
 8008904:	0cdb      	lsrs	r3, r3, #19
 8008906:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 800890a:	9301      	str	r3, [sp, #4]
    while (wait_loop_index != 0UL)
 800890c:	9b01      	ldr	r3, [sp, #4]
 800890e:	2b00      	cmp	r3, #0
 8008910:	d0f1      	beq.n	80088f6 <R3_2_SetAOReferenceVoltage+0x5e>
      wait_loop_index--;
 8008912:	9b01      	ldr	r3, [sp, #4]
 8008914:	3b01      	subs	r3, #1
 8008916:	9301      	str	r3, [sp, #4]
    while (wait_loop_index != 0UL)
 8008918:	9b01      	ldr	r3, [sp, #4]
 800891a:	2b00      	cmp	r3, #0
 800891c:	d1f9      	bne.n	8008912 <R3_2_SetAOReferenceVoltage+0x7a>
}
 800891e:	b002      	add	sp, #8
 8008920:	bc30      	pop	{r4, r5}
 8008922:	4770      	bx	lr
 8008924:	20000534 	.word	0x20000534
 8008928:	431bde83 	.word	0x431bde83

0800892c <R3_2_Init>:
  if (MC_NULL == pHandle)
 800892c:	2800      	cmp	r0, #0
 800892e:	f000 8100 	beq.w	8008b32 <R3_2_Init+0x206>
{
 8008932:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    R3_3_OPAMPParams_t *OPAMPParams = pHandle->pParams_str->OPAMPParams;
 8008936:	f8d0 3090 	ldr.w	r3, [r0, #144]	; 0x90
      if (TIM1 ==  TIMx)
 800893a:	f8df e290 	ldr.w	lr, [pc, #656]	; 8008bcc <R3_2_Init+0x2a0>
    ADC_TypeDef *ADCx_1 = pHandle->pParams_str->ADCx_1;
 800893e:	681e      	ldr	r6, [r3, #0]
    DAC_TypeDef *DAC_OCPAx = pHandle->pParams_str->DAC_OCP_ASelection;
 8008940:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
  CLEAR_BIT(ADCx->IER, LL_ADC_IT_EOC);
 8008942:	6872      	ldr	r2, [r6, #4]
    R3_3_OPAMPParams_t *OPAMPParams = pHandle->pParams_str->OPAMPParams;
 8008944:	f8d3 c00c 	ldr.w	ip, [r3, #12]
{
 8008948:	b087      	sub	sp, #28
 800894a:	f022 0204 	bic.w	r2, r2, #4
    DAC_TypeDef *DAC_OCPAx = pHandle->pParams_str->DAC_OCP_ASelection;
 800894e:	9100      	str	r1, [sp, #0]
    DAC_TypeDef *DAC_OCPBx = pHandle->pParams_str->DAC_OCP_BSelection;
 8008950:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8008952:	9101      	str	r1, [sp, #4]
 8008954:	4605      	mov	r5, r0
    DAC_TypeDef *DAC_OCPCx = pHandle->pParams_str->DAC_OCP_CSelection;
 8008956:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8008958:	9102      	str	r1, [sp, #8]
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_EOC);
 800895a:	2004      	movs	r0, #4
    ADC_TypeDef *ADCx_2 = pHandle->pParams_str->ADCx_2;
 800895c:	e9d3 7401 	ldrd	r7, r4, [r3, #4]
    DAC_TypeDef *DAC_OVPx = pHandle->pParams_str->DAC_OVP_Selection;
 8008960:	6b99      	ldr	r1, [r3, #56]	; 0x38
 8008962:	9103      	str	r1, [sp, #12]
    COMP_TypeDef *COMP_OCPBx = pHandle->pParams_str->CompOCPBSelection;
 8008964:	e9d3 ba04 	ldrd	fp, sl, [r3, #16]
    COMP_TypeDef *COMP_OVPx = pHandle->pParams_str->CompOVPSelection;
 8008968:	e9d3 9806 	ldrd	r9, r8, [r3, #24]
  CLEAR_BIT(ADCx->IER, LL_ADC_IT_EOC);
 800896c:	6072      	str	r2, [r6, #4]
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_EOC);
 800896e:	6030      	str	r0, [r6, #0]
  CLEAR_BIT(ADCx->IER, LL_ADC_IT_JEOC);
 8008970:	6872      	ldr	r2, [r6, #4]
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_JEOC);
 8008972:	2120      	movs	r1, #32
  CLEAR_BIT(ADCx->IER, LL_ADC_IT_JEOC);
 8008974:	f022 0220 	bic.w	r2, r2, #32
 8008978:	6072      	str	r2, [r6, #4]
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_JEOC);
 800897a:	6031      	str	r1, [r6, #0]
  CLEAR_BIT(ADCx->IER, LL_ADC_IT_EOC);
 800897c:	687a      	ldr	r2, [r7, #4]
 800897e:	f022 0204 	bic.w	r2, r2, #4
 8008982:	607a      	str	r2, [r7, #4]
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_EOC);
 8008984:	6038      	str	r0, [r7, #0]
  CLEAR_BIT(ADCx->IER, LL_ADC_IT_JEOC);
 8008986:	687a      	ldr	r2, [r7, #4]
 8008988:	f022 0220 	bic.w	r2, r2, #32
 800898c:	607a      	str	r2, [r7, #4]
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_JEOC);
 800898e:	6039      	str	r1, [r7, #0]
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_DBGMCU_APB2_GRP1_FreezePeriph(uint32_t Periphs)
{
  SET_BIT(DBGMCU->APB2FZ, Periphs);
 8008990:	498d      	ldr	r1, [pc, #564]	; (8008bc8 <R3_2_Init+0x29c>)
 8008992:	690a      	ldr	r2, [r1, #16]
      if (TIM1 ==  TIMx)
 8008994:	4574      	cmp	r4, lr
 8008996:	bf0c      	ite	eq
 8008998:	f442 6200 	orreq.w	r2, r2, #2048	; 0x800
 800899c:	f442 5200 	orrne.w	r2, r2, #8192	; 0x2000
 80089a0:	610a      	str	r2, [r1, #16]
      if (OPAMPParams != NULL)
 80089a2:	f1bc 0f00 	cmp.w	ip, #0
 80089a6:	d014      	beq.n	80089d2 <R3_2_Init+0xa6>
        if (OPAMPParams->OPAMPx_1 != NULL)
 80089a8:	f8dc 2000 	ldr.w	r2, [ip]
 80089ac:	b11a      	cbz	r2, 80089b6 <R3_2_Init+0x8a>
  * @param  OPAMPx OPAMP instance
  * @retval None
  */
__STATIC_INLINE void LL_OPAMP_Enable(OPAMP_TypeDef *OPAMPx)
{
  SET_BIT(OPAMPx->CSR, OPAMP_CSR_OPAMPxEN);
 80089ae:	6811      	ldr	r1, [r2, #0]
 80089b0:	f041 0101 	orr.w	r1, r1, #1
 80089b4:	6011      	str	r1, [r2, #0]
        if (OPAMPParams->OPAMPx_2 != NULL)
 80089b6:	f8dc 2004 	ldr.w	r2, [ip, #4]
 80089ba:	b11a      	cbz	r2, 80089c4 <R3_2_Init+0x98>
 80089bc:	6811      	ldr	r1, [r2, #0]
 80089be:	f041 0101 	orr.w	r1, r1, #1
 80089c2:	6011      	str	r1, [r2, #0]
        if (OPAMPParams->OPAMPx_3 != NULL)
 80089c4:	f8dc 2008 	ldr.w	r2, [ip, #8]
 80089c8:	b11a      	cbz	r2, 80089d2 <R3_2_Init+0xa6>
 80089ca:	6811      	ldr	r1, [r2, #0]
 80089cc:	f041 0101 	orr.w	r1, r1, #1
 80089d0:	6011      	str	r1, [r2, #0]
      if (COMP_OCPAx != NULL)
 80089d2:	f1bb 0f00 	cmp.w	fp, #0
 80089d6:	d017      	beq.n	8008a08 <R3_2_Init+0xdc>
        if ((pHandle->pParams_str->CompOCPAInvInput_MODE != EXT_MODE) && (DAC_OCPAx != MC_NULL))
 80089d8:	f893 20c3 	ldrb.w	r2, [r3, #195]	; 0xc3
 80089dc:	2a01      	cmp	r2, #1
 80089de:	d007      	beq.n	80089f0 <R3_2_Init+0xc4>
 80089e0:	9a00      	ldr	r2, [sp, #0]
 80089e2:	b12a      	cbz	r2, 80089f0 <R3_2_Init+0xc4>
          R3_2_SetAOReferenceVoltage(pHandle->pParams_str->DAC_Channel_OCPA, DAC_OCPAx,
 80089e4:	4611      	mov	r1, r2
 80089e6:	6bd8      	ldr	r0, [r3, #60]	; 0x3c
 80089e8:	f8b3 20bc 	ldrh.w	r2, [r3, #188]	; 0xbc
 80089ec:	f7ff ff54 	bl	8008898 <R3_2_SetAOReferenceVoltage>
  * @param  COMPx Comparator instance
  * @retval None
  */
__STATIC_INLINE void LL_COMP_Enable(COMP_TypeDef *COMPx)
{
  SET_BIT(COMPx->CSR, COMP_CSR_EN);
 80089f0:	f8db 3000 	ldr.w	r3, [fp]
 80089f4:	f043 0301 	orr.w	r3, r3, #1
 80089f8:	f8cb 3000 	str.w	r3, [fp]
  * @param  COMPx Comparator instance
  * @retval None
  */
__STATIC_INLINE void LL_COMP_Lock(COMP_TypeDef *COMPx)
{
  SET_BIT(COMPx->CSR, COMP_CSR_LOCK);
 80089fc:	f8db 3000 	ldr.w	r3, [fp]
 8008a00:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8008a04:	f8cb 3000 	str.w	r3, [fp]
      if (COMP_OCPBx != NULL)
 8008a08:	f1ba 0f00 	cmp.w	sl, #0
 8008a0c:	d019      	beq.n	8008a42 <R3_2_Init+0x116>
        if ((pHandle->pParams_str->CompOCPBInvInput_MODE != EXT_MODE) && (DAC_OCPBx != MC_NULL))
 8008a0e:	f8d5 3090 	ldr.w	r3, [r5, #144]	; 0x90
 8008a12:	f893 20c4 	ldrb.w	r2, [r3, #196]	; 0xc4
 8008a16:	2a01      	cmp	r2, #1
 8008a18:	d007      	beq.n	8008a2a <R3_2_Init+0xfe>
 8008a1a:	9a01      	ldr	r2, [sp, #4]
 8008a1c:	b12a      	cbz	r2, 8008a2a <R3_2_Init+0xfe>
          R3_2_SetAOReferenceVoltage(pHandle->pParams_str->DAC_Channel_OCPB, DAC_OCPBx,
 8008a1e:	4611      	mov	r1, r2
 8008a20:	6c18      	ldr	r0, [r3, #64]	; 0x40
 8008a22:	f8b3 20bc 	ldrh.w	r2, [r3, #188]	; 0xbc
 8008a26:	f7ff ff37 	bl	8008898 <R3_2_SetAOReferenceVoltage>
  SET_BIT(COMPx->CSR, COMP_CSR_EN);
 8008a2a:	f8da 3000 	ldr.w	r3, [sl]
 8008a2e:	f043 0301 	orr.w	r3, r3, #1
 8008a32:	f8ca 3000 	str.w	r3, [sl]
  SET_BIT(COMPx->CSR, COMP_CSR_LOCK);
 8008a36:	f8da 3000 	ldr.w	r3, [sl]
 8008a3a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8008a3e:	f8ca 3000 	str.w	r3, [sl]
      if (COMP_OCPCx != NULL)
 8008a42:	f1b9 0f00 	cmp.w	r9, #0
 8008a46:	d019      	beq.n	8008a7c <R3_2_Init+0x150>
        if ((pHandle->pParams_str->CompOCPCInvInput_MODE != EXT_MODE)  && (DAC_OCPCx != MC_NULL))
 8008a48:	f8d5 3090 	ldr.w	r3, [r5, #144]	; 0x90
 8008a4c:	f893 20c5 	ldrb.w	r2, [r3, #197]	; 0xc5
 8008a50:	2a01      	cmp	r2, #1
 8008a52:	d007      	beq.n	8008a64 <R3_2_Init+0x138>
 8008a54:	9a02      	ldr	r2, [sp, #8]
 8008a56:	b12a      	cbz	r2, 8008a64 <R3_2_Init+0x138>
          R3_2_SetAOReferenceVoltage(pHandle->pParams_str->DAC_Channel_OCPC, DAC_OCPCx,
 8008a58:	4611      	mov	r1, r2
 8008a5a:	6c58      	ldr	r0, [r3, #68]	; 0x44
 8008a5c:	f8b3 20bc 	ldrh.w	r2, [r3, #188]	; 0xbc
 8008a60:	f7ff ff1a 	bl	8008898 <R3_2_SetAOReferenceVoltage>
  SET_BIT(COMPx->CSR, COMP_CSR_EN);
 8008a64:	f8d9 3000 	ldr.w	r3, [r9]
 8008a68:	f043 0301 	orr.w	r3, r3, #1
 8008a6c:	f8c9 3000 	str.w	r3, [r9]
  SET_BIT(COMPx->CSR, COMP_CSR_LOCK);
 8008a70:	f8d9 3000 	ldr.w	r3, [r9]
 8008a74:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8008a78:	f8c9 3000 	str.w	r3, [r9]
      if (COMP_OVPx != NULL)
 8008a7c:	f1b8 0f00 	cmp.w	r8, #0
 8008a80:	d019      	beq.n	8008ab6 <R3_2_Init+0x18a>
        if ((pHandle->pParams_str->CompOVPInvInput_MODE != EXT_MODE) && (DAC_OVPx != MC_NULL))
 8008a82:	f8d5 3090 	ldr.w	r3, [r5, #144]	; 0x90
 8008a86:	f893 20c6 	ldrb.w	r2, [r3, #198]	; 0xc6
 8008a8a:	2a01      	cmp	r2, #1
 8008a8c:	d007      	beq.n	8008a9e <R3_2_Init+0x172>
 8008a8e:	9a03      	ldr	r2, [sp, #12]
 8008a90:	b12a      	cbz	r2, 8008a9e <R3_2_Init+0x172>
          R3_2_SetAOReferenceVoltage(pHandle->pParams_str->DAC_Channel_OVP, DAC_OVPx,
 8008a92:	4611      	mov	r1, r2
 8008a94:	6c98      	ldr	r0, [r3, #72]	; 0x48
 8008a96:	f8b3 20be 	ldrh.w	r2, [r3, #190]	; 0xbe
 8008a9a:	f7ff fefd 	bl	8008898 <R3_2_SetAOReferenceVoltage>
  SET_BIT(COMPx->CSR, COMP_CSR_EN);
 8008a9e:	f8d8 3000 	ldr.w	r3, [r8]
 8008aa2:	f043 0301 	orr.w	r3, r3, #1
 8008aa6:	f8c8 3000 	str.w	r3, [r8]
  SET_BIT(COMPx->CSR, COMP_CSR_LOCK);
 8008aaa:	f8d8 3000 	ldr.w	r3, [r8]
 8008aae:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8008ab2:	f8c8 3000 	str.w	r3, [r8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8008ab6:	68b3      	ldr	r3, [r6, #8]
      if (0U == LL_ADC_IsEnabled(ADCx_1))
 8008ab8:	07d9      	lsls	r1, r3, #31
 8008aba:	d56a      	bpl.n	8008b92 <R3_2_Init+0x266>
 8008abc:	68bb      	ldr	r3, [r7, #8]
      if (0U == LL_ADC_IsEnabled(ADCx_2))
 8008abe:	07da      	lsls	r2, r3, #31
 8008ac0:	d563      	bpl.n	8008b8a <R3_2_Init+0x25e>
  volatile uint32_t Brk2Timeout = 1000;
 8008ac2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8008ac6:	9305      	str	r3, [sp, #20]
  CLEAR_BIT(TIMx->CR1, TIM_CR1_CEN);
 8008ac8:	6823      	ldr	r3, [r4, #0]
  if (2U == pHandle->pParams_str->FreqRatio)
 8008aca:	f8d5 2090 	ldr.w	r2, [r5, #144]	; 0x90
 8008ace:	f023 0301 	bic.w	r3, r3, #1
 8008ad2:	6023      	str	r3, [r4, #0]
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 8008ad4:	6863      	ldr	r3, [r4, #4]
 8008ad6:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 8008ada:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008ade:	6063      	str	r3, [r4, #4]
  SET_BIT(*pReg, (TIM_CCMR1_OC1PE << SHIFT_TAB_OCxx[iChannel]));
 8008ae0:	69a3      	ldr	r3, [r4, #24]
 8008ae2:	f043 0308 	orr.w	r3, r3, #8
 8008ae6:	61a3      	str	r3, [r4, #24]
 8008ae8:	69a3      	ldr	r3, [r4, #24]
 8008aea:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8008aee:	61a3      	str	r3, [r4, #24]
 8008af0:	69e3      	ldr	r3, [r4, #28]
 8008af2:	f043 0308 	orr.w	r3, r3, #8
 8008af6:	61e3      	str	r3, [r4, #28]
 8008af8:	69e3      	ldr	r3, [r4, #28]
 8008afa:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8008afe:	61e3      	str	r3, [r4, #28]
  SET_BIT(TIMx->EGR, TIM_EGR_UG);
 8008b00:	6963      	ldr	r3, [r4, #20]
 8008b02:	f043 0301 	orr.w	r3, r3, #1
 8008b06:	6163      	str	r3, [r4, #20]
 8008b08:	f892 30c7 	ldrb.w	r3, [r2, #199]	; 0xc7
 8008b0c:	2b02      	cmp	r3, #2
 8008b0e:	d011      	beq.n	8008b34 <R3_2_Init+0x208>
    if (M1 == pHandle->_Super.Motor)
 8008b10:	f895 306e 	ldrb.w	r3, [r5, #110]	; 0x6e
 8008b14:	b9b3      	cbnz	r3, 8008b44 <R3_2_Init+0x218>
      if (1U == pHandle->pParams_str->RepetitionCounter)
 8008b16:	f892 30c1 	ldrb.w	r3, [r2, #193]	; 0xc1
 8008b1a:	2b01      	cmp	r3, #1
 8008b1c:	d00e      	beq.n	8008b3c <R3_2_Init+0x210>
      else if (3U == pHandle->pParams_str->RepetitionCounter)
 8008b1e:	2b03      	cmp	r3, #3
 8008b20:	d110      	bne.n	8008b44 <R3_2_Init+0x218>
  WRITE_REG(TIMx->RCR, RepetitionCounter);
 8008b22:	2101      	movs	r1, #1
 8008b24:	6321      	str	r1, [r4, #48]	; 0x30
  SET_BIT(TIMx->EGR, TIM_EGR_UG);
 8008b26:	6961      	ldr	r1, [r4, #20]
 8008b28:	f041 0101 	orr.w	r1, r1, #1
 8008b2c:	6161      	str	r1, [r4, #20]
  WRITE_REG(TIMx->RCR, RepetitionCounter);
 8008b2e:	6323      	str	r3, [r4, #48]	; 0x30
}
 8008b30:	e008      	b.n	8008b44 <R3_2_Init+0x218>
 8008b32:	4770      	bx	lr
    if (HIGHER_FREQ == pHandle->pParams_str->IsHigherFreqTim)
 8008b34:	f892 30c8 	ldrb.w	r3, [r2, #200]	; 0xc8
 8008b38:	2b01      	cmp	r3, #1
 8008b3a:	d039      	beq.n	8008bb0 <R3_2_Init+0x284>
        LL_TIM_SetCounter(TIMx, (uint32_t)(pHandle->Half_PWMPeriod) - 1U);
 8008b3c:	f8b5 3084 	ldrh.w	r3, [r5, #132]	; 0x84
 8008b40:	3b01      	subs	r3, #1
  WRITE_REG(TIMx->CNT, Counter);
 8008b42:	6263      	str	r3, [r4, #36]	; 0x24
  WRITE_REG(TIMx->SR, ~(TIM_SR_BIF));
 8008b44:	f06f 0380 	mvn.w	r3, #128	; 0x80
 8008b48:	6123      	str	r3, [r4, #16]
  if ((pHandle->pParams_str->BKIN2Mode) != NONE)
 8008b4a:	f892 30c2 	ldrb.w	r3, [r2, #194]	; 0xc2
 8008b4e:	b17b      	cbz	r3, 8008b70 <R3_2_Init+0x244>
  return ((READ_BIT(TIMx->SR, TIM_SR_B2IF) == (TIM_SR_B2IF)) ? 1UL : 0UL);
 8008b50:	6923      	ldr	r3, [r4, #16]
 8008b52:	05db      	lsls	r3, r3, #23
 8008b54:	d52a      	bpl.n	8008bac <R3_2_Init+0x280>
    while ((Brk2Timeout != 0u) && (1U == result))
 8008b56:	9b05      	ldr	r3, [sp, #20]
 8008b58:	b153      	cbz	r3, 8008b70 <R3_2_Init+0x244>
  WRITE_REG(TIMx->SR, ~(TIM_SR_B2IF));
 8008b5a:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8008b5e:	6122      	str	r2, [r4, #16]
      Brk2Timeout--;
 8008b60:	9b05      	ldr	r3, [sp, #20]
 8008b62:	3b01      	subs	r3, #1
 8008b64:	9305      	str	r3, [sp, #20]
  return ((READ_BIT(TIMx->SR, TIM_SR_B2IF) == (TIM_SR_B2IF)) ? 1UL : 0UL);
 8008b66:	6923      	ldr	r3, [r4, #16]
 8008b68:	f413 7f80 	tst.w	r3, #256	; 0x100
    while ((Brk2Timeout != 0u) && (1U == result))
 8008b6c:	9b05      	ldr	r3, [sp, #20]
 8008b6e:	d11a      	bne.n	8008ba6 <R3_2_Init+0x27a>
  SET_BIT(TIMx->DIER, TIM_DIER_BIE);
 8008b70:	68e3      	ldr	r3, [r4, #12]
 8008b72:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008b76:	60e3      	str	r3, [r4, #12]
  SET_BIT(TIMx->CCER, Channels);
 8008b78:	6a23      	ldr	r3, [r4, #32]
 8008b7a:	f443 63aa 	orr.w	r3, r3, #1360	; 0x550
 8008b7e:	f043 0305 	orr.w	r3, r3, #5
 8008b82:	6223      	str	r3, [r4, #32]
}
 8008b84:	b007      	add	sp, #28
 8008b86:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        R3_2_ADCxInit(ADCx_2);
 8008b8a:	4638      	mov	r0, r7
 8008b8c:	f7ff fba8 	bl	80082e0 <R3_2_ADCxInit>
 8008b90:	e797      	b.n	8008ac2 <R3_2_Init+0x196>
        R3_2_ADCxInit(ADCx_1);
 8008b92:	4630      	mov	r0, r6
 8008b94:	f7ff fba4 	bl	80082e0 <R3_2_ADCxInit>
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_JEOS);
 8008b98:	2340      	movs	r3, #64	; 0x40
 8008b9a:	6033      	str	r3, [r6, #0]
  SET_BIT(ADCx->IER, LL_ADC_IT_JEOS);
 8008b9c:	6873      	ldr	r3, [r6, #4]
 8008b9e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008ba2:	6073      	str	r3, [r6, #4]
}
 8008ba4:	e78a      	b.n	8008abc <R3_2_Init+0x190>
    while ((Brk2Timeout != 0u) && (1U == result))
 8008ba6:	2b00      	cmp	r3, #0
 8008ba8:	d1d9      	bne.n	8008b5e <R3_2_Init+0x232>
 8008baa:	e7e1      	b.n	8008b70 <R3_2_Init+0x244>
 8008bac:	9b05      	ldr	r3, [sp, #20]
 8008bae:	e7df      	b.n	8008b70 <R3_2_Init+0x244>
      if (3U == pHandle->pParams_str->RepetitionCounter)
 8008bb0:	f892 10c1 	ldrb.w	r1, [r2, #193]	; 0xc1
 8008bb4:	2903      	cmp	r1, #3
 8008bb6:	d1c1      	bne.n	8008b3c <R3_2_Init+0x210>
  WRITE_REG(TIMx->RCR, RepetitionCounter);
 8008bb8:	6323      	str	r3, [r4, #48]	; 0x30
  SET_BIT(TIMx->EGR, TIM_EGR_UG);
 8008bba:	6963      	ldr	r3, [r4, #20]
 8008bbc:	f043 0301 	orr.w	r3, r3, #1
 8008bc0:	6163      	str	r3, [r4, #20]
  WRITE_REG(TIMx->RCR, RepetitionCounter);
 8008bc2:	6321      	str	r1, [r4, #48]	; 0x30
}
 8008bc4:	e7ba      	b.n	8008b3c <R3_2_Init+0x210>
 8008bc6:	bf00      	nop
 8008bc8:	e0042000 	.word	0xe0042000
 8008bcc:	40012c00 	.word	0x40012c00

08008bd0 <R3_2_SetOffsetCalib>:
{
 8008bd0:	b410      	push	{r4}
  pHandle->PhaseAOffset = offsets->phaseAOffset;
 8008bd2:	e9d1 4201 	ldrd	r4, r2, [r1, #4]
 8008bd6:	680b      	ldr	r3, [r1, #0]
 8008bd8:	6783      	str	r3, [r0, #120]	; 0x78
  pHdl->offsetCalibStatus = true;
 8008bda:	2301      	movs	r3, #1
  pHandle->PhaseAOffset = offsets->phaseAOffset;
 8008bdc:	e9c0 421f 	strd	r4, r2, [r0, #124]	; 0x7c
  pHdl->offsetCalibStatus = true;
 8008be0:	f880 3074 	strb.w	r3, [r0, #116]	; 0x74
}
 8008be4:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008be8:	4770      	bx	lr
 8008bea:	bf00      	nop

08008bec <R3_2_GetOffsetCalib>:
  offsets->phaseAOffset = pHandle->PhaseAOffset;
 8008bec:	e9d0 231f 	ldrd	r2, r3, [r0, #124]	; 0x7c
 8008bf0:	6f80      	ldr	r0, [r0, #120]	; 0x78
 8008bf2:	608b      	str	r3, [r1, #8]
 8008bf4:	e9c1 0200 	strd	r0, r2, [r1]
}
 8008bf8:	4770      	bx	lr
 8008bfa:	bf00      	nop

08008bfc <R3_2_CurrentReadingPolarization>:
{
 8008bfc:	b5f0      	push	{r4, r5, r6, r7, lr}
  TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 8008bfe:	f8d0 3090 	ldr.w	r3, [r0, #144]	; 0x90
  if (true == pHandle->_Super.offsetCalibStatus)
 8008c02:	f890 2074 	ldrb.w	r2, [r0, #116]	; 0x74
  ADC_TypeDef *ADCx_2 = pHandle->pParams_str->ADCx_2;
 8008c06:	e9d3 7600 	ldrd	r7, r6, [r3]
{
 8008c0a:	b085      	sub	sp, #20
 8008c0c:	4604      	mov	r4, r0
  if (true == pHandle->_Super.offsetCalibStatus)
 8008c0e:	b1aa      	cbz	r2, 8008c3c <R3_2_CurrentReadingPolarization+0x40>
  MODIFY_REG(ADCx->CR,
 8008c10:	68ba      	ldr	r2, [r7, #8]
 8008c12:	4951      	ldr	r1, [pc, #324]	; (8008d58 <R3_2_CurrentReadingPolarization+0x15c>)
 8008c14:	400a      	ands	r2, r1
 8008c16:	f042 0208 	orr.w	r2, r2, #8
 8008c1a:	60ba      	str	r2, [r7, #8]
 8008c1c:	68b3      	ldr	r3, [r6, #8]
 8008c1e:	400b      	ands	r3, r1
 8008c20:	f043 0308 	orr.w	r3, r3, #8
    pHandle->ADC_ExternalPolarityInjected = (uint16_t)LL_ADC_INJ_TRIG_EXT_RISING;
 8008c24:	2280      	movs	r2, #128	; 0x80
 8008c26:	60b3      	str	r3, [r6, #8]
 8008c28:	f8a0 2086 	strh.w	r2, [r0, #134]	; 0x86
  pHandle->_Super.Sector = SECTOR_5;
 8008c2c:	2204      	movs	r2, #4
  pHandle->BrakeActionLock = false;
 8008c2e:	2300      	movs	r3, #0
  pHandle->_Super.Sector = SECTOR_5;
 8008c30:	f884 2070 	strb.w	r2, [r4, #112]	; 0x70
  pHandle->BrakeActionLock = false;
 8008c34:	f884 308c 	strb.w	r3, [r4, #140]	; 0x8c
}
 8008c38:	b005      	add	sp, #20
 8008c3a:	bdf0      	pop	{r4, r5, r6, r7, pc}
  TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 8008c3c:	689d      	ldr	r5, [r3, #8]
    GetPhaseCurrCbSave = pHandle->_Super.pFctGetPhaseCurrents;
 8008c3e:	6841      	ldr	r1, [r0, #4]
    SetSampPointSectXCbSave = pHandle->_Super.pFctSetADCSampPointSectX;
 8008c40:	6983      	ldr	r3, [r0, #24]
    GetPhaseCurrCbSave = pHandle->_Super.pFctGetPhaseCurrents;
 8008c42:	9102      	str	r1, [sp, #8]
    SetSampPointSectXCbSave = pHandle->_Super.pFctSetADCSampPointSectX;
 8008c44:	9303      	str	r3, [sp, #12]
    pHandle->PolarizationCounter = 0U;
 8008c46:	f880 2088 	strb.w	r2, [r0, #136]	; 0x88
  CLEAR_BIT(TIMx->CCER, Channels);
 8008c4a:	6a2b      	ldr	r3, [r5, #32]
    pHandle->_Super.pFctGetPhaseCurrents = &R3_2_HFCurrentsPolarizationAB;
 8008c4c:	f8df c118 	ldr.w	ip, [pc, #280]	; 8008d68 <R3_2_CurrentReadingPolarization+0x16c>
    pHandle->PhaseAOffset = 0U;
 8008c50:	6782      	str	r2, [r0, #120]	; 0x78
 8008c52:	f423 63aa 	bic.w	r3, r3, #1360	; 0x550
 8008c56:	f023 0305 	bic.w	r3, r3, #5
    pHandle->PhaseCOffset = 0U;
 8008c5a:	e9c0 221f 	strd	r2, r2, [r0, #124]	; 0x7c
    pHandle->_Super.pFctSetADCSampPointSectX = &R3_2_SetADCSampPointPolarization;
 8008c5e:	493f      	ldr	r1, [pc, #252]	; (8008d5c <R3_2_CurrentReadingPolarization+0x160>)
 8008c60:	622b      	str	r3, [r5, #32]
    pHandle->ADC_ExternalPolarityInjected = (uint16_t)LL_ADC_INJ_TRIG_EXT_RISING;
 8008c62:	2280      	movs	r2, #128	; 0x80
  pHandle->PolarizationSector=SECTOR_5;
 8008c64:	2304      	movs	r3, #4
    pHandle->ADC_ExternalPolarityInjected = (uint16_t)LL_ADC_INJ_TRIG_EXT_RISING;
 8008c66:	f8a0 2086 	strh.w	r2, [r0, #134]	; 0x86
    pHandle->_Super.pFctGetPhaseCurrents = &R3_2_HFCurrentsPolarizationAB;
 8008c6a:	f8c0 c004 	str.w	ip, [r0, #4]
    pHandle->_Super.pFctSetADCSampPointSectX = &R3_2_SetADCSampPointPolarization;
 8008c6e:	6181      	str	r1, [r0, #24]
  pHandle->PolarizationSector=SECTOR_5;
 8008c70:	f880 3089 	strb.w	r3, [r0, #137]	; 0x89
  pHandle->_Super.Sector = SECTOR_5;   
 8008c74:	f880 3070 	strb.w	r3, [r0, #112]	; 0x70
    R3_2_SwitchOnPWM(&pHandle->_Super);
 8008c78:	f7ff fce0 	bl	800863c <R3_2_SwitchOnPWM>
    while (((TIMx->CR2) & TIM_CR2_MMS_Msk) != LL_TIM_TRGO_OC4REF)
 8008c7c:	4a38      	ldr	r2, [pc, #224]	; (8008d60 <R3_2_CurrentReadingPolarization+0x164>)
 8008c7e:	686b      	ldr	r3, [r5, #4]
 8008c80:	4013      	ands	r3, r2
 8008c82:	2b70      	cmp	r3, #112	; 0x70
 8008c84:	d1fb      	bne.n	8008c7e <R3_2_CurrentReadingPolarization+0x82>
 8008c86:	68ba      	ldr	r2, [r7, #8]
 8008c88:	4933      	ldr	r1, [pc, #204]	; (8008d58 <R3_2_CurrentReadingPolarization+0x15c>)
    waitForPolarizationEnd(TIMx,
 8008c8a:	f8d4 0090 	ldr.w	r0, [r4, #144]	; 0x90
 8008c8e:	400a      	ands	r2, r1
 8008c90:	f042 0208 	orr.w	r2, r2, #8
 8008c94:	60ba      	str	r2, [r7, #8]
 8008c96:	68b3      	ldr	r3, [r6, #8]
 8008c98:	400b      	ands	r3, r1
 8008c9a:	f043 0308 	orr.w	r3, r3, #8
 8008c9e:	60b3      	str	r3, [r6, #8]
 8008ca0:	f104 0148 	add.w	r1, r4, #72	; 0x48
 8008ca4:	f104 0388 	add.w	r3, r4, #136	; 0x88
 8008ca8:	f890 20c1 	ldrb.w	r2, [r0, #193]	; 0xc1
 8008cac:	4628      	mov	r0, r5
 8008cae:	e9cd 3100 	strd	r3, r1, [sp]
 8008cb2:	f7ff faf9 	bl	80082a8 <waitForPolarizationEnd>
    R3_2_SwitchOffPWM(&pHandle->_Super);
 8008cb6:	4620      	mov	r0, r4
 8008cb8:	f7ff fd0c 	bl	80086d4 <R3_2_SwitchOffPWM>
    pHandle->PolarizationCounter = 0U;
 8008cbc:	2200      	movs	r2, #0
    pHandle->_Super.pFctGetPhaseCurrents = &R3_2_HFCurrentsPolarizationC;
 8008cbe:	4829      	ldr	r0, [pc, #164]	; (8008d64 <R3_2_CurrentReadingPolarization+0x168>)
    pHandle->PolarizationCounter = 0U;
 8008cc0:	f884 2088 	strb.w	r2, [r4, #136]	; 0x88
  pHandle->PolarizationSector=SECTOR_1;
 8008cc4:	f884 2089 	strb.w	r2, [r4, #137]	; 0x89
  pHandle->_Super.Sector = SECTOR_1;   
 8008cc8:	f884 2070 	strb.w	r2, [r4, #112]	; 0x70
    pHandle->_Super.pFctGetPhaseCurrents = &R3_2_HFCurrentsPolarizationC;
 8008ccc:	6060      	str	r0, [r4, #4]
    R3_2_SwitchOnPWM(&pHandle->_Super);
 8008cce:	4620      	mov	r0, r4
 8008cd0:	f7ff fcb4 	bl	800863c <R3_2_SwitchOnPWM>
    waitForPolarizationEnd(TIMx,
 8008cd4:	f8d4 2090 	ldr.w	r2, [r4, #144]	; 0x90
 8008cd8:	e9dd 3100 	ldrd	r3, r1, [sp]
 8008cdc:	f892 20c1 	ldrb.w	r2, [r2, #193]	; 0xc1
 8008ce0:	4628      	mov	r0, r5
 8008ce2:	f7ff fae1 	bl	80082a8 <waitForPolarizationEnd>
    R3_2_SwitchOffPWM(&pHandle->_Super);
 8008ce6:	4620      	mov	r0, r4
 8008ce8:	f7ff fcf4 	bl	80086d4 <R3_2_SwitchOffPWM>
    pHandle->PhaseBOffset /= NB_CONVERSIONS;
 8008cec:	e9d4 121e 	ldrd	r1, r2, [r4, #120]	; 0x78
    pHandle->PhaseCOffset /= NB_CONVERSIONS;
 8008cf0:	f8d4 3080 	ldr.w	r3, [r4, #128]	; 0x80
    pHandle->_Super.pFctGetPhaseCurrents = GetPhaseCurrCbSave;
 8008cf4:	9e02      	ldr	r6, [sp, #8]
    pHandle->_Super.pFctSetADCSampPointSectX = SetSampPointSectXCbSave;
 8008cf6:	9803      	ldr	r0, [sp, #12]
    pHandle->_Super.pFctGetPhaseCurrents = GetPhaseCurrCbSave;
 8008cf8:	6066      	str	r6, [r4, #4]
    pHandle->PhaseBOffset /= NB_CONVERSIONS;
 8008cfa:	0912      	lsrs	r2, r2, #4
    pHandle->PhaseAOffset /= NB_CONVERSIONS;
 8008cfc:	0909      	lsrs	r1, r1, #4
    pHandle->PhaseBOffset /= NB_CONVERSIONS;
 8008cfe:	e9c4 121e 	strd	r1, r2, [r4, #120]	; 0x78
    pHandle->PhaseCOffset /= NB_CONVERSIONS;
 8008d02:	091b      	lsrs	r3, r3, #4
 8008d04:	f8c4 3080 	str.w	r3, [r4, #128]	; 0x80
  CLEAR_BIT(*pReg, (TIM_CCMR1_OC1PE << SHIFT_TAB_OCxx[iChannel]));
 8008d08:	69ab      	ldr	r3, [r5, #24]
    pHandle->_Super.pFctSetADCSampPointSectX = SetSampPointSectXCbSave;
 8008d0a:	61a0      	str	r0, [r4, #24]
 8008d0c:	f023 0308 	bic.w	r3, r3, #8
    pHandle->_Super.offsetCalibStatus = true;
 8008d10:	2201      	movs	r2, #1
 8008d12:	f884 2074 	strb.w	r2, [r4, #116]	; 0x74
 8008d16:	61ab      	str	r3, [r5, #24]
 8008d18:	69aa      	ldr	r2, [r5, #24]
  LL_TIM_OC_SetCompareCH1 (TIMx, pHandle->Half_PWMPeriod);
 8008d1a:	f8b4 3084 	ldrh.w	r3, [r4, #132]	; 0x84
 8008d1e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8008d22:	61aa      	str	r2, [r5, #24]
 8008d24:	69ea      	ldr	r2, [r5, #28]
 8008d26:	f022 0208 	bic.w	r2, r2, #8
 8008d2a:	61ea      	str	r2, [r5, #28]
  WRITE_REG(TIMx->CCR1, CompareValue);
 8008d2c:	636b      	str	r3, [r5, #52]	; 0x34
  WRITE_REG(TIMx->CCR2, CompareValue);
 8008d2e:	63ab      	str	r3, [r5, #56]	; 0x38
  WRITE_REG(TIMx->CCR3, CompareValue);
 8008d30:	63eb      	str	r3, [r5, #60]	; 0x3c
  SET_BIT(*pReg, (TIM_CCMR1_OC1PE << SHIFT_TAB_OCxx[iChannel]));
 8008d32:	69ab      	ldr	r3, [r5, #24]
 8008d34:	f043 0308 	orr.w	r3, r3, #8
 8008d38:	61ab      	str	r3, [r5, #24]
 8008d3a:	69ab      	ldr	r3, [r5, #24]
 8008d3c:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8008d40:	61ab      	str	r3, [r5, #24]
 8008d42:	69eb      	ldr	r3, [r5, #28]
 8008d44:	f043 0308 	orr.w	r3, r3, #8
 8008d48:	61eb      	str	r3, [r5, #28]
  SET_BIT(TIMx->CCER, Channels);
 8008d4a:	6a2b      	ldr	r3, [r5, #32]
 8008d4c:	f443 63aa 	orr.w	r3, r3, #1360	; 0x550
 8008d50:	f043 0305 	orr.w	r3, r3, #5
 8008d54:	622b      	str	r3, [r5, #32]
}
 8008d56:	e769      	b.n	8008c2c <R3_2_CurrentReadingPolarization+0x30>
 8008d58:	7fffffc0 	.word	0x7fffffc0
 8008d5c:	0800850d 	.word	0x0800850d
 8008d60:	02000070 	.word	0x02000070
 8008d64:	080085a1 	.word	0x080085a1
 8008d68:	08008551 	.word	0x08008551

08008d6c <R3_2_SetADCSampPointSectX>:
  if (MC_NULL == pHdl)
 8008d6c:	2800      	cmp	r0, #0
 8008d6e:	d038      	beq.n	8008de2 <R3_2_SetADCSampPointSectX+0x76>
{
 8008d70:	b470      	push	{r4, r5, r6}
    if ((uint16_t)(pHandle->Half_PWMPeriod - pHdl->lowDuty) > pHandle->pParams_str->Tafter)
 8008d72:	f8b0 1084 	ldrh.w	r1, [r0, #132]	; 0x84
 8008d76:	f8b0 304a 	ldrh.w	r3, [r0, #74]	; 0x4a
 8008d7a:	f8d0 4090 	ldr.w	r4, [r0, #144]	; 0x90
 8008d7e:	1aca      	subs	r2, r1, r3
 8008d80:	f8b4 60b2 	ldrh.w	r6, [r4, #178]	; 0xb2
 8008d84:	b292      	uxth	r2, r2
 8008d86:	42b2      	cmp	r2, r6
 8008d88:	d917      	bls.n	8008dba <R3_2_SetADCSampPointSectX+0x4e>
      SamplingPoint =  pHandle->Half_PWMPeriod - (uint16_t)1;
 8008d8a:	1e4b      	subs	r3, r1, #1
      pHandle->_Super.Sector = SECTOR_5;
 8008d8c:	2204      	movs	r2, #4
      SamplingPoint =  pHandle->Half_PWMPeriod - (uint16_t)1;
 8008d8e:	b29b      	uxth	r3, r3
      pHandle->_Super.Sector = SECTOR_5;
 8008d90:	f880 2070 	strb.w	r2, [r0, #112]	; 0x70
  TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 8008d94:	68a2      	ldr	r2, [r4, #8]
  LL_TIM_OC_SetCompareCH1(TIMx, (uint32_t) pHandle->_Super.CntPhA);
 8008d96:	f8b0 5042 	ldrh.w	r5, [r0, #66]	; 0x42
  LL_TIM_OC_SetCompareCH2(TIMx, (uint32_t) pHandle->_Super.CntPhB);
 8008d9a:	f8b0 4044 	ldrh.w	r4, [r0, #68]	; 0x44
  LL_TIM_OC_SetCompareCH3(TIMx, (uint32_t) pHandle->_Super.CntPhC);
 8008d9e:	f8b0 1046 	ldrh.w	r1, [r0, #70]	; 0x46
  WRITE_REG(TIMx->CCR1, CompareValue);
 8008da2:	6355      	str	r5, [r2, #52]	; 0x34
  WRITE_REG(TIMx->CCR2, CompareValue);
 8008da4:	6394      	str	r4, [r2, #56]	; 0x38
  WRITE_REG(TIMx->CCR3, CompareValue);
 8008da6:	63d1      	str	r1, [r2, #60]	; 0x3c
  WRITE_REG(TIMx->CCR4, CompareValue);
 8008da8:	6413      	str	r3, [r2, #64]	; 0x40
  if (((TIMx->CR2) & TIM_CR2_MMS_Msk) != LL_TIM_TRGO_RESET)
 8008daa:	6852      	ldr	r2, [r2, #4]
 8008dac:	4b10      	ldr	r3, [pc, #64]	; (8008df0 <R3_2_SetADCSampPointSectX+0x84>)
 8008dae:	421a      	tst	r2, r3
    returnValue = 0U;
 8008db0:	bf14      	ite	ne
 8008db2:	2001      	movne	r0, #1
 8008db4:	2000      	moveq	r0, #0
}
 8008db6:	bc70      	pop	{r4, r5, r6}
 8008db8:	4770      	bx	lr
      DeltaDuty = (uint16_t)(pHdl->lowDuty - pHdl->midDuty);
 8008dba:	f8b0 504c 	ldrh.w	r5, [r0, #76]	; 0x4c
 8008dbe:	1b5d      	subs	r5, r3, r5
      if (DeltaDuty > ((uint16_t)(pHandle->Half_PWMPeriod - pHdl->lowDuty) * 2U))
 8008dc0:	b2ad      	uxth	r5, r5
 8008dc2:	ebb5 0f42 	cmp.w	r5, r2, lsl #1
 8008dc6:	d80d      	bhi.n	8008de4 <R3_2_SetADCSampPointSectX+0x78>
        SamplingPoint = pHdl->lowDuty + pHandle->pParams_str->Tafter;
 8008dc8:	4433      	add	r3, r6
 8008dca:	b29b      	uxth	r3, r3
        if (SamplingPoint >= pHandle->Half_PWMPeriod)
 8008dcc:	4299      	cmp	r1, r3
 8008dce:	d8e1      	bhi.n	8008d94 <R3_2_SetADCSampPointSectX+0x28>
          SamplingPoint = (2U * pHandle->Half_PWMPeriod) - SamplingPoint - (uint16_t)1;
 8008dd0:	43db      	mvns	r3, r3
 8008dd2:	eb03 0341 	add.w	r3, r3, r1, lsl #1
          pHandle->ADC_ExternalPolarityInjected = (uint16_t)LL_ADC_INJ_TRIG_EXT_FALLING;
 8008dd6:	f44f 7280 	mov.w	r2, #256	; 0x100
          SamplingPoint = (2U * pHandle->Half_PWMPeriod) - SamplingPoint - (uint16_t)1;
 8008dda:	b29b      	uxth	r3, r3
          pHandle->ADC_ExternalPolarityInjected = (uint16_t)LL_ADC_INJ_TRIG_EXT_FALLING;
 8008ddc:	f8a0 2086 	strh.w	r2, [r0, #134]	; 0x86
          SamplingPoint = (2U * pHandle->Half_PWMPeriod) - SamplingPoint - (uint16_t)1;
 8008de0:	e7d8      	b.n	8008d94 <R3_2_SetADCSampPointSectX+0x28>
}
 8008de2:	4770      	bx	lr
        SamplingPoint = pHdl->lowDuty - pHandle->pParams_str->Tbefore;
 8008de4:	f8b4 20b6 	ldrh.w	r2, [r4, #182]	; 0xb6
 8008de8:	1a9b      	subs	r3, r3, r2
 8008dea:	b29b      	uxth	r3, r3
 8008dec:	e7d2      	b.n	8008d94 <R3_2_SetADCSampPointSectX+0x28>
 8008dee:	bf00      	nop
 8008df0:	02000070 	.word	0x02000070

08008df4 <R3_2_TIMx_UP_IRQHandler>:
  if (MC_NULL == pHandle)
 8008df4:	4602      	mov	r2, r0
 8008df6:	2800      	cmp	r0, #0
 8008df8:	d040      	beq.n	8008e7c <R3_2_TIMx_UP_IRQHandler+0x88>
    TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 8008dfa:	f8d0 1090 	ldr.w	r1, [r0, #144]	; 0x90
{
 8008dfe:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 8008e02:	e9d1 5402 	ldrd	r5, r4, [r1, #8]
    ADC_TypeDef *ADCx_2 = pHandle->pParams_str->ADCx_2;
 8008e06:	e9d1 0800 	ldrd	r0, r8, [r1]
    if (OPAMPParams != NULL)
 8008e0a:	2c00      	cmp	r4, #0
 8008e0c:	d033      	beq.n	8008e76 <R3_2_TIMx_UP_IRQHandler+0x82>
      while (ADCx_1->JSQR != 0x0u)
 8008e0e:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 8008e10:	2b00      	cmp	r3, #0
 8008e12:	d1fc      	bne.n	8008e0e <R3_2_TIMx_UP_IRQHandler+0x1a>
      operationAmp = OPAMPParams->OPAMPSelect_1[pHandle->_Super.Sector];
 8008e14:	f892 c070 	ldrb.w	ip, [r2, #112]	; 0x70
 8008e18:	eb04 038c 	add.w	r3, r4, ip, lsl #2
 8008e1c:	68df      	ldr	r7, [r3, #12]
      if (operationAmp != NULL)
 8008e1e:	b12f      	cbz	r7, 8008e2c <R3_2_TIMx_UP_IRQHandler+0x38>
        MODIFY_REG(operationAmp->CSR, (OPAMP_CSR_OPAMPINTEN | OPAMP_CSR_VPSEL), OpampConfig);
 8008e20:	683c      	ldr	r4, [r7, #0]
 8008e22:	6bde      	ldr	r6, [r3, #60]	; 0x3c
 8008e24:	f424 7486 	bic.w	r4, r4, #268	; 0x10c
 8008e28:	4334      	orrs	r4, r6
 8008e2a:	603c      	str	r4, [r7, #0]
      operationAmp = OPAMPParams->OPAMPSelect_2[pHandle->_Super.Sector];
 8008e2c:	6a5f      	ldr	r7, [r3, #36]	; 0x24
      if (operationAmp != NULL)
 8008e2e:	b13f      	cbz	r7, 8008e40 <R3_2_TIMx_UP_IRQHandler+0x4c>
        MODIFY_REG(operationAmp->CSR, (OPAMP_CSR_OPAMPINTEN | OPAMP_CSR_VPSEL), OpampConfig);
 8008e30:	683c      	ldr	r4, [r7, #0]
 8008e32:	f8d3 e054 	ldr.w	lr, [r3, #84]	; 0x54
 8008e36:	f424 7386 	bic.w	r3, r4, #268	; 0x10c
 8008e3a:	ea43 030e 	orr.w	r3, r3, lr
 8008e3e:	603b      	str	r3, [r7, #0]
    ADCx_1->JSQR = pHandle->pParams_str->ADCConfig1[pHandle->_Super.Sector] | (uint32_t) pHandle->ADC_ExternalPolarityInjected;
 8008e40:	eb01 018c 	add.w	r1, r1, ip, lsl #2
 8008e44:	f8b2 3086 	ldrh.w	r3, [r2, #134]	; 0x86
 8008e48:	6fcc      	ldr	r4, [r1, #124]	; 0x7c
    ADCx_2->JSQR = pHandle->pParams_str->ADCConfig2[pHandle->_Super.Sector] | (uint32_t) pHandle->ADC_ExternalPolarityInjected;
 8008e4a:	f8d1 7094 	ldr.w	r7, [r1, #148]	; 0x94
    ADCx_1->JSQR = pHandle->pParams_str->ADCConfig1[pHandle->_Super.Sector] | (uint32_t) pHandle->ADC_ExternalPolarityInjected;
 8008e4e:	431c      	orrs	r4, r3
    ADCx_2->JSQR = pHandle->pParams_str->ADCConfig2[pHandle->_Super.Sector] | (uint32_t) pHandle->ADC_ExternalPolarityInjected;
 8008e50:	433b      	orrs	r3, r7
    ADCx_1->JSQR = pHandle->pParams_str->ADCConfig1[pHandle->_Super.Sector] | (uint32_t) pHandle->ADC_ExternalPolarityInjected;
 8008e52:	64c4      	str	r4, [r0, #76]	; 0x4c
    ADCx_2->JSQR = pHandle->pParams_str->ADCConfig2[pHandle->_Super.Sector] | (uint32_t) pHandle->ADC_ExternalPolarityInjected;
 8008e54:	f8c8 304c 	str.w	r3, [r8, #76]	; 0x4c
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 8008e58:	686b      	ldr	r3, [r5, #4]
 8008e5a:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 8008e5e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008e62:	f043 0370 	orr.w	r3, r3, #112	; 0x70
    pHandle->ADC_ExternalPolarityInjected = (uint16_t)LL_ADC_INJ_TRIG_EXT_RISING;
 8008e66:	2180      	movs	r1, #128	; 0x80
 8008e68:	606b      	str	r3, [r5, #4]
    tempPointer = &(pHandle->_Super.Motor);
 8008e6a:	f102 006e 	add.w	r0, r2, #110	; 0x6e
    pHandle->ADC_ExternalPolarityInjected = (uint16_t)LL_ADC_INJ_TRIG_EXT_RISING;
 8008e6e:	f8a2 1086 	strh.w	r1, [r2, #134]	; 0x86
}
 8008e72:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008e76:	f892 c070 	ldrb.w	ip, [r2, #112]	; 0x70
 8008e7a:	e7e1      	b.n	8008e40 <R3_2_TIMx_UP_IRQHandler+0x4c>
 8008e7c:	4770      	bx	lr
 8008e7e:	bf00      	nop

08008e80 <R3_2_BRK2_IRQHandler>:
  if (MC_NULL == pHandle)
 8008e80:	b168      	cbz	r0, 8008e9e <R3_2_BRK2_IRQHandler+0x1e>
    if (false == pHandle->BrakeActionLock)
 8008e82:	f890 308c 	ldrb.w	r3, [r0, #140]	; 0x8c
 8008e86:	b92b      	cbnz	r3, 8008e94 <R3_2_BRK2_IRQHandler+0x14>
      if (ES_GPIO == pHandle->pParams_str->LowSideOutputs)
 8008e88:	f8d0 3090 	ldr.w	r3, [r0, #144]	; 0x90
 8008e8c:	f893 20c0 	ldrb.w	r2, [r3, #192]	; 0xc0
 8008e90:	2a02      	cmp	r2, #2
 8008e92:	d005      	beq.n	8008ea0 <R3_2_BRK2_IRQHandler+0x20>
    pHandle->OverCurrentFlag = true;
 8008e94:	2301      	movs	r3, #1
 8008e96:	f880 308a 	strb.w	r3, [r0, #138]	; 0x8a
    tempPointer = &(pHandle->_Super.Motor);
 8008e9a:	306e      	adds	r0, #110	; 0x6e
 8008e9c:	4770      	bx	lr
}
 8008e9e:	4770      	bx	lr
{
 8008ea0:	b430      	push	{r4, r5}
        LL_GPIO_ResetOutputPin(pHandle->pParams_str->pwm_en_v_port, pHandle->pParams_str->pwm_en_v_pin);
 8008ea2:	e9d3 4108 	ldrd	r4, r1, [r3, #32]
        LL_GPIO_ResetOutputPin(pHandle->pParams_str->pwm_en_u_port, pHandle->pParams_str->pwm_en_u_pin);
 8008ea6:	f8b3 50ac 	ldrh.w	r5, [r3, #172]	; 0xac
        LL_GPIO_ResetOutputPin(pHandle->pParams_str->pwm_en_w_port, pHandle->pParams_str->pwm_en_w_pin);
 8008eaa:	6a9a      	ldr	r2, [r3, #40]	; 0x28
  WRITE_REG(GPIOx->BRR, PinMask);
 8008eac:	62a5      	str	r5, [r4, #40]	; 0x28
        LL_GPIO_ResetOutputPin(pHandle->pParams_str->pwm_en_v_port, pHandle->pParams_str->pwm_en_v_pin);
 8008eae:	f8b3 40ae 	ldrh.w	r4, [r3, #174]	; 0xae
        LL_GPIO_ResetOutputPin(pHandle->pParams_str->pwm_en_w_port, pHandle->pParams_str->pwm_en_w_pin);
 8008eb2:	f8b3 30b0 	ldrh.w	r3, [r3, #176]	; 0xb0
 8008eb6:	628c      	str	r4, [r1, #40]	; 0x28
 8008eb8:	6293      	str	r3, [r2, #40]	; 0x28
    pHandle->OverCurrentFlag = true;
 8008eba:	2301      	movs	r3, #1
 8008ebc:	f880 308a 	strb.w	r3, [r0, #138]	; 0x8a
}
 8008ec0:	bc30      	pop	{r4, r5}
    tempPointer = &(pHandle->_Super.Motor);
 8008ec2:	306e      	adds	r0, #110	; 0x6e
}
 8008ec4:	4770      	bx	lr
 8008ec6:	bf00      	nop

08008ec8 <R3_2_BRK_IRQHandler>:
  if (MC_NULL == pHandle)
 8008ec8:	4603      	mov	r3, r0
 8008eca:	b170      	cbz	r0, 8008eea <R3_2_BRK_IRQHandler+0x22>
    pHandle->pParams_str->TIMx->BDTR |= LL_TIM_OSSI_ENABLE;
 8008ecc:	f8d0 2090 	ldr.w	r2, [r0, #144]	; 0x90
 8008ed0:	6890      	ldr	r0, [r2, #8]
 8008ed2:	6c42      	ldr	r2, [r0, #68]	; 0x44
    pHandle->OverVoltageFlag = true;
 8008ed4:	2101      	movs	r1, #1
    pHandle->pParams_str->TIMx->BDTR |= LL_TIM_OSSI_ENABLE;
 8008ed6:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8008eda:	6442      	str	r2, [r0, #68]	; 0x44
    tempPointer = &(pHandle->_Super.Motor);
 8008edc:	f103 006e 	add.w	r0, r3, #110	; 0x6e
    pHandle->OverVoltageFlag = true;
 8008ee0:	f883 108b 	strb.w	r1, [r3, #139]	; 0x8b
    pHandle->BrakeActionLock = true;
 8008ee4:	f883 108c 	strb.w	r1, [r3, #140]	; 0x8c
    tempPointer = &(pHandle->_Super.Motor);
 8008ee8:	4770      	bx	lr
}
 8008eea:	4770      	bx	lr

08008eec <R3_2_IsOverCurrentOccurred>:
{
 8008eec:	4603      	mov	r3, r0
  if (true == pHandle->OverVoltageFlag)
 8008eee:	f890 008b 	ldrb.w	r0, [r0, #139]	; 0x8b
 8008ef2:	b160      	cbz	r0, 8008f0e <R3_2_IsOverCurrentOccurred+0x22>
    pHandle->OverVoltageFlag = false;
 8008ef4:	2200      	movs	r2, #0
 8008ef6:	f883 208b 	strb.w	r2, [r3, #139]	; 0x8b
 8008efa:	2142      	movs	r1, #66	; 0x42
    retVal = MC_OVER_VOLT;
 8008efc:	2002      	movs	r0, #2
  if (true == pHandle->OverCurrentFlag)
 8008efe:	f893 208a 	ldrb.w	r2, [r3, #138]	; 0x8a
 8008f02:	b11a      	cbz	r2, 8008f0c <R3_2_IsOverCurrentOccurred+0x20>
    pHandle->OverCurrentFlag = false;
 8008f04:	2200      	movs	r2, #0
    retVal |= MC_BREAK_IN;
 8008f06:	4608      	mov	r0, r1
    pHandle->OverCurrentFlag = false;
 8008f08:	f883 208a 	strb.w	r2, [r3, #138]	; 0x8a
}
 8008f0c:	4770      	bx	lr
 8008f0e:	2140      	movs	r1, #64	; 0x40
 8008f10:	e7f5      	b.n	8008efe <R3_2_IsOverCurrentOccurred+0x12>
 8008f12:	bf00      	nop

08008f14 <R3_2_RLDetectionModeEnable>:
  if (false == pHandle->_Super.RLDetectionMode)
 8008f14:	f890 1073 	ldrb.w	r1, [r0, #115]	; 0x73
{
 8008f18:	b410      	push	{r4}
  if (false == pHandle->_Super.RLDetectionMode)
 8008f1a:	2900      	cmp	r1, #0
 8008f1c:	d13d      	bne.n	8008f9a <R3_2_RLDetectionModeEnable+0x86>
  TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 8008f1e:	f8d0 4090 	ldr.w	r4, [r0, #144]	; 0x90
 8008f22:	68a3      	ldr	r3, [r4, #8]
  MODIFY_REG(*pReg, ((TIM_CCMR1_OC1M  | TIM_CCMR1_CC1S) << SHIFT_TAB_OCxx[iChannel]), Mode << SHIFT_TAB_OCxx[iChannel]);
 8008f24:	699a      	ldr	r2, [r3, #24]
 8008f26:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8008f2a:	f022 0273 	bic.w	r2, r2, #115	; 0x73
 8008f2e:	f042 0260 	orr.w	r2, r2, #96	; 0x60
 8008f32:	619a      	str	r2, [r3, #24]
  SET_BIT(TIMx->CCER, Channels);
 8008f34:	6a1a      	ldr	r2, [r3, #32]
 8008f36:	f042 0201 	orr.w	r2, r2, #1
 8008f3a:	621a      	str	r2, [r3, #32]
  CLEAR_BIT(TIMx->CCER, Channels);
 8008f3c:	6a1a      	ldr	r2, [r3, #32]
 8008f3e:	f022 0204 	bic.w	r2, r2, #4
 8008f42:	621a      	str	r2, [r3, #32]
  WRITE_REG(TIMx->CCR1, CompareValue);
 8008f44:	6359      	str	r1, [r3, #52]	; 0x34
    if (LS_PWM_TIMER == pHandle->pParams_str->LowSideOutputs)
 8008f46:	f894 20c0 	ldrb.w	r2, [r4, #192]	; 0xc0
 8008f4a:	2a01      	cmp	r2, #1
  __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
 8008f4c:	f103 0118 	add.w	r1, r3, #24
 8008f50:	d031      	beq.n	8008fb6 <R3_2_RLDetectionModeEnable+0xa2>
    else if (ES_GPIO ==  pHandle->pParams_str->LowSideOutputs)
 8008f52:	2a02      	cmp	r2, #2
 8008f54:	d10f      	bne.n	8008f76 <R3_2_RLDetectionModeEnable+0x62>
  MODIFY_REG(*pReg, ((TIM_CCMR1_OC1M  | TIM_CCMR1_CC1S) << SHIFT_TAB_OCxx[iChannel]), Mode << SHIFT_TAB_OCxx[iChannel]);
 8008f56:	699a      	ldr	r2, [r3, #24]
 8008f58:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
 8008f5c:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300
 8008f60:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8008f64:	619a      	str	r2, [r3, #24]
  SET_BIT(TIMx->CCER, Channels);
 8008f66:	6a1a      	ldr	r2, [r3, #32]
 8008f68:	f042 0210 	orr.w	r2, r2, #16
 8008f6c:	621a      	str	r2, [r3, #32]
  CLEAR_BIT(TIMx->CCER, Channels);
 8008f6e:	6a1a      	ldr	r2, [r3, #32]
 8008f70:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008f74:	621a      	str	r2, [r3, #32]
  MODIFY_REG(*pReg, ((TIM_CCMR1_OC1M  | TIM_CCMR1_CC1S) << SHIFT_TAB_OCxx[iChannel]), Mode << SHIFT_TAB_OCxx[iChannel]);
 8008f76:	684a      	ldr	r2, [r1, #4]
 8008f78:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8008f7c:	f022 0273 	bic.w	r2, r2, #115	; 0x73
 8008f80:	f042 0270 	orr.w	r2, r2, #112	; 0x70
 8008f84:	604a      	str	r2, [r1, #4]
  CLEAR_BIT(TIMx->CCER, Channels);
 8008f86:	6a1a      	ldr	r2, [r3, #32]
    pHandle->PhaseAOffset = pHandle->PhaseBOffset; /* Use only the offset of phB */
 8008f88:	6fc1      	ldr	r1, [r0, #124]	; 0x7c
 8008f8a:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8008f8e:	621a      	str	r2, [r3, #32]
 8008f90:	6a1a      	ldr	r2, [r3, #32]
 8008f92:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8008f96:	621a      	str	r2, [r3, #32]
 8008f98:	6781      	str	r1, [r0, #120]	; 0x78
  pHandle->_Super.pFctGetPhaseCurrents = &R3_2_RLGetPhaseCurrents;
 8008f9a:	4b0f      	ldr	r3, [pc, #60]	; (8008fd8 <R3_2_RLDetectionModeEnable+0xc4>)
  pHandle->_Super.pFctSwitchOnPwm = &R3_2_RLSwitchOnPWM;
 8008f9c:	490f      	ldr	r1, [pc, #60]	; (8008fdc <R3_2_RLDetectionModeEnable+0xc8>)
  pHandle->_Super.pFctSwitchOffPwm = &R3_2_SwitchOffPWM;
 8008f9e:	4a10      	ldr	r2, [pc, #64]	; (8008fe0 <R3_2_RLDetectionModeEnable+0xcc>)
  pHandle->_Super.pFctTurnOnLowSides = &R3_2_RLTurnOnLowSides;
 8008fa0:	4c10      	ldr	r4, [pc, #64]	; (8008fe4 <R3_2_RLDetectionModeEnable+0xd0>)
  pHandle->_Super.pFctGetPhaseCurrents = &R3_2_RLGetPhaseCurrents;
 8008fa2:	6043      	str	r3, [r0, #4]
  pHandle->_Super.RLDetectionMode = true;
 8008fa4:	2301      	movs	r3, #1
  pHandle->_Super.pFctTurnOnLowSides = &R3_2_RLTurnOnLowSides;
 8008fa6:	6144      	str	r4, [r0, #20]
  pHandle->_Super.pFctSwitchOffPwm = &R3_2_SwitchOffPWM;
 8008fa8:	e9c0 2102 	strd	r2, r1, [r0, #8]
}
 8008fac:	f85d 4b04 	ldr.w	r4, [sp], #4
  pHandle->_Super.RLDetectionMode = true;
 8008fb0:	f880 3073 	strb.w	r3, [r0, #115]	; 0x73
}
 8008fb4:	4770      	bx	lr
  MODIFY_REG(*pReg, ((TIM_CCMR1_OC1M  | TIM_CCMR1_CC1S) << SHIFT_TAB_OCxx[iChannel]), Mode << SHIFT_TAB_OCxx[iChannel]);
 8008fb6:	699a      	ldr	r2, [r3, #24]
 8008fb8:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
 8008fbc:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300
 8008fc0:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8008fc4:	619a      	str	r2, [r3, #24]
  CLEAR_BIT(TIMx->CCER, Channels);
 8008fc6:	6a1a      	ldr	r2, [r3, #32]
 8008fc8:	f022 0210 	bic.w	r2, r2, #16
 8008fcc:	621a      	str	r2, [r3, #32]
  SET_BIT(TIMx->CCER, Channels);
 8008fce:	6a1a      	ldr	r2, [r3, #32]
 8008fd0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8008fd4:	621a      	str	r2, [r3, #32]
}
 8008fd6:	e7ce      	b.n	8008f76 <R3_2_RLDetectionModeEnable+0x62>
 8008fd8:	08008739 	.word	0x08008739
 8008fdc:	080087e1 	.word	0x080087e1
 8008fe0:	080086d5 	.word	0x080086d5
 8008fe4:	08008795 	.word	0x08008795

08008fe8 <R3_2_RLDetectionModeDisable>:
  if (true ==  pHandle->_Super.RLDetectionMode)
 8008fe8:	f890 3073 	ldrb.w	r3, [r0, #115]	; 0x73
 8008fec:	2b00      	cmp	r3, #0
 8008fee:	d05a      	beq.n	80090a6 <R3_2_RLDetectionModeDisable+0xbe>
{
 8008ff0:	b470      	push	{r4, r5, r6}
  TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 8008ff2:	f8d0 4090 	ldr.w	r4, [r0, #144]	; 0x90
 8008ff6:	68a3      	ldr	r3, [r4, #8]
  MODIFY_REG(*pReg, ((TIM_CCMR1_OC1M  | TIM_CCMR1_CC1S) << SHIFT_TAB_OCxx[iChannel]), Mode << SHIFT_TAB_OCxx[iChannel]);
 8008ff8:	699a      	ldr	r2, [r3, #24]
 8008ffa:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8008ffe:	f022 0273 	bic.w	r2, r2, #115	; 0x73
 8009002:	f042 0260 	orr.w	r2, r2, #96	; 0x60
 8009006:	619a      	str	r2, [r3, #24]
  SET_BIT(TIMx->CCER, Channels);
 8009008:	6a1a      	ldr	r2, [r3, #32]
 800900a:	f042 0201 	orr.w	r2, r2, #1
 800900e:	621a      	str	r2, [r3, #32]
    if (LS_PWM_TIMER == pHandle->pParams_str->LowSideOutputs)
 8009010:	f894 20c0 	ldrb.w	r2, [r4, #192]	; 0xc0
 8009014:	2a01      	cmp	r2, #1
  __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
 8009016:	f103 0518 	add.w	r5, r3, #24
 800901a:	d045      	beq.n	80090a8 <R3_2_RLDetectionModeDisable+0xc0>
    else if (ES_GPIO == pHandle->pParams_str->LowSideOutputs)
 800901c:	2a02      	cmp	r2, #2
 800901e:	d103      	bne.n	8009028 <R3_2_RLDetectionModeDisable+0x40>
  CLEAR_BIT(TIMx->CCER, Channels);
 8009020:	6a1a      	ldr	r2, [r3, #32]
 8009022:	f022 0204 	bic.w	r2, r2, #4
 8009026:	621a      	str	r2, [r3, #32]
    LL_TIM_OC_SetCompareCH1(TIMx, ((uint32_t)pHandle->Half_PWMPeriod) >> 1);
 8009028:	f8b0 1084 	ldrh.w	r1, [r0, #132]	; 0x84
 800902c:	0849      	lsrs	r1, r1, #1
  WRITE_REG(TIMx->CCR1, CompareValue);
 800902e:	6359      	str	r1, [r3, #52]	; 0x34
  MODIFY_REG(*pReg, ((TIM_CCMR1_OC1M  | TIM_CCMR1_CC1S) << SHIFT_TAB_OCxx[iChannel]), Mode << SHIFT_TAB_OCxx[iChannel]);
 8009030:	699a      	ldr	r2, [r3, #24]
 8009032:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
 8009036:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300
 800903a:	f442 42c0 	orr.w	r2, r2, #24576	; 0x6000
 800903e:	619a      	str	r2, [r3, #24]
  SET_BIT(TIMx->CCER, Channels);
 8009040:	6a1a      	ldr	r2, [r3, #32]
 8009042:	f042 0210 	orr.w	r2, r2, #16
 8009046:	621a      	str	r2, [r3, #32]
    if (LS_PWM_TIMER == pHandle->pParams_str->LowSideOutputs)
 8009048:	f894 20c0 	ldrb.w	r2, [r4, #192]	; 0xc0
 800904c:	2a01      	cmp	r2, #1
 800904e:	d035      	beq.n	80090bc <R3_2_RLDetectionModeDisable+0xd4>
    else if (ES_GPIO == pHandle->pParams_str->LowSideOutputs)
 8009050:	2a02      	cmp	r2, #2
 8009052:	d103      	bne.n	800905c <R3_2_RLDetectionModeDisable+0x74>
  CLEAR_BIT(TIMx->CCER, Channels);
 8009054:	6a1a      	ldr	r2, [r3, #32]
 8009056:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800905a:	621a      	str	r2, [r3, #32]
  WRITE_REG(TIMx->CCR2, CompareValue);
 800905c:	6399      	str	r1, [r3, #56]	; 0x38
  MODIFY_REG(*pReg, ((TIM_CCMR1_OC1M  | TIM_CCMR1_CC1S) << SHIFT_TAB_OCxx[iChannel]), Mode << SHIFT_TAB_OCxx[iChannel]);
 800905e:	686a      	ldr	r2, [r5, #4]
 8009060:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8009064:	f022 0273 	bic.w	r2, r2, #115	; 0x73
 8009068:	f042 0260 	orr.w	r2, r2, #96	; 0x60
 800906c:	606a      	str	r2, [r5, #4]
  SET_BIT(TIMx->CCER, Channels);
 800906e:	6a1a      	ldr	r2, [r3, #32]
 8009070:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8009074:	621a      	str	r2, [r3, #32]
    if (LS_PWM_TIMER == pHandle->pParams_str->LowSideOutputs)
 8009076:	f894 20c0 	ldrb.w	r2, [r4, #192]	; 0xc0
 800907a:	2a01      	cmp	r2, #1
 800907c:	d019      	beq.n	80090b2 <R3_2_RLDetectionModeDisable+0xca>
    else if (ES_GPIO == pHandle->pParams_str->LowSideOutputs)
 800907e:	2a02      	cmp	r2, #2
 8009080:	d103      	bne.n	800908a <R3_2_RLDetectionModeDisable+0xa2>
  CLEAR_BIT(TIMx->CCER, Channels);
 8009082:	6a1a      	ldr	r2, [r3, #32]
 8009084:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8009088:	621a      	str	r2, [r3, #32]
    pHandle->_Super.pFctSwitchOnPwm = &R3_2_SwitchOnPWM;
 800908a:	4c0f      	ldr	r4, [pc, #60]	; (80090c8 <R3_2_RLDetectionModeDisable+0xe0>)
    pHandle->_Super.pFctSwitchOffPwm = &R3_2_SwitchOffPWM;
 800908c:	4a0f      	ldr	r2, [pc, #60]	; (80090cc <R3_2_RLDetectionModeDisable+0xe4>)
  WRITE_REG(TIMx->CCR3, CompareValue);
 800908e:	63d9      	str	r1, [r3, #60]	; 0x3c
    pHandle->_Super.pFctGetPhaseCurrents = &R3_2_GetPhaseCurrents;
 8009090:	4e0f      	ldr	r6, [pc, #60]	; (80090d0 <R3_2_RLDetectionModeDisable+0xe8>)
    pHandle->_Super.pFctTurnOnLowSides = &R3_2_TurnOnLowSides;
 8009092:	4d10      	ldr	r5, [pc, #64]	; (80090d4 <R3_2_RLDetectionModeDisable+0xec>)
    pHandle->_Super.pFctGetPhaseCurrents = &R3_2_GetPhaseCurrents;
 8009094:	6046      	str	r6, [r0, #4]
    pHandle->_Super.RLDetectionMode = false;
 8009096:	2300      	movs	r3, #0
    pHandle->_Super.pFctSwitchOffPwm = &R3_2_SwitchOffPWM;
 8009098:	e9c0 2402 	strd	r2, r4, [r0, #8]
    pHandle->_Super.pFctTurnOnLowSides = &R3_2_TurnOnLowSides;
 800909c:	6145      	str	r5, [r0, #20]
    pHandle->_Super.RLDetectionMode = false;
 800909e:	f880 3073 	strb.w	r3, [r0, #115]	; 0x73
}
 80090a2:	bc70      	pop	{r4, r5, r6}
 80090a4:	4770      	bx	lr
 80090a6:	4770      	bx	lr
  SET_BIT(TIMx->CCER, Channels);
 80090a8:	6a1a      	ldr	r2, [r3, #32]
 80090aa:	f042 0204 	orr.w	r2, r2, #4
 80090ae:	621a      	str	r2, [r3, #32]
}
 80090b0:	e7ba      	b.n	8009028 <R3_2_RLDetectionModeDisable+0x40>
  SET_BIT(TIMx->CCER, Channels);
 80090b2:	6a1a      	ldr	r2, [r3, #32]
 80090b4:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80090b8:	621a      	str	r2, [r3, #32]
}
 80090ba:	e7e6      	b.n	800908a <R3_2_RLDetectionModeDisable+0xa2>
  SET_BIT(TIMx->CCER, Channels);
 80090bc:	6a1a      	ldr	r2, [r3, #32]
 80090be:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80090c2:	621a      	str	r2, [r3, #32]
}
 80090c4:	e7ca      	b.n	800905c <R3_2_RLDetectionModeDisable+0x74>
 80090c6:	bf00      	nop
 80090c8:	0800863d 	.word	0x0800863d
 80090cc:	080086d5 	.word	0x080086d5
 80090d0:	08008395 	.word	0x08008395
 80090d4:	080085ed 	.word	0x080085ed

080090d8 <R3_2_RLDetectionModeSetDuty>:
  if (MC_NULL == pHdl)
 80090d8:	2800      	cmp	r0, #0
 80090da:	d03b      	beq.n	8009154 <R3_2_RLDetectionModeSetDuty+0x7c>
    TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 80090dc:	f8d0 3090 	ldr.w	r3, [r0, #144]	; 0x90
    val = (((uint32_t)pHandle->Half_PWMPeriod) * ((uint32_t)hDuty)) >> 16;
 80090e0:	f8b0 2084 	ldrh.w	r2, [r0, #132]	; 0x84
{
 80090e4:	b470      	push	{r4, r5, r6}
    TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 80090e6:	689c      	ldr	r4, [r3, #8]
    LL_TIM_OC_SetCompareCH4(TIMx, (((uint32_t)pHandle->Half_PWMPeriod) - ((uint32_t)pHandle->_Super.Ton)));
 80090e8:	f8b0 506a 	ldrh.w	r5, [r0, #106]	; 0x6a
  MODIFY_REG(*pReg, ((TIM_CCMR1_OC1M  | TIM_CCMR1_CC1S) << SHIFT_TAB_OCxx[iChannel]), Mode << SHIFT_TAB_OCxx[iChannel]);
 80090ec:	69e3      	ldr	r3, [r4, #28]
 80090ee:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
    val = (((uint32_t)pHandle->Half_PWMPeriod) * ((uint32_t)hDuty)) >> 16;
 80090f2:	fb02 f101 	mul.w	r1, r2, r1
 80090f6:	f423 43e6 	bic.w	r3, r3, #29440	; 0x7300
 80090fa:	0c09      	lsrs	r1, r1, #16
    LL_TIM_OC_SetCompareCH4(TIMx, (((uint32_t)pHandle->Half_PWMPeriod) - ((uint32_t)pHandle->_Super.Ton)));
 80090fc:	1b52      	subs	r2, r2, r5
 80090fe:	f443 43e0 	orr.w	r3, r3, #28672	; 0x7000
    LL_TIM_OC_SetCompareCH3(TIMx, (uint32_t)pHandle->_Super.Toff);
 8009102:	f8b0 506c 	ldrh.w	r5, [r0, #108]	; 0x6c
    pHandle->_Super.CntPhA = (uint16_t)val;
 8009106:	f8a0 1042 	strh.w	r1, [r0, #66]	; 0x42
    pHandle->ADCRegularLocked = true;
 800910a:	2601      	movs	r6, #1
 800910c:	f880 6094 	strb.w	r6, [r0, #148]	; 0x94
 8009110:	61e3      	str	r3, [r4, #28]
  WRITE_REG(TIMx->CCR4, CompareValue);
 8009112:	6422      	str	r2, [r4, #64]	; 0x40
  WRITE_REG(TIMx->CCR3, CompareValue);
 8009114:	63e5      	str	r5, [r4, #60]	; 0x3c
  WRITE_REG(TIMx->CCR1, CompareValue);
 8009116:	6361      	str	r1, [r4, #52]	; 0x34
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 8009118:	6863      	ldr	r3, [r4, #4]
    if (1U ==  pHandle->_Super.SWerror)
 800911a:	f8b0 2048 	ldrh.w	r2, [r0, #72]	; 0x48
 800911e:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 8009122:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009126:	f043 0370 	orr.w	r3, r3, #112	; 0x70
    pHdl->Sector = SECTOR_4;
 800912a:	2103      	movs	r1, #3
 800912c:	6063      	str	r3, [r4, #4]
    if (1U ==  pHandle->_Super.SWerror)
 800912e:	42b2      	cmp	r2, r6
    pHdl->Sector = SECTOR_4;
 8009130:	f880 1070 	strb.w	r1, [r0, #112]	; 0x70
    if (((TIMx->CR2) & TIM_CR2_MMS_Msk) != LL_TIM_TRGO_RESET)
 8009134:	6863      	ldr	r3, [r4, #4]
    if (1U ==  pHandle->_Super.SWerror)
 8009136:	d007      	beq.n	8009148 <R3_2_RLDetectionModeSetDuty+0x70>
    if (((TIMx->CR2) & TIM_CR2_MMS_Msk) != LL_TIM_TRGO_RESET)
 8009138:	4a07      	ldr	r2, [pc, #28]	; (8009158 <R3_2_RLDetectionModeSetDuty+0x80>)
 800913a:	4213      	tst	r3, r2
      hAux = MC_FOC_DURATION;
 800913c:	bf14      	ite	ne
 800913e:	4632      	movne	r2, r6
 8009140:	2200      	moveq	r2, #0
}
 8009142:	4610      	mov	r0, r2
 8009144:	bc70      	pop	{r4, r5, r6}
 8009146:	4770      	bx	lr
      pHandle->_Super.SWerror = 0U;
 8009148:	2300      	movs	r3, #0
 800914a:	f8a0 3048 	strh.w	r3, [r0, #72]	; 0x48
}
 800914e:	bc70      	pop	{r4, r5, r6}
 8009150:	4610      	mov	r0, r2
 8009152:	4770      	bx	lr
 8009154:	4770      	bx	lr
 8009156:	bf00      	nop
 8009158:	02000070 	.word	0x02000070

0800915c <RVBS_Clear>:
  *         value
  * @param  pHandle related RDivider_Handle_t
  * @retval none
  */
__weak void RVBS_Clear(RDivider_Handle_t *pHandle)
{
 800915c:	b430      	push	{r4, r5}
  {
#endif
    uint16_t aux;
    uint16_t index;

    aux = (pHandle->OverVoltageThreshold + pHandle->UnderVoltageThreshold) / 2U;
 800915e:	8b82      	ldrh	r2, [r0, #28]
 8009160:	8b44      	ldrh	r4, [r0, #26]
    for (index = 0U; index < pHandle->LowPassFilterBW; index++)
 8009162:	8b03      	ldrh	r3, [r0, #24]
    aux = (pHandle->OverVoltageThreshold + pHandle->UnderVoltageThreshold) / 2U;
 8009164:	4414      	add	r4, r2
 8009166:	0864      	lsrs	r4, r4, #1
    for (index = 0U; index < pHandle->LowPassFilterBW; index++)
 8009168:	b14b      	cbz	r3, 800917e <RVBS_Clear+0x22>
    {
      pHandle->aBuffer[index] = aux;
 800916a:	6a05      	ldr	r5, [r0, #32]
 800916c:	2300      	movs	r3, #0
 800916e:	b29a      	uxth	r2, r3
 8009170:	3301      	adds	r3, #1
 8009172:	f825 4012 	strh.w	r4, [r5, r2, lsl #1]
    for (index = 0U; index < pHandle->LowPassFilterBW; index++)
 8009176:	8b01      	ldrh	r1, [r0, #24]
 8009178:	b29a      	uxth	r2, r3
 800917a:	4291      	cmp	r1, r2
 800917c:	d8f7      	bhi.n	800916e <RVBS_Clear+0x12>
    }
    pHandle->_Super.LatestConv = aux;
 800917e:	2300      	movs	r3, #0
 8009180:	f364 030f 	bfi	r3, r4, #0, #16
 8009184:	f364 431f 	bfi	r3, r4, #16, #16
    pHandle->_Super.AvBusVoltage_d = aux;
    pHandle->index = 0U;
 8009188:	2200      	movs	r2, #0
#ifdef NULL_PTR_RDIV_BUS_VLT_SNS
  }
#endif
}
 800918a:	bc30      	pop	{r4, r5}
    pHandle->_Super.LatestConv = aux;
 800918c:	6043      	str	r3, [r0, #4]
    pHandle->index = 0U;
 800918e:	f880 2025 	strb.w	r2, [r0, #37]	; 0x25
}
 8009192:	4770      	bx	lr

08009194 <RVBS_Init>:
{
 8009194:	b510      	push	{r4, lr}
 8009196:	4604      	mov	r4, r0
    pHandle->convHandle = RCM_RegisterRegConv(&pHandle->VbusRegConv);
 8009198:	300c      	adds	r0, #12
 800919a:	f7f9 ff47 	bl	800302c <RCM_RegisterRegConv>
 800919e:	f884 0026 	strb.w	r0, [r4, #38]	; 0x26
    RVBS_Clear(pHandle);
 80091a2:	4620      	mov	r0, r4
 80091a4:	f7ff ffda 	bl	800915c <RVBS_Clear>
}
 80091a8:	bd10      	pop	{r4, pc}
 80091aa:	bf00      	nop

080091ac <RVBS_CheckFaultState>:
    fault = MC_SW_ERROR;
  }
  else
  {
#endif
    if (pHandle->_Super.AvBusVoltage_d > pHandle->OverVoltageThreshold)
 80091ac:	88c3      	ldrh	r3, [r0, #6]
 80091ae:	8b42      	ldrh	r2, [r0, #26]
 80091b0:	429a      	cmp	r2, r3
 80091b2:	d305      	bcc.n	80091c0 <RVBS_CheckFaultState+0x14>
    {
      fault = MC_OVER_VOLT;
    }
    else if (pHandle->_Super.AvBusVoltage_d < pHandle->UnderVoltageThreshold)
 80091b4:	8b80      	ldrh	r0, [r0, #28]
    {
      fault = MC_UNDER_VOLT;
    }
    else
    {
      fault = MC_NO_ERROR;
 80091b6:	4298      	cmp	r0, r3
 80091b8:	bf8c      	ite	hi
 80091ba:	2004      	movhi	r0, #4
 80091bc:	2000      	movls	r0, #0
 80091be:	4770      	bx	lr
      fault = MC_OVER_VOLT;
 80091c0:	2002      	movs	r0, #2
    }
#ifdef NULL_PTR_RDIV_BUS_VLT_SNS
  }
#endif
  return (fault);
}
 80091c2:	4770      	bx	lr

080091c4 <RVBS_CalcAvVbus>:
{
 80091c4:	b570      	push	{r4, r5, r6, lr}
 80091c6:	4604      	mov	r4, r0
    hAux = RCM_ExecRegularConv(pHandle->convHandle);
 80091c8:	f890 0026 	ldrb.w	r0, [r0, #38]	; 0x26
 80091cc:	f7fa f802 	bl	80031d4 <RCM_ExecRegularConv>
    if (0xFFFFU == hAux)
 80091d0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80091d4:	4298      	cmp	r0, r3
 80091d6:	d021      	beq.n	800921c <RVBS_CalcAvVbus+0x58>
      pHandle->aBuffer[pHandle->index] = hAux;
 80091d8:	f894 2025 	ldrb.w	r2, [r4, #37]	; 0x25
 80091dc:	6a23      	ldr	r3, [r4, #32]
 80091de:	f823 0012 	strh.w	r0, [r3, r2, lsl #1]
      for (i = 0U; i < (uint8_t)pHandle->LowPassFilterBW; i++)
 80091e2:	8b26      	ldrh	r6, [r4, #24]
 80091e4:	f016 02ff 	ands.w	r2, r6, #255	; 0xff
 80091e8:	d00d      	beq.n	8009206 <RVBS_CalcAvVbus+0x42>
 80091ea:	3a01      	subs	r2, #1
 80091ec:	b2d2      	uxtb	r2, r2
 80091ee:	eb03 0542 	add.w	r5, r3, r2, lsl #1
 80091f2:	3b02      	subs	r3, #2
      wtemp = 0u;
 80091f4:	2200      	movs	r2, #0
        wtemp += pHandle->aBuffer[i];
 80091f6:	f833 1f02 	ldrh.w	r1, [r3, #2]!
      for (i = 0U; i < (uint8_t)pHandle->LowPassFilterBW; i++)
 80091fa:	429d      	cmp	r5, r3
        wtemp += pHandle->aBuffer[i];
 80091fc:	440a      	add	r2, r1
      for (i = 0U; i < (uint8_t)pHandle->LowPassFilterBW; i++)
 80091fe:	d1fa      	bne.n	80091f6 <RVBS_CalcAvVbus+0x32>
 8009200:	fbb2 f2f6 	udiv	r2, r2, r6
 8009204:	b292      	uxth	r2, r2
      if ((uint16_t)pHandle->index < (pHandle->LowPassFilterBW - 1U))
 8009206:	f894 3025 	ldrb.w	r3, [r4, #37]	; 0x25
      pHandle->_Super.AvBusVoltage_d = (uint16_t)wtemp;
 800920a:	80e2      	strh	r2, [r4, #6]
      if ((uint16_t)pHandle->index < (pHandle->LowPassFilterBW - 1U))
 800920c:	3e01      	subs	r6, #1
 800920e:	42b3      	cmp	r3, r6
        pHandle->index++;
 8009210:	bf34      	ite	cc
 8009212:	3301      	addcc	r3, #1
        pHandle->index = 0U;
 8009214:	2300      	movcs	r3, #0
      pHandle->_Super.LatestConv = hAux;
 8009216:	80a0      	strh	r0, [r4, #4]
        pHandle->index = 0U;
 8009218:	f884 3025 	strb.w	r3, [r4, #37]	; 0x25
    pHandle->_Super.FaultState = RVBS_CheckFaultState(pHandle);
 800921c:	4620      	mov	r0, r4
 800921e:	f7ff ffc5 	bl	80091ac <RVBS_CheckFaultState>
 8009222:	8120      	strh	r0, [r4, #8]
}
 8009224:	bd70      	pop	{r4, r5, r6, pc}
 8009226:	bf00      	nop

08009228 <REMNG_Init>:
    /* Nothing to do */
  }
  else
  {
#endif
    pHandle->Ext = 0;
 8009228:	2300      	movs	r3, #0
    pHandle->TargetFinal = 0;
    pHandle->RampRemainingStep = 0U;
    pHandle->IncDecAmount = 0;
    pHandle->ScalingFactor = 1U;
 800922a:	2201      	movs	r2, #1
    pHandle->TargetFinal = 0;
 800922c:	e9c0 3301 	strd	r3, r3, [r0, #4]
    pHandle->IncDecAmount = 0;
 8009230:	e9c0 3303 	strd	r3, r3, [r0, #12]
    pHandle->ScalingFactor = 1U;
 8009234:	6142      	str	r2, [r0, #20]
    FD_Init(& (pHandle->fd));
#endif
#ifdef NULL_RMP_EXT_MNG
  }
#endif
}
 8009236:	4770      	bx	lr

08009238 <SPD_GetElAngle>:
#ifdef NULL_PTR_SPD_POS_FBK
  return ((MC_NULL == pHandle) ? 0 : pHandle->hElAngle);
#else
  return (pHandle->hElAngle);
#endif
}
 8009238:	f9b0 0004 	ldrsh.w	r0, [r0, #4]
 800923c:	4770      	bx	lr
 800923e:	bf00      	nop

08009240 <SPD_GetAvrgMecSpeedUnit>:
#ifdef NULL_PTR_SPD_POS_FBK
  return ((MC_NULL == pHandle) ? 0 : pHandle->hAvrMecSpeedUnit);
#else
  return (pHandle->hAvrMecSpeedUnit);
#endif
}
 8009240:	f9b0 000c 	ldrsh.w	r0, [r0, #12]
 8009244:	4770      	bx	lr
 8009246:	bf00      	nop

08009248 <SPD_GetInstElSpeedDpp>:
#ifdef NULL_PTR_SPD_POS_FBK
  return ((MC_NULL == pHandle) ? 0 : pHandle->InstantaneousElSpeedDpp);
#else
  return (pHandle->InstantaneousElSpeedDpp);
#endif
}
 8009248:	f9b0 0010 	ldrsh.w	r0, [r0, #16]
 800924c:	4770      	bx	lr
 800924e:	bf00      	nop

08009250 <SPD_IsMecSpeedReliable>:
    bool SpeedError = false;

    bSpeedErrorNumber = pHandle->bSpeedErrorNumber;

    /* Compute absoulte value of mechanical speed */
    if (*pMecSpeedUnit < 0)
 8009250:	f9b1 3000 	ldrsh.w	r3, [r1]
    else
    {
      hAbsMecSpeedUnit = (uint16_t)(*pMecSpeedUnit);
    }

    if (hAbsMecSpeedUnit > pHandle->hMaxReliableMecSpeedUnit)
 8009254:	8a81      	ldrh	r1, [r0, #20]
{
 8009256:	b430      	push	{r4, r5}
    if (*pMecSpeedUnit < 0)
 8009258:	2b00      	cmp	r3, #0
      hAux = -(*pMecSpeedUnit);
 800925a:	bfb8      	it	lt
 800925c:	425b      	neglt	r3, r3
    {
      SpeedError = true;
    }

    if (hAbsMecSpeedUnit < pHandle->hMinReliableMecSpeedUnit)
 800925e:	8ac5      	ldrh	r5, [r0, #22]
    uint8_t bMaximumSpeedErrorsNumber = pHandle->bMaximumSpeedErrorsNumber;
 8009260:	78c4      	ldrb	r4, [r0, #3]
    bSpeedErrorNumber = pHandle->bSpeedErrorNumber;
 8009262:	7802      	ldrb	r2, [r0, #0]
      hAbsMecSpeedUnit = (uint16_t)(*pMecSpeedUnit);
 8009264:	b29b      	uxth	r3, r3
    if (hAbsMecSpeedUnit < pHandle->hMinReliableMecSpeedUnit)
 8009266:	429d      	cmp	r5, r3
 8009268:	d817      	bhi.n	800929a <SPD_IsMecSpeedReliable+0x4a>
    if (hAbsMecSpeedUnit > pHandle->hMaxReliableMecSpeedUnit)
 800926a:	4299      	cmp	r1, r3
 800926c:	bf2c      	ite	cs
 800926e:	2300      	movcs	r3, #0
 8009270:	2301      	movcc	r3, #1
    {
      SpeedError = true;
    }

    /* Compute absoulte value of mechanical acceleration */
    if (pHandle->hMecAccelUnitP < 0)
 8009272:	f9b0 1012 	ldrsh.w	r1, [r0, #18]
    else
    {
      hAbsMecAccelUnitP = (uint16_t)pHandle->hMecAccelUnitP;
    }

    if (hAbsMecAccelUnitP > pHandle->hMaxReliableMecAccelUnitP)
 8009276:	8b05      	ldrh	r5, [r0, #24]
    if (pHandle->hMecAccelUnitP < 0)
 8009278:	2900      	cmp	r1, #0
      hAux = -(pHandle->hMecAccelUnitP);
 800927a:	bfb8      	it	lt
 800927c:	4249      	neglt	r1, r1
      hAbsMecAccelUnitP = (uint16_t)pHandle->hMecAccelUnitP;
 800927e:	b289      	uxth	r1, r1
    if (hAbsMecAccelUnitP > pHandle->hMaxReliableMecAccelUnitP)
 8009280:	428d      	cmp	r5, r1
 8009282:	d300      	bcc.n	8009286 <SPD_IsMecSpeedReliable+0x36>
    {
      SpeedError = true;
    }

    if (true == SpeedError)
 8009284:	b15b      	cbz	r3, 800929e <SPD_IsMecSpeedReliable+0x4e>
    {
      if (bSpeedErrorNumber < bMaximumSpeedErrorsNumber)
 8009286:	4294      	cmp	r4, r2
 8009288:	d901      	bls.n	800928e <SPD_IsMecSpeedReliable+0x3e>
      {
        bSpeedErrorNumber++;
 800928a:	3201      	adds	r2, #1
 800928c:	b2d2      	uxtb	r2, r2
    if (bSpeedErrorNumber == bMaximumSpeedErrorsNumber)
    {
      SpeedSensorReliability = false;
    }

    pHandle->bSpeedErrorNumber = bSpeedErrorNumber;
 800928e:	7002      	strb	r2, [r0, #0]
#ifdef NULL_PTR_SPD_POS_FBK
  }
#endif
  return (SpeedSensorReliability);
}
 8009290:	1b10      	subs	r0, r2, r4
 8009292:	bf18      	it	ne
 8009294:	2001      	movne	r0, #1
 8009296:	bc30      	pop	{r4, r5}
 8009298:	4770      	bx	lr
      SpeedError = true;
 800929a:	2301      	movs	r3, #1
 800929c:	e7e9      	b.n	8009272 <SPD_IsMecSpeedReliable+0x22>
        bSpeedErrorNumber = 0u;
 800929e:	4294      	cmp	r4, r2
 80092a0:	bf88      	it	hi
 80092a2:	2200      	movhi	r2, #0
 80092a4:	e7f3      	b.n	800928e <SPD_IsMecSpeedReliable+0x3e>
 80092a6:	bf00      	nop

080092a8 <SPD_GetS16Speed>:
  }
  else
  {
#endif
    int32_t wAux = (int32_t)pHandle->hAvrMecSpeedUnit;
    wAux *= INT16_MAX;
 80092a8:	f9b0 300c 	ldrsh.w	r3, [r0, #12]
    wAux /= (int16_t)pHandle->hMaxReliableMecSpeedUnit;
 80092ac:	f9b0 0014 	ldrsh.w	r0, [r0, #20]
    wAux *= INT16_MAX;
 80092b0:	ebc3 33c3 	rsb	r3, r3, r3, lsl #15
    wAux /= (int16_t)pHandle->hMaxReliableMecSpeedUnit;
 80092b4:	fb93 f0f0 	sdiv	r0, r3, r0
    tempValue = (int16_t)wAux;
#ifdef NULL_PTR_SPD_POS_FBK
  }
#endif
  return (tempValue);
}
 80092b8:	b200      	sxth	r0, r0
 80092ba:	4770      	bx	lr

080092bc <STC_Init>:
  *         It can be equal to MC_NULL if the STC is used only in torque
  *         mode.
  * @retval none.
  */
__weak void STC_Init(SpeednTorqCtrl_Handle_t *pHandle, PID_Handle_t *pPI, SpeednPosFdbk_Handle_t *SPD_Handle)
{
 80092bc:	b430      	push	{r4, r5}
#endif
    pHandle->PISpeed = pPI;
    pHandle->SPD = SPD_Handle;
    pHandle->Mode = pHandle->ModeDefault;
    pHandle->SpeedRefUnitExt = ((int32_t)pHandle->MecSpeedRefUnitDefault) * 65536;
    pHandle->TorqueRef = ((int32_t)pHandle->TorqueRefDefault) * 65536;
 80092be:	f9b0 302e 	ldrsh.w	r3, [r0, #46]	; 0x2e
    pHandle->SpeedRefUnitExt = ((int32_t)pHandle->MecSpeedRefUnitDefault) * 65536;
 80092c2:	f9b0 402c 	ldrsh.w	r4, [r0, #44]	; 0x2c
    pHandle->Mode = pHandle->ModeDefault;
 80092c6:	f890 502a 	ldrb.w	r5, [r0, #42]	; 0x2a
    pHandle->PISpeed = pPI;
 80092ca:	6101      	str	r1, [r0, #16]
    pHandle->SpeedRefUnitExt = ((int32_t)pHandle->MecSpeedRefUnitDefault) * 65536;
 80092cc:	0424      	lsls	r4, r4, #16
    pHandle->TorqueRef = ((int32_t)pHandle->TorqueRefDefault) * 65536;
 80092ce:	0419      	lsls	r1, r3, #16
    pHandle->TargetFinal = 0;
 80092d0:	2300      	movs	r3, #0
    pHandle->TorqueRef = ((int32_t)pHandle->TorqueRefDefault) * 65536;
 80092d2:	e9c0 4101 	strd	r4, r1, [r0, #4]
    pHandle->Mode = pHandle->ModeDefault;
 80092d6:	7005      	strb	r5, [r0, #0]
    pHandle->SPD = SPD_Handle;
 80092d8:	6142      	str	r2, [r0, #20]
    pHandle->RampRemainingStep = 0U;
    pHandle->IncDecAmount = 0;
#ifdef NULL_PTR_SPD_TRQ_CTL
  }
#endif
}
 80092da:	bc30      	pop	{r4, r5}
    pHandle->TargetFinal = 0;
 80092dc:	8043      	strh	r3, [r0, #2]
    pHandle->RampRemainingStep = 0U;
 80092de:	60c3      	str	r3, [r0, #12]
    pHandle->IncDecAmount = 0;
 80092e0:	6183      	str	r3, [r0, #24]
}
 80092e2:	4770      	bx	lr

080092e4 <STC_GetSpeedSensor>:
#ifdef NULL_PTR_SPD_TRQ_CTL
  return ((MC_NULL ==  pHandle) ? MC_NULL : pHandle->SPD);
#else
  return (pHandle->SPD);
#endif
}
 80092e4:	6940      	ldr	r0, [r0, #20]
 80092e6:	4770      	bx	lr

080092e8 <STC_Clear>:
    /* Nothing to do */
  }
  else
  {
#endif
    if (STC_SPEED_MODE == pHandle->Mode)
 80092e8:	7803      	ldrb	r3, [r0, #0]
 80092ea:	2b01      	cmp	r3, #1
 80092ec:	d000      	beq.n	80092f0 <STC_Clear+0x8>
      PID_SetIntegralTerm(pHandle->PISpeed, 0);
    }
#ifdef NULL_PTR_SPD_TRQ_CTL
  }
#endif
}
 80092ee:	4770      	bx	lr
      PID_SetIntegralTerm(pHandle->PISpeed, 0);
 80092f0:	6900      	ldr	r0, [r0, #16]
 80092f2:	2100      	movs	r1, #0
 80092f4:	f7fe bef4 	b.w	80080e0 <PID_SetIntegralTerm>

080092f8 <STC_GetMecSpeedRefUnit>:
  return ((MC_NULL == pHandle) ? 0 : (int16_t)(pHandle->SpeedRefUnitExt / 65536));
#else
  return ((int16_t)(pHandle->SpeedRefUnitExt / 65536));
#endif
#endif
}
 80092f8:	f9b0 0006 	ldrsh.w	r0, [r0, #6]
 80092fc:	4770      	bx	lr
 80092fe:	bf00      	nop

08009300 <STC_GetTorqueRef>:
  return ((MC_NULL == pHandle) ? 0 : (int16_t)(pHandle->TorqueRef / 65536));
#else
  return ((int16_t)(pHandle->TorqueRef / 65536));
#endif
#endif
}
 8009300:	f9b0 000a 	ldrsh.w	r0, [r0, #10]
 8009304:	4770      	bx	lr
 8009306:	bf00      	nop

08009308 <STC_SetControlMode>:
  }
  else
  {
#endif
    pHandle->Mode = bMode;
    pHandle->RampRemainingStep = 0u; /* Interrupts previous ramp. */
 8009308:	2300      	movs	r3, #0
    pHandle->Mode = bMode;
 800930a:	7001      	strb	r1, [r0, #0]
    pHandle->RampRemainingStep = 0u; /* Interrupts previous ramp. */
 800930c:	60c3      	str	r3, [r0, #12]
#ifdef NULL_PTR_SPD_TRQ_CTL
  }
#endif
}
 800930e:	4770      	bx	lr

08009310 <STC_ExecRamp>:
  *         application torque or below min application speed depending on
  *         current modality of TSC) in this case the command is ignored and the
  *         previous ramp is not interrupted, otherwise it returns true.
  */
__weak bool STC_ExecRamp(SpeednTorqCtrl_Handle_t *pHandle, int16_t hTargetFinal, uint32_t hDurationms)
{
 8009310:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    uint32_t wAux;
    int32_t wAux1;
    int16_t hCurrentReference;

    /* Check if the hTargetFinal is out of the bound of application. */
    if (STC_TORQUE_MODE == pHandle->Mode)
 8009312:	7806      	ldrb	r6, [r0, #0]
{
 8009314:	4604      	mov	r4, r0
 8009316:	460d      	mov	r5, r1
 8009318:	4617      	mov	r7, r2
    if (STC_TORQUE_MODE == pHandle->Mode)
 800931a:	b1f6      	cbz	r6, 800935a <STC_ExecRamp+0x4a>
#else
      hCurrentReference = (int16_t)(pHandle->SpeedRefUnitExt / 65536);
#endif

#ifdef CHECK_BOUNDARY
      if ((int32_t)hTargetFinal > (int32_t)pHandle->MaxAppPositiveMecSpeedUnit)
 800931c:	8bc3      	ldrh	r3, [r0, #30]
      hCurrentReference = (int16_t)(pHandle->SpeedRefUnitExt >> 16);
 800931e:	f9b0 0006 	ldrsh.w	r0, [r0, #6]
      if ((int32_t)hTargetFinal > (int32_t)pHandle->MaxAppPositiveMecSpeedUnit)
 8009322:	4299      	cmp	r1, r3
 8009324:	dd01      	ble.n	800932a <STC_ExecRamp+0x1a>
        allowedRange = false;
 8009326:	2000      	movs	r0, #0
    }
#ifdef NULL_PTR_SPD_TRQ_CTL
  }
#endif
  return (allowedRange);
}
 8009328:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      else if (hTargetFinal < pHandle->MinAppNegativeMecSpeedUnit)
 800932a:	f9b4 3024 	ldrsh.w	r3, [r4, #36]	; 0x24
 800932e:	428b      	cmp	r3, r1
 8009330:	dcf9      	bgt.n	8009326 <STC_ExecRamp+0x16>
      else if ((int32_t)hTargetFinal < (int32_t)pHandle->MinAppPositiveMecSpeedUnit)
 8009332:	8c23      	ldrh	r3, [r4, #32]
 8009334:	4299      	cmp	r1, r3
 8009336:	da03      	bge.n	8009340 <STC_ExecRamp+0x30>
        if (hTargetFinal > pHandle->MaxAppNegativeMecSpeedUnit)
 8009338:	f9b4 3022 	ldrsh.w	r3, [r4, #34]	; 0x22
 800933c:	428b      	cmp	r3, r1
 800933e:	dbf2      	blt.n	8009326 <STC_ExecRamp+0x16>
      if (0U == hDurationms)
 8009340:	b9af      	cbnz	r7, 800936e <STC_ExecRamp+0x5e>
        if (STC_SPEED_MODE == pHandle->Mode)
 8009342:	7823      	ldrb	r3, [r4, #0]
          pHandle->SpeedRefUnitExt = ((int32_t)hTargetFinal) * 65536;
 8009344:	042d      	lsls	r5, r5, #16
        if (STC_SPEED_MODE == pHandle->Mode)
 8009346:	2b01      	cmp	r3, #1
        pHandle->RampRemainingStep = 0U;
 8009348:	f04f 0300 	mov.w	r3, #0
          pHandle->SpeedRefUnitExt = ((int32_t)hTargetFinal) * 65536;
 800934c:	bf0c      	ite	eq
 800934e:	6065      	streq	r5, [r4, #4]
          pHandle->TorqueRef = ((int32_t)hTargetFinal) * 65536;
 8009350:	60a5      	strne	r5, [r4, #8]
        pHandle->RampRemainingStep = 0U;
 8009352:	60e3      	str	r3, [r4, #12]
        pHandle->IncDecAmount = 0;
 8009354:	61a3      	str	r3, [r4, #24]
 8009356:	2001      	movs	r0, #1
}
 8009358:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      hCurrentReference = STC_GetTorqueRef(pHandle);
 800935a:	f7ff ffd1 	bl	8009300 <STC_GetTorqueRef>
      if ((int32_t)hTargetFinal > (int32_t)pHandle->MaxPositiveTorque)
 800935e:	8ce3      	ldrh	r3, [r4, #38]	; 0x26
 8009360:	429d      	cmp	r5, r3
 8009362:	dce0      	bgt.n	8009326 <STC_ExecRamp+0x16>
      if ((int32_t)hTargetFinal < (int32_t)pHandle->MinNegativeTorque)
 8009364:	f9b4 3028 	ldrsh.w	r3, [r4, #40]	; 0x28
 8009368:	42ab      	cmp	r3, r5
 800936a:	dcdc      	bgt.n	8009326 <STC_ExecRamp+0x16>
 800936c:	e7e8      	b.n	8009340 <STC_ExecRamp+0x30>
        wAux = ((uint32_t)hDurationms) * ((uint32_t)pHandle->STCFrequencyHz);
 800936e:	8ba3      	ldrh	r3, [r4, #28]
        wAux /= 1000U;
 8009370:	4a07      	ldr	r2, [pc, #28]	; (8009390 <STC_ExecRamp+0x80>)
        pHandle->TargetFinal = hTargetFinal;
 8009372:	8065      	strh	r5, [r4, #2]
        wAux = ((uint32_t)hDurationms) * ((uint32_t)pHandle->STCFrequencyHz);
 8009374:	fb07 f303 	mul.w	r3, r7, r3
        wAux /= 1000U;
 8009378:	fba2 2303 	umull	r2, r3, r2, r3
 800937c:	099b      	lsrs	r3, r3, #6
        pHandle->RampRemainingStep++;
 800937e:	3301      	adds	r3, #1
        wAux1 = (((int32_t)hTargetFinal) - ((int32_t)hCurrentReference)) * 65536;
 8009380:	1a2d      	subs	r5, r5, r0
 8009382:	042d      	lsls	r5, r5, #16
        pHandle->RampRemainingStep++;
 8009384:	60e3      	str	r3, [r4, #12]
        wAux1 /= ((int32_t)pHandle->RampRemainingStep);
 8009386:	fb95 f5f3 	sdiv	r5, r5, r3
        pHandle->IncDecAmount = wAux1;
 800938a:	2001      	movs	r0, #1
 800938c:	61a5      	str	r5, [r4, #24]
}
 800938e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009390:	10624dd3 	.word	0x10624dd3

08009394 <STC_StopRamp>:
    /* Nothing to do */
  }
  else
  {
#endif
    pHandle->RampRemainingStep = 0U;
 8009394:	2300      	movs	r3, #0
 8009396:	60c3      	str	r3, [r0, #12]
    pHandle->IncDecAmount = 0;
 8009398:	6183      	str	r3, [r0, #24]
#ifdef NULL_PTR_SPD_TRQ_CTL
  }
#endif
}
 800939a:	4770      	bx	lr

0800939c <STC_CalcTorqueReference>:
  *         To convert current expressed in Amps to current expressed in digit
  *         is possible to use the formula:
  *         Current(digit) = [Current(Amp) * 65536 * Rshunt * Aop]  /  Vdd micro
  */
__weak int16_t STC_CalcTorqueReference(SpeednTorqCtrl_Handle_t *pHandle)
{
 800939c:	b538      	push	{r3, r4, r5, lr}
    int16_t hTargetSpeed;
    int16_t hError;

    if (STC_TORQUE_MODE == pHandle->Mode)
    {
      wCurrentReference = pHandle->TorqueRef;
 800939e:	e9d0 5101 	ldrd	r5, r1, [r0, #4]
    if (STC_TORQUE_MODE == pHandle->Mode)
 80093a2:	7802      	ldrb	r2, [r0, #0]
      wCurrentReference = pHandle->SpeedRefUnitExt;
    }

    /* Update the speed reference or the torque reference according to the mode
       and terminates the ramp if needed. */
    if (pHandle->RampRemainingStep > 1U)
 80093a4:	68c3      	ldr	r3, [r0, #12]
      wCurrentReference = pHandle->TorqueRef;
 80093a6:	2a00      	cmp	r2, #0
 80093a8:	bf08      	it	eq
 80093aa:	460d      	moveq	r5, r1
    if (pHandle->RampRemainingStep > 1U)
 80093ac:	2b01      	cmp	r3, #1
{
 80093ae:	4604      	mov	r4, r0
    if (pHandle->RampRemainingStep > 1U)
 80093b0:	d908      	bls.n	80093c4 <STC_CalcTorqueReference+0x28>
    {
      /* Increment/decrement the reference value. */
      wCurrentReference += pHandle->IncDecAmount;
 80093b2:	6981      	ldr	r1, [r0, #24]

      /* Decrement the number of remaining steps */
      pHandle->RampRemainingStep--;
 80093b4:	3b01      	subs	r3, #1
 80093b6:	60c3      	str	r3, [r0, #12]
      wCurrentReference += pHandle->IncDecAmount;
 80093b8:	440d      	add	r5, r1
    else
    {
      /* Do nothing. */
    }

    if (STC_SPEED_MODE == pHandle->Mode)
 80093ba:	2a01      	cmp	r2, #1
 80093bc:	d00b      	beq.n	80093d6 <STC_CalcTorqueReference+0x3a>
      pHandle->SpeedRefUnitExt = wCurrentReference;
      pHandle->TorqueRef = ((int32_t)hTorqueReference) * 65536;
    }
    else
    {
      pHandle->TorqueRef = wCurrentReference;
 80093be:	60a5      	str	r5, [r4, #8]
#ifndef FULL_MISRA_C_COMPLIANCY_SPD_TORQ_CTRL
      //cstat !MISRAC2012-Rule-1.3_n !ATH-shift-neg !MISRAC2012-Rule-10.1_R6
      hTorqueReference = (int16_t)(wCurrentReference >> 16);
 80093c0:	1428      	asrs	r0, r5, #16
    }
#ifdef NULL_PTR_SPD_TRQ_CTL
  }
#endif
  return (hTorqueReference);
}
 80093c2:	bd38      	pop	{r3, r4, r5, pc}
    else if (1U == pHandle->RampRemainingStep)
 80093c4:	d1f9      	bne.n	80093ba <STC_CalcTorqueReference+0x1e>
      wCurrentReference = ((int32_t)pHandle->TargetFinal) * 65536;
 80093c6:	f9b0 5002 	ldrsh.w	r5, [r0, #2]
      pHandle->RampRemainingStep = 0U;
 80093ca:	2300      	movs	r3, #0
    if (STC_SPEED_MODE == pHandle->Mode)
 80093cc:	2a01      	cmp	r2, #1
      wCurrentReference = ((int32_t)pHandle->TargetFinal) * 65536;
 80093ce:	ea4f 4505 	mov.w	r5, r5, lsl #16
      pHandle->RampRemainingStep = 0U;
 80093d2:	60c3      	str	r3, [r0, #12]
    if (STC_SPEED_MODE == pHandle->Mode)
 80093d4:	d1f3      	bne.n	80093be <STC_CalcTorqueReference+0x22>
      hMeasuredSpeed = SPD_GetAvrgMecSpeedUnit(pHandle->SPD);
 80093d6:	6960      	ldr	r0, [r4, #20]
 80093d8:	f7ff ff32 	bl	8009240 <SPD_GetAvrgMecSpeedUnit>
      hError = hTargetSpeed - hMeasuredSpeed;
 80093dc:	ebc0 4025 	rsb	r0, r0, r5, asr #16
      hTorqueReference = PI_Controller(pHandle->PISpeed, (int32_t)hError);
 80093e0:	b201      	sxth	r1, r0
 80093e2:	6920      	ldr	r0, [r4, #16]
 80093e4:	f7fe feae 	bl	8008144 <PI_Controller>
      pHandle->TorqueRef = ((int32_t)hTorqueReference) * 65536;
 80093e8:	0403      	lsls	r3, r0, #16
 80093ea:	e9c4 5301 	strd	r5, r3, [r4, #4]
}
 80093ee:	bd38      	pop	{r3, r4, r5, pc}

080093f0 <STC_GetMecSpeedRefUnitDefault>:
#ifdef NULL_PTR_SPD_TRQ_CTL
  return ((MC_NULL == pHandle) ? 0 : pHandle->MecSpeedRefUnitDefault);
#else
  return (pHandle->MecSpeedRefUnitDefault);
#endif
}
 80093f0:	f9b0 002c 	ldrsh.w	r0, [r0, #44]	; 0x2c
 80093f4:	4770      	bx	lr
 80093f6:	bf00      	nop

080093f8 <STC_GetDefaultIqdref>:
    IqdRefDefault.d = 0;
  }
  else
  {
#endif
    IqdRefDefault.q = pHandle->TorqueRefDefault;
 80093f8:	f8d0 302e 	ldr.w	r3, [r0, #46]	; 0x2e
    IqdRefDefault.d = pHandle->IdrefDefault;
#ifdef NULL_PTR_SPD_TRQ_CTL
  }
#endif
  return (IqdRefDefault);
 80093fc:	2200      	movs	r2, #0
 80093fe:	b299      	uxth	r1, r3
 8009400:	f361 020f 	bfi	r2, r1, #0, #16
 8009404:	0c1b      	lsrs	r3, r3, #16
 8009406:	f363 421f 	bfi	r2, r3, #16, #16
{
 800940a:	b082      	sub	sp, #8
}
 800940c:	4610      	mov	r0, r2
 800940e:	b002      	add	sp, #8
 8009410:	4770      	bx	lr
 8009412:	bf00      	nop

08009414 <STC_ForceSpeedReferenceToCurrentSpeed>:
  *         at the START_RUN state to initialize the speed reference.
  * @param  pHandle: handler of the current instance of the SpeednTorqCtrl component
  * @retval none
  */
__weak void STC_ForceSpeedReferenceToCurrentSpeed(SpeednTorqCtrl_Handle_t *pHandle)
{
 8009414:	b510      	push	{r4, lr}
 8009416:	4604      	mov	r4, r0
    /* Nothing to do */
  }
  else
  {
#endif
    pHandle->SpeedRefUnitExt = ((int32_t)SPD_GetAvrgMecSpeedUnit(pHandle->SPD)) * (int32_t)65536;
 8009418:	6940      	ldr	r0, [r0, #20]
 800941a:	f7ff ff11 	bl	8009240 <SPD_GetAvrgMecSpeedUnit>
 800941e:	0400      	lsls	r0, r0, #16
 8009420:	6060      	str	r0, [r4, #4]
#ifdef NULL_PTR_SPD_TRQ_CTL
  }
#endif
}
 8009422:	bd10      	pop	{r4, pc}

08009424 <__libc_init_array>:
 8009424:	b570      	push	{r4, r5, r6, lr}
 8009426:	4d0d      	ldr	r5, [pc, #52]	; (800945c <__libc_init_array+0x38>)
 8009428:	4c0d      	ldr	r4, [pc, #52]	; (8009460 <__libc_init_array+0x3c>)
 800942a:	1b64      	subs	r4, r4, r5
 800942c:	10a4      	asrs	r4, r4, #2
 800942e:	2600      	movs	r6, #0
 8009430:	42a6      	cmp	r6, r4
 8009432:	d109      	bne.n	8009448 <__libc_init_array+0x24>
 8009434:	4d0b      	ldr	r5, [pc, #44]	; (8009464 <__libc_init_array+0x40>)
 8009436:	4c0c      	ldr	r4, [pc, #48]	; (8009468 <__libc_init_array+0x44>)
 8009438:	f000 f82e 	bl	8009498 <_init>
 800943c:	1b64      	subs	r4, r4, r5
 800943e:	10a4      	asrs	r4, r4, #2
 8009440:	2600      	movs	r6, #0
 8009442:	42a6      	cmp	r6, r4
 8009444:	d105      	bne.n	8009452 <__libc_init_array+0x2e>
 8009446:	bd70      	pop	{r4, r5, r6, pc}
 8009448:	f855 3b04 	ldr.w	r3, [r5], #4
 800944c:	4798      	blx	r3
 800944e:	3601      	adds	r6, #1
 8009450:	e7ee      	b.n	8009430 <__libc_init_array+0xc>
 8009452:	f855 3b04 	ldr.w	r3, [r5], #4
 8009456:	4798      	blx	r3
 8009458:	3601      	adds	r6, #1
 800945a:	e7f2      	b.n	8009442 <__libc_init_array+0x1e>
 800945c:	08009914 	.word	0x08009914
 8009460:	08009914 	.word	0x08009914
 8009464:	08009914 	.word	0x08009914
 8009468:	08009918 	.word	0x08009918

0800946c <memcpy>:
 800946c:	440a      	add	r2, r1
 800946e:	4291      	cmp	r1, r2
 8009470:	f100 33ff 	add.w	r3, r0, #4294967295
 8009474:	d100      	bne.n	8009478 <memcpy+0xc>
 8009476:	4770      	bx	lr
 8009478:	b510      	push	{r4, lr}
 800947a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800947e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009482:	4291      	cmp	r1, r2
 8009484:	d1f9      	bne.n	800947a <memcpy+0xe>
 8009486:	bd10      	pop	{r4, pc}

08009488 <memset>:
 8009488:	4402      	add	r2, r0
 800948a:	4603      	mov	r3, r0
 800948c:	4293      	cmp	r3, r2
 800948e:	d100      	bne.n	8009492 <memset+0xa>
 8009490:	4770      	bx	lr
 8009492:	f803 1b01 	strb.w	r1, [r3], #1
 8009496:	e7f9      	b.n	800948c <memset+0x4>

08009498 <_init>:
 8009498:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800949a:	bf00      	nop
 800949c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800949e:	bc08      	pop	{r3}
 80094a0:	469e      	mov	lr, r3
 80094a2:	4770      	bx	lr

080094a4 <_fini>:
 80094a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80094a6:	bf00      	nop
 80094a8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80094aa:	bc08      	pop	{r3}
 80094ac:	469e      	mov	lr, r3
 80094ae:	4770      	bx	lr
