<p align="center"><img src="docs/source/images/rvsteel_logo_circle.svg" width="60"/></br><strong>RISC-V Steel</strong></br>Free and open RISC-V IP</p>

**RISC-V Steel** is a free and open collection of RISC-V IP that is simple, robust and easy to use. It features a 32-bit RISC-V processor core, a configurable system-on-chip design and a suite of software and hardware tools aimed to speed up building RISC-V embedded applications.

## Available IP

#### Processor Core

RISC-V Steel Processor Core implements the RV32I ISA, the Zicsr extension and the Machine-mode privileged architecture of RISC-V.

- [Documentation](https://riscv-steel.github.io/riscv-steel/core/)

#### System-on-Chip

RISC-V Steel System-on-Chip expands the Processor Core IP by adding memory and UART modules to its design. It features a toolchain for software development and demo projects.

- [Documentation](https://riscv-steel.github.io/riscv-steel/soc/)
- [Software Guide](https://riscv-steel.github.io/riscv-steel/softwareguide/)
- [Demo Project](https://riscv-steel.github.io/riscv-steel/getstarted/) (for Digilent Arty and Cmod boards)

## License

RISC-V Steel is distributed under the [MIT License](LICENSE).

## Need help?

Please open a [new issue](https://github.com/riscv-steel/riscv-steel/issues).
