// Seed: 3367120637
`timescale 1 ps / 1 ps
module module_0 (
    output reg id_0,
    output id_1,
    input reg id_2,
    input logic id_3,
    input id_4,
    output id_5,
    output id_6
);
  assign id_6 = id_4;
  initial begin
    id_1 <= 1;
    if (1)
      if (id_2 >= 1) id_1 <= id_4;
      else id_0 <= id_2;
  end
endmodule
