
---------- Begin Simulation Statistics ----------
final_tick                               704055549000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 102173                       # Simulator instruction rate (inst/s)
host_mem_usage                                 726668                       # Number of bytes of host memory used
host_op_rate                                   188178                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   978.74                       # Real time elapsed on the host
host_tick_rate                              719351723                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     184176409                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.704056                       # Number of seconds simulated
sim_ticks                                704055549000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.956861                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                10561260                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             10565818                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  5                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              1454                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          10562173                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                 29                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             196                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              167                       # Number of indirect misses.
system.cpu.branchPred.lookups                10570414                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    2704                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          101                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     184176409                       # Number of ops (including micro ops) committed
system.cpu.cpi                               7.040555                       # CPI: cycles per instruction
system.cpu.discardedOps                          4251                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           44893834                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           2086127                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           169118                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                       482852821                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.142034                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        704055549                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                97640473     53.01%     53.01% # Class of committed instruction
system.cpu.op_class_0::IntMult                 114699      0.06%     53.08% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      8      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      8      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      6      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     1      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                6      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::MemRead                2082588      1.13%     54.21% # Class of committed instruction
system.cpu.op_class_0::MemWrite              84338620     45.79%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                184176409                       # Class of committed instruction
system.cpu.tickCycles                       221202728                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    19                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      5230472                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      10494289                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           56                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      5262299                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          599                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     10526210                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            599                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 704055549000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                838                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      5230253                       # Transaction distribution
system.membus.trans_dist::CleanEvict              208                       # Transaction distribution
system.membus.trans_dist::ReadExReq           5262990                       # Transaction distribution
system.membus.trans_dist::ReadExResp          5262990                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           838                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     15758117                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               15758117                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    671621184                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               671621184                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           5263828                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 5263828    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             5263828                       # Request fanout histogram
system.membus.respLayer1.occupancy        27695720500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.9                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         31415301000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               4.5                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 704055549000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp               911                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     10492276                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean            1                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            1082                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          5263000                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         5263000                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           589                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          322                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1179                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     15788942                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              15790121                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        37760                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    673622080                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              673659840                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         5231060                       # Total snoops (count)
system.tol2bus.snoopTraffic                 334736192                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         10494971                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000062                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.007900                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               10494316     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    655      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           10494971                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        21050258000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       15789968997                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1767999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 704055549000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                   19                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                   60                       # number of demand (read+write) hits
system.l2.demand_hits::total                       79                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  19                       # number of overall hits
system.l2.overall_hits::.cpu.data                  60                       # number of overall hits
system.l2.overall_hits::total                      79                       # number of overall hits
system.l2.demand_misses::.cpu.inst                570                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data            5263262                       # number of demand (read+write) misses
system.l2.demand_misses::total                5263832                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               570                       # number of overall misses
system.l2.overall_misses::.cpu.data           5263262                       # number of overall misses
system.l2.overall_misses::total               5263832                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     56746000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data 524785003000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     524841749000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     56746000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data 524785003000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    524841749000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              589                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data          5263322                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              5263911                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             589                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data         5263322                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             5263911                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.967742                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.999989                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.999985                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.967742                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.999989                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.999985                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 99554.385965                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 99707.178362                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 99707.161817                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 99554.385965                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 99707.178362                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 99707.161817                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             5230253                       # number of writebacks
system.l2.writebacks::total                   5230253                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   4                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  4                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           569                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data       5263259                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           5263828                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          569                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data      5263259                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          5263828                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     45266000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data 419519579000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 419564845000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     45266000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data 419519579000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 419564845000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.966044                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.999988                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.999984                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.966044                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.999988                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.999984                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 79553.602812                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 79707.188835                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 79707.172233                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 79553.602812                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 79707.188835                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 79707.172233                       # average overall mshr miss latency
system.l2.replacements                        5231060                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      5262023                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          5262023                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      5262023                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      5262023                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks            1                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total                1                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks            1                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total            1                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data                10                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    10                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data         5262990                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             5262990                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data 524756083000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  524756083000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data       5263000                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           5263000                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.999998                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.999998                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 99706.836418                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 99706.836418                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data      5262990                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        5262990                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data 419496283000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 419496283000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.999998                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.999998                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 79706.836418                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 79706.836418                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             19                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 19                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          570                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              570                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     56746000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     56746000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          589                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            589                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.967742                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.967742                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 99554.385965                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 99554.385965                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          569                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          569                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     45266000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     45266000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.966044                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.966044                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 79553.602812                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 79553.602812                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data            50                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                50                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          272                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             272                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     28920000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     28920000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          322                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           322                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.844720                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.844720                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 106323.529412                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 106323.529412                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          269                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          269                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     23296000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     23296000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.835404                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.835404                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 86602.230483                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 86602.230483                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 704055549000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 32429.947216                       # Cycle average of tags in use
system.l2.tags.total_refs                    10526150                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   5263828                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.999714                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     87000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst         5.852315                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     32424.094902                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.000179                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.989505                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.989683                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           76                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          679                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         6781                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        25232                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  89473060                       # Number of tag accesses
system.l2.tags.data_accesses                 89473060                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 704055549000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          36416                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data      336848576                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          336884992                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        36416                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         36416                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    334736192                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       334736192                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             569                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data         5263259                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             5263828                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      5230253                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            5230253                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst             51723                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         478440340                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             478492063                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst        51723                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            51723                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      475440031                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            475440031                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      475440031                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst            51723                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        478440340                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            953932094                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   5230253.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       569.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   5263259.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001045644250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       326878                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       326878                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            15611672                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            4903511                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     5263828                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    5230253                       # Number of write requests accepted
system.mem_ctrls.readBursts                   5263828                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  5230253                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            329170                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            329086                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            329070                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            329044                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            329101                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            328944                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            328902                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            328861                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            328799                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            329039                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           329027                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           328959                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           328901                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           328864                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           328977                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           329084                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            327029                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            326981                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            326962                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            326964                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            326975                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            326867                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            326784                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            326784                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            326714                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            326918                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           326921                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           326902                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           326839                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           326792                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           326846                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           326956                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.44                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  51036216750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                26319140000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            149732991750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      9695.65                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                28445.65                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  4811322                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 4868793                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 91.40                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.09                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               5263828                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              5230253                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 5263585                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     223                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      20                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     50                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     96                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 326871                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 326879                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 326878                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 326879                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 326878                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 326879                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 326917                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 326878                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 326878                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 326880                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 326879                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 326880                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 326879                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 326879                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 326880                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 326878                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       813945                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    825.140765                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   712.356520                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   307.107431                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        31646      3.89%      3.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        22478      2.76%      6.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        48163      5.92%     12.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        50241      6.17%     18.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        34090      4.19%     22.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        44829      5.51%     28.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        38229      4.70%     33.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        37732      4.64%     37.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       506537     62.23%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       813945                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       326878                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      16.103335                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.004375                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     49.503841                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023       326875    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::27648-28671            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        326878                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       326878                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.000569                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.000536                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.033730                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           326782     99.97%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                9      0.00%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               84      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        326878                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              336884992                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               334734976                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               336884992                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            334736192                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       478.49                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       475.44                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    478.49                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    475.44                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         7.45                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.74                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.71                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  704055496000                       # Total gap between requests
system.mem_ctrls.avgGap                      67090.72                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        36416                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data    336848576                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    334734976                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 51723.191517662483                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 478440339.655642688274                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 475438303.803497195244                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          569                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data      5263259                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      5230253                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     16056250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data 149716935500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 17162984826750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28218.37                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     28445.67                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   3281482.72                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    92.24                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           2905344540                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1544223450                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         18789981000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        13649715360                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     55576978080.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     165466895430                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     131016787680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       388949925540                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        552.442099                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 336058219750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  23509720000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 344487609250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           2906237040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           1544697825                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         18793750920                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        13652106120                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     55576978080.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     165555930000                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     130941811200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       388971511185                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        552.472758                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 335864317250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  23509720000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 344681511750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    704055549000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 704055549000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     31870514                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         31870514                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     31870514                       # number of overall hits
system.cpu.icache.overall_hits::total        31870514                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          589                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            589                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          589                       # number of overall misses
system.cpu.icache.overall_misses::total           589                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     60129000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     60129000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     60129000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     60129000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     31871103                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     31871103                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     31871103                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     31871103                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000018                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000018                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000018                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000018                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 102086.587436                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 102086.587436                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 102086.587436                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 102086.587436                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks            1                       # number of writebacks
system.cpu.icache.writebacks::total                 1                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          589                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          589                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          589                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          589                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     58951000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     58951000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     58951000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     58951000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000018                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000018                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000018                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000018                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 100086.587436                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 100086.587436                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 100086.587436                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 100086.587436                       # average overall mshr miss latency
system.cpu.icache.replacements                      1                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     31870514                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        31870514                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          589                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           589                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     60129000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     60129000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     31871103                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     31871103                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000018                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000018                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 102086.587436                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 102086.587436                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          589                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          589                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     58951000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     58951000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000018                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000018                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 100086.587436                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 100086.587436                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 704055549000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           489.521918                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            31871103                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               589                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          54110.531409                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   489.521918                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.239024                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.239024                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          588                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          588                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.287109                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          63742795                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         63742795                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 704055549000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 704055549000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 704055549000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     75858350                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         75858350                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     75858382                       # number of overall hits
system.cpu.dcache.overall_hits::total        75858382                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data     10523831                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       10523831                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data     10523871                       # number of overall misses
system.cpu.dcache.overall_misses::total      10523871                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 1107151385999                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 1107151385999                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 1107151385999                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 1107151385999                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     86382181                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     86382181                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     86382253                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     86382253                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.121829                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.121829                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.121829                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.121829                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 105204.215651                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 105204.215651                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 105203.815782                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 105203.815782                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          151                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 3                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    50.333333                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      5262023                       # number of writebacks
system.cpu.dcache.writebacks::total           5262023                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data      5260543                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      5260543                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data      5260543                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      5260543                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      5263288                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      5263288                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      5263321                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      5263321                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 540572530000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 540572530000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 540576163000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 540576163000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.060930                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.060930                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.060931                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.060931                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 102706.241802                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 102706.241802                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 102706.288102                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 102706.288102                       # average overall mshr miss latency
system.cpu.dcache.replacements                5262298                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      2043605                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2043605                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          310                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           310                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     30112000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     30112000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      2043915                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2043915                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000152                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000152                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 97135.483871                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 97135.483871                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           22                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           22                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          288                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          288                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     27236000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     27236000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000141                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000141                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 94569.444444                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 94569.444444                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     73814745                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       73814745                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data     10523521                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total     10523521                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data 1107121273999                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 1107121273999                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     84338266                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     84338266                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.124778                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.124778                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 105204.453338                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 105204.453338                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data      5260521                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      5260521                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data      5263000                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      5263000                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data 540545294000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 540545294000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.062403                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.062403                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 102706.687061                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 102706.687061                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           32                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            32                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           40                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           40                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           72                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           72                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.555556                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.555556                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           33                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           33                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      3633000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      3633000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.458333                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.458333                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 110090.909091                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 110090.909091                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           33                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           33                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       123000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       123000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           34                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           34                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.029412                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.029412                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data       123000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total       123000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       121000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       121000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.029412                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.029412                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data       121000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total       121000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data           34                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           34                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           34                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           34                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 704055549000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1023.284066                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            81121771                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           5263322                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             15.412656                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            223000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1023.284066                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999301                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999301                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           76                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          679                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          269                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         178027964                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        178027964                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 704055549000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 704055549000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
