
project-f103.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b938  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000008fc  0800ba48  0800ba48  0001ba48  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0800c344  0800c344  0001c344  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000008  0800c34c  0800c34c  0001c34c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  0800c354  0800c354  0001c354  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         00000a60  20000000  0800c358  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00000664  20000a60  0800cdb8  00020a60  2**2
                  ALLOC
  8 ._user_heap_stack 00000604  200010c4  0800cdb8  000210c4  2**0
                  ALLOC
  9 .ARM.attributes 00000029  00000000  00000000  00020a60  2**0
                  CONTENTS, READONLY
 10 .debug_info   00015ee1  00000000  00000000  00020a89  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 00003779  00000000  00000000  0003696a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 000014b8  00000000  00000000  0003a0e8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_ranges 00001390  00000000  00000000  0003b5a0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  00018d5f  00000000  00000000  0003c930  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   00015fc8  00000000  00000000  0005568f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    00082a3c  00000000  00000000  0006b657  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000053  00000000  00000000  000ee093  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00006d28  00000000  00000000  000ee0e8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000a60 	.word	0x20000a60
 800012c:	00000000 	.word	0x00000000
 8000130:	0800ba30 	.word	0x0800ba30

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000a64 	.word	0x20000a64
 800014c:	0800ba30 	.word	0x0800ba30

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	; 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_ldivmod>:
 8000a88:	b97b      	cbnz	r3, 8000aaa <__aeabi_ldivmod+0x22>
 8000a8a:	b972      	cbnz	r2, 8000aaa <__aeabi_ldivmod+0x22>
 8000a8c:	2900      	cmp	r1, #0
 8000a8e:	bfbe      	ittt	lt
 8000a90:	2000      	movlt	r0, #0
 8000a92:	f04f 4100 	movlt.w	r1, #2147483648	; 0x80000000
 8000a96:	e006      	blt.n	8000aa6 <__aeabi_ldivmod+0x1e>
 8000a98:	bf08      	it	eq
 8000a9a:	2800      	cmpeq	r0, #0
 8000a9c:	bf1c      	itt	ne
 8000a9e:	f06f 4100 	mvnne.w	r1, #2147483648	; 0x80000000
 8000aa2:	f04f 30ff 	movne.w	r0, #4294967295
 8000aa6:	f000 b9b9 	b.w	8000e1c <__aeabi_idiv0>
 8000aaa:	f1ad 0c08 	sub.w	ip, sp, #8
 8000aae:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ab2:	2900      	cmp	r1, #0
 8000ab4:	db09      	blt.n	8000aca <__aeabi_ldivmod+0x42>
 8000ab6:	2b00      	cmp	r3, #0
 8000ab8:	db1a      	blt.n	8000af0 <__aeabi_ldivmod+0x68>
 8000aba:	f000 f84d 	bl	8000b58 <__udivmoddi4>
 8000abe:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000ac2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ac6:	b004      	add	sp, #16
 8000ac8:	4770      	bx	lr
 8000aca:	4240      	negs	r0, r0
 8000acc:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000ad0:	2b00      	cmp	r3, #0
 8000ad2:	db1b      	blt.n	8000b0c <__aeabi_ldivmod+0x84>
 8000ad4:	f000 f840 	bl	8000b58 <__udivmoddi4>
 8000ad8:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000adc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ae0:	b004      	add	sp, #16
 8000ae2:	4240      	negs	r0, r0
 8000ae4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000ae8:	4252      	negs	r2, r2
 8000aea:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000aee:	4770      	bx	lr
 8000af0:	4252      	negs	r2, r2
 8000af2:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000af6:	f000 f82f 	bl	8000b58 <__udivmoddi4>
 8000afa:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000afe:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000b02:	b004      	add	sp, #16
 8000b04:	4240      	negs	r0, r0
 8000b06:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000b0a:	4770      	bx	lr
 8000b0c:	4252      	negs	r2, r2
 8000b0e:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000b12:	f000 f821 	bl	8000b58 <__udivmoddi4>
 8000b16:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000b1a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000b1e:	b004      	add	sp, #16
 8000b20:	4252      	negs	r2, r2
 8000b22:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000b26:	4770      	bx	lr

08000b28 <__aeabi_uldivmod>:
 8000b28:	b953      	cbnz	r3, 8000b40 <__aeabi_uldivmod+0x18>
 8000b2a:	b94a      	cbnz	r2, 8000b40 <__aeabi_uldivmod+0x18>
 8000b2c:	2900      	cmp	r1, #0
 8000b2e:	bf08      	it	eq
 8000b30:	2800      	cmpeq	r0, #0
 8000b32:	bf1c      	itt	ne
 8000b34:	f04f 31ff 	movne.w	r1, #4294967295
 8000b38:	f04f 30ff 	movne.w	r0, #4294967295
 8000b3c:	f000 b96e 	b.w	8000e1c <__aeabi_idiv0>
 8000b40:	f1ad 0c08 	sub.w	ip, sp, #8
 8000b44:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000b48:	f000 f806 	bl	8000b58 <__udivmoddi4>
 8000b4c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000b50:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000b54:	b004      	add	sp, #16
 8000b56:	4770      	bx	lr

08000b58 <__udivmoddi4>:
 8000b58:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000b5c:	9e08      	ldr	r6, [sp, #32]
 8000b5e:	460d      	mov	r5, r1
 8000b60:	4604      	mov	r4, r0
 8000b62:	468e      	mov	lr, r1
 8000b64:	2b00      	cmp	r3, #0
 8000b66:	f040 8083 	bne.w	8000c70 <__udivmoddi4+0x118>
 8000b6a:	428a      	cmp	r2, r1
 8000b6c:	4617      	mov	r7, r2
 8000b6e:	d947      	bls.n	8000c00 <__udivmoddi4+0xa8>
 8000b70:	fab2 f382 	clz	r3, r2
 8000b74:	b14b      	cbz	r3, 8000b8a <__udivmoddi4+0x32>
 8000b76:	f1c3 0120 	rsb	r1, r3, #32
 8000b7a:	fa05 fe03 	lsl.w	lr, r5, r3
 8000b7e:	fa20 f101 	lsr.w	r1, r0, r1
 8000b82:	409f      	lsls	r7, r3
 8000b84:	ea41 0e0e 	orr.w	lr, r1, lr
 8000b88:	409c      	lsls	r4, r3
 8000b8a:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000b8e:	fbbe fcf8 	udiv	ip, lr, r8
 8000b92:	fa1f f987 	uxth.w	r9, r7
 8000b96:	fb08 e21c 	mls	r2, r8, ip, lr
 8000b9a:	fb0c f009 	mul.w	r0, ip, r9
 8000b9e:	0c21      	lsrs	r1, r4, #16
 8000ba0:	ea41 4202 	orr.w	r2, r1, r2, lsl #16
 8000ba4:	4290      	cmp	r0, r2
 8000ba6:	d90a      	bls.n	8000bbe <__udivmoddi4+0x66>
 8000ba8:	18ba      	adds	r2, r7, r2
 8000baa:	f10c 31ff 	add.w	r1, ip, #4294967295
 8000bae:	f080 8118 	bcs.w	8000de2 <__udivmoddi4+0x28a>
 8000bb2:	4290      	cmp	r0, r2
 8000bb4:	f240 8115 	bls.w	8000de2 <__udivmoddi4+0x28a>
 8000bb8:	f1ac 0c02 	sub.w	ip, ip, #2
 8000bbc:	443a      	add	r2, r7
 8000bbe:	1a12      	subs	r2, r2, r0
 8000bc0:	fbb2 f0f8 	udiv	r0, r2, r8
 8000bc4:	fb08 2210 	mls	r2, r8, r0, r2
 8000bc8:	fb00 f109 	mul.w	r1, r0, r9
 8000bcc:	b2a4      	uxth	r4, r4
 8000bce:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000bd2:	42a1      	cmp	r1, r4
 8000bd4:	d909      	bls.n	8000bea <__udivmoddi4+0x92>
 8000bd6:	193c      	adds	r4, r7, r4
 8000bd8:	f100 32ff 	add.w	r2, r0, #4294967295
 8000bdc:	f080 8103 	bcs.w	8000de6 <__udivmoddi4+0x28e>
 8000be0:	42a1      	cmp	r1, r4
 8000be2:	f240 8100 	bls.w	8000de6 <__udivmoddi4+0x28e>
 8000be6:	3802      	subs	r0, #2
 8000be8:	443c      	add	r4, r7
 8000bea:	1a64      	subs	r4, r4, r1
 8000bec:	2100      	movs	r1, #0
 8000bee:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000bf2:	b11e      	cbz	r6, 8000bfc <__udivmoddi4+0xa4>
 8000bf4:	2200      	movs	r2, #0
 8000bf6:	40dc      	lsrs	r4, r3
 8000bf8:	e9c6 4200 	strd	r4, r2, [r6]
 8000bfc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c00:	b902      	cbnz	r2, 8000c04 <__udivmoddi4+0xac>
 8000c02:	deff      	udf	#255	; 0xff
 8000c04:	fab2 f382 	clz	r3, r2
 8000c08:	2b00      	cmp	r3, #0
 8000c0a:	d14f      	bne.n	8000cac <__udivmoddi4+0x154>
 8000c0c:	1a8d      	subs	r5, r1, r2
 8000c0e:	2101      	movs	r1, #1
 8000c10:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8000c14:	fa1f f882 	uxth.w	r8, r2
 8000c18:	fbb5 fcfe 	udiv	ip, r5, lr
 8000c1c:	fb0e 551c 	mls	r5, lr, ip, r5
 8000c20:	fb08 f00c 	mul.w	r0, r8, ip
 8000c24:	0c22      	lsrs	r2, r4, #16
 8000c26:	ea42 4505 	orr.w	r5, r2, r5, lsl #16
 8000c2a:	42a8      	cmp	r0, r5
 8000c2c:	d907      	bls.n	8000c3e <__udivmoddi4+0xe6>
 8000c2e:	197d      	adds	r5, r7, r5
 8000c30:	f10c 32ff 	add.w	r2, ip, #4294967295
 8000c34:	d202      	bcs.n	8000c3c <__udivmoddi4+0xe4>
 8000c36:	42a8      	cmp	r0, r5
 8000c38:	f200 80e9 	bhi.w	8000e0e <__udivmoddi4+0x2b6>
 8000c3c:	4694      	mov	ip, r2
 8000c3e:	1a2d      	subs	r5, r5, r0
 8000c40:	fbb5 f0fe 	udiv	r0, r5, lr
 8000c44:	fb0e 5510 	mls	r5, lr, r0, r5
 8000c48:	fb08 f800 	mul.w	r8, r8, r0
 8000c4c:	b2a4      	uxth	r4, r4
 8000c4e:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000c52:	45a0      	cmp	r8, r4
 8000c54:	d907      	bls.n	8000c66 <__udivmoddi4+0x10e>
 8000c56:	193c      	adds	r4, r7, r4
 8000c58:	f100 32ff 	add.w	r2, r0, #4294967295
 8000c5c:	d202      	bcs.n	8000c64 <__udivmoddi4+0x10c>
 8000c5e:	45a0      	cmp	r8, r4
 8000c60:	f200 80d9 	bhi.w	8000e16 <__udivmoddi4+0x2be>
 8000c64:	4610      	mov	r0, r2
 8000c66:	eba4 0408 	sub.w	r4, r4, r8
 8000c6a:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000c6e:	e7c0      	b.n	8000bf2 <__udivmoddi4+0x9a>
 8000c70:	428b      	cmp	r3, r1
 8000c72:	d908      	bls.n	8000c86 <__udivmoddi4+0x12e>
 8000c74:	2e00      	cmp	r6, #0
 8000c76:	f000 80b1 	beq.w	8000ddc <__udivmoddi4+0x284>
 8000c7a:	2100      	movs	r1, #0
 8000c7c:	e9c6 0500 	strd	r0, r5, [r6]
 8000c80:	4608      	mov	r0, r1
 8000c82:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c86:	fab3 f183 	clz	r1, r3
 8000c8a:	2900      	cmp	r1, #0
 8000c8c:	d14b      	bne.n	8000d26 <__udivmoddi4+0x1ce>
 8000c8e:	42ab      	cmp	r3, r5
 8000c90:	d302      	bcc.n	8000c98 <__udivmoddi4+0x140>
 8000c92:	4282      	cmp	r2, r0
 8000c94:	f200 80b9 	bhi.w	8000e0a <__udivmoddi4+0x2b2>
 8000c98:	1a84      	subs	r4, r0, r2
 8000c9a:	eb65 0303 	sbc.w	r3, r5, r3
 8000c9e:	2001      	movs	r0, #1
 8000ca0:	469e      	mov	lr, r3
 8000ca2:	2e00      	cmp	r6, #0
 8000ca4:	d0aa      	beq.n	8000bfc <__udivmoddi4+0xa4>
 8000ca6:	e9c6 4e00 	strd	r4, lr, [r6]
 8000caa:	e7a7      	b.n	8000bfc <__udivmoddi4+0xa4>
 8000cac:	409f      	lsls	r7, r3
 8000cae:	f1c3 0220 	rsb	r2, r3, #32
 8000cb2:	40d1      	lsrs	r1, r2
 8000cb4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000cb8:	fbb1 f0fe 	udiv	r0, r1, lr
 8000cbc:	fa1f f887 	uxth.w	r8, r7
 8000cc0:	fb0e 1110 	mls	r1, lr, r0, r1
 8000cc4:	fa24 f202 	lsr.w	r2, r4, r2
 8000cc8:	409d      	lsls	r5, r3
 8000cca:	fb00 fc08 	mul.w	ip, r0, r8
 8000cce:	432a      	orrs	r2, r5
 8000cd0:	0c15      	lsrs	r5, r2, #16
 8000cd2:	ea45 4501 	orr.w	r5, r5, r1, lsl #16
 8000cd6:	45ac      	cmp	ip, r5
 8000cd8:	fa04 f403 	lsl.w	r4, r4, r3
 8000cdc:	d909      	bls.n	8000cf2 <__udivmoddi4+0x19a>
 8000cde:	197d      	adds	r5, r7, r5
 8000ce0:	f100 31ff 	add.w	r1, r0, #4294967295
 8000ce4:	f080 808f 	bcs.w	8000e06 <__udivmoddi4+0x2ae>
 8000ce8:	45ac      	cmp	ip, r5
 8000cea:	f240 808c 	bls.w	8000e06 <__udivmoddi4+0x2ae>
 8000cee:	3802      	subs	r0, #2
 8000cf0:	443d      	add	r5, r7
 8000cf2:	eba5 050c 	sub.w	r5, r5, ip
 8000cf6:	fbb5 f1fe 	udiv	r1, r5, lr
 8000cfa:	fb0e 5c11 	mls	ip, lr, r1, r5
 8000cfe:	fb01 f908 	mul.w	r9, r1, r8
 8000d02:	b295      	uxth	r5, r2
 8000d04:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 8000d08:	45a9      	cmp	r9, r5
 8000d0a:	d907      	bls.n	8000d1c <__udivmoddi4+0x1c4>
 8000d0c:	197d      	adds	r5, r7, r5
 8000d0e:	f101 32ff 	add.w	r2, r1, #4294967295
 8000d12:	d274      	bcs.n	8000dfe <__udivmoddi4+0x2a6>
 8000d14:	45a9      	cmp	r9, r5
 8000d16:	d972      	bls.n	8000dfe <__udivmoddi4+0x2a6>
 8000d18:	3902      	subs	r1, #2
 8000d1a:	443d      	add	r5, r7
 8000d1c:	eba5 0509 	sub.w	r5, r5, r9
 8000d20:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000d24:	e778      	b.n	8000c18 <__udivmoddi4+0xc0>
 8000d26:	f1c1 0720 	rsb	r7, r1, #32
 8000d2a:	408b      	lsls	r3, r1
 8000d2c:	fa22 fc07 	lsr.w	ip, r2, r7
 8000d30:	ea4c 0c03 	orr.w	ip, ip, r3
 8000d34:	fa25 f407 	lsr.w	r4, r5, r7
 8000d38:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000d3c:	fbb4 f9fe 	udiv	r9, r4, lr
 8000d40:	fa1f f88c 	uxth.w	r8, ip
 8000d44:	fb0e 4419 	mls	r4, lr, r9, r4
 8000d48:	fa20 f307 	lsr.w	r3, r0, r7
 8000d4c:	fb09 fa08 	mul.w	sl, r9, r8
 8000d50:	408d      	lsls	r5, r1
 8000d52:	431d      	orrs	r5, r3
 8000d54:	0c2b      	lsrs	r3, r5, #16
 8000d56:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000d5a:	45a2      	cmp	sl, r4
 8000d5c:	fa02 f201 	lsl.w	r2, r2, r1
 8000d60:	fa00 f301 	lsl.w	r3, r0, r1
 8000d64:	d909      	bls.n	8000d7a <__udivmoddi4+0x222>
 8000d66:	eb1c 0404 	adds.w	r4, ip, r4
 8000d6a:	f109 30ff 	add.w	r0, r9, #4294967295
 8000d6e:	d248      	bcs.n	8000e02 <__udivmoddi4+0x2aa>
 8000d70:	45a2      	cmp	sl, r4
 8000d72:	d946      	bls.n	8000e02 <__udivmoddi4+0x2aa>
 8000d74:	f1a9 0902 	sub.w	r9, r9, #2
 8000d78:	4464      	add	r4, ip
 8000d7a:	eba4 040a 	sub.w	r4, r4, sl
 8000d7e:	fbb4 f0fe 	udiv	r0, r4, lr
 8000d82:	fb0e 4410 	mls	r4, lr, r0, r4
 8000d86:	fb00 fa08 	mul.w	sl, r0, r8
 8000d8a:	b2ad      	uxth	r5, r5
 8000d8c:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000d90:	45a2      	cmp	sl, r4
 8000d92:	d908      	bls.n	8000da6 <__udivmoddi4+0x24e>
 8000d94:	eb1c 0404 	adds.w	r4, ip, r4
 8000d98:	f100 35ff 	add.w	r5, r0, #4294967295
 8000d9c:	d22d      	bcs.n	8000dfa <__udivmoddi4+0x2a2>
 8000d9e:	45a2      	cmp	sl, r4
 8000da0:	d92b      	bls.n	8000dfa <__udivmoddi4+0x2a2>
 8000da2:	3802      	subs	r0, #2
 8000da4:	4464      	add	r4, ip
 8000da6:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000daa:	fba0 8902 	umull	r8, r9, r0, r2
 8000dae:	eba4 040a 	sub.w	r4, r4, sl
 8000db2:	454c      	cmp	r4, r9
 8000db4:	46c6      	mov	lr, r8
 8000db6:	464d      	mov	r5, r9
 8000db8:	d319      	bcc.n	8000dee <__udivmoddi4+0x296>
 8000dba:	d016      	beq.n	8000dea <__udivmoddi4+0x292>
 8000dbc:	b15e      	cbz	r6, 8000dd6 <__udivmoddi4+0x27e>
 8000dbe:	ebb3 020e 	subs.w	r2, r3, lr
 8000dc2:	eb64 0405 	sbc.w	r4, r4, r5
 8000dc6:	fa04 f707 	lsl.w	r7, r4, r7
 8000dca:	fa22 f301 	lsr.w	r3, r2, r1
 8000dce:	431f      	orrs	r7, r3
 8000dd0:	40cc      	lsrs	r4, r1
 8000dd2:	e9c6 7400 	strd	r7, r4, [r6]
 8000dd6:	2100      	movs	r1, #0
 8000dd8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ddc:	4631      	mov	r1, r6
 8000dde:	4630      	mov	r0, r6
 8000de0:	e70c      	b.n	8000bfc <__udivmoddi4+0xa4>
 8000de2:	468c      	mov	ip, r1
 8000de4:	e6eb      	b.n	8000bbe <__udivmoddi4+0x66>
 8000de6:	4610      	mov	r0, r2
 8000de8:	e6ff      	b.n	8000bea <__udivmoddi4+0x92>
 8000dea:	4543      	cmp	r3, r8
 8000dec:	d2e6      	bcs.n	8000dbc <__udivmoddi4+0x264>
 8000dee:	ebb8 0e02 	subs.w	lr, r8, r2
 8000df2:	eb69 050c 	sbc.w	r5, r9, ip
 8000df6:	3801      	subs	r0, #1
 8000df8:	e7e0      	b.n	8000dbc <__udivmoddi4+0x264>
 8000dfa:	4628      	mov	r0, r5
 8000dfc:	e7d3      	b.n	8000da6 <__udivmoddi4+0x24e>
 8000dfe:	4611      	mov	r1, r2
 8000e00:	e78c      	b.n	8000d1c <__udivmoddi4+0x1c4>
 8000e02:	4681      	mov	r9, r0
 8000e04:	e7b9      	b.n	8000d7a <__udivmoddi4+0x222>
 8000e06:	4608      	mov	r0, r1
 8000e08:	e773      	b.n	8000cf2 <__udivmoddi4+0x19a>
 8000e0a:	4608      	mov	r0, r1
 8000e0c:	e749      	b.n	8000ca2 <__udivmoddi4+0x14a>
 8000e0e:	f1ac 0c02 	sub.w	ip, ip, #2
 8000e12:	443d      	add	r5, r7
 8000e14:	e713      	b.n	8000c3e <__udivmoddi4+0xe6>
 8000e16:	3802      	subs	r0, #2
 8000e18:	443c      	add	r4, r7
 8000e1a:	e724      	b.n	8000c66 <__udivmoddi4+0x10e>

08000e1c <__aeabi_idiv0>:
 8000e1c:	4770      	bx	lr
 8000e1e:	bf00      	nop

08000e20 <tm1637_CLKhigh>:

extern uint32_t Timer1;
extern uint8_t CurrentDisplay[4];
extern uint8_t tm1637_Segments[8];
void tm1637_CLKhigh()
{																	  	//SCL high period
 8000e20:	b580      	push	{r7, lr}
 8000e22:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(SCLK_GPIO_Port, SCLK_Pin, GPIO_PIN_SET);		  	//Setting SCL frequency
 8000e24:	2201      	movs	r2, #1
 8000e26:	2108      	movs	r1, #8
 8000e28:	4807      	ldr	r0, [pc, #28]	; (8000e48 <tm1637_CLKhigh+0x28>)
 8000e2a:	f003 fc58 	bl	80046de <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SCLK_GPIO_Port, SCLK_Pin, GPIO_PIN_SET);
 8000e2e:	2201      	movs	r2, #1
 8000e30:	2108      	movs	r1, #8
 8000e32:	4805      	ldr	r0, [pc, #20]	; (8000e48 <tm1637_CLKhigh+0x28>)
 8000e34:	f003 fc53 	bl	80046de <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SCLK_GPIO_Port, SCLK_Pin, GPIO_PIN_SET);
 8000e38:	2201      	movs	r2, #1
 8000e3a:	2108      	movs	r1, #8
 8000e3c:	4802      	ldr	r0, [pc, #8]	; (8000e48 <tm1637_CLKhigh+0x28>)
 8000e3e:	f003 fc4e 	bl	80046de <HAL_GPIO_WritePin>
}
 8000e42:	bf00      	nop
 8000e44:	bd80      	pop	{r7, pc}
 8000e46:	bf00      	nop
 8000e48:	40010c00 	.word	0x40010c00

08000e4c <tm1637_CLKlow>:
void tm1637_CLKlow()
{
 8000e4c:	b580      	push	{r7, lr}
 8000e4e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(SCLK_GPIO_Port, SCLK_Pin, GPIO_PIN_RESET);		//SCL low period
 8000e50:	2200      	movs	r2, #0
 8000e52:	2108      	movs	r1, #8
 8000e54:	4807      	ldr	r0, [pc, #28]	; (8000e74 <tm1637_CLKlow+0x28>)
 8000e56:	f003 fc42 	bl	80046de <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SCLK_GPIO_Port, SCLK_Pin, GPIO_PIN_RESET);
 8000e5a:	2200      	movs	r2, #0
 8000e5c:	2108      	movs	r1, #8
 8000e5e:	4805      	ldr	r0, [pc, #20]	; (8000e74 <tm1637_CLKlow+0x28>)
 8000e60:	f003 fc3d 	bl	80046de <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SCLK_GPIO_Port, SCLK_Pin, GPIO_PIN_RESET);
 8000e64:	2200      	movs	r2, #0
 8000e66:	2108      	movs	r1, #8
 8000e68:	4802      	ldr	r0, [pc, #8]	; (8000e74 <tm1637_CLKlow+0x28>)
 8000e6a:	f003 fc38 	bl	80046de <HAL_GPIO_WritePin>
}
 8000e6e:	bf00      	nop
 8000e70:	bd80      	pop	{r7, pc}
 8000e72:	bf00      	nop
 8000e74:	40010c00 	.word	0x40010c00

08000e78 <tm1637_SDOhigh>:
void tm1637_SDOhigh()
{
 8000e78:	b580      	push	{r7, lr}
 8000e7a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(SDO_GPIO_Port, SDO_Pin, GPIO_PIN_SET);			//SDO high period
 8000e7c:	2201      	movs	r2, #1
 8000e7e:	2120      	movs	r1, #32
 8000e80:	4807      	ldr	r0, [pc, #28]	; (8000ea0 <tm1637_SDOhigh+0x28>)
 8000e82:	f003 fc2c 	bl	80046de <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SDO_GPIO_Port, SDO_Pin, GPIO_PIN_SET);
 8000e86:	2201      	movs	r2, #1
 8000e88:	2120      	movs	r1, #32
 8000e8a:	4805      	ldr	r0, [pc, #20]	; (8000ea0 <tm1637_SDOhigh+0x28>)
 8000e8c:	f003 fc27 	bl	80046de <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SDO_GPIO_Port, SDO_Pin, GPIO_PIN_SET);
 8000e90:	2201      	movs	r2, #1
 8000e92:	2120      	movs	r1, #32
 8000e94:	4802      	ldr	r0, [pc, #8]	; (8000ea0 <tm1637_SDOhigh+0x28>)
 8000e96:	f003 fc22 	bl	80046de <HAL_GPIO_WritePin>
}
 8000e9a:	bf00      	nop
 8000e9c:	bd80      	pop	{r7, pc}
 8000e9e:	bf00      	nop
 8000ea0:	40010c00 	.word	0x40010c00

08000ea4 <tm1637_SDOlow>:
void tm1637_SDOlow()
{
 8000ea4:	b580      	push	{r7, lr}
 8000ea6:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(SDO_GPIO_Port, SDO_Pin, GPIO_PIN_RESET);			//SDO low period
 8000ea8:	2200      	movs	r2, #0
 8000eaa:	2120      	movs	r1, #32
 8000eac:	4807      	ldr	r0, [pc, #28]	; (8000ecc <tm1637_SDOlow+0x28>)
 8000eae:	f003 fc16 	bl	80046de <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SDO_GPIO_Port, SDO_Pin, GPIO_PIN_RESET);
 8000eb2:	2200      	movs	r2, #0
 8000eb4:	2120      	movs	r1, #32
 8000eb6:	4805      	ldr	r0, [pc, #20]	; (8000ecc <tm1637_SDOlow+0x28>)
 8000eb8:	f003 fc11 	bl	80046de <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SDO_GPIO_Port, SDO_Pin, GPIO_PIN_RESET);
 8000ebc:	2200      	movs	r2, #0
 8000ebe:	2120      	movs	r1, #32
 8000ec0:	4802      	ldr	r0, [pc, #8]	; (8000ecc <tm1637_SDOlow+0x28>)
 8000ec2:	f003 fc0c 	bl	80046de <HAL_GPIO_WritePin>
}
 8000ec6:	bf00      	nop
 8000ec8:	bd80      	pop	{r7, pc}
 8000eca:	bf00      	nop
 8000ecc:	40010c00 	.word	0x40010c00

08000ed0 <tm1637_StartPacket>:
void tm1637_StartPacket()												//Lower SDO line while CLK line is high
{
 8000ed0:	b580      	push	{r7, lr}
 8000ed2:	af00      	add	r7, sp, #0
	tm1637_CLKhigh();
 8000ed4:	f7ff ffa4 	bl	8000e20 <tm1637_CLKhigh>

	tm1637_SDOhigh();
 8000ed8:	f7ff ffce 	bl	8000e78 <tm1637_SDOhigh>
	tm1637_SDOlow();
 8000edc:	f7ff ffe2 	bl	8000ea4 <tm1637_SDOlow>

	tm1637_CLKlow();
 8000ee0:	f7ff ffb4 	bl	8000e4c <tm1637_CLKlow>
}
 8000ee4:	bf00      	nop
 8000ee6:	bd80      	pop	{r7, pc}

08000ee8 <tm1637_EndPacket>:
void tm1637_EndPacket()													//SDO line is pulled high while SCL line is high
{
 8000ee8:	b580      	push	{r7, lr}
 8000eea:	af00      	add	r7, sp, #0
	tm1637_CLKlow();
 8000eec:	f7ff ffae 	bl	8000e4c <tm1637_CLKlow>
	tm1637_SDOlow();
 8000ef0:	f7ff ffd8 	bl	8000ea4 <tm1637_SDOlow>

	tm1637_CLKhigh();
 8000ef4:	f7ff ff94 	bl	8000e20 <tm1637_CLKhigh>
	tm1637_SDOhigh();
 8000ef8:	f7ff ffbe 	bl	8000e78 <tm1637_SDOhigh>
}
 8000efc:	bf00      	nop
 8000efe:	bd80      	pop	{r7, pc}

08000f00 <tm1637_DataOut>:
void tm1637_DataOut(uint8_t *tm1637_TxBuffer)							//Low level data transfer function
{
 8000f00:	b580      	push	{r7, lr}
 8000f02:	b084      	sub	sp, #16
 8000f04:	af00      	add	r7, sp, #0
 8000f06:	6078      	str	r0, [r7, #4]

	for(int8_t j = 0; j < PACKET_SIZE; j++)								//Send least significant bit first
 8000f08:	2300      	movs	r3, #0
 8000f0a:	73fb      	strb	r3, [r7, #15]
 8000f0c:	e015      	b.n	8000f3a <tm1637_DataOut+0x3a>
	{
		tm1637_CLKlow();
 8000f0e:	f7ff ff9d 	bl	8000e4c <tm1637_CLKlow>
		if(tm1637_TxBuffer[j] == GPIO_PIN_SET)							//Check logic level
 8000f12:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000f16:	687a      	ldr	r2, [r7, #4]
 8000f18:	4413      	add	r3, r2
 8000f1a:	781b      	ldrb	r3, [r3, #0]
 8000f1c:	2b01      	cmp	r3, #1
 8000f1e:	d102      	bne.n	8000f26 <tm1637_DataOut+0x26>
		{
			tm1637_SDOhigh();
 8000f20:	f7ff ffaa 	bl	8000e78 <tm1637_SDOhigh>
 8000f24:	e001      	b.n	8000f2a <tm1637_DataOut+0x2a>

		}
		else
		{
			tm1637_SDOlow();
 8000f26:	f7ff ffbd 	bl	8000ea4 <tm1637_SDOlow>

		}
		tm1637_CLKhigh();
 8000f2a:	f7ff ff79 	bl	8000e20 <tm1637_CLKhigh>
	for(int8_t j = 0; j < PACKET_SIZE; j++)								//Send least significant bit first
 8000f2e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000f32:	b2db      	uxtb	r3, r3
 8000f34:	3301      	adds	r3, #1
 8000f36:	b2db      	uxtb	r3, r3
 8000f38:	73fb      	strb	r3, [r7, #15]
 8000f3a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000f3e:	2b07      	cmp	r3, #7
 8000f40:	dde5      	ble.n	8000f0e <tm1637_DataOut+0xe>
	} 
}
 8000f42:	bf00      	nop
 8000f44:	bf00      	nop
 8000f46:	3710      	adds	r7, #16
 8000f48:	46bd      	mov	sp, r7
 8000f4a:	bd80      	pop	{r7, pc}

08000f4c <tm1637_TxCommand>:
void tm1637_TxCommand(uint8_t *Command)
{																		//Handles high level (bit by bit) transmission operation
 8000f4c:	b580      	push	{r7, lr}
 8000f4e:	b086      	sub	sp, #24
 8000f50:	af00      	add	r7, sp, #0
 8000f52:	6078      	str	r0, [r7, #4]
	uint8_t ByteData[8] = {0};
 8000f54:	2300      	movs	r3, #0
 8000f56:	60fb      	str	r3, [r7, #12]
 8000f58:	2300      	movs	r3, #0
 8000f5a:	613b      	str	r3, [r7, #16]

	for(uint8_t i = 0; i < PACKET_SIZE; i++)
 8000f5c:	2300      	movs	r3, #0
 8000f5e:	75fb      	strb	r3, [r7, #23]
 8000f60:	e015      	b.n	8000f8e <tm1637_TxCommand+0x42>
	{

		ByteData[i] = (Command[0] & (0x01 << i)) && 1;
 8000f62:	687b      	ldr	r3, [r7, #4]
 8000f64:	781b      	ldrb	r3, [r3, #0]
 8000f66:	461a      	mov	r2, r3
 8000f68:	7dfb      	ldrb	r3, [r7, #23]
 8000f6a:	fa42 f303 	asr.w	r3, r2, r3
 8000f6e:	f003 0301 	and.w	r3, r3, #1
 8000f72:	2b00      	cmp	r3, #0
 8000f74:	bf14      	ite	ne
 8000f76:	2301      	movne	r3, #1
 8000f78:	2300      	moveq	r3, #0
 8000f7a:	b2da      	uxtb	r2, r3
 8000f7c:	7dfb      	ldrb	r3, [r7, #23]
 8000f7e:	f107 0118 	add.w	r1, r7, #24
 8000f82:	440b      	add	r3, r1
 8000f84:	f803 2c0c 	strb.w	r2, [r3, #-12]
	for(uint8_t i = 0; i < PACKET_SIZE; i++)
 8000f88:	7dfb      	ldrb	r3, [r7, #23]
 8000f8a:	3301      	adds	r3, #1
 8000f8c:	75fb      	strb	r3, [r7, #23]
 8000f8e:	7dfb      	ldrb	r3, [r7, #23]
 8000f90:	2b07      	cmp	r3, #7
 8000f92:	d9e6      	bls.n	8000f62 <tm1637_TxCommand+0x16>

																		//Convert from byte to bit per array element
	}

	tm1637_StartPacket();												//Send start packet bit
 8000f94:	f7ff ff9c 	bl	8000ed0 <tm1637_StartPacket>
	tm1637_DataOut(ByteData);											//Send one byte
 8000f98:	f107 030c 	add.w	r3, r7, #12
 8000f9c:	4618      	mov	r0, r3
 8000f9e:	f7ff ffaf 	bl	8000f00 <tm1637_DataOut>
	tm1637_CLKlow();													//Send one CLK for acknowledgment
 8000fa2:	f7ff ff53 	bl	8000e4c <tm1637_CLKlow>
	tm1637_CLKhigh();
 8000fa6:	f7ff ff3b 	bl	8000e20 <tm1637_CLKhigh>
	tm1637_ACKcheck();													//wait for acknowledgment.
 8000faa:	f000 f87f 	bl	80010ac <tm1637_ACKcheck>
	if((Command[0] & 0xC0) != (0xC0))										//Check if the received packet is not an address.
 8000fae:	687b      	ldr	r3, [r7, #4]
 8000fb0:	781b      	ldrb	r3, [r3, #0]
 8000fb2:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8000fb6:	2bc0      	cmp	r3, #192	; 0xc0
 8000fb8:	d001      	beq.n	8000fbe <tm1637_TxCommand+0x72>
	{
		tm1637_EndPacket();
 8000fba:	f7ff ff95 	bl	8000ee8 <tm1637_EndPacket>
	}

}
 8000fbe:	bf00      	nop
 8000fc0:	3718      	adds	r7, #24
 8000fc2:	46bd      	mov	sp, r7
 8000fc4:	bd80      	pop	{r7, pc}

08000fc6 <tm1637_TxData>:
void tm1637_TxData(uint8_t *Data, uint8_t PacketSize)
{																		//Handles high level (bit by bit) transmission operation
 8000fc6:	b580      	push	{r7, lr}
 8000fc8:	b086      	sub	sp, #24
 8000fca:	af00      	add	r7, sp, #0
 8000fcc:	6078      	str	r0, [r7, #4]
 8000fce:	460b      	mov	r3, r1
 8000fd0:	70fb      	strb	r3, [r7, #3]
	uint8_t ByteData[8] = {0};
 8000fd2:	2300      	movs	r3, #0
 8000fd4:	60fb      	str	r3, [r7, #12]
 8000fd6:	2300      	movs	r3, #0
 8000fd8:	613b      	str	r3, [r7, #16]

	for(uint8_t i = 0; i < PacketSize; i++)
 8000fda:	2300      	movs	r3, #0
 8000fdc:	75fb      	strb	r3, [r7, #23]
 8000fde:	e02b      	b.n	8001038 <tm1637_TxData+0x72>
	{
		for(uint8_t j = 0; j < 8; j++)
 8000fe0:	2300      	movs	r3, #0
 8000fe2:	75bb      	strb	r3, [r7, #22]
 8000fe4:	e017      	b.n	8001016 <tm1637_TxData+0x50>
		{
			ByteData[j] = (Data[i] & (0x01 << j)) && 1;
 8000fe6:	7dfb      	ldrb	r3, [r7, #23]
 8000fe8:	687a      	ldr	r2, [r7, #4]
 8000fea:	4413      	add	r3, r2
 8000fec:	781b      	ldrb	r3, [r3, #0]
 8000fee:	461a      	mov	r2, r3
 8000ff0:	7dbb      	ldrb	r3, [r7, #22]
 8000ff2:	fa42 f303 	asr.w	r3, r2, r3
 8000ff6:	f003 0301 	and.w	r3, r3, #1
 8000ffa:	2b00      	cmp	r3, #0
 8000ffc:	bf14      	ite	ne
 8000ffe:	2301      	movne	r3, #1
 8001000:	2300      	moveq	r3, #0
 8001002:	b2da      	uxtb	r2, r3
 8001004:	7dbb      	ldrb	r3, [r7, #22]
 8001006:	f107 0118 	add.w	r1, r7, #24
 800100a:	440b      	add	r3, r1
 800100c:	f803 2c0c 	strb.w	r2, [r3, #-12]
		for(uint8_t j = 0; j < 8; j++)
 8001010:	7dbb      	ldrb	r3, [r7, #22]
 8001012:	3301      	adds	r3, #1
 8001014:	75bb      	strb	r3, [r7, #22]
 8001016:	7dbb      	ldrb	r3, [r7, #22]
 8001018:	2b07      	cmp	r3, #7
 800101a:	d9e4      	bls.n	8000fe6 <tm1637_TxData+0x20>
		}
		tm1637_DataOut(ByteData);
 800101c:	f107 030c 	add.w	r3, r7, #12
 8001020:	4618      	mov	r0, r3
 8001022:	f7ff ff6d 	bl	8000f00 <tm1637_DataOut>
		tm1637_CLKlow();
 8001026:	f7ff ff11 	bl	8000e4c <tm1637_CLKlow>
		tm1637_CLKhigh();
 800102a:	f7ff fef9 	bl	8000e20 <tm1637_CLKhigh>
		tm1637_ACKcheck();												//Transmit byte by byte
 800102e:	f000 f83d 	bl	80010ac <tm1637_ACKcheck>
	for(uint8_t i = 0; i < PacketSize; i++)
 8001032:	7dfb      	ldrb	r3, [r7, #23]
 8001034:	3301      	adds	r3, #1
 8001036:	75fb      	strb	r3, [r7, #23]
 8001038:	7dfa      	ldrb	r2, [r7, #23]
 800103a:	78fb      	ldrb	r3, [r7, #3]
 800103c:	429a      	cmp	r2, r3
 800103e:	d3cf      	bcc.n	8000fe0 <tm1637_TxData+0x1a>

	}
	tm1637_EndPacket();													//Send end packet at the end of data transmission.
 8001040:	f7ff ff52 	bl	8000ee8 <tm1637_EndPacket>


}
 8001044:	bf00      	nop
 8001046:	3718      	adds	r7, #24
 8001048:	46bd      	mov	sp, r7
 800104a:	bd80      	pop	{r7, pc}

0800104c <tm1637_Initialize>:
void tm1637_Initialize(uint8_t Direction)								//Since SDI line is doing both transmission and reception
{																		//the corresponding GPIO pin must be reinitialized on the run
 800104c:	b580      	push	{r7, lr}
 800104e:	b086      	sub	sp, #24
 8001050:	af00      	add	r7, sp, #0
 8001052:	4603      	mov	r3, r0
 8001054:	71fb      	strb	r3, [r7, #7]
	GPIO_InitTypeDef GPIO_InitStruct = {0};								//To read ACK from TM1637 and to write data to it
 8001056:	f107 0308 	add.w	r3, r7, #8
 800105a:	2200      	movs	r2, #0
 800105c:	601a      	str	r2, [r3, #0]
 800105e:	605a      	str	r2, [r3, #4]
 8001060:	609a      	str	r2, [r3, #8]
 8001062:	60da      	str	r2, [r3, #12]
	GPIO_InitStruct.Pin = SCLK_Pin;
 8001064:	2308      	movs	r3, #8
 8001066:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001068:	2300      	movs	r3, #0
 800106a:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800106c:	2302      	movs	r3, #2
 800106e:	617b      	str	r3, [r7, #20]
	switch (Direction)													//Depending on the function input initialize the pin as input or output
 8001070:	79fb      	ldrb	r3, [r7, #7]
 8001072:	2b00      	cmp	r3, #0
 8001074:	d00a      	beq.n	800108c <tm1637_Initialize+0x40>
 8001076:	2b01      	cmp	r3, #1
 8001078:	d111      	bne.n	800109e <tm1637_Initialize+0x52>
	{
		case DISPLAY2STM:
			GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800107a:	2300      	movs	r3, #0
 800107c:	60fb      	str	r3, [r7, #12]
			HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800107e:	f107 0308 	add.w	r3, r7, #8
 8001082:	4619      	mov	r1, r3
 8001084:	4808      	ldr	r0, [pc, #32]	; (80010a8 <tm1637_Initialize+0x5c>)
 8001086:	f003 f98f 	bl	80043a8 <HAL_GPIO_Init>
			break;
 800108a:	e008      	b.n	800109e <tm1637_Initialize+0x52>
		case STM2DISPLAY:
			GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800108c:	2301      	movs	r3, #1
 800108e:	60fb      	str	r3, [r7, #12]
			HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001090:	f107 0308 	add.w	r3, r7, #8
 8001094:	4619      	mov	r1, r3
 8001096:	4804      	ldr	r0, [pc, #16]	; (80010a8 <tm1637_Initialize+0x5c>)
 8001098:	f003 f986 	bl	80043a8 <HAL_GPIO_Init>
			break;
 800109c:	bf00      	nop

	}

}
 800109e:	bf00      	nop
 80010a0:	3718      	adds	r7, #24
 80010a2:	46bd      	mov	sp, r7
 80010a4:	bd80      	pop	{r7, pc}
 80010a6:	bf00      	nop
 80010a8:	40011400 	.word	0x40011400

080010ac <tm1637_ACKcheck>:
void tm1637_ACKcheck()
{
 80010ac:	b580      	push	{r7, lr}
 80010ae:	af00      	add	r7, sp, #0
	//Wait for acknowledgment bit
	tm1637_Initialize(DISPLAY2STM);										//initialize pin as input
 80010b0:	2001      	movs	r0, #1
 80010b2:	f7ff ffcb 	bl	800104c <tm1637_Initialize>
	tm1637_CLKlow();													//lower CLK line
 80010b6:	f7ff fec9 	bl	8000e4c <tm1637_CLKlow>
	while(HAL_GPIO_ReadPin(SCLK_GPIO_Port, SCLK_Pin))					//Wait until ACK bit is received
 80010ba:	e002      	b.n	80010c2 <tm1637_ACKcheck+0x16>
	tm1637_Initialize(STM2DISPLAY);										//initialize pin as output for data transfer
 80010bc:	2000      	movs	r0, #0
 80010be:	f7ff ffc5 	bl	800104c <tm1637_Initialize>
	while(HAL_GPIO_ReadPin(SCLK_GPIO_Port, SCLK_Pin))					//Wait until ACK bit is received
 80010c2:	2108      	movs	r1, #8
 80010c4:	4804      	ldr	r0, [pc, #16]	; (80010d8 <tm1637_ACKcheck+0x2c>)
 80010c6:	f003 faf3 	bl	80046b0 <HAL_GPIO_ReadPin>
 80010ca:	4603      	mov	r3, r0
 80010cc:	2b00      	cmp	r3, #0
 80010ce:	d1f5      	bne.n	80010bc <tm1637_ACKcheck+0x10>
}
 80010d0:	bf00      	nop
 80010d2:	bf00      	nop
 80010d4:	bd80      	pop	{r7, pc}
 80010d6:	bf00      	nop
 80010d8:	40010c00 	.word	0x40010c00

080010dc <tm1637_DisplayHandle>:
	tm1637_TxData(EmptyBuffer, 4);
	CommandCarrier[0] = DISPLAY_OFF;
	tm1637_TxCommand(CommandCarrier);
}
uint8_t tm1637_DisplayHandle(uint8_t Brightness, uint8_t *DisplayBuffer)
{
 80010dc:	b580      	push	{r7, lr}
 80010de:	b084      	sub	sp, #16
 80010e0:	af00      	add	r7, sp, #0
 80010e2:	4603      	mov	r3, r0
 80010e4:	6039      	str	r1, [r7, #0]
 80010e6:	71fb      	strb	r3, [r7, #7]
	//This function handles the low level protocol used to set data address of TM1637 and turn the display on
	//#param Brightness is used to set the brightness level of the display. This function accepts Brightness value between 0 and 7
	//#param *DisplayBuffer is the buffer used to map data from the RAM to the display each element corresponds to one segment in the display
	uint8_t CommandCarrier[1] = {0};
 80010e8:	2300      	movs	r3, #0
 80010ea:	733b      	strb	r3, [r7, #12]
	tm1637_StatusTypedef ParameterFalidation = TM1637_ERROR;
 80010ec:	2301      	movs	r3, #1
 80010ee:	73fb      	strb	r3, [r7, #15]
	if(Brightness <= 7)												//there are 7 levels of brightness
 80010f0:	79fb      	ldrb	r3, [r7, #7]
 80010f2:	2b07      	cmp	r3, #7
 80010f4:	d819      	bhi.n	800112a <tm1637_DisplayHandle+0x4e>
	{
	  CommandCarrier[0] = DATA_SET;									//Send set data command
 80010f6:	2340      	movs	r3, #64	; 0x40
 80010f8:	733b      	strb	r3, [r7, #12]
	  tm1637_TxCommand(CommandCarrier);
 80010fa:	f107 030c 	add.w	r3, r7, #12
 80010fe:	4618      	mov	r0, r3
 8001100:	f7ff ff24 	bl	8000f4c <tm1637_TxCommand>
	  CommandCarrier[0] = C0H;										//Set address
 8001104:	23c0      	movs	r3, #192	; 0xc0
 8001106:	733b      	strb	r3, [r7, #12]
	  tm1637_TxCommand(CommandCarrier);
 8001108:	f107 030c 	add.w	r3, r7, #12
 800110c:	4618      	mov	r0, r3
 800110e:	f7ff ff1d 	bl	8000f4c <tm1637_TxCommand>

	  tm1637_TxData(DisplayBuffer, 4);								//Map the data stored in RAM to the display
 8001112:	2104      	movs	r1, #4
 8001114:	6838      	ldr	r0, [r7, #0]
 8001116:	f7ff ff56 	bl	8000fc6 <tm1637_TxData>
	  tm1637_SetBrighness(Brightness);								//Turn on display and set brightness
 800111a:	79fb      	ldrb	r3, [r7, #7]
 800111c:	4618      	mov	r0, r3
 800111e:	f000 f809 	bl	8001134 <tm1637_SetBrighness>
		ParameterFalidation = TM1637_OK;
 8001122:	2300      	movs	r3, #0
 8001124:	73fb      	strb	r3, [r7, #15]
		return ParameterFalidation;
 8001126:	7bfb      	ldrb	r3, [r7, #15]
 8001128:	e000      	b.n	800112c <tm1637_DisplayHandle+0x50>
	}
	return ParameterFalidation;
 800112a:	7bfb      	ldrb	r3, [r7, #15]
}
 800112c:	4618      	mov	r0, r3
 800112e:	3710      	adds	r7, #16
 8001130:	46bd      	mov	sp, r7
 8001132:	bd80      	pop	{r7, pc}

08001134 <tm1637_SetBrighness>:
tm1637_StatusTypedef tm1637_SetBrighness(uint8_t BrighnessLevel)
{
 8001134:	b580      	push	{r7, lr}
 8001136:	b086      	sub	sp, #24
 8001138:	af00      	add	r7, sp, #0
 800113a:	4603      	mov	r3, r0
 800113c:	71fb      	strb	r3, [r7, #7]
	uint8_t BrighnessBuffer[8] = {0};
 800113e:	2300      	movs	r3, #0
 8001140:	60fb      	str	r3, [r7, #12]
 8001142:	2300      	movs	r3, #0
 8001144:	613b      	str	r3, [r7, #16]
	tm1637_StatusTypedef ParameterFalidation = TM1637_ERROR;
 8001146:	2301      	movs	r3, #1
 8001148:	75bb      	strb	r3, [r7, #22]
	if(BrighnessLevel <= 7)												//there are 7 levels of brightness
 800114a:	79fb      	ldrb	r3, [r7, #7]
 800114c:	2b07      	cmp	r3, #7
 800114e:	d830      	bhi.n	80011b2 <tm1637_SetBrighness+0x7e>
	{																	//Any value above that will be ignored.
		BrighnessLevel = BrighnessLevel | DISPLAY_ON;					//Set Brightness level with display on command
 8001150:	79fb      	ldrb	r3, [r7, #7]
 8001152:	f063 0377 	orn	r3, r3, #119	; 0x77
 8001156:	71fb      	strb	r3, [r7, #7]

		for(uint8_t i = 0; i < 8; i++)
 8001158:	2300      	movs	r3, #0
 800115a:	75fb      	strb	r3, [r7, #23]
 800115c:	e013      	b.n	8001186 <tm1637_SetBrighness+0x52>
		{
			BrighnessBuffer[i] = (BrighnessLevel & (0x01 << i)) && 1;
 800115e:	79fa      	ldrb	r2, [r7, #7]
 8001160:	7dfb      	ldrb	r3, [r7, #23]
 8001162:	fa42 f303 	asr.w	r3, r2, r3
 8001166:	f003 0301 	and.w	r3, r3, #1
 800116a:	2b00      	cmp	r3, #0
 800116c:	bf14      	ite	ne
 800116e:	2301      	movne	r3, #1
 8001170:	2300      	moveq	r3, #0
 8001172:	b2da      	uxtb	r2, r3
 8001174:	7dfb      	ldrb	r3, [r7, #23]
 8001176:	f107 0118 	add.w	r1, r7, #24
 800117a:	440b      	add	r3, r1
 800117c:	f803 2c0c 	strb.w	r2, [r3, #-12]
		for(uint8_t i = 0; i < 8; i++)
 8001180:	7dfb      	ldrb	r3, [r7, #23]
 8001182:	3301      	adds	r3, #1
 8001184:	75fb      	strb	r3, [r7, #23]
 8001186:	7dfb      	ldrb	r3, [r7, #23]
 8001188:	2b07      	cmp	r3, #7
 800118a:	d9e8      	bls.n	800115e <tm1637_SetBrighness+0x2a>
		}
		tm1637_StartPacket();
 800118c:	f7ff fea0 	bl	8000ed0 <tm1637_StartPacket>
		tm1637_DataOut(BrighnessBuffer);
 8001190:	f107 030c 	add.w	r3, r7, #12
 8001194:	4618      	mov	r0, r3
 8001196:	f7ff feb3 	bl	8000f00 <tm1637_DataOut>
		tm1637_CLKlow();													//Send one CLK for acknowledgment
 800119a:	f7ff fe57 	bl	8000e4c <tm1637_CLKlow>
		tm1637_CLKhigh();
 800119e:	f7ff fe3f 	bl	8000e20 <tm1637_CLKhigh>
		tm1637_ACKcheck();													//wait for acknowledgment.
 80011a2:	f7ff ff83 	bl	80010ac <tm1637_ACKcheck>
		tm1637_EndPacket();
 80011a6:	f7ff fe9f 	bl	8000ee8 <tm1637_EndPacket>
		ParameterFalidation = TM1637_OK;
 80011aa:	2300      	movs	r3, #0
 80011ac:	75bb      	strb	r3, [r7, #22]
		return ParameterFalidation;
 80011ae:	7dbb      	ldrb	r3, [r7, #22]
 80011b0:	e000      	b.n	80011b4 <tm1637_SetBrighness+0x80>
	}
	return ParameterFalidation;
 80011b2:	7dbb      	ldrb	r3, [r7, #22]
}
 80011b4:	4618      	mov	r0, r3
 80011b6:	3718      	adds	r7, #24
 80011b8:	46bd      	mov	sp, r7
 80011ba:	bd80      	pop	{r7, pc}

080011bc <char2segments>:
		  }

	  }
}

uint8_t char2segments(char c) {
 80011bc:	b480      	push	{r7}
 80011be:	b083      	sub	sp, #12
 80011c0:	af00      	add	r7, sp, #0
 80011c2:	4603      	mov	r3, r0
 80011c4:	71fb      	strb	r3, [r7, #7]
        switch (c) {
 80011c6:	79fb      	ldrb	r3, [r7, #7]
 80011c8:	3b20      	subs	r3, #32
 80011ca:	2b5a      	cmp	r3, #90	; 0x5a
 80011cc:	f200 811a 	bhi.w	8001404 <char2segments+0x248>
 80011d0:	a201      	add	r2, pc, #4	; (adr r2, 80011d8 <char2segments+0x1c>)
 80011d2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80011d6:	bf00      	nop
 80011d8:	0800137d 	.word	0x0800137d
 80011dc:	08001405 	.word	0x08001405
 80011e0:	08001405 	.word	0x08001405
 80011e4:	08001405 	.word	0x08001405
 80011e8:	08001405 	.word	0x08001405
 80011ec:	08001405 	.word	0x08001405
 80011f0:	08001405 	.word	0x08001405
 80011f4:	08001405 	.word	0x08001405
 80011f8:	08001405 	.word	0x08001405
 80011fc:	08001405 	.word	0x08001405
 8001200:	08001379 	.word	0x08001379
 8001204:	08001405 	.word	0x08001405
 8001208:	08001405 	.word	0x08001405
 800120c:	08001375 	.word	0x08001375
 8001210:	08001405 	.word	0x08001405
 8001214:	08001405 	.word	0x08001405
 8001218:	08001345 	.word	0x08001345
 800121c:	08001349 	.word	0x08001349
 8001220:	0800134d 	.word	0x0800134d
 8001224:	08001351 	.word	0x08001351
 8001228:	08001355 	.word	0x08001355
 800122c:	08001359 	.word	0x08001359
 8001230:	0800135d 	.word	0x0800135d
 8001234:	08001361 	.word	0x08001361
 8001238:	08001365 	.word	0x08001365
 800123c:	08001369 	.word	0x08001369
 8001240:	08001405 	.word	0x08001405
 8001244:	08001405 	.word	0x08001405
 8001248:	08001405 	.word	0x08001405
 800124c:	08001405 	.word	0x08001405
 8001250:	08001405 	.word	0x08001405
 8001254:	08001405 	.word	0x08001405
 8001258:	08001405 	.word	0x08001405
 800125c:	08001381 	.word	0x08001381
 8001260:	08001389 	.word	0x08001389
 8001264:	0800138d 	.word	0x0800138d
 8001268:	08001395 	.word	0x08001395
 800126c:	08001399 	.word	0x08001399
 8001270:	0800139d 	.word	0x0800139d
 8001274:	080013a1 	.word	0x080013a1
 8001278:	080013a5 	.word	0x080013a5
 800127c:	080013ad 	.word	0x080013ad
 8001280:	080013b5 	.word	0x080013b5
 8001284:	080013bd 	.word	0x080013bd
 8001288:	080013c1 	.word	0x080013c1
 800128c:	080013c5 	.word	0x080013c5
 8001290:	080013c9 	.word	0x080013c9
 8001294:	080013cd 	.word	0x080013cd
 8001298:	080013d1 	.word	0x080013d1
 800129c:	080013d5 	.word	0x080013d5
 80012a0:	080013dd 	.word	0x080013dd
 80012a4:	080013e1 	.word	0x080013e1
 80012a8:	080013e5 	.word	0x080013e5
 80012ac:	080013e9 	.word	0x080013e9
 80012b0:	080013ed 	.word	0x080013ed
 80012b4:	080013f1 	.word	0x080013f1
 80012b8:	080013f9 	.word	0x080013f9
 80012bc:	080013fd 	.word	0x080013fd
 80012c0:	08001401 	.word	0x08001401
 80012c4:	08001405 	.word	0x08001405
 80012c8:	08001405 	.word	0x08001405
 80012cc:	08001405 	.word	0x08001405
 80012d0:	08001371 	.word	0x08001371
 80012d4:	0800136d 	.word	0x0800136d
 80012d8:	08001405 	.word	0x08001405
 80012dc:	08001385 	.word	0x08001385
 80012e0:	08001389 	.word	0x08001389
 80012e4:	08001391 	.word	0x08001391
 80012e8:	08001395 	.word	0x08001395
 80012ec:	08001399 	.word	0x08001399
 80012f0:	0800139d 	.word	0x0800139d
 80012f4:	080013a1 	.word	0x080013a1
 80012f8:	080013a9 	.word	0x080013a9
 80012fc:	080013b1 	.word	0x080013b1
 8001300:	080013b9 	.word	0x080013b9
 8001304:	080013bd 	.word	0x080013bd
 8001308:	080013c1 	.word	0x080013c1
 800130c:	080013c5 	.word	0x080013c5
 8001310:	080013c9 	.word	0x080013c9
 8001314:	080013cd 	.word	0x080013cd
 8001318:	080013d1 	.word	0x080013d1
 800131c:	080013d9 	.word	0x080013d9
 8001320:	080013dd 	.word	0x080013dd
 8001324:	080013e1 	.word	0x080013e1
 8001328:	080013e5 	.word	0x080013e5
 800132c:	080013e9 	.word	0x080013e9
 8001330:	080013ed 	.word	0x080013ed
 8001334:	080013f5 	.word	0x080013f5
 8001338:	080013f9 	.word	0x080013f9
 800133c:	080013fd 	.word	0x080013fd
 8001340:	08001401 	.word	0x08001401
			case '0' : return 0x3f;
 8001344:	233f      	movs	r3, #63	; 0x3f
 8001346:	e05e      	b.n	8001406 <char2segments+0x24a>
			case '1' : return 0x06;
 8001348:	2306      	movs	r3, #6
 800134a:	e05c      	b.n	8001406 <char2segments+0x24a>
			case '2' : return 0x5b;
 800134c:	235b      	movs	r3, #91	; 0x5b
 800134e:	e05a      	b.n	8001406 <char2segments+0x24a>
			case '3' : return 0x4f;
 8001350:	234f      	movs	r3, #79	; 0x4f
 8001352:	e058      	b.n	8001406 <char2segments+0x24a>
			case '4' : return 0x66;
 8001354:	2366      	movs	r3, #102	; 0x66
 8001356:	e056      	b.n	8001406 <char2segments+0x24a>
			case '5' : return 0x6d;
 8001358:	236d      	movs	r3, #109	; 0x6d
 800135a:	e054      	b.n	8001406 <char2segments+0x24a>
			case '6' : return 0x7d;
 800135c:	237d      	movs	r3, #125	; 0x7d
 800135e:	e052      	b.n	8001406 <char2segments+0x24a>
			case '7' : return 0x07;
 8001360:	2307      	movs	r3, #7
 8001362:	e050      	b.n	8001406 <char2segments+0x24a>
			case '8' : return 0x7f;
 8001364:	237f      	movs	r3, #127	; 0x7f
 8001366:	e04e      	b.n	8001406 <char2segments+0x24a>
			case '9' : return 0x6f;
 8001368:	236f      	movs	r3, #111	; 0x6f
 800136a:	e04c      	b.n	8001406 <char2segments+0x24a>
            case '_' : return 0x08;
 800136c:	2308      	movs	r3, #8
 800136e:	e04a      	b.n	8001406 <char2segments+0x24a>
            case '^' : return 0x01; // 
 8001370:	2301      	movs	r3, #1
 8001372:	e048      	b.n	8001406 <char2segments+0x24a>
            case '-' : return 0x40;
 8001374:	2340      	movs	r3, #64	; 0x40
 8001376:	e046      	b.n	8001406 <char2segments+0x24a>
            case '*' : return 0x63; // 
 8001378:	2363      	movs	r3, #99	; 0x63
 800137a:	e044      	b.n	8001406 <char2segments+0x24a>
            case ' ' : return 0x00; // space
 800137c:	2300      	movs	r3, #0
 800137e:	e042      	b.n	8001406 <char2segments+0x24a>
            case 'A' : return 0x77; // upper case A
 8001380:	2377      	movs	r3, #119	; 0x77
 8001382:	e040      	b.n	8001406 <char2segments+0x24a>
            case 'a' : return 0x5f; // lower case a
 8001384:	235f      	movs	r3, #95	; 0x5f
 8001386:	e03e      	b.n	8001406 <char2segments+0x24a>
            case 'B' :              // lower case b
            case 'b' : return 0x7c; // lower case b
 8001388:	237c      	movs	r3, #124	; 0x7c
 800138a:	e03c      	b.n	8001406 <char2segments+0x24a>
            case 'C' : return 0x39; // upper case C
 800138c:	2339      	movs	r3, #57	; 0x39
 800138e:	e03a      	b.n	8001406 <char2segments+0x24a>
            case 'c' : return 0x58; // lower case c
 8001390:	2358      	movs	r3, #88	; 0x58
 8001392:	e038      	b.n	8001406 <char2segments+0x24a>
            case 'D' :              // lower case d
            case 'd' : return 0x5e; // lower case d
 8001394:	235e      	movs	r3, #94	; 0x5e
 8001396:	e036      	b.n	8001406 <char2segments+0x24a>
            case 'E' :              // upper case E
            case 'e' : return 0x79; // upper case E
 8001398:	2379      	movs	r3, #121	; 0x79
 800139a:	e034      	b.n	8001406 <char2segments+0x24a>
            case 'F' :              // upper case F
            case 'f' : return 0x71; // upper case F
 800139c:	2371      	movs	r3, #113	; 0x71
 800139e:	e032      	b.n	8001406 <char2segments+0x24a>
            case 'G' :              // upper case G
            case 'g' : return 0x35; // upper case G
 80013a0:	2335      	movs	r3, #53	; 0x35
 80013a2:	e030      	b.n	8001406 <char2segments+0x24a>
            case 'H' : return 0x76; // upper case H
 80013a4:	2376      	movs	r3, #118	; 0x76
 80013a6:	e02e      	b.n	8001406 <char2segments+0x24a>
            case 'h' : return 0x74; // lower case h
 80013a8:	2374      	movs	r3, #116	; 0x74
 80013aa:	e02c      	b.n	8001406 <char2segments+0x24a>
            case 'I' : return 0x06; // 1
 80013ac:	2306      	movs	r3, #6
 80013ae:	e02a      	b.n	8001406 <char2segments+0x24a>
            case 'i' : return 0x04; // lower case i
 80013b0:	2304      	movs	r3, #4
 80013b2:	e028      	b.n	8001406 <char2segments+0x24a>
            case 'J' : return 0x1e; // upper case J
 80013b4:	231e      	movs	r3, #30
 80013b6:	e026      	b.n	8001406 <char2segments+0x24a>
            case 'j' : return 0x16; // lower case j
 80013b8:	2316      	movs	r3, #22
 80013ba:	e024      	b.n	8001406 <char2segments+0x24a>
            case 'K' :              // upper case K
            case 'k' : return 0x75; // upper case K
 80013bc:	2375      	movs	r3, #117	; 0x75
 80013be:	e022      	b.n	8001406 <char2segments+0x24a>
            case 'L' :              // upper case L
            case 'l' : return 0x38; // upper case L
 80013c0:	2338      	movs	r3, #56	; 0x38
 80013c2:	e020      	b.n	8001406 <char2segments+0x24a>
            case 'M' :              // twice tall n
            case 'm' : return 0x37; // twice tall 
 80013c4:	2337      	movs	r3, #55	; 0x37
 80013c6:	e01e      	b.n	8001406 <char2segments+0x24a>
            case 'N' :              // lower case n
            case 'n' : return 0x54; // lower case n
 80013c8:	2354      	movs	r3, #84	; 0x54
 80013ca:	e01c      	b.n	8001406 <char2segments+0x24a>
            case 'O' :              // lower case o
            case 'o' : return 0x5c; // lower case o
 80013cc:	235c      	movs	r3, #92	; 0x5c
 80013ce:	e01a      	b.n	8001406 <char2segments+0x24a>
            case 'P' :              // upper case P
            case 'p' : return 0x73; // upper case P
 80013d0:	2373      	movs	r3, #115	; 0x73
 80013d2:	e018      	b.n	8001406 <char2segments+0x24a>
            case 'Q' : return 0x7b; // upper case Q
 80013d4:	237b      	movs	r3, #123	; 0x7b
 80013d6:	e016      	b.n	8001406 <char2segments+0x24a>
            case 'q' : return 0x67; // lower case q
 80013d8:	2367      	movs	r3, #103	; 0x67
 80013da:	e014      	b.n	8001406 <char2segments+0x24a>
            case 'R' :              // lower case r
            case 'r' : return 0x50; // lower case r
 80013dc:	2350      	movs	r3, #80	; 0x50
 80013de:	e012      	b.n	8001406 <char2segments+0x24a>
            case 'S' :              // 5
            case 's' : return 0x6d; // 5
 80013e0:	236d      	movs	r3, #109	; 0x6d
 80013e2:	e010      	b.n	8001406 <char2segments+0x24a>
            case 'T' :              // lower case t
            case 't' : return 0x78; // lower case t
 80013e4:	2378      	movs	r3, #120	; 0x78
 80013e6:	e00e      	b.n	8001406 <char2segments+0x24a>
            case 'U' :              // lower case u
            case 'u' : return 0x1c; // lower case u
 80013e8:	231c      	movs	r3, #28
 80013ea:	e00c      	b.n	8001406 <char2segments+0x24a>
            case 'V' :              // twice tall u
            case 'v' : return 0x3e; // twice tall u
 80013ec:	233e      	movs	r3, #62	; 0x3e
 80013ee:	e00a      	b.n	8001406 <char2segments+0x24a>
            case 'W' : return 0x7e; // upside down A
 80013f0:	237e      	movs	r3, #126	; 0x7e
 80013f2:	e008      	b.n	8001406 <char2segments+0x24a>
            case 'w' : return 0x2a; // separated w
 80013f4:	232a      	movs	r3, #42	; 0x2a
 80013f6:	e006      	b.n	8001406 <char2segments+0x24a>
            case 'X' :              // upper case H
            case 'x' : return 0x76; // upper case H
 80013f8:	2376      	movs	r3, #118	; 0x76
 80013fa:	e004      	b.n	8001406 <char2segments+0x24a>
            case 'Y' :              // lower case y
            case 'y' : return 0x6e; // lower case y
 80013fc:	236e      	movs	r3, #110	; 0x6e
 80013fe:	e002      	b.n	8001406 <char2segments+0x24a>
            case 'Z' :              // separated Z
            case 'z' : return 0x1b; // separated Z
 8001400:	231b      	movs	r3, #27
 8001402:	e000      	b.n	8001406 <char2segments+0x24a>
        }
        return 0;
 8001404:	2300      	movs	r3, #0
    }
 8001406:	4618      	mov	r0, r3
 8001408:	370c      	adds	r7, #12
 800140a:	46bd      	mov	sp, r7
 800140c:	bc80      	pop	{r7}
 800140e:	4770      	bx	lr

08001410 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001410:	b480      	push	{r7}
 8001412:	b083      	sub	sp, #12
 8001414:	af00      	add	r7, sp, #0
 8001416:	4603      	mov	r3, r0
 8001418:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800141a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800141e:	2b00      	cmp	r3, #0
 8001420:	db0b      	blt.n	800143a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001422:	79fb      	ldrb	r3, [r7, #7]
 8001424:	f003 021f 	and.w	r2, r3, #31
 8001428:	4906      	ldr	r1, [pc, #24]	; (8001444 <__NVIC_EnableIRQ+0x34>)
 800142a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800142e:	095b      	lsrs	r3, r3, #5
 8001430:	2001      	movs	r0, #1
 8001432:	fa00 f202 	lsl.w	r2, r0, r2
 8001436:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800143a:	bf00      	nop
 800143c:	370c      	adds	r7, #12
 800143e:	46bd      	mov	sp, r7
 8001440:	bc80      	pop	{r7}
 8001442:	4770      	bx	lr
 8001444:	e000e100 	.word	0xe000e100

08001448 <process_ms>:
uint32_t m= 0;					//compte les minutes
uint8_t  h= 0;					//compte les heures (4step en + par heure)
bool_e   am=0;					//1 si 0-12h; 0 si 12-24h
uint32_t t_timer=0;
uint32_t t_timerF=0;
static void process_ms(void){
 8001448:	b480      	push	{r7}
 800144a:	af00      	add	r7, sp, #0
  	if(t==60000){
 800144c:	4b1d      	ldr	r3, [pc, #116]	; (80014c4 <process_ms+0x7c>)
 800144e:	881b      	ldrh	r3, [r3, #0]
 8001450:	b29b      	uxth	r3, r3
 8001452:	f64e 2260 	movw	r2, #60000	; 0xea60
 8001456:	4293      	cmp	r3, r2
 8001458:	d129      	bne.n	80014ae <process_ms+0x66>
  		t=0;
 800145a:	4b1a      	ldr	r3, [pc, #104]	; (80014c4 <process_ms+0x7c>)
 800145c:	2200      	movs	r2, #0
 800145e:	801a      	strh	r2, [r3, #0]
  		m++;
 8001460:	4b19      	ldr	r3, [pc, #100]	; (80014c8 <process_ms+0x80>)
 8001462:	681b      	ldr	r3, [r3, #0]
 8001464:	3301      	adds	r3, #1
 8001466:	4a18      	ldr	r2, [pc, #96]	; (80014c8 <process_ms+0x80>)
 8001468:	6013      	str	r3, [r2, #0]
  		if(m%60==0){
 800146a:	4b17      	ldr	r3, [pc, #92]	; (80014c8 <process_ms+0x80>)
 800146c:	6819      	ldr	r1, [r3, #0]
 800146e:	4b17      	ldr	r3, [pc, #92]	; (80014cc <process_ms+0x84>)
 8001470:	fba3 2301 	umull	r2, r3, r3, r1
 8001474:	095a      	lsrs	r2, r3, #5
 8001476:	4613      	mov	r3, r2
 8001478:	011b      	lsls	r3, r3, #4
 800147a:	1a9b      	subs	r3, r3, r2
 800147c:	009b      	lsls	r3, r3, #2
 800147e:	1aca      	subs	r2, r1, r3
 8001480:	2a00      	cmp	r2, #0
 8001482:	d11b      	bne.n	80014bc <process_ms+0x74>
  			h++;
 8001484:	4b12      	ldr	r3, [pc, #72]	; (80014d0 <process_ms+0x88>)
 8001486:	781b      	ldrb	r3, [r3, #0]
 8001488:	3301      	adds	r3, #1
 800148a:	b2da      	uxtb	r2, r3
 800148c:	4b10      	ldr	r3, [pc, #64]	; (80014d0 <process_ms+0x88>)
 800148e:	701a      	strb	r2, [r3, #0]
  			if(h==12){
 8001490:	4b0f      	ldr	r3, [pc, #60]	; (80014d0 <process_ms+0x88>)
 8001492:	781b      	ldrb	r3, [r3, #0]
 8001494:	2b0c      	cmp	r3, #12
 8001496:	d102      	bne.n	800149e <process_ms+0x56>
  				am=0;
 8001498:	4b0e      	ldr	r3, [pc, #56]	; (80014d4 <process_ms+0x8c>)
 800149a:	2200      	movs	r2, #0
 800149c:	601a      	str	r2, [r3, #0]
  			}
  			if(h==0){
 800149e:	4b0c      	ldr	r3, [pc, #48]	; (80014d0 <process_ms+0x88>)
 80014a0:	781b      	ldrb	r3, [r3, #0]
 80014a2:	2b00      	cmp	r3, #0
 80014a4:	d10a      	bne.n	80014bc <process_ms+0x74>
  				am=1;
 80014a6:	4b0b      	ldr	r3, [pc, #44]	; (80014d4 <process_ms+0x8c>)
 80014a8:	2201      	movs	r2, #1
 80014aa:	601a      	str	r2, [r3, #0]
  		}
  	}
  	else{
		t++;
	}
}
 80014ac:	e006      	b.n	80014bc <process_ms+0x74>
		t++;
 80014ae:	4b05      	ldr	r3, [pc, #20]	; (80014c4 <process_ms+0x7c>)
 80014b0:	881b      	ldrh	r3, [r3, #0]
 80014b2:	b29b      	uxth	r3, r3
 80014b4:	3301      	adds	r3, #1
 80014b6:	b29a      	uxth	r2, r3
 80014b8:	4b02      	ldr	r3, [pc, #8]	; (80014c4 <process_ms+0x7c>)
 80014ba:	801a      	strh	r2, [r3, #0]
}
 80014bc:	bf00      	nop
 80014be:	46bd      	mov	sp, r7
 80014c0:	bc80      	pop	{r7}
 80014c2:	4770      	bx	lr
 80014c4:	20000a8c 	.word	0x20000a8c
 80014c8:	20000a90 	.word	0x20000a90
 80014cc:	88888889 	.word	0x88888889
 80014d0:	20000a94 	.word	0x20000a94
 80014d4:	20000a98 	.word	0x20000a98

080014d8 <main>:



int main(void){
 80014d8:	b580      	push	{r7, lr}
 80014da:	b082      	sub	sp, #8
 80014dc:	af02      	add	r7, sp, #8
	  /* USER CODE BEGIN 1 */
	  //DP is connected to the second digit MSB
	  tm1637_Segments[0] = A_SEG;
 80014de:	4b4a      	ldr	r3, [pc, #296]	; (8001608 <main+0x130>)
 80014e0:	2201      	movs	r2, #1
 80014e2:	701a      	strb	r2, [r3, #0]
	  tm1637_Segments[1] = B_SEG;
 80014e4:	4b48      	ldr	r3, [pc, #288]	; (8001608 <main+0x130>)
 80014e6:	2202      	movs	r2, #2
 80014e8:	705a      	strb	r2, [r3, #1]
	  tm1637_Segments[2] = C_SEG;
 80014ea:	4b47      	ldr	r3, [pc, #284]	; (8001608 <main+0x130>)
 80014ec:	2204      	movs	r2, #4
 80014ee:	709a      	strb	r2, [r3, #2]
	  tm1637_Segments[3] = D_SEG;
 80014f0:	4b45      	ldr	r3, [pc, #276]	; (8001608 <main+0x130>)
 80014f2:	2208      	movs	r2, #8
 80014f4:	70da      	strb	r2, [r3, #3]
	  tm1637_Segments[4] = E_SEG;
 80014f6:	4b44      	ldr	r3, [pc, #272]	; (8001608 <main+0x130>)
 80014f8:	2210      	movs	r2, #16
 80014fa:	711a      	strb	r2, [r3, #4]
	  tm1637_Segments[5] = F_SEG;
 80014fc:	4b42      	ldr	r3, [pc, #264]	; (8001608 <main+0x130>)
 80014fe:	2220      	movs	r2, #32
 8001500:	715a      	strb	r2, [r3, #5]
	  tm1637_Segments[6] = G_SEG;
 8001502:	4b41      	ldr	r3, [pc, #260]	; (8001608 <main+0x130>)
 8001504:	2240      	movs	r2, #64	; 0x40
 8001506:	719a      	strb	r2, [r3, #6]
	  tm1637_Segments[7] = DP_SEG;
 8001508:	4b3f      	ldr	r3, [pc, #252]	; (8001608 <main+0x130>)
 800150a:	2280      	movs	r2, #128	; 0x80
 800150c:	71da      	strb	r2, [r3, #7]
	  /* USER CODE END 1 */

	  /* MCU Configuration--------------------------------------------------------*/

	  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	  HAL_Init();
 800150e:	f001 ff81 	bl	8003414 <HAL_Init>
	  /* USER CODE BEGIN Init */

	  /* USER CODE END Init */

	  /* Configure the system clock */
	  SystemClock_Config();
 8001512:	f000 fb7d 	bl	8001c10 <SystemClock_Config>
	  /* USER CODE BEGIN SysInit */

	  /* USER CODE END SysInit */

	  /* Initialize all configured peripherals */
	  MX_GPIO_Init();
 8001516:	f000 fbef 	bl	8001cf8 <MX_GPIO_Init>
	  MX_I2C1_Init();
 800151a:	f000 fbbf 	bl	8001c9c <MX_I2C1_Init>
	  /* USER CODE BEGIN 2 */
	  HAL_GPIO_WritePin(SCLK_GPIO_Port, SCLK_Pin, GPIO_PIN_SET);
 800151e:	2201      	movs	r2, #1
 8001520:	2108      	movs	r1, #8
 8001522:	483a      	ldr	r0, [pc, #232]	; (800160c <main+0x134>)
 8001524:	f003 f8db 	bl	80046de <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(SDO_GPIO_Port, SDO_Pin, GPIO_PIN_SET);
 8001528:	2201      	movs	r2, #1
 800152a:	2120      	movs	r1, #32
 800152c:	4837      	ldr	r0, [pc, #220]	; (800160c <main+0x134>)
 800152e:	f003 f8d6 	bl	80046de <HAL_GPIO_WritePin>

	  tm1637_DisplayHandle(4, CurrentDisplay);						//
 8001532:	4937      	ldr	r1, [pc, #220]	; (8001610 <main+0x138>)
 8001534:	2004      	movs	r0, #4
 8001536:	f7ff fdd1 	bl	80010dc <tm1637_DisplayHandle>

  	  Timer1Enable = ENABLE;										//Turn on systick based timer
 800153a:	4b36      	ldr	r3, [pc, #216]	; (8001614 <main+0x13c>)
 800153c:	2201      	movs	r2, #1
 800153e:	701a      	strb	r2, [r3, #0]
  	  /* USER CODE END 2 */


  	  ADC_init();
 8001540:	f000 fc9a 	bl	8001e78 <ADC_init>

  	  //init moteur
  	  BSP_GPIO_PinCfg(GPIO_MOTEUR, PIN_1_MOTEUR, GPIO_MODE_OUTPUT_PP,GPIO_NOPULL,GPIO_SPEED_FREQ_HIGH);
 8001544:	2303      	movs	r3, #3
 8001546:	9300      	str	r3, [sp, #0]
 8001548:	2300      	movs	r3, #0
 800154a:	2201      	movs	r2, #1
 800154c:	2101      	movs	r1, #1
 800154e:	4832      	ldr	r0, [pc, #200]	; (8001618 <main+0x140>)
 8001550:	f000 fe40 	bl	80021d4 <BSP_GPIO_PinCfg>
  	  BSP_GPIO_PinCfg(GPIO_MOTEUR, PIN_2_MOTEUR, GPIO_MODE_OUTPUT_PP,GPIO_NOPULL,GPIO_SPEED_FREQ_HIGH);
 8001554:	2303      	movs	r3, #3
 8001556:	9300      	str	r3, [sp, #0]
 8001558:	2300      	movs	r3, #0
 800155a:	2201      	movs	r2, #1
 800155c:	2102      	movs	r1, #2
 800155e:	482e      	ldr	r0, [pc, #184]	; (8001618 <main+0x140>)
 8001560:	f000 fe38 	bl	80021d4 <BSP_GPIO_PinCfg>
  	  BSP_GPIO_PinCfg(GPIO_MOTEUR, PIN_3_MOTEUR, GPIO_MODE_OUTPUT_PP,GPIO_NOPULL,GPIO_SPEED_FREQ_HIGH);
 8001564:	2303      	movs	r3, #3
 8001566:	9300      	str	r3, [sp, #0]
 8001568:	2300      	movs	r3, #0
 800156a:	2201      	movs	r2, #1
 800156c:	2104      	movs	r1, #4
 800156e:	482a      	ldr	r0, [pc, #168]	; (8001618 <main+0x140>)
 8001570:	f000 fe30 	bl	80021d4 <BSP_GPIO_PinCfg>
  	  BSP_GPIO_PinCfg(GPIO_MOTEUR, PIN_4_MOTEUR, GPIO_MODE_OUTPUT_PP,GPIO_NOPULL,GPIO_SPEED_FREQ_HIGH);
 8001574:	2303      	movs	r3, #3
 8001576:	9300      	str	r3, [sp, #0]
 8001578:	2300      	movs	r3, #0
 800157a:	2201      	movs	r2, #1
 800157c:	2108      	movs	r1, #8
 800157e:	4826      	ldr	r0, [pc, #152]	; (8001618 <main+0x140>)
 8001580:	f000 fe28 	bl	80021d4 <BSP_GPIO_PinCfg>

  	  BSP_GPIO_PinCfg(GPIO_MOTEUR, PIN_BOUTON_DROIT, GPIO_MODE_IT_RISING,GPIO_PULLUP,GPIO_SPEED_FREQ_HIGH);
 8001584:	2303      	movs	r3, #3
 8001586:	9300      	str	r3, [sp, #0]
 8001588:	2301      	movs	r3, #1
 800158a:	4a24      	ldr	r2, [pc, #144]	; (800161c <main+0x144>)
 800158c:	2140      	movs	r1, #64	; 0x40
 800158e:	4822      	ldr	r0, [pc, #136]	; (8001618 <main+0x140>)
 8001590:	f000 fe20 	bl	80021d4 <BSP_GPIO_PinCfg>
  	  BSP_GPIO_PinCfg(GPIO_MOTEUR, PIN_BOUTON_GAUCHE, GPIO_MODE_IT_RISING,GPIO_PULLUP,GPIO_SPEED_FREQ_HIGH);
 8001594:	2303      	movs	r3, #3
 8001596:	9300      	str	r3, [sp, #0]
 8001598:	2301      	movs	r3, #1
 800159a:	4a20      	ldr	r2, [pc, #128]	; (800161c <main+0x144>)
 800159c:	2180      	movs	r1, #128	; 0x80
 800159e:	481e      	ldr	r0, [pc, #120]	; (8001618 <main+0x140>)
 80015a0:	f000 fe18 	bl	80021d4 <BSP_GPIO_PinCfg>

  	  //fin init moteur


  	  //Autorise la demande d'interruption correspondante  interrompre le processeur
  	  NVIC_EnableIRQ(EXTI15_10_IRQn);
 80015a4:	2028      	movs	r0, #40	; 0x28
 80015a6:	f7ff ff33 	bl	8001410 <__NVIC_EnableIRQ>
  	  Systick_add_callback_function(&process_ms);
 80015aa:	481d      	ldr	r0, [pc, #116]	; (8001620 <main+0x148>)
 80015ac:	f001 ff08 	bl	80033c0 <Systick_add_callback_function>



  	  while (1){
  		  switch(etat){
 80015b0:	4b1c      	ldr	r3, [pc, #112]	; (8001624 <main+0x14c>)
 80015b2:	781b      	ldrb	r3, [r3, #0]
 80015b4:	b2db      	uxtb	r3, r3
 80015b6:	2b04      	cmp	r3, #4
 80015b8:	d8fa      	bhi.n	80015b0 <main+0xd8>
 80015ba:	a201      	add	r2, pc, #4	; (adr r2, 80015c0 <main+0xe8>)
 80015bc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80015c0:	080015d5 	.word	0x080015d5
 80015c4:	080015db 	.word	0x080015db
 80015c8:	080015b1 	.word	0x080015b1
 80015cc:	080015eb 	.word	0x080015eb
 80015d0:	080015f9 	.word	0x080015f9
  		  	 	 case CLOCK:
  		  	 		 //tourne horloge
  		  	 		 clock_nominal();
 80015d4:	f000 f84c 	bl	8001670 <clock_nominal>
  		  	 		 break;
 80015d8:	e015      	b.n	8001606 <main+0x12e>
  		  	 	 case TIMER:
  		  	 		 //tourne horloge du timer
  		  	 		 timer_nominal();
 80015da:	f000 f895 	bl	8001708 <timer_nominal>
  		  	 		 remise_heure();
 80015de:	f000 f823 	bl	8001628 <remise_heure>
  		  	 		 etat=CLOCK;
 80015e2:	4b10      	ldr	r3, [pc, #64]	; (8001624 <main+0x14c>)
 80015e4:	2200      	movs	r2, #0
 80015e6:	701a      	strb	r2, [r3, #0]
  		  	 		 break;
 80015e8:	e00d      	b.n	8001606 <main+0x12e>
  		  	 		 //remise a 0h00 (ou remettre a xhxx?)
  		  	 		 break;
  		  	 	case PARAM_TIMER:
  		  	 	     // activ avec interruption
  		  	 	     //code parametrer le timer (avec pot pour rgler valeur, btn 1 pour passer heure->minute, et btn 2 pour valider (affichage avec afficheur numrique))
  		  	 		 param(0);
 80015ea:	2000      	movs	r0, #0
 80015ec:	f000 f8f6 	bl	80017dc <param>
  		  	 		 etat = TIMER; //le goto est fait dans les parametres
 80015f0:	4b0c      	ldr	r3, [pc, #48]	; (8001624 <main+0x14c>)
 80015f2:	2201      	movs	r2, #1
 80015f4:	701a      	strb	r2, [r3, #0]
  		  	 	     break;
 80015f6:	e006      	b.n	8001606 <main+0x12e>
  		  	 	case PARAM_CLOCK:
  		  	 	     param(1);
 80015f8:	2001      	movs	r0, #1
 80015fa:	f000 f8ef 	bl	80017dc <param>
  		  	 	     etat = CLOCK;
 80015fe:	4b09      	ldr	r3, [pc, #36]	; (8001624 <main+0x14c>)
 8001600:	2200      	movs	r2, #0
 8001602:	701a      	strb	r2, [r3, #0]
  		  	 	     break;
 8001604:	bf00      	nop
  		  switch(etat){
 8001606:	e7d3      	b.n	80015b0 <main+0xd8>
 8001608:	20000a80 	.word	0x20000a80
 800160c:	40010c00 	.word	0x40010c00
 8001610:	20000a7c 	.word	0x20000a7c
 8001614:	20000000 	.word	0x20000000
 8001618:	40010800 	.word	0x40010800
 800161c:	10110000 	.word	0x10110000
 8001620:	08001449 	.word	0x08001449
 8001624:	20000001 	.word	0x20000001

08001628 <remise_heure>:
  		  }
  	  }
}


void remise_heure(void){
 8001628:	b580      	push	{r7, lr}
 800162a:	af00      	add	r7, sp, #0
	go_to(t+(m*60000)+(h*360000),1);
 800162c:	4b0c      	ldr	r3, [pc, #48]	; (8001660 <remise_heure+0x38>)
 800162e:	881b      	ldrh	r3, [r3, #0]
 8001630:	b29b      	uxth	r3, r3
 8001632:	4619      	mov	r1, r3
 8001634:	4b0b      	ldr	r3, [pc, #44]	; (8001664 <remise_heure+0x3c>)
 8001636:	781b      	ldrb	r3, [r3, #0]
 8001638:	461a      	mov	r2, r3
 800163a:	4b0b      	ldr	r3, [pc, #44]	; (8001668 <remise_heure+0x40>)
 800163c:	fb03 f302 	mul.w	r3, r3, r2
 8001640:	4618      	mov	r0, r3
 8001642:	4b0a      	ldr	r3, [pc, #40]	; (800166c <remise_heure+0x44>)
 8001644:	681b      	ldr	r3, [r3, #0]
 8001646:	f64e 2260 	movw	r2, #60000	; 0xea60
 800164a:	fb02 f303 	mul.w	r3, r2, r3
 800164e:	4403      	add	r3, r0
 8001650:	440b      	add	r3, r1
 8001652:	2101      	movs	r1, #1
 8001654:	4618      	mov	r0, r3
 8001656:	f000 f95b 	bl	8001910 <go_to>
}
 800165a:	bf00      	nop
 800165c:	bd80      	pop	{r7, pc}
 800165e:	bf00      	nop
 8001660:	20000a8c 	.word	0x20000a8c
 8001664:	20000a94 	.word	0x20000a94
 8001668:	00057e40 	.word	0x00057e40
 800166c:	20000a90 	.word	0x20000a90

08001670 <clock_nominal>:

void clock_nominal(){
 8001670:	b580      	push	{r7, lr}
 8001672:	af00      	add	r7, sp, #0
	static uint16_t ancienM=0;
	static uint8_t ancienH=0;
	if(m>ancienM+1){
 8001674:	4b1f      	ldr	r3, [pc, #124]	; (80016f4 <clock_nominal+0x84>)
 8001676:	881b      	ldrh	r3, [r3, #0]
 8001678:	3301      	adds	r3, #1
 800167a:	461a      	mov	r2, r3
 800167c:	4b1e      	ldr	r3, [pc, #120]	; (80016f8 <clock_nominal+0x88>)
 800167e:	681b      	ldr	r3, [r3, #0]
 8001680:	429a      	cmp	r2, r3
 8001682:	d213      	bcs.n	80016ac <clock_nominal+0x3c>
		rotate(273,1);
 8001684:	2101      	movs	r1, #1
 8001686:	f240 1011 	movw	r0, #273	; 0x111
 800168a:	f000 f997 	bl	80019bc <rotate>
		affiche_digit(h,m);
 800168e:	4b1b      	ldr	r3, [pc, #108]	; (80016fc <clock_nominal+0x8c>)
 8001690:	781b      	ldrb	r3, [r3, #0]
 8001692:	4a19      	ldr	r2, [pc, #100]	; (80016f8 <clock_nominal+0x88>)
 8001694:	6812      	ldr	r2, [r2, #0]
 8001696:	b2d2      	uxtb	r2, r2
 8001698:	4611      	mov	r1, r2
 800169a:	4618      	mov	r0, r3
 800169c:	f000 fa16 	bl	8001acc <affiche_digit>
		ancienM++;
 80016a0:	4b14      	ldr	r3, [pc, #80]	; (80016f4 <clock_nominal+0x84>)
 80016a2:	881b      	ldrh	r3, [r3, #0]
 80016a4:	3301      	adds	r3, #1
 80016a6:	b29a      	uxth	r2, r3
 80016a8:	4b12      	ldr	r3, [pc, #72]	; (80016f4 <clock_nominal+0x84>)
 80016aa:	801a      	strh	r2, [r3, #0]
	}
	if(h>ancienH+1){	//rajout step car imprecision -> +4step/heures
 80016ac:	4b13      	ldr	r3, [pc, #76]	; (80016fc <clock_nominal+0x8c>)
 80016ae:	781b      	ldrb	r3, [r3, #0]
 80016b0:	461a      	mov	r2, r3
 80016b2:	4b13      	ldr	r3, [pc, #76]	; (8001700 <clock_nominal+0x90>)
 80016b4:	781b      	ldrb	r3, [r3, #0]
 80016b6:	3301      	adds	r3, #1
 80016b8:	429a      	cmp	r2, r3
 80016ba:	dd09      	ble.n	80016d0 <clock_nominal+0x60>
		rotate(4,1);
 80016bc:	2101      	movs	r1, #1
 80016be:	2004      	movs	r0, #4
 80016c0:	f000 f97c 	bl	80019bc <rotate>
		ancienH++;
 80016c4:	4b0e      	ldr	r3, [pc, #56]	; (8001700 <clock_nominal+0x90>)
 80016c6:	781b      	ldrb	r3, [r3, #0]
 80016c8:	3301      	adds	r3, #1
 80016ca:	b2da      	uxtb	r2, r3
 80016cc:	4b0c      	ldr	r3, [pc, #48]	; (8001700 <clock_nominal+0x90>)
 80016ce:	701a      	strb	r2, [r3, #0]
	}

	if(readButton_D()==0){	//si on appuie sur le bouton gauche
 80016d0:	f000 fa92 	bl	8001bf8 <readButton_D>
 80016d4:	4603      	mov	r3, r0
 80016d6:	2b00      	cmp	r3, #0
 80016d8:	d102      	bne.n	80016e0 <clock_nominal+0x70>
		etat = PARAM_CLOCK;
 80016da:	4b0a      	ldr	r3, [pc, #40]	; (8001704 <clock_nominal+0x94>)
 80016dc:	2204      	movs	r2, #4
 80016de:	701a      	strb	r2, [r3, #0]
	}
	if(readButton_G()==0){	//si on appuie sur le bouton gauche
 80016e0:	f000 fa7e 	bl	8001be0 <readButton_G>
 80016e4:	4603      	mov	r3, r0
 80016e6:	2b00      	cmp	r3, #0
 80016e8:	d102      	bne.n	80016f0 <clock_nominal+0x80>
			etat = PARAM_TIMER;
 80016ea:	4b06      	ldr	r3, [pc, #24]	; (8001704 <clock_nominal+0x94>)
 80016ec:	2203      	movs	r2, #3
 80016ee:	701a      	strb	r2, [r3, #0]
	}

}
 80016f0:	bf00      	nop
 80016f2:	bd80      	pop	{r7, pc}
 80016f4:	20000aa4 	.word	0x20000aa4
 80016f8:	20000a90 	.word	0x20000a90
 80016fc:	20000a94 	.word	0x20000a94
 8001700:	20000aa6 	.word	0x20000aa6
 8001704:	20000001 	.word	0x20000001

08001708 <timer_nominal>:

void timer_nominal(){
 8001708:	b580      	push	{r7, lr}
 800170a:	af00      	add	r7, sp, #0
	static uint32_t ancienTT=0;	//ancien t timer
	static uint16_t ancienMT=0;	//ancien Minutes timer
	while(t<t_timerF){
 800170c:	e04c      	b.n	80017a8 <timer_nominal+0xa0>
		if((t-t_timer)/1000>ancienTT){
 800170e:	4b2c      	ldr	r3, [pc, #176]	; (80017c0 <timer_nominal+0xb8>)
 8001710:	881b      	ldrh	r3, [r3, #0]
 8001712:	b29b      	uxth	r3, r3
 8001714:	461a      	mov	r2, r3
 8001716:	4b2b      	ldr	r3, [pc, #172]	; (80017c4 <timer_nominal+0xbc>)
 8001718:	681b      	ldr	r3, [r3, #0]
 800171a:	1ad3      	subs	r3, r2, r3
 800171c:	4a2a      	ldr	r2, [pc, #168]	; (80017c8 <timer_nominal+0xc0>)
 800171e:	fba2 2303 	umull	r2, r3, r2, r3
 8001722:	099a      	lsrs	r2, r3, #6
 8001724:	4b29      	ldr	r3, [pc, #164]	; (80017cc <timer_nominal+0xc4>)
 8001726:	681b      	ldr	r3, [r3, #0]
 8001728:	429a      	cmp	r2, r3
 800172a:	d924      	bls.n	8001776 <timer_nominal+0x6e>
			rotate(4,0);
 800172c:	2100      	movs	r1, #0
 800172e:	2004      	movs	r0, #4
 8001730:	f000 f944 	bl	80019bc <rotate>
			affiche_digit((t-t_timer)/1000,(t-t_timer)/60000);
 8001734:	4b22      	ldr	r3, [pc, #136]	; (80017c0 <timer_nominal+0xb8>)
 8001736:	881b      	ldrh	r3, [r3, #0]
 8001738:	b29b      	uxth	r3, r3
 800173a:	461a      	mov	r2, r3
 800173c:	4b21      	ldr	r3, [pc, #132]	; (80017c4 <timer_nominal+0xbc>)
 800173e:	681b      	ldr	r3, [r3, #0]
 8001740:	1ad3      	subs	r3, r2, r3
 8001742:	4a21      	ldr	r2, [pc, #132]	; (80017c8 <timer_nominal+0xc0>)
 8001744:	fba2 2303 	umull	r2, r3, r2, r3
 8001748:	099b      	lsrs	r3, r3, #6
 800174a:	b2da      	uxtb	r2, r3
 800174c:	4b1c      	ldr	r3, [pc, #112]	; (80017c0 <timer_nominal+0xb8>)
 800174e:	881b      	ldrh	r3, [r3, #0]
 8001750:	b29b      	uxth	r3, r3
 8001752:	4619      	mov	r1, r3
 8001754:	4b1b      	ldr	r3, [pc, #108]	; (80017c4 <timer_nominal+0xbc>)
 8001756:	681b      	ldr	r3, [r3, #0]
 8001758:	1acb      	subs	r3, r1, r3
 800175a:	491d      	ldr	r1, [pc, #116]	; (80017d0 <timer_nominal+0xc8>)
 800175c:	fba1 1303 	umull	r1, r3, r1, r3
 8001760:	0b9b      	lsrs	r3, r3, #14
 8001762:	b2db      	uxtb	r3, r3
 8001764:	4619      	mov	r1, r3
 8001766:	4610      	mov	r0, r2
 8001768:	f000 f9b0 	bl	8001acc <affiche_digit>
			ancienTT++;
 800176c:	4b17      	ldr	r3, [pc, #92]	; (80017cc <timer_nominal+0xc4>)
 800176e:	681b      	ldr	r3, [r3, #0]
 8001770:	3301      	adds	r3, #1
 8001772:	4a16      	ldr	r2, [pc, #88]	; (80017cc <timer_nominal+0xc4>)
 8001774:	6013      	str	r3, [r2, #0]
		}
		if((t-t_timer)/60000>ancienMT){	//rajout step car imprecision -> +4step/heures
 8001776:	4b12      	ldr	r3, [pc, #72]	; (80017c0 <timer_nominal+0xb8>)
 8001778:	881b      	ldrh	r3, [r3, #0]
 800177a:	b29b      	uxth	r3, r3
 800177c:	461a      	mov	r2, r3
 800177e:	4b11      	ldr	r3, [pc, #68]	; (80017c4 <timer_nominal+0xbc>)
 8001780:	681b      	ldr	r3, [r3, #0]
 8001782:	1ad3      	subs	r3, r2, r3
 8001784:	4a12      	ldr	r2, [pc, #72]	; (80017d0 <timer_nominal+0xc8>)
 8001786:	fba2 2303 	umull	r2, r3, r2, r3
 800178a:	0b9b      	lsrs	r3, r3, #14
 800178c:	4a11      	ldr	r2, [pc, #68]	; (80017d4 <timer_nominal+0xcc>)
 800178e:	8812      	ldrh	r2, [r2, #0]
 8001790:	4293      	cmp	r3, r2
 8001792:	d909      	bls.n	80017a8 <timer_nominal+0xa0>
			rotate(32,0);
 8001794:	2100      	movs	r1, #0
 8001796:	2020      	movs	r0, #32
 8001798:	f000 f910 	bl	80019bc <rotate>
			ancienMT++;
 800179c:	4b0d      	ldr	r3, [pc, #52]	; (80017d4 <timer_nominal+0xcc>)
 800179e:	881b      	ldrh	r3, [r3, #0]
 80017a0:	3301      	adds	r3, #1
 80017a2:	b29a      	uxth	r2, r3
 80017a4:	4b0b      	ldr	r3, [pc, #44]	; (80017d4 <timer_nominal+0xcc>)
 80017a6:	801a      	strh	r2, [r3, #0]
	while(t<t_timerF){
 80017a8:	4b05      	ldr	r3, [pc, #20]	; (80017c0 <timer_nominal+0xb8>)
 80017aa:	881b      	ldrh	r3, [r3, #0]
 80017ac:	b29b      	uxth	r3, r3
 80017ae:	461a      	mov	r2, r3
 80017b0:	4b09      	ldr	r3, [pc, #36]	; (80017d8 <timer_nominal+0xd0>)
 80017b2:	681b      	ldr	r3, [r3, #0]
 80017b4:	429a      	cmp	r2, r3
 80017b6:	d3aa      	bcc.n	800170e <timer_nominal+0x6>
		}
	}
}
 80017b8:	bf00      	nop
 80017ba:	bf00      	nop
 80017bc:	bd80      	pop	{r7, pc}
 80017be:	bf00      	nop
 80017c0:	20000a8c 	.word	0x20000a8c
 80017c4:	20000a9c 	.word	0x20000a9c
 80017c8:	10624dd3 	.word	0x10624dd3
 80017cc:	20000aa8 	.word	0x20000aa8
 80017d0:	45e7b273 	.word	0x45e7b273
 80017d4:	20000aac 	.word	0x20000aac
 80017d8:	20000aa0 	.word	0x20000aa0

080017dc <param>:




uint32_t param(bool_e clock){
 80017dc:	b580      	push	{r7, lr}
 80017de:	b08a      	sub	sp, #40	; 0x28
 80017e0:	af00      	add	r7, sp, #0
 80017e2:	6078      	str	r0, [r7, #4]
	uint8_t minutes  = 0;
 80017e4:	2300      	movs	r3, #0
 80017e6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  	uint8_t secondes = 0;
 80017ea:	2300      	movs	r3, #0
 80017ec:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
  	bool_e fini = 0;
 80017f0:	2300      	movs	r3, #0
 80017f2:	623b      	str	r3, [r7, #32]
  	bool_e min_sec = 0;		//= 0 <==> minutes 	/ = 1 <==> secondes
 80017f4:	2300      	movs	r3, #0
 80017f6:	61fb      	str	r3, [r7, #28]

  	bool_e bouton_d = readButton_D();
 80017f8:	f000 f9fe 	bl	8001bf8 <readButton_D>
 80017fc:	60f8      	str	r0, [r7, #12]
  	bool_e ancien_bouton_d = bouton_d;
 80017fe:	68fb      	ldr	r3, [r7, #12]
 8001800:	61bb      	str	r3, [r7, #24]
  	bool_e bouton_g = readButton_G();
 8001802:	f000 f9ed 	bl	8001be0 <readButton_G>
 8001806:	6178      	str	r0, [r7, #20]
  	bool_e ancien_bouton_g = bouton_d;
 8001808:	68fb      	ldr	r3, [r7, #12]
 800180a:	613b      	str	r3, [r7, #16]

  	while(!fini){
 800180c:	e043      	b.n	8001896 <param+0xba>
  		if(!min_sec){//selection minutes
 800180e:	69fb      	ldr	r3, [r7, #28]
 8001810:	2b00      	cmp	r3, #0
 8001812:	d114      	bne.n	800183e <param+0x62>
  			minutes = lecture_pot(clock);
 8001814:	6878      	ldr	r0, [r7, #4]
 8001816:	f000 f9ab 	bl	8001b70 <lecture_pot>
 800181a:	4603      	mov	r3, r0
 800181c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  			bouton_g = readButton_G();
 8001820:	f000 f9de 	bl	8001be0 <readButton_G>
 8001824:	6178      	str	r0, [r7, #20]
  			if(bouton_g != ancien_bouton_g && bouton_g==0){	//si on appuie sur le bouton gauche
 8001826:	697a      	ldr	r2, [r7, #20]
 8001828:	693b      	ldr	r3, [r7, #16]
 800182a:	429a      	cmp	r2, r3
 800182c:	d01b      	beq.n	8001866 <param+0x8a>
 800182e:	697b      	ldr	r3, [r7, #20]
 8001830:	2b00      	cmp	r3, #0
 8001832:	d118      	bne.n	8001866 <param+0x8a>
  				min_sec = 1;
 8001834:	2301      	movs	r3, #1
 8001836:	61fb      	str	r3, [r7, #28]
  				ancien_bouton_g = bouton_g;
 8001838:	697b      	ldr	r3, [r7, #20]
 800183a:	613b      	str	r3, [r7, #16]
 800183c:	e013      	b.n	8001866 <param+0x8a>
  			}
  		}
  		else{
  			secondes = lecture_pot(0);
 800183e:	2000      	movs	r0, #0
 8001840:	f000 f996 	bl	8001b70 <lecture_pot>
 8001844:	4603      	mov	r3, r0
 8001846:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
  			bouton_g = readButton_G();
 800184a:	f000 f9c9 	bl	8001be0 <readButton_G>
 800184e:	6178      	str	r0, [r7, #20]
  			if(bouton_g != ancien_bouton_g && bouton_g==0){	//si on appuie sur le bouton gauche
 8001850:	697a      	ldr	r2, [r7, #20]
 8001852:	693b      	ldr	r3, [r7, #16]
 8001854:	429a      	cmp	r2, r3
 8001856:	d006      	beq.n	8001866 <param+0x8a>
 8001858:	697b      	ldr	r3, [r7, #20]
 800185a:	2b00      	cmp	r3, #0
 800185c:	d103      	bne.n	8001866 <param+0x8a>
  				min_sec = 0;
 800185e:	2300      	movs	r3, #0
 8001860:	61fb      	str	r3, [r7, #28]
  				ancien_bouton_g = bouton_g;
 8001862:	697b      	ldr	r3, [r7, #20]
 8001864:	613b      	str	r3, [r7, #16]
  			}
  		}
		bouton_d = readButton_D();
 8001866:	f000 f9c7 	bl	8001bf8 <readButton_D>
 800186a:	60f8      	str	r0, [r7, #12]
  		if(bouton_d != ancien_bouton_d && bouton_d==0){	//si on appuie sur le bouton droit
 800186c:	68fa      	ldr	r2, [r7, #12]
 800186e:	69bb      	ldr	r3, [r7, #24]
 8001870:	429a      	cmp	r2, r3
 8001872:	d004      	beq.n	800187e <param+0xa2>
 8001874:	68fb      	ldr	r3, [r7, #12]
 8001876:	2b00      	cmp	r3, #0
 8001878:	d101      	bne.n	800187e <param+0xa2>
  			fini = 1;
 800187a:	2301      	movs	r3, #1
 800187c:	623b      	str	r3, [r7, #32]
  		}
  		ancien_bouton_g = bouton_g;
 800187e:	697b      	ldr	r3, [r7, #20]
 8001880:	613b      	str	r3, [r7, #16]
 		ancien_bouton_d = bouton_d;
 8001882:	68fb      	ldr	r3, [r7, #12]
 8001884:	61bb      	str	r3, [r7, #24]
  		//affichage selection minutes et secondes
 		affiche_digit(minutes, secondes);
 8001886:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 800188a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800188e:	4611      	mov	r1, r2
 8001890:	4618      	mov	r0, r3
 8001892:	f000 f91b 	bl	8001acc <affiche_digit>
  	while(!fini){
 8001896:	6a3b      	ldr	r3, [r7, #32]
 8001898:	2b00      	cmp	r3, #0
 800189a:	d0b8      	beq.n	800180e <param+0x32>
 	}

	uint32_t ms=0;
 800189c:	2300      	movs	r3, #0
 800189e:	60bb      	str	r3, [r7, #8]
  	ms = ((minutes*60*60) + (secondes*60))*1000;
 80018a0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80018a4:	f44f 6261 	mov.w	r2, #3600	; 0xe10
 80018a8:	fb02 f103 	mul.w	r1, r2, r3
 80018ac:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 80018b0:	4613      	mov	r3, r2
 80018b2:	011b      	lsls	r3, r3, #4
 80018b4:	1a9b      	subs	r3, r3, r2
 80018b6:	009b      	lsls	r3, r3, #2
 80018b8:	440b      	add	r3, r1
 80018ba:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80018be:	fb02 f303 	mul.w	r3, r2, r3
 80018c2:	60bb      	str	r3, [r7, #8]
  	ms = (ms>0)? ms : -ms;

  	go_to(ms,clock);
 80018c4:	6879      	ldr	r1, [r7, #4]
 80018c6:	68b8      	ldr	r0, [r7, #8]
 80018c8:	f000 f822 	bl	8001910 <go_to>
  	if(clock){
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	2b00      	cmp	r3, #0
 80018d0:	d007      	beq.n	80018e2 <param+0x106>
  		h=minutes;
 80018d2:	4a0b      	ldr	r2, [pc, #44]	; (8001900 <param+0x124>)
 80018d4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80018d8:	7013      	strb	r3, [r2, #0]
  		m=secondes;
 80018da:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80018de:	4a09      	ldr	r2, [pc, #36]	; (8001904 <param+0x128>)
 80018e0:	6013      	str	r3, [r2, #0]
  	}
  	if(!clock){
 80018e2:	687b      	ldr	r3, [r7, #4]
 80018e4:	2b00      	cmp	r3, #0
 80018e6:	d105      	bne.n	80018f4 <param+0x118>
  		t_timer = t;
 80018e8:	4b07      	ldr	r3, [pc, #28]	; (8001908 <param+0x12c>)
 80018ea:	881b      	ldrh	r3, [r3, #0]
 80018ec:	b29b      	uxth	r3, r3
 80018ee:	461a      	mov	r2, r3
 80018f0:	4b06      	ldr	r3, [pc, #24]	; (800190c <param+0x130>)
 80018f2:	601a      	str	r2, [r3, #0]
  	}
  	return ms;		//retourne le nb de ms  mettre  l'horloge
 80018f4:	68bb      	ldr	r3, [r7, #8]
  }
 80018f6:	4618      	mov	r0, r3
 80018f8:	3728      	adds	r7, #40	; 0x28
 80018fa:	46bd      	mov	sp, r7
 80018fc:	bd80      	pop	{r7, pc}
 80018fe:	bf00      	nop
 8001900:	20000a94 	.word	0x20000a94
 8001904:	20000a90 	.word	0x20000a90
 8001908:	20000a8c 	.word	0x20000a8c
 800190c:	20000a9c 	.word	0x20000a9c

08001910 <go_to>:


//prend ms en entre et positionne l'heure mcanique  la bonne position
//temps -> position(=nb de step a faire)
void go_to(uint32_t ms,bool_e clock){
 8001910:	b580      	push	{r7, lr}
 8001912:	b084      	sub	sp, #16
 8001914:	af00      	add	r7, sp, #0
 8001916:	6078      	str	r0, [r7, #4]
 8001918:	6039      	str	r1, [r7, #0]
	if((ms>43200000)){		//avec ms/min=60000, on a 196608 steps(=positions) toutes les 12h
 800191a:	687b      	ldr	r3, [r7, #4]
 800191c:	4a1e      	ldr	r2, [pc, #120]	; (8001998 <go_to+0x88>)
 800191e:	4293      	cmp	r3, r2
 8001920:	d907      	bls.n	8001932 <go_to+0x22>
			ms-=43200000;
 8001922:	687a      	ldr	r2, [r7, #4]
 8001924:	4b1d      	ldr	r3, [pc, #116]	; (800199c <go_to+0x8c>)
 8001926:	4413      	add	r3, r2
 8001928:	607b      	str	r3, [r7, #4]
			am=0;
 800192a:	4b1d      	ldr	r3, [pc, #116]	; (80019a0 <go_to+0x90>)
 800192c:	2200      	movs	r2, #0
 800192e:	601a      	str	r2, [r3, #0]
 8001930:	e002      	b.n	8001938 <go_to+0x28>
		}
		else{
			am=1;
 8001932:	4b1b      	ldr	r3, [pc, #108]	; (80019a0 <go_to+0x90>)
 8001934:	2201      	movs	r2, #1
 8001936:	601a      	str	r2, [r3, #0]
		}
	uint32_t step = ((ms/1000)*STEPS_PER_ROTATION) / MILLIS_PER_MIN * 1000 / RATIO;
 8001938:	687b      	ldr	r3, [r7, #4]
 800193a:	4a1a      	ldr	r2, [pc, #104]	; (80019a4 <go_to+0x94>)
 800193c:	fba2 2303 	umull	r2, r3, r2, r3
 8001940:	099b      	lsrs	r3, r3, #6
 8001942:	031b      	lsls	r3, r3, #12
 8001944:	089b      	lsrs	r3, r3, #2
 8001946:	4a18      	ldr	r2, [pc, #96]	; (80019a8 <go_to+0x98>)
 8001948:	fba2 2303 	umull	r2, r3, r2, r3
 800194c:	0b1b      	lsrs	r3, r3, #12
 800194e:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001952:	fb02 f303 	mul.w	r3, r2, r3
 8001956:	4a15      	ldr	r2, [pc, #84]	; (80019ac <go_to+0x9c>)
 8001958:	fba2 2303 	umull	r2, r3, r2, r3
 800195c:	08db      	lsrs	r3, r3, #3
 800195e:	60fb      	str	r3, [r7, #12]
	if(clock){
		//step+=step/109;		//on rajoute le nombre de pas qu'on a perdu pour arriver  ce pas l
	}
	if(!clock){
 8001960:	683b      	ldr	r3, [r7, #0]
 8001962:	2b00      	cmp	r3, #0
 8001964:	d110      	bne.n	8001988 <go_to+0x78>
		t_timerF=t+ms/109+ms;
 8001966:	4b12      	ldr	r3, [pc, #72]	; (80019b0 <go_to+0xa0>)
 8001968:	881b      	ldrh	r3, [r3, #0]
 800196a:	b29b      	uxth	r3, r3
 800196c:	4619      	mov	r1, r3
 800196e:	687a      	ldr	r2, [r7, #4]
 8001970:	4b10      	ldr	r3, [pc, #64]	; (80019b4 <go_to+0xa4>)
 8001972:	fba3 0302 	umull	r0, r3, r3, r2
 8001976:	1ad2      	subs	r2, r2, r3
 8001978:	0852      	lsrs	r2, r2, #1
 800197a:	4413      	add	r3, r2
 800197c:	099b      	lsrs	r3, r3, #6
 800197e:	18ca      	adds	r2, r1, r3
 8001980:	687b      	ldr	r3, [r7, #4]
 8001982:	4413      	add	r3, r2
 8001984:	4a0c      	ldr	r2, [pc, #48]	; (80019b8 <go_to+0xa8>)
 8001986:	6013      	str	r3, [r2, #0]
	}
	rotate(step,1);
 8001988:	2101      	movs	r1, #1
 800198a:	68f8      	ldr	r0, [r7, #12]
 800198c:	f000 f816 	bl	80019bc <rotate>
}
 8001990:	bf00      	nop
 8001992:	3710      	adds	r7, #16
 8001994:	46bd      	mov	sp, r7
 8001996:	bd80      	pop	{r7, pc}
 8001998:	02932e00 	.word	0x02932e00
 800199c:	fd6cd200 	.word	0xfd6cd200
 80019a0:	20000a98 	.word	0x20000a98
 80019a4:	10624dd3 	.word	0x10624dd3
 80019a8:	45c9eba9 	.word	0x45c9eba9
 80019ac:	88888889 	.word	0x88888889
 80019b0:	20000a8c 	.word	0x20000a8c
 80019b4:	2c9fb4d9 	.word	0x2c9fb4d9
 80019b8:	20000aa0 	.word	0x20000aa0

080019bc <rotate>:

void rotate(uint32_t step, bool_e clock){
 80019bc:	b580      	push	{r7, lr}
 80019be:	b086      	sub	sp, #24
 80019c0:	af00      	add	r7, sp, #0
 80019c2:	6078      	str	r0, [r7, #4]
 80019c4:	6039      	str	r1, [r7, #0]
	static uint8_t phase = 0;
	uint8_t i;
	uint32_t j;                         //i,j for loops
	uint8_t delta = (step > 0) ? 1 : 7;   //?
 80019c6:	687b      	ldr	r3, [r7, #4]
 80019c8:	2b00      	cmp	r3, #0
 80019ca:	d001      	beq.n	80019d0 <rotate+0x14>
 80019cc:	2301      	movs	r3, #1
 80019ce:	e000      	b.n	80019d2 <rotate+0x16>
 80019d0:	2307      	movs	r3, #7
 80019d2:	73fb      	strb	r3, [r7, #15]

	step = (step > 0) ? step : -step;   //step set to positive
	for(j = 0; j < step; j++) {         //tant qu'on a pas fait le nombre de pas a faire
 80019d4:	2300      	movs	r3, #0
 80019d6:	613b      	str	r3, [r7, #16]
 80019d8:	e040      	b.n	8001a5c <rotate+0xa0>
		phase = (phase + delta) % 8;
 80019da:	4b36      	ldr	r3, [pc, #216]	; (8001ab4 <rotate+0xf8>)
 80019dc:	781a      	ldrb	r2, [r3, #0]
 80019de:	7bfb      	ldrb	r3, [r7, #15]
 80019e0:	4413      	add	r3, r2
 80019e2:	b2db      	uxtb	r3, r3
 80019e4:	f003 0307 	and.w	r3, r3, #7
 80019e8:	b2da      	uxtb	r2, r3
 80019ea:	4b32      	ldr	r3, [pc, #200]	; (8001ab4 <rotate+0xf8>)
 80019ec:	701a      	strb	r2, [r3, #0]
		for(i = 0; i < 4; i++) {
 80019ee:	2300      	movs	r3, #0
 80019f0:	75fb      	strb	r3, [r7, #23]
 80019f2:	e02a      	b.n	8001a4a <rotate+0x8e>
			if(clock){
 80019f4:	683b      	ldr	r3, [r7, #0]
 80019f6:	2b00      	cmp	r3, #0
 80019f8:	d012      	beq.n	8001a20 <rotate+0x64>
				HAL_GPIO_WritePin(GPIO_MOTEUR, port_clock[i], seq[phase][i]);
 80019fa:	7dfb      	ldrb	r3, [r7, #23]
 80019fc:	4a2e      	ldr	r2, [pc, #184]	; (8001ab8 <rotate+0xfc>)
 80019fe:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 8001a02:	4b2c      	ldr	r3, [pc, #176]	; (8001ab4 <rotate+0xf8>)
 8001a04:	781b      	ldrb	r3, [r3, #0]
 8001a06:	461a      	mov	r2, r3
 8001a08:	7dfb      	ldrb	r3, [r7, #23]
 8001a0a:	482c      	ldr	r0, [pc, #176]	; (8001abc <rotate+0x100>)
 8001a0c:	0092      	lsls	r2, r2, #2
 8001a0e:	4413      	add	r3, r2
 8001a10:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
 8001a14:	b2db      	uxtb	r3, r3
 8001a16:	461a      	mov	r2, r3
 8001a18:	4829      	ldr	r0, [pc, #164]	; (8001ac0 <rotate+0x104>)
 8001a1a:	f002 fe60 	bl	80046de <HAL_GPIO_WritePin>
 8001a1e:	e011      	b.n	8001a44 <rotate+0x88>
			}
			else{
				HAL_GPIO_WritePin(GPIO_MOTEUR, port_timer[i], seq[phase][i]);
 8001a20:	7dfb      	ldrb	r3, [r7, #23]
 8001a22:	4a28      	ldr	r2, [pc, #160]	; (8001ac4 <rotate+0x108>)
 8001a24:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 8001a28:	4b22      	ldr	r3, [pc, #136]	; (8001ab4 <rotate+0xf8>)
 8001a2a:	781b      	ldrb	r3, [r3, #0]
 8001a2c:	461a      	mov	r2, r3
 8001a2e:	7dfb      	ldrb	r3, [r7, #23]
 8001a30:	4822      	ldr	r0, [pc, #136]	; (8001abc <rotate+0x100>)
 8001a32:	0092      	lsls	r2, r2, #2
 8001a34:	4413      	add	r3, r2
 8001a36:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
 8001a3a:	b2db      	uxtb	r3, r3
 8001a3c:	461a      	mov	r2, r3
 8001a3e:	4820      	ldr	r0, [pc, #128]	; (8001ac0 <rotate+0x104>)
 8001a40:	f002 fe4d 	bl	80046de <HAL_GPIO_WritePin>
		for(i = 0; i < 4; i++) {
 8001a44:	7dfb      	ldrb	r3, [r7, #23]
 8001a46:	3301      	adds	r3, #1
 8001a48:	75fb      	strb	r3, [r7, #23]
 8001a4a:	7dfb      	ldrb	r3, [r7, #23]
 8001a4c:	2b03      	cmp	r3, #3
 8001a4e:	d9d1      	bls.n	80019f4 <rotate+0x38>
			}

		}
		HAL_Delay(DELAYSTEP);
 8001a50:	2001      	movs	r0, #1
 8001a52:	f001 fd41 	bl	80034d8 <HAL_Delay>
	for(j = 0; j < step; j++) {         //tant qu'on a pas fait le nombre de pas a faire
 8001a56:	693b      	ldr	r3, [r7, #16]
 8001a58:	3301      	adds	r3, #1
 8001a5a:	613b      	str	r3, [r7, #16]
 8001a5c:	693a      	ldr	r2, [r7, #16]
 8001a5e:	687b      	ldr	r3, [r7, #4]
 8001a60:	429a      	cmp	r2, r3
 8001a62:	d3ba      	bcc.n	80019da <rotate+0x1e>
	}
	if(clock){				//savoir o on est
 8001a64:	683b      	ldr	r3, [r7, #0]
 8001a66:	2b00      	cmp	r3, #0
 8001a68:	d006      	beq.n	8001a78 <rotate+0xbc>
		position += step;
 8001a6a:	4b17      	ldr	r3, [pc, #92]	; (8001ac8 <rotate+0x10c>)
 8001a6c:	681a      	ldr	r2, [r3, #0]
 8001a6e:	687b      	ldr	r3, [r7, #4]
 8001a70:	4413      	add	r3, r2
 8001a72:	4a15      	ldr	r2, [pc, #84]	; (8001ac8 <rotate+0x10c>)
 8001a74:	6013      	str	r3, [r2, #0]
 8001a76:	e005      	b.n	8001a84 <rotate+0xc8>
	}
	else{
		position-=step;
 8001a78:	4b13      	ldr	r3, [pc, #76]	; (8001ac8 <rotate+0x10c>)
 8001a7a:	681a      	ldr	r2, [r3, #0]
 8001a7c:	687b      	ldr	r3, [r7, #4]
 8001a7e:	1ad3      	subs	r3, r2, r3
 8001a80:	4a11      	ldr	r2, [pc, #68]	; (8001ac8 <rotate+0x10c>)
 8001a82:	6013      	str	r3, [r2, #0]
	}
	// power cut
	for(i = 0; i < 4; i++) {
 8001a84:	2300      	movs	r3, #0
 8001a86:	75fb      	strb	r3, [r7, #23]
 8001a88:	e00b      	b.n	8001aa2 <rotate+0xe6>
		HAL_GPIO_WritePin(GPIO_A, port_clock[i], LOW);		//ici peut importe clock/timer, on met tt a 0
 8001a8a:	7dfb      	ldrb	r3, [r7, #23]
 8001a8c:	4a0a      	ldr	r2, [pc, #40]	; (8001ab8 <rotate+0xfc>)
 8001a8e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001a92:	2200      	movs	r2, #0
 8001a94:	4619      	mov	r1, r3
 8001a96:	480a      	ldr	r0, [pc, #40]	; (8001ac0 <rotate+0x104>)
 8001a98:	f002 fe21 	bl	80046de <HAL_GPIO_WritePin>
	for(i = 0; i < 4; i++) {
 8001a9c:	7dfb      	ldrb	r3, [r7, #23]
 8001a9e:	3301      	adds	r3, #1
 8001aa0:	75fb      	strb	r3, [r7, #23]
 8001aa2:	7dfb      	ldrb	r3, [r7, #23]
 8001aa4:	2b03      	cmp	r3, #3
 8001aa6:	d9f0      	bls.n	8001a8a <rotate+0xce>
	}
}
 8001aa8:	bf00      	nop
 8001aaa:	bf00      	nop
 8001aac:	3718      	adds	r7, #24
 8001aae:	46bd      	mov	sp, r7
 8001ab0:	bd80      	pop	{r7, pc}
 8001ab2:	bf00      	nop
 8001ab4:	20000aae 	.word	0x20000aae
 8001ab8:	2000008c 	.word	0x2000008c
 8001abc:	20000004 	.word	0x20000004
 8001ac0:	40010800 	.word	0x40010800
 8001ac4:	20000084 	.word	0x20000084
 8001ac8:	20000a88 	.word	0x20000a88

08001acc <affiche_digit>:



void affiche_digit(uint8_t x, uint8_t y){
 8001acc:	b580      	push	{r7, lr}
 8001ace:	b084      	sub	sp, #16
 8001ad0:	af00      	add	r7, sp, #0
 8001ad2:	4603      	mov	r3, r0
 8001ad4:	460a      	mov	r2, r1
 8001ad6:	71fb      	strb	r3, [r7, #7]
 8001ad8:	4613      	mov	r3, r2
 8001ada:	71bb      	strb	r3, [r7, #6]
	uint8_t texte[4];
  	texte[0] = char2segments(x/10+'0');
 8001adc:	79fb      	ldrb	r3, [r7, #7]
 8001ade:	4a23      	ldr	r2, [pc, #140]	; (8001b6c <affiche_digit+0xa0>)
 8001ae0:	fba2 2303 	umull	r2, r3, r2, r3
 8001ae4:	08db      	lsrs	r3, r3, #3
 8001ae6:	b2db      	uxtb	r3, r3
 8001ae8:	3330      	adds	r3, #48	; 0x30
 8001aea:	b2db      	uxtb	r3, r3
 8001aec:	4618      	mov	r0, r3
 8001aee:	f7ff fb65 	bl	80011bc <char2segments>
 8001af2:	4603      	mov	r3, r0
 8001af4:	733b      	strb	r3, [r7, #12]
  	texte[1] = char2segments(x%10+'0');
 8001af6:	79fa      	ldrb	r2, [r7, #7]
 8001af8:	4b1c      	ldr	r3, [pc, #112]	; (8001b6c <affiche_digit+0xa0>)
 8001afa:	fba3 1302 	umull	r1, r3, r3, r2
 8001afe:	08d9      	lsrs	r1, r3, #3
 8001b00:	460b      	mov	r3, r1
 8001b02:	009b      	lsls	r3, r3, #2
 8001b04:	440b      	add	r3, r1
 8001b06:	005b      	lsls	r3, r3, #1
 8001b08:	1ad3      	subs	r3, r2, r3
 8001b0a:	b2db      	uxtb	r3, r3
 8001b0c:	3330      	adds	r3, #48	; 0x30
 8001b0e:	b2db      	uxtb	r3, r3
 8001b10:	4618      	mov	r0, r3
 8001b12:	f7ff fb53 	bl	80011bc <char2segments>
 8001b16:	4603      	mov	r3, r0
 8001b18:	737b      	strb	r3, [r7, #13]
  	texte[2] = char2segments(y/10+'0');
 8001b1a:	79bb      	ldrb	r3, [r7, #6]
 8001b1c:	4a13      	ldr	r2, [pc, #76]	; (8001b6c <affiche_digit+0xa0>)
 8001b1e:	fba2 2303 	umull	r2, r3, r2, r3
 8001b22:	08db      	lsrs	r3, r3, #3
 8001b24:	b2db      	uxtb	r3, r3
 8001b26:	3330      	adds	r3, #48	; 0x30
 8001b28:	b2db      	uxtb	r3, r3
 8001b2a:	4618      	mov	r0, r3
 8001b2c:	f7ff fb46 	bl	80011bc <char2segments>
 8001b30:	4603      	mov	r3, r0
 8001b32:	73bb      	strb	r3, [r7, #14]
  	texte[3] = char2segments(y%10+'0');
 8001b34:	79ba      	ldrb	r2, [r7, #6]
 8001b36:	4b0d      	ldr	r3, [pc, #52]	; (8001b6c <affiche_digit+0xa0>)
 8001b38:	fba3 1302 	umull	r1, r3, r3, r2
 8001b3c:	08d9      	lsrs	r1, r3, #3
 8001b3e:	460b      	mov	r3, r1
 8001b40:	009b      	lsls	r3, r3, #2
 8001b42:	440b      	add	r3, r1
 8001b44:	005b      	lsls	r3, r3, #1
 8001b46:	1ad3      	subs	r3, r2, r3
 8001b48:	b2db      	uxtb	r3, r3
 8001b4a:	3330      	adds	r3, #48	; 0x30
 8001b4c:	b2db      	uxtb	r3, r3
 8001b4e:	4618      	mov	r0, r3
 8001b50:	f7ff fb34 	bl	80011bc <char2segments>
 8001b54:	4603      	mov	r3, r0
 8001b56:	73fb      	strb	r3, [r7, #15]
  	tm1637_DisplayHandle(7, texte);
 8001b58:	f107 030c 	add.w	r3, r7, #12
 8001b5c:	4619      	mov	r1, r3
 8001b5e:	2007      	movs	r0, #7
 8001b60:	f7ff fabc 	bl	80010dc <tm1637_DisplayHandle>
}
 8001b64:	bf00      	nop
 8001b66:	3710      	adds	r7, #16
 8001b68:	46bd      	mov	sp, r7
 8001b6a:	bd80      	pop	{r7, pc}
 8001b6c:	cccccccd 	.word	0xcccccccd

08001b70 <lecture_pot>:
  	texte[2] = char2segments('U');
  	texte[3] = char2segments('G');
  	tm1637_DisplayHandle(7, texte);
}

uint8_t lecture_pot(bool_e vq){
 8001b70:	b580      	push	{r7, lr}
 8001b72:	b084      	sub	sp, #16
 8001b74:	af00      	add	r7, sp, #0
 8001b76:	6078      	str	r0, [r7, #4]
	uint16_t valeur =0;
 8001b78:	2300      	movs	r3, #0
 8001b7a:	81fb      	strh	r3, [r7, #14]
	valeur = ADC_getValue(ADC_SENSOR_CHANNEL);
 8001b7c:	2005      	movs	r0, #5
 8001b7e:	f000 fa1f 	bl	8001fc0 <ADC_getValue>
 8001b82:	4603      	mov	r3, r0
 8001b84:	81fb      	strh	r3, [r7, #14]
	valeur = (valeur<4010)? valeur : 0;
 8001b86:	89fb      	ldrh	r3, [r7, #14]
 8001b88:	f640 72a9 	movw	r2, #4009	; 0xfa9
 8001b8c:	4293      	cmp	r3, r2
 8001b8e:	d801      	bhi.n	8001b94 <lecture_pot+0x24>
 8001b90:	89fb      	ldrh	r3, [r7, #14]
 8001b92:	e000      	b.n	8001b96 <lecture_pot+0x26>
 8001b94:	2300      	movs	r3, #0
 8001b96:	81fb      	strh	r3, [r7, #14]
	if(vq){
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	2b00      	cmp	r3, #0
 8001b9c:	d00c      	beq.n	8001bb8 <lecture_pot+0x48>
		valeur = valeur*24/4028;
 8001b9e:	89fa      	ldrh	r2, [r7, #14]
 8001ba0:	4613      	mov	r3, r2
 8001ba2:	005b      	lsls	r3, r3, #1
 8001ba4:	4413      	add	r3, r2
 8001ba6:	00db      	lsls	r3, r3, #3
 8001ba8:	4a0c      	ldr	r2, [pc, #48]	; (8001bdc <lecture_pot+0x6c>)
 8001baa:	fb82 1203 	smull	r1, r2, r2, r3
 8001bae:	1212      	asrs	r2, r2, #8
 8001bb0:	17db      	asrs	r3, r3, #31
 8001bb2:	1ad3      	subs	r3, r2, r3
 8001bb4:	81fb      	strh	r3, [r7, #14]
 8001bb6:	e00b      	b.n	8001bd0 <lecture_pot+0x60>
	}
	else{
		valeur = valeur*60/4028;
 8001bb8:	89fa      	ldrh	r2, [r7, #14]
 8001bba:	4613      	mov	r3, r2
 8001bbc:	011b      	lsls	r3, r3, #4
 8001bbe:	1a9b      	subs	r3, r3, r2
 8001bc0:	009b      	lsls	r3, r3, #2
 8001bc2:	4a06      	ldr	r2, [pc, #24]	; (8001bdc <lecture_pot+0x6c>)
 8001bc4:	fb82 1203 	smull	r1, r2, r2, r3
 8001bc8:	1212      	asrs	r2, r2, #8
 8001bca:	17db      	asrs	r3, r3, #31
 8001bcc:	1ad3      	subs	r3, r2, r3
 8001bce:	81fb      	strh	r3, [r7, #14]
	}
	return valeur;
 8001bd0:	89fb      	ldrh	r3, [r7, #14]
 8001bd2:	b2db      	uxtb	r3, r3
}
 8001bd4:	4618      	mov	r0, r3
 8001bd6:	3710      	adds	r7, #16
 8001bd8:	46bd      	mov	sp, r7
 8001bda:	bd80      	pop	{r7, pc}
 8001bdc:	104525e1 	.word	0x104525e1

08001be0 <readButton_G>:

//lit bouton gauche
bool_e readButton_G(void){
 8001be0:	b580      	push	{r7, lr}
 8001be2:	af00      	add	r7, sp, #0
	return HAL_GPIO_ReadPin(GPIO_BOUTON, PIN_BOUTON_GAUCHE);
 8001be4:	2180      	movs	r1, #128	; 0x80
 8001be6:	4803      	ldr	r0, [pc, #12]	; (8001bf4 <readButton_G+0x14>)
 8001be8:	f002 fd62 	bl	80046b0 <HAL_GPIO_ReadPin>
 8001bec:	4603      	mov	r3, r0
}
 8001bee:	4618      	mov	r0, r3
 8001bf0:	bd80      	pop	{r7, pc}
 8001bf2:	bf00      	nop
 8001bf4:	40010800 	.word	0x40010800

08001bf8 <readButton_D>:

//lit bouton droit
bool_e readButton_D(void){
 8001bf8:	b580      	push	{r7, lr}
 8001bfa:	af00      	add	r7, sp, #0
	return HAL_GPIO_ReadPin(GPIO_BOUTON, PIN_BOUTON_DROIT);
 8001bfc:	2140      	movs	r1, #64	; 0x40
 8001bfe:	4803      	ldr	r0, [pc, #12]	; (8001c0c <readButton_D+0x14>)
 8001c00:	f002 fd56 	bl	80046b0 <HAL_GPIO_ReadPin>
 8001c04:	4603      	mov	r3, r0
}
 8001c06:	4618      	mov	r0, r3
 8001c08:	bd80      	pop	{r7, pc}
 8001c0a:	bf00      	nop
 8001c0c:	40010800 	.word	0x40010800

08001c10 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001c10:	b580      	push	{r7, lr}
 8001c12:	b090      	sub	sp, #64	; 0x40
 8001c14:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001c16:	f107 0318 	add.w	r3, r7, #24
 8001c1a:	2228      	movs	r2, #40	; 0x28
 8001c1c:	2100      	movs	r1, #0
 8001c1e:	4618      	mov	r0, r3
 8001c20:	f004 f928 	bl	8005e74 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001c24:	1d3b      	adds	r3, r7, #4
 8001c26:	2200      	movs	r2, #0
 8001c28:	601a      	str	r2, [r3, #0]
 8001c2a:	605a      	str	r2, [r3, #4]
 8001c2c:	609a      	str	r2, [r3, #8]
 8001c2e:	60da      	str	r2, [r3, #12]
 8001c30:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001c32:	2301      	movs	r3, #1
 8001c34:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001c36:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001c3a:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8001c3c:	2300      	movs	r3, #0
 8001c3e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001c40:	2301      	movs	r3, #1
 8001c42:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001c44:	2302      	movs	r3, #2
 8001c46:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001c48:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001c4c:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8001c4e:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8001c52:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001c54:	f107 0318 	add.w	r3, r7, #24
 8001c58:	4618      	mov	r0, r3
 8001c5a:	f002 fe73 	bl	8004944 <HAL_RCC_OscConfig>
 8001c5e:	4603      	mov	r3, r0
 8001c60:	2b00      	cmp	r3, #0
 8001c62:	d001      	beq.n	8001c68 <SystemClock_Config+0x58>
  {
    Error_Handler();
 8001c64:	f000 f894 	bl	8001d90 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001c68:	230f      	movs	r3, #15
 8001c6a:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001c6c:	2302      	movs	r3, #2
 8001c6e:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001c70:	2300      	movs	r3, #0
 8001c72:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001c74:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001c78:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001c7a:	2300      	movs	r3, #0
 8001c7c:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001c7e:	1d3b      	adds	r3, r7, #4
 8001c80:	2102      	movs	r1, #2
 8001c82:	4618      	mov	r0, r3
 8001c84:	f003 f8de 	bl	8004e44 <HAL_RCC_ClockConfig>
 8001c88:	4603      	mov	r3, r0
 8001c8a:	2b00      	cmp	r3, #0
 8001c8c:	d001      	beq.n	8001c92 <SystemClock_Config+0x82>
  {
    Error_Handler();
 8001c8e:	f000 f87f 	bl	8001d90 <Error_Handler>
  }
}
 8001c92:	bf00      	nop
 8001c94:	3740      	adds	r7, #64	; 0x40
 8001c96:	46bd      	mov	sp, r7
 8001c98:	bd80      	pop	{r7, pc}
	...

08001c9c <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001c9c:	b580      	push	{r7, lr}
 8001c9e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001ca0:	4b12      	ldr	r3, [pc, #72]	; (8001cec <MX_I2C1_Init+0x50>)
 8001ca2:	4a13      	ldr	r2, [pc, #76]	; (8001cf0 <MX_I2C1_Init+0x54>)
 8001ca4:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8001ca6:	4b11      	ldr	r3, [pc, #68]	; (8001cec <MX_I2C1_Init+0x50>)
 8001ca8:	4a12      	ldr	r2, [pc, #72]	; (8001cf4 <MX_I2C1_Init+0x58>)
 8001caa:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001cac:	4b0f      	ldr	r3, [pc, #60]	; (8001cec <MX_I2C1_Init+0x50>)
 8001cae:	2200      	movs	r2, #0
 8001cb0:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001cb2:	4b0e      	ldr	r3, [pc, #56]	; (8001cec <MX_I2C1_Init+0x50>)
 8001cb4:	2200      	movs	r2, #0
 8001cb6:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001cb8:	4b0c      	ldr	r3, [pc, #48]	; (8001cec <MX_I2C1_Init+0x50>)
 8001cba:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001cbe:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001cc0:	4b0a      	ldr	r3, [pc, #40]	; (8001cec <MX_I2C1_Init+0x50>)
 8001cc2:	2200      	movs	r2, #0
 8001cc4:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001cc6:	4b09      	ldr	r3, [pc, #36]	; (8001cec <MX_I2C1_Init+0x50>)
 8001cc8:	2200      	movs	r2, #0
 8001cca:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001ccc:	4b07      	ldr	r3, [pc, #28]	; (8001cec <MX_I2C1_Init+0x50>)
 8001cce:	2200      	movs	r2, #0
 8001cd0:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001cd2:	4b06      	ldr	r3, [pc, #24]	; (8001cec <MX_I2C1_Init+0x50>)
 8001cd4:	2200      	movs	r2, #0
 8001cd6:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001cd8:	4804      	ldr	r0, [pc, #16]	; (8001cec <MX_I2C1_Init+0x50>)
 8001cda:	f002 fd19 	bl	8004710 <HAL_I2C_Init>
 8001cde:	4603      	mov	r3, r0
 8001ce0:	2b00      	cmp	r3, #0
 8001ce2:	d001      	beq.n	8001ce8 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001ce4:	f000 f854 	bl	8001d90 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001ce8:	bf00      	nop
 8001cea:	bd80      	pop	{r7, pc}
 8001cec:	2000105c 	.word	0x2000105c
 8001cf0:	40005400 	.word	0x40005400
 8001cf4:	000186a0 	.word	0x000186a0

08001cf8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001cf8:	b580      	push	{r7, lr}
 8001cfa:	b088      	sub	sp, #32
 8001cfc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001cfe:	f107 0310 	add.w	r3, r7, #16
 8001d02:	2200      	movs	r2, #0
 8001d04:	601a      	str	r2, [r3, #0]
 8001d06:	605a      	str	r2, [r3, #4]
 8001d08:	609a      	str	r2, [r3, #8]
 8001d0a:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001d0c:	4b1e      	ldr	r3, [pc, #120]	; (8001d88 <MX_GPIO_Init+0x90>)
 8001d0e:	699b      	ldr	r3, [r3, #24]
 8001d10:	4a1d      	ldr	r2, [pc, #116]	; (8001d88 <MX_GPIO_Init+0x90>)
 8001d12:	f043 0320 	orr.w	r3, r3, #32
 8001d16:	6193      	str	r3, [r2, #24]
 8001d18:	4b1b      	ldr	r3, [pc, #108]	; (8001d88 <MX_GPIO_Init+0x90>)
 8001d1a:	699b      	ldr	r3, [r3, #24]
 8001d1c:	f003 0320 	and.w	r3, r3, #32
 8001d20:	60fb      	str	r3, [r7, #12]
 8001d22:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001d24:	4b18      	ldr	r3, [pc, #96]	; (8001d88 <MX_GPIO_Init+0x90>)
 8001d26:	699b      	ldr	r3, [r3, #24]
 8001d28:	4a17      	ldr	r2, [pc, #92]	; (8001d88 <MX_GPIO_Init+0x90>)
 8001d2a:	f043 0308 	orr.w	r3, r3, #8
 8001d2e:	6193      	str	r3, [r2, #24]
 8001d30:	4b15      	ldr	r3, [pc, #84]	; (8001d88 <MX_GPIO_Init+0x90>)
 8001d32:	699b      	ldr	r3, [r3, #24]
 8001d34:	f003 0308 	and.w	r3, r3, #8
 8001d38:	60bb      	str	r3, [r7, #8]
 8001d3a:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d3c:	4b12      	ldr	r3, [pc, #72]	; (8001d88 <MX_GPIO_Init+0x90>)
 8001d3e:	699b      	ldr	r3, [r3, #24]
 8001d40:	4a11      	ldr	r2, [pc, #68]	; (8001d88 <MX_GPIO_Init+0x90>)
 8001d42:	f043 0304 	orr.w	r3, r3, #4
 8001d46:	6193      	str	r3, [r2, #24]
 8001d48:	4b0f      	ldr	r3, [pc, #60]	; (8001d88 <MX_GPIO_Init+0x90>)
 8001d4a:	699b      	ldr	r3, [r3, #24]
 8001d4c:	f003 0304 	and.w	r3, r3, #4
 8001d50:	607b      	str	r3, [r7, #4]
 8001d52:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_11|SCLK_Pin|SDO_Pin, GPIO_PIN_SET);
 8001d54:	2201      	movs	r2, #1
 8001d56:	f640 0128 	movw	r1, #2088	; 0x828
 8001d5a:	480c      	ldr	r0, [pc, #48]	; (8001d8c <MX_GPIO_Init+0x94>)
 8001d5c:	f002 fcbf 	bl	80046de <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PB11 SCLK_Pin SDO_Pin */
  GPIO_InitStruct.Pin = GPIO_PIN_11|SCLK_Pin|SDO_Pin;
 8001d60:	f640 0328 	movw	r3, #2088	; 0x828
 8001d64:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001d66:	2301      	movs	r3, #1
 8001d68:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d6a:	2300      	movs	r3, #0
 8001d6c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d6e:	2302      	movs	r3, #2
 8001d70:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001d72:	f107 0310 	add.w	r3, r7, #16
 8001d76:	4619      	mov	r1, r3
 8001d78:	4804      	ldr	r0, [pc, #16]	; (8001d8c <MX_GPIO_Init+0x94>)
 8001d7a:	f002 fb15 	bl	80043a8 <HAL_GPIO_Init>

}
 8001d7e:	bf00      	nop
 8001d80:	3720      	adds	r7, #32
 8001d82:	46bd      	mov	sp, r7
 8001d84:	bd80      	pop	{r7, pc}
 8001d86:	bf00      	nop
 8001d88:	40021000 	.word	0x40021000
 8001d8c:	40010c00 	.word	0x40010c00

08001d90 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001d90:	b480      	push	{r7}
 8001d92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8001d94:	bf00      	nop
 8001d96:	46bd      	mov	sp, r7
 8001d98:	bc80      	pop	{r7}
 8001d9a:	4770      	bx	lr

08001d9c <PORTS_adc_init>:
 * @func	void PORTS_adc_init(void)
 * @post	A l'issue de l'excution de cette fonction, le tableau adc_id contient pour chaque canal son rang dans le tableau des valeurs mesures (adc_converted_value)
 * @post	Chaque canal non utilis comme analogique a un champ  -1 dans le tableau adc_id.
 */
static void PORTS_adc_init(void)
{
 8001d9c:	b580      	push	{r7, lr}
 8001d9e:	b086      	sub	sp, #24
 8001da0:	af02      	add	r7, sp, #8
	uint8_t channel;
	ADC_ChannelConfTypeDef sConfig;

	// Initialisation du tableau des id des convertisseurs analogique numrique. Chaque canal non utilis verra sa case  -1.
	for(channel=0;channel<ADC_CHANNEL_NB;channel++)
 8001da2:	2300      	movs	r3, #0
 8001da4:	73fb      	strb	r3, [r7, #15]
 8001da6:	e006      	b.n	8001db6 <PORTS_adc_init+0x1a>
		adc_id[channel] = -1;
 8001da8:	7bfb      	ldrb	r3, [r7, #15]
 8001daa:	4a30      	ldr	r2, [pc, #192]	; (8001e6c <PORTS_adc_init+0xd0>)
 8001dac:	21ff      	movs	r1, #255	; 0xff
 8001dae:	54d1      	strb	r1, [r2, r3]
	for(channel=0;channel<ADC_CHANNEL_NB;channel++)
 8001db0:	7bfb      	ldrb	r3, [r7, #15]
 8001db2:	3301      	adds	r3, #1
 8001db4:	73fb      	strb	r3, [r7, #15]
 8001db6:	7bfb      	ldrb	r3, [r7, #15]
 8001db8:	2b12      	cmp	r3, #18
 8001dba:	d9f5      	bls.n	8001da8 <PORTS_adc_init+0xc>

	sConfig.SamplingTime = ADC_SAMPLETIME_239CYCLES_5;
 8001dbc:	2307      	movs	r3, #7
 8001dbe:	60bb      	str	r3, [r7, #8]
	sConfig.Rank = 0;
 8001dc0:	2300      	movs	r3, #0
 8001dc2:	607b      	str	r3, [r7, #4]

	#if	USE_AN0
		BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_0, GPIO_MODE_ANALOG, GPIO_NOPULL, GPIO_SPEED_FREQ_MEDIUM);
 8001dc4:	2301      	movs	r3, #1
 8001dc6:	9300      	str	r3, [sp, #0]
 8001dc8:	2300      	movs	r3, #0
 8001dca:	2203      	movs	r2, #3
 8001dcc:	2101      	movs	r1, #1
 8001dce:	4828      	ldr	r0, [pc, #160]	; (8001e70 <PORTS_adc_init+0xd4>)
 8001dd0:	f000 fa00 	bl	80021d4 <BSP_GPIO_PinCfg>
		adc_id[ADC_0] = (int8_t)sConfig.Rank;
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	b25a      	sxtb	r2, r3
 8001dd8:	4b24      	ldr	r3, [pc, #144]	; (8001e6c <PORTS_adc_init+0xd0>)
 8001dda:	701a      	strb	r2, [r3, #0]
		sConfig.Rank++;
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	3301      	adds	r3, #1
 8001de0:	607b      	str	r3, [r7, #4]
		sConfig.Channel = ADC_CHANNEL_0;
 8001de2:	2300      	movs	r3, #0
 8001de4:	603b      	str	r3, [r7, #0]
		HAL_ADC_ConfigChannel(&hadc,&sConfig);
 8001de6:	463b      	mov	r3, r7
 8001de8:	4619      	mov	r1, r3
 8001dea:	4822      	ldr	r0, [pc, #136]	; (8001e74 <PORTS_adc_init+0xd8>)
 8001dec:	f001 fd74 	bl	80038d8 <HAL_ADC_ConfigChannel>
	#endif
	#if	USE_AN1
		BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_1, GPIO_MODE_ANALOG, GPIO_NOPULL, GPIO_SPEED_FREQ_MEDIUM);
 8001df0:	2301      	movs	r3, #1
 8001df2:	9300      	str	r3, [sp, #0]
 8001df4:	2300      	movs	r3, #0
 8001df6:	2203      	movs	r2, #3
 8001df8:	2102      	movs	r1, #2
 8001dfa:	481d      	ldr	r0, [pc, #116]	; (8001e70 <PORTS_adc_init+0xd4>)
 8001dfc:	f000 f9ea 	bl	80021d4 <BSP_GPIO_PinCfg>
		adc_id[ADC_1] = (int8_t)sConfig.Rank;
 8001e00:	687b      	ldr	r3, [r7, #4]
 8001e02:	b25a      	sxtb	r2, r3
 8001e04:	4b19      	ldr	r3, [pc, #100]	; (8001e6c <PORTS_adc_init+0xd0>)
 8001e06:	705a      	strb	r2, [r3, #1]
		sConfig.Rank++;
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	3301      	adds	r3, #1
 8001e0c:	607b      	str	r3, [r7, #4]
		sConfig.Channel = ADC_CHANNEL_1;
 8001e0e:	2301      	movs	r3, #1
 8001e10:	603b      	str	r3, [r7, #0]
		HAL_ADC_ConfigChannel(&hadc,&sConfig);
 8001e12:	463b      	mov	r3, r7
 8001e14:	4619      	mov	r1, r3
 8001e16:	4817      	ldr	r0, [pc, #92]	; (8001e74 <PORTS_adc_init+0xd8>)
 8001e18:	f001 fd5e 	bl	80038d8 <HAL_ADC_ConfigChannel>
		sConfig.Rank++;
		sConfig.Channel = ADC_CHANNEL_4;
		HAL_ADC_ConfigChannel(&hadc,&sConfig);
	#endif
	#if	USE_AN5
		BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_5, GPIO_MODE_ANALOG, GPIO_NOPULL, GPIO_SPEED_FREQ_MEDIUM);
 8001e1c:	2301      	movs	r3, #1
 8001e1e:	9300      	str	r3, [sp, #0]
 8001e20:	2300      	movs	r3, #0
 8001e22:	2203      	movs	r2, #3
 8001e24:	2120      	movs	r1, #32
 8001e26:	4812      	ldr	r0, [pc, #72]	; (8001e70 <PORTS_adc_init+0xd4>)
 8001e28:	f000 f9d4 	bl	80021d4 <BSP_GPIO_PinCfg>
		adc_id[ADC_5] = (int8_t)sConfig.Rank;
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	b25a      	sxtb	r2, r3
 8001e30:	4b0e      	ldr	r3, [pc, #56]	; (8001e6c <PORTS_adc_init+0xd0>)
 8001e32:	715a      	strb	r2, [r3, #5]
		sConfig.Rank++;
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	3301      	adds	r3, #1
 8001e38:	607b      	str	r3, [r7, #4]
		sConfig.Channel = ADC_CHANNEL_5;
 8001e3a:	2305      	movs	r3, #5
 8001e3c:	603b      	str	r3, [r7, #0]
		HAL_ADC_ConfigChannel(&hadc,&sConfig);
 8001e3e:	463b      	mov	r3, r7
 8001e40:	4619      	mov	r1, r3
 8001e42:	480c      	ldr	r0, [pc, #48]	; (8001e74 <PORTS_adc_init+0xd8>)
 8001e44:	f001 fd48 	bl	80038d8 <HAL_ADC_ConfigChannel>
		sConfig.Rank++;
		sConfig.Channel = ADC_CHANNEL_16;
		HAL_ADC_ConfigChannel(&hadc,&sConfig);
	#endif
	#if	USE_AN17
		adc_id[ADC_17] = (int8_t)sConfig.Rank;
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	b25a      	sxtb	r2, r3
 8001e4c:	4b07      	ldr	r3, [pc, #28]	; (8001e6c <PORTS_adc_init+0xd0>)
 8001e4e:	745a      	strb	r2, [r3, #17]
		sConfig.Rank++;
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	3301      	adds	r3, #1
 8001e54:	607b      	str	r3, [r7, #4]
		sConfig.Channel = ADC_CHANNEL_17;
 8001e56:	2311      	movs	r3, #17
 8001e58:	603b      	str	r3, [r7, #0]
		HAL_ADC_ConfigChannel(&hadc,&sConfig);
 8001e5a:	463b      	mov	r3, r7
 8001e5c:	4619      	mov	r1, r3
 8001e5e:	4805      	ldr	r0, [pc, #20]	; (8001e74 <PORTS_adc_init+0xd8>)
 8001e60:	f001 fd3a 	bl	80038d8 <HAL_ADC_ConfigChannel>
	#endif

}
 8001e64:	bf00      	nop
 8001e66:	3710      	adds	r7, #16
 8001e68:	46bd      	mov	sp, r7
 8001e6a:	bd80      	pop	{r7, pc}
 8001e6c:	20000afc 	.word	0x20000afc
 8001e70:	40010800 	.word	0x40010800
 8001e74:	20000b10 	.word	0x20000b10

08001e78 <ADC_init>:
 * @brief	Cette fonction initialise le priphrique ADC1, ainsi que le DMA (direct memory access).
 * @func	void ADC_init(void)
 * @post	A l'issue de l'excution de cette fonction, des conversions analogiques sont menes en permanence par l'ADC... et mettent  jour un tableau adc_converted_value que l'on peut consulter.
 */
void ADC_init(void)
{
 8001e78:	b580      	push	{r7, lr}
 8001e7a:	b086      	sub	sp, #24
 8001e7c:	af00      	add	r7, sp, #0
	__HAL_RCC_ADC1_CLK_ENABLE();
 8001e7e:	4b4a      	ldr	r3, [pc, #296]	; (8001fa8 <ADC_init+0x130>)
 8001e80:	699b      	ldr	r3, [r3, #24]
 8001e82:	4a49      	ldr	r2, [pc, #292]	; (8001fa8 <ADC_init+0x130>)
 8001e84:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001e88:	6193      	str	r3, [r2, #24]
 8001e8a:	4b47      	ldr	r3, [pc, #284]	; (8001fa8 <ADC_init+0x130>)
 8001e8c:	699b      	ldr	r3, [r3, #24]
 8001e8e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001e92:	60bb      	str	r3, [r7, #8]
 8001e94:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_ADC_CONFIG(RCC_ADCPCLK2_DIV6);
 8001e96:	4b44      	ldr	r3, [pc, #272]	; (8001fa8 <ADC_init+0x130>)
 8001e98:	685b      	ldr	r3, [r3, #4]
 8001e9a:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8001e9e:	4a42      	ldr	r2, [pc, #264]	; (8001fa8 <ADC_init+0x130>)
 8001ea0:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001ea4:	6053      	str	r3, [r2, #4]

	//Dclenchements de l'ADC par le TIMER3 (TRGO)
	TIM_HandleTypeDef * htim;
	TIM_MasterConfigTypeDef sMasterConfig;
	TIMER_run_us(TIMER3_ID,1000, FALSE);			//1 mesure par ms. (choix arbitraire, c'est un exemple...vous pouvez changer cette priode de mesure !)
 8001ea6:	2200      	movs	r2, #0
 8001ea8:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8001eac:	2002      	movs	r0, #2
 8001eae:	f000 fc3b 	bl	8002728 <TIMER_run_us>
	htim = TIMER_get_phandler(TIMER3_ID);
 8001eb2:	2002      	movs	r0, #2
 8001eb4:	f000 fd80 	bl	80029b8 <TIMER_get_phandler>
 8001eb8:	6178      	str	r0, [r7, #20]
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_OC1;
 8001eba:	2330      	movs	r3, #48	; 0x30
 8001ebc:	60fb      	str	r3, [r7, #12]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_ENABLE;
 8001ebe:	2380      	movs	r3, #128	; 0x80
 8001ec0:	613b      	str	r3, [r7, #16]
	HAL_TIMEx_MasterConfigSynchronization(htim, &sMasterConfig);
 8001ec2:	f107 030c 	add.w	r3, r7, #12
 8001ec6:	4619      	mov	r1, r3
 8001ec8:	6978      	ldr	r0, [r7, #20]
 8001eca:	f003 fa35 	bl	8005338 <HAL_TIMEx_MasterConfigSynchronization>
	HAL_TIM_GenerateEvent(htim,TIM_EVENTSOURCE_TRIGGER);
 8001ece:	2140      	movs	r1, #64	; 0x40
 8001ed0:	6978      	ldr	r0, [r7, #20]
 8001ed2:	f003 f9a8 	bl	8005226 <HAL_TIM_GenerateEvent>
	hadc.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T3_TRGO;
 8001ed6:	4b35      	ldr	r3, [pc, #212]	; (8001fac <ADC_init+0x134>)
 8001ed8:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 8001edc:	61da      	str	r2, [r3, #28]

	// Initialisation de l'ADC1
	hadc.Instance = ADC1;
 8001ede:	4b33      	ldr	r3, [pc, #204]	; (8001fac <ADC_init+0x134>)
 8001ee0:	4a33      	ldr	r2, [pc, #204]	; (8001fb0 <ADC_init+0x138>)
 8001ee2:	601a      	str	r2, [r3, #0]
	hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;					//Alignement a droite des donnees mesurees dans le resultat sur 16 bits.
 8001ee4:	4b31      	ldr	r3, [pc, #196]	; (8001fac <ADC_init+0x134>)
 8001ee6:	2200      	movs	r2, #0
 8001ee8:	605a      	str	r2, [r3, #4]
	hadc.Init.ScanConvMode = ADC_SCAN_ENABLE;							//Mode de conversion : ENABLE si plusieurs canaux. DISABLE si un seul canal.
 8001eea:	4b30      	ldr	r3, [pc, #192]	; (8001fac <ADC_init+0x134>)
 8001eec:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001ef0:	609a      	str	r2, [r3, #8]
	hadc.Init.ContinuousConvMode = DISABLE;						//Mode continu : ENABLE si mesures en continu. DISABLE si une seule mesure a effectuer.
 8001ef2:	4b2e      	ldr	r3, [pc, #184]	; (8001fac <ADC_init+0x134>)
 8001ef4:	2200      	movs	r2, #0
 8001ef6:	60da      	str	r2, [r3, #12]
	hadc.Init.NbrOfConversion = ADC_NB_OF_CHANNEL_USED;			//Nombre de conversions a effectuer dans un cycle de mesure. (minimum 1, maximum 18).
 8001ef8:	4b2c      	ldr	r3, [pc, #176]	; (8001fac <ADC_init+0x134>)
 8001efa:	2204      	movs	r2, #4
 8001efc:	611a      	str	r2, [r3, #16]
	hadc.Init.DiscontinuousConvMode = DISABLE;
 8001efe:	4b2b      	ldr	r3, [pc, #172]	; (8001fac <ADC_init+0x134>)
 8001f00:	2200      	movs	r2, #0
 8001f02:	615a      	str	r2, [r3, #20]
	hadc.Init.NbrOfDiscConversion = 0;
 8001f04:	4b29      	ldr	r3, [pc, #164]	; (8001fac <ADC_init+0x134>)
 8001f06:	2200      	movs	r2, #0
 8001f08:	619a      	str	r2, [r3, #24]

	HAL_ADC_Init(&hadc);										//Initialisation de l'ADCx avec la structure remplie
 8001f0a:	4828      	ldr	r0, [pc, #160]	; (8001fac <ADC_init+0x134>)
 8001f0c:	f001 fb08 	bl	8003520 <HAL_ADC_Init>

	// Initialisation des ports en analogique.
	PORTS_adc_init();
 8001f10:	f7ff ff44 	bl	8001d9c <PORTS_adc_init>

	//Configuration du DMA.
	__HAL_RCC_DMA1_CLK_ENABLE();
 8001f14:	4b24      	ldr	r3, [pc, #144]	; (8001fa8 <ADC_init+0x130>)
 8001f16:	695b      	ldr	r3, [r3, #20]
 8001f18:	4a23      	ldr	r2, [pc, #140]	; (8001fa8 <ADC_init+0x130>)
 8001f1a:	f043 0301 	orr.w	r3, r3, #1
 8001f1e:	6153      	str	r3, [r2, #20]
 8001f20:	4b21      	ldr	r3, [pc, #132]	; (8001fa8 <ADC_init+0x130>)
 8001f22:	695b      	ldr	r3, [r3, #20]
 8001f24:	f003 0301 	and.w	r3, r3, #1
 8001f28:	607b      	str	r3, [r7, #4]
 8001f2a:	687b      	ldr	r3, [r7, #4]
	hdma.Instance = DMA1_Channel1;
 8001f2c:	4b21      	ldr	r3, [pc, #132]	; (8001fb4 <ADC_init+0x13c>)
 8001f2e:	4a22      	ldr	r2, [pc, #136]	; (8001fb8 <ADC_init+0x140>)
 8001f30:	601a      	str	r2, [r3, #0]
	hdma.XferCpltCallback = NULL;
 8001f32:	4b20      	ldr	r3, [pc, #128]	; (8001fb4 <ADC_init+0x13c>)
 8001f34:	2200      	movs	r2, #0
 8001f36:	629a      	str	r2, [r3, #40]	; 0x28
	hdma.XferErrorCallback = NULL;
 8001f38:	4b1e      	ldr	r3, [pc, #120]	; (8001fb4 <ADC_init+0x13c>)
 8001f3a:	2200      	movs	r2, #0
 8001f3c:	631a      	str	r2, [r3, #48]	; 0x30
	hdma.XferHalfCpltCallback = NULL;
 8001f3e:	4b1d      	ldr	r3, [pc, #116]	; (8001fb4 <ADC_init+0x13c>)
 8001f40:	2200      	movs	r2, #0
 8001f42:	62da      	str	r2, [r3, #44]	; 0x2c
	hdma.Init.Direction = DMA_PERIPH_TO_MEMORY;				//On indique au priphrique DMA qu'il doit copier des donnes d'un priphrique vers la mmoire.
 8001f44:	4b1b      	ldr	r3, [pc, #108]	; (8001fb4 <ADC_init+0x13c>)
 8001f46:	2200      	movs	r2, #0
 8001f48:	605a      	str	r2, [r3, #4]
	hdma.Init.PeriphInc = DMA_PINC_DISABLE;					//A chaque copie, l'adresse source des donnes n'est pas incrmente (il se sert dans le mme registre de l'ADC pour chaque nouvelle donne)
 8001f4a:	4b1a      	ldr	r3, [pc, #104]	; (8001fb4 <ADC_init+0x13c>)
 8001f4c:	2200      	movs	r2, #0
 8001f4e:	609a      	str	r2, [r3, #8]
	hdma.Init.MemInc = DMA_MINC_ENABLE;						//A chaque copie, l'adresse destination des donnes est  incrmente (il range les donnes en mmoire dans un tableau)
 8001f50:	4b18      	ldr	r3, [pc, #96]	; (8001fb4 <ADC_init+0x13c>)
 8001f52:	2280      	movs	r2, #128	; 0x80
 8001f54:	60da      	str	r2, [r3, #12]
	hdma.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001f56:	4b17      	ldr	r3, [pc, #92]	; (8001fb4 <ADC_init+0x13c>)
 8001f58:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001f5c:	611a      	str	r2, [r3, #16]
	hdma.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8001f5e:	4b15      	ldr	r3, [pc, #84]	; (8001fb4 <ADC_init+0x13c>)
 8001f60:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001f64:	615a      	str	r2, [r3, #20]
	hdma.Init.Mode = DMA_CIRCULAR;
 8001f66:	4b13      	ldr	r3, [pc, #76]	; (8001fb4 <ADC_init+0x13c>)
 8001f68:	2220      	movs	r2, #32
 8001f6a:	619a      	str	r2, [r3, #24]
	hdma.Init.Priority = DMA_PRIORITY_HIGH;
 8001f6c:	4b11      	ldr	r3, [pc, #68]	; (8001fb4 <ADC_init+0x13c>)
 8001f6e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001f72:	61da      	str	r2, [r3, #28]
	HAL_DMA_Init(&hdma);
 8001f74:	480f      	ldr	r0, [pc, #60]	; (8001fb4 <ADC_init+0x13c>)
 8001f76:	f001 ffb3 	bl	8003ee0 <HAL_DMA_Init>

	// Association entre le handler du DMA et celui de l'ADC
	__HAL_LINKDMA(&hadc, DMA_Handle, hdma);
 8001f7a:	4b0c      	ldr	r3, [pc, #48]	; (8001fac <ADC_init+0x134>)
 8001f7c:	4a0d      	ldr	r2, [pc, #52]	; (8001fb4 <ADC_init+0x13c>)
 8001f7e:	621a      	str	r2, [r3, #32]
 8001f80:	4b0c      	ldr	r3, [pc, #48]	; (8001fb4 <ADC_init+0x13c>)
 8001f82:	4a0a      	ldr	r2, [pc, #40]	; (8001fac <ADC_init+0x134>)
 8001f84:	625a      	str	r2, [r3, #36]	; 0x24

	//Configuration des interruptions.
	HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8001f86:	2200      	movs	r2, #0
 8001f88:	2100      	movs	r1, #0
 8001f8a:	200b      	movs	r0, #11
 8001f8c:	f001 ff65 	bl	8003e5a <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);				//Si vous souhaitez activer les interruption  chaque fin de remplissage DMA... dcommentez cette ligne.
 8001f90:	200b      	movs	r0, #11
 8001f92:	f001 ff7e 	bl	8003e92 <HAL_NVIC_EnableIRQ>

	//Lancement de l'ADC, avec usage du DMA.
	HAL_ADC_Start_DMA(&hadc,adc_converted_value,ADC_NB_OF_CHANNEL_USED);
 8001f96:	2204      	movs	r2, #4
 8001f98:	4908      	ldr	r1, [pc, #32]	; (8001fbc <ADC_init+0x144>)
 8001f9a:	4804      	ldr	r0, [pc, #16]	; (8001fac <ADC_init+0x134>)
 8001f9c:	f001 fba2 	bl	80036e4 <HAL_ADC_Start_DMA>

}
 8001fa0:	bf00      	nop
 8001fa2:	3718      	adds	r7, #24
 8001fa4:	46bd      	mov	sp, r7
 8001fa6:	bd80      	pop	{r7, pc}
 8001fa8:	40021000 	.word	0x40021000
 8001fac:	20000b10 	.word	0x20000b10
 8001fb0:	40012400 	.word	0x40012400
 8001fb4:	20000b40 	.word	0x20000b40
 8001fb8:	40020008 	.word	0x40020008
 8001fbc:	20000ab0 	.word	0x20000ab0

08001fc0 <ADC_getValue>:
* @param	channel : un canal de ADC_0  ADC_15
* @retval 	un entier sign sur 16 bits, correspondant  la valeur demande, pouvant aller de 0  4095 (l'ADC mesure sur 12 bits).
* @retval	Cette fonction retourne -1 si l'on demande un canal ADC qui n'a pas t initialis (le define USE_ADCx correspondant est comment)
*/
int16_t ADC_getValue(adc_id_e channel)
{
 8001fc0:	b580      	push	{r7, lr}
 8001fc2:	b082      	sub	sp, #8
 8001fc4:	af00      	add	r7, sp, #0
 8001fc6:	4603      	mov	r3, r0
 8001fc8:	71fb      	strb	r3, [r7, #7]
	if(adc_id[channel] == -1 || channel >= ADC_CHANNEL_NB)
 8001fca:	79fb      	ldrb	r3, [r7, #7]
 8001fcc:	4a0d      	ldr	r2, [pc, #52]	; (8002004 <ADC_getValue+0x44>)
 8001fce:	56d3      	ldrsb	r3, [r2, r3]
 8001fd0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001fd4:	d002      	beq.n	8001fdc <ADC_getValue+0x1c>
 8001fd6:	79fb      	ldrb	r3, [r7, #7]
 8001fd8:	2b12      	cmp	r3, #18
 8001fda:	d907      	bls.n	8001fec <ADC_getValue+0x2c>
	{
		printf("Lecture de la valeur du canal analogique numrique %d : non utilis ou non initialis !\n", channel);
 8001fdc:	79fb      	ldrb	r3, [r7, #7]
 8001fde:	4619      	mov	r1, r3
 8001fe0:	4809      	ldr	r0, [pc, #36]	; (8002008 <ADC_getValue+0x48>)
 8001fe2:	f003 ff5b 	bl	8005e9c <printf>
		return -1;
 8001fe6:	f04f 33ff 	mov.w	r3, #4294967295
 8001fea:	e007      	b.n	8001ffc <ADC_getValue+0x3c>
	}
	return (int16_t)adc_converted_value[adc_id[channel]];
 8001fec:	79fb      	ldrb	r3, [r7, #7]
 8001fee:	4a05      	ldr	r2, [pc, #20]	; (8002004 <ADC_getValue+0x44>)
 8001ff0:	56d3      	ldrsb	r3, [r2, r3]
 8001ff2:	461a      	mov	r2, r3
 8001ff4:	4b05      	ldr	r3, [pc, #20]	; (800200c <ADC_getValue+0x4c>)
 8001ff6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001ffa:	b21b      	sxth	r3, r3
}
 8001ffc:	4618      	mov	r0, r3
 8001ffe:	3708      	adds	r7, #8
 8002000:	46bd      	mov	sp, r7
 8002002:	bd80      	pop	{r7, pc}
 8002004:	20000afc 	.word	0x20000afc
 8002008:	0800ba80 	.word	0x0800ba80
 800200c:	20000ab0 	.word	0x20000ab0

08002010 <DMA1_Channel1_IRQHandler>:
* @brief  This function handles DMA interrupt request.
* @param  None
* @retval None
*/
void DMA1_Channel1_IRQHandler(void)
{
 8002010:	b580      	push	{r7, lr}
 8002012:	af00      	add	r7, sp, #0
	flag_new_sample_available = TRUE;
 8002014:	4b07      	ldr	r3, [pc, #28]	; (8002034 <DMA1_Channel1_IRQHandler+0x24>)
 8002016:	2201      	movs	r2, #1
 8002018:	601a      	str	r2, [r3, #0]
	HAL_DMA_IRQHandler(&hdma);
 800201a:	4807      	ldr	r0, [pc, #28]	; (8002038 <DMA1_Channel1_IRQHandler+0x28>)
 800201c:	f002 f890 	bl	8004140 <HAL_DMA_IRQHandler>
	if(callback_function)
 8002020:	4b06      	ldr	r3, [pc, #24]	; (800203c <DMA1_Channel1_IRQHandler+0x2c>)
 8002022:	681b      	ldr	r3, [r3, #0]
 8002024:	2b00      	cmp	r3, #0
 8002026:	d002      	beq.n	800202e <DMA1_Channel1_IRQHandler+0x1e>
		callback_function();
 8002028:	4b04      	ldr	r3, [pc, #16]	; (800203c <DMA1_Channel1_IRQHandler+0x2c>)
 800202a:	681b      	ldr	r3, [r3, #0]
 800202c:	4798      	blx	r3
}
 800202e:	bf00      	nop
 8002030:	bd80      	pop	{r7, pc}
 8002032:	bf00      	nop
 8002034:	20000b88 	.word	0x20000b88
 8002038:	20000b40 	.word	0x20000b40
 800203c:	20000b84 	.word	0x20000b84

08002040 <EXTI_call>:

/*
 * pin vaut GPIO_PIN_x
 */
static void EXTI_call(uint8_t pin_number)
{
 8002040:	b580      	push	{r7, lr}
 8002042:	b084      	sub	sp, #16
 8002044:	af00      	add	r7, sp, #0
 8002046:	4603      	mov	r3, r0
 8002048:	71fb      	strb	r3, [r7, #7]
	uint16_t gpio_pin;
	gpio_pin = (uint16_t)(1) << (uint16_t)(pin_number);
 800204a:	79fb      	ldrb	r3, [r7, #7]
 800204c:	2201      	movs	r2, #1
 800204e:	fa02 f303 	lsl.w	r3, r2, r3
 8002052:	81fb      	strh	r3, [r7, #14]
	if(__HAL_GPIO_EXTI_GET_IT(gpio_pin))
 8002054:	4b10      	ldr	r3, [pc, #64]	; (8002098 <EXTI_call+0x58>)
 8002056:	695a      	ldr	r2, [r3, #20]
 8002058:	89fb      	ldrh	r3, [r7, #14]
 800205a:	4013      	ands	r3, r2
 800205c:	2b00      	cmp	r3, #0
 800205e:	d016      	beq.n	800208e <EXTI_call+0x4e>
	{
		__HAL_GPIO_EXTI_CLEAR_IT(gpio_pin);
 8002060:	4a0d      	ldr	r2, [pc, #52]	; (8002098 <EXTI_call+0x58>)
 8002062:	89fb      	ldrh	r3, [r7, #14]
 8002064:	6153      	str	r3, [r2, #20]
		if(enables & gpio_pin)
 8002066:	4b0d      	ldr	r3, [pc, #52]	; (800209c <EXTI_call+0x5c>)
 8002068:	881a      	ldrh	r2, [r3, #0]
 800206a:	89fb      	ldrh	r3, [r7, #14]
 800206c:	4013      	ands	r3, r2
 800206e:	b29b      	uxth	r3, r3
 8002070:	2b00      	cmp	r3, #0
 8002072:	d00c      	beq.n	800208e <EXTI_call+0x4e>
		{
			if(callbacks[pin_number])
 8002074:	79fb      	ldrb	r3, [r7, #7]
 8002076:	4a0a      	ldr	r2, [pc, #40]	; (80020a0 <EXTI_call+0x60>)
 8002078:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800207c:	2b00      	cmp	r3, #0
 800207e:	d006      	beq.n	800208e <EXTI_call+0x4e>
				(*callbacks[pin_number])(gpio_pin);
 8002080:	79fb      	ldrb	r3, [r7, #7]
 8002082:	4a07      	ldr	r2, [pc, #28]	; (80020a0 <EXTI_call+0x60>)
 8002084:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002088:	89fa      	ldrh	r2, [r7, #14]
 800208a:	4610      	mov	r0, r2
 800208c:	4798      	blx	r3
		}
	}
}
 800208e:	bf00      	nop
 8002090:	3710      	adds	r7, #16
 8002092:	46bd      	mov	sp, r7
 8002094:	bd80      	pop	{r7, pc}
 8002096:	bf00      	nop
 8002098:	40010400 	.word	0x40010400
 800209c:	20000bcc 	.word	0x20000bcc
 80020a0:	20000b8c 	.word	0x20000b8c

080020a4 <EXTI0_IRQHandler>:



void EXTI0_IRQHandler(void)
{
 80020a4:	b580      	push	{r7, lr}
 80020a6:	af00      	add	r7, sp, #0
	EXTI_call(0);
 80020a8:	2000      	movs	r0, #0
 80020aa:	f7ff ffc9 	bl	8002040 <EXTI_call>
}
 80020ae:	bf00      	nop
 80020b0:	bd80      	pop	{r7, pc}

080020b2 <EXTI1_IRQHandler>:

void EXTI1_IRQHandler(void)
{
 80020b2:	b580      	push	{r7, lr}
 80020b4:	af00      	add	r7, sp, #0
	EXTI_call(1);
 80020b6:	2001      	movs	r0, #1
 80020b8:	f7ff ffc2 	bl	8002040 <EXTI_call>
}
 80020bc:	bf00      	nop
 80020be:	bd80      	pop	{r7, pc}

080020c0 <EXTI2_IRQHandler>:

void EXTI2_IRQHandler(void)
{
 80020c0:	b580      	push	{r7, lr}
 80020c2:	af00      	add	r7, sp, #0
	EXTI_call(2);
 80020c4:	2002      	movs	r0, #2
 80020c6:	f7ff ffbb 	bl	8002040 <EXTI_call>
}
 80020ca:	bf00      	nop
 80020cc:	bd80      	pop	{r7, pc}

080020ce <EXTI3_IRQHandler>:

void EXTI3_IRQHandler(void)
{
 80020ce:	b580      	push	{r7, lr}
 80020d0:	af00      	add	r7, sp, #0
	EXTI_call(3);
 80020d2:	2003      	movs	r0, #3
 80020d4:	f7ff ffb4 	bl	8002040 <EXTI_call>
}
 80020d8:	bf00      	nop
 80020da:	bd80      	pop	{r7, pc}

080020dc <EXTI4_IRQHandler>:

void EXTI4_IRQHandler(void)
{
 80020dc:	b580      	push	{r7, lr}
 80020de:	af00      	add	r7, sp, #0
	EXTI_call(4);
 80020e0:	2004      	movs	r0, #4
 80020e2:	f7ff ffad 	bl	8002040 <EXTI_call>
}
 80020e6:	bf00      	nop
 80020e8:	bd80      	pop	{r7, pc}

080020ea <EXTI9_5_IRQHandler>:


void EXTI9_5_IRQHandler(void)
{
 80020ea:	b580      	push	{r7, lr}
 80020ec:	af00      	add	r7, sp, #0
	EXTI_call(5);
 80020ee:	2005      	movs	r0, #5
 80020f0:	f7ff ffa6 	bl	8002040 <EXTI_call>
	EXTI_call(6);
 80020f4:	2006      	movs	r0, #6
 80020f6:	f7ff ffa3 	bl	8002040 <EXTI_call>
	EXTI_call(7);
 80020fa:	2007      	movs	r0, #7
 80020fc:	f7ff ffa0 	bl	8002040 <EXTI_call>
	EXTI_call(8);
 8002100:	2008      	movs	r0, #8
 8002102:	f7ff ff9d 	bl	8002040 <EXTI_call>
	EXTI_call(9);
 8002106:	2009      	movs	r0, #9
 8002108:	f7ff ff9a 	bl	8002040 <EXTI_call>
}
 800210c:	bf00      	nop
 800210e:	bd80      	pop	{r7, pc}

08002110 <BSP_GPIO_Enable>:
 * @brief	Configuration des entrees/sorties des broches du microcontroleur.
 * @func	void BSP_GPIO_Enable(void)
 * @post	Activation des horloges des peripheriques GPIO
 */
void BSP_GPIO_Enable(void)
{
 8002110:	b480      	push	{r7}
 8002112:	b089      	sub	sp, #36	; 0x24
 8002114:	af00      	add	r7, sp, #0
	//Activation des horloges des peripheriques GPIOx
	__HAL_RCC_GPIOA_CLK_ENABLE(); // Now defined in macros : stm32f1_hal_rcc.h (417)
 8002116:	4b2d      	ldr	r3, [pc, #180]	; (80021cc <BSP_GPIO_Enable+0xbc>)
 8002118:	699b      	ldr	r3, [r3, #24]
 800211a:	4a2c      	ldr	r2, [pc, #176]	; (80021cc <BSP_GPIO_Enable+0xbc>)
 800211c:	f043 0304 	orr.w	r3, r3, #4
 8002120:	6193      	str	r3, [r2, #24]
 8002122:	4b2a      	ldr	r3, [pc, #168]	; (80021cc <BSP_GPIO_Enable+0xbc>)
 8002124:	699b      	ldr	r3, [r3, #24]
 8002126:	f003 0304 	and.w	r3, r3, #4
 800212a:	61bb      	str	r3, [r7, #24]
 800212c:	69bb      	ldr	r3, [r7, #24]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 800212e:	4b27      	ldr	r3, [pc, #156]	; (80021cc <BSP_GPIO_Enable+0xbc>)
 8002130:	699b      	ldr	r3, [r3, #24]
 8002132:	4a26      	ldr	r2, [pc, #152]	; (80021cc <BSP_GPIO_Enable+0xbc>)
 8002134:	f043 0308 	orr.w	r3, r3, #8
 8002138:	6193      	str	r3, [r2, #24]
 800213a:	4b24      	ldr	r3, [pc, #144]	; (80021cc <BSP_GPIO_Enable+0xbc>)
 800213c:	699b      	ldr	r3, [r3, #24]
 800213e:	f003 0308 	and.w	r3, r3, #8
 8002142:	617b      	str	r3, [r7, #20]
 8002144:	697b      	ldr	r3, [r7, #20]
	__HAL_RCC_GPIOC_CLK_ENABLE();
 8002146:	4b21      	ldr	r3, [pc, #132]	; (80021cc <BSP_GPIO_Enable+0xbc>)
 8002148:	699b      	ldr	r3, [r3, #24]
 800214a:	4a20      	ldr	r2, [pc, #128]	; (80021cc <BSP_GPIO_Enable+0xbc>)
 800214c:	f043 0310 	orr.w	r3, r3, #16
 8002150:	6193      	str	r3, [r2, #24]
 8002152:	4b1e      	ldr	r3, [pc, #120]	; (80021cc <BSP_GPIO_Enable+0xbc>)
 8002154:	699b      	ldr	r3, [r3, #24]
 8002156:	f003 0310 	and.w	r3, r3, #16
 800215a:	613b      	str	r3, [r7, #16]
 800215c:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOD_CLK_ENABLE();
 800215e:	4b1b      	ldr	r3, [pc, #108]	; (80021cc <BSP_GPIO_Enable+0xbc>)
 8002160:	699b      	ldr	r3, [r3, #24]
 8002162:	4a1a      	ldr	r2, [pc, #104]	; (80021cc <BSP_GPIO_Enable+0xbc>)
 8002164:	f043 0320 	orr.w	r3, r3, #32
 8002168:	6193      	str	r3, [r2, #24]
 800216a:	4b18      	ldr	r3, [pc, #96]	; (80021cc <BSP_GPIO_Enable+0xbc>)
 800216c:	699b      	ldr	r3, [r3, #24]
 800216e:	f003 0320 	and.w	r3, r3, #32
 8002172:	60fb      	str	r3, [r7, #12]
 8002174:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOE_CLK_ENABLE();
 8002176:	4b15      	ldr	r3, [pc, #84]	; (80021cc <BSP_GPIO_Enable+0xbc>)
 8002178:	699b      	ldr	r3, [r3, #24]
 800217a:	4a14      	ldr	r2, [pc, #80]	; (80021cc <BSP_GPIO_Enable+0xbc>)
 800217c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002180:	6193      	str	r3, [r2, #24]
 8002182:	4b12      	ldr	r3, [pc, #72]	; (80021cc <BSP_GPIO_Enable+0xbc>)
 8002184:	699b      	ldr	r3, [r3, #24]
 8002186:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800218a:	60bb      	str	r3, [r7, #8]
 800218c:	68bb      	ldr	r3, [r7, #8]

	__HAL_RCC_AFIO_CLK_ENABLE();
 800218e:	4b0f      	ldr	r3, [pc, #60]	; (80021cc <BSP_GPIO_Enable+0xbc>)
 8002190:	699b      	ldr	r3, [r3, #24]
 8002192:	4a0e      	ldr	r2, [pc, #56]	; (80021cc <BSP_GPIO_Enable+0xbc>)
 8002194:	f043 0301 	orr.w	r3, r3, #1
 8002198:	6193      	str	r3, [r2, #24]
 800219a:	4b0c      	ldr	r3, [pc, #48]	; (80021cc <BSP_GPIO_Enable+0xbc>)
 800219c:	699b      	ldr	r3, [r3, #24]
 800219e:	f003 0301 	and.w	r3, r3, #1
 80021a2:	607b      	str	r3, [r7, #4]
 80021a4:	687b      	ldr	r3, [r7, #4]
	__HAL_AFIO_REMAP_SWJ_NOJTAG();	//Pour pouvoir utiliser PA15 (et retirer l'affectation de cette broche au JTAG, non utilis)
 80021a6:	4b0a      	ldr	r3, [pc, #40]	; (80021d0 <BSP_GPIO_Enable+0xc0>)
 80021a8:	685b      	ldr	r3, [r3, #4]
 80021aa:	61fb      	str	r3, [r7, #28]
 80021ac:	69fb      	ldr	r3, [r7, #28]
 80021ae:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 80021b2:	61fb      	str	r3, [r7, #28]
 80021b4:	69fb      	ldr	r3, [r7, #28]
 80021b6:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80021ba:	61fb      	str	r3, [r7, #28]
 80021bc:	4a04      	ldr	r2, [pc, #16]	; (80021d0 <BSP_GPIO_Enable+0xc0>)
 80021be:	69fb      	ldr	r3, [r7, #28]
 80021c0:	6053      	str	r3, [r2, #4]
}
 80021c2:	bf00      	nop
 80021c4:	3724      	adds	r7, #36	; 0x24
 80021c6:	46bd      	mov	sp, r7
 80021c8:	bc80      	pop	{r7}
 80021ca:	4770      	bx	lr
 80021cc:	40021000 	.word	0x40021000
 80021d0:	40010000 	.word	0x40010000

080021d4 <BSP_GPIO_PinCfg>:
 * @param GPIO_Mode : GPIO_MODE_INPUT, GPIO_MODE_OUTPUT_PP, GPIO_MODE_OUTPUT_OD, GPIO_MODE_AF_PP, GPIO_MODE_AF_OD ou GPIO_MODE_ANALOG
 * @param GPIO_Pull : GPIO_NOPULL, GPIO_PULLUP, GPIO_PULLDOWN
 * @param GPIO_Speed : GPIO_SPEED_LOW (2MHz), GPIO_SPEED_MEDIUM (25MHz), GPIO_SPEED_HIGH (100MHz)
  */
void BSP_GPIO_PinCfg(GPIO_TypeDef * GPIOx, uint32_t GPIO_Pin, uint32_t GPIO_Mode, uint32_t GPIO_Pull, uint32_t GPIO_Speed)
{
 80021d4:	b580      	push	{r7, lr}
 80021d6:	b088      	sub	sp, #32
 80021d8:	af00      	add	r7, sp, #0
 80021da:	60f8      	str	r0, [r7, #12]
 80021dc:	60b9      	str	r1, [r7, #8]
 80021de:	607a      	str	r2, [r7, #4]
 80021e0:	603b      	str	r3, [r7, #0]
	GPIO_InitTypeDef GPIO_InitStructure;					//Structure contenant les arguments de la fonction GPIO_Init
	GPIO_InitStructure.Pin = GPIO_Pin;
 80021e2:	68bb      	ldr	r3, [r7, #8]
 80021e4:	613b      	str	r3, [r7, #16]
	GPIO_InitStructure.Mode = GPIO_Mode;
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	617b      	str	r3, [r7, #20]
	GPIO_InitStructure.Pull = GPIO_Pull;
 80021ea:	683b      	ldr	r3, [r7, #0]
 80021ec:	61bb      	str	r3, [r7, #24]
	GPIO_InitStructure.Speed = GPIO_Speed;
 80021ee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80021f0:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(GPIOx, &GPIO_InitStructure);
 80021f2:	f107 0310 	add.w	r3, r7, #16
 80021f6:	4619      	mov	r1, r3
 80021f8:	68f8      	ldr	r0, [r7, #12]
 80021fa:	f002 f8d5 	bl	80043a8 <HAL_GPIO_Init>
}
 80021fe:	bf00      	nop
 8002200:	3720      	adds	r7, #32
 8002202:	46bd      	mov	sp, r7
 8002204:	bd80      	pop	{r7, pc}
	...

08002208 <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 8002208:	b480      	push	{r7}
 800220a:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 800220c:	f3bf 8f4f 	dsb	sy
}
 8002210:	bf00      	nop
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8002212:	4b06      	ldr	r3, [pc, #24]	; (800222c <__NVIC_SystemReset+0x24>)
 8002214:	68db      	ldr	r3, [r3, #12]
 8002216:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 800221a:	4904      	ldr	r1, [pc, #16]	; (800222c <__NVIC_SystemReset+0x24>)
 800221c:	4b04      	ldr	r3, [pc, #16]	; (8002230 <__NVIC_SystemReset+0x28>)
 800221e:	4313      	orrs	r3, r2
 8002220:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 8002222:	f3bf 8f4f 	dsb	sy
}
 8002226:	bf00      	nop
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 8002228:	bf00      	nop
 800222a:	e7fd      	b.n	8002228 <__NVIC_SystemReset+0x20>
 800222c:	e000ed00 	.word	0xe000ed00
 8002230:	05fa0004 	.word	0x05fa0004

08002234 <HAL_MspInit>:
static uart_id_e stderr_usart = DEFAULT_STDERR_USART;
static uart_id_e stdin_usart 	= DEFAULT_STDIN_USART;
static volatile uint32_t uart_initialized = FALSE;

void HAL_MspInit(void)
{
 8002234:	b580      	push	{r7, lr}
 8002236:	af00      	add	r7, sp, #0
	BSP_GPIO_Enable();			//Activation des priphriques GPIO
 8002238:	f7ff ff6a 	bl	8002110 <BSP_GPIO_Enable>
	SYS_ClockConfig();			//Configuration des horloges.
 800223c:	f000 f809 	bl	8002252 <SYS_ClockConfig>
}
 8002240:	bf00      	nop
 8002242:	bd80      	pop	{r7, pc}

08002244 <SYS_NVIC_PriorityGrouping>:

void SYS_NVIC_PriorityGrouping(void)
{
 8002244:	b580      	push	{r7, lr}
 8002246:	af00      	add	r7, sp, #0
	//Pas de subpriority sur les interruptions
	HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002248:	2003      	movs	r0, #3
 800224a:	f001 fdfb 	bl	8003e44 <HAL_NVIC_SetPriorityGrouping>
}
 800224e:	bf00      	nop
 8002250:	bd80      	pop	{r7, pc}

08002252 <SYS_ClockConfig>:
 * 	LSE (low speed external)		= dsactiv
 * 	LSI (low speed internal)		= dsactiv
 *
 */
void SYS_ClockConfig(void)
{
 8002252:	b580      	push	{r7, lr}
 8002254:	b090      	sub	sp, #64	; 0x40
 8002256:	af00      	add	r7, sp, #0
	 if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
	 {
	   Error_Handler();
	 }
#else
	RCC_OscInitTypeDef osc = {0};
 8002258:	f107 0318 	add.w	r3, r7, #24
 800225c:	2228      	movs	r2, #40	; 0x28
 800225e:	2100      	movs	r1, #0
 8002260:	4618      	mov	r0, r3
 8002262:	f003 fe07 	bl	8005e74 <memset>
	osc.PLL.PLLState = RCC_PLL_ON;
 8002266:	2302      	movs	r3, #2
 8002268:	637b      	str	r3, [r7, #52]	; 0x34
	osc.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 800226a:	2300      	movs	r3, #0
 800226c:	63bb      	str	r3, [r7, #56]	; 0x38
	osc.PLL.PLLMUL = RCC_PLL_MUL16;
 800226e:	f44f 1360 	mov.w	r3, #3670016	; 0x380000
 8002272:	63fb      	str	r3, [r7, #60]	; 0x3c
	osc.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8002274:	2302      	movs	r3, #2
 8002276:	61bb      	str	r3, [r7, #24]
	osc.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002278:	2310      	movs	r3, #16
 800227a:	62fb      	str	r3, [r7, #44]	; 0x2c
	osc.HSIState = RCC_HSI_ON;
 800227c:	2301      	movs	r3, #1
 800227e:	62bb      	str	r3, [r7, #40]	; 0x28
	osc.HSEState = RCC_HSE_OFF;
 8002280:	2300      	movs	r3, #0
 8002282:	61fb      	str	r3, [r7, #28]
	osc.LSEState = RCC_LSE_OFF;
 8002284:	2300      	movs	r3, #0
 8002286:	627b      	str	r3, [r7, #36]	; 0x24
	HAL_RCC_OscConfig(&osc);
 8002288:	f107 0318 	add.w	r3, r7, #24
 800228c:	4618      	mov	r0, r3
 800228e:	f002 fb59 	bl	8004944 <HAL_RCC_OscConfig>

	RCC_ClkInitTypeDef clkconfig;
	clkconfig.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002292:	2300      	movs	r3, #0
 8002294:	60fb      	str	r3, [r7, #12]
	clkconfig.APB1CLKDivider = RCC_HCLK_DIV2;
 8002296:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800229a:	613b      	str	r3, [r7, #16]
	clkconfig.APB2CLKDivider = RCC_HCLK_DIV1;
 800229c:	2300      	movs	r3, #0
 800229e:	617b      	str	r3, [r7, #20]
	clkconfig.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80022a0:	2302      	movs	r3, #2
 80022a2:	60bb      	str	r3, [r7, #8]
	clkconfig.ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2 | RCC_CLOCKTYPE_HCLK;
 80022a4:	230f      	movs	r3, #15
 80022a6:	607b      	str	r3, [r7, #4]
	HAL_RCC_ClockConfig(&clkconfig,FLASH_LATENCY_2);
 80022a8:	1d3b      	adds	r3, r7, #4
 80022aa:	2102      	movs	r1, #2
 80022ac:	4618      	mov	r0, r3
 80022ae:	f002 fdc9 	bl	8004e44 <HAL_RCC_ClockConfig>

	//Les lignes ci-dessous permettent d'observer sur la broche PA8 la frquence d'horloge systme.
	//BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_8,GPIO_MODE_AF_PP,GPIO_NOPULL,GPIO_SPEED_HIGH);
	//HAL_RCC_MCOConfig(RCC_MCO,RCC_MCO1SOURCE_SYSCLK,RCC_MCODIV_1);
#endif
	SystemCoreClockUpdate();
 80022b2:	f000 ffc7 	bl	8003244 <SystemCoreClockUpdate>
}
 80022b6:	bf00      	nop
 80022b8:	3740      	adds	r7, #64	; 0x40
 80022ba:	46bd      	mov	sp, r7
 80022bc:	bd80      	pop	{r7, pc}
	...

080022c0 <_exit>:

__attribute__((weak))
int _write(int file, char *ptr, int len);

__attribute__((weak))
void _exit(int status __unused) {
 80022c0:	b580      	push	{r7, lr}
 80022c2:	b082      	sub	sp, #8
 80022c4:	af00      	add	r7, sp, #0
 80022c6:	6078      	str	r0, [r7, #4]
	_write(1, "exit", 4);
 80022c8:	2204      	movs	r2, #4
 80022ca:	4902      	ldr	r1, [pc, #8]	; (80022d4 <_exit+0x14>)
 80022cc:	2001      	movs	r0, #1
 80022ce:	f000 f8b7 	bl	8002440 <_write>
	while (1) {
 80022d2:	e7fe      	b.n	80022d2 <_exit+0x12>
 80022d4:	0800badc 	.word	0x0800badc

080022d8 <_fstat>:
 Status of an open file. For consistency with other minimal implementations in these examples,
 all files are regarded as character special devices.
 The `sys/stat.h' header file required is distributed in the `include' subdirectory for this C library.
 */
__attribute__((weak))
int _fstat(int file __unused, struct stat *st) {
 80022d8:	b480      	push	{r7}
 80022da:	b083      	sub	sp, #12
 80022dc:	af00      	add	r7, sp, #0
 80022de:	6078      	str	r0, [r7, #4]
 80022e0:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80022e2:	683b      	ldr	r3, [r7, #0]
 80022e4:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80022e8:	605a      	str	r2, [r3, #4]
	return 0;
 80022ea:	2300      	movs	r3, #0
}
 80022ec:	4618      	mov	r0, r3
 80022ee:	370c      	adds	r7, #12
 80022f0:	46bd      	mov	sp, r7
 80022f2:	bc80      	pop	{r7}
 80022f4:	4770      	bx	lr

080022f6 <_getpid>:
/*
 getpid
 Process-ID; this is sometimes used to generate strings unlikely to conflict with other processes. Minimal implementation, for a system without processes:
 */
__attribute__((weak))
int _getpid() {
 80022f6:	b480      	push	{r7}
 80022f8:	af00      	add	r7, sp, #0
	return 1;
 80022fa:	2301      	movs	r3, #1
}
 80022fc:	4618      	mov	r0, r3
 80022fe:	46bd      	mov	sp, r7
 8002300:	bc80      	pop	{r7}
 8002302:	4770      	bx	lr

08002304 <_kill>:
/*
 kill
 Send a signal. Minimal implementation:
 */
__attribute__((weak))
int _kill(int pid __unused, int sig __unused) {
 8002304:	b580      	push	{r7, lr}
 8002306:	b082      	sub	sp, #8
 8002308:	af00      	add	r7, sp, #0
 800230a:	6078      	str	r0, [r7, #4]
 800230c:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 800230e:	f003 fb45 	bl	800599c <__errno>
 8002312:	4603      	mov	r3, r0
 8002314:	2216      	movs	r2, #22
 8002316:	601a      	str	r2, [r3, #0]
	return (-1);
 8002318:	f04f 33ff 	mov.w	r3, #4294967295
}
 800231c:	4618      	mov	r0, r3
 800231e:	3708      	adds	r7, #8
 8002320:	46bd      	mov	sp, r7
 8002322:	bd80      	pop	{r7, pc}

08002324 <_sbrk>:
*/

register char * stack_ptr asm("sp");

caddr_t _sbrk(int incr)
{
 8002324:	b580      	push	{r7, lr}
 8002326:	b084      	sub	sp, #16
 8002328:	af00      	add	r7, sp, #0
 800232a:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 800232c:	4b11      	ldr	r3, [pc, #68]	; (8002374 <_sbrk+0x50>)
 800232e:	681b      	ldr	r3, [r3, #0]
 8002330:	2b00      	cmp	r3, #0
 8002332:	d102      	bne.n	800233a <_sbrk+0x16>
		heap_end = &end;
 8002334:	4b0f      	ldr	r3, [pc, #60]	; (8002374 <_sbrk+0x50>)
 8002336:	4a10      	ldr	r2, [pc, #64]	; (8002378 <_sbrk+0x54>)
 8002338:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 800233a:	4b0e      	ldr	r3, [pc, #56]	; (8002374 <_sbrk+0x50>)
 800233c:	681b      	ldr	r3, [r3, #0]
 800233e:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8002340:	4b0c      	ldr	r3, [pc, #48]	; (8002374 <_sbrk+0x50>)
 8002342:	681a      	ldr	r2, [r3, #0]
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	4413      	add	r3, r2
 8002348:	466a      	mov	r2, sp
 800234a:	4293      	cmp	r3, r2
 800234c:	d907      	bls.n	800235e <_sbrk+0x3a>
	{
//		write(1, "Heap and stack collision\n", 25);
//		abort();
		errno = ENOMEM;
 800234e:	f003 fb25 	bl	800599c <__errno>
 8002352:	4603      	mov	r3, r0
 8002354:	220c      	movs	r2, #12
 8002356:	601a      	str	r2, [r3, #0]
		return (caddr_t) -1;
 8002358:	f04f 33ff 	mov.w	r3, #4294967295
 800235c:	e006      	b.n	800236c <_sbrk+0x48>
	}

	heap_end += incr;
 800235e:	4b05      	ldr	r3, [pc, #20]	; (8002374 <_sbrk+0x50>)
 8002360:	681a      	ldr	r2, [r3, #0]
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	4413      	add	r3, r2
 8002366:	4a03      	ldr	r2, [pc, #12]	; (8002374 <_sbrk+0x50>)
 8002368:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 800236a:	68fb      	ldr	r3, [r7, #12]
}
 800236c:	4618      	mov	r0, r3
 800236e:	3710      	adds	r7, #16
 8002370:	46bd      	mov	sp, r7
 8002372:	bd80      	pop	{r7, pc}
 8002374:	20000bd8 	.word	0x20000bd8
 8002378:	200010c8 	.word	0x200010c8

0800237c <_sbrk_r>:


void * _sbrk_r(struct _reent *ptr, ptrdiff_t incr)
{
 800237c:	b580      	push	{r7, lr}
 800237e:	b084      	sub	sp, #16
 8002380:	af00      	add	r7, sp, #0
 8002382:	6078      	str	r0, [r7, #4]
 8002384:	6039      	str	r1, [r7, #0]
  char *ret;

  errno = 0;
 8002386:	f003 fb09 	bl	800599c <__errno>
 800238a:	4603      	mov	r3, r0
 800238c:	2200      	movs	r2, #0
 800238e:	601a      	str	r2, [r3, #0]
  if ((ret = (char *)(_sbrk (incr))) == (void *) -1 && errno != 0)
 8002390:	6838      	ldr	r0, [r7, #0]
 8002392:	f7ff ffc7 	bl	8002324 <_sbrk>
 8002396:	60f8      	str	r0, [r7, #12]
 8002398:	68fb      	ldr	r3, [r7, #12]
 800239a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800239e:	d10b      	bne.n	80023b8 <_sbrk_r+0x3c>
 80023a0:	f003 fafc 	bl	800599c <__errno>
 80023a4:	4603      	mov	r3, r0
 80023a6:	681b      	ldr	r3, [r3, #0]
 80023a8:	2b00      	cmp	r3, #0
 80023aa:	d005      	beq.n	80023b8 <_sbrk_r+0x3c>
    ptr->_errno = errno;
 80023ac:	f003 faf6 	bl	800599c <__errno>
 80023b0:	4603      	mov	r3, r0
 80023b2:	681a      	ldr	r2, [r3, #0]
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	601a      	str	r2, [r3, #0]
  return ret;
 80023b8:	68fb      	ldr	r3, [r7, #12]
}
 80023ba:	4618      	mov	r0, r3
 80023bc:	3710      	adds	r7, #16
 80023be:	46bd      	mov	sp, r7
 80023c0:	bd80      	pop	{r7, pc}
	...

080023c4 <_read>:
 read
 Read a character to a file. `libc' subroutines will use this system routine for input from all files, including stdin
 Returns -1 on error or blocks until the number of characters have been read.
 */
__attribute__((weak))
int _read(int file, char *ptr, int len) {
 80023c4:	b580      	push	{r7, lr}
 80023c6:	b088      	sub	sp, #32
 80023c8:	af00      	add	r7, sp, #0
 80023ca:	60f8      	str	r0, [r7, #12]
 80023cc:	60b9      	str	r1, [r7, #8]
 80023ce:	607a      	str	r2, [r7, #4]
	int n;
	int num = 0;
 80023d0:	2300      	movs	r3, #0
 80023d2:	61bb      	str	r3, [r7, #24]
	switch (file) {
 80023d4:	68fb      	ldr	r3, [r7, #12]
 80023d6:	2b00      	cmp	r3, #0
 80023d8:	d122      	bne.n	8002420 <_read+0x5c>
		case STDIN_FILENO:
			for (n = 0; n < len; n++)
 80023da:	2300      	movs	r3, #0
 80023dc:	61fb      	str	r3, [r7, #28]
 80023de:	e01a      	b.n	8002416 <_read+0x52>
			{
				/*while ((stdin_usart->SR & USART_FLAG_RXNE) == (uint16_t)RESET);
				char c = (char)(stdin_usart->DR & (uint16_t)0x01FF);*/
				char c;
				while(!UART_data_ready(stdin_usart));	//Blocant.
 80023e0:	bf00      	nop
 80023e2:	4b16      	ldr	r3, [pc, #88]	; (800243c <_read+0x78>)
 80023e4:	781b      	ldrb	r3, [r3, #0]
 80023e6:	4618      	mov	r0, r3
 80023e8:	f000 fbee 	bl	8002bc8 <UART_data_ready>
 80023ec:	4603      	mov	r3, r0
 80023ee:	2b00      	cmp	r3, #0
 80023f0:	d0f7      	beq.n	80023e2 <_read+0x1e>
				c = UART_get_next_byte(stdin_usart);
 80023f2:	4b12      	ldr	r3, [pc, #72]	; (800243c <_read+0x78>)
 80023f4:	781b      	ldrb	r3, [r3, #0]
 80023f6:	4618      	mov	r0, r3
 80023f8:	f000 fc04 	bl	8002c04 <UART_get_next_byte>
 80023fc:	4603      	mov	r3, r0
 80023fe:	75fb      	strb	r3, [r7, #23]
				*ptr++ = c;
 8002400:	68bb      	ldr	r3, [r7, #8]
 8002402:	1c5a      	adds	r2, r3, #1
 8002404:	60ba      	str	r2, [r7, #8]
 8002406:	7dfa      	ldrb	r2, [r7, #23]
 8002408:	701a      	strb	r2, [r3, #0]
				num++;
 800240a:	69bb      	ldr	r3, [r7, #24]
 800240c:	3301      	adds	r3, #1
 800240e:	61bb      	str	r3, [r7, #24]
			for (n = 0; n < len; n++)
 8002410:	69fb      	ldr	r3, [r7, #28]
 8002412:	3301      	adds	r3, #1
 8002414:	61fb      	str	r3, [r7, #28]
 8002416:	69fa      	ldr	r2, [r7, #28]
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	429a      	cmp	r2, r3
 800241c:	dbe0      	blt.n	80023e0 <_read+0x1c>
			}
			break;
 800241e:	e007      	b.n	8002430 <_read+0x6c>
		default:
			errno = EBADF;
 8002420:	f003 fabc 	bl	800599c <__errno>
 8002424:	4603      	mov	r3, r0
 8002426:	2209      	movs	r2, #9
 8002428:	601a      	str	r2, [r3, #0]
			return -1;
 800242a:	f04f 33ff 	mov.w	r3, #4294967295
 800242e:	e000      	b.n	8002432 <_read+0x6e>
	}
	return num;
 8002430:	69bb      	ldr	r3, [r7, #24]
}
 8002432:	4618      	mov	r0, r3
 8002434:	3720      	adds	r7, #32
 8002436:	46bd      	mov	sp, r7
 8002438:	bd80      	pop	{r7, pc}
 800243a:	bf00      	nop
 800243c:	20000bd0 	.word	0x20000bd0

08002440 <_write>:
 write
 Write a character to a file. `libc' subroutines will use this system routine for output to all files, including stdout
 Returns -1 on error or number of bytes sent
 */
__attribute__((weak))
int _write(int file, char *ptr, int len) {
 8002440:	b580      	push	{r7, lr}
 8002442:	b086      	sub	sp, #24
 8002444:	af00      	add	r7, sp, #0
 8002446:	60f8      	str	r0, [r7, #12]
 8002448:	60b9      	str	r1, [r7, #8]
 800244a:	607a      	str	r2, [r7, #4]
	int n;
	switch (file) {
 800244c:	68fb      	ldr	r3, [r7, #12]
 800244e:	2b01      	cmp	r3, #1
 8002450:	d003      	beq.n	800245a <_write+0x1a>
 8002452:	68fb      	ldr	r3, [r7, #12]
 8002454:	2b02      	cmp	r3, #2
 8002456:	d014      	beq.n	8002482 <_write+0x42>
 8002458:	e027      	b.n	80024aa <_write+0x6a>
		case STDOUT_FILENO: /*stdout*/
			//UART_puts(stdout_usart,ptr, len);

			for (n = 0; n < len; n++)
 800245a:	2300      	movs	r3, #0
 800245c:	617b      	str	r3, [r7, #20]
 800245e:	e00b      	b.n	8002478 <_write+0x38>
			{
#if TRACE
				trace_putchar(*ptr++);
#else
				UART_putc(stdout_usart,*ptr++);
 8002460:	4b18      	ldr	r3, [pc, #96]	; (80024c4 <_write+0x84>)
 8002462:	7818      	ldrb	r0, [r3, #0]
 8002464:	68bb      	ldr	r3, [r7, #8]
 8002466:	1c5a      	adds	r2, r3, #1
 8002468:	60ba      	str	r2, [r7, #8]
 800246a:	781b      	ldrb	r3, [r3, #0]
 800246c:	4619      	mov	r1, r3
 800246e:	f000 fc25 	bl	8002cbc <UART_putc>
			for (n = 0; n < len; n++)
 8002472:	697b      	ldr	r3, [r7, #20]
 8002474:	3301      	adds	r3, #1
 8002476:	617b      	str	r3, [r7, #20]
 8002478:	697a      	ldr	r2, [r7, #20]
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	429a      	cmp	r2, r3
 800247e:	dbef      	blt.n	8002460 <_write+0x20>
#endif
			}
			break;
 8002480:	e01b      	b.n	80024ba <_write+0x7a>
		case STDERR_FILENO: /* stderr */
			for (n = 0; n < len; n++)
 8002482:	2300      	movs	r3, #0
 8002484:	617b      	str	r3, [r7, #20]
 8002486:	e00b      	b.n	80024a0 <_write+0x60>
				//while ((stderr_usart->SR & USART_FLAG_TC) == (uint16_t)RESET);
				//stderr_usart->DR = (*ptr++ & (uint16_t)0x01FF);
#if TRACE
				trace_putchar(*ptr++);
#else
				UART_putc(stderr_usart,*ptr++);
 8002488:	4b0f      	ldr	r3, [pc, #60]	; (80024c8 <_write+0x88>)
 800248a:	7818      	ldrb	r0, [r3, #0]
 800248c:	68bb      	ldr	r3, [r7, #8]
 800248e:	1c5a      	adds	r2, r3, #1
 8002490:	60ba      	str	r2, [r7, #8]
 8002492:	781b      	ldrb	r3, [r3, #0]
 8002494:	4619      	mov	r1, r3
 8002496:	f000 fc11 	bl	8002cbc <UART_putc>
			for (n = 0; n < len; n++)
 800249a:	697b      	ldr	r3, [r7, #20]
 800249c:	3301      	adds	r3, #1
 800249e:	617b      	str	r3, [r7, #20]
 80024a0:	697a      	ldr	r2, [r7, #20]
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	429a      	cmp	r2, r3
 80024a6:	dbef      	blt.n	8002488 <_write+0x48>
#endif
			}
			break;
 80024a8:	e007      	b.n	80024ba <_write+0x7a>
		default:
			errno = EBADF;
 80024aa:	f003 fa77 	bl	800599c <__errno>
 80024ae:	4603      	mov	r3, r0
 80024b0:	2209      	movs	r2, #9
 80024b2:	601a      	str	r2, [r3, #0]
			return -1;
 80024b4:	f04f 33ff 	mov.w	r3, #4294967295
 80024b8:	e000      	b.n	80024bc <_write+0x7c>
	}
	return len;
 80024ba:	687b      	ldr	r3, [r7, #4]
}
 80024bc:	4618      	mov	r0, r3
 80024be:	3718      	adds	r7, #24
 80024c0:	46bd      	mov	sp, r7
 80024c2:	bd80      	pop	{r7, pc}
 80024c4:	20000bce 	.word	0x20000bce
 80024c8:	20000bcf 	.word	0x20000bcf

080024cc <dump_printf>:


#define DUMP_PRINTF_BUFFER_SIZE	256
uint32_t dump_printf(const char *format, ...) {
 80024cc:	b40f      	push	{r0, r1, r2, r3}
 80024ce:	b580      	push	{r7, lr}
 80024d0:	b0c2      	sub	sp, #264	; 0x108
 80024d2:	af00      	add	r7, sp, #0
	uint32_t ret;

	va_list args_list;
	va_start(args_list, format);
 80024d4:	f507 738a 	add.w	r3, r7, #276	; 0x114
 80024d8:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
	uint8_t buf[DUMP_PRINTF_BUFFER_SIZE];

	ret = (uint32_t)vsnprintf((char*)buf, DUMP_PRINTF_BUFFER_SIZE, format, args_list);	//Prpare la chaine  envoyer.
 80024dc:	4638      	mov	r0, r7
 80024de:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 80024e2:	f8d7 2110 	ldr.w	r2, [r7, #272]	; 0x110
 80024e6:	f44f 7180 	mov.w	r1, #256	; 0x100
 80024ea:	f006 f959 	bl	80087a0 <vsnprintf>
 80024ee:	4603      	mov	r3, r0
 80024f0:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
	if(ret >= DUMP_PRINTF_BUFFER_SIZE)
 80024f4:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80024f8:	2bff      	cmp	r3, #255	; 0xff
 80024fa:	d902      	bls.n	8002502 <dump_printf+0x36>
		ret = DUMP_PRINTF_BUFFER_SIZE-1;
 80024fc:	23ff      	movs	r3, #255	; 0xff
 80024fe:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104

	UART_impolite_force_puts_on_uart(UART2_ID, buf, ret);
 8002502:	463b      	mov	r3, r7
 8002504:	f8d7 2104 	ldr.w	r2, [r7, #260]	; 0x104
 8002508:	4619      	mov	r1, r3
 800250a:	2001      	movs	r0, #1
 800250c:	f000 fc18 	bl	8002d40 <UART_impolite_force_puts_on_uart>

	va_end(args_list);
	return ret;
 8002510:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
}
 8002514:	4618      	mov	r0, r3
 8002516:	f507 7784 	add.w	r7, r7, #264	; 0x108
 800251a:	46bd      	mov	sp, r7
 800251c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8002520:	b004      	add	sp, #16
 8002522:	4770      	bx	lr

08002524 <dump_trap_info>:
	dump_printf("ASSERT FAILED file : %s, line %ld\n", file, line);
	while(1);
}


void dump_trap_info(uint32_t stack_ptr[], uint32_t lr) {
 8002524:	b580      	push	{r7, lr}
 8002526:	b086      	sub	sp, #24
 8002528:	af00      	add	r7, sp, #0
 800252a:	6078      	str	r0, [r7, #4]
 800252c:	6039      	str	r1, [r7, #0]
	extern char _estack;	//Defined by the linker, end of stack
	if(uart_initialized != 0xE5E0E5E0)
 800252e:	4b52      	ldr	r3, [pc, #328]	; (8002678 <dump_trap_info+0x154>)
 8002530:	681b      	ldr	r3, [r3, #0]
 8002532:	4a52      	ldr	r2, [pc, #328]	; (800267c <dump_trap_info+0x158>)
 8002534:	4293      	cmp	r3, r2
 8002536:	d001      	beq.n	800253c <dump_trap_info+0x18>
	{
		NVIC_SystemReset();
 8002538:	f7ff fe66 	bl	8002208 <__NVIC_SystemReset>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800253c:	f3ef 8305 	mrs	r3, IPSR
 8002540:	60fb      	str	r3, [r7, #12]
  return(result);
 8002542:	68fb      	ldr	r3, [r7, #12]
	}
	dump_printf("FATAL Error ! Exception %ld\n", __get_IPSR() & 0xFF);
 8002544:	b2db      	uxtb	r3, r3
 8002546:	4619      	mov	r1, r3
 8002548:	484d      	ldr	r0, [pc, #308]	; (8002680 <dump_trap_info+0x15c>)
 800254a:	f7ff ffbf 	bl	80024cc <dump_printf>
		13 = Reserved
		14 = PendSV
		15 = SysTick
		16 = IRQ0.
	*/
	if(lr & 0x00000008)
 800254e:	683b      	ldr	r3, [r7, #0]
 8002550:	f003 0308 	and.w	r3, r3, #8
 8002554:	2b00      	cmp	r3, #0
 8002556:	d003      	beq.n	8002560 <dump_trap_info+0x3c>
		dump_printf("CPU was in thread mode\n");
 8002558:	484a      	ldr	r0, [pc, #296]	; (8002684 <dump_trap_info+0x160>)
 800255a:	f7ff ffb7 	bl	80024cc <dump_printf>
 800255e:	e002      	b.n	8002566 <dump_trap_info+0x42>
	else dump_printf("CPU was in handler mode\n");
 8002560:	4849      	ldr	r0, [pc, #292]	; (8002688 <dump_trap_info+0x164>)
 8002562:	f7ff ffb3 	bl	80024cc <dump_printf>

	int offset, i;
	offset = 0;
 8002566:	2300      	movs	r3, #0
 8002568:	617b      	str	r3, [r7, #20]

	dump_printf("CPU status was:\n");
 800256a:	4848      	ldr	r0, [pc, #288]	; (800268c <dump_trap_info+0x168>)
 800256c:	f7ff ffae 	bl	80024cc <dump_printf>
	dump_printf("-  R0: 0x%08lX  R1: 0x%08lX\n", stack_ptr[offset], stack_ptr[offset + 1]); offset += 2;
 8002570:	697b      	ldr	r3, [r7, #20]
 8002572:	009b      	lsls	r3, r3, #2
 8002574:	687a      	ldr	r2, [r7, #4]
 8002576:	4413      	add	r3, r2
 8002578:	6819      	ldr	r1, [r3, #0]
 800257a:	697b      	ldr	r3, [r7, #20]
 800257c:	3301      	adds	r3, #1
 800257e:	009b      	lsls	r3, r3, #2
 8002580:	687a      	ldr	r2, [r7, #4]
 8002582:	4413      	add	r3, r2
 8002584:	681b      	ldr	r3, [r3, #0]
 8002586:	461a      	mov	r2, r3
 8002588:	4841      	ldr	r0, [pc, #260]	; (8002690 <dump_trap_info+0x16c>)
 800258a:	f7ff ff9f 	bl	80024cc <dump_printf>
 800258e:	697b      	ldr	r3, [r7, #20]
 8002590:	3302      	adds	r3, #2
 8002592:	617b      	str	r3, [r7, #20]
	dump_printf("-  R2: 0x%08lX  R3: 0x%08lX\n", stack_ptr[offset], stack_ptr[offset + 1]); offset += 2;
 8002594:	697b      	ldr	r3, [r7, #20]
 8002596:	009b      	lsls	r3, r3, #2
 8002598:	687a      	ldr	r2, [r7, #4]
 800259a:	4413      	add	r3, r2
 800259c:	6819      	ldr	r1, [r3, #0]
 800259e:	697b      	ldr	r3, [r7, #20]
 80025a0:	3301      	adds	r3, #1
 80025a2:	009b      	lsls	r3, r3, #2
 80025a4:	687a      	ldr	r2, [r7, #4]
 80025a6:	4413      	add	r3, r2
 80025a8:	681b      	ldr	r3, [r3, #0]
 80025aa:	461a      	mov	r2, r3
 80025ac:	4839      	ldr	r0, [pc, #228]	; (8002694 <dump_trap_info+0x170>)
 80025ae:	f7ff ff8d 	bl	80024cc <dump_printf>
 80025b2:	697b      	ldr	r3, [r7, #20]
 80025b4:	3302      	adds	r3, #2
 80025b6:	617b      	str	r3, [r7, #20]
	dump_printf("- R12: 0x%08lX\n", stack_ptr[offset++]);
 80025b8:	697b      	ldr	r3, [r7, #20]
 80025ba:	1c5a      	adds	r2, r3, #1
 80025bc:	617a      	str	r2, [r7, #20]
 80025be:	009b      	lsls	r3, r3, #2
 80025c0:	687a      	ldr	r2, [r7, #4]
 80025c2:	4413      	add	r3, r2
 80025c4:	681b      	ldr	r3, [r3, #0]
 80025c6:	4619      	mov	r1, r3
 80025c8:	4833      	ldr	r0, [pc, #204]	; (8002698 <dump_trap_info+0x174>)
 80025ca:	f7ff ff7f 	bl	80024cc <dump_printf>
	dump_printf("- LR:   0x%08lX\n", stack_ptr[offset++]);
 80025ce:	697b      	ldr	r3, [r7, #20]
 80025d0:	1c5a      	adds	r2, r3, #1
 80025d2:	617a      	str	r2, [r7, #20]
 80025d4:	009b      	lsls	r3, r3, #2
 80025d6:	687a      	ldr	r2, [r7, #4]
 80025d8:	4413      	add	r3, r2
 80025da:	681b      	ldr	r3, [r3, #0]
 80025dc:	4619      	mov	r1, r3
 80025de:	482f      	ldr	r0, [pc, #188]	; (800269c <dump_trap_info+0x178>)
 80025e0:	f7ff ff74 	bl	80024cc <dump_printf>
	dump_printf("- PC:   0x%08lX\n", stack_ptr[offset++]);
 80025e4:	697b      	ldr	r3, [r7, #20]
 80025e6:	1c5a      	adds	r2, r3, #1
 80025e8:	617a      	str	r2, [r7, #20]
 80025ea:	009b      	lsls	r3, r3, #2
 80025ec:	687a      	ldr	r2, [r7, #4]
 80025ee:	4413      	add	r3, r2
 80025f0:	681b      	ldr	r3, [r3, #0]
 80025f2:	4619      	mov	r1, r3
 80025f4:	482a      	ldr	r0, [pc, #168]	; (80026a0 <dump_trap_info+0x17c>)
 80025f6:	f7ff ff69 	bl	80024cc <dump_printf>
	dump_printf("- xPSR: 0x%08lX\n\n", stack_ptr[offset++]);
 80025fa:	697b      	ldr	r3, [r7, #20]
 80025fc:	1c5a      	adds	r2, r3, #1
 80025fe:	617a      	str	r2, [r7, #20]
 8002600:	009b      	lsls	r3, r3, #2
 8002602:	687a      	ldr	r2, [r7, #4]
 8002604:	4413      	add	r3, r2
 8002606:	681b      	ldr	r3, [r3, #0]
 8002608:	4619      	mov	r1, r3
 800260a:	4826      	ldr	r0, [pc, #152]	; (80026a4 <dump_trap_info+0x180>)
 800260c:	f7ff ff5e 	bl	80024cc <dump_printf>
		dump_printf("- FPSCR: 0x%08lX\n", stack_ptr[offset++]);
		offset++; //empty value at end
	}
	*/

	dump_printf("Stack was: \n");
 8002610:	4825      	ldr	r0, [pc, #148]	; (80026a8 <dump_trap_info+0x184>)
 8002612:	f7ff ff5b 	bl	80024cc <dump_printf>
	for(i=0; i < 32 && (char*)&(stack_ptr[offset]) < &_estack; i++) {
 8002616:	2300      	movs	r3, #0
 8002618:	613b      	str	r3, [r7, #16]
 800261a:	e019      	b.n	8002650 <dump_trap_info+0x12c>
		if(!((i + 1) % 4) && i)
 800261c:	693b      	ldr	r3, [r7, #16]
 800261e:	3301      	adds	r3, #1
 8002620:	f003 0303 	and.w	r3, r3, #3
 8002624:	2b00      	cmp	r3, #0
 8002626:	d105      	bne.n	8002634 <dump_trap_info+0x110>
 8002628:	693b      	ldr	r3, [r7, #16]
 800262a:	2b00      	cmp	r3, #0
 800262c:	d002      	beq.n	8002634 <dump_trap_info+0x110>
			dump_printf("\n");
 800262e:	481f      	ldr	r0, [pc, #124]	; (80026ac <dump_trap_info+0x188>)
 8002630:	f7ff ff4c 	bl	80024cc <dump_printf>
		dump_printf("0x%08lX ", stack_ptr[offset++]);
 8002634:	697b      	ldr	r3, [r7, #20]
 8002636:	1c5a      	adds	r2, r3, #1
 8002638:	617a      	str	r2, [r7, #20]
 800263a:	009b      	lsls	r3, r3, #2
 800263c:	687a      	ldr	r2, [r7, #4]
 800263e:	4413      	add	r3, r2
 8002640:	681b      	ldr	r3, [r3, #0]
 8002642:	4619      	mov	r1, r3
 8002644:	481a      	ldr	r0, [pc, #104]	; (80026b0 <dump_trap_info+0x18c>)
 8002646:	f7ff ff41 	bl	80024cc <dump_printf>
	for(i=0; i < 32 && (char*)&(stack_ptr[offset]) < &_estack; i++) {
 800264a:	693b      	ldr	r3, [r7, #16]
 800264c:	3301      	adds	r3, #1
 800264e:	613b      	str	r3, [r7, #16]
 8002650:	693b      	ldr	r3, [r7, #16]
 8002652:	2b1f      	cmp	r3, #31
 8002654:	dc06      	bgt.n	8002664 <dump_trap_info+0x140>
 8002656:	697b      	ldr	r3, [r7, #20]
 8002658:	009b      	lsls	r3, r3, #2
 800265a:	687a      	ldr	r2, [r7, #4]
 800265c:	4413      	add	r3, r2
 800265e:	4a15      	ldr	r2, [pc, #84]	; (80026b4 <dump_trap_info+0x190>)
 8002660:	4293      	cmp	r3, r2
 8002662:	d3db      	bcc.n	800261c <dump_trap_info+0xf8>
	}
	dump_printf("\n");
 8002664:	4811      	ldr	r0, [pc, #68]	; (80026ac <dump_trap_info+0x188>)
 8002666:	f7ff ff31 	bl	80024cc <dump_printf>


	dump_printf("END of Fault Handler\n");
 800266a:	4813      	ldr	r0, [pc, #76]	; (80026b8 <dump_trap_info+0x194>)
 800266c:	f7ff ff2e 	bl	80024cc <dump_printf>
}
 8002670:	bf00      	nop
 8002672:	3718      	adds	r7, #24
 8002674:	46bd      	mov	sp, r7
 8002676:	bd80      	pop	{r7, pc}
 8002678:	20000bd4 	.word	0x20000bd4
 800267c:	e5e0e5e0 	.word	0xe5e0e5e0
 8002680:	0800bb20 	.word	0x0800bb20
 8002684:	0800bb40 	.word	0x0800bb40
 8002688:	0800bb58 	.word	0x0800bb58
 800268c:	0800bb74 	.word	0x0800bb74
 8002690:	0800bb88 	.word	0x0800bb88
 8002694:	0800bba8 	.word	0x0800bba8
 8002698:	0800bbc8 	.word	0x0800bbc8
 800269c:	0800bbd8 	.word	0x0800bbd8
 80026a0:	0800bbec 	.word	0x0800bbec
 80026a4:	0800bc00 	.word	0x0800bc00
 80026a8:	0800bc14 	.word	0x0800bc14
 80026ac:	0800bc24 	.word	0x0800bc24
 80026b0:	0800bc28 	.word	0x0800bc28
 80026b4:	20005000 	.word	0x20005000
 80026b8:	0800bc34 	.word	0x0800bc34

080026bc <BusFault_Handler>:

__attribute__((naked)) void Fault_Handler(void)
{
	//On ne veux pas perdre l'tat des registres, donc pas de C
	//l'attribut naked indique qu'on ne veux pas de prologue / epilogue gnrs par GCC
	__asm volatile
 80026bc:	f01e 0f04 	tst.w	lr, #4
 80026c0:	bf0c      	ite	eq
 80026c2:	f3ef 8008 	mrseq	r0, MSP
 80026c6:	f3ef 8009 	mrsne	r0, PSP
 80026ca:	4671      	mov	r1, lr
 80026cc:	f7ff bf2a 	b.w	8002524 <dump_trap_info>
		"MRSEQ R0, MSP\n"	//r0 = msp
		"MRSNE R0, PSP\n"	//else r0 = psp
		"MOV R1, LR\n"
		"B dump_trap_info\n"
	);
}
 80026d0:	bf00      	nop
	...

080026d4 <NMI_Handler>:
void MemManage_Handler(void) __attribute__((alias("Fault_Handler"))) 	__attribute__((unused));
void BusFault_Handler(void) __attribute__((alias("Fault_Handler"))) 	__attribute__((unused));
void UsageFault_Handler(void) __attribute__((alias("Fault_Handler"))) 	__attribute__((unused));

void NMI_Handler(void)
{
 80026d4:	b580      	push	{r7, lr}
 80026d6:	af00      	add	r7, sp, #0
	dump_printf("NMI: unimplemented\n");
 80026d8:	4802      	ldr	r0, [pc, #8]	; (80026e4 <NMI_Handler+0x10>)
 80026da:	f7ff fef7 	bl	80024cc <dump_printf>
}
 80026de:	bf00      	nop
 80026e0:	bd80      	pop	{r7, pc}
 80026e2:	bf00      	nop
 80026e4:	0800bc4c 	.word	0x0800bc4c

080026e8 <SVC_Handler>:

void SVC_Handler(void)
{
 80026e8:	b580      	push	{r7, lr}
 80026ea:	af00      	add	r7, sp, #0
	dump_printf("SVC interrupt: unimplemented\n");
 80026ec:	4802      	ldr	r0, [pc, #8]	; (80026f8 <SVC_Handler+0x10>)
 80026ee:	f7ff feed 	bl	80024cc <dump_printf>
}
 80026f2:	bf00      	nop
 80026f4:	bd80      	pop	{r7, pc}
 80026f6:	bf00      	nop
 80026f8:	0800bc60 	.word	0x0800bc60

080026fc <DebugMon_Handler>:

void DebugMon_Handler(void)
{
 80026fc:	b580      	push	{r7, lr}
 80026fe:	af00      	add	r7, sp, #0
	dump_printf("DebugMon: unimplemented\n");
 8002700:	4802      	ldr	r0, [pc, #8]	; (800270c <DebugMon_Handler+0x10>)
 8002702:	f7ff fee3 	bl	80024cc <dump_printf>
}
 8002706:	bf00      	nop
 8002708:	bd80      	pop	{r7, pc}
 800270a:	bf00      	nop
 800270c:	0800bc80 	.word	0x0800bc80

08002710 <PendSV_Handler>:

void PendSV_Handler(void)
{
 8002710:	b580      	push	{r7, lr}
 8002712:	af00      	add	r7, sp, #0
	dump_printf("Pending SVC interrupt: unimplemented\n");
 8002714:	4802      	ldr	r0, [pc, #8]	; (8002720 <PendSV_Handler+0x10>)
 8002716:	f7ff fed9 	bl	80024cc <dump_printf>
}
 800271a:	bf00      	nop
 800271c:	bd80      	pop	{r7, pc}
 800271e:	bf00      	nop
 8002720:	0800bc9c 	.word	0x0800bc9c
 8002724:	00000000 	.word	0x00000000

08002728 <TIMER_run_us>:
 * @param us temps en us code sur un 32bits non signe
 * @param enable_irq : TRUE : active les IT, FALSE ne les active pas. En cas d'activation des IT, l'utilisateur doit ecrire une fonction TIMERx_user_handler_it. Par defaut, ces fonctions ecrites dans ce fichier mais avec l'attribut weak (elles peuvent donc etre reecrites)
 * @post	Le timer et son horloge sont activs, ses interruptions autorises, et son dcompte lanc.
 */
void TIMER_run_us(timer_id_e timer_id, uint32_t us, bool_e enable_irq)
{
 8002728:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 800272c:	b090      	sub	sp, #64	; 0x40
 800272e:	af00      	add	r7, sp, #0
 8002730:	4603      	mov	r3, r0
 8002732:	60b9      	str	r1, [r7, #8]
 8002734:	607a      	str	r2, [r7, #4]
 8002736:	73fb      	strb	r3, [r7, #15]
	// On active l'horloge du timer demand.
	switch(timer_id)
 8002738:	7bfb      	ldrb	r3, [r7, #15]
 800273a:	2b03      	cmp	r3, #3
 800273c:	d83e      	bhi.n	80027bc <TIMER_run_us+0x94>
 800273e:	a201      	add	r2, pc, #4	; (adr r2, 8002744 <TIMER_run_us+0x1c>)
 8002740:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002744:	08002755 	.word	0x08002755
 8002748:	0800276f 	.word	0x0800276f
 800274c:	08002789 	.word	0x08002789
 8002750:	080027a3 	.word	0x080027a3
	{
		case TIMER1_ID:
			__HAL_RCC_TIM1_CLK_ENABLE();
 8002754:	4b94      	ldr	r3, [pc, #592]	; (80029a8 <TIMER_run_us+0x280>)
 8002756:	699b      	ldr	r3, [r3, #24]
 8002758:	4a93      	ldr	r2, [pc, #588]	; (80029a8 <TIMER_run_us+0x280>)
 800275a:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800275e:	6193      	str	r3, [r2, #24]
 8002760:	4b91      	ldr	r3, [pc, #580]	; (80029a8 <TIMER_run_us+0x280>)
 8002762:	699b      	ldr	r3, [r3, #24]
 8002764:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002768:	61fb      	str	r3, [r7, #28]
 800276a:	69fb      	ldr	r3, [r7, #28]
			break;
 800276c:	e027      	b.n	80027be <TIMER_run_us+0x96>
		case TIMER2_ID:
			__HAL_RCC_TIM2_CLK_ENABLE();
 800276e:	4b8e      	ldr	r3, [pc, #568]	; (80029a8 <TIMER_run_us+0x280>)
 8002770:	69db      	ldr	r3, [r3, #28]
 8002772:	4a8d      	ldr	r2, [pc, #564]	; (80029a8 <TIMER_run_us+0x280>)
 8002774:	f043 0301 	orr.w	r3, r3, #1
 8002778:	61d3      	str	r3, [r2, #28]
 800277a:	4b8b      	ldr	r3, [pc, #556]	; (80029a8 <TIMER_run_us+0x280>)
 800277c:	69db      	ldr	r3, [r3, #28]
 800277e:	f003 0301 	and.w	r3, r3, #1
 8002782:	61bb      	str	r3, [r7, #24]
 8002784:	69bb      	ldr	r3, [r7, #24]
			break;
 8002786:	e01a      	b.n	80027be <TIMER_run_us+0x96>
		case TIMER3_ID:
			__HAL_RCC_TIM3_CLK_ENABLE();
 8002788:	4b87      	ldr	r3, [pc, #540]	; (80029a8 <TIMER_run_us+0x280>)
 800278a:	69db      	ldr	r3, [r3, #28]
 800278c:	4a86      	ldr	r2, [pc, #536]	; (80029a8 <TIMER_run_us+0x280>)
 800278e:	f043 0302 	orr.w	r3, r3, #2
 8002792:	61d3      	str	r3, [r2, #28]
 8002794:	4b84      	ldr	r3, [pc, #528]	; (80029a8 <TIMER_run_us+0x280>)
 8002796:	69db      	ldr	r3, [r3, #28]
 8002798:	f003 0302 	and.w	r3, r3, #2
 800279c:	617b      	str	r3, [r7, #20]
 800279e:	697b      	ldr	r3, [r7, #20]
			break;
 80027a0:	e00d      	b.n	80027be <TIMER_run_us+0x96>
		case TIMER4_ID:
			__HAL_RCC_TIM4_CLK_ENABLE();
 80027a2:	4b81      	ldr	r3, [pc, #516]	; (80029a8 <TIMER_run_us+0x280>)
 80027a4:	69db      	ldr	r3, [r3, #28]
 80027a6:	4a80      	ldr	r2, [pc, #512]	; (80029a8 <TIMER_run_us+0x280>)
 80027a8:	f043 0304 	orr.w	r3, r3, #4
 80027ac:	61d3      	str	r3, [r2, #28]
 80027ae:	4b7e      	ldr	r3, [pc, #504]	; (80029a8 <TIMER_run_us+0x280>)
 80027b0:	69db      	ldr	r3, [r3, #28]
 80027b2:	f003 0304 	and.w	r3, r3, #4
 80027b6:	613b      	str	r3, [r7, #16]
 80027b8:	693b      	ldr	r3, [r7, #16]
			break;
 80027ba:	e000      	b.n	80027be <TIMER_run_us+0x96>
		default:
			break;
 80027bc:	bf00      	nop
	}



	// Time base configuration
	TIMER_HandleStructure[timer_id].Instance = (TIM_TypeDef*)instance_array[timer_id]; //On donne le timer en instance  notre gestionnaire (Handle)
 80027be:	7bfa      	ldrb	r2, [r7, #15]
 80027c0:	7bfb      	ldrb	r3, [r7, #15]
 80027c2:	497a      	ldr	r1, [pc, #488]	; (80029ac <TIMER_run_us+0x284>)
 80027c4:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 80027c8:	4979      	ldr	r1, [pc, #484]	; (80029b0 <TIMER_run_us+0x288>)
 80027ca:	019b      	lsls	r3, r3, #6
 80027cc:	440b      	add	r3, r1
 80027ce:	601a      	str	r2, [r3, #0]

	//On dtermine la frquence des vnements compts par le timer.
	uint32_t freq;
	if(timer_id == TIMER1_ID)
 80027d0:	7bfb      	ldrb	r3, [r7, #15]
 80027d2:	2b00      	cmp	r3, #0
 80027d4:	d10d      	bne.n	80027f2 <TIMER_run_us+0xca>
	{
		//Frquence du TIMER1 est PCLK2 lorsque APB2 Prescaler vaut 1, sinon : PCLK2*2
		freq = HAL_RCC_GetPCLK2Freq();
 80027d6:	f002 fc9d 	bl	8005114 <HAL_RCC_GetPCLK2Freq>
 80027da:	63f8      	str	r0, [r7, #60]	; 0x3c
		if((RCC->CFGR & RCC_CFGR_PPRE2) >> 11 != RCC_HCLK_DIV1)
 80027dc:	4b72      	ldr	r3, [pc, #456]	; (80029a8 <TIMER_run_us+0x280>)
 80027de:	685b      	ldr	r3, [r3, #4]
 80027e0:	0adb      	lsrs	r3, r3, #11
 80027e2:	f003 0307 	and.w	r3, r3, #7
 80027e6:	2b00      	cmp	r3, #0
 80027e8:	d010      	beq.n	800280c <TIMER_run_us+0xe4>
			freq *= 2;
 80027ea:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80027ec:	005b      	lsls	r3, r3, #1
 80027ee:	63fb      	str	r3, [r7, #60]	; 0x3c
 80027f0:	e00c      	b.n	800280c <TIMER_run_us+0xe4>
	}
	else
	{
		//Frquence des TIMERS 2,3,4 est PCLK1 lorsque APB1 Prescaler vaut 1, sinon : PCLK1*2
		freq = HAL_RCC_GetPCLK1Freq();
 80027f2:	f002 fc7b 	bl	80050ec <HAL_RCC_GetPCLK1Freq>
 80027f6:	63f8      	str	r0, [r7, #60]	; 0x3c
		if((RCC->CFGR & RCC_CFGR_PPRE1) >> 8 != RCC_HCLK_DIV1)
 80027f8:	4b6b      	ldr	r3, [pc, #428]	; (80029a8 <TIMER_run_us+0x280>)
 80027fa:	685b      	ldr	r3, [r3, #4]
 80027fc:	0a1b      	lsrs	r3, r3, #8
 80027fe:	f003 0307 	and.w	r3, r3, #7
 8002802:	2b00      	cmp	r3, #0
 8002804:	d002      	beq.n	800280c <TIMER_run_us+0xe4>
			freq *= 2;
 8002806:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002808:	005b      	lsls	r3, r3, #1
 800280a:	63fb      	str	r3, [r7, #60]	; 0x3c
	}

	uint64_t nb_psec_per_event = (uint64_t)(1000000000000/freq);
 800280c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800280e:	461a      	mov	r2, r3
 8002810:	f04f 0300 	mov.w	r3, #0
 8002814:	a162      	add	r1, pc, #392	; (adr r1, 80029a0 <TIMER_run_us+0x278>)
 8002816:	e9d1 0100 	ldrd	r0, r1, [r1]
 800281a:	f7fe f935 	bl	8000a88 <__aeabi_ldivmod>
 800281e:	4602      	mov	r2, r0
 8002820:	460b      	mov	r3, r1
 8002822:	e9c7 2308 	strd	r2, r3, [r7, #32]
	uint64_t period = (((uint64_t)(us))*1000000)/nb_psec_per_event;
 8002826:	68bb      	ldr	r3, [r7, #8]
 8002828:	461c      	mov	r4, r3
 800282a:	f04f 0500 	mov.w	r5, #0
 800282e:	4622      	mov	r2, r4
 8002830:	462b      	mov	r3, r5
 8002832:	f04f 0000 	mov.w	r0, #0
 8002836:	f04f 0100 	mov.w	r1, #0
 800283a:	0159      	lsls	r1, r3, #5
 800283c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002840:	0150      	lsls	r0, r2, #5
 8002842:	4602      	mov	r2, r0
 8002844:	460b      	mov	r3, r1
 8002846:	1b12      	subs	r2, r2, r4
 8002848:	eb63 0305 	sbc.w	r3, r3, r5
 800284c:	f04f 0000 	mov.w	r0, #0
 8002850:	f04f 0100 	mov.w	r1, #0
 8002854:	0259      	lsls	r1, r3, #9
 8002856:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 800285a:	0250      	lsls	r0, r2, #9
 800285c:	4602      	mov	r2, r0
 800285e:	460b      	mov	r3, r1
 8002860:	1912      	adds	r2, r2, r4
 8002862:	eb45 0303 	adc.w	r3, r5, r3
 8002866:	f04f 0000 	mov.w	r0, #0
 800286a:	f04f 0100 	mov.w	r1, #0
 800286e:	0199      	lsls	r1, r3, #6
 8002870:	ea41 6192 	orr.w	r1, r1, r2, lsr #26
 8002874:	0190      	lsls	r0, r2, #6
 8002876:	1a80      	subs	r0, r0, r2
 8002878:	eb61 0103 	sbc.w	r1, r1, r3
 800287c:	eb10 0804 	adds.w	r8, r0, r4
 8002880:	eb41 0905 	adc.w	r9, r1, r5
 8002884:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8002888:	4640      	mov	r0, r8
 800288a:	4649      	mov	r1, r9
 800288c:	f7fe f94c 	bl	8000b28 <__aeabi_uldivmod>
 8002890:	4602      	mov	r2, r0
 8002892:	460b      	mov	r3, r1
 8002894:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30

	if(period > 65536)
 8002898:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 800289c:	2b00      	cmp	r3, #0
 800289e:	bf08      	it	eq
 80028a0:	f1b2 1f01 	cmpeq.w	r2, #65537	; 0x10001
 80028a4:	d329      	bcc.n	80028fa <TIMER_run_us+0x1d2>
	{
		uint32_t prescaler = 1;
 80028a6:	2301      	movs	r3, #1
 80028a8:	62fb      	str	r3, [r7, #44]	; 0x2c
		while(period > 65536)
 80028aa:	e00e      	b.n	80028ca <TIMER_run_us+0x1a2>
		{
			prescaler *= 2;
 80028ac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80028ae:	005b      	lsls	r3, r3, #1
 80028b0:	62fb      	str	r3, [r7, #44]	; 0x2c
			period /= 2;
 80028b2:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 80028b6:	f04f 0200 	mov.w	r2, #0
 80028ba:	f04f 0300 	mov.w	r3, #0
 80028be:	0842      	lsrs	r2, r0, #1
 80028c0:	ea42 72c1 	orr.w	r2, r2, r1, lsl #31
 80028c4:	084b      	lsrs	r3, r1, #1
 80028c6:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
		while(period > 65536)
 80028ca:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 80028ce:	2b00      	cmp	r3, #0
 80028d0:	bf08      	it	eq
 80028d2:	f1b2 1f01 	cmpeq.w	r2, #65537	; 0x10001
 80028d6:	d2e9      	bcs.n	80028ac <TIMER_run_us+0x184>
		}
		TIMER_HandleStructure[timer_id].Init.Prescaler 	= prescaler - 1;	//le prescaler du timer doit tre enregistr avec un offset de -1.
 80028d8:	7bfb      	ldrb	r3, [r7, #15]
 80028da:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80028dc:	3a01      	subs	r2, #1
 80028de:	4934      	ldr	r1, [pc, #208]	; (80029b0 <TIMER_run_us+0x288>)
 80028e0:	019b      	lsls	r3, r3, #6
 80028e2:	440b      	add	r3, r1
 80028e4:	3304      	adds	r3, #4
 80028e6:	601a      	str	r2, [r3, #0]
		TIMER_HandleStructure[timer_id].Init.Period 	= (uint32_t)(period - 1);	//On compte de 0  period-1
 80028e8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80028ea:	7bfb      	ldrb	r3, [r7, #15]
 80028ec:	3a01      	subs	r2, #1
 80028ee:	4930      	ldr	r1, [pc, #192]	; (80029b0 <TIMER_run_us+0x288>)
 80028f0:	019b      	lsls	r3, r3, #6
 80028f2:	440b      	add	r3, r1
 80028f4:	330c      	adds	r3, #12
 80028f6:	601a      	str	r2, [r3, #0]
 80028f8:	e00e      	b.n	8002918 <TIMER_run_us+0x1f0>
	}
	else
	{
		TIMER_HandleStructure[timer_id].Init.Prescaler 	= 0;
 80028fa:	7bfb      	ldrb	r3, [r7, #15]
 80028fc:	4a2c      	ldr	r2, [pc, #176]	; (80029b0 <TIMER_run_us+0x288>)
 80028fe:	019b      	lsls	r3, r3, #6
 8002900:	4413      	add	r3, r2
 8002902:	3304      	adds	r3, #4
 8002904:	2200      	movs	r2, #0
 8002906:	601a      	str	r2, [r3, #0]
		TIMER_HandleStructure[timer_id].Init.Period 	= (uint32_t)period - 1;
 8002908:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800290a:	7bfb      	ldrb	r3, [r7, #15]
 800290c:	3a01      	subs	r2, #1
 800290e:	4928      	ldr	r1, [pc, #160]	; (80029b0 <TIMER_run_us+0x288>)
 8002910:	019b      	lsls	r3, r3, #6
 8002912:	440b      	add	r3, r1
 8002914:	330c      	adds	r3, #12
 8002916:	601a      	str	r2, [r3, #0]
	}

	TIMER_HandleStructure[timer_id].Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002918:	7bfb      	ldrb	r3, [r7, #15]
 800291a:	4a25      	ldr	r2, [pc, #148]	; (80029b0 <TIMER_run_us+0x288>)
 800291c:	019b      	lsls	r3, r3, #6
 800291e:	4413      	add	r3, r2
 8002920:	3310      	adds	r3, #16
 8002922:	2200      	movs	r2, #0
 8002924:	601a      	str	r2, [r3, #0]
	TIMER_HandleStructure[timer_id].Init.CounterMode = TIM_COUNTERMODE_UP;
 8002926:	7bfb      	ldrb	r3, [r7, #15]
 8002928:	4a21      	ldr	r2, [pc, #132]	; (80029b0 <TIMER_run_us+0x288>)
 800292a:	019b      	lsls	r3, r3, #6
 800292c:	4413      	add	r3, r2
 800292e:	3308      	adds	r3, #8
 8002930:	2200      	movs	r2, #0
 8002932:	601a      	str	r2, [r3, #0]

	// On applique les paramtres d'initialisation
	HAL_TIM_Base_Init(&TIMER_HandleStructure[timer_id]);
 8002934:	7bfb      	ldrb	r3, [r7, #15]
 8002936:	019b      	lsls	r3, r3, #6
 8002938:	4a1d      	ldr	r2, [pc, #116]	; (80029b0 <TIMER_run_us+0x288>)
 800293a:	4413      	add	r3, r2
 800293c:	4618      	mov	r0, r3
 800293e:	f002 fc1b 	bl	8005178 <HAL_TIM_Base_Init>

	if(enable_irq)
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	2b00      	cmp	r3, #0
 8002946:	d011      	beq.n	800296c <TIMER_run_us+0x244>
	{
		//acquittement des IT
		clear_it_status(timer_id);
 8002948:	7bfb      	ldrb	r3, [r7, #15]
 800294a:	4618      	mov	r0, r3
 800294c:	f000 f8b0 	bl	8002ab0 <clear_it_status>
		// On fixe les priorits des interruptions du timer PreemptionPriority = 0, SubPriority = 1 et on autorise les interruptions
		HAL_NVIC_SetPriority(nvic_irq_array[timer_id] , 4,  1);
 8002950:	7bfb      	ldrb	r3, [r7, #15]
 8002952:	4a18      	ldr	r2, [pc, #96]	; (80029b4 <TIMER_run_us+0x28c>)
 8002954:	56d3      	ldrsb	r3, [r2, r3]
 8002956:	2201      	movs	r2, #1
 8002958:	2104      	movs	r1, #4
 800295a:	4618      	mov	r0, r3
 800295c:	f001 fa7d 	bl	8003e5a <HAL_NVIC_SetPriority>
		HAL_NVIC_EnableIRQ(nvic_irq_array[timer_id]);
 8002960:	7bfb      	ldrb	r3, [r7, #15]
 8002962:	4a14      	ldr	r2, [pc, #80]	; (80029b4 <TIMER_run_us+0x28c>)
 8002964:	56d3      	ldrsb	r3, [r2, r3]
 8002966:	4618      	mov	r0, r3
 8002968:	f001 fa93 	bl	8003e92 <HAL_NVIC_EnableIRQ>
	}

	// On autorise les interruptions
	HAL_TIM_Base_Start_IT(&TIMER_HandleStructure[timer_id]);
 800296c:	7bfb      	ldrb	r3, [r7, #15]
 800296e:	019b      	lsls	r3, r3, #6
 8002970:	4a0f      	ldr	r2, [pc, #60]	; (80029b0 <TIMER_run_us+0x288>)
 8002972:	4413      	add	r3, r2
 8002974:	4618      	mov	r0, r3
 8002976:	f002 fc33 	bl	80051e0 <HAL_TIM_Base_Start_IT>

	// On lance le timer
	__HAL_TIM_ENABLE(&TIMER_HandleStructure[timer_id]);
 800297a:	7bfb      	ldrb	r3, [r7, #15]
 800297c:	4a0c      	ldr	r2, [pc, #48]	; (80029b0 <TIMER_run_us+0x288>)
 800297e:	019b      	lsls	r3, r3, #6
 8002980:	4413      	add	r3, r2
 8002982:	681b      	ldr	r3, [r3, #0]
 8002984:	681a      	ldr	r2, [r3, #0]
 8002986:	7bfb      	ldrb	r3, [r7, #15]
 8002988:	4909      	ldr	r1, [pc, #36]	; (80029b0 <TIMER_run_us+0x288>)
 800298a:	019b      	lsls	r3, r3, #6
 800298c:	440b      	add	r3, r1
 800298e:	681b      	ldr	r3, [r3, #0]
 8002990:	f042 0201 	orr.w	r2, r2, #1
 8002994:	601a      	str	r2, [r3, #0]
}
 8002996:	bf00      	nop
 8002998:	3740      	adds	r7, #64	; 0x40
 800299a:	46bd      	mov	sp, r7
 800299c:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 80029a0:	d4a51000 	.word	0xd4a51000
 80029a4:	000000e8 	.word	0x000000e8
 80029a8:	40021000 	.word	0x40021000
 80029ac:	20000094 	.word	0x20000094
 80029b0:	20000bdc 	.word	0x20000bdc
 80029b4:	0800bf64 	.word	0x0800bf64

080029b8 <TIMER_get_phandler>:
/**
 * @brief	accesseur sur le handler.
 * @func 	void TIMER_get_phandler(void)
 *///Rcupration de la structure du timer
TIM_HandleTypeDef * TIMER_get_phandler(timer_id_e timer_id)
{
 80029b8:	b480      	push	{r7}
 80029ba:	b083      	sub	sp, #12
 80029bc:	af00      	add	r7, sp, #0
 80029be:	4603      	mov	r3, r0
 80029c0:	71fb      	strb	r3, [r7, #7]
	return &TIMER_HandleStructure[timer_id];
 80029c2:	79fb      	ldrb	r3, [r7, #7]
 80029c4:	019b      	lsls	r3, r3, #6
 80029c6:	4a03      	ldr	r2, [pc, #12]	; (80029d4 <TIMER_get_phandler+0x1c>)
 80029c8:	4413      	add	r3, r2
}
 80029ca:	4618      	mov	r0, r3
 80029cc:	370c      	adds	r7, #12
 80029ce:	46bd      	mov	sp, r7
 80029d0:	bc80      	pop	{r7}
 80029d2:	4770      	bx	lr
 80029d4:	20000bdc 	.word	0x20000bdc

080029d8 <TIMER1_user_handler_it>:

//L'attribut weak indique  l'diteur de liens, lors de la compilation, que cette fonction sera ignore s'il en existe une autre portant le mme nom. Elle sera choisie par dfaut d'autre fonction homonyme.
//Ainsi, si l'utilisateur dfinie sa propre TIMER1_user_handler_it_1ms(), elle sera appele
//Sinon, aucun message d'erreur n'indiquera que cette fonction n'existe pas !
__weak void TIMER1_user_handler_it(void)
{
 80029d8:	b480      	push	{r7}
 80029da:	af00      	add	r7, sp, #0

}
 80029dc:	bf00      	nop
 80029de:	46bd      	mov	sp, r7
 80029e0:	bc80      	pop	{r7}
 80029e2:	4770      	bx	lr

080029e4 <TIMER2_user_handler_it>:

__weak void TIMER2_user_handler_it(void)
{
 80029e4:	b480      	push	{r7}
 80029e6:	af00      	add	r7, sp, #0

}
 80029e8:	bf00      	nop
 80029ea:	46bd      	mov	sp, r7
 80029ec:	bc80      	pop	{r7}
 80029ee:	4770      	bx	lr

080029f0 <TIMER3_user_handler_it>:

__weak void TIMER3_user_handler_it(void)
{
 80029f0:	b480      	push	{r7}
 80029f2:	af00      	add	r7, sp, #0

}
 80029f4:	bf00      	nop
 80029f6:	46bd      	mov	sp, r7
 80029f8:	bc80      	pop	{r7}
 80029fa:	4770      	bx	lr

080029fc <TIMER4_user_handler_it>:

__weak void TIMER4_user_handler_it(void)
{
 80029fc:	b480      	push	{r7}
 80029fe:	af00      	add	r7, sp, #0

}
 8002a00:	bf00      	nop
 8002a02:	46bd      	mov	sp, r7
 8002a04:	bc80      	pop	{r7}
 8002a06:	4770      	bx	lr

08002a08 <TIM1_UP_IRQHandler>:
 * @func 	void TIM1_IRQHandler(void)
 * @pre		Cette fonction NE DOIT PAS tre appele directement par l'utilisateur...
 * @post	Acquittement du flag d'interruption, et appel de la fonction de l'utilisateur : TIMER1_user_handler_it_1ms()
 * @note	Nous n'avons PAS le choix du nom de cette fonction, c'est comme a qu'elle est nomme dans le fichier startup.s !
 */
void TIM1_UP_IRQHandler(void){
 8002a08:	b580      	push	{r7, lr}
 8002a0a:	af00      	add	r7, sp, #0
	if(__HAL_TIM_GET_IT_SOURCE(&TIMER_HandleStructure[TIMER1_ID], TIM_IT_UPDATE) != RESET) 	//Si le flag est lev...
 8002a0c:	4b07      	ldr	r3, [pc, #28]	; (8002a2c <TIM1_UP_IRQHandler+0x24>)
 8002a0e:	681b      	ldr	r3, [r3, #0]
 8002a10:	68db      	ldr	r3, [r3, #12]
 8002a12:	f003 0301 	and.w	r3, r3, #1
 8002a16:	2b01      	cmp	r3, #1
 8002a18:	d106      	bne.n	8002a28 <TIM1_UP_IRQHandler+0x20>
	{
		__HAL_TIM_CLEAR_IT(&TIMER_HandleStructure[TIMER1_ID], TIM_IT_UPDATE);				//...On l'acquitte...
 8002a1a:	4b04      	ldr	r3, [pc, #16]	; (8002a2c <TIM1_UP_IRQHandler+0x24>)
 8002a1c:	681b      	ldr	r3, [r3, #0]
 8002a1e:	f06f 0201 	mvn.w	r2, #1
 8002a22:	611a      	str	r2, [r3, #16]
		TIMER1_user_handler_it();									//...Et on appelle la fonction qui nous intresse
 8002a24:	f7ff ffd8 	bl	80029d8 <TIMER1_user_handler_it>
	}
}
 8002a28:	bf00      	nop
 8002a2a:	bd80      	pop	{r7, pc}
 8002a2c:	20000bdc 	.word	0x20000bdc

08002a30 <TIM2_IRQHandler>:

void TIM2_IRQHandler(void){
 8002a30:	b580      	push	{r7, lr}
 8002a32:	af00      	add	r7, sp, #0
	if(__HAL_TIM_GET_IT_SOURCE(&TIMER_HandleStructure[TIMER2_ID], TIM_IT_UPDATE) != RESET) 	//Si le flag est lev...
 8002a34:	4b07      	ldr	r3, [pc, #28]	; (8002a54 <TIM2_IRQHandler+0x24>)
 8002a36:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a38:	68db      	ldr	r3, [r3, #12]
 8002a3a:	f003 0301 	and.w	r3, r3, #1
 8002a3e:	2b01      	cmp	r3, #1
 8002a40:	d106      	bne.n	8002a50 <TIM2_IRQHandler+0x20>
	{
		__HAL_TIM_CLEAR_IT(&TIMER_HandleStructure[TIMER2_ID], TIM_IT_UPDATE);				//...On l'acquitte...
 8002a42:	4b04      	ldr	r3, [pc, #16]	; (8002a54 <TIM2_IRQHandler+0x24>)
 8002a44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a46:	f06f 0201 	mvn.w	r2, #1
 8002a4a:	611a      	str	r2, [r3, #16]
		TIMER2_user_handler_it();									//...Et on appelle la fonction qui nous intresse
 8002a4c:	f7ff ffca 	bl	80029e4 <TIMER2_user_handler_it>
	}
}
 8002a50:	bf00      	nop
 8002a52:	bd80      	pop	{r7, pc}
 8002a54:	20000bdc 	.word	0x20000bdc

08002a58 <TIM3_IRQHandler>:

void TIM3_IRQHandler(void){
 8002a58:	b580      	push	{r7, lr}
 8002a5a:	af00      	add	r7, sp, #0
	if(__HAL_TIM_GET_IT_SOURCE(&TIMER_HandleStructure[TIMER3_ID], TIM_IT_UPDATE) != RESET) 	//Si le flag est lev...
 8002a5c:	4b08      	ldr	r3, [pc, #32]	; (8002a80 <TIM3_IRQHandler+0x28>)
 8002a5e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002a62:	68db      	ldr	r3, [r3, #12]
 8002a64:	f003 0301 	and.w	r3, r3, #1
 8002a68:	2b01      	cmp	r3, #1
 8002a6a:	d107      	bne.n	8002a7c <TIM3_IRQHandler+0x24>
	{
		__HAL_TIM_CLEAR_IT(&TIMER_HandleStructure[TIMER3_ID], TIM_IT_UPDATE);				//...On l'acquitte...
 8002a6c:	4b04      	ldr	r3, [pc, #16]	; (8002a80 <TIM3_IRQHandler+0x28>)
 8002a6e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002a72:	f06f 0201 	mvn.w	r2, #1
 8002a76:	611a      	str	r2, [r3, #16]
		TIMER3_user_handler_it();									//...Et on appelle la fonction qui nous intresse
 8002a78:	f7ff ffba 	bl	80029f0 <TIMER3_user_handler_it>
	}
}
 8002a7c:	bf00      	nop
 8002a7e:	bd80      	pop	{r7, pc}
 8002a80:	20000bdc 	.word	0x20000bdc

08002a84 <TIM4_IRQHandler>:

void TIM4_IRQHandler(void){
 8002a84:	b580      	push	{r7, lr}
 8002a86:	af00      	add	r7, sp, #0
	if(__HAL_TIM_GET_IT_SOURCE(&TIMER_HandleStructure[TIMER4_ID], TIM_IT_UPDATE) != RESET) 	//Si le flag est lev...
 8002a88:	4b08      	ldr	r3, [pc, #32]	; (8002aac <TIM4_IRQHandler+0x28>)
 8002a8a:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8002a8e:	68db      	ldr	r3, [r3, #12]
 8002a90:	f003 0301 	and.w	r3, r3, #1
 8002a94:	2b01      	cmp	r3, #1
 8002a96:	d107      	bne.n	8002aa8 <TIM4_IRQHandler+0x24>
	{
		__HAL_TIM_CLEAR_IT(&TIMER_HandleStructure[TIMER4_ID], TIM_IT_UPDATE);				//...On l'acquitte...
 8002a98:	4b04      	ldr	r3, [pc, #16]	; (8002aac <TIM4_IRQHandler+0x28>)
 8002a9a:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8002a9e:	f06f 0201 	mvn.w	r2, #1
 8002aa2:	611a      	str	r2, [r3, #16]
		TIMER4_user_handler_it();									//...Et on appelle la fonction qui nous intresse
 8002aa4:	f7ff ffaa 	bl	80029fc <TIMER4_user_handler_it>
	}
}
 8002aa8:	bf00      	nop
 8002aaa:	bd80      	pop	{r7, pc}
 8002aac:	20000bdc 	.word	0x20000bdc

08002ab0 <clear_it_status>:
 * 			
 * @func 	void clear_it_status(void)
 * @pre 	Le timer a ete initialise
 * @post	Le timer est acquit
 */
void clear_it_status(timer_id_e timer_id){
 8002ab0:	b480      	push	{r7}
 8002ab2:	b083      	sub	sp, #12
 8002ab4:	af00      	add	r7, sp, #0
 8002ab6:	4603      	mov	r3, r0
 8002ab8:	71fb      	strb	r3, [r7, #7]
	switch(timer_id)
 8002aba:	79fb      	ldrb	r3, [r7, #7]
 8002abc:	2b03      	cmp	r3, #3
 8002abe:	d825      	bhi.n	8002b0c <clear_it_status+0x5c>
 8002ac0:	a201      	add	r2, pc, #4	; (adr r2, 8002ac8 <clear_it_status+0x18>)
 8002ac2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002ac6:	bf00      	nop
 8002ac8:	08002ad9 	.word	0x08002ad9
 8002acc:	08002ae5 	.word	0x08002ae5
 8002ad0:	08002af1 	.word	0x08002af1
 8002ad4:	08002aff 	.word	0x08002aff
	{
		case TIMER1_ID:
			__HAL_TIM_CLEAR_IT(&TIMER_HandleStructure[TIMER1_ID], TIM_IT_UPDATE);
 8002ad8:	4b0f      	ldr	r3, [pc, #60]	; (8002b18 <clear_it_status+0x68>)
 8002ada:	681b      	ldr	r3, [r3, #0]
 8002adc:	f06f 0201 	mvn.w	r2, #1
 8002ae0:	611a      	str	r2, [r3, #16]
			break;
 8002ae2:	e014      	b.n	8002b0e <clear_it_status+0x5e>
		case TIMER2_ID:
			__HAL_TIM_CLEAR_IT(&TIMER_HandleStructure[TIMER2_ID], TIM_IT_UPDATE);
 8002ae4:	4b0c      	ldr	r3, [pc, #48]	; (8002b18 <clear_it_status+0x68>)
 8002ae6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ae8:	f06f 0201 	mvn.w	r2, #1
 8002aec:	611a      	str	r2, [r3, #16]
			break;
 8002aee:	e00e      	b.n	8002b0e <clear_it_status+0x5e>
		case TIMER3_ID:
			__HAL_TIM_CLEAR_IT(&TIMER_HandleStructure[TIMER3_ID], TIM_IT_UPDATE);
 8002af0:	4b09      	ldr	r3, [pc, #36]	; (8002b18 <clear_it_status+0x68>)
 8002af2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002af6:	f06f 0201 	mvn.w	r2, #1
 8002afa:	611a      	str	r2, [r3, #16]
			break;
 8002afc:	e007      	b.n	8002b0e <clear_it_status+0x5e>
		case TIMER4_ID:
			__HAL_TIM_CLEAR_IT(&TIMER_HandleStructure[TIMER4_ID], TIM_IT_UPDATE);				//...On l'acquitte...
 8002afe:	4b06      	ldr	r3, [pc, #24]	; (8002b18 <clear_it_status+0x68>)
 8002b00:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8002b04:	f06f 0201 	mvn.w	r2, #1
 8002b08:	611a      	str	r2, [r3, #16]
			break;
 8002b0a:	e000      	b.n	8002b0e <clear_it_status+0x5e>
		default:
			break;
 8002b0c:	bf00      	nop

	}
}
 8002b0e:	bf00      	nop
 8002b10:	370c      	adds	r7, #12
 8002b12:	46bd      	mov	sp, r7
 8002b14:	bc80      	pop	{r7}
 8002b16:	4770      	bx	lr
 8002b18:	20000bdc 	.word	0x20000bdc

08002b1c <__NVIC_EnableIRQ>:
{
 8002b1c:	b480      	push	{r7}
 8002b1e:	b083      	sub	sp, #12
 8002b20:	af00      	add	r7, sp, #0
 8002b22:	4603      	mov	r3, r0
 8002b24:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002b26:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b2a:	2b00      	cmp	r3, #0
 8002b2c:	db0b      	blt.n	8002b46 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002b2e:	79fb      	ldrb	r3, [r7, #7]
 8002b30:	f003 021f 	and.w	r2, r3, #31
 8002b34:	4906      	ldr	r1, [pc, #24]	; (8002b50 <__NVIC_EnableIRQ+0x34>)
 8002b36:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b3a:	095b      	lsrs	r3, r3, #5
 8002b3c:	2001      	movs	r0, #1
 8002b3e:	fa00 f202 	lsl.w	r2, r0, r2
 8002b42:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8002b46:	bf00      	nop
 8002b48:	370c      	adds	r7, #12
 8002b4a:	46bd      	mov	sp, r7
 8002b4c:	bc80      	pop	{r7}
 8002b4e:	4770      	bx	lr
 8002b50:	e000e100 	.word	0xe000e100

08002b54 <__NVIC_DisableIRQ>:
{
 8002b54:	b480      	push	{r7}
 8002b56:	b083      	sub	sp, #12
 8002b58:	af00      	add	r7, sp, #0
 8002b5a:	4603      	mov	r3, r0
 8002b5c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002b5e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b62:	2b00      	cmp	r3, #0
 8002b64:	db12      	blt.n	8002b8c <__NVIC_DisableIRQ+0x38>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002b66:	79fb      	ldrb	r3, [r7, #7]
 8002b68:	f003 021f 	and.w	r2, r3, #31
 8002b6c:	490a      	ldr	r1, [pc, #40]	; (8002b98 <__NVIC_DisableIRQ+0x44>)
 8002b6e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b72:	095b      	lsrs	r3, r3, #5
 8002b74:	2001      	movs	r0, #1
 8002b76:	fa00 f202 	lsl.w	r2, r0, r2
 8002b7a:	3320      	adds	r3, #32
 8002b7c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 8002b80:	f3bf 8f4f 	dsb	sy
}
 8002b84:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8002b86:	f3bf 8f6f 	isb	sy
}
 8002b8a:	bf00      	nop
}
 8002b8c:	bf00      	nop
 8002b8e:	370c      	adds	r7, #12
 8002b90:	46bd      	mov	sp, r7
 8002b92:	bc80      	pop	{r7}
 8002b94:	4770      	bx	lr
 8002b96:	bf00      	nop
 8002b98:	e000e100 	.word	0xe000e100

08002b9c <__NVIC_SystemReset>:
{
 8002b9c:	b480      	push	{r7}
 8002b9e:	af00      	add	r7, sp, #0
  __ASM volatile ("dsb 0xF":::"memory");
 8002ba0:	f3bf 8f4f 	dsb	sy
}
 8002ba4:	bf00      	nop
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8002ba6:	4b06      	ldr	r3, [pc, #24]	; (8002bc0 <__NVIC_SystemReset+0x24>)
 8002ba8:	68db      	ldr	r3, [r3, #12]
 8002baa:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8002bae:	4904      	ldr	r1, [pc, #16]	; (8002bc0 <__NVIC_SystemReset+0x24>)
 8002bb0:	4b04      	ldr	r3, [pc, #16]	; (8002bc4 <__NVIC_SystemReset+0x28>)
 8002bb2:	4313      	orrs	r3, r2
 8002bb4:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 8002bb6:	f3bf 8f4f 	dsb	sy
}
 8002bba:	bf00      	nop
    __NOP();
 8002bbc:	bf00      	nop
 8002bbe:	e7fd      	b.n	8002bbc <__NVIC_SystemReset+0x20>
 8002bc0:	e000ed00 	.word	0xe000ed00
 8002bc4:	05fa0004 	.word	0x05fa0004

08002bc8 <UART_data_ready>:
 * @ret		Retourne VRAI si un ou des caractres sont disponibles dans le buffer.
 * @ret		Retourne FAUX si aucun caractre n'est disponible dans le buffer (le buffer est vide)
 * @param	uart_id est le numro de l'UART concern :	UART1_ID, UART2_ID, UART3_ID
 */
bool_e UART_data_ready(uart_id_e uart_id)
{
 8002bc8:	b580      	push	{r7, lr}
 8002bca:	b082      	sub	sp, #8
 8002bcc:	af00      	add	r7, sp, #0
 8002bce:	4603      	mov	r3, r0
 8002bd0:	71fb      	strb	r3, [r7, #7]
	assert(uart_id < UART_ID_NB);
 8002bd2:	79fb      	ldrb	r3, [r7, #7]
 8002bd4:	2b02      	cmp	r3, #2
 8002bd6:	d906      	bls.n	8002be6 <UART_data_ready+0x1e>
 8002bd8:	4a07      	ldr	r2, [pc, #28]	; (8002bf8 <UART_data_ready+0x30>)
 8002bda:	21c8      	movs	r1, #200	; 0xc8
 8002bdc:	4807      	ldr	r0, [pc, #28]	; (8002bfc <UART_data_ready+0x34>)
 8002bde:	f003 f95d 	bl	8005e9c <printf>
 8002be2:	f7ff ffdb 	bl	8002b9c <__NVIC_SystemReset>
	return buffer_rx_data_ready[uart_id];
 8002be6:	79fb      	ldrb	r3, [r7, #7]
 8002be8:	4a05      	ldr	r2, [pc, #20]	; (8002c00 <UART_data_ready+0x38>)
 8002bea:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
}
 8002bee:	4618      	mov	r0, r3
 8002bf0:	3708      	adds	r7, #8
 8002bf2:	46bd      	mov	sp, r7
 8002bf4:	bd80      	pop	{r7, pc}
 8002bf6:	bf00      	nop
 8002bf8:	0800bd10 	.word	0x0800bd10
 8002bfc:	0800bcd4 	.word	0x0800bcd4
 8002c00:	20000f2c 	.word	0x20000f2c

08002c04 <UART_get_next_byte>:
 * @brief	Fonction permettant de rcuprer le prochain caractre reu dans le buffer.
 * @ret 	Retourne le prochain caractre reu. Ou 0 si rien n'a t reu.
 * @post 	Le caractre renvoy par cette fonction ne sera plus renvoy.
 */
uint8_t UART_get_next_byte(uart_id_e uart_id)
{
 8002c04:	b580      	push	{r7, lr}
 8002c06:	b084      	sub	sp, #16
 8002c08:	af00      	add	r7, sp, #0
 8002c0a:	4603      	mov	r3, r0
 8002c0c:	71fb      	strb	r3, [r7, #7]
	uint8_t ret;
	assert(uart_id < UART_ID_NB);
 8002c0e:	79fb      	ldrb	r3, [r7, #7]
 8002c10:	2b02      	cmp	r3, #2
 8002c12:	d906      	bls.n	8002c22 <UART_get_next_byte+0x1e>
 8002c14:	4a22      	ldr	r2, [pc, #136]	; (8002ca0 <UART_get_next_byte+0x9c>)
 8002c16:	21d4      	movs	r1, #212	; 0xd4
 8002c18:	4822      	ldr	r0, [pc, #136]	; (8002ca4 <UART_get_next_byte+0xa0>)
 8002c1a:	f003 f93f 	bl	8005e9c <printf>
 8002c1e:	f7ff ffbd 	bl	8002b9c <__NVIC_SystemReset>

	if(!buffer_rx_data_ready[uart_id])	//N'est jamais sens se produire si l'utilisateur vrifie que UART_data_ready() avant d'appeler UART_get_next_byte()
 8002c22:	79fb      	ldrb	r3, [r7, #7]
 8002c24:	4a20      	ldr	r2, [pc, #128]	; (8002ca8 <UART_get_next_byte+0xa4>)
 8002c26:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002c2a:	2b00      	cmp	r3, #0
 8002c2c:	d101      	bne.n	8002c32 <UART_get_next_byte+0x2e>
		return 0;
 8002c2e:	2300      	movs	r3, #0
 8002c30:	e031      	b.n	8002c96 <UART_get_next_byte+0x92>

	ret =  buffer_rx[uart_id][buffer_rx_read_index[uart_id]];
 8002c32:	79fa      	ldrb	r2, [r7, #7]
 8002c34:	79fb      	ldrb	r3, [r7, #7]
 8002c36:	491d      	ldr	r1, [pc, #116]	; (8002cac <UART_get_next_byte+0xa8>)
 8002c38:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8002c3c:	491c      	ldr	r1, [pc, #112]	; (8002cb0 <UART_get_next_byte+0xac>)
 8002c3e:	01d2      	lsls	r2, r2, #7
 8002c40:	440a      	add	r2, r1
 8002c42:	4413      	add	r3, r2
 8002c44:	781b      	ldrb	r3, [r3, #0]
 8002c46:	73fb      	strb	r3, [r7, #15]
	buffer_rx_read_index[uart_id] = (buffer_rx_read_index[uart_id] + 1) % BUFFER_RX_SIZE;
 8002c48:	79fb      	ldrb	r3, [r7, #7]
 8002c4a:	4a18      	ldr	r2, [pc, #96]	; (8002cac <UART_get_next_byte+0xa8>)
 8002c4c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002c50:	1c5a      	adds	r2, r3, #1
 8002c52:	79fb      	ldrb	r3, [r7, #7]
 8002c54:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8002c58:	4914      	ldr	r1, [pc, #80]	; (8002cac <UART_get_next_byte+0xa8>)
 8002c5a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	//Section critique durant laquelle on dsactive les interruptions... pour viter une mauvaise premption.
	NVIC_DisableIRQ(nvic_irq_array[uart_id]);
 8002c5e:	79fb      	ldrb	r3, [r7, #7]
 8002c60:	4a14      	ldr	r2, [pc, #80]	; (8002cb4 <UART_get_next_byte+0xb0>)
 8002c62:	56d3      	ldrsb	r3, [r2, r3]
 8002c64:	4618      	mov	r0, r3
 8002c66:	f7ff ff75 	bl	8002b54 <__NVIC_DisableIRQ>
	if (buffer_rx_write_index[uart_id] == buffer_rx_read_index[uart_id])
 8002c6a:	79fb      	ldrb	r3, [r7, #7]
 8002c6c:	4a12      	ldr	r2, [pc, #72]	; (8002cb8 <UART_get_next_byte+0xb4>)
 8002c6e:	5cd3      	ldrb	r3, [r2, r3]
 8002c70:	4619      	mov	r1, r3
 8002c72:	79fb      	ldrb	r3, [r7, #7]
 8002c74:	4a0d      	ldr	r2, [pc, #52]	; (8002cac <UART_get_next_byte+0xa8>)
 8002c76:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002c7a:	4299      	cmp	r1, r3
 8002c7c:	d104      	bne.n	8002c88 <UART_get_next_byte+0x84>
		buffer_rx_data_ready[uart_id] = FALSE;
 8002c7e:	79fb      	ldrb	r3, [r7, #7]
 8002c80:	4a09      	ldr	r2, [pc, #36]	; (8002ca8 <UART_get_next_byte+0xa4>)
 8002c82:	2100      	movs	r1, #0
 8002c84:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	NVIC_EnableIRQ(nvic_irq_array[uart_id]);
 8002c88:	79fb      	ldrb	r3, [r7, #7]
 8002c8a:	4a0a      	ldr	r2, [pc, #40]	; (8002cb4 <UART_get_next_byte+0xb0>)
 8002c8c:	56d3      	ldrsb	r3, [r2, r3]
 8002c8e:	4618      	mov	r0, r3
 8002c90:	f7ff ff44 	bl	8002b1c <__NVIC_EnableIRQ>
	return ret;
 8002c94:	7bfb      	ldrb	r3, [r7, #15]
}
 8002c96:	4618      	mov	r0, r3
 8002c98:	3710      	adds	r7, #16
 8002c9a:	46bd      	mov	sp, r7
 8002c9c:	bd80      	pop	{r7, pc}
 8002c9e:	bf00      	nop
 8002ca0:	0800bd10 	.word	0x0800bd10
 8002ca4:	0800bcd4 	.word	0x0800bcd4
 8002ca8:	20000f2c 	.word	0x20000f2c
 8002cac:	20000f20 	.word	0x20000f20
 8002cb0:	20000d9c 	.word	0x20000d9c
 8002cb4:	0800bf68 	.word	0x0800bf68
 8002cb8:	20000f1c 	.word	0x20000f1c

08002cbc <UART_putc>:
 * @func 	void UART_putc(UART_HandleTypeDef * UART_Handle, char c)
 * @param	c : le caractere a envoyer
 * @param	USARTx : USART1, USART2 ou USART6
 */
void UART_putc(uart_id_e uart_id, uint8_t c)
{
 8002cbc:	b580      	push	{r7, lr}
 8002cbe:	b084      	sub	sp, #16
 8002cc0:	af00      	add	r7, sp, #0
 8002cc2:	4603      	mov	r3, r0
 8002cc4:	460a      	mov	r2, r1
 8002cc6:	71fb      	strb	r3, [r7, #7]
 8002cc8:	4613      	mov	r3, r2
 8002cca:	71bb      	strb	r3, [r7, #6]
	HAL_StatusTypeDef state;
	assert(uart_id < UART_ID_NB);
 8002ccc:	79fb      	ldrb	r3, [r7, #7]
 8002cce:	2b02      	cmp	r3, #2
 8002cd0:	d907      	bls.n	8002ce2 <UART_putc+0x26>
 8002cd2:	4a16      	ldr	r2, [pc, #88]	; (8002d2c <UART_putc+0x70>)
 8002cd4:	f240 113d 	movw	r1, #317	; 0x13d
 8002cd8:	4815      	ldr	r0, [pc, #84]	; (8002d30 <UART_putc+0x74>)
 8002cda:	f003 f8df 	bl	8005e9c <printf>
 8002cde:	f7ff ff5d 	bl	8002b9c <__NVIC_SystemReset>
	if(uart_initialized[uart_id])
 8002ce2:	79fb      	ldrb	r3, [r7, #7]
 8002ce4:	4a13      	ldr	r2, [pc, #76]	; (8002d34 <UART_putc+0x78>)
 8002ce6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002cea:	2b00      	cmp	r3, #0
 8002cec:	d019      	beq.n	8002d22 <UART_putc+0x66>
	{
		do
		{
			NVIC_DisableIRQ(nvic_irq_array[uart_id]);
 8002cee:	79fb      	ldrb	r3, [r7, #7]
 8002cf0:	4a11      	ldr	r2, [pc, #68]	; (8002d38 <UART_putc+0x7c>)
 8002cf2:	56d3      	ldrsb	r3, [r2, r3]
 8002cf4:	4618      	mov	r0, r3
 8002cf6:	f7ff ff2d 	bl	8002b54 <__NVIC_DisableIRQ>
			state = HAL_UART_Transmit_IT(&UART_HandleStructure[uart_id], &c, 1);
 8002cfa:	79fb      	ldrb	r3, [r7, #7]
 8002cfc:	019b      	lsls	r3, r3, #6
 8002cfe:	4a0f      	ldr	r2, [pc, #60]	; (8002d3c <UART_putc+0x80>)
 8002d00:	4413      	add	r3, r2
 8002d02:	1db9      	adds	r1, r7, #6
 8002d04:	2201      	movs	r2, #1
 8002d06:	4618      	mov	r0, r3
 8002d08:	f002 fb5a 	bl	80053c0 <HAL_UART_Transmit_IT>
 8002d0c:	4603      	mov	r3, r0
 8002d0e:	73fb      	strb	r3, [r7, #15]
			NVIC_EnableIRQ(nvic_irq_array[uart_id]);
 8002d10:	79fb      	ldrb	r3, [r7, #7]
 8002d12:	4a09      	ldr	r2, [pc, #36]	; (8002d38 <UART_putc+0x7c>)
 8002d14:	56d3      	ldrsb	r3, [r2, r3]
 8002d16:	4618      	mov	r0, r3
 8002d18:	f7ff ff00 	bl	8002b1c <__NVIC_EnableIRQ>
		}while(state == HAL_BUSY);
 8002d1c:	7bfb      	ldrb	r3, [r7, #15]
 8002d1e:	2b02      	cmp	r3, #2
 8002d20:	d0e5      	beq.n	8002cee <UART_putc+0x32>
	}
}
 8002d22:	bf00      	nop
 8002d24:	3710      	adds	r7, #16
 8002d26:	46bd      	mov	sp, r7
 8002d28:	bd80      	pop	{r7, pc}
 8002d2a:	bf00      	nop
 8002d2c:	0800bd10 	.word	0x0800bd10
 8002d30:	0800bcd4 	.word	0x0800bcd4
 8002d34:	20000f38 	.word	0x20000f38
 8002d38:	0800bf68 	.word	0x0800bf68
 8002d3c:	20000cdc 	.word	0x20000cdc

08002d40 <UART_impolite_force_puts_on_uart>:
	}
}

//ecriture impolie force bloquante sur l'UART ( utiliser en IT, en cas d'extrme recours)
void UART_impolite_force_puts_on_uart(uart_id_e uart_id, uint8_t * str, uint32_t len)
{
 8002d40:	b480      	push	{r7}
 8002d42:	b087      	sub	sp, #28
 8002d44:	af00      	add	r7, sp, #0
 8002d46:	4603      	mov	r3, r0
 8002d48:	60b9      	str	r1, [r7, #8]
 8002d4a:	607a      	str	r2, [r7, #4]
 8002d4c:	73fb      	strb	r3, [r7, #15]
	uint32_t i;
	if(uart_initialized[uart_id])
 8002d4e:	7bfb      	ldrb	r3, [r7, #15]
 8002d50:	4a13      	ldr	r2, [pc, #76]	; (8002da0 <UART_impolite_force_puts_on_uart+0x60>)
 8002d52:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002d56:	2b00      	cmp	r3, #0
 8002d58:	d01d      	beq.n	8002d96 <UART_impolite_force_puts_on_uart+0x56>
	{
		USART_TypeDef * pusart;
		pusart = UART_HandleStructure[uart_id].Instance;
 8002d5a:	7bfb      	ldrb	r3, [r7, #15]
 8002d5c:	4a11      	ldr	r2, [pc, #68]	; (8002da4 <UART_impolite_force_puts_on_uart+0x64>)
 8002d5e:	019b      	lsls	r3, r3, #6
 8002d60:	4413      	add	r3, r2
 8002d62:	681b      	ldr	r3, [r3, #0]
 8002d64:	613b      	str	r3, [r7, #16]
		for(i=0; i<len; i++)
 8002d66:	2300      	movs	r3, #0
 8002d68:	617b      	str	r3, [r7, #20]
 8002d6a:	e010      	b.n	8002d8e <UART_impolite_force_puts_on_uart+0x4e>
		{
			while(!(pusart->SR & USART_FLAG_TXE));
 8002d6c:	bf00      	nop
 8002d6e:	693b      	ldr	r3, [r7, #16]
 8002d70:	681b      	ldr	r3, [r3, #0]
 8002d72:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002d76:	2b00      	cmp	r3, #0
 8002d78:	d0f9      	beq.n	8002d6e <UART_impolite_force_puts_on_uart+0x2e>
			pusart->DR = str[i];
 8002d7a:	68ba      	ldr	r2, [r7, #8]
 8002d7c:	697b      	ldr	r3, [r7, #20]
 8002d7e:	4413      	add	r3, r2
 8002d80:	781b      	ldrb	r3, [r3, #0]
 8002d82:	461a      	mov	r2, r3
 8002d84:	693b      	ldr	r3, [r7, #16]
 8002d86:	605a      	str	r2, [r3, #4]
		for(i=0; i<len; i++)
 8002d88:	697b      	ldr	r3, [r7, #20]
 8002d8a:	3301      	adds	r3, #1
 8002d8c:	617b      	str	r3, [r7, #20]
 8002d8e:	697a      	ldr	r2, [r7, #20]
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	429a      	cmp	r2, r3
 8002d94:	d3ea      	bcc.n	8002d6c <UART_impolite_force_puts_on_uart+0x2c>
		}
	}
}
 8002d96:	bf00      	nop
 8002d98:	371c      	adds	r7, #28
 8002d9a:	46bd      	mov	sp, r7
 8002d9c:	bc80      	pop	{r7}
 8002d9e:	4770      	bx	lr
 8002da0:	20000f38 	.word	0x20000f38
 8002da4:	20000cdc 	.word	0x20000cdc

08002da8 <USART1_IRQHandler>:
}

/////////////////  ROUTINES D'INTERRUPTION  //////////////////////////////

void USART1_IRQHandler(void)
{
 8002da8:	b580      	push	{r7, lr}
 8002daa:	af00      	add	r7, sp, #0
	HAL_UART_IRQHandler(&UART_HandleStructure[UART1_ID]);
 8002dac:	4802      	ldr	r0, [pc, #8]	; (8002db8 <USART1_IRQHandler+0x10>)
 8002dae:	f002 fb9f 	bl	80054f0 <HAL_UART_IRQHandler>
}
 8002db2:	bf00      	nop
 8002db4:	bd80      	pop	{r7, pc}
 8002db6:	bf00      	nop
 8002db8:	20000cdc 	.word	0x20000cdc

08002dbc <USART2_IRQHandler>:

void USART2_IRQHandler(void)
{
 8002dbc:	b580      	push	{r7, lr}
 8002dbe:	af00      	add	r7, sp, #0
	HAL_UART_IRQHandler(&UART_HandleStructure[UART2_ID]);
 8002dc0:	4802      	ldr	r0, [pc, #8]	; (8002dcc <USART2_IRQHandler+0x10>)
 8002dc2:	f002 fb95 	bl	80054f0 <HAL_UART_IRQHandler>
}
 8002dc6:	bf00      	nop
 8002dc8:	bd80      	pop	{r7, pc}
 8002dca:	bf00      	nop
 8002dcc:	20000d1c 	.word	0x20000d1c

08002dd0 <USART3_IRQHandler>:

void USART3_IRQHandler(void)
{
 8002dd0:	b580      	push	{r7, lr}
 8002dd2:	af00      	add	r7, sp, #0
	HAL_UART_IRQHandler(&UART_HandleStructure[UART3_ID]);
 8002dd4:	4802      	ldr	r0, [pc, #8]	; (8002de0 <USART3_IRQHandler+0x10>)
 8002dd6:	f002 fb8b 	bl	80054f0 <HAL_UART_IRQHandler>
}
 8002dda:	bf00      	nop
 8002ddc:	bd80      	pop	{r7, pc}
 8002dde:	bf00      	nop
 8002de0:	20000d5c 	.word	0x20000d5c

08002de4 <HAL_UART_RxCpltCallback>:
 * @brief	Cette fonction est appele en interruption UART par le module HAL_UART.
 * @post	L'octet reu est rang dans le buffer correspondant.
 * @post	La rception en IT du prochain octet est r-active.
 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8002de4:	b580      	push	{r7, lr}
 8002de6:	b084      	sub	sp, #16
 8002de8:	af00      	add	r7, sp, #0
 8002dea:	6078      	str	r0, [r7, #4]
	uint8_t uart_id;
	if(huart->Instance == USART1)		uart_id = UART1_ID;
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	681b      	ldr	r3, [r3, #0]
 8002df0:	4a1e      	ldr	r2, [pc, #120]	; (8002e6c <HAL_UART_RxCpltCallback+0x88>)
 8002df2:	4293      	cmp	r3, r2
 8002df4:	d102      	bne.n	8002dfc <HAL_UART_RxCpltCallback+0x18>
 8002df6:	2300      	movs	r3, #0
 8002df8:	73fb      	strb	r3, [r7, #15]
 8002dfa:	e00e      	b.n	8002e1a <HAL_UART_RxCpltCallback+0x36>
	else if(huart->Instance == USART2)	uart_id = UART2_ID;
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	681b      	ldr	r3, [r3, #0]
 8002e00:	4a1b      	ldr	r2, [pc, #108]	; (8002e70 <HAL_UART_RxCpltCallback+0x8c>)
 8002e02:	4293      	cmp	r3, r2
 8002e04:	d102      	bne.n	8002e0c <HAL_UART_RxCpltCallback+0x28>
 8002e06:	2301      	movs	r3, #1
 8002e08:	73fb      	strb	r3, [r7, #15]
 8002e0a:	e006      	b.n	8002e1a <HAL_UART_RxCpltCallback+0x36>
	else if(huart->Instance == USART3)	uart_id = UART3_ID;
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	681b      	ldr	r3, [r3, #0]
 8002e10:	4a18      	ldr	r2, [pc, #96]	; (8002e74 <HAL_UART_RxCpltCallback+0x90>)
 8002e12:	4293      	cmp	r3, r2
 8002e14:	d126      	bne.n	8002e64 <HAL_UART_RxCpltCallback+0x80>
 8002e16:	2302      	movs	r3, #2
 8002e18:	73fb      	strb	r3, [r7, #15]
	else return;

	buffer_rx_data_ready[uart_id] = TRUE;	//Le buffer n'est pas (ou plus) vide.
 8002e1a:	7bfb      	ldrb	r3, [r7, #15]
 8002e1c:	4a16      	ldr	r2, [pc, #88]	; (8002e78 <HAL_UART_RxCpltCallback+0x94>)
 8002e1e:	2101      	movs	r1, #1
 8002e20:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	buffer_rx_write_index[uart_id] = (uint8_t)((buffer_rx_write_index[uart_id] + 1) % BUFFER_RX_SIZE);						//Dplacement pointeur en criture
 8002e24:	7bfb      	ldrb	r3, [r7, #15]
 8002e26:	4a15      	ldr	r2, [pc, #84]	; (8002e7c <HAL_UART_RxCpltCallback+0x98>)
 8002e28:	5cd3      	ldrb	r3, [r2, r3]
 8002e2a:	3301      	adds	r3, #1
 8002e2c:	425a      	negs	r2, r3
 8002e2e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002e32:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8002e36:	bf58      	it	pl
 8002e38:	4253      	negpl	r3, r2
 8002e3a:	7bfa      	ldrb	r2, [r7, #15]
 8002e3c:	b2d9      	uxtb	r1, r3
 8002e3e:	4b0f      	ldr	r3, [pc, #60]	; (8002e7c <HAL_UART_RxCpltCallback+0x98>)
 8002e40:	5499      	strb	r1, [r3, r2]
	HAL_UART_Receive_IT(&UART_HandleStructure[uart_id],&buffer_rx[uart_id][buffer_rx_write_index[uart_id]],1);	//Ractivation de la rception d'un caractre
 8002e42:	7bfb      	ldrb	r3, [r7, #15]
 8002e44:	019b      	lsls	r3, r3, #6
 8002e46:	4a0e      	ldr	r2, [pc, #56]	; (8002e80 <HAL_UART_RxCpltCallback+0x9c>)
 8002e48:	1898      	adds	r0, r3, r2
 8002e4a:	7bfb      	ldrb	r3, [r7, #15]
 8002e4c:	7bfa      	ldrb	r2, [r7, #15]
 8002e4e:	490b      	ldr	r1, [pc, #44]	; (8002e7c <HAL_UART_RxCpltCallback+0x98>)
 8002e50:	5c8a      	ldrb	r2, [r1, r2]
 8002e52:	01db      	lsls	r3, r3, #7
 8002e54:	4413      	add	r3, r2
 8002e56:	4a0b      	ldr	r2, [pc, #44]	; (8002e84 <HAL_UART_RxCpltCallback+0xa0>)
 8002e58:	4413      	add	r3, r2
 8002e5a:	2201      	movs	r2, #1
 8002e5c:	4619      	mov	r1, r3
 8002e5e:	f002 faf3 	bl	8005448 <HAL_UART_Receive_IT>
 8002e62:	e000      	b.n	8002e66 <HAL_UART_RxCpltCallback+0x82>
	else return;
 8002e64:	bf00      	nop
}
 8002e66:	3710      	adds	r7, #16
 8002e68:	46bd      	mov	sp, r7
 8002e6a:	bd80      	pop	{r7, pc}
 8002e6c:	40013800 	.word	0x40013800
 8002e70:	40004400 	.word	0x40004400
 8002e74:	40004800 	.word	0x40004800
 8002e78:	20000f2c 	.word	0x20000f2c
 8002e7c:	20000f1c 	.word	0x20000f1c
 8002e80:	20000cdc 	.word	0x20000cdc
 8002e84:	20000d9c 	.word	0x20000d9c

08002e88 <HAL_UART_ErrorCallback>:
/*
 * @brief	Function called when the uart throws an error
 * @param	huart handler used to throw errors
 */
void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8002e88:	b480      	push	{r7}
 8002e8a:	b083      	sub	sp, #12
 8002e8c:	af00      	add	r7, sp, #0
 8002e8e:	6078      	str	r0, [r7, #4]
    if (huart->ErrorCode == HAL_UART_ERROR_ORE){
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002e94:	2b08      	cmp	r3, #8
 8002e96:	d106      	bne.n	8002ea6 <HAL_UART_ErrorCallback+0x1e>
        // remove the error condition
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	2200      	movs	r2, #0
 8002e9c:	63da      	str	r2, [r3, #60]	; 0x3c
        // set the correct state, so that the UART_RX_IT works correctly
        huart->RxState = HAL_UART_STATE_BUSY_RX;
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	2222      	movs	r2, #34	; 0x22
 8002ea2:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
    }

}
 8002ea6:	bf00      	nop
 8002ea8:	370c      	adds	r7, #12
 8002eaa:	46bd      	mov	sp, r7
 8002eac:	bc80      	pop	{r7}
 8002eae:	4770      	bx	lr

08002eb0 <WWDG_IRQHandler>:
	dump_printf(msg, "SysTick");
	while(1);
}

__weak void WWDG_IRQHandler(void)
{
 8002eb0:	b580      	push	{r7, lr}
 8002eb2:	af00      	add	r7, sp, #0
	dump_printf(msg, "WWDG");
 8002eb4:	4b03      	ldr	r3, [pc, #12]	; (8002ec4 <WWDG_IRQHandler+0x14>)
 8002eb6:	681b      	ldr	r3, [r3, #0]
 8002eb8:	4903      	ldr	r1, [pc, #12]	; (8002ec8 <WWDG_IRQHandler+0x18>)
 8002eba:	4618      	mov	r0, r3
 8002ebc:	f7ff fb06 	bl	80024cc <dump_printf>
	while(1);
 8002ec0:	e7fe      	b.n	8002ec0 <WWDG_IRQHandler+0x10>
 8002ec2:	bf00      	nop
 8002ec4:	200000a4 	.word	0x200000a4
 8002ec8:	0800bda0 	.word	0x0800bda0

08002ecc <PVD_IRQHandler>:
}

__weak void PVD_IRQHandler(void)
{
 8002ecc:	b580      	push	{r7, lr}
 8002ece:	af00      	add	r7, sp, #0
	dump_printf(msg, "PVD");
 8002ed0:	4b03      	ldr	r3, [pc, #12]	; (8002ee0 <PVD_IRQHandler+0x14>)
 8002ed2:	681b      	ldr	r3, [r3, #0]
 8002ed4:	4903      	ldr	r1, [pc, #12]	; (8002ee4 <PVD_IRQHandler+0x18>)
 8002ed6:	4618      	mov	r0, r3
 8002ed8:	f7ff faf8 	bl	80024cc <dump_printf>
	while(1);
 8002edc:	e7fe      	b.n	8002edc <PVD_IRQHandler+0x10>
 8002ede:	bf00      	nop
 8002ee0:	200000a4 	.word	0x200000a4
 8002ee4:	0800bda8 	.word	0x0800bda8

08002ee8 <TAMPER_IRQHandler>:
}

__weak void TAMPER_IRQHandler(void)
{
 8002ee8:	b580      	push	{r7, lr}
 8002eea:	af00      	add	r7, sp, #0
	dump_printf(msg, "TAMPER");
 8002eec:	4b03      	ldr	r3, [pc, #12]	; (8002efc <TAMPER_IRQHandler+0x14>)
 8002eee:	681b      	ldr	r3, [r3, #0]
 8002ef0:	4903      	ldr	r1, [pc, #12]	; (8002f00 <TAMPER_IRQHandler+0x18>)
 8002ef2:	4618      	mov	r0, r3
 8002ef4:	f7ff faea 	bl	80024cc <dump_printf>
	while(1);
 8002ef8:	e7fe      	b.n	8002ef8 <TAMPER_IRQHandler+0x10>
 8002efa:	bf00      	nop
 8002efc:	200000a4 	.word	0x200000a4
 8002f00:	0800bdac 	.word	0x0800bdac

08002f04 <RTC_IRQHandler>:
}

__weak void RTC_IRQHandler(void)
{
 8002f04:	b580      	push	{r7, lr}
 8002f06:	af00      	add	r7, sp, #0
	dump_printf(msg, "RTC");
 8002f08:	4b03      	ldr	r3, [pc, #12]	; (8002f18 <RTC_IRQHandler+0x14>)
 8002f0a:	681b      	ldr	r3, [r3, #0]
 8002f0c:	4903      	ldr	r1, [pc, #12]	; (8002f1c <RTC_IRQHandler+0x18>)
 8002f0e:	4618      	mov	r0, r3
 8002f10:	f7ff fadc 	bl	80024cc <dump_printf>
	while(1);
 8002f14:	e7fe      	b.n	8002f14 <RTC_IRQHandler+0x10>
 8002f16:	bf00      	nop
 8002f18:	200000a4 	.word	0x200000a4
 8002f1c:	0800bdb4 	.word	0x0800bdb4

08002f20 <FLASH_IRQHandler>:
}

__weak void FLASH_IRQHandler(void)
{
 8002f20:	b580      	push	{r7, lr}
 8002f22:	af00      	add	r7, sp, #0
	dump_printf(msg, "FLASH");
 8002f24:	4b03      	ldr	r3, [pc, #12]	; (8002f34 <FLASH_IRQHandler+0x14>)
 8002f26:	681b      	ldr	r3, [r3, #0]
 8002f28:	4903      	ldr	r1, [pc, #12]	; (8002f38 <FLASH_IRQHandler+0x18>)
 8002f2a:	4618      	mov	r0, r3
 8002f2c:	f7ff face 	bl	80024cc <dump_printf>
	while(1);
 8002f30:	e7fe      	b.n	8002f30 <FLASH_IRQHandler+0x10>
 8002f32:	bf00      	nop
 8002f34:	200000a4 	.word	0x200000a4
 8002f38:	0800bdb8 	.word	0x0800bdb8

08002f3c <RCC_IRQHandler>:
}

__weak void RCC_IRQHandler(void)
{
 8002f3c:	b580      	push	{r7, lr}
 8002f3e:	af00      	add	r7, sp, #0
	dump_printf(msg, "RCC");
 8002f40:	4b03      	ldr	r3, [pc, #12]	; (8002f50 <RCC_IRQHandler+0x14>)
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	4903      	ldr	r1, [pc, #12]	; (8002f54 <RCC_IRQHandler+0x18>)
 8002f46:	4618      	mov	r0, r3
 8002f48:	f7ff fac0 	bl	80024cc <dump_printf>
	while(1);
 8002f4c:	e7fe      	b.n	8002f4c <RCC_IRQHandler+0x10>
 8002f4e:	bf00      	nop
 8002f50:	200000a4 	.word	0x200000a4
 8002f54:	0800bdc0 	.word	0x0800bdc0

08002f58 <DMA1_Channel2_IRQHandler>:
	dump_printf(msg, "DMA1_Channel1");
	while(1);
}

__weak void DMA1_Channel2_IRQHandler(void)
{
 8002f58:	b580      	push	{r7, lr}
 8002f5a:	af00      	add	r7, sp, #0
	dump_printf(msg, "DMA1_Channel2");
 8002f5c:	4b03      	ldr	r3, [pc, #12]	; (8002f6c <DMA1_Channel2_IRQHandler+0x14>)
 8002f5e:	681b      	ldr	r3, [r3, #0]
 8002f60:	4903      	ldr	r1, [pc, #12]	; (8002f70 <DMA1_Channel2_IRQHandler+0x18>)
 8002f62:	4618      	mov	r0, r3
 8002f64:	f7ff fab2 	bl	80024cc <dump_printf>
	while(1);
 8002f68:	e7fe      	b.n	8002f68 <DMA1_Channel2_IRQHandler+0x10>
 8002f6a:	bf00      	nop
 8002f6c:	200000a4 	.word	0x200000a4
 8002f70:	0800bdfc 	.word	0x0800bdfc

08002f74 <DMA1_Channel3_IRQHandler>:
}

__weak void DMA1_Channel3_IRQHandler(void)
{
 8002f74:	b580      	push	{r7, lr}
 8002f76:	af00      	add	r7, sp, #0
	dump_printf(msg, "DMA1_Channel3");
 8002f78:	4b03      	ldr	r3, [pc, #12]	; (8002f88 <DMA1_Channel3_IRQHandler+0x14>)
 8002f7a:	681b      	ldr	r3, [r3, #0]
 8002f7c:	4903      	ldr	r1, [pc, #12]	; (8002f8c <DMA1_Channel3_IRQHandler+0x18>)
 8002f7e:	4618      	mov	r0, r3
 8002f80:	f7ff faa4 	bl	80024cc <dump_printf>
	while(1);
 8002f84:	e7fe      	b.n	8002f84 <DMA1_Channel3_IRQHandler+0x10>
 8002f86:	bf00      	nop
 8002f88:	200000a4 	.word	0x200000a4
 8002f8c:	0800be0c 	.word	0x0800be0c

08002f90 <DMA1_Channel4_IRQHandler>:
}

__weak void DMA1_Channel4_IRQHandler(void)
{
 8002f90:	b580      	push	{r7, lr}
 8002f92:	af00      	add	r7, sp, #0
	dump_printf(msg, "DMA1_Channel4");
 8002f94:	4b03      	ldr	r3, [pc, #12]	; (8002fa4 <DMA1_Channel4_IRQHandler+0x14>)
 8002f96:	681b      	ldr	r3, [r3, #0]
 8002f98:	4903      	ldr	r1, [pc, #12]	; (8002fa8 <DMA1_Channel4_IRQHandler+0x18>)
 8002f9a:	4618      	mov	r0, r3
 8002f9c:	f7ff fa96 	bl	80024cc <dump_printf>
	while(1);
 8002fa0:	e7fe      	b.n	8002fa0 <DMA1_Channel4_IRQHandler+0x10>
 8002fa2:	bf00      	nop
 8002fa4:	200000a4 	.word	0x200000a4
 8002fa8:	0800be1c 	.word	0x0800be1c

08002fac <DMA1_Channel5_IRQHandler>:
}

__weak void DMA1_Channel5_IRQHandler(void)
{
 8002fac:	b580      	push	{r7, lr}
 8002fae:	af00      	add	r7, sp, #0
	dump_printf(msg, "DMA1_Channel5");
 8002fb0:	4b03      	ldr	r3, [pc, #12]	; (8002fc0 <DMA1_Channel5_IRQHandler+0x14>)
 8002fb2:	681b      	ldr	r3, [r3, #0]
 8002fb4:	4903      	ldr	r1, [pc, #12]	; (8002fc4 <DMA1_Channel5_IRQHandler+0x18>)
 8002fb6:	4618      	mov	r0, r3
 8002fb8:	f7ff fa88 	bl	80024cc <dump_printf>
	while(1);
 8002fbc:	e7fe      	b.n	8002fbc <DMA1_Channel5_IRQHandler+0x10>
 8002fbe:	bf00      	nop
 8002fc0:	200000a4 	.word	0x200000a4
 8002fc4:	0800be2c 	.word	0x0800be2c

08002fc8 <DMA1_Channel6_IRQHandler>:
}

__weak void DMA1_Channel6_IRQHandler(void)
{
 8002fc8:	b580      	push	{r7, lr}
 8002fca:	af00      	add	r7, sp, #0
	dump_printf(msg, "DMA1_Channel6");
 8002fcc:	4b03      	ldr	r3, [pc, #12]	; (8002fdc <DMA1_Channel6_IRQHandler+0x14>)
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	4903      	ldr	r1, [pc, #12]	; (8002fe0 <DMA1_Channel6_IRQHandler+0x18>)
 8002fd2:	4618      	mov	r0, r3
 8002fd4:	f7ff fa7a 	bl	80024cc <dump_printf>
	while(1);
 8002fd8:	e7fe      	b.n	8002fd8 <DMA1_Channel6_IRQHandler+0x10>
 8002fda:	bf00      	nop
 8002fdc:	200000a4 	.word	0x200000a4
 8002fe0:	0800be3c 	.word	0x0800be3c

08002fe4 <DMA1_Channel7_IRQHandler>:
}

__weak void DMA1_Channel7_IRQHandler(void)
{
 8002fe4:	b580      	push	{r7, lr}
 8002fe6:	af00      	add	r7, sp, #0
	dump_printf(msg, "DMA1_Channel7");
 8002fe8:	4b03      	ldr	r3, [pc, #12]	; (8002ff8 <DMA1_Channel7_IRQHandler+0x14>)
 8002fea:	681b      	ldr	r3, [r3, #0]
 8002fec:	4903      	ldr	r1, [pc, #12]	; (8002ffc <DMA1_Channel7_IRQHandler+0x18>)
 8002fee:	4618      	mov	r0, r3
 8002ff0:	f7ff fa6c 	bl	80024cc <dump_printf>
	while(1);
 8002ff4:	e7fe      	b.n	8002ff4 <DMA1_Channel7_IRQHandler+0x10>
 8002ff6:	bf00      	nop
 8002ff8:	200000a4 	.word	0x200000a4
 8002ffc:	0800be4c 	.word	0x0800be4c

08003000 <ADC1_2_IRQHandler>:
}

__weak void ADC1_2_IRQHandler(void)
{
 8003000:	b580      	push	{r7, lr}
 8003002:	af00      	add	r7, sp, #0
	dump_printf(msg, "ADC1_2");
 8003004:	4b03      	ldr	r3, [pc, #12]	; (8003014 <ADC1_2_IRQHandler+0x14>)
 8003006:	681b      	ldr	r3, [r3, #0]
 8003008:	4903      	ldr	r1, [pc, #12]	; (8003018 <ADC1_2_IRQHandler+0x18>)
 800300a:	4618      	mov	r0, r3
 800300c:	f7ff fa5e 	bl	80024cc <dump_printf>
	while(1);
 8003010:	e7fe      	b.n	8003010 <ADC1_2_IRQHandler+0x10>
 8003012:	bf00      	nop
 8003014:	200000a4 	.word	0x200000a4
 8003018:	0800be5c 	.word	0x0800be5c

0800301c <USB_HP_CAN1_TX_IRQHandler>:
}

__weak void USB_HP_CAN1_TX_IRQHandler(void)
{
 800301c:	b580      	push	{r7, lr}
 800301e:	af00      	add	r7, sp, #0
	dump_printf(msg, "USB_HP_CAN1_TX");
 8003020:	4b03      	ldr	r3, [pc, #12]	; (8003030 <USB_HP_CAN1_TX_IRQHandler+0x14>)
 8003022:	681b      	ldr	r3, [r3, #0]
 8003024:	4903      	ldr	r1, [pc, #12]	; (8003034 <USB_HP_CAN1_TX_IRQHandler+0x18>)
 8003026:	4618      	mov	r0, r3
 8003028:	f7ff fa50 	bl	80024cc <dump_printf>
	while(1);
 800302c:	e7fe      	b.n	800302c <USB_HP_CAN1_TX_IRQHandler+0x10>
 800302e:	bf00      	nop
 8003030:	200000a4 	.word	0x200000a4
 8003034:	0800be64 	.word	0x0800be64

08003038 <USB_LP_CAN1_RX0_IRQHandler>:
}

__weak void USB_LP_CAN1_RX0_IRQHandler(void)
{
 8003038:	b580      	push	{r7, lr}
 800303a:	af00      	add	r7, sp, #0
	dump_printf(msg, "USB_LP_CAN1_RX0");
 800303c:	4b03      	ldr	r3, [pc, #12]	; (800304c <USB_LP_CAN1_RX0_IRQHandler+0x14>)
 800303e:	681b      	ldr	r3, [r3, #0]
 8003040:	4903      	ldr	r1, [pc, #12]	; (8003050 <USB_LP_CAN1_RX0_IRQHandler+0x18>)
 8003042:	4618      	mov	r0, r3
 8003044:	f7ff fa42 	bl	80024cc <dump_printf>
	while(1);
 8003048:	e7fe      	b.n	8003048 <USB_LP_CAN1_RX0_IRQHandler+0x10>
 800304a:	bf00      	nop
 800304c:	200000a4 	.word	0x200000a4
 8003050:	0800be74 	.word	0x0800be74

08003054 <CAN1_RX1_IRQHandler>:
}

__weak void CAN1_RX1_IRQHandler(void)
{
 8003054:	b580      	push	{r7, lr}
 8003056:	af00      	add	r7, sp, #0
	dump_printf(msg, "CAN1_RX1");
 8003058:	4b03      	ldr	r3, [pc, #12]	; (8003068 <CAN1_RX1_IRQHandler+0x14>)
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	4903      	ldr	r1, [pc, #12]	; (800306c <CAN1_RX1_IRQHandler+0x18>)
 800305e:	4618      	mov	r0, r3
 8003060:	f7ff fa34 	bl	80024cc <dump_printf>
	while(1);
 8003064:	e7fe      	b.n	8003064 <CAN1_RX1_IRQHandler+0x10>
 8003066:	bf00      	nop
 8003068:	200000a4 	.word	0x200000a4
 800306c:	0800be84 	.word	0x0800be84

08003070 <CAN1_SCE_IRQHandler>:
}

__weak void CAN1_SCE_IRQHandler(void)
{
 8003070:	b580      	push	{r7, lr}
 8003072:	af00      	add	r7, sp, #0
	dump_printf(msg, "CAN1_SCE");
 8003074:	4b03      	ldr	r3, [pc, #12]	; (8003084 <CAN1_SCE_IRQHandler+0x14>)
 8003076:	681b      	ldr	r3, [r3, #0]
 8003078:	4903      	ldr	r1, [pc, #12]	; (8003088 <CAN1_SCE_IRQHandler+0x18>)
 800307a:	4618      	mov	r0, r3
 800307c:	f7ff fa26 	bl	80024cc <dump_printf>
	while(1);
 8003080:	e7fe      	b.n	8003080 <CAN1_SCE_IRQHandler+0x10>
 8003082:	bf00      	nop
 8003084:	200000a4 	.word	0x200000a4
 8003088:	0800be90 	.word	0x0800be90

0800308c <TIM1_BRK_IRQHandler>:
	dump_printf(msg, "EXTI9_5");
	while(1);
}

__weak void TIM1_BRK_IRQHandler(void)
{
 800308c:	b580      	push	{r7, lr}
 800308e:	af00      	add	r7, sp, #0
	dump_printf(msg, "TIM1_BRK");
 8003090:	4b03      	ldr	r3, [pc, #12]	; (80030a0 <TIM1_BRK_IRQHandler+0x14>)
 8003092:	681b      	ldr	r3, [r3, #0]
 8003094:	4903      	ldr	r1, [pc, #12]	; (80030a4 <TIM1_BRK_IRQHandler+0x18>)
 8003096:	4618      	mov	r0, r3
 8003098:	f7ff fa18 	bl	80024cc <dump_printf>
	while(1);
 800309c:	e7fe      	b.n	800309c <TIM1_BRK_IRQHandler+0x10>
 800309e:	bf00      	nop
 80030a0:	200000a4 	.word	0x200000a4
 80030a4:	0800bea4 	.word	0x0800bea4

080030a8 <TIM1_TRG_COM_IRQHandler>:
	dump_printf(msg, "TIM1_UP");
	while(1);
}

__weak void TIM1_TRG_COM_IRQHandler(void)
{
 80030a8:	b580      	push	{r7, lr}
 80030aa:	af00      	add	r7, sp, #0
	dump_printf(msg, "TIM1_TRG_COM");
 80030ac:	4b03      	ldr	r3, [pc, #12]	; (80030bc <TIM1_TRG_COM_IRQHandler+0x14>)
 80030ae:	681b      	ldr	r3, [r3, #0]
 80030b0:	4903      	ldr	r1, [pc, #12]	; (80030c0 <TIM1_TRG_COM_IRQHandler+0x18>)
 80030b2:	4618      	mov	r0, r3
 80030b4:	f7ff fa0a 	bl	80024cc <dump_printf>
	while(1);
 80030b8:	e7fe      	b.n	80030b8 <TIM1_TRG_COM_IRQHandler+0x10>
 80030ba:	bf00      	nop
 80030bc:	200000a4 	.word	0x200000a4
 80030c0:	0800beb8 	.word	0x0800beb8

080030c4 <TIM1_CC_IRQHandler>:
}

__weak void TIM1_CC_IRQHandler(void)
{
 80030c4:	b580      	push	{r7, lr}
 80030c6:	af00      	add	r7, sp, #0
	dump_printf(msg, "TIM1_CC");
 80030c8:	4b03      	ldr	r3, [pc, #12]	; (80030d8 <TIM1_CC_IRQHandler+0x14>)
 80030ca:	681b      	ldr	r3, [r3, #0]
 80030cc:	4903      	ldr	r1, [pc, #12]	; (80030dc <TIM1_CC_IRQHandler+0x18>)
 80030ce:	4618      	mov	r0, r3
 80030d0:	f7ff f9fc 	bl	80024cc <dump_printf>
	while(1);
 80030d4:	e7fe      	b.n	80030d4 <TIM1_CC_IRQHandler+0x10>
 80030d6:	bf00      	nop
 80030d8:	200000a4 	.word	0x200000a4
 80030dc:	0800bec8 	.word	0x0800bec8

080030e0 <I2C1_EV_IRQHandler>:
	dump_printf(msg, "TIM4");
	while(1);
}

__weak void I2C1_EV_IRQHandler(void)
{
 80030e0:	b580      	push	{r7, lr}
 80030e2:	af00      	add	r7, sp, #0
	dump_printf(msg, "I2C1_EV");
 80030e4:	4b03      	ldr	r3, [pc, #12]	; (80030f4 <I2C1_EV_IRQHandler+0x14>)
 80030e6:	681b      	ldr	r3, [r3, #0]
 80030e8:	4903      	ldr	r1, [pc, #12]	; (80030f8 <I2C1_EV_IRQHandler+0x18>)
 80030ea:	4618      	mov	r0, r3
 80030ec:	f7ff f9ee 	bl	80024cc <dump_printf>
	while(1);
 80030f0:	e7fe      	b.n	80030f0 <I2C1_EV_IRQHandler+0x10>
 80030f2:	bf00      	nop
 80030f4:	200000a4 	.word	0x200000a4
 80030f8:	0800bee8 	.word	0x0800bee8

080030fc <I2C1_ER_IRQHandler>:
}

__weak void I2C1_ER_IRQHandler(void)
{
 80030fc:	b580      	push	{r7, lr}
 80030fe:	af00      	add	r7, sp, #0
	dump_printf(msg, "I2C1_ER");
 8003100:	4b03      	ldr	r3, [pc, #12]	; (8003110 <I2C1_ER_IRQHandler+0x14>)
 8003102:	681b      	ldr	r3, [r3, #0]
 8003104:	4903      	ldr	r1, [pc, #12]	; (8003114 <I2C1_ER_IRQHandler+0x18>)
 8003106:	4618      	mov	r0, r3
 8003108:	f7ff f9e0 	bl	80024cc <dump_printf>
	while(1);
 800310c:	e7fe      	b.n	800310c <I2C1_ER_IRQHandler+0x10>
 800310e:	bf00      	nop
 8003110:	200000a4 	.word	0x200000a4
 8003114:	0800bef0 	.word	0x0800bef0

08003118 <I2C2_EV_IRQHandler>:
}

__weak void I2C2_EV_IRQHandler(void)
{
 8003118:	b580      	push	{r7, lr}
 800311a:	af00      	add	r7, sp, #0
	dump_printf(msg, "I2C2_EV");
 800311c:	4b03      	ldr	r3, [pc, #12]	; (800312c <I2C2_EV_IRQHandler+0x14>)
 800311e:	681b      	ldr	r3, [r3, #0]
 8003120:	4903      	ldr	r1, [pc, #12]	; (8003130 <I2C2_EV_IRQHandler+0x18>)
 8003122:	4618      	mov	r0, r3
 8003124:	f7ff f9d2 	bl	80024cc <dump_printf>
	while(1);
 8003128:	e7fe      	b.n	8003128 <I2C2_EV_IRQHandler+0x10>
 800312a:	bf00      	nop
 800312c:	200000a4 	.word	0x200000a4
 8003130:	0800bef8 	.word	0x0800bef8

08003134 <I2C2_ER_IRQHandler>:
}

__weak void I2C2_ER_IRQHandler(void)
{
 8003134:	b580      	push	{r7, lr}
 8003136:	af00      	add	r7, sp, #0
	dump_printf(msg, "I2C2_ER");
 8003138:	4b03      	ldr	r3, [pc, #12]	; (8003148 <I2C2_ER_IRQHandler+0x14>)
 800313a:	681b      	ldr	r3, [r3, #0]
 800313c:	4903      	ldr	r1, [pc, #12]	; (800314c <I2C2_ER_IRQHandler+0x18>)
 800313e:	4618      	mov	r0, r3
 8003140:	f7ff f9c4 	bl	80024cc <dump_printf>
	while(1);
 8003144:	e7fe      	b.n	8003144 <I2C2_ER_IRQHandler+0x10>
 8003146:	bf00      	nop
 8003148:	200000a4 	.word	0x200000a4
 800314c:	0800bf00 	.word	0x0800bf00

08003150 <SPI1_IRQHandler>:
}

__weak void SPI1_IRQHandler(void)
{
 8003150:	b580      	push	{r7, lr}
 8003152:	af00      	add	r7, sp, #0
	dump_printf(msg, "SPI1");
 8003154:	4b03      	ldr	r3, [pc, #12]	; (8003164 <SPI1_IRQHandler+0x14>)
 8003156:	681b      	ldr	r3, [r3, #0]
 8003158:	4903      	ldr	r1, [pc, #12]	; (8003168 <SPI1_IRQHandler+0x18>)
 800315a:	4618      	mov	r0, r3
 800315c:	f7ff f9b6 	bl	80024cc <dump_printf>
	while(1);
 8003160:	e7fe      	b.n	8003160 <SPI1_IRQHandler+0x10>
 8003162:	bf00      	nop
 8003164:	200000a4 	.word	0x200000a4
 8003168:	0800bf08 	.word	0x0800bf08

0800316c <SPI2_IRQHandler>:
}

__weak void SPI2_IRQHandler(void)
{
 800316c:	b580      	push	{r7, lr}
 800316e:	af00      	add	r7, sp, #0
	dump_printf(msg, "SPI2");
 8003170:	4b03      	ldr	r3, [pc, #12]	; (8003180 <SPI2_IRQHandler+0x14>)
 8003172:	681b      	ldr	r3, [r3, #0]
 8003174:	4903      	ldr	r1, [pc, #12]	; (8003184 <SPI2_IRQHandler+0x18>)
 8003176:	4618      	mov	r0, r3
 8003178:	f7ff f9a8 	bl	80024cc <dump_printf>
	while(1);
 800317c:	e7fe      	b.n	800317c <SPI2_IRQHandler+0x10>
 800317e:	bf00      	nop
 8003180:	200000a4 	.word	0x200000a4
 8003184:	0800bf10 	.word	0x0800bf10

08003188 <EXTI15_10_IRQHandler>:
	dump_printf(msg, "USART3");
	while(1);
}

__weak void EXTI15_10_IRQHandler(void)
{
 8003188:	b580      	push	{r7, lr}
 800318a:	af00      	add	r7, sp, #0
	dump_printf(msg, "EXTI15_10");
 800318c:	4b03      	ldr	r3, [pc, #12]	; (800319c <EXTI15_10_IRQHandler+0x14>)
 800318e:	681b      	ldr	r3, [r3, #0]
 8003190:	4903      	ldr	r1, [pc, #12]	; (80031a0 <EXTI15_10_IRQHandler+0x18>)
 8003192:	4618      	mov	r0, r3
 8003194:	f7ff f99a 	bl	80024cc <dump_printf>
	while(1);
 8003198:	e7fe      	b.n	8003198 <EXTI15_10_IRQHandler+0x10>
 800319a:	bf00      	nop
 800319c:	200000a4 	.word	0x200000a4
 80031a0:	0800bf30 	.word	0x0800bf30

080031a4 <RTC_Alarm_IRQHandler>:
}

__weak void RTC_Alarm_IRQHandler(void)
{
 80031a4:	b580      	push	{r7, lr}
 80031a6:	af00      	add	r7, sp, #0
	dump_printf(msg, "RTC_Alarm");
 80031a8:	4b03      	ldr	r3, [pc, #12]	; (80031b8 <RTC_Alarm_IRQHandler+0x14>)
 80031aa:	681b      	ldr	r3, [r3, #0]
 80031ac:	4903      	ldr	r1, [pc, #12]	; (80031bc <RTC_Alarm_IRQHandler+0x18>)
 80031ae:	4618      	mov	r0, r3
 80031b0:	f7ff f98c 	bl	80024cc <dump_printf>
	while(1);
 80031b4:	e7fe      	b.n	80031b4 <RTC_Alarm_IRQHandler+0x10>
 80031b6:	bf00      	nop
 80031b8:	200000a4 	.word	0x200000a4
 80031bc:	0800bf3c 	.word	0x0800bf3c

080031c0 <USBWakeUp_IRQHandler>:
}

__weak void USBWakeUp_IRQHandler(void)
{
 80031c0:	b580      	push	{r7, lr}
 80031c2:	af00      	add	r7, sp, #0
	dump_printf(msg, "USBWakeUp");
 80031c4:	4b03      	ldr	r3, [pc, #12]	; (80031d4 <USBWakeUp_IRQHandler+0x14>)
 80031c6:	681b      	ldr	r3, [r3, #0]
 80031c8:	4903      	ldr	r1, [pc, #12]	; (80031d8 <USBWakeUp_IRQHandler+0x18>)
 80031ca:	4618      	mov	r0, r3
 80031cc:	f7ff f97e 	bl	80024cc <dump_printf>
}
 80031d0:	bf00      	nop
 80031d2:	bd80      	pop	{r7, pc}
 80031d4:	200000a4 	.word	0x200000a4
 80031d8:	0800bf48 	.word	0x0800bf48

080031dc <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80031dc:	b480      	push	{r7}
 80031de:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 80031e0:	4b15      	ldr	r3, [pc, #84]	; (8003238 <SystemInit+0x5c>)
 80031e2:	681b      	ldr	r3, [r3, #0]
 80031e4:	4a14      	ldr	r2, [pc, #80]	; (8003238 <SystemInit+0x5c>)
 80031e6:	f043 0301 	orr.w	r3, r3, #1
 80031ea:	6013      	str	r3, [r2, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= (uint32_t)0xF8FF0000;
 80031ec:	4b12      	ldr	r3, [pc, #72]	; (8003238 <SystemInit+0x5c>)
 80031ee:	685a      	ldr	r2, [r3, #4]
 80031f0:	4911      	ldr	r1, [pc, #68]	; (8003238 <SystemInit+0x5c>)
 80031f2:	4b12      	ldr	r3, [pc, #72]	; (800323c <SystemInit+0x60>)
 80031f4:	4013      	ands	r3, r2
 80031f6:	604b      	str	r3, [r1, #4]
#else
  RCC->CFGR &= (uint32_t)0xF0FF0000;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 80031f8:	4b0f      	ldr	r3, [pc, #60]	; (8003238 <SystemInit+0x5c>)
 80031fa:	681b      	ldr	r3, [r3, #0]
 80031fc:	4a0e      	ldr	r2, [pc, #56]	; (8003238 <SystemInit+0x5c>)
 80031fe:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8003202:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003206:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8003208:	4b0b      	ldr	r3, [pc, #44]	; (8003238 <SystemInit+0x5c>)
 800320a:	681b      	ldr	r3, [r3, #0]
 800320c:	4a0a      	ldr	r2, [pc, #40]	; (8003238 <SystemInit+0x5c>)
 800320e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003212:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= (uint32_t)0xFF80FFFF;
 8003214:	4b08      	ldr	r3, [pc, #32]	; (8003238 <SystemInit+0x5c>)
 8003216:	685b      	ldr	r3, [r3, #4]
 8003218:	4a07      	ldr	r2, [pc, #28]	; (8003238 <SystemInit+0x5c>)
 800321a:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 800321e:	6053      	str	r3, [r2, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000;
 8003220:	4b05      	ldr	r3, [pc, #20]	; (8003238 <SystemInit+0x5c>)
 8003222:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 8003226:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 8003228:	4b05      	ldr	r3, [pc, #20]	; (8003240 <SystemInit+0x64>)
 800322a:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800322e:	609a      	str	r2, [r3, #8]
#endif 
}
 8003230:	bf00      	nop
 8003232:	46bd      	mov	sp, r7
 8003234:	bc80      	pop	{r7}
 8003236:	4770      	bx	lr
 8003238:	40021000 	.word	0x40021000
 800323c:	f8ff0000 	.word	0xf8ff0000
 8003240:	e000ed00 	.word	0xe000ed00

08003244 <SystemCoreClockUpdate>:
  *           value for HSE crystal.
  * @param  None
  * @retval None
  */
void SystemCoreClockUpdate (void)
{
 8003244:	b480      	push	{r7}
 8003246:	b085      	sub	sp, #20
 8003248:	af00      	add	r7, sp, #0
  uint32_t tmp = 0, pllmull = 0, pllsource = 0;
 800324a:	2300      	movs	r3, #0
 800324c:	60fb      	str	r3, [r7, #12]
 800324e:	2300      	movs	r3, #0
 8003250:	60bb      	str	r3, [r7, #8]
 8003252:	2300      	movs	r3, #0
 8003254:	607b      	str	r3, [r7, #4]
#if defined(STM32F100xB) || defined(STM32F100xE)
  uint32_t prediv1factor = 0;
#endif /* STM32F100xB or STM32F100xE */
    
  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 8003256:	4b2f      	ldr	r3, [pc, #188]	; (8003314 <SystemCoreClockUpdate+0xd0>)
 8003258:	685b      	ldr	r3, [r3, #4]
 800325a:	f003 030c 	and.w	r3, r3, #12
 800325e:	60fb      	str	r3, [r7, #12]
  
  switch (tmp)
 8003260:	68fb      	ldr	r3, [r7, #12]
 8003262:	2b08      	cmp	r3, #8
 8003264:	d011      	beq.n	800328a <SystemCoreClockUpdate+0x46>
 8003266:	68fb      	ldr	r3, [r7, #12]
 8003268:	2b08      	cmp	r3, #8
 800326a:	d83a      	bhi.n	80032e2 <SystemCoreClockUpdate+0x9e>
 800326c:	68fb      	ldr	r3, [r7, #12]
 800326e:	2b00      	cmp	r3, #0
 8003270:	d003      	beq.n	800327a <SystemCoreClockUpdate+0x36>
 8003272:	68fb      	ldr	r3, [r7, #12]
 8003274:	2b04      	cmp	r3, #4
 8003276:	d004      	beq.n	8003282 <SystemCoreClockUpdate+0x3e>
 8003278:	e033      	b.n	80032e2 <SystemCoreClockUpdate+0x9e>
  {
    case 0x00:  /* HSI used as system clock */
      SystemCoreClock = HSI_VALUE;
 800327a:	4b27      	ldr	r3, [pc, #156]	; (8003318 <SystemCoreClockUpdate+0xd4>)
 800327c:	4a27      	ldr	r2, [pc, #156]	; (800331c <SystemCoreClockUpdate+0xd8>)
 800327e:	601a      	str	r2, [r3, #0]
      break;
 8003280:	e033      	b.n	80032ea <SystemCoreClockUpdate+0xa6>
    case 0x04:  /* HSE used as system clock */
      SystemCoreClock = HSE_VALUE;
 8003282:	4b25      	ldr	r3, [pc, #148]	; (8003318 <SystemCoreClockUpdate+0xd4>)
 8003284:	4a25      	ldr	r2, [pc, #148]	; (800331c <SystemCoreClockUpdate+0xd8>)
 8003286:	601a      	str	r2, [r3, #0]
      break;
 8003288:	e02f      	b.n	80032ea <SystemCoreClockUpdate+0xa6>
    case 0x08:  /* PLL used as system clock */

      /* Get PLL clock source and multiplication factor ----------------------*/
      pllmull = RCC->CFGR & RCC_CFGR_PLLMULL;
 800328a:	4b22      	ldr	r3, [pc, #136]	; (8003314 <SystemCoreClockUpdate+0xd0>)
 800328c:	685b      	ldr	r3, [r3, #4]
 800328e:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 8003292:	60bb      	str	r3, [r7, #8]
      pllsource = RCC->CFGR & RCC_CFGR_PLLSRC;
 8003294:	4b1f      	ldr	r3, [pc, #124]	; (8003314 <SystemCoreClockUpdate+0xd0>)
 8003296:	685b      	ldr	r3, [r3, #4]
 8003298:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800329c:	607b      	str	r3, [r7, #4]
      
#if !defined(STM32F105xC) && !defined(STM32F107xC)      
      pllmull = ( pllmull >> 18) + 2;
 800329e:	68bb      	ldr	r3, [r7, #8]
 80032a0:	0c9b      	lsrs	r3, r3, #18
 80032a2:	3302      	adds	r3, #2
 80032a4:	60bb      	str	r3, [r7, #8]
      
      if (pllsource == 0x00)
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	2b00      	cmp	r3, #0
 80032aa:	d106      	bne.n	80032ba <SystemCoreClockUpdate+0x76>
      {
        /* HSI oscillator clock divided by 2 selected as PLL clock entry */
        SystemCoreClock = (HSI_VALUE >> 1) * pllmull;
 80032ac:	68bb      	ldr	r3, [r7, #8]
 80032ae:	4a1c      	ldr	r2, [pc, #112]	; (8003320 <SystemCoreClockUpdate+0xdc>)
 80032b0:	fb02 f303 	mul.w	r3, r2, r3
 80032b4:	4a18      	ldr	r2, [pc, #96]	; (8003318 <SystemCoreClockUpdate+0xd4>)
 80032b6:	6013      	str	r3, [r2, #0]
          pll2mull = ((RCC->CFGR2 & RCC_CFGR2_PLL2MUL) >> 8 ) + 2; 
          SystemCoreClock = (((HSE_VALUE / prediv2factor) * pll2mull) / prediv1factor) * pllmull;                         
        }
      }
#endif /* STM32F105xC */ 
      break;
 80032b8:	e017      	b.n	80032ea <SystemCoreClockUpdate+0xa6>
        if ((RCC->CFGR & RCC_CFGR_PLLXTPRE) != (uint32_t)RESET)
 80032ba:	4b16      	ldr	r3, [pc, #88]	; (8003314 <SystemCoreClockUpdate+0xd0>)
 80032bc:	685b      	ldr	r3, [r3, #4]
 80032be:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80032c2:	2b00      	cmp	r3, #0
 80032c4:	d006      	beq.n	80032d4 <SystemCoreClockUpdate+0x90>
          SystemCoreClock = (HSE_VALUE >> 1) * pllmull;
 80032c6:	68bb      	ldr	r3, [r7, #8]
 80032c8:	4a15      	ldr	r2, [pc, #84]	; (8003320 <SystemCoreClockUpdate+0xdc>)
 80032ca:	fb02 f303 	mul.w	r3, r2, r3
 80032ce:	4a12      	ldr	r2, [pc, #72]	; (8003318 <SystemCoreClockUpdate+0xd4>)
 80032d0:	6013      	str	r3, [r2, #0]
      break;
 80032d2:	e00a      	b.n	80032ea <SystemCoreClockUpdate+0xa6>
          SystemCoreClock = HSE_VALUE * pllmull;
 80032d4:	68bb      	ldr	r3, [r7, #8]
 80032d6:	4a11      	ldr	r2, [pc, #68]	; (800331c <SystemCoreClockUpdate+0xd8>)
 80032d8:	fb02 f303 	mul.w	r3, r2, r3
 80032dc:	4a0e      	ldr	r2, [pc, #56]	; (8003318 <SystemCoreClockUpdate+0xd4>)
 80032de:	6013      	str	r3, [r2, #0]
      break;
 80032e0:	e003      	b.n	80032ea <SystemCoreClockUpdate+0xa6>

    default:
      SystemCoreClock = HSI_VALUE;
 80032e2:	4b0d      	ldr	r3, [pc, #52]	; (8003318 <SystemCoreClockUpdate+0xd4>)
 80032e4:	4a0d      	ldr	r2, [pc, #52]	; (800331c <SystemCoreClockUpdate+0xd8>)
 80032e6:	601a      	str	r2, [r3, #0]
      break;
 80032e8:	bf00      	nop
  }
  
  /* Compute HCLK clock frequency ----------------*/
  /* Get HCLK prescaler */
  tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4)];
 80032ea:	4b0a      	ldr	r3, [pc, #40]	; (8003314 <SystemCoreClockUpdate+0xd0>)
 80032ec:	685b      	ldr	r3, [r3, #4]
 80032ee:	091b      	lsrs	r3, r3, #4
 80032f0:	f003 030f 	and.w	r3, r3, #15
 80032f4:	4a0b      	ldr	r2, [pc, #44]	; (8003324 <SystemCoreClockUpdate+0xe0>)
 80032f6:	5cd3      	ldrb	r3, [r2, r3]
 80032f8:	60fb      	str	r3, [r7, #12]
  /* HCLK clock frequency */
  SystemCoreClock >>= tmp;  
 80032fa:	4b07      	ldr	r3, [pc, #28]	; (8003318 <SystemCoreClockUpdate+0xd4>)
 80032fc:	681a      	ldr	r2, [r3, #0]
 80032fe:	68fb      	ldr	r3, [r7, #12]
 8003300:	fa22 f303 	lsr.w	r3, r2, r3
 8003304:	4a04      	ldr	r2, [pc, #16]	; (8003318 <SystemCoreClockUpdate+0xd4>)
 8003306:	6013      	str	r3, [r2, #0]
}
 8003308:	bf00      	nop
 800330a:	3714      	adds	r7, #20
 800330c:	46bd      	mov	sp, r7
 800330e:	bc80      	pop	{r7}
 8003310:	4770      	bx	lr
 8003312:	bf00      	nop
 8003314:	40021000 	.word	0x40021000
 8003318:	200000a8 	.word	0x200000a8
 800331c:	007a1200 	.word	0x007a1200
 8003320:	003d0900 	.word	0x003d0900
 8003324:	0800bf6c 	.word	0x0800bf6c

08003328 <Systick_init>:
//Tableau de pointeurs sur fonctions qui doivent tre appeles priodiquement (1ms) par l'IT systick.
static callback_fun_t callback_functions[MAX_CALLBACK_FUNCTION_NB];
static bool_e initialized = FALSE;

void Systick_init(void)
{
 8003328:	b580      	push	{r7, lr}
 800332a:	b082      	sub	sp, #8
 800332c:	af00      	add	r7, sp, #0
	uint8_t i;
	for(i = 0; i<MAX_CALLBACK_FUNCTION_NB; i++)
 800332e:	2300      	movs	r3, #0
 8003330:	71fb      	strb	r3, [r7, #7]
 8003332:	e007      	b.n	8003344 <Systick_init+0x1c>
		callback_functions[i] = NULL;
 8003334:	79fb      	ldrb	r3, [r7, #7]
 8003336:	4a0b      	ldr	r2, [pc, #44]	; (8003364 <Systick_init+0x3c>)
 8003338:	2100      	movs	r1, #0
 800333a:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	for(i = 0; i<MAX_CALLBACK_FUNCTION_NB; i++)
 800333e:	79fb      	ldrb	r3, [r7, #7]
 8003340:	3301      	adds	r3, #1
 8003342:	71fb      	strb	r3, [r7, #7]
 8003344:	79fb      	ldrb	r3, [r7, #7]
 8003346:	2b0f      	cmp	r3, #15
 8003348:	d9f4      	bls.n	8003334 <Systick_init+0xc>
	HAL_NVIC_SetPriority(SysTick_IRQn , 0,  0);
 800334a:	2200      	movs	r2, #0
 800334c:	2100      	movs	r1, #0
 800334e:	f04f 30ff 	mov.w	r0, #4294967295
 8003352:	f000 fd82 	bl	8003e5a <HAL_NVIC_SetPriority>
	initialized = TRUE;
 8003356:	4b04      	ldr	r3, [pc, #16]	; (8003368 <Systick_init+0x40>)
 8003358:	2201      	movs	r2, #1
 800335a:	601a      	str	r2, [r3, #0]
}
 800335c:	bf00      	nop
 800335e:	3708      	adds	r7, #8
 8003360:	46bd      	mov	sp, r7
 8003362:	bd80      	pop	{r7, pc}
 8003364:	20000f44 	.word	0x20000f44
 8003368:	20000f84 	.word	0x20000f84

0800336c <SysTick_Handler>:

//Routine d'interruption appele automatiquement  chaque ms.
void SysTick_Handler(void)
{
 800336c:	b580      	push	{r7, lr}
 800336e:	b082      	sub	sp, #8
 8003370:	af00      	add	r7, sp, #0
	//On se doit de faire appel aux deux fonctions de la HAL...
	HAL_IncTick();
 8003372:	f000 f895 	bl	80034a0 <HAL_IncTick>
	HAL_SYSTICK_IRQHandler();
 8003376:	f000 fda6 	bl	8003ec6 <HAL_SYSTICK_IRQHandler>

	if(!initialized)
 800337a:	4b0f      	ldr	r3, [pc, #60]	; (80033b8 <SysTick_Handler+0x4c>)
 800337c:	681b      	ldr	r3, [r3, #0]
 800337e:	2b00      	cmp	r3, #0
 8003380:	d101      	bne.n	8003386 <SysTick_Handler+0x1a>
		Systick_init();
 8003382:	f7ff ffd1 	bl	8003328 <Systick_init>

	uint8_t i;
	for(i = 0; i<MAX_CALLBACK_FUNCTION_NB; i++)
 8003386:	2300      	movs	r3, #0
 8003388:	71fb      	strb	r3, [r7, #7]
 800338a:	e00d      	b.n	80033a8 <SysTick_Handler+0x3c>
	{
		if(callback_functions[i])
 800338c:	79fb      	ldrb	r3, [r7, #7]
 800338e:	4a0b      	ldr	r2, [pc, #44]	; (80033bc <SysTick_Handler+0x50>)
 8003390:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003394:	2b00      	cmp	r3, #0
 8003396:	d004      	beq.n	80033a2 <SysTick_Handler+0x36>
			(*callback_functions[i])();		//Appels des fonctions.
 8003398:	79fb      	ldrb	r3, [r7, #7]
 800339a:	4a08      	ldr	r2, [pc, #32]	; (80033bc <SysTick_Handler+0x50>)
 800339c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80033a0:	4798      	blx	r3
	for(i = 0; i<MAX_CALLBACK_FUNCTION_NB; i++)
 80033a2:	79fb      	ldrb	r3, [r7, #7]
 80033a4:	3301      	adds	r3, #1
 80033a6:	71fb      	strb	r3, [r7, #7]
 80033a8:	79fb      	ldrb	r3, [r7, #7]
 80033aa:	2b0f      	cmp	r3, #15
 80033ac:	d9ee      	bls.n	800338c <SysTick_Handler+0x20>
	}
}
 80033ae:	bf00      	nop
 80033b0:	bf00      	nop
 80033b2:	3708      	adds	r7, #8
 80033b4:	46bd      	mov	sp, r7
 80033b6:	bd80      	pop	{r7, pc}
 80033b8:	20000f84 	.word	0x20000f84
 80033bc:	20000f44 	.word	0x20000f44

080033c0 <Systick_add_callback_function>:

//Ajout d'une fonction callback dans le tableau, si une place est disponible
bool_e Systick_add_callback_function(callback_fun_t func)
{
 80033c0:	b580      	push	{r7, lr}
 80033c2:	b084      	sub	sp, #16
 80033c4:	af00      	add	r7, sp, #0
 80033c6:	6078      	str	r0, [r7, #4]
	uint8_t i;
	if(!initialized)
 80033c8:	4b10      	ldr	r3, [pc, #64]	; (800340c <Systick_add_callback_function+0x4c>)
 80033ca:	681b      	ldr	r3, [r3, #0]
 80033cc:	2b00      	cmp	r3, #0
 80033ce:	d101      	bne.n	80033d4 <Systick_add_callback_function+0x14>
		Systick_init();
 80033d0:	f7ff ffaa 	bl	8003328 <Systick_init>

	for(i = 0; i<MAX_CALLBACK_FUNCTION_NB; i++)
 80033d4:	2300      	movs	r3, #0
 80033d6:	73fb      	strb	r3, [r7, #15]
 80033d8:	e00f      	b.n	80033fa <Systick_add_callback_function+0x3a>
	{
		if(!callback_functions[i])	//On a trouv une place libre ?
 80033da:	7bfb      	ldrb	r3, [r7, #15]
 80033dc:	4a0c      	ldr	r2, [pc, #48]	; (8003410 <Systick_add_callback_function+0x50>)
 80033de:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80033e2:	2b00      	cmp	r3, #0
 80033e4:	d106      	bne.n	80033f4 <Systick_add_callback_function+0x34>
		{
			callback_functions[i] = func;
 80033e6:	7bfb      	ldrb	r3, [r7, #15]
 80033e8:	4909      	ldr	r1, [pc, #36]	; (8003410 <Systick_add_callback_function+0x50>)
 80033ea:	687a      	ldr	r2, [r7, #4]
 80033ec:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
			return TRUE;
 80033f0:	2301      	movs	r3, #1
 80033f2:	e006      	b.n	8003402 <Systick_add_callback_function+0x42>
	for(i = 0; i<MAX_CALLBACK_FUNCTION_NB; i++)
 80033f4:	7bfb      	ldrb	r3, [r7, #15]
 80033f6:	3301      	adds	r3, #1
 80033f8:	73fb      	strb	r3, [r7, #15]
 80033fa:	7bfb      	ldrb	r3, [r7, #15]
 80033fc:	2b0f      	cmp	r3, #15
 80033fe:	d9ec      	bls.n	80033da <Systick_add_callback_function+0x1a>
		}
	}
	return FALSE;	//Pas de place libre !
 8003400:	2300      	movs	r3, #0

}
 8003402:	4618      	mov	r0, r3
 8003404:	3710      	adds	r7, #16
 8003406:	46bd      	mov	sp, r7
 8003408:	bd80      	pop	{r7, pc}
 800340a:	bf00      	nop
 800340c:	20000f84 	.word	0x20000f84
 8003410:	20000f44 	.word	0x20000f44

08003414 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003414:	b580      	push	{r7, lr}
 8003416:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003418:	4b08      	ldr	r3, [pc, #32]	; (800343c <HAL_Init+0x28>)
 800341a:	681b      	ldr	r3, [r3, #0]
 800341c:	4a07      	ldr	r2, [pc, #28]	; (800343c <HAL_Init+0x28>)
 800341e:	f043 0310 	orr.w	r3, r3, #16
 8003422:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003424:	2003      	movs	r0, #3
 8003426:	f000 fd0d 	bl	8003e44 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800342a:	200f      	movs	r0, #15
 800342c:	f000 f808 	bl	8003440 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003430:	f7fe ff00 	bl	8002234 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003434:	2300      	movs	r3, #0
}
 8003436:	4618      	mov	r0, r3
 8003438:	bd80      	pop	{r7, pc}
 800343a:	bf00      	nop
 800343c:	40022000 	.word	0x40022000

08003440 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003440:	b580      	push	{r7, lr}
 8003442:	b082      	sub	sp, #8
 8003444:	af00      	add	r7, sp, #0
 8003446:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003448:	4b12      	ldr	r3, [pc, #72]	; (8003494 <HAL_InitTick+0x54>)
 800344a:	681a      	ldr	r2, [r3, #0]
 800344c:	4b12      	ldr	r3, [pc, #72]	; (8003498 <HAL_InitTick+0x58>)
 800344e:	781b      	ldrb	r3, [r3, #0]
 8003450:	4619      	mov	r1, r3
 8003452:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003456:	fbb3 f3f1 	udiv	r3, r3, r1
 800345a:	fbb2 f3f3 	udiv	r3, r2, r3
 800345e:	4618      	mov	r0, r3
 8003460:	f000 fd25 	bl	8003eae <HAL_SYSTICK_Config>
 8003464:	4603      	mov	r3, r0
 8003466:	2b00      	cmp	r3, #0
 8003468:	d001      	beq.n	800346e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800346a:	2301      	movs	r3, #1
 800346c:	e00e      	b.n	800348c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	2b0f      	cmp	r3, #15
 8003472:	d80a      	bhi.n	800348a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003474:	2200      	movs	r2, #0
 8003476:	6879      	ldr	r1, [r7, #4]
 8003478:	f04f 30ff 	mov.w	r0, #4294967295
 800347c:	f000 fced 	bl	8003e5a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003480:	4a06      	ldr	r2, [pc, #24]	; (800349c <HAL_InitTick+0x5c>)
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8003486:	2300      	movs	r3, #0
 8003488:	e000      	b.n	800348c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800348a:	2301      	movs	r3, #1
}
 800348c:	4618      	mov	r0, r3
 800348e:	3708      	adds	r7, #8
 8003490:	46bd      	mov	sp, r7
 8003492:	bd80      	pop	{r7, pc}
 8003494:	200000a8 	.word	0x200000a8
 8003498:	200000b0 	.word	0x200000b0
 800349c:	200000ac 	.word	0x200000ac

080034a0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80034a0:	b480      	push	{r7}
 80034a2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80034a4:	4b05      	ldr	r3, [pc, #20]	; (80034bc <HAL_IncTick+0x1c>)
 80034a6:	781b      	ldrb	r3, [r3, #0]
 80034a8:	461a      	mov	r2, r3
 80034aa:	4b05      	ldr	r3, [pc, #20]	; (80034c0 <HAL_IncTick+0x20>)
 80034ac:	681b      	ldr	r3, [r3, #0]
 80034ae:	4413      	add	r3, r2
 80034b0:	4a03      	ldr	r2, [pc, #12]	; (80034c0 <HAL_IncTick+0x20>)
 80034b2:	6013      	str	r3, [r2, #0]
}
 80034b4:	bf00      	nop
 80034b6:	46bd      	mov	sp, r7
 80034b8:	bc80      	pop	{r7}
 80034ba:	4770      	bx	lr
 80034bc:	200000b0 	.word	0x200000b0
 80034c0:	200010b0 	.word	0x200010b0

080034c4 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80034c4:	b480      	push	{r7}
 80034c6:	af00      	add	r7, sp, #0
  return uwTick;
 80034c8:	4b02      	ldr	r3, [pc, #8]	; (80034d4 <HAL_GetTick+0x10>)
 80034ca:	681b      	ldr	r3, [r3, #0]
}
 80034cc:	4618      	mov	r0, r3
 80034ce:	46bd      	mov	sp, r7
 80034d0:	bc80      	pop	{r7}
 80034d2:	4770      	bx	lr
 80034d4:	200010b0 	.word	0x200010b0

080034d8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80034d8:	b580      	push	{r7, lr}
 80034da:	b084      	sub	sp, #16
 80034dc:	af00      	add	r7, sp, #0
 80034de:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80034e0:	f7ff fff0 	bl	80034c4 <HAL_GetTick>
 80034e4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80034ea:	68fb      	ldr	r3, [r7, #12]
 80034ec:	f1b3 3fff 	cmp.w	r3, #4294967295
 80034f0:	d005      	beq.n	80034fe <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80034f2:	4b0a      	ldr	r3, [pc, #40]	; (800351c <HAL_Delay+0x44>)
 80034f4:	781b      	ldrb	r3, [r3, #0]
 80034f6:	461a      	mov	r2, r3
 80034f8:	68fb      	ldr	r3, [r7, #12]
 80034fa:	4413      	add	r3, r2
 80034fc:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80034fe:	bf00      	nop
 8003500:	f7ff ffe0 	bl	80034c4 <HAL_GetTick>
 8003504:	4602      	mov	r2, r0
 8003506:	68bb      	ldr	r3, [r7, #8]
 8003508:	1ad3      	subs	r3, r2, r3
 800350a:	68fa      	ldr	r2, [r7, #12]
 800350c:	429a      	cmp	r2, r3
 800350e:	d8f7      	bhi.n	8003500 <HAL_Delay+0x28>
  {
  }
}
 8003510:	bf00      	nop
 8003512:	bf00      	nop
 8003514:	3710      	adds	r7, #16
 8003516:	46bd      	mov	sp, r7
 8003518:	bd80      	pop	{r7, pc}
 800351a:	bf00      	nop
 800351c:	200000b0 	.word	0x200000b0

08003520 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8003520:	b580      	push	{r7, lr}
 8003522:	b086      	sub	sp, #24
 8003524:	af00      	add	r7, sp, #0
 8003526:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003528:	2300      	movs	r3, #0
 800352a:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 800352c:	2300      	movs	r3, #0
 800352e:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8003530:	2300      	movs	r3, #0
 8003532:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8003534:	2300      	movs	r3, #0
 8003536:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	2b00      	cmp	r3, #0
 800353c:	d101      	bne.n	8003542 <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 800353e:	2301      	movs	r3, #1
 8003540:	e0be      	b.n	80036c0 <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	689b      	ldr	r3, [r3, #8]
 8003546:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800354c:	2b00      	cmp	r3, #0
 800354e:	d109      	bne.n	8003564 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	2200      	movs	r2, #0
 8003554:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	2200      	movs	r2, #0
 800355a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800355e:	6878      	ldr	r0, [r7, #4]
 8003560:	f000 f8b6 	bl	80036d0 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8003564:	6878      	ldr	r0, [r7, #4]
 8003566:	f000 fb01 	bl	8003b6c <ADC_ConversionStop_Disable>
 800356a:	4603      	mov	r3, r0
 800356c:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003572:	f003 0310 	and.w	r3, r3, #16
 8003576:	2b00      	cmp	r3, #0
 8003578:	f040 8099 	bne.w	80036ae <HAL_ADC_Init+0x18e>
 800357c:	7dfb      	ldrb	r3, [r7, #23]
 800357e:	2b00      	cmp	r3, #0
 8003580:	f040 8095 	bne.w	80036ae <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003588:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 800358c:	f023 0302 	bic.w	r3, r3, #2
 8003590:	f043 0202 	orr.w	r2, r3, #2
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	629a      	str	r2, [r3, #40]	; 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                               |
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv) |
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                               |
 80035a0:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS(hadc->Init.ContinuousConvMode)   );
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	68db      	ldr	r3, [r3, #12]
 80035a6:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv) |
 80035a8:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                               |
 80035aa:	68ba      	ldr	r2, [r7, #8]
 80035ac:	4313      	orrs	r3, r2
 80035ae:	60bb      	str	r3, [r7, #8]
    
    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	689b      	ldr	r3, [r3, #8]
 80035b4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80035b8:	d003      	beq.n	80035c2 <HAL_ADC_Init+0xa2>
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	689b      	ldr	r3, [r3, #8]
 80035be:	2b01      	cmp	r3, #1
 80035c0:	d102      	bne.n	80035c8 <HAL_ADC_Init+0xa8>
 80035c2:	f44f 7380 	mov.w	r3, #256	; 0x100
 80035c6:	e000      	b.n	80035ca <HAL_ADC_Init+0xaa>
 80035c8:	2300      	movs	r3, #0
 80035ca:	693a      	ldr	r2, [r7, #16]
 80035cc:	4313      	orrs	r3, r2
 80035ce:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	695b      	ldr	r3, [r3, #20]
 80035d4:	2b01      	cmp	r3, #1
 80035d6:	d119      	bne.n	800360c <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	68db      	ldr	r3, [r3, #12]
 80035dc:	2b00      	cmp	r3, #0
 80035de:	d109      	bne.n	80035f4 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	699b      	ldr	r3, [r3, #24]
 80035e4:	3b01      	subs	r3, #1
 80035e6:	035a      	lsls	r2, r3, #13
 80035e8:	693b      	ldr	r3, [r7, #16]
 80035ea:	4313      	orrs	r3, r2
 80035ec:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80035f0:	613b      	str	r3, [r7, #16]
 80035f2:	e00b      	b.n	800360c <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80035f8:	f043 0220 	orr.w	r2, r3, #32
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003604:	f043 0201 	orr.w	r2, r3, #1
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	62da      	str	r2, [r3, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	681b      	ldr	r3, [r3, #0]
 8003610:	685b      	ldr	r3, [r3, #4]
 8003612:	f423 4169 	bic.w	r1, r3, #59648	; 0xe900
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	681b      	ldr	r3, [r3, #0]
 800361a:	693a      	ldr	r2, [r7, #16]
 800361c:	430a      	orrs	r2, r1
 800361e:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	681b      	ldr	r3, [r3, #0]
 8003624:	689a      	ldr	r2, [r3, #8]
 8003626:	4b28      	ldr	r3, [pc, #160]	; (80036c8 <HAL_ADC_Init+0x1a8>)
 8003628:	4013      	ands	r3, r2
 800362a:	687a      	ldr	r2, [r7, #4]
 800362c:	6812      	ldr	r2, [r2, #0]
 800362e:	68b9      	ldr	r1, [r7, #8]
 8003630:	430b      	orrs	r3, r1
 8003632:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	689b      	ldr	r3, [r3, #8]
 8003638:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800363c:	d003      	beq.n	8003646 <HAL_ADC_Init+0x126>
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	689b      	ldr	r3, [r3, #8]
 8003642:	2b01      	cmp	r3, #1
 8003644:	d104      	bne.n	8003650 <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	691b      	ldr	r3, [r3, #16]
 800364a:	3b01      	subs	r3, #1
 800364c:	051b      	lsls	r3, r3, #20
 800364e:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	681b      	ldr	r3, [r3, #0]
 8003654:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003656:	f423 0170 	bic.w	r1, r3, #15728640	; 0xf00000
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	681b      	ldr	r3, [r3, #0]
 800365e:	68fa      	ldr	r2, [r7, #12]
 8003660:	430a      	orrs	r2, r1
 8003662:	62da      	str	r2, [r3, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	681b      	ldr	r3, [r3, #0]
 8003668:	689a      	ldr	r2, [r3, #8]
 800366a:	4b18      	ldr	r3, [pc, #96]	; (80036cc <HAL_ADC_Init+0x1ac>)
 800366c:	4013      	ands	r3, r2
 800366e:	68ba      	ldr	r2, [r7, #8]
 8003670:	429a      	cmp	r2, r3
 8003672:	d10b      	bne.n	800368c <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	2200      	movs	r2, #0
 8003678:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800367e:	f023 0303 	bic.w	r3, r3, #3
 8003682:	f043 0201 	orr.w	r2, r3, #1
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	629a      	str	r2, [r3, #40]	; 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 800368a:	e018      	b.n	80036be <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003690:	f023 0312 	bic.w	r3, r3, #18
 8003694:	f043 0210 	orr.w	r2, r3, #16
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80036a0:	f043 0201 	orr.w	r2, r3, #1
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	62da      	str	r2, [r3, #44]	; 0x2c
      
      tmp_hal_status = HAL_ERROR;
 80036a8:	2301      	movs	r3, #1
 80036aa:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80036ac:	e007      	b.n	80036be <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80036b2:	f043 0210 	orr.w	r2, r3, #16
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	629a      	str	r2, [r3, #40]	; 0x28
        
    tmp_hal_status = HAL_ERROR;
 80036ba:	2301      	movs	r3, #1
 80036bc:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 80036be:	7dfb      	ldrb	r3, [r7, #23]
}
 80036c0:	4618      	mov	r0, r3
 80036c2:	3718      	adds	r7, #24
 80036c4:	46bd      	mov	sp, r7
 80036c6:	bd80      	pop	{r7, pc}
 80036c8:	ffe1f7fd 	.word	0xffe1f7fd
 80036cc:	ff1f0efe 	.word	0xff1f0efe

080036d0 <HAL_ADC_MspInit>:
  * @brief  Initializes the ADC MSP.
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80036d0:	b480      	push	{r7}
 80036d2:	b083      	sub	sp, #12
 80036d4:	af00      	add	r7, sp, #0
 80036d6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_MspInit must be implemented in the user file.
   */ 
}
 80036d8:	bf00      	nop
 80036da:	370c      	adds	r7, #12
 80036dc:	46bd      	mov	sp, r7
 80036de:	bc80      	pop	{r7}
 80036e0:	4770      	bx	lr
	...

080036e4 <HAL_ADC_Start_DMA>:
  * @param  pData: The destination Buffer address.
  * @param  Length: The length of data to be transferred from ADC peripheral to memory.
  * @retval None
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 80036e4:	b580      	push	{r7, lr}
 80036e6:	b086      	sub	sp, #24
 80036e8:	af00      	add	r7, sp, #0
 80036ea:	60f8      	str	r0, [r7, #12]
 80036ec:	60b9      	str	r1, [r7, #8]
 80036ee:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80036f0:	2300      	movs	r3, #0
 80036f2:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_ADC_DMA_CAPABILITY_INSTANCE(hadc->Instance));
    
  /* Verification if multimode is disabled (for devices with several ADC)     */
  /* If multimode is enabled, dedicated function multimode conversion         */
  /* start DMA must be used.                                                  */
  if(ADC_MULTIMODE_IS_ENABLE(hadc) == RESET)
 80036f4:	68fb      	ldr	r3, [r7, #12]
 80036f6:	681b      	ldr	r3, [r3, #0]
 80036f8:	4a64      	ldr	r2, [pc, #400]	; (800388c <HAL_ADC_Start_DMA+0x1a8>)
 80036fa:	4293      	cmp	r3, r2
 80036fc:	d004      	beq.n	8003708 <HAL_ADC_Start_DMA+0x24>
 80036fe:	68fb      	ldr	r3, [r7, #12]
 8003700:	681b      	ldr	r3, [r3, #0]
 8003702:	4a63      	ldr	r2, [pc, #396]	; (8003890 <HAL_ADC_Start_DMA+0x1ac>)
 8003704:	4293      	cmp	r3, r2
 8003706:	d106      	bne.n	8003716 <HAL_ADC_Start_DMA+0x32>
 8003708:	4b60      	ldr	r3, [pc, #384]	; (800388c <HAL_ADC_Start_DMA+0x1a8>)
 800370a:	685b      	ldr	r3, [r3, #4]
 800370c:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 8003710:	2b00      	cmp	r3, #0
 8003712:	f040 80b3 	bne.w	800387c <HAL_ADC_Start_DMA+0x198>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8003716:	68fb      	ldr	r3, [r7, #12]
 8003718:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800371c:	2b01      	cmp	r3, #1
 800371e:	d101      	bne.n	8003724 <HAL_ADC_Start_DMA+0x40>
 8003720:	2302      	movs	r3, #2
 8003722:	e0ae      	b.n	8003882 <HAL_ADC_Start_DMA+0x19e>
 8003724:	68fb      	ldr	r3, [r7, #12]
 8003726:	2201      	movs	r2, #1
 8003728:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 800372c:	68f8      	ldr	r0, [r7, #12]
 800372e:	f000 f9cb 	bl	8003ac8 <ADC_Enable>
 8003732:	4603      	mov	r3, r0
 8003734:	75fb      	strb	r3, [r7, #23]
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8003736:	7dfb      	ldrb	r3, [r7, #23]
 8003738:	2b00      	cmp	r3, #0
 800373a:	f040 809a 	bne.w	8003872 <HAL_ADC_Start_DMA+0x18e>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 800373e:	68fb      	ldr	r3, [r7, #12]
 8003740:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003742:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8003746:	f023 0301 	bic.w	r3, r3, #1
 800374a:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800374e:	68fb      	ldr	r3, [r7, #12]
 8003750:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8003752:	68fb      	ldr	r3, [r7, #12]
 8003754:	681b      	ldr	r3, [r3, #0]
 8003756:	4a4e      	ldr	r2, [pc, #312]	; (8003890 <HAL_ADC_Start_DMA+0x1ac>)
 8003758:	4293      	cmp	r3, r2
 800375a:	d105      	bne.n	8003768 <HAL_ADC_Start_DMA+0x84>
 800375c:	4b4b      	ldr	r3, [pc, #300]	; (800388c <HAL_ADC_Start_DMA+0x1a8>)
 800375e:	685b      	ldr	r3, [r3, #4]
 8003760:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 8003764:	2b00      	cmp	r3, #0
 8003766:	d115      	bne.n	8003794 <HAL_ADC_Start_DMA+0xb0>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8003768:	68fb      	ldr	r3, [r7, #12]
 800376a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800376c:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8003770:	68fb      	ldr	r3, [r7, #12]
 8003772:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8003774:	68fb      	ldr	r3, [r7, #12]
 8003776:	681b      	ldr	r3, [r3, #0]
 8003778:	685b      	ldr	r3, [r3, #4]
 800377a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800377e:	2b00      	cmp	r3, #0
 8003780:	d026      	beq.n	80037d0 <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8003782:	68fb      	ldr	r3, [r7, #12]
 8003784:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003786:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800378a:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 800378e:	68fb      	ldr	r3, [r7, #12]
 8003790:	629a      	str	r2, [r3, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8003792:	e01d      	b.n	80037d0 <HAL_ADC_Start_DMA+0xec>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8003794:	68fb      	ldr	r3, [r7, #12]
 8003796:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003798:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 800379c:	68fb      	ldr	r3, [r7, #12]
 800379e:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 80037a0:	68fb      	ldr	r3, [r7, #12]
 80037a2:	681b      	ldr	r3, [r3, #0]
 80037a4:	4a39      	ldr	r2, [pc, #228]	; (800388c <HAL_ADC_Start_DMA+0x1a8>)
 80037a6:	4293      	cmp	r3, r2
 80037a8:	d004      	beq.n	80037b4 <HAL_ADC_Start_DMA+0xd0>
 80037aa:	68fb      	ldr	r3, [r7, #12]
 80037ac:	681b      	ldr	r3, [r3, #0]
 80037ae:	4a38      	ldr	r2, [pc, #224]	; (8003890 <HAL_ADC_Start_DMA+0x1ac>)
 80037b0:	4293      	cmp	r3, r2
 80037b2:	d10d      	bne.n	80037d0 <HAL_ADC_Start_DMA+0xec>
 80037b4:	4b35      	ldr	r3, [pc, #212]	; (800388c <HAL_ADC_Start_DMA+0x1a8>)
 80037b6:	685b      	ldr	r3, [r3, #4]
 80037b8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80037bc:	2b00      	cmp	r3, #0
 80037be:	d007      	beq.n	80037d0 <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80037c0:	68fb      	ldr	r3, [r7, #12]
 80037c2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80037c4:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80037c8:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80037cc:	68fb      	ldr	r3, [r7, #12]
 80037ce:	629a      	str	r2, [r3, #40]	; 0x28
      }
    }
      
      /* State machine update: Check if an injected conversion is ongoing */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80037d0:	68fb      	ldr	r3, [r7, #12]
 80037d2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80037d4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80037d8:	2b00      	cmp	r3, #0
 80037da:	d006      	beq.n	80037ea <HAL_ADC_Start_DMA+0x106>
      {
        /* Reset ADC error code fields related to conversions on group regular */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80037dc:	68fb      	ldr	r3, [r7, #12]
 80037de:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80037e0:	f023 0206 	bic.w	r2, r3, #6
 80037e4:	68fb      	ldr	r3, [r7, #12]
 80037e6:	62da      	str	r2, [r3, #44]	; 0x2c
 80037e8:	e002      	b.n	80037f0 <HAL_ADC_Start_DMA+0x10c>
      }
      else
      {
        /* Reset ADC all error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 80037ea:	68fb      	ldr	r3, [r7, #12]
 80037ec:	2200      	movs	r2, #0
 80037ee:	62da      	str	r2, [r3, #44]	; 0x2c
      }
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 80037f0:	68fb      	ldr	r3, [r7, #12]
 80037f2:	2200      	movs	r2, #0
 80037f4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
      
      /* Set the DMA transfer complete callback */
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80037f8:	68fb      	ldr	r3, [r7, #12]
 80037fa:	6a1b      	ldr	r3, [r3, #32]
 80037fc:	4a25      	ldr	r2, [pc, #148]	; (8003894 <HAL_ADC_Start_DMA+0x1b0>)
 80037fe:	629a      	str	r2, [r3, #40]	; 0x28

      /* Set the DMA half transfer complete callback */
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8003800:	68fb      	ldr	r3, [r7, #12]
 8003802:	6a1b      	ldr	r3, [r3, #32]
 8003804:	4a24      	ldr	r2, [pc, #144]	; (8003898 <HAL_ADC_Start_DMA+0x1b4>)
 8003806:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the DMA error callback */
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8003808:	68fb      	ldr	r3, [r7, #12]
 800380a:	6a1b      	ldr	r3, [r3, #32]
 800380c:	4a23      	ldr	r2, [pc, #140]	; (800389c <HAL_ADC_Start_DMA+0x1b8>)
 800380e:	631a      	str	r2, [r3, #48]	; 0x30
      /* start (in case of SW start):                                         */
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 8003810:	68fb      	ldr	r3, [r7, #12]
 8003812:	681b      	ldr	r3, [r3, #0]
 8003814:	f06f 0202 	mvn.w	r2, #2
 8003818:	601a      	str	r2, [r3, #0]
      
      /* Enable ADC DMA mode */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 800381a:	68fb      	ldr	r3, [r7, #12]
 800381c:	681b      	ldr	r3, [r3, #0]
 800381e:	689a      	ldr	r2, [r3, #8]
 8003820:	68fb      	ldr	r3, [r7, #12]
 8003822:	681b      	ldr	r3, [r3, #0]
 8003824:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003828:	609a      	str	r2, [r3, #8]
      
      /* Start the DMA channel */
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 800382a:	68fb      	ldr	r3, [r7, #12]
 800382c:	6a18      	ldr	r0, [r3, #32]
 800382e:	68fb      	ldr	r3, [r7, #12]
 8003830:	681b      	ldr	r3, [r3, #0]
 8003832:	334c      	adds	r3, #76	; 0x4c
 8003834:	4619      	mov	r1, r3
 8003836:	68ba      	ldr	r2, [r7, #8]
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	f000 fbab 	bl	8003f94 <HAL_DMA_Start_IT>
      
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      if (ADC_IS_SOFTWARE_START_REGULAR(hadc))
 800383e:	68fb      	ldr	r3, [r7, #12]
 8003840:	681b      	ldr	r3, [r3, #0]
 8003842:	689b      	ldr	r3, [r3, #8]
 8003844:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8003848:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 800384c:	d108      	bne.n	8003860 <HAL_ADC_Start_DMA+0x17c>
      {
        /* Start ADC conversion on regular group with SW start */
        SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 800384e:	68fb      	ldr	r3, [r7, #12]
 8003850:	681b      	ldr	r3, [r3, #0]
 8003852:	689a      	ldr	r2, [r3, #8]
 8003854:	68fb      	ldr	r3, [r7, #12]
 8003856:	681b      	ldr	r3, [r3, #0]
 8003858:	f442 02a0 	orr.w	r2, r2, #5242880	; 0x500000
 800385c:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 800385e:	e00f      	b.n	8003880 <HAL_ADC_Start_DMA+0x19c>
      }
      else
      {
        /* Start ADC conversion on regular group with external trigger */
        SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8003860:	68fb      	ldr	r3, [r7, #12]
 8003862:	681b      	ldr	r3, [r3, #0]
 8003864:	689a      	ldr	r2, [r3, #8]
 8003866:	68fb      	ldr	r3, [r7, #12]
 8003868:	681b      	ldr	r3, [r3, #0]
 800386a:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 800386e:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 8003870:	e006      	b.n	8003880 <HAL_ADC_Start_DMA+0x19c>
      }
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8003872:	68fb      	ldr	r3, [r7, #12]
 8003874:	2200      	movs	r2, #0
 8003876:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    if (tmp_hal_status == HAL_OK)
 800387a:	e001      	b.n	8003880 <HAL_ADC_Start_DMA+0x19c>
    }
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 800387c:	2301      	movs	r3, #1
 800387e:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8003880:	7dfb      	ldrb	r3, [r7, #23]
}
 8003882:	4618      	mov	r0, r3
 8003884:	3718      	adds	r7, #24
 8003886:	46bd      	mov	sp, r7
 8003888:	bd80      	pop	{r7, pc}
 800388a:	bf00      	nop
 800388c:	40012400 	.word	0x40012400
 8003890:	40012800 	.word	0x40012800
 8003894:	08003be1 	.word	0x08003be1
 8003898:	08003c5d 	.word	0x08003c5d
 800389c:	08003c79 	.word	0x08003c79

080038a0 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 80038a0:	b480      	push	{r7}
 80038a2:	b083      	sub	sp, #12
 80038a4:	af00      	add	r7, sp, #0
 80038a6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 80038a8:	bf00      	nop
 80038aa:	370c      	adds	r7, #12
 80038ac:	46bd      	mov	sp, r7
 80038ae:	bc80      	pop	{r7}
 80038b0:	4770      	bx	lr

080038b2 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 80038b2:	b480      	push	{r7}
 80038b4:	b083      	sub	sp, #12
 80038b6:	af00      	add	r7, sp, #0
 80038b8:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 80038ba:	bf00      	nop
 80038bc:	370c      	adds	r7, #12
 80038be:	46bd      	mov	sp, r7
 80038c0:	bc80      	pop	{r7}
 80038c2:	4770      	bx	lr

080038c4 <HAL_ADC_ErrorCallback>:
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 80038c4:	b480      	push	{r7}
 80038c6:	b083      	sub	sp, #12
 80038c8:	af00      	add	r7, sp, #0
 80038ca:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 80038cc:	bf00      	nop
 80038ce:	370c      	adds	r7, #12
 80038d0:	46bd      	mov	sp, r7
 80038d2:	bc80      	pop	{r7}
 80038d4:	4770      	bx	lr
	...

080038d8 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 80038d8:	b480      	push	{r7}
 80038da:	b085      	sub	sp, #20
 80038dc:	af00      	add	r7, sp, #0
 80038de:	6078      	str	r0, [r7, #4]
 80038e0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80038e2:	2300      	movs	r3, #0
 80038e4:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 80038e6:	2300      	movs	r3, #0
 80038e8:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80038f0:	2b01      	cmp	r3, #1
 80038f2:	d101      	bne.n	80038f8 <HAL_ADC_ConfigChannel+0x20>
 80038f4:	2302      	movs	r3, #2
 80038f6:	e0dc      	b.n	8003ab2 <HAL_ADC_ConfigChannel+0x1da>
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	2201      	movs	r2, #1
 80038fc:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8003900:	683b      	ldr	r3, [r7, #0]
 8003902:	685b      	ldr	r3, [r3, #4]
 8003904:	2b06      	cmp	r3, #6
 8003906:	d81c      	bhi.n	8003942 <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	681b      	ldr	r3, [r3, #0]
 800390c:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800390e:	683b      	ldr	r3, [r7, #0]
 8003910:	685a      	ldr	r2, [r3, #4]
 8003912:	4613      	mov	r3, r2
 8003914:	009b      	lsls	r3, r3, #2
 8003916:	4413      	add	r3, r2
 8003918:	3b05      	subs	r3, #5
 800391a:	221f      	movs	r2, #31
 800391c:	fa02 f303 	lsl.w	r3, r2, r3
 8003920:	43db      	mvns	r3, r3
 8003922:	4019      	ands	r1, r3
 8003924:	683b      	ldr	r3, [r7, #0]
 8003926:	6818      	ldr	r0, [r3, #0]
 8003928:	683b      	ldr	r3, [r7, #0]
 800392a:	685a      	ldr	r2, [r3, #4]
 800392c:	4613      	mov	r3, r2
 800392e:	009b      	lsls	r3, r3, #2
 8003930:	4413      	add	r3, r2
 8003932:	3b05      	subs	r3, #5
 8003934:	fa00 f203 	lsl.w	r2, r0, r3
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	681b      	ldr	r3, [r3, #0]
 800393c:	430a      	orrs	r2, r1
 800393e:	635a      	str	r2, [r3, #52]	; 0x34
 8003940:	e03c      	b.n	80039bc <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8003942:	683b      	ldr	r3, [r7, #0]
 8003944:	685b      	ldr	r3, [r3, #4]
 8003946:	2b0c      	cmp	r3, #12
 8003948:	d81c      	bhi.n	8003984 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	681b      	ldr	r3, [r3, #0]
 800394e:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8003950:	683b      	ldr	r3, [r7, #0]
 8003952:	685a      	ldr	r2, [r3, #4]
 8003954:	4613      	mov	r3, r2
 8003956:	009b      	lsls	r3, r3, #2
 8003958:	4413      	add	r3, r2
 800395a:	3b23      	subs	r3, #35	; 0x23
 800395c:	221f      	movs	r2, #31
 800395e:	fa02 f303 	lsl.w	r3, r2, r3
 8003962:	43db      	mvns	r3, r3
 8003964:	4019      	ands	r1, r3
 8003966:	683b      	ldr	r3, [r7, #0]
 8003968:	6818      	ldr	r0, [r3, #0]
 800396a:	683b      	ldr	r3, [r7, #0]
 800396c:	685a      	ldr	r2, [r3, #4]
 800396e:	4613      	mov	r3, r2
 8003970:	009b      	lsls	r3, r3, #2
 8003972:	4413      	add	r3, r2
 8003974:	3b23      	subs	r3, #35	; 0x23
 8003976:	fa00 f203 	lsl.w	r2, r0, r3
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	681b      	ldr	r3, [r3, #0]
 800397e:	430a      	orrs	r2, r1
 8003980:	631a      	str	r2, [r3, #48]	; 0x30
 8003982:	e01b      	b.n	80039bc <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	681b      	ldr	r3, [r3, #0]
 8003988:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800398a:	683b      	ldr	r3, [r7, #0]
 800398c:	685a      	ldr	r2, [r3, #4]
 800398e:	4613      	mov	r3, r2
 8003990:	009b      	lsls	r3, r3, #2
 8003992:	4413      	add	r3, r2
 8003994:	3b41      	subs	r3, #65	; 0x41
 8003996:	221f      	movs	r2, #31
 8003998:	fa02 f303 	lsl.w	r3, r2, r3
 800399c:	43db      	mvns	r3, r3
 800399e:	4019      	ands	r1, r3
 80039a0:	683b      	ldr	r3, [r7, #0]
 80039a2:	6818      	ldr	r0, [r3, #0]
 80039a4:	683b      	ldr	r3, [r7, #0]
 80039a6:	685a      	ldr	r2, [r3, #4]
 80039a8:	4613      	mov	r3, r2
 80039aa:	009b      	lsls	r3, r3, #2
 80039ac:	4413      	add	r3, r2
 80039ae:	3b41      	subs	r3, #65	; 0x41
 80039b0:	fa00 f203 	lsl.w	r2, r0, r3
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	681b      	ldr	r3, [r3, #0]
 80039b8:	430a      	orrs	r2, r1
 80039ba:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 80039bc:	683b      	ldr	r3, [r7, #0]
 80039be:	681b      	ldr	r3, [r3, #0]
 80039c0:	2b09      	cmp	r3, #9
 80039c2:	d91c      	bls.n	80039fe <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	681b      	ldr	r3, [r3, #0]
 80039c8:	68d9      	ldr	r1, [r3, #12]
 80039ca:	683b      	ldr	r3, [r7, #0]
 80039cc:	681a      	ldr	r2, [r3, #0]
 80039ce:	4613      	mov	r3, r2
 80039d0:	005b      	lsls	r3, r3, #1
 80039d2:	4413      	add	r3, r2
 80039d4:	3b1e      	subs	r3, #30
 80039d6:	2207      	movs	r2, #7
 80039d8:	fa02 f303 	lsl.w	r3, r2, r3
 80039dc:	43db      	mvns	r3, r3
 80039de:	4019      	ands	r1, r3
 80039e0:	683b      	ldr	r3, [r7, #0]
 80039e2:	6898      	ldr	r0, [r3, #8]
 80039e4:	683b      	ldr	r3, [r7, #0]
 80039e6:	681a      	ldr	r2, [r3, #0]
 80039e8:	4613      	mov	r3, r2
 80039ea:	005b      	lsls	r3, r3, #1
 80039ec:	4413      	add	r3, r2
 80039ee:	3b1e      	subs	r3, #30
 80039f0:	fa00 f203 	lsl.w	r2, r0, r3
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	681b      	ldr	r3, [r3, #0]
 80039f8:	430a      	orrs	r2, r1
 80039fa:	60da      	str	r2, [r3, #12]
 80039fc:	e019      	b.n	8003a32 <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	681b      	ldr	r3, [r3, #0]
 8003a02:	6919      	ldr	r1, [r3, #16]
 8003a04:	683b      	ldr	r3, [r7, #0]
 8003a06:	681a      	ldr	r2, [r3, #0]
 8003a08:	4613      	mov	r3, r2
 8003a0a:	005b      	lsls	r3, r3, #1
 8003a0c:	4413      	add	r3, r2
 8003a0e:	2207      	movs	r2, #7
 8003a10:	fa02 f303 	lsl.w	r3, r2, r3
 8003a14:	43db      	mvns	r3, r3
 8003a16:	4019      	ands	r1, r3
 8003a18:	683b      	ldr	r3, [r7, #0]
 8003a1a:	6898      	ldr	r0, [r3, #8]
 8003a1c:	683b      	ldr	r3, [r7, #0]
 8003a1e:	681a      	ldr	r2, [r3, #0]
 8003a20:	4613      	mov	r3, r2
 8003a22:	005b      	lsls	r3, r3, #1
 8003a24:	4413      	add	r3, r2
 8003a26:	fa00 f203 	lsl.w	r2, r0, r3
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	681b      	ldr	r3, [r3, #0]
 8003a2e:	430a      	orrs	r2, r1
 8003a30:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8003a32:	683b      	ldr	r3, [r7, #0]
 8003a34:	681b      	ldr	r3, [r3, #0]
 8003a36:	2b10      	cmp	r3, #16
 8003a38:	d003      	beq.n	8003a42 <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 8003a3a:	683b      	ldr	r3, [r7, #0]
 8003a3c:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8003a3e:	2b11      	cmp	r3, #17
 8003a40:	d132      	bne.n	8003aa8 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	681b      	ldr	r3, [r3, #0]
 8003a46:	4a1d      	ldr	r2, [pc, #116]	; (8003abc <HAL_ADC_ConfigChannel+0x1e4>)
 8003a48:	4293      	cmp	r3, r2
 8003a4a:	d125      	bne.n	8003a98 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	681b      	ldr	r3, [r3, #0]
 8003a50:	689b      	ldr	r3, [r3, #8]
 8003a52:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8003a56:	2b00      	cmp	r3, #0
 8003a58:	d126      	bne.n	8003aa8 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	681b      	ldr	r3, [r3, #0]
 8003a5e:	689a      	ldr	r2, [r3, #8]
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	681b      	ldr	r3, [r3, #0]
 8003a64:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8003a68:	609a      	str	r2, [r3, #8]
        
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 8003a6a:	683b      	ldr	r3, [r7, #0]
 8003a6c:	681b      	ldr	r3, [r3, #0]
 8003a6e:	2b10      	cmp	r3, #16
 8003a70:	d11a      	bne.n	8003aa8 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8003a72:	4b13      	ldr	r3, [pc, #76]	; (8003ac0 <HAL_ADC_ConfigChannel+0x1e8>)
 8003a74:	681b      	ldr	r3, [r3, #0]
 8003a76:	4a13      	ldr	r2, [pc, #76]	; (8003ac4 <HAL_ADC_ConfigChannel+0x1ec>)
 8003a78:	fba2 2303 	umull	r2, r3, r2, r3
 8003a7c:	0c9a      	lsrs	r2, r3, #18
 8003a7e:	4613      	mov	r3, r2
 8003a80:	009b      	lsls	r3, r3, #2
 8003a82:	4413      	add	r3, r2
 8003a84:	005b      	lsls	r3, r3, #1
 8003a86:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8003a88:	e002      	b.n	8003a90 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 8003a8a:	68bb      	ldr	r3, [r7, #8]
 8003a8c:	3b01      	subs	r3, #1
 8003a8e:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8003a90:	68bb      	ldr	r3, [r7, #8]
 8003a92:	2b00      	cmp	r3, #0
 8003a94:	d1f9      	bne.n	8003a8a <HAL_ADC_ConfigChannel+0x1b2>
 8003a96:	e007      	b.n	8003aa8 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003a9c:	f043 0220 	orr.w	r2, r3, #32
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 8003aa4:	2301      	movs	r3, #1
 8003aa6:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	2200      	movs	r2, #0
 8003aac:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8003ab0:	7bfb      	ldrb	r3, [r7, #15]
}
 8003ab2:	4618      	mov	r0, r3
 8003ab4:	3714      	adds	r7, #20
 8003ab6:	46bd      	mov	sp, r7
 8003ab8:	bc80      	pop	{r7}
 8003aba:	4770      	bx	lr
 8003abc:	40012400 	.word	0x40012400
 8003ac0:	200000a8 	.word	0x200000a8
 8003ac4:	431bde83 	.word	0x431bde83

08003ac8 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8003ac8:	b580      	push	{r7, lr}
 8003aca:	b084      	sub	sp, #16
 8003acc:	af00      	add	r7, sp, #0
 8003ace:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003ad0:	2300      	movs	r3, #0
 8003ad2:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8003ad4:	2300      	movs	r3, #0
 8003ad6:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	681b      	ldr	r3, [r3, #0]
 8003adc:	689b      	ldr	r3, [r3, #8]
 8003ade:	f003 0301 	and.w	r3, r3, #1
 8003ae2:	2b01      	cmp	r3, #1
 8003ae4:	d039      	beq.n	8003b5a <ADC_Enable+0x92>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	681b      	ldr	r3, [r3, #0]
 8003aea:	689a      	ldr	r2, [r3, #8]
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	681b      	ldr	r3, [r3, #0]
 8003af0:	f042 0201 	orr.w	r2, r2, #1
 8003af4:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8003af6:	4b1b      	ldr	r3, [pc, #108]	; (8003b64 <ADC_Enable+0x9c>)
 8003af8:	681b      	ldr	r3, [r3, #0]
 8003afa:	4a1b      	ldr	r2, [pc, #108]	; (8003b68 <ADC_Enable+0xa0>)
 8003afc:	fba2 2303 	umull	r2, r3, r2, r3
 8003b00:	0c9b      	lsrs	r3, r3, #18
 8003b02:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8003b04:	e002      	b.n	8003b0c <ADC_Enable+0x44>
    {
      wait_loop_index--;
 8003b06:	68bb      	ldr	r3, [r7, #8]
 8003b08:	3b01      	subs	r3, #1
 8003b0a:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8003b0c:	68bb      	ldr	r3, [r7, #8]
 8003b0e:	2b00      	cmp	r3, #0
 8003b10:	d1f9      	bne.n	8003b06 <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 8003b12:	f7ff fcd7 	bl	80034c4 <HAL_GetTick>
 8003b16:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 8003b18:	e018      	b.n	8003b4c <ADC_Enable+0x84>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8003b1a:	f7ff fcd3 	bl	80034c4 <HAL_GetTick>
 8003b1e:	4602      	mov	r2, r0
 8003b20:	68fb      	ldr	r3, [r7, #12]
 8003b22:	1ad3      	subs	r3, r2, r3
 8003b24:	2b02      	cmp	r3, #2
 8003b26:	d911      	bls.n	8003b4c <ADC_Enable+0x84>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003b2c:	f043 0210 	orr.w	r2, r3, #16
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	629a      	str	r2, [r3, #40]	; 0x28
      
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003b38:	f043 0201 	orr.w	r2, r3, #1
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	62da      	str	r2, [r3, #44]	; 0x2c
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	2200      	movs	r2, #0
 8003b44:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
      
        return HAL_ERROR;
 8003b48:	2301      	movs	r3, #1
 8003b4a:	e007      	b.n	8003b5c <ADC_Enable+0x94>
    while(ADC_IS_ENABLE(hadc) == RESET)
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	681b      	ldr	r3, [r3, #0]
 8003b50:	689b      	ldr	r3, [r3, #8]
 8003b52:	f003 0301 	and.w	r3, r3, #1
 8003b56:	2b01      	cmp	r3, #1
 8003b58:	d1df      	bne.n	8003b1a <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8003b5a:	2300      	movs	r3, #0
}
 8003b5c:	4618      	mov	r0, r3
 8003b5e:	3710      	adds	r7, #16
 8003b60:	46bd      	mov	sp, r7
 8003b62:	bd80      	pop	{r7, pc}
 8003b64:	200000a8 	.word	0x200000a8
 8003b68:	431bde83 	.word	0x431bde83

08003b6c <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8003b6c:	b580      	push	{r7, lr}
 8003b6e:	b084      	sub	sp, #16
 8003b70:	af00      	add	r7, sp, #0
 8003b72:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003b74:	2300      	movs	r3, #0
 8003b76:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	681b      	ldr	r3, [r3, #0]
 8003b7c:	689b      	ldr	r3, [r3, #8]
 8003b7e:	f003 0301 	and.w	r3, r3, #1
 8003b82:	2b01      	cmp	r3, #1
 8003b84:	d127      	bne.n	8003bd6 <ADC_ConversionStop_Disable+0x6a>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	681b      	ldr	r3, [r3, #0]
 8003b8a:	689a      	ldr	r2, [r3, #8]
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	681b      	ldr	r3, [r3, #0]
 8003b90:	f022 0201 	bic.w	r2, r2, #1
 8003b94:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 8003b96:	f7ff fc95 	bl	80034c4 <HAL_GetTick>
 8003b9a:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8003b9c:	e014      	b.n	8003bc8 <ADC_ConversionStop_Disable+0x5c>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8003b9e:	f7ff fc91 	bl	80034c4 <HAL_GetTick>
 8003ba2:	4602      	mov	r2, r0
 8003ba4:	68fb      	ldr	r3, [r7, #12]
 8003ba6:	1ad3      	subs	r3, r2, r3
 8003ba8:	2b02      	cmp	r3, #2
 8003baa:	d90d      	bls.n	8003bc8 <ADC_ConversionStop_Disable+0x5c>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003bb0:	f043 0210 	orr.w	r2, r3, #16
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003bbc:	f043 0201 	orr.w	r2, r3, #1
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	62da      	str	r2, [r3, #44]	; 0x2c
        
        return HAL_ERROR;
 8003bc4:	2301      	movs	r3, #1
 8003bc6:	e007      	b.n	8003bd8 <ADC_ConversionStop_Disable+0x6c>
    while(ADC_IS_ENABLE(hadc) != RESET)
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	681b      	ldr	r3, [r3, #0]
 8003bcc:	689b      	ldr	r3, [r3, #8]
 8003bce:	f003 0301 	and.w	r3, r3, #1
 8003bd2:	2b01      	cmp	r3, #1
 8003bd4:	d0e3      	beq.n	8003b9e <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8003bd6:	2300      	movs	r3, #0
}
 8003bd8:	4618      	mov	r0, r3
 8003bda:	3710      	adds	r7, #16
 8003bdc:	46bd      	mov	sp, r7
 8003bde:	bd80      	pop	{r7, pc}

08003be0 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8003be0:	b580      	push	{r7, lr}
 8003be2:	b084      	sub	sp, #16
 8003be4:	af00      	add	r7, sp, #0
 8003be6:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003bec:	60fb      	str	r3, [r7, #12]
 
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8003bee:	68fb      	ldr	r3, [r7, #12]
 8003bf0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003bf2:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8003bf6:	2b00      	cmp	r3, #0
 8003bf8:	d127      	bne.n	8003c4a <ADC_DMAConvCplt+0x6a>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003bfa:	68fb      	ldr	r3, [r7, #12]
 8003bfc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003bfe:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8003c02:	68fb      	ldr	r3, [r7, #12]
 8003c04:	629a      	str	r2, [r3, #40]	; 0x28
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    /* Note: On STM32F1 devices, in case of sequencer enabled                 */
    /*       (several ranks selected), end of conversion flag is raised       */
    /*       at the end of the sequence.                                      */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8003c06:	68fb      	ldr	r3, [r7, #12]
 8003c08:	681b      	ldr	r3, [r3, #0]
 8003c0a:	689b      	ldr	r3, [r3, #8]
 8003c0c:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8003c10:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8003c14:	d115      	bne.n	8003c42 <ADC_DMAConvCplt+0x62>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
 8003c16:	68fb      	ldr	r3, [r7, #12]
 8003c18:	68db      	ldr	r3, [r3, #12]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8003c1a:	2b00      	cmp	r3, #0
 8003c1c:	d111      	bne.n	8003c42 <ADC_DMAConvCplt+0x62>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8003c1e:	68fb      	ldr	r3, [r7, #12]
 8003c20:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003c22:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003c26:	68fb      	ldr	r3, [r7, #12]
 8003c28:	629a      	str	r2, [r3, #40]	; 0x28
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003c2a:	68fb      	ldr	r3, [r7, #12]
 8003c2c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003c2e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003c32:	2b00      	cmp	r3, #0
 8003c34:	d105      	bne.n	8003c42 <ADC_DMAConvCplt+0x62>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003c36:	68fb      	ldr	r3, [r7, #12]
 8003c38:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003c3a:	f043 0201 	orr.w	r2, r3, #1
 8003c3e:	68fb      	ldr	r3, [r7, #12]
 8003c40:	629a      	str	r2, [r3, #40]	; 0x28
      }
    }
    
    /* Conversion complete callback */
    HAL_ADC_ConvCpltCallback(hadc); 
 8003c42:	68f8      	ldr	r0, [r7, #12]
 8003c44:	f7ff fe2c 	bl	80038a0 <HAL_ADC_ConvCpltCallback>
  else
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }
}
 8003c48:	e004      	b.n	8003c54 <ADC_DMAConvCplt+0x74>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 8003c4a:	68fb      	ldr	r3, [r7, #12]
 8003c4c:	6a1b      	ldr	r3, [r3, #32]
 8003c4e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c50:	6878      	ldr	r0, [r7, #4]
 8003c52:	4798      	blx	r3
}
 8003c54:	bf00      	nop
 8003c56:	3710      	adds	r7, #16
 8003c58:	46bd      	mov	sp, r7
 8003c5a:	bd80      	pop	{r7, pc}

08003c5c <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8003c5c:	b580      	push	{r7, lr}
 8003c5e:	b084      	sub	sp, #16
 8003c60:	af00      	add	r7, sp, #0
 8003c62:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c68:	60fb      	str	r3, [r7, #12]
  
  /* Half conversion callback */
  HAL_ADC_ConvHalfCpltCallback(hadc); 
 8003c6a:	68f8      	ldr	r0, [r7, #12]
 8003c6c:	f7ff fe21 	bl	80038b2 <HAL_ADC_ConvHalfCpltCallback>
}
 8003c70:	bf00      	nop
 8003c72:	3710      	adds	r7, #16
 8003c74:	46bd      	mov	sp, r7
 8003c76:	bd80      	pop	{r7, pc}

08003c78 <ADC_DMAError>:
  * @brief  DMA error callback 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8003c78:	b580      	push	{r7, lr}
 8003c7a:	b084      	sub	sp, #16
 8003c7c:	af00      	add	r7, sp, #0
 8003c7e:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c84:	60fb      	str	r3, [r7, #12]
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8003c86:	68fb      	ldr	r3, [r7, #12]
 8003c88:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003c8a:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8003c8e:	68fb      	ldr	r3, [r7, #12]
 8003c90:	629a      	str	r2, [r3, #40]	; 0x28
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8003c92:	68fb      	ldr	r3, [r7, #12]
 8003c94:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003c96:	f043 0204 	orr.w	r2, r3, #4
 8003c9a:	68fb      	ldr	r3, [r7, #12]
 8003c9c:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Error callback */
  HAL_ADC_ErrorCallback(hadc); 
 8003c9e:	68f8      	ldr	r0, [r7, #12]
 8003ca0:	f7ff fe10 	bl	80038c4 <HAL_ADC_ErrorCallback>
}
 8003ca4:	bf00      	nop
 8003ca6:	3710      	adds	r7, #16
 8003ca8:	46bd      	mov	sp, r7
 8003caa:	bd80      	pop	{r7, pc}

08003cac <__NVIC_SetPriorityGrouping>:
{
 8003cac:	b480      	push	{r7}
 8003cae:	b085      	sub	sp, #20
 8003cb0:	af00      	add	r7, sp, #0
 8003cb2:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	f003 0307 	and.w	r3, r3, #7
 8003cba:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003cbc:	4b0c      	ldr	r3, [pc, #48]	; (8003cf0 <__NVIC_SetPriorityGrouping+0x44>)
 8003cbe:	68db      	ldr	r3, [r3, #12]
 8003cc0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003cc2:	68ba      	ldr	r2, [r7, #8]
 8003cc4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003cc8:	4013      	ands	r3, r2
 8003cca:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8003ccc:	68fb      	ldr	r3, [r7, #12]
 8003cce:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003cd0:	68bb      	ldr	r3, [r7, #8]
 8003cd2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003cd4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003cd8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003cdc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003cde:	4a04      	ldr	r2, [pc, #16]	; (8003cf0 <__NVIC_SetPriorityGrouping+0x44>)
 8003ce0:	68bb      	ldr	r3, [r7, #8]
 8003ce2:	60d3      	str	r3, [r2, #12]
}
 8003ce4:	bf00      	nop
 8003ce6:	3714      	adds	r7, #20
 8003ce8:	46bd      	mov	sp, r7
 8003cea:	bc80      	pop	{r7}
 8003cec:	4770      	bx	lr
 8003cee:	bf00      	nop
 8003cf0:	e000ed00 	.word	0xe000ed00

08003cf4 <__NVIC_GetPriorityGrouping>:
{
 8003cf4:	b480      	push	{r7}
 8003cf6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003cf8:	4b04      	ldr	r3, [pc, #16]	; (8003d0c <__NVIC_GetPriorityGrouping+0x18>)
 8003cfa:	68db      	ldr	r3, [r3, #12]
 8003cfc:	0a1b      	lsrs	r3, r3, #8
 8003cfe:	f003 0307 	and.w	r3, r3, #7
}
 8003d02:	4618      	mov	r0, r3
 8003d04:	46bd      	mov	sp, r7
 8003d06:	bc80      	pop	{r7}
 8003d08:	4770      	bx	lr
 8003d0a:	bf00      	nop
 8003d0c:	e000ed00 	.word	0xe000ed00

08003d10 <__NVIC_EnableIRQ>:
{
 8003d10:	b480      	push	{r7}
 8003d12:	b083      	sub	sp, #12
 8003d14:	af00      	add	r7, sp, #0
 8003d16:	4603      	mov	r3, r0
 8003d18:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003d1a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003d1e:	2b00      	cmp	r3, #0
 8003d20:	db0b      	blt.n	8003d3a <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003d22:	79fb      	ldrb	r3, [r7, #7]
 8003d24:	f003 021f 	and.w	r2, r3, #31
 8003d28:	4906      	ldr	r1, [pc, #24]	; (8003d44 <__NVIC_EnableIRQ+0x34>)
 8003d2a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003d2e:	095b      	lsrs	r3, r3, #5
 8003d30:	2001      	movs	r0, #1
 8003d32:	fa00 f202 	lsl.w	r2, r0, r2
 8003d36:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8003d3a:	bf00      	nop
 8003d3c:	370c      	adds	r7, #12
 8003d3e:	46bd      	mov	sp, r7
 8003d40:	bc80      	pop	{r7}
 8003d42:	4770      	bx	lr
 8003d44:	e000e100 	.word	0xe000e100

08003d48 <__NVIC_SetPriority>:
{
 8003d48:	b480      	push	{r7}
 8003d4a:	b083      	sub	sp, #12
 8003d4c:	af00      	add	r7, sp, #0
 8003d4e:	4603      	mov	r3, r0
 8003d50:	6039      	str	r1, [r7, #0]
 8003d52:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003d54:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003d58:	2b00      	cmp	r3, #0
 8003d5a:	db0a      	blt.n	8003d72 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003d5c:	683b      	ldr	r3, [r7, #0]
 8003d5e:	b2da      	uxtb	r2, r3
 8003d60:	490c      	ldr	r1, [pc, #48]	; (8003d94 <__NVIC_SetPriority+0x4c>)
 8003d62:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003d66:	0112      	lsls	r2, r2, #4
 8003d68:	b2d2      	uxtb	r2, r2
 8003d6a:	440b      	add	r3, r1
 8003d6c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8003d70:	e00a      	b.n	8003d88 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003d72:	683b      	ldr	r3, [r7, #0]
 8003d74:	b2da      	uxtb	r2, r3
 8003d76:	4908      	ldr	r1, [pc, #32]	; (8003d98 <__NVIC_SetPriority+0x50>)
 8003d78:	79fb      	ldrb	r3, [r7, #7]
 8003d7a:	f003 030f 	and.w	r3, r3, #15
 8003d7e:	3b04      	subs	r3, #4
 8003d80:	0112      	lsls	r2, r2, #4
 8003d82:	b2d2      	uxtb	r2, r2
 8003d84:	440b      	add	r3, r1
 8003d86:	761a      	strb	r2, [r3, #24]
}
 8003d88:	bf00      	nop
 8003d8a:	370c      	adds	r7, #12
 8003d8c:	46bd      	mov	sp, r7
 8003d8e:	bc80      	pop	{r7}
 8003d90:	4770      	bx	lr
 8003d92:	bf00      	nop
 8003d94:	e000e100 	.word	0xe000e100
 8003d98:	e000ed00 	.word	0xe000ed00

08003d9c <NVIC_EncodePriority>:
{
 8003d9c:	b480      	push	{r7}
 8003d9e:	b089      	sub	sp, #36	; 0x24
 8003da0:	af00      	add	r7, sp, #0
 8003da2:	60f8      	str	r0, [r7, #12]
 8003da4:	60b9      	str	r1, [r7, #8]
 8003da6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003da8:	68fb      	ldr	r3, [r7, #12]
 8003daa:	f003 0307 	and.w	r3, r3, #7
 8003dae:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003db0:	69fb      	ldr	r3, [r7, #28]
 8003db2:	f1c3 0307 	rsb	r3, r3, #7
 8003db6:	2b04      	cmp	r3, #4
 8003db8:	bf28      	it	cs
 8003dba:	2304      	movcs	r3, #4
 8003dbc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003dbe:	69fb      	ldr	r3, [r7, #28]
 8003dc0:	3304      	adds	r3, #4
 8003dc2:	2b06      	cmp	r3, #6
 8003dc4:	d902      	bls.n	8003dcc <NVIC_EncodePriority+0x30>
 8003dc6:	69fb      	ldr	r3, [r7, #28]
 8003dc8:	3b03      	subs	r3, #3
 8003dca:	e000      	b.n	8003dce <NVIC_EncodePriority+0x32>
 8003dcc:	2300      	movs	r3, #0
 8003dce:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003dd0:	f04f 32ff 	mov.w	r2, #4294967295
 8003dd4:	69bb      	ldr	r3, [r7, #24]
 8003dd6:	fa02 f303 	lsl.w	r3, r2, r3
 8003dda:	43da      	mvns	r2, r3
 8003ddc:	68bb      	ldr	r3, [r7, #8]
 8003dde:	401a      	ands	r2, r3
 8003de0:	697b      	ldr	r3, [r7, #20]
 8003de2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003de4:	f04f 31ff 	mov.w	r1, #4294967295
 8003de8:	697b      	ldr	r3, [r7, #20]
 8003dea:	fa01 f303 	lsl.w	r3, r1, r3
 8003dee:	43d9      	mvns	r1, r3
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003df4:	4313      	orrs	r3, r2
}
 8003df6:	4618      	mov	r0, r3
 8003df8:	3724      	adds	r7, #36	; 0x24
 8003dfa:	46bd      	mov	sp, r7
 8003dfc:	bc80      	pop	{r7}
 8003dfe:	4770      	bx	lr

08003e00 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003e00:	b580      	push	{r7, lr}
 8003e02:	b082      	sub	sp, #8
 8003e04:	af00      	add	r7, sp, #0
 8003e06:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	3b01      	subs	r3, #1
 8003e0c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003e10:	d301      	bcc.n	8003e16 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003e12:	2301      	movs	r3, #1
 8003e14:	e00f      	b.n	8003e36 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003e16:	4a0a      	ldr	r2, [pc, #40]	; (8003e40 <SysTick_Config+0x40>)
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	3b01      	subs	r3, #1
 8003e1c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003e1e:	210f      	movs	r1, #15
 8003e20:	f04f 30ff 	mov.w	r0, #4294967295
 8003e24:	f7ff ff90 	bl	8003d48 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003e28:	4b05      	ldr	r3, [pc, #20]	; (8003e40 <SysTick_Config+0x40>)
 8003e2a:	2200      	movs	r2, #0
 8003e2c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003e2e:	4b04      	ldr	r3, [pc, #16]	; (8003e40 <SysTick_Config+0x40>)
 8003e30:	2207      	movs	r2, #7
 8003e32:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003e34:	2300      	movs	r3, #0
}
 8003e36:	4618      	mov	r0, r3
 8003e38:	3708      	adds	r7, #8
 8003e3a:	46bd      	mov	sp, r7
 8003e3c:	bd80      	pop	{r7, pc}
 8003e3e:	bf00      	nop
 8003e40:	e000e010 	.word	0xe000e010

08003e44 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003e44:	b580      	push	{r7, lr}
 8003e46:	b082      	sub	sp, #8
 8003e48:	af00      	add	r7, sp, #0
 8003e4a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003e4c:	6878      	ldr	r0, [r7, #4]
 8003e4e:	f7ff ff2d 	bl	8003cac <__NVIC_SetPriorityGrouping>
}
 8003e52:	bf00      	nop
 8003e54:	3708      	adds	r7, #8
 8003e56:	46bd      	mov	sp, r7
 8003e58:	bd80      	pop	{r7, pc}

08003e5a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003e5a:	b580      	push	{r7, lr}
 8003e5c:	b086      	sub	sp, #24
 8003e5e:	af00      	add	r7, sp, #0
 8003e60:	4603      	mov	r3, r0
 8003e62:	60b9      	str	r1, [r7, #8]
 8003e64:	607a      	str	r2, [r7, #4]
 8003e66:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003e68:	2300      	movs	r3, #0
 8003e6a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003e6c:	f7ff ff42 	bl	8003cf4 <__NVIC_GetPriorityGrouping>
 8003e70:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003e72:	687a      	ldr	r2, [r7, #4]
 8003e74:	68b9      	ldr	r1, [r7, #8]
 8003e76:	6978      	ldr	r0, [r7, #20]
 8003e78:	f7ff ff90 	bl	8003d9c <NVIC_EncodePriority>
 8003e7c:	4602      	mov	r2, r0
 8003e7e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003e82:	4611      	mov	r1, r2
 8003e84:	4618      	mov	r0, r3
 8003e86:	f7ff ff5f 	bl	8003d48 <__NVIC_SetPriority>
}
 8003e8a:	bf00      	nop
 8003e8c:	3718      	adds	r7, #24
 8003e8e:	46bd      	mov	sp, r7
 8003e90:	bd80      	pop	{r7, pc}

08003e92 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003e92:	b580      	push	{r7, lr}
 8003e94:	b082      	sub	sp, #8
 8003e96:	af00      	add	r7, sp, #0
 8003e98:	4603      	mov	r3, r0
 8003e9a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003e9c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003ea0:	4618      	mov	r0, r3
 8003ea2:	f7ff ff35 	bl	8003d10 <__NVIC_EnableIRQ>
}
 8003ea6:	bf00      	nop
 8003ea8:	3708      	adds	r7, #8
 8003eaa:	46bd      	mov	sp, r7
 8003eac:	bd80      	pop	{r7, pc}

08003eae <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003eae:	b580      	push	{r7, lr}
 8003eb0:	b082      	sub	sp, #8
 8003eb2:	af00      	add	r7, sp, #0
 8003eb4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003eb6:	6878      	ldr	r0, [r7, #4]
 8003eb8:	f7ff ffa2 	bl	8003e00 <SysTick_Config>
 8003ebc:	4603      	mov	r3, r0
}
 8003ebe:	4618      	mov	r0, r3
 8003ec0:	3708      	adds	r7, #8
 8003ec2:	46bd      	mov	sp, r7
 8003ec4:	bd80      	pop	{r7, pc}

08003ec6 <HAL_SYSTICK_IRQHandler>:
/**
  * @brief  This function handles SYSTICK interrupt request.
  * @retval None
  */
void HAL_SYSTICK_IRQHandler(void)
{
 8003ec6:	b580      	push	{r7, lr}
 8003ec8:	af00      	add	r7, sp, #0
  HAL_SYSTICK_Callback();
 8003eca:	f000 f802 	bl	8003ed2 <HAL_SYSTICK_Callback>
}
 8003ece:	bf00      	nop
 8003ed0:	bd80      	pop	{r7, pc}

08003ed2 <HAL_SYSTICK_Callback>:
/**
  * @brief  SYSTICK callback.
  * @retval None
  */
__weak void HAL_SYSTICK_Callback(void)
{
 8003ed2:	b480      	push	{r7}
 8003ed4:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_SYSTICK_Callback could be implemented in the user file
   */
}
 8003ed6:	bf00      	nop
 8003ed8:	46bd      	mov	sp, r7
 8003eda:	bc80      	pop	{r7}
 8003edc:	4770      	bx	lr
	...

08003ee0 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003ee0:	b480      	push	{r7}
 8003ee2:	b085      	sub	sp, #20
 8003ee4:	af00      	add	r7, sp, #0
 8003ee6:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003ee8:	2300      	movs	r3, #0
 8003eea:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	2b00      	cmp	r3, #0
 8003ef0:	d101      	bne.n	8003ef6 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8003ef2:	2301      	movs	r3, #1
 8003ef4:	e043      	b.n	8003f7e <HAL_DMA_Init+0x9e>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	681b      	ldr	r3, [r3, #0]
 8003efa:	461a      	mov	r2, r3
 8003efc:	4b22      	ldr	r3, [pc, #136]	; (8003f88 <HAL_DMA_Init+0xa8>)
 8003efe:	4413      	add	r3, r2
 8003f00:	4a22      	ldr	r2, [pc, #136]	; (8003f8c <HAL_DMA_Init+0xac>)
 8003f02:	fba2 2303 	umull	r2, r3, r2, r3
 8003f06:	091b      	lsrs	r3, r3, #4
 8003f08:	009a      	lsls	r2, r3, #2
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	4a1f      	ldr	r2, [pc, #124]	; (8003f90 <HAL_DMA_Init+0xb0>)
 8003f12:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	2202      	movs	r2, #2
 8003f18:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	681b      	ldr	r3, [r3, #0]
 8003f20:	681b      	ldr	r3, [r3, #0]
 8003f22:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8003f24:	68fb      	ldr	r3, [r7, #12]
 8003f26:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8003f2a:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8003f2e:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8003f38:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	68db      	ldr	r3, [r3, #12]
 8003f3e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003f44:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	695b      	ldr	r3, [r3, #20]
 8003f4a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003f50:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	69db      	ldr	r3, [r3, #28]
 8003f56:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8003f58:	68fa      	ldr	r2, [r7, #12]
 8003f5a:	4313      	orrs	r3, r2
 8003f5c:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	681b      	ldr	r3, [r3, #0]
 8003f62:	68fa      	ldr	r2, [r7, #12]
 8003f64:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	2200      	movs	r2, #0
 8003f6a:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	2201      	movs	r2, #1
 8003f70:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	2200      	movs	r2, #0
 8003f78:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8003f7c:	2300      	movs	r3, #0
}
 8003f7e:	4618      	mov	r0, r3
 8003f80:	3714      	adds	r7, #20
 8003f82:	46bd      	mov	sp, r7
 8003f84:	bc80      	pop	{r7}
 8003f86:	4770      	bx	lr
 8003f88:	bffdfff8 	.word	0xbffdfff8
 8003f8c:	cccccccd 	.word	0xcccccccd
 8003f90:	40020000 	.word	0x40020000

08003f94 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003f94:	b580      	push	{r7, lr}
 8003f96:	b086      	sub	sp, #24
 8003f98:	af00      	add	r7, sp, #0
 8003f9a:	60f8      	str	r0, [r7, #12]
 8003f9c:	60b9      	str	r1, [r7, #8]
 8003f9e:	607a      	str	r2, [r7, #4]
 8003fa0:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003fa2:	2300      	movs	r3, #0
 8003fa4:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8003fa6:	68fb      	ldr	r3, [r7, #12]
 8003fa8:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003fac:	2b01      	cmp	r3, #1
 8003fae:	d101      	bne.n	8003fb4 <HAL_DMA_Start_IT+0x20>
 8003fb0:	2302      	movs	r3, #2
 8003fb2:	e04a      	b.n	800404a <HAL_DMA_Start_IT+0xb6>
 8003fb4:	68fb      	ldr	r3, [r7, #12]
 8003fb6:	2201      	movs	r2, #1
 8003fb8:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8003fbc:	68fb      	ldr	r3, [r7, #12]
 8003fbe:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8003fc2:	2b01      	cmp	r3, #1
 8003fc4:	d13a      	bne.n	800403c <HAL_DMA_Start_IT+0xa8>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003fc6:	68fb      	ldr	r3, [r7, #12]
 8003fc8:	2202      	movs	r2, #2
 8003fca:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003fce:	68fb      	ldr	r3, [r7, #12]
 8003fd0:	2200      	movs	r2, #0
 8003fd2:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8003fd4:	68fb      	ldr	r3, [r7, #12]
 8003fd6:	681b      	ldr	r3, [r3, #0]
 8003fd8:	681a      	ldr	r2, [r3, #0]
 8003fda:	68fb      	ldr	r3, [r7, #12]
 8003fdc:	681b      	ldr	r3, [r3, #0]
 8003fde:	f022 0201 	bic.w	r2, r2, #1
 8003fe2:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003fe4:	683b      	ldr	r3, [r7, #0]
 8003fe6:	687a      	ldr	r2, [r7, #4]
 8003fe8:	68b9      	ldr	r1, [r7, #8]
 8003fea:	68f8      	ldr	r0, [r7, #12]
 8003fec:	f000 f9ae 	bl	800434c <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 8003ff0:	68fb      	ldr	r3, [r7, #12]
 8003ff2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003ff4:	2b00      	cmp	r3, #0
 8003ff6:	d008      	beq.n	800400a <HAL_DMA_Start_IT+0x76>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003ff8:	68fb      	ldr	r3, [r7, #12]
 8003ffa:	681b      	ldr	r3, [r3, #0]
 8003ffc:	681a      	ldr	r2, [r3, #0]
 8003ffe:	68fb      	ldr	r3, [r7, #12]
 8004000:	681b      	ldr	r3, [r3, #0]
 8004002:	f042 020e 	orr.w	r2, r2, #14
 8004006:	601a      	str	r2, [r3, #0]
 8004008:	e00f      	b.n	800402a <HAL_DMA_Start_IT+0x96>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800400a:	68fb      	ldr	r3, [r7, #12]
 800400c:	681b      	ldr	r3, [r3, #0]
 800400e:	681a      	ldr	r2, [r3, #0]
 8004010:	68fb      	ldr	r3, [r7, #12]
 8004012:	681b      	ldr	r3, [r3, #0]
 8004014:	f022 0204 	bic.w	r2, r2, #4
 8004018:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 800401a:	68fb      	ldr	r3, [r7, #12]
 800401c:	681b      	ldr	r3, [r3, #0]
 800401e:	681a      	ldr	r2, [r3, #0]
 8004020:	68fb      	ldr	r3, [r7, #12]
 8004022:	681b      	ldr	r3, [r3, #0]
 8004024:	f042 020a 	orr.w	r2, r2, #10
 8004028:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800402a:	68fb      	ldr	r3, [r7, #12]
 800402c:	681b      	ldr	r3, [r3, #0]
 800402e:	681a      	ldr	r2, [r3, #0]
 8004030:	68fb      	ldr	r3, [r7, #12]
 8004032:	681b      	ldr	r3, [r3, #0]
 8004034:	f042 0201 	orr.w	r2, r2, #1
 8004038:	601a      	str	r2, [r3, #0]
 800403a:	e005      	b.n	8004048 <HAL_DMA_Start_IT+0xb4>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 800403c:	68fb      	ldr	r3, [r7, #12]
 800403e:	2200      	movs	r2, #0
 8004040:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 8004044:	2302      	movs	r3, #2
 8004046:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 8004048:	7dfb      	ldrb	r3, [r7, #23]
}
 800404a:	4618      	mov	r0, r3
 800404c:	3718      	adds	r7, #24
 800404e:	46bd      	mov	sp, r7
 8004050:	bd80      	pop	{r7, pc}
	...

08004054 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8004054:	b580      	push	{r7, lr}
 8004056:	b084      	sub	sp, #16
 8004058:	af00      	add	r7, sp, #0
 800405a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800405c:	2300      	movs	r3, #0
 800405e:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8004066:	2b02      	cmp	r3, #2
 8004068:	d005      	beq.n	8004076 <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	2204      	movs	r2, #4
 800406e:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8004070:	2301      	movs	r3, #1
 8004072:	73fb      	strb	r3, [r7, #15]
 8004074:	e051      	b.n	800411a <HAL_DMA_Abort_IT+0xc6>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	681b      	ldr	r3, [r3, #0]
 800407a:	681a      	ldr	r2, [r3, #0]
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	681b      	ldr	r3, [r3, #0]
 8004080:	f022 020e 	bic.w	r2, r2, #14
 8004084:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	681b      	ldr	r3, [r3, #0]
 800408a:	681a      	ldr	r2, [r3, #0]
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	681b      	ldr	r3, [r3, #0]
 8004090:	f022 0201 	bic.w	r2, r2, #1
 8004094:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	681b      	ldr	r3, [r3, #0]
 800409a:	4a22      	ldr	r2, [pc, #136]	; (8004124 <HAL_DMA_Abort_IT+0xd0>)
 800409c:	4293      	cmp	r3, r2
 800409e:	d029      	beq.n	80040f4 <HAL_DMA_Abort_IT+0xa0>
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	681b      	ldr	r3, [r3, #0]
 80040a4:	4a20      	ldr	r2, [pc, #128]	; (8004128 <HAL_DMA_Abort_IT+0xd4>)
 80040a6:	4293      	cmp	r3, r2
 80040a8:	d022      	beq.n	80040f0 <HAL_DMA_Abort_IT+0x9c>
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	681b      	ldr	r3, [r3, #0]
 80040ae:	4a1f      	ldr	r2, [pc, #124]	; (800412c <HAL_DMA_Abort_IT+0xd8>)
 80040b0:	4293      	cmp	r3, r2
 80040b2:	d01a      	beq.n	80040ea <HAL_DMA_Abort_IT+0x96>
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	681b      	ldr	r3, [r3, #0]
 80040b8:	4a1d      	ldr	r2, [pc, #116]	; (8004130 <HAL_DMA_Abort_IT+0xdc>)
 80040ba:	4293      	cmp	r3, r2
 80040bc:	d012      	beq.n	80040e4 <HAL_DMA_Abort_IT+0x90>
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	681b      	ldr	r3, [r3, #0]
 80040c2:	4a1c      	ldr	r2, [pc, #112]	; (8004134 <HAL_DMA_Abort_IT+0xe0>)
 80040c4:	4293      	cmp	r3, r2
 80040c6:	d00a      	beq.n	80040de <HAL_DMA_Abort_IT+0x8a>
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	681b      	ldr	r3, [r3, #0]
 80040cc:	4a1a      	ldr	r2, [pc, #104]	; (8004138 <HAL_DMA_Abort_IT+0xe4>)
 80040ce:	4293      	cmp	r3, r2
 80040d0:	d102      	bne.n	80040d8 <HAL_DMA_Abort_IT+0x84>
 80040d2:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80040d6:	e00e      	b.n	80040f6 <HAL_DMA_Abort_IT+0xa2>
 80040d8:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80040dc:	e00b      	b.n	80040f6 <HAL_DMA_Abort_IT+0xa2>
 80040de:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80040e2:	e008      	b.n	80040f6 <HAL_DMA_Abort_IT+0xa2>
 80040e4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80040e8:	e005      	b.n	80040f6 <HAL_DMA_Abort_IT+0xa2>
 80040ea:	f44f 7380 	mov.w	r3, #256	; 0x100
 80040ee:	e002      	b.n	80040f6 <HAL_DMA_Abort_IT+0xa2>
 80040f0:	2310      	movs	r3, #16
 80040f2:	e000      	b.n	80040f6 <HAL_DMA_Abort_IT+0xa2>
 80040f4:	2301      	movs	r3, #1
 80040f6:	4a11      	ldr	r2, [pc, #68]	; (800413c <HAL_DMA_Abort_IT+0xe8>)
 80040f8:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	2201      	movs	r2, #1
 80040fe:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	2200      	movs	r2, #0
 8004106:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800410e:	2b00      	cmp	r3, #0
 8004110:	d003      	beq.n	800411a <HAL_DMA_Abort_IT+0xc6>
    {
      hdma->XferAbortCallback(hdma);
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004116:	6878      	ldr	r0, [r7, #4]
 8004118:	4798      	blx	r3
    } 
  }
  return status;
 800411a:	7bfb      	ldrb	r3, [r7, #15]
}
 800411c:	4618      	mov	r0, r3
 800411e:	3710      	adds	r7, #16
 8004120:	46bd      	mov	sp, r7
 8004122:	bd80      	pop	{r7, pc}
 8004124:	40020008 	.word	0x40020008
 8004128:	4002001c 	.word	0x4002001c
 800412c:	40020030 	.word	0x40020030
 8004130:	40020044 	.word	0x40020044
 8004134:	40020058 	.word	0x40020058
 8004138:	4002006c 	.word	0x4002006c
 800413c:	40020000 	.word	0x40020000

08004140 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8004140:	b580      	push	{r7, lr}
 8004142:	b084      	sub	sp, #16
 8004144:	af00      	add	r7, sp, #0
 8004146:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800414c:	681b      	ldr	r3, [r3, #0]
 800414e:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	681b      	ldr	r3, [r3, #0]
 8004154:	681b      	ldr	r3, [r3, #0]
 8004156:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800415c:	2204      	movs	r2, #4
 800415e:	409a      	lsls	r2, r3
 8004160:	68fb      	ldr	r3, [r7, #12]
 8004162:	4013      	ands	r3, r2
 8004164:	2b00      	cmp	r3, #0
 8004166:	d04f      	beq.n	8004208 <HAL_DMA_IRQHandler+0xc8>
 8004168:	68bb      	ldr	r3, [r7, #8]
 800416a:	f003 0304 	and.w	r3, r3, #4
 800416e:	2b00      	cmp	r3, #0
 8004170:	d04a      	beq.n	8004208 <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	681b      	ldr	r3, [r3, #0]
 8004176:	681b      	ldr	r3, [r3, #0]
 8004178:	f003 0320 	and.w	r3, r3, #32
 800417c:	2b00      	cmp	r3, #0
 800417e:	d107      	bne.n	8004190 <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	681b      	ldr	r3, [r3, #0]
 8004184:	681a      	ldr	r2, [r3, #0]
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	681b      	ldr	r3, [r3, #0]
 800418a:	f022 0204 	bic.w	r2, r2, #4
 800418e:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	681b      	ldr	r3, [r3, #0]
 8004194:	4a66      	ldr	r2, [pc, #408]	; (8004330 <HAL_DMA_IRQHandler+0x1f0>)
 8004196:	4293      	cmp	r3, r2
 8004198:	d029      	beq.n	80041ee <HAL_DMA_IRQHandler+0xae>
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	681b      	ldr	r3, [r3, #0]
 800419e:	4a65      	ldr	r2, [pc, #404]	; (8004334 <HAL_DMA_IRQHandler+0x1f4>)
 80041a0:	4293      	cmp	r3, r2
 80041a2:	d022      	beq.n	80041ea <HAL_DMA_IRQHandler+0xaa>
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	681b      	ldr	r3, [r3, #0]
 80041a8:	4a63      	ldr	r2, [pc, #396]	; (8004338 <HAL_DMA_IRQHandler+0x1f8>)
 80041aa:	4293      	cmp	r3, r2
 80041ac:	d01a      	beq.n	80041e4 <HAL_DMA_IRQHandler+0xa4>
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	681b      	ldr	r3, [r3, #0]
 80041b2:	4a62      	ldr	r2, [pc, #392]	; (800433c <HAL_DMA_IRQHandler+0x1fc>)
 80041b4:	4293      	cmp	r3, r2
 80041b6:	d012      	beq.n	80041de <HAL_DMA_IRQHandler+0x9e>
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	681b      	ldr	r3, [r3, #0]
 80041bc:	4a60      	ldr	r2, [pc, #384]	; (8004340 <HAL_DMA_IRQHandler+0x200>)
 80041be:	4293      	cmp	r3, r2
 80041c0:	d00a      	beq.n	80041d8 <HAL_DMA_IRQHandler+0x98>
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	681b      	ldr	r3, [r3, #0]
 80041c6:	4a5f      	ldr	r2, [pc, #380]	; (8004344 <HAL_DMA_IRQHandler+0x204>)
 80041c8:	4293      	cmp	r3, r2
 80041ca:	d102      	bne.n	80041d2 <HAL_DMA_IRQHandler+0x92>
 80041cc:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80041d0:	e00e      	b.n	80041f0 <HAL_DMA_IRQHandler+0xb0>
 80041d2:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 80041d6:	e00b      	b.n	80041f0 <HAL_DMA_IRQHandler+0xb0>
 80041d8:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80041dc:	e008      	b.n	80041f0 <HAL_DMA_IRQHandler+0xb0>
 80041de:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80041e2:	e005      	b.n	80041f0 <HAL_DMA_IRQHandler+0xb0>
 80041e4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80041e8:	e002      	b.n	80041f0 <HAL_DMA_IRQHandler+0xb0>
 80041ea:	2340      	movs	r3, #64	; 0x40
 80041ec:	e000      	b.n	80041f0 <HAL_DMA_IRQHandler+0xb0>
 80041ee:	2304      	movs	r3, #4
 80041f0:	4a55      	ldr	r2, [pc, #340]	; (8004348 <HAL_DMA_IRQHandler+0x208>)
 80041f2:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80041f8:	2b00      	cmp	r3, #0
 80041fa:	f000 8094 	beq.w	8004326 <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004202:	6878      	ldr	r0, [r7, #4]
 8004204:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 8004206:	e08e      	b.n	8004326 <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800420c:	2202      	movs	r2, #2
 800420e:	409a      	lsls	r2, r3
 8004210:	68fb      	ldr	r3, [r7, #12]
 8004212:	4013      	ands	r3, r2
 8004214:	2b00      	cmp	r3, #0
 8004216:	d056      	beq.n	80042c6 <HAL_DMA_IRQHandler+0x186>
 8004218:	68bb      	ldr	r3, [r7, #8]
 800421a:	f003 0302 	and.w	r3, r3, #2
 800421e:	2b00      	cmp	r3, #0
 8004220:	d051      	beq.n	80042c6 <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	681b      	ldr	r3, [r3, #0]
 8004226:	681b      	ldr	r3, [r3, #0]
 8004228:	f003 0320 	and.w	r3, r3, #32
 800422c:	2b00      	cmp	r3, #0
 800422e:	d10b      	bne.n	8004248 <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	681b      	ldr	r3, [r3, #0]
 8004234:	681a      	ldr	r2, [r3, #0]
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	681b      	ldr	r3, [r3, #0]
 800423a:	f022 020a 	bic.w	r2, r2, #10
 800423e:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	2201      	movs	r2, #1
 8004244:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	681b      	ldr	r3, [r3, #0]
 800424c:	4a38      	ldr	r2, [pc, #224]	; (8004330 <HAL_DMA_IRQHandler+0x1f0>)
 800424e:	4293      	cmp	r3, r2
 8004250:	d029      	beq.n	80042a6 <HAL_DMA_IRQHandler+0x166>
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	681b      	ldr	r3, [r3, #0]
 8004256:	4a37      	ldr	r2, [pc, #220]	; (8004334 <HAL_DMA_IRQHandler+0x1f4>)
 8004258:	4293      	cmp	r3, r2
 800425a:	d022      	beq.n	80042a2 <HAL_DMA_IRQHandler+0x162>
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	681b      	ldr	r3, [r3, #0]
 8004260:	4a35      	ldr	r2, [pc, #212]	; (8004338 <HAL_DMA_IRQHandler+0x1f8>)
 8004262:	4293      	cmp	r3, r2
 8004264:	d01a      	beq.n	800429c <HAL_DMA_IRQHandler+0x15c>
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	681b      	ldr	r3, [r3, #0]
 800426a:	4a34      	ldr	r2, [pc, #208]	; (800433c <HAL_DMA_IRQHandler+0x1fc>)
 800426c:	4293      	cmp	r3, r2
 800426e:	d012      	beq.n	8004296 <HAL_DMA_IRQHandler+0x156>
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	681b      	ldr	r3, [r3, #0]
 8004274:	4a32      	ldr	r2, [pc, #200]	; (8004340 <HAL_DMA_IRQHandler+0x200>)
 8004276:	4293      	cmp	r3, r2
 8004278:	d00a      	beq.n	8004290 <HAL_DMA_IRQHandler+0x150>
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	681b      	ldr	r3, [r3, #0]
 800427e:	4a31      	ldr	r2, [pc, #196]	; (8004344 <HAL_DMA_IRQHandler+0x204>)
 8004280:	4293      	cmp	r3, r2
 8004282:	d102      	bne.n	800428a <HAL_DMA_IRQHandler+0x14a>
 8004284:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8004288:	e00e      	b.n	80042a8 <HAL_DMA_IRQHandler+0x168>
 800428a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800428e:	e00b      	b.n	80042a8 <HAL_DMA_IRQHandler+0x168>
 8004290:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004294:	e008      	b.n	80042a8 <HAL_DMA_IRQHandler+0x168>
 8004296:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800429a:	e005      	b.n	80042a8 <HAL_DMA_IRQHandler+0x168>
 800429c:	f44f 7300 	mov.w	r3, #512	; 0x200
 80042a0:	e002      	b.n	80042a8 <HAL_DMA_IRQHandler+0x168>
 80042a2:	2320      	movs	r3, #32
 80042a4:	e000      	b.n	80042a8 <HAL_DMA_IRQHandler+0x168>
 80042a6:	2302      	movs	r3, #2
 80042a8:	4a27      	ldr	r2, [pc, #156]	; (8004348 <HAL_DMA_IRQHandler+0x208>)
 80042aa:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	2200      	movs	r2, #0
 80042b0:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80042b8:	2b00      	cmp	r3, #0
 80042ba:	d034      	beq.n	8004326 <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80042c0:	6878      	ldr	r0, [r7, #4]
 80042c2:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 80042c4:	e02f      	b.n	8004326 <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80042ca:	2208      	movs	r2, #8
 80042cc:	409a      	lsls	r2, r3
 80042ce:	68fb      	ldr	r3, [r7, #12]
 80042d0:	4013      	ands	r3, r2
 80042d2:	2b00      	cmp	r3, #0
 80042d4:	d028      	beq.n	8004328 <HAL_DMA_IRQHandler+0x1e8>
 80042d6:	68bb      	ldr	r3, [r7, #8]
 80042d8:	f003 0308 	and.w	r3, r3, #8
 80042dc:	2b00      	cmp	r3, #0
 80042de:	d023      	beq.n	8004328 <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	681b      	ldr	r3, [r3, #0]
 80042e4:	681a      	ldr	r2, [r3, #0]
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	681b      	ldr	r3, [r3, #0]
 80042ea:	f022 020e 	bic.w	r2, r2, #14
 80042ee:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80042f8:	2101      	movs	r1, #1
 80042fa:	fa01 f202 	lsl.w	r2, r1, r2
 80042fe:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	2201      	movs	r2, #1
 8004304:	639a      	str	r2, [r3, #56]	; 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	2201      	movs	r2, #1
 800430a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	2200      	movs	r2, #0
 8004312:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800431a:	2b00      	cmp	r3, #0
 800431c:	d004      	beq.n	8004328 <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004322:	6878      	ldr	r0, [r7, #4]
 8004324:	4798      	blx	r3
    }
  }
  return;
 8004326:	bf00      	nop
 8004328:	bf00      	nop
}
 800432a:	3710      	adds	r7, #16
 800432c:	46bd      	mov	sp, r7
 800432e:	bd80      	pop	{r7, pc}
 8004330:	40020008 	.word	0x40020008
 8004334:	4002001c 	.word	0x4002001c
 8004338:	40020030 	.word	0x40020030
 800433c:	40020044 	.word	0x40020044
 8004340:	40020058 	.word	0x40020058
 8004344:	4002006c 	.word	0x4002006c
 8004348:	40020000 	.word	0x40020000

0800434c <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800434c:	b480      	push	{r7}
 800434e:	b085      	sub	sp, #20
 8004350:	af00      	add	r7, sp, #0
 8004352:	60f8      	str	r0, [r7, #12]
 8004354:	60b9      	str	r1, [r7, #8]
 8004356:	607a      	str	r2, [r7, #4]
 8004358:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 800435a:	68fb      	ldr	r3, [r7, #12]
 800435c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800435e:	68fb      	ldr	r3, [r7, #12]
 8004360:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004362:	2101      	movs	r1, #1
 8004364:	fa01 f202 	lsl.w	r2, r1, r2
 8004368:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 800436a:	68fb      	ldr	r3, [r7, #12]
 800436c:	681b      	ldr	r3, [r3, #0]
 800436e:	683a      	ldr	r2, [r7, #0]
 8004370:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004372:	68fb      	ldr	r3, [r7, #12]
 8004374:	685b      	ldr	r3, [r3, #4]
 8004376:	2b10      	cmp	r3, #16
 8004378:	d108      	bne.n	800438c <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 800437a:	68fb      	ldr	r3, [r7, #12]
 800437c:	681b      	ldr	r3, [r3, #0]
 800437e:	687a      	ldr	r2, [r7, #4]
 8004380:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8004382:	68fb      	ldr	r3, [r7, #12]
 8004384:	681b      	ldr	r3, [r3, #0]
 8004386:	68ba      	ldr	r2, [r7, #8]
 8004388:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 800438a:	e007      	b.n	800439c <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 800438c:	68fb      	ldr	r3, [r7, #12]
 800438e:	681b      	ldr	r3, [r3, #0]
 8004390:	68ba      	ldr	r2, [r7, #8]
 8004392:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8004394:	68fb      	ldr	r3, [r7, #12]
 8004396:	681b      	ldr	r3, [r3, #0]
 8004398:	687a      	ldr	r2, [r7, #4]
 800439a:	60da      	str	r2, [r3, #12]
}
 800439c:	bf00      	nop
 800439e:	3714      	adds	r7, #20
 80043a0:	46bd      	mov	sp, r7
 80043a2:	bc80      	pop	{r7}
 80043a4:	4770      	bx	lr
	...

080043a8 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80043a8:	b480      	push	{r7}
 80043aa:	b08b      	sub	sp, #44	; 0x2c
 80043ac:	af00      	add	r7, sp, #0
 80043ae:	6078      	str	r0, [r7, #4]
 80043b0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80043b2:	2300      	movs	r3, #0
 80043b4:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80043b6:	2300      	movs	r3, #0
 80043b8:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80043ba:	e169      	b.n	8004690 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80043bc:	2201      	movs	r2, #1
 80043be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80043c0:	fa02 f303 	lsl.w	r3, r2, r3
 80043c4:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80043c6:	683b      	ldr	r3, [r7, #0]
 80043c8:	681b      	ldr	r3, [r3, #0]
 80043ca:	69fa      	ldr	r2, [r7, #28]
 80043cc:	4013      	ands	r3, r2
 80043ce:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80043d0:	69ba      	ldr	r2, [r7, #24]
 80043d2:	69fb      	ldr	r3, [r7, #28]
 80043d4:	429a      	cmp	r2, r3
 80043d6:	f040 8158 	bne.w	800468a <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80043da:	683b      	ldr	r3, [r7, #0]
 80043dc:	685b      	ldr	r3, [r3, #4]
 80043de:	4a9a      	ldr	r2, [pc, #616]	; (8004648 <HAL_GPIO_Init+0x2a0>)
 80043e0:	4293      	cmp	r3, r2
 80043e2:	d05e      	beq.n	80044a2 <HAL_GPIO_Init+0xfa>
 80043e4:	4a98      	ldr	r2, [pc, #608]	; (8004648 <HAL_GPIO_Init+0x2a0>)
 80043e6:	4293      	cmp	r3, r2
 80043e8:	d875      	bhi.n	80044d6 <HAL_GPIO_Init+0x12e>
 80043ea:	4a98      	ldr	r2, [pc, #608]	; (800464c <HAL_GPIO_Init+0x2a4>)
 80043ec:	4293      	cmp	r3, r2
 80043ee:	d058      	beq.n	80044a2 <HAL_GPIO_Init+0xfa>
 80043f0:	4a96      	ldr	r2, [pc, #600]	; (800464c <HAL_GPIO_Init+0x2a4>)
 80043f2:	4293      	cmp	r3, r2
 80043f4:	d86f      	bhi.n	80044d6 <HAL_GPIO_Init+0x12e>
 80043f6:	4a96      	ldr	r2, [pc, #600]	; (8004650 <HAL_GPIO_Init+0x2a8>)
 80043f8:	4293      	cmp	r3, r2
 80043fa:	d052      	beq.n	80044a2 <HAL_GPIO_Init+0xfa>
 80043fc:	4a94      	ldr	r2, [pc, #592]	; (8004650 <HAL_GPIO_Init+0x2a8>)
 80043fe:	4293      	cmp	r3, r2
 8004400:	d869      	bhi.n	80044d6 <HAL_GPIO_Init+0x12e>
 8004402:	4a94      	ldr	r2, [pc, #592]	; (8004654 <HAL_GPIO_Init+0x2ac>)
 8004404:	4293      	cmp	r3, r2
 8004406:	d04c      	beq.n	80044a2 <HAL_GPIO_Init+0xfa>
 8004408:	4a92      	ldr	r2, [pc, #584]	; (8004654 <HAL_GPIO_Init+0x2ac>)
 800440a:	4293      	cmp	r3, r2
 800440c:	d863      	bhi.n	80044d6 <HAL_GPIO_Init+0x12e>
 800440e:	4a92      	ldr	r2, [pc, #584]	; (8004658 <HAL_GPIO_Init+0x2b0>)
 8004410:	4293      	cmp	r3, r2
 8004412:	d046      	beq.n	80044a2 <HAL_GPIO_Init+0xfa>
 8004414:	4a90      	ldr	r2, [pc, #576]	; (8004658 <HAL_GPIO_Init+0x2b0>)
 8004416:	4293      	cmp	r3, r2
 8004418:	d85d      	bhi.n	80044d6 <HAL_GPIO_Init+0x12e>
 800441a:	2b12      	cmp	r3, #18
 800441c:	d82a      	bhi.n	8004474 <HAL_GPIO_Init+0xcc>
 800441e:	2b12      	cmp	r3, #18
 8004420:	d859      	bhi.n	80044d6 <HAL_GPIO_Init+0x12e>
 8004422:	a201      	add	r2, pc, #4	; (adr r2, 8004428 <HAL_GPIO_Init+0x80>)
 8004424:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004428:	080044a3 	.word	0x080044a3
 800442c:	0800447d 	.word	0x0800447d
 8004430:	0800448f 	.word	0x0800448f
 8004434:	080044d1 	.word	0x080044d1
 8004438:	080044d7 	.word	0x080044d7
 800443c:	080044d7 	.word	0x080044d7
 8004440:	080044d7 	.word	0x080044d7
 8004444:	080044d7 	.word	0x080044d7
 8004448:	080044d7 	.word	0x080044d7
 800444c:	080044d7 	.word	0x080044d7
 8004450:	080044d7 	.word	0x080044d7
 8004454:	080044d7 	.word	0x080044d7
 8004458:	080044d7 	.word	0x080044d7
 800445c:	080044d7 	.word	0x080044d7
 8004460:	080044d7 	.word	0x080044d7
 8004464:	080044d7 	.word	0x080044d7
 8004468:	080044d7 	.word	0x080044d7
 800446c:	08004485 	.word	0x08004485
 8004470:	08004499 	.word	0x08004499
 8004474:	4a79      	ldr	r2, [pc, #484]	; (800465c <HAL_GPIO_Init+0x2b4>)
 8004476:	4293      	cmp	r3, r2
 8004478:	d013      	beq.n	80044a2 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 800447a:	e02c      	b.n	80044d6 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 800447c:	683b      	ldr	r3, [r7, #0]
 800447e:	68db      	ldr	r3, [r3, #12]
 8004480:	623b      	str	r3, [r7, #32]
          break;
 8004482:	e029      	b.n	80044d8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8004484:	683b      	ldr	r3, [r7, #0]
 8004486:	68db      	ldr	r3, [r3, #12]
 8004488:	3304      	adds	r3, #4
 800448a:	623b      	str	r3, [r7, #32]
          break;
 800448c:	e024      	b.n	80044d8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800448e:	683b      	ldr	r3, [r7, #0]
 8004490:	68db      	ldr	r3, [r3, #12]
 8004492:	3308      	adds	r3, #8
 8004494:	623b      	str	r3, [r7, #32]
          break;
 8004496:	e01f      	b.n	80044d8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8004498:	683b      	ldr	r3, [r7, #0]
 800449a:	68db      	ldr	r3, [r3, #12]
 800449c:	330c      	adds	r3, #12
 800449e:	623b      	str	r3, [r7, #32]
          break;
 80044a0:	e01a      	b.n	80044d8 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80044a2:	683b      	ldr	r3, [r7, #0]
 80044a4:	689b      	ldr	r3, [r3, #8]
 80044a6:	2b00      	cmp	r3, #0
 80044a8:	d102      	bne.n	80044b0 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80044aa:	2304      	movs	r3, #4
 80044ac:	623b      	str	r3, [r7, #32]
          break;
 80044ae:	e013      	b.n	80044d8 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80044b0:	683b      	ldr	r3, [r7, #0]
 80044b2:	689b      	ldr	r3, [r3, #8]
 80044b4:	2b01      	cmp	r3, #1
 80044b6:	d105      	bne.n	80044c4 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80044b8:	2308      	movs	r3, #8
 80044ba:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	69fa      	ldr	r2, [r7, #28]
 80044c0:	611a      	str	r2, [r3, #16]
          break;
 80044c2:	e009      	b.n	80044d8 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80044c4:	2308      	movs	r3, #8
 80044c6:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	69fa      	ldr	r2, [r7, #28]
 80044cc:	615a      	str	r2, [r3, #20]
          break;
 80044ce:	e003      	b.n	80044d8 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80044d0:	2300      	movs	r3, #0
 80044d2:	623b      	str	r3, [r7, #32]
          break;
 80044d4:	e000      	b.n	80044d8 <HAL_GPIO_Init+0x130>
          break;
 80044d6:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80044d8:	69bb      	ldr	r3, [r7, #24]
 80044da:	2bff      	cmp	r3, #255	; 0xff
 80044dc:	d801      	bhi.n	80044e2 <HAL_GPIO_Init+0x13a>
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	e001      	b.n	80044e6 <HAL_GPIO_Init+0x13e>
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	3304      	adds	r3, #4
 80044e6:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80044e8:	69bb      	ldr	r3, [r7, #24]
 80044ea:	2bff      	cmp	r3, #255	; 0xff
 80044ec:	d802      	bhi.n	80044f4 <HAL_GPIO_Init+0x14c>
 80044ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80044f0:	009b      	lsls	r3, r3, #2
 80044f2:	e002      	b.n	80044fa <HAL_GPIO_Init+0x152>
 80044f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80044f6:	3b08      	subs	r3, #8
 80044f8:	009b      	lsls	r3, r3, #2
 80044fa:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80044fc:	697b      	ldr	r3, [r7, #20]
 80044fe:	681a      	ldr	r2, [r3, #0]
 8004500:	210f      	movs	r1, #15
 8004502:	693b      	ldr	r3, [r7, #16]
 8004504:	fa01 f303 	lsl.w	r3, r1, r3
 8004508:	43db      	mvns	r3, r3
 800450a:	401a      	ands	r2, r3
 800450c:	6a39      	ldr	r1, [r7, #32]
 800450e:	693b      	ldr	r3, [r7, #16]
 8004510:	fa01 f303 	lsl.w	r3, r1, r3
 8004514:	431a      	orrs	r2, r3
 8004516:	697b      	ldr	r3, [r7, #20]
 8004518:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800451a:	683b      	ldr	r3, [r7, #0]
 800451c:	685b      	ldr	r3, [r3, #4]
 800451e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004522:	2b00      	cmp	r3, #0
 8004524:	f000 80b1 	beq.w	800468a <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8004528:	4b4d      	ldr	r3, [pc, #308]	; (8004660 <HAL_GPIO_Init+0x2b8>)
 800452a:	699b      	ldr	r3, [r3, #24]
 800452c:	4a4c      	ldr	r2, [pc, #304]	; (8004660 <HAL_GPIO_Init+0x2b8>)
 800452e:	f043 0301 	orr.w	r3, r3, #1
 8004532:	6193      	str	r3, [r2, #24]
 8004534:	4b4a      	ldr	r3, [pc, #296]	; (8004660 <HAL_GPIO_Init+0x2b8>)
 8004536:	699b      	ldr	r3, [r3, #24]
 8004538:	f003 0301 	and.w	r3, r3, #1
 800453c:	60bb      	str	r3, [r7, #8]
 800453e:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8004540:	4a48      	ldr	r2, [pc, #288]	; (8004664 <HAL_GPIO_Init+0x2bc>)
 8004542:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004544:	089b      	lsrs	r3, r3, #2
 8004546:	3302      	adds	r3, #2
 8004548:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800454c:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 800454e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004550:	f003 0303 	and.w	r3, r3, #3
 8004554:	009b      	lsls	r3, r3, #2
 8004556:	220f      	movs	r2, #15
 8004558:	fa02 f303 	lsl.w	r3, r2, r3
 800455c:	43db      	mvns	r3, r3
 800455e:	68fa      	ldr	r2, [r7, #12]
 8004560:	4013      	ands	r3, r2
 8004562:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	4a40      	ldr	r2, [pc, #256]	; (8004668 <HAL_GPIO_Init+0x2c0>)
 8004568:	4293      	cmp	r3, r2
 800456a:	d013      	beq.n	8004594 <HAL_GPIO_Init+0x1ec>
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	4a3f      	ldr	r2, [pc, #252]	; (800466c <HAL_GPIO_Init+0x2c4>)
 8004570:	4293      	cmp	r3, r2
 8004572:	d00d      	beq.n	8004590 <HAL_GPIO_Init+0x1e8>
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	4a3e      	ldr	r2, [pc, #248]	; (8004670 <HAL_GPIO_Init+0x2c8>)
 8004578:	4293      	cmp	r3, r2
 800457a:	d007      	beq.n	800458c <HAL_GPIO_Init+0x1e4>
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	4a3d      	ldr	r2, [pc, #244]	; (8004674 <HAL_GPIO_Init+0x2cc>)
 8004580:	4293      	cmp	r3, r2
 8004582:	d101      	bne.n	8004588 <HAL_GPIO_Init+0x1e0>
 8004584:	2303      	movs	r3, #3
 8004586:	e006      	b.n	8004596 <HAL_GPIO_Init+0x1ee>
 8004588:	2304      	movs	r3, #4
 800458a:	e004      	b.n	8004596 <HAL_GPIO_Init+0x1ee>
 800458c:	2302      	movs	r3, #2
 800458e:	e002      	b.n	8004596 <HAL_GPIO_Init+0x1ee>
 8004590:	2301      	movs	r3, #1
 8004592:	e000      	b.n	8004596 <HAL_GPIO_Init+0x1ee>
 8004594:	2300      	movs	r3, #0
 8004596:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004598:	f002 0203 	and.w	r2, r2, #3
 800459c:	0092      	lsls	r2, r2, #2
 800459e:	4093      	lsls	r3, r2
 80045a0:	68fa      	ldr	r2, [r7, #12]
 80045a2:	4313      	orrs	r3, r2
 80045a4:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80045a6:	492f      	ldr	r1, [pc, #188]	; (8004664 <HAL_GPIO_Init+0x2bc>)
 80045a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80045aa:	089b      	lsrs	r3, r3, #2
 80045ac:	3302      	adds	r3, #2
 80045ae:	68fa      	ldr	r2, [r7, #12]
 80045b0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80045b4:	683b      	ldr	r3, [r7, #0]
 80045b6:	685b      	ldr	r3, [r3, #4]
 80045b8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80045bc:	2b00      	cmp	r3, #0
 80045be:	d006      	beq.n	80045ce <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80045c0:	4b2d      	ldr	r3, [pc, #180]	; (8004678 <HAL_GPIO_Init+0x2d0>)
 80045c2:	681a      	ldr	r2, [r3, #0]
 80045c4:	492c      	ldr	r1, [pc, #176]	; (8004678 <HAL_GPIO_Init+0x2d0>)
 80045c6:	69bb      	ldr	r3, [r7, #24]
 80045c8:	4313      	orrs	r3, r2
 80045ca:	600b      	str	r3, [r1, #0]
 80045cc:	e006      	b.n	80045dc <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80045ce:	4b2a      	ldr	r3, [pc, #168]	; (8004678 <HAL_GPIO_Init+0x2d0>)
 80045d0:	681a      	ldr	r2, [r3, #0]
 80045d2:	69bb      	ldr	r3, [r7, #24]
 80045d4:	43db      	mvns	r3, r3
 80045d6:	4928      	ldr	r1, [pc, #160]	; (8004678 <HAL_GPIO_Init+0x2d0>)
 80045d8:	4013      	ands	r3, r2
 80045da:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80045dc:	683b      	ldr	r3, [r7, #0]
 80045de:	685b      	ldr	r3, [r3, #4]
 80045e0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80045e4:	2b00      	cmp	r3, #0
 80045e6:	d006      	beq.n	80045f6 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80045e8:	4b23      	ldr	r3, [pc, #140]	; (8004678 <HAL_GPIO_Init+0x2d0>)
 80045ea:	685a      	ldr	r2, [r3, #4]
 80045ec:	4922      	ldr	r1, [pc, #136]	; (8004678 <HAL_GPIO_Init+0x2d0>)
 80045ee:	69bb      	ldr	r3, [r7, #24]
 80045f0:	4313      	orrs	r3, r2
 80045f2:	604b      	str	r3, [r1, #4]
 80045f4:	e006      	b.n	8004604 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80045f6:	4b20      	ldr	r3, [pc, #128]	; (8004678 <HAL_GPIO_Init+0x2d0>)
 80045f8:	685a      	ldr	r2, [r3, #4]
 80045fa:	69bb      	ldr	r3, [r7, #24]
 80045fc:	43db      	mvns	r3, r3
 80045fe:	491e      	ldr	r1, [pc, #120]	; (8004678 <HAL_GPIO_Init+0x2d0>)
 8004600:	4013      	ands	r3, r2
 8004602:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8004604:	683b      	ldr	r3, [r7, #0]
 8004606:	685b      	ldr	r3, [r3, #4]
 8004608:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800460c:	2b00      	cmp	r3, #0
 800460e:	d006      	beq.n	800461e <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8004610:	4b19      	ldr	r3, [pc, #100]	; (8004678 <HAL_GPIO_Init+0x2d0>)
 8004612:	689a      	ldr	r2, [r3, #8]
 8004614:	4918      	ldr	r1, [pc, #96]	; (8004678 <HAL_GPIO_Init+0x2d0>)
 8004616:	69bb      	ldr	r3, [r7, #24]
 8004618:	4313      	orrs	r3, r2
 800461a:	608b      	str	r3, [r1, #8]
 800461c:	e006      	b.n	800462c <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 800461e:	4b16      	ldr	r3, [pc, #88]	; (8004678 <HAL_GPIO_Init+0x2d0>)
 8004620:	689a      	ldr	r2, [r3, #8]
 8004622:	69bb      	ldr	r3, [r7, #24]
 8004624:	43db      	mvns	r3, r3
 8004626:	4914      	ldr	r1, [pc, #80]	; (8004678 <HAL_GPIO_Init+0x2d0>)
 8004628:	4013      	ands	r3, r2
 800462a:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800462c:	683b      	ldr	r3, [r7, #0]
 800462e:	685b      	ldr	r3, [r3, #4]
 8004630:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004634:	2b00      	cmp	r3, #0
 8004636:	d021      	beq.n	800467c <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8004638:	4b0f      	ldr	r3, [pc, #60]	; (8004678 <HAL_GPIO_Init+0x2d0>)
 800463a:	68da      	ldr	r2, [r3, #12]
 800463c:	490e      	ldr	r1, [pc, #56]	; (8004678 <HAL_GPIO_Init+0x2d0>)
 800463e:	69bb      	ldr	r3, [r7, #24]
 8004640:	4313      	orrs	r3, r2
 8004642:	60cb      	str	r3, [r1, #12]
 8004644:	e021      	b.n	800468a <HAL_GPIO_Init+0x2e2>
 8004646:	bf00      	nop
 8004648:	10320000 	.word	0x10320000
 800464c:	10310000 	.word	0x10310000
 8004650:	10220000 	.word	0x10220000
 8004654:	10210000 	.word	0x10210000
 8004658:	10120000 	.word	0x10120000
 800465c:	10110000 	.word	0x10110000
 8004660:	40021000 	.word	0x40021000
 8004664:	40010000 	.word	0x40010000
 8004668:	40010800 	.word	0x40010800
 800466c:	40010c00 	.word	0x40010c00
 8004670:	40011000 	.word	0x40011000
 8004674:	40011400 	.word	0x40011400
 8004678:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 800467c:	4b0b      	ldr	r3, [pc, #44]	; (80046ac <HAL_GPIO_Init+0x304>)
 800467e:	68da      	ldr	r2, [r3, #12]
 8004680:	69bb      	ldr	r3, [r7, #24]
 8004682:	43db      	mvns	r3, r3
 8004684:	4909      	ldr	r1, [pc, #36]	; (80046ac <HAL_GPIO_Init+0x304>)
 8004686:	4013      	ands	r3, r2
 8004688:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 800468a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800468c:	3301      	adds	r3, #1
 800468e:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004690:	683b      	ldr	r3, [r7, #0]
 8004692:	681a      	ldr	r2, [r3, #0]
 8004694:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004696:	fa22 f303 	lsr.w	r3, r2, r3
 800469a:	2b00      	cmp	r3, #0
 800469c:	f47f ae8e 	bne.w	80043bc <HAL_GPIO_Init+0x14>
  }
}
 80046a0:	bf00      	nop
 80046a2:	bf00      	nop
 80046a4:	372c      	adds	r7, #44	; 0x2c
 80046a6:	46bd      	mov	sp, r7
 80046a8:	bc80      	pop	{r7}
 80046aa:	4770      	bx	lr
 80046ac:	40010400 	.word	0x40010400

080046b0 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80046b0:	b480      	push	{r7}
 80046b2:	b085      	sub	sp, #20
 80046b4:	af00      	add	r7, sp, #0
 80046b6:	6078      	str	r0, [r7, #4]
 80046b8:	460b      	mov	r3, r1
 80046ba:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	689a      	ldr	r2, [r3, #8]
 80046c0:	887b      	ldrh	r3, [r7, #2]
 80046c2:	4013      	ands	r3, r2
 80046c4:	2b00      	cmp	r3, #0
 80046c6:	d002      	beq.n	80046ce <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80046c8:	2301      	movs	r3, #1
 80046ca:	73fb      	strb	r3, [r7, #15]
 80046cc:	e001      	b.n	80046d2 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80046ce:	2300      	movs	r3, #0
 80046d0:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80046d2:	7bfb      	ldrb	r3, [r7, #15]
}
 80046d4:	4618      	mov	r0, r3
 80046d6:	3714      	adds	r7, #20
 80046d8:	46bd      	mov	sp, r7
 80046da:	bc80      	pop	{r7}
 80046dc:	4770      	bx	lr

080046de <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80046de:	b480      	push	{r7}
 80046e0:	b083      	sub	sp, #12
 80046e2:	af00      	add	r7, sp, #0
 80046e4:	6078      	str	r0, [r7, #4]
 80046e6:	460b      	mov	r3, r1
 80046e8:	807b      	strh	r3, [r7, #2]
 80046ea:	4613      	mov	r3, r2
 80046ec:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80046ee:	787b      	ldrb	r3, [r7, #1]
 80046f0:	2b00      	cmp	r3, #0
 80046f2:	d003      	beq.n	80046fc <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80046f4:	887a      	ldrh	r2, [r7, #2]
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80046fa:	e003      	b.n	8004704 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80046fc:	887b      	ldrh	r3, [r7, #2]
 80046fe:	041a      	lsls	r2, r3, #16
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	611a      	str	r2, [r3, #16]
}
 8004704:	bf00      	nop
 8004706:	370c      	adds	r7, #12
 8004708:	46bd      	mov	sp, r7
 800470a:	bc80      	pop	{r7}
 800470c:	4770      	bx	lr
	...

08004710 <HAL_I2C_Init>:
  * @param  hi2c: pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004710:	b580      	push	{r7, lr}
 8004712:	b084      	sub	sp, #16
 8004714:	af00      	add	r7, sp, #0
 8004716:	6078      	str	r0, [r7, #4]
  uint32_t freqrange = 0U;
 8004718:	2300      	movs	r3, #0
 800471a:	60fb      	str	r3, [r7, #12]
  uint32_t pclk1 = 0U;
 800471c:	2300      	movs	r3, #0
 800471e:	60bb      	str	r3, [r7, #8]

  /* Check the I2C handle allocation */
  if(hi2c == NULL)
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	2b00      	cmp	r3, #0
 8004724:	d101      	bne.n	800472a <HAL_I2C_Init+0x1a>
  {
    return HAL_ERROR;
 8004726:	2301      	movs	r3, #1
 8004728:	e0f3      	b.n	8004912 <HAL_I2C_Init+0x202>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if(hi2c->State == HAL_I2C_STATE_RESET)
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004730:	b2db      	uxtb	r3, r3
 8004732:	2b00      	cmp	r3, #0
 8004734:	d106      	bne.n	8004744 <HAL_I2C_Init+0x34>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	2200      	movs	r2, #0
 800473a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800473e:	6878      	ldr	r0, [r7, #4]
 8004740:	f000 f8f6 	bl	8004930 <HAL_I2C_MspInit>
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	2224      	movs	r2, #36	; 0x24
 8004748:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	681b      	ldr	r3, [r3, #0]
 8004750:	681a      	ldr	r2, [r3, #0]
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	681b      	ldr	r3, [r3, #0]
 8004756:	f022 0201 	bic.w	r2, r2, #1
 800475a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 800475c:	f000 fcc6 	bl	80050ec <HAL_RCC_GetPCLK1Freq>
 8004760:	60b8      	str	r0, [r7, #8]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	685b      	ldr	r3, [r3, #4]
 8004766:	4a6d      	ldr	r2, [pc, #436]	; (800491c <HAL_I2C_Init+0x20c>)
 8004768:	4293      	cmp	r3, r2
 800476a:	d807      	bhi.n	800477c <HAL_I2C_Init+0x6c>
 800476c:	68bb      	ldr	r3, [r7, #8]
 800476e:	4a6c      	ldr	r2, [pc, #432]	; (8004920 <HAL_I2C_Init+0x210>)
 8004770:	4293      	cmp	r3, r2
 8004772:	bf94      	ite	ls
 8004774:	2301      	movls	r3, #1
 8004776:	2300      	movhi	r3, #0
 8004778:	b2db      	uxtb	r3, r3
 800477a:	e006      	b.n	800478a <HAL_I2C_Init+0x7a>
 800477c:	68bb      	ldr	r3, [r7, #8]
 800477e:	4a69      	ldr	r2, [pc, #420]	; (8004924 <HAL_I2C_Init+0x214>)
 8004780:	4293      	cmp	r3, r2
 8004782:	bf94      	ite	ls
 8004784:	2301      	movls	r3, #1
 8004786:	2300      	movhi	r3, #0
 8004788:	b2db      	uxtb	r3, r3
 800478a:	2b00      	cmp	r3, #0
 800478c:	d001      	beq.n	8004792 <HAL_I2C_Init+0x82>
  {
    return HAL_ERROR;
 800478e:	2301      	movs	r3, #1
 8004790:	e0bf      	b.n	8004912 <HAL_I2C_Init+0x202>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8004792:	68bb      	ldr	r3, [r7, #8]
 8004794:	4a64      	ldr	r2, [pc, #400]	; (8004928 <HAL_I2C_Init+0x218>)
 8004796:	fba2 2303 	umull	r2, r3, r2, r3
 800479a:	0c9b      	lsrs	r3, r3, #18
 800479c:	60fb      	str	r3, [r7, #12]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->CR2 = freqrange;
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	681b      	ldr	r3, [r3, #0]
 80047a2:	68fa      	ldr	r2, [r7, #12]
 80047a4:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  hi2c->Instance->TRISE = I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed);
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	685b      	ldr	r3, [r3, #4]
 80047aa:	4a5c      	ldr	r2, [pc, #368]	; (800491c <HAL_I2C_Init+0x20c>)
 80047ac:	4293      	cmp	r3, r2
 80047ae:	d802      	bhi.n	80047b6 <HAL_I2C_Init+0xa6>
 80047b0:	68fb      	ldr	r3, [r7, #12]
 80047b2:	3301      	adds	r3, #1
 80047b4:	e009      	b.n	80047ca <HAL_I2C_Init+0xba>
 80047b6:	68fb      	ldr	r3, [r7, #12]
 80047b8:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80047bc:	fb02 f303 	mul.w	r3, r2, r3
 80047c0:	4a5a      	ldr	r2, [pc, #360]	; (800492c <HAL_I2C_Init+0x21c>)
 80047c2:	fba2 2303 	umull	r2, r3, r2, r3
 80047c6:	099b      	lsrs	r3, r3, #6
 80047c8:	3301      	adds	r3, #1
 80047ca:	687a      	ldr	r2, [r7, #4]
 80047cc:	6812      	ldr	r2, [r2, #0]
 80047ce:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  hi2c->Instance->CCR = I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle);
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	685b      	ldr	r3, [r3, #4]
 80047d4:	4a51      	ldr	r2, [pc, #324]	; (800491c <HAL_I2C_Init+0x20c>)
 80047d6:	4293      	cmp	r3, r2
 80047d8:	d819      	bhi.n	800480e <HAL_I2C_Init+0xfe>
 80047da:	68bb      	ldr	r3, [r7, #8]
 80047dc:	1e5a      	subs	r2, r3, #1
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	685b      	ldr	r3, [r3, #4]
 80047e2:	005b      	lsls	r3, r3, #1
 80047e4:	fbb2 f3f3 	udiv	r3, r2, r3
 80047e8:	1c5a      	adds	r2, r3, #1
 80047ea:	f640 73fc 	movw	r3, #4092	; 0xffc
 80047ee:	4013      	ands	r3, r2
 80047f0:	2b00      	cmp	r3, #0
 80047f2:	d00a      	beq.n	800480a <HAL_I2C_Init+0xfa>
 80047f4:	68bb      	ldr	r3, [r7, #8]
 80047f6:	1e5a      	subs	r2, r3, #1
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	685b      	ldr	r3, [r3, #4]
 80047fc:	005b      	lsls	r3, r3, #1
 80047fe:	fbb2 f3f3 	udiv	r3, r2, r3
 8004802:	3301      	adds	r3, #1
 8004804:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004808:	e051      	b.n	80048ae <HAL_I2C_Init+0x19e>
 800480a:	2304      	movs	r3, #4
 800480c:	e04f      	b.n	80048ae <HAL_I2C_Init+0x19e>
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	689b      	ldr	r3, [r3, #8]
 8004812:	2b00      	cmp	r3, #0
 8004814:	d111      	bne.n	800483a <HAL_I2C_Init+0x12a>
 8004816:	68bb      	ldr	r3, [r7, #8]
 8004818:	1e59      	subs	r1, r3, #1
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	685a      	ldr	r2, [r3, #4]
 800481e:	4613      	mov	r3, r2
 8004820:	005b      	lsls	r3, r3, #1
 8004822:	4413      	add	r3, r2
 8004824:	fbb1 f3f3 	udiv	r3, r1, r3
 8004828:	3301      	adds	r3, #1
 800482a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800482e:	2b00      	cmp	r3, #0
 8004830:	bf0c      	ite	eq
 8004832:	2301      	moveq	r3, #1
 8004834:	2300      	movne	r3, #0
 8004836:	b2db      	uxtb	r3, r3
 8004838:	e012      	b.n	8004860 <HAL_I2C_Init+0x150>
 800483a:	68bb      	ldr	r3, [r7, #8]
 800483c:	1e59      	subs	r1, r3, #1
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	685a      	ldr	r2, [r3, #4]
 8004842:	4613      	mov	r3, r2
 8004844:	009b      	lsls	r3, r3, #2
 8004846:	4413      	add	r3, r2
 8004848:	009a      	lsls	r2, r3, #2
 800484a:	4413      	add	r3, r2
 800484c:	fbb1 f3f3 	udiv	r3, r1, r3
 8004850:	3301      	adds	r3, #1
 8004852:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004856:	2b00      	cmp	r3, #0
 8004858:	bf0c      	ite	eq
 800485a:	2301      	moveq	r3, #1
 800485c:	2300      	movne	r3, #0
 800485e:	b2db      	uxtb	r3, r3
 8004860:	2b00      	cmp	r3, #0
 8004862:	d001      	beq.n	8004868 <HAL_I2C_Init+0x158>
 8004864:	2301      	movs	r3, #1
 8004866:	e022      	b.n	80048ae <HAL_I2C_Init+0x19e>
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	689b      	ldr	r3, [r3, #8]
 800486c:	2b00      	cmp	r3, #0
 800486e:	d10e      	bne.n	800488e <HAL_I2C_Init+0x17e>
 8004870:	68bb      	ldr	r3, [r7, #8]
 8004872:	1e59      	subs	r1, r3, #1
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	685a      	ldr	r2, [r3, #4]
 8004878:	4613      	mov	r3, r2
 800487a:	005b      	lsls	r3, r3, #1
 800487c:	4413      	add	r3, r2
 800487e:	fbb1 f3f3 	udiv	r3, r1, r3
 8004882:	3301      	adds	r3, #1
 8004884:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004888:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800488c:	e00f      	b.n	80048ae <HAL_I2C_Init+0x19e>
 800488e:	68bb      	ldr	r3, [r7, #8]
 8004890:	1e59      	subs	r1, r3, #1
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	685a      	ldr	r2, [r3, #4]
 8004896:	4613      	mov	r3, r2
 8004898:	009b      	lsls	r3, r3, #2
 800489a:	4413      	add	r3, r2
 800489c:	009a      	lsls	r2, r3, #2
 800489e:	4413      	add	r3, r2
 80048a0:	fbb1 f3f3 	udiv	r3, r1, r3
 80048a4:	3301      	adds	r3, #1
 80048a6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80048aa:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80048ae:	687a      	ldr	r2, [r7, #4]
 80048b0:	6812      	ldr	r2, [r2, #0]
 80048b2:	61d3      	str	r3, [r2, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	69d9      	ldr	r1, [r3, #28]
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	6a1a      	ldr	r2, [r3, #32]
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	681b      	ldr	r3, [r3, #0]
 80048c0:	430a      	orrs	r2, r1
 80048c2:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  hi2c->Instance->OAR1 = (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1);
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	6919      	ldr	r1, [r3, #16]
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	68da      	ldr	r2, [r3, #12]
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	681b      	ldr	r3, [r3, #0]
 80048d0:	430a      	orrs	r2, r1
 80048d2:	609a      	str	r2, [r3, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2);
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	6959      	ldr	r1, [r3, #20]
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	699a      	ldr	r2, [r3, #24]
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	681b      	ldr	r3, [r3, #0]
 80048e0:	430a      	orrs	r2, r1
 80048e2:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	681b      	ldr	r3, [r3, #0]
 80048e8:	681a      	ldr	r2, [r3, #0]
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	681b      	ldr	r3, [r3, #0]
 80048ee:	f042 0201 	orr.w	r2, r2, #1
 80048f2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	2200      	movs	r2, #0
 80048f8:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	2220      	movs	r2, #32
 80048fe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	2200      	movs	r2, #0
 8004906:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	2200      	movs	r2, #0
 800490c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8004910:	2300      	movs	r3, #0
}
 8004912:	4618      	mov	r0, r3
 8004914:	3710      	adds	r7, #16
 8004916:	46bd      	mov	sp, r7
 8004918:	bd80      	pop	{r7, pc}
 800491a:	bf00      	nop
 800491c:	000186a0 	.word	0x000186a0
 8004920:	001e847f 	.word	0x001e847f
 8004924:	003d08ff 	.word	0x003d08ff
 8004928:	431bde83 	.word	0x431bde83
 800492c:	10624dd3 	.word	0x10624dd3

08004930 <HAL_I2C_MspInit>:
  * @param  hi2c: pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
 __weak void HAL_I2C_MspInit(I2C_HandleTypeDef *hi2c)
{
 8004930:	b480      	push	{r7}
 8004932:	b083      	sub	sp, #12
 8004934:	af00      	add	r7, sp, #0
 8004936:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hi2c);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2C_MspInit could be implemented in the user file
   */
}
 8004938:	bf00      	nop
 800493a:	370c      	adds	r7, #12
 800493c:	46bd      	mov	sp, r7
 800493e:	bc80      	pop	{r7}
 8004940:	4770      	bx	lr
	...

08004944 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004944:	b580      	push	{r7, lr}
 8004946:	b086      	sub	sp, #24
 8004948:	af00      	add	r7, sp, #0
 800494a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	2b00      	cmp	r3, #0
 8004950:	d101      	bne.n	8004956 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004952:	2301      	movs	r3, #1
 8004954:	e26c      	b.n	8004e30 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	681b      	ldr	r3, [r3, #0]
 800495a:	f003 0301 	and.w	r3, r3, #1
 800495e:	2b00      	cmp	r3, #0
 8004960:	f000 8087 	beq.w	8004a72 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8004964:	4b92      	ldr	r3, [pc, #584]	; (8004bb0 <HAL_RCC_OscConfig+0x26c>)
 8004966:	685b      	ldr	r3, [r3, #4]
 8004968:	f003 030c 	and.w	r3, r3, #12
 800496c:	2b04      	cmp	r3, #4
 800496e:	d00c      	beq.n	800498a <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8004970:	4b8f      	ldr	r3, [pc, #572]	; (8004bb0 <HAL_RCC_OscConfig+0x26c>)
 8004972:	685b      	ldr	r3, [r3, #4]
 8004974:	f003 030c 	and.w	r3, r3, #12
 8004978:	2b08      	cmp	r3, #8
 800497a:	d112      	bne.n	80049a2 <HAL_RCC_OscConfig+0x5e>
 800497c:	4b8c      	ldr	r3, [pc, #560]	; (8004bb0 <HAL_RCC_OscConfig+0x26c>)
 800497e:	685b      	ldr	r3, [r3, #4]
 8004980:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004984:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004988:	d10b      	bne.n	80049a2 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800498a:	4b89      	ldr	r3, [pc, #548]	; (8004bb0 <HAL_RCC_OscConfig+0x26c>)
 800498c:	681b      	ldr	r3, [r3, #0]
 800498e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004992:	2b00      	cmp	r3, #0
 8004994:	d06c      	beq.n	8004a70 <HAL_RCC_OscConfig+0x12c>
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	685b      	ldr	r3, [r3, #4]
 800499a:	2b00      	cmp	r3, #0
 800499c:	d168      	bne.n	8004a70 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800499e:	2301      	movs	r3, #1
 80049a0:	e246      	b.n	8004e30 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	685b      	ldr	r3, [r3, #4]
 80049a6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80049aa:	d106      	bne.n	80049ba <HAL_RCC_OscConfig+0x76>
 80049ac:	4b80      	ldr	r3, [pc, #512]	; (8004bb0 <HAL_RCC_OscConfig+0x26c>)
 80049ae:	681b      	ldr	r3, [r3, #0]
 80049b0:	4a7f      	ldr	r2, [pc, #508]	; (8004bb0 <HAL_RCC_OscConfig+0x26c>)
 80049b2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80049b6:	6013      	str	r3, [r2, #0]
 80049b8:	e02e      	b.n	8004a18 <HAL_RCC_OscConfig+0xd4>
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	685b      	ldr	r3, [r3, #4]
 80049be:	2b00      	cmp	r3, #0
 80049c0:	d10c      	bne.n	80049dc <HAL_RCC_OscConfig+0x98>
 80049c2:	4b7b      	ldr	r3, [pc, #492]	; (8004bb0 <HAL_RCC_OscConfig+0x26c>)
 80049c4:	681b      	ldr	r3, [r3, #0]
 80049c6:	4a7a      	ldr	r2, [pc, #488]	; (8004bb0 <HAL_RCC_OscConfig+0x26c>)
 80049c8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80049cc:	6013      	str	r3, [r2, #0]
 80049ce:	4b78      	ldr	r3, [pc, #480]	; (8004bb0 <HAL_RCC_OscConfig+0x26c>)
 80049d0:	681b      	ldr	r3, [r3, #0]
 80049d2:	4a77      	ldr	r2, [pc, #476]	; (8004bb0 <HAL_RCC_OscConfig+0x26c>)
 80049d4:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80049d8:	6013      	str	r3, [r2, #0]
 80049da:	e01d      	b.n	8004a18 <HAL_RCC_OscConfig+0xd4>
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	685b      	ldr	r3, [r3, #4]
 80049e0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80049e4:	d10c      	bne.n	8004a00 <HAL_RCC_OscConfig+0xbc>
 80049e6:	4b72      	ldr	r3, [pc, #456]	; (8004bb0 <HAL_RCC_OscConfig+0x26c>)
 80049e8:	681b      	ldr	r3, [r3, #0]
 80049ea:	4a71      	ldr	r2, [pc, #452]	; (8004bb0 <HAL_RCC_OscConfig+0x26c>)
 80049ec:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80049f0:	6013      	str	r3, [r2, #0]
 80049f2:	4b6f      	ldr	r3, [pc, #444]	; (8004bb0 <HAL_RCC_OscConfig+0x26c>)
 80049f4:	681b      	ldr	r3, [r3, #0]
 80049f6:	4a6e      	ldr	r2, [pc, #440]	; (8004bb0 <HAL_RCC_OscConfig+0x26c>)
 80049f8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80049fc:	6013      	str	r3, [r2, #0]
 80049fe:	e00b      	b.n	8004a18 <HAL_RCC_OscConfig+0xd4>
 8004a00:	4b6b      	ldr	r3, [pc, #428]	; (8004bb0 <HAL_RCC_OscConfig+0x26c>)
 8004a02:	681b      	ldr	r3, [r3, #0]
 8004a04:	4a6a      	ldr	r2, [pc, #424]	; (8004bb0 <HAL_RCC_OscConfig+0x26c>)
 8004a06:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004a0a:	6013      	str	r3, [r2, #0]
 8004a0c:	4b68      	ldr	r3, [pc, #416]	; (8004bb0 <HAL_RCC_OscConfig+0x26c>)
 8004a0e:	681b      	ldr	r3, [r3, #0]
 8004a10:	4a67      	ldr	r2, [pc, #412]	; (8004bb0 <HAL_RCC_OscConfig+0x26c>)
 8004a12:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004a16:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	685b      	ldr	r3, [r3, #4]
 8004a1c:	2b00      	cmp	r3, #0
 8004a1e:	d013      	beq.n	8004a48 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004a20:	f7fe fd50 	bl	80034c4 <HAL_GetTick>
 8004a24:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004a26:	e008      	b.n	8004a3a <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004a28:	f7fe fd4c 	bl	80034c4 <HAL_GetTick>
 8004a2c:	4602      	mov	r2, r0
 8004a2e:	693b      	ldr	r3, [r7, #16]
 8004a30:	1ad3      	subs	r3, r2, r3
 8004a32:	2b64      	cmp	r3, #100	; 0x64
 8004a34:	d901      	bls.n	8004a3a <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8004a36:	2303      	movs	r3, #3
 8004a38:	e1fa      	b.n	8004e30 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004a3a:	4b5d      	ldr	r3, [pc, #372]	; (8004bb0 <HAL_RCC_OscConfig+0x26c>)
 8004a3c:	681b      	ldr	r3, [r3, #0]
 8004a3e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004a42:	2b00      	cmp	r3, #0
 8004a44:	d0f0      	beq.n	8004a28 <HAL_RCC_OscConfig+0xe4>
 8004a46:	e014      	b.n	8004a72 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004a48:	f7fe fd3c 	bl	80034c4 <HAL_GetTick>
 8004a4c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004a4e:	e008      	b.n	8004a62 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004a50:	f7fe fd38 	bl	80034c4 <HAL_GetTick>
 8004a54:	4602      	mov	r2, r0
 8004a56:	693b      	ldr	r3, [r7, #16]
 8004a58:	1ad3      	subs	r3, r2, r3
 8004a5a:	2b64      	cmp	r3, #100	; 0x64
 8004a5c:	d901      	bls.n	8004a62 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8004a5e:	2303      	movs	r3, #3
 8004a60:	e1e6      	b.n	8004e30 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004a62:	4b53      	ldr	r3, [pc, #332]	; (8004bb0 <HAL_RCC_OscConfig+0x26c>)
 8004a64:	681b      	ldr	r3, [r3, #0]
 8004a66:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004a6a:	2b00      	cmp	r3, #0
 8004a6c:	d1f0      	bne.n	8004a50 <HAL_RCC_OscConfig+0x10c>
 8004a6e:	e000      	b.n	8004a72 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004a70:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	681b      	ldr	r3, [r3, #0]
 8004a76:	f003 0302 	and.w	r3, r3, #2
 8004a7a:	2b00      	cmp	r3, #0
 8004a7c:	d063      	beq.n	8004b46 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8004a7e:	4b4c      	ldr	r3, [pc, #304]	; (8004bb0 <HAL_RCC_OscConfig+0x26c>)
 8004a80:	685b      	ldr	r3, [r3, #4]
 8004a82:	f003 030c 	and.w	r3, r3, #12
 8004a86:	2b00      	cmp	r3, #0
 8004a88:	d00b      	beq.n	8004aa2 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8004a8a:	4b49      	ldr	r3, [pc, #292]	; (8004bb0 <HAL_RCC_OscConfig+0x26c>)
 8004a8c:	685b      	ldr	r3, [r3, #4]
 8004a8e:	f003 030c 	and.w	r3, r3, #12
 8004a92:	2b08      	cmp	r3, #8
 8004a94:	d11c      	bne.n	8004ad0 <HAL_RCC_OscConfig+0x18c>
 8004a96:	4b46      	ldr	r3, [pc, #280]	; (8004bb0 <HAL_RCC_OscConfig+0x26c>)
 8004a98:	685b      	ldr	r3, [r3, #4]
 8004a9a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004a9e:	2b00      	cmp	r3, #0
 8004aa0:	d116      	bne.n	8004ad0 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004aa2:	4b43      	ldr	r3, [pc, #268]	; (8004bb0 <HAL_RCC_OscConfig+0x26c>)
 8004aa4:	681b      	ldr	r3, [r3, #0]
 8004aa6:	f003 0302 	and.w	r3, r3, #2
 8004aaa:	2b00      	cmp	r3, #0
 8004aac:	d005      	beq.n	8004aba <HAL_RCC_OscConfig+0x176>
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	691b      	ldr	r3, [r3, #16]
 8004ab2:	2b01      	cmp	r3, #1
 8004ab4:	d001      	beq.n	8004aba <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8004ab6:	2301      	movs	r3, #1
 8004ab8:	e1ba      	b.n	8004e30 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004aba:	4b3d      	ldr	r3, [pc, #244]	; (8004bb0 <HAL_RCC_OscConfig+0x26c>)
 8004abc:	681b      	ldr	r3, [r3, #0]
 8004abe:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	695b      	ldr	r3, [r3, #20]
 8004ac6:	00db      	lsls	r3, r3, #3
 8004ac8:	4939      	ldr	r1, [pc, #228]	; (8004bb0 <HAL_RCC_OscConfig+0x26c>)
 8004aca:	4313      	orrs	r3, r2
 8004acc:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004ace:	e03a      	b.n	8004b46 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	691b      	ldr	r3, [r3, #16]
 8004ad4:	2b00      	cmp	r3, #0
 8004ad6:	d020      	beq.n	8004b1a <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004ad8:	4b36      	ldr	r3, [pc, #216]	; (8004bb4 <HAL_RCC_OscConfig+0x270>)
 8004ada:	2201      	movs	r2, #1
 8004adc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004ade:	f7fe fcf1 	bl	80034c4 <HAL_GetTick>
 8004ae2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004ae4:	e008      	b.n	8004af8 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004ae6:	f7fe fced 	bl	80034c4 <HAL_GetTick>
 8004aea:	4602      	mov	r2, r0
 8004aec:	693b      	ldr	r3, [r7, #16]
 8004aee:	1ad3      	subs	r3, r2, r3
 8004af0:	2b02      	cmp	r3, #2
 8004af2:	d901      	bls.n	8004af8 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8004af4:	2303      	movs	r3, #3
 8004af6:	e19b      	b.n	8004e30 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004af8:	4b2d      	ldr	r3, [pc, #180]	; (8004bb0 <HAL_RCC_OscConfig+0x26c>)
 8004afa:	681b      	ldr	r3, [r3, #0]
 8004afc:	f003 0302 	and.w	r3, r3, #2
 8004b00:	2b00      	cmp	r3, #0
 8004b02:	d0f0      	beq.n	8004ae6 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004b04:	4b2a      	ldr	r3, [pc, #168]	; (8004bb0 <HAL_RCC_OscConfig+0x26c>)
 8004b06:	681b      	ldr	r3, [r3, #0]
 8004b08:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	695b      	ldr	r3, [r3, #20]
 8004b10:	00db      	lsls	r3, r3, #3
 8004b12:	4927      	ldr	r1, [pc, #156]	; (8004bb0 <HAL_RCC_OscConfig+0x26c>)
 8004b14:	4313      	orrs	r3, r2
 8004b16:	600b      	str	r3, [r1, #0]
 8004b18:	e015      	b.n	8004b46 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004b1a:	4b26      	ldr	r3, [pc, #152]	; (8004bb4 <HAL_RCC_OscConfig+0x270>)
 8004b1c:	2200      	movs	r2, #0
 8004b1e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004b20:	f7fe fcd0 	bl	80034c4 <HAL_GetTick>
 8004b24:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004b26:	e008      	b.n	8004b3a <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004b28:	f7fe fccc 	bl	80034c4 <HAL_GetTick>
 8004b2c:	4602      	mov	r2, r0
 8004b2e:	693b      	ldr	r3, [r7, #16]
 8004b30:	1ad3      	subs	r3, r2, r3
 8004b32:	2b02      	cmp	r3, #2
 8004b34:	d901      	bls.n	8004b3a <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8004b36:	2303      	movs	r3, #3
 8004b38:	e17a      	b.n	8004e30 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004b3a:	4b1d      	ldr	r3, [pc, #116]	; (8004bb0 <HAL_RCC_OscConfig+0x26c>)
 8004b3c:	681b      	ldr	r3, [r3, #0]
 8004b3e:	f003 0302 	and.w	r3, r3, #2
 8004b42:	2b00      	cmp	r3, #0
 8004b44:	d1f0      	bne.n	8004b28 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	681b      	ldr	r3, [r3, #0]
 8004b4a:	f003 0308 	and.w	r3, r3, #8
 8004b4e:	2b00      	cmp	r3, #0
 8004b50:	d03a      	beq.n	8004bc8 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	699b      	ldr	r3, [r3, #24]
 8004b56:	2b00      	cmp	r3, #0
 8004b58:	d019      	beq.n	8004b8e <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004b5a:	4b17      	ldr	r3, [pc, #92]	; (8004bb8 <HAL_RCC_OscConfig+0x274>)
 8004b5c:	2201      	movs	r2, #1
 8004b5e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004b60:	f7fe fcb0 	bl	80034c4 <HAL_GetTick>
 8004b64:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004b66:	e008      	b.n	8004b7a <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004b68:	f7fe fcac 	bl	80034c4 <HAL_GetTick>
 8004b6c:	4602      	mov	r2, r0
 8004b6e:	693b      	ldr	r3, [r7, #16]
 8004b70:	1ad3      	subs	r3, r2, r3
 8004b72:	2b02      	cmp	r3, #2
 8004b74:	d901      	bls.n	8004b7a <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8004b76:	2303      	movs	r3, #3
 8004b78:	e15a      	b.n	8004e30 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004b7a:	4b0d      	ldr	r3, [pc, #52]	; (8004bb0 <HAL_RCC_OscConfig+0x26c>)
 8004b7c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b7e:	f003 0302 	and.w	r3, r3, #2
 8004b82:	2b00      	cmp	r3, #0
 8004b84:	d0f0      	beq.n	8004b68 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8004b86:	2001      	movs	r0, #1
 8004b88:	f000 fad8 	bl	800513c <RCC_Delay>
 8004b8c:	e01c      	b.n	8004bc8 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004b8e:	4b0a      	ldr	r3, [pc, #40]	; (8004bb8 <HAL_RCC_OscConfig+0x274>)
 8004b90:	2200      	movs	r2, #0
 8004b92:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004b94:	f7fe fc96 	bl	80034c4 <HAL_GetTick>
 8004b98:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004b9a:	e00f      	b.n	8004bbc <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004b9c:	f7fe fc92 	bl	80034c4 <HAL_GetTick>
 8004ba0:	4602      	mov	r2, r0
 8004ba2:	693b      	ldr	r3, [r7, #16]
 8004ba4:	1ad3      	subs	r3, r2, r3
 8004ba6:	2b02      	cmp	r3, #2
 8004ba8:	d908      	bls.n	8004bbc <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8004baa:	2303      	movs	r3, #3
 8004bac:	e140      	b.n	8004e30 <HAL_RCC_OscConfig+0x4ec>
 8004bae:	bf00      	nop
 8004bb0:	40021000 	.word	0x40021000
 8004bb4:	42420000 	.word	0x42420000
 8004bb8:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004bbc:	4b9e      	ldr	r3, [pc, #632]	; (8004e38 <HAL_RCC_OscConfig+0x4f4>)
 8004bbe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004bc0:	f003 0302 	and.w	r3, r3, #2
 8004bc4:	2b00      	cmp	r3, #0
 8004bc6:	d1e9      	bne.n	8004b9c <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	681b      	ldr	r3, [r3, #0]
 8004bcc:	f003 0304 	and.w	r3, r3, #4
 8004bd0:	2b00      	cmp	r3, #0
 8004bd2:	f000 80a6 	beq.w	8004d22 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004bd6:	2300      	movs	r3, #0
 8004bd8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004bda:	4b97      	ldr	r3, [pc, #604]	; (8004e38 <HAL_RCC_OscConfig+0x4f4>)
 8004bdc:	69db      	ldr	r3, [r3, #28]
 8004bde:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004be2:	2b00      	cmp	r3, #0
 8004be4:	d10d      	bne.n	8004c02 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004be6:	4b94      	ldr	r3, [pc, #592]	; (8004e38 <HAL_RCC_OscConfig+0x4f4>)
 8004be8:	69db      	ldr	r3, [r3, #28]
 8004bea:	4a93      	ldr	r2, [pc, #588]	; (8004e38 <HAL_RCC_OscConfig+0x4f4>)
 8004bec:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004bf0:	61d3      	str	r3, [r2, #28]
 8004bf2:	4b91      	ldr	r3, [pc, #580]	; (8004e38 <HAL_RCC_OscConfig+0x4f4>)
 8004bf4:	69db      	ldr	r3, [r3, #28]
 8004bf6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004bfa:	60bb      	str	r3, [r7, #8]
 8004bfc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004bfe:	2301      	movs	r3, #1
 8004c00:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004c02:	4b8e      	ldr	r3, [pc, #568]	; (8004e3c <HAL_RCC_OscConfig+0x4f8>)
 8004c04:	681b      	ldr	r3, [r3, #0]
 8004c06:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004c0a:	2b00      	cmp	r3, #0
 8004c0c:	d118      	bne.n	8004c40 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004c0e:	4b8b      	ldr	r3, [pc, #556]	; (8004e3c <HAL_RCC_OscConfig+0x4f8>)
 8004c10:	681b      	ldr	r3, [r3, #0]
 8004c12:	4a8a      	ldr	r2, [pc, #552]	; (8004e3c <HAL_RCC_OscConfig+0x4f8>)
 8004c14:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004c18:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004c1a:	f7fe fc53 	bl	80034c4 <HAL_GetTick>
 8004c1e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004c20:	e008      	b.n	8004c34 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004c22:	f7fe fc4f 	bl	80034c4 <HAL_GetTick>
 8004c26:	4602      	mov	r2, r0
 8004c28:	693b      	ldr	r3, [r7, #16]
 8004c2a:	1ad3      	subs	r3, r2, r3
 8004c2c:	2b64      	cmp	r3, #100	; 0x64
 8004c2e:	d901      	bls.n	8004c34 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8004c30:	2303      	movs	r3, #3
 8004c32:	e0fd      	b.n	8004e30 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004c34:	4b81      	ldr	r3, [pc, #516]	; (8004e3c <HAL_RCC_OscConfig+0x4f8>)
 8004c36:	681b      	ldr	r3, [r3, #0]
 8004c38:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004c3c:	2b00      	cmp	r3, #0
 8004c3e:	d0f0      	beq.n	8004c22 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	68db      	ldr	r3, [r3, #12]
 8004c44:	2b01      	cmp	r3, #1
 8004c46:	d106      	bne.n	8004c56 <HAL_RCC_OscConfig+0x312>
 8004c48:	4b7b      	ldr	r3, [pc, #492]	; (8004e38 <HAL_RCC_OscConfig+0x4f4>)
 8004c4a:	6a1b      	ldr	r3, [r3, #32]
 8004c4c:	4a7a      	ldr	r2, [pc, #488]	; (8004e38 <HAL_RCC_OscConfig+0x4f4>)
 8004c4e:	f043 0301 	orr.w	r3, r3, #1
 8004c52:	6213      	str	r3, [r2, #32]
 8004c54:	e02d      	b.n	8004cb2 <HAL_RCC_OscConfig+0x36e>
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	68db      	ldr	r3, [r3, #12]
 8004c5a:	2b00      	cmp	r3, #0
 8004c5c:	d10c      	bne.n	8004c78 <HAL_RCC_OscConfig+0x334>
 8004c5e:	4b76      	ldr	r3, [pc, #472]	; (8004e38 <HAL_RCC_OscConfig+0x4f4>)
 8004c60:	6a1b      	ldr	r3, [r3, #32]
 8004c62:	4a75      	ldr	r2, [pc, #468]	; (8004e38 <HAL_RCC_OscConfig+0x4f4>)
 8004c64:	f023 0301 	bic.w	r3, r3, #1
 8004c68:	6213      	str	r3, [r2, #32]
 8004c6a:	4b73      	ldr	r3, [pc, #460]	; (8004e38 <HAL_RCC_OscConfig+0x4f4>)
 8004c6c:	6a1b      	ldr	r3, [r3, #32]
 8004c6e:	4a72      	ldr	r2, [pc, #456]	; (8004e38 <HAL_RCC_OscConfig+0x4f4>)
 8004c70:	f023 0304 	bic.w	r3, r3, #4
 8004c74:	6213      	str	r3, [r2, #32]
 8004c76:	e01c      	b.n	8004cb2 <HAL_RCC_OscConfig+0x36e>
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	68db      	ldr	r3, [r3, #12]
 8004c7c:	2b05      	cmp	r3, #5
 8004c7e:	d10c      	bne.n	8004c9a <HAL_RCC_OscConfig+0x356>
 8004c80:	4b6d      	ldr	r3, [pc, #436]	; (8004e38 <HAL_RCC_OscConfig+0x4f4>)
 8004c82:	6a1b      	ldr	r3, [r3, #32]
 8004c84:	4a6c      	ldr	r2, [pc, #432]	; (8004e38 <HAL_RCC_OscConfig+0x4f4>)
 8004c86:	f043 0304 	orr.w	r3, r3, #4
 8004c8a:	6213      	str	r3, [r2, #32]
 8004c8c:	4b6a      	ldr	r3, [pc, #424]	; (8004e38 <HAL_RCC_OscConfig+0x4f4>)
 8004c8e:	6a1b      	ldr	r3, [r3, #32]
 8004c90:	4a69      	ldr	r2, [pc, #420]	; (8004e38 <HAL_RCC_OscConfig+0x4f4>)
 8004c92:	f043 0301 	orr.w	r3, r3, #1
 8004c96:	6213      	str	r3, [r2, #32]
 8004c98:	e00b      	b.n	8004cb2 <HAL_RCC_OscConfig+0x36e>
 8004c9a:	4b67      	ldr	r3, [pc, #412]	; (8004e38 <HAL_RCC_OscConfig+0x4f4>)
 8004c9c:	6a1b      	ldr	r3, [r3, #32]
 8004c9e:	4a66      	ldr	r2, [pc, #408]	; (8004e38 <HAL_RCC_OscConfig+0x4f4>)
 8004ca0:	f023 0301 	bic.w	r3, r3, #1
 8004ca4:	6213      	str	r3, [r2, #32]
 8004ca6:	4b64      	ldr	r3, [pc, #400]	; (8004e38 <HAL_RCC_OscConfig+0x4f4>)
 8004ca8:	6a1b      	ldr	r3, [r3, #32]
 8004caa:	4a63      	ldr	r2, [pc, #396]	; (8004e38 <HAL_RCC_OscConfig+0x4f4>)
 8004cac:	f023 0304 	bic.w	r3, r3, #4
 8004cb0:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	68db      	ldr	r3, [r3, #12]
 8004cb6:	2b00      	cmp	r3, #0
 8004cb8:	d015      	beq.n	8004ce6 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004cba:	f7fe fc03 	bl	80034c4 <HAL_GetTick>
 8004cbe:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004cc0:	e00a      	b.n	8004cd8 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004cc2:	f7fe fbff 	bl	80034c4 <HAL_GetTick>
 8004cc6:	4602      	mov	r2, r0
 8004cc8:	693b      	ldr	r3, [r7, #16]
 8004cca:	1ad3      	subs	r3, r2, r3
 8004ccc:	f241 3288 	movw	r2, #5000	; 0x1388
 8004cd0:	4293      	cmp	r3, r2
 8004cd2:	d901      	bls.n	8004cd8 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8004cd4:	2303      	movs	r3, #3
 8004cd6:	e0ab      	b.n	8004e30 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004cd8:	4b57      	ldr	r3, [pc, #348]	; (8004e38 <HAL_RCC_OscConfig+0x4f4>)
 8004cda:	6a1b      	ldr	r3, [r3, #32]
 8004cdc:	f003 0302 	and.w	r3, r3, #2
 8004ce0:	2b00      	cmp	r3, #0
 8004ce2:	d0ee      	beq.n	8004cc2 <HAL_RCC_OscConfig+0x37e>
 8004ce4:	e014      	b.n	8004d10 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004ce6:	f7fe fbed 	bl	80034c4 <HAL_GetTick>
 8004cea:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004cec:	e00a      	b.n	8004d04 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004cee:	f7fe fbe9 	bl	80034c4 <HAL_GetTick>
 8004cf2:	4602      	mov	r2, r0
 8004cf4:	693b      	ldr	r3, [r7, #16]
 8004cf6:	1ad3      	subs	r3, r2, r3
 8004cf8:	f241 3288 	movw	r2, #5000	; 0x1388
 8004cfc:	4293      	cmp	r3, r2
 8004cfe:	d901      	bls.n	8004d04 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8004d00:	2303      	movs	r3, #3
 8004d02:	e095      	b.n	8004e30 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004d04:	4b4c      	ldr	r3, [pc, #304]	; (8004e38 <HAL_RCC_OscConfig+0x4f4>)
 8004d06:	6a1b      	ldr	r3, [r3, #32]
 8004d08:	f003 0302 	and.w	r3, r3, #2
 8004d0c:	2b00      	cmp	r3, #0
 8004d0e:	d1ee      	bne.n	8004cee <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8004d10:	7dfb      	ldrb	r3, [r7, #23]
 8004d12:	2b01      	cmp	r3, #1
 8004d14:	d105      	bne.n	8004d22 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004d16:	4b48      	ldr	r3, [pc, #288]	; (8004e38 <HAL_RCC_OscConfig+0x4f4>)
 8004d18:	69db      	ldr	r3, [r3, #28]
 8004d1a:	4a47      	ldr	r2, [pc, #284]	; (8004e38 <HAL_RCC_OscConfig+0x4f4>)
 8004d1c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004d20:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	69db      	ldr	r3, [r3, #28]
 8004d26:	2b00      	cmp	r3, #0
 8004d28:	f000 8081 	beq.w	8004e2e <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004d2c:	4b42      	ldr	r3, [pc, #264]	; (8004e38 <HAL_RCC_OscConfig+0x4f4>)
 8004d2e:	685b      	ldr	r3, [r3, #4]
 8004d30:	f003 030c 	and.w	r3, r3, #12
 8004d34:	2b08      	cmp	r3, #8
 8004d36:	d061      	beq.n	8004dfc <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	69db      	ldr	r3, [r3, #28]
 8004d3c:	2b02      	cmp	r3, #2
 8004d3e:	d146      	bne.n	8004dce <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004d40:	4b3f      	ldr	r3, [pc, #252]	; (8004e40 <HAL_RCC_OscConfig+0x4fc>)
 8004d42:	2200      	movs	r2, #0
 8004d44:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004d46:	f7fe fbbd 	bl	80034c4 <HAL_GetTick>
 8004d4a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004d4c:	e008      	b.n	8004d60 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004d4e:	f7fe fbb9 	bl	80034c4 <HAL_GetTick>
 8004d52:	4602      	mov	r2, r0
 8004d54:	693b      	ldr	r3, [r7, #16]
 8004d56:	1ad3      	subs	r3, r2, r3
 8004d58:	2b02      	cmp	r3, #2
 8004d5a:	d901      	bls.n	8004d60 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8004d5c:	2303      	movs	r3, #3
 8004d5e:	e067      	b.n	8004e30 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004d60:	4b35      	ldr	r3, [pc, #212]	; (8004e38 <HAL_RCC_OscConfig+0x4f4>)
 8004d62:	681b      	ldr	r3, [r3, #0]
 8004d64:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004d68:	2b00      	cmp	r3, #0
 8004d6a:	d1f0      	bne.n	8004d4e <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	6a1b      	ldr	r3, [r3, #32]
 8004d70:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004d74:	d108      	bne.n	8004d88 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8004d76:	4b30      	ldr	r3, [pc, #192]	; (8004e38 <HAL_RCC_OscConfig+0x4f4>)
 8004d78:	685b      	ldr	r3, [r3, #4]
 8004d7a:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	689b      	ldr	r3, [r3, #8]
 8004d82:	492d      	ldr	r1, [pc, #180]	; (8004e38 <HAL_RCC_OscConfig+0x4f4>)
 8004d84:	4313      	orrs	r3, r2
 8004d86:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004d88:	4b2b      	ldr	r3, [pc, #172]	; (8004e38 <HAL_RCC_OscConfig+0x4f4>)
 8004d8a:	685b      	ldr	r3, [r3, #4]
 8004d8c:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	6a19      	ldr	r1, [r3, #32]
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d98:	430b      	orrs	r3, r1
 8004d9a:	4927      	ldr	r1, [pc, #156]	; (8004e38 <HAL_RCC_OscConfig+0x4f4>)
 8004d9c:	4313      	orrs	r3, r2
 8004d9e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004da0:	4b27      	ldr	r3, [pc, #156]	; (8004e40 <HAL_RCC_OscConfig+0x4fc>)
 8004da2:	2201      	movs	r2, #1
 8004da4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004da6:	f7fe fb8d 	bl	80034c4 <HAL_GetTick>
 8004daa:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004dac:	e008      	b.n	8004dc0 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004dae:	f7fe fb89 	bl	80034c4 <HAL_GetTick>
 8004db2:	4602      	mov	r2, r0
 8004db4:	693b      	ldr	r3, [r7, #16]
 8004db6:	1ad3      	subs	r3, r2, r3
 8004db8:	2b02      	cmp	r3, #2
 8004dba:	d901      	bls.n	8004dc0 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8004dbc:	2303      	movs	r3, #3
 8004dbe:	e037      	b.n	8004e30 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004dc0:	4b1d      	ldr	r3, [pc, #116]	; (8004e38 <HAL_RCC_OscConfig+0x4f4>)
 8004dc2:	681b      	ldr	r3, [r3, #0]
 8004dc4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004dc8:	2b00      	cmp	r3, #0
 8004dca:	d0f0      	beq.n	8004dae <HAL_RCC_OscConfig+0x46a>
 8004dcc:	e02f      	b.n	8004e2e <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004dce:	4b1c      	ldr	r3, [pc, #112]	; (8004e40 <HAL_RCC_OscConfig+0x4fc>)
 8004dd0:	2200      	movs	r2, #0
 8004dd2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004dd4:	f7fe fb76 	bl	80034c4 <HAL_GetTick>
 8004dd8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004dda:	e008      	b.n	8004dee <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004ddc:	f7fe fb72 	bl	80034c4 <HAL_GetTick>
 8004de0:	4602      	mov	r2, r0
 8004de2:	693b      	ldr	r3, [r7, #16]
 8004de4:	1ad3      	subs	r3, r2, r3
 8004de6:	2b02      	cmp	r3, #2
 8004de8:	d901      	bls.n	8004dee <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8004dea:	2303      	movs	r3, #3
 8004dec:	e020      	b.n	8004e30 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004dee:	4b12      	ldr	r3, [pc, #72]	; (8004e38 <HAL_RCC_OscConfig+0x4f4>)
 8004df0:	681b      	ldr	r3, [r3, #0]
 8004df2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004df6:	2b00      	cmp	r3, #0
 8004df8:	d1f0      	bne.n	8004ddc <HAL_RCC_OscConfig+0x498>
 8004dfa:	e018      	b.n	8004e2e <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	69db      	ldr	r3, [r3, #28]
 8004e00:	2b01      	cmp	r3, #1
 8004e02:	d101      	bne.n	8004e08 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8004e04:	2301      	movs	r3, #1
 8004e06:	e013      	b.n	8004e30 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8004e08:	4b0b      	ldr	r3, [pc, #44]	; (8004e38 <HAL_RCC_OscConfig+0x4f4>)
 8004e0a:	685b      	ldr	r3, [r3, #4]
 8004e0c:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004e0e:	68fb      	ldr	r3, [r7, #12]
 8004e10:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	6a1b      	ldr	r3, [r3, #32]
 8004e18:	429a      	cmp	r2, r3
 8004e1a:	d106      	bne.n	8004e2a <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8004e1c:	68fb      	ldr	r3, [r7, #12]
 8004e1e:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004e26:	429a      	cmp	r2, r3
 8004e28:	d001      	beq.n	8004e2e <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8004e2a:	2301      	movs	r3, #1
 8004e2c:	e000      	b.n	8004e30 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8004e2e:	2300      	movs	r3, #0
}
 8004e30:	4618      	mov	r0, r3
 8004e32:	3718      	adds	r7, #24
 8004e34:	46bd      	mov	sp, r7
 8004e36:	bd80      	pop	{r7, pc}
 8004e38:	40021000 	.word	0x40021000
 8004e3c:	40007000 	.word	0x40007000
 8004e40:	42420060 	.word	0x42420060

08004e44 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004e44:	b580      	push	{r7, lr}
 8004e46:	b084      	sub	sp, #16
 8004e48:	af00      	add	r7, sp, #0
 8004e4a:	6078      	str	r0, [r7, #4]
 8004e4c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	2b00      	cmp	r3, #0
 8004e52:	d101      	bne.n	8004e58 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004e54:	2301      	movs	r3, #1
 8004e56:	e0d0      	b.n	8004ffa <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004e58:	4b6a      	ldr	r3, [pc, #424]	; (8005004 <HAL_RCC_ClockConfig+0x1c0>)
 8004e5a:	681b      	ldr	r3, [r3, #0]
 8004e5c:	f003 0307 	and.w	r3, r3, #7
 8004e60:	683a      	ldr	r2, [r7, #0]
 8004e62:	429a      	cmp	r2, r3
 8004e64:	d910      	bls.n	8004e88 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004e66:	4b67      	ldr	r3, [pc, #412]	; (8005004 <HAL_RCC_ClockConfig+0x1c0>)
 8004e68:	681b      	ldr	r3, [r3, #0]
 8004e6a:	f023 0207 	bic.w	r2, r3, #7
 8004e6e:	4965      	ldr	r1, [pc, #404]	; (8005004 <HAL_RCC_ClockConfig+0x1c0>)
 8004e70:	683b      	ldr	r3, [r7, #0]
 8004e72:	4313      	orrs	r3, r2
 8004e74:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004e76:	4b63      	ldr	r3, [pc, #396]	; (8005004 <HAL_RCC_ClockConfig+0x1c0>)
 8004e78:	681b      	ldr	r3, [r3, #0]
 8004e7a:	f003 0307 	and.w	r3, r3, #7
 8004e7e:	683a      	ldr	r2, [r7, #0]
 8004e80:	429a      	cmp	r2, r3
 8004e82:	d001      	beq.n	8004e88 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8004e84:	2301      	movs	r3, #1
 8004e86:	e0b8      	b.n	8004ffa <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	681b      	ldr	r3, [r3, #0]
 8004e8c:	f003 0302 	and.w	r3, r3, #2
 8004e90:	2b00      	cmp	r3, #0
 8004e92:	d020      	beq.n	8004ed6 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	681b      	ldr	r3, [r3, #0]
 8004e98:	f003 0304 	and.w	r3, r3, #4
 8004e9c:	2b00      	cmp	r3, #0
 8004e9e:	d005      	beq.n	8004eac <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004ea0:	4b59      	ldr	r3, [pc, #356]	; (8005008 <HAL_RCC_ClockConfig+0x1c4>)
 8004ea2:	685b      	ldr	r3, [r3, #4]
 8004ea4:	4a58      	ldr	r2, [pc, #352]	; (8005008 <HAL_RCC_ClockConfig+0x1c4>)
 8004ea6:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8004eaa:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	681b      	ldr	r3, [r3, #0]
 8004eb0:	f003 0308 	and.w	r3, r3, #8
 8004eb4:	2b00      	cmp	r3, #0
 8004eb6:	d005      	beq.n	8004ec4 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004eb8:	4b53      	ldr	r3, [pc, #332]	; (8005008 <HAL_RCC_ClockConfig+0x1c4>)
 8004eba:	685b      	ldr	r3, [r3, #4]
 8004ebc:	4a52      	ldr	r2, [pc, #328]	; (8005008 <HAL_RCC_ClockConfig+0x1c4>)
 8004ebe:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8004ec2:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004ec4:	4b50      	ldr	r3, [pc, #320]	; (8005008 <HAL_RCC_ClockConfig+0x1c4>)
 8004ec6:	685b      	ldr	r3, [r3, #4]
 8004ec8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	689b      	ldr	r3, [r3, #8]
 8004ed0:	494d      	ldr	r1, [pc, #308]	; (8005008 <HAL_RCC_ClockConfig+0x1c4>)
 8004ed2:	4313      	orrs	r3, r2
 8004ed4:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	681b      	ldr	r3, [r3, #0]
 8004eda:	f003 0301 	and.w	r3, r3, #1
 8004ede:	2b00      	cmp	r3, #0
 8004ee0:	d040      	beq.n	8004f64 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	685b      	ldr	r3, [r3, #4]
 8004ee6:	2b01      	cmp	r3, #1
 8004ee8:	d107      	bne.n	8004efa <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004eea:	4b47      	ldr	r3, [pc, #284]	; (8005008 <HAL_RCC_ClockConfig+0x1c4>)
 8004eec:	681b      	ldr	r3, [r3, #0]
 8004eee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004ef2:	2b00      	cmp	r3, #0
 8004ef4:	d115      	bne.n	8004f22 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004ef6:	2301      	movs	r3, #1
 8004ef8:	e07f      	b.n	8004ffa <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	685b      	ldr	r3, [r3, #4]
 8004efe:	2b02      	cmp	r3, #2
 8004f00:	d107      	bne.n	8004f12 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004f02:	4b41      	ldr	r3, [pc, #260]	; (8005008 <HAL_RCC_ClockConfig+0x1c4>)
 8004f04:	681b      	ldr	r3, [r3, #0]
 8004f06:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004f0a:	2b00      	cmp	r3, #0
 8004f0c:	d109      	bne.n	8004f22 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004f0e:	2301      	movs	r3, #1
 8004f10:	e073      	b.n	8004ffa <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004f12:	4b3d      	ldr	r3, [pc, #244]	; (8005008 <HAL_RCC_ClockConfig+0x1c4>)
 8004f14:	681b      	ldr	r3, [r3, #0]
 8004f16:	f003 0302 	and.w	r3, r3, #2
 8004f1a:	2b00      	cmp	r3, #0
 8004f1c:	d101      	bne.n	8004f22 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004f1e:	2301      	movs	r3, #1
 8004f20:	e06b      	b.n	8004ffa <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004f22:	4b39      	ldr	r3, [pc, #228]	; (8005008 <HAL_RCC_ClockConfig+0x1c4>)
 8004f24:	685b      	ldr	r3, [r3, #4]
 8004f26:	f023 0203 	bic.w	r2, r3, #3
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	685b      	ldr	r3, [r3, #4]
 8004f2e:	4936      	ldr	r1, [pc, #216]	; (8005008 <HAL_RCC_ClockConfig+0x1c4>)
 8004f30:	4313      	orrs	r3, r2
 8004f32:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004f34:	f7fe fac6 	bl	80034c4 <HAL_GetTick>
 8004f38:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004f3a:	e00a      	b.n	8004f52 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004f3c:	f7fe fac2 	bl	80034c4 <HAL_GetTick>
 8004f40:	4602      	mov	r2, r0
 8004f42:	68fb      	ldr	r3, [r7, #12]
 8004f44:	1ad3      	subs	r3, r2, r3
 8004f46:	f241 3288 	movw	r2, #5000	; 0x1388
 8004f4a:	4293      	cmp	r3, r2
 8004f4c:	d901      	bls.n	8004f52 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004f4e:	2303      	movs	r3, #3
 8004f50:	e053      	b.n	8004ffa <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004f52:	4b2d      	ldr	r3, [pc, #180]	; (8005008 <HAL_RCC_ClockConfig+0x1c4>)
 8004f54:	685b      	ldr	r3, [r3, #4]
 8004f56:	f003 020c 	and.w	r2, r3, #12
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	685b      	ldr	r3, [r3, #4]
 8004f5e:	009b      	lsls	r3, r3, #2
 8004f60:	429a      	cmp	r2, r3
 8004f62:	d1eb      	bne.n	8004f3c <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004f64:	4b27      	ldr	r3, [pc, #156]	; (8005004 <HAL_RCC_ClockConfig+0x1c0>)
 8004f66:	681b      	ldr	r3, [r3, #0]
 8004f68:	f003 0307 	and.w	r3, r3, #7
 8004f6c:	683a      	ldr	r2, [r7, #0]
 8004f6e:	429a      	cmp	r2, r3
 8004f70:	d210      	bcs.n	8004f94 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004f72:	4b24      	ldr	r3, [pc, #144]	; (8005004 <HAL_RCC_ClockConfig+0x1c0>)
 8004f74:	681b      	ldr	r3, [r3, #0]
 8004f76:	f023 0207 	bic.w	r2, r3, #7
 8004f7a:	4922      	ldr	r1, [pc, #136]	; (8005004 <HAL_RCC_ClockConfig+0x1c0>)
 8004f7c:	683b      	ldr	r3, [r7, #0]
 8004f7e:	4313      	orrs	r3, r2
 8004f80:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004f82:	4b20      	ldr	r3, [pc, #128]	; (8005004 <HAL_RCC_ClockConfig+0x1c0>)
 8004f84:	681b      	ldr	r3, [r3, #0]
 8004f86:	f003 0307 	and.w	r3, r3, #7
 8004f8a:	683a      	ldr	r2, [r7, #0]
 8004f8c:	429a      	cmp	r2, r3
 8004f8e:	d001      	beq.n	8004f94 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8004f90:	2301      	movs	r3, #1
 8004f92:	e032      	b.n	8004ffa <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	681b      	ldr	r3, [r3, #0]
 8004f98:	f003 0304 	and.w	r3, r3, #4
 8004f9c:	2b00      	cmp	r3, #0
 8004f9e:	d008      	beq.n	8004fb2 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004fa0:	4b19      	ldr	r3, [pc, #100]	; (8005008 <HAL_RCC_ClockConfig+0x1c4>)
 8004fa2:	685b      	ldr	r3, [r3, #4]
 8004fa4:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	68db      	ldr	r3, [r3, #12]
 8004fac:	4916      	ldr	r1, [pc, #88]	; (8005008 <HAL_RCC_ClockConfig+0x1c4>)
 8004fae:	4313      	orrs	r3, r2
 8004fb0:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	681b      	ldr	r3, [r3, #0]
 8004fb6:	f003 0308 	and.w	r3, r3, #8
 8004fba:	2b00      	cmp	r3, #0
 8004fbc:	d009      	beq.n	8004fd2 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8004fbe:	4b12      	ldr	r3, [pc, #72]	; (8005008 <HAL_RCC_ClockConfig+0x1c4>)
 8004fc0:	685b      	ldr	r3, [r3, #4]
 8004fc2:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	691b      	ldr	r3, [r3, #16]
 8004fca:	00db      	lsls	r3, r3, #3
 8004fcc:	490e      	ldr	r1, [pc, #56]	; (8005008 <HAL_RCC_ClockConfig+0x1c4>)
 8004fce:	4313      	orrs	r3, r2
 8004fd0:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8004fd2:	f000 f821 	bl	8005018 <HAL_RCC_GetSysClockFreq>
 8004fd6:	4602      	mov	r2, r0
 8004fd8:	4b0b      	ldr	r3, [pc, #44]	; (8005008 <HAL_RCC_ClockConfig+0x1c4>)
 8004fda:	685b      	ldr	r3, [r3, #4]
 8004fdc:	091b      	lsrs	r3, r3, #4
 8004fde:	f003 030f 	and.w	r3, r3, #15
 8004fe2:	490a      	ldr	r1, [pc, #40]	; (800500c <HAL_RCC_ClockConfig+0x1c8>)
 8004fe4:	5ccb      	ldrb	r3, [r1, r3]
 8004fe6:	fa22 f303 	lsr.w	r3, r2, r3
 8004fea:	4a09      	ldr	r2, [pc, #36]	; (8005010 <HAL_RCC_ClockConfig+0x1cc>)
 8004fec:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8004fee:	4b09      	ldr	r3, [pc, #36]	; (8005014 <HAL_RCC_ClockConfig+0x1d0>)
 8004ff0:	681b      	ldr	r3, [r3, #0]
 8004ff2:	4618      	mov	r0, r3
 8004ff4:	f7fe fa24 	bl	8003440 <HAL_InitTick>

  return HAL_OK;
 8004ff8:	2300      	movs	r3, #0
}
 8004ffa:	4618      	mov	r0, r3
 8004ffc:	3710      	adds	r7, #16
 8004ffe:	46bd      	mov	sp, r7
 8005000:	bd80      	pop	{r7, pc}
 8005002:	bf00      	nop
 8005004:	40022000 	.word	0x40022000
 8005008:	40021000 	.word	0x40021000
 800500c:	0800bf6c 	.word	0x0800bf6c
 8005010:	200000a8 	.word	0x200000a8
 8005014:	200000ac 	.word	0x200000ac

08005018 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005018:	b490      	push	{r4, r7}
 800501a:	b08a      	sub	sp, #40	; 0x28
 800501c:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 800501e:	4b2a      	ldr	r3, [pc, #168]	; (80050c8 <HAL_RCC_GetSysClockFreq+0xb0>)
 8005020:	1d3c      	adds	r4, r7, #4
 8005022:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8005024:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8005028:	f240 2301 	movw	r3, #513	; 0x201
 800502c:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800502e:	2300      	movs	r3, #0
 8005030:	61fb      	str	r3, [r7, #28]
 8005032:	2300      	movs	r3, #0
 8005034:	61bb      	str	r3, [r7, #24]
 8005036:	2300      	movs	r3, #0
 8005038:	627b      	str	r3, [r7, #36]	; 0x24
 800503a:	2300      	movs	r3, #0
 800503c:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 800503e:	2300      	movs	r3, #0
 8005040:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8005042:	4b22      	ldr	r3, [pc, #136]	; (80050cc <HAL_RCC_GetSysClockFreq+0xb4>)
 8005044:	685b      	ldr	r3, [r3, #4]
 8005046:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8005048:	69fb      	ldr	r3, [r7, #28]
 800504a:	f003 030c 	and.w	r3, r3, #12
 800504e:	2b04      	cmp	r3, #4
 8005050:	d002      	beq.n	8005058 <HAL_RCC_GetSysClockFreq+0x40>
 8005052:	2b08      	cmp	r3, #8
 8005054:	d003      	beq.n	800505e <HAL_RCC_GetSysClockFreq+0x46>
 8005056:	e02d      	b.n	80050b4 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8005058:	4b1d      	ldr	r3, [pc, #116]	; (80050d0 <HAL_RCC_GetSysClockFreq+0xb8>)
 800505a:	623b      	str	r3, [r7, #32]
      break;
 800505c:	e02d      	b.n	80050ba <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800505e:	69fb      	ldr	r3, [r7, #28]
 8005060:	0c9b      	lsrs	r3, r3, #18
 8005062:	f003 030f 	and.w	r3, r3, #15
 8005066:	f107 0228 	add.w	r2, r7, #40	; 0x28
 800506a:	4413      	add	r3, r2
 800506c:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8005070:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8005072:	69fb      	ldr	r3, [r7, #28]
 8005074:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005078:	2b00      	cmp	r3, #0
 800507a:	d013      	beq.n	80050a4 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800507c:	4b13      	ldr	r3, [pc, #76]	; (80050cc <HAL_RCC_GetSysClockFreq+0xb4>)
 800507e:	685b      	ldr	r3, [r3, #4]
 8005080:	0c5b      	lsrs	r3, r3, #17
 8005082:	f003 0301 	and.w	r3, r3, #1
 8005086:	f107 0228 	add.w	r2, r7, #40	; 0x28
 800508a:	4413      	add	r3, r2
 800508c:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8005090:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8005092:	697b      	ldr	r3, [r7, #20]
 8005094:	4a0e      	ldr	r2, [pc, #56]	; (80050d0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8005096:	fb02 f203 	mul.w	r2, r2, r3
 800509a:	69bb      	ldr	r3, [r7, #24]
 800509c:	fbb2 f3f3 	udiv	r3, r2, r3
 80050a0:	627b      	str	r3, [r7, #36]	; 0x24
 80050a2:	e004      	b.n	80050ae <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80050a4:	697b      	ldr	r3, [r7, #20]
 80050a6:	4a0b      	ldr	r2, [pc, #44]	; (80050d4 <HAL_RCC_GetSysClockFreq+0xbc>)
 80050a8:	fb02 f303 	mul.w	r3, r2, r3
 80050ac:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 80050ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80050b0:	623b      	str	r3, [r7, #32]
      break;
 80050b2:	e002      	b.n	80050ba <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80050b4:	4b06      	ldr	r3, [pc, #24]	; (80050d0 <HAL_RCC_GetSysClockFreq+0xb8>)
 80050b6:	623b      	str	r3, [r7, #32]
      break;
 80050b8:	bf00      	nop
    }
  }
  return sysclockfreq;
 80050ba:	6a3b      	ldr	r3, [r7, #32]
}
 80050bc:	4618      	mov	r0, r3
 80050be:	3728      	adds	r7, #40	; 0x28
 80050c0:	46bd      	mov	sp, r7
 80050c2:	bc90      	pop	{r4, r7}
 80050c4:	4770      	bx	lr
 80050c6:	bf00      	nop
 80050c8:	0800bf54 	.word	0x0800bf54
 80050cc:	40021000 	.word	0x40021000
 80050d0:	007a1200 	.word	0x007a1200
 80050d4:	003d0900 	.word	0x003d0900

080050d8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80050d8:	b480      	push	{r7}
 80050da:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80050dc:	4b02      	ldr	r3, [pc, #8]	; (80050e8 <HAL_RCC_GetHCLKFreq+0x10>)
 80050de:	681b      	ldr	r3, [r3, #0]
}
 80050e0:	4618      	mov	r0, r3
 80050e2:	46bd      	mov	sp, r7
 80050e4:	bc80      	pop	{r7}
 80050e6:	4770      	bx	lr
 80050e8:	200000a8 	.word	0x200000a8

080050ec <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80050ec:	b580      	push	{r7, lr}
 80050ee:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80050f0:	f7ff fff2 	bl	80050d8 <HAL_RCC_GetHCLKFreq>
 80050f4:	4602      	mov	r2, r0
 80050f6:	4b05      	ldr	r3, [pc, #20]	; (800510c <HAL_RCC_GetPCLK1Freq+0x20>)
 80050f8:	685b      	ldr	r3, [r3, #4]
 80050fa:	0a1b      	lsrs	r3, r3, #8
 80050fc:	f003 0307 	and.w	r3, r3, #7
 8005100:	4903      	ldr	r1, [pc, #12]	; (8005110 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005102:	5ccb      	ldrb	r3, [r1, r3]
 8005104:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005108:	4618      	mov	r0, r3
 800510a:	bd80      	pop	{r7, pc}
 800510c:	40021000 	.word	0x40021000
 8005110:	0800bf7c 	.word	0x0800bf7c

08005114 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005114:	b580      	push	{r7, lr}
 8005116:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8005118:	f7ff ffde 	bl	80050d8 <HAL_RCC_GetHCLKFreq>
 800511c:	4602      	mov	r2, r0
 800511e:	4b05      	ldr	r3, [pc, #20]	; (8005134 <HAL_RCC_GetPCLK2Freq+0x20>)
 8005120:	685b      	ldr	r3, [r3, #4]
 8005122:	0adb      	lsrs	r3, r3, #11
 8005124:	f003 0307 	and.w	r3, r3, #7
 8005128:	4903      	ldr	r1, [pc, #12]	; (8005138 <HAL_RCC_GetPCLK2Freq+0x24>)
 800512a:	5ccb      	ldrb	r3, [r1, r3]
 800512c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005130:	4618      	mov	r0, r3
 8005132:	bd80      	pop	{r7, pc}
 8005134:	40021000 	.word	0x40021000
 8005138:	0800bf7c 	.word	0x0800bf7c

0800513c <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 800513c:	b480      	push	{r7}
 800513e:	b085      	sub	sp, #20
 8005140:	af00      	add	r7, sp, #0
 8005142:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8005144:	4b0a      	ldr	r3, [pc, #40]	; (8005170 <RCC_Delay+0x34>)
 8005146:	681b      	ldr	r3, [r3, #0]
 8005148:	4a0a      	ldr	r2, [pc, #40]	; (8005174 <RCC_Delay+0x38>)
 800514a:	fba2 2303 	umull	r2, r3, r2, r3
 800514e:	0a5b      	lsrs	r3, r3, #9
 8005150:	687a      	ldr	r2, [r7, #4]
 8005152:	fb02 f303 	mul.w	r3, r2, r3
 8005156:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8005158:	bf00      	nop
  }
  while (Delay --);
 800515a:	68fb      	ldr	r3, [r7, #12]
 800515c:	1e5a      	subs	r2, r3, #1
 800515e:	60fa      	str	r2, [r7, #12]
 8005160:	2b00      	cmp	r3, #0
 8005162:	d1f9      	bne.n	8005158 <RCC_Delay+0x1c>
}
 8005164:	bf00      	nop
 8005166:	bf00      	nop
 8005168:	3714      	adds	r7, #20
 800516a:	46bd      	mov	sp, r7
 800516c:	bc80      	pop	{r7}
 800516e:	4770      	bx	lr
 8005170:	200000a8 	.word	0x200000a8
 8005174:	10624dd3 	.word	0x10624dd3

08005178 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005178:	b580      	push	{r7, lr}
 800517a:	b082      	sub	sp, #8
 800517c:	af00      	add	r7, sp, #0
 800517e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	2b00      	cmp	r3, #0
 8005184:	d101      	bne.n	800518a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005186:	2301      	movs	r3, #1
 8005188:	e01d      	b.n	80051c6 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005190:	b2db      	uxtb	r3, r3
 8005192:	2b00      	cmp	r3, #0
 8005194:	d106      	bne.n	80051a4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	2200      	movs	r2, #0
 800519a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800519e:	6878      	ldr	r0, [r7, #4]
 80051a0:	f000 f815 	bl	80051ce <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	2202      	movs	r2, #2
 80051a8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	681a      	ldr	r2, [r3, #0]
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	3304      	adds	r3, #4
 80051b4:	4619      	mov	r1, r3
 80051b6:	4610      	mov	r0, r2
 80051b8:	f000 f85c 	bl	8005274 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	2201      	movs	r2, #1
 80051c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80051c4:	2300      	movs	r3, #0
}
 80051c6:	4618      	mov	r0, r3
 80051c8:	3708      	adds	r7, #8
 80051ca:	46bd      	mov	sp, r7
 80051cc:	bd80      	pop	{r7, pc}

080051ce <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 80051ce:	b480      	push	{r7}
 80051d0:	b083      	sub	sp, #12
 80051d2:	af00      	add	r7, sp, #0
 80051d4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 80051d6:	bf00      	nop
 80051d8:	370c      	adds	r7, #12
 80051da:	46bd      	mov	sp, r7
 80051dc:	bc80      	pop	{r7}
 80051de:	4770      	bx	lr

080051e0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80051e0:	b480      	push	{r7}
 80051e2:	b085      	sub	sp, #20
 80051e4:	af00      	add	r7, sp, #0
 80051e6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	681b      	ldr	r3, [r3, #0]
 80051ec:	68da      	ldr	r2, [r3, #12]
 80051ee:	687b      	ldr	r3, [r7, #4]
 80051f0:	681b      	ldr	r3, [r3, #0]
 80051f2:	f042 0201 	orr.w	r2, r2, #1
 80051f6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	681b      	ldr	r3, [r3, #0]
 80051fc:	689b      	ldr	r3, [r3, #8]
 80051fe:	f003 0307 	and.w	r3, r3, #7
 8005202:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005204:	68fb      	ldr	r3, [r7, #12]
 8005206:	2b06      	cmp	r3, #6
 8005208:	d007      	beq.n	800521a <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	681b      	ldr	r3, [r3, #0]
 800520e:	681a      	ldr	r2, [r3, #0]
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	681b      	ldr	r3, [r3, #0]
 8005214:	f042 0201 	orr.w	r2, r2, #1
 8005218:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800521a:	2300      	movs	r3, #0
}
 800521c:	4618      	mov	r0, r3
 800521e:	3714      	adds	r7, #20
 8005220:	46bd      	mov	sp, r7
 8005222:	bc80      	pop	{r7}
 8005224:	4770      	bx	lr

08005226 <HAL_TIM_GenerateEvent>:
  *         supporting a break input.
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_TIM_GenerateEvent(TIM_HandleTypeDef *htim, uint32_t EventSource)
{
 8005226:	b480      	push	{r7}
 8005228:	b083      	sub	sp, #12
 800522a:	af00      	add	r7, sp, #0
 800522c:	6078      	str	r0, [r7, #4]
 800522e:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_EVENT_SOURCE(EventSource));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005236:	2b01      	cmp	r3, #1
 8005238:	d101      	bne.n	800523e <HAL_TIM_GenerateEvent+0x18>
 800523a:	2302      	movs	r3, #2
 800523c:	e014      	b.n	8005268 <HAL_TIM_GenerateEvent+0x42>
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	2201      	movs	r2, #1
 8005242:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	2202      	movs	r2, #2
 800524a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the event sources */
  htim->Instance->EGR = EventSource;
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	681b      	ldr	r3, [r3, #0]
 8005252:	683a      	ldr	r2, [r7, #0]
 8005254:	615a      	str	r2, [r3, #20]

  /* Change the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	2201      	movs	r2, #1
 800525a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	2200      	movs	r2, #0
 8005262:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return HAL_OK;
 8005266:	2300      	movs	r3, #0
}
 8005268:	4618      	mov	r0, r3
 800526a:	370c      	adds	r7, #12
 800526c:	46bd      	mov	sp, r7
 800526e:	bc80      	pop	{r7}
 8005270:	4770      	bx	lr
	...

08005274 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8005274:	b480      	push	{r7}
 8005276:	b085      	sub	sp, #20
 8005278:	af00      	add	r7, sp, #0
 800527a:	6078      	str	r0, [r7, #4]
 800527c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	681b      	ldr	r3, [r3, #0]
 8005282:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	4a29      	ldr	r2, [pc, #164]	; (800532c <TIM_Base_SetConfig+0xb8>)
 8005288:	4293      	cmp	r3, r2
 800528a:	d00b      	beq.n	80052a4 <TIM_Base_SetConfig+0x30>
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005292:	d007      	beq.n	80052a4 <TIM_Base_SetConfig+0x30>
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	4a26      	ldr	r2, [pc, #152]	; (8005330 <TIM_Base_SetConfig+0xbc>)
 8005298:	4293      	cmp	r3, r2
 800529a:	d003      	beq.n	80052a4 <TIM_Base_SetConfig+0x30>
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	4a25      	ldr	r2, [pc, #148]	; (8005334 <TIM_Base_SetConfig+0xc0>)
 80052a0:	4293      	cmp	r3, r2
 80052a2:	d108      	bne.n	80052b6 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80052a4:	68fb      	ldr	r3, [r7, #12]
 80052a6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80052aa:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80052ac:	683b      	ldr	r3, [r7, #0]
 80052ae:	685b      	ldr	r3, [r3, #4]
 80052b0:	68fa      	ldr	r2, [r7, #12]
 80052b2:	4313      	orrs	r3, r2
 80052b4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	4a1c      	ldr	r2, [pc, #112]	; (800532c <TIM_Base_SetConfig+0xb8>)
 80052ba:	4293      	cmp	r3, r2
 80052bc:	d00b      	beq.n	80052d6 <TIM_Base_SetConfig+0x62>
 80052be:	687b      	ldr	r3, [r7, #4]
 80052c0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80052c4:	d007      	beq.n	80052d6 <TIM_Base_SetConfig+0x62>
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	4a19      	ldr	r2, [pc, #100]	; (8005330 <TIM_Base_SetConfig+0xbc>)
 80052ca:	4293      	cmp	r3, r2
 80052cc:	d003      	beq.n	80052d6 <TIM_Base_SetConfig+0x62>
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	4a18      	ldr	r2, [pc, #96]	; (8005334 <TIM_Base_SetConfig+0xc0>)
 80052d2:	4293      	cmp	r3, r2
 80052d4:	d108      	bne.n	80052e8 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80052d6:	68fb      	ldr	r3, [r7, #12]
 80052d8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80052dc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80052de:	683b      	ldr	r3, [r7, #0]
 80052e0:	68db      	ldr	r3, [r3, #12]
 80052e2:	68fa      	ldr	r2, [r7, #12]
 80052e4:	4313      	orrs	r3, r2
 80052e6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80052e8:	68fb      	ldr	r3, [r7, #12]
 80052ea:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80052ee:	683b      	ldr	r3, [r7, #0]
 80052f0:	695b      	ldr	r3, [r3, #20]
 80052f2:	4313      	orrs	r3, r2
 80052f4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	68fa      	ldr	r2, [r7, #12]
 80052fa:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80052fc:	683b      	ldr	r3, [r7, #0]
 80052fe:	689a      	ldr	r2, [r3, #8]
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005304:	683b      	ldr	r3, [r7, #0]
 8005306:	681a      	ldr	r2, [r3, #0]
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	4a07      	ldr	r2, [pc, #28]	; (800532c <TIM_Base_SetConfig+0xb8>)
 8005310:	4293      	cmp	r3, r2
 8005312:	d103      	bne.n	800531c <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005314:	683b      	ldr	r3, [r7, #0]
 8005316:	691a      	ldr	r2, [r3, #16]
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	2201      	movs	r2, #1
 8005320:	615a      	str	r2, [r3, #20]
}
 8005322:	bf00      	nop
 8005324:	3714      	adds	r7, #20
 8005326:	46bd      	mov	sp, r7
 8005328:	bc80      	pop	{r7}
 800532a:	4770      	bx	lr
 800532c:	40012c00 	.word	0x40012c00
 8005330:	40000400 	.word	0x40000400
 8005334:	40000800 	.word	0x40000800

08005338 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005338:	b480      	push	{r7}
 800533a:	b085      	sub	sp, #20
 800533c:	af00      	add	r7, sp, #0
 800533e:	6078      	str	r0, [r7, #4]
 8005340:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_SYNCHRO_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005348:	2b01      	cmp	r3, #1
 800534a:	d101      	bne.n	8005350 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800534c:	2302      	movs	r3, #2
 800534e:	e032      	b.n	80053b6 <HAL_TIMEx_MasterConfigSynchronization+0x7e>
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	2201      	movs	r2, #1
 8005354:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	2202      	movs	r2, #2
 800535c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	681b      	ldr	r3, [r3, #0]
 8005364:	685b      	ldr	r3, [r3, #4]
 8005366:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	681b      	ldr	r3, [r3, #0]
 800536c:	689b      	ldr	r3, [r3, #8]
 800536e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005370:	68fb      	ldr	r3, [r7, #12]
 8005372:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005376:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005378:	683b      	ldr	r3, [r7, #0]
 800537a:	681b      	ldr	r3, [r3, #0]
 800537c:	68fa      	ldr	r2, [r7, #12]
 800537e:	4313      	orrs	r3, r2
 8005380:	60fb      	str	r3, [r7, #12]

  /* Reset the MSM Bit */
  tmpsmcr &= ~TIM_SMCR_MSM;
 8005382:	68bb      	ldr	r3, [r7, #8]
 8005384:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005388:	60bb      	str	r3, [r7, #8]
  /* Set master mode */
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800538a:	683b      	ldr	r3, [r7, #0]
 800538c:	685b      	ldr	r3, [r3, #4]
 800538e:	68ba      	ldr	r2, [r7, #8]
 8005390:	4313      	orrs	r3, r2
 8005392:	60bb      	str	r3, [r7, #8]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	681b      	ldr	r3, [r3, #0]
 8005398:	68fa      	ldr	r2, [r7, #12]
 800539a:	605a      	str	r2, [r3, #4]

  /* Update TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	681b      	ldr	r3, [r3, #0]
 80053a0:	68ba      	ldr	r2, [r7, #8]
 80053a2:	609a      	str	r2, [r3, #8]

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	2201      	movs	r2, #1
 80053a8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	2200      	movs	r2, #0
 80053b0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80053b4:	2300      	movs	r3, #0
}
 80053b6:	4618      	mov	r0, r3
 80053b8:	3714      	adds	r7, #20
 80053ba:	46bd      	mov	sp, r7
 80053bc:	bc80      	pop	{r7}
 80053be:	4770      	bx	lr

080053c0 <HAL_UART_Transmit_IT>:
  * @param  pData: Pointer to data buffer
  * @param  Size: Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80053c0:	b480      	push	{r7}
 80053c2:	b085      	sub	sp, #20
 80053c4:	af00      	add	r7, sp, #0
 80053c6:	60f8      	str	r0, [r7, #12]
 80053c8:	60b9      	str	r1, [r7, #8]
 80053ca:	4613      	mov	r3, r2
 80053cc:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if(huart->gState == HAL_UART_STATE_READY)
 80053ce:	68fb      	ldr	r3, [r7, #12]
 80053d0:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80053d4:	b2db      	uxtb	r3, r3
 80053d6:	2b20      	cmp	r3, #32
 80053d8:	d130      	bne.n	800543c <HAL_UART_Transmit_IT+0x7c>
  {
    if((pData == NULL) || (Size == 0U)) 
 80053da:	68bb      	ldr	r3, [r7, #8]
 80053dc:	2b00      	cmp	r3, #0
 80053de:	d002      	beq.n	80053e6 <HAL_UART_Transmit_IT+0x26>
 80053e0:	88fb      	ldrh	r3, [r7, #6]
 80053e2:	2b00      	cmp	r3, #0
 80053e4:	d101      	bne.n	80053ea <HAL_UART_Transmit_IT+0x2a>
    {
      return HAL_ERROR;
 80053e6:	2301      	movs	r3, #1
 80053e8:	e029      	b.n	800543e <HAL_UART_Transmit_IT+0x7e>
    }
    /* Process Locked */
    __HAL_LOCK(huart);
 80053ea:	68fb      	ldr	r3, [r7, #12]
 80053ec:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80053f0:	2b01      	cmp	r3, #1
 80053f2:	d101      	bne.n	80053f8 <HAL_UART_Transmit_IT+0x38>
 80053f4:	2302      	movs	r3, #2
 80053f6:	e022      	b.n	800543e <HAL_UART_Transmit_IT+0x7e>
 80053f8:	68fb      	ldr	r3, [r7, #12]
 80053fa:	2201      	movs	r2, #1
 80053fc:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pTxBuffPtr = pData;
 8005400:	68fb      	ldr	r3, [r7, #12]
 8005402:	68ba      	ldr	r2, [r7, #8]
 8005404:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 8005406:	68fb      	ldr	r3, [r7, #12]
 8005408:	88fa      	ldrh	r2, [r7, #6]
 800540a:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800540c:	68fb      	ldr	r3, [r7, #12]
 800540e:	88fa      	ldrh	r2, [r7, #6]
 8005410:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005412:	68fb      	ldr	r3, [r7, #12]
 8005414:	2200      	movs	r2, #0
 8005416:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005418:	68fb      	ldr	r3, [r7, #12]
 800541a:	2221      	movs	r2, #33	; 0x21
 800541c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8005420:	68fb      	ldr	r3, [r7, #12]
 8005422:	2200      	movs	r2, #0
 8005424:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Transmit data register empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 8005428:	68fb      	ldr	r3, [r7, #12]
 800542a:	681b      	ldr	r3, [r3, #0]
 800542c:	68da      	ldr	r2, [r3, #12]
 800542e:	68fb      	ldr	r3, [r7, #12]
 8005430:	681b      	ldr	r3, [r3, #0]
 8005432:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8005436:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 8005438:	2300      	movs	r3, #0
 800543a:	e000      	b.n	800543e <HAL_UART_Transmit_IT+0x7e>
  }
  else
  {
    return HAL_BUSY;
 800543c:	2302      	movs	r3, #2
  }
}
 800543e:	4618      	mov	r0, r3
 8005440:	3714      	adds	r7, #20
 8005442:	46bd      	mov	sp, r7
 8005444:	bc80      	pop	{r7}
 8005446:	4770      	bx	lr

08005448 <HAL_UART_Receive_IT>:
  * @param  pData: Pointer to data buffer
  * @param  Size: Amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005448:	b480      	push	{r7}
 800544a:	b085      	sub	sp, #20
 800544c:	af00      	add	r7, sp, #0
 800544e:	60f8      	str	r0, [r7, #12]
 8005450:	60b9      	str	r1, [r7, #8]
 8005452:	4613      	mov	r3, r2
 8005454:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if(huart->RxState == HAL_UART_STATE_READY)
 8005456:	68fb      	ldr	r3, [r7, #12]
 8005458:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 800545c:	b2db      	uxtb	r3, r3
 800545e:	2b20      	cmp	r3, #32
 8005460:	d140      	bne.n	80054e4 <HAL_UART_Receive_IT+0x9c>
  {
    if((pData == NULL) || (Size == 0U))
 8005462:	68bb      	ldr	r3, [r7, #8]
 8005464:	2b00      	cmp	r3, #0
 8005466:	d002      	beq.n	800546e <HAL_UART_Receive_IT+0x26>
 8005468:	88fb      	ldrh	r3, [r7, #6]
 800546a:	2b00      	cmp	r3, #0
 800546c:	d101      	bne.n	8005472 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 800546e:	2301      	movs	r3, #1
 8005470:	e039      	b.n	80054e6 <HAL_UART_Receive_IT+0x9e>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8005472:	68fb      	ldr	r3, [r7, #12]
 8005474:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8005478:	2b01      	cmp	r3, #1
 800547a:	d101      	bne.n	8005480 <HAL_UART_Receive_IT+0x38>
 800547c:	2302      	movs	r3, #2
 800547e:	e032      	b.n	80054e6 <HAL_UART_Receive_IT+0x9e>
 8005480:	68fb      	ldr	r3, [r7, #12]
 8005482:	2201      	movs	r2, #1
 8005484:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pRxBuffPtr = pData;
 8005488:	68fb      	ldr	r3, [r7, #12]
 800548a:	68ba      	ldr	r2, [r7, #8]
 800548c:	629a      	str	r2, [r3, #40]	; 0x28
    huart->RxXferSize = Size;
 800548e:	68fb      	ldr	r3, [r7, #12]
 8005490:	88fa      	ldrh	r2, [r7, #6]
 8005492:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 8005494:	68fb      	ldr	r3, [r7, #12]
 8005496:	88fa      	ldrh	r2, [r7, #6]
 8005498:	85da      	strh	r2, [r3, #46]	; 0x2e

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800549a:	68fb      	ldr	r3, [r7, #12]
 800549c:	2200      	movs	r2, #0
 800549e:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 80054a0:	68fb      	ldr	r3, [r7, #12]
 80054a2:	2222      	movs	r2, #34	; 0x22
 80054a4:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
    
    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80054a8:	68fb      	ldr	r3, [r7, #12]
 80054aa:	2200      	movs	r2, #0
 80054ac:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 80054b0:	68fb      	ldr	r3, [r7, #12]
 80054b2:	681b      	ldr	r3, [r3, #0]
 80054b4:	68da      	ldr	r2, [r3, #12]
 80054b6:	68fb      	ldr	r3, [r7, #12]
 80054b8:	681b      	ldr	r3, [r3, #0]
 80054ba:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80054be:	60da      	str	r2, [r3, #12]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 80054c0:	68fb      	ldr	r3, [r7, #12]
 80054c2:	681b      	ldr	r3, [r3, #0]
 80054c4:	695a      	ldr	r2, [r3, #20]
 80054c6:	68fb      	ldr	r3, [r7, #12]
 80054c8:	681b      	ldr	r3, [r3, #0]
 80054ca:	f042 0201 	orr.w	r2, r2, #1
 80054ce:	615a      	str	r2, [r3, #20]

    /* Enable the UART Data Register not empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 80054d0:	68fb      	ldr	r3, [r7, #12]
 80054d2:	681b      	ldr	r3, [r3, #0]
 80054d4:	68da      	ldr	r2, [r3, #12]
 80054d6:	68fb      	ldr	r3, [r7, #12]
 80054d8:	681b      	ldr	r3, [r3, #0]
 80054da:	f042 0220 	orr.w	r2, r2, #32
 80054de:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 80054e0:	2300      	movs	r3, #0
 80054e2:	e000      	b.n	80054e6 <HAL_UART_Receive_IT+0x9e>
  }
  else
  {
    return HAL_BUSY;
 80054e4:	2302      	movs	r3, #2
  }
}
 80054e6:	4618      	mov	r0, r3
 80054e8:	3714      	adds	r7, #20
 80054ea:	46bd      	mov	sp, r7
 80054ec:	bc80      	pop	{r7}
 80054ee:	4770      	bx	lr

080054f0 <HAL_UART_IRQHandler>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80054f0:	b580      	push	{r7, lr}
 80054f2:	b088      	sub	sp, #32
 80054f4:	af00      	add	r7, sp, #0
 80054f6:	6078      	str	r0, [r7, #4]
   uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	681b      	ldr	r3, [r3, #0]
 80054fc:	681b      	ldr	r3, [r3, #0]
 80054fe:	61fb      	str	r3, [r7, #28]
   uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	681b      	ldr	r3, [r3, #0]
 8005504:	68db      	ldr	r3, [r3, #12]
 8005506:	61bb      	str	r3, [r7, #24]
   uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	681b      	ldr	r3, [r3, #0]
 800550c:	695b      	ldr	r3, [r3, #20]
 800550e:	617b      	str	r3, [r7, #20]
   uint32_t errorflags = 0x00U;
 8005510:	2300      	movs	r3, #0
 8005512:	613b      	str	r3, [r7, #16]
   uint32_t dmarequest = 0x00U;
 8005514:	2300      	movs	r3, #0
 8005516:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8005518:	69fb      	ldr	r3, [r7, #28]
 800551a:	f003 030f 	and.w	r3, r3, #15
 800551e:	613b      	str	r3, [r7, #16]
  if(errorflags == RESET)
 8005520:	693b      	ldr	r3, [r7, #16]
 8005522:	2b00      	cmp	r3, #0
 8005524:	d10d      	bne.n	8005542 <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if(((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005526:	69fb      	ldr	r3, [r7, #28]
 8005528:	f003 0320 	and.w	r3, r3, #32
 800552c:	2b00      	cmp	r3, #0
 800552e:	d008      	beq.n	8005542 <HAL_UART_IRQHandler+0x52>
 8005530:	69bb      	ldr	r3, [r7, #24]
 8005532:	f003 0320 	and.w	r3, r3, #32
 8005536:	2b00      	cmp	r3, #0
 8005538:	d003      	beq.n	8005542 <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 800553a:	6878      	ldr	r0, [r7, #4]
 800553c:	f000 f979 	bl	8005832 <UART_Receive_IT>
      return;
 8005540:	e0cb      	b.n	80056da <HAL_UART_IRQHandler+0x1ea>
    }
  }

  /* If some errors occur */
  if((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8005542:	693b      	ldr	r3, [r7, #16]
 8005544:	2b00      	cmp	r3, #0
 8005546:	f000 80ab 	beq.w	80056a0 <HAL_UART_IRQHandler+0x1b0>
 800554a:	697b      	ldr	r3, [r7, #20]
 800554c:	f003 0301 	and.w	r3, r3, #1
 8005550:	2b00      	cmp	r3, #0
 8005552:	d105      	bne.n	8005560 <HAL_UART_IRQHandler+0x70>
 8005554:	69bb      	ldr	r3, [r7, #24]
 8005556:	f403 7390 	and.w	r3, r3, #288	; 0x120
 800555a:	2b00      	cmp	r3, #0
 800555c:	f000 80a0 	beq.w	80056a0 <HAL_UART_IRQHandler+0x1b0>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if(((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8005560:	69fb      	ldr	r3, [r7, #28]
 8005562:	f003 0301 	and.w	r3, r3, #1
 8005566:	2b00      	cmp	r3, #0
 8005568:	d00a      	beq.n	8005580 <HAL_UART_IRQHandler+0x90>
 800556a:	69bb      	ldr	r3, [r7, #24]
 800556c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005570:	2b00      	cmp	r3, #0
 8005572:	d005      	beq.n	8005580 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005578:	f043 0201 	orr.w	r2, r3, #1
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if(((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005580:	69fb      	ldr	r3, [r7, #28]
 8005582:	f003 0304 	and.w	r3, r3, #4
 8005586:	2b00      	cmp	r3, #0
 8005588:	d00a      	beq.n	80055a0 <HAL_UART_IRQHandler+0xb0>
 800558a:	697b      	ldr	r3, [r7, #20]
 800558c:	f003 0301 	and.w	r3, r3, #1
 8005590:	2b00      	cmp	r3, #0
 8005592:	d005      	beq.n	80055a0 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005598:	f043 0202 	orr.w	r2, r3, #2
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if(((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80055a0:	69fb      	ldr	r3, [r7, #28]
 80055a2:	f003 0302 	and.w	r3, r3, #2
 80055a6:	2b00      	cmp	r3, #0
 80055a8:	d00a      	beq.n	80055c0 <HAL_UART_IRQHandler+0xd0>
 80055aa:	697b      	ldr	r3, [r7, #20]
 80055ac:	f003 0301 	and.w	r3, r3, #1
 80055b0:	2b00      	cmp	r3, #0
 80055b2:	d005      	beq.n	80055c0 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80055b8:	f043 0204 	orr.w	r2, r3, #4
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if(((isrflags & USART_SR_ORE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80055c0:	69fb      	ldr	r3, [r7, #28]
 80055c2:	f003 0308 	and.w	r3, r3, #8
 80055c6:	2b00      	cmp	r3, #0
 80055c8:	d00a      	beq.n	80055e0 <HAL_UART_IRQHandler+0xf0>
 80055ca:	697b      	ldr	r3, [r7, #20]
 80055cc:	f003 0301 	and.w	r3, r3, #1
 80055d0:	2b00      	cmp	r3, #0
 80055d2:	d005      	beq.n	80055e0 <HAL_UART_IRQHandler+0xf0>
    { 
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80055d8:	f043 0208 	orr.w	r2, r3, #8
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if(huart->ErrorCode != HAL_UART_ERROR_NONE)
 80055e0:	687b      	ldr	r3, [r7, #4]
 80055e2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80055e4:	2b00      	cmp	r3, #0
 80055e6:	d077      	beq.n	80056d8 <HAL_UART_IRQHandler+0x1e8>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if(((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80055e8:	69fb      	ldr	r3, [r7, #28]
 80055ea:	f003 0320 	and.w	r3, r3, #32
 80055ee:	2b00      	cmp	r3, #0
 80055f0:	d007      	beq.n	8005602 <HAL_UART_IRQHandler+0x112>
 80055f2:	69bb      	ldr	r3, [r7, #24]
 80055f4:	f003 0320 	and.w	r3, r3, #32
 80055f8:	2b00      	cmp	r3, #0
 80055fa:	d002      	beq.n	8005602 <HAL_UART_IRQHandler+0x112>
      {
        UART_Receive_IT(huart);
 80055fc:	6878      	ldr	r0, [r7, #4]
 80055fe:	f000 f918 	bl	8005832 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	681b      	ldr	r3, [r3, #0]
 8005606:	695b      	ldr	r3, [r3, #20]
 8005608:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800560c:	2b00      	cmp	r3, #0
 800560e:	bf14      	ite	ne
 8005610:	2301      	movne	r3, #1
 8005612:	2300      	moveq	r3, #0
 8005614:	b2db      	uxtb	r3, r3
 8005616:	60fb      	str	r3, [r7, #12]
      if(((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800561c:	f003 0308 	and.w	r3, r3, #8
 8005620:	2b00      	cmp	r3, #0
 8005622:	d102      	bne.n	800562a <HAL_UART_IRQHandler+0x13a>
 8005624:	68fb      	ldr	r3, [r7, #12]
 8005626:	2b00      	cmp	r3, #0
 8005628:	d031      	beq.n	800568e <HAL_UART_IRQHandler+0x19e>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800562a:	6878      	ldr	r0, [r7, #4]
 800562c:	f000 f863 	bl	80056f6 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	681b      	ldr	r3, [r3, #0]
 8005634:	695b      	ldr	r3, [r3, #20]
 8005636:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800563a:	2b00      	cmp	r3, #0
 800563c:	d023      	beq.n	8005686 <HAL_UART_IRQHandler+0x196>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	681b      	ldr	r3, [r3, #0]
 8005642:	695a      	ldr	r2, [r3, #20]
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	681b      	ldr	r3, [r3, #0]
 8005648:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800564c:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx channel */
          if(huart->hdmarx != NULL)
 800564e:	687b      	ldr	r3, [r7, #4]
 8005650:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005652:	2b00      	cmp	r3, #0
 8005654:	d013      	beq.n	800567e <HAL_UART_IRQHandler+0x18e>
          {
            /* Set the UART DMA Abort callback : 
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8005656:	687b      	ldr	r3, [r7, #4]
 8005658:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800565a:	4a21      	ldr	r2, [pc, #132]	; (80056e0 <HAL_UART_IRQHandler+0x1f0>)
 800565c:	635a      	str	r2, [r3, #52]	; 0x34
            if(HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005662:	4618      	mov	r0, r3
 8005664:	f7fe fcf6 	bl	8004054 <HAL_DMA_Abort_IT>
 8005668:	4603      	mov	r3, r0
 800566a:	2b00      	cmp	r3, #0
 800566c:	d016      	beq.n	800569c <HAL_UART_IRQHandler+0x1ac>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800566e:	687b      	ldr	r3, [r7, #4]
 8005670:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005672:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005674:	687a      	ldr	r2, [r7, #4]
 8005676:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8005678:	4610      	mov	r0, r2
 800567a:	4798      	blx	r3
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800567c:	e00e      	b.n	800569c <HAL_UART_IRQHandler+0x1ac>
            }
          }
          else
          {
            /* Call user error callback */
            HAL_UART_ErrorCallback(huart);
 800567e:	6878      	ldr	r0, [r7, #4]
 8005680:	f7fd fc02 	bl	8002e88 <HAL_UART_ErrorCallback>
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005684:	e00a      	b.n	800569c <HAL_UART_IRQHandler+0x1ac>
          }
        }
        else
        {
          /* Call user error callback */
          HAL_UART_ErrorCallback(huart);
 8005686:	6878      	ldr	r0, [r7, #4]
 8005688:	f7fd fbfe 	bl	8002e88 <HAL_UART_ErrorCallback>
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800568c:	e006      	b.n	800569c <HAL_UART_IRQHandler+0x1ac>
      }
      else
      {
        /* Non Blocking error : transfer could go on. 
           Error is notified to user through user error callback */
        HAL_UART_ErrorCallback(huart);
 800568e:	6878      	ldr	r0, [r7, #4]
 8005690:	f7fd fbfa 	bl	8002e88 <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	2200      	movs	r2, #0
 8005698:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 800569a:	e01d      	b.n	80056d8 <HAL_UART_IRQHandler+0x1e8>
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800569c:	bf00      	nop
    return;
 800569e:	e01b      	b.n	80056d8 <HAL_UART_IRQHandler+0x1e8>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if(((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80056a0:	69fb      	ldr	r3, [r7, #28]
 80056a2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80056a6:	2b00      	cmp	r3, #0
 80056a8:	d008      	beq.n	80056bc <HAL_UART_IRQHandler+0x1cc>
 80056aa:	69bb      	ldr	r3, [r7, #24]
 80056ac:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80056b0:	2b00      	cmp	r3, #0
 80056b2:	d003      	beq.n	80056bc <HAL_UART_IRQHandler+0x1cc>
  {
    UART_Transmit_IT(huart);
 80056b4:	6878      	ldr	r0, [r7, #4]
 80056b6:	f000 f84f 	bl	8005758 <UART_Transmit_IT>
    return;
 80056ba:	e00e      	b.n	80056da <HAL_UART_IRQHandler+0x1ea>
  }
  
  /* UART in mode Transmitter end --------------------------------------------*/
  if(((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80056bc:	69fb      	ldr	r3, [r7, #28]
 80056be:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80056c2:	2b00      	cmp	r3, #0
 80056c4:	d009      	beq.n	80056da <HAL_UART_IRQHandler+0x1ea>
 80056c6:	69bb      	ldr	r3, [r7, #24]
 80056c8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80056cc:	2b00      	cmp	r3, #0
 80056ce:	d004      	beq.n	80056da <HAL_UART_IRQHandler+0x1ea>
  {
    UART_EndTransmit_IT(huart);
 80056d0:	6878      	ldr	r0, [r7, #4]
 80056d2:	f000 f896 	bl	8005802 <UART_EndTransmit_IT>
    return;
 80056d6:	e000      	b.n	80056da <HAL_UART_IRQHandler+0x1ea>
    return;
 80056d8:	bf00      	nop
  }
}
 80056da:	3720      	adds	r7, #32
 80056dc:	46bd      	mov	sp, r7
 80056de:	bd80      	pop	{r7, pc}
 80056e0:	08005731 	.word	0x08005731

080056e4 <HAL_UART_TxCpltCallback>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
 __weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80056e4:	b480      	push	{r7}
 80056e6:	b083      	sub	sp, #12
 80056e8:	af00      	add	r7, sp, #0
 80056ea:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */ 
}
 80056ec:	bf00      	nop
 80056ee:	370c      	adds	r7, #12
 80056f0:	46bd      	mov	sp, r7
 80056f2:	bc80      	pop	{r7}
 80056f4:	4770      	bx	lr

080056f6 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart: UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80056f6:	b480      	push	{r7}
 80056f8:	b083      	sub	sp, #12
 80056fa:	af00      	add	r7, sp, #0
 80056fc:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80056fe:	687b      	ldr	r3, [r7, #4]
 8005700:	681b      	ldr	r3, [r3, #0]
 8005702:	68da      	ldr	r2, [r3, #12]
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	681b      	ldr	r3, [r3, #0]
 8005708:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800570c:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	681b      	ldr	r3, [r3, #0]
 8005712:	695a      	ldr	r2, [r3, #20]
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	681b      	ldr	r3, [r3, #0]
 8005718:	f022 0201 	bic.w	r2, r2, #1
 800571c:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800571e:	687b      	ldr	r3, [r7, #4]
 8005720:	2220      	movs	r2, #32
 8005722:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 8005726:	bf00      	nop
 8005728:	370c      	adds	r7, #12
 800572a:	46bd      	mov	sp, r7
 800572c:	bc80      	pop	{r7}
 800572e:	4770      	bx	lr

08005730 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005730:	b580      	push	{r7, lr}
 8005732:	b084      	sub	sp, #16
 8005734:	af00      	add	r7, sp, #0
 8005736:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef* huart = ( UART_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800573c:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800573e:	68fb      	ldr	r3, [r7, #12]
 8005740:	2200      	movs	r2, #0
 8005742:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8005744:	68fb      	ldr	r3, [r7, #12]
 8005746:	2200      	movs	r2, #0
 8005748:	84da      	strh	r2, [r3, #38]	; 0x26

  HAL_UART_ErrorCallback(huart);
 800574a:	68f8      	ldr	r0, [r7, #12]
 800574c:	f7fd fb9c 	bl	8002e88 <HAL_UART_ErrorCallback>
}
 8005750:	bf00      	nop
 8005752:	3710      	adds	r7, #16
 8005754:	46bd      	mov	sp, r7
 8005756:	bd80      	pop	{r7, pc}

08005758 <UART_Transmit_IT>:
  * @param  huart: Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8005758:	b480      	push	{r7}
 800575a:	b085      	sub	sp, #20
 800575c:	af00      	add	r7, sp, #0
 800575e:	6078      	str	r0, [r7, #4]
  uint16_t* tmp;
  
  /* Check that a Tx process is ongoing */
  if(huart->gState == HAL_UART_STATE_BUSY_TX)
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8005766:	b2db      	uxtb	r3, r3
 8005768:	2b21      	cmp	r3, #33	; 0x21
 800576a:	d144      	bne.n	80057f6 <UART_Transmit_IT+0x9e>
  {
    if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	689b      	ldr	r3, [r3, #8]
 8005770:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005774:	d11a      	bne.n	80057ac <UART_Transmit_IT+0x54>
    {
      tmp = (uint16_t*) huart->pTxBuffPtr;
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	6a1b      	ldr	r3, [r3, #32]
 800577a:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800577c:	68fb      	ldr	r3, [r7, #12]
 800577e:	881b      	ldrh	r3, [r3, #0]
 8005780:	461a      	mov	r2, r3
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	681b      	ldr	r3, [r3, #0]
 8005786:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800578a:	605a      	str	r2, [r3, #4]
      if(huart->Init.Parity == UART_PARITY_NONE)
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	691b      	ldr	r3, [r3, #16]
 8005790:	2b00      	cmp	r3, #0
 8005792:	d105      	bne.n	80057a0 <UART_Transmit_IT+0x48>
      {
        huart->pTxBuffPtr += 2U;
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	6a1b      	ldr	r3, [r3, #32]
 8005798:	1c9a      	adds	r2, r3, #2
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	621a      	str	r2, [r3, #32]
 800579e:	e00e      	b.n	80057be <UART_Transmit_IT+0x66>
      }
      else
      {
        huart->pTxBuffPtr += 1U;
 80057a0:	687b      	ldr	r3, [r7, #4]
 80057a2:	6a1b      	ldr	r3, [r3, #32]
 80057a4:	1c5a      	adds	r2, r3, #1
 80057a6:	687b      	ldr	r3, [r7, #4]
 80057a8:	621a      	str	r2, [r3, #32]
 80057aa:	e008      	b.n	80057be <UART_Transmit_IT+0x66>
      }
    } 
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	6a1b      	ldr	r3, [r3, #32]
 80057b0:	1c59      	adds	r1, r3, #1
 80057b2:	687a      	ldr	r2, [r7, #4]
 80057b4:	6211      	str	r1, [r2, #32]
 80057b6:	781a      	ldrb	r2, [r3, #0]
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	681b      	ldr	r3, [r3, #0]
 80057bc:	605a      	str	r2, [r3, #4]
    }

    if(--huart->TxXferCount == 0U)
 80057be:	687b      	ldr	r3, [r7, #4]
 80057c0:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80057c2:	b29b      	uxth	r3, r3
 80057c4:	3b01      	subs	r3, #1
 80057c6:	b29b      	uxth	r3, r3
 80057c8:	687a      	ldr	r2, [r7, #4]
 80057ca:	4619      	mov	r1, r3
 80057cc:	84d1      	strh	r1, [r2, #38]	; 0x26
 80057ce:	2b00      	cmp	r3, #0
 80057d0:	d10f      	bne.n	80057f2 <UART_Transmit_IT+0x9a>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80057d2:	687b      	ldr	r3, [r7, #4]
 80057d4:	681b      	ldr	r3, [r3, #0]
 80057d6:	68da      	ldr	r2, [r3, #12]
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	681b      	ldr	r3, [r3, #0]
 80057dc:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80057e0:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */    
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80057e2:	687b      	ldr	r3, [r7, #4]
 80057e4:	681b      	ldr	r3, [r3, #0]
 80057e6:	68da      	ldr	r2, [r3, #12]
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	681b      	ldr	r3, [r3, #0]
 80057ec:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80057f0:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80057f2:	2300      	movs	r3, #0
 80057f4:	e000      	b.n	80057f8 <UART_Transmit_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 80057f6:	2302      	movs	r3, #2
  }
}
 80057f8:	4618      	mov	r0, r3
 80057fa:	3714      	adds	r7, #20
 80057fc:	46bd      	mov	sp, r7
 80057fe:	bc80      	pop	{r7}
 8005800:	4770      	bx	lr

08005802 <UART_EndTransmit_IT>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8005802:	b580      	push	{r7, lr}
 8005804:	b082      	sub	sp, #8
 8005806:	af00      	add	r7, sp, #0
 8005808:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */    
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800580a:	687b      	ldr	r3, [r7, #4]
 800580c:	681b      	ldr	r3, [r3, #0]
 800580e:	68da      	ldr	r2, [r3, #12]
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	681b      	ldr	r3, [r3, #0]
 8005814:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005818:	60da      	str	r2, [r3, #12]
  
  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	2220      	movs	r2, #32
 800581e:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  HAL_UART_TxCpltCallback(huart);
 8005822:	6878      	ldr	r0, [r7, #4]
 8005824:	f7ff ff5e 	bl	80056e4 <HAL_UART_TxCpltCallback>
  
  return HAL_OK;
 8005828:	2300      	movs	r3, #0
}
 800582a:	4618      	mov	r0, r3
 800582c:	3708      	adds	r7, #8
 800582e:	46bd      	mov	sp, r7
 8005830:	bd80      	pop	{r7, pc}

08005832 <UART_Receive_IT>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8005832:	b580      	push	{r7, lr}
 8005834:	b084      	sub	sp, #16
 8005836:	af00      	add	r7, sp, #0
 8005838:	6078      	str	r0, [r7, #4]
  uint16_t* tmp;
  
  /* Check that a Rx process is ongoing */
  if(huart->RxState == HAL_UART_STATE_BUSY_RX) 
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8005840:	b2db      	uxtb	r3, r3
 8005842:	2b22      	cmp	r3, #34	; 0x22
 8005844:	d171      	bne.n	800592a <UART_Receive_IT+0xf8>
  {
    if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 8005846:	687b      	ldr	r3, [r7, #4]
 8005848:	689b      	ldr	r3, [r3, #8]
 800584a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800584e:	d123      	bne.n	8005898 <UART_Receive_IT+0x66>
    {
      tmp = (uint16_t*) huart->pRxBuffPtr;
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005854:	60fb      	str	r3, [r7, #12]
      if(huart->Init.Parity == UART_PARITY_NONE)
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	691b      	ldr	r3, [r3, #16]
 800585a:	2b00      	cmp	r3, #0
 800585c:	d10e      	bne.n	800587c <UART_Receive_IT+0x4a>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800585e:	687b      	ldr	r3, [r7, #4]
 8005860:	681b      	ldr	r3, [r3, #0]
 8005862:	685b      	ldr	r3, [r3, #4]
 8005864:	b29b      	uxth	r3, r3
 8005866:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800586a:	b29a      	uxth	r2, r3
 800586c:	68fb      	ldr	r3, [r7, #12]
 800586e:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 2U;
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005874:	1c9a      	adds	r2, r3, #2
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	629a      	str	r2, [r3, #40]	; 0x28
 800587a:	e029      	b.n	80058d0 <UART_Receive_IT+0x9e>
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	681b      	ldr	r3, [r3, #0]
 8005880:	685b      	ldr	r3, [r3, #4]
 8005882:	b29b      	uxth	r3, r3
 8005884:	b2db      	uxtb	r3, r3
 8005886:	b29a      	uxth	r2, r3
 8005888:	68fb      	ldr	r3, [r7, #12]
 800588a:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 1U;
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005890:	1c5a      	adds	r2, r3, #1
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	629a      	str	r2, [r3, #40]	; 0x28
 8005896:	e01b      	b.n	80058d0 <UART_Receive_IT+0x9e>
      }
    }
    else
    {
      if(huart->Init.Parity == UART_PARITY_NONE)
 8005898:	687b      	ldr	r3, [r7, #4]
 800589a:	691b      	ldr	r3, [r3, #16]
 800589c:	2b00      	cmp	r3, #0
 800589e:	d10a      	bne.n	80058b6 <UART_Receive_IT+0x84>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	681b      	ldr	r3, [r3, #0]
 80058a4:	6858      	ldr	r0, [r3, #4]
 80058a6:	687b      	ldr	r3, [r7, #4]
 80058a8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80058aa:	1c59      	adds	r1, r3, #1
 80058ac:	687a      	ldr	r2, [r7, #4]
 80058ae:	6291      	str	r1, [r2, #40]	; 0x28
 80058b0:	b2c2      	uxtb	r2, r0
 80058b2:	701a      	strb	r2, [r3, #0]
 80058b4:	e00c      	b.n	80058d0 <UART_Receive_IT+0x9e>
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	681b      	ldr	r3, [r3, #0]
 80058ba:	685b      	ldr	r3, [r3, #4]
 80058bc:	b2da      	uxtb	r2, r3
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80058c2:	1c58      	adds	r0, r3, #1
 80058c4:	6879      	ldr	r1, [r7, #4]
 80058c6:	6288      	str	r0, [r1, #40]	; 0x28
 80058c8:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80058cc:	b2d2      	uxtb	r2, r2
 80058ce:	701a      	strb	r2, [r3, #0]
      }
    }

    if(--huart->RxXferCount == 0U)
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80058d4:	b29b      	uxth	r3, r3
 80058d6:	3b01      	subs	r3, #1
 80058d8:	b29b      	uxth	r3, r3
 80058da:	687a      	ldr	r2, [r7, #4]
 80058dc:	4619      	mov	r1, r3
 80058de:	85d1      	strh	r1, [r2, #46]	; 0x2e
 80058e0:	2b00      	cmp	r3, #0
 80058e2:	d120      	bne.n	8005926 <UART_Receive_IT+0xf4>
    {
      /* Disable the IRDA Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	681b      	ldr	r3, [r3, #0]
 80058e8:	68da      	ldr	r2, [r3, #12]
 80058ea:	687b      	ldr	r3, [r7, #4]
 80058ec:	681b      	ldr	r3, [r3, #0]
 80058ee:	f022 0220 	bic.w	r2, r2, #32
 80058f2:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	681b      	ldr	r3, [r3, #0]
 80058f8:	68da      	ldr	r2, [r3, #12]
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	681b      	ldr	r3, [r3, #0]
 80058fe:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8005902:	60da      	str	r2, [r3, #12]
        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	681b      	ldr	r3, [r3, #0]
 8005908:	695a      	ldr	r2, [r3, #20]
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	681b      	ldr	r3, [r3, #0]
 800590e:	f022 0201 	bic.w	r2, r2, #1
 8005912:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	2220      	movs	r2, #32
 8005918:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

      HAL_UART_RxCpltCallback(huart);
 800591c:	6878      	ldr	r0, [r7, #4]
 800591e:	f7fd fa61 	bl	8002de4 <HAL_UART_RxCpltCallback>

      return HAL_OK;
 8005922:	2300      	movs	r3, #0
 8005924:	e002      	b.n	800592c <UART_Receive_IT+0xfa>
    }
    return HAL_OK;
 8005926:	2300      	movs	r3, #0
 8005928:	e000      	b.n	800592c <UART_Receive_IT+0xfa>
  }
  else
  {
    return HAL_BUSY;
 800592a:	2302      	movs	r3, #2
  }
}
 800592c:	4618      	mov	r0, r3
 800592e:	3710      	adds	r7, #16
 8005930:	46bd      	mov	sp, r7
 8005932:	bd80      	pop	{r7, pc}

08005934 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8005934:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8005936:	e003      	b.n	8005940 <LoopCopyDataInit>

08005938 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8005938:	4b12      	ldr	r3, [pc, #72]	; (8005984 <LoopPaintStack+0x20>)
  ldr r3, [r3, r1]
 800593a:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 800593c:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 800593e:	3104      	adds	r1, #4

08005940 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8005940:	4811      	ldr	r0, [pc, #68]	; (8005988 <LoopPaintStack+0x24>)
  ldr r3, =_edata
 8005942:	4b12      	ldr	r3, [pc, #72]	; (800598c <LoopPaintStack+0x28>)
  adds r2, r0, r1
 8005944:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8005946:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8005948:	d3f6      	bcc.n	8005938 <CopyDataInit>
  ldr r2, =_sbss
 800594a:	4a11      	ldr	r2, [pc, #68]	; (8005990 <LoopPaintStack+0x2c>)
  b LoopFillZerobss
 800594c:	e002      	b.n	8005954 <LoopFillZerobss>

0800594e <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 800594e:	2300      	movs	r3, #0
  str r3, [r2], #4
 8005950:	f842 3b04 	str.w	r3, [r2], #4

08005954 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 8005954:	4b0f      	ldr	r3, [pc, #60]	; (8005994 <LoopPaintStack+0x30>)
  cmp r2, r3
 8005956:	429a      	cmp	r2, r3
  bcc FillZerobss
 8005958:	d3f9      	bcc.n	800594e <FillZerobss>

  ldr r3, =0x55555555
 800595a:	f04f 3355 	mov.w	r3, #1431655765	; 0x55555555
  sub ip, sp, #4
 800595e:	f1ad 0c04 	sub.w	ip, sp, #4
  ldr r2, = _ebss
 8005962:	4a0c      	ldr	r2, [pc, #48]	; (8005994 <LoopPaintStack+0x30>)

08005964 <LoopPaintStack>:
LoopPaintStack:
	str r3, [ip], #-4
 8005964:	f84c 3904 	str.w	r3, [ip], #-4
	cmp ip, r2
 8005968:	4594      	cmp	ip, r2
	bne LoopPaintStack
 800596a:	d1fb      	bne.n	8005964 <LoopPaintStack>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800596c:	f7fd fc36 	bl	80031dc <SystemInit>
    bl  SystemCoreClockUpdate
 8005970:	f7fd fc68 	bl	8003244 <SystemCoreClockUpdate>
    bl  SYS_NVIC_PriorityGrouping
 8005974:	f7fc fc66 	bl	8002244 <SYS_NVIC_PriorityGrouping>
/* Call static constructors */
    bl __libc_init_array
 8005978:	f000 f816 	bl	80059a8 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800597c:	f7fb fdac 	bl	80014d8 <main>
  b Infinite_Loop
 8005980:	f000 b80a 	b.w	8005998 <Default_Handler>
  ldr r3, =_sidata
 8005984:	0800c358 	.word	0x0800c358
  ldr r0, =_sdata
 8005988:	20000000 	.word	0x20000000
  ldr r3, =_edata
 800598c:	20000a60 	.word	0x20000a60
  ldr r2, =_sbss
 8005990:	20000a60 	.word	0x20000a60
  ldr r3, = _ebss
 8005994:	200010c4 	.word	0x200010c4

08005998 <Default_Handler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8005998:	e7fe      	b.n	8005998 <Default_Handler>
	...

0800599c <__errno>:
 800599c:	4b01      	ldr	r3, [pc, #4]	; (80059a4 <__errno+0x8>)
 800599e:	6818      	ldr	r0, [r3, #0]
 80059a0:	4770      	bx	lr
 80059a2:	bf00      	nop
 80059a4:	200000b4 	.word	0x200000b4

080059a8 <__libc_init_array>:
 80059a8:	b570      	push	{r4, r5, r6, lr}
 80059aa:	2600      	movs	r6, #0
 80059ac:	4d0c      	ldr	r5, [pc, #48]	; (80059e0 <__libc_init_array+0x38>)
 80059ae:	4c0d      	ldr	r4, [pc, #52]	; (80059e4 <__libc_init_array+0x3c>)
 80059b0:	1b64      	subs	r4, r4, r5
 80059b2:	10a4      	asrs	r4, r4, #2
 80059b4:	42a6      	cmp	r6, r4
 80059b6:	d109      	bne.n	80059cc <__libc_init_array+0x24>
 80059b8:	f006 f83a 	bl	800ba30 <_init>
 80059bc:	2600      	movs	r6, #0
 80059be:	4d0a      	ldr	r5, [pc, #40]	; (80059e8 <__libc_init_array+0x40>)
 80059c0:	4c0a      	ldr	r4, [pc, #40]	; (80059ec <__libc_init_array+0x44>)
 80059c2:	1b64      	subs	r4, r4, r5
 80059c4:	10a4      	asrs	r4, r4, #2
 80059c6:	42a6      	cmp	r6, r4
 80059c8:	d105      	bne.n	80059d6 <__libc_init_array+0x2e>
 80059ca:	bd70      	pop	{r4, r5, r6, pc}
 80059cc:	f855 3b04 	ldr.w	r3, [r5], #4
 80059d0:	4798      	blx	r3
 80059d2:	3601      	adds	r6, #1
 80059d4:	e7ee      	b.n	80059b4 <__libc_init_array+0xc>
 80059d6:	f855 3b04 	ldr.w	r3, [r5], #4
 80059da:	4798      	blx	r3
 80059dc:	3601      	adds	r6, #1
 80059de:	e7f2      	b.n	80059c6 <__libc_init_array+0x1e>
 80059e0:	0800c34c 	.word	0x0800c34c
 80059e4:	0800c34c 	.word	0x0800c34c
 80059e8:	0800c34c 	.word	0x0800c34c
 80059ec:	0800c354 	.word	0x0800c354

080059f0 <_malloc_r>:
 80059f0:	f101 030b 	add.w	r3, r1, #11
 80059f4:	2b16      	cmp	r3, #22
 80059f6:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80059fa:	4605      	mov	r5, r0
 80059fc:	d906      	bls.n	8005a0c <_malloc_r+0x1c>
 80059fe:	f033 0707 	bics.w	r7, r3, #7
 8005a02:	d504      	bpl.n	8005a0e <_malloc_r+0x1e>
 8005a04:	230c      	movs	r3, #12
 8005a06:	602b      	str	r3, [r5, #0]
 8005a08:	2400      	movs	r4, #0
 8005a0a:	e1ae      	b.n	8005d6a <_malloc_r+0x37a>
 8005a0c:	2710      	movs	r7, #16
 8005a0e:	42b9      	cmp	r1, r7
 8005a10:	d8f8      	bhi.n	8005a04 <_malloc_r+0x14>
 8005a12:	4628      	mov	r0, r5
 8005a14:	f000 fa36 	bl	8005e84 <__malloc_lock>
 8005a18:	f5b7 7ffc 	cmp.w	r7, #504	; 0x1f8
 8005a1c:	4ec3      	ldr	r6, [pc, #780]	; (8005d2c <_malloc_r+0x33c>)
 8005a1e:	d238      	bcs.n	8005a92 <_malloc_r+0xa2>
 8005a20:	f107 0208 	add.w	r2, r7, #8
 8005a24:	4432      	add	r2, r6
 8005a26:	6854      	ldr	r4, [r2, #4]
 8005a28:	f1a2 0108 	sub.w	r1, r2, #8
 8005a2c:	428c      	cmp	r4, r1
 8005a2e:	ea4f 03d7 	mov.w	r3, r7, lsr #3
 8005a32:	d102      	bne.n	8005a3a <_malloc_r+0x4a>
 8005a34:	68d4      	ldr	r4, [r2, #12]
 8005a36:	42a2      	cmp	r2, r4
 8005a38:	d010      	beq.n	8005a5c <_malloc_r+0x6c>
 8005a3a:	6863      	ldr	r3, [r4, #4]
 8005a3c:	e9d4 1202 	ldrd	r1, r2, [r4, #8]
 8005a40:	f023 0303 	bic.w	r3, r3, #3
 8005a44:	60ca      	str	r2, [r1, #12]
 8005a46:	4423      	add	r3, r4
 8005a48:	6091      	str	r1, [r2, #8]
 8005a4a:	685a      	ldr	r2, [r3, #4]
 8005a4c:	f042 0201 	orr.w	r2, r2, #1
 8005a50:	605a      	str	r2, [r3, #4]
 8005a52:	4628      	mov	r0, r5
 8005a54:	f000 fa1c 	bl	8005e90 <__malloc_unlock>
 8005a58:	3408      	adds	r4, #8
 8005a5a:	e186      	b.n	8005d6a <_malloc_r+0x37a>
 8005a5c:	3302      	adds	r3, #2
 8005a5e:	4ab4      	ldr	r2, [pc, #720]	; (8005d30 <_malloc_r+0x340>)
 8005a60:	6934      	ldr	r4, [r6, #16]
 8005a62:	4611      	mov	r1, r2
 8005a64:	4294      	cmp	r4, r2
 8005a66:	d077      	beq.n	8005b58 <_malloc_r+0x168>
 8005a68:	6860      	ldr	r0, [r4, #4]
 8005a6a:	f020 0c03 	bic.w	ip, r0, #3
 8005a6e:	ebac 0007 	sub.w	r0, ip, r7
 8005a72:	280f      	cmp	r0, #15
 8005a74:	dd48      	ble.n	8005b08 <_malloc_r+0x118>
 8005a76:	19e1      	adds	r1, r4, r7
 8005a78:	f040 0301 	orr.w	r3, r0, #1
 8005a7c:	f047 0701 	orr.w	r7, r7, #1
 8005a80:	6067      	str	r7, [r4, #4]
 8005a82:	e9c6 1104 	strd	r1, r1, [r6, #16]
 8005a86:	e9c1 2202 	strd	r2, r2, [r1, #8]
 8005a8a:	604b      	str	r3, [r1, #4]
 8005a8c:	f844 000c 	str.w	r0, [r4, ip]
 8005a90:	e7df      	b.n	8005a52 <_malloc_r+0x62>
 8005a92:	0a7b      	lsrs	r3, r7, #9
 8005a94:	d02a      	beq.n	8005aec <_malloc_r+0xfc>
 8005a96:	2b04      	cmp	r3, #4
 8005a98:	d812      	bhi.n	8005ac0 <_malloc_r+0xd0>
 8005a9a:	09bb      	lsrs	r3, r7, #6
 8005a9c:	3338      	adds	r3, #56	; 0x38
 8005a9e:	1c5a      	adds	r2, r3, #1
 8005aa0:	eb06 02c2 	add.w	r2, r6, r2, lsl #3
 8005aa4:	6854      	ldr	r4, [r2, #4]
 8005aa6:	f1a2 0c08 	sub.w	ip, r2, #8
 8005aaa:	4564      	cmp	r4, ip
 8005aac:	d006      	beq.n	8005abc <_malloc_r+0xcc>
 8005aae:	6862      	ldr	r2, [r4, #4]
 8005ab0:	f022 0203 	bic.w	r2, r2, #3
 8005ab4:	1bd0      	subs	r0, r2, r7
 8005ab6:	280f      	cmp	r0, #15
 8005ab8:	dd1c      	ble.n	8005af4 <_malloc_r+0x104>
 8005aba:	3b01      	subs	r3, #1
 8005abc:	3301      	adds	r3, #1
 8005abe:	e7ce      	b.n	8005a5e <_malloc_r+0x6e>
 8005ac0:	2b14      	cmp	r3, #20
 8005ac2:	d801      	bhi.n	8005ac8 <_malloc_r+0xd8>
 8005ac4:	335b      	adds	r3, #91	; 0x5b
 8005ac6:	e7ea      	b.n	8005a9e <_malloc_r+0xae>
 8005ac8:	2b54      	cmp	r3, #84	; 0x54
 8005aca:	d802      	bhi.n	8005ad2 <_malloc_r+0xe2>
 8005acc:	0b3b      	lsrs	r3, r7, #12
 8005ace:	336e      	adds	r3, #110	; 0x6e
 8005ad0:	e7e5      	b.n	8005a9e <_malloc_r+0xae>
 8005ad2:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
 8005ad6:	d802      	bhi.n	8005ade <_malloc_r+0xee>
 8005ad8:	0bfb      	lsrs	r3, r7, #15
 8005ada:	3377      	adds	r3, #119	; 0x77
 8005adc:	e7df      	b.n	8005a9e <_malloc_r+0xae>
 8005ade:	f240 5254 	movw	r2, #1364	; 0x554
 8005ae2:	4293      	cmp	r3, r2
 8005ae4:	d804      	bhi.n	8005af0 <_malloc_r+0x100>
 8005ae6:	0cbb      	lsrs	r3, r7, #18
 8005ae8:	337c      	adds	r3, #124	; 0x7c
 8005aea:	e7d8      	b.n	8005a9e <_malloc_r+0xae>
 8005aec:	233f      	movs	r3, #63	; 0x3f
 8005aee:	e7d6      	b.n	8005a9e <_malloc_r+0xae>
 8005af0:	237e      	movs	r3, #126	; 0x7e
 8005af2:	e7d4      	b.n	8005a9e <_malloc_r+0xae>
 8005af4:	2800      	cmp	r0, #0
 8005af6:	68e1      	ldr	r1, [r4, #12]
 8005af8:	db04      	blt.n	8005b04 <_malloc_r+0x114>
 8005afa:	68a3      	ldr	r3, [r4, #8]
 8005afc:	60d9      	str	r1, [r3, #12]
 8005afe:	608b      	str	r3, [r1, #8]
 8005b00:	18a3      	adds	r3, r4, r2
 8005b02:	e7a2      	b.n	8005a4a <_malloc_r+0x5a>
 8005b04:	460c      	mov	r4, r1
 8005b06:	e7d0      	b.n	8005aaa <_malloc_r+0xba>
 8005b08:	2800      	cmp	r0, #0
 8005b0a:	e9c6 2204 	strd	r2, r2, [r6, #16]
 8005b0e:	db07      	blt.n	8005b20 <_malloc_r+0x130>
 8005b10:	44a4      	add	ip, r4
 8005b12:	f8dc 3004 	ldr.w	r3, [ip, #4]
 8005b16:	f043 0301 	orr.w	r3, r3, #1
 8005b1a:	f8cc 3004 	str.w	r3, [ip, #4]
 8005b1e:	e798      	b.n	8005a52 <_malloc_r+0x62>
 8005b20:	f5bc 7f00 	cmp.w	ip, #512	; 0x200
 8005b24:	6870      	ldr	r0, [r6, #4]
 8005b26:	f080 809e 	bcs.w	8005c66 <_malloc_r+0x276>
 8005b2a:	ea4f 02dc 	mov.w	r2, ip, lsr #3
 8005b2e:	ea4f 1e5c 	mov.w	lr, ip, lsr #5
 8005b32:	f04f 0c01 	mov.w	ip, #1
 8005b36:	fa0c fc0e 	lsl.w	ip, ip, lr
 8005b3a:	ea4c 0000 	orr.w	r0, ip, r0
 8005b3e:	3201      	adds	r2, #1
 8005b40:	f856 c032 	ldr.w	ip, [r6, r2, lsl #3]
 8005b44:	6070      	str	r0, [r6, #4]
 8005b46:	eb06 00c2 	add.w	r0, r6, r2, lsl #3
 8005b4a:	3808      	subs	r0, #8
 8005b4c:	e9c4 c002 	strd	ip, r0, [r4, #8]
 8005b50:	f846 4032 	str.w	r4, [r6, r2, lsl #3]
 8005b54:	f8cc 400c 	str.w	r4, [ip, #12]
 8005b58:	2001      	movs	r0, #1
 8005b5a:	109a      	asrs	r2, r3, #2
 8005b5c:	fa00 f202 	lsl.w	r2, r0, r2
 8005b60:	6870      	ldr	r0, [r6, #4]
 8005b62:	4290      	cmp	r0, r2
 8005b64:	d326      	bcc.n	8005bb4 <_malloc_r+0x1c4>
 8005b66:	4210      	tst	r0, r2
 8005b68:	d106      	bne.n	8005b78 <_malloc_r+0x188>
 8005b6a:	f023 0303 	bic.w	r3, r3, #3
 8005b6e:	0052      	lsls	r2, r2, #1
 8005b70:	4210      	tst	r0, r2
 8005b72:	f103 0304 	add.w	r3, r3, #4
 8005b76:	d0fa      	beq.n	8005b6e <_malloc_r+0x17e>
 8005b78:	eb06 08c3 	add.w	r8, r6, r3, lsl #3
 8005b7c:	46c1      	mov	r9, r8
 8005b7e:	469e      	mov	lr, r3
 8005b80:	f8d9 400c 	ldr.w	r4, [r9, #12]
 8005b84:	454c      	cmp	r4, r9
 8005b86:	f040 80b3 	bne.w	8005cf0 <_malloc_r+0x300>
 8005b8a:	f10e 0e01 	add.w	lr, lr, #1
 8005b8e:	f01e 0f03 	tst.w	lr, #3
 8005b92:	f109 0908 	add.w	r9, r9, #8
 8005b96:	d1f3      	bne.n	8005b80 <_malloc_r+0x190>
 8005b98:	0798      	lsls	r0, r3, #30
 8005b9a:	f040 80ec 	bne.w	8005d76 <_malloc_r+0x386>
 8005b9e:	6873      	ldr	r3, [r6, #4]
 8005ba0:	ea23 0302 	bic.w	r3, r3, r2
 8005ba4:	6073      	str	r3, [r6, #4]
 8005ba6:	6870      	ldr	r0, [r6, #4]
 8005ba8:	0052      	lsls	r2, r2, #1
 8005baa:	4290      	cmp	r0, r2
 8005bac:	d302      	bcc.n	8005bb4 <_malloc_r+0x1c4>
 8005bae:	2a00      	cmp	r2, #0
 8005bb0:	f040 80ed 	bne.w	8005d8e <_malloc_r+0x39e>
 8005bb4:	f8d6 b008 	ldr.w	fp, [r6, #8]
 8005bb8:	f8db 1004 	ldr.w	r1, [fp, #4]
 8005bbc:	f021 0903 	bic.w	r9, r1, #3
 8005bc0:	45b9      	cmp	r9, r7
 8005bc2:	d304      	bcc.n	8005bce <_malloc_r+0x1de>
 8005bc4:	eba9 0207 	sub.w	r2, r9, r7
 8005bc8:	2a0f      	cmp	r2, #15
 8005bca:	f300 8148 	bgt.w	8005e5e <_malloc_r+0x46e>
 8005bce:	4a59      	ldr	r2, [pc, #356]	; (8005d34 <_malloc_r+0x344>)
 8005bd0:	eb0b 0309 	add.w	r3, fp, r9
 8005bd4:	6811      	ldr	r1, [r2, #0]
 8005bd6:	2008      	movs	r0, #8
 8005bd8:	3110      	adds	r1, #16
 8005bda:	4439      	add	r1, r7
 8005bdc:	9301      	str	r3, [sp, #4]
 8005bde:	9100      	str	r1, [sp, #0]
 8005be0:	f001 fb44 	bl	800726c <sysconf>
 8005be4:	e9dd 1300 	ldrd	r1, r3, [sp]
 8005be8:	4680      	mov	r8, r0
 8005bea:	4a53      	ldr	r2, [pc, #332]	; (8005d38 <_malloc_r+0x348>)
 8005bec:	6810      	ldr	r0, [r2, #0]
 8005bee:	3001      	adds	r0, #1
 8005bf0:	bf1f      	itttt	ne
 8005bf2:	f101 31ff 	addne.w	r1, r1, #4294967295
 8005bf6:	4441      	addne	r1, r8
 8005bf8:	f1c8 0000 	rsbne	r0, r8, #0
 8005bfc:	4001      	andne	r1, r0
 8005bfe:	4628      	mov	r0, r5
 8005c00:	e9cd 1300 	strd	r1, r3, [sp]
 8005c04:	f7fc fbba 	bl	800237c <_sbrk_r>
 8005c08:	1c42      	adds	r2, r0, #1
 8005c0a:	4604      	mov	r4, r0
 8005c0c:	f000 80fb 	beq.w	8005e06 <_malloc_r+0x416>
 8005c10:	9b01      	ldr	r3, [sp, #4]
 8005c12:	9900      	ldr	r1, [sp, #0]
 8005c14:	4283      	cmp	r3, r0
 8005c16:	4a48      	ldr	r2, [pc, #288]	; (8005d38 <_malloc_r+0x348>)
 8005c18:	d902      	bls.n	8005c20 <_malloc_r+0x230>
 8005c1a:	45b3      	cmp	fp, r6
 8005c1c:	f040 80f3 	bne.w	8005e06 <_malloc_r+0x416>
 8005c20:	f8df a120 	ldr.w	sl, [pc, #288]	; 8005d44 <_malloc_r+0x354>
 8005c24:	42a3      	cmp	r3, r4
 8005c26:	f8da 0000 	ldr.w	r0, [sl]
 8005c2a:	f108 3cff 	add.w	ip, r8, #4294967295
 8005c2e:	eb00 0e01 	add.w	lr, r0, r1
 8005c32:	f8ca e000 	str.w	lr, [sl]
 8005c36:	f040 80ac 	bne.w	8005d92 <_malloc_r+0x3a2>
 8005c3a:	ea13 0f0c 	tst.w	r3, ip
 8005c3e:	f040 80a8 	bne.w	8005d92 <_malloc_r+0x3a2>
 8005c42:	68b3      	ldr	r3, [r6, #8]
 8005c44:	4449      	add	r1, r9
 8005c46:	f041 0101 	orr.w	r1, r1, #1
 8005c4a:	6059      	str	r1, [r3, #4]
 8005c4c:	4a3b      	ldr	r2, [pc, #236]	; (8005d3c <_malloc_r+0x34c>)
 8005c4e:	f8da 3000 	ldr.w	r3, [sl]
 8005c52:	6811      	ldr	r1, [r2, #0]
 8005c54:	428b      	cmp	r3, r1
 8005c56:	bf88      	it	hi
 8005c58:	6013      	strhi	r3, [r2, #0]
 8005c5a:	4a39      	ldr	r2, [pc, #228]	; (8005d40 <_malloc_r+0x350>)
 8005c5c:	6811      	ldr	r1, [r2, #0]
 8005c5e:	428b      	cmp	r3, r1
 8005c60:	bf88      	it	hi
 8005c62:	6013      	strhi	r3, [r2, #0]
 8005c64:	e0cf      	b.n	8005e06 <_malloc_r+0x416>
 8005c66:	f5bc 6f20 	cmp.w	ip, #2560	; 0xa00
 8005c6a:	ea4f 225c 	mov.w	r2, ip, lsr #9
 8005c6e:	d218      	bcs.n	8005ca2 <_malloc_r+0x2b2>
 8005c70:	ea4f 129c 	mov.w	r2, ip, lsr #6
 8005c74:	3238      	adds	r2, #56	; 0x38
 8005c76:	f102 0e01 	add.w	lr, r2, #1
 8005c7a:	f856 e03e 	ldr.w	lr, [r6, lr, lsl #3]
 8005c7e:	eb06 08c2 	add.w	r8, r6, r2, lsl #3
 8005c82:	45f0      	cmp	r8, lr
 8005c84:	d12b      	bne.n	8005cde <_malloc_r+0x2ee>
 8005c86:	f04f 0c01 	mov.w	ip, #1
 8005c8a:	1092      	asrs	r2, r2, #2
 8005c8c:	fa0c f202 	lsl.w	r2, ip, r2
 8005c90:	4310      	orrs	r0, r2
 8005c92:	6070      	str	r0, [r6, #4]
 8005c94:	e9c4 e802 	strd	lr, r8, [r4, #8]
 8005c98:	f8c8 4008 	str.w	r4, [r8, #8]
 8005c9c:	f8ce 400c 	str.w	r4, [lr, #12]
 8005ca0:	e75a      	b.n	8005b58 <_malloc_r+0x168>
 8005ca2:	2a14      	cmp	r2, #20
 8005ca4:	d801      	bhi.n	8005caa <_malloc_r+0x2ba>
 8005ca6:	325b      	adds	r2, #91	; 0x5b
 8005ca8:	e7e5      	b.n	8005c76 <_malloc_r+0x286>
 8005caa:	2a54      	cmp	r2, #84	; 0x54
 8005cac:	d803      	bhi.n	8005cb6 <_malloc_r+0x2c6>
 8005cae:	ea4f 321c 	mov.w	r2, ip, lsr #12
 8005cb2:	326e      	adds	r2, #110	; 0x6e
 8005cb4:	e7df      	b.n	8005c76 <_malloc_r+0x286>
 8005cb6:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 8005cba:	d803      	bhi.n	8005cc4 <_malloc_r+0x2d4>
 8005cbc:	ea4f 32dc 	mov.w	r2, ip, lsr #15
 8005cc0:	3277      	adds	r2, #119	; 0x77
 8005cc2:	e7d8      	b.n	8005c76 <_malloc_r+0x286>
 8005cc4:	f240 5e54 	movw	lr, #1364	; 0x554
 8005cc8:	4572      	cmp	r2, lr
 8005cca:	bf96      	itet	ls
 8005ccc:	ea4f 429c 	movls.w	r2, ip, lsr #18
 8005cd0:	227e      	movhi	r2, #126	; 0x7e
 8005cd2:	327c      	addls	r2, #124	; 0x7c
 8005cd4:	e7cf      	b.n	8005c76 <_malloc_r+0x286>
 8005cd6:	f8de e008 	ldr.w	lr, [lr, #8]
 8005cda:	45f0      	cmp	r8, lr
 8005cdc:	d005      	beq.n	8005cea <_malloc_r+0x2fa>
 8005cde:	f8de 2004 	ldr.w	r2, [lr, #4]
 8005ce2:	f022 0203 	bic.w	r2, r2, #3
 8005ce6:	4562      	cmp	r2, ip
 8005ce8:	d8f5      	bhi.n	8005cd6 <_malloc_r+0x2e6>
 8005cea:	f8de 800c 	ldr.w	r8, [lr, #12]
 8005cee:	e7d1      	b.n	8005c94 <_malloc_r+0x2a4>
 8005cf0:	6860      	ldr	r0, [r4, #4]
 8005cf2:	f8d4 c00c 	ldr.w	ip, [r4, #12]
 8005cf6:	f020 0003 	bic.w	r0, r0, #3
 8005cfa:	eba0 0a07 	sub.w	sl, r0, r7
 8005cfe:	f1ba 0f0f 	cmp.w	sl, #15
 8005d02:	dd21      	ble.n	8005d48 <_malloc_r+0x358>
 8005d04:	68a3      	ldr	r3, [r4, #8]
 8005d06:	19e2      	adds	r2, r4, r7
 8005d08:	f047 0701 	orr.w	r7, r7, #1
 8005d0c:	6067      	str	r7, [r4, #4]
 8005d0e:	f8c3 c00c 	str.w	ip, [r3, #12]
 8005d12:	f8cc 3008 	str.w	r3, [ip, #8]
 8005d16:	f04a 0301 	orr.w	r3, sl, #1
 8005d1a:	e9c6 2204 	strd	r2, r2, [r6, #16]
 8005d1e:	e9c2 1102 	strd	r1, r1, [r2, #8]
 8005d22:	6053      	str	r3, [r2, #4]
 8005d24:	f844 a000 	str.w	sl, [r4, r0]
 8005d28:	e693      	b.n	8005a52 <_malloc_r+0x62>
 8005d2a:	bf00      	nop
 8005d2c:	200004e0 	.word	0x200004e0
 8005d30:	200004e8 	.word	0x200004e8
 8005d34:	20000fb8 	.word	0x20000fb8
 8005d38:	200008e8 	.word	0x200008e8
 8005d3c:	20000fb0 	.word	0x20000fb0
 8005d40:	20000fb4 	.word	0x20000fb4
 8005d44:	20000f88 	.word	0x20000f88
 8005d48:	f1ba 0f00 	cmp.w	sl, #0
 8005d4c:	db11      	blt.n	8005d72 <_malloc_r+0x382>
 8005d4e:	4420      	add	r0, r4
 8005d50:	6843      	ldr	r3, [r0, #4]
 8005d52:	f043 0301 	orr.w	r3, r3, #1
 8005d56:	6043      	str	r3, [r0, #4]
 8005d58:	f854 3f08 	ldr.w	r3, [r4, #8]!
 8005d5c:	4628      	mov	r0, r5
 8005d5e:	f8c3 c00c 	str.w	ip, [r3, #12]
 8005d62:	f8cc 3008 	str.w	r3, [ip, #8]
 8005d66:	f000 f893 	bl	8005e90 <__malloc_unlock>
 8005d6a:	4620      	mov	r0, r4
 8005d6c:	b003      	add	sp, #12
 8005d6e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005d72:	4664      	mov	r4, ip
 8005d74:	e706      	b.n	8005b84 <_malloc_r+0x194>
 8005d76:	f858 0908 	ldr.w	r0, [r8], #-8
 8005d7a:	3b01      	subs	r3, #1
 8005d7c:	4540      	cmp	r0, r8
 8005d7e:	f43f af0b 	beq.w	8005b98 <_malloc_r+0x1a8>
 8005d82:	e710      	b.n	8005ba6 <_malloc_r+0x1b6>
 8005d84:	3304      	adds	r3, #4
 8005d86:	0052      	lsls	r2, r2, #1
 8005d88:	4210      	tst	r0, r2
 8005d8a:	d0fb      	beq.n	8005d84 <_malloc_r+0x394>
 8005d8c:	e6f4      	b.n	8005b78 <_malloc_r+0x188>
 8005d8e:	4673      	mov	r3, lr
 8005d90:	e7fa      	b.n	8005d88 <_malloc_r+0x398>
 8005d92:	6810      	ldr	r0, [r2, #0]
 8005d94:	3001      	adds	r0, #1
 8005d96:	bf1b      	ittet	ne
 8005d98:	1ae3      	subne	r3, r4, r3
 8005d9a:	4473      	addne	r3, lr
 8005d9c:	6014      	streq	r4, [r2, #0]
 8005d9e:	f8ca 3000 	strne.w	r3, [sl]
 8005da2:	f014 0307 	ands.w	r3, r4, #7
 8005da6:	bf0e      	itee	eq
 8005da8:	4618      	moveq	r0, r3
 8005daa:	f1c3 0008 	rsbne	r0, r3, #8
 8005dae:	1824      	addne	r4, r4, r0
 8005db0:	1862      	adds	r2, r4, r1
 8005db2:	ea02 010c 	and.w	r1, r2, ip
 8005db6:	4480      	add	r8, r0
 8005db8:	eba8 0801 	sub.w	r8, r8, r1
 8005dbc:	ea08 080c 	and.w	r8, r8, ip
 8005dc0:	4641      	mov	r1, r8
 8005dc2:	4628      	mov	r0, r5
 8005dc4:	9301      	str	r3, [sp, #4]
 8005dc6:	9200      	str	r2, [sp, #0]
 8005dc8:	f7fc fad8 	bl	800237c <_sbrk_r>
 8005dcc:	1c43      	adds	r3, r0, #1
 8005dce:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005dd2:	d105      	bne.n	8005de0 <_malloc_r+0x3f0>
 8005dd4:	b32b      	cbz	r3, 8005e22 <_malloc_r+0x432>
 8005dd6:	f04f 0800 	mov.w	r8, #0
 8005dda:	f1a3 0008 	sub.w	r0, r3, #8
 8005dde:	4410      	add	r0, r2
 8005de0:	f8da 2000 	ldr.w	r2, [sl]
 8005de4:	1b00      	subs	r0, r0, r4
 8005de6:	4440      	add	r0, r8
 8005de8:	4442      	add	r2, r8
 8005dea:	f040 0001 	orr.w	r0, r0, #1
 8005dee:	45b3      	cmp	fp, r6
 8005df0:	60b4      	str	r4, [r6, #8]
 8005df2:	f8ca 2000 	str.w	r2, [sl]
 8005df6:	6060      	str	r0, [r4, #4]
 8005df8:	f43f af28 	beq.w	8005c4c <_malloc_r+0x25c>
 8005dfc:	f1b9 0f0f 	cmp.w	r9, #15
 8005e00:	d812      	bhi.n	8005e28 <_malloc_r+0x438>
 8005e02:	2301      	movs	r3, #1
 8005e04:	6063      	str	r3, [r4, #4]
 8005e06:	68b3      	ldr	r3, [r6, #8]
 8005e08:	685b      	ldr	r3, [r3, #4]
 8005e0a:	f023 0303 	bic.w	r3, r3, #3
 8005e0e:	42bb      	cmp	r3, r7
 8005e10:	eba3 0207 	sub.w	r2, r3, r7
 8005e14:	d301      	bcc.n	8005e1a <_malloc_r+0x42a>
 8005e16:	2a0f      	cmp	r2, #15
 8005e18:	dc21      	bgt.n	8005e5e <_malloc_r+0x46e>
 8005e1a:	4628      	mov	r0, r5
 8005e1c:	f000 f838 	bl	8005e90 <__malloc_unlock>
 8005e20:	e5f2      	b.n	8005a08 <_malloc_r+0x18>
 8005e22:	4610      	mov	r0, r2
 8005e24:	4698      	mov	r8, r3
 8005e26:	e7db      	b.n	8005de0 <_malloc_r+0x3f0>
 8005e28:	2205      	movs	r2, #5
 8005e2a:	f8db 3004 	ldr.w	r3, [fp, #4]
 8005e2e:	f1a9 090c 	sub.w	r9, r9, #12
 8005e32:	f029 0907 	bic.w	r9, r9, #7
 8005e36:	f003 0301 	and.w	r3, r3, #1
 8005e3a:	ea43 0309 	orr.w	r3, r3, r9
 8005e3e:	f8cb 3004 	str.w	r3, [fp, #4]
 8005e42:	f1b9 0f0f 	cmp.w	r9, #15
 8005e46:	eb0b 0309 	add.w	r3, fp, r9
 8005e4a:	e9c3 2201 	strd	r2, r2, [r3, #4]
 8005e4e:	f67f aefd 	bls.w	8005c4c <_malloc_r+0x25c>
 8005e52:	4628      	mov	r0, r5
 8005e54:	f10b 0108 	add.w	r1, fp, #8
 8005e58:	f003 fcee 	bl	8009838 <_free_r>
 8005e5c:	e6f6      	b.n	8005c4c <_malloc_r+0x25c>
 8005e5e:	68b4      	ldr	r4, [r6, #8]
 8005e60:	f047 0301 	orr.w	r3, r7, #1
 8005e64:	f042 0201 	orr.w	r2, r2, #1
 8005e68:	4427      	add	r7, r4
 8005e6a:	6063      	str	r3, [r4, #4]
 8005e6c:	60b7      	str	r7, [r6, #8]
 8005e6e:	607a      	str	r2, [r7, #4]
 8005e70:	e5ef      	b.n	8005a52 <_malloc_r+0x62>
 8005e72:	bf00      	nop

08005e74 <memset>:
 8005e74:	4603      	mov	r3, r0
 8005e76:	4402      	add	r2, r0
 8005e78:	4293      	cmp	r3, r2
 8005e7a:	d100      	bne.n	8005e7e <memset+0xa>
 8005e7c:	4770      	bx	lr
 8005e7e:	f803 1b01 	strb.w	r1, [r3], #1
 8005e82:	e7f9      	b.n	8005e78 <memset+0x4>

08005e84 <__malloc_lock>:
 8005e84:	4801      	ldr	r0, [pc, #4]	; (8005e8c <__malloc_lock+0x8>)
 8005e86:	f003 bf07 	b.w	8009c98 <__retarget_lock_acquire_recursive>
 8005e8a:	bf00      	nop
 8005e8c:	200010b8 	.word	0x200010b8

08005e90 <__malloc_unlock>:
 8005e90:	4801      	ldr	r0, [pc, #4]	; (8005e98 <__malloc_unlock+0x8>)
 8005e92:	f003 bf02 	b.w	8009c9a <__retarget_lock_release_recursive>
 8005e96:	bf00      	nop
 8005e98:	200010b8 	.word	0x200010b8

08005e9c <printf>:
 8005e9c:	b40f      	push	{r0, r1, r2, r3}
 8005e9e:	b507      	push	{r0, r1, r2, lr}
 8005ea0:	4906      	ldr	r1, [pc, #24]	; (8005ebc <printf+0x20>)
 8005ea2:	ab04      	add	r3, sp, #16
 8005ea4:	6808      	ldr	r0, [r1, #0]
 8005ea6:	f853 2b04 	ldr.w	r2, [r3], #4
 8005eaa:	6881      	ldr	r1, [r0, #8]
 8005eac:	9301      	str	r3, [sp, #4]
 8005eae:	f001 f9eb 	bl	8007288 <_vfprintf_r>
 8005eb2:	b003      	add	sp, #12
 8005eb4:	f85d eb04 	ldr.w	lr, [sp], #4
 8005eb8:	b004      	add	sp, #16
 8005eba:	4770      	bx	lr
 8005ebc:	200000b4 	.word	0x200000b4

08005ec0 <_svfprintf_r>:
 8005ec0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005ec4:	b0d3      	sub	sp, #332	; 0x14c
 8005ec6:	468b      	mov	fp, r1
 8005ec8:	9207      	str	r2, [sp, #28]
 8005eca:	461e      	mov	r6, r3
 8005ecc:	4681      	mov	r9, r0
 8005ece:	f003 fedd 	bl	8009c8c <_localeconv_r>
 8005ed2:	6803      	ldr	r3, [r0, #0]
 8005ed4:	4618      	mov	r0, r3
 8005ed6:	9318      	str	r3, [sp, #96]	; 0x60
 8005ed8:	f7fa f93a 	bl	8000150 <strlen>
 8005edc:	f8bb 300c 	ldrh.w	r3, [fp, #12]
 8005ee0:	9012      	str	r0, [sp, #72]	; 0x48
 8005ee2:	061a      	lsls	r2, r3, #24
 8005ee4:	d518      	bpl.n	8005f18 <_svfprintf_r+0x58>
 8005ee6:	f8db 3010 	ldr.w	r3, [fp, #16]
 8005eea:	b9ab      	cbnz	r3, 8005f18 <_svfprintf_r+0x58>
 8005eec:	2140      	movs	r1, #64	; 0x40
 8005eee:	4648      	mov	r0, r9
 8005ef0:	f7ff fd7e 	bl	80059f0 <_malloc_r>
 8005ef4:	f8cb 0000 	str.w	r0, [fp]
 8005ef8:	f8cb 0010 	str.w	r0, [fp, #16]
 8005efc:	b948      	cbnz	r0, 8005f12 <_svfprintf_r+0x52>
 8005efe:	230c      	movs	r3, #12
 8005f00:	f8c9 3000 	str.w	r3, [r9]
 8005f04:	f04f 33ff 	mov.w	r3, #4294967295
 8005f08:	9313      	str	r3, [sp, #76]	; 0x4c
 8005f0a:	9813      	ldr	r0, [sp, #76]	; 0x4c
 8005f0c:	b053      	add	sp, #332	; 0x14c
 8005f0e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005f12:	2340      	movs	r3, #64	; 0x40
 8005f14:	f8cb 3014 	str.w	r3, [fp, #20]
 8005f18:	2500      	movs	r5, #0
 8005f1a:	2200      	movs	r2, #0
 8005f1c:	2300      	movs	r3, #0
 8005f1e:	e9cd 5527 	strd	r5, r5, [sp, #156]	; 0x9c
 8005f22:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 8005f26:	e9cd 551a 	strd	r5, r5, [sp, #104]	; 0x68
 8005f2a:	ac29      	add	r4, sp, #164	; 0xa4
 8005f2c:	9426      	str	r4, [sp, #152]	; 0x98
 8005f2e:	9508      	str	r5, [sp, #32]
 8005f30:	950e      	str	r5, [sp, #56]	; 0x38
 8005f32:	9516      	str	r5, [sp, #88]	; 0x58
 8005f34:	9519      	str	r5, [sp, #100]	; 0x64
 8005f36:	9513      	str	r5, [sp, #76]	; 0x4c
 8005f38:	9b07      	ldr	r3, [sp, #28]
 8005f3a:	461d      	mov	r5, r3
 8005f3c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005f40:	b10a      	cbz	r2, 8005f46 <_svfprintf_r+0x86>
 8005f42:	2a25      	cmp	r2, #37	; 0x25
 8005f44:	d1f9      	bne.n	8005f3a <_svfprintf_r+0x7a>
 8005f46:	9b07      	ldr	r3, [sp, #28]
 8005f48:	1aef      	subs	r7, r5, r3
 8005f4a:	d00d      	beq.n	8005f68 <_svfprintf_r+0xa8>
 8005f4c:	e9c4 3700 	strd	r3, r7, [r4]
 8005f50:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8005f52:	443b      	add	r3, r7
 8005f54:	9328      	str	r3, [sp, #160]	; 0xa0
 8005f56:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8005f58:	3301      	adds	r3, #1
 8005f5a:	2b07      	cmp	r3, #7
 8005f5c:	9327      	str	r3, [sp, #156]	; 0x9c
 8005f5e:	dc78      	bgt.n	8006052 <_svfprintf_r+0x192>
 8005f60:	3408      	adds	r4, #8
 8005f62:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8005f64:	443b      	add	r3, r7
 8005f66:	9313      	str	r3, [sp, #76]	; 0x4c
 8005f68:	782b      	ldrb	r3, [r5, #0]
 8005f6a:	2b00      	cmp	r3, #0
 8005f6c:	f001 8142 	beq.w	80071f4 <_svfprintf_r+0x1334>
 8005f70:	2300      	movs	r3, #0
 8005f72:	f04f 38ff 	mov.w	r8, #4294967295
 8005f76:	469a      	mov	sl, r3
 8005f78:	270a      	movs	r7, #10
 8005f7a:	212b      	movs	r1, #43	; 0x2b
 8005f7c:	3501      	adds	r5, #1
 8005f7e:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 8005f82:	9314      	str	r3, [sp, #80]	; 0x50
 8005f84:	462a      	mov	r2, r5
 8005f86:	f812 3b01 	ldrb.w	r3, [r2], #1
 8005f8a:	930b      	str	r3, [sp, #44]	; 0x2c
 8005f8c:	920f      	str	r2, [sp, #60]	; 0x3c
 8005f8e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005f90:	3b20      	subs	r3, #32
 8005f92:	2b5a      	cmp	r3, #90	; 0x5a
 8005f94:	f200 85a0 	bhi.w	8006ad8 <_svfprintf_r+0xc18>
 8005f98:	e8df f013 	tbh	[pc, r3, lsl #1]
 8005f9c:	059e007e 	.word	0x059e007e
 8005fa0:	0086059e 	.word	0x0086059e
 8005fa4:	059e059e 	.word	0x059e059e
 8005fa8:	0065059e 	.word	0x0065059e
 8005fac:	059e059e 	.word	0x059e059e
 8005fb0:	00930089 	.word	0x00930089
 8005fb4:	0090059e 	.word	0x0090059e
 8005fb8:	059e0096 	.word	0x059e0096
 8005fbc:	00b300b0 	.word	0x00b300b0
 8005fc0:	00b300b3 	.word	0x00b300b3
 8005fc4:	00b300b3 	.word	0x00b300b3
 8005fc8:	00b300b3 	.word	0x00b300b3
 8005fcc:	00b300b3 	.word	0x00b300b3
 8005fd0:	059e059e 	.word	0x059e059e
 8005fd4:	059e059e 	.word	0x059e059e
 8005fd8:	059e059e 	.word	0x059e059e
 8005fdc:	011d059e 	.word	0x011d059e
 8005fe0:	00e0059e 	.word	0x00e0059e
 8005fe4:	011d00f3 	.word	0x011d00f3
 8005fe8:	011d011d 	.word	0x011d011d
 8005fec:	059e059e 	.word	0x059e059e
 8005ff0:	059e059e 	.word	0x059e059e
 8005ff4:	059e00c3 	.word	0x059e00c3
 8005ff8:	0471059e 	.word	0x0471059e
 8005ffc:	059e059e 	.word	0x059e059e
 8006000:	04b8059e 	.word	0x04b8059e
 8006004:	04da059e 	.word	0x04da059e
 8006008:	059e059e 	.word	0x059e059e
 800600c:	059e04f9 	.word	0x059e04f9
 8006010:	059e059e 	.word	0x059e059e
 8006014:	059e059e 	.word	0x059e059e
 8006018:	059e059e 	.word	0x059e059e
 800601c:	011d059e 	.word	0x011d059e
 8006020:	00e0059e 	.word	0x00e0059e
 8006024:	011d00f5 	.word	0x011d00f5
 8006028:	011d011d 	.word	0x011d011d
 800602c:	00f500c6 	.word	0x00f500c6
 8006030:	059e00da 	.word	0x059e00da
 8006034:	059e00d3 	.word	0x059e00d3
 8006038:	0473044e 	.word	0x0473044e
 800603c:	00da04a7 	.word	0x00da04a7
 8006040:	04b8059e 	.word	0x04b8059e
 8006044:	04dc007c 	.word	0x04dc007c
 8006048:	059e059e 	.word	0x059e059e
 800604c:	059e0516 	.word	0x059e0516
 8006050:	007c      	.short	0x007c
 8006052:	4659      	mov	r1, fp
 8006054:	4648      	mov	r0, r9
 8006056:	aa26      	add	r2, sp, #152	; 0x98
 8006058:	f004 fc2a 	bl	800a8b0 <__ssprint_r>
 800605c:	2800      	cmp	r0, #0
 800605e:	f040 8128 	bne.w	80062b2 <_svfprintf_r+0x3f2>
 8006062:	ac29      	add	r4, sp, #164	; 0xa4
 8006064:	e77d      	b.n	8005f62 <_svfprintf_r+0xa2>
 8006066:	4648      	mov	r0, r9
 8006068:	f003 fe10 	bl	8009c8c <_localeconv_r>
 800606c:	6843      	ldr	r3, [r0, #4]
 800606e:	4618      	mov	r0, r3
 8006070:	9319      	str	r3, [sp, #100]	; 0x64
 8006072:	f7fa f86d 	bl	8000150 <strlen>
 8006076:	9016      	str	r0, [sp, #88]	; 0x58
 8006078:	4648      	mov	r0, r9
 800607a:	f003 fe07 	bl	8009c8c <_localeconv_r>
 800607e:	6883      	ldr	r3, [r0, #8]
 8006080:	212b      	movs	r1, #43	; 0x2b
 8006082:	930e      	str	r3, [sp, #56]	; 0x38
 8006084:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8006086:	b12b      	cbz	r3, 8006094 <_svfprintf_r+0x1d4>
 8006088:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800608a:	b11b      	cbz	r3, 8006094 <_svfprintf_r+0x1d4>
 800608c:	781b      	ldrb	r3, [r3, #0]
 800608e:	b10b      	cbz	r3, 8006094 <_svfprintf_r+0x1d4>
 8006090:	f44a 6a80 	orr.w	sl, sl, #1024	; 0x400
 8006094:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8006096:	e775      	b.n	8005f84 <_svfprintf_r+0xc4>
 8006098:	f89d 307b 	ldrb.w	r3, [sp, #123]	; 0x7b
 800609c:	2b00      	cmp	r3, #0
 800609e:	d1f9      	bne.n	8006094 <_svfprintf_r+0x1d4>
 80060a0:	2320      	movs	r3, #32
 80060a2:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 80060a6:	e7f5      	b.n	8006094 <_svfprintf_r+0x1d4>
 80060a8:	f04a 0a01 	orr.w	sl, sl, #1
 80060ac:	e7f2      	b.n	8006094 <_svfprintf_r+0x1d4>
 80060ae:	f856 3b04 	ldr.w	r3, [r6], #4
 80060b2:	2b00      	cmp	r3, #0
 80060b4:	9314      	str	r3, [sp, #80]	; 0x50
 80060b6:	daed      	bge.n	8006094 <_svfprintf_r+0x1d4>
 80060b8:	425b      	negs	r3, r3
 80060ba:	9314      	str	r3, [sp, #80]	; 0x50
 80060bc:	f04a 0a04 	orr.w	sl, sl, #4
 80060c0:	e7e8      	b.n	8006094 <_svfprintf_r+0x1d4>
 80060c2:	f88d 107b 	strb.w	r1, [sp, #123]	; 0x7b
 80060c6:	e7e5      	b.n	8006094 <_svfprintf_r+0x1d4>
 80060c8:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80060ca:	f812 3b01 	ldrb.w	r3, [r2], #1
 80060ce:	2b2a      	cmp	r3, #42	; 0x2a
 80060d0:	930b      	str	r3, [sp, #44]	; 0x2c
 80060d2:	d110      	bne.n	80060f6 <_svfprintf_r+0x236>
 80060d4:	f856 0b04 	ldr.w	r0, [r6], #4
 80060d8:	920f      	str	r2, [sp, #60]	; 0x3c
 80060da:	ea40 78e0 	orr.w	r8, r0, r0, asr #31
 80060de:	e7d9      	b.n	8006094 <_svfprintf_r+0x1d4>
 80060e0:	fb07 3808 	mla	r8, r7, r8, r3
 80060e4:	f812 3b01 	ldrb.w	r3, [r2], #1
 80060e8:	930b      	str	r3, [sp, #44]	; 0x2c
 80060ea:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80060ec:	3b30      	subs	r3, #48	; 0x30
 80060ee:	2b09      	cmp	r3, #9
 80060f0:	d9f6      	bls.n	80060e0 <_svfprintf_r+0x220>
 80060f2:	920f      	str	r2, [sp, #60]	; 0x3c
 80060f4:	e74b      	b.n	8005f8e <_svfprintf_r+0xce>
 80060f6:	f04f 0800 	mov.w	r8, #0
 80060fa:	e7f6      	b.n	80060ea <_svfprintf_r+0x22a>
 80060fc:	f04a 0a80 	orr.w	sl, sl, #128	; 0x80
 8006100:	e7c8      	b.n	8006094 <_svfprintf_r+0x1d4>
 8006102:	2300      	movs	r3, #0
 8006104:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8006106:	9314      	str	r3, [sp, #80]	; 0x50
 8006108:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800610a:	9814      	ldr	r0, [sp, #80]	; 0x50
 800610c:	3b30      	subs	r3, #48	; 0x30
 800610e:	fb07 3300 	mla	r3, r7, r0, r3
 8006112:	9314      	str	r3, [sp, #80]	; 0x50
 8006114:	f812 3b01 	ldrb.w	r3, [r2], #1
 8006118:	930b      	str	r3, [sp, #44]	; 0x2c
 800611a:	3b30      	subs	r3, #48	; 0x30
 800611c:	2b09      	cmp	r3, #9
 800611e:	d9f3      	bls.n	8006108 <_svfprintf_r+0x248>
 8006120:	e7e7      	b.n	80060f2 <_svfprintf_r+0x232>
 8006122:	f04a 0a08 	orr.w	sl, sl, #8
 8006126:	e7b5      	b.n	8006094 <_svfprintf_r+0x1d4>
 8006128:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800612a:	781b      	ldrb	r3, [r3, #0]
 800612c:	2b68      	cmp	r3, #104	; 0x68
 800612e:	bf01      	itttt	eq
 8006130:	9b0f      	ldreq	r3, [sp, #60]	; 0x3c
 8006132:	f44a 7a00 	orreq.w	sl, sl, #512	; 0x200
 8006136:	3301      	addeq	r3, #1
 8006138:	930f      	streq	r3, [sp, #60]	; 0x3c
 800613a:	bf18      	it	ne
 800613c:	f04a 0a40 	orrne.w	sl, sl, #64	; 0x40
 8006140:	e7a8      	b.n	8006094 <_svfprintf_r+0x1d4>
 8006142:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8006144:	781b      	ldrb	r3, [r3, #0]
 8006146:	2b6c      	cmp	r3, #108	; 0x6c
 8006148:	d105      	bne.n	8006156 <_svfprintf_r+0x296>
 800614a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800614c:	3301      	adds	r3, #1
 800614e:	930f      	str	r3, [sp, #60]	; 0x3c
 8006150:	f04a 0a20 	orr.w	sl, sl, #32
 8006154:	e79e      	b.n	8006094 <_svfprintf_r+0x1d4>
 8006156:	f04a 0a10 	orr.w	sl, sl, #16
 800615a:	e79b      	b.n	8006094 <_svfprintf_r+0x1d4>
 800615c:	4632      	mov	r2, r6
 800615e:	2000      	movs	r0, #0
 8006160:	f852 3b04 	ldr.w	r3, [r2], #4
 8006164:	f88d 007b 	strb.w	r0, [sp, #123]	; 0x7b
 8006168:	920a      	str	r2, [sp, #40]	; 0x28
 800616a:	f88d 30e4 	strb.w	r3, [sp, #228]	; 0xe4
 800616e:	ab39      	add	r3, sp, #228	; 0xe4
 8006170:	4607      	mov	r7, r0
 8006172:	f04f 0801 	mov.w	r8, #1
 8006176:	4606      	mov	r6, r0
 8006178:	4605      	mov	r5, r0
 800617a:	e9cd 000c 	strd	r0, r0, [sp, #48]	; 0x30
 800617e:	9307      	str	r3, [sp, #28]
 8006180:	e1a9      	b.n	80064d6 <_svfprintf_r+0x616>
 8006182:	f04a 0a10 	orr.w	sl, sl, #16
 8006186:	f01a 0f20 	tst.w	sl, #32
 800618a:	d011      	beq.n	80061b0 <_svfprintf_r+0x2f0>
 800618c:	3607      	adds	r6, #7
 800618e:	f026 0307 	bic.w	r3, r6, #7
 8006192:	e8f3 6702 	ldrd	r6, r7, [r3], #8
 8006196:	930a      	str	r3, [sp, #40]	; 0x28
 8006198:	2e00      	cmp	r6, #0
 800619a:	f177 0300 	sbcs.w	r3, r7, #0
 800619e:	da05      	bge.n	80061ac <_svfprintf_r+0x2ec>
 80061a0:	232d      	movs	r3, #45	; 0x2d
 80061a2:	4276      	negs	r6, r6
 80061a4:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
 80061a8:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 80061ac:	2301      	movs	r3, #1
 80061ae:	e377      	b.n	80068a0 <_svfprintf_r+0x9e0>
 80061b0:	1d33      	adds	r3, r6, #4
 80061b2:	f01a 0f10 	tst.w	sl, #16
 80061b6:	930a      	str	r3, [sp, #40]	; 0x28
 80061b8:	d002      	beq.n	80061c0 <_svfprintf_r+0x300>
 80061ba:	6836      	ldr	r6, [r6, #0]
 80061bc:	17f7      	asrs	r7, r6, #31
 80061be:	e7eb      	b.n	8006198 <_svfprintf_r+0x2d8>
 80061c0:	f01a 0f40 	tst.w	sl, #64	; 0x40
 80061c4:	6836      	ldr	r6, [r6, #0]
 80061c6:	d001      	beq.n	80061cc <_svfprintf_r+0x30c>
 80061c8:	b236      	sxth	r6, r6
 80061ca:	e7f7      	b.n	80061bc <_svfprintf_r+0x2fc>
 80061cc:	f41a 7f00 	tst.w	sl, #512	; 0x200
 80061d0:	bf18      	it	ne
 80061d2:	b276      	sxtbne	r6, r6
 80061d4:	e7f2      	b.n	80061bc <_svfprintf_r+0x2fc>
 80061d6:	3607      	adds	r6, #7
 80061d8:	f026 0307 	bic.w	r3, r6, #7
 80061dc:	4619      	mov	r1, r3
 80061de:	e8f1 2302 	ldrd	r2, r3, [r1], #8
 80061e2:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 80061e6:	e9dd 6310 	ldrd	r6, r3, [sp, #64]	; 0x40
 80061ea:	f023 4500 	bic.w	r5, r3, #2147483648	; 0x80000000
 80061ee:	910a      	str	r1, [sp, #40]	; 0x28
 80061f0:	f04f 32ff 	mov.w	r2, #4294967295
 80061f4:	4630      	mov	r0, r6
 80061f6:	4629      	mov	r1, r5
 80061f8:	4b32      	ldr	r3, [pc, #200]	; (80062c4 <_svfprintf_r+0x404>)
 80061fa:	f7fa fc07 	bl	8000a0c <__aeabi_dcmpun>
 80061fe:	bb08      	cbnz	r0, 8006244 <_svfprintf_r+0x384>
 8006200:	f04f 32ff 	mov.w	r2, #4294967295
 8006204:	4630      	mov	r0, r6
 8006206:	4629      	mov	r1, r5
 8006208:	4b2e      	ldr	r3, [pc, #184]	; (80062c4 <_svfprintf_r+0x404>)
 800620a:	f7fa fbe1 	bl	80009d0 <__aeabi_dcmple>
 800620e:	b9c8      	cbnz	r0, 8006244 <_svfprintf_r+0x384>
 8006210:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8006214:	2200      	movs	r2, #0
 8006216:	2300      	movs	r3, #0
 8006218:	f7fa fbd0 	bl	80009bc <__aeabi_dcmplt>
 800621c:	b110      	cbz	r0, 8006224 <_svfprintf_r+0x364>
 800621e:	232d      	movs	r3, #45	; 0x2d
 8006220:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 8006224:	4a28      	ldr	r2, [pc, #160]	; (80062c8 <_svfprintf_r+0x408>)
 8006226:	4829      	ldr	r0, [pc, #164]	; (80062cc <_svfprintf_r+0x40c>)
 8006228:	4613      	mov	r3, r2
 800622a:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800622c:	2700      	movs	r7, #0
 800622e:	2947      	cmp	r1, #71	; 0x47
 8006230:	bfc8      	it	gt
 8006232:	4603      	movgt	r3, r0
 8006234:	f04f 0803 	mov.w	r8, #3
 8006238:	9307      	str	r3, [sp, #28]
 800623a:	f02a 0a80 	bic.w	sl, sl, #128	; 0x80
 800623e:	463e      	mov	r6, r7
 8006240:	f000 bc24 	b.w	8006a8c <_svfprintf_r+0xbcc>
 8006244:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8006248:	4610      	mov	r0, r2
 800624a:	4619      	mov	r1, r3
 800624c:	f7fa fbde 	bl	8000a0c <__aeabi_dcmpun>
 8006250:	4607      	mov	r7, r0
 8006252:	b148      	cbz	r0, 8006268 <_svfprintf_r+0x3a8>
 8006254:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8006256:	4a1e      	ldr	r2, [pc, #120]	; (80062d0 <_svfprintf_r+0x410>)
 8006258:	2b00      	cmp	r3, #0
 800625a:	bfb8      	it	lt
 800625c:	232d      	movlt	r3, #45	; 0x2d
 800625e:	481d      	ldr	r0, [pc, #116]	; (80062d4 <_svfprintf_r+0x414>)
 8006260:	bfb8      	it	lt
 8006262:	f88d 307b 	strblt.w	r3, [sp, #123]	; 0x7b
 8006266:	e7df      	b.n	8006228 <_svfprintf_r+0x368>
 8006268:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800626a:	f023 0320 	bic.w	r3, r3, #32
 800626e:	2b41      	cmp	r3, #65	; 0x41
 8006270:	930c      	str	r3, [sp, #48]	; 0x30
 8006272:	d131      	bne.n	80062d8 <_svfprintf_r+0x418>
 8006274:	2330      	movs	r3, #48	; 0x30
 8006276:	f88d 307c 	strb.w	r3, [sp, #124]	; 0x7c
 800627a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800627c:	f04a 0a02 	orr.w	sl, sl, #2
 8006280:	2b61      	cmp	r3, #97	; 0x61
 8006282:	bf0c      	ite	eq
 8006284:	2378      	moveq	r3, #120	; 0x78
 8006286:	2358      	movne	r3, #88	; 0x58
 8006288:	f1b8 0f63 	cmp.w	r8, #99	; 0x63
 800628c:	f88d 307d 	strb.w	r3, [sp, #125]	; 0x7d
 8006290:	f340 81fa 	ble.w	8006688 <_svfprintf_r+0x7c8>
 8006294:	4648      	mov	r0, r9
 8006296:	f108 0101 	add.w	r1, r8, #1
 800629a:	f7ff fba9 	bl	80059f0 <_malloc_r>
 800629e:	9007      	str	r0, [sp, #28]
 80062a0:	2800      	cmp	r0, #0
 80062a2:	f040 81f4 	bne.w	800668e <_svfprintf_r+0x7ce>
 80062a6:	f8bb 300c 	ldrh.w	r3, [fp, #12]
 80062aa:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80062ae:	f8ab 300c 	strh.w	r3, [fp, #12]
 80062b2:	f8bb 300c 	ldrh.w	r3, [fp, #12]
 80062b6:	f013 0f40 	tst.w	r3, #64	; 0x40
 80062ba:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80062bc:	bf18      	it	ne
 80062be:	f04f 33ff 	movne.w	r3, #4294967295
 80062c2:	e621      	b.n	8005f08 <_svfprintf_r+0x48>
 80062c4:	7fefffff 	.word	0x7fefffff
 80062c8:	0800bf88 	.word	0x0800bf88
 80062cc:	0800bf8c 	.word	0x0800bf8c
 80062d0:	0800bf90 	.word	0x0800bf90
 80062d4:	0800bf94 	.word	0x0800bf94
 80062d8:	f1b8 3fff 	cmp.w	r8, #4294967295
 80062dc:	f000 81d9 	beq.w	8006692 <_svfprintf_r+0x7d2>
 80062e0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80062e2:	2b47      	cmp	r3, #71	; 0x47
 80062e4:	d105      	bne.n	80062f2 <_svfprintf_r+0x432>
 80062e6:	f1b8 0f00 	cmp.w	r8, #0
 80062ea:	d102      	bne.n	80062f2 <_svfprintf_r+0x432>
 80062ec:	4647      	mov	r7, r8
 80062ee:	f04f 0801 	mov.w	r8, #1
 80062f2:	f44a 7380 	orr.w	r3, sl, #256	; 0x100
 80062f6:	9315      	str	r3, [sp, #84]	; 0x54
 80062f8:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80062fa:	1e1d      	subs	r5, r3, #0
 80062fc:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80062fe:	9308      	str	r3, [sp, #32]
 8006300:	bfb7      	itett	lt
 8006302:	462b      	movlt	r3, r5
 8006304:	2300      	movge	r3, #0
 8006306:	f103 4500 	addlt.w	r5, r3, #2147483648	; 0x80000000
 800630a:	232d      	movlt	r3, #45	; 0x2d
 800630c:	931c      	str	r3, [sp, #112]	; 0x70
 800630e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006310:	2b41      	cmp	r3, #65	; 0x41
 8006312:	f040 81d7 	bne.w	80066c4 <_svfprintf_r+0x804>
 8006316:	aa20      	add	r2, sp, #128	; 0x80
 8006318:	4629      	mov	r1, r5
 800631a:	9808      	ldr	r0, [sp, #32]
 800631c:	f004 fa3e 	bl	800a79c <frexp>
 8006320:	2200      	movs	r2, #0
 8006322:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 8006326:	f7fa f8d7 	bl	80004d8 <__aeabi_dmul>
 800632a:	4602      	mov	r2, r0
 800632c:	460b      	mov	r3, r1
 800632e:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8006332:	2200      	movs	r2, #0
 8006334:	2300      	movs	r3, #0
 8006336:	f7fa fb37 	bl	80009a8 <__aeabi_dcmpeq>
 800633a:	b108      	cbz	r0, 8006340 <_svfprintf_r+0x480>
 800633c:	2301      	movs	r3, #1
 800633e:	9320      	str	r3, [sp, #128]	; 0x80
 8006340:	4eb4      	ldr	r6, [pc, #720]	; (8006614 <_svfprintf_r+0x754>)
 8006342:	4bb5      	ldr	r3, [pc, #724]	; (8006618 <_svfprintf_r+0x758>)
 8006344:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8006346:	9d07      	ldr	r5, [sp, #28]
 8006348:	2a61      	cmp	r2, #97	; 0x61
 800634a:	bf18      	it	ne
 800634c:	461e      	movne	r6, r3
 800634e:	9617      	str	r6, [sp, #92]	; 0x5c
 8006350:	f108 36ff 	add.w	r6, r8, #4294967295
 8006354:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8006358:	2200      	movs	r2, #0
 800635a:	4bb0      	ldr	r3, [pc, #704]	; (800661c <_svfprintf_r+0x75c>)
 800635c:	f7fa f8bc 	bl	80004d8 <__aeabi_dmul>
 8006360:	4602      	mov	r2, r0
 8006362:	460b      	mov	r3, r1
 8006364:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8006368:	f7fa fb66 	bl	8000a38 <__aeabi_d2iz>
 800636c:	901d      	str	r0, [sp, #116]	; 0x74
 800636e:	f7fa f849 	bl	8000404 <__aeabi_i2d>
 8006372:	4602      	mov	r2, r0
 8006374:	460b      	mov	r3, r1
 8006376:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800637a:	f7f9 fef5 	bl	8000168 <__aeabi_dsub>
 800637e:	4602      	mov	r2, r0
 8006380:	460b      	mov	r3, r1
 8006382:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8006386:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8006388:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 800638a:	960d      	str	r6, [sp, #52]	; 0x34
 800638c:	5c9b      	ldrb	r3, [r3, r2]
 800638e:	f805 3b01 	strb.w	r3, [r5], #1
 8006392:	1c73      	adds	r3, r6, #1
 8006394:	d006      	beq.n	80063a4 <_svfprintf_r+0x4e4>
 8006396:	2200      	movs	r2, #0
 8006398:	2300      	movs	r3, #0
 800639a:	3e01      	subs	r6, #1
 800639c:	f7fa fb04 	bl	80009a8 <__aeabi_dcmpeq>
 80063a0:	2800      	cmp	r0, #0
 80063a2:	d0d7      	beq.n	8006354 <_svfprintf_r+0x494>
 80063a4:	2200      	movs	r2, #0
 80063a6:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 80063aa:	4b9d      	ldr	r3, [pc, #628]	; (8006620 <_svfprintf_r+0x760>)
 80063ac:	f7fa fb24 	bl	80009f8 <__aeabi_dcmpgt>
 80063b0:	b960      	cbnz	r0, 80063cc <_svfprintf_r+0x50c>
 80063b2:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 80063b6:	2200      	movs	r2, #0
 80063b8:	4b99      	ldr	r3, [pc, #612]	; (8006620 <_svfprintf_r+0x760>)
 80063ba:	f7fa faf5 	bl	80009a8 <__aeabi_dcmpeq>
 80063be:	2800      	cmp	r0, #0
 80063c0:	f000 817b 	beq.w	80066ba <_svfprintf_r+0x7fa>
 80063c4:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80063c6:	07d8      	lsls	r0, r3, #31
 80063c8:	f140 8177 	bpl.w	80066ba <_svfprintf_r+0x7fa>
 80063cc:	2030      	movs	r0, #48	; 0x30
 80063ce:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80063d0:	9524      	str	r5, [sp, #144]	; 0x90
 80063d2:	7bd9      	ldrb	r1, [r3, #15]
 80063d4:	9a24      	ldr	r2, [sp, #144]	; 0x90
 80063d6:	1e53      	subs	r3, r2, #1
 80063d8:	9324      	str	r3, [sp, #144]	; 0x90
 80063da:	f812 3c01 	ldrb.w	r3, [r2, #-1]
 80063de:	428b      	cmp	r3, r1
 80063e0:	f000 815a 	beq.w	8006698 <_svfprintf_r+0x7d8>
 80063e4:	2b39      	cmp	r3, #57	; 0x39
 80063e6:	bf0b      	itete	eq
 80063e8:	9b17      	ldreq	r3, [sp, #92]	; 0x5c
 80063ea:	3301      	addne	r3, #1
 80063ec:	7a9b      	ldrbeq	r3, [r3, #10]
 80063ee:	b2db      	uxtbne	r3, r3
 80063f0:	f802 3c01 	strb.w	r3, [r2, #-1]
 80063f4:	9b07      	ldr	r3, [sp, #28]
 80063f6:	1aeb      	subs	r3, r5, r3
 80063f8:	9308      	str	r3, [sp, #32]
 80063fa:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80063fc:	9d20      	ldr	r5, [sp, #128]	; 0x80
 80063fe:	2b47      	cmp	r3, #71	; 0x47
 8006400:	f040 81ad 	bne.w	800675e <_svfprintf_r+0x89e>
 8006404:	1ce9      	adds	r1, r5, #3
 8006406:	db02      	blt.n	800640e <_svfprintf_r+0x54e>
 8006408:	45a8      	cmp	r8, r5
 800640a:	f280 81cf 	bge.w	80067ac <_svfprintf_r+0x8ec>
 800640e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006410:	3b02      	subs	r3, #2
 8006412:	930b      	str	r3, [sp, #44]	; 0x2c
 8006414:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8006416:	f89d 202c 	ldrb.w	r2, [sp, #44]	; 0x2c
 800641a:	f021 0120 	bic.w	r1, r1, #32
 800641e:	2941      	cmp	r1, #65	; 0x41
 8006420:	bf08      	it	eq
 8006422:	320f      	addeq	r2, #15
 8006424:	f105 33ff 	add.w	r3, r5, #4294967295
 8006428:	bf06      	itte	eq
 800642a:	b2d2      	uxtbeq	r2, r2
 800642c:	2101      	moveq	r1, #1
 800642e:	2100      	movne	r1, #0
 8006430:	2b00      	cmp	r3, #0
 8006432:	f88d 2088 	strb.w	r2, [sp, #136]	; 0x88
 8006436:	bfb4      	ite	lt
 8006438:	222d      	movlt	r2, #45	; 0x2d
 800643a:	222b      	movge	r2, #43	; 0x2b
 800643c:	9320      	str	r3, [sp, #128]	; 0x80
 800643e:	bfb8      	it	lt
 8006440:	f1c5 0301 	rsblt	r3, r5, #1
 8006444:	2b09      	cmp	r3, #9
 8006446:	f88d 2089 	strb.w	r2, [sp, #137]	; 0x89
 800644a:	f340 819e 	ble.w	800678a <_svfprintf_r+0x8ca>
 800644e:	260a      	movs	r6, #10
 8006450:	f10d 0297 	add.w	r2, sp, #151	; 0x97
 8006454:	fb93 f5f6 	sdiv	r5, r3, r6
 8006458:	4611      	mov	r1, r2
 800645a:	fb06 3015 	mls	r0, r6, r5, r3
 800645e:	3030      	adds	r0, #48	; 0x30
 8006460:	f801 0c01 	strb.w	r0, [r1, #-1]
 8006464:	4618      	mov	r0, r3
 8006466:	2863      	cmp	r0, #99	; 0x63
 8006468:	462b      	mov	r3, r5
 800646a:	f102 32ff 	add.w	r2, r2, #4294967295
 800646e:	dcf1      	bgt.n	8006454 <_svfprintf_r+0x594>
 8006470:	3330      	adds	r3, #48	; 0x30
 8006472:	1e88      	subs	r0, r1, #2
 8006474:	f802 3c01 	strb.w	r3, [r2, #-1]
 8006478:	4603      	mov	r3, r0
 800647a:	f10d 028a 	add.w	r2, sp, #138	; 0x8a
 800647e:	f10d 0597 	add.w	r5, sp, #151	; 0x97
 8006482:	42ab      	cmp	r3, r5
 8006484:	f0c0 817c 	bcc.w	8006780 <_svfprintf_r+0x8c0>
 8006488:	f10d 0299 	add.w	r2, sp, #153	; 0x99
 800648c:	1a52      	subs	r2, r2, r1
 800648e:	42a8      	cmp	r0, r5
 8006490:	bf88      	it	hi
 8006492:	2200      	movhi	r2, #0
 8006494:	f10d 038a 	add.w	r3, sp, #138	; 0x8a
 8006498:	441a      	add	r2, r3
 800649a:	ab22      	add	r3, sp, #136	; 0x88
 800649c:	1ad3      	subs	r3, r2, r3
 800649e:	9a08      	ldr	r2, [sp, #32]
 80064a0:	931a      	str	r3, [sp, #104]	; 0x68
 80064a2:	2a01      	cmp	r2, #1
 80064a4:	eb03 0802 	add.w	r8, r3, r2
 80064a8:	dc02      	bgt.n	80064b0 <_svfprintf_r+0x5f0>
 80064aa:	f01a 0f01 	tst.w	sl, #1
 80064ae:	d001      	beq.n	80064b4 <_svfprintf_r+0x5f4>
 80064b0:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80064b2:	4498      	add	r8, r3
 80064b4:	f42a 6380 	bic.w	r3, sl, #1024	; 0x400
 80064b8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80064bc:	9315      	str	r3, [sp, #84]	; 0x54
 80064be:	2300      	movs	r3, #0
 80064c0:	461d      	mov	r5, r3
 80064c2:	e9cd 330c 	strd	r3, r3, [sp, #48]	; 0x30
 80064c6:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 80064c8:	b113      	cbz	r3, 80064d0 <_svfprintf_r+0x610>
 80064ca:	232d      	movs	r3, #45	; 0x2d
 80064cc:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 80064d0:	2600      	movs	r6, #0
 80064d2:	f8dd a054 	ldr.w	sl, [sp, #84]	; 0x54
 80064d6:	4546      	cmp	r6, r8
 80064d8:	4633      	mov	r3, r6
 80064da:	bfb8      	it	lt
 80064dc:	4643      	movlt	r3, r8
 80064de:	9315      	str	r3, [sp, #84]	; 0x54
 80064e0:	f89d 307b 	ldrb.w	r3, [sp, #123]	; 0x7b
 80064e4:	b113      	cbz	r3, 80064ec <_svfprintf_r+0x62c>
 80064e6:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80064e8:	3301      	adds	r3, #1
 80064ea:	9315      	str	r3, [sp, #84]	; 0x54
 80064ec:	f01a 0302 	ands.w	r3, sl, #2
 80064f0:	931c      	str	r3, [sp, #112]	; 0x70
 80064f2:	bf1e      	ittt	ne
 80064f4:	9b15      	ldrne	r3, [sp, #84]	; 0x54
 80064f6:	3302      	addne	r3, #2
 80064f8:	9315      	strne	r3, [sp, #84]	; 0x54
 80064fa:	f01a 0384 	ands.w	r3, sl, #132	; 0x84
 80064fe:	931d      	str	r3, [sp, #116]	; 0x74
 8006500:	d121      	bne.n	8006546 <_svfprintf_r+0x686>
 8006502:	e9dd 3214 	ldrd	r3, r2, [sp, #80]	; 0x50
 8006506:	1a9b      	subs	r3, r3, r2
 8006508:	2b00      	cmp	r3, #0
 800650a:	9317      	str	r3, [sp, #92]	; 0x5c
 800650c:	dd1b      	ble.n	8006546 <_svfprintf_r+0x686>
 800650e:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 8006512:	9817      	ldr	r0, [sp, #92]	; 0x5c
 8006514:	3301      	adds	r3, #1
 8006516:	2810      	cmp	r0, #16
 8006518:	4842      	ldr	r0, [pc, #264]	; (8006624 <_svfprintf_r+0x764>)
 800651a:	f104 0108 	add.w	r1, r4, #8
 800651e:	6020      	str	r0, [r4, #0]
 8006520:	f300 82e6 	bgt.w	8006af0 <_svfprintf_r+0xc30>
 8006524:	9817      	ldr	r0, [sp, #92]	; 0x5c
 8006526:	2b07      	cmp	r3, #7
 8006528:	4402      	add	r2, r0
 800652a:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 800652e:	6060      	str	r0, [r4, #4]
 8006530:	f340 82f3 	ble.w	8006b1a <_svfprintf_r+0xc5a>
 8006534:	4659      	mov	r1, fp
 8006536:	4648      	mov	r0, r9
 8006538:	aa26      	add	r2, sp, #152	; 0x98
 800653a:	f004 f9b9 	bl	800a8b0 <__ssprint_r>
 800653e:	2800      	cmp	r0, #0
 8006540:	f040 8636 	bne.w	80071b0 <_svfprintf_r+0x12f0>
 8006544:	ac29      	add	r4, sp, #164	; 0xa4
 8006546:	f89d 307b 	ldrb.w	r3, [sp, #123]	; 0x7b
 800654a:	b173      	cbz	r3, 800656a <_svfprintf_r+0x6aa>
 800654c:	f10d 037b 	add.w	r3, sp, #123	; 0x7b
 8006550:	6023      	str	r3, [r4, #0]
 8006552:	2301      	movs	r3, #1
 8006554:	6063      	str	r3, [r4, #4]
 8006556:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8006558:	3301      	adds	r3, #1
 800655a:	9328      	str	r3, [sp, #160]	; 0xa0
 800655c:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800655e:	3301      	adds	r3, #1
 8006560:	2b07      	cmp	r3, #7
 8006562:	9327      	str	r3, [sp, #156]	; 0x9c
 8006564:	f300 82db 	bgt.w	8006b1e <_svfprintf_r+0xc5e>
 8006568:	3408      	adds	r4, #8
 800656a:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 800656c:	b16b      	cbz	r3, 800658a <_svfprintf_r+0x6ca>
 800656e:	ab1f      	add	r3, sp, #124	; 0x7c
 8006570:	6023      	str	r3, [r4, #0]
 8006572:	2302      	movs	r3, #2
 8006574:	6063      	str	r3, [r4, #4]
 8006576:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8006578:	3302      	adds	r3, #2
 800657a:	9328      	str	r3, [sp, #160]	; 0xa0
 800657c:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800657e:	3301      	adds	r3, #1
 8006580:	2b07      	cmp	r3, #7
 8006582:	9327      	str	r3, [sp, #156]	; 0x9c
 8006584:	f300 82d5 	bgt.w	8006b32 <_svfprintf_r+0xc72>
 8006588:	3408      	adds	r4, #8
 800658a:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800658c:	2b80      	cmp	r3, #128	; 0x80
 800658e:	d121      	bne.n	80065d4 <_svfprintf_r+0x714>
 8006590:	e9dd 3214 	ldrd	r3, r2, [sp, #80]	; 0x50
 8006594:	1a9b      	subs	r3, r3, r2
 8006596:	2b00      	cmp	r3, #0
 8006598:	9317      	str	r3, [sp, #92]	; 0x5c
 800659a:	dd1b      	ble.n	80065d4 <_svfprintf_r+0x714>
 800659c:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 80065a0:	9817      	ldr	r0, [sp, #92]	; 0x5c
 80065a2:	3301      	adds	r3, #1
 80065a4:	2810      	cmp	r0, #16
 80065a6:	4820      	ldr	r0, [pc, #128]	; (8006628 <_svfprintf_r+0x768>)
 80065a8:	f104 0108 	add.w	r1, r4, #8
 80065ac:	6020      	str	r0, [r4, #0]
 80065ae:	f300 82ca 	bgt.w	8006b46 <_svfprintf_r+0xc86>
 80065b2:	9817      	ldr	r0, [sp, #92]	; 0x5c
 80065b4:	2b07      	cmp	r3, #7
 80065b6:	4402      	add	r2, r0
 80065b8:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 80065bc:	6060      	str	r0, [r4, #4]
 80065be:	f340 82d7 	ble.w	8006b70 <_svfprintf_r+0xcb0>
 80065c2:	4659      	mov	r1, fp
 80065c4:	4648      	mov	r0, r9
 80065c6:	aa26      	add	r2, sp, #152	; 0x98
 80065c8:	f004 f972 	bl	800a8b0 <__ssprint_r>
 80065cc:	2800      	cmp	r0, #0
 80065ce:	f040 85ef 	bne.w	80071b0 <_svfprintf_r+0x12f0>
 80065d2:	ac29      	add	r4, sp, #164	; 0xa4
 80065d4:	eba6 0608 	sub.w	r6, r6, r8
 80065d8:	2e00      	cmp	r6, #0
 80065da:	dd27      	ble.n	800662c <_svfprintf_r+0x76c>
 80065dc:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 80065e0:	4811      	ldr	r0, [pc, #68]	; (8006628 <_svfprintf_r+0x768>)
 80065e2:	2e10      	cmp	r6, #16
 80065e4:	f103 0301 	add.w	r3, r3, #1
 80065e8:	f104 0108 	add.w	r1, r4, #8
 80065ec:	6020      	str	r0, [r4, #0]
 80065ee:	f300 82c1 	bgt.w	8006b74 <_svfprintf_r+0xcb4>
 80065f2:	6066      	str	r6, [r4, #4]
 80065f4:	2b07      	cmp	r3, #7
 80065f6:	4416      	add	r6, r2
 80065f8:	e9cd 3627 	strd	r3, r6, [sp, #156]	; 0x9c
 80065fc:	f340 82cd 	ble.w	8006b9a <_svfprintf_r+0xcda>
 8006600:	4659      	mov	r1, fp
 8006602:	4648      	mov	r0, r9
 8006604:	aa26      	add	r2, sp, #152	; 0x98
 8006606:	f004 f953 	bl	800a8b0 <__ssprint_r>
 800660a:	2800      	cmp	r0, #0
 800660c:	f040 85d0 	bne.w	80071b0 <_svfprintf_r+0x12f0>
 8006610:	ac29      	add	r4, sp, #164	; 0xa4
 8006612:	e00b      	b.n	800662c <_svfprintf_r+0x76c>
 8006614:	0800bf98 	.word	0x0800bf98
 8006618:	0800bfa9 	.word	0x0800bfa9
 800661c:	40300000 	.word	0x40300000
 8006620:	3fe00000 	.word	0x3fe00000
 8006624:	0800bfbc 	.word	0x0800bfbc
 8006628:	0800bfcc 	.word	0x0800bfcc
 800662c:	f41a 7f80 	tst.w	sl, #256	; 0x100
 8006630:	9e28      	ldr	r6, [sp, #160]	; 0xa0
 8006632:	f040 82b9 	bne.w	8006ba8 <_svfprintf_r+0xce8>
 8006636:	9b07      	ldr	r3, [sp, #28]
 8006638:	4446      	add	r6, r8
 800663a:	e9c4 3800 	strd	r3, r8, [r4]
 800663e:	9628      	str	r6, [sp, #160]	; 0xa0
 8006640:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8006642:	3301      	adds	r3, #1
 8006644:	2b07      	cmp	r3, #7
 8006646:	9327      	str	r3, [sp, #156]	; 0x9c
 8006648:	f300 82f4 	bgt.w	8006c34 <_svfprintf_r+0xd74>
 800664c:	3408      	adds	r4, #8
 800664e:	f01a 0f04 	tst.w	sl, #4
 8006652:	f040 858e 	bne.w	8007172 <_svfprintf_r+0x12b2>
 8006656:	e9dd 3213 	ldrd	r3, r2, [sp, #76]	; 0x4c
 800665a:	9915      	ldr	r1, [sp, #84]	; 0x54
 800665c:	428a      	cmp	r2, r1
 800665e:	bfac      	ite	ge
 8006660:	189b      	addge	r3, r3, r2
 8006662:	185b      	addlt	r3, r3, r1
 8006664:	9313      	str	r3, [sp, #76]	; 0x4c
 8006666:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8006668:	b13b      	cbz	r3, 800667a <_svfprintf_r+0x7ba>
 800666a:	4659      	mov	r1, fp
 800666c:	4648      	mov	r0, r9
 800666e:	aa26      	add	r2, sp, #152	; 0x98
 8006670:	f004 f91e 	bl	800a8b0 <__ssprint_r>
 8006674:	2800      	cmp	r0, #0
 8006676:	f040 859b 	bne.w	80071b0 <_svfprintf_r+0x12f0>
 800667a:	2300      	movs	r3, #0
 800667c:	9327      	str	r3, [sp, #156]	; 0x9c
 800667e:	2f00      	cmp	r7, #0
 8006680:	f040 85b2 	bne.w	80071e8 <_svfprintf_r+0x1328>
 8006684:	ac29      	add	r4, sp, #164	; 0xa4
 8006686:	e0e3      	b.n	8006850 <_svfprintf_r+0x990>
 8006688:	ab39      	add	r3, sp, #228	; 0xe4
 800668a:	9307      	str	r3, [sp, #28]
 800668c:	e631      	b.n	80062f2 <_svfprintf_r+0x432>
 800668e:	9f07      	ldr	r7, [sp, #28]
 8006690:	e62f      	b.n	80062f2 <_svfprintf_r+0x432>
 8006692:	f04f 0806 	mov.w	r8, #6
 8006696:	e62c      	b.n	80062f2 <_svfprintf_r+0x432>
 8006698:	f802 0c01 	strb.w	r0, [r2, #-1]
 800669c:	e69a      	b.n	80063d4 <_svfprintf_r+0x514>
 800669e:	f803 0b01 	strb.w	r0, [r3], #1
 80066a2:	1aca      	subs	r2, r1, r3
 80066a4:	2a00      	cmp	r2, #0
 80066a6:	dafa      	bge.n	800669e <_svfprintf_r+0x7de>
 80066a8:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80066aa:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80066ac:	3201      	adds	r2, #1
 80066ae:	f103 0301 	add.w	r3, r3, #1
 80066b2:	bfb8      	it	lt
 80066b4:	2300      	movlt	r3, #0
 80066b6:	441d      	add	r5, r3
 80066b8:	e69c      	b.n	80063f4 <_svfprintf_r+0x534>
 80066ba:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80066bc:	462b      	mov	r3, r5
 80066be:	2030      	movs	r0, #48	; 0x30
 80066c0:	18a9      	adds	r1, r5, r2
 80066c2:	e7ee      	b.n	80066a2 <_svfprintf_r+0x7e2>
 80066c4:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80066c6:	2b46      	cmp	r3, #70	; 0x46
 80066c8:	d005      	beq.n	80066d6 <_svfprintf_r+0x816>
 80066ca:	2b45      	cmp	r3, #69	; 0x45
 80066cc:	d11b      	bne.n	8006706 <_svfprintf_r+0x846>
 80066ce:	f108 0601 	add.w	r6, r8, #1
 80066d2:	2302      	movs	r3, #2
 80066d4:	e001      	b.n	80066da <_svfprintf_r+0x81a>
 80066d6:	4646      	mov	r6, r8
 80066d8:	2303      	movs	r3, #3
 80066da:	aa24      	add	r2, sp, #144	; 0x90
 80066dc:	9204      	str	r2, [sp, #16]
 80066de:	aa21      	add	r2, sp, #132	; 0x84
 80066e0:	9203      	str	r2, [sp, #12]
 80066e2:	aa20      	add	r2, sp, #128	; 0x80
 80066e4:	e9cd 6201 	strd	r6, r2, [sp, #4]
 80066e8:	9300      	str	r3, [sp, #0]
 80066ea:	4648      	mov	r0, r9
 80066ec:	462b      	mov	r3, r5
 80066ee:	9a08      	ldr	r2, [sp, #32]
 80066f0:	f002 f95a 	bl	80089a8 <_dtoa_r>
 80066f4:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80066f6:	9007      	str	r0, [sp, #28]
 80066f8:	2b47      	cmp	r3, #71	; 0x47
 80066fa:	d106      	bne.n	800670a <_svfprintf_r+0x84a>
 80066fc:	f01a 0f01 	tst.w	sl, #1
 8006700:	d103      	bne.n	800670a <_svfprintf_r+0x84a>
 8006702:	9d24      	ldr	r5, [sp, #144]	; 0x90
 8006704:	e676      	b.n	80063f4 <_svfprintf_r+0x534>
 8006706:	4646      	mov	r6, r8
 8006708:	e7e3      	b.n	80066d2 <_svfprintf_r+0x812>
 800670a:	9b07      	ldr	r3, [sp, #28]
 800670c:	4433      	add	r3, r6
 800670e:	930d      	str	r3, [sp, #52]	; 0x34
 8006710:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006712:	2b46      	cmp	r3, #70	; 0x46
 8006714:	d111      	bne.n	800673a <_svfprintf_r+0x87a>
 8006716:	9b07      	ldr	r3, [sp, #28]
 8006718:	781b      	ldrb	r3, [r3, #0]
 800671a:	2b30      	cmp	r3, #48	; 0x30
 800671c:	d109      	bne.n	8006732 <_svfprintf_r+0x872>
 800671e:	2200      	movs	r2, #0
 8006720:	2300      	movs	r3, #0
 8006722:	4629      	mov	r1, r5
 8006724:	9808      	ldr	r0, [sp, #32]
 8006726:	f7fa f93f 	bl	80009a8 <__aeabi_dcmpeq>
 800672a:	b910      	cbnz	r0, 8006732 <_svfprintf_r+0x872>
 800672c:	f1c6 0601 	rsb	r6, r6, #1
 8006730:	9620      	str	r6, [sp, #128]	; 0x80
 8006732:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8006734:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8006736:	441a      	add	r2, r3
 8006738:	920d      	str	r2, [sp, #52]	; 0x34
 800673a:	2200      	movs	r2, #0
 800673c:	2300      	movs	r3, #0
 800673e:	4629      	mov	r1, r5
 8006740:	9808      	ldr	r0, [sp, #32]
 8006742:	f7fa f931 	bl	80009a8 <__aeabi_dcmpeq>
 8006746:	b108      	cbz	r0, 800674c <_svfprintf_r+0x88c>
 8006748:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800674a:	9324      	str	r3, [sp, #144]	; 0x90
 800674c:	2230      	movs	r2, #48	; 0x30
 800674e:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8006750:	990d      	ldr	r1, [sp, #52]	; 0x34
 8006752:	4299      	cmp	r1, r3
 8006754:	d9d5      	bls.n	8006702 <_svfprintf_r+0x842>
 8006756:	1c59      	adds	r1, r3, #1
 8006758:	9124      	str	r1, [sp, #144]	; 0x90
 800675a:	701a      	strb	r2, [r3, #0]
 800675c:	e7f7      	b.n	800674e <_svfprintf_r+0x88e>
 800675e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006760:	2b46      	cmp	r3, #70	; 0x46
 8006762:	f47f ae57 	bne.w	8006414 <_svfprintf_r+0x554>
 8006766:	f00a 0301 	and.w	r3, sl, #1
 800676a:	2d00      	cmp	r5, #0
 800676c:	ea43 0308 	orr.w	r3, r3, r8
 8006770:	dd18      	ble.n	80067a4 <_svfprintf_r+0x8e4>
 8006772:	b383      	cbz	r3, 80067d6 <_svfprintf_r+0x916>
 8006774:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8006776:	18eb      	adds	r3, r5, r3
 8006778:	4498      	add	r8, r3
 800677a:	2366      	movs	r3, #102	; 0x66
 800677c:	930b      	str	r3, [sp, #44]	; 0x2c
 800677e:	e030      	b.n	80067e2 <_svfprintf_r+0x922>
 8006780:	f813 6b01 	ldrb.w	r6, [r3], #1
 8006784:	f802 6b01 	strb.w	r6, [r2], #1
 8006788:	e67b      	b.n	8006482 <_svfprintf_r+0x5c2>
 800678a:	b941      	cbnz	r1, 800679e <_svfprintf_r+0x8de>
 800678c:	2230      	movs	r2, #48	; 0x30
 800678e:	f88d 208a 	strb.w	r2, [sp, #138]	; 0x8a
 8006792:	f10d 028b 	add.w	r2, sp, #139	; 0x8b
 8006796:	3330      	adds	r3, #48	; 0x30
 8006798:	f802 3b01 	strb.w	r3, [r2], #1
 800679c:	e67d      	b.n	800649a <_svfprintf_r+0x5da>
 800679e:	f10d 028a 	add.w	r2, sp, #138	; 0x8a
 80067a2:	e7f8      	b.n	8006796 <_svfprintf_r+0x8d6>
 80067a4:	b1cb      	cbz	r3, 80067da <_svfprintf_r+0x91a>
 80067a6:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80067a8:	3301      	adds	r3, #1
 80067aa:	e7e5      	b.n	8006778 <_svfprintf_r+0x8b8>
 80067ac:	9b08      	ldr	r3, [sp, #32]
 80067ae:	429d      	cmp	r5, r3
 80067b0:	db07      	blt.n	80067c2 <_svfprintf_r+0x902>
 80067b2:	f01a 0f01 	tst.w	sl, #1
 80067b6:	d029      	beq.n	800680c <_svfprintf_r+0x94c>
 80067b8:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80067ba:	eb05 0803 	add.w	r8, r5, r3
 80067be:	2367      	movs	r3, #103	; 0x67
 80067c0:	e7dc      	b.n	800677c <_svfprintf_r+0x8bc>
 80067c2:	9b08      	ldr	r3, [sp, #32]
 80067c4:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80067c6:	2d00      	cmp	r5, #0
 80067c8:	eb03 0802 	add.w	r8, r3, r2
 80067cc:	dcf7      	bgt.n	80067be <_svfprintf_r+0x8fe>
 80067ce:	f1c5 0301 	rsb	r3, r5, #1
 80067d2:	4498      	add	r8, r3
 80067d4:	e7f3      	b.n	80067be <_svfprintf_r+0x8fe>
 80067d6:	46a8      	mov	r8, r5
 80067d8:	e7cf      	b.n	800677a <_svfprintf_r+0x8ba>
 80067da:	2366      	movs	r3, #102	; 0x66
 80067dc:	f04f 0801 	mov.w	r8, #1
 80067e0:	930b      	str	r3, [sp, #44]	; 0x2c
 80067e2:	f41a 6380 	ands.w	r3, sl, #1024	; 0x400
 80067e6:	930d      	str	r3, [sp, #52]	; 0x34
 80067e8:	d023      	beq.n	8006832 <_svfprintf_r+0x972>
 80067ea:	2300      	movs	r3, #0
 80067ec:	2d00      	cmp	r5, #0
 80067ee:	e9cd 330c 	strd	r3, r3, [sp, #48]	; 0x30
 80067f2:	f77f ae68 	ble.w	80064c6 <_svfprintf_r+0x606>
 80067f6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80067f8:	781b      	ldrb	r3, [r3, #0]
 80067fa:	2bff      	cmp	r3, #255	; 0xff
 80067fc:	d108      	bne.n	8006810 <_svfprintf_r+0x950>
 80067fe:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8006802:	4413      	add	r3, r2
 8006804:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8006806:	fb02 8803 	mla	r8, r2, r3, r8
 800680a:	e65c      	b.n	80064c6 <_svfprintf_r+0x606>
 800680c:	46a8      	mov	r8, r5
 800680e:	e7d6      	b.n	80067be <_svfprintf_r+0x8fe>
 8006810:	42ab      	cmp	r3, r5
 8006812:	daf4      	bge.n	80067fe <_svfprintf_r+0x93e>
 8006814:	1aed      	subs	r5, r5, r3
 8006816:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006818:	785b      	ldrb	r3, [r3, #1]
 800681a:	b133      	cbz	r3, 800682a <_svfprintf_r+0x96a>
 800681c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800681e:	3301      	adds	r3, #1
 8006820:	930d      	str	r3, [sp, #52]	; 0x34
 8006822:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006824:	3301      	adds	r3, #1
 8006826:	930e      	str	r3, [sp, #56]	; 0x38
 8006828:	e7e5      	b.n	80067f6 <_svfprintf_r+0x936>
 800682a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800682c:	3301      	adds	r3, #1
 800682e:	930c      	str	r3, [sp, #48]	; 0x30
 8006830:	e7e1      	b.n	80067f6 <_svfprintf_r+0x936>
 8006832:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006834:	930c      	str	r3, [sp, #48]	; 0x30
 8006836:	e646      	b.n	80064c6 <_svfprintf_r+0x606>
 8006838:	4632      	mov	r2, r6
 800683a:	f852 3b04 	ldr.w	r3, [r2], #4
 800683e:	f01a 0f20 	tst.w	sl, #32
 8006842:	920a      	str	r2, [sp, #40]	; 0x28
 8006844:	d009      	beq.n	800685a <_svfprintf_r+0x99a>
 8006846:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8006848:	4610      	mov	r0, r2
 800684a:	17d1      	asrs	r1, r2, #31
 800684c:	e9c3 0100 	strd	r0, r1, [r3]
 8006850:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8006852:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 8006854:	9307      	str	r3, [sp, #28]
 8006856:	f7ff bb6f 	b.w	8005f38 <_svfprintf_r+0x78>
 800685a:	f01a 0f10 	tst.w	sl, #16
 800685e:	d002      	beq.n	8006866 <_svfprintf_r+0x9a6>
 8006860:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8006862:	601a      	str	r2, [r3, #0]
 8006864:	e7f4      	b.n	8006850 <_svfprintf_r+0x990>
 8006866:	f01a 0f40 	tst.w	sl, #64	; 0x40
 800686a:	d002      	beq.n	8006872 <_svfprintf_r+0x9b2>
 800686c:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800686e:	801a      	strh	r2, [r3, #0]
 8006870:	e7ee      	b.n	8006850 <_svfprintf_r+0x990>
 8006872:	f41a 7f00 	tst.w	sl, #512	; 0x200
 8006876:	d0f3      	beq.n	8006860 <_svfprintf_r+0x9a0>
 8006878:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800687a:	701a      	strb	r2, [r3, #0]
 800687c:	e7e8      	b.n	8006850 <_svfprintf_r+0x990>
 800687e:	f04a 0a10 	orr.w	sl, sl, #16
 8006882:	f01a 0f20 	tst.w	sl, #32
 8006886:	d01e      	beq.n	80068c6 <_svfprintf_r+0xa06>
 8006888:	3607      	adds	r6, #7
 800688a:	f026 0307 	bic.w	r3, r6, #7
 800688e:	e8f3 6702 	ldrd	r6, r7, [r3], #8
 8006892:	930a      	str	r3, [sp, #40]	; 0x28
 8006894:	2300      	movs	r3, #0
 8006896:	f42a 6a80 	bic.w	sl, sl, #1024	; 0x400
 800689a:	2200      	movs	r2, #0
 800689c:	f88d 207b 	strb.w	r2, [sp, #123]	; 0x7b
 80068a0:	f1b8 3fff 	cmp.w	r8, #4294967295
 80068a4:	f000 84b1 	beq.w	800720a <_svfprintf_r+0x134a>
 80068a8:	f02a 0280 	bic.w	r2, sl, #128	; 0x80
 80068ac:	920c      	str	r2, [sp, #48]	; 0x30
 80068ae:	ea56 0207 	orrs.w	r2, r6, r7
 80068b2:	f040 84b0 	bne.w	8007216 <_svfprintf_r+0x1356>
 80068b6:	f1b8 0f00 	cmp.w	r8, #0
 80068ba:	f000 8103 	beq.w	8006ac4 <_svfprintf_r+0xc04>
 80068be:	2b01      	cmp	r3, #1
 80068c0:	f040 84ac 	bne.w	800721c <_svfprintf_r+0x135c>
 80068c4:	e098      	b.n	80069f8 <_svfprintf_r+0xb38>
 80068c6:	1d33      	adds	r3, r6, #4
 80068c8:	f01a 0f10 	tst.w	sl, #16
 80068cc:	930a      	str	r3, [sp, #40]	; 0x28
 80068ce:	d001      	beq.n	80068d4 <_svfprintf_r+0xa14>
 80068d0:	6836      	ldr	r6, [r6, #0]
 80068d2:	e003      	b.n	80068dc <_svfprintf_r+0xa1c>
 80068d4:	f01a 0f40 	tst.w	sl, #64	; 0x40
 80068d8:	d002      	beq.n	80068e0 <_svfprintf_r+0xa20>
 80068da:	8836      	ldrh	r6, [r6, #0]
 80068dc:	2700      	movs	r7, #0
 80068de:	e7d9      	b.n	8006894 <_svfprintf_r+0x9d4>
 80068e0:	f41a 7f00 	tst.w	sl, #512	; 0x200
 80068e4:	d0f4      	beq.n	80068d0 <_svfprintf_r+0xa10>
 80068e6:	7836      	ldrb	r6, [r6, #0]
 80068e8:	e7f8      	b.n	80068dc <_svfprintf_r+0xa1c>
 80068ea:	4633      	mov	r3, r6
 80068ec:	f853 6b04 	ldr.w	r6, [r3], #4
 80068f0:	2278      	movs	r2, #120	; 0x78
 80068f2:	930a      	str	r3, [sp, #40]	; 0x28
 80068f4:	f647 0330 	movw	r3, #30768	; 0x7830
 80068f8:	f8ad 307c 	strh.w	r3, [sp, #124]	; 0x7c
 80068fc:	4ba8      	ldr	r3, [pc, #672]	; (8006ba0 <_svfprintf_r+0xce0>)
 80068fe:	2700      	movs	r7, #0
 8006900:	931b      	str	r3, [sp, #108]	; 0x6c
 8006902:	f04a 0a02 	orr.w	sl, sl, #2
 8006906:	2302      	movs	r3, #2
 8006908:	920b      	str	r2, [sp, #44]	; 0x2c
 800690a:	e7c6      	b.n	800689a <_svfprintf_r+0x9da>
 800690c:	4632      	mov	r2, r6
 800690e:	2500      	movs	r5, #0
 8006910:	f852 3b04 	ldr.w	r3, [r2], #4
 8006914:	f1b8 3fff 	cmp.w	r8, #4294967295
 8006918:	9307      	str	r3, [sp, #28]
 800691a:	920a      	str	r2, [sp, #40]	; 0x28
 800691c:	f88d 507b 	strb.w	r5, [sp, #123]	; 0x7b
 8006920:	d010      	beq.n	8006944 <_svfprintf_r+0xa84>
 8006922:	4642      	mov	r2, r8
 8006924:	4629      	mov	r1, r5
 8006926:	9807      	ldr	r0, [sp, #28]
 8006928:	f003 fa24 	bl	8009d74 <memchr>
 800692c:	4607      	mov	r7, r0
 800692e:	2800      	cmp	r0, #0
 8006930:	f43f ac85 	beq.w	800623e <_svfprintf_r+0x37e>
 8006934:	9b07      	ldr	r3, [sp, #28]
 8006936:	462f      	mov	r7, r5
 8006938:	462e      	mov	r6, r5
 800693a:	e9cd 550c 	strd	r5, r5, [sp, #48]	; 0x30
 800693e:	eba0 0803 	sub.w	r8, r0, r3
 8006942:	e5c8      	b.n	80064d6 <_svfprintf_r+0x616>
 8006944:	9807      	ldr	r0, [sp, #28]
 8006946:	f7f9 fc03 	bl	8000150 <strlen>
 800694a:	462f      	mov	r7, r5
 800694c:	4680      	mov	r8, r0
 800694e:	e476      	b.n	800623e <_svfprintf_r+0x37e>
 8006950:	f04a 0a10 	orr.w	sl, sl, #16
 8006954:	f01a 0f20 	tst.w	sl, #32
 8006958:	d007      	beq.n	800696a <_svfprintf_r+0xaaa>
 800695a:	3607      	adds	r6, #7
 800695c:	f026 0307 	bic.w	r3, r6, #7
 8006960:	e8f3 6702 	ldrd	r6, r7, [r3], #8
 8006964:	930a      	str	r3, [sp, #40]	; 0x28
 8006966:	2301      	movs	r3, #1
 8006968:	e797      	b.n	800689a <_svfprintf_r+0x9da>
 800696a:	1d33      	adds	r3, r6, #4
 800696c:	f01a 0f10 	tst.w	sl, #16
 8006970:	930a      	str	r3, [sp, #40]	; 0x28
 8006972:	d001      	beq.n	8006978 <_svfprintf_r+0xab8>
 8006974:	6836      	ldr	r6, [r6, #0]
 8006976:	e003      	b.n	8006980 <_svfprintf_r+0xac0>
 8006978:	f01a 0f40 	tst.w	sl, #64	; 0x40
 800697c:	d002      	beq.n	8006984 <_svfprintf_r+0xac4>
 800697e:	8836      	ldrh	r6, [r6, #0]
 8006980:	2700      	movs	r7, #0
 8006982:	e7f0      	b.n	8006966 <_svfprintf_r+0xaa6>
 8006984:	f41a 7f00 	tst.w	sl, #512	; 0x200
 8006988:	d0f4      	beq.n	8006974 <_svfprintf_r+0xab4>
 800698a:	7836      	ldrb	r6, [r6, #0]
 800698c:	e7f8      	b.n	8006980 <_svfprintf_r+0xac0>
 800698e:	4b85      	ldr	r3, [pc, #532]	; (8006ba4 <_svfprintf_r+0xce4>)
 8006990:	f01a 0f20 	tst.w	sl, #32
 8006994:	931b      	str	r3, [sp, #108]	; 0x6c
 8006996:	d019      	beq.n	80069cc <_svfprintf_r+0xb0c>
 8006998:	3607      	adds	r6, #7
 800699a:	f026 0307 	bic.w	r3, r6, #7
 800699e:	e8f3 6702 	ldrd	r6, r7, [r3], #8
 80069a2:	930a      	str	r3, [sp, #40]	; 0x28
 80069a4:	f01a 0f01 	tst.w	sl, #1
 80069a8:	d00a      	beq.n	80069c0 <_svfprintf_r+0xb00>
 80069aa:	ea56 0307 	orrs.w	r3, r6, r7
 80069ae:	d007      	beq.n	80069c0 <_svfprintf_r+0xb00>
 80069b0:	2330      	movs	r3, #48	; 0x30
 80069b2:	f88d 307c 	strb.w	r3, [sp, #124]	; 0x7c
 80069b6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80069b8:	f04a 0a02 	orr.w	sl, sl, #2
 80069bc:	f88d 307d 	strb.w	r3, [sp, #125]	; 0x7d
 80069c0:	2302      	movs	r3, #2
 80069c2:	f42a 6a80 	bic.w	sl, sl, #1024	; 0x400
 80069c6:	e768      	b.n	800689a <_svfprintf_r+0x9da>
 80069c8:	4b75      	ldr	r3, [pc, #468]	; (8006ba0 <_svfprintf_r+0xce0>)
 80069ca:	e7e1      	b.n	8006990 <_svfprintf_r+0xad0>
 80069cc:	1d33      	adds	r3, r6, #4
 80069ce:	f01a 0f10 	tst.w	sl, #16
 80069d2:	930a      	str	r3, [sp, #40]	; 0x28
 80069d4:	d001      	beq.n	80069da <_svfprintf_r+0xb1a>
 80069d6:	6836      	ldr	r6, [r6, #0]
 80069d8:	e003      	b.n	80069e2 <_svfprintf_r+0xb22>
 80069da:	f01a 0f40 	tst.w	sl, #64	; 0x40
 80069de:	d002      	beq.n	80069e6 <_svfprintf_r+0xb26>
 80069e0:	8836      	ldrh	r6, [r6, #0]
 80069e2:	2700      	movs	r7, #0
 80069e4:	e7de      	b.n	80069a4 <_svfprintf_r+0xae4>
 80069e6:	f41a 7f00 	tst.w	sl, #512	; 0x200
 80069ea:	d0f4      	beq.n	80069d6 <_svfprintf_r+0xb16>
 80069ec:	7836      	ldrb	r6, [r6, #0]
 80069ee:	e7f8      	b.n	80069e2 <_svfprintf_r+0xb22>
 80069f0:	2f00      	cmp	r7, #0
 80069f2:	bf08      	it	eq
 80069f4:	2e0a      	cmpeq	r6, #10
 80069f6:	d206      	bcs.n	8006a06 <_svfprintf_r+0xb46>
 80069f8:	3630      	adds	r6, #48	; 0x30
 80069fa:	f88d 6147 	strb.w	r6, [sp, #327]	; 0x147
 80069fe:	f20d 1347 	addw	r3, sp, #327	; 0x147
 8006a02:	f000 bc2d 	b.w	8007260 <_svfprintf_r+0x13a0>
 8006a06:	2300      	movs	r3, #0
 8006a08:	9308      	str	r3, [sp, #32]
 8006a0a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006a0c:	ad52      	add	r5, sp, #328	; 0x148
 8006a0e:	f403 6a80 	and.w	sl, r3, #1024	; 0x400
 8006a12:	1e6b      	subs	r3, r5, #1
 8006a14:	9307      	str	r3, [sp, #28]
 8006a16:	220a      	movs	r2, #10
 8006a18:	2300      	movs	r3, #0
 8006a1a:	4630      	mov	r0, r6
 8006a1c:	4639      	mov	r1, r7
 8006a1e:	f7fa f883 	bl	8000b28 <__aeabi_uldivmod>
 8006a22:	9b08      	ldr	r3, [sp, #32]
 8006a24:	3230      	adds	r2, #48	; 0x30
 8006a26:	3301      	adds	r3, #1
 8006a28:	f805 2c01 	strb.w	r2, [r5, #-1]
 8006a2c:	9308      	str	r3, [sp, #32]
 8006a2e:	f1ba 0f00 	cmp.w	sl, #0
 8006a32:	d019      	beq.n	8006a68 <_svfprintf_r+0xba8>
 8006a34:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006a36:	9a08      	ldr	r2, [sp, #32]
 8006a38:	781b      	ldrb	r3, [r3, #0]
 8006a3a:	429a      	cmp	r2, r3
 8006a3c:	d114      	bne.n	8006a68 <_svfprintf_r+0xba8>
 8006a3e:	2aff      	cmp	r2, #255	; 0xff
 8006a40:	d012      	beq.n	8006a68 <_svfprintf_r+0xba8>
 8006a42:	2f00      	cmp	r7, #0
 8006a44:	bf08      	it	eq
 8006a46:	2e0a      	cmpeq	r6, #10
 8006a48:	d30e      	bcc.n	8006a68 <_svfprintf_r+0xba8>
 8006a4a:	9b07      	ldr	r3, [sp, #28]
 8006a4c:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8006a4e:	9919      	ldr	r1, [sp, #100]	; 0x64
 8006a50:	1a9b      	subs	r3, r3, r2
 8006a52:	4618      	mov	r0, r3
 8006a54:	9307      	str	r3, [sp, #28]
 8006a56:	f003 ff18 	bl	800a88a <strncpy>
 8006a5a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006a5c:	785d      	ldrb	r5, [r3, #1]
 8006a5e:	b1ed      	cbz	r5, 8006a9c <_svfprintf_r+0xbdc>
 8006a60:	3301      	adds	r3, #1
 8006a62:	930e      	str	r3, [sp, #56]	; 0x38
 8006a64:	2300      	movs	r3, #0
 8006a66:	9308      	str	r3, [sp, #32]
 8006a68:	220a      	movs	r2, #10
 8006a6a:	2300      	movs	r3, #0
 8006a6c:	4630      	mov	r0, r6
 8006a6e:	4639      	mov	r1, r7
 8006a70:	f7fa f85a 	bl	8000b28 <__aeabi_uldivmod>
 8006a74:	2f00      	cmp	r7, #0
 8006a76:	bf08      	it	eq
 8006a78:	2e0a      	cmpeq	r6, #10
 8006a7a:	d20b      	bcs.n	8006a94 <_svfprintf_r+0xbd4>
 8006a7c:	2700      	movs	r7, #0
 8006a7e:	9b07      	ldr	r3, [sp, #28]
 8006a80:	aa52      	add	r2, sp, #328	; 0x148
 8006a82:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8006a86:	4646      	mov	r6, r8
 8006a88:	eba2 0803 	sub.w	r8, r2, r3
 8006a8c:	463d      	mov	r5, r7
 8006a8e:	e9cd 770c 	strd	r7, r7, [sp, #48]	; 0x30
 8006a92:	e520      	b.n	80064d6 <_svfprintf_r+0x616>
 8006a94:	4606      	mov	r6, r0
 8006a96:	460f      	mov	r7, r1
 8006a98:	9d07      	ldr	r5, [sp, #28]
 8006a9a:	e7ba      	b.n	8006a12 <_svfprintf_r+0xb52>
 8006a9c:	9508      	str	r5, [sp, #32]
 8006a9e:	e7e3      	b.n	8006a68 <_svfprintf_r+0xba8>
 8006aa0:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 8006aa2:	f006 030f 	and.w	r3, r6, #15
 8006aa6:	5cd3      	ldrb	r3, [r2, r3]
 8006aa8:	9a07      	ldr	r2, [sp, #28]
 8006aaa:	f802 3d01 	strb.w	r3, [r2, #-1]!
 8006aae:	0933      	lsrs	r3, r6, #4
 8006ab0:	ea43 7307 	orr.w	r3, r3, r7, lsl #28
 8006ab4:	9207      	str	r2, [sp, #28]
 8006ab6:	093a      	lsrs	r2, r7, #4
 8006ab8:	461e      	mov	r6, r3
 8006aba:	4617      	mov	r7, r2
 8006abc:	ea56 0307 	orrs.w	r3, r6, r7
 8006ac0:	d1ee      	bne.n	8006aa0 <_svfprintf_r+0xbe0>
 8006ac2:	e7db      	b.n	8006a7c <_svfprintf_r+0xbbc>
 8006ac4:	b933      	cbnz	r3, 8006ad4 <_svfprintf_r+0xc14>
 8006ac6:	f01a 0f01 	tst.w	sl, #1
 8006aca:	d003      	beq.n	8006ad4 <_svfprintf_r+0xc14>
 8006acc:	2330      	movs	r3, #48	; 0x30
 8006ace:	f88d 3147 	strb.w	r3, [sp, #327]	; 0x147
 8006ad2:	e794      	b.n	80069fe <_svfprintf_r+0xb3e>
 8006ad4:	ab52      	add	r3, sp, #328	; 0x148
 8006ad6:	e3c3      	b.n	8007260 <_svfprintf_r+0x13a0>
 8006ad8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006ada:	2b00      	cmp	r3, #0
 8006adc:	f000 838a 	beq.w	80071f4 <_svfprintf_r+0x1334>
 8006ae0:	2000      	movs	r0, #0
 8006ae2:	f88d 30e4 	strb.w	r3, [sp, #228]	; 0xe4
 8006ae6:	f88d 007b 	strb.w	r0, [sp, #123]	; 0x7b
 8006aea:	960a      	str	r6, [sp, #40]	; 0x28
 8006aec:	f7ff bb3f 	b.w	800616e <_svfprintf_r+0x2ae>
 8006af0:	2010      	movs	r0, #16
 8006af2:	2b07      	cmp	r3, #7
 8006af4:	4402      	add	r2, r0
 8006af6:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8006afa:	6060      	str	r0, [r4, #4]
 8006afc:	dd08      	ble.n	8006b10 <_svfprintf_r+0xc50>
 8006afe:	4659      	mov	r1, fp
 8006b00:	4648      	mov	r0, r9
 8006b02:	aa26      	add	r2, sp, #152	; 0x98
 8006b04:	f003 fed4 	bl	800a8b0 <__ssprint_r>
 8006b08:	2800      	cmp	r0, #0
 8006b0a:	f040 8351 	bne.w	80071b0 <_svfprintf_r+0x12f0>
 8006b0e:	a929      	add	r1, sp, #164	; 0xa4
 8006b10:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8006b12:	460c      	mov	r4, r1
 8006b14:	3b10      	subs	r3, #16
 8006b16:	9317      	str	r3, [sp, #92]	; 0x5c
 8006b18:	e4f9      	b.n	800650e <_svfprintf_r+0x64e>
 8006b1a:	460c      	mov	r4, r1
 8006b1c:	e513      	b.n	8006546 <_svfprintf_r+0x686>
 8006b1e:	4659      	mov	r1, fp
 8006b20:	4648      	mov	r0, r9
 8006b22:	aa26      	add	r2, sp, #152	; 0x98
 8006b24:	f003 fec4 	bl	800a8b0 <__ssprint_r>
 8006b28:	2800      	cmp	r0, #0
 8006b2a:	f040 8341 	bne.w	80071b0 <_svfprintf_r+0x12f0>
 8006b2e:	ac29      	add	r4, sp, #164	; 0xa4
 8006b30:	e51b      	b.n	800656a <_svfprintf_r+0x6aa>
 8006b32:	4659      	mov	r1, fp
 8006b34:	4648      	mov	r0, r9
 8006b36:	aa26      	add	r2, sp, #152	; 0x98
 8006b38:	f003 feba 	bl	800a8b0 <__ssprint_r>
 8006b3c:	2800      	cmp	r0, #0
 8006b3e:	f040 8337 	bne.w	80071b0 <_svfprintf_r+0x12f0>
 8006b42:	ac29      	add	r4, sp, #164	; 0xa4
 8006b44:	e521      	b.n	800658a <_svfprintf_r+0x6ca>
 8006b46:	2010      	movs	r0, #16
 8006b48:	2b07      	cmp	r3, #7
 8006b4a:	4402      	add	r2, r0
 8006b4c:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8006b50:	6060      	str	r0, [r4, #4]
 8006b52:	dd08      	ble.n	8006b66 <_svfprintf_r+0xca6>
 8006b54:	4659      	mov	r1, fp
 8006b56:	4648      	mov	r0, r9
 8006b58:	aa26      	add	r2, sp, #152	; 0x98
 8006b5a:	f003 fea9 	bl	800a8b0 <__ssprint_r>
 8006b5e:	2800      	cmp	r0, #0
 8006b60:	f040 8326 	bne.w	80071b0 <_svfprintf_r+0x12f0>
 8006b64:	a929      	add	r1, sp, #164	; 0xa4
 8006b66:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8006b68:	460c      	mov	r4, r1
 8006b6a:	3b10      	subs	r3, #16
 8006b6c:	9317      	str	r3, [sp, #92]	; 0x5c
 8006b6e:	e515      	b.n	800659c <_svfprintf_r+0x6dc>
 8006b70:	460c      	mov	r4, r1
 8006b72:	e52f      	b.n	80065d4 <_svfprintf_r+0x714>
 8006b74:	2010      	movs	r0, #16
 8006b76:	2b07      	cmp	r3, #7
 8006b78:	4402      	add	r2, r0
 8006b7a:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8006b7e:	6060      	str	r0, [r4, #4]
 8006b80:	dd08      	ble.n	8006b94 <_svfprintf_r+0xcd4>
 8006b82:	4659      	mov	r1, fp
 8006b84:	4648      	mov	r0, r9
 8006b86:	aa26      	add	r2, sp, #152	; 0x98
 8006b88:	f003 fe92 	bl	800a8b0 <__ssprint_r>
 8006b8c:	2800      	cmp	r0, #0
 8006b8e:	f040 830f 	bne.w	80071b0 <_svfprintf_r+0x12f0>
 8006b92:	a929      	add	r1, sp, #164	; 0xa4
 8006b94:	460c      	mov	r4, r1
 8006b96:	3e10      	subs	r6, #16
 8006b98:	e520      	b.n	80065dc <_svfprintf_r+0x71c>
 8006b9a:	460c      	mov	r4, r1
 8006b9c:	e546      	b.n	800662c <_svfprintf_r+0x76c>
 8006b9e:	bf00      	nop
 8006ba0:	0800bf98 	.word	0x0800bf98
 8006ba4:	0800bfa9 	.word	0x0800bfa9
 8006ba8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006baa:	2b65      	cmp	r3, #101	; 0x65
 8006bac:	f340 824a 	ble.w	8007044 <_svfprintf_r+0x1184>
 8006bb0:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8006bb4:	2200      	movs	r2, #0
 8006bb6:	2300      	movs	r3, #0
 8006bb8:	f7f9 fef6 	bl	80009a8 <__aeabi_dcmpeq>
 8006bbc:	2800      	cmp	r0, #0
 8006bbe:	d06a      	beq.n	8006c96 <_svfprintf_r+0xdd6>
 8006bc0:	4b6f      	ldr	r3, [pc, #444]	; (8006d80 <_svfprintf_r+0xec0>)
 8006bc2:	6023      	str	r3, [r4, #0]
 8006bc4:	2301      	movs	r3, #1
 8006bc6:	441e      	add	r6, r3
 8006bc8:	6063      	str	r3, [r4, #4]
 8006bca:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8006bcc:	9628      	str	r6, [sp, #160]	; 0xa0
 8006bce:	3301      	adds	r3, #1
 8006bd0:	2b07      	cmp	r3, #7
 8006bd2:	9327      	str	r3, [sp, #156]	; 0x9c
 8006bd4:	dc38      	bgt.n	8006c48 <_svfprintf_r+0xd88>
 8006bd6:	3408      	adds	r4, #8
 8006bd8:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8006bda:	9a08      	ldr	r2, [sp, #32]
 8006bdc:	4293      	cmp	r3, r2
 8006bde:	db03      	blt.n	8006be8 <_svfprintf_r+0xd28>
 8006be0:	f01a 0f01 	tst.w	sl, #1
 8006be4:	f43f ad33 	beq.w	800664e <_svfprintf_r+0x78e>
 8006be8:	9b18      	ldr	r3, [sp, #96]	; 0x60
 8006bea:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8006bec:	6023      	str	r3, [r4, #0]
 8006bee:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8006bf0:	6063      	str	r3, [r4, #4]
 8006bf2:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8006bf4:	4413      	add	r3, r2
 8006bf6:	9328      	str	r3, [sp, #160]	; 0xa0
 8006bf8:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8006bfa:	3301      	adds	r3, #1
 8006bfc:	2b07      	cmp	r3, #7
 8006bfe:	9327      	str	r3, [sp, #156]	; 0x9c
 8006c00:	dc2c      	bgt.n	8006c5c <_svfprintf_r+0xd9c>
 8006c02:	3408      	adds	r4, #8
 8006c04:	9b08      	ldr	r3, [sp, #32]
 8006c06:	1e5d      	subs	r5, r3, #1
 8006c08:	2d00      	cmp	r5, #0
 8006c0a:	f77f ad20 	ble.w	800664e <_svfprintf_r+0x78e>
 8006c0e:	f04f 0810 	mov.w	r8, #16
 8006c12:	4e5c      	ldr	r6, [pc, #368]	; (8006d84 <_svfprintf_r+0xec4>)
 8006c14:	2d10      	cmp	r5, #16
 8006c16:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 8006c1a:	f104 0108 	add.w	r1, r4, #8
 8006c1e:	f103 0301 	add.w	r3, r3, #1
 8006c22:	6026      	str	r6, [r4, #0]
 8006c24:	dc24      	bgt.n	8006c70 <_svfprintf_r+0xdb0>
 8006c26:	6065      	str	r5, [r4, #4]
 8006c28:	2b07      	cmp	r3, #7
 8006c2a:	4415      	add	r5, r2
 8006c2c:	e9cd 3527 	strd	r3, r5, [sp, #156]	; 0x9c
 8006c30:	f340 829c 	ble.w	800716c <_svfprintf_r+0x12ac>
 8006c34:	4659      	mov	r1, fp
 8006c36:	4648      	mov	r0, r9
 8006c38:	aa26      	add	r2, sp, #152	; 0x98
 8006c3a:	f003 fe39 	bl	800a8b0 <__ssprint_r>
 8006c3e:	2800      	cmp	r0, #0
 8006c40:	f040 82b6 	bne.w	80071b0 <_svfprintf_r+0x12f0>
 8006c44:	ac29      	add	r4, sp, #164	; 0xa4
 8006c46:	e502      	b.n	800664e <_svfprintf_r+0x78e>
 8006c48:	4659      	mov	r1, fp
 8006c4a:	4648      	mov	r0, r9
 8006c4c:	aa26      	add	r2, sp, #152	; 0x98
 8006c4e:	f003 fe2f 	bl	800a8b0 <__ssprint_r>
 8006c52:	2800      	cmp	r0, #0
 8006c54:	f040 82ac 	bne.w	80071b0 <_svfprintf_r+0x12f0>
 8006c58:	ac29      	add	r4, sp, #164	; 0xa4
 8006c5a:	e7bd      	b.n	8006bd8 <_svfprintf_r+0xd18>
 8006c5c:	4659      	mov	r1, fp
 8006c5e:	4648      	mov	r0, r9
 8006c60:	aa26      	add	r2, sp, #152	; 0x98
 8006c62:	f003 fe25 	bl	800a8b0 <__ssprint_r>
 8006c66:	2800      	cmp	r0, #0
 8006c68:	f040 82a2 	bne.w	80071b0 <_svfprintf_r+0x12f0>
 8006c6c:	ac29      	add	r4, sp, #164	; 0xa4
 8006c6e:	e7c9      	b.n	8006c04 <_svfprintf_r+0xd44>
 8006c70:	3210      	adds	r2, #16
 8006c72:	2b07      	cmp	r3, #7
 8006c74:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8006c78:	f8c4 8004 	str.w	r8, [r4, #4]
 8006c7c:	dd08      	ble.n	8006c90 <_svfprintf_r+0xdd0>
 8006c7e:	4659      	mov	r1, fp
 8006c80:	4648      	mov	r0, r9
 8006c82:	aa26      	add	r2, sp, #152	; 0x98
 8006c84:	f003 fe14 	bl	800a8b0 <__ssprint_r>
 8006c88:	2800      	cmp	r0, #0
 8006c8a:	f040 8291 	bne.w	80071b0 <_svfprintf_r+0x12f0>
 8006c8e:	a929      	add	r1, sp, #164	; 0xa4
 8006c90:	460c      	mov	r4, r1
 8006c92:	3d10      	subs	r5, #16
 8006c94:	e7be      	b.n	8006c14 <_svfprintf_r+0xd54>
 8006c96:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8006c98:	2b00      	cmp	r3, #0
 8006c9a:	dc75      	bgt.n	8006d88 <_svfprintf_r+0xec8>
 8006c9c:	4b38      	ldr	r3, [pc, #224]	; (8006d80 <_svfprintf_r+0xec0>)
 8006c9e:	6023      	str	r3, [r4, #0]
 8006ca0:	2301      	movs	r3, #1
 8006ca2:	441e      	add	r6, r3
 8006ca4:	6063      	str	r3, [r4, #4]
 8006ca6:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8006ca8:	9628      	str	r6, [sp, #160]	; 0xa0
 8006caa:	3301      	adds	r3, #1
 8006cac:	2b07      	cmp	r3, #7
 8006cae:	9327      	str	r3, [sp, #156]	; 0x9c
 8006cb0:	dc3e      	bgt.n	8006d30 <_svfprintf_r+0xe70>
 8006cb2:	3408      	adds	r4, #8
 8006cb4:	9908      	ldr	r1, [sp, #32]
 8006cb6:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8006cb8:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8006cba:	430a      	orrs	r2, r1
 8006cbc:	f00a 0101 	and.w	r1, sl, #1
 8006cc0:	430a      	orrs	r2, r1
 8006cc2:	f43f acc4 	beq.w	800664e <_svfprintf_r+0x78e>
 8006cc6:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8006cc8:	6022      	str	r2, [r4, #0]
 8006cca:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8006ccc:	4413      	add	r3, r2
 8006cce:	9328      	str	r3, [sp, #160]	; 0xa0
 8006cd0:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8006cd2:	6062      	str	r2, [r4, #4]
 8006cd4:	3301      	adds	r3, #1
 8006cd6:	2b07      	cmp	r3, #7
 8006cd8:	9327      	str	r3, [sp, #156]	; 0x9c
 8006cda:	dc33      	bgt.n	8006d44 <_svfprintf_r+0xe84>
 8006cdc:	3408      	adds	r4, #8
 8006cde:	9d20      	ldr	r5, [sp, #128]	; 0x80
 8006ce0:	2d00      	cmp	r5, #0
 8006ce2:	da1c      	bge.n	8006d1e <_svfprintf_r+0xe5e>
 8006ce4:	4623      	mov	r3, r4
 8006ce6:	f04f 0810 	mov.w	r8, #16
 8006cea:	4e26      	ldr	r6, [pc, #152]	; (8006d84 <_svfprintf_r+0xec4>)
 8006cec:	426d      	negs	r5, r5
 8006cee:	2d10      	cmp	r5, #16
 8006cf0:	e9dd 2127 	ldrd	r2, r1, [sp, #156]	; 0x9c
 8006cf4:	f104 0408 	add.w	r4, r4, #8
 8006cf8:	f102 0201 	add.w	r2, r2, #1
 8006cfc:	601e      	str	r6, [r3, #0]
 8006cfe:	dc2b      	bgt.n	8006d58 <_svfprintf_r+0xe98>
 8006d00:	605d      	str	r5, [r3, #4]
 8006d02:	2a07      	cmp	r2, #7
 8006d04:	440d      	add	r5, r1
 8006d06:	e9cd 2527 	strd	r2, r5, [sp, #156]	; 0x9c
 8006d0a:	dd08      	ble.n	8006d1e <_svfprintf_r+0xe5e>
 8006d0c:	4659      	mov	r1, fp
 8006d0e:	4648      	mov	r0, r9
 8006d10:	aa26      	add	r2, sp, #152	; 0x98
 8006d12:	f003 fdcd 	bl	800a8b0 <__ssprint_r>
 8006d16:	2800      	cmp	r0, #0
 8006d18:	f040 824a 	bne.w	80071b0 <_svfprintf_r+0x12f0>
 8006d1c:	ac29      	add	r4, sp, #164	; 0xa4
 8006d1e:	9b07      	ldr	r3, [sp, #28]
 8006d20:	9a08      	ldr	r2, [sp, #32]
 8006d22:	6023      	str	r3, [r4, #0]
 8006d24:	9b08      	ldr	r3, [sp, #32]
 8006d26:	6063      	str	r3, [r4, #4]
 8006d28:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8006d2a:	4413      	add	r3, r2
 8006d2c:	9328      	str	r3, [sp, #160]	; 0xa0
 8006d2e:	e487      	b.n	8006640 <_svfprintf_r+0x780>
 8006d30:	4659      	mov	r1, fp
 8006d32:	4648      	mov	r0, r9
 8006d34:	aa26      	add	r2, sp, #152	; 0x98
 8006d36:	f003 fdbb 	bl	800a8b0 <__ssprint_r>
 8006d3a:	2800      	cmp	r0, #0
 8006d3c:	f040 8238 	bne.w	80071b0 <_svfprintf_r+0x12f0>
 8006d40:	ac29      	add	r4, sp, #164	; 0xa4
 8006d42:	e7b7      	b.n	8006cb4 <_svfprintf_r+0xdf4>
 8006d44:	4659      	mov	r1, fp
 8006d46:	4648      	mov	r0, r9
 8006d48:	aa26      	add	r2, sp, #152	; 0x98
 8006d4a:	f003 fdb1 	bl	800a8b0 <__ssprint_r>
 8006d4e:	2800      	cmp	r0, #0
 8006d50:	f040 822e 	bne.w	80071b0 <_svfprintf_r+0x12f0>
 8006d54:	ac29      	add	r4, sp, #164	; 0xa4
 8006d56:	e7c2      	b.n	8006cde <_svfprintf_r+0xe1e>
 8006d58:	3110      	adds	r1, #16
 8006d5a:	2a07      	cmp	r2, #7
 8006d5c:	e9cd 2127 	strd	r2, r1, [sp, #156]	; 0x9c
 8006d60:	f8c3 8004 	str.w	r8, [r3, #4]
 8006d64:	dd08      	ble.n	8006d78 <_svfprintf_r+0xeb8>
 8006d66:	4659      	mov	r1, fp
 8006d68:	4648      	mov	r0, r9
 8006d6a:	aa26      	add	r2, sp, #152	; 0x98
 8006d6c:	f003 fda0 	bl	800a8b0 <__ssprint_r>
 8006d70:	2800      	cmp	r0, #0
 8006d72:	f040 821d 	bne.w	80071b0 <_svfprintf_r+0x12f0>
 8006d76:	ac29      	add	r4, sp, #164	; 0xa4
 8006d78:	4623      	mov	r3, r4
 8006d7a:	3d10      	subs	r5, #16
 8006d7c:	e7b7      	b.n	8006cee <_svfprintf_r+0xe2e>
 8006d7e:	bf00      	nop
 8006d80:	0800bfba 	.word	0x0800bfba
 8006d84:	0800bfcc 	.word	0x0800bfcc
 8006d88:	9b08      	ldr	r3, [sp, #32]
 8006d8a:	42ab      	cmp	r3, r5
 8006d8c:	bfa8      	it	ge
 8006d8e:	462b      	movge	r3, r5
 8006d90:	2b00      	cmp	r3, #0
 8006d92:	4698      	mov	r8, r3
 8006d94:	dd0b      	ble.n	8006dae <_svfprintf_r+0xeee>
 8006d96:	9b07      	ldr	r3, [sp, #28]
 8006d98:	4446      	add	r6, r8
 8006d9a:	e9c4 3800 	strd	r3, r8, [r4]
 8006d9e:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8006da0:	9628      	str	r6, [sp, #160]	; 0xa0
 8006da2:	3301      	adds	r3, #1
 8006da4:	2b07      	cmp	r3, #7
 8006da6:	9327      	str	r3, [sp, #156]	; 0x9c
 8006da8:	f300 808f 	bgt.w	8006eca <_svfprintf_r+0x100a>
 8006dac:	3408      	adds	r4, #8
 8006dae:	f1b8 0f00 	cmp.w	r8, #0
 8006db2:	bfb4      	ite	lt
 8006db4:	462e      	movlt	r6, r5
 8006db6:	eba5 0608 	subge.w	r6, r5, r8
 8006dba:	2e00      	cmp	r6, #0
 8006dbc:	dd1c      	ble.n	8006df8 <_svfprintf_r+0xf38>
 8006dbe:	f8df 8280 	ldr.w	r8, [pc, #640]	; 8007040 <_svfprintf_r+0x1180>
 8006dc2:	2e10      	cmp	r6, #16
 8006dc4:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 8006dc8:	f104 0108 	add.w	r1, r4, #8
 8006dcc:	f103 0301 	add.w	r3, r3, #1
 8006dd0:	f8c4 8000 	str.w	r8, [r4]
 8006dd4:	f300 8083 	bgt.w	8006ede <_svfprintf_r+0x101e>
 8006dd8:	6066      	str	r6, [r4, #4]
 8006dda:	2b07      	cmp	r3, #7
 8006ddc:	4416      	add	r6, r2
 8006dde:	e9cd 3627 	strd	r3, r6, [sp, #156]	; 0x9c
 8006de2:	f340 808f 	ble.w	8006f04 <_svfprintf_r+0x1044>
 8006de6:	4659      	mov	r1, fp
 8006de8:	4648      	mov	r0, r9
 8006dea:	aa26      	add	r2, sp, #152	; 0x98
 8006dec:	f003 fd60 	bl	800a8b0 <__ssprint_r>
 8006df0:	2800      	cmp	r0, #0
 8006df2:	f040 81dd 	bne.w	80071b0 <_svfprintf_r+0x12f0>
 8006df6:	ac29      	add	r4, sp, #164	; 0xa4
 8006df8:	9b07      	ldr	r3, [sp, #28]
 8006dfa:	f41a 6f80 	tst.w	sl, #1024	; 0x400
 8006dfe:	441d      	add	r5, r3
 8006e00:	d00c      	beq.n	8006e1c <_svfprintf_r+0xf5c>
 8006e02:	4e8f      	ldr	r6, [pc, #572]	; (8007040 <_svfprintf_r+0x1180>)
 8006e04:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006e06:	2b00      	cmp	r3, #0
 8006e08:	d17e      	bne.n	8006f08 <_svfprintf_r+0x1048>
 8006e0a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006e0c:	2b00      	cmp	r3, #0
 8006e0e:	d17e      	bne.n	8006f0e <_svfprintf_r+0x104e>
 8006e10:	e9dd 3207 	ldrd	r3, r2, [sp, #28]
 8006e14:	4413      	add	r3, r2
 8006e16:	429d      	cmp	r5, r3
 8006e18:	bf28      	it	cs
 8006e1a:	461d      	movcs	r5, r3
 8006e1c:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8006e1e:	9a08      	ldr	r2, [sp, #32]
 8006e20:	4293      	cmp	r3, r2
 8006e22:	db02      	blt.n	8006e2a <_svfprintf_r+0xf6a>
 8006e24:	f01a 0f01 	tst.w	sl, #1
 8006e28:	d00e      	beq.n	8006e48 <_svfprintf_r+0xf88>
 8006e2a:	9b18      	ldr	r3, [sp, #96]	; 0x60
 8006e2c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8006e2e:	6023      	str	r3, [r4, #0]
 8006e30:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8006e32:	6063      	str	r3, [r4, #4]
 8006e34:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8006e36:	4413      	add	r3, r2
 8006e38:	9328      	str	r3, [sp, #160]	; 0xa0
 8006e3a:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8006e3c:	3301      	adds	r3, #1
 8006e3e:	2b07      	cmp	r3, #7
 8006e40:	9327      	str	r3, [sp, #156]	; 0x9c
 8006e42:	f300 80e8 	bgt.w	8007016 <_svfprintf_r+0x1156>
 8006e46:	3408      	adds	r4, #8
 8006e48:	9e20      	ldr	r6, [sp, #128]	; 0x80
 8006e4a:	e9dd 3107 	ldrd	r3, r1, [sp, #28]
 8006e4e:	440b      	add	r3, r1
 8006e50:	1b8e      	subs	r6, r1, r6
 8006e52:	1b5a      	subs	r2, r3, r5
 8006e54:	4296      	cmp	r6, r2
 8006e56:	bfa8      	it	ge
 8006e58:	4616      	movge	r6, r2
 8006e5a:	2e00      	cmp	r6, #0
 8006e5c:	dd0b      	ble.n	8006e76 <_svfprintf_r+0xfb6>
 8006e5e:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8006e60:	e9c4 5600 	strd	r5, r6, [r4]
 8006e64:	4433      	add	r3, r6
 8006e66:	9328      	str	r3, [sp, #160]	; 0xa0
 8006e68:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8006e6a:	3301      	adds	r3, #1
 8006e6c:	2b07      	cmp	r3, #7
 8006e6e:	9327      	str	r3, [sp, #156]	; 0x9c
 8006e70:	f300 80db 	bgt.w	800702a <_svfprintf_r+0x116a>
 8006e74:	3408      	adds	r4, #8
 8006e76:	9d20      	ldr	r5, [sp, #128]	; 0x80
 8006e78:	9b08      	ldr	r3, [sp, #32]
 8006e7a:	2e00      	cmp	r6, #0
 8006e7c:	eba3 0505 	sub.w	r5, r3, r5
 8006e80:	bfa8      	it	ge
 8006e82:	1bad      	subge	r5, r5, r6
 8006e84:	2d00      	cmp	r5, #0
 8006e86:	f77f abe2 	ble.w	800664e <_svfprintf_r+0x78e>
 8006e8a:	f04f 0810 	mov.w	r8, #16
 8006e8e:	4e6c      	ldr	r6, [pc, #432]	; (8007040 <_svfprintf_r+0x1180>)
 8006e90:	2d10      	cmp	r5, #16
 8006e92:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 8006e96:	f104 0108 	add.w	r1, r4, #8
 8006e9a:	f103 0301 	add.w	r3, r3, #1
 8006e9e:	6026      	str	r6, [r4, #0]
 8006ea0:	f77f aec1 	ble.w	8006c26 <_svfprintf_r+0xd66>
 8006ea4:	3210      	adds	r2, #16
 8006ea6:	2b07      	cmp	r3, #7
 8006ea8:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8006eac:	f8c4 8004 	str.w	r8, [r4, #4]
 8006eb0:	dd08      	ble.n	8006ec4 <_svfprintf_r+0x1004>
 8006eb2:	4659      	mov	r1, fp
 8006eb4:	4648      	mov	r0, r9
 8006eb6:	aa26      	add	r2, sp, #152	; 0x98
 8006eb8:	f003 fcfa 	bl	800a8b0 <__ssprint_r>
 8006ebc:	2800      	cmp	r0, #0
 8006ebe:	f040 8177 	bne.w	80071b0 <_svfprintf_r+0x12f0>
 8006ec2:	a929      	add	r1, sp, #164	; 0xa4
 8006ec4:	460c      	mov	r4, r1
 8006ec6:	3d10      	subs	r5, #16
 8006ec8:	e7e2      	b.n	8006e90 <_svfprintf_r+0xfd0>
 8006eca:	4659      	mov	r1, fp
 8006ecc:	4648      	mov	r0, r9
 8006ece:	aa26      	add	r2, sp, #152	; 0x98
 8006ed0:	f003 fcee 	bl	800a8b0 <__ssprint_r>
 8006ed4:	2800      	cmp	r0, #0
 8006ed6:	f040 816b 	bne.w	80071b0 <_svfprintf_r+0x12f0>
 8006eda:	ac29      	add	r4, sp, #164	; 0xa4
 8006edc:	e767      	b.n	8006dae <_svfprintf_r+0xeee>
 8006ede:	2010      	movs	r0, #16
 8006ee0:	2b07      	cmp	r3, #7
 8006ee2:	4402      	add	r2, r0
 8006ee4:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8006ee8:	6060      	str	r0, [r4, #4]
 8006eea:	dd08      	ble.n	8006efe <_svfprintf_r+0x103e>
 8006eec:	4659      	mov	r1, fp
 8006eee:	4648      	mov	r0, r9
 8006ef0:	aa26      	add	r2, sp, #152	; 0x98
 8006ef2:	f003 fcdd 	bl	800a8b0 <__ssprint_r>
 8006ef6:	2800      	cmp	r0, #0
 8006ef8:	f040 815a 	bne.w	80071b0 <_svfprintf_r+0x12f0>
 8006efc:	a929      	add	r1, sp, #164	; 0xa4
 8006efe:	460c      	mov	r4, r1
 8006f00:	3e10      	subs	r6, #16
 8006f02:	e75e      	b.n	8006dc2 <_svfprintf_r+0xf02>
 8006f04:	460c      	mov	r4, r1
 8006f06:	e777      	b.n	8006df8 <_svfprintf_r+0xf38>
 8006f08:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006f0a:	2b00      	cmp	r3, #0
 8006f0c:	d052      	beq.n	8006fb4 <_svfprintf_r+0x10f4>
 8006f0e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006f10:	3b01      	subs	r3, #1
 8006f12:	930c      	str	r3, [sp, #48]	; 0x30
 8006f14:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8006f16:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8006f18:	6023      	str	r3, [r4, #0]
 8006f1a:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8006f1c:	6063      	str	r3, [r4, #4]
 8006f1e:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8006f20:	4413      	add	r3, r2
 8006f22:	9328      	str	r3, [sp, #160]	; 0xa0
 8006f24:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8006f26:	3301      	adds	r3, #1
 8006f28:	2b07      	cmp	r3, #7
 8006f2a:	9327      	str	r3, [sp, #156]	; 0x9c
 8006f2c:	dc49      	bgt.n	8006fc2 <_svfprintf_r+0x1102>
 8006f2e:	3408      	adds	r4, #8
 8006f30:	e9dd 3207 	ldrd	r3, r2, [sp, #28]
 8006f34:	eb03 0802 	add.w	r8, r3, r2
 8006f38:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006f3a:	eba8 0805 	sub.w	r8, r8, r5
 8006f3e:	781b      	ldrb	r3, [r3, #0]
 8006f40:	4598      	cmp	r8, r3
 8006f42:	bfa8      	it	ge
 8006f44:	4698      	movge	r8, r3
 8006f46:	f1b8 0f00 	cmp.w	r8, #0
 8006f4a:	dd0a      	ble.n	8006f62 <_svfprintf_r+0x10a2>
 8006f4c:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8006f4e:	e9c4 5800 	strd	r5, r8, [r4]
 8006f52:	4443      	add	r3, r8
 8006f54:	9328      	str	r3, [sp, #160]	; 0xa0
 8006f56:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8006f58:	3301      	adds	r3, #1
 8006f5a:	2b07      	cmp	r3, #7
 8006f5c:	9327      	str	r3, [sp, #156]	; 0x9c
 8006f5e:	dc3a      	bgt.n	8006fd6 <_svfprintf_r+0x1116>
 8006f60:	3408      	adds	r4, #8
 8006f62:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006f64:	f1b8 0f00 	cmp.w	r8, #0
 8006f68:	781b      	ldrb	r3, [r3, #0]
 8006f6a:	bfb4      	ite	lt
 8006f6c:	4698      	movlt	r8, r3
 8006f6e:	eba3 0808 	subge.w	r8, r3, r8
 8006f72:	f1b8 0f00 	cmp.w	r8, #0
 8006f76:	dd19      	ble.n	8006fac <_svfprintf_r+0x10ec>
 8006f78:	e9dd 2327 	ldrd	r2, r3, [sp, #156]	; 0x9c
 8006f7c:	f1b8 0f10 	cmp.w	r8, #16
 8006f80:	f102 0201 	add.w	r2, r2, #1
 8006f84:	f104 0108 	add.w	r1, r4, #8
 8006f88:	6026      	str	r6, [r4, #0]
 8006f8a:	dc2e      	bgt.n	8006fea <_svfprintf_r+0x112a>
 8006f8c:	4443      	add	r3, r8
 8006f8e:	2a07      	cmp	r2, #7
 8006f90:	e9cd 2327 	strd	r2, r3, [sp, #156]	; 0x9c
 8006f94:	f8c4 8004 	str.w	r8, [r4, #4]
 8006f98:	dd3b      	ble.n	8007012 <_svfprintf_r+0x1152>
 8006f9a:	4659      	mov	r1, fp
 8006f9c:	4648      	mov	r0, r9
 8006f9e:	aa26      	add	r2, sp, #152	; 0x98
 8006fa0:	f003 fc86 	bl	800a8b0 <__ssprint_r>
 8006fa4:	2800      	cmp	r0, #0
 8006fa6:	f040 8103 	bne.w	80071b0 <_svfprintf_r+0x12f0>
 8006faa:	ac29      	add	r4, sp, #164	; 0xa4
 8006fac:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006fae:	781b      	ldrb	r3, [r3, #0]
 8006fb0:	441d      	add	r5, r3
 8006fb2:	e727      	b.n	8006e04 <_svfprintf_r+0xf44>
 8006fb4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006fb6:	3b01      	subs	r3, #1
 8006fb8:	930e      	str	r3, [sp, #56]	; 0x38
 8006fba:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006fbc:	3b01      	subs	r3, #1
 8006fbe:	930d      	str	r3, [sp, #52]	; 0x34
 8006fc0:	e7a8      	b.n	8006f14 <_svfprintf_r+0x1054>
 8006fc2:	4659      	mov	r1, fp
 8006fc4:	4648      	mov	r0, r9
 8006fc6:	aa26      	add	r2, sp, #152	; 0x98
 8006fc8:	f003 fc72 	bl	800a8b0 <__ssprint_r>
 8006fcc:	2800      	cmp	r0, #0
 8006fce:	f040 80ef 	bne.w	80071b0 <_svfprintf_r+0x12f0>
 8006fd2:	ac29      	add	r4, sp, #164	; 0xa4
 8006fd4:	e7ac      	b.n	8006f30 <_svfprintf_r+0x1070>
 8006fd6:	4659      	mov	r1, fp
 8006fd8:	4648      	mov	r0, r9
 8006fda:	aa26      	add	r2, sp, #152	; 0x98
 8006fdc:	f003 fc68 	bl	800a8b0 <__ssprint_r>
 8006fe0:	2800      	cmp	r0, #0
 8006fe2:	f040 80e5 	bne.w	80071b0 <_svfprintf_r+0x12f0>
 8006fe6:	ac29      	add	r4, sp, #164	; 0xa4
 8006fe8:	e7bb      	b.n	8006f62 <_svfprintf_r+0x10a2>
 8006fea:	2010      	movs	r0, #16
 8006fec:	2a07      	cmp	r2, #7
 8006fee:	4403      	add	r3, r0
 8006ff0:	e9cd 2327 	strd	r2, r3, [sp, #156]	; 0x9c
 8006ff4:	6060      	str	r0, [r4, #4]
 8006ff6:	dd08      	ble.n	800700a <_svfprintf_r+0x114a>
 8006ff8:	4659      	mov	r1, fp
 8006ffa:	4648      	mov	r0, r9
 8006ffc:	aa26      	add	r2, sp, #152	; 0x98
 8006ffe:	f003 fc57 	bl	800a8b0 <__ssprint_r>
 8007002:	2800      	cmp	r0, #0
 8007004:	f040 80d4 	bne.w	80071b0 <_svfprintf_r+0x12f0>
 8007008:	a929      	add	r1, sp, #164	; 0xa4
 800700a:	460c      	mov	r4, r1
 800700c:	f1a8 0810 	sub.w	r8, r8, #16
 8007010:	e7b2      	b.n	8006f78 <_svfprintf_r+0x10b8>
 8007012:	460c      	mov	r4, r1
 8007014:	e7ca      	b.n	8006fac <_svfprintf_r+0x10ec>
 8007016:	4659      	mov	r1, fp
 8007018:	4648      	mov	r0, r9
 800701a:	aa26      	add	r2, sp, #152	; 0x98
 800701c:	f003 fc48 	bl	800a8b0 <__ssprint_r>
 8007020:	2800      	cmp	r0, #0
 8007022:	f040 80c5 	bne.w	80071b0 <_svfprintf_r+0x12f0>
 8007026:	ac29      	add	r4, sp, #164	; 0xa4
 8007028:	e70e      	b.n	8006e48 <_svfprintf_r+0xf88>
 800702a:	4659      	mov	r1, fp
 800702c:	4648      	mov	r0, r9
 800702e:	aa26      	add	r2, sp, #152	; 0x98
 8007030:	f003 fc3e 	bl	800a8b0 <__ssprint_r>
 8007034:	2800      	cmp	r0, #0
 8007036:	f040 80bb 	bne.w	80071b0 <_svfprintf_r+0x12f0>
 800703a:	ac29      	add	r4, sp, #164	; 0xa4
 800703c:	e71b      	b.n	8006e76 <_svfprintf_r+0xfb6>
 800703e:	bf00      	nop
 8007040:	0800bfcc 	.word	0x0800bfcc
 8007044:	9a08      	ldr	r2, [sp, #32]
 8007046:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8007048:	2a01      	cmp	r2, #1
 800704a:	9a07      	ldr	r2, [sp, #28]
 800704c:	f106 0601 	add.w	r6, r6, #1
 8007050:	6022      	str	r2, [r4, #0]
 8007052:	f04f 0201 	mov.w	r2, #1
 8007056:	f103 0301 	add.w	r3, r3, #1
 800705a:	e9cd 3627 	strd	r3, r6, [sp, #156]	; 0x9c
 800705e:	f104 0508 	add.w	r5, r4, #8
 8007062:	6062      	str	r2, [r4, #4]
 8007064:	dc02      	bgt.n	800706c <_svfprintf_r+0x11ac>
 8007066:	f01a 0f01 	tst.w	sl, #1
 800706a:	d07a      	beq.n	8007162 <_svfprintf_r+0x12a2>
 800706c:	2b07      	cmp	r3, #7
 800706e:	dd08      	ble.n	8007082 <_svfprintf_r+0x11c2>
 8007070:	4659      	mov	r1, fp
 8007072:	4648      	mov	r0, r9
 8007074:	aa26      	add	r2, sp, #152	; 0x98
 8007076:	f003 fc1b 	bl	800a8b0 <__ssprint_r>
 800707a:	2800      	cmp	r0, #0
 800707c:	f040 8098 	bne.w	80071b0 <_svfprintf_r+0x12f0>
 8007080:	ad29      	add	r5, sp, #164	; 0xa4
 8007082:	9b18      	ldr	r3, [sp, #96]	; 0x60
 8007084:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8007086:	602b      	str	r3, [r5, #0]
 8007088:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800708a:	606b      	str	r3, [r5, #4]
 800708c:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800708e:	4413      	add	r3, r2
 8007090:	9328      	str	r3, [sp, #160]	; 0xa0
 8007092:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8007094:	3301      	adds	r3, #1
 8007096:	2b07      	cmp	r3, #7
 8007098:	9327      	str	r3, [sp, #156]	; 0x9c
 800709a:	dc32      	bgt.n	8007102 <_svfprintf_r+0x1242>
 800709c:	3508      	adds	r5, #8
 800709e:	9b08      	ldr	r3, [sp, #32]
 80070a0:	2200      	movs	r2, #0
 80070a2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80070a6:	1e5c      	subs	r4, r3, #1
 80070a8:	2300      	movs	r3, #0
 80070aa:	f7f9 fc7d 	bl	80009a8 <__aeabi_dcmpeq>
 80070ae:	2800      	cmp	r0, #0
 80070b0:	d130      	bne.n	8007114 <_svfprintf_r+0x1254>
 80070b2:	9927      	ldr	r1, [sp, #156]	; 0x9c
 80070b4:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 80070b6:	9807      	ldr	r0, [sp, #28]
 80070b8:	9a08      	ldr	r2, [sp, #32]
 80070ba:	3101      	adds	r1, #1
 80070bc:	3b01      	subs	r3, #1
 80070be:	3001      	adds	r0, #1
 80070c0:	4413      	add	r3, r2
 80070c2:	2907      	cmp	r1, #7
 80070c4:	e9c5 0400 	strd	r0, r4, [r5]
 80070c8:	e9cd 1327 	strd	r1, r3, [sp, #156]	; 0x9c
 80070cc:	dd4c      	ble.n	8007168 <_svfprintf_r+0x12a8>
 80070ce:	4659      	mov	r1, fp
 80070d0:	4648      	mov	r0, r9
 80070d2:	aa26      	add	r2, sp, #152	; 0x98
 80070d4:	f003 fbec 	bl	800a8b0 <__ssprint_r>
 80070d8:	2800      	cmp	r0, #0
 80070da:	d169      	bne.n	80071b0 <_svfprintf_r+0x12f0>
 80070dc:	ad29      	add	r5, sp, #164	; 0xa4
 80070de:	ab22      	add	r3, sp, #136	; 0x88
 80070e0:	602b      	str	r3, [r5, #0]
 80070e2:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 80070e4:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 80070e6:	606b      	str	r3, [r5, #4]
 80070e8:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 80070ea:	4413      	add	r3, r2
 80070ec:	9328      	str	r3, [sp, #160]	; 0xa0
 80070ee:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 80070f0:	3301      	adds	r3, #1
 80070f2:	2b07      	cmp	r3, #7
 80070f4:	9327      	str	r3, [sp, #156]	; 0x9c
 80070f6:	f73f ad9d 	bgt.w	8006c34 <_svfprintf_r+0xd74>
 80070fa:	f105 0408 	add.w	r4, r5, #8
 80070fe:	f7ff baa6 	b.w	800664e <_svfprintf_r+0x78e>
 8007102:	4659      	mov	r1, fp
 8007104:	4648      	mov	r0, r9
 8007106:	aa26      	add	r2, sp, #152	; 0x98
 8007108:	f003 fbd2 	bl	800a8b0 <__ssprint_r>
 800710c:	2800      	cmp	r0, #0
 800710e:	d14f      	bne.n	80071b0 <_svfprintf_r+0x12f0>
 8007110:	ad29      	add	r5, sp, #164	; 0xa4
 8007112:	e7c4      	b.n	800709e <_svfprintf_r+0x11de>
 8007114:	2c00      	cmp	r4, #0
 8007116:	dde2      	ble.n	80070de <_svfprintf_r+0x121e>
 8007118:	f04f 0810 	mov.w	r8, #16
 800711c:	4e51      	ldr	r6, [pc, #324]	; (8007264 <_svfprintf_r+0x13a4>)
 800711e:	2c10      	cmp	r4, #16
 8007120:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 8007124:	f105 0108 	add.w	r1, r5, #8
 8007128:	f103 0301 	add.w	r3, r3, #1
 800712c:	602e      	str	r6, [r5, #0]
 800712e:	dc07      	bgt.n	8007140 <_svfprintf_r+0x1280>
 8007130:	606c      	str	r4, [r5, #4]
 8007132:	2b07      	cmp	r3, #7
 8007134:	4414      	add	r4, r2
 8007136:	e9cd 3427 	strd	r3, r4, [sp, #156]	; 0x9c
 800713a:	dcc8      	bgt.n	80070ce <_svfprintf_r+0x120e>
 800713c:	460d      	mov	r5, r1
 800713e:	e7ce      	b.n	80070de <_svfprintf_r+0x121e>
 8007140:	3210      	adds	r2, #16
 8007142:	2b07      	cmp	r3, #7
 8007144:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8007148:	f8c5 8004 	str.w	r8, [r5, #4]
 800714c:	dd06      	ble.n	800715c <_svfprintf_r+0x129c>
 800714e:	4659      	mov	r1, fp
 8007150:	4648      	mov	r0, r9
 8007152:	aa26      	add	r2, sp, #152	; 0x98
 8007154:	f003 fbac 	bl	800a8b0 <__ssprint_r>
 8007158:	bb50      	cbnz	r0, 80071b0 <_svfprintf_r+0x12f0>
 800715a:	a929      	add	r1, sp, #164	; 0xa4
 800715c:	460d      	mov	r5, r1
 800715e:	3c10      	subs	r4, #16
 8007160:	e7dd      	b.n	800711e <_svfprintf_r+0x125e>
 8007162:	2b07      	cmp	r3, #7
 8007164:	ddbb      	ble.n	80070de <_svfprintf_r+0x121e>
 8007166:	e7b2      	b.n	80070ce <_svfprintf_r+0x120e>
 8007168:	3508      	adds	r5, #8
 800716a:	e7b8      	b.n	80070de <_svfprintf_r+0x121e>
 800716c:	460c      	mov	r4, r1
 800716e:	f7ff ba6e 	b.w	800664e <_svfprintf_r+0x78e>
 8007172:	e9dd 3214 	ldrd	r3, r2, [sp, #80]	; 0x50
 8007176:	1a9d      	subs	r5, r3, r2
 8007178:	2d00      	cmp	r5, #0
 800717a:	f77f aa6c 	ble.w	8006656 <_svfprintf_r+0x796>
 800717e:	f04f 0810 	mov.w	r8, #16
 8007182:	4e39      	ldr	r6, [pc, #228]	; (8007268 <_svfprintf_r+0x13a8>)
 8007184:	2d10      	cmp	r5, #16
 8007186:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 800718a:	6026      	str	r6, [r4, #0]
 800718c:	f103 0301 	add.w	r3, r3, #1
 8007190:	dc17      	bgt.n	80071c2 <_svfprintf_r+0x1302>
 8007192:	6065      	str	r5, [r4, #4]
 8007194:	2b07      	cmp	r3, #7
 8007196:	4415      	add	r5, r2
 8007198:	e9cd 3527 	strd	r3, r5, [sp, #156]	; 0x9c
 800719c:	f77f aa5b 	ble.w	8006656 <_svfprintf_r+0x796>
 80071a0:	4659      	mov	r1, fp
 80071a2:	4648      	mov	r0, r9
 80071a4:	aa26      	add	r2, sp, #152	; 0x98
 80071a6:	f003 fb83 	bl	800a8b0 <__ssprint_r>
 80071aa:	2800      	cmp	r0, #0
 80071ac:	f43f aa53 	beq.w	8006656 <_svfprintf_r+0x796>
 80071b0:	2f00      	cmp	r7, #0
 80071b2:	f43f a87e 	beq.w	80062b2 <_svfprintf_r+0x3f2>
 80071b6:	4639      	mov	r1, r7
 80071b8:	4648      	mov	r0, r9
 80071ba:	f002 fb3d 	bl	8009838 <_free_r>
 80071be:	f7ff b878 	b.w	80062b2 <_svfprintf_r+0x3f2>
 80071c2:	3210      	adds	r2, #16
 80071c4:	2b07      	cmp	r3, #7
 80071c6:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 80071ca:	f8c4 8004 	str.w	r8, [r4, #4]
 80071ce:	dc02      	bgt.n	80071d6 <_svfprintf_r+0x1316>
 80071d0:	3408      	adds	r4, #8
 80071d2:	3d10      	subs	r5, #16
 80071d4:	e7d6      	b.n	8007184 <_svfprintf_r+0x12c4>
 80071d6:	4659      	mov	r1, fp
 80071d8:	4648      	mov	r0, r9
 80071da:	aa26      	add	r2, sp, #152	; 0x98
 80071dc:	f003 fb68 	bl	800a8b0 <__ssprint_r>
 80071e0:	2800      	cmp	r0, #0
 80071e2:	d1e5      	bne.n	80071b0 <_svfprintf_r+0x12f0>
 80071e4:	ac29      	add	r4, sp, #164	; 0xa4
 80071e6:	e7f4      	b.n	80071d2 <_svfprintf_r+0x1312>
 80071e8:	4639      	mov	r1, r7
 80071ea:	4648      	mov	r0, r9
 80071ec:	f002 fb24 	bl	8009838 <_free_r>
 80071f0:	f7ff ba48 	b.w	8006684 <_svfprintf_r+0x7c4>
 80071f4:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 80071f6:	2b00      	cmp	r3, #0
 80071f8:	f43f a85b 	beq.w	80062b2 <_svfprintf_r+0x3f2>
 80071fc:	4659      	mov	r1, fp
 80071fe:	4648      	mov	r0, r9
 8007200:	aa26      	add	r2, sp, #152	; 0x98
 8007202:	f003 fb55 	bl	800a8b0 <__ssprint_r>
 8007206:	f7ff b854 	b.w	80062b2 <_svfprintf_r+0x3f2>
 800720a:	ea56 0207 	orrs.w	r2, r6, r7
 800720e:	f8cd a030 	str.w	sl, [sp, #48]	; 0x30
 8007212:	f43f ab54 	beq.w	80068be <_svfprintf_r+0x9fe>
 8007216:	2b01      	cmp	r3, #1
 8007218:	f43f abea 	beq.w	80069f0 <_svfprintf_r+0xb30>
 800721c:	2b02      	cmp	r3, #2
 800721e:	ab52      	add	r3, sp, #328	; 0x148
 8007220:	9307      	str	r3, [sp, #28]
 8007222:	f43f ac3d 	beq.w	8006aa0 <_svfprintf_r+0xbe0>
 8007226:	9907      	ldr	r1, [sp, #28]
 8007228:	f006 0307 	and.w	r3, r6, #7
 800722c:	460a      	mov	r2, r1
 800722e:	3330      	adds	r3, #48	; 0x30
 8007230:	f802 3d01 	strb.w	r3, [r2, #-1]!
 8007234:	9207      	str	r2, [sp, #28]
 8007236:	08f2      	lsrs	r2, r6, #3
 8007238:	ea42 7247 	orr.w	r2, r2, r7, lsl #29
 800723c:	08f8      	lsrs	r0, r7, #3
 800723e:	4616      	mov	r6, r2
 8007240:	4607      	mov	r7, r0
 8007242:	ea56 0207 	orrs.w	r2, r6, r7
 8007246:	d1ee      	bne.n	8007226 <_svfprintf_r+0x1366>
 8007248:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800724a:	07d2      	lsls	r2, r2, #31
 800724c:	f57f ac16 	bpl.w	8006a7c <_svfprintf_r+0xbbc>
 8007250:	2b30      	cmp	r3, #48	; 0x30
 8007252:	f43f ac13 	beq.w	8006a7c <_svfprintf_r+0xbbc>
 8007256:	2330      	movs	r3, #48	; 0x30
 8007258:	9a07      	ldr	r2, [sp, #28]
 800725a:	f802 3c01 	strb.w	r3, [r2, #-1]
 800725e:	1e8b      	subs	r3, r1, #2
 8007260:	9307      	str	r3, [sp, #28]
 8007262:	e40b      	b.n	8006a7c <_svfprintf_r+0xbbc>
 8007264:	0800bfcc 	.word	0x0800bfcc
 8007268:	0800bfbc 	.word	0x0800bfbc

0800726c <sysconf>:
 800726c:	2808      	cmp	r0, #8
 800726e:	b508      	push	{r3, lr}
 8007270:	d006      	beq.n	8007280 <sysconf+0x14>
 8007272:	f7fe fb93 	bl	800599c <__errno>
 8007276:	2316      	movs	r3, #22
 8007278:	6003      	str	r3, [r0, #0]
 800727a:	f04f 30ff 	mov.w	r0, #4294967295
 800727e:	bd08      	pop	{r3, pc}
 8007280:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8007284:	e7fb      	b.n	800727e <sysconf+0x12>
	...

08007288 <_vfprintf_r>:
 8007288:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800728c:	b0d3      	sub	sp, #332	; 0x14c
 800728e:	468a      	mov	sl, r1
 8007290:	4691      	mov	r9, r2
 8007292:	461c      	mov	r4, r3
 8007294:	461e      	mov	r6, r3
 8007296:	4683      	mov	fp, r0
 8007298:	f002 fcf8 	bl	8009c8c <_localeconv_r>
 800729c:	6803      	ldr	r3, [r0, #0]
 800729e:	4618      	mov	r0, r3
 80072a0:	9318      	str	r3, [sp, #96]	; 0x60
 80072a2:	f7f8 ff55 	bl	8000150 <strlen>
 80072a6:	9012      	str	r0, [sp, #72]	; 0x48
 80072a8:	f1bb 0f00 	cmp.w	fp, #0
 80072ac:	d005      	beq.n	80072ba <_vfprintf_r+0x32>
 80072ae:	f8db 3038 	ldr.w	r3, [fp, #56]	; 0x38
 80072b2:	b913      	cbnz	r3, 80072ba <_vfprintf_r+0x32>
 80072b4:	4658      	mov	r0, fp
 80072b6:	f002 fa2f 	bl	8009718 <__sinit>
 80072ba:	f8da 3064 	ldr.w	r3, [sl, #100]	; 0x64
 80072be:	07da      	lsls	r2, r3, #31
 80072c0:	d407      	bmi.n	80072d2 <_vfprintf_r+0x4a>
 80072c2:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 80072c6:	059b      	lsls	r3, r3, #22
 80072c8:	d403      	bmi.n	80072d2 <_vfprintf_r+0x4a>
 80072ca:	f8da 0058 	ldr.w	r0, [sl, #88]	; 0x58
 80072ce:	f002 fce3 	bl	8009c98 <__retarget_lock_acquire_recursive>
 80072d2:	f9ba 300c 	ldrsh.w	r3, [sl, #12]
 80072d6:	049f      	lsls	r7, r3, #18
 80072d8:	d409      	bmi.n	80072ee <_vfprintf_r+0x66>
 80072da:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80072de:	f8aa 300c 	strh.w	r3, [sl, #12]
 80072e2:	f8da 3064 	ldr.w	r3, [sl, #100]	; 0x64
 80072e6:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80072ea:	f8ca 3064 	str.w	r3, [sl, #100]	; 0x64
 80072ee:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 80072f2:	071d      	lsls	r5, r3, #28
 80072f4:	d502      	bpl.n	80072fc <_vfprintf_r+0x74>
 80072f6:	f8da 3010 	ldr.w	r3, [sl, #16]
 80072fa:	b9c3      	cbnz	r3, 800732e <_vfprintf_r+0xa6>
 80072fc:	4651      	mov	r1, sl
 80072fe:	4658      	mov	r0, fp
 8007300:	f001 fa5c 	bl	80087bc <__swsetup_r>
 8007304:	b198      	cbz	r0, 800732e <_vfprintf_r+0xa6>
 8007306:	f8da 3064 	ldr.w	r3, [sl, #100]	; 0x64
 800730a:	07dc      	lsls	r4, r3, #31
 800730c:	d506      	bpl.n	800731c <_vfprintf_r+0x94>
 800730e:	f04f 33ff 	mov.w	r3, #4294967295
 8007312:	9313      	str	r3, [sp, #76]	; 0x4c
 8007314:	9813      	ldr	r0, [sp, #76]	; 0x4c
 8007316:	b053      	add	sp, #332	; 0x14c
 8007318:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800731c:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 8007320:	0598      	lsls	r0, r3, #22
 8007322:	d4f4      	bmi.n	800730e <_vfprintf_r+0x86>
 8007324:	f8da 0058 	ldr.w	r0, [sl, #88]	; 0x58
 8007328:	f002 fcb7 	bl	8009c9a <__retarget_lock_release_recursive>
 800732c:	e7ef      	b.n	800730e <_vfprintf_r+0x86>
 800732e:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 8007332:	f003 021a 	and.w	r2, r3, #26
 8007336:	2a0a      	cmp	r2, #10
 8007338:	d115      	bne.n	8007366 <_vfprintf_r+0xde>
 800733a:	f9ba 200e 	ldrsh.w	r2, [sl, #14]
 800733e:	2a00      	cmp	r2, #0
 8007340:	db11      	blt.n	8007366 <_vfprintf_r+0xde>
 8007342:	f8da 2064 	ldr.w	r2, [sl, #100]	; 0x64
 8007346:	07d1      	lsls	r1, r2, #31
 8007348:	d405      	bmi.n	8007356 <_vfprintf_r+0xce>
 800734a:	059a      	lsls	r2, r3, #22
 800734c:	d403      	bmi.n	8007356 <_vfprintf_r+0xce>
 800734e:	f8da 0058 	ldr.w	r0, [sl, #88]	; 0x58
 8007352:	f002 fca2 	bl	8009c9a <__retarget_lock_release_recursive>
 8007356:	4623      	mov	r3, r4
 8007358:	464a      	mov	r2, r9
 800735a:	4651      	mov	r1, sl
 800735c:	4658      	mov	r0, fp
 800735e:	f001 f9b3 	bl	80086c8 <__sbprintf>
 8007362:	9013      	str	r0, [sp, #76]	; 0x4c
 8007364:	e7d6      	b.n	8007314 <_vfprintf_r+0x8c>
 8007366:	2500      	movs	r5, #0
 8007368:	2200      	movs	r2, #0
 800736a:	2300      	movs	r3, #0
 800736c:	e9cd 5527 	strd	r5, r5, [sp, #156]	; 0x9c
 8007370:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 8007374:	e9cd 551a 	strd	r5, r5, [sp, #104]	; 0x68
 8007378:	ac29      	add	r4, sp, #164	; 0xa4
 800737a:	9426      	str	r4, [sp, #152]	; 0x98
 800737c:	9508      	str	r5, [sp, #32]
 800737e:	950e      	str	r5, [sp, #56]	; 0x38
 8007380:	9516      	str	r5, [sp, #88]	; 0x58
 8007382:	9519      	str	r5, [sp, #100]	; 0x64
 8007384:	9513      	str	r5, [sp, #76]	; 0x4c
 8007386:	464b      	mov	r3, r9
 8007388:	461d      	mov	r5, r3
 800738a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800738e:	b10a      	cbz	r2, 8007394 <_vfprintf_r+0x10c>
 8007390:	2a25      	cmp	r2, #37	; 0x25
 8007392:	d1f9      	bne.n	8007388 <_vfprintf_r+0x100>
 8007394:	ebb5 0709 	subs.w	r7, r5, r9
 8007398:	d00d      	beq.n	80073b6 <_vfprintf_r+0x12e>
 800739a:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800739c:	e9c4 9700 	strd	r9, r7, [r4]
 80073a0:	443b      	add	r3, r7
 80073a2:	9328      	str	r3, [sp, #160]	; 0xa0
 80073a4:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 80073a6:	3301      	adds	r3, #1
 80073a8:	2b07      	cmp	r3, #7
 80073aa:	9327      	str	r3, [sp, #156]	; 0x9c
 80073ac:	dc7a      	bgt.n	80074a4 <_vfprintf_r+0x21c>
 80073ae:	3408      	adds	r4, #8
 80073b0:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80073b2:	443b      	add	r3, r7
 80073b4:	9313      	str	r3, [sp, #76]	; 0x4c
 80073b6:	782b      	ldrb	r3, [r5, #0]
 80073b8:	2b00      	cmp	r3, #0
 80073ba:	f001 813d 	beq.w	8008638 <_vfprintf_r+0x13b0>
 80073be:	2300      	movs	r3, #0
 80073c0:	f04f 32ff 	mov.w	r2, #4294967295
 80073c4:	4698      	mov	r8, r3
 80073c6:	270a      	movs	r7, #10
 80073c8:	212b      	movs	r1, #43	; 0x2b
 80073ca:	3501      	adds	r5, #1
 80073cc:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 80073d0:	9207      	str	r2, [sp, #28]
 80073d2:	9314      	str	r3, [sp, #80]	; 0x50
 80073d4:	462a      	mov	r2, r5
 80073d6:	f812 3b01 	ldrb.w	r3, [r2], #1
 80073da:	930b      	str	r3, [sp, #44]	; 0x2c
 80073dc:	4613      	mov	r3, r2
 80073de:	930f      	str	r3, [sp, #60]	; 0x3c
 80073e0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80073e2:	3b20      	subs	r3, #32
 80073e4:	2b5a      	cmp	r3, #90	; 0x5a
 80073e6:	f200 85a6 	bhi.w	8007f36 <_vfprintf_r+0xcae>
 80073ea:	e8df f013 	tbh	[pc, r3, lsl #1]
 80073ee:	007e      	.short	0x007e
 80073f0:	05a405a4 	.word	0x05a405a4
 80073f4:	05a40086 	.word	0x05a40086
 80073f8:	05a405a4 	.word	0x05a405a4
 80073fc:	05a40065 	.word	0x05a40065
 8007400:	008905a4 	.word	0x008905a4
 8007404:	05a40093 	.word	0x05a40093
 8007408:	00960090 	.word	0x00960090
 800740c:	00b205a4 	.word	0x00b205a4
 8007410:	00b500b5 	.word	0x00b500b5
 8007414:	00b500b5 	.word	0x00b500b5
 8007418:	00b500b5 	.word	0x00b500b5
 800741c:	00b500b5 	.word	0x00b500b5
 8007420:	05a400b5 	.word	0x05a400b5
 8007424:	05a405a4 	.word	0x05a405a4
 8007428:	05a405a4 	.word	0x05a405a4
 800742c:	05a405a4 	.word	0x05a405a4
 8007430:	05a4011f 	.word	0x05a4011f
 8007434:	00f500e2 	.word	0x00f500e2
 8007438:	011f011f 	.word	0x011f011f
 800743c:	05a4011f 	.word	0x05a4011f
 8007440:	05a405a4 	.word	0x05a405a4
 8007444:	00c505a4 	.word	0x00c505a4
 8007448:	05a405a4 	.word	0x05a405a4
 800744c:	05a40484 	.word	0x05a40484
 8007450:	05a405a4 	.word	0x05a405a4
 8007454:	05a404cb 	.word	0x05a404cb
 8007458:	05a404ec 	.word	0x05a404ec
 800745c:	050b05a4 	.word	0x050b05a4
 8007460:	05a405a4 	.word	0x05a405a4
 8007464:	05a405a4 	.word	0x05a405a4
 8007468:	05a405a4 	.word	0x05a405a4
 800746c:	05a405a4 	.word	0x05a405a4
 8007470:	05a4011f 	.word	0x05a4011f
 8007474:	00f700e2 	.word	0x00f700e2
 8007478:	011f011f 	.word	0x011f011f
 800747c:	00c8011f 	.word	0x00c8011f
 8007480:	00dc00f7 	.word	0x00dc00f7
 8007484:	00d505a4 	.word	0x00d505a4
 8007488:	046105a4 	.word	0x046105a4
 800748c:	04ba0486 	.word	0x04ba0486
 8007490:	05a400dc 	.word	0x05a400dc
 8007494:	007c04cb 	.word	0x007c04cb
 8007498:	05a404ee 	.word	0x05a404ee
 800749c:	052805a4 	.word	0x052805a4
 80074a0:	007c05a4 	.word	0x007c05a4
 80074a4:	4651      	mov	r1, sl
 80074a6:	4658      	mov	r0, fp
 80074a8:	aa26      	add	r2, sp, #152	; 0x98
 80074aa:	f003 fa7c 	bl	800a9a6 <__sprint_r>
 80074ae:	2800      	cmp	r0, #0
 80074b0:	f040 8127 	bne.w	8007702 <_vfprintf_r+0x47a>
 80074b4:	ac29      	add	r4, sp, #164	; 0xa4
 80074b6:	e77b      	b.n	80073b0 <_vfprintf_r+0x128>
 80074b8:	4658      	mov	r0, fp
 80074ba:	f002 fbe7 	bl	8009c8c <_localeconv_r>
 80074be:	6843      	ldr	r3, [r0, #4]
 80074c0:	4618      	mov	r0, r3
 80074c2:	9319      	str	r3, [sp, #100]	; 0x64
 80074c4:	f7f8 fe44 	bl	8000150 <strlen>
 80074c8:	9016      	str	r0, [sp, #88]	; 0x58
 80074ca:	4658      	mov	r0, fp
 80074cc:	f002 fbde 	bl	8009c8c <_localeconv_r>
 80074d0:	6883      	ldr	r3, [r0, #8]
 80074d2:	212b      	movs	r1, #43	; 0x2b
 80074d4:	930e      	str	r3, [sp, #56]	; 0x38
 80074d6:	9b16      	ldr	r3, [sp, #88]	; 0x58
 80074d8:	b12b      	cbz	r3, 80074e6 <_vfprintf_r+0x25e>
 80074da:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80074dc:	b11b      	cbz	r3, 80074e6 <_vfprintf_r+0x25e>
 80074de:	781b      	ldrb	r3, [r3, #0]
 80074e0:	b10b      	cbz	r3, 80074e6 <_vfprintf_r+0x25e>
 80074e2:	f448 6880 	orr.w	r8, r8, #1024	; 0x400
 80074e6:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 80074e8:	e774      	b.n	80073d4 <_vfprintf_r+0x14c>
 80074ea:	f89d 307b 	ldrb.w	r3, [sp, #123]	; 0x7b
 80074ee:	2b00      	cmp	r3, #0
 80074f0:	d1f9      	bne.n	80074e6 <_vfprintf_r+0x25e>
 80074f2:	2320      	movs	r3, #32
 80074f4:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 80074f8:	e7f5      	b.n	80074e6 <_vfprintf_r+0x25e>
 80074fa:	f048 0801 	orr.w	r8, r8, #1
 80074fe:	e7f2      	b.n	80074e6 <_vfprintf_r+0x25e>
 8007500:	f856 3b04 	ldr.w	r3, [r6], #4
 8007504:	2b00      	cmp	r3, #0
 8007506:	9314      	str	r3, [sp, #80]	; 0x50
 8007508:	daed      	bge.n	80074e6 <_vfprintf_r+0x25e>
 800750a:	425b      	negs	r3, r3
 800750c:	9314      	str	r3, [sp, #80]	; 0x50
 800750e:	f048 0804 	orr.w	r8, r8, #4
 8007512:	e7e8      	b.n	80074e6 <_vfprintf_r+0x25e>
 8007514:	f88d 107b 	strb.w	r1, [sp, #123]	; 0x7b
 8007518:	e7e5      	b.n	80074e6 <_vfprintf_r+0x25e>
 800751a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800751c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007520:	2a2a      	cmp	r2, #42	; 0x2a
 8007522:	920b      	str	r2, [sp, #44]	; 0x2c
 8007524:	d112      	bne.n	800754c <_vfprintf_r+0x2c4>
 8007526:	f856 0b04 	ldr.w	r0, [r6], #4
 800752a:	930f      	str	r3, [sp, #60]	; 0x3c
 800752c:	ea40 72e0 	orr.w	r2, r0, r0, asr #31
 8007530:	9207      	str	r2, [sp, #28]
 8007532:	e7d8      	b.n	80074e6 <_vfprintf_r+0x25e>
 8007534:	9807      	ldr	r0, [sp, #28]
 8007536:	fb07 2200 	mla	r2, r7, r0, r2
 800753a:	9207      	str	r2, [sp, #28]
 800753c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007540:	920b      	str	r2, [sp, #44]	; 0x2c
 8007542:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8007544:	3a30      	subs	r2, #48	; 0x30
 8007546:	2a09      	cmp	r2, #9
 8007548:	d9f4      	bls.n	8007534 <_vfprintf_r+0x2ac>
 800754a:	e748      	b.n	80073de <_vfprintf_r+0x156>
 800754c:	2200      	movs	r2, #0
 800754e:	9207      	str	r2, [sp, #28]
 8007550:	e7f7      	b.n	8007542 <_vfprintf_r+0x2ba>
 8007552:	f048 0880 	orr.w	r8, r8, #128	; 0x80
 8007556:	e7c6      	b.n	80074e6 <_vfprintf_r+0x25e>
 8007558:	2200      	movs	r2, #0
 800755a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800755c:	9214      	str	r2, [sp, #80]	; 0x50
 800755e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8007560:	9814      	ldr	r0, [sp, #80]	; 0x50
 8007562:	3a30      	subs	r2, #48	; 0x30
 8007564:	fb07 2200 	mla	r2, r7, r0, r2
 8007568:	9214      	str	r2, [sp, #80]	; 0x50
 800756a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800756e:	920b      	str	r2, [sp, #44]	; 0x2c
 8007570:	3a30      	subs	r2, #48	; 0x30
 8007572:	2a09      	cmp	r2, #9
 8007574:	d9f3      	bls.n	800755e <_vfprintf_r+0x2d6>
 8007576:	e732      	b.n	80073de <_vfprintf_r+0x156>
 8007578:	f048 0808 	orr.w	r8, r8, #8
 800757c:	e7b3      	b.n	80074e6 <_vfprintf_r+0x25e>
 800757e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007580:	781b      	ldrb	r3, [r3, #0]
 8007582:	2b68      	cmp	r3, #104	; 0x68
 8007584:	bf01      	itttt	eq
 8007586:	9b0f      	ldreq	r3, [sp, #60]	; 0x3c
 8007588:	f448 7800 	orreq.w	r8, r8, #512	; 0x200
 800758c:	3301      	addeq	r3, #1
 800758e:	930f      	streq	r3, [sp, #60]	; 0x3c
 8007590:	bf18      	it	ne
 8007592:	f048 0840 	orrne.w	r8, r8, #64	; 0x40
 8007596:	e7a6      	b.n	80074e6 <_vfprintf_r+0x25e>
 8007598:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800759a:	781b      	ldrb	r3, [r3, #0]
 800759c:	2b6c      	cmp	r3, #108	; 0x6c
 800759e:	d105      	bne.n	80075ac <_vfprintf_r+0x324>
 80075a0:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80075a2:	3301      	adds	r3, #1
 80075a4:	930f      	str	r3, [sp, #60]	; 0x3c
 80075a6:	f048 0820 	orr.w	r8, r8, #32
 80075aa:	e79c      	b.n	80074e6 <_vfprintf_r+0x25e>
 80075ac:	f048 0810 	orr.w	r8, r8, #16
 80075b0:	e799      	b.n	80074e6 <_vfprintf_r+0x25e>
 80075b2:	4632      	mov	r2, r6
 80075b4:	2000      	movs	r0, #0
 80075b6:	f852 3b04 	ldr.w	r3, [r2], #4
 80075ba:	f88d 007b 	strb.w	r0, [sp, #123]	; 0x7b
 80075be:	920a      	str	r2, [sp, #40]	; 0x28
 80075c0:	f88d 30e4 	strb.w	r3, [sp, #228]	; 0xe4
 80075c4:	2301      	movs	r3, #1
 80075c6:	4607      	mov	r7, r0
 80075c8:	4606      	mov	r6, r0
 80075ca:	4605      	mov	r5, r0
 80075cc:	e9cd 000c 	strd	r0, r0, [sp, #48]	; 0x30
 80075d0:	9307      	str	r3, [sp, #28]
 80075d2:	f10d 09e4 	add.w	r9, sp, #228	; 0xe4
 80075d6:	e1b4      	b.n	8007942 <_vfprintf_r+0x6ba>
 80075d8:	f048 0810 	orr.w	r8, r8, #16
 80075dc:	f018 0f20 	tst.w	r8, #32
 80075e0:	d011      	beq.n	8007606 <_vfprintf_r+0x37e>
 80075e2:	3607      	adds	r6, #7
 80075e4:	f026 0307 	bic.w	r3, r6, #7
 80075e8:	e8f3 6702 	ldrd	r6, r7, [r3], #8
 80075ec:	930a      	str	r3, [sp, #40]	; 0x28
 80075ee:	2e00      	cmp	r6, #0
 80075f0:	f177 0300 	sbcs.w	r3, r7, #0
 80075f4:	da05      	bge.n	8007602 <_vfprintf_r+0x37a>
 80075f6:	232d      	movs	r3, #45	; 0x2d
 80075f8:	4276      	negs	r6, r6
 80075fa:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
 80075fe:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 8007602:	2301      	movs	r3, #1
 8007604:	e388      	b.n	8007d18 <_vfprintf_r+0xa90>
 8007606:	1d33      	adds	r3, r6, #4
 8007608:	f018 0f10 	tst.w	r8, #16
 800760c:	930a      	str	r3, [sp, #40]	; 0x28
 800760e:	d002      	beq.n	8007616 <_vfprintf_r+0x38e>
 8007610:	6836      	ldr	r6, [r6, #0]
 8007612:	17f7      	asrs	r7, r6, #31
 8007614:	e7eb      	b.n	80075ee <_vfprintf_r+0x366>
 8007616:	f018 0f40 	tst.w	r8, #64	; 0x40
 800761a:	6836      	ldr	r6, [r6, #0]
 800761c:	d001      	beq.n	8007622 <_vfprintf_r+0x39a>
 800761e:	b236      	sxth	r6, r6
 8007620:	e7f7      	b.n	8007612 <_vfprintf_r+0x38a>
 8007622:	f418 7f00 	tst.w	r8, #512	; 0x200
 8007626:	bf18      	it	ne
 8007628:	b276      	sxtbne	r6, r6
 800762a:	e7f2      	b.n	8007612 <_vfprintf_r+0x38a>
 800762c:	3607      	adds	r6, #7
 800762e:	f026 0307 	bic.w	r3, r6, #7
 8007632:	4619      	mov	r1, r3
 8007634:	e8f1 2302 	ldrd	r2, r3, [r1], #8
 8007638:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 800763c:	e9dd 6310 	ldrd	r6, r3, [sp, #64]	; 0x40
 8007640:	f023 4500 	bic.w	r5, r3, #2147483648	; 0x80000000
 8007644:	910a      	str	r1, [sp, #40]	; 0x28
 8007646:	f04f 32ff 	mov.w	r2, #4294967295
 800764a:	4630      	mov	r0, r6
 800764c:	4629      	mov	r1, r5
 800764e:	4b3c      	ldr	r3, [pc, #240]	; (8007740 <_vfprintf_r+0x4b8>)
 8007650:	f7f9 f9dc 	bl	8000a0c <__aeabi_dcmpun>
 8007654:	bb00      	cbnz	r0, 8007698 <_vfprintf_r+0x410>
 8007656:	f04f 32ff 	mov.w	r2, #4294967295
 800765a:	4630      	mov	r0, r6
 800765c:	4629      	mov	r1, r5
 800765e:	4b38      	ldr	r3, [pc, #224]	; (8007740 <_vfprintf_r+0x4b8>)
 8007660:	f7f9 f9b6 	bl	80009d0 <__aeabi_dcmple>
 8007664:	b9c0      	cbnz	r0, 8007698 <_vfprintf_r+0x410>
 8007666:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800766a:	2200      	movs	r2, #0
 800766c:	2300      	movs	r3, #0
 800766e:	f7f9 f9a5 	bl	80009bc <__aeabi_dcmplt>
 8007672:	b110      	cbz	r0, 800767a <_vfprintf_r+0x3f2>
 8007674:	232d      	movs	r3, #45	; 0x2d
 8007676:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 800767a:	4a32      	ldr	r2, [pc, #200]	; (8007744 <_vfprintf_r+0x4bc>)
 800767c:	4832      	ldr	r0, [pc, #200]	; (8007748 <_vfprintf_r+0x4c0>)
 800767e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007680:	2700      	movs	r7, #0
 8007682:	2b47      	cmp	r3, #71	; 0x47
 8007684:	bfd4      	ite	le
 8007686:	4691      	movle	r9, r2
 8007688:	4681      	movgt	r9, r0
 800768a:	2303      	movs	r3, #3
 800768c:	f028 0880 	bic.w	r8, r8, #128	; 0x80
 8007690:	9307      	str	r3, [sp, #28]
 8007692:	463e      	mov	r6, r7
 8007694:	f001 b80e 	b.w	80086b4 <_vfprintf_r+0x142c>
 8007698:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800769c:	4610      	mov	r0, r2
 800769e:	4619      	mov	r1, r3
 80076a0:	f7f9 f9b4 	bl	8000a0c <__aeabi_dcmpun>
 80076a4:	4607      	mov	r7, r0
 80076a6:	b148      	cbz	r0, 80076bc <_vfprintf_r+0x434>
 80076a8:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80076aa:	4a28      	ldr	r2, [pc, #160]	; (800774c <_vfprintf_r+0x4c4>)
 80076ac:	2b00      	cmp	r3, #0
 80076ae:	bfb8      	it	lt
 80076b0:	232d      	movlt	r3, #45	; 0x2d
 80076b2:	4827      	ldr	r0, [pc, #156]	; (8007750 <_vfprintf_r+0x4c8>)
 80076b4:	bfb8      	it	lt
 80076b6:	f88d 307b 	strblt.w	r3, [sp, #123]	; 0x7b
 80076ba:	e7e0      	b.n	800767e <_vfprintf_r+0x3f6>
 80076bc:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80076be:	f023 0320 	bic.w	r3, r3, #32
 80076c2:	2b41      	cmp	r3, #65	; 0x41
 80076c4:	930c      	str	r3, [sp, #48]	; 0x30
 80076c6:	d12e      	bne.n	8007726 <_vfprintf_r+0x49e>
 80076c8:	2330      	movs	r3, #48	; 0x30
 80076ca:	f88d 307c 	strb.w	r3, [sp, #124]	; 0x7c
 80076ce:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80076d0:	f048 0802 	orr.w	r8, r8, #2
 80076d4:	2b61      	cmp	r3, #97	; 0x61
 80076d6:	bf0c      	ite	eq
 80076d8:	2378      	moveq	r3, #120	; 0x78
 80076da:	2358      	movne	r3, #88	; 0x58
 80076dc:	f88d 307d 	strb.w	r3, [sp, #125]	; 0x7d
 80076e0:	9b07      	ldr	r3, [sp, #28]
 80076e2:	2b63      	cmp	r3, #99	; 0x63
 80076e4:	dd36      	ble.n	8007754 <_vfprintf_r+0x4cc>
 80076e6:	4658      	mov	r0, fp
 80076e8:	1c59      	adds	r1, r3, #1
 80076ea:	f7fe f981 	bl	80059f0 <_malloc_r>
 80076ee:	4681      	mov	r9, r0
 80076f0:	2800      	cmp	r0, #0
 80076f2:	f040 8201 	bne.w	8007af8 <_vfprintf_r+0x870>
 80076f6:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 80076fa:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80076fe:	f8aa 300c 	strh.w	r3, [sl, #12]
 8007702:	f8da 3064 	ldr.w	r3, [sl, #100]	; 0x64
 8007706:	07d9      	lsls	r1, r3, #31
 8007708:	d407      	bmi.n	800771a <_vfprintf_r+0x492>
 800770a:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 800770e:	059a      	lsls	r2, r3, #22
 8007710:	d403      	bmi.n	800771a <_vfprintf_r+0x492>
 8007712:	f8da 0058 	ldr.w	r0, [sl, #88]	; 0x58
 8007716:	f002 fac0 	bl	8009c9a <__retarget_lock_release_recursive>
 800771a:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 800771e:	065b      	lsls	r3, r3, #25
 8007720:	f57f adf8 	bpl.w	8007314 <_vfprintf_r+0x8c>
 8007724:	e5f3      	b.n	800730e <_vfprintf_r+0x86>
 8007726:	9b07      	ldr	r3, [sp, #28]
 8007728:	3301      	adds	r3, #1
 800772a:	f000 81e7 	beq.w	8007afc <_vfprintf_r+0x874>
 800772e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007730:	2b47      	cmp	r3, #71	; 0x47
 8007732:	d111      	bne.n	8007758 <_vfprintf_r+0x4d0>
 8007734:	9b07      	ldr	r3, [sp, #28]
 8007736:	b97b      	cbnz	r3, 8007758 <_vfprintf_r+0x4d0>
 8007738:	461f      	mov	r7, r3
 800773a:	2301      	movs	r3, #1
 800773c:	9307      	str	r3, [sp, #28]
 800773e:	e00b      	b.n	8007758 <_vfprintf_r+0x4d0>
 8007740:	7fefffff 	.word	0x7fefffff
 8007744:	0800bf88 	.word	0x0800bf88
 8007748:	0800bf8c 	.word	0x0800bf8c
 800774c:	0800bf90 	.word	0x0800bf90
 8007750:	0800bf94 	.word	0x0800bf94
 8007754:	f10d 09e4 	add.w	r9, sp, #228	; 0xe4
 8007758:	f448 7380 	orr.w	r3, r8, #256	; 0x100
 800775c:	9315      	str	r3, [sp, #84]	; 0x54
 800775e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8007760:	1e1d      	subs	r5, r3, #0
 8007762:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8007764:	9308      	str	r3, [sp, #32]
 8007766:	bfb7      	itett	lt
 8007768:	462b      	movlt	r3, r5
 800776a:	2300      	movge	r3, #0
 800776c:	f103 4500 	addlt.w	r5, r3, #2147483648	; 0x80000000
 8007770:	232d      	movlt	r3, #45	; 0x2d
 8007772:	931c      	str	r3, [sp, #112]	; 0x70
 8007774:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007776:	2b41      	cmp	r3, #65	; 0x41
 8007778:	f040 81d8 	bne.w	8007b2c <_vfprintf_r+0x8a4>
 800777c:	aa20      	add	r2, sp, #128	; 0x80
 800777e:	4629      	mov	r1, r5
 8007780:	9808      	ldr	r0, [sp, #32]
 8007782:	f003 f80b 	bl	800a79c <frexp>
 8007786:	2200      	movs	r2, #0
 8007788:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 800778c:	f7f8 fea4 	bl	80004d8 <__aeabi_dmul>
 8007790:	4602      	mov	r2, r0
 8007792:	460b      	mov	r3, r1
 8007794:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8007798:	2200      	movs	r2, #0
 800779a:	2300      	movs	r3, #0
 800779c:	f7f9 f904 	bl	80009a8 <__aeabi_dcmpeq>
 80077a0:	b108      	cbz	r0, 80077a6 <_vfprintf_r+0x51e>
 80077a2:	2301      	movs	r3, #1
 80077a4:	9320      	str	r3, [sp, #128]	; 0x80
 80077a6:	4bb2      	ldr	r3, [pc, #712]	; (8007a70 <_vfprintf_r+0x7e8>)
 80077a8:	4eb2      	ldr	r6, [pc, #712]	; (8007a74 <_vfprintf_r+0x7ec>)
 80077aa:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80077ac:	464d      	mov	r5, r9
 80077ae:	2a61      	cmp	r2, #97	; 0x61
 80077b0:	bf18      	it	ne
 80077b2:	461e      	movne	r6, r3
 80077b4:	9b07      	ldr	r3, [sp, #28]
 80077b6:	9617      	str	r6, [sp, #92]	; 0x5c
 80077b8:	1e5e      	subs	r6, r3, #1
 80077ba:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 80077be:	2200      	movs	r2, #0
 80077c0:	4bad      	ldr	r3, [pc, #692]	; (8007a78 <_vfprintf_r+0x7f0>)
 80077c2:	f7f8 fe89 	bl	80004d8 <__aeabi_dmul>
 80077c6:	4602      	mov	r2, r0
 80077c8:	460b      	mov	r3, r1
 80077ca:	e9cd 2308 	strd	r2, r3, [sp, #32]
 80077ce:	f7f9 f933 	bl	8000a38 <__aeabi_d2iz>
 80077d2:	901d      	str	r0, [sp, #116]	; 0x74
 80077d4:	f7f8 fe16 	bl	8000404 <__aeabi_i2d>
 80077d8:	4602      	mov	r2, r0
 80077da:	460b      	mov	r3, r1
 80077dc:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 80077e0:	f7f8 fcc2 	bl	8000168 <__aeabi_dsub>
 80077e4:	4602      	mov	r2, r0
 80077e6:	460b      	mov	r3, r1
 80077e8:	e9cd 2308 	strd	r2, r3, [sp, #32]
 80077ec:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80077ee:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 80077f0:	960d      	str	r6, [sp, #52]	; 0x34
 80077f2:	5c9b      	ldrb	r3, [r3, r2]
 80077f4:	f805 3b01 	strb.w	r3, [r5], #1
 80077f8:	1c73      	adds	r3, r6, #1
 80077fa:	d006      	beq.n	800780a <_vfprintf_r+0x582>
 80077fc:	2200      	movs	r2, #0
 80077fe:	2300      	movs	r3, #0
 8007800:	3e01      	subs	r6, #1
 8007802:	f7f9 f8d1 	bl	80009a8 <__aeabi_dcmpeq>
 8007806:	2800      	cmp	r0, #0
 8007808:	d0d7      	beq.n	80077ba <_vfprintf_r+0x532>
 800780a:	2200      	movs	r2, #0
 800780c:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8007810:	4b9a      	ldr	r3, [pc, #616]	; (8007a7c <_vfprintf_r+0x7f4>)
 8007812:	f7f9 f8f1 	bl	80009f8 <__aeabi_dcmpgt>
 8007816:	b960      	cbnz	r0, 8007832 <_vfprintf_r+0x5aa>
 8007818:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800781c:	2200      	movs	r2, #0
 800781e:	4b97      	ldr	r3, [pc, #604]	; (8007a7c <_vfprintf_r+0x7f4>)
 8007820:	f7f9 f8c2 	bl	80009a8 <__aeabi_dcmpeq>
 8007824:	2800      	cmp	r0, #0
 8007826:	f000 817c 	beq.w	8007b22 <_vfprintf_r+0x89a>
 800782a:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800782c:	07da      	lsls	r2, r3, #31
 800782e:	f140 8178 	bpl.w	8007b22 <_vfprintf_r+0x89a>
 8007832:	2030      	movs	r0, #48	; 0x30
 8007834:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8007836:	9524      	str	r5, [sp, #144]	; 0x90
 8007838:	7bd9      	ldrb	r1, [r3, #15]
 800783a:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800783c:	1e53      	subs	r3, r2, #1
 800783e:	9324      	str	r3, [sp, #144]	; 0x90
 8007840:	f812 3c01 	ldrb.w	r3, [r2, #-1]
 8007844:	428b      	cmp	r3, r1
 8007846:	f000 815b 	beq.w	8007b00 <_vfprintf_r+0x878>
 800784a:	2b39      	cmp	r3, #57	; 0x39
 800784c:	bf0b      	itete	eq
 800784e:	9b17      	ldreq	r3, [sp, #92]	; 0x5c
 8007850:	3301      	addne	r3, #1
 8007852:	7a9b      	ldrbeq	r3, [r3, #10]
 8007854:	b2db      	uxtbne	r3, r3
 8007856:	f802 3c01 	strb.w	r3, [r2, #-1]
 800785a:	eba5 0309 	sub.w	r3, r5, r9
 800785e:	9308      	str	r3, [sp, #32]
 8007860:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007862:	9d20      	ldr	r5, [sp, #128]	; 0x80
 8007864:	2b47      	cmp	r3, #71	; 0x47
 8007866:	f040 81ae 	bne.w	8007bc6 <_vfprintf_r+0x93e>
 800786a:	1ceb      	adds	r3, r5, #3
 800786c:	db03      	blt.n	8007876 <_vfprintf_r+0x5ee>
 800786e:	9b07      	ldr	r3, [sp, #28]
 8007870:	429d      	cmp	r5, r3
 8007872:	f340 81d3 	ble.w	8007c1c <_vfprintf_r+0x994>
 8007876:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007878:	3b02      	subs	r3, #2
 800787a:	930b      	str	r3, [sp, #44]	; 0x2c
 800787c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800787e:	f89d 202c 	ldrb.w	r2, [sp, #44]	; 0x2c
 8007882:	f021 0120 	bic.w	r1, r1, #32
 8007886:	2941      	cmp	r1, #65	; 0x41
 8007888:	bf08      	it	eq
 800788a:	320f      	addeq	r2, #15
 800788c:	f105 33ff 	add.w	r3, r5, #4294967295
 8007890:	bf06      	itte	eq
 8007892:	b2d2      	uxtbeq	r2, r2
 8007894:	2101      	moveq	r1, #1
 8007896:	2100      	movne	r1, #0
 8007898:	2b00      	cmp	r3, #0
 800789a:	f88d 2088 	strb.w	r2, [sp, #136]	; 0x88
 800789e:	bfb4      	ite	lt
 80078a0:	222d      	movlt	r2, #45	; 0x2d
 80078a2:	222b      	movge	r2, #43	; 0x2b
 80078a4:	9320      	str	r3, [sp, #128]	; 0x80
 80078a6:	bfb8      	it	lt
 80078a8:	f1c5 0301 	rsblt	r3, r5, #1
 80078ac:	2b09      	cmp	r3, #9
 80078ae:	f88d 2089 	strb.w	r2, [sp, #137]	; 0x89
 80078b2:	f340 81a1 	ble.w	8007bf8 <_vfprintf_r+0x970>
 80078b6:	260a      	movs	r6, #10
 80078b8:	f10d 0297 	add.w	r2, sp, #151	; 0x97
 80078bc:	fb93 f5f6 	sdiv	r5, r3, r6
 80078c0:	4611      	mov	r1, r2
 80078c2:	fb06 3015 	mls	r0, r6, r5, r3
 80078c6:	3030      	adds	r0, #48	; 0x30
 80078c8:	f801 0c01 	strb.w	r0, [r1, #-1]
 80078cc:	4618      	mov	r0, r3
 80078ce:	2863      	cmp	r0, #99	; 0x63
 80078d0:	462b      	mov	r3, r5
 80078d2:	f102 32ff 	add.w	r2, r2, #4294967295
 80078d6:	dcf1      	bgt.n	80078bc <_vfprintf_r+0x634>
 80078d8:	3330      	adds	r3, #48	; 0x30
 80078da:	1e88      	subs	r0, r1, #2
 80078dc:	f802 3c01 	strb.w	r3, [r2, #-1]
 80078e0:	4603      	mov	r3, r0
 80078e2:	f10d 028a 	add.w	r2, sp, #138	; 0x8a
 80078e6:	f10d 0597 	add.w	r5, sp, #151	; 0x97
 80078ea:	42ab      	cmp	r3, r5
 80078ec:	f0c0 817f 	bcc.w	8007bee <_vfprintf_r+0x966>
 80078f0:	f10d 0299 	add.w	r2, sp, #153	; 0x99
 80078f4:	1a52      	subs	r2, r2, r1
 80078f6:	42a8      	cmp	r0, r5
 80078f8:	bf88      	it	hi
 80078fa:	2200      	movhi	r2, #0
 80078fc:	f10d 038a 	add.w	r3, sp, #138	; 0x8a
 8007900:	441a      	add	r2, r3
 8007902:	ab22      	add	r3, sp, #136	; 0x88
 8007904:	1ad3      	subs	r3, r2, r3
 8007906:	9a08      	ldr	r2, [sp, #32]
 8007908:	931a      	str	r3, [sp, #104]	; 0x68
 800790a:	2a01      	cmp	r2, #1
 800790c:	4413      	add	r3, r2
 800790e:	9307      	str	r3, [sp, #28]
 8007910:	dc02      	bgt.n	8007918 <_vfprintf_r+0x690>
 8007912:	f018 0f01 	tst.w	r8, #1
 8007916:	d003      	beq.n	8007920 <_vfprintf_r+0x698>
 8007918:	9b07      	ldr	r3, [sp, #28]
 800791a:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800791c:	4413      	add	r3, r2
 800791e:	9307      	str	r3, [sp, #28]
 8007920:	f428 6380 	bic.w	r3, r8, #1024	; 0x400
 8007924:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007928:	9315      	str	r3, [sp, #84]	; 0x54
 800792a:	2300      	movs	r3, #0
 800792c:	461d      	mov	r5, r3
 800792e:	e9cd 330c 	strd	r3, r3, [sp, #48]	; 0x30
 8007932:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 8007934:	b113      	cbz	r3, 800793c <_vfprintf_r+0x6b4>
 8007936:	232d      	movs	r3, #45	; 0x2d
 8007938:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 800793c:	2600      	movs	r6, #0
 800793e:	f8dd 8054 	ldr.w	r8, [sp, #84]	; 0x54
 8007942:	9b07      	ldr	r3, [sp, #28]
 8007944:	42b3      	cmp	r3, r6
 8007946:	bfb8      	it	lt
 8007948:	4633      	movlt	r3, r6
 800794a:	9315      	str	r3, [sp, #84]	; 0x54
 800794c:	f89d 307b 	ldrb.w	r3, [sp, #123]	; 0x7b
 8007950:	b113      	cbz	r3, 8007958 <_vfprintf_r+0x6d0>
 8007952:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8007954:	3301      	adds	r3, #1
 8007956:	9315      	str	r3, [sp, #84]	; 0x54
 8007958:	f018 0302 	ands.w	r3, r8, #2
 800795c:	931c      	str	r3, [sp, #112]	; 0x70
 800795e:	bf1e      	ittt	ne
 8007960:	9b15      	ldrne	r3, [sp, #84]	; 0x54
 8007962:	3302      	addne	r3, #2
 8007964:	9315      	strne	r3, [sp, #84]	; 0x54
 8007966:	f018 0384 	ands.w	r3, r8, #132	; 0x84
 800796a:	931d      	str	r3, [sp, #116]	; 0x74
 800796c:	d121      	bne.n	80079b2 <_vfprintf_r+0x72a>
 800796e:	e9dd 3214 	ldrd	r3, r2, [sp, #80]	; 0x50
 8007972:	1a9b      	subs	r3, r3, r2
 8007974:	2b00      	cmp	r3, #0
 8007976:	9317      	str	r3, [sp, #92]	; 0x5c
 8007978:	dd1b      	ble.n	80079b2 <_vfprintf_r+0x72a>
 800797a:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 800797e:	9817      	ldr	r0, [sp, #92]	; 0x5c
 8007980:	3301      	adds	r3, #1
 8007982:	2810      	cmp	r0, #16
 8007984:	483e      	ldr	r0, [pc, #248]	; (8007a80 <_vfprintf_r+0x7f8>)
 8007986:	f104 0108 	add.w	r1, r4, #8
 800798a:	6020      	str	r0, [r4, #0]
 800798c:	f300 82df 	bgt.w	8007f4e <_vfprintf_r+0xcc6>
 8007990:	9817      	ldr	r0, [sp, #92]	; 0x5c
 8007992:	2b07      	cmp	r3, #7
 8007994:	4402      	add	r2, r0
 8007996:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 800799a:	6060      	str	r0, [r4, #4]
 800799c:	f340 82ec 	ble.w	8007f78 <_vfprintf_r+0xcf0>
 80079a0:	4651      	mov	r1, sl
 80079a2:	4658      	mov	r0, fp
 80079a4:	aa26      	add	r2, sp, #152	; 0x98
 80079a6:	f002 fffe 	bl	800a9a6 <__sprint_r>
 80079aa:	2800      	cmp	r0, #0
 80079ac:	f040 8622 	bne.w	80085f4 <_vfprintf_r+0x136c>
 80079b0:	ac29      	add	r4, sp, #164	; 0xa4
 80079b2:	f89d 307b 	ldrb.w	r3, [sp, #123]	; 0x7b
 80079b6:	b173      	cbz	r3, 80079d6 <_vfprintf_r+0x74e>
 80079b8:	f10d 037b 	add.w	r3, sp, #123	; 0x7b
 80079bc:	6023      	str	r3, [r4, #0]
 80079be:	2301      	movs	r3, #1
 80079c0:	6063      	str	r3, [r4, #4]
 80079c2:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 80079c4:	3301      	adds	r3, #1
 80079c6:	9328      	str	r3, [sp, #160]	; 0xa0
 80079c8:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 80079ca:	3301      	adds	r3, #1
 80079cc:	2b07      	cmp	r3, #7
 80079ce:	9327      	str	r3, [sp, #156]	; 0x9c
 80079d0:	f300 82d4 	bgt.w	8007f7c <_vfprintf_r+0xcf4>
 80079d4:	3408      	adds	r4, #8
 80079d6:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 80079d8:	b16b      	cbz	r3, 80079f6 <_vfprintf_r+0x76e>
 80079da:	ab1f      	add	r3, sp, #124	; 0x7c
 80079dc:	6023      	str	r3, [r4, #0]
 80079de:	2302      	movs	r3, #2
 80079e0:	6063      	str	r3, [r4, #4]
 80079e2:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 80079e4:	3302      	adds	r3, #2
 80079e6:	9328      	str	r3, [sp, #160]	; 0xa0
 80079e8:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 80079ea:	3301      	adds	r3, #1
 80079ec:	2b07      	cmp	r3, #7
 80079ee:	9327      	str	r3, [sp, #156]	; 0x9c
 80079f0:	f300 82ce 	bgt.w	8007f90 <_vfprintf_r+0xd08>
 80079f4:	3408      	adds	r4, #8
 80079f6:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80079f8:	2b80      	cmp	r3, #128	; 0x80
 80079fa:	d121      	bne.n	8007a40 <_vfprintf_r+0x7b8>
 80079fc:	e9dd 3214 	ldrd	r3, r2, [sp, #80]	; 0x50
 8007a00:	1a9b      	subs	r3, r3, r2
 8007a02:	2b00      	cmp	r3, #0
 8007a04:	9317      	str	r3, [sp, #92]	; 0x5c
 8007a06:	dd1b      	ble.n	8007a40 <_vfprintf_r+0x7b8>
 8007a08:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 8007a0c:	9817      	ldr	r0, [sp, #92]	; 0x5c
 8007a0e:	3301      	adds	r3, #1
 8007a10:	2810      	cmp	r0, #16
 8007a12:	481c      	ldr	r0, [pc, #112]	; (8007a84 <_vfprintf_r+0x7fc>)
 8007a14:	f104 0108 	add.w	r1, r4, #8
 8007a18:	6020      	str	r0, [r4, #0]
 8007a1a:	f300 82c3 	bgt.w	8007fa4 <_vfprintf_r+0xd1c>
 8007a1e:	9817      	ldr	r0, [sp, #92]	; 0x5c
 8007a20:	2b07      	cmp	r3, #7
 8007a22:	4402      	add	r2, r0
 8007a24:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8007a28:	6060      	str	r0, [r4, #4]
 8007a2a:	f340 82d0 	ble.w	8007fce <_vfprintf_r+0xd46>
 8007a2e:	4651      	mov	r1, sl
 8007a30:	4658      	mov	r0, fp
 8007a32:	aa26      	add	r2, sp, #152	; 0x98
 8007a34:	f002 ffb7 	bl	800a9a6 <__sprint_r>
 8007a38:	2800      	cmp	r0, #0
 8007a3a:	f040 85db 	bne.w	80085f4 <_vfprintf_r+0x136c>
 8007a3e:	ac29      	add	r4, sp, #164	; 0xa4
 8007a40:	9b07      	ldr	r3, [sp, #28]
 8007a42:	1af6      	subs	r6, r6, r3
 8007a44:	2e00      	cmp	r6, #0
 8007a46:	dd28      	ble.n	8007a9a <_vfprintf_r+0x812>
 8007a48:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 8007a4c:	480d      	ldr	r0, [pc, #52]	; (8007a84 <_vfprintf_r+0x7fc>)
 8007a4e:	2e10      	cmp	r6, #16
 8007a50:	f103 0301 	add.w	r3, r3, #1
 8007a54:	f104 0108 	add.w	r1, r4, #8
 8007a58:	6020      	str	r0, [r4, #0]
 8007a5a:	f300 82ba 	bgt.w	8007fd2 <_vfprintf_r+0xd4a>
 8007a5e:	6066      	str	r6, [r4, #4]
 8007a60:	2b07      	cmp	r3, #7
 8007a62:	4416      	add	r6, r2
 8007a64:	e9cd 3627 	strd	r3, r6, [sp, #156]	; 0x9c
 8007a68:	f340 82c6 	ble.w	8007ff8 <_vfprintf_r+0xd70>
 8007a6c:	e00c      	b.n	8007a88 <_vfprintf_r+0x800>
 8007a6e:	bf00      	nop
 8007a70:	0800bfa9 	.word	0x0800bfa9
 8007a74:	0800bf98 	.word	0x0800bf98
 8007a78:	40300000 	.word	0x40300000
 8007a7c:	3fe00000 	.word	0x3fe00000
 8007a80:	0800bfdc 	.word	0x0800bfdc
 8007a84:	0800bfec 	.word	0x0800bfec
 8007a88:	4651      	mov	r1, sl
 8007a8a:	4658      	mov	r0, fp
 8007a8c:	aa26      	add	r2, sp, #152	; 0x98
 8007a8e:	f002 ff8a 	bl	800a9a6 <__sprint_r>
 8007a92:	2800      	cmp	r0, #0
 8007a94:	f040 85ae 	bne.w	80085f4 <_vfprintf_r+0x136c>
 8007a98:	ac29      	add	r4, sp, #164	; 0xa4
 8007a9a:	f418 7f80 	tst.w	r8, #256	; 0x100
 8007a9e:	9e28      	ldr	r6, [sp, #160]	; 0xa0
 8007aa0:	f040 82b0 	bne.w	8008004 <_vfprintf_r+0xd7c>
 8007aa4:	9b07      	ldr	r3, [sp, #28]
 8007aa6:	f8c4 9000 	str.w	r9, [r4]
 8007aaa:	441e      	add	r6, r3
 8007aac:	6063      	str	r3, [r4, #4]
 8007aae:	9628      	str	r6, [sp, #160]	; 0xa0
 8007ab0:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8007ab2:	3301      	adds	r3, #1
 8007ab4:	2b07      	cmp	r3, #7
 8007ab6:	9327      	str	r3, [sp, #156]	; 0x9c
 8007ab8:	f300 82ea 	bgt.w	8008090 <_vfprintf_r+0xe08>
 8007abc:	3408      	adds	r4, #8
 8007abe:	f018 0f04 	tst.w	r8, #4
 8007ac2:	f040 8578 	bne.w	80085b6 <_vfprintf_r+0x132e>
 8007ac6:	e9dd 3213 	ldrd	r3, r2, [sp, #76]	; 0x4c
 8007aca:	9915      	ldr	r1, [sp, #84]	; 0x54
 8007acc:	428a      	cmp	r2, r1
 8007ace:	bfac      	ite	ge
 8007ad0:	189b      	addge	r3, r3, r2
 8007ad2:	185b      	addlt	r3, r3, r1
 8007ad4:	9313      	str	r3, [sp, #76]	; 0x4c
 8007ad6:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8007ad8:	b13b      	cbz	r3, 8007aea <_vfprintf_r+0x862>
 8007ada:	4651      	mov	r1, sl
 8007adc:	4658      	mov	r0, fp
 8007ade:	aa26      	add	r2, sp, #152	; 0x98
 8007ae0:	f002 ff61 	bl	800a9a6 <__sprint_r>
 8007ae4:	2800      	cmp	r0, #0
 8007ae6:	f040 8585 	bne.w	80085f4 <_vfprintf_r+0x136c>
 8007aea:	2300      	movs	r3, #0
 8007aec:	9327      	str	r3, [sp, #156]	; 0x9c
 8007aee:	2f00      	cmp	r7, #0
 8007af0:	f040 859c 	bne.w	800862c <_vfprintf_r+0x13a4>
 8007af4:	ac29      	add	r4, sp, #164	; 0xa4
 8007af6:	e0e7      	b.n	8007cc8 <_vfprintf_r+0xa40>
 8007af8:	4607      	mov	r7, r0
 8007afa:	e62d      	b.n	8007758 <_vfprintf_r+0x4d0>
 8007afc:	2306      	movs	r3, #6
 8007afe:	e61d      	b.n	800773c <_vfprintf_r+0x4b4>
 8007b00:	f802 0c01 	strb.w	r0, [r2, #-1]
 8007b04:	e699      	b.n	800783a <_vfprintf_r+0x5b2>
 8007b06:	f803 0b01 	strb.w	r0, [r3], #1
 8007b0a:	1aca      	subs	r2, r1, r3
 8007b0c:	2a00      	cmp	r2, #0
 8007b0e:	dafa      	bge.n	8007b06 <_vfprintf_r+0x87e>
 8007b10:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8007b12:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007b14:	3201      	adds	r2, #1
 8007b16:	f103 0301 	add.w	r3, r3, #1
 8007b1a:	bfb8      	it	lt
 8007b1c:	2300      	movlt	r3, #0
 8007b1e:	441d      	add	r5, r3
 8007b20:	e69b      	b.n	800785a <_vfprintf_r+0x5d2>
 8007b22:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8007b24:	462b      	mov	r3, r5
 8007b26:	2030      	movs	r0, #48	; 0x30
 8007b28:	18a9      	adds	r1, r5, r2
 8007b2a:	e7ee      	b.n	8007b0a <_vfprintf_r+0x882>
 8007b2c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007b2e:	2b46      	cmp	r3, #70	; 0x46
 8007b30:	d005      	beq.n	8007b3e <_vfprintf_r+0x8b6>
 8007b32:	2b45      	cmp	r3, #69	; 0x45
 8007b34:	d11b      	bne.n	8007b6e <_vfprintf_r+0x8e6>
 8007b36:	9b07      	ldr	r3, [sp, #28]
 8007b38:	1c5e      	adds	r6, r3, #1
 8007b3a:	2302      	movs	r3, #2
 8007b3c:	e001      	b.n	8007b42 <_vfprintf_r+0x8ba>
 8007b3e:	2303      	movs	r3, #3
 8007b40:	9e07      	ldr	r6, [sp, #28]
 8007b42:	aa24      	add	r2, sp, #144	; 0x90
 8007b44:	9204      	str	r2, [sp, #16]
 8007b46:	aa21      	add	r2, sp, #132	; 0x84
 8007b48:	9203      	str	r2, [sp, #12]
 8007b4a:	aa20      	add	r2, sp, #128	; 0x80
 8007b4c:	e9cd 6201 	strd	r6, r2, [sp, #4]
 8007b50:	9300      	str	r3, [sp, #0]
 8007b52:	4658      	mov	r0, fp
 8007b54:	462b      	mov	r3, r5
 8007b56:	9a08      	ldr	r2, [sp, #32]
 8007b58:	f000 ff26 	bl	80089a8 <_dtoa_r>
 8007b5c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007b5e:	4681      	mov	r9, r0
 8007b60:	2b47      	cmp	r3, #71	; 0x47
 8007b62:	d106      	bne.n	8007b72 <_vfprintf_r+0x8ea>
 8007b64:	f018 0f01 	tst.w	r8, #1
 8007b68:	d103      	bne.n	8007b72 <_vfprintf_r+0x8ea>
 8007b6a:	9d24      	ldr	r5, [sp, #144]	; 0x90
 8007b6c:	e675      	b.n	800785a <_vfprintf_r+0x5d2>
 8007b6e:	9e07      	ldr	r6, [sp, #28]
 8007b70:	e7e3      	b.n	8007b3a <_vfprintf_r+0x8b2>
 8007b72:	eb09 0306 	add.w	r3, r9, r6
 8007b76:	930d      	str	r3, [sp, #52]	; 0x34
 8007b78:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007b7a:	2b46      	cmp	r3, #70	; 0x46
 8007b7c:	d111      	bne.n	8007ba2 <_vfprintf_r+0x91a>
 8007b7e:	f899 3000 	ldrb.w	r3, [r9]
 8007b82:	2b30      	cmp	r3, #48	; 0x30
 8007b84:	d109      	bne.n	8007b9a <_vfprintf_r+0x912>
 8007b86:	2200      	movs	r2, #0
 8007b88:	2300      	movs	r3, #0
 8007b8a:	4629      	mov	r1, r5
 8007b8c:	9808      	ldr	r0, [sp, #32]
 8007b8e:	f7f8 ff0b 	bl	80009a8 <__aeabi_dcmpeq>
 8007b92:	b910      	cbnz	r0, 8007b9a <_vfprintf_r+0x912>
 8007b94:	f1c6 0601 	rsb	r6, r6, #1
 8007b98:	9620      	str	r6, [sp, #128]	; 0x80
 8007b9a:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8007b9c:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8007b9e:	441a      	add	r2, r3
 8007ba0:	920d      	str	r2, [sp, #52]	; 0x34
 8007ba2:	2200      	movs	r2, #0
 8007ba4:	2300      	movs	r3, #0
 8007ba6:	4629      	mov	r1, r5
 8007ba8:	9808      	ldr	r0, [sp, #32]
 8007baa:	f7f8 fefd 	bl	80009a8 <__aeabi_dcmpeq>
 8007bae:	b108      	cbz	r0, 8007bb4 <_vfprintf_r+0x92c>
 8007bb0:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007bb2:	9324      	str	r3, [sp, #144]	; 0x90
 8007bb4:	2230      	movs	r2, #48	; 0x30
 8007bb6:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8007bb8:	990d      	ldr	r1, [sp, #52]	; 0x34
 8007bba:	4299      	cmp	r1, r3
 8007bbc:	d9d5      	bls.n	8007b6a <_vfprintf_r+0x8e2>
 8007bbe:	1c59      	adds	r1, r3, #1
 8007bc0:	9124      	str	r1, [sp, #144]	; 0x90
 8007bc2:	701a      	strb	r2, [r3, #0]
 8007bc4:	e7f7      	b.n	8007bb6 <_vfprintf_r+0x92e>
 8007bc6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007bc8:	2b46      	cmp	r3, #70	; 0x46
 8007bca:	f47f ae57 	bne.w	800787c <_vfprintf_r+0x5f4>
 8007bce:	9a07      	ldr	r2, [sp, #28]
 8007bd0:	f008 0301 	and.w	r3, r8, #1
 8007bd4:	2d00      	cmp	r5, #0
 8007bd6:	ea43 0302 	orr.w	r3, r3, r2
 8007bda:	dd1a      	ble.n	8007c12 <_vfprintf_r+0x98a>
 8007bdc:	2b00      	cmp	r3, #0
 8007bde:	d034      	beq.n	8007c4a <_vfprintf_r+0x9c2>
 8007be0:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8007be2:	18eb      	adds	r3, r5, r3
 8007be4:	441a      	add	r2, r3
 8007be6:	9207      	str	r2, [sp, #28]
 8007be8:	2366      	movs	r3, #102	; 0x66
 8007bea:	930b      	str	r3, [sp, #44]	; 0x2c
 8007bec:	e033      	b.n	8007c56 <_vfprintf_r+0x9ce>
 8007bee:	f813 6b01 	ldrb.w	r6, [r3], #1
 8007bf2:	f802 6b01 	strb.w	r6, [r2], #1
 8007bf6:	e678      	b.n	80078ea <_vfprintf_r+0x662>
 8007bf8:	b941      	cbnz	r1, 8007c0c <_vfprintf_r+0x984>
 8007bfa:	2230      	movs	r2, #48	; 0x30
 8007bfc:	f88d 208a 	strb.w	r2, [sp, #138]	; 0x8a
 8007c00:	f10d 028b 	add.w	r2, sp, #139	; 0x8b
 8007c04:	3330      	adds	r3, #48	; 0x30
 8007c06:	f802 3b01 	strb.w	r3, [r2], #1
 8007c0a:	e67a      	b.n	8007902 <_vfprintf_r+0x67a>
 8007c0c:	f10d 028a 	add.w	r2, sp, #138	; 0x8a
 8007c10:	e7f8      	b.n	8007c04 <_vfprintf_r+0x97c>
 8007c12:	b1e3      	cbz	r3, 8007c4e <_vfprintf_r+0x9c6>
 8007c14:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8007c16:	9a07      	ldr	r2, [sp, #28]
 8007c18:	3301      	adds	r3, #1
 8007c1a:	e7e3      	b.n	8007be4 <_vfprintf_r+0x95c>
 8007c1c:	9b08      	ldr	r3, [sp, #32]
 8007c1e:	429d      	cmp	r5, r3
 8007c20:	db07      	blt.n	8007c32 <_vfprintf_r+0x9aa>
 8007c22:	f018 0f01 	tst.w	r8, #1
 8007c26:	d02d      	beq.n	8007c84 <_vfprintf_r+0x9fc>
 8007c28:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8007c2a:	18eb      	adds	r3, r5, r3
 8007c2c:	9307      	str	r3, [sp, #28]
 8007c2e:	2367      	movs	r3, #103	; 0x67
 8007c30:	e7db      	b.n	8007bea <_vfprintf_r+0x962>
 8007c32:	9b08      	ldr	r3, [sp, #32]
 8007c34:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8007c36:	2d00      	cmp	r5, #0
 8007c38:	4413      	add	r3, r2
 8007c3a:	9307      	str	r3, [sp, #28]
 8007c3c:	dcf7      	bgt.n	8007c2e <_vfprintf_r+0x9a6>
 8007c3e:	9a07      	ldr	r2, [sp, #28]
 8007c40:	f1c5 0301 	rsb	r3, r5, #1
 8007c44:	441a      	add	r2, r3
 8007c46:	4613      	mov	r3, r2
 8007c48:	e7f0      	b.n	8007c2c <_vfprintf_r+0x9a4>
 8007c4a:	9507      	str	r5, [sp, #28]
 8007c4c:	e7cc      	b.n	8007be8 <_vfprintf_r+0x960>
 8007c4e:	2366      	movs	r3, #102	; 0x66
 8007c50:	930b      	str	r3, [sp, #44]	; 0x2c
 8007c52:	2301      	movs	r3, #1
 8007c54:	9307      	str	r3, [sp, #28]
 8007c56:	f418 6380 	ands.w	r3, r8, #1024	; 0x400
 8007c5a:	930d      	str	r3, [sp, #52]	; 0x34
 8007c5c:	d025      	beq.n	8007caa <_vfprintf_r+0xa22>
 8007c5e:	2300      	movs	r3, #0
 8007c60:	2d00      	cmp	r5, #0
 8007c62:	e9cd 330c 	strd	r3, r3, [sp, #48]	; 0x30
 8007c66:	f77f ae64 	ble.w	8007932 <_vfprintf_r+0x6aa>
 8007c6a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007c6c:	781b      	ldrb	r3, [r3, #0]
 8007c6e:	2bff      	cmp	r3, #255	; 0xff
 8007c70:	d10a      	bne.n	8007c88 <_vfprintf_r+0xa00>
 8007c72:	9907      	ldr	r1, [sp, #28]
 8007c74:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8007c78:	4413      	add	r3, r2
 8007c7a:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8007c7c:	fb02 1303 	mla	r3, r2, r3, r1
 8007c80:	9307      	str	r3, [sp, #28]
 8007c82:	e656      	b.n	8007932 <_vfprintf_r+0x6aa>
 8007c84:	9507      	str	r5, [sp, #28]
 8007c86:	e7d2      	b.n	8007c2e <_vfprintf_r+0x9a6>
 8007c88:	42ab      	cmp	r3, r5
 8007c8a:	daf2      	bge.n	8007c72 <_vfprintf_r+0x9ea>
 8007c8c:	1aed      	subs	r5, r5, r3
 8007c8e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007c90:	785b      	ldrb	r3, [r3, #1]
 8007c92:	b133      	cbz	r3, 8007ca2 <_vfprintf_r+0xa1a>
 8007c94:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007c96:	3301      	adds	r3, #1
 8007c98:	930d      	str	r3, [sp, #52]	; 0x34
 8007c9a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007c9c:	3301      	adds	r3, #1
 8007c9e:	930e      	str	r3, [sp, #56]	; 0x38
 8007ca0:	e7e3      	b.n	8007c6a <_vfprintf_r+0x9e2>
 8007ca2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007ca4:	3301      	adds	r3, #1
 8007ca6:	930c      	str	r3, [sp, #48]	; 0x30
 8007ca8:	e7df      	b.n	8007c6a <_vfprintf_r+0x9e2>
 8007caa:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007cac:	930c      	str	r3, [sp, #48]	; 0x30
 8007cae:	e640      	b.n	8007932 <_vfprintf_r+0x6aa>
 8007cb0:	4632      	mov	r2, r6
 8007cb2:	f852 3b04 	ldr.w	r3, [r2], #4
 8007cb6:	f018 0f20 	tst.w	r8, #32
 8007cba:	920a      	str	r2, [sp, #40]	; 0x28
 8007cbc:	d009      	beq.n	8007cd2 <_vfprintf_r+0xa4a>
 8007cbe:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8007cc0:	4610      	mov	r0, r2
 8007cc2:	17d1      	asrs	r1, r2, #31
 8007cc4:	e9c3 0100 	strd	r0, r1, [r3]
 8007cc8:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 8007cca:	f8dd 903c 	ldr.w	r9, [sp, #60]	; 0x3c
 8007cce:	f7ff bb5a 	b.w	8007386 <_vfprintf_r+0xfe>
 8007cd2:	f018 0f10 	tst.w	r8, #16
 8007cd6:	d002      	beq.n	8007cde <_vfprintf_r+0xa56>
 8007cd8:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8007cda:	601a      	str	r2, [r3, #0]
 8007cdc:	e7f4      	b.n	8007cc8 <_vfprintf_r+0xa40>
 8007cde:	f018 0f40 	tst.w	r8, #64	; 0x40
 8007ce2:	d002      	beq.n	8007cea <_vfprintf_r+0xa62>
 8007ce4:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8007ce6:	801a      	strh	r2, [r3, #0]
 8007ce8:	e7ee      	b.n	8007cc8 <_vfprintf_r+0xa40>
 8007cea:	f418 7f00 	tst.w	r8, #512	; 0x200
 8007cee:	d0f3      	beq.n	8007cd8 <_vfprintf_r+0xa50>
 8007cf0:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8007cf2:	701a      	strb	r2, [r3, #0]
 8007cf4:	e7e8      	b.n	8007cc8 <_vfprintf_r+0xa40>
 8007cf6:	f048 0810 	orr.w	r8, r8, #16
 8007cfa:	f018 0f20 	tst.w	r8, #32
 8007cfe:	d01e      	beq.n	8007d3e <_vfprintf_r+0xab6>
 8007d00:	3607      	adds	r6, #7
 8007d02:	f026 0307 	bic.w	r3, r6, #7
 8007d06:	e8f3 6702 	ldrd	r6, r7, [r3], #8
 8007d0a:	930a      	str	r3, [sp, #40]	; 0x28
 8007d0c:	2300      	movs	r3, #0
 8007d0e:	f428 6880 	bic.w	r8, r8, #1024	; 0x400
 8007d12:	2200      	movs	r2, #0
 8007d14:	f88d 207b 	strb.w	r2, [sp, #123]	; 0x7b
 8007d18:	9a07      	ldr	r2, [sp, #28]
 8007d1a:	3201      	adds	r2, #1
 8007d1c:	f000 849b 	beq.w	8008656 <_vfprintf_r+0x13ce>
 8007d20:	f028 0280 	bic.w	r2, r8, #128	; 0x80
 8007d24:	920c      	str	r2, [sp, #48]	; 0x30
 8007d26:	ea56 0207 	orrs.w	r2, r6, r7
 8007d2a:	f040 849a 	bne.w	8008662 <_vfprintf_r+0x13da>
 8007d2e:	9a07      	ldr	r2, [sp, #28]
 8007d30:	2a00      	cmp	r2, #0
 8007d32:	f000 80f5 	beq.w	8007f20 <_vfprintf_r+0xc98>
 8007d36:	2b01      	cmp	r3, #1
 8007d38:	f040 8496 	bne.w	8008668 <_vfprintf_r+0x13e0>
 8007d3c:	e097      	b.n	8007e6e <_vfprintf_r+0xbe6>
 8007d3e:	1d33      	adds	r3, r6, #4
 8007d40:	f018 0f10 	tst.w	r8, #16
 8007d44:	930a      	str	r3, [sp, #40]	; 0x28
 8007d46:	d001      	beq.n	8007d4c <_vfprintf_r+0xac4>
 8007d48:	6836      	ldr	r6, [r6, #0]
 8007d4a:	e003      	b.n	8007d54 <_vfprintf_r+0xacc>
 8007d4c:	f018 0f40 	tst.w	r8, #64	; 0x40
 8007d50:	d002      	beq.n	8007d58 <_vfprintf_r+0xad0>
 8007d52:	8836      	ldrh	r6, [r6, #0]
 8007d54:	2700      	movs	r7, #0
 8007d56:	e7d9      	b.n	8007d0c <_vfprintf_r+0xa84>
 8007d58:	f418 7f00 	tst.w	r8, #512	; 0x200
 8007d5c:	d0f4      	beq.n	8007d48 <_vfprintf_r+0xac0>
 8007d5e:	7836      	ldrb	r6, [r6, #0]
 8007d60:	e7f8      	b.n	8007d54 <_vfprintf_r+0xacc>
 8007d62:	4633      	mov	r3, r6
 8007d64:	f853 6b04 	ldr.w	r6, [r3], #4
 8007d68:	2278      	movs	r2, #120	; 0x78
 8007d6a:	930a      	str	r3, [sp, #40]	; 0x28
 8007d6c:	f647 0330 	movw	r3, #30768	; 0x7830
 8007d70:	f8ad 307c 	strh.w	r3, [sp, #124]	; 0x7c
 8007d74:	4ba1      	ldr	r3, [pc, #644]	; (8007ffc <_vfprintf_r+0xd74>)
 8007d76:	2700      	movs	r7, #0
 8007d78:	931b      	str	r3, [sp, #108]	; 0x6c
 8007d7a:	f048 0802 	orr.w	r8, r8, #2
 8007d7e:	2302      	movs	r3, #2
 8007d80:	920b      	str	r2, [sp, #44]	; 0x2c
 8007d82:	e7c6      	b.n	8007d12 <_vfprintf_r+0xa8a>
 8007d84:	4633      	mov	r3, r6
 8007d86:	2500      	movs	r5, #0
 8007d88:	f853 9b04 	ldr.w	r9, [r3], #4
 8007d8c:	f88d 507b 	strb.w	r5, [sp, #123]	; 0x7b
 8007d90:	930a      	str	r3, [sp, #40]	; 0x28
 8007d92:	9b07      	ldr	r3, [sp, #28]
 8007d94:	1c5e      	adds	r6, r3, #1
 8007d96:	d010      	beq.n	8007dba <_vfprintf_r+0xb32>
 8007d98:	461a      	mov	r2, r3
 8007d9a:	4629      	mov	r1, r5
 8007d9c:	4648      	mov	r0, r9
 8007d9e:	f001 ffe9 	bl	8009d74 <memchr>
 8007da2:	4607      	mov	r7, r0
 8007da4:	2800      	cmp	r0, #0
 8007da6:	f43f ac74 	beq.w	8007692 <_vfprintf_r+0x40a>
 8007daa:	eba0 0309 	sub.w	r3, r0, r9
 8007dae:	462f      	mov	r7, r5
 8007db0:	462e      	mov	r6, r5
 8007db2:	e9cd 550c 	strd	r5, r5, [sp, #48]	; 0x30
 8007db6:	9307      	str	r3, [sp, #28]
 8007db8:	e5c3      	b.n	8007942 <_vfprintf_r+0x6ba>
 8007dba:	4648      	mov	r0, r9
 8007dbc:	f7f8 f9c8 	bl	8000150 <strlen>
 8007dc0:	462f      	mov	r7, r5
 8007dc2:	9007      	str	r0, [sp, #28]
 8007dc4:	e465      	b.n	8007692 <_vfprintf_r+0x40a>
 8007dc6:	f048 0810 	orr.w	r8, r8, #16
 8007dca:	f018 0f20 	tst.w	r8, #32
 8007dce:	d007      	beq.n	8007de0 <_vfprintf_r+0xb58>
 8007dd0:	3607      	adds	r6, #7
 8007dd2:	f026 0307 	bic.w	r3, r6, #7
 8007dd6:	e8f3 6702 	ldrd	r6, r7, [r3], #8
 8007dda:	930a      	str	r3, [sp, #40]	; 0x28
 8007ddc:	2301      	movs	r3, #1
 8007dde:	e798      	b.n	8007d12 <_vfprintf_r+0xa8a>
 8007de0:	1d33      	adds	r3, r6, #4
 8007de2:	f018 0f10 	tst.w	r8, #16
 8007de6:	930a      	str	r3, [sp, #40]	; 0x28
 8007de8:	d001      	beq.n	8007dee <_vfprintf_r+0xb66>
 8007dea:	6836      	ldr	r6, [r6, #0]
 8007dec:	e003      	b.n	8007df6 <_vfprintf_r+0xb6e>
 8007dee:	f018 0f40 	tst.w	r8, #64	; 0x40
 8007df2:	d002      	beq.n	8007dfa <_vfprintf_r+0xb72>
 8007df4:	8836      	ldrh	r6, [r6, #0]
 8007df6:	2700      	movs	r7, #0
 8007df8:	e7f0      	b.n	8007ddc <_vfprintf_r+0xb54>
 8007dfa:	f418 7f00 	tst.w	r8, #512	; 0x200
 8007dfe:	d0f4      	beq.n	8007dea <_vfprintf_r+0xb62>
 8007e00:	7836      	ldrb	r6, [r6, #0]
 8007e02:	e7f8      	b.n	8007df6 <_vfprintf_r+0xb6e>
 8007e04:	4b7e      	ldr	r3, [pc, #504]	; (8008000 <_vfprintf_r+0xd78>)
 8007e06:	f018 0f20 	tst.w	r8, #32
 8007e0a:	931b      	str	r3, [sp, #108]	; 0x6c
 8007e0c:	d019      	beq.n	8007e42 <_vfprintf_r+0xbba>
 8007e0e:	3607      	adds	r6, #7
 8007e10:	f026 0307 	bic.w	r3, r6, #7
 8007e14:	e8f3 6702 	ldrd	r6, r7, [r3], #8
 8007e18:	930a      	str	r3, [sp, #40]	; 0x28
 8007e1a:	f018 0f01 	tst.w	r8, #1
 8007e1e:	d00a      	beq.n	8007e36 <_vfprintf_r+0xbae>
 8007e20:	ea56 0307 	orrs.w	r3, r6, r7
 8007e24:	d007      	beq.n	8007e36 <_vfprintf_r+0xbae>
 8007e26:	2330      	movs	r3, #48	; 0x30
 8007e28:	f88d 307c 	strb.w	r3, [sp, #124]	; 0x7c
 8007e2c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007e2e:	f048 0802 	orr.w	r8, r8, #2
 8007e32:	f88d 307d 	strb.w	r3, [sp, #125]	; 0x7d
 8007e36:	2302      	movs	r3, #2
 8007e38:	f428 6880 	bic.w	r8, r8, #1024	; 0x400
 8007e3c:	e769      	b.n	8007d12 <_vfprintf_r+0xa8a>
 8007e3e:	4b6f      	ldr	r3, [pc, #444]	; (8007ffc <_vfprintf_r+0xd74>)
 8007e40:	e7e1      	b.n	8007e06 <_vfprintf_r+0xb7e>
 8007e42:	1d33      	adds	r3, r6, #4
 8007e44:	f018 0f10 	tst.w	r8, #16
 8007e48:	930a      	str	r3, [sp, #40]	; 0x28
 8007e4a:	d001      	beq.n	8007e50 <_vfprintf_r+0xbc8>
 8007e4c:	6836      	ldr	r6, [r6, #0]
 8007e4e:	e003      	b.n	8007e58 <_vfprintf_r+0xbd0>
 8007e50:	f018 0f40 	tst.w	r8, #64	; 0x40
 8007e54:	d002      	beq.n	8007e5c <_vfprintf_r+0xbd4>
 8007e56:	8836      	ldrh	r6, [r6, #0]
 8007e58:	2700      	movs	r7, #0
 8007e5a:	e7de      	b.n	8007e1a <_vfprintf_r+0xb92>
 8007e5c:	f418 7f00 	tst.w	r8, #512	; 0x200
 8007e60:	d0f4      	beq.n	8007e4c <_vfprintf_r+0xbc4>
 8007e62:	7836      	ldrb	r6, [r6, #0]
 8007e64:	e7f8      	b.n	8007e58 <_vfprintf_r+0xbd0>
 8007e66:	2f00      	cmp	r7, #0
 8007e68:	bf08      	it	eq
 8007e6a:	2e0a      	cmpeq	r6, #10
 8007e6c:	d206      	bcs.n	8007e7c <_vfprintf_r+0xbf4>
 8007e6e:	3630      	adds	r6, #48	; 0x30
 8007e70:	f88d 6147 	strb.w	r6, [sp, #327]	; 0x147
 8007e74:	f20d 1947 	addw	r9, sp, #327	; 0x147
 8007e78:	f000 bc14 	b.w	80086a4 <_vfprintf_r+0x141c>
 8007e7c:	2300      	movs	r3, #0
 8007e7e:	9308      	str	r3, [sp, #32]
 8007e80:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007e82:	ad52      	add	r5, sp, #328	; 0x148
 8007e84:	f403 6880 	and.w	r8, r3, #1024	; 0x400
 8007e88:	220a      	movs	r2, #10
 8007e8a:	2300      	movs	r3, #0
 8007e8c:	4630      	mov	r0, r6
 8007e8e:	4639      	mov	r1, r7
 8007e90:	f7f8 fe4a 	bl	8000b28 <__aeabi_uldivmod>
 8007e94:	9b08      	ldr	r3, [sp, #32]
 8007e96:	3230      	adds	r2, #48	; 0x30
 8007e98:	3301      	adds	r3, #1
 8007e9a:	f105 39ff 	add.w	r9, r5, #4294967295
 8007e9e:	f805 2c01 	strb.w	r2, [r5, #-1]
 8007ea2:	9308      	str	r3, [sp, #32]
 8007ea4:	f1b8 0f00 	cmp.w	r8, #0
 8007ea8:	d019      	beq.n	8007ede <_vfprintf_r+0xc56>
 8007eaa:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007eac:	9a08      	ldr	r2, [sp, #32]
 8007eae:	781b      	ldrb	r3, [r3, #0]
 8007eb0:	429a      	cmp	r2, r3
 8007eb2:	d114      	bne.n	8007ede <_vfprintf_r+0xc56>
 8007eb4:	2aff      	cmp	r2, #255	; 0xff
 8007eb6:	d012      	beq.n	8007ede <_vfprintf_r+0xc56>
 8007eb8:	2f00      	cmp	r7, #0
 8007eba:	bf08      	it	eq
 8007ebc:	2e0a      	cmpeq	r6, #10
 8007ebe:	d30e      	bcc.n	8007ede <_vfprintf_r+0xc56>
 8007ec0:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8007ec2:	9919      	ldr	r1, [sp, #100]	; 0x64
 8007ec4:	eba9 0903 	sub.w	r9, r9, r3
 8007ec8:	461a      	mov	r2, r3
 8007eca:	4648      	mov	r0, r9
 8007ecc:	f002 fcdd 	bl	800a88a <strncpy>
 8007ed0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007ed2:	785d      	ldrb	r5, [r3, #1]
 8007ed4:	b195      	cbz	r5, 8007efc <_vfprintf_r+0xc74>
 8007ed6:	3301      	adds	r3, #1
 8007ed8:	930e      	str	r3, [sp, #56]	; 0x38
 8007eda:	2300      	movs	r3, #0
 8007edc:	9308      	str	r3, [sp, #32]
 8007ede:	220a      	movs	r2, #10
 8007ee0:	2300      	movs	r3, #0
 8007ee2:	4630      	mov	r0, r6
 8007ee4:	4639      	mov	r1, r7
 8007ee6:	f7f8 fe1f 	bl	8000b28 <__aeabi_uldivmod>
 8007eea:	2f00      	cmp	r7, #0
 8007eec:	bf08      	it	eq
 8007eee:	2e0a      	cmpeq	r6, #10
 8007ef0:	f0c0 83d8 	bcc.w	80086a4 <_vfprintf_r+0x141c>
 8007ef4:	4606      	mov	r6, r0
 8007ef6:	460f      	mov	r7, r1
 8007ef8:	464d      	mov	r5, r9
 8007efa:	e7c5      	b.n	8007e88 <_vfprintf_r+0xc00>
 8007efc:	9508      	str	r5, [sp, #32]
 8007efe:	e7ee      	b.n	8007ede <_vfprintf_r+0xc56>
 8007f00:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 8007f02:	f006 030f 	and.w	r3, r6, #15
 8007f06:	5cd3      	ldrb	r3, [r2, r3]
 8007f08:	093a      	lsrs	r2, r7, #4
 8007f0a:	f809 3d01 	strb.w	r3, [r9, #-1]!
 8007f0e:	0933      	lsrs	r3, r6, #4
 8007f10:	ea43 7307 	orr.w	r3, r3, r7, lsl #28
 8007f14:	461e      	mov	r6, r3
 8007f16:	4617      	mov	r7, r2
 8007f18:	ea56 0307 	orrs.w	r3, r6, r7
 8007f1c:	d1f0      	bne.n	8007f00 <_vfprintf_r+0xc78>
 8007f1e:	e3c1      	b.n	80086a4 <_vfprintf_r+0x141c>
 8007f20:	b933      	cbnz	r3, 8007f30 <_vfprintf_r+0xca8>
 8007f22:	f018 0f01 	tst.w	r8, #1
 8007f26:	d003      	beq.n	8007f30 <_vfprintf_r+0xca8>
 8007f28:	2330      	movs	r3, #48	; 0x30
 8007f2a:	f88d 3147 	strb.w	r3, [sp, #327]	; 0x147
 8007f2e:	e7a1      	b.n	8007e74 <_vfprintf_r+0xbec>
 8007f30:	f50d 79a4 	add.w	r9, sp, #328	; 0x148
 8007f34:	e3b6      	b.n	80086a4 <_vfprintf_r+0x141c>
 8007f36:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007f38:	2b00      	cmp	r3, #0
 8007f3a:	f000 837d 	beq.w	8008638 <_vfprintf_r+0x13b0>
 8007f3e:	2000      	movs	r0, #0
 8007f40:	f88d 30e4 	strb.w	r3, [sp, #228]	; 0xe4
 8007f44:	f88d 007b 	strb.w	r0, [sp, #123]	; 0x7b
 8007f48:	960a      	str	r6, [sp, #40]	; 0x28
 8007f4a:	f7ff bb3b 	b.w	80075c4 <_vfprintf_r+0x33c>
 8007f4e:	2010      	movs	r0, #16
 8007f50:	2b07      	cmp	r3, #7
 8007f52:	4402      	add	r2, r0
 8007f54:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8007f58:	6060      	str	r0, [r4, #4]
 8007f5a:	dd08      	ble.n	8007f6e <_vfprintf_r+0xce6>
 8007f5c:	4651      	mov	r1, sl
 8007f5e:	4658      	mov	r0, fp
 8007f60:	aa26      	add	r2, sp, #152	; 0x98
 8007f62:	f002 fd20 	bl	800a9a6 <__sprint_r>
 8007f66:	2800      	cmp	r0, #0
 8007f68:	f040 8344 	bne.w	80085f4 <_vfprintf_r+0x136c>
 8007f6c:	a929      	add	r1, sp, #164	; 0xa4
 8007f6e:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8007f70:	460c      	mov	r4, r1
 8007f72:	3b10      	subs	r3, #16
 8007f74:	9317      	str	r3, [sp, #92]	; 0x5c
 8007f76:	e500      	b.n	800797a <_vfprintf_r+0x6f2>
 8007f78:	460c      	mov	r4, r1
 8007f7a:	e51a      	b.n	80079b2 <_vfprintf_r+0x72a>
 8007f7c:	4651      	mov	r1, sl
 8007f7e:	4658      	mov	r0, fp
 8007f80:	aa26      	add	r2, sp, #152	; 0x98
 8007f82:	f002 fd10 	bl	800a9a6 <__sprint_r>
 8007f86:	2800      	cmp	r0, #0
 8007f88:	f040 8334 	bne.w	80085f4 <_vfprintf_r+0x136c>
 8007f8c:	ac29      	add	r4, sp, #164	; 0xa4
 8007f8e:	e522      	b.n	80079d6 <_vfprintf_r+0x74e>
 8007f90:	4651      	mov	r1, sl
 8007f92:	4658      	mov	r0, fp
 8007f94:	aa26      	add	r2, sp, #152	; 0x98
 8007f96:	f002 fd06 	bl	800a9a6 <__sprint_r>
 8007f9a:	2800      	cmp	r0, #0
 8007f9c:	f040 832a 	bne.w	80085f4 <_vfprintf_r+0x136c>
 8007fa0:	ac29      	add	r4, sp, #164	; 0xa4
 8007fa2:	e528      	b.n	80079f6 <_vfprintf_r+0x76e>
 8007fa4:	2010      	movs	r0, #16
 8007fa6:	2b07      	cmp	r3, #7
 8007fa8:	4402      	add	r2, r0
 8007faa:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8007fae:	6060      	str	r0, [r4, #4]
 8007fb0:	dd08      	ble.n	8007fc4 <_vfprintf_r+0xd3c>
 8007fb2:	4651      	mov	r1, sl
 8007fb4:	4658      	mov	r0, fp
 8007fb6:	aa26      	add	r2, sp, #152	; 0x98
 8007fb8:	f002 fcf5 	bl	800a9a6 <__sprint_r>
 8007fbc:	2800      	cmp	r0, #0
 8007fbe:	f040 8319 	bne.w	80085f4 <_vfprintf_r+0x136c>
 8007fc2:	a929      	add	r1, sp, #164	; 0xa4
 8007fc4:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8007fc6:	460c      	mov	r4, r1
 8007fc8:	3b10      	subs	r3, #16
 8007fca:	9317      	str	r3, [sp, #92]	; 0x5c
 8007fcc:	e51c      	b.n	8007a08 <_vfprintf_r+0x780>
 8007fce:	460c      	mov	r4, r1
 8007fd0:	e536      	b.n	8007a40 <_vfprintf_r+0x7b8>
 8007fd2:	2010      	movs	r0, #16
 8007fd4:	2b07      	cmp	r3, #7
 8007fd6:	4402      	add	r2, r0
 8007fd8:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8007fdc:	6060      	str	r0, [r4, #4]
 8007fde:	dd08      	ble.n	8007ff2 <_vfprintf_r+0xd6a>
 8007fe0:	4651      	mov	r1, sl
 8007fe2:	4658      	mov	r0, fp
 8007fe4:	aa26      	add	r2, sp, #152	; 0x98
 8007fe6:	f002 fcde 	bl	800a9a6 <__sprint_r>
 8007fea:	2800      	cmp	r0, #0
 8007fec:	f040 8302 	bne.w	80085f4 <_vfprintf_r+0x136c>
 8007ff0:	a929      	add	r1, sp, #164	; 0xa4
 8007ff2:	460c      	mov	r4, r1
 8007ff4:	3e10      	subs	r6, #16
 8007ff6:	e527      	b.n	8007a48 <_vfprintf_r+0x7c0>
 8007ff8:	460c      	mov	r4, r1
 8007ffa:	e54e      	b.n	8007a9a <_vfprintf_r+0x812>
 8007ffc:	0800bf98 	.word	0x0800bf98
 8008000:	0800bfa9 	.word	0x0800bfa9
 8008004:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008006:	2b65      	cmp	r3, #101	; 0x65
 8008008:	f340 8238 	ble.w	800847c <_vfprintf_r+0x11f4>
 800800c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8008010:	2200      	movs	r2, #0
 8008012:	2300      	movs	r3, #0
 8008014:	f7f8 fcc8 	bl	80009a8 <__aeabi_dcmpeq>
 8008018:	2800      	cmp	r0, #0
 800801a:	d06a      	beq.n	80080f2 <_vfprintf_r+0xe6a>
 800801c:	4b6e      	ldr	r3, [pc, #440]	; (80081d8 <_vfprintf_r+0xf50>)
 800801e:	6023      	str	r3, [r4, #0]
 8008020:	2301      	movs	r3, #1
 8008022:	441e      	add	r6, r3
 8008024:	6063      	str	r3, [r4, #4]
 8008026:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8008028:	9628      	str	r6, [sp, #160]	; 0xa0
 800802a:	3301      	adds	r3, #1
 800802c:	2b07      	cmp	r3, #7
 800802e:	9327      	str	r3, [sp, #156]	; 0x9c
 8008030:	dc38      	bgt.n	80080a4 <_vfprintf_r+0xe1c>
 8008032:	3408      	adds	r4, #8
 8008034:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8008036:	9a08      	ldr	r2, [sp, #32]
 8008038:	4293      	cmp	r3, r2
 800803a:	db03      	blt.n	8008044 <_vfprintf_r+0xdbc>
 800803c:	f018 0f01 	tst.w	r8, #1
 8008040:	f43f ad3d 	beq.w	8007abe <_vfprintf_r+0x836>
 8008044:	9b18      	ldr	r3, [sp, #96]	; 0x60
 8008046:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8008048:	6023      	str	r3, [r4, #0]
 800804a:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800804c:	6063      	str	r3, [r4, #4]
 800804e:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8008050:	4413      	add	r3, r2
 8008052:	9328      	str	r3, [sp, #160]	; 0xa0
 8008054:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8008056:	3301      	adds	r3, #1
 8008058:	2b07      	cmp	r3, #7
 800805a:	9327      	str	r3, [sp, #156]	; 0x9c
 800805c:	dc2c      	bgt.n	80080b8 <_vfprintf_r+0xe30>
 800805e:	3408      	adds	r4, #8
 8008060:	9b08      	ldr	r3, [sp, #32]
 8008062:	1e5d      	subs	r5, r3, #1
 8008064:	2d00      	cmp	r5, #0
 8008066:	f77f ad2a 	ble.w	8007abe <_vfprintf_r+0x836>
 800806a:	f04f 0910 	mov.w	r9, #16
 800806e:	4e5b      	ldr	r6, [pc, #364]	; (80081dc <_vfprintf_r+0xf54>)
 8008070:	2d10      	cmp	r5, #16
 8008072:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 8008076:	f104 0108 	add.w	r1, r4, #8
 800807a:	f103 0301 	add.w	r3, r3, #1
 800807e:	6026      	str	r6, [r4, #0]
 8008080:	dc24      	bgt.n	80080cc <_vfprintf_r+0xe44>
 8008082:	6065      	str	r5, [r4, #4]
 8008084:	2b07      	cmp	r3, #7
 8008086:	4415      	add	r5, r2
 8008088:	e9cd 3527 	strd	r3, r5, [sp, #156]	; 0x9c
 800808c:	f340 8290 	ble.w	80085b0 <_vfprintf_r+0x1328>
 8008090:	4651      	mov	r1, sl
 8008092:	4658      	mov	r0, fp
 8008094:	aa26      	add	r2, sp, #152	; 0x98
 8008096:	f002 fc86 	bl	800a9a6 <__sprint_r>
 800809a:	2800      	cmp	r0, #0
 800809c:	f040 82aa 	bne.w	80085f4 <_vfprintf_r+0x136c>
 80080a0:	ac29      	add	r4, sp, #164	; 0xa4
 80080a2:	e50c      	b.n	8007abe <_vfprintf_r+0x836>
 80080a4:	4651      	mov	r1, sl
 80080a6:	4658      	mov	r0, fp
 80080a8:	aa26      	add	r2, sp, #152	; 0x98
 80080aa:	f002 fc7c 	bl	800a9a6 <__sprint_r>
 80080ae:	2800      	cmp	r0, #0
 80080b0:	f040 82a0 	bne.w	80085f4 <_vfprintf_r+0x136c>
 80080b4:	ac29      	add	r4, sp, #164	; 0xa4
 80080b6:	e7bd      	b.n	8008034 <_vfprintf_r+0xdac>
 80080b8:	4651      	mov	r1, sl
 80080ba:	4658      	mov	r0, fp
 80080bc:	aa26      	add	r2, sp, #152	; 0x98
 80080be:	f002 fc72 	bl	800a9a6 <__sprint_r>
 80080c2:	2800      	cmp	r0, #0
 80080c4:	f040 8296 	bne.w	80085f4 <_vfprintf_r+0x136c>
 80080c8:	ac29      	add	r4, sp, #164	; 0xa4
 80080ca:	e7c9      	b.n	8008060 <_vfprintf_r+0xdd8>
 80080cc:	3210      	adds	r2, #16
 80080ce:	2b07      	cmp	r3, #7
 80080d0:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 80080d4:	f8c4 9004 	str.w	r9, [r4, #4]
 80080d8:	dd08      	ble.n	80080ec <_vfprintf_r+0xe64>
 80080da:	4651      	mov	r1, sl
 80080dc:	4658      	mov	r0, fp
 80080de:	aa26      	add	r2, sp, #152	; 0x98
 80080e0:	f002 fc61 	bl	800a9a6 <__sprint_r>
 80080e4:	2800      	cmp	r0, #0
 80080e6:	f040 8285 	bne.w	80085f4 <_vfprintf_r+0x136c>
 80080ea:	a929      	add	r1, sp, #164	; 0xa4
 80080ec:	460c      	mov	r4, r1
 80080ee:	3d10      	subs	r5, #16
 80080f0:	e7be      	b.n	8008070 <_vfprintf_r+0xde8>
 80080f2:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80080f4:	2b00      	cmp	r3, #0
 80080f6:	dc73      	bgt.n	80081e0 <_vfprintf_r+0xf58>
 80080f8:	4b37      	ldr	r3, [pc, #220]	; (80081d8 <_vfprintf_r+0xf50>)
 80080fa:	6023      	str	r3, [r4, #0]
 80080fc:	2301      	movs	r3, #1
 80080fe:	441e      	add	r6, r3
 8008100:	6063      	str	r3, [r4, #4]
 8008102:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8008104:	9628      	str	r6, [sp, #160]	; 0xa0
 8008106:	3301      	adds	r3, #1
 8008108:	2b07      	cmp	r3, #7
 800810a:	9327      	str	r3, [sp, #156]	; 0x9c
 800810c:	dc3c      	bgt.n	8008188 <_vfprintf_r+0xf00>
 800810e:	3408      	adds	r4, #8
 8008110:	9908      	ldr	r1, [sp, #32]
 8008112:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8008114:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8008116:	430a      	orrs	r2, r1
 8008118:	f008 0101 	and.w	r1, r8, #1
 800811c:	430a      	orrs	r2, r1
 800811e:	f43f acce 	beq.w	8007abe <_vfprintf_r+0x836>
 8008122:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8008124:	6022      	str	r2, [r4, #0]
 8008126:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8008128:	4413      	add	r3, r2
 800812a:	9328      	str	r3, [sp, #160]	; 0xa0
 800812c:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800812e:	6062      	str	r2, [r4, #4]
 8008130:	3301      	adds	r3, #1
 8008132:	2b07      	cmp	r3, #7
 8008134:	9327      	str	r3, [sp, #156]	; 0x9c
 8008136:	dc31      	bgt.n	800819c <_vfprintf_r+0xf14>
 8008138:	3408      	adds	r4, #8
 800813a:	9d20      	ldr	r5, [sp, #128]	; 0x80
 800813c:	2d00      	cmp	r5, #0
 800813e:	da1a      	bge.n	8008176 <_vfprintf_r+0xeee>
 8008140:	4623      	mov	r3, r4
 8008142:	4e26      	ldr	r6, [pc, #152]	; (80081dc <_vfprintf_r+0xf54>)
 8008144:	426d      	negs	r5, r5
 8008146:	2d10      	cmp	r5, #16
 8008148:	e9dd 2127 	ldrd	r2, r1, [sp, #156]	; 0x9c
 800814c:	f104 0408 	add.w	r4, r4, #8
 8008150:	f102 0201 	add.w	r2, r2, #1
 8008154:	601e      	str	r6, [r3, #0]
 8008156:	dc2b      	bgt.n	80081b0 <_vfprintf_r+0xf28>
 8008158:	605d      	str	r5, [r3, #4]
 800815a:	2a07      	cmp	r2, #7
 800815c:	440d      	add	r5, r1
 800815e:	e9cd 2527 	strd	r2, r5, [sp, #156]	; 0x9c
 8008162:	dd08      	ble.n	8008176 <_vfprintf_r+0xeee>
 8008164:	4651      	mov	r1, sl
 8008166:	4658      	mov	r0, fp
 8008168:	aa26      	add	r2, sp, #152	; 0x98
 800816a:	f002 fc1c 	bl	800a9a6 <__sprint_r>
 800816e:	2800      	cmp	r0, #0
 8008170:	f040 8240 	bne.w	80085f4 <_vfprintf_r+0x136c>
 8008174:	ac29      	add	r4, sp, #164	; 0xa4
 8008176:	9b08      	ldr	r3, [sp, #32]
 8008178:	9a08      	ldr	r2, [sp, #32]
 800817a:	6063      	str	r3, [r4, #4]
 800817c:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800817e:	f8c4 9000 	str.w	r9, [r4]
 8008182:	4413      	add	r3, r2
 8008184:	9328      	str	r3, [sp, #160]	; 0xa0
 8008186:	e493      	b.n	8007ab0 <_vfprintf_r+0x828>
 8008188:	4651      	mov	r1, sl
 800818a:	4658      	mov	r0, fp
 800818c:	aa26      	add	r2, sp, #152	; 0x98
 800818e:	f002 fc0a 	bl	800a9a6 <__sprint_r>
 8008192:	2800      	cmp	r0, #0
 8008194:	f040 822e 	bne.w	80085f4 <_vfprintf_r+0x136c>
 8008198:	ac29      	add	r4, sp, #164	; 0xa4
 800819a:	e7b9      	b.n	8008110 <_vfprintf_r+0xe88>
 800819c:	4651      	mov	r1, sl
 800819e:	4658      	mov	r0, fp
 80081a0:	aa26      	add	r2, sp, #152	; 0x98
 80081a2:	f002 fc00 	bl	800a9a6 <__sprint_r>
 80081a6:	2800      	cmp	r0, #0
 80081a8:	f040 8224 	bne.w	80085f4 <_vfprintf_r+0x136c>
 80081ac:	ac29      	add	r4, sp, #164	; 0xa4
 80081ae:	e7c4      	b.n	800813a <_vfprintf_r+0xeb2>
 80081b0:	2010      	movs	r0, #16
 80081b2:	2a07      	cmp	r2, #7
 80081b4:	4401      	add	r1, r0
 80081b6:	e9cd 2127 	strd	r2, r1, [sp, #156]	; 0x9c
 80081ba:	6058      	str	r0, [r3, #4]
 80081bc:	dd08      	ble.n	80081d0 <_vfprintf_r+0xf48>
 80081be:	4651      	mov	r1, sl
 80081c0:	4658      	mov	r0, fp
 80081c2:	aa26      	add	r2, sp, #152	; 0x98
 80081c4:	f002 fbef 	bl	800a9a6 <__sprint_r>
 80081c8:	2800      	cmp	r0, #0
 80081ca:	f040 8213 	bne.w	80085f4 <_vfprintf_r+0x136c>
 80081ce:	ac29      	add	r4, sp, #164	; 0xa4
 80081d0:	4623      	mov	r3, r4
 80081d2:	3d10      	subs	r5, #16
 80081d4:	e7b7      	b.n	8008146 <_vfprintf_r+0xebe>
 80081d6:	bf00      	nop
 80081d8:	0800bfba 	.word	0x0800bfba
 80081dc:	0800bfec 	.word	0x0800bfec
 80081e0:	9b08      	ldr	r3, [sp, #32]
 80081e2:	42ab      	cmp	r3, r5
 80081e4:	bfa8      	it	ge
 80081e6:	462b      	movge	r3, r5
 80081e8:	2b00      	cmp	r3, #0
 80081ea:	9307      	str	r3, [sp, #28]
 80081ec:	dd0a      	ble.n	8008204 <_vfprintf_r+0xf7c>
 80081ee:	441e      	add	r6, r3
 80081f0:	e9c4 9300 	strd	r9, r3, [r4]
 80081f4:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 80081f6:	9628      	str	r6, [sp, #160]	; 0xa0
 80081f8:	3301      	adds	r3, #1
 80081fa:	2b07      	cmp	r3, #7
 80081fc:	9327      	str	r3, [sp, #156]	; 0x9c
 80081fe:	f300 8088 	bgt.w	8008312 <_vfprintf_r+0x108a>
 8008202:	3408      	adds	r4, #8
 8008204:	9b07      	ldr	r3, [sp, #28]
 8008206:	2b00      	cmp	r3, #0
 8008208:	bfb4      	ite	lt
 800820a:	462e      	movlt	r6, r5
 800820c:	1aee      	subge	r6, r5, r3
 800820e:	2e00      	cmp	r6, #0
 8008210:	dd19      	ble.n	8008246 <_vfprintf_r+0xfbe>
 8008212:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 8008216:	4898      	ldr	r0, [pc, #608]	; (8008478 <_vfprintf_r+0x11f0>)
 8008218:	2e10      	cmp	r6, #16
 800821a:	f103 0301 	add.w	r3, r3, #1
 800821e:	f104 0108 	add.w	r1, r4, #8
 8008222:	6020      	str	r0, [r4, #0]
 8008224:	dc7f      	bgt.n	8008326 <_vfprintf_r+0x109e>
 8008226:	6066      	str	r6, [r4, #4]
 8008228:	2b07      	cmp	r3, #7
 800822a:	4416      	add	r6, r2
 800822c:	e9cd 3627 	strd	r3, r6, [sp, #156]	; 0x9c
 8008230:	f340 808c 	ble.w	800834c <_vfprintf_r+0x10c4>
 8008234:	4651      	mov	r1, sl
 8008236:	4658      	mov	r0, fp
 8008238:	aa26      	add	r2, sp, #152	; 0x98
 800823a:	f002 fbb4 	bl	800a9a6 <__sprint_r>
 800823e:	2800      	cmp	r0, #0
 8008240:	f040 81d8 	bne.w	80085f4 <_vfprintf_r+0x136c>
 8008244:	ac29      	add	r4, sp, #164	; 0xa4
 8008246:	f418 6f80 	tst.w	r8, #1024	; 0x400
 800824a:	444d      	add	r5, r9
 800824c:	d00a      	beq.n	8008264 <_vfprintf_r+0xfdc>
 800824e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008250:	2b00      	cmp	r3, #0
 8008252:	d17d      	bne.n	8008350 <_vfprintf_r+0x10c8>
 8008254:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008256:	2b00      	cmp	r3, #0
 8008258:	d17d      	bne.n	8008356 <_vfprintf_r+0x10ce>
 800825a:	9b08      	ldr	r3, [sp, #32]
 800825c:	444b      	add	r3, r9
 800825e:	429d      	cmp	r5, r3
 8008260:	bf28      	it	cs
 8008262:	461d      	movcs	r5, r3
 8008264:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8008266:	9a08      	ldr	r2, [sp, #32]
 8008268:	4293      	cmp	r3, r2
 800826a:	db02      	blt.n	8008272 <_vfprintf_r+0xfea>
 800826c:	f018 0f01 	tst.w	r8, #1
 8008270:	d00e      	beq.n	8008290 <_vfprintf_r+0x1008>
 8008272:	9b18      	ldr	r3, [sp, #96]	; 0x60
 8008274:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8008276:	6023      	str	r3, [r4, #0]
 8008278:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800827a:	6063      	str	r3, [r4, #4]
 800827c:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800827e:	4413      	add	r3, r2
 8008280:	9328      	str	r3, [sp, #160]	; 0xa0
 8008282:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8008284:	3301      	adds	r3, #1
 8008286:	2b07      	cmp	r3, #7
 8008288:	9327      	str	r3, [sp, #156]	; 0x9c
 800828a:	f300 80e0 	bgt.w	800844e <_vfprintf_r+0x11c6>
 800828e:	3408      	adds	r4, #8
 8008290:	9b08      	ldr	r3, [sp, #32]
 8008292:	9e20      	ldr	r6, [sp, #128]	; 0x80
 8008294:	eb09 0203 	add.w	r2, r9, r3
 8008298:	1b9e      	subs	r6, r3, r6
 800829a:	1b52      	subs	r2, r2, r5
 800829c:	4296      	cmp	r6, r2
 800829e:	bfa8      	it	ge
 80082a0:	4616      	movge	r6, r2
 80082a2:	2e00      	cmp	r6, #0
 80082a4:	dd0b      	ble.n	80082be <_vfprintf_r+0x1036>
 80082a6:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 80082a8:	e9c4 5600 	strd	r5, r6, [r4]
 80082ac:	4433      	add	r3, r6
 80082ae:	9328      	str	r3, [sp, #160]	; 0xa0
 80082b0:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 80082b2:	3301      	adds	r3, #1
 80082b4:	2b07      	cmp	r3, #7
 80082b6:	9327      	str	r3, [sp, #156]	; 0x9c
 80082b8:	f300 80d3 	bgt.w	8008462 <_vfprintf_r+0x11da>
 80082bc:	3408      	adds	r4, #8
 80082be:	9d20      	ldr	r5, [sp, #128]	; 0x80
 80082c0:	9b08      	ldr	r3, [sp, #32]
 80082c2:	2e00      	cmp	r6, #0
 80082c4:	eba3 0505 	sub.w	r5, r3, r5
 80082c8:	bfa8      	it	ge
 80082ca:	1bad      	subge	r5, r5, r6
 80082cc:	2d00      	cmp	r5, #0
 80082ce:	f77f abf6 	ble.w	8007abe <_vfprintf_r+0x836>
 80082d2:	f04f 0910 	mov.w	r9, #16
 80082d6:	4e68      	ldr	r6, [pc, #416]	; (8008478 <_vfprintf_r+0x11f0>)
 80082d8:	2d10      	cmp	r5, #16
 80082da:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 80082de:	f104 0108 	add.w	r1, r4, #8
 80082e2:	f103 0301 	add.w	r3, r3, #1
 80082e6:	6026      	str	r6, [r4, #0]
 80082e8:	f77f aecb 	ble.w	8008082 <_vfprintf_r+0xdfa>
 80082ec:	3210      	adds	r2, #16
 80082ee:	2b07      	cmp	r3, #7
 80082f0:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 80082f4:	f8c4 9004 	str.w	r9, [r4, #4]
 80082f8:	dd08      	ble.n	800830c <_vfprintf_r+0x1084>
 80082fa:	4651      	mov	r1, sl
 80082fc:	4658      	mov	r0, fp
 80082fe:	aa26      	add	r2, sp, #152	; 0x98
 8008300:	f002 fb51 	bl	800a9a6 <__sprint_r>
 8008304:	2800      	cmp	r0, #0
 8008306:	f040 8175 	bne.w	80085f4 <_vfprintf_r+0x136c>
 800830a:	a929      	add	r1, sp, #164	; 0xa4
 800830c:	460c      	mov	r4, r1
 800830e:	3d10      	subs	r5, #16
 8008310:	e7e2      	b.n	80082d8 <_vfprintf_r+0x1050>
 8008312:	4651      	mov	r1, sl
 8008314:	4658      	mov	r0, fp
 8008316:	aa26      	add	r2, sp, #152	; 0x98
 8008318:	f002 fb45 	bl	800a9a6 <__sprint_r>
 800831c:	2800      	cmp	r0, #0
 800831e:	f040 8169 	bne.w	80085f4 <_vfprintf_r+0x136c>
 8008322:	ac29      	add	r4, sp, #164	; 0xa4
 8008324:	e76e      	b.n	8008204 <_vfprintf_r+0xf7c>
 8008326:	2010      	movs	r0, #16
 8008328:	2b07      	cmp	r3, #7
 800832a:	4402      	add	r2, r0
 800832c:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8008330:	6060      	str	r0, [r4, #4]
 8008332:	dd08      	ble.n	8008346 <_vfprintf_r+0x10be>
 8008334:	4651      	mov	r1, sl
 8008336:	4658      	mov	r0, fp
 8008338:	aa26      	add	r2, sp, #152	; 0x98
 800833a:	f002 fb34 	bl	800a9a6 <__sprint_r>
 800833e:	2800      	cmp	r0, #0
 8008340:	f040 8158 	bne.w	80085f4 <_vfprintf_r+0x136c>
 8008344:	a929      	add	r1, sp, #164	; 0xa4
 8008346:	460c      	mov	r4, r1
 8008348:	3e10      	subs	r6, #16
 800834a:	e762      	b.n	8008212 <_vfprintf_r+0xf8a>
 800834c:	460c      	mov	r4, r1
 800834e:	e77a      	b.n	8008246 <_vfprintf_r+0xfbe>
 8008350:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008352:	2b00      	cmp	r3, #0
 8008354:	d04b      	beq.n	80083ee <_vfprintf_r+0x1166>
 8008356:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008358:	3b01      	subs	r3, #1
 800835a:	930c      	str	r3, [sp, #48]	; 0x30
 800835c:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800835e:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8008360:	6023      	str	r3, [r4, #0]
 8008362:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8008364:	6063      	str	r3, [r4, #4]
 8008366:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8008368:	4413      	add	r3, r2
 800836a:	9328      	str	r3, [sp, #160]	; 0xa0
 800836c:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800836e:	3301      	adds	r3, #1
 8008370:	2b07      	cmp	r3, #7
 8008372:	9327      	str	r3, [sp, #156]	; 0x9c
 8008374:	dc42      	bgt.n	80083fc <_vfprintf_r+0x1174>
 8008376:	3408      	adds	r4, #8
 8008378:	9b08      	ldr	r3, [sp, #32]
 800837a:	444b      	add	r3, r9
 800837c:	1b5a      	subs	r2, r3, r5
 800837e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008380:	781b      	ldrb	r3, [r3, #0]
 8008382:	4293      	cmp	r3, r2
 8008384:	bfa8      	it	ge
 8008386:	4613      	movge	r3, r2
 8008388:	2b00      	cmp	r3, #0
 800838a:	461e      	mov	r6, r3
 800838c:	dd0a      	ble.n	80083a4 <_vfprintf_r+0x111c>
 800838e:	e9c4 5300 	strd	r5, r3, [r4]
 8008392:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8008394:	4433      	add	r3, r6
 8008396:	9328      	str	r3, [sp, #160]	; 0xa0
 8008398:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800839a:	3301      	adds	r3, #1
 800839c:	2b07      	cmp	r3, #7
 800839e:	9327      	str	r3, [sp, #156]	; 0x9c
 80083a0:	dc36      	bgt.n	8008410 <_vfprintf_r+0x1188>
 80083a2:	3408      	adds	r4, #8
 80083a4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80083a6:	2e00      	cmp	r6, #0
 80083a8:	781b      	ldrb	r3, [r3, #0]
 80083aa:	bfb4      	ite	lt
 80083ac:	461e      	movlt	r6, r3
 80083ae:	1b9e      	subge	r6, r3, r6
 80083b0:	2e00      	cmp	r6, #0
 80083b2:	dd18      	ble.n	80083e6 <_vfprintf_r+0x115e>
 80083b4:	e9dd 2327 	ldrd	r2, r3, [sp, #156]	; 0x9c
 80083b8:	482f      	ldr	r0, [pc, #188]	; (8008478 <_vfprintf_r+0x11f0>)
 80083ba:	2e10      	cmp	r6, #16
 80083bc:	f102 0201 	add.w	r2, r2, #1
 80083c0:	f104 0108 	add.w	r1, r4, #8
 80083c4:	6020      	str	r0, [r4, #0]
 80083c6:	dc2d      	bgt.n	8008424 <_vfprintf_r+0x119c>
 80083c8:	4433      	add	r3, r6
 80083ca:	2a07      	cmp	r2, #7
 80083cc:	e9cd 2327 	strd	r2, r3, [sp, #156]	; 0x9c
 80083d0:	6066      	str	r6, [r4, #4]
 80083d2:	dd3a      	ble.n	800844a <_vfprintf_r+0x11c2>
 80083d4:	4651      	mov	r1, sl
 80083d6:	4658      	mov	r0, fp
 80083d8:	aa26      	add	r2, sp, #152	; 0x98
 80083da:	f002 fae4 	bl	800a9a6 <__sprint_r>
 80083de:	2800      	cmp	r0, #0
 80083e0:	f040 8108 	bne.w	80085f4 <_vfprintf_r+0x136c>
 80083e4:	ac29      	add	r4, sp, #164	; 0xa4
 80083e6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80083e8:	781b      	ldrb	r3, [r3, #0]
 80083ea:	441d      	add	r5, r3
 80083ec:	e72f      	b.n	800824e <_vfprintf_r+0xfc6>
 80083ee:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80083f0:	3b01      	subs	r3, #1
 80083f2:	930e      	str	r3, [sp, #56]	; 0x38
 80083f4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80083f6:	3b01      	subs	r3, #1
 80083f8:	930d      	str	r3, [sp, #52]	; 0x34
 80083fa:	e7af      	b.n	800835c <_vfprintf_r+0x10d4>
 80083fc:	4651      	mov	r1, sl
 80083fe:	4658      	mov	r0, fp
 8008400:	aa26      	add	r2, sp, #152	; 0x98
 8008402:	f002 fad0 	bl	800a9a6 <__sprint_r>
 8008406:	2800      	cmp	r0, #0
 8008408:	f040 80f4 	bne.w	80085f4 <_vfprintf_r+0x136c>
 800840c:	ac29      	add	r4, sp, #164	; 0xa4
 800840e:	e7b3      	b.n	8008378 <_vfprintf_r+0x10f0>
 8008410:	4651      	mov	r1, sl
 8008412:	4658      	mov	r0, fp
 8008414:	aa26      	add	r2, sp, #152	; 0x98
 8008416:	f002 fac6 	bl	800a9a6 <__sprint_r>
 800841a:	2800      	cmp	r0, #0
 800841c:	f040 80ea 	bne.w	80085f4 <_vfprintf_r+0x136c>
 8008420:	ac29      	add	r4, sp, #164	; 0xa4
 8008422:	e7bf      	b.n	80083a4 <_vfprintf_r+0x111c>
 8008424:	2010      	movs	r0, #16
 8008426:	2a07      	cmp	r2, #7
 8008428:	4403      	add	r3, r0
 800842a:	e9cd 2327 	strd	r2, r3, [sp, #156]	; 0x9c
 800842e:	6060      	str	r0, [r4, #4]
 8008430:	dd08      	ble.n	8008444 <_vfprintf_r+0x11bc>
 8008432:	4651      	mov	r1, sl
 8008434:	4658      	mov	r0, fp
 8008436:	aa26      	add	r2, sp, #152	; 0x98
 8008438:	f002 fab5 	bl	800a9a6 <__sprint_r>
 800843c:	2800      	cmp	r0, #0
 800843e:	f040 80d9 	bne.w	80085f4 <_vfprintf_r+0x136c>
 8008442:	a929      	add	r1, sp, #164	; 0xa4
 8008444:	460c      	mov	r4, r1
 8008446:	3e10      	subs	r6, #16
 8008448:	e7b4      	b.n	80083b4 <_vfprintf_r+0x112c>
 800844a:	460c      	mov	r4, r1
 800844c:	e7cb      	b.n	80083e6 <_vfprintf_r+0x115e>
 800844e:	4651      	mov	r1, sl
 8008450:	4658      	mov	r0, fp
 8008452:	aa26      	add	r2, sp, #152	; 0x98
 8008454:	f002 faa7 	bl	800a9a6 <__sprint_r>
 8008458:	2800      	cmp	r0, #0
 800845a:	f040 80cb 	bne.w	80085f4 <_vfprintf_r+0x136c>
 800845e:	ac29      	add	r4, sp, #164	; 0xa4
 8008460:	e716      	b.n	8008290 <_vfprintf_r+0x1008>
 8008462:	4651      	mov	r1, sl
 8008464:	4658      	mov	r0, fp
 8008466:	aa26      	add	r2, sp, #152	; 0x98
 8008468:	f002 fa9d 	bl	800a9a6 <__sprint_r>
 800846c:	2800      	cmp	r0, #0
 800846e:	f040 80c1 	bne.w	80085f4 <_vfprintf_r+0x136c>
 8008472:	ac29      	add	r4, sp, #164	; 0xa4
 8008474:	e723      	b.n	80082be <_vfprintf_r+0x1036>
 8008476:	bf00      	nop
 8008478:	0800bfec 	.word	0x0800bfec
 800847c:	9a08      	ldr	r2, [sp, #32]
 800847e:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8008480:	2a01      	cmp	r2, #1
 8008482:	f106 0601 	add.w	r6, r6, #1
 8008486:	f103 0301 	add.w	r3, r3, #1
 800848a:	f104 0508 	add.w	r5, r4, #8
 800848e:	dc03      	bgt.n	8008498 <_vfprintf_r+0x1210>
 8008490:	f018 0f01 	tst.w	r8, #1
 8008494:	f000 8081 	beq.w	800859a <_vfprintf_r+0x1312>
 8008498:	2201      	movs	r2, #1
 800849a:	2b07      	cmp	r3, #7
 800849c:	e9cd 3627 	strd	r3, r6, [sp, #156]	; 0x9c
 80084a0:	f8c4 9000 	str.w	r9, [r4]
 80084a4:	6062      	str	r2, [r4, #4]
 80084a6:	dd08      	ble.n	80084ba <_vfprintf_r+0x1232>
 80084a8:	4651      	mov	r1, sl
 80084aa:	4658      	mov	r0, fp
 80084ac:	aa26      	add	r2, sp, #152	; 0x98
 80084ae:	f002 fa7a 	bl	800a9a6 <__sprint_r>
 80084b2:	2800      	cmp	r0, #0
 80084b4:	f040 809e 	bne.w	80085f4 <_vfprintf_r+0x136c>
 80084b8:	ad29      	add	r5, sp, #164	; 0xa4
 80084ba:	9b18      	ldr	r3, [sp, #96]	; 0x60
 80084bc:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80084be:	602b      	str	r3, [r5, #0]
 80084c0:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80084c2:	606b      	str	r3, [r5, #4]
 80084c4:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 80084c6:	4413      	add	r3, r2
 80084c8:	9328      	str	r3, [sp, #160]	; 0xa0
 80084ca:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 80084cc:	3301      	adds	r3, #1
 80084ce:	2b07      	cmp	r3, #7
 80084d0:	9327      	str	r3, [sp, #156]	; 0x9c
 80084d2:	dc32      	bgt.n	800853a <_vfprintf_r+0x12b2>
 80084d4:	3508      	adds	r5, #8
 80084d6:	9b08      	ldr	r3, [sp, #32]
 80084d8:	2200      	movs	r2, #0
 80084da:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80084de:	1e5c      	subs	r4, r3, #1
 80084e0:	2300      	movs	r3, #0
 80084e2:	f7f8 fa61 	bl	80009a8 <__aeabi_dcmpeq>
 80084e6:	2800      	cmp	r0, #0
 80084e8:	d130      	bne.n	800854c <_vfprintf_r+0x12c4>
 80084ea:	9927      	ldr	r1, [sp, #156]	; 0x9c
 80084ec:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 80084ee:	9a08      	ldr	r2, [sp, #32]
 80084f0:	3101      	adds	r1, #1
 80084f2:	3b01      	subs	r3, #1
 80084f4:	f109 0001 	add.w	r0, r9, #1
 80084f8:	4413      	add	r3, r2
 80084fa:	2907      	cmp	r1, #7
 80084fc:	e9c5 0400 	strd	r0, r4, [r5]
 8008500:	e9cd 1327 	strd	r1, r3, [sp, #156]	; 0x9c
 8008504:	dd52      	ble.n	80085ac <_vfprintf_r+0x1324>
 8008506:	4651      	mov	r1, sl
 8008508:	4658      	mov	r0, fp
 800850a:	aa26      	add	r2, sp, #152	; 0x98
 800850c:	f002 fa4b 	bl	800a9a6 <__sprint_r>
 8008510:	2800      	cmp	r0, #0
 8008512:	d16f      	bne.n	80085f4 <_vfprintf_r+0x136c>
 8008514:	ad29      	add	r5, sp, #164	; 0xa4
 8008516:	ab22      	add	r3, sp, #136	; 0x88
 8008518:	602b      	str	r3, [r5, #0]
 800851a:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 800851c:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 800851e:	606b      	str	r3, [r5, #4]
 8008520:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8008522:	4413      	add	r3, r2
 8008524:	9328      	str	r3, [sp, #160]	; 0xa0
 8008526:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8008528:	3301      	adds	r3, #1
 800852a:	2b07      	cmp	r3, #7
 800852c:	9327      	str	r3, [sp, #156]	; 0x9c
 800852e:	f73f adaf 	bgt.w	8008090 <_vfprintf_r+0xe08>
 8008532:	f105 0408 	add.w	r4, r5, #8
 8008536:	f7ff bac2 	b.w	8007abe <_vfprintf_r+0x836>
 800853a:	4651      	mov	r1, sl
 800853c:	4658      	mov	r0, fp
 800853e:	aa26      	add	r2, sp, #152	; 0x98
 8008540:	f002 fa31 	bl	800a9a6 <__sprint_r>
 8008544:	2800      	cmp	r0, #0
 8008546:	d155      	bne.n	80085f4 <_vfprintf_r+0x136c>
 8008548:	ad29      	add	r5, sp, #164	; 0xa4
 800854a:	e7c4      	b.n	80084d6 <_vfprintf_r+0x124e>
 800854c:	2c00      	cmp	r4, #0
 800854e:	dde2      	ble.n	8008516 <_vfprintf_r+0x128e>
 8008550:	f04f 0910 	mov.w	r9, #16
 8008554:	4e5a      	ldr	r6, [pc, #360]	; (80086c0 <_vfprintf_r+0x1438>)
 8008556:	2c10      	cmp	r4, #16
 8008558:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 800855c:	f105 0108 	add.w	r1, r5, #8
 8008560:	f103 0301 	add.w	r3, r3, #1
 8008564:	602e      	str	r6, [r5, #0]
 8008566:	dc07      	bgt.n	8008578 <_vfprintf_r+0x12f0>
 8008568:	606c      	str	r4, [r5, #4]
 800856a:	2b07      	cmp	r3, #7
 800856c:	4414      	add	r4, r2
 800856e:	e9cd 3427 	strd	r3, r4, [sp, #156]	; 0x9c
 8008572:	dcc8      	bgt.n	8008506 <_vfprintf_r+0x127e>
 8008574:	460d      	mov	r5, r1
 8008576:	e7ce      	b.n	8008516 <_vfprintf_r+0x128e>
 8008578:	3210      	adds	r2, #16
 800857a:	2b07      	cmp	r3, #7
 800857c:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8008580:	f8c5 9004 	str.w	r9, [r5, #4]
 8008584:	dd06      	ble.n	8008594 <_vfprintf_r+0x130c>
 8008586:	4651      	mov	r1, sl
 8008588:	4658      	mov	r0, fp
 800858a:	aa26      	add	r2, sp, #152	; 0x98
 800858c:	f002 fa0b 	bl	800a9a6 <__sprint_r>
 8008590:	bb80      	cbnz	r0, 80085f4 <_vfprintf_r+0x136c>
 8008592:	a929      	add	r1, sp, #164	; 0xa4
 8008594:	460d      	mov	r5, r1
 8008596:	3c10      	subs	r4, #16
 8008598:	e7dd      	b.n	8008556 <_vfprintf_r+0x12ce>
 800859a:	2201      	movs	r2, #1
 800859c:	2b07      	cmp	r3, #7
 800859e:	e9cd 3627 	strd	r3, r6, [sp, #156]	; 0x9c
 80085a2:	f8c4 9000 	str.w	r9, [r4]
 80085a6:	6062      	str	r2, [r4, #4]
 80085a8:	ddb5      	ble.n	8008516 <_vfprintf_r+0x128e>
 80085aa:	e7ac      	b.n	8008506 <_vfprintf_r+0x127e>
 80085ac:	3508      	adds	r5, #8
 80085ae:	e7b2      	b.n	8008516 <_vfprintf_r+0x128e>
 80085b0:	460c      	mov	r4, r1
 80085b2:	f7ff ba84 	b.w	8007abe <_vfprintf_r+0x836>
 80085b6:	e9dd 3214 	ldrd	r3, r2, [sp, #80]	; 0x50
 80085ba:	1a9d      	subs	r5, r3, r2
 80085bc:	2d00      	cmp	r5, #0
 80085be:	f77f aa82 	ble.w	8007ac6 <_vfprintf_r+0x83e>
 80085c2:	f04f 0810 	mov.w	r8, #16
 80085c6:	4e3f      	ldr	r6, [pc, #252]	; (80086c4 <_vfprintf_r+0x143c>)
 80085c8:	2d10      	cmp	r5, #16
 80085ca:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 80085ce:	6026      	str	r6, [r4, #0]
 80085d0:	f103 0301 	add.w	r3, r3, #1
 80085d4:	dc17      	bgt.n	8008606 <_vfprintf_r+0x137e>
 80085d6:	6065      	str	r5, [r4, #4]
 80085d8:	2b07      	cmp	r3, #7
 80085da:	4415      	add	r5, r2
 80085dc:	e9cd 3527 	strd	r3, r5, [sp, #156]	; 0x9c
 80085e0:	f77f aa71 	ble.w	8007ac6 <_vfprintf_r+0x83e>
 80085e4:	4651      	mov	r1, sl
 80085e6:	4658      	mov	r0, fp
 80085e8:	aa26      	add	r2, sp, #152	; 0x98
 80085ea:	f002 f9dc 	bl	800a9a6 <__sprint_r>
 80085ee:	2800      	cmp	r0, #0
 80085f0:	f43f aa69 	beq.w	8007ac6 <_vfprintf_r+0x83e>
 80085f4:	2f00      	cmp	r7, #0
 80085f6:	f43f a884 	beq.w	8007702 <_vfprintf_r+0x47a>
 80085fa:	4639      	mov	r1, r7
 80085fc:	4658      	mov	r0, fp
 80085fe:	f001 f91b 	bl	8009838 <_free_r>
 8008602:	f7ff b87e 	b.w	8007702 <_vfprintf_r+0x47a>
 8008606:	3210      	adds	r2, #16
 8008608:	2b07      	cmp	r3, #7
 800860a:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 800860e:	f8c4 8004 	str.w	r8, [r4, #4]
 8008612:	dc02      	bgt.n	800861a <_vfprintf_r+0x1392>
 8008614:	3408      	adds	r4, #8
 8008616:	3d10      	subs	r5, #16
 8008618:	e7d6      	b.n	80085c8 <_vfprintf_r+0x1340>
 800861a:	4651      	mov	r1, sl
 800861c:	4658      	mov	r0, fp
 800861e:	aa26      	add	r2, sp, #152	; 0x98
 8008620:	f002 f9c1 	bl	800a9a6 <__sprint_r>
 8008624:	2800      	cmp	r0, #0
 8008626:	d1e5      	bne.n	80085f4 <_vfprintf_r+0x136c>
 8008628:	ac29      	add	r4, sp, #164	; 0xa4
 800862a:	e7f4      	b.n	8008616 <_vfprintf_r+0x138e>
 800862c:	4639      	mov	r1, r7
 800862e:	4658      	mov	r0, fp
 8008630:	f001 f902 	bl	8009838 <_free_r>
 8008634:	f7ff ba5e 	b.w	8007af4 <_vfprintf_r+0x86c>
 8008638:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800863a:	b91b      	cbnz	r3, 8008644 <_vfprintf_r+0x13bc>
 800863c:	2300      	movs	r3, #0
 800863e:	9327      	str	r3, [sp, #156]	; 0x9c
 8008640:	f7ff b85f 	b.w	8007702 <_vfprintf_r+0x47a>
 8008644:	4651      	mov	r1, sl
 8008646:	4658      	mov	r0, fp
 8008648:	aa26      	add	r2, sp, #152	; 0x98
 800864a:	f002 f9ac 	bl	800a9a6 <__sprint_r>
 800864e:	2800      	cmp	r0, #0
 8008650:	d0f4      	beq.n	800863c <_vfprintf_r+0x13b4>
 8008652:	f7ff b856 	b.w	8007702 <_vfprintf_r+0x47a>
 8008656:	ea56 0207 	orrs.w	r2, r6, r7
 800865a:	f8cd 8030 	str.w	r8, [sp, #48]	; 0x30
 800865e:	f43f ab6a 	beq.w	8007d36 <_vfprintf_r+0xaae>
 8008662:	2b01      	cmp	r3, #1
 8008664:	f43f abff 	beq.w	8007e66 <_vfprintf_r+0xbde>
 8008668:	2b02      	cmp	r3, #2
 800866a:	f50d 79a4 	add.w	r9, sp, #328	; 0x148
 800866e:	f43f ac47 	beq.w	8007f00 <_vfprintf_r+0xc78>
 8008672:	08f2      	lsrs	r2, r6, #3
 8008674:	ea42 7247 	orr.w	r2, r2, r7, lsl #29
 8008678:	08f8      	lsrs	r0, r7, #3
 800867a:	f006 0307 	and.w	r3, r6, #7
 800867e:	4607      	mov	r7, r0
 8008680:	4616      	mov	r6, r2
 8008682:	3330      	adds	r3, #48	; 0x30
 8008684:	ea56 0207 	orrs.w	r2, r6, r7
 8008688:	4649      	mov	r1, r9
 800868a:	f809 3d01 	strb.w	r3, [r9, #-1]!
 800868e:	d1f0      	bne.n	8008672 <_vfprintf_r+0x13ea>
 8008690:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8008692:	07d0      	lsls	r0, r2, #31
 8008694:	d506      	bpl.n	80086a4 <_vfprintf_r+0x141c>
 8008696:	2b30      	cmp	r3, #48	; 0x30
 8008698:	d004      	beq.n	80086a4 <_vfprintf_r+0x141c>
 800869a:	2330      	movs	r3, #48	; 0x30
 800869c:	f809 3c01 	strb.w	r3, [r9, #-1]
 80086a0:	f1a1 0902 	sub.w	r9, r1, #2
 80086a4:	2700      	movs	r7, #0
 80086a6:	ab52      	add	r3, sp, #328	; 0x148
 80086a8:	eba3 0309 	sub.w	r3, r3, r9
 80086ac:	f8dd 8030 	ldr.w	r8, [sp, #48]	; 0x30
 80086b0:	9e07      	ldr	r6, [sp, #28]
 80086b2:	9307      	str	r3, [sp, #28]
 80086b4:	463d      	mov	r5, r7
 80086b6:	e9cd 770c 	strd	r7, r7, [sp, #48]	; 0x30
 80086ba:	f7ff b942 	b.w	8007942 <_vfprintf_r+0x6ba>
 80086be:	bf00      	nop
 80086c0:	0800bfec 	.word	0x0800bfec
 80086c4:	0800bfdc 	.word	0x0800bfdc

080086c8 <__sbprintf>:
 80086c8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80086ca:	461f      	mov	r7, r3
 80086cc:	898b      	ldrh	r3, [r1, #12]
 80086ce:	f2ad 4d6c 	subw	sp, sp, #1132	; 0x46c
 80086d2:	f023 0302 	bic.w	r3, r3, #2
 80086d6:	f8ad 300c 	strh.w	r3, [sp, #12]
 80086da:	6e4b      	ldr	r3, [r1, #100]	; 0x64
 80086dc:	4615      	mov	r5, r2
 80086de:	9319      	str	r3, [sp, #100]	; 0x64
 80086e0:	89cb      	ldrh	r3, [r1, #14]
 80086e2:	4606      	mov	r6, r0
 80086e4:	f8ad 300e 	strh.w	r3, [sp, #14]
 80086e8:	69cb      	ldr	r3, [r1, #28]
 80086ea:	a816      	add	r0, sp, #88	; 0x58
 80086ec:	9307      	str	r3, [sp, #28]
 80086ee:	6a4b      	ldr	r3, [r1, #36]	; 0x24
 80086f0:	460c      	mov	r4, r1
 80086f2:	9309      	str	r3, [sp, #36]	; 0x24
 80086f4:	ab1a      	add	r3, sp, #104	; 0x68
 80086f6:	9300      	str	r3, [sp, #0]
 80086f8:	9304      	str	r3, [sp, #16]
 80086fa:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80086fe:	9302      	str	r3, [sp, #8]
 8008700:	9305      	str	r3, [sp, #20]
 8008702:	2300      	movs	r3, #0
 8008704:	9306      	str	r3, [sp, #24]
 8008706:	f001 fac5 	bl	8009c94 <__retarget_lock_init_recursive>
 800870a:	462a      	mov	r2, r5
 800870c:	463b      	mov	r3, r7
 800870e:	4669      	mov	r1, sp
 8008710:	4630      	mov	r0, r6
 8008712:	f7fe fdb9 	bl	8007288 <_vfprintf_r>
 8008716:	1e05      	subs	r5, r0, #0
 8008718:	db07      	blt.n	800872a <__sbprintf+0x62>
 800871a:	4669      	mov	r1, sp
 800871c:	4630      	mov	r0, r6
 800871e:	f000 ff8f 	bl	8009640 <_fflush_r>
 8008722:	2800      	cmp	r0, #0
 8008724:	bf18      	it	ne
 8008726:	f04f 35ff 	movne.w	r5, #4294967295
 800872a:	f8bd 300c 	ldrh.w	r3, [sp, #12]
 800872e:	9816      	ldr	r0, [sp, #88]	; 0x58
 8008730:	065b      	lsls	r3, r3, #25
 8008732:	bf42      	ittt	mi
 8008734:	89a3      	ldrhmi	r3, [r4, #12]
 8008736:	f043 0340 	orrmi.w	r3, r3, #64	; 0x40
 800873a:	81a3      	strhmi	r3, [r4, #12]
 800873c:	f001 faab 	bl	8009c96 <__retarget_lock_close_recursive>
 8008740:	4628      	mov	r0, r5
 8008742:	f20d 4d6c 	addw	sp, sp, #1132	; 0x46c
 8008746:	bdf0      	pop	{r4, r5, r6, r7, pc}

08008748 <_vsnprintf_r>:
 8008748:	b530      	push	{r4, r5, lr}
 800874a:	1e14      	subs	r4, r2, #0
 800874c:	4605      	mov	r5, r0
 800874e:	b09b      	sub	sp, #108	; 0x6c
 8008750:	4618      	mov	r0, r3
 8008752:	da05      	bge.n	8008760 <_vsnprintf_r+0x18>
 8008754:	238b      	movs	r3, #139	; 0x8b
 8008756:	f04f 30ff 	mov.w	r0, #4294967295
 800875a:	602b      	str	r3, [r5, #0]
 800875c:	b01b      	add	sp, #108	; 0x6c
 800875e:	bd30      	pop	{r4, r5, pc}
 8008760:	f44f 7302 	mov.w	r3, #520	; 0x208
 8008764:	f8ad 300c 	strh.w	r3, [sp, #12]
 8008768:	bf0c      	ite	eq
 800876a:	4623      	moveq	r3, r4
 800876c:	f104 33ff 	addne.w	r3, r4, #4294967295
 8008770:	9302      	str	r3, [sp, #8]
 8008772:	9305      	str	r3, [sp, #20]
 8008774:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8008778:	4602      	mov	r2, r0
 800877a:	9100      	str	r1, [sp, #0]
 800877c:	9104      	str	r1, [sp, #16]
 800877e:	f8ad 300e 	strh.w	r3, [sp, #14]
 8008782:	4669      	mov	r1, sp
 8008784:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8008786:	4628      	mov	r0, r5
 8008788:	f7fd fb9a 	bl	8005ec0 <_svfprintf_r>
 800878c:	1c43      	adds	r3, r0, #1
 800878e:	bfbc      	itt	lt
 8008790:	238b      	movlt	r3, #139	; 0x8b
 8008792:	602b      	strlt	r3, [r5, #0]
 8008794:	2c00      	cmp	r4, #0
 8008796:	d0e1      	beq.n	800875c <_vsnprintf_r+0x14>
 8008798:	2200      	movs	r2, #0
 800879a:	9b00      	ldr	r3, [sp, #0]
 800879c:	701a      	strb	r2, [r3, #0]
 800879e:	e7dd      	b.n	800875c <_vsnprintf_r+0x14>

080087a0 <vsnprintf>:
 80087a0:	b507      	push	{r0, r1, r2, lr}
 80087a2:	9300      	str	r3, [sp, #0]
 80087a4:	4613      	mov	r3, r2
 80087a6:	460a      	mov	r2, r1
 80087a8:	4601      	mov	r1, r0
 80087aa:	4803      	ldr	r0, [pc, #12]	; (80087b8 <vsnprintf+0x18>)
 80087ac:	6800      	ldr	r0, [r0, #0]
 80087ae:	f7ff ffcb 	bl	8008748 <_vsnprintf_r>
 80087b2:	b003      	add	sp, #12
 80087b4:	f85d fb04 	ldr.w	pc, [sp], #4
 80087b8:	200000b4 	.word	0x200000b4

080087bc <__swsetup_r>:
 80087bc:	b538      	push	{r3, r4, r5, lr}
 80087be:	4b2a      	ldr	r3, [pc, #168]	; (8008868 <__swsetup_r+0xac>)
 80087c0:	4605      	mov	r5, r0
 80087c2:	6818      	ldr	r0, [r3, #0]
 80087c4:	460c      	mov	r4, r1
 80087c6:	b118      	cbz	r0, 80087d0 <__swsetup_r+0x14>
 80087c8:	6b83      	ldr	r3, [r0, #56]	; 0x38
 80087ca:	b90b      	cbnz	r3, 80087d0 <__swsetup_r+0x14>
 80087cc:	f000 ffa4 	bl	8009718 <__sinit>
 80087d0:	89a3      	ldrh	r3, [r4, #12]
 80087d2:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80087d6:	0718      	lsls	r0, r3, #28
 80087d8:	d422      	bmi.n	8008820 <__swsetup_r+0x64>
 80087da:	06d9      	lsls	r1, r3, #27
 80087dc:	d407      	bmi.n	80087ee <__swsetup_r+0x32>
 80087de:	2309      	movs	r3, #9
 80087e0:	602b      	str	r3, [r5, #0]
 80087e2:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80087e6:	f04f 30ff 	mov.w	r0, #4294967295
 80087ea:	81a3      	strh	r3, [r4, #12]
 80087ec:	e034      	b.n	8008858 <__swsetup_r+0x9c>
 80087ee:	0758      	lsls	r0, r3, #29
 80087f0:	d512      	bpl.n	8008818 <__swsetup_r+0x5c>
 80087f2:	6b21      	ldr	r1, [r4, #48]	; 0x30
 80087f4:	b141      	cbz	r1, 8008808 <__swsetup_r+0x4c>
 80087f6:	f104 0340 	add.w	r3, r4, #64	; 0x40
 80087fa:	4299      	cmp	r1, r3
 80087fc:	d002      	beq.n	8008804 <__swsetup_r+0x48>
 80087fe:	4628      	mov	r0, r5
 8008800:	f001 f81a 	bl	8009838 <_free_r>
 8008804:	2300      	movs	r3, #0
 8008806:	6323      	str	r3, [r4, #48]	; 0x30
 8008808:	89a3      	ldrh	r3, [r4, #12]
 800880a:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800880e:	81a3      	strh	r3, [r4, #12]
 8008810:	2300      	movs	r3, #0
 8008812:	6063      	str	r3, [r4, #4]
 8008814:	6923      	ldr	r3, [r4, #16]
 8008816:	6023      	str	r3, [r4, #0]
 8008818:	89a3      	ldrh	r3, [r4, #12]
 800881a:	f043 0308 	orr.w	r3, r3, #8
 800881e:	81a3      	strh	r3, [r4, #12]
 8008820:	6923      	ldr	r3, [r4, #16]
 8008822:	b94b      	cbnz	r3, 8008838 <__swsetup_r+0x7c>
 8008824:	89a3      	ldrh	r3, [r4, #12]
 8008826:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800882a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800882e:	d003      	beq.n	8008838 <__swsetup_r+0x7c>
 8008830:	4621      	mov	r1, r4
 8008832:	4628      	mov	r0, r5
 8008834:	f001 fa5e 	bl	8009cf4 <__smakebuf_r>
 8008838:	89a0      	ldrh	r0, [r4, #12]
 800883a:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800883e:	f010 0301 	ands.w	r3, r0, #1
 8008842:	d00a      	beq.n	800885a <__swsetup_r+0x9e>
 8008844:	2300      	movs	r3, #0
 8008846:	60a3      	str	r3, [r4, #8]
 8008848:	6963      	ldr	r3, [r4, #20]
 800884a:	425b      	negs	r3, r3
 800884c:	61a3      	str	r3, [r4, #24]
 800884e:	6923      	ldr	r3, [r4, #16]
 8008850:	b943      	cbnz	r3, 8008864 <__swsetup_r+0xa8>
 8008852:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8008856:	d1c4      	bne.n	80087e2 <__swsetup_r+0x26>
 8008858:	bd38      	pop	{r3, r4, r5, pc}
 800885a:	0781      	lsls	r1, r0, #30
 800885c:	bf58      	it	pl
 800885e:	6963      	ldrpl	r3, [r4, #20]
 8008860:	60a3      	str	r3, [r4, #8]
 8008862:	e7f4      	b.n	800884e <__swsetup_r+0x92>
 8008864:	2000      	movs	r0, #0
 8008866:	e7f7      	b.n	8008858 <__swsetup_r+0x9c>
 8008868:	200000b4 	.word	0x200000b4

0800886c <register_fini>:
 800886c:	4b02      	ldr	r3, [pc, #8]	; (8008878 <register_fini+0xc>)
 800886e:	b113      	cbz	r3, 8008876 <register_fini+0xa>
 8008870:	4802      	ldr	r0, [pc, #8]	; (800887c <register_fini+0x10>)
 8008872:	f000 b805 	b.w	8008880 <atexit>
 8008876:	4770      	bx	lr
 8008878:	00000000 	.word	0x00000000
 800887c:	08009769 	.word	0x08009769

08008880 <atexit>:
 8008880:	2300      	movs	r3, #0
 8008882:	4601      	mov	r1, r0
 8008884:	461a      	mov	r2, r3
 8008886:	4618      	mov	r0, r3
 8008888:	f002 bddc 	b.w	800b444 <__register_exitproc>

0800888c <quorem>:
 800888c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008890:	6903      	ldr	r3, [r0, #16]
 8008892:	690c      	ldr	r4, [r1, #16]
 8008894:	4607      	mov	r7, r0
 8008896:	42a3      	cmp	r3, r4
 8008898:	f2c0 8083 	blt.w	80089a2 <quorem+0x116>
 800889c:	3c01      	subs	r4, #1
 800889e:	f100 0514 	add.w	r5, r0, #20
 80088a2:	f101 0814 	add.w	r8, r1, #20
 80088a6:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80088aa:	9301      	str	r3, [sp, #4]
 80088ac:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80088b0:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80088b4:	3301      	adds	r3, #1
 80088b6:	429a      	cmp	r2, r3
 80088b8:	fbb2 f6f3 	udiv	r6, r2, r3
 80088bc:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 80088c0:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80088c4:	d332      	bcc.n	800892c <quorem+0xa0>
 80088c6:	f04f 0e00 	mov.w	lr, #0
 80088ca:	4640      	mov	r0, r8
 80088cc:	46ac      	mov	ip, r5
 80088ce:	46f2      	mov	sl, lr
 80088d0:	f850 2b04 	ldr.w	r2, [r0], #4
 80088d4:	b293      	uxth	r3, r2
 80088d6:	fb06 e303 	mla	r3, r6, r3, lr
 80088da:	0c12      	lsrs	r2, r2, #16
 80088dc:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 80088e0:	fb06 e202 	mla	r2, r6, r2, lr
 80088e4:	b29b      	uxth	r3, r3
 80088e6:	ebaa 0303 	sub.w	r3, sl, r3
 80088ea:	f8dc a000 	ldr.w	sl, [ip]
 80088ee:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80088f2:	fa1f fa8a 	uxth.w	sl, sl
 80088f6:	4453      	add	r3, sl
 80088f8:	fa1f fa82 	uxth.w	sl, r2
 80088fc:	f8dc 2000 	ldr.w	r2, [ip]
 8008900:	4581      	cmp	r9, r0
 8008902:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 8008906:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800890a:	b29b      	uxth	r3, r3
 800890c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008910:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8008914:	f84c 3b04 	str.w	r3, [ip], #4
 8008918:	d2da      	bcs.n	80088d0 <quorem+0x44>
 800891a:	f855 300b 	ldr.w	r3, [r5, fp]
 800891e:	b92b      	cbnz	r3, 800892c <quorem+0xa0>
 8008920:	9b01      	ldr	r3, [sp, #4]
 8008922:	3b04      	subs	r3, #4
 8008924:	429d      	cmp	r5, r3
 8008926:	461a      	mov	r2, r3
 8008928:	d32f      	bcc.n	800898a <quorem+0xfe>
 800892a:	613c      	str	r4, [r7, #16]
 800892c:	4638      	mov	r0, r7
 800892e:	f001 fc83 	bl	800a238 <__mcmp>
 8008932:	2800      	cmp	r0, #0
 8008934:	db25      	blt.n	8008982 <quorem+0xf6>
 8008936:	4628      	mov	r0, r5
 8008938:	f04f 0c00 	mov.w	ip, #0
 800893c:	3601      	adds	r6, #1
 800893e:	f858 1b04 	ldr.w	r1, [r8], #4
 8008942:	f8d0 e000 	ldr.w	lr, [r0]
 8008946:	b28b      	uxth	r3, r1
 8008948:	ebac 0303 	sub.w	r3, ip, r3
 800894c:	fa1f f28e 	uxth.w	r2, lr
 8008950:	4413      	add	r3, r2
 8008952:	0c0a      	lsrs	r2, r1, #16
 8008954:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8008958:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800895c:	b29b      	uxth	r3, r3
 800895e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008962:	45c1      	cmp	r9, r8
 8008964:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8008968:	f840 3b04 	str.w	r3, [r0], #4
 800896c:	d2e7      	bcs.n	800893e <quorem+0xb2>
 800896e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8008972:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8008976:	b922      	cbnz	r2, 8008982 <quorem+0xf6>
 8008978:	3b04      	subs	r3, #4
 800897a:	429d      	cmp	r5, r3
 800897c:	461a      	mov	r2, r3
 800897e:	d30a      	bcc.n	8008996 <quorem+0x10a>
 8008980:	613c      	str	r4, [r7, #16]
 8008982:	4630      	mov	r0, r6
 8008984:	b003      	add	sp, #12
 8008986:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800898a:	6812      	ldr	r2, [r2, #0]
 800898c:	3b04      	subs	r3, #4
 800898e:	2a00      	cmp	r2, #0
 8008990:	d1cb      	bne.n	800892a <quorem+0x9e>
 8008992:	3c01      	subs	r4, #1
 8008994:	e7c6      	b.n	8008924 <quorem+0x98>
 8008996:	6812      	ldr	r2, [r2, #0]
 8008998:	3b04      	subs	r3, #4
 800899a:	2a00      	cmp	r2, #0
 800899c:	d1f0      	bne.n	8008980 <quorem+0xf4>
 800899e:	3c01      	subs	r4, #1
 80089a0:	e7eb      	b.n	800897a <quorem+0xee>
 80089a2:	2000      	movs	r0, #0
 80089a4:	e7ee      	b.n	8008984 <quorem+0xf8>
	...

080089a8 <_dtoa_r>:
 80089a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80089ac:	6c01      	ldr	r1, [r0, #64]	; 0x40
 80089ae:	b097      	sub	sp, #92	; 0x5c
 80089b0:	4681      	mov	r9, r0
 80089b2:	4614      	mov	r4, r2
 80089b4:	461d      	mov	r5, r3
 80089b6:	4692      	mov	sl, r2
 80089b8:	469b      	mov	fp, r3
 80089ba:	9e23      	ldr	r6, [sp, #140]	; 0x8c
 80089bc:	b149      	cbz	r1, 80089d2 <_dtoa_r+0x2a>
 80089be:	2301      	movs	r3, #1
 80089c0:	6c42      	ldr	r2, [r0, #68]	; 0x44
 80089c2:	4093      	lsls	r3, r2
 80089c4:	608b      	str	r3, [r1, #8]
 80089c6:	604a      	str	r2, [r1, #4]
 80089c8:	f001 fa2f 	bl	8009e2a <_Bfree>
 80089cc:	2300      	movs	r3, #0
 80089ce:	f8c9 3040 	str.w	r3, [r9, #64]	; 0x40
 80089d2:	1e2b      	subs	r3, r5, #0
 80089d4:	bfad      	iteet	ge
 80089d6:	2300      	movge	r3, #0
 80089d8:	2201      	movlt	r2, #1
 80089da:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 80089de:	6033      	strge	r3, [r6, #0]
 80089e0:	4ba3      	ldr	r3, [pc, #652]	; (8008c70 <_dtoa_r+0x2c8>)
 80089e2:	bfb8      	it	lt
 80089e4:	6032      	strlt	r2, [r6, #0]
 80089e6:	ea33 030b 	bics.w	r3, r3, fp
 80089ea:	f8cd b00c 	str.w	fp, [sp, #12]
 80089ee:	d119      	bne.n	8008a24 <_dtoa_r+0x7c>
 80089f0:	f242 730f 	movw	r3, #9999	; 0x270f
 80089f4:	9a22      	ldr	r2, [sp, #136]	; 0x88
 80089f6:	6013      	str	r3, [r2, #0]
 80089f8:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80089fc:	4323      	orrs	r3, r4
 80089fe:	f000 857b 	beq.w	80094f8 <_dtoa_r+0xb50>
 8008a02:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8008a04:	b90b      	cbnz	r3, 8008a0a <_dtoa_r+0x62>
 8008a06:	4b9b      	ldr	r3, [pc, #620]	; (8008c74 <_dtoa_r+0x2cc>)
 8008a08:	e020      	b.n	8008a4c <_dtoa_r+0xa4>
 8008a0a:	4b9a      	ldr	r3, [pc, #616]	; (8008c74 <_dtoa_r+0x2cc>)
 8008a0c:	9306      	str	r3, [sp, #24]
 8008a0e:	3303      	adds	r3, #3
 8008a10:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8008a12:	6013      	str	r3, [r2, #0]
 8008a14:	9806      	ldr	r0, [sp, #24]
 8008a16:	b017      	add	sp, #92	; 0x5c
 8008a18:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008a1c:	4b96      	ldr	r3, [pc, #600]	; (8008c78 <_dtoa_r+0x2d0>)
 8008a1e:	9306      	str	r3, [sp, #24]
 8008a20:	3308      	adds	r3, #8
 8008a22:	e7f5      	b.n	8008a10 <_dtoa_r+0x68>
 8008a24:	2200      	movs	r2, #0
 8008a26:	2300      	movs	r3, #0
 8008a28:	4650      	mov	r0, sl
 8008a2a:	4659      	mov	r1, fp
 8008a2c:	e9cd ab0c 	strd	sl, fp, [sp, #48]	; 0x30
 8008a30:	f7f7 ffba 	bl	80009a8 <__aeabi_dcmpeq>
 8008a34:	4607      	mov	r7, r0
 8008a36:	b158      	cbz	r0, 8008a50 <_dtoa_r+0xa8>
 8008a38:	2301      	movs	r3, #1
 8008a3a:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8008a3c:	6013      	str	r3, [r2, #0]
 8008a3e:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8008a40:	2b00      	cmp	r3, #0
 8008a42:	f000 8556 	beq.w	80094f2 <_dtoa_r+0xb4a>
 8008a46:	488d      	ldr	r0, [pc, #564]	; (8008c7c <_dtoa_r+0x2d4>)
 8008a48:	6018      	str	r0, [r3, #0]
 8008a4a:	1e43      	subs	r3, r0, #1
 8008a4c:	9306      	str	r3, [sp, #24]
 8008a4e:	e7e1      	b.n	8008a14 <_dtoa_r+0x6c>
 8008a50:	ab14      	add	r3, sp, #80	; 0x50
 8008a52:	9301      	str	r3, [sp, #4]
 8008a54:	ab15      	add	r3, sp, #84	; 0x54
 8008a56:	9300      	str	r3, [sp, #0]
 8008a58:	4648      	mov	r0, r9
 8008a5a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8008a5e:	f001 fc97 	bl	800a390 <__d2b>
 8008a62:	9b03      	ldr	r3, [sp, #12]
 8008a64:	4680      	mov	r8, r0
 8008a66:	f3c3 560a 	ubfx	r6, r3, #20, #11
 8008a6a:	2e00      	cmp	r6, #0
 8008a6c:	d07f      	beq.n	8008b6e <_dtoa_r+0x1c6>
 8008a6e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8008a72:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008a74:	f2a6 36ff 	subw	r6, r6, #1023	; 0x3ff
 8008a78:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008a7c:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 8008a80:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 8008a84:	9713      	str	r7, [sp, #76]	; 0x4c
 8008a86:	2200      	movs	r2, #0
 8008a88:	4b7d      	ldr	r3, [pc, #500]	; (8008c80 <_dtoa_r+0x2d8>)
 8008a8a:	f7f7 fb6d 	bl	8000168 <__aeabi_dsub>
 8008a8e:	a372      	add	r3, pc, #456	; (adr r3, 8008c58 <_dtoa_r+0x2b0>)
 8008a90:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008a94:	f7f7 fd20 	bl	80004d8 <__aeabi_dmul>
 8008a98:	a371      	add	r3, pc, #452	; (adr r3, 8008c60 <_dtoa_r+0x2b8>)
 8008a9a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008a9e:	f7f7 fb65 	bl	800016c <__adddf3>
 8008aa2:	4604      	mov	r4, r0
 8008aa4:	4630      	mov	r0, r6
 8008aa6:	460d      	mov	r5, r1
 8008aa8:	f7f7 fcac 	bl	8000404 <__aeabi_i2d>
 8008aac:	a36e      	add	r3, pc, #440	; (adr r3, 8008c68 <_dtoa_r+0x2c0>)
 8008aae:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008ab2:	f7f7 fd11 	bl	80004d8 <__aeabi_dmul>
 8008ab6:	4602      	mov	r2, r0
 8008ab8:	460b      	mov	r3, r1
 8008aba:	4620      	mov	r0, r4
 8008abc:	4629      	mov	r1, r5
 8008abe:	f7f7 fb55 	bl	800016c <__adddf3>
 8008ac2:	4604      	mov	r4, r0
 8008ac4:	460d      	mov	r5, r1
 8008ac6:	f7f7 ffb7 	bl	8000a38 <__aeabi_d2iz>
 8008aca:	2200      	movs	r2, #0
 8008acc:	9003      	str	r0, [sp, #12]
 8008ace:	2300      	movs	r3, #0
 8008ad0:	4620      	mov	r0, r4
 8008ad2:	4629      	mov	r1, r5
 8008ad4:	f7f7 ff72 	bl	80009bc <__aeabi_dcmplt>
 8008ad8:	b150      	cbz	r0, 8008af0 <_dtoa_r+0x148>
 8008ada:	9803      	ldr	r0, [sp, #12]
 8008adc:	f7f7 fc92 	bl	8000404 <__aeabi_i2d>
 8008ae0:	4622      	mov	r2, r4
 8008ae2:	462b      	mov	r3, r5
 8008ae4:	f7f7 ff60 	bl	80009a8 <__aeabi_dcmpeq>
 8008ae8:	b910      	cbnz	r0, 8008af0 <_dtoa_r+0x148>
 8008aea:	9b03      	ldr	r3, [sp, #12]
 8008aec:	3b01      	subs	r3, #1
 8008aee:	9303      	str	r3, [sp, #12]
 8008af0:	9b03      	ldr	r3, [sp, #12]
 8008af2:	2b16      	cmp	r3, #22
 8008af4:	d858      	bhi.n	8008ba8 <_dtoa_r+0x200>
 8008af6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8008afa:	9a03      	ldr	r2, [sp, #12]
 8008afc:	4b61      	ldr	r3, [pc, #388]	; (8008c84 <_dtoa_r+0x2dc>)
 8008afe:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008b02:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008b06:	f7f7 ff59 	bl	80009bc <__aeabi_dcmplt>
 8008b0a:	2800      	cmp	r0, #0
 8008b0c:	d04e      	beq.n	8008bac <_dtoa_r+0x204>
 8008b0e:	9b03      	ldr	r3, [sp, #12]
 8008b10:	3b01      	subs	r3, #1
 8008b12:	9303      	str	r3, [sp, #12]
 8008b14:	2300      	movs	r3, #0
 8008b16:	930f      	str	r3, [sp, #60]	; 0x3c
 8008b18:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8008b1a:	1b9e      	subs	r6, r3, r6
 8008b1c:	1e73      	subs	r3, r6, #1
 8008b1e:	9309      	str	r3, [sp, #36]	; 0x24
 8008b20:	bf49      	itett	mi
 8008b22:	f1c6 0301 	rsbmi	r3, r6, #1
 8008b26:	2300      	movpl	r3, #0
 8008b28:	9308      	strmi	r3, [sp, #32]
 8008b2a:	2300      	movmi	r3, #0
 8008b2c:	bf54      	ite	pl
 8008b2e:	9308      	strpl	r3, [sp, #32]
 8008b30:	9309      	strmi	r3, [sp, #36]	; 0x24
 8008b32:	9b03      	ldr	r3, [sp, #12]
 8008b34:	2b00      	cmp	r3, #0
 8008b36:	db3b      	blt.n	8008bb0 <_dtoa_r+0x208>
 8008b38:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008b3a:	9a03      	ldr	r2, [sp, #12]
 8008b3c:	4413      	add	r3, r2
 8008b3e:	9309      	str	r3, [sp, #36]	; 0x24
 8008b40:	2300      	movs	r3, #0
 8008b42:	920e      	str	r2, [sp, #56]	; 0x38
 8008b44:	930a      	str	r3, [sp, #40]	; 0x28
 8008b46:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8008b48:	2b09      	cmp	r3, #9
 8008b4a:	d86b      	bhi.n	8008c24 <_dtoa_r+0x27c>
 8008b4c:	2b05      	cmp	r3, #5
 8008b4e:	bfc4      	itt	gt
 8008b50:	3b04      	subgt	r3, #4
 8008b52:	9320      	strgt	r3, [sp, #128]	; 0x80
 8008b54:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8008b56:	bfc8      	it	gt
 8008b58:	2400      	movgt	r4, #0
 8008b5a:	f1a3 0302 	sub.w	r3, r3, #2
 8008b5e:	bfd8      	it	le
 8008b60:	2401      	movle	r4, #1
 8008b62:	2b03      	cmp	r3, #3
 8008b64:	d869      	bhi.n	8008c3a <_dtoa_r+0x292>
 8008b66:	e8df f003 	tbb	[pc, r3]
 8008b6a:	392c      	.short	0x392c
 8008b6c:	5b37      	.short	0x5b37
 8008b6e:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	; 0x50
 8008b72:	441e      	add	r6, r3
 8008b74:	f206 4332 	addw	r3, r6, #1074	; 0x432
 8008b78:	2b20      	cmp	r3, #32
 8008b7a:	dd10      	ble.n	8008b9e <_dtoa_r+0x1f6>
 8008b7c:	9a03      	ldr	r2, [sp, #12]
 8008b7e:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
 8008b82:	f206 4012 	addw	r0, r6, #1042	; 0x412
 8008b86:	409a      	lsls	r2, r3
 8008b88:	fa24 f000 	lsr.w	r0, r4, r0
 8008b8c:	4310      	orrs	r0, r2
 8008b8e:	f7f7 fc29 	bl	80003e4 <__aeabi_ui2d>
 8008b92:	2301      	movs	r3, #1
 8008b94:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 8008b98:	3e01      	subs	r6, #1
 8008b9a:	9313      	str	r3, [sp, #76]	; 0x4c
 8008b9c:	e773      	b.n	8008a86 <_dtoa_r+0xde>
 8008b9e:	f1c3 0320 	rsb	r3, r3, #32
 8008ba2:	fa04 f003 	lsl.w	r0, r4, r3
 8008ba6:	e7f2      	b.n	8008b8e <_dtoa_r+0x1e6>
 8008ba8:	2301      	movs	r3, #1
 8008baa:	e7b4      	b.n	8008b16 <_dtoa_r+0x16e>
 8008bac:	900f      	str	r0, [sp, #60]	; 0x3c
 8008bae:	e7b3      	b.n	8008b18 <_dtoa_r+0x170>
 8008bb0:	9b08      	ldr	r3, [sp, #32]
 8008bb2:	9a03      	ldr	r2, [sp, #12]
 8008bb4:	1a9b      	subs	r3, r3, r2
 8008bb6:	9308      	str	r3, [sp, #32]
 8008bb8:	4253      	negs	r3, r2
 8008bba:	930a      	str	r3, [sp, #40]	; 0x28
 8008bbc:	2300      	movs	r3, #0
 8008bbe:	930e      	str	r3, [sp, #56]	; 0x38
 8008bc0:	e7c1      	b.n	8008b46 <_dtoa_r+0x19e>
 8008bc2:	2300      	movs	r3, #0
 8008bc4:	930b      	str	r3, [sp, #44]	; 0x2c
 8008bc6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008bc8:	2b00      	cmp	r3, #0
 8008bca:	dc39      	bgt.n	8008c40 <_dtoa_r+0x298>
 8008bcc:	2301      	movs	r3, #1
 8008bce:	461a      	mov	r2, r3
 8008bd0:	9304      	str	r3, [sp, #16]
 8008bd2:	9307      	str	r3, [sp, #28]
 8008bd4:	9221      	str	r2, [sp, #132]	; 0x84
 8008bd6:	e00c      	b.n	8008bf2 <_dtoa_r+0x24a>
 8008bd8:	2301      	movs	r3, #1
 8008bda:	e7f3      	b.n	8008bc4 <_dtoa_r+0x21c>
 8008bdc:	2300      	movs	r3, #0
 8008bde:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8008be0:	930b      	str	r3, [sp, #44]	; 0x2c
 8008be2:	9b03      	ldr	r3, [sp, #12]
 8008be4:	4413      	add	r3, r2
 8008be6:	9304      	str	r3, [sp, #16]
 8008be8:	3301      	adds	r3, #1
 8008bea:	2b01      	cmp	r3, #1
 8008bec:	9307      	str	r3, [sp, #28]
 8008bee:	bfb8      	it	lt
 8008bf0:	2301      	movlt	r3, #1
 8008bf2:	2200      	movs	r2, #0
 8008bf4:	f8c9 2044 	str.w	r2, [r9, #68]	; 0x44
 8008bf8:	2204      	movs	r2, #4
 8008bfa:	f102 0014 	add.w	r0, r2, #20
 8008bfe:	4298      	cmp	r0, r3
 8008c00:	f8d9 1044 	ldr.w	r1, [r9, #68]	; 0x44
 8008c04:	d920      	bls.n	8008c48 <_dtoa_r+0x2a0>
 8008c06:	4648      	mov	r0, r9
 8008c08:	f001 f8ea 	bl	8009de0 <_Balloc>
 8008c0c:	9006      	str	r0, [sp, #24]
 8008c0e:	2800      	cmp	r0, #0
 8008c10:	d13e      	bne.n	8008c90 <_dtoa_r+0x2e8>
 8008c12:	4602      	mov	r2, r0
 8008c14:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8008c18:	4b1b      	ldr	r3, [pc, #108]	; (8008c88 <_dtoa_r+0x2e0>)
 8008c1a:	481c      	ldr	r0, [pc, #112]	; (8008c8c <_dtoa_r+0x2e4>)
 8008c1c:	f002 fc52 	bl	800b4c4 <__assert_func>
 8008c20:	2301      	movs	r3, #1
 8008c22:	e7dc      	b.n	8008bde <_dtoa_r+0x236>
 8008c24:	2401      	movs	r4, #1
 8008c26:	2300      	movs	r3, #0
 8008c28:	940b      	str	r4, [sp, #44]	; 0x2c
 8008c2a:	9320      	str	r3, [sp, #128]	; 0x80
 8008c2c:	f04f 33ff 	mov.w	r3, #4294967295
 8008c30:	2200      	movs	r2, #0
 8008c32:	9304      	str	r3, [sp, #16]
 8008c34:	9307      	str	r3, [sp, #28]
 8008c36:	2312      	movs	r3, #18
 8008c38:	e7cc      	b.n	8008bd4 <_dtoa_r+0x22c>
 8008c3a:	2301      	movs	r3, #1
 8008c3c:	930b      	str	r3, [sp, #44]	; 0x2c
 8008c3e:	e7f5      	b.n	8008c2c <_dtoa_r+0x284>
 8008c40:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008c42:	9304      	str	r3, [sp, #16]
 8008c44:	9307      	str	r3, [sp, #28]
 8008c46:	e7d4      	b.n	8008bf2 <_dtoa_r+0x24a>
 8008c48:	3101      	adds	r1, #1
 8008c4a:	f8c9 1044 	str.w	r1, [r9, #68]	; 0x44
 8008c4e:	0052      	lsls	r2, r2, #1
 8008c50:	e7d3      	b.n	8008bfa <_dtoa_r+0x252>
 8008c52:	bf00      	nop
 8008c54:	f3af 8000 	nop.w
 8008c58:	636f4361 	.word	0x636f4361
 8008c5c:	3fd287a7 	.word	0x3fd287a7
 8008c60:	8b60c8b3 	.word	0x8b60c8b3
 8008c64:	3fc68a28 	.word	0x3fc68a28
 8008c68:	509f79fb 	.word	0x509f79fb
 8008c6c:	3fd34413 	.word	0x3fd34413
 8008c70:	7ff00000 	.word	0x7ff00000
 8008c74:	0800bffc 	.word	0x0800bffc
 8008c78:	0800c000 	.word	0x0800c000
 8008c7c:	0800bfbb 	.word	0x0800bfbb
 8008c80:	3ff80000 	.word	0x3ff80000
 8008c84:	0800c108 	.word	0x0800c108
 8008c88:	0800c009 	.word	0x0800c009
 8008c8c:	0800c01a 	.word	0x0800c01a
 8008c90:	9b06      	ldr	r3, [sp, #24]
 8008c92:	f8c9 3040 	str.w	r3, [r9, #64]	; 0x40
 8008c96:	9b07      	ldr	r3, [sp, #28]
 8008c98:	2b0e      	cmp	r3, #14
 8008c9a:	f200 80a1 	bhi.w	8008de0 <_dtoa_r+0x438>
 8008c9e:	2c00      	cmp	r4, #0
 8008ca0:	f000 809e 	beq.w	8008de0 <_dtoa_r+0x438>
 8008ca4:	9b03      	ldr	r3, [sp, #12]
 8008ca6:	2b00      	cmp	r3, #0
 8008ca8:	dd34      	ble.n	8008d14 <_dtoa_r+0x36c>
 8008caa:	4a96      	ldr	r2, [pc, #600]	; (8008f04 <_dtoa_r+0x55c>)
 8008cac:	f003 030f 	and.w	r3, r3, #15
 8008cb0:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8008cb4:	e9d3 3400 	ldrd	r3, r4, [r3]
 8008cb8:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 8008cbc:	9b03      	ldr	r3, [sp, #12]
 8008cbe:	05d8      	lsls	r0, r3, #23
 8008cc0:	ea4f 1523 	mov.w	r5, r3, asr #4
 8008cc4:	d516      	bpl.n	8008cf4 <_dtoa_r+0x34c>
 8008cc6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8008cca:	4b8f      	ldr	r3, [pc, #572]	; (8008f08 <_dtoa_r+0x560>)
 8008ccc:	2603      	movs	r6, #3
 8008cce:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8008cd2:	f7f7 fd2b 	bl	800072c <__aeabi_ddiv>
 8008cd6:	4682      	mov	sl, r0
 8008cd8:	468b      	mov	fp, r1
 8008cda:	f005 050f 	and.w	r5, r5, #15
 8008cde:	4c8a      	ldr	r4, [pc, #552]	; (8008f08 <_dtoa_r+0x560>)
 8008ce0:	b955      	cbnz	r5, 8008cf8 <_dtoa_r+0x350>
 8008ce2:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8008ce6:	4650      	mov	r0, sl
 8008ce8:	4659      	mov	r1, fp
 8008cea:	f7f7 fd1f 	bl	800072c <__aeabi_ddiv>
 8008cee:	4682      	mov	sl, r0
 8008cf0:	468b      	mov	fp, r1
 8008cf2:	e028      	b.n	8008d46 <_dtoa_r+0x39e>
 8008cf4:	2602      	movs	r6, #2
 8008cf6:	e7f2      	b.n	8008cde <_dtoa_r+0x336>
 8008cf8:	07e9      	lsls	r1, r5, #31
 8008cfa:	d508      	bpl.n	8008d0e <_dtoa_r+0x366>
 8008cfc:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8008d00:	e9d4 2300 	ldrd	r2, r3, [r4]
 8008d04:	f7f7 fbe8 	bl	80004d8 <__aeabi_dmul>
 8008d08:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8008d0c:	3601      	adds	r6, #1
 8008d0e:	106d      	asrs	r5, r5, #1
 8008d10:	3408      	adds	r4, #8
 8008d12:	e7e5      	b.n	8008ce0 <_dtoa_r+0x338>
 8008d14:	f000 809f 	beq.w	8008e56 <_dtoa_r+0x4ae>
 8008d18:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8008d1c:	9b03      	ldr	r3, [sp, #12]
 8008d1e:	2602      	movs	r6, #2
 8008d20:	425c      	negs	r4, r3
 8008d22:	4b78      	ldr	r3, [pc, #480]	; (8008f04 <_dtoa_r+0x55c>)
 8008d24:	f004 020f 	and.w	r2, r4, #15
 8008d28:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008d2c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008d30:	f7f7 fbd2 	bl	80004d8 <__aeabi_dmul>
 8008d34:	2300      	movs	r3, #0
 8008d36:	4682      	mov	sl, r0
 8008d38:	468b      	mov	fp, r1
 8008d3a:	4d73      	ldr	r5, [pc, #460]	; (8008f08 <_dtoa_r+0x560>)
 8008d3c:	1124      	asrs	r4, r4, #4
 8008d3e:	2c00      	cmp	r4, #0
 8008d40:	d17e      	bne.n	8008e40 <_dtoa_r+0x498>
 8008d42:	2b00      	cmp	r3, #0
 8008d44:	d1d3      	bne.n	8008cee <_dtoa_r+0x346>
 8008d46:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008d48:	2b00      	cmp	r3, #0
 8008d4a:	f000 8086 	beq.w	8008e5a <_dtoa_r+0x4b2>
 8008d4e:	2200      	movs	r2, #0
 8008d50:	4650      	mov	r0, sl
 8008d52:	4659      	mov	r1, fp
 8008d54:	4b6d      	ldr	r3, [pc, #436]	; (8008f0c <_dtoa_r+0x564>)
 8008d56:	e9cd ab10 	strd	sl, fp, [sp, #64]	; 0x40
 8008d5a:	f7f7 fe2f 	bl	80009bc <__aeabi_dcmplt>
 8008d5e:	2800      	cmp	r0, #0
 8008d60:	d07b      	beq.n	8008e5a <_dtoa_r+0x4b2>
 8008d62:	9b07      	ldr	r3, [sp, #28]
 8008d64:	2b00      	cmp	r3, #0
 8008d66:	d078      	beq.n	8008e5a <_dtoa_r+0x4b2>
 8008d68:	9b04      	ldr	r3, [sp, #16]
 8008d6a:	2b00      	cmp	r3, #0
 8008d6c:	dd36      	ble.n	8008ddc <_dtoa_r+0x434>
 8008d6e:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8008d72:	9b03      	ldr	r3, [sp, #12]
 8008d74:	2200      	movs	r2, #0
 8008d76:	1e5d      	subs	r5, r3, #1
 8008d78:	4b65      	ldr	r3, [pc, #404]	; (8008f10 <_dtoa_r+0x568>)
 8008d7a:	f7f7 fbad 	bl	80004d8 <__aeabi_dmul>
 8008d7e:	4682      	mov	sl, r0
 8008d80:	468b      	mov	fp, r1
 8008d82:	9c04      	ldr	r4, [sp, #16]
 8008d84:	3601      	adds	r6, #1
 8008d86:	4630      	mov	r0, r6
 8008d88:	f7f7 fb3c 	bl	8000404 <__aeabi_i2d>
 8008d8c:	4652      	mov	r2, sl
 8008d8e:	465b      	mov	r3, fp
 8008d90:	f7f7 fba2 	bl	80004d8 <__aeabi_dmul>
 8008d94:	2200      	movs	r2, #0
 8008d96:	4b5f      	ldr	r3, [pc, #380]	; (8008f14 <_dtoa_r+0x56c>)
 8008d98:	f7f7 f9e8 	bl	800016c <__adddf3>
 8008d9c:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 8008da0:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8008da4:	9611      	str	r6, [sp, #68]	; 0x44
 8008da6:	2c00      	cmp	r4, #0
 8008da8:	d15a      	bne.n	8008e60 <_dtoa_r+0x4b8>
 8008daa:	2200      	movs	r2, #0
 8008dac:	4650      	mov	r0, sl
 8008dae:	4659      	mov	r1, fp
 8008db0:	4b59      	ldr	r3, [pc, #356]	; (8008f18 <_dtoa_r+0x570>)
 8008db2:	f7f7 f9d9 	bl	8000168 <__aeabi_dsub>
 8008db6:	4633      	mov	r3, r6
 8008db8:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8008dba:	4682      	mov	sl, r0
 8008dbc:	468b      	mov	fp, r1
 8008dbe:	f7f7 fe1b 	bl	80009f8 <__aeabi_dcmpgt>
 8008dc2:	2800      	cmp	r0, #0
 8008dc4:	f040 828b 	bne.w	80092de <_dtoa_r+0x936>
 8008dc8:	4650      	mov	r0, sl
 8008dca:	4659      	mov	r1, fp
 8008dcc:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8008dce:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 8008dd2:	f7f7 fdf3 	bl	80009bc <__aeabi_dcmplt>
 8008dd6:	2800      	cmp	r0, #0
 8008dd8:	f040 827f 	bne.w	80092da <_dtoa_r+0x932>
 8008ddc:	e9dd ab0c 	ldrd	sl, fp, [sp, #48]	; 0x30
 8008de0:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8008de2:	2b00      	cmp	r3, #0
 8008de4:	f2c0 814d 	blt.w	8009082 <_dtoa_r+0x6da>
 8008de8:	9a03      	ldr	r2, [sp, #12]
 8008dea:	2a0e      	cmp	r2, #14
 8008dec:	f300 8149 	bgt.w	8009082 <_dtoa_r+0x6da>
 8008df0:	4b44      	ldr	r3, [pc, #272]	; (8008f04 <_dtoa_r+0x55c>)
 8008df2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008df6:	e9d3 3400 	ldrd	r3, r4, [r3]
 8008dfa:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8008dfe:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008e00:	2b00      	cmp	r3, #0
 8008e02:	f280 80d6 	bge.w	8008fb2 <_dtoa_r+0x60a>
 8008e06:	9b07      	ldr	r3, [sp, #28]
 8008e08:	2b00      	cmp	r3, #0
 8008e0a:	f300 80d2 	bgt.w	8008fb2 <_dtoa_r+0x60a>
 8008e0e:	f040 8263 	bne.w	80092d8 <_dtoa_r+0x930>
 8008e12:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008e16:	2200      	movs	r2, #0
 8008e18:	4b3f      	ldr	r3, [pc, #252]	; (8008f18 <_dtoa_r+0x570>)
 8008e1a:	f7f7 fb5d 	bl	80004d8 <__aeabi_dmul>
 8008e1e:	4652      	mov	r2, sl
 8008e20:	465b      	mov	r3, fp
 8008e22:	f7f7 fddf 	bl	80009e4 <__aeabi_dcmpge>
 8008e26:	9c07      	ldr	r4, [sp, #28]
 8008e28:	4625      	mov	r5, r4
 8008e2a:	2800      	cmp	r0, #0
 8008e2c:	f040 823c 	bne.w	80092a8 <_dtoa_r+0x900>
 8008e30:	2331      	movs	r3, #49	; 0x31
 8008e32:	9e06      	ldr	r6, [sp, #24]
 8008e34:	f806 3b01 	strb.w	r3, [r6], #1
 8008e38:	9b03      	ldr	r3, [sp, #12]
 8008e3a:	3301      	adds	r3, #1
 8008e3c:	9303      	str	r3, [sp, #12]
 8008e3e:	e237      	b.n	80092b0 <_dtoa_r+0x908>
 8008e40:	07e2      	lsls	r2, r4, #31
 8008e42:	d505      	bpl.n	8008e50 <_dtoa_r+0x4a8>
 8008e44:	e9d5 2300 	ldrd	r2, r3, [r5]
 8008e48:	f7f7 fb46 	bl	80004d8 <__aeabi_dmul>
 8008e4c:	2301      	movs	r3, #1
 8008e4e:	3601      	adds	r6, #1
 8008e50:	1064      	asrs	r4, r4, #1
 8008e52:	3508      	adds	r5, #8
 8008e54:	e773      	b.n	8008d3e <_dtoa_r+0x396>
 8008e56:	2602      	movs	r6, #2
 8008e58:	e775      	b.n	8008d46 <_dtoa_r+0x39e>
 8008e5a:	9d03      	ldr	r5, [sp, #12]
 8008e5c:	9c07      	ldr	r4, [sp, #28]
 8008e5e:	e792      	b.n	8008d86 <_dtoa_r+0x3de>
 8008e60:	9906      	ldr	r1, [sp, #24]
 8008e62:	4b28      	ldr	r3, [pc, #160]	; (8008f04 <_dtoa_r+0x55c>)
 8008e64:	4421      	add	r1, r4
 8008e66:	9112      	str	r1, [sp, #72]	; 0x48
 8008e68:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8008e6a:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8008e6e:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 8008e72:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8008e76:	2900      	cmp	r1, #0
 8008e78:	d052      	beq.n	8008f20 <_dtoa_r+0x578>
 8008e7a:	2000      	movs	r0, #0
 8008e7c:	4927      	ldr	r1, [pc, #156]	; (8008f1c <_dtoa_r+0x574>)
 8008e7e:	f7f7 fc55 	bl	800072c <__aeabi_ddiv>
 8008e82:	4632      	mov	r2, r6
 8008e84:	463b      	mov	r3, r7
 8008e86:	f7f7 f96f 	bl	8000168 <__aeabi_dsub>
 8008e8a:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8008e8e:	9e06      	ldr	r6, [sp, #24]
 8008e90:	4659      	mov	r1, fp
 8008e92:	4650      	mov	r0, sl
 8008e94:	f7f7 fdd0 	bl	8000a38 <__aeabi_d2iz>
 8008e98:	4604      	mov	r4, r0
 8008e9a:	f7f7 fab3 	bl	8000404 <__aeabi_i2d>
 8008e9e:	4602      	mov	r2, r0
 8008ea0:	460b      	mov	r3, r1
 8008ea2:	4650      	mov	r0, sl
 8008ea4:	4659      	mov	r1, fp
 8008ea6:	f7f7 f95f 	bl	8000168 <__aeabi_dsub>
 8008eaa:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8008eae:	3430      	adds	r4, #48	; 0x30
 8008eb0:	f806 4b01 	strb.w	r4, [r6], #1
 8008eb4:	4682      	mov	sl, r0
 8008eb6:	468b      	mov	fp, r1
 8008eb8:	f7f7 fd80 	bl	80009bc <__aeabi_dcmplt>
 8008ebc:	2800      	cmp	r0, #0
 8008ebe:	d170      	bne.n	8008fa2 <_dtoa_r+0x5fa>
 8008ec0:	4652      	mov	r2, sl
 8008ec2:	465b      	mov	r3, fp
 8008ec4:	2000      	movs	r0, #0
 8008ec6:	4911      	ldr	r1, [pc, #68]	; (8008f0c <_dtoa_r+0x564>)
 8008ec8:	f7f7 f94e 	bl	8000168 <__aeabi_dsub>
 8008ecc:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8008ed0:	f7f7 fd74 	bl	80009bc <__aeabi_dcmplt>
 8008ed4:	2800      	cmp	r0, #0
 8008ed6:	f040 80b6 	bne.w	8009046 <_dtoa_r+0x69e>
 8008eda:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8008edc:	429e      	cmp	r6, r3
 8008ede:	f43f af7d 	beq.w	8008ddc <_dtoa_r+0x434>
 8008ee2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8008ee6:	2200      	movs	r2, #0
 8008ee8:	4b09      	ldr	r3, [pc, #36]	; (8008f10 <_dtoa_r+0x568>)
 8008eea:	f7f7 faf5 	bl	80004d8 <__aeabi_dmul>
 8008eee:	2200      	movs	r2, #0
 8008ef0:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8008ef4:	4b06      	ldr	r3, [pc, #24]	; (8008f10 <_dtoa_r+0x568>)
 8008ef6:	4650      	mov	r0, sl
 8008ef8:	4659      	mov	r1, fp
 8008efa:	f7f7 faed 	bl	80004d8 <__aeabi_dmul>
 8008efe:	4682      	mov	sl, r0
 8008f00:	468b      	mov	fp, r1
 8008f02:	e7c5      	b.n	8008e90 <_dtoa_r+0x4e8>
 8008f04:	0800c108 	.word	0x0800c108
 8008f08:	0800c0e0 	.word	0x0800c0e0
 8008f0c:	3ff00000 	.word	0x3ff00000
 8008f10:	40240000 	.word	0x40240000
 8008f14:	401c0000 	.word	0x401c0000
 8008f18:	40140000 	.word	0x40140000
 8008f1c:	3fe00000 	.word	0x3fe00000
 8008f20:	4630      	mov	r0, r6
 8008f22:	4639      	mov	r1, r7
 8008f24:	f7f7 fad8 	bl	80004d8 <__aeabi_dmul>
 8008f28:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8008f2c:	9f12      	ldr	r7, [sp, #72]	; 0x48
 8008f2e:	9e06      	ldr	r6, [sp, #24]
 8008f30:	4659      	mov	r1, fp
 8008f32:	4650      	mov	r0, sl
 8008f34:	f7f7 fd80 	bl	8000a38 <__aeabi_d2iz>
 8008f38:	4604      	mov	r4, r0
 8008f3a:	f7f7 fa63 	bl	8000404 <__aeabi_i2d>
 8008f3e:	4602      	mov	r2, r0
 8008f40:	460b      	mov	r3, r1
 8008f42:	4650      	mov	r0, sl
 8008f44:	4659      	mov	r1, fp
 8008f46:	f7f7 f90f 	bl	8000168 <__aeabi_dsub>
 8008f4a:	3430      	adds	r4, #48	; 0x30
 8008f4c:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8008f4e:	f806 4b01 	strb.w	r4, [r6], #1
 8008f52:	429e      	cmp	r6, r3
 8008f54:	4682      	mov	sl, r0
 8008f56:	468b      	mov	fp, r1
 8008f58:	f04f 0200 	mov.w	r2, #0
 8008f5c:	d123      	bne.n	8008fa6 <_dtoa_r+0x5fe>
 8008f5e:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8008f62:	4bb2      	ldr	r3, [pc, #712]	; (800922c <_dtoa_r+0x884>)
 8008f64:	f7f7 f902 	bl	800016c <__adddf3>
 8008f68:	4602      	mov	r2, r0
 8008f6a:	460b      	mov	r3, r1
 8008f6c:	4650      	mov	r0, sl
 8008f6e:	4659      	mov	r1, fp
 8008f70:	f7f7 fd42 	bl	80009f8 <__aeabi_dcmpgt>
 8008f74:	2800      	cmp	r0, #0
 8008f76:	d166      	bne.n	8009046 <_dtoa_r+0x69e>
 8008f78:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8008f7c:	2000      	movs	r0, #0
 8008f7e:	49ab      	ldr	r1, [pc, #684]	; (800922c <_dtoa_r+0x884>)
 8008f80:	f7f7 f8f2 	bl	8000168 <__aeabi_dsub>
 8008f84:	4602      	mov	r2, r0
 8008f86:	460b      	mov	r3, r1
 8008f88:	4650      	mov	r0, sl
 8008f8a:	4659      	mov	r1, fp
 8008f8c:	f7f7 fd16 	bl	80009bc <__aeabi_dcmplt>
 8008f90:	2800      	cmp	r0, #0
 8008f92:	f43f af23 	beq.w	8008ddc <_dtoa_r+0x434>
 8008f96:	463e      	mov	r6, r7
 8008f98:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8008f9c:	3f01      	subs	r7, #1
 8008f9e:	2b30      	cmp	r3, #48	; 0x30
 8008fa0:	d0f9      	beq.n	8008f96 <_dtoa_r+0x5ee>
 8008fa2:	9503      	str	r5, [sp, #12]
 8008fa4:	e03e      	b.n	8009024 <_dtoa_r+0x67c>
 8008fa6:	4ba2      	ldr	r3, [pc, #648]	; (8009230 <_dtoa_r+0x888>)
 8008fa8:	f7f7 fa96 	bl	80004d8 <__aeabi_dmul>
 8008fac:	4682      	mov	sl, r0
 8008fae:	468b      	mov	fp, r1
 8008fb0:	e7be      	b.n	8008f30 <_dtoa_r+0x588>
 8008fb2:	4654      	mov	r4, sl
 8008fb4:	f04f 0a00 	mov.w	sl, #0
 8008fb8:	465d      	mov	r5, fp
 8008fba:	9e06      	ldr	r6, [sp, #24]
 8008fbc:	f8df b270 	ldr.w	fp, [pc, #624]	; 8009230 <_dtoa_r+0x888>
 8008fc0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008fc4:	4620      	mov	r0, r4
 8008fc6:	4629      	mov	r1, r5
 8008fc8:	f7f7 fbb0 	bl	800072c <__aeabi_ddiv>
 8008fcc:	f7f7 fd34 	bl	8000a38 <__aeabi_d2iz>
 8008fd0:	4607      	mov	r7, r0
 8008fd2:	f7f7 fa17 	bl	8000404 <__aeabi_i2d>
 8008fd6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008fda:	f7f7 fa7d 	bl	80004d8 <__aeabi_dmul>
 8008fde:	4602      	mov	r2, r0
 8008fe0:	460b      	mov	r3, r1
 8008fe2:	4620      	mov	r0, r4
 8008fe4:	4629      	mov	r1, r5
 8008fe6:	f7f7 f8bf 	bl	8000168 <__aeabi_dsub>
 8008fea:	f107 0430 	add.w	r4, r7, #48	; 0x30
 8008fee:	f806 4b01 	strb.w	r4, [r6], #1
 8008ff2:	9c06      	ldr	r4, [sp, #24]
 8008ff4:	9d07      	ldr	r5, [sp, #28]
 8008ff6:	1b34      	subs	r4, r6, r4
 8008ff8:	42a5      	cmp	r5, r4
 8008ffa:	4602      	mov	r2, r0
 8008ffc:	460b      	mov	r3, r1
 8008ffe:	d133      	bne.n	8009068 <_dtoa_r+0x6c0>
 8009000:	f7f7 f8b4 	bl	800016c <__adddf3>
 8009004:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009008:	4604      	mov	r4, r0
 800900a:	460d      	mov	r5, r1
 800900c:	f7f7 fcf4 	bl	80009f8 <__aeabi_dcmpgt>
 8009010:	b9c0      	cbnz	r0, 8009044 <_dtoa_r+0x69c>
 8009012:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009016:	4620      	mov	r0, r4
 8009018:	4629      	mov	r1, r5
 800901a:	f7f7 fcc5 	bl	80009a8 <__aeabi_dcmpeq>
 800901e:	b108      	cbz	r0, 8009024 <_dtoa_r+0x67c>
 8009020:	07fb      	lsls	r3, r7, #31
 8009022:	d40f      	bmi.n	8009044 <_dtoa_r+0x69c>
 8009024:	4648      	mov	r0, r9
 8009026:	4641      	mov	r1, r8
 8009028:	f000 feff 	bl	8009e2a <_Bfree>
 800902c:	2300      	movs	r3, #0
 800902e:	9803      	ldr	r0, [sp, #12]
 8009030:	7033      	strb	r3, [r6, #0]
 8009032:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8009034:	3001      	adds	r0, #1
 8009036:	6018      	str	r0, [r3, #0]
 8009038:	9b24      	ldr	r3, [sp, #144]	; 0x90
 800903a:	2b00      	cmp	r3, #0
 800903c:	f43f acea 	beq.w	8008a14 <_dtoa_r+0x6c>
 8009040:	601e      	str	r6, [r3, #0]
 8009042:	e4e7      	b.n	8008a14 <_dtoa_r+0x6c>
 8009044:	9d03      	ldr	r5, [sp, #12]
 8009046:	4633      	mov	r3, r6
 8009048:	461e      	mov	r6, r3
 800904a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800904e:	2a39      	cmp	r2, #57	; 0x39
 8009050:	d106      	bne.n	8009060 <_dtoa_r+0x6b8>
 8009052:	9a06      	ldr	r2, [sp, #24]
 8009054:	429a      	cmp	r2, r3
 8009056:	d1f7      	bne.n	8009048 <_dtoa_r+0x6a0>
 8009058:	2230      	movs	r2, #48	; 0x30
 800905a:	9906      	ldr	r1, [sp, #24]
 800905c:	3501      	adds	r5, #1
 800905e:	700a      	strb	r2, [r1, #0]
 8009060:	781a      	ldrb	r2, [r3, #0]
 8009062:	3201      	adds	r2, #1
 8009064:	701a      	strb	r2, [r3, #0]
 8009066:	e79c      	b.n	8008fa2 <_dtoa_r+0x5fa>
 8009068:	4652      	mov	r2, sl
 800906a:	465b      	mov	r3, fp
 800906c:	f7f7 fa34 	bl	80004d8 <__aeabi_dmul>
 8009070:	2200      	movs	r2, #0
 8009072:	2300      	movs	r3, #0
 8009074:	4604      	mov	r4, r0
 8009076:	460d      	mov	r5, r1
 8009078:	f7f7 fc96 	bl	80009a8 <__aeabi_dcmpeq>
 800907c:	2800      	cmp	r0, #0
 800907e:	d09f      	beq.n	8008fc0 <_dtoa_r+0x618>
 8009080:	e7d0      	b.n	8009024 <_dtoa_r+0x67c>
 8009082:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8009084:	2a00      	cmp	r2, #0
 8009086:	f000 80cb 	beq.w	8009220 <_dtoa_r+0x878>
 800908a:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800908c:	2a01      	cmp	r2, #1
 800908e:	f300 80ae 	bgt.w	80091ee <_dtoa_r+0x846>
 8009092:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8009094:	2a00      	cmp	r2, #0
 8009096:	f000 80a6 	beq.w	80091e6 <_dtoa_r+0x83e>
 800909a:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800909e:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 80090a0:	9e08      	ldr	r6, [sp, #32]
 80090a2:	9a08      	ldr	r2, [sp, #32]
 80090a4:	2101      	movs	r1, #1
 80090a6:	441a      	add	r2, r3
 80090a8:	9208      	str	r2, [sp, #32]
 80090aa:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80090ac:	4648      	mov	r0, r9
 80090ae:	441a      	add	r2, r3
 80090b0:	9209      	str	r2, [sp, #36]	; 0x24
 80090b2:	f000 ff5b 	bl	8009f6c <__i2b>
 80090b6:	4605      	mov	r5, r0
 80090b8:	2e00      	cmp	r6, #0
 80090ba:	dd0c      	ble.n	80090d6 <_dtoa_r+0x72e>
 80090bc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80090be:	2b00      	cmp	r3, #0
 80090c0:	dd09      	ble.n	80090d6 <_dtoa_r+0x72e>
 80090c2:	42b3      	cmp	r3, r6
 80090c4:	bfa8      	it	ge
 80090c6:	4633      	movge	r3, r6
 80090c8:	9a08      	ldr	r2, [sp, #32]
 80090ca:	1af6      	subs	r6, r6, r3
 80090cc:	1ad2      	subs	r2, r2, r3
 80090ce:	9208      	str	r2, [sp, #32]
 80090d0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80090d2:	1ad3      	subs	r3, r2, r3
 80090d4:	9309      	str	r3, [sp, #36]	; 0x24
 80090d6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80090d8:	b1f3      	cbz	r3, 8009118 <_dtoa_r+0x770>
 80090da:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80090dc:	2b00      	cmp	r3, #0
 80090de:	f000 80a3 	beq.w	8009228 <_dtoa_r+0x880>
 80090e2:	2c00      	cmp	r4, #0
 80090e4:	dd10      	ble.n	8009108 <_dtoa_r+0x760>
 80090e6:	4629      	mov	r1, r5
 80090e8:	4622      	mov	r2, r4
 80090ea:	4648      	mov	r0, r9
 80090ec:	f000 fff8 	bl	800a0e0 <__pow5mult>
 80090f0:	4642      	mov	r2, r8
 80090f2:	4601      	mov	r1, r0
 80090f4:	4605      	mov	r5, r0
 80090f6:	4648      	mov	r0, r9
 80090f8:	f000 ff4e 	bl	8009f98 <__multiply>
 80090fc:	4607      	mov	r7, r0
 80090fe:	4641      	mov	r1, r8
 8009100:	4648      	mov	r0, r9
 8009102:	f000 fe92 	bl	8009e2a <_Bfree>
 8009106:	46b8      	mov	r8, r7
 8009108:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800910a:	1b1a      	subs	r2, r3, r4
 800910c:	d004      	beq.n	8009118 <_dtoa_r+0x770>
 800910e:	4641      	mov	r1, r8
 8009110:	4648      	mov	r0, r9
 8009112:	f000 ffe5 	bl	800a0e0 <__pow5mult>
 8009116:	4680      	mov	r8, r0
 8009118:	2101      	movs	r1, #1
 800911a:	4648      	mov	r0, r9
 800911c:	f000 ff26 	bl	8009f6c <__i2b>
 8009120:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009122:	4604      	mov	r4, r0
 8009124:	2b00      	cmp	r3, #0
 8009126:	f340 8085 	ble.w	8009234 <_dtoa_r+0x88c>
 800912a:	461a      	mov	r2, r3
 800912c:	4601      	mov	r1, r0
 800912e:	4648      	mov	r0, r9
 8009130:	f000 ffd6 	bl	800a0e0 <__pow5mult>
 8009134:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8009136:	4604      	mov	r4, r0
 8009138:	2b01      	cmp	r3, #1
 800913a:	dd7e      	ble.n	800923a <_dtoa_r+0x892>
 800913c:	2700      	movs	r7, #0
 800913e:	6923      	ldr	r3, [r4, #16]
 8009140:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8009144:	6918      	ldr	r0, [r3, #16]
 8009146:	f000 fec3 	bl	8009ed0 <__hi0bits>
 800914a:	f1c0 0020 	rsb	r0, r0, #32
 800914e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009150:	4418      	add	r0, r3
 8009152:	f010 001f 	ands.w	r0, r0, #31
 8009156:	f000 808e 	beq.w	8009276 <_dtoa_r+0x8ce>
 800915a:	f1c0 0320 	rsb	r3, r0, #32
 800915e:	2b04      	cmp	r3, #4
 8009160:	f340 8087 	ble.w	8009272 <_dtoa_r+0x8ca>
 8009164:	f1c0 001c 	rsb	r0, r0, #28
 8009168:	9b08      	ldr	r3, [sp, #32]
 800916a:	4406      	add	r6, r0
 800916c:	4403      	add	r3, r0
 800916e:	9308      	str	r3, [sp, #32]
 8009170:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009172:	4403      	add	r3, r0
 8009174:	9309      	str	r3, [sp, #36]	; 0x24
 8009176:	9b08      	ldr	r3, [sp, #32]
 8009178:	2b00      	cmp	r3, #0
 800917a:	dd05      	ble.n	8009188 <_dtoa_r+0x7e0>
 800917c:	4641      	mov	r1, r8
 800917e:	461a      	mov	r2, r3
 8009180:	4648      	mov	r0, r9
 8009182:	f000 ffed 	bl	800a160 <__lshift>
 8009186:	4680      	mov	r8, r0
 8009188:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800918a:	2b00      	cmp	r3, #0
 800918c:	dd05      	ble.n	800919a <_dtoa_r+0x7f2>
 800918e:	4621      	mov	r1, r4
 8009190:	461a      	mov	r2, r3
 8009192:	4648      	mov	r0, r9
 8009194:	f000 ffe4 	bl	800a160 <__lshift>
 8009198:	4604      	mov	r4, r0
 800919a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800919c:	2b00      	cmp	r3, #0
 800919e:	d06c      	beq.n	800927a <_dtoa_r+0x8d2>
 80091a0:	4621      	mov	r1, r4
 80091a2:	4640      	mov	r0, r8
 80091a4:	f001 f848 	bl	800a238 <__mcmp>
 80091a8:	2800      	cmp	r0, #0
 80091aa:	da66      	bge.n	800927a <_dtoa_r+0x8d2>
 80091ac:	9b03      	ldr	r3, [sp, #12]
 80091ae:	4641      	mov	r1, r8
 80091b0:	3b01      	subs	r3, #1
 80091b2:	9303      	str	r3, [sp, #12]
 80091b4:	220a      	movs	r2, #10
 80091b6:	2300      	movs	r3, #0
 80091b8:	4648      	mov	r0, r9
 80091ba:	f000 fe3f 	bl	8009e3c <__multadd>
 80091be:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80091c0:	4680      	mov	r8, r0
 80091c2:	2b00      	cmp	r3, #0
 80091c4:	f000 819f 	beq.w	8009506 <_dtoa_r+0xb5e>
 80091c8:	2300      	movs	r3, #0
 80091ca:	4629      	mov	r1, r5
 80091cc:	220a      	movs	r2, #10
 80091ce:	4648      	mov	r0, r9
 80091d0:	f000 fe34 	bl	8009e3c <__multadd>
 80091d4:	9b04      	ldr	r3, [sp, #16]
 80091d6:	4605      	mov	r5, r0
 80091d8:	2b00      	cmp	r3, #0
 80091da:	f300 8089 	bgt.w	80092f0 <_dtoa_r+0x948>
 80091de:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80091e0:	2b02      	cmp	r3, #2
 80091e2:	dc52      	bgt.n	800928a <_dtoa_r+0x8e2>
 80091e4:	e084      	b.n	80092f0 <_dtoa_r+0x948>
 80091e6:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80091e8:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 80091ec:	e757      	b.n	800909e <_dtoa_r+0x6f6>
 80091ee:	9b07      	ldr	r3, [sp, #28]
 80091f0:	1e5c      	subs	r4, r3, #1
 80091f2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80091f4:	42a3      	cmp	r3, r4
 80091f6:	bfb7      	itett	lt
 80091f8:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 80091fa:	1b1c      	subge	r4, r3, r4
 80091fc:	1ae2      	sublt	r2, r4, r3
 80091fe:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 8009200:	bfbe      	ittt	lt
 8009202:	940a      	strlt	r4, [sp, #40]	; 0x28
 8009204:	189b      	addlt	r3, r3, r2
 8009206:	930e      	strlt	r3, [sp, #56]	; 0x38
 8009208:	9b07      	ldr	r3, [sp, #28]
 800920a:	bfb8      	it	lt
 800920c:	2400      	movlt	r4, #0
 800920e:	2b00      	cmp	r3, #0
 8009210:	bfb7      	itett	lt
 8009212:	e9dd 2307 	ldrdlt	r2, r3, [sp, #28]
 8009216:	e9dd 3607 	ldrdge	r3, r6, [sp, #28]
 800921a:	1a9e      	sublt	r6, r3, r2
 800921c:	2300      	movlt	r3, #0
 800921e:	e740      	b.n	80090a2 <_dtoa_r+0x6fa>
 8009220:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8009222:	9e08      	ldr	r6, [sp, #32]
 8009224:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 8009226:	e747      	b.n	80090b8 <_dtoa_r+0x710>
 8009228:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800922a:	e770      	b.n	800910e <_dtoa_r+0x766>
 800922c:	3fe00000 	.word	0x3fe00000
 8009230:	40240000 	.word	0x40240000
 8009234:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8009236:	2b01      	cmp	r3, #1
 8009238:	dc17      	bgt.n	800926a <_dtoa_r+0x8c2>
 800923a:	f1ba 0f00 	cmp.w	sl, #0
 800923e:	d114      	bne.n	800926a <_dtoa_r+0x8c2>
 8009240:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8009244:	b99b      	cbnz	r3, 800926e <_dtoa_r+0x8c6>
 8009246:	f02b 4700 	bic.w	r7, fp, #2147483648	; 0x80000000
 800924a:	0d3f      	lsrs	r7, r7, #20
 800924c:	053f      	lsls	r7, r7, #20
 800924e:	b137      	cbz	r7, 800925e <_dtoa_r+0x8b6>
 8009250:	2701      	movs	r7, #1
 8009252:	9b08      	ldr	r3, [sp, #32]
 8009254:	3301      	adds	r3, #1
 8009256:	9308      	str	r3, [sp, #32]
 8009258:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800925a:	3301      	adds	r3, #1
 800925c:	9309      	str	r3, [sp, #36]	; 0x24
 800925e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009260:	2b00      	cmp	r3, #0
 8009262:	f47f af6c 	bne.w	800913e <_dtoa_r+0x796>
 8009266:	2001      	movs	r0, #1
 8009268:	e771      	b.n	800914e <_dtoa_r+0x7a6>
 800926a:	2700      	movs	r7, #0
 800926c:	e7f7      	b.n	800925e <_dtoa_r+0x8b6>
 800926e:	4657      	mov	r7, sl
 8009270:	e7f5      	b.n	800925e <_dtoa_r+0x8b6>
 8009272:	d080      	beq.n	8009176 <_dtoa_r+0x7ce>
 8009274:	4618      	mov	r0, r3
 8009276:	301c      	adds	r0, #28
 8009278:	e776      	b.n	8009168 <_dtoa_r+0x7c0>
 800927a:	9b07      	ldr	r3, [sp, #28]
 800927c:	2b00      	cmp	r3, #0
 800927e:	dc31      	bgt.n	80092e4 <_dtoa_r+0x93c>
 8009280:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8009282:	2b02      	cmp	r3, #2
 8009284:	dd2e      	ble.n	80092e4 <_dtoa_r+0x93c>
 8009286:	9b07      	ldr	r3, [sp, #28]
 8009288:	9304      	str	r3, [sp, #16]
 800928a:	9b04      	ldr	r3, [sp, #16]
 800928c:	b963      	cbnz	r3, 80092a8 <_dtoa_r+0x900>
 800928e:	4621      	mov	r1, r4
 8009290:	2205      	movs	r2, #5
 8009292:	4648      	mov	r0, r9
 8009294:	f000 fdd2 	bl	8009e3c <__multadd>
 8009298:	4601      	mov	r1, r0
 800929a:	4604      	mov	r4, r0
 800929c:	4640      	mov	r0, r8
 800929e:	f000 ffcb 	bl	800a238 <__mcmp>
 80092a2:	2800      	cmp	r0, #0
 80092a4:	f73f adc4 	bgt.w	8008e30 <_dtoa_r+0x488>
 80092a8:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80092aa:	9e06      	ldr	r6, [sp, #24]
 80092ac:	43db      	mvns	r3, r3
 80092ae:	9303      	str	r3, [sp, #12]
 80092b0:	2700      	movs	r7, #0
 80092b2:	4621      	mov	r1, r4
 80092b4:	4648      	mov	r0, r9
 80092b6:	f000 fdb8 	bl	8009e2a <_Bfree>
 80092ba:	2d00      	cmp	r5, #0
 80092bc:	f43f aeb2 	beq.w	8009024 <_dtoa_r+0x67c>
 80092c0:	b12f      	cbz	r7, 80092ce <_dtoa_r+0x926>
 80092c2:	42af      	cmp	r7, r5
 80092c4:	d003      	beq.n	80092ce <_dtoa_r+0x926>
 80092c6:	4639      	mov	r1, r7
 80092c8:	4648      	mov	r0, r9
 80092ca:	f000 fdae 	bl	8009e2a <_Bfree>
 80092ce:	4629      	mov	r1, r5
 80092d0:	4648      	mov	r0, r9
 80092d2:	f000 fdaa 	bl	8009e2a <_Bfree>
 80092d6:	e6a5      	b.n	8009024 <_dtoa_r+0x67c>
 80092d8:	2400      	movs	r4, #0
 80092da:	4625      	mov	r5, r4
 80092dc:	e7e4      	b.n	80092a8 <_dtoa_r+0x900>
 80092de:	9503      	str	r5, [sp, #12]
 80092e0:	4625      	mov	r5, r4
 80092e2:	e5a5      	b.n	8008e30 <_dtoa_r+0x488>
 80092e4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80092e6:	2b00      	cmp	r3, #0
 80092e8:	f000 80c4 	beq.w	8009474 <_dtoa_r+0xacc>
 80092ec:	9b07      	ldr	r3, [sp, #28]
 80092ee:	9304      	str	r3, [sp, #16]
 80092f0:	2e00      	cmp	r6, #0
 80092f2:	dd05      	ble.n	8009300 <_dtoa_r+0x958>
 80092f4:	4629      	mov	r1, r5
 80092f6:	4632      	mov	r2, r6
 80092f8:	4648      	mov	r0, r9
 80092fa:	f000 ff31 	bl	800a160 <__lshift>
 80092fe:	4605      	mov	r5, r0
 8009300:	2f00      	cmp	r7, #0
 8009302:	d058      	beq.n	80093b6 <_dtoa_r+0xa0e>
 8009304:	4648      	mov	r0, r9
 8009306:	6869      	ldr	r1, [r5, #4]
 8009308:	f000 fd6a 	bl	8009de0 <_Balloc>
 800930c:	4606      	mov	r6, r0
 800930e:	b920      	cbnz	r0, 800931a <_dtoa_r+0x972>
 8009310:	4602      	mov	r2, r0
 8009312:	f240 21ea 	movw	r1, #746	; 0x2ea
 8009316:	4b80      	ldr	r3, [pc, #512]	; (8009518 <_dtoa_r+0xb70>)
 8009318:	e47f      	b.n	8008c1a <_dtoa_r+0x272>
 800931a:	692a      	ldr	r2, [r5, #16]
 800931c:	f105 010c 	add.w	r1, r5, #12
 8009320:	3202      	adds	r2, #2
 8009322:	0092      	lsls	r2, r2, #2
 8009324:	300c      	adds	r0, #12
 8009326:	f000 fd33 	bl	8009d90 <memcpy>
 800932a:	2201      	movs	r2, #1
 800932c:	4631      	mov	r1, r6
 800932e:	4648      	mov	r0, r9
 8009330:	f000 ff16 	bl	800a160 <__lshift>
 8009334:	462f      	mov	r7, r5
 8009336:	4605      	mov	r5, r0
 8009338:	9b06      	ldr	r3, [sp, #24]
 800933a:	9a06      	ldr	r2, [sp, #24]
 800933c:	3301      	adds	r3, #1
 800933e:	9307      	str	r3, [sp, #28]
 8009340:	9b04      	ldr	r3, [sp, #16]
 8009342:	4413      	add	r3, r2
 8009344:	930a      	str	r3, [sp, #40]	; 0x28
 8009346:	f00a 0301 	and.w	r3, sl, #1
 800934a:	9309      	str	r3, [sp, #36]	; 0x24
 800934c:	9b07      	ldr	r3, [sp, #28]
 800934e:	4621      	mov	r1, r4
 8009350:	4640      	mov	r0, r8
 8009352:	f103 3bff 	add.w	fp, r3, #4294967295
 8009356:	f7ff fa99 	bl	800888c <quorem>
 800935a:	4639      	mov	r1, r7
 800935c:	9004      	str	r0, [sp, #16]
 800935e:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8009362:	4640      	mov	r0, r8
 8009364:	f000 ff68 	bl	800a238 <__mcmp>
 8009368:	462a      	mov	r2, r5
 800936a:	9008      	str	r0, [sp, #32]
 800936c:	4621      	mov	r1, r4
 800936e:	4648      	mov	r0, r9
 8009370:	f000 ff7e 	bl	800a270 <__mdiff>
 8009374:	68c2      	ldr	r2, [r0, #12]
 8009376:	4606      	mov	r6, r0
 8009378:	b9fa      	cbnz	r2, 80093ba <_dtoa_r+0xa12>
 800937a:	4601      	mov	r1, r0
 800937c:	4640      	mov	r0, r8
 800937e:	f000 ff5b 	bl	800a238 <__mcmp>
 8009382:	4602      	mov	r2, r0
 8009384:	4631      	mov	r1, r6
 8009386:	4648      	mov	r0, r9
 8009388:	920b      	str	r2, [sp, #44]	; 0x2c
 800938a:	f000 fd4e 	bl	8009e2a <_Bfree>
 800938e:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8009390:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8009392:	9e07      	ldr	r6, [sp, #28]
 8009394:	ea43 0102 	orr.w	r1, r3, r2
 8009398:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800939a:	430b      	orrs	r3, r1
 800939c:	d10f      	bne.n	80093be <_dtoa_r+0xa16>
 800939e:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 80093a2:	d028      	beq.n	80093f6 <_dtoa_r+0xa4e>
 80093a4:	9b08      	ldr	r3, [sp, #32]
 80093a6:	2b00      	cmp	r3, #0
 80093a8:	dd02      	ble.n	80093b0 <_dtoa_r+0xa08>
 80093aa:	9b04      	ldr	r3, [sp, #16]
 80093ac:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 80093b0:	f88b a000 	strb.w	sl, [fp]
 80093b4:	e77d      	b.n	80092b2 <_dtoa_r+0x90a>
 80093b6:	4628      	mov	r0, r5
 80093b8:	e7bc      	b.n	8009334 <_dtoa_r+0x98c>
 80093ba:	2201      	movs	r2, #1
 80093bc:	e7e2      	b.n	8009384 <_dtoa_r+0x9dc>
 80093be:	9b08      	ldr	r3, [sp, #32]
 80093c0:	2b00      	cmp	r3, #0
 80093c2:	db04      	blt.n	80093ce <_dtoa_r+0xa26>
 80093c4:	9920      	ldr	r1, [sp, #128]	; 0x80
 80093c6:	430b      	orrs	r3, r1
 80093c8:	9909      	ldr	r1, [sp, #36]	; 0x24
 80093ca:	430b      	orrs	r3, r1
 80093cc:	d120      	bne.n	8009410 <_dtoa_r+0xa68>
 80093ce:	2a00      	cmp	r2, #0
 80093d0:	ddee      	ble.n	80093b0 <_dtoa_r+0xa08>
 80093d2:	4641      	mov	r1, r8
 80093d4:	2201      	movs	r2, #1
 80093d6:	4648      	mov	r0, r9
 80093d8:	f000 fec2 	bl	800a160 <__lshift>
 80093dc:	4621      	mov	r1, r4
 80093de:	4680      	mov	r8, r0
 80093e0:	f000 ff2a 	bl	800a238 <__mcmp>
 80093e4:	2800      	cmp	r0, #0
 80093e6:	dc03      	bgt.n	80093f0 <_dtoa_r+0xa48>
 80093e8:	d1e2      	bne.n	80093b0 <_dtoa_r+0xa08>
 80093ea:	f01a 0f01 	tst.w	sl, #1
 80093ee:	d0df      	beq.n	80093b0 <_dtoa_r+0xa08>
 80093f0:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 80093f4:	d1d9      	bne.n	80093aa <_dtoa_r+0xa02>
 80093f6:	2339      	movs	r3, #57	; 0x39
 80093f8:	f88b 3000 	strb.w	r3, [fp]
 80093fc:	4633      	mov	r3, r6
 80093fe:	461e      	mov	r6, r3
 8009400:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8009404:	3b01      	subs	r3, #1
 8009406:	2a39      	cmp	r2, #57	; 0x39
 8009408:	d06a      	beq.n	80094e0 <_dtoa_r+0xb38>
 800940a:	3201      	adds	r2, #1
 800940c:	701a      	strb	r2, [r3, #0]
 800940e:	e750      	b.n	80092b2 <_dtoa_r+0x90a>
 8009410:	2a00      	cmp	r2, #0
 8009412:	dd07      	ble.n	8009424 <_dtoa_r+0xa7c>
 8009414:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8009418:	d0ed      	beq.n	80093f6 <_dtoa_r+0xa4e>
 800941a:	f10a 0301 	add.w	r3, sl, #1
 800941e:	f88b 3000 	strb.w	r3, [fp]
 8009422:	e746      	b.n	80092b2 <_dtoa_r+0x90a>
 8009424:	9b07      	ldr	r3, [sp, #28]
 8009426:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009428:	f803 ac01 	strb.w	sl, [r3, #-1]
 800942c:	4293      	cmp	r3, r2
 800942e:	d041      	beq.n	80094b4 <_dtoa_r+0xb0c>
 8009430:	4641      	mov	r1, r8
 8009432:	2300      	movs	r3, #0
 8009434:	220a      	movs	r2, #10
 8009436:	4648      	mov	r0, r9
 8009438:	f000 fd00 	bl	8009e3c <__multadd>
 800943c:	42af      	cmp	r7, r5
 800943e:	4680      	mov	r8, r0
 8009440:	f04f 0300 	mov.w	r3, #0
 8009444:	f04f 020a 	mov.w	r2, #10
 8009448:	4639      	mov	r1, r7
 800944a:	4648      	mov	r0, r9
 800944c:	d107      	bne.n	800945e <_dtoa_r+0xab6>
 800944e:	f000 fcf5 	bl	8009e3c <__multadd>
 8009452:	4607      	mov	r7, r0
 8009454:	4605      	mov	r5, r0
 8009456:	9b07      	ldr	r3, [sp, #28]
 8009458:	3301      	adds	r3, #1
 800945a:	9307      	str	r3, [sp, #28]
 800945c:	e776      	b.n	800934c <_dtoa_r+0x9a4>
 800945e:	f000 fced 	bl	8009e3c <__multadd>
 8009462:	4629      	mov	r1, r5
 8009464:	4607      	mov	r7, r0
 8009466:	2300      	movs	r3, #0
 8009468:	220a      	movs	r2, #10
 800946a:	4648      	mov	r0, r9
 800946c:	f000 fce6 	bl	8009e3c <__multadd>
 8009470:	4605      	mov	r5, r0
 8009472:	e7f0      	b.n	8009456 <_dtoa_r+0xaae>
 8009474:	9b07      	ldr	r3, [sp, #28]
 8009476:	9304      	str	r3, [sp, #16]
 8009478:	9e06      	ldr	r6, [sp, #24]
 800947a:	4621      	mov	r1, r4
 800947c:	4640      	mov	r0, r8
 800947e:	f7ff fa05 	bl	800888c <quorem>
 8009482:	9b06      	ldr	r3, [sp, #24]
 8009484:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8009488:	f806 ab01 	strb.w	sl, [r6], #1
 800948c:	1af2      	subs	r2, r6, r3
 800948e:	9b04      	ldr	r3, [sp, #16]
 8009490:	4293      	cmp	r3, r2
 8009492:	dd07      	ble.n	80094a4 <_dtoa_r+0xafc>
 8009494:	4641      	mov	r1, r8
 8009496:	2300      	movs	r3, #0
 8009498:	220a      	movs	r2, #10
 800949a:	4648      	mov	r0, r9
 800949c:	f000 fcce 	bl	8009e3c <__multadd>
 80094a0:	4680      	mov	r8, r0
 80094a2:	e7ea      	b.n	800947a <_dtoa_r+0xad2>
 80094a4:	9b04      	ldr	r3, [sp, #16]
 80094a6:	2700      	movs	r7, #0
 80094a8:	2b00      	cmp	r3, #0
 80094aa:	bfcc      	ite	gt
 80094ac:	461e      	movgt	r6, r3
 80094ae:	2601      	movle	r6, #1
 80094b0:	9b06      	ldr	r3, [sp, #24]
 80094b2:	441e      	add	r6, r3
 80094b4:	4641      	mov	r1, r8
 80094b6:	2201      	movs	r2, #1
 80094b8:	4648      	mov	r0, r9
 80094ba:	f000 fe51 	bl	800a160 <__lshift>
 80094be:	4621      	mov	r1, r4
 80094c0:	4680      	mov	r8, r0
 80094c2:	f000 feb9 	bl	800a238 <__mcmp>
 80094c6:	2800      	cmp	r0, #0
 80094c8:	dc98      	bgt.n	80093fc <_dtoa_r+0xa54>
 80094ca:	d102      	bne.n	80094d2 <_dtoa_r+0xb2a>
 80094cc:	f01a 0f01 	tst.w	sl, #1
 80094d0:	d194      	bne.n	80093fc <_dtoa_r+0xa54>
 80094d2:	4633      	mov	r3, r6
 80094d4:	461e      	mov	r6, r3
 80094d6:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80094da:	2a30      	cmp	r2, #48	; 0x30
 80094dc:	d0fa      	beq.n	80094d4 <_dtoa_r+0xb2c>
 80094de:	e6e8      	b.n	80092b2 <_dtoa_r+0x90a>
 80094e0:	9a06      	ldr	r2, [sp, #24]
 80094e2:	429a      	cmp	r2, r3
 80094e4:	d18b      	bne.n	80093fe <_dtoa_r+0xa56>
 80094e6:	9b03      	ldr	r3, [sp, #12]
 80094e8:	3301      	adds	r3, #1
 80094ea:	9303      	str	r3, [sp, #12]
 80094ec:	2331      	movs	r3, #49	; 0x31
 80094ee:	7013      	strb	r3, [r2, #0]
 80094f0:	e6df      	b.n	80092b2 <_dtoa_r+0x90a>
 80094f2:	4b0a      	ldr	r3, [pc, #40]	; (800951c <_dtoa_r+0xb74>)
 80094f4:	f7ff baaa 	b.w	8008a4c <_dtoa_r+0xa4>
 80094f8:	9b24      	ldr	r3, [sp, #144]	; 0x90
 80094fa:	2b00      	cmp	r3, #0
 80094fc:	f47f aa8e 	bne.w	8008a1c <_dtoa_r+0x74>
 8009500:	4b07      	ldr	r3, [pc, #28]	; (8009520 <_dtoa_r+0xb78>)
 8009502:	f7ff baa3 	b.w	8008a4c <_dtoa_r+0xa4>
 8009506:	9b04      	ldr	r3, [sp, #16]
 8009508:	2b00      	cmp	r3, #0
 800950a:	dcb5      	bgt.n	8009478 <_dtoa_r+0xad0>
 800950c:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800950e:	2b02      	cmp	r3, #2
 8009510:	f73f aebb 	bgt.w	800928a <_dtoa_r+0x8e2>
 8009514:	e7b0      	b.n	8009478 <_dtoa_r+0xad0>
 8009516:	bf00      	nop
 8009518:	0800c009 	.word	0x0800c009
 800951c:	0800bfba 	.word	0x0800bfba
 8009520:	0800c000 	.word	0x0800c000

08009524 <__sflush_r>:
 8009524:	898b      	ldrh	r3, [r1, #12]
 8009526:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800952a:	4605      	mov	r5, r0
 800952c:	0718      	lsls	r0, r3, #28
 800952e:	460c      	mov	r4, r1
 8009530:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8009534:	d45f      	bmi.n	80095f6 <__sflush_r+0xd2>
 8009536:	684b      	ldr	r3, [r1, #4]
 8009538:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800953c:	2b00      	cmp	r3, #0
 800953e:	818a      	strh	r2, [r1, #12]
 8009540:	dc05      	bgt.n	800954e <__sflush_r+0x2a>
 8009542:	6bcb      	ldr	r3, [r1, #60]	; 0x3c
 8009544:	2b00      	cmp	r3, #0
 8009546:	dc02      	bgt.n	800954e <__sflush_r+0x2a>
 8009548:	2000      	movs	r0, #0
 800954a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800954e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8009550:	2e00      	cmp	r6, #0
 8009552:	d0f9      	beq.n	8009548 <__sflush_r+0x24>
 8009554:	2300      	movs	r3, #0
 8009556:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800955a:	682f      	ldr	r7, [r5, #0]
 800955c:	602b      	str	r3, [r5, #0]
 800955e:	d036      	beq.n	80095ce <__sflush_r+0xaa>
 8009560:	6d20      	ldr	r0, [r4, #80]	; 0x50
 8009562:	89a3      	ldrh	r3, [r4, #12]
 8009564:	075a      	lsls	r2, r3, #29
 8009566:	d505      	bpl.n	8009574 <__sflush_r+0x50>
 8009568:	6863      	ldr	r3, [r4, #4]
 800956a:	1ac0      	subs	r0, r0, r3
 800956c:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800956e:	b10b      	cbz	r3, 8009574 <__sflush_r+0x50>
 8009570:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8009572:	1ac0      	subs	r0, r0, r3
 8009574:	2300      	movs	r3, #0
 8009576:	4602      	mov	r2, r0
 8009578:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800957a:	4628      	mov	r0, r5
 800957c:	69e1      	ldr	r1, [r4, #28]
 800957e:	47b0      	blx	r6
 8009580:	1c43      	adds	r3, r0, #1
 8009582:	89a3      	ldrh	r3, [r4, #12]
 8009584:	d106      	bne.n	8009594 <__sflush_r+0x70>
 8009586:	6829      	ldr	r1, [r5, #0]
 8009588:	291d      	cmp	r1, #29
 800958a:	d830      	bhi.n	80095ee <__sflush_r+0xca>
 800958c:	4a2b      	ldr	r2, [pc, #172]	; (800963c <__sflush_r+0x118>)
 800958e:	40ca      	lsrs	r2, r1
 8009590:	07d6      	lsls	r6, r2, #31
 8009592:	d52c      	bpl.n	80095ee <__sflush_r+0xca>
 8009594:	2200      	movs	r2, #0
 8009596:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800959a:	b21b      	sxth	r3, r3
 800959c:	6062      	str	r2, [r4, #4]
 800959e:	6922      	ldr	r2, [r4, #16]
 80095a0:	04d9      	lsls	r1, r3, #19
 80095a2:	81a3      	strh	r3, [r4, #12]
 80095a4:	6022      	str	r2, [r4, #0]
 80095a6:	d504      	bpl.n	80095b2 <__sflush_r+0x8e>
 80095a8:	1c42      	adds	r2, r0, #1
 80095aa:	d101      	bne.n	80095b0 <__sflush_r+0x8c>
 80095ac:	682b      	ldr	r3, [r5, #0]
 80095ae:	b903      	cbnz	r3, 80095b2 <__sflush_r+0x8e>
 80095b0:	6520      	str	r0, [r4, #80]	; 0x50
 80095b2:	6b21      	ldr	r1, [r4, #48]	; 0x30
 80095b4:	602f      	str	r7, [r5, #0]
 80095b6:	2900      	cmp	r1, #0
 80095b8:	d0c6      	beq.n	8009548 <__sflush_r+0x24>
 80095ba:	f104 0340 	add.w	r3, r4, #64	; 0x40
 80095be:	4299      	cmp	r1, r3
 80095c0:	d002      	beq.n	80095c8 <__sflush_r+0xa4>
 80095c2:	4628      	mov	r0, r5
 80095c4:	f000 f938 	bl	8009838 <_free_r>
 80095c8:	2000      	movs	r0, #0
 80095ca:	6320      	str	r0, [r4, #48]	; 0x30
 80095cc:	e7bd      	b.n	800954a <__sflush_r+0x26>
 80095ce:	69e1      	ldr	r1, [r4, #28]
 80095d0:	2301      	movs	r3, #1
 80095d2:	4628      	mov	r0, r5
 80095d4:	47b0      	blx	r6
 80095d6:	1c41      	adds	r1, r0, #1
 80095d8:	d1c3      	bne.n	8009562 <__sflush_r+0x3e>
 80095da:	682b      	ldr	r3, [r5, #0]
 80095dc:	2b00      	cmp	r3, #0
 80095de:	d0c0      	beq.n	8009562 <__sflush_r+0x3e>
 80095e0:	2b1d      	cmp	r3, #29
 80095e2:	d001      	beq.n	80095e8 <__sflush_r+0xc4>
 80095e4:	2b16      	cmp	r3, #22
 80095e6:	d101      	bne.n	80095ec <__sflush_r+0xc8>
 80095e8:	602f      	str	r7, [r5, #0]
 80095ea:	e7ad      	b.n	8009548 <__sflush_r+0x24>
 80095ec:	89a3      	ldrh	r3, [r4, #12]
 80095ee:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80095f2:	81a3      	strh	r3, [r4, #12]
 80095f4:	e7a9      	b.n	800954a <__sflush_r+0x26>
 80095f6:	690f      	ldr	r7, [r1, #16]
 80095f8:	2f00      	cmp	r7, #0
 80095fa:	d0a5      	beq.n	8009548 <__sflush_r+0x24>
 80095fc:	079b      	lsls	r3, r3, #30
 80095fe:	bf18      	it	ne
 8009600:	2300      	movne	r3, #0
 8009602:	680e      	ldr	r6, [r1, #0]
 8009604:	bf08      	it	eq
 8009606:	694b      	ldreq	r3, [r1, #20]
 8009608:	eba6 0807 	sub.w	r8, r6, r7
 800960c:	600f      	str	r7, [r1, #0]
 800960e:	608b      	str	r3, [r1, #8]
 8009610:	f1b8 0f00 	cmp.w	r8, #0
 8009614:	dd98      	ble.n	8009548 <__sflush_r+0x24>
 8009616:	4643      	mov	r3, r8
 8009618:	463a      	mov	r2, r7
 800961a:	4628      	mov	r0, r5
 800961c:	69e1      	ldr	r1, [r4, #28]
 800961e:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8009620:	47b0      	blx	r6
 8009622:	2800      	cmp	r0, #0
 8009624:	dc06      	bgt.n	8009634 <__sflush_r+0x110>
 8009626:	89a3      	ldrh	r3, [r4, #12]
 8009628:	f04f 30ff 	mov.w	r0, #4294967295
 800962c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009630:	81a3      	strh	r3, [r4, #12]
 8009632:	e78a      	b.n	800954a <__sflush_r+0x26>
 8009634:	4407      	add	r7, r0
 8009636:	eba8 0800 	sub.w	r8, r8, r0
 800963a:	e7e9      	b.n	8009610 <__sflush_r+0xec>
 800963c:	20400001 	.word	0x20400001

08009640 <_fflush_r>:
 8009640:	b538      	push	{r3, r4, r5, lr}
 8009642:	460c      	mov	r4, r1
 8009644:	4605      	mov	r5, r0
 8009646:	b118      	cbz	r0, 8009650 <_fflush_r+0x10>
 8009648:	6b83      	ldr	r3, [r0, #56]	; 0x38
 800964a:	b90b      	cbnz	r3, 8009650 <_fflush_r+0x10>
 800964c:	f000 f864 	bl	8009718 <__sinit>
 8009650:	f9b4 000c 	ldrsh.w	r0, [r4, #12]
 8009654:	b1b8      	cbz	r0, 8009686 <_fflush_r+0x46>
 8009656:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8009658:	07db      	lsls	r3, r3, #31
 800965a:	d404      	bmi.n	8009666 <_fflush_r+0x26>
 800965c:	0581      	lsls	r1, r0, #22
 800965e:	d402      	bmi.n	8009666 <_fflush_r+0x26>
 8009660:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009662:	f000 fb19 	bl	8009c98 <__retarget_lock_acquire_recursive>
 8009666:	4628      	mov	r0, r5
 8009668:	4621      	mov	r1, r4
 800966a:	f7ff ff5b 	bl	8009524 <__sflush_r>
 800966e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8009670:	4605      	mov	r5, r0
 8009672:	07da      	lsls	r2, r3, #31
 8009674:	d405      	bmi.n	8009682 <_fflush_r+0x42>
 8009676:	89a3      	ldrh	r3, [r4, #12]
 8009678:	059b      	lsls	r3, r3, #22
 800967a:	d402      	bmi.n	8009682 <_fflush_r+0x42>
 800967c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800967e:	f000 fb0c 	bl	8009c9a <__retarget_lock_release_recursive>
 8009682:	4628      	mov	r0, r5
 8009684:	bd38      	pop	{r3, r4, r5, pc}
 8009686:	4605      	mov	r5, r0
 8009688:	e7fb      	b.n	8009682 <_fflush_r+0x42>
	...

0800968c <std>:
 800968c:	2300      	movs	r3, #0
 800968e:	b510      	push	{r4, lr}
 8009690:	4604      	mov	r4, r0
 8009692:	e9c0 3300 	strd	r3, r3, [r0]
 8009696:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800969a:	6083      	str	r3, [r0, #8]
 800969c:	8181      	strh	r1, [r0, #12]
 800969e:	6643      	str	r3, [r0, #100]	; 0x64
 80096a0:	81c2      	strh	r2, [r0, #14]
 80096a2:	6183      	str	r3, [r0, #24]
 80096a4:	4619      	mov	r1, r3
 80096a6:	2208      	movs	r2, #8
 80096a8:	305c      	adds	r0, #92	; 0x5c
 80096aa:	f7fc fbe3 	bl	8005e74 <memset>
 80096ae:	4b07      	ldr	r3, [pc, #28]	; (80096cc <std+0x40>)
 80096b0:	61e4      	str	r4, [r4, #28]
 80096b2:	6223      	str	r3, [r4, #32]
 80096b4:	4b06      	ldr	r3, [pc, #24]	; (80096d0 <std+0x44>)
 80096b6:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80096ba:	6263      	str	r3, [r4, #36]	; 0x24
 80096bc:	4b05      	ldr	r3, [pc, #20]	; (80096d4 <std+0x48>)
 80096be:	62a3      	str	r3, [r4, #40]	; 0x28
 80096c0:	4b05      	ldr	r3, [pc, #20]	; (80096d8 <std+0x4c>)
 80096c2:	62e3      	str	r3, [r4, #44]	; 0x2c
 80096c4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80096c8:	f000 bae4 	b.w	8009c94 <__retarget_lock_init_recursive>
 80096cc:	0800a805 	.word	0x0800a805
 80096d0:	0800a827 	.word	0x0800a827
 80096d4:	0800a85f 	.word	0x0800a85f
 80096d8:	0800a883 	.word	0x0800a883

080096dc <_cleanup_r>:
 80096dc:	4901      	ldr	r1, [pc, #4]	; (80096e4 <_cleanup_r+0x8>)
 80096de:	f000 bab5 	b.w	8009c4c <_fwalk_reent>
 80096e2:	bf00      	nop
 80096e4:	0800b57d 	.word	0x0800b57d

080096e8 <__sfp_lock_acquire>:
 80096e8:	4801      	ldr	r0, [pc, #4]	; (80096f0 <__sfp_lock_acquire+0x8>)
 80096ea:	f000 bad5 	b.w	8009c98 <__retarget_lock_acquire_recursive>
 80096ee:	bf00      	nop
 80096f0:	200010bc 	.word	0x200010bc

080096f4 <__sfp_lock_release>:
 80096f4:	4801      	ldr	r0, [pc, #4]	; (80096fc <__sfp_lock_release+0x8>)
 80096f6:	f000 bad0 	b.w	8009c9a <__retarget_lock_release_recursive>
 80096fa:	bf00      	nop
 80096fc:	200010bc 	.word	0x200010bc

08009700 <__sinit_lock_acquire>:
 8009700:	4801      	ldr	r0, [pc, #4]	; (8009708 <__sinit_lock_acquire+0x8>)
 8009702:	f000 bac9 	b.w	8009c98 <__retarget_lock_acquire_recursive>
 8009706:	bf00      	nop
 8009708:	200010b7 	.word	0x200010b7

0800970c <__sinit_lock_release>:
 800970c:	4801      	ldr	r0, [pc, #4]	; (8009714 <__sinit_lock_release+0x8>)
 800970e:	f000 bac4 	b.w	8009c9a <__retarget_lock_release_recursive>
 8009712:	bf00      	nop
 8009714:	200010b7 	.word	0x200010b7

08009718 <__sinit>:
 8009718:	b510      	push	{r4, lr}
 800971a:	4604      	mov	r4, r0
 800971c:	f7ff fff0 	bl	8009700 <__sinit_lock_acquire>
 8009720:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8009722:	b11a      	cbz	r2, 800972c <__sinit+0x14>
 8009724:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009728:	f7ff bff0 	b.w	800970c <__sinit_lock_release>
 800972c:	4b0d      	ldr	r3, [pc, #52]	; (8009764 <__sinit+0x4c>)
 800972e:	2104      	movs	r1, #4
 8009730:	63e3      	str	r3, [r4, #60]	; 0x3c
 8009732:	2303      	movs	r3, #3
 8009734:	f8c4 32e4 	str.w	r3, [r4, #740]	; 0x2e4
 8009738:	f504 733b 	add.w	r3, r4, #748	; 0x2ec
 800973c:	f8c4 32e8 	str.w	r3, [r4, #744]	; 0x2e8
 8009740:	6860      	ldr	r0, [r4, #4]
 8009742:	f8c4 22e0 	str.w	r2, [r4, #736]	; 0x2e0
 8009746:	f7ff ffa1 	bl	800968c <std>
 800974a:	2201      	movs	r2, #1
 800974c:	2109      	movs	r1, #9
 800974e:	68a0      	ldr	r0, [r4, #8]
 8009750:	f7ff ff9c 	bl	800968c <std>
 8009754:	2202      	movs	r2, #2
 8009756:	2112      	movs	r1, #18
 8009758:	68e0      	ldr	r0, [r4, #12]
 800975a:	f7ff ff97 	bl	800968c <std>
 800975e:	2301      	movs	r3, #1
 8009760:	63a3      	str	r3, [r4, #56]	; 0x38
 8009762:	e7df      	b.n	8009724 <__sinit+0xc>
 8009764:	080096dd 	.word	0x080096dd

08009768 <__libc_fini_array>:
 8009768:	b538      	push	{r3, r4, r5, lr}
 800976a:	4d07      	ldr	r5, [pc, #28]	; (8009788 <__libc_fini_array+0x20>)
 800976c:	4c07      	ldr	r4, [pc, #28]	; (800978c <__libc_fini_array+0x24>)
 800976e:	1b64      	subs	r4, r4, r5
 8009770:	10a4      	asrs	r4, r4, #2
 8009772:	b91c      	cbnz	r4, 800977c <__libc_fini_array+0x14>
 8009774:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009778:	f002 b960 	b.w	800ba3c <_fini>
 800977c:	3c01      	subs	r4, #1
 800977e:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
 8009782:	4798      	blx	r3
 8009784:	e7f5      	b.n	8009772 <__libc_fini_array+0xa>
 8009786:	bf00      	nop
 8009788:	0800c354 	.word	0x0800c354
 800978c:	0800c358 	.word	0x0800c358

08009790 <_malloc_trim_r>:
 8009790:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009794:	4606      	mov	r6, r0
 8009796:	2008      	movs	r0, #8
 8009798:	460c      	mov	r4, r1
 800979a:	f7fd fd67 	bl	800726c <sysconf>
 800979e:	4680      	mov	r8, r0
 80097a0:	4f22      	ldr	r7, [pc, #136]	; (800982c <_malloc_trim_r+0x9c>)
 80097a2:	4630      	mov	r0, r6
 80097a4:	f7fc fb6e 	bl	8005e84 <__malloc_lock>
 80097a8:	68bb      	ldr	r3, [r7, #8]
 80097aa:	685d      	ldr	r5, [r3, #4]
 80097ac:	f025 0503 	bic.w	r5, r5, #3
 80097b0:	1b2c      	subs	r4, r5, r4
 80097b2:	3c11      	subs	r4, #17
 80097b4:	4444      	add	r4, r8
 80097b6:	fbb4 f4f8 	udiv	r4, r4, r8
 80097ba:	3c01      	subs	r4, #1
 80097bc:	fb08 f404 	mul.w	r4, r8, r4
 80097c0:	45a0      	cmp	r8, r4
 80097c2:	dd05      	ble.n	80097d0 <_malloc_trim_r+0x40>
 80097c4:	4630      	mov	r0, r6
 80097c6:	f7fc fb63 	bl	8005e90 <__malloc_unlock>
 80097ca:	2000      	movs	r0, #0
 80097cc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80097d0:	2100      	movs	r1, #0
 80097d2:	4630      	mov	r0, r6
 80097d4:	f7f8 fdd2 	bl	800237c <_sbrk_r>
 80097d8:	68bb      	ldr	r3, [r7, #8]
 80097da:	442b      	add	r3, r5
 80097dc:	4298      	cmp	r0, r3
 80097de:	d1f1      	bne.n	80097c4 <_malloc_trim_r+0x34>
 80097e0:	4630      	mov	r0, r6
 80097e2:	4261      	negs	r1, r4
 80097e4:	f7f8 fdca 	bl	800237c <_sbrk_r>
 80097e8:	3001      	adds	r0, #1
 80097ea:	d110      	bne.n	800980e <_malloc_trim_r+0x7e>
 80097ec:	2100      	movs	r1, #0
 80097ee:	4630      	mov	r0, r6
 80097f0:	f7f8 fdc4 	bl	800237c <_sbrk_r>
 80097f4:	68ba      	ldr	r2, [r7, #8]
 80097f6:	1a83      	subs	r3, r0, r2
 80097f8:	2b0f      	cmp	r3, #15
 80097fa:	dde3      	ble.n	80097c4 <_malloc_trim_r+0x34>
 80097fc:	490c      	ldr	r1, [pc, #48]	; (8009830 <_malloc_trim_r+0xa0>)
 80097fe:	f043 0301 	orr.w	r3, r3, #1
 8009802:	6809      	ldr	r1, [r1, #0]
 8009804:	6053      	str	r3, [r2, #4]
 8009806:	1a40      	subs	r0, r0, r1
 8009808:	490a      	ldr	r1, [pc, #40]	; (8009834 <_malloc_trim_r+0xa4>)
 800980a:	6008      	str	r0, [r1, #0]
 800980c:	e7da      	b.n	80097c4 <_malloc_trim_r+0x34>
 800980e:	68bb      	ldr	r3, [r7, #8]
 8009810:	4a08      	ldr	r2, [pc, #32]	; (8009834 <_malloc_trim_r+0xa4>)
 8009812:	1b2d      	subs	r5, r5, r4
 8009814:	f045 0501 	orr.w	r5, r5, #1
 8009818:	605d      	str	r5, [r3, #4]
 800981a:	6813      	ldr	r3, [r2, #0]
 800981c:	4630      	mov	r0, r6
 800981e:	1b1c      	subs	r4, r3, r4
 8009820:	6014      	str	r4, [r2, #0]
 8009822:	f7fc fb35 	bl	8005e90 <__malloc_unlock>
 8009826:	2001      	movs	r0, #1
 8009828:	e7d0      	b.n	80097cc <_malloc_trim_r+0x3c>
 800982a:	bf00      	nop
 800982c:	200004e0 	.word	0x200004e0
 8009830:	200008e8 	.word	0x200008e8
 8009834:	20000f88 	.word	0x20000f88

08009838 <_free_r>:
 8009838:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800983a:	4605      	mov	r5, r0
 800983c:	460f      	mov	r7, r1
 800983e:	2900      	cmp	r1, #0
 8009840:	f000 80b1 	beq.w	80099a6 <_free_r+0x16e>
 8009844:	f7fc fb1e 	bl	8005e84 <__malloc_lock>
 8009848:	f857 2c04 	ldr.w	r2, [r7, #-4]
 800984c:	4856      	ldr	r0, [pc, #344]	; (80099a8 <_free_r+0x170>)
 800984e:	f022 0401 	bic.w	r4, r2, #1
 8009852:	f1a7 0308 	sub.w	r3, r7, #8
 8009856:	eb03 0c04 	add.w	ip, r3, r4
 800985a:	6881      	ldr	r1, [r0, #8]
 800985c:	f8dc 6004 	ldr.w	r6, [ip, #4]
 8009860:	4561      	cmp	r1, ip
 8009862:	f026 0603 	bic.w	r6, r6, #3
 8009866:	f002 0201 	and.w	r2, r2, #1
 800986a:	d11b      	bne.n	80098a4 <_free_r+0x6c>
 800986c:	4434      	add	r4, r6
 800986e:	b93a      	cbnz	r2, 8009880 <_free_r+0x48>
 8009870:	f857 2c08 	ldr.w	r2, [r7, #-8]
 8009874:	1a9b      	subs	r3, r3, r2
 8009876:	4414      	add	r4, r2
 8009878:	e9d3 1202 	ldrd	r1, r2, [r3, #8]
 800987c:	60ca      	str	r2, [r1, #12]
 800987e:	6091      	str	r1, [r2, #8]
 8009880:	f044 0201 	orr.w	r2, r4, #1
 8009884:	605a      	str	r2, [r3, #4]
 8009886:	6083      	str	r3, [r0, #8]
 8009888:	4b48      	ldr	r3, [pc, #288]	; (80099ac <_free_r+0x174>)
 800988a:	681b      	ldr	r3, [r3, #0]
 800988c:	42a3      	cmp	r3, r4
 800988e:	d804      	bhi.n	800989a <_free_r+0x62>
 8009890:	4b47      	ldr	r3, [pc, #284]	; (80099b0 <_free_r+0x178>)
 8009892:	4628      	mov	r0, r5
 8009894:	6819      	ldr	r1, [r3, #0]
 8009896:	f7ff ff7b 	bl	8009790 <_malloc_trim_r>
 800989a:	4628      	mov	r0, r5
 800989c:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 80098a0:	f7fc baf6 	b.w	8005e90 <__malloc_unlock>
 80098a4:	f8cc 6004 	str.w	r6, [ip, #4]
 80098a8:	2a00      	cmp	r2, #0
 80098aa:	d138      	bne.n	800991e <_free_r+0xe6>
 80098ac:	f857 1c08 	ldr.w	r1, [r7, #-8]
 80098b0:	f100 0708 	add.w	r7, r0, #8
 80098b4:	1a5b      	subs	r3, r3, r1
 80098b6:	440c      	add	r4, r1
 80098b8:	6899      	ldr	r1, [r3, #8]
 80098ba:	42b9      	cmp	r1, r7
 80098bc:	d031      	beq.n	8009922 <_free_r+0xea>
 80098be:	68df      	ldr	r7, [r3, #12]
 80098c0:	60cf      	str	r7, [r1, #12]
 80098c2:	60b9      	str	r1, [r7, #8]
 80098c4:	eb0c 0106 	add.w	r1, ip, r6
 80098c8:	6849      	ldr	r1, [r1, #4]
 80098ca:	07c9      	lsls	r1, r1, #31
 80098cc:	d40b      	bmi.n	80098e6 <_free_r+0xae>
 80098ce:	f8dc 1008 	ldr.w	r1, [ip, #8]
 80098d2:	4434      	add	r4, r6
 80098d4:	bb3a      	cbnz	r2, 8009926 <_free_r+0xee>
 80098d6:	4e37      	ldr	r6, [pc, #220]	; (80099b4 <_free_r+0x17c>)
 80098d8:	42b1      	cmp	r1, r6
 80098da:	d124      	bne.n	8009926 <_free_r+0xee>
 80098dc:	2201      	movs	r2, #1
 80098de:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80098e2:	e9c3 1102 	strd	r1, r1, [r3, #8]
 80098e6:	f044 0101 	orr.w	r1, r4, #1
 80098ea:	6059      	str	r1, [r3, #4]
 80098ec:	511c      	str	r4, [r3, r4]
 80098ee:	2a00      	cmp	r2, #0
 80098f0:	d1d3      	bne.n	800989a <_free_r+0x62>
 80098f2:	f5b4 7f00 	cmp.w	r4, #512	; 0x200
 80098f6:	d21b      	bcs.n	8009930 <_free_r+0xf8>
 80098f8:	0961      	lsrs	r1, r4, #5
 80098fa:	08e2      	lsrs	r2, r4, #3
 80098fc:	2401      	movs	r4, #1
 80098fe:	408c      	lsls	r4, r1
 8009900:	6841      	ldr	r1, [r0, #4]
 8009902:	3201      	adds	r2, #1
 8009904:	430c      	orrs	r4, r1
 8009906:	6044      	str	r4, [r0, #4]
 8009908:	eb00 01c2 	add.w	r1, r0, r2, lsl #3
 800990c:	f850 4032 	ldr.w	r4, [r0, r2, lsl #3]
 8009910:	3908      	subs	r1, #8
 8009912:	e9c3 4102 	strd	r4, r1, [r3, #8]
 8009916:	f840 3032 	str.w	r3, [r0, r2, lsl #3]
 800991a:	60e3      	str	r3, [r4, #12]
 800991c:	e7bd      	b.n	800989a <_free_r+0x62>
 800991e:	2200      	movs	r2, #0
 8009920:	e7d0      	b.n	80098c4 <_free_r+0x8c>
 8009922:	2201      	movs	r2, #1
 8009924:	e7ce      	b.n	80098c4 <_free_r+0x8c>
 8009926:	f8dc 600c 	ldr.w	r6, [ip, #12]
 800992a:	60ce      	str	r6, [r1, #12]
 800992c:	60b1      	str	r1, [r6, #8]
 800992e:	e7da      	b.n	80098e6 <_free_r+0xae>
 8009930:	f5b4 6f20 	cmp.w	r4, #2560	; 0xa00
 8009934:	ea4f 2254 	mov.w	r2, r4, lsr #9
 8009938:	d214      	bcs.n	8009964 <_free_r+0x12c>
 800993a:	09a2      	lsrs	r2, r4, #6
 800993c:	3238      	adds	r2, #56	; 0x38
 800993e:	1c51      	adds	r1, r2, #1
 8009940:	f850 1031 	ldr.w	r1, [r0, r1, lsl #3]
 8009944:	eb00 06c2 	add.w	r6, r0, r2, lsl #3
 8009948:	428e      	cmp	r6, r1
 800994a:	d125      	bne.n	8009998 <_free_r+0x160>
 800994c:	2401      	movs	r4, #1
 800994e:	1092      	asrs	r2, r2, #2
 8009950:	fa04 f202 	lsl.w	r2, r4, r2
 8009954:	6844      	ldr	r4, [r0, #4]
 8009956:	4322      	orrs	r2, r4
 8009958:	6042      	str	r2, [r0, #4]
 800995a:	e9c3 1602 	strd	r1, r6, [r3, #8]
 800995e:	60b3      	str	r3, [r6, #8]
 8009960:	60cb      	str	r3, [r1, #12]
 8009962:	e79a      	b.n	800989a <_free_r+0x62>
 8009964:	2a14      	cmp	r2, #20
 8009966:	d801      	bhi.n	800996c <_free_r+0x134>
 8009968:	325b      	adds	r2, #91	; 0x5b
 800996a:	e7e8      	b.n	800993e <_free_r+0x106>
 800996c:	2a54      	cmp	r2, #84	; 0x54
 800996e:	d802      	bhi.n	8009976 <_free_r+0x13e>
 8009970:	0b22      	lsrs	r2, r4, #12
 8009972:	326e      	adds	r2, #110	; 0x6e
 8009974:	e7e3      	b.n	800993e <_free_r+0x106>
 8009976:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 800997a:	d802      	bhi.n	8009982 <_free_r+0x14a>
 800997c:	0be2      	lsrs	r2, r4, #15
 800997e:	3277      	adds	r2, #119	; 0x77
 8009980:	e7dd      	b.n	800993e <_free_r+0x106>
 8009982:	f240 5154 	movw	r1, #1364	; 0x554
 8009986:	428a      	cmp	r2, r1
 8009988:	bf96      	itet	ls
 800998a:	0ca2      	lsrls	r2, r4, #18
 800998c:	227e      	movhi	r2, #126	; 0x7e
 800998e:	327c      	addls	r2, #124	; 0x7c
 8009990:	e7d5      	b.n	800993e <_free_r+0x106>
 8009992:	6889      	ldr	r1, [r1, #8]
 8009994:	428e      	cmp	r6, r1
 8009996:	d004      	beq.n	80099a2 <_free_r+0x16a>
 8009998:	684a      	ldr	r2, [r1, #4]
 800999a:	f022 0203 	bic.w	r2, r2, #3
 800999e:	42a2      	cmp	r2, r4
 80099a0:	d8f7      	bhi.n	8009992 <_free_r+0x15a>
 80099a2:	68ce      	ldr	r6, [r1, #12]
 80099a4:	e7d9      	b.n	800995a <_free_r+0x122>
 80099a6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80099a8:	200004e0 	.word	0x200004e0
 80099ac:	200008ec 	.word	0x200008ec
 80099b0:	20000fb8 	.word	0x20000fb8
 80099b4:	200004e8 	.word	0x200004e8

080099b8 <__sfvwrite_r>:
 80099b8:	6893      	ldr	r3, [r2, #8]
 80099ba:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80099be:	4606      	mov	r6, r0
 80099c0:	460c      	mov	r4, r1
 80099c2:	4690      	mov	r8, r2
 80099c4:	b91b      	cbnz	r3, 80099ce <__sfvwrite_r+0x16>
 80099c6:	2000      	movs	r0, #0
 80099c8:	b003      	add	sp, #12
 80099ca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80099ce:	898b      	ldrh	r3, [r1, #12]
 80099d0:	0718      	lsls	r0, r3, #28
 80099d2:	d550      	bpl.n	8009a76 <__sfvwrite_r+0xbe>
 80099d4:	690b      	ldr	r3, [r1, #16]
 80099d6:	2b00      	cmp	r3, #0
 80099d8:	d04d      	beq.n	8009a76 <__sfvwrite_r+0xbe>
 80099da:	89a3      	ldrh	r3, [r4, #12]
 80099dc:	f8d8 7000 	ldr.w	r7, [r8]
 80099e0:	f013 0902 	ands.w	r9, r3, #2
 80099e4:	d16c      	bne.n	8009ac0 <__sfvwrite_r+0x108>
 80099e6:	f013 0301 	ands.w	r3, r3, #1
 80099ea:	f000 809c 	beq.w	8009b26 <__sfvwrite_r+0x16e>
 80099ee:	4648      	mov	r0, r9
 80099f0:	46ca      	mov	sl, r9
 80099f2:	46cb      	mov	fp, r9
 80099f4:	f1bb 0f00 	cmp.w	fp, #0
 80099f8:	f000 8103 	beq.w	8009c02 <__sfvwrite_r+0x24a>
 80099fc:	b950      	cbnz	r0, 8009a14 <__sfvwrite_r+0x5c>
 80099fe:	465a      	mov	r2, fp
 8009a00:	210a      	movs	r1, #10
 8009a02:	4650      	mov	r0, sl
 8009a04:	f000 f9b6 	bl	8009d74 <memchr>
 8009a08:	2800      	cmp	r0, #0
 8009a0a:	f000 80ff 	beq.w	8009c0c <__sfvwrite_r+0x254>
 8009a0e:	3001      	adds	r0, #1
 8009a10:	eba0 090a 	sub.w	r9, r0, sl
 8009a14:	6820      	ldr	r0, [r4, #0]
 8009a16:	6921      	ldr	r1, [r4, #16]
 8009a18:	45d9      	cmp	r9, fp
 8009a1a:	464a      	mov	r2, r9
 8009a1c:	bf28      	it	cs
 8009a1e:	465a      	movcs	r2, fp
 8009a20:	4288      	cmp	r0, r1
 8009a22:	6963      	ldr	r3, [r4, #20]
 8009a24:	f240 80f5 	bls.w	8009c12 <__sfvwrite_r+0x25a>
 8009a28:	68a5      	ldr	r5, [r4, #8]
 8009a2a:	441d      	add	r5, r3
 8009a2c:	42aa      	cmp	r2, r5
 8009a2e:	f340 80f0 	ble.w	8009c12 <__sfvwrite_r+0x25a>
 8009a32:	4651      	mov	r1, sl
 8009a34:	462a      	mov	r2, r5
 8009a36:	f000 f9b9 	bl	8009dac <memmove>
 8009a3a:	6823      	ldr	r3, [r4, #0]
 8009a3c:	4621      	mov	r1, r4
 8009a3e:	442b      	add	r3, r5
 8009a40:	4630      	mov	r0, r6
 8009a42:	6023      	str	r3, [r4, #0]
 8009a44:	f7ff fdfc 	bl	8009640 <_fflush_r>
 8009a48:	2800      	cmp	r0, #0
 8009a4a:	d167      	bne.n	8009b1c <__sfvwrite_r+0x164>
 8009a4c:	ebb9 0905 	subs.w	r9, r9, r5
 8009a50:	f040 80f7 	bne.w	8009c42 <__sfvwrite_r+0x28a>
 8009a54:	4621      	mov	r1, r4
 8009a56:	4630      	mov	r0, r6
 8009a58:	f7ff fdf2 	bl	8009640 <_fflush_r>
 8009a5c:	2800      	cmp	r0, #0
 8009a5e:	d15d      	bne.n	8009b1c <__sfvwrite_r+0x164>
 8009a60:	f8d8 2008 	ldr.w	r2, [r8, #8]
 8009a64:	44aa      	add	sl, r5
 8009a66:	ebab 0b05 	sub.w	fp, fp, r5
 8009a6a:	1b55      	subs	r5, r2, r5
 8009a6c:	f8c8 5008 	str.w	r5, [r8, #8]
 8009a70:	2d00      	cmp	r5, #0
 8009a72:	d1bf      	bne.n	80099f4 <__sfvwrite_r+0x3c>
 8009a74:	e7a7      	b.n	80099c6 <__sfvwrite_r+0xe>
 8009a76:	4621      	mov	r1, r4
 8009a78:	4630      	mov	r0, r6
 8009a7a:	f7fe fe9f 	bl	80087bc <__swsetup_r>
 8009a7e:	2800      	cmp	r0, #0
 8009a80:	d0ab      	beq.n	80099da <__sfvwrite_r+0x22>
 8009a82:	f04f 30ff 	mov.w	r0, #4294967295
 8009a86:	e79f      	b.n	80099c8 <__sfvwrite_r+0x10>
 8009a88:	e9d7 b900 	ldrd	fp, r9, [r7]
 8009a8c:	3708      	adds	r7, #8
 8009a8e:	f1b9 0f00 	cmp.w	r9, #0
 8009a92:	d0f9      	beq.n	8009a88 <__sfvwrite_r+0xd0>
 8009a94:	45d1      	cmp	r9, sl
 8009a96:	464b      	mov	r3, r9
 8009a98:	465a      	mov	r2, fp
 8009a9a:	bf28      	it	cs
 8009a9c:	4653      	movcs	r3, sl
 8009a9e:	4630      	mov	r0, r6
 8009aa0:	69e1      	ldr	r1, [r4, #28]
 8009aa2:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8009aa4:	47a8      	blx	r5
 8009aa6:	2800      	cmp	r0, #0
 8009aa8:	dd38      	ble.n	8009b1c <__sfvwrite_r+0x164>
 8009aaa:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8009aae:	4483      	add	fp, r0
 8009ab0:	eba9 0900 	sub.w	r9, r9, r0
 8009ab4:	1a18      	subs	r0, r3, r0
 8009ab6:	f8c8 0008 	str.w	r0, [r8, #8]
 8009aba:	2800      	cmp	r0, #0
 8009abc:	d1e7      	bne.n	8009a8e <__sfvwrite_r+0xd6>
 8009abe:	e782      	b.n	80099c6 <__sfvwrite_r+0xe>
 8009ac0:	f04f 0b00 	mov.w	fp, #0
 8009ac4:	f8df a180 	ldr.w	sl, [pc, #384]	; 8009c48 <__sfvwrite_r+0x290>
 8009ac8:	46d9      	mov	r9, fp
 8009aca:	e7e0      	b.n	8009a8e <__sfvwrite_r+0xd6>
 8009acc:	e9d7 9a00 	ldrd	r9, sl, [r7]
 8009ad0:	3708      	adds	r7, #8
 8009ad2:	f1ba 0f00 	cmp.w	sl, #0
 8009ad6:	d0f9      	beq.n	8009acc <__sfvwrite_r+0x114>
 8009ad8:	89a3      	ldrh	r3, [r4, #12]
 8009ada:	68a2      	ldr	r2, [r4, #8]
 8009adc:	0599      	lsls	r1, r3, #22
 8009ade:	6820      	ldr	r0, [r4, #0]
 8009ae0:	d563      	bpl.n	8009baa <__sfvwrite_r+0x1f2>
 8009ae2:	4552      	cmp	r2, sl
 8009ae4:	d836      	bhi.n	8009b54 <__sfvwrite_r+0x19c>
 8009ae6:	f413 6f90 	tst.w	r3, #1152	; 0x480
 8009aea:	d033      	beq.n	8009b54 <__sfvwrite_r+0x19c>
 8009aec:	6921      	ldr	r1, [r4, #16]
 8009aee:	6965      	ldr	r5, [r4, #20]
 8009af0:	eba0 0b01 	sub.w	fp, r0, r1
 8009af4:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8009af8:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8009afc:	f10b 0201 	add.w	r2, fp, #1
 8009b00:	106d      	asrs	r5, r5, #1
 8009b02:	4452      	add	r2, sl
 8009b04:	4295      	cmp	r5, r2
 8009b06:	bf38      	it	cc
 8009b08:	4615      	movcc	r5, r2
 8009b0a:	055b      	lsls	r3, r3, #21
 8009b0c:	d53d      	bpl.n	8009b8a <__sfvwrite_r+0x1d2>
 8009b0e:	4629      	mov	r1, r5
 8009b10:	4630      	mov	r0, r6
 8009b12:	f7fb ff6d 	bl	80059f0 <_malloc_r>
 8009b16:	b948      	cbnz	r0, 8009b2c <__sfvwrite_r+0x174>
 8009b18:	230c      	movs	r3, #12
 8009b1a:	6033      	str	r3, [r6, #0]
 8009b1c:	89a3      	ldrh	r3, [r4, #12]
 8009b1e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009b22:	81a3      	strh	r3, [r4, #12]
 8009b24:	e7ad      	b.n	8009a82 <__sfvwrite_r+0xca>
 8009b26:	4699      	mov	r9, r3
 8009b28:	469a      	mov	sl, r3
 8009b2a:	e7d2      	b.n	8009ad2 <__sfvwrite_r+0x11a>
 8009b2c:	465a      	mov	r2, fp
 8009b2e:	6921      	ldr	r1, [r4, #16]
 8009b30:	9001      	str	r0, [sp, #4]
 8009b32:	f000 f92d 	bl	8009d90 <memcpy>
 8009b36:	89a2      	ldrh	r2, [r4, #12]
 8009b38:	9b01      	ldr	r3, [sp, #4]
 8009b3a:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
 8009b3e:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8009b42:	81a2      	strh	r2, [r4, #12]
 8009b44:	4652      	mov	r2, sl
 8009b46:	6123      	str	r3, [r4, #16]
 8009b48:	6165      	str	r5, [r4, #20]
 8009b4a:	445b      	add	r3, fp
 8009b4c:	eba5 050b 	sub.w	r5, r5, fp
 8009b50:	6023      	str	r3, [r4, #0]
 8009b52:	60a5      	str	r5, [r4, #8]
 8009b54:	4552      	cmp	r2, sl
 8009b56:	bf28      	it	cs
 8009b58:	4652      	movcs	r2, sl
 8009b5a:	4655      	mov	r5, sl
 8009b5c:	4649      	mov	r1, r9
 8009b5e:	6820      	ldr	r0, [r4, #0]
 8009b60:	9201      	str	r2, [sp, #4]
 8009b62:	f000 f923 	bl	8009dac <memmove>
 8009b66:	68a3      	ldr	r3, [r4, #8]
 8009b68:	9a01      	ldr	r2, [sp, #4]
 8009b6a:	1a9b      	subs	r3, r3, r2
 8009b6c:	60a3      	str	r3, [r4, #8]
 8009b6e:	6823      	ldr	r3, [r4, #0]
 8009b70:	441a      	add	r2, r3
 8009b72:	6022      	str	r2, [r4, #0]
 8009b74:	f8d8 0008 	ldr.w	r0, [r8, #8]
 8009b78:	44a9      	add	r9, r5
 8009b7a:	ebaa 0a05 	sub.w	sl, sl, r5
 8009b7e:	1b45      	subs	r5, r0, r5
 8009b80:	f8c8 5008 	str.w	r5, [r8, #8]
 8009b84:	2d00      	cmp	r5, #0
 8009b86:	d1a4      	bne.n	8009ad2 <__sfvwrite_r+0x11a>
 8009b88:	e71d      	b.n	80099c6 <__sfvwrite_r+0xe>
 8009b8a:	462a      	mov	r2, r5
 8009b8c:	4630      	mov	r0, r6
 8009b8e:	f000 fc5b 	bl	800a448 <_realloc_r>
 8009b92:	4603      	mov	r3, r0
 8009b94:	2800      	cmp	r0, #0
 8009b96:	d1d5      	bne.n	8009b44 <__sfvwrite_r+0x18c>
 8009b98:	4630      	mov	r0, r6
 8009b9a:	6921      	ldr	r1, [r4, #16]
 8009b9c:	f7ff fe4c 	bl	8009838 <_free_r>
 8009ba0:	89a3      	ldrh	r3, [r4, #12]
 8009ba2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8009ba6:	81a3      	strh	r3, [r4, #12]
 8009ba8:	e7b6      	b.n	8009b18 <__sfvwrite_r+0x160>
 8009baa:	6923      	ldr	r3, [r4, #16]
 8009bac:	4283      	cmp	r3, r0
 8009bae:	d302      	bcc.n	8009bb6 <__sfvwrite_r+0x1fe>
 8009bb0:	6961      	ldr	r1, [r4, #20]
 8009bb2:	4551      	cmp	r1, sl
 8009bb4:	d915      	bls.n	8009be2 <__sfvwrite_r+0x22a>
 8009bb6:	4552      	cmp	r2, sl
 8009bb8:	bf28      	it	cs
 8009bba:	4652      	movcs	r2, sl
 8009bbc:	4615      	mov	r5, r2
 8009bbe:	4649      	mov	r1, r9
 8009bc0:	f000 f8f4 	bl	8009dac <memmove>
 8009bc4:	68a3      	ldr	r3, [r4, #8]
 8009bc6:	6822      	ldr	r2, [r4, #0]
 8009bc8:	1b5b      	subs	r3, r3, r5
 8009bca:	442a      	add	r2, r5
 8009bcc:	60a3      	str	r3, [r4, #8]
 8009bce:	6022      	str	r2, [r4, #0]
 8009bd0:	2b00      	cmp	r3, #0
 8009bd2:	d1cf      	bne.n	8009b74 <__sfvwrite_r+0x1bc>
 8009bd4:	4621      	mov	r1, r4
 8009bd6:	4630      	mov	r0, r6
 8009bd8:	f7ff fd32 	bl	8009640 <_fflush_r>
 8009bdc:	2800      	cmp	r0, #0
 8009bde:	d0c9      	beq.n	8009b74 <__sfvwrite_r+0x1bc>
 8009be0:	e79c      	b.n	8009b1c <__sfvwrite_r+0x164>
 8009be2:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
 8009be6:	459a      	cmp	sl, r3
 8009be8:	bf38      	it	cc
 8009bea:	4653      	movcc	r3, sl
 8009bec:	fb93 f3f1 	sdiv	r3, r3, r1
 8009bf0:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8009bf2:	434b      	muls	r3, r1
 8009bf4:	464a      	mov	r2, r9
 8009bf6:	4630      	mov	r0, r6
 8009bf8:	69e1      	ldr	r1, [r4, #28]
 8009bfa:	47a8      	blx	r5
 8009bfc:	1e05      	subs	r5, r0, #0
 8009bfe:	dcb9      	bgt.n	8009b74 <__sfvwrite_r+0x1bc>
 8009c00:	e78c      	b.n	8009b1c <__sfvwrite_r+0x164>
 8009c02:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8009c06:	2000      	movs	r0, #0
 8009c08:	3708      	adds	r7, #8
 8009c0a:	e6f3      	b.n	80099f4 <__sfvwrite_r+0x3c>
 8009c0c:	f10b 0901 	add.w	r9, fp, #1
 8009c10:	e700      	b.n	8009a14 <__sfvwrite_r+0x5c>
 8009c12:	4293      	cmp	r3, r2
 8009c14:	dc08      	bgt.n	8009c28 <__sfvwrite_r+0x270>
 8009c16:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8009c18:	4652      	mov	r2, sl
 8009c1a:	4630      	mov	r0, r6
 8009c1c:	69e1      	ldr	r1, [r4, #28]
 8009c1e:	47a8      	blx	r5
 8009c20:	1e05      	subs	r5, r0, #0
 8009c22:	f73f af13 	bgt.w	8009a4c <__sfvwrite_r+0x94>
 8009c26:	e779      	b.n	8009b1c <__sfvwrite_r+0x164>
 8009c28:	4651      	mov	r1, sl
 8009c2a:	9201      	str	r2, [sp, #4]
 8009c2c:	f000 f8be 	bl	8009dac <memmove>
 8009c30:	9a01      	ldr	r2, [sp, #4]
 8009c32:	68a3      	ldr	r3, [r4, #8]
 8009c34:	4615      	mov	r5, r2
 8009c36:	1a9b      	subs	r3, r3, r2
 8009c38:	60a3      	str	r3, [r4, #8]
 8009c3a:	6823      	ldr	r3, [r4, #0]
 8009c3c:	4413      	add	r3, r2
 8009c3e:	6023      	str	r3, [r4, #0]
 8009c40:	e704      	b.n	8009a4c <__sfvwrite_r+0x94>
 8009c42:	2001      	movs	r0, #1
 8009c44:	e70c      	b.n	8009a60 <__sfvwrite_r+0xa8>
 8009c46:	bf00      	nop
 8009c48:	7ffffc00 	.word	0x7ffffc00

08009c4c <_fwalk_reent>:
 8009c4c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009c50:	4606      	mov	r6, r0
 8009c52:	4688      	mov	r8, r1
 8009c54:	2700      	movs	r7, #0
 8009c56:	f500 7438 	add.w	r4, r0, #736	; 0x2e0
 8009c5a:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8009c5e:	f1b9 0901 	subs.w	r9, r9, #1
 8009c62:	d505      	bpl.n	8009c70 <_fwalk_reent+0x24>
 8009c64:	6824      	ldr	r4, [r4, #0]
 8009c66:	2c00      	cmp	r4, #0
 8009c68:	d1f7      	bne.n	8009c5a <_fwalk_reent+0xe>
 8009c6a:	4638      	mov	r0, r7
 8009c6c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009c70:	89ab      	ldrh	r3, [r5, #12]
 8009c72:	2b01      	cmp	r3, #1
 8009c74:	d907      	bls.n	8009c86 <_fwalk_reent+0x3a>
 8009c76:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8009c7a:	3301      	adds	r3, #1
 8009c7c:	d003      	beq.n	8009c86 <_fwalk_reent+0x3a>
 8009c7e:	4629      	mov	r1, r5
 8009c80:	4630      	mov	r0, r6
 8009c82:	47c0      	blx	r8
 8009c84:	4307      	orrs	r7, r0
 8009c86:	3568      	adds	r5, #104	; 0x68
 8009c88:	e7e9      	b.n	8009c5e <_fwalk_reent+0x12>
	...

08009c8c <_localeconv_r>:
 8009c8c:	4800      	ldr	r0, [pc, #0]	; (8009c90 <_localeconv_r+0x4>)
 8009c8e:	4770      	bx	lr
 8009c90:	200009e4 	.word	0x200009e4

08009c94 <__retarget_lock_init_recursive>:
 8009c94:	4770      	bx	lr

08009c96 <__retarget_lock_close_recursive>:
 8009c96:	4770      	bx	lr

08009c98 <__retarget_lock_acquire_recursive>:
 8009c98:	4770      	bx	lr

08009c9a <__retarget_lock_release_recursive>:
 8009c9a:	4770      	bx	lr

08009c9c <__swhatbuf_r>:
 8009c9c:	b570      	push	{r4, r5, r6, lr}
 8009c9e:	460e      	mov	r6, r1
 8009ca0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009ca4:	4614      	mov	r4, r2
 8009ca6:	2900      	cmp	r1, #0
 8009ca8:	461d      	mov	r5, r3
 8009caa:	b096      	sub	sp, #88	; 0x58
 8009cac:	da09      	bge.n	8009cc2 <__swhatbuf_r+0x26>
 8009cae:	2200      	movs	r2, #0
 8009cb0:	89b3      	ldrh	r3, [r6, #12]
 8009cb2:	602a      	str	r2, [r5, #0]
 8009cb4:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 8009cb8:	d116      	bne.n	8009ce8 <__swhatbuf_r+0x4c>
 8009cba:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009cbe:	6023      	str	r3, [r4, #0]
 8009cc0:	e015      	b.n	8009cee <__swhatbuf_r+0x52>
 8009cc2:	466a      	mov	r2, sp
 8009cc4:	f001 fd2e 	bl	800b724 <_fstat_r>
 8009cc8:	2800      	cmp	r0, #0
 8009cca:	dbf0      	blt.n	8009cae <__swhatbuf_r+0x12>
 8009ccc:	9a01      	ldr	r2, [sp, #4]
 8009cce:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8009cd2:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8009cd6:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8009cda:	425a      	negs	r2, r3
 8009cdc:	415a      	adcs	r2, r3
 8009cde:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009ce2:	602a      	str	r2, [r5, #0]
 8009ce4:	6023      	str	r3, [r4, #0]
 8009ce6:	e002      	b.n	8009cee <__swhatbuf_r+0x52>
 8009ce8:	2340      	movs	r3, #64	; 0x40
 8009cea:	4610      	mov	r0, r2
 8009cec:	6023      	str	r3, [r4, #0]
 8009cee:	b016      	add	sp, #88	; 0x58
 8009cf0:	bd70      	pop	{r4, r5, r6, pc}
	...

08009cf4 <__smakebuf_r>:
 8009cf4:	898b      	ldrh	r3, [r1, #12]
 8009cf6:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8009cf8:	079d      	lsls	r5, r3, #30
 8009cfa:	4606      	mov	r6, r0
 8009cfc:	460c      	mov	r4, r1
 8009cfe:	d507      	bpl.n	8009d10 <__smakebuf_r+0x1c>
 8009d00:	f104 0343 	add.w	r3, r4, #67	; 0x43
 8009d04:	6023      	str	r3, [r4, #0]
 8009d06:	6123      	str	r3, [r4, #16]
 8009d08:	2301      	movs	r3, #1
 8009d0a:	6163      	str	r3, [r4, #20]
 8009d0c:	b002      	add	sp, #8
 8009d0e:	bd70      	pop	{r4, r5, r6, pc}
 8009d10:	466a      	mov	r2, sp
 8009d12:	ab01      	add	r3, sp, #4
 8009d14:	f7ff ffc2 	bl	8009c9c <__swhatbuf_r>
 8009d18:	9900      	ldr	r1, [sp, #0]
 8009d1a:	4605      	mov	r5, r0
 8009d1c:	4630      	mov	r0, r6
 8009d1e:	f7fb fe67 	bl	80059f0 <_malloc_r>
 8009d22:	b948      	cbnz	r0, 8009d38 <__smakebuf_r+0x44>
 8009d24:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009d28:	059a      	lsls	r2, r3, #22
 8009d2a:	d4ef      	bmi.n	8009d0c <__smakebuf_r+0x18>
 8009d2c:	f023 0303 	bic.w	r3, r3, #3
 8009d30:	f043 0302 	orr.w	r3, r3, #2
 8009d34:	81a3      	strh	r3, [r4, #12]
 8009d36:	e7e3      	b.n	8009d00 <__smakebuf_r+0xc>
 8009d38:	4b0d      	ldr	r3, [pc, #52]	; (8009d70 <__smakebuf_r+0x7c>)
 8009d3a:	63f3      	str	r3, [r6, #60]	; 0x3c
 8009d3c:	89a3      	ldrh	r3, [r4, #12]
 8009d3e:	6020      	str	r0, [r4, #0]
 8009d40:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009d44:	81a3      	strh	r3, [r4, #12]
 8009d46:	9b00      	ldr	r3, [sp, #0]
 8009d48:	6120      	str	r0, [r4, #16]
 8009d4a:	6163      	str	r3, [r4, #20]
 8009d4c:	9b01      	ldr	r3, [sp, #4]
 8009d4e:	b15b      	cbz	r3, 8009d68 <__smakebuf_r+0x74>
 8009d50:	4630      	mov	r0, r6
 8009d52:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009d56:	f001 fcf7 	bl	800b748 <_isatty_r>
 8009d5a:	b128      	cbz	r0, 8009d68 <__smakebuf_r+0x74>
 8009d5c:	89a3      	ldrh	r3, [r4, #12]
 8009d5e:	f023 0303 	bic.w	r3, r3, #3
 8009d62:	f043 0301 	orr.w	r3, r3, #1
 8009d66:	81a3      	strh	r3, [r4, #12]
 8009d68:	89a0      	ldrh	r0, [r4, #12]
 8009d6a:	4305      	orrs	r5, r0
 8009d6c:	81a5      	strh	r5, [r4, #12]
 8009d6e:	e7cd      	b.n	8009d0c <__smakebuf_r+0x18>
 8009d70:	080096dd 	.word	0x080096dd

08009d74 <memchr>:
 8009d74:	4603      	mov	r3, r0
 8009d76:	b510      	push	{r4, lr}
 8009d78:	b2c9      	uxtb	r1, r1
 8009d7a:	4402      	add	r2, r0
 8009d7c:	4293      	cmp	r3, r2
 8009d7e:	4618      	mov	r0, r3
 8009d80:	d101      	bne.n	8009d86 <memchr+0x12>
 8009d82:	2000      	movs	r0, #0
 8009d84:	e003      	b.n	8009d8e <memchr+0x1a>
 8009d86:	7804      	ldrb	r4, [r0, #0]
 8009d88:	3301      	adds	r3, #1
 8009d8a:	428c      	cmp	r4, r1
 8009d8c:	d1f6      	bne.n	8009d7c <memchr+0x8>
 8009d8e:	bd10      	pop	{r4, pc}

08009d90 <memcpy>:
 8009d90:	440a      	add	r2, r1
 8009d92:	4291      	cmp	r1, r2
 8009d94:	f100 33ff 	add.w	r3, r0, #4294967295
 8009d98:	d100      	bne.n	8009d9c <memcpy+0xc>
 8009d9a:	4770      	bx	lr
 8009d9c:	b510      	push	{r4, lr}
 8009d9e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009da2:	4291      	cmp	r1, r2
 8009da4:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009da8:	d1f9      	bne.n	8009d9e <memcpy+0xe>
 8009daa:	bd10      	pop	{r4, pc}

08009dac <memmove>:
 8009dac:	4288      	cmp	r0, r1
 8009dae:	b510      	push	{r4, lr}
 8009db0:	eb01 0402 	add.w	r4, r1, r2
 8009db4:	d902      	bls.n	8009dbc <memmove+0x10>
 8009db6:	4284      	cmp	r4, r0
 8009db8:	4623      	mov	r3, r4
 8009dba:	d807      	bhi.n	8009dcc <memmove+0x20>
 8009dbc:	1e43      	subs	r3, r0, #1
 8009dbe:	42a1      	cmp	r1, r4
 8009dc0:	d008      	beq.n	8009dd4 <memmove+0x28>
 8009dc2:	f811 2b01 	ldrb.w	r2, [r1], #1
 8009dc6:	f803 2f01 	strb.w	r2, [r3, #1]!
 8009dca:	e7f8      	b.n	8009dbe <memmove+0x12>
 8009dcc:	4601      	mov	r1, r0
 8009dce:	4402      	add	r2, r0
 8009dd0:	428a      	cmp	r2, r1
 8009dd2:	d100      	bne.n	8009dd6 <memmove+0x2a>
 8009dd4:	bd10      	pop	{r4, pc}
 8009dd6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8009dda:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8009dde:	e7f7      	b.n	8009dd0 <memmove+0x24>

08009de0 <_Balloc>:
 8009de0:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 8009de2:	b570      	push	{r4, r5, r6, lr}
 8009de4:	4605      	mov	r5, r0
 8009de6:	460c      	mov	r4, r1
 8009de8:	b17b      	cbz	r3, 8009e0a <_Balloc+0x2a>
 8009dea:	6ceb      	ldr	r3, [r5, #76]	; 0x4c
 8009dec:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 8009df0:	b9a0      	cbnz	r0, 8009e1c <_Balloc+0x3c>
 8009df2:	2101      	movs	r1, #1
 8009df4:	fa01 f604 	lsl.w	r6, r1, r4
 8009df8:	1d72      	adds	r2, r6, #5
 8009dfa:	4628      	mov	r0, r5
 8009dfc:	0092      	lsls	r2, r2, #2
 8009dfe:	f001 fb7f 	bl	800b500 <_calloc_r>
 8009e02:	b148      	cbz	r0, 8009e18 <_Balloc+0x38>
 8009e04:	e9c0 4601 	strd	r4, r6, [r0, #4]
 8009e08:	e00b      	b.n	8009e22 <_Balloc+0x42>
 8009e0a:	2221      	movs	r2, #33	; 0x21
 8009e0c:	2104      	movs	r1, #4
 8009e0e:	f001 fb77 	bl	800b500 <_calloc_r>
 8009e12:	64e8      	str	r0, [r5, #76]	; 0x4c
 8009e14:	2800      	cmp	r0, #0
 8009e16:	d1e8      	bne.n	8009dea <_Balloc+0xa>
 8009e18:	2000      	movs	r0, #0
 8009e1a:	bd70      	pop	{r4, r5, r6, pc}
 8009e1c:	6802      	ldr	r2, [r0, #0]
 8009e1e:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
 8009e22:	2300      	movs	r3, #0
 8009e24:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8009e28:	e7f7      	b.n	8009e1a <_Balloc+0x3a>

08009e2a <_Bfree>:
 8009e2a:	b131      	cbz	r1, 8009e3a <_Bfree+0x10>
 8009e2c:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 8009e2e:	684a      	ldr	r2, [r1, #4]
 8009e30:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 8009e34:	6008      	str	r0, [r1, #0]
 8009e36:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 8009e3a:	4770      	bx	lr

08009e3c <__multadd>:
 8009e3c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009e40:	4698      	mov	r8, r3
 8009e42:	460c      	mov	r4, r1
 8009e44:	2300      	movs	r3, #0
 8009e46:	690e      	ldr	r6, [r1, #16]
 8009e48:	4607      	mov	r7, r0
 8009e4a:	f101 0014 	add.w	r0, r1, #20
 8009e4e:	6805      	ldr	r5, [r0, #0]
 8009e50:	3301      	adds	r3, #1
 8009e52:	b2a9      	uxth	r1, r5
 8009e54:	fb02 8101 	mla	r1, r2, r1, r8
 8009e58:	0c2d      	lsrs	r5, r5, #16
 8009e5a:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 8009e5e:	fb02 c505 	mla	r5, r2, r5, ip
 8009e62:	b289      	uxth	r1, r1
 8009e64:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 8009e68:	429e      	cmp	r6, r3
 8009e6a:	ea4f 4815 	mov.w	r8, r5, lsr #16
 8009e6e:	f840 1b04 	str.w	r1, [r0], #4
 8009e72:	dcec      	bgt.n	8009e4e <__multadd+0x12>
 8009e74:	f1b8 0f00 	cmp.w	r8, #0
 8009e78:	d022      	beq.n	8009ec0 <__multadd+0x84>
 8009e7a:	68a3      	ldr	r3, [r4, #8]
 8009e7c:	42b3      	cmp	r3, r6
 8009e7e:	dc19      	bgt.n	8009eb4 <__multadd+0x78>
 8009e80:	6861      	ldr	r1, [r4, #4]
 8009e82:	4638      	mov	r0, r7
 8009e84:	3101      	adds	r1, #1
 8009e86:	f7ff ffab 	bl	8009de0 <_Balloc>
 8009e8a:	4605      	mov	r5, r0
 8009e8c:	b928      	cbnz	r0, 8009e9a <__multadd+0x5e>
 8009e8e:	4602      	mov	r2, r0
 8009e90:	21b5      	movs	r1, #181	; 0xb5
 8009e92:	4b0d      	ldr	r3, [pc, #52]	; (8009ec8 <__multadd+0x8c>)
 8009e94:	480d      	ldr	r0, [pc, #52]	; (8009ecc <__multadd+0x90>)
 8009e96:	f001 fb15 	bl	800b4c4 <__assert_func>
 8009e9a:	6922      	ldr	r2, [r4, #16]
 8009e9c:	f104 010c 	add.w	r1, r4, #12
 8009ea0:	3202      	adds	r2, #2
 8009ea2:	0092      	lsls	r2, r2, #2
 8009ea4:	300c      	adds	r0, #12
 8009ea6:	f7ff ff73 	bl	8009d90 <memcpy>
 8009eaa:	4621      	mov	r1, r4
 8009eac:	4638      	mov	r0, r7
 8009eae:	f7ff ffbc 	bl	8009e2a <_Bfree>
 8009eb2:	462c      	mov	r4, r5
 8009eb4:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 8009eb8:	3601      	adds	r6, #1
 8009eba:	f8c3 8014 	str.w	r8, [r3, #20]
 8009ebe:	6126      	str	r6, [r4, #16]
 8009ec0:	4620      	mov	r0, r4
 8009ec2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009ec6:	bf00      	nop
 8009ec8:	0800c009 	.word	0x0800c009
 8009ecc:	0800c079 	.word	0x0800c079

08009ed0 <__hi0bits>:
 8009ed0:	0c02      	lsrs	r2, r0, #16
 8009ed2:	0412      	lsls	r2, r2, #16
 8009ed4:	4603      	mov	r3, r0
 8009ed6:	b9ca      	cbnz	r2, 8009f0c <__hi0bits+0x3c>
 8009ed8:	0403      	lsls	r3, r0, #16
 8009eda:	2010      	movs	r0, #16
 8009edc:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8009ee0:	bf04      	itt	eq
 8009ee2:	021b      	lsleq	r3, r3, #8
 8009ee4:	3008      	addeq	r0, #8
 8009ee6:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 8009eea:	bf04      	itt	eq
 8009eec:	011b      	lsleq	r3, r3, #4
 8009eee:	3004      	addeq	r0, #4
 8009ef0:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8009ef4:	bf04      	itt	eq
 8009ef6:	009b      	lsleq	r3, r3, #2
 8009ef8:	3002      	addeq	r0, #2
 8009efa:	2b00      	cmp	r3, #0
 8009efc:	db05      	blt.n	8009f0a <__hi0bits+0x3a>
 8009efe:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
 8009f02:	f100 0001 	add.w	r0, r0, #1
 8009f06:	bf08      	it	eq
 8009f08:	2020      	moveq	r0, #32
 8009f0a:	4770      	bx	lr
 8009f0c:	2000      	movs	r0, #0
 8009f0e:	e7e5      	b.n	8009edc <__hi0bits+0xc>

08009f10 <__lo0bits>:
 8009f10:	6803      	ldr	r3, [r0, #0]
 8009f12:	4602      	mov	r2, r0
 8009f14:	f013 0007 	ands.w	r0, r3, #7
 8009f18:	d00b      	beq.n	8009f32 <__lo0bits+0x22>
 8009f1a:	07d9      	lsls	r1, r3, #31
 8009f1c:	d422      	bmi.n	8009f64 <__lo0bits+0x54>
 8009f1e:	0798      	lsls	r0, r3, #30
 8009f20:	bf49      	itett	mi
 8009f22:	085b      	lsrmi	r3, r3, #1
 8009f24:	089b      	lsrpl	r3, r3, #2
 8009f26:	2001      	movmi	r0, #1
 8009f28:	6013      	strmi	r3, [r2, #0]
 8009f2a:	bf5c      	itt	pl
 8009f2c:	2002      	movpl	r0, #2
 8009f2e:	6013      	strpl	r3, [r2, #0]
 8009f30:	4770      	bx	lr
 8009f32:	b299      	uxth	r1, r3
 8009f34:	b909      	cbnz	r1, 8009f3a <__lo0bits+0x2a>
 8009f36:	2010      	movs	r0, #16
 8009f38:	0c1b      	lsrs	r3, r3, #16
 8009f3a:	f013 0fff 	tst.w	r3, #255	; 0xff
 8009f3e:	bf04      	itt	eq
 8009f40:	0a1b      	lsreq	r3, r3, #8
 8009f42:	3008      	addeq	r0, #8
 8009f44:	0719      	lsls	r1, r3, #28
 8009f46:	bf04      	itt	eq
 8009f48:	091b      	lsreq	r3, r3, #4
 8009f4a:	3004      	addeq	r0, #4
 8009f4c:	0799      	lsls	r1, r3, #30
 8009f4e:	bf04      	itt	eq
 8009f50:	089b      	lsreq	r3, r3, #2
 8009f52:	3002      	addeq	r0, #2
 8009f54:	07d9      	lsls	r1, r3, #31
 8009f56:	d403      	bmi.n	8009f60 <__lo0bits+0x50>
 8009f58:	085b      	lsrs	r3, r3, #1
 8009f5a:	f100 0001 	add.w	r0, r0, #1
 8009f5e:	d003      	beq.n	8009f68 <__lo0bits+0x58>
 8009f60:	6013      	str	r3, [r2, #0]
 8009f62:	4770      	bx	lr
 8009f64:	2000      	movs	r0, #0
 8009f66:	4770      	bx	lr
 8009f68:	2020      	movs	r0, #32
 8009f6a:	4770      	bx	lr

08009f6c <__i2b>:
 8009f6c:	b510      	push	{r4, lr}
 8009f6e:	460c      	mov	r4, r1
 8009f70:	2101      	movs	r1, #1
 8009f72:	f7ff ff35 	bl	8009de0 <_Balloc>
 8009f76:	4602      	mov	r2, r0
 8009f78:	b928      	cbnz	r0, 8009f86 <__i2b+0x1a>
 8009f7a:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8009f7e:	4b04      	ldr	r3, [pc, #16]	; (8009f90 <__i2b+0x24>)
 8009f80:	4804      	ldr	r0, [pc, #16]	; (8009f94 <__i2b+0x28>)
 8009f82:	f001 fa9f 	bl	800b4c4 <__assert_func>
 8009f86:	2301      	movs	r3, #1
 8009f88:	6144      	str	r4, [r0, #20]
 8009f8a:	6103      	str	r3, [r0, #16]
 8009f8c:	bd10      	pop	{r4, pc}
 8009f8e:	bf00      	nop
 8009f90:	0800c009 	.word	0x0800c009
 8009f94:	0800c079 	.word	0x0800c079

08009f98 <__multiply>:
 8009f98:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009f9c:	4614      	mov	r4, r2
 8009f9e:	690a      	ldr	r2, [r1, #16]
 8009fa0:	6923      	ldr	r3, [r4, #16]
 8009fa2:	460d      	mov	r5, r1
 8009fa4:	429a      	cmp	r2, r3
 8009fa6:	bfbe      	ittt	lt
 8009fa8:	460b      	movlt	r3, r1
 8009faa:	4625      	movlt	r5, r4
 8009fac:	461c      	movlt	r4, r3
 8009fae:	f8d5 a010 	ldr.w	sl, [r5, #16]
 8009fb2:	f8d4 9010 	ldr.w	r9, [r4, #16]
 8009fb6:	68ab      	ldr	r3, [r5, #8]
 8009fb8:	6869      	ldr	r1, [r5, #4]
 8009fba:	eb0a 0709 	add.w	r7, sl, r9
 8009fbe:	42bb      	cmp	r3, r7
 8009fc0:	b085      	sub	sp, #20
 8009fc2:	bfb8      	it	lt
 8009fc4:	3101      	addlt	r1, #1
 8009fc6:	f7ff ff0b 	bl	8009de0 <_Balloc>
 8009fca:	b930      	cbnz	r0, 8009fda <__multiply+0x42>
 8009fcc:	4602      	mov	r2, r0
 8009fce:	f240 115d 	movw	r1, #349	; 0x15d
 8009fd2:	4b41      	ldr	r3, [pc, #260]	; (800a0d8 <__multiply+0x140>)
 8009fd4:	4841      	ldr	r0, [pc, #260]	; (800a0dc <__multiply+0x144>)
 8009fd6:	f001 fa75 	bl	800b4c4 <__assert_func>
 8009fda:	f100 0614 	add.w	r6, r0, #20
 8009fde:	4633      	mov	r3, r6
 8009fe0:	2200      	movs	r2, #0
 8009fe2:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 8009fe6:	4543      	cmp	r3, r8
 8009fe8:	d31e      	bcc.n	800a028 <__multiply+0x90>
 8009fea:	f105 0c14 	add.w	ip, r5, #20
 8009fee:	f104 0314 	add.w	r3, r4, #20
 8009ff2:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 8009ff6:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 8009ffa:	9202      	str	r2, [sp, #8]
 8009ffc:	ebac 0205 	sub.w	r2, ip, r5
 800a000:	3a15      	subs	r2, #21
 800a002:	f022 0203 	bic.w	r2, r2, #3
 800a006:	3204      	adds	r2, #4
 800a008:	f105 0115 	add.w	r1, r5, #21
 800a00c:	458c      	cmp	ip, r1
 800a00e:	bf38      	it	cc
 800a010:	2204      	movcc	r2, #4
 800a012:	9201      	str	r2, [sp, #4]
 800a014:	9a02      	ldr	r2, [sp, #8]
 800a016:	9303      	str	r3, [sp, #12]
 800a018:	429a      	cmp	r2, r3
 800a01a:	d808      	bhi.n	800a02e <__multiply+0x96>
 800a01c:	2f00      	cmp	r7, #0
 800a01e:	dc55      	bgt.n	800a0cc <__multiply+0x134>
 800a020:	6107      	str	r7, [r0, #16]
 800a022:	b005      	add	sp, #20
 800a024:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a028:	f843 2b04 	str.w	r2, [r3], #4
 800a02c:	e7db      	b.n	8009fe6 <__multiply+0x4e>
 800a02e:	f8b3 a000 	ldrh.w	sl, [r3]
 800a032:	f1ba 0f00 	cmp.w	sl, #0
 800a036:	d020      	beq.n	800a07a <__multiply+0xe2>
 800a038:	46b1      	mov	r9, r6
 800a03a:	2200      	movs	r2, #0
 800a03c:	f105 0e14 	add.w	lr, r5, #20
 800a040:	f85e 4b04 	ldr.w	r4, [lr], #4
 800a044:	f8d9 b000 	ldr.w	fp, [r9]
 800a048:	b2a1      	uxth	r1, r4
 800a04a:	fa1f fb8b 	uxth.w	fp, fp
 800a04e:	fb0a b101 	mla	r1, sl, r1, fp
 800a052:	4411      	add	r1, r2
 800a054:	f8d9 2000 	ldr.w	r2, [r9]
 800a058:	0c24      	lsrs	r4, r4, #16
 800a05a:	0c12      	lsrs	r2, r2, #16
 800a05c:	fb0a 2404 	mla	r4, sl, r4, r2
 800a060:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 800a064:	b289      	uxth	r1, r1
 800a066:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 800a06a:	45f4      	cmp	ip, lr
 800a06c:	ea4f 4214 	mov.w	r2, r4, lsr #16
 800a070:	f849 1b04 	str.w	r1, [r9], #4
 800a074:	d8e4      	bhi.n	800a040 <__multiply+0xa8>
 800a076:	9901      	ldr	r1, [sp, #4]
 800a078:	5072      	str	r2, [r6, r1]
 800a07a:	9a03      	ldr	r2, [sp, #12]
 800a07c:	3304      	adds	r3, #4
 800a07e:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800a082:	f1b9 0f00 	cmp.w	r9, #0
 800a086:	d01f      	beq.n	800a0c8 <__multiply+0x130>
 800a088:	46b6      	mov	lr, r6
 800a08a:	f04f 0a00 	mov.w	sl, #0
 800a08e:	6834      	ldr	r4, [r6, #0]
 800a090:	f105 0114 	add.w	r1, r5, #20
 800a094:	880a      	ldrh	r2, [r1, #0]
 800a096:	f8be b002 	ldrh.w	fp, [lr, #2]
 800a09a:	b2a4      	uxth	r4, r4
 800a09c:	fb09 b202 	mla	r2, r9, r2, fp
 800a0a0:	4492      	add	sl, r2
 800a0a2:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 800a0a6:	f84e 4b04 	str.w	r4, [lr], #4
 800a0aa:	f851 4b04 	ldr.w	r4, [r1], #4
 800a0ae:	f8be 2000 	ldrh.w	r2, [lr]
 800a0b2:	0c24      	lsrs	r4, r4, #16
 800a0b4:	fb09 2404 	mla	r4, r9, r4, r2
 800a0b8:	458c      	cmp	ip, r1
 800a0ba:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 800a0be:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 800a0c2:	d8e7      	bhi.n	800a094 <__multiply+0xfc>
 800a0c4:	9a01      	ldr	r2, [sp, #4]
 800a0c6:	50b4      	str	r4, [r6, r2]
 800a0c8:	3604      	adds	r6, #4
 800a0ca:	e7a3      	b.n	800a014 <__multiply+0x7c>
 800a0cc:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800a0d0:	2b00      	cmp	r3, #0
 800a0d2:	d1a5      	bne.n	800a020 <__multiply+0x88>
 800a0d4:	3f01      	subs	r7, #1
 800a0d6:	e7a1      	b.n	800a01c <__multiply+0x84>
 800a0d8:	0800c009 	.word	0x0800c009
 800a0dc:	0800c079 	.word	0x0800c079

0800a0e0 <__pow5mult>:
 800a0e0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a0e4:	4615      	mov	r5, r2
 800a0e6:	f012 0203 	ands.w	r2, r2, #3
 800a0ea:	4606      	mov	r6, r0
 800a0ec:	460f      	mov	r7, r1
 800a0ee:	d007      	beq.n	800a100 <__pow5mult+0x20>
 800a0f0:	4c1a      	ldr	r4, [pc, #104]	; (800a15c <__pow5mult+0x7c>)
 800a0f2:	3a01      	subs	r2, #1
 800a0f4:	2300      	movs	r3, #0
 800a0f6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800a0fa:	f7ff fe9f 	bl	8009e3c <__multadd>
 800a0fe:	4607      	mov	r7, r0
 800a100:	10ad      	asrs	r5, r5, #2
 800a102:	d027      	beq.n	800a154 <__pow5mult+0x74>
 800a104:	6cb4      	ldr	r4, [r6, #72]	; 0x48
 800a106:	b944      	cbnz	r4, 800a11a <__pow5mult+0x3a>
 800a108:	f240 2171 	movw	r1, #625	; 0x271
 800a10c:	4630      	mov	r0, r6
 800a10e:	f7ff ff2d 	bl	8009f6c <__i2b>
 800a112:	2300      	movs	r3, #0
 800a114:	4604      	mov	r4, r0
 800a116:	64b0      	str	r0, [r6, #72]	; 0x48
 800a118:	6003      	str	r3, [r0, #0]
 800a11a:	f04f 0900 	mov.w	r9, #0
 800a11e:	07eb      	lsls	r3, r5, #31
 800a120:	d50a      	bpl.n	800a138 <__pow5mult+0x58>
 800a122:	4639      	mov	r1, r7
 800a124:	4622      	mov	r2, r4
 800a126:	4630      	mov	r0, r6
 800a128:	f7ff ff36 	bl	8009f98 <__multiply>
 800a12c:	4680      	mov	r8, r0
 800a12e:	4639      	mov	r1, r7
 800a130:	4630      	mov	r0, r6
 800a132:	f7ff fe7a 	bl	8009e2a <_Bfree>
 800a136:	4647      	mov	r7, r8
 800a138:	106d      	asrs	r5, r5, #1
 800a13a:	d00b      	beq.n	800a154 <__pow5mult+0x74>
 800a13c:	6820      	ldr	r0, [r4, #0]
 800a13e:	b938      	cbnz	r0, 800a150 <__pow5mult+0x70>
 800a140:	4622      	mov	r2, r4
 800a142:	4621      	mov	r1, r4
 800a144:	4630      	mov	r0, r6
 800a146:	f7ff ff27 	bl	8009f98 <__multiply>
 800a14a:	6020      	str	r0, [r4, #0]
 800a14c:	f8c0 9000 	str.w	r9, [r0]
 800a150:	4604      	mov	r4, r0
 800a152:	e7e4      	b.n	800a11e <__pow5mult+0x3e>
 800a154:	4638      	mov	r0, r7
 800a156:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a15a:	bf00      	nop
 800a15c:	0800c1d0 	.word	0x0800c1d0

0800a160 <__lshift>:
 800a160:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a164:	460c      	mov	r4, r1
 800a166:	4607      	mov	r7, r0
 800a168:	4691      	mov	r9, r2
 800a16a:	6923      	ldr	r3, [r4, #16]
 800a16c:	6849      	ldr	r1, [r1, #4]
 800a16e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800a172:	68a3      	ldr	r3, [r4, #8]
 800a174:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800a178:	f108 0601 	add.w	r6, r8, #1
 800a17c:	42b3      	cmp	r3, r6
 800a17e:	db0b      	blt.n	800a198 <__lshift+0x38>
 800a180:	4638      	mov	r0, r7
 800a182:	f7ff fe2d 	bl	8009de0 <_Balloc>
 800a186:	4605      	mov	r5, r0
 800a188:	b948      	cbnz	r0, 800a19e <__lshift+0x3e>
 800a18a:	4602      	mov	r2, r0
 800a18c:	f240 11d9 	movw	r1, #473	; 0x1d9
 800a190:	4b27      	ldr	r3, [pc, #156]	; (800a230 <__lshift+0xd0>)
 800a192:	4828      	ldr	r0, [pc, #160]	; (800a234 <__lshift+0xd4>)
 800a194:	f001 f996 	bl	800b4c4 <__assert_func>
 800a198:	3101      	adds	r1, #1
 800a19a:	005b      	lsls	r3, r3, #1
 800a19c:	e7ee      	b.n	800a17c <__lshift+0x1c>
 800a19e:	2300      	movs	r3, #0
 800a1a0:	f100 0114 	add.w	r1, r0, #20
 800a1a4:	f100 0210 	add.w	r2, r0, #16
 800a1a8:	4618      	mov	r0, r3
 800a1aa:	4553      	cmp	r3, sl
 800a1ac:	db33      	blt.n	800a216 <__lshift+0xb6>
 800a1ae:	6920      	ldr	r0, [r4, #16]
 800a1b0:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800a1b4:	f104 0314 	add.w	r3, r4, #20
 800a1b8:	f019 091f 	ands.w	r9, r9, #31
 800a1bc:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800a1c0:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800a1c4:	d02b      	beq.n	800a21e <__lshift+0xbe>
 800a1c6:	468a      	mov	sl, r1
 800a1c8:	2200      	movs	r2, #0
 800a1ca:	f1c9 0e20 	rsb	lr, r9, #32
 800a1ce:	6818      	ldr	r0, [r3, #0]
 800a1d0:	fa00 f009 	lsl.w	r0, r0, r9
 800a1d4:	4302      	orrs	r2, r0
 800a1d6:	f84a 2b04 	str.w	r2, [sl], #4
 800a1da:	f853 2b04 	ldr.w	r2, [r3], #4
 800a1de:	459c      	cmp	ip, r3
 800a1e0:	fa22 f20e 	lsr.w	r2, r2, lr
 800a1e4:	d8f3      	bhi.n	800a1ce <__lshift+0x6e>
 800a1e6:	ebac 0304 	sub.w	r3, ip, r4
 800a1ea:	3b15      	subs	r3, #21
 800a1ec:	f023 0303 	bic.w	r3, r3, #3
 800a1f0:	3304      	adds	r3, #4
 800a1f2:	f104 0015 	add.w	r0, r4, #21
 800a1f6:	4584      	cmp	ip, r0
 800a1f8:	bf38      	it	cc
 800a1fa:	2304      	movcc	r3, #4
 800a1fc:	50ca      	str	r2, [r1, r3]
 800a1fe:	b10a      	cbz	r2, 800a204 <__lshift+0xa4>
 800a200:	f108 0602 	add.w	r6, r8, #2
 800a204:	3e01      	subs	r6, #1
 800a206:	4638      	mov	r0, r7
 800a208:	4621      	mov	r1, r4
 800a20a:	612e      	str	r6, [r5, #16]
 800a20c:	f7ff fe0d 	bl	8009e2a <_Bfree>
 800a210:	4628      	mov	r0, r5
 800a212:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a216:	f842 0f04 	str.w	r0, [r2, #4]!
 800a21a:	3301      	adds	r3, #1
 800a21c:	e7c5      	b.n	800a1aa <__lshift+0x4a>
 800a21e:	3904      	subs	r1, #4
 800a220:	f853 2b04 	ldr.w	r2, [r3], #4
 800a224:	459c      	cmp	ip, r3
 800a226:	f841 2f04 	str.w	r2, [r1, #4]!
 800a22a:	d8f9      	bhi.n	800a220 <__lshift+0xc0>
 800a22c:	e7ea      	b.n	800a204 <__lshift+0xa4>
 800a22e:	bf00      	nop
 800a230:	0800c009 	.word	0x0800c009
 800a234:	0800c079 	.word	0x0800c079

0800a238 <__mcmp>:
 800a238:	4603      	mov	r3, r0
 800a23a:	690a      	ldr	r2, [r1, #16]
 800a23c:	6900      	ldr	r0, [r0, #16]
 800a23e:	b530      	push	{r4, r5, lr}
 800a240:	1a80      	subs	r0, r0, r2
 800a242:	d10d      	bne.n	800a260 <__mcmp+0x28>
 800a244:	3314      	adds	r3, #20
 800a246:	3114      	adds	r1, #20
 800a248:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800a24c:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800a250:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800a254:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800a258:	4295      	cmp	r5, r2
 800a25a:	d002      	beq.n	800a262 <__mcmp+0x2a>
 800a25c:	d304      	bcc.n	800a268 <__mcmp+0x30>
 800a25e:	2001      	movs	r0, #1
 800a260:	bd30      	pop	{r4, r5, pc}
 800a262:	42a3      	cmp	r3, r4
 800a264:	d3f4      	bcc.n	800a250 <__mcmp+0x18>
 800a266:	e7fb      	b.n	800a260 <__mcmp+0x28>
 800a268:	f04f 30ff 	mov.w	r0, #4294967295
 800a26c:	e7f8      	b.n	800a260 <__mcmp+0x28>
	...

0800a270 <__mdiff>:
 800a270:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a274:	460c      	mov	r4, r1
 800a276:	4606      	mov	r6, r0
 800a278:	4611      	mov	r1, r2
 800a27a:	4620      	mov	r0, r4
 800a27c:	4692      	mov	sl, r2
 800a27e:	f7ff ffdb 	bl	800a238 <__mcmp>
 800a282:	1e05      	subs	r5, r0, #0
 800a284:	d111      	bne.n	800a2aa <__mdiff+0x3a>
 800a286:	4629      	mov	r1, r5
 800a288:	4630      	mov	r0, r6
 800a28a:	f7ff fda9 	bl	8009de0 <_Balloc>
 800a28e:	4602      	mov	r2, r0
 800a290:	b928      	cbnz	r0, 800a29e <__mdiff+0x2e>
 800a292:	f240 2132 	movw	r1, #562	; 0x232
 800a296:	4b3c      	ldr	r3, [pc, #240]	; (800a388 <__mdiff+0x118>)
 800a298:	483c      	ldr	r0, [pc, #240]	; (800a38c <__mdiff+0x11c>)
 800a29a:	f001 f913 	bl	800b4c4 <__assert_func>
 800a29e:	2301      	movs	r3, #1
 800a2a0:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800a2a4:	4610      	mov	r0, r2
 800a2a6:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a2aa:	bfa4      	itt	ge
 800a2ac:	4653      	movge	r3, sl
 800a2ae:	46a2      	movge	sl, r4
 800a2b0:	4630      	mov	r0, r6
 800a2b2:	f8da 1004 	ldr.w	r1, [sl, #4]
 800a2b6:	bfa6      	itte	ge
 800a2b8:	461c      	movge	r4, r3
 800a2ba:	2500      	movge	r5, #0
 800a2bc:	2501      	movlt	r5, #1
 800a2be:	f7ff fd8f 	bl	8009de0 <_Balloc>
 800a2c2:	4602      	mov	r2, r0
 800a2c4:	b918      	cbnz	r0, 800a2ce <__mdiff+0x5e>
 800a2c6:	f44f 7110 	mov.w	r1, #576	; 0x240
 800a2ca:	4b2f      	ldr	r3, [pc, #188]	; (800a388 <__mdiff+0x118>)
 800a2cc:	e7e4      	b.n	800a298 <__mdiff+0x28>
 800a2ce:	f100 0814 	add.w	r8, r0, #20
 800a2d2:	f8da 7010 	ldr.w	r7, [sl, #16]
 800a2d6:	60c5      	str	r5, [r0, #12]
 800a2d8:	f04f 0c00 	mov.w	ip, #0
 800a2dc:	f10a 0514 	add.w	r5, sl, #20
 800a2e0:	f10a 0010 	add.w	r0, sl, #16
 800a2e4:	46c2      	mov	sl, r8
 800a2e6:	6926      	ldr	r6, [r4, #16]
 800a2e8:	f104 0914 	add.w	r9, r4, #20
 800a2ec:	eb05 0e87 	add.w	lr, r5, r7, lsl #2
 800a2f0:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800a2f4:	f850 bf04 	ldr.w	fp, [r0, #4]!
 800a2f8:	f859 3b04 	ldr.w	r3, [r9], #4
 800a2fc:	fa1f f18b 	uxth.w	r1, fp
 800a300:	4461      	add	r1, ip
 800a302:	fa1f fc83 	uxth.w	ip, r3
 800a306:	0c1b      	lsrs	r3, r3, #16
 800a308:	eba1 010c 	sub.w	r1, r1, ip
 800a30c:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800a310:	eb03 4321 	add.w	r3, r3, r1, asr #16
 800a314:	b289      	uxth	r1, r1
 800a316:	ea4f 4c23 	mov.w	ip, r3, asr #16
 800a31a:	454e      	cmp	r6, r9
 800a31c:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 800a320:	f84a 3b04 	str.w	r3, [sl], #4
 800a324:	d8e6      	bhi.n	800a2f4 <__mdiff+0x84>
 800a326:	1b33      	subs	r3, r6, r4
 800a328:	3b15      	subs	r3, #21
 800a32a:	f023 0303 	bic.w	r3, r3, #3
 800a32e:	3415      	adds	r4, #21
 800a330:	3304      	adds	r3, #4
 800a332:	42a6      	cmp	r6, r4
 800a334:	bf38      	it	cc
 800a336:	2304      	movcc	r3, #4
 800a338:	441d      	add	r5, r3
 800a33a:	4443      	add	r3, r8
 800a33c:	461e      	mov	r6, r3
 800a33e:	462c      	mov	r4, r5
 800a340:	4574      	cmp	r4, lr
 800a342:	d30e      	bcc.n	800a362 <__mdiff+0xf2>
 800a344:	f10e 0103 	add.w	r1, lr, #3
 800a348:	1b49      	subs	r1, r1, r5
 800a34a:	f021 0103 	bic.w	r1, r1, #3
 800a34e:	3d03      	subs	r5, #3
 800a350:	45ae      	cmp	lr, r5
 800a352:	bf38      	it	cc
 800a354:	2100      	movcc	r1, #0
 800a356:	4419      	add	r1, r3
 800a358:	f851 3d04 	ldr.w	r3, [r1, #-4]!
 800a35c:	b18b      	cbz	r3, 800a382 <__mdiff+0x112>
 800a35e:	6117      	str	r7, [r2, #16]
 800a360:	e7a0      	b.n	800a2a4 <__mdiff+0x34>
 800a362:	f854 8b04 	ldr.w	r8, [r4], #4
 800a366:	fa1f f188 	uxth.w	r1, r8
 800a36a:	4461      	add	r1, ip
 800a36c:	1408      	asrs	r0, r1, #16
 800a36e:	eb00 4018 	add.w	r0, r0, r8, lsr #16
 800a372:	b289      	uxth	r1, r1
 800a374:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800a378:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800a37c:	f846 1b04 	str.w	r1, [r6], #4
 800a380:	e7de      	b.n	800a340 <__mdiff+0xd0>
 800a382:	3f01      	subs	r7, #1
 800a384:	e7e8      	b.n	800a358 <__mdiff+0xe8>
 800a386:	bf00      	nop
 800a388:	0800c009 	.word	0x0800c009
 800a38c:	0800c079 	.word	0x0800c079

0800a390 <__d2b>:
 800a390:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 800a394:	2101      	movs	r1, #1
 800a396:	e9dd 7608 	ldrd	r7, r6, [sp, #32]
 800a39a:	4690      	mov	r8, r2
 800a39c:	461d      	mov	r5, r3
 800a39e:	f7ff fd1f 	bl	8009de0 <_Balloc>
 800a3a2:	4604      	mov	r4, r0
 800a3a4:	b930      	cbnz	r0, 800a3b4 <__d2b+0x24>
 800a3a6:	4602      	mov	r2, r0
 800a3a8:	f240 310a 	movw	r1, #778	; 0x30a
 800a3ac:	4b24      	ldr	r3, [pc, #144]	; (800a440 <__d2b+0xb0>)
 800a3ae:	4825      	ldr	r0, [pc, #148]	; (800a444 <__d2b+0xb4>)
 800a3b0:	f001 f888 	bl	800b4c4 <__assert_func>
 800a3b4:	f3c5 0313 	ubfx	r3, r5, #0, #20
 800a3b8:	f3c5 550a 	ubfx	r5, r5, #20, #11
 800a3bc:	bb2d      	cbnz	r5, 800a40a <__d2b+0x7a>
 800a3be:	9301      	str	r3, [sp, #4]
 800a3c0:	f1b8 0300 	subs.w	r3, r8, #0
 800a3c4:	d026      	beq.n	800a414 <__d2b+0x84>
 800a3c6:	4668      	mov	r0, sp
 800a3c8:	9300      	str	r3, [sp, #0]
 800a3ca:	f7ff fda1 	bl	8009f10 <__lo0bits>
 800a3ce:	9900      	ldr	r1, [sp, #0]
 800a3d0:	b1f0      	cbz	r0, 800a410 <__d2b+0x80>
 800a3d2:	9a01      	ldr	r2, [sp, #4]
 800a3d4:	f1c0 0320 	rsb	r3, r0, #32
 800a3d8:	fa02 f303 	lsl.w	r3, r2, r3
 800a3dc:	430b      	orrs	r3, r1
 800a3de:	40c2      	lsrs	r2, r0
 800a3e0:	6163      	str	r3, [r4, #20]
 800a3e2:	9201      	str	r2, [sp, #4]
 800a3e4:	9b01      	ldr	r3, [sp, #4]
 800a3e6:	2b00      	cmp	r3, #0
 800a3e8:	bf14      	ite	ne
 800a3ea:	2102      	movne	r1, #2
 800a3ec:	2101      	moveq	r1, #1
 800a3ee:	61a3      	str	r3, [r4, #24]
 800a3f0:	6121      	str	r1, [r4, #16]
 800a3f2:	b1c5      	cbz	r5, 800a426 <__d2b+0x96>
 800a3f4:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800a3f8:	4405      	add	r5, r0
 800a3fa:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800a3fe:	603d      	str	r5, [r7, #0]
 800a400:	6030      	str	r0, [r6, #0]
 800a402:	4620      	mov	r0, r4
 800a404:	b002      	add	sp, #8
 800a406:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a40a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800a40e:	e7d6      	b.n	800a3be <__d2b+0x2e>
 800a410:	6161      	str	r1, [r4, #20]
 800a412:	e7e7      	b.n	800a3e4 <__d2b+0x54>
 800a414:	a801      	add	r0, sp, #4
 800a416:	f7ff fd7b 	bl	8009f10 <__lo0bits>
 800a41a:	2101      	movs	r1, #1
 800a41c:	9b01      	ldr	r3, [sp, #4]
 800a41e:	6121      	str	r1, [r4, #16]
 800a420:	6163      	str	r3, [r4, #20]
 800a422:	3020      	adds	r0, #32
 800a424:	e7e5      	b.n	800a3f2 <__d2b+0x62>
 800a426:	eb04 0381 	add.w	r3, r4, r1, lsl #2
 800a42a:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800a42e:	6038      	str	r0, [r7, #0]
 800a430:	6918      	ldr	r0, [r3, #16]
 800a432:	f7ff fd4d 	bl	8009ed0 <__hi0bits>
 800a436:	ebc0 1141 	rsb	r1, r0, r1, lsl #5
 800a43a:	6031      	str	r1, [r6, #0]
 800a43c:	e7e1      	b.n	800a402 <__d2b+0x72>
 800a43e:	bf00      	nop
 800a440:	0800c009 	.word	0x0800c009
 800a444:	0800c079 	.word	0x0800c079

0800a448 <_realloc_r>:
 800a448:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a44c:	460c      	mov	r4, r1
 800a44e:	4681      	mov	r9, r0
 800a450:	4611      	mov	r1, r2
 800a452:	b924      	cbnz	r4, 800a45e <_realloc_r+0x16>
 800a454:	b003      	add	sp, #12
 800a456:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a45a:	f7fb bac9 	b.w	80059f0 <_malloc_r>
 800a45e:	9201      	str	r2, [sp, #4]
 800a460:	f7fb fd10 	bl	8005e84 <__malloc_lock>
 800a464:	9901      	ldr	r1, [sp, #4]
 800a466:	f101 080b 	add.w	r8, r1, #11
 800a46a:	f1b8 0f16 	cmp.w	r8, #22
 800a46e:	d90b      	bls.n	800a488 <_realloc_r+0x40>
 800a470:	f038 0807 	bics.w	r8, r8, #7
 800a474:	d50a      	bpl.n	800a48c <_realloc_r+0x44>
 800a476:	230c      	movs	r3, #12
 800a478:	f04f 0b00 	mov.w	fp, #0
 800a47c:	f8c9 3000 	str.w	r3, [r9]
 800a480:	4658      	mov	r0, fp
 800a482:	b003      	add	sp, #12
 800a484:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a488:	f04f 0810 	mov.w	r8, #16
 800a48c:	4588      	cmp	r8, r1
 800a48e:	d3f2      	bcc.n	800a476 <_realloc_r+0x2e>
 800a490:	f854 5c04 	ldr.w	r5, [r4, #-4]
 800a494:	f1a4 0a08 	sub.w	sl, r4, #8
 800a498:	f025 0603 	bic.w	r6, r5, #3
 800a49c:	45b0      	cmp	r8, r6
 800a49e:	f340 8173 	ble.w	800a788 <_realloc_r+0x340>
 800a4a2:	48aa      	ldr	r0, [pc, #680]	; (800a74c <_realloc_r+0x304>)
 800a4a4:	eb0a 0306 	add.w	r3, sl, r6
 800a4a8:	f8d0 c008 	ldr.w	ip, [r0, #8]
 800a4ac:	685a      	ldr	r2, [r3, #4]
 800a4ae:	459c      	cmp	ip, r3
 800a4b0:	9001      	str	r0, [sp, #4]
 800a4b2:	d005      	beq.n	800a4c0 <_realloc_r+0x78>
 800a4b4:	f022 0001 	bic.w	r0, r2, #1
 800a4b8:	4418      	add	r0, r3
 800a4ba:	6840      	ldr	r0, [r0, #4]
 800a4bc:	07c7      	lsls	r7, r0, #31
 800a4be:	d427      	bmi.n	800a510 <_realloc_r+0xc8>
 800a4c0:	f022 0203 	bic.w	r2, r2, #3
 800a4c4:	459c      	cmp	ip, r3
 800a4c6:	eb06 0702 	add.w	r7, r6, r2
 800a4ca:	d119      	bne.n	800a500 <_realloc_r+0xb8>
 800a4cc:	f108 0010 	add.w	r0, r8, #16
 800a4d0:	42b8      	cmp	r0, r7
 800a4d2:	dc1f      	bgt.n	800a514 <_realloc_r+0xcc>
 800a4d4:	9a01      	ldr	r2, [sp, #4]
 800a4d6:	eba7 0708 	sub.w	r7, r7, r8
 800a4da:	eb0a 0308 	add.w	r3, sl, r8
 800a4de:	f047 0701 	orr.w	r7, r7, #1
 800a4e2:	6093      	str	r3, [r2, #8]
 800a4e4:	605f      	str	r7, [r3, #4]
 800a4e6:	f854 3c04 	ldr.w	r3, [r4, #-4]
 800a4ea:	4648      	mov	r0, r9
 800a4ec:	f003 0301 	and.w	r3, r3, #1
 800a4f0:	ea43 0308 	orr.w	r3, r3, r8
 800a4f4:	f844 3c04 	str.w	r3, [r4, #-4]
 800a4f8:	f7fb fcca 	bl	8005e90 <__malloc_unlock>
 800a4fc:	46a3      	mov	fp, r4
 800a4fe:	e7bf      	b.n	800a480 <_realloc_r+0x38>
 800a500:	45b8      	cmp	r8, r7
 800a502:	dc07      	bgt.n	800a514 <_realloc_r+0xcc>
 800a504:	e9d3 3202 	ldrd	r3, r2, [r3, #8]
 800a508:	60da      	str	r2, [r3, #12]
 800a50a:	6093      	str	r3, [r2, #8]
 800a50c:	4655      	mov	r5, sl
 800a50e:	e080      	b.n	800a612 <_realloc_r+0x1ca>
 800a510:	2200      	movs	r2, #0
 800a512:	4613      	mov	r3, r2
 800a514:	07e8      	lsls	r0, r5, #31
 800a516:	f100 80e8 	bmi.w	800a6ea <_realloc_r+0x2a2>
 800a51a:	f854 5c08 	ldr.w	r5, [r4, #-8]
 800a51e:	ebaa 0505 	sub.w	r5, sl, r5
 800a522:	6868      	ldr	r0, [r5, #4]
 800a524:	f020 0003 	bic.w	r0, r0, #3
 800a528:	eb00 0b06 	add.w	fp, r0, r6
 800a52c:	2b00      	cmp	r3, #0
 800a52e:	f000 80a7 	beq.w	800a680 <_realloc_r+0x238>
 800a532:	459c      	cmp	ip, r3
 800a534:	eb02 070b 	add.w	r7, r2, fp
 800a538:	d14b      	bne.n	800a5d2 <_realloc_r+0x18a>
 800a53a:	f108 0310 	add.w	r3, r8, #16
 800a53e:	42bb      	cmp	r3, r7
 800a540:	f300 809e 	bgt.w	800a680 <_realloc_r+0x238>
 800a544:	46ab      	mov	fp, r5
 800a546:	68eb      	ldr	r3, [r5, #12]
 800a548:	f85b 2f08 	ldr.w	r2, [fp, #8]!
 800a54c:	60d3      	str	r3, [r2, #12]
 800a54e:	609a      	str	r2, [r3, #8]
 800a550:	1f32      	subs	r2, r6, #4
 800a552:	2a24      	cmp	r2, #36	; 0x24
 800a554:	d838      	bhi.n	800a5c8 <_realloc_r+0x180>
 800a556:	2a13      	cmp	r2, #19
 800a558:	d934      	bls.n	800a5c4 <_realloc_r+0x17c>
 800a55a:	6823      	ldr	r3, [r4, #0]
 800a55c:	2a1b      	cmp	r2, #27
 800a55e:	60ab      	str	r3, [r5, #8]
 800a560:	6863      	ldr	r3, [r4, #4]
 800a562:	60eb      	str	r3, [r5, #12]
 800a564:	d81b      	bhi.n	800a59e <_realloc_r+0x156>
 800a566:	3408      	adds	r4, #8
 800a568:	f105 0310 	add.w	r3, r5, #16
 800a56c:	6822      	ldr	r2, [r4, #0]
 800a56e:	601a      	str	r2, [r3, #0]
 800a570:	6862      	ldr	r2, [r4, #4]
 800a572:	605a      	str	r2, [r3, #4]
 800a574:	68a2      	ldr	r2, [r4, #8]
 800a576:	609a      	str	r2, [r3, #8]
 800a578:	9a01      	ldr	r2, [sp, #4]
 800a57a:	eba7 0708 	sub.w	r7, r7, r8
 800a57e:	eb05 0308 	add.w	r3, r5, r8
 800a582:	f047 0701 	orr.w	r7, r7, #1
 800a586:	6093      	str	r3, [r2, #8]
 800a588:	605f      	str	r7, [r3, #4]
 800a58a:	686b      	ldr	r3, [r5, #4]
 800a58c:	f003 0301 	and.w	r3, r3, #1
 800a590:	ea43 0308 	orr.w	r3, r3, r8
 800a594:	606b      	str	r3, [r5, #4]
 800a596:	4648      	mov	r0, r9
 800a598:	f7fb fc7a 	bl	8005e90 <__malloc_unlock>
 800a59c:	e770      	b.n	800a480 <_realloc_r+0x38>
 800a59e:	68a3      	ldr	r3, [r4, #8]
 800a5a0:	2a24      	cmp	r2, #36	; 0x24
 800a5a2:	612b      	str	r3, [r5, #16]
 800a5a4:	68e3      	ldr	r3, [r4, #12]
 800a5a6:	bf18      	it	ne
 800a5a8:	3410      	addne	r4, #16
 800a5aa:	616b      	str	r3, [r5, #20]
 800a5ac:	bf09      	itett	eq
 800a5ae:	6923      	ldreq	r3, [r4, #16]
 800a5b0:	f105 0318 	addne.w	r3, r5, #24
 800a5b4:	61ab      	streq	r3, [r5, #24]
 800a5b6:	6962      	ldreq	r2, [r4, #20]
 800a5b8:	bf02      	ittt	eq
 800a5ba:	f105 0320 	addeq.w	r3, r5, #32
 800a5be:	61ea      	streq	r2, [r5, #28]
 800a5c0:	3418      	addeq	r4, #24
 800a5c2:	e7d3      	b.n	800a56c <_realloc_r+0x124>
 800a5c4:	465b      	mov	r3, fp
 800a5c6:	e7d1      	b.n	800a56c <_realloc_r+0x124>
 800a5c8:	4621      	mov	r1, r4
 800a5ca:	4658      	mov	r0, fp
 800a5cc:	f7ff fbee 	bl	8009dac <memmove>
 800a5d0:	e7d2      	b.n	800a578 <_realloc_r+0x130>
 800a5d2:	45b8      	cmp	r8, r7
 800a5d4:	dc54      	bgt.n	800a680 <_realloc_r+0x238>
 800a5d6:	e9d3 3202 	ldrd	r3, r2, [r3, #8]
 800a5da:	4628      	mov	r0, r5
 800a5dc:	60da      	str	r2, [r3, #12]
 800a5de:	6093      	str	r3, [r2, #8]
 800a5e0:	f850 2f08 	ldr.w	r2, [r0, #8]!
 800a5e4:	68eb      	ldr	r3, [r5, #12]
 800a5e6:	60d3      	str	r3, [r2, #12]
 800a5e8:	609a      	str	r2, [r3, #8]
 800a5ea:	1f32      	subs	r2, r6, #4
 800a5ec:	2a24      	cmp	r2, #36	; 0x24
 800a5ee:	d843      	bhi.n	800a678 <_realloc_r+0x230>
 800a5f0:	2a13      	cmp	r2, #19
 800a5f2:	d908      	bls.n	800a606 <_realloc_r+0x1be>
 800a5f4:	6823      	ldr	r3, [r4, #0]
 800a5f6:	2a1b      	cmp	r2, #27
 800a5f8:	60ab      	str	r3, [r5, #8]
 800a5fa:	6863      	ldr	r3, [r4, #4]
 800a5fc:	60eb      	str	r3, [r5, #12]
 800a5fe:	d828      	bhi.n	800a652 <_realloc_r+0x20a>
 800a600:	3408      	adds	r4, #8
 800a602:	f105 0010 	add.w	r0, r5, #16
 800a606:	6823      	ldr	r3, [r4, #0]
 800a608:	6003      	str	r3, [r0, #0]
 800a60a:	6863      	ldr	r3, [r4, #4]
 800a60c:	6043      	str	r3, [r0, #4]
 800a60e:	68a3      	ldr	r3, [r4, #8]
 800a610:	6083      	str	r3, [r0, #8]
 800a612:	686a      	ldr	r2, [r5, #4]
 800a614:	eba7 0008 	sub.w	r0, r7, r8
 800a618:	280f      	cmp	r0, #15
 800a61a:	f002 0201 	and.w	r2, r2, #1
 800a61e:	eb05 0307 	add.w	r3, r5, r7
 800a622:	f240 80b3 	bls.w	800a78c <_realloc_r+0x344>
 800a626:	eb05 0108 	add.w	r1, r5, r8
 800a62a:	ea48 0202 	orr.w	r2, r8, r2
 800a62e:	f040 0001 	orr.w	r0, r0, #1
 800a632:	606a      	str	r2, [r5, #4]
 800a634:	6048      	str	r0, [r1, #4]
 800a636:	685a      	ldr	r2, [r3, #4]
 800a638:	4648      	mov	r0, r9
 800a63a:	f042 0201 	orr.w	r2, r2, #1
 800a63e:	605a      	str	r2, [r3, #4]
 800a640:	3108      	adds	r1, #8
 800a642:	f7ff f8f9 	bl	8009838 <_free_r>
 800a646:	4648      	mov	r0, r9
 800a648:	f7fb fc22 	bl	8005e90 <__malloc_unlock>
 800a64c:	f105 0b08 	add.w	fp, r5, #8
 800a650:	e716      	b.n	800a480 <_realloc_r+0x38>
 800a652:	68a3      	ldr	r3, [r4, #8]
 800a654:	2a24      	cmp	r2, #36	; 0x24
 800a656:	612b      	str	r3, [r5, #16]
 800a658:	68e3      	ldr	r3, [r4, #12]
 800a65a:	bf18      	it	ne
 800a65c:	f105 0018 	addne.w	r0, r5, #24
 800a660:	616b      	str	r3, [r5, #20]
 800a662:	bf09      	itett	eq
 800a664:	6923      	ldreq	r3, [r4, #16]
 800a666:	3410      	addne	r4, #16
 800a668:	61ab      	streq	r3, [r5, #24]
 800a66a:	6963      	ldreq	r3, [r4, #20]
 800a66c:	bf02      	ittt	eq
 800a66e:	f105 0020 	addeq.w	r0, r5, #32
 800a672:	61eb      	streq	r3, [r5, #28]
 800a674:	3418      	addeq	r4, #24
 800a676:	e7c6      	b.n	800a606 <_realloc_r+0x1be>
 800a678:	4621      	mov	r1, r4
 800a67a:	f7ff fb97 	bl	8009dac <memmove>
 800a67e:	e7c8      	b.n	800a612 <_realloc_r+0x1ca>
 800a680:	45d8      	cmp	r8, fp
 800a682:	dc32      	bgt.n	800a6ea <_realloc_r+0x2a2>
 800a684:	4628      	mov	r0, r5
 800a686:	68eb      	ldr	r3, [r5, #12]
 800a688:	f850 2f08 	ldr.w	r2, [r0, #8]!
 800a68c:	60d3      	str	r3, [r2, #12]
 800a68e:	609a      	str	r2, [r3, #8]
 800a690:	1f32      	subs	r2, r6, #4
 800a692:	2a24      	cmp	r2, #36	; 0x24
 800a694:	d825      	bhi.n	800a6e2 <_realloc_r+0x29a>
 800a696:	2a13      	cmp	r2, #19
 800a698:	d908      	bls.n	800a6ac <_realloc_r+0x264>
 800a69a:	6823      	ldr	r3, [r4, #0]
 800a69c:	2a1b      	cmp	r2, #27
 800a69e:	60ab      	str	r3, [r5, #8]
 800a6a0:	6863      	ldr	r3, [r4, #4]
 800a6a2:	60eb      	str	r3, [r5, #12]
 800a6a4:	d80a      	bhi.n	800a6bc <_realloc_r+0x274>
 800a6a6:	3408      	adds	r4, #8
 800a6a8:	f105 0010 	add.w	r0, r5, #16
 800a6ac:	6823      	ldr	r3, [r4, #0]
 800a6ae:	6003      	str	r3, [r0, #0]
 800a6b0:	6863      	ldr	r3, [r4, #4]
 800a6b2:	6043      	str	r3, [r0, #4]
 800a6b4:	68a3      	ldr	r3, [r4, #8]
 800a6b6:	6083      	str	r3, [r0, #8]
 800a6b8:	465f      	mov	r7, fp
 800a6ba:	e7aa      	b.n	800a612 <_realloc_r+0x1ca>
 800a6bc:	68a3      	ldr	r3, [r4, #8]
 800a6be:	2a24      	cmp	r2, #36	; 0x24
 800a6c0:	612b      	str	r3, [r5, #16]
 800a6c2:	68e3      	ldr	r3, [r4, #12]
 800a6c4:	bf18      	it	ne
 800a6c6:	f105 0018 	addne.w	r0, r5, #24
 800a6ca:	616b      	str	r3, [r5, #20]
 800a6cc:	bf09      	itett	eq
 800a6ce:	6923      	ldreq	r3, [r4, #16]
 800a6d0:	3410      	addne	r4, #16
 800a6d2:	61ab      	streq	r3, [r5, #24]
 800a6d4:	6963      	ldreq	r3, [r4, #20]
 800a6d6:	bf02      	ittt	eq
 800a6d8:	f105 0020 	addeq.w	r0, r5, #32
 800a6dc:	61eb      	streq	r3, [r5, #28]
 800a6de:	3418      	addeq	r4, #24
 800a6e0:	e7e4      	b.n	800a6ac <_realloc_r+0x264>
 800a6e2:	4621      	mov	r1, r4
 800a6e4:	f7ff fb62 	bl	8009dac <memmove>
 800a6e8:	e7e6      	b.n	800a6b8 <_realloc_r+0x270>
 800a6ea:	4648      	mov	r0, r9
 800a6ec:	f7fb f980 	bl	80059f0 <_malloc_r>
 800a6f0:	4683      	mov	fp, r0
 800a6f2:	2800      	cmp	r0, #0
 800a6f4:	f43f af4f 	beq.w	800a596 <_realloc_r+0x14e>
 800a6f8:	f854 3c04 	ldr.w	r3, [r4, #-4]
 800a6fc:	f1a0 0208 	sub.w	r2, r0, #8
 800a700:	f023 0301 	bic.w	r3, r3, #1
 800a704:	4453      	add	r3, sl
 800a706:	4293      	cmp	r3, r2
 800a708:	d105      	bne.n	800a716 <_realloc_r+0x2ce>
 800a70a:	f850 7c04 	ldr.w	r7, [r0, #-4]
 800a70e:	f027 0703 	bic.w	r7, r7, #3
 800a712:	4437      	add	r7, r6
 800a714:	e6fa      	b.n	800a50c <_realloc_r+0xc4>
 800a716:	1f32      	subs	r2, r6, #4
 800a718:	2a24      	cmp	r2, #36	; 0x24
 800a71a:	d831      	bhi.n	800a780 <_realloc_r+0x338>
 800a71c:	2a13      	cmp	r2, #19
 800a71e:	d92c      	bls.n	800a77a <_realloc_r+0x332>
 800a720:	6823      	ldr	r3, [r4, #0]
 800a722:	2a1b      	cmp	r2, #27
 800a724:	6003      	str	r3, [r0, #0]
 800a726:	6863      	ldr	r3, [r4, #4]
 800a728:	6043      	str	r3, [r0, #4]
 800a72a:	d811      	bhi.n	800a750 <_realloc_r+0x308>
 800a72c:	f104 0208 	add.w	r2, r4, #8
 800a730:	f100 0308 	add.w	r3, r0, #8
 800a734:	6811      	ldr	r1, [r2, #0]
 800a736:	6019      	str	r1, [r3, #0]
 800a738:	6851      	ldr	r1, [r2, #4]
 800a73a:	6059      	str	r1, [r3, #4]
 800a73c:	6892      	ldr	r2, [r2, #8]
 800a73e:	609a      	str	r2, [r3, #8]
 800a740:	4621      	mov	r1, r4
 800a742:	4648      	mov	r0, r9
 800a744:	f7ff f878 	bl	8009838 <_free_r>
 800a748:	e725      	b.n	800a596 <_realloc_r+0x14e>
 800a74a:	bf00      	nop
 800a74c:	200004e0 	.word	0x200004e0
 800a750:	68a3      	ldr	r3, [r4, #8]
 800a752:	2a24      	cmp	r2, #36	; 0x24
 800a754:	6083      	str	r3, [r0, #8]
 800a756:	68e3      	ldr	r3, [r4, #12]
 800a758:	bf18      	it	ne
 800a75a:	f104 0210 	addne.w	r2, r4, #16
 800a75e:	60c3      	str	r3, [r0, #12]
 800a760:	bf09      	itett	eq
 800a762:	6923      	ldreq	r3, [r4, #16]
 800a764:	f100 0310 	addne.w	r3, r0, #16
 800a768:	6103      	streq	r3, [r0, #16]
 800a76a:	6961      	ldreq	r1, [r4, #20]
 800a76c:	bf02      	ittt	eq
 800a76e:	f104 0218 	addeq.w	r2, r4, #24
 800a772:	f100 0318 	addeq.w	r3, r0, #24
 800a776:	6141      	streq	r1, [r0, #20]
 800a778:	e7dc      	b.n	800a734 <_realloc_r+0x2ec>
 800a77a:	4603      	mov	r3, r0
 800a77c:	4622      	mov	r2, r4
 800a77e:	e7d9      	b.n	800a734 <_realloc_r+0x2ec>
 800a780:	4621      	mov	r1, r4
 800a782:	f7ff fb13 	bl	8009dac <memmove>
 800a786:	e7db      	b.n	800a740 <_realloc_r+0x2f8>
 800a788:	4637      	mov	r7, r6
 800a78a:	e6bf      	b.n	800a50c <_realloc_r+0xc4>
 800a78c:	4317      	orrs	r7, r2
 800a78e:	606f      	str	r7, [r5, #4]
 800a790:	685a      	ldr	r2, [r3, #4]
 800a792:	f042 0201 	orr.w	r2, r2, #1
 800a796:	605a      	str	r2, [r3, #4]
 800a798:	e755      	b.n	800a646 <_realloc_r+0x1fe>
 800a79a:	bf00      	nop

0800a79c <frexp>:
 800a79c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a79e:	4617      	mov	r7, r2
 800a7a0:	2200      	movs	r2, #0
 800a7a2:	603a      	str	r2, [r7, #0]
 800a7a4:	4a14      	ldr	r2, [pc, #80]	; (800a7f8 <frexp+0x5c>)
 800a7a6:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 800a7aa:	4296      	cmp	r6, r2
 800a7ac:	4604      	mov	r4, r0
 800a7ae:	460d      	mov	r5, r1
 800a7b0:	460b      	mov	r3, r1
 800a7b2:	dc1e      	bgt.n	800a7f2 <frexp+0x56>
 800a7b4:	4602      	mov	r2, r0
 800a7b6:	4332      	orrs	r2, r6
 800a7b8:	d01b      	beq.n	800a7f2 <frexp+0x56>
 800a7ba:	4a10      	ldr	r2, [pc, #64]	; (800a7fc <frexp+0x60>)
 800a7bc:	400a      	ands	r2, r1
 800a7be:	b952      	cbnz	r2, 800a7d6 <frexp+0x3a>
 800a7c0:	2200      	movs	r2, #0
 800a7c2:	4b0f      	ldr	r3, [pc, #60]	; (800a800 <frexp+0x64>)
 800a7c4:	f7f5 fe88 	bl	80004d8 <__aeabi_dmul>
 800a7c8:	f06f 0235 	mvn.w	r2, #53	; 0x35
 800a7cc:	4604      	mov	r4, r0
 800a7ce:	460b      	mov	r3, r1
 800a7d0:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 800a7d4:	603a      	str	r2, [r7, #0]
 800a7d6:	683a      	ldr	r2, [r7, #0]
 800a7d8:	1536      	asrs	r6, r6, #20
 800a7da:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800a7de:	f2a6 36fe 	subw	r6, r6, #1022	; 0x3fe
 800a7e2:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800a7e6:	4416      	add	r6, r2
 800a7e8:	f043 557f 	orr.w	r5, r3, #1069547520	; 0x3fc00000
 800a7ec:	603e      	str	r6, [r7, #0]
 800a7ee:	f445 1500 	orr.w	r5, r5, #2097152	; 0x200000
 800a7f2:	4620      	mov	r0, r4
 800a7f4:	4629      	mov	r1, r5
 800a7f6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a7f8:	7fefffff 	.word	0x7fefffff
 800a7fc:	7ff00000 	.word	0x7ff00000
 800a800:	43500000 	.word	0x43500000

0800a804 <__sread>:
 800a804:	b510      	push	{r4, lr}
 800a806:	460c      	mov	r4, r1
 800a808:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a80c:	f000 ffd6 	bl	800b7bc <_read_r>
 800a810:	2800      	cmp	r0, #0
 800a812:	bfab      	itete	ge
 800a814:	6d23      	ldrge	r3, [r4, #80]	; 0x50
 800a816:	89a3      	ldrhlt	r3, [r4, #12]
 800a818:	181b      	addge	r3, r3, r0
 800a81a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800a81e:	bfac      	ite	ge
 800a820:	6523      	strge	r3, [r4, #80]	; 0x50
 800a822:	81a3      	strhlt	r3, [r4, #12]
 800a824:	bd10      	pop	{r4, pc}

0800a826 <__swrite>:
 800a826:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a82a:	461f      	mov	r7, r3
 800a82c:	898b      	ldrh	r3, [r1, #12]
 800a82e:	4605      	mov	r5, r0
 800a830:	05db      	lsls	r3, r3, #23
 800a832:	460c      	mov	r4, r1
 800a834:	4616      	mov	r6, r2
 800a836:	d505      	bpl.n	800a844 <__swrite+0x1e>
 800a838:	2302      	movs	r3, #2
 800a83a:	2200      	movs	r2, #0
 800a83c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a840:	f000 ff98 	bl	800b774 <_lseek_r>
 800a844:	89a3      	ldrh	r3, [r4, #12]
 800a846:	4632      	mov	r2, r6
 800a848:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800a84c:	81a3      	strh	r3, [r4, #12]
 800a84e:	4628      	mov	r0, r5
 800a850:	463b      	mov	r3, r7
 800a852:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a856:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a85a:	f000 bde1 	b.w	800b420 <_write_r>

0800a85e <__sseek>:
 800a85e:	b510      	push	{r4, lr}
 800a860:	460c      	mov	r4, r1
 800a862:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a866:	f000 ff85 	bl	800b774 <_lseek_r>
 800a86a:	1c43      	adds	r3, r0, #1
 800a86c:	89a3      	ldrh	r3, [r4, #12]
 800a86e:	bf15      	itete	ne
 800a870:	6520      	strne	r0, [r4, #80]	; 0x50
 800a872:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800a876:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800a87a:	81a3      	strheq	r3, [r4, #12]
 800a87c:	bf18      	it	ne
 800a87e:	81a3      	strhne	r3, [r4, #12]
 800a880:	bd10      	pop	{r4, pc}

0800a882 <__sclose>:
 800a882:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a886:	f000 be69 	b.w	800b55c <_close_r>

0800a88a <strncpy>:
 800a88a:	4603      	mov	r3, r0
 800a88c:	b510      	push	{r4, lr}
 800a88e:	3901      	subs	r1, #1
 800a890:	b132      	cbz	r2, 800a8a0 <strncpy+0x16>
 800a892:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800a896:	3a01      	subs	r2, #1
 800a898:	f803 4b01 	strb.w	r4, [r3], #1
 800a89c:	2c00      	cmp	r4, #0
 800a89e:	d1f7      	bne.n	800a890 <strncpy+0x6>
 800a8a0:	2100      	movs	r1, #0
 800a8a2:	441a      	add	r2, r3
 800a8a4:	4293      	cmp	r3, r2
 800a8a6:	d100      	bne.n	800a8aa <strncpy+0x20>
 800a8a8:	bd10      	pop	{r4, pc}
 800a8aa:	f803 1b01 	strb.w	r1, [r3], #1
 800a8ae:	e7f9      	b.n	800a8a4 <strncpy+0x1a>

0800a8b0 <__ssprint_r>:
 800a8b0:	6893      	ldr	r3, [r2, #8]
 800a8b2:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a8b6:	4680      	mov	r8, r0
 800a8b8:	460c      	mov	r4, r1
 800a8ba:	4617      	mov	r7, r2
 800a8bc:	2b00      	cmp	r3, #0
 800a8be:	d061      	beq.n	800a984 <__ssprint_r+0xd4>
 800a8c0:	2300      	movs	r3, #0
 800a8c2:	469b      	mov	fp, r3
 800a8c4:	f8d2 a000 	ldr.w	sl, [r2]
 800a8c8:	9301      	str	r3, [sp, #4]
 800a8ca:	f1bb 0f00 	cmp.w	fp, #0
 800a8ce:	d02b      	beq.n	800a928 <__ssprint_r+0x78>
 800a8d0:	68a6      	ldr	r6, [r4, #8]
 800a8d2:	45b3      	cmp	fp, r6
 800a8d4:	d342      	bcc.n	800a95c <__ssprint_r+0xac>
 800a8d6:	89a2      	ldrh	r2, [r4, #12]
 800a8d8:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800a8dc:	d03e      	beq.n	800a95c <__ssprint_r+0xac>
 800a8de:	6825      	ldr	r5, [r4, #0]
 800a8e0:	6921      	ldr	r1, [r4, #16]
 800a8e2:	eba5 0901 	sub.w	r9, r5, r1
 800a8e6:	6965      	ldr	r5, [r4, #20]
 800a8e8:	f109 0001 	add.w	r0, r9, #1
 800a8ec:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800a8f0:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800a8f4:	106d      	asrs	r5, r5, #1
 800a8f6:	4458      	add	r0, fp
 800a8f8:	4285      	cmp	r5, r0
 800a8fa:	bf38      	it	cc
 800a8fc:	4605      	movcc	r5, r0
 800a8fe:	0553      	lsls	r3, r2, #21
 800a900:	d545      	bpl.n	800a98e <__ssprint_r+0xde>
 800a902:	4629      	mov	r1, r5
 800a904:	4640      	mov	r0, r8
 800a906:	f7fb f873 	bl	80059f0 <_malloc_r>
 800a90a:	4606      	mov	r6, r0
 800a90c:	b9a0      	cbnz	r0, 800a938 <__ssprint_r+0x88>
 800a90e:	230c      	movs	r3, #12
 800a910:	f8c8 3000 	str.w	r3, [r8]
 800a914:	89a3      	ldrh	r3, [r4, #12]
 800a916:	f04f 30ff 	mov.w	r0, #4294967295
 800a91a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a91e:	81a3      	strh	r3, [r4, #12]
 800a920:	2300      	movs	r3, #0
 800a922:	e9c7 3301 	strd	r3, r3, [r7, #4]
 800a926:	e02f      	b.n	800a988 <__ssprint_r+0xd8>
 800a928:	f8da 3000 	ldr.w	r3, [sl]
 800a92c:	f8da b004 	ldr.w	fp, [sl, #4]
 800a930:	9301      	str	r3, [sp, #4]
 800a932:	f10a 0a08 	add.w	sl, sl, #8
 800a936:	e7c8      	b.n	800a8ca <__ssprint_r+0x1a>
 800a938:	464a      	mov	r2, r9
 800a93a:	6921      	ldr	r1, [r4, #16]
 800a93c:	f7ff fa28 	bl	8009d90 <memcpy>
 800a940:	89a2      	ldrh	r2, [r4, #12]
 800a942:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
 800a946:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800a94a:	81a2      	strh	r2, [r4, #12]
 800a94c:	6126      	str	r6, [r4, #16]
 800a94e:	444e      	add	r6, r9
 800a950:	6026      	str	r6, [r4, #0]
 800a952:	465e      	mov	r6, fp
 800a954:	6165      	str	r5, [r4, #20]
 800a956:	eba5 0509 	sub.w	r5, r5, r9
 800a95a:	60a5      	str	r5, [r4, #8]
 800a95c:	455e      	cmp	r6, fp
 800a95e:	bf28      	it	cs
 800a960:	465e      	movcs	r6, fp
 800a962:	9901      	ldr	r1, [sp, #4]
 800a964:	4632      	mov	r2, r6
 800a966:	6820      	ldr	r0, [r4, #0]
 800a968:	f7ff fa20 	bl	8009dac <memmove>
 800a96c:	68a2      	ldr	r2, [r4, #8]
 800a96e:	1b92      	subs	r2, r2, r6
 800a970:	60a2      	str	r2, [r4, #8]
 800a972:	6822      	ldr	r2, [r4, #0]
 800a974:	4432      	add	r2, r6
 800a976:	6022      	str	r2, [r4, #0]
 800a978:	68ba      	ldr	r2, [r7, #8]
 800a97a:	eba2 030b 	sub.w	r3, r2, fp
 800a97e:	60bb      	str	r3, [r7, #8]
 800a980:	2b00      	cmp	r3, #0
 800a982:	d1d1      	bne.n	800a928 <__ssprint_r+0x78>
 800a984:	2000      	movs	r0, #0
 800a986:	6078      	str	r0, [r7, #4]
 800a988:	b003      	add	sp, #12
 800a98a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a98e:	462a      	mov	r2, r5
 800a990:	4640      	mov	r0, r8
 800a992:	f7ff fd59 	bl	800a448 <_realloc_r>
 800a996:	4606      	mov	r6, r0
 800a998:	2800      	cmp	r0, #0
 800a99a:	d1d7      	bne.n	800a94c <__ssprint_r+0x9c>
 800a99c:	4640      	mov	r0, r8
 800a99e:	6921      	ldr	r1, [r4, #16]
 800a9a0:	f7fe ff4a 	bl	8009838 <_free_r>
 800a9a4:	e7b3      	b.n	800a90e <__ssprint_r+0x5e>

0800a9a6 <__sprint_r>:
 800a9a6:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a9aa:	6893      	ldr	r3, [r2, #8]
 800a9ac:	4680      	mov	r8, r0
 800a9ae:	460f      	mov	r7, r1
 800a9b0:	4614      	mov	r4, r2
 800a9b2:	b91b      	cbnz	r3, 800a9bc <__sprint_r+0x16>
 800a9b4:	4618      	mov	r0, r3
 800a9b6:	6053      	str	r3, [r2, #4]
 800a9b8:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a9bc:	6e4b      	ldr	r3, [r1, #100]	; 0x64
 800a9be:	049d      	lsls	r5, r3, #18
 800a9c0:	d520      	bpl.n	800aa04 <__sprint_r+0x5e>
 800a9c2:	6815      	ldr	r5, [r2, #0]
 800a9c4:	3508      	adds	r5, #8
 800a9c6:	f04f 0900 	mov.w	r9, #0
 800a9ca:	e955 b602 	ldrd	fp, r6, [r5, #-8]
 800a9ce:	ea4f 0a96 	mov.w	sl, r6, lsr #2
 800a9d2:	45ca      	cmp	sl, r9
 800a9d4:	dc0b      	bgt.n	800a9ee <__sprint_r+0x48>
 800a9d6:	68a0      	ldr	r0, [r4, #8]
 800a9d8:	f026 0603 	bic.w	r6, r6, #3
 800a9dc:	1b80      	subs	r0, r0, r6
 800a9de:	60a0      	str	r0, [r4, #8]
 800a9e0:	3508      	adds	r5, #8
 800a9e2:	2800      	cmp	r0, #0
 800a9e4:	d1ef      	bne.n	800a9c6 <__sprint_r+0x20>
 800a9e6:	2300      	movs	r3, #0
 800a9e8:	e9c4 3301 	strd	r3, r3, [r4, #4]
 800a9ec:	e7e4      	b.n	800a9b8 <__sprint_r+0x12>
 800a9ee:	463a      	mov	r2, r7
 800a9f0:	4640      	mov	r0, r8
 800a9f2:	f85b 1029 	ldr.w	r1, [fp, r9, lsl #2]
 800a9f6:	f000 fe6c 	bl	800b6d2 <_fputwc_r>
 800a9fa:	1c43      	adds	r3, r0, #1
 800a9fc:	d0f3      	beq.n	800a9e6 <__sprint_r+0x40>
 800a9fe:	f109 0901 	add.w	r9, r9, #1
 800aa02:	e7e6      	b.n	800a9d2 <__sprint_r+0x2c>
 800aa04:	f7fe ffd8 	bl	80099b8 <__sfvwrite_r>
 800aa08:	e7ed      	b.n	800a9e6 <__sprint_r+0x40>
	...

0800aa0c <_vfiprintf_r>:
 800aa0c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800aa10:	b0bb      	sub	sp, #236	; 0xec
 800aa12:	460f      	mov	r7, r1
 800aa14:	461d      	mov	r5, r3
 800aa16:	461c      	mov	r4, r3
 800aa18:	4681      	mov	r9, r0
 800aa1a:	9202      	str	r2, [sp, #8]
 800aa1c:	b118      	cbz	r0, 800aa26 <_vfiprintf_r+0x1a>
 800aa1e:	6b83      	ldr	r3, [r0, #56]	; 0x38
 800aa20:	b90b      	cbnz	r3, 800aa26 <_vfiprintf_r+0x1a>
 800aa22:	f7fe fe79 	bl	8009718 <__sinit>
 800aa26:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800aa28:	07d8      	lsls	r0, r3, #31
 800aa2a:	d405      	bmi.n	800aa38 <_vfiprintf_r+0x2c>
 800aa2c:	89bb      	ldrh	r3, [r7, #12]
 800aa2e:	0599      	lsls	r1, r3, #22
 800aa30:	d402      	bmi.n	800aa38 <_vfiprintf_r+0x2c>
 800aa32:	6db8      	ldr	r0, [r7, #88]	; 0x58
 800aa34:	f7ff f930 	bl	8009c98 <__retarget_lock_acquire_recursive>
 800aa38:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 800aa3c:	049a      	lsls	r2, r3, #18
 800aa3e:	d406      	bmi.n	800aa4e <_vfiprintf_r+0x42>
 800aa40:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800aa44:	81bb      	strh	r3, [r7, #12]
 800aa46:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800aa48:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800aa4c:	667b      	str	r3, [r7, #100]	; 0x64
 800aa4e:	89bb      	ldrh	r3, [r7, #12]
 800aa50:	071e      	lsls	r6, r3, #28
 800aa52:	d501      	bpl.n	800aa58 <_vfiprintf_r+0x4c>
 800aa54:	693b      	ldr	r3, [r7, #16]
 800aa56:	b9ab      	cbnz	r3, 800aa84 <_vfiprintf_r+0x78>
 800aa58:	4639      	mov	r1, r7
 800aa5a:	4648      	mov	r0, r9
 800aa5c:	f7fd feae 	bl	80087bc <__swsetup_r>
 800aa60:	b180      	cbz	r0, 800aa84 <_vfiprintf_r+0x78>
 800aa62:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800aa64:	07d8      	lsls	r0, r3, #31
 800aa66:	d506      	bpl.n	800aa76 <_vfiprintf_r+0x6a>
 800aa68:	f04f 33ff 	mov.w	r3, #4294967295
 800aa6c:	9303      	str	r3, [sp, #12]
 800aa6e:	9803      	ldr	r0, [sp, #12]
 800aa70:	b03b      	add	sp, #236	; 0xec
 800aa72:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800aa76:	89bb      	ldrh	r3, [r7, #12]
 800aa78:	0599      	lsls	r1, r3, #22
 800aa7a:	d4f5      	bmi.n	800aa68 <_vfiprintf_r+0x5c>
 800aa7c:	6db8      	ldr	r0, [r7, #88]	; 0x58
 800aa7e:	f7ff f90c 	bl	8009c9a <__retarget_lock_release_recursive>
 800aa82:	e7f1      	b.n	800aa68 <_vfiprintf_r+0x5c>
 800aa84:	89bb      	ldrh	r3, [r7, #12]
 800aa86:	f003 021a 	and.w	r2, r3, #26
 800aa8a:	2a0a      	cmp	r2, #10
 800aa8c:	d113      	bne.n	800aab6 <_vfiprintf_r+0xaa>
 800aa8e:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 800aa92:	2a00      	cmp	r2, #0
 800aa94:	db0f      	blt.n	800aab6 <_vfiprintf_r+0xaa>
 800aa96:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 800aa98:	07d2      	lsls	r2, r2, #31
 800aa9a:	d404      	bmi.n	800aaa6 <_vfiprintf_r+0x9a>
 800aa9c:	059e      	lsls	r6, r3, #22
 800aa9e:	d402      	bmi.n	800aaa6 <_vfiprintf_r+0x9a>
 800aaa0:	6db8      	ldr	r0, [r7, #88]	; 0x58
 800aaa2:	f7ff f8fa 	bl	8009c9a <__retarget_lock_release_recursive>
 800aaa6:	462b      	mov	r3, r5
 800aaa8:	4639      	mov	r1, r7
 800aaaa:	4648      	mov	r0, r9
 800aaac:	9a02      	ldr	r2, [sp, #8]
 800aaae:	f000 fc2d 	bl	800b30c <__sbprintf>
 800aab2:	9003      	str	r0, [sp, #12]
 800aab4:	e7db      	b.n	800aa6e <_vfiprintf_r+0x62>
 800aab6:	2300      	movs	r3, #0
 800aab8:	e9cd 330f 	strd	r3, r3, [sp, #60]	; 0x3c
 800aabc:	e9cd 3306 	strd	r3, r3, [sp, #24]
 800aac0:	ae11      	add	r6, sp, #68	; 0x44
 800aac2:	960e      	str	r6, [sp, #56]	; 0x38
 800aac4:	9308      	str	r3, [sp, #32]
 800aac6:	930a      	str	r3, [sp, #40]	; 0x28
 800aac8:	9303      	str	r3, [sp, #12]
 800aaca:	9b02      	ldr	r3, [sp, #8]
 800aacc:	461d      	mov	r5, r3
 800aace:	f813 2b01 	ldrb.w	r2, [r3], #1
 800aad2:	b10a      	cbz	r2, 800aad8 <_vfiprintf_r+0xcc>
 800aad4:	2a25      	cmp	r2, #37	; 0x25
 800aad6:	d1f9      	bne.n	800aacc <_vfiprintf_r+0xc0>
 800aad8:	9b02      	ldr	r3, [sp, #8]
 800aada:	ebb5 0803 	subs.w	r8, r5, r3
 800aade:	d00d      	beq.n	800aafc <_vfiprintf_r+0xf0>
 800aae0:	e9c6 3800 	strd	r3, r8, [r6]
 800aae4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800aae6:	4443      	add	r3, r8
 800aae8:	9310      	str	r3, [sp, #64]	; 0x40
 800aaea:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800aaec:	3301      	adds	r3, #1
 800aaee:	2b07      	cmp	r3, #7
 800aaf0:	930f      	str	r3, [sp, #60]	; 0x3c
 800aaf2:	dc75      	bgt.n	800abe0 <_vfiprintf_r+0x1d4>
 800aaf4:	3608      	adds	r6, #8
 800aaf6:	9b03      	ldr	r3, [sp, #12]
 800aaf8:	4443      	add	r3, r8
 800aafa:	9303      	str	r3, [sp, #12]
 800aafc:	782b      	ldrb	r3, [r5, #0]
 800aafe:	2b00      	cmp	r3, #0
 800ab00:	f000 83c6 	beq.w	800b290 <_vfiprintf_r+0x884>
 800ab04:	2300      	movs	r3, #0
 800ab06:	f04f 31ff 	mov.w	r1, #4294967295
 800ab0a:	469a      	mov	sl, r3
 800ab0c:	1c6a      	adds	r2, r5, #1
 800ab0e:	f88d 3033 	strb.w	r3, [sp, #51]	; 0x33
 800ab12:	9101      	str	r1, [sp, #4]
 800ab14:	9304      	str	r3, [sp, #16]
 800ab16:	f812 3b01 	ldrb.w	r3, [r2], #1
 800ab1a:	9202      	str	r2, [sp, #8]
 800ab1c:	f1a3 0220 	sub.w	r2, r3, #32
 800ab20:	2a5a      	cmp	r2, #90	; 0x5a
 800ab22:	f200 830e 	bhi.w	800b142 <_vfiprintf_r+0x736>
 800ab26:	e8df f012 	tbh	[pc, r2, lsl #1]
 800ab2a:	0098      	.short	0x0098
 800ab2c:	030c030c 	.word	0x030c030c
 800ab30:	030c00a0 	.word	0x030c00a0
 800ab34:	030c030c 	.word	0x030c030c
 800ab38:	030c0080 	.word	0x030c0080
 800ab3c:	00a3030c 	.word	0x00a3030c
 800ab40:	030c00ad 	.word	0x030c00ad
 800ab44:	00af00aa 	.word	0x00af00aa
 800ab48:	00ca030c 	.word	0x00ca030c
 800ab4c:	00cd00cd 	.word	0x00cd00cd
 800ab50:	00cd00cd 	.word	0x00cd00cd
 800ab54:	00cd00cd 	.word	0x00cd00cd
 800ab58:	00cd00cd 	.word	0x00cd00cd
 800ab5c:	030c00cd 	.word	0x030c00cd
 800ab60:	030c030c 	.word	0x030c030c
 800ab64:	030c030c 	.word	0x030c030c
 800ab68:	030c030c 	.word	0x030c030c
 800ab6c:	030c030c 	.word	0x030c030c
 800ab70:	010500f7 	.word	0x010500f7
 800ab74:	030c030c 	.word	0x030c030c
 800ab78:	030c030c 	.word	0x030c030c
 800ab7c:	030c030c 	.word	0x030c030c
 800ab80:	030c030c 	.word	0x030c030c
 800ab84:	030c030c 	.word	0x030c030c
 800ab88:	030c014b 	.word	0x030c014b
 800ab8c:	030c030c 	.word	0x030c030c
 800ab90:	030c0191 	.word	0x030c0191
 800ab94:	030c026f 	.word	0x030c026f
 800ab98:	028d030c 	.word	0x028d030c
 800ab9c:	030c030c 	.word	0x030c030c
 800aba0:	030c030c 	.word	0x030c030c
 800aba4:	030c030c 	.word	0x030c030c
 800aba8:	030c030c 	.word	0x030c030c
 800abac:	030c030c 	.word	0x030c030c
 800abb0:	010700f7 	.word	0x010700f7
 800abb4:	030c030c 	.word	0x030c030c
 800abb8:	00dd030c 	.word	0x00dd030c
 800abbc:	00f10107 	.word	0x00f10107
 800abc0:	00ea030c 	.word	0x00ea030c
 800abc4:	012e030c 	.word	0x012e030c
 800abc8:	0180014d 	.word	0x0180014d
 800abcc:	030c00f1 	.word	0x030c00f1
 800abd0:	00960191 	.word	0x00960191
 800abd4:	030c0271 	.word	0x030c0271
 800abd8:	0065030c 	.word	0x0065030c
 800abdc:	0096030c 	.word	0x0096030c
 800abe0:	4639      	mov	r1, r7
 800abe2:	4648      	mov	r0, r9
 800abe4:	aa0e      	add	r2, sp, #56	; 0x38
 800abe6:	f7ff fede 	bl	800a9a6 <__sprint_r>
 800abea:	2800      	cmp	r0, #0
 800abec:	f040 832f 	bne.w	800b24e <_vfiprintf_r+0x842>
 800abf0:	ae11      	add	r6, sp, #68	; 0x44
 800abf2:	e780      	b.n	800aaf6 <_vfiprintf_r+0xea>
 800abf4:	4a94      	ldr	r2, [pc, #592]	; (800ae48 <_vfiprintf_r+0x43c>)
 800abf6:	f01a 0f20 	tst.w	sl, #32
 800abfa:	9206      	str	r2, [sp, #24]
 800abfc:	f000 8224 	beq.w	800b048 <_vfiprintf_r+0x63c>
 800ac00:	3407      	adds	r4, #7
 800ac02:	f024 0b07 	bic.w	fp, r4, #7
 800ac06:	e8fb 4502 	ldrd	r4, r5, [fp], #8
 800ac0a:	f01a 0f01 	tst.w	sl, #1
 800ac0e:	d009      	beq.n	800ac24 <_vfiprintf_r+0x218>
 800ac10:	ea54 0205 	orrs.w	r2, r4, r5
 800ac14:	bf1f      	itttt	ne
 800ac16:	2230      	movne	r2, #48	; 0x30
 800ac18:	f88d 3035 	strbne.w	r3, [sp, #53]	; 0x35
 800ac1c:	f88d 2034 	strbne.w	r2, [sp, #52]	; 0x34
 800ac20:	f04a 0a02 	orrne.w	sl, sl, #2
 800ac24:	f42a 6a80 	bic.w	sl, sl, #1024	; 0x400
 800ac28:	e10b      	b.n	800ae42 <_vfiprintf_r+0x436>
 800ac2a:	4648      	mov	r0, r9
 800ac2c:	f7ff f82e 	bl	8009c8c <_localeconv_r>
 800ac30:	6843      	ldr	r3, [r0, #4]
 800ac32:	4618      	mov	r0, r3
 800ac34:	930a      	str	r3, [sp, #40]	; 0x28
 800ac36:	f7f5 fa8b 	bl	8000150 <strlen>
 800ac3a:	9008      	str	r0, [sp, #32]
 800ac3c:	4648      	mov	r0, r9
 800ac3e:	f7ff f825 	bl	8009c8c <_localeconv_r>
 800ac42:	6883      	ldr	r3, [r0, #8]
 800ac44:	9307      	str	r3, [sp, #28]
 800ac46:	9b08      	ldr	r3, [sp, #32]
 800ac48:	b12b      	cbz	r3, 800ac56 <_vfiprintf_r+0x24a>
 800ac4a:	9b07      	ldr	r3, [sp, #28]
 800ac4c:	b11b      	cbz	r3, 800ac56 <_vfiprintf_r+0x24a>
 800ac4e:	781b      	ldrb	r3, [r3, #0]
 800ac50:	b10b      	cbz	r3, 800ac56 <_vfiprintf_r+0x24a>
 800ac52:	f44a 6a80 	orr.w	sl, sl, #1024	; 0x400
 800ac56:	9a02      	ldr	r2, [sp, #8]
 800ac58:	e75d      	b.n	800ab16 <_vfiprintf_r+0x10a>
 800ac5a:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 800ac5e:	2b00      	cmp	r3, #0
 800ac60:	d1f9      	bne.n	800ac56 <_vfiprintf_r+0x24a>
 800ac62:	2320      	movs	r3, #32
 800ac64:	f88d 3033 	strb.w	r3, [sp, #51]	; 0x33
 800ac68:	e7f5      	b.n	800ac56 <_vfiprintf_r+0x24a>
 800ac6a:	f04a 0a01 	orr.w	sl, sl, #1
 800ac6e:	e7f2      	b.n	800ac56 <_vfiprintf_r+0x24a>
 800ac70:	f854 3b04 	ldr.w	r3, [r4], #4
 800ac74:	2b00      	cmp	r3, #0
 800ac76:	9304      	str	r3, [sp, #16]
 800ac78:	daed      	bge.n	800ac56 <_vfiprintf_r+0x24a>
 800ac7a:	425b      	negs	r3, r3
 800ac7c:	9304      	str	r3, [sp, #16]
 800ac7e:	f04a 0a04 	orr.w	sl, sl, #4
 800ac82:	e7e8      	b.n	800ac56 <_vfiprintf_r+0x24a>
 800ac84:	232b      	movs	r3, #43	; 0x2b
 800ac86:	e7ed      	b.n	800ac64 <_vfiprintf_r+0x258>
 800ac88:	9a02      	ldr	r2, [sp, #8]
 800ac8a:	f812 3b01 	ldrb.w	r3, [r2], #1
 800ac8e:	2b2a      	cmp	r3, #42	; 0x2a
 800ac90:	d112      	bne.n	800acb8 <_vfiprintf_r+0x2ac>
 800ac92:	f854 0b04 	ldr.w	r0, [r4], #4
 800ac96:	ea40 73e0 	orr.w	r3, r0, r0, asr #31
 800ac9a:	e9cd 3201 	strd	r3, r2, [sp, #4]
 800ac9e:	e7da      	b.n	800ac56 <_vfiprintf_r+0x24a>
 800aca0:	200a      	movs	r0, #10
 800aca2:	9b01      	ldr	r3, [sp, #4]
 800aca4:	fb00 1303 	mla	r3, r0, r3, r1
 800aca8:	9301      	str	r3, [sp, #4]
 800acaa:	f812 3b01 	ldrb.w	r3, [r2], #1
 800acae:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 800acb2:	2909      	cmp	r1, #9
 800acb4:	d9f4      	bls.n	800aca0 <_vfiprintf_r+0x294>
 800acb6:	e730      	b.n	800ab1a <_vfiprintf_r+0x10e>
 800acb8:	2100      	movs	r1, #0
 800acba:	9101      	str	r1, [sp, #4]
 800acbc:	e7f7      	b.n	800acae <_vfiprintf_r+0x2a2>
 800acbe:	f04a 0a80 	orr.w	sl, sl, #128	; 0x80
 800acc2:	e7c8      	b.n	800ac56 <_vfiprintf_r+0x24a>
 800acc4:	2100      	movs	r1, #0
 800acc6:	9a02      	ldr	r2, [sp, #8]
 800acc8:	9104      	str	r1, [sp, #16]
 800acca:	200a      	movs	r0, #10
 800accc:	9904      	ldr	r1, [sp, #16]
 800acce:	3b30      	subs	r3, #48	; 0x30
 800acd0:	fb00 3301 	mla	r3, r0, r1, r3
 800acd4:	9304      	str	r3, [sp, #16]
 800acd6:	f812 3b01 	ldrb.w	r3, [r2], #1
 800acda:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 800acde:	2909      	cmp	r1, #9
 800ace0:	d9f3      	bls.n	800acca <_vfiprintf_r+0x2be>
 800ace2:	e71a      	b.n	800ab1a <_vfiprintf_r+0x10e>
 800ace4:	9b02      	ldr	r3, [sp, #8]
 800ace6:	781b      	ldrb	r3, [r3, #0]
 800ace8:	2b68      	cmp	r3, #104	; 0x68
 800acea:	bf01      	itttt	eq
 800acec:	9b02      	ldreq	r3, [sp, #8]
 800acee:	f44a 7a00 	orreq.w	sl, sl, #512	; 0x200
 800acf2:	3301      	addeq	r3, #1
 800acf4:	9302      	streq	r3, [sp, #8]
 800acf6:	bf18      	it	ne
 800acf8:	f04a 0a40 	orrne.w	sl, sl, #64	; 0x40
 800acfc:	e7ab      	b.n	800ac56 <_vfiprintf_r+0x24a>
 800acfe:	9b02      	ldr	r3, [sp, #8]
 800ad00:	781b      	ldrb	r3, [r3, #0]
 800ad02:	2b6c      	cmp	r3, #108	; 0x6c
 800ad04:	d105      	bne.n	800ad12 <_vfiprintf_r+0x306>
 800ad06:	9b02      	ldr	r3, [sp, #8]
 800ad08:	3301      	adds	r3, #1
 800ad0a:	9302      	str	r3, [sp, #8]
 800ad0c:	f04a 0a20 	orr.w	sl, sl, #32
 800ad10:	e7a1      	b.n	800ac56 <_vfiprintf_r+0x24a>
 800ad12:	f04a 0a10 	orr.w	sl, sl, #16
 800ad16:	e79e      	b.n	800ac56 <_vfiprintf_r+0x24a>
 800ad18:	46a3      	mov	fp, r4
 800ad1a:	2100      	movs	r1, #0
 800ad1c:	f85b 3b04 	ldr.w	r3, [fp], #4
 800ad20:	f88d 1033 	strb.w	r1, [sp, #51]	; 0x33
 800ad24:	f88d 3084 	strb.w	r3, [sp, #132]	; 0x84
 800ad28:	2301      	movs	r3, #1
 800ad2a:	460d      	mov	r5, r1
 800ad2c:	9301      	str	r3, [sp, #4]
 800ad2e:	f10d 0884 	add.w	r8, sp, #132	; 0x84
 800ad32:	e0a0      	b.n	800ae76 <_vfiprintf_r+0x46a>
 800ad34:	f04a 0a10 	orr.w	sl, sl, #16
 800ad38:	f01a 0f20 	tst.w	sl, #32
 800ad3c:	d010      	beq.n	800ad60 <_vfiprintf_r+0x354>
 800ad3e:	3407      	adds	r4, #7
 800ad40:	f024 0b07 	bic.w	fp, r4, #7
 800ad44:	e8fb 4502 	ldrd	r4, r5, [fp], #8
 800ad48:	2c00      	cmp	r4, #0
 800ad4a:	f175 0300 	sbcs.w	r3, r5, #0
 800ad4e:	da05      	bge.n	800ad5c <_vfiprintf_r+0x350>
 800ad50:	232d      	movs	r3, #45	; 0x2d
 800ad52:	4264      	negs	r4, r4
 800ad54:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
 800ad58:	f88d 3033 	strb.w	r3, [sp, #51]	; 0x33
 800ad5c:	2301      	movs	r3, #1
 800ad5e:	e03f      	b.n	800ade0 <_vfiprintf_r+0x3d4>
 800ad60:	f01a 0f10 	tst.w	sl, #16
 800ad64:	f104 0b04 	add.w	fp, r4, #4
 800ad68:	d002      	beq.n	800ad70 <_vfiprintf_r+0x364>
 800ad6a:	6824      	ldr	r4, [r4, #0]
 800ad6c:	17e5      	asrs	r5, r4, #31
 800ad6e:	e7eb      	b.n	800ad48 <_vfiprintf_r+0x33c>
 800ad70:	f01a 0f40 	tst.w	sl, #64	; 0x40
 800ad74:	6824      	ldr	r4, [r4, #0]
 800ad76:	d001      	beq.n	800ad7c <_vfiprintf_r+0x370>
 800ad78:	b224      	sxth	r4, r4
 800ad7a:	e7f7      	b.n	800ad6c <_vfiprintf_r+0x360>
 800ad7c:	f41a 7f00 	tst.w	sl, #512	; 0x200
 800ad80:	bf18      	it	ne
 800ad82:	b264      	sxtbne	r4, r4
 800ad84:	e7f2      	b.n	800ad6c <_vfiprintf_r+0x360>
 800ad86:	f01a 0f20 	tst.w	sl, #32
 800ad8a:	f854 3b04 	ldr.w	r3, [r4], #4
 800ad8e:	d005      	beq.n	800ad9c <_vfiprintf_r+0x390>
 800ad90:	9a03      	ldr	r2, [sp, #12]
 800ad92:	4610      	mov	r0, r2
 800ad94:	17d1      	asrs	r1, r2, #31
 800ad96:	e9c3 0100 	strd	r0, r1, [r3]
 800ad9a:	e696      	b.n	800aaca <_vfiprintf_r+0xbe>
 800ad9c:	f01a 0f10 	tst.w	sl, #16
 800ada0:	d002      	beq.n	800ada8 <_vfiprintf_r+0x39c>
 800ada2:	9a03      	ldr	r2, [sp, #12]
 800ada4:	601a      	str	r2, [r3, #0]
 800ada6:	e690      	b.n	800aaca <_vfiprintf_r+0xbe>
 800ada8:	f01a 0f40 	tst.w	sl, #64	; 0x40
 800adac:	d002      	beq.n	800adb4 <_vfiprintf_r+0x3a8>
 800adae:	9a03      	ldr	r2, [sp, #12]
 800adb0:	801a      	strh	r2, [r3, #0]
 800adb2:	e68a      	b.n	800aaca <_vfiprintf_r+0xbe>
 800adb4:	f41a 7f00 	tst.w	sl, #512	; 0x200
 800adb8:	d0f3      	beq.n	800ada2 <_vfiprintf_r+0x396>
 800adba:	9a03      	ldr	r2, [sp, #12]
 800adbc:	701a      	strb	r2, [r3, #0]
 800adbe:	e684      	b.n	800aaca <_vfiprintf_r+0xbe>
 800adc0:	f04a 0a10 	orr.w	sl, sl, #16
 800adc4:	f01a 0f20 	tst.w	sl, #32
 800adc8:	d01d      	beq.n	800ae06 <_vfiprintf_r+0x3fa>
 800adca:	3407      	adds	r4, #7
 800adcc:	f024 0b07 	bic.w	fp, r4, #7
 800add0:	e8fb 4502 	ldrd	r4, r5, [fp], #8
 800add4:	2300      	movs	r3, #0
 800add6:	f42a 6a80 	bic.w	sl, sl, #1024	; 0x400
 800adda:	2200      	movs	r2, #0
 800addc:	f88d 2033 	strb.w	r2, [sp, #51]	; 0x33
 800ade0:	9a01      	ldr	r2, [sp, #4]
 800ade2:	3201      	adds	r2, #1
 800ade4:	f000 8261 	beq.w	800b2aa <_vfiprintf_r+0x89e>
 800ade8:	f02a 0280 	bic.w	r2, sl, #128	; 0x80
 800adec:	9205      	str	r2, [sp, #20]
 800adee:	ea54 0205 	orrs.w	r2, r4, r5
 800adf2:	f040 8260 	bne.w	800b2b6 <_vfiprintf_r+0x8aa>
 800adf6:	9a01      	ldr	r2, [sp, #4]
 800adf8:	2a00      	cmp	r2, #0
 800adfa:	f000 8197 	beq.w	800b12c <_vfiprintf_r+0x720>
 800adfe:	2b01      	cmp	r3, #1
 800ae00:	f040 825c 	bne.w	800b2bc <_vfiprintf_r+0x8b0>
 800ae04:	e136      	b.n	800b074 <_vfiprintf_r+0x668>
 800ae06:	f01a 0f10 	tst.w	sl, #16
 800ae0a:	f104 0b04 	add.w	fp, r4, #4
 800ae0e:	d001      	beq.n	800ae14 <_vfiprintf_r+0x408>
 800ae10:	6824      	ldr	r4, [r4, #0]
 800ae12:	e003      	b.n	800ae1c <_vfiprintf_r+0x410>
 800ae14:	f01a 0f40 	tst.w	sl, #64	; 0x40
 800ae18:	d002      	beq.n	800ae20 <_vfiprintf_r+0x414>
 800ae1a:	8824      	ldrh	r4, [r4, #0]
 800ae1c:	2500      	movs	r5, #0
 800ae1e:	e7d9      	b.n	800add4 <_vfiprintf_r+0x3c8>
 800ae20:	f41a 7f00 	tst.w	sl, #512	; 0x200
 800ae24:	d0f4      	beq.n	800ae10 <_vfiprintf_r+0x404>
 800ae26:	7824      	ldrb	r4, [r4, #0]
 800ae28:	e7f8      	b.n	800ae1c <_vfiprintf_r+0x410>
 800ae2a:	f647 0330 	movw	r3, #30768	; 0x7830
 800ae2e:	46a3      	mov	fp, r4
 800ae30:	2500      	movs	r5, #0
 800ae32:	f8ad 3034 	strh.w	r3, [sp, #52]	; 0x34
 800ae36:	4b04      	ldr	r3, [pc, #16]	; (800ae48 <_vfiprintf_r+0x43c>)
 800ae38:	f85b 4b04 	ldr.w	r4, [fp], #4
 800ae3c:	f04a 0a02 	orr.w	sl, sl, #2
 800ae40:	9306      	str	r3, [sp, #24]
 800ae42:	2302      	movs	r3, #2
 800ae44:	e7c9      	b.n	800adda <_vfiprintf_r+0x3ce>
 800ae46:	bf00      	nop
 800ae48:	0800bf98 	.word	0x0800bf98
 800ae4c:	46a3      	mov	fp, r4
 800ae4e:	2500      	movs	r5, #0
 800ae50:	9b01      	ldr	r3, [sp, #4]
 800ae52:	f85b 8b04 	ldr.w	r8, [fp], #4
 800ae56:	1c5c      	adds	r4, r3, #1
 800ae58:	f88d 5033 	strb.w	r5, [sp, #51]	; 0x33
 800ae5c:	f000 80cf 	beq.w	800affe <_vfiprintf_r+0x5f2>
 800ae60:	461a      	mov	r2, r3
 800ae62:	4629      	mov	r1, r5
 800ae64:	4640      	mov	r0, r8
 800ae66:	f7fe ff85 	bl	8009d74 <memchr>
 800ae6a:	2800      	cmp	r0, #0
 800ae6c:	f000 8173 	beq.w	800b156 <_vfiprintf_r+0x74a>
 800ae70:	eba0 0308 	sub.w	r3, r0, r8
 800ae74:	9301      	str	r3, [sp, #4]
 800ae76:	9b01      	ldr	r3, [sp, #4]
 800ae78:	42ab      	cmp	r3, r5
 800ae7a:	bfb8      	it	lt
 800ae7c:	462b      	movlt	r3, r5
 800ae7e:	9305      	str	r3, [sp, #20]
 800ae80:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 800ae84:	b113      	cbz	r3, 800ae8c <_vfiprintf_r+0x480>
 800ae86:	9b05      	ldr	r3, [sp, #20]
 800ae88:	3301      	adds	r3, #1
 800ae8a:	9305      	str	r3, [sp, #20]
 800ae8c:	f01a 0302 	ands.w	r3, sl, #2
 800ae90:	9309      	str	r3, [sp, #36]	; 0x24
 800ae92:	bf1e      	ittt	ne
 800ae94:	9b05      	ldrne	r3, [sp, #20]
 800ae96:	3302      	addne	r3, #2
 800ae98:	9305      	strne	r3, [sp, #20]
 800ae9a:	f01a 0384 	ands.w	r3, sl, #132	; 0x84
 800ae9e:	930b      	str	r3, [sp, #44]	; 0x2c
 800aea0:	d11f      	bne.n	800aee2 <_vfiprintf_r+0x4d6>
 800aea2:	e9dd 3204 	ldrd	r3, r2, [sp, #16]
 800aea6:	1a9c      	subs	r4, r3, r2
 800aea8:	2c00      	cmp	r4, #0
 800aeaa:	dd1a      	ble.n	800aee2 <_vfiprintf_r+0x4d6>
 800aeac:	e9dd 320f 	ldrd	r3, r2, [sp, #60]	; 0x3c
 800aeb0:	48b4      	ldr	r0, [pc, #720]	; (800b184 <_vfiprintf_r+0x778>)
 800aeb2:	2c10      	cmp	r4, #16
 800aeb4:	f103 0301 	add.w	r3, r3, #1
 800aeb8:	f106 0108 	add.w	r1, r6, #8
 800aebc:	6030      	str	r0, [r6, #0]
 800aebe:	f300 814c 	bgt.w	800b15a <_vfiprintf_r+0x74e>
 800aec2:	6074      	str	r4, [r6, #4]
 800aec4:	2b07      	cmp	r3, #7
 800aec6:	4414      	add	r4, r2
 800aec8:	e9cd 340f 	strd	r3, r4, [sp, #60]	; 0x3c
 800aecc:	f340 8157 	ble.w	800b17e <_vfiprintf_r+0x772>
 800aed0:	4639      	mov	r1, r7
 800aed2:	4648      	mov	r0, r9
 800aed4:	aa0e      	add	r2, sp, #56	; 0x38
 800aed6:	f7ff fd66 	bl	800a9a6 <__sprint_r>
 800aeda:	2800      	cmp	r0, #0
 800aedc:	f040 81b7 	bne.w	800b24e <_vfiprintf_r+0x842>
 800aee0:	ae11      	add	r6, sp, #68	; 0x44
 800aee2:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 800aee6:	b173      	cbz	r3, 800af06 <_vfiprintf_r+0x4fa>
 800aee8:	f10d 0233 	add.w	r2, sp, #51	; 0x33
 800aeec:	6032      	str	r2, [r6, #0]
 800aeee:	2201      	movs	r2, #1
 800aef0:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800aef2:	6072      	str	r2, [r6, #4]
 800aef4:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800aef6:	3301      	adds	r3, #1
 800aef8:	3201      	adds	r2, #1
 800aefa:	2b07      	cmp	r3, #7
 800aefc:	e9cd 320f 	strd	r3, r2, [sp, #60]	; 0x3c
 800af00:	f300 8146 	bgt.w	800b190 <_vfiprintf_r+0x784>
 800af04:	3608      	adds	r6, #8
 800af06:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800af08:	b16b      	cbz	r3, 800af26 <_vfiprintf_r+0x51a>
 800af0a:	aa0d      	add	r2, sp, #52	; 0x34
 800af0c:	6032      	str	r2, [r6, #0]
 800af0e:	2202      	movs	r2, #2
 800af10:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800af12:	6072      	str	r2, [r6, #4]
 800af14:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800af16:	3301      	adds	r3, #1
 800af18:	3202      	adds	r2, #2
 800af1a:	2b07      	cmp	r3, #7
 800af1c:	e9cd 320f 	strd	r3, r2, [sp, #60]	; 0x3c
 800af20:	f300 813f 	bgt.w	800b1a2 <_vfiprintf_r+0x796>
 800af24:	3608      	adds	r6, #8
 800af26:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800af28:	2b80      	cmp	r3, #128	; 0x80
 800af2a:	d11f      	bne.n	800af6c <_vfiprintf_r+0x560>
 800af2c:	e9dd 3204 	ldrd	r3, r2, [sp, #16]
 800af30:	1a9c      	subs	r4, r3, r2
 800af32:	2c00      	cmp	r4, #0
 800af34:	dd1a      	ble.n	800af6c <_vfiprintf_r+0x560>
 800af36:	e9dd 320f 	ldrd	r3, r2, [sp, #60]	; 0x3c
 800af3a:	4893      	ldr	r0, [pc, #588]	; (800b188 <_vfiprintf_r+0x77c>)
 800af3c:	2c10      	cmp	r4, #16
 800af3e:	f103 0301 	add.w	r3, r3, #1
 800af42:	f106 0108 	add.w	r1, r6, #8
 800af46:	6030      	str	r0, [r6, #0]
 800af48:	f300 8134 	bgt.w	800b1b4 <_vfiprintf_r+0x7a8>
 800af4c:	6074      	str	r4, [r6, #4]
 800af4e:	2b07      	cmp	r3, #7
 800af50:	4414      	add	r4, r2
 800af52:	e9cd 340f 	strd	r3, r4, [sp, #60]	; 0x3c
 800af56:	f340 813f 	ble.w	800b1d8 <_vfiprintf_r+0x7cc>
 800af5a:	4639      	mov	r1, r7
 800af5c:	4648      	mov	r0, r9
 800af5e:	aa0e      	add	r2, sp, #56	; 0x38
 800af60:	f7ff fd21 	bl	800a9a6 <__sprint_r>
 800af64:	2800      	cmp	r0, #0
 800af66:	f040 8172 	bne.w	800b24e <_vfiprintf_r+0x842>
 800af6a:	ae11      	add	r6, sp, #68	; 0x44
 800af6c:	9b01      	ldr	r3, [sp, #4]
 800af6e:	1aec      	subs	r4, r5, r3
 800af70:	2c00      	cmp	r4, #0
 800af72:	dd1a      	ble.n	800afaa <_vfiprintf_r+0x59e>
 800af74:	4d84      	ldr	r5, [pc, #528]	; (800b188 <_vfiprintf_r+0x77c>)
 800af76:	2c10      	cmp	r4, #16
 800af78:	e9dd 310f 	ldrd	r3, r1, [sp, #60]	; 0x3c
 800af7c:	f106 0208 	add.w	r2, r6, #8
 800af80:	f103 0301 	add.w	r3, r3, #1
 800af84:	6035      	str	r5, [r6, #0]
 800af86:	f300 8129 	bgt.w	800b1dc <_vfiprintf_r+0x7d0>
 800af8a:	6074      	str	r4, [r6, #4]
 800af8c:	2b07      	cmp	r3, #7
 800af8e:	440c      	add	r4, r1
 800af90:	e9cd 340f 	strd	r3, r4, [sp, #60]	; 0x3c
 800af94:	f340 8133 	ble.w	800b1fe <_vfiprintf_r+0x7f2>
 800af98:	4639      	mov	r1, r7
 800af9a:	4648      	mov	r0, r9
 800af9c:	aa0e      	add	r2, sp, #56	; 0x38
 800af9e:	f7ff fd02 	bl	800a9a6 <__sprint_r>
 800afa2:	2800      	cmp	r0, #0
 800afa4:	f040 8153 	bne.w	800b24e <_vfiprintf_r+0x842>
 800afa8:	ae11      	add	r6, sp, #68	; 0x44
 800afaa:	9b01      	ldr	r3, [sp, #4]
 800afac:	9810      	ldr	r0, [sp, #64]	; 0x40
 800afae:	6073      	str	r3, [r6, #4]
 800afb0:	4418      	add	r0, r3
 800afb2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800afb4:	f8c6 8000 	str.w	r8, [r6]
 800afb8:	3301      	adds	r3, #1
 800afba:	2b07      	cmp	r3, #7
 800afbc:	9010      	str	r0, [sp, #64]	; 0x40
 800afbe:	930f      	str	r3, [sp, #60]	; 0x3c
 800afc0:	f300 811f 	bgt.w	800b202 <_vfiprintf_r+0x7f6>
 800afc4:	f106 0308 	add.w	r3, r6, #8
 800afc8:	f01a 0f04 	tst.w	sl, #4
 800afcc:	f040 8121 	bne.w	800b212 <_vfiprintf_r+0x806>
 800afd0:	e9dd 3203 	ldrd	r3, r2, [sp, #12]
 800afd4:	9905      	ldr	r1, [sp, #20]
 800afd6:	428a      	cmp	r2, r1
 800afd8:	bfac      	ite	ge
 800afda:	189b      	addge	r3, r3, r2
 800afdc:	185b      	addlt	r3, r3, r1
 800afde:	9303      	str	r3, [sp, #12]
 800afe0:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800afe2:	b13b      	cbz	r3, 800aff4 <_vfiprintf_r+0x5e8>
 800afe4:	4639      	mov	r1, r7
 800afe6:	4648      	mov	r0, r9
 800afe8:	aa0e      	add	r2, sp, #56	; 0x38
 800afea:	f7ff fcdc 	bl	800a9a6 <__sprint_r>
 800afee:	2800      	cmp	r0, #0
 800aff0:	f040 812d 	bne.w	800b24e <_vfiprintf_r+0x842>
 800aff4:	2300      	movs	r3, #0
 800aff6:	465c      	mov	r4, fp
 800aff8:	930f      	str	r3, [sp, #60]	; 0x3c
 800affa:	ae11      	add	r6, sp, #68	; 0x44
 800affc:	e565      	b.n	800aaca <_vfiprintf_r+0xbe>
 800affe:	4640      	mov	r0, r8
 800b000:	f7f5 f8a6 	bl	8000150 <strlen>
 800b004:	9001      	str	r0, [sp, #4]
 800b006:	e736      	b.n	800ae76 <_vfiprintf_r+0x46a>
 800b008:	f04a 0a10 	orr.w	sl, sl, #16
 800b00c:	f01a 0f20 	tst.w	sl, #32
 800b010:	d006      	beq.n	800b020 <_vfiprintf_r+0x614>
 800b012:	3407      	adds	r4, #7
 800b014:	f024 0b07 	bic.w	fp, r4, #7
 800b018:	e8fb 4502 	ldrd	r4, r5, [fp], #8
 800b01c:	2301      	movs	r3, #1
 800b01e:	e6dc      	b.n	800adda <_vfiprintf_r+0x3ce>
 800b020:	f01a 0f10 	tst.w	sl, #16
 800b024:	f104 0b04 	add.w	fp, r4, #4
 800b028:	d001      	beq.n	800b02e <_vfiprintf_r+0x622>
 800b02a:	6824      	ldr	r4, [r4, #0]
 800b02c:	e003      	b.n	800b036 <_vfiprintf_r+0x62a>
 800b02e:	f01a 0f40 	tst.w	sl, #64	; 0x40
 800b032:	d002      	beq.n	800b03a <_vfiprintf_r+0x62e>
 800b034:	8824      	ldrh	r4, [r4, #0]
 800b036:	2500      	movs	r5, #0
 800b038:	e7f0      	b.n	800b01c <_vfiprintf_r+0x610>
 800b03a:	f41a 7f00 	tst.w	sl, #512	; 0x200
 800b03e:	d0f4      	beq.n	800b02a <_vfiprintf_r+0x61e>
 800b040:	7824      	ldrb	r4, [r4, #0]
 800b042:	e7f8      	b.n	800b036 <_vfiprintf_r+0x62a>
 800b044:	4a51      	ldr	r2, [pc, #324]	; (800b18c <_vfiprintf_r+0x780>)
 800b046:	e5d6      	b.n	800abf6 <_vfiprintf_r+0x1ea>
 800b048:	f01a 0f10 	tst.w	sl, #16
 800b04c:	f104 0b04 	add.w	fp, r4, #4
 800b050:	d001      	beq.n	800b056 <_vfiprintf_r+0x64a>
 800b052:	6824      	ldr	r4, [r4, #0]
 800b054:	e003      	b.n	800b05e <_vfiprintf_r+0x652>
 800b056:	f01a 0f40 	tst.w	sl, #64	; 0x40
 800b05a:	d002      	beq.n	800b062 <_vfiprintf_r+0x656>
 800b05c:	8824      	ldrh	r4, [r4, #0]
 800b05e:	2500      	movs	r5, #0
 800b060:	e5d3      	b.n	800ac0a <_vfiprintf_r+0x1fe>
 800b062:	f41a 7f00 	tst.w	sl, #512	; 0x200
 800b066:	d0f4      	beq.n	800b052 <_vfiprintf_r+0x646>
 800b068:	7824      	ldrb	r4, [r4, #0]
 800b06a:	e7f8      	b.n	800b05e <_vfiprintf_r+0x652>
 800b06c:	2d00      	cmp	r5, #0
 800b06e:	bf08      	it	eq
 800b070:	2c0a      	cmpeq	r4, #10
 800b072:	d205      	bcs.n	800b080 <_vfiprintf_r+0x674>
 800b074:	3430      	adds	r4, #48	; 0x30
 800b076:	f88d 40e7 	strb.w	r4, [sp, #231]	; 0xe7
 800b07a:	f10d 08e7 	add.w	r8, sp, #231	; 0xe7
 800b07e:	e13b      	b.n	800b2f8 <_vfiprintf_r+0x8ec>
 800b080:	f04f 0a00 	mov.w	sl, #0
 800b084:	ab3a      	add	r3, sp, #232	; 0xe8
 800b086:	9309      	str	r3, [sp, #36]	; 0x24
 800b088:	9b05      	ldr	r3, [sp, #20]
 800b08a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800b08e:	930b      	str	r3, [sp, #44]	; 0x2c
 800b090:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b092:	220a      	movs	r2, #10
 800b094:	4620      	mov	r0, r4
 800b096:	4629      	mov	r1, r5
 800b098:	f103 38ff 	add.w	r8, r3, #4294967295
 800b09c:	2300      	movs	r3, #0
 800b09e:	f7f5 fd43 	bl	8000b28 <__aeabi_uldivmod>
 800b0a2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b0a4:	3230      	adds	r2, #48	; 0x30
 800b0a6:	f803 2c01 	strb.w	r2, [r3, #-1]
 800b0aa:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b0ac:	f10a 0a01 	add.w	sl, sl, #1
 800b0b0:	b1d3      	cbz	r3, 800b0e8 <_vfiprintf_r+0x6dc>
 800b0b2:	9b07      	ldr	r3, [sp, #28]
 800b0b4:	781b      	ldrb	r3, [r3, #0]
 800b0b6:	4553      	cmp	r3, sl
 800b0b8:	d116      	bne.n	800b0e8 <_vfiprintf_r+0x6dc>
 800b0ba:	f1ba 0fff 	cmp.w	sl, #255	; 0xff
 800b0be:	d013      	beq.n	800b0e8 <_vfiprintf_r+0x6dc>
 800b0c0:	2d00      	cmp	r5, #0
 800b0c2:	bf08      	it	eq
 800b0c4:	2c0a      	cmpeq	r4, #10
 800b0c6:	d30f      	bcc.n	800b0e8 <_vfiprintf_r+0x6dc>
 800b0c8:	9b08      	ldr	r3, [sp, #32]
 800b0ca:	990a      	ldr	r1, [sp, #40]	; 0x28
 800b0cc:	eba8 0803 	sub.w	r8, r8, r3
 800b0d0:	461a      	mov	r2, r3
 800b0d2:	4640      	mov	r0, r8
 800b0d4:	f7ff fbd9 	bl	800a88a <strncpy>
 800b0d8:	9b07      	ldr	r3, [sp, #28]
 800b0da:	785b      	ldrb	r3, [r3, #1]
 800b0dc:	b1a3      	cbz	r3, 800b108 <_vfiprintf_r+0x6fc>
 800b0de:	f04f 0a00 	mov.w	sl, #0
 800b0e2:	9b07      	ldr	r3, [sp, #28]
 800b0e4:	3301      	adds	r3, #1
 800b0e6:	9307      	str	r3, [sp, #28]
 800b0e8:	220a      	movs	r2, #10
 800b0ea:	2300      	movs	r3, #0
 800b0ec:	4620      	mov	r0, r4
 800b0ee:	4629      	mov	r1, r5
 800b0f0:	f7f5 fd1a 	bl	8000b28 <__aeabi_uldivmod>
 800b0f4:	2d00      	cmp	r5, #0
 800b0f6:	bf08      	it	eq
 800b0f8:	2c0a      	cmpeq	r4, #10
 800b0fa:	f0c0 80fd 	bcc.w	800b2f8 <_vfiprintf_r+0x8ec>
 800b0fe:	4604      	mov	r4, r0
 800b100:	460d      	mov	r5, r1
 800b102:	f8cd 8024 	str.w	r8, [sp, #36]	; 0x24
 800b106:	e7c3      	b.n	800b090 <_vfiprintf_r+0x684>
 800b108:	469a      	mov	sl, r3
 800b10a:	e7ed      	b.n	800b0e8 <_vfiprintf_r+0x6dc>
 800b10c:	9a06      	ldr	r2, [sp, #24]
 800b10e:	f004 030f 	and.w	r3, r4, #15
 800b112:	5cd3      	ldrb	r3, [r2, r3]
 800b114:	092a      	lsrs	r2, r5, #4
 800b116:	f808 3d01 	strb.w	r3, [r8, #-1]!
 800b11a:	0923      	lsrs	r3, r4, #4
 800b11c:	ea43 7305 	orr.w	r3, r3, r5, lsl #28
 800b120:	461c      	mov	r4, r3
 800b122:	4615      	mov	r5, r2
 800b124:	ea54 0305 	orrs.w	r3, r4, r5
 800b128:	d1f0      	bne.n	800b10c <_vfiprintf_r+0x700>
 800b12a:	e0e5      	b.n	800b2f8 <_vfiprintf_r+0x8ec>
 800b12c:	b933      	cbnz	r3, 800b13c <_vfiprintf_r+0x730>
 800b12e:	f01a 0f01 	tst.w	sl, #1
 800b132:	d003      	beq.n	800b13c <_vfiprintf_r+0x730>
 800b134:	2330      	movs	r3, #48	; 0x30
 800b136:	f88d 30e7 	strb.w	r3, [sp, #231]	; 0xe7
 800b13a:	e79e      	b.n	800b07a <_vfiprintf_r+0x66e>
 800b13c:	f10d 08e8 	add.w	r8, sp, #232	; 0xe8
 800b140:	e0da      	b.n	800b2f8 <_vfiprintf_r+0x8ec>
 800b142:	2b00      	cmp	r3, #0
 800b144:	f000 80a4 	beq.w	800b290 <_vfiprintf_r+0x884>
 800b148:	2100      	movs	r1, #0
 800b14a:	46a3      	mov	fp, r4
 800b14c:	f88d 3084 	strb.w	r3, [sp, #132]	; 0x84
 800b150:	f88d 1033 	strb.w	r1, [sp, #51]	; 0x33
 800b154:	e5e8      	b.n	800ad28 <_vfiprintf_r+0x31c>
 800b156:	4605      	mov	r5, r0
 800b158:	e68d      	b.n	800ae76 <_vfiprintf_r+0x46a>
 800b15a:	2010      	movs	r0, #16
 800b15c:	2b07      	cmp	r3, #7
 800b15e:	4402      	add	r2, r0
 800b160:	e9cd 320f 	strd	r3, r2, [sp, #60]	; 0x3c
 800b164:	6070      	str	r0, [r6, #4]
 800b166:	dd07      	ble.n	800b178 <_vfiprintf_r+0x76c>
 800b168:	4639      	mov	r1, r7
 800b16a:	4648      	mov	r0, r9
 800b16c:	aa0e      	add	r2, sp, #56	; 0x38
 800b16e:	f7ff fc1a 	bl	800a9a6 <__sprint_r>
 800b172:	2800      	cmp	r0, #0
 800b174:	d16b      	bne.n	800b24e <_vfiprintf_r+0x842>
 800b176:	a911      	add	r1, sp, #68	; 0x44
 800b178:	460e      	mov	r6, r1
 800b17a:	3c10      	subs	r4, #16
 800b17c:	e696      	b.n	800aeac <_vfiprintf_r+0x4a0>
 800b17e:	460e      	mov	r6, r1
 800b180:	e6af      	b.n	800aee2 <_vfiprintf_r+0x4d6>
 800b182:	bf00      	nop
 800b184:	0800c1dc 	.word	0x0800c1dc
 800b188:	0800c1ec 	.word	0x0800c1ec
 800b18c:	0800bfa9 	.word	0x0800bfa9
 800b190:	4639      	mov	r1, r7
 800b192:	4648      	mov	r0, r9
 800b194:	aa0e      	add	r2, sp, #56	; 0x38
 800b196:	f7ff fc06 	bl	800a9a6 <__sprint_r>
 800b19a:	2800      	cmp	r0, #0
 800b19c:	d157      	bne.n	800b24e <_vfiprintf_r+0x842>
 800b19e:	ae11      	add	r6, sp, #68	; 0x44
 800b1a0:	e6b1      	b.n	800af06 <_vfiprintf_r+0x4fa>
 800b1a2:	4639      	mov	r1, r7
 800b1a4:	4648      	mov	r0, r9
 800b1a6:	aa0e      	add	r2, sp, #56	; 0x38
 800b1a8:	f7ff fbfd 	bl	800a9a6 <__sprint_r>
 800b1ac:	2800      	cmp	r0, #0
 800b1ae:	d14e      	bne.n	800b24e <_vfiprintf_r+0x842>
 800b1b0:	ae11      	add	r6, sp, #68	; 0x44
 800b1b2:	e6b8      	b.n	800af26 <_vfiprintf_r+0x51a>
 800b1b4:	2010      	movs	r0, #16
 800b1b6:	2b07      	cmp	r3, #7
 800b1b8:	4402      	add	r2, r0
 800b1ba:	e9cd 320f 	strd	r3, r2, [sp, #60]	; 0x3c
 800b1be:	6070      	str	r0, [r6, #4]
 800b1c0:	dd07      	ble.n	800b1d2 <_vfiprintf_r+0x7c6>
 800b1c2:	4639      	mov	r1, r7
 800b1c4:	4648      	mov	r0, r9
 800b1c6:	aa0e      	add	r2, sp, #56	; 0x38
 800b1c8:	f7ff fbed 	bl	800a9a6 <__sprint_r>
 800b1cc:	2800      	cmp	r0, #0
 800b1ce:	d13e      	bne.n	800b24e <_vfiprintf_r+0x842>
 800b1d0:	a911      	add	r1, sp, #68	; 0x44
 800b1d2:	460e      	mov	r6, r1
 800b1d4:	3c10      	subs	r4, #16
 800b1d6:	e6ae      	b.n	800af36 <_vfiprintf_r+0x52a>
 800b1d8:	460e      	mov	r6, r1
 800b1da:	e6c7      	b.n	800af6c <_vfiprintf_r+0x560>
 800b1dc:	2010      	movs	r0, #16
 800b1de:	2b07      	cmp	r3, #7
 800b1e0:	4401      	add	r1, r0
 800b1e2:	e9cd 310f 	strd	r3, r1, [sp, #60]	; 0x3c
 800b1e6:	6070      	str	r0, [r6, #4]
 800b1e8:	dd06      	ble.n	800b1f8 <_vfiprintf_r+0x7ec>
 800b1ea:	4639      	mov	r1, r7
 800b1ec:	4648      	mov	r0, r9
 800b1ee:	aa0e      	add	r2, sp, #56	; 0x38
 800b1f0:	f7ff fbd9 	bl	800a9a6 <__sprint_r>
 800b1f4:	bb58      	cbnz	r0, 800b24e <_vfiprintf_r+0x842>
 800b1f6:	aa11      	add	r2, sp, #68	; 0x44
 800b1f8:	4616      	mov	r6, r2
 800b1fa:	3c10      	subs	r4, #16
 800b1fc:	e6bb      	b.n	800af76 <_vfiprintf_r+0x56a>
 800b1fe:	4616      	mov	r6, r2
 800b200:	e6d3      	b.n	800afaa <_vfiprintf_r+0x59e>
 800b202:	4639      	mov	r1, r7
 800b204:	4648      	mov	r0, r9
 800b206:	aa0e      	add	r2, sp, #56	; 0x38
 800b208:	f7ff fbcd 	bl	800a9a6 <__sprint_r>
 800b20c:	b9f8      	cbnz	r0, 800b24e <_vfiprintf_r+0x842>
 800b20e:	ab11      	add	r3, sp, #68	; 0x44
 800b210:	e6da      	b.n	800afc8 <_vfiprintf_r+0x5bc>
 800b212:	e9dd 2104 	ldrd	r2, r1, [sp, #16]
 800b216:	1a54      	subs	r4, r2, r1
 800b218:	2c00      	cmp	r4, #0
 800b21a:	f77f aed9 	ble.w	800afd0 <_vfiprintf_r+0x5c4>
 800b21e:	2610      	movs	r6, #16
 800b220:	4d39      	ldr	r5, [pc, #228]	; (800b308 <_vfiprintf_r+0x8fc>)
 800b222:	2c10      	cmp	r4, #16
 800b224:	e9dd 210f 	ldrd	r2, r1, [sp, #60]	; 0x3c
 800b228:	601d      	str	r5, [r3, #0]
 800b22a:	f102 0201 	add.w	r2, r2, #1
 800b22e:	dc1d      	bgt.n	800b26c <_vfiprintf_r+0x860>
 800b230:	605c      	str	r4, [r3, #4]
 800b232:	2a07      	cmp	r2, #7
 800b234:	440c      	add	r4, r1
 800b236:	e9cd 240f 	strd	r2, r4, [sp, #60]	; 0x3c
 800b23a:	f77f aec9 	ble.w	800afd0 <_vfiprintf_r+0x5c4>
 800b23e:	4639      	mov	r1, r7
 800b240:	4648      	mov	r0, r9
 800b242:	aa0e      	add	r2, sp, #56	; 0x38
 800b244:	f7ff fbaf 	bl	800a9a6 <__sprint_r>
 800b248:	2800      	cmp	r0, #0
 800b24a:	f43f aec1 	beq.w	800afd0 <_vfiprintf_r+0x5c4>
 800b24e:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800b250:	07d9      	lsls	r1, r3, #31
 800b252:	d405      	bmi.n	800b260 <_vfiprintf_r+0x854>
 800b254:	89bb      	ldrh	r3, [r7, #12]
 800b256:	059a      	lsls	r2, r3, #22
 800b258:	d402      	bmi.n	800b260 <_vfiprintf_r+0x854>
 800b25a:	6db8      	ldr	r0, [r7, #88]	; 0x58
 800b25c:	f7fe fd1d 	bl	8009c9a <__retarget_lock_release_recursive>
 800b260:	89bb      	ldrh	r3, [r7, #12]
 800b262:	065b      	lsls	r3, r3, #25
 800b264:	f57f ac03 	bpl.w	800aa6e <_vfiprintf_r+0x62>
 800b268:	f7ff bbfe 	b.w	800aa68 <_vfiprintf_r+0x5c>
 800b26c:	3110      	adds	r1, #16
 800b26e:	2a07      	cmp	r2, #7
 800b270:	e9cd 210f 	strd	r2, r1, [sp, #60]	; 0x3c
 800b274:	605e      	str	r6, [r3, #4]
 800b276:	dc02      	bgt.n	800b27e <_vfiprintf_r+0x872>
 800b278:	3308      	adds	r3, #8
 800b27a:	3c10      	subs	r4, #16
 800b27c:	e7d1      	b.n	800b222 <_vfiprintf_r+0x816>
 800b27e:	4639      	mov	r1, r7
 800b280:	4648      	mov	r0, r9
 800b282:	aa0e      	add	r2, sp, #56	; 0x38
 800b284:	f7ff fb8f 	bl	800a9a6 <__sprint_r>
 800b288:	2800      	cmp	r0, #0
 800b28a:	d1e0      	bne.n	800b24e <_vfiprintf_r+0x842>
 800b28c:	ab11      	add	r3, sp, #68	; 0x44
 800b28e:	e7f4      	b.n	800b27a <_vfiprintf_r+0x86e>
 800b290:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800b292:	b913      	cbnz	r3, 800b29a <_vfiprintf_r+0x88e>
 800b294:	2300      	movs	r3, #0
 800b296:	930f      	str	r3, [sp, #60]	; 0x3c
 800b298:	e7d9      	b.n	800b24e <_vfiprintf_r+0x842>
 800b29a:	4639      	mov	r1, r7
 800b29c:	4648      	mov	r0, r9
 800b29e:	aa0e      	add	r2, sp, #56	; 0x38
 800b2a0:	f7ff fb81 	bl	800a9a6 <__sprint_r>
 800b2a4:	2800      	cmp	r0, #0
 800b2a6:	d0f5      	beq.n	800b294 <_vfiprintf_r+0x888>
 800b2a8:	e7d1      	b.n	800b24e <_vfiprintf_r+0x842>
 800b2aa:	ea54 0205 	orrs.w	r2, r4, r5
 800b2ae:	f8cd a014 	str.w	sl, [sp, #20]
 800b2b2:	f43f ada4 	beq.w	800adfe <_vfiprintf_r+0x3f2>
 800b2b6:	2b01      	cmp	r3, #1
 800b2b8:	f43f aed8 	beq.w	800b06c <_vfiprintf_r+0x660>
 800b2bc:	2b02      	cmp	r3, #2
 800b2be:	f10d 08e8 	add.w	r8, sp, #232	; 0xe8
 800b2c2:	f43f af23 	beq.w	800b10c <_vfiprintf_r+0x700>
 800b2c6:	08e2      	lsrs	r2, r4, #3
 800b2c8:	ea42 7245 	orr.w	r2, r2, r5, lsl #29
 800b2cc:	08e8      	lsrs	r0, r5, #3
 800b2ce:	f004 0307 	and.w	r3, r4, #7
 800b2d2:	4605      	mov	r5, r0
 800b2d4:	4614      	mov	r4, r2
 800b2d6:	3330      	adds	r3, #48	; 0x30
 800b2d8:	ea54 0205 	orrs.w	r2, r4, r5
 800b2dc:	4641      	mov	r1, r8
 800b2de:	f808 3d01 	strb.w	r3, [r8, #-1]!
 800b2e2:	d1f0      	bne.n	800b2c6 <_vfiprintf_r+0x8ba>
 800b2e4:	9a05      	ldr	r2, [sp, #20]
 800b2e6:	07d0      	lsls	r0, r2, #31
 800b2e8:	d506      	bpl.n	800b2f8 <_vfiprintf_r+0x8ec>
 800b2ea:	2b30      	cmp	r3, #48	; 0x30
 800b2ec:	d004      	beq.n	800b2f8 <_vfiprintf_r+0x8ec>
 800b2ee:	2330      	movs	r3, #48	; 0x30
 800b2f0:	f808 3c01 	strb.w	r3, [r8, #-1]
 800b2f4:	f1a1 0802 	sub.w	r8, r1, #2
 800b2f8:	ab3a      	add	r3, sp, #232	; 0xe8
 800b2fa:	eba3 0308 	sub.w	r3, r3, r8
 800b2fe:	9d01      	ldr	r5, [sp, #4]
 800b300:	f8dd a014 	ldr.w	sl, [sp, #20]
 800b304:	9301      	str	r3, [sp, #4]
 800b306:	e5b6      	b.n	800ae76 <_vfiprintf_r+0x46a>
 800b308:	0800c1dc 	.word	0x0800c1dc

0800b30c <__sbprintf>:
 800b30c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b30e:	461f      	mov	r7, r3
 800b310:	898b      	ldrh	r3, [r1, #12]
 800b312:	f2ad 4d6c 	subw	sp, sp, #1132	; 0x46c
 800b316:	f023 0302 	bic.w	r3, r3, #2
 800b31a:	f8ad 300c 	strh.w	r3, [sp, #12]
 800b31e:	6e4b      	ldr	r3, [r1, #100]	; 0x64
 800b320:	4615      	mov	r5, r2
 800b322:	9319      	str	r3, [sp, #100]	; 0x64
 800b324:	89cb      	ldrh	r3, [r1, #14]
 800b326:	4606      	mov	r6, r0
 800b328:	f8ad 300e 	strh.w	r3, [sp, #14]
 800b32c:	69cb      	ldr	r3, [r1, #28]
 800b32e:	a816      	add	r0, sp, #88	; 0x58
 800b330:	9307      	str	r3, [sp, #28]
 800b332:	6a4b      	ldr	r3, [r1, #36]	; 0x24
 800b334:	460c      	mov	r4, r1
 800b336:	9309      	str	r3, [sp, #36]	; 0x24
 800b338:	ab1a      	add	r3, sp, #104	; 0x68
 800b33a:	9300      	str	r3, [sp, #0]
 800b33c:	9304      	str	r3, [sp, #16]
 800b33e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b342:	9302      	str	r3, [sp, #8]
 800b344:	9305      	str	r3, [sp, #20]
 800b346:	2300      	movs	r3, #0
 800b348:	9306      	str	r3, [sp, #24]
 800b34a:	f7fe fca3 	bl	8009c94 <__retarget_lock_init_recursive>
 800b34e:	462a      	mov	r2, r5
 800b350:	463b      	mov	r3, r7
 800b352:	4669      	mov	r1, sp
 800b354:	4630      	mov	r0, r6
 800b356:	f7ff fb59 	bl	800aa0c <_vfiprintf_r>
 800b35a:	1e05      	subs	r5, r0, #0
 800b35c:	db07      	blt.n	800b36e <__sbprintf+0x62>
 800b35e:	4669      	mov	r1, sp
 800b360:	4630      	mov	r0, r6
 800b362:	f7fe f96d 	bl	8009640 <_fflush_r>
 800b366:	2800      	cmp	r0, #0
 800b368:	bf18      	it	ne
 800b36a:	f04f 35ff 	movne.w	r5, #4294967295
 800b36e:	f8bd 300c 	ldrh.w	r3, [sp, #12]
 800b372:	9816      	ldr	r0, [sp, #88]	; 0x58
 800b374:	065b      	lsls	r3, r3, #25
 800b376:	bf42      	ittt	mi
 800b378:	89a3      	ldrhmi	r3, [r4, #12]
 800b37a:	f043 0340 	orrmi.w	r3, r3, #64	; 0x40
 800b37e:	81a3      	strhmi	r3, [r4, #12]
 800b380:	f7fe fc89 	bl	8009c96 <__retarget_lock_close_recursive>
 800b384:	4628      	mov	r0, r5
 800b386:	f20d 4d6c 	addw	sp, sp, #1132	; 0x46c
 800b38a:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800b38c <__swbuf_r>:
 800b38c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b38e:	460e      	mov	r6, r1
 800b390:	4614      	mov	r4, r2
 800b392:	4605      	mov	r5, r0
 800b394:	b118      	cbz	r0, 800b39e <__swbuf_r+0x12>
 800b396:	6b83      	ldr	r3, [r0, #56]	; 0x38
 800b398:	b90b      	cbnz	r3, 800b39e <__swbuf_r+0x12>
 800b39a:	f7fe f9bd 	bl	8009718 <__sinit>
 800b39e:	69a3      	ldr	r3, [r4, #24]
 800b3a0:	60a3      	str	r3, [r4, #8]
 800b3a2:	89a3      	ldrh	r3, [r4, #12]
 800b3a4:	0719      	lsls	r1, r3, #28
 800b3a6:	d529      	bpl.n	800b3fc <__swbuf_r+0x70>
 800b3a8:	6923      	ldr	r3, [r4, #16]
 800b3aa:	b33b      	cbz	r3, 800b3fc <__swbuf_r+0x70>
 800b3ac:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b3b0:	b2f6      	uxtb	r6, r6
 800b3b2:	049a      	lsls	r2, r3, #18
 800b3b4:	4637      	mov	r7, r6
 800b3b6:	d52a      	bpl.n	800b40e <__swbuf_r+0x82>
 800b3b8:	6823      	ldr	r3, [r4, #0]
 800b3ba:	6920      	ldr	r0, [r4, #16]
 800b3bc:	1a18      	subs	r0, r3, r0
 800b3be:	6963      	ldr	r3, [r4, #20]
 800b3c0:	4283      	cmp	r3, r0
 800b3c2:	dc04      	bgt.n	800b3ce <__swbuf_r+0x42>
 800b3c4:	4621      	mov	r1, r4
 800b3c6:	4628      	mov	r0, r5
 800b3c8:	f7fe f93a 	bl	8009640 <_fflush_r>
 800b3cc:	b9e0      	cbnz	r0, 800b408 <__swbuf_r+0x7c>
 800b3ce:	68a3      	ldr	r3, [r4, #8]
 800b3d0:	3001      	adds	r0, #1
 800b3d2:	3b01      	subs	r3, #1
 800b3d4:	60a3      	str	r3, [r4, #8]
 800b3d6:	6823      	ldr	r3, [r4, #0]
 800b3d8:	1c5a      	adds	r2, r3, #1
 800b3da:	6022      	str	r2, [r4, #0]
 800b3dc:	701e      	strb	r6, [r3, #0]
 800b3de:	6963      	ldr	r3, [r4, #20]
 800b3e0:	4283      	cmp	r3, r0
 800b3e2:	d004      	beq.n	800b3ee <__swbuf_r+0x62>
 800b3e4:	89a3      	ldrh	r3, [r4, #12]
 800b3e6:	07db      	lsls	r3, r3, #31
 800b3e8:	d506      	bpl.n	800b3f8 <__swbuf_r+0x6c>
 800b3ea:	2e0a      	cmp	r6, #10
 800b3ec:	d104      	bne.n	800b3f8 <__swbuf_r+0x6c>
 800b3ee:	4621      	mov	r1, r4
 800b3f0:	4628      	mov	r0, r5
 800b3f2:	f7fe f925 	bl	8009640 <_fflush_r>
 800b3f6:	b938      	cbnz	r0, 800b408 <__swbuf_r+0x7c>
 800b3f8:	4638      	mov	r0, r7
 800b3fa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b3fc:	4621      	mov	r1, r4
 800b3fe:	4628      	mov	r0, r5
 800b400:	f7fd f9dc 	bl	80087bc <__swsetup_r>
 800b404:	2800      	cmp	r0, #0
 800b406:	d0d1      	beq.n	800b3ac <__swbuf_r+0x20>
 800b408:	f04f 37ff 	mov.w	r7, #4294967295
 800b40c:	e7f4      	b.n	800b3f8 <__swbuf_r+0x6c>
 800b40e:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800b412:	81a3      	strh	r3, [r4, #12]
 800b414:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800b416:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800b41a:	6663      	str	r3, [r4, #100]	; 0x64
 800b41c:	e7cc      	b.n	800b3b8 <__swbuf_r+0x2c>
	...

0800b420 <_write_r>:
 800b420:	b538      	push	{r3, r4, r5, lr}
 800b422:	4604      	mov	r4, r0
 800b424:	4608      	mov	r0, r1
 800b426:	4611      	mov	r1, r2
 800b428:	2200      	movs	r2, #0
 800b42a:	4d05      	ldr	r5, [pc, #20]	; (800b440 <_write_r+0x20>)
 800b42c:	602a      	str	r2, [r5, #0]
 800b42e:	461a      	mov	r2, r3
 800b430:	f7f7 f806 	bl	8002440 <_write>
 800b434:	1c43      	adds	r3, r0, #1
 800b436:	d102      	bne.n	800b43e <_write_r+0x1e>
 800b438:	682b      	ldr	r3, [r5, #0]
 800b43a:	b103      	cbz	r3, 800b43e <_write_r+0x1e>
 800b43c:	6023      	str	r3, [r4, #0]
 800b43e:	bd38      	pop	{r3, r4, r5, pc}
 800b440:	200010c0 	.word	0x200010c0

0800b444 <__register_exitproc>:
 800b444:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b448:	4d1c      	ldr	r5, [pc, #112]	; (800b4bc <__register_exitproc+0x78>)
 800b44a:	4606      	mov	r6, r0
 800b44c:	6828      	ldr	r0, [r5, #0]
 800b44e:	4698      	mov	r8, r3
 800b450:	460f      	mov	r7, r1
 800b452:	4691      	mov	r9, r2
 800b454:	f7fe fc20 	bl	8009c98 <__retarget_lock_acquire_recursive>
 800b458:	4b19      	ldr	r3, [pc, #100]	; (800b4c0 <__register_exitproc+0x7c>)
 800b45a:	4628      	mov	r0, r5
 800b45c:	681b      	ldr	r3, [r3, #0]
 800b45e:	f8d3 4148 	ldr.w	r4, [r3, #328]	; 0x148
 800b462:	b91c      	cbnz	r4, 800b46c <__register_exitproc+0x28>
 800b464:	f503 74a6 	add.w	r4, r3, #332	; 0x14c
 800b468:	f8c3 4148 	str.w	r4, [r3, #328]	; 0x148
 800b46c:	6865      	ldr	r5, [r4, #4]
 800b46e:	6800      	ldr	r0, [r0, #0]
 800b470:	2d1f      	cmp	r5, #31
 800b472:	dd05      	ble.n	800b480 <__register_exitproc+0x3c>
 800b474:	f7fe fc11 	bl	8009c9a <__retarget_lock_release_recursive>
 800b478:	f04f 30ff 	mov.w	r0, #4294967295
 800b47c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b480:	b19e      	cbz	r6, 800b4aa <__register_exitproc+0x66>
 800b482:	2201      	movs	r2, #1
 800b484:	eb04 0185 	add.w	r1, r4, r5, lsl #2
 800b488:	f8c1 9088 	str.w	r9, [r1, #136]	; 0x88
 800b48c:	f8d4 3188 	ldr.w	r3, [r4, #392]	; 0x188
 800b490:	40aa      	lsls	r2, r5
 800b492:	4313      	orrs	r3, r2
 800b494:	2e02      	cmp	r6, #2
 800b496:	f8c4 3188 	str.w	r3, [r4, #392]	; 0x188
 800b49a:	f8c1 8108 	str.w	r8, [r1, #264]	; 0x108
 800b49e:	bf02      	ittt	eq
 800b4a0:	f8d4 318c 	ldreq.w	r3, [r4, #396]	; 0x18c
 800b4a4:	431a      	orreq	r2, r3
 800b4a6:	f8c4 218c 	streq.w	r2, [r4, #396]	; 0x18c
 800b4aa:	1c6b      	adds	r3, r5, #1
 800b4ac:	3502      	adds	r5, #2
 800b4ae:	6063      	str	r3, [r4, #4]
 800b4b0:	f844 7025 	str.w	r7, [r4, r5, lsl #2]
 800b4b4:	f7fe fbf1 	bl	8009c9a <__retarget_lock_release_recursive>
 800b4b8:	2000      	movs	r0, #0
 800b4ba:	e7df      	b.n	800b47c <__register_exitproc+0x38>
 800b4bc:	200008f0 	.word	0x200008f0
 800b4c0:	0800bf84 	.word	0x0800bf84

0800b4c4 <__assert_func>:
 800b4c4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800b4c6:	4614      	mov	r4, r2
 800b4c8:	461a      	mov	r2, r3
 800b4ca:	4b09      	ldr	r3, [pc, #36]	; (800b4f0 <__assert_func+0x2c>)
 800b4cc:	4605      	mov	r5, r0
 800b4ce:	681b      	ldr	r3, [r3, #0]
 800b4d0:	68d8      	ldr	r0, [r3, #12]
 800b4d2:	b14c      	cbz	r4, 800b4e8 <__assert_func+0x24>
 800b4d4:	4b07      	ldr	r3, [pc, #28]	; (800b4f4 <__assert_func+0x30>)
 800b4d6:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800b4da:	9100      	str	r1, [sp, #0]
 800b4dc:	462b      	mov	r3, r5
 800b4de:	4906      	ldr	r1, [pc, #24]	; (800b4f8 <__assert_func+0x34>)
 800b4e0:	f000 f8a4 	bl	800b62c <fiprintf>
 800b4e4:	f000 f99f 	bl	800b826 <abort>
 800b4e8:	4b04      	ldr	r3, [pc, #16]	; (800b4fc <__assert_func+0x38>)
 800b4ea:	461c      	mov	r4, r3
 800b4ec:	e7f3      	b.n	800b4d6 <__assert_func+0x12>
 800b4ee:	bf00      	nop
 800b4f0:	200000b4 	.word	0x200000b4
 800b4f4:	0800c1fc 	.word	0x0800c1fc
 800b4f8:	0800c209 	.word	0x0800c209
 800b4fc:	0800c237 	.word	0x0800c237

0800b500 <_calloc_r>:
 800b500:	b510      	push	{r4, lr}
 800b502:	4351      	muls	r1, r2
 800b504:	f7fa fa74 	bl	80059f0 <_malloc_r>
 800b508:	4604      	mov	r4, r0
 800b50a:	b198      	cbz	r0, 800b534 <_calloc_r+0x34>
 800b50c:	f850 2c04 	ldr.w	r2, [r0, #-4]
 800b510:	f022 0203 	bic.w	r2, r2, #3
 800b514:	3a04      	subs	r2, #4
 800b516:	2a24      	cmp	r2, #36	; 0x24
 800b518:	d81b      	bhi.n	800b552 <_calloc_r+0x52>
 800b51a:	2a13      	cmp	r2, #19
 800b51c:	d917      	bls.n	800b54e <_calloc_r+0x4e>
 800b51e:	2100      	movs	r1, #0
 800b520:	2a1b      	cmp	r2, #27
 800b522:	e9c0 1100 	strd	r1, r1, [r0]
 800b526:	d807      	bhi.n	800b538 <_calloc_r+0x38>
 800b528:	f100 0308 	add.w	r3, r0, #8
 800b52c:	2200      	movs	r2, #0
 800b52e:	e9c3 2200 	strd	r2, r2, [r3]
 800b532:	609a      	str	r2, [r3, #8]
 800b534:	4620      	mov	r0, r4
 800b536:	bd10      	pop	{r4, pc}
 800b538:	2a24      	cmp	r2, #36	; 0x24
 800b53a:	e9c0 1102 	strd	r1, r1, [r0, #8]
 800b53e:	bf11      	iteee	ne
 800b540:	f100 0310 	addne.w	r3, r0, #16
 800b544:	6101      	streq	r1, [r0, #16]
 800b546:	f100 0318 	addeq.w	r3, r0, #24
 800b54a:	6141      	streq	r1, [r0, #20]
 800b54c:	e7ee      	b.n	800b52c <_calloc_r+0x2c>
 800b54e:	4603      	mov	r3, r0
 800b550:	e7ec      	b.n	800b52c <_calloc_r+0x2c>
 800b552:	2100      	movs	r1, #0
 800b554:	f7fa fc8e 	bl	8005e74 <memset>
 800b558:	e7ec      	b.n	800b534 <_calloc_r+0x34>
	...

0800b55c <_close_r>:
 800b55c:	b538      	push	{r3, r4, r5, lr}
 800b55e:	2300      	movs	r3, #0
 800b560:	4d05      	ldr	r5, [pc, #20]	; (800b578 <_close_r+0x1c>)
 800b562:	4604      	mov	r4, r0
 800b564:	4608      	mov	r0, r1
 800b566:	602b      	str	r3, [r5, #0]
 800b568:	f000 fa20 	bl	800b9ac <_close>
 800b56c:	1c43      	adds	r3, r0, #1
 800b56e:	d102      	bne.n	800b576 <_close_r+0x1a>
 800b570:	682b      	ldr	r3, [r5, #0]
 800b572:	b103      	cbz	r3, 800b576 <_close_r+0x1a>
 800b574:	6023      	str	r3, [r4, #0]
 800b576:	bd38      	pop	{r3, r4, r5, pc}
 800b578:	200010c0 	.word	0x200010c0

0800b57c <_fclose_r>:
 800b57c:	b570      	push	{r4, r5, r6, lr}
 800b57e:	4606      	mov	r6, r0
 800b580:	460c      	mov	r4, r1
 800b582:	b911      	cbnz	r1, 800b58a <_fclose_r+0xe>
 800b584:	2500      	movs	r5, #0
 800b586:	4628      	mov	r0, r5
 800b588:	bd70      	pop	{r4, r5, r6, pc}
 800b58a:	b118      	cbz	r0, 800b594 <_fclose_r+0x18>
 800b58c:	6b83      	ldr	r3, [r0, #56]	; 0x38
 800b58e:	b90b      	cbnz	r3, 800b594 <_fclose_r+0x18>
 800b590:	f7fe f8c2 	bl	8009718 <__sinit>
 800b594:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800b596:	07d8      	lsls	r0, r3, #31
 800b598:	d405      	bmi.n	800b5a6 <_fclose_r+0x2a>
 800b59a:	89a3      	ldrh	r3, [r4, #12]
 800b59c:	0599      	lsls	r1, r3, #22
 800b59e:	d402      	bmi.n	800b5a6 <_fclose_r+0x2a>
 800b5a0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b5a2:	f7fe fb79 	bl	8009c98 <__retarget_lock_acquire_recursive>
 800b5a6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b5aa:	b93b      	cbnz	r3, 800b5bc <_fclose_r+0x40>
 800b5ac:	6e65      	ldr	r5, [r4, #100]	; 0x64
 800b5ae:	f015 0501 	ands.w	r5, r5, #1
 800b5b2:	d1e7      	bne.n	800b584 <_fclose_r+0x8>
 800b5b4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b5b6:	f7fe fb70 	bl	8009c9a <__retarget_lock_release_recursive>
 800b5ba:	e7e4      	b.n	800b586 <_fclose_r+0xa>
 800b5bc:	4621      	mov	r1, r4
 800b5be:	4630      	mov	r0, r6
 800b5c0:	f7fd ffb0 	bl	8009524 <__sflush_r>
 800b5c4:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800b5c6:	4605      	mov	r5, r0
 800b5c8:	b133      	cbz	r3, 800b5d8 <_fclose_r+0x5c>
 800b5ca:	4630      	mov	r0, r6
 800b5cc:	69e1      	ldr	r1, [r4, #28]
 800b5ce:	4798      	blx	r3
 800b5d0:	2800      	cmp	r0, #0
 800b5d2:	bfb8      	it	lt
 800b5d4:	f04f 35ff 	movlt.w	r5, #4294967295
 800b5d8:	89a3      	ldrh	r3, [r4, #12]
 800b5da:	061a      	lsls	r2, r3, #24
 800b5dc:	d503      	bpl.n	800b5e6 <_fclose_r+0x6a>
 800b5de:	4630      	mov	r0, r6
 800b5e0:	6921      	ldr	r1, [r4, #16]
 800b5e2:	f7fe f929 	bl	8009838 <_free_r>
 800b5e6:	6b21      	ldr	r1, [r4, #48]	; 0x30
 800b5e8:	b141      	cbz	r1, 800b5fc <_fclose_r+0x80>
 800b5ea:	f104 0340 	add.w	r3, r4, #64	; 0x40
 800b5ee:	4299      	cmp	r1, r3
 800b5f0:	d002      	beq.n	800b5f8 <_fclose_r+0x7c>
 800b5f2:	4630      	mov	r0, r6
 800b5f4:	f7fe f920 	bl	8009838 <_free_r>
 800b5f8:	2300      	movs	r3, #0
 800b5fa:	6323      	str	r3, [r4, #48]	; 0x30
 800b5fc:	6c61      	ldr	r1, [r4, #68]	; 0x44
 800b5fe:	b121      	cbz	r1, 800b60a <_fclose_r+0x8e>
 800b600:	4630      	mov	r0, r6
 800b602:	f7fe f919 	bl	8009838 <_free_r>
 800b606:	2300      	movs	r3, #0
 800b608:	6463      	str	r3, [r4, #68]	; 0x44
 800b60a:	f7fe f86d 	bl	80096e8 <__sfp_lock_acquire>
 800b60e:	2300      	movs	r3, #0
 800b610:	81a3      	strh	r3, [r4, #12]
 800b612:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800b614:	07db      	lsls	r3, r3, #31
 800b616:	d402      	bmi.n	800b61e <_fclose_r+0xa2>
 800b618:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b61a:	f7fe fb3e 	bl	8009c9a <__retarget_lock_release_recursive>
 800b61e:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b620:	f7fe fb39 	bl	8009c96 <__retarget_lock_close_recursive>
 800b624:	f7fe f866 	bl	80096f4 <__sfp_lock_release>
 800b628:	e7ad      	b.n	800b586 <_fclose_r+0xa>
	...

0800b62c <fiprintf>:
 800b62c:	b40e      	push	{r1, r2, r3}
 800b62e:	b503      	push	{r0, r1, lr}
 800b630:	4601      	mov	r1, r0
 800b632:	ab03      	add	r3, sp, #12
 800b634:	4805      	ldr	r0, [pc, #20]	; (800b64c <fiprintf+0x20>)
 800b636:	f853 2b04 	ldr.w	r2, [r3], #4
 800b63a:	6800      	ldr	r0, [r0, #0]
 800b63c:	9301      	str	r3, [sp, #4]
 800b63e:	f7ff f9e5 	bl	800aa0c <_vfiprintf_r>
 800b642:	b002      	add	sp, #8
 800b644:	f85d eb04 	ldr.w	lr, [sp], #4
 800b648:	b003      	add	sp, #12
 800b64a:	4770      	bx	lr
 800b64c:	200000b4 	.word	0x200000b4

0800b650 <__fputwc>:
 800b650:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800b654:	4680      	mov	r8, r0
 800b656:	460e      	mov	r6, r1
 800b658:	4615      	mov	r5, r2
 800b65a:	f000 f885 	bl	800b768 <__locale_mb_cur_max>
 800b65e:	2801      	cmp	r0, #1
 800b660:	4604      	mov	r4, r0
 800b662:	d11b      	bne.n	800b69c <__fputwc+0x4c>
 800b664:	1e73      	subs	r3, r6, #1
 800b666:	2bfe      	cmp	r3, #254	; 0xfe
 800b668:	d818      	bhi.n	800b69c <__fputwc+0x4c>
 800b66a:	f88d 6004 	strb.w	r6, [sp, #4]
 800b66e:	2700      	movs	r7, #0
 800b670:	f10d 0904 	add.w	r9, sp, #4
 800b674:	42a7      	cmp	r7, r4
 800b676:	d020      	beq.n	800b6ba <__fputwc+0x6a>
 800b678:	68ab      	ldr	r3, [r5, #8]
 800b67a:	f817 1009 	ldrb.w	r1, [r7, r9]
 800b67e:	3b01      	subs	r3, #1
 800b680:	2b00      	cmp	r3, #0
 800b682:	60ab      	str	r3, [r5, #8]
 800b684:	da04      	bge.n	800b690 <__fputwc+0x40>
 800b686:	69aa      	ldr	r2, [r5, #24]
 800b688:	4293      	cmp	r3, r2
 800b68a:	db1a      	blt.n	800b6c2 <__fputwc+0x72>
 800b68c:	290a      	cmp	r1, #10
 800b68e:	d018      	beq.n	800b6c2 <__fputwc+0x72>
 800b690:	682b      	ldr	r3, [r5, #0]
 800b692:	1c5a      	adds	r2, r3, #1
 800b694:	602a      	str	r2, [r5, #0]
 800b696:	7019      	strb	r1, [r3, #0]
 800b698:	3701      	adds	r7, #1
 800b69a:	e7eb      	b.n	800b674 <__fputwc+0x24>
 800b69c:	4632      	mov	r2, r6
 800b69e:	4640      	mov	r0, r8
 800b6a0:	f105 035c 	add.w	r3, r5, #92	; 0x5c
 800b6a4:	a901      	add	r1, sp, #4
 800b6a6:	f000 f89b 	bl	800b7e0 <_wcrtomb_r>
 800b6aa:	1c42      	adds	r2, r0, #1
 800b6ac:	4604      	mov	r4, r0
 800b6ae:	d1de      	bne.n	800b66e <__fputwc+0x1e>
 800b6b0:	4606      	mov	r6, r0
 800b6b2:	89ab      	ldrh	r3, [r5, #12]
 800b6b4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b6b8:	81ab      	strh	r3, [r5, #12]
 800b6ba:	4630      	mov	r0, r6
 800b6bc:	b003      	add	sp, #12
 800b6be:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800b6c2:	462a      	mov	r2, r5
 800b6c4:	4640      	mov	r0, r8
 800b6c6:	f7ff fe61 	bl	800b38c <__swbuf_r>
 800b6ca:	1c43      	adds	r3, r0, #1
 800b6cc:	d1e4      	bne.n	800b698 <__fputwc+0x48>
 800b6ce:	4606      	mov	r6, r0
 800b6d0:	e7f3      	b.n	800b6ba <__fputwc+0x6a>

0800b6d2 <_fputwc_r>:
 800b6d2:	6e53      	ldr	r3, [r2, #100]	; 0x64
 800b6d4:	b570      	push	{r4, r5, r6, lr}
 800b6d6:	07db      	lsls	r3, r3, #31
 800b6d8:	4605      	mov	r5, r0
 800b6da:	460e      	mov	r6, r1
 800b6dc:	4614      	mov	r4, r2
 800b6de:	d405      	bmi.n	800b6ec <_fputwc_r+0x1a>
 800b6e0:	8993      	ldrh	r3, [r2, #12]
 800b6e2:	0598      	lsls	r0, r3, #22
 800b6e4:	d402      	bmi.n	800b6ec <_fputwc_r+0x1a>
 800b6e6:	6d90      	ldr	r0, [r2, #88]	; 0x58
 800b6e8:	f7fe fad6 	bl	8009c98 <__retarget_lock_acquire_recursive>
 800b6ec:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b6f0:	0499      	lsls	r1, r3, #18
 800b6f2:	d406      	bmi.n	800b702 <_fputwc_r+0x30>
 800b6f4:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800b6f8:	81a3      	strh	r3, [r4, #12]
 800b6fa:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800b6fc:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800b700:	6663      	str	r3, [r4, #100]	; 0x64
 800b702:	4622      	mov	r2, r4
 800b704:	4628      	mov	r0, r5
 800b706:	4631      	mov	r1, r6
 800b708:	f7ff ffa2 	bl	800b650 <__fputwc>
 800b70c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800b70e:	4605      	mov	r5, r0
 800b710:	07da      	lsls	r2, r3, #31
 800b712:	d405      	bmi.n	800b720 <_fputwc_r+0x4e>
 800b714:	89a3      	ldrh	r3, [r4, #12]
 800b716:	059b      	lsls	r3, r3, #22
 800b718:	d402      	bmi.n	800b720 <_fputwc_r+0x4e>
 800b71a:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b71c:	f7fe fabd 	bl	8009c9a <__retarget_lock_release_recursive>
 800b720:	4628      	mov	r0, r5
 800b722:	bd70      	pop	{r4, r5, r6, pc}

0800b724 <_fstat_r>:
 800b724:	b538      	push	{r3, r4, r5, lr}
 800b726:	2300      	movs	r3, #0
 800b728:	4d06      	ldr	r5, [pc, #24]	; (800b744 <_fstat_r+0x20>)
 800b72a:	4604      	mov	r4, r0
 800b72c:	4608      	mov	r0, r1
 800b72e:	4611      	mov	r1, r2
 800b730:	602b      	str	r3, [r5, #0]
 800b732:	f7f6 fdd1 	bl	80022d8 <_fstat>
 800b736:	1c43      	adds	r3, r0, #1
 800b738:	d102      	bne.n	800b740 <_fstat_r+0x1c>
 800b73a:	682b      	ldr	r3, [r5, #0]
 800b73c:	b103      	cbz	r3, 800b740 <_fstat_r+0x1c>
 800b73e:	6023      	str	r3, [r4, #0]
 800b740:	bd38      	pop	{r3, r4, r5, pc}
 800b742:	bf00      	nop
 800b744:	200010c0 	.word	0x200010c0

0800b748 <_isatty_r>:
 800b748:	b538      	push	{r3, r4, r5, lr}
 800b74a:	2300      	movs	r3, #0
 800b74c:	4d05      	ldr	r5, [pc, #20]	; (800b764 <_isatty_r+0x1c>)
 800b74e:	4604      	mov	r4, r0
 800b750:	4608      	mov	r0, r1
 800b752:	602b      	str	r3, [r5, #0]
 800b754:	f000 f950 	bl	800b9f8 <_isatty>
 800b758:	1c43      	adds	r3, r0, #1
 800b75a:	d102      	bne.n	800b762 <_isatty_r+0x1a>
 800b75c:	682b      	ldr	r3, [r5, #0]
 800b75e:	b103      	cbz	r3, 800b762 <_isatty_r+0x1a>
 800b760:	6023      	str	r3, [r4, #0]
 800b762:	bd38      	pop	{r3, r4, r5, pc}
 800b764:	200010c0 	.word	0x200010c0

0800b768 <__locale_mb_cur_max>:
 800b768:	4b01      	ldr	r3, [pc, #4]	; (800b770 <__locale_mb_cur_max+0x8>)
 800b76a:	f893 0128 	ldrb.w	r0, [r3, #296]	; 0x128
 800b76e:	4770      	bx	lr
 800b770:	200008f4 	.word	0x200008f4

0800b774 <_lseek_r>:
 800b774:	b538      	push	{r3, r4, r5, lr}
 800b776:	4604      	mov	r4, r0
 800b778:	4608      	mov	r0, r1
 800b77a:	4611      	mov	r1, r2
 800b77c:	2200      	movs	r2, #0
 800b77e:	4d05      	ldr	r5, [pc, #20]	; (800b794 <_lseek_r+0x20>)
 800b780:	602a      	str	r2, [r5, #0]
 800b782:	461a      	mov	r2, r3
 800b784:	f000 f902 	bl	800b98c <_lseek>
 800b788:	1c43      	adds	r3, r0, #1
 800b78a:	d102      	bne.n	800b792 <_lseek_r+0x1e>
 800b78c:	682b      	ldr	r3, [r5, #0]
 800b78e:	b103      	cbz	r3, 800b792 <_lseek_r+0x1e>
 800b790:	6023      	str	r3, [r4, #0]
 800b792:	bd38      	pop	{r3, r4, r5, pc}
 800b794:	200010c0 	.word	0x200010c0

0800b798 <__ascii_mbtowc>:
 800b798:	b082      	sub	sp, #8
 800b79a:	b901      	cbnz	r1, 800b79e <__ascii_mbtowc+0x6>
 800b79c:	a901      	add	r1, sp, #4
 800b79e:	b142      	cbz	r2, 800b7b2 <__ascii_mbtowc+0x1a>
 800b7a0:	b14b      	cbz	r3, 800b7b6 <__ascii_mbtowc+0x1e>
 800b7a2:	7813      	ldrb	r3, [r2, #0]
 800b7a4:	600b      	str	r3, [r1, #0]
 800b7a6:	7812      	ldrb	r2, [r2, #0]
 800b7a8:	1e10      	subs	r0, r2, #0
 800b7aa:	bf18      	it	ne
 800b7ac:	2001      	movne	r0, #1
 800b7ae:	b002      	add	sp, #8
 800b7b0:	4770      	bx	lr
 800b7b2:	4610      	mov	r0, r2
 800b7b4:	e7fb      	b.n	800b7ae <__ascii_mbtowc+0x16>
 800b7b6:	f06f 0001 	mvn.w	r0, #1
 800b7ba:	e7f8      	b.n	800b7ae <__ascii_mbtowc+0x16>

0800b7bc <_read_r>:
 800b7bc:	b538      	push	{r3, r4, r5, lr}
 800b7be:	4604      	mov	r4, r0
 800b7c0:	4608      	mov	r0, r1
 800b7c2:	4611      	mov	r1, r2
 800b7c4:	2200      	movs	r2, #0
 800b7c6:	4d05      	ldr	r5, [pc, #20]	; (800b7dc <_read_r+0x20>)
 800b7c8:	602a      	str	r2, [r5, #0]
 800b7ca:	461a      	mov	r2, r3
 800b7cc:	f7f6 fdfa 	bl	80023c4 <_read>
 800b7d0:	1c43      	adds	r3, r0, #1
 800b7d2:	d102      	bne.n	800b7da <_read_r+0x1e>
 800b7d4:	682b      	ldr	r3, [r5, #0]
 800b7d6:	b103      	cbz	r3, 800b7da <_read_r+0x1e>
 800b7d8:	6023      	str	r3, [r4, #0]
 800b7da:	bd38      	pop	{r3, r4, r5, pc}
 800b7dc:	200010c0 	.word	0x200010c0

0800b7e0 <_wcrtomb_r>:
 800b7e0:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b7e2:	4c09      	ldr	r4, [pc, #36]	; (800b808 <_wcrtomb_r+0x28>)
 800b7e4:	4605      	mov	r5, r0
 800b7e6:	461e      	mov	r6, r3
 800b7e8:	f8d4 70e0 	ldr.w	r7, [r4, #224]	; 0xe0
 800b7ec:	b085      	sub	sp, #20
 800b7ee:	b909      	cbnz	r1, 800b7f4 <_wcrtomb_r+0x14>
 800b7f0:	460a      	mov	r2, r1
 800b7f2:	a901      	add	r1, sp, #4
 800b7f4:	47b8      	blx	r7
 800b7f6:	1c43      	adds	r3, r0, #1
 800b7f8:	bf01      	itttt	eq
 800b7fa:	2300      	moveq	r3, #0
 800b7fc:	6033      	streq	r3, [r6, #0]
 800b7fe:	238a      	moveq	r3, #138	; 0x8a
 800b800:	602b      	streq	r3, [r5, #0]
 800b802:	b005      	add	sp, #20
 800b804:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b806:	bf00      	nop
 800b808:	200008f4 	.word	0x200008f4

0800b80c <__ascii_wctomb>:
 800b80c:	4603      	mov	r3, r0
 800b80e:	4608      	mov	r0, r1
 800b810:	b141      	cbz	r1, 800b824 <__ascii_wctomb+0x18>
 800b812:	2aff      	cmp	r2, #255	; 0xff
 800b814:	d904      	bls.n	800b820 <__ascii_wctomb+0x14>
 800b816:	228a      	movs	r2, #138	; 0x8a
 800b818:	f04f 30ff 	mov.w	r0, #4294967295
 800b81c:	601a      	str	r2, [r3, #0]
 800b81e:	4770      	bx	lr
 800b820:	2001      	movs	r0, #1
 800b822:	700a      	strb	r2, [r1, #0]
 800b824:	4770      	bx	lr

0800b826 <abort>:
 800b826:	2006      	movs	r0, #6
 800b828:	b508      	push	{r3, lr}
 800b82a:	f000 f82d 	bl	800b888 <raise>
 800b82e:	2001      	movs	r0, #1
 800b830:	f7f6 fd46 	bl	80022c0 <_exit>

0800b834 <_raise_r>:
 800b834:	291f      	cmp	r1, #31
 800b836:	b538      	push	{r3, r4, r5, lr}
 800b838:	4604      	mov	r4, r0
 800b83a:	460d      	mov	r5, r1
 800b83c:	d904      	bls.n	800b848 <_raise_r+0x14>
 800b83e:	2316      	movs	r3, #22
 800b840:	6003      	str	r3, [r0, #0]
 800b842:	f04f 30ff 	mov.w	r0, #4294967295
 800b846:	bd38      	pop	{r3, r4, r5, pc}
 800b848:	f8d0 22dc 	ldr.w	r2, [r0, #732]	; 0x2dc
 800b84c:	b112      	cbz	r2, 800b854 <_raise_r+0x20>
 800b84e:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800b852:	b94b      	cbnz	r3, 800b868 <_raise_r+0x34>
 800b854:	4620      	mov	r0, r4
 800b856:	f000 f831 	bl	800b8bc <_getpid_r>
 800b85a:	462a      	mov	r2, r5
 800b85c:	4601      	mov	r1, r0
 800b85e:	4620      	mov	r0, r4
 800b860:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b864:	f000 b818 	b.w	800b898 <_kill_r>
 800b868:	2b01      	cmp	r3, #1
 800b86a:	d00a      	beq.n	800b882 <_raise_r+0x4e>
 800b86c:	1c59      	adds	r1, r3, #1
 800b86e:	d103      	bne.n	800b878 <_raise_r+0x44>
 800b870:	2316      	movs	r3, #22
 800b872:	6003      	str	r3, [r0, #0]
 800b874:	2001      	movs	r0, #1
 800b876:	e7e6      	b.n	800b846 <_raise_r+0x12>
 800b878:	2400      	movs	r4, #0
 800b87a:	4628      	mov	r0, r5
 800b87c:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800b880:	4798      	blx	r3
 800b882:	2000      	movs	r0, #0
 800b884:	e7df      	b.n	800b846 <_raise_r+0x12>
	...

0800b888 <raise>:
 800b888:	4b02      	ldr	r3, [pc, #8]	; (800b894 <raise+0xc>)
 800b88a:	4601      	mov	r1, r0
 800b88c:	6818      	ldr	r0, [r3, #0]
 800b88e:	f7ff bfd1 	b.w	800b834 <_raise_r>
 800b892:	bf00      	nop
 800b894:	200000b4 	.word	0x200000b4

0800b898 <_kill_r>:
 800b898:	b538      	push	{r3, r4, r5, lr}
 800b89a:	2300      	movs	r3, #0
 800b89c:	4d06      	ldr	r5, [pc, #24]	; (800b8b8 <_kill_r+0x20>)
 800b89e:	4604      	mov	r4, r0
 800b8a0:	4608      	mov	r0, r1
 800b8a2:	4611      	mov	r1, r2
 800b8a4:	602b      	str	r3, [r5, #0]
 800b8a6:	f7f6 fd2d 	bl	8002304 <_kill>
 800b8aa:	1c43      	adds	r3, r0, #1
 800b8ac:	d102      	bne.n	800b8b4 <_kill_r+0x1c>
 800b8ae:	682b      	ldr	r3, [r5, #0]
 800b8b0:	b103      	cbz	r3, 800b8b4 <_kill_r+0x1c>
 800b8b2:	6023      	str	r3, [r4, #0]
 800b8b4:	bd38      	pop	{r3, r4, r5, pc}
 800b8b6:	bf00      	nop
 800b8b8:	200010c0 	.word	0x200010c0

0800b8bc <_getpid_r>:
 800b8bc:	f7f6 bd1b 	b.w	80022f6 <_getpid>

0800b8c0 <findslot>:
 800b8c0:	4b0a      	ldr	r3, [pc, #40]	; (800b8ec <findslot+0x2c>)
 800b8c2:	b510      	push	{r4, lr}
 800b8c4:	4604      	mov	r4, r0
 800b8c6:	6818      	ldr	r0, [r3, #0]
 800b8c8:	b118      	cbz	r0, 800b8d2 <findslot+0x12>
 800b8ca:	6b83      	ldr	r3, [r0, #56]	; 0x38
 800b8cc:	b90b      	cbnz	r3, 800b8d2 <findslot+0x12>
 800b8ce:	f7fd ff23 	bl	8009718 <__sinit>
 800b8d2:	2c13      	cmp	r4, #19
 800b8d4:	d807      	bhi.n	800b8e6 <findslot+0x26>
 800b8d6:	4806      	ldr	r0, [pc, #24]	; (800b8f0 <findslot+0x30>)
 800b8d8:	f850 2034 	ldr.w	r2, [r0, r4, lsl #3]
 800b8dc:	3201      	adds	r2, #1
 800b8de:	d002      	beq.n	800b8e6 <findslot+0x26>
 800b8e0:	eb00 00c4 	add.w	r0, r0, r4, lsl #3
 800b8e4:	bd10      	pop	{r4, pc}
 800b8e6:	2000      	movs	r0, #0
 800b8e8:	e7fc      	b.n	800b8e4 <findslot+0x24>
 800b8ea:	bf00      	nop
 800b8ec:	200000b4 	.word	0x200000b4
 800b8f0:	20000fbc 	.word	0x20000fbc

0800b8f4 <checkerror>:
 800b8f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b8f6:	1c43      	adds	r3, r0, #1
 800b8f8:	4604      	mov	r4, r0
 800b8fa:	d109      	bne.n	800b910 <checkerror+0x1c>
 800b8fc:	f7fa f84e 	bl	800599c <__errno>
 800b900:	2613      	movs	r6, #19
 800b902:	4605      	mov	r5, r0
 800b904:	2700      	movs	r7, #0
 800b906:	4630      	mov	r0, r6
 800b908:	4639      	mov	r1, r7
 800b90a:	beab      	bkpt	0x00ab
 800b90c:	4606      	mov	r6, r0
 800b90e:	602e      	str	r6, [r5, #0]
 800b910:	4620      	mov	r0, r4
 800b912:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800b914 <_swilseek>:
 800b914:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b916:	460c      	mov	r4, r1
 800b918:	4616      	mov	r6, r2
 800b91a:	f7ff ffd1 	bl	800b8c0 <findslot>
 800b91e:	4605      	mov	r5, r0
 800b920:	b940      	cbnz	r0, 800b934 <_swilseek+0x20>
 800b922:	f7fa f83b 	bl	800599c <__errno>
 800b926:	2309      	movs	r3, #9
 800b928:	6003      	str	r3, [r0, #0]
 800b92a:	f04f 34ff 	mov.w	r4, #4294967295
 800b92e:	4620      	mov	r0, r4
 800b930:	b003      	add	sp, #12
 800b932:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b934:	2e02      	cmp	r6, #2
 800b936:	d903      	bls.n	800b940 <_swilseek+0x2c>
 800b938:	f7fa f830 	bl	800599c <__errno>
 800b93c:	2316      	movs	r3, #22
 800b93e:	e7f3      	b.n	800b928 <_swilseek+0x14>
 800b940:	2e01      	cmp	r6, #1
 800b942:	d112      	bne.n	800b96a <_swilseek+0x56>
 800b944:	6843      	ldr	r3, [r0, #4]
 800b946:	18e4      	adds	r4, r4, r3
 800b948:	d4f6      	bmi.n	800b938 <_swilseek+0x24>
 800b94a:	682b      	ldr	r3, [r5, #0]
 800b94c:	260a      	movs	r6, #10
 800b94e:	466f      	mov	r7, sp
 800b950:	e9cd 3400 	strd	r3, r4, [sp]
 800b954:	4630      	mov	r0, r6
 800b956:	4639      	mov	r1, r7
 800b958:	beab      	bkpt	0x00ab
 800b95a:	4606      	mov	r6, r0
 800b95c:	4630      	mov	r0, r6
 800b95e:	f7ff ffc9 	bl	800b8f4 <checkerror>
 800b962:	2800      	cmp	r0, #0
 800b964:	dbe1      	blt.n	800b92a <_swilseek+0x16>
 800b966:	606c      	str	r4, [r5, #4]
 800b968:	e7e1      	b.n	800b92e <_swilseek+0x1a>
 800b96a:	2e02      	cmp	r6, #2
 800b96c:	d1ed      	bne.n	800b94a <_swilseek+0x36>
 800b96e:	6803      	ldr	r3, [r0, #0]
 800b970:	260c      	movs	r6, #12
 800b972:	466f      	mov	r7, sp
 800b974:	9300      	str	r3, [sp, #0]
 800b976:	4630      	mov	r0, r6
 800b978:	4639      	mov	r1, r7
 800b97a:	beab      	bkpt	0x00ab
 800b97c:	4606      	mov	r6, r0
 800b97e:	4630      	mov	r0, r6
 800b980:	f7ff ffb8 	bl	800b8f4 <checkerror>
 800b984:	1c43      	adds	r3, r0, #1
 800b986:	d0d0      	beq.n	800b92a <_swilseek+0x16>
 800b988:	4404      	add	r4, r0
 800b98a:	e7de      	b.n	800b94a <_swilseek+0x36>

0800b98c <_lseek>:
 800b98c:	f7ff bfc2 	b.w	800b914 <_swilseek>

0800b990 <_swiclose>:
 800b990:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800b992:	2402      	movs	r4, #2
 800b994:	9001      	str	r0, [sp, #4]
 800b996:	ad01      	add	r5, sp, #4
 800b998:	4620      	mov	r0, r4
 800b99a:	4629      	mov	r1, r5
 800b99c:	beab      	bkpt	0x00ab
 800b99e:	4604      	mov	r4, r0
 800b9a0:	4620      	mov	r0, r4
 800b9a2:	f7ff ffa7 	bl	800b8f4 <checkerror>
 800b9a6:	b003      	add	sp, #12
 800b9a8:	bd30      	pop	{r4, r5, pc}
	...

0800b9ac <_close>:
 800b9ac:	b538      	push	{r3, r4, r5, lr}
 800b9ae:	4605      	mov	r5, r0
 800b9b0:	f7ff ff86 	bl	800b8c0 <findslot>
 800b9b4:	4604      	mov	r4, r0
 800b9b6:	b930      	cbnz	r0, 800b9c6 <_close+0x1a>
 800b9b8:	f7f9 fff0 	bl	800599c <__errno>
 800b9bc:	2309      	movs	r3, #9
 800b9be:	6003      	str	r3, [r0, #0]
 800b9c0:	f04f 30ff 	mov.w	r0, #4294967295
 800b9c4:	bd38      	pop	{r3, r4, r5, pc}
 800b9c6:	3d01      	subs	r5, #1
 800b9c8:	2d01      	cmp	r5, #1
 800b9ca:	d809      	bhi.n	800b9e0 <_close+0x34>
 800b9cc:	4b09      	ldr	r3, [pc, #36]	; (800b9f4 <_close+0x48>)
 800b9ce:	689a      	ldr	r2, [r3, #8]
 800b9d0:	691b      	ldr	r3, [r3, #16]
 800b9d2:	429a      	cmp	r2, r3
 800b9d4:	d104      	bne.n	800b9e0 <_close+0x34>
 800b9d6:	f04f 33ff 	mov.w	r3, #4294967295
 800b9da:	6003      	str	r3, [r0, #0]
 800b9dc:	2000      	movs	r0, #0
 800b9de:	e7f1      	b.n	800b9c4 <_close+0x18>
 800b9e0:	6820      	ldr	r0, [r4, #0]
 800b9e2:	f7ff ffd5 	bl	800b990 <_swiclose>
 800b9e6:	2800      	cmp	r0, #0
 800b9e8:	d1ec      	bne.n	800b9c4 <_close+0x18>
 800b9ea:	f04f 33ff 	mov.w	r3, #4294967295
 800b9ee:	6023      	str	r3, [r4, #0]
 800b9f0:	e7e8      	b.n	800b9c4 <_close+0x18>
 800b9f2:	bf00      	nop
 800b9f4:	20000fbc 	.word	0x20000fbc

0800b9f8 <_isatty>:
 800b9f8:	b570      	push	{r4, r5, r6, lr}
 800b9fa:	f7ff ff61 	bl	800b8c0 <findslot>
 800b9fe:	2509      	movs	r5, #9
 800ba00:	4604      	mov	r4, r0
 800ba02:	b920      	cbnz	r0, 800ba0e <_isatty+0x16>
 800ba04:	f7f9 ffca 	bl	800599c <__errno>
 800ba08:	6005      	str	r5, [r0, #0]
 800ba0a:	4620      	mov	r0, r4
 800ba0c:	bd70      	pop	{r4, r5, r6, pc}
 800ba0e:	4628      	mov	r0, r5
 800ba10:	4621      	mov	r1, r4
 800ba12:	beab      	bkpt	0x00ab
 800ba14:	4604      	mov	r4, r0
 800ba16:	2c01      	cmp	r4, #1
 800ba18:	d0f7      	beq.n	800ba0a <_isatty+0x12>
 800ba1a:	f7f9 ffbf 	bl	800599c <__errno>
 800ba1e:	2400      	movs	r4, #0
 800ba20:	4605      	mov	r5, r0
 800ba22:	2613      	movs	r6, #19
 800ba24:	4630      	mov	r0, r6
 800ba26:	4621      	mov	r1, r4
 800ba28:	beab      	bkpt	0x00ab
 800ba2a:	4606      	mov	r6, r0
 800ba2c:	602e      	str	r6, [r5, #0]
 800ba2e:	e7ec      	b.n	800ba0a <_isatty+0x12>

0800ba30 <_init>:
 800ba30:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ba32:	bf00      	nop
 800ba34:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ba36:	bc08      	pop	{r3}
 800ba38:	469e      	mov	lr, r3
 800ba3a:	4770      	bx	lr

0800ba3c <_fini>:
 800ba3c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ba3e:	bf00      	nop
 800ba40:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ba42:	bc08      	pop	{r3}
 800ba44:	469e      	mov	lr, r3
 800ba46:	4770      	bx	lr
