multiline_comment|/*&n; * arch/ppc/syslib/mv64x60_win.c&n; *&n; * Tables with info on how to manipulate the 32 &amp; 64 bit windows on the&n; * various types of Marvell bridge chips.&n; *&n; * Author: Mark A. Greer &lt;mgreer@mvista.com&gt;&n; *&n; * 2004 (c) MontaVista, Software, Inc.  This file is licensed under&n; * the terms of the GNU General Public License version 2.  This program&n; * is licensed &quot;as is&quot; without any warranty of any kind, whether express&n; * or implied.&n; */
macro_line|#include &lt;linux/kernel.h&gt;
macro_line|#include &lt;linux/init.h&gt;
macro_line|#include &lt;linux/pci.h&gt;
macro_line|#include &lt;linux/slab.h&gt;
macro_line|#include &lt;linux/module.h&gt;
macro_line|#include &lt;linux/string.h&gt;
macro_line|#include &lt;linux/bootmem.h&gt;
macro_line|#include &lt;linux/mv643xx.h&gt;
macro_line|#include &lt;asm/byteorder.h&gt;
macro_line|#include &lt;asm/io.h&gt;
macro_line|#include &lt;asm/irq.h&gt;
macro_line|#include &lt;asm/uaccess.h&gt;
macro_line|#include &lt;asm/machdep.h&gt;
macro_line|#include &lt;asm/pci-bridge.h&gt;
macro_line|#include &lt;asm/delay.h&gt;
macro_line|#include &lt;asm/mv64x60.h&gt;
multiline_comment|/*&n; *****************************************************************************&n; *&n; *&t;Tables describing how to set up windows on each type of bridge&n; *&n; *****************************************************************************&n; */
r_struct
id|mv64x60_32bit_window
DECL|variable|__initdata
id|gt64260_32bit_windows
(braket
id|MV64x60_32BIT_WIN_COUNT
)braket
id|__initdata
op_assign
(brace
multiline_comment|/* CPU-&gt;MEM Windows */
(braket
id|MV64x60_CPU2MEM_0_WIN
)braket
op_assign
(brace
dot
id|base_reg
op_assign
id|MV64x60_CPU2MEM_0_BASE
comma
dot
id|size_reg
op_assign
id|MV64x60_CPU2MEM_0_SIZE
comma
dot
id|base_bits
op_assign
l_int|12
comma
dot
id|size_bits
op_assign
l_int|12
comma
dot
id|get_from_field
op_assign
id|mv64x60_shift_left
comma
dot
id|map_to_field
op_assign
id|mv64x60_shift_right
comma
dot
id|extra
op_assign
l_int|0
)brace
comma
(braket
id|MV64x60_CPU2MEM_1_WIN
)braket
op_assign
(brace
dot
id|base_reg
op_assign
id|MV64x60_CPU2MEM_1_BASE
comma
dot
id|size_reg
op_assign
id|MV64x60_CPU2MEM_1_SIZE
comma
dot
id|base_bits
op_assign
l_int|12
comma
dot
id|size_bits
op_assign
l_int|12
comma
dot
id|get_from_field
op_assign
id|mv64x60_shift_left
comma
dot
id|map_to_field
op_assign
id|mv64x60_shift_right
comma
dot
id|extra
op_assign
l_int|0
)brace
comma
(braket
id|MV64x60_CPU2MEM_2_WIN
)braket
op_assign
(brace
dot
id|base_reg
op_assign
id|MV64x60_CPU2MEM_2_BASE
comma
dot
id|size_reg
op_assign
id|MV64x60_CPU2MEM_2_SIZE
comma
dot
id|base_bits
op_assign
l_int|12
comma
dot
id|size_bits
op_assign
l_int|12
comma
dot
id|get_from_field
op_assign
id|mv64x60_shift_left
comma
dot
id|map_to_field
op_assign
id|mv64x60_shift_right
comma
dot
id|extra
op_assign
l_int|0
)brace
comma
(braket
id|MV64x60_CPU2MEM_3_WIN
)braket
op_assign
(brace
dot
id|base_reg
op_assign
id|MV64x60_CPU2MEM_3_BASE
comma
dot
id|size_reg
op_assign
id|MV64x60_CPU2MEM_3_SIZE
comma
dot
id|base_bits
op_assign
l_int|12
comma
dot
id|size_bits
op_assign
l_int|12
comma
dot
id|get_from_field
op_assign
id|mv64x60_shift_left
comma
dot
id|map_to_field
op_assign
id|mv64x60_shift_right
comma
dot
id|extra
op_assign
l_int|0
)brace
comma
multiline_comment|/* CPU-&gt;Device Windows */
(braket
id|MV64x60_CPU2DEV_0_WIN
)braket
op_assign
(brace
dot
id|base_reg
op_assign
id|MV64x60_CPU2DEV_0_BASE
comma
dot
id|size_reg
op_assign
id|MV64x60_CPU2DEV_0_SIZE
comma
dot
id|base_bits
op_assign
l_int|12
comma
dot
id|size_bits
op_assign
l_int|12
comma
dot
id|get_from_field
op_assign
id|mv64x60_shift_left
comma
dot
id|map_to_field
op_assign
id|mv64x60_shift_right
comma
dot
id|extra
op_assign
l_int|0
)brace
comma
(braket
id|MV64x60_CPU2DEV_1_WIN
)braket
op_assign
(brace
dot
id|base_reg
op_assign
id|MV64x60_CPU2DEV_1_BASE
comma
dot
id|size_reg
op_assign
id|MV64x60_CPU2DEV_1_SIZE
comma
dot
id|base_bits
op_assign
l_int|12
comma
dot
id|size_bits
op_assign
l_int|12
comma
dot
id|get_from_field
op_assign
id|mv64x60_shift_left
comma
dot
id|map_to_field
op_assign
id|mv64x60_shift_right
comma
dot
id|extra
op_assign
l_int|0
)brace
comma
(braket
id|MV64x60_CPU2DEV_2_WIN
)braket
op_assign
(brace
dot
id|base_reg
op_assign
id|MV64x60_CPU2DEV_2_BASE
comma
dot
id|size_reg
op_assign
id|MV64x60_CPU2DEV_2_SIZE
comma
dot
id|base_bits
op_assign
l_int|12
comma
dot
id|size_bits
op_assign
l_int|12
comma
dot
id|get_from_field
op_assign
id|mv64x60_shift_left
comma
dot
id|map_to_field
op_assign
id|mv64x60_shift_right
comma
dot
id|extra
op_assign
l_int|0
)brace
comma
(braket
id|MV64x60_CPU2DEV_3_WIN
)braket
op_assign
(brace
dot
id|base_reg
op_assign
id|MV64x60_CPU2DEV_3_BASE
comma
dot
id|size_reg
op_assign
id|MV64x60_CPU2DEV_3_SIZE
comma
dot
id|base_bits
op_assign
l_int|12
comma
dot
id|size_bits
op_assign
l_int|12
comma
dot
id|get_from_field
op_assign
id|mv64x60_shift_left
comma
dot
id|map_to_field
op_assign
id|mv64x60_shift_right
comma
dot
id|extra
op_assign
l_int|0
)brace
comma
multiline_comment|/* CPU-&gt;Boot Window */
(braket
id|MV64x60_CPU2BOOT_WIN
)braket
op_assign
(brace
dot
id|base_reg
op_assign
id|MV64x60_CPU2BOOT_0_BASE
comma
dot
id|size_reg
op_assign
id|MV64x60_CPU2BOOT_0_SIZE
comma
dot
id|base_bits
op_assign
l_int|12
comma
dot
id|size_bits
op_assign
l_int|12
comma
dot
id|get_from_field
op_assign
id|mv64x60_shift_left
comma
dot
id|map_to_field
op_assign
id|mv64x60_shift_right
comma
dot
id|extra
op_assign
l_int|0
)brace
comma
multiline_comment|/* CPU-&gt;PCI 0 Windows */
(braket
id|MV64x60_CPU2PCI0_IO_WIN
)braket
op_assign
(brace
dot
id|base_reg
op_assign
id|MV64x60_CPU2PCI0_IO_BASE
comma
dot
id|size_reg
op_assign
id|MV64x60_CPU2PCI0_IO_SIZE
comma
dot
id|base_bits
op_assign
l_int|12
comma
dot
id|size_bits
op_assign
l_int|12
comma
dot
id|get_from_field
op_assign
id|mv64x60_shift_left
comma
dot
id|map_to_field
op_assign
id|mv64x60_shift_right
comma
dot
id|extra
op_assign
l_int|0
)brace
comma
(braket
id|MV64x60_CPU2PCI0_MEM_0_WIN
)braket
op_assign
(brace
dot
id|base_reg
op_assign
id|MV64x60_CPU2PCI0_MEM_0_BASE
comma
dot
id|size_reg
op_assign
id|MV64x60_CPU2PCI0_MEM_0_SIZE
comma
dot
id|base_bits
op_assign
l_int|12
comma
dot
id|size_bits
op_assign
l_int|12
comma
dot
id|get_from_field
op_assign
id|mv64x60_shift_left
comma
dot
id|map_to_field
op_assign
id|mv64x60_shift_right
comma
dot
id|extra
op_assign
l_int|0
)brace
comma
(braket
id|MV64x60_CPU2PCI0_MEM_1_WIN
)braket
op_assign
(brace
dot
id|base_reg
op_assign
id|MV64x60_CPU2PCI0_MEM_1_BASE
comma
dot
id|size_reg
op_assign
id|MV64x60_CPU2PCI0_MEM_1_SIZE
comma
dot
id|base_bits
op_assign
l_int|12
comma
dot
id|size_bits
op_assign
l_int|12
comma
dot
id|get_from_field
op_assign
id|mv64x60_shift_left
comma
dot
id|map_to_field
op_assign
id|mv64x60_shift_right
comma
dot
id|extra
op_assign
l_int|0
)brace
comma
(braket
id|MV64x60_CPU2PCI0_MEM_2_WIN
)braket
op_assign
(brace
dot
id|base_reg
op_assign
id|MV64x60_CPU2PCI0_MEM_2_BASE
comma
dot
id|size_reg
op_assign
id|MV64x60_CPU2PCI0_MEM_2_SIZE
comma
dot
id|base_bits
op_assign
l_int|12
comma
dot
id|size_bits
op_assign
l_int|12
comma
dot
id|get_from_field
op_assign
id|mv64x60_shift_left
comma
dot
id|map_to_field
op_assign
id|mv64x60_shift_right
comma
dot
id|extra
op_assign
l_int|0
)brace
comma
(braket
id|MV64x60_CPU2PCI0_MEM_3_WIN
)braket
op_assign
(brace
dot
id|base_reg
op_assign
id|MV64x60_CPU2PCI0_MEM_3_BASE
comma
dot
id|size_reg
op_assign
id|MV64x60_CPU2PCI0_MEM_3_SIZE
comma
dot
id|base_bits
op_assign
l_int|12
comma
dot
id|size_bits
op_assign
l_int|12
comma
dot
id|get_from_field
op_assign
id|mv64x60_shift_left
comma
dot
id|map_to_field
op_assign
id|mv64x60_shift_right
comma
dot
id|extra
op_assign
l_int|0
)brace
comma
multiline_comment|/* CPU-&gt;PCI 1 Windows */
(braket
id|MV64x60_CPU2PCI1_IO_WIN
)braket
op_assign
(brace
dot
id|base_reg
op_assign
id|MV64x60_CPU2PCI1_IO_BASE
comma
dot
id|size_reg
op_assign
id|MV64x60_CPU2PCI1_IO_SIZE
comma
dot
id|base_bits
op_assign
l_int|12
comma
dot
id|size_bits
op_assign
l_int|12
comma
dot
id|get_from_field
op_assign
id|mv64x60_shift_left
comma
dot
id|map_to_field
op_assign
id|mv64x60_shift_right
comma
dot
id|extra
op_assign
l_int|0
)brace
comma
(braket
id|MV64x60_CPU2PCI1_MEM_0_WIN
)braket
op_assign
(brace
dot
id|base_reg
op_assign
id|MV64x60_CPU2PCI1_MEM_0_BASE
comma
dot
id|size_reg
op_assign
id|MV64x60_CPU2PCI1_MEM_0_SIZE
comma
dot
id|base_bits
op_assign
l_int|12
comma
dot
id|size_bits
op_assign
l_int|12
comma
dot
id|get_from_field
op_assign
id|mv64x60_shift_left
comma
dot
id|map_to_field
op_assign
id|mv64x60_shift_right
comma
dot
id|extra
op_assign
l_int|0
)brace
comma
(braket
id|MV64x60_CPU2PCI1_MEM_1_WIN
)braket
op_assign
(brace
dot
id|base_reg
op_assign
id|MV64x60_CPU2PCI1_MEM_1_BASE
comma
dot
id|size_reg
op_assign
id|MV64x60_CPU2PCI1_MEM_1_SIZE
comma
dot
id|base_bits
op_assign
l_int|12
comma
dot
id|size_bits
op_assign
l_int|12
comma
dot
id|get_from_field
op_assign
id|mv64x60_shift_left
comma
dot
id|map_to_field
op_assign
id|mv64x60_shift_right
comma
dot
id|extra
op_assign
l_int|0
)brace
comma
(braket
id|MV64x60_CPU2PCI1_MEM_2_WIN
)braket
op_assign
(brace
dot
id|base_reg
op_assign
id|MV64x60_CPU2PCI1_MEM_2_BASE
comma
dot
id|size_reg
op_assign
id|MV64x60_CPU2PCI1_MEM_2_SIZE
comma
dot
id|base_bits
op_assign
l_int|12
comma
dot
id|size_bits
op_assign
l_int|12
comma
dot
id|get_from_field
op_assign
id|mv64x60_shift_left
comma
dot
id|map_to_field
op_assign
id|mv64x60_shift_right
comma
dot
id|extra
op_assign
l_int|0
)brace
comma
(braket
id|MV64x60_CPU2PCI1_MEM_3_WIN
)braket
op_assign
(brace
dot
id|base_reg
op_assign
id|MV64x60_CPU2PCI1_MEM_3_BASE
comma
dot
id|size_reg
op_assign
id|MV64x60_CPU2PCI1_MEM_3_SIZE
comma
dot
id|base_bits
op_assign
l_int|12
comma
dot
id|size_bits
op_assign
l_int|12
comma
dot
id|get_from_field
op_assign
id|mv64x60_shift_left
comma
dot
id|map_to_field
op_assign
id|mv64x60_shift_right
comma
dot
id|extra
op_assign
l_int|0
)brace
comma
multiline_comment|/* CPU-&gt;SRAM Window (64260 has no integrated SRAM) */
multiline_comment|/* CPU-&gt;PCI 0 Remap I/O Window */
(braket
id|MV64x60_CPU2PCI0_IO_REMAP_WIN
)braket
op_assign
(brace
dot
id|base_reg
op_assign
id|MV64x60_CPU2PCI0_IO_REMAP
comma
dot
id|size_reg
op_assign
l_int|0
comma
dot
id|base_bits
op_assign
l_int|12
comma
dot
id|size_bits
op_assign
l_int|0
comma
dot
id|get_from_field
op_assign
id|mv64x60_shift_left
comma
dot
id|map_to_field
op_assign
id|mv64x60_shift_right
comma
dot
id|extra
op_assign
l_int|0
)brace
comma
multiline_comment|/* CPU-&gt;PCI 1 Remap I/O Window */
(braket
id|MV64x60_CPU2PCI1_IO_REMAP_WIN
)braket
op_assign
(brace
dot
id|base_reg
op_assign
id|MV64x60_CPU2PCI1_IO_REMAP
comma
dot
id|size_reg
op_assign
l_int|0
comma
dot
id|base_bits
op_assign
l_int|12
comma
dot
id|size_bits
op_assign
l_int|0
comma
dot
id|get_from_field
op_assign
id|mv64x60_shift_left
comma
dot
id|map_to_field
op_assign
id|mv64x60_shift_right
comma
dot
id|extra
op_assign
l_int|0
)brace
comma
multiline_comment|/* CPU Memory Protection Windows */
(braket
id|MV64x60_CPU_PROT_0_WIN
)braket
op_assign
(brace
dot
id|base_reg
op_assign
id|MV64x60_CPU_PROT_BASE_0
comma
dot
id|size_reg
op_assign
id|MV64x60_CPU_PROT_SIZE_0
comma
dot
id|base_bits
op_assign
l_int|12
comma
dot
id|size_bits
op_assign
l_int|12
comma
dot
id|get_from_field
op_assign
id|mv64x60_shift_left
comma
dot
id|map_to_field
op_assign
id|mv64x60_shift_right
comma
dot
id|extra
op_assign
l_int|0
)brace
comma
(braket
id|MV64x60_CPU_PROT_1_WIN
)braket
op_assign
(brace
dot
id|base_reg
op_assign
id|MV64x60_CPU_PROT_BASE_1
comma
dot
id|size_reg
op_assign
id|MV64x60_CPU_PROT_SIZE_1
comma
dot
id|base_bits
op_assign
l_int|12
comma
dot
id|size_bits
op_assign
l_int|12
comma
dot
id|get_from_field
op_assign
id|mv64x60_shift_left
comma
dot
id|map_to_field
op_assign
id|mv64x60_shift_right
comma
dot
id|extra
op_assign
l_int|0
)brace
comma
(braket
id|MV64x60_CPU_PROT_2_WIN
)braket
op_assign
(brace
dot
id|base_reg
op_assign
id|MV64x60_CPU_PROT_BASE_2
comma
dot
id|size_reg
op_assign
id|MV64x60_CPU_PROT_SIZE_2
comma
dot
id|base_bits
op_assign
l_int|12
comma
dot
id|size_bits
op_assign
l_int|12
comma
dot
id|get_from_field
op_assign
id|mv64x60_shift_left
comma
dot
id|map_to_field
op_assign
id|mv64x60_shift_right
comma
dot
id|extra
op_assign
l_int|0
)brace
comma
(braket
id|MV64x60_CPU_PROT_3_WIN
)braket
op_assign
(brace
dot
id|base_reg
op_assign
id|MV64x60_CPU_PROT_BASE_3
comma
dot
id|size_reg
op_assign
id|MV64x60_CPU_PROT_SIZE_3
comma
dot
id|base_bits
op_assign
l_int|12
comma
dot
id|size_bits
op_assign
l_int|12
comma
dot
id|get_from_field
op_assign
id|mv64x60_shift_left
comma
dot
id|map_to_field
op_assign
id|mv64x60_shift_right
comma
dot
id|extra
op_assign
l_int|0
)brace
comma
multiline_comment|/* CPU Snoop Windows */
(braket
id|MV64x60_CPU_SNOOP_0_WIN
)braket
op_assign
(brace
dot
id|base_reg
op_assign
id|GT64260_CPU_SNOOP_BASE_0
comma
dot
id|size_reg
op_assign
id|GT64260_CPU_SNOOP_SIZE_0
comma
dot
id|base_bits
op_assign
l_int|12
comma
dot
id|size_bits
op_assign
l_int|12
comma
dot
id|get_from_field
op_assign
id|mv64x60_shift_left
comma
dot
id|map_to_field
op_assign
id|mv64x60_shift_right
comma
dot
id|extra
op_assign
l_int|0
)brace
comma
(braket
id|MV64x60_CPU_SNOOP_1_WIN
)braket
op_assign
(brace
dot
id|base_reg
op_assign
id|GT64260_CPU_SNOOP_BASE_1
comma
dot
id|size_reg
op_assign
id|GT64260_CPU_SNOOP_SIZE_1
comma
dot
id|base_bits
op_assign
l_int|12
comma
dot
id|size_bits
op_assign
l_int|12
comma
dot
id|get_from_field
op_assign
id|mv64x60_shift_left
comma
dot
id|map_to_field
op_assign
id|mv64x60_shift_right
comma
dot
id|extra
op_assign
l_int|0
)brace
comma
(braket
id|MV64x60_CPU_SNOOP_2_WIN
)braket
op_assign
(brace
dot
id|base_reg
op_assign
id|GT64260_CPU_SNOOP_BASE_2
comma
dot
id|size_reg
op_assign
id|GT64260_CPU_SNOOP_SIZE_2
comma
dot
id|base_bits
op_assign
l_int|12
comma
dot
id|size_bits
op_assign
l_int|12
comma
dot
id|get_from_field
op_assign
id|mv64x60_shift_left
comma
dot
id|map_to_field
op_assign
id|mv64x60_shift_right
comma
dot
id|extra
op_assign
l_int|0
)brace
comma
(braket
id|MV64x60_CPU_SNOOP_3_WIN
)braket
op_assign
(brace
dot
id|base_reg
op_assign
id|GT64260_CPU_SNOOP_BASE_3
comma
dot
id|size_reg
op_assign
id|GT64260_CPU_SNOOP_SIZE_3
comma
dot
id|base_bits
op_assign
l_int|12
comma
dot
id|size_bits
op_assign
l_int|12
comma
dot
id|get_from_field
op_assign
id|mv64x60_shift_left
comma
dot
id|map_to_field
op_assign
id|mv64x60_shift_right
comma
dot
id|extra
op_assign
l_int|0
)brace
comma
multiline_comment|/* PCI 0-&gt;System Memory Remap Windows */
(braket
id|MV64x60_PCI02MEM_REMAP_0_WIN
)braket
op_assign
(brace
dot
id|base_reg
op_assign
id|MV64x60_PCI0_SLAVE_MEM_0_REMAP
comma
dot
id|size_reg
op_assign
l_int|0
comma
dot
id|base_bits
op_assign
l_int|20
comma
dot
id|size_bits
op_assign
l_int|0
comma
dot
id|get_from_field
op_assign
id|mv64x60_mask
comma
dot
id|map_to_field
op_assign
id|mv64x60_mask
comma
dot
id|extra
op_assign
l_int|0
)brace
comma
(braket
id|MV64x60_PCI02MEM_REMAP_1_WIN
)braket
op_assign
(brace
dot
id|base_reg
op_assign
id|MV64x60_PCI0_SLAVE_MEM_1_REMAP
comma
dot
id|size_reg
op_assign
l_int|0
comma
dot
id|base_bits
op_assign
l_int|20
comma
dot
id|size_bits
op_assign
l_int|0
comma
dot
id|get_from_field
op_assign
id|mv64x60_mask
comma
dot
id|map_to_field
op_assign
id|mv64x60_mask
comma
dot
id|extra
op_assign
l_int|0
)brace
comma
(braket
id|MV64x60_PCI02MEM_REMAP_2_WIN
)braket
op_assign
(brace
dot
id|base_reg
op_assign
id|MV64x60_PCI0_SLAVE_MEM_1_REMAP
comma
dot
id|size_reg
op_assign
l_int|0
comma
dot
id|base_bits
op_assign
l_int|20
comma
dot
id|size_bits
op_assign
l_int|0
comma
dot
id|get_from_field
op_assign
id|mv64x60_mask
comma
dot
id|map_to_field
op_assign
id|mv64x60_mask
comma
dot
id|extra
op_assign
l_int|0
)brace
comma
(braket
id|MV64x60_PCI02MEM_REMAP_3_WIN
)braket
op_assign
(brace
dot
id|base_reg
op_assign
id|MV64x60_PCI0_SLAVE_MEM_1_REMAP
comma
dot
id|size_reg
op_assign
l_int|0
comma
dot
id|base_bits
op_assign
l_int|20
comma
dot
id|size_bits
op_assign
l_int|0
comma
dot
id|get_from_field
op_assign
id|mv64x60_mask
comma
dot
id|map_to_field
op_assign
id|mv64x60_mask
comma
dot
id|extra
op_assign
l_int|0
)brace
comma
multiline_comment|/* PCI 1-&gt;System Memory Remap Windows */
(braket
id|MV64x60_PCI12MEM_REMAP_0_WIN
)braket
op_assign
(brace
dot
id|base_reg
op_assign
id|MV64x60_PCI1_SLAVE_MEM_0_REMAP
comma
dot
id|size_reg
op_assign
l_int|0
comma
dot
id|base_bits
op_assign
l_int|20
comma
dot
id|size_bits
op_assign
l_int|0
comma
dot
id|get_from_field
op_assign
id|mv64x60_mask
comma
dot
id|map_to_field
op_assign
id|mv64x60_mask
comma
dot
id|extra
op_assign
l_int|0
)brace
comma
(braket
id|MV64x60_PCI12MEM_REMAP_1_WIN
)braket
op_assign
(brace
dot
id|base_reg
op_assign
id|MV64x60_PCI1_SLAVE_MEM_1_REMAP
comma
dot
id|size_reg
op_assign
l_int|0
comma
dot
id|base_bits
op_assign
l_int|20
comma
dot
id|size_bits
op_assign
l_int|0
comma
dot
id|get_from_field
op_assign
id|mv64x60_mask
comma
dot
id|map_to_field
op_assign
id|mv64x60_mask
comma
dot
id|extra
op_assign
l_int|0
)brace
comma
(braket
id|MV64x60_PCI12MEM_REMAP_2_WIN
)braket
op_assign
(brace
dot
id|base_reg
op_assign
id|MV64x60_PCI1_SLAVE_MEM_1_REMAP
comma
dot
id|size_reg
op_assign
l_int|0
comma
dot
id|base_bits
op_assign
l_int|20
comma
dot
id|size_bits
op_assign
l_int|0
comma
dot
id|get_from_field
op_assign
id|mv64x60_mask
comma
dot
id|map_to_field
op_assign
id|mv64x60_mask
comma
dot
id|extra
op_assign
l_int|0
)brace
comma
(braket
id|MV64x60_PCI12MEM_REMAP_3_WIN
)braket
op_assign
(brace
dot
id|base_reg
op_assign
id|MV64x60_PCI1_SLAVE_MEM_1_REMAP
comma
dot
id|size_reg
op_assign
l_int|0
comma
dot
id|base_bits
op_assign
l_int|20
comma
dot
id|size_bits
op_assign
l_int|0
comma
dot
id|get_from_field
op_assign
id|mv64x60_mask
comma
dot
id|map_to_field
op_assign
id|mv64x60_mask
comma
dot
id|extra
op_assign
l_int|0
)brace
comma
multiline_comment|/* ENET-&gt;SRAM Window (64260 doesn&squot;t have separate windows) */
multiline_comment|/* MPSC-&gt;SRAM Window (64260 doesn&squot;t have separate windows) */
multiline_comment|/* IDMA-&gt;SRAM Window (64260 doesn&squot;t have separate windows) */
)brace
suffix:semicolon
r_struct
id|mv64x60_64bit_window
DECL|variable|__initdata
id|gt64260_64bit_windows
(braket
id|MV64x60_64BIT_WIN_COUNT
)braket
id|__initdata
op_assign
(brace
multiline_comment|/* CPU-&gt;PCI 0 MEM Remap Windows */
(braket
id|MV64x60_CPU2PCI0_MEM_0_REMAP_WIN
)braket
op_assign
(brace
dot
id|base_hi_reg
op_assign
id|MV64x60_CPU2PCI0_MEM_0_REMAP_HI
comma
dot
id|base_lo_reg
op_assign
id|MV64x60_CPU2PCI0_MEM_0_REMAP_LO
comma
dot
id|size_reg
op_assign
l_int|0
comma
dot
id|base_lo_bits
op_assign
l_int|12
comma
dot
id|size_bits
op_assign
l_int|0
comma
dot
id|get_from_field
op_assign
id|mv64x60_shift_left
comma
dot
id|map_to_field
op_assign
id|mv64x60_shift_right
comma
dot
id|extra
op_assign
l_int|0
)brace
comma
(braket
id|MV64x60_CPU2PCI0_MEM_1_REMAP_WIN
)braket
op_assign
(brace
dot
id|base_hi_reg
op_assign
id|MV64x60_CPU2PCI0_MEM_1_REMAP_HI
comma
dot
id|base_lo_reg
op_assign
id|MV64x60_CPU2PCI0_MEM_1_REMAP_LO
comma
dot
id|size_reg
op_assign
l_int|0
comma
dot
id|base_lo_bits
op_assign
l_int|12
comma
dot
id|size_bits
op_assign
l_int|0
comma
dot
id|get_from_field
op_assign
id|mv64x60_shift_left
comma
dot
id|map_to_field
op_assign
id|mv64x60_shift_right
comma
dot
id|extra
op_assign
l_int|0
)brace
comma
(braket
id|MV64x60_CPU2PCI0_MEM_2_REMAP_WIN
)braket
op_assign
(brace
dot
id|base_hi_reg
op_assign
id|MV64x60_CPU2PCI0_MEM_2_REMAP_HI
comma
dot
id|base_lo_reg
op_assign
id|MV64x60_CPU2PCI0_MEM_2_REMAP_LO
comma
dot
id|size_reg
op_assign
l_int|0
comma
dot
id|base_lo_bits
op_assign
l_int|12
comma
dot
id|size_bits
op_assign
l_int|0
comma
dot
id|get_from_field
op_assign
id|mv64x60_shift_left
comma
dot
id|map_to_field
op_assign
id|mv64x60_shift_right
comma
dot
id|extra
op_assign
l_int|0
)brace
comma
(braket
id|MV64x60_CPU2PCI0_MEM_3_REMAP_WIN
)braket
op_assign
(brace
dot
id|base_hi_reg
op_assign
id|MV64x60_CPU2PCI0_MEM_3_REMAP_HI
comma
dot
id|base_lo_reg
op_assign
id|MV64x60_CPU2PCI0_MEM_3_REMAP_LO
comma
dot
id|size_reg
op_assign
l_int|0
comma
dot
id|base_lo_bits
op_assign
l_int|12
comma
dot
id|size_bits
op_assign
l_int|0
comma
dot
id|get_from_field
op_assign
id|mv64x60_shift_left
comma
dot
id|map_to_field
op_assign
id|mv64x60_shift_right
comma
dot
id|extra
op_assign
l_int|0
)brace
comma
multiline_comment|/* CPU-&gt;PCI 1 MEM Remap Windows */
(braket
id|MV64x60_CPU2PCI1_MEM_0_REMAP_WIN
)braket
op_assign
(brace
dot
id|base_hi_reg
op_assign
id|MV64x60_CPU2PCI1_MEM_0_REMAP_HI
comma
dot
id|base_lo_reg
op_assign
id|MV64x60_CPU2PCI1_MEM_0_REMAP_LO
comma
dot
id|size_reg
op_assign
l_int|0
comma
dot
id|base_lo_bits
op_assign
l_int|12
comma
dot
id|size_bits
op_assign
l_int|0
comma
dot
id|get_from_field
op_assign
id|mv64x60_shift_left
comma
dot
id|map_to_field
op_assign
id|mv64x60_shift_right
comma
dot
id|extra
op_assign
l_int|0
)brace
comma
(braket
id|MV64x60_CPU2PCI1_MEM_1_REMAP_WIN
)braket
op_assign
(brace
dot
id|base_hi_reg
op_assign
id|MV64x60_CPU2PCI1_MEM_1_REMAP_HI
comma
dot
id|base_lo_reg
op_assign
id|MV64x60_CPU2PCI1_MEM_1_REMAP_LO
comma
dot
id|size_reg
op_assign
l_int|0
comma
dot
id|base_lo_bits
op_assign
l_int|12
comma
dot
id|size_bits
op_assign
l_int|0
comma
dot
id|get_from_field
op_assign
id|mv64x60_shift_left
comma
dot
id|map_to_field
op_assign
id|mv64x60_shift_right
comma
dot
id|extra
op_assign
l_int|0
)brace
comma
(braket
id|MV64x60_CPU2PCI1_MEM_2_REMAP_WIN
)braket
op_assign
(brace
dot
id|base_hi_reg
op_assign
id|MV64x60_CPU2PCI1_MEM_2_REMAP_HI
comma
dot
id|base_lo_reg
op_assign
id|MV64x60_CPU2PCI1_MEM_2_REMAP_LO
comma
dot
id|size_reg
op_assign
l_int|0
comma
dot
id|base_lo_bits
op_assign
l_int|12
comma
dot
id|size_bits
op_assign
l_int|0
comma
dot
id|get_from_field
op_assign
id|mv64x60_shift_left
comma
dot
id|map_to_field
op_assign
id|mv64x60_shift_right
comma
dot
id|extra
op_assign
l_int|0
)brace
comma
(braket
id|MV64x60_CPU2PCI1_MEM_3_REMAP_WIN
)braket
op_assign
(brace
dot
id|base_hi_reg
op_assign
id|MV64x60_CPU2PCI1_MEM_3_REMAP_HI
comma
dot
id|base_lo_reg
op_assign
id|MV64x60_CPU2PCI1_MEM_3_REMAP_LO
comma
dot
id|size_reg
op_assign
l_int|0
comma
dot
id|base_lo_bits
op_assign
l_int|12
comma
dot
id|size_bits
op_assign
l_int|0
comma
dot
id|get_from_field
op_assign
id|mv64x60_shift_left
comma
dot
id|map_to_field
op_assign
id|mv64x60_shift_right
comma
dot
id|extra
op_assign
l_int|0
)brace
comma
multiline_comment|/* PCI 0-&gt;MEM Access Control Windows */
(braket
id|MV64x60_PCI02MEM_ACC_CNTL_0_WIN
)braket
op_assign
(brace
dot
id|base_hi_reg
op_assign
id|MV64x60_PCI0_ACC_CNTL_0_BASE_HI
comma
dot
id|base_lo_reg
op_assign
id|MV64x60_PCI0_ACC_CNTL_0_BASE_LO
comma
dot
id|size_reg
op_assign
id|MV64x60_PCI0_ACC_CNTL_0_SIZE
comma
dot
id|base_lo_bits
op_assign
l_int|12
comma
dot
id|size_bits
op_assign
l_int|12
comma
dot
id|get_from_field
op_assign
id|mv64x60_shift_left
comma
dot
id|map_to_field
op_assign
id|mv64x60_shift_right
comma
dot
id|extra
op_assign
l_int|0
)brace
comma
(braket
id|MV64x60_PCI02MEM_ACC_CNTL_1_WIN
)braket
op_assign
(brace
dot
id|base_hi_reg
op_assign
id|MV64x60_PCI0_ACC_CNTL_1_BASE_HI
comma
dot
id|base_lo_reg
op_assign
id|MV64x60_PCI0_ACC_CNTL_1_BASE_LO
comma
dot
id|size_reg
op_assign
id|MV64x60_PCI0_ACC_CNTL_1_SIZE
comma
dot
id|base_lo_bits
op_assign
l_int|12
comma
dot
id|size_bits
op_assign
l_int|12
comma
dot
id|get_from_field
op_assign
id|mv64x60_shift_left
comma
dot
id|map_to_field
op_assign
id|mv64x60_shift_right
comma
dot
id|extra
op_assign
l_int|0
)brace
comma
(braket
id|MV64x60_PCI02MEM_ACC_CNTL_2_WIN
)braket
op_assign
(brace
dot
id|base_hi_reg
op_assign
id|MV64x60_PCI0_ACC_CNTL_2_BASE_HI
comma
dot
id|base_lo_reg
op_assign
id|MV64x60_PCI0_ACC_CNTL_2_BASE_LO
comma
dot
id|size_reg
op_assign
id|MV64x60_PCI0_ACC_CNTL_2_SIZE
comma
dot
id|base_lo_bits
op_assign
l_int|12
comma
dot
id|size_bits
op_assign
l_int|12
comma
dot
id|get_from_field
op_assign
id|mv64x60_shift_left
comma
dot
id|map_to_field
op_assign
id|mv64x60_shift_right
comma
dot
id|extra
op_assign
l_int|0
)brace
comma
(braket
id|MV64x60_PCI02MEM_ACC_CNTL_3_WIN
)braket
op_assign
(brace
dot
id|base_hi_reg
op_assign
id|MV64x60_PCI0_ACC_CNTL_3_BASE_HI
comma
dot
id|base_lo_reg
op_assign
id|MV64x60_PCI0_ACC_CNTL_3_BASE_LO
comma
dot
id|size_reg
op_assign
id|MV64x60_PCI0_ACC_CNTL_3_SIZE
comma
dot
id|base_lo_bits
op_assign
l_int|12
comma
dot
id|size_bits
op_assign
l_int|12
comma
dot
id|get_from_field
op_assign
id|mv64x60_shift_left
comma
dot
id|map_to_field
op_assign
id|mv64x60_shift_right
comma
dot
id|extra
op_assign
l_int|0
)brace
comma
multiline_comment|/* PCI 1-&gt;MEM Access Control Windows */
(braket
id|MV64x60_PCI12MEM_ACC_CNTL_0_WIN
)braket
op_assign
(brace
dot
id|base_hi_reg
op_assign
id|MV64x60_PCI1_ACC_CNTL_0_BASE_HI
comma
dot
id|base_lo_reg
op_assign
id|MV64x60_PCI1_ACC_CNTL_0_BASE_LO
comma
dot
id|size_reg
op_assign
id|MV64x60_PCI1_ACC_CNTL_0_SIZE
comma
dot
id|base_lo_bits
op_assign
l_int|12
comma
dot
id|size_bits
op_assign
l_int|12
comma
dot
id|get_from_field
op_assign
id|mv64x60_shift_left
comma
dot
id|map_to_field
op_assign
id|mv64x60_shift_right
comma
dot
id|extra
op_assign
l_int|0
)brace
comma
(braket
id|MV64x60_PCI12MEM_ACC_CNTL_1_WIN
)braket
op_assign
(brace
dot
id|base_hi_reg
op_assign
id|MV64x60_PCI1_ACC_CNTL_1_BASE_HI
comma
dot
id|base_lo_reg
op_assign
id|MV64x60_PCI1_ACC_CNTL_1_BASE_LO
comma
dot
id|size_reg
op_assign
id|MV64x60_PCI1_ACC_CNTL_1_SIZE
comma
dot
id|base_lo_bits
op_assign
l_int|12
comma
dot
id|size_bits
op_assign
l_int|12
comma
dot
id|get_from_field
op_assign
id|mv64x60_shift_left
comma
dot
id|map_to_field
op_assign
id|mv64x60_shift_right
comma
dot
id|extra
op_assign
l_int|0
)brace
comma
(braket
id|MV64x60_PCI12MEM_ACC_CNTL_2_WIN
)braket
op_assign
(brace
dot
id|base_hi_reg
op_assign
id|MV64x60_PCI1_ACC_CNTL_2_BASE_HI
comma
dot
id|base_lo_reg
op_assign
id|MV64x60_PCI1_ACC_CNTL_2_BASE_LO
comma
dot
id|size_reg
op_assign
id|MV64x60_PCI1_ACC_CNTL_2_SIZE
comma
dot
id|base_lo_bits
op_assign
l_int|12
comma
dot
id|size_bits
op_assign
l_int|12
comma
dot
id|get_from_field
op_assign
id|mv64x60_shift_left
comma
dot
id|map_to_field
op_assign
id|mv64x60_shift_right
comma
dot
id|extra
op_assign
l_int|0
)brace
comma
(braket
id|MV64x60_PCI12MEM_ACC_CNTL_3_WIN
)braket
op_assign
(brace
dot
id|base_hi_reg
op_assign
id|MV64x60_PCI1_ACC_CNTL_3_BASE_HI
comma
dot
id|base_lo_reg
op_assign
id|MV64x60_PCI1_ACC_CNTL_3_BASE_LO
comma
dot
id|size_reg
op_assign
id|MV64x60_PCI1_ACC_CNTL_3_SIZE
comma
dot
id|base_lo_bits
op_assign
l_int|12
comma
dot
id|size_bits
op_assign
l_int|12
comma
dot
id|get_from_field
op_assign
id|mv64x60_shift_left
comma
dot
id|map_to_field
op_assign
id|mv64x60_shift_right
comma
dot
id|extra
op_assign
l_int|0
)brace
comma
multiline_comment|/* PCI 0-&gt;MEM Snoop Windows */
(braket
id|MV64x60_PCI02MEM_SNOOP_0_WIN
)braket
op_assign
(brace
dot
id|base_hi_reg
op_assign
id|GT64260_PCI0_SNOOP_0_BASE_HI
comma
dot
id|base_lo_reg
op_assign
id|GT64260_PCI0_SNOOP_0_BASE_LO
comma
dot
id|size_reg
op_assign
id|GT64260_PCI0_SNOOP_0_SIZE
comma
dot
id|base_lo_bits
op_assign
l_int|12
comma
dot
id|size_bits
op_assign
l_int|12
comma
dot
id|get_from_field
op_assign
id|mv64x60_shift_left
comma
dot
id|map_to_field
op_assign
id|mv64x60_shift_right
comma
dot
id|extra
op_assign
l_int|0
)brace
comma
(braket
id|MV64x60_PCI02MEM_SNOOP_1_WIN
)braket
op_assign
(brace
dot
id|base_hi_reg
op_assign
id|GT64260_PCI0_SNOOP_1_BASE_HI
comma
dot
id|base_lo_reg
op_assign
id|GT64260_PCI0_SNOOP_1_BASE_LO
comma
dot
id|size_reg
op_assign
id|GT64260_PCI0_SNOOP_1_SIZE
comma
dot
id|base_lo_bits
op_assign
l_int|12
comma
dot
id|size_bits
op_assign
l_int|12
comma
dot
id|get_from_field
op_assign
id|mv64x60_shift_left
comma
dot
id|map_to_field
op_assign
id|mv64x60_shift_right
comma
dot
id|extra
op_assign
l_int|0
)brace
comma
(braket
id|MV64x60_PCI02MEM_SNOOP_2_WIN
)braket
op_assign
(brace
dot
id|base_hi_reg
op_assign
id|GT64260_PCI0_SNOOP_2_BASE_HI
comma
dot
id|base_lo_reg
op_assign
id|GT64260_PCI0_SNOOP_2_BASE_LO
comma
dot
id|size_reg
op_assign
id|GT64260_PCI0_SNOOP_2_SIZE
comma
dot
id|base_lo_bits
op_assign
l_int|12
comma
dot
id|size_bits
op_assign
l_int|12
comma
dot
id|get_from_field
op_assign
id|mv64x60_shift_left
comma
dot
id|map_to_field
op_assign
id|mv64x60_shift_right
comma
dot
id|extra
op_assign
l_int|0
)brace
comma
(braket
id|MV64x60_PCI02MEM_SNOOP_3_WIN
)braket
op_assign
(brace
dot
id|base_hi_reg
op_assign
id|GT64260_PCI0_SNOOP_3_BASE_HI
comma
dot
id|base_lo_reg
op_assign
id|GT64260_PCI0_SNOOP_3_BASE_LO
comma
dot
id|size_reg
op_assign
id|GT64260_PCI0_SNOOP_3_SIZE
comma
dot
id|base_lo_bits
op_assign
l_int|12
comma
dot
id|size_bits
op_assign
l_int|12
comma
dot
id|get_from_field
op_assign
id|mv64x60_shift_left
comma
dot
id|map_to_field
op_assign
id|mv64x60_shift_right
comma
dot
id|extra
op_assign
l_int|0
)brace
comma
multiline_comment|/* PCI 1-&gt;MEM Snoop Windows */
(braket
id|MV64x60_PCI12MEM_SNOOP_0_WIN
)braket
op_assign
(brace
dot
id|base_hi_reg
op_assign
id|GT64260_PCI1_SNOOP_0_BASE_HI
comma
dot
id|base_lo_reg
op_assign
id|GT64260_PCI1_SNOOP_0_BASE_LO
comma
dot
id|size_reg
op_assign
id|GT64260_PCI1_SNOOP_0_SIZE
comma
dot
id|base_lo_bits
op_assign
l_int|12
comma
dot
id|size_bits
op_assign
l_int|12
comma
dot
id|get_from_field
op_assign
id|mv64x60_shift_left
comma
dot
id|map_to_field
op_assign
id|mv64x60_shift_right
comma
dot
id|extra
op_assign
l_int|0
)brace
comma
(braket
id|MV64x60_PCI12MEM_SNOOP_1_WIN
)braket
op_assign
(brace
dot
id|base_hi_reg
op_assign
id|GT64260_PCI1_SNOOP_1_BASE_HI
comma
dot
id|base_lo_reg
op_assign
id|GT64260_PCI1_SNOOP_1_BASE_LO
comma
dot
id|size_reg
op_assign
id|GT64260_PCI1_SNOOP_1_SIZE
comma
dot
id|base_lo_bits
op_assign
l_int|12
comma
dot
id|size_bits
op_assign
l_int|12
comma
dot
id|get_from_field
op_assign
id|mv64x60_shift_left
comma
dot
id|map_to_field
op_assign
id|mv64x60_shift_right
comma
dot
id|extra
op_assign
l_int|0
)brace
comma
(braket
id|MV64x60_PCI12MEM_SNOOP_2_WIN
)braket
op_assign
(brace
dot
id|base_hi_reg
op_assign
id|GT64260_PCI1_SNOOP_2_BASE_HI
comma
dot
id|base_lo_reg
op_assign
id|GT64260_PCI1_SNOOP_2_BASE_LO
comma
dot
id|size_reg
op_assign
id|GT64260_PCI1_SNOOP_2_SIZE
comma
dot
id|base_lo_bits
op_assign
l_int|12
comma
dot
id|size_bits
op_assign
l_int|12
comma
dot
id|get_from_field
op_assign
id|mv64x60_shift_left
comma
dot
id|map_to_field
op_assign
id|mv64x60_shift_right
comma
dot
id|extra
op_assign
l_int|0
)brace
comma
(braket
id|MV64x60_PCI12MEM_SNOOP_3_WIN
)braket
op_assign
(brace
dot
id|base_hi_reg
op_assign
id|GT64260_PCI1_SNOOP_3_BASE_HI
comma
dot
id|base_lo_reg
op_assign
id|GT64260_PCI1_SNOOP_3_BASE_LO
comma
dot
id|size_reg
op_assign
id|GT64260_PCI1_SNOOP_3_SIZE
comma
dot
id|base_lo_bits
op_assign
l_int|12
comma
dot
id|size_bits
op_assign
l_int|12
comma
dot
id|get_from_field
op_assign
id|mv64x60_shift_left
comma
dot
id|map_to_field
op_assign
id|mv64x60_shift_right
comma
dot
id|extra
op_assign
l_int|0
)brace
comma
)brace
suffix:semicolon
r_struct
id|mv64x60_32bit_window
DECL|variable|__initdata
id|mv64360_32bit_windows
(braket
id|MV64x60_32BIT_WIN_COUNT
)braket
id|__initdata
op_assign
(brace
multiline_comment|/* CPU-&gt;MEM Windows */
(braket
id|MV64x60_CPU2MEM_0_WIN
)braket
op_assign
(brace
dot
id|base_reg
op_assign
id|MV64x60_CPU2MEM_0_BASE
comma
dot
id|size_reg
op_assign
id|MV64x60_CPU2MEM_0_SIZE
comma
dot
id|base_bits
op_assign
l_int|16
comma
dot
id|size_bits
op_assign
l_int|16
comma
dot
id|get_from_field
op_assign
id|mv64x60_shift_left
comma
dot
id|map_to_field
op_assign
id|mv64x60_shift_right
comma
dot
id|extra
op_assign
id|MV64x60_EXTRA_CPUWIN_ENAB
op_or
l_int|0
)brace
comma
(braket
id|MV64x60_CPU2MEM_1_WIN
)braket
op_assign
(brace
dot
id|base_reg
op_assign
id|MV64x60_CPU2MEM_1_BASE
comma
dot
id|size_reg
op_assign
id|MV64x60_CPU2MEM_1_SIZE
comma
dot
id|base_bits
op_assign
l_int|16
comma
dot
id|size_bits
op_assign
l_int|16
comma
dot
id|get_from_field
op_assign
id|mv64x60_shift_left
comma
dot
id|map_to_field
op_assign
id|mv64x60_shift_right
comma
dot
id|extra
op_assign
id|MV64x60_EXTRA_CPUWIN_ENAB
op_or
l_int|1
)brace
comma
(braket
id|MV64x60_CPU2MEM_2_WIN
)braket
op_assign
(brace
dot
id|base_reg
op_assign
id|MV64x60_CPU2MEM_2_BASE
comma
dot
id|size_reg
op_assign
id|MV64x60_CPU2MEM_2_SIZE
comma
dot
id|base_bits
op_assign
l_int|16
comma
dot
id|size_bits
op_assign
l_int|16
comma
dot
id|get_from_field
op_assign
id|mv64x60_shift_left
comma
dot
id|map_to_field
op_assign
id|mv64x60_shift_right
comma
dot
id|extra
op_assign
id|MV64x60_EXTRA_CPUWIN_ENAB
op_or
l_int|2
)brace
comma
(braket
id|MV64x60_CPU2MEM_3_WIN
)braket
op_assign
(brace
dot
id|base_reg
op_assign
id|MV64x60_CPU2MEM_3_BASE
comma
dot
id|size_reg
op_assign
id|MV64x60_CPU2MEM_3_SIZE
comma
dot
id|base_bits
op_assign
l_int|16
comma
dot
id|size_bits
op_assign
l_int|16
comma
dot
id|get_from_field
op_assign
id|mv64x60_shift_left
comma
dot
id|map_to_field
op_assign
id|mv64x60_shift_right
comma
dot
id|extra
op_assign
id|MV64x60_EXTRA_CPUWIN_ENAB
op_or
l_int|3
)brace
comma
multiline_comment|/* CPU-&gt;Device Windows */
(braket
id|MV64x60_CPU2DEV_0_WIN
)braket
op_assign
(brace
dot
id|base_reg
op_assign
id|MV64x60_CPU2DEV_0_BASE
comma
dot
id|size_reg
op_assign
id|MV64x60_CPU2DEV_0_SIZE
comma
dot
id|base_bits
op_assign
l_int|16
comma
dot
id|size_bits
op_assign
l_int|16
comma
dot
id|get_from_field
op_assign
id|mv64x60_shift_left
comma
dot
id|map_to_field
op_assign
id|mv64x60_shift_right
comma
dot
id|extra
op_assign
id|MV64x60_EXTRA_CPUWIN_ENAB
op_or
l_int|4
)brace
comma
(braket
id|MV64x60_CPU2DEV_1_WIN
)braket
op_assign
(brace
dot
id|base_reg
op_assign
id|MV64x60_CPU2DEV_1_BASE
comma
dot
id|size_reg
op_assign
id|MV64x60_CPU2DEV_1_SIZE
comma
dot
id|base_bits
op_assign
l_int|16
comma
dot
id|size_bits
op_assign
l_int|16
comma
dot
id|get_from_field
op_assign
id|mv64x60_shift_left
comma
dot
id|map_to_field
op_assign
id|mv64x60_shift_right
comma
dot
id|extra
op_assign
id|MV64x60_EXTRA_CPUWIN_ENAB
op_or
l_int|5
)brace
comma
(braket
id|MV64x60_CPU2DEV_2_WIN
)braket
op_assign
(brace
dot
id|base_reg
op_assign
id|MV64x60_CPU2DEV_2_BASE
comma
dot
id|size_reg
op_assign
id|MV64x60_CPU2DEV_2_SIZE
comma
dot
id|base_bits
op_assign
l_int|16
comma
dot
id|size_bits
op_assign
l_int|16
comma
dot
id|get_from_field
op_assign
id|mv64x60_shift_left
comma
dot
id|map_to_field
op_assign
id|mv64x60_shift_right
comma
dot
id|extra
op_assign
id|MV64x60_EXTRA_CPUWIN_ENAB
op_or
l_int|6
)brace
comma
(braket
id|MV64x60_CPU2DEV_3_WIN
)braket
op_assign
(brace
dot
id|base_reg
op_assign
id|MV64x60_CPU2DEV_3_BASE
comma
dot
id|size_reg
op_assign
id|MV64x60_CPU2DEV_3_SIZE
comma
dot
id|base_bits
op_assign
l_int|16
comma
dot
id|size_bits
op_assign
l_int|16
comma
dot
id|get_from_field
op_assign
id|mv64x60_shift_left
comma
dot
id|map_to_field
op_assign
id|mv64x60_shift_right
comma
dot
id|extra
op_assign
id|MV64x60_EXTRA_CPUWIN_ENAB
op_or
l_int|7
)brace
comma
multiline_comment|/* CPU-&gt;Boot Window */
(braket
id|MV64x60_CPU2BOOT_WIN
)braket
op_assign
(brace
dot
id|base_reg
op_assign
id|MV64x60_CPU2BOOT_0_BASE
comma
dot
id|size_reg
op_assign
id|MV64x60_CPU2BOOT_0_SIZE
comma
dot
id|base_bits
op_assign
l_int|16
comma
dot
id|size_bits
op_assign
l_int|16
comma
dot
id|get_from_field
op_assign
id|mv64x60_shift_left
comma
dot
id|map_to_field
op_assign
id|mv64x60_shift_right
comma
dot
id|extra
op_assign
id|MV64x60_EXTRA_CPUWIN_ENAB
op_or
l_int|8
)brace
comma
multiline_comment|/* CPU-&gt;PCI 0 Windows */
(braket
id|MV64x60_CPU2PCI0_IO_WIN
)braket
op_assign
(brace
dot
id|base_reg
op_assign
id|MV64x60_CPU2PCI0_IO_BASE
comma
dot
id|size_reg
op_assign
id|MV64x60_CPU2PCI0_IO_SIZE
comma
dot
id|base_bits
op_assign
l_int|16
comma
dot
id|size_bits
op_assign
l_int|16
comma
dot
id|get_from_field
op_assign
id|mv64x60_shift_left
comma
dot
id|map_to_field
op_assign
id|mv64x60_shift_right
comma
dot
id|extra
op_assign
id|MV64x60_EXTRA_CPUWIN_ENAB
op_or
l_int|9
)brace
comma
(braket
id|MV64x60_CPU2PCI0_MEM_0_WIN
)braket
op_assign
(brace
dot
id|base_reg
op_assign
id|MV64x60_CPU2PCI0_MEM_0_BASE
comma
dot
id|size_reg
op_assign
id|MV64x60_CPU2PCI0_MEM_0_SIZE
comma
dot
id|base_bits
op_assign
l_int|16
comma
dot
id|size_bits
op_assign
l_int|16
comma
dot
id|get_from_field
op_assign
id|mv64x60_shift_left
comma
dot
id|map_to_field
op_assign
id|mv64x60_shift_right
comma
dot
id|extra
op_assign
id|MV64x60_EXTRA_CPUWIN_ENAB
op_or
l_int|10
)brace
comma
(braket
id|MV64x60_CPU2PCI0_MEM_1_WIN
)braket
op_assign
(brace
dot
id|base_reg
op_assign
id|MV64x60_CPU2PCI0_MEM_1_BASE
comma
dot
id|size_reg
op_assign
id|MV64x60_CPU2PCI0_MEM_1_SIZE
comma
dot
id|base_bits
op_assign
l_int|16
comma
dot
id|size_bits
op_assign
l_int|16
comma
dot
id|get_from_field
op_assign
id|mv64x60_shift_left
comma
dot
id|map_to_field
op_assign
id|mv64x60_shift_right
comma
dot
id|extra
op_assign
id|MV64x60_EXTRA_CPUWIN_ENAB
op_or
l_int|11
)brace
comma
(braket
id|MV64x60_CPU2PCI0_MEM_2_WIN
)braket
op_assign
(brace
dot
id|base_reg
op_assign
id|MV64x60_CPU2PCI0_MEM_2_BASE
comma
dot
id|size_reg
op_assign
id|MV64x60_CPU2PCI0_MEM_2_SIZE
comma
dot
id|base_bits
op_assign
l_int|16
comma
dot
id|size_bits
op_assign
l_int|16
comma
dot
id|get_from_field
op_assign
id|mv64x60_shift_left
comma
dot
id|map_to_field
op_assign
id|mv64x60_shift_right
comma
dot
id|extra
op_assign
id|MV64x60_EXTRA_CPUWIN_ENAB
op_or
l_int|12
)brace
comma
(braket
id|MV64x60_CPU2PCI0_MEM_3_WIN
)braket
op_assign
(brace
dot
id|base_reg
op_assign
id|MV64x60_CPU2PCI0_MEM_3_BASE
comma
dot
id|size_reg
op_assign
id|MV64x60_CPU2PCI0_MEM_3_SIZE
comma
dot
id|base_bits
op_assign
l_int|16
comma
dot
id|size_bits
op_assign
l_int|16
comma
dot
id|get_from_field
op_assign
id|mv64x60_shift_left
comma
dot
id|map_to_field
op_assign
id|mv64x60_shift_right
comma
dot
id|extra
op_assign
id|MV64x60_EXTRA_CPUWIN_ENAB
op_or
l_int|13
)brace
comma
multiline_comment|/* CPU-&gt;PCI 1 Windows */
(braket
id|MV64x60_CPU2PCI1_IO_WIN
)braket
op_assign
(brace
dot
id|base_reg
op_assign
id|MV64x60_CPU2PCI1_IO_BASE
comma
dot
id|size_reg
op_assign
id|MV64x60_CPU2PCI1_IO_SIZE
comma
dot
id|base_bits
op_assign
l_int|16
comma
dot
id|size_bits
op_assign
l_int|16
comma
dot
id|get_from_field
op_assign
id|mv64x60_shift_left
comma
dot
id|map_to_field
op_assign
id|mv64x60_shift_right
comma
dot
id|extra
op_assign
id|MV64x60_EXTRA_CPUWIN_ENAB
op_or
l_int|14
)brace
comma
(braket
id|MV64x60_CPU2PCI1_MEM_0_WIN
)braket
op_assign
(brace
dot
id|base_reg
op_assign
id|MV64x60_CPU2PCI1_MEM_0_BASE
comma
dot
id|size_reg
op_assign
id|MV64x60_CPU2PCI1_MEM_0_SIZE
comma
dot
id|base_bits
op_assign
l_int|16
comma
dot
id|size_bits
op_assign
l_int|16
comma
dot
id|get_from_field
op_assign
id|mv64x60_shift_left
comma
dot
id|map_to_field
op_assign
id|mv64x60_shift_right
comma
dot
id|extra
op_assign
id|MV64x60_EXTRA_CPUWIN_ENAB
op_or
l_int|15
)brace
comma
(braket
id|MV64x60_CPU2PCI1_MEM_1_WIN
)braket
op_assign
(brace
dot
id|base_reg
op_assign
id|MV64x60_CPU2PCI1_MEM_1_BASE
comma
dot
id|size_reg
op_assign
id|MV64x60_CPU2PCI1_MEM_1_SIZE
comma
dot
id|base_bits
op_assign
l_int|16
comma
dot
id|size_bits
op_assign
l_int|16
comma
dot
id|get_from_field
op_assign
id|mv64x60_shift_left
comma
dot
id|map_to_field
op_assign
id|mv64x60_shift_right
comma
dot
id|extra
op_assign
id|MV64x60_EXTRA_CPUWIN_ENAB
op_or
l_int|16
)brace
comma
(braket
id|MV64x60_CPU2PCI1_MEM_2_WIN
)braket
op_assign
(brace
dot
id|base_reg
op_assign
id|MV64x60_CPU2PCI1_MEM_2_BASE
comma
dot
id|size_reg
op_assign
id|MV64x60_CPU2PCI1_MEM_2_SIZE
comma
dot
id|base_bits
op_assign
l_int|16
comma
dot
id|size_bits
op_assign
l_int|16
comma
dot
id|get_from_field
op_assign
id|mv64x60_shift_left
comma
dot
id|map_to_field
op_assign
id|mv64x60_shift_right
comma
dot
id|extra
op_assign
id|MV64x60_EXTRA_CPUWIN_ENAB
op_or
l_int|17
)brace
comma
(braket
id|MV64x60_CPU2PCI1_MEM_3_WIN
)braket
op_assign
(brace
dot
id|base_reg
op_assign
id|MV64x60_CPU2PCI1_MEM_3_BASE
comma
dot
id|size_reg
op_assign
id|MV64x60_CPU2PCI1_MEM_3_SIZE
comma
dot
id|base_bits
op_assign
l_int|16
comma
dot
id|size_bits
op_assign
l_int|16
comma
dot
id|get_from_field
op_assign
id|mv64x60_shift_left
comma
dot
id|map_to_field
op_assign
id|mv64x60_shift_right
comma
dot
id|extra
op_assign
id|MV64x60_EXTRA_CPUWIN_ENAB
op_or
l_int|18
)brace
comma
multiline_comment|/* CPU-&gt;SRAM Window */
(braket
id|MV64x60_CPU2SRAM_WIN
)braket
op_assign
(brace
dot
id|base_reg
op_assign
id|MV64360_CPU2SRAM_BASE
comma
dot
id|size_reg
op_assign
l_int|0
comma
dot
id|base_bits
op_assign
l_int|16
comma
dot
id|size_bits
op_assign
l_int|0
comma
dot
id|get_from_field
op_assign
id|mv64x60_shift_left
comma
dot
id|map_to_field
op_assign
id|mv64x60_shift_right
comma
dot
id|extra
op_assign
id|MV64x60_EXTRA_CPUWIN_ENAB
op_or
l_int|19
)brace
comma
multiline_comment|/* CPU-&gt;PCI 0 Remap I/O Window */
(braket
id|MV64x60_CPU2PCI0_IO_REMAP_WIN
)braket
op_assign
(brace
dot
id|base_reg
op_assign
id|MV64x60_CPU2PCI0_IO_REMAP
comma
dot
id|size_reg
op_assign
l_int|0
comma
dot
id|base_bits
op_assign
l_int|16
comma
dot
id|size_bits
op_assign
l_int|0
comma
dot
id|get_from_field
op_assign
id|mv64x60_shift_left
comma
dot
id|map_to_field
op_assign
id|mv64x60_shift_right
comma
dot
id|extra
op_assign
l_int|0
)brace
comma
multiline_comment|/* CPU-&gt;PCI 1 Remap I/O Window */
(braket
id|MV64x60_CPU2PCI1_IO_REMAP_WIN
)braket
op_assign
(brace
dot
id|base_reg
op_assign
id|MV64x60_CPU2PCI1_IO_REMAP
comma
dot
id|size_reg
op_assign
l_int|0
comma
dot
id|base_bits
op_assign
l_int|16
comma
dot
id|size_bits
op_assign
l_int|0
comma
dot
id|get_from_field
op_assign
id|mv64x60_shift_left
comma
dot
id|map_to_field
op_assign
id|mv64x60_shift_right
comma
dot
id|extra
op_assign
l_int|0
)brace
comma
multiline_comment|/* CPU Memory Protection Windows */
(braket
id|MV64x60_CPU_PROT_0_WIN
)braket
op_assign
(brace
dot
id|base_reg
op_assign
id|MV64x60_CPU_PROT_BASE_0
comma
dot
id|size_reg
op_assign
id|MV64x60_CPU_PROT_SIZE_0
comma
dot
id|base_bits
op_assign
l_int|16
comma
dot
id|size_bits
op_assign
l_int|16
comma
dot
id|get_from_field
op_assign
id|mv64x60_shift_left
comma
dot
id|map_to_field
op_assign
id|mv64x60_shift_right
comma
dot
id|extra
op_assign
id|MV64x60_EXTRA_CPUPROT_ENAB
op_or
l_int|31
)brace
comma
(braket
id|MV64x60_CPU_PROT_1_WIN
)braket
op_assign
(brace
dot
id|base_reg
op_assign
id|MV64x60_CPU_PROT_BASE_1
comma
dot
id|size_reg
op_assign
id|MV64x60_CPU_PROT_SIZE_1
comma
dot
id|base_bits
op_assign
l_int|16
comma
dot
id|size_bits
op_assign
l_int|16
comma
dot
id|get_from_field
op_assign
id|mv64x60_shift_left
comma
dot
id|map_to_field
op_assign
id|mv64x60_shift_right
comma
dot
id|extra
op_assign
id|MV64x60_EXTRA_CPUPROT_ENAB
op_or
l_int|31
)brace
comma
(braket
id|MV64x60_CPU_PROT_2_WIN
)braket
op_assign
(brace
dot
id|base_reg
op_assign
id|MV64x60_CPU_PROT_BASE_2
comma
dot
id|size_reg
op_assign
id|MV64x60_CPU_PROT_SIZE_2
comma
dot
id|base_bits
op_assign
l_int|16
comma
dot
id|size_bits
op_assign
l_int|16
comma
dot
id|get_from_field
op_assign
id|mv64x60_shift_left
comma
dot
id|map_to_field
op_assign
id|mv64x60_shift_right
comma
dot
id|extra
op_assign
id|MV64x60_EXTRA_CPUPROT_ENAB
op_or
l_int|31
)brace
comma
(braket
id|MV64x60_CPU_PROT_3_WIN
)braket
op_assign
(brace
dot
id|base_reg
op_assign
id|MV64x60_CPU_PROT_BASE_3
comma
dot
id|size_reg
op_assign
id|MV64x60_CPU_PROT_SIZE_3
comma
dot
id|base_bits
op_assign
l_int|16
comma
dot
id|size_bits
op_assign
l_int|16
comma
dot
id|get_from_field
op_assign
id|mv64x60_shift_left
comma
dot
id|map_to_field
op_assign
id|mv64x60_shift_right
comma
dot
id|extra
op_assign
id|MV64x60_EXTRA_CPUPROT_ENAB
op_or
l_int|31
)brace
comma
multiline_comment|/* CPU Snoop Windows -- don&squot;t exist on 64360 */
multiline_comment|/* PCI 0-&gt;System Memory Remap Windows */
(braket
id|MV64x60_PCI02MEM_REMAP_0_WIN
)braket
op_assign
(brace
dot
id|base_reg
op_assign
id|MV64x60_PCI0_SLAVE_MEM_0_REMAP
comma
dot
id|size_reg
op_assign
l_int|0
comma
dot
id|base_bits
op_assign
l_int|20
comma
dot
id|size_bits
op_assign
l_int|0
comma
dot
id|get_from_field
op_assign
id|mv64x60_mask
comma
dot
id|map_to_field
op_assign
id|mv64x60_mask
comma
dot
id|extra
op_assign
l_int|0
)brace
comma
(braket
id|MV64x60_PCI02MEM_REMAP_1_WIN
)braket
op_assign
(brace
dot
id|base_reg
op_assign
id|MV64x60_PCI0_SLAVE_MEM_1_REMAP
comma
dot
id|size_reg
op_assign
l_int|0
comma
dot
id|base_bits
op_assign
l_int|20
comma
dot
id|size_bits
op_assign
l_int|0
comma
dot
id|get_from_field
op_assign
id|mv64x60_mask
comma
dot
id|map_to_field
op_assign
id|mv64x60_mask
comma
dot
id|extra
op_assign
l_int|0
)brace
comma
(braket
id|MV64x60_PCI02MEM_REMAP_2_WIN
)braket
op_assign
(brace
dot
id|base_reg
op_assign
id|MV64x60_PCI0_SLAVE_MEM_1_REMAP
comma
dot
id|size_reg
op_assign
l_int|0
comma
dot
id|base_bits
op_assign
l_int|20
comma
dot
id|size_bits
op_assign
l_int|0
comma
dot
id|get_from_field
op_assign
id|mv64x60_mask
comma
dot
id|map_to_field
op_assign
id|mv64x60_mask
comma
dot
id|extra
op_assign
l_int|0
)brace
comma
(braket
id|MV64x60_PCI02MEM_REMAP_3_WIN
)braket
op_assign
(brace
dot
id|base_reg
op_assign
id|MV64x60_PCI0_SLAVE_MEM_1_REMAP
comma
dot
id|size_reg
op_assign
l_int|0
comma
dot
id|base_bits
op_assign
l_int|20
comma
dot
id|size_bits
op_assign
l_int|0
comma
dot
id|get_from_field
op_assign
id|mv64x60_mask
comma
dot
id|map_to_field
op_assign
id|mv64x60_mask
comma
dot
id|extra
op_assign
l_int|0
)brace
comma
multiline_comment|/* PCI 1-&gt;System Memory Remap Windows */
(braket
id|MV64x60_PCI12MEM_REMAP_0_WIN
)braket
op_assign
(brace
dot
id|base_reg
op_assign
id|MV64x60_PCI1_SLAVE_MEM_0_REMAP
comma
dot
id|size_reg
op_assign
l_int|0
comma
dot
id|base_bits
op_assign
l_int|20
comma
dot
id|size_bits
op_assign
l_int|0
comma
dot
id|get_from_field
op_assign
id|mv64x60_mask
comma
dot
id|map_to_field
op_assign
id|mv64x60_mask
comma
dot
id|extra
op_assign
l_int|0
)brace
comma
(braket
id|MV64x60_PCI12MEM_REMAP_1_WIN
)braket
op_assign
(brace
dot
id|base_reg
op_assign
id|MV64x60_PCI1_SLAVE_MEM_1_REMAP
comma
dot
id|size_reg
op_assign
l_int|0
comma
dot
id|base_bits
op_assign
l_int|20
comma
dot
id|size_bits
op_assign
l_int|0
comma
dot
id|get_from_field
op_assign
id|mv64x60_mask
comma
dot
id|map_to_field
op_assign
id|mv64x60_mask
comma
dot
id|extra
op_assign
l_int|0
)brace
comma
(braket
id|MV64x60_PCI12MEM_REMAP_2_WIN
)braket
op_assign
(brace
dot
id|base_reg
op_assign
id|MV64x60_PCI1_SLAVE_MEM_1_REMAP
comma
dot
id|size_reg
op_assign
l_int|0
comma
dot
id|base_bits
op_assign
l_int|20
comma
dot
id|size_bits
op_assign
l_int|0
comma
dot
id|get_from_field
op_assign
id|mv64x60_mask
comma
dot
id|map_to_field
op_assign
id|mv64x60_mask
comma
dot
id|extra
op_assign
l_int|0
)brace
comma
(braket
id|MV64x60_PCI12MEM_REMAP_3_WIN
)braket
op_assign
(brace
dot
id|base_reg
op_assign
id|MV64x60_PCI1_SLAVE_MEM_1_REMAP
comma
dot
id|size_reg
op_assign
l_int|0
comma
dot
id|base_bits
op_assign
l_int|20
comma
dot
id|size_bits
op_assign
l_int|0
comma
dot
id|get_from_field
op_assign
id|mv64x60_mask
comma
dot
id|map_to_field
op_assign
id|mv64x60_mask
comma
dot
id|extra
op_assign
l_int|0
)brace
comma
multiline_comment|/* ENET-&gt;System Memory Windows */
(braket
id|MV64x60_ENET2MEM_0_WIN
)braket
op_assign
(brace
dot
id|base_reg
op_assign
id|MV64360_ENET2MEM_0_BASE
comma
dot
id|size_reg
op_assign
id|MV64360_ENET2MEM_0_SIZE
comma
dot
id|base_bits
op_assign
l_int|16
comma
dot
id|size_bits
op_assign
l_int|16
comma
dot
id|get_from_field
op_assign
id|mv64x60_mask
comma
dot
id|map_to_field
op_assign
id|mv64x60_mask
comma
dot
id|extra
op_assign
id|MV64x60_EXTRA_ENET_ENAB
op_or
l_int|0
)brace
comma
(braket
id|MV64x60_ENET2MEM_1_WIN
)braket
op_assign
(brace
dot
id|base_reg
op_assign
id|MV64360_ENET2MEM_1_BASE
comma
dot
id|size_reg
op_assign
id|MV64360_ENET2MEM_1_SIZE
comma
dot
id|base_bits
op_assign
l_int|16
comma
dot
id|size_bits
op_assign
l_int|16
comma
dot
id|get_from_field
op_assign
id|mv64x60_mask
comma
dot
id|map_to_field
op_assign
id|mv64x60_mask
comma
dot
id|extra
op_assign
id|MV64x60_EXTRA_ENET_ENAB
op_or
l_int|1
)brace
comma
(braket
id|MV64x60_ENET2MEM_2_WIN
)braket
op_assign
(brace
dot
id|base_reg
op_assign
id|MV64360_ENET2MEM_2_BASE
comma
dot
id|size_reg
op_assign
id|MV64360_ENET2MEM_2_SIZE
comma
dot
id|base_bits
op_assign
l_int|16
comma
dot
id|size_bits
op_assign
l_int|16
comma
dot
id|get_from_field
op_assign
id|mv64x60_mask
comma
dot
id|map_to_field
op_assign
id|mv64x60_mask
comma
dot
id|extra
op_assign
id|MV64x60_EXTRA_ENET_ENAB
op_or
l_int|2
)brace
comma
(braket
id|MV64x60_ENET2MEM_3_WIN
)braket
op_assign
(brace
dot
id|base_reg
op_assign
id|MV64360_ENET2MEM_3_BASE
comma
dot
id|size_reg
op_assign
id|MV64360_ENET2MEM_3_SIZE
comma
dot
id|base_bits
op_assign
l_int|16
comma
dot
id|size_bits
op_assign
l_int|16
comma
dot
id|get_from_field
op_assign
id|mv64x60_mask
comma
dot
id|map_to_field
op_assign
id|mv64x60_mask
comma
dot
id|extra
op_assign
id|MV64x60_EXTRA_ENET_ENAB
op_or
l_int|3
)brace
comma
(braket
id|MV64x60_ENET2MEM_4_WIN
)braket
op_assign
(brace
dot
id|base_reg
op_assign
id|MV64360_ENET2MEM_4_BASE
comma
dot
id|size_reg
op_assign
id|MV64360_ENET2MEM_4_SIZE
comma
dot
id|base_bits
op_assign
l_int|16
comma
dot
id|size_bits
op_assign
l_int|16
comma
dot
id|get_from_field
op_assign
id|mv64x60_mask
comma
dot
id|map_to_field
op_assign
id|mv64x60_mask
comma
dot
id|extra
op_assign
id|MV64x60_EXTRA_ENET_ENAB
op_or
l_int|4
)brace
comma
(braket
id|MV64x60_ENET2MEM_5_WIN
)braket
op_assign
(brace
dot
id|base_reg
op_assign
id|MV64360_ENET2MEM_5_BASE
comma
dot
id|size_reg
op_assign
id|MV64360_ENET2MEM_5_SIZE
comma
dot
id|base_bits
op_assign
l_int|16
comma
dot
id|size_bits
op_assign
l_int|16
comma
dot
id|get_from_field
op_assign
id|mv64x60_mask
comma
dot
id|map_to_field
op_assign
id|mv64x60_mask
comma
dot
id|extra
op_assign
id|MV64x60_EXTRA_ENET_ENAB
op_or
l_int|5
)brace
comma
multiline_comment|/* MPSC-&gt;System Memory Windows */
(braket
id|MV64x60_MPSC2MEM_0_WIN
)braket
op_assign
(brace
dot
id|base_reg
op_assign
id|MV64360_MPSC2MEM_0_BASE
comma
dot
id|size_reg
op_assign
id|MV64360_MPSC2MEM_0_SIZE
comma
dot
id|base_bits
op_assign
l_int|16
comma
dot
id|size_bits
op_assign
l_int|16
comma
dot
id|get_from_field
op_assign
id|mv64x60_mask
comma
dot
id|map_to_field
op_assign
id|mv64x60_mask
comma
dot
id|extra
op_assign
id|MV64x60_EXTRA_MPSC_ENAB
op_or
l_int|0
)brace
comma
(braket
id|MV64x60_MPSC2MEM_1_WIN
)braket
op_assign
(brace
dot
id|base_reg
op_assign
id|MV64360_MPSC2MEM_1_BASE
comma
dot
id|size_reg
op_assign
id|MV64360_MPSC2MEM_1_SIZE
comma
dot
id|base_bits
op_assign
l_int|16
comma
dot
id|size_bits
op_assign
l_int|16
comma
dot
id|get_from_field
op_assign
id|mv64x60_mask
comma
dot
id|map_to_field
op_assign
id|mv64x60_mask
comma
dot
id|extra
op_assign
id|MV64x60_EXTRA_MPSC_ENAB
op_or
l_int|1
)brace
comma
(braket
id|MV64x60_MPSC2MEM_2_WIN
)braket
op_assign
(brace
dot
id|base_reg
op_assign
id|MV64360_MPSC2MEM_2_BASE
comma
dot
id|size_reg
op_assign
id|MV64360_MPSC2MEM_2_SIZE
comma
dot
id|base_bits
op_assign
l_int|16
comma
dot
id|size_bits
op_assign
l_int|16
comma
dot
id|get_from_field
op_assign
id|mv64x60_mask
comma
dot
id|map_to_field
op_assign
id|mv64x60_mask
comma
dot
id|extra
op_assign
id|MV64x60_EXTRA_MPSC_ENAB
op_or
l_int|2
)brace
comma
(braket
id|MV64x60_MPSC2MEM_3_WIN
)braket
op_assign
(brace
dot
id|base_reg
op_assign
id|MV64360_MPSC2MEM_3_BASE
comma
dot
id|size_reg
op_assign
id|MV64360_MPSC2MEM_3_SIZE
comma
dot
id|base_bits
op_assign
l_int|16
comma
dot
id|size_bits
op_assign
l_int|16
comma
dot
id|get_from_field
op_assign
id|mv64x60_mask
comma
dot
id|map_to_field
op_assign
id|mv64x60_mask
comma
dot
id|extra
op_assign
id|MV64x60_EXTRA_MPSC_ENAB
op_or
l_int|3
)brace
comma
multiline_comment|/* IDMA-&gt;System Memory Windows */
(braket
id|MV64x60_IDMA2MEM_0_WIN
)braket
op_assign
(brace
dot
id|base_reg
op_assign
id|MV64360_IDMA2MEM_0_BASE
comma
dot
id|size_reg
op_assign
id|MV64360_IDMA2MEM_0_SIZE
comma
dot
id|base_bits
op_assign
l_int|16
comma
dot
id|size_bits
op_assign
l_int|16
comma
dot
id|get_from_field
op_assign
id|mv64x60_mask
comma
dot
id|map_to_field
op_assign
id|mv64x60_mask
comma
dot
id|extra
op_assign
id|MV64x60_EXTRA_IDMA_ENAB
op_or
l_int|0
)brace
comma
(braket
id|MV64x60_IDMA2MEM_1_WIN
)braket
op_assign
(brace
dot
id|base_reg
op_assign
id|MV64360_IDMA2MEM_1_BASE
comma
dot
id|size_reg
op_assign
id|MV64360_IDMA2MEM_1_SIZE
comma
dot
id|base_bits
op_assign
l_int|16
comma
dot
id|size_bits
op_assign
l_int|16
comma
dot
id|get_from_field
op_assign
id|mv64x60_mask
comma
dot
id|map_to_field
op_assign
id|mv64x60_mask
comma
dot
id|extra
op_assign
id|MV64x60_EXTRA_IDMA_ENAB
op_or
l_int|1
)brace
comma
(braket
id|MV64x60_IDMA2MEM_2_WIN
)braket
op_assign
(brace
dot
id|base_reg
op_assign
id|MV64360_IDMA2MEM_2_BASE
comma
dot
id|size_reg
op_assign
id|MV64360_IDMA2MEM_2_SIZE
comma
dot
id|base_bits
op_assign
l_int|16
comma
dot
id|size_bits
op_assign
l_int|16
comma
dot
id|get_from_field
op_assign
id|mv64x60_mask
comma
dot
id|map_to_field
op_assign
id|mv64x60_mask
comma
dot
id|extra
op_assign
id|MV64x60_EXTRA_IDMA_ENAB
op_or
l_int|2
)brace
comma
(braket
id|MV64x60_IDMA2MEM_3_WIN
)braket
op_assign
(brace
dot
id|base_reg
op_assign
id|MV64360_IDMA2MEM_3_BASE
comma
dot
id|size_reg
op_assign
id|MV64360_IDMA2MEM_3_SIZE
comma
dot
id|base_bits
op_assign
l_int|16
comma
dot
id|size_bits
op_assign
l_int|16
comma
dot
id|get_from_field
op_assign
id|mv64x60_mask
comma
dot
id|map_to_field
op_assign
id|mv64x60_mask
comma
dot
id|extra
op_assign
id|MV64x60_EXTRA_IDMA_ENAB
op_or
l_int|3
)brace
comma
(braket
id|MV64x60_IDMA2MEM_4_WIN
)braket
op_assign
(brace
dot
id|base_reg
op_assign
id|MV64360_IDMA2MEM_4_BASE
comma
dot
id|size_reg
op_assign
id|MV64360_IDMA2MEM_4_SIZE
comma
dot
id|base_bits
op_assign
l_int|16
comma
dot
id|size_bits
op_assign
l_int|16
comma
dot
id|get_from_field
op_assign
id|mv64x60_mask
comma
dot
id|map_to_field
op_assign
id|mv64x60_mask
comma
dot
id|extra
op_assign
id|MV64x60_EXTRA_IDMA_ENAB
op_or
l_int|4
)brace
comma
(braket
id|MV64x60_IDMA2MEM_5_WIN
)braket
op_assign
(brace
dot
id|base_reg
op_assign
id|MV64360_IDMA2MEM_5_BASE
comma
dot
id|size_reg
op_assign
id|MV64360_IDMA2MEM_5_SIZE
comma
dot
id|base_bits
op_assign
l_int|16
comma
dot
id|size_bits
op_assign
l_int|16
comma
dot
id|get_from_field
op_assign
id|mv64x60_mask
comma
dot
id|map_to_field
op_assign
id|mv64x60_mask
comma
dot
id|extra
op_assign
id|MV64x60_EXTRA_IDMA_ENAB
op_or
l_int|5
)brace
comma
(braket
id|MV64x60_IDMA2MEM_6_WIN
)braket
op_assign
(brace
dot
id|base_reg
op_assign
id|MV64360_IDMA2MEM_6_BASE
comma
dot
id|size_reg
op_assign
id|MV64360_IDMA2MEM_6_SIZE
comma
dot
id|base_bits
op_assign
l_int|16
comma
dot
id|size_bits
op_assign
l_int|16
comma
dot
id|get_from_field
op_assign
id|mv64x60_mask
comma
dot
id|map_to_field
op_assign
id|mv64x60_mask
comma
dot
id|extra
op_assign
id|MV64x60_EXTRA_IDMA_ENAB
op_or
l_int|6
)brace
comma
(braket
id|MV64x60_IDMA2MEM_7_WIN
)braket
op_assign
(brace
dot
id|base_reg
op_assign
id|MV64360_IDMA2MEM_7_BASE
comma
dot
id|size_reg
op_assign
id|MV64360_IDMA2MEM_7_SIZE
comma
dot
id|base_bits
op_assign
l_int|16
comma
dot
id|size_bits
op_assign
l_int|16
comma
dot
id|get_from_field
op_assign
id|mv64x60_mask
comma
dot
id|map_to_field
op_assign
id|mv64x60_mask
comma
dot
id|extra
op_assign
id|MV64x60_EXTRA_IDMA_ENAB
op_or
l_int|7
)brace
comma
)brace
suffix:semicolon
r_struct
id|mv64x60_64bit_window
DECL|variable|__initdata
id|mv64360_64bit_windows
(braket
id|MV64x60_64BIT_WIN_COUNT
)braket
id|__initdata
op_assign
(brace
multiline_comment|/* CPU-&gt;PCI 0 MEM Remap Windows */
(braket
id|MV64x60_CPU2PCI0_MEM_0_REMAP_WIN
)braket
op_assign
(brace
dot
id|base_hi_reg
op_assign
id|MV64x60_CPU2PCI0_MEM_0_REMAP_HI
comma
dot
id|base_lo_reg
op_assign
id|MV64x60_CPU2PCI0_MEM_0_REMAP_LO
comma
dot
id|size_reg
op_assign
l_int|0
comma
dot
id|base_lo_bits
op_assign
l_int|16
comma
dot
id|size_bits
op_assign
l_int|0
comma
dot
id|get_from_field
op_assign
id|mv64x60_shift_left
comma
dot
id|map_to_field
op_assign
id|mv64x60_shift_right
comma
dot
id|extra
op_assign
l_int|0
)brace
comma
(braket
id|MV64x60_CPU2PCI0_MEM_1_REMAP_WIN
)braket
op_assign
(brace
dot
id|base_hi_reg
op_assign
id|MV64x60_CPU2PCI0_MEM_1_REMAP_HI
comma
dot
id|base_lo_reg
op_assign
id|MV64x60_CPU2PCI0_MEM_1_REMAP_LO
comma
dot
id|size_reg
op_assign
l_int|0
comma
dot
id|base_lo_bits
op_assign
l_int|16
comma
dot
id|size_bits
op_assign
l_int|0
comma
dot
id|get_from_field
op_assign
id|mv64x60_shift_left
comma
dot
id|map_to_field
op_assign
id|mv64x60_shift_right
comma
dot
id|extra
op_assign
l_int|0
)brace
comma
(braket
id|MV64x60_CPU2PCI0_MEM_2_REMAP_WIN
)braket
op_assign
(brace
dot
id|base_hi_reg
op_assign
id|MV64x60_CPU2PCI0_MEM_2_REMAP_HI
comma
dot
id|base_lo_reg
op_assign
id|MV64x60_CPU2PCI0_MEM_2_REMAP_LO
comma
dot
id|size_reg
op_assign
l_int|0
comma
dot
id|base_lo_bits
op_assign
l_int|16
comma
dot
id|size_bits
op_assign
l_int|0
comma
dot
id|get_from_field
op_assign
id|mv64x60_shift_left
comma
dot
id|map_to_field
op_assign
id|mv64x60_shift_right
comma
dot
id|extra
op_assign
l_int|0
)brace
comma
(braket
id|MV64x60_CPU2PCI0_MEM_3_REMAP_WIN
)braket
op_assign
(brace
dot
id|base_hi_reg
op_assign
id|MV64x60_CPU2PCI0_MEM_3_REMAP_HI
comma
dot
id|base_lo_reg
op_assign
id|MV64x60_CPU2PCI0_MEM_3_REMAP_LO
comma
dot
id|size_reg
op_assign
l_int|0
comma
dot
id|base_lo_bits
op_assign
l_int|16
comma
dot
id|size_bits
op_assign
l_int|0
comma
dot
id|get_from_field
op_assign
id|mv64x60_shift_left
comma
dot
id|map_to_field
op_assign
id|mv64x60_shift_right
comma
dot
id|extra
op_assign
l_int|0
)brace
comma
multiline_comment|/* CPU-&gt;PCI 1 MEM Remap Windows */
(braket
id|MV64x60_CPU2PCI1_MEM_0_REMAP_WIN
)braket
op_assign
(brace
dot
id|base_hi_reg
op_assign
id|MV64x60_CPU2PCI1_MEM_0_REMAP_HI
comma
dot
id|base_lo_reg
op_assign
id|MV64x60_CPU2PCI1_MEM_0_REMAP_LO
comma
dot
id|size_reg
op_assign
l_int|0
comma
dot
id|base_lo_bits
op_assign
l_int|16
comma
dot
id|size_bits
op_assign
l_int|0
comma
dot
id|get_from_field
op_assign
id|mv64x60_shift_left
comma
dot
id|map_to_field
op_assign
id|mv64x60_shift_right
comma
dot
id|extra
op_assign
l_int|0
)brace
comma
(braket
id|MV64x60_CPU2PCI1_MEM_1_REMAP_WIN
)braket
op_assign
(brace
dot
id|base_hi_reg
op_assign
id|MV64x60_CPU2PCI1_MEM_1_REMAP_HI
comma
dot
id|base_lo_reg
op_assign
id|MV64x60_CPU2PCI1_MEM_1_REMAP_LO
comma
dot
id|size_reg
op_assign
l_int|0
comma
dot
id|base_lo_bits
op_assign
l_int|16
comma
dot
id|size_bits
op_assign
l_int|0
comma
dot
id|get_from_field
op_assign
id|mv64x60_shift_left
comma
dot
id|map_to_field
op_assign
id|mv64x60_shift_right
comma
dot
id|extra
op_assign
l_int|0
)brace
comma
(braket
id|MV64x60_CPU2PCI1_MEM_2_REMAP_WIN
)braket
op_assign
(brace
dot
id|base_hi_reg
op_assign
id|MV64x60_CPU2PCI1_MEM_2_REMAP_HI
comma
dot
id|base_lo_reg
op_assign
id|MV64x60_CPU2PCI1_MEM_2_REMAP_LO
comma
dot
id|size_reg
op_assign
l_int|0
comma
dot
id|base_lo_bits
op_assign
l_int|16
comma
dot
id|size_bits
op_assign
l_int|0
comma
dot
id|get_from_field
op_assign
id|mv64x60_shift_left
comma
dot
id|map_to_field
op_assign
id|mv64x60_shift_right
comma
dot
id|extra
op_assign
l_int|0
)brace
comma
(braket
id|MV64x60_CPU2PCI1_MEM_3_REMAP_WIN
)braket
op_assign
(brace
dot
id|base_hi_reg
op_assign
id|MV64x60_CPU2PCI1_MEM_3_REMAP_HI
comma
dot
id|base_lo_reg
op_assign
id|MV64x60_CPU2PCI1_MEM_3_REMAP_LO
comma
dot
id|size_reg
op_assign
l_int|0
comma
dot
id|base_lo_bits
op_assign
l_int|16
comma
dot
id|size_bits
op_assign
l_int|0
comma
dot
id|get_from_field
op_assign
id|mv64x60_shift_left
comma
dot
id|map_to_field
op_assign
id|mv64x60_shift_right
comma
dot
id|extra
op_assign
l_int|0
)brace
comma
multiline_comment|/* PCI 0-&gt;MEM Access Control Windows */
(braket
id|MV64x60_PCI02MEM_ACC_CNTL_0_WIN
)braket
op_assign
(brace
dot
id|base_hi_reg
op_assign
id|MV64x60_PCI0_ACC_CNTL_0_BASE_HI
comma
dot
id|base_lo_reg
op_assign
id|MV64x60_PCI0_ACC_CNTL_0_BASE_LO
comma
dot
id|size_reg
op_assign
id|MV64x60_PCI0_ACC_CNTL_0_SIZE
comma
dot
id|base_lo_bits
op_assign
l_int|20
comma
dot
id|size_bits
op_assign
l_int|20
comma
dot
id|get_from_field
op_assign
id|mv64x60_mask
comma
dot
id|map_to_field
op_assign
id|mv64x60_mask
comma
dot
id|extra
op_assign
id|MV64x60_EXTRA_PCIACC_ENAB
op_or
l_int|0
)brace
comma
(braket
id|MV64x60_PCI02MEM_ACC_CNTL_1_WIN
)braket
op_assign
(brace
dot
id|base_hi_reg
op_assign
id|MV64x60_PCI0_ACC_CNTL_1_BASE_HI
comma
dot
id|base_lo_reg
op_assign
id|MV64x60_PCI0_ACC_CNTL_1_BASE_LO
comma
dot
id|size_reg
op_assign
id|MV64x60_PCI0_ACC_CNTL_1_SIZE
comma
dot
id|base_lo_bits
op_assign
l_int|20
comma
dot
id|size_bits
op_assign
l_int|20
comma
dot
id|get_from_field
op_assign
id|mv64x60_mask
comma
dot
id|map_to_field
op_assign
id|mv64x60_mask
comma
dot
id|extra
op_assign
id|MV64x60_EXTRA_PCIACC_ENAB
op_or
l_int|0
)brace
comma
(braket
id|MV64x60_PCI02MEM_ACC_CNTL_2_WIN
)braket
op_assign
(brace
dot
id|base_hi_reg
op_assign
id|MV64x60_PCI0_ACC_CNTL_2_BASE_HI
comma
dot
id|base_lo_reg
op_assign
id|MV64x60_PCI0_ACC_CNTL_2_BASE_LO
comma
dot
id|size_reg
op_assign
id|MV64x60_PCI0_ACC_CNTL_2_SIZE
comma
dot
id|base_lo_bits
op_assign
l_int|20
comma
dot
id|size_bits
op_assign
l_int|20
comma
dot
id|get_from_field
op_assign
id|mv64x60_mask
comma
dot
id|map_to_field
op_assign
id|mv64x60_mask
comma
dot
id|extra
op_assign
id|MV64x60_EXTRA_PCIACC_ENAB
op_or
l_int|0
)brace
comma
(braket
id|MV64x60_PCI02MEM_ACC_CNTL_3_WIN
)braket
op_assign
(brace
dot
id|base_hi_reg
op_assign
id|MV64x60_PCI0_ACC_CNTL_3_BASE_HI
comma
dot
id|base_lo_reg
op_assign
id|MV64x60_PCI0_ACC_CNTL_3_BASE_LO
comma
dot
id|size_reg
op_assign
id|MV64x60_PCI0_ACC_CNTL_3_SIZE
comma
dot
id|base_lo_bits
op_assign
l_int|20
comma
dot
id|size_bits
op_assign
l_int|20
comma
dot
id|get_from_field
op_assign
id|mv64x60_mask
comma
dot
id|map_to_field
op_assign
id|mv64x60_mask
comma
dot
id|extra
op_assign
id|MV64x60_EXTRA_PCIACC_ENAB
op_or
l_int|0
)brace
comma
multiline_comment|/* PCI 1-&gt;MEM Access Control Windows */
(braket
id|MV64x60_PCI12MEM_ACC_CNTL_0_WIN
)braket
op_assign
(brace
dot
id|base_hi_reg
op_assign
id|MV64x60_PCI1_ACC_CNTL_0_BASE_HI
comma
dot
id|base_lo_reg
op_assign
id|MV64x60_PCI1_ACC_CNTL_0_BASE_LO
comma
dot
id|size_reg
op_assign
id|MV64x60_PCI1_ACC_CNTL_0_SIZE
comma
dot
id|base_lo_bits
op_assign
l_int|20
comma
dot
id|size_bits
op_assign
l_int|20
comma
dot
id|get_from_field
op_assign
id|mv64x60_mask
comma
dot
id|map_to_field
op_assign
id|mv64x60_mask
comma
dot
id|extra
op_assign
id|MV64x60_EXTRA_PCIACC_ENAB
op_or
l_int|0
)brace
comma
(braket
id|MV64x60_PCI12MEM_ACC_CNTL_1_WIN
)braket
op_assign
(brace
dot
id|base_hi_reg
op_assign
id|MV64x60_PCI1_ACC_CNTL_1_BASE_HI
comma
dot
id|base_lo_reg
op_assign
id|MV64x60_PCI1_ACC_CNTL_1_BASE_LO
comma
dot
id|size_reg
op_assign
id|MV64x60_PCI1_ACC_CNTL_1_SIZE
comma
dot
id|base_lo_bits
op_assign
l_int|20
comma
dot
id|size_bits
op_assign
l_int|20
comma
dot
id|get_from_field
op_assign
id|mv64x60_mask
comma
dot
id|map_to_field
op_assign
id|mv64x60_mask
comma
dot
id|extra
op_assign
id|MV64x60_EXTRA_PCIACC_ENAB
op_or
l_int|0
)brace
comma
(braket
id|MV64x60_PCI12MEM_ACC_CNTL_2_WIN
)braket
op_assign
(brace
dot
id|base_hi_reg
op_assign
id|MV64x60_PCI1_ACC_CNTL_2_BASE_HI
comma
dot
id|base_lo_reg
op_assign
id|MV64x60_PCI1_ACC_CNTL_2_BASE_LO
comma
dot
id|size_reg
op_assign
id|MV64x60_PCI1_ACC_CNTL_2_SIZE
comma
dot
id|base_lo_bits
op_assign
l_int|20
comma
dot
id|size_bits
op_assign
l_int|20
comma
dot
id|get_from_field
op_assign
id|mv64x60_mask
comma
dot
id|map_to_field
op_assign
id|mv64x60_mask
comma
dot
id|extra
op_assign
id|MV64x60_EXTRA_PCIACC_ENAB
op_or
l_int|0
)brace
comma
(braket
id|MV64x60_PCI12MEM_ACC_CNTL_3_WIN
)braket
op_assign
(brace
dot
id|base_hi_reg
op_assign
id|MV64x60_PCI1_ACC_CNTL_3_BASE_HI
comma
dot
id|base_lo_reg
op_assign
id|MV64x60_PCI1_ACC_CNTL_3_BASE_LO
comma
dot
id|size_reg
op_assign
id|MV64x60_PCI1_ACC_CNTL_3_SIZE
comma
dot
id|base_lo_bits
op_assign
l_int|20
comma
dot
id|size_bits
op_assign
l_int|20
comma
dot
id|get_from_field
op_assign
id|mv64x60_mask
comma
dot
id|map_to_field
op_assign
id|mv64x60_mask
comma
dot
id|extra
op_assign
id|MV64x60_EXTRA_PCIACC_ENAB
op_or
l_int|0
)brace
comma
multiline_comment|/* PCI 0-&gt;MEM Snoop Windows -- don&squot;t exist on 64360 */
multiline_comment|/* PCI 1-&gt;MEM Snoop Windows -- don&squot;t exist on 64360 */
)brace
suffix:semicolon
eof
