# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../zynq_motor_ctrl.srcs/sources_1/bd/cpu/ipshared/ec67/hdl" --include "../../../../zynq_motor_ctrl.srcs/sources_1/bd/cpu/ipshared/70cf/hdl" --include "/opt/Xilinx/Vivado/2018.3/data/xilinx_vip/include" \
"../../../../zynq_motor_ctrl.ip_user_files/bd/cpu/ip/cpu_processing_system7_0_0/sim/cpu_processing_system7_0_0.v" \
"../../../../zynq_motor_ctrl.ip_user_files/bd/cpu/ip/cpu_xbar_0/sim/cpu_xbar_0.v" \
"../../../../zynq_motor_ctrl.ip_user_files/bd/cpu/sim/cpu.v" \
"../../../../zynq_motor_ctrl.ip_user_files/bd/cpu/ip/cpu_auto_pc_0/sim/cpu_auto_pc_0.v" \
"../../../../zynq_motor_ctrl.srcs/sources_1/new/combine_Vestimator.v" \
"../../../../zynq_motor_ctrl.srcs/sources_1/bd/cpu/hdl/cpu_wrapper.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
