$date
	Sat Sep  1 21:50:55 2012
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module blackbox_test $end
$var wire 1 ! e $end
$var reg 1 " d $end
$var reg 1 # l $end
$var reg 1 $ y $end
$scope module bb $end
$var wire 1 % d $end
$var wire 1 ! e $end
$var wire 1 & l $end
$var wire 1 ' w09 $end
$var wire 1 ( w10 $end
$var wire 1 ) w12 $end
$var wire 1 * w18 $end
$var wire 1 + w27 $end
$var wire 1 , w29 $end
$var wire 1 - w34 $end
$var wire 1 . w36 $end
$var wire 1 / w40 $end
$var wire 1 0 w43 $end
$var wire 1 1 w47 $end
$var wire 1 2 w54 $end
$var wire 1 3 w60 $end
$var wire 1 4 w61 $end
$var wire 1 5 w68 $end
$var wire 1 6 w69 $end
$var wire 1 7 w76 $end
$var wire 1 8 w79 $end
$var wire 1 9 w87 $end
$var wire 1 : w88 $end
$var wire 1 ; w89 $end
$var wire 1 < y $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0<
1;
1:
19
18
17
06
15
14
13
02
01
10
1/
1.
0-
1,
1+
1*
0)
0(
1'
0&
0%
0$
0#
0"
1!
$end
#10
0'
0/
1-
11
0;
12
07
16
00
1"
1%
#20
05
0!
0-
1(
1)
1,
0*
02
17
03
06
10
08
0.
0"
0%
1#
1&
#30
1!
15
1-
0(
0)
1*
12
07
13
16
00
1"
1%
#40
0!
05
1/
0-
01
0*
02
17
06
10
18
1.
04
09
0+
0:
0"
0%
0#
0&
1$
1<
#50
07
00
1"
1%
#60
17
10
08
0.
0"
0%
1#
1&
#70
07
00
1"
1%
