// Copyright (C) 2020  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition"

// DATE "12/26/2021 19:04:57"

// 
// Device: Altera EPM1270T144C5 Package TQFP144
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module mediKitVerilog (
	clock,
	btn0,
	btn1,
	btn2,
	btn3,
	btn4,
	btn5,
	btn6,
	key_row,
	buzz_out,
	LCD_RS,
	LCD_RW,
	LCD_EN,
	cat,
	col_green,
	col_red,
	key_column,
	LCD_data,
	led,
	row_control,
	seg);
input 	clock;
input 	btn0;
input 	btn1;
input 	btn2;
input 	btn3;
input 	btn4;
input 	btn5;
input 	btn6;
input 	[3:0] key_row;
output 	buzz_out;
output 	LCD_RS;
output 	LCD_RW;
output 	LCD_EN;
output 	[7:0] cat;
output 	[7:0] col_green;
output 	[7:0] col_red;
output 	[3:0] key_column;
output 	[7:0] LCD_data;
output 	[15:0] led;
output 	[7:0] row_control;
output 	[6:0] seg;

// Design Ports Information


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \b2v_inst|resetmp2~regout ;
wire \b2v_inst34|Mod3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~15 ;
wire \b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~15 ;
wire \b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~15 ;
wire \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~15 ;
wire \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~20 ;
wire \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10 ;
wire \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~15 ;
wire \b2v_inst34|Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5 ;
wire \b2v_inst34|Div2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5 ;
wire \b2v_inst34|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5 ;
wire \b2v_inst34|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5 ;
wire \b2v_inst34|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~5 ;
wire \b2v_inst34|Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10 ;
wire \b2v_inst34|Div2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10 ;
wire \b2v_inst34|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10 ;
wire \b2v_inst34|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~10 ;
wire \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~15 ;
wire \b2v_inst34|Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~15 ;
wire \b2v_inst34|Div2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~15 ;
wire \b2v_inst34|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~15 ;
wire \b2v_inst34|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~15 ;
wire \b2v_inst34|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~15 ;
wire \b2v_inst34|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~20 ;
wire \b2v_inst34|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~20 ;
wire \clock~combout ;
wire \b2v_inst26|Add0~10_combout ;
wire \b2v_inst26|Add0~12 ;
wire \b2v_inst26|Add0~12COUT1_36 ;
wire \b2v_inst26|Add0~15_combout ;
wire \b2v_inst26|Add0~17COUT1_37 ;
wire \b2v_inst26|Add0~2 ;
wire \b2v_inst26|Add0~2COUT1_38 ;
wire \b2v_inst26|Add0~5_combout ;
wire \b2v_inst26|Add0~17 ;
wire \b2v_inst26|Add0~0_combout ;
wire \b2v_inst26|Equal0~0 ;
wire \b2v_inst26|Add0~7 ;
wire \b2v_inst26|Add0~20_combout ;
wire \b2v_inst26|Add0~22 ;
wire \b2v_inst26|Add0~22COUT1_39 ;
wire \b2v_inst26|Add0~25_combout ;
wire \b2v_inst26|Add0~27 ;
wire \b2v_inst26|Add0~27COUT1_40 ;
wire \b2v_inst26|Add0~30_combout ;
wire \b2v_inst26|Equal0~1_combout ;
wire \b2v_inst26|clktmp~regout ;
wire \b2v_inst4|Equal0~0_combout ;
wire \b2v_inst4|clktmp~regout ;
wire \btn6~combout ;
wire \b2v_inst|resetmp13~regout ;
wire \b2v_inst|resetmp14~regout ;
wire \b2v_inst|bout6~0 ;
wire \btn0~combout ;
wire \b2v_inst|resetmp1~regout ;
wire \b2v_inst|bout0 ;
wire \b2v_inst14|cnt_b6[0]~0_combout ;
wire \btn5~combout ;
wire \b2v_inst|resetmp11~regout ;
wire \b2v_inst|resetmp12~regout ;
wire \b2v_inst|bout5~0 ;
wire \b2v_inst14|cnt_b5[0]~0_combout ;
wire \b2v_inst14|Equal6~0_combout ;
wire \btn4~combout ;
wire \b2v_inst|resetmp9~regout ;
wire \b2v_inst|resetmp10~regout ;
wire \b2v_inst|bout4~0 ;
wire \b2v_inst14|cnt_b4[0]~0_combout ;
wire \b2v_inst14|Equal5~0_combout ;
wire \b2v_inst14|Selector118~2_combout ;
wire \btn1~combout ;
wire \b2v_inst|resetmp3~regout ;
wire \b2v_inst|resetmp4~regout ;
wire \b2v_inst|bout1~0 ;
wire \b2v_inst14|cnt_b1[0]~0_combout ;
wire \b2v_inst14|Equal4~0_combout ;
wire \btn2~combout ;
wire \b2v_inst|resetmp5~regout ;
wire \b2v_inst|resetmp6~regout ;
wire \b2v_inst|bout2~0 ;
wire \b2v_inst14|cnt_b2[0]~0_combout ;
wire \b2v_inst14|Selector6~2_combout ;
wire \b2v_inst14|Selector15~0_combout ;
wire \b2v_inst14|cur_state.1010_2606~combout ;
wire \b2v_inst14|Selector6~3_combout ;
wire \b2v_inst14|Selector9~3_combout ;
wire \b2v_inst14|cur_state.0011_2840~combout ;
wire \b2v_inst14|Selector118~8_combout ;
wire \b2v_inst14|Selector6~0_combout ;
wire \b2v_inst14|Selector17~0_combout ;
wire \b2v_inst14|cur_state.1100_2528~combout ;
wire \b2v_inst14|Selector6~1_combout ;
wire \b2v_inst14|WideOr3~3_combout ;
wire \b2v_inst34|WideOr0~0_combout ;
wire \b2v_inst31|buz0~regout ;
wire \b2v_inst34|key_c0.1110~regout ;
wire \b2v_inst34|Selector13~0_combout ;
wire \b2v_inst14|Selector13~1_combout ;
wire \b2v_inst14|cur_state.0111_2684~combout ;
wire \b2v_inst14|WideOr3~2_combout ;
wire \b2v_inst14|WideOr5~combout ;
wire \b2v_inst34|Equal3~3_combout ;
wire \b2v_inst34|C.01001_5819~combout ;
wire \b2v_inst34|key_c0.1101~regout ;
wire \b2v_inst34|Selector6~0_combout ;
wire \b2v_inst34|C.01010_5807~combout ;
wire \b2v_inst34|key_c0.1011~regout ;
wire \b2v_inst34|Selector4~0_combout ;
wire \b2v_inst34|C.00111_5843~combout ;
wire \b2v_inst34|key_c0.0111~regout ;
wire \b2v_inst34|Selector226~0_combout ;
wire \b2v_inst34|C.10000_5735~combout ;
wire \b2v_inst34|Selector10~0_combout ;
wire \b2v_inst34|C.01111_5747~combout ;
wire \b2v_inst34|Selector14~0_combout ;
wire \b2v_inst34|C.01101_5771~combout ;
wire \b2v_inst34|Selector8~0_combout ;
wire \b2v_inst34|C.01100_5783~combout ;
wire \b2v_inst34|Selector24~0_combout ;
wire \b2v_inst34|WideOr16~1_combout ;
wire \b2v_inst34|Add1~8 ;
wire \b2v_inst34|Add1~8COUT1_37 ;
wire \b2v_inst34|Add1~12_combout ;
wire \b2v_inst34|always3~1_combout ;
wire \b2v_inst34|Add1~2 ;
wire \b2v_inst34|Add1~2COUT1_40 ;
wire \b2v_inst34|Add1~30_combout ;
wire \b2v_inst34|Add1~14 ;
wire \b2v_inst34|Add1~14COUT1_38 ;
wire \b2v_inst34|Add1~24_combout ;
wire \b2v_inst34|Add1~29_combout ;
wire \b2v_inst34|WideOr9~11_combout ;
wire \b2v_inst34|Add1~35_combout ;
wire \b2v_inst34|Equal14~2_combout ;
wire \b2v_inst23|Add0~0_combout ;
wire \b2v_inst23|Add0~2 ;
wire \b2v_inst23|Add0~2COUT1_41 ;
wire \b2v_inst23|Add0~12 ;
wire \b2v_inst23|Add0~12COUT1_42 ;
wire \b2v_inst23|Add0~15_combout ;
wire \b2v_inst23|Add0~17 ;
wire \b2v_inst23|Add0~17COUT1_43 ;
wire \b2v_inst23|Add0~5_combout ;
wire \b2v_inst23|Add0~7 ;
wire \b2v_inst23|Add0~7COUT1_44 ;
wire \b2v_inst23|Add0~20_combout ;
wire \b2v_inst23|Add0~22 ;
wire \b2v_inst23|Add0~25_combout ;
wire \b2v_inst23|Add0~27 ;
wire \b2v_inst23|Add0~27COUT1_45 ;
wire \b2v_inst23|Add0~30_combout ;
wire \b2v_inst23|Add0~32 ;
wire \b2v_inst23|Add0~32COUT1_46 ;
wire \b2v_inst23|Add0~35_combout ;
wire \b2v_inst23|Equal0~1_combout ;
wire \b2v_inst23|Add0~10_combout ;
wire \b2v_inst23|Equal0~0 ;
wire \b2v_inst23|clktmp~regout ;
wire \b2v_inst34|sel61[5]~0_combout ;
wire \b2v_inst34|Add1~26 ;
wire \b2v_inst34|Add1~26COUT1_39 ;
wire \b2v_inst34|Add1~18_combout ;
wire \b2v_inst34|Add1~23_combout ;
wire \b2v_inst34|Add1~20 ;
wire \b2v_inst34|Add1~0_combout ;
wire \b2v_inst34|Add1~5_combout ;
wire \b2v_inst34|Decoder2~51_combout ;
wire \b2v_inst34|Add1~17_combout ;
wire \b2v_inst34|Add1~6_combout ;
wire \b2v_inst34|Add1~11_combout ;
wire \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~COUT ;
wire \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~COUTCOUT1_24 ;
wire \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22_combout ;
wire \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17_cout0 ;
wire \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17COUT1_25 ;
wire \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~12 ;
wire \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~12COUT1_26 ;
wire \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~7 ;
wire \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~7COUT1_27 ;
wire \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ;
wire \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5_combout ;
wire \b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[18]~12_combout ;
wire \b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[18]~11_combout ;
wire \b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[17]~13_combout ;
wire \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10_combout ;
wire \b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[17]~14_combout ;
wire \b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[16]~7_combout ;
wire \b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[16]~8_combout ;
wire \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~COUT ;
wire \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~COUTCOUT1_29 ;
wire \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~27_combout ;
wire \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17_cout0 ;
wire \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17COUT1_30 ;
wire \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7 ;
wire \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7COUT1_31 ;
wire \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22 ;
wire \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22COUT1_32 ;
wire \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12_cout0 ;
wire \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12COUT1_33 ;
wire \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout ;
wire \b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[21]~2_combout ;
wire \b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[21]~1_combout ;
wire \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~COUT ;
wire \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~COUTCOUT1_29 ;
wire \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~27_combout ;
wire \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22_cout0 ;
wire \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22COUT1_30 ;
wire \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~5_combout ;
wire \b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[23]~9_combout ;
wire \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~20_combout ;
wire \b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[23]~10_combout ;
wire \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5_combout ;
wire \b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[22]~4_combout ;
wire \b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[22]~5_combout ;
wire \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~7 ;
wire \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~7COUT1_31 ;
wire \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~12 ;
wire \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~12COUT1_32 ;
wire \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~17_cout0 ;
wire \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~17COUT1_33 ;
wire \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0_combout ;
wire \b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[27]~3_combout ;
wire \b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[26]~0_combout ;
wire \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~10_combout ;
wire \b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[28]~6_combout ;
wire \b2v_inst34|numb_temp~0_combout ;
wire \b2v_inst34|numb_temp~12_combout ;
wire \b2v_inst34|Selector1~0_combout ;
wire \b2v_inst34|C.00011_5891~combout ;
wire \b2v_inst34|Selector11~0_combout ;
wire \b2v_inst34|C.00001_5915~combout ;
wire \b2v_inst34|Selector9~0_combout ;
wire \b2v_inst34|C.01110_5759~combout ;
wire \b2v_inst34|Selector7~0_combout ;
wire \b2v_inst34|C.01011_5795~combout ;
wire \b2v_inst34|Selector5~0_combout ;
wire \b2v_inst34|C.01000_5831~combout ;
wire \b2v_inst34|WideOr39~0_combout ;
wire \b2v_inst34|WideOr43~0_combout ;
wire \b2v_inst34|WideOr16~0_combout ;
wire \b2v_inst34|Selector2~0_combout ;
wire \b2v_inst34|C.00100_5879~combout ;
wire \b2v_inst34|Selector0~0_combout ;
wire \b2v_inst34|C.00010_5903~combout ;
wire \b2v_inst34|Selector12~0_combout ;
wire \b2v_inst34|C.00101_5867~combout ;
wire \b2v_inst34|Selector3~0_combout ;
wire \b2v_inst34|C.00110_5855~combout ;
wire \b2v_inst34|WideOr30~0_combout ;
wire \b2v_inst34|WideOr17~combout ;
wire \b2v_inst34|Selector25~0_combout ;
wire \b2v_inst34|Mux65~0_combout ;
wire \b2v_inst34|numb_temp[0]~4_combout ;
wire \b2v_inst34|numb_temp~8_combout ;
wire \b2v_inst34|numb_temp~9_combout ;
wire \b2v_inst34|numb_temp~10_combout ;
wire \b2v_inst14|Selector26~0 ;
wire \b2v_inst14|WideOr2~0_combout ;
wire \b2v_inst14|WideNor0~0_combout ;
wire \b2v_inst14|WideOr8~0_combout ;
wire \b2v_inst14|WideOr10~combout ;
wire \b2v_inst14|Selector27~0 ;
wire \b2v_inst14|always6~47_combout ;
wire \b2v_inst34|Mux11~0_combout ;
wire \b2v_inst34|numb_temp~15_combout ;
wire \b2v_inst34|numb_temp~16_combout ;
wire \b2v_inst14|Selector24~0 ;
wire \b2v_inst14|always6~48_combout ;
wire \b2v_inst34|numb_temp~18_combout ;
wire \b2v_inst34|Selector22~0_combout ;
wire \b2v_inst14|Selector23~0 ;
wire \b2v_inst14|always6~49_combout ;
wire \b2v_inst14|WideOr11~combout ;
wire \b2v_inst34|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~COUT ;
wire \b2v_inst34|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~COUTCOUT1_27 ;
wire \b2v_inst34|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22_combout ;
wire \b2v_inst34|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17_cout0 ;
wire \b2v_inst34|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17COUT1_24 ;
wire \b2v_inst34|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~12 ;
wire \b2v_inst34|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~12COUT1_25 ;
wire \b2v_inst34|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~7 ;
wire \b2v_inst34|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~7COUT1_26 ;
wire \b2v_inst34|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ;
wire \b2v_inst34|Div0|auto_generated|divider|divider|StageOut[18]~0_combout ;
wire \b2v_inst34|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5_combout ;
wire \b2v_inst34|Div0|auto_generated|divider|divider|StageOut[18]~1_combout ;
wire \b2v_inst34|Div0|auto_generated|divider|divider|StageOut[17]~4_combout ;
wire \b2v_inst34|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10_combout ;
wire \b2v_inst34|Div0|auto_generated|divider|divider|StageOut[17]~5_combout ;
wire \b2v_inst34|Div0|auto_generated|divider|divider|StageOut[16]~8_combout ;
wire \b2v_inst34|Div0|auto_generated|divider|divider|StageOut[16]~9_combout ;
wire \b2v_inst34|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~COUT ;
wire \b2v_inst34|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~COUTCOUT1_33 ;
wire \b2v_inst34|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~27_combout ;
wire \b2v_inst34|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22_cout0 ;
wire \b2v_inst34|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22COUT1_29 ;
wire \b2v_inst34|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17 ;
wire \b2v_inst34|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17COUT1_30 ;
wire \b2v_inst34|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12 ;
wire \b2v_inst34|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12COUT1_31 ;
wire \b2v_inst34|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7_cout0 ;
wire \b2v_inst34|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7COUT1_32 ;
wire \b2v_inst34|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout ;
wire \b2v_inst34|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10_combout ;
wire \b2v_inst34|Div0|auto_generated|divider|divider|StageOut[23]~3_combout ;
wire \b2v_inst34|Div0|auto_generated|divider|divider|StageOut[23]~2_combout ;
wire \b2v_inst34|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~15_combout ;
wire \b2v_inst34|Div0|auto_generated|divider|divider|StageOut[22]~7_combout ;
wire \b2v_inst34|Div0|auto_generated|divider|divider|StageOut[22]~6_combout ;
wire \b2v_inst34|Div0|auto_generated|divider|divider|StageOut[21]~10_combout ;
wire \b2v_inst34|Div0|auto_generated|divider|divider|StageOut[21]~11_combout ;
wire \b2v_inst34|Div0|auto_generated|divider|divider|StageOut[20]~13_combout ;
wire \b2v_inst34|Div0|auto_generated|divider|divider|StageOut[20]~12_combout ;
wire \b2v_inst34|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22_cout0 ;
wire \b2v_inst34|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22COUT1_26 ;
wire \b2v_inst34|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~17_cout0 ;
wire \b2v_inst34|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~17COUT1_27 ;
wire \b2v_inst34|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~12_cout0 ;
wire \b2v_inst34|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~12COUT1_28 ;
wire \b2v_inst34|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~7_cout0 ;
wire \b2v_inst34|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~7COUT1_29 ;
wire \b2v_inst34|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0_combout ;
wire \b2v_inst34|nums_temp~6_combout ;
wire \b2v_inst34|nums_temp~4_combout ;
wire \b2v_inst34|WideOr16~combout ;
wire \b2v_inst34|nums_temp~5_combout ;
wire \b2v_inst34|nums_temp[2]~23_combout ;
wire \b2v_inst34|nums_temp[2]~8_combout ;
wire \b2v_inst14|Selector21~0 ;
wire \b2v_inst14|WideOr9~combout ;
wire \b2v_inst34|WideOr24~combout ;
wire \b2v_inst34|nums_temp~9_combout ;
wire \b2v_inst14|Selector22~0_combout ;
wire \b2v_inst14|always6~39_combout ;
wire \b2v_inst34|nums_temp~11_combout ;
wire \b2v_inst34|nums_temp~12_combout ;
wire \b2v_inst34|nums_temp~13_combout ;
wire \b2v_inst34|nums_temp~15_combout ;
wire \b2v_inst34|nums_temp~16_combout ;
wire \b2v_inst14|Selector20~0 ;
wire \b2v_inst14|Selector4~0 ;
wire \b2v_inst14|always6~40_combout ;
wire \b2v_inst34|seg_temp13~1_combout ;
wire \b2v_inst34|nums_temp~18_combout ;
wire \b2v_inst14|Selector5~0 ;
wire \b2v_inst34|nums_temp~20_combout ;
wire \b2v_inst34|nums_temp~21_combout ;
wire \b2v_inst14|Selector18~0 ;
wire \b2v_inst14|always6~41_combout ;
wire \b2v_inst34|numb_temp~2_combout ;
wire \b2v_inst34|numb_temp~1_combout ;
wire \b2v_inst14|Selector99~0 ;
wire \b2v_inst14|Selector28~0 ;
wire \b2v_inst14|always6~42_combout ;
wire \b2v_inst14|always6~43_combout ;
wire \b2v_inst14|always6~45_combout ;
wire \b2v_inst14|always6~44_combout ;
wire \b2v_inst14|always6~46_combout ;
wire \b2v_inst14|always6~37_combout ;
wire \b2v_inst14|always6~35_combout ;
wire \b2v_inst14|always6~34_combout ;
wire \b2v_inst14|always6~36_combout ;
wire \b2v_inst14|always6~38_combout ;
wire \b2v_inst14|always6~50_combout ;
wire \b2v_inst14|Selector11~0_combout ;
wire \b2v_inst14|Selector11~1_combout ;
wire \b2v_inst14|always6~53_combout ;
wire \b2v_inst14|always6~52_combout ;
wire \b2v_inst14|always6~51_combout ;
wire \b2v_inst14|always6~54_combout ;
wire \b2v_inst14|Selector117~0_combout ;
wire \b2v_inst14|Selector11~2_combout ;
wire \b2v_inst14|Selector11~3_combout ;
wire \b2v_inst14|Selector11~4_combout ;
wire \b2v_inst14|cur_state.0101_2762~combout ;
wire \b2v_inst14|Selector13~0_combout ;
wire \b2v_inst14|WideOr4~combout ;
wire \b2v_inst34|Equal3~7_combout ;
wire \b2v_inst34|WideOr45~combout ;
wire \b2v_inst34|numb_temp~5_combout ;
wire \b2v_inst34|numb_temp~6_combout ;
wire \b2v_inst14|always6~8_combout ;
wire \b2v_inst14|always6~5 ;
wire \b2v_inst14|always6~7_combout ;
wire \b2v_inst14|always6~6_combout ;
wire \b2v_inst14|always6~9_combout ;
wire \b2v_inst14|always6~11_combout ;
wire \b2v_inst14|always6~10_combout ;
wire \b2v_inst14|always6~12_combout ;
wire \b2v_inst14|WideOr8~combout ;
wire \b2v_inst14|always6~14_combout ;
wire \b2v_inst14|always6~13_combout ;
wire \b2v_inst14|always6~15_combout ;
wire \b2v_inst14|always6~0_combout ;
wire \b2v_inst14|always6~2_combout ;
wire \b2v_inst14|always6~3_combout ;
wire \b2v_inst14|always6~1_combout ;
wire \b2v_inst14|always6~4_combout ;
wire \b2v_inst14|always6~16_combout ;
wire \b2v_inst14|Selector14~0_combout ;
wire \b2v_inst14|Selector14~1_combout ;
wire \b2v_inst14|cur_state.1000_2645~combout ;
wire \b2v_inst14|Selector12~2_combout ;
wire \b2v_inst14|cur_state.0110_2723~combout ;
wire \b2v_inst14|WideOr3~combout ;
wire \b2v_inst34|always2~0_combout ;
wire \b2v_inst34|Mux12~0_combout ;
wire \b2v_inst34|Selector24~1_combout ;
wire \b2v_inst34|Selector24~2_combout ;
wire \b2v_inst14|Selector25~0 ;
wire \b2v_inst14|WideOr6~combout ;
wire \b2v_inst14|always6~31_combout ;
wire \b2v_inst14|always6~30_combout ;
wire \b2v_inst14|always6~32_combout ;
wire \b2v_inst14|WideOr7~combout ;
wire \b2v_inst14|always6~27_combout ;
wire \b2v_inst14|always6~28_combout ;
wire \b2v_inst14|always6~29_combout ;
wire \b2v_inst14|always6~18_combout ;
wire \b2v_inst14|always6~17_combout ;
wire \b2v_inst14|always6~20_combout ;
wire \b2v_inst14|always6~19_combout ;
wire \b2v_inst14|always6~21_combout ;
wire \b2v_inst14|always6~24_combout ;
wire \b2v_inst14|always6~25_combout ;
wire \b2v_inst14|always6~22_combout ;
wire \b2v_inst14|always6~23_combout ;
wire \b2v_inst14|always6~26_combout ;
wire \b2v_inst14|always6~33_combout ;
wire \b2v_inst14|Selector6~5_combout ;
wire \b2v_inst14|Selector117~1_combout ;
wire \b2v_inst14|Selector116~0_combout ;
wire \b2v_inst14|Selector6~4_combout ;
wire \b2v_inst14|Selector6~6_combout ;
wire \b2v_inst14|Selector6~7_combout ;
wire \b2v_inst14|cur_state.0000_2957~combout ;
wire \b2v_inst14|cur_state.0001_2918~combout ;
wire \b2v_inst14|Selector8~0_combout ;
wire \b2v_inst14|cur_state.0010_2879~combout ;
wire \b2v_inst14|Selector9~2_combout ;
wire \b2v_inst14|Selector118~4_combout ;
wire \b2v_inst14|Selector118~5_combout ;
wire \b2v_inst14|Selector118~6_combout ;
wire \b2v_inst14|Selector118~1_combout ;
wire \b2v_inst14|Selector118~3_combout ;
wire \b2v_inst14|Selector118~7_combout ;
wire \b2v_inst14|Selector118~0_combout ;
wire \b2v_inst14|Selector118~9_combout ;
wire \b2v_inst14|Selector16~0_combout ;
wire \b2v_inst14|cur_state.1011_2567~combout ;
wire \b2v_inst14|Selector10~0_combout ;
wire \b2v_inst14|cur_state.0100_2801~combout ;
wire \b2v_inst14|Selector69~0_combout ;
wire \b2v_inst14|Selector69~1_combout ;
wire \b2v_inst14|cur_state.1111_2489~combout ;
wire \b2v_inst14|WideOr2~combout ;
wire \b2v_inst31|always2~0_combout ;
wire \b2v_inst31|buzz_out~0_combout ;
wire \b2v_inst35|Add0~1_combout ;
wire \b2v_inst35|Add0~4_combout ;
wire \b2v_inst35|Equal0~2 ;
wire \b2v_inst35|Equal0~0_combout ;
wire \b2v_inst35|lcd_data[3]~13_combout ;
wire \b2v_inst35|Add0~3 ;
wire \b2v_inst35|cnt~2_combout ;
wire \b2v_inst35|Add0~0_combout ;
wire \b2v_inst35|Equal0~1_combout ;
wire \b2v_inst35|cnt~3_combout ;
wire \b2v_inst35|Selector0~0_combout ;
wire \b2v_inst35|Add0~2 ;
wire \b2v_inst35|Selector0~1_combout ;
wire \b2v_inst35|lcd_data[7]~2_combout ;
wire \b2v_inst35|Add0~6 ;
wire \b2v_inst35|lcd_data[7]~3_combout ;
wire \b2v_inst35|LCD_RS~regout ;
wire \b2v_inst34|always3~0_combout ;
wire \b2v_inst34|p2.count.010_5485~combout ;
wire \b2v_inst34|p2.count.011_5478~combout ;
wire \b2v_inst34|p2.count.100_5471~combout ;
wire \b2v_inst34|p2.count.101_5464~combout ;
wire \b2v_inst34|p2.count.110_5457~combout ;
wire \b2v_inst34|p2.count.111_5450~combout ;
wire \b2v_inst34|p2.count.000_5499~combout ;
wire \b2v_inst34|p2.count.001_5492~combout ;
wire \b2v_inst34|cat[0]~0_combout ;
wire \b2v_inst34|cat[1]~1_combout ;
wire \b2v_inst34|cat[2]~2_combout ;
wire \b2v_inst34|cat[3]~3_combout ;
wire \b2v_inst34|cat[4]~4_combout ;
wire \b2v_inst34|cat[5]~5_combout ;
wire \b2v_inst34|cat[6]~6_combout ;
wire \b2v_inst34|cat[7]~7_combout ;
wire \b2v_inst34|Equal3~2_combout ;
wire \b2v_inst34|Equal3~1_combout ;
wire \b2v_inst34|Equal3~0_combout ;
wire \b2v_inst30|col_r[7]~5_combout ;
wire \b2v_inst30|col_r[1]~10_combout ;
wire \b2v_inst30|always5~1_combout ;
wire \b2v_inst30|always5~3_combout ;
wire \b2v_inst30|col_r[7]~6_combout ;
wire \b2v_inst30|col_r~4_combout ;
wire \b2v_inst30|always5~0_combout ;
wire \b2v_inst30|always5~2_combout ;
wire \b2v_inst29|tmp[0]~7 ;
wire \b2v_inst29|tmp[0]~7COUT1_13 ;
wire \b2v_inst29|tmp[1]~1 ;
wire \b2v_inst29|tmp[1]~1COUT1_14 ;
wire \b2v_inst29|tmp[2]~3 ;
wire \b2v_inst29|tmp[2]~3COUT1_15 ;
wire \b2v_inst29|tmp[3]~5 ;
wire \b2v_inst29|tmp[4]~9 ;
wire \b2v_inst29|tmp[4]~9COUT1_16 ;
wire \b2v_inst29|Equal0~0_combout ;
wire \b2v_inst29|Equal0~1_combout ;
wire \b2v_inst29|clktmp~regout ;
wire \b2v_inst30|col_g[4]~0_combout ;
wire \b2v_inst30|col_g[4]~1_combout ;
wire \b2v_inst30|col_r[7]~11_combout ;
wire \b2v_inst30|col_g[7]~3_combout ;
wire \b2v_inst30|col_g[7]~2_combout ;
wire \b2v_inst30|col_g[7]~4_combout ;
wire \b2v_inst30|col_r[1]~7_combout ;
wire \b2v_inst30|col_r[1]~8_combout ;
wire \b2v_inst42|WideOr3~0_combout ;
wire \b2v_inst42|WideOr3~1_combout ;
wire \b2v_inst35|lcd_data[3]~10_combout ;
wire \b2v_inst47|WideOr3~0_combout ;
wire \b2v_inst47|WideOr3~1_combout ;
wire \b2v_inst47|WideOr3~2_combout ;
wire \b2v_inst43|WideOr3~0_combout ;
wire \b2v_inst43|WideOr3~1_combout ;
wire \b2v_inst43|WideOr3~2_combout ;
wire \b2v_inst35|lcd_data[3]~6_combout ;
wire \b2v_inst35|lcd_data[3]~7_combout ;
wire \b2v_inst46|WideOr3~0_combout ;
wire \b2v_inst46|WideOr3~1_combout ;
wire \b2v_inst35|lcd_data[3]~8_combout ;
wire \b2v_inst35|lcd_data[3]~9_combout ;
wire \b2v_inst35|Mux7~5_combout ;
wire \b2v_inst35|Mux6~2_combout ;
wire \b2v_inst35|Mux7~6_combout ;
wire \b2v_inst35|Mux7~7_combout ;
wire \b2v_inst35|Mux7~8_combout ;
wire \b2v_inst35|Mux7~9_combout ;
wire \b2v_inst35|Mux7~11_combout ;
wire \b2v_inst35|Mux7~10_combout ;
wire \b2v_inst35|Mux7~12_combout ;
wire \b2v_inst40|WideOr3~0_combout ;
wire \b2v_inst40|WideOr3~1_combout ;
wire \b2v_inst35|Mux7~13_combout ;
wire \b2v_inst41|WideOr3~0_combout ;
wire \b2v_inst41|WideOr3~1_combout ;
wire \b2v_inst41|WideOr3~2_combout ;
wire \b2v_inst35|Mux7~14_combout ;
wire \b2v_inst35|Mux7~15_combout ;
wire \b2v_inst35|Mux7~16_combout ;
wire \b2v_inst35|lcd_data[3]~4_combout ;
wire \b2v_inst35|lcd_data[3]~5_combout ;
wire \b2v_inst45|WideOr3~0_combout ;
wire \b2v_inst45|WideOr3~1_combout ;
wire \b2v_inst45|WideOr3~2_combout ;
wire \b2v_inst39|WideOr3~0_combout ;
wire \b2v_inst39|WideOr3~1_combout ;
wire \b2v_inst39|WideOr3~2_combout ;
wire \b2v_inst35|Mux7~0_combout ;
wire \b2v_inst35|Mux7~1_combout ;
wire \b2v_inst35|Mux7~2_combout ;
wire \b2v_inst38|WideOr3~0_combout ;
wire \b2v_inst38|WideOr3~1_combout ;
wire \b2v_inst35|Mux7~3_combout ;
wire \b2v_inst35|Mux7~4_combout ;
wire \b2v_inst35|lcd_data[3]~14_combout ;
wire \b2v_inst35|lcd_data[3]~17_combout ;
wire \b2v_inst35|lcd_data[3]~11_combout ;
wire \b2v_inst35|lcd_data[3]~12_combout ;
wire \b2v_inst35|lcd_data[3]~15_combout ;
wire \b2v_inst35|lcd_data[3]~16_combout ;
wire \b2v_inst42|WideOr2~3_combout ;
wire \b2v_inst42|WideOr2~2_combout ;
wire \b2v_inst43|dataout[3]~0_combout ;
wire \b2v_inst43|WideOr2~0_combout ;
wire \b2v_inst43|WideOr2~1_combout ;
wire \b2v_inst43|WideOr2~2_combout ;
wire \b2v_inst41|dataout[3]~0_combout ;
wire \b2v_inst41|WideOr2~0_combout ;
wire \b2v_inst41|WideOr2~1_combout ;
wire \b2v_inst41|WideOr2~2_combout ;
wire \b2v_inst40|WideOr2~3_combout ;
wire \b2v_inst40|WideOr2~2_combout ;
wire \b2v_inst35|Mux7~17_combout ;
wire \b2v_inst35|Mux6~21_combout ;
wire \b2v_inst35|Mux6~15_combout ;
wire \b2v_inst35|Mux6~16_combout ;
wire \b2v_inst35|Mux6~10_combout ;
wire \b2v_inst35|Mux4~0_combout ;
wire \b2v_inst35|Mux6~11_combout ;
wire \b2v_inst35|Mux6~12_combout ;
wire \b2v_inst35|Mux6~13_combout ;
wire \b2v_inst35|Mux6~14_combout ;
wire \b2v_inst35|Mux6~17_combout ;
wire \b2v_inst35|Mux6~18_combout ;
wire \b2v_inst35|Mux6~19_combout ;
wire \b2v_inst47|dataout[3]~0_combout ;
wire \b2v_inst47|WideOr2~0_combout ;
wire \b2v_inst47|WideOr2~1_combout ;
wire \b2v_inst47|WideOr2~2_combout ;
wire \b2v_inst46|WideOr2~3_combout ;
wire \b2v_inst46|WideOr2~2_combout ;
wire \b2v_inst35|Mux6~20_combout ;
wire \b2v_inst38|WideOr2~3_combout ;
wire \b2v_inst38|WideOr2~2_combout ;
wire \b2v_inst39|dataout[3]~0_combout ;
wire \b2v_inst39|WideOr2~1_combout ;
wire \b2v_inst39|WideOr2~0_combout ;
wire \b2v_inst39|WideOr2~2_combout ;
wire \b2v_inst45|dataout[3]~0_combout ;
wire \b2v_inst45|WideOr2~1_combout ;
wire \b2v_inst45|WideOr2~0_combout ;
wire \b2v_inst45|WideOr2~2_combout ;
wire \b2v_inst35|Mux6~5_combout ;
wire \b2v_inst35|Mux6~6_combout ;
wire \b2v_inst35|Mux6~3_combout ;
wire \b2v_inst35|Mux6~4_combout ;
wire \b2v_inst35|Mux6~7_combout ;
wire \b2v_inst35|Mux6~8_combout ;
wire \b2v_inst35|Mux6~9_combout ;
wire \b2v_inst42|WideOr1~0_combout ;
wire \b2v_inst42|WideOr1~1_combout ;
wire \b2v_inst47|WideOr1~1_combout ;
wire \b2v_inst47|WideOr1~0_combout ;
wire \b2v_inst47|WideOr1~2_combout ;
wire \b2v_inst43|WideOr1~0_combout ;
wire \b2v_inst43|WideOr1~1_combout ;
wire \b2v_inst43|WideOr1~2_combout ;
wire \b2v_inst46|WideOr1~0_combout ;
wire \b2v_inst46|WideOr1~1_combout ;
wire \b2v_inst41|WideOr1~0_combout ;
wire \b2v_inst41|WideOr1~1_combout ;
wire \b2v_inst41|WideOr1~2_combout ;
wire \b2v_inst35|Mux5~20_combout ;
wire \b2v_inst35|Mux5~21_combout ;
wire \b2v_inst35|Mux5~22_combout ;
wire \b2v_inst40|WideOr1~0_combout ;
wire \b2v_inst40|WideOr1~1_combout ;
wire \b2v_inst35|Mux5~23_combout ;
wire \b2v_inst35|Mux5~11_combout ;
wire \b2v_inst35|Mux5~30_combout ;
wire \b2v_inst35|Mux5~24_combout ;
wire \b2v_inst35|Mux5~25_combout ;
wire \b2v_inst35|Mux5~26_combout ;
wire \b2v_inst35|Mux5~27_combout ;
wire \b2v_inst35|Mux5~28_combout ;
wire \b2v_inst39|WideOr1~0_combout ;
wire \b2v_inst39|WideOr1~1_combout ;
wire \b2v_inst39|WideOr1~2_combout ;
wire \b2v_inst45|WideOr1~1_combout ;
wire \b2v_inst45|WideOr1~0_combout ;
wire \b2v_inst45|WideOr1~2_combout ;
wire \b2v_inst35|Mux5~14_combout ;
wire \b2v_inst35|Mux4~2_combout ;
wire \b2v_inst35|Mux5~15_combout ;
wire \b2v_inst35|Mux5~16_combout ;
wire \b2v_inst35|Mux5~29_combout ;
wire \b2v_inst35|Mux5~17_combout ;
wire \b2v_inst35|Mux5~18_combout ;
wire \b2v_inst35|Mux5~19_combout ;
wire \b2v_inst42|dataout[3]~0_combout ;
wire \b2v_inst42|dataout[3]~1_combout ;
wire \b2v_inst47|WideOr1~3_combout ;
wire \b2v_inst47|dataout[3]~1_combout ;
wire \b2v_inst46|dataout[3]~0_combout ;
wire \b2v_inst46|dataout[3]~1_combout ;
wire \b2v_inst43|WideOr1~3_combout ;
wire \b2v_inst43|dataout[3]~1_combout ;
wire \b2v_inst40|dataout[3]~0_combout ;
wire \b2v_inst40|dataout[3]~1_combout ;
wire \b2v_inst41|WideOr1~3_combout ;
wire \b2v_inst41|dataout[3]~1_combout ;
wire \b2v_inst35|Mux4~8_combout ;
wire \b2v_inst35|Mux4~9_combout ;
wire \b2v_inst35|Mux4~10_combout ;
wire \b2v_inst35|Mux4~3_combout ;
wire \b2v_inst35|Mux4~1_combout ;
wire \b2v_inst35|Mux4~11_combout ;
wire \b2v_inst35|Mux4~12_combout ;
wire \b2v_inst35|Mux4~13_combout ;
wire \b2v_inst35|Mux4~14_combout ;
wire \b2v_inst35|Mux4~15_combout ;
wire \b2v_inst35|Mux4~16_combout ;
wire \b2v_inst38|dataout[3]~4_combout ;
wire \b2v_inst38|dataout[3]~5_combout ;
wire \b2v_inst39|WideOr1~3_combout ;
wire \b2v_inst39|dataout[3]~1_combout ;
wire \b2v_inst45|WideOr1~3_combout ;
wire \b2v_inst45|dataout[3]~1_combout ;
wire \b2v_inst35|Mux4~4_combout ;
wire \b2v_inst35|Mux4~5_combout ;
wire \b2v_inst35|Mux4~6_combout ;
wire \b2v_inst35|Mux4~7_combout ;
wire \b2v_inst42|WideOr0~0_combout ;
wire \b2v_inst42|WideOr0~2_combout ;
wire \b2v_inst42|WideOr0~1_combout ;
wire \b2v_inst42|WideOr0~3_combout ;
wire \b2v_inst43|WideOr0~3_combout ;
wire \b2v_inst43|WideOr0~1_combout ;
wire \b2v_inst43|WideOr0~0_combout ;
wire \b2v_inst43|WideOr0~2_combout ;
wire \b2v_inst43|WideOr0~4_combout ;
wire \b2v_inst47|WideOr0~3_combout ;
wire \b2v_inst47|WideOr0~0_combout ;
wire \b2v_inst47|WideOr0~1_combout ;
wire \b2v_inst47|WideOr0~2_combout ;
wire \b2v_inst47|WideOr0~4_combout ;
wire \b2v_inst46|WideOr0~2_combout ;
wire \b2v_inst46|WideOr0~0_combout ;
wire \b2v_inst46|WideOr0~1_combout ;
wire \b2v_inst46|WideOr0~3_combout ;
wire \b2v_inst41|WideOr0~3_combout ;
wire \b2v_inst41|WideOr0~1_combout ;
wire \b2v_inst41|WideOr0~0_combout ;
wire \b2v_inst41|WideOr0~2_combout ;
wire \b2v_inst41|WideOr0~4_combout ;
wire \b2v_inst35|Mux3~8_combout ;
wire \b2v_inst37|WideOr0~0_combout ;
wire \b2v_inst37|WideOr0~1_combout ;
wire \b2v_inst35|Mux3~7_combout ;
wire \b2v_inst35|Mux3~9_combout ;
wire \b2v_inst35|Mux3~13_combout ;
wire \b2v_inst35|Mux3~14_combout ;
wire \b2v_inst35|Mux3~11_combout ;
wire \b2v_inst35|Mux3~12_combout ;
wire \b2v_inst35|Mux3~10_combout ;
wire \b2v_inst35|Mux3~15_combout ;
wire \b2v_inst40|WideOr0~2_combout ;
wire \b2v_inst40|WideOr0~0_combout ;
wire \b2v_inst40|WideOr0~1_combout ;
wire \b2v_inst40|WideOr0~3_combout ;
wire \b2v_inst35|Mux3~16_combout ;
wire \b2v_inst35|Mux3~17_combout ;
wire \b2v_inst35|Mux3~18_combout ;
wire \b2v_inst35|Mux3~19_combout ;
wire \b2v_inst39|WideOr0~3_combout ;
wire \b2v_inst39|WideOr0~1_combout ;
wire \b2v_inst39|WideOr0~0_combout ;
wire \b2v_inst39|WideOr0~2_combout ;
wire \b2v_inst39|WideOr0~4_combout ;
wire \b2v_inst45|WideOr0~3_combout ;
wire \b2v_inst45|WideOr0~1_combout ;
wire \b2v_inst45|WideOr0~0_combout ;
wire \b2v_inst45|WideOr0~2_combout ;
wire \b2v_inst45|WideOr0~4_combout ;
wire \b2v_inst38|WideOr0~6_combout ;
wire \b2v_inst38|WideOr0~3_combout ;
wire \b2v_inst38|WideOr0~8_combout ;
wire \b2v_inst38|WideOr0~7_combout ;
wire \b2v_inst35|Mux3~2_combout ;
wire \b2v_inst35|Mux3~3_combout ;
wire \b2v_inst44|WideOr0~0_combout ;
wire \b2v_inst35|Mux3~0_combout ;
wire \b2v_inst35|Mux3~1_combout ;
wire \b2v_inst35|Mux3~4_combout ;
wire \b2v_inst35|Mux3~5_combout ;
wire \b2v_inst35|Mux3~6_combout ;
wire \b2v_inst35|Mux2~0_combout ;
wire \b2v_inst35|Add0~5_combout ;
wire \b2v_inst35|Mux1~0_combout ;
wire \b2v_inst35|Mux1~1_combout ;
wire \b2v_inst35|Mux0~7_combout ;
wire \b2v_inst35|Mux0~4_combout ;
wire \b2v_inst35|Mux0~3_combout ;
wire \b2v_inst35|Mux0~8_combout ;
wire \b2v_inst35|Mux0~6_combout ;
wire \b2v_inst28|Add0~10_combout ;
wire \b2v_inst28|Add0~12 ;
wire \b2v_inst28|Add0~12COUT1_36 ;
wire \b2v_inst28|Add0~15_combout ;
wire \b2v_inst28|Add0~17 ;
wire \b2v_inst28|Add0~17COUT1_37 ;
wire \b2v_inst28|Add0~0_combout ;
wire \b2v_inst28|Add0~2 ;
wire \b2v_inst28|Add0~2COUT1_38 ;
wire \b2v_inst28|Add0~5_combout ;
wire \b2v_inst28|Add0~7 ;
wire \b2v_inst28|Add0~20_combout ;
wire \b2v_inst28|Add0~22 ;
wire \b2v_inst28|Add0~22COUT1_39 ;
wire \b2v_inst28|Add0~25_combout ;
wire \b2v_inst28|Add0~27 ;
wire \b2v_inst28|Add0~27COUT1_40 ;
wire \b2v_inst28|Add0~30_combout ;
wire \b2v_inst28|Equal0~0 ;
wire \b2v_inst28|Equal0~1_combout ;
wire \b2v_inst28|clktmp~regout ;
wire \b2v_inst32|flag~regout ;
wire \b2v_inst32|led~0 ;
wire \b2v_inst32|state.all_state_s8~regout ;
wire \b2v_inst32|state.all_state_s9~regout ;
wire \b2v_inst32|state.all_state_s10~regout ;
wire \b2v_inst32|state.all_state_s11~regout ;
wire \b2v_inst32|state.all_state_s12~regout ;
wire \b2v_inst32|state.all_state_s13~regout ;
wire \b2v_inst32|state.all_state_s14~regout ;
wire \b2v_inst32|state.all_state_s15~regout ;
wire \b2v_inst32|led~9 ;
wire \b2v_inst32|state.all_state_s0~regout ;
wire \b2v_inst32|state.all_state_s1~regout ;
wire \b2v_inst32|state.all_state_s2~regout ;
wire \b2v_inst32|state.all_state_s3~regout ;
wire \b2v_inst32|state.all_state_s4~regout ;
wire \b2v_inst32|state.all_state_s5~regout ;
wire \b2v_inst32|state.all_state_s6~regout ;
wire \b2v_inst32|state.all_state_s7~regout ;
wire \b2v_inst32|led~2 ;
wire \b2v_inst32|led~4_combout ;
wire \b2v_inst32|led~6 ;
wire \b2v_inst32|led~7 ;
wire \b2v_inst32|led~8 ;
wire \b2v_inst32|led~5 ;
wire \b2v_inst32|led~3 ;
wire \b2v_inst32|led~1 ;
wire \b2v_inst30|Decoder1~4_combout ;
wire \b2v_inst30|col_r[5]~9_combout ;
wire \b2v_inst30|Decoder1~5_combout ;
wire \b2v_inst30|Decoder1~6_combout ;
wire \b2v_inst30|Decoder1~7_combout ;
wire \b2v_inst30|Decoder1~8_combout ;
wire \b2v_inst30|Decoder1~9_combout ;
wire \b2v_inst30|Decoder1~10_combout ;
wire \b2v_inst30|Decoder1~11_combout ;
wire \b2v_inst34|Equal3~10_combout ;
wire \b2v_inst34|Equal3~8_combout ;
wire \b2v_inst34|Equal3~6_combout ;
wire \b2v_inst34|Equal3~4_combout ;
wire \b2v_inst34|Equal3~5_combout ;
wire \b2v_inst34|seg_temp8[0]~0_combout ;
wire \b2v_inst34|Equal3~9_combout ;
wire \b2v_inst34|seg_temp8[0]~1_combout ;
wire \b2v_inst34|Selector225~0_combout ;
wire \b2v_inst34|seg[6]~0_combout ;
wire \b2v_inst34|WideOr12~0_combout ;
wire \b2v_inst34|Selector222~0_combout ;
wire \b2v_inst34|Selector222~1_combout ;
wire \b2v_inst14|Selector117~2_combout ;
wire \b2v_inst14|Selector115~0_combout ;
wire \b2v_inst14|Selector115~1_combout ;
wire \b2v_inst14|Selector116~1_combout ;
wire \b2v_inst14|Selector115~2_combout ;
wire \b2v_inst14|Selector114~0_combout ;
wire \b2v_inst14|Selector114~1_combout ;
wire \b2v_inst14|Selector68~0_combout ;
wire \b2v_inst14|Add8~0_combout ;
wire \b2v_inst14|Selector67~2_combout ;
wire \b2v_inst14|Selector66~0_combout ;
wire \b2v_inst34|Mod3|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~COUT ;
wire \b2v_inst34|Mod3|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~COUTCOUT1_24 ;
wire \b2v_inst34|Mod3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22_combout ;
wire \b2v_inst34|Mod3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17_cout0 ;
wire \b2v_inst34|Mod3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17COUT1_25 ;
wire \b2v_inst34|Mod3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7 ;
wire \b2v_inst34|Mod3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7COUT1_26 ;
wire \b2v_inst34|Mod3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12 ;
wire \b2v_inst34|Mod3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12COUT1_27 ;
wire \b2v_inst34|Mod3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout ;
wire \b2v_inst34|Mod3|auto_generated|divider|divider|StageOut[21]~0_combout ;
wire \b2v_inst34|Mod3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10_combout ;
wire \b2v_inst34|Mod3|auto_generated|divider|divider|StageOut[23]~2_combout ;
wire \b2v_inst34|Mod3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5_combout ;
wire \b2v_inst34|Mod3|auto_generated|divider|divider|StageOut[22]~1_combout ;
wire \b2v_inst34|seg_tempnb[0]~1_combout ;
wire \b2v_inst14|Selector117~3_combout ;
wire \b2v_inst14|Selector117~4_combout ;
wire \b2v_inst14|Selector117~5_combout ;
wire \b2v_inst14|Selector117~6_combout ;
wire \b2v_inst14|Selector61~0_combout ;
wire \b2v_inst14|Selector61~1_combout ;
wire \b2v_inst14|Selector60~0_combout ;
wire \b2v_inst14|Selector59~2_combout ;
wire \b2v_inst14|Add6~0_combout ;
wire \b2v_inst14|Selector58~0_combout ;
wire \b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~COUT ;
wire \b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~COUTCOUT1_24 ;
wire \b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22_combout ;
wire \b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17_cout0 ;
wire \b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17COUT1_25 ;
wire \b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7 ;
wire \b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7COUT1_26 ;
wire \b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12 ;
wire \b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12COUT1_27 ;
wire \b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout ;
wire \b2v_inst34|Mod5|auto_generated|divider|divider|StageOut[21]~0_combout ;
wire \b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10_combout ;
wire \b2v_inst34|Mod5|auto_generated|divider|divider|StageOut[23]~2_combout ;
wire \b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5_combout ;
wire \b2v_inst34|Mod5|auto_generated|divider|divider|StageOut[22]~1_combout ;
wire \b2v_inst34|seg_tempnb[0]~0_combout ;
wire \b2v_inst14|Selector116~2_combout ;
wire \b2v_inst14|Selector116~3_combout ;
wire \b2v_inst14|Selector65~0_combout ;
wire \b2v_inst14|Selector65~1_combout ;
wire \b2v_inst14|Selector64~0_combout ;
wire \b2v_inst14|Selector63~2_combout ;
wire \b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~COUT ;
wire \b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~COUTCOUT1_24 ;
wire \b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22_combout ;
wire \b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17_cout0 ;
wire \b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17COUT1_25 ;
wire \b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5_combout ;
wire \b2v_inst14|Add7~0_combout ;
wire \b2v_inst14|Selector62~0_combout ;
wire \b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7 ;
wire \b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7COUT1_26 ;
wire \b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12 ;
wire \b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12COUT1_27 ;
wire \b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout ;
wire \b2v_inst34|Mod1|auto_generated|divider|divider|StageOut[22]~1_combout ;
wire \b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10_combout ;
wire \b2v_inst34|Mod1|auto_generated|divider|divider|StageOut[23]~2_combout ;
wire \b2v_inst34|Mod1|auto_generated|divider|divider|StageOut[21]~0_combout ;
wire \b2v_inst34|seg_tempnb[0]~2_combout ;
wire \b2v_inst34|seg_tempnb[0]~3_combout ;
wire \b2v_inst34|Mux22~0_combout ;
wire \b2v_inst34|Mux48~0_combout ;
wire \b2v_inst34|Mux50~0_combout ;
wire \b2v_inst34|Selector56~0_combout ;
wire \b2v_inst34|Selector56~1_combout ;
wire \b2v_inst34|C.00000_5925~combout ;
wire \b2v_inst34|pre.00000_4407~combout ;
wire \b2v_inst34|always4~0_combout ;
wire \b2v_inst34|pre.00110_4359~combout ;
wire \b2v_inst34|pre.00101_4367~combout ;
wire \b2v_inst34|WideOr15~6_combout ;
wire \b2v_inst34|pre.00010_4391~combout ;
wire \b2v_inst34|pre.00001_4399~combout ;
wire \b2v_inst34|WideOr15~8_combout ;
wire \b2v_inst34|pre.01000_4343~combout ;
wire \b2v_inst34|pre.00111_4351~combout ;
wire \b2v_inst34|WideOr15~5_combout ;
wire \b2v_inst34|pre.00011_4383~combout ;
wire \b2v_inst34|pre.00100_4375~combout ;
wire \b2v_inst34|WideOr15~7_combout ;
wire \b2v_inst34|WideOr15~9_combout ;
wire \b2v_inst34|pre.10000_4279~combout ;
wire \b2v_inst34|pre.01111_4287~combout ;
wire \b2v_inst34|WideOr15~0_combout ;
wire \b2v_inst34|pre.01100_4311~combout ;
wire \b2v_inst34|pre.01011_4319~combout ;
wire \b2v_inst34|WideOr15~2_combout ;
wire \b2v_inst34|pre.01101_4303~combout ;
wire \b2v_inst34|pre.01110_4295~combout ;
wire \b2v_inst34|WideOr15~1_combout ;
wire \b2v_inst34|pre.01010_4327~combout ;
wire \b2v_inst34|pre.01001_4335~combout ;
wire \b2v_inst34|WideOr15~3_combout ;
wire \b2v_inst34|WideOr15~4_combout ;
wire \b2v_inst34|seg_temp14[0]~0_combout ;
wire \b2v_inst34|seg_temp13[0]~0_combout ;
wire \b2v_inst34|seg_temp5[0]~0_combout ;
wire \b2v_inst34|seg_temp1[0]~2_combout ;
wire \b2v_inst34|Selector222~3_combout ;
wire \b2v_inst34|Selector222~2_combout ;
wire \b2v_inst34|seg_temp8[0]~2_combout ;
wire \b2v_inst34|Decoder2~52_combout ;
wire \b2v_inst34|WideOr9~12_combout ;
wire \b2v_inst34|WideOr2~3_combout ;
wire \b2v_inst34|WideOr2~9_combout ;
wire \b2v_inst34|seg_temp7[0]~8_combout ;
wire \b2v_inst34|seg_temp7~10_combout ;
wire \b2v_inst34|seg_temp9[0]~0_combout ;
wire \b2v_inst34|seg_temp11[0]~0_combout ;
wire \b2v_inst34|seg_temp3[0]~0_combout ;
wire \b2v_inst34|seg_temp1[0]~3_combout ;
wire \b2v_inst34|Selector218~0_combout ;
wire \b2v_inst34|Selector218~1_combout ;
wire \b2v_inst34|Selector218~2_combout ;
wire \b2v_inst34|Selector218~3_combout ;
wire \b2v_inst34|Selector218~4_combout ;
wire \b2v_inst34|seg_temp6[0]~0_combout ;
wire \b2v_inst34|seg_temp2[0]~2_combout ;
wire \b2v_inst34|seg_temp14[0]~1_combout ;
wire \b2v_inst34|seg_temp8[0]~3_combout ;
wire \b2v_inst34|Mux64~0_combout ;
wire \b2v_inst34|seg_temp12[0]~0_combout ;
wire \b2v_inst34|seg_temp10[0]~0_combout ;
wire \b2v_inst34|seg_temp4[0]~0_combout ;
wire \b2v_inst34|seg_temp2[0]~3_combout ;
wire \b2v_inst34|Selector218~5_combout ;
wire \b2v_inst34|Selector218~6_combout ;
wire \b2v_inst34|Selector218~7_combout ;
wire \b2v_inst34|Selector218~8_combout ;
wire \b2v_inst34|Selector218~9_combout ;
wire \b2v_inst34|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17_cout0 ;
wire \b2v_inst34|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17COUT1_21 ;
wire \b2v_inst34|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12_cout0 ;
wire \b2v_inst34|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12COUT1_22 ;
wire \b2v_inst34|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7_cout0 ;
wire \b2v_inst34|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7COUT1_23 ;
wire \b2v_inst34|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout ;
wire \b2v_inst34|Div2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17_cout0 ;
wire \b2v_inst34|Div2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17COUT1_21 ;
wire \b2v_inst34|Div2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12_cout0 ;
wire \b2v_inst34|Div2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12COUT1_22 ;
wire \b2v_inst34|Div2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7_cout0 ;
wire \b2v_inst34|Div2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7COUT1_23 ;
wire \b2v_inst34|Div2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout ;
wire \b2v_inst34|Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17_cout0 ;
wire \b2v_inst34|Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17COUT1_21 ;
wire \b2v_inst34|Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12_cout0 ;
wire \b2v_inst34|Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12COUT1_22 ;
wire \b2v_inst34|Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7_cout0 ;
wire \b2v_inst34|Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7COUT1_23 ;
wire \b2v_inst34|Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout ;
wire \b2v_inst34|Selector62~0_combout ;
wire \b2v_inst34|Selector62~1_combout ;
wire \b2v_inst34|seg_tempna[0]~0_combout ;
wire \b2v_inst34|Mux21~0_combout ;
wire \b2v_inst34|Mux52~0_combout ;
wire \b2v_inst34|Mux53~0_combout ;
wire \b2v_inst34|Selector55~0_combout ;
wire \b2v_inst34|Selector55~1_combout ;
wire \b2v_inst34|Selector219~4_combout ;
wire \b2v_inst34|WideOr43~1_combout ;
wire \b2v_inst34|seg_temp2[1]~4_combout ;
wire \b2v_inst34|Mux15~0_combout ;
wire \b2v_inst34|Selector219~5_combout ;
wire \b2v_inst34|Selector219~6_combout ;
wire \b2v_inst34|Selector219~7_combout ;
wire \b2v_inst34|Selector219~8_combout ;
wire \b2v_inst34|seg_temp1[1]~4_combout ;
wire \b2v_inst34|Decoder2~48_combout ;
wire \b2v_inst34|Decoder2~49_combout ;
wire \b2v_inst34|Decoder2~54_combout ;
wire \b2v_inst34|Decoder2~47_combout ;
wire \b2v_inst34|Decoder2~36_combout ;
wire \b2v_inst34|Decoder2~53_combout ;
wire \b2v_inst34|Decoder2~56_combout ;
wire \b2v_inst34|Decoder2~57_combout ;
wire \b2v_inst34|WideOr8~0_combout ;
wire \b2v_inst34|WideOr32~0_combout ;
wire \b2v_inst34|Selector219~0_combout ;
wire \b2v_inst34|Selector219~1_combout ;
wire \b2v_inst34|Selector219~2_combout ;
wire \b2v_inst34|Selector219~3_combout ;
wire \b2v_inst34|Selector219~9_combout ;
wire \b2v_inst34|Selector54~1_combout ;
wire \b2v_inst34|Selector54~2_combout ;
wire \b2v_inst34|Selector54~0_combout ;
wire \b2v_inst34|Selector54~3_combout ;
wire \b2v_inst34|seg_temp1[2]~5_combout ;
wire \b2v_inst34|Decoder2~12_combout ;
wire \b2v_inst34|Decoder2~50_combout ;
wire \b2v_inst34|Decoder2~55_combout ;
wire \b2v_inst34|seg_temp7~9_combout ;
wire \b2v_inst34|WideOr6~combout ;
wire \b2v_inst34|Selector220~0_combout ;
wire \b2v_inst34|Selector220~1_combout ;
wire \b2v_inst34|Selector220~2_combout ;
wire \b2v_inst34|Selector220~3_combout ;
wire \b2v_inst34|Selector220~4_combout ;
wire \b2v_inst34|WideOr41~combout ;
wire \b2v_inst34|seg_temp2[2]~5_combout ;
wire \b2v_inst34|Mux14~0_combout ;
wire \b2v_inst34|Selector220~5_combout ;
wire \b2v_inst34|Selector220~6_combout ;
wire \b2v_inst34|Selector220~7_combout ;
wire \b2v_inst34|Selector220~8_combout ;
wire \b2v_inst34|Selector220~9_combout ;
wire \b2v_inst34|Mux19~0_combout ;
wire \b2v_inst34|Mux56~0_combout ;
wire \b2v_inst34|Mux57~0_combout ;
wire \b2v_inst34|Selector53~0_combout ;
wire \b2v_inst34|Selector53~1_combout ;
wire \b2v_inst34|Selector221~4_combout ;
wire \b2v_inst34|seg_temp1[3]~8_combout ;
wire \b2v_inst34|Selector221~0_combout ;
wire \b2v_inst34|Selector221~1_combout ;
wire \b2v_inst34|Selector221~2_combout ;
wire \b2v_inst34|Selector221~3_combout ;
wire \b2v_inst34|seg_temp2[3]~9_combout ;
wire \b2v_inst34|Mux13~0_combout ;
wire \b2v_inst34|Selector221~5_combout ;
wire \b2v_inst34|Selector221~6_combout ;
wire \b2v_inst34|Selector221~7_combout ;
wire \b2v_inst34|Selector221~8_combout ;
wire \b2v_inst34|Selector221~9_combout ;
wire \b2v_inst34|Selector52~1_combout ;
wire \b2v_inst34|Selector52~0_combout ;
wire \b2v_inst34|Selector52~2_combout ;
wire \b2v_inst34|Selector52~3_combout ;
wire \b2v_inst34|seg_temp1[4]~6_combout ;
wire \b2v_inst34|Selector222~4_combout ;
wire \b2v_inst34|Selector222~5_combout ;
wire \b2v_inst34|Selector222~6_combout ;
wire \b2v_inst34|Selector222~7_combout ;
wire \b2v_inst34|Selector222~8_combout ;
wire \b2v_inst34|seg_temp2[4]~6_combout ;
wire \b2v_inst34|Selector222~9_combout ;
wire \b2v_inst34|Selector222~10_combout ;
wire \b2v_inst34|Selector222~11_combout ;
wire \b2v_inst34|Selector222~12_combout ;
wire \b2v_inst34|Selector222~13_combout ;
wire \b2v_inst34|Selector51~1_combout ;
wire \b2v_inst34|Selector51~0_combout ;
wire \b2v_inst34|Selector51~2_combout ;
wire \b2v_inst34|Selector51~3_combout ;
wire \b2v_inst34|Selector223~4_combout ;
wire \b2v_inst34|seg_temp1[5]~7_combout ;
wire \b2v_inst34|Selector223~0_combout ;
wire \b2v_inst34|Selector223~1_combout ;
wire \b2v_inst34|Selector223~2_combout ;
wire \b2v_inst34|Selector223~3_combout ;
wire \b2v_inst34|seg_temp2[5]~7_combout ;
wire \b2v_inst34|seg_temp14~2_combout ;
wire \b2v_inst34|Selector223~5_combout ;
wire \b2v_inst34|Selector223~6_combout ;
wire \b2v_inst34|Selector223~7_combout ;
wire \b2v_inst34|Selector223~8_combout ;
wire \b2v_inst34|Selector223~9_combout ;
wire \b2v_inst34|seg_temp14~3_combout ;
wire \b2v_inst34|seg_temp2[6]~8_combout ;
wire \b2v_inst34|Mux10~0_combout ;
wire \b2v_inst34|Selector224~1_combout ;
wire \b2v_inst34|Selector224~2_combout ;
wire \b2v_inst34|Selector224~3_combout ;
wire \b2v_inst34|Selector224~4_combout ;
wire \b2v_inst34|Mux16~0_combout ;
wire \b2v_inst34|Mux62~0_combout ;
wire \b2v_inst34|Mux63~0_combout ;
wire \b2v_inst34|Selector50~0_combout ;
wire \b2v_inst34|Selector50~1_combout ;
wire \b2v_inst34|Selector224~0_combout ;
wire \b2v_inst34|Selector224~5_combout ;
wire [15:0] \b2v_inst32|led ;
wire [0:0] \b2v_inst31|count ;
wire [0:0] \b2v_inst30|sel2_8 ;
wire [7:0] \b2v_inst35|lcd_data ;
wire [6:0] \b2v_inst14|rb1 ;
wire [1:0] \b2v_inst34|P0.sel4 ;
wire [3:0] \b2v_inst14|cnt_b0 ;
wire [2:0] \b2v_inst30|sel8 ;
wire [6:0] \b2v_inst14|ys2 ;
wire [6:0] \b2v_inst34|nums ;
wire [5:0] \b2v_inst35|xhdl0.cnt ;
wire [6:0] \b2v_inst14|yb1 ;
wire [7:0] \b2v_inst26|tmp ;
wire [6:0] \b2v_inst34|nums_temp ;
wire [6:0] \b2v_inst14|yb2 ;
wire [6:0] \b2v_inst34|numb ;
wire [6:0] \b2v_inst14|ys1 ;
wire [6:0] \b2v_inst34|numb_temp ;
wire [6:0] \b2v_inst14|gb2 ;
wire [6:0] \b2v_inst28|tmp ;
wire [6:0] \b2v_inst34|seg_temp5 ;
wire [4:0] \b2v_inst34|Mod3|auto_generated|divider|divider|add_sub_4|add_sub_cella ;
wire [4:0] \b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella ;
wire [6:0] \b2v_inst34|seg_temp11 ;
wire [5:0] \b2v_inst34|sel61 ;
wire [7:0] \b2v_inst30|row ;
wire [4:0] \b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella ;
wire [6:0] \b2v_inst14|gb1 ;
wire [4:0] \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella ;
wire [4:0] \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella ;
wire [3:0] \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella ;
wire [5:0] \b2v_inst29|tmp ;
wire [3:0] \key_row~combout ;
wire [1:0] \b2v_inst14|cnt_b5 ;
wire [3:0] \b2v_inst4|tmp ;
wire [6:0] \b2v_inst34|seg_temp4 ;
wire [8:0] \b2v_inst23|tmp ;
wire [3:0] \b2v_inst14|cnt_u1 ;
wire [3:0] \b2v_inst34|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella ;
wire [4:0] \b2v_inst34|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella ;
wire [6:0] \b2v_inst34|seg_tempna ;
wire [7:0] \b2v_inst30|col_g ;
wire [6:0] \b2v_inst34|seg_tempnb ;
wire [7:0] \b2v_inst30|col_r ;
wire [6:0] \b2v_inst34|seg ;
wire [1:0] \b2v_inst14|cnt_b4 ;
wire [1:0] \b2v_inst14|cnt_b1 ;
wire [6:0] \b2v_inst14|gs1 ;
wire [6:0] \b2v_inst14|gs2 ;
wire [6:0] \b2v_inst14|rs1 ;
wire [6:0] \b2v_inst14|rs2 ;
wire [6:0] \b2v_inst14|rb2 ;
wire [6:0] \b2v_inst34|seg_temp13 ;
wire [6:0] \b2v_inst34|seg_temp9 ;
wire [6:0] \b2v_inst34|seg_temp3 ;
wire [6:0] \b2v_inst34|seg_temp1 ;
wire [6:0] \b2v_inst34|seg_temp7 ;
wire [6:0] \b2v_inst34|seg_temp6 ;
wire [6:0] \b2v_inst34|seg_temp14 ;
wire [6:0] \b2v_inst34|seg_temp10 ;
wire [6:0] \b2v_inst34|seg_temp2 ;
wire [6:0] \b2v_inst34|seg_temp12 ;
wire [6:0] \b2v_inst34|seg_temp8 ;
wire [3:0] \b2v_inst14|cnt_u3 ;
wire [3:0] \b2v_inst14|cnt_u2 ;


// Location: PIN_18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \clock~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\clock~combout ),
	.padio(clock));
// synopsys translate_off
defparam \clock~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X2_Y9_N6
maxii_lcell \b2v_inst34|P0.sel4[0] (
// Equation(s):
// \b2v_inst34|P0.sel4 [0] = DFFEAS((((!\b2v_inst34|P0.sel4 [0]))), GLOBAL(\clock~combout ), VCC, , , , , , )

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\b2v_inst34|P0.sel4 [0]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst34|P0.sel4 [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|P0.sel4[0] .lut_mask = "0f0f";
defparam \b2v_inst34|P0.sel4[0] .operation_mode = "normal";
defparam \b2v_inst34|P0.sel4[0] .output_mode = "reg_only";
defparam \b2v_inst34|P0.sel4[0] .register_cascade_mode = "off";
defparam \b2v_inst34|P0.sel4[0] .sum_lutc_input = "datac";
defparam \b2v_inst34|P0.sel4[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y9_N1
maxii_lcell \b2v_inst26|Add0~10 (
// Equation(s):
// \b2v_inst26|Add0~10_combout  = \b2v_inst34|P0.sel4 [0] $ ((\b2v_inst26|tmp [1]))
// \b2v_inst26|Add0~12  = CARRY((\b2v_inst34|P0.sel4 [0] & (\b2v_inst26|tmp [1])))
// \b2v_inst26|Add0~12COUT1_36  = CARRY((\b2v_inst34|P0.sel4 [0] & (\b2v_inst26|tmp [1])))

	.clk(gnd),
	.dataa(\b2v_inst34|P0.sel4 [0]),
	.datab(\b2v_inst26|tmp [1]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst26|Add0~10_combout ),
	.regout(),
	.cout(),
	.cout0(\b2v_inst26|Add0~12 ),
	.cout1(\b2v_inst26|Add0~12COUT1_36 ));
// synopsys translate_off
defparam \b2v_inst26|Add0~10 .lut_mask = "6688";
defparam \b2v_inst26|Add0~10 .operation_mode = "arithmetic";
defparam \b2v_inst26|Add0~10 .output_mode = "comb_only";
defparam \b2v_inst26|Add0~10 .register_cascade_mode = "off";
defparam \b2v_inst26|Add0~10 .sum_lutc_input = "datac";
defparam \b2v_inst26|Add0~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y9_N5
maxii_lcell \b2v_inst26|tmp[1] (
// Equation(s):
// \b2v_inst26|tmp [1] = DFFEAS(((\b2v_inst26|Add0~10_combout  & ((!\b2v_inst26|Equal0~1_combout ) # (!\b2v_inst26|Equal0~0 )))), GLOBAL(\clock~combout ), VCC, , , , , , )

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(\b2v_inst26|Equal0~0 ),
	.datac(\b2v_inst26|Add0~10_combout ),
	.datad(\b2v_inst26|Equal0~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst26|tmp [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst26|tmp[1] .lut_mask = "30f0";
defparam \b2v_inst26|tmp[1] .operation_mode = "normal";
defparam \b2v_inst26|tmp[1] .output_mode = "reg_only";
defparam \b2v_inst26|tmp[1] .register_cascade_mode = "off";
defparam \b2v_inst26|tmp[1] .sum_lutc_input = "datac";
defparam \b2v_inst26|tmp[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y9_N2
maxii_lcell \b2v_inst26|Add0~15 (
// Equation(s):
// \b2v_inst26|Add0~15_combout  = \b2v_inst26|tmp [2] $ ((((\b2v_inst26|Add0~12 ))))
// \b2v_inst26|Add0~17  = CARRY(((!\b2v_inst26|Add0~12 )) # (!\b2v_inst26|tmp [2]))
// \b2v_inst26|Add0~17COUT1_37  = CARRY(((!\b2v_inst26|Add0~12COUT1_36 )) # (!\b2v_inst26|tmp [2]))

	.clk(gnd),
	.dataa(\b2v_inst26|tmp [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\b2v_inst26|Add0~12 ),
	.cin1(\b2v_inst26|Add0~12COUT1_36 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst26|Add0~15_combout ),
	.regout(),
	.cout(),
	.cout0(\b2v_inst26|Add0~17 ),
	.cout1(\b2v_inst26|Add0~17COUT1_37 ));
// synopsys translate_off
defparam \b2v_inst26|Add0~15 .cin0_used = "true";
defparam \b2v_inst26|Add0~15 .cin1_used = "true";
defparam \b2v_inst26|Add0~15 .lut_mask = "5a5f";
defparam \b2v_inst26|Add0~15 .operation_mode = "arithmetic";
defparam \b2v_inst26|Add0~15 .output_mode = "comb_only";
defparam \b2v_inst26|Add0~15 .register_cascade_mode = "off";
defparam \b2v_inst26|Add0~15 .sum_lutc_input = "cin";
defparam \b2v_inst26|Add0~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y9_N3
maxii_lcell \b2v_inst26|Add0~0 (
// Equation(s):
// \b2v_inst26|Add0~0_combout  = (\b2v_inst26|tmp [3] $ ((!\b2v_inst26|Add0~17 )))
// \b2v_inst26|Add0~2  = CARRY(((\b2v_inst26|tmp [3] & !\b2v_inst26|Add0~17 )))
// \b2v_inst26|Add0~2COUT1_38  = CARRY(((\b2v_inst26|tmp [3] & !\b2v_inst26|Add0~17COUT1_37 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst26|tmp [3]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\b2v_inst26|Add0~17 ),
	.cin1(\b2v_inst26|Add0~17COUT1_37 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst26|Add0~0_combout ),
	.regout(),
	.cout(),
	.cout0(\b2v_inst26|Add0~2 ),
	.cout1(\b2v_inst26|Add0~2COUT1_38 ));
// synopsys translate_off
defparam \b2v_inst26|Add0~0 .cin0_used = "true";
defparam \b2v_inst26|Add0~0 .cin1_used = "true";
defparam \b2v_inst26|Add0~0 .lut_mask = "c30c";
defparam \b2v_inst26|Add0~0 .operation_mode = "arithmetic";
defparam \b2v_inst26|Add0~0 .output_mode = "comb_only";
defparam \b2v_inst26|Add0~0 .register_cascade_mode = "off";
defparam \b2v_inst26|Add0~0 .sum_lutc_input = "cin";
defparam \b2v_inst26|Add0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y9_N4
maxii_lcell \b2v_inst26|Add0~5 (
// Equation(s):
// \b2v_inst26|Add0~5_combout  = (\b2v_inst26|tmp [4] $ ((\b2v_inst26|Add0~2 )))
// \b2v_inst26|Add0~7  = CARRY(((!\b2v_inst26|Add0~2COUT1_38 ) # (!\b2v_inst26|tmp [4])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst26|tmp [4]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\b2v_inst26|Add0~2 ),
	.cin1(\b2v_inst26|Add0~2COUT1_38 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst26|Add0~5_combout ),
	.regout(),
	.cout(\b2v_inst26|Add0~7 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst26|Add0~5 .cin0_used = "true";
defparam \b2v_inst26|Add0~5 .cin1_used = "true";
defparam \b2v_inst26|Add0~5 .lut_mask = "3c3f";
defparam \b2v_inst26|Add0~5 .operation_mode = "arithmetic";
defparam \b2v_inst26|Add0~5 .output_mode = "comb_only";
defparam \b2v_inst26|Add0~5 .register_cascade_mode = "off";
defparam \b2v_inst26|Add0~5 .sum_lutc_input = "cin";
defparam \b2v_inst26|Add0~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y9_N0
maxii_lcell \b2v_inst26|tmp[4] (
// Equation(s):
// \b2v_inst26|tmp [4] = DFFEAS(((\b2v_inst26|Add0~5_combout  & ((!\b2v_inst26|Equal0~1_combout ) # (!\b2v_inst26|Equal0~0 )))), GLOBAL(\clock~combout ), VCC, , , , , , )

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(\b2v_inst26|Equal0~0 ),
	.datac(\b2v_inst26|Add0~5_combout ),
	.datad(\b2v_inst26|Equal0~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst26|tmp [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst26|tmp[4] .lut_mask = "30f0";
defparam \b2v_inst26|tmp[4] .operation_mode = "normal";
defparam \b2v_inst26|tmp[4] .output_mode = "reg_only";
defparam \b2v_inst26|tmp[4] .register_cascade_mode = "off";
defparam \b2v_inst26|tmp[4] .sum_lutc_input = "datac";
defparam \b2v_inst26|tmp[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y9_N7
maxii_lcell \b2v_inst26|tmp[2] (
// Equation(s):
// \b2v_inst26|Equal0~0  = (!\b2v_inst26|tmp [1] & (\b2v_inst26|tmp [3] & (!F1_tmp[2] & \b2v_inst26|tmp [4])))
// \b2v_inst26|tmp [2] = DFFEAS(\b2v_inst26|Equal0~0 , GLOBAL(\clock~combout ), VCC, , , \b2v_inst26|Add0~15_combout , , , VCC)

	.clk(\clock~combout ),
	.dataa(\b2v_inst26|tmp [1]),
	.datab(\b2v_inst26|tmp [3]),
	.datac(\b2v_inst26|Add0~15_combout ),
	.datad(\b2v_inst26|tmp [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst26|Equal0~0 ),
	.regout(\b2v_inst26|tmp [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst26|tmp[2] .lut_mask = "0400";
defparam \b2v_inst26|tmp[2] .operation_mode = "normal";
defparam \b2v_inst26|tmp[2] .output_mode = "reg_and_comb";
defparam \b2v_inst26|tmp[2] .register_cascade_mode = "off";
defparam \b2v_inst26|tmp[2] .sum_lutc_input = "qfbk";
defparam \b2v_inst26|tmp[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X1_Y9_N9
maxii_lcell \b2v_inst26|tmp[3] (
// Equation(s):
// \b2v_inst26|tmp [3] = DFFEAS(((\b2v_inst26|Add0~0_combout  & ((!\b2v_inst26|Equal0~1_combout ) # (!\b2v_inst26|Equal0~0 )))), GLOBAL(\clock~combout ), VCC, , , , , , )

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(\b2v_inst26|Equal0~0 ),
	.datac(\b2v_inst26|Equal0~1_combout ),
	.datad(\b2v_inst26|Add0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst26|tmp [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst26|tmp[3] .lut_mask = "3f00";
defparam \b2v_inst26|tmp[3] .operation_mode = "normal";
defparam \b2v_inst26|tmp[3] .output_mode = "reg_only";
defparam \b2v_inst26|tmp[3] .register_cascade_mode = "off";
defparam \b2v_inst26|tmp[3] .sum_lutc_input = "datac";
defparam \b2v_inst26|tmp[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y9_N5
maxii_lcell \b2v_inst26|Add0~20 (
// Equation(s):
// \b2v_inst26|Add0~20_combout  = \b2v_inst26|tmp [5] $ ((((!\b2v_inst26|Add0~7 ))))
// \b2v_inst26|Add0~22  = CARRY((\b2v_inst26|tmp [5] & ((!\b2v_inst26|Add0~7 ))))
// \b2v_inst26|Add0~22COUT1_39  = CARRY((\b2v_inst26|tmp [5] & ((!\b2v_inst26|Add0~7 ))))

	.clk(gnd),
	.dataa(\b2v_inst26|tmp [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\b2v_inst26|Add0~7 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst26|Add0~20_combout ),
	.regout(),
	.cout(),
	.cout0(\b2v_inst26|Add0~22 ),
	.cout1(\b2v_inst26|Add0~22COUT1_39 ));
// synopsys translate_off
defparam \b2v_inst26|Add0~20 .cin_used = "true";
defparam \b2v_inst26|Add0~20 .lut_mask = "a50a";
defparam \b2v_inst26|Add0~20 .operation_mode = "arithmetic";
defparam \b2v_inst26|Add0~20 .output_mode = "comb_only";
defparam \b2v_inst26|Add0~20 .register_cascade_mode = "off";
defparam \b2v_inst26|Add0~20 .sum_lutc_input = "cin";
defparam \b2v_inst26|Add0~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y9_N8
maxii_lcell \b2v_inst26|tmp[5] (
// Equation(s):
// \b2v_inst26|tmp [5] = DFFEAS(((\b2v_inst26|Add0~20_combout  & ((!\b2v_inst26|Equal0~1_combout ) # (!\b2v_inst26|Equal0~0 )))), GLOBAL(\clock~combout ), VCC, , , , , , )

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(\b2v_inst26|Equal0~0 ),
	.datac(\b2v_inst26|Add0~20_combout ),
	.datad(\b2v_inst26|Equal0~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst26|tmp [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst26|tmp[5] .lut_mask = "30f0";
defparam \b2v_inst26|tmp[5] .operation_mode = "normal";
defparam \b2v_inst26|tmp[5] .output_mode = "reg_only";
defparam \b2v_inst26|tmp[5] .register_cascade_mode = "off";
defparam \b2v_inst26|tmp[5] .sum_lutc_input = "datac";
defparam \b2v_inst26|tmp[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y9_N6
maxii_lcell \b2v_inst26|Add0~25 (
// Equation(s):
// \b2v_inst26|Add0~25_combout  = (\b2v_inst26|tmp [6] $ (((!\b2v_inst26|Add0~7  & \b2v_inst26|Add0~22 ) # (\b2v_inst26|Add0~7  & \b2v_inst26|Add0~22COUT1_39 ))))
// \b2v_inst26|Add0~27  = CARRY(((!\b2v_inst26|Add0~22 ) # (!\b2v_inst26|tmp [6])))
// \b2v_inst26|Add0~27COUT1_40  = CARRY(((!\b2v_inst26|Add0~22COUT1_39 ) # (!\b2v_inst26|tmp [6])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst26|tmp [6]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\b2v_inst26|Add0~7 ),
	.cin0(\b2v_inst26|Add0~22 ),
	.cin1(\b2v_inst26|Add0~22COUT1_39 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst26|Add0~25_combout ),
	.regout(),
	.cout(),
	.cout0(\b2v_inst26|Add0~27 ),
	.cout1(\b2v_inst26|Add0~27COUT1_40 ));
// synopsys translate_off
defparam \b2v_inst26|Add0~25 .cin0_used = "true";
defparam \b2v_inst26|Add0~25 .cin1_used = "true";
defparam \b2v_inst26|Add0~25 .cin_used = "true";
defparam \b2v_inst26|Add0~25 .lut_mask = "3c3f";
defparam \b2v_inst26|Add0~25 .operation_mode = "arithmetic";
defparam \b2v_inst26|Add0~25 .output_mode = "comb_only";
defparam \b2v_inst26|Add0~25 .register_cascade_mode = "off";
defparam \b2v_inst26|Add0~25 .sum_lutc_input = "cin";
defparam \b2v_inst26|Add0~25 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y9_N9
maxii_lcell \b2v_inst26|tmp[6] (
// Equation(s):
// \b2v_inst26|tmp [6] = DFFEAS(((\b2v_inst26|Add0~25_combout  & ((!\b2v_inst26|Equal0~1_combout ) # (!\b2v_inst26|Equal0~0 )))), GLOBAL(\clock~combout ), VCC, , , , , , )

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(\b2v_inst26|Equal0~0 ),
	.datac(\b2v_inst26|Add0~25_combout ),
	.datad(\b2v_inst26|Equal0~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst26|tmp [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst26|tmp[6] .lut_mask = "30f0";
defparam \b2v_inst26|tmp[6] .operation_mode = "normal";
defparam \b2v_inst26|tmp[6] .output_mode = "reg_only";
defparam \b2v_inst26|tmp[6] .register_cascade_mode = "off";
defparam \b2v_inst26|tmp[6] .sum_lutc_input = "datac";
defparam \b2v_inst26|tmp[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y9_N7
maxii_lcell \b2v_inst26|Add0~30 (
// Equation(s):
// \b2v_inst26|Add0~30_combout  = (((!\b2v_inst26|Add0~7  & \b2v_inst26|Add0~27 ) # (\b2v_inst26|Add0~7  & \b2v_inst26|Add0~27COUT1_40 ) $ (!\b2v_inst26|tmp [7])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\b2v_inst26|tmp [7]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\b2v_inst26|Add0~7 ),
	.cin0(\b2v_inst26|Add0~27 ),
	.cin1(\b2v_inst26|Add0~27COUT1_40 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst26|Add0~30_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst26|Add0~30 .cin0_used = "true";
defparam \b2v_inst26|Add0~30 .cin1_used = "true";
defparam \b2v_inst26|Add0~30 .cin_used = "true";
defparam \b2v_inst26|Add0~30 .lut_mask = "f00f";
defparam \b2v_inst26|Add0~30 .operation_mode = "normal";
defparam \b2v_inst26|Add0~30 .output_mode = "comb_only";
defparam \b2v_inst26|Add0~30 .register_cascade_mode = "off";
defparam \b2v_inst26|Add0~30 .sum_lutc_input = "cin";
defparam \b2v_inst26|Add0~30 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y9_N8
maxii_lcell \b2v_inst26|tmp[7] (
// Equation(s):
// \b2v_inst26|tmp [7] = DFFEAS(((\b2v_inst26|Add0~30_combout  & ((!\b2v_inst26|Equal0~0 ) # (!\b2v_inst26|Equal0~1_combout )))), GLOBAL(\clock~combout ), VCC, , , , , , )

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(\b2v_inst26|Equal0~1_combout ),
	.datac(\b2v_inst26|Equal0~0 ),
	.datad(\b2v_inst26|Add0~30_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst26|tmp [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst26|tmp[7] .lut_mask = "3f00";
defparam \b2v_inst26|tmp[7] .operation_mode = "normal";
defparam \b2v_inst26|tmp[7] .output_mode = "reg_only";
defparam \b2v_inst26|tmp[7] .register_cascade_mode = "off";
defparam \b2v_inst26|tmp[7] .sum_lutc_input = "datac";
defparam \b2v_inst26|tmp[7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y9_N2
maxii_lcell \b2v_inst26|Equal0~1 (
// Equation(s):
// \b2v_inst26|Equal0~1_combout  = (\b2v_inst26|tmp [5] & (\b2v_inst34|P0.sel4 [0] & (\b2v_inst26|tmp [6] & \b2v_inst26|tmp [7])))

	.clk(gnd),
	.dataa(\b2v_inst26|tmp [5]),
	.datab(\b2v_inst34|P0.sel4 [0]),
	.datac(\b2v_inst26|tmp [6]),
	.datad(\b2v_inst26|tmp [7]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst26|Equal0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst26|Equal0~1 .lut_mask = "8000";
defparam \b2v_inst26|Equal0~1 .operation_mode = "normal";
defparam \b2v_inst26|Equal0~1 .output_mode = "comb_only";
defparam \b2v_inst26|Equal0~1 .register_cascade_mode = "off";
defparam \b2v_inst26|Equal0~1 .sum_lutc_input = "datac";
defparam \b2v_inst26|Equal0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y9_N1
maxii_lcell \b2v_inst26|clktmp (
// Equation(s):
// \b2v_inst26|clktmp~regout  = DFFEAS((\b2v_inst26|clktmp~regout  $ (((\b2v_inst26|Equal0~1_combout  & \b2v_inst26|Equal0~0 )))), GLOBAL(\clock~combout ), VCC, , , , , , )

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(\b2v_inst26|Equal0~1_combout ),
	.datac(\b2v_inst26|Equal0~0 ),
	.datad(\b2v_inst26|clktmp~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst26|clktmp~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst26|clktmp .lut_mask = "3fc0";
defparam \b2v_inst26|clktmp .operation_mode = "normal";
defparam \b2v_inst26|clktmp .output_mode = "reg_only";
defparam \b2v_inst26|clktmp .register_cascade_mode = "off";
defparam \b2v_inst26|clktmp .sum_lutc_input = "datac";
defparam \b2v_inst26|clktmp .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y7_N2
maxii_lcell \b2v_inst31|count[0] (
// Equation(s):
// \b2v_inst31|count [0] = DFFEAS((((!\b2v_inst31|count [0]))), \b2v_inst26|clktmp~regout , VCC, , , , , , )

	.clk(\b2v_inst26|clktmp~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\b2v_inst31|count [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst31|count [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst31|count[0] .lut_mask = "00ff";
defparam \b2v_inst31|count[0] .operation_mode = "normal";
defparam \b2v_inst31|count[0] .output_mode = "reg_only";
defparam \b2v_inst31|count[0] .register_cascade_mode = "off";
defparam \b2v_inst31|count[0] .sum_lutc_input = "datac";
defparam \b2v_inst31|count[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y6_N3
maxii_lcell \b2v_inst4|tmp[2] (
// Equation(s):
// \b2v_inst4|tmp [2] = DFFEAS((\b2v_inst4|tmp [2] $ (((\b2v_inst4|tmp [1] & \b2v_inst34|P0.sel4 [0])))), GLOBAL(\clock~combout ), VCC, , , , , , )

	.clk(\clock~combout ),
	.dataa(\b2v_inst4|tmp [1]),
	.datab(vcc),
	.datac(\b2v_inst4|tmp [2]),
	.datad(\b2v_inst34|P0.sel4 [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst4|tmp [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst4|tmp[2] .lut_mask = "5af0";
defparam \b2v_inst4|tmp[2] .operation_mode = "normal";
defparam \b2v_inst4|tmp[2] .output_mode = "reg_only";
defparam \b2v_inst4|tmp[2] .register_cascade_mode = "off";
defparam \b2v_inst4|tmp[2] .sum_lutc_input = "datac";
defparam \b2v_inst4|tmp[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y6_N5
maxii_lcell \b2v_inst4|tmp[3] (
// Equation(s):
// \b2v_inst4|tmp [3] = DFFEAS((\b2v_inst4|tmp [1] & (\b2v_inst4|tmp [3] $ (((\b2v_inst34|P0.sel4 [0] & \b2v_inst4|tmp [2]))))) # (!\b2v_inst4|tmp [1] & (\b2v_inst4|tmp [3] & ((\b2v_inst4|tmp [2]) # (!\b2v_inst34|P0.sel4 [0])))), GLOBAL(\clock~combout ), 
// VCC, , , , , , )

	.clk(\clock~combout ),
	.dataa(\b2v_inst4|tmp [1]),
	.datab(\b2v_inst34|P0.sel4 [0]),
	.datac(\b2v_inst4|tmp [3]),
	.datad(\b2v_inst4|tmp [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst4|tmp [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst4|tmp[3] .lut_mask = "78b0";
defparam \b2v_inst4|tmp[3] .operation_mode = "normal";
defparam \b2v_inst4|tmp[3] .output_mode = "reg_only";
defparam \b2v_inst4|tmp[3] .register_cascade_mode = "off";
defparam \b2v_inst4|tmp[3] .sum_lutc_input = "datac";
defparam \b2v_inst4|tmp[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y6_N8
maxii_lcell \b2v_inst4|tmp[1] (
// Equation(s):
// \b2v_inst4|tmp [1] = DFFEAS((\b2v_inst4|tmp [1] & (((!\b2v_inst34|P0.sel4 [0])))) # (!\b2v_inst4|tmp [1] & (\b2v_inst34|P0.sel4 [0] & ((\b2v_inst4|tmp [2]) # (!\b2v_inst4|tmp [3])))), GLOBAL(\clock~combout ), VCC, , , , , , )

	.clk(\clock~combout ),
	.dataa(\b2v_inst4|tmp [1]),
	.datab(\b2v_inst4|tmp [3]),
	.datac(\b2v_inst34|P0.sel4 [0]),
	.datad(\b2v_inst4|tmp [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst4|tmp [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst4|tmp[1] .lut_mask = "5a1a";
defparam \b2v_inst4|tmp[1] .operation_mode = "normal";
defparam \b2v_inst4|tmp[1] .output_mode = "reg_only";
defparam \b2v_inst4|tmp[1] .register_cascade_mode = "off";
defparam \b2v_inst4|tmp[1] .sum_lutc_input = "datac";
defparam \b2v_inst4|tmp[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y6_N2
maxii_lcell \b2v_inst4|Equal0~0 (
// Equation(s):
// \b2v_inst4|Equal0~0_combout  = (!\b2v_inst4|tmp [1] & (!\b2v_inst4|tmp [2] & (\b2v_inst4|tmp [3] & \b2v_inst34|P0.sel4 [0])))

	.clk(gnd),
	.dataa(\b2v_inst4|tmp [1]),
	.datab(\b2v_inst4|tmp [2]),
	.datac(\b2v_inst4|tmp [3]),
	.datad(\b2v_inst34|P0.sel4 [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst4|Equal0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst4|Equal0~0 .lut_mask = "1000";
defparam \b2v_inst4|Equal0~0 .operation_mode = "normal";
defparam \b2v_inst4|Equal0~0 .output_mode = "comb_only";
defparam \b2v_inst4|Equal0~0 .register_cascade_mode = "off";
defparam \b2v_inst4|Equal0~0 .sum_lutc_input = "datac";
defparam \b2v_inst4|Equal0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y6_N9
maxii_lcell \b2v_inst4|clktmp (
// Equation(s):
// \b2v_inst4|clktmp~regout  = DFFEAS((\b2v_inst4|clktmp~regout  $ (((\b2v_inst4|Equal0~0_combout )))), GLOBAL(\clock~combout ), VCC, , , , , , )

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(\b2v_inst4|clktmp~regout ),
	.datac(vcc),
	.datad(\b2v_inst4|Equal0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst4|clktmp~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst4|clktmp .lut_mask = "33cc";
defparam \b2v_inst4|clktmp .operation_mode = "normal";
defparam \b2v_inst4|clktmp .output_mode = "reg_only";
defparam \b2v_inst4|clktmp .register_cascade_mode = "off";
defparam \b2v_inst4|clktmp .sum_lutc_input = "datac";
defparam \b2v_inst4|clktmp .synch_mode = "off";
// synopsys translate_on

// Location: PIN_121,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \btn6~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\btn6~combout ),
	.padio(btn6));
// synopsys translate_off
defparam \btn6~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X10_Y6_N9
maxii_lcell \b2v_inst|resetmp13 (
// Equation(s):
// \b2v_inst|bout6~0  = (((B1_resetmp13 & !\b2v_inst|resetmp14~regout )))
// \b2v_inst|resetmp13~regout  = DFFEAS(\b2v_inst|bout6~0 , !\b2v_inst4|clktmp~regout , VCC, , , \btn6~combout , , , VCC)

	.clk(!\b2v_inst4|clktmp~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\btn6~combout ),
	.datad(\b2v_inst|resetmp14~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst|bout6~0 ),
	.regout(\b2v_inst|resetmp13~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst|resetmp13 .lut_mask = "00f0";
defparam \b2v_inst|resetmp13 .operation_mode = "normal";
defparam \b2v_inst|resetmp13 .output_mode = "reg_and_comb";
defparam \b2v_inst|resetmp13 .register_cascade_mode = "off";
defparam \b2v_inst|resetmp13 .sum_lutc_input = "qfbk";
defparam \b2v_inst|resetmp13 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y6_N8
maxii_lcell \b2v_inst|resetmp14 (
// Equation(s):
// \b2v_inst|resetmp14~regout  = DFFEAS((((\b2v_inst|resetmp13~regout ))), !GLOBAL(\clock~combout ), VCC, , , , , , )

	.clk(!\clock~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\b2v_inst|resetmp13~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst|resetmp14~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst|resetmp14 .lut_mask = "ff00";
defparam \b2v_inst|resetmp14 .operation_mode = "normal";
defparam \b2v_inst|resetmp14 .output_mode = "reg_only";
defparam \b2v_inst|resetmp14 .register_cascade_mode = "off";
defparam \b2v_inst|resetmp14 .sum_lutc_input = "datac";
defparam \b2v_inst|resetmp14 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_61,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \btn0~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\btn0~combout ),
	.padio(btn0));
// synopsys translate_off
defparam \btn0~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X9_Y9_N9
maxii_lcell \b2v_inst|resetmp1 (
// Equation(s):
// \b2v_inst|resetmp1~regout  = DFFEAS((((\btn0~combout ))), !\b2v_inst4|clktmp~regout , VCC, , , , , , )

	.clk(!\b2v_inst4|clktmp~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\btn0~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst|resetmp1~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst|resetmp1 .lut_mask = "ff00";
defparam \b2v_inst|resetmp1 .operation_mode = "normal";
defparam \b2v_inst|resetmp1 .output_mode = "reg_only";
defparam \b2v_inst|resetmp1 .register_cascade_mode = "off";
defparam \b2v_inst|resetmp1 .sum_lutc_input = "datac";
defparam \b2v_inst|resetmp1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y9_N4
maxii_lcell \b2v_inst|resetmp2 (
// Equation(s):
// \b2v_inst|bout0  = LCELL(((\b2v_inst|resetmp1~regout  & (!B1_resetmp2 & \clock~combout ))))

	.clk(!\clock~combout ),
	.dataa(vcc),
	.datab(\b2v_inst|resetmp1~regout ),
	.datac(\b2v_inst|resetmp1~regout ),
	.datad(\clock~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst|bout0 ),
	.regout(\b2v_inst|resetmp2~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst|resetmp2 .lut_mask = "0c00";
defparam \b2v_inst|resetmp2 .operation_mode = "normal";
defparam \b2v_inst|resetmp2 .output_mode = "comb_only";
defparam \b2v_inst|resetmp2 .register_cascade_mode = "off";
defparam \b2v_inst|resetmp2 .sum_lutc_input = "qfbk";
defparam \b2v_inst|resetmp2 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y9_N2
maxii_lcell \b2v_inst14|cnt_b0[0] (
// Equation(s):
// \b2v_inst14|cnt_b0 [0] = DFFEAS((((!\b2v_inst14|cnt_b0 [0]))), \b2v_inst|bout0 , VCC, , , , , , )

	.clk(\b2v_inst|bout0 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\b2v_inst14|cnt_b0 [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst14|cnt_b0 [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst14|cnt_b0[0] .lut_mask = "00ff";
defparam \b2v_inst14|cnt_b0[0] .operation_mode = "normal";
defparam \b2v_inst14|cnt_b0[0] .output_mode = "reg_only";
defparam \b2v_inst14|cnt_b0[0] .register_cascade_mode = "off";
defparam \b2v_inst14|cnt_b0[0] .sum_lutc_input = "datac";
defparam \b2v_inst14|cnt_b0[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y6_N5
maxii_lcell \b2v_inst14|cnt_b6[0]~0 (
// Equation(s):
// \b2v_inst14|cnt_b6[0]~0_combout  = (\b2v_inst14|cnt_b0 [0] & (\b2v_inst14|cnt_b6[0]~0_combout  $ (((\b2v_inst|bout6~0  & \clock~combout )))))

	.clk(gnd),
	.dataa(\b2v_inst14|cnt_b6[0]~0_combout ),
	.datab(\b2v_inst|bout6~0 ),
	.datac(\b2v_inst14|cnt_b0 [0]),
	.datad(\clock~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst14|cnt_b6[0]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst14|cnt_b6[0]~0 .lut_mask = "60a0";
defparam \b2v_inst14|cnt_b6[0]~0 .operation_mode = "normal";
defparam \b2v_inst14|cnt_b6[0]~0 .output_mode = "comb_only";
defparam \b2v_inst14|cnt_b6[0]~0 .register_cascade_mode = "off";
defparam \b2v_inst14|cnt_b6[0]~0 .sum_lutc_input = "datac";
defparam \b2v_inst14|cnt_b6[0]~0 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_91,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \btn5~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\btn5~combout ),
	.padio(btn5));
// synopsys translate_off
defparam \btn5~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X9_Y6_N8
maxii_lcell \b2v_inst|resetmp11 (
// Equation(s):
// \b2v_inst|bout5~0  = (!\b2v_inst|resetmp12~regout  & (((B1_resetmp11 & \clock~combout ))))
// \b2v_inst|resetmp11~regout  = DFFEAS(\b2v_inst|bout5~0 , !\b2v_inst4|clktmp~regout , VCC, , , \btn5~combout , , , VCC)

	.clk(!\b2v_inst4|clktmp~regout ),
	.dataa(\b2v_inst|resetmp12~regout ),
	.datab(vcc),
	.datac(\btn5~combout ),
	.datad(\clock~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst|bout5~0 ),
	.regout(\b2v_inst|resetmp11~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst|resetmp11 .lut_mask = "5000";
defparam \b2v_inst|resetmp11 .operation_mode = "normal";
defparam \b2v_inst|resetmp11 .output_mode = "reg_and_comb";
defparam \b2v_inst|resetmp11 .register_cascade_mode = "off";
defparam \b2v_inst|resetmp11 .sum_lutc_input = "qfbk";
defparam \b2v_inst|resetmp11 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y6_N4
maxii_lcell \b2v_inst|resetmp12 (
// Equation(s):
// \b2v_inst|resetmp12~regout  = DFFEAS((((\b2v_inst|resetmp11~regout ))), !GLOBAL(\clock~combout ), VCC, , , , , , )

	.clk(!\clock~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\b2v_inst|resetmp11~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst|resetmp12~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst|resetmp12 .lut_mask = "ff00";
defparam \b2v_inst|resetmp12 .operation_mode = "normal";
defparam \b2v_inst|resetmp12 .output_mode = "reg_only";
defparam \b2v_inst|resetmp12 .register_cascade_mode = "off";
defparam \b2v_inst|resetmp12 .sum_lutc_input = "datac";
defparam \b2v_inst|resetmp12 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y6_N9
maxii_lcell \b2v_inst14|cnt_b5[0]~0 (
// Equation(s):
// \b2v_inst14|cnt_b5[0]~0_combout  = ((\b2v_inst14|cnt_b0 [0] & (\b2v_inst14|cnt_b5[0]~0_combout  $ (\b2v_inst|bout5~0 ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst14|cnt_b5[0]~0_combout ),
	.datac(\b2v_inst14|cnt_b0 [0]),
	.datad(\b2v_inst|bout5~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst14|cnt_b5[0]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst14|cnt_b5[0]~0 .lut_mask = "30c0";
defparam \b2v_inst14|cnt_b5[0]~0 .operation_mode = "normal";
defparam \b2v_inst14|cnt_b5[0]~0 .output_mode = "comb_only";
defparam \b2v_inst14|cnt_b5[0]~0 .register_cascade_mode = "off";
defparam \b2v_inst14|cnt_b5[0]~0 .sum_lutc_input = "datac";
defparam \b2v_inst14|cnt_b5[0]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y6_N1
maxii_lcell \b2v_inst14|Equal6~0 (
// Equation(s):
// \b2v_inst14|Equal6~0_combout  = (\b2v_inst14|cnt_b5[0]~0_combout  & (((!\b2v_inst14|cnt_b5 [1]))))

	.clk(gnd),
	.dataa(\b2v_inst14|cnt_b5[0]~0_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\b2v_inst14|cnt_b5 [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst14|Equal6~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst14|Equal6~0 .lut_mask = "00aa";
defparam \b2v_inst14|Equal6~0 .operation_mode = "normal";
defparam \b2v_inst14|Equal6~0 .output_mode = "comb_only";
defparam \b2v_inst14|Equal6~0 .register_cascade_mode = "off";
defparam \b2v_inst14|Equal6~0 .sum_lutc_input = "datac";
defparam \b2v_inst14|Equal6~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y6_N2
maxii_lcell \b2v_inst14|cnt_b5[1] (
// Equation(s):
// \b2v_inst14|cnt_b5 [1] = (\b2v_inst14|cnt_b0 [0] & ((\b2v_inst|bout5~0  & ((\b2v_inst14|Equal6~0_combout ))) # (!\b2v_inst|bout5~0  & (\b2v_inst14|cnt_b5 [1]))))

	.clk(gnd),
	.dataa(\b2v_inst14|cnt_b5 [1]),
	.datab(\b2v_inst14|Equal6~0_combout ),
	.datac(\b2v_inst14|cnt_b0 [0]),
	.datad(\b2v_inst|bout5~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst14|cnt_b5 [1]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst14|cnt_b5[1] .lut_mask = "c0a0";
defparam \b2v_inst14|cnt_b5[1] .operation_mode = "normal";
defparam \b2v_inst14|cnt_b5[1] .output_mode = "comb_only";
defparam \b2v_inst14|cnt_b5[1] .register_cascade_mode = "off";
defparam \b2v_inst14|cnt_b5[1] .sum_lutc_input = "datac";
defparam \b2v_inst14|cnt_b5[1] .synch_mode = "off";
// synopsys translate_on

// Location: PIN_89,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \btn4~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\btn4~combout ),
	.padio(btn4));
// synopsys translate_off
defparam \btn4~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X8_Y9_N8
maxii_lcell \b2v_inst|resetmp9 (
// Equation(s):
// \b2v_inst|bout4~0  = ((!\b2v_inst|resetmp10~regout  & (B1_resetmp9 & \clock~combout )))
// \b2v_inst|resetmp9~regout  = DFFEAS(\b2v_inst|bout4~0 , !\b2v_inst4|clktmp~regout , VCC, , , \btn4~combout , , , VCC)

	.clk(!\b2v_inst4|clktmp~regout ),
	.dataa(vcc),
	.datab(\b2v_inst|resetmp10~regout ),
	.datac(\btn4~combout ),
	.datad(\clock~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst|bout4~0 ),
	.regout(\b2v_inst|resetmp9~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst|resetmp9 .lut_mask = "3000";
defparam \b2v_inst|resetmp9 .operation_mode = "normal";
defparam \b2v_inst|resetmp9 .output_mode = "reg_and_comb";
defparam \b2v_inst|resetmp9 .register_cascade_mode = "off";
defparam \b2v_inst|resetmp9 .sum_lutc_input = "qfbk";
defparam \b2v_inst|resetmp9 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y9_N6
maxii_lcell \b2v_inst|resetmp10 (
// Equation(s):
// \b2v_inst|resetmp10~regout  = DFFEAS(GND, !GLOBAL(\clock~combout ), VCC, , , \b2v_inst|resetmp9~regout , , , VCC)

	.clk(!\clock~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\b2v_inst|resetmp9~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst|resetmp10~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst|resetmp10 .lut_mask = "0000";
defparam \b2v_inst|resetmp10 .operation_mode = "normal";
defparam \b2v_inst|resetmp10 .output_mode = "reg_only";
defparam \b2v_inst|resetmp10 .register_cascade_mode = "off";
defparam \b2v_inst|resetmp10 .sum_lutc_input = "datac";
defparam \b2v_inst|resetmp10 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y9_N0
maxii_lcell \b2v_inst14|cnt_b4[0]~0 (
// Equation(s):
// \b2v_inst14|cnt_b4[0]~0_combout  = ((\b2v_inst14|cnt_b0 [0] & (\b2v_inst14|cnt_b4[0]~0_combout  $ (\b2v_inst|bout4~0 ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst14|cnt_b0 [0]),
	.datac(\b2v_inst14|cnt_b4[0]~0_combout ),
	.datad(\b2v_inst|bout4~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst14|cnt_b4[0]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst14|cnt_b4[0]~0 .lut_mask = "0cc0";
defparam \b2v_inst14|cnt_b4[0]~0 .operation_mode = "normal";
defparam \b2v_inst14|cnt_b4[0]~0 .output_mode = "comb_only";
defparam \b2v_inst14|cnt_b4[0]~0 .register_cascade_mode = "off";
defparam \b2v_inst14|cnt_b4[0]~0 .sum_lutc_input = "datac";
defparam \b2v_inst14|cnt_b4[0]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y9_N9
maxii_lcell \b2v_inst14|Equal5~0 (
// Equation(s):
// \b2v_inst14|Equal5~0_combout  = ((\b2v_inst14|cnt_b4 [1]) # ((!\b2v_inst14|cnt_b4[0]~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst14|cnt_b4 [1]),
	.datac(\b2v_inst14|cnt_b4[0]~0_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst14|Equal5~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst14|Equal5~0 .lut_mask = "cfcf";
defparam \b2v_inst14|Equal5~0 .operation_mode = "normal";
defparam \b2v_inst14|Equal5~0 .output_mode = "comb_only";
defparam \b2v_inst14|Equal5~0 .register_cascade_mode = "off";
defparam \b2v_inst14|Equal5~0 .sum_lutc_input = "datac";
defparam \b2v_inst14|Equal5~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y9_N7
maxii_lcell \b2v_inst14|cnt_b4[1] (
// Equation(s):
// \b2v_inst14|cnt_b4 [1] = (\b2v_inst14|cnt_b0 [0] & ((\b2v_inst|bout4~0  & (!\b2v_inst14|Equal5~0_combout )) # (!\b2v_inst|bout4~0  & ((\b2v_inst14|cnt_b4 [1])))))

	.clk(gnd),
	.dataa(\b2v_inst14|cnt_b0 [0]),
	.datab(\b2v_inst14|Equal5~0_combout ),
	.datac(\b2v_inst14|cnt_b4 [1]),
	.datad(\b2v_inst|bout4~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst14|cnt_b4 [1]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst14|cnt_b4[1] .lut_mask = "22a0";
defparam \b2v_inst14|cnt_b4[1] .operation_mode = "normal";
defparam \b2v_inst14|cnt_b4[1] .output_mode = "comb_only";
defparam \b2v_inst14|cnt_b4[1] .register_cascade_mode = "off";
defparam \b2v_inst14|cnt_b4[1] .sum_lutc_input = "datac";
defparam \b2v_inst14|cnt_b4[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y9_N3
maxii_lcell \b2v_inst14|Selector118~2 (
// Equation(s):
// \b2v_inst14|Selector118~2_combout  = ((\b2v_inst14|cnt_b0 [0] & ((\b2v_inst14|cnt_b4 [1]) # (!\b2v_inst14|cnt_b4[0]~0_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst14|cnt_b0 [0]),
	.datac(\b2v_inst14|cnt_b4[0]~0_combout ),
	.datad(\b2v_inst14|cnt_b4 [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst14|Selector118~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst14|Selector118~2 .lut_mask = "cc0c";
defparam \b2v_inst14|Selector118~2 .operation_mode = "normal";
defparam \b2v_inst14|Selector118~2 .output_mode = "comb_only";
defparam \b2v_inst14|Selector118~2 .register_cascade_mode = "off";
defparam \b2v_inst14|Selector118~2 .sum_lutc_input = "datac";
defparam \b2v_inst14|Selector118~2 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \btn1~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\btn1~combout ),
	.padio(btn1));
// synopsys translate_off
defparam \btn1~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X9_Y9_N5
maxii_lcell \b2v_inst|resetmp3 (
// Equation(s):
// \b2v_inst|bout1~0  = ((!\b2v_inst|resetmp4~regout  & (B1_resetmp3 & \clock~combout )))
// \b2v_inst|resetmp3~regout  = DFFEAS(\b2v_inst|bout1~0 , !\b2v_inst4|clktmp~regout , VCC, , , \btn1~combout , , , VCC)

	.clk(!\b2v_inst4|clktmp~regout ),
	.dataa(vcc),
	.datab(\b2v_inst|resetmp4~regout ),
	.datac(\btn1~combout ),
	.datad(\clock~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst|bout1~0 ),
	.regout(\b2v_inst|resetmp3~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst|resetmp3 .lut_mask = "3000";
defparam \b2v_inst|resetmp3 .operation_mode = "normal";
defparam \b2v_inst|resetmp3 .output_mode = "reg_and_comb";
defparam \b2v_inst|resetmp3 .register_cascade_mode = "off";
defparam \b2v_inst|resetmp3 .sum_lutc_input = "qfbk";
defparam \b2v_inst|resetmp3 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y9_N1
maxii_lcell \b2v_inst|resetmp4 (
// Equation(s):
// \b2v_inst|resetmp4~regout  = DFFEAS(GND, !GLOBAL(\clock~combout ), VCC, , , \b2v_inst|resetmp3~regout , , , VCC)

	.clk(!\clock~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\b2v_inst|resetmp3~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst|resetmp4~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst|resetmp4 .lut_mask = "0000";
defparam \b2v_inst|resetmp4 .operation_mode = "normal";
defparam \b2v_inst|resetmp4 .output_mode = "reg_only";
defparam \b2v_inst|resetmp4 .register_cascade_mode = "off";
defparam \b2v_inst|resetmp4 .sum_lutc_input = "datac";
defparam \b2v_inst|resetmp4 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y9_N6
maxii_lcell \b2v_inst14|cnt_b1[0]~0 (
// Equation(s):
// \b2v_inst14|cnt_b1[0]~0_combout  = ((\b2v_inst14|cnt_b0 [0] & (\b2v_inst14|cnt_b1[0]~0_combout  $ (\b2v_inst|bout1~0 ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst14|cnt_b0 [0]),
	.datac(\b2v_inst14|cnt_b1[0]~0_combout ),
	.datad(\b2v_inst|bout1~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst14|cnt_b1[0]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst14|cnt_b1[0]~0 .lut_mask = "0cc0";
defparam \b2v_inst14|cnt_b1[0]~0 .operation_mode = "normal";
defparam \b2v_inst14|cnt_b1[0]~0 .output_mode = "comb_only";
defparam \b2v_inst14|cnt_b1[0]~0 .register_cascade_mode = "off";
defparam \b2v_inst14|cnt_b1[0]~0 .sum_lutc_input = "datac";
defparam \b2v_inst14|cnt_b1[0]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y9_N7
maxii_lcell \b2v_inst14|Equal4~0 (
// Equation(s):
// \b2v_inst14|Equal4~0_combout  = ((!\b2v_inst14|cnt_b1 [1] & ((\b2v_inst14|cnt_b1[0]~0_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst14|cnt_b1 [1]),
	.datac(vcc),
	.datad(\b2v_inst14|cnt_b1[0]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst14|Equal4~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst14|Equal4~0 .lut_mask = "3300";
defparam \b2v_inst14|Equal4~0 .operation_mode = "normal";
defparam \b2v_inst14|Equal4~0 .output_mode = "comb_only";
defparam \b2v_inst14|Equal4~0 .register_cascade_mode = "off";
defparam \b2v_inst14|Equal4~0 .sum_lutc_input = "datac";
defparam \b2v_inst14|Equal4~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y9_N2
maxii_lcell \b2v_inst14|cnt_b1[1] (
// Equation(s):
// \b2v_inst14|cnt_b1 [1] = (\b2v_inst14|cnt_b0 [0] & ((\b2v_inst|bout1~0  & (\b2v_inst14|Equal4~0_combout )) # (!\b2v_inst|bout1~0  & ((\b2v_inst14|cnt_b1 [1])))))

	.clk(gnd),
	.dataa(\b2v_inst14|Equal4~0_combout ),
	.datab(\b2v_inst14|cnt_b0 [0]),
	.datac(\b2v_inst|bout1~0 ),
	.datad(\b2v_inst14|cnt_b1 [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst14|cnt_b1 [1]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst14|cnt_b1[1] .lut_mask = "8c80";
defparam \b2v_inst14|cnt_b1[1] .operation_mode = "normal";
defparam \b2v_inst14|cnt_b1[1] .output_mode = "comb_only";
defparam \b2v_inst14|cnt_b1[1] .register_cascade_mode = "off";
defparam \b2v_inst14|cnt_b1[1] .sum_lutc_input = "datac";
defparam \b2v_inst14|cnt_b1[1] .synch_mode = "off";
// synopsys translate_on

// Location: PIN_122,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \btn2~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\btn2~combout ),
	.padio(btn2));
// synopsys translate_off
defparam \btn2~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X8_Y9_N4
maxii_lcell \b2v_inst|resetmp5 (
// Equation(s):
// \b2v_inst|bout2~0  = (((B1_resetmp5 & !\b2v_inst|resetmp6~regout )))
// \b2v_inst|resetmp5~regout  = DFFEAS(\b2v_inst|bout2~0 , !\b2v_inst4|clktmp~regout , VCC, , , \btn2~combout , , , VCC)

	.clk(!\b2v_inst4|clktmp~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\btn2~combout ),
	.datad(\b2v_inst|resetmp6~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst|bout2~0 ),
	.regout(\b2v_inst|resetmp5~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst|resetmp5 .lut_mask = "00f0";
defparam \b2v_inst|resetmp5 .operation_mode = "normal";
defparam \b2v_inst|resetmp5 .output_mode = "reg_and_comb";
defparam \b2v_inst|resetmp5 .register_cascade_mode = "off";
defparam \b2v_inst|resetmp5 .sum_lutc_input = "qfbk";
defparam \b2v_inst|resetmp5 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y9_N8
maxii_lcell \b2v_inst|resetmp6 (
// Equation(s):
// \b2v_inst|resetmp6~regout  = DFFEAS(GND, !GLOBAL(\clock~combout ), VCC, , , \b2v_inst|resetmp5~regout , , , VCC)

	.clk(!\clock~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\b2v_inst|resetmp5~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst|resetmp6~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst|resetmp6 .lut_mask = "0000";
defparam \b2v_inst|resetmp6 .operation_mode = "normal";
defparam \b2v_inst|resetmp6 .output_mode = "reg_only";
defparam \b2v_inst|resetmp6 .register_cascade_mode = "off";
defparam \b2v_inst|resetmp6 .sum_lutc_input = "datac";
defparam \b2v_inst|resetmp6 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y9_N5
maxii_lcell \b2v_inst14|cnt_b2[0]~0 (
// Equation(s):
// \b2v_inst14|cnt_b2[0]~0_combout  = (\b2v_inst14|cnt_b0 [0] & (\b2v_inst14|cnt_b2[0]~0_combout  $ (((\clock~combout  & \b2v_inst|bout2~0 )))))

	.clk(gnd),
	.dataa(\b2v_inst14|cnt_b2[0]~0_combout ),
	.datab(\b2v_inst14|cnt_b0 [0]),
	.datac(\clock~combout ),
	.datad(\b2v_inst|bout2~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst14|cnt_b2[0]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst14|cnt_b2[0]~0 .lut_mask = "4888";
defparam \b2v_inst14|cnt_b2[0]~0 .operation_mode = "normal";
defparam \b2v_inst14|cnt_b2[0]~0 .output_mode = "comb_only";
defparam \b2v_inst14|cnt_b2[0]~0 .register_cascade_mode = "off";
defparam \b2v_inst14|cnt_b2[0]~0 .sum_lutc_input = "datac";
defparam \b2v_inst14|cnt_b2[0]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y9_N6
maxii_lcell \b2v_inst14|Selector6~2 (
// Equation(s):
// \b2v_inst14|Selector6~2_combout  = (\b2v_inst14|cur_state.0001_2918~combout  & (((!\b2v_inst14|cnt_b2[0]~0_combout  & \b2v_inst14|cur_state.1111_2489~combout )) # (!\b2v_inst14|Equal4~0_combout ))) # (!\b2v_inst14|cur_state.0001_2918~combout  & 
// (((!\b2v_inst14|cnt_b2[0]~0_combout  & \b2v_inst14|cur_state.1111_2489~combout ))))

	.clk(gnd),
	.dataa(\b2v_inst14|cur_state.0001_2918~combout ),
	.datab(\b2v_inst14|Equal4~0_combout ),
	.datac(\b2v_inst14|cnt_b2[0]~0_combout ),
	.datad(\b2v_inst14|cur_state.1111_2489~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst14|Selector6~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst14|Selector6~2 .lut_mask = "2f22";
defparam \b2v_inst14|Selector6~2 .operation_mode = "normal";
defparam \b2v_inst14|Selector6~2 .output_mode = "comb_only";
defparam \b2v_inst14|Selector6~2 .register_cascade_mode = "off";
defparam \b2v_inst14|Selector6~2 .sum_lutc_input = "datac";
defparam \b2v_inst14|Selector6~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y9_N0
maxii_lcell \b2v_inst14|Selector15~0 (
// Equation(s):
// \b2v_inst14|Selector15~0_combout  = ((\b2v_inst14|cnt_b1 [1] & (!\b2v_inst14|cnt_b1[0]~0_combout  & \b2v_inst14|cur_state.0010_2879~combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst14|cnt_b1 [1]),
	.datac(\b2v_inst14|cnt_b1[0]~0_combout ),
	.datad(\b2v_inst14|cur_state.0010_2879~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst14|Selector15~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst14|Selector15~0 .lut_mask = "0c00";
defparam \b2v_inst14|Selector15~0 .operation_mode = "normal";
defparam \b2v_inst14|Selector15~0 .output_mode = "comb_only";
defparam \b2v_inst14|Selector15~0 .register_cascade_mode = "off";
defparam \b2v_inst14|Selector15~0 .sum_lutc_input = "datac";
defparam \b2v_inst14|Selector15~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y6_N3
maxii_lcell \b2v_inst14|cur_state.1010_2606 (
// Equation(s):
// \b2v_inst14|cur_state.1010_2606~combout  = ((\b2v_inst14|Selector118~9_combout  & (\b2v_inst14|Selector15~0_combout )) # (!\b2v_inst14|Selector118~9_combout  & ((\b2v_inst14|cur_state.1010_2606~combout ))))

	.clk(gnd),
	.dataa(\b2v_inst14|Selector15~0_combout ),
	.datab(vcc),
	.datac(\b2v_inst14|Selector118~9_combout ),
	.datad(\b2v_inst14|cur_state.1010_2606~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst14|cur_state.1010_2606~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst14|cur_state.1010_2606 .lut_mask = "afa0";
defparam \b2v_inst14|cur_state.1010_2606 .operation_mode = "normal";
defparam \b2v_inst14|cur_state.1010_2606 .output_mode = "comb_only";
defparam \b2v_inst14|cur_state.1010_2606 .register_cascade_mode = "off";
defparam \b2v_inst14|cur_state.1010_2606 .sum_lutc_input = "datac";
defparam \b2v_inst14|cur_state.1010_2606 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y9_N1
maxii_lcell \b2v_inst14|Selector6~3 (
// Equation(s):
// \b2v_inst14|Selector6~3_combout  = (\b2v_inst14|Selector6~2_combout ) # ((\b2v_inst14|Equal5~0_combout  & ((\b2v_inst14|cur_state.1010_2606~combout ) # (\b2v_inst14|Selector9~2_combout ))))

	.clk(gnd),
	.dataa(\b2v_inst14|Selector6~2_combout ),
	.datab(\b2v_inst14|Equal5~0_combout ),
	.datac(\b2v_inst14|cur_state.1010_2606~combout ),
	.datad(\b2v_inst14|Selector9~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst14|Selector6~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst14|Selector6~3 .lut_mask = "eeea";
defparam \b2v_inst14|Selector6~3 .operation_mode = "normal";
defparam \b2v_inst14|Selector6~3 .output_mode = "comb_only";
defparam \b2v_inst14|Selector6~3 .register_cascade_mode = "off";
defparam \b2v_inst14|Selector6~3 .sum_lutc_input = "datac";
defparam \b2v_inst14|Selector6~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y9_N7
maxii_lcell \b2v_inst14|Selector9~3 (
// Equation(s):
// \b2v_inst14|Selector9~3_combout  = (\b2v_inst14|cnt_b4[0]~0_combout  & (!\b2v_inst14|cnt_b4 [1] & ((\b2v_inst14|Selector9~2_combout ) # (\b2v_inst14|cur_state.1010_2606~combout ))))

	.clk(gnd),
	.dataa(\b2v_inst14|cnt_b4[0]~0_combout ),
	.datab(\b2v_inst14|Selector9~2_combout ),
	.datac(\b2v_inst14|cur_state.1010_2606~combout ),
	.datad(\b2v_inst14|cnt_b4 [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst14|Selector9~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst14|Selector9~3 .lut_mask = "00a8";
defparam \b2v_inst14|Selector9~3 .operation_mode = "normal";
defparam \b2v_inst14|Selector9~3 .output_mode = "comb_only";
defparam \b2v_inst14|Selector9~3 .register_cascade_mode = "off";
defparam \b2v_inst14|Selector9~3 .sum_lutc_input = "datac";
defparam \b2v_inst14|Selector9~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y9_N1
maxii_lcell \b2v_inst14|cur_state.0011_2840 (
// Equation(s):
// \b2v_inst14|cur_state.0011_2840~combout  = ((\b2v_inst14|Selector118~9_combout  & (\b2v_inst14|Selector9~3_combout )) # (!\b2v_inst14|Selector118~9_combout  & ((\b2v_inst14|cur_state.0011_2840~combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst14|Selector9~3_combout ),
	.datac(\b2v_inst14|Selector118~9_combout ),
	.datad(\b2v_inst14|cur_state.0011_2840~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst14|cur_state.0011_2840~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst14|cur_state.0011_2840 .lut_mask = "cfc0";
defparam \b2v_inst14|cur_state.0011_2840 .operation_mode = "normal";
defparam \b2v_inst14|cur_state.0011_2840 .output_mode = "comb_only";
defparam \b2v_inst14|cur_state.0011_2840 .register_cascade_mode = "off";
defparam \b2v_inst14|cur_state.0011_2840 .sum_lutc_input = "datac";
defparam \b2v_inst14|cur_state.0011_2840 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y7_N5
maxii_lcell \b2v_inst14|Selector118~8 (
// Equation(s):
// \b2v_inst14|Selector118~8_combout  = ((\b2v_inst14|cur_state.0011_2840~combout  & ((\b2v_inst14|cnt_b4[0]~0_combout ) # (!\b2v_inst14|cnt_b4 [1]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst14|cnt_b4[0]~0_combout ),
	.datac(\b2v_inst14|cur_state.0011_2840~combout ),
	.datad(\b2v_inst14|cnt_b4 [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst14|Selector118~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst14|Selector118~8 .lut_mask = "c0f0";
defparam \b2v_inst14|Selector118~8 .operation_mode = "normal";
defparam \b2v_inst14|Selector118~8 .output_mode = "comb_only";
defparam \b2v_inst14|Selector118~8 .register_cascade_mode = "off";
defparam \b2v_inst14|Selector118~8 .sum_lutc_input = "datac";
defparam \b2v_inst14|Selector118~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y7_N7
maxii_lcell \b2v_inst14|Selector6~0 (
// Equation(s):
// \b2v_inst14|Selector6~0_combout  = (\b2v_inst14|Selector118~8_combout  & (((\b2v_inst14|cnt_b5 [1]) # (!\b2v_inst14|cnt_b5[0]~0_combout )))) # (!\b2v_inst14|Selector118~8_combout  & (\b2v_inst14|cur_state.1011_2567~combout  & ((\b2v_inst14|cnt_b5 [1]) # 
// (!\b2v_inst14|cnt_b5[0]~0_combout ))))

	.clk(gnd),
	.dataa(\b2v_inst14|Selector118~8_combout ),
	.datab(\b2v_inst14|cur_state.1011_2567~combout ),
	.datac(\b2v_inst14|cnt_b5[0]~0_combout ),
	.datad(\b2v_inst14|cnt_b5 [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst14|Selector6~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst14|Selector6~0 .lut_mask = "ee0e";
defparam \b2v_inst14|Selector6~0 .operation_mode = "normal";
defparam \b2v_inst14|Selector6~0 .output_mode = "comb_only";
defparam \b2v_inst14|Selector6~0 .register_cascade_mode = "off";
defparam \b2v_inst14|Selector6~0 .sum_lutc_input = "datac";
defparam \b2v_inst14|Selector6~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y6_N3
maxii_lcell \b2v_inst14|Selector17~0 (
// Equation(s):
// \b2v_inst14|Selector17~0_combout  = (!\b2v_inst14|cnt_b5[0]~0_combout  & (((\b2v_inst14|cur_state.0100_2801~combout  & \b2v_inst14|cnt_b5 [1]))))

	.clk(gnd),
	.dataa(\b2v_inst14|cnt_b5[0]~0_combout ),
	.datab(vcc),
	.datac(\b2v_inst14|cur_state.0100_2801~combout ),
	.datad(\b2v_inst14|cnt_b5 [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst14|Selector17~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst14|Selector17~0 .lut_mask = "5000";
defparam \b2v_inst14|Selector17~0 .operation_mode = "normal";
defparam \b2v_inst14|Selector17~0 .output_mode = "comb_only";
defparam \b2v_inst14|Selector17~0 .register_cascade_mode = "off";
defparam \b2v_inst14|Selector17~0 .sum_lutc_input = "datac";
defparam \b2v_inst14|Selector17~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y6_N1
maxii_lcell \b2v_inst14|cur_state.1100_2528 (
// Equation(s):
// \b2v_inst14|cur_state.1100_2528~combout  = ((\b2v_inst14|Selector118~9_combout  & (\b2v_inst14|Selector17~0_combout )) # (!\b2v_inst14|Selector118~9_combout  & ((\b2v_inst14|cur_state.1100_2528~combout ))))

	.clk(gnd),
	.dataa(\b2v_inst14|Selector17~0_combout ),
	.datab(\b2v_inst14|cur_state.1100_2528~combout ),
	.datac(vcc),
	.datad(\b2v_inst14|Selector118~9_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst14|cur_state.1100_2528~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst14|cur_state.1100_2528 .lut_mask = "aacc";
defparam \b2v_inst14|cur_state.1100_2528 .operation_mode = "normal";
defparam \b2v_inst14|cur_state.1100_2528 .output_mode = "comb_only";
defparam \b2v_inst14|cur_state.1100_2528 .register_cascade_mode = "off";
defparam \b2v_inst14|cur_state.1100_2528 .sum_lutc_input = "datac";
defparam \b2v_inst14|cur_state.1100_2528 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y7_N9
maxii_lcell \b2v_inst14|Selector6~1 (
// Equation(s):
// \b2v_inst14|Selector6~1_combout  = (\b2v_inst14|Selector6~0_combout ) # ((!\b2v_inst14|cnt_b6[0]~0_combout  & ((\b2v_inst14|cur_state.1100_2528~combout ) # (\b2v_inst14|Selector69~0_combout ))))

	.clk(gnd),
	.dataa(\b2v_inst14|cnt_b6[0]~0_combout ),
	.datab(\b2v_inst14|Selector6~0_combout ),
	.datac(\b2v_inst14|cur_state.1100_2528~combout ),
	.datad(\b2v_inst14|Selector69~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst14|Selector6~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst14|Selector6~1 .lut_mask = "dddc";
defparam \b2v_inst14|Selector6~1 .operation_mode = "normal";
defparam \b2v_inst14|Selector6~1 .output_mode = "comb_only";
defparam \b2v_inst14|Selector6~1 .register_cascade_mode = "off";
defparam \b2v_inst14|Selector6~1 .sum_lutc_input = "datac";
defparam \b2v_inst14|Selector6~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y6_N2
maxii_lcell \b2v_inst14|WideOr3~3 (
// Equation(s):
// \b2v_inst14|WideOr3~3_combout  = (((!\b2v_inst14|cur_state.0100_2801~combout  & !\b2v_inst14|cur_state.1100_2528~combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\b2v_inst14|cur_state.0100_2801~combout ),
	.datad(\b2v_inst14|cur_state.1100_2528~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst14|WideOr3~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst14|WideOr3~3 .lut_mask = "000f";
defparam \b2v_inst14|WideOr3~3 .operation_mode = "normal";
defparam \b2v_inst14|WideOr3~3 .output_mode = "comb_only";
defparam \b2v_inst14|WideOr3~3 .register_cascade_mode = "off";
defparam \b2v_inst14|WideOr3~3 .sum_lutc_input = "datac";
defparam \b2v_inst14|WideOr3~3 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_112,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \key_row[1]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\key_row~combout [1]),
	.padio(key_row[1]));
// synopsys translate_off
defparam \key_row[1]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_114,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \key_row[3]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\key_row~combout [3]),
	.padio(key_row[3]));
// synopsys translate_off
defparam \key_row[3]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_113,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \key_row[2]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\key_row~combout [2]),
	.padio(key_row[2]));
// synopsys translate_off
defparam \key_row[2]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_111,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \key_row[0]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\key_row~combout [0]),
	.padio(key_row[0]));
// synopsys translate_off
defparam \key_row[0]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X12_Y3_N3
maxii_lcell \b2v_inst34|WideOr0~0 (
// Equation(s):
// \b2v_inst34|WideOr0~0_combout  = (\key_row~combout [1] & ((\key_row~combout [3] & (\key_row~combout [2] $ (\key_row~combout [0]))) # (!\key_row~combout [3] & (\key_row~combout [2] & \key_row~combout [0])))) # (!\key_row~combout [1] & (\key_row~combout [3] 
// & (\key_row~combout [2] & \key_row~combout [0])))

	.clk(gnd),
	.dataa(\key_row~combout [1]),
	.datab(\key_row~combout [3]),
	.datac(\key_row~combout [2]),
	.datad(\key_row~combout [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|WideOr0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|WideOr0~0 .lut_mask = "6880";
defparam \b2v_inst34|WideOr0~0 .operation_mode = "normal";
defparam \b2v_inst34|WideOr0~0 .output_mode = "comb_only";
defparam \b2v_inst34|WideOr0~0 .register_cascade_mode = "off";
defparam \b2v_inst34|WideOr0~0 .sum_lutc_input = "datac";
defparam \b2v_inst34|WideOr0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y8_N5
maxii_lcell \b2v_inst31|buz0 (
// Equation(s):
// \b2v_inst31|buz0~regout  = DFFEAS((((!\b2v_inst31|buz0~regout ))), GLOBAL(\clock~combout ), VCC, , \b2v_inst34|P0.sel4 [0], , , , )

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\b2v_inst31|buz0~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\b2v_inst34|P0.sel4 [0]),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst31|buz0~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst31|buz0 .lut_mask = "0f0f";
defparam \b2v_inst31|buz0 .operation_mode = "normal";
defparam \b2v_inst31|buz0 .output_mode = "reg_only";
defparam \b2v_inst31|buz0 .register_cascade_mode = "off";
defparam \b2v_inst31|buz0 .sum_lutc_input = "datac";
defparam \b2v_inst31|buz0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y8_N7
maxii_lcell \b2v_inst34|key_c0.1110 (
// Equation(s):
// \b2v_inst34|key_c0.1110~regout  = DFFEAS(((!\b2v_inst31|buz0~regout  & (!\b2v_inst34|P0.sel4 [0]))), GLOBAL(\clock~combout ), VCC, , , , , , )

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(\b2v_inst31|buz0~regout ),
	.datac(\b2v_inst34|P0.sel4 [0]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst34|key_c0.1110~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|key_c0.1110 .lut_mask = "0303";
defparam \b2v_inst34|key_c0.1110 .operation_mode = "normal";
defparam \b2v_inst34|key_c0.1110 .output_mode = "reg_only";
defparam \b2v_inst34|key_c0.1110 .register_cascade_mode = "off";
defparam \b2v_inst34|key_c0.1110 .sum_lutc_input = "datac";
defparam \b2v_inst34|key_c0.1110 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y8_N8
maxii_lcell \b2v_inst34|Selector13~0 (
// Equation(s):
// \b2v_inst34|Selector13~0_combout  = (!\key_row~combout [1] & (((\b2v_inst34|key_c0.1110~regout ))))

	.clk(gnd),
	.dataa(\key_row~combout [1]),
	.datab(vcc),
	.datac(\b2v_inst34|key_c0.1110~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Selector13~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Selector13~0 .lut_mask = "5050";
defparam \b2v_inst34|Selector13~0 .operation_mode = "normal";
defparam \b2v_inst34|Selector13~0 .output_mode = "comb_only";
defparam \b2v_inst34|Selector13~0 .register_cascade_mode = "off";
defparam \b2v_inst34|Selector13~0 .sum_lutc_input = "datac";
defparam \b2v_inst34|Selector13~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N0
maxii_lcell \b2v_inst14|Selector13~1 (
// Equation(s):
// \b2v_inst14|Selector13~1_combout  = (\b2v_inst14|always6~16_combout  & ((\b2v_inst14|cur_state.0110_2723~combout ) # ((!\b2v_inst14|Selector13~0_combout  & !\b2v_inst14|always6~33_combout ))))

	.clk(gnd),
	.dataa(\b2v_inst14|cur_state.0110_2723~combout ),
	.datab(\b2v_inst14|Selector13~0_combout ),
	.datac(\b2v_inst14|always6~16_combout ),
	.datad(\b2v_inst14|always6~33_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst14|Selector13~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst14|Selector13~1 .lut_mask = "a0b0";
defparam \b2v_inst14|Selector13~1 .operation_mode = "normal";
defparam \b2v_inst14|Selector13~1 .output_mode = "comb_only";
defparam \b2v_inst14|Selector13~1 .register_cascade_mode = "off";
defparam \b2v_inst14|Selector13~1 .sum_lutc_input = "datac";
defparam \b2v_inst14|Selector13~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N1
maxii_lcell \b2v_inst14|cur_state.0111_2684 (
// Equation(s):
// \b2v_inst14|cur_state.0111_2684~combout  = ((\b2v_inst14|Selector118~9_combout  & ((\b2v_inst14|Selector13~1_combout ))) # (!\b2v_inst14|Selector118~9_combout  & (\b2v_inst14|cur_state.0111_2684~combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst14|cur_state.0111_2684~combout ),
	.datac(\b2v_inst14|Selector118~9_combout ),
	.datad(\b2v_inst14|Selector13~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst14|cur_state.0111_2684~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst14|cur_state.0111_2684 .lut_mask = "fc0c";
defparam \b2v_inst14|cur_state.0111_2684 .operation_mode = "normal";
defparam \b2v_inst14|cur_state.0111_2684 .output_mode = "comb_only";
defparam \b2v_inst14|cur_state.0111_2684 .register_cascade_mode = "off";
defparam \b2v_inst14|cur_state.0111_2684 .sum_lutc_input = "datac";
defparam \b2v_inst14|cur_state.0111_2684 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N2
maxii_lcell \b2v_inst14|WideOr3~2 (
// Equation(s):
// \b2v_inst14|WideOr3~2_combout  = ((!\b2v_inst14|cur_state.0111_2684~combout  & (!\b2v_inst14|cur_state.1111_2489~combout  & !\b2v_inst14|cur_state.0101_2762~combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst14|cur_state.0111_2684~combout ),
	.datac(\b2v_inst14|cur_state.1111_2489~combout ),
	.datad(\b2v_inst14|cur_state.0101_2762~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst14|WideOr3~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst14|WideOr3~2 .lut_mask = "0003";
defparam \b2v_inst14|WideOr3~2 .operation_mode = "normal";
defparam \b2v_inst14|WideOr3~2 .output_mode = "comb_only";
defparam \b2v_inst14|WideOr3~2 .register_cascade_mode = "off";
defparam \b2v_inst14|WideOr3~2 .sum_lutc_input = "datac";
defparam \b2v_inst14|WideOr3~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y7_N1
maxii_lcell \b2v_inst14|WideOr5 (
// Equation(s):
// \b2v_inst14|WideOr5~combout  = (\b2v_inst14|cur_state.1011_2567~combout ) # ((\b2v_inst14|cur_state.0001_2918~combout ) # ((\b2v_inst14|cur_state.0011_2840~combout ) # (!\b2v_inst14|WideOr3~2_combout )))

	.clk(gnd),
	.dataa(\b2v_inst14|cur_state.1011_2567~combout ),
	.datab(\b2v_inst14|cur_state.0001_2918~combout ),
	.datac(\b2v_inst14|WideOr3~2_combout ),
	.datad(\b2v_inst14|cur_state.0011_2840~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst14|WideOr5~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst14|WideOr5 .lut_mask = "ffef";
defparam \b2v_inst14|WideOr5 .operation_mode = "normal";
defparam \b2v_inst14|WideOr5 .output_mode = "comb_only";
defparam \b2v_inst14|WideOr5 .register_cascade_mode = "off";
defparam \b2v_inst14|WideOr5 .sum_lutc_input = "datac";
defparam \b2v_inst14|WideOr5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y7_N4
maxii_lcell \b2v_inst34|Equal3~3 (
// Equation(s):
// \b2v_inst34|Equal3~3_combout  = (\b2v_inst14|WideOr4~combout  & (\b2v_inst14|WideOr3~combout  & (!\b2v_inst14|WideOr2~combout  & !\b2v_inst14|WideOr5~combout )))

	.clk(gnd),
	.dataa(\b2v_inst14|WideOr4~combout ),
	.datab(\b2v_inst14|WideOr3~combout ),
	.datac(\b2v_inst14|WideOr2~combout ),
	.datad(\b2v_inst14|WideOr5~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Equal3~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Equal3~3 .lut_mask = "0008";
defparam \b2v_inst34|Equal3~3 .operation_mode = "normal";
defparam \b2v_inst34|Equal3~3 .output_mode = "comb_only";
defparam \b2v_inst34|Equal3~3 .register_cascade_mode = "off";
defparam \b2v_inst34|Equal3~3 .sum_lutc_input = "datac";
defparam \b2v_inst34|Equal3~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y8_N5
maxii_lcell \b2v_inst34|C.01001_5819 (
// Equation(s):
// \b2v_inst34|C.01001_5819~combout  = (!\b2v_inst34|Equal3~3_combout  & ((GLOBAL(\b2v_inst34|WideOr0~0_combout ) & ((\b2v_inst34|Selector13~0_combout ))) # (!GLOBAL(\b2v_inst34|WideOr0~0_combout ) & (\b2v_inst34|C.01001_5819~combout ))))

	.clk(gnd),
	.dataa(\b2v_inst34|C.01001_5819~combout ),
	.datab(\b2v_inst34|WideOr0~0_combout ),
	.datac(\b2v_inst34|Selector13~0_combout ),
	.datad(\b2v_inst34|Equal3~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|C.01001_5819~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|C.01001_5819 .lut_mask = "00e2";
defparam \b2v_inst34|C.01001_5819 .operation_mode = "normal";
defparam \b2v_inst34|C.01001_5819 .output_mode = "comb_only";
defparam \b2v_inst34|C.01001_5819 .register_cascade_mode = "off";
defparam \b2v_inst34|C.01001_5819 .sum_lutc_input = "datac";
defparam \b2v_inst34|C.01001_5819 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y5_N1
maxii_lcell \b2v_inst34|key_c0.1101 (
// Equation(s):
// \b2v_inst34|key_c0.1101~regout  = DFFEAS((((!\b2v_inst31|buz0~regout  & \b2v_inst34|P0.sel4 [0]))), GLOBAL(\clock~combout ), VCC, , , , , , )

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\b2v_inst31|buz0~regout ),
	.datad(\b2v_inst34|P0.sel4 [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst34|key_c0.1101~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|key_c0.1101 .lut_mask = "0f00";
defparam \b2v_inst34|key_c0.1101 .operation_mode = "normal";
defparam \b2v_inst34|key_c0.1101 .output_mode = "reg_only";
defparam \b2v_inst34|key_c0.1101 .register_cascade_mode = "off";
defparam \b2v_inst34|key_c0.1101 .sum_lutc_input = "datac";
defparam \b2v_inst34|key_c0.1101 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y5_N4
maxii_lcell \b2v_inst34|Selector6~0 (
// Equation(s):
// \b2v_inst34|Selector6~0_combout  = ((!\key_row~combout [1] & ((\b2v_inst34|key_c0.1101~regout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\key_row~combout [1]),
	.datac(vcc),
	.datad(\b2v_inst34|key_c0.1101~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Selector6~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Selector6~0 .lut_mask = "3300";
defparam \b2v_inst34|Selector6~0 .operation_mode = "normal";
defparam \b2v_inst34|Selector6~0 .output_mode = "comb_only";
defparam \b2v_inst34|Selector6~0 .register_cascade_mode = "off";
defparam \b2v_inst34|Selector6~0 .sum_lutc_input = "datac";
defparam \b2v_inst34|Selector6~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y8_N8
maxii_lcell \b2v_inst34|C.01010_5807 (
// Equation(s):
// \b2v_inst34|C.01010_5807~combout  = (!\b2v_inst34|Equal3~3_combout  & ((GLOBAL(\b2v_inst34|WideOr0~0_combout ) & ((\b2v_inst34|Selector6~0_combout ))) # (!GLOBAL(\b2v_inst34|WideOr0~0_combout ) & (\b2v_inst34|C.01010_5807~combout ))))

	.clk(gnd),
	.dataa(\b2v_inst34|C.01010_5807~combout ),
	.datab(\b2v_inst34|WideOr0~0_combout ),
	.datac(\b2v_inst34|Selector6~0_combout ),
	.datad(\b2v_inst34|Equal3~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|C.01010_5807~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|C.01010_5807 .lut_mask = "00e2";
defparam \b2v_inst34|C.01010_5807 .operation_mode = "normal";
defparam \b2v_inst34|C.01010_5807 .output_mode = "comb_only";
defparam \b2v_inst34|C.01010_5807 .register_cascade_mode = "off";
defparam \b2v_inst34|C.01010_5807 .sum_lutc_input = "datac";
defparam \b2v_inst34|C.01010_5807 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y5_N2
maxii_lcell \b2v_inst34|key_c0.1011 (
// Equation(s):
// \b2v_inst34|key_c0.1011~regout  = DFFEAS((((\b2v_inst31|buz0~regout  & !\b2v_inst34|P0.sel4 [0]))), GLOBAL(\clock~combout ), VCC, , , , , , )

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\b2v_inst31|buz0~regout ),
	.datad(\b2v_inst34|P0.sel4 [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst34|key_c0.1011~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|key_c0.1011 .lut_mask = "00f0";
defparam \b2v_inst34|key_c0.1011 .operation_mode = "normal";
defparam \b2v_inst34|key_c0.1011 .output_mode = "reg_only";
defparam \b2v_inst34|key_c0.1011 .register_cascade_mode = "off";
defparam \b2v_inst34|key_c0.1011 .sum_lutc_input = "datac";
defparam \b2v_inst34|key_c0.1011 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y5_N7
maxii_lcell \b2v_inst34|Selector4~0 (
// Equation(s):
// \b2v_inst34|Selector4~0_combout  = (((!\key_row~combout [2] & \b2v_inst34|key_c0.1011~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\key_row~combout [2]),
	.datad(\b2v_inst34|key_c0.1011~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Selector4~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Selector4~0 .lut_mask = "0f00";
defparam \b2v_inst34|Selector4~0 .operation_mode = "normal";
defparam \b2v_inst34|Selector4~0 .output_mode = "comb_only";
defparam \b2v_inst34|Selector4~0 .register_cascade_mode = "off";
defparam \b2v_inst34|Selector4~0 .sum_lutc_input = "datac";
defparam \b2v_inst34|Selector4~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y5_N5
maxii_lcell \b2v_inst34|C.00111_5843 (
// Equation(s):
// \b2v_inst34|C.00111_5843~combout  = (!\b2v_inst34|Equal3~3_combout  & ((GLOBAL(\b2v_inst34|WideOr0~0_combout ) & ((\b2v_inst34|Selector4~0_combout ))) # (!GLOBAL(\b2v_inst34|WideOr0~0_combout ) & (\b2v_inst34|C.00111_5843~combout ))))

	.clk(gnd),
	.dataa(\b2v_inst34|C.00111_5843~combout ),
	.datab(\b2v_inst34|WideOr0~0_combout ),
	.datac(\b2v_inst34|Selector4~0_combout ),
	.datad(\b2v_inst34|Equal3~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|C.00111_5843~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|C.00111_5843 .lut_mask = "00e2";
defparam \b2v_inst34|C.00111_5843 .operation_mode = "normal";
defparam \b2v_inst34|C.00111_5843 .output_mode = "comb_only";
defparam \b2v_inst34|C.00111_5843 .register_cascade_mode = "off";
defparam \b2v_inst34|C.00111_5843 .sum_lutc_input = "datac";
defparam \b2v_inst34|C.00111_5843 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y8_N9
maxii_lcell \b2v_inst34|key_c0.0111 (
// Equation(s):
// \b2v_inst34|key_c0.0111~regout  = DFFEAS((((!\b2v_inst34|P0.sel4 [0]))) # (!\b2v_inst31|buz0~regout ), GLOBAL(\clock~combout ), VCC, , , , , , )

	.clk(\clock~combout ),
	.dataa(\b2v_inst31|buz0~regout ),
	.datab(vcc),
	.datac(\b2v_inst34|P0.sel4 [0]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst34|key_c0.0111~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|key_c0.0111 .lut_mask = "5f5f";
defparam \b2v_inst34|key_c0.0111 .operation_mode = "normal";
defparam \b2v_inst34|key_c0.0111 .output_mode = "reg_only";
defparam \b2v_inst34|key_c0.0111 .register_cascade_mode = "off";
defparam \b2v_inst34|key_c0.0111 .sum_lutc_input = "datac";
defparam \b2v_inst34|key_c0.0111 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y5_N5
maxii_lcell \b2v_inst34|Selector226~0 (
// Equation(s):
// \b2v_inst34|Selector226~0_combout  = (((\key_row~combout [0]) # (\b2v_inst34|key_c0.0111~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\key_row~combout [0]),
	.datad(\b2v_inst34|key_c0.0111~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Selector226~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Selector226~0 .lut_mask = "fff0";
defparam \b2v_inst34|Selector226~0 .operation_mode = "normal";
defparam \b2v_inst34|Selector226~0 .output_mode = "comb_only";
defparam \b2v_inst34|Selector226~0 .register_cascade_mode = "off";
defparam \b2v_inst34|Selector226~0 .sum_lutc_input = "datac";
defparam \b2v_inst34|Selector226~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y5_N2
maxii_lcell \b2v_inst34|C.10000_5735 (
// Equation(s):
// \b2v_inst34|C.10000_5735~combout  = (!\b2v_inst34|Equal3~3_combout  & ((GLOBAL(\b2v_inst34|WideOr0~0_combout ) & (!\b2v_inst34|Selector226~0_combout )) # (!GLOBAL(\b2v_inst34|WideOr0~0_combout ) & ((\b2v_inst34|C.10000_5735~combout )))))

	.clk(gnd),
	.dataa(\b2v_inst34|Selector226~0_combout ),
	.datab(\b2v_inst34|WideOr0~0_combout ),
	.datac(\b2v_inst34|C.10000_5735~combout ),
	.datad(\b2v_inst34|Equal3~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|C.10000_5735~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|C.10000_5735 .lut_mask = "0074";
defparam \b2v_inst34|C.10000_5735 .operation_mode = "normal";
defparam \b2v_inst34|C.10000_5735 .output_mode = "comb_only";
defparam \b2v_inst34|C.10000_5735 .register_cascade_mode = "off";
defparam \b2v_inst34|C.10000_5735 .sum_lutc_input = "datac";
defparam \b2v_inst34|C.10000_5735 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y5_N7
maxii_lcell \b2v_inst34|Selector10~0 (
// Equation(s):
// \b2v_inst34|Selector10~0_combout  = ((\b2v_inst34|key_c0.1011~regout  & (!\key_row~combout [0])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst34|key_c0.1011~regout ),
	.datac(\key_row~combout [0]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Selector10~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Selector10~0 .lut_mask = "0c0c";
defparam \b2v_inst34|Selector10~0 .operation_mode = "normal";
defparam \b2v_inst34|Selector10~0 .output_mode = "comb_only";
defparam \b2v_inst34|Selector10~0 .register_cascade_mode = "off";
defparam \b2v_inst34|Selector10~0 .sum_lutc_input = "datac";
defparam \b2v_inst34|Selector10~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y5_N1
maxii_lcell \b2v_inst34|C.01111_5747 (
// Equation(s):
// \b2v_inst34|C.01111_5747~combout  = (!\b2v_inst34|Equal3~3_combout  & ((GLOBAL(\b2v_inst34|WideOr0~0_combout ) & (\b2v_inst34|Selector10~0_combout )) # (!GLOBAL(\b2v_inst34|WideOr0~0_combout ) & ((\b2v_inst34|C.01111_5747~combout )))))

	.clk(gnd),
	.dataa(\b2v_inst34|Selector10~0_combout ),
	.datab(\b2v_inst34|WideOr0~0_combout ),
	.datac(\b2v_inst34|C.01111_5747~combout ),
	.datad(\b2v_inst34|Equal3~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|C.01111_5747~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|C.01111_5747 .lut_mask = "00b8";
defparam \b2v_inst34|C.01111_5747 .operation_mode = "normal";
defparam \b2v_inst34|C.01111_5747 .output_mode = "comb_only";
defparam \b2v_inst34|C.01111_5747 .register_cascade_mode = "off";
defparam \b2v_inst34|C.01111_5747 .sum_lutc_input = "datac";
defparam \b2v_inst34|C.01111_5747 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y5_N8
maxii_lcell \b2v_inst34|Selector14~0 (
// Equation(s):
// \b2v_inst34|Selector14~0_combout  = (((!\key_row~combout [0] & \b2v_inst34|key_c0.1110~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\key_row~combout [0]),
	.datad(\b2v_inst34|key_c0.1110~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Selector14~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Selector14~0 .lut_mask = "0f00";
defparam \b2v_inst34|Selector14~0 .operation_mode = "normal";
defparam \b2v_inst34|Selector14~0 .output_mode = "comb_only";
defparam \b2v_inst34|Selector14~0 .register_cascade_mode = "off";
defparam \b2v_inst34|Selector14~0 .sum_lutc_input = "datac";
defparam \b2v_inst34|Selector14~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y5_N4
maxii_lcell \b2v_inst34|C.01101_5771 (
// Equation(s):
// \b2v_inst34|C.01101_5771~combout  = (!\b2v_inst34|Equal3~3_combout  & ((GLOBAL(\b2v_inst34|WideOr0~0_combout ) & ((\b2v_inst34|Selector14~0_combout ))) # (!GLOBAL(\b2v_inst34|WideOr0~0_combout ) & (\b2v_inst34|C.01101_5771~combout ))))

	.clk(gnd),
	.dataa(\b2v_inst34|C.01101_5771~combout ),
	.datab(\b2v_inst34|Selector14~0_combout ),
	.datac(\b2v_inst34|Equal3~3_combout ),
	.datad(\b2v_inst34|WideOr0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|C.01101_5771~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|C.01101_5771 .lut_mask = "0c0a";
defparam \b2v_inst34|C.01101_5771 .operation_mode = "normal";
defparam \b2v_inst34|C.01101_5771 .output_mode = "comb_only";
defparam \b2v_inst34|C.01101_5771 .register_cascade_mode = "off";
defparam \b2v_inst34|C.01101_5771 .sum_lutc_input = "datac";
defparam \b2v_inst34|C.01101_5771 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y8_N1
maxii_lcell \b2v_inst34|Selector8~0 (
// Equation(s):
// \b2v_inst34|Selector8~0_combout  = (((\key_row~combout [1]) # (\b2v_inst34|key_c0.0111~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\key_row~combout [1]),
	.datad(\b2v_inst34|key_c0.0111~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Selector8~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Selector8~0 .lut_mask = "fff0";
defparam \b2v_inst34|Selector8~0 .operation_mode = "normal";
defparam \b2v_inst34|Selector8~0 .output_mode = "comb_only";
defparam \b2v_inst34|Selector8~0 .register_cascade_mode = "off";
defparam \b2v_inst34|Selector8~0 .sum_lutc_input = "datac";
defparam \b2v_inst34|Selector8~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y5_N3
maxii_lcell \b2v_inst34|C.01100_5783 (
// Equation(s):
// \b2v_inst34|C.01100_5783~combout  = (!\b2v_inst34|Equal3~3_combout  & ((GLOBAL(\b2v_inst34|WideOr0~0_combout ) & ((!\b2v_inst34|Selector8~0_combout ))) # (!GLOBAL(\b2v_inst34|WideOr0~0_combout ) & (\b2v_inst34|C.01100_5783~combout ))))

	.clk(gnd),
	.dataa(\b2v_inst34|C.01100_5783~combout ),
	.datab(\b2v_inst34|WideOr0~0_combout ),
	.datac(\b2v_inst34|Selector8~0_combout ),
	.datad(\b2v_inst34|Equal3~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|C.01100_5783~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|C.01100_5783 .lut_mask = "002e";
defparam \b2v_inst34|C.01100_5783 .operation_mode = "normal";
defparam \b2v_inst34|C.01100_5783 .output_mode = "comb_only";
defparam \b2v_inst34|C.01100_5783 .register_cascade_mode = "off";
defparam \b2v_inst34|C.01100_5783 .sum_lutc_input = "datac";
defparam \b2v_inst34|C.01100_5783 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y5_N0
maxii_lcell \b2v_inst34|Selector24~0 (
// Equation(s):
// \b2v_inst34|Selector24~0_combout  = (!\b2v_inst34|C.10000_5735~combout  & (!\b2v_inst34|C.01111_5747~combout  & (!\b2v_inst34|C.01101_5771~combout  & !\b2v_inst34|C.01100_5783~combout )))

	.clk(gnd),
	.dataa(\b2v_inst34|C.10000_5735~combout ),
	.datab(\b2v_inst34|C.01111_5747~combout ),
	.datac(\b2v_inst34|C.01101_5771~combout ),
	.datad(\b2v_inst34|C.01100_5783~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Selector24~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Selector24~0 .lut_mask = "0001";
defparam \b2v_inst34|Selector24~0 .operation_mode = "normal";
defparam \b2v_inst34|Selector24~0 .output_mode = "comb_only";
defparam \b2v_inst34|Selector24~0 .register_cascade_mode = "off";
defparam \b2v_inst34|Selector24~0 .sum_lutc_input = "datac";
defparam \b2v_inst34|Selector24~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y6_N5
maxii_lcell \b2v_inst34|WideOr16~1 (
// Equation(s):
// \b2v_inst34|WideOr16~1_combout  = (!\b2v_inst34|C.01001_5819~combout  & (!\b2v_inst34|C.01010_5807~combout  & (!\b2v_inst34|C.00111_5843~combout  & \b2v_inst34|Selector24~0_combout )))

	.clk(gnd),
	.dataa(\b2v_inst34|C.01001_5819~combout ),
	.datab(\b2v_inst34|C.01010_5807~combout ),
	.datac(\b2v_inst34|C.00111_5843~combout ),
	.datad(\b2v_inst34|Selector24~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|WideOr16~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|WideOr16~1 .lut_mask = "0100";
defparam \b2v_inst34|WideOr16~1 .operation_mode = "normal";
defparam \b2v_inst34|WideOr16~1 .output_mode = "comb_only";
defparam \b2v_inst34|WideOr16~1 .register_cascade_mode = "off";
defparam \b2v_inst34|WideOr16~1 .sum_lutc_input = "datac";
defparam \b2v_inst34|WideOr16~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y8_N1
maxii_lcell \b2v_inst34|Add1~6 (
// Equation(s):
// \b2v_inst34|Add1~6_combout  = ((!\b2v_inst34|sel61 [0]))
// \b2v_inst34|Add1~8  = CARRY(((\b2v_inst34|sel61 [0])))
// \b2v_inst34|Add1~8COUT1_37  = CARRY(((\b2v_inst34|sel61 [0])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst34|sel61 [0]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Add1~6_combout ),
	.regout(),
	.cout(),
	.cout0(\b2v_inst34|Add1~8 ),
	.cout1(\b2v_inst34|Add1~8COUT1_37 ));
// synopsys translate_off
defparam \b2v_inst34|Add1~6 .lut_mask = "33cc";
defparam \b2v_inst34|Add1~6 .operation_mode = "arithmetic";
defparam \b2v_inst34|Add1~6 .output_mode = "comb_only";
defparam \b2v_inst34|Add1~6 .register_cascade_mode = "off";
defparam \b2v_inst34|Add1~6 .sum_lutc_input = "datac";
defparam \b2v_inst34|Add1~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y8_N2
maxii_lcell \b2v_inst34|Add1~12 (
// Equation(s):
// \b2v_inst34|Add1~12_combout  = \b2v_inst34|sel61 [1] $ ((((\b2v_inst34|Add1~8 ))))
// \b2v_inst34|Add1~14  = CARRY(((!\b2v_inst34|Add1~8 )) # (!\b2v_inst34|sel61 [1]))
// \b2v_inst34|Add1~14COUT1_38  = CARRY(((!\b2v_inst34|Add1~8COUT1_37 )) # (!\b2v_inst34|sel61 [1]))

	.clk(gnd),
	.dataa(\b2v_inst34|sel61 [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\b2v_inst34|Add1~8 ),
	.cin1(\b2v_inst34|Add1~8COUT1_37 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Add1~12_combout ),
	.regout(),
	.cout(),
	.cout0(\b2v_inst34|Add1~14 ),
	.cout1(\b2v_inst34|Add1~14COUT1_38 ));
// synopsys translate_off
defparam \b2v_inst34|Add1~12 .cin0_used = "true";
defparam \b2v_inst34|Add1~12 .cin1_used = "true";
defparam \b2v_inst34|Add1~12 .lut_mask = "5a5f";
defparam \b2v_inst34|Add1~12 .operation_mode = "arithmetic";
defparam \b2v_inst34|Add1~12 .output_mode = "comb_only";
defparam \b2v_inst34|Add1~12 .register_cascade_mode = "off";
defparam \b2v_inst34|Add1~12 .sum_lutc_input = "cin";
defparam \b2v_inst34|Add1~12 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y4_N0
maxii_lcell \b2v_inst34|always3~1 (
// Equation(s):
// \b2v_inst34|always3~1_combout  = (\b2v_inst14|WideOr2~combout  & ((\b2v_inst14|WideOr5~combout ) # ((!\b2v_inst14|WideOr4~combout ) # (!\b2v_inst14|WideOr3~combout )))) # (!\b2v_inst14|WideOr2~combout  & ((\b2v_inst14|WideOr3~combout ) # 
// ((!\b2v_inst14|WideOr5~combout  & \b2v_inst14|WideOr4~combout ))))

	.clk(gnd),
	.dataa(\b2v_inst14|WideOr5~combout ),
	.datab(\b2v_inst14|WideOr2~combout ),
	.datac(\b2v_inst14|WideOr3~combout ),
	.datad(\b2v_inst14|WideOr4~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|always3~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|always3~1 .lut_mask = "bdfc";
defparam \b2v_inst34|always3~1 .operation_mode = "normal";
defparam \b2v_inst34|always3~1 .output_mode = "comb_only";
defparam \b2v_inst34|always3~1 .register_cascade_mode = "off";
defparam \b2v_inst34|always3~1 .sum_lutc_input = "datac";
defparam \b2v_inst34|always3~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y8_N5
maxii_lcell \b2v_inst34|Add1~0 (
// Equation(s):
// \b2v_inst34|Add1~0_combout  = (\b2v_inst34|sel61 [4] $ ((!\b2v_inst34|Add1~20 )))
// \b2v_inst34|Add1~2  = CARRY(((\b2v_inst34|sel61 [4] & !\b2v_inst34|Add1~20 )))
// \b2v_inst34|Add1~2COUT1_40  = CARRY(((\b2v_inst34|sel61 [4] & !\b2v_inst34|Add1~20 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst34|sel61 [4]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\b2v_inst34|Add1~20 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Add1~0_combout ),
	.regout(),
	.cout(),
	.cout0(\b2v_inst34|Add1~2 ),
	.cout1(\b2v_inst34|Add1~2COUT1_40 ));
// synopsys translate_off
defparam \b2v_inst34|Add1~0 .cin_used = "true";
defparam \b2v_inst34|Add1~0 .lut_mask = "c30c";
defparam \b2v_inst34|Add1~0 .operation_mode = "arithmetic";
defparam \b2v_inst34|Add1~0 .output_mode = "comb_only";
defparam \b2v_inst34|Add1~0 .register_cascade_mode = "off";
defparam \b2v_inst34|Add1~0 .sum_lutc_input = "cin";
defparam \b2v_inst34|Add1~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y8_N6
maxii_lcell \b2v_inst34|Add1~30 (
// Equation(s):
// \b2v_inst34|Add1~30_combout  = (((!\b2v_inst34|Add1~20  & \b2v_inst34|Add1~2 ) # (\b2v_inst34|Add1~20  & \b2v_inst34|Add1~2COUT1_40 ) $ (\b2v_inst34|sel61 [5])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\b2v_inst34|sel61 [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\b2v_inst34|Add1~20 ),
	.cin0(\b2v_inst34|Add1~2 ),
	.cin1(\b2v_inst34|Add1~2COUT1_40 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Add1~30_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Add1~30 .cin0_used = "true";
defparam \b2v_inst34|Add1~30 .cin1_used = "true";
defparam \b2v_inst34|Add1~30 .cin_used = "true";
defparam \b2v_inst34|Add1~30 .lut_mask = "0ff0";
defparam \b2v_inst34|Add1~30 .operation_mode = "normal";
defparam \b2v_inst34|Add1~30 .output_mode = "comb_only";
defparam \b2v_inst34|Add1~30 .register_cascade_mode = "off";
defparam \b2v_inst34|Add1~30 .sum_lutc_input = "cin";
defparam \b2v_inst34|Add1~30 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y8_N3
maxii_lcell \b2v_inst34|Add1~24 (
// Equation(s):
// \b2v_inst34|Add1~24_combout  = (\b2v_inst34|sel61 [2] $ ((!\b2v_inst34|Add1~14 )))
// \b2v_inst34|Add1~26  = CARRY(((\b2v_inst34|sel61 [2] & !\b2v_inst34|Add1~14 )))
// \b2v_inst34|Add1~26COUT1_39  = CARRY(((\b2v_inst34|sel61 [2] & !\b2v_inst34|Add1~14COUT1_38 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst34|sel61 [2]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\b2v_inst34|Add1~14 ),
	.cin1(\b2v_inst34|Add1~14COUT1_38 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Add1~24_combout ),
	.regout(),
	.cout(),
	.cout0(\b2v_inst34|Add1~26 ),
	.cout1(\b2v_inst34|Add1~26COUT1_39 ));
// synopsys translate_off
defparam \b2v_inst34|Add1~24 .cin0_used = "true";
defparam \b2v_inst34|Add1~24 .cin1_used = "true";
defparam \b2v_inst34|Add1~24 .lut_mask = "c30c";
defparam \b2v_inst34|Add1~24 .operation_mode = "arithmetic";
defparam \b2v_inst34|Add1~24 .output_mode = "comb_only";
defparam \b2v_inst34|Add1~24 .register_cascade_mode = "off";
defparam \b2v_inst34|Add1~24 .sum_lutc_input = "cin";
defparam \b2v_inst34|Add1~24 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y8_N9
maxii_lcell \b2v_inst34|Add1~29 (
// Equation(s):
// \b2v_inst34|Add1~29_combout  = (\b2v_inst34|Add1~24_combout  & (((\b2v_inst34|sel61 [1]) # (!\b2v_inst34|Decoder2~51_combout )) # (!\b2v_inst34|WideOr9~11_combout )))

	.clk(gnd),
	.dataa(\b2v_inst34|Add1~24_combout ),
	.datab(\b2v_inst34|WideOr9~11_combout ),
	.datac(\b2v_inst34|Decoder2~51_combout ),
	.datad(\b2v_inst34|sel61 [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Add1~29_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Add1~29 .lut_mask = "aa2a";
defparam \b2v_inst34|Add1~29 .operation_mode = "normal";
defparam \b2v_inst34|Add1~29 .output_mode = "comb_only";
defparam \b2v_inst34|Add1~29 .register_cascade_mode = "off";
defparam \b2v_inst34|Add1~29 .sum_lutc_input = "datac";
defparam \b2v_inst34|Add1~29 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y10_N8
maxii_lcell \b2v_inst34|sel61[2] (
// Equation(s):
// \b2v_inst34|sel61 [2] = (!\b2v_inst34|Equal3~3_combout  & ((\b2v_inst34|sel61[5]~0_combout  & ((\b2v_inst34|Add1~29_combout ))) # (!\b2v_inst34|sel61[5]~0_combout  & (\b2v_inst34|sel61 [2]))))

	.clk(gnd),
	.dataa(\b2v_inst34|sel61 [2]),
	.datab(\b2v_inst34|Equal3~3_combout ),
	.datac(\b2v_inst34|sel61[5]~0_combout ),
	.datad(\b2v_inst34|Add1~29_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|sel61 [2]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|sel61[2] .lut_mask = "3202";
defparam \b2v_inst34|sel61[2] .operation_mode = "normal";
defparam \b2v_inst34|sel61[2] .output_mode = "comb_only";
defparam \b2v_inst34|sel61[2] .register_cascade_mode = "off";
defparam \b2v_inst34|sel61[2] .sum_lutc_input = "datac";
defparam \b2v_inst34|sel61[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y8_N8
maxii_lcell \b2v_inst34|WideOr9~11 (
// Equation(s):
// \b2v_inst34|WideOr9~11_combout  = ((\b2v_inst34|sel61 [0] & (\b2v_inst34|sel61 [3] & \b2v_inst34|sel61 [2])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst34|sel61 [0]),
	.datac(\b2v_inst34|sel61 [3]),
	.datad(\b2v_inst34|sel61 [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|WideOr9~11_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|WideOr9~11 .lut_mask = "c000";
defparam \b2v_inst34|WideOr9~11 .operation_mode = "normal";
defparam \b2v_inst34|WideOr9~11 .output_mode = "comb_only";
defparam \b2v_inst34|WideOr9~11 .register_cascade_mode = "off";
defparam \b2v_inst34|WideOr9~11 .sum_lutc_input = "datac";
defparam \b2v_inst34|WideOr9~11 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y6_N9
maxii_lcell \b2v_inst34|Add1~35 (
// Equation(s):
// \b2v_inst34|Add1~35_combout  = (\b2v_inst34|Add1~30_combout  & (((\b2v_inst34|sel61 [1]) # (!\b2v_inst34|WideOr9~11_combout )) # (!\b2v_inst34|Decoder2~51_combout )))

	.clk(gnd),
	.dataa(\b2v_inst34|Decoder2~51_combout ),
	.datab(\b2v_inst34|sel61 [1]),
	.datac(\b2v_inst34|Add1~30_combout ),
	.datad(\b2v_inst34|WideOr9~11_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Add1~35_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Add1~35 .lut_mask = "d0f0";
defparam \b2v_inst34|Add1~35 .operation_mode = "normal";
defparam \b2v_inst34|Add1~35 .output_mode = "comb_only";
defparam \b2v_inst34|Add1~35 .register_cascade_mode = "off";
defparam \b2v_inst34|Add1~35 .sum_lutc_input = "datac";
defparam \b2v_inst34|Add1~35 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y6_N2
maxii_lcell \b2v_inst34|sel61[5] (
// Equation(s):
// \b2v_inst34|sel61 [5] = (!\b2v_inst34|Equal3~3_combout  & ((\b2v_inst34|sel61[5]~0_combout  & ((\b2v_inst34|Add1~35_combout ))) # (!\b2v_inst34|sel61[5]~0_combout  & (\b2v_inst34|sel61 [5]))))

	.clk(gnd),
	.dataa(\b2v_inst34|sel61 [5]),
	.datab(\b2v_inst34|Add1~35_combout ),
	.datac(\b2v_inst34|Equal3~3_combout ),
	.datad(\b2v_inst34|sel61[5]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|sel61 [5]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|sel61[5] .lut_mask = "0c0a";
defparam \b2v_inst34|sel61[5] .operation_mode = "normal";
defparam \b2v_inst34|sel61[5] .output_mode = "comb_only";
defparam \b2v_inst34|sel61[5] .register_cascade_mode = "off";
defparam \b2v_inst34|sel61[5] .sum_lutc_input = "datac";
defparam \b2v_inst34|sel61[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y6_N2
maxii_lcell \b2v_inst34|Equal14~2 (
// Equation(s):
// \b2v_inst34|Equal14~2_combout  = (\b2v_inst34|sel61 [1]) # (((!\b2v_inst34|WideOr9~11_combout ) # (!\b2v_inst34|sel61 [4])) # (!\b2v_inst34|sel61 [5]))

	.clk(gnd),
	.dataa(\b2v_inst34|sel61 [1]),
	.datab(\b2v_inst34|sel61 [5]),
	.datac(\b2v_inst34|sel61 [4]),
	.datad(\b2v_inst34|WideOr9~11_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Equal14~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Equal14~2 .lut_mask = "bfff";
defparam \b2v_inst34|Equal14~2 .operation_mode = "normal";
defparam \b2v_inst34|Equal14~2 .output_mode = "comb_only";
defparam \b2v_inst34|Equal14~2 .register_cascade_mode = "off";
defparam \b2v_inst34|Equal14~2 .sum_lutc_input = "datac";
defparam \b2v_inst34|Equal14~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y5_N0
maxii_lcell \b2v_inst23|Add0~0 (
// Equation(s):
// \b2v_inst23|Add0~0_combout  = \b2v_inst23|tmp [1] $ ((\b2v_inst34|P0.sel4 [0]))
// \b2v_inst23|Add0~2  = CARRY((\b2v_inst23|tmp [1] & (\b2v_inst34|P0.sel4 [0])))
// \b2v_inst23|Add0~2COUT1_41  = CARRY((\b2v_inst23|tmp [1] & (\b2v_inst34|P0.sel4 [0])))

	.clk(gnd),
	.dataa(\b2v_inst23|tmp [1]),
	.datab(\b2v_inst34|P0.sel4 [0]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst23|Add0~0_combout ),
	.regout(),
	.cout(),
	.cout0(\b2v_inst23|Add0~2 ),
	.cout1(\b2v_inst23|Add0~2COUT1_41 ));
// synopsys translate_off
defparam \b2v_inst23|Add0~0 .lut_mask = "6688";
defparam \b2v_inst23|Add0~0 .operation_mode = "arithmetic";
defparam \b2v_inst23|Add0~0 .output_mode = "comb_only";
defparam \b2v_inst23|Add0~0 .register_cascade_mode = "off";
defparam \b2v_inst23|Add0~0 .sum_lutc_input = "datac";
defparam \b2v_inst23|Add0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y5_N5
maxii_lcell \b2v_inst23|tmp[1] (
// Equation(s):
// \b2v_inst23|Equal0~0  = (!\b2v_inst23|tmp [2] & (\b2v_inst23|tmp [4] & (E1_tmp[1] & !\b2v_inst23|tmp [3])))
// \b2v_inst23|tmp [1] = DFFEAS(\b2v_inst23|Equal0~0 , GLOBAL(\clock~combout ), VCC, , , \b2v_inst23|Add0~0_combout , , , VCC)

	.clk(\clock~combout ),
	.dataa(\b2v_inst23|tmp [2]),
	.datab(\b2v_inst23|tmp [4]),
	.datac(\b2v_inst23|Add0~0_combout ),
	.datad(\b2v_inst23|tmp [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst23|Equal0~0 ),
	.regout(\b2v_inst23|tmp [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst23|tmp[1] .lut_mask = "0040";
defparam \b2v_inst23|tmp[1] .operation_mode = "normal";
defparam \b2v_inst23|tmp[1] .output_mode = "reg_and_comb";
defparam \b2v_inst23|tmp[1] .register_cascade_mode = "off";
defparam \b2v_inst23|tmp[1] .sum_lutc_input = "qfbk";
defparam \b2v_inst23|tmp[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X1_Y5_N1
maxii_lcell \b2v_inst23|Add0~10 (
// Equation(s):
// \b2v_inst23|Add0~10_combout  = (\b2v_inst23|tmp [2] $ ((\b2v_inst23|Add0~2 )))
// \b2v_inst23|Add0~12  = CARRY(((!\b2v_inst23|Add0~2 ) # (!\b2v_inst23|tmp [2])))
// \b2v_inst23|Add0~12COUT1_42  = CARRY(((!\b2v_inst23|Add0~2COUT1_41 ) # (!\b2v_inst23|tmp [2])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst23|tmp [2]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\b2v_inst23|Add0~2 ),
	.cin1(\b2v_inst23|Add0~2COUT1_41 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst23|Add0~10_combout ),
	.regout(),
	.cout(),
	.cout0(\b2v_inst23|Add0~12 ),
	.cout1(\b2v_inst23|Add0~12COUT1_42 ));
// synopsys translate_off
defparam \b2v_inst23|Add0~10 .cin0_used = "true";
defparam \b2v_inst23|Add0~10 .cin1_used = "true";
defparam \b2v_inst23|Add0~10 .lut_mask = "3c3f";
defparam \b2v_inst23|Add0~10 .operation_mode = "arithmetic";
defparam \b2v_inst23|Add0~10 .output_mode = "comb_only";
defparam \b2v_inst23|Add0~10 .register_cascade_mode = "off";
defparam \b2v_inst23|Add0~10 .sum_lutc_input = "cin";
defparam \b2v_inst23|Add0~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y5_N2
maxii_lcell \b2v_inst23|Add0~15 (
// Equation(s):
// \b2v_inst23|Add0~15_combout  = (\b2v_inst23|tmp [3] $ ((!\b2v_inst23|Add0~12 )))
// \b2v_inst23|Add0~17  = CARRY(((\b2v_inst23|tmp [3] & !\b2v_inst23|Add0~12 )))
// \b2v_inst23|Add0~17COUT1_43  = CARRY(((\b2v_inst23|tmp [3] & !\b2v_inst23|Add0~12COUT1_42 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst23|tmp [3]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\b2v_inst23|Add0~12 ),
	.cin1(\b2v_inst23|Add0~12COUT1_42 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst23|Add0~15_combout ),
	.regout(),
	.cout(),
	.cout0(\b2v_inst23|Add0~17 ),
	.cout1(\b2v_inst23|Add0~17COUT1_43 ));
// synopsys translate_off
defparam \b2v_inst23|Add0~15 .cin0_used = "true";
defparam \b2v_inst23|Add0~15 .cin1_used = "true";
defparam \b2v_inst23|Add0~15 .lut_mask = "c30c";
defparam \b2v_inst23|Add0~15 .operation_mode = "arithmetic";
defparam \b2v_inst23|Add0~15 .output_mode = "comb_only";
defparam \b2v_inst23|Add0~15 .register_cascade_mode = "off";
defparam \b2v_inst23|Add0~15 .sum_lutc_input = "cin";
defparam \b2v_inst23|Add0~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y5_N9
maxii_lcell \b2v_inst23|tmp[3] (
// Equation(s):
// \b2v_inst23|tmp [3] = DFFEAS((((\b2v_inst23|Add0~15_combout ))), GLOBAL(\clock~combout ), VCC, , , , , , )

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\b2v_inst23|Add0~15_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst23|tmp [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst23|tmp[3] .lut_mask = "ff00";
defparam \b2v_inst23|tmp[3] .operation_mode = "normal";
defparam \b2v_inst23|tmp[3] .output_mode = "reg_only";
defparam \b2v_inst23|tmp[3] .register_cascade_mode = "off";
defparam \b2v_inst23|tmp[3] .sum_lutc_input = "datac";
defparam \b2v_inst23|tmp[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y5_N3
maxii_lcell \b2v_inst23|Add0~5 (
// Equation(s):
// \b2v_inst23|Add0~5_combout  = (\b2v_inst23|tmp [4] $ ((\b2v_inst23|Add0~17 )))
// \b2v_inst23|Add0~7  = CARRY(((!\b2v_inst23|Add0~17 ) # (!\b2v_inst23|tmp [4])))
// \b2v_inst23|Add0~7COUT1_44  = CARRY(((!\b2v_inst23|Add0~17COUT1_43 ) # (!\b2v_inst23|tmp [4])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst23|tmp [4]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\b2v_inst23|Add0~17 ),
	.cin1(\b2v_inst23|Add0~17COUT1_43 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst23|Add0~5_combout ),
	.regout(),
	.cout(),
	.cout0(\b2v_inst23|Add0~7 ),
	.cout1(\b2v_inst23|Add0~7COUT1_44 ));
// synopsys translate_off
defparam \b2v_inst23|Add0~5 .cin0_used = "true";
defparam \b2v_inst23|Add0~5 .cin1_used = "true";
defparam \b2v_inst23|Add0~5 .lut_mask = "3c3f";
defparam \b2v_inst23|Add0~5 .operation_mode = "arithmetic";
defparam \b2v_inst23|Add0~5 .output_mode = "comb_only";
defparam \b2v_inst23|Add0~5 .register_cascade_mode = "off";
defparam \b2v_inst23|Add0~5 .sum_lutc_input = "cin";
defparam \b2v_inst23|Add0~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y5_N9
maxii_lcell \b2v_inst23|tmp[4] (
// Equation(s):
// \b2v_inst23|tmp [4] = DFFEAS((\b2v_inst23|Add0~5_combout  & (((!\b2v_inst34|P0.sel4 [0]) # (!\b2v_inst23|Equal0~1_combout )) # (!\b2v_inst23|Equal0~0 ))), GLOBAL(\clock~combout ), VCC, , , , , , )

	.clk(\clock~combout ),
	.dataa(\b2v_inst23|Equal0~0 ),
	.datab(\b2v_inst23|Equal0~1_combout ),
	.datac(\b2v_inst23|Add0~5_combout ),
	.datad(\b2v_inst34|P0.sel4 [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst23|tmp [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst23|tmp[4] .lut_mask = "70f0";
defparam \b2v_inst23|tmp[4] .operation_mode = "normal";
defparam \b2v_inst23|tmp[4] .output_mode = "reg_only";
defparam \b2v_inst23|tmp[4] .register_cascade_mode = "off";
defparam \b2v_inst23|tmp[4] .sum_lutc_input = "datac";
defparam \b2v_inst23|tmp[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y5_N4
maxii_lcell \b2v_inst23|Add0~20 (
// Equation(s):
// \b2v_inst23|Add0~20_combout  = \b2v_inst23|tmp [5] $ ((((!\b2v_inst23|Add0~7 ))))
// \b2v_inst23|Add0~22  = CARRY((\b2v_inst23|tmp [5] & ((!\b2v_inst23|Add0~7COUT1_44 ))))

	.clk(gnd),
	.dataa(\b2v_inst23|tmp [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\b2v_inst23|Add0~7 ),
	.cin1(\b2v_inst23|Add0~7COUT1_44 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst23|Add0~20_combout ),
	.regout(),
	.cout(\b2v_inst23|Add0~22 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst23|Add0~20 .cin0_used = "true";
defparam \b2v_inst23|Add0~20 .cin1_used = "true";
defparam \b2v_inst23|Add0~20 .lut_mask = "a50a";
defparam \b2v_inst23|Add0~20 .operation_mode = "arithmetic";
defparam \b2v_inst23|Add0~20 .output_mode = "comb_only";
defparam \b2v_inst23|Add0~20 .register_cascade_mode = "off";
defparam \b2v_inst23|Add0~20 .sum_lutc_input = "cin";
defparam \b2v_inst23|Add0~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y5_N8
maxii_lcell \b2v_inst23|tmp[5] (
// Equation(s):
// \b2v_inst23|tmp [5] = DFFEAS((\b2v_inst23|Add0~20_combout  & (((!\b2v_inst23|Equal0~1_combout ) # (!\b2v_inst34|P0.sel4 [0])) # (!\b2v_inst23|Equal0~0 ))), GLOBAL(\clock~combout ), VCC, , , , , , )

	.clk(\clock~combout ),
	.dataa(\b2v_inst23|Equal0~0 ),
	.datab(\b2v_inst34|P0.sel4 [0]),
	.datac(\b2v_inst23|Add0~20_combout ),
	.datad(\b2v_inst23|Equal0~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst23|tmp [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst23|tmp[5] .lut_mask = "70f0";
defparam \b2v_inst23|tmp[5] .operation_mode = "normal";
defparam \b2v_inst23|tmp[5] .output_mode = "reg_only";
defparam \b2v_inst23|tmp[5] .register_cascade_mode = "off";
defparam \b2v_inst23|tmp[5] .sum_lutc_input = "datac";
defparam \b2v_inst23|tmp[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y5_N5
maxii_lcell \b2v_inst23|Add0~25 (
// Equation(s):
// \b2v_inst23|Add0~25_combout  = (\b2v_inst23|tmp [6] $ ((\b2v_inst23|Add0~22 )))
// \b2v_inst23|Add0~27  = CARRY(((!\b2v_inst23|Add0~22 ) # (!\b2v_inst23|tmp [6])))
// \b2v_inst23|Add0~27COUT1_45  = CARRY(((!\b2v_inst23|Add0~22 ) # (!\b2v_inst23|tmp [6])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst23|tmp [6]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\b2v_inst23|Add0~22 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst23|Add0~25_combout ),
	.regout(),
	.cout(),
	.cout0(\b2v_inst23|Add0~27 ),
	.cout1(\b2v_inst23|Add0~27COUT1_45 ));
// synopsys translate_off
defparam \b2v_inst23|Add0~25 .cin_used = "true";
defparam \b2v_inst23|Add0~25 .lut_mask = "3c3f";
defparam \b2v_inst23|Add0~25 .operation_mode = "arithmetic";
defparam \b2v_inst23|Add0~25 .output_mode = "comb_only";
defparam \b2v_inst23|Add0~25 .register_cascade_mode = "off";
defparam \b2v_inst23|Add0~25 .sum_lutc_input = "cin";
defparam \b2v_inst23|Add0~25 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y5_N4
maxii_lcell \b2v_inst23|tmp[6] (
// Equation(s):
// \b2v_inst23|tmp [6] = DFFEAS((\b2v_inst23|Add0~25_combout  & (((!\b2v_inst34|P0.sel4 [0]) # (!\b2v_inst23|Equal0~1_combout )) # (!\b2v_inst23|Equal0~0 ))), GLOBAL(\clock~combout ), VCC, , , , , , )

	.clk(\clock~combout ),
	.dataa(\b2v_inst23|Equal0~0 ),
	.datab(\b2v_inst23|Equal0~1_combout ),
	.datac(\b2v_inst34|P0.sel4 [0]),
	.datad(\b2v_inst23|Add0~25_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst23|tmp [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst23|tmp[6] .lut_mask = "7f00";
defparam \b2v_inst23|tmp[6] .operation_mode = "normal";
defparam \b2v_inst23|tmp[6] .output_mode = "reg_only";
defparam \b2v_inst23|tmp[6] .register_cascade_mode = "off";
defparam \b2v_inst23|tmp[6] .sum_lutc_input = "datac";
defparam \b2v_inst23|tmp[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y5_N6
maxii_lcell \b2v_inst23|Add0~30 (
// Equation(s):
// \b2v_inst23|Add0~30_combout  = (\b2v_inst23|tmp [7] $ ((!(!\b2v_inst23|Add0~22  & \b2v_inst23|Add0~27 ) # (\b2v_inst23|Add0~22  & \b2v_inst23|Add0~27COUT1_45 ))))
// \b2v_inst23|Add0~32  = CARRY(((\b2v_inst23|tmp [7] & !\b2v_inst23|Add0~27 )))
// \b2v_inst23|Add0~32COUT1_46  = CARRY(((\b2v_inst23|tmp [7] & !\b2v_inst23|Add0~27COUT1_45 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst23|tmp [7]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\b2v_inst23|Add0~22 ),
	.cin0(\b2v_inst23|Add0~27 ),
	.cin1(\b2v_inst23|Add0~27COUT1_45 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst23|Add0~30_combout ),
	.regout(),
	.cout(),
	.cout0(\b2v_inst23|Add0~32 ),
	.cout1(\b2v_inst23|Add0~32COUT1_46 ));
// synopsys translate_off
defparam \b2v_inst23|Add0~30 .cin0_used = "true";
defparam \b2v_inst23|Add0~30 .cin1_used = "true";
defparam \b2v_inst23|Add0~30 .cin_used = "true";
defparam \b2v_inst23|Add0~30 .lut_mask = "c30c";
defparam \b2v_inst23|Add0~30 .operation_mode = "arithmetic";
defparam \b2v_inst23|Add0~30 .output_mode = "comb_only";
defparam \b2v_inst23|Add0~30 .register_cascade_mode = "off";
defparam \b2v_inst23|Add0~30 .sum_lutc_input = "cin";
defparam \b2v_inst23|Add0~30 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y5_N2
maxii_lcell \b2v_inst23|tmp[7] (
// Equation(s):
// \b2v_inst23|tmp [7] = DFFEAS((\b2v_inst23|Add0~30_combout  & (((!\b2v_inst34|P0.sel4 [0]) # (!\b2v_inst23|Equal0~1_combout )) # (!\b2v_inst23|Equal0~0 ))), GLOBAL(\clock~combout ), VCC, , , , , , )

	.clk(\clock~combout ),
	.dataa(\b2v_inst23|Equal0~0 ),
	.datab(\b2v_inst23|Equal0~1_combout ),
	.datac(\b2v_inst23|Add0~30_combout ),
	.datad(\b2v_inst34|P0.sel4 [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst23|tmp [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst23|tmp[7] .lut_mask = "70f0";
defparam \b2v_inst23|tmp[7] .operation_mode = "normal";
defparam \b2v_inst23|tmp[7] .output_mode = "reg_only";
defparam \b2v_inst23|tmp[7] .register_cascade_mode = "off";
defparam \b2v_inst23|tmp[7] .sum_lutc_input = "datac";
defparam \b2v_inst23|tmp[7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y5_N7
maxii_lcell \b2v_inst23|Add0~35 (
// Equation(s):
// \b2v_inst23|Add0~35_combout  = (((!\b2v_inst23|Add0~22  & \b2v_inst23|Add0~32 ) # (\b2v_inst23|Add0~22  & \b2v_inst23|Add0~32COUT1_46 ) $ (\b2v_inst23|tmp [8])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\b2v_inst23|tmp [8]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\b2v_inst23|Add0~22 ),
	.cin0(\b2v_inst23|Add0~32 ),
	.cin1(\b2v_inst23|Add0~32COUT1_46 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst23|Add0~35_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst23|Add0~35 .cin0_used = "true";
defparam \b2v_inst23|Add0~35 .cin1_used = "true";
defparam \b2v_inst23|Add0~35 .cin_used = "true";
defparam \b2v_inst23|Add0~35 .lut_mask = "0ff0";
defparam \b2v_inst23|Add0~35 .operation_mode = "normal";
defparam \b2v_inst23|Add0~35 .output_mode = "comb_only";
defparam \b2v_inst23|Add0~35 .register_cascade_mode = "off";
defparam \b2v_inst23|Add0~35 .sum_lutc_input = "cin";
defparam \b2v_inst23|Add0~35 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y5_N7
maxii_lcell \b2v_inst23|tmp[8] (
// Equation(s):
// \b2v_inst23|tmp [8] = DFFEAS((\b2v_inst23|Add0~35_combout  & (((!\b2v_inst34|P0.sel4 [0]) # (!\b2v_inst23|Equal0~1_combout )) # (!\b2v_inst23|Equal0~0 ))), GLOBAL(\clock~combout ), VCC, , , , , , )

	.clk(\clock~combout ),
	.dataa(\b2v_inst23|Equal0~0 ),
	.datab(\b2v_inst23|Equal0~1_combout ),
	.datac(\b2v_inst34|P0.sel4 [0]),
	.datad(\b2v_inst23|Add0~35_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst23|tmp [8]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst23|tmp[8] .lut_mask = "7f00";
defparam \b2v_inst23|tmp[8] .operation_mode = "normal";
defparam \b2v_inst23|tmp[8] .output_mode = "reg_only";
defparam \b2v_inst23|tmp[8] .register_cascade_mode = "off";
defparam \b2v_inst23|tmp[8] .sum_lutc_input = "datac";
defparam \b2v_inst23|tmp[8] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y5_N3
maxii_lcell \b2v_inst23|Equal0~1 (
// Equation(s):
// \b2v_inst23|Equal0~1_combout  = (\b2v_inst23|tmp [6] & (\b2v_inst23|tmp [8] & (\b2v_inst23|tmp [5] & \b2v_inst23|tmp [7])))

	.clk(gnd),
	.dataa(\b2v_inst23|tmp [6]),
	.datab(\b2v_inst23|tmp [8]),
	.datac(\b2v_inst23|tmp [5]),
	.datad(\b2v_inst23|tmp [7]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst23|Equal0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst23|Equal0~1 .lut_mask = "8000";
defparam \b2v_inst23|Equal0~1 .operation_mode = "normal";
defparam \b2v_inst23|Equal0~1 .output_mode = "comb_only";
defparam \b2v_inst23|Equal0~1 .register_cascade_mode = "off";
defparam \b2v_inst23|Equal0~1 .sum_lutc_input = "datac";
defparam \b2v_inst23|Equal0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y5_N8
maxii_lcell \b2v_inst23|tmp[2] (
// Equation(s):
// \b2v_inst23|tmp [2] = DFFEAS((\b2v_inst23|Add0~10_combout  & (((!\b2v_inst34|P0.sel4 [0]) # (!\b2v_inst23|Equal0~1_combout )) # (!\b2v_inst23|Equal0~0 ))), GLOBAL(\clock~combout ), VCC, , , , , , )

	.clk(\clock~combout ),
	.dataa(\b2v_inst23|Equal0~0 ),
	.datab(\b2v_inst23|Equal0~1_combout ),
	.datac(\b2v_inst23|Add0~10_combout ),
	.datad(\b2v_inst34|P0.sel4 [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst23|tmp [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst23|tmp[2] .lut_mask = "70f0";
defparam \b2v_inst23|tmp[2] .operation_mode = "normal";
defparam \b2v_inst23|tmp[2] .output_mode = "reg_only";
defparam \b2v_inst23|tmp[2] .register_cascade_mode = "off";
defparam \b2v_inst23|tmp[2] .sum_lutc_input = "datac";
defparam \b2v_inst23|tmp[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y5_N0
maxii_lcell \b2v_inst23|clktmp (
// Equation(s):
// \b2v_inst23|clktmp~regout  = DFFEAS(\b2v_inst23|clktmp~regout  $ (((\b2v_inst23|Equal0~0  & (\b2v_inst23|Equal0~1_combout  & \b2v_inst34|P0.sel4 [0])))), GLOBAL(\clock~combout ), VCC, , , , , , )

	.clk(\clock~combout ),
	.dataa(\b2v_inst23|Equal0~0 ),
	.datab(\b2v_inst23|Equal0~1_combout ),
	.datac(\b2v_inst23|clktmp~regout ),
	.datad(\b2v_inst34|P0.sel4 [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst23|clktmp~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst23|clktmp .lut_mask = "78f0";
defparam \b2v_inst23|clktmp .operation_mode = "normal";
defparam \b2v_inst23|clktmp .output_mode = "reg_only";
defparam \b2v_inst23|clktmp .register_cascade_mode = "off";
defparam \b2v_inst23|clktmp .sum_lutc_input = "datac";
defparam \b2v_inst23|clktmp .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y6_N0
maxii_lcell \b2v_inst34|sel61[5]~0 (
// Equation(s):
// \b2v_inst34|sel61[5]~0_combout  = (!\b2v_inst34|always3~1_combout  & (((\b2v_inst23|clktmp~regout ) # (!\b2v_inst34|Equal14~2_combout ))))

	.clk(gnd),
	.dataa(\b2v_inst34|always3~1_combout ),
	.datab(vcc),
	.datac(\b2v_inst34|Equal14~2_combout ),
	.datad(\b2v_inst23|clktmp~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|sel61[5]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|sel61[5]~0 .lut_mask = "5505";
defparam \b2v_inst34|sel61[5]~0 .operation_mode = "normal";
defparam \b2v_inst34|sel61[5]~0 .output_mode = "comb_only";
defparam \b2v_inst34|sel61[5]~0 .register_cascade_mode = "off";
defparam \b2v_inst34|sel61[5]~0 .sum_lutc_input = "datac";
defparam \b2v_inst34|sel61[5]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y8_N4
maxii_lcell \b2v_inst34|Add1~18 (
// Equation(s):
// \b2v_inst34|Add1~18_combout  = (\b2v_inst34|sel61 [3] $ ((\b2v_inst34|Add1~26 )))
// \b2v_inst34|Add1~20  = CARRY(((!\b2v_inst34|Add1~26COUT1_39 ) # (!\b2v_inst34|sel61 [3])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst34|sel61 [3]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\b2v_inst34|Add1~26 ),
	.cin1(\b2v_inst34|Add1~26COUT1_39 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Add1~18_combout ),
	.regout(),
	.cout(\b2v_inst34|Add1~20 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Add1~18 .cin0_used = "true";
defparam \b2v_inst34|Add1~18 .cin1_used = "true";
defparam \b2v_inst34|Add1~18 .lut_mask = "3c3f";
defparam \b2v_inst34|Add1~18 .operation_mode = "arithmetic";
defparam \b2v_inst34|Add1~18 .output_mode = "comb_only";
defparam \b2v_inst34|Add1~18 .register_cascade_mode = "off";
defparam \b2v_inst34|Add1~18 .sum_lutc_input = "cin";
defparam \b2v_inst34|Add1~18 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y8_N7
maxii_lcell \b2v_inst34|Add1~23 (
// Equation(s):
// \b2v_inst34|Add1~23_combout  = (\b2v_inst34|Add1~18_combout  & (((\b2v_inst34|sel61 [1]) # (!\b2v_inst34|Decoder2~51_combout )) # (!\b2v_inst34|WideOr9~11_combout )))

	.clk(gnd),
	.dataa(\b2v_inst34|Add1~18_combout ),
	.datab(\b2v_inst34|WideOr9~11_combout ),
	.datac(\b2v_inst34|Decoder2~51_combout ),
	.datad(\b2v_inst34|sel61 [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Add1~23_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Add1~23 .lut_mask = "aa2a";
defparam \b2v_inst34|Add1~23 .operation_mode = "normal";
defparam \b2v_inst34|Add1~23 .output_mode = "comb_only";
defparam \b2v_inst34|Add1~23 .register_cascade_mode = "off";
defparam \b2v_inst34|Add1~23 .sum_lutc_input = "datac";
defparam \b2v_inst34|Add1~23 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y6_N4
maxii_lcell \b2v_inst34|sel61[3] (
// Equation(s):
// \b2v_inst34|sel61 [3] = (!\b2v_inst34|Equal3~3_combout  & ((\b2v_inst34|sel61[5]~0_combout  & (\b2v_inst34|Add1~23_combout )) # (!\b2v_inst34|sel61[5]~0_combout  & ((\b2v_inst34|sel61 [3])))))

	.clk(gnd),
	.dataa(\b2v_inst34|sel61[5]~0_combout ),
	.datab(\b2v_inst34|Add1~23_combout ),
	.datac(\b2v_inst34|Equal3~3_combout ),
	.datad(\b2v_inst34|sel61 [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|sel61 [3]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|sel61[3] .lut_mask = "0d08";
defparam \b2v_inst34|sel61[3] .operation_mode = "normal";
defparam \b2v_inst34|sel61[3] .output_mode = "comb_only";
defparam \b2v_inst34|sel61[3] .register_cascade_mode = "off";
defparam \b2v_inst34|sel61[3] .sum_lutc_input = "datac";
defparam \b2v_inst34|sel61[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y8_N0
maxii_lcell \b2v_inst34|Add1~5 (
// Equation(s):
// \b2v_inst34|Add1~5_combout  = (\b2v_inst34|Add1~0_combout  & ((\b2v_inst34|sel61 [1]) # ((!\b2v_inst34|WideOr9~11_combout ) # (!\b2v_inst34|Decoder2~51_combout ))))

	.clk(gnd),
	.dataa(\b2v_inst34|sel61 [1]),
	.datab(\b2v_inst34|Decoder2~51_combout ),
	.datac(\b2v_inst34|Add1~0_combout ),
	.datad(\b2v_inst34|WideOr9~11_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Add1~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Add1~5 .lut_mask = "b0f0";
defparam \b2v_inst34|Add1~5 .operation_mode = "normal";
defparam \b2v_inst34|Add1~5 .output_mode = "comb_only";
defparam \b2v_inst34|Add1~5 .register_cascade_mode = "off";
defparam \b2v_inst34|Add1~5 .sum_lutc_input = "datac";
defparam \b2v_inst34|Add1~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y6_N1
maxii_lcell \b2v_inst34|sel61[4] (
// Equation(s):
// \b2v_inst34|sel61 [4] = (!\b2v_inst34|Equal3~3_combout  & ((\b2v_inst34|sel61[5]~0_combout  & (\b2v_inst34|Add1~5_combout )) # (!\b2v_inst34|sel61[5]~0_combout  & ((\b2v_inst34|sel61 [4])))))

	.clk(gnd),
	.dataa(\b2v_inst34|Add1~5_combout ),
	.datab(\b2v_inst34|sel61 [4]),
	.datac(\b2v_inst34|Equal3~3_combout ),
	.datad(\b2v_inst34|sel61[5]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|sel61 [4]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|sel61[4] .lut_mask = "0a0c";
defparam \b2v_inst34|sel61[4] .operation_mode = "normal";
defparam \b2v_inst34|sel61[4] .output_mode = "comb_only";
defparam \b2v_inst34|sel61[4] .register_cascade_mode = "off";
defparam \b2v_inst34|sel61[4] .sum_lutc_input = "datac";
defparam \b2v_inst34|sel61[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y6_N8
maxii_lcell \b2v_inst34|Decoder2~51 (
// Equation(s):
// \b2v_inst34|Decoder2~51_combout  = (((\b2v_inst34|sel61 [4] & \b2v_inst34|sel61 [5])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\b2v_inst34|sel61 [4]),
	.datad(\b2v_inst34|sel61 [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Decoder2~51_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Decoder2~51 .lut_mask = "f000";
defparam \b2v_inst34|Decoder2~51 .operation_mode = "normal";
defparam \b2v_inst34|Decoder2~51 .output_mode = "comb_only";
defparam \b2v_inst34|Decoder2~51 .register_cascade_mode = "off";
defparam \b2v_inst34|Decoder2~51 .sum_lutc_input = "datac";
defparam \b2v_inst34|Decoder2~51 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y6_N7
maxii_lcell \b2v_inst34|Add1~17 (
// Equation(s):
// \b2v_inst34|Add1~17_combout  = (\b2v_inst34|Add1~12_combout  & (((\b2v_inst34|sel61 [1]) # (!\b2v_inst34|WideOr9~11_combout )) # (!\b2v_inst34|Decoder2~51_combout )))

	.clk(gnd),
	.dataa(\b2v_inst34|Add1~12_combout ),
	.datab(\b2v_inst34|Decoder2~51_combout ),
	.datac(\b2v_inst34|sel61 [1]),
	.datad(\b2v_inst34|WideOr9~11_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Add1~17_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Add1~17 .lut_mask = "a2aa";
defparam \b2v_inst34|Add1~17 .operation_mode = "normal";
defparam \b2v_inst34|Add1~17 .output_mode = "comb_only";
defparam \b2v_inst34|Add1~17 .register_cascade_mode = "off";
defparam \b2v_inst34|Add1~17 .sum_lutc_input = "datac";
defparam \b2v_inst34|Add1~17 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y6_N0
maxii_lcell \b2v_inst34|sel61[1] (
// Equation(s):
// \b2v_inst34|sel61 [1] = (!\b2v_inst34|Equal3~3_combout  & ((\b2v_inst34|sel61[5]~0_combout  & (\b2v_inst34|Add1~17_combout )) # (!\b2v_inst34|sel61[5]~0_combout  & ((\b2v_inst34|sel61 [1])))))

	.clk(gnd),
	.dataa(\b2v_inst34|Equal3~3_combout ),
	.datab(\b2v_inst34|Add1~17_combout ),
	.datac(\b2v_inst34|sel61 [1]),
	.datad(\b2v_inst34|sel61[5]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|sel61 [1]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|sel61[1] .lut_mask = "4450";
defparam \b2v_inst34|sel61[1] .operation_mode = "normal";
defparam \b2v_inst34|sel61[1] .output_mode = "comb_only";
defparam \b2v_inst34|sel61[1] .register_cascade_mode = "off";
defparam \b2v_inst34|sel61[1] .sum_lutc_input = "datac";
defparam \b2v_inst34|sel61[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y8_N5
maxii_lcell \b2v_inst34|Add1~11 (
// Equation(s):
// \b2v_inst34|Add1~11_combout  = (\b2v_inst34|Add1~6_combout  & ((\b2v_inst34|sel61 [1]) # ((!\b2v_inst34|WideOr9~11_combout ) # (!\b2v_inst34|Decoder2~51_combout ))))

	.clk(gnd),
	.dataa(\b2v_inst34|sel61 [1]),
	.datab(\b2v_inst34|Decoder2~51_combout ),
	.datac(\b2v_inst34|Add1~6_combout ),
	.datad(\b2v_inst34|WideOr9~11_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Add1~11_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Add1~11 .lut_mask = "b0f0";
defparam \b2v_inst34|Add1~11 .operation_mode = "normal";
defparam \b2v_inst34|Add1~11 .output_mode = "comb_only";
defparam \b2v_inst34|Add1~11 .register_cascade_mode = "off";
defparam \b2v_inst34|Add1~11 .sum_lutc_input = "datac";
defparam \b2v_inst34|Add1~11 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y7_N0
maxii_lcell \b2v_inst34|sel61[0] (
// Equation(s):
// \b2v_inst34|sel61 [0] = (!\b2v_inst34|Equal3~3_combout  & ((\b2v_inst34|sel61[5]~0_combout  & ((\b2v_inst34|Add1~11_combout ))) # (!\b2v_inst34|sel61[5]~0_combout  & (\b2v_inst34|sel61 [0]))))

	.clk(gnd),
	.dataa(\b2v_inst34|Equal3~3_combout ),
	.datab(\b2v_inst34|sel61 [0]),
	.datac(\b2v_inst34|Add1~11_combout ),
	.datad(\b2v_inst34|sel61[5]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|sel61 [0]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|sel61[0] .lut_mask = "5044";
defparam \b2v_inst34|sel61[0] .operation_mode = "normal";
defparam \b2v_inst34|sel61[0] .output_mode = "comb_only";
defparam \b2v_inst34|sel61[0] .register_cascade_mode = "off";
defparam \b2v_inst34|sel61[0] .sum_lutc_input = "datac";
defparam \b2v_inst34|sel61[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y10_N3
maxii_lcell \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[1] (
// Equation(s):
// \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella [1] = (\b2v_inst34|sel61 [2])
// \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~COUT  = CARRY((\b2v_inst34|sel61 [2]))
// \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~COUTCOUT1_29  = CARRY((\b2v_inst34|sel61 [2]))

	.clk(gnd),
	.dataa(\b2v_inst34|sel61 [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella [1]),
	.regout(),
	.cout(),
	.cout0(\b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~COUT ),
	.cout1(\b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~COUTCOUT1_29 ));
// synopsys translate_off
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[1] .lut_mask = "aaaa";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[1] .operation_mode = "arithmetic";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[1] .output_mode = "comb_only";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[1] .register_cascade_mode = "off";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[1] .sum_lutc_input = "datac";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y6_N5
maxii_lcell \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[1] (
// Equation(s):
// \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella [1] = (\b2v_inst34|sel61 [3])
// \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~COUT  = CARRY((\b2v_inst34|sel61 [3]))
// \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~COUTCOUT1_24  = CARRY((\b2v_inst34|sel61 [3]))

	.clk(gnd),
	.dataa(\b2v_inst34|sel61 [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella [1]),
	.regout(),
	.cout(),
	.cout0(\b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~COUT ),
	.cout1(\b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~COUTCOUT1_24 ));
// synopsys translate_off
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[1] .lut_mask = "aaaa";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[1] .operation_mode = "arithmetic";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[1] .output_mode = "comb_only";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[1] .register_cascade_mode = "off";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[1] .sum_lutc_input = "datac";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y6_N6
maxii_lcell \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22 (
// Equation(s):
// \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22_combout  = (((\b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~COUT )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~COUT ),
	.cin1(\b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~COUTCOUT1_24 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22 .cin0_used = "true";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22 .cin1_used = "true";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22 .lut_mask = "f0f0";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22 .operation_mode = "normal";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22 .output_mode = "comb_only";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22 .register_cascade_mode = "off";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22 .sum_lutc_input = "cin";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y6_N0
maxii_lcell \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17 (
// Equation(s):
// \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17_cout0  = CARRY((\b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22_combout ))
// \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17COUT1_25  = CARRY((\b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22_combout ))

	.clk(gnd),
	.dataa(\b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~15 ),
	.regout(),
	.cout(),
	.cout0(\b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17_cout0 ),
	.cout1(\b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17COUT1_25 ));
// synopsys translate_off
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17 .lut_mask = "ffaa";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17 .operation_mode = "arithmetic";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17 .output_mode = "none";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17 .register_cascade_mode = "off";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17 .sum_lutc_input = "datac";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y6_N1
maxii_lcell \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10 (
// Equation(s):
// \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10_combout  = \b2v_inst34|sel61 [4] $ ((((!\b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17_cout0 ))))
// \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~12  = CARRY((!\b2v_inst34|sel61 [4] & ((!\b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17_cout0 ))))
// \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~12COUT1_26  = CARRY((!\b2v_inst34|sel61 [4] & ((!\b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17COUT1_25 ))))

	.clk(gnd),
	.dataa(\b2v_inst34|sel61 [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17_cout0 ),
	.cin1(\b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17COUT1_25 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10_combout ),
	.regout(),
	.cout(),
	.cout0(\b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~12 ),
	.cout1(\b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~12COUT1_26 ));
// synopsys translate_off
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10 .cin0_used = "true";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10 .cin1_used = "true";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10 .lut_mask = "a505";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10 .operation_mode = "arithmetic";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10 .output_mode = "comb_only";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10 .register_cascade_mode = "off";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10 .sum_lutc_input = "cin";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y6_N2
maxii_lcell \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5 (
// Equation(s):
// \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5_combout  = \b2v_inst34|sel61 [5] $ ((((!\b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~12 ))))
// \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~7  = CARRY((\b2v_inst34|sel61 [5] & ((!\b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~12 ))))
// \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~7COUT1_27  = CARRY((\b2v_inst34|sel61 [5] & ((!\b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~12COUT1_26 ))))

	.clk(gnd),
	.dataa(\b2v_inst34|sel61 [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~12 ),
	.cin1(\b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~12COUT1_26 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5_combout ),
	.regout(),
	.cout(),
	.cout0(\b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~7 ),
	.cout1(\b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~7COUT1_27 ));
// synopsys translate_off
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5 .cin0_used = "true";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5 .cin1_used = "true";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5 .lut_mask = "a50a";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5 .operation_mode = "arithmetic";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5 .output_mode = "comb_only";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5 .register_cascade_mode = "off";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5 .sum_lutc_input = "cin";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y6_N3
maxii_lcell \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0 (
// Equation(s):
// \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout  = (((\b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~7 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~7 ),
	.cin1(\b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~7COUT1_27 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0 .cin0_used = "true";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0 .cin1_used = "true";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0 .lut_mask = "f0f0";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0 .operation_mode = "normal";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0 .output_mode = "comb_only";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0 .register_cascade_mode = "off";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0 .sum_lutc_input = "cin";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y4_N3
maxii_lcell \b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[18]~12 (
// Equation(s):
// \b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[18]~12_combout  = (((\b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout  & \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ),
	.datad(\b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[18]~12_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[18]~12 .lut_mask = "f000";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[18]~12 .operation_mode = "normal";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[18]~12 .output_mode = "comb_only";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[18]~12 .register_cascade_mode = "off";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[18]~12 .sum_lutc_input = "datac";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[18]~12 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y4_N2
maxii_lcell \b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[18]~11 (
// Equation(s):
// \b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[18]~11_combout  = (((!\b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout  & \b2v_inst34|sel61 [5])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ),
	.datad(\b2v_inst34|sel61 [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[18]~11_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[18]~11 .lut_mask = "0f00";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[18]~11 .operation_mode = "normal";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[18]~11 .output_mode = "comb_only";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[18]~11 .register_cascade_mode = "off";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[18]~11 .sum_lutc_input = "datac";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[18]~11 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y4_N5
maxii_lcell \b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[17]~13 (
// Equation(s):
// \b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[17]~13_combout  = (\b2v_inst34|sel61 [4] & (((!\b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ))))

	.clk(gnd),
	.dataa(\b2v_inst34|sel61 [4]),
	.datab(vcc),
	.datac(\b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[17]~13_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[17]~13 .lut_mask = "0a0a";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[17]~13 .operation_mode = "normal";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[17]~13 .output_mode = "comb_only";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[17]~13 .register_cascade_mode = "off";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[17]~13 .sum_lutc_input = "datac";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[17]~13 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y6_N9
maxii_lcell \b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[17]~14 (
// Equation(s):
// \b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[17]~14_combout  = ((\b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10_combout  & ((\b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout 
// ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10_combout ),
	.datac(vcc),
	.datad(\b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[17]~14_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[17]~14 .lut_mask = "cc00";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[17]~14 .operation_mode = "normal";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[17]~14 .output_mode = "comb_only";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[17]~14 .register_cascade_mode = "off";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[17]~14 .sum_lutc_input = "datac";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[17]~14 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y6_N5
maxii_lcell \b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[16]~7 (
// Equation(s):
// \b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[16]~7_combout  = (((\b2v_inst34|sel61 [3] & !\b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\b2v_inst34|sel61 [3]),
	.datad(\b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[16]~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[16]~7 .lut_mask = "00f0";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[16]~7 .operation_mode = "normal";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[16]~7 .output_mode = "comb_only";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[16]~7 .register_cascade_mode = "off";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[16]~7 .sum_lutc_input = "datac";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[16]~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y4_N2
maxii_lcell \b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[16]~8 (
// Equation(s):
// \b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[16]~8_combout  = (((\b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout  & !\b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella [1])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ),
	.datad(\b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[16]~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[16]~8 .lut_mask = "00f0";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[16]~8 .operation_mode = "normal";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[16]~8 .output_mode = "comb_only";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[16]~8 .register_cascade_mode = "off";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[16]~8 .sum_lutc_input = "datac";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[16]~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y10_N4
maxii_lcell \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~27 (
// Equation(s):
// \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~27_combout  = (((\b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~COUT )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~COUT ),
	.cin1(\b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~COUTCOUT1_29 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~27_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~27 .cin0_used = "true";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~27 .cin1_used = "true";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~27 .lut_mask = "f0f0";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~27 .operation_mode = "normal";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~27 .output_mode = "comb_only";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~27 .register_cascade_mode = "off";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~27 .sum_lutc_input = "cin";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~27 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y4_N5
maxii_lcell \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17 (
// Equation(s):
// \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17_cout0  = CARRY((\b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~27_combout ))
// \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17COUT1_30  = CARRY((\b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~27_combout ))

	.clk(gnd),
	.dataa(\b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~27_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~15 ),
	.regout(),
	.cout(),
	.cout0(\b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17_cout0 ),
	.cout1(\b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17COUT1_30 ));
// synopsys translate_off
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17 .lut_mask = "ffaa";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17 .operation_mode = "arithmetic";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17 .output_mode = "none";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17 .register_cascade_mode = "off";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17 .sum_lutc_input = "datac";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y4_N6
maxii_lcell \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5 (
// Equation(s):
// \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5_combout  = \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17_cout0  $ (((!\b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[16]~7_combout  & 
// (!\b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[16]~8_combout ))))
// \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7  = CARRY((!\b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[16]~7_combout  & (!\b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[16]~8_combout  & 
// !\b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17_cout0 )))
// \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7COUT1_31  = CARRY((!\b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[16]~7_combout  & (!\b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[16]~8_combout  & 
// !\b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17COUT1_30 )))

	.clk(gnd),
	.dataa(\b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[16]~7_combout ),
	.datab(\b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[16]~8_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17_cout0 ),
	.cin1(\b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17COUT1_30 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5_combout ),
	.regout(),
	.cout(),
	.cout0(\b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7 ),
	.cout1(\b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7COUT1_31 ));
// synopsys translate_off
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5 .cin0_used = "true";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5 .cin1_used = "true";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5 .lut_mask = "e101";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5 .operation_mode = "arithmetic";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5 .output_mode = "comb_only";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5 .register_cascade_mode = "off";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5 .sum_lutc_input = "cin";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y4_N7
maxii_lcell \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~20 (
// Equation(s):
// \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~20_combout  = \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7  $ (((!\b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[17]~13_combout  & 
// (!\b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[17]~14_combout ))))
// \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22  = CARRY((!\b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7  & ((\b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[17]~13_combout ) # 
// (\b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[17]~14_combout ))))
// \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22COUT1_32  = CARRY((!\b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7COUT1_31  & 
// ((\b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[17]~13_combout ) # (\b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[17]~14_combout ))))

	.clk(gnd),
	.dataa(\b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[17]~13_combout ),
	.datab(\b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[17]~14_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7 ),
	.cin1(\b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7COUT1_31 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~20_combout ),
	.regout(),
	.cout(),
	.cout0(\b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22 ),
	.cout1(\b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22COUT1_32 ));
// synopsys translate_off
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~20 .cin0_used = "true";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~20 .cin1_used = "true";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~20 .lut_mask = "e10e";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~20 .operation_mode = "arithmetic";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~20 .output_mode = "comb_only";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~20 .register_cascade_mode = "off";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~20 .sum_lutc_input = "cin";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y4_N8
maxii_lcell \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12 (
// Equation(s):
// \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12_cout0  = CARRY((!\b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[18]~12_combout  & (!\b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[18]~11_combout  & 
// !\b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22 )))
// \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12COUT1_33  = CARRY((!\b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[18]~12_combout  & (!\b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[18]~11_combout  & 
// !\b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22COUT1_32 )))

	.clk(gnd),
	.dataa(\b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[18]~12_combout ),
	.datab(\b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[18]~11_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22 ),
	.cin1(\b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22COUT1_32 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10 ),
	.regout(),
	.cout(),
	.cout0(\b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12_cout0 ),
	.cout1(\b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12COUT1_33 ));
// synopsys translate_off
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12 .cin0_used = "true";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12 .cin1_used = "true";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12 .lut_mask = "ff01";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12 .operation_mode = "arithmetic";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12 .output_mode = "none";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12 .register_cascade_mode = "off";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12 .sum_lutc_input = "cin";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y4_N9
maxii_lcell \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 (
// Equation(s):
// \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout  = (((!\b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12_cout0 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12_cout0 ),
	.cin1(\b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12COUT1_33 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 .cin0_used = "true";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 .cin1_used = "true";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 .lut_mask = "0f0f";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 .operation_mode = "normal";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 .output_mode = "comb_only";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 .register_cascade_mode = "off";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 .sum_lutc_input = "cin";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y4_N0
maxii_lcell \b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[21]~2 (
// Equation(s):
// \b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[21]~2_combout  = (((!\b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella [1] & \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella [1]),
	.datad(\b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[21]~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[21]~2 .lut_mask = "0f00";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[21]~2 .operation_mode = "normal";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[21]~2 .output_mode = "comb_only";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[21]~2 .register_cascade_mode = "off";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[21]~2 .sum_lutc_input = "datac";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[21]~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y4_N4
maxii_lcell \b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[21]~1 (
// Equation(s):
// \b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[21]~1_combout  = (((\b2v_inst34|sel61 [2] & !\b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\b2v_inst34|sel61 [2]),
	.datad(\b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[21]~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[21]~1 .lut_mask = "00f0";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[21]~1 .operation_mode = "normal";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[21]~1 .output_mode = "comb_only";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[21]~1 .register_cascade_mode = "off";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[21]~1 .sum_lutc_input = "datac";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[21]~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y6_N3
maxii_lcell \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[1] (
// Equation(s):
// \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella [1] = (\b2v_inst34|sel61 [1])
// \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~COUT  = CARRY((\b2v_inst34|sel61 [1]))
// \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~COUTCOUT1_29  = CARRY((\b2v_inst34|sel61 [1]))

	.clk(gnd),
	.dataa(\b2v_inst34|sel61 [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella [1]),
	.regout(),
	.cout(),
	.cout0(\b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~COUT ),
	.cout1(\b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~COUTCOUT1_29 ));
// synopsys translate_off
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[1] .lut_mask = "aaaa";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[1] .operation_mode = "arithmetic";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[1] .output_mode = "comb_only";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[1] .register_cascade_mode = "off";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[1] .sum_lutc_input = "datac";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y6_N4
maxii_lcell \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~27 (
// Equation(s):
// \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~27_combout  = (((\b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~COUT )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~COUT ),
	.cin1(\b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~COUTCOUT1_29 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~27_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~27 .cin0_used = "true";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~27 .cin1_used = "true";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~27 .lut_mask = "f0f0";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~27 .operation_mode = "normal";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~27 .output_mode = "comb_only";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~27 .register_cascade_mode = "off";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~27 .sum_lutc_input = "cin";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~27 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N0
maxii_lcell \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22 (
// Equation(s):
// \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22_cout0  = CARRY((\b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~27_combout ))
// \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22COUT1_30  = CARRY((\b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~27_combout ))

	.clk(gnd),
	.dataa(\b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~27_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~20 ),
	.regout(),
	.cout(),
	.cout0(\b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22_cout0 ),
	.cout1(\b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22COUT1_30 ));
// synopsys translate_off
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22 .lut_mask = "ffaa";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22 .operation_mode = "arithmetic";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22 .output_mode = "none";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22 .register_cascade_mode = "off";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22 .sum_lutc_input = "datac";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N1
maxii_lcell \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~5 (
// Equation(s):
// \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~5_combout  = \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22_cout0  $ (((!\b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[21]~2_combout  & 
// (!\b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[21]~1_combout ))))
// \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~7  = CARRY((!\b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[21]~2_combout  & (!\b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[21]~1_combout  & 
// !\b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22_cout0 )))
// \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~7COUT1_31  = CARRY((!\b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[21]~2_combout  & (!\b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[21]~1_combout  & 
// !\b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22COUT1_30 )))

	.clk(gnd),
	.dataa(\b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[21]~2_combout ),
	.datab(\b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[21]~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22_cout0 ),
	.cin1(\b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22COUT1_30 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~5_combout ),
	.regout(),
	.cout(),
	.cout0(\b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~7 ),
	.cout1(\b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~7COUT1_31 ));
// synopsys translate_off
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~5 .cin0_used = "true";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~5 .cin1_used = "true";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~5 .lut_mask = "e101";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~5 .operation_mode = "arithmetic";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~5 .output_mode = "comb_only";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~5 .register_cascade_mode = "off";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~5 .sum_lutc_input = "cin";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y4_N1
maxii_lcell \b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[23]~9 (
// Equation(s):
// \b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[23]~9_combout  = (!\b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout  & ((\b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout  & 
// (\b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10_combout )) # (!\b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout  & ((\b2v_inst34|sel61 [4])))))

	.clk(gnd),
	.dataa(\b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10_combout ),
	.datab(\b2v_inst34|sel61 [4]),
	.datac(\b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ),
	.datad(\b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[23]~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[23]~9 .lut_mask = "00ac";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[23]~9 .operation_mode = "normal";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[23]~9 .output_mode = "comb_only";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[23]~9 .register_cascade_mode = "off";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[23]~9 .sum_lutc_input = "datac";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[23]~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N8
maxii_lcell \b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[23]~10 (
// Equation(s):
// \b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[23]~10_combout  = (((\b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout  & \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~20_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout ),
	.datad(\b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~20_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[23]~10_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[23]~10 .lut_mask = "f000";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[23]~10 .operation_mode = "normal";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[23]~10 .output_mode = "comb_only";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[23]~10 .register_cascade_mode = "off";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[23]~10 .sum_lutc_input = "datac";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[23]~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N5
maxii_lcell \b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[22]~4 (
// Equation(s):
// \b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[22]~4_combout  = ((\b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5_combout  & (\b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5_combout ),
	.datac(\b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[22]~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[22]~4 .lut_mask = "c0c0";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[22]~4 .operation_mode = "normal";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[22]~4 .output_mode = "comb_only";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[22]~4 .register_cascade_mode = "off";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[22]~4 .sum_lutc_input = "datac";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[22]~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N9
maxii_lcell \b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[22]~5 (
// Equation(s):
// \b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[22]~5_combout  = (!\b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout  & ((\b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout  & 
// ((!\b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella [1]))) # (!\b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout  & (\b2v_inst34|sel61 [3]))))

	.clk(gnd),
	.dataa(\b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ),
	.datab(\b2v_inst34|sel61 [3]),
	.datac(\b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout ),
	.datad(\b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[22]~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[22]~5 .lut_mask = "040e";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[22]~5 .operation_mode = "normal";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[22]~5 .output_mode = "comb_only";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[22]~5 .register_cascade_mode = "off";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[22]~5 .sum_lutc_input = "datac";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[22]~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N2
maxii_lcell \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~10 (
// Equation(s):
// \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~10_combout  = \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~7  $ (((!\b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[22]~4_combout  & 
// (!\b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[22]~5_combout ))))
// \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~12  = CARRY((!\b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~7  & ((\b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[22]~4_combout ) # 
// (\b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[22]~5_combout ))))
// \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~12COUT1_32  = CARRY((!\b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~7COUT1_31  & 
// ((\b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[22]~4_combout ) # (\b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[22]~5_combout ))))

	.clk(gnd),
	.dataa(\b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[22]~4_combout ),
	.datab(\b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[22]~5_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~7 ),
	.cin1(\b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~7COUT1_31 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~10_combout ),
	.regout(),
	.cout(),
	.cout0(\b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~12 ),
	.cout1(\b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~12COUT1_32 ));
// synopsys translate_off
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~10 .cin0_used = "true";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~10 .cin1_used = "true";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~10 .lut_mask = "e10e";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~10 .operation_mode = "arithmetic";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~10 .output_mode = "comb_only";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~10 .register_cascade_mode = "off";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~10 .sum_lutc_input = "cin";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N3
maxii_lcell \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~17 (
// Equation(s):
// \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~17_cout0  = CARRY((!\b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[23]~9_combout  & (!\b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[23]~10_combout  & 
// !\b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~12 )))
// \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~17COUT1_33  = CARRY((!\b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[23]~9_combout  & (!\b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[23]~10_combout  & 
// !\b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~12COUT1_32 )))

	.clk(gnd),
	.dataa(\b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[23]~9_combout ),
	.datab(\b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[23]~10_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~12 ),
	.cin1(\b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~12COUT1_32 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~15 ),
	.regout(),
	.cout(),
	.cout0(\b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~17_cout0 ),
	.cout1(\b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~17COUT1_33 ));
// synopsys translate_off
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~17 .cin0_used = "true";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~17 .cin1_used = "true";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~17 .lut_mask = "ff01";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~17 .operation_mode = "arithmetic";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~17 .output_mode = "none";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~17 .register_cascade_mode = "off";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~17 .sum_lutc_input = "cin";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~17 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N4
maxii_lcell \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0 (
// Equation(s):
// \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0_combout  = (((!\b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~17_cout0 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~17_cout0 ),
	.cin1(\b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~17COUT1_33 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0 .cin0_used = "true";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0 .cin1_used = "true";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0 .lut_mask = "0f0f";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0 .operation_mode = "normal";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0 .output_mode = "comb_only";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0 .register_cascade_mode = "off";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0 .sum_lutc_input = "cin";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N7
maxii_lcell \b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[27]~3 (
// Equation(s):
// \b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[27]~3_combout  = (\b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0_combout  & (((\b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~5_combout )))) 
// # (!\b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0_combout  & ((\b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[21]~2_combout ) # ((\b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[21]~1_combout ))))

	.clk(gnd),
	.dataa(\b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[21]~2_combout ),
	.datab(\b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~5_combout ),
	.datac(\b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0_combout ),
	.datad(\b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[21]~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[27]~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[27]~3 .lut_mask = "cfca";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[27]~3 .operation_mode = "normal";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[27]~3 .output_mode = "comb_only";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[27]~3 .register_cascade_mode = "off";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[27]~3 .sum_lutc_input = "datac";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[27]~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N6
maxii_lcell \b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[26]~0 (
// Equation(s):
// \b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[26]~0_combout  = ((\b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0_combout  & (!\b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella [1])) # 
// (!\b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0_combout  & ((\b2v_inst34|sel61 [1]))))

	.clk(gnd),
	.dataa(\b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella [1]),
	.datab(vcc),
	.datac(\b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0_combout ),
	.datad(\b2v_inst34|sel61 [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[26]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[26]~0 .lut_mask = "5f50";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[26]~0 .operation_mode = "normal";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[26]~0 .output_mode = "comb_only";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[26]~0 .register_cascade_mode = "off";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[26]~0 .sum_lutc_input = "datac";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[26]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N1
maxii_lcell \b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[28]~6 (
// Equation(s):
// \b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[28]~6_combout  = (\b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0_combout  & (((\b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~10_combout 
// )))) # (!\b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0_combout  & ((\b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[22]~4_combout ) # ((\b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[22]~5_combout ))))

	.clk(gnd),
	.dataa(\b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[22]~4_combout ),
	.datab(\b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~10_combout ),
	.datac(\b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[22]~5_combout ),
	.datad(\b2v_inst34|Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[28]~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[28]~6 .lut_mask = "ccfa";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[28]~6 .operation_mode = "normal";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[28]~6 .output_mode = "comb_only";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[28]~6 .register_cascade_mode = "off";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[28]~6 .sum_lutc_input = "datac";
defparam \b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[28]~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N2
maxii_lcell \b2v_inst34|numb_temp~0 (
// Equation(s):
// \b2v_inst34|numb_temp~0_combout  = (((!\b2v_inst34|Equal3~7_combout  & !\b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[28]~6_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\b2v_inst34|Equal3~7_combout ),
	.datad(\b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[28]~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|numb_temp~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|numb_temp~0 .lut_mask = "000f";
defparam \b2v_inst34|numb_temp~0 .operation_mode = "normal";
defparam \b2v_inst34|numb_temp~0 .output_mode = "comb_only";
defparam \b2v_inst34|numb_temp~0 .register_cascade_mode = "off";
defparam \b2v_inst34|numb_temp~0 .sum_lutc_input = "datac";
defparam \b2v_inst34|numb_temp~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N4
maxii_lcell \b2v_inst34|numb_temp~12 (
// Equation(s):
// \b2v_inst34|numb_temp~12_combout  = ((\b2v_inst34|sel61 [0] & (\b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[27]~3_combout  $ (\b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[26]~0_combout ))) # (!\b2v_inst34|sel61 [0] & 
// ((\b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[26]~0_combout ) # (!\b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[27]~3_combout )))) # (!\b2v_inst34|numb_temp~0_combout )

	.clk(gnd),
	.dataa(\b2v_inst34|sel61 [0]),
	.datab(\b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[27]~3_combout ),
	.datac(\b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[26]~0_combout ),
	.datad(\b2v_inst34|numb_temp~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|numb_temp~12_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|numb_temp~12 .lut_mask = "79ff";
defparam \b2v_inst34|numb_temp~12 .operation_mode = "normal";
defparam \b2v_inst34|numb_temp~12 .output_mode = "comb_only";
defparam \b2v_inst34|numb_temp~12 .register_cascade_mode = "off";
defparam \b2v_inst34|numb_temp~12 .sum_lutc_input = "datac";
defparam \b2v_inst34|numb_temp~12 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y8_N4
maxii_lcell \b2v_inst34|Selector1~0 (
// Equation(s):
// \b2v_inst34|Selector1~0_combout  = (\key_row~combout [0] & (\key_row~combout [2] & (\key_row~combout [1] & \b2v_inst34|key_c0.1011~regout )))

	.clk(gnd),
	.dataa(\key_row~combout [0]),
	.datab(\key_row~combout [2]),
	.datac(\key_row~combout [1]),
	.datad(\b2v_inst34|key_c0.1011~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Selector1~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Selector1~0 .lut_mask = "8000";
defparam \b2v_inst34|Selector1~0 .operation_mode = "normal";
defparam \b2v_inst34|Selector1~0 .output_mode = "comb_only";
defparam \b2v_inst34|Selector1~0 .register_cascade_mode = "off";
defparam \b2v_inst34|Selector1~0 .sum_lutc_input = "datac";
defparam \b2v_inst34|Selector1~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y8_N5
maxii_lcell \b2v_inst34|C.00011_5891 (
// Equation(s):
// \b2v_inst34|C.00011_5891~combout  = (!\b2v_inst34|Equal3~3_combout  & ((GLOBAL(\b2v_inst34|WideOr0~0_combout ) & (\b2v_inst34|Selector1~0_combout )) # (!GLOBAL(\b2v_inst34|WideOr0~0_combout ) & ((\b2v_inst34|C.00011_5891~combout )))))

	.clk(gnd),
	.dataa(\b2v_inst34|Selector1~0_combout ),
	.datab(\b2v_inst34|WideOr0~0_combout ),
	.datac(\b2v_inst34|C.00011_5891~combout ),
	.datad(\b2v_inst34|Equal3~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|C.00011_5891~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|C.00011_5891 .lut_mask = "00b8";
defparam \b2v_inst34|C.00011_5891 .operation_mode = "normal";
defparam \b2v_inst34|C.00011_5891 .output_mode = "comb_only";
defparam \b2v_inst34|C.00011_5891 .register_cascade_mode = "off";
defparam \b2v_inst34|C.00011_5891 .sum_lutc_input = "datac";
defparam \b2v_inst34|C.00011_5891 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y8_N4
maxii_lcell \b2v_inst34|Selector11~0 (
// Equation(s):
// \b2v_inst34|Selector11~0_combout  = (\key_row~combout [1] & (\key_row~combout [0] & (\b2v_inst34|key_c0.1110~regout  & \key_row~combout [2])))

	.clk(gnd),
	.dataa(\key_row~combout [1]),
	.datab(\key_row~combout [0]),
	.datac(\b2v_inst34|key_c0.1110~regout ),
	.datad(\key_row~combout [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Selector11~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Selector11~0 .lut_mask = "8000";
defparam \b2v_inst34|Selector11~0 .operation_mode = "normal";
defparam \b2v_inst34|Selector11~0 .output_mode = "comb_only";
defparam \b2v_inst34|Selector11~0 .register_cascade_mode = "off";
defparam \b2v_inst34|Selector11~0 .sum_lutc_input = "datac";
defparam \b2v_inst34|Selector11~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y8_N9
maxii_lcell \b2v_inst34|C.00001_5915 (
// Equation(s):
// \b2v_inst34|C.00001_5915~combout  = (!\b2v_inst34|Equal3~3_combout  & ((GLOBAL(\b2v_inst34|WideOr0~0_combout ) & ((\b2v_inst34|Selector11~0_combout ))) # (!GLOBAL(\b2v_inst34|WideOr0~0_combout ) & (\b2v_inst34|C.00001_5915~combout ))))

	.clk(gnd),
	.dataa(\b2v_inst34|C.00001_5915~combout ),
	.datab(\b2v_inst34|WideOr0~0_combout ),
	.datac(\b2v_inst34|Selector11~0_combout ),
	.datad(\b2v_inst34|Equal3~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|C.00001_5915~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|C.00001_5915 .lut_mask = "00e2";
defparam \b2v_inst34|C.00001_5915 .operation_mode = "normal";
defparam \b2v_inst34|C.00001_5915 .output_mode = "comb_only";
defparam \b2v_inst34|C.00001_5915 .register_cascade_mode = "off";
defparam \b2v_inst34|C.00001_5915 .sum_lutc_input = "datac";
defparam \b2v_inst34|C.00001_5915 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y8_N0
maxii_lcell \b2v_inst34|Selector9~0 (
// Equation(s):
// \b2v_inst34|Selector9~0_combout  = (((\b2v_inst34|key_c0.1101~regout  & !\key_row~combout [0])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\b2v_inst34|key_c0.1101~regout ),
	.datad(\key_row~combout [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Selector9~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Selector9~0 .lut_mask = "00f0";
defparam \b2v_inst34|Selector9~0 .operation_mode = "normal";
defparam \b2v_inst34|Selector9~0 .output_mode = "comb_only";
defparam \b2v_inst34|Selector9~0 .register_cascade_mode = "off";
defparam \b2v_inst34|Selector9~0 .sum_lutc_input = "datac";
defparam \b2v_inst34|Selector9~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y8_N9
maxii_lcell \b2v_inst34|C.01110_5759 (
// Equation(s):
// \b2v_inst34|C.01110_5759~combout  = (!\b2v_inst34|Equal3~3_combout  & ((GLOBAL(\b2v_inst34|WideOr0~0_combout ) & (\b2v_inst34|Selector9~0_combout )) # (!GLOBAL(\b2v_inst34|WideOr0~0_combout ) & ((\b2v_inst34|C.01110_5759~combout )))))

	.clk(gnd),
	.dataa(\b2v_inst34|Selector9~0_combout ),
	.datab(\b2v_inst34|WideOr0~0_combout ),
	.datac(\b2v_inst34|C.01110_5759~combout ),
	.datad(\b2v_inst34|Equal3~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|C.01110_5759~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|C.01110_5759 .lut_mask = "00b8";
defparam \b2v_inst34|C.01110_5759 .operation_mode = "normal";
defparam \b2v_inst34|C.01110_5759 .output_mode = "comb_only";
defparam \b2v_inst34|C.01110_5759 .register_cascade_mode = "off";
defparam \b2v_inst34|C.01110_5759 .sum_lutc_input = "datac";
defparam \b2v_inst34|C.01110_5759 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y5_N3
maxii_lcell \b2v_inst34|Selector7~0 (
// Equation(s):
// \b2v_inst34|Selector7~0_combout  = ((!\key_row~combout [1] & ((\b2v_inst34|key_c0.1011~regout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\key_row~combout [1]),
	.datac(vcc),
	.datad(\b2v_inst34|key_c0.1011~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Selector7~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Selector7~0 .lut_mask = "3300";
defparam \b2v_inst34|Selector7~0 .operation_mode = "normal";
defparam \b2v_inst34|Selector7~0 .output_mode = "comb_only";
defparam \b2v_inst34|Selector7~0 .register_cascade_mode = "off";
defparam \b2v_inst34|Selector7~0 .sum_lutc_input = "datac";
defparam \b2v_inst34|Selector7~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y5_N0
maxii_lcell \b2v_inst34|C.01011_5795 (
// Equation(s):
// \b2v_inst34|C.01011_5795~combout  = (!\b2v_inst34|Equal3~3_combout  & ((GLOBAL(\b2v_inst34|WideOr0~0_combout ) & (\b2v_inst34|Selector7~0_combout )) # (!GLOBAL(\b2v_inst34|WideOr0~0_combout ) & ((\b2v_inst34|C.01011_5795~combout )))))

	.clk(gnd),
	.dataa(\b2v_inst34|Selector7~0_combout ),
	.datab(\b2v_inst34|WideOr0~0_combout ),
	.datac(\b2v_inst34|C.01011_5795~combout ),
	.datad(\b2v_inst34|Equal3~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|C.01011_5795~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|C.01011_5795 .lut_mask = "00b8";
defparam \b2v_inst34|C.01011_5795 .operation_mode = "normal";
defparam \b2v_inst34|C.01011_5795 .output_mode = "comb_only";
defparam \b2v_inst34|C.01011_5795 .register_cascade_mode = "off";
defparam \b2v_inst34|C.01011_5795 .sum_lutc_input = "datac";
defparam \b2v_inst34|C.01011_5795 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y8_N3
maxii_lcell \b2v_inst34|Selector5~0 (
// Equation(s):
// \b2v_inst34|Selector5~0_combout  = (((\key_row~combout [2]) # (\b2v_inst34|key_c0.0111~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\key_row~combout [2]),
	.datad(\b2v_inst34|key_c0.0111~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Selector5~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Selector5~0 .lut_mask = "fff0";
defparam \b2v_inst34|Selector5~0 .operation_mode = "normal";
defparam \b2v_inst34|Selector5~0 .output_mode = "comb_only";
defparam \b2v_inst34|Selector5~0 .register_cascade_mode = "off";
defparam \b2v_inst34|Selector5~0 .sum_lutc_input = "datac";
defparam \b2v_inst34|Selector5~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y8_N4
maxii_lcell \b2v_inst34|C.01000_5831 (
// Equation(s):
// \b2v_inst34|C.01000_5831~combout  = (!\b2v_inst34|Equal3~3_combout  & ((GLOBAL(\b2v_inst34|WideOr0~0_combout ) & (!\b2v_inst34|Selector5~0_combout )) # (!GLOBAL(\b2v_inst34|WideOr0~0_combout ) & ((\b2v_inst34|C.01000_5831~combout )))))

	.clk(gnd),
	.dataa(\b2v_inst34|Selector5~0_combout ),
	.datab(\b2v_inst34|WideOr0~0_combout ),
	.datac(\b2v_inst34|C.01000_5831~combout ),
	.datad(\b2v_inst34|Equal3~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|C.01000_5831~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|C.01000_5831 .lut_mask = "0074";
defparam \b2v_inst34|C.01000_5831 .operation_mode = "normal";
defparam \b2v_inst34|C.01000_5831 .output_mode = "comb_only";
defparam \b2v_inst34|C.01000_5831 .register_cascade_mode = "off";
defparam \b2v_inst34|C.01000_5831 .sum_lutc_input = "datac";
defparam \b2v_inst34|C.01000_5831 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y8_N4
maxii_lcell \b2v_inst34|WideOr39~0 (
// Equation(s):
// \b2v_inst34|WideOr39~0_combout  = ((!\b2v_inst34|C.01110_5759~combout  & (!\b2v_inst34|C.01011_5795~combout  & !\b2v_inst34|C.01000_5831~combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst34|C.01110_5759~combout ),
	.datac(\b2v_inst34|C.01011_5795~combout ),
	.datad(\b2v_inst34|C.01000_5831~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|WideOr39~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|WideOr39~0 .lut_mask = "0003";
defparam \b2v_inst34|WideOr39~0 .operation_mode = "normal";
defparam \b2v_inst34|WideOr39~0 .output_mode = "comb_only";
defparam \b2v_inst34|WideOr39~0 .register_cascade_mode = "off";
defparam \b2v_inst34|WideOr39~0 .sum_lutc_input = "datac";
defparam \b2v_inst34|WideOr39~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y8_N0
maxii_lcell \b2v_inst34|WideOr43~0 (
// Equation(s):
// \b2v_inst34|WideOr43~0_combout  = (((!\b2v_inst34|C.01001_5819~combout  & !\b2v_inst34|C.01010_5807~combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\b2v_inst34|C.01001_5819~combout ),
	.datad(\b2v_inst34|C.01010_5807~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|WideOr43~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|WideOr43~0 .lut_mask = "000f";
defparam \b2v_inst34|WideOr43~0 .operation_mode = "normal";
defparam \b2v_inst34|WideOr43~0 .output_mode = "comb_only";
defparam \b2v_inst34|WideOr43~0 .register_cascade_mode = "off";
defparam \b2v_inst34|WideOr43~0 .sum_lutc_input = "datac";
defparam \b2v_inst34|WideOr43~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y8_N7
maxii_lcell \b2v_inst34|WideOr16~0 (
// Equation(s):
// \b2v_inst34|WideOr16~0_combout  = (\b2v_inst34|WideOr39~0_combout  & (\b2v_inst34|Selector24~0_combout  & (\b2v_inst34|WideOr43~0_combout  & !\b2v_inst34|C.00111_5843~combout )))

	.clk(gnd),
	.dataa(\b2v_inst34|WideOr39~0_combout ),
	.datab(\b2v_inst34|Selector24~0_combout ),
	.datac(\b2v_inst34|WideOr43~0_combout ),
	.datad(\b2v_inst34|C.00111_5843~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|WideOr16~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|WideOr16~0 .lut_mask = "0080";
defparam \b2v_inst34|WideOr16~0 .operation_mode = "normal";
defparam \b2v_inst34|WideOr16~0 .output_mode = "comb_only";
defparam \b2v_inst34|WideOr16~0 .register_cascade_mode = "off";
defparam \b2v_inst34|WideOr16~0 .sum_lutc_input = "datac";
defparam \b2v_inst34|WideOr16~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y8_N9
maxii_lcell \b2v_inst34|Selector2~0 (
// Equation(s):
// \b2v_inst34|Selector2~0_combout  = (\key_row~combout [2] & (\key_row~combout [0] & (\key_row~combout [1] & !\b2v_inst34|key_c0.0111~regout )))

	.clk(gnd),
	.dataa(\key_row~combout [2]),
	.datab(\key_row~combout [0]),
	.datac(\key_row~combout [1]),
	.datad(\b2v_inst34|key_c0.0111~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Selector2~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Selector2~0 .lut_mask = "0080";
defparam \b2v_inst34|Selector2~0 .operation_mode = "normal";
defparam \b2v_inst34|Selector2~0 .output_mode = "comb_only";
defparam \b2v_inst34|Selector2~0 .register_cascade_mode = "off";
defparam \b2v_inst34|Selector2~0 .sum_lutc_input = "datac";
defparam \b2v_inst34|Selector2~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y8_N8
maxii_lcell \b2v_inst34|C.00100_5879 (
// Equation(s):
// \b2v_inst34|C.00100_5879~combout  = (!\b2v_inst34|Equal3~3_combout  & ((GLOBAL(\b2v_inst34|WideOr0~0_combout ) & ((\b2v_inst34|Selector2~0_combout ))) # (!GLOBAL(\b2v_inst34|WideOr0~0_combout ) & (\b2v_inst34|C.00100_5879~combout ))))

	.clk(gnd),
	.dataa(\b2v_inst34|C.00100_5879~combout ),
	.datab(\b2v_inst34|Selector2~0_combout ),
	.datac(\b2v_inst34|Equal3~3_combout ),
	.datad(\b2v_inst34|WideOr0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|C.00100_5879~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|C.00100_5879 .lut_mask = "0c0a";
defparam \b2v_inst34|C.00100_5879 .operation_mode = "normal";
defparam \b2v_inst34|C.00100_5879 .output_mode = "comb_only";
defparam \b2v_inst34|C.00100_5879 .register_cascade_mode = "off";
defparam \b2v_inst34|C.00100_5879 .sum_lutc_input = "datac";
defparam \b2v_inst34|C.00100_5879 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y4_N9
maxii_lcell \b2v_inst34|Selector0~0 (
// Equation(s):
// \b2v_inst34|Selector0~0_combout  = (\key_row~combout [0] & (\key_row~combout [1] & (\b2v_inst34|key_c0.1101~regout  & \key_row~combout [2])))

	.clk(gnd),
	.dataa(\key_row~combout [0]),
	.datab(\key_row~combout [1]),
	.datac(\b2v_inst34|key_c0.1101~regout ),
	.datad(\key_row~combout [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Selector0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Selector0~0 .lut_mask = "8000";
defparam \b2v_inst34|Selector0~0 .operation_mode = "normal";
defparam \b2v_inst34|Selector0~0 .output_mode = "comb_only";
defparam \b2v_inst34|Selector0~0 .register_cascade_mode = "off";
defparam \b2v_inst34|Selector0~0 .sum_lutc_input = "datac";
defparam \b2v_inst34|Selector0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y4_N4
maxii_lcell \b2v_inst34|C.00010_5903 (
// Equation(s):
// \b2v_inst34|C.00010_5903~combout  = (!\b2v_inst34|Equal3~3_combout  & ((GLOBAL(\b2v_inst34|WideOr0~0_combout ) & (\b2v_inst34|Selector0~0_combout )) # (!GLOBAL(\b2v_inst34|WideOr0~0_combout ) & ((\b2v_inst34|C.00010_5903~combout )))))

	.clk(gnd),
	.dataa(\b2v_inst34|Selector0~0_combout ),
	.datab(\b2v_inst34|WideOr0~0_combout ),
	.datac(\b2v_inst34|Equal3~3_combout ),
	.datad(\b2v_inst34|C.00010_5903~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|C.00010_5903~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|C.00010_5903 .lut_mask = "0b08";
defparam \b2v_inst34|C.00010_5903 .operation_mode = "normal";
defparam \b2v_inst34|C.00010_5903 .output_mode = "comb_only";
defparam \b2v_inst34|C.00010_5903 .register_cascade_mode = "off";
defparam \b2v_inst34|C.00010_5903 .sum_lutc_input = "datac";
defparam \b2v_inst34|C.00010_5903 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y8_N6
maxii_lcell \b2v_inst34|Selector12~0 (
// Equation(s):
// \b2v_inst34|Selector12~0_combout  = (((\b2v_inst34|key_c0.1110~regout  & !\key_row~combout [2])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\b2v_inst34|key_c0.1110~regout ),
	.datad(\key_row~combout [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Selector12~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Selector12~0 .lut_mask = "00f0";
defparam \b2v_inst34|Selector12~0 .operation_mode = "normal";
defparam \b2v_inst34|Selector12~0 .output_mode = "comb_only";
defparam \b2v_inst34|Selector12~0 .register_cascade_mode = "off";
defparam \b2v_inst34|Selector12~0 .sum_lutc_input = "datac";
defparam \b2v_inst34|Selector12~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y8_N4
maxii_lcell \b2v_inst34|C.00101_5867 (
// Equation(s):
// \b2v_inst34|C.00101_5867~combout  = (!\b2v_inst34|Equal3~3_combout  & ((GLOBAL(\b2v_inst34|WideOr0~0_combout ) & ((\b2v_inst34|Selector12~0_combout ))) # (!GLOBAL(\b2v_inst34|WideOr0~0_combout ) & (\b2v_inst34|C.00101_5867~combout ))))

	.clk(gnd),
	.dataa(\b2v_inst34|C.00101_5867~combout ),
	.datab(\b2v_inst34|WideOr0~0_combout ),
	.datac(\b2v_inst34|Selector12~0_combout ),
	.datad(\b2v_inst34|Equal3~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|C.00101_5867~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|C.00101_5867 .lut_mask = "00e2";
defparam \b2v_inst34|C.00101_5867 .operation_mode = "normal";
defparam \b2v_inst34|C.00101_5867 .output_mode = "comb_only";
defparam \b2v_inst34|C.00101_5867 .register_cascade_mode = "off";
defparam \b2v_inst34|C.00101_5867 .sum_lutc_input = "datac";
defparam \b2v_inst34|C.00101_5867 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y5_N8
maxii_lcell \b2v_inst34|Selector3~0 (
// Equation(s):
// \b2v_inst34|Selector3~0_combout  = (((!\key_row~combout [2] & \b2v_inst34|key_c0.1101~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\key_row~combout [2]),
	.datad(\b2v_inst34|key_c0.1101~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Selector3~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Selector3~0 .lut_mask = "0f00";
defparam \b2v_inst34|Selector3~0 .operation_mode = "normal";
defparam \b2v_inst34|Selector3~0 .output_mode = "comb_only";
defparam \b2v_inst34|Selector3~0 .register_cascade_mode = "off";
defparam \b2v_inst34|Selector3~0 .sum_lutc_input = "datac";
defparam \b2v_inst34|Selector3~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y8_N2
maxii_lcell \b2v_inst34|C.00110_5855 (
// Equation(s):
// \b2v_inst34|C.00110_5855~combout  = (!\b2v_inst34|Equal3~3_combout  & ((GLOBAL(\b2v_inst34|WideOr0~0_combout ) & ((\b2v_inst34|Selector3~0_combout ))) # (!GLOBAL(\b2v_inst34|WideOr0~0_combout ) & (\b2v_inst34|C.00110_5855~combout ))))

	.clk(gnd),
	.dataa(\b2v_inst34|C.00110_5855~combout ),
	.datab(\b2v_inst34|WideOr0~0_combout ),
	.datac(\b2v_inst34|Equal3~3_combout ),
	.datad(\b2v_inst34|Selector3~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|C.00110_5855~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|C.00110_5855 .lut_mask = "0e02";
defparam \b2v_inst34|C.00110_5855 .operation_mode = "normal";
defparam \b2v_inst34|C.00110_5855 .output_mode = "comb_only";
defparam \b2v_inst34|C.00110_5855 .register_cascade_mode = "off";
defparam \b2v_inst34|C.00110_5855 .sum_lutc_input = "datac";
defparam \b2v_inst34|C.00110_5855 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y8_N5
maxii_lcell \b2v_inst34|WideOr30~0 (
// Equation(s):
// \b2v_inst34|WideOr30~0_combout  = (!\b2v_inst34|C.00100_5879~combout  & (!\b2v_inst34|C.00010_5903~combout  & (!\b2v_inst34|C.00101_5867~combout  & !\b2v_inst34|C.00110_5855~combout )))

	.clk(gnd),
	.dataa(\b2v_inst34|C.00100_5879~combout ),
	.datab(\b2v_inst34|C.00010_5903~combout ),
	.datac(\b2v_inst34|C.00101_5867~combout ),
	.datad(\b2v_inst34|C.00110_5855~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|WideOr30~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|WideOr30~0 .lut_mask = "0001";
defparam \b2v_inst34|WideOr30~0 .operation_mode = "normal";
defparam \b2v_inst34|WideOr30~0 .output_mode = "comb_only";
defparam \b2v_inst34|WideOr30~0 .register_cascade_mode = "off";
defparam \b2v_inst34|WideOr30~0 .sum_lutc_input = "datac";
defparam \b2v_inst34|WideOr30~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y8_N1
maxii_lcell \b2v_inst34|WideOr17 (
// Equation(s):
// \b2v_inst34|WideOr17~combout  = (\b2v_inst34|C.00011_5891~combout ) # ((\b2v_inst34|C.00001_5915~combout ) # ((\b2v_inst34|WideOr16~0_combout ) # (!\b2v_inst34|WideOr30~0_combout )))

	.clk(gnd),
	.dataa(\b2v_inst34|C.00011_5891~combout ),
	.datab(\b2v_inst34|C.00001_5915~combout ),
	.datac(\b2v_inst34|WideOr16~0_combout ),
	.datad(\b2v_inst34|WideOr30~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|WideOr17~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|WideOr17 .lut_mask = "feff";
defparam \b2v_inst34|WideOr17 .operation_mode = "normal";
defparam \b2v_inst34|WideOr17 .output_mode = "comb_only";
defparam \b2v_inst34|WideOr17 .register_cascade_mode = "off";
defparam \b2v_inst34|WideOr17 .sum_lutc_input = "datac";
defparam \b2v_inst34|WideOr17 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y4_N8
maxii_lcell \b2v_inst34|Selector25~0 (
// Equation(s):
// \b2v_inst34|Selector25~0_combout  = (((\b2v_inst34|numb_temp [3] & \b2v_inst34|WideOr17~combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\b2v_inst34|numb_temp [3]),
	.datad(\b2v_inst34|WideOr17~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Selector25~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Selector25~0 .lut_mask = "f000";
defparam \b2v_inst34|Selector25~0 .operation_mode = "normal";
defparam \b2v_inst34|Selector25~0 .output_mode = "comb_only";
defparam \b2v_inst34|Selector25~0 .register_cascade_mode = "off";
defparam \b2v_inst34|Selector25~0 .sum_lutc_input = "datac";
defparam \b2v_inst34|Selector25~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N9
maxii_lcell \b2v_inst34|Mux65~0 (
// Equation(s):
// \b2v_inst34|Mux65~0_combout  = ((\b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[28]~6_combout  & ((\b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[27]~3_combout ) # (\b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[26]~0_combout 
// ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[27]~3_combout ),
	.datac(\b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[26]~0_combout ),
	.datad(\b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[28]~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Mux65~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Mux65~0 .lut_mask = "fc00";
defparam \b2v_inst34|Mux65~0 .operation_mode = "normal";
defparam \b2v_inst34|Mux65~0 .output_mode = "comb_only";
defparam \b2v_inst34|Mux65~0 .register_cascade_mode = "off";
defparam \b2v_inst34|Mux65~0 .sum_lutc_input = "datac";
defparam \b2v_inst34|Mux65~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N0
maxii_lcell \b2v_inst34|numb_temp[0]~4 (
// Equation(s):
// \b2v_inst34|numb_temp[0]~4_combout  = ((\b2v_inst34|always2~0_combout ) # ((\b2v_inst34|Equal3~7_combout ) # (!\b2v_inst34|Mux65~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst34|always2~0_combout ),
	.datac(\b2v_inst34|Equal3~7_combout ),
	.datad(\b2v_inst34|Mux65~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|numb_temp[0]~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|numb_temp[0]~4 .lut_mask = "fcff";
defparam \b2v_inst34|numb_temp[0]~4 .operation_mode = "normal";
defparam \b2v_inst34|numb_temp[0]~4 .output_mode = "comb_only";
defparam \b2v_inst34|numb_temp[0]~4 .register_cascade_mode = "off";
defparam \b2v_inst34|numb_temp[0]~4 .sum_lutc_input = "datac";
defparam \b2v_inst34|numb_temp[0]~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N8
maxii_lcell \b2v_inst34|numb_temp[3] (
// Equation(s):
// \b2v_inst34|numb_temp [3] = DFFEAS((\b2v_inst34|always2~0_combout  & (((\b2v_inst34|Selector25~0_combout )) # (!\b2v_inst34|WideOr16~1_combout ))) # (!\b2v_inst34|always2~0_combout  & (((\b2v_inst34|numb_temp~12_combout )))), GLOBAL(\clock~combout ), VCC, 
// , \b2v_inst34|numb_temp[0]~4_combout , , , , )

	.clk(\clock~combout ),
	.dataa(\b2v_inst34|WideOr16~1_combout ),
	.datab(\b2v_inst34|always2~0_combout ),
	.datac(\b2v_inst34|numb_temp~12_combout ),
	.datad(\b2v_inst34|Selector25~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\b2v_inst34|numb_temp[0]~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst34|numb_temp [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|numb_temp[3] .lut_mask = "fc74";
defparam \b2v_inst34|numb_temp[3] .operation_mode = "normal";
defparam \b2v_inst34|numb_temp[3] .output_mode = "reg_only";
defparam \b2v_inst34|numb_temp[3] .register_cascade_mode = "off";
defparam \b2v_inst34|numb_temp[3] .sum_lutc_input = "datac";
defparam \b2v_inst34|numb_temp[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y9_N6
maxii_lcell \b2v_inst34|numb[3] (
// Equation(s):
// \b2v_inst14|Selector26~0  = (!\b2v_inst14|cur_state.0000_2957~combout  & (((M1_numb[3]))))
// \b2v_inst34|numb [3] = DFFEAS(\b2v_inst14|Selector26~0 , GLOBAL(\clock~combout ), VCC, , , \b2v_inst34|numb_temp [3], , , VCC)

	.clk(\clock~combout ),
	.dataa(\b2v_inst14|cur_state.0000_2957~combout ),
	.datab(vcc),
	.datac(\b2v_inst34|numb_temp [3]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst14|Selector26~0 ),
	.regout(\b2v_inst34|numb [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|numb[3] .lut_mask = "5050";
defparam \b2v_inst34|numb[3] .operation_mode = "normal";
defparam \b2v_inst34|numb[3] .output_mode = "reg_and_comb";
defparam \b2v_inst34|numb[3] .register_cascade_mode = "off";
defparam \b2v_inst34|numb[3] .sum_lutc_input = "qfbk";
defparam \b2v_inst34|numb[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y5_N1
maxii_lcell \b2v_inst34|numb_temp~8 (
// Equation(s):
// \b2v_inst34|numb_temp~8_combout  = (\b2v_inst34|C.01111_5747~combout ) # ((\b2v_inst34|C.01001_5819~combout ) # ((\b2v_inst34|C.00111_5843~combout ) # (\b2v_inst34|C.01101_5771~combout )))

	.clk(gnd),
	.dataa(\b2v_inst34|C.01111_5747~combout ),
	.datab(\b2v_inst34|C.01001_5819~combout ),
	.datac(\b2v_inst34|C.00111_5843~combout ),
	.datad(\b2v_inst34|C.01101_5771~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|numb_temp~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|numb_temp~8 .lut_mask = "fffe";
defparam \b2v_inst34|numb_temp~8 .operation_mode = "normal";
defparam \b2v_inst34|numb_temp~8 .output_mode = "comb_only";
defparam \b2v_inst34|numb_temp~8 .register_cascade_mode = "off";
defparam \b2v_inst34|numb_temp~8 .sum_lutc_input = "datac";
defparam \b2v_inst34|numb_temp~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y6_N5
maxii_lcell \b2v_inst34|numb_temp~9 (
// Equation(s):
// \b2v_inst34|numb_temp~9_combout  = ((\b2v_inst34|numb_temp~8_combout ) # ((\b2v_inst34|numb_temp [2] & \b2v_inst34|WideOr17~combout )))

	.clk(gnd),
	.dataa(\b2v_inst34|numb_temp [2]),
	.datab(vcc),
	.datac(\b2v_inst34|WideOr17~combout ),
	.datad(\b2v_inst34|numb_temp~8_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|numb_temp~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|numb_temp~9 .lut_mask = "ffa0";
defparam \b2v_inst34|numb_temp~9 .operation_mode = "normal";
defparam \b2v_inst34|numb_temp~9 .output_mode = "comb_only";
defparam \b2v_inst34|numb_temp~9 .register_cascade_mode = "off";
defparam \b2v_inst34|numb_temp~9 .sum_lutc_input = "datac";
defparam \b2v_inst34|numb_temp~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y6_N2
maxii_lcell \b2v_inst34|numb_temp~10 (
// Equation(s):
// \b2v_inst34|numb_temp~10_combout  = (!\b2v_inst34|sel61 [0] & ((\b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[26]~0_combout ) # ((\b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[28]~6_combout ) # 
// (!\b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[27]~3_combout ))))

	.clk(gnd),
	.dataa(\b2v_inst34|sel61 [0]),
	.datab(\b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[26]~0_combout ),
	.datac(\b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[28]~6_combout ),
	.datad(\b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[27]~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|numb_temp~10_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|numb_temp~10 .lut_mask = "5455";
defparam \b2v_inst34|numb_temp~10 .operation_mode = "normal";
defparam \b2v_inst34|numb_temp~10 .output_mode = "comb_only";
defparam \b2v_inst34|numb_temp~10 .register_cascade_mode = "off";
defparam \b2v_inst34|numb_temp~10 .sum_lutc_input = "datac";
defparam \b2v_inst34|numb_temp~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y6_N3
maxii_lcell \b2v_inst34|numb_temp[2] (
// Equation(s):
// \b2v_inst34|numb_temp [2] = DFFEAS((\b2v_inst34|always2~0_combout  & (\b2v_inst34|numb_temp~9_combout )) # (!\b2v_inst34|always2~0_combout  & (((\b2v_inst34|Equal3~7_combout ) # (\b2v_inst34|numb_temp~10_combout )))), GLOBAL(\clock~combout ), VCC, , 
// \b2v_inst34|numb_temp[0]~4_combout , , , , )

	.clk(\clock~combout ),
	.dataa(\b2v_inst34|numb_temp~9_combout ),
	.datab(\b2v_inst34|always2~0_combout ),
	.datac(\b2v_inst34|Equal3~7_combout ),
	.datad(\b2v_inst34|numb_temp~10_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\b2v_inst34|numb_temp[0]~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst34|numb_temp [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|numb_temp[2] .lut_mask = "bbb8";
defparam \b2v_inst34|numb_temp[2] .operation_mode = "normal";
defparam \b2v_inst34|numb_temp[2] .output_mode = "reg_only";
defparam \b2v_inst34|numb_temp[2] .register_cascade_mode = "off";
defparam \b2v_inst34|numb_temp[2] .sum_lutc_input = "datac";
defparam \b2v_inst34|numb_temp[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y9_N5
maxii_lcell \b2v_inst34|numb[2] (
// Equation(s):
// \b2v_inst14|Selector27~0  = (!\b2v_inst14|cur_state.0000_2957~combout  & (((M1_numb[2]))))
// \b2v_inst34|numb [2] = DFFEAS(\b2v_inst14|Selector27~0 , GLOBAL(\clock~combout ), VCC, , , \b2v_inst34|numb_temp [2], , , VCC)

	.clk(\clock~combout ),
	.dataa(\b2v_inst14|cur_state.0000_2957~combout ),
	.datab(vcc),
	.datac(\b2v_inst34|numb_temp [2]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst14|Selector27~0 ),
	.regout(\b2v_inst34|numb [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|numb[2] .lut_mask = "5050";
defparam \b2v_inst34|numb[2] .operation_mode = "normal";
defparam \b2v_inst34|numb[2] .output_mode = "reg_and_comb";
defparam \b2v_inst34|numb[2] .register_cascade_mode = "off";
defparam \b2v_inst34|numb[2] .sum_lutc_input = "qfbk";
defparam \b2v_inst34|numb[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y6_N1
maxii_lcell \b2v_inst14|WideOr2~0 (
// Equation(s):
// \b2v_inst14|WideOr2~0_combout  = ((!\b2v_inst14|cur_state.1011_2567~combout  & (!\b2v_inst14|cur_state.1100_2528~combout  & !\b2v_inst14|cur_state.1010_2606~combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst14|cur_state.1011_2567~combout ),
	.datac(\b2v_inst14|cur_state.1100_2528~combout ),
	.datad(\b2v_inst14|cur_state.1010_2606~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst14|WideOr2~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst14|WideOr2~0 .lut_mask = "0003";
defparam \b2v_inst14|WideOr2~0 .operation_mode = "normal";
defparam \b2v_inst14|WideOr2~0 .output_mode = "comb_only";
defparam \b2v_inst14|WideOr2~0 .register_cascade_mode = "off";
defparam \b2v_inst14|WideOr2~0 .sum_lutc_input = "datac";
defparam \b2v_inst14|WideOr2~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y6_N7
maxii_lcell \b2v_inst14|WideNor0~0 (
// Equation(s):
// \b2v_inst14|WideNor0~0_combout  = (!\b2v_inst14|cur_state.0011_2840~combout  & (((!\b2v_inst14|cur_state.0100_2801~combout ))))

	.clk(gnd),
	.dataa(\b2v_inst14|cur_state.0011_2840~combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\b2v_inst14|cur_state.0100_2801~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst14|WideNor0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst14|WideNor0~0 .lut_mask = "0055";
defparam \b2v_inst14|WideNor0~0 .operation_mode = "normal";
defparam \b2v_inst14|WideNor0~0 .output_mode = "comb_only";
defparam \b2v_inst14|WideNor0~0 .register_cascade_mode = "off";
defparam \b2v_inst14|WideNor0~0 .sum_lutc_input = "datac";
defparam \b2v_inst14|WideNor0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y6_N2
maxii_lcell \b2v_inst14|WideOr8~0 (
// Equation(s):
// \b2v_inst14|WideOr8~0_combout  = (!\b2v_inst14|cur_state.0010_2879~combout  & (((\b2v_inst14|cur_state.0000_2957~combout ) # (!\b2v_inst14|WideOr2~0_combout )) # (!\b2v_inst14|WideNor0~0_combout )))

	.clk(gnd),
	.dataa(\b2v_inst14|WideNor0~0_combout ),
	.datab(\b2v_inst14|cur_state.0010_2879~combout ),
	.datac(\b2v_inst14|cur_state.0000_2957~combout ),
	.datad(\b2v_inst14|WideOr2~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst14|WideOr8~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst14|WideOr8~0 .lut_mask = "3133";
defparam \b2v_inst14|WideOr8~0 .operation_mode = "normal";
defparam \b2v_inst14|WideOr8~0 .output_mode = "comb_only";
defparam \b2v_inst14|WideOr8~0 .register_cascade_mode = "off";
defparam \b2v_inst14|WideOr8~0 .sum_lutc_input = "datac";
defparam \b2v_inst14|WideOr8~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y6_N5
maxii_lcell \b2v_inst14|WideOr10 (
// Equation(s):
// \b2v_inst14|WideOr10~combout  = (((\b2v_inst14|cur_state.0011_2840~combout ) # (!\b2v_inst14|WideOr8~0_combout )) # (!\b2v_inst14|WideOr2~0_combout ))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst14|WideOr2~0_combout ),
	.datac(\b2v_inst14|cur_state.0011_2840~combout ),
	.datad(\b2v_inst14|WideOr8~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst14|WideOr10~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst14|WideOr10 .lut_mask = "f3ff";
defparam \b2v_inst14|WideOr10 .operation_mode = "normal";
defparam \b2v_inst14|WideOr10 .output_mode = "comb_only";
defparam \b2v_inst14|WideOr10 .register_cascade_mode = "off";
defparam \b2v_inst14|WideOr10 .sum_lutc_input = "datac";
defparam \b2v_inst14|WideOr10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y9_N7
maxii_lcell \b2v_inst14|yb1[3] (
// Equation(s):
// \b2v_inst14|yb1 [3] = ((\b2v_inst14|WideOr10~combout  & ((\b2v_inst14|yb1 [3]))) # (!\b2v_inst14|WideOr10~combout  & (\b2v_inst14|Selector26~0 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst14|Selector26~0 ),
	.datac(\b2v_inst14|yb1 [3]),
	.datad(\b2v_inst14|WideOr10~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst14|yb1 [3]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst14|yb1[3] .lut_mask = "f0cc";
defparam \b2v_inst14|yb1[3] .operation_mode = "normal";
defparam \b2v_inst14|yb1[3] .output_mode = "comb_only";
defparam \b2v_inst14|yb1[3] .register_cascade_mode = "off";
defparam \b2v_inst14|yb1[3] .sum_lutc_input = "datac";
defparam \b2v_inst14|yb1[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y9_N8
maxii_lcell \b2v_inst14|yb1[2] (
// Equation(s):
// \b2v_inst14|yb1 [2] = ((\b2v_inst14|WideOr10~combout  & (\b2v_inst14|yb1 [2])) # (!\b2v_inst14|WideOr10~combout  & ((\b2v_inst14|Selector27~0 ))))

	.clk(gnd),
	.dataa(\b2v_inst14|yb1 [2]),
	.datab(vcc),
	.datac(\b2v_inst14|Selector27~0 ),
	.datad(\b2v_inst14|WideOr10~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst14|yb1 [2]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst14|yb1[2] .lut_mask = "aaf0";
defparam \b2v_inst14|yb1[2] .operation_mode = "normal";
defparam \b2v_inst14|yb1[2] .output_mode = "comb_only";
defparam \b2v_inst14|yb1[2] .register_cascade_mode = "off";
defparam \b2v_inst14|yb1[2] .sum_lutc_input = "datac";
defparam \b2v_inst14|yb1[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y9_N0
maxii_lcell \b2v_inst14|always6~47 (
// Equation(s):
// \b2v_inst14|always6~47_combout  = (\b2v_inst34|numb [3] & (\b2v_inst14|yb1 [3] & (\b2v_inst34|numb [2] $ (!\b2v_inst14|yb1 [2])))) # (!\b2v_inst34|numb [3] & (!\b2v_inst14|yb1 [3] & (\b2v_inst34|numb [2] $ (!\b2v_inst14|yb1 [2]))))

	.clk(gnd),
	.dataa(\b2v_inst34|numb [3]),
	.datab(\b2v_inst34|numb [2]),
	.datac(\b2v_inst14|yb1 [3]),
	.datad(\b2v_inst14|yb1 [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst14|always6~47_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst14|always6~47 .lut_mask = "8421";
defparam \b2v_inst14|always6~47 .operation_mode = "normal";
defparam \b2v_inst14|always6~47 .output_mode = "comb_only";
defparam \b2v_inst14|always6~47 .register_cascade_mode = "off";
defparam \b2v_inst14|always6~47 .sum_lutc_input = "datac";
defparam \b2v_inst14|always6~47 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y4_N1
maxii_lcell \b2v_inst34|Mux11~0 (
// Equation(s):
// \b2v_inst34|Mux11~0_combout  = ((\b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[27]~3_combout  & (\b2v_inst34|sel61 [0] $ (\b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[26]~0_combout ))))

	.clk(gnd),
	.dataa(\b2v_inst34|sel61 [0]),
	.datab(vcc),
	.datac(\b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[26]~0_combout ),
	.datad(\b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[27]~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Mux11~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Mux11~0 .lut_mask = "5a00";
defparam \b2v_inst34|Mux11~0 .operation_mode = "normal";
defparam \b2v_inst34|Mux11~0 .output_mode = "comb_only";
defparam \b2v_inst34|Mux11~0 .register_cascade_mode = "off";
defparam \b2v_inst34|Mux11~0 .sum_lutc_input = "datac";
defparam \b2v_inst34|Mux11~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y4_N7
maxii_lcell \b2v_inst34|numb_temp~15 (
// Equation(s):
// \b2v_inst34|numb_temp~15_combout  = (!\b2v_inst34|C.00111_5843~combout  & (!\b2v_inst34|C.01111_5747~combout  & (\b2v_inst34|WideOr43~0_combout  & \b2v_inst34|WideOr39~0_combout )))

	.clk(gnd),
	.dataa(\b2v_inst34|C.00111_5843~combout ),
	.datab(\b2v_inst34|C.01111_5747~combout ),
	.datac(\b2v_inst34|WideOr43~0_combout ),
	.datad(\b2v_inst34|WideOr39~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|numb_temp~15_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|numb_temp~15 .lut_mask = "1000";
defparam \b2v_inst34|numb_temp~15 .operation_mode = "normal";
defparam \b2v_inst34|numb_temp~15 .output_mode = "comb_only";
defparam \b2v_inst34|numb_temp~15 .register_cascade_mode = "off";
defparam \b2v_inst34|numb_temp~15 .sum_lutc_input = "datac";
defparam \b2v_inst34|numb_temp~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y4_N8
maxii_lcell \b2v_inst34|numb_temp~16 (
// Equation(s):
// \b2v_inst34|numb_temp~16_combout  = (\b2v_inst34|numb_temp~15_combout  & (!\b2v_inst34|C.10000_5735~combout  & ((!\b2v_inst34|WideOr17~combout ) # (!\b2v_inst34|numb_temp [5]))))

	.clk(gnd),
	.dataa(\b2v_inst34|numb_temp [5]),
	.datab(\b2v_inst34|numb_temp~15_combout ),
	.datac(\b2v_inst34|C.10000_5735~combout ),
	.datad(\b2v_inst34|WideOr17~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|numb_temp~16_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|numb_temp~16 .lut_mask = "040c";
defparam \b2v_inst34|numb_temp~16 .operation_mode = "normal";
defparam \b2v_inst34|numb_temp~16 .output_mode = "comb_only";
defparam \b2v_inst34|numb_temp~16 .register_cascade_mode = "off";
defparam \b2v_inst34|numb_temp~16 .sum_lutc_input = "datac";
defparam \b2v_inst34|numb_temp~16 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y4_N0
maxii_lcell \b2v_inst34|numb_temp[5] (
// Equation(s):
// \b2v_inst34|numb_temp [5] = DFFEAS((\b2v_inst34|always2~0_combout  & (((!\b2v_inst34|numb_temp~16_combout )))) # (!\b2v_inst34|always2~0_combout  & (((!\b2v_inst34|numb_temp~0_combout )) # (!\b2v_inst34|Mux11~0_combout ))), GLOBAL(\clock~combout ), VCC, , 
// \b2v_inst34|numb_temp[0]~4_combout , , , , )

	.clk(\clock~combout ),
	.dataa(\b2v_inst34|always2~0_combout ),
	.datab(\b2v_inst34|Mux11~0_combout ),
	.datac(\b2v_inst34|numb_temp~0_combout ),
	.datad(\b2v_inst34|numb_temp~16_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\b2v_inst34|numb_temp[0]~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst34|numb_temp [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|numb_temp[5] .lut_mask = "15bf";
defparam \b2v_inst34|numb_temp[5] .operation_mode = "normal";
defparam \b2v_inst34|numb_temp[5] .output_mode = "reg_only";
defparam \b2v_inst34|numb_temp[5] .register_cascade_mode = "off";
defparam \b2v_inst34|numb_temp[5] .sum_lutc_input = "datac";
defparam \b2v_inst34|numb_temp[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y9_N2
maxii_lcell \b2v_inst34|numb[5] (
// Equation(s):
// \b2v_inst14|Selector24~0  = ((!\b2v_inst14|cur_state.0000_2957~combout  & (M1_numb[5])))
// \b2v_inst34|numb [5] = DFFEAS(\b2v_inst14|Selector24~0 , GLOBAL(\clock~combout ), VCC, , , \b2v_inst34|numb_temp [5], , , VCC)

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(\b2v_inst14|cur_state.0000_2957~combout ),
	.datac(\b2v_inst34|numb_temp [5]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst14|Selector24~0 ),
	.regout(\b2v_inst34|numb [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|numb[5] .lut_mask = "3030";
defparam \b2v_inst34|numb[5] .operation_mode = "normal";
defparam \b2v_inst34|numb[5] .output_mode = "reg_and_comb";
defparam \b2v_inst34|numb[5] .register_cascade_mode = "off";
defparam \b2v_inst34|numb[5] .sum_lutc_input = "qfbk";
defparam \b2v_inst34|numb[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y9_N7
maxii_lcell \b2v_inst34|numb[4] (
// Equation(s):
// \b2v_inst14|Selector25~0  = ((!\b2v_inst14|cur_state.0000_2957~combout  & (M1_numb[4])))
// \b2v_inst34|numb [4] = DFFEAS(\b2v_inst14|Selector25~0 , GLOBAL(\clock~combout ), VCC, , , \b2v_inst34|numb_temp [4], , , VCC)

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(\b2v_inst14|cur_state.0000_2957~combout ),
	.datac(\b2v_inst34|numb_temp [4]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst14|Selector25~0 ),
	.regout(\b2v_inst34|numb [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|numb[4] .lut_mask = "3030";
defparam \b2v_inst34|numb[4] .operation_mode = "normal";
defparam \b2v_inst34|numb[4] .output_mode = "reg_and_comb";
defparam \b2v_inst34|numb[4] .register_cascade_mode = "off";
defparam \b2v_inst34|numb[4] .sum_lutc_input = "qfbk";
defparam \b2v_inst34|numb[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y9_N6
maxii_lcell \b2v_inst14|yb1[5] (
// Equation(s):
// \b2v_inst14|yb1 [5] = (\b2v_inst14|WideOr10~combout  & (((\b2v_inst14|yb1 [5])))) # (!\b2v_inst14|WideOr10~combout  & (\b2v_inst14|Selector24~0 ))

	.clk(gnd),
	.dataa(\b2v_inst14|WideOr10~combout ),
	.datab(\b2v_inst14|Selector24~0 ),
	.datac(\b2v_inst14|yb1 [5]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst14|yb1 [5]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst14|yb1[5] .lut_mask = "e4e4";
defparam \b2v_inst14|yb1[5] .operation_mode = "normal";
defparam \b2v_inst14|yb1[5] .output_mode = "comb_only";
defparam \b2v_inst14|yb1[5] .register_cascade_mode = "off";
defparam \b2v_inst14|yb1[5] .sum_lutc_input = "datac";
defparam \b2v_inst14|yb1[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y9_N3
maxii_lcell \b2v_inst14|yb1[4] (
// Equation(s):
// \b2v_inst14|yb1 [4] = (\b2v_inst14|WideOr10~combout  & (\b2v_inst14|yb1 [4])) # (!\b2v_inst14|WideOr10~combout  & (((\b2v_inst14|Selector25~0 ))))

	.clk(gnd),
	.dataa(\b2v_inst14|yb1 [4]),
	.datab(\b2v_inst14|WideOr10~combout ),
	.datac(vcc),
	.datad(\b2v_inst14|Selector25~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst14|yb1 [4]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst14|yb1[4] .lut_mask = "bb88";
defparam \b2v_inst14|yb1[4] .operation_mode = "normal";
defparam \b2v_inst14|yb1[4] .output_mode = "comb_only";
defparam \b2v_inst14|yb1[4] .register_cascade_mode = "off";
defparam \b2v_inst14|yb1[4] .sum_lutc_input = "datac";
defparam \b2v_inst14|yb1[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y9_N0
maxii_lcell \b2v_inst14|always6~48 (
// Equation(s):
// \b2v_inst14|always6~48_combout  = (\b2v_inst34|numb [5] & (\b2v_inst14|yb1 [5] & (\b2v_inst34|numb [4] $ (!\b2v_inst14|yb1 [4])))) # (!\b2v_inst34|numb [5] & (!\b2v_inst14|yb1 [5] & (\b2v_inst34|numb [4] $ (!\b2v_inst14|yb1 [4]))))

	.clk(gnd),
	.dataa(\b2v_inst34|numb [5]),
	.datab(\b2v_inst34|numb [4]),
	.datac(\b2v_inst14|yb1 [5]),
	.datad(\b2v_inst14|yb1 [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst14|always6~48_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst14|always6~48 .lut_mask = "8421";
defparam \b2v_inst14|always6~48 .operation_mode = "normal";
defparam \b2v_inst14|always6~48 .output_mode = "comb_only";
defparam \b2v_inst14|always6~48 .register_cascade_mode = "off";
defparam \b2v_inst14|always6~48 .sum_lutc_input = "datac";
defparam \b2v_inst14|always6~48 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N7
maxii_lcell \b2v_inst34|numb_temp~18 (
// Equation(s):
// \b2v_inst34|numb_temp~18_combout  = ((\b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[26]~0_combout ) # (\b2v_inst34|sel61 [0] $ (!\b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[27]~3_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst34|sel61 [0]),
	.datac(\b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[26]~0_combout ),
	.datad(\b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[27]~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|numb_temp~18_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|numb_temp~18 .lut_mask = "fcf3";
defparam \b2v_inst34|numb_temp~18 .operation_mode = "normal";
defparam \b2v_inst34|numb_temp~18 .output_mode = "comb_only";
defparam \b2v_inst34|numb_temp~18 .register_cascade_mode = "off";
defparam \b2v_inst34|numb_temp~18 .sum_lutc_input = "datac";
defparam \b2v_inst34|numb_temp~18 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y6_N6
maxii_lcell \b2v_inst34|Selector22~0 (
// Equation(s):
// \b2v_inst34|Selector22~0_combout  = (\b2v_inst34|C.01110_5759~combout ) # (((\b2v_inst34|numb_temp [6] & \b2v_inst34|WideOr17~combout )) # (!\b2v_inst34|WideOr16~1_combout ))

	.clk(gnd),
	.dataa(\b2v_inst34|C.01110_5759~combout ),
	.datab(\b2v_inst34|numb_temp [6]),
	.datac(\b2v_inst34|WideOr17~combout ),
	.datad(\b2v_inst34|WideOr16~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Selector22~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Selector22~0 .lut_mask = "eaff";
defparam \b2v_inst34|Selector22~0 .operation_mode = "normal";
defparam \b2v_inst34|Selector22~0 .output_mode = "comb_only";
defparam \b2v_inst34|Selector22~0 .register_cascade_mode = "off";
defparam \b2v_inst34|Selector22~0 .sum_lutc_input = "datac";
defparam \b2v_inst34|Selector22~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N3
maxii_lcell \b2v_inst34|numb_temp[6] (
// Equation(s):
// \b2v_inst34|numb_temp [6] = DFFEAS((\b2v_inst34|always2~0_combout  & (((\b2v_inst34|Selector22~0_combout )))) # (!\b2v_inst34|always2~0_combout  & (((\b2v_inst34|numb_temp~18_combout )) # (!\b2v_inst34|numb_temp~0_combout ))), GLOBAL(\clock~combout ), 
// VCC, , \b2v_inst34|numb_temp[0]~4_combout , , , , )

	.clk(\clock~combout ),
	.dataa(\b2v_inst34|always2~0_combout ),
	.datab(\b2v_inst34|numb_temp~0_combout ),
	.datac(\b2v_inst34|numb_temp~18_combout ),
	.datad(\b2v_inst34|Selector22~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\b2v_inst34|numb_temp[0]~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst34|numb_temp [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|numb_temp[6] .lut_mask = "fb51";
defparam \b2v_inst34|numb_temp[6] .operation_mode = "normal";
defparam \b2v_inst34|numb_temp[6] .output_mode = "reg_only";
defparam \b2v_inst34|numb_temp[6] .register_cascade_mode = "off";
defparam \b2v_inst34|numb_temp[6] .sum_lutc_input = "datac";
defparam \b2v_inst34|numb_temp[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y9_N2
maxii_lcell \b2v_inst34|numb[6] (
// Equation(s):
// \b2v_inst14|Selector23~0  = (!\b2v_inst14|cur_state.0000_2957~combout  & (((M1_numb[6]))))
// \b2v_inst34|numb [6] = DFFEAS(\b2v_inst14|Selector23~0 , GLOBAL(\clock~combout ), VCC, , , \b2v_inst34|numb_temp [6], , , VCC)

	.clk(\clock~combout ),
	.dataa(\b2v_inst14|cur_state.0000_2957~combout ),
	.datab(vcc),
	.datac(\b2v_inst34|numb_temp [6]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst14|Selector23~0 ),
	.regout(\b2v_inst34|numb [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|numb[6] .lut_mask = "5050";
defparam \b2v_inst34|numb[6] .operation_mode = "normal";
defparam \b2v_inst34|numb[6] .output_mode = "reg_and_comb";
defparam \b2v_inst34|numb[6] .register_cascade_mode = "off";
defparam \b2v_inst34|numb[6] .sum_lutc_input = "qfbk";
defparam \b2v_inst34|numb[6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y7_N0
maxii_lcell \b2v_inst14|yb1[6] (
// Equation(s):
// \b2v_inst14|yb1 [6] = ((\b2v_inst14|WideOr10~combout  & (\b2v_inst14|yb1 [6])) # (!\b2v_inst14|WideOr10~combout  & ((\b2v_inst14|Selector23~0 ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst14|yb1 [6]),
	.datac(\b2v_inst14|WideOr10~combout ),
	.datad(\b2v_inst14|Selector23~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst14|yb1 [6]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst14|yb1[6] .lut_mask = "cfc0";
defparam \b2v_inst14|yb1[6] .operation_mode = "normal";
defparam \b2v_inst14|yb1[6] .output_mode = "comb_only";
defparam \b2v_inst14|yb1[6] .register_cascade_mode = "off";
defparam \b2v_inst14|yb1[6] .sum_lutc_input = "datac";
defparam \b2v_inst14|yb1[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y7_N6
maxii_lcell \b2v_inst14|always6~49 (
// Equation(s):
// \b2v_inst14|always6~49_combout  = (\b2v_inst14|always6~47_combout  & (\b2v_inst14|always6~48_combout  & (\b2v_inst34|numb [6] $ (!\b2v_inst14|yb1 [6]))))

	.clk(gnd),
	.dataa(\b2v_inst14|always6~47_combout ),
	.datab(\b2v_inst14|always6~48_combout ),
	.datac(\b2v_inst34|numb [6]),
	.datad(\b2v_inst14|yb1 [6]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst14|always6~49_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst14|always6~49 .lut_mask = "8008";
defparam \b2v_inst14|always6~49 .operation_mode = "normal";
defparam \b2v_inst14|always6~49 .output_mode = "comb_only";
defparam \b2v_inst14|always6~49 .register_cascade_mode = "off";
defparam \b2v_inst14|always6~49 .sum_lutc_input = "datac";
defparam \b2v_inst14|always6~49 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y6_N5
maxii_lcell \b2v_inst14|WideOr11 (
// Equation(s):
// \b2v_inst14|WideOr11~combout  = (\b2v_inst14|cur_state.1011_2567~combout ) # (((\b2v_inst14|cur_state.1010_2606~combout ) # (!\b2v_inst14|WideNor0~0_combout )) # (!\b2v_inst14|WideOr8~0_combout ))

	.clk(gnd),
	.dataa(\b2v_inst14|cur_state.1011_2567~combout ),
	.datab(\b2v_inst14|WideOr8~0_combout ),
	.datac(\b2v_inst14|WideNor0~0_combout ),
	.datad(\b2v_inst14|cur_state.1010_2606~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst14|WideOr11~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst14|WideOr11 .lut_mask = "ffbf";
defparam \b2v_inst14|WideOr11 .operation_mode = "normal";
defparam \b2v_inst14|WideOr11 .output_mode = "comb_only";
defparam \b2v_inst14|WideOr11 .register_cascade_mode = "off";
defparam \b2v_inst14|WideOr11 .sum_lutc_input = "datac";
defparam \b2v_inst14|WideOr11 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y6_N7
maxii_lcell \b2v_inst34|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[1] (
// Equation(s):
// \b2v_inst34|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella [1] = (\b2v_inst34|sel61 [3])
// \b2v_inst34|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~COUT  = CARRY((\b2v_inst34|sel61 [3]))
// \b2v_inst34|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~COUTCOUT1_27  = CARRY((\b2v_inst34|sel61 [3]))

	.clk(gnd),
	.dataa(\b2v_inst34|sel61 [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella [1]),
	.regout(),
	.cout(),
	.cout0(\b2v_inst34|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~COUT ),
	.cout1(\b2v_inst34|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~COUTCOUT1_27 ));
// synopsys translate_off
defparam \b2v_inst34|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[1] .lut_mask = "aaaa";
defparam \b2v_inst34|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[1] .operation_mode = "arithmetic";
defparam \b2v_inst34|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[1] .output_mode = "comb_only";
defparam \b2v_inst34|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[1] .register_cascade_mode = "off";
defparam \b2v_inst34|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[1] .sum_lutc_input = "datac";
defparam \b2v_inst34|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y6_N8
maxii_lcell \b2v_inst34|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22 (
// Equation(s):
// \b2v_inst34|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22_combout  = (((\b2v_inst34|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~COUT )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\b2v_inst34|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~COUT ),
	.cin1(\b2v_inst34|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~COUTCOUT1_27 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22 .cin0_used = "true";
defparam \b2v_inst34|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22 .cin1_used = "true";
defparam \b2v_inst34|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22 .lut_mask = "f0f0";
defparam \b2v_inst34|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22 .operation_mode = "normal";
defparam \b2v_inst34|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22 .output_mode = "comb_only";
defparam \b2v_inst34|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22 .register_cascade_mode = "off";
defparam \b2v_inst34|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22 .sum_lutc_input = "cin";
defparam \b2v_inst34|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y6_N6
maxii_lcell \b2v_inst34|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17 (
// Equation(s):
// \b2v_inst34|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17_cout0  = CARRY((\b2v_inst34|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22_combout ))
// \b2v_inst34|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17COUT1_24  = CARRY((\b2v_inst34|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22_combout ))

	.clk(gnd),
	.dataa(\b2v_inst34|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~15 ),
	.regout(),
	.cout(),
	.cout0(\b2v_inst34|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17_cout0 ),
	.cout1(\b2v_inst34|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17COUT1_24 ));
// synopsys translate_off
defparam \b2v_inst34|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17 .lut_mask = "ffaa";
defparam \b2v_inst34|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17 .operation_mode = "arithmetic";
defparam \b2v_inst34|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17 .output_mode = "none";
defparam \b2v_inst34|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17 .register_cascade_mode = "off";
defparam \b2v_inst34|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17 .sum_lutc_input = "datac";
defparam \b2v_inst34|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y6_N7
maxii_lcell \b2v_inst34|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10 (
// Equation(s):
// \b2v_inst34|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10_combout  = (\b2v_inst34|sel61 [4] $ ((!\b2v_inst34|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17_cout0 )))
// \b2v_inst34|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~12  = CARRY(((!\b2v_inst34|sel61 [4] & !\b2v_inst34|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17_cout0 )))
// \b2v_inst34|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~12COUT1_25  = CARRY(((!\b2v_inst34|sel61 [4] & !\b2v_inst34|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17COUT1_24 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst34|sel61 [4]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\b2v_inst34|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17_cout0 ),
	.cin1(\b2v_inst34|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17COUT1_24 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10_combout ),
	.regout(),
	.cout(),
	.cout0(\b2v_inst34|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~12 ),
	.cout1(\b2v_inst34|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~12COUT1_25 ));
// synopsys translate_off
defparam \b2v_inst34|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10 .cin0_used = "true";
defparam \b2v_inst34|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10 .cin1_used = "true";
defparam \b2v_inst34|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10 .lut_mask = "c303";
defparam \b2v_inst34|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10 .operation_mode = "arithmetic";
defparam \b2v_inst34|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10 .output_mode = "comb_only";
defparam \b2v_inst34|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10 .register_cascade_mode = "off";
defparam \b2v_inst34|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10 .sum_lutc_input = "cin";
defparam \b2v_inst34|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y6_N8
maxii_lcell \b2v_inst34|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5 (
// Equation(s):
// \b2v_inst34|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5_combout  = (\b2v_inst34|sel61 [5] $ ((!\b2v_inst34|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~12 )))
// \b2v_inst34|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~7  = CARRY(((\b2v_inst34|sel61 [5] & !\b2v_inst34|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~12 )))
// \b2v_inst34|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~7COUT1_26  = CARRY(((\b2v_inst34|sel61 [5] & !\b2v_inst34|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~12COUT1_25 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst34|sel61 [5]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\b2v_inst34|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~12 ),
	.cin1(\b2v_inst34|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~12COUT1_25 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5_combout ),
	.regout(),
	.cout(),
	.cout0(\b2v_inst34|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~7 ),
	.cout1(\b2v_inst34|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~7COUT1_26 ));
// synopsys translate_off
defparam \b2v_inst34|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5 .cin0_used = "true";
defparam \b2v_inst34|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5 .cin1_used = "true";
defparam \b2v_inst34|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5 .lut_mask = "c30c";
defparam \b2v_inst34|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5 .operation_mode = "arithmetic";
defparam \b2v_inst34|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5 .output_mode = "comb_only";
defparam \b2v_inst34|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5 .register_cascade_mode = "off";
defparam \b2v_inst34|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5 .sum_lutc_input = "cin";
defparam \b2v_inst34|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y6_N9
maxii_lcell \b2v_inst34|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0 (
// Equation(s):
// \b2v_inst34|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout  = (((\b2v_inst34|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~7 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\b2v_inst34|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~7 ),
	.cin1(\b2v_inst34|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~7COUT1_26 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0 .cin0_used = "true";
defparam \b2v_inst34|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0 .cin1_used = "true";
defparam \b2v_inst34|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0 .lut_mask = "f0f0";
defparam \b2v_inst34|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0 .operation_mode = "normal";
defparam \b2v_inst34|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0 .output_mode = "comb_only";
defparam \b2v_inst34|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0 .register_cascade_mode = "off";
defparam \b2v_inst34|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0 .sum_lutc_input = "cin";
defparam \b2v_inst34|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y10_N8
maxii_lcell \b2v_inst34|Div0|auto_generated|divider|divider|StageOut[18]~0 (
// Equation(s):
// \b2v_inst34|Div0|auto_generated|divider|divider|StageOut[18]~0_combout  = (((\b2v_inst34|sel61 [5] & !\b2v_inst34|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\b2v_inst34|sel61 [5]),
	.datad(\b2v_inst34|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Div0|auto_generated|divider|divider|StageOut[18]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Div0|auto_generated|divider|divider|StageOut[18]~0 .lut_mask = "00f0";
defparam \b2v_inst34|Div0|auto_generated|divider|divider|StageOut[18]~0 .operation_mode = "normal";
defparam \b2v_inst34|Div0|auto_generated|divider|divider|StageOut[18]~0 .output_mode = "comb_only";
defparam \b2v_inst34|Div0|auto_generated|divider|divider|StageOut[18]~0 .register_cascade_mode = "off";
defparam \b2v_inst34|Div0|auto_generated|divider|divider|StageOut[18]~0 .sum_lutc_input = "datac";
defparam \b2v_inst34|Div0|auto_generated|divider|divider|StageOut[18]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y6_N4
maxii_lcell \b2v_inst34|Div0|auto_generated|divider|divider|StageOut[18]~1 (
// Equation(s):
// \b2v_inst34|Div0|auto_generated|divider|divider|StageOut[18]~1_combout  = ((\b2v_inst34|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout  & ((\b2v_inst34|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst34|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ),
	.datac(vcc),
	.datad(\b2v_inst34|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Div0|auto_generated|divider|divider|StageOut[18]~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Div0|auto_generated|divider|divider|StageOut[18]~1 .lut_mask = "cc00";
defparam \b2v_inst34|Div0|auto_generated|divider|divider|StageOut[18]~1 .operation_mode = "normal";
defparam \b2v_inst34|Div0|auto_generated|divider|divider|StageOut[18]~1 .output_mode = "comb_only";
defparam \b2v_inst34|Div0|auto_generated|divider|divider|StageOut[18]~1 .register_cascade_mode = "off";
defparam \b2v_inst34|Div0|auto_generated|divider|divider|StageOut[18]~1 .sum_lutc_input = "datac";
defparam \b2v_inst34|Div0|auto_generated|divider|divider|StageOut[18]~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y10_N1
maxii_lcell \b2v_inst34|Div0|auto_generated|divider|divider|StageOut[17]~4 (
// Equation(s):
// \b2v_inst34|Div0|auto_generated|divider|divider|StageOut[17]~4_combout  = (((\b2v_inst34|sel61 [4] & !\b2v_inst34|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\b2v_inst34|sel61 [4]),
	.datad(\b2v_inst34|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Div0|auto_generated|divider|divider|StageOut[17]~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Div0|auto_generated|divider|divider|StageOut[17]~4 .lut_mask = "00f0";
defparam \b2v_inst34|Div0|auto_generated|divider|divider|StageOut[17]~4 .operation_mode = "normal";
defparam \b2v_inst34|Div0|auto_generated|divider|divider|StageOut[17]~4 .output_mode = "comb_only";
defparam \b2v_inst34|Div0|auto_generated|divider|divider|StageOut[17]~4 .register_cascade_mode = "off";
defparam \b2v_inst34|Div0|auto_generated|divider|divider|StageOut[17]~4 .sum_lutc_input = "datac";
defparam \b2v_inst34|Div0|auto_generated|divider|divider|StageOut[17]~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y6_N3
maxii_lcell \b2v_inst34|Div0|auto_generated|divider|divider|StageOut[17]~5 (
// Equation(s):
// \b2v_inst34|Div0|auto_generated|divider|divider|StageOut[17]~5_combout  = (((\b2v_inst34|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10_combout  & \b2v_inst34|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\b2v_inst34|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10_combout ),
	.datad(\b2v_inst34|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Div0|auto_generated|divider|divider|StageOut[17]~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Div0|auto_generated|divider|divider|StageOut[17]~5 .lut_mask = "f000";
defparam \b2v_inst34|Div0|auto_generated|divider|divider|StageOut[17]~5 .operation_mode = "normal";
defparam \b2v_inst34|Div0|auto_generated|divider|divider|StageOut[17]~5 .output_mode = "comb_only";
defparam \b2v_inst34|Div0|auto_generated|divider|divider|StageOut[17]~5 .register_cascade_mode = "off";
defparam \b2v_inst34|Div0|auto_generated|divider|divider|StageOut[17]~5 .sum_lutc_input = "datac";
defparam \b2v_inst34|Div0|auto_generated|divider|divider|StageOut[17]~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y6_N1
maxii_lcell \b2v_inst34|Div0|auto_generated|divider|divider|StageOut[16]~8 (
// Equation(s):
// \b2v_inst34|Div0|auto_generated|divider|divider|StageOut[16]~8_combout  = (((!\b2v_inst34|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout  & \b2v_inst34|sel61 [3])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\b2v_inst34|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ),
	.datad(\b2v_inst34|sel61 [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Div0|auto_generated|divider|divider|StageOut[16]~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Div0|auto_generated|divider|divider|StageOut[16]~8 .lut_mask = "0f00";
defparam \b2v_inst34|Div0|auto_generated|divider|divider|StageOut[16]~8 .operation_mode = "normal";
defparam \b2v_inst34|Div0|auto_generated|divider|divider|StageOut[16]~8 .output_mode = "comb_only";
defparam \b2v_inst34|Div0|auto_generated|divider|divider|StageOut[16]~8 .register_cascade_mode = "off";
defparam \b2v_inst34|Div0|auto_generated|divider|divider|StageOut[16]~8 .sum_lutc_input = "datac";
defparam \b2v_inst34|Div0|auto_generated|divider|divider|StageOut[16]~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y10_N7
maxii_lcell \b2v_inst34|Div0|auto_generated|divider|divider|StageOut[16]~9 (
// Equation(s):
// \b2v_inst34|Div0|auto_generated|divider|divider|StageOut[16]~9_combout  = (((!\b2v_inst34|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella [1] & \b2v_inst34|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\b2v_inst34|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella [1]),
	.datad(\b2v_inst34|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Div0|auto_generated|divider|divider|StageOut[16]~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Div0|auto_generated|divider|divider|StageOut[16]~9 .lut_mask = "0f00";
defparam \b2v_inst34|Div0|auto_generated|divider|divider|StageOut[16]~9 .operation_mode = "normal";
defparam \b2v_inst34|Div0|auto_generated|divider|divider|StageOut[16]~9 .output_mode = "comb_only";
defparam \b2v_inst34|Div0|auto_generated|divider|divider|StageOut[16]~9 .register_cascade_mode = "off";
defparam \b2v_inst34|Div0|auto_generated|divider|divider|StageOut[16]~9 .sum_lutc_input = "datac";
defparam \b2v_inst34|Div0|auto_generated|divider|divider|StageOut[16]~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y10_N6
maxii_lcell \b2v_inst34|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[1] (
// Equation(s):
// \b2v_inst34|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella [1] = (\b2v_inst34|sel61 [2])
// \b2v_inst34|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~COUT  = CARRY((\b2v_inst34|sel61 [2]))
// \b2v_inst34|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~COUTCOUT1_33  = CARRY((\b2v_inst34|sel61 [2]))

	.clk(gnd),
	.dataa(\b2v_inst34|sel61 [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella [1]),
	.regout(),
	.cout(),
	.cout0(\b2v_inst34|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~COUT ),
	.cout1(\b2v_inst34|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~COUTCOUT1_33 ));
// synopsys translate_off
defparam \b2v_inst34|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[1] .lut_mask = "aaaa";
defparam \b2v_inst34|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[1] .operation_mode = "arithmetic";
defparam \b2v_inst34|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[1] .output_mode = "comb_only";
defparam \b2v_inst34|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[1] .register_cascade_mode = "off";
defparam \b2v_inst34|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[1] .sum_lutc_input = "datac";
defparam \b2v_inst34|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y10_N7
maxii_lcell \b2v_inst34|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~27 (
// Equation(s):
// \b2v_inst34|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~27_combout  = (((\b2v_inst34|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~COUT )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\b2v_inst34|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~COUT ),
	.cin1(\b2v_inst34|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~COUTCOUT1_33 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~27_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~27 .cin0_used = "true";
defparam \b2v_inst34|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~27 .cin1_used = "true";
defparam \b2v_inst34|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~27 .lut_mask = "f0f0";
defparam \b2v_inst34|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~27 .operation_mode = "normal";
defparam \b2v_inst34|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~27 .output_mode = "comb_only";
defparam \b2v_inst34|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~27 .register_cascade_mode = "off";
defparam \b2v_inst34|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~27 .sum_lutc_input = "cin";
defparam \b2v_inst34|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~27 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y10_N0
maxii_lcell \b2v_inst34|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22 (
// Equation(s):
// \b2v_inst34|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22_cout0  = CARRY(((\b2v_inst34|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~27_combout )))
// \b2v_inst34|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22COUT1_29  = CARRY(((\b2v_inst34|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~27_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst34|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~27_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~20 ),
	.regout(),
	.cout(),
	.cout0(\b2v_inst34|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22_cout0 ),
	.cout1(\b2v_inst34|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22COUT1_29 ));
// synopsys translate_off
defparam \b2v_inst34|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22 .lut_mask = "ffcc";
defparam \b2v_inst34|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22 .operation_mode = "arithmetic";
defparam \b2v_inst34|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22 .output_mode = "none";
defparam \b2v_inst34|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22 .register_cascade_mode = "off";
defparam \b2v_inst34|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22 .sum_lutc_input = "datac";
defparam \b2v_inst34|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y10_N1
maxii_lcell \b2v_inst34|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~15 (
// Equation(s):
// \b2v_inst34|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~15_combout  = \b2v_inst34|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22_cout0  $ (((!\b2v_inst34|Div0|auto_generated|divider|divider|StageOut[16]~8_combout  & 
// (!\b2v_inst34|Div0|auto_generated|divider|divider|StageOut[16]~9_combout ))))
// \b2v_inst34|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17  = CARRY((!\b2v_inst34|Div0|auto_generated|divider|divider|StageOut[16]~8_combout  & (!\b2v_inst34|Div0|auto_generated|divider|divider|StageOut[16]~9_combout  & 
// !\b2v_inst34|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22_cout0 )))
// \b2v_inst34|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17COUT1_30  = CARRY((!\b2v_inst34|Div0|auto_generated|divider|divider|StageOut[16]~8_combout  & (!\b2v_inst34|Div0|auto_generated|divider|divider|StageOut[16]~9_combout  & 
// !\b2v_inst34|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22COUT1_29 )))

	.clk(gnd),
	.dataa(\b2v_inst34|Div0|auto_generated|divider|divider|StageOut[16]~8_combout ),
	.datab(\b2v_inst34|Div0|auto_generated|divider|divider|StageOut[16]~9_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\b2v_inst34|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22_cout0 ),
	.cin1(\b2v_inst34|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22COUT1_29 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~15_combout ),
	.regout(),
	.cout(),
	.cout0(\b2v_inst34|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17 ),
	.cout1(\b2v_inst34|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17COUT1_30 ));
// synopsys translate_off
defparam \b2v_inst34|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~15 .cin0_used = "true";
defparam \b2v_inst34|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~15 .cin1_used = "true";
defparam \b2v_inst34|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~15 .lut_mask = "e101";
defparam \b2v_inst34|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~15 .operation_mode = "arithmetic";
defparam \b2v_inst34|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~15 .output_mode = "comb_only";
defparam \b2v_inst34|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~15 .register_cascade_mode = "off";
defparam \b2v_inst34|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~15 .sum_lutc_input = "cin";
defparam \b2v_inst34|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y10_N2
maxii_lcell \b2v_inst34|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10 (
// Equation(s):
// \b2v_inst34|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10_combout  = \b2v_inst34|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17  $ (((!\b2v_inst34|Div0|auto_generated|divider|divider|StageOut[17]~4_combout  & 
// (!\b2v_inst34|Div0|auto_generated|divider|divider|StageOut[17]~5_combout ))))
// \b2v_inst34|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12  = CARRY((!\b2v_inst34|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17  & ((\b2v_inst34|Div0|auto_generated|divider|divider|StageOut[17]~4_combout ) # 
// (\b2v_inst34|Div0|auto_generated|divider|divider|StageOut[17]~5_combout ))))
// \b2v_inst34|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12COUT1_31  = CARRY((!\b2v_inst34|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17COUT1_30  & 
// ((\b2v_inst34|Div0|auto_generated|divider|divider|StageOut[17]~4_combout ) # (\b2v_inst34|Div0|auto_generated|divider|divider|StageOut[17]~5_combout ))))

	.clk(gnd),
	.dataa(\b2v_inst34|Div0|auto_generated|divider|divider|StageOut[17]~4_combout ),
	.datab(\b2v_inst34|Div0|auto_generated|divider|divider|StageOut[17]~5_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\b2v_inst34|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17 ),
	.cin1(\b2v_inst34|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17COUT1_30 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10_combout ),
	.regout(),
	.cout(),
	.cout0(\b2v_inst34|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12 ),
	.cout1(\b2v_inst34|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12COUT1_31 ));
// synopsys translate_off
defparam \b2v_inst34|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10 .cin0_used = "true";
defparam \b2v_inst34|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10 .cin1_used = "true";
defparam \b2v_inst34|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10 .lut_mask = "e10e";
defparam \b2v_inst34|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10 .operation_mode = "arithmetic";
defparam \b2v_inst34|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10 .output_mode = "comb_only";
defparam \b2v_inst34|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10 .register_cascade_mode = "off";
defparam \b2v_inst34|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10 .sum_lutc_input = "cin";
defparam \b2v_inst34|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y10_N3
maxii_lcell \b2v_inst34|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7 (
// Equation(s):
// \b2v_inst34|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7_cout0  = CARRY((!\b2v_inst34|Div0|auto_generated|divider|divider|StageOut[18]~0_combout  & (!\b2v_inst34|Div0|auto_generated|divider|divider|StageOut[18]~1_combout  & 
// !\b2v_inst34|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12 )))
// \b2v_inst34|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7COUT1_32  = CARRY((!\b2v_inst34|Div0|auto_generated|divider|divider|StageOut[18]~0_combout  & (!\b2v_inst34|Div0|auto_generated|divider|divider|StageOut[18]~1_combout  & 
// !\b2v_inst34|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12COUT1_31 )))

	.clk(gnd),
	.dataa(\b2v_inst34|Div0|auto_generated|divider|divider|StageOut[18]~0_combout ),
	.datab(\b2v_inst34|Div0|auto_generated|divider|divider|StageOut[18]~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\b2v_inst34|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12 ),
	.cin1(\b2v_inst34|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12COUT1_31 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5 ),
	.regout(),
	.cout(),
	.cout0(\b2v_inst34|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7_cout0 ),
	.cout1(\b2v_inst34|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7COUT1_32 ));
// synopsys translate_off
defparam \b2v_inst34|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7 .cin0_used = "true";
defparam \b2v_inst34|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7 .cin1_used = "true";
defparam \b2v_inst34|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7 .lut_mask = "ff01";
defparam \b2v_inst34|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7 .operation_mode = "arithmetic";
defparam \b2v_inst34|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7 .output_mode = "none";
defparam \b2v_inst34|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7 .register_cascade_mode = "off";
defparam \b2v_inst34|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7 .sum_lutc_input = "cin";
defparam \b2v_inst34|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y10_N4
maxii_lcell \b2v_inst34|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 (
// Equation(s):
// \b2v_inst34|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout  = (((!\b2v_inst34|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7_cout0 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\b2v_inst34|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7_cout0 ),
	.cin1(\b2v_inst34|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7COUT1_32 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 .cin0_used = "true";
defparam \b2v_inst34|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 .cin1_used = "true";
defparam \b2v_inst34|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 .lut_mask = "0f0f";
defparam \b2v_inst34|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 .operation_mode = "normal";
defparam \b2v_inst34|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 .output_mode = "comb_only";
defparam \b2v_inst34|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 .register_cascade_mode = "off";
defparam \b2v_inst34|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 .sum_lutc_input = "cin";
defparam \b2v_inst34|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y10_N5
maxii_lcell \b2v_inst34|Div0|auto_generated|divider|divider|StageOut[23]~3 (
// Equation(s):
// \b2v_inst34|Div0|auto_generated|divider|divider|StageOut[23]~3_combout  = (((\b2v_inst34|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout  & \b2v_inst34|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\b2v_inst34|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout ),
	.datad(\b2v_inst34|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Div0|auto_generated|divider|divider|StageOut[23]~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Div0|auto_generated|divider|divider|StageOut[23]~3 .lut_mask = "f000";
defparam \b2v_inst34|Div0|auto_generated|divider|divider|StageOut[23]~3 .operation_mode = "normal";
defparam \b2v_inst34|Div0|auto_generated|divider|divider|StageOut[23]~3 .output_mode = "comb_only";
defparam \b2v_inst34|Div0|auto_generated|divider|divider|StageOut[23]~3 .register_cascade_mode = "off";
defparam \b2v_inst34|Div0|auto_generated|divider|divider|StageOut[23]~3 .sum_lutc_input = "datac";
defparam \b2v_inst34|Div0|auto_generated|divider|divider|StageOut[23]~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y10_N9
maxii_lcell \b2v_inst34|Div0|auto_generated|divider|divider|StageOut[23]~2 (
// Equation(s):
// \b2v_inst34|Div0|auto_generated|divider|divider|StageOut[23]~2_combout  = (!\b2v_inst34|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout  & ((\b2v_inst34|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout  & 
// (\b2v_inst34|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10_combout )) # (!\b2v_inst34|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout  & ((\b2v_inst34|sel61 [4])))))

	.clk(gnd),
	.dataa(\b2v_inst34|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ),
	.datab(\b2v_inst34|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10_combout ),
	.datac(\b2v_inst34|sel61 [4]),
	.datad(\b2v_inst34|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Div0|auto_generated|divider|divider|StageOut[23]~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Div0|auto_generated|divider|divider|StageOut[23]~2 .lut_mask = "00d8";
defparam \b2v_inst34|Div0|auto_generated|divider|divider|StageOut[23]~2 .operation_mode = "normal";
defparam \b2v_inst34|Div0|auto_generated|divider|divider|StageOut[23]~2 .output_mode = "comb_only";
defparam \b2v_inst34|Div0|auto_generated|divider|divider|StageOut[23]~2 .register_cascade_mode = "off";
defparam \b2v_inst34|Div0|auto_generated|divider|divider|StageOut[23]~2 .sum_lutc_input = "datac";
defparam \b2v_inst34|Div0|auto_generated|divider|divider|StageOut[23]~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y10_N9
maxii_lcell \b2v_inst34|Div0|auto_generated|divider|divider|StageOut[22]~7 (
// Equation(s):
// \b2v_inst34|Div0|auto_generated|divider|divider|StageOut[22]~7_combout  = (((\b2v_inst34|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout  & \b2v_inst34|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~15_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\b2v_inst34|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout ),
	.datad(\b2v_inst34|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~15_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Div0|auto_generated|divider|divider|StageOut[22]~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Div0|auto_generated|divider|divider|StageOut[22]~7 .lut_mask = "f000";
defparam \b2v_inst34|Div0|auto_generated|divider|divider|StageOut[22]~7 .operation_mode = "normal";
defparam \b2v_inst34|Div0|auto_generated|divider|divider|StageOut[22]~7 .output_mode = "comb_only";
defparam \b2v_inst34|Div0|auto_generated|divider|divider|StageOut[22]~7 .register_cascade_mode = "off";
defparam \b2v_inst34|Div0|auto_generated|divider|divider|StageOut[22]~7 .sum_lutc_input = "datac";
defparam \b2v_inst34|Div0|auto_generated|divider|divider|StageOut[22]~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y10_N6
maxii_lcell \b2v_inst34|Div0|auto_generated|divider|divider|StageOut[22]~6 (
// Equation(s):
// \b2v_inst34|Div0|auto_generated|divider|divider|StageOut[22]~6_combout  = (!\b2v_inst34|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout  & ((\b2v_inst34|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout  & 
// (!\b2v_inst34|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella [1])) # (!\b2v_inst34|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout  & ((\b2v_inst34|sel61 [3])))))

	.clk(gnd),
	.dataa(\b2v_inst34|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ),
	.datab(\b2v_inst34|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella [1]),
	.datac(\b2v_inst34|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout ),
	.datad(\b2v_inst34|sel61 [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Div0|auto_generated|divider|divider|StageOut[22]~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Div0|auto_generated|divider|divider|StageOut[22]~6 .lut_mask = "0702";
defparam \b2v_inst34|Div0|auto_generated|divider|divider|StageOut[22]~6 .operation_mode = "normal";
defparam \b2v_inst34|Div0|auto_generated|divider|divider|StageOut[22]~6 .output_mode = "comb_only";
defparam \b2v_inst34|Div0|auto_generated|divider|divider|StageOut[22]~6 .register_cascade_mode = "off";
defparam \b2v_inst34|Div0|auto_generated|divider|divider|StageOut[22]~6 .sum_lutc_input = "datac";
defparam \b2v_inst34|Div0|auto_generated|divider|divider|StageOut[22]~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y10_N5
maxii_lcell \b2v_inst34|Div0|auto_generated|divider|divider|StageOut[21]~10 (
// Equation(s):
// \b2v_inst34|Div0|auto_generated|divider|divider|StageOut[21]~10_combout  = (((\b2v_inst34|sel61 [2] & !\b2v_inst34|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\b2v_inst34|sel61 [2]),
	.datad(\b2v_inst34|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Div0|auto_generated|divider|divider|StageOut[21]~10_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Div0|auto_generated|divider|divider|StageOut[21]~10 .lut_mask = "00f0";
defparam \b2v_inst34|Div0|auto_generated|divider|divider|StageOut[21]~10 .operation_mode = "normal";
defparam \b2v_inst34|Div0|auto_generated|divider|divider|StageOut[21]~10 .output_mode = "comb_only";
defparam \b2v_inst34|Div0|auto_generated|divider|divider|StageOut[21]~10 .register_cascade_mode = "off";
defparam \b2v_inst34|Div0|auto_generated|divider|divider|StageOut[21]~10 .sum_lutc_input = "datac";
defparam \b2v_inst34|Div0|auto_generated|divider|divider|StageOut[21]~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y10_N6
maxii_lcell \b2v_inst34|Div0|auto_generated|divider|divider|StageOut[21]~11 (
// Equation(s):
// \b2v_inst34|Div0|auto_generated|divider|divider|StageOut[21]~11_combout  = ((!\b2v_inst34|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella [1] & ((\b2v_inst34|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst34|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella [1]),
	.datac(vcc),
	.datad(\b2v_inst34|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Div0|auto_generated|divider|divider|StageOut[21]~11_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Div0|auto_generated|divider|divider|StageOut[21]~11 .lut_mask = "3300";
defparam \b2v_inst34|Div0|auto_generated|divider|divider|StageOut[21]~11 .operation_mode = "normal";
defparam \b2v_inst34|Div0|auto_generated|divider|divider|StageOut[21]~11 .output_mode = "comb_only";
defparam \b2v_inst34|Div0|auto_generated|divider|divider|StageOut[21]~11 .register_cascade_mode = "off";
defparam \b2v_inst34|Div0|auto_generated|divider|divider|StageOut[21]~11 .sum_lutc_input = "datac";
defparam \b2v_inst34|Div0|auto_generated|divider|divider|StageOut[21]~11 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y10_N8
maxii_lcell \b2v_inst34|Div0|auto_generated|divider|divider|StageOut[20]~13 (
// Equation(s):
// \b2v_inst34|Div0|auto_generated|divider|divider|StageOut[20]~13_combout  = (((\b2v_inst34|sel61 [1] & \b2v_inst34|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\b2v_inst34|sel61 [1]),
	.datad(\b2v_inst34|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Div0|auto_generated|divider|divider|StageOut[20]~13_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Div0|auto_generated|divider|divider|StageOut[20]~13 .lut_mask = "f000";
defparam \b2v_inst34|Div0|auto_generated|divider|divider|StageOut[20]~13 .operation_mode = "normal";
defparam \b2v_inst34|Div0|auto_generated|divider|divider|StageOut[20]~13 .output_mode = "comb_only";
defparam \b2v_inst34|Div0|auto_generated|divider|divider|StageOut[20]~13 .register_cascade_mode = "off";
defparam \b2v_inst34|Div0|auto_generated|divider|divider|StageOut[20]~13 .sum_lutc_input = "datac";
defparam \b2v_inst34|Div0|auto_generated|divider|divider|StageOut[20]~13 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y10_N7
maxii_lcell \b2v_inst34|Div0|auto_generated|divider|divider|StageOut[20]~12 (
// Equation(s):
// \b2v_inst34|Div0|auto_generated|divider|divider|StageOut[20]~12_combout  = (((\b2v_inst34|sel61 [1] & !\b2v_inst34|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\b2v_inst34|sel61 [1]),
	.datad(\b2v_inst34|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Div0|auto_generated|divider|divider|StageOut[20]~12_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Div0|auto_generated|divider|divider|StageOut[20]~12 .lut_mask = "00f0";
defparam \b2v_inst34|Div0|auto_generated|divider|divider|StageOut[20]~12 .operation_mode = "normal";
defparam \b2v_inst34|Div0|auto_generated|divider|divider|StageOut[20]~12 .output_mode = "comb_only";
defparam \b2v_inst34|Div0|auto_generated|divider|divider|StageOut[20]~12 .register_cascade_mode = "off";
defparam \b2v_inst34|Div0|auto_generated|divider|divider|StageOut[20]~12 .sum_lutc_input = "datac";
defparam \b2v_inst34|Div0|auto_generated|divider|divider|StageOut[20]~12 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y10_N0
maxii_lcell \b2v_inst34|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22 (
// Equation(s):
// \b2v_inst34|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22_cout0  = CARRY((\b2v_inst34|Div0|auto_generated|divider|divider|StageOut[20]~13_combout ) # ((\b2v_inst34|Div0|auto_generated|divider|divider|StageOut[20]~12_combout )))
// \b2v_inst34|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22COUT1_26  = CARRY((\b2v_inst34|Div0|auto_generated|divider|divider|StageOut[20]~13_combout ) # ((\b2v_inst34|Div0|auto_generated|divider|divider|StageOut[20]~12_combout )))

	.clk(gnd),
	.dataa(\b2v_inst34|Div0|auto_generated|divider|divider|StageOut[20]~13_combout ),
	.datab(\b2v_inst34|Div0|auto_generated|divider|divider|StageOut[20]~12_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~20 ),
	.regout(),
	.cout(),
	.cout0(\b2v_inst34|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22_cout0 ),
	.cout1(\b2v_inst34|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22COUT1_26 ));
// synopsys translate_off
defparam \b2v_inst34|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22 .lut_mask = "ffee";
defparam \b2v_inst34|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22 .operation_mode = "arithmetic";
defparam \b2v_inst34|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22 .output_mode = "none";
defparam \b2v_inst34|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22 .register_cascade_mode = "off";
defparam \b2v_inst34|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22 .sum_lutc_input = "datac";
defparam \b2v_inst34|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y10_N1
maxii_lcell \b2v_inst34|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~17 (
// Equation(s):
// \b2v_inst34|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~17_cout0  = CARRY((!\b2v_inst34|Div0|auto_generated|divider|divider|StageOut[21]~10_combout  & (!\b2v_inst34|Div0|auto_generated|divider|divider|StageOut[21]~11_combout  & 
// !\b2v_inst34|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22_cout0 )))
// \b2v_inst34|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~17COUT1_27  = CARRY((!\b2v_inst34|Div0|auto_generated|divider|divider|StageOut[21]~10_combout  & (!\b2v_inst34|Div0|auto_generated|divider|divider|StageOut[21]~11_combout  & 
// !\b2v_inst34|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22COUT1_26 )))

	.clk(gnd),
	.dataa(\b2v_inst34|Div0|auto_generated|divider|divider|StageOut[21]~10_combout ),
	.datab(\b2v_inst34|Div0|auto_generated|divider|divider|StageOut[21]~11_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\b2v_inst34|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22_cout0 ),
	.cin1(\b2v_inst34|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22COUT1_26 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~15 ),
	.regout(),
	.cout(),
	.cout0(\b2v_inst34|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~17_cout0 ),
	.cout1(\b2v_inst34|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~17COUT1_27 ));
// synopsys translate_off
defparam \b2v_inst34|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~17 .cin0_used = "true";
defparam \b2v_inst34|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~17 .cin1_used = "true";
defparam \b2v_inst34|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~17 .lut_mask = "ff01";
defparam \b2v_inst34|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~17 .operation_mode = "arithmetic";
defparam \b2v_inst34|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~17 .output_mode = "none";
defparam \b2v_inst34|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~17 .register_cascade_mode = "off";
defparam \b2v_inst34|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~17 .sum_lutc_input = "cin";
defparam \b2v_inst34|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~17 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y10_N2
maxii_lcell \b2v_inst34|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~12 (
// Equation(s):
// \b2v_inst34|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~12_cout0  = CARRY((!\b2v_inst34|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~17_cout0  & ((\b2v_inst34|Div0|auto_generated|divider|divider|StageOut[22]~7_combout 
// ) # (\b2v_inst34|Div0|auto_generated|divider|divider|StageOut[22]~6_combout ))))
// \b2v_inst34|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~12COUT1_28  = CARRY((!\b2v_inst34|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~17COUT1_27  & 
// ((\b2v_inst34|Div0|auto_generated|divider|divider|StageOut[22]~7_combout ) # (\b2v_inst34|Div0|auto_generated|divider|divider|StageOut[22]~6_combout ))))

	.clk(gnd),
	.dataa(\b2v_inst34|Div0|auto_generated|divider|divider|StageOut[22]~7_combout ),
	.datab(\b2v_inst34|Div0|auto_generated|divider|divider|StageOut[22]~6_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\b2v_inst34|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~17_cout0 ),
	.cin1(\b2v_inst34|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~17COUT1_27 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~10 ),
	.regout(),
	.cout(),
	.cout0(\b2v_inst34|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~12_cout0 ),
	.cout1(\b2v_inst34|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~12COUT1_28 ));
// synopsys translate_off
defparam \b2v_inst34|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~12 .cin0_used = "true";
defparam \b2v_inst34|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~12 .cin1_used = "true";
defparam \b2v_inst34|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~12 .lut_mask = "ff0e";
defparam \b2v_inst34|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~12 .operation_mode = "arithmetic";
defparam \b2v_inst34|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~12 .output_mode = "none";
defparam \b2v_inst34|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~12 .register_cascade_mode = "off";
defparam \b2v_inst34|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~12 .sum_lutc_input = "cin";
defparam \b2v_inst34|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~12 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y10_N3
maxii_lcell \b2v_inst34|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~7 (
// Equation(s):
// \b2v_inst34|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~7_cout0  = CARRY((!\b2v_inst34|Div0|auto_generated|divider|divider|StageOut[23]~3_combout  & (!\b2v_inst34|Div0|auto_generated|divider|divider|StageOut[23]~2_combout  & 
// !\b2v_inst34|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~12_cout0 )))
// \b2v_inst34|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~7COUT1_29  = CARRY((!\b2v_inst34|Div0|auto_generated|divider|divider|StageOut[23]~3_combout  & (!\b2v_inst34|Div0|auto_generated|divider|divider|StageOut[23]~2_combout  & 
// !\b2v_inst34|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~12COUT1_28 )))

	.clk(gnd),
	.dataa(\b2v_inst34|Div0|auto_generated|divider|divider|StageOut[23]~3_combout ),
	.datab(\b2v_inst34|Div0|auto_generated|divider|divider|StageOut[23]~2_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\b2v_inst34|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~12_cout0 ),
	.cin1(\b2v_inst34|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~12COUT1_28 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~5 ),
	.regout(),
	.cout(),
	.cout0(\b2v_inst34|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~7_cout0 ),
	.cout1(\b2v_inst34|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~7COUT1_29 ));
// synopsys translate_off
defparam \b2v_inst34|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~7 .cin0_used = "true";
defparam \b2v_inst34|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~7 .cin1_used = "true";
defparam \b2v_inst34|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~7 .lut_mask = "ff01";
defparam \b2v_inst34|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~7 .operation_mode = "arithmetic";
defparam \b2v_inst34|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~7 .output_mode = "none";
defparam \b2v_inst34|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~7 .register_cascade_mode = "off";
defparam \b2v_inst34|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~7 .sum_lutc_input = "cin";
defparam \b2v_inst34|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y10_N4
maxii_lcell \b2v_inst34|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0 (
// Equation(s):
// \b2v_inst34|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0_combout  = (((!\b2v_inst34|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~7_cout0 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\b2v_inst34|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~7_cout0 ),
	.cin1(\b2v_inst34|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~7COUT1_29 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0 .cin0_used = "true";
defparam \b2v_inst34|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0 .cin1_used = "true";
defparam \b2v_inst34|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0 .lut_mask = "0f0f";
defparam \b2v_inst34|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0 .operation_mode = "normal";
defparam \b2v_inst34|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0 .output_mode = "comb_only";
defparam \b2v_inst34|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0 .register_cascade_mode = "off";
defparam \b2v_inst34|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0 .sum_lutc_input = "cin";
defparam \b2v_inst34|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y10_N2
maxii_lcell \b2v_inst34|nums_temp~6 (
// Equation(s):
// \b2v_inst34|nums_temp~6_combout  = ((!\b2v_inst34|Equal3~7_combout  & ((\b2v_inst34|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0_combout ) # (\b2v_inst34|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst34|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0_combout ),
	.datac(\b2v_inst34|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout ),
	.datad(\b2v_inst34|Equal3~7_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|nums_temp~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|nums_temp~6 .lut_mask = "00fc";
defparam \b2v_inst34|nums_temp~6 .operation_mode = "normal";
defparam \b2v_inst34|nums_temp~6 .output_mode = "comb_only";
defparam \b2v_inst34|nums_temp~6 .register_cascade_mode = "off";
defparam \b2v_inst34|nums_temp~6 .sum_lutc_input = "datac";
defparam \b2v_inst34|nums_temp~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y10_N0
maxii_lcell \b2v_inst34|nums_temp~4 (
// Equation(s):
// \b2v_inst34|nums_temp~4_combout  = (((!\b2v_inst34|C.00110_5855~combout  & !\b2v_inst34|C.00101_5867~combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\b2v_inst34|C.00110_5855~combout ),
	.datad(\b2v_inst34|C.00101_5867~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|nums_temp~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|nums_temp~4 .lut_mask = "000f";
defparam \b2v_inst34|nums_temp~4 .operation_mode = "normal";
defparam \b2v_inst34|nums_temp~4 .output_mode = "comb_only";
defparam \b2v_inst34|nums_temp~4 .register_cascade_mode = "off";
defparam \b2v_inst34|nums_temp~4 .sum_lutc_input = "datac";
defparam \b2v_inst34|nums_temp~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y8_N6
maxii_lcell \b2v_inst34|WideOr16 (
// Equation(s):
// \b2v_inst34|WideOr16~combout  = ((!\b2v_inst34|C.00011_5891~combout  & (\b2v_inst34|WideOr30~0_combout  & !\b2v_inst34|C.00001_5915~combout ))) # (!\b2v_inst34|WideOr16~0_combout )

	.clk(gnd),
	.dataa(\b2v_inst34|C.00011_5891~combout ),
	.datab(\b2v_inst34|WideOr30~0_combout ),
	.datac(\b2v_inst34|WideOr16~0_combout ),
	.datad(\b2v_inst34|C.00001_5915~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|WideOr16~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|WideOr16 .lut_mask = "0f4f";
defparam \b2v_inst34|WideOr16 .operation_mode = "normal";
defparam \b2v_inst34|WideOr16 .output_mode = "comb_only";
defparam \b2v_inst34|WideOr16 .register_cascade_mode = "off";
defparam \b2v_inst34|WideOr16 .sum_lutc_input = "datac";
defparam \b2v_inst34|WideOr16 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y10_N0
maxii_lcell \b2v_inst34|nums_temp~5 (
// Equation(s):
// \b2v_inst34|nums_temp~5_combout  = ((\b2v_inst34|C.00001_5915~combout ) # ((\b2v_inst34|nums_temp [1] & \b2v_inst34|WideOr16~combout ))) # (!\b2v_inst34|nums_temp~4_combout )

	.clk(gnd),
	.dataa(\b2v_inst34|nums_temp~4_combout ),
	.datab(\b2v_inst34|nums_temp [1]),
	.datac(\b2v_inst34|C.00001_5915~combout ),
	.datad(\b2v_inst34|WideOr16~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|nums_temp~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|nums_temp~5 .lut_mask = "fdf5";
defparam \b2v_inst34|nums_temp~5 .operation_mode = "normal";
defparam \b2v_inst34|nums_temp~5 .output_mode = "comb_only";
defparam \b2v_inst34|nums_temp~5 .register_cascade_mode = "off";
defparam \b2v_inst34|nums_temp~5 .sum_lutc_input = "datac";
defparam \b2v_inst34|nums_temp~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y6_N1
maxii_lcell \b2v_inst34|nums_temp[2]~23 (
// Equation(s):
// \b2v_inst34|nums_temp[2]~23_combout  = (\b2v_inst14|WideOr4~combout  & (((\b2v_inst14|WideOr3~combout ) # (\b2v_inst14|WideOr5~combout )))) # (!\b2v_inst14|WideOr4~combout  & (!\b2v_inst14|WideOr3~combout  & ((!\b2v_inst14|WideOr5~combout ) # 
// (!\b2v_inst14|WideOr2~combout ))))

	.clk(gnd),
	.dataa(\b2v_inst14|WideOr2~combout ),
	.datab(\b2v_inst14|WideOr4~combout ),
	.datac(\b2v_inst14|WideOr3~combout ),
	.datad(\b2v_inst14|WideOr5~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|nums_temp[2]~23_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|nums_temp[2]~23 .lut_mask = "cdc3";
defparam \b2v_inst34|nums_temp[2]~23 .operation_mode = "normal";
defparam \b2v_inst34|nums_temp[2]~23 .output_mode = "comb_only";
defparam \b2v_inst34|nums_temp[2]~23 .register_cascade_mode = "off";
defparam \b2v_inst34|nums_temp[2]~23 .sum_lutc_input = "datac";
defparam \b2v_inst34|nums_temp[2]~23 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y6_N8
maxii_lcell \b2v_inst34|nums_temp[2]~8 (
// Equation(s):
// \b2v_inst34|nums_temp[2]~8_combout  = (((!\b2v_inst34|nums_temp[2]~23_combout ) # (!\b2v_inst34|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0_combout )) # 
// (!\b2v_inst34|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout )) # (!\b2v_inst34|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout )

	.clk(gnd),
	.dataa(\b2v_inst34|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ),
	.datab(\b2v_inst34|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout ),
	.datac(\b2v_inst34|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0_combout ),
	.datad(\b2v_inst34|nums_temp[2]~23_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|nums_temp[2]~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|nums_temp[2]~8 .lut_mask = "7fff";
defparam \b2v_inst34|nums_temp[2]~8 .operation_mode = "normal";
defparam \b2v_inst34|nums_temp[2]~8 .output_mode = "comb_only";
defparam \b2v_inst34|nums_temp[2]~8 .register_cascade_mode = "off";
defparam \b2v_inst34|nums_temp[2]~8 .sum_lutc_input = "datac";
defparam \b2v_inst34|nums_temp[2]~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y10_N1
maxii_lcell \b2v_inst34|nums_temp[1] (
// Equation(s):
// \b2v_inst34|nums_temp [1] = DFFEAS((\b2v_inst34|always2~0_combout  & (((\b2v_inst34|nums_temp~5_combout )))) # (!\b2v_inst34|always2~0_combout  & (((\b2v_inst34|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout )) # 
// (!\b2v_inst34|nums_temp~6_combout ))), GLOBAL(\clock~combout ), VCC, , \b2v_inst34|nums_temp[2]~8_combout , , , , )

	.clk(\clock~combout ),
	.dataa(\b2v_inst34|always2~0_combout ),
	.datab(\b2v_inst34|nums_temp~6_combout ),
	.datac(\b2v_inst34|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ),
	.datad(\b2v_inst34|nums_temp~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\b2v_inst34|nums_temp[2]~8_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst34|nums_temp [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|nums_temp[1] .lut_mask = "fb51";
defparam \b2v_inst34|nums_temp[1] .operation_mode = "normal";
defparam \b2v_inst34|nums_temp[1] .output_mode = "reg_only";
defparam \b2v_inst34|nums_temp[1] .register_cascade_mode = "off";
defparam \b2v_inst34|nums_temp[1] .sum_lutc_input = "datac";
defparam \b2v_inst34|nums_temp[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y7_N0
maxii_lcell \b2v_inst34|nums[1] (
// Equation(s):
// \b2v_inst14|Selector21~0  = (((M1_nums[1] & !\b2v_inst14|cur_state.0000_2957~combout )))
// \b2v_inst34|nums [1] = DFFEAS(\b2v_inst14|Selector21~0 , GLOBAL(\clock~combout ), VCC, , , \b2v_inst34|nums_temp [1], , , VCC)

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\b2v_inst34|nums_temp [1]),
	.datad(\b2v_inst14|cur_state.0000_2957~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst14|Selector21~0 ),
	.regout(\b2v_inst34|nums [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|nums[1] .lut_mask = "00f0";
defparam \b2v_inst34|nums[1] .operation_mode = "normal";
defparam \b2v_inst34|nums[1] .output_mode = "reg_and_comb";
defparam \b2v_inst34|nums[1] .register_cascade_mode = "off";
defparam \b2v_inst34|nums[1] .sum_lutc_input = "qfbk";
defparam \b2v_inst34|nums[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y6_N0
maxii_lcell \b2v_inst14|WideOr9 (
// Equation(s):
// \b2v_inst14|WideOr9~combout  = (\b2v_inst14|cur_state.1100_2528~combout ) # (((\b2v_inst14|cur_state.1010_2606~combout ) # (!\b2v_inst14|WideNor0~0_combout )) # (!\b2v_inst14|WideOr8~0_combout ))

	.clk(gnd),
	.dataa(\b2v_inst14|cur_state.1100_2528~combout ),
	.datab(\b2v_inst14|WideOr8~0_combout ),
	.datac(\b2v_inst14|WideNor0~0_combout ),
	.datad(\b2v_inst14|cur_state.1010_2606~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst14|WideOr9~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst14|WideOr9 .lut_mask = "ffbf";
defparam \b2v_inst14|WideOr9 .operation_mode = "normal";
defparam \b2v_inst14|WideOr9 .output_mode = "comb_only";
defparam \b2v_inst14|WideOr9 .register_cascade_mode = "off";
defparam \b2v_inst14|WideOr9 .sum_lutc_input = "datac";
defparam \b2v_inst14|WideOr9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y6_N8
maxii_lcell \b2v_inst14|gs2[1] (
// Equation(s):
// \b2v_inst14|gs2 [1] = ((\b2v_inst14|WideOr9~combout  & ((\b2v_inst14|gs2 [1]))) # (!\b2v_inst14|WideOr9~combout  & (\b2v_inst14|Selector21~0 )))

	.clk(gnd),
	.dataa(\b2v_inst14|Selector21~0 ),
	.datab(vcc),
	.datac(\b2v_inst14|WideOr9~combout ),
	.datad(\b2v_inst14|gs2 [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst14|gs2 [1]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst14|gs2[1] .lut_mask = "fa0a";
defparam \b2v_inst14|gs2[1] .operation_mode = "normal";
defparam \b2v_inst14|gs2[1] .output_mode = "comb_only";
defparam \b2v_inst14|gs2[1] .register_cascade_mode = "off";
defparam \b2v_inst14|gs2[1] .sum_lutc_input = "datac";
defparam \b2v_inst14|gs2[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y8_N1
maxii_lcell \b2v_inst34|WideOr24 (
// Equation(s):
// \b2v_inst34|WideOr24~combout  = (\b2v_inst34|C.00100_5879~combout ) # ((\b2v_inst34|C.00110_5855~combout ) # ((\b2v_inst34|C.00101_5867~combout ) # (\b2v_inst34|C.00011_5891~combout )))

	.clk(gnd),
	.dataa(\b2v_inst34|C.00100_5879~combout ),
	.datab(\b2v_inst34|C.00110_5855~combout ),
	.datac(\b2v_inst34|C.00101_5867~combout ),
	.datad(\b2v_inst34|C.00011_5891~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|WideOr24~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|WideOr24 .lut_mask = "fffe";
defparam \b2v_inst34|WideOr24 .operation_mode = "normal";
defparam \b2v_inst34|WideOr24 .output_mode = "comb_only";
defparam \b2v_inst34|WideOr24 .register_cascade_mode = "off";
defparam \b2v_inst34|WideOr24 .sum_lutc_input = "datac";
defparam \b2v_inst34|WideOr24 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y6_N2
maxii_lcell \b2v_inst34|nums_temp~9 (
// Equation(s):
// \b2v_inst34|nums_temp~9_combout  = (\b2v_inst34|always2~0_combout  & ((\b2v_inst34|WideOr24~combout ) # ((\b2v_inst34|nums_temp [0] & \b2v_inst34|WideOr16~combout ))))

	.clk(gnd),
	.dataa(\b2v_inst34|always2~0_combout ),
	.datab(\b2v_inst34|WideOr24~combout ),
	.datac(\b2v_inst34|nums_temp [0]),
	.datad(\b2v_inst34|WideOr16~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|nums_temp~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|nums_temp~9 .lut_mask = "a888";
defparam \b2v_inst34|nums_temp~9 .operation_mode = "normal";
defparam \b2v_inst34|nums_temp~9 .output_mode = "comb_only";
defparam \b2v_inst34|nums_temp~9 .register_cascade_mode = "off";
defparam \b2v_inst34|nums_temp~9 .sum_lutc_input = "datac";
defparam \b2v_inst34|nums_temp~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y6_N4
maxii_lcell \b2v_inst34|nums_temp[0] (
// Equation(s):
// \b2v_inst34|nums_temp [0] = DFFEAS((\b2v_inst34|nums_temp~9_combout ) # ((\b2v_inst34|nums_temp[2]~23_combout  & ((\b2v_inst34|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ) # 
// (\b2v_inst34|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout )))), GLOBAL(\clock~combout ), VCC, , \b2v_inst34|nums_temp[2]~8_combout , , , , )

	.clk(\clock~combout ),
	.dataa(\b2v_inst34|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ),
	.datab(\b2v_inst34|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout ),
	.datac(\b2v_inst34|nums_temp[2]~23_combout ),
	.datad(\b2v_inst34|nums_temp~9_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\b2v_inst34|nums_temp[2]~8_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst34|nums_temp [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|nums_temp[0] .lut_mask = "ffe0";
defparam \b2v_inst34|nums_temp[0] .operation_mode = "normal";
defparam \b2v_inst34|nums_temp[0] .output_mode = "reg_only";
defparam \b2v_inst34|nums_temp[0] .register_cascade_mode = "off";
defparam \b2v_inst34|nums_temp[0] .sum_lutc_input = "datac";
defparam \b2v_inst34|nums_temp[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y7_N5
maxii_lcell \b2v_inst14|gs2[0] (
// Equation(s):
// \b2v_inst14|gs2 [0] = ((\b2v_inst14|WideOr9~combout  & ((\b2v_inst14|gs2 [0]))) # (!\b2v_inst14|WideOr9~combout  & (\b2v_inst14|Selector22~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst14|Selector22~0_combout ),
	.datac(\b2v_inst14|gs2 [0]),
	.datad(\b2v_inst14|WideOr9~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst14|gs2 [0]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst14|gs2[0] .lut_mask = "f0cc";
defparam \b2v_inst14|gs2[0] .operation_mode = "normal";
defparam \b2v_inst14|gs2[0] .output_mode = "comb_only";
defparam \b2v_inst14|gs2[0] .register_cascade_mode = "off";
defparam \b2v_inst14|gs2[0] .sum_lutc_input = "datac";
defparam \b2v_inst14|gs2[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y7_N6
maxii_lcell \b2v_inst34|nums[0] (
// Equation(s):
// \b2v_inst14|always6~5  = (\b2v_inst14|gs2 [1] & (\b2v_inst34|nums [1] & (M1_nums[0] $ (!\b2v_inst14|gs2 [0])))) # (!\b2v_inst14|gs2 [1] & (!\b2v_inst34|nums [1] & (M1_nums[0] $ (!\b2v_inst14|gs2 [0]))))
// \b2v_inst34|nums [0] = DFFEAS(\b2v_inst14|always6~5 , GLOBAL(\clock~combout ), VCC, , , \b2v_inst34|nums_temp [0], , , VCC)

	.clk(\clock~combout ),
	.dataa(\b2v_inst14|gs2 [1]),
	.datab(\b2v_inst34|nums [1]),
	.datac(\b2v_inst34|nums_temp [0]),
	.datad(\b2v_inst14|gs2 [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst14|always6~5 ),
	.regout(\b2v_inst34|nums [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|nums[0] .lut_mask = "9009";
defparam \b2v_inst34|nums[0] .operation_mode = "normal";
defparam \b2v_inst34|nums[0] .output_mode = "reg_and_comb";
defparam \b2v_inst34|nums[0] .register_cascade_mode = "off";
defparam \b2v_inst34|nums[0] .sum_lutc_input = "qfbk";
defparam \b2v_inst34|nums[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y7_N9
maxii_lcell \b2v_inst14|Selector22~0 (
// Equation(s):
// \b2v_inst14|Selector22~0_combout  = (((\b2v_inst34|nums [0] & !\b2v_inst14|cur_state.0000_2957~combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\b2v_inst34|nums [0]),
	.datad(\b2v_inst14|cur_state.0000_2957~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst14|Selector22~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst14|Selector22~0 .lut_mask = "00f0";
defparam \b2v_inst14|Selector22~0 .operation_mode = "normal";
defparam \b2v_inst14|Selector22~0 .output_mode = "comb_only";
defparam \b2v_inst14|Selector22~0 .register_cascade_mode = "off";
defparam \b2v_inst14|Selector22~0 .sum_lutc_input = "datac";
defparam \b2v_inst14|Selector22~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y3_N0
maxii_lcell \b2v_inst14|ys2[0] (
// Equation(s):
// \b2v_inst14|ys2 [0] = ((\b2v_inst14|WideOr11~combout  & (\b2v_inst14|ys2 [0])) # (!\b2v_inst14|WideOr11~combout  & ((\b2v_inst14|Selector22~0_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst14|ys2 [0]),
	.datac(\b2v_inst14|WideOr11~combout ),
	.datad(\b2v_inst14|Selector22~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst14|ys2 [0]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst14|ys2[0] .lut_mask = "cfc0";
defparam \b2v_inst14|ys2[0] .operation_mode = "normal";
defparam \b2v_inst14|ys2[0] .output_mode = "comb_only";
defparam \b2v_inst14|ys2[0] .register_cascade_mode = "off";
defparam \b2v_inst14|ys2[0] .sum_lutc_input = "datac";
defparam \b2v_inst14|ys2[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y3_N8
maxii_lcell \b2v_inst14|ys2[1] (
// Equation(s):
// \b2v_inst14|ys2 [1] = ((\b2v_inst14|WideOr11~combout  & ((\b2v_inst14|ys2 [1]))) # (!\b2v_inst14|WideOr11~combout  & (\b2v_inst14|Selector21~0 )))

	.clk(gnd),
	.dataa(\b2v_inst14|Selector21~0 ),
	.datab(vcc),
	.datac(\b2v_inst14|WideOr11~combout ),
	.datad(\b2v_inst14|ys2 [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst14|ys2 [1]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst14|ys2[1] .lut_mask = "fa0a";
defparam \b2v_inst14|ys2[1] .operation_mode = "normal";
defparam \b2v_inst14|ys2[1] .output_mode = "comb_only";
defparam \b2v_inst14|ys2[1] .register_cascade_mode = "off";
defparam \b2v_inst14|ys2[1] .sum_lutc_input = "datac";
defparam \b2v_inst14|ys2[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y7_N4
maxii_lcell \b2v_inst14|always6~39 (
// Equation(s):
// \b2v_inst14|always6~39_combout  = (\b2v_inst14|ys2 [0] & (\b2v_inst34|nums [0] & (\b2v_inst34|nums [1] $ (!\b2v_inst14|ys2 [1])))) # (!\b2v_inst14|ys2 [0] & (!\b2v_inst34|nums [0] & (\b2v_inst34|nums [1] $ (!\b2v_inst14|ys2 [1]))))

	.clk(gnd),
	.dataa(\b2v_inst14|ys2 [0]),
	.datab(\b2v_inst34|nums [1]),
	.datac(\b2v_inst34|nums [0]),
	.datad(\b2v_inst14|ys2 [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst14|always6~39_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst14|always6~39 .lut_mask = "8421";
defparam \b2v_inst14|always6~39 .operation_mode = "normal";
defparam \b2v_inst14|always6~39 .output_mode = "comb_only";
defparam \b2v_inst14|always6~39 .register_cascade_mode = "off";
defparam \b2v_inst14|always6~39 .sum_lutc_input = "datac";
defparam \b2v_inst14|always6~39 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y6_N7
maxii_lcell \b2v_inst34|nums_temp~11 (
// Equation(s):
// \b2v_inst34|nums_temp~11_combout  = ((!\b2v_inst34|C.00001_5915~combout  & (!\b2v_inst34|C.00100_5879~combout  & !\b2v_inst34|C.00011_5891~combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst34|C.00001_5915~combout ),
	.datac(\b2v_inst34|C.00100_5879~combout ),
	.datad(\b2v_inst34|C.00011_5891~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|nums_temp~11_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|nums_temp~11 .lut_mask = "0003";
defparam \b2v_inst34|nums_temp~11 .operation_mode = "normal";
defparam \b2v_inst34|nums_temp~11 .output_mode = "comb_only";
defparam \b2v_inst34|nums_temp~11 .register_cascade_mode = "off";
defparam \b2v_inst34|nums_temp~11 .sum_lutc_input = "datac";
defparam \b2v_inst34|nums_temp~11 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y6_N6
maxii_lcell \b2v_inst34|nums_temp~12 (
// Equation(s):
// \b2v_inst34|nums_temp~12_combout  = ((\b2v_inst34|C.00110_5855~combout ) # ((\b2v_inst34|nums_temp [3] & \b2v_inst34|WideOr16~combout ))) # (!\b2v_inst34|nums_temp~11_combout )

	.clk(gnd),
	.dataa(\b2v_inst34|nums_temp~11_combout ),
	.datab(\b2v_inst34|nums_temp [3]),
	.datac(\b2v_inst34|C.00110_5855~combout ),
	.datad(\b2v_inst34|WideOr16~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|nums_temp~12_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|nums_temp~12 .lut_mask = "fdf5";
defparam \b2v_inst34|nums_temp~12 .operation_mode = "normal";
defparam \b2v_inst34|nums_temp~12 .output_mode = "comb_only";
defparam \b2v_inst34|nums_temp~12 .register_cascade_mode = "off";
defparam \b2v_inst34|nums_temp~12 .sum_lutc_input = "datac";
defparam \b2v_inst34|nums_temp~12 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y6_N9
maxii_lcell \b2v_inst34|nums_temp~13 (
// Equation(s):
// \b2v_inst34|nums_temp~13_combout  = (\b2v_inst34|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout ) # ((\b2v_inst34|Equal3~7_combout ) # (\b2v_inst34|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout  $ 
// (!\b2v_inst34|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0_combout )))

	.clk(gnd),
	.dataa(\b2v_inst34|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout ),
	.datab(\b2v_inst34|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ),
	.datac(\b2v_inst34|Equal3~7_combout ),
	.datad(\b2v_inst34|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|nums_temp~13_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|nums_temp~13 .lut_mask = "fefb";
defparam \b2v_inst34|nums_temp~13 .operation_mode = "normal";
defparam \b2v_inst34|nums_temp~13 .output_mode = "comb_only";
defparam \b2v_inst34|nums_temp~13 .register_cascade_mode = "off";
defparam \b2v_inst34|nums_temp~13 .sum_lutc_input = "datac";
defparam \b2v_inst34|nums_temp~13 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y6_N1
maxii_lcell \b2v_inst34|nums_temp[3] (
// Equation(s):
// \b2v_inst34|nums_temp [3] = DFFEAS(((\b2v_inst34|always2~0_combout  & (\b2v_inst34|nums_temp~12_combout )) # (!\b2v_inst34|always2~0_combout  & ((\b2v_inst34|nums_temp~13_combout )))), GLOBAL(\clock~combout ), VCC, , \b2v_inst34|nums_temp[2]~8_combout , , 
// , , )

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(\b2v_inst34|always2~0_combout ),
	.datac(\b2v_inst34|nums_temp~12_combout ),
	.datad(\b2v_inst34|nums_temp~13_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\b2v_inst34|nums_temp[2]~8_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst34|nums_temp [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|nums_temp[3] .lut_mask = "f3c0";
defparam \b2v_inst34|nums_temp[3] .operation_mode = "normal";
defparam \b2v_inst34|nums_temp[3] .output_mode = "reg_only";
defparam \b2v_inst34|nums_temp[3] .register_cascade_mode = "off";
defparam \b2v_inst34|nums_temp[3] .sum_lutc_input = "datac";
defparam \b2v_inst34|nums_temp[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y7_N3
maxii_lcell \b2v_inst34|nums[3] (
// Equation(s):
// \b2v_inst14|Selector4~0  = (((M1_nums[3] & !\b2v_inst14|cur_state.0000_2957~combout )))
// \b2v_inst34|nums [3] = DFFEAS(\b2v_inst14|Selector4~0 , GLOBAL(\clock~combout ), VCC, , , \b2v_inst34|nums_temp [3], , , VCC)

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\b2v_inst34|nums_temp [3]),
	.datad(\b2v_inst14|cur_state.0000_2957~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst14|Selector4~0 ),
	.regout(\b2v_inst34|nums [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|nums[3] .lut_mask = "00f0";
defparam \b2v_inst34|nums[3] .operation_mode = "normal";
defparam \b2v_inst34|nums[3] .output_mode = "reg_and_comb";
defparam \b2v_inst34|nums[3] .register_cascade_mode = "off";
defparam \b2v_inst34|nums[3] .sum_lutc_input = "qfbk";
defparam \b2v_inst34|nums[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y10_N4
maxii_lcell \b2v_inst34|nums_temp~15 (
// Equation(s):
// \b2v_inst34|nums_temp~15_combout  = (\b2v_inst34|C.00001_5915~combout ) # ((\b2v_inst34|C.00011_5891~combout ) # ((\b2v_inst34|nums_temp [2] & \b2v_inst34|WideOr16~combout )))

	.clk(gnd),
	.dataa(\b2v_inst34|nums_temp [2]),
	.datab(\b2v_inst34|C.00001_5915~combout ),
	.datac(\b2v_inst34|C.00011_5891~combout ),
	.datad(\b2v_inst34|WideOr16~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|nums_temp~15_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|nums_temp~15 .lut_mask = "fefc";
defparam \b2v_inst34|nums_temp~15 .operation_mode = "normal";
defparam \b2v_inst34|nums_temp~15 .output_mode = "comb_only";
defparam \b2v_inst34|nums_temp~15 .register_cascade_mode = "off";
defparam \b2v_inst34|nums_temp~15 .sum_lutc_input = "datac";
defparam \b2v_inst34|nums_temp~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y10_N5
maxii_lcell \b2v_inst34|nums_temp~16 (
// Equation(s):
// \b2v_inst34|nums_temp~16_combout  = (\b2v_inst34|Equal3~7_combout ) # ((\b2v_inst34|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout  & (\b2v_inst34|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout )) # 
// (!\b2v_inst34|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout  & ((!\b2v_inst34|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0_combout ))))

	.clk(gnd),
	.dataa(\b2v_inst34|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout ),
	.datab(\b2v_inst34|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0_combout ),
	.datac(\b2v_inst34|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ),
	.datad(\b2v_inst34|Equal3~7_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|nums_temp~16_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|nums_temp~16 .lut_mask = "ffa3";
defparam \b2v_inst34|nums_temp~16 .operation_mode = "normal";
defparam \b2v_inst34|nums_temp~16 .output_mode = "comb_only";
defparam \b2v_inst34|nums_temp~16 .register_cascade_mode = "off";
defparam \b2v_inst34|nums_temp~16 .sum_lutc_input = "datac";
defparam \b2v_inst34|nums_temp~16 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y10_N6
maxii_lcell \b2v_inst34|nums_temp[2] (
// Equation(s):
// \b2v_inst34|nums_temp [2] = DFFEAS((\b2v_inst34|always2~0_combout  & (((\b2v_inst34|nums_temp~15_combout )))) # (!\b2v_inst34|always2~0_combout  & (((\b2v_inst34|nums_temp~16_combout )))), GLOBAL(\clock~combout ), VCC, , \b2v_inst34|nums_temp[2]~8_combout 
// , , , , )

	.clk(\clock~combout ),
	.dataa(\b2v_inst34|always2~0_combout ),
	.datab(vcc),
	.datac(\b2v_inst34|nums_temp~15_combout ),
	.datad(\b2v_inst34|nums_temp~16_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\b2v_inst34|nums_temp[2]~8_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst34|nums_temp [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|nums_temp[2] .lut_mask = "f5a0";
defparam \b2v_inst34|nums_temp[2] .operation_mode = "normal";
defparam \b2v_inst34|nums_temp[2] .output_mode = "reg_only";
defparam \b2v_inst34|nums_temp[2] .register_cascade_mode = "off";
defparam \b2v_inst34|nums_temp[2] .sum_lutc_input = "datac";
defparam \b2v_inst34|nums_temp[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y7_N2
maxii_lcell \b2v_inst34|nums[2] (
// Equation(s):
// \b2v_inst14|Selector20~0  = (((M1_nums[2] & !\b2v_inst14|cur_state.0000_2957~combout )))
// \b2v_inst34|nums [2] = DFFEAS(\b2v_inst14|Selector20~0 , GLOBAL(\clock~combout ), VCC, , , \b2v_inst34|nums_temp [2], , , VCC)

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\b2v_inst34|nums_temp [2]),
	.datad(\b2v_inst14|cur_state.0000_2957~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst14|Selector20~0 ),
	.regout(\b2v_inst34|nums [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|nums[2] .lut_mask = "00f0";
defparam \b2v_inst34|nums[2] .operation_mode = "normal";
defparam \b2v_inst34|nums[2] .output_mode = "reg_and_comb";
defparam \b2v_inst34|nums[2] .register_cascade_mode = "off";
defparam \b2v_inst34|nums[2] .sum_lutc_input = "qfbk";
defparam \b2v_inst34|nums[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y7_N5
maxii_lcell \b2v_inst14|ys2[2] (
// Equation(s):
// \b2v_inst14|ys2 [2] = ((\b2v_inst14|WideOr11~combout  & (\b2v_inst14|ys2 [2])) # (!\b2v_inst14|WideOr11~combout  & ((\b2v_inst14|Selector20~0 ))))

	.clk(gnd),
	.dataa(\b2v_inst14|ys2 [2]),
	.datab(vcc),
	.datac(\b2v_inst14|Selector20~0 ),
	.datad(\b2v_inst14|WideOr11~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst14|ys2 [2]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst14|ys2[2] .lut_mask = "aaf0";
defparam \b2v_inst14|ys2[2] .operation_mode = "normal";
defparam \b2v_inst14|ys2[2] .output_mode = "comb_only";
defparam \b2v_inst14|ys2[2] .register_cascade_mode = "off";
defparam \b2v_inst14|ys2[2] .sum_lutc_input = "datac";
defparam \b2v_inst14|ys2[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y7_N7
maxii_lcell \b2v_inst14|ys2[3] (
// Equation(s):
// \b2v_inst14|ys2 [3] = ((\b2v_inst14|WideOr11~combout  & (\b2v_inst14|ys2 [3])) # (!\b2v_inst14|WideOr11~combout  & ((\b2v_inst14|Selector4~0 ))))

	.clk(gnd),
	.dataa(\b2v_inst14|ys2 [3]),
	.datab(\b2v_inst14|Selector4~0 ),
	.datac(vcc),
	.datad(\b2v_inst14|WideOr11~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst14|ys2 [3]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst14|ys2[3] .lut_mask = "aacc";
defparam \b2v_inst14|ys2[3] .operation_mode = "normal";
defparam \b2v_inst14|ys2[3] .output_mode = "comb_only";
defparam \b2v_inst14|ys2[3] .register_cascade_mode = "off";
defparam \b2v_inst14|ys2[3] .sum_lutc_input = "datac";
defparam \b2v_inst14|ys2[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y7_N8
maxii_lcell \b2v_inst14|always6~40 (
// Equation(s):
// \b2v_inst14|always6~40_combout  = (\b2v_inst34|nums [3] & (\b2v_inst14|ys2 [3] & (\b2v_inst34|nums [2] $ (!\b2v_inst14|ys2 [2])))) # (!\b2v_inst34|nums [3] & (!\b2v_inst14|ys2 [3] & (\b2v_inst34|nums [2] $ (!\b2v_inst14|ys2 [2]))))

	.clk(gnd),
	.dataa(\b2v_inst34|nums [3]),
	.datab(\b2v_inst34|nums [2]),
	.datac(\b2v_inst14|ys2 [2]),
	.datad(\b2v_inst14|ys2 [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst14|always6~40_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst14|always6~40 .lut_mask = "8241";
defparam \b2v_inst14|always6~40 .operation_mode = "normal";
defparam \b2v_inst14|always6~40 .output_mode = "comb_only";
defparam \b2v_inst14|always6~40 .register_cascade_mode = "off";
defparam \b2v_inst14|always6~40 .sum_lutc_input = "datac";
defparam \b2v_inst14|always6~40 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y4_N1
maxii_lcell \b2v_inst34|seg_temp13~1 (
// Equation(s):
// \b2v_inst34|seg_temp13~1_combout  = (((!\b2v_inst34|C.00101_5867~combout  & !\b2v_inst34|C.00010_5903~combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\b2v_inst34|C.00101_5867~combout ),
	.datad(\b2v_inst34|C.00010_5903~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|seg_temp13~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|seg_temp13~1 .lut_mask = "000f";
defparam \b2v_inst34|seg_temp13~1 .operation_mode = "normal";
defparam \b2v_inst34|seg_temp13~1 .output_mode = "comb_only";
defparam \b2v_inst34|seg_temp13~1 .register_cascade_mode = "off";
defparam \b2v_inst34|seg_temp13~1 .sum_lutc_input = "datac";
defparam \b2v_inst34|seg_temp13~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y10_N7
maxii_lcell \b2v_inst34|nums_temp~18 (
// Equation(s):
// \b2v_inst34|nums_temp~18_combout  = (((\b2v_inst34|nums_temp [5] & \b2v_inst34|WideOr16~combout )) # (!\b2v_inst34|seg_temp13~1_combout )) # (!\b2v_inst34|nums_temp~11_combout )

	.clk(gnd),
	.dataa(\b2v_inst34|nums_temp~11_combout ),
	.datab(\b2v_inst34|nums_temp [5]),
	.datac(\b2v_inst34|seg_temp13~1_combout ),
	.datad(\b2v_inst34|WideOr16~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|nums_temp~18_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|nums_temp~18 .lut_mask = "df5f";
defparam \b2v_inst34|nums_temp~18 .operation_mode = "normal";
defparam \b2v_inst34|nums_temp~18 .output_mode = "comb_only";
defparam \b2v_inst34|nums_temp~18 .register_cascade_mode = "off";
defparam \b2v_inst34|nums_temp~18 .sum_lutc_input = "datac";
defparam \b2v_inst34|nums_temp~18 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y10_N9
maxii_lcell \b2v_inst34|nums_temp[5] (
// Equation(s):
// \b2v_inst34|nums_temp [5] = DFFEAS((\b2v_inst34|always2~0_combout  & (((\b2v_inst34|nums_temp~18_combout )))) # (!\b2v_inst34|always2~0_combout  & (((!\b2v_inst34|nums_temp~6_combout )) # 
// (!\b2v_inst34|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ))), GLOBAL(\clock~combout ), VCC, , \b2v_inst34|nums_temp[2]~8_combout , , , , )

	.clk(\clock~combout ),
	.dataa(\b2v_inst34|always2~0_combout ),
	.datab(\b2v_inst34|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ),
	.datac(\b2v_inst34|nums_temp~18_combout ),
	.datad(\b2v_inst34|nums_temp~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\b2v_inst34|nums_temp[2]~8_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst34|nums_temp [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|nums_temp[5] .lut_mask = "b1f5";
defparam \b2v_inst34|nums_temp[5] .operation_mode = "normal";
defparam \b2v_inst34|nums_temp[5] .output_mode = "reg_only";
defparam \b2v_inst34|nums_temp[5] .register_cascade_mode = "off";
defparam \b2v_inst34|nums_temp[5] .sum_lutc_input = "datac";
defparam \b2v_inst34|nums_temp[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y6_N0
maxii_lcell \b2v_inst34|nums[5] (
// Equation(s):
// \b2v_inst14|Selector5~0  = (((M1_nums[5] & !\b2v_inst14|cur_state.0000_2957~combout )))
// \b2v_inst34|nums [5] = DFFEAS(\b2v_inst14|Selector5~0 , GLOBAL(\clock~combout ), VCC, , , \b2v_inst34|nums_temp [5], , , VCC)

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\b2v_inst34|nums_temp [5]),
	.datad(\b2v_inst14|cur_state.0000_2957~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst14|Selector5~0 ),
	.regout(\b2v_inst34|nums [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|nums[5] .lut_mask = "00f0";
defparam \b2v_inst34|nums[5] .operation_mode = "normal";
defparam \b2v_inst34|nums[5] .output_mode = "reg_and_comb";
defparam \b2v_inst34|nums[5] .register_cascade_mode = "off";
defparam \b2v_inst34|nums[5] .sum_lutc_input = "qfbk";
defparam \b2v_inst34|nums[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y6_N9
maxii_lcell \b2v_inst14|ys2[5] (
// Equation(s):
// \b2v_inst14|ys2 [5] = ((\b2v_inst14|WideOr11~combout  & (\b2v_inst14|ys2 [5])) # (!\b2v_inst14|WideOr11~combout  & ((\b2v_inst14|Selector5~0 ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst14|ys2 [5]),
	.datac(\b2v_inst14|WideOr11~combout ),
	.datad(\b2v_inst14|Selector5~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst14|ys2 [5]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst14|ys2[5] .lut_mask = "cfc0";
defparam \b2v_inst14|ys2[5] .operation_mode = "normal";
defparam \b2v_inst14|ys2[5] .output_mode = "comb_only";
defparam \b2v_inst14|ys2[5] .register_cascade_mode = "off";
defparam \b2v_inst14|ys2[5] .sum_lutc_input = "datac";
defparam \b2v_inst14|ys2[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y10_N1
maxii_lcell \b2v_inst34|nums_temp~20 (
// Equation(s):
// \b2v_inst34|nums_temp~20_combout  = (\b2v_inst34|C.00001_5915~combout ) # (((\b2v_inst34|nums_temp [4] & \b2v_inst34|WideOr16~combout )) # (!\b2v_inst34|WideOr30~0_combout ))

	.clk(gnd),
	.dataa(\b2v_inst34|nums_temp [4]),
	.datab(\b2v_inst34|C.00001_5915~combout ),
	.datac(\b2v_inst34|WideOr30~0_combout ),
	.datad(\b2v_inst34|WideOr16~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|nums_temp~20_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|nums_temp~20 .lut_mask = "efcf";
defparam \b2v_inst34|nums_temp~20 .operation_mode = "normal";
defparam \b2v_inst34|nums_temp~20 .output_mode = "comb_only";
defparam \b2v_inst34|nums_temp~20 .register_cascade_mode = "off";
defparam \b2v_inst34|nums_temp~20 .sum_lutc_input = "datac";
defparam \b2v_inst34|nums_temp~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y10_N4
maxii_lcell \b2v_inst34|nums_temp~21 (
// Equation(s):
// \b2v_inst34|nums_temp~21_combout  = (\b2v_inst34|Equal3~7_combout ) # ((\b2v_inst34|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0_combout ) # ((\b2v_inst34|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ) # 
// (!\b2v_inst34|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout )))

	.clk(gnd),
	.dataa(\b2v_inst34|Equal3~7_combout ),
	.datab(\b2v_inst34|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0_combout ),
	.datac(\b2v_inst34|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ),
	.datad(\b2v_inst34|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|nums_temp~21_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|nums_temp~21 .lut_mask = "feff";
defparam \b2v_inst34|nums_temp~21 .operation_mode = "normal";
defparam \b2v_inst34|nums_temp~21 .output_mode = "comb_only";
defparam \b2v_inst34|nums_temp~21 .register_cascade_mode = "off";
defparam \b2v_inst34|nums_temp~21 .sum_lutc_input = "datac";
defparam \b2v_inst34|nums_temp~21 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y10_N5
maxii_lcell \b2v_inst34|nums_temp[4] (
// Equation(s):
// \b2v_inst34|nums_temp [4] = DFFEAS(((\b2v_inst34|always2~0_combout  & (\b2v_inst34|nums_temp~20_combout )) # (!\b2v_inst34|always2~0_combout  & ((\b2v_inst34|nums_temp~21_combout )))), GLOBAL(\clock~combout ), VCC, , \b2v_inst34|nums_temp[2]~8_combout , , 
// , , )

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(\b2v_inst34|nums_temp~20_combout ),
	.datac(\b2v_inst34|always2~0_combout ),
	.datad(\b2v_inst34|nums_temp~21_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\b2v_inst34|nums_temp[2]~8_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst34|nums_temp [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|nums_temp[4] .lut_mask = "cfc0";
defparam \b2v_inst34|nums_temp[4] .operation_mode = "normal";
defparam \b2v_inst34|nums_temp[4] .output_mode = "reg_only";
defparam \b2v_inst34|nums_temp[4] .register_cascade_mode = "off";
defparam \b2v_inst34|nums_temp[4] .sum_lutc_input = "datac";
defparam \b2v_inst34|nums_temp[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y6_N0
maxii_lcell \b2v_inst34|nums[4] (
// Equation(s):
// \b2v_inst14|Selector18~0  = (!\b2v_inst14|cur_state.0000_2957~combout  & (((M1_nums[4]))))
// \b2v_inst34|nums [4] = DFFEAS(\b2v_inst14|Selector18~0 , GLOBAL(\clock~combout ), VCC, , , \b2v_inst34|nums_temp [4], , , VCC)

	.clk(\clock~combout ),
	.dataa(\b2v_inst14|cur_state.0000_2957~combout ),
	.datab(vcc),
	.datac(\b2v_inst34|nums_temp [4]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst14|Selector18~0 ),
	.regout(\b2v_inst34|nums [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|nums[4] .lut_mask = "5050";
defparam \b2v_inst34|nums[4] .operation_mode = "normal";
defparam \b2v_inst34|nums[4] .output_mode = "reg_and_comb";
defparam \b2v_inst34|nums[4] .register_cascade_mode = "off";
defparam \b2v_inst34|nums[4] .sum_lutc_input = "qfbk";
defparam \b2v_inst34|nums[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y6_N3
maxii_lcell \b2v_inst14|ys2[4] (
// Equation(s):
// \b2v_inst14|ys2 [4] = ((\b2v_inst14|WideOr11~combout  & (\b2v_inst14|ys2 [4])) # (!\b2v_inst14|WideOr11~combout  & ((\b2v_inst14|Selector18~0 ))))

	.clk(gnd),
	.dataa(\b2v_inst14|ys2 [4]),
	.datab(\b2v_inst14|Selector18~0 ),
	.datac(vcc),
	.datad(\b2v_inst14|WideOr11~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst14|ys2 [4]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst14|ys2[4] .lut_mask = "aacc";
defparam \b2v_inst14|ys2[4] .operation_mode = "normal";
defparam \b2v_inst14|ys2[4] .output_mode = "comb_only";
defparam \b2v_inst14|ys2[4] .register_cascade_mode = "off";
defparam \b2v_inst14|ys2[4] .sum_lutc_input = "datac";
defparam \b2v_inst14|ys2[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y6_N4
maxii_lcell \b2v_inst14|always6~41 (
// Equation(s):
// \b2v_inst14|always6~41_combout  = (\b2v_inst34|nums [5] & (\b2v_inst14|ys2 [5] & (\b2v_inst34|nums [4] $ (!\b2v_inst14|ys2 [4])))) # (!\b2v_inst34|nums [5] & (!\b2v_inst14|ys2 [5] & (\b2v_inst34|nums [4] $ (!\b2v_inst14|ys2 [4]))))

	.clk(gnd),
	.dataa(\b2v_inst34|nums [5]),
	.datab(\b2v_inst14|ys2 [5]),
	.datac(\b2v_inst34|nums [4]),
	.datad(\b2v_inst14|ys2 [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst14|always6~41_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst14|always6~41 .lut_mask = "9009";
defparam \b2v_inst14|always6~41 .operation_mode = "normal";
defparam \b2v_inst14|always6~41 .output_mode = "comb_only";
defparam \b2v_inst14|always6~41 .register_cascade_mode = "off";
defparam \b2v_inst14|always6~41 .sum_lutc_input = "datac";
defparam \b2v_inst14|always6~41 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y8_N2
maxii_lcell \b2v_inst34|numb_temp~2 (
// Equation(s):
// \b2v_inst34|numb_temp~2_combout  = (\b2v_inst34|C.00111_5843~combout ) # ((\b2v_inst34|C.01011_5795~combout ) # ((\b2v_inst34|numb_temp [1] & \b2v_inst34|WideOr17~combout )))

	.clk(gnd),
	.dataa(\b2v_inst34|C.00111_5843~combout ),
	.datab(\b2v_inst34|numb_temp [1]),
	.datac(\b2v_inst34|C.01011_5795~combout ),
	.datad(\b2v_inst34|WideOr17~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|numb_temp~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|numb_temp~2 .lut_mask = "fefa";
defparam \b2v_inst34|numb_temp~2 .operation_mode = "normal";
defparam \b2v_inst34|numb_temp~2 .output_mode = "comb_only";
defparam \b2v_inst34|numb_temp~2 .register_cascade_mode = "off";
defparam \b2v_inst34|numb_temp~2 .sum_lutc_input = "datac";
defparam \b2v_inst34|numb_temp~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N5
maxii_lcell \b2v_inst34|numb_temp~1 (
// Equation(s):
// \b2v_inst34|numb_temp~1_combout  = ((\b2v_inst34|sel61 [0] & (\b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[27]~3_combout  & !\b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[26]~0_combout )) # (!\b2v_inst34|sel61 [0] & 
// ((\b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[27]~3_combout ) # (!\b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[26]~0_combout )))) # (!\b2v_inst34|numb_temp~0_combout )

	.clk(gnd),
	.dataa(\b2v_inst34|sel61 [0]),
	.datab(\b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[27]~3_combout ),
	.datac(\b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[26]~0_combout ),
	.datad(\b2v_inst34|numb_temp~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|numb_temp~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|numb_temp~1 .lut_mask = "4dff";
defparam \b2v_inst34|numb_temp~1 .operation_mode = "normal";
defparam \b2v_inst34|numb_temp~1 .output_mode = "comb_only";
defparam \b2v_inst34|numb_temp~1 .register_cascade_mode = "off";
defparam \b2v_inst34|numb_temp~1 .sum_lutc_input = "datac";
defparam \b2v_inst34|numb_temp~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N6
maxii_lcell \b2v_inst34|numb_temp[1] (
// Equation(s):
// \b2v_inst34|numb_temp [1] = DFFEAS((\b2v_inst34|always2~0_combout  & (((\b2v_inst34|numb_temp~2_combout )) # (!\b2v_inst34|Selector24~0_combout ))) # (!\b2v_inst34|always2~0_combout  & (((\b2v_inst34|numb_temp~1_combout )))), GLOBAL(\clock~combout ), VCC, 
// , \b2v_inst34|numb_temp[0]~4_combout , , , , )

	.clk(\clock~combout ),
	.dataa(\b2v_inst34|always2~0_combout ),
	.datab(\b2v_inst34|Selector24~0_combout ),
	.datac(\b2v_inst34|numb_temp~2_combout ),
	.datad(\b2v_inst34|numb_temp~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\b2v_inst34|numb_temp[0]~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst34|numb_temp [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|numb_temp[1] .lut_mask = "f7a2";
defparam \b2v_inst34|numb_temp[1] .operation_mode = "normal";
defparam \b2v_inst34|numb_temp[1] .output_mode = "reg_only";
defparam \b2v_inst34|numb_temp[1] .register_cascade_mode = "off";
defparam \b2v_inst34|numb_temp[1] .sum_lutc_input = "datac";
defparam \b2v_inst34|numb_temp[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y8_N6
maxii_lcell \b2v_inst34|numb[1] (
// Equation(s):
// \b2v_inst14|Selector28~0  = ((!\b2v_inst14|cur_state.0000_2957~combout  & (M1_numb[1])))
// \b2v_inst34|numb [1] = DFFEAS(\b2v_inst14|Selector28~0 , GLOBAL(\clock~combout ), VCC, , , \b2v_inst34|numb_temp [1], , , VCC)

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(\b2v_inst14|cur_state.0000_2957~combout ),
	.datac(\b2v_inst34|numb_temp [1]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst14|Selector28~0 ),
	.regout(\b2v_inst34|numb [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|numb[1] .lut_mask = "3030";
defparam \b2v_inst34|numb[1] .operation_mode = "normal";
defparam \b2v_inst34|numb[1] .output_mode = "reg_and_comb";
defparam \b2v_inst34|numb[1] .register_cascade_mode = "off";
defparam \b2v_inst34|numb[1] .sum_lutc_input = "qfbk";
defparam \b2v_inst34|numb[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y8_N5
maxii_lcell \b2v_inst34|numb[0] (
// Equation(s):
// \b2v_inst14|Selector99~0  = (((M1_numb[0] & !\b2v_inst14|cur_state.0000_2957~combout )))
// \b2v_inst34|numb [0] = DFFEAS(\b2v_inst14|Selector99~0 , GLOBAL(\clock~combout ), VCC, , , \b2v_inst34|numb_temp [0], , , VCC)

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\b2v_inst34|numb_temp [0]),
	.datad(\b2v_inst14|cur_state.0000_2957~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst14|Selector99~0 ),
	.regout(\b2v_inst34|numb [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|numb[0] .lut_mask = "00f0";
defparam \b2v_inst34|numb[0] .operation_mode = "normal";
defparam \b2v_inst34|numb[0] .output_mode = "reg_and_comb";
defparam \b2v_inst34|numb[0] .register_cascade_mode = "off";
defparam \b2v_inst34|numb[0] .sum_lutc_input = "qfbk";
defparam \b2v_inst34|numb[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y10_N1
maxii_lcell \b2v_inst14|yb2[0] (
// Equation(s):
// \b2v_inst14|yb2 [0] = ((\b2v_inst14|WideOr11~combout  & ((\b2v_inst14|yb2 [0]))) # (!\b2v_inst14|WideOr11~combout  & (\b2v_inst14|Selector99~0 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst14|Selector99~0 ),
	.datac(\b2v_inst14|yb2 [0]),
	.datad(\b2v_inst14|WideOr11~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst14|yb2 [0]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst14|yb2[0] .lut_mask = "f0cc";
defparam \b2v_inst14|yb2[0] .operation_mode = "normal";
defparam \b2v_inst14|yb2[0] .output_mode = "comb_only";
defparam \b2v_inst14|yb2[0] .register_cascade_mode = "off";
defparam \b2v_inst14|yb2[0] .sum_lutc_input = "datac";
defparam \b2v_inst14|yb2[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y10_N4
maxii_lcell \b2v_inst14|yb2[1] (
// Equation(s):
// \b2v_inst14|yb2 [1] = ((\b2v_inst14|WideOr11~combout  & (\b2v_inst14|yb2 [1])) # (!\b2v_inst14|WideOr11~combout  & ((\b2v_inst14|Selector28~0 ))))

	.clk(gnd),
	.dataa(\b2v_inst14|yb2 [1]),
	.datab(\b2v_inst14|Selector28~0 ),
	.datac(vcc),
	.datad(\b2v_inst14|WideOr11~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst14|yb2 [1]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst14|yb2[1] .lut_mask = "aacc";
defparam \b2v_inst14|yb2[1] .operation_mode = "normal";
defparam \b2v_inst14|yb2[1] .output_mode = "comb_only";
defparam \b2v_inst14|yb2[1] .register_cascade_mode = "off";
defparam \b2v_inst14|yb2[1] .sum_lutc_input = "datac";
defparam \b2v_inst14|yb2[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y10_N5
maxii_lcell \b2v_inst14|always6~42 (
// Equation(s):
// \b2v_inst14|always6~42_combout  = (\b2v_inst34|numb [1] & (\b2v_inst14|yb2 [1] & (\b2v_inst14|yb2 [0] $ (!\b2v_inst34|numb [0])))) # (!\b2v_inst34|numb [1] & (!\b2v_inst14|yb2 [1] & (\b2v_inst14|yb2 [0] $ (!\b2v_inst34|numb [0]))))

	.clk(gnd),
	.dataa(\b2v_inst34|numb [1]),
	.datab(\b2v_inst14|yb2 [0]),
	.datac(\b2v_inst34|numb [0]),
	.datad(\b2v_inst14|yb2 [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst14|always6~42_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst14|always6~42 .lut_mask = "8241";
defparam \b2v_inst14|always6~42 .operation_mode = "normal";
defparam \b2v_inst14|always6~42 .output_mode = "comb_only";
defparam \b2v_inst14|always6~42 .register_cascade_mode = "off";
defparam \b2v_inst14|always6~42 .sum_lutc_input = "datac";
defparam \b2v_inst14|always6~42 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y7_N7
maxii_lcell \b2v_inst14|always6~43 (
// Equation(s):
// \b2v_inst14|always6~43_combout  = (\b2v_inst14|always6~39_combout  & (\b2v_inst14|always6~40_combout  & (\b2v_inst14|always6~41_combout  & \b2v_inst14|always6~42_combout )))

	.clk(gnd),
	.dataa(\b2v_inst14|always6~39_combout ),
	.datab(\b2v_inst14|always6~40_combout ),
	.datac(\b2v_inst14|always6~41_combout ),
	.datad(\b2v_inst14|always6~42_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst14|always6~43_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst14|always6~43 .lut_mask = "8000";
defparam \b2v_inst14|always6~43 .operation_mode = "normal";
defparam \b2v_inst14|always6~43 .output_mode = "comb_only";
defparam \b2v_inst14|always6~43 .register_cascade_mode = "off";
defparam \b2v_inst14|always6~43 .sum_lutc_input = "datac";
defparam \b2v_inst14|always6~43 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y9_N8
maxii_lcell \b2v_inst14|yb2[4] (
// Equation(s):
// \b2v_inst14|yb2 [4] = ((\b2v_inst14|WideOr11~combout  & (\b2v_inst14|yb2 [4])) # (!\b2v_inst14|WideOr11~combout  & ((\b2v_inst14|Selector25~0 ))))

	.clk(gnd),
	.dataa(\b2v_inst14|yb2 [4]),
	.datab(vcc),
	.datac(\b2v_inst14|Selector25~0 ),
	.datad(\b2v_inst14|WideOr11~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst14|yb2 [4]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst14|yb2[4] .lut_mask = "aaf0";
defparam \b2v_inst14|yb2[4] .operation_mode = "normal";
defparam \b2v_inst14|yb2[4] .output_mode = "comb_only";
defparam \b2v_inst14|yb2[4] .register_cascade_mode = "off";
defparam \b2v_inst14|yb2[4] .sum_lutc_input = "datac";
defparam \b2v_inst14|yb2[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y9_N4
maxii_lcell \b2v_inst14|yb2[5] (
// Equation(s):
// \b2v_inst14|yb2 [5] = ((\b2v_inst14|WideOr11~combout  & ((\b2v_inst14|yb2 [5]))) # (!\b2v_inst14|WideOr11~combout  & (\b2v_inst14|Selector24~0 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst14|Selector24~0 ),
	.datac(\b2v_inst14|yb2 [5]),
	.datad(\b2v_inst14|WideOr11~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst14|yb2 [5]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst14|yb2[5] .lut_mask = "f0cc";
defparam \b2v_inst14|yb2[5] .operation_mode = "normal";
defparam \b2v_inst14|yb2[5] .output_mode = "comb_only";
defparam \b2v_inst14|yb2[5] .register_cascade_mode = "off";
defparam \b2v_inst14|yb2[5] .sum_lutc_input = "datac";
defparam \b2v_inst14|yb2[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y9_N5
maxii_lcell \b2v_inst14|always6~45 (
// Equation(s):
// \b2v_inst14|always6~45_combout  = (\b2v_inst14|yb2 [4] & (\b2v_inst34|numb [4] & (\b2v_inst14|yb2 [5] $ (!\b2v_inst34|numb [5])))) # (!\b2v_inst14|yb2 [4] & (!\b2v_inst34|numb [4] & (\b2v_inst14|yb2 [5] $ (!\b2v_inst34|numb [5]))))

	.clk(gnd),
	.dataa(\b2v_inst14|yb2 [4]),
	.datab(\b2v_inst34|numb [4]),
	.datac(\b2v_inst14|yb2 [5]),
	.datad(\b2v_inst34|numb [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst14|always6~45_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst14|always6~45 .lut_mask = "9009";
defparam \b2v_inst14|always6~45 .operation_mode = "normal";
defparam \b2v_inst14|always6~45 .output_mode = "comb_only";
defparam \b2v_inst14|always6~45 .register_cascade_mode = "off";
defparam \b2v_inst14|always6~45 .sum_lutc_input = "datac";
defparam \b2v_inst14|always6~45 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y8_N0
maxii_lcell \b2v_inst14|yb2[6] (
// Equation(s):
// \b2v_inst14|yb2 [6] = (\b2v_inst14|WideOr11~combout  & (((\b2v_inst14|yb2 [6])))) # (!\b2v_inst14|WideOr11~combout  & (((\b2v_inst14|Selector23~0 ))))

	.clk(gnd),
	.dataa(\b2v_inst14|WideOr11~combout ),
	.datab(vcc),
	.datac(\b2v_inst14|yb2 [6]),
	.datad(\b2v_inst14|Selector23~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst14|yb2 [6]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst14|yb2[6] .lut_mask = "f5a0";
defparam \b2v_inst14|yb2[6] .operation_mode = "normal";
defparam \b2v_inst14|yb2[6] .output_mode = "comb_only";
defparam \b2v_inst14|yb2[6] .register_cascade_mode = "off";
defparam \b2v_inst14|yb2[6] .sum_lutc_input = "datac";
defparam \b2v_inst14|yb2[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y8_N2
maxii_lcell \b2v_inst14|yb2[2] (
// Equation(s):
// \b2v_inst14|yb2 [2] = ((\b2v_inst14|WideOr11~combout  & (\b2v_inst14|yb2 [2])) # (!\b2v_inst14|WideOr11~combout  & ((\b2v_inst14|Selector27~0 ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst14|yb2 [2]),
	.datac(\b2v_inst14|WideOr11~combout ),
	.datad(\b2v_inst14|Selector27~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst14|yb2 [2]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst14|yb2[2] .lut_mask = "cfc0";
defparam \b2v_inst14|yb2[2] .operation_mode = "normal";
defparam \b2v_inst14|yb2[2] .output_mode = "comb_only";
defparam \b2v_inst14|yb2[2] .register_cascade_mode = "off";
defparam \b2v_inst14|yb2[2] .sum_lutc_input = "datac";
defparam \b2v_inst14|yb2[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y8_N7
maxii_lcell \b2v_inst14|yb2[3] (
// Equation(s):
// \b2v_inst14|yb2 [3] = ((\b2v_inst14|WideOr11~combout  & (\b2v_inst14|yb2 [3])) # (!\b2v_inst14|WideOr11~combout  & ((\b2v_inst14|Selector26~0 ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst14|yb2 [3]),
	.datac(\b2v_inst14|WideOr11~combout ),
	.datad(\b2v_inst14|Selector26~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst14|yb2 [3]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst14|yb2[3] .lut_mask = "cfc0";
defparam \b2v_inst14|yb2[3] .operation_mode = "normal";
defparam \b2v_inst14|yb2[3] .output_mode = "comb_only";
defparam \b2v_inst14|yb2[3] .register_cascade_mode = "off";
defparam \b2v_inst14|yb2[3] .sum_lutc_input = "datac";
defparam \b2v_inst14|yb2[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y8_N8
maxii_lcell \b2v_inst14|always6~44 (
// Equation(s):
// \b2v_inst14|always6~44_combout  = (\b2v_inst34|numb [3] & (\b2v_inst14|yb2 [3] & (\b2v_inst14|yb2 [2] $ (!\b2v_inst34|numb [2])))) # (!\b2v_inst34|numb [3] & (!\b2v_inst14|yb2 [3] & (\b2v_inst14|yb2 [2] $ (!\b2v_inst34|numb [2]))))

	.clk(gnd),
	.dataa(\b2v_inst34|numb [3]),
	.datab(\b2v_inst14|yb2 [2]),
	.datac(\b2v_inst34|numb [2]),
	.datad(\b2v_inst14|yb2 [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst14|always6~44_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst14|always6~44 .lut_mask = "8241";
defparam \b2v_inst14|always6~44 .operation_mode = "normal";
defparam \b2v_inst14|always6~44 .output_mode = "comb_only";
defparam \b2v_inst14|always6~44 .register_cascade_mode = "off";
defparam \b2v_inst14|always6~44 .sum_lutc_input = "datac";
defparam \b2v_inst14|always6~44 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y8_N9
maxii_lcell \b2v_inst14|always6~46 (
// Equation(s):
// \b2v_inst14|always6~46_combout  = (\b2v_inst14|always6~45_combout  & (\b2v_inst14|always6~44_combout  & (\b2v_inst34|numb [6] $ (!\b2v_inst14|yb2 [6]))))

	.clk(gnd),
	.dataa(\b2v_inst34|numb [6]),
	.datab(\b2v_inst14|always6~45_combout ),
	.datac(\b2v_inst14|yb2 [6]),
	.datad(\b2v_inst14|always6~44_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst14|always6~46_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst14|always6~46 .lut_mask = "8400";
defparam \b2v_inst14|always6~46 .operation_mode = "normal";
defparam \b2v_inst14|always6~46 .output_mode = "comb_only";
defparam \b2v_inst14|always6~46 .register_cascade_mode = "off";
defparam \b2v_inst14|always6~46 .sum_lutc_input = "datac";
defparam \b2v_inst14|always6~46 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y8_N4
maxii_lcell \b2v_inst14|yb1[0] (
// Equation(s):
// \b2v_inst14|yb1 [0] = ((\b2v_inst14|WideOr10~combout  & ((\b2v_inst14|yb1 [0]))) # (!\b2v_inst14|WideOr10~combout  & (\b2v_inst14|Selector99~0 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst14|Selector99~0 ),
	.datac(\b2v_inst14|WideOr10~combout ),
	.datad(\b2v_inst14|yb1 [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst14|yb1 [0]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst14|yb1[0] .lut_mask = "fc0c";
defparam \b2v_inst14|yb1[0] .operation_mode = "normal";
defparam \b2v_inst14|yb1[0] .output_mode = "comb_only";
defparam \b2v_inst14|yb1[0] .register_cascade_mode = "off";
defparam \b2v_inst14|yb1[0] .sum_lutc_input = "datac";
defparam \b2v_inst14|yb1[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y8_N3
maxii_lcell \b2v_inst14|yb1[1] (
// Equation(s):
// \b2v_inst14|yb1 [1] = ((\b2v_inst14|WideOr10~combout  & ((\b2v_inst14|yb1 [1]))) # (!\b2v_inst14|WideOr10~combout  & (\b2v_inst14|Selector28~0 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst14|Selector28~0 ),
	.datac(\b2v_inst14|WideOr10~combout ),
	.datad(\b2v_inst14|yb1 [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst14|yb1 [1]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst14|yb1[1] .lut_mask = "fc0c";
defparam \b2v_inst14|yb1[1] .operation_mode = "normal";
defparam \b2v_inst14|yb1[1] .output_mode = "comb_only";
defparam \b2v_inst14|yb1[1] .register_cascade_mode = "off";
defparam \b2v_inst14|yb1[1] .sum_lutc_input = "datac";
defparam \b2v_inst14|yb1[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y8_N7
maxii_lcell \b2v_inst14|always6~37 (
// Equation(s):
// \b2v_inst14|always6~37_combout  = (\b2v_inst34|numb [1] & (\b2v_inst14|yb1 [1] & (\b2v_inst34|numb [0] $ (!\b2v_inst14|yb1 [0])))) # (!\b2v_inst34|numb [1] & (!\b2v_inst14|yb1 [1] & (\b2v_inst34|numb [0] $ (!\b2v_inst14|yb1 [0]))))

	.clk(gnd),
	.dataa(\b2v_inst34|numb [1]),
	.datab(\b2v_inst34|numb [0]),
	.datac(\b2v_inst14|yb1 [0]),
	.datad(\b2v_inst14|yb1 [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst14|always6~37_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst14|always6~37 .lut_mask = "8241";
defparam \b2v_inst14|always6~37 .operation_mode = "normal";
defparam \b2v_inst14|always6~37 .output_mode = "comb_only";
defparam \b2v_inst14|always6~37 .register_cascade_mode = "off";
defparam \b2v_inst14|always6~37 .sum_lutc_input = "datac";
defparam \b2v_inst14|always6~37 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y7_N0
maxii_lcell \b2v_inst14|ys1[2] (
// Equation(s):
// \b2v_inst14|ys1 [2] = ((\b2v_inst14|WideOr10~combout  & (\b2v_inst14|ys1 [2])) # (!\b2v_inst14|WideOr10~combout  & ((\b2v_inst14|Selector20~0 ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst14|ys1 [2]),
	.datac(\b2v_inst14|WideOr10~combout ),
	.datad(\b2v_inst14|Selector20~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst14|ys1 [2]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst14|ys1[2] .lut_mask = "cfc0";
defparam \b2v_inst14|ys1[2] .operation_mode = "normal";
defparam \b2v_inst14|ys1[2] .output_mode = "comb_only";
defparam \b2v_inst14|ys1[2] .register_cascade_mode = "off";
defparam \b2v_inst14|ys1[2] .sum_lutc_input = "datac";
defparam \b2v_inst14|ys1[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y7_N8
maxii_lcell \b2v_inst14|ys1[3] (
// Equation(s):
// \b2v_inst14|ys1 [3] = ((\b2v_inst14|WideOr10~combout  & ((\b2v_inst14|ys1 [3]))) # (!\b2v_inst14|WideOr10~combout  & (\b2v_inst14|Selector4~0 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst14|Selector4~0 ),
	.datac(\b2v_inst14|WideOr10~combout ),
	.datad(\b2v_inst14|ys1 [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst14|ys1 [3]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst14|ys1[3] .lut_mask = "fc0c";
defparam \b2v_inst14|ys1[3] .operation_mode = "normal";
defparam \b2v_inst14|ys1[3] .output_mode = "comb_only";
defparam \b2v_inst14|ys1[3] .register_cascade_mode = "off";
defparam \b2v_inst14|ys1[3] .sum_lutc_input = "datac";
defparam \b2v_inst14|ys1[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y7_N9
maxii_lcell \b2v_inst14|always6~35 (
// Equation(s):
// \b2v_inst14|always6~35_combout  = (\b2v_inst34|nums [3] & (\b2v_inst14|ys1 [3] & (\b2v_inst34|nums [2] $ (!\b2v_inst14|ys1 [2])))) # (!\b2v_inst34|nums [3] & (!\b2v_inst14|ys1 [3] & (\b2v_inst34|nums [2] $ (!\b2v_inst14|ys1 [2]))))

	.clk(gnd),
	.dataa(\b2v_inst34|nums [3]),
	.datab(\b2v_inst34|nums [2]),
	.datac(\b2v_inst14|ys1 [2]),
	.datad(\b2v_inst14|ys1 [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst14|always6~35_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst14|always6~35 .lut_mask = "8241";
defparam \b2v_inst14|always6~35 .operation_mode = "normal";
defparam \b2v_inst14|always6~35 .output_mode = "comb_only";
defparam \b2v_inst14|always6~35 .register_cascade_mode = "off";
defparam \b2v_inst14|always6~35 .sum_lutc_input = "datac";
defparam \b2v_inst14|always6~35 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y6_N1
maxii_lcell \b2v_inst14|ys1[0] (
// Equation(s):
// \b2v_inst14|ys1 [0] = ((\b2v_inst14|WideOr10~combout  & (\b2v_inst14|ys1 [0])) # (!\b2v_inst14|WideOr10~combout  & ((\b2v_inst14|Selector22~0_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst14|ys1 [0]),
	.datac(\b2v_inst14|WideOr10~combout ),
	.datad(\b2v_inst14|Selector22~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst14|ys1 [0]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst14|ys1[0] .lut_mask = "cfc0";
defparam \b2v_inst14|ys1[0] .operation_mode = "normal";
defparam \b2v_inst14|ys1[0] .output_mode = "comb_only";
defparam \b2v_inst14|ys1[0] .register_cascade_mode = "off";
defparam \b2v_inst14|ys1[0] .sum_lutc_input = "datac";
defparam \b2v_inst14|ys1[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y6_N8
maxii_lcell \b2v_inst14|ys1[1] (
// Equation(s):
// \b2v_inst14|ys1 [1] = ((\b2v_inst14|WideOr10~combout  & ((\b2v_inst14|ys1 [1]))) # (!\b2v_inst14|WideOr10~combout  & (\b2v_inst14|Selector21~0 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst14|Selector21~0 ),
	.datac(\b2v_inst14|WideOr10~combout ),
	.datad(\b2v_inst14|ys1 [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst14|ys1 [1]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst14|ys1[1] .lut_mask = "fc0c";
defparam \b2v_inst14|ys1[1] .operation_mode = "normal";
defparam \b2v_inst14|ys1[1] .output_mode = "comb_only";
defparam \b2v_inst14|ys1[1] .register_cascade_mode = "off";
defparam \b2v_inst14|ys1[1] .sum_lutc_input = "datac";
defparam \b2v_inst14|ys1[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y7_N8
maxii_lcell \b2v_inst14|always6~34 (
// Equation(s):
// \b2v_inst14|always6~34_combout  = (\b2v_inst34|nums [0] & (\b2v_inst14|ys1 [0] & (\b2v_inst34|nums [1] $ (!\b2v_inst14|ys1 [1])))) # (!\b2v_inst34|nums [0] & (!\b2v_inst14|ys1 [0] & (\b2v_inst34|nums [1] $ (!\b2v_inst14|ys1 [1]))))

	.clk(gnd),
	.dataa(\b2v_inst34|nums [0]),
	.datab(\b2v_inst34|nums [1]),
	.datac(\b2v_inst14|ys1 [0]),
	.datad(\b2v_inst14|ys1 [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst14|always6~34_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst14|always6~34 .lut_mask = "8421";
defparam \b2v_inst14|always6~34 .operation_mode = "normal";
defparam \b2v_inst14|always6~34 .output_mode = "comb_only";
defparam \b2v_inst14|always6~34 .register_cascade_mode = "off";
defparam \b2v_inst14|always6~34 .sum_lutc_input = "datac";
defparam \b2v_inst14|always6~34 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y6_N2
maxii_lcell \b2v_inst14|ys1[5] (
// Equation(s):
// \b2v_inst14|ys1 [5] = ((\b2v_inst14|WideOr10~combout  & ((\b2v_inst14|ys1 [5]))) # (!\b2v_inst14|WideOr10~combout  & (\b2v_inst14|Selector5~0 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst14|Selector5~0 ),
	.datac(\b2v_inst14|WideOr10~combout ),
	.datad(\b2v_inst14|ys1 [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst14|ys1 [5]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst14|ys1[5] .lut_mask = "fc0c";
defparam \b2v_inst14|ys1[5] .operation_mode = "normal";
defparam \b2v_inst14|ys1[5] .output_mode = "comb_only";
defparam \b2v_inst14|ys1[5] .register_cascade_mode = "off";
defparam \b2v_inst14|ys1[5] .sum_lutc_input = "datac";
defparam \b2v_inst14|ys1[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y6_N7
maxii_lcell \b2v_inst14|ys1[4] (
// Equation(s):
// \b2v_inst14|ys1 [4] = ((\b2v_inst14|WideOr10~combout  & ((\b2v_inst14|ys1 [4]))) # (!\b2v_inst14|WideOr10~combout  & (\b2v_inst14|Selector18~0 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst14|Selector18~0 ),
	.datac(\b2v_inst14|ys1 [4]),
	.datad(\b2v_inst14|WideOr10~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst14|ys1 [4]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst14|ys1[4] .lut_mask = "f0cc";
defparam \b2v_inst14|ys1[4] .operation_mode = "normal";
defparam \b2v_inst14|ys1[4] .output_mode = "comb_only";
defparam \b2v_inst14|ys1[4] .register_cascade_mode = "off";
defparam \b2v_inst14|ys1[4] .sum_lutc_input = "datac";
defparam \b2v_inst14|ys1[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y6_N8
maxii_lcell \b2v_inst14|always6~36 (
// Equation(s):
// \b2v_inst14|always6~36_combout  = (\b2v_inst34|nums [5] & (\b2v_inst14|ys1 [5] & (\b2v_inst34|nums [4] $ (!\b2v_inst14|ys1 [4])))) # (!\b2v_inst34|nums [5] & (!\b2v_inst14|ys1 [5] & (\b2v_inst34|nums [4] $ (!\b2v_inst14|ys1 [4]))))

	.clk(gnd),
	.dataa(\b2v_inst34|nums [5]),
	.datab(\b2v_inst14|ys1 [5]),
	.datac(\b2v_inst34|nums [4]),
	.datad(\b2v_inst14|ys1 [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst14|always6~36_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst14|always6~36 .lut_mask = "9009";
defparam \b2v_inst14|always6~36 .operation_mode = "normal";
defparam \b2v_inst14|always6~36 .output_mode = "comb_only";
defparam \b2v_inst14|always6~36 .register_cascade_mode = "off";
defparam \b2v_inst14|always6~36 .sum_lutc_input = "datac";
defparam \b2v_inst14|always6~36 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y7_N4
maxii_lcell \b2v_inst14|always6~38 (
// Equation(s):
// \b2v_inst14|always6~38_combout  = (\b2v_inst14|always6~37_combout  & (\b2v_inst14|always6~35_combout  & (\b2v_inst14|always6~34_combout  & \b2v_inst14|always6~36_combout )))

	.clk(gnd),
	.dataa(\b2v_inst14|always6~37_combout ),
	.datab(\b2v_inst14|always6~35_combout ),
	.datac(\b2v_inst14|always6~34_combout ),
	.datad(\b2v_inst14|always6~36_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst14|always6~38_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst14|always6~38 .lut_mask = "8000";
defparam \b2v_inst14|always6~38 .operation_mode = "normal";
defparam \b2v_inst14|always6~38 .output_mode = "comb_only";
defparam \b2v_inst14|always6~38 .register_cascade_mode = "off";
defparam \b2v_inst14|always6~38 .sum_lutc_input = "datac";
defparam \b2v_inst14|always6~38 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y7_N5
maxii_lcell \b2v_inst14|always6~50 (
// Equation(s):
// \b2v_inst14|always6~50_combout  = (\b2v_inst14|always6~49_combout  & ((\b2v_inst14|always6~38_combout ) # ((\b2v_inst14|always6~43_combout  & \b2v_inst14|always6~46_combout )))) # (!\b2v_inst14|always6~49_combout  & (\b2v_inst14|always6~43_combout  & 
// (\b2v_inst14|always6~46_combout )))

	.clk(gnd),
	.dataa(\b2v_inst14|always6~49_combout ),
	.datab(\b2v_inst14|always6~43_combout ),
	.datac(\b2v_inst14|always6~46_combout ),
	.datad(\b2v_inst14|always6~38_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst14|always6~50_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst14|always6~50 .lut_mask = "eac0";
defparam \b2v_inst14|always6~50 .operation_mode = "normal";
defparam \b2v_inst14|always6~50 .output_mode = "comb_only";
defparam \b2v_inst14|always6~50 .register_cascade_mode = "off";
defparam \b2v_inst14|always6~50 .sum_lutc_input = "datac";
defparam \b2v_inst14|always6~50 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y7_N1
maxii_lcell \b2v_inst14|Selector11~0 (
// Equation(s):
// \b2v_inst14|Selector11~0_combout  = (!\b2v_inst14|always6~16_combout  & (\b2v_inst14|cnt_b0 [0] & (\b2v_inst14|cur_state.0101_2762~combout  & !\b2v_inst14|always6~50_combout )))

	.clk(gnd),
	.dataa(\b2v_inst14|always6~16_combout ),
	.datab(\b2v_inst14|cnt_b0 [0]),
	.datac(\b2v_inst14|cur_state.0101_2762~combout ),
	.datad(\b2v_inst14|always6~50_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst14|Selector11~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst14|Selector11~0 .lut_mask = "0040";
defparam \b2v_inst14|Selector11~0 .operation_mode = "normal";
defparam \b2v_inst14|Selector11~0 .output_mode = "comb_only";
defparam \b2v_inst14|Selector11~0 .register_cascade_mode = "off";
defparam \b2v_inst14|Selector11~0 .sum_lutc_input = "datac";
defparam \b2v_inst14|Selector11~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y7_N8
maxii_lcell \b2v_inst14|Selector11~1 (
// Equation(s):
// \b2v_inst14|Selector11~1_combout  = (\b2v_inst14|cnt_b2[0]~0_combout  & ((\b2v_inst14|cur_state.1111_2489~combout ) # ((!\b2v_inst14|always6~33_combout  & \b2v_inst14|Selector11~0_combout )))) # (!\b2v_inst14|cnt_b2[0]~0_combout  & 
// (!\b2v_inst14|always6~33_combout  & ((\b2v_inst14|Selector11~0_combout ))))

	.clk(gnd),
	.dataa(\b2v_inst14|cnt_b2[0]~0_combout ),
	.datab(\b2v_inst14|always6~33_combout ),
	.datac(\b2v_inst14|cur_state.1111_2489~combout ),
	.datad(\b2v_inst14|Selector11~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst14|Selector11~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst14|Selector11~1 .lut_mask = "b3a0";
defparam \b2v_inst14|Selector11~1 .operation_mode = "normal";
defparam \b2v_inst14|Selector11~1 .output_mode = "comb_only";
defparam \b2v_inst14|Selector11~1 .register_cascade_mode = "off";
defparam \b2v_inst14|Selector11~1 .sum_lutc_input = "datac";
defparam \b2v_inst14|Selector11~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y9_N4
maxii_lcell \b2v_inst14|always6~53 (
// Equation(s):
// \b2v_inst14|always6~53_combout  = (\b2v_inst34|nums [4] & (\b2v_inst34|nums [3] & (\b2v_inst34|nums [2] & \b2v_inst34|nums [1])))

	.clk(gnd),
	.dataa(\b2v_inst34|nums [4]),
	.datab(\b2v_inst34|nums [3]),
	.datac(\b2v_inst34|nums [2]),
	.datad(\b2v_inst34|nums [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst14|always6~53_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst14|always6~53 .lut_mask = "8000";
defparam \b2v_inst14|always6~53 .operation_mode = "normal";
defparam \b2v_inst14|always6~53 .output_mode = "comb_only";
defparam \b2v_inst14|always6~53 .register_cascade_mode = "off";
defparam \b2v_inst14|always6~53 .sum_lutc_input = "datac";
defparam \b2v_inst14|always6~53 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y9_N7
maxii_lcell \b2v_inst14|always6~52 (
// Equation(s):
// \b2v_inst14|always6~52_combout  = (\b2v_inst34|numb [5] & (\b2v_inst34|nums [0] & (\b2v_inst34|numb [6] & \b2v_inst34|numb [4])))

	.clk(gnd),
	.dataa(\b2v_inst34|numb [5]),
	.datab(\b2v_inst34|nums [0]),
	.datac(\b2v_inst34|numb [6]),
	.datad(\b2v_inst34|numb [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst14|always6~52_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst14|always6~52 .lut_mask = "8000";
defparam \b2v_inst14|always6~52 .operation_mode = "normal";
defparam \b2v_inst14|always6~52 .output_mode = "comb_only";
defparam \b2v_inst14|always6~52 .register_cascade_mode = "off";
defparam \b2v_inst14|always6~52 .sum_lutc_input = "datac";
defparam \b2v_inst14|always6~52 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y9_N8
maxii_lcell \b2v_inst14|always6~51 (
// Equation(s):
// \b2v_inst14|always6~51_combout  = (\b2v_inst34|numb [2] & (\b2v_inst34|numb [3] & (\b2v_inst34|numb [1] & !\b2v_inst34|numb [0])))

	.clk(gnd),
	.dataa(\b2v_inst34|numb [2]),
	.datab(\b2v_inst34|numb [3]),
	.datac(\b2v_inst34|numb [1]),
	.datad(\b2v_inst34|numb [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst14|always6~51_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst14|always6~51 .lut_mask = "0080";
defparam \b2v_inst14|always6~51 .operation_mode = "normal";
defparam \b2v_inst14|always6~51 .output_mode = "comb_only";
defparam \b2v_inst14|always6~51 .register_cascade_mode = "off";
defparam \b2v_inst14|always6~51 .sum_lutc_input = "datac";
defparam \b2v_inst14|always6~51 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y9_N0
maxii_lcell \b2v_inst14|always6~54 (
// Equation(s):
// \b2v_inst14|always6~54_combout  = (\b2v_inst14|always6~53_combout  & (!\b2v_inst34|nums [5] & (\b2v_inst14|always6~52_combout  & \b2v_inst14|always6~51_combout )))

	.clk(gnd),
	.dataa(\b2v_inst14|always6~53_combout ),
	.datab(\b2v_inst34|nums [5]),
	.datac(\b2v_inst14|always6~52_combout ),
	.datad(\b2v_inst14|always6~51_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst14|always6~54_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst14|always6~54 .lut_mask = "2000";
defparam \b2v_inst14|always6~54 .operation_mode = "normal";
defparam \b2v_inst14|always6~54 .output_mode = "comb_only";
defparam \b2v_inst14|always6~54 .register_cascade_mode = "off";
defparam \b2v_inst14|always6~54 .sum_lutc_input = "datac";
defparam \b2v_inst14|always6~54 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y7_N0
maxii_lcell \b2v_inst14|Selector117~0 (
// Equation(s):
// \b2v_inst14|Selector117~0_combout  = (((!\b2v_inst14|always6~50_combout  & \b2v_inst14|cur_state.0111_2684~combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\b2v_inst14|always6~50_combout ),
	.datad(\b2v_inst14|cur_state.0111_2684~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst14|Selector117~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst14|Selector117~0 .lut_mask = "0f00";
defparam \b2v_inst14|Selector117~0 .operation_mode = "normal";
defparam \b2v_inst14|Selector117~0 .output_mode = "comb_only";
defparam \b2v_inst14|Selector117~0 .register_cascade_mode = "off";
defparam \b2v_inst14|Selector117~0 .sum_lutc_input = "datac";
defparam \b2v_inst14|Selector117~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y7_N9
maxii_lcell \b2v_inst14|Selector11~2 (
// Equation(s):
// \b2v_inst14|Selector11~2_combout  = (\b2v_inst14|cur_state.1000_2645~combout  & (((\b2v_inst14|cur_state.0110_2723~combout  & !\b2v_inst14|always6~50_combout )) # (!\b2v_inst14|always6~33_combout ))) # (!\b2v_inst14|cur_state.1000_2645~combout  & 
// (\b2v_inst14|cur_state.0110_2723~combout  & (!\b2v_inst14|always6~50_combout )))

	.clk(gnd),
	.dataa(\b2v_inst14|cur_state.1000_2645~combout ),
	.datab(\b2v_inst14|cur_state.0110_2723~combout ),
	.datac(\b2v_inst14|always6~50_combout ),
	.datad(\b2v_inst14|always6~33_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst14|Selector11~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst14|Selector11~2 .lut_mask = "0cae";
defparam \b2v_inst14|Selector11~2 .operation_mode = "normal";
defparam \b2v_inst14|Selector11~2 .output_mode = "comb_only";
defparam \b2v_inst14|Selector11~2 .register_cascade_mode = "off";
defparam \b2v_inst14|Selector11~2 .sum_lutc_input = "datac";
defparam \b2v_inst14|Selector11~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y7_N1
maxii_lcell \b2v_inst14|Selector11~3 (
// Equation(s):
// \b2v_inst14|Selector11~3_combout  = (\b2v_inst14|always6~16_combout  & (!\b2v_inst14|always6~33_combout  & (\b2v_inst14|Selector117~0_combout ))) # (!\b2v_inst14|always6~16_combout  & ((\b2v_inst14|Selector11~2_combout ) # 
// ((!\b2v_inst14|always6~33_combout  & \b2v_inst14|Selector117~0_combout ))))

	.clk(gnd),
	.dataa(\b2v_inst14|always6~16_combout ),
	.datab(\b2v_inst14|always6~33_combout ),
	.datac(\b2v_inst14|Selector117~0_combout ),
	.datad(\b2v_inst14|Selector11~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst14|Selector11~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst14|Selector11~3 .lut_mask = "7530";
defparam \b2v_inst14|Selector11~3 .operation_mode = "normal";
defparam \b2v_inst14|Selector11~3 .output_mode = "comb_only";
defparam \b2v_inst14|Selector11~3 .register_cascade_mode = "off";
defparam \b2v_inst14|Selector11~3 .sum_lutc_input = "datac";
defparam \b2v_inst14|Selector11~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y7_N2
maxii_lcell \b2v_inst14|Selector11~4 (
// Equation(s):
// \b2v_inst14|Selector11~4_combout  = (\b2v_inst14|Selector11~1_combout ) # ((\b2v_inst14|Selector11~3_combout  & ((\b2v_inst14|cnt_b0 [0]) # (\b2v_inst14|always6~54_combout ))))

	.clk(gnd),
	.dataa(\b2v_inst14|Selector11~1_combout ),
	.datab(\b2v_inst14|cnt_b0 [0]),
	.datac(\b2v_inst14|always6~54_combout ),
	.datad(\b2v_inst14|Selector11~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst14|Selector11~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst14|Selector11~4 .lut_mask = "feaa";
defparam \b2v_inst14|Selector11~4 .operation_mode = "normal";
defparam \b2v_inst14|Selector11~4 .output_mode = "comb_only";
defparam \b2v_inst14|Selector11~4 .register_cascade_mode = "off";
defparam \b2v_inst14|Selector11~4 .sum_lutc_input = "datac";
defparam \b2v_inst14|Selector11~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y7_N3
maxii_lcell \b2v_inst14|cur_state.0101_2762 (
// Equation(s):
// \b2v_inst14|cur_state.0101_2762~combout  = ((\b2v_inst14|Selector118~9_combout  & ((\b2v_inst14|Selector11~4_combout ))) # (!\b2v_inst14|Selector118~9_combout  & (\b2v_inst14|cur_state.0101_2762~combout )))

	.clk(gnd),
	.dataa(\b2v_inst14|cur_state.0101_2762~combout ),
	.datab(vcc),
	.datac(\b2v_inst14|Selector118~9_combout ),
	.datad(\b2v_inst14|Selector11~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst14|cur_state.0101_2762~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst14|cur_state.0101_2762 .lut_mask = "fa0a";
defparam \b2v_inst14|cur_state.0101_2762 .operation_mode = "normal";
defparam \b2v_inst14|cur_state.0101_2762 .output_mode = "comb_only";
defparam \b2v_inst14|cur_state.0101_2762 .register_cascade_mode = "off";
defparam \b2v_inst14|cur_state.0101_2762 .sum_lutc_input = "datac";
defparam \b2v_inst14|cur_state.0101_2762 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y7_N3
maxii_lcell \b2v_inst14|Selector13~0 (
// Equation(s):
// \b2v_inst14|Selector13~0_combout  = ((!\b2v_inst14|cur_state.0101_2762~combout  & ((!\b2v_inst14|cur_state.1000_2645~combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst14|cur_state.0101_2762~combout ),
	.datac(vcc),
	.datad(\b2v_inst14|cur_state.1000_2645~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst14|Selector13~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst14|Selector13~0 .lut_mask = "0033";
defparam \b2v_inst14|Selector13~0 .operation_mode = "normal";
defparam \b2v_inst14|Selector13~0 .output_mode = "comb_only";
defparam \b2v_inst14|Selector13~0 .register_cascade_mode = "off";
defparam \b2v_inst14|Selector13~0 .sum_lutc_input = "datac";
defparam \b2v_inst14|Selector13~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y7_N6
maxii_lcell \b2v_inst14|WideOr4 (
// Equation(s):
// \b2v_inst14|WideOr4~combout  = (\b2v_inst14|cur_state.0001_2918~combout ) # (((\b2v_inst14|cur_state.0000_2957~combout ) # (!\b2v_inst14|Selector13~0_combout )) # (!\b2v_inst14|WideOr3~3_combout ))

	.clk(gnd),
	.dataa(\b2v_inst14|cur_state.0001_2918~combout ),
	.datab(\b2v_inst14|WideOr3~3_combout ),
	.datac(\b2v_inst14|cur_state.0000_2957~combout ),
	.datad(\b2v_inst14|Selector13~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst14|WideOr4~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst14|WideOr4 .lut_mask = "fbff";
defparam \b2v_inst14|WideOr4 .operation_mode = "normal";
defparam \b2v_inst14|WideOr4 .output_mode = "comb_only";
defparam \b2v_inst14|WideOr4 .register_cascade_mode = "off";
defparam \b2v_inst14|WideOr4 .sum_lutc_input = "datac";
defparam \b2v_inst14|WideOr4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y7_N9
maxii_lcell \b2v_inst34|Equal3~7 (
// Equation(s):
// \b2v_inst34|Equal3~7_combout  = (!\b2v_inst14|WideOr4~combout  & (!\b2v_inst14|WideOr3~combout  & (\b2v_inst14|WideOr2~combout  & \b2v_inst14|WideOr5~combout )))

	.clk(gnd),
	.dataa(\b2v_inst14|WideOr4~combout ),
	.datab(\b2v_inst14|WideOr3~combout ),
	.datac(\b2v_inst14|WideOr2~combout ),
	.datad(\b2v_inst14|WideOr5~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Equal3~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Equal3~7 .lut_mask = "1000";
defparam \b2v_inst34|Equal3~7 .operation_mode = "normal";
defparam \b2v_inst34|Equal3~7 .output_mode = "comb_only";
defparam \b2v_inst34|Equal3~7 .register_cascade_mode = "off";
defparam \b2v_inst34|Equal3~7 .sum_lutc_input = "datac";
defparam \b2v_inst34|Equal3~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y5_N6
maxii_lcell \b2v_inst34|WideOr45 (
// Equation(s):
// \b2v_inst34|WideOr45~combout  = (\b2v_inst34|C.01011_5795~combout ) # (((\b2v_inst34|C.01010_5807~combout ) # (\b2v_inst34|C.01001_5819~combout )) # (!\b2v_inst34|Selector24~0_combout ))

	.clk(gnd),
	.dataa(\b2v_inst34|C.01011_5795~combout ),
	.datab(\b2v_inst34|Selector24~0_combout ),
	.datac(\b2v_inst34|C.01010_5807~combout ),
	.datad(\b2v_inst34|C.01001_5819~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|WideOr45~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|WideOr45 .lut_mask = "fffb";
defparam \b2v_inst34|WideOr45 .operation_mode = "normal";
defparam \b2v_inst34|WideOr45 .output_mode = "comb_only";
defparam \b2v_inst34|WideOr45 .register_cascade_mode = "off";
defparam \b2v_inst34|WideOr45 .sum_lutc_input = "datac";
defparam \b2v_inst34|WideOr45 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y6_N7
maxii_lcell \b2v_inst34|numb_temp~5 (
// Equation(s):
// \b2v_inst34|numb_temp~5_combout  = (\b2v_inst34|WideOr45~combout ) # (((\b2v_inst34|WideOr17~combout  & \b2v_inst34|numb_temp [0])))

	.clk(gnd),
	.dataa(\b2v_inst34|WideOr45~combout ),
	.datab(vcc),
	.datac(\b2v_inst34|WideOr17~combout ),
	.datad(\b2v_inst34|numb_temp [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|numb_temp~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|numb_temp~5 .lut_mask = "faaa";
defparam \b2v_inst34|numb_temp~5 .operation_mode = "normal";
defparam \b2v_inst34|numb_temp~5 .output_mode = "comb_only";
defparam \b2v_inst34|numb_temp~5 .register_cascade_mode = "off";
defparam \b2v_inst34|numb_temp~5 .sum_lutc_input = "datac";
defparam \b2v_inst34|numb_temp~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y6_N8
maxii_lcell \b2v_inst34|numb_temp~6 (
// Equation(s):
// \b2v_inst34|numb_temp~6_combout  = (\b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[28]~6_combout ) # ((\b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[26]~0_combout  & 
// ((!\b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[27]~3_combout ) # (!\b2v_inst34|sel61 [0]))) # (!\b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[26]~0_combout  & ((\b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[27]~3_combout 
// ))))

	.clk(gnd),
	.dataa(\b2v_inst34|sel61 [0]),
	.datab(\b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[26]~0_combout ),
	.datac(\b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[28]~6_combout ),
	.datad(\b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[27]~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|numb_temp~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|numb_temp~6 .lut_mask = "f7fc";
defparam \b2v_inst34|numb_temp~6 .operation_mode = "normal";
defparam \b2v_inst34|numb_temp~6 .output_mode = "comb_only";
defparam \b2v_inst34|numb_temp~6 .register_cascade_mode = "off";
defparam \b2v_inst34|numb_temp~6 .sum_lutc_input = "datac";
defparam \b2v_inst34|numb_temp~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y6_N4
maxii_lcell \b2v_inst34|numb_temp[0] (
// Equation(s):
// \b2v_inst34|numb_temp [0] = DFFEAS((\b2v_inst34|always2~0_combout  & (((\b2v_inst34|numb_temp~5_combout )))) # (!\b2v_inst34|always2~0_combout  & (!\b2v_inst34|Equal3~7_combout  & ((\b2v_inst34|numb_temp~6_combout )))), GLOBAL(\clock~combout ), VCC, , 
// \b2v_inst34|numb_temp[0]~4_combout , , , , )

	.clk(\clock~combout ),
	.dataa(\b2v_inst34|always2~0_combout ),
	.datab(\b2v_inst34|Equal3~7_combout ),
	.datac(\b2v_inst34|numb_temp~5_combout ),
	.datad(\b2v_inst34|numb_temp~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\b2v_inst34|numb_temp[0]~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst34|numb_temp [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|numb_temp[0] .lut_mask = "b1a0";
defparam \b2v_inst34|numb_temp[0] .operation_mode = "normal";
defparam \b2v_inst34|numb_temp[0] .output_mode = "reg_only";
defparam \b2v_inst34|numb_temp[0] .register_cascade_mode = "off";
defparam \b2v_inst34|numb_temp[0] .sum_lutc_input = "datac";
defparam \b2v_inst34|numb_temp[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y8_N6
maxii_lcell \b2v_inst14|gb2[0] (
// Equation(s):
// \b2v_inst14|gb2 [0] = ((\b2v_inst14|WideOr9~combout  & (\b2v_inst14|gb2 [0])) # (!\b2v_inst14|WideOr9~combout  & ((\b2v_inst14|Selector99~0 ))))

	.clk(gnd),
	.dataa(\b2v_inst14|gb2 [0]),
	.datab(vcc),
	.datac(\b2v_inst14|WideOr9~combout ),
	.datad(\b2v_inst14|Selector99~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst14|gb2 [0]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst14|gb2[0] .lut_mask = "afa0";
defparam \b2v_inst14|gb2[0] .operation_mode = "normal";
defparam \b2v_inst14|gb2[0] .output_mode = "comb_only";
defparam \b2v_inst14|gb2[0] .register_cascade_mode = "off";
defparam \b2v_inst14|gb2[0] .sum_lutc_input = "datac";
defparam \b2v_inst14|gb2[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y8_N8
maxii_lcell \b2v_inst14|gb2[1] (
// Equation(s):
// \b2v_inst14|gb2 [1] = ((\b2v_inst14|WideOr9~combout  & ((\b2v_inst14|gb2 [1]))) # (!\b2v_inst14|WideOr9~combout  & (\b2v_inst14|Selector28~0 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst14|Selector28~0 ),
	.datac(\b2v_inst14|WideOr9~combout ),
	.datad(\b2v_inst14|gb2 [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst14|gb2 [1]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst14|gb2[1] .lut_mask = "fc0c";
defparam \b2v_inst14|gb2[1] .operation_mode = "normal";
defparam \b2v_inst14|gb2[1] .output_mode = "comb_only";
defparam \b2v_inst14|gb2[1] .register_cascade_mode = "off";
defparam \b2v_inst14|gb2[1] .sum_lutc_input = "datac";
defparam \b2v_inst14|gb2[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y8_N0
maxii_lcell \b2v_inst14|always6~8 (
// Equation(s):
// \b2v_inst14|always6~8_combout  = (\b2v_inst34|numb [0] & (\b2v_inst14|gb2 [0] & (\b2v_inst34|numb [1] $ (!\b2v_inst14|gb2 [1])))) # (!\b2v_inst34|numb [0] & (!\b2v_inst14|gb2 [0] & (\b2v_inst34|numb [1] $ (!\b2v_inst14|gb2 [1]))))

	.clk(gnd),
	.dataa(\b2v_inst34|numb [0]),
	.datab(\b2v_inst34|numb [1]),
	.datac(\b2v_inst14|gb2 [0]),
	.datad(\b2v_inst14|gb2 [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst14|always6~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst14|always6~8 .lut_mask = "8421";
defparam \b2v_inst14|always6~8 .operation_mode = "normal";
defparam \b2v_inst14|always6~8 .output_mode = "comb_only";
defparam \b2v_inst14|always6~8 .register_cascade_mode = "off";
defparam \b2v_inst14|always6~8 .sum_lutc_input = "datac";
defparam \b2v_inst14|always6~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y6_N6
maxii_lcell \b2v_inst14|gs2[5] (
// Equation(s):
// \b2v_inst14|gs2 [5] = ((\b2v_inst14|WideOr9~combout  & ((\b2v_inst14|gs2 [5]))) # (!\b2v_inst14|WideOr9~combout  & (\b2v_inst14|Selector5~0 )))

	.clk(gnd),
	.dataa(\b2v_inst14|Selector5~0 ),
	.datab(vcc),
	.datac(\b2v_inst14|gs2 [5]),
	.datad(\b2v_inst14|WideOr9~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst14|gs2 [5]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst14|gs2[5] .lut_mask = "f0aa";
defparam \b2v_inst14|gs2[5] .operation_mode = "normal";
defparam \b2v_inst14|gs2[5] .output_mode = "comb_only";
defparam \b2v_inst14|gs2[5] .register_cascade_mode = "off";
defparam \b2v_inst14|gs2[5] .sum_lutc_input = "datac";
defparam \b2v_inst14|gs2[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y6_N1
maxii_lcell \b2v_inst14|gs2[4] (
// Equation(s):
// \b2v_inst14|gs2 [4] = ((\b2v_inst14|WideOr9~combout  & (\b2v_inst14|gs2 [4])) # (!\b2v_inst14|WideOr9~combout  & ((\b2v_inst14|Selector18~0 ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst14|gs2 [4]),
	.datac(\b2v_inst14|Selector18~0 ),
	.datad(\b2v_inst14|WideOr9~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst14|gs2 [4]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst14|gs2[4] .lut_mask = "ccf0";
defparam \b2v_inst14|gs2[4] .operation_mode = "normal";
defparam \b2v_inst14|gs2[4] .output_mode = "comb_only";
defparam \b2v_inst14|gs2[4] .register_cascade_mode = "off";
defparam \b2v_inst14|gs2[4] .sum_lutc_input = "datac";
defparam \b2v_inst14|gs2[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y6_N2
maxii_lcell \b2v_inst14|always6~7 (
// Equation(s):
// \b2v_inst14|always6~7_combout  = (\b2v_inst34|nums [5] & (\b2v_inst14|gs2 [5] & (\b2v_inst34|nums [4] $ (!\b2v_inst14|gs2 [4])))) # (!\b2v_inst34|nums [5] & (!\b2v_inst14|gs2 [5] & (\b2v_inst34|nums [4] $ (!\b2v_inst14|gs2 [4]))))

	.clk(gnd),
	.dataa(\b2v_inst34|nums [5]),
	.datab(\b2v_inst34|nums [4]),
	.datac(\b2v_inst14|gs2 [5]),
	.datad(\b2v_inst14|gs2 [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst14|always6~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst14|always6~7 .lut_mask = "8421";
defparam \b2v_inst14|always6~7 .operation_mode = "normal";
defparam \b2v_inst14|always6~7 .output_mode = "comb_only";
defparam \b2v_inst14|always6~7 .register_cascade_mode = "off";
defparam \b2v_inst14|always6~7 .sum_lutc_input = "datac";
defparam \b2v_inst14|always6~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y7_N3
maxii_lcell \b2v_inst14|gs2[3] (
// Equation(s):
// \b2v_inst14|gs2 [3] = (\b2v_inst14|WideOr9~combout  & (((\b2v_inst14|gs2 [3])))) # (!\b2v_inst14|WideOr9~combout  & (((\b2v_inst14|Selector4~0 ))))

	.clk(gnd),
	.dataa(\b2v_inst14|WideOr9~combout ),
	.datab(vcc),
	.datac(\b2v_inst14|Selector4~0 ),
	.datad(\b2v_inst14|gs2 [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst14|gs2 [3]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst14|gs2[3] .lut_mask = "fa50";
defparam \b2v_inst14|gs2[3] .operation_mode = "normal";
defparam \b2v_inst14|gs2[3] .output_mode = "comb_only";
defparam \b2v_inst14|gs2[3] .register_cascade_mode = "off";
defparam \b2v_inst14|gs2[3] .sum_lutc_input = "datac";
defparam \b2v_inst14|gs2[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y7_N2
maxii_lcell \b2v_inst14|gs2[2] (
// Equation(s):
// \b2v_inst14|gs2 [2] = ((\b2v_inst14|WideOr9~combout  & (\b2v_inst14|gs2 [2])) # (!\b2v_inst14|WideOr9~combout  & ((\b2v_inst14|Selector20~0 ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst14|gs2 [2]),
	.datac(\b2v_inst14|Selector20~0 ),
	.datad(\b2v_inst14|WideOr9~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst14|gs2 [2]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst14|gs2[2] .lut_mask = "ccf0";
defparam \b2v_inst14|gs2[2] .operation_mode = "normal";
defparam \b2v_inst14|gs2[2] .output_mode = "comb_only";
defparam \b2v_inst14|gs2[2] .register_cascade_mode = "off";
defparam \b2v_inst14|gs2[2] .sum_lutc_input = "datac";
defparam \b2v_inst14|gs2[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y7_N4
maxii_lcell \b2v_inst14|always6~6 (
// Equation(s):
// \b2v_inst14|always6~6_combout  = (\b2v_inst34|nums [2] & (\b2v_inst14|gs2 [2] & (\b2v_inst14|gs2 [3] $ (!\b2v_inst34|nums [3])))) # (!\b2v_inst34|nums [2] & (!\b2v_inst14|gs2 [2] & (\b2v_inst14|gs2 [3] $ (!\b2v_inst34|nums [3]))))

	.clk(gnd),
	.dataa(\b2v_inst34|nums [2]),
	.datab(\b2v_inst14|gs2 [3]),
	.datac(\b2v_inst34|nums [3]),
	.datad(\b2v_inst14|gs2 [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst14|always6~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst14|always6~6 .lut_mask = "8241";
defparam \b2v_inst14|always6~6 .operation_mode = "normal";
defparam \b2v_inst14|always6~6 .output_mode = "comb_only";
defparam \b2v_inst14|always6~6 .register_cascade_mode = "off";
defparam \b2v_inst14|always6~6 .sum_lutc_input = "datac";
defparam \b2v_inst14|always6~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y7_N5
maxii_lcell \b2v_inst14|always6~9 (
// Equation(s):
// \b2v_inst14|always6~9_combout  = (\b2v_inst14|always6~8_combout  & (\b2v_inst14|always6~5  & (\b2v_inst14|always6~7_combout  & \b2v_inst14|always6~6_combout )))

	.clk(gnd),
	.dataa(\b2v_inst14|always6~8_combout ),
	.datab(\b2v_inst14|always6~5 ),
	.datac(\b2v_inst14|always6~7_combout ),
	.datad(\b2v_inst14|always6~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst14|always6~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst14|always6~9 .lut_mask = "8000";
defparam \b2v_inst14|always6~9 .operation_mode = "normal";
defparam \b2v_inst14|always6~9 .output_mode = "comb_only";
defparam \b2v_inst14|always6~9 .register_cascade_mode = "off";
defparam \b2v_inst14|always6~9 .sum_lutc_input = "datac";
defparam \b2v_inst14|always6~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y9_N1
maxii_lcell \b2v_inst14|gb2[6] (
// Equation(s):
// \b2v_inst14|gb2 [6] = ((\b2v_inst14|WideOr9~combout  & (\b2v_inst14|gb2 [6])) # (!\b2v_inst14|WideOr9~combout  & ((\b2v_inst14|Selector23~0 ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst14|gb2 [6]),
	.datac(\b2v_inst14|Selector23~0 ),
	.datad(\b2v_inst14|WideOr9~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst14|gb2 [6]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst14|gb2[6] .lut_mask = "ccf0";
defparam \b2v_inst14|gb2[6] .operation_mode = "normal";
defparam \b2v_inst14|gb2[6] .output_mode = "comb_only";
defparam \b2v_inst14|gb2[6] .register_cascade_mode = "off";
defparam \b2v_inst14|gb2[6] .sum_lutc_input = "datac";
defparam \b2v_inst14|gb2[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y9_N1
maxii_lcell \b2v_inst14|gb2[4] (
// Equation(s):
// \b2v_inst14|gb2 [4] = ((\b2v_inst14|WideOr9~combout  & (\b2v_inst14|gb2 [4])) # (!\b2v_inst14|WideOr9~combout  & ((\b2v_inst14|Selector25~0 ))))

	.clk(gnd),
	.dataa(\b2v_inst14|gb2 [4]),
	.datab(vcc),
	.datac(\b2v_inst14|WideOr9~combout ),
	.datad(\b2v_inst14|Selector25~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst14|gb2 [4]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst14|gb2[4] .lut_mask = "afa0";
defparam \b2v_inst14|gb2[4] .operation_mode = "normal";
defparam \b2v_inst14|gb2[4] .output_mode = "comb_only";
defparam \b2v_inst14|gb2[4] .register_cascade_mode = "off";
defparam \b2v_inst14|gb2[4] .sum_lutc_input = "datac";
defparam \b2v_inst14|gb2[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y9_N3
maxii_lcell \b2v_inst14|gb2[5] (
// Equation(s):
// \b2v_inst14|gb2 [5] = ((\b2v_inst14|WideOr9~combout  & (\b2v_inst14|gb2 [5])) # (!\b2v_inst14|WideOr9~combout  & ((\b2v_inst14|Selector24~0 ))))

	.clk(gnd),
	.dataa(\b2v_inst14|gb2 [5]),
	.datab(\b2v_inst14|Selector24~0 ),
	.datac(vcc),
	.datad(\b2v_inst14|WideOr9~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst14|gb2 [5]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst14|gb2[5] .lut_mask = "aacc";
defparam \b2v_inst14|gb2[5] .operation_mode = "normal";
defparam \b2v_inst14|gb2[5] .output_mode = "comb_only";
defparam \b2v_inst14|gb2[5] .register_cascade_mode = "off";
defparam \b2v_inst14|gb2[5] .sum_lutc_input = "datac";
defparam \b2v_inst14|gb2[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y9_N4
maxii_lcell \b2v_inst14|always6~11 (
// Equation(s):
// \b2v_inst14|always6~11_combout  = (\b2v_inst14|gb2 [4] & (\b2v_inst34|numb [4] & (\b2v_inst34|numb [5] $ (!\b2v_inst14|gb2 [5])))) # (!\b2v_inst14|gb2 [4] & (!\b2v_inst34|numb [4] & (\b2v_inst34|numb [5] $ (!\b2v_inst14|gb2 [5]))))

	.clk(gnd),
	.dataa(\b2v_inst14|gb2 [4]),
	.datab(\b2v_inst34|numb [5]),
	.datac(\b2v_inst34|numb [4]),
	.datad(\b2v_inst14|gb2 [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst14|always6~11_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst14|always6~11 .lut_mask = "8421";
defparam \b2v_inst14|always6~11 .operation_mode = "normal";
defparam \b2v_inst14|always6~11 .output_mode = "comb_only";
defparam \b2v_inst14|always6~11 .register_cascade_mode = "off";
defparam \b2v_inst14|always6~11 .sum_lutc_input = "datac";
defparam \b2v_inst14|always6~11 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y9_N9
maxii_lcell \b2v_inst14|gb2[3] (
// Equation(s):
// \b2v_inst14|gb2 [3] = ((\b2v_inst14|WideOr9~combout  & ((\b2v_inst14|gb2 [3]))) # (!\b2v_inst14|WideOr9~combout  & (\b2v_inst14|Selector26~0 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst14|WideOr9~combout ),
	.datac(\b2v_inst14|Selector26~0 ),
	.datad(\b2v_inst14|gb2 [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst14|gb2 [3]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst14|gb2[3] .lut_mask = "fc30";
defparam \b2v_inst14|gb2[3] .operation_mode = "normal";
defparam \b2v_inst14|gb2[3] .output_mode = "comb_only";
defparam \b2v_inst14|gb2[3] .register_cascade_mode = "off";
defparam \b2v_inst14|gb2[3] .sum_lutc_input = "datac";
defparam \b2v_inst14|gb2[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y9_N7
maxii_lcell \b2v_inst14|gb2[2] (
// Equation(s):
// \b2v_inst14|gb2 [2] = ((\b2v_inst14|WideOr9~combout  & ((\b2v_inst14|gb2 [2]))) # (!\b2v_inst14|WideOr9~combout  & (\b2v_inst14|Selector27~0 )))

	.clk(gnd),
	.dataa(\b2v_inst14|Selector27~0 ),
	.datab(\b2v_inst14|gb2 [2]),
	.datac(vcc),
	.datad(\b2v_inst14|WideOr9~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst14|gb2 [2]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst14|gb2[2] .lut_mask = "ccaa";
defparam \b2v_inst14|gb2[2] .operation_mode = "normal";
defparam \b2v_inst14|gb2[2] .output_mode = "comb_only";
defparam \b2v_inst14|gb2[2] .register_cascade_mode = "off";
defparam \b2v_inst14|gb2[2] .sum_lutc_input = "datac";
defparam \b2v_inst14|gb2[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y9_N8
maxii_lcell \b2v_inst14|always6~10 (
// Equation(s):
// \b2v_inst14|always6~10_combout  = (\b2v_inst34|numb [3] & (\b2v_inst14|gb2 [3] & (\b2v_inst34|numb [2] $ (!\b2v_inst14|gb2 [2])))) # (!\b2v_inst34|numb [3] & (!\b2v_inst14|gb2 [3] & (\b2v_inst34|numb [2] $ (!\b2v_inst14|gb2 [2]))))

	.clk(gnd),
	.dataa(\b2v_inst34|numb [3]),
	.datab(\b2v_inst14|gb2 [3]),
	.datac(\b2v_inst34|numb [2]),
	.datad(\b2v_inst14|gb2 [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst14|always6~10_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst14|always6~10 .lut_mask = "9009";
defparam \b2v_inst14|always6~10 .operation_mode = "normal";
defparam \b2v_inst14|always6~10 .output_mode = "comb_only";
defparam \b2v_inst14|always6~10 .register_cascade_mode = "off";
defparam \b2v_inst14|always6~10 .sum_lutc_input = "datac";
defparam \b2v_inst14|always6~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y9_N9
maxii_lcell \b2v_inst14|always6~12 (
// Equation(s):
// \b2v_inst14|always6~12_combout  = (\b2v_inst14|always6~11_combout  & (\b2v_inst14|always6~10_combout  & (\b2v_inst34|numb [6] $ (!\b2v_inst14|gb2 [6]))))

	.clk(gnd),
	.dataa(\b2v_inst34|numb [6]),
	.datab(\b2v_inst14|gb2 [6]),
	.datac(\b2v_inst14|always6~11_combout ),
	.datad(\b2v_inst14|always6~10_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst14|always6~12_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst14|always6~12 .lut_mask = "9000";
defparam \b2v_inst14|always6~12 .operation_mode = "normal";
defparam \b2v_inst14|always6~12 .output_mode = "comb_only";
defparam \b2v_inst14|always6~12 .register_cascade_mode = "off";
defparam \b2v_inst14|always6~12 .sum_lutc_input = "datac";
defparam \b2v_inst14|always6~12 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y8_N5
maxii_lcell \b2v_inst14|WideOr8 (
// Equation(s):
// \b2v_inst14|WideOr8~combout  = ((\b2v_inst14|cur_state.0100_2801~combout ) # ((!\b2v_inst14|WideOr8~0_combout ) # (!\b2v_inst14|WideOr2~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst14|cur_state.0100_2801~combout ),
	.datac(\b2v_inst14|WideOr2~0_combout ),
	.datad(\b2v_inst14|WideOr8~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst14|WideOr8~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst14|WideOr8 .lut_mask = "cfff";
defparam \b2v_inst14|WideOr8 .operation_mode = "normal";
defparam \b2v_inst14|WideOr8 .output_mode = "comb_only";
defparam \b2v_inst14|WideOr8 .register_cascade_mode = "off";
defparam \b2v_inst14|WideOr8 .sum_lutc_input = "datac";
defparam \b2v_inst14|WideOr8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y8_N3
maxii_lcell \b2v_inst14|gb1[6] (
// Equation(s):
// \b2v_inst14|gb1 [6] = ((\b2v_inst14|WideOr8~combout  & (\b2v_inst14|gb1 [6])) # (!\b2v_inst14|WideOr8~combout  & ((\b2v_inst14|Selector23~0 ))))

	.clk(gnd),
	.dataa(\b2v_inst14|gb1 [6]),
	.datab(vcc),
	.datac(\b2v_inst14|WideOr8~combout ),
	.datad(\b2v_inst14|Selector23~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst14|gb1 [6]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst14|gb1[6] .lut_mask = "afa0";
defparam \b2v_inst14|gb1[6] .operation_mode = "normal";
defparam \b2v_inst14|gb1[6] .output_mode = "comb_only";
defparam \b2v_inst14|gb1[6] .register_cascade_mode = "off";
defparam \b2v_inst14|gb1[6] .sum_lutc_input = "datac";
defparam \b2v_inst14|gb1[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y8_N6
maxii_lcell \b2v_inst14|gb1[5] (
// Equation(s):
// \b2v_inst14|gb1 [5] = ((\b2v_inst14|WideOr8~combout  & ((\b2v_inst14|gb1 [5]))) # (!\b2v_inst14|WideOr8~combout  & (\b2v_inst14|Selector24~0 )))

	.clk(gnd),
	.dataa(\b2v_inst14|Selector24~0 ),
	.datab(vcc),
	.datac(\b2v_inst14|gb1 [5]),
	.datad(\b2v_inst14|WideOr8~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst14|gb1 [5]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst14|gb1[5] .lut_mask = "f0aa";
defparam \b2v_inst14|gb1[5] .operation_mode = "normal";
defparam \b2v_inst14|gb1[5] .output_mode = "comb_only";
defparam \b2v_inst14|gb1[5] .register_cascade_mode = "off";
defparam \b2v_inst14|gb1[5] .sum_lutc_input = "datac";
defparam \b2v_inst14|gb1[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y8_N3
maxii_lcell \b2v_inst14|gb1[4] (
// Equation(s):
// \b2v_inst14|gb1 [4] = ((\b2v_inst14|WideOr8~combout  & (\b2v_inst14|gb1 [4])) # (!\b2v_inst14|WideOr8~combout  & ((\b2v_inst14|Selector25~0 ))))

	.clk(gnd),
	.dataa(\b2v_inst14|gb1 [4]),
	.datab(\b2v_inst14|Selector25~0 ),
	.datac(vcc),
	.datad(\b2v_inst14|WideOr8~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst14|gb1 [4]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst14|gb1[4] .lut_mask = "aacc";
defparam \b2v_inst14|gb1[4] .operation_mode = "normal";
defparam \b2v_inst14|gb1[4] .output_mode = "comb_only";
defparam \b2v_inst14|gb1[4] .register_cascade_mode = "off";
defparam \b2v_inst14|gb1[4] .sum_lutc_input = "datac";
defparam \b2v_inst14|gb1[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y8_N4
maxii_lcell \b2v_inst14|always6~14 (
// Equation(s):
// \b2v_inst14|always6~14_combout  = (\b2v_inst14|gb1 [5] & (\b2v_inst34|numb [5] & (\b2v_inst34|numb [4] $ (!\b2v_inst14|gb1 [4])))) # (!\b2v_inst14|gb1 [5] & (!\b2v_inst34|numb [5] & (\b2v_inst34|numb [4] $ (!\b2v_inst14|gb1 [4]))))

	.clk(gnd),
	.dataa(\b2v_inst14|gb1 [5]),
	.datab(\b2v_inst34|numb [5]),
	.datac(\b2v_inst34|numb [4]),
	.datad(\b2v_inst14|gb1 [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst14|always6~14_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst14|always6~14 .lut_mask = "9009";
defparam \b2v_inst14|always6~14 .operation_mode = "normal";
defparam \b2v_inst14|always6~14 .output_mode = "comb_only";
defparam \b2v_inst14|always6~14 .register_cascade_mode = "off";
defparam \b2v_inst14|always6~14 .sum_lutc_input = "datac";
defparam \b2v_inst14|always6~14 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y8_N3
maxii_lcell \b2v_inst14|gb1[3] (
// Equation(s):
// \b2v_inst14|gb1 [3] = ((\b2v_inst14|WideOr8~combout  & (\b2v_inst14|gb1 [3])) # (!\b2v_inst14|WideOr8~combout  & ((\b2v_inst14|Selector26~0 ))))

	.clk(gnd),
	.dataa(\b2v_inst14|gb1 [3]),
	.datab(\b2v_inst14|Selector26~0 ),
	.datac(vcc),
	.datad(\b2v_inst14|WideOr8~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst14|gb1 [3]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst14|gb1[3] .lut_mask = "aacc";
defparam \b2v_inst14|gb1[3] .operation_mode = "normal";
defparam \b2v_inst14|gb1[3] .output_mode = "comb_only";
defparam \b2v_inst14|gb1[3] .register_cascade_mode = "off";
defparam \b2v_inst14|gb1[3] .sum_lutc_input = "datac";
defparam \b2v_inst14|gb1[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y8_N7
maxii_lcell \b2v_inst14|gb1[2] (
// Equation(s):
// \b2v_inst14|gb1 [2] = ((\b2v_inst14|WideOr8~combout  & ((\b2v_inst14|gb1 [2]))) # (!\b2v_inst14|WideOr8~combout  & (\b2v_inst14|Selector27~0 )))

	.clk(gnd),
	.dataa(\b2v_inst14|Selector27~0 ),
	.datab(vcc),
	.datac(\b2v_inst14|gb1 [2]),
	.datad(\b2v_inst14|WideOr8~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst14|gb1 [2]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst14|gb1[2] .lut_mask = "f0aa";
defparam \b2v_inst14|gb1[2] .operation_mode = "normal";
defparam \b2v_inst14|gb1[2] .output_mode = "comb_only";
defparam \b2v_inst14|gb1[2] .register_cascade_mode = "off";
defparam \b2v_inst14|gb1[2] .sum_lutc_input = "datac";
defparam \b2v_inst14|gb1[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y8_N8
maxii_lcell \b2v_inst14|always6~13 (
// Equation(s):
// \b2v_inst14|always6~13_combout  = (\b2v_inst34|numb [2] & (\b2v_inst14|gb1 [2] & (\b2v_inst14|gb1 [3] $ (!\b2v_inst34|numb [3])))) # (!\b2v_inst34|numb [2] & (!\b2v_inst14|gb1 [2] & (\b2v_inst14|gb1 [3] $ (!\b2v_inst34|numb [3]))))

	.clk(gnd),
	.dataa(\b2v_inst34|numb [2]),
	.datab(\b2v_inst14|gb1 [3]),
	.datac(\b2v_inst14|gb1 [2]),
	.datad(\b2v_inst34|numb [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst14|always6~13_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst14|always6~13 .lut_mask = "8421";
defparam \b2v_inst14|always6~13 .operation_mode = "normal";
defparam \b2v_inst14|always6~13 .output_mode = "comb_only";
defparam \b2v_inst14|always6~13 .register_cascade_mode = "off";
defparam \b2v_inst14|always6~13 .sum_lutc_input = "datac";
defparam \b2v_inst14|always6~13 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y8_N9
maxii_lcell \b2v_inst14|always6~15 (
// Equation(s):
// \b2v_inst14|always6~15_combout  = (\b2v_inst14|always6~14_combout  & (\b2v_inst14|always6~13_combout  & (\b2v_inst34|numb [6] $ (!\b2v_inst14|gb1 [6]))))

	.clk(gnd),
	.dataa(\b2v_inst34|numb [6]),
	.datab(\b2v_inst14|gb1 [6]),
	.datac(\b2v_inst14|always6~14_combout ),
	.datad(\b2v_inst14|always6~13_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst14|always6~15_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst14|always6~15 .lut_mask = "9000";
defparam \b2v_inst14|always6~15 .operation_mode = "normal";
defparam \b2v_inst14|always6~15 .output_mode = "comb_only";
defparam \b2v_inst14|always6~15 .register_cascade_mode = "off";
defparam \b2v_inst14|always6~15 .sum_lutc_input = "datac";
defparam \b2v_inst14|always6~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y8_N6
maxii_lcell \b2v_inst14|gs1[1] (
// Equation(s):
// \b2v_inst14|gs1 [1] = ((\b2v_inst14|WideOr8~combout  & ((\b2v_inst14|gs1 [1]))) # (!\b2v_inst14|WideOr8~combout  & (\b2v_inst14|Selector21~0 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst14|Selector21~0 ),
	.datac(\b2v_inst14|gs1 [1]),
	.datad(\b2v_inst14|WideOr8~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst14|gs1 [1]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst14|gs1[1] .lut_mask = "f0cc";
defparam \b2v_inst14|gs1[1] .operation_mode = "normal";
defparam \b2v_inst14|gs1[1] .output_mode = "comb_only";
defparam \b2v_inst14|gs1[1] .register_cascade_mode = "off";
defparam \b2v_inst14|gs1[1] .sum_lutc_input = "datac";
defparam \b2v_inst14|gs1[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y7_N1
maxii_lcell \b2v_inst14|gs1[0] (
// Equation(s):
// \b2v_inst14|gs1 [0] = ((\b2v_inst14|WideOr8~combout  & (\b2v_inst14|gs1 [0])) # (!\b2v_inst14|WideOr8~combout  & ((\b2v_inst14|Selector22~0_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst14|gs1 [0]),
	.datac(\b2v_inst14|WideOr8~combout ),
	.datad(\b2v_inst14|Selector22~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst14|gs1 [0]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst14|gs1[0] .lut_mask = "cfc0";
defparam \b2v_inst14|gs1[0] .operation_mode = "normal";
defparam \b2v_inst14|gs1[0] .output_mode = "comb_only";
defparam \b2v_inst14|gs1[0] .register_cascade_mode = "off";
defparam \b2v_inst14|gs1[0] .sum_lutc_input = "datac";
defparam \b2v_inst14|gs1[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y7_N7
maxii_lcell \b2v_inst14|always6~0 (
// Equation(s):
// \b2v_inst14|always6~0_combout  = (\b2v_inst14|gs1 [1] & (\b2v_inst34|nums [1] & (\b2v_inst34|nums [0] $ (!\b2v_inst14|gs1 [0])))) # (!\b2v_inst14|gs1 [1] & (!\b2v_inst34|nums [1] & (\b2v_inst34|nums [0] $ (!\b2v_inst14|gs1 [0]))))

	.clk(gnd),
	.dataa(\b2v_inst14|gs1 [1]),
	.datab(\b2v_inst34|nums [1]),
	.datac(\b2v_inst34|nums [0]),
	.datad(\b2v_inst14|gs1 [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst14|always6~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst14|always6~0 .lut_mask = "9009";
defparam \b2v_inst14|always6~0 .operation_mode = "normal";
defparam \b2v_inst14|always6~0 .output_mode = "comb_only";
defparam \b2v_inst14|always6~0 .register_cascade_mode = "off";
defparam \b2v_inst14|always6~0 .sum_lutc_input = "datac";
defparam \b2v_inst14|always6~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y6_N5
maxii_lcell \b2v_inst14|gs1[4] (
// Equation(s):
// \b2v_inst14|gs1 [4] = ((\b2v_inst14|WideOr8~combout  & (\b2v_inst14|gs1 [4])) # (!\b2v_inst14|WideOr8~combout  & ((\b2v_inst14|Selector18~0 ))))

	.clk(gnd),
	.dataa(\b2v_inst14|gs1 [4]),
	.datab(vcc),
	.datac(\b2v_inst14|WideOr8~combout ),
	.datad(\b2v_inst14|Selector18~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst14|gs1 [4]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst14|gs1[4] .lut_mask = "afa0";
defparam \b2v_inst14|gs1[4] .operation_mode = "normal";
defparam \b2v_inst14|gs1[4] .output_mode = "comb_only";
defparam \b2v_inst14|gs1[4] .register_cascade_mode = "off";
defparam \b2v_inst14|gs1[4] .sum_lutc_input = "datac";
defparam \b2v_inst14|gs1[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y8_N9
maxii_lcell \b2v_inst14|gs1[5] (
// Equation(s):
// \b2v_inst14|gs1 [5] = ((\b2v_inst14|WideOr8~combout  & ((\b2v_inst14|gs1 [5]))) # (!\b2v_inst14|WideOr8~combout  & (\b2v_inst14|Selector5~0 )))

	.clk(gnd),
	.dataa(\b2v_inst14|Selector5~0 ),
	.datab(\b2v_inst14|gs1 [5]),
	.datac(vcc),
	.datad(\b2v_inst14|WideOr8~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst14|gs1 [5]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst14|gs1[5] .lut_mask = "ccaa";
defparam \b2v_inst14|gs1[5] .operation_mode = "normal";
defparam \b2v_inst14|gs1[5] .output_mode = "comb_only";
defparam \b2v_inst14|gs1[5] .register_cascade_mode = "off";
defparam \b2v_inst14|gs1[5] .sum_lutc_input = "datac";
defparam \b2v_inst14|gs1[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y6_N5
maxii_lcell \b2v_inst14|always6~2 (
// Equation(s):
// \b2v_inst14|always6~2_combout  = (\b2v_inst34|nums [5] & (\b2v_inst14|gs1 [5] & (\b2v_inst14|gs1 [4] $ (!\b2v_inst34|nums [4])))) # (!\b2v_inst34|nums [5] & (!\b2v_inst14|gs1 [5] & (\b2v_inst14|gs1 [4] $ (!\b2v_inst34|nums [4]))))

	.clk(gnd),
	.dataa(\b2v_inst34|nums [5]),
	.datab(\b2v_inst14|gs1 [4]),
	.datac(\b2v_inst34|nums [4]),
	.datad(\b2v_inst14|gs1 [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst14|always6~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst14|always6~2 .lut_mask = "8241";
defparam \b2v_inst14|always6~2 .operation_mode = "normal";
defparam \b2v_inst14|always6~2 .output_mode = "comb_only";
defparam \b2v_inst14|always6~2 .register_cascade_mode = "off";
defparam \b2v_inst14|always6~2 .sum_lutc_input = "datac";
defparam \b2v_inst14|always6~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y8_N1
maxii_lcell \b2v_inst14|gb1[0] (
// Equation(s):
// \b2v_inst14|gb1 [0] = ((\b2v_inst14|WideOr8~combout  & (\b2v_inst14|gb1 [0])) # (!\b2v_inst14|WideOr8~combout  & ((\b2v_inst14|Selector99~0 ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst14|gb1 [0]),
	.datac(\b2v_inst14|Selector99~0 ),
	.datad(\b2v_inst14|WideOr8~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst14|gb1 [0]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst14|gb1[0] .lut_mask = "ccf0";
defparam \b2v_inst14|gb1[0] .operation_mode = "normal";
defparam \b2v_inst14|gb1[0] .output_mode = "comb_only";
defparam \b2v_inst14|gb1[0] .register_cascade_mode = "off";
defparam \b2v_inst14|gb1[0] .sum_lutc_input = "datac";
defparam \b2v_inst14|gb1[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y8_N9
maxii_lcell \b2v_inst14|gb1[1] (
// Equation(s):
// \b2v_inst14|gb1 [1] = ((\b2v_inst14|WideOr8~combout  & (\b2v_inst14|gb1 [1])) # (!\b2v_inst14|WideOr8~combout  & ((\b2v_inst14|Selector28~0 ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst14|gb1 [1]),
	.datac(\b2v_inst14|Selector28~0 ),
	.datad(\b2v_inst14|WideOr8~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst14|gb1 [1]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst14|gb1[1] .lut_mask = "ccf0";
defparam \b2v_inst14|gb1[1] .operation_mode = "normal";
defparam \b2v_inst14|gb1[1] .output_mode = "comb_only";
defparam \b2v_inst14|gb1[1] .register_cascade_mode = "off";
defparam \b2v_inst14|gb1[1] .sum_lutc_input = "datac";
defparam \b2v_inst14|gb1[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y8_N7
maxii_lcell \b2v_inst14|always6~3 (
// Equation(s):
// \b2v_inst14|always6~3_combout  = (\b2v_inst34|numb [0] & (\b2v_inst14|gb1 [0] & (\b2v_inst34|numb [1] $ (!\b2v_inst14|gb1 [1])))) # (!\b2v_inst34|numb [0] & (!\b2v_inst14|gb1 [0] & (\b2v_inst34|numb [1] $ (!\b2v_inst14|gb1 [1]))))

	.clk(gnd),
	.dataa(\b2v_inst34|numb [0]),
	.datab(\b2v_inst14|gb1 [0]),
	.datac(\b2v_inst34|numb [1]),
	.datad(\b2v_inst14|gb1 [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst14|always6~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst14|always6~3 .lut_mask = "9009";
defparam \b2v_inst14|always6~3 .operation_mode = "normal";
defparam \b2v_inst14|always6~3 .output_mode = "comb_only";
defparam \b2v_inst14|always6~3 .register_cascade_mode = "off";
defparam \b2v_inst14|always6~3 .sum_lutc_input = "datac";
defparam \b2v_inst14|always6~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y7_N1
maxii_lcell \b2v_inst14|gs1[2] (
// Equation(s):
// \b2v_inst14|gs1 [2] = ((\b2v_inst14|WideOr8~combout  & ((\b2v_inst14|gs1 [2]))) # (!\b2v_inst14|WideOr8~combout  & (\b2v_inst14|Selector20~0 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst14|Selector20~0 ),
	.datac(\b2v_inst14|WideOr8~combout ),
	.datad(\b2v_inst14|gs1 [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst14|gs1 [2]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst14|gs1[2] .lut_mask = "fc0c";
defparam \b2v_inst14|gs1[2] .operation_mode = "normal";
defparam \b2v_inst14|gs1[2] .output_mode = "comb_only";
defparam \b2v_inst14|gs1[2] .register_cascade_mode = "off";
defparam \b2v_inst14|gs1[2] .sum_lutc_input = "datac";
defparam \b2v_inst14|gs1[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y7_N4
maxii_lcell \b2v_inst14|gs1[3] (
// Equation(s):
// \b2v_inst14|gs1 [3] = ((\b2v_inst14|WideOr8~combout  & (\b2v_inst14|gs1 [3])) # (!\b2v_inst14|WideOr8~combout  & ((\b2v_inst14|Selector4~0 ))))

	.clk(gnd),
	.dataa(\b2v_inst14|gs1 [3]),
	.datab(vcc),
	.datac(\b2v_inst14|WideOr8~combout ),
	.datad(\b2v_inst14|Selector4~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst14|gs1 [3]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst14|gs1[3] .lut_mask = "afa0";
defparam \b2v_inst14|gs1[3] .operation_mode = "normal";
defparam \b2v_inst14|gs1[3] .output_mode = "comb_only";
defparam \b2v_inst14|gs1[3] .register_cascade_mode = "off";
defparam \b2v_inst14|gs1[3] .sum_lutc_input = "datac";
defparam \b2v_inst14|gs1[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y7_N9
maxii_lcell \b2v_inst14|always6~1 (
// Equation(s):
// \b2v_inst14|always6~1_combout  = (\b2v_inst34|nums [2] & (\b2v_inst14|gs1 [2] & (\b2v_inst34|nums [3] $ (!\b2v_inst14|gs1 [3])))) # (!\b2v_inst34|nums [2] & (!\b2v_inst14|gs1 [2] & (\b2v_inst34|nums [3] $ (!\b2v_inst14|gs1 [3]))))

	.clk(gnd),
	.dataa(\b2v_inst34|nums [2]),
	.datab(\b2v_inst14|gs1 [2]),
	.datac(\b2v_inst34|nums [3]),
	.datad(\b2v_inst14|gs1 [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst14|always6~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst14|always6~1 .lut_mask = "9009";
defparam \b2v_inst14|always6~1 .operation_mode = "normal";
defparam \b2v_inst14|always6~1 .output_mode = "comb_only";
defparam \b2v_inst14|always6~1 .register_cascade_mode = "off";
defparam \b2v_inst14|always6~1 .sum_lutc_input = "datac";
defparam \b2v_inst14|always6~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y7_N2
maxii_lcell \b2v_inst14|always6~4 (
// Equation(s):
// \b2v_inst14|always6~4_combout  = (\b2v_inst14|always6~0_combout  & (\b2v_inst14|always6~2_combout  & (\b2v_inst14|always6~3_combout  & \b2v_inst14|always6~1_combout )))

	.clk(gnd),
	.dataa(\b2v_inst14|always6~0_combout ),
	.datab(\b2v_inst14|always6~2_combout ),
	.datac(\b2v_inst14|always6~3_combout ),
	.datad(\b2v_inst14|always6~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst14|always6~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst14|always6~4 .lut_mask = "8000";
defparam \b2v_inst14|always6~4 .operation_mode = "normal";
defparam \b2v_inst14|always6~4 .output_mode = "comb_only";
defparam \b2v_inst14|always6~4 .register_cascade_mode = "off";
defparam \b2v_inst14|always6~4 .sum_lutc_input = "datac";
defparam \b2v_inst14|always6~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y7_N3
maxii_lcell \b2v_inst14|always6~16 (
// Equation(s):
// \b2v_inst14|always6~16_combout  = (\b2v_inst14|always6~9_combout  & ((\b2v_inst14|always6~12_combout ) # ((\b2v_inst14|always6~15_combout  & \b2v_inst14|always6~4_combout )))) # (!\b2v_inst14|always6~9_combout  & (((\b2v_inst14|always6~15_combout  & 
// \b2v_inst14|always6~4_combout ))))

	.clk(gnd),
	.dataa(\b2v_inst14|always6~9_combout ),
	.datab(\b2v_inst14|always6~12_combout ),
	.datac(\b2v_inst14|always6~15_combout ),
	.datad(\b2v_inst14|always6~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst14|always6~16_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst14|always6~16 .lut_mask = "f888";
defparam \b2v_inst14|always6~16 .operation_mode = "normal";
defparam \b2v_inst14|always6~16 .output_mode = "comb_only";
defparam \b2v_inst14|always6~16 .register_cascade_mode = "off";
defparam \b2v_inst14|always6~16 .sum_lutc_input = "datac";
defparam \b2v_inst14|always6~16 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y7_N6
maxii_lcell \b2v_inst14|Selector14~0 (
// Equation(s):
// \b2v_inst14|Selector14~0_combout  = (!\b2v_inst14|always6~33_combout  & ((\b2v_inst14|cur_state.0111_2684~combout ) # ((\b2v_inst14|cur_state.0101_2762~combout  & !\b2v_inst14|always6~16_combout ))))

	.clk(gnd),
	.dataa(\b2v_inst14|cur_state.0101_2762~combout ),
	.datab(\b2v_inst14|always6~33_combout ),
	.datac(\b2v_inst14|cur_state.0111_2684~combout ),
	.datad(\b2v_inst14|always6~16_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst14|Selector14~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst14|Selector14~0 .lut_mask = "3032";
defparam \b2v_inst14|Selector14~0 .operation_mode = "normal";
defparam \b2v_inst14|Selector14~0 .output_mode = "comb_only";
defparam \b2v_inst14|Selector14~0 .register_cascade_mode = "off";
defparam \b2v_inst14|Selector14~0 .sum_lutc_input = "datac";
defparam \b2v_inst14|Selector14~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y7_N7
maxii_lcell \b2v_inst14|Selector14~1 (
// Equation(s):
// \b2v_inst14|Selector14~1_combout  = (\b2v_inst14|always6~50_combout  & ((\b2v_inst14|Selector14~0_combout ) # ((!\b2v_inst14|always6~16_combout  & \b2v_inst14|cur_state.0110_2723~combout ))))

	.clk(gnd),
	.dataa(\b2v_inst14|always6~16_combout ),
	.datab(\b2v_inst14|Selector14~0_combout ),
	.datac(\b2v_inst14|cur_state.0110_2723~combout ),
	.datad(\b2v_inst14|always6~50_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst14|Selector14~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst14|Selector14~1 .lut_mask = "dc00";
defparam \b2v_inst14|Selector14~1 .operation_mode = "normal";
defparam \b2v_inst14|Selector14~1 .output_mode = "comb_only";
defparam \b2v_inst14|Selector14~1 .register_cascade_mode = "off";
defparam \b2v_inst14|Selector14~1 .sum_lutc_input = "datac";
defparam \b2v_inst14|Selector14~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y7_N8
maxii_lcell \b2v_inst14|cur_state.1000_2645 (
// Equation(s):
// \b2v_inst14|cur_state.1000_2645~combout  = ((\b2v_inst14|Selector118~9_combout  & ((\b2v_inst14|Selector14~1_combout ))) # (!\b2v_inst14|Selector118~9_combout  & (\b2v_inst14|cur_state.1000_2645~combout )))

	.clk(gnd),
	.dataa(\b2v_inst14|cur_state.1000_2645~combout ),
	.datab(vcc),
	.datac(\b2v_inst14|Selector118~9_combout ),
	.datad(\b2v_inst14|Selector14~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst14|cur_state.1000_2645~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst14|cur_state.1000_2645 .lut_mask = "fa0a";
defparam \b2v_inst14|cur_state.1000_2645 .operation_mode = "normal";
defparam \b2v_inst14|cur_state.1000_2645 .output_mode = "comb_only";
defparam \b2v_inst14|cur_state.1000_2645 .register_cascade_mode = "off";
defparam \b2v_inst14|cur_state.1000_2645 .sum_lutc_input = "datac";
defparam \b2v_inst14|cur_state.1000_2645 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N4
maxii_lcell \b2v_inst14|Selector12~2 (
// Equation(s):
// \b2v_inst14|Selector12~2_combout  = (\b2v_inst14|always6~33_combout  & ((\b2v_inst14|cur_state.1000_2645~combout ) # ((\b2v_inst14|cur_state.0101_2762~combout ) # (\b2v_inst14|cur_state.0111_2684~combout ))))

	.clk(gnd),
	.dataa(\b2v_inst14|cur_state.1000_2645~combout ),
	.datab(\b2v_inst14|cur_state.0101_2762~combout ),
	.datac(\b2v_inst14|always6~33_combout ),
	.datad(\b2v_inst14|cur_state.0111_2684~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst14|Selector12~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst14|Selector12~2 .lut_mask = "f0e0";
defparam \b2v_inst14|Selector12~2 .operation_mode = "normal";
defparam \b2v_inst14|Selector12~2 .output_mode = "comb_only";
defparam \b2v_inst14|Selector12~2 .register_cascade_mode = "off";
defparam \b2v_inst14|Selector12~2 .sum_lutc_input = "datac";
defparam \b2v_inst14|Selector12~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N3
maxii_lcell \b2v_inst14|cur_state.0110_2723 (
// Equation(s):
// \b2v_inst14|cur_state.0110_2723~combout  = ((\b2v_inst14|Selector118~9_combout  & (\b2v_inst14|Selector12~2_combout )) # (!\b2v_inst14|Selector118~9_combout  & ((\b2v_inst14|cur_state.0110_2723~combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst14|Selector118~9_combout ),
	.datac(\b2v_inst14|Selector12~2_combout ),
	.datad(\b2v_inst14|cur_state.0110_2723~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst14|cur_state.0110_2723~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst14|cur_state.0110_2723 .lut_mask = "f3c0";
defparam \b2v_inst14|cur_state.0110_2723 .operation_mode = "normal";
defparam \b2v_inst14|cur_state.0110_2723 .output_mode = "comb_only";
defparam \b2v_inst14|cur_state.0110_2723 .register_cascade_mode = "off";
defparam \b2v_inst14|cur_state.0110_2723 .sum_lutc_input = "datac";
defparam \b2v_inst14|cur_state.0110_2723 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y7_N0
maxii_lcell \b2v_inst14|WideOr3 (
// Equation(s):
// \b2v_inst14|WideOr3~combout  = (!\b2v_inst14|cur_state.0110_2723~combout  & (!\b2v_inst14|cur_state.1100_2528~combout  & (\b2v_inst14|WideOr3~2_combout  & !\b2v_inst14|cur_state.0100_2801~combout )))

	.clk(gnd),
	.dataa(\b2v_inst14|cur_state.0110_2723~combout ),
	.datab(\b2v_inst14|cur_state.1100_2528~combout ),
	.datac(\b2v_inst14|WideOr3~2_combout ),
	.datad(\b2v_inst14|cur_state.0100_2801~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst14|WideOr3~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst14|WideOr3 .lut_mask = "0010";
defparam \b2v_inst14|WideOr3 .operation_mode = "normal";
defparam \b2v_inst14|WideOr3 .output_mode = "comb_only";
defparam \b2v_inst14|WideOr3 .register_cascade_mode = "off";
defparam \b2v_inst14|WideOr3 .sum_lutc_input = "datac";
defparam \b2v_inst14|WideOr3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y7_N5
maxii_lcell \b2v_inst34|always2~0 (
// Equation(s):
// \b2v_inst34|always2~0_combout  = ((\b2v_inst14|WideOr3~combout  & (!\b2v_inst14|WideOr4~combout )) # (!\b2v_inst14|WideOr3~combout  & (\b2v_inst14|WideOr4~combout  & !\b2v_inst14|WideOr5~combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst14|WideOr3~combout ),
	.datac(\b2v_inst14|WideOr4~combout ),
	.datad(\b2v_inst14|WideOr5~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|always2~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|always2~0 .lut_mask = "0c3c";
defparam \b2v_inst34|always2~0 .operation_mode = "normal";
defparam \b2v_inst34|always2~0 .output_mode = "comb_only";
defparam \b2v_inst34|always2~0 .register_cascade_mode = "off";
defparam \b2v_inst34|always2~0 .sum_lutc_input = "datac";
defparam \b2v_inst34|always2~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y4_N9
maxii_lcell \b2v_inst34|Mux12~0 (
// Equation(s):
// \b2v_inst34|Mux12~0_combout  = (!\b2v_inst34|sel61 [0] & (((\b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[26]~0_combout  & !\b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[27]~3_combout ))))

	.clk(gnd),
	.dataa(\b2v_inst34|sel61 [0]),
	.datab(vcc),
	.datac(\b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[26]~0_combout ),
	.datad(\b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[27]~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Mux12~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Mux12~0 .lut_mask = "0050";
defparam \b2v_inst34|Mux12~0 .operation_mode = "normal";
defparam \b2v_inst34|Mux12~0 .output_mode = "comb_only";
defparam \b2v_inst34|Mux12~0 .register_cascade_mode = "off";
defparam \b2v_inst34|Mux12~0 .sum_lutc_input = "datac";
defparam \b2v_inst34|Mux12~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y8_N0
maxii_lcell \b2v_inst34|Selector24~1 (
// Equation(s):
// \b2v_inst34|Selector24~1_combout  = (((\b2v_inst34|C.00111_5843~combout ) # (\b2v_inst34|C.01010_5807~combout )) # (!\b2v_inst34|WideOr39~0_combout ))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst34|WideOr39~0_combout ),
	.datac(\b2v_inst34|C.00111_5843~combout ),
	.datad(\b2v_inst34|C.01010_5807~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Selector24~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Selector24~1 .lut_mask = "fff3";
defparam \b2v_inst34|Selector24~1 .operation_mode = "normal";
defparam \b2v_inst34|Selector24~1 .output_mode = "comb_only";
defparam \b2v_inst34|Selector24~1 .register_cascade_mode = "off";
defparam \b2v_inst34|Selector24~1 .sum_lutc_input = "datac";
defparam \b2v_inst34|Selector24~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y4_N3
maxii_lcell \b2v_inst34|Selector24~2 (
// Equation(s):
// \b2v_inst34|Selector24~2_combout  = (\b2v_inst34|Selector24~1_combout ) # (((\b2v_inst34|numb_temp [4] & \b2v_inst34|WideOr17~combout )) # (!\b2v_inst34|Selector24~0_combout ))

	.clk(gnd),
	.dataa(\b2v_inst34|Selector24~1_combout ),
	.datab(\b2v_inst34|Selector24~0_combout ),
	.datac(\b2v_inst34|numb_temp [4]),
	.datad(\b2v_inst34|WideOr17~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Selector24~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Selector24~2 .lut_mask = "fbbb";
defparam \b2v_inst34|Selector24~2 .operation_mode = "normal";
defparam \b2v_inst34|Selector24~2 .output_mode = "comb_only";
defparam \b2v_inst34|Selector24~2 .register_cascade_mode = "off";
defparam \b2v_inst34|Selector24~2 .sum_lutc_input = "datac";
defparam \b2v_inst34|Selector24~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y4_N4
maxii_lcell \b2v_inst34|numb_temp[4] (
// Equation(s):
// \b2v_inst34|numb_temp [4] = DFFEAS((\b2v_inst34|always2~0_combout  & (((\b2v_inst34|Selector24~2_combout )))) # (!\b2v_inst34|always2~0_combout  & (((!\b2v_inst34|numb_temp~0_combout )) # (!\b2v_inst34|Mux12~0_combout ))), GLOBAL(\clock~combout ), VCC, , 
// \b2v_inst34|numb_temp[0]~4_combout , , , , )

	.clk(\clock~combout ),
	.dataa(\b2v_inst34|always2~0_combout ),
	.datab(\b2v_inst34|Mux12~0_combout ),
	.datac(\b2v_inst34|numb_temp~0_combout ),
	.datad(\b2v_inst34|Selector24~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\b2v_inst34|numb_temp[0]~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst34|numb_temp [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|numb_temp[4] .lut_mask = "bf15";
defparam \b2v_inst34|numb_temp[4] .operation_mode = "normal";
defparam \b2v_inst34|numb_temp[4] .output_mode = "reg_only";
defparam \b2v_inst34|numb_temp[4] .register_cascade_mode = "off";
defparam \b2v_inst34|numb_temp[4] .sum_lutc_input = "datac";
defparam \b2v_inst34|numb_temp[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y6_N0
maxii_lcell \b2v_inst14|WideOr6 (
// Equation(s):
// \b2v_inst14|WideOr6~combout  = (((!\b2v_inst14|cur_state.0000_2957~combout  & !\b2v_inst14|cur_state.0010_2879~combout )) # (!\b2v_inst14|WideOr2~0_combout )) # (!\b2v_inst14|WideNor0~0_combout )

	.clk(gnd),
	.dataa(\b2v_inst14|cur_state.0000_2957~combout ),
	.datab(\b2v_inst14|WideNor0~0_combout ),
	.datac(\b2v_inst14|cur_state.0010_2879~combout ),
	.datad(\b2v_inst14|WideOr2~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst14|WideOr6~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst14|WideOr6 .lut_mask = "37ff";
defparam \b2v_inst14|WideOr6 .operation_mode = "normal";
defparam \b2v_inst14|WideOr6 .output_mode = "comb_only";
defparam \b2v_inst14|WideOr6 .register_cascade_mode = "off";
defparam \b2v_inst14|WideOr6 .sum_lutc_input = "datac";
defparam \b2v_inst14|WideOr6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y9_N6
maxii_lcell \b2v_inst14|rb1[4] (
// Equation(s):
// \b2v_inst14|rb1 [4] = ((\b2v_inst14|WideOr6~combout  & ((\b2v_inst14|rb1 [4]))) # (!\b2v_inst14|WideOr6~combout  & (\b2v_inst14|Selector25~0 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst14|Selector25~0 ),
	.datac(\b2v_inst14|rb1 [4]),
	.datad(\b2v_inst14|WideOr6~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst14|rb1 [4]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst14|rb1[4] .lut_mask = "f0cc";
defparam \b2v_inst14|rb1[4] .operation_mode = "normal";
defparam \b2v_inst14|rb1[4] .output_mode = "comb_only";
defparam \b2v_inst14|rb1[4] .register_cascade_mode = "off";
defparam \b2v_inst14|rb1[4] .sum_lutc_input = "datac";
defparam \b2v_inst14|rb1[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y9_N9
maxii_lcell \b2v_inst14|rb1[5] (
// Equation(s):
// \b2v_inst14|rb1 [5] = ((\b2v_inst14|WideOr6~combout  & (\b2v_inst14|rb1 [5])) # (!\b2v_inst14|WideOr6~combout  & ((\b2v_inst14|Selector24~0 ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst14|rb1 [5]),
	.datac(\b2v_inst14|Selector24~0 ),
	.datad(\b2v_inst14|WideOr6~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst14|rb1 [5]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst14|rb1[5] .lut_mask = "ccf0";
defparam \b2v_inst14|rb1[5] .operation_mode = "normal";
defparam \b2v_inst14|rb1[5] .output_mode = "comb_only";
defparam \b2v_inst14|rb1[5] .register_cascade_mode = "off";
defparam \b2v_inst14|rb1[5] .sum_lutc_input = "datac";
defparam \b2v_inst14|rb1[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y9_N4
maxii_lcell \b2v_inst14|always6~31 (
// Equation(s):
// \b2v_inst14|always6~31_combout  = (\b2v_inst14|rb1 [4] & (\b2v_inst34|numb [4] & (\b2v_inst34|numb [5] $ (!\b2v_inst14|rb1 [5])))) # (!\b2v_inst14|rb1 [4] & (!\b2v_inst34|numb [4] & (\b2v_inst34|numb [5] $ (!\b2v_inst14|rb1 [5]))))

	.clk(gnd),
	.dataa(\b2v_inst14|rb1 [4]),
	.datab(\b2v_inst34|numb [5]),
	.datac(\b2v_inst14|rb1 [5]),
	.datad(\b2v_inst34|numb [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst14|always6~31_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst14|always6~31 .lut_mask = "8241";
defparam \b2v_inst14|always6~31 .operation_mode = "normal";
defparam \b2v_inst14|always6~31 .output_mode = "comb_only";
defparam \b2v_inst14|always6~31 .register_cascade_mode = "off";
defparam \b2v_inst14|always6~31 .sum_lutc_input = "datac";
defparam \b2v_inst14|always6~31 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y5_N6
maxii_lcell \b2v_inst14|rb1[3] (
// Equation(s):
// \b2v_inst14|rb1 [3] = ((\b2v_inst14|WideOr6~combout  & (\b2v_inst14|rb1 [3])) # (!\b2v_inst14|WideOr6~combout  & ((\b2v_inst14|Selector26~0 ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst14|WideOr6~combout ),
	.datac(\b2v_inst14|rb1 [3]),
	.datad(\b2v_inst14|Selector26~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst14|rb1 [3]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst14|rb1[3] .lut_mask = "f3c0";
defparam \b2v_inst14|rb1[3] .operation_mode = "normal";
defparam \b2v_inst14|rb1[3] .output_mode = "comb_only";
defparam \b2v_inst14|rb1[3] .register_cascade_mode = "off";
defparam \b2v_inst14|rb1[3] .sum_lutc_input = "datac";
defparam \b2v_inst14|rb1[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y9_N1
maxii_lcell \b2v_inst14|rb1[2] (
// Equation(s):
// \b2v_inst14|rb1 [2] = ((\b2v_inst14|WideOr6~combout  & ((\b2v_inst14|rb1 [2]))) # (!\b2v_inst14|WideOr6~combout  & (\b2v_inst14|Selector27~0 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst14|WideOr6~combout ),
	.datac(\b2v_inst14|Selector27~0 ),
	.datad(\b2v_inst14|rb1 [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst14|rb1 [2]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst14|rb1[2] .lut_mask = "fc30";
defparam \b2v_inst14|rb1[2] .operation_mode = "normal";
defparam \b2v_inst14|rb1[2] .output_mode = "comb_only";
defparam \b2v_inst14|rb1[2] .register_cascade_mode = "off";
defparam \b2v_inst14|rb1[2] .sum_lutc_input = "datac";
defparam \b2v_inst14|rb1[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y9_N2
maxii_lcell \b2v_inst14|always6~30 (
// Equation(s):
// \b2v_inst14|always6~30_combout  = (\b2v_inst34|numb [2] & (\b2v_inst14|rb1 [2] & (\b2v_inst14|rb1 [3] $ (!\b2v_inst34|numb [3])))) # (!\b2v_inst34|numb [2] & (!\b2v_inst14|rb1 [2] & (\b2v_inst14|rb1 [3] $ (!\b2v_inst34|numb [3]))))

	.clk(gnd),
	.dataa(\b2v_inst34|numb [2]),
	.datab(\b2v_inst14|rb1 [3]),
	.datac(\b2v_inst34|numb [3]),
	.datad(\b2v_inst14|rb1 [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst14|always6~30_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst14|always6~30 .lut_mask = "8241";
defparam \b2v_inst14|always6~30 .operation_mode = "normal";
defparam \b2v_inst14|always6~30 .output_mode = "comb_only";
defparam \b2v_inst14|always6~30 .register_cascade_mode = "off";
defparam \b2v_inst14|always6~30 .sum_lutc_input = "datac";
defparam \b2v_inst14|always6~30 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y5_N9
maxii_lcell \b2v_inst14|rb1[6] (
// Equation(s):
// \b2v_inst14|rb1 [6] = ((\b2v_inst14|WideOr6~combout  & (\b2v_inst14|rb1 [6])) # (!\b2v_inst14|WideOr6~combout  & ((\b2v_inst14|Selector23~0 ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst14|rb1 [6]),
	.datac(\b2v_inst14|Selector23~0 ),
	.datad(\b2v_inst14|WideOr6~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst14|rb1 [6]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst14|rb1[6] .lut_mask = "ccf0";
defparam \b2v_inst14|rb1[6] .operation_mode = "normal";
defparam \b2v_inst14|rb1[6] .output_mode = "comb_only";
defparam \b2v_inst14|rb1[6] .register_cascade_mode = "off";
defparam \b2v_inst14|rb1[6] .sum_lutc_input = "datac";
defparam \b2v_inst14|rb1[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y9_N3
maxii_lcell \b2v_inst14|always6~32 (
// Equation(s):
// \b2v_inst14|always6~32_combout  = (\b2v_inst14|always6~31_combout  & (\b2v_inst14|always6~30_combout  & (\b2v_inst34|numb [6] $ (!\b2v_inst14|rb1 [6]))))

	.clk(gnd),
	.dataa(\b2v_inst14|always6~31_combout ),
	.datab(\b2v_inst14|always6~30_combout ),
	.datac(\b2v_inst34|numb [6]),
	.datad(\b2v_inst14|rb1 [6]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst14|always6~32_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst14|always6~32 .lut_mask = "8008";
defparam \b2v_inst14|always6~32 .operation_mode = "normal";
defparam \b2v_inst14|always6~32 .output_mode = "comb_only";
defparam \b2v_inst14|always6~32 .register_cascade_mode = "off";
defparam \b2v_inst14|always6~32 .sum_lutc_input = "datac";
defparam \b2v_inst14|always6~32 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y6_N8
maxii_lcell \b2v_inst14|WideOr7 (
// Equation(s):
// \b2v_inst14|WideOr7~combout  = (\b2v_inst14|cur_state.1011_2567~combout ) # (((\b2v_inst14|cur_state.1100_2528~combout ) # (!\b2v_inst14|WideOr8~0_combout )) # (!\b2v_inst14|WideNor0~0_combout ))

	.clk(gnd),
	.dataa(\b2v_inst14|cur_state.1011_2567~combout ),
	.datab(\b2v_inst14|WideNor0~0_combout ),
	.datac(\b2v_inst14|cur_state.1100_2528~combout ),
	.datad(\b2v_inst14|WideOr8~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst14|WideOr7~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst14|WideOr7 .lut_mask = "fbff";
defparam \b2v_inst14|WideOr7 .operation_mode = "normal";
defparam \b2v_inst14|WideOr7 .output_mode = "comb_only";
defparam \b2v_inst14|WideOr7 .register_cascade_mode = "off";
defparam \b2v_inst14|WideOr7 .sum_lutc_input = "datac";
defparam \b2v_inst14|WideOr7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y9_N6
maxii_lcell \b2v_inst14|rb2[6] (
// Equation(s):
// \b2v_inst14|rb2 [6] = ((\b2v_inst14|WideOr7~combout  & ((\b2v_inst14|rb2 [6]))) # (!\b2v_inst14|WideOr7~combout  & (\b2v_inst14|Selector23~0 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst14|Selector23~0 ),
	.datac(\b2v_inst14|rb2 [6]),
	.datad(\b2v_inst14|WideOr7~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst14|rb2 [6]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst14|rb2[6] .lut_mask = "f0cc";
defparam \b2v_inst14|rb2[6] .operation_mode = "normal";
defparam \b2v_inst14|rb2[6] .output_mode = "comb_only";
defparam \b2v_inst14|rb2[6] .register_cascade_mode = "off";
defparam \b2v_inst14|rb2[6] .sum_lutc_input = "datac";
defparam \b2v_inst14|rb2[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y9_N9
maxii_lcell \b2v_inst14|rb2[3] (
// Equation(s):
// \b2v_inst14|rb2 [3] = ((\b2v_inst14|WideOr7~combout  & (\b2v_inst14|rb2 [3])) # (!\b2v_inst14|WideOr7~combout  & ((\b2v_inst14|Selector26~0 ))))

	.clk(gnd),
	.dataa(\b2v_inst14|rb2 [3]),
	.datab(\b2v_inst14|Selector26~0 ),
	.datac(vcc),
	.datad(\b2v_inst14|WideOr7~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst14|rb2 [3]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst14|rb2[3] .lut_mask = "aacc";
defparam \b2v_inst14|rb2[3] .operation_mode = "normal";
defparam \b2v_inst14|rb2[3] .output_mode = "comb_only";
defparam \b2v_inst14|rb2[3] .register_cascade_mode = "off";
defparam \b2v_inst14|rb2[3] .sum_lutc_input = "datac";
defparam \b2v_inst14|rb2[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y10_N6
maxii_lcell \b2v_inst14|rb2[2] (
// Equation(s):
// \b2v_inst14|rb2 [2] = ((\b2v_inst14|WideOr7~combout  & ((\b2v_inst14|rb2 [2]))) # (!\b2v_inst14|WideOr7~combout  & (\b2v_inst14|Selector27~0 )))

	.clk(gnd),
	.dataa(\b2v_inst14|Selector27~0 ),
	.datab(vcc),
	.datac(\b2v_inst14|rb2 [2]),
	.datad(\b2v_inst14|WideOr7~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst14|rb2 [2]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst14|rb2[2] .lut_mask = "f0aa";
defparam \b2v_inst14|rb2[2] .operation_mode = "normal";
defparam \b2v_inst14|rb2[2] .output_mode = "comb_only";
defparam \b2v_inst14|rb2[2] .register_cascade_mode = "off";
defparam \b2v_inst14|rb2[2] .sum_lutc_input = "datac";
defparam \b2v_inst14|rb2[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y9_N3
maxii_lcell \b2v_inst14|always6~27 (
// Equation(s):
// \b2v_inst14|always6~27_combout  = (\b2v_inst34|numb [2] & (\b2v_inst14|rb2 [2] & (\b2v_inst14|rb2 [3] $ (!\b2v_inst34|numb [3])))) # (!\b2v_inst34|numb [2] & (!\b2v_inst14|rb2 [2] & (\b2v_inst14|rb2 [3] $ (!\b2v_inst34|numb [3]))))

	.clk(gnd),
	.dataa(\b2v_inst34|numb [2]),
	.datab(\b2v_inst14|rb2 [3]),
	.datac(\b2v_inst34|numb [3]),
	.datad(\b2v_inst14|rb2 [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst14|always6~27_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst14|always6~27 .lut_mask = "8241";
defparam \b2v_inst14|always6~27 .operation_mode = "normal";
defparam \b2v_inst14|always6~27 .output_mode = "comb_only";
defparam \b2v_inst14|always6~27 .register_cascade_mode = "off";
defparam \b2v_inst14|always6~27 .sum_lutc_input = "datac";
defparam \b2v_inst14|always6~27 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y10_N3
maxii_lcell \b2v_inst14|rb2[4] (
// Equation(s):
// \b2v_inst14|rb2 [4] = ((\b2v_inst14|WideOr7~combout  & (\b2v_inst14|rb2 [4])) # (!\b2v_inst14|WideOr7~combout  & ((\b2v_inst14|Selector25~0 ))))

	.clk(gnd),
	.dataa(\b2v_inst14|rb2 [4]),
	.datab(vcc),
	.datac(\b2v_inst14|Selector25~0 ),
	.datad(\b2v_inst14|WideOr7~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst14|rb2 [4]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst14|rb2[4] .lut_mask = "aaf0";
defparam \b2v_inst14|rb2[4] .operation_mode = "normal";
defparam \b2v_inst14|rb2[4] .output_mode = "comb_only";
defparam \b2v_inst14|rb2[4] .register_cascade_mode = "off";
defparam \b2v_inst14|rb2[4] .sum_lutc_input = "datac";
defparam \b2v_inst14|rb2[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y10_N9
maxii_lcell \b2v_inst14|rb2[5] (
// Equation(s):
// \b2v_inst14|rb2 [5] = ((\b2v_inst14|WideOr7~combout  & (\b2v_inst14|rb2 [5])) # (!\b2v_inst14|WideOr7~combout  & ((\b2v_inst14|Selector24~0 ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst14|rb2 [5]),
	.datac(\b2v_inst14|Selector24~0 ),
	.datad(\b2v_inst14|WideOr7~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst14|rb2 [5]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst14|rb2[5] .lut_mask = "ccf0";
defparam \b2v_inst14|rb2[5] .operation_mode = "normal";
defparam \b2v_inst14|rb2[5] .output_mode = "comb_only";
defparam \b2v_inst14|rb2[5] .register_cascade_mode = "off";
defparam \b2v_inst14|rb2[5] .sum_lutc_input = "datac";
defparam \b2v_inst14|rb2[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y7_N3
maxii_lcell \b2v_inst14|always6~28 (
// Equation(s):
// \b2v_inst14|always6~28_combout  = (\b2v_inst34|numb [5] & (\b2v_inst14|rb2 [5] & (\b2v_inst14|rb2 [4] $ (!\b2v_inst34|numb [4])))) # (!\b2v_inst34|numb [5] & (!\b2v_inst14|rb2 [5] & (\b2v_inst14|rb2 [4] $ (!\b2v_inst34|numb [4]))))

	.clk(gnd),
	.dataa(\b2v_inst34|numb [5]),
	.datab(\b2v_inst14|rb2 [4]),
	.datac(\b2v_inst14|rb2 [5]),
	.datad(\b2v_inst34|numb [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst14|always6~28_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst14|always6~28 .lut_mask = "8421";
defparam \b2v_inst14|always6~28 .operation_mode = "normal";
defparam \b2v_inst14|always6~28 .output_mode = "comb_only";
defparam \b2v_inst14|always6~28 .register_cascade_mode = "off";
defparam \b2v_inst14|always6~28 .sum_lutc_input = "datac";
defparam \b2v_inst14|always6~28 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y7_N0
maxii_lcell \b2v_inst14|always6~29 (
// Equation(s):
// \b2v_inst14|always6~29_combout  = (\b2v_inst14|always6~27_combout  & (\b2v_inst14|always6~28_combout  & (\b2v_inst34|numb [6] $ (!\b2v_inst14|rb2 [6]))))

	.clk(gnd),
	.dataa(\b2v_inst34|numb [6]),
	.datab(\b2v_inst14|rb2 [6]),
	.datac(\b2v_inst14|always6~27_combout ),
	.datad(\b2v_inst14|always6~28_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst14|always6~29_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst14|always6~29 .lut_mask = "9000";
defparam \b2v_inst14|always6~29 .operation_mode = "normal";
defparam \b2v_inst14|always6~29 .output_mode = "comb_only";
defparam \b2v_inst14|always6~29 .register_cascade_mode = "off";
defparam \b2v_inst14|always6~29 .sum_lutc_input = "datac";
defparam \b2v_inst14|always6~29 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y7_N6
maxii_lcell \b2v_inst14|rs1[2] (
// Equation(s):
// \b2v_inst14|rs1 [2] = ((\b2v_inst14|WideOr6~combout  & ((\b2v_inst14|rs1 [2]))) # (!\b2v_inst14|WideOr6~combout  & (\b2v_inst14|Selector20~0 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst14|Selector20~0 ),
	.datac(\b2v_inst14|rs1 [2]),
	.datad(\b2v_inst14|WideOr6~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst14|rs1 [2]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst14|rs1[2] .lut_mask = "f0cc";
defparam \b2v_inst14|rs1[2] .operation_mode = "normal";
defparam \b2v_inst14|rs1[2] .output_mode = "comb_only";
defparam \b2v_inst14|rs1[2] .register_cascade_mode = "off";
defparam \b2v_inst14|rs1[2] .sum_lutc_input = "datac";
defparam \b2v_inst14|rs1[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y7_N9
maxii_lcell \b2v_inst14|rs1[3] (
// Equation(s):
// \b2v_inst14|rs1 [3] = ((\b2v_inst14|WideOr6~combout  & (\b2v_inst14|rs1 [3])) # (!\b2v_inst14|WideOr6~combout  & ((\b2v_inst14|Selector4~0 ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst14|rs1 [3]),
	.datac(\b2v_inst14|Selector4~0 ),
	.datad(\b2v_inst14|WideOr6~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst14|rs1 [3]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst14|rs1[3] .lut_mask = "ccf0";
defparam \b2v_inst14|rs1[3] .operation_mode = "normal";
defparam \b2v_inst14|rs1[3] .output_mode = "comb_only";
defparam \b2v_inst14|rs1[3] .register_cascade_mode = "off";
defparam \b2v_inst14|rs1[3] .sum_lutc_input = "datac";
defparam \b2v_inst14|rs1[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y7_N0
maxii_lcell \b2v_inst14|always6~18 (
// Equation(s):
// \b2v_inst14|always6~18_combout  = (\b2v_inst34|nums [3] & (\b2v_inst14|rs1 [3] & (\b2v_inst34|nums [2] $ (!\b2v_inst14|rs1 [2])))) # (!\b2v_inst34|nums [3] & (!\b2v_inst14|rs1 [3] & (\b2v_inst34|nums [2] $ (!\b2v_inst14|rs1 [2]))))

	.clk(gnd),
	.dataa(\b2v_inst34|nums [3]),
	.datab(\b2v_inst34|nums [2]),
	.datac(\b2v_inst14|rs1 [2]),
	.datad(\b2v_inst14|rs1 [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst14|always6~18_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst14|always6~18 .lut_mask = "8241";
defparam \b2v_inst14|always6~18 .operation_mode = "normal";
defparam \b2v_inst14|always6~18 .output_mode = "comb_only";
defparam \b2v_inst14|always6~18 .register_cascade_mode = "off";
defparam \b2v_inst14|always6~18 .sum_lutc_input = "datac";
defparam \b2v_inst14|always6~18 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y6_N2
maxii_lcell \b2v_inst14|rs1[1] (
// Equation(s):
// \b2v_inst14|rs1 [1] = (\b2v_inst14|WideOr6~combout  & (\b2v_inst14|rs1 [1])) # (!\b2v_inst14|WideOr6~combout  & (((\b2v_inst14|Selector21~0 ))))

	.clk(gnd),
	.dataa(\b2v_inst14|WideOr6~combout ),
	.datab(\b2v_inst14|rs1 [1]),
	.datac(vcc),
	.datad(\b2v_inst14|Selector21~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst14|rs1 [1]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst14|rs1[1] .lut_mask = "dd88";
defparam \b2v_inst14|rs1[1] .operation_mode = "normal";
defparam \b2v_inst14|rs1[1] .output_mode = "comb_only";
defparam \b2v_inst14|rs1[1] .register_cascade_mode = "off";
defparam \b2v_inst14|rs1[1] .sum_lutc_input = "datac";
defparam \b2v_inst14|rs1[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y7_N8
maxii_lcell \b2v_inst14|rs1[0] (
// Equation(s):
// \b2v_inst14|rs1 [0] = ((\b2v_inst14|WideOr6~combout  & (\b2v_inst14|rs1 [0])) # (!\b2v_inst14|WideOr6~combout  & ((\b2v_inst14|Selector22~0_combout ))))

	.clk(gnd),
	.dataa(\b2v_inst14|rs1 [0]),
	.datab(vcc),
	.datac(\b2v_inst14|Selector22~0_combout ),
	.datad(\b2v_inst14|WideOr6~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst14|rs1 [0]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst14|rs1[0] .lut_mask = "aaf0";
defparam \b2v_inst14|rs1[0] .operation_mode = "normal";
defparam \b2v_inst14|rs1[0] .output_mode = "comb_only";
defparam \b2v_inst14|rs1[0] .register_cascade_mode = "off";
defparam \b2v_inst14|rs1[0] .sum_lutc_input = "datac";
defparam \b2v_inst14|rs1[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y7_N9
maxii_lcell \b2v_inst14|always6~17 (
// Equation(s):
// \b2v_inst14|always6~17_combout  = (\b2v_inst34|nums [1] & (\b2v_inst14|rs1 [1] & (\b2v_inst34|nums [0] $ (!\b2v_inst14|rs1 [0])))) # (!\b2v_inst34|nums [1] & (!\b2v_inst14|rs1 [1] & (\b2v_inst34|nums [0] $ (!\b2v_inst14|rs1 [0]))))

	.clk(gnd),
	.dataa(\b2v_inst34|nums [1]),
	.datab(\b2v_inst14|rs1 [1]),
	.datac(\b2v_inst34|nums [0]),
	.datad(\b2v_inst14|rs1 [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst14|always6~17_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst14|always6~17 .lut_mask = "9009";
defparam \b2v_inst14|always6~17 .operation_mode = "normal";
defparam \b2v_inst14|always6~17 .output_mode = "comb_only";
defparam \b2v_inst14|always6~17 .register_cascade_mode = "off";
defparam \b2v_inst14|always6~17 .sum_lutc_input = "datac";
defparam \b2v_inst14|always6~17 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y8_N8
maxii_lcell \b2v_inst14|rb1[1] (
// Equation(s):
// \b2v_inst14|rb1 [1] = ((\b2v_inst14|WideOr6~combout  & (\b2v_inst14|rb1 [1])) # (!\b2v_inst14|WideOr6~combout  & ((\b2v_inst14|Selector28~0 ))))

	.clk(gnd),
	.dataa(\b2v_inst14|rb1 [1]),
	.datab(\b2v_inst14|Selector28~0 ),
	.datac(vcc),
	.datad(\b2v_inst14|WideOr6~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst14|rb1 [1]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst14|rb1[1] .lut_mask = "aacc";
defparam \b2v_inst14|rb1[1] .operation_mode = "normal";
defparam \b2v_inst14|rb1[1] .output_mode = "comb_only";
defparam \b2v_inst14|rb1[1] .register_cascade_mode = "off";
defparam \b2v_inst14|rb1[1] .sum_lutc_input = "datac";
defparam \b2v_inst14|rb1[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y8_N4
maxii_lcell \b2v_inst14|rb1[0] (
// Equation(s):
// \b2v_inst14|rb1 [0] = ((\b2v_inst14|WideOr6~combout  & (\b2v_inst14|rb1 [0])) # (!\b2v_inst14|WideOr6~combout  & ((\b2v_inst14|Selector99~0 ))))

	.clk(gnd),
	.dataa(\b2v_inst14|rb1 [0]),
	.datab(vcc),
	.datac(\b2v_inst14|WideOr6~combout ),
	.datad(\b2v_inst14|Selector99~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst14|rb1 [0]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst14|rb1[0] .lut_mask = "afa0";
defparam \b2v_inst14|rb1[0] .operation_mode = "normal";
defparam \b2v_inst14|rb1[0] .output_mode = "comb_only";
defparam \b2v_inst14|rb1[0] .register_cascade_mode = "off";
defparam \b2v_inst14|rb1[0] .sum_lutc_input = "datac";
defparam \b2v_inst14|rb1[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y7_N4
maxii_lcell \b2v_inst14|always6~20 (
// Equation(s):
// \b2v_inst14|always6~20_combout  = (\b2v_inst14|rb1 [1] & (\b2v_inst34|numb [1] & (\b2v_inst34|numb [0] $ (!\b2v_inst14|rb1 [0])))) # (!\b2v_inst14|rb1 [1] & (!\b2v_inst34|numb [1] & (\b2v_inst34|numb [0] $ (!\b2v_inst14|rb1 [0]))))

	.clk(gnd),
	.dataa(\b2v_inst14|rb1 [1]),
	.datab(\b2v_inst34|numb [0]),
	.datac(\b2v_inst14|rb1 [0]),
	.datad(\b2v_inst34|numb [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst14|always6~20_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst14|always6~20 .lut_mask = "8241";
defparam \b2v_inst14|always6~20 .operation_mode = "normal";
defparam \b2v_inst14|always6~20 .output_mode = "comb_only";
defparam \b2v_inst14|always6~20 .register_cascade_mode = "off";
defparam \b2v_inst14|always6~20 .sum_lutc_input = "datac";
defparam \b2v_inst14|always6~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y6_N4
maxii_lcell \b2v_inst14|rs1[5] (
// Equation(s):
// \b2v_inst14|rs1 [5] = ((\b2v_inst14|WideOr6~combout  & (\b2v_inst14|rs1 [5])) # (!\b2v_inst14|WideOr6~combout  & ((\b2v_inst14|Selector5~0 ))))

	.clk(gnd),
	.dataa(\b2v_inst14|rs1 [5]),
	.datab(vcc),
	.datac(\b2v_inst14|Selector5~0 ),
	.datad(\b2v_inst14|WideOr6~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst14|rs1 [5]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst14|rs1[5] .lut_mask = "aaf0";
defparam \b2v_inst14|rs1[5] .operation_mode = "normal";
defparam \b2v_inst14|rs1[5] .output_mode = "comb_only";
defparam \b2v_inst14|rs1[5] .register_cascade_mode = "off";
defparam \b2v_inst14|rs1[5] .sum_lutc_input = "datac";
defparam \b2v_inst14|rs1[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y6_N9
maxii_lcell \b2v_inst14|rs1[4] (
// Equation(s):
// \b2v_inst14|rs1 [4] = ((\b2v_inst14|WideOr6~combout  & ((\b2v_inst14|rs1 [4]))) # (!\b2v_inst14|WideOr6~combout  & (\b2v_inst14|Selector18~0 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst14|Selector18~0 ),
	.datac(\b2v_inst14|rs1 [4]),
	.datad(\b2v_inst14|WideOr6~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst14|rs1 [4]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst14|rs1[4] .lut_mask = "f0cc";
defparam \b2v_inst14|rs1[4] .operation_mode = "normal";
defparam \b2v_inst14|rs1[4] .output_mode = "comb_only";
defparam \b2v_inst14|rs1[4] .register_cascade_mode = "off";
defparam \b2v_inst14|rs1[4] .sum_lutc_input = "datac";
defparam \b2v_inst14|rs1[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y7_N5
maxii_lcell \b2v_inst14|always6~19 (
// Equation(s):
// \b2v_inst14|always6~19_combout  = (\b2v_inst34|nums [4] & (\b2v_inst14|rs1 [4] & (\b2v_inst14|rs1 [5] $ (!\b2v_inst34|nums [5])))) # (!\b2v_inst34|nums [4] & (!\b2v_inst14|rs1 [4] & (\b2v_inst14|rs1 [5] $ (!\b2v_inst34|nums [5]))))

	.clk(gnd),
	.dataa(\b2v_inst34|nums [4]),
	.datab(\b2v_inst14|rs1 [5]),
	.datac(\b2v_inst34|nums [5]),
	.datad(\b2v_inst14|rs1 [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst14|always6~19_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst14|always6~19 .lut_mask = "8241";
defparam \b2v_inst14|always6~19 .operation_mode = "normal";
defparam \b2v_inst14|always6~19 .output_mode = "comb_only";
defparam \b2v_inst14|always6~19 .register_cascade_mode = "off";
defparam \b2v_inst14|always6~19 .sum_lutc_input = "datac";
defparam \b2v_inst14|always6~19 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y7_N6
maxii_lcell \b2v_inst14|always6~21 (
// Equation(s):
// \b2v_inst14|always6~21_combout  = (\b2v_inst14|always6~18_combout  & (\b2v_inst14|always6~17_combout  & (\b2v_inst14|always6~20_combout  & \b2v_inst14|always6~19_combout )))

	.clk(gnd),
	.dataa(\b2v_inst14|always6~18_combout ),
	.datab(\b2v_inst14|always6~17_combout ),
	.datac(\b2v_inst14|always6~20_combout ),
	.datad(\b2v_inst14|always6~19_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst14|always6~21_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst14|always6~21 .lut_mask = "8000";
defparam \b2v_inst14|always6~21 .operation_mode = "normal";
defparam \b2v_inst14|always6~21 .output_mode = "comb_only";
defparam \b2v_inst14|always6~21 .register_cascade_mode = "off";
defparam \b2v_inst14|always6~21 .sum_lutc_input = "datac";
defparam \b2v_inst14|always6~21 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y6_N9
maxii_lcell \b2v_inst14|rs2[5] (
// Equation(s):
// \b2v_inst14|rs2 [5] = ((\b2v_inst14|WideOr7~combout  & (\b2v_inst14|rs2 [5])) # (!\b2v_inst14|WideOr7~combout  & ((\b2v_inst14|Selector5~0 ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst14|rs2 [5]),
	.datac(\b2v_inst14|Selector5~0 ),
	.datad(\b2v_inst14|WideOr7~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst14|rs2 [5]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst14|rs2[5] .lut_mask = "ccf0";
defparam \b2v_inst14|rs2[5] .operation_mode = "normal";
defparam \b2v_inst14|rs2[5] .output_mode = "comb_only";
defparam \b2v_inst14|rs2[5] .register_cascade_mode = "off";
defparam \b2v_inst14|rs2[5] .sum_lutc_input = "datac";
defparam \b2v_inst14|rs2[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y6_N6
maxii_lcell \b2v_inst14|rs2[4] (
// Equation(s):
// \b2v_inst14|rs2 [4] = ((\b2v_inst14|WideOr7~combout  & (\b2v_inst14|rs2 [4])) # (!\b2v_inst14|WideOr7~combout  & ((\b2v_inst14|Selector18~0 ))))

	.clk(gnd),
	.dataa(\b2v_inst14|rs2 [4]),
	.datab(vcc),
	.datac(\b2v_inst14|Selector18~0 ),
	.datad(\b2v_inst14|WideOr7~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst14|rs2 [4]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst14|rs2[4] .lut_mask = "aaf0";
defparam \b2v_inst14|rs2[4] .operation_mode = "normal";
defparam \b2v_inst14|rs2[4] .output_mode = "comb_only";
defparam \b2v_inst14|rs2[4] .register_cascade_mode = "off";
defparam \b2v_inst14|rs2[4] .sum_lutc_input = "datac";
defparam \b2v_inst14|rs2[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y6_N3
maxii_lcell \b2v_inst14|always6~24 (
// Equation(s):
// \b2v_inst14|always6~24_combout  = (\b2v_inst34|nums [4] & (\b2v_inst14|rs2 [4] & (\b2v_inst14|rs2 [5] $ (!\b2v_inst34|nums [5])))) # (!\b2v_inst34|nums [4] & (!\b2v_inst14|rs2 [4] & (\b2v_inst14|rs2 [5] $ (!\b2v_inst34|nums [5]))))

	.clk(gnd),
	.dataa(\b2v_inst34|nums [4]),
	.datab(\b2v_inst14|rs2 [5]),
	.datac(\b2v_inst14|rs2 [4]),
	.datad(\b2v_inst34|nums [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst14|always6~24_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst14|always6~24 .lut_mask = "8421";
defparam \b2v_inst14|always6~24 .operation_mode = "normal";
defparam \b2v_inst14|always6~24 .output_mode = "comb_only";
defparam \b2v_inst14|always6~24 .register_cascade_mode = "off";
defparam \b2v_inst14|always6~24 .sum_lutc_input = "datac";
defparam \b2v_inst14|always6~24 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y8_N0
maxii_lcell \b2v_inst14|rb2[1] (
// Equation(s):
// \b2v_inst14|rb2 [1] = ((\b2v_inst14|WideOr7~combout  & (\b2v_inst14|rb2 [1])) # (!\b2v_inst14|WideOr7~combout  & ((\b2v_inst14|Selector28~0 ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst14|rb2 [1]),
	.datac(\b2v_inst14|Selector28~0 ),
	.datad(\b2v_inst14|WideOr7~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst14|rb2 [1]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst14|rb2[1] .lut_mask = "ccf0";
defparam \b2v_inst14|rb2[1] .operation_mode = "normal";
defparam \b2v_inst14|rb2[1] .output_mode = "comb_only";
defparam \b2v_inst14|rb2[1] .register_cascade_mode = "off";
defparam \b2v_inst14|rb2[1] .sum_lutc_input = "datac";
defparam \b2v_inst14|rb2[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y8_N9
maxii_lcell \b2v_inst14|rb2[0] (
// Equation(s):
// \b2v_inst14|rb2 [0] = ((\b2v_inst14|WideOr7~combout  & (\b2v_inst14|rb2 [0])) # (!\b2v_inst14|WideOr7~combout  & ((\b2v_inst14|Selector99~0 ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst14|rb2 [0]),
	.datac(\b2v_inst14|Selector99~0 ),
	.datad(\b2v_inst14|WideOr7~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst14|rb2 [0]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst14|rb2[0] .lut_mask = "ccf0";
defparam \b2v_inst14|rb2[0] .operation_mode = "normal";
defparam \b2v_inst14|rb2[0] .output_mode = "comb_only";
defparam \b2v_inst14|rb2[0] .register_cascade_mode = "off";
defparam \b2v_inst14|rb2[0] .sum_lutc_input = "datac";
defparam \b2v_inst14|rb2[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y8_N5
maxii_lcell \b2v_inst14|always6~25 (
// Equation(s):
// \b2v_inst14|always6~25_combout  = (\b2v_inst34|numb [1] & (\b2v_inst14|rb2 [1] & (\b2v_inst34|numb [0] $ (!\b2v_inst14|rb2 [0])))) # (!\b2v_inst34|numb [1] & (!\b2v_inst14|rb2 [1] & (\b2v_inst34|numb [0] $ (!\b2v_inst14|rb2 [0]))))

	.clk(gnd),
	.dataa(\b2v_inst34|numb [1]),
	.datab(\b2v_inst34|numb [0]),
	.datac(\b2v_inst14|rb2 [1]),
	.datad(\b2v_inst14|rb2 [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst14|always6~25_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst14|always6~25 .lut_mask = "8421";
defparam \b2v_inst14|always6~25 .operation_mode = "normal";
defparam \b2v_inst14|always6~25 .output_mode = "comb_only";
defparam \b2v_inst14|always6~25 .register_cascade_mode = "off";
defparam \b2v_inst14|always6~25 .sum_lutc_input = "datac";
defparam \b2v_inst14|always6~25 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y10_N6
maxii_lcell \b2v_inst14|rs2[1] (
// Equation(s):
// \b2v_inst14|rs2 [1] = ((\b2v_inst14|WideOr7~combout  & (\b2v_inst14|rs2 [1])) # (!\b2v_inst14|WideOr7~combout  & ((\b2v_inst14|Selector21~0 ))))

	.clk(gnd),
	.dataa(\b2v_inst14|rs2 [1]),
	.datab(vcc),
	.datac(\b2v_inst14|Selector21~0 ),
	.datad(\b2v_inst14|WideOr7~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst14|rs2 [1]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst14|rs2[1] .lut_mask = "aaf0";
defparam \b2v_inst14|rs2[1] .operation_mode = "normal";
defparam \b2v_inst14|rs2[1] .output_mode = "comb_only";
defparam \b2v_inst14|rs2[1] .register_cascade_mode = "off";
defparam \b2v_inst14|rs2[1] .sum_lutc_input = "datac";
defparam \b2v_inst14|rs2[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y7_N2
maxii_lcell \b2v_inst14|rs2[0] (
// Equation(s):
// \b2v_inst14|rs2 [0] = ((\b2v_inst14|WideOr7~combout  & (\b2v_inst14|rs2 [0])) # (!\b2v_inst14|WideOr7~combout  & ((\b2v_inst14|Selector22~0_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst14|rs2 [0]),
	.datac(\b2v_inst14|Selector22~0_combout ),
	.datad(\b2v_inst14|WideOr7~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst14|rs2 [0]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst14|rs2[0] .lut_mask = "ccf0";
defparam \b2v_inst14|rs2[0] .operation_mode = "normal";
defparam \b2v_inst14|rs2[0] .output_mode = "comb_only";
defparam \b2v_inst14|rs2[0] .register_cascade_mode = "off";
defparam \b2v_inst14|rs2[0] .sum_lutc_input = "datac";
defparam \b2v_inst14|rs2[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y7_N3
maxii_lcell \b2v_inst14|always6~22 (
// Equation(s):
// \b2v_inst14|always6~22_combout  = (\b2v_inst34|nums [0] & (\b2v_inst14|rs2 [0] & (\b2v_inst34|nums [1] $ (!\b2v_inst14|rs2 [1])))) # (!\b2v_inst34|nums [0] & (!\b2v_inst14|rs2 [0] & (\b2v_inst34|nums [1] $ (!\b2v_inst14|rs2 [1]))))

	.clk(gnd),
	.dataa(\b2v_inst34|nums [0]),
	.datab(\b2v_inst34|nums [1]),
	.datac(\b2v_inst14|rs2 [1]),
	.datad(\b2v_inst14|rs2 [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst14|always6~22_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst14|always6~22 .lut_mask = "8241";
defparam \b2v_inst14|always6~22 .operation_mode = "normal";
defparam \b2v_inst14|always6~22 .output_mode = "comb_only";
defparam \b2v_inst14|always6~22 .register_cascade_mode = "off";
defparam \b2v_inst14|always6~22 .sum_lutc_input = "datac";
defparam \b2v_inst14|always6~22 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y7_N0
maxii_lcell \b2v_inst14|rs2[2] (
// Equation(s):
// \b2v_inst14|rs2 [2] = ((\b2v_inst14|WideOr7~combout  & (\b2v_inst14|rs2 [2])) # (!\b2v_inst14|WideOr7~combout  & ((\b2v_inst14|Selector20~0 ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst14|rs2 [2]),
	.datac(\b2v_inst14|Selector20~0 ),
	.datad(\b2v_inst14|WideOr7~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst14|rs2 [2]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst14|rs2[2] .lut_mask = "ccf0";
defparam \b2v_inst14|rs2[2] .operation_mode = "normal";
defparam \b2v_inst14|rs2[2] .output_mode = "comb_only";
defparam \b2v_inst14|rs2[2] .register_cascade_mode = "off";
defparam \b2v_inst14|rs2[2] .sum_lutc_input = "datac";
defparam \b2v_inst14|rs2[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y7_N1
maxii_lcell \b2v_inst14|rs2[3] (
// Equation(s):
// \b2v_inst14|rs2 [3] = ((\b2v_inst14|WideOr7~combout  & (\b2v_inst14|rs2 [3])) # (!\b2v_inst14|WideOr7~combout  & ((\b2v_inst14|Selector4~0 ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst14|rs2 [3]),
	.datac(\b2v_inst14|Selector4~0 ),
	.datad(\b2v_inst14|WideOr7~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst14|rs2 [3]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst14|rs2[3] .lut_mask = "ccf0";
defparam \b2v_inst14|rs2[3] .operation_mode = "normal";
defparam \b2v_inst14|rs2[3] .output_mode = "comb_only";
defparam \b2v_inst14|rs2[3] .register_cascade_mode = "off";
defparam \b2v_inst14|rs2[3] .sum_lutc_input = "datac";
defparam \b2v_inst14|rs2[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y7_N7
maxii_lcell \b2v_inst14|always6~23 (
// Equation(s):
// \b2v_inst14|always6~23_combout  = (\b2v_inst34|nums [3] & (\b2v_inst14|rs2 [3] & (\b2v_inst34|nums [2] $ (!\b2v_inst14|rs2 [2])))) # (!\b2v_inst34|nums [3] & (!\b2v_inst14|rs2 [3] & (\b2v_inst34|nums [2] $ (!\b2v_inst14|rs2 [2]))))

	.clk(gnd),
	.dataa(\b2v_inst34|nums [3]),
	.datab(\b2v_inst34|nums [2]),
	.datac(\b2v_inst14|rs2 [2]),
	.datad(\b2v_inst14|rs2 [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst14|always6~23_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst14|always6~23 .lut_mask = "8241";
defparam \b2v_inst14|always6~23 .operation_mode = "normal";
defparam \b2v_inst14|always6~23 .output_mode = "comb_only";
defparam \b2v_inst14|always6~23 .register_cascade_mode = "off";
defparam \b2v_inst14|always6~23 .sum_lutc_input = "datac";
defparam \b2v_inst14|always6~23 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y7_N6
maxii_lcell \b2v_inst14|always6~26 (
// Equation(s):
// \b2v_inst14|always6~26_combout  = (\b2v_inst14|always6~24_combout  & (\b2v_inst14|always6~25_combout  & (\b2v_inst14|always6~22_combout  & \b2v_inst14|always6~23_combout )))

	.clk(gnd),
	.dataa(\b2v_inst14|always6~24_combout ),
	.datab(\b2v_inst14|always6~25_combout ),
	.datac(\b2v_inst14|always6~22_combout ),
	.datad(\b2v_inst14|always6~23_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst14|always6~26_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst14|always6~26 .lut_mask = "8000";
defparam \b2v_inst14|always6~26 .operation_mode = "normal";
defparam \b2v_inst14|always6~26 .output_mode = "comb_only";
defparam \b2v_inst14|always6~26 .register_cascade_mode = "off";
defparam \b2v_inst14|always6~26 .sum_lutc_input = "datac";
defparam \b2v_inst14|always6~26 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y7_N7
maxii_lcell \b2v_inst14|always6~33 (
// Equation(s):
// \b2v_inst14|always6~33_combout  = (\b2v_inst14|always6~32_combout  & ((\b2v_inst14|always6~21_combout ) # ((\b2v_inst14|always6~29_combout  & \b2v_inst14|always6~26_combout )))) # (!\b2v_inst14|always6~32_combout  & (\b2v_inst14|always6~29_combout  & 
// ((\b2v_inst14|always6~26_combout ))))

	.clk(gnd),
	.dataa(\b2v_inst14|always6~32_combout ),
	.datab(\b2v_inst14|always6~29_combout ),
	.datac(\b2v_inst14|always6~21_combout ),
	.datad(\b2v_inst14|always6~26_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst14|always6~33_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst14|always6~33 .lut_mask = "eca0";
defparam \b2v_inst14|always6~33 .operation_mode = "normal";
defparam \b2v_inst14|always6~33 .output_mode = "comb_only";
defparam \b2v_inst14|always6~33 .register_cascade_mode = "off";
defparam \b2v_inst14|always6~33 .sum_lutc_input = "datac";
defparam \b2v_inst14|always6~33 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y7_N6
maxii_lcell \b2v_inst14|Selector6~5 (
// Equation(s):
// \b2v_inst14|Selector6~5_combout  = (\b2v_inst14|cur_state.1000_2645~combout  & (((!\b2v_inst14|always6~50_combout  & \b2v_inst14|cur_state.0101_2762~combout )) # (!\b2v_inst14|always6~54_combout ))) # (!\b2v_inst14|cur_state.1000_2645~combout  & 
// (((!\b2v_inst14|always6~50_combout  & \b2v_inst14|cur_state.0101_2762~combout ))))

	.clk(gnd),
	.dataa(\b2v_inst14|cur_state.1000_2645~combout ),
	.datab(\b2v_inst14|always6~54_combout ),
	.datac(\b2v_inst14|always6~50_combout ),
	.datad(\b2v_inst14|cur_state.0101_2762~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst14|Selector6~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst14|Selector6~5 .lut_mask = "2f22";
defparam \b2v_inst14|Selector6~5 .operation_mode = "normal";
defparam \b2v_inst14|Selector6~5 .output_mode = "comb_only";
defparam \b2v_inst14|Selector6~5 .register_cascade_mode = "off";
defparam \b2v_inst14|Selector6~5 .sum_lutc_input = "datac";
defparam \b2v_inst14|Selector6~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y7_N1
maxii_lcell \b2v_inst14|Selector117~1 (
// Equation(s):
// \b2v_inst14|Selector117~1_combout  = (!\b2v_inst14|always6~54_combout  & (((!\b2v_inst14|always6~33_combout ))))

	.clk(gnd),
	.dataa(\b2v_inst14|always6~54_combout ),
	.datab(vcc),
	.datac(\b2v_inst14|always6~33_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst14|Selector117~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst14|Selector117~1 .lut_mask = "0505";
defparam \b2v_inst14|Selector117~1 .operation_mode = "normal";
defparam \b2v_inst14|Selector117~1 .output_mode = "comb_only";
defparam \b2v_inst14|Selector117~1 .register_cascade_mode = "off";
defparam \b2v_inst14|Selector117~1 .sum_lutc_input = "datac";
defparam \b2v_inst14|Selector117~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y7_N8
maxii_lcell \b2v_inst14|Selector116~0 (
// Equation(s):
// \b2v_inst14|Selector116~0_combout  = (\b2v_inst14|cur_state.0110_2723~combout  & (!\b2v_inst14|always6~54_combout  & (!\b2v_inst14|always6~50_combout  & !\b2v_inst14|always6~16_combout )))

	.clk(gnd),
	.dataa(\b2v_inst14|cur_state.0110_2723~combout ),
	.datab(\b2v_inst14|always6~54_combout ),
	.datac(\b2v_inst14|always6~50_combout ),
	.datad(\b2v_inst14|always6~16_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst14|Selector116~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst14|Selector116~0 .lut_mask = "0002";
defparam \b2v_inst14|Selector116~0 .operation_mode = "normal";
defparam \b2v_inst14|Selector116~0 .output_mode = "comb_only";
defparam \b2v_inst14|Selector116~0 .register_cascade_mode = "off";
defparam \b2v_inst14|Selector116~0 .sum_lutc_input = "datac";
defparam \b2v_inst14|Selector116~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y7_N2
maxii_lcell \b2v_inst14|Selector6~4 (
// Equation(s):
// \b2v_inst14|Selector6~4_combout  = (\b2v_inst14|Selector116~0_combout ) # ((\b2v_inst14|Selector117~1_combout  & (!\b2v_inst14|always6~50_combout  & \b2v_inst14|cur_state.0111_2684~combout )))

	.clk(gnd),
	.dataa(\b2v_inst14|Selector117~1_combout ),
	.datab(\b2v_inst14|always6~50_combout ),
	.datac(\b2v_inst14|cur_state.0111_2684~combout ),
	.datad(\b2v_inst14|Selector116~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst14|Selector6~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst14|Selector6~4 .lut_mask = "ff20";
defparam \b2v_inst14|Selector6~4 .operation_mode = "normal";
defparam \b2v_inst14|Selector6~4 .output_mode = "comb_only";
defparam \b2v_inst14|Selector6~4 .register_cascade_mode = "off";
defparam \b2v_inst14|Selector6~4 .sum_lutc_input = "datac";
defparam \b2v_inst14|Selector6~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y7_N3
maxii_lcell \b2v_inst14|Selector6~6 (
// Equation(s):
// \b2v_inst14|Selector6~6_combout  = (\b2v_inst14|Selector6~4_combout ) # ((!\b2v_inst14|always6~33_combout  & (!\b2v_inst14|always6~16_combout  & \b2v_inst14|Selector6~5_combout )))

	.clk(gnd),
	.dataa(\b2v_inst14|always6~33_combout ),
	.datab(\b2v_inst14|always6~16_combout ),
	.datac(\b2v_inst14|Selector6~5_combout ),
	.datad(\b2v_inst14|Selector6~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst14|Selector6~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst14|Selector6~6 .lut_mask = "ff10";
defparam \b2v_inst14|Selector6~6 .operation_mode = "normal";
defparam \b2v_inst14|Selector6~6 .output_mode = "comb_only";
defparam \b2v_inst14|Selector6~6 .register_cascade_mode = "off";
defparam \b2v_inst14|Selector6~6 .sum_lutc_input = "datac";
defparam \b2v_inst14|Selector6~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y7_N4
maxii_lcell \b2v_inst14|Selector6~7 (
// Equation(s):
// \b2v_inst14|Selector6~7_combout  = (\b2v_inst14|Selector6~3_combout ) # ((\b2v_inst14|Selector6~1_combout ) # ((!\b2v_inst14|cnt_b0 [0] & \b2v_inst14|Selector6~6_combout )))

	.clk(gnd),
	.dataa(\b2v_inst14|Selector6~3_combout ),
	.datab(\b2v_inst14|Selector6~1_combout ),
	.datac(\b2v_inst14|cnt_b0 [0]),
	.datad(\b2v_inst14|Selector6~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst14|Selector6~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst14|Selector6~7 .lut_mask = "efee";
defparam \b2v_inst14|Selector6~7 .operation_mode = "normal";
defparam \b2v_inst14|Selector6~7 .output_mode = "comb_only";
defparam \b2v_inst14|Selector6~7 .register_cascade_mode = "off";
defparam \b2v_inst14|Selector6~7 .sum_lutc_input = "datac";
defparam \b2v_inst14|Selector6~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y7_N0
maxii_lcell \b2v_inst14|cur_state.0000_2957 (
// Equation(s):
// \b2v_inst14|cur_state.0000_2957~combout  = (\b2v_inst14|Selector118~9_combout  & (\b2v_inst14|Selector6~7_combout )) # (!\b2v_inst14|Selector118~9_combout  & (((\b2v_inst14|cur_state.0000_2957~combout ))))

	.clk(gnd),
	.dataa(\b2v_inst14|Selector6~7_combout ),
	.datab(\b2v_inst14|cur_state.0000_2957~combout ),
	.datac(\b2v_inst14|Selector118~9_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst14|cur_state.0000_2957~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst14|cur_state.0000_2957 .lut_mask = "acac";
defparam \b2v_inst14|cur_state.0000_2957 .operation_mode = "normal";
defparam \b2v_inst14|cur_state.0000_2957 .output_mode = "comb_only";
defparam \b2v_inst14|cur_state.0000_2957 .register_cascade_mode = "off";
defparam \b2v_inst14|cur_state.0000_2957 .sum_lutc_input = "datac";
defparam \b2v_inst14|cur_state.0000_2957 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y9_N3
maxii_lcell \b2v_inst14|cur_state.0001_2918 (
// Equation(s):
// \b2v_inst14|cur_state.0001_2918~combout  = ((\b2v_inst14|Selector118~9_combout  & (\b2v_inst14|cur_state.0000_2957~combout )) # (!\b2v_inst14|Selector118~9_combout  & ((\b2v_inst14|cur_state.0001_2918~combout ))))

	.clk(gnd),
	.dataa(\b2v_inst14|cur_state.0000_2957~combout ),
	.datab(vcc),
	.datac(\b2v_inst14|Selector118~9_combout ),
	.datad(\b2v_inst14|cur_state.0001_2918~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst14|cur_state.0001_2918~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst14|cur_state.0001_2918 .lut_mask = "afa0";
defparam \b2v_inst14|cur_state.0001_2918 .operation_mode = "normal";
defparam \b2v_inst14|cur_state.0001_2918 .output_mode = "comb_only";
defparam \b2v_inst14|cur_state.0001_2918 .register_cascade_mode = "off";
defparam \b2v_inst14|cur_state.0001_2918 .sum_lutc_input = "datac";
defparam \b2v_inst14|cur_state.0001_2918 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y9_N8
maxii_lcell \b2v_inst14|Selector8~0 (
// Equation(s):
// \b2v_inst14|Selector8~0_combout  = (\b2v_inst14|cnt_b1[0]~0_combout  & (((\b2v_inst14|cur_state.0001_2918~combout  & !\b2v_inst14|cnt_b1 [1]))))

	.clk(gnd),
	.dataa(\b2v_inst14|cnt_b1[0]~0_combout ),
	.datab(vcc),
	.datac(\b2v_inst14|cur_state.0001_2918~combout ),
	.datad(\b2v_inst14|cnt_b1 [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst14|Selector8~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst14|Selector8~0 .lut_mask = "00a0";
defparam \b2v_inst14|Selector8~0 .operation_mode = "normal";
defparam \b2v_inst14|Selector8~0 .output_mode = "comb_only";
defparam \b2v_inst14|Selector8~0 .register_cascade_mode = "off";
defparam \b2v_inst14|Selector8~0 .sum_lutc_input = "datac";
defparam \b2v_inst14|Selector8~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y9_N0
maxii_lcell \b2v_inst14|cur_state.0010_2879 (
// Equation(s):
// \b2v_inst14|cur_state.0010_2879~combout  = ((\b2v_inst14|Selector118~9_combout  & (\b2v_inst14|Selector8~0_combout )) # (!\b2v_inst14|Selector118~9_combout  & ((\b2v_inst14|cur_state.0010_2879~combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst14|Selector8~0_combout ),
	.datac(\b2v_inst14|Selector118~9_combout ),
	.datad(\b2v_inst14|cur_state.0010_2879~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst14|cur_state.0010_2879~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst14|cur_state.0010_2879 .lut_mask = "cfc0";
defparam \b2v_inst14|cur_state.0010_2879 .operation_mode = "normal";
defparam \b2v_inst14|cur_state.0010_2879 .output_mode = "comb_only";
defparam \b2v_inst14|cur_state.0010_2879 .register_cascade_mode = "off";
defparam \b2v_inst14|cur_state.0010_2879 .sum_lutc_input = "datac";
defparam \b2v_inst14|cur_state.0010_2879 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y9_N2
maxii_lcell \b2v_inst14|Selector9~2 (
// Equation(s):
// \b2v_inst14|Selector9~2_combout  = ((\b2v_inst14|cur_state.0010_2879~combout  & ((\b2v_inst14|cnt_b1[0]~0_combout ) # (!\b2v_inst14|cnt_b1 [1]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst14|cnt_b1 [1]),
	.datac(\b2v_inst14|cur_state.0010_2879~combout ),
	.datad(\b2v_inst14|cnt_b1[0]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst14|Selector9~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst14|Selector9~2 .lut_mask = "f030";
defparam \b2v_inst14|Selector9~2 .operation_mode = "normal";
defparam \b2v_inst14|Selector9~2 .output_mode = "comb_only";
defparam \b2v_inst14|Selector9~2 .register_cascade_mode = "off";
defparam \b2v_inst14|Selector9~2 .sum_lutc_input = "datac";
defparam \b2v_inst14|Selector9~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N7
maxii_lcell \b2v_inst14|Selector118~4 (
// Equation(s):
// \b2v_inst14|Selector118~4_combout  = (\b2v_inst14|cnt_b0 [0] & (((\b2v_inst14|cnt_b2[0]~0_combout )) # (!\b2v_inst14|cur_state.1111_2489~combout ))) # (!\b2v_inst14|cnt_b0 [0] & (((!\b2v_inst14|cur_state.0000_2957~combout ))))

	.clk(gnd),
	.dataa(\b2v_inst14|cur_state.1111_2489~combout ),
	.datab(\b2v_inst14|cnt_b0 [0]),
	.datac(\b2v_inst14|cur_state.0000_2957~combout ),
	.datad(\b2v_inst14|cnt_b2[0]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst14|Selector118~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst14|Selector118~4 .lut_mask = "cf47";
defparam \b2v_inst14|Selector118~4 .operation_mode = "normal";
defparam \b2v_inst14|Selector118~4 .output_mode = "comb_only";
defparam \b2v_inst14|Selector118~4 .register_cascade_mode = "off";
defparam \b2v_inst14|Selector118~4 .sum_lutc_input = "datac";
defparam \b2v_inst14|Selector118~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N8
maxii_lcell \b2v_inst14|Selector118~5 (
// Equation(s):
// \b2v_inst14|Selector118~5_combout  = (\b2v_inst14|Selector118~4_combout  & (((\b2v_inst14|cnt_b6[0]~0_combout ) # (!\b2v_inst14|cnt_b0 [0])) # (!\b2v_inst14|cur_state.1100_2528~combout )))

	.clk(gnd),
	.dataa(\b2v_inst14|cur_state.1100_2528~combout ),
	.datab(\b2v_inst14|cnt_b6[0]~0_combout ),
	.datac(\b2v_inst14|cnt_b0 [0]),
	.datad(\b2v_inst14|Selector118~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst14|Selector118~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst14|Selector118~5 .lut_mask = "df00";
defparam \b2v_inst14|Selector118~5 .operation_mode = "normal";
defparam \b2v_inst14|Selector118~5 .output_mode = "comb_only";
defparam \b2v_inst14|Selector118~5 .register_cascade_mode = "off";
defparam \b2v_inst14|Selector118~5 .sum_lutc_input = "datac";
defparam \b2v_inst14|Selector118~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y9_N5
maxii_lcell \b2v_inst14|Selector118~6 (
// Equation(s):
// \b2v_inst14|Selector118~6_combout  = (\b2v_inst14|Selector118~5_combout  & (((\b2v_inst14|Equal4~0_combout ) # (!\b2v_inst14|cnt_b0 [0])) # (!\b2v_inst14|cur_state.0001_2918~combout )))

	.clk(gnd),
	.dataa(\b2v_inst14|cur_state.0001_2918~combout ),
	.datab(\b2v_inst14|cnt_b0 [0]),
	.datac(\b2v_inst14|Equal4~0_combout ),
	.datad(\b2v_inst14|Selector118~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst14|Selector118~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst14|Selector118~6 .lut_mask = "f700";
defparam \b2v_inst14|Selector118~6 .operation_mode = "normal";
defparam \b2v_inst14|Selector118~6 .output_mode = "comb_only";
defparam \b2v_inst14|Selector118~6 .register_cascade_mode = "off";
defparam \b2v_inst14|Selector118~6 .sum_lutc_input = "datac";
defparam \b2v_inst14|Selector118~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y6_N3
maxii_lcell \b2v_inst14|Selector118~1 (
// Equation(s):
// \b2v_inst14|Selector118~1_combout  = ((\b2v_inst14|cnt_b0 [0] & ((\b2v_inst14|cnt_b5 [1]) # (!\b2v_inst14|cnt_b5[0]~0_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst14|cnt_b5[0]~0_combout ),
	.datac(\b2v_inst14|cnt_b0 [0]),
	.datad(\b2v_inst14|cnt_b5 [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst14|Selector118~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst14|Selector118~1 .lut_mask = "f030";
defparam \b2v_inst14|Selector118~1 .operation_mode = "normal";
defparam \b2v_inst14|Selector118~1 .output_mode = "comb_only";
defparam \b2v_inst14|Selector118~1 .register_cascade_mode = "off";
defparam \b2v_inst14|Selector118~1 .sum_lutc_input = "datac";
defparam \b2v_inst14|Selector118~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y9_N9
maxii_lcell \b2v_inst14|Selector118~3 (
// Equation(s):
// \b2v_inst14|Selector118~3_combout  = (\b2v_inst14|cur_state.1011_2567~combout  & (!\b2v_inst14|Selector118~1_combout  & ((!\b2v_inst14|Selector118~2_combout ) # (!\b2v_inst14|cur_state.1010_2606~combout )))) # (!\b2v_inst14|cur_state.1011_2567~combout  & 
// (((!\b2v_inst14|Selector118~2_combout ) # (!\b2v_inst14|cur_state.1010_2606~combout ))))

	.clk(gnd),
	.dataa(\b2v_inst14|cur_state.1011_2567~combout ),
	.datab(\b2v_inst14|Selector118~1_combout ),
	.datac(\b2v_inst14|cur_state.1010_2606~combout ),
	.datad(\b2v_inst14|Selector118~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst14|Selector118~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst14|Selector118~3 .lut_mask = "0777";
defparam \b2v_inst14|Selector118~3 .operation_mode = "normal";
defparam \b2v_inst14|Selector118~3 .output_mode = "comb_only";
defparam \b2v_inst14|Selector118~3 .register_cascade_mode = "off";
defparam \b2v_inst14|Selector118~3 .sum_lutc_input = "datac";
defparam \b2v_inst14|Selector118~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y9_N4
maxii_lcell \b2v_inst14|Selector118~7 (
// Equation(s):
// \b2v_inst14|Selector118~7_combout  = (\b2v_inst14|Selector118~6_combout  & (\b2v_inst14|Selector118~3_combout  & ((!\b2v_inst14|Selector9~2_combout ) # (!\b2v_inst14|Selector118~2_combout ))))

	.clk(gnd),
	.dataa(\b2v_inst14|Selector118~2_combout ),
	.datab(\b2v_inst14|Selector9~2_combout ),
	.datac(\b2v_inst14|Selector118~6_combout ),
	.datad(\b2v_inst14|Selector118~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst14|Selector118~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst14|Selector118~7 .lut_mask = "7000";
defparam \b2v_inst14|Selector118~7 .operation_mode = "normal";
defparam \b2v_inst14|Selector118~7 .output_mode = "comb_only";
defparam \b2v_inst14|Selector118~7 .register_cascade_mode = "off";
defparam \b2v_inst14|Selector118~7 .sum_lutc_input = "datac";
defparam \b2v_inst14|Selector118~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y6_N6
maxii_lcell \b2v_inst14|Selector118~0 (
// Equation(s):
// \b2v_inst14|Selector118~0_combout  = (((\b2v_inst14|cnt_b6[0]~0_combout ) # (!\b2v_inst14|cnt_b0 [0])) # (!\b2v_inst14|Selector69~0_combout ))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst14|Selector69~0_combout ),
	.datac(\b2v_inst14|cnt_b0 [0]),
	.datad(\b2v_inst14|cnt_b6[0]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst14|Selector118~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst14|Selector118~0 .lut_mask = "ff3f";
defparam \b2v_inst14|Selector118~0 .operation_mode = "normal";
defparam \b2v_inst14|Selector118~0 .output_mode = "comb_only";
defparam \b2v_inst14|Selector118~0 .register_cascade_mode = "off";
defparam \b2v_inst14|Selector118~0 .sum_lutc_input = "datac";
defparam \b2v_inst14|Selector118~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y6_N0
maxii_lcell \b2v_inst14|Selector118~9 (
// Equation(s):
// \b2v_inst14|Selector118~9_combout  = (\b2v_inst14|Selector118~7_combout  & (\b2v_inst14|Selector118~0_combout  & ((!\b2v_inst14|Selector118~1_combout ) # (!\b2v_inst14|Selector118~8_combout ))))

	.clk(gnd),
	.dataa(\b2v_inst14|Selector118~7_combout ),
	.datab(\b2v_inst14|Selector118~8_combout ),
	.datac(\b2v_inst14|Selector118~0_combout ),
	.datad(\b2v_inst14|Selector118~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst14|Selector118~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst14|Selector118~9 .lut_mask = "20a0";
defparam \b2v_inst14|Selector118~9 .operation_mode = "normal";
defparam \b2v_inst14|Selector118~9 .output_mode = "comb_only";
defparam \b2v_inst14|Selector118~9 .register_cascade_mode = "off";
defparam \b2v_inst14|Selector118~9 .sum_lutc_input = "datac";
defparam \b2v_inst14|Selector118~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y6_N8
maxii_lcell \b2v_inst14|Selector16~0 (
// Equation(s):
// \b2v_inst14|Selector16~0_combout  = (!\b2v_inst14|cnt_b4[0]~0_combout  & (\b2v_inst14|cnt_b4 [1] & (\b2v_inst14|cur_state.0011_2840~combout  & !\b2v_inst14|Equal6~0_combout )))

	.clk(gnd),
	.dataa(\b2v_inst14|cnt_b4[0]~0_combout ),
	.datab(\b2v_inst14|cnt_b4 [1]),
	.datac(\b2v_inst14|cur_state.0011_2840~combout ),
	.datad(\b2v_inst14|Equal6~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst14|Selector16~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst14|Selector16~0 .lut_mask = "0040";
defparam \b2v_inst14|Selector16~0 .operation_mode = "normal";
defparam \b2v_inst14|Selector16~0 .output_mode = "comb_only";
defparam \b2v_inst14|Selector16~0 .register_cascade_mode = "off";
defparam \b2v_inst14|Selector16~0 .sum_lutc_input = "datac";
defparam \b2v_inst14|Selector16~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y6_N9
maxii_lcell \b2v_inst14|cur_state.1011_2567 (
// Equation(s):
// \b2v_inst14|cur_state.1011_2567~combout  = ((\b2v_inst14|Selector118~9_combout  & ((\b2v_inst14|Selector16~0_combout ))) # (!\b2v_inst14|Selector118~9_combout  & (\b2v_inst14|cur_state.1011_2567~combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst14|cur_state.1011_2567~combout ),
	.datac(\b2v_inst14|Selector118~9_combout ),
	.datad(\b2v_inst14|Selector16~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst14|cur_state.1011_2567~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst14|cur_state.1011_2567 .lut_mask = "fc0c";
defparam \b2v_inst14|cur_state.1011_2567 .operation_mode = "normal";
defparam \b2v_inst14|cur_state.1011_2567 .output_mode = "comb_only";
defparam \b2v_inst14|cur_state.1011_2567 .register_cascade_mode = "off";
defparam \b2v_inst14|cur_state.1011_2567 .sum_lutc_input = "datac";
defparam \b2v_inst14|cur_state.1011_2567 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y6_N5
maxii_lcell \b2v_inst14|Selector10~0 (
// Equation(s):
// \b2v_inst14|Selector10~0_combout  = (!\b2v_inst14|cnt_b5 [1] & (\b2v_inst14|cnt_b5[0]~0_combout  & ((\b2v_inst14|cur_state.1011_2567~combout ) # (\b2v_inst14|cur_state.0011_2840~combout ))))

	.clk(gnd),
	.dataa(\b2v_inst14|cur_state.1011_2567~combout ),
	.datab(\b2v_inst14|cnt_b5 [1]),
	.datac(\b2v_inst14|cnt_b5[0]~0_combout ),
	.datad(\b2v_inst14|cur_state.0011_2840~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst14|Selector10~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst14|Selector10~0 .lut_mask = "3020";
defparam \b2v_inst14|Selector10~0 .operation_mode = "normal";
defparam \b2v_inst14|Selector10~0 .output_mode = "comb_only";
defparam \b2v_inst14|Selector10~0 .register_cascade_mode = "off";
defparam \b2v_inst14|Selector10~0 .sum_lutc_input = "datac";
defparam \b2v_inst14|Selector10~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y6_N6
maxii_lcell \b2v_inst14|cur_state.0100_2801 (
// Equation(s):
// \b2v_inst14|cur_state.0100_2801~combout  = ((\b2v_inst14|Selector118~9_combout  & (\b2v_inst14|Selector10~0_combout )) # (!\b2v_inst14|Selector118~9_combout  & ((\b2v_inst14|cur_state.0100_2801~combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst14|Selector10~0_combout ),
	.datac(\b2v_inst14|cur_state.0100_2801~combout ),
	.datad(\b2v_inst14|Selector118~9_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst14|cur_state.0100_2801~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst14|cur_state.0100_2801 .lut_mask = "ccf0";
defparam \b2v_inst14|cur_state.0100_2801 .operation_mode = "normal";
defparam \b2v_inst14|cur_state.0100_2801 .output_mode = "comb_only";
defparam \b2v_inst14|cur_state.0100_2801 .register_cascade_mode = "off";
defparam \b2v_inst14|cur_state.0100_2801 .sum_lutc_input = "datac";
defparam \b2v_inst14|cur_state.0100_2801 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y6_N7
maxii_lcell \b2v_inst14|Selector69~0 (
// Equation(s):
// \b2v_inst14|Selector69~0_combout  = ((\b2v_inst14|cur_state.0100_2801~combout  & ((\b2v_inst14|cnt_b5[0]~0_combout ) # (!\b2v_inst14|cnt_b5 [1]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst14|cnt_b5 [1]),
	.datac(\b2v_inst14|cur_state.0100_2801~combout ),
	.datad(\b2v_inst14|cnt_b5[0]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst14|Selector69~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst14|Selector69~0 .lut_mask = "f030";
defparam \b2v_inst14|Selector69~0 .operation_mode = "normal";
defparam \b2v_inst14|Selector69~0 .output_mode = "comb_only";
defparam \b2v_inst14|Selector69~0 .register_cascade_mode = "off";
defparam \b2v_inst14|Selector69~0 .sum_lutc_input = "datac";
defparam \b2v_inst14|Selector69~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N6
maxii_lcell \b2v_inst14|Selector69~1 (
// Equation(s):
// \b2v_inst14|Selector69~1_combout  = ((\b2v_inst14|cnt_b6[0]~0_combout  & ((\b2v_inst14|Selector69~0_combout ) # (\b2v_inst14|cur_state.1100_2528~combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst14|cnt_b6[0]~0_combout ),
	.datac(\b2v_inst14|Selector69~0_combout ),
	.datad(\b2v_inst14|cur_state.1100_2528~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst14|Selector69~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst14|Selector69~1 .lut_mask = "ccc0";
defparam \b2v_inst14|Selector69~1 .operation_mode = "normal";
defparam \b2v_inst14|Selector69~1 .output_mode = "comb_only";
defparam \b2v_inst14|Selector69~1 .register_cascade_mode = "off";
defparam \b2v_inst14|Selector69~1 .sum_lutc_input = "datac";
defparam \b2v_inst14|Selector69~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N5
maxii_lcell \b2v_inst14|cur_state.1111_2489 (
// Equation(s):
// \b2v_inst14|cur_state.1111_2489~combout  = ((\b2v_inst14|Selector118~9_combout  & (\b2v_inst14|Selector69~1_combout )) # (!\b2v_inst14|Selector118~9_combout  & ((\b2v_inst14|cur_state.1111_2489~combout ))))

	.clk(gnd),
	.dataa(\b2v_inst14|Selector69~1_combout ),
	.datab(vcc),
	.datac(\b2v_inst14|Selector118~9_combout ),
	.datad(\b2v_inst14|cur_state.1111_2489~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst14|cur_state.1111_2489~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst14|cur_state.1111_2489 .lut_mask = "afa0";
defparam \b2v_inst14|cur_state.1111_2489 .operation_mode = "normal";
defparam \b2v_inst14|cur_state.1111_2489 .output_mode = "comb_only";
defparam \b2v_inst14|cur_state.1111_2489 .register_cascade_mode = "off";
defparam \b2v_inst14|cur_state.1111_2489 .sum_lutc_input = "datac";
defparam \b2v_inst14|cur_state.1111_2489 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y7_N7
maxii_lcell \b2v_inst14|WideOr2 (
// Equation(s):
// \b2v_inst14|WideOr2~combout  = ((\b2v_inst14|cur_state.1111_2489~combout ) # ((\b2v_inst14|cur_state.1000_2645~combout ) # (!\b2v_inst14|WideOr2~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst14|cur_state.1111_2489~combout ),
	.datac(\b2v_inst14|WideOr2~0_combout ),
	.datad(\b2v_inst14|cur_state.1000_2645~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst14|WideOr2~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst14|WideOr2 .lut_mask = "ffcf";
defparam \b2v_inst14|WideOr2 .operation_mode = "normal";
defparam \b2v_inst14|WideOr2 .output_mode = "comb_only";
defparam \b2v_inst14|WideOr2 .register_cascade_mode = "off";
defparam \b2v_inst14|WideOr2 .sum_lutc_input = "datac";
defparam \b2v_inst14|WideOr2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y7_N1
maxii_lcell \b2v_inst31|always2~0 (
// Equation(s):
// \b2v_inst31|always2~0_combout  = (\b2v_inst14|WideOr2~combout  & (((\b2v_inst14|WideOr5~combout ) # (!\b2v_inst14|WideOr3~combout )) # (!\b2v_inst14|WideOr4~combout ))) # (!\b2v_inst14|WideOr2~combout  & ((\b2v_inst14|WideOr4~combout ) # 
// ((\b2v_inst14|WideOr3~combout ))))

	.clk(gnd),
	.dataa(\b2v_inst14|WideOr2~combout ),
	.datab(\b2v_inst14|WideOr4~combout ),
	.datac(\b2v_inst14|WideOr3~combout ),
	.datad(\b2v_inst14|WideOr5~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst31|always2~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst31|always2~0 .lut_mask = "fe7e";
defparam \b2v_inst31|always2~0 .operation_mode = "normal";
defparam \b2v_inst31|always2~0 .output_mode = "comb_only";
defparam \b2v_inst31|always2~0 .register_cascade_mode = "off";
defparam \b2v_inst31|always2~0 .sum_lutc_input = "datac";
defparam \b2v_inst31|always2~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y7_N1
maxii_lcell \b2v_inst31|buzz_out~0 (
// Equation(s):
// \b2v_inst31|buzz_out~0_combout  = (!\b2v_inst31|always2~0_combout  & ((\b2v_inst31|count [0] & ((\b2v_inst31|buz0~regout ))) # (!\b2v_inst31|count [0] & (\clock~combout ))))

	.clk(gnd),
	.dataa(\clock~combout ),
	.datab(\b2v_inst31|count [0]),
	.datac(\b2v_inst31|always2~0_combout ),
	.datad(\b2v_inst31|buz0~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst31|buzz_out~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst31|buzz_out~0 .lut_mask = "0e02";
defparam \b2v_inst31|buzz_out~0 .operation_mode = "normal";
defparam \b2v_inst31|buzz_out~0 .output_mode = "comb_only";
defparam \b2v_inst31|buzz_out~0 .register_cascade_mode = "off";
defparam \b2v_inst31|buzz_out~0 .sum_lutc_input = "datac";
defparam \b2v_inst31|buzz_out~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y3_N9
maxii_lcell \b2v_inst35|Add0~1 (
// Equation(s):
// \b2v_inst35|Add0~1_combout  = \b2v_inst35|xhdl0.cnt [4] $ ((((\b2v_inst35|Add0~0_combout ))))

	.clk(gnd),
	.dataa(\b2v_inst35|xhdl0.cnt [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(\b2v_inst35|Add0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst35|Add0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst35|Add0~1 .lut_mask = "55aa";
defparam \b2v_inst35|Add0~1 .operation_mode = "normal";
defparam \b2v_inst35|Add0~1 .output_mode = "comb_only";
defparam \b2v_inst35|Add0~1 .register_cascade_mode = "off";
defparam \b2v_inst35|Add0~1 .sum_lutc_input = "datac";
defparam \b2v_inst35|Add0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y3_N0
maxii_lcell \b2v_inst35|xhdl0.cnt[4] (
// Equation(s):
// \b2v_inst35|Add0~6  = \b2v_inst35|xhdl0.cnt [5] $ ((((N1_xhdl0.cnt[4] & \b2v_inst35|Add0~0_combout ))))
// \b2v_inst35|xhdl0.cnt [4] = DFFEAS(\b2v_inst35|Add0~6 , GLOBAL(\clock~combout ), VCC, , , \b2v_inst35|Add0~1_combout , , , VCC)

	.clk(\clock~combout ),
	.dataa(\b2v_inst35|xhdl0.cnt [5]),
	.datab(vcc),
	.datac(\b2v_inst35|Add0~1_combout ),
	.datad(\b2v_inst35|Add0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst35|Add0~6 ),
	.regout(\b2v_inst35|xhdl0.cnt [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst35|xhdl0.cnt[4] .lut_mask = "5aaa";
defparam \b2v_inst35|xhdl0.cnt[4] .operation_mode = "normal";
defparam \b2v_inst35|xhdl0.cnt[4] .output_mode = "reg_and_comb";
defparam \b2v_inst35|xhdl0.cnt[4] .register_cascade_mode = "off";
defparam \b2v_inst35|xhdl0.cnt[4] .sum_lutc_input = "qfbk";
defparam \b2v_inst35|xhdl0.cnt[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y3_N5
maxii_lcell \b2v_inst35|Add0~4 (
// Equation(s):
// \b2v_inst35|Add0~4_combout  = ((\b2v_inst35|xhdl0.cnt [1] $ (\b2v_inst35|xhdl0.cnt [0])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\b2v_inst35|xhdl0.cnt [1]),
	.datad(\b2v_inst35|xhdl0.cnt [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst35|Add0~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst35|Add0~4 .lut_mask = "0ff0";
defparam \b2v_inst35|Add0~4 .operation_mode = "normal";
defparam \b2v_inst35|Add0~4 .output_mode = "comb_only";
defparam \b2v_inst35|Add0~4 .register_cascade_mode = "off";
defparam \b2v_inst35|Add0~4 .sum_lutc_input = "datac";
defparam \b2v_inst35|Add0~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y3_N9
maxii_lcell \b2v_inst35|xhdl0.cnt[1] (
// Equation(s):
// \b2v_inst35|Equal0~2  = ((!\b2v_inst35|xhdl0.cnt [4] & (N1_xhdl0.cnt[1])))
// \b2v_inst35|xhdl0.cnt [1] = DFFEAS(\b2v_inst35|Equal0~2 , GLOBAL(\clock~combout ), VCC, , , \b2v_inst35|lcd_data[3]~13_combout , , , VCC)

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(\b2v_inst35|xhdl0.cnt [4]),
	.datac(\b2v_inst35|lcd_data[3]~13_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst35|Equal0~2 ),
	.regout(\b2v_inst35|xhdl0.cnt [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst35|xhdl0.cnt[1] .lut_mask = "3030";
defparam \b2v_inst35|xhdl0.cnt[1] .operation_mode = "normal";
defparam \b2v_inst35|xhdl0.cnt[1] .output_mode = "reg_and_comb";
defparam \b2v_inst35|xhdl0.cnt[1] .register_cascade_mode = "off";
defparam \b2v_inst35|xhdl0.cnt[1] .sum_lutc_input = "qfbk";
defparam \b2v_inst35|xhdl0.cnt[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y3_N6
maxii_lcell \b2v_inst35|xhdl0.cnt[3] (
// Equation(s):
// \b2v_inst35|Add0~2  = N1_xhdl0.cnt[3] $ (((\b2v_inst35|xhdl0.cnt [2] & (\b2v_inst35|xhdl0.cnt [1] & \b2v_inst35|xhdl0.cnt [0]))))
// \b2v_inst35|xhdl0.cnt [3] = DFFEAS(\b2v_inst35|Add0~2 , GLOBAL(\clock~combout ), VCC, , , , , , )

	.clk(\clock~combout ),
	.dataa(\b2v_inst35|xhdl0.cnt [2]),
	.datab(\b2v_inst35|xhdl0.cnt [1]),
	.datac(vcc),
	.datad(\b2v_inst35|xhdl0.cnt [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst35|Add0~2 ),
	.regout(\b2v_inst35|xhdl0.cnt [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst35|xhdl0.cnt[3] .lut_mask = "78f0";
defparam \b2v_inst35|xhdl0.cnt[3] .operation_mode = "normal";
defparam \b2v_inst35|xhdl0.cnt[3] .output_mode = "reg_and_comb";
defparam \b2v_inst35|xhdl0.cnt[3] .register_cascade_mode = "off";
defparam \b2v_inst35|xhdl0.cnt[3] .sum_lutc_input = "qfbk";
defparam \b2v_inst35|xhdl0.cnt[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y3_N1
maxii_lcell \b2v_inst35|Equal0~0 (
// Equation(s):
// \b2v_inst35|Equal0~0_combout  = ((\b2v_inst35|xhdl0.cnt [2] & (!\b2v_inst35|xhdl0.cnt [0] & !\b2v_inst35|xhdl0.cnt [3])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst35|xhdl0.cnt [2]),
	.datac(\b2v_inst35|xhdl0.cnt [0]),
	.datad(\b2v_inst35|xhdl0.cnt [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst35|Equal0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst35|Equal0~0 .lut_mask = "000c";
defparam \b2v_inst35|Equal0~0 .operation_mode = "normal";
defparam \b2v_inst35|Equal0~0 .output_mode = "comb_only";
defparam \b2v_inst35|Equal0~0 .register_cascade_mode = "off";
defparam \b2v_inst35|Equal0~0 .sum_lutc_input = "datac";
defparam \b2v_inst35|Equal0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y2_N2
maxii_lcell \b2v_inst35|lcd_data[3]~13 (
// Equation(s):
// \b2v_inst35|lcd_data[3]~13_combout  = (\b2v_inst35|Add0~4_combout  & (((!\b2v_inst35|Equal0~0_combout ) # (!\b2v_inst35|Equal0~2 )) # (!\b2v_inst35|xhdl0.cnt [5])))

	.clk(gnd),
	.dataa(\b2v_inst35|Add0~4_combout ),
	.datab(\b2v_inst35|xhdl0.cnt [5]),
	.datac(\b2v_inst35|Equal0~2 ),
	.datad(\b2v_inst35|Equal0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst35|lcd_data[3]~13_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst35|lcd_data[3]~13 .lut_mask = "2aaa";
defparam \b2v_inst35|lcd_data[3]~13 .operation_mode = "normal";
defparam \b2v_inst35|lcd_data[3]~13 .output_mode = "comb_only";
defparam \b2v_inst35|lcd_data[3]~13 .register_cascade_mode = "off";
defparam \b2v_inst35|lcd_data[3]~13 .sum_lutc_input = "datac";
defparam \b2v_inst35|lcd_data[3]~13 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y3_N7
maxii_lcell \b2v_inst35|xhdl0.cnt[2] (
// Equation(s):
// \b2v_inst35|Add0~3  = (N1_xhdl0.cnt[2] $ (((\b2v_inst35|xhdl0.cnt [1] & \b2v_inst35|xhdl0.cnt [0]))))
// \b2v_inst35|xhdl0.cnt [2] = DFFEAS(\b2v_inst35|Add0~3 , GLOBAL(\clock~combout ), VCC, , , \b2v_inst35|cnt~2_combout , , , VCC)

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(\b2v_inst35|xhdl0.cnt [1]),
	.datac(\b2v_inst35|cnt~2_combout ),
	.datad(\b2v_inst35|xhdl0.cnt [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst35|Add0~3 ),
	.regout(\b2v_inst35|xhdl0.cnt [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst35|xhdl0.cnt[2] .lut_mask = "3cf0";
defparam \b2v_inst35|xhdl0.cnt[2] .operation_mode = "normal";
defparam \b2v_inst35|xhdl0.cnt[2] .output_mode = "reg_and_comb";
defparam \b2v_inst35|xhdl0.cnt[2] .register_cascade_mode = "off";
defparam \b2v_inst35|xhdl0.cnt[2] .sum_lutc_input = "qfbk";
defparam \b2v_inst35|xhdl0.cnt[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y2_N0
maxii_lcell \b2v_inst35|cnt~2 (
// Equation(s):
// \b2v_inst35|cnt~2_combout  = (\b2v_inst35|Add0~3  & (((!\b2v_inst35|Equal0~2 ) # (!\b2v_inst35|xhdl0.cnt [5])) # (!\b2v_inst35|Equal0~0_combout )))

	.clk(gnd),
	.dataa(\b2v_inst35|Equal0~0_combout ),
	.datab(\b2v_inst35|xhdl0.cnt [5]),
	.datac(\b2v_inst35|Equal0~2 ),
	.datad(\b2v_inst35|Add0~3 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst35|cnt~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst35|cnt~2 .lut_mask = "7f00";
defparam \b2v_inst35|cnt~2 .operation_mode = "normal";
defparam \b2v_inst35|cnt~2 .output_mode = "comb_only";
defparam \b2v_inst35|cnt~2 .register_cascade_mode = "off";
defparam \b2v_inst35|cnt~2 .sum_lutc_input = "datac";
defparam \b2v_inst35|cnt~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y3_N8
maxii_lcell \b2v_inst35|Add0~0 (
// Equation(s):
// \b2v_inst35|Add0~0_combout  = (\b2v_inst35|xhdl0.cnt [0] & (\b2v_inst35|xhdl0.cnt [2] & (\b2v_inst35|xhdl0.cnt [3] & \b2v_inst35|xhdl0.cnt [1])))

	.clk(gnd),
	.dataa(\b2v_inst35|xhdl0.cnt [0]),
	.datab(\b2v_inst35|xhdl0.cnt [2]),
	.datac(\b2v_inst35|xhdl0.cnt [3]),
	.datad(\b2v_inst35|xhdl0.cnt [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst35|Add0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst35|Add0~0 .lut_mask = "8000";
defparam \b2v_inst35|Add0~0 .operation_mode = "normal";
defparam \b2v_inst35|Add0~0 .output_mode = "comb_only";
defparam \b2v_inst35|Add0~0 .register_cascade_mode = "off";
defparam \b2v_inst35|Add0~0 .sum_lutc_input = "datac";
defparam \b2v_inst35|Add0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y3_N2
maxii_lcell \b2v_inst35|Equal0~1 (
// Equation(s):
// \b2v_inst35|Equal0~1_combout  = (\b2v_inst35|xhdl0.cnt [5] & (!\b2v_inst35|xhdl0.cnt [4] & (\b2v_inst35|xhdl0.cnt [1] & \b2v_inst35|Equal0~0_combout )))

	.clk(gnd),
	.dataa(\b2v_inst35|xhdl0.cnt [5]),
	.datab(\b2v_inst35|xhdl0.cnt [4]),
	.datac(\b2v_inst35|xhdl0.cnt [1]),
	.datad(\b2v_inst35|Equal0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst35|Equal0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst35|Equal0~1 .lut_mask = "2000";
defparam \b2v_inst35|Equal0~1 .operation_mode = "normal";
defparam \b2v_inst35|Equal0~1 .output_mode = "comb_only";
defparam \b2v_inst35|Equal0~1 .register_cascade_mode = "off";
defparam \b2v_inst35|Equal0~1 .sum_lutc_input = "datac";
defparam \b2v_inst35|Equal0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y3_N2
maxii_lcell \b2v_inst35|xhdl0.cnt[5] (
// Equation(s):
// \b2v_inst35|xhdl0.cnt [5] = DFFEAS((!\b2v_inst35|Equal0~1_combout  & (\b2v_inst35|xhdl0.cnt [5] $ (((\b2v_inst35|Add0~0_combout  & \b2v_inst35|xhdl0.cnt [4]))))), GLOBAL(\clock~combout ), VCC, , , , , , )

	.clk(\clock~combout ),
	.dataa(\b2v_inst35|xhdl0.cnt [5]),
	.datab(\b2v_inst35|Add0~0_combout ),
	.datac(\b2v_inst35|xhdl0.cnt [4]),
	.datad(\b2v_inst35|Equal0~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst35|xhdl0.cnt [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst35|xhdl0.cnt[5] .lut_mask = "006a";
defparam \b2v_inst35|xhdl0.cnt[5] .operation_mode = "normal";
defparam \b2v_inst35|xhdl0.cnt[5] .output_mode = "reg_only";
defparam \b2v_inst35|xhdl0.cnt[5] .register_cascade_mode = "off";
defparam \b2v_inst35|xhdl0.cnt[5] .sum_lutc_input = "datac";
defparam \b2v_inst35|xhdl0.cnt[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y3_N3
maxii_lcell \b2v_inst35|cnt~3 (
// Equation(s):
// \b2v_inst35|cnt~3_combout  = (\b2v_inst35|xhdl0.cnt [0]) # ((\b2v_inst35|xhdl0.cnt [5] & (\b2v_inst35|Equal0~2  & \b2v_inst35|Equal0~0_combout )))

	.clk(gnd),
	.dataa(\b2v_inst35|xhdl0.cnt [5]),
	.datab(\b2v_inst35|Equal0~2 ),
	.datac(\b2v_inst35|xhdl0.cnt [0]),
	.datad(\b2v_inst35|Equal0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst35|cnt~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst35|cnt~3 .lut_mask = "f8f0";
defparam \b2v_inst35|cnt~3 .operation_mode = "normal";
defparam \b2v_inst35|cnt~3 .output_mode = "comb_only";
defparam \b2v_inst35|cnt~3 .register_cascade_mode = "off";
defparam \b2v_inst35|cnt~3 .sum_lutc_input = "datac";
defparam \b2v_inst35|cnt~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y3_N4
maxii_lcell \b2v_inst35|xhdl0.cnt[0] (
// Equation(s):
// \b2v_inst35|xhdl0.cnt [0] = DFFEAS((((!\b2v_inst35|cnt~3_combout ))), GLOBAL(\clock~combout ), VCC, , , , , , )

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\b2v_inst35|cnt~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst35|xhdl0.cnt [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst35|xhdl0.cnt[0] .lut_mask = "00ff";
defparam \b2v_inst35|xhdl0.cnt[0] .operation_mode = "normal";
defparam \b2v_inst35|xhdl0.cnt[0] .output_mode = "reg_only";
defparam \b2v_inst35|xhdl0.cnt[0] .register_cascade_mode = "off";
defparam \b2v_inst35|xhdl0.cnt[0] .sum_lutc_input = "datac";
defparam \b2v_inst35|xhdl0.cnt[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y3_N5
maxii_lcell \b2v_inst35|Selector0~0 (
// Equation(s):
// \b2v_inst35|Selector0~0_combout  = (\b2v_inst35|xhdl0.cnt [0] & ((\b2v_inst35|xhdl0.cnt [1] & (!\b2v_inst35|xhdl0.cnt [2] & \b2v_inst35|Add0~1_combout )) # (!\b2v_inst35|xhdl0.cnt [1] & (\b2v_inst35|xhdl0.cnt [2])))) # (!\b2v_inst35|xhdl0.cnt [0] & 
// (\b2v_inst35|xhdl0.cnt [2] & ((\b2v_inst35|xhdl0.cnt [1]) # (!\b2v_inst35|Add0~1_combout ))))

	.clk(gnd),
	.dataa(\b2v_inst35|xhdl0.cnt [0]),
	.datab(\b2v_inst35|xhdl0.cnt [1]),
	.datac(\b2v_inst35|xhdl0.cnt [2]),
	.datad(\b2v_inst35|Add0~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst35|Selector0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst35|Selector0~0 .lut_mask = "6870";
defparam \b2v_inst35|Selector0~0 .operation_mode = "normal";
defparam \b2v_inst35|Selector0~0 .output_mode = "comb_only";
defparam \b2v_inst35|Selector0~0 .register_cascade_mode = "off";
defparam \b2v_inst35|Selector0~0 .sum_lutc_input = "datac";
defparam \b2v_inst35|Selector0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y3_N7
maxii_lcell \b2v_inst35|Selector0~1 (
// Equation(s):
// \b2v_inst35|Selector0~1_combout  = (\b2v_inst35|Add0~0_combout  & ((\b2v_inst35|xhdl0.cnt [4] & ((!\b2v_inst35|xhdl0.cnt [5]))) # (!\b2v_inst35|xhdl0.cnt [4] & ((\b2v_inst35|xhdl0.cnt [5]) # (!\b2v_inst35|Add0~3 ))))) # (!\b2v_inst35|Add0~0_combout  & 
// ((\b2v_inst35|xhdl0.cnt [5]) # ((!\b2v_inst35|Add0~3  & \b2v_inst35|xhdl0.cnt [4]))))

	.clk(gnd),
	.dataa(\b2v_inst35|Add0~3 ),
	.datab(\b2v_inst35|Add0~0_combout ),
	.datac(\b2v_inst35|xhdl0.cnt [4]),
	.datad(\b2v_inst35|xhdl0.cnt [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst35|Selector0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst35|Selector0~1 .lut_mask = "3fd4";
defparam \b2v_inst35|Selector0~1 .operation_mode = "normal";
defparam \b2v_inst35|Selector0~1 .output_mode = "comb_only";
defparam \b2v_inst35|Selector0~1 .register_cascade_mode = "off";
defparam \b2v_inst35|Selector0~1 .sum_lutc_input = "datac";
defparam \b2v_inst35|Selector0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y3_N3
maxii_lcell \b2v_inst35|lcd_data[7]~2 (
// Equation(s):
// \b2v_inst35|lcd_data[7]~2_combout  = (\b2v_inst35|xhdl0.cnt [1] & ((\b2v_inst35|xhdl0.cnt [3] & ((!\b2v_inst35|xhdl0.cnt [2]) # (!\b2v_inst35|xhdl0.cnt [0]))) # (!\b2v_inst35|xhdl0.cnt [3] & ((\b2v_inst35|xhdl0.cnt [2]))))) # (!\b2v_inst35|xhdl0.cnt [1] & 
// (((\b2v_inst35|xhdl0.cnt [3]))))

	.clk(gnd),
	.dataa(\b2v_inst35|xhdl0.cnt [0]),
	.datab(\b2v_inst35|xhdl0.cnt [1]),
	.datac(\b2v_inst35|xhdl0.cnt [3]),
	.datad(\b2v_inst35|xhdl0.cnt [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst35|lcd_data[7]~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst35|lcd_data[7]~2 .lut_mask = "7cf0";
defparam \b2v_inst35|lcd_data[7]~2 .operation_mode = "normal";
defparam \b2v_inst35|lcd_data[7]~2 .output_mode = "comb_only";
defparam \b2v_inst35|lcd_data[7]~2 .register_cascade_mode = "off";
defparam \b2v_inst35|lcd_data[7]~2 .sum_lutc_input = "datac";
defparam \b2v_inst35|lcd_data[7]~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y3_N4
maxii_lcell \b2v_inst35|lcd_data[7]~3 (
// Equation(s):
// \b2v_inst35|lcd_data[7]~3_combout  = ((\b2v_inst35|Equal0~1_combout ) # ((!\b2v_inst35|lcd_data[7]~2_combout  & !\b2v_inst35|Add0~1_combout ))) # (!\b2v_inst35|Add0~6 )

	.clk(gnd),
	.dataa(\b2v_inst35|lcd_data[7]~2_combout ),
	.datab(\b2v_inst35|Add0~1_combout ),
	.datac(\b2v_inst35|Add0~6 ),
	.datad(\b2v_inst35|Equal0~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst35|lcd_data[7]~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst35|lcd_data[7]~3 .lut_mask = "ff1f";
defparam \b2v_inst35|lcd_data[7]~3 .operation_mode = "normal";
defparam \b2v_inst35|lcd_data[7]~3 .output_mode = "comb_only";
defparam \b2v_inst35|lcd_data[7]~3 .register_cascade_mode = "off";
defparam \b2v_inst35|lcd_data[7]~3 .sum_lutc_input = "datac";
defparam \b2v_inst35|lcd_data[7]~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y3_N0
maxii_lcell \b2v_inst35|LCD_RS (
// Equation(s):
// \b2v_inst35|LCD_RS~regout  = DFFEAS((!\b2v_inst35|Equal0~1_combout  & ((\b2v_inst35|Selector0~0_combout ) # ((\b2v_inst35|Add0~2 ) # (\b2v_inst35|Selector0~1_combout )))), GLOBAL(\clock~combout ), VCC, , \b2v_inst35|lcd_data[7]~3_combout , , , , )

	.clk(\clock~combout ),
	.dataa(\b2v_inst35|Selector0~0_combout ),
	.datab(\b2v_inst35|Equal0~1_combout ),
	.datac(\b2v_inst35|Add0~2 ),
	.datad(\b2v_inst35|Selector0~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\b2v_inst35|lcd_data[7]~3_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst35|LCD_RS~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst35|LCD_RS .lut_mask = "3332";
defparam \b2v_inst35|LCD_RS .operation_mode = "normal";
defparam \b2v_inst35|LCD_RS .output_mode = "reg_only";
defparam \b2v_inst35|LCD_RS .register_cascade_mode = "off";
defparam \b2v_inst35|LCD_RS .sum_lutc_input = "datac";
defparam \b2v_inst35|LCD_RS .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y4_N3
maxii_lcell \b2v_inst34|always3~0 (
// Equation(s):
// \b2v_inst34|always3~0_combout  = ((!\b2v_inst14|WideOr2~combout  & (\b2v_inst14|WideOr3~combout  & \b2v_inst14|WideOr4~combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst14|WideOr2~combout ),
	.datac(\b2v_inst14|WideOr3~combout ),
	.datad(\b2v_inst14|WideOr4~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|always3~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|always3~0 .lut_mask = "3000";
defparam \b2v_inst34|always3~0 .operation_mode = "normal";
defparam \b2v_inst34|always3~0 .output_mode = "comb_only";
defparam \b2v_inst34|always3~0 .register_cascade_mode = "off";
defparam \b2v_inst34|always3~0 .sum_lutc_input = "datac";
defparam \b2v_inst34|always3~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y4_N6
maxii_lcell \b2v_inst34|p2.count.010_5485 (
// Equation(s):
// \b2v_inst34|p2.count.010_5485~combout  = ((\b2v_inst34|always3~0_combout  & (\b2v_inst34|p2.count.010_5485~combout )) # (!\b2v_inst34|always3~0_combout  & ((\b2v_inst34|p2.count.001_5492~combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst34|p2.count.010_5485~combout ),
	.datac(\b2v_inst34|p2.count.001_5492~combout ),
	.datad(\b2v_inst34|always3~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|p2.count.010_5485~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|p2.count.010_5485 .lut_mask = "ccf0";
defparam \b2v_inst34|p2.count.010_5485 .operation_mode = "normal";
defparam \b2v_inst34|p2.count.010_5485 .output_mode = "comb_only";
defparam \b2v_inst34|p2.count.010_5485 .register_cascade_mode = "off";
defparam \b2v_inst34|p2.count.010_5485 .sum_lutc_input = "datac";
defparam \b2v_inst34|p2.count.010_5485 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y2_N8
maxii_lcell \b2v_inst34|p2.count.011_5478 (
// Equation(s):
// \b2v_inst34|p2.count.011_5478~combout  = ((\b2v_inst34|always3~0_combout  & (\b2v_inst34|p2.count.011_5478~combout )) # (!\b2v_inst34|always3~0_combout  & ((\b2v_inst34|p2.count.010_5485~combout ))))

	.clk(gnd),
	.dataa(\b2v_inst34|p2.count.011_5478~combout ),
	.datab(vcc),
	.datac(\b2v_inst34|p2.count.010_5485~combout ),
	.datad(\b2v_inst34|always3~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|p2.count.011_5478~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|p2.count.011_5478 .lut_mask = "aaf0";
defparam \b2v_inst34|p2.count.011_5478 .operation_mode = "normal";
defparam \b2v_inst34|p2.count.011_5478 .output_mode = "comb_only";
defparam \b2v_inst34|p2.count.011_5478 .register_cascade_mode = "off";
defparam \b2v_inst34|p2.count.011_5478 .sum_lutc_input = "datac";
defparam \b2v_inst34|p2.count.011_5478 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y1_N3
maxii_lcell \b2v_inst34|p2.count.100_5471 (
// Equation(s):
// \b2v_inst34|p2.count.100_5471~combout  = ((\b2v_inst34|always3~0_combout  & (\b2v_inst34|p2.count.100_5471~combout )) # (!\b2v_inst34|always3~0_combout  & ((\b2v_inst34|p2.count.011_5478~combout ))))

	.clk(gnd),
	.dataa(\b2v_inst34|p2.count.100_5471~combout ),
	.datab(vcc),
	.datac(\b2v_inst34|p2.count.011_5478~combout ),
	.datad(\b2v_inst34|always3~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|p2.count.100_5471~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|p2.count.100_5471 .lut_mask = "aaf0";
defparam \b2v_inst34|p2.count.100_5471 .operation_mode = "normal";
defparam \b2v_inst34|p2.count.100_5471 .output_mode = "comb_only";
defparam \b2v_inst34|p2.count.100_5471 .register_cascade_mode = "off";
defparam \b2v_inst34|p2.count.100_5471 .sum_lutc_input = "datac";
defparam \b2v_inst34|p2.count.100_5471 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y2_N4
maxii_lcell \b2v_inst34|p2.count.101_5464 (
// Equation(s):
// \b2v_inst34|p2.count.101_5464~combout  = ((\b2v_inst34|always3~0_combout  & ((\b2v_inst34|p2.count.101_5464~combout ))) # (!\b2v_inst34|always3~0_combout  & (\b2v_inst34|p2.count.100_5471~combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst34|p2.count.100_5471~combout ),
	.datac(\b2v_inst34|p2.count.101_5464~combout ),
	.datad(\b2v_inst34|always3~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|p2.count.101_5464~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|p2.count.101_5464 .lut_mask = "f0cc";
defparam \b2v_inst34|p2.count.101_5464 .operation_mode = "normal";
defparam \b2v_inst34|p2.count.101_5464 .output_mode = "comb_only";
defparam \b2v_inst34|p2.count.101_5464 .register_cascade_mode = "off";
defparam \b2v_inst34|p2.count.101_5464 .sum_lutc_input = "datac";
defparam \b2v_inst34|p2.count.101_5464 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y4_N5
maxii_lcell \b2v_inst34|p2.count.110_5457 (
// Equation(s):
// \b2v_inst34|p2.count.110_5457~combout  = ((\b2v_inst34|always3~0_combout  & (\b2v_inst34|p2.count.110_5457~combout )) # (!\b2v_inst34|always3~0_combout  & ((\b2v_inst34|p2.count.101_5464~combout ))))

	.clk(gnd),
	.dataa(\b2v_inst34|p2.count.110_5457~combout ),
	.datab(vcc),
	.datac(\b2v_inst34|p2.count.101_5464~combout ),
	.datad(\b2v_inst34|always3~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|p2.count.110_5457~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|p2.count.110_5457 .lut_mask = "aaf0";
defparam \b2v_inst34|p2.count.110_5457 .operation_mode = "normal";
defparam \b2v_inst34|p2.count.110_5457 .output_mode = "comb_only";
defparam \b2v_inst34|p2.count.110_5457 .register_cascade_mode = "off";
defparam \b2v_inst34|p2.count.110_5457 .sum_lutc_input = "datac";
defparam \b2v_inst34|p2.count.110_5457 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y2_N2
maxii_lcell \b2v_inst34|p2.count.111_5450 (
// Equation(s):
// \b2v_inst34|p2.count.111_5450~combout  = ((\b2v_inst34|always3~0_combout  & ((\b2v_inst34|p2.count.111_5450~combout ))) # (!\b2v_inst34|always3~0_combout  & (\b2v_inst34|p2.count.110_5457~combout )))

	.clk(gnd),
	.dataa(\b2v_inst34|p2.count.110_5457~combout ),
	.datab(\b2v_inst34|p2.count.111_5450~combout ),
	.datac(vcc),
	.datad(\b2v_inst34|always3~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|p2.count.111_5450~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|p2.count.111_5450 .lut_mask = "ccaa";
defparam \b2v_inst34|p2.count.111_5450 .operation_mode = "normal";
defparam \b2v_inst34|p2.count.111_5450 .output_mode = "comb_only";
defparam \b2v_inst34|p2.count.111_5450 .register_cascade_mode = "off";
defparam \b2v_inst34|p2.count.111_5450 .sum_lutc_input = "datac";
defparam \b2v_inst34|p2.count.111_5450 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y4_N4
maxii_lcell \b2v_inst34|p2.count.000_5499 (
// Equation(s):
// \b2v_inst34|p2.count.000_5499~combout  = ((\b2v_inst34|always3~0_combout  & (\b2v_inst34|p2.count.000_5499~combout )) # (!\b2v_inst34|always3~0_combout  & ((\b2v_inst34|p2.count.111_5450~combout ))))

	.clk(gnd),
	.dataa(\b2v_inst34|p2.count.000_5499~combout ),
	.datab(vcc),
	.datac(\b2v_inst34|p2.count.111_5450~combout ),
	.datad(\b2v_inst34|always3~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|p2.count.000_5499~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|p2.count.000_5499 .lut_mask = "aaf0";
defparam \b2v_inst34|p2.count.000_5499 .operation_mode = "normal";
defparam \b2v_inst34|p2.count.000_5499 .output_mode = "comb_only";
defparam \b2v_inst34|p2.count.000_5499 .register_cascade_mode = "off";
defparam \b2v_inst34|p2.count.000_5499 .sum_lutc_input = "datac";
defparam \b2v_inst34|p2.count.000_5499 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y4_N7
maxii_lcell \b2v_inst34|p2.count.001_5492 (
// Equation(s):
// \b2v_inst34|p2.count.001_5492~combout  = ((\b2v_inst34|always3~0_combout  & ((\b2v_inst34|p2.count.001_5492~combout ))) # (!\b2v_inst34|always3~0_combout  & (\b2v_inst34|p2.count.000_5499~combout )))

	.clk(gnd),
	.dataa(\b2v_inst34|p2.count.000_5499~combout ),
	.datab(vcc),
	.datac(\b2v_inst34|p2.count.001_5492~combout ),
	.datad(\b2v_inst34|always3~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|p2.count.001_5492~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|p2.count.001_5492 .lut_mask = "f0aa";
defparam \b2v_inst34|p2.count.001_5492 .operation_mode = "normal";
defparam \b2v_inst34|p2.count.001_5492 .output_mode = "comb_only";
defparam \b2v_inst34|p2.count.001_5492 .register_cascade_mode = "off";
defparam \b2v_inst34|p2.count.001_5492 .sum_lutc_input = "datac";
defparam \b2v_inst34|p2.count.001_5492 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y4_N6
maxii_lcell \b2v_inst34|cat[0]~0 (
// Equation(s):
// \b2v_inst34|cat[0]~0_combout  = ((\b2v_inst14|WideOr3~combout  & (!\b2v_inst14|WideOr2~combout  & \b2v_inst14|WideOr4~combout ))) # (!\b2v_inst34|p2.count.001_5492~combout )

	.clk(gnd),
	.dataa(\b2v_inst14|WideOr3~combout ),
	.datab(\b2v_inst34|p2.count.001_5492~combout ),
	.datac(\b2v_inst14|WideOr2~combout ),
	.datad(\b2v_inst14|WideOr4~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|cat[0]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|cat[0]~0 .lut_mask = "3b33";
defparam \b2v_inst34|cat[0]~0 .operation_mode = "normal";
defparam \b2v_inst34|cat[0]~0 .output_mode = "comb_only";
defparam \b2v_inst34|cat[0]~0 .register_cascade_mode = "off";
defparam \b2v_inst34|cat[0]~0 .sum_lutc_input = "datac";
defparam \b2v_inst34|cat[0]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y4_N5
maxii_lcell \b2v_inst34|cat[1]~1 (
// Equation(s):
// \b2v_inst34|cat[1]~1_combout  = ((\b2v_inst14|WideOr4~combout  & (!\b2v_inst14|WideOr2~combout  & \b2v_inst14|WideOr3~combout ))) # (!\b2v_inst34|p2.count.000_5499~combout )

	.clk(gnd),
	.dataa(\b2v_inst14|WideOr4~combout ),
	.datab(\b2v_inst34|p2.count.000_5499~combout ),
	.datac(\b2v_inst14|WideOr2~combout ),
	.datad(\b2v_inst14|WideOr3~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|cat[1]~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|cat[1]~1 .lut_mask = "3b33";
defparam \b2v_inst34|cat[1]~1 .operation_mode = "normal";
defparam \b2v_inst34|cat[1]~1 .output_mode = "comb_only";
defparam \b2v_inst34|cat[1]~1 .register_cascade_mode = "off";
defparam \b2v_inst34|cat[1]~1 .sum_lutc_input = "datac";
defparam \b2v_inst34|cat[1]~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y3_N2
maxii_lcell \b2v_inst34|cat[2]~2 (
// Equation(s):
// \b2v_inst34|cat[2]~2_combout  = ((\b2v_inst14|WideOr4~combout  & (!\b2v_inst14|WideOr2~combout  & \b2v_inst14|WideOr3~combout ))) # (!\b2v_inst34|p2.count.110_5457~combout )

	.clk(gnd),
	.dataa(\b2v_inst14|WideOr4~combout ),
	.datab(\b2v_inst14|WideOr2~combout ),
	.datac(\b2v_inst14|WideOr3~combout ),
	.datad(\b2v_inst34|p2.count.110_5457~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|cat[2]~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|cat[2]~2 .lut_mask = "20ff";
defparam \b2v_inst34|cat[2]~2 .operation_mode = "normal";
defparam \b2v_inst34|cat[2]~2 .output_mode = "comb_only";
defparam \b2v_inst34|cat[2]~2 .register_cascade_mode = "off";
defparam \b2v_inst34|cat[2]~2 .sum_lutc_input = "datac";
defparam \b2v_inst34|cat[2]~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y3_N8
maxii_lcell \b2v_inst34|cat[3]~3 (
// Equation(s):
// \b2v_inst34|cat[3]~3_combout  = ((\b2v_inst14|WideOr4~combout  & (!\b2v_inst14|WideOr2~combout  & \b2v_inst14|WideOr3~combout ))) # (!\b2v_inst34|p2.count.111_5450~combout )

	.clk(gnd),
	.dataa(\b2v_inst14|WideOr4~combout ),
	.datab(\b2v_inst14|WideOr2~combout ),
	.datac(\b2v_inst34|p2.count.111_5450~combout ),
	.datad(\b2v_inst14|WideOr3~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|cat[3]~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|cat[3]~3 .lut_mask = "2f0f";
defparam \b2v_inst34|cat[3]~3 .operation_mode = "normal";
defparam \b2v_inst34|cat[3]~3 .output_mode = "comb_only";
defparam \b2v_inst34|cat[3]~3 .register_cascade_mode = "off";
defparam \b2v_inst34|cat[3]~3 .sum_lutc_input = "datac";
defparam \b2v_inst34|cat[3]~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y3_N7
maxii_lcell \b2v_inst34|cat[4]~4 (
// Equation(s):
// \b2v_inst34|cat[4]~4_combout  = ((\b2v_inst14|WideOr3~combout  & (\b2v_inst14|WideOr4~combout  & !\b2v_inst14|WideOr2~combout ))) # (!\b2v_inst34|p2.count.100_5471~combout )

	.clk(gnd),
	.dataa(\b2v_inst34|p2.count.100_5471~combout ),
	.datab(\b2v_inst14|WideOr3~combout ),
	.datac(\b2v_inst14|WideOr4~combout ),
	.datad(\b2v_inst14|WideOr2~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|cat[4]~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|cat[4]~4 .lut_mask = "55d5";
defparam \b2v_inst34|cat[4]~4 .operation_mode = "normal";
defparam \b2v_inst34|cat[4]~4 .output_mode = "comb_only";
defparam \b2v_inst34|cat[4]~4 .register_cascade_mode = "off";
defparam \b2v_inst34|cat[4]~4 .sum_lutc_input = "datac";
defparam \b2v_inst34|cat[4]~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y3_N4
maxii_lcell \b2v_inst34|cat[5]~5 (
// Equation(s):
// \b2v_inst34|cat[5]~5_combout  = ((\b2v_inst14|WideOr4~combout  & (\b2v_inst14|WideOr3~combout  & !\b2v_inst14|WideOr2~combout ))) # (!\b2v_inst34|p2.count.101_5464~combout )

	.clk(gnd),
	.dataa(\b2v_inst14|WideOr4~combout ),
	.datab(\b2v_inst14|WideOr3~combout ),
	.datac(\b2v_inst14|WideOr2~combout ),
	.datad(\b2v_inst34|p2.count.101_5464~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|cat[5]~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|cat[5]~5 .lut_mask = "08ff";
defparam \b2v_inst34|cat[5]~5 .operation_mode = "normal";
defparam \b2v_inst34|cat[5]~5 .output_mode = "comb_only";
defparam \b2v_inst34|cat[5]~5 .register_cascade_mode = "off";
defparam \b2v_inst34|cat[5]~5 .sum_lutc_input = "datac";
defparam \b2v_inst34|cat[5]~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y4_N0
maxii_lcell \b2v_inst34|cat[6]~6 (
// Equation(s):
// \b2v_inst34|cat[6]~6_combout  = ((\b2v_inst14|WideOr3~combout  & (\b2v_inst14|WideOr4~combout  & !\b2v_inst14|WideOr2~combout ))) # (!\b2v_inst34|p2.count.010_5485~combout )

	.clk(gnd),
	.dataa(\b2v_inst14|WideOr3~combout ),
	.datab(\b2v_inst14|WideOr4~combout ),
	.datac(\b2v_inst14|WideOr2~combout ),
	.datad(\b2v_inst34|p2.count.010_5485~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|cat[6]~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|cat[6]~6 .lut_mask = "08ff";
defparam \b2v_inst34|cat[6]~6 .operation_mode = "normal";
defparam \b2v_inst34|cat[6]~6 .output_mode = "comb_only";
defparam \b2v_inst34|cat[6]~6 .register_cascade_mode = "off";
defparam \b2v_inst34|cat[6]~6 .sum_lutc_input = "datac";
defparam \b2v_inst34|cat[6]~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y4_N9
maxii_lcell \b2v_inst34|cat[7]~7 (
// Equation(s):
// \b2v_inst34|cat[7]~7_combout  = ((\b2v_inst14|WideOr4~combout  & (!\b2v_inst14|WideOr2~combout  & \b2v_inst14|WideOr3~combout ))) # (!\b2v_inst34|p2.count.011_5478~combout )

	.clk(gnd),
	.dataa(\b2v_inst14|WideOr4~combout ),
	.datab(\b2v_inst14|WideOr2~combout ),
	.datac(\b2v_inst14|WideOr3~combout ),
	.datad(\b2v_inst34|p2.count.011_5478~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|cat[7]~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|cat[7]~7 .lut_mask = "20ff";
defparam \b2v_inst34|cat[7]~7 .operation_mode = "normal";
defparam \b2v_inst34|cat[7]~7 .output_mode = "comb_only";
defparam \b2v_inst34|cat[7]~7 .register_cascade_mode = "off";
defparam \b2v_inst34|cat[7]~7 .sum_lutc_input = "datac";
defparam \b2v_inst34|cat[7]~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y7_N8
maxii_lcell \b2v_inst34|Equal3~2 (
// Equation(s):
// \b2v_inst34|Equal3~2_combout  = (!\b2v_inst14|WideOr5~combout  & (\b2v_inst14|WideOr3~combout  & (\b2v_inst14|WideOr4~combout  & \b2v_inst14|WideOr2~combout )))

	.clk(gnd),
	.dataa(\b2v_inst14|WideOr5~combout ),
	.datab(\b2v_inst14|WideOr3~combout ),
	.datac(\b2v_inst14|WideOr4~combout ),
	.datad(\b2v_inst14|WideOr2~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Equal3~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Equal3~2 .lut_mask = "4000";
defparam \b2v_inst34|Equal3~2 .operation_mode = "normal";
defparam \b2v_inst34|Equal3~2 .output_mode = "comb_only";
defparam \b2v_inst34|Equal3~2 .register_cascade_mode = "off";
defparam \b2v_inst34|Equal3~2 .sum_lutc_input = "datac";
defparam \b2v_inst34|Equal3~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y7_N6
maxii_lcell \b2v_inst34|Equal3~1 (
// Equation(s):
// \b2v_inst34|Equal3~1_combout  = (!\b2v_inst14|WideOr5~combout  & (!\b2v_inst14|WideOr3~combout  & (!\b2v_inst14|WideOr2~combout  & !\b2v_inst14|WideOr4~combout )))

	.clk(gnd),
	.dataa(\b2v_inst14|WideOr5~combout ),
	.datab(\b2v_inst14|WideOr3~combout ),
	.datac(\b2v_inst14|WideOr2~combout ),
	.datad(\b2v_inst14|WideOr4~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Equal3~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Equal3~1 .lut_mask = "0001";
defparam \b2v_inst34|Equal3~1 .operation_mode = "normal";
defparam \b2v_inst34|Equal3~1 .output_mode = "comb_only";
defparam \b2v_inst34|Equal3~1 .register_cascade_mode = "off";
defparam \b2v_inst34|Equal3~1 .sum_lutc_input = "datac";
defparam \b2v_inst34|Equal3~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y7_N1
maxii_lcell \b2v_inst34|Equal3~0 (
// Equation(s):
// \b2v_inst34|Equal3~0_combout  = (\b2v_inst14|WideOr5~combout  & (!\b2v_inst14|WideOr4~combout  & (!\b2v_inst14|WideOr3~combout  & !\b2v_inst14|WideOr2~combout )))

	.clk(gnd),
	.dataa(\b2v_inst14|WideOr5~combout ),
	.datab(\b2v_inst14|WideOr4~combout ),
	.datac(\b2v_inst14|WideOr3~combout ),
	.datad(\b2v_inst14|WideOr2~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Equal3~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Equal3~0 .lut_mask = "0002";
defparam \b2v_inst34|Equal3~0 .operation_mode = "normal";
defparam \b2v_inst34|Equal3~0 .output_mode = "comb_only";
defparam \b2v_inst34|Equal3~0 .register_cascade_mode = "off";
defparam \b2v_inst34|Equal3~0 .sum_lutc_input = "datac";
defparam \b2v_inst34|Equal3~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y7_N3
maxii_lcell \b2v_inst30|col_r[7]~5 (
// Equation(s):
// \b2v_inst30|col_r[7]~5_combout  = ((\b2v_inst34|Equal3~2_combout ) # ((\b2v_inst34|Equal3~1_combout ) # (\b2v_inst34|Equal3~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst34|Equal3~2_combout ),
	.datac(\b2v_inst34|Equal3~1_combout ),
	.datad(\b2v_inst34|Equal3~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst30|col_r[7]~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst30|col_r[7]~5 .lut_mask = "fffc";
defparam \b2v_inst30|col_r[7]~5 .operation_mode = "normal";
defparam \b2v_inst30|col_r[7]~5 .output_mode = "comb_only";
defparam \b2v_inst30|col_r[7]~5 .register_cascade_mode = "off";
defparam \b2v_inst30|col_r[7]~5 .sum_lutc_input = "datac";
defparam \b2v_inst30|col_r[7]~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y7_N0
maxii_lcell \b2v_inst30|col_r[1]~10 (
// Equation(s):
// \b2v_inst30|col_r[1]~10_combout  = ((\b2v_inst14|WideOr2~combout  & ((\b2v_inst14|WideOr4~combout ))) # (!\b2v_inst14|WideOr2~combout  & (!\b2v_inst14|WideOr3~combout  & !\b2v_inst14|WideOr4~combout ))) # (!\b2v_inst14|WideOr5~combout )

	.clk(gnd),
	.dataa(\b2v_inst14|WideOr2~combout ),
	.datab(\b2v_inst14|WideOr3~combout ),
	.datac(\b2v_inst14|WideOr5~combout ),
	.datad(\b2v_inst14|WideOr4~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst30|col_r[1]~10_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst30|col_r[1]~10 .lut_mask = "af1f";
defparam \b2v_inst30|col_r[1]~10 .operation_mode = "normal";
defparam \b2v_inst30|col_r[1]~10 .output_mode = "comb_only";
defparam \b2v_inst30|col_r[1]~10 .register_cascade_mode = "off";
defparam \b2v_inst30|col_r[1]~10 .sum_lutc_input = "datac";
defparam \b2v_inst30|col_r[1]~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y7_N4
maxii_lcell \b2v_inst30|always5~1 (
// Equation(s):
// \b2v_inst30|always5~1_combout  = ((\b2v_inst14|WideOr3~combout  & (!\b2v_inst14|WideOr5~combout  & !\b2v_inst14|WideOr4~combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst14|WideOr3~combout ),
	.datac(\b2v_inst14|WideOr5~combout ),
	.datad(\b2v_inst14|WideOr4~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst30|always5~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst30|always5~1 .lut_mask = "000c";
defparam \b2v_inst30|always5~1 .operation_mode = "normal";
defparam \b2v_inst30|always5~1 .output_mode = "comb_only";
defparam \b2v_inst30|always5~1 .register_cascade_mode = "off";
defparam \b2v_inst30|always5~1 .sum_lutc_input = "datac";
defparam \b2v_inst30|always5~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y7_N5
maxii_lcell \b2v_inst30|always5~3 (
// Equation(s):
// \b2v_inst30|always5~3_combout  = (!\b2v_inst14|WideOr5~combout  & (((!\b2v_inst14|WideOr3~combout  & \b2v_inst14|WideOr4~combout ))))

	.clk(gnd),
	.dataa(\b2v_inst14|WideOr5~combout ),
	.datab(vcc),
	.datac(\b2v_inst14|WideOr3~combout ),
	.datad(\b2v_inst14|WideOr4~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst30|always5~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst30|always5~3 .lut_mask = "0500";
defparam \b2v_inst30|always5~3 .operation_mode = "normal";
defparam \b2v_inst30|always5~3 .output_mode = "comb_only";
defparam \b2v_inst30|always5~3 .register_cascade_mode = "off";
defparam \b2v_inst30|always5~3 .sum_lutc_input = "datac";
defparam \b2v_inst30|always5~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y7_N3
maxii_lcell \b2v_inst30|col_r[7]~6 (
// Equation(s):
// \b2v_inst30|col_r[7]~6_combout  = (\b2v_inst30|col_r[7]~5_combout ) # (((\b2v_inst30|always5~1_combout ) # (\b2v_inst30|always5~3_combout )) # (!\b2v_inst30|col_r[1]~10_combout ))

	.clk(gnd),
	.dataa(\b2v_inst30|col_r[7]~5_combout ),
	.datab(\b2v_inst30|col_r[1]~10_combout ),
	.datac(\b2v_inst30|always5~1_combout ),
	.datad(\b2v_inst30|always5~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst30|col_r[7]~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst30|col_r[7]~6 .lut_mask = "fffb";
defparam \b2v_inst30|col_r[7]~6 .operation_mode = "normal";
defparam \b2v_inst30|col_r[7]~6 .output_mode = "comb_only";
defparam \b2v_inst30|col_r[7]~6 .register_cascade_mode = "off";
defparam \b2v_inst30|col_r[7]~6 .sum_lutc_input = "datac";
defparam \b2v_inst30|col_r[7]~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y8_N6
maxii_lcell \b2v_inst30|sel8[2] (
// Equation(s):
// \b2v_inst30|sel8 [2] = DFFEAS(\b2v_inst30|sel8 [2] $ (((\b2v_inst31|buz0~regout  & (\b2v_inst34|P0.sel4 [0])))), GLOBAL(\clock~combout ), VCC, , , , , , )

	.clk(\clock~combout ),
	.dataa(\b2v_inst31|buz0~regout ),
	.datab(\b2v_inst34|P0.sel4 [0]),
	.datac(\b2v_inst30|sel8 [2]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst30|sel8 [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst30|sel8[2] .lut_mask = "7878";
defparam \b2v_inst30|sel8[2] .operation_mode = "normal";
defparam \b2v_inst30|sel8[2] .output_mode = "reg_only";
defparam \b2v_inst30|sel8[2] .register_cascade_mode = "off";
defparam \b2v_inst30|sel8[2] .sum_lutc_input = "datac";
defparam \b2v_inst30|sel8[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y7_N9
maxii_lcell \b2v_inst30|col_r~4 (
// Equation(s):
// \b2v_inst30|col_r~4_combout  = ((\b2v_inst30|sel8 [2] & ((\b2v_inst31|buz0~regout ) # (\b2v_inst34|P0.sel4 [0]))) # (!\b2v_inst30|sel8 [2] & ((!\b2v_inst34|P0.sel4 [0]) # (!\b2v_inst31|buz0~regout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst30|sel8 [2]),
	.datac(\b2v_inst31|buz0~regout ),
	.datad(\b2v_inst34|P0.sel4 [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst30|col_r~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst30|col_r~4 .lut_mask = "cff3";
defparam \b2v_inst30|col_r~4 .operation_mode = "normal";
defparam \b2v_inst30|col_r~4 .output_mode = "comb_only";
defparam \b2v_inst30|col_r~4 .register_cascade_mode = "off";
defparam \b2v_inst30|col_r~4 .sum_lutc_input = "datac";
defparam \b2v_inst30|col_r~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y7_N7
maxii_lcell \b2v_inst30|always5~0 (
// Equation(s):
// \b2v_inst30|always5~0_combout  = (\b2v_inst14|WideOr5~combout  & ((\b2v_inst14|WideOr4~combout  & ((!\b2v_inst14|WideOr2~combout ))) # (!\b2v_inst14|WideOr4~combout  & (!\b2v_inst14|WideOr3~combout  & \b2v_inst14|WideOr2~combout ))))

	.clk(gnd),
	.dataa(\b2v_inst14|WideOr3~combout ),
	.datab(\b2v_inst14|WideOr5~combout ),
	.datac(\b2v_inst14|WideOr4~combout ),
	.datad(\b2v_inst14|WideOr2~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst30|always5~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst30|always5~0 .lut_mask = "04c0";
defparam \b2v_inst30|always5~0 .operation_mode = "normal";
defparam \b2v_inst30|always5~0 .output_mode = "comb_only";
defparam \b2v_inst30|always5~0 .register_cascade_mode = "off";
defparam \b2v_inst30|always5~0 .sum_lutc_input = "datac";
defparam \b2v_inst30|always5~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y7_N5
maxii_lcell \b2v_inst30|always5~2 (
// Equation(s):
// \b2v_inst30|always5~2_combout  = (\b2v_inst14|WideOr3~combout  & (((!\b2v_inst14|WideOr4~combout  & \b2v_inst14|WideOr5~combout ))))

	.clk(gnd),
	.dataa(\b2v_inst14|WideOr3~combout ),
	.datab(vcc),
	.datac(\b2v_inst14|WideOr4~combout ),
	.datad(\b2v_inst14|WideOr5~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst30|always5~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst30|always5~2 .lut_mask = "0a00";
defparam \b2v_inst30|always5~2 .operation_mode = "normal";
defparam \b2v_inst30|always5~2 .output_mode = "comb_only";
defparam \b2v_inst30|always5~2 .register_cascade_mode = "off";
defparam \b2v_inst30|always5~2 .sum_lutc_input = "datac";
defparam \b2v_inst30|always5~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y10_N1
maxii_lcell \b2v_inst29|tmp[0] (
// Equation(s):
// \b2v_inst29|tmp [0] = DFFEAS(((!\b2v_inst29|tmp [0])), GLOBAL(\clock~combout ), VCC, , , , , \b2v_inst29|Equal0~1_combout , )
// \b2v_inst29|tmp[0]~7  = CARRY(((\b2v_inst29|tmp [0])))
// \b2v_inst29|tmp[0]~7COUT1_13  = CARRY(((\b2v_inst29|tmp [0])))

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(\b2v_inst29|tmp [0]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\b2v_inst29|Equal0~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst29|tmp [0]),
	.cout(),
	.cout0(\b2v_inst29|tmp[0]~7 ),
	.cout1(\b2v_inst29|tmp[0]~7COUT1_13 ));
// synopsys translate_off
defparam \b2v_inst29|tmp[0] .lut_mask = "33cc";
defparam \b2v_inst29|tmp[0] .operation_mode = "arithmetic";
defparam \b2v_inst29|tmp[0] .output_mode = "reg_only";
defparam \b2v_inst29|tmp[0] .register_cascade_mode = "off";
defparam \b2v_inst29|tmp[0] .sum_lutc_input = "datac";
defparam \b2v_inst29|tmp[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y10_N2
maxii_lcell \b2v_inst29|tmp[1] (
// Equation(s):
// \b2v_inst29|tmp [1] = DFFEAS((\b2v_inst29|tmp [1] $ ((\b2v_inst29|tmp[0]~7 ))), GLOBAL(\clock~combout ), VCC, , , , , \b2v_inst29|Equal0~1_combout , )
// \b2v_inst29|tmp[1]~1  = CARRY(((!\b2v_inst29|tmp[0]~7 ) # (!\b2v_inst29|tmp [1])))
// \b2v_inst29|tmp[1]~1COUT1_14  = CARRY(((!\b2v_inst29|tmp[0]~7COUT1_13 ) # (!\b2v_inst29|tmp [1])))

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(\b2v_inst29|tmp [1]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\b2v_inst29|Equal0~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\b2v_inst29|tmp[0]~7 ),
	.cin1(\b2v_inst29|tmp[0]~7COUT1_13 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst29|tmp [1]),
	.cout(),
	.cout0(\b2v_inst29|tmp[1]~1 ),
	.cout1(\b2v_inst29|tmp[1]~1COUT1_14 ));
// synopsys translate_off
defparam \b2v_inst29|tmp[1] .cin0_used = "true";
defparam \b2v_inst29|tmp[1] .cin1_used = "true";
defparam \b2v_inst29|tmp[1] .lut_mask = "3c3f";
defparam \b2v_inst29|tmp[1] .operation_mode = "arithmetic";
defparam \b2v_inst29|tmp[1] .output_mode = "reg_only";
defparam \b2v_inst29|tmp[1] .register_cascade_mode = "off";
defparam \b2v_inst29|tmp[1] .sum_lutc_input = "cin";
defparam \b2v_inst29|tmp[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y10_N3
maxii_lcell \b2v_inst29|tmp[2] (
// Equation(s):
// \b2v_inst29|tmp [2] = DFFEAS(\b2v_inst29|tmp [2] $ ((((!\b2v_inst29|tmp[1]~1 )))), GLOBAL(\clock~combout ), VCC, , , , , \b2v_inst29|Equal0~1_combout , )
// \b2v_inst29|tmp[2]~3  = CARRY((\b2v_inst29|tmp [2] & ((!\b2v_inst29|tmp[1]~1 ))))
// \b2v_inst29|tmp[2]~3COUT1_15  = CARRY((\b2v_inst29|tmp [2] & ((!\b2v_inst29|tmp[1]~1COUT1_14 ))))

	.clk(\clock~combout ),
	.dataa(\b2v_inst29|tmp [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\b2v_inst29|Equal0~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\b2v_inst29|tmp[1]~1 ),
	.cin1(\b2v_inst29|tmp[1]~1COUT1_14 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst29|tmp [2]),
	.cout(),
	.cout0(\b2v_inst29|tmp[2]~3 ),
	.cout1(\b2v_inst29|tmp[2]~3COUT1_15 ));
// synopsys translate_off
defparam \b2v_inst29|tmp[2] .cin0_used = "true";
defparam \b2v_inst29|tmp[2] .cin1_used = "true";
defparam \b2v_inst29|tmp[2] .lut_mask = "a50a";
defparam \b2v_inst29|tmp[2] .operation_mode = "arithmetic";
defparam \b2v_inst29|tmp[2] .output_mode = "reg_only";
defparam \b2v_inst29|tmp[2] .register_cascade_mode = "off";
defparam \b2v_inst29|tmp[2] .sum_lutc_input = "cin";
defparam \b2v_inst29|tmp[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y10_N4
maxii_lcell \b2v_inst29|tmp[3] (
// Equation(s):
// \b2v_inst29|tmp [3] = DFFEAS(\b2v_inst29|tmp [3] $ ((((\b2v_inst29|tmp[2]~3 )))), GLOBAL(\clock~combout ), VCC, , , , , \b2v_inst29|Equal0~1_combout , )
// \b2v_inst29|tmp[3]~5  = CARRY(((!\b2v_inst29|tmp[2]~3COUT1_15 )) # (!\b2v_inst29|tmp [3]))

	.clk(\clock~combout ),
	.dataa(\b2v_inst29|tmp [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\b2v_inst29|Equal0~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\b2v_inst29|tmp[2]~3 ),
	.cin1(\b2v_inst29|tmp[2]~3COUT1_15 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst29|tmp [3]),
	.cout(\b2v_inst29|tmp[3]~5 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst29|tmp[3] .cin0_used = "true";
defparam \b2v_inst29|tmp[3] .cin1_used = "true";
defparam \b2v_inst29|tmp[3] .lut_mask = "5a5f";
defparam \b2v_inst29|tmp[3] .operation_mode = "arithmetic";
defparam \b2v_inst29|tmp[3] .output_mode = "reg_only";
defparam \b2v_inst29|tmp[3] .register_cascade_mode = "off";
defparam \b2v_inst29|tmp[3] .sum_lutc_input = "cin";
defparam \b2v_inst29|tmp[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y10_N5
maxii_lcell \b2v_inst29|tmp[4] (
// Equation(s):
// \b2v_inst29|tmp [4] = DFFEAS(\b2v_inst29|tmp [4] $ ((((!\b2v_inst29|tmp[3]~5 )))), GLOBAL(\clock~combout ), VCC, , , , , \b2v_inst29|Equal0~1_combout , )
// \b2v_inst29|tmp[4]~9  = CARRY((\b2v_inst29|tmp [4] & ((!\b2v_inst29|tmp[3]~5 ))))
// \b2v_inst29|tmp[4]~9COUT1_16  = CARRY((\b2v_inst29|tmp [4] & ((!\b2v_inst29|tmp[3]~5 ))))

	.clk(\clock~combout ),
	.dataa(\b2v_inst29|tmp [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\b2v_inst29|Equal0~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\b2v_inst29|tmp[3]~5 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst29|tmp [4]),
	.cout(),
	.cout0(\b2v_inst29|tmp[4]~9 ),
	.cout1(\b2v_inst29|tmp[4]~9COUT1_16 ));
// synopsys translate_off
defparam \b2v_inst29|tmp[4] .cin_used = "true";
defparam \b2v_inst29|tmp[4] .lut_mask = "a50a";
defparam \b2v_inst29|tmp[4] .operation_mode = "arithmetic";
defparam \b2v_inst29|tmp[4] .output_mode = "reg_only";
defparam \b2v_inst29|tmp[4] .register_cascade_mode = "off";
defparam \b2v_inst29|tmp[4] .sum_lutc_input = "cin";
defparam \b2v_inst29|tmp[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y10_N6
maxii_lcell \b2v_inst29|tmp[5] (
// Equation(s):
// \b2v_inst29|tmp [5] = DFFEAS(\b2v_inst29|tmp [5] $ (((((!\b2v_inst29|tmp[3]~5  & \b2v_inst29|tmp[4]~9 ) # (\b2v_inst29|tmp[3]~5  & \b2v_inst29|tmp[4]~9COUT1_16 ))))), GLOBAL(\clock~combout ), VCC, , , , , \b2v_inst29|Equal0~1_combout , )

	.clk(\clock~combout ),
	.dataa(\b2v_inst29|tmp [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\b2v_inst29|Equal0~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\b2v_inst29|tmp[3]~5 ),
	.cin0(\b2v_inst29|tmp[4]~9 ),
	.cin1(\b2v_inst29|tmp[4]~9COUT1_16 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst29|tmp [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst29|tmp[5] .cin0_used = "true";
defparam \b2v_inst29|tmp[5] .cin1_used = "true";
defparam \b2v_inst29|tmp[5] .cin_used = "true";
defparam \b2v_inst29|tmp[5] .lut_mask = "5a5a";
defparam \b2v_inst29|tmp[5] .operation_mode = "normal";
defparam \b2v_inst29|tmp[5] .output_mode = "reg_only";
defparam \b2v_inst29|tmp[5] .register_cascade_mode = "off";
defparam \b2v_inst29|tmp[5] .sum_lutc_input = "cin";
defparam \b2v_inst29|tmp[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y10_N8
maxii_lcell \b2v_inst29|Equal0~0 (
// Equation(s):
// \b2v_inst29|Equal0~0_combout  = (\b2v_inst29|tmp [2] & (!\b2v_inst29|tmp [0] & (\b2v_inst29|tmp [3] & \b2v_inst29|tmp [1])))

	.clk(gnd),
	.dataa(\b2v_inst29|tmp [2]),
	.datab(\b2v_inst29|tmp [0]),
	.datac(\b2v_inst29|tmp [3]),
	.datad(\b2v_inst29|tmp [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst29|Equal0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst29|Equal0~0 .lut_mask = "2000";
defparam \b2v_inst29|Equal0~0 .operation_mode = "normal";
defparam \b2v_inst29|Equal0~0 .output_mode = "comb_only";
defparam \b2v_inst29|Equal0~0 .register_cascade_mode = "off";
defparam \b2v_inst29|Equal0~0 .sum_lutc_input = "datac";
defparam \b2v_inst29|Equal0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y10_N7
maxii_lcell \b2v_inst29|Equal0~1 (
// Equation(s):
// \b2v_inst29|Equal0~1_combout  = (\b2v_inst29|tmp [4] & (((\b2v_inst29|tmp [5] & \b2v_inst29|Equal0~0_combout ))))

	.clk(gnd),
	.dataa(\b2v_inst29|tmp [4]),
	.datab(vcc),
	.datac(\b2v_inst29|tmp [5]),
	.datad(\b2v_inst29|Equal0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst29|Equal0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst29|Equal0~1 .lut_mask = "a000";
defparam \b2v_inst29|Equal0~1 .operation_mode = "normal";
defparam \b2v_inst29|Equal0~1 .output_mode = "comb_only";
defparam \b2v_inst29|Equal0~1 .register_cascade_mode = "off";
defparam \b2v_inst29|Equal0~1 .sum_lutc_input = "datac";
defparam \b2v_inst29|Equal0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y10_N0
maxii_lcell \b2v_inst29|clktmp (
// Equation(s):
// \b2v_inst29|clktmp~regout  = DFFEAS(\b2v_inst29|clktmp~regout  $ (((\b2v_inst29|tmp [4] & (\b2v_inst29|tmp [5] & \b2v_inst29|Equal0~0_combout )))), GLOBAL(\clock~combout ), VCC, , , , , , )

	.clk(\clock~combout ),
	.dataa(\b2v_inst29|tmp [4]),
	.datab(\b2v_inst29|clktmp~regout ),
	.datac(\b2v_inst29|tmp [5]),
	.datad(\b2v_inst29|Equal0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst29|clktmp~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst29|clktmp .lut_mask = "6ccc";
defparam \b2v_inst29|clktmp .operation_mode = "normal";
defparam \b2v_inst29|clktmp .output_mode = "reg_only";
defparam \b2v_inst29|clktmp .register_cascade_mode = "off";
defparam \b2v_inst29|clktmp .sum_lutc_input = "datac";
defparam \b2v_inst29|clktmp .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y7_N5
maxii_lcell \b2v_inst30|sel2_8[0] (
// Equation(s):
// \b2v_inst30|sel2_8 [0] = DFFEAS((((!\b2v_inst30|sel2_8 [0]))), \b2v_inst29|clktmp~regout , VCC, , , , , , )

	.clk(\b2v_inst29|clktmp~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\b2v_inst30|sel2_8 [0]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst30|sel2_8 [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst30|sel2_8[0] .lut_mask = "0f0f";
defparam \b2v_inst30|sel2_8[0] .operation_mode = "normal";
defparam \b2v_inst30|sel2_8[0] .output_mode = "reg_only";
defparam \b2v_inst30|sel2_8[0] .register_cascade_mode = "off";
defparam \b2v_inst30|sel2_8[0] .sum_lutc_input = "datac";
defparam \b2v_inst30|sel2_8[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y7_N2
maxii_lcell \b2v_inst30|col_g[4]~0 (
// Equation(s):
// \b2v_inst30|col_g[4]~0_combout  = (\b2v_inst30|always5~2_combout  & (((!\b2v_inst31|count [0])))) # (!\b2v_inst30|always5~2_combout  & (((!\b2v_inst34|Equal3~0_combout )) # (!\b2v_inst30|sel2_8 [0])))

	.clk(gnd),
	.dataa(\b2v_inst30|always5~2_combout ),
	.datab(\b2v_inst30|sel2_8 [0]),
	.datac(\b2v_inst31|count [0]),
	.datad(\b2v_inst34|Equal3~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst30|col_g[4]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst30|col_g[4]~0 .lut_mask = "1b5f";
defparam \b2v_inst30|col_g[4]~0 .operation_mode = "normal";
defparam \b2v_inst30|col_g[4]~0 .output_mode = "comb_only";
defparam \b2v_inst30|col_g[4]~0 .register_cascade_mode = "off";
defparam \b2v_inst30|col_g[4]~0 .sum_lutc_input = "datac";
defparam \b2v_inst30|col_g[4]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y7_N3
maxii_lcell \b2v_inst30|col_g[4]~1 (
// Equation(s):
// \b2v_inst30|col_g[4]~1_combout  = (!\b2v_inst30|col_r~4_combout  & ((\b2v_inst30|always5~1_combout ) # ((\b2v_inst30|always5~0_combout ) # (\b2v_inst30|col_g[4]~0_combout ))))

	.clk(gnd),
	.dataa(\b2v_inst30|col_r~4_combout ),
	.datab(\b2v_inst30|always5~1_combout ),
	.datac(\b2v_inst30|always5~0_combout ),
	.datad(\b2v_inst30|col_g[4]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst30|col_g[4]~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst30|col_g[4]~1 .lut_mask = "5554";
defparam \b2v_inst30|col_g[4]~1 .operation_mode = "normal";
defparam \b2v_inst30|col_g[4]~1 .output_mode = "comb_only";
defparam \b2v_inst30|col_g[4]~1 .register_cascade_mode = "off";
defparam \b2v_inst30|col_g[4]~1 .sum_lutc_input = "datac";
defparam \b2v_inst30|col_g[4]~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y7_N4
maxii_lcell \b2v_inst30|col_g[3] (
// Equation(s):
// \b2v_inst30|col_g [3] = (!\b2v_inst34|Equal3~3_combout  & ((\b2v_inst30|col_r[7]~6_combout  & ((\b2v_inst30|col_g[4]~1_combout ))) # (!\b2v_inst30|col_r[7]~6_combout  & (\b2v_inst30|col_g [3]))))

	.clk(gnd),
	.dataa(\b2v_inst34|Equal3~3_combout ),
	.datab(\b2v_inst30|col_r[7]~6_combout ),
	.datac(\b2v_inst30|col_g [3]),
	.datad(\b2v_inst30|col_g[4]~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst30|col_g [3]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst30|col_g[3] .lut_mask = "5410";
defparam \b2v_inst30|col_g[3] .operation_mode = "normal";
defparam \b2v_inst30|col_g[3] .output_mode = "comb_only";
defparam \b2v_inst30|col_g[3] .register_cascade_mode = "off";
defparam \b2v_inst30|col_g[3] .sum_lutc_input = "datac";
defparam \b2v_inst30|col_g[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y7_N6
maxii_lcell \b2v_inst30|col_r[7]~11 (
// Equation(s):
// \b2v_inst30|col_r[7]~11_combout  = (\b2v_inst14|WideOr4~combout  & ((\b2v_inst14|WideOr2~combout ) # ((!\b2v_inst14|WideOr5~combout )))) # (!\b2v_inst14|WideOr4~combout  & (!\b2v_inst14|WideOr3~combout  & ((!\b2v_inst14|WideOr5~combout ) # 
// (!\b2v_inst14|WideOr2~combout ))))

	.clk(gnd),
	.dataa(\b2v_inst14|WideOr2~combout ),
	.datab(\b2v_inst14|WideOr4~combout ),
	.datac(\b2v_inst14|WideOr5~combout ),
	.datad(\b2v_inst14|WideOr3~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst30|col_r[7]~11_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst30|col_r[7]~11 .lut_mask = "8c9f";
defparam \b2v_inst30|col_r[7]~11 .operation_mode = "normal";
defparam \b2v_inst30|col_r[7]~11 .output_mode = "comb_only";
defparam \b2v_inst30|col_r[7]~11 .register_cascade_mode = "off";
defparam \b2v_inst30|col_r[7]~11 .sum_lutc_input = "datac";
defparam \b2v_inst30|col_r[7]~11 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y7_N0
maxii_lcell \b2v_inst30|col_g[7]~3 (
// Equation(s):
// \b2v_inst30|col_g[7]~3_combout  = ((!\b2v_inst14|WideOr2~combout  & (!\b2v_inst14|WideOr4~combout  & !\b2v_inst14|WideOr3~combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst14|WideOr2~combout ),
	.datac(\b2v_inst14|WideOr4~combout ),
	.datad(\b2v_inst14|WideOr3~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst30|col_g[7]~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst30|col_g[7]~3 .lut_mask = "0003";
defparam \b2v_inst30|col_g[7]~3 .operation_mode = "normal";
defparam \b2v_inst30|col_g[7]~3 .output_mode = "comb_only";
defparam \b2v_inst30|col_g[7]~3 .register_cascade_mode = "off";
defparam \b2v_inst30|col_g[7]~3 .sum_lutc_input = "datac";
defparam \b2v_inst30|col_g[7]~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y7_N1
maxii_lcell \b2v_inst30|col_g[7]~2 (
// Equation(s):
// \b2v_inst30|col_g[7]~2_combout  = (\b2v_inst30|always5~3_combout  & (((!\b2v_inst31|count [0])))) # (!\b2v_inst30|always5~3_combout  & (!\b2v_inst30|sel2_8 [0]))

	.clk(gnd),
	.dataa(\b2v_inst30|sel2_8 [0]),
	.datab(\b2v_inst31|count [0]),
	.datac(\b2v_inst30|always5~3_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst30|col_g[7]~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst30|col_g[7]~2 .lut_mask = "3535";
defparam \b2v_inst30|col_g[7]~2 .operation_mode = "normal";
defparam \b2v_inst30|col_g[7]~2 .output_mode = "comb_only";
defparam \b2v_inst30|col_g[7]~2 .register_cascade_mode = "off";
defparam \b2v_inst30|col_g[7]~2 .sum_lutc_input = "datac";
defparam \b2v_inst30|col_g[7]~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y7_N7
maxii_lcell \b2v_inst30|col_g[7]~4 (
// Equation(s):
// \b2v_inst30|col_g[7]~4_combout  = (!\b2v_inst30|col_r~4_combout  & (((\b2v_inst30|col_g[7]~3_combout ) # (\b2v_inst30|col_g[7]~2_combout )) # (!\b2v_inst30|col_r[7]~11_combout )))

	.clk(gnd),
	.dataa(\b2v_inst30|col_r[7]~11_combout ),
	.datab(\b2v_inst30|col_r~4_combout ),
	.datac(\b2v_inst30|col_g[7]~3_combout ),
	.datad(\b2v_inst30|col_g[7]~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst30|col_g[7]~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst30|col_g[7]~4 .lut_mask = "3331";
defparam \b2v_inst30|col_g[7]~4 .operation_mode = "normal";
defparam \b2v_inst30|col_g[7]~4 .output_mode = "comb_only";
defparam \b2v_inst30|col_g[7]~4 .register_cascade_mode = "off";
defparam \b2v_inst30|col_g[7]~4 .sum_lutc_input = "datac";
defparam \b2v_inst30|col_g[7]~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y7_N8
maxii_lcell \b2v_inst30|col_g[6] (
// Equation(s):
// \b2v_inst30|col_g [6] = (!\b2v_inst34|Equal3~3_combout  & ((\b2v_inst30|col_r[7]~6_combout  & ((\b2v_inst30|col_g[7]~4_combout ))) # (!\b2v_inst30|col_r[7]~6_combout  & (\b2v_inst30|col_g [6]))))

	.clk(gnd),
	.dataa(\b2v_inst30|col_g [6]),
	.datab(\b2v_inst30|col_r[7]~6_combout ),
	.datac(\b2v_inst34|Equal3~3_combout ),
	.datad(\b2v_inst30|col_g[7]~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst30|col_g [6]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst30|col_g[6] .lut_mask = "0e02";
defparam \b2v_inst30|col_g[6] .operation_mode = "normal";
defparam \b2v_inst30|col_g[6] .output_mode = "comb_only";
defparam \b2v_inst30|col_g[6] .register_cascade_mode = "off";
defparam \b2v_inst30|col_g[6] .sum_lutc_input = "datac";
defparam \b2v_inst30|col_g[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y7_N7
maxii_lcell \b2v_inst30|col_r[1]~7 (
// Equation(s):
// \b2v_inst30|col_r[1]~7_combout  = (\b2v_inst30|always5~1_combout  & (\b2v_inst31|count [0] & ((\b2v_inst30|sel2_8 [0]) # (!\b2v_inst34|Equal3~1_combout )))) # (!\b2v_inst30|always5~1_combout  & (\b2v_inst30|sel2_8 [0] & (\b2v_inst34|Equal3~1_combout )))

	.clk(gnd),
	.dataa(\b2v_inst30|sel2_8 [0]),
	.datab(\b2v_inst30|always5~1_combout ),
	.datac(\b2v_inst34|Equal3~1_combout ),
	.datad(\b2v_inst31|count [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst30|col_r[1]~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst30|col_r[1]~7 .lut_mask = "ac20";
defparam \b2v_inst30|col_r[1]~7 .operation_mode = "normal";
defparam \b2v_inst30|col_r[1]~7 .output_mode = "comb_only";
defparam \b2v_inst30|col_r[1]~7 .register_cascade_mode = "off";
defparam \b2v_inst30|col_r[1]~7 .sum_lutc_input = "datac";
defparam \b2v_inst30|col_r[1]~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y7_N8
maxii_lcell \b2v_inst30|col_r[1]~8 (
// Equation(s):
// \b2v_inst30|col_r[1]~8_combout  = (!\b2v_inst30|col_r~4_combout  & ((\b2v_inst30|always5~3_combout ) # ((!\b2v_inst30|col_r[1]~7_combout ) # (!\b2v_inst30|col_r[1]~10_combout ))))

	.clk(gnd),
	.dataa(\b2v_inst30|always5~3_combout ),
	.datab(\b2v_inst30|col_r[1]~10_combout ),
	.datac(\b2v_inst30|col_r~4_combout ),
	.datad(\b2v_inst30|col_r[1]~7_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst30|col_r[1]~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst30|col_r[1]~8 .lut_mask = "0b0f";
defparam \b2v_inst30|col_r[1]~8 .operation_mode = "normal";
defparam \b2v_inst30|col_r[1]~8 .output_mode = "comb_only";
defparam \b2v_inst30|col_r[1]~8 .register_cascade_mode = "off";
defparam \b2v_inst30|col_r[1]~8 .sum_lutc_input = "datac";
defparam \b2v_inst30|col_r[1]~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y7_N9
maxii_lcell \b2v_inst30|col_r[0] (
// Equation(s):
// \b2v_inst30|col_r [0] = (!\b2v_inst34|Equal3~3_combout  & ((\b2v_inst30|col_r[7]~6_combout  & ((\b2v_inst30|col_r[1]~8_combout ))) # (!\b2v_inst30|col_r[7]~6_combout  & (\b2v_inst30|col_r [0]))))

	.clk(gnd),
	.dataa(\b2v_inst30|col_r[7]~6_combout ),
	.datab(\b2v_inst30|col_r [0]),
	.datac(\b2v_inst34|Equal3~3_combout ),
	.datad(\b2v_inst30|col_r[1]~8_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst30|col_r [0]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst30|col_r[0] .lut_mask = "0e04";
defparam \b2v_inst30|col_r[0] .operation_mode = "normal";
defparam \b2v_inst30|col_r[0] .output_mode = "comb_only";
defparam \b2v_inst30|col_r[0] .register_cascade_mode = "off";
defparam \b2v_inst30|col_r[0] .sum_lutc_input = "datac";
defparam \b2v_inst30|col_r[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y10_N6
maxii_lcell \b2v_inst42|WideOr3~0 (
// Equation(s):
// \b2v_inst42|WideOr3~0_combout  = (\b2v_inst14|gs2 [1] & (\b2v_inst14|gs2 [0] & ((\b2v_inst14|gs2 [3])))) # (!\b2v_inst14|gs2 [1] & (\b2v_inst14|gs2 [5] & (\b2v_inst14|gs2 [0] $ (!\b2v_inst14|gs2 [3]))))

	.clk(gnd),
	.dataa(\b2v_inst14|gs2 [0]),
	.datab(\b2v_inst14|gs2 [5]),
	.datac(\b2v_inst14|gs2 [1]),
	.datad(\b2v_inst14|gs2 [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst42|WideOr3~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst42|WideOr3~0 .lut_mask = "a804";
defparam \b2v_inst42|WideOr3~0 .operation_mode = "normal";
defparam \b2v_inst42|WideOr3~0 .output_mode = "comb_only";
defparam \b2v_inst42|WideOr3~0 .register_cascade_mode = "off";
defparam \b2v_inst42|WideOr3~0 .sum_lutc_input = "datac";
defparam \b2v_inst42|WideOr3~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y10_N7
maxii_lcell \b2v_inst42|WideOr3~1 (
// Equation(s):
// \b2v_inst42|WideOr3~1_combout  = ((!\b2v_inst14|gs2 [2] & (\b2v_inst42|WideOr3~0_combout  & \b2v_inst14|gs2 [4])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst14|gs2 [2]),
	.datac(\b2v_inst42|WideOr3~0_combout ),
	.datad(\b2v_inst14|gs2 [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst42|WideOr3~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst42|WideOr3~1 .lut_mask = "3000";
defparam \b2v_inst42|WideOr3~1 .operation_mode = "normal";
defparam \b2v_inst42|WideOr3~1 .output_mode = "comb_only";
defparam \b2v_inst42|WideOr3~1 .register_cascade_mode = "off";
defparam \b2v_inst42|WideOr3~1 .sum_lutc_input = "datac";
defparam \b2v_inst42|WideOr3~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y2_N9
maxii_lcell \b2v_inst35|lcd_data[3]~10 (
// Equation(s):
// \b2v_inst35|lcd_data[3]~10_combout  = (!\b2v_inst35|Equal0~1_combout  & (((\b2v_inst35|Add0~2  & \b2v_inst35|Add0~3 ))))

	.clk(gnd),
	.dataa(\b2v_inst35|Equal0~1_combout ),
	.datab(vcc),
	.datac(\b2v_inst35|Add0~2 ),
	.datad(\b2v_inst35|Add0~3 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst35|lcd_data[3]~10_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst35|lcd_data[3]~10 .lut_mask = "5000";
defparam \b2v_inst35|lcd_data[3]~10 .operation_mode = "normal";
defparam \b2v_inst35|lcd_data[3]~10 .output_mode = "comb_only";
defparam \b2v_inst35|lcd_data[3]~10 .register_cascade_mode = "off";
defparam \b2v_inst35|lcd_data[3]~10 .sum_lutc_input = "datac";
defparam \b2v_inst35|lcd_data[3]~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y10_N6
maxii_lcell \b2v_inst47|WideOr3~0 (
// Equation(s):
// \b2v_inst47|WideOr3~0_combout  = (\b2v_inst14|yb2 [1] & (((\b2v_inst14|yb2 [3])))) # (!\b2v_inst14|yb2 [1] & (((\b2v_inst14|yb2 [5]))))

	.clk(gnd),
	.dataa(\b2v_inst14|yb2 [1]),
	.datab(vcc),
	.datac(\b2v_inst14|yb2 [3]),
	.datad(\b2v_inst14|yb2 [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst47|WideOr3~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst47|WideOr3~0 .lut_mask = "f5a0";
defparam \b2v_inst47|WideOr3~0 .operation_mode = "normal";
defparam \b2v_inst47|WideOr3~0 .output_mode = "comb_only";
defparam \b2v_inst47|WideOr3~0 .register_cascade_mode = "off";
defparam \b2v_inst47|WideOr3~0 .sum_lutc_input = "datac";
defparam \b2v_inst47|WideOr3~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y10_N2
maxii_lcell \b2v_inst47|WideOr3~1 (
// Equation(s):
// \b2v_inst47|WideOr3~1_combout  = (\b2v_inst47|WideOr3~0_combout  & ((\b2v_inst14|yb2 [0] & (\b2v_inst14|yb2 [6] & \b2v_inst14|yb2 [3])) # (!\b2v_inst14|yb2 [0] & ((!\b2v_inst14|yb2 [3])))))

	.clk(gnd),
	.dataa(\b2v_inst14|yb2 [6]),
	.datab(\b2v_inst14|yb2 [0]),
	.datac(\b2v_inst47|WideOr3~0_combout ),
	.datad(\b2v_inst14|yb2 [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst47|WideOr3~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst47|WideOr3~1 .lut_mask = "8030";
defparam \b2v_inst47|WideOr3~1 .operation_mode = "normal";
defparam \b2v_inst47|WideOr3~1 .output_mode = "comb_only";
defparam \b2v_inst47|WideOr3~1 .register_cascade_mode = "off";
defparam \b2v_inst47|WideOr3~1 .sum_lutc_input = "datac";
defparam \b2v_inst47|WideOr3~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y10_N8
maxii_lcell \b2v_inst47|WideOr3~2 (
// Equation(s):
// \b2v_inst47|WideOr3~2_combout  = ((\b2v_inst14|yb2 [4] & (!\b2v_inst14|yb2 [2] & \b2v_inst47|WideOr3~1_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst14|yb2 [4]),
	.datac(\b2v_inst14|yb2 [2]),
	.datad(\b2v_inst47|WideOr3~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst47|WideOr3~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst47|WideOr3~2 .lut_mask = "0c00";
defparam \b2v_inst47|WideOr3~2 .operation_mode = "normal";
defparam \b2v_inst47|WideOr3~2 .output_mode = "comb_only";
defparam \b2v_inst47|WideOr3~2 .register_cascade_mode = "off";
defparam \b2v_inst47|WideOr3~2 .sum_lutc_input = "datac";
defparam \b2v_inst47|WideOr3~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y9_N0
maxii_lcell \b2v_inst43|WideOr3~0 (
// Equation(s):
// \b2v_inst43|WideOr3~0_combout  = ((\b2v_inst14|gb2 [1] & ((\b2v_inst14|gb2 [3]))) # (!\b2v_inst14|gb2 [1] & (\b2v_inst14|gb2 [5])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst14|gb2 [5]),
	.datac(\b2v_inst14|gb2 [3]),
	.datad(\b2v_inst14|gb2 [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst43|WideOr3~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst43|WideOr3~0 .lut_mask = "f0cc";
defparam \b2v_inst43|WideOr3~0 .operation_mode = "normal";
defparam \b2v_inst43|WideOr3~0 .output_mode = "comb_only";
defparam \b2v_inst43|WideOr3~0 .register_cascade_mode = "off";
defparam \b2v_inst43|WideOr3~0 .sum_lutc_input = "datac";
defparam \b2v_inst43|WideOr3~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y9_N1
maxii_lcell \b2v_inst43|WideOr3~1 (
// Equation(s):
// \b2v_inst43|WideOr3~1_combout  = (\b2v_inst43|WideOr3~0_combout  & ((\b2v_inst14|gb2 [3] & (\b2v_inst14|gb2 [0] & \b2v_inst14|gb2 [6])) # (!\b2v_inst14|gb2 [3] & (!\b2v_inst14|gb2 [0]))))

	.clk(gnd),
	.dataa(\b2v_inst14|gb2 [3]),
	.datab(\b2v_inst14|gb2 [0]),
	.datac(\b2v_inst14|gb2 [6]),
	.datad(\b2v_inst43|WideOr3~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst43|WideOr3~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst43|WideOr3~1 .lut_mask = "9100";
defparam \b2v_inst43|WideOr3~1 .operation_mode = "normal";
defparam \b2v_inst43|WideOr3~1 .output_mode = "comb_only";
defparam \b2v_inst43|WideOr3~1 .register_cascade_mode = "off";
defparam \b2v_inst43|WideOr3~1 .sum_lutc_input = "datac";
defparam \b2v_inst43|WideOr3~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y9_N6
maxii_lcell \b2v_inst43|WideOr3~2 (
// Equation(s):
// \b2v_inst43|WideOr3~2_combout  = (\b2v_inst14|gb2 [4] & (((!\b2v_inst14|gb2 [2] & \b2v_inst43|WideOr3~1_combout ))))

	.clk(gnd),
	.dataa(\b2v_inst14|gb2 [4]),
	.datab(vcc),
	.datac(\b2v_inst14|gb2 [2]),
	.datad(\b2v_inst43|WideOr3~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst43|WideOr3~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst43|WideOr3~2 .lut_mask = "0a00";
defparam \b2v_inst43|WideOr3~2 .operation_mode = "normal";
defparam \b2v_inst43|WideOr3~2 .output_mode = "comb_only";
defparam \b2v_inst43|WideOr3~2 .register_cascade_mode = "off";
defparam \b2v_inst43|WideOr3~2 .sum_lutc_input = "datac";
defparam \b2v_inst43|WideOr3~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y2_N1
maxii_lcell \b2v_inst35|lcd_data[3]~6 (
// Equation(s):
// \b2v_inst35|lcd_data[3]~6_combout  = (\b2v_inst35|cnt~2_combout  & (\b2v_inst35|Add0~6  & (\b2v_inst35|xhdl0.cnt [0] $ (!\b2v_inst35|xhdl0.cnt [1]))))

	.clk(gnd),
	.dataa(\b2v_inst35|xhdl0.cnt [0]),
	.datab(\b2v_inst35|xhdl0.cnt [1]),
	.datac(\b2v_inst35|cnt~2_combout ),
	.datad(\b2v_inst35|Add0~6 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst35|lcd_data[3]~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst35|lcd_data[3]~6 .lut_mask = "9000";
defparam \b2v_inst35|lcd_data[3]~6 .operation_mode = "normal";
defparam \b2v_inst35|lcd_data[3]~6 .output_mode = "comb_only";
defparam \b2v_inst35|lcd_data[3]~6 .register_cascade_mode = "off";
defparam \b2v_inst35|lcd_data[3]~6 .sum_lutc_input = "datac";
defparam \b2v_inst35|lcd_data[3]~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y2_N4
maxii_lcell \b2v_inst35|lcd_data[3]~7 (
// Equation(s):
// \b2v_inst35|lcd_data[3]~7_combout  = (!\b2v_inst35|Equal0~1_combout  & ((\b2v_inst35|lcd_data[3]~6_combout  & ((!\b2v_inst35|xhdl0.cnt [0]))) # (!\b2v_inst35|lcd_data[3]~6_combout  & (\b2v_inst35|Add0~6 ))))

	.clk(gnd),
	.dataa(\b2v_inst35|Equal0~1_combout ),
	.datab(\b2v_inst35|Add0~6 ),
	.datac(\b2v_inst35|xhdl0.cnt [0]),
	.datad(\b2v_inst35|lcd_data[3]~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst35|lcd_data[3]~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst35|lcd_data[3]~7 .lut_mask = "0544";
defparam \b2v_inst35|lcd_data[3]~7 .operation_mode = "normal";
defparam \b2v_inst35|lcd_data[3]~7 .output_mode = "comb_only";
defparam \b2v_inst35|lcd_data[3]~7 .register_cascade_mode = "off";
defparam \b2v_inst35|lcd_data[3]~7 .sum_lutc_input = "datac";
defparam \b2v_inst35|lcd_data[3]~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y4_N9
maxii_lcell \b2v_inst46|WideOr3~0 (
// Equation(s):
// \b2v_inst46|WideOr3~0_combout  = (\b2v_inst14|ys2 [1] & (\b2v_inst14|ys2 [0] & (\b2v_inst14|ys2 [3]))) # (!\b2v_inst14|ys2 [1] & (\b2v_inst14|ys2 [5] & (\b2v_inst14|ys2 [0] $ (!\b2v_inst14|ys2 [3]))))

	.clk(gnd),
	.dataa(\b2v_inst14|ys2 [0]),
	.datab(\b2v_inst14|ys2 [1]),
	.datac(\b2v_inst14|ys2 [3]),
	.datad(\b2v_inst14|ys2 [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst46|WideOr3~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst46|WideOr3~0 .lut_mask = "a180";
defparam \b2v_inst46|WideOr3~0 .operation_mode = "normal";
defparam \b2v_inst46|WideOr3~0 .output_mode = "comb_only";
defparam \b2v_inst46|WideOr3~0 .register_cascade_mode = "off";
defparam \b2v_inst46|WideOr3~0 .sum_lutc_input = "datac";
defparam \b2v_inst46|WideOr3~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y4_N7
maxii_lcell \b2v_inst46|WideOr3~1 (
// Equation(s):
// \b2v_inst46|WideOr3~1_combout  = ((!\b2v_inst14|ys2 [2] & (\b2v_inst14|ys2 [4] & \b2v_inst46|WideOr3~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst14|ys2 [2]),
	.datac(\b2v_inst14|ys2 [4]),
	.datad(\b2v_inst46|WideOr3~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst46|WideOr3~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst46|WideOr3~1 .lut_mask = "3000";
defparam \b2v_inst46|WideOr3~1 .operation_mode = "normal";
defparam \b2v_inst46|WideOr3~1 .output_mode = "comb_only";
defparam \b2v_inst46|WideOr3~1 .register_cascade_mode = "off";
defparam \b2v_inst46|WideOr3~1 .sum_lutc_input = "datac";
defparam \b2v_inst46|WideOr3~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y3_N8
maxii_lcell \b2v_inst35|lcd_data[3]~8 (
// Equation(s):
// \b2v_inst35|lcd_data[3]~8_combout  = (\b2v_inst35|Add0~2  & (\b2v_inst35|Add0~3  & (\b2v_inst35|Add0~4_combout  & !\b2v_inst35|Equal0~1_combout )))

	.clk(gnd),
	.dataa(\b2v_inst35|Add0~2 ),
	.datab(\b2v_inst35|Add0~3 ),
	.datac(\b2v_inst35|Add0~4_combout ),
	.datad(\b2v_inst35|Equal0~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst35|lcd_data[3]~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst35|lcd_data[3]~8 .lut_mask = "0080";
defparam \b2v_inst35|lcd_data[3]~8 .operation_mode = "normal";
defparam \b2v_inst35|lcd_data[3]~8 .output_mode = "comb_only";
defparam \b2v_inst35|lcd_data[3]~8 .register_cascade_mode = "off";
defparam \b2v_inst35|lcd_data[3]~8 .sum_lutc_input = "datac";
defparam \b2v_inst35|lcd_data[3]~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y3_N1
maxii_lcell \b2v_inst35|lcd_data[3]~9 (
// Equation(s):
// \b2v_inst35|lcd_data[3]~9_combout  = (!\b2v_inst35|Equal0~1_combout  & (\b2v_inst35|xhdl0.cnt [0] $ (((\b2v_inst35|xhdl0.cnt [1]) # (\b2v_inst35|lcd_data[3]~8_combout )))))

	.clk(gnd),
	.dataa(\b2v_inst35|Equal0~1_combout ),
	.datab(\b2v_inst35|xhdl0.cnt [1]),
	.datac(\b2v_inst35|xhdl0.cnt [0]),
	.datad(\b2v_inst35|lcd_data[3]~8_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst35|lcd_data[3]~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst35|lcd_data[3]~9 .lut_mask = "0514";
defparam \b2v_inst35|lcd_data[3]~9 .operation_mode = "normal";
defparam \b2v_inst35|lcd_data[3]~9 .output_mode = "comb_only";
defparam \b2v_inst35|lcd_data[3]~9 .register_cascade_mode = "off";
defparam \b2v_inst35|lcd_data[3]~9 .sum_lutc_input = "datac";
defparam \b2v_inst35|lcd_data[3]~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y1_N7
maxii_lcell \b2v_inst35|Mux7~5 (
// Equation(s):
// \b2v_inst35|Mux7~5_combout  = (\b2v_inst35|xhdl0.cnt [1] & (\b2v_inst35|xhdl0.cnt [2] & (\b2v_inst35|xhdl0.cnt [0] $ (!\b2v_inst35|xhdl0.cnt [3])))) # (!\b2v_inst35|xhdl0.cnt [1] & (!\b2v_inst35|xhdl0.cnt [3] & (\b2v_inst35|xhdl0.cnt [2] $ 
// (\b2v_inst35|xhdl0.cnt [0]))))

	.clk(gnd),
	.dataa(\b2v_inst35|xhdl0.cnt [1]),
	.datab(\b2v_inst35|xhdl0.cnt [2]),
	.datac(\b2v_inst35|xhdl0.cnt [0]),
	.datad(\b2v_inst35|xhdl0.cnt [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst35|Mux7~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst35|Mux7~5 .lut_mask = "801c";
defparam \b2v_inst35|Mux7~5 .operation_mode = "normal";
defparam \b2v_inst35|Mux7~5 .output_mode = "comb_only";
defparam \b2v_inst35|Mux7~5 .register_cascade_mode = "off";
defparam \b2v_inst35|Mux7~5 .sum_lutc_input = "datac";
defparam \b2v_inst35|Mux7~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y1_N1
maxii_lcell \b2v_inst35|Mux6~2 (
// Equation(s):
// \b2v_inst35|Mux6~2_combout  = (\b2v_inst35|xhdl0.cnt [0] & (\b2v_inst35|xhdl0.cnt [3] $ (((\b2v_inst35|xhdl0.cnt [1] & \b2v_inst35|xhdl0.cnt [2])))))

	.clk(gnd),
	.dataa(\b2v_inst35|xhdl0.cnt [1]),
	.datab(\b2v_inst35|xhdl0.cnt [3]),
	.datac(\b2v_inst35|xhdl0.cnt [0]),
	.datad(\b2v_inst35|xhdl0.cnt [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst35|Mux6~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst35|Mux6~2 .lut_mask = "60c0";
defparam \b2v_inst35|Mux6~2 .operation_mode = "normal";
defparam \b2v_inst35|Mux6~2 .output_mode = "comb_only";
defparam \b2v_inst35|Mux6~2 .register_cascade_mode = "off";
defparam \b2v_inst35|Mux6~2 .sum_lutc_input = "datac";
defparam \b2v_inst35|Mux6~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y1_N4
maxii_lcell \b2v_inst35|Mux7~6 (
// Equation(s):
// \b2v_inst35|Mux7~6_combout  = ((\b2v_inst35|Mux6~2_combout  & ((\b2v_inst14|rb1 [4]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst35|Mux6~2_combout ),
	.datac(vcc),
	.datad(\b2v_inst14|rb1 [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst35|Mux7~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst35|Mux7~6 .lut_mask = "cc00";
defparam \b2v_inst35|Mux7~6 .operation_mode = "normal";
defparam \b2v_inst35|Mux7~6 .output_mode = "comb_only";
defparam \b2v_inst35|Mux7~6 .register_cascade_mode = "off";
defparam \b2v_inst35|Mux7~6 .sum_lutc_input = "datac";
defparam \b2v_inst35|Mux7~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y5_N8
maxii_lcell \b2v_inst35|Mux7~7 (
// Equation(s):
// \b2v_inst35|Mux7~7_combout  = ((\b2v_inst14|rb1 [1] & (\b2v_inst14|rb1 [3])) # (!\b2v_inst14|rb1 [1] & ((\b2v_inst14|rb1 [5]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst14|rb1 [1]),
	.datac(\b2v_inst14|rb1 [3]),
	.datad(\b2v_inst14|rb1 [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst35|Mux7~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst35|Mux7~7 .lut_mask = "f3c0";
defparam \b2v_inst35|Mux7~7 .operation_mode = "normal";
defparam \b2v_inst35|Mux7~7 .output_mode = "comb_only";
defparam \b2v_inst35|Mux7~7 .register_cascade_mode = "off";
defparam \b2v_inst35|Mux7~7 .sum_lutc_input = "datac";
defparam \b2v_inst35|Mux7~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y5_N0
maxii_lcell \b2v_inst35|Mux7~8 (
// Equation(s):
// \b2v_inst35|Mux7~8_combout  = (\b2v_inst35|Mux7~7_combout  & ((\b2v_inst14|rb1 [3] & (\b2v_inst14|rb1 [6] & \b2v_inst14|rb1 [0])) # (!\b2v_inst14|rb1 [3] & ((!\b2v_inst14|rb1 [0])))))

	.clk(gnd),
	.dataa(\b2v_inst35|Mux7~7_combout ),
	.datab(\b2v_inst14|rb1 [6]),
	.datac(\b2v_inst14|rb1 [3]),
	.datad(\b2v_inst14|rb1 [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst35|Mux7~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst35|Mux7~8 .lut_mask = "800a";
defparam \b2v_inst35|Mux7~8 .operation_mode = "normal";
defparam \b2v_inst35|Mux7~8 .output_mode = "comb_only";
defparam \b2v_inst35|Mux7~8 .register_cascade_mode = "off";
defparam \b2v_inst35|Mux7~8 .sum_lutc_input = "datac";
defparam \b2v_inst35|Mux7~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y1_N0
maxii_lcell \b2v_inst35|Mux7~9 (
// Equation(s):
// \b2v_inst35|Mux7~9_combout  = (\b2v_inst35|Mux7~5_combout ) # ((!\b2v_inst14|rb1 [2] & (\b2v_inst35|Mux7~6_combout  & \b2v_inst35|Mux7~8_combout )))

	.clk(gnd),
	.dataa(\b2v_inst14|rb1 [2]),
	.datab(\b2v_inst35|Mux7~5_combout ),
	.datac(\b2v_inst35|Mux7~6_combout ),
	.datad(\b2v_inst35|Mux7~8_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst35|Mux7~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst35|Mux7~9 .lut_mask = "dccc";
defparam \b2v_inst35|Mux7~9 .operation_mode = "normal";
defparam \b2v_inst35|Mux7~9 .output_mode = "comb_only";
defparam \b2v_inst35|Mux7~9 .register_cascade_mode = "off";
defparam \b2v_inst35|Mux7~9 .sum_lutc_input = "datac";
defparam \b2v_inst35|Mux7~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y4_N4
maxii_lcell \b2v_inst35|Mux7~11 (
// Equation(s):
// \b2v_inst35|Mux7~11_combout  = (\b2v_inst14|rs1 [1] & (((\b2v_inst14|rs1 [0] & \b2v_inst14|rs1 [3])))) # (!\b2v_inst14|rs1 [1] & (\b2v_inst14|rs1 [5] & (\b2v_inst14|rs1 [0] $ (!\b2v_inst14|rs1 [3]))))

	.clk(gnd),
	.dataa(\b2v_inst14|rs1 [5]),
	.datab(\b2v_inst14|rs1 [1]),
	.datac(\b2v_inst14|rs1 [0]),
	.datad(\b2v_inst14|rs1 [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst35|Mux7~11_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst35|Mux7~11 .lut_mask = "e002";
defparam \b2v_inst35|Mux7~11 .operation_mode = "normal";
defparam \b2v_inst35|Mux7~11 .output_mode = "comb_only";
defparam \b2v_inst35|Mux7~11 .register_cascade_mode = "off";
defparam \b2v_inst35|Mux7~11 .sum_lutc_input = "datac";
defparam \b2v_inst35|Mux7~11 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y5_N8
maxii_lcell \b2v_inst35|Mux7~10 (
// Equation(s):
// \b2v_inst35|Mux7~10_combout  = (!\b2v_inst35|xhdl0.cnt [2] & (((!\b2v_inst35|xhdl0.cnt [0] & \b2v_inst35|xhdl0.cnt [3]))))

	.clk(gnd),
	.dataa(\b2v_inst35|xhdl0.cnt [2]),
	.datab(vcc),
	.datac(\b2v_inst35|xhdl0.cnt [0]),
	.datad(\b2v_inst35|xhdl0.cnt [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst35|Mux7~10_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst35|Mux7~10 .lut_mask = "0500";
defparam \b2v_inst35|Mux7~10 .operation_mode = "normal";
defparam \b2v_inst35|Mux7~10 .output_mode = "comb_only";
defparam \b2v_inst35|Mux7~10 .register_cascade_mode = "off";
defparam \b2v_inst35|Mux7~10 .sum_lutc_input = "datac";
defparam \b2v_inst35|Mux7~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y4_N1
maxii_lcell \b2v_inst35|Mux7~12 (
// Equation(s):
// \b2v_inst35|Mux7~12_combout  = (!\b2v_inst14|rs1 [2] & (\b2v_inst14|rs1 [4] & (\b2v_inst35|Mux7~11_combout  & \b2v_inst35|Mux7~10_combout )))

	.clk(gnd),
	.dataa(\b2v_inst14|rs1 [2]),
	.datab(\b2v_inst14|rs1 [4]),
	.datac(\b2v_inst35|Mux7~11_combout ),
	.datad(\b2v_inst35|Mux7~10_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst35|Mux7~12_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst35|Mux7~12 .lut_mask = "4000";
defparam \b2v_inst35|Mux7~12 .operation_mode = "normal";
defparam \b2v_inst35|Mux7~12 .output_mode = "comb_only";
defparam \b2v_inst35|Mux7~12 .register_cascade_mode = "off";
defparam \b2v_inst35|Mux7~12 .sum_lutc_input = "datac";
defparam \b2v_inst35|Mux7~12 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y4_N9
maxii_lcell \b2v_inst40|WideOr3~0 (
// Equation(s):
// \b2v_inst40|WideOr3~0_combout  = (\b2v_inst14|gs1 [1] & (((\b2v_inst14|gs1 [3] & \b2v_inst14|gs1 [0])))) # (!\b2v_inst14|gs1 [1] & (\b2v_inst14|gs1 [5] & (\b2v_inst14|gs1 [3] $ (!\b2v_inst14|gs1 [0]))))

	.clk(gnd),
	.dataa(\b2v_inst14|gs1 [5]),
	.datab(\b2v_inst14|gs1 [3]),
	.datac(\b2v_inst14|gs1 [0]),
	.datad(\b2v_inst14|gs1 [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst40|WideOr3~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst40|WideOr3~0 .lut_mask = "c082";
defparam \b2v_inst40|WideOr3~0 .operation_mode = "normal";
defparam \b2v_inst40|WideOr3~0 .output_mode = "comb_only";
defparam \b2v_inst40|WideOr3~0 .register_cascade_mode = "off";
defparam \b2v_inst40|WideOr3~0 .sum_lutc_input = "datac";
defparam \b2v_inst40|WideOr3~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y4_N3
maxii_lcell \b2v_inst40|WideOr3~1 (
// Equation(s):
// \b2v_inst40|WideOr3~1_combout  = ((!\b2v_inst14|gs1 [2] & (\b2v_inst14|gs1 [4] & \b2v_inst40|WideOr3~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst14|gs1 [2]),
	.datac(\b2v_inst14|gs1 [4]),
	.datad(\b2v_inst40|WideOr3~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst40|WideOr3~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst40|WideOr3~1 .lut_mask = "3000";
defparam \b2v_inst40|WideOr3~1 .operation_mode = "normal";
defparam \b2v_inst40|WideOr3~1 .output_mode = "comb_only";
defparam \b2v_inst40|WideOr3~1 .register_cascade_mode = "off";
defparam \b2v_inst40|WideOr3~1 .sum_lutc_input = "datac";
defparam \b2v_inst40|WideOr3~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y4_N4
maxii_lcell \b2v_inst35|Mux7~13 (
// Equation(s):
// \b2v_inst35|Mux7~13_combout  = (\b2v_inst35|lcd_data[3]~9_combout  & (((\b2v_inst35|lcd_data[3]~8_combout )))) # (!\b2v_inst35|lcd_data[3]~9_combout  & ((\b2v_inst35|lcd_data[3]~8_combout  & ((\b2v_inst40|WideOr3~1_combout ))) # 
// (!\b2v_inst35|lcd_data[3]~8_combout  & (\b2v_inst35|Mux7~12_combout ))))

	.clk(gnd),
	.dataa(\b2v_inst35|Mux7~12_combout ),
	.datab(\b2v_inst35|lcd_data[3]~9_combout ),
	.datac(\b2v_inst35|lcd_data[3]~8_combout ),
	.datad(\b2v_inst40|WideOr3~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst35|Mux7~13_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst35|Mux7~13 .lut_mask = "f2c2";
defparam \b2v_inst35|Mux7~13 .operation_mode = "normal";
defparam \b2v_inst35|Mux7~13 .output_mode = "comb_only";
defparam \b2v_inst35|Mux7~13 .register_cascade_mode = "off";
defparam \b2v_inst35|Mux7~13 .sum_lutc_input = "datac";
defparam \b2v_inst35|Mux7~13 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y4_N3
maxii_lcell \b2v_inst41|WideOr3~0 (
// Equation(s):
// \b2v_inst41|WideOr3~0_combout  = ((\b2v_inst14|gb1 [1] & (\b2v_inst14|gb1 [3])) # (!\b2v_inst14|gb1 [1] & ((\b2v_inst14|gb1 [5]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst14|gb1 [1]),
	.datac(\b2v_inst14|gb1 [3]),
	.datad(\b2v_inst14|gb1 [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst41|WideOr3~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst41|WideOr3~0 .lut_mask = "f3c0";
defparam \b2v_inst41|WideOr3~0 .operation_mode = "normal";
defparam \b2v_inst41|WideOr3~0 .output_mode = "comb_only";
defparam \b2v_inst41|WideOr3~0 .register_cascade_mode = "off";
defparam \b2v_inst41|WideOr3~0 .sum_lutc_input = "datac";
defparam \b2v_inst41|WideOr3~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y4_N4
maxii_lcell \b2v_inst41|WideOr3~1 (
// Equation(s):
// \b2v_inst41|WideOr3~1_combout  = (\b2v_inst41|WideOr3~0_combout  & ((\b2v_inst14|gb1 [0] & (\b2v_inst14|gb1 [6] & \b2v_inst14|gb1 [3])) # (!\b2v_inst14|gb1 [0] & ((!\b2v_inst14|gb1 [3])))))

	.clk(gnd),
	.dataa(\b2v_inst14|gb1 [0]),
	.datab(\b2v_inst14|gb1 [6]),
	.datac(\b2v_inst14|gb1 [3]),
	.datad(\b2v_inst41|WideOr3~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst41|WideOr3~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst41|WideOr3~1 .lut_mask = "8500";
defparam \b2v_inst41|WideOr3~1 .operation_mode = "normal";
defparam \b2v_inst41|WideOr3~1 .output_mode = "comb_only";
defparam \b2v_inst41|WideOr3~1 .register_cascade_mode = "off";
defparam \b2v_inst41|WideOr3~1 .sum_lutc_input = "datac";
defparam \b2v_inst41|WideOr3~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y4_N0
maxii_lcell \b2v_inst41|WideOr3~2 (
// Equation(s):
// \b2v_inst41|WideOr3~2_combout  = ((\b2v_inst14|gb1 [4] & (!\b2v_inst14|gb1 [2] & \b2v_inst41|WideOr3~1_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst14|gb1 [4]),
	.datac(\b2v_inst14|gb1 [2]),
	.datad(\b2v_inst41|WideOr3~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst41|WideOr3~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst41|WideOr3~2 .lut_mask = "0c00";
defparam \b2v_inst41|WideOr3~2 .operation_mode = "normal";
defparam \b2v_inst41|WideOr3~2 .output_mode = "comb_only";
defparam \b2v_inst41|WideOr3~2 .register_cascade_mode = "off";
defparam \b2v_inst41|WideOr3~2 .sum_lutc_input = "datac";
defparam \b2v_inst41|WideOr3~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y4_N5
maxii_lcell \b2v_inst35|Mux7~14 (
// Equation(s):
// \b2v_inst35|Mux7~14_combout  = (\b2v_inst35|lcd_data[3]~9_combout  & ((\b2v_inst35|Mux7~13_combout  & ((\b2v_inst41|WideOr3~2_combout ))) # (!\b2v_inst35|Mux7~13_combout  & (\b2v_inst35|Mux7~9_combout )))) # (!\b2v_inst35|lcd_data[3]~9_combout  & 
// (((\b2v_inst35|Mux7~13_combout ))))

	.clk(gnd),
	.dataa(\b2v_inst35|lcd_data[3]~9_combout ),
	.datab(\b2v_inst35|Mux7~9_combout ),
	.datac(\b2v_inst35|Mux7~13_combout ),
	.datad(\b2v_inst41|WideOr3~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst35|Mux7~14_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst35|Mux7~14 .lut_mask = "f858";
defparam \b2v_inst35|Mux7~14 .operation_mode = "normal";
defparam \b2v_inst35|Mux7~14 .output_mode = "comb_only";
defparam \b2v_inst35|Mux7~14 .register_cascade_mode = "off";
defparam \b2v_inst35|Mux7~14 .sum_lutc_input = "datac";
defparam \b2v_inst35|Mux7~14 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y4_N6
maxii_lcell \b2v_inst35|Mux7~15 (
// Equation(s):
// \b2v_inst35|Mux7~15_combout  = (\b2v_inst35|lcd_data[3]~7_combout  & (((\b2v_inst35|lcd_data[3]~6_combout )))) # (!\b2v_inst35|lcd_data[3]~7_combout  & ((\b2v_inst35|lcd_data[3]~6_combout  & (\b2v_inst46|WideOr3~1_combout )) # 
// (!\b2v_inst35|lcd_data[3]~6_combout  & ((\b2v_inst35|Mux7~14_combout )))))

	.clk(gnd),
	.dataa(\b2v_inst35|lcd_data[3]~7_combout ),
	.datab(\b2v_inst46|WideOr3~1_combout ),
	.datac(\b2v_inst35|lcd_data[3]~6_combout ),
	.datad(\b2v_inst35|Mux7~14_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst35|Mux7~15_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst35|Mux7~15 .lut_mask = "e5e0";
defparam \b2v_inst35|Mux7~15 .operation_mode = "normal";
defparam \b2v_inst35|Mux7~15 .output_mode = "comb_only";
defparam \b2v_inst35|Mux7~15 .register_cascade_mode = "off";
defparam \b2v_inst35|Mux7~15 .sum_lutc_input = "datac";
defparam \b2v_inst35|Mux7~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y4_N7
maxii_lcell \b2v_inst35|Mux7~16 (
// Equation(s):
// \b2v_inst35|Mux7~16_combout  = (\b2v_inst35|lcd_data[3]~7_combout  & ((\b2v_inst35|Mux7~15_combout  & (\b2v_inst47|WideOr3~2_combout )) # (!\b2v_inst35|Mux7~15_combout  & ((\b2v_inst43|WideOr3~2_combout ))))) # (!\b2v_inst35|lcd_data[3]~7_combout  & 
// (((\b2v_inst35|Mux7~15_combout ))))

	.clk(gnd),
	.dataa(\b2v_inst47|WideOr3~2_combout ),
	.datab(\b2v_inst43|WideOr3~2_combout ),
	.datac(\b2v_inst35|lcd_data[3]~7_combout ),
	.datad(\b2v_inst35|Mux7~15_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst35|Mux7~16_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst35|Mux7~16 .lut_mask = "afc0";
defparam \b2v_inst35|Mux7~16 .operation_mode = "normal";
defparam \b2v_inst35|Mux7~16 .output_mode = "comb_only";
defparam \b2v_inst35|Mux7~16 .register_cascade_mode = "off";
defparam \b2v_inst35|Mux7~16 .sum_lutc_input = "datac";
defparam \b2v_inst35|Mux7~16 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y5_N8
maxii_lcell \b2v_inst35|lcd_data[3]~4 (
// Equation(s):
// \b2v_inst35|lcd_data[3]~4_combout  = (\b2v_inst35|Add0~2  & (!\b2v_inst35|Add0~3  & (\b2v_inst35|Add0~4_combout  & !\b2v_inst35|Equal0~1_combout )))

	.clk(gnd),
	.dataa(\b2v_inst35|Add0~2 ),
	.datab(\b2v_inst35|Add0~3 ),
	.datac(\b2v_inst35|Add0~4_combout ),
	.datad(\b2v_inst35|Equal0~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst35|lcd_data[3]~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst35|lcd_data[3]~4 .lut_mask = "0020";
defparam \b2v_inst35|lcd_data[3]~4 .operation_mode = "normal";
defparam \b2v_inst35|lcd_data[3]~4 .output_mode = "comb_only";
defparam \b2v_inst35|lcd_data[3]~4 .register_cascade_mode = "off";
defparam \b2v_inst35|lcd_data[3]~4 .sum_lutc_input = "datac";
defparam \b2v_inst35|lcd_data[3]~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y5_N9
maxii_lcell \b2v_inst35|lcd_data[3]~5 (
// Equation(s):
// \b2v_inst35|lcd_data[3]~5_combout  = (!\b2v_inst35|Equal0~1_combout  & ((\b2v_inst35|Add0~3 ) # ((!\b2v_inst35|xhdl0.cnt [0] & \b2v_inst35|lcd_data[3]~4_combout ))))

	.clk(gnd),
	.dataa(\b2v_inst35|xhdl0.cnt [0]),
	.datab(\b2v_inst35|Add0~3 ),
	.datac(\b2v_inst35|Equal0~1_combout ),
	.datad(\b2v_inst35|lcd_data[3]~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst35|lcd_data[3]~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst35|lcd_data[3]~5 .lut_mask = "0d0c";
defparam \b2v_inst35|lcd_data[3]~5 .operation_mode = "normal";
defparam \b2v_inst35|lcd_data[3]~5 .output_mode = "comb_only";
defparam \b2v_inst35|lcd_data[3]~5 .register_cascade_mode = "off";
defparam \b2v_inst35|lcd_data[3]~5 .sum_lutc_input = "datac";
defparam \b2v_inst35|lcd_data[3]~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y6_N4
maxii_lcell \b2v_inst45|WideOr3~0 (
// Equation(s):
// \b2v_inst45|WideOr3~0_combout  = ((\b2v_inst14|yb1 [1] & (\b2v_inst14|yb1 [3])) # (!\b2v_inst14|yb1 [1] & ((\b2v_inst14|yb1 [5]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst14|yb1 [1]),
	.datac(\b2v_inst14|yb1 [3]),
	.datad(\b2v_inst14|yb1 [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst45|WideOr3~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst45|WideOr3~0 .lut_mask = "f3c0";
defparam \b2v_inst45|WideOr3~0 .operation_mode = "normal";
defparam \b2v_inst45|WideOr3~0 .output_mode = "comb_only";
defparam \b2v_inst45|WideOr3~0 .register_cascade_mode = "off";
defparam \b2v_inst45|WideOr3~0 .sum_lutc_input = "datac";
defparam \b2v_inst45|WideOr3~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y6_N6
maxii_lcell \b2v_inst45|WideOr3~1 (
// Equation(s):
// \b2v_inst45|WideOr3~1_combout  = (\b2v_inst45|WideOr3~0_combout  & ((\b2v_inst14|yb1 [0] & (\b2v_inst14|yb1 [6] & \b2v_inst14|yb1 [3])) # (!\b2v_inst14|yb1 [0] & ((!\b2v_inst14|yb1 [3])))))

	.clk(gnd),
	.dataa(\b2v_inst14|yb1 [0]),
	.datab(\b2v_inst14|yb1 [6]),
	.datac(\b2v_inst14|yb1 [3]),
	.datad(\b2v_inst45|WideOr3~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst45|WideOr3~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst45|WideOr3~1 .lut_mask = "8500";
defparam \b2v_inst45|WideOr3~1 .operation_mode = "normal";
defparam \b2v_inst45|WideOr3~1 .output_mode = "comb_only";
defparam \b2v_inst45|WideOr3~1 .register_cascade_mode = "off";
defparam \b2v_inst45|WideOr3~1 .sum_lutc_input = "datac";
defparam \b2v_inst45|WideOr3~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y6_N7
maxii_lcell \b2v_inst45|WideOr3~2 (
// Equation(s):
// \b2v_inst45|WideOr3~2_combout  = ((!\b2v_inst14|yb1 [2] & (\b2v_inst14|yb1 [4] & \b2v_inst45|WideOr3~1_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst14|yb1 [2]),
	.datac(\b2v_inst14|yb1 [4]),
	.datad(\b2v_inst45|WideOr3~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst45|WideOr3~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst45|WideOr3~2 .lut_mask = "3000";
defparam \b2v_inst45|WideOr3~2 .operation_mode = "normal";
defparam \b2v_inst45|WideOr3~2 .output_mode = "comb_only";
defparam \b2v_inst45|WideOr3~2 .register_cascade_mode = "off";
defparam \b2v_inst45|WideOr3~2 .sum_lutc_input = "datac";
defparam \b2v_inst45|WideOr3~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y10_N1
maxii_lcell \b2v_inst39|WideOr3~0 (
// Equation(s):
// \b2v_inst39|WideOr3~0_combout  = ((\b2v_inst14|rb2 [1] & ((\b2v_inst14|rb2 [3]))) # (!\b2v_inst14|rb2 [1] & (\b2v_inst14|rb2 [5])))

	.clk(gnd),
	.dataa(\b2v_inst14|rb2 [5]),
	.datab(vcc),
	.datac(\b2v_inst14|rb2 [1]),
	.datad(\b2v_inst14|rb2 [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst39|WideOr3~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst39|WideOr3~0 .lut_mask = "fa0a";
defparam \b2v_inst39|WideOr3~0 .operation_mode = "normal";
defparam \b2v_inst39|WideOr3~0 .output_mode = "comb_only";
defparam \b2v_inst39|WideOr3~0 .register_cascade_mode = "off";
defparam \b2v_inst39|WideOr3~0 .sum_lutc_input = "datac";
defparam \b2v_inst39|WideOr3~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y10_N2
maxii_lcell \b2v_inst39|WideOr3~1 (
// Equation(s):
// \b2v_inst39|WideOr3~1_combout  = (\b2v_inst39|WideOr3~0_combout  & ((\b2v_inst14|rb2 [0] & (\b2v_inst14|rb2 [6] & \b2v_inst14|rb2 [3])) # (!\b2v_inst14|rb2 [0] & ((!\b2v_inst14|rb2 [3])))))

	.clk(gnd),
	.dataa(\b2v_inst14|rb2 [0]),
	.datab(\b2v_inst14|rb2 [6]),
	.datac(\b2v_inst14|rb2 [3]),
	.datad(\b2v_inst39|WideOr3~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst39|WideOr3~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst39|WideOr3~1 .lut_mask = "8500";
defparam \b2v_inst39|WideOr3~1 .operation_mode = "normal";
defparam \b2v_inst39|WideOr3~1 .output_mode = "comb_only";
defparam \b2v_inst39|WideOr3~1 .register_cascade_mode = "off";
defparam \b2v_inst39|WideOr3~1 .sum_lutc_input = "datac";
defparam \b2v_inst39|WideOr3~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y10_N7
maxii_lcell \b2v_inst39|WideOr3~2 (
// Equation(s):
// \b2v_inst39|WideOr3~2_combout  = ((\b2v_inst14|rb2 [4] & (!\b2v_inst14|rb2 [2] & \b2v_inst39|WideOr3~1_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst14|rb2 [4]),
	.datac(\b2v_inst14|rb2 [2]),
	.datad(\b2v_inst39|WideOr3~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst39|WideOr3~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst39|WideOr3~2 .lut_mask = "0c00";
defparam \b2v_inst39|WideOr3~2 .operation_mode = "normal";
defparam \b2v_inst39|WideOr3~2 .output_mode = "comb_only";
defparam \b2v_inst39|WideOr3~2 .register_cascade_mode = "off";
defparam \b2v_inst39|WideOr3~2 .sum_lutc_input = "datac";
defparam \b2v_inst39|WideOr3~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y6_N3
maxii_lcell \b2v_inst35|Mux7~0 (
// Equation(s):
// \b2v_inst35|Mux7~0_combout  = (\b2v_inst14|ys1 [1] & (\b2v_inst14|ys1 [0] & ((\b2v_inst14|ys1 [3])))) # (!\b2v_inst14|ys1 [1] & (\b2v_inst14|ys1 [5] & (\b2v_inst14|ys1 [0] $ (!\b2v_inst14|ys1 [3]))))

	.clk(gnd),
	.dataa(\b2v_inst14|ys1 [1]),
	.datab(\b2v_inst14|ys1 [0]),
	.datac(\b2v_inst14|ys1 [5]),
	.datad(\b2v_inst14|ys1 [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst35|Mux7~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst35|Mux7~0 .lut_mask = "c810";
defparam \b2v_inst35|Mux7~0 .operation_mode = "normal";
defparam \b2v_inst35|Mux7~0 .output_mode = "comb_only";
defparam \b2v_inst35|Mux7~0 .register_cascade_mode = "off";
defparam \b2v_inst35|Mux7~0 .sum_lutc_input = "datac";
defparam \b2v_inst35|Mux7~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y6_N4
maxii_lcell \b2v_inst35|Mux7~1 (
// Equation(s):
// \b2v_inst35|Mux7~1_combout  = (\b2v_inst14|ys1 [4] & (!\b2v_inst14|ys1 [2] & (\b2v_inst35|xhdl0.cnt [1] & \b2v_inst35|Mux7~0_combout )))

	.clk(gnd),
	.dataa(\b2v_inst14|ys1 [4]),
	.datab(\b2v_inst14|ys1 [2]),
	.datac(\b2v_inst35|xhdl0.cnt [1]),
	.datad(\b2v_inst35|Mux7~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst35|Mux7~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst35|Mux7~1 .lut_mask = "2000";
defparam \b2v_inst35|Mux7~1 .operation_mode = "normal";
defparam \b2v_inst35|Mux7~1 .output_mode = "comb_only";
defparam \b2v_inst35|Mux7~1 .register_cascade_mode = "off";
defparam \b2v_inst35|Mux7~1 .sum_lutc_input = "datac";
defparam \b2v_inst35|Mux7~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y6_N5
maxii_lcell \b2v_inst35|Mux7~2 (
// Equation(s):
// \b2v_inst35|Mux7~2_combout  = (!\b2v_inst35|xhdl0.cnt [0] & ((\b2v_inst35|Mux7~1_combout ) # ((!\b2v_inst35|xhdl0.cnt [3] & !\b2v_inst35|xhdl0.cnt [1]))))

	.clk(gnd),
	.dataa(\b2v_inst35|xhdl0.cnt [3]),
	.datab(\b2v_inst35|xhdl0.cnt [0]),
	.datac(\b2v_inst35|xhdl0.cnt [1]),
	.datad(\b2v_inst35|Mux7~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst35|Mux7~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst35|Mux7~2 .lut_mask = "3301";
defparam \b2v_inst35|Mux7~2 .operation_mode = "normal";
defparam \b2v_inst35|Mux7~2 .output_mode = "comb_only";
defparam \b2v_inst35|Mux7~2 .register_cascade_mode = "off";
defparam \b2v_inst35|Mux7~2 .sum_lutc_input = "datac";
defparam \b2v_inst35|Mux7~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y9_N5
maxii_lcell \b2v_inst38|WideOr3~0 (
// Equation(s):
// \b2v_inst38|WideOr3~0_combout  = (\b2v_inst14|rs2 [1] & (\b2v_inst14|rs2 [0] & ((\b2v_inst14|rs2 [3])))) # (!\b2v_inst14|rs2 [1] & (\b2v_inst14|rs2 [5] & (\b2v_inst14|rs2 [0] $ (!\b2v_inst14|rs2 [3]))))

	.clk(gnd),
	.dataa(\b2v_inst14|rs2 [0]),
	.datab(\b2v_inst14|rs2 [5]),
	.datac(\b2v_inst14|rs2 [3]),
	.datad(\b2v_inst14|rs2 [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst38|WideOr3~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst38|WideOr3~0 .lut_mask = "a084";
defparam \b2v_inst38|WideOr3~0 .operation_mode = "normal";
defparam \b2v_inst38|WideOr3~0 .output_mode = "comb_only";
defparam \b2v_inst38|WideOr3~0 .register_cascade_mode = "off";
defparam \b2v_inst38|WideOr3~0 .sum_lutc_input = "datac";
defparam \b2v_inst38|WideOr3~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y5_N4
maxii_lcell \b2v_inst38|WideOr3~1 (
// Equation(s):
// \b2v_inst38|WideOr3~1_combout  = (!\b2v_inst14|rs2 [2] & (\b2v_inst14|rs2 [4] & ((\b2v_inst38|WideOr3~0_combout ))))

	.clk(gnd),
	.dataa(\b2v_inst14|rs2 [2]),
	.datab(\b2v_inst14|rs2 [4]),
	.datac(vcc),
	.datad(\b2v_inst38|WideOr3~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst38|WideOr3~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst38|WideOr3~1 .lut_mask = "4400";
defparam \b2v_inst38|WideOr3~1 .operation_mode = "normal";
defparam \b2v_inst38|WideOr3~1 .output_mode = "comb_only";
defparam \b2v_inst38|WideOr3~1 .register_cascade_mode = "off";
defparam \b2v_inst38|WideOr3~1 .sum_lutc_input = "datac";
defparam \b2v_inst38|WideOr3~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y5_N5
maxii_lcell \b2v_inst35|Mux7~3 (
// Equation(s):
// \b2v_inst35|Mux7~3_combout  = (\b2v_inst35|lcd_data[3]~4_combout  & ((\b2v_inst35|lcd_data[3]~5_combout ) # ((\b2v_inst38|WideOr3~1_combout )))) # (!\b2v_inst35|lcd_data[3]~4_combout  & (!\b2v_inst35|lcd_data[3]~5_combout  & (\b2v_inst35|Mux7~2_combout 
// )))

	.clk(gnd),
	.dataa(\b2v_inst35|lcd_data[3]~4_combout ),
	.datab(\b2v_inst35|lcd_data[3]~5_combout ),
	.datac(\b2v_inst35|Mux7~2_combout ),
	.datad(\b2v_inst38|WideOr3~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst35|Mux7~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst35|Mux7~3 .lut_mask = "ba98";
defparam \b2v_inst35|Mux7~3 .operation_mode = "normal";
defparam \b2v_inst35|Mux7~3 .output_mode = "comb_only";
defparam \b2v_inst35|Mux7~3 .register_cascade_mode = "off";
defparam \b2v_inst35|Mux7~3 .sum_lutc_input = "datac";
defparam \b2v_inst35|Mux7~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y4_N8
maxii_lcell \b2v_inst35|Mux7~4 (
// Equation(s):
// \b2v_inst35|Mux7~4_combout  = (\b2v_inst35|lcd_data[3]~5_combout  & ((\b2v_inst35|Mux7~3_combout  & ((\b2v_inst39|WideOr3~2_combout ))) # (!\b2v_inst35|Mux7~3_combout  & (\b2v_inst45|WideOr3~2_combout )))) # (!\b2v_inst35|lcd_data[3]~5_combout  & 
// (((\b2v_inst35|Mux7~3_combout ))))

	.clk(gnd),
	.dataa(\b2v_inst35|lcd_data[3]~5_combout ),
	.datab(\b2v_inst45|WideOr3~2_combout ),
	.datac(\b2v_inst39|WideOr3~2_combout ),
	.datad(\b2v_inst35|Mux7~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst35|Mux7~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst35|Mux7~4 .lut_mask = "f588";
defparam \b2v_inst35|Mux7~4 .operation_mode = "normal";
defparam \b2v_inst35|Mux7~4 .output_mode = "comb_only";
defparam \b2v_inst35|Mux7~4 .register_cascade_mode = "off";
defparam \b2v_inst35|Mux7~4 .sum_lutc_input = "datac";
defparam \b2v_inst35|Mux7~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y2_N3
maxii_lcell \b2v_inst35|lcd_data[3]~14 (
// Equation(s):
// \b2v_inst35|lcd_data[3]~14_combout  = (\b2v_inst35|Add0~2  & (\b2v_inst35|cnt~2_combout  & ((\b2v_inst35|xhdl0.cnt [0]) # (!\b2v_inst35|lcd_data[3]~13_combout ))))

	.clk(gnd),
	.dataa(\b2v_inst35|Add0~2 ),
	.datab(\b2v_inst35|xhdl0.cnt [0]),
	.datac(\b2v_inst35|cnt~2_combout ),
	.datad(\b2v_inst35|lcd_data[3]~13_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst35|lcd_data[3]~14_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst35|lcd_data[3]~14 .lut_mask = "80a0";
defparam \b2v_inst35|lcd_data[3]~14 .operation_mode = "normal";
defparam \b2v_inst35|lcd_data[3]~14 .output_mode = "comb_only";
defparam \b2v_inst35|lcd_data[3]~14 .register_cascade_mode = "off";
defparam \b2v_inst35|lcd_data[3]~14 .sum_lutc_input = "datac";
defparam \b2v_inst35|lcd_data[3]~14 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y3_N6
maxii_lcell \b2v_inst35|lcd_data[3]~17 (
// Equation(s):
// \b2v_inst35|lcd_data[3]~17_combout  = (\b2v_inst35|xhdl0.cnt [5] & ((\b2v_inst35|xhdl0.cnt [4] $ (!\b2v_inst35|Add0~0_combout )) # (!\b2v_inst35|Equal0~1_combout ))) # (!\b2v_inst35|xhdl0.cnt [5] & (\b2v_inst35|xhdl0.cnt [4] $ 
// ((!\b2v_inst35|Add0~0_combout ))))

	.clk(gnd),
	.dataa(\b2v_inst35|xhdl0.cnt [4]),
	.datab(\b2v_inst35|Add0~0_combout ),
	.datac(\b2v_inst35|xhdl0.cnt [5]),
	.datad(\b2v_inst35|Equal0~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst35|lcd_data[3]~17_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst35|lcd_data[3]~17 .lut_mask = "99f9";
defparam \b2v_inst35|lcd_data[3]~17 .operation_mode = "normal";
defparam \b2v_inst35|lcd_data[3]~17 .output_mode = "comb_only";
defparam \b2v_inst35|lcd_data[3]~17 .register_cascade_mode = "off";
defparam \b2v_inst35|lcd_data[3]~17 .sum_lutc_input = "datac";
defparam \b2v_inst35|lcd_data[3]~17 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y2_N8
maxii_lcell \b2v_inst35|lcd_data[3]~11 (
// Equation(s):
// \b2v_inst35|lcd_data[3]~11_combout  = ((!\b2v_inst35|Equal0~1_combout  & ((!\b2v_inst35|xhdl0.cnt [0]) # (!\b2v_inst35|xhdl0.cnt [1]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst35|xhdl0.cnt [1]),
	.datac(\b2v_inst35|Equal0~1_combout ),
	.datad(\b2v_inst35|xhdl0.cnt [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst35|lcd_data[3]~11_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst35|lcd_data[3]~11 .lut_mask = "030f";
defparam \b2v_inst35|lcd_data[3]~11 .operation_mode = "normal";
defparam \b2v_inst35|lcd_data[3]~11 .output_mode = "comb_only";
defparam \b2v_inst35|lcd_data[3]~11 .register_cascade_mode = "off";
defparam \b2v_inst35|lcd_data[3]~11 .sum_lutc_input = "datac";
defparam \b2v_inst35|lcd_data[3]~11 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y2_N5
maxii_lcell \b2v_inst35|lcd_data[3]~12 (
// Equation(s):
// \b2v_inst35|lcd_data[3]~12_combout  = (\b2v_inst35|lcd_data[3]~11_combout  & (\b2v_inst35|lcd_data[3]~17_combout  & (!\b2v_inst35|lcd_data[3]~6_combout  & \b2v_inst35|lcd_data[3]~7_combout )))

	.clk(gnd),
	.dataa(\b2v_inst35|lcd_data[3]~11_combout ),
	.datab(\b2v_inst35|lcd_data[3]~17_combout ),
	.datac(\b2v_inst35|lcd_data[3]~6_combout ),
	.datad(\b2v_inst35|lcd_data[3]~7_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst35|lcd_data[3]~12_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst35|lcd_data[3]~12 .lut_mask = "0800";
defparam \b2v_inst35|lcd_data[3]~12 .operation_mode = "normal";
defparam \b2v_inst35|lcd_data[3]~12 .output_mode = "comb_only";
defparam \b2v_inst35|lcd_data[3]~12 .register_cascade_mode = "off";
defparam \b2v_inst35|lcd_data[3]~12 .sum_lutc_input = "datac";
defparam \b2v_inst35|lcd_data[3]~12 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y2_N6
maxii_lcell \b2v_inst35|lcd_data[3]~15 (
// Equation(s):
// \b2v_inst35|lcd_data[3]~15_combout  = (\b2v_inst35|lcd_data[3]~11_combout  & (!\b2v_inst35|lcd_data[3]~10_combout  & (!\b2v_inst35|lcd_data[3]~4_combout  & \b2v_inst35|lcd_data[3]~5_combout )))

	.clk(gnd),
	.dataa(\b2v_inst35|lcd_data[3]~11_combout ),
	.datab(\b2v_inst35|lcd_data[3]~10_combout ),
	.datac(\b2v_inst35|lcd_data[3]~4_combout ),
	.datad(\b2v_inst35|lcd_data[3]~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst35|lcd_data[3]~15_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst35|lcd_data[3]~15 .lut_mask = "0200";
defparam \b2v_inst35|lcd_data[3]~15 .operation_mode = "normal";
defparam \b2v_inst35|lcd_data[3]~15 .output_mode = "comb_only";
defparam \b2v_inst35|lcd_data[3]~15 .register_cascade_mode = "off";
defparam \b2v_inst35|lcd_data[3]~15 .sum_lutc_input = "datac";
defparam \b2v_inst35|lcd_data[3]~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y2_N7
maxii_lcell \b2v_inst35|lcd_data[3]~16 (
// Equation(s):
// \b2v_inst35|lcd_data[3]~16_combout  = (\b2v_inst35|lcd_data[3]~12_combout ) # ((!\b2v_inst35|lcd_data[3]~17_combout  & ((\b2v_inst35|lcd_data[3]~14_combout ) # (\b2v_inst35|lcd_data[3]~15_combout ))))

	.clk(gnd),
	.dataa(\b2v_inst35|lcd_data[3]~14_combout ),
	.datab(\b2v_inst35|lcd_data[3]~17_combout ),
	.datac(\b2v_inst35|lcd_data[3]~12_combout ),
	.datad(\b2v_inst35|lcd_data[3]~15_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst35|lcd_data[3]~16_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst35|lcd_data[3]~16 .lut_mask = "f3f2";
defparam \b2v_inst35|lcd_data[3]~16 .operation_mode = "normal";
defparam \b2v_inst35|lcd_data[3]~16 .output_mode = "comb_only";
defparam \b2v_inst35|lcd_data[3]~16 .register_cascade_mode = "off";
defparam \b2v_inst35|lcd_data[3]~16 .sum_lutc_input = "datac";
defparam \b2v_inst35|lcd_data[3]~16 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y4_N0
maxii_lcell \b2v_inst35|lcd_data[0] (
// Equation(s):
// \b2v_inst35|lcd_data [0] = DFFEAS((\b2v_inst35|lcd_data[3]~10_combout  & (\b2v_inst42|WideOr3~1_combout )) # (!\b2v_inst35|lcd_data[3]~10_combout  & (((\b2v_inst35|Mux7~4_combout )))), GLOBAL(\clock~combout ), VCC, , \b2v_inst35|lcd_data[7]~3_combout , 
// \b2v_inst35|Mux7~16_combout , , \b2v_inst35|lcd_data[3]~16_combout , \b2v_inst35|lcd_data[3]~17_combout )

	.clk(\clock~combout ),
	.dataa(\b2v_inst42|WideOr3~1_combout ),
	.datab(\b2v_inst35|lcd_data[3]~10_combout ),
	.datac(\b2v_inst35|Mux7~16_combout ),
	.datad(\b2v_inst35|Mux7~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\b2v_inst35|lcd_data[3]~16_combout ),
	.sload(\b2v_inst35|lcd_data[3]~17_combout ),
	.ena(\b2v_inst35|lcd_data[7]~3_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst35|lcd_data [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst35|lcd_data[0] .lut_mask = "bb88";
defparam \b2v_inst35|lcd_data[0] .operation_mode = "normal";
defparam \b2v_inst35|lcd_data[0] .output_mode = "reg_only";
defparam \b2v_inst35|lcd_data[0] .register_cascade_mode = "off";
defparam \b2v_inst35|lcd_data[0] .sum_lutc_input = "datac";
defparam \b2v_inst35|lcd_data[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y8_N2
maxii_lcell \b2v_inst42|WideOr2~3 (
// Equation(s):
// \b2v_inst42|WideOr2~3_combout  = (\b2v_inst14|gs2 [5] & (!\b2v_inst14|gs2 [1] & (\b2v_inst14|gs2 [4] $ (\b2v_inst14|gs2 [2])))) # (!\b2v_inst14|gs2 [5] & (\b2v_inst14|gs2 [4] & (\b2v_inst14|gs2 [1] & \b2v_inst14|gs2 [2])))

	.clk(gnd),
	.dataa(\b2v_inst14|gs2 [4]),
	.datab(\b2v_inst14|gs2 [5]),
	.datac(\b2v_inst14|gs2 [1]),
	.datad(\b2v_inst14|gs2 [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst42|WideOr2~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst42|WideOr2~3 .lut_mask = "2408";
defparam \b2v_inst42|WideOr2~3 .operation_mode = "normal";
defparam \b2v_inst42|WideOr2~3 .output_mode = "comb_only";
defparam \b2v_inst42|WideOr2~3 .register_cascade_mode = "off";
defparam \b2v_inst42|WideOr2~3 .sum_lutc_input = "datac";
defparam \b2v_inst42|WideOr2~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y8_N5
maxii_lcell \b2v_inst42|WideOr2~2 (
// Equation(s):
// \b2v_inst42|WideOr2~2_combout  = ((\b2v_inst14|gs2 [0] & (\b2v_inst14|gs2 [3] & \b2v_inst42|WideOr2~3_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst14|gs2 [0]),
	.datac(\b2v_inst14|gs2 [3]),
	.datad(\b2v_inst42|WideOr2~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst42|WideOr2~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst42|WideOr2~2 .lut_mask = "c000";
defparam \b2v_inst42|WideOr2~2 .operation_mode = "normal";
defparam \b2v_inst42|WideOr2~2 .output_mode = "comb_only";
defparam \b2v_inst42|WideOr2~2 .register_cascade_mode = "off";
defparam \b2v_inst42|WideOr2~2 .sum_lutc_input = "datac";
defparam \b2v_inst42|WideOr2~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y9_N0
maxii_lcell \b2v_inst43|dataout[3]~0 (
// Equation(s):
// \b2v_inst43|dataout[3]~0_combout  = (((\b2v_inst14|gb2 [4] & \b2v_inst14|gb2 [5])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\b2v_inst14|gb2 [4]),
	.datad(\b2v_inst14|gb2 [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst43|dataout[3]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst43|dataout[3]~0 .lut_mask = "f000";
defparam \b2v_inst43|dataout[3]~0 .operation_mode = "normal";
defparam \b2v_inst43|dataout[3]~0 .output_mode = "comb_only";
defparam \b2v_inst43|dataout[3]~0 .register_cascade_mode = "off";
defparam \b2v_inst43|dataout[3]~0 .sum_lutc_input = "datac";
defparam \b2v_inst43|dataout[3]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y2_N2
maxii_lcell \b2v_inst43|WideOr2~0 (
// Equation(s):
// \b2v_inst43|WideOr2~0_combout  = (\b2v_inst14|gb2 [1] & (((!\b2v_inst14|gb2 [5] & \b2v_inst14|gb2 [4])) # (!\b2v_inst14|gb2 [2]))) # (!\b2v_inst14|gb2 [1] & (\b2v_inst14|gb2 [5] & (!\b2v_inst14|gb2 [4] & \b2v_inst14|gb2 [2])))

	.clk(gnd),
	.dataa(\b2v_inst14|gb2 [5]),
	.datab(\b2v_inst14|gb2 [4]),
	.datac(\b2v_inst14|gb2 [1]),
	.datad(\b2v_inst14|gb2 [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst43|WideOr2~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst43|WideOr2~0 .lut_mask = "42f0";
defparam \b2v_inst43|WideOr2~0 .operation_mode = "normal";
defparam \b2v_inst43|WideOr2~0 .output_mode = "comb_only";
defparam \b2v_inst43|WideOr2~0 .register_cascade_mode = "off";
defparam \b2v_inst43|WideOr2~0 .sum_lutc_input = "datac";
defparam \b2v_inst43|WideOr2~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y2_N3
maxii_lcell \b2v_inst43|WideOr2~1 (
// Equation(s):
// \b2v_inst43|WideOr2~1_combout  = (\b2v_inst14|gb2 [6] & ((\b2v_inst14|gb2 [3] & ((\b2v_inst14|gb2 [0]))) # (!\b2v_inst14|gb2 [3] & (!\b2v_inst14|gb2 [2] & !\b2v_inst14|gb2 [0]))))

	.clk(gnd),
	.dataa(\b2v_inst14|gb2 [2]),
	.datab(\b2v_inst14|gb2 [3]),
	.datac(\b2v_inst14|gb2 [6]),
	.datad(\b2v_inst14|gb2 [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst43|WideOr2~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst43|WideOr2~1 .lut_mask = "c010";
defparam \b2v_inst43|WideOr2~1 .operation_mode = "normal";
defparam \b2v_inst43|WideOr2~1 .output_mode = "comb_only";
defparam \b2v_inst43|WideOr2~1 .register_cascade_mode = "off";
defparam \b2v_inst43|WideOr2~1 .sum_lutc_input = "datac";
defparam \b2v_inst43|WideOr2~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y2_N4
maxii_lcell \b2v_inst43|WideOr2~2 (
// Equation(s):
// \b2v_inst43|WideOr2~2_combout  = (\b2v_inst43|WideOr2~1_combout  & ((\b2v_inst14|gb2 [2] & ((\b2v_inst43|WideOr2~0_combout ))) # (!\b2v_inst14|gb2 [2] & (\b2v_inst43|dataout[3]~0_combout  & !\b2v_inst43|WideOr2~0_combout ))))

	.clk(gnd),
	.dataa(\b2v_inst14|gb2 [2]),
	.datab(\b2v_inst43|dataout[3]~0_combout ),
	.datac(\b2v_inst43|WideOr2~0_combout ),
	.datad(\b2v_inst43|WideOr2~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst43|WideOr2~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst43|WideOr2~2 .lut_mask = "a400";
defparam \b2v_inst43|WideOr2~2 .operation_mode = "normal";
defparam \b2v_inst43|WideOr2~2 .output_mode = "comb_only";
defparam \b2v_inst43|WideOr2~2 .register_cascade_mode = "off";
defparam \b2v_inst43|WideOr2~2 .sum_lutc_input = "datac";
defparam \b2v_inst43|WideOr2~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y8_N0
maxii_lcell \b2v_inst41|dataout[3]~0 (
// Equation(s):
// \b2v_inst41|dataout[3]~0_combout  = (((\b2v_inst14|gb1 [5] & \b2v_inst14|gb1 [4])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\b2v_inst14|gb1 [5]),
	.datad(\b2v_inst14|gb1 [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst41|dataout[3]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst41|dataout[3]~0 .lut_mask = "f000";
defparam \b2v_inst41|dataout[3]~0 .operation_mode = "normal";
defparam \b2v_inst41|dataout[3]~0 .output_mode = "comb_only";
defparam \b2v_inst41|dataout[3]~0 .register_cascade_mode = "off";
defparam \b2v_inst41|dataout[3]~0 .sum_lutc_input = "datac";
defparam \b2v_inst41|dataout[3]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y8_N5
maxii_lcell \b2v_inst41|WideOr2~0 (
// Equation(s):
// \b2v_inst41|WideOr2~0_combout  = (\b2v_inst14|gb1 [1] & (((!\b2v_inst14|gb1 [5] & \b2v_inst14|gb1 [4])) # (!\b2v_inst14|gb1 [2]))) # (!\b2v_inst14|gb1 [1] & (\b2v_inst14|gb1 [2] & (\b2v_inst14|gb1 [5] & !\b2v_inst14|gb1 [4])))

	.clk(gnd),
	.dataa(\b2v_inst14|gb1 [1]),
	.datab(\b2v_inst14|gb1 [2]),
	.datac(\b2v_inst14|gb1 [5]),
	.datad(\b2v_inst14|gb1 [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst41|WideOr2~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst41|WideOr2~0 .lut_mask = "2a62";
defparam \b2v_inst41|WideOr2~0 .operation_mode = "normal";
defparam \b2v_inst41|WideOr2~0 .output_mode = "comb_only";
defparam \b2v_inst41|WideOr2~0 .register_cascade_mode = "off";
defparam \b2v_inst41|WideOr2~0 .sum_lutc_input = "datac";
defparam \b2v_inst41|WideOr2~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y8_N1
maxii_lcell \b2v_inst41|WideOr2~1 (
// Equation(s):
// \b2v_inst41|WideOr2~1_combout  = (\b2v_inst14|gb1 [6] & ((\b2v_inst14|gb1 [3] & (\b2v_inst14|gb1 [0])) # (!\b2v_inst14|gb1 [3] & (!\b2v_inst14|gb1 [0] & !\b2v_inst14|gb1 [2]))))

	.clk(gnd),
	.dataa(\b2v_inst14|gb1 [3]),
	.datab(\b2v_inst14|gb1 [0]),
	.datac(\b2v_inst14|gb1 [6]),
	.datad(\b2v_inst14|gb1 [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst41|WideOr2~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst41|WideOr2~1 .lut_mask = "8090";
defparam \b2v_inst41|WideOr2~1 .operation_mode = "normal";
defparam \b2v_inst41|WideOr2~1 .output_mode = "comb_only";
defparam \b2v_inst41|WideOr2~1 .register_cascade_mode = "off";
defparam \b2v_inst41|WideOr2~1 .sum_lutc_input = "datac";
defparam \b2v_inst41|WideOr2~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y8_N6
maxii_lcell \b2v_inst41|WideOr2~2 (
// Equation(s):
// \b2v_inst41|WideOr2~2_combout  = (\b2v_inst41|WideOr2~1_combout  & ((\b2v_inst14|gb1 [2] & ((\b2v_inst41|WideOr2~0_combout ))) # (!\b2v_inst14|gb1 [2] & (\b2v_inst41|dataout[3]~0_combout  & !\b2v_inst41|WideOr2~0_combout ))))

	.clk(gnd),
	.dataa(\b2v_inst41|dataout[3]~0_combout ),
	.datab(\b2v_inst14|gb1 [2]),
	.datac(\b2v_inst41|WideOr2~0_combout ),
	.datad(\b2v_inst41|WideOr2~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst41|WideOr2~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst41|WideOr2~2 .lut_mask = "c200";
defparam \b2v_inst41|WideOr2~2 .operation_mode = "normal";
defparam \b2v_inst41|WideOr2~2 .output_mode = "comb_only";
defparam \b2v_inst41|WideOr2~2 .register_cascade_mode = "off";
defparam \b2v_inst41|WideOr2~2 .sum_lutc_input = "datac";
defparam \b2v_inst41|WideOr2~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y8_N4
maxii_lcell \b2v_inst40|WideOr2~3 (
// Equation(s):
// \b2v_inst40|WideOr2~3_combout  = (\b2v_inst14|gs1 [1] & (!\b2v_inst14|gs1 [5] & (\b2v_inst14|gs1 [4] & \b2v_inst14|gs1 [2]))) # (!\b2v_inst14|gs1 [1] & (\b2v_inst14|gs1 [5] & (\b2v_inst14|gs1 [4] $ (\b2v_inst14|gs1 [2]))))

	.clk(gnd),
	.dataa(\b2v_inst14|gs1 [1]),
	.datab(\b2v_inst14|gs1 [5]),
	.datac(\b2v_inst14|gs1 [4]),
	.datad(\b2v_inst14|gs1 [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst40|WideOr2~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst40|WideOr2~3 .lut_mask = "2440";
defparam \b2v_inst40|WideOr2~3 .operation_mode = "normal";
defparam \b2v_inst40|WideOr2~3 .output_mode = "comb_only";
defparam \b2v_inst40|WideOr2~3 .register_cascade_mode = "off";
defparam \b2v_inst40|WideOr2~3 .sum_lutc_input = "datac";
defparam \b2v_inst40|WideOr2~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y8_N2
maxii_lcell \b2v_inst40|WideOr2~2 (
// Equation(s):
// \b2v_inst40|WideOr2~2_combout  = (\b2v_inst14|gs1 [3] & (((\b2v_inst14|gs1 [0] & \b2v_inst40|WideOr2~3_combout ))))

	.clk(gnd),
	.dataa(\b2v_inst14|gs1 [3]),
	.datab(vcc),
	.datac(\b2v_inst14|gs1 [0]),
	.datad(\b2v_inst40|WideOr2~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst40|WideOr2~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst40|WideOr2~2 .lut_mask = "a000";
defparam \b2v_inst40|WideOr2~2 .operation_mode = "normal";
defparam \b2v_inst40|WideOr2~2 .output_mode = "comb_only";
defparam \b2v_inst40|WideOr2~2 .register_cascade_mode = "off";
defparam \b2v_inst40|WideOr2~2 .sum_lutc_input = "datac";
defparam \b2v_inst40|WideOr2~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y4_N5
maxii_lcell \b2v_inst35|Mux7~17 (
// Equation(s):
// \b2v_inst35|Mux7~17_combout  = (((!\b2v_inst35|xhdl0.cnt [0] & !\b2v_inst35|xhdl0.cnt [2])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\b2v_inst35|xhdl0.cnt [0]),
	.datad(\b2v_inst35|xhdl0.cnt [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst35|Mux7~17_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst35|Mux7~17 .lut_mask = "000f";
defparam \b2v_inst35|Mux7~17 .operation_mode = "normal";
defparam \b2v_inst35|Mux7~17 .output_mode = "comb_only";
defparam \b2v_inst35|Mux7~17 .register_cascade_mode = "off";
defparam \b2v_inst35|Mux7~17 .sum_lutc_input = "datac";
defparam \b2v_inst35|Mux7~17 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y4_N8
maxii_lcell \b2v_inst35|Mux6~21 (
// Equation(s):
// \b2v_inst35|Mux6~21_combout  = (\b2v_inst14|rs1 [5] & (!\b2v_inst14|rs1 [1] & (\b2v_inst14|rs1 [4] $ (\b2v_inst14|rs1 [2])))) # (!\b2v_inst14|rs1 [5] & (\b2v_inst14|rs1 [4] & (\b2v_inst14|rs1 [1] & \b2v_inst14|rs1 [2])))

	.clk(gnd),
	.dataa(\b2v_inst14|rs1 [5]),
	.datab(\b2v_inst14|rs1 [4]),
	.datac(\b2v_inst14|rs1 [1]),
	.datad(\b2v_inst14|rs1 [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst35|Mux6~21_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst35|Mux6~21 .lut_mask = "4208";
defparam \b2v_inst35|Mux6~21 .operation_mode = "normal";
defparam \b2v_inst35|Mux6~21 .output_mode = "comb_only";
defparam \b2v_inst35|Mux6~21 .register_cascade_mode = "off";
defparam \b2v_inst35|Mux6~21 .sum_lutc_input = "datac";
defparam \b2v_inst35|Mux6~21 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y4_N9
maxii_lcell \b2v_inst35|Mux6~15 (
// Equation(s):
// \b2v_inst35|Mux6~15_combout  = ((\b2v_inst14|rs1 [3] & (\b2v_inst14|rs1 [0] & \b2v_inst35|Mux6~21_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst14|rs1 [3]),
	.datac(\b2v_inst14|rs1 [0]),
	.datad(\b2v_inst35|Mux6~21_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst35|Mux6~15_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst35|Mux6~15 .lut_mask = "c000";
defparam \b2v_inst35|Mux6~15 .operation_mode = "normal";
defparam \b2v_inst35|Mux6~15 .output_mode = "comb_only";
defparam \b2v_inst35|Mux6~15 .register_cascade_mode = "off";
defparam \b2v_inst35|Mux6~15 .sum_lutc_input = "datac";
defparam \b2v_inst35|Mux6~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y4_N1
maxii_lcell \b2v_inst35|Mux6~16 (
// Equation(s):
// \b2v_inst35|Mux6~16_combout  = (!\b2v_inst35|Equal0~1_combout  & (\b2v_inst35|Add0~2  & ((\b2v_inst35|Mux6~15_combout ) # (!\b2v_inst35|Mux7~17_combout ))))

	.clk(gnd),
	.dataa(\b2v_inst35|Mux7~17_combout ),
	.datab(\b2v_inst35|Equal0~1_combout ),
	.datac(\b2v_inst35|Add0~2 ),
	.datad(\b2v_inst35|Mux6~15_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst35|Mux6~16_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst35|Mux6~16 .lut_mask = "3010";
defparam \b2v_inst35|Mux6~16 .operation_mode = "normal";
defparam \b2v_inst35|Mux6~16 .output_mode = "comb_only";
defparam \b2v_inst35|Mux6~16 .register_cascade_mode = "off";
defparam \b2v_inst35|Mux6~16 .sum_lutc_input = "datac";
defparam \b2v_inst35|Mux6~16 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y3_N6
maxii_lcell \b2v_inst35|Mux6~10 (
// Equation(s):
// \b2v_inst35|Mux6~10_combout  = (!\b2v_inst35|xhdl0.cnt [3] & (((!\b2v_inst35|xhdl0.cnt [0] & !\b2v_inst35|xhdl0.cnt [2]))))

	.clk(gnd),
	.dataa(\b2v_inst35|xhdl0.cnt [3]),
	.datab(vcc),
	.datac(\b2v_inst35|xhdl0.cnt [0]),
	.datad(\b2v_inst35|xhdl0.cnt [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst35|Mux6~10_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst35|Mux6~10 .lut_mask = "0005";
defparam \b2v_inst35|Mux6~10 .operation_mode = "normal";
defparam \b2v_inst35|Mux6~10 .output_mode = "comb_only";
defparam \b2v_inst35|Mux6~10 .register_cascade_mode = "off";
defparam \b2v_inst35|Mux6~10 .sum_lutc_input = "datac";
defparam \b2v_inst35|Mux6~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y5_N4
maxii_lcell \b2v_inst35|Mux4~0 (
// Equation(s):
// \b2v_inst35|Mux4~0_combout  = (((\b2v_inst14|rb1 [5] & \b2v_inst14|rb1 [4])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\b2v_inst14|rb1 [5]),
	.datad(\b2v_inst14|rb1 [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst35|Mux4~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst35|Mux4~0 .lut_mask = "f000";
defparam \b2v_inst35|Mux4~0 .operation_mode = "normal";
defparam \b2v_inst35|Mux4~0 .output_mode = "comb_only";
defparam \b2v_inst35|Mux4~0 .register_cascade_mode = "off";
defparam \b2v_inst35|Mux4~0 .sum_lutc_input = "datac";
defparam \b2v_inst35|Mux4~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y5_N7
maxii_lcell \b2v_inst35|Mux6~11 (
// Equation(s):
// \b2v_inst35|Mux6~11_combout  = (\b2v_inst14|rb1 [3] & ((\b2v_inst14|rb1 [0] $ (!\b2v_inst14|rb1 [2])))) # (!\b2v_inst14|rb1 [3] & (((\b2v_inst14|rb1 [0] & !\b2v_inst14|rb1 [2]))))

	.clk(gnd),
	.dataa(\b2v_inst14|rb1 [3]),
	.datab(vcc),
	.datac(\b2v_inst14|rb1 [0]),
	.datad(\b2v_inst14|rb1 [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst35|Mux6~11_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst35|Mux6~11 .lut_mask = "a05a";
defparam \b2v_inst35|Mux6~11 .operation_mode = "normal";
defparam \b2v_inst35|Mux6~11 .output_mode = "comb_only";
defparam \b2v_inst35|Mux6~11 .register_cascade_mode = "off";
defparam \b2v_inst35|Mux6~11 .sum_lutc_input = "datac";
defparam \b2v_inst35|Mux6~11 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y5_N3
maxii_lcell \b2v_inst35|Mux6~12 (
// Equation(s):
// \b2v_inst35|Mux6~12_combout  = (\b2v_inst14|rb1 [2] & ((\b2v_inst14|rb1 [5] & (!\b2v_inst14|rb1 [4] & !\b2v_inst14|rb1 [1])) # (!\b2v_inst14|rb1 [5] & (\b2v_inst14|rb1 [4] & \b2v_inst14|rb1 [1])))) # (!\b2v_inst14|rb1 [2] & (((\b2v_inst14|rb1 [1]))))

	.clk(gnd),
	.dataa(\b2v_inst14|rb1 [5]),
	.datab(\b2v_inst14|rb1 [2]),
	.datac(\b2v_inst14|rb1 [4]),
	.datad(\b2v_inst14|rb1 [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst35|Mux6~12_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst35|Mux6~12 .lut_mask = "7308";
defparam \b2v_inst35|Mux6~12 .operation_mode = "normal";
defparam \b2v_inst35|Mux6~12 .output_mode = "comb_only";
defparam \b2v_inst35|Mux6~12 .register_cascade_mode = "off";
defparam \b2v_inst35|Mux6~12 .sum_lutc_input = "datac";
defparam \b2v_inst35|Mux6~12 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y5_N4
maxii_lcell \b2v_inst35|Mux6~13 (
// Equation(s):
// \b2v_inst35|Mux6~13_combout  = (\b2v_inst14|rb1 [2] & (((\b2v_inst35|Mux6~11_combout  & \b2v_inst35|Mux6~12_combout )))) # (!\b2v_inst14|rb1 [2] & (\b2v_inst35|Mux4~0_combout  & (!\b2v_inst35|Mux6~11_combout  & !\b2v_inst35|Mux6~12_combout )))

	.clk(gnd),
	.dataa(\b2v_inst14|rb1 [2]),
	.datab(\b2v_inst35|Mux4~0_combout ),
	.datac(\b2v_inst35|Mux6~11_combout ),
	.datad(\b2v_inst35|Mux6~12_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst35|Mux6~13_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst35|Mux6~13 .lut_mask = "a004";
defparam \b2v_inst35|Mux6~13 .operation_mode = "normal";
defparam \b2v_inst35|Mux6~13 .output_mode = "comb_only";
defparam \b2v_inst35|Mux6~13 .register_cascade_mode = "off";
defparam \b2v_inst35|Mux6~13 .sum_lutc_input = "datac";
defparam \b2v_inst35|Mux6~13 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y5_N2
maxii_lcell \b2v_inst35|Mux6~14 (
// Equation(s):
// \b2v_inst35|Mux6~14_combout  = (\b2v_inst35|Mux6~10_combout ) # ((\b2v_inst14|rb1 [6] & (\b2v_inst35|Mux6~2_combout  & \b2v_inst35|Mux6~13_combout )))

	.clk(gnd),
	.dataa(\b2v_inst35|Mux6~10_combout ),
	.datab(\b2v_inst14|rb1 [6]),
	.datac(\b2v_inst35|Mux6~2_combout ),
	.datad(\b2v_inst35|Mux6~13_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst35|Mux6~14_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst35|Mux6~14 .lut_mask = "eaaa";
defparam \b2v_inst35|Mux6~14 .operation_mode = "normal";
defparam \b2v_inst35|Mux6~14 .output_mode = "comb_only";
defparam \b2v_inst35|Mux6~14 .register_cascade_mode = "off";
defparam \b2v_inst35|Mux6~14 .sum_lutc_input = "datac";
defparam \b2v_inst35|Mux6~14 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y5_N3
maxii_lcell \b2v_inst35|Mux6~17 (
// Equation(s):
// \b2v_inst35|Mux6~17_combout  = (\b2v_inst35|lcd_data[3]~9_combout  & ((\b2v_inst35|lcd_data[3]~8_combout ) # ((\b2v_inst35|Mux6~14_combout )))) # (!\b2v_inst35|lcd_data[3]~9_combout  & (!\b2v_inst35|lcd_data[3]~8_combout  & (\b2v_inst35|Mux6~16_combout 
// )))

	.clk(gnd),
	.dataa(\b2v_inst35|lcd_data[3]~9_combout ),
	.datab(\b2v_inst35|lcd_data[3]~8_combout ),
	.datac(\b2v_inst35|Mux6~16_combout ),
	.datad(\b2v_inst35|Mux6~14_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst35|Mux6~17_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst35|Mux6~17 .lut_mask = "ba98";
defparam \b2v_inst35|Mux6~17 .operation_mode = "normal";
defparam \b2v_inst35|Mux6~17 .output_mode = "comb_only";
defparam \b2v_inst35|Mux6~17 .register_cascade_mode = "off";
defparam \b2v_inst35|Mux6~17 .sum_lutc_input = "datac";
defparam \b2v_inst35|Mux6~17 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y5_N4
maxii_lcell \b2v_inst35|Mux6~18 (
// Equation(s):
// \b2v_inst35|Mux6~18_combout  = (\b2v_inst35|lcd_data[3]~8_combout  & ((\b2v_inst35|Mux6~17_combout  & (\b2v_inst41|WideOr2~2_combout )) # (!\b2v_inst35|Mux6~17_combout  & ((\b2v_inst40|WideOr2~2_combout ))))) # (!\b2v_inst35|lcd_data[3]~8_combout  & 
// (((\b2v_inst35|Mux6~17_combout ))))

	.clk(gnd),
	.dataa(\b2v_inst41|WideOr2~2_combout ),
	.datab(\b2v_inst35|lcd_data[3]~8_combout ),
	.datac(\b2v_inst40|WideOr2~2_combout ),
	.datad(\b2v_inst35|Mux6~17_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst35|Mux6~18_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst35|Mux6~18 .lut_mask = "bbc0";
defparam \b2v_inst35|Mux6~18 .operation_mode = "normal";
defparam \b2v_inst35|Mux6~18 .output_mode = "comb_only";
defparam \b2v_inst35|Mux6~18 .register_cascade_mode = "off";
defparam \b2v_inst35|Mux6~18 .sum_lutc_input = "datac";
defparam \b2v_inst35|Mux6~18 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y5_N5
maxii_lcell \b2v_inst35|Mux6~19 (
// Equation(s):
// \b2v_inst35|Mux6~19_combout  = (\b2v_inst35|lcd_data[3]~7_combout  & ((\b2v_inst35|lcd_data[3]~6_combout ) # ((\b2v_inst43|WideOr2~2_combout )))) # (!\b2v_inst35|lcd_data[3]~7_combout  & (!\b2v_inst35|lcd_data[3]~6_combout  & ((\b2v_inst35|Mux6~18_combout 
// ))))

	.clk(gnd),
	.dataa(\b2v_inst35|lcd_data[3]~7_combout ),
	.datab(\b2v_inst35|lcd_data[3]~6_combout ),
	.datac(\b2v_inst43|WideOr2~2_combout ),
	.datad(\b2v_inst35|Mux6~18_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst35|Mux6~19_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst35|Mux6~19 .lut_mask = "b9a8";
defparam \b2v_inst35|Mux6~19 .operation_mode = "normal";
defparam \b2v_inst35|Mux6~19 .output_mode = "comb_only";
defparam \b2v_inst35|Mux6~19 .register_cascade_mode = "off";
defparam \b2v_inst35|Mux6~19 .sum_lutc_input = "datac";
defparam \b2v_inst35|Mux6~19 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y10_N9
maxii_lcell \b2v_inst47|dataout[3]~0 (
// Equation(s):
// \b2v_inst47|dataout[3]~0_combout  = (((\b2v_inst14|yb2 [5] & \b2v_inst14|yb2 [4])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\b2v_inst14|yb2 [5]),
	.datad(\b2v_inst14|yb2 [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst47|dataout[3]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst47|dataout[3]~0 .lut_mask = "f000";
defparam \b2v_inst47|dataout[3]~0 .operation_mode = "normal";
defparam \b2v_inst47|dataout[3]~0 .output_mode = "comb_only";
defparam \b2v_inst47|dataout[3]~0 .register_cascade_mode = "off";
defparam \b2v_inst47|dataout[3]~0 .sum_lutc_input = "datac";
defparam \b2v_inst47|dataout[3]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y10_N1
maxii_lcell \b2v_inst47|WideOr2~0 (
// Equation(s):
// \b2v_inst47|WideOr2~0_combout  = (\b2v_inst14|yb2 [2] & ((\b2v_inst14|yb2 [1] & (!\b2v_inst14|yb2 [5] & \b2v_inst14|yb2 [4])) # (!\b2v_inst14|yb2 [1] & (\b2v_inst14|yb2 [5] & !\b2v_inst14|yb2 [4])))) # (!\b2v_inst14|yb2 [2] & (\b2v_inst14|yb2 [1]))

	.clk(gnd),
	.dataa(\b2v_inst14|yb2 [2]),
	.datab(\b2v_inst14|yb2 [1]),
	.datac(\b2v_inst14|yb2 [5]),
	.datad(\b2v_inst14|yb2 [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst47|WideOr2~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst47|WideOr2~0 .lut_mask = "4c64";
defparam \b2v_inst47|WideOr2~0 .operation_mode = "normal";
defparam \b2v_inst47|WideOr2~0 .output_mode = "comb_only";
defparam \b2v_inst47|WideOr2~0 .register_cascade_mode = "off";
defparam \b2v_inst47|WideOr2~0 .sum_lutc_input = "datac";
defparam \b2v_inst47|WideOr2~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y10_N6
maxii_lcell \b2v_inst47|WideOr2~1 (
// Equation(s):
// \b2v_inst47|WideOr2~1_combout  = (\b2v_inst14|yb2 [6] & ((\b2v_inst14|yb2 [0] & ((\b2v_inst14|yb2 [3]))) # (!\b2v_inst14|yb2 [0] & (!\b2v_inst14|yb2 [2] & !\b2v_inst14|yb2 [3]))))

	.clk(gnd),
	.dataa(\b2v_inst14|yb2 [2]),
	.datab(\b2v_inst14|yb2 [6]),
	.datac(\b2v_inst14|yb2 [0]),
	.datad(\b2v_inst14|yb2 [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst47|WideOr2~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst47|WideOr2~1 .lut_mask = "c004";
defparam \b2v_inst47|WideOr2~1 .operation_mode = "normal";
defparam \b2v_inst47|WideOr2~1 .output_mode = "comb_only";
defparam \b2v_inst47|WideOr2~1 .register_cascade_mode = "off";
defparam \b2v_inst47|WideOr2~1 .sum_lutc_input = "datac";
defparam \b2v_inst47|WideOr2~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y10_N7
maxii_lcell \b2v_inst47|WideOr2~2 (
// Equation(s):
// \b2v_inst47|WideOr2~2_combout  = (\b2v_inst47|WideOr2~1_combout  & ((\b2v_inst47|WideOr2~0_combout  & ((\b2v_inst14|yb2 [2]))) # (!\b2v_inst47|WideOr2~0_combout  & (\b2v_inst47|dataout[3]~0_combout  & !\b2v_inst14|yb2 [2]))))

	.clk(gnd),
	.dataa(\b2v_inst47|dataout[3]~0_combout ),
	.datab(\b2v_inst47|WideOr2~0_combout ),
	.datac(\b2v_inst14|yb2 [2]),
	.datad(\b2v_inst47|WideOr2~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst47|WideOr2~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst47|WideOr2~2 .lut_mask = "c200";
defparam \b2v_inst47|WideOr2~2 .operation_mode = "normal";
defparam \b2v_inst47|WideOr2~2 .output_mode = "comb_only";
defparam \b2v_inst47|WideOr2~2 .register_cascade_mode = "off";
defparam \b2v_inst47|WideOr2~2 .sum_lutc_input = "datac";
defparam \b2v_inst47|WideOr2~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y3_N4
maxii_lcell \b2v_inst46|WideOr2~3 (
// Equation(s):
// \b2v_inst46|WideOr2~3_combout  = (\b2v_inst14|ys2 [1] & (!\b2v_inst14|ys2 [5] & (\b2v_inst14|ys2 [2] & \b2v_inst14|ys2 [4]))) # (!\b2v_inst14|ys2 [1] & (\b2v_inst14|ys2 [5] & (\b2v_inst14|ys2 [2] $ (\b2v_inst14|ys2 [4]))))

	.clk(gnd),
	.dataa(\b2v_inst14|ys2 [1]),
	.datab(\b2v_inst14|ys2 [5]),
	.datac(\b2v_inst14|ys2 [2]),
	.datad(\b2v_inst14|ys2 [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst46|WideOr2~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst46|WideOr2~3 .lut_mask = "2440";
defparam \b2v_inst46|WideOr2~3 .operation_mode = "normal";
defparam \b2v_inst46|WideOr2~3 .output_mode = "comb_only";
defparam \b2v_inst46|WideOr2~3 .register_cascade_mode = "off";
defparam \b2v_inst46|WideOr2~3 .sum_lutc_input = "datac";
defparam \b2v_inst46|WideOr2~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y3_N5
maxii_lcell \b2v_inst46|WideOr2~2 (
// Equation(s):
// \b2v_inst46|WideOr2~2_combout  = ((\b2v_inst14|ys2 [3] & (\b2v_inst14|ys2 [0] & \b2v_inst46|WideOr2~3_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst14|ys2 [3]),
	.datac(\b2v_inst14|ys2 [0]),
	.datad(\b2v_inst46|WideOr2~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst46|WideOr2~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst46|WideOr2~2 .lut_mask = "c000";
defparam \b2v_inst46|WideOr2~2 .operation_mode = "normal";
defparam \b2v_inst46|WideOr2~2 .output_mode = "comb_only";
defparam \b2v_inst46|WideOr2~2 .register_cascade_mode = "off";
defparam \b2v_inst46|WideOr2~2 .sum_lutc_input = "datac";
defparam \b2v_inst46|WideOr2~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y5_N6
maxii_lcell \b2v_inst35|Mux6~20 (
// Equation(s):
// \b2v_inst35|Mux6~20_combout  = (\b2v_inst35|Mux6~19_combout  & ((\b2v_inst47|WideOr2~2_combout ) # ((!\b2v_inst35|lcd_data[3]~6_combout )))) # (!\b2v_inst35|Mux6~19_combout  & (((\b2v_inst46|WideOr2~2_combout  & \b2v_inst35|lcd_data[3]~6_combout ))))

	.clk(gnd),
	.dataa(\b2v_inst35|Mux6~19_combout ),
	.datab(\b2v_inst47|WideOr2~2_combout ),
	.datac(\b2v_inst46|WideOr2~2_combout ),
	.datad(\b2v_inst35|lcd_data[3]~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst35|Mux6~20_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst35|Mux6~20 .lut_mask = "d8aa";
defparam \b2v_inst35|Mux6~20 .operation_mode = "normal";
defparam \b2v_inst35|Mux6~20 .output_mode = "comb_only";
defparam \b2v_inst35|Mux6~20 .register_cascade_mode = "off";
defparam \b2v_inst35|Mux6~20 .sum_lutc_input = "datac";
defparam \b2v_inst35|Mux6~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y10_N1
maxii_lcell \b2v_inst38|WideOr2~3 (
// Equation(s):
// \b2v_inst38|WideOr2~3_combout  = (\b2v_inst14|rs2 [5] & (!\b2v_inst14|rs2 [1] & (\b2v_inst14|rs2 [2] $ (\b2v_inst14|rs2 [4])))) # (!\b2v_inst14|rs2 [5] & (\b2v_inst14|rs2 [2] & (\b2v_inst14|rs2 [4] & \b2v_inst14|rs2 [1])))

	.clk(gnd),
	.dataa(\b2v_inst14|rs2 [2]),
	.datab(\b2v_inst14|rs2 [5]),
	.datac(\b2v_inst14|rs2 [4]),
	.datad(\b2v_inst14|rs2 [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst38|WideOr2~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst38|WideOr2~3 .lut_mask = "2048";
defparam \b2v_inst38|WideOr2~3 .operation_mode = "normal";
defparam \b2v_inst38|WideOr2~3 .output_mode = "comb_only";
defparam \b2v_inst38|WideOr2~3 .register_cascade_mode = "off";
defparam \b2v_inst38|WideOr2~3 .sum_lutc_input = "datac";
defparam \b2v_inst38|WideOr2~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y10_N9
maxii_lcell \b2v_inst38|WideOr2~2 (
// Equation(s):
// \b2v_inst38|WideOr2~2_combout  = (\b2v_inst14|rs2 [3] & (((\b2v_inst14|rs2 [0] & \b2v_inst38|WideOr2~3_combout ))))

	.clk(gnd),
	.dataa(\b2v_inst14|rs2 [3]),
	.datab(vcc),
	.datac(\b2v_inst14|rs2 [0]),
	.datad(\b2v_inst38|WideOr2~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst38|WideOr2~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst38|WideOr2~2 .lut_mask = "a000";
defparam \b2v_inst38|WideOr2~2 .operation_mode = "normal";
defparam \b2v_inst38|WideOr2~2 .output_mode = "comb_only";
defparam \b2v_inst38|WideOr2~2 .register_cascade_mode = "off";
defparam \b2v_inst38|WideOr2~2 .sum_lutc_input = "datac";
defparam \b2v_inst38|WideOr2~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y10_N3
maxii_lcell \b2v_inst39|dataout[3]~0 (
// Equation(s):
// \b2v_inst39|dataout[3]~0_combout  = (((\b2v_inst14|rb2 [5] & \b2v_inst14|rb2 [4])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\b2v_inst14|rb2 [5]),
	.datad(\b2v_inst14|rb2 [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst39|dataout[3]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst39|dataout[3]~0 .lut_mask = "f000";
defparam \b2v_inst39|dataout[3]~0 .operation_mode = "normal";
defparam \b2v_inst39|dataout[3]~0 .output_mode = "comb_only";
defparam \b2v_inst39|dataout[3]~0 .register_cascade_mode = "off";
defparam \b2v_inst39|dataout[3]~0 .sum_lutc_input = "datac";
defparam \b2v_inst39|dataout[3]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y8_N4
maxii_lcell \b2v_inst39|WideOr2~1 (
// Equation(s):
// \b2v_inst39|WideOr2~1_combout  = (\b2v_inst14|rb2 [6] & ((\b2v_inst14|rb2 [0] & ((\b2v_inst14|rb2 [3]))) # (!\b2v_inst14|rb2 [0] & (!\b2v_inst14|rb2 [2] & !\b2v_inst14|rb2 [3]))))

	.clk(gnd),
	.dataa(\b2v_inst14|rb2 [0]),
	.datab(\b2v_inst14|rb2 [2]),
	.datac(\b2v_inst14|rb2 [6]),
	.datad(\b2v_inst14|rb2 [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst39|WideOr2~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst39|WideOr2~1 .lut_mask = "a010";
defparam \b2v_inst39|WideOr2~1 .operation_mode = "normal";
defparam \b2v_inst39|WideOr2~1 .output_mode = "comb_only";
defparam \b2v_inst39|WideOr2~1 .register_cascade_mode = "off";
defparam \b2v_inst39|WideOr2~1 .sum_lutc_input = "datac";
defparam \b2v_inst39|WideOr2~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y10_N9
maxii_lcell \b2v_inst39|WideOr2~0 (
// Equation(s):
// \b2v_inst39|WideOr2~0_combout  = (\b2v_inst14|rb2 [2] & ((\b2v_inst14|rb2 [4] & (!\b2v_inst14|rb2 [5] & \b2v_inst14|rb2 [1])) # (!\b2v_inst14|rb2 [4] & (\b2v_inst14|rb2 [5] & !\b2v_inst14|rb2 [1])))) # (!\b2v_inst14|rb2 [2] & (((\b2v_inst14|rb2 [1]))))

	.clk(gnd),
	.dataa(\b2v_inst14|rb2 [2]),
	.datab(\b2v_inst14|rb2 [4]),
	.datac(\b2v_inst14|rb2 [5]),
	.datad(\b2v_inst14|rb2 [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst39|WideOr2~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst39|WideOr2~0 .lut_mask = "5d20";
defparam \b2v_inst39|WideOr2~0 .operation_mode = "normal";
defparam \b2v_inst39|WideOr2~0 .output_mode = "comb_only";
defparam \b2v_inst39|WideOr2~0 .register_cascade_mode = "off";
defparam \b2v_inst39|WideOr2~0 .sum_lutc_input = "datac";
defparam \b2v_inst39|WideOr2~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y8_N4
maxii_lcell \b2v_inst39|WideOr2~2 (
// Equation(s):
// \b2v_inst39|WideOr2~2_combout  = (\b2v_inst39|WideOr2~1_combout  & ((\b2v_inst14|rb2 [2] & ((\b2v_inst39|WideOr2~0_combout ))) # (!\b2v_inst14|rb2 [2] & (\b2v_inst39|dataout[3]~0_combout  & !\b2v_inst39|WideOr2~0_combout ))))

	.clk(gnd),
	.dataa(\b2v_inst39|dataout[3]~0_combout ),
	.datab(\b2v_inst14|rb2 [2]),
	.datac(\b2v_inst39|WideOr2~1_combout ),
	.datad(\b2v_inst39|WideOr2~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst39|WideOr2~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst39|WideOr2~2 .lut_mask = "c020";
defparam \b2v_inst39|WideOr2~2 .operation_mode = "normal";
defparam \b2v_inst39|WideOr2~2 .output_mode = "comb_only";
defparam \b2v_inst39|WideOr2~2 .register_cascade_mode = "off";
defparam \b2v_inst39|WideOr2~2 .sum_lutc_input = "datac";
defparam \b2v_inst39|WideOr2~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y9_N7
maxii_lcell \b2v_inst45|dataout[3]~0 (
// Equation(s):
// \b2v_inst45|dataout[3]~0_combout  = (((\b2v_inst14|yb1 [5] & \b2v_inst14|yb1 [4])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\b2v_inst14|yb1 [5]),
	.datad(\b2v_inst14|yb1 [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst45|dataout[3]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst45|dataout[3]~0 .lut_mask = "f000";
defparam \b2v_inst45|dataout[3]~0 .operation_mode = "normal";
defparam \b2v_inst45|dataout[3]~0 .output_mode = "comb_only";
defparam \b2v_inst45|dataout[3]~0 .register_cascade_mode = "off";
defparam \b2v_inst45|dataout[3]~0 .sum_lutc_input = "datac";
defparam \b2v_inst45|dataout[3]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y9_N4
maxii_lcell \b2v_inst45|WideOr2~1 (
// Equation(s):
// \b2v_inst45|WideOr2~1_combout  = (\b2v_inst14|yb1 [6] & ((\b2v_inst14|yb1 [3] & ((\b2v_inst14|yb1 [0]))) # (!\b2v_inst14|yb1 [3] & (!\b2v_inst14|yb1 [2] & !\b2v_inst14|yb1 [0]))))

	.clk(gnd),
	.dataa(\b2v_inst14|yb1 [3]),
	.datab(\b2v_inst14|yb1 [2]),
	.datac(\b2v_inst14|yb1 [0]),
	.datad(\b2v_inst14|yb1 [6]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst45|WideOr2~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst45|WideOr2~1 .lut_mask = "a100";
defparam \b2v_inst45|WideOr2~1 .operation_mode = "normal";
defparam \b2v_inst45|WideOr2~1 .output_mode = "comb_only";
defparam \b2v_inst45|WideOr2~1 .register_cascade_mode = "off";
defparam \b2v_inst45|WideOr2~1 .sum_lutc_input = "datac";
defparam \b2v_inst45|WideOr2~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y9_N3
maxii_lcell \b2v_inst45|WideOr2~0 (
// Equation(s):
// \b2v_inst45|WideOr2~0_combout  = (\b2v_inst14|yb1 [2] & ((\b2v_inst14|yb1 [5] & (!\b2v_inst14|yb1 [1] & !\b2v_inst14|yb1 [4])) # (!\b2v_inst14|yb1 [5] & (\b2v_inst14|yb1 [1] & \b2v_inst14|yb1 [4])))) # (!\b2v_inst14|yb1 [2] & (((\b2v_inst14|yb1 [1]))))

	.clk(gnd),
	.dataa(\b2v_inst14|yb1 [5]),
	.datab(\b2v_inst14|yb1 [2]),
	.datac(\b2v_inst14|yb1 [1]),
	.datad(\b2v_inst14|yb1 [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst45|WideOr2~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst45|WideOr2~0 .lut_mask = "7038";
defparam \b2v_inst45|WideOr2~0 .operation_mode = "normal";
defparam \b2v_inst45|WideOr2~0 .output_mode = "comb_only";
defparam \b2v_inst45|WideOr2~0 .register_cascade_mode = "off";
defparam \b2v_inst45|WideOr2~0 .sum_lutc_input = "datac";
defparam \b2v_inst45|WideOr2~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y9_N5
maxii_lcell \b2v_inst45|WideOr2~2 (
// Equation(s):
// \b2v_inst45|WideOr2~2_combout  = (\b2v_inst45|WideOr2~1_combout  & ((\b2v_inst14|yb1 [2] & ((\b2v_inst45|WideOr2~0_combout ))) # (!\b2v_inst14|yb1 [2] & (\b2v_inst45|dataout[3]~0_combout  & !\b2v_inst45|WideOr2~0_combout ))))

	.clk(gnd),
	.dataa(\b2v_inst45|dataout[3]~0_combout ),
	.datab(\b2v_inst14|yb1 [2]),
	.datac(\b2v_inst45|WideOr2~1_combout ),
	.datad(\b2v_inst45|WideOr2~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst45|WideOr2~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst45|WideOr2~2 .lut_mask = "c020";
defparam \b2v_inst45|WideOr2~2 .operation_mode = "normal";
defparam \b2v_inst45|WideOr2~2 .output_mode = "comb_only";
defparam \b2v_inst45|WideOr2~2 .register_cascade_mode = "off";
defparam \b2v_inst45|WideOr2~2 .sum_lutc_input = "datac";
defparam \b2v_inst45|WideOr2~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y8_N3
maxii_lcell \b2v_inst35|Mux6~5 (
// Equation(s):
// \b2v_inst35|Mux6~5_combout  = ((\b2v_inst35|xhdl0.cnt [1] & (\b2v_inst14|ys1 [3] & !\b2v_inst35|xhdl0.cnt [0])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst35|xhdl0.cnt [1]),
	.datac(\b2v_inst14|ys1 [3]),
	.datad(\b2v_inst35|xhdl0.cnt [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst35|Mux6~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst35|Mux6~5 .lut_mask = "00c0";
defparam \b2v_inst35|Mux6~5 .operation_mode = "normal";
defparam \b2v_inst35|Mux6~5 .output_mode = "comb_only";
defparam \b2v_inst35|Mux6~5 .register_cascade_mode = "off";
defparam \b2v_inst35|Mux6~5 .sum_lutc_input = "datac";
defparam \b2v_inst35|Mux6~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y5_N5
maxii_lcell \b2v_inst35|Mux6~6 (
// Equation(s):
// \b2v_inst35|Mux6~6_combout  = (((\b2v_inst35|xhdl0.cnt [0]) # (!\b2v_inst35|xhdl0.cnt [3])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\b2v_inst35|xhdl0.cnt [0]),
	.datad(\b2v_inst35|xhdl0.cnt [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst35|Mux6~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst35|Mux6~6 .lut_mask = "f0ff";
defparam \b2v_inst35|Mux6~6 .operation_mode = "normal";
defparam \b2v_inst35|Mux6~6 .output_mode = "comb_only";
defparam \b2v_inst35|Mux6~6 .register_cascade_mode = "off";
defparam \b2v_inst35|Mux6~6 .sum_lutc_input = "datac";
defparam \b2v_inst35|Mux6~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y6_N7
maxii_lcell \b2v_inst35|Mux6~3 (
// Equation(s):
// \b2v_inst35|Mux6~3_combout  = (\b2v_inst14|ys1 [1] & (!\b2v_inst14|ys1 [5] & (\b2v_inst14|ys1 [4] & \b2v_inst14|ys1 [2]))) # (!\b2v_inst14|ys1 [1] & (\b2v_inst14|ys1 [5] & (\b2v_inst14|ys1 [4] $ (\b2v_inst14|ys1 [2]))))

	.clk(gnd),
	.dataa(\b2v_inst14|ys1 [1]),
	.datab(\b2v_inst14|ys1 [5]),
	.datac(\b2v_inst14|ys1 [4]),
	.datad(\b2v_inst14|ys1 [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst35|Mux6~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst35|Mux6~3 .lut_mask = "2440";
defparam \b2v_inst35|Mux6~3 .operation_mode = "normal";
defparam \b2v_inst35|Mux6~3 .output_mode = "comb_only";
defparam \b2v_inst35|Mux6~3 .register_cascade_mode = "off";
defparam \b2v_inst35|Mux6~3 .sum_lutc_input = "datac";
defparam \b2v_inst35|Mux6~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y8_N8
maxii_lcell \b2v_inst35|Mux6~4 (
// Equation(s):
// \b2v_inst35|Mux6~4_combout  = (\b2v_inst35|Mux6~3_combout  & (\b2v_inst14|ys1 [0] $ (((!\b2v_inst14|ys1 [2] & !\b2v_inst14|ys1 [3])))))

	.clk(gnd),
	.dataa(\b2v_inst14|ys1 [0]),
	.datab(\b2v_inst14|ys1 [2]),
	.datac(\b2v_inst14|ys1 [3]),
	.datad(\b2v_inst35|Mux6~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst35|Mux6~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst35|Mux6~4 .lut_mask = "a900";
defparam \b2v_inst35|Mux6~4 .operation_mode = "normal";
defparam \b2v_inst35|Mux6~4 .output_mode = "comb_only";
defparam \b2v_inst35|Mux6~4 .register_cascade_mode = "off";
defparam \b2v_inst35|Mux6~4 .sum_lutc_input = "datac";
defparam \b2v_inst35|Mux6~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y8_N0
maxii_lcell \b2v_inst35|Mux6~7 (
// Equation(s):
// \b2v_inst35|Mux6~7_combout  = (\b2v_inst35|Mux6~5_combout  & ((\b2v_inst35|Mux6~4_combout ) # ((!\b2v_inst35|xhdl0.cnt [1] & \b2v_inst35|Mux6~6_combout )))) # (!\b2v_inst35|Mux6~5_combout  & (!\b2v_inst35|xhdl0.cnt [1] & (\b2v_inst35|Mux6~6_combout )))

	.clk(gnd),
	.dataa(\b2v_inst35|Mux6~5_combout ),
	.datab(\b2v_inst35|xhdl0.cnt [1]),
	.datac(\b2v_inst35|Mux6~6_combout ),
	.datad(\b2v_inst35|Mux6~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst35|Mux6~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst35|Mux6~7 .lut_mask = "ba30";
defparam \b2v_inst35|Mux6~7 .operation_mode = "normal";
defparam \b2v_inst35|Mux6~7 .output_mode = "comb_only";
defparam \b2v_inst35|Mux6~7 .register_cascade_mode = "off";
defparam \b2v_inst35|Mux6~7 .sum_lutc_input = "datac";
defparam \b2v_inst35|Mux6~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y8_N1
maxii_lcell \b2v_inst35|Mux6~8 (
// Equation(s):
// \b2v_inst35|Mux6~8_combout  = (\b2v_inst35|lcd_data[3]~4_combout  & (\b2v_inst35|lcd_data[3]~5_combout )) # (!\b2v_inst35|lcd_data[3]~4_combout  & ((\b2v_inst35|lcd_data[3]~5_combout  & (\b2v_inst45|WideOr2~2_combout )) # 
// (!\b2v_inst35|lcd_data[3]~5_combout  & ((\b2v_inst35|Mux6~7_combout )))))

	.clk(gnd),
	.dataa(\b2v_inst35|lcd_data[3]~4_combout ),
	.datab(\b2v_inst35|lcd_data[3]~5_combout ),
	.datac(\b2v_inst45|WideOr2~2_combout ),
	.datad(\b2v_inst35|Mux6~7_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst35|Mux6~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst35|Mux6~8 .lut_mask = "d9c8";
defparam \b2v_inst35|Mux6~8 .operation_mode = "normal";
defparam \b2v_inst35|Mux6~8 .output_mode = "comb_only";
defparam \b2v_inst35|Mux6~8 .register_cascade_mode = "off";
defparam \b2v_inst35|Mux6~8 .sum_lutc_input = "datac";
defparam \b2v_inst35|Mux6~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y8_N2
maxii_lcell \b2v_inst35|Mux6~9 (
// Equation(s):
// \b2v_inst35|Mux6~9_combout  = (\b2v_inst35|lcd_data[3]~4_combout  & ((\b2v_inst35|Mux6~8_combout  & ((\b2v_inst39|WideOr2~2_combout ))) # (!\b2v_inst35|Mux6~8_combout  & (\b2v_inst38|WideOr2~2_combout )))) # (!\b2v_inst35|lcd_data[3]~4_combout  & 
// (((\b2v_inst35|Mux6~8_combout ))))

	.clk(gnd),
	.dataa(\b2v_inst35|lcd_data[3]~4_combout ),
	.datab(\b2v_inst38|WideOr2~2_combout ),
	.datac(\b2v_inst39|WideOr2~2_combout ),
	.datad(\b2v_inst35|Mux6~8_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst35|Mux6~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst35|Mux6~9 .lut_mask = "f588";
defparam \b2v_inst35|Mux6~9 .operation_mode = "normal";
defparam \b2v_inst35|Mux6~9 .output_mode = "comb_only";
defparam \b2v_inst35|Mux6~9 .register_cascade_mode = "off";
defparam \b2v_inst35|Mux6~9 .sum_lutc_input = "datac";
defparam \b2v_inst35|Mux6~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y5_N1
maxii_lcell \b2v_inst35|lcd_data[1] (
// Equation(s):
// \b2v_inst35|lcd_data [1] = DFFEAS((\b2v_inst35|lcd_data[3]~10_combout  & (\b2v_inst42|WideOr2~2_combout )) # (!\b2v_inst35|lcd_data[3]~10_combout  & (((\b2v_inst35|Mux6~9_combout )))), GLOBAL(\clock~combout ), VCC, , \b2v_inst35|lcd_data[7]~3_combout , 
// \b2v_inst35|Mux6~20_combout , , \b2v_inst35|lcd_data[3]~16_combout , \b2v_inst35|lcd_data[3]~17_combout )

	.clk(\clock~combout ),
	.dataa(\b2v_inst35|lcd_data[3]~10_combout ),
	.datab(\b2v_inst42|WideOr2~2_combout ),
	.datac(\b2v_inst35|Mux6~20_combout ),
	.datad(\b2v_inst35|Mux6~9_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\b2v_inst35|lcd_data[3]~16_combout ),
	.sload(\b2v_inst35|lcd_data[3]~17_combout ),
	.ena(\b2v_inst35|lcd_data[7]~3_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst35|lcd_data [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst35|lcd_data[1] .lut_mask = "dd88";
defparam \b2v_inst35|lcd_data[1] .operation_mode = "normal";
defparam \b2v_inst35|lcd_data[1] .output_mode = "reg_only";
defparam \b2v_inst35|lcd_data[1] .register_cascade_mode = "off";
defparam \b2v_inst35|lcd_data[1] .sum_lutc_input = "datac";
defparam \b2v_inst35|lcd_data[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X16_Y10_N1
maxii_lcell \b2v_inst42|WideOr1~0 (
// Equation(s):
// \b2v_inst42|WideOr1~0_combout  = (\b2v_inst14|gs2 [5] & (((!\b2v_inst14|gs2 [3] & !\b2v_inst14|gs2 [2])))) # (!\b2v_inst14|gs2 [5] & (((\b2v_inst14|gs2 [3]))))

	.clk(gnd),
	.dataa(\b2v_inst14|gs2 [5]),
	.datab(vcc),
	.datac(\b2v_inst14|gs2 [3]),
	.datad(\b2v_inst14|gs2 [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst42|WideOr1~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst42|WideOr1~0 .lut_mask = "505a";
defparam \b2v_inst42|WideOr1~0 .operation_mode = "normal";
defparam \b2v_inst42|WideOr1~0 .output_mode = "comb_only";
defparam \b2v_inst42|WideOr1~0 .register_cascade_mode = "off";
defparam \b2v_inst42|WideOr1~0 .sum_lutc_input = "datac";
defparam \b2v_inst42|WideOr1~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y10_N9
maxii_lcell \b2v_inst42|WideOr1~1 (
// Equation(s):
// \b2v_inst42|WideOr1~1_combout  = (\b2v_inst14|gs2 [0] & (\b2v_inst42|WideOr1~0_combout  & (\b2v_inst14|gs2 [1] & \b2v_inst14|gs2 [4])))

	.clk(gnd),
	.dataa(\b2v_inst14|gs2 [0]),
	.datab(\b2v_inst42|WideOr1~0_combout ),
	.datac(\b2v_inst14|gs2 [1]),
	.datad(\b2v_inst14|gs2 [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst42|WideOr1~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst42|WideOr1~1 .lut_mask = "8000";
defparam \b2v_inst42|WideOr1~1 .operation_mode = "normal";
defparam \b2v_inst42|WideOr1~1 .output_mode = "comb_only";
defparam \b2v_inst42|WideOr1~1 .register_cascade_mode = "off";
defparam \b2v_inst42|WideOr1~1 .sum_lutc_input = "datac";
defparam \b2v_inst42|WideOr1~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y10_N0
maxii_lcell \b2v_inst47|WideOr1~1 (
// Equation(s):
// \b2v_inst47|WideOr1~1_combout  = (\b2v_inst14|yb2 [5] & (!\b2v_inst14|yb2 [3] & (\b2v_inst14|yb2 [6] $ (\b2v_inst14|yb2 [1])))) # (!\b2v_inst14|yb2 [5] & (\b2v_inst14|yb2 [6] & (\b2v_inst14|yb2 [1] & \b2v_inst14|yb2 [3])))

	.clk(gnd),
	.dataa(\b2v_inst14|yb2 [6]),
	.datab(\b2v_inst14|yb2 [5]),
	.datac(\b2v_inst14|yb2 [1]),
	.datad(\b2v_inst14|yb2 [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst47|WideOr1~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst47|WideOr1~1 .lut_mask = "2048";
defparam \b2v_inst47|WideOr1~1 .operation_mode = "normal";
defparam \b2v_inst47|WideOr1~1 .output_mode = "comb_only";
defparam \b2v_inst47|WideOr1~1 .register_cascade_mode = "off";
defparam \b2v_inst47|WideOr1~1 .sum_lutc_input = "datac";
defparam \b2v_inst47|WideOr1~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y10_N7
maxii_lcell \b2v_inst47|WideOr1~0 (
// Equation(s):
// \b2v_inst47|WideOr1~0_combout  = ((\b2v_inst14|yb2 [4] & ((!\b2v_inst14|yb2 [5]) # (!\b2v_inst14|yb2 [2]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst14|yb2 [4]),
	.datac(\b2v_inst14|yb2 [2]),
	.datad(\b2v_inst14|yb2 [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst47|WideOr1~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst47|WideOr1~0 .lut_mask = "0ccc";
defparam \b2v_inst47|WideOr1~0 .operation_mode = "normal";
defparam \b2v_inst47|WideOr1~0 .output_mode = "comb_only";
defparam \b2v_inst47|WideOr1~0 .register_cascade_mode = "off";
defparam \b2v_inst47|WideOr1~0 .sum_lutc_input = "datac";
defparam \b2v_inst47|WideOr1~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y10_N0
maxii_lcell \b2v_inst47|WideOr1~2 (
// Equation(s):
// \b2v_inst47|WideOr1~2_combout  = (\b2v_inst47|WideOr1~1_combout  & (\b2v_inst47|WideOr1~0_combout  & (\b2v_inst14|yb2 [0] $ (!\b2v_inst14|yb2 [1]))))

	.clk(gnd),
	.dataa(\b2v_inst14|yb2 [0]),
	.datab(\b2v_inst14|yb2 [1]),
	.datac(\b2v_inst47|WideOr1~1_combout ),
	.datad(\b2v_inst47|WideOr1~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst47|WideOr1~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst47|WideOr1~2 .lut_mask = "9000";
defparam \b2v_inst47|WideOr1~2 .operation_mode = "normal";
defparam \b2v_inst47|WideOr1~2 .output_mode = "comb_only";
defparam \b2v_inst47|WideOr1~2 .register_cascade_mode = "off";
defparam \b2v_inst47|WideOr1~2 .sum_lutc_input = "datac";
defparam \b2v_inst47|WideOr1~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y9_N2
maxii_lcell \b2v_inst43|WideOr1~0 (
// Equation(s):
// \b2v_inst43|WideOr1~0_combout  = (\b2v_inst14|gb2 [4] & (((!\b2v_inst14|gb2 [5]) # (!\b2v_inst14|gb2 [2]))))

	.clk(gnd),
	.dataa(\b2v_inst14|gb2 [4]),
	.datab(vcc),
	.datac(\b2v_inst14|gb2 [2]),
	.datad(\b2v_inst14|gb2 [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst43|WideOr1~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst43|WideOr1~0 .lut_mask = "0aaa";
defparam \b2v_inst43|WideOr1~0 .operation_mode = "normal";
defparam \b2v_inst43|WideOr1~0 .output_mode = "comb_only";
defparam \b2v_inst43|WideOr1~0 .register_cascade_mode = "off";
defparam \b2v_inst43|WideOr1~0 .sum_lutc_input = "datac";
defparam \b2v_inst43|WideOr1~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y9_N1
maxii_lcell \b2v_inst43|WideOr1~1 (
// Equation(s):
// \b2v_inst43|WideOr1~1_combout  = (\b2v_inst14|gb2 [5] & (!\b2v_inst14|gb2 [3] & (\b2v_inst14|gb2 [6] $ (\b2v_inst14|gb2 [1])))) # (!\b2v_inst14|gb2 [5] & (\b2v_inst14|gb2 [3] & (\b2v_inst14|gb2 [6] & \b2v_inst14|gb2 [1])))

	.clk(gnd),
	.dataa(\b2v_inst14|gb2 [5]),
	.datab(\b2v_inst14|gb2 [3]),
	.datac(\b2v_inst14|gb2 [6]),
	.datad(\b2v_inst14|gb2 [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst43|WideOr1~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst43|WideOr1~1 .lut_mask = "4220";
defparam \b2v_inst43|WideOr1~1 .operation_mode = "normal";
defparam \b2v_inst43|WideOr1~1 .output_mode = "comb_only";
defparam \b2v_inst43|WideOr1~1 .register_cascade_mode = "off";
defparam \b2v_inst43|WideOr1~1 .sum_lutc_input = "datac";
defparam \b2v_inst43|WideOr1~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y9_N7
maxii_lcell \b2v_inst43|WideOr1~2 (
// Equation(s):
// \b2v_inst43|WideOr1~2_combout  = (\b2v_inst43|WideOr1~0_combout  & (\b2v_inst43|WideOr1~1_combout  & (\b2v_inst14|gb2 [0] $ (!\b2v_inst14|gb2 [1]))))

	.clk(gnd),
	.dataa(\b2v_inst14|gb2 [0]),
	.datab(\b2v_inst43|WideOr1~0_combout ),
	.datac(\b2v_inst14|gb2 [1]),
	.datad(\b2v_inst43|WideOr1~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst43|WideOr1~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst43|WideOr1~2 .lut_mask = "8400";
defparam \b2v_inst43|WideOr1~2 .operation_mode = "normal";
defparam \b2v_inst43|WideOr1~2 .output_mode = "comb_only";
defparam \b2v_inst43|WideOr1~2 .register_cascade_mode = "off";
defparam \b2v_inst43|WideOr1~2 .sum_lutc_input = "datac";
defparam \b2v_inst43|WideOr1~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y4_N5
maxii_lcell \b2v_inst46|WideOr1~0 (
// Equation(s):
// \b2v_inst46|WideOr1~0_combout  = ((\b2v_inst14|ys2 [3] & ((!\b2v_inst14|ys2 [5]))) # (!\b2v_inst14|ys2 [3] & (!\b2v_inst14|ys2 [2] & \b2v_inst14|ys2 [5])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst14|ys2 [2]),
	.datac(\b2v_inst14|ys2 [3]),
	.datad(\b2v_inst14|ys2 [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst46|WideOr1~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst46|WideOr1~0 .lut_mask = "03f0";
defparam \b2v_inst46|WideOr1~0 .operation_mode = "normal";
defparam \b2v_inst46|WideOr1~0 .output_mode = "comb_only";
defparam \b2v_inst46|WideOr1~0 .register_cascade_mode = "off";
defparam \b2v_inst46|WideOr1~0 .sum_lutc_input = "datac";
defparam \b2v_inst46|WideOr1~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y4_N0
maxii_lcell \b2v_inst46|WideOr1~1 (
// Equation(s):
// \b2v_inst46|WideOr1~1_combout  = (\b2v_inst14|ys2 [1] & (\b2v_inst14|ys2 [4] & (\b2v_inst46|WideOr1~0_combout  & \b2v_inst14|ys2 [0])))

	.clk(gnd),
	.dataa(\b2v_inst14|ys2 [1]),
	.datab(\b2v_inst14|ys2 [4]),
	.datac(\b2v_inst46|WideOr1~0_combout ),
	.datad(\b2v_inst14|ys2 [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst46|WideOr1~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst46|WideOr1~1 .lut_mask = "8000";
defparam \b2v_inst46|WideOr1~1 .operation_mode = "normal";
defparam \b2v_inst46|WideOr1~1 .output_mode = "comb_only";
defparam \b2v_inst46|WideOr1~1 .register_cascade_mode = "off";
defparam \b2v_inst46|WideOr1~1 .sum_lutc_input = "datac";
defparam \b2v_inst46|WideOr1~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y8_N1
maxii_lcell \b2v_inst41|WideOr1~0 (
// Equation(s):
// \b2v_inst41|WideOr1~0_combout  = ((\b2v_inst14|gb1 [4] & ((!\b2v_inst14|gb1 [5]) # (!\b2v_inst14|gb1 [2]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst14|gb1 [2]),
	.datac(\b2v_inst14|gb1 [5]),
	.datad(\b2v_inst14|gb1 [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst41|WideOr1~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst41|WideOr1~0 .lut_mask = "3f00";
defparam \b2v_inst41|WideOr1~0 .operation_mode = "normal";
defparam \b2v_inst41|WideOr1~0 .output_mode = "comb_only";
defparam \b2v_inst41|WideOr1~0 .register_cascade_mode = "off";
defparam \b2v_inst41|WideOr1~0 .sum_lutc_input = "datac";
defparam \b2v_inst41|WideOr1~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y4_N7
maxii_lcell \b2v_inst41|WideOr1~1 (
// Equation(s):
// \b2v_inst41|WideOr1~1_combout  = (\b2v_inst14|gb1 [3] & (\b2v_inst14|gb1 [6] & (\b2v_inst14|gb1 [1] & !\b2v_inst14|gb1 [5]))) # (!\b2v_inst14|gb1 [3] & (\b2v_inst14|gb1 [5] & (\b2v_inst14|gb1 [6] $ (\b2v_inst14|gb1 [1]))))

	.clk(gnd),
	.dataa(\b2v_inst14|gb1 [6]),
	.datab(\b2v_inst14|gb1 [1]),
	.datac(\b2v_inst14|gb1 [3]),
	.datad(\b2v_inst14|gb1 [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst41|WideOr1~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst41|WideOr1~1 .lut_mask = "0680";
defparam \b2v_inst41|WideOr1~1 .operation_mode = "normal";
defparam \b2v_inst41|WideOr1~1 .output_mode = "comb_only";
defparam \b2v_inst41|WideOr1~1 .register_cascade_mode = "off";
defparam \b2v_inst41|WideOr1~1 .sum_lutc_input = "datac";
defparam \b2v_inst41|WideOr1~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y4_N8
maxii_lcell \b2v_inst41|WideOr1~2 (
// Equation(s):
// \b2v_inst41|WideOr1~2_combout  = (\b2v_inst41|WideOr1~0_combout  & (\b2v_inst41|WideOr1~1_combout  & (\b2v_inst14|gb1 [0] $ (!\b2v_inst14|gb1 [1]))))

	.clk(gnd),
	.dataa(\b2v_inst14|gb1 [0]),
	.datab(\b2v_inst14|gb1 [1]),
	.datac(\b2v_inst41|WideOr1~0_combout ),
	.datad(\b2v_inst41|WideOr1~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst41|WideOr1~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst41|WideOr1~2 .lut_mask = "9000";
defparam \b2v_inst41|WideOr1~2 .operation_mode = "normal";
defparam \b2v_inst41|WideOr1~2 .output_mode = "comb_only";
defparam \b2v_inst41|WideOr1~2 .register_cascade_mode = "off";
defparam \b2v_inst41|WideOr1~2 .sum_lutc_input = "datac";
defparam \b2v_inst41|WideOr1~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y5_N2
maxii_lcell \b2v_inst35|Mux5~20 (
// Equation(s):
// \b2v_inst35|Mux5~20_combout  = (\b2v_inst14|rb1 [0] & (\b2v_inst14|rb1 [1] & (\b2v_inst14|rb1 [3] $ (!\b2v_inst14|rb1 [6])))) # (!\b2v_inst14|rb1 [0] & (!\b2v_inst14|rb1 [3] & (\b2v_inst14|rb1 [6] & !\b2v_inst14|rb1 [1])))

	.clk(gnd),
	.dataa(\b2v_inst14|rb1 [3]),
	.datab(\b2v_inst14|rb1 [6]),
	.datac(\b2v_inst14|rb1 [0]),
	.datad(\b2v_inst14|rb1 [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst35|Mux5~20_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst35|Mux5~20 .lut_mask = "9004";
defparam \b2v_inst35|Mux5~20 .operation_mode = "normal";
defparam \b2v_inst35|Mux5~20 .output_mode = "comb_only";
defparam \b2v_inst35|Mux5~20 .register_cascade_mode = "off";
defparam \b2v_inst35|Mux5~20 .sum_lutc_input = "datac";
defparam \b2v_inst35|Mux5~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y5_N1
maxii_lcell \b2v_inst35|Mux5~21 (
// Equation(s):
// \b2v_inst35|Mux5~21_combout  = (\b2v_inst14|rb1 [3] & (((!\b2v_inst14|rb1 [5])))) # (!\b2v_inst14|rb1 [3] & (((\b2v_inst14|rb1 [5] & !\b2v_inst14|rb1 [2]))))

	.clk(gnd),
	.dataa(\b2v_inst14|rb1 [3]),
	.datab(vcc),
	.datac(\b2v_inst14|rb1 [5]),
	.datad(\b2v_inst14|rb1 [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst35|Mux5~21_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst35|Mux5~21 .lut_mask = "0a5a";
defparam \b2v_inst35|Mux5~21 .operation_mode = "normal";
defparam \b2v_inst35|Mux5~21 .output_mode = "comb_only";
defparam \b2v_inst35|Mux5~21 .register_cascade_mode = "off";
defparam \b2v_inst35|Mux5~21 .sum_lutc_input = "datac";
defparam \b2v_inst35|Mux5~21 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y4_N0
maxii_lcell \b2v_inst35|Mux5~22 (
// Equation(s):
// \b2v_inst35|Mux5~22_combout  = (\b2v_inst35|Mux6~10_combout ) # ((\b2v_inst35|Mux7~6_combout  & (\b2v_inst35|Mux5~20_combout  & \b2v_inst35|Mux5~21_combout )))

	.clk(gnd),
	.dataa(\b2v_inst35|Mux6~10_combout ),
	.datab(\b2v_inst35|Mux7~6_combout ),
	.datac(\b2v_inst35|Mux5~20_combout ),
	.datad(\b2v_inst35|Mux5~21_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst35|Mux5~22_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst35|Mux5~22 .lut_mask = "eaaa";
defparam \b2v_inst35|Mux5~22 .operation_mode = "normal";
defparam \b2v_inst35|Mux5~22 .output_mode = "comb_only";
defparam \b2v_inst35|Mux5~22 .register_cascade_mode = "off";
defparam \b2v_inst35|Mux5~22 .sum_lutc_input = "datac";
defparam \b2v_inst35|Mux5~22 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y4_N1
maxii_lcell \b2v_inst40|WideOr1~0 (
// Equation(s):
// \b2v_inst40|WideOr1~0_combout  = (\b2v_inst14|gs1 [5] & (!\b2v_inst14|gs1 [2] & ((!\b2v_inst14|gs1 [3])))) # (!\b2v_inst14|gs1 [5] & (((\b2v_inst14|gs1 [3]))))

	.clk(gnd),
	.dataa(\b2v_inst14|gs1 [5]),
	.datab(\b2v_inst14|gs1 [2]),
	.datac(vcc),
	.datad(\b2v_inst14|gs1 [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst40|WideOr1~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst40|WideOr1~0 .lut_mask = "5522";
defparam \b2v_inst40|WideOr1~0 .operation_mode = "normal";
defparam \b2v_inst40|WideOr1~0 .output_mode = "comb_only";
defparam \b2v_inst40|WideOr1~0 .register_cascade_mode = "off";
defparam \b2v_inst40|WideOr1~0 .sum_lutc_input = "datac";
defparam \b2v_inst40|WideOr1~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y4_N2
maxii_lcell \b2v_inst40|WideOr1~1 (
// Equation(s):
// \b2v_inst40|WideOr1~1_combout  = (\b2v_inst14|gs1 [4] & (\b2v_inst14|gs1 [1] & (\b2v_inst14|gs1 [0] & \b2v_inst40|WideOr1~0_combout )))

	.clk(gnd),
	.dataa(\b2v_inst14|gs1 [4]),
	.datab(\b2v_inst14|gs1 [1]),
	.datac(\b2v_inst14|gs1 [0]),
	.datad(\b2v_inst40|WideOr1~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst40|WideOr1~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst40|WideOr1~1 .lut_mask = "8000";
defparam \b2v_inst40|WideOr1~1 .operation_mode = "normal";
defparam \b2v_inst40|WideOr1~1 .output_mode = "comb_only";
defparam \b2v_inst40|WideOr1~1 .register_cascade_mode = "off";
defparam \b2v_inst40|WideOr1~1 .sum_lutc_input = "datac";
defparam \b2v_inst40|WideOr1~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y3_N4
maxii_lcell \b2v_inst35|Mux5~23 (
// Equation(s):
// \b2v_inst35|Mux5~23_combout  = (\b2v_inst35|cnt~3_combout  & (\b2v_inst35|Add0~2  & ((\b2v_inst35|Equal0~1_combout ) # (!\b2v_inst35|Add0~3 )))) # (!\b2v_inst35|cnt~3_combout  & ((\b2v_inst35|Add0~2 ) # ((\b2v_inst35|Equal0~1_combout ) # 
// (!\b2v_inst35|Add0~3 ))))

	.clk(gnd),
	.dataa(\b2v_inst35|cnt~3_combout ),
	.datab(\b2v_inst35|Add0~2 ),
	.datac(\b2v_inst35|Add0~3 ),
	.datad(\b2v_inst35|Equal0~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst35|Mux5~23_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst35|Mux5~23 .lut_mask = "dd4d";
defparam \b2v_inst35|Mux5~23 .operation_mode = "normal";
defparam \b2v_inst35|Mux5~23 .output_mode = "comb_only";
defparam \b2v_inst35|Mux5~23 .register_cascade_mode = "off";
defparam \b2v_inst35|Mux5~23 .sum_lutc_input = "datac";
defparam \b2v_inst35|Mux5~23 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y4_N7
maxii_lcell \b2v_inst35|Mux5~11 (
// Equation(s):
// \b2v_inst35|Mux5~11_combout  = ((\b2v_inst14|rs1 [5] & (!\b2v_inst14|rs1 [2] & !\b2v_inst14|rs1 [3])) # (!\b2v_inst14|rs1 [5] & ((\b2v_inst14|rs1 [3]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst14|rs1 [2]),
	.datac(\b2v_inst14|rs1 [5]),
	.datad(\b2v_inst14|rs1 [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst35|Mux5~11_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst35|Mux5~11 .lut_mask = "0f30";
defparam \b2v_inst35|Mux5~11 .operation_mode = "normal";
defparam \b2v_inst35|Mux5~11 .output_mode = "comb_only";
defparam \b2v_inst35|Mux5~11 .register_cascade_mode = "off";
defparam \b2v_inst35|Mux5~11 .sum_lutc_input = "datac";
defparam \b2v_inst35|Mux5~11 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y4_N6
maxii_lcell \b2v_inst35|Mux5~30 (
// Equation(s):
// \b2v_inst35|Mux5~30_combout  = (\b2v_inst14|rs1 [0] & (\b2v_inst14|rs1 [1] & (\b2v_inst35|Mux5~11_combout )))

	.clk(gnd),
	.dataa(\b2v_inst14|rs1 [0]),
	.datab(\b2v_inst14|rs1 [1]),
	.datac(\b2v_inst35|Mux5~11_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst35|Mux5~30_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst35|Mux5~30 .lut_mask = "8080";
defparam \b2v_inst35|Mux5~30 .operation_mode = "normal";
defparam \b2v_inst35|Mux5~30 .output_mode = "comb_only";
defparam \b2v_inst35|Mux5~30 .register_cascade_mode = "off";
defparam \b2v_inst35|Mux5~30 .sum_lutc_input = "datac";
defparam \b2v_inst35|Mux5~30 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y4_N2
maxii_lcell \b2v_inst35|Mux5~24 (
// Equation(s):
// \b2v_inst35|Mux5~24_combout  = (\b2v_inst35|Mux7~10_combout  & (((\b2v_inst14|rs1 [4] & \b2v_inst35|Mux5~30_combout )))) # (!\b2v_inst35|Mux7~10_combout  & (\b2v_inst35|Mux5~23_combout ))

	.clk(gnd),
	.dataa(\b2v_inst35|Mux5~23_combout ),
	.datab(\b2v_inst14|rs1 [4]),
	.datac(\b2v_inst35|Mux5~30_combout ),
	.datad(\b2v_inst35|Mux7~10_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst35|Mux5~24_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst35|Mux5~24 .lut_mask = "c0aa";
defparam \b2v_inst35|Mux5~24 .operation_mode = "normal";
defparam \b2v_inst35|Mux5~24 .output_mode = "comb_only";
defparam \b2v_inst35|Mux5~24 .register_cascade_mode = "off";
defparam \b2v_inst35|Mux5~24 .sum_lutc_input = "datac";
defparam \b2v_inst35|Mux5~24 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y4_N3
maxii_lcell \b2v_inst35|Mux5~25 (
// Equation(s):
// \b2v_inst35|Mux5~25_combout  = (\b2v_inst35|lcd_data[3]~8_combout  & ((\b2v_inst35|lcd_data[3]~9_combout ) # ((\b2v_inst40|WideOr1~1_combout )))) # (!\b2v_inst35|lcd_data[3]~8_combout  & (!\b2v_inst35|lcd_data[3]~9_combout  & ((\b2v_inst35|Mux5~24_combout 
// ))))

	.clk(gnd),
	.dataa(\b2v_inst35|lcd_data[3]~8_combout ),
	.datab(\b2v_inst35|lcd_data[3]~9_combout ),
	.datac(\b2v_inst40|WideOr1~1_combout ),
	.datad(\b2v_inst35|Mux5~24_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst35|Mux5~25_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst35|Mux5~25 .lut_mask = "b9a8";
defparam \b2v_inst35|Mux5~25 .operation_mode = "normal";
defparam \b2v_inst35|Mux5~25 .output_mode = "comb_only";
defparam \b2v_inst35|Mux5~25 .register_cascade_mode = "off";
defparam \b2v_inst35|Mux5~25 .sum_lutc_input = "datac";
defparam \b2v_inst35|Mux5~25 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y4_N4
maxii_lcell \b2v_inst35|Mux5~26 (
// Equation(s):
// \b2v_inst35|Mux5~26_combout  = (\b2v_inst35|lcd_data[3]~9_combout  & ((\b2v_inst35|Mux5~25_combout  & (\b2v_inst41|WideOr1~2_combout )) # (!\b2v_inst35|Mux5~25_combout  & ((\b2v_inst35|Mux5~22_combout ))))) # (!\b2v_inst35|lcd_data[3]~9_combout  & 
// (((\b2v_inst35|Mux5~25_combout ))))

	.clk(gnd),
	.dataa(\b2v_inst41|WideOr1~2_combout ),
	.datab(\b2v_inst35|lcd_data[3]~9_combout ),
	.datac(\b2v_inst35|Mux5~22_combout ),
	.datad(\b2v_inst35|Mux5~25_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst35|Mux5~26_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst35|Mux5~26 .lut_mask = "bbc0";
defparam \b2v_inst35|Mux5~26 .operation_mode = "normal";
defparam \b2v_inst35|Mux5~26 .output_mode = "comb_only";
defparam \b2v_inst35|Mux5~26 .register_cascade_mode = "off";
defparam \b2v_inst35|Mux5~26 .sum_lutc_input = "datac";
defparam \b2v_inst35|Mux5~26 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y4_N5
maxii_lcell \b2v_inst35|Mux5~27 (
// Equation(s):
// \b2v_inst35|Mux5~27_combout  = (\b2v_inst35|lcd_data[3]~6_combout  & ((\b2v_inst46|WideOr1~1_combout ) # ((\b2v_inst35|lcd_data[3]~7_combout )))) # (!\b2v_inst35|lcd_data[3]~6_combout  & (((!\b2v_inst35|lcd_data[3]~7_combout  & \b2v_inst35|Mux5~26_combout 
// ))))

	.clk(gnd),
	.dataa(\b2v_inst35|lcd_data[3]~6_combout ),
	.datab(\b2v_inst46|WideOr1~1_combout ),
	.datac(\b2v_inst35|lcd_data[3]~7_combout ),
	.datad(\b2v_inst35|Mux5~26_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst35|Mux5~27_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst35|Mux5~27 .lut_mask = "ada8";
defparam \b2v_inst35|Mux5~27 .operation_mode = "normal";
defparam \b2v_inst35|Mux5~27 .output_mode = "comb_only";
defparam \b2v_inst35|Mux5~27 .register_cascade_mode = "off";
defparam \b2v_inst35|Mux5~27 .sum_lutc_input = "datac";
defparam \b2v_inst35|Mux5~27 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y4_N6
maxii_lcell \b2v_inst35|Mux5~28 (
// Equation(s):
// \b2v_inst35|Mux5~28_combout  = (\b2v_inst35|lcd_data[3]~7_combout  & ((\b2v_inst35|Mux5~27_combout  & (\b2v_inst47|WideOr1~2_combout )) # (!\b2v_inst35|Mux5~27_combout  & ((\b2v_inst43|WideOr1~2_combout ))))) # (!\b2v_inst35|lcd_data[3]~7_combout  & 
// (((\b2v_inst35|Mux5~27_combout ))))

	.clk(gnd),
	.dataa(\b2v_inst47|WideOr1~2_combout ),
	.datab(\b2v_inst43|WideOr1~2_combout ),
	.datac(\b2v_inst35|lcd_data[3]~7_combout ),
	.datad(\b2v_inst35|Mux5~27_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst35|Mux5~28_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst35|Mux5~28 .lut_mask = "afc0";
defparam \b2v_inst35|Mux5~28 .operation_mode = "normal";
defparam \b2v_inst35|Mux5~28 .output_mode = "comb_only";
defparam \b2v_inst35|Mux5~28 .register_cascade_mode = "off";
defparam \b2v_inst35|Mux5~28 .sum_lutc_input = "datac";
defparam \b2v_inst35|Mux5~28 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y10_N0
maxii_lcell \b2v_inst39|WideOr1~0 (
// Equation(s):
// \b2v_inst39|WideOr1~0_combout  = ((\b2v_inst14|rb2 [4] & ((!\b2v_inst14|rb2 [5]) # (!\b2v_inst14|rb2 [2]))))

	.clk(gnd),
	.dataa(\b2v_inst14|rb2 [2]),
	.datab(vcc),
	.datac(\b2v_inst14|rb2 [5]),
	.datad(\b2v_inst14|rb2 [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst39|WideOr1~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst39|WideOr1~0 .lut_mask = "5f00";
defparam \b2v_inst39|WideOr1~0 .operation_mode = "normal";
defparam \b2v_inst39|WideOr1~0 .output_mode = "comb_only";
defparam \b2v_inst39|WideOr1~0 .register_cascade_mode = "off";
defparam \b2v_inst39|WideOr1~0 .sum_lutc_input = "datac";
defparam \b2v_inst39|WideOr1~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y10_N4
maxii_lcell \b2v_inst39|WideOr1~1 (
// Equation(s):
// \b2v_inst39|WideOr1~1_combout  = (\b2v_inst14|rb2 [5] & (!\b2v_inst14|rb2 [3] & (\b2v_inst14|rb2 [6] $ (\b2v_inst14|rb2 [1])))) # (!\b2v_inst14|rb2 [5] & (\b2v_inst14|rb2 [6] & (\b2v_inst14|rb2 [1] & \b2v_inst14|rb2 [3])))

	.clk(gnd),
	.dataa(\b2v_inst14|rb2 [5]),
	.datab(\b2v_inst14|rb2 [6]),
	.datac(\b2v_inst14|rb2 [1]),
	.datad(\b2v_inst14|rb2 [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst39|WideOr1~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst39|WideOr1~1 .lut_mask = "4028";
defparam \b2v_inst39|WideOr1~1 .operation_mode = "normal";
defparam \b2v_inst39|WideOr1~1 .output_mode = "comb_only";
defparam \b2v_inst39|WideOr1~1 .register_cascade_mode = "off";
defparam \b2v_inst39|WideOr1~1 .sum_lutc_input = "datac";
defparam \b2v_inst39|WideOr1~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y10_N5
maxii_lcell \b2v_inst39|WideOr1~2 (
// Equation(s):
// \b2v_inst39|WideOr1~2_combout  = (\b2v_inst39|WideOr1~0_combout  & (\b2v_inst39|WideOr1~1_combout  & (\b2v_inst14|rb2 [0] $ (!\b2v_inst14|rb2 [1]))))

	.clk(gnd),
	.dataa(\b2v_inst14|rb2 [0]),
	.datab(\b2v_inst14|rb2 [1]),
	.datac(\b2v_inst39|WideOr1~0_combout ),
	.datad(\b2v_inst39|WideOr1~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst39|WideOr1~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst39|WideOr1~2 .lut_mask = "9000";
defparam \b2v_inst39|WideOr1~2 .operation_mode = "normal";
defparam \b2v_inst39|WideOr1~2 .output_mode = "comb_only";
defparam \b2v_inst39|WideOr1~2 .register_cascade_mode = "off";
defparam \b2v_inst39|WideOr1~2 .sum_lutc_input = "datac";
defparam \b2v_inst39|WideOr1~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y8_N6
maxii_lcell \b2v_inst45|WideOr1~1 (
// Equation(s):
// \b2v_inst45|WideOr1~1_combout  = (\b2v_inst14|yb1 [3] & (\b2v_inst14|yb1 [6] & (\b2v_inst14|yb1 [1] & !\b2v_inst14|yb1 [5]))) # (!\b2v_inst14|yb1 [3] & (\b2v_inst14|yb1 [5] & (\b2v_inst14|yb1 [6] $ (\b2v_inst14|yb1 [1]))))

	.clk(gnd),
	.dataa(\b2v_inst14|yb1 [6]),
	.datab(\b2v_inst14|yb1 [1]),
	.datac(\b2v_inst14|yb1 [3]),
	.datad(\b2v_inst14|yb1 [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst45|WideOr1~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst45|WideOr1~1 .lut_mask = "0680";
defparam \b2v_inst45|WideOr1~1 .operation_mode = "normal";
defparam \b2v_inst45|WideOr1~1 .output_mode = "comb_only";
defparam \b2v_inst45|WideOr1~1 .register_cascade_mode = "off";
defparam \b2v_inst45|WideOr1~1 .sum_lutc_input = "datac";
defparam \b2v_inst45|WideOr1~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y8_N1
maxii_lcell \b2v_inst45|WideOr1~0 (
// Equation(s):
// \b2v_inst45|WideOr1~0_combout  = ((\b2v_inst14|yb1 [4] & ((!\b2v_inst14|yb1 [5]) # (!\b2v_inst14|yb1 [2]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst14|yb1 [4]),
	.datac(\b2v_inst14|yb1 [2]),
	.datad(\b2v_inst14|yb1 [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst45|WideOr1~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst45|WideOr1~0 .lut_mask = "0ccc";
defparam \b2v_inst45|WideOr1~0 .operation_mode = "normal";
defparam \b2v_inst45|WideOr1~0 .output_mode = "comb_only";
defparam \b2v_inst45|WideOr1~0 .register_cascade_mode = "off";
defparam \b2v_inst45|WideOr1~0 .sum_lutc_input = "datac";
defparam \b2v_inst45|WideOr1~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y5_N6
maxii_lcell \b2v_inst45|WideOr1~2 (
// Equation(s):
// \b2v_inst45|WideOr1~2_combout  = (\b2v_inst45|WideOr1~1_combout  & (\b2v_inst45|WideOr1~0_combout  & (\b2v_inst14|yb1 [0] $ (!\b2v_inst14|yb1 [1]))))

	.clk(gnd),
	.dataa(\b2v_inst14|yb1 [0]),
	.datab(\b2v_inst14|yb1 [1]),
	.datac(\b2v_inst45|WideOr1~1_combout ),
	.datad(\b2v_inst45|WideOr1~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst45|WideOr1~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst45|WideOr1~2 .lut_mask = "9000";
defparam \b2v_inst45|WideOr1~2 .operation_mode = "normal";
defparam \b2v_inst45|WideOr1~2 .output_mode = "comb_only";
defparam \b2v_inst45|WideOr1~2 .register_cascade_mode = "off";
defparam \b2v_inst45|WideOr1~2 .sum_lutc_input = "datac";
defparam \b2v_inst45|WideOr1~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y6_N2
maxii_lcell \b2v_inst35|Mux5~14 (
// Equation(s):
// \b2v_inst35|Mux5~14_combout  = (\b2v_inst14|ys1 [4] & ((\b2v_inst14|ys1 [5]) # ((\b2v_inst14|ys1 [0] & \b2v_inst14|ys1 [1]))))

	.clk(gnd),
	.dataa(\b2v_inst14|ys1 [4]),
	.datab(\b2v_inst14|ys1 [0]),
	.datac(\b2v_inst14|ys1 [5]),
	.datad(\b2v_inst14|ys1 [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst35|Mux5~14_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst35|Mux5~14 .lut_mask = "a8a0";
defparam \b2v_inst35|Mux5~14 .operation_mode = "normal";
defparam \b2v_inst35|Mux5~14 .output_mode = "comb_only";
defparam \b2v_inst35|Mux5~14 .register_cascade_mode = "off";
defparam \b2v_inst35|Mux5~14 .sum_lutc_input = "datac";
defparam \b2v_inst35|Mux5~14 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y6_N9
maxii_lcell \b2v_inst35|Mux4~2 (
// Equation(s):
// \b2v_inst35|Mux4~2_combout  = ((\b2v_inst14|ys1 [0] & ((\b2v_inst14|ys1 [1]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst14|ys1 [0]),
	.datac(vcc),
	.datad(\b2v_inst14|ys1 [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst35|Mux4~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst35|Mux4~2 .lut_mask = "cc00";
defparam \b2v_inst35|Mux4~2 .operation_mode = "normal";
defparam \b2v_inst35|Mux4~2 .output_mode = "comb_only";
defparam \b2v_inst35|Mux4~2 .register_cascade_mode = "off";
defparam \b2v_inst35|Mux4~2 .sum_lutc_input = "datac";
defparam \b2v_inst35|Mux4~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y6_N6
maxii_lcell \b2v_inst35|Mux5~15 (
// Equation(s):
// \b2v_inst35|Mux5~15_combout  = (\b2v_inst14|ys1 [5] & (!\b2v_inst14|ys1 [2] & (\b2v_inst35|Mux4~2_combout  & !\b2v_inst14|ys1 [3]))) # (!\b2v_inst14|ys1 [5] & (((\b2v_inst14|ys1 [3]))))

	.clk(gnd),
	.dataa(\b2v_inst14|ys1 [2]),
	.datab(\b2v_inst35|Mux4~2_combout ),
	.datac(\b2v_inst14|ys1 [5]),
	.datad(\b2v_inst14|ys1 [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst35|Mux5~15_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst35|Mux5~15 .lut_mask = "0f40";
defparam \b2v_inst35|Mux5~15 .operation_mode = "normal";
defparam \b2v_inst35|Mux5~15 .output_mode = "comb_only";
defparam \b2v_inst35|Mux5~15 .register_cascade_mode = "off";
defparam \b2v_inst35|Mux5~15 .sum_lutc_input = "datac";
defparam \b2v_inst35|Mux5~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y5_N7
maxii_lcell \b2v_inst35|Mux5~16 (
// Equation(s):
// \b2v_inst35|Mux5~16_combout  = (\b2v_inst35|xhdl0.cnt [0] & (\b2v_inst35|xhdl0.cnt [1])) # (!\b2v_inst35|xhdl0.cnt [0] & (((!\b2v_inst35|Mux5~15_combout ) # (!\b2v_inst35|Mux5~14_combout )) # (!\b2v_inst35|xhdl0.cnt [1])))

	.clk(gnd),
	.dataa(\b2v_inst35|xhdl0.cnt [0]),
	.datab(\b2v_inst35|xhdl0.cnt [1]),
	.datac(\b2v_inst35|Mux5~14_combout ),
	.datad(\b2v_inst35|Mux5~15_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst35|Mux5~16_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst35|Mux5~16 .lut_mask = "9ddd";
defparam \b2v_inst35|Mux5~16 .operation_mode = "normal";
defparam \b2v_inst35|Mux5~16 .output_mode = "comb_only";
defparam \b2v_inst35|Mux5~16 .register_cascade_mode = "off";
defparam \b2v_inst35|Mux5~16 .sum_lutc_input = "datac";
defparam \b2v_inst35|Mux5~16 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y10_N5
maxii_lcell \b2v_inst35|Mux5~29 (
// Equation(s):
// \b2v_inst35|Mux5~29_combout  = (\b2v_inst14|rs2 [1] & (\b2v_inst14|rs2 [0] & ((!\b2v_inst14|rs2 [2]) # (!\b2v_inst14|rs2 [5]))))

	.clk(gnd),
	.dataa(\b2v_inst14|rs2 [1]),
	.datab(\b2v_inst14|rs2 [5]),
	.datac(\b2v_inst14|rs2 [2]),
	.datad(\b2v_inst14|rs2 [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst35|Mux5~29_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst35|Mux5~29 .lut_mask = "2a00";
defparam \b2v_inst35|Mux5~29 .operation_mode = "normal";
defparam \b2v_inst35|Mux5~29 .output_mode = "comb_only";
defparam \b2v_inst35|Mux5~29 .register_cascade_mode = "off";
defparam \b2v_inst35|Mux5~29 .sum_lutc_input = "datac";
defparam \b2v_inst35|Mux5~29 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y5_N0
maxii_lcell \b2v_inst35|Mux5~17 (
// Equation(s):
// \b2v_inst35|Mux5~17_combout  = (\b2v_inst35|Mux5~29_combout  & (\b2v_inst14|rs2 [4] & (\b2v_inst14|rs2 [5] $ (\b2v_inst14|rs2 [3]))))

	.clk(gnd),
	.dataa(\b2v_inst14|rs2 [5]),
	.datab(\b2v_inst14|rs2 [3]),
	.datac(\b2v_inst35|Mux5~29_combout ),
	.datad(\b2v_inst14|rs2 [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst35|Mux5~17_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst35|Mux5~17 .lut_mask = "6000";
defparam \b2v_inst35|Mux5~17 .operation_mode = "normal";
defparam \b2v_inst35|Mux5~17 .output_mode = "comb_only";
defparam \b2v_inst35|Mux5~17 .register_cascade_mode = "off";
defparam \b2v_inst35|Mux5~17 .sum_lutc_input = "datac";
defparam \b2v_inst35|Mux5~17 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y5_N1
maxii_lcell \b2v_inst35|Mux5~18 (
// Equation(s):
// \b2v_inst35|Mux5~18_combout  = (\b2v_inst35|lcd_data[3]~4_combout  & ((\b2v_inst35|lcd_data[3]~5_combout ) # ((\b2v_inst35|Mux5~17_combout )))) # (!\b2v_inst35|lcd_data[3]~4_combout  & (!\b2v_inst35|lcd_data[3]~5_combout  & (!\b2v_inst35|Mux5~16_combout 
// )))

	.clk(gnd),
	.dataa(\b2v_inst35|lcd_data[3]~4_combout ),
	.datab(\b2v_inst35|lcd_data[3]~5_combout ),
	.datac(\b2v_inst35|Mux5~16_combout ),
	.datad(\b2v_inst35|Mux5~17_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst35|Mux5~18_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst35|Mux5~18 .lut_mask = "ab89";
defparam \b2v_inst35|Mux5~18 .operation_mode = "normal";
defparam \b2v_inst35|Mux5~18 .output_mode = "comb_only";
defparam \b2v_inst35|Mux5~18 .register_cascade_mode = "off";
defparam \b2v_inst35|Mux5~18 .sum_lutc_input = "datac";
defparam \b2v_inst35|Mux5~18 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y5_N2
maxii_lcell \b2v_inst35|Mux5~19 (
// Equation(s):
// \b2v_inst35|Mux5~19_combout  = (\b2v_inst35|lcd_data[3]~5_combout  & ((\b2v_inst35|Mux5~18_combout  & (\b2v_inst39|WideOr1~2_combout )) # (!\b2v_inst35|Mux5~18_combout  & ((\b2v_inst45|WideOr1~2_combout ))))) # (!\b2v_inst35|lcd_data[3]~5_combout  & 
// (((\b2v_inst35|Mux5~18_combout ))))

	.clk(gnd),
	.dataa(\b2v_inst35|lcd_data[3]~5_combout ),
	.datab(\b2v_inst39|WideOr1~2_combout ),
	.datac(\b2v_inst45|WideOr1~2_combout ),
	.datad(\b2v_inst35|Mux5~18_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst35|Mux5~19_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst35|Mux5~19 .lut_mask = "dda0";
defparam \b2v_inst35|Mux5~19 .operation_mode = "normal";
defparam \b2v_inst35|Mux5~19 .output_mode = "comb_only";
defparam \b2v_inst35|Mux5~19 .register_cascade_mode = "off";
defparam \b2v_inst35|Mux5~19 .sum_lutc_input = "datac";
defparam \b2v_inst35|Mux5~19 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y4_N7
maxii_lcell \b2v_inst35|lcd_data[2] (
// Equation(s):
// \b2v_inst35|lcd_data [2] = DFFEAS((\b2v_inst35|lcd_data[3]~10_combout  & (\b2v_inst42|WideOr1~1_combout )) # (!\b2v_inst35|lcd_data[3]~10_combout  & (((\b2v_inst35|Mux5~19_combout )))), GLOBAL(\clock~combout ), VCC, , \b2v_inst35|lcd_data[7]~3_combout , 
// \b2v_inst35|Mux5~28_combout , , \b2v_inst35|lcd_data[3]~16_combout , \b2v_inst35|lcd_data[3]~17_combout )

	.clk(\clock~combout ),
	.dataa(\b2v_inst35|lcd_data[3]~10_combout ),
	.datab(\b2v_inst42|WideOr1~1_combout ),
	.datac(\b2v_inst35|Mux5~28_combout ),
	.datad(\b2v_inst35|Mux5~19_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\b2v_inst35|lcd_data[3]~16_combout ),
	.sload(\b2v_inst35|lcd_data[3]~17_combout ),
	.ena(\b2v_inst35|lcd_data[7]~3_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst35|lcd_data [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst35|lcd_data[2] .lut_mask = "dd88";
defparam \b2v_inst35|lcd_data[2] .operation_mode = "normal";
defparam \b2v_inst35|lcd_data[2] .output_mode = "reg_only";
defparam \b2v_inst35|lcd_data[2] .register_cascade_mode = "off";
defparam \b2v_inst35|lcd_data[2] .sum_lutc_input = "datac";
defparam \b2v_inst35|lcd_data[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X16_Y10_N8
maxii_lcell \b2v_inst42|dataout[3]~0 (
// Equation(s):
// \b2v_inst42|dataout[3]~0_combout  = (((\b2v_inst14|gs2 [5] & \b2v_inst14|gs2 [4])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\b2v_inst14|gs2 [5]),
	.datad(\b2v_inst14|gs2 [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst42|dataout[3]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst42|dataout[3]~0 .lut_mask = "f000";
defparam \b2v_inst42|dataout[3]~0 .operation_mode = "normal";
defparam \b2v_inst42|dataout[3]~0 .output_mode = "comb_only";
defparam \b2v_inst42|dataout[3]~0 .register_cascade_mode = "off";
defparam \b2v_inst42|dataout[3]~0 .sum_lutc_input = "datac";
defparam \b2v_inst42|dataout[3]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y10_N5
maxii_lcell \b2v_inst42|dataout[3]~1 (
// Equation(s):
// \b2v_inst42|dataout[3]~1_combout  = (\b2v_inst14|gs2 [0] & (\b2v_inst14|gs2 [3] & (\b2v_inst14|gs2 [1] & \b2v_inst42|dataout[3]~0_combout )))

	.clk(gnd),
	.dataa(\b2v_inst14|gs2 [0]),
	.datab(\b2v_inst14|gs2 [3]),
	.datac(\b2v_inst14|gs2 [1]),
	.datad(\b2v_inst42|dataout[3]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst42|dataout[3]~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst42|dataout[3]~1 .lut_mask = "8000";
defparam \b2v_inst42|dataout[3]~1 .operation_mode = "normal";
defparam \b2v_inst42|dataout[3]~1 .output_mode = "comb_only";
defparam \b2v_inst42|dataout[3]~1 .register_cascade_mode = "off";
defparam \b2v_inst42|dataout[3]~1 .sum_lutc_input = "datac";
defparam \b2v_inst42|dataout[3]~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y10_N0
maxii_lcell \b2v_inst47|WideOr1~3 (
// Equation(s):
// \b2v_inst47|WideOr1~3_combout  = (((\b2v_inst14|yb2 [6] & \b2v_inst14|yb2 [3])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\b2v_inst14|yb2 [6]),
	.datad(\b2v_inst14|yb2 [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst47|WideOr1~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst47|WideOr1~3 .lut_mask = "f000";
defparam \b2v_inst47|WideOr1~3 .operation_mode = "normal";
defparam \b2v_inst47|WideOr1~3 .output_mode = "comb_only";
defparam \b2v_inst47|WideOr1~3 .register_cascade_mode = "off";
defparam \b2v_inst47|WideOr1~3 .sum_lutc_input = "datac";
defparam \b2v_inst47|WideOr1~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y10_N2
maxii_lcell \b2v_inst47|dataout[3]~1 (
// Equation(s):
// \b2v_inst47|dataout[3]~1_combout  = (\b2v_inst14|yb2 [1] & (\b2v_inst47|WideOr1~3_combout  & (\b2v_inst47|dataout[3]~0_combout  & \b2v_inst14|yb2 [0])))

	.clk(gnd),
	.dataa(\b2v_inst14|yb2 [1]),
	.datab(\b2v_inst47|WideOr1~3_combout ),
	.datac(\b2v_inst47|dataout[3]~0_combout ),
	.datad(\b2v_inst14|yb2 [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst47|dataout[3]~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst47|dataout[3]~1 .lut_mask = "8000";
defparam \b2v_inst47|dataout[3]~1 .operation_mode = "normal";
defparam \b2v_inst47|dataout[3]~1 .output_mode = "comb_only";
defparam \b2v_inst47|dataout[3]~1 .register_cascade_mode = "off";
defparam \b2v_inst47|dataout[3]~1 .sum_lutc_input = "datac";
defparam \b2v_inst47|dataout[3]~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y3_N9
maxii_lcell \b2v_inst46|dataout[3]~0 (
// Equation(s):
// \b2v_inst46|dataout[3]~0_combout  = (((\b2v_inst14|ys2 [4] & \b2v_inst14|ys2 [5])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\b2v_inst14|ys2 [4]),
	.datad(\b2v_inst14|ys2 [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst46|dataout[3]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst46|dataout[3]~0 .lut_mask = "f000";
defparam \b2v_inst46|dataout[3]~0 .operation_mode = "normal";
defparam \b2v_inst46|dataout[3]~0 .output_mode = "comb_only";
defparam \b2v_inst46|dataout[3]~0 .register_cascade_mode = "off";
defparam \b2v_inst46|dataout[3]~0 .sum_lutc_input = "datac";
defparam \b2v_inst46|dataout[3]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y3_N3
maxii_lcell \b2v_inst46|dataout[3]~1 (
// Equation(s):
// \b2v_inst46|dataout[3]~1_combout  = (\b2v_inst14|ys2 [1] & (\b2v_inst14|ys2 [3] & (\b2v_inst14|ys2 [0] & \b2v_inst46|dataout[3]~0_combout )))

	.clk(gnd),
	.dataa(\b2v_inst14|ys2 [1]),
	.datab(\b2v_inst14|ys2 [3]),
	.datac(\b2v_inst14|ys2 [0]),
	.datad(\b2v_inst46|dataout[3]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst46|dataout[3]~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst46|dataout[3]~1 .lut_mask = "8000";
defparam \b2v_inst46|dataout[3]~1 .operation_mode = "normal";
defparam \b2v_inst46|dataout[3]~1 .output_mode = "comb_only";
defparam \b2v_inst46|dataout[3]~1 .register_cascade_mode = "off";
defparam \b2v_inst46|dataout[3]~1 .sum_lutc_input = "datac";
defparam \b2v_inst46|dataout[3]~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y2_N1
maxii_lcell \b2v_inst43|WideOr1~3 (
// Equation(s):
// \b2v_inst43|WideOr1~3_combout  = (((\b2v_inst14|gb2 [6] & \b2v_inst14|gb2 [3])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\b2v_inst14|gb2 [6]),
	.datad(\b2v_inst14|gb2 [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst43|WideOr1~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst43|WideOr1~3 .lut_mask = "f000";
defparam \b2v_inst43|WideOr1~3 .operation_mode = "normal";
defparam \b2v_inst43|WideOr1~3 .output_mode = "comb_only";
defparam \b2v_inst43|WideOr1~3 .register_cascade_mode = "off";
defparam \b2v_inst43|WideOr1~3 .sum_lutc_input = "datac";
defparam \b2v_inst43|WideOr1~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y2_N0
maxii_lcell \b2v_inst43|dataout[3]~1 (
// Equation(s):
// \b2v_inst43|dataout[3]~1_combout  = (\b2v_inst14|gb2 [0] & (\b2v_inst43|dataout[3]~0_combout  & (\b2v_inst14|gb2 [1] & \b2v_inst43|WideOr1~3_combout )))

	.clk(gnd),
	.dataa(\b2v_inst14|gb2 [0]),
	.datab(\b2v_inst43|dataout[3]~0_combout ),
	.datac(\b2v_inst14|gb2 [1]),
	.datad(\b2v_inst43|WideOr1~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst43|dataout[3]~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst43|dataout[3]~1 .lut_mask = "8000";
defparam \b2v_inst43|dataout[3]~1 .operation_mode = "normal";
defparam \b2v_inst43|dataout[3]~1 .output_mode = "comb_only";
defparam \b2v_inst43|dataout[3]~1 .register_cascade_mode = "off";
defparam \b2v_inst43|dataout[3]~1 .sum_lutc_input = "datac";
defparam \b2v_inst43|dataout[3]~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y8_N3
maxii_lcell \b2v_inst40|dataout[3]~0 (
// Equation(s):
// \b2v_inst40|dataout[3]~0_combout  = (((\b2v_inst14|gs1 [4] & \b2v_inst14|gs1 [5])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\b2v_inst14|gs1 [4]),
	.datad(\b2v_inst14|gs1 [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst40|dataout[3]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst40|dataout[3]~0 .lut_mask = "f000";
defparam \b2v_inst40|dataout[3]~0 .operation_mode = "normal";
defparam \b2v_inst40|dataout[3]~0 .output_mode = "comb_only";
defparam \b2v_inst40|dataout[3]~0 .register_cascade_mode = "off";
defparam \b2v_inst40|dataout[3]~0 .sum_lutc_input = "datac";
defparam \b2v_inst40|dataout[3]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y8_N1
maxii_lcell \b2v_inst40|dataout[3]~1 (
// Equation(s):
// \b2v_inst40|dataout[3]~1_combout  = (\b2v_inst14|gs1 [3] & (\b2v_inst14|gs1 [0] & (\b2v_inst14|gs1 [1] & \b2v_inst40|dataout[3]~0_combout )))

	.clk(gnd),
	.dataa(\b2v_inst14|gs1 [3]),
	.datab(\b2v_inst14|gs1 [0]),
	.datac(\b2v_inst14|gs1 [1]),
	.datad(\b2v_inst40|dataout[3]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst40|dataout[3]~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst40|dataout[3]~1 .lut_mask = "8000";
defparam \b2v_inst40|dataout[3]~1 .operation_mode = "normal";
defparam \b2v_inst40|dataout[3]~1 .output_mode = "comb_only";
defparam \b2v_inst40|dataout[3]~1 .register_cascade_mode = "off";
defparam \b2v_inst40|dataout[3]~1 .sum_lutc_input = "datac";
defparam \b2v_inst40|dataout[3]~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y8_N3
maxii_lcell \b2v_inst41|WideOr1~3 (
// Equation(s):
// \b2v_inst41|WideOr1~3_combout  = (((\b2v_inst14|gb1 [6] & \b2v_inst14|gb1 [3])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\b2v_inst14|gb1 [6]),
	.datad(\b2v_inst14|gb1 [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst41|WideOr1~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst41|WideOr1~3 .lut_mask = "f000";
defparam \b2v_inst41|WideOr1~3 .operation_mode = "normal";
defparam \b2v_inst41|WideOr1~3 .output_mode = "comb_only";
defparam \b2v_inst41|WideOr1~3 .register_cascade_mode = "off";
defparam \b2v_inst41|WideOr1~3 .sum_lutc_input = "datac";
defparam \b2v_inst41|WideOr1~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y8_N7
maxii_lcell \b2v_inst41|dataout[3]~1 (
// Equation(s):
// \b2v_inst41|dataout[3]~1_combout  = (\b2v_inst14|gb1 [1] & (\b2v_inst14|gb1 [0] & (\b2v_inst41|dataout[3]~0_combout  & \b2v_inst41|WideOr1~3_combout )))

	.clk(gnd),
	.dataa(\b2v_inst14|gb1 [1]),
	.datab(\b2v_inst14|gb1 [0]),
	.datac(\b2v_inst41|dataout[3]~0_combout ),
	.datad(\b2v_inst41|WideOr1~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst41|dataout[3]~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst41|dataout[3]~1 .lut_mask = "8000";
defparam \b2v_inst41|dataout[3]~1 .operation_mode = "normal";
defparam \b2v_inst41|dataout[3]~1 .output_mode = "comb_only";
defparam \b2v_inst41|dataout[3]~1 .register_cascade_mode = "off";
defparam \b2v_inst41|dataout[3]~1 .sum_lutc_input = "datac";
defparam \b2v_inst41|dataout[3]~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y5_N6
maxii_lcell \b2v_inst35|Mux4~8 (
// Equation(s):
// \b2v_inst35|Mux4~8_combout  = (((\b2v_inst35|cnt~3_combout  & \b2v_inst35|Add0~2 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\b2v_inst35|cnt~3_combout ),
	.datad(\b2v_inst35|Add0~2 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst35|Mux4~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst35|Mux4~8 .lut_mask = "f000";
defparam \b2v_inst35|Mux4~8 .operation_mode = "normal";
defparam \b2v_inst35|Mux4~8 .output_mode = "comb_only";
defparam \b2v_inst35|Mux4~8 .register_cascade_mode = "off";
defparam \b2v_inst35|Mux4~8 .sum_lutc_input = "datac";
defparam \b2v_inst35|Mux4~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y5_N7
maxii_lcell \b2v_inst35|Mux4~9 (
// Equation(s):
// \b2v_inst35|Mux4~9_combout  = ((\b2v_inst14|rb1 [6] & (\b2v_inst14|rb1 [3] & \b2v_inst14|rb1 [0])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst14|rb1 [6]),
	.datac(\b2v_inst14|rb1 [3]),
	.datad(\b2v_inst14|rb1 [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst35|Mux4~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst35|Mux4~9 .lut_mask = "c000";
defparam \b2v_inst35|Mux4~9 .operation_mode = "normal";
defparam \b2v_inst35|Mux4~9 .output_mode = "comb_only";
defparam \b2v_inst35|Mux4~9 .register_cascade_mode = "off";
defparam \b2v_inst35|Mux4~9 .sum_lutc_input = "datac";
defparam \b2v_inst35|Mux4~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y5_N7
maxii_lcell \b2v_inst35|Mux4~10 (
// Equation(s):
// \b2v_inst35|Mux4~10_combout  = (\b2v_inst14|rb1 [1] & (\b2v_inst35|Mux4~0_combout  & (\b2v_inst35|Mux4~8_combout  & \b2v_inst35|Mux4~9_combout )))

	.clk(gnd),
	.dataa(\b2v_inst14|rb1 [1]),
	.datab(\b2v_inst35|Mux4~0_combout ),
	.datac(\b2v_inst35|Mux4~8_combout ),
	.datad(\b2v_inst35|Mux4~9_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst35|Mux4~10_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst35|Mux4~10 .lut_mask = "8000";
defparam \b2v_inst35|Mux4~10 .operation_mode = "normal";
defparam \b2v_inst35|Mux4~10 .output_mode = "comb_only";
defparam \b2v_inst35|Mux4~10 .register_cascade_mode = "off";
defparam \b2v_inst35|Mux4~10 .sum_lutc_input = "datac";
defparam \b2v_inst35|Mux4~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y4_N2
maxii_lcell \b2v_inst35|Mux4~3 (
// Equation(s):
// \b2v_inst35|Mux4~3_combout  = (\b2v_inst14|rs1 [0] & (((\b2v_inst14|rs1 [1]))))

	.clk(gnd),
	.dataa(\b2v_inst14|rs1 [0]),
	.datab(vcc),
	.datac(\b2v_inst14|rs1 [1]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst35|Mux4~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst35|Mux4~3 .lut_mask = "a0a0";
defparam \b2v_inst35|Mux4~3 .operation_mode = "normal";
defparam \b2v_inst35|Mux4~3 .output_mode = "comb_only";
defparam \b2v_inst35|Mux4~3 .register_cascade_mode = "off";
defparam \b2v_inst35|Mux4~3 .sum_lutc_input = "datac";
defparam \b2v_inst35|Mux4~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y6_N7
maxii_lcell \b2v_inst35|Mux4~1 (
// Equation(s):
// \b2v_inst35|Mux4~1_combout  = (((\b2v_inst14|rs1 [5] & \b2v_inst14|rs1 [4])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\b2v_inst14|rs1 [5]),
	.datad(\b2v_inst14|rs1 [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst35|Mux4~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst35|Mux4~1 .lut_mask = "f000";
defparam \b2v_inst35|Mux4~1 .operation_mode = "normal";
defparam \b2v_inst35|Mux4~1 .output_mode = "comb_only";
defparam \b2v_inst35|Mux4~1 .register_cascade_mode = "off";
defparam \b2v_inst35|Mux4~1 .sum_lutc_input = "datac";
defparam \b2v_inst35|Mux4~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y4_N3
maxii_lcell \b2v_inst35|Mux4~11 (
// Equation(s):
// \b2v_inst35|Mux4~11_combout  = (\b2v_inst14|rs1 [3] & (\b2v_inst35|Mux4~3_combout  & (\b2v_inst35|Mux4~1_combout  & \b2v_inst35|Mux7~10_combout )))

	.clk(gnd),
	.dataa(\b2v_inst14|rs1 [3]),
	.datab(\b2v_inst35|Mux4~3_combout ),
	.datac(\b2v_inst35|Mux4~1_combout ),
	.datad(\b2v_inst35|Mux7~10_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst35|Mux4~11_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst35|Mux4~11 .lut_mask = "8000";
defparam \b2v_inst35|Mux4~11 .operation_mode = "normal";
defparam \b2v_inst35|Mux4~11 .output_mode = "comb_only";
defparam \b2v_inst35|Mux4~11 .register_cascade_mode = "off";
defparam \b2v_inst35|Mux4~11 .sum_lutc_input = "datac";
defparam \b2v_inst35|Mux4~11 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y5_N2
maxii_lcell \b2v_inst35|Mux4~12 (
// Equation(s):
// \b2v_inst35|Mux4~12_combout  = (\b2v_inst35|Mux4~11_combout ) # ((!\b2v_inst35|Mux7~10_combout  & ((!\b2v_inst35|Mux6~6_combout ) # (!\b2v_inst35|cnt~2_combout ))))

	.clk(gnd),
	.dataa(\b2v_inst35|Mux7~10_combout ),
	.datab(\b2v_inst35|cnt~2_combout ),
	.datac(\b2v_inst35|Mux6~6_combout ),
	.datad(\b2v_inst35|Mux4~11_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst35|Mux4~12_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst35|Mux4~12 .lut_mask = "ff15";
defparam \b2v_inst35|Mux4~12 .operation_mode = "normal";
defparam \b2v_inst35|Mux4~12 .output_mode = "comb_only";
defparam \b2v_inst35|Mux4~12 .register_cascade_mode = "off";
defparam \b2v_inst35|Mux4~12 .sum_lutc_input = "datac";
defparam \b2v_inst35|Mux4~12 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y5_N0
maxii_lcell \b2v_inst35|Mux4~13 (
// Equation(s):
// \b2v_inst35|Mux4~13_combout  = (\b2v_inst35|lcd_data[3]~9_combout  & ((\b2v_inst35|lcd_data[3]~8_combout ) # ((\b2v_inst35|Mux4~10_combout )))) # (!\b2v_inst35|lcd_data[3]~9_combout  & (!\b2v_inst35|lcd_data[3]~8_combout  & ((\b2v_inst35|Mux4~12_combout 
// ))))

	.clk(gnd),
	.dataa(\b2v_inst35|lcd_data[3]~9_combout ),
	.datab(\b2v_inst35|lcd_data[3]~8_combout ),
	.datac(\b2v_inst35|Mux4~10_combout ),
	.datad(\b2v_inst35|Mux4~12_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst35|Mux4~13_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst35|Mux4~13 .lut_mask = "b9a8";
defparam \b2v_inst35|Mux4~13 .operation_mode = "normal";
defparam \b2v_inst35|Mux4~13 .output_mode = "comb_only";
defparam \b2v_inst35|Mux4~13 .register_cascade_mode = "off";
defparam \b2v_inst35|Mux4~13 .sum_lutc_input = "datac";
defparam \b2v_inst35|Mux4~13 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y5_N1
maxii_lcell \b2v_inst35|Mux4~14 (
// Equation(s):
// \b2v_inst35|Mux4~14_combout  = (\b2v_inst35|lcd_data[3]~8_combout  & ((\b2v_inst35|Mux4~13_combout  & ((\b2v_inst41|dataout[3]~1_combout ))) # (!\b2v_inst35|Mux4~13_combout  & (\b2v_inst40|dataout[3]~1_combout )))) # (!\b2v_inst35|lcd_data[3]~8_combout  & 
// (((\b2v_inst35|Mux4~13_combout ))))

	.clk(gnd),
	.dataa(\b2v_inst40|dataout[3]~1_combout ),
	.datab(\b2v_inst35|lcd_data[3]~8_combout ),
	.datac(\b2v_inst41|dataout[3]~1_combout ),
	.datad(\b2v_inst35|Mux4~13_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst35|Mux4~14_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst35|Mux4~14 .lut_mask = "f388";
defparam \b2v_inst35|Mux4~14 .operation_mode = "normal";
defparam \b2v_inst35|Mux4~14 .output_mode = "comb_only";
defparam \b2v_inst35|Mux4~14 .register_cascade_mode = "off";
defparam \b2v_inst35|Mux4~14 .sum_lutc_input = "datac";
defparam \b2v_inst35|Mux4~14 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y5_N3
maxii_lcell \b2v_inst35|Mux4~15 (
// Equation(s):
// \b2v_inst35|Mux4~15_combout  = (\b2v_inst35|lcd_data[3]~7_combout  & ((\b2v_inst35|lcd_data[3]~6_combout ) # ((\b2v_inst43|dataout[3]~1_combout )))) # (!\b2v_inst35|lcd_data[3]~7_combout  & (!\b2v_inst35|lcd_data[3]~6_combout  & 
// ((\b2v_inst35|Mux4~14_combout ))))

	.clk(gnd),
	.dataa(\b2v_inst35|lcd_data[3]~7_combout ),
	.datab(\b2v_inst35|lcd_data[3]~6_combout ),
	.datac(\b2v_inst43|dataout[3]~1_combout ),
	.datad(\b2v_inst35|Mux4~14_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst35|Mux4~15_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst35|Mux4~15 .lut_mask = "b9a8";
defparam \b2v_inst35|Mux4~15 .operation_mode = "normal";
defparam \b2v_inst35|Mux4~15 .output_mode = "comb_only";
defparam \b2v_inst35|Mux4~15 .register_cascade_mode = "off";
defparam \b2v_inst35|Mux4~15 .sum_lutc_input = "datac";
defparam \b2v_inst35|Mux4~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y5_N4
maxii_lcell \b2v_inst35|Mux4~16 (
// Equation(s):
// \b2v_inst35|Mux4~16_combout  = (\b2v_inst35|lcd_data[3]~6_combout  & ((\b2v_inst35|Mux4~15_combout  & (\b2v_inst47|dataout[3]~1_combout )) # (!\b2v_inst35|Mux4~15_combout  & ((\b2v_inst46|dataout[3]~1_combout ))))) # (!\b2v_inst35|lcd_data[3]~6_combout  & 
// (((\b2v_inst35|Mux4~15_combout ))))

	.clk(gnd),
	.dataa(\b2v_inst47|dataout[3]~1_combout ),
	.datab(\b2v_inst35|lcd_data[3]~6_combout ),
	.datac(\b2v_inst46|dataout[3]~1_combout ),
	.datad(\b2v_inst35|Mux4~15_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst35|Mux4~16_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst35|Mux4~16 .lut_mask = "bbc0";
defparam \b2v_inst35|Mux4~16 .operation_mode = "normal";
defparam \b2v_inst35|Mux4~16 .output_mode = "comb_only";
defparam \b2v_inst35|Mux4~16 .register_cascade_mode = "off";
defparam \b2v_inst35|Mux4~16 .sum_lutc_input = "datac";
defparam \b2v_inst35|Mux4~16 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y10_N2
maxii_lcell \b2v_inst38|dataout[3]~4 (
// Equation(s):
// \b2v_inst38|dataout[3]~4_combout  = (((\b2v_inst14|rs2 [1] & \b2v_inst14|rs2 [0])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\b2v_inst14|rs2 [1]),
	.datad(\b2v_inst14|rs2 [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst38|dataout[3]~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst38|dataout[3]~4 .lut_mask = "f000";
defparam \b2v_inst38|dataout[3]~4 .operation_mode = "normal";
defparam \b2v_inst38|dataout[3]~4 .output_mode = "comb_only";
defparam \b2v_inst38|dataout[3]~4 .register_cascade_mode = "off";
defparam \b2v_inst38|dataout[3]~4 .sum_lutc_input = "datac";
defparam \b2v_inst38|dataout[3]~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y10_N3
maxii_lcell \b2v_inst38|dataout[3]~5 (
// Equation(s):
// \b2v_inst38|dataout[3]~5_combout  = (\b2v_inst14|rs2 [3] & (\b2v_inst14|rs2 [4] & (\b2v_inst14|rs2 [5] & \b2v_inst38|dataout[3]~4_combout )))

	.clk(gnd),
	.dataa(\b2v_inst14|rs2 [3]),
	.datab(\b2v_inst14|rs2 [4]),
	.datac(\b2v_inst14|rs2 [5]),
	.datad(\b2v_inst38|dataout[3]~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst38|dataout[3]~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst38|dataout[3]~5 .lut_mask = "8000";
defparam \b2v_inst38|dataout[3]~5 .operation_mode = "normal";
defparam \b2v_inst38|dataout[3]~5 .output_mode = "comb_only";
defparam \b2v_inst38|dataout[3]~5 .register_cascade_mode = "off";
defparam \b2v_inst38|dataout[3]~5 .sum_lutc_input = "datac";
defparam \b2v_inst38|dataout[3]~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y6_N3
maxii_lcell \b2v_inst39|WideOr1~3 (
// Equation(s):
// \b2v_inst39|WideOr1~3_combout  = (\b2v_inst14|rb2 [3] & (((\b2v_inst14|rb2 [6]))))

	.clk(gnd),
	.dataa(\b2v_inst14|rb2 [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(\b2v_inst14|rb2 [6]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst39|WideOr1~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst39|WideOr1~3 .lut_mask = "aa00";
defparam \b2v_inst39|WideOr1~3 .operation_mode = "normal";
defparam \b2v_inst39|WideOr1~3 .output_mode = "comb_only";
defparam \b2v_inst39|WideOr1~3 .register_cascade_mode = "off";
defparam \b2v_inst39|WideOr1~3 .sum_lutc_input = "datac";
defparam \b2v_inst39|WideOr1~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y8_N7
maxii_lcell \b2v_inst39|dataout[3]~1 (
// Equation(s):
// \b2v_inst39|dataout[3]~1_combout  = (\b2v_inst14|rb2 [1] & (\b2v_inst14|rb2 [0] & (\b2v_inst39|dataout[3]~0_combout  & \b2v_inst39|WideOr1~3_combout )))

	.clk(gnd),
	.dataa(\b2v_inst14|rb2 [1]),
	.datab(\b2v_inst14|rb2 [0]),
	.datac(\b2v_inst39|dataout[3]~0_combout ),
	.datad(\b2v_inst39|WideOr1~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst39|dataout[3]~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst39|dataout[3]~1 .lut_mask = "8000";
defparam \b2v_inst39|dataout[3]~1 .operation_mode = "normal";
defparam \b2v_inst39|dataout[3]~1 .output_mode = "comb_only";
defparam \b2v_inst39|dataout[3]~1 .register_cascade_mode = "off";
defparam \b2v_inst39|dataout[3]~1 .sum_lutc_input = "datac";
defparam \b2v_inst39|dataout[3]~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y9_N0
maxii_lcell \b2v_inst45|WideOr1~3 (
// Equation(s):
// \b2v_inst45|WideOr1~3_combout  = ((\b2v_inst14|yb1 [3] & ((\b2v_inst14|yb1 [6]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst14|yb1 [3]),
	.datac(vcc),
	.datad(\b2v_inst14|yb1 [6]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst45|WideOr1~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst45|WideOr1~3 .lut_mask = "cc00";
defparam \b2v_inst45|WideOr1~3 .operation_mode = "normal";
defparam \b2v_inst45|WideOr1~3 .output_mode = "comb_only";
defparam \b2v_inst45|WideOr1~3 .register_cascade_mode = "off";
defparam \b2v_inst45|WideOr1~3 .sum_lutc_input = "datac";
defparam \b2v_inst45|WideOr1~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y9_N1
maxii_lcell \b2v_inst45|dataout[3]~1 (
// Equation(s):
// \b2v_inst45|dataout[3]~1_combout  = (\b2v_inst14|yb1 [1] & (\b2v_inst14|yb1 [0] & (\b2v_inst45|dataout[3]~0_combout  & \b2v_inst45|WideOr1~3_combout )))

	.clk(gnd),
	.dataa(\b2v_inst14|yb1 [1]),
	.datab(\b2v_inst14|yb1 [0]),
	.datac(\b2v_inst45|dataout[3]~0_combout ),
	.datad(\b2v_inst45|WideOr1~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst45|dataout[3]~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst45|dataout[3]~1 .lut_mask = "8000";
defparam \b2v_inst45|dataout[3]~1 .operation_mode = "normal";
defparam \b2v_inst45|dataout[3]~1 .output_mode = "comb_only";
defparam \b2v_inst45|dataout[3]~1 .register_cascade_mode = "off";
defparam \b2v_inst45|dataout[3]~1 .sum_lutc_input = "datac";
defparam \b2v_inst45|dataout[3]~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y7_N2
maxii_lcell \b2v_inst35|Mux4~4 (
// Equation(s):
// \b2v_inst35|Mux4~4_combout  = (\b2v_inst14|ys1 [3] & (\b2v_inst14|ys1 [5] & ((\b2v_inst14|ys1 [4]))))

	.clk(gnd),
	.dataa(\b2v_inst14|ys1 [3]),
	.datab(\b2v_inst14|ys1 [5]),
	.datac(vcc),
	.datad(\b2v_inst14|ys1 [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst35|Mux4~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst35|Mux4~4 .lut_mask = "8800";
defparam \b2v_inst35|Mux4~4 .operation_mode = "normal";
defparam \b2v_inst35|Mux4~4 .output_mode = "comb_only";
defparam \b2v_inst35|Mux4~4 .register_cascade_mode = "off";
defparam \b2v_inst35|Mux4~4 .sum_lutc_input = "datac";
defparam \b2v_inst35|Mux4~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y8_N6
maxii_lcell \b2v_inst35|Mux4~5 (
// Equation(s):
// \b2v_inst35|Mux4~5_combout  = (\b2v_inst35|xhdl0.cnt [1] & (((\b2v_inst35|xhdl0.cnt [0]) # (!\b2v_inst35|Mux4~2_combout )) # (!\b2v_inst35|Mux4~4_combout ))) # (!\b2v_inst35|xhdl0.cnt [1] & (((!\b2v_inst35|xhdl0.cnt [0]))))

	.clk(gnd),
	.dataa(\b2v_inst35|xhdl0.cnt [1]),
	.datab(\b2v_inst35|Mux4~4_combout ),
	.datac(\b2v_inst35|xhdl0.cnt [0]),
	.datad(\b2v_inst35|Mux4~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst35|Mux4~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst35|Mux4~5 .lut_mask = "a7af";
defparam \b2v_inst35|Mux4~5 .operation_mode = "normal";
defparam \b2v_inst35|Mux4~5 .output_mode = "comb_only";
defparam \b2v_inst35|Mux4~5 .register_cascade_mode = "off";
defparam \b2v_inst35|Mux4~5 .sum_lutc_input = "datac";
defparam \b2v_inst35|Mux4~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y8_N9
maxii_lcell \b2v_inst35|Mux4~6 (
// Equation(s):
// \b2v_inst35|Mux4~6_combout  = (\b2v_inst35|lcd_data[3]~4_combout  & (\b2v_inst35|lcd_data[3]~5_combout )) # (!\b2v_inst35|lcd_data[3]~4_combout  & ((\b2v_inst35|lcd_data[3]~5_combout  & (\b2v_inst45|dataout[3]~1_combout )) # 
// (!\b2v_inst35|lcd_data[3]~5_combout  & ((!\b2v_inst35|Mux4~5_combout )))))

	.clk(gnd),
	.dataa(\b2v_inst35|lcd_data[3]~4_combout ),
	.datab(\b2v_inst35|lcd_data[3]~5_combout ),
	.datac(\b2v_inst45|dataout[3]~1_combout ),
	.datad(\b2v_inst35|Mux4~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst35|Mux4~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst35|Mux4~6 .lut_mask = "c8d9";
defparam \b2v_inst35|Mux4~6 .operation_mode = "normal";
defparam \b2v_inst35|Mux4~6 .output_mode = "comb_only";
defparam \b2v_inst35|Mux4~6 .register_cascade_mode = "off";
defparam \b2v_inst35|Mux4~6 .sum_lutc_input = "datac";
defparam \b2v_inst35|Mux4~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y8_N5
maxii_lcell \b2v_inst35|Mux4~7 (
// Equation(s):
// \b2v_inst35|Mux4~7_combout  = (\b2v_inst35|lcd_data[3]~4_combout  & ((\b2v_inst35|Mux4~6_combout  & ((\b2v_inst39|dataout[3]~1_combout ))) # (!\b2v_inst35|Mux4~6_combout  & (\b2v_inst38|dataout[3]~5_combout )))) # (!\b2v_inst35|lcd_data[3]~4_combout  & 
// (((\b2v_inst35|Mux4~6_combout ))))

	.clk(gnd),
	.dataa(\b2v_inst35|lcd_data[3]~4_combout ),
	.datab(\b2v_inst38|dataout[3]~5_combout ),
	.datac(\b2v_inst39|dataout[3]~1_combout ),
	.datad(\b2v_inst35|Mux4~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst35|Mux4~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst35|Mux4~7 .lut_mask = "f588";
defparam \b2v_inst35|Mux4~7 .operation_mode = "normal";
defparam \b2v_inst35|Mux4~7 .output_mode = "comb_only";
defparam \b2v_inst35|Mux4~7 .register_cascade_mode = "off";
defparam \b2v_inst35|Mux4~7 .sum_lutc_input = "datac";
defparam \b2v_inst35|Mux4~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y5_N9
maxii_lcell \b2v_inst35|lcd_data[3] (
// Equation(s):
// \b2v_inst35|lcd_data [3] = DFFEAS((\b2v_inst35|lcd_data[3]~10_combout  & (\b2v_inst42|dataout[3]~1_combout )) # (!\b2v_inst35|lcd_data[3]~10_combout  & (((\b2v_inst35|Mux4~7_combout )))), GLOBAL(\clock~combout ), VCC, , \b2v_inst35|lcd_data[7]~3_combout , 
// \b2v_inst35|Mux4~16_combout , , \b2v_inst35|lcd_data[3]~16_combout , \b2v_inst35|lcd_data[3]~17_combout )

	.clk(\clock~combout ),
	.dataa(\b2v_inst42|dataout[3]~1_combout ),
	.datab(\b2v_inst35|lcd_data[3]~10_combout ),
	.datac(\b2v_inst35|Mux4~16_combout ),
	.datad(\b2v_inst35|Mux4~7_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\b2v_inst35|lcd_data[3]~16_combout ),
	.sload(\b2v_inst35|lcd_data[3]~17_combout ),
	.ena(\b2v_inst35|lcd_data[7]~3_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst35|lcd_data [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst35|lcd_data[3] .lut_mask = "bb88";
defparam \b2v_inst35|lcd_data[3] .operation_mode = "normal";
defparam \b2v_inst35|lcd_data[3] .output_mode = "reg_only";
defparam \b2v_inst35|lcd_data[3] .register_cascade_mode = "off";
defparam \b2v_inst35|lcd_data[3] .sum_lutc_input = "datac";
defparam \b2v_inst35|lcd_data[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X16_Y10_N0
maxii_lcell \b2v_inst42|WideOr0~0 (
// Equation(s):
// \b2v_inst42|WideOr0~0_combout  = (\b2v_inst14|gs2 [5] & (((!\b2v_inst14|gs2 [1] & !\b2v_inst14|gs2 [4])))) # (!\b2v_inst14|gs2 [5] & (((\b2v_inst14|gs2 [1] & \b2v_inst14|gs2 [4]))))

	.clk(gnd),
	.dataa(\b2v_inst14|gs2 [5]),
	.datab(vcc),
	.datac(\b2v_inst14|gs2 [1]),
	.datad(\b2v_inst14|gs2 [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst42|WideOr0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst42|WideOr0~0 .lut_mask = "500a";
defparam \b2v_inst42|WideOr0~0 .operation_mode = "normal";
defparam \b2v_inst42|WideOr0~0 .output_mode = "comb_only";
defparam \b2v_inst42|WideOr0~0 .register_cascade_mode = "off";
defparam \b2v_inst42|WideOr0~0 .sum_lutc_input = "datac";
defparam \b2v_inst42|WideOr0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y10_N4
maxii_lcell \b2v_inst42|WideOr0~2 (
// Equation(s):
// \b2v_inst42|WideOr0~2_combout  = (\b2v_inst14|gs2 [0] & (\b2v_inst14|gs2 [3] & ((\b2v_inst14|gs2 [1]) # (\b2v_inst14|gs2 [2]))))

	.clk(gnd),
	.dataa(\b2v_inst14|gs2 [0]),
	.datab(\b2v_inst14|gs2 [3]),
	.datac(\b2v_inst14|gs2 [1]),
	.datad(\b2v_inst14|gs2 [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst42|WideOr0~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst42|WideOr0~2 .lut_mask = "8880";
defparam \b2v_inst42|WideOr0~2 .operation_mode = "normal";
defparam \b2v_inst42|WideOr0~2 .output_mode = "comb_only";
defparam \b2v_inst42|WideOr0~2 .register_cascade_mode = "off";
defparam \b2v_inst42|WideOr0~2 .sum_lutc_input = "datac";
defparam \b2v_inst42|WideOr0~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y10_N2
maxii_lcell \b2v_inst42|WideOr0~1 (
// Equation(s):
// \b2v_inst42|WideOr0~1_combout  = (\b2v_inst14|gs2 [3] & ((\b2v_inst14|gs2 [0] & (\b2v_inst14|gs2 [1])) # (!\b2v_inst14|gs2 [0] & ((!\b2v_inst14|gs2 [2]) # (!\b2v_inst14|gs2 [1]))))) # (!\b2v_inst14|gs2 [3] & ((\b2v_inst14|gs2 [2]) # (\b2v_inst14|gs2 [0] $ 
// (\b2v_inst14|gs2 [1]))))

	.clk(gnd),
	.dataa(\b2v_inst14|gs2 [0]),
	.datab(\b2v_inst14|gs2 [3]),
	.datac(\b2v_inst14|gs2 [1]),
	.datad(\b2v_inst14|gs2 [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst42|WideOr0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst42|WideOr0~1 .lut_mask = "b7d6";
defparam \b2v_inst42|WideOr0~1 .operation_mode = "normal";
defparam \b2v_inst42|WideOr0~1 .output_mode = "comb_only";
defparam \b2v_inst42|WideOr0~1 .register_cascade_mode = "off";
defparam \b2v_inst42|WideOr0~1 .sum_lutc_input = "datac";
defparam \b2v_inst42|WideOr0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y10_N3
maxii_lcell \b2v_inst42|WideOr0~3 (
// Equation(s):
// \b2v_inst42|WideOr0~3_combout  = (\b2v_inst42|WideOr0~2_combout  & ((\b2v_inst42|WideOr0~0_combout ) # ((\b2v_inst42|dataout[3]~0_combout  & \b2v_inst42|WideOr0~1_combout )))) # (!\b2v_inst42|WideOr0~2_combout  & (\b2v_inst42|dataout[3]~0_combout  & 
// ((!\b2v_inst42|WideOr0~1_combout ))))

	.clk(gnd),
	.dataa(\b2v_inst42|dataout[3]~0_combout ),
	.datab(\b2v_inst42|WideOr0~0_combout ),
	.datac(\b2v_inst42|WideOr0~2_combout ),
	.datad(\b2v_inst42|WideOr0~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst42|WideOr0~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst42|WideOr0~3 .lut_mask = "e0ca";
defparam \b2v_inst42|WideOr0~3 .operation_mode = "normal";
defparam \b2v_inst42|WideOr0~3 .output_mode = "comb_only";
defparam \b2v_inst42|WideOr0~3 .register_cascade_mode = "off";
defparam \b2v_inst42|WideOr0~3 .sum_lutc_input = "datac";
defparam \b2v_inst42|WideOr0~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y2_N6
maxii_lcell \b2v_inst43|WideOr0~3 (
// Equation(s):
// \b2v_inst43|WideOr0~3_combout  = (\b2v_inst14|gb2 [5] & (!\b2v_inst14|gb2 [4] & (!\b2v_inst14|gb2 [1] & \b2v_inst14|gb2 [2]))) # (!\b2v_inst14|gb2 [5] & (\b2v_inst14|gb2 [4] & (\b2v_inst14|gb2 [1])))

	.clk(gnd),
	.dataa(\b2v_inst14|gb2 [5]),
	.datab(\b2v_inst14|gb2 [4]),
	.datac(\b2v_inst14|gb2 [1]),
	.datad(\b2v_inst14|gb2 [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst43|WideOr0~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst43|WideOr0~3 .lut_mask = "4240";
defparam \b2v_inst43|WideOr0~3 .operation_mode = "normal";
defparam \b2v_inst43|WideOr0~3 .output_mode = "comb_only";
defparam \b2v_inst43|WideOr0~3 .register_cascade_mode = "off";
defparam \b2v_inst43|WideOr0~3 .sum_lutc_input = "datac";
defparam \b2v_inst43|WideOr0~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y2_N7
maxii_lcell \b2v_inst43|WideOr0~1 (
// Equation(s):
// \b2v_inst43|WideOr0~1_combout  = (\b2v_inst14|gb2 [2] & (((!\b2v_inst14|gb2 [1])) # (!\b2v_inst14|gb2 [3]))) # (!\b2v_inst14|gb2 [2] & ((\b2v_inst14|gb2 [3] & ((!\b2v_inst14|gb2 [0]))) # (!\b2v_inst14|gb2 [3] & ((\b2v_inst14|gb2 [1]) # (\b2v_inst14|gb2 
// [0])))))

	.clk(gnd),
	.dataa(\b2v_inst14|gb2 [2]),
	.datab(\b2v_inst14|gb2 [3]),
	.datac(\b2v_inst14|gb2 [1]),
	.datad(\b2v_inst14|gb2 [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst43|WideOr0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst43|WideOr0~1 .lut_mask = "3b7e";
defparam \b2v_inst43|WideOr0~1 .operation_mode = "normal";
defparam \b2v_inst43|WideOr0~1 .output_mode = "comb_only";
defparam \b2v_inst43|WideOr0~1 .register_cascade_mode = "off";
defparam \b2v_inst43|WideOr0~1 .sum_lutc_input = "datac";
defparam \b2v_inst43|WideOr0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y2_N8
maxii_lcell \b2v_inst43|WideOr0~0 (
// Equation(s):
// \b2v_inst43|WideOr0~0_combout  = (\b2v_inst14|gb2 [2]) # ((\b2v_inst14|gb2 [3]) # (\b2v_inst14|gb2 [1] $ (\b2v_inst14|gb2 [0])))

	.clk(gnd),
	.dataa(\b2v_inst14|gb2 [2]),
	.datab(\b2v_inst14|gb2 [3]),
	.datac(\b2v_inst14|gb2 [1]),
	.datad(\b2v_inst14|gb2 [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst43|WideOr0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst43|WideOr0~0 .lut_mask = "effe";
defparam \b2v_inst43|WideOr0~0 .operation_mode = "normal";
defparam \b2v_inst43|WideOr0~0 .output_mode = "comb_only";
defparam \b2v_inst43|WideOr0~0 .register_cascade_mode = "off";
defparam \b2v_inst43|WideOr0~0 .sum_lutc_input = "datac";
defparam \b2v_inst43|WideOr0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y2_N9
maxii_lcell \b2v_inst43|WideOr0~2 (
// Equation(s):
// \b2v_inst43|WideOr0~2_combout  = (\b2v_inst43|dataout[3]~0_combout  & ((\b2v_inst14|gb2 [6] & (!\b2v_inst43|WideOr0~1_combout )) # (!\b2v_inst14|gb2 [6] & ((!\b2v_inst43|WideOr0~0_combout )))))

	.clk(gnd),
	.dataa(\b2v_inst14|gb2 [6]),
	.datab(\b2v_inst43|dataout[3]~0_combout ),
	.datac(\b2v_inst43|WideOr0~1_combout ),
	.datad(\b2v_inst43|WideOr0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst43|WideOr0~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst43|WideOr0~2 .lut_mask = "084c";
defparam \b2v_inst43|WideOr0~2 .operation_mode = "normal";
defparam \b2v_inst43|WideOr0~2 .output_mode = "comb_only";
defparam \b2v_inst43|WideOr0~2 .register_cascade_mode = "off";
defparam \b2v_inst43|WideOr0~2 .sum_lutc_input = "datac";
defparam \b2v_inst43|WideOr0~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y2_N5
maxii_lcell \b2v_inst43|WideOr0~4 (
// Equation(s):
// \b2v_inst43|WideOr0~4_combout  = (\b2v_inst43|WideOr0~2_combout ) # ((\b2v_inst43|WideOr0~3_combout  & (\b2v_inst43|WideOr1~3_combout  & \b2v_inst14|gb2 [0])))

	.clk(gnd),
	.dataa(\b2v_inst43|WideOr0~3_combout ),
	.datab(\b2v_inst43|WideOr1~3_combout ),
	.datac(\b2v_inst14|gb2 [0]),
	.datad(\b2v_inst43|WideOr0~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst43|WideOr0~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst43|WideOr0~4 .lut_mask = "ff80";
defparam \b2v_inst43|WideOr0~4 .operation_mode = "normal";
defparam \b2v_inst43|WideOr0~4 .output_mode = "comb_only";
defparam \b2v_inst43|WideOr0~4 .register_cascade_mode = "off";
defparam \b2v_inst43|WideOr0~4 .sum_lutc_input = "datac";
defparam \b2v_inst43|WideOr0~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y10_N3
maxii_lcell \b2v_inst47|WideOr0~3 (
// Equation(s):
// \b2v_inst47|WideOr0~3_combout  = (\b2v_inst14|yb2 [1] & (!\b2v_inst14|yb2 [5] & ((\b2v_inst14|yb2 [4])))) # (!\b2v_inst14|yb2 [1] & (\b2v_inst14|yb2 [5] & (\b2v_inst14|yb2 [2] & !\b2v_inst14|yb2 [4])))

	.clk(gnd),
	.dataa(\b2v_inst14|yb2 [1]),
	.datab(\b2v_inst14|yb2 [5]),
	.datac(\b2v_inst14|yb2 [2]),
	.datad(\b2v_inst14|yb2 [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst47|WideOr0~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst47|WideOr0~3 .lut_mask = "2240";
defparam \b2v_inst47|WideOr0~3 .operation_mode = "normal";
defparam \b2v_inst47|WideOr0~3 .output_mode = "comb_only";
defparam \b2v_inst47|WideOr0~3 .register_cascade_mode = "off";
defparam \b2v_inst47|WideOr0~3 .sum_lutc_input = "datac";
defparam \b2v_inst47|WideOr0~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y10_N4
maxii_lcell \b2v_inst47|WideOr0~0 (
// Equation(s):
// \b2v_inst47|WideOr0~0_combout  = (\b2v_inst14|yb2 [2]) # ((\b2v_inst14|yb2 [3]) # (\b2v_inst14|yb2 [1] $ (\b2v_inst14|yb2 [0])))

	.clk(gnd),
	.dataa(\b2v_inst14|yb2 [1]),
	.datab(\b2v_inst14|yb2 [2]),
	.datac(\b2v_inst14|yb2 [0]),
	.datad(\b2v_inst14|yb2 [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst47|WideOr0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst47|WideOr0~0 .lut_mask = "ffde";
defparam \b2v_inst47|WideOr0~0 .operation_mode = "normal";
defparam \b2v_inst47|WideOr0~0 .output_mode = "comb_only";
defparam \b2v_inst47|WideOr0~0 .register_cascade_mode = "off";
defparam \b2v_inst47|WideOr0~0 .sum_lutc_input = "datac";
defparam \b2v_inst47|WideOr0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y10_N8
maxii_lcell \b2v_inst47|WideOr0~1 (
// Equation(s):
// \b2v_inst47|WideOr0~1_combout  = (\b2v_inst14|yb2 [1] & (((!\b2v_inst14|yb2 [2] & !\b2v_inst14|yb2 [0])) # (!\b2v_inst14|yb2 [3]))) # (!\b2v_inst14|yb2 [1] & ((\b2v_inst14|yb2 [2]) # (\b2v_inst14|yb2 [0] $ (\b2v_inst14|yb2 [3]))))

	.clk(gnd),
	.dataa(\b2v_inst14|yb2 [1]),
	.datab(\b2v_inst14|yb2 [2]),
	.datac(\b2v_inst14|yb2 [0]),
	.datad(\b2v_inst14|yb2 [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst47|WideOr0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst47|WideOr0~1 .lut_mask = "47fe";
defparam \b2v_inst47|WideOr0~1 .operation_mode = "normal";
defparam \b2v_inst47|WideOr0~1 .output_mode = "comb_only";
defparam \b2v_inst47|WideOr0~1 .register_cascade_mode = "off";
defparam \b2v_inst47|WideOr0~1 .sum_lutc_input = "datac";
defparam \b2v_inst47|WideOr0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y10_N9
maxii_lcell \b2v_inst47|WideOr0~2 (
// Equation(s):
// \b2v_inst47|WideOr0~2_combout  = (\b2v_inst47|dataout[3]~0_combout  & ((\b2v_inst14|yb2 [6] & ((!\b2v_inst47|WideOr0~1_combout ))) # (!\b2v_inst14|yb2 [6] & (!\b2v_inst47|WideOr0~0_combout ))))

	.clk(gnd),
	.dataa(\b2v_inst47|dataout[3]~0_combout ),
	.datab(\b2v_inst14|yb2 [6]),
	.datac(\b2v_inst47|WideOr0~0_combout ),
	.datad(\b2v_inst47|WideOr0~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst47|WideOr0~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst47|WideOr0~2 .lut_mask = "028a";
defparam \b2v_inst47|WideOr0~2 .operation_mode = "normal";
defparam \b2v_inst47|WideOr0~2 .output_mode = "comb_only";
defparam \b2v_inst47|WideOr0~2 .register_cascade_mode = "off";
defparam \b2v_inst47|WideOr0~2 .sum_lutc_input = "datac";
defparam \b2v_inst47|WideOr0~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y10_N5
maxii_lcell \b2v_inst47|WideOr0~4 (
// Equation(s):
// \b2v_inst47|WideOr0~4_combout  = (\b2v_inst47|WideOr0~2_combout ) # ((\b2v_inst47|WideOr0~3_combout  & (\b2v_inst47|WideOr1~3_combout  & \b2v_inst14|yb2 [0])))

	.clk(gnd),
	.dataa(\b2v_inst47|WideOr0~3_combout ),
	.datab(\b2v_inst47|WideOr1~3_combout ),
	.datac(\b2v_inst14|yb2 [0]),
	.datad(\b2v_inst47|WideOr0~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst47|WideOr0~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst47|WideOr0~4 .lut_mask = "ff80";
defparam \b2v_inst47|WideOr0~4 .operation_mode = "normal";
defparam \b2v_inst47|WideOr0~4 .output_mode = "comb_only";
defparam \b2v_inst47|WideOr0~4 .register_cascade_mode = "off";
defparam \b2v_inst47|WideOr0~4 .sum_lutc_input = "datac";
defparam \b2v_inst47|WideOr0~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y3_N1
maxii_lcell \b2v_inst46|WideOr0~2 (
// Equation(s):
// \b2v_inst46|WideOr0~2_combout  = (\b2v_inst14|ys2 [1] & (\b2v_inst14|ys2 [4] & ((!\b2v_inst14|ys2 [5])))) # (!\b2v_inst14|ys2 [1] & (!\b2v_inst14|ys2 [4] & (\b2v_inst14|ys2 [2] & \b2v_inst14|ys2 [5])))

	.clk(gnd),
	.dataa(\b2v_inst14|ys2 [1]),
	.datab(\b2v_inst14|ys2 [4]),
	.datac(\b2v_inst14|ys2 [2]),
	.datad(\b2v_inst14|ys2 [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst46|WideOr0~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst46|WideOr0~2 .lut_mask = "1088";
defparam \b2v_inst46|WideOr0~2 .operation_mode = "normal";
defparam \b2v_inst46|WideOr0~2 .output_mode = "comb_only";
defparam \b2v_inst46|WideOr0~2 .register_cascade_mode = "off";
defparam \b2v_inst46|WideOr0~2 .sum_lutc_input = "datac";
defparam \b2v_inst46|WideOr0~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y3_N6
maxii_lcell \b2v_inst46|WideOr0~0 (
// Equation(s):
// \b2v_inst46|WideOr0~0_combout  = ((\b2v_inst14|ys2 [3] & ((\b2v_inst14|ys2 [1]) # (!\b2v_inst14|ys2 [2]))) # (!\b2v_inst14|ys2 [3] & (!\b2v_inst14|ys2 [2] & \b2v_inst14|ys2 [1])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst14|ys2 [3]),
	.datac(\b2v_inst14|ys2 [2]),
	.datad(\b2v_inst14|ys2 [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst46|WideOr0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst46|WideOr0~0 .lut_mask = "cf0c";
defparam \b2v_inst46|WideOr0~0 .operation_mode = "normal";
defparam \b2v_inst46|WideOr0~0 .output_mode = "comb_only";
defparam \b2v_inst46|WideOr0~0 .register_cascade_mode = "off";
defparam \b2v_inst46|WideOr0~0 .sum_lutc_input = "datac";
defparam \b2v_inst46|WideOr0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y3_N7
maxii_lcell \b2v_inst46|WideOr0~1 (
// Equation(s):
// \b2v_inst46|WideOr0~1_combout  = (\b2v_inst46|dataout[3]~0_combout  & (\b2v_inst46|WideOr0~0_combout  $ (((!\b2v_inst14|ys2 [0] & !\b2v_inst14|ys2 [2])))))

	.clk(gnd),
	.dataa(\b2v_inst14|ys2 [0]),
	.datab(\b2v_inst46|dataout[3]~0_combout ),
	.datac(\b2v_inst14|ys2 [2]),
	.datad(\b2v_inst46|WideOr0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst46|WideOr0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst46|WideOr0~1 .lut_mask = "c804";
defparam \b2v_inst46|WideOr0~1 .operation_mode = "normal";
defparam \b2v_inst46|WideOr0~1 .output_mode = "comb_only";
defparam \b2v_inst46|WideOr0~1 .register_cascade_mode = "off";
defparam \b2v_inst46|WideOr0~1 .sum_lutc_input = "datac";
defparam \b2v_inst46|WideOr0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y3_N0
maxii_lcell \b2v_inst46|WideOr0~3 (
// Equation(s):
// \b2v_inst46|WideOr0~3_combout  = (\b2v_inst46|WideOr0~1_combout ) # ((\b2v_inst14|ys2 [0] & (\b2v_inst14|ys2 [3] & \b2v_inst46|WideOr0~2_combout )))

	.clk(gnd),
	.dataa(\b2v_inst14|ys2 [0]),
	.datab(\b2v_inst14|ys2 [3]),
	.datac(\b2v_inst46|WideOr0~2_combout ),
	.datad(\b2v_inst46|WideOr0~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst46|WideOr0~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst46|WideOr0~3 .lut_mask = "ff80";
defparam \b2v_inst46|WideOr0~3 .operation_mode = "normal";
defparam \b2v_inst46|WideOr0~3 .output_mode = "comb_only";
defparam \b2v_inst46|WideOr0~3 .register_cascade_mode = "off";
defparam \b2v_inst46|WideOr0~3 .sum_lutc_input = "datac";
defparam \b2v_inst46|WideOr0~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y8_N0
maxii_lcell \b2v_inst41|WideOr0~3 (
// Equation(s):
// \b2v_inst41|WideOr0~3_combout  = (\b2v_inst14|gb1 [4] & (((!\b2v_inst14|gb1 [5] & \b2v_inst14|gb1 [1])))) # (!\b2v_inst14|gb1 [4] & (\b2v_inst14|gb1 [2] & (\b2v_inst14|gb1 [5] & !\b2v_inst14|gb1 [1])))

	.clk(gnd),
	.dataa(\b2v_inst14|gb1 [2]),
	.datab(\b2v_inst14|gb1 [4]),
	.datac(\b2v_inst14|gb1 [5]),
	.datad(\b2v_inst14|gb1 [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst41|WideOr0~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst41|WideOr0~3 .lut_mask = "0c20";
defparam \b2v_inst41|WideOr0~3 .operation_mode = "normal";
defparam \b2v_inst41|WideOr0~3 .output_mode = "comb_only";
defparam \b2v_inst41|WideOr0~3 .register_cascade_mode = "off";
defparam \b2v_inst41|WideOr0~3 .sum_lutc_input = "datac";
defparam \b2v_inst41|WideOr0~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y8_N4
maxii_lcell \b2v_inst41|WideOr0~1 (
// Equation(s):
// \b2v_inst41|WideOr0~1_combout  = (\b2v_inst14|gb1 [2] & (((!\b2v_inst14|gb1 [3]) # (!\b2v_inst14|gb1 [1])))) # (!\b2v_inst14|gb1 [2] & ((\b2v_inst14|gb1 [0] & ((!\b2v_inst14|gb1 [3]))) # (!\b2v_inst14|gb1 [0] & ((\b2v_inst14|gb1 [1]) # (\b2v_inst14|gb1 
// [3])))))

	.clk(gnd),
	.dataa(\b2v_inst14|gb1 [2]),
	.datab(\b2v_inst14|gb1 [0]),
	.datac(\b2v_inst14|gb1 [1]),
	.datad(\b2v_inst14|gb1 [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst41|WideOr0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst41|WideOr0~1 .lut_mask = "1bfe";
defparam \b2v_inst41|WideOr0~1 .operation_mode = "normal";
defparam \b2v_inst41|WideOr0~1 .output_mode = "comb_only";
defparam \b2v_inst41|WideOr0~1 .register_cascade_mode = "off";
defparam \b2v_inst41|WideOr0~1 .sum_lutc_input = "datac";
defparam \b2v_inst41|WideOr0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y8_N8
maxii_lcell \b2v_inst41|WideOr0~0 (
// Equation(s):
// \b2v_inst41|WideOr0~0_combout  = (\b2v_inst14|gb1 [2]) # ((\b2v_inst14|gb1 [3]) # (\b2v_inst14|gb1 [0] $ (\b2v_inst14|gb1 [1])))

	.clk(gnd),
	.dataa(\b2v_inst14|gb1 [2]),
	.datab(\b2v_inst14|gb1 [0]),
	.datac(\b2v_inst14|gb1 [1]),
	.datad(\b2v_inst14|gb1 [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst41|WideOr0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst41|WideOr0~0 .lut_mask = "ffbe";
defparam \b2v_inst41|WideOr0~0 .operation_mode = "normal";
defparam \b2v_inst41|WideOr0~0 .output_mode = "comb_only";
defparam \b2v_inst41|WideOr0~0 .register_cascade_mode = "off";
defparam \b2v_inst41|WideOr0~0 .sum_lutc_input = "datac";
defparam \b2v_inst41|WideOr0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y8_N9
maxii_lcell \b2v_inst41|WideOr0~2 (
// Equation(s):
// \b2v_inst41|WideOr0~2_combout  = (\b2v_inst41|dataout[3]~0_combout  & ((\b2v_inst14|gb1 [6] & (!\b2v_inst41|WideOr0~1_combout )) # (!\b2v_inst14|gb1 [6] & ((!\b2v_inst41|WideOr0~0_combout )))))

	.clk(gnd),
	.dataa(\b2v_inst41|dataout[3]~0_combout ),
	.datab(\b2v_inst14|gb1 [6]),
	.datac(\b2v_inst41|WideOr0~1_combout ),
	.datad(\b2v_inst41|WideOr0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst41|WideOr0~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst41|WideOr0~2 .lut_mask = "082a";
defparam \b2v_inst41|WideOr0~2 .operation_mode = "normal";
defparam \b2v_inst41|WideOr0~2 .output_mode = "comb_only";
defparam \b2v_inst41|WideOr0~2 .register_cascade_mode = "off";
defparam \b2v_inst41|WideOr0~2 .sum_lutc_input = "datac";
defparam \b2v_inst41|WideOr0~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y8_N2
maxii_lcell \b2v_inst41|WideOr0~4 (
// Equation(s):
// \b2v_inst41|WideOr0~4_combout  = (\b2v_inst41|WideOr0~2_combout ) # ((\b2v_inst41|WideOr1~3_combout  & (\b2v_inst14|gb1 [0] & \b2v_inst41|WideOr0~3_combout )))

	.clk(gnd),
	.dataa(\b2v_inst41|WideOr1~3_combout ),
	.datab(\b2v_inst14|gb1 [0]),
	.datac(\b2v_inst41|WideOr0~3_combout ),
	.datad(\b2v_inst41|WideOr0~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst41|WideOr0~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst41|WideOr0~4 .lut_mask = "ff80";
defparam \b2v_inst41|WideOr0~4 .operation_mode = "normal";
defparam \b2v_inst41|WideOr0~4 .output_mode = "comb_only";
defparam \b2v_inst41|WideOr0~4 .register_cascade_mode = "off";
defparam \b2v_inst41|WideOr0~4 .sum_lutc_input = "datac";
defparam \b2v_inst41|WideOr0~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y5_N8
maxii_lcell \b2v_inst35|Mux3~8 (
// Equation(s):
// \b2v_inst35|Mux3~8_combout  = (\b2v_inst14|rb1 [5] & (\b2v_inst14|rb1 [2] & (!\b2v_inst14|rb1 [4] & !\b2v_inst14|rb1 [1]))) # (!\b2v_inst14|rb1 [5] & (((\b2v_inst14|rb1 [4] & \b2v_inst14|rb1 [1]))))

	.clk(gnd),
	.dataa(\b2v_inst14|rb1 [5]),
	.datab(\b2v_inst14|rb1 [2]),
	.datac(\b2v_inst14|rb1 [4]),
	.datad(\b2v_inst14|rb1 [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst35|Mux3~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst35|Mux3~8 .lut_mask = "5008";
defparam \b2v_inst35|Mux3~8 .operation_mode = "normal";
defparam \b2v_inst35|Mux3~8 .output_mode = "comb_only";
defparam \b2v_inst35|Mux3~8 .register_cascade_mode = "off";
defparam \b2v_inst35|Mux3~8 .sum_lutc_input = "datac";
defparam \b2v_inst35|Mux3~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y5_N0
maxii_lcell \b2v_inst37|WideOr0~0 (
// Equation(s):
// \b2v_inst37|WideOr0~0_combout  = (\b2v_inst14|rb1 [3]) # ((\b2v_inst14|rb1 [2]) # (\b2v_inst14|rb1 [1] $ (\b2v_inst14|rb1 [0])))

	.clk(gnd),
	.dataa(\b2v_inst14|rb1 [3]),
	.datab(\b2v_inst14|rb1 [1]),
	.datac(\b2v_inst14|rb1 [0]),
	.datad(\b2v_inst14|rb1 [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst37|WideOr0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst37|WideOr0~0 .lut_mask = "ffbe";
defparam \b2v_inst37|WideOr0~0 .operation_mode = "normal";
defparam \b2v_inst37|WideOr0~0 .output_mode = "comb_only";
defparam \b2v_inst37|WideOr0~0 .register_cascade_mode = "off";
defparam \b2v_inst37|WideOr0~0 .sum_lutc_input = "datac";
defparam \b2v_inst37|WideOr0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y5_N9
maxii_lcell \b2v_inst37|WideOr0~1 (
// Equation(s):
// \b2v_inst37|WideOr0~1_combout  = (\b2v_inst14|rb1 [3] & ((\b2v_inst14|rb1 [2] & (!\b2v_inst14|rb1 [1])) # (!\b2v_inst14|rb1 [2] & ((!\b2v_inst14|rb1 [0]))))) # (!\b2v_inst14|rb1 [3] & ((\b2v_inst14|rb1 [1]) # ((\b2v_inst14|rb1 [0]) # (\b2v_inst14|rb1 
// [2]))))

	.clk(gnd),
	.dataa(\b2v_inst14|rb1 [3]),
	.datab(\b2v_inst14|rb1 [1]),
	.datac(\b2v_inst14|rb1 [0]),
	.datad(\b2v_inst14|rb1 [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst37|WideOr0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst37|WideOr0~1 .lut_mask = "775e";
defparam \b2v_inst37|WideOr0~1 .operation_mode = "normal";
defparam \b2v_inst37|WideOr0~1 .output_mode = "comb_only";
defparam \b2v_inst37|WideOr0~1 .register_cascade_mode = "off";
defparam \b2v_inst37|WideOr0~1 .sum_lutc_input = "datac";
defparam \b2v_inst37|WideOr0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y5_N5
maxii_lcell \b2v_inst35|Mux3~7 (
// Equation(s):
// \b2v_inst35|Mux3~7_combout  = (\b2v_inst35|Mux4~0_combout  & ((\b2v_inst14|rb1 [6] & ((!\b2v_inst37|WideOr0~1_combout ))) # (!\b2v_inst14|rb1 [6] & (!\b2v_inst37|WideOr0~0_combout ))))

	.clk(gnd),
	.dataa(\b2v_inst14|rb1 [6]),
	.datab(\b2v_inst37|WideOr0~0_combout ),
	.datac(\b2v_inst37|WideOr0~1_combout ),
	.datad(\b2v_inst35|Mux4~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst35|Mux3~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst35|Mux3~7 .lut_mask = "1b00";
defparam \b2v_inst35|Mux3~7 .operation_mode = "normal";
defparam \b2v_inst35|Mux3~7 .output_mode = "comb_only";
defparam \b2v_inst35|Mux3~7 .register_cascade_mode = "off";
defparam \b2v_inst35|Mux3~7 .sum_lutc_input = "datac";
defparam \b2v_inst35|Mux3~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y4_N0
maxii_lcell \b2v_inst35|Mux3~9 (
// Equation(s):
// \b2v_inst35|Mux3~9_combout  = (\b2v_inst35|Mux4~8_combout  & ((\b2v_inst35|Mux3~7_combout ) # ((\b2v_inst35|Mux4~9_combout  & \b2v_inst35|Mux3~8_combout ))))

	.clk(gnd),
	.dataa(\b2v_inst35|Mux4~9_combout ),
	.datab(\b2v_inst35|Mux3~8_combout ),
	.datac(\b2v_inst35|Mux4~8_combout ),
	.datad(\b2v_inst35|Mux3~7_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst35|Mux3~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst35|Mux3~9 .lut_mask = "f080";
defparam \b2v_inst35|Mux3~9 .operation_mode = "normal";
defparam \b2v_inst35|Mux3~9 .output_mode = "comb_only";
defparam \b2v_inst35|Mux3~9 .register_cascade_mode = "off";
defparam \b2v_inst35|Mux3~9 .sum_lutc_input = "datac";
defparam \b2v_inst35|Mux3~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y6_N3
maxii_lcell \b2v_inst35|Mux3~13 (
// Equation(s):
// \b2v_inst35|Mux3~13_combout  = (\b2v_inst14|rs1 [1] & (\b2v_inst14|rs1 [4] & ((!\b2v_inst14|rs1 [5])))) # (!\b2v_inst14|rs1 [1] & (!\b2v_inst14|rs1 [4] & (\b2v_inst14|rs1 [2] & \b2v_inst14|rs1 [5])))

	.clk(gnd),
	.dataa(\b2v_inst14|rs1 [1]),
	.datab(\b2v_inst14|rs1 [4]),
	.datac(\b2v_inst14|rs1 [2]),
	.datad(\b2v_inst14|rs1 [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst35|Mux3~13_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst35|Mux3~13 .lut_mask = "1088";
defparam \b2v_inst35|Mux3~13 .operation_mode = "normal";
defparam \b2v_inst35|Mux3~13 .output_mode = "comb_only";
defparam \b2v_inst35|Mux3~13 .register_cascade_mode = "off";
defparam \b2v_inst35|Mux3~13 .sum_lutc_input = "datac";
defparam \b2v_inst35|Mux3~13 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y6_N9
maxii_lcell \b2v_inst35|Mux3~14 (
// Equation(s):
// \b2v_inst35|Mux3~14_combout  = (\b2v_inst35|Mux3~13_combout  & (\b2v_inst14|rs1 [3] & ((\b2v_inst14|rs1 [0]))))

	.clk(gnd),
	.dataa(\b2v_inst35|Mux3~13_combout ),
	.datab(\b2v_inst14|rs1 [3]),
	.datac(vcc),
	.datad(\b2v_inst14|rs1 [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst35|Mux3~14_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst35|Mux3~14 .lut_mask = "8800";
defparam \b2v_inst35|Mux3~14 .operation_mode = "normal";
defparam \b2v_inst35|Mux3~14 .output_mode = "comb_only";
defparam \b2v_inst35|Mux3~14 .register_cascade_mode = "off";
defparam \b2v_inst35|Mux3~14 .sum_lutc_input = "datac";
defparam \b2v_inst35|Mux3~14 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y6_N8
maxii_lcell \b2v_inst35|Mux3~11 (
// Equation(s):
// \b2v_inst35|Mux3~11_combout  = ((\b2v_inst14|rs1 [1] & ((\b2v_inst14|rs1 [3]) # (!\b2v_inst14|rs1 [2]))) # (!\b2v_inst14|rs1 [1] & (!\b2v_inst14|rs1 [2] & \b2v_inst14|rs1 [3])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst14|rs1 [1]),
	.datac(\b2v_inst14|rs1 [2]),
	.datad(\b2v_inst14|rs1 [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst35|Mux3~11_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst35|Mux3~11 .lut_mask = "cf0c";
defparam \b2v_inst35|Mux3~11 .operation_mode = "normal";
defparam \b2v_inst35|Mux3~11 .output_mode = "comb_only";
defparam \b2v_inst35|Mux3~11 .register_cascade_mode = "off";
defparam \b2v_inst35|Mux3~11 .sum_lutc_input = "datac";
defparam \b2v_inst35|Mux3~11 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y6_N7
maxii_lcell \b2v_inst35|Mux3~12 (
// Equation(s):
// \b2v_inst35|Mux3~12_combout  = (\b2v_inst35|Mux4~1_combout  & (\b2v_inst35|Mux3~11_combout  $ (((!\b2v_inst14|rs1 [2] & !\b2v_inst14|rs1 [0])))))

	.clk(gnd),
	.dataa(\b2v_inst14|rs1 [2]),
	.datab(\b2v_inst14|rs1 [0]),
	.datac(\b2v_inst35|Mux4~1_combout ),
	.datad(\b2v_inst35|Mux3~11_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst35|Mux3~12_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst35|Mux3~12 .lut_mask = "e010";
defparam \b2v_inst35|Mux3~12 .operation_mode = "normal";
defparam \b2v_inst35|Mux3~12 .output_mode = "comb_only";
defparam \b2v_inst35|Mux3~12 .register_cascade_mode = "off";
defparam \b2v_inst35|Mux3~12 .sum_lutc_input = "datac";
defparam \b2v_inst35|Mux3~12 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y6_N5
maxii_lcell \b2v_inst35|Mux3~10 (
// Equation(s):
// \b2v_inst35|Mux3~10_combout  = (\b2v_inst35|Equal0~1_combout ) # ((\b2v_inst35|xhdl0.cnt [0] & (!\b2v_inst35|Add0~3 )) # (!\b2v_inst35|xhdl0.cnt [0] & ((\b2v_inst35|xhdl0.cnt [3]))))

	.clk(gnd),
	.dataa(\b2v_inst35|xhdl0.cnt [0]),
	.datab(\b2v_inst35|Add0~3 ),
	.datac(\b2v_inst35|xhdl0.cnt [3]),
	.datad(\b2v_inst35|Equal0~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst35|Mux3~10_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst35|Mux3~10 .lut_mask = "ff72";
defparam \b2v_inst35|Mux3~10 .operation_mode = "normal";
defparam \b2v_inst35|Mux3~10 .output_mode = "comb_only";
defparam \b2v_inst35|Mux3~10 .register_cascade_mode = "off";
defparam \b2v_inst35|Mux3~10 .sum_lutc_input = "datac";
defparam \b2v_inst35|Mux3~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y6_N6
maxii_lcell \b2v_inst35|Mux3~15 (
// Equation(s):
// \b2v_inst35|Mux3~15_combout  = (\b2v_inst35|Mux7~10_combout  & ((\b2v_inst35|Mux3~14_combout ) # ((\b2v_inst35|Mux3~12_combout )))) # (!\b2v_inst35|Mux7~10_combout  & (((\b2v_inst35|Mux3~10_combout ))))

	.clk(gnd),
	.dataa(\b2v_inst35|Mux7~10_combout ),
	.datab(\b2v_inst35|Mux3~14_combout ),
	.datac(\b2v_inst35|Mux3~12_combout ),
	.datad(\b2v_inst35|Mux3~10_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst35|Mux3~15_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst35|Mux3~15 .lut_mask = "fda8";
defparam \b2v_inst35|Mux3~15 .operation_mode = "normal";
defparam \b2v_inst35|Mux3~15 .output_mode = "comb_only";
defparam \b2v_inst35|Mux3~15 .register_cascade_mode = "off";
defparam \b2v_inst35|Mux3~15 .sum_lutc_input = "datac";
defparam \b2v_inst35|Mux3~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y8_N7
maxii_lcell \b2v_inst40|WideOr0~2 (
// Equation(s):
// \b2v_inst40|WideOr0~2_combout  = (\b2v_inst14|gs1 [1] & (!\b2v_inst14|gs1 [5] & (\b2v_inst14|gs1 [4]))) # (!\b2v_inst14|gs1 [1] & (\b2v_inst14|gs1 [5] & (!\b2v_inst14|gs1 [4] & \b2v_inst14|gs1 [2])))

	.clk(gnd),
	.dataa(\b2v_inst14|gs1 [1]),
	.datab(\b2v_inst14|gs1 [5]),
	.datac(\b2v_inst14|gs1 [4]),
	.datad(\b2v_inst14|gs1 [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst40|WideOr0~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst40|WideOr0~2 .lut_mask = "2420";
defparam \b2v_inst40|WideOr0~2 .operation_mode = "normal";
defparam \b2v_inst40|WideOr0~2 .output_mode = "comb_only";
defparam \b2v_inst40|WideOr0~2 .register_cascade_mode = "off";
defparam \b2v_inst40|WideOr0~2 .sum_lutc_input = "datac";
defparam \b2v_inst40|WideOr0~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y8_N5
maxii_lcell \b2v_inst40|WideOr0~0 (
// Equation(s):
// \b2v_inst40|WideOr0~0_combout  = (\b2v_inst14|gs1 [1] & (((\b2v_inst14|gs1 [3]) # (!\b2v_inst14|gs1 [2])))) # (!\b2v_inst14|gs1 [1] & (((\b2v_inst14|gs1 [3] & !\b2v_inst14|gs1 [2]))))

	.clk(gnd),
	.dataa(\b2v_inst14|gs1 [1]),
	.datab(vcc),
	.datac(\b2v_inst14|gs1 [3]),
	.datad(\b2v_inst14|gs1 [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst40|WideOr0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst40|WideOr0~0 .lut_mask = "a0fa";
defparam \b2v_inst40|WideOr0~0 .operation_mode = "normal";
defparam \b2v_inst40|WideOr0~0 .output_mode = "comb_only";
defparam \b2v_inst40|WideOr0~0 .register_cascade_mode = "off";
defparam \b2v_inst40|WideOr0~0 .sum_lutc_input = "datac";
defparam \b2v_inst40|WideOr0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y8_N8
maxii_lcell \b2v_inst40|WideOr0~1 (
// Equation(s):
// \b2v_inst40|WideOr0~1_combout  = (\b2v_inst40|dataout[3]~0_combout  & (\b2v_inst40|WideOr0~0_combout  $ (((!\b2v_inst14|gs1 [2] & !\b2v_inst14|gs1 [0])))))

	.clk(gnd),
	.dataa(\b2v_inst14|gs1 [2]),
	.datab(\b2v_inst14|gs1 [0]),
	.datac(\b2v_inst40|WideOr0~0_combout ),
	.datad(\b2v_inst40|dataout[3]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst40|WideOr0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst40|WideOr0~1 .lut_mask = "e100";
defparam \b2v_inst40|WideOr0~1 .operation_mode = "normal";
defparam \b2v_inst40|WideOr0~1 .output_mode = "comb_only";
defparam \b2v_inst40|WideOr0~1 .register_cascade_mode = "off";
defparam \b2v_inst40|WideOr0~1 .sum_lutc_input = "datac";
defparam \b2v_inst40|WideOr0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y8_N0
maxii_lcell \b2v_inst40|WideOr0~3 (
// Equation(s):
// \b2v_inst40|WideOr0~3_combout  = (\b2v_inst40|WideOr0~1_combout ) # ((\b2v_inst14|gs1 [3] & (\b2v_inst14|gs1 [0] & \b2v_inst40|WideOr0~2_combout )))

	.clk(gnd),
	.dataa(\b2v_inst14|gs1 [3]),
	.datab(\b2v_inst14|gs1 [0]),
	.datac(\b2v_inst40|WideOr0~2_combout ),
	.datad(\b2v_inst40|WideOr0~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst40|WideOr0~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst40|WideOr0~3 .lut_mask = "ff80";
defparam \b2v_inst40|WideOr0~3 .operation_mode = "normal";
defparam \b2v_inst40|WideOr0~3 .output_mode = "comb_only";
defparam \b2v_inst40|WideOr0~3 .register_cascade_mode = "off";
defparam \b2v_inst40|WideOr0~3 .sum_lutc_input = "datac";
defparam \b2v_inst40|WideOr0~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y6_N4
maxii_lcell \b2v_inst35|Mux3~16 (
// Equation(s):
// \b2v_inst35|Mux3~16_combout  = (\b2v_inst35|lcd_data[3]~8_combout  & ((\b2v_inst35|lcd_data[3]~9_combout ) # ((\b2v_inst40|WideOr0~3_combout )))) # (!\b2v_inst35|lcd_data[3]~8_combout  & (!\b2v_inst35|lcd_data[3]~9_combout  & (\b2v_inst35|Mux3~15_combout 
// )))

	.clk(gnd),
	.dataa(\b2v_inst35|lcd_data[3]~8_combout ),
	.datab(\b2v_inst35|lcd_data[3]~9_combout ),
	.datac(\b2v_inst35|Mux3~15_combout ),
	.datad(\b2v_inst40|WideOr0~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst35|Mux3~16_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst35|Mux3~16 .lut_mask = "ba98";
defparam \b2v_inst35|Mux3~16 .operation_mode = "normal";
defparam \b2v_inst35|Mux3~16 .output_mode = "comb_only";
defparam \b2v_inst35|Mux3~16 .register_cascade_mode = "off";
defparam \b2v_inst35|Mux3~16 .sum_lutc_input = "datac";
defparam \b2v_inst35|Mux3~16 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y6_N4
maxii_lcell \b2v_inst35|Mux3~17 (
// Equation(s):
// \b2v_inst35|Mux3~17_combout  = (\b2v_inst35|lcd_data[3]~9_combout  & ((\b2v_inst35|Mux3~16_combout  & (\b2v_inst41|WideOr0~4_combout )) # (!\b2v_inst35|Mux3~16_combout  & ((\b2v_inst35|Mux3~9_combout ))))) # (!\b2v_inst35|lcd_data[3]~9_combout  & 
// (((\b2v_inst35|Mux3~16_combout ))))

	.clk(gnd),
	.dataa(\b2v_inst35|lcd_data[3]~9_combout ),
	.datab(\b2v_inst41|WideOr0~4_combout ),
	.datac(\b2v_inst35|Mux3~9_combout ),
	.datad(\b2v_inst35|Mux3~16_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst35|Mux3~17_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst35|Mux3~17 .lut_mask = "dda0";
defparam \b2v_inst35|Mux3~17 .operation_mode = "normal";
defparam \b2v_inst35|Mux3~17 .output_mode = "comb_only";
defparam \b2v_inst35|Mux3~17 .register_cascade_mode = "off";
defparam \b2v_inst35|Mux3~17 .sum_lutc_input = "datac";
defparam \b2v_inst35|Mux3~17 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y6_N5
maxii_lcell \b2v_inst35|Mux3~18 (
// Equation(s):
// \b2v_inst35|Mux3~18_combout  = (\b2v_inst35|lcd_data[3]~7_combout  & (((\b2v_inst35|lcd_data[3]~6_combout )))) # (!\b2v_inst35|lcd_data[3]~7_combout  & ((\b2v_inst35|lcd_data[3]~6_combout  & (\b2v_inst46|WideOr0~3_combout )) # 
// (!\b2v_inst35|lcd_data[3]~6_combout  & ((\b2v_inst35|Mux3~17_combout )))))

	.clk(gnd),
	.dataa(\b2v_inst35|lcd_data[3]~7_combout ),
	.datab(\b2v_inst46|WideOr0~3_combout ),
	.datac(\b2v_inst35|lcd_data[3]~6_combout ),
	.datad(\b2v_inst35|Mux3~17_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst35|Mux3~18_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst35|Mux3~18 .lut_mask = "e5e0";
defparam \b2v_inst35|Mux3~18 .operation_mode = "normal";
defparam \b2v_inst35|Mux3~18 .output_mode = "comb_only";
defparam \b2v_inst35|Mux3~18 .register_cascade_mode = "off";
defparam \b2v_inst35|Mux3~18 .sum_lutc_input = "datac";
defparam \b2v_inst35|Mux3~18 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y6_N6
maxii_lcell \b2v_inst35|Mux3~19 (
// Equation(s):
// \b2v_inst35|Mux3~19_combout  = (\b2v_inst35|lcd_data[3]~7_combout  & ((\b2v_inst35|Mux3~18_combout  & ((\b2v_inst47|WideOr0~4_combout ))) # (!\b2v_inst35|Mux3~18_combout  & (\b2v_inst43|WideOr0~4_combout )))) # (!\b2v_inst35|lcd_data[3]~7_combout  & 
// (((\b2v_inst35|Mux3~18_combout ))))

	.clk(gnd),
	.dataa(\b2v_inst35|lcd_data[3]~7_combout ),
	.datab(\b2v_inst43|WideOr0~4_combout ),
	.datac(\b2v_inst47|WideOr0~4_combout ),
	.datad(\b2v_inst35|Mux3~18_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst35|Mux3~19_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst35|Mux3~19 .lut_mask = "f588";
defparam \b2v_inst35|Mux3~19 .operation_mode = "normal";
defparam \b2v_inst35|Mux3~19 .output_mode = "comb_only";
defparam \b2v_inst35|Mux3~19 .register_cascade_mode = "off";
defparam \b2v_inst35|Mux3~19 .sum_lutc_input = "datac";
defparam \b2v_inst35|Mux3~19 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y10_N8
maxii_lcell \b2v_inst39|WideOr0~3 (
// Equation(s):
// \b2v_inst39|WideOr0~3_combout  = (\b2v_inst14|rb2 [4] & (((!\b2v_inst14|rb2 [5] & \b2v_inst14|rb2 [1])))) # (!\b2v_inst14|rb2 [4] & (\b2v_inst14|rb2 [2] & (\b2v_inst14|rb2 [5] & !\b2v_inst14|rb2 [1])))

	.clk(gnd),
	.dataa(\b2v_inst14|rb2 [2]),
	.datab(\b2v_inst14|rb2 [4]),
	.datac(\b2v_inst14|rb2 [5]),
	.datad(\b2v_inst14|rb2 [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst39|WideOr0~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst39|WideOr0~3 .lut_mask = "0c20";
defparam \b2v_inst39|WideOr0~3 .operation_mode = "normal";
defparam \b2v_inst39|WideOr0~3 .output_mode = "comb_only";
defparam \b2v_inst39|WideOr0~3 .register_cascade_mode = "off";
defparam \b2v_inst39|WideOr0~3 .sum_lutc_input = "datac";
defparam \b2v_inst39|WideOr0~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y6_N2
maxii_lcell \b2v_inst39|WideOr0~1 (
// Equation(s):
// \b2v_inst39|WideOr0~1_combout  = (\b2v_inst14|rb2 [3] & ((\b2v_inst14|rb2 [2] & ((!\b2v_inst14|rb2 [1]))) # (!\b2v_inst14|rb2 [2] & (!\b2v_inst14|rb2 [0])))) # (!\b2v_inst14|rb2 [3] & ((\b2v_inst14|rb2 [0]) # ((\b2v_inst14|rb2 [2]) # (\b2v_inst14|rb2 
// [1]))))

	.clk(gnd),
	.dataa(\b2v_inst14|rb2 [3]),
	.datab(\b2v_inst14|rb2 [0]),
	.datac(\b2v_inst14|rb2 [2]),
	.datad(\b2v_inst14|rb2 [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst39|WideOr0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst39|WideOr0~1 .lut_mask = "57f6";
defparam \b2v_inst39|WideOr0~1 .operation_mode = "normal";
defparam \b2v_inst39|WideOr0~1 .output_mode = "comb_only";
defparam \b2v_inst39|WideOr0~1 .register_cascade_mode = "off";
defparam \b2v_inst39|WideOr0~1 .sum_lutc_input = "datac";
defparam \b2v_inst39|WideOr0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y6_N9
maxii_lcell \b2v_inst39|WideOr0~0 (
// Equation(s):
// \b2v_inst39|WideOr0~0_combout  = (\b2v_inst14|rb2 [3]) # ((\b2v_inst14|rb2 [2]) # (\b2v_inst14|rb2 [0] $ (\b2v_inst14|rb2 [1])))

	.clk(gnd),
	.dataa(\b2v_inst14|rb2 [3]),
	.datab(\b2v_inst14|rb2 [0]),
	.datac(\b2v_inst14|rb2 [2]),
	.datad(\b2v_inst14|rb2 [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst39|WideOr0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst39|WideOr0~0 .lut_mask = "fbfe";
defparam \b2v_inst39|WideOr0~0 .operation_mode = "normal";
defparam \b2v_inst39|WideOr0~0 .output_mode = "comb_only";
defparam \b2v_inst39|WideOr0~0 .register_cascade_mode = "off";
defparam \b2v_inst39|WideOr0~0 .sum_lutc_input = "datac";
defparam \b2v_inst39|WideOr0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y6_N8
maxii_lcell \b2v_inst39|WideOr0~2 (
// Equation(s):
// \b2v_inst39|WideOr0~2_combout  = (\b2v_inst39|dataout[3]~0_combout  & ((\b2v_inst14|rb2 [6] & (!\b2v_inst39|WideOr0~1_combout )) # (!\b2v_inst14|rb2 [6] & ((!\b2v_inst39|WideOr0~0_combout )))))

	.clk(gnd),
	.dataa(\b2v_inst39|WideOr0~1_combout ),
	.datab(\b2v_inst39|WideOr0~0_combout ),
	.datac(\b2v_inst39|dataout[3]~0_combout ),
	.datad(\b2v_inst14|rb2 [6]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst39|WideOr0~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst39|WideOr0~2 .lut_mask = "5030";
defparam \b2v_inst39|WideOr0~2 .operation_mode = "normal";
defparam \b2v_inst39|WideOr0~2 .output_mode = "comb_only";
defparam \b2v_inst39|WideOr0~2 .register_cascade_mode = "off";
defparam \b2v_inst39|WideOr0~2 .sum_lutc_input = "datac";
defparam \b2v_inst39|WideOr0~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y6_N7
maxii_lcell \b2v_inst39|WideOr0~4 (
// Equation(s):
// \b2v_inst39|WideOr0~4_combout  = (\b2v_inst39|WideOr0~2_combout ) # ((\b2v_inst39|WideOr1~3_combout  & (\b2v_inst14|rb2 [0] & \b2v_inst39|WideOr0~3_combout )))

	.clk(gnd),
	.dataa(\b2v_inst39|WideOr1~3_combout ),
	.datab(\b2v_inst14|rb2 [0]),
	.datac(\b2v_inst39|WideOr0~3_combout ),
	.datad(\b2v_inst39|WideOr0~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst39|WideOr0~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst39|WideOr0~4 .lut_mask = "ff80";
defparam \b2v_inst39|WideOr0~4 .operation_mode = "normal";
defparam \b2v_inst39|WideOr0~4 .output_mode = "comb_only";
defparam \b2v_inst39|WideOr0~4 .register_cascade_mode = "off";
defparam \b2v_inst39|WideOr0~4 .sum_lutc_input = "datac";
defparam \b2v_inst39|WideOr0~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y9_N9
maxii_lcell \b2v_inst45|WideOr0~3 (
// Equation(s):
// \b2v_inst45|WideOr0~3_combout  = (\b2v_inst14|yb1 [1] & (((!\b2v_inst14|yb1 [5] & \b2v_inst14|yb1 [4])))) # (!\b2v_inst14|yb1 [1] & (\b2v_inst14|yb1 [2] & (\b2v_inst14|yb1 [5] & !\b2v_inst14|yb1 [4])))

	.clk(gnd),
	.dataa(\b2v_inst14|yb1 [1]),
	.datab(\b2v_inst14|yb1 [2]),
	.datac(\b2v_inst14|yb1 [5]),
	.datad(\b2v_inst14|yb1 [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst45|WideOr0~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst45|WideOr0~3 .lut_mask = "0a40";
defparam \b2v_inst45|WideOr0~3 .operation_mode = "normal";
defparam \b2v_inst45|WideOr0~3 .output_mode = "comb_only";
defparam \b2v_inst45|WideOr0~3 .register_cascade_mode = "off";
defparam \b2v_inst45|WideOr0~3 .sum_lutc_input = "datac";
defparam \b2v_inst45|WideOr0~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y9_N6
maxii_lcell \b2v_inst45|WideOr0~1 (
// Equation(s):
// \b2v_inst45|WideOr0~1_combout  = (\b2v_inst14|yb1 [1] & (((!\b2v_inst14|yb1 [0] & !\b2v_inst14|yb1 [2])) # (!\b2v_inst14|yb1 [3]))) # (!\b2v_inst14|yb1 [1] & ((\b2v_inst14|yb1 [2]) # (\b2v_inst14|yb1 [3] $ (\b2v_inst14|yb1 [0]))))

	.clk(gnd),
	.dataa(\b2v_inst14|yb1 [1]),
	.datab(\b2v_inst14|yb1 [3]),
	.datac(\b2v_inst14|yb1 [0]),
	.datad(\b2v_inst14|yb1 [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst45|WideOr0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst45|WideOr0~1 .lut_mask = "773e";
defparam \b2v_inst45|WideOr0~1 .operation_mode = "normal";
defparam \b2v_inst45|WideOr0~1 .output_mode = "comb_only";
defparam \b2v_inst45|WideOr0~1 .register_cascade_mode = "off";
defparam \b2v_inst45|WideOr0~1 .sum_lutc_input = "datac";
defparam \b2v_inst45|WideOr0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y8_N1
maxii_lcell \b2v_inst45|WideOr0~0 (
// Equation(s):
// \b2v_inst45|WideOr0~0_combout  = (\b2v_inst14|yb1 [3]) # ((\b2v_inst14|yb1 [2]) # (\b2v_inst14|yb1 [1] $ (\b2v_inst14|yb1 [0])))

	.clk(gnd),
	.dataa(\b2v_inst14|yb1 [1]),
	.datab(\b2v_inst14|yb1 [0]),
	.datac(\b2v_inst14|yb1 [3]),
	.datad(\b2v_inst14|yb1 [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst45|WideOr0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst45|WideOr0~0 .lut_mask = "fff6";
defparam \b2v_inst45|WideOr0~0 .operation_mode = "normal";
defparam \b2v_inst45|WideOr0~0 .output_mode = "comb_only";
defparam \b2v_inst45|WideOr0~0 .register_cascade_mode = "off";
defparam \b2v_inst45|WideOr0~0 .sum_lutc_input = "datac";
defparam \b2v_inst45|WideOr0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y9_N8
maxii_lcell \b2v_inst45|WideOr0~2 (
// Equation(s):
// \b2v_inst45|WideOr0~2_combout  = (\b2v_inst45|dataout[3]~0_combout  & ((\b2v_inst14|yb1 [6] & (!\b2v_inst45|WideOr0~1_combout )) # (!\b2v_inst14|yb1 [6] & ((!\b2v_inst45|WideOr0~0_combout )))))

	.clk(gnd),
	.dataa(\b2v_inst45|dataout[3]~0_combout ),
	.datab(\b2v_inst14|yb1 [6]),
	.datac(\b2v_inst45|WideOr0~1_combout ),
	.datad(\b2v_inst45|WideOr0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst45|WideOr0~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst45|WideOr0~2 .lut_mask = "082a";
defparam \b2v_inst45|WideOr0~2 .operation_mode = "normal";
defparam \b2v_inst45|WideOr0~2 .output_mode = "comb_only";
defparam \b2v_inst45|WideOr0~2 .register_cascade_mode = "off";
defparam \b2v_inst45|WideOr0~2 .sum_lutc_input = "datac";
defparam \b2v_inst45|WideOr0~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y9_N2
maxii_lcell \b2v_inst45|WideOr0~4 (
// Equation(s):
// \b2v_inst45|WideOr0~4_combout  = (\b2v_inst45|WideOr0~2_combout ) # ((\b2v_inst14|yb1 [0] & (\b2v_inst45|WideOr0~3_combout  & \b2v_inst45|WideOr1~3_combout )))

	.clk(gnd),
	.dataa(\b2v_inst14|yb1 [0]),
	.datab(\b2v_inst45|WideOr0~3_combout ),
	.datac(\b2v_inst45|WideOr1~3_combout ),
	.datad(\b2v_inst45|WideOr0~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst45|WideOr0~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst45|WideOr0~4 .lut_mask = "ff80";
defparam \b2v_inst45|WideOr0~4 .operation_mode = "normal";
defparam \b2v_inst45|WideOr0~4 .output_mode = "comb_only";
defparam \b2v_inst45|WideOr0~4 .register_cascade_mode = "off";
defparam \b2v_inst45|WideOr0~4 .sum_lutc_input = "datac";
defparam \b2v_inst45|WideOr0~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y10_N4
maxii_lcell \b2v_inst38|WideOr0~6 (
// Equation(s):
// \b2v_inst38|WideOr0~6_combout  = (\b2v_inst14|rs2 [5] & (\b2v_inst14|rs2 [2] & (!\b2v_inst14|rs2 [4] & !\b2v_inst14|rs2 [1]))) # (!\b2v_inst14|rs2 [5] & (((\b2v_inst14|rs2 [4] & \b2v_inst14|rs2 [1]))))

	.clk(gnd),
	.dataa(\b2v_inst14|rs2 [2]),
	.datab(\b2v_inst14|rs2 [5]),
	.datac(\b2v_inst14|rs2 [4]),
	.datad(\b2v_inst14|rs2 [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst38|WideOr0~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst38|WideOr0~6 .lut_mask = "3008";
defparam \b2v_inst38|WideOr0~6 .operation_mode = "normal";
defparam \b2v_inst38|WideOr0~6 .output_mode = "comb_only";
defparam \b2v_inst38|WideOr0~6 .register_cascade_mode = "off";
defparam \b2v_inst38|WideOr0~6 .sum_lutc_input = "datac";
defparam \b2v_inst38|WideOr0~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y10_N7
maxii_lcell \b2v_inst38|WideOr0~3 (
// Equation(s):
// \b2v_inst38|WideOr0~3_combout  = (\b2v_inst14|rs2 [2] & (\b2v_inst14|rs2 [1] & ((\b2v_inst14|rs2 [3])))) # (!\b2v_inst14|rs2 [2] & (\b2v_inst14|rs2 [0] $ (((!\b2v_inst14|rs2 [1] & !\b2v_inst14|rs2 [3])))))

	.clk(gnd),
	.dataa(\b2v_inst14|rs2 [1]),
	.datab(\b2v_inst14|rs2 [0]),
	.datac(\b2v_inst14|rs2 [2]),
	.datad(\b2v_inst14|rs2 [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst38|WideOr0~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst38|WideOr0~3 .lut_mask = "ac09";
defparam \b2v_inst38|WideOr0~3 .operation_mode = "normal";
defparam \b2v_inst38|WideOr0~3 .output_mode = "comb_only";
defparam \b2v_inst38|WideOr0~3 .register_cascade_mode = "off";
defparam \b2v_inst38|WideOr0~3 .sum_lutc_input = "datac";
defparam \b2v_inst38|WideOr0~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y10_N8
maxii_lcell \b2v_inst38|WideOr0~8 (
// Equation(s):
// \b2v_inst38|WideOr0~8_combout  = ((\b2v_inst14|rs2 [5] & (\b2v_inst14|rs2 [4] & \b2v_inst38|WideOr0~3_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst14|rs2 [5]),
	.datac(\b2v_inst14|rs2 [4]),
	.datad(\b2v_inst38|WideOr0~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst38|WideOr0~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst38|WideOr0~8 .lut_mask = "c000";
defparam \b2v_inst38|WideOr0~8 .operation_mode = "normal";
defparam \b2v_inst38|WideOr0~8 .output_mode = "comb_only";
defparam \b2v_inst38|WideOr0~8 .register_cascade_mode = "off";
defparam \b2v_inst38|WideOr0~8 .sum_lutc_input = "datac";
defparam \b2v_inst38|WideOr0~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y10_N0
maxii_lcell \b2v_inst38|WideOr0~7 (
// Equation(s):
// \b2v_inst38|WideOr0~7_combout  = (\b2v_inst38|WideOr0~8_combout ) # ((\b2v_inst14|rs2 [3] & (\b2v_inst14|rs2 [0] & \b2v_inst38|WideOr0~6_combout )))

	.clk(gnd),
	.dataa(\b2v_inst14|rs2 [3]),
	.datab(\b2v_inst14|rs2 [0]),
	.datac(\b2v_inst38|WideOr0~6_combout ),
	.datad(\b2v_inst38|WideOr0~8_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst38|WideOr0~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst38|WideOr0~7 .lut_mask = "ff80";
defparam \b2v_inst38|WideOr0~7 .operation_mode = "normal";
defparam \b2v_inst38|WideOr0~7 .output_mode = "comb_only";
defparam \b2v_inst38|WideOr0~7 .register_cascade_mode = "off";
defparam \b2v_inst38|WideOr0~7 .sum_lutc_input = "datac";
defparam \b2v_inst38|WideOr0~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y7_N3
maxii_lcell \b2v_inst35|Mux3~2 (
// Equation(s):
// \b2v_inst35|Mux3~2_combout  = (\b2v_inst14|ys1 [5] & ((\b2v_inst14|ys1 [3]) # ((!\b2v_inst14|ys1 [2] & \b2v_inst14|ys1 [4]))))

	.clk(gnd),
	.dataa(\b2v_inst14|ys1 [3]),
	.datab(\b2v_inst14|ys1 [2]),
	.datac(\b2v_inst14|ys1 [5]),
	.datad(\b2v_inst14|ys1 [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst35|Mux3~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst35|Mux3~2 .lut_mask = "b0a0";
defparam \b2v_inst35|Mux3~2 .operation_mode = "normal";
defparam \b2v_inst35|Mux3~2 .output_mode = "comb_only";
defparam \b2v_inst35|Mux3~2 .register_cascade_mode = "off";
defparam \b2v_inst35|Mux3~2 .sum_lutc_input = "datac";
defparam \b2v_inst35|Mux3~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y7_N1
maxii_lcell \b2v_inst35|Mux3~3 (
// Equation(s):
// \b2v_inst35|Mux3~3_combout  = (\b2v_inst14|ys1 [3] & (!\b2v_inst35|Mux3~2_combout  & ((!\b2v_inst14|ys1 [0]) # (!\b2v_inst14|ys1 [1])))) # (!\b2v_inst14|ys1 [3] & ((\b2v_inst14|ys1 [1] $ (\b2v_inst14|ys1 [0])) # (!\b2v_inst35|Mux3~2_combout )))

	.clk(gnd),
	.dataa(\b2v_inst14|ys1 [3]),
	.datab(\b2v_inst14|ys1 [1]),
	.datac(\b2v_inst14|ys1 [0]),
	.datad(\b2v_inst35|Mux3~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst35|Mux3~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst35|Mux3~3 .lut_mask = "147f";
defparam \b2v_inst35|Mux3~3 .operation_mode = "normal";
defparam \b2v_inst35|Mux3~3 .output_mode = "comb_only";
defparam \b2v_inst35|Mux3~3 .register_cascade_mode = "off";
defparam \b2v_inst35|Mux3~3 .sum_lutc_input = "datac";
defparam \b2v_inst35|Mux3~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y7_N4
maxii_lcell \b2v_inst44|WideOr0~0 (
// Equation(s):
// \b2v_inst44|WideOr0~0_combout  = (\b2v_inst14|ys1 [3] & ((\b2v_inst14|ys1 [2] & ((!\b2v_inst14|ys1 [1]))) # (!\b2v_inst14|ys1 [2] & (!\b2v_inst14|ys1 [0])))) # (!\b2v_inst14|ys1 [3] & ((\b2v_inst14|ys1 [2]) # ((\b2v_inst14|ys1 [0]) # (\b2v_inst14|ys1 
// [1]))))

	.clk(gnd),
	.dataa(\b2v_inst14|ys1 [3]),
	.datab(\b2v_inst14|ys1 [2]),
	.datac(\b2v_inst14|ys1 [0]),
	.datad(\b2v_inst14|ys1 [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst44|WideOr0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst44|WideOr0~0 .lut_mask = "57de";
defparam \b2v_inst44|WideOr0~0 .operation_mode = "normal";
defparam \b2v_inst44|WideOr0~0 .output_mode = "comb_only";
defparam \b2v_inst44|WideOr0~0 .register_cascade_mode = "off";
defparam \b2v_inst44|WideOr0~0 .sum_lutc_input = "datac";
defparam \b2v_inst44|WideOr0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y6_N0
maxii_lcell \b2v_inst35|Mux3~0 (
// Equation(s):
// \b2v_inst35|Mux3~0_combout  = (\b2v_inst14|ys1 [1]) # (((!\b2v_inst14|ys1 [2])) # (!\b2v_inst14|ys1 [0]))

	.clk(gnd),
	.dataa(\b2v_inst14|ys1 [1]),
	.datab(\b2v_inst14|ys1 [0]),
	.datac(vcc),
	.datad(\b2v_inst14|ys1 [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst35|Mux3~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst35|Mux3~0 .lut_mask = "bbff";
defparam \b2v_inst35|Mux3~0 .operation_mode = "normal";
defparam \b2v_inst35|Mux3~0 .output_mode = "comb_only";
defparam \b2v_inst35|Mux3~0 .register_cascade_mode = "off";
defparam \b2v_inst35|Mux3~0 .sum_lutc_input = "datac";
defparam \b2v_inst35|Mux3~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y7_N5
maxii_lcell \b2v_inst35|Mux3~1 (
// Equation(s):
// \b2v_inst35|Mux3~1_combout  = (\b2v_inst14|ys1 [4] & (\b2v_inst35|Mux4~4_combout  & (\b2v_inst44|WideOr0~0_combout ))) # (!\b2v_inst14|ys1 [4] & ((\b2v_inst35|Mux3~0_combout ) # ((\b2v_inst35|Mux4~4_combout  & \b2v_inst44|WideOr0~0_combout ))))

	.clk(gnd),
	.dataa(\b2v_inst14|ys1 [4]),
	.datab(\b2v_inst35|Mux4~4_combout ),
	.datac(\b2v_inst44|WideOr0~0_combout ),
	.datad(\b2v_inst35|Mux3~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst35|Mux3~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst35|Mux3~1 .lut_mask = "d5c0";
defparam \b2v_inst35|Mux3~1 .operation_mode = "normal";
defparam \b2v_inst35|Mux3~1 .output_mode = "comb_only";
defparam \b2v_inst35|Mux3~1 .register_cascade_mode = "off";
defparam \b2v_inst35|Mux3~1 .sum_lutc_input = "datac";
defparam \b2v_inst35|Mux3~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y7_N6
maxii_lcell \b2v_inst35|Mux3~4 (
// Equation(s):
// \b2v_inst35|Mux3~4_combout  = (\b2v_inst35|xhdl0.cnt [1] & ((\b2v_inst35|Mux3~3_combout ) # ((\b2v_inst35|xhdl0.cnt [0]) # (\b2v_inst35|Mux3~1_combout )))) # (!\b2v_inst35|xhdl0.cnt [1] & (((!\b2v_inst35|xhdl0.cnt [0]))))

	.clk(gnd),
	.dataa(\b2v_inst35|xhdl0.cnt [1]),
	.datab(\b2v_inst35|Mux3~3_combout ),
	.datac(\b2v_inst35|xhdl0.cnt [0]),
	.datad(\b2v_inst35|Mux3~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst35|Mux3~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst35|Mux3~4 .lut_mask = "afad";
defparam \b2v_inst35|Mux3~4 .operation_mode = "normal";
defparam \b2v_inst35|Mux3~4 .output_mode = "comb_only";
defparam \b2v_inst35|Mux3~4 .register_cascade_mode = "off";
defparam \b2v_inst35|Mux3~4 .sum_lutc_input = "datac";
defparam \b2v_inst35|Mux3~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y7_N7
maxii_lcell \b2v_inst35|Mux3~5 (
// Equation(s):
// \b2v_inst35|Mux3~5_combout  = (\b2v_inst35|lcd_data[3]~4_combout  & ((\b2v_inst35|lcd_data[3]~5_combout ) # ((\b2v_inst38|WideOr0~7_combout )))) # (!\b2v_inst35|lcd_data[3]~4_combout  & (!\b2v_inst35|lcd_data[3]~5_combout  & ((!\b2v_inst35|Mux3~4_combout 
// ))))

	.clk(gnd),
	.dataa(\b2v_inst35|lcd_data[3]~4_combout ),
	.datab(\b2v_inst35|lcd_data[3]~5_combout ),
	.datac(\b2v_inst38|WideOr0~7_combout ),
	.datad(\b2v_inst35|Mux3~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst35|Mux3~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst35|Mux3~5 .lut_mask = "a8b9";
defparam \b2v_inst35|Mux3~5 .operation_mode = "normal";
defparam \b2v_inst35|Mux3~5 .output_mode = "comb_only";
defparam \b2v_inst35|Mux3~5 .register_cascade_mode = "off";
defparam \b2v_inst35|Mux3~5 .sum_lutc_input = "datac";
defparam \b2v_inst35|Mux3~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y6_N1
maxii_lcell \b2v_inst35|Mux3~6 (
// Equation(s):
// \b2v_inst35|Mux3~6_combout  = (\b2v_inst35|lcd_data[3]~5_combout  & ((\b2v_inst35|Mux3~5_combout  & (\b2v_inst39|WideOr0~4_combout )) # (!\b2v_inst35|Mux3~5_combout  & ((\b2v_inst45|WideOr0~4_combout ))))) # (!\b2v_inst35|lcd_data[3]~5_combout  & 
// (((\b2v_inst35|Mux3~5_combout ))))

	.clk(gnd),
	.dataa(\b2v_inst35|lcd_data[3]~5_combout ),
	.datab(\b2v_inst39|WideOr0~4_combout ),
	.datac(\b2v_inst45|WideOr0~4_combout ),
	.datad(\b2v_inst35|Mux3~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst35|Mux3~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst35|Mux3~6 .lut_mask = "dda0";
defparam \b2v_inst35|Mux3~6 .operation_mode = "normal";
defparam \b2v_inst35|Mux3~6 .output_mode = "comb_only";
defparam \b2v_inst35|Mux3~6 .register_cascade_mode = "off";
defparam \b2v_inst35|Mux3~6 .sum_lutc_input = "datac";
defparam \b2v_inst35|Mux3~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y6_N0
maxii_lcell \b2v_inst35|lcd_data[4] (
// Equation(s):
// \b2v_inst35|lcd_data [4] = DFFEAS((\b2v_inst35|lcd_data[3]~10_combout  & (\b2v_inst42|WideOr0~3_combout )) # (!\b2v_inst35|lcd_data[3]~10_combout  & (((\b2v_inst35|Mux3~6_combout )))), GLOBAL(\clock~combout ), VCC, , \b2v_inst35|lcd_data[7]~3_combout , 
// \b2v_inst35|Mux3~19_combout , , \b2v_inst35|lcd_data[3]~16_combout , \b2v_inst35|lcd_data[3]~17_combout )

	.clk(\clock~combout ),
	.dataa(\b2v_inst42|WideOr0~3_combout ),
	.datab(\b2v_inst35|lcd_data[3]~10_combout ),
	.datac(\b2v_inst35|Mux3~19_combout ),
	.datad(\b2v_inst35|Mux3~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\b2v_inst35|lcd_data[3]~16_combout ),
	.sload(\b2v_inst35|lcd_data[3]~17_combout ),
	.ena(\b2v_inst35|lcd_data[7]~3_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst35|lcd_data [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst35|lcd_data[4] .lut_mask = "bb88";
defparam \b2v_inst35|lcd_data[4] .operation_mode = "normal";
defparam \b2v_inst35|lcd_data[4] .output_mode = "reg_only";
defparam \b2v_inst35|lcd_data[4] .register_cascade_mode = "off";
defparam \b2v_inst35|lcd_data[4] .sum_lutc_input = "datac";
defparam \b2v_inst35|lcd_data[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y3_N5
maxii_lcell \b2v_inst35|Mux2~0 (
// Equation(s):
// \b2v_inst35|Mux2~0_combout  = (\b2v_inst35|xhdl0.cnt [4] & ((\b2v_inst35|xhdl0.cnt [0]) # ((\b2v_inst35|xhdl0.cnt [1])))) # (!\b2v_inst35|xhdl0.cnt [4] & (\b2v_inst35|xhdl0.cnt [2] & ((\b2v_inst35|xhdl0.cnt [0]) # (!\b2v_inst35|xhdl0.cnt [1]))))

	.clk(gnd),
	.dataa(\b2v_inst35|xhdl0.cnt [0]),
	.datab(\b2v_inst35|xhdl0.cnt [1]),
	.datac(\b2v_inst35|xhdl0.cnt [4]),
	.datad(\b2v_inst35|xhdl0.cnt [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst35|Mux2~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst35|Mux2~0 .lut_mask = "ebe0";
defparam \b2v_inst35|Mux2~0 .operation_mode = "normal";
defparam \b2v_inst35|Mux2~0 .output_mode = "comb_only";
defparam \b2v_inst35|Mux2~0 .register_cascade_mode = "off";
defparam \b2v_inst35|Mux2~0 .sum_lutc_input = "datac";
defparam \b2v_inst35|Mux2~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y5_N3
maxii_lcell \b2v_inst35|Add0~5 (
// Equation(s):
// \b2v_inst35|Add0~5_combout  = (\b2v_inst35|xhdl0.cnt [0] & (((\b2v_inst35|xhdl0.cnt [1]))))

	.clk(gnd),
	.dataa(\b2v_inst35|xhdl0.cnt [0]),
	.datab(vcc),
	.datac(vcc),
	.datad(\b2v_inst35|xhdl0.cnt [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst35|Add0~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst35|Add0~5 .lut_mask = "aa00";
defparam \b2v_inst35|Add0~5 .operation_mode = "normal";
defparam \b2v_inst35|Add0~5 .output_mode = "comb_only";
defparam \b2v_inst35|Add0~5 .register_cascade_mode = "off";
defparam \b2v_inst35|Add0~5 .sum_lutc_input = "datac";
defparam \b2v_inst35|Add0~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y3_N1
maxii_lcell \b2v_inst35|lcd_data[5] (
// Equation(s):
// \b2v_inst35|lcd_data [5] = DFFEAS((\b2v_inst35|xhdl0.cnt [5]) # ((\b2v_inst35|Mux2~0_combout ) # ((\b2v_inst35|xhdl0.cnt [3] & !\b2v_inst35|Add0~5_combout ))), GLOBAL(\clock~combout ), VCC, , \b2v_inst35|lcd_data[7]~3_combout , , , , )

	.clk(\clock~combout ),
	.dataa(\b2v_inst35|xhdl0.cnt [5]),
	.datab(\b2v_inst35|Mux2~0_combout ),
	.datac(\b2v_inst35|xhdl0.cnt [3]),
	.datad(\b2v_inst35|Add0~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\b2v_inst35|lcd_data[7]~3_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst35|lcd_data [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst35|lcd_data[5] .lut_mask = "eefe";
defparam \b2v_inst35|lcd_data[5] .operation_mode = "normal";
defparam \b2v_inst35|lcd_data[5] .output_mode = "reg_only";
defparam \b2v_inst35|lcd_data[5] .register_cascade_mode = "off";
defparam \b2v_inst35|lcd_data[5] .sum_lutc_input = "datac";
defparam \b2v_inst35|lcd_data[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y3_N7
maxii_lcell \b2v_inst35|Mux1~0 (
// Equation(s):
// \b2v_inst35|Mux1~0_combout  = (!\b2v_inst35|xhdl0.cnt [3] & (!\b2v_inst35|xhdl0.cnt [1] & (\b2v_inst35|xhdl0.cnt [4] & !\b2v_inst35|xhdl0.cnt [0])))

	.clk(gnd),
	.dataa(\b2v_inst35|xhdl0.cnt [3]),
	.datab(\b2v_inst35|xhdl0.cnt [1]),
	.datac(\b2v_inst35|xhdl0.cnt [4]),
	.datad(\b2v_inst35|xhdl0.cnt [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst35|Mux1~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst35|Mux1~0 .lut_mask = "0010";
defparam \b2v_inst35|Mux1~0 .operation_mode = "normal";
defparam \b2v_inst35|Mux1~0 .output_mode = "comb_only";
defparam \b2v_inst35|Mux1~0 .register_cascade_mode = "off";
defparam \b2v_inst35|Mux1~0 .sum_lutc_input = "datac";
defparam \b2v_inst35|Mux1~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y3_N9
maxii_lcell \b2v_inst35|Mux1~1 (
// Equation(s):
// \b2v_inst35|Mux1~1_combout  = (\b2v_inst35|xhdl0.cnt [3] & (((\b2v_inst35|xhdl0.cnt [0] & !\b2v_inst35|xhdl0.cnt [2])))) # (!\b2v_inst35|xhdl0.cnt [3] & (((!\b2v_inst35|xhdl0.cnt [0] & \b2v_inst35|xhdl0.cnt [2]))))

	.clk(gnd),
	.dataa(\b2v_inst35|xhdl0.cnt [3]),
	.datab(vcc),
	.datac(\b2v_inst35|xhdl0.cnt [0]),
	.datad(\b2v_inst35|xhdl0.cnt [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst35|Mux1~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst35|Mux1~1 .lut_mask = "05a0";
defparam \b2v_inst35|Mux1~1 .operation_mode = "normal";
defparam \b2v_inst35|Mux1~1 .output_mode = "comb_only";
defparam \b2v_inst35|Mux1~1 .register_cascade_mode = "off";
defparam \b2v_inst35|Mux1~1 .sum_lutc_input = "datac";
defparam \b2v_inst35|Mux1~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y3_N3
maxii_lcell \b2v_inst35|lcd_data[6] (
// Equation(s):
// \b2v_inst35|lcd_data [6] = DFFEAS((!\b2v_inst35|xhdl0.cnt [5] & ((\b2v_inst35|Mux1~0_combout ) # ((\b2v_inst35|Equal0~2  & \b2v_inst35|Mux1~1_combout )))), GLOBAL(\clock~combout ), VCC, , \b2v_inst35|lcd_data[7]~3_combout , , , , )

	.clk(\clock~combout ),
	.dataa(\b2v_inst35|xhdl0.cnt [5]),
	.datab(\b2v_inst35|Equal0~2 ),
	.datac(\b2v_inst35|Mux1~0_combout ),
	.datad(\b2v_inst35|Mux1~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\b2v_inst35|lcd_data[7]~3_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst35|lcd_data [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst35|lcd_data[6] .lut_mask = "5450";
defparam \b2v_inst35|lcd_data[6] .operation_mode = "normal";
defparam \b2v_inst35|lcd_data[6] .output_mode = "reg_only";
defparam \b2v_inst35|lcd_data[6] .register_cascade_mode = "off";
defparam \b2v_inst35|lcd_data[6] .sum_lutc_input = "datac";
defparam \b2v_inst35|lcd_data[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y1_N3
maxii_lcell \b2v_inst35|Mux0~7 (
// Equation(s):
// \b2v_inst35|Mux0~7_combout  = (\b2v_inst35|xhdl0.cnt [1] & (!\b2v_inst35|xhdl0.cnt [5] & (\b2v_inst35|xhdl0.cnt [2] $ (\b2v_inst35|xhdl0.cnt [4])))) # (!\b2v_inst35|xhdl0.cnt [1] & ((\b2v_inst35|xhdl0.cnt [5]) # ((\b2v_inst35|xhdl0.cnt [2] & 
// \b2v_inst35|xhdl0.cnt [4]))))

	.clk(gnd),
	.dataa(\b2v_inst35|xhdl0.cnt [2]),
	.datab(\b2v_inst35|xhdl0.cnt [4]),
	.datac(\b2v_inst35|xhdl0.cnt [1]),
	.datad(\b2v_inst35|xhdl0.cnt [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst35|Mux0~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst35|Mux0~7 .lut_mask = "0f68";
defparam \b2v_inst35|Mux0~7 .operation_mode = "normal";
defparam \b2v_inst35|Mux0~7 .output_mode = "comb_only";
defparam \b2v_inst35|Mux0~7 .register_cascade_mode = "off";
defparam \b2v_inst35|Mux0~7 .sum_lutc_input = "datac";
defparam \b2v_inst35|Mux0~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y1_N9
maxii_lcell \b2v_inst35|Mux0~4 (
// Equation(s):
// \b2v_inst35|Mux0~4_combout  = (\b2v_inst35|xhdl0.cnt [5] & (((!\b2v_inst35|xhdl0.cnt [1])))) # (!\b2v_inst35|xhdl0.cnt [5] & (\b2v_inst35|xhdl0.cnt [2] $ (((!\b2v_inst35|xhdl0.cnt [4] & \b2v_inst35|xhdl0.cnt [1])))))

	.clk(gnd),
	.dataa(\b2v_inst35|xhdl0.cnt [2]),
	.datab(\b2v_inst35|xhdl0.cnt [4]),
	.datac(\b2v_inst35|xhdl0.cnt [1]),
	.datad(\b2v_inst35|xhdl0.cnt [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst35|Mux0~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst35|Mux0~4 .lut_mask = "0f9a";
defparam \b2v_inst35|Mux0~4 .operation_mode = "normal";
defparam \b2v_inst35|Mux0~4 .output_mode = "comb_only";
defparam \b2v_inst35|Mux0~4 .register_cascade_mode = "off";
defparam \b2v_inst35|Mux0~4 .sum_lutc_input = "datac";
defparam \b2v_inst35|Mux0~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y1_N8
maxii_lcell \b2v_inst35|Mux0~3 (
// Equation(s):
// \b2v_inst35|Mux0~3_combout  = (\b2v_inst35|xhdl0.cnt [2] & ((\b2v_inst35|xhdl0.cnt [1] & (\b2v_inst35|xhdl0.cnt [4])) # (!\b2v_inst35|xhdl0.cnt [1] & ((!\b2v_inst35|xhdl0.cnt [5]))))) # (!\b2v_inst35|xhdl0.cnt [2] & (((\b2v_inst35|xhdl0.cnt [5]))))

	.clk(gnd),
	.dataa(\b2v_inst35|xhdl0.cnt [2]),
	.datab(\b2v_inst35|xhdl0.cnt [4]),
	.datac(\b2v_inst35|xhdl0.cnt [1]),
	.datad(\b2v_inst35|xhdl0.cnt [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst35|Mux0~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst35|Mux0~3 .lut_mask = "d58a";
defparam \b2v_inst35|Mux0~3 .operation_mode = "normal";
defparam \b2v_inst35|Mux0~3 .output_mode = "comb_only";
defparam \b2v_inst35|Mux0~3 .register_cascade_mode = "off";
defparam \b2v_inst35|Mux0~3 .sum_lutc_input = "datac";
defparam \b2v_inst35|Mux0~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y1_N5
maxii_lcell \b2v_inst35|Mux0~8 (
// Equation(s):
// \b2v_inst35|Mux0~8_combout  = (\b2v_inst35|xhdl0.cnt [3] & (((\b2v_inst35|xhdl0.cnt [0])))) # (!\b2v_inst35|xhdl0.cnt [3] & ((\b2v_inst35|xhdl0.cnt [0] & (\b2v_inst35|Mux0~4_combout )) # (!\b2v_inst35|xhdl0.cnt [0] & ((\b2v_inst35|Mux0~3_combout )))))

	.clk(gnd),
	.dataa(\b2v_inst35|xhdl0.cnt [3]),
	.datab(\b2v_inst35|Mux0~4_combout ),
	.datac(\b2v_inst35|xhdl0.cnt [0]),
	.datad(\b2v_inst35|Mux0~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst35|Mux0~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst35|Mux0~8 .lut_mask = "e5e0";
defparam \b2v_inst35|Mux0~8 .operation_mode = "normal";
defparam \b2v_inst35|Mux0~8 .output_mode = "comb_only";
defparam \b2v_inst35|Mux0~8 .register_cascade_mode = "off";
defparam \b2v_inst35|Mux0~8 .sum_lutc_input = "datac";
defparam \b2v_inst35|Mux0~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y1_N2
maxii_lcell \b2v_inst35|Mux0~6 (
// Equation(s):
// \b2v_inst35|Mux0~6_combout  = (\b2v_inst35|xhdl0.cnt [1] & ((\b2v_inst35|xhdl0.cnt [5]) # ((!\b2v_inst35|xhdl0.cnt [2] & !\b2v_inst35|xhdl0.cnt [4])))) # (!\b2v_inst35|xhdl0.cnt [1] & ((\b2v_inst35|xhdl0.cnt [5] & (!\b2v_inst35|xhdl0.cnt [2])) # 
// (!\b2v_inst35|xhdl0.cnt [5] & ((\b2v_inst35|xhdl0.cnt [4])))))

	.clk(gnd),
	.dataa(\b2v_inst35|xhdl0.cnt [2]),
	.datab(\b2v_inst35|xhdl0.cnt [4]),
	.datac(\b2v_inst35|xhdl0.cnt [1]),
	.datad(\b2v_inst35|xhdl0.cnt [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst35|Mux0~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst35|Mux0~6 .lut_mask = "f51c";
defparam \b2v_inst35|Mux0~6 .operation_mode = "normal";
defparam \b2v_inst35|Mux0~6 .output_mode = "comb_only";
defparam \b2v_inst35|Mux0~6 .register_cascade_mode = "off";
defparam \b2v_inst35|Mux0~6 .sum_lutc_input = "datac";
defparam \b2v_inst35|Mux0~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y1_N6
maxii_lcell \b2v_inst35|lcd_data[7] (
// Equation(s):
// \b2v_inst35|lcd_data [7] = DFFEAS((\b2v_inst35|xhdl0.cnt [3] & ((\b2v_inst35|Mux0~8_combout  & (\b2v_inst35|Mux0~7_combout )) # (!\b2v_inst35|Mux0~8_combout  & ((\b2v_inst35|Mux0~6_combout ))))) # (!\b2v_inst35|xhdl0.cnt [3] & 
// (((\b2v_inst35|Mux0~8_combout )))), GLOBAL(\clock~combout ), VCC, , \b2v_inst35|lcd_data[7]~3_combout , , , , )

	.clk(\clock~combout ),
	.dataa(\b2v_inst35|Mux0~7_combout ),
	.datab(\b2v_inst35|xhdl0.cnt [3]),
	.datac(\b2v_inst35|Mux0~8_combout ),
	.datad(\b2v_inst35|Mux0~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\b2v_inst35|lcd_data[7]~3_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst35|lcd_data [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst35|lcd_data[7] .lut_mask = "bcb0";
defparam \b2v_inst35|lcd_data[7] .operation_mode = "normal";
defparam \b2v_inst35|lcd_data[7] .output_mode = "reg_only";
defparam \b2v_inst35|lcd_data[7] .register_cascade_mode = "off";
defparam \b2v_inst35|lcd_data[7] .sum_lutc_input = "datac";
defparam \b2v_inst35|lcd_data[7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y9_N1
maxii_lcell \b2v_inst28|Add0~10 (
// Equation(s):
// \b2v_inst28|Add0~10_combout  = ((!\b2v_inst28|tmp [0]))
// \b2v_inst28|Add0~12  = CARRY(((\b2v_inst28|tmp [0])))
// \b2v_inst28|Add0~12COUT1_36  = CARRY(((\b2v_inst28|tmp [0])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst28|tmp [0]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst28|Add0~10_combout ),
	.regout(),
	.cout(),
	.cout0(\b2v_inst28|Add0~12 ),
	.cout1(\b2v_inst28|Add0~12COUT1_36 ));
// synopsys translate_off
defparam \b2v_inst28|Add0~10 .lut_mask = "33cc";
defparam \b2v_inst28|Add0~10 .operation_mode = "arithmetic";
defparam \b2v_inst28|Add0~10 .output_mode = "comb_only";
defparam \b2v_inst28|Add0~10 .register_cascade_mode = "off";
defparam \b2v_inst28|Add0~10 .sum_lutc_input = "datac";
defparam \b2v_inst28|Add0~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y9_N4
maxii_lcell \b2v_inst28|tmp[0] (
// Equation(s):
// \b2v_inst28|tmp [0] = DFFEAS((!\b2v_inst28|Equal0~1_combout  & (((\b2v_inst28|Add0~10_combout )))), GLOBAL(\clock~combout ), VCC, , , , , , )

	.clk(\clock~combout ),
	.dataa(\b2v_inst28|Equal0~1_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\b2v_inst28|Add0~10_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst28|tmp [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst28|tmp[0] .lut_mask = "5500";
defparam \b2v_inst28|tmp[0] .operation_mode = "normal";
defparam \b2v_inst28|tmp[0] .output_mode = "reg_only";
defparam \b2v_inst28|tmp[0] .register_cascade_mode = "off";
defparam \b2v_inst28|tmp[0] .sum_lutc_input = "datac";
defparam \b2v_inst28|tmp[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y9_N2
maxii_lcell \b2v_inst28|Add0~15 (
// Equation(s):
// \b2v_inst28|Add0~15_combout  = (\b2v_inst28|tmp [1] $ ((\b2v_inst28|Add0~12 )))
// \b2v_inst28|Add0~17  = CARRY(((!\b2v_inst28|Add0~12 ) # (!\b2v_inst28|tmp [1])))
// \b2v_inst28|Add0~17COUT1_37  = CARRY(((!\b2v_inst28|Add0~12COUT1_36 ) # (!\b2v_inst28|tmp [1])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst28|tmp [1]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\b2v_inst28|Add0~12 ),
	.cin1(\b2v_inst28|Add0~12COUT1_36 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst28|Add0~15_combout ),
	.regout(),
	.cout(),
	.cout0(\b2v_inst28|Add0~17 ),
	.cout1(\b2v_inst28|Add0~17COUT1_37 ));
// synopsys translate_off
defparam \b2v_inst28|Add0~15 .cin0_used = "true";
defparam \b2v_inst28|Add0~15 .cin1_used = "true";
defparam \b2v_inst28|Add0~15 .lut_mask = "3c3f";
defparam \b2v_inst28|Add0~15 .operation_mode = "arithmetic";
defparam \b2v_inst28|Add0~15 .output_mode = "comb_only";
defparam \b2v_inst28|Add0~15 .register_cascade_mode = "off";
defparam \b2v_inst28|Add0~15 .sum_lutc_input = "cin";
defparam \b2v_inst28|Add0~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y9_N2
maxii_lcell \b2v_inst28|tmp[1] (
// Equation(s):
// \b2v_inst28|Equal0~0  = (!\b2v_inst28|tmp [0] & (\b2v_inst28|tmp [2] & (!G1_tmp[1] & \b2v_inst28|tmp [3])))
// \b2v_inst28|tmp [1] = DFFEAS(\b2v_inst28|Equal0~0 , GLOBAL(\clock~combout ), VCC, , , \b2v_inst28|Add0~15_combout , , , VCC)

	.clk(\clock~combout ),
	.dataa(\b2v_inst28|tmp [0]),
	.datab(\b2v_inst28|tmp [2]),
	.datac(\b2v_inst28|Add0~15_combout ),
	.datad(\b2v_inst28|tmp [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst28|Equal0~0 ),
	.regout(\b2v_inst28|tmp [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst28|tmp[1] .lut_mask = "0400";
defparam \b2v_inst28|tmp[1] .operation_mode = "normal";
defparam \b2v_inst28|tmp[1] .output_mode = "reg_and_comb";
defparam \b2v_inst28|tmp[1] .register_cascade_mode = "off";
defparam \b2v_inst28|tmp[1] .sum_lutc_input = "qfbk";
defparam \b2v_inst28|tmp[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X16_Y9_N3
maxii_lcell \b2v_inst28|Add0~0 (
// Equation(s):
// \b2v_inst28|Add0~0_combout  = \b2v_inst28|tmp [2] $ ((((!\b2v_inst28|Add0~17 ))))
// \b2v_inst28|Add0~2  = CARRY((\b2v_inst28|tmp [2] & ((!\b2v_inst28|Add0~17 ))))
// \b2v_inst28|Add0~2COUT1_38  = CARRY((\b2v_inst28|tmp [2] & ((!\b2v_inst28|Add0~17COUT1_37 ))))

	.clk(gnd),
	.dataa(\b2v_inst28|tmp [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\b2v_inst28|Add0~17 ),
	.cin1(\b2v_inst28|Add0~17COUT1_37 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst28|Add0~0_combout ),
	.regout(),
	.cout(),
	.cout0(\b2v_inst28|Add0~2 ),
	.cout1(\b2v_inst28|Add0~2COUT1_38 ));
// synopsys translate_off
defparam \b2v_inst28|Add0~0 .cin0_used = "true";
defparam \b2v_inst28|Add0~0 .cin1_used = "true";
defparam \b2v_inst28|Add0~0 .lut_mask = "a50a";
defparam \b2v_inst28|Add0~0 .operation_mode = "arithmetic";
defparam \b2v_inst28|Add0~0 .output_mode = "comb_only";
defparam \b2v_inst28|Add0~0 .register_cascade_mode = "off";
defparam \b2v_inst28|Add0~0 .sum_lutc_input = "cin";
defparam \b2v_inst28|Add0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y9_N8
maxii_lcell \b2v_inst28|tmp[2] (
// Equation(s):
// \b2v_inst28|tmp [2] = DFFEAS((((\b2v_inst28|Add0~0_combout  & !\b2v_inst28|Equal0~1_combout ))), GLOBAL(\clock~combout ), VCC, , , , , , )

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\b2v_inst28|Add0~0_combout ),
	.datad(\b2v_inst28|Equal0~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst28|tmp [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst28|tmp[2] .lut_mask = "00f0";
defparam \b2v_inst28|tmp[2] .operation_mode = "normal";
defparam \b2v_inst28|tmp[2] .output_mode = "reg_only";
defparam \b2v_inst28|tmp[2] .register_cascade_mode = "off";
defparam \b2v_inst28|tmp[2] .sum_lutc_input = "datac";
defparam \b2v_inst28|tmp[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y9_N4
maxii_lcell \b2v_inst28|Add0~5 (
// Equation(s):
// \b2v_inst28|Add0~5_combout  = \b2v_inst28|tmp [3] $ ((((\b2v_inst28|Add0~2 ))))
// \b2v_inst28|Add0~7  = CARRY(((!\b2v_inst28|Add0~2COUT1_38 )) # (!\b2v_inst28|tmp [3]))

	.clk(gnd),
	.dataa(\b2v_inst28|tmp [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\b2v_inst28|Add0~2 ),
	.cin1(\b2v_inst28|Add0~2COUT1_38 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst28|Add0~5_combout ),
	.regout(),
	.cout(\b2v_inst28|Add0~7 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst28|Add0~5 .cin0_used = "true";
defparam \b2v_inst28|Add0~5 .cin1_used = "true";
defparam \b2v_inst28|Add0~5 .lut_mask = "5a5f";
defparam \b2v_inst28|Add0~5 .operation_mode = "arithmetic";
defparam \b2v_inst28|Add0~5 .output_mode = "comb_only";
defparam \b2v_inst28|Add0~5 .register_cascade_mode = "off";
defparam \b2v_inst28|Add0~5 .sum_lutc_input = "cin";
defparam \b2v_inst28|Add0~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y9_N8
maxii_lcell \b2v_inst28|tmp[3] (
// Equation(s):
// \b2v_inst28|tmp [3] = DFFEAS((((\b2v_inst28|Add0~5_combout  & !\b2v_inst28|Equal0~1_combout ))), GLOBAL(\clock~combout ), VCC, , , , , , )

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\b2v_inst28|Add0~5_combout ),
	.datad(\b2v_inst28|Equal0~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst28|tmp [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst28|tmp[3] .lut_mask = "00f0";
defparam \b2v_inst28|tmp[3] .operation_mode = "normal";
defparam \b2v_inst28|tmp[3] .output_mode = "reg_only";
defparam \b2v_inst28|tmp[3] .register_cascade_mode = "off";
defparam \b2v_inst28|tmp[3] .sum_lutc_input = "datac";
defparam \b2v_inst28|tmp[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y9_N5
maxii_lcell \b2v_inst28|Add0~20 (
// Equation(s):
// \b2v_inst28|Add0~20_combout  = (\b2v_inst28|tmp [4] $ ((!\b2v_inst28|Add0~7 )))
// \b2v_inst28|Add0~22  = CARRY(((\b2v_inst28|tmp [4] & !\b2v_inst28|Add0~7 )))
// \b2v_inst28|Add0~22COUT1_39  = CARRY(((\b2v_inst28|tmp [4] & !\b2v_inst28|Add0~7 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst28|tmp [4]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\b2v_inst28|Add0~7 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst28|Add0~20_combout ),
	.regout(),
	.cout(),
	.cout0(\b2v_inst28|Add0~22 ),
	.cout1(\b2v_inst28|Add0~22COUT1_39 ));
// synopsys translate_off
defparam \b2v_inst28|Add0~20 .cin_used = "true";
defparam \b2v_inst28|Add0~20 .lut_mask = "c30c";
defparam \b2v_inst28|Add0~20 .operation_mode = "arithmetic";
defparam \b2v_inst28|Add0~20 .output_mode = "comb_only";
defparam \b2v_inst28|Add0~20 .register_cascade_mode = "off";
defparam \b2v_inst28|Add0~20 .sum_lutc_input = "cin";
defparam \b2v_inst28|Add0~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y9_N0
maxii_lcell \b2v_inst28|tmp[4] (
// Equation(s):
// \b2v_inst28|tmp [4] = DFFEAS((((\b2v_inst28|Add0~20_combout  & !\b2v_inst28|Equal0~1_combout ))), GLOBAL(\clock~combout ), VCC, , , , , , )

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\b2v_inst28|Add0~20_combout ),
	.datad(\b2v_inst28|Equal0~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst28|tmp [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst28|tmp[4] .lut_mask = "00f0";
defparam \b2v_inst28|tmp[4] .operation_mode = "normal";
defparam \b2v_inst28|tmp[4] .output_mode = "reg_only";
defparam \b2v_inst28|tmp[4] .register_cascade_mode = "off";
defparam \b2v_inst28|tmp[4] .sum_lutc_input = "datac";
defparam \b2v_inst28|tmp[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y9_N6
maxii_lcell \b2v_inst28|Add0~25 (
// Equation(s):
// \b2v_inst28|Add0~25_combout  = (\b2v_inst28|tmp [5] $ (((!\b2v_inst28|Add0~7  & \b2v_inst28|Add0~22 ) # (\b2v_inst28|Add0~7  & \b2v_inst28|Add0~22COUT1_39 ))))
// \b2v_inst28|Add0~27  = CARRY(((!\b2v_inst28|Add0~22 ) # (!\b2v_inst28|tmp [5])))
// \b2v_inst28|Add0~27COUT1_40  = CARRY(((!\b2v_inst28|Add0~22COUT1_39 ) # (!\b2v_inst28|tmp [5])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst28|tmp [5]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\b2v_inst28|Add0~7 ),
	.cin0(\b2v_inst28|Add0~22 ),
	.cin1(\b2v_inst28|Add0~22COUT1_39 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst28|Add0~25_combout ),
	.regout(),
	.cout(),
	.cout0(\b2v_inst28|Add0~27 ),
	.cout1(\b2v_inst28|Add0~27COUT1_40 ));
// synopsys translate_off
defparam \b2v_inst28|Add0~25 .cin0_used = "true";
defparam \b2v_inst28|Add0~25 .cin1_used = "true";
defparam \b2v_inst28|Add0~25 .cin_used = "true";
defparam \b2v_inst28|Add0~25 .lut_mask = "3c3f";
defparam \b2v_inst28|Add0~25 .operation_mode = "arithmetic";
defparam \b2v_inst28|Add0~25 .output_mode = "comb_only";
defparam \b2v_inst28|Add0~25 .register_cascade_mode = "off";
defparam \b2v_inst28|Add0~25 .sum_lutc_input = "cin";
defparam \b2v_inst28|Add0~25 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y9_N9
maxii_lcell \b2v_inst28|tmp[5] (
// Equation(s):
// \b2v_inst28|tmp [5] = DFFEAS((((\b2v_inst28|Add0~25_combout  & !\b2v_inst28|Equal0~1_combout ))), GLOBAL(\clock~combout ), VCC, , , , , , )

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\b2v_inst28|Add0~25_combout ),
	.datad(\b2v_inst28|Equal0~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst28|tmp [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst28|tmp[5] .lut_mask = "00f0";
defparam \b2v_inst28|tmp[5] .operation_mode = "normal";
defparam \b2v_inst28|tmp[5] .output_mode = "reg_only";
defparam \b2v_inst28|tmp[5] .register_cascade_mode = "off";
defparam \b2v_inst28|tmp[5] .sum_lutc_input = "datac";
defparam \b2v_inst28|tmp[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y9_N7
maxii_lcell \b2v_inst28|Add0~30 (
// Equation(s):
// \b2v_inst28|Add0~30_combout  = (((!\b2v_inst28|Add0~7  & \b2v_inst28|Add0~27 ) # (\b2v_inst28|Add0~7  & \b2v_inst28|Add0~27COUT1_40 ) $ (!\b2v_inst28|tmp [6])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\b2v_inst28|tmp [6]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\b2v_inst28|Add0~7 ),
	.cin0(\b2v_inst28|Add0~27 ),
	.cin1(\b2v_inst28|Add0~27COUT1_40 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst28|Add0~30_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst28|Add0~30 .cin0_used = "true";
defparam \b2v_inst28|Add0~30 .cin1_used = "true";
defparam \b2v_inst28|Add0~30 .cin_used = "true";
defparam \b2v_inst28|Add0~30 .lut_mask = "f00f";
defparam \b2v_inst28|Add0~30 .operation_mode = "normal";
defparam \b2v_inst28|Add0~30 .output_mode = "comb_only";
defparam \b2v_inst28|Add0~30 .register_cascade_mode = "off";
defparam \b2v_inst28|Add0~30 .sum_lutc_input = "cin";
defparam \b2v_inst28|Add0~30 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y9_N5
maxii_lcell \b2v_inst28|tmp[6] (
// Equation(s):
// \b2v_inst28|tmp [6] = DFFEAS((!\b2v_inst28|Equal0~1_combout  & (((\b2v_inst28|Add0~30_combout )))), GLOBAL(\clock~combout ), VCC, , , , , , )

	.clk(\clock~combout ),
	.dataa(\b2v_inst28|Equal0~1_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\b2v_inst28|Add0~30_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst28|tmp [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst28|tmp[6] .lut_mask = "5500";
defparam \b2v_inst28|tmp[6] .operation_mode = "normal";
defparam \b2v_inst28|tmp[6] .output_mode = "reg_only";
defparam \b2v_inst28|tmp[6] .register_cascade_mode = "off";
defparam \b2v_inst28|tmp[6] .sum_lutc_input = "datac";
defparam \b2v_inst28|tmp[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y9_N3
maxii_lcell \b2v_inst28|Equal0~1 (
// Equation(s):
// \b2v_inst28|Equal0~1_combout  = (\b2v_inst28|tmp [6] & (\b2v_inst28|tmp [5] & (\b2v_inst28|tmp [4] & \b2v_inst28|Equal0~0 )))

	.clk(gnd),
	.dataa(\b2v_inst28|tmp [6]),
	.datab(\b2v_inst28|tmp [5]),
	.datac(\b2v_inst28|tmp [4]),
	.datad(\b2v_inst28|Equal0~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst28|Equal0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst28|Equal0~1 .lut_mask = "8000";
defparam \b2v_inst28|Equal0~1 .operation_mode = "normal";
defparam \b2v_inst28|Equal0~1 .output_mode = "comb_only";
defparam \b2v_inst28|Equal0~1 .register_cascade_mode = "off";
defparam \b2v_inst28|Equal0~1 .sum_lutc_input = "datac";
defparam \b2v_inst28|Equal0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y9_N9
maxii_lcell \b2v_inst28|clktmp (
// Equation(s):
// \b2v_inst28|clktmp~regout  = DFFEAS((\b2v_inst28|clktmp~regout  $ (((\b2v_inst28|Equal0~1_combout )))), GLOBAL(\clock~combout ), VCC, , , , , , )

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(\b2v_inst28|clktmp~regout ),
	.datac(vcc),
	.datad(\b2v_inst28|Equal0~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst28|clktmp~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst28|clktmp .lut_mask = "33cc";
defparam \b2v_inst28|clktmp .operation_mode = "normal";
defparam \b2v_inst28|clktmp .output_mode = "reg_only";
defparam \b2v_inst28|clktmp .register_cascade_mode = "off";
defparam \b2v_inst28|clktmp .sum_lutc_input = "datac";
defparam \b2v_inst28|clktmp .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y7_N2
maxii_lcell \b2v_inst32|flag (
// Equation(s):
// \b2v_inst32|flag~regout  = DFFEAS((((!\b2v_inst31|always2~0_combout ))), GLOBAL(\b2v_inst28|clktmp~regout ), VCC, , , , , , )

	.clk(\b2v_inst28|clktmp~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\b2v_inst31|always2~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst32|flag~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst32|flag .lut_mask = "00ff";
defparam \b2v_inst32|flag .operation_mode = "normal";
defparam \b2v_inst32|flag .output_mode = "reg_only";
defparam \b2v_inst32|flag .register_cascade_mode = "off";
defparam \b2v_inst32|flag .sum_lutc_input = "datac";
defparam \b2v_inst32|flag .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y10_N4
maxii_lcell \b2v_inst32|led[0] (
// Equation(s):
// \b2v_inst32|led~0  = (((\b2v_inst32|state.all_state_s7~regout  & \b2v_inst32|flag~regout )))
// \b2v_inst32|led [0] = DFFEAS(\b2v_inst32|led~0 , GLOBAL(\b2v_inst28|clktmp~regout ), VCC, , , , , , )

	.clk(\b2v_inst28|clktmp~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\b2v_inst32|state.all_state_s7~regout ),
	.datad(\b2v_inst32|flag~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst32|led~0 ),
	.regout(\b2v_inst32|led [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst32|led[0] .lut_mask = "f000";
defparam \b2v_inst32|led[0] .operation_mode = "normal";
defparam \b2v_inst32|led[0] .output_mode = "reg_and_comb";
defparam \b2v_inst32|led[0] .register_cascade_mode = "off";
defparam \b2v_inst32|led[0] .sum_lutc_input = "datac";
defparam \b2v_inst32|led[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y10_N3
maxii_lcell \b2v_inst32|state.all_state_s8 (
// Equation(s):
// \b2v_inst32|led~2  = (!\b2v_inst32|state.all_state_s7~regout  & (!\b2v_inst32|state.all_state_s6~regout  & (!L1_state.all_state_s8)))
// \b2v_inst32|state.all_state_s8~regout  = DFFEAS(\b2v_inst32|led~2 , GLOBAL(\b2v_inst28|clktmp~regout ), VCC, , , \b2v_inst32|led~0 , , , VCC)

	.clk(\b2v_inst28|clktmp~regout ),
	.dataa(\b2v_inst32|state.all_state_s7~regout ),
	.datab(\b2v_inst32|state.all_state_s6~regout ),
	.datac(\b2v_inst32|led~0 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst32|led~2 ),
	.regout(\b2v_inst32|state.all_state_s8~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst32|state.all_state_s8 .lut_mask = "0101";
defparam \b2v_inst32|state.all_state_s8 .operation_mode = "normal";
defparam \b2v_inst32|state.all_state_s8 .output_mode = "reg_and_comb";
defparam \b2v_inst32|state.all_state_s8 .register_cascade_mode = "off";
defparam \b2v_inst32|state.all_state_s8 .sum_lutc_input = "qfbk";
defparam \b2v_inst32|state.all_state_s8 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y10_N8
maxii_lcell \b2v_inst32|state.all_state_s9 (
// Equation(s):
// \b2v_inst32|state.all_state_s9~regout  = DFFEAS((((\b2v_inst32|state.all_state_s8~regout  & \b2v_inst32|flag~regout ))), GLOBAL(\b2v_inst28|clktmp~regout ), VCC, , , , , , )

	.clk(\b2v_inst28|clktmp~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\b2v_inst32|state.all_state_s8~regout ),
	.datad(\b2v_inst32|flag~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst32|state.all_state_s9~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst32|state.all_state_s9 .lut_mask = "f000";
defparam \b2v_inst32|state.all_state_s9 .operation_mode = "normal";
defparam \b2v_inst32|state.all_state_s9 .output_mode = "reg_only";
defparam \b2v_inst32|state.all_state_s9 .register_cascade_mode = "off";
defparam \b2v_inst32|state.all_state_s9 .sum_lutc_input = "datac";
defparam \b2v_inst32|state.all_state_s9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y10_N6
maxii_lcell \b2v_inst32|state.all_state_s10 (
// Equation(s):
// \b2v_inst32|state.all_state_s10~regout  = DFFEAS((((\b2v_inst32|flag~regout  & \b2v_inst32|state.all_state_s9~regout ))), GLOBAL(\b2v_inst28|clktmp~regout ), VCC, , , , , , )

	.clk(\b2v_inst28|clktmp~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\b2v_inst32|flag~regout ),
	.datad(\b2v_inst32|state.all_state_s9~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst32|state.all_state_s10~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst32|state.all_state_s10 .lut_mask = "f000";
defparam \b2v_inst32|state.all_state_s10 .operation_mode = "normal";
defparam \b2v_inst32|state.all_state_s10 .output_mode = "reg_only";
defparam \b2v_inst32|state.all_state_s10 .register_cascade_mode = "off";
defparam \b2v_inst32|state.all_state_s10 .sum_lutc_input = "datac";
defparam \b2v_inst32|state.all_state_s10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y10_N4
maxii_lcell \b2v_inst32|state.all_state_s11 (
// Equation(s):
// \b2v_inst32|state.all_state_s11~regout  = DFFEAS(((\b2v_inst32|state.all_state_s10~regout  & ((\b2v_inst32|flag~regout )))), GLOBAL(\b2v_inst28|clktmp~regout ), VCC, , , , , , )

	.clk(\b2v_inst28|clktmp~regout ),
	.dataa(vcc),
	.datab(\b2v_inst32|state.all_state_s10~regout ),
	.datac(vcc),
	.datad(\b2v_inst32|flag~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst32|state.all_state_s11~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst32|state.all_state_s11 .lut_mask = "cc00";
defparam \b2v_inst32|state.all_state_s11 .operation_mode = "normal";
defparam \b2v_inst32|state.all_state_s11 .output_mode = "reg_only";
defparam \b2v_inst32|state.all_state_s11 .register_cascade_mode = "off";
defparam \b2v_inst32|state.all_state_s11 .sum_lutc_input = "datac";
defparam \b2v_inst32|state.all_state_s11 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y10_N5
maxii_lcell \b2v_inst32|state.all_state_s12 (
// Equation(s):
// \b2v_inst32|state.all_state_s12~regout  = DFFEAS((((\b2v_inst32|state.all_state_s11~regout  & \b2v_inst32|flag~regout ))), GLOBAL(\b2v_inst28|clktmp~regout ), VCC, , , , , , )

	.clk(\b2v_inst28|clktmp~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\b2v_inst32|state.all_state_s11~regout ),
	.datad(\b2v_inst32|flag~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst32|state.all_state_s12~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst32|state.all_state_s12 .lut_mask = "f000";
defparam \b2v_inst32|state.all_state_s12 .operation_mode = "normal";
defparam \b2v_inst32|state.all_state_s12 .output_mode = "reg_only";
defparam \b2v_inst32|state.all_state_s12 .register_cascade_mode = "off";
defparam \b2v_inst32|state.all_state_s12 .sum_lutc_input = "datac";
defparam \b2v_inst32|state.all_state_s12 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y10_N3
maxii_lcell \b2v_inst32|state.all_state_s13 (
// Equation(s):
// \b2v_inst32|state.all_state_s13~regout  = DFFEAS((\b2v_inst32|state.all_state_s12~regout  & (((\b2v_inst32|flag~regout )))), GLOBAL(\b2v_inst28|clktmp~regout ), VCC, , , , , , )

	.clk(\b2v_inst28|clktmp~regout ),
	.dataa(\b2v_inst32|state.all_state_s12~regout ),
	.datab(vcc),
	.datac(\b2v_inst32|flag~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst32|state.all_state_s13~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst32|state.all_state_s13 .lut_mask = "a0a0";
defparam \b2v_inst32|state.all_state_s13 .operation_mode = "normal";
defparam \b2v_inst32|state.all_state_s13 .output_mode = "reg_only";
defparam \b2v_inst32|state.all_state_s13 .register_cascade_mode = "off";
defparam \b2v_inst32|state.all_state_s13 .sum_lutc_input = "datac";
defparam \b2v_inst32|state.all_state_s13 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y10_N2
maxii_lcell \b2v_inst32|state.all_state_s14 (
// Equation(s):
// \b2v_inst32|state.all_state_s14~regout  = DFFEAS((((\b2v_inst32|flag~regout  & \b2v_inst32|state.all_state_s13~regout ))), GLOBAL(\b2v_inst28|clktmp~regout ), VCC, , , , , , )

	.clk(\b2v_inst28|clktmp~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\b2v_inst32|flag~regout ),
	.datad(\b2v_inst32|state.all_state_s13~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst32|state.all_state_s14~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst32|state.all_state_s14 .lut_mask = "f000";
defparam \b2v_inst32|state.all_state_s14 .operation_mode = "normal";
defparam \b2v_inst32|state.all_state_s14 .output_mode = "reg_only";
defparam \b2v_inst32|state.all_state_s14 .register_cascade_mode = "off";
defparam \b2v_inst32|state.all_state_s14 .sum_lutc_input = "datac";
defparam \b2v_inst32|state.all_state_s14 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y10_N2
maxii_lcell \b2v_inst32|state.all_state_s15 (
// Equation(s):
// \b2v_inst32|state.all_state_s15~regout  = DFFEAS((((\b2v_inst32|state.all_state_s14~regout  & \b2v_inst32|flag~regout ))), GLOBAL(\b2v_inst28|clktmp~regout ), VCC, , , , , , )

	.clk(\b2v_inst28|clktmp~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\b2v_inst32|state.all_state_s14~regout ),
	.datad(\b2v_inst32|flag~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst32|state.all_state_s15~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst32|state.all_state_s15 .lut_mask = "f000";
defparam \b2v_inst32|state.all_state_s15 .operation_mode = "normal";
defparam \b2v_inst32|state.all_state_s15 .output_mode = "reg_only";
defparam \b2v_inst32|state.all_state_s15 .register_cascade_mode = "off";
defparam \b2v_inst32|state.all_state_s15 .sum_lutc_input = "datac";
defparam \b2v_inst32|state.all_state_s15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y10_N4
maxii_lcell \b2v_inst32|led[7] (
// Equation(s):
// \b2v_inst32|led~9  = ((!\b2v_inst32|state.all_state_s15~regout  & ((\b2v_inst32|flag~regout ))))
// \b2v_inst32|led [7] = DFFEAS(\b2v_inst32|led~9 , GLOBAL(\b2v_inst28|clktmp~regout ), VCC, , , , , , )

	.clk(\b2v_inst28|clktmp~regout ),
	.dataa(vcc),
	.datab(\b2v_inst32|state.all_state_s15~regout ),
	.datac(vcc),
	.datad(\b2v_inst32|flag~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst32|led~9 ),
	.regout(\b2v_inst32|led [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst32|led[7] .lut_mask = "3300";
defparam \b2v_inst32|led[7] .operation_mode = "normal";
defparam \b2v_inst32|led[7] .output_mode = "reg_and_comb";
defparam \b2v_inst32|led[7] .register_cascade_mode = "off";
defparam \b2v_inst32|led[7] .sum_lutc_input = "datac";
defparam \b2v_inst32|led[7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y10_N6
maxii_lcell \b2v_inst32|state.all_state_s0 (
// Equation(s):
// \b2v_inst32|led~6  = (!\b2v_inst32|state.all_state_s14~regout  & (!\b2v_inst32|state.all_state_s15~regout  & (L1_state.all_state_s0 & \b2v_inst32|flag~regout )))
// \b2v_inst32|state.all_state_s0~regout  = DFFEAS(\b2v_inst32|led~6 , GLOBAL(\b2v_inst28|clktmp~regout ), VCC, , , \b2v_inst32|led~9 , , , VCC)

	.clk(\b2v_inst28|clktmp~regout ),
	.dataa(\b2v_inst32|state.all_state_s14~regout ),
	.datab(\b2v_inst32|state.all_state_s15~regout ),
	.datac(\b2v_inst32|led~9 ),
	.datad(\b2v_inst32|flag~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst32|led~6 ),
	.regout(\b2v_inst32|state.all_state_s0~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst32|state.all_state_s0 .lut_mask = "1000";
defparam \b2v_inst32|state.all_state_s0 .operation_mode = "normal";
defparam \b2v_inst32|state.all_state_s0 .output_mode = "reg_and_comb";
defparam \b2v_inst32|state.all_state_s0 .register_cascade_mode = "off";
defparam \b2v_inst32|state.all_state_s0 .sum_lutc_input = "qfbk";
defparam \b2v_inst32|state.all_state_s0 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y10_N9
maxii_lcell \b2v_inst32|state.all_state_s1 (
// Equation(s):
// \b2v_inst32|state.all_state_s1~regout  = DFFEAS((((!\b2v_inst32|state.all_state_s0~regout  & \b2v_inst32|flag~regout ))), GLOBAL(\b2v_inst28|clktmp~regout ), VCC, , , , , , )

	.clk(\b2v_inst28|clktmp~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\b2v_inst32|state.all_state_s0~regout ),
	.datad(\b2v_inst32|flag~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst32|state.all_state_s1~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst32|state.all_state_s1 .lut_mask = "0f00";
defparam \b2v_inst32|state.all_state_s1 .operation_mode = "normal";
defparam \b2v_inst32|state.all_state_s1 .output_mode = "reg_only";
defparam \b2v_inst32|state.all_state_s1 .register_cascade_mode = "off";
defparam \b2v_inst32|state.all_state_s1 .sum_lutc_input = "datac";
defparam \b2v_inst32|state.all_state_s1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y10_N8
maxii_lcell \b2v_inst32|state.all_state_s2 (
// Equation(s):
// \b2v_inst32|state.all_state_s2~regout  = DFFEAS(((\b2v_inst32|state.all_state_s1~regout  & ((\b2v_inst32|flag~regout )))), GLOBAL(\b2v_inst28|clktmp~regout ), VCC, , , , , , )

	.clk(\b2v_inst28|clktmp~regout ),
	.dataa(vcc),
	.datab(\b2v_inst32|state.all_state_s1~regout ),
	.datac(vcc),
	.datad(\b2v_inst32|flag~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst32|state.all_state_s2~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst32|state.all_state_s2 .lut_mask = "cc00";
defparam \b2v_inst32|state.all_state_s2 .operation_mode = "normal";
defparam \b2v_inst32|state.all_state_s2 .output_mode = "reg_only";
defparam \b2v_inst32|state.all_state_s2 .register_cascade_mode = "off";
defparam \b2v_inst32|state.all_state_s2 .sum_lutc_input = "datac";
defparam \b2v_inst32|state.all_state_s2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y10_N2
maxii_lcell \b2v_inst32|state.all_state_s3 (
// Equation(s):
// \b2v_inst32|state.all_state_s3~regout  = DFFEAS((\b2v_inst32|state.all_state_s2~regout  & (((\b2v_inst32|flag~regout )))), GLOBAL(\b2v_inst28|clktmp~regout ), VCC, , , , , , )

	.clk(\b2v_inst28|clktmp~regout ),
	.dataa(\b2v_inst32|state.all_state_s2~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\b2v_inst32|flag~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst32|state.all_state_s3~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst32|state.all_state_s3 .lut_mask = "aa00";
defparam \b2v_inst32|state.all_state_s3 .operation_mode = "normal";
defparam \b2v_inst32|state.all_state_s3 .output_mode = "reg_only";
defparam \b2v_inst32|state.all_state_s3 .register_cascade_mode = "off";
defparam \b2v_inst32|state.all_state_s3 .sum_lutc_input = "datac";
defparam \b2v_inst32|state.all_state_s3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y10_N7
maxii_lcell \b2v_inst32|state.all_state_s4 (
// Equation(s):
// \b2v_inst32|state.all_state_s4~regout  = DFFEAS((((\b2v_inst32|flag~regout  & \b2v_inst32|state.all_state_s3~regout ))), GLOBAL(\b2v_inst28|clktmp~regout ), VCC, , , , , , )

	.clk(\b2v_inst28|clktmp~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\b2v_inst32|flag~regout ),
	.datad(\b2v_inst32|state.all_state_s3~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst32|state.all_state_s4~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst32|state.all_state_s4 .lut_mask = "f000";
defparam \b2v_inst32|state.all_state_s4 .operation_mode = "normal";
defparam \b2v_inst32|state.all_state_s4 .output_mode = "reg_only";
defparam \b2v_inst32|state.all_state_s4 .register_cascade_mode = "off";
defparam \b2v_inst32|state.all_state_s4 .sum_lutc_input = "datac";
defparam \b2v_inst32|state.all_state_s4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y10_N2
maxii_lcell \b2v_inst32|state.all_state_s5 (
// Equation(s):
// \b2v_inst32|state.all_state_s5~regout  = DFFEAS(((\b2v_inst32|state.all_state_s4~regout  & ((\b2v_inst32|flag~regout )))), GLOBAL(\b2v_inst28|clktmp~regout ), VCC, , , , , , )

	.clk(\b2v_inst28|clktmp~regout ),
	.dataa(vcc),
	.datab(\b2v_inst32|state.all_state_s4~regout ),
	.datac(vcc),
	.datad(\b2v_inst32|flag~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst32|state.all_state_s5~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst32|state.all_state_s5 .lut_mask = "cc00";
defparam \b2v_inst32|state.all_state_s5 .operation_mode = "normal";
defparam \b2v_inst32|state.all_state_s5 .output_mode = "reg_only";
defparam \b2v_inst32|state.all_state_s5 .register_cascade_mode = "off";
defparam \b2v_inst32|state.all_state_s5 .sum_lutc_input = "datac";
defparam \b2v_inst32|state.all_state_s5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y10_N7
maxii_lcell \b2v_inst32|state.all_state_s6 (
// Equation(s):
// \b2v_inst32|state.all_state_s6~regout  = DFFEAS(((\b2v_inst32|state.all_state_s5~regout  & ((\b2v_inst32|flag~regout )))), GLOBAL(\b2v_inst28|clktmp~regout ), VCC, , , , , , )

	.clk(\b2v_inst28|clktmp~regout ),
	.dataa(vcc),
	.datab(\b2v_inst32|state.all_state_s5~regout ),
	.datac(vcc),
	.datad(\b2v_inst32|flag~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst32|state.all_state_s6~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst32|state.all_state_s6 .lut_mask = "cc00";
defparam \b2v_inst32|state.all_state_s6 .operation_mode = "normal";
defparam \b2v_inst32|state.all_state_s6 .output_mode = "reg_only";
defparam \b2v_inst32|state.all_state_s6 .register_cascade_mode = "off";
defparam \b2v_inst32|state.all_state_s6 .sum_lutc_input = "datac";
defparam \b2v_inst32|state.all_state_s6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y10_N5
maxii_lcell \b2v_inst32|state.all_state_s7 (
// Equation(s):
// \b2v_inst32|state.all_state_s7~regout  = DFFEAS((((\b2v_inst32|state.all_state_s6~regout  & \b2v_inst32|flag~regout ))), GLOBAL(\b2v_inst28|clktmp~regout ), VCC, , , , , , )

	.clk(\b2v_inst28|clktmp~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\b2v_inst32|state.all_state_s6~regout ),
	.datad(\b2v_inst32|flag~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst32|state.all_state_s7~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst32|state.all_state_s7 .lut_mask = "f000";
defparam \b2v_inst32|state.all_state_s7 .operation_mode = "normal";
defparam \b2v_inst32|state.all_state_s7 .output_mode = "reg_only";
defparam \b2v_inst32|state.all_state_s7 .register_cascade_mode = "off";
defparam \b2v_inst32|state.all_state_s7 .sum_lutc_input = "datac";
defparam \b2v_inst32|state.all_state_s7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y7_N6
maxii_lcell \b2v_inst32|led[1] (
// Equation(s):
// \b2v_inst32|led~1  = (\b2v_inst32|flag~regout  & ((\b2v_inst32|state.all_state_s8~regout ) # ((\b2v_inst32|state.all_state_s7~regout ) # (\b2v_inst32|state.all_state_s6~regout ))))
// \b2v_inst32|led [1] = DFFEAS(\b2v_inst32|led~1 , GLOBAL(\b2v_inst28|clktmp~regout ), VCC, , , , , , )

	.clk(\b2v_inst28|clktmp~regout ),
	.dataa(\b2v_inst32|flag~regout ),
	.datab(\b2v_inst32|state.all_state_s8~regout ),
	.datac(\b2v_inst32|state.all_state_s7~regout ),
	.datad(\b2v_inst32|state.all_state_s6~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst32|led~1 ),
	.regout(\b2v_inst32|led [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst32|led[1] .lut_mask = "aaa8";
defparam \b2v_inst32|led[1] .operation_mode = "normal";
defparam \b2v_inst32|led[1] .output_mode = "reg_and_comb";
defparam \b2v_inst32|led[1] .register_cascade_mode = "off";
defparam \b2v_inst32|led[1] .sum_lutc_input = "datac";
defparam \b2v_inst32|led[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y10_N9
maxii_lcell \b2v_inst32|led[2] (
// Equation(s):
// \b2v_inst32|led~3  = (\b2v_inst32|flag~regout  & (((\b2v_inst32|state.all_state_s5~regout ) # (\b2v_inst32|state.all_state_s9~regout )) # (!\b2v_inst32|led~2 )))
// \b2v_inst32|led [2] = DFFEAS(\b2v_inst32|led~3 , GLOBAL(\b2v_inst28|clktmp~regout ), VCC, , , , , , )

	.clk(\b2v_inst28|clktmp~regout ),
	.dataa(\b2v_inst32|led~2 ),
	.datab(\b2v_inst32|state.all_state_s5~regout ),
	.datac(\b2v_inst32|state.all_state_s9~regout ),
	.datad(\b2v_inst32|flag~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst32|led~3 ),
	.regout(\b2v_inst32|led [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst32|led[2] .lut_mask = "fd00";
defparam \b2v_inst32|led[2] .operation_mode = "normal";
defparam \b2v_inst32|led[2] .output_mode = "reg_and_comb";
defparam \b2v_inst32|led[2] .register_cascade_mode = "off";
defparam \b2v_inst32|led[2] .sum_lutc_input = "datac";
defparam \b2v_inst32|led[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y10_N0
maxii_lcell \b2v_inst32|led~4 (
// Equation(s):
// \b2v_inst32|led~4_combout  = ((!\b2v_inst32|state.all_state_s5~regout  & (!\b2v_inst32|state.all_state_s9~regout  & \b2v_inst32|led~2 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst32|state.all_state_s5~regout ),
	.datac(\b2v_inst32|state.all_state_s9~regout ),
	.datad(\b2v_inst32|led~2 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst32|led~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst32|led~4 .lut_mask = "0300";
defparam \b2v_inst32|led~4 .operation_mode = "normal";
defparam \b2v_inst32|led~4 .output_mode = "comb_only";
defparam \b2v_inst32|led~4 .register_cascade_mode = "off";
defparam \b2v_inst32|led~4 .sum_lutc_input = "datac";
defparam \b2v_inst32|led~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y10_N1
maxii_lcell \b2v_inst32|led[3] (
// Equation(s):
// \b2v_inst32|led~5  = (\b2v_inst32|flag~regout  & ((\b2v_inst32|state.all_state_s10~regout ) # ((\b2v_inst32|state.all_state_s4~regout ) # (!\b2v_inst32|led~4_combout ))))
// \b2v_inst32|led [3] = DFFEAS(\b2v_inst32|led~5 , GLOBAL(\b2v_inst28|clktmp~regout ), VCC, , , , , , )

	.clk(\b2v_inst28|clktmp~regout ),
	.dataa(\b2v_inst32|state.all_state_s10~regout ),
	.datab(\b2v_inst32|state.all_state_s4~regout ),
	.datac(\b2v_inst32|flag~regout ),
	.datad(\b2v_inst32|led~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst32|led~5 ),
	.regout(\b2v_inst32|led [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst32|led[3] .lut_mask = "e0f0";
defparam \b2v_inst32|led[3] .operation_mode = "normal";
defparam \b2v_inst32|led[3] .output_mode = "reg_and_comb";
defparam \b2v_inst32|led[3] .register_cascade_mode = "off";
defparam \b2v_inst32|led[3] .sum_lutc_input = "datac";
defparam \b2v_inst32|led[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y10_N7
maxii_lcell \b2v_inst32|led[5] (
// Equation(s):
// \b2v_inst32|led~7  = ((!\b2v_inst32|state.all_state_s1~regout  & (!\b2v_inst32|state.all_state_s13~regout  & \b2v_inst32|led~6 )))
// \b2v_inst32|led [5] = DFFEAS(\b2v_inst32|led~7 , GLOBAL(\b2v_inst28|clktmp~regout ), VCC, , , , , , )

	.clk(\b2v_inst28|clktmp~regout ),
	.dataa(vcc),
	.datab(\b2v_inst32|state.all_state_s1~regout ),
	.datac(\b2v_inst32|state.all_state_s13~regout ),
	.datad(\b2v_inst32|led~6 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst32|led~7 ),
	.regout(\b2v_inst32|led [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst32|led[5] .lut_mask = "0300";
defparam \b2v_inst32|led[5] .operation_mode = "normal";
defparam \b2v_inst32|led[5] .output_mode = "reg_and_comb";
defparam \b2v_inst32|led[5] .register_cascade_mode = "off";
defparam \b2v_inst32|led[5] .sum_lutc_input = "datac";
defparam \b2v_inst32|led[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y10_N8
maxii_lcell \b2v_inst32|led[4] (
// Equation(s):
// \b2v_inst32|led~8  = ((!\b2v_inst32|state.all_state_s2~regout  & (!\b2v_inst32|state.all_state_s12~regout  & \b2v_inst32|led~7 )))
// \b2v_inst32|led [4] = DFFEAS(\b2v_inst32|led~8 , GLOBAL(\b2v_inst28|clktmp~regout ), VCC, , , , , , )

	.clk(\b2v_inst28|clktmp~regout ),
	.dataa(vcc),
	.datab(\b2v_inst32|state.all_state_s2~regout ),
	.datac(\b2v_inst32|state.all_state_s12~regout ),
	.datad(\b2v_inst32|led~7 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst32|led~8 ),
	.regout(\b2v_inst32|led [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst32|led[4] .lut_mask = "0300";
defparam \b2v_inst32|led[4] .operation_mode = "normal";
defparam \b2v_inst32|led[4] .output_mode = "reg_and_comb";
defparam \b2v_inst32|led[4] .register_cascade_mode = "off";
defparam \b2v_inst32|led[4] .sum_lutc_input = "datac";
defparam \b2v_inst32|led[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y10_N0
maxii_lcell \b2v_inst32|led[6] (
// Equation(s):
// \b2v_inst32|led [6] = DFFEAS(GND, GLOBAL(\b2v_inst28|clktmp~regout ), VCC, , , \b2v_inst32|led~6 , , , VCC)

	.clk(\b2v_inst28|clktmp~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\b2v_inst32|led~6 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst32|led [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst32|led[6] .lut_mask = "0000";
defparam \b2v_inst32|led[6] .operation_mode = "normal";
defparam \b2v_inst32|led[6] .output_mode = "reg_only";
defparam \b2v_inst32|led[6] .register_cascade_mode = "off";
defparam \b2v_inst32|led[6] .sum_lutc_input = "datac";
defparam \b2v_inst32|led[6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X1_Y10_N1
maxii_lcell \b2v_inst32|led[8] (
// Equation(s):
// \b2v_inst32|led [8] = DFFEAS(GND, GLOBAL(\b2v_inst28|clktmp~regout ), VCC, , , \b2v_inst32|led~9 , , , VCC)

	.clk(\b2v_inst28|clktmp~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\b2v_inst32|led~9 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst32|led [8]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst32|led[8] .lut_mask = "0000";
defparam \b2v_inst32|led[8] .operation_mode = "normal";
defparam \b2v_inst32|led[8] .output_mode = "reg_only";
defparam \b2v_inst32|led[8] .register_cascade_mode = "off";
defparam \b2v_inst32|led[8] .sum_lutc_input = "datac";
defparam \b2v_inst32|led[8] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X1_Y10_N5
maxii_lcell \b2v_inst32|led[9] (
// Equation(s):
// \b2v_inst32|led [9] = DFFEAS(GND, GLOBAL(\b2v_inst28|clktmp~regout ), VCC, , , \b2v_inst32|led~6 , , , VCC)

	.clk(\b2v_inst28|clktmp~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\b2v_inst32|led~6 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst32|led [9]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst32|led[9] .lut_mask = "0000";
defparam \b2v_inst32|led[9] .operation_mode = "normal";
defparam \b2v_inst32|led[9] .output_mode = "reg_only";
defparam \b2v_inst32|led[9] .register_cascade_mode = "off";
defparam \b2v_inst32|led[9] .sum_lutc_input = "datac";
defparam \b2v_inst32|led[9] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X1_Y10_N3
maxii_lcell \b2v_inst32|led[10] (
// Equation(s):
// \b2v_inst32|led [10] = DFFEAS(GND, GLOBAL(\b2v_inst28|clktmp~regout ), VCC, , , \b2v_inst32|led~7 , , , VCC)

	.clk(\b2v_inst28|clktmp~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\b2v_inst32|led~7 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst32|led [10]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst32|led[10] .lut_mask = "0000";
defparam \b2v_inst32|led[10] .operation_mode = "normal";
defparam \b2v_inst32|led[10] .output_mode = "reg_only";
defparam \b2v_inst32|led[10] .register_cascade_mode = "off";
defparam \b2v_inst32|led[10] .sum_lutc_input = "datac";
defparam \b2v_inst32|led[10] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X1_Y10_N9
maxii_lcell \b2v_inst32|led[11] (
// Equation(s):
// \b2v_inst32|led [11] = DFFEAS((((\b2v_inst32|led~8 ))), GLOBAL(\b2v_inst28|clktmp~regout ), VCC, , , , , , )

	.clk(\b2v_inst28|clktmp~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\b2v_inst32|led~8 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst32|led [11]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst32|led[11] .lut_mask = "ff00";
defparam \b2v_inst32|led[11] .operation_mode = "normal";
defparam \b2v_inst32|led[11] .output_mode = "reg_only";
defparam \b2v_inst32|led[11] .register_cascade_mode = "off";
defparam \b2v_inst32|led[11] .sum_lutc_input = "datac";
defparam \b2v_inst32|led[11] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y10_N8
maxii_lcell \b2v_inst32|led[12] (
// Equation(s):
// \b2v_inst32|led [12] = DFFEAS((((\b2v_inst32|led~5 ))), GLOBAL(\b2v_inst28|clktmp~regout ), VCC, , , , , , )

	.clk(\b2v_inst28|clktmp~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\b2v_inst32|led~5 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst32|led [12]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst32|led[12] .lut_mask = "ff00";
defparam \b2v_inst32|led[12] .operation_mode = "normal";
defparam \b2v_inst32|led[12] .output_mode = "reg_only";
defparam \b2v_inst32|led[12] .register_cascade_mode = "off";
defparam \b2v_inst32|led[12] .sum_lutc_input = "datac";
defparam \b2v_inst32|led[12] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y10_N3
maxii_lcell \b2v_inst32|led[13] (
// Equation(s):
// \b2v_inst32|led [13] = DFFEAS(GND, GLOBAL(\b2v_inst28|clktmp~regout ), VCC, , , \b2v_inst32|led~3 , , , VCC)

	.clk(\b2v_inst28|clktmp~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\b2v_inst32|led~3 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst32|led [13]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst32|led[13] .lut_mask = "0000";
defparam \b2v_inst32|led[13] .operation_mode = "normal";
defparam \b2v_inst32|led[13] .output_mode = "reg_only";
defparam \b2v_inst32|led[13] .register_cascade_mode = "off";
defparam \b2v_inst32|led[13] .sum_lutc_input = "datac";
defparam \b2v_inst32|led[13] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y7_N9
maxii_lcell \b2v_inst32|led[14] (
// Equation(s):
// \b2v_inst32|led [14] = DFFEAS(GND, GLOBAL(\b2v_inst28|clktmp~regout ), VCC, , , \b2v_inst32|led~1 , , , VCC)

	.clk(\b2v_inst28|clktmp~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\b2v_inst32|led~1 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst32|led [14]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst32|led[14] .lut_mask = "0000";
defparam \b2v_inst32|led[14] .operation_mode = "normal";
defparam \b2v_inst32|led[14] .output_mode = "reg_only";
defparam \b2v_inst32|led[14] .register_cascade_mode = "off";
defparam \b2v_inst32|led[14] .sum_lutc_input = "datac";
defparam \b2v_inst32|led[14] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y10_N6
maxii_lcell \b2v_inst32|led[15] (
// Equation(s):
// \b2v_inst32|led [15] = DFFEAS(GND, GLOBAL(\b2v_inst28|clktmp~regout ), VCC, , , \b2v_inst32|led~0 , , , VCC)

	.clk(\b2v_inst28|clktmp~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\b2v_inst32|led~0 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst32|led [15]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst32|led[15] .lut_mask = "0000";
defparam \b2v_inst32|led[15] .operation_mode = "normal";
defparam \b2v_inst32|led[15] .output_mode = "reg_only";
defparam \b2v_inst32|led[15] .register_cascade_mode = "off";
defparam \b2v_inst32|led[15] .sum_lutc_input = "datac";
defparam \b2v_inst32|led[15] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X2_Y8_N0
maxii_lcell \b2v_inst30|Decoder1~4 (
// Equation(s):
// \b2v_inst30|Decoder1~4_combout  = ((!\b2v_inst31|buz0~regout  & (!\b2v_inst30|sel8 [2] & !\b2v_inst34|P0.sel4 [0])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst31|buz0~regout ),
	.datac(\b2v_inst30|sel8 [2]),
	.datad(\b2v_inst34|P0.sel4 [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst30|Decoder1~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst30|Decoder1~4 .lut_mask = "0003";
defparam \b2v_inst30|Decoder1~4 .operation_mode = "normal";
defparam \b2v_inst30|Decoder1~4 .output_mode = "comb_only";
defparam \b2v_inst30|Decoder1~4 .register_cascade_mode = "off";
defparam \b2v_inst30|Decoder1~4 .sum_lutc_input = "datac";
defparam \b2v_inst30|Decoder1~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y7_N6
maxii_lcell \b2v_inst30|col_r[5]~9 (
// Equation(s):
// \b2v_inst30|col_r[5]~9_combout  = ((\b2v_inst34|Equal3~3_combout ) # ((\b2v_inst30|always5~3_combout ) # (\b2v_inst30|col_r[7]~5_combout ))) # (!\b2v_inst30|col_r[7]~11_combout )

	.clk(gnd),
	.dataa(\b2v_inst30|col_r[7]~11_combout ),
	.datab(\b2v_inst34|Equal3~3_combout ),
	.datac(\b2v_inst30|always5~3_combout ),
	.datad(\b2v_inst30|col_r[7]~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst30|col_r[5]~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst30|col_r[5]~9 .lut_mask = "fffd";
defparam \b2v_inst30|col_r[5]~9 .operation_mode = "normal";
defparam \b2v_inst30|col_r[5]~9 .output_mode = "comb_only";
defparam \b2v_inst30|col_r[5]~9 .register_cascade_mode = "off";
defparam \b2v_inst30|col_r[5]~9 .sum_lutc_input = "datac";
defparam \b2v_inst30|col_r[5]~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y7_N5
maxii_lcell \b2v_inst30|row[0] (
// Equation(s):
// \b2v_inst30|row [0] = ((\b2v_inst30|col_r[5]~9_combout  & (!\b2v_inst30|Decoder1~4_combout )) # (!\b2v_inst30|col_r[5]~9_combout  & ((\b2v_inst30|row [0]))))

	.clk(gnd),
	.dataa(\b2v_inst30|Decoder1~4_combout ),
	.datab(vcc),
	.datac(\b2v_inst30|row [0]),
	.datad(\b2v_inst30|col_r[5]~9_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst30|row [0]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst30|row[0] .lut_mask = "55f0";
defparam \b2v_inst30|row[0] .operation_mode = "normal";
defparam \b2v_inst30|row[0] .output_mode = "comb_only";
defparam \b2v_inst30|row[0] .register_cascade_mode = "off";
defparam \b2v_inst30|row[0] .sum_lutc_input = "datac";
defparam \b2v_inst30|row[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y6_N4
maxii_lcell \b2v_inst30|Decoder1~5 (
// Equation(s):
// \b2v_inst30|Decoder1~5_combout  = (\b2v_inst34|P0.sel4 [0] & (!\b2v_inst30|sel8 [2] & ((!\b2v_inst31|buz0~regout ))))

	.clk(gnd),
	.dataa(\b2v_inst34|P0.sel4 [0]),
	.datab(\b2v_inst30|sel8 [2]),
	.datac(vcc),
	.datad(\b2v_inst31|buz0~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst30|Decoder1~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst30|Decoder1~5 .lut_mask = "0022";
defparam \b2v_inst30|Decoder1~5 .operation_mode = "normal";
defparam \b2v_inst30|Decoder1~5 .output_mode = "comb_only";
defparam \b2v_inst30|Decoder1~5 .register_cascade_mode = "off";
defparam \b2v_inst30|Decoder1~5 .sum_lutc_input = "datac";
defparam \b2v_inst30|Decoder1~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y7_N3
maxii_lcell \b2v_inst30|row[1] (
// Equation(s):
// \b2v_inst30|row [1] = (\b2v_inst30|col_r[5]~9_combout  & (((!\b2v_inst30|Decoder1~5_combout )))) # (!\b2v_inst30|col_r[5]~9_combout  & (((\b2v_inst30|row [1]))))

	.clk(gnd),
	.dataa(\b2v_inst30|col_r[5]~9_combout ),
	.datab(vcc),
	.datac(\b2v_inst30|Decoder1~5_combout ),
	.datad(\b2v_inst30|row [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst30|row [1]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst30|row[1] .lut_mask = "5f0a";
defparam \b2v_inst30|row[1] .operation_mode = "normal";
defparam \b2v_inst30|row[1] .output_mode = "comb_only";
defparam \b2v_inst30|row[1] .register_cascade_mode = "off";
defparam \b2v_inst30|row[1] .sum_lutc_input = "datac";
defparam \b2v_inst30|row[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y7_N0
maxii_lcell \b2v_inst30|Decoder1~6 (
// Equation(s):
// \b2v_inst30|Decoder1~6_combout  = ((!\b2v_inst34|P0.sel4 [0] & (!\b2v_inst30|sel8 [2] & \b2v_inst31|buz0~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst34|P0.sel4 [0]),
	.datac(\b2v_inst30|sel8 [2]),
	.datad(\b2v_inst31|buz0~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst30|Decoder1~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst30|Decoder1~6 .lut_mask = "0300";
defparam \b2v_inst30|Decoder1~6 .operation_mode = "normal";
defparam \b2v_inst30|Decoder1~6 .output_mode = "comb_only";
defparam \b2v_inst30|Decoder1~6 .register_cascade_mode = "off";
defparam \b2v_inst30|Decoder1~6 .sum_lutc_input = "datac";
defparam \b2v_inst30|Decoder1~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y7_N8
maxii_lcell \b2v_inst30|row[2] (
// Equation(s):
// \b2v_inst30|row [2] = (\b2v_inst30|col_r[5]~9_combout  & (((!\b2v_inst30|Decoder1~6_combout )))) # (!\b2v_inst30|col_r[5]~9_combout  & (((\b2v_inst30|row [2]))))

	.clk(gnd),
	.dataa(\b2v_inst30|col_r[5]~9_combout ),
	.datab(vcc),
	.datac(\b2v_inst30|Decoder1~6_combout ),
	.datad(\b2v_inst30|row [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst30|row [2]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst30|row[2] .lut_mask = "5f0a";
defparam \b2v_inst30|row[2] .operation_mode = "normal";
defparam \b2v_inst30|row[2] .output_mode = "comb_only";
defparam \b2v_inst30|row[2] .register_cascade_mode = "off";
defparam \b2v_inst30|row[2] .sum_lutc_input = "datac";
defparam \b2v_inst30|row[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y9_N3
maxii_lcell \b2v_inst30|Decoder1~7 (
// Equation(s):
// \b2v_inst30|Decoder1~7_combout  = (\b2v_inst34|P0.sel4 [0] & (((\b2v_inst31|buz0~regout  & !\b2v_inst30|sel8 [2]))))

	.clk(gnd),
	.dataa(\b2v_inst34|P0.sel4 [0]),
	.datab(vcc),
	.datac(\b2v_inst31|buz0~regout ),
	.datad(\b2v_inst30|sel8 [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst30|Decoder1~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst30|Decoder1~7 .lut_mask = "00a0";
defparam \b2v_inst30|Decoder1~7 .operation_mode = "normal";
defparam \b2v_inst30|Decoder1~7 .output_mode = "comb_only";
defparam \b2v_inst30|Decoder1~7 .register_cascade_mode = "off";
defparam \b2v_inst30|Decoder1~7 .sum_lutc_input = "datac";
defparam \b2v_inst30|Decoder1~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y7_N2
maxii_lcell \b2v_inst30|row[3] (
// Equation(s):
// \b2v_inst30|row [3] = (\b2v_inst30|col_r[5]~9_combout  & (((!\b2v_inst30|Decoder1~7_combout )))) # (!\b2v_inst30|col_r[5]~9_combout  & (((\b2v_inst30|row [3]))))

	.clk(gnd),
	.dataa(\b2v_inst30|col_r[5]~9_combout ),
	.datab(vcc),
	.datac(\b2v_inst30|Decoder1~7_combout ),
	.datad(\b2v_inst30|row [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst30|row [3]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst30|row[3] .lut_mask = "5f0a";
defparam \b2v_inst30|row[3] .operation_mode = "normal";
defparam \b2v_inst30|row[3] .output_mode = "comb_only";
defparam \b2v_inst30|row[3] .register_cascade_mode = "off";
defparam \b2v_inst30|row[3] .sum_lutc_input = "datac";
defparam \b2v_inst30|row[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y9_N4
maxii_lcell \b2v_inst30|Decoder1~8 (
// Equation(s):
// \b2v_inst30|Decoder1~8_combout  = (!\b2v_inst34|P0.sel4 [0] & (((!\b2v_inst31|buz0~regout  & \b2v_inst30|sel8 [2]))))

	.clk(gnd),
	.dataa(\b2v_inst34|P0.sel4 [0]),
	.datab(vcc),
	.datac(\b2v_inst31|buz0~regout ),
	.datad(\b2v_inst30|sel8 [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst30|Decoder1~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst30|Decoder1~8 .lut_mask = "0500";
defparam \b2v_inst30|Decoder1~8 .operation_mode = "normal";
defparam \b2v_inst30|Decoder1~8 .output_mode = "comb_only";
defparam \b2v_inst30|Decoder1~8 .register_cascade_mode = "off";
defparam \b2v_inst30|Decoder1~8 .sum_lutc_input = "datac";
defparam \b2v_inst30|Decoder1~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y7_N7
maxii_lcell \b2v_inst30|row[4] (
// Equation(s):
// \b2v_inst30|row [4] = (\b2v_inst30|col_r[5]~9_combout  & (((!\b2v_inst30|Decoder1~8_combout )))) # (!\b2v_inst30|col_r[5]~9_combout  & (((\b2v_inst30|row [4]))))

	.clk(gnd),
	.dataa(\b2v_inst30|col_r[5]~9_combout ),
	.datab(vcc),
	.datac(\b2v_inst30|row [4]),
	.datad(\b2v_inst30|Decoder1~8_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst30|row [4]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst30|row[4] .lut_mask = "50fa";
defparam \b2v_inst30|row[4] .operation_mode = "normal";
defparam \b2v_inst30|row[4] .output_mode = "comb_only";
defparam \b2v_inst30|row[4] .register_cascade_mode = "off";
defparam \b2v_inst30|row[4] .sum_lutc_input = "datac";
defparam \b2v_inst30|row[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y7_N4
maxii_lcell \b2v_inst30|Decoder1~9 (
// Equation(s):
// \b2v_inst30|Decoder1~9_combout  = ((\b2v_inst34|P0.sel4 [0] & (\b2v_inst30|sel8 [2] & !\b2v_inst31|buz0~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst34|P0.sel4 [0]),
	.datac(\b2v_inst30|sel8 [2]),
	.datad(\b2v_inst31|buz0~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst30|Decoder1~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst30|Decoder1~9 .lut_mask = "00c0";
defparam \b2v_inst30|Decoder1~9 .operation_mode = "normal";
defparam \b2v_inst30|Decoder1~9 .output_mode = "comb_only";
defparam \b2v_inst30|Decoder1~9 .register_cascade_mode = "off";
defparam \b2v_inst30|Decoder1~9 .sum_lutc_input = "datac";
defparam \b2v_inst30|Decoder1~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y7_N9
maxii_lcell \b2v_inst30|row[5] (
// Equation(s):
// \b2v_inst30|row [5] = (\b2v_inst30|col_r[5]~9_combout  & (((!\b2v_inst30|Decoder1~9_combout )))) # (!\b2v_inst30|col_r[5]~9_combout  & (((\b2v_inst30|row [5]))))

	.clk(gnd),
	.dataa(\b2v_inst30|col_r[5]~9_combout ),
	.datab(vcc),
	.datac(\b2v_inst30|Decoder1~9_combout ),
	.datad(\b2v_inst30|row [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst30|row [5]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst30|row[5] .lut_mask = "5f0a";
defparam \b2v_inst30|row[5] .operation_mode = "normal";
defparam \b2v_inst30|row[5] .output_mode = "comb_only";
defparam \b2v_inst30|row[5] .register_cascade_mode = "off";
defparam \b2v_inst30|row[5] .sum_lutc_input = "datac";
defparam \b2v_inst30|row[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y9_N0
maxii_lcell \b2v_inst30|Decoder1~10 (
// Equation(s):
// \b2v_inst30|Decoder1~10_combout  = (!\b2v_inst34|P0.sel4 [0] & (((\b2v_inst31|buz0~regout  & \b2v_inst30|sel8 [2]))))

	.clk(gnd),
	.dataa(\b2v_inst34|P0.sel4 [0]),
	.datab(vcc),
	.datac(\b2v_inst31|buz0~regout ),
	.datad(\b2v_inst30|sel8 [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst30|Decoder1~10_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst30|Decoder1~10 .lut_mask = "5000";
defparam \b2v_inst30|Decoder1~10 .operation_mode = "normal";
defparam \b2v_inst30|Decoder1~10 .output_mode = "comb_only";
defparam \b2v_inst30|Decoder1~10 .register_cascade_mode = "off";
defparam \b2v_inst30|Decoder1~10 .sum_lutc_input = "datac";
defparam \b2v_inst30|Decoder1~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y7_N1
maxii_lcell \b2v_inst30|row[6] (
// Equation(s):
// \b2v_inst30|row [6] = (\b2v_inst30|col_r[5]~9_combout  & (((!\b2v_inst30|Decoder1~10_combout )))) # (!\b2v_inst30|col_r[5]~9_combout  & (\b2v_inst30|row [6]))

	.clk(gnd),
	.dataa(\b2v_inst30|col_r[5]~9_combout ),
	.datab(\b2v_inst30|row [6]),
	.datac(vcc),
	.datad(\b2v_inst30|Decoder1~10_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst30|row [6]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst30|row[6] .lut_mask = "44ee";
defparam \b2v_inst30|row[6] .operation_mode = "normal";
defparam \b2v_inst30|row[6] .output_mode = "comb_only";
defparam \b2v_inst30|row[6] .register_cascade_mode = "off";
defparam \b2v_inst30|row[6] .sum_lutc_input = "datac";
defparam \b2v_inst30|row[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y6_N0
maxii_lcell \b2v_inst30|Decoder1~11 (
// Equation(s):
// \b2v_inst30|Decoder1~11_combout  = (\b2v_inst34|P0.sel4 [0] & (\b2v_inst30|sel8 [2] & ((\b2v_inst31|buz0~regout ))))

	.clk(gnd),
	.dataa(\b2v_inst34|P0.sel4 [0]),
	.datab(\b2v_inst30|sel8 [2]),
	.datac(vcc),
	.datad(\b2v_inst31|buz0~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst30|Decoder1~11_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst30|Decoder1~11 .lut_mask = "8800";
defparam \b2v_inst30|Decoder1~11 .operation_mode = "normal";
defparam \b2v_inst30|Decoder1~11 .output_mode = "comb_only";
defparam \b2v_inst30|Decoder1~11 .register_cascade_mode = "off";
defparam \b2v_inst30|Decoder1~11 .sum_lutc_input = "datac";
defparam \b2v_inst30|Decoder1~11 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y6_N1
maxii_lcell \b2v_inst30|row[7] (
// Equation(s):
// \b2v_inst30|row [7] = (\b2v_inst30|col_r[5]~9_combout  & (((!\b2v_inst30|Decoder1~11_combout )))) # (!\b2v_inst30|col_r[5]~9_combout  & (((\b2v_inst30|row [7]))))

	.clk(gnd),
	.dataa(\b2v_inst30|col_r[5]~9_combout ),
	.datab(vcc),
	.datac(\b2v_inst30|Decoder1~11_combout ),
	.datad(\b2v_inst30|row [7]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst30|row [7]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst30|row[7] .lut_mask = "5f0a";
defparam \b2v_inst30|row[7] .operation_mode = "normal";
defparam \b2v_inst30|row[7] .output_mode = "comb_only";
defparam \b2v_inst30|row[7] .register_cascade_mode = "off";
defparam \b2v_inst30|row[7] .sum_lutc_input = "datac";
defparam \b2v_inst30|row[7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y6_N3
maxii_lcell \b2v_inst34|Equal3~10 (
// Equation(s):
// \b2v_inst34|Equal3~10_combout  = (\b2v_inst14|WideOr2~combout  & (!\b2v_inst14|WideOr4~combout  & (\b2v_inst14|WideOr3~combout  & \b2v_inst14|WideOr5~combout )))

	.clk(gnd),
	.dataa(\b2v_inst14|WideOr2~combout ),
	.datab(\b2v_inst14|WideOr4~combout ),
	.datac(\b2v_inst14|WideOr3~combout ),
	.datad(\b2v_inst14|WideOr5~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Equal3~10_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Equal3~10 .lut_mask = "2000";
defparam \b2v_inst34|Equal3~10 .operation_mode = "normal";
defparam \b2v_inst34|Equal3~10 .output_mode = "comb_only";
defparam \b2v_inst34|Equal3~10 .register_cascade_mode = "off";
defparam \b2v_inst34|Equal3~10 .sum_lutc_input = "datac";
defparam \b2v_inst34|Equal3~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N9
maxii_lcell \b2v_inst34|Equal3~8 (
// Equation(s):
// \b2v_inst34|Equal3~8_combout  = (!\b2v_inst14|WideOr5~combout  & (\b2v_inst14|WideOr2~combout  & (\b2v_inst14|WideOr4~combout  & !\b2v_inst14|WideOr3~combout )))

	.clk(gnd),
	.dataa(\b2v_inst14|WideOr5~combout ),
	.datab(\b2v_inst14|WideOr2~combout ),
	.datac(\b2v_inst14|WideOr4~combout ),
	.datad(\b2v_inst14|WideOr3~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Equal3~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Equal3~8 .lut_mask = "0040";
defparam \b2v_inst34|Equal3~8 .operation_mode = "normal";
defparam \b2v_inst34|Equal3~8 .output_mode = "comb_only";
defparam \b2v_inst34|Equal3~8 .register_cascade_mode = "off";
defparam \b2v_inst34|Equal3~8 .sum_lutc_input = "datac";
defparam \b2v_inst34|Equal3~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y10_N9
maxii_lcell \b2v_inst34|Equal3~6 (
// Equation(s):
// \b2v_inst34|Equal3~6_combout  = (\b2v_inst14|WideOr3~combout  & (!\b2v_inst14|WideOr4~combout  & (!\b2v_inst14|WideOr2~combout  & \b2v_inst14|WideOr5~combout )))

	.clk(gnd),
	.dataa(\b2v_inst14|WideOr3~combout ),
	.datab(\b2v_inst14|WideOr4~combout ),
	.datac(\b2v_inst14|WideOr2~combout ),
	.datad(\b2v_inst14|WideOr5~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Equal3~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Equal3~6 .lut_mask = "0200";
defparam \b2v_inst34|Equal3~6 .operation_mode = "normal";
defparam \b2v_inst34|Equal3~6 .output_mode = "comb_only";
defparam \b2v_inst34|Equal3~6 .register_cascade_mode = "off";
defparam \b2v_inst34|Equal3~6 .sum_lutc_input = "datac";
defparam \b2v_inst34|Equal3~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y10_N6
maxii_lcell \b2v_inst34|Equal3~4 (
// Equation(s):
// \b2v_inst34|Equal3~4_combout  = (!\b2v_inst14|WideOr3~combout  & (\b2v_inst14|WideOr4~combout  & (!\b2v_inst14|WideOr2~combout  & !\b2v_inst14|WideOr5~combout )))

	.clk(gnd),
	.dataa(\b2v_inst14|WideOr3~combout ),
	.datab(\b2v_inst14|WideOr4~combout ),
	.datac(\b2v_inst14|WideOr2~combout ),
	.datad(\b2v_inst14|WideOr5~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Equal3~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Equal3~4 .lut_mask = "0004";
defparam \b2v_inst34|Equal3~4 .operation_mode = "normal";
defparam \b2v_inst34|Equal3~4 .output_mode = "comb_only";
defparam \b2v_inst34|Equal3~4 .register_cascade_mode = "off";
defparam \b2v_inst34|Equal3~4 .sum_lutc_input = "datac";
defparam \b2v_inst34|Equal3~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y10_N3
maxii_lcell \b2v_inst34|Equal3~5 (
// Equation(s):
// \b2v_inst34|Equal3~5_combout  = (\b2v_inst14|WideOr3~combout  & (!\b2v_inst14|WideOr4~combout  & (!\b2v_inst14|WideOr2~combout  & !\b2v_inst14|WideOr5~combout )))

	.clk(gnd),
	.dataa(\b2v_inst14|WideOr3~combout ),
	.datab(\b2v_inst14|WideOr4~combout ),
	.datac(\b2v_inst14|WideOr2~combout ),
	.datad(\b2v_inst14|WideOr5~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Equal3~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Equal3~5 .lut_mask = "0002";
defparam \b2v_inst34|Equal3~5 .operation_mode = "normal";
defparam \b2v_inst34|Equal3~5 .output_mode = "comb_only";
defparam \b2v_inst34|Equal3~5 .register_cascade_mode = "off";
defparam \b2v_inst34|Equal3~5 .sum_lutc_input = "datac";
defparam \b2v_inst34|Equal3~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y10_N7
maxii_lcell \b2v_inst34|seg_temp8[0]~0 (
// Equation(s):
// \b2v_inst34|seg_temp8[0]~0_combout  = (!\b2v_inst34|Equal3~7_combout  & (!\b2v_inst34|Equal3~6_combout  & (!\b2v_inst34|Equal3~4_combout  & !\b2v_inst34|Equal3~5_combout )))

	.clk(gnd),
	.dataa(\b2v_inst34|Equal3~7_combout ),
	.datab(\b2v_inst34|Equal3~6_combout ),
	.datac(\b2v_inst34|Equal3~4_combout ),
	.datad(\b2v_inst34|Equal3~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|seg_temp8[0]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|seg_temp8[0]~0 .lut_mask = "0001";
defparam \b2v_inst34|seg_temp8[0]~0 .operation_mode = "normal";
defparam \b2v_inst34|seg_temp8[0]~0 .output_mode = "comb_only";
defparam \b2v_inst34|seg_temp8[0]~0 .register_cascade_mode = "off";
defparam \b2v_inst34|seg_temp8[0]~0 .sum_lutc_input = "datac";
defparam \b2v_inst34|seg_temp8[0]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y4_N5
maxii_lcell \b2v_inst34|Equal3~9 (
// Equation(s):
// \b2v_inst34|Equal3~9_combout  = (!\b2v_inst14|WideOr5~combout  & (\b2v_inst14|WideOr2~combout  & (\b2v_inst14|WideOr3~combout  & !\b2v_inst14|WideOr4~combout )))

	.clk(gnd),
	.dataa(\b2v_inst14|WideOr5~combout ),
	.datab(\b2v_inst14|WideOr2~combout ),
	.datac(\b2v_inst14|WideOr3~combout ),
	.datad(\b2v_inst14|WideOr4~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Equal3~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Equal3~9 .lut_mask = "0040";
defparam \b2v_inst34|Equal3~9 .operation_mode = "normal";
defparam \b2v_inst34|Equal3~9 .output_mode = "comb_only";
defparam \b2v_inst34|Equal3~9 .register_cascade_mode = "off";
defparam \b2v_inst34|Equal3~9 .sum_lutc_input = "datac";
defparam \b2v_inst34|Equal3~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y6_N5
maxii_lcell \b2v_inst34|seg_temp8[0]~1 (
// Equation(s):
// \b2v_inst34|seg_temp8[0]~1_combout  = (!\b2v_inst34|Equal3~10_combout  & (!\b2v_inst34|Equal3~8_combout  & (\b2v_inst34|seg_temp8[0]~0_combout  & !\b2v_inst34|Equal3~9_combout )))

	.clk(gnd),
	.dataa(\b2v_inst34|Equal3~10_combout ),
	.datab(\b2v_inst34|Equal3~8_combout ),
	.datac(\b2v_inst34|seg_temp8[0]~0_combout ),
	.datad(\b2v_inst34|Equal3~9_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|seg_temp8[0]~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|seg_temp8[0]~1 .lut_mask = "0010";
defparam \b2v_inst34|seg_temp8[0]~1 .operation_mode = "normal";
defparam \b2v_inst34|seg_temp8[0]~1 .output_mode = "comb_only";
defparam \b2v_inst34|seg_temp8[0]~1 .register_cascade_mode = "off";
defparam \b2v_inst34|seg_temp8[0]~1 .sum_lutc_input = "datac";
defparam \b2v_inst34|seg_temp8[0]~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y4_N1
maxii_lcell \b2v_inst34|Selector225~0 (
// Equation(s):
// \b2v_inst34|Selector225~0_combout  = ((\b2v_inst34|p2.count.001_5492~combout ) # ((\b2v_inst34|p2.count.000_5499~combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst34|p2.count.001_5492~combout ),
	.datac(\b2v_inst34|p2.count.000_5499~combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Selector225~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Selector225~0 .lut_mask = "fcfc";
defparam \b2v_inst34|Selector225~0 .operation_mode = "normal";
defparam \b2v_inst34|Selector225~0 .output_mode = "comb_only";
defparam \b2v_inst34|Selector225~0 .register_cascade_mode = "off";
defparam \b2v_inst34|Selector225~0 .sum_lutc_input = "datac";
defparam \b2v_inst34|Selector225~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y4_N2
maxii_lcell \b2v_inst34|seg[6]~0 (
// Equation(s):
// \b2v_inst34|seg[6]~0_combout  = (\b2v_inst34|always3~0_combout ) # ((\b2v_inst34|seg_temp8[0]~1_combout  & (\b2v_inst34|always3~1_combout  & \b2v_inst34|Selector225~0_combout )))

	.clk(gnd),
	.dataa(\b2v_inst34|seg_temp8[0]~1_combout ),
	.datab(\b2v_inst34|always3~1_combout ),
	.datac(\b2v_inst34|always3~0_combout ),
	.datad(\b2v_inst34|Selector225~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|seg[6]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|seg[6]~0 .lut_mask = "f8f0";
defparam \b2v_inst34|seg[6]~0 .operation_mode = "normal";
defparam \b2v_inst34|seg[6]~0 .output_mode = "comb_only";
defparam \b2v_inst34|seg[6]~0 .register_cascade_mode = "off";
defparam \b2v_inst34|seg[6]~0 .sum_lutc_input = "datac";
defparam \b2v_inst34|seg[6]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y2_N0
maxii_lcell \b2v_inst34|WideOr12~0 (
// Equation(s):
// \b2v_inst34|WideOr12~0_combout  = (\b2v_inst34|p2.count.111_5450~combout ) # ((\b2v_inst34|p2.count.101_5464~combout ) # ((\b2v_inst34|p2.count.011_5478~combout )))

	.clk(gnd),
	.dataa(\b2v_inst34|p2.count.111_5450~combout ),
	.datab(\b2v_inst34|p2.count.101_5464~combout ),
	.datac(vcc),
	.datad(\b2v_inst34|p2.count.011_5478~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|WideOr12~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|WideOr12~0 .lut_mask = "ffee";
defparam \b2v_inst34|WideOr12~0 .operation_mode = "normal";
defparam \b2v_inst34|WideOr12~0 .output_mode = "comb_only";
defparam \b2v_inst34|WideOr12~0 .register_cascade_mode = "off";
defparam \b2v_inst34|WideOr12~0 .sum_lutc_input = "datac";
defparam \b2v_inst34|WideOr12~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y1_N0
maxii_lcell \b2v_inst34|Selector222~0 (
// Equation(s):
// \b2v_inst34|Selector222~0_combout  = (!\b2v_inst34|p2.count.100_5471~combout  & (!\b2v_inst34|p2.count.010_5485~combout  & (!\b2v_inst34|p2.count.110_5457~combout  & !\b2v_inst34|WideOr12~0_combout )))

	.clk(gnd),
	.dataa(\b2v_inst34|p2.count.100_5471~combout ),
	.datab(\b2v_inst34|p2.count.010_5485~combout ),
	.datac(\b2v_inst34|p2.count.110_5457~combout ),
	.datad(\b2v_inst34|WideOr12~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Selector222~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Selector222~0 .lut_mask = "0001";
defparam \b2v_inst34|Selector222~0 .operation_mode = "normal";
defparam \b2v_inst34|Selector222~0 .output_mode = "comb_only";
defparam \b2v_inst34|Selector222~0 .register_cascade_mode = "off";
defparam \b2v_inst34|Selector222~0 .sum_lutc_input = "datac";
defparam \b2v_inst34|Selector222~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y4_N1
maxii_lcell \b2v_inst34|Selector222~1 (
// Equation(s):
// \b2v_inst34|Selector222~1_combout  = ((\b2v_inst34|WideOr12~0_combout ) # ((\b2v_inst34|p2.count.001_5492~combout  & \b2v_inst34|Selector222~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst34|WideOr12~0_combout ),
	.datac(\b2v_inst34|p2.count.001_5492~combout ),
	.datad(\b2v_inst34|Selector222~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Selector222~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Selector222~1 .lut_mask = "fccc";
defparam \b2v_inst34|Selector222~1 .operation_mode = "normal";
defparam \b2v_inst34|Selector222~1 .output_mode = "comb_only";
defparam \b2v_inst34|Selector222~1 .register_cascade_mode = "off";
defparam \b2v_inst34|Selector222~1 .sum_lutc_input = "datac";
defparam \b2v_inst34|Selector222~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y5_N7
maxii_lcell \b2v_inst14|Selector117~2 (
// Equation(s):
// \b2v_inst14|Selector117~2_combout  = (!\b2v_inst14|always6~54_combout  & (!\b2v_inst14|always6~33_combout  & ((!\b2v_inst14|cnt_b0 [0]))))

	.clk(gnd),
	.dataa(\b2v_inst14|always6~54_combout ),
	.datab(\b2v_inst14|always6~33_combout ),
	.datac(vcc),
	.datad(\b2v_inst14|cnt_b0 [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst14|Selector117~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst14|Selector117~2 .lut_mask = "0011";
defparam \b2v_inst14|Selector117~2 .operation_mode = "normal";
defparam \b2v_inst14|Selector117~2 .output_mode = "comb_only";
defparam \b2v_inst14|Selector117~2 .register_cascade_mode = "off";
defparam \b2v_inst14|Selector117~2 .sum_lutc_input = "datac";
defparam \b2v_inst14|Selector117~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y5_N3
maxii_lcell \b2v_inst14|Selector115~0 (
// Equation(s):
// \b2v_inst14|Selector115~0_combout  = (\b2v_inst14|always6~54_combout ) # ((\b2v_inst14|always6~33_combout ) # ((\b2v_inst14|always6~16_combout ) # (!\b2v_inst14|cnt_b0 [0])))

	.clk(gnd),
	.dataa(\b2v_inst14|always6~54_combout ),
	.datab(\b2v_inst14|always6~33_combout ),
	.datac(\b2v_inst14|always6~16_combout ),
	.datad(\b2v_inst14|cnt_b0 [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst14|Selector115~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst14|Selector115~0 .lut_mask = "feff";
defparam \b2v_inst14|Selector115~0 .operation_mode = "normal";
defparam \b2v_inst14|Selector115~0 .output_mode = "comb_only";
defparam \b2v_inst14|Selector115~0 .register_cascade_mode = "off";
defparam \b2v_inst14|Selector115~0 .sum_lutc_input = "datac";
defparam \b2v_inst14|Selector115~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y5_N8
maxii_lcell \b2v_inst14|Selector115~1 (
// Equation(s):
// \b2v_inst14|Selector115~1_combout  = (\b2v_inst14|cur_state.1000_2645~combout  & ((\b2v_inst14|Selector115~0_combout ) # ((\b2v_inst14|Selector117~2_combout  & \b2v_inst14|Selector117~0_combout )))) # (!\b2v_inst14|cur_state.1000_2645~combout  & 
// (\b2v_inst14|Selector117~2_combout  & (\b2v_inst14|Selector117~0_combout )))

	.clk(gnd),
	.dataa(\b2v_inst14|cur_state.1000_2645~combout ),
	.datab(\b2v_inst14|Selector117~2_combout ),
	.datac(\b2v_inst14|Selector117~0_combout ),
	.datad(\b2v_inst14|Selector115~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst14|Selector115~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst14|Selector115~1 .lut_mask = "eac0";
defparam \b2v_inst14|Selector115~1 .operation_mode = "normal";
defparam \b2v_inst14|Selector115~1 .output_mode = "comb_only";
defparam \b2v_inst14|Selector115~1 .register_cascade_mode = "off";
defparam \b2v_inst14|Selector115~1 .sum_lutc_input = "datac";
defparam \b2v_inst14|Selector115~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y5_N2
maxii_lcell \b2v_inst14|Selector116~1 (
// Equation(s):
// \b2v_inst14|Selector116~1_combout  = (((\b2v_inst14|cnt_b0 [0])) # (!\b2v_inst14|Selector116~0_combout ))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst14|Selector116~0_combout ),
	.datac(vcc),
	.datad(\b2v_inst14|cnt_b0 [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst14|Selector116~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst14|Selector116~1 .lut_mask = "ff33";
defparam \b2v_inst14|Selector116~1 .operation_mode = "normal";
defparam \b2v_inst14|Selector116~1 .output_mode = "comb_only";
defparam \b2v_inst14|Selector116~1 .register_cascade_mode = "off";
defparam \b2v_inst14|Selector116~1 .sum_lutc_input = "datac";
defparam \b2v_inst14|Selector116~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y5_N4
maxii_lcell \b2v_inst14|Selector115~2 (
// Equation(s):
// \b2v_inst14|Selector115~2_combout  = (\b2v_inst14|Selector115~1_combout ) # ((!\b2v_inst14|Selector116~1_combout  & (!\b2v_inst14|cur_state.0111_2684~combout  & !\b2v_inst14|cur_state.1000_2645~combout )))

	.clk(gnd),
	.dataa(\b2v_inst14|Selector115~1_combout ),
	.datab(\b2v_inst14|Selector116~1_combout ),
	.datac(\b2v_inst14|cur_state.0111_2684~combout ),
	.datad(\b2v_inst14|cur_state.1000_2645~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst14|Selector115~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst14|Selector115~2 .lut_mask = "aaab";
defparam \b2v_inst14|Selector115~2 .operation_mode = "normal";
defparam \b2v_inst14|Selector115~2 .output_mode = "comb_only";
defparam \b2v_inst14|Selector115~2 .register_cascade_mode = "off";
defparam \b2v_inst14|Selector115~2 .sum_lutc_input = "datac";
defparam \b2v_inst14|Selector115~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y5_N2
maxii_lcell \b2v_inst14|Selector114~0 (
// Equation(s):
// \b2v_inst14|Selector114~0_combout  = (\b2v_inst14|cur_state.1000_2645~combout  & ((\b2v_inst14|always6~54_combout ) # ((\b2v_inst14|always6~16_combout ) # (\b2v_inst14|always6~33_combout ))))

	.clk(gnd),
	.dataa(\b2v_inst14|always6~54_combout ),
	.datab(\b2v_inst14|cur_state.1000_2645~combout ),
	.datac(\b2v_inst14|always6~16_combout ),
	.datad(\b2v_inst14|always6~33_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst14|Selector114~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst14|Selector114~0 .lut_mask = "ccc8";
defparam \b2v_inst14|Selector114~0 .operation_mode = "normal";
defparam \b2v_inst14|Selector114~0 .output_mode = "comb_only";
defparam \b2v_inst14|Selector114~0 .register_cascade_mode = "off";
defparam \b2v_inst14|Selector114~0 .sum_lutc_input = "datac";
defparam \b2v_inst14|Selector114~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y5_N1
maxii_lcell \b2v_inst14|Selector114~1 (
// Equation(s):
// \b2v_inst14|Selector114~1_combout  = ((!\b2v_inst14|cnt_u3 [0] & ((\b2v_inst14|Selector114~0_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst14|cnt_u3 [0]),
	.datac(vcc),
	.datad(\b2v_inst14|Selector114~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst14|Selector114~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst14|Selector114~1 .lut_mask = "3300";
defparam \b2v_inst14|Selector114~1 .operation_mode = "normal";
defparam \b2v_inst14|Selector114~1 .output_mode = "comb_only";
defparam \b2v_inst14|Selector114~1 .register_cascade_mode = "off";
defparam \b2v_inst14|Selector114~1 .sum_lutc_input = "datac";
defparam \b2v_inst14|Selector114~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y5_N9
maxii_lcell \b2v_inst14|cnt_u3[0] (
// Equation(s):
// \b2v_inst14|cnt_u3 [0] = ((\b2v_inst14|Selector115~2_combout  & ((\b2v_inst14|Selector114~1_combout ))) # (!\b2v_inst14|Selector115~2_combout  & (\b2v_inst14|cnt_u3 [0])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst14|cnt_u3 [0]),
	.datac(\b2v_inst14|Selector115~2_combout ),
	.datad(\b2v_inst14|Selector114~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst14|cnt_u3 [0]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst14|cnt_u3[0] .lut_mask = "fc0c";
defparam \b2v_inst14|cnt_u3[0] .operation_mode = "normal";
defparam \b2v_inst14|cnt_u3[0] .output_mode = "comb_only";
defparam \b2v_inst14|cnt_u3[0] .register_cascade_mode = "off";
defparam \b2v_inst14|cnt_u3[0] .sum_lutc_input = "datac";
defparam \b2v_inst14|cnt_u3[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y5_N8
maxii_lcell \b2v_inst14|Selector68~0 (
// Equation(s):
// \b2v_inst14|Selector68~0_combout  = ((\b2v_inst14|Selector114~0_combout  & (\b2v_inst14|cnt_u3 [1] $ (\b2v_inst14|cnt_u3 [0]))))

	.clk(gnd),
	.dataa(\b2v_inst14|cnt_u3 [1]),
	.datab(\b2v_inst14|cnt_u3 [0]),
	.datac(vcc),
	.datad(\b2v_inst14|Selector114~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst14|Selector68~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst14|Selector68~0 .lut_mask = "6600";
defparam \b2v_inst14|Selector68~0 .operation_mode = "normal";
defparam \b2v_inst14|Selector68~0 .output_mode = "comb_only";
defparam \b2v_inst14|Selector68~0 .register_cascade_mode = "off";
defparam \b2v_inst14|Selector68~0 .sum_lutc_input = "datac";
defparam \b2v_inst14|Selector68~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y5_N8
maxii_lcell \b2v_inst14|cnt_u3[1] (
// Equation(s):
// \b2v_inst14|cnt_u3 [1] = ((\b2v_inst14|Selector115~2_combout  & ((\b2v_inst14|Selector68~0_combout ))) # (!\b2v_inst14|Selector115~2_combout  & (\b2v_inst14|cnt_u3 [1])))

	.clk(gnd),
	.dataa(\b2v_inst14|cnt_u3 [1]),
	.datab(vcc),
	.datac(\b2v_inst14|Selector68~0_combout ),
	.datad(\b2v_inst14|Selector115~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst14|cnt_u3 [1]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst14|cnt_u3[1] .lut_mask = "f0aa";
defparam \b2v_inst14|cnt_u3[1] .operation_mode = "normal";
defparam \b2v_inst14|cnt_u3[1] .output_mode = "comb_only";
defparam \b2v_inst14|cnt_u3[1] .register_cascade_mode = "off";
defparam \b2v_inst14|cnt_u3[1] .sum_lutc_input = "datac";
defparam \b2v_inst14|cnt_u3[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y5_N5
maxii_lcell \b2v_inst34|Mod3|auto_generated|divider|divider|add_sub_4|add_sub_cella[1] (
// Equation(s):
// \b2v_inst34|Mod3|auto_generated|divider|divider|add_sub_4|add_sub_cella [1] = (\b2v_inst14|cnt_u3 [1])
// \b2v_inst34|Mod3|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~COUT  = CARRY((\b2v_inst14|cnt_u3 [1]))
// \b2v_inst34|Mod3|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~COUTCOUT1_24  = CARRY((\b2v_inst14|cnt_u3 [1]))

	.clk(gnd),
	.dataa(\b2v_inst14|cnt_u3 [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Mod3|auto_generated|divider|divider|add_sub_4|add_sub_cella [1]),
	.regout(),
	.cout(),
	.cout0(\b2v_inst34|Mod3|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~COUT ),
	.cout1(\b2v_inst34|Mod3|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~COUTCOUT1_24 ));
// synopsys translate_off
defparam \b2v_inst34|Mod3|auto_generated|divider|divider|add_sub_4|add_sub_cella[1] .lut_mask = "aaaa";
defparam \b2v_inst34|Mod3|auto_generated|divider|divider|add_sub_4|add_sub_cella[1] .operation_mode = "arithmetic";
defparam \b2v_inst34|Mod3|auto_generated|divider|divider|add_sub_4|add_sub_cella[1] .output_mode = "comb_only";
defparam \b2v_inst34|Mod3|auto_generated|divider|divider|add_sub_4|add_sub_cella[1] .register_cascade_mode = "off";
defparam \b2v_inst34|Mod3|auto_generated|divider|divider|add_sub_4|add_sub_cella[1] .sum_lutc_input = "datac";
defparam \b2v_inst34|Mod3|auto_generated|divider|divider|add_sub_4|add_sub_cella[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y5_N0
maxii_lcell \b2v_inst14|Add8~0 (
// Equation(s):
// \b2v_inst14|Add8~0_combout  = ((\b2v_inst14|cnt_u3 [0] & ((\b2v_inst14|cnt_u3 [1]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst14|cnt_u3 [0]),
	.datac(vcc),
	.datad(\b2v_inst14|cnt_u3 [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst14|Add8~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst14|Add8~0 .lut_mask = "cc00";
defparam \b2v_inst14|Add8~0 .operation_mode = "normal";
defparam \b2v_inst14|Add8~0 .output_mode = "comb_only";
defparam \b2v_inst14|Add8~0 .register_cascade_mode = "off";
defparam \b2v_inst14|Add8~0 .sum_lutc_input = "datac";
defparam \b2v_inst14|Add8~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y5_N3
maxii_lcell \b2v_inst14|Selector67~2 (
// Equation(s):
// \b2v_inst14|Selector67~2_combout  = (\b2v_inst14|Selector114~0_combout  & (\b2v_inst14|cnt_u3 [2] $ (((\b2v_inst14|cnt_u3 [0] & \b2v_inst14|cnt_u3 [1])))))

	.clk(gnd),
	.dataa(\b2v_inst14|cnt_u3 [2]),
	.datab(\b2v_inst14|cnt_u3 [0]),
	.datac(\b2v_inst14|cnt_u3 [1]),
	.datad(\b2v_inst14|Selector114~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst14|Selector67~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst14|Selector67~2 .lut_mask = "6a00";
defparam \b2v_inst14|Selector67~2 .operation_mode = "normal";
defparam \b2v_inst14|Selector67~2 .output_mode = "comb_only";
defparam \b2v_inst14|Selector67~2 .register_cascade_mode = "off";
defparam \b2v_inst14|Selector67~2 .sum_lutc_input = "datac";
defparam \b2v_inst14|Selector67~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y5_N6
maxii_lcell \b2v_inst14|cnt_u3[2] (
// Equation(s):
// \b2v_inst14|cnt_u3 [2] = ((\b2v_inst14|Selector115~2_combout  & ((\b2v_inst14|Selector67~2_combout ))) # (!\b2v_inst14|Selector115~2_combout  & (\b2v_inst14|cnt_u3 [2])))

	.clk(gnd),
	.dataa(\b2v_inst14|cnt_u3 [2]),
	.datab(vcc),
	.datac(\b2v_inst14|Selector115~2_combout ),
	.datad(\b2v_inst14|Selector67~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst14|cnt_u3 [2]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst14|cnt_u3[2] .lut_mask = "fa0a";
defparam \b2v_inst14|cnt_u3[2] .operation_mode = "normal";
defparam \b2v_inst14|cnt_u3[2] .output_mode = "comb_only";
defparam \b2v_inst14|cnt_u3[2] .register_cascade_mode = "off";
defparam \b2v_inst14|cnt_u3[2] .sum_lutc_input = "datac";
defparam \b2v_inst14|cnt_u3[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y5_N7
maxii_lcell \b2v_inst14|Selector66~0 (
// Equation(s):
// \b2v_inst14|Selector66~0_combout  = (\b2v_inst14|Selector114~0_combout  & (\b2v_inst14|cnt_u3 [3] $ (((\b2v_inst14|Add8~0_combout  & \b2v_inst14|cnt_u3 [2])))))

	.clk(gnd),
	.dataa(\b2v_inst14|cnt_u3 [3]),
	.datab(\b2v_inst14|Add8~0_combout ),
	.datac(\b2v_inst14|cnt_u3 [2]),
	.datad(\b2v_inst14|Selector114~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst14|Selector66~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst14|Selector66~0 .lut_mask = "6a00";
defparam \b2v_inst14|Selector66~0 .operation_mode = "normal";
defparam \b2v_inst14|Selector66~0 .output_mode = "comb_only";
defparam \b2v_inst14|Selector66~0 .register_cascade_mode = "off";
defparam \b2v_inst14|Selector66~0 .sum_lutc_input = "datac";
defparam \b2v_inst14|Selector66~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y5_N5
maxii_lcell \b2v_inst14|cnt_u3[3] (
// Equation(s):
// \b2v_inst14|cnt_u3 [3] = ((\b2v_inst14|Selector115~2_combout  & ((\b2v_inst14|Selector66~0_combout ))) # (!\b2v_inst14|Selector115~2_combout  & (\b2v_inst14|cnt_u3 [3])))

	.clk(gnd),
	.dataa(\b2v_inst14|cnt_u3 [3]),
	.datab(vcc),
	.datac(\b2v_inst14|Selector66~0_combout ),
	.datad(\b2v_inst14|Selector115~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst14|cnt_u3 [3]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst14|cnt_u3[3] .lut_mask = "f0aa";
defparam \b2v_inst14|cnt_u3[3] .operation_mode = "normal";
defparam \b2v_inst14|cnt_u3[3] .output_mode = "comb_only";
defparam \b2v_inst14|cnt_u3[3] .register_cascade_mode = "off";
defparam \b2v_inst14|cnt_u3[3] .sum_lutc_input = "datac";
defparam \b2v_inst14|cnt_u3[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y5_N6
maxii_lcell \b2v_inst34|Mod3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22 (
// Equation(s):
// \b2v_inst34|Mod3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22_combout  = (((\b2v_inst34|Mod3|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~COUT )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\b2v_inst34|Mod3|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~COUT ),
	.cin1(\b2v_inst34|Mod3|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~COUTCOUT1_24 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Mod3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Mod3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22 .cin0_used = "true";
defparam \b2v_inst34|Mod3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22 .cin1_used = "true";
defparam \b2v_inst34|Mod3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22 .lut_mask = "f0f0";
defparam \b2v_inst34|Mod3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22 .operation_mode = "normal";
defparam \b2v_inst34|Mod3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22 .output_mode = "comb_only";
defparam \b2v_inst34|Mod3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22 .register_cascade_mode = "off";
defparam \b2v_inst34|Mod3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22 .sum_lutc_input = "cin";
defparam \b2v_inst34|Mod3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y5_N0
maxii_lcell \b2v_inst34|Mod3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17 (
// Equation(s):
// \b2v_inst34|Mod3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17_cout0  = CARRY((\b2v_inst34|Mod3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22_combout ))
// \b2v_inst34|Mod3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17COUT1_25  = CARRY((\b2v_inst34|Mod3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22_combout ))

	.clk(gnd),
	.dataa(\b2v_inst34|Mod3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Mod3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~15 ),
	.regout(),
	.cout(),
	.cout0(\b2v_inst34|Mod3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17_cout0 ),
	.cout1(\b2v_inst34|Mod3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17COUT1_25 ));
// synopsys translate_off
defparam \b2v_inst34|Mod3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17 .lut_mask = "ffaa";
defparam \b2v_inst34|Mod3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17 .operation_mode = "arithmetic";
defparam \b2v_inst34|Mod3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17 .output_mode = "none";
defparam \b2v_inst34|Mod3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17 .register_cascade_mode = "off";
defparam \b2v_inst34|Mod3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17 .sum_lutc_input = "datac";
defparam \b2v_inst34|Mod3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y5_N1
maxii_lcell \b2v_inst34|Mod3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5 (
// Equation(s):
// \b2v_inst34|Mod3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5_combout  = (\b2v_inst14|cnt_u3 [2] $ ((!\b2v_inst34|Mod3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17_cout0 )))
// \b2v_inst34|Mod3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7  = CARRY(((!\b2v_inst14|cnt_u3 [2] & !\b2v_inst34|Mod3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17_cout0 )))
// \b2v_inst34|Mod3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7COUT1_26  = CARRY(((!\b2v_inst14|cnt_u3 [2] & !\b2v_inst34|Mod3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17COUT1_25 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst14|cnt_u3 [2]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\b2v_inst34|Mod3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17_cout0 ),
	.cin1(\b2v_inst34|Mod3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17COUT1_25 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Mod3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5_combout ),
	.regout(),
	.cout(),
	.cout0(\b2v_inst34|Mod3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7 ),
	.cout1(\b2v_inst34|Mod3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7COUT1_26 ));
// synopsys translate_off
defparam \b2v_inst34|Mod3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5 .cin0_used = "true";
defparam \b2v_inst34|Mod3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5 .cin1_used = "true";
defparam \b2v_inst34|Mod3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5 .lut_mask = "c303";
defparam \b2v_inst34|Mod3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5 .operation_mode = "arithmetic";
defparam \b2v_inst34|Mod3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5 .output_mode = "comb_only";
defparam \b2v_inst34|Mod3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5 .register_cascade_mode = "off";
defparam \b2v_inst34|Mod3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5 .sum_lutc_input = "cin";
defparam \b2v_inst34|Mod3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y5_N2
maxii_lcell \b2v_inst34|Mod3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10 (
// Equation(s):
// \b2v_inst34|Mod3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10_combout  = \b2v_inst14|cnt_u3 [3] $ ((((!\b2v_inst34|Mod3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7 ))))
// \b2v_inst34|Mod3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12  = CARRY((\b2v_inst14|cnt_u3 [3] & ((!\b2v_inst34|Mod3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7 ))))
// \b2v_inst34|Mod3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12COUT1_27  = CARRY((\b2v_inst14|cnt_u3 [3] & ((!\b2v_inst34|Mod3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7COUT1_26 ))))

	.clk(gnd),
	.dataa(\b2v_inst14|cnt_u3 [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\b2v_inst34|Mod3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7 ),
	.cin1(\b2v_inst34|Mod3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7COUT1_26 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Mod3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10_combout ),
	.regout(),
	.cout(),
	.cout0(\b2v_inst34|Mod3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12 ),
	.cout1(\b2v_inst34|Mod3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12COUT1_27 ));
// synopsys translate_off
defparam \b2v_inst34|Mod3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10 .cin0_used = "true";
defparam \b2v_inst34|Mod3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10 .cin1_used = "true";
defparam \b2v_inst34|Mod3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10 .lut_mask = "a50a";
defparam \b2v_inst34|Mod3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10 .operation_mode = "arithmetic";
defparam \b2v_inst34|Mod3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10 .output_mode = "comb_only";
defparam \b2v_inst34|Mod3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10 .register_cascade_mode = "off";
defparam \b2v_inst34|Mod3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10 .sum_lutc_input = "cin";
defparam \b2v_inst34|Mod3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y5_N3
maxii_lcell \b2v_inst34|Mod3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 (
// Equation(s):
// \b2v_inst34|Mod3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout  = (((\b2v_inst34|Mod3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\b2v_inst34|Mod3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12 ),
	.cin1(\b2v_inst34|Mod3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12COUT1_27 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Mod3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Mod3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 .cin0_used = "true";
defparam \b2v_inst34|Mod3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 .cin1_used = "true";
defparam \b2v_inst34|Mod3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 .lut_mask = "f0f0";
defparam \b2v_inst34|Mod3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 .operation_mode = "normal";
defparam \b2v_inst34|Mod3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 .output_mode = "comb_only";
defparam \b2v_inst34|Mod3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 .register_cascade_mode = "off";
defparam \b2v_inst34|Mod3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 .sum_lutc_input = "cin";
defparam \b2v_inst34|Mod3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y5_N4
maxii_lcell \b2v_inst34|Mod3|auto_generated|divider|divider|StageOut[21]~0 (
// Equation(s):
// \b2v_inst34|Mod3|auto_generated|divider|divider|StageOut[21]~0_combout  = ((\b2v_inst34|Mod3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout  & ((!\b2v_inst34|Mod3|auto_generated|divider|divider|add_sub_4|add_sub_cella [1]))) # 
// (!\b2v_inst34|Mod3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout  & (\b2v_inst14|cnt_u3 [1])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst14|cnt_u3 [1]),
	.datac(\b2v_inst34|Mod3|auto_generated|divider|divider|add_sub_4|add_sub_cella [1]),
	.datad(\b2v_inst34|Mod3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Mod3|auto_generated|divider|divider|StageOut[21]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Mod3|auto_generated|divider|divider|StageOut[21]~0 .lut_mask = "0fcc";
defparam \b2v_inst34|Mod3|auto_generated|divider|divider|StageOut[21]~0 .operation_mode = "normal";
defparam \b2v_inst34|Mod3|auto_generated|divider|divider|StageOut[21]~0 .output_mode = "comb_only";
defparam \b2v_inst34|Mod3|auto_generated|divider|divider|StageOut[21]~0 .register_cascade_mode = "off";
defparam \b2v_inst34|Mod3|auto_generated|divider|divider|StageOut[21]~0 .sum_lutc_input = "datac";
defparam \b2v_inst34|Mod3|auto_generated|divider|divider|StageOut[21]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y5_N9
maxii_lcell \b2v_inst34|Mod3|auto_generated|divider|divider|StageOut[23]~2 (
// Equation(s):
// \b2v_inst34|Mod3|auto_generated|divider|divider|StageOut[23]~2_combout  = ((\b2v_inst34|Mod3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout  & ((\b2v_inst34|Mod3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10_combout ))) 
// # (!\b2v_inst34|Mod3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout  & (\b2v_inst14|cnt_u3 [3])))

	.clk(gnd),
	.dataa(\b2v_inst14|cnt_u3 [3]),
	.datab(\b2v_inst34|Mod3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10_combout ),
	.datac(vcc),
	.datad(\b2v_inst34|Mod3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Mod3|auto_generated|divider|divider|StageOut[23]~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Mod3|auto_generated|divider|divider|StageOut[23]~2 .lut_mask = "ccaa";
defparam \b2v_inst34|Mod3|auto_generated|divider|divider|StageOut[23]~2 .operation_mode = "normal";
defparam \b2v_inst34|Mod3|auto_generated|divider|divider|StageOut[23]~2 .output_mode = "comb_only";
defparam \b2v_inst34|Mod3|auto_generated|divider|divider|StageOut[23]~2 .register_cascade_mode = "off";
defparam \b2v_inst34|Mod3|auto_generated|divider|divider|StageOut[23]~2 .sum_lutc_input = "datac";
defparam \b2v_inst34|Mod3|auto_generated|divider|divider|StageOut[23]~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y5_N7
maxii_lcell \b2v_inst34|Mod3|auto_generated|divider|divider|StageOut[22]~1 (
// Equation(s):
// \b2v_inst34|Mod3|auto_generated|divider|divider|StageOut[22]~1_combout  = (\b2v_inst34|Mod3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout  & (((\b2v_inst34|Mod3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5_combout )))) 
// # (!\b2v_inst34|Mod3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout  & (((\b2v_inst14|cnt_u3 [2]))))

	.clk(gnd),
	.dataa(\b2v_inst34|Mod3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout ),
	.datab(vcc),
	.datac(\b2v_inst14|cnt_u3 [2]),
	.datad(\b2v_inst34|Mod3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Mod3|auto_generated|divider|divider|StageOut[22]~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Mod3|auto_generated|divider|divider|StageOut[22]~1 .lut_mask = "fa50";
defparam \b2v_inst34|Mod3|auto_generated|divider|divider|StageOut[22]~1 .operation_mode = "normal";
defparam \b2v_inst34|Mod3|auto_generated|divider|divider|StageOut[22]~1 .output_mode = "comb_only";
defparam \b2v_inst34|Mod3|auto_generated|divider|divider|StageOut[22]~1 .register_cascade_mode = "off";
defparam \b2v_inst34|Mod3|auto_generated|divider|divider|StageOut[22]~1 .sum_lutc_input = "datac";
defparam \b2v_inst34|Mod3|auto_generated|divider|divider|StageOut[22]~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y1_N5
maxii_lcell \b2v_inst34|seg_tempnb[0]~1 (
// Equation(s):
// \b2v_inst34|seg_tempnb[0]~1_combout  = (\b2v_inst34|p2.count.100_5471~combout  & (((!\b2v_inst34|Mod3|auto_generated|divider|divider|StageOut[21]~0_combout  & !\b2v_inst34|Mod3|auto_generated|divider|divider|StageOut[22]~1_combout )) # 
// (!\b2v_inst34|Mod3|auto_generated|divider|divider|StageOut[23]~2_combout )))

	.clk(gnd),
	.dataa(\b2v_inst34|Mod3|auto_generated|divider|divider|StageOut[21]~0_combout ),
	.datab(\b2v_inst34|Mod3|auto_generated|divider|divider|StageOut[23]~2_combout ),
	.datac(\b2v_inst34|Mod3|auto_generated|divider|divider|StageOut[22]~1_combout ),
	.datad(\b2v_inst34|p2.count.100_5471~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|seg_tempnb[0]~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|seg_tempnb[0]~1 .lut_mask = "3700";
defparam \b2v_inst34|seg_tempnb[0]~1 .operation_mode = "normal";
defparam \b2v_inst34|seg_tempnb[0]~1 .output_mode = "comb_only";
defparam \b2v_inst34|seg_tempnb[0]~1 .register_cascade_mode = "off";
defparam \b2v_inst34|seg_tempnb[0]~1 .sum_lutc_input = "datac";
defparam \b2v_inst34|seg_tempnb[0]~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y5_N1
maxii_lcell \b2v_inst14|Selector117~3 (
// Equation(s):
// \b2v_inst14|Selector117~3_combout  = ((\b2v_inst14|cnt_b0 [0] & ((!\b2v_inst14|always6~50_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst14|cnt_b0 [0]),
	.datac(vcc),
	.datad(\b2v_inst14|always6~50_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst14|Selector117~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst14|Selector117~3 .lut_mask = "00cc";
defparam \b2v_inst14|Selector117~3 .operation_mode = "normal";
defparam \b2v_inst14|Selector117~3 .output_mode = "comb_only";
defparam \b2v_inst14|Selector117~3 .register_cascade_mode = "off";
defparam \b2v_inst14|Selector117~3 .sum_lutc_input = "datac";
defparam \b2v_inst14|Selector117~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y5_N6
maxii_lcell \b2v_inst14|Selector117~4 (
// Equation(s):
// \b2v_inst14|Selector117~4_combout  = (\b2v_inst14|cur_state.1000_2645~combout  & (((\b2v_inst14|always6~16_combout )))) # (!\b2v_inst14|cur_state.1000_2645~combout  & (!\b2v_inst14|always6~54_combout  & (!\b2v_inst14|always6~16_combout  & 
// \b2v_inst14|Selector117~3_combout )))

	.clk(gnd),
	.dataa(\b2v_inst14|always6~54_combout ),
	.datab(\b2v_inst14|cur_state.1000_2645~combout ),
	.datac(\b2v_inst14|always6~16_combout ),
	.datad(\b2v_inst14|Selector117~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst14|Selector117~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst14|Selector117~4 .lut_mask = "c1c0";
defparam \b2v_inst14|Selector117~4 .operation_mode = "normal";
defparam \b2v_inst14|Selector117~4 .output_mode = "comb_only";
defparam \b2v_inst14|Selector117~4 .register_cascade_mode = "off";
defparam \b2v_inst14|Selector117~4 .sum_lutc_input = "datac";
defparam \b2v_inst14|Selector117~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y5_N5
maxii_lcell \b2v_inst14|Selector117~5 (
// Equation(s):
// \b2v_inst14|Selector117~5_combout  = (\b2v_inst14|Selector117~4_combout  & (((\b2v_inst14|cur_state.1000_2645~combout )))) # (!\b2v_inst14|Selector117~4_combout  & (\b2v_inst14|cur_state.0110_2723~combout  & (!\b2v_inst14|cur_state.0111_2684~combout  & 
// !\b2v_inst14|cur_state.1000_2645~combout )))

	.clk(gnd),
	.dataa(\b2v_inst14|cur_state.0110_2723~combout ),
	.datab(\b2v_inst14|cur_state.0111_2684~combout ),
	.datac(\b2v_inst14|Selector117~4_combout ),
	.datad(\b2v_inst14|cur_state.1000_2645~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst14|Selector117~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst14|Selector117~5 .lut_mask = "f002";
defparam \b2v_inst14|Selector117~5 .operation_mode = "normal";
defparam \b2v_inst14|Selector117~5 .output_mode = "comb_only";
defparam \b2v_inst14|Selector117~5 .register_cascade_mode = "off";
defparam \b2v_inst14|Selector117~5 .sum_lutc_input = "datac";
defparam \b2v_inst14|Selector117~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y4_N8
maxii_lcell \b2v_inst14|Selector117~6 (
// Equation(s):
// \b2v_inst14|Selector117~6_combout  = (\b2v_inst14|Selector117~5_combout  & (((!\b2v_inst14|cur_state.1000_2645~combout )))) # (!\b2v_inst14|Selector117~5_combout  & (\b2v_inst14|Selector117~2_combout  & ((\b2v_inst14|Selector117~0_combout ) # 
// (\b2v_inst14|cur_state.1000_2645~combout ))))

	.clk(gnd),
	.dataa(\b2v_inst14|Selector117~5_combout ),
	.datab(\b2v_inst14|Selector117~0_combout ),
	.datac(\b2v_inst14|cur_state.1000_2645~combout ),
	.datad(\b2v_inst14|Selector117~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst14|Selector117~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst14|Selector117~6 .lut_mask = "5e0a";
defparam \b2v_inst14|Selector117~6 .operation_mode = "normal";
defparam \b2v_inst14|Selector117~6 .output_mode = "comb_only";
defparam \b2v_inst14|Selector117~6 .register_cascade_mode = "off";
defparam \b2v_inst14|Selector117~6 .sum_lutc_input = "datac";
defparam \b2v_inst14|Selector117~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y4_N1
maxii_lcell \b2v_inst14|Selector61~0 (
// Equation(s):
// \b2v_inst14|Selector61~0_combout  = (\b2v_inst14|cur_state.0110_2723~combout  & ((\b2v_inst14|always6~54_combout ) # ((\b2v_inst14|always6~16_combout ) # (\b2v_inst14|always6~50_combout ))))

	.clk(gnd),
	.dataa(\b2v_inst14|always6~54_combout ),
	.datab(\b2v_inst14|always6~16_combout ),
	.datac(\b2v_inst14|always6~50_combout ),
	.datad(\b2v_inst14|cur_state.0110_2723~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst14|Selector61~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst14|Selector61~0 .lut_mask = "fe00";
defparam \b2v_inst14|Selector61~0 .operation_mode = "normal";
defparam \b2v_inst14|Selector61~0 .output_mode = "comb_only";
defparam \b2v_inst14|Selector61~0 .register_cascade_mode = "off";
defparam \b2v_inst14|Selector61~0 .sum_lutc_input = "datac";
defparam \b2v_inst14|Selector61~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y4_N6
maxii_lcell \b2v_inst14|Selector61~1 (
// Equation(s):
// \b2v_inst14|Selector61~1_combout  = (!\b2v_inst14|cnt_u1 [0] & (((\b2v_inst14|Selector61~0_combout ))))

	.clk(gnd),
	.dataa(\b2v_inst14|cnt_u1 [0]),
	.datab(vcc),
	.datac(vcc),
	.datad(\b2v_inst14|Selector61~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst14|Selector61~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst14|Selector61~1 .lut_mask = "5500";
defparam \b2v_inst14|Selector61~1 .operation_mode = "normal";
defparam \b2v_inst14|Selector61~1 .output_mode = "comb_only";
defparam \b2v_inst14|Selector61~1 .register_cascade_mode = "off";
defparam \b2v_inst14|Selector61~1 .sum_lutc_input = "datac";
defparam \b2v_inst14|Selector61~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y4_N8
maxii_lcell \b2v_inst14|cnt_u1[0] (
// Equation(s):
// \b2v_inst14|cnt_u1 [0] = ((\b2v_inst14|Selector117~6_combout  & (\b2v_inst14|Selector61~1_combout )) # (!\b2v_inst14|Selector117~6_combout  & ((\b2v_inst14|cnt_u1 [0]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst14|Selector117~6_combout ),
	.datac(\b2v_inst14|Selector61~1_combout ),
	.datad(\b2v_inst14|cnt_u1 [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst14|cnt_u1 [0]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst14|cnt_u1[0] .lut_mask = "f3c0";
defparam \b2v_inst14|cnt_u1[0] .operation_mode = "normal";
defparam \b2v_inst14|cnt_u1[0] .output_mode = "comb_only";
defparam \b2v_inst14|cnt_u1[0] .register_cascade_mode = "off";
defparam \b2v_inst14|cnt_u1[0] .sum_lutc_input = "datac";
defparam \b2v_inst14|cnt_u1[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y4_N2
maxii_lcell \b2v_inst14|Selector60~0 (
// Equation(s):
// \b2v_inst14|Selector60~0_combout  = ((\b2v_inst14|Selector61~0_combout  & (\b2v_inst14|cnt_u1 [0] $ (\b2v_inst14|cnt_u1 [1]))))

	.clk(gnd),
	.dataa(\b2v_inst14|cnt_u1 [0]),
	.datab(vcc),
	.datac(\b2v_inst14|cnt_u1 [1]),
	.datad(\b2v_inst14|Selector61~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst14|Selector60~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst14|Selector60~0 .lut_mask = "5a00";
defparam \b2v_inst14|Selector60~0 .operation_mode = "normal";
defparam \b2v_inst14|Selector60~0 .output_mode = "comb_only";
defparam \b2v_inst14|Selector60~0 .register_cascade_mode = "off";
defparam \b2v_inst14|Selector60~0 .sum_lutc_input = "datac";
defparam \b2v_inst14|Selector60~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y1_N3
maxii_lcell \b2v_inst14|cnt_u1[1] (
// Equation(s):
// \b2v_inst14|cnt_u1 [1] = ((\b2v_inst14|Selector117~6_combout  & ((\b2v_inst14|Selector60~0_combout ))) # (!\b2v_inst14|Selector117~6_combout  & (\b2v_inst14|cnt_u1 [1])))

	.clk(gnd),
	.dataa(\b2v_inst14|cnt_u1 [1]),
	.datab(\b2v_inst14|Selector60~0_combout ),
	.datac(vcc),
	.datad(\b2v_inst14|Selector117~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst14|cnt_u1 [1]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst14|cnt_u1[1] .lut_mask = "ccaa";
defparam \b2v_inst14|cnt_u1[1] .operation_mode = "normal";
defparam \b2v_inst14|cnt_u1[1] .output_mode = "comb_only";
defparam \b2v_inst14|cnt_u1[1] .register_cascade_mode = "off";
defparam \b2v_inst14|cnt_u1[1] .sum_lutc_input = "datac";
defparam \b2v_inst14|cnt_u1[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y1_N0
maxii_lcell \b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[1] (
// Equation(s):
// \b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella [1] = (\b2v_inst14|cnt_u1 [1])
// \b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~COUT  = CARRY((\b2v_inst14|cnt_u1 [1]))
// \b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~COUTCOUT1_24  = CARRY((\b2v_inst14|cnt_u1 [1]))

	.clk(gnd),
	.dataa(\b2v_inst14|cnt_u1 [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella [1]),
	.regout(),
	.cout(),
	.cout0(\b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~COUT ),
	.cout1(\b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~COUTCOUT1_24 ));
// synopsys translate_off
defparam \b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[1] .lut_mask = "aaaa";
defparam \b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[1] .operation_mode = "arithmetic";
defparam \b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[1] .output_mode = "comb_only";
defparam \b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[1] .register_cascade_mode = "off";
defparam \b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[1] .sum_lutc_input = "datac";
defparam \b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y4_N9
maxii_lcell \b2v_inst14|Selector59~2 (
// Equation(s):
// \b2v_inst14|Selector59~2_combout  = (\b2v_inst14|Selector61~0_combout  & (\b2v_inst14|cnt_u1 [2] $ (((\b2v_inst14|cnt_u1 [0] & \b2v_inst14|cnt_u1 [1])))))

	.clk(gnd),
	.dataa(\b2v_inst14|cnt_u1 [0]),
	.datab(\b2v_inst14|cnt_u1 [2]),
	.datac(\b2v_inst14|cnt_u1 [1]),
	.datad(\b2v_inst14|Selector61~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst14|Selector59~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst14|Selector59~2 .lut_mask = "6c00";
defparam \b2v_inst14|Selector59~2 .operation_mode = "normal";
defparam \b2v_inst14|Selector59~2 .output_mode = "comb_only";
defparam \b2v_inst14|Selector59~2 .register_cascade_mode = "off";
defparam \b2v_inst14|Selector59~2 .sum_lutc_input = "datac";
defparam \b2v_inst14|Selector59~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y4_N3
maxii_lcell \b2v_inst14|cnt_u1[2] (
// Equation(s):
// \b2v_inst14|cnt_u1 [2] = ((\b2v_inst14|Selector117~6_combout  & ((\b2v_inst14|Selector59~2_combout ))) # (!\b2v_inst14|Selector117~6_combout  & (\b2v_inst14|cnt_u1 [2])))

	.clk(gnd),
	.dataa(\b2v_inst14|cnt_u1 [2]),
	.datab(\b2v_inst14|Selector59~2_combout ),
	.datac(vcc),
	.datad(\b2v_inst14|Selector117~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst14|cnt_u1 [2]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst14|cnt_u1[2] .lut_mask = "ccaa";
defparam \b2v_inst14|cnt_u1[2] .operation_mode = "normal";
defparam \b2v_inst14|cnt_u1[2] .output_mode = "comb_only";
defparam \b2v_inst14|cnt_u1[2] .register_cascade_mode = "off";
defparam \b2v_inst14|cnt_u1[2] .sum_lutc_input = "datac";
defparam \b2v_inst14|cnt_u1[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y4_N7
maxii_lcell \b2v_inst14|Add6~0 (
// Equation(s):
// \b2v_inst14|Add6~0_combout  = (((\b2v_inst14|cnt_u1 [1] & \b2v_inst14|cnt_u1 [0])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\b2v_inst14|cnt_u1 [1]),
	.datad(\b2v_inst14|cnt_u1 [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst14|Add6~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst14|Add6~0 .lut_mask = "f000";
defparam \b2v_inst14|Add6~0 .operation_mode = "normal";
defparam \b2v_inst14|Add6~0 .output_mode = "comb_only";
defparam \b2v_inst14|Add6~0 .register_cascade_mode = "off";
defparam \b2v_inst14|Add6~0 .sum_lutc_input = "datac";
defparam \b2v_inst14|Add6~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y4_N4
maxii_lcell \b2v_inst14|Selector58~0 (
// Equation(s):
// \b2v_inst14|Selector58~0_combout  = (\b2v_inst14|Selector61~0_combout  & (\b2v_inst14|cnt_u1 [3] $ (((\b2v_inst14|cnt_u1 [2] & \b2v_inst14|Add6~0_combout )))))

	.clk(gnd),
	.dataa(\b2v_inst14|cnt_u1 [2]),
	.datab(\b2v_inst14|Add6~0_combout ),
	.datac(\b2v_inst14|cnt_u1 [3]),
	.datad(\b2v_inst14|Selector61~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst14|Selector58~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst14|Selector58~0 .lut_mask = "7800";
defparam \b2v_inst14|Selector58~0 .operation_mode = "normal";
defparam \b2v_inst14|Selector58~0 .output_mode = "comb_only";
defparam \b2v_inst14|Selector58~0 .register_cascade_mode = "off";
defparam \b2v_inst14|Selector58~0 .sum_lutc_input = "datac";
defparam \b2v_inst14|Selector58~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y4_N5
maxii_lcell \b2v_inst14|cnt_u1[3] (
// Equation(s):
// \b2v_inst14|cnt_u1 [3] = ((\b2v_inst14|Selector117~6_combout  & ((\b2v_inst14|Selector58~0_combout ))) # (!\b2v_inst14|Selector117~6_combout  & (\b2v_inst14|cnt_u1 [3])))

	.clk(gnd),
	.dataa(\b2v_inst14|cnt_u1 [3]),
	.datab(vcc),
	.datac(\b2v_inst14|Selector58~0_combout ),
	.datad(\b2v_inst14|Selector117~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst14|cnt_u1 [3]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst14|cnt_u1[3] .lut_mask = "f0aa";
defparam \b2v_inst14|cnt_u1[3] .operation_mode = "normal";
defparam \b2v_inst14|cnt_u1[3] .output_mode = "comb_only";
defparam \b2v_inst14|cnt_u1[3] .register_cascade_mode = "off";
defparam \b2v_inst14|cnt_u1[3] .sum_lutc_input = "datac";
defparam \b2v_inst14|cnt_u1[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y1_N1
maxii_lcell \b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22 (
// Equation(s):
// \b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22_combout  = (((\b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~COUT )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~COUT ),
	.cin1(\b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~COUTCOUT1_24 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22 .cin0_used = "true";
defparam \b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22 .cin1_used = "true";
defparam \b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22 .lut_mask = "f0f0";
defparam \b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22 .operation_mode = "normal";
defparam \b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22 .output_mode = "comb_only";
defparam \b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22 .register_cascade_mode = "off";
defparam \b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22 .sum_lutc_input = "cin";
defparam \b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y1_N5
maxii_lcell \b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17 (
// Equation(s):
// \b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17_cout0  = CARRY(((\b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22_combout )))
// \b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17COUT1_25  = CARRY(((\b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~15 ),
	.regout(),
	.cout(),
	.cout0(\b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17_cout0 ),
	.cout1(\b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17COUT1_25 ));
// synopsys translate_off
defparam \b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17 .lut_mask = "ffcc";
defparam \b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17 .operation_mode = "arithmetic";
defparam \b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17 .output_mode = "none";
defparam \b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17 .register_cascade_mode = "off";
defparam \b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17 .sum_lutc_input = "datac";
defparam \b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y1_N6
maxii_lcell \b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5 (
// Equation(s):
// \b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5_combout  = (\b2v_inst14|cnt_u1 [2] $ ((!\b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17_cout0 )))
// \b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7  = CARRY(((!\b2v_inst14|cnt_u1 [2] & !\b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17_cout0 )))
// \b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7COUT1_26  = CARRY(((!\b2v_inst14|cnt_u1 [2] & !\b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17COUT1_25 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst14|cnt_u1 [2]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17_cout0 ),
	.cin1(\b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17COUT1_25 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5_combout ),
	.regout(),
	.cout(),
	.cout0(\b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7 ),
	.cout1(\b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7COUT1_26 ));
// synopsys translate_off
defparam \b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5 .cin0_used = "true";
defparam \b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5 .cin1_used = "true";
defparam \b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5 .lut_mask = "c303";
defparam \b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5 .operation_mode = "arithmetic";
defparam \b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5 .output_mode = "comb_only";
defparam \b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5 .register_cascade_mode = "off";
defparam \b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5 .sum_lutc_input = "cin";
defparam \b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y1_N7
maxii_lcell \b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10 (
// Equation(s):
// \b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10_combout  = (\b2v_inst14|cnt_u1 [3] $ ((!\b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7 )))
// \b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12  = CARRY(((\b2v_inst14|cnt_u1 [3] & !\b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7 )))
// \b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12COUT1_27  = CARRY(((\b2v_inst14|cnt_u1 [3] & !\b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7COUT1_26 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst14|cnt_u1 [3]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7 ),
	.cin1(\b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7COUT1_26 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10_combout ),
	.regout(),
	.cout(),
	.cout0(\b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12 ),
	.cout1(\b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12COUT1_27 ));
// synopsys translate_off
defparam \b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10 .cin0_used = "true";
defparam \b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10 .cin1_used = "true";
defparam \b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10 .lut_mask = "c30c";
defparam \b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10 .operation_mode = "arithmetic";
defparam \b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10 .output_mode = "comb_only";
defparam \b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10 .register_cascade_mode = "off";
defparam \b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10 .sum_lutc_input = "cin";
defparam \b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y1_N8
maxii_lcell \b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 (
// Equation(s):
// \b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout  = (((\b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12 ),
	.cin1(\b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12COUT1_27 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 .cin0_used = "true";
defparam \b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 .cin1_used = "true";
defparam \b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 .lut_mask = "f0f0";
defparam \b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 .operation_mode = "normal";
defparam \b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 .output_mode = "comb_only";
defparam \b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 .register_cascade_mode = "off";
defparam \b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 .sum_lutc_input = "cin";
defparam \b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y1_N2
maxii_lcell \b2v_inst34|Mod5|auto_generated|divider|divider|StageOut[21]~0 (
// Equation(s):
// \b2v_inst34|Mod5|auto_generated|divider|divider|StageOut[21]~0_combout  = ((\b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout  & ((!\b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella [1]))) # 
// (!\b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout  & (\b2v_inst14|cnt_u1 [1])))

	.clk(gnd),
	.dataa(\b2v_inst14|cnt_u1 [1]),
	.datab(\b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella [1]),
	.datac(vcc),
	.datad(\b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Mod5|auto_generated|divider|divider|StageOut[21]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Mod5|auto_generated|divider|divider|StageOut[21]~0 .lut_mask = "33aa";
defparam \b2v_inst34|Mod5|auto_generated|divider|divider|StageOut[21]~0 .operation_mode = "normal";
defparam \b2v_inst34|Mod5|auto_generated|divider|divider|StageOut[21]~0 .output_mode = "comb_only";
defparam \b2v_inst34|Mod5|auto_generated|divider|divider|StageOut[21]~0 .register_cascade_mode = "off";
defparam \b2v_inst34|Mod5|auto_generated|divider|divider|StageOut[21]~0 .sum_lutc_input = "datac";
defparam \b2v_inst34|Mod5|auto_generated|divider|divider|StageOut[21]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y1_N9
maxii_lcell \b2v_inst34|Mod5|auto_generated|divider|divider|StageOut[23]~2 (
// Equation(s):
// \b2v_inst34|Mod5|auto_generated|divider|divider|StageOut[23]~2_combout  = ((\b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout  & ((\b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10_combout ))) 
// # (!\b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout  & (\b2v_inst14|cnt_u1 [3])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst14|cnt_u1 [3]),
	.datac(\b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10_combout ),
	.datad(\b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Mod5|auto_generated|divider|divider|StageOut[23]~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Mod5|auto_generated|divider|divider|StageOut[23]~2 .lut_mask = "f0cc";
defparam \b2v_inst34|Mod5|auto_generated|divider|divider|StageOut[23]~2 .operation_mode = "normal";
defparam \b2v_inst34|Mod5|auto_generated|divider|divider|StageOut[23]~2 .output_mode = "comb_only";
defparam \b2v_inst34|Mod5|auto_generated|divider|divider|StageOut[23]~2 .register_cascade_mode = "off";
defparam \b2v_inst34|Mod5|auto_generated|divider|divider|StageOut[23]~2 .sum_lutc_input = "datac";
defparam \b2v_inst34|Mod5|auto_generated|divider|divider|StageOut[23]~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y1_N4
maxii_lcell \b2v_inst34|Mod5|auto_generated|divider|divider|StageOut[22]~1 (
// Equation(s):
// \b2v_inst34|Mod5|auto_generated|divider|divider|StageOut[22]~1_combout  = ((\b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout  & ((\b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5_combout ))) 
// # (!\b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout  & (\b2v_inst14|cnt_u1 [2])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst14|cnt_u1 [2]),
	.datac(\b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5_combout ),
	.datad(\b2v_inst34|Mod5|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Mod5|auto_generated|divider|divider|StageOut[22]~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Mod5|auto_generated|divider|divider|StageOut[22]~1 .lut_mask = "f0cc";
defparam \b2v_inst34|Mod5|auto_generated|divider|divider|StageOut[22]~1 .operation_mode = "normal";
defparam \b2v_inst34|Mod5|auto_generated|divider|divider|StageOut[22]~1 .output_mode = "comb_only";
defparam \b2v_inst34|Mod5|auto_generated|divider|divider|StageOut[22]~1 .register_cascade_mode = "off";
defparam \b2v_inst34|Mod5|auto_generated|divider|divider|StageOut[22]~1 .sum_lutc_input = "datac";
defparam \b2v_inst34|Mod5|auto_generated|divider|divider|StageOut[22]~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y1_N6
maxii_lcell \b2v_inst34|seg_tempnb[0]~0 (
// Equation(s):
// \b2v_inst34|seg_tempnb[0]~0_combout  = (\b2v_inst34|p2.count.110_5457~combout  & (((!\b2v_inst34|Mod5|auto_generated|divider|divider|StageOut[21]~0_combout  & !\b2v_inst34|Mod5|auto_generated|divider|divider|StageOut[22]~1_combout )) # 
// (!\b2v_inst34|Mod5|auto_generated|divider|divider|StageOut[23]~2_combout )))

	.clk(gnd),
	.dataa(\b2v_inst34|p2.count.110_5457~combout ),
	.datab(\b2v_inst34|Mod5|auto_generated|divider|divider|StageOut[21]~0_combout ),
	.datac(\b2v_inst34|Mod5|auto_generated|divider|divider|StageOut[23]~2_combout ),
	.datad(\b2v_inst34|Mod5|auto_generated|divider|divider|StageOut[22]~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|seg_tempnb[0]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|seg_tempnb[0]~0 .lut_mask = "0a2a";
defparam \b2v_inst34|seg_tempnb[0]~0 .operation_mode = "normal";
defparam \b2v_inst34|seg_tempnb[0]~0 .output_mode = "comb_only";
defparam \b2v_inst34|seg_tempnb[0]~0 .register_cascade_mode = "off";
defparam \b2v_inst34|seg_tempnb[0]~0 .sum_lutc_input = "datac";
defparam \b2v_inst34|seg_tempnb[0]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y5_N9
maxii_lcell \b2v_inst14|Selector116~2 (
// Equation(s):
// \b2v_inst14|Selector116~2_combout  = (\b2v_inst14|cur_state.0111_2684~combout  & (((!\b2v_inst14|Selector117~3_combout ) # (!\b2v_inst14|Selector117~1_combout )))) # (!\b2v_inst14|cur_state.0111_2684~combout  & (!\b2v_inst14|Selector116~1_combout ))

	.clk(gnd),
	.dataa(\b2v_inst14|cur_state.0111_2684~combout ),
	.datab(\b2v_inst14|Selector116~1_combout ),
	.datac(\b2v_inst14|Selector117~1_combout ),
	.datad(\b2v_inst14|Selector117~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst14|Selector116~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst14|Selector116~2 .lut_mask = "1bbb";
defparam \b2v_inst14|Selector116~2 .operation_mode = "normal";
defparam \b2v_inst14|Selector116~2 .output_mode = "comb_only";
defparam \b2v_inst14|Selector116~2 .register_cascade_mode = "off";
defparam \b2v_inst14|Selector116~2 .sum_lutc_input = "datac";
defparam \b2v_inst14|Selector116~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y5_N0
maxii_lcell \b2v_inst14|Selector116~3 (
// Equation(s):
// \b2v_inst14|Selector116~3_combout  = (\b2v_inst14|cur_state.1000_2645~combout  & (!\b2v_inst14|always6~16_combout  & (\b2v_inst14|Selector117~2_combout ))) # (!\b2v_inst14|cur_state.1000_2645~combout  & (((\b2v_inst14|Selector116~2_combout ))))

	.clk(gnd),
	.dataa(\b2v_inst14|cur_state.1000_2645~combout ),
	.datab(\b2v_inst14|always6~16_combout ),
	.datac(\b2v_inst14|Selector117~2_combout ),
	.datad(\b2v_inst14|Selector116~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst14|Selector116~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst14|Selector116~3 .lut_mask = "7520";
defparam \b2v_inst14|Selector116~3 .operation_mode = "normal";
defparam \b2v_inst14|Selector116~3 .output_mode = "comb_only";
defparam \b2v_inst14|Selector116~3 .register_cascade_mode = "off";
defparam \b2v_inst14|Selector116~3 .sum_lutc_input = "datac";
defparam \b2v_inst14|Selector116~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y7_N9
maxii_lcell \b2v_inst14|Selector65~0 (
// Equation(s):
// \b2v_inst14|Selector65~0_combout  = (\b2v_inst14|cur_state.0111_2684~combout  & ((\b2v_inst14|always6~54_combout ) # ((\b2v_inst14|always6~33_combout ) # (\b2v_inst14|always6~50_combout ))))

	.clk(gnd),
	.dataa(\b2v_inst14|always6~54_combout ),
	.datab(\b2v_inst14|cur_state.0111_2684~combout ),
	.datac(\b2v_inst14|always6~33_combout ),
	.datad(\b2v_inst14|always6~50_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst14|Selector65~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst14|Selector65~0 .lut_mask = "ccc8";
defparam \b2v_inst14|Selector65~0 .operation_mode = "normal";
defparam \b2v_inst14|Selector65~0 .output_mode = "comb_only";
defparam \b2v_inst14|Selector65~0 .register_cascade_mode = "off";
defparam \b2v_inst14|Selector65~0 .sum_lutc_input = "datac";
defparam \b2v_inst14|Selector65~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y3_N5
maxii_lcell \b2v_inst14|Selector65~1 (
// Equation(s):
// \b2v_inst14|Selector65~1_combout  = (((!\b2v_inst14|cnt_u2 [0] & \b2v_inst14|Selector65~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\b2v_inst14|cnt_u2 [0]),
	.datad(\b2v_inst14|Selector65~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst14|Selector65~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst14|Selector65~1 .lut_mask = "0f00";
defparam \b2v_inst14|Selector65~1 .operation_mode = "normal";
defparam \b2v_inst14|Selector65~1 .output_mode = "comb_only";
defparam \b2v_inst14|Selector65~1 .register_cascade_mode = "off";
defparam \b2v_inst14|Selector65~1 .sum_lutc_input = "datac";
defparam \b2v_inst14|Selector65~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y3_N6
maxii_lcell \b2v_inst14|cnt_u2[0] (
// Equation(s):
// \b2v_inst14|cnt_u2 [0] = ((\b2v_inst14|Selector116~3_combout  & ((\b2v_inst14|Selector65~1_combout ))) # (!\b2v_inst14|Selector116~3_combout  & (\b2v_inst14|cnt_u2 [0])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst14|Selector116~3_combout ),
	.datac(\b2v_inst14|cnt_u2 [0]),
	.datad(\b2v_inst14|Selector65~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst14|cnt_u2 [0]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst14|cnt_u2[0] .lut_mask = "fc30";
defparam \b2v_inst14|cnt_u2[0] .operation_mode = "normal";
defparam \b2v_inst14|cnt_u2[0] .output_mode = "comb_only";
defparam \b2v_inst14|cnt_u2[0] .register_cascade_mode = "off";
defparam \b2v_inst14|cnt_u2[0] .sum_lutc_input = "datac";
defparam \b2v_inst14|cnt_u2[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y7_N4
maxii_lcell \b2v_inst14|Selector64~0 (
// Equation(s):
// \b2v_inst14|Selector64~0_combout  = ((\b2v_inst14|Selector65~0_combout  & (\b2v_inst14|cnt_u2 [1] $ (\b2v_inst14|cnt_u2 [0]))))

	.clk(gnd),
	.dataa(\b2v_inst14|cnt_u2 [1]),
	.datab(vcc),
	.datac(\b2v_inst14|cnt_u2 [0]),
	.datad(\b2v_inst14|Selector65~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst14|Selector64~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst14|Selector64~0 .lut_mask = "5a00";
defparam \b2v_inst14|Selector64~0 .operation_mode = "normal";
defparam \b2v_inst14|Selector64~0 .output_mode = "comb_only";
defparam \b2v_inst14|Selector64~0 .register_cascade_mode = "off";
defparam \b2v_inst14|Selector64~0 .sum_lutc_input = "datac";
defparam \b2v_inst14|Selector64~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y2_N0
maxii_lcell \b2v_inst14|cnt_u2[1] (
// Equation(s):
// \b2v_inst14|cnt_u2 [1] = ((\b2v_inst14|Selector116~3_combout  & ((\b2v_inst14|Selector64~0_combout ))) # (!\b2v_inst14|Selector116~3_combout  & (\b2v_inst14|cnt_u2 [1])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst14|cnt_u2 [1]),
	.datac(\b2v_inst14|Selector116~3_combout ),
	.datad(\b2v_inst14|Selector64~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst14|cnt_u2 [1]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst14|cnt_u2[1] .lut_mask = "fc0c";
defparam \b2v_inst14|cnt_u2[1] .operation_mode = "normal";
defparam \b2v_inst14|cnt_u2[1] .output_mode = "comb_only";
defparam \b2v_inst14|cnt_u2[1] .register_cascade_mode = "off";
defparam \b2v_inst14|cnt_u2[1] .sum_lutc_input = "datac";
defparam \b2v_inst14|cnt_u2[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y7_N8
maxii_lcell \b2v_inst14|Selector63~2 (
// Equation(s):
// \b2v_inst14|Selector63~2_combout  = (\b2v_inst14|Selector65~0_combout  & (\b2v_inst14|cnt_u2 [2] $ (((\b2v_inst14|cnt_u2 [0] & \b2v_inst14|cnt_u2 [1])))))

	.clk(gnd),
	.dataa(\b2v_inst14|cnt_u2 [2]),
	.datab(\b2v_inst14|Selector65~0_combout ),
	.datac(\b2v_inst14|cnt_u2 [0]),
	.datad(\b2v_inst14|cnt_u2 [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst14|Selector63~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst14|Selector63~2 .lut_mask = "4888";
defparam \b2v_inst14|Selector63~2 .operation_mode = "normal";
defparam \b2v_inst14|Selector63~2 .output_mode = "comb_only";
defparam \b2v_inst14|Selector63~2 .register_cascade_mode = "off";
defparam \b2v_inst14|Selector63~2 .sum_lutc_input = "datac";
defparam \b2v_inst14|Selector63~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y7_N5
maxii_lcell \b2v_inst14|cnt_u2[2] (
// Equation(s):
// \b2v_inst14|cnt_u2 [2] = ((\b2v_inst14|Selector116~3_combout  & ((\b2v_inst14|Selector63~2_combout ))) # (!\b2v_inst14|Selector116~3_combout  & (\b2v_inst14|cnt_u2 [2])))

	.clk(gnd),
	.dataa(\b2v_inst14|cnt_u2 [2]),
	.datab(vcc),
	.datac(\b2v_inst14|Selector116~3_combout ),
	.datad(\b2v_inst14|Selector63~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst14|cnt_u2 [2]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst14|cnt_u2[2] .lut_mask = "fa0a";
defparam \b2v_inst14|cnt_u2[2] .operation_mode = "normal";
defparam \b2v_inst14|cnt_u2[2] .output_mode = "comb_only";
defparam \b2v_inst14|cnt_u2[2] .register_cascade_mode = "off";
defparam \b2v_inst14|cnt_u2[2] .sum_lutc_input = "datac";
defparam \b2v_inst14|cnt_u2[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y2_N3
maxii_lcell \b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[1] (
// Equation(s):
// \b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella [1] = ((\b2v_inst14|cnt_u2 [1]))
// \b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~COUT  = CARRY(((\b2v_inst14|cnt_u2 [1])))
// \b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~COUTCOUT1_24  = CARRY(((\b2v_inst14|cnt_u2 [1])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst14|cnt_u2 [1]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella [1]),
	.regout(),
	.cout(),
	.cout0(\b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~COUT ),
	.cout1(\b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~COUTCOUT1_24 ));
// synopsys translate_off
defparam \b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[1] .lut_mask = "cccc";
defparam \b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[1] .operation_mode = "arithmetic";
defparam \b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[1] .output_mode = "comb_only";
defparam \b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[1] .register_cascade_mode = "off";
defparam \b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[1] .sum_lutc_input = "datac";
defparam \b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y2_N4
maxii_lcell \b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22 (
// Equation(s):
// \b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22_combout  = (((\b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~COUT )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~COUT ),
	.cin1(\b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~COUTCOUT1_24 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22 .cin0_used = "true";
defparam \b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22 .cin1_used = "true";
defparam \b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22 .lut_mask = "f0f0";
defparam \b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22 .operation_mode = "normal";
defparam \b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22 .output_mode = "comb_only";
defparam \b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22 .register_cascade_mode = "off";
defparam \b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22 .sum_lutc_input = "cin";
defparam \b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y2_N5
maxii_lcell \b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17 (
// Equation(s):
// \b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17_cout0  = CARRY((\b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22_combout ))
// \b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17COUT1_25  = CARRY((\b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22_combout ))

	.clk(gnd),
	.dataa(\b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~15 ),
	.regout(),
	.cout(),
	.cout0(\b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17_cout0 ),
	.cout1(\b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17COUT1_25 ));
// synopsys translate_off
defparam \b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17 .lut_mask = "ffaa";
defparam \b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17 .operation_mode = "arithmetic";
defparam \b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17 .output_mode = "none";
defparam \b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17 .register_cascade_mode = "off";
defparam \b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17 .sum_lutc_input = "datac";
defparam \b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y2_N6
maxii_lcell \b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5 (
// Equation(s):
// \b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5_combout  = \b2v_inst14|cnt_u2 [2] $ ((((!\b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17_cout0 ))))
// \b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7  = CARRY((!\b2v_inst14|cnt_u2 [2] & ((!\b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17_cout0 ))))
// \b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7COUT1_26  = CARRY((!\b2v_inst14|cnt_u2 [2] & ((!\b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17COUT1_25 ))))

	.clk(gnd),
	.dataa(\b2v_inst14|cnt_u2 [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17_cout0 ),
	.cin1(\b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17COUT1_25 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5_combout ),
	.regout(),
	.cout(),
	.cout0(\b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7 ),
	.cout1(\b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7COUT1_26 ));
// synopsys translate_off
defparam \b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5 .cin0_used = "true";
defparam \b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5 .cin1_used = "true";
defparam \b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5 .lut_mask = "a505";
defparam \b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5 .operation_mode = "arithmetic";
defparam \b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5 .output_mode = "comb_only";
defparam \b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5 .register_cascade_mode = "off";
defparam \b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5 .sum_lutc_input = "cin";
defparam \b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y3_N2
maxii_lcell \b2v_inst14|Add7~0 (
// Equation(s):
// \b2v_inst14|Add7~0_combout  = (((\b2v_inst14|cnt_u2 [0] & \b2v_inst14|cnt_u2 [1])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\b2v_inst14|cnt_u2 [0]),
	.datad(\b2v_inst14|cnt_u2 [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst14|Add7~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst14|Add7~0 .lut_mask = "f000";
defparam \b2v_inst14|Add7~0 .operation_mode = "normal";
defparam \b2v_inst14|Add7~0 .output_mode = "comb_only";
defparam \b2v_inst14|Add7~0 .register_cascade_mode = "off";
defparam \b2v_inst14|Add7~0 .sum_lutc_input = "datac";
defparam \b2v_inst14|Add7~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y6_N0
maxii_lcell \b2v_inst14|Selector62~0 (
// Equation(s):
// \b2v_inst14|Selector62~0_combout  = (\b2v_inst14|Selector65~0_combout  & (\b2v_inst14|cnt_u2 [3] $ (((\b2v_inst14|cnt_u2 [2] & \b2v_inst14|Add7~0_combout )))))

	.clk(gnd),
	.dataa(\b2v_inst14|cnt_u2 [2]),
	.datab(\b2v_inst14|cnt_u2 [3]),
	.datac(\b2v_inst14|Add7~0_combout ),
	.datad(\b2v_inst14|Selector65~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst14|Selector62~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst14|Selector62~0 .lut_mask = "6c00";
defparam \b2v_inst14|Selector62~0 .operation_mode = "normal";
defparam \b2v_inst14|Selector62~0 .output_mode = "comb_only";
defparam \b2v_inst14|Selector62~0 .register_cascade_mode = "off";
defparam \b2v_inst14|Selector62~0 .sum_lutc_input = "datac";
defparam \b2v_inst14|Selector62~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y6_N1
maxii_lcell \b2v_inst14|cnt_u2[3] (
// Equation(s):
// \b2v_inst14|cnt_u2 [3] = ((\b2v_inst14|Selector116~3_combout  & ((\b2v_inst14|Selector62~0_combout ))) # (!\b2v_inst14|Selector116~3_combout  & (\b2v_inst14|cnt_u2 [3])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst14|cnt_u2 [3]),
	.datac(\b2v_inst14|Selector116~3_combout ),
	.datad(\b2v_inst14|Selector62~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst14|cnt_u2 [3]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst14|cnt_u2[3] .lut_mask = "fc0c";
defparam \b2v_inst14|cnt_u2[3] .operation_mode = "normal";
defparam \b2v_inst14|cnt_u2[3] .output_mode = "comb_only";
defparam \b2v_inst14|cnt_u2[3] .register_cascade_mode = "off";
defparam \b2v_inst14|cnt_u2[3] .sum_lutc_input = "datac";
defparam \b2v_inst14|cnt_u2[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y2_N7
maxii_lcell \b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10 (
// Equation(s):
// \b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10_combout  = (\b2v_inst14|cnt_u2 [3] $ ((!\b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7 )))
// \b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12  = CARRY(((\b2v_inst14|cnt_u2 [3] & !\b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7 )))
// \b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12COUT1_27  = CARRY(((\b2v_inst14|cnt_u2 [3] & !\b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7COUT1_26 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst14|cnt_u2 [3]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7 ),
	.cin1(\b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7COUT1_26 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10_combout ),
	.regout(),
	.cout(),
	.cout0(\b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12 ),
	.cout1(\b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12COUT1_27 ));
// synopsys translate_off
defparam \b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10 .cin0_used = "true";
defparam \b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10 .cin1_used = "true";
defparam \b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10 .lut_mask = "c30c";
defparam \b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10 .operation_mode = "arithmetic";
defparam \b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10 .output_mode = "comb_only";
defparam \b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10 .register_cascade_mode = "off";
defparam \b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10 .sum_lutc_input = "cin";
defparam \b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y2_N8
maxii_lcell \b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 (
// Equation(s):
// \b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout  = (((\b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12 ),
	.cin1(\b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12COUT1_27 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 .cin0_used = "true";
defparam \b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 .cin1_used = "true";
defparam \b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 .lut_mask = "f0f0";
defparam \b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 .operation_mode = "normal";
defparam \b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 .output_mode = "comb_only";
defparam \b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 .register_cascade_mode = "off";
defparam \b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 .sum_lutc_input = "cin";
defparam \b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y2_N9
maxii_lcell \b2v_inst34|Mod1|auto_generated|divider|divider|StageOut[22]~1 (
// Equation(s):
// \b2v_inst34|Mod1|auto_generated|divider|divider|StageOut[22]~1_combout  = ((\b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout  & ((\b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5_combout ))) 
// # (!\b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout  & (\b2v_inst14|cnt_u2 [2])))

	.clk(gnd),
	.dataa(\b2v_inst14|cnt_u2 [2]),
	.datab(vcc),
	.datac(\b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5_combout ),
	.datad(\b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Mod1|auto_generated|divider|divider|StageOut[22]~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Mod1|auto_generated|divider|divider|StageOut[22]~1 .lut_mask = "f0aa";
defparam \b2v_inst34|Mod1|auto_generated|divider|divider|StageOut[22]~1 .operation_mode = "normal";
defparam \b2v_inst34|Mod1|auto_generated|divider|divider|StageOut[22]~1 .output_mode = "comb_only";
defparam \b2v_inst34|Mod1|auto_generated|divider|divider|StageOut[22]~1 .register_cascade_mode = "off";
defparam \b2v_inst34|Mod1|auto_generated|divider|divider|StageOut[22]~1 .sum_lutc_input = "datac";
defparam \b2v_inst34|Mod1|auto_generated|divider|divider|StageOut[22]~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y2_N1
maxii_lcell \b2v_inst34|Mod1|auto_generated|divider|divider|StageOut[23]~2 (
// Equation(s):
// \b2v_inst34|Mod1|auto_generated|divider|divider|StageOut[23]~2_combout  = ((\b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout  & ((\b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10_combout ))) 
// # (!\b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout  & (\b2v_inst14|cnt_u2 [3])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst14|cnt_u2 [3]),
	.datac(\b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10_combout ),
	.datad(\b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Mod1|auto_generated|divider|divider|StageOut[23]~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Mod1|auto_generated|divider|divider|StageOut[23]~2 .lut_mask = "f0cc";
defparam \b2v_inst34|Mod1|auto_generated|divider|divider|StageOut[23]~2 .operation_mode = "normal";
defparam \b2v_inst34|Mod1|auto_generated|divider|divider|StageOut[23]~2 .output_mode = "comb_only";
defparam \b2v_inst34|Mod1|auto_generated|divider|divider|StageOut[23]~2 .register_cascade_mode = "off";
defparam \b2v_inst34|Mod1|auto_generated|divider|divider|StageOut[23]~2 .sum_lutc_input = "datac";
defparam \b2v_inst34|Mod1|auto_generated|divider|divider|StageOut[23]~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y2_N2
maxii_lcell \b2v_inst34|Mod1|auto_generated|divider|divider|StageOut[21]~0 (
// Equation(s):
// \b2v_inst34|Mod1|auto_generated|divider|divider|StageOut[21]~0_combout  = ((\b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout  & (!\b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella [1])) # 
// (!\b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout  & ((\b2v_inst14|cnt_u2 [1]))))

	.clk(gnd),
	.dataa(\b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella [1]),
	.datab(vcc),
	.datac(\b2v_inst14|cnt_u2 [1]),
	.datad(\b2v_inst34|Mod1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Mod1|auto_generated|divider|divider|StageOut[21]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Mod1|auto_generated|divider|divider|StageOut[21]~0 .lut_mask = "55f0";
defparam \b2v_inst34|Mod1|auto_generated|divider|divider|StageOut[21]~0 .operation_mode = "normal";
defparam \b2v_inst34|Mod1|auto_generated|divider|divider|StageOut[21]~0 .output_mode = "comb_only";
defparam \b2v_inst34|Mod1|auto_generated|divider|divider|StageOut[21]~0 .register_cascade_mode = "off";
defparam \b2v_inst34|Mod1|auto_generated|divider|divider|StageOut[21]~0 .sum_lutc_input = "datac";
defparam \b2v_inst34|Mod1|auto_generated|divider|divider|StageOut[21]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y1_N3
maxii_lcell \b2v_inst34|seg_tempnb[0]~2 (
// Equation(s):
// \b2v_inst34|seg_tempnb[0]~2_combout  = (\b2v_inst34|p2.count.010_5485~combout  & (((!\b2v_inst34|Mod1|auto_generated|divider|divider|StageOut[22]~1_combout  & !\b2v_inst34|Mod1|auto_generated|divider|divider|StageOut[21]~0_combout )) # 
// (!\b2v_inst34|Mod1|auto_generated|divider|divider|StageOut[23]~2_combout )))

	.clk(gnd),
	.dataa(\b2v_inst34|p2.count.010_5485~combout ),
	.datab(\b2v_inst34|Mod1|auto_generated|divider|divider|StageOut[22]~1_combout ),
	.datac(\b2v_inst34|Mod1|auto_generated|divider|divider|StageOut[23]~2_combout ),
	.datad(\b2v_inst34|Mod1|auto_generated|divider|divider|StageOut[21]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|seg_tempnb[0]~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|seg_tempnb[0]~2 .lut_mask = "0a2a";
defparam \b2v_inst34|seg_tempnb[0]~2 .operation_mode = "normal";
defparam \b2v_inst34|seg_tempnb[0]~2 .output_mode = "comb_only";
defparam \b2v_inst34|seg_tempnb[0]~2 .register_cascade_mode = "off";
defparam \b2v_inst34|seg_tempnb[0]~2 .sum_lutc_input = "datac";
defparam \b2v_inst34|seg_tempnb[0]~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y1_N1
maxii_lcell \b2v_inst34|seg_tempnb[0]~3 (
// Equation(s):
// \b2v_inst34|seg_tempnb[0]~3_combout  = (!\b2v_inst34|always3~0_combout  & ((\b2v_inst34|seg_tempnb[0]~1_combout ) # ((\b2v_inst34|seg_tempnb[0]~0_combout ) # (\b2v_inst34|seg_tempnb[0]~2_combout ))))

	.clk(gnd),
	.dataa(\b2v_inst34|always3~0_combout ),
	.datab(\b2v_inst34|seg_tempnb[0]~1_combout ),
	.datac(\b2v_inst34|seg_tempnb[0]~0_combout ),
	.datad(\b2v_inst34|seg_tempnb[0]~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|seg_tempnb[0]~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|seg_tempnb[0]~3 .lut_mask = "5554";
defparam \b2v_inst34|seg_tempnb[0]~3 .operation_mode = "normal";
defparam \b2v_inst34|seg_tempnb[0]~3 .output_mode = "comb_only";
defparam \b2v_inst34|seg_tempnb[0]~3 .register_cascade_mode = "off";
defparam \b2v_inst34|seg_tempnb[0]~3 .sum_lutc_input = "datac";
defparam \b2v_inst34|seg_tempnb[0]~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y2_N7
maxii_lcell \b2v_inst34|Mux22~0 (
// Equation(s):
// \b2v_inst34|Mux22~0_combout  = (\b2v_inst34|Mod1|auto_generated|divider|divider|StageOut[23]~2_combout ) # ((\b2v_inst34|Mod1|auto_generated|divider|divider|StageOut[21]~0_combout  & 
// ((!\b2v_inst34|Mod1|auto_generated|divider|divider|StageOut[22]~1_combout ) # (!\b2v_inst14|cnt_u2 [0]))) # (!\b2v_inst34|Mod1|auto_generated|divider|divider|StageOut[21]~0_combout  & 
// ((\b2v_inst34|Mod1|auto_generated|divider|divider|StageOut[22]~1_combout ))))

	.clk(gnd),
	.dataa(\b2v_inst14|cnt_u2 [0]),
	.datab(\b2v_inst34|Mod1|auto_generated|divider|divider|StageOut[23]~2_combout ),
	.datac(\b2v_inst34|Mod1|auto_generated|divider|divider|StageOut[21]~0_combout ),
	.datad(\b2v_inst34|Mod1|auto_generated|divider|divider|StageOut[22]~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Mux22~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Mux22~0 .lut_mask = "dffc";
defparam \b2v_inst34|Mux22~0 .operation_mode = "normal";
defparam \b2v_inst34|Mux22~0 .output_mode = "comb_only";
defparam \b2v_inst34|Mux22~0 .register_cascade_mode = "off";
defparam \b2v_inst34|Mux22~0 .sum_lutc_input = "datac";
defparam \b2v_inst34|Mux22~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y2_N9
maxii_lcell \b2v_inst34|Mux48~0 (
// Equation(s):
// \b2v_inst34|Mux48~0_combout  = (\b2v_inst34|Mod3|auto_generated|divider|divider|StageOut[23]~2_combout ) # ((\b2v_inst34|Mod3|auto_generated|divider|divider|StageOut[21]~0_combout  & ((!\b2v_inst14|cnt_u3 [0]) # 
// (!\b2v_inst34|Mod3|auto_generated|divider|divider|StageOut[22]~1_combout ))) # (!\b2v_inst34|Mod3|auto_generated|divider|divider|StageOut[21]~0_combout  & (\b2v_inst34|Mod3|auto_generated|divider|divider|StageOut[22]~1_combout )))

	.clk(gnd),
	.dataa(\b2v_inst34|Mod3|auto_generated|divider|divider|StageOut[21]~0_combout ),
	.datab(\b2v_inst34|Mod3|auto_generated|divider|divider|StageOut[22]~1_combout ),
	.datac(\b2v_inst14|cnt_u3 [0]),
	.datad(\b2v_inst34|Mod3|auto_generated|divider|divider|StageOut[23]~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Mux48~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Mux48~0 .lut_mask = "ff6e";
defparam \b2v_inst34|Mux48~0 .operation_mode = "normal";
defparam \b2v_inst34|Mux48~0 .output_mode = "comb_only";
defparam \b2v_inst34|Mux48~0 .register_cascade_mode = "off";
defparam \b2v_inst34|Mux48~0 .sum_lutc_input = "datac";
defparam \b2v_inst34|Mux48~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y2_N3
maxii_lcell \b2v_inst34|Mux50~0 (
// Equation(s):
// \b2v_inst34|Mux50~0_combout  = (\b2v_inst34|Mod5|auto_generated|divider|divider|StageOut[23]~2_combout ) # ((\b2v_inst34|Mod5|auto_generated|divider|divider|StageOut[21]~0_combout  & 
// ((!\b2v_inst34|Mod5|auto_generated|divider|divider|StageOut[22]~1_combout ) # (!\b2v_inst14|cnt_u1 [0]))) # (!\b2v_inst34|Mod5|auto_generated|divider|divider|StageOut[21]~0_combout  & 
// ((\b2v_inst34|Mod5|auto_generated|divider|divider|StageOut[22]~1_combout ))))

	.clk(gnd),
	.dataa(\b2v_inst14|cnt_u1 [0]),
	.datab(\b2v_inst34|Mod5|auto_generated|divider|divider|StageOut[21]~0_combout ),
	.datac(\b2v_inst34|Mod5|auto_generated|divider|divider|StageOut[22]~1_combout ),
	.datad(\b2v_inst34|Mod5|auto_generated|divider|divider|StageOut[23]~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Mux50~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Mux50~0 .lut_mask = "ff7c";
defparam \b2v_inst34|Mux50~0 .operation_mode = "normal";
defparam \b2v_inst34|Mux50~0 .output_mode = "comb_only";
defparam \b2v_inst34|Mux50~0 .register_cascade_mode = "off";
defparam \b2v_inst34|Mux50~0 .sum_lutc_input = "datac";
defparam \b2v_inst34|Mux50~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y2_N1
maxii_lcell \b2v_inst34|Selector56~0 (
// Equation(s):
// \b2v_inst34|Selector56~0_combout  = (\b2v_inst34|p2.count.110_5457~combout  & ((\b2v_inst34|Mux50~0_combout ) # ((\b2v_inst34|p2.count.100_5471~combout  & \b2v_inst34|Mux48~0_combout )))) # (!\b2v_inst34|p2.count.110_5457~combout  & 
// (\b2v_inst34|p2.count.100_5471~combout  & (\b2v_inst34|Mux48~0_combout )))

	.clk(gnd),
	.dataa(\b2v_inst34|p2.count.110_5457~combout ),
	.datab(\b2v_inst34|p2.count.100_5471~combout ),
	.datac(\b2v_inst34|Mux48~0_combout ),
	.datad(\b2v_inst34|Mux50~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Selector56~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Selector56~0 .lut_mask = "eac0";
defparam \b2v_inst34|Selector56~0 .operation_mode = "normal";
defparam \b2v_inst34|Selector56~0 .output_mode = "comb_only";
defparam \b2v_inst34|Selector56~0 .register_cascade_mode = "off";
defparam \b2v_inst34|Selector56~0 .sum_lutc_input = "datac";
defparam \b2v_inst34|Selector56~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y2_N5
maxii_lcell \b2v_inst34|Selector56~1 (
// Equation(s):
// \b2v_inst34|Selector56~1_combout  = ((\b2v_inst34|Selector56~0_combout ) # ((\b2v_inst34|p2.count.010_5485~combout  & \b2v_inst34|Mux22~0_combout )))

	.clk(gnd),
	.dataa(\b2v_inst34|p2.count.010_5485~combout ),
	.datab(vcc),
	.datac(\b2v_inst34|Mux22~0_combout ),
	.datad(\b2v_inst34|Selector56~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Selector56~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Selector56~1 .lut_mask = "ffa0";
defparam \b2v_inst34|Selector56~1 .operation_mode = "normal";
defparam \b2v_inst34|Selector56~1 .output_mode = "comb_only";
defparam \b2v_inst34|Selector56~1 .register_cascade_mode = "off";
defparam \b2v_inst34|Selector56~1 .sum_lutc_input = "datac";
defparam \b2v_inst34|Selector56~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y2_N6
maxii_lcell \b2v_inst34|seg_tempnb[0] (
// Equation(s):
// \b2v_inst34|seg_tempnb [0] = ((\b2v_inst34|seg_tempnb[0]~3_combout  & ((\b2v_inst34|Selector56~1_combout ))) # (!\b2v_inst34|seg_tempnb[0]~3_combout  & (\b2v_inst34|seg_tempnb [0])))

	.clk(gnd),
	.dataa(\b2v_inst34|seg_tempnb [0]),
	.datab(vcc),
	.datac(\b2v_inst34|seg_tempnb[0]~3_combout ),
	.datad(\b2v_inst34|Selector56~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|seg_tempnb [0]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|seg_tempnb[0] .lut_mask = "fa0a";
defparam \b2v_inst34|seg_tempnb[0] .operation_mode = "normal";
defparam \b2v_inst34|seg_tempnb[0] .output_mode = "comb_only";
defparam \b2v_inst34|seg_tempnb[0] .register_cascade_mode = "off";
defparam \b2v_inst34|seg_tempnb[0] .sum_lutc_input = "datac";
defparam \b2v_inst34|seg_tempnb[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y4_N9
maxii_lcell \b2v_inst34|C.00000_5925 (
// Equation(s):
// \b2v_inst34|C.00000_5925~combout  = ((\b2v_inst34|Equal3~3_combout ) # ((!\b2v_inst34|WideOr0~0_combout  & \b2v_inst34|C.00000_5925~combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst34|WideOr0~0_combout ),
	.datac(\b2v_inst34|Equal3~3_combout ),
	.datad(\b2v_inst34|C.00000_5925~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|C.00000_5925~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|C.00000_5925 .lut_mask = "f3f0";
defparam \b2v_inst34|C.00000_5925 .operation_mode = "normal";
defparam \b2v_inst34|C.00000_5925 .output_mode = "comb_only";
defparam \b2v_inst34|C.00000_5925 .register_cascade_mode = "off";
defparam \b2v_inst34|C.00000_5925 .sum_lutc_input = "datac";
defparam \b2v_inst34|C.00000_5925 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y3_N1
maxii_lcell \b2v_inst34|pre.00000_4407 (
// Equation(s):
// \b2v_inst34|pre.00000_4407~combout  = ((GLOBAL(\b2v_inst34|seg_temp14[0]~0_combout ) & (\b2v_inst34|C.00000_5925~combout )) # (!GLOBAL(\b2v_inst34|seg_temp14[0]~0_combout ) & ((\b2v_inst34|pre.00000_4407~combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst34|seg_temp14[0]~0_combout ),
	.datac(\b2v_inst34|C.00000_5925~combout ),
	.datad(\b2v_inst34|pre.00000_4407~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|pre.00000_4407~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|pre.00000_4407 .lut_mask = "f3c0";
defparam \b2v_inst34|pre.00000_4407 .operation_mode = "normal";
defparam \b2v_inst34|pre.00000_4407 .output_mode = "comb_only";
defparam \b2v_inst34|pre.00000_4407 .register_cascade_mode = "off";
defparam \b2v_inst34|pre.00000_4407 .sum_lutc_input = "datac";
defparam \b2v_inst34|pre.00000_4407 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y3_N9
maxii_lcell \b2v_inst34|always4~0 (
// Equation(s):
// \b2v_inst34|always4~0_combout  = ((\b2v_inst34|C.00000_5925~combout  $ (\b2v_inst34|pre.00000_4407~combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\b2v_inst34|C.00000_5925~combout ),
	.datad(\b2v_inst34|pre.00000_4407~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|always4~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|always4~0 .lut_mask = "0ff0";
defparam \b2v_inst34|always4~0 .operation_mode = "normal";
defparam \b2v_inst34|always4~0 .output_mode = "comb_only";
defparam \b2v_inst34|always4~0 .register_cascade_mode = "off";
defparam \b2v_inst34|always4~0 .sum_lutc_input = "datac";
defparam \b2v_inst34|always4~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y8_N3
maxii_lcell \b2v_inst34|pre.00110_4359 (
// Equation(s):
// \b2v_inst34|pre.00110_4359~combout  = ((GLOBAL(\b2v_inst34|seg_temp14[0]~0_combout ) & (\b2v_inst34|C.00110_5855~combout )) # (!GLOBAL(\b2v_inst34|seg_temp14[0]~0_combout ) & ((\b2v_inst34|pre.00110_4359~combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst34|C.00110_5855~combout ),
	.datac(\b2v_inst34|seg_temp14[0]~0_combout ),
	.datad(\b2v_inst34|pre.00110_4359~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|pre.00110_4359~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|pre.00110_4359 .lut_mask = "cfc0";
defparam \b2v_inst34|pre.00110_4359 .operation_mode = "normal";
defparam \b2v_inst34|pre.00110_4359 .output_mode = "comb_only";
defparam \b2v_inst34|pre.00110_4359 .register_cascade_mode = "off";
defparam \b2v_inst34|pre.00110_4359 .sum_lutc_input = "datac";
defparam \b2v_inst34|pre.00110_4359 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y9_N0
maxii_lcell \b2v_inst34|pre.00101_4367 (
// Equation(s):
// \b2v_inst34|pre.00101_4367~combout  = ((GLOBAL(\b2v_inst34|seg_temp14[0]~0_combout ) & ((\b2v_inst34|C.00101_5867~combout ))) # (!GLOBAL(\b2v_inst34|seg_temp14[0]~0_combout ) & (\b2v_inst34|pre.00101_4367~combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst34|seg_temp14[0]~0_combout ),
	.datac(\b2v_inst34|pre.00101_4367~combout ),
	.datad(\b2v_inst34|C.00101_5867~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|pre.00101_4367~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|pre.00101_4367 .lut_mask = "fc30";
defparam \b2v_inst34|pre.00101_4367 .operation_mode = "normal";
defparam \b2v_inst34|pre.00101_4367 .output_mode = "comb_only";
defparam \b2v_inst34|pre.00101_4367 .register_cascade_mode = "off";
defparam \b2v_inst34|pre.00101_4367 .sum_lutc_input = "datac";
defparam \b2v_inst34|pre.00101_4367 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y8_N7
maxii_lcell \b2v_inst34|WideOr15~6 (
// Equation(s):
// \b2v_inst34|WideOr15~6_combout  = (\b2v_inst34|pre.00110_4359~combout  & ((\b2v_inst34|pre.00101_4367~combout  $ (\b2v_inst34|C.00101_5867~combout )) # (!\b2v_inst34|C.00110_5855~combout ))) # (!\b2v_inst34|pre.00110_4359~combout  & 
// ((\b2v_inst34|C.00110_5855~combout ) # (\b2v_inst34|pre.00101_4367~combout  $ (\b2v_inst34|C.00101_5867~combout ))))

	.clk(gnd),
	.dataa(\b2v_inst34|pre.00110_4359~combout ),
	.datab(\b2v_inst34|pre.00101_4367~combout ),
	.datac(\b2v_inst34|C.00101_5867~combout ),
	.datad(\b2v_inst34|C.00110_5855~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|WideOr15~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|WideOr15~6 .lut_mask = "7dbe";
defparam \b2v_inst34|WideOr15~6 .operation_mode = "normal";
defparam \b2v_inst34|WideOr15~6 .output_mode = "comb_only";
defparam \b2v_inst34|WideOr15~6 .register_cascade_mode = "off";
defparam \b2v_inst34|WideOr15~6 .sum_lutc_input = "datac";
defparam \b2v_inst34|WideOr15~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y4_N3
maxii_lcell \b2v_inst34|pre.00010_4391 (
// Equation(s):
// \b2v_inst34|pre.00010_4391~combout  = ((GLOBAL(\b2v_inst34|seg_temp14[0]~0_combout ) & (\b2v_inst34|C.00010_5903~combout )) # (!GLOBAL(\b2v_inst34|seg_temp14[0]~0_combout ) & ((\b2v_inst34|pre.00010_4391~combout ))))

	.clk(gnd),
	.dataa(\b2v_inst34|C.00010_5903~combout ),
	.datab(vcc),
	.datac(\b2v_inst34|seg_temp14[0]~0_combout ),
	.datad(\b2v_inst34|pre.00010_4391~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|pre.00010_4391~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|pre.00010_4391 .lut_mask = "afa0";
defparam \b2v_inst34|pre.00010_4391 .operation_mode = "normal";
defparam \b2v_inst34|pre.00010_4391 .output_mode = "comb_only";
defparam \b2v_inst34|pre.00010_4391 .register_cascade_mode = "off";
defparam \b2v_inst34|pre.00010_4391 .sum_lutc_input = "datac";
defparam \b2v_inst34|pre.00010_4391 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y8_N3
maxii_lcell \b2v_inst34|pre.00001_4399 (
// Equation(s):
// \b2v_inst34|pre.00001_4399~combout  = ((GLOBAL(\b2v_inst34|seg_temp14[0]~0_combout ) & ((\b2v_inst34|C.00001_5915~combout ))) # (!GLOBAL(\b2v_inst34|seg_temp14[0]~0_combout ) & (\b2v_inst34|pre.00001_4399~combout )))

	.clk(gnd),
	.dataa(\b2v_inst34|pre.00001_4399~combout ),
	.datab(vcc),
	.datac(\b2v_inst34|seg_temp14[0]~0_combout ),
	.datad(\b2v_inst34|C.00001_5915~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|pre.00001_4399~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|pre.00001_4399 .lut_mask = "fa0a";
defparam \b2v_inst34|pre.00001_4399 .operation_mode = "normal";
defparam \b2v_inst34|pre.00001_4399 .output_mode = "comb_only";
defparam \b2v_inst34|pre.00001_4399 .register_cascade_mode = "off";
defparam \b2v_inst34|pre.00001_4399 .sum_lutc_input = "datac";
defparam \b2v_inst34|pre.00001_4399 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y4_N0
maxii_lcell \b2v_inst34|WideOr15~8 (
// Equation(s):
// \b2v_inst34|WideOr15~8_combout  = (\b2v_inst34|pre.00010_4391~combout  & ((\b2v_inst34|pre.00001_4399~combout  $ (\b2v_inst34|C.00001_5915~combout )) # (!\b2v_inst34|C.00010_5903~combout ))) # (!\b2v_inst34|pre.00010_4391~combout  & 
// ((\b2v_inst34|C.00010_5903~combout ) # (\b2v_inst34|pre.00001_4399~combout  $ (\b2v_inst34|C.00001_5915~combout ))))

	.clk(gnd),
	.dataa(\b2v_inst34|pre.00010_4391~combout ),
	.datab(\b2v_inst34|pre.00001_4399~combout ),
	.datac(\b2v_inst34|C.00010_5903~combout ),
	.datad(\b2v_inst34|C.00001_5915~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|WideOr15~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|WideOr15~8 .lut_mask = "7bde";
defparam \b2v_inst34|WideOr15~8 .operation_mode = "normal";
defparam \b2v_inst34|WideOr15~8 .output_mode = "comb_only";
defparam \b2v_inst34|WideOr15~8 .register_cascade_mode = "off";
defparam \b2v_inst34|WideOr15~8 .sum_lutc_input = "datac";
defparam \b2v_inst34|WideOr15~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y6_N4
maxii_lcell \b2v_inst34|pre.01000_4343 (
// Equation(s):
// \b2v_inst34|pre.01000_4343~combout  = ((GLOBAL(\b2v_inst34|seg_temp14[0]~0_combout ) & ((\b2v_inst34|C.01000_5831~combout ))) # (!GLOBAL(\b2v_inst34|seg_temp14[0]~0_combout ) & (\b2v_inst34|pre.01000_4343~combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst34|seg_temp14[0]~0_combout ),
	.datac(\b2v_inst34|pre.01000_4343~combout ),
	.datad(\b2v_inst34|C.01000_5831~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|pre.01000_4343~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|pre.01000_4343 .lut_mask = "fc30";
defparam \b2v_inst34|pre.01000_4343 .operation_mode = "normal";
defparam \b2v_inst34|pre.01000_4343 .output_mode = "comb_only";
defparam \b2v_inst34|pre.01000_4343 .register_cascade_mode = "off";
defparam \b2v_inst34|pre.01000_4343 .sum_lutc_input = "datac";
defparam \b2v_inst34|pre.01000_4343 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y5_N9
maxii_lcell \b2v_inst34|pre.00111_4351 (
// Equation(s):
// \b2v_inst34|pre.00111_4351~combout  = ((GLOBAL(\b2v_inst34|seg_temp14[0]~0_combout ) & (\b2v_inst34|C.00111_5843~combout )) # (!GLOBAL(\b2v_inst34|seg_temp14[0]~0_combout ) & ((\b2v_inst34|pre.00111_4351~combout ))))

	.clk(gnd),
	.dataa(\b2v_inst34|C.00111_5843~combout ),
	.datab(vcc),
	.datac(\b2v_inst34|seg_temp14[0]~0_combout ),
	.datad(\b2v_inst34|pre.00111_4351~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|pre.00111_4351~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|pre.00111_4351 .lut_mask = "afa0";
defparam \b2v_inst34|pre.00111_4351 .operation_mode = "normal";
defparam \b2v_inst34|pre.00111_4351 .output_mode = "comb_only";
defparam \b2v_inst34|pre.00111_4351 .register_cascade_mode = "off";
defparam \b2v_inst34|pre.00111_4351 .sum_lutc_input = "datac";
defparam \b2v_inst34|pre.00111_4351 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y5_N6
maxii_lcell \b2v_inst34|WideOr15~5 (
// Equation(s):
// \b2v_inst34|WideOr15~5_combout  = (\b2v_inst34|pre.01000_4343~combout  & ((\b2v_inst34|pre.00111_4351~combout  $ (\b2v_inst34|C.00111_5843~combout )) # (!\b2v_inst34|C.01000_5831~combout ))) # (!\b2v_inst34|pre.01000_4343~combout  & 
// ((\b2v_inst34|C.01000_5831~combout ) # (\b2v_inst34|pre.00111_4351~combout  $ (\b2v_inst34|C.00111_5843~combout ))))

	.clk(gnd),
	.dataa(\b2v_inst34|pre.01000_4343~combout ),
	.datab(\b2v_inst34|pre.00111_4351~combout ),
	.datac(\b2v_inst34|C.01000_5831~combout ),
	.datad(\b2v_inst34|C.00111_5843~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|WideOr15~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|WideOr15~5 .lut_mask = "7bde";
defparam \b2v_inst34|WideOr15~5 .operation_mode = "normal";
defparam \b2v_inst34|WideOr15~5 .output_mode = "comb_only";
defparam \b2v_inst34|WideOr15~5 .register_cascade_mode = "off";
defparam \b2v_inst34|WideOr15~5 .sum_lutc_input = "datac";
defparam \b2v_inst34|WideOr15~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y5_N5
maxii_lcell \b2v_inst34|pre.00011_4383 (
// Equation(s):
// \b2v_inst34|pre.00011_4383~combout  = ((GLOBAL(\b2v_inst34|seg_temp14[0]~0_combout ) & ((\b2v_inst34|C.00011_5891~combout ))) # (!GLOBAL(\b2v_inst34|seg_temp14[0]~0_combout ) & (\b2v_inst34|pre.00011_4383~combout )))

	.clk(gnd),
	.dataa(\b2v_inst34|pre.00011_4383~combout ),
	.datab(\b2v_inst34|C.00011_5891~combout ),
	.datac(vcc),
	.datad(\b2v_inst34|seg_temp14[0]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|pre.00011_4383~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|pre.00011_4383 .lut_mask = "ccaa";
defparam \b2v_inst34|pre.00011_4383 .operation_mode = "normal";
defparam \b2v_inst34|pre.00011_4383 .output_mode = "comb_only";
defparam \b2v_inst34|pre.00011_4383 .register_cascade_mode = "off";
defparam \b2v_inst34|pre.00011_4383 .sum_lutc_input = "datac";
defparam \b2v_inst34|pre.00011_4383 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y6_N4
maxii_lcell \b2v_inst34|pre.00100_4375 (
// Equation(s):
// \b2v_inst34|pre.00100_4375~combout  = (GLOBAL(\b2v_inst34|seg_temp14[0]~0_combout ) & (((\b2v_inst34|C.00100_5879~combout )))) # (!GLOBAL(\b2v_inst34|seg_temp14[0]~0_combout ) & (\b2v_inst34|pre.00100_4375~combout ))

	.clk(gnd),
	.dataa(\b2v_inst34|pre.00100_4375~combout ),
	.datab(\b2v_inst34|seg_temp14[0]~0_combout ),
	.datac(vcc),
	.datad(\b2v_inst34|C.00100_5879~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|pre.00100_4375~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|pre.00100_4375 .lut_mask = "ee22";
defparam \b2v_inst34|pre.00100_4375 .operation_mode = "normal";
defparam \b2v_inst34|pre.00100_4375 .output_mode = "comb_only";
defparam \b2v_inst34|pre.00100_4375 .register_cascade_mode = "off";
defparam \b2v_inst34|pre.00100_4375 .sum_lutc_input = "datac";
defparam \b2v_inst34|pre.00100_4375 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y8_N0
maxii_lcell \b2v_inst34|WideOr15~7 (
// Equation(s):
// \b2v_inst34|WideOr15~7_combout  = (\b2v_inst34|C.00011_5891~combout  & ((\b2v_inst34|pre.00100_4375~combout  $ (\b2v_inst34|C.00100_5879~combout )) # (!\b2v_inst34|pre.00011_4383~combout ))) # (!\b2v_inst34|C.00011_5891~combout  & 
// ((\b2v_inst34|pre.00011_4383~combout ) # (\b2v_inst34|pre.00100_4375~combout  $ (\b2v_inst34|C.00100_5879~combout ))))

	.clk(gnd),
	.dataa(\b2v_inst34|C.00011_5891~combout ),
	.datab(\b2v_inst34|pre.00011_4383~combout ),
	.datac(\b2v_inst34|pre.00100_4375~combout ),
	.datad(\b2v_inst34|C.00100_5879~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|WideOr15~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|WideOr15~7 .lut_mask = "6ff6";
defparam \b2v_inst34|WideOr15~7 .operation_mode = "normal";
defparam \b2v_inst34|WideOr15~7 .output_mode = "comb_only";
defparam \b2v_inst34|WideOr15~7 .register_cascade_mode = "off";
defparam \b2v_inst34|WideOr15~7 .sum_lutc_input = "datac";
defparam \b2v_inst34|WideOr15~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y5_N4
maxii_lcell \b2v_inst34|WideOr15~9 (
// Equation(s):
// \b2v_inst34|WideOr15~9_combout  = (\b2v_inst34|WideOr15~6_combout ) # ((\b2v_inst34|WideOr15~8_combout ) # ((\b2v_inst34|WideOr15~5_combout ) # (\b2v_inst34|WideOr15~7_combout )))

	.clk(gnd),
	.dataa(\b2v_inst34|WideOr15~6_combout ),
	.datab(\b2v_inst34|WideOr15~8_combout ),
	.datac(\b2v_inst34|WideOr15~5_combout ),
	.datad(\b2v_inst34|WideOr15~7_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|WideOr15~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|WideOr15~9 .lut_mask = "fffe";
defparam \b2v_inst34|WideOr15~9 .operation_mode = "normal";
defparam \b2v_inst34|WideOr15~9 .output_mode = "comb_only";
defparam \b2v_inst34|WideOr15~9 .register_cascade_mode = "off";
defparam \b2v_inst34|WideOr15~9 .sum_lutc_input = "datac";
defparam \b2v_inst34|WideOr15~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y5_N5
maxii_lcell \b2v_inst34|pre.10000_4279 (
// Equation(s):
// \b2v_inst34|pre.10000_4279~combout  = ((GLOBAL(\b2v_inst34|seg_temp14[0]~0_combout ) & (\b2v_inst34|C.10000_5735~combout )) # (!GLOBAL(\b2v_inst34|seg_temp14[0]~0_combout ) & ((\b2v_inst34|pre.10000_4279~combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst34|C.10000_5735~combout ),
	.datac(\b2v_inst34|pre.10000_4279~combout ),
	.datad(\b2v_inst34|seg_temp14[0]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|pre.10000_4279~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|pre.10000_4279 .lut_mask = "ccf0";
defparam \b2v_inst34|pre.10000_4279 .operation_mode = "normal";
defparam \b2v_inst34|pre.10000_4279 .output_mode = "comb_only";
defparam \b2v_inst34|pre.10000_4279 .register_cascade_mode = "off";
defparam \b2v_inst34|pre.10000_4279 .sum_lutc_input = "datac";
defparam \b2v_inst34|pre.10000_4279 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y5_N0
maxii_lcell \b2v_inst34|pre.01111_4287 (
// Equation(s):
// \b2v_inst34|pre.01111_4287~combout  = ((GLOBAL(\b2v_inst34|seg_temp14[0]~0_combout ) & ((\b2v_inst34|C.01111_5747~combout ))) # (!GLOBAL(\b2v_inst34|seg_temp14[0]~0_combout ) & (\b2v_inst34|pre.01111_4287~combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst34|seg_temp14[0]~0_combout ),
	.datac(\b2v_inst34|pre.01111_4287~combout ),
	.datad(\b2v_inst34|C.01111_5747~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|pre.01111_4287~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|pre.01111_4287 .lut_mask = "fc30";
defparam \b2v_inst34|pre.01111_4287 .operation_mode = "normal";
defparam \b2v_inst34|pre.01111_4287 .output_mode = "comb_only";
defparam \b2v_inst34|pre.01111_4287 .register_cascade_mode = "off";
defparam \b2v_inst34|pre.01111_4287 .sum_lutc_input = "datac";
defparam \b2v_inst34|pre.01111_4287 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y5_N4
maxii_lcell \b2v_inst34|WideOr15~0 (
// Equation(s):
// \b2v_inst34|WideOr15~0_combout  = (\b2v_inst34|pre.10000_4279~combout  & ((\b2v_inst34|pre.01111_4287~combout  $ (\b2v_inst34|C.01111_5747~combout )) # (!\b2v_inst34|C.10000_5735~combout ))) # (!\b2v_inst34|pre.10000_4279~combout  & 
// ((\b2v_inst34|C.10000_5735~combout ) # (\b2v_inst34|pre.01111_4287~combout  $ (\b2v_inst34|C.01111_5747~combout ))))

	.clk(gnd),
	.dataa(\b2v_inst34|pre.10000_4279~combout ),
	.datab(\b2v_inst34|pre.01111_4287~combout ),
	.datac(\b2v_inst34|C.10000_5735~combout ),
	.datad(\b2v_inst34|C.01111_5747~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|WideOr15~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|WideOr15~0 .lut_mask = "7bde";
defparam \b2v_inst34|WideOr15~0 .operation_mode = "normal";
defparam \b2v_inst34|WideOr15~0 .output_mode = "comb_only";
defparam \b2v_inst34|WideOr15~0 .register_cascade_mode = "off";
defparam \b2v_inst34|WideOr15~0 .sum_lutc_input = "datac";
defparam \b2v_inst34|WideOr15~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y9_N9
maxii_lcell \b2v_inst34|pre.01100_4311 (
// Equation(s):
// \b2v_inst34|pre.01100_4311~combout  = ((GLOBAL(\b2v_inst34|seg_temp14[0]~0_combout ) & (\b2v_inst34|C.01100_5783~combout )) # (!GLOBAL(\b2v_inst34|seg_temp14[0]~0_combout ) & ((\b2v_inst34|pre.01100_4311~combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst34|seg_temp14[0]~0_combout ),
	.datac(\b2v_inst34|C.01100_5783~combout ),
	.datad(\b2v_inst34|pre.01100_4311~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|pre.01100_4311~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|pre.01100_4311 .lut_mask = "f3c0";
defparam \b2v_inst34|pre.01100_4311 .operation_mode = "normal";
defparam \b2v_inst34|pre.01100_4311 .output_mode = "comb_only";
defparam \b2v_inst34|pre.01100_4311 .register_cascade_mode = "off";
defparam \b2v_inst34|pre.01100_4311 .sum_lutc_input = "datac";
defparam \b2v_inst34|pre.01100_4311 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y7_N4
maxii_lcell \b2v_inst34|pre.01011_4319 (
// Equation(s):
// \b2v_inst34|pre.01011_4319~combout  = ((GLOBAL(\b2v_inst34|seg_temp14[0]~0_combout ) & (\b2v_inst34|C.01011_5795~combout )) # (!GLOBAL(\b2v_inst34|seg_temp14[0]~0_combout ) & ((\b2v_inst34|pre.01011_4319~combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst34|C.01011_5795~combout ),
	.datac(\b2v_inst34|pre.01011_4319~combout ),
	.datad(\b2v_inst34|seg_temp14[0]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|pre.01011_4319~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|pre.01011_4319 .lut_mask = "ccf0";
defparam \b2v_inst34|pre.01011_4319 .operation_mode = "normal";
defparam \b2v_inst34|pre.01011_4319 .output_mode = "comb_only";
defparam \b2v_inst34|pre.01011_4319 .register_cascade_mode = "off";
defparam \b2v_inst34|pre.01011_4319 .sum_lutc_input = "datac";
defparam \b2v_inst34|pre.01011_4319 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y5_N9
maxii_lcell \b2v_inst34|WideOr15~2 (
// Equation(s):
// \b2v_inst34|WideOr15~2_combout  = (\b2v_inst34|pre.01100_4311~combout  & ((\b2v_inst34|pre.01011_4319~combout  $ (\b2v_inst34|C.01011_5795~combout )) # (!\b2v_inst34|C.01100_5783~combout ))) # (!\b2v_inst34|pre.01100_4311~combout  & 
// ((\b2v_inst34|C.01100_5783~combout ) # (\b2v_inst34|pre.01011_4319~combout  $ (\b2v_inst34|C.01011_5795~combout ))))

	.clk(gnd),
	.dataa(\b2v_inst34|pre.01100_4311~combout ),
	.datab(\b2v_inst34|pre.01011_4319~combout ),
	.datac(\b2v_inst34|C.01011_5795~combout ),
	.datad(\b2v_inst34|C.01100_5783~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|WideOr15~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|WideOr15~2 .lut_mask = "7dbe";
defparam \b2v_inst34|WideOr15~2 .operation_mode = "normal";
defparam \b2v_inst34|WideOr15~2 .output_mode = "comb_only";
defparam \b2v_inst34|WideOr15~2 .register_cascade_mode = "off";
defparam \b2v_inst34|WideOr15~2 .sum_lutc_input = "datac";
defparam \b2v_inst34|WideOr15~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y5_N7
maxii_lcell \b2v_inst34|pre.01101_4303 (
// Equation(s):
// \b2v_inst34|pre.01101_4303~combout  = ((GLOBAL(\b2v_inst34|seg_temp14[0]~0_combout ) & (\b2v_inst34|C.01101_5771~combout )) # (!GLOBAL(\b2v_inst34|seg_temp14[0]~0_combout ) & ((\b2v_inst34|pre.01101_4303~combout ))))

	.clk(gnd),
	.dataa(\b2v_inst34|C.01101_5771~combout ),
	.datab(vcc),
	.datac(\b2v_inst34|pre.01101_4303~combout ),
	.datad(\b2v_inst34|seg_temp14[0]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|pre.01101_4303~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|pre.01101_4303 .lut_mask = "aaf0";
defparam \b2v_inst34|pre.01101_4303 .operation_mode = "normal";
defparam \b2v_inst34|pre.01101_4303 .output_mode = "comb_only";
defparam \b2v_inst34|pre.01101_4303 .register_cascade_mode = "off";
defparam \b2v_inst34|pre.01101_4303 .sum_lutc_input = "datac";
defparam \b2v_inst34|pre.01101_4303 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y5_N6
maxii_lcell \b2v_inst34|pre.01110_4295 (
// Equation(s):
// \b2v_inst34|pre.01110_4295~combout  = (GLOBAL(\b2v_inst34|seg_temp14[0]~0_combout ) & (((\b2v_inst34|C.01110_5759~combout )))) # (!GLOBAL(\b2v_inst34|seg_temp14[0]~0_combout ) & (\b2v_inst34|pre.01110_4295~combout ))

	.clk(gnd),
	.dataa(\b2v_inst34|pre.01110_4295~combout ),
	.datab(\b2v_inst34|seg_temp14[0]~0_combout ),
	.datac(\b2v_inst34|C.01110_5759~combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|pre.01110_4295~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|pre.01110_4295 .lut_mask = "e2e2";
defparam \b2v_inst34|pre.01110_4295 .operation_mode = "normal";
defparam \b2v_inst34|pre.01110_4295 .output_mode = "comb_only";
defparam \b2v_inst34|pre.01110_4295 .register_cascade_mode = "off";
defparam \b2v_inst34|pre.01110_4295 .sum_lutc_input = "datac";
defparam \b2v_inst34|pre.01110_4295 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y5_N6
maxii_lcell \b2v_inst34|WideOr15~1 (
// Equation(s):
// \b2v_inst34|WideOr15~1_combout  = (\b2v_inst34|pre.01101_4303~combout  & ((\b2v_inst34|C.01110_5759~combout  $ (\b2v_inst34|pre.01110_4295~combout )) # (!\b2v_inst34|C.01101_5771~combout ))) # (!\b2v_inst34|pre.01101_4303~combout  & 
// ((\b2v_inst34|C.01101_5771~combout ) # (\b2v_inst34|C.01110_5759~combout  $ (\b2v_inst34|pre.01110_4295~combout ))))

	.clk(gnd),
	.dataa(\b2v_inst34|pre.01101_4303~combout ),
	.datab(\b2v_inst34|C.01110_5759~combout ),
	.datac(\b2v_inst34|pre.01110_4295~combout ),
	.datad(\b2v_inst34|C.01101_5771~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|WideOr15~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|WideOr15~1 .lut_mask = "7dbe";
defparam \b2v_inst34|WideOr15~1 .operation_mode = "normal";
defparam \b2v_inst34|WideOr15~1 .output_mode = "comb_only";
defparam \b2v_inst34|WideOr15~1 .register_cascade_mode = "off";
defparam \b2v_inst34|WideOr15~1 .sum_lutc_input = "datac";
defparam \b2v_inst34|WideOr15~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y9_N4
maxii_lcell \b2v_inst34|pre.01010_4327 (
// Equation(s):
// \b2v_inst34|pre.01010_4327~combout  = ((GLOBAL(\b2v_inst34|seg_temp14[0]~0_combout ) & (\b2v_inst34|C.01010_5807~combout )) # (!GLOBAL(\b2v_inst34|seg_temp14[0]~0_combout ) & ((\b2v_inst34|pre.01010_4327~combout ))))

	.clk(gnd),
	.dataa(\b2v_inst34|C.01010_5807~combout ),
	.datab(vcc),
	.datac(\b2v_inst34|pre.01010_4327~combout ),
	.datad(\b2v_inst34|seg_temp14[0]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|pre.01010_4327~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|pre.01010_4327 .lut_mask = "aaf0";
defparam \b2v_inst34|pre.01010_4327 .operation_mode = "normal";
defparam \b2v_inst34|pre.01010_4327 .output_mode = "comb_only";
defparam \b2v_inst34|pre.01010_4327 .register_cascade_mode = "off";
defparam \b2v_inst34|pre.01010_4327 .sum_lutc_input = "datac";
defparam \b2v_inst34|pre.01010_4327 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y9_N2
maxii_lcell \b2v_inst34|pre.01001_4335 (
// Equation(s):
// \b2v_inst34|pre.01001_4335~combout  = ((GLOBAL(\b2v_inst34|seg_temp14[0]~0_combout ) & (\b2v_inst34|C.01001_5819~combout )) # (!GLOBAL(\b2v_inst34|seg_temp14[0]~0_combout ) & ((\b2v_inst34|pre.01001_4335~combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst34|C.01001_5819~combout ),
	.datac(\b2v_inst34|pre.01001_4335~combout ),
	.datad(\b2v_inst34|seg_temp14[0]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|pre.01001_4335~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|pre.01001_4335 .lut_mask = "ccf0";
defparam \b2v_inst34|pre.01001_4335 .operation_mode = "normal";
defparam \b2v_inst34|pre.01001_4335 .output_mode = "comb_only";
defparam \b2v_inst34|pre.01001_4335 .register_cascade_mode = "off";
defparam \b2v_inst34|pre.01001_4335 .sum_lutc_input = "datac";
defparam \b2v_inst34|pre.01001_4335 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y5_N8
maxii_lcell \b2v_inst34|WideOr15~3 (
// Equation(s):
// \b2v_inst34|WideOr15~3_combout  = (\b2v_inst34|pre.01010_4327~combout  & ((\b2v_inst34|C.01001_5819~combout  $ (\b2v_inst34|pre.01001_4335~combout )) # (!\b2v_inst34|C.01010_5807~combout ))) # (!\b2v_inst34|pre.01010_4327~combout  & 
// ((\b2v_inst34|C.01010_5807~combout ) # (\b2v_inst34|C.01001_5819~combout  $ (\b2v_inst34|pre.01001_4335~combout ))))

	.clk(gnd),
	.dataa(\b2v_inst34|pre.01010_4327~combout ),
	.datab(\b2v_inst34|C.01001_5819~combout ),
	.datac(\b2v_inst34|pre.01001_4335~combout ),
	.datad(\b2v_inst34|C.01010_5807~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|WideOr15~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|WideOr15~3 .lut_mask = "7dbe";
defparam \b2v_inst34|WideOr15~3 .operation_mode = "normal";
defparam \b2v_inst34|WideOr15~3 .output_mode = "comb_only";
defparam \b2v_inst34|WideOr15~3 .register_cascade_mode = "off";
defparam \b2v_inst34|WideOr15~3 .sum_lutc_input = "datac";
defparam \b2v_inst34|WideOr15~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y5_N9
maxii_lcell \b2v_inst34|WideOr15~4 (
// Equation(s):
// \b2v_inst34|WideOr15~4_combout  = (\b2v_inst34|WideOr15~0_combout ) # ((\b2v_inst34|WideOr15~2_combout ) # ((\b2v_inst34|WideOr15~1_combout ) # (\b2v_inst34|WideOr15~3_combout )))

	.clk(gnd),
	.dataa(\b2v_inst34|WideOr15~0_combout ),
	.datab(\b2v_inst34|WideOr15~2_combout ),
	.datac(\b2v_inst34|WideOr15~1_combout ),
	.datad(\b2v_inst34|WideOr15~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|WideOr15~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|WideOr15~4 .lut_mask = "fffe";
defparam \b2v_inst34|WideOr15~4 .operation_mode = "normal";
defparam \b2v_inst34|WideOr15~4 .output_mode = "comb_only";
defparam \b2v_inst34|WideOr15~4 .register_cascade_mode = "off";
defparam \b2v_inst34|WideOr15~4 .sum_lutc_input = "datac";
defparam \b2v_inst34|WideOr15~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y3_N0
maxii_lcell \b2v_inst34|seg_temp14[0]~0 (
// Equation(s):
// \b2v_inst34|seg_temp14[0]~0_combout  = (\clock~combout  & ((\b2v_inst34|always4~0_combout ) # ((\b2v_inst34|WideOr15~9_combout ) # (\b2v_inst34|WideOr15~4_combout ))))

	.clk(gnd),
	.dataa(\clock~combout ),
	.datab(\b2v_inst34|always4~0_combout ),
	.datac(\b2v_inst34|WideOr15~9_combout ),
	.datad(\b2v_inst34|WideOr15~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|seg_temp14[0]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|seg_temp14[0]~0 .lut_mask = "aaa8";
defparam \b2v_inst34|seg_temp14[0]~0 .operation_mode = "normal";
defparam \b2v_inst34|seg_temp14[0]~0 .output_mode = "comb_only";
defparam \b2v_inst34|seg_temp14[0]~0 .register_cascade_mode = "off";
defparam \b2v_inst34|seg_temp14[0]~0 .sum_lutc_input = "datac";
defparam \b2v_inst34|seg_temp14[0]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y5_N0
maxii_lcell \b2v_inst34|seg_temp13[0]~0 (
// Equation(s):
// \b2v_inst34|seg_temp13[0]~0_combout  = ((\b2v_inst34|Equal3~8_combout  & (\b2v_inst34|seg_temp14[0]~0_combout  & !\b2v_inst34|WideOr16~combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst34|Equal3~8_combout ),
	.datac(\b2v_inst34|seg_temp14[0]~0_combout ),
	.datad(\b2v_inst34|WideOr16~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|seg_temp13[0]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|seg_temp13[0]~0 .lut_mask = "00c0";
defparam \b2v_inst34|seg_temp13[0]~0 .operation_mode = "normal";
defparam \b2v_inst34|seg_temp13[0]~0 .output_mode = "comb_only";
defparam \b2v_inst34|seg_temp13[0]~0 .register_cascade_mode = "off";
defparam \b2v_inst34|seg_temp13[0]~0 .sum_lutc_input = "datac";
defparam \b2v_inst34|seg_temp13[0]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y5_N6
maxii_lcell \b2v_inst34|seg_temp13[0] (
// Equation(s):
// \b2v_inst34|seg_temp13 [0] = (\b2v_inst34|seg_temp13[0]~0_combout  & (((\b2v_inst34|WideOr24~combout )))) # (!\b2v_inst34|seg_temp13[0]~0_combout  & (((\b2v_inst34|seg_temp13 [0]))))

	.clk(gnd),
	.dataa(\b2v_inst34|seg_temp13[0]~0_combout ),
	.datab(vcc),
	.datac(\b2v_inst34|seg_temp13 [0]),
	.datad(\b2v_inst34|WideOr24~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|seg_temp13 [0]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|seg_temp13[0] .lut_mask = "fa50";
defparam \b2v_inst34|seg_temp13[0] .operation_mode = "normal";
defparam \b2v_inst34|seg_temp13[0] .output_mode = "comb_only";
defparam \b2v_inst34|seg_temp13[0] .register_cascade_mode = "off";
defparam \b2v_inst34|seg_temp13[0] .sum_lutc_input = "datac";
defparam \b2v_inst34|seg_temp13[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y10_N8
maxii_lcell \b2v_inst34|seg_temp5[0]~0 (
// Equation(s):
// \b2v_inst34|seg_temp5[0]~0_combout  = (\b2v_inst34|seg_temp14[0]~0_combout  & ((\b2v_inst34|Equal3~3_combout ) # ((\b2v_inst34|Equal3~4_combout  & !\b2v_inst34|WideOr16~combout ))))

	.clk(gnd),
	.dataa(\b2v_inst34|Equal3~4_combout ),
	.datab(\b2v_inst34|seg_temp14[0]~0_combout ),
	.datac(\b2v_inst34|Equal3~3_combout ),
	.datad(\b2v_inst34|WideOr16~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|seg_temp5[0]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|seg_temp5[0]~0 .lut_mask = "c0c8";
defparam \b2v_inst34|seg_temp5[0]~0 .operation_mode = "normal";
defparam \b2v_inst34|seg_temp5[0]~0 .output_mode = "comb_only";
defparam \b2v_inst34|seg_temp5[0]~0 .register_cascade_mode = "off";
defparam \b2v_inst34|seg_temp5[0]~0 .sum_lutc_input = "datac";
defparam \b2v_inst34|seg_temp5[0]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y10_N2
maxii_lcell \b2v_inst34|seg_temp1[0]~2 (
// Equation(s):
// \b2v_inst34|seg_temp1[0]~2_combout  = (((\b2v_inst34|WideOr24~combout  & !\b2v_inst34|Equal3~3_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\b2v_inst34|WideOr24~combout ),
	.datad(\b2v_inst34|Equal3~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|seg_temp1[0]~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|seg_temp1[0]~2 .lut_mask = "00f0";
defparam \b2v_inst34|seg_temp1[0]~2 .operation_mode = "normal";
defparam \b2v_inst34|seg_temp1[0]~2 .output_mode = "comb_only";
defparam \b2v_inst34|seg_temp1[0]~2 .register_cascade_mode = "off";
defparam \b2v_inst34|seg_temp1[0]~2 .sum_lutc_input = "datac";
defparam \b2v_inst34|seg_temp1[0]~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y10_N9
maxii_lcell \b2v_inst34|seg_temp5[0] (
// Equation(s):
// \b2v_inst34|seg_temp5 [0] = (\b2v_inst34|seg_temp5[0]~0_combout  & (((\b2v_inst34|seg_temp1[0]~2_combout )))) # (!\b2v_inst34|seg_temp5[0]~0_combout  & (((\b2v_inst34|seg_temp5 [0]))))

	.clk(gnd),
	.dataa(\b2v_inst34|seg_temp5[0]~0_combout ),
	.datab(vcc),
	.datac(\b2v_inst34|seg_temp5 [0]),
	.datad(\b2v_inst34|seg_temp1[0]~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|seg_temp5 [0]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|seg_temp5[0] .lut_mask = "fa50";
defparam \b2v_inst34|seg_temp5[0] .operation_mode = "normal";
defparam \b2v_inst34|seg_temp5[0] .output_mode = "comb_only";
defparam \b2v_inst34|seg_temp5[0] .register_cascade_mode = "off";
defparam \b2v_inst34|seg_temp5[0] .sum_lutc_input = "datac";
defparam \b2v_inst34|seg_temp5[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y7_N2
maxii_lcell \b2v_inst34|Selector222~3 (
// Equation(s):
// \b2v_inst34|Selector222~3_combout  = (\b2v_inst14|WideOr4~combout  & ((\b2v_inst14|WideOr2~combout ) # ((\b2v_inst14|WideOr3~combout ) # (\b2v_inst14|WideOr5~combout )))) # (!\b2v_inst14|WideOr4~combout  & (!\b2v_inst14|WideOr3~combout  & 
// ((!\b2v_inst14|WideOr5~combout ) # (!\b2v_inst14|WideOr2~combout ))))

	.clk(gnd),
	.dataa(\b2v_inst14|WideOr4~combout ),
	.datab(\b2v_inst14|WideOr2~combout ),
	.datac(\b2v_inst14|WideOr3~combout ),
	.datad(\b2v_inst14|WideOr5~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Selector222~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Selector222~3 .lut_mask = "abad";
defparam \b2v_inst34|Selector222~3 .operation_mode = "normal";
defparam \b2v_inst34|Selector222~3 .output_mode = "comb_only";
defparam \b2v_inst34|Selector222~3 .register_cascade_mode = "off";
defparam \b2v_inst34|Selector222~3 .sum_lutc_input = "datac";
defparam \b2v_inst34|Selector222~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y7_N8
maxii_lcell \b2v_inst34|Selector222~2 (
// Equation(s):
// \b2v_inst34|Selector222~2_combout  = (\b2v_inst14|WideOr3~combout ) # ((\b2v_inst14|WideOr4~combout  & ((\b2v_inst14|WideOr5~combout ))) # (!\b2v_inst14|WideOr4~combout  & ((!\b2v_inst14|WideOr5~combout ) # (!\b2v_inst14|WideOr2~combout ))))

	.clk(gnd),
	.dataa(\b2v_inst14|WideOr4~combout ),
	.datab(\b2v_inst14|WideOr2~combout ),
	.datac(\b2v_inst14|WideOr3~combout ),
	.datad(\b2v_inst14|WideOr5~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Selector222~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Selector222~2 .lut_mask = "fbf5";
defparam \b2v_inst34|Selector222~2 .operation_mode = "normal";
defparam \b2v_inst34|Selector222~2 .output_mode = "comb_only";
defparam \b2v_inst34|Selector222~2 .register_cascade_mode = "off";
defparam \b2v_inst34|Selector222~2 .sum_lutc_input = "datac";
defparam \b2v_inst34|Selector222~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y6_N0
maxii_lcell \b2v_inst34|seg_temp8[0]~2 (
// Equation(s):
// \b2v_inst34|seg_temp8[0]~2_combout  = ((!\b2v_inst34|always3~0_combout  & (\b2v_inst34|seg_temp8[0]~1_combout  & !\b2v_inst34|always3~1_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst34|always3~0_combout ),
	.datac(\b2v_inst34|seg_temp8[0]~1_combout ),
	.datad(\b2v_inst34|always3~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|seg_temp8[0]~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|seg_temp8[0]~2 .lut_mask = "0030";
defparam \b2v_inst34|seg_temp8[0]~2 .operation_mode = "normal";
defparam \b2v_inst34|seg_temp8[0]~2 .output_mode = "comb_only";
defparam \b2v_inst34|seg_temp8[0]~2 .register_cascade_mode = "off";
defparam \b2v_inst34|seg_temp8[0]~2 .sum_lutc_input = "datac";
defparam \b2v_inst34|seg_temp8[0]~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y8_N3
maxii_lcell \b2v_inst34|Decoder2~52 (
// Equation(s):
// \b2v_inst34|Decoder2~52_combout  = (((\b2v_inst34|sel61 [3]) # (\b2v_inst34|sel61 [2])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\b2v_inst34|sel61 [3]),
	.datad(\b2v_inst34|sel61 [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Decoder2~52_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Decoder2~52 .lut_mask = "fff0";
defparam \b2v_inst34|Decoder2~52 .operation_mode = "normal";
defparam \b2v_inst34|Decoder2~52 .output_mode = "comb_only";
defparam \b2v_inst34|Decoder2~52 .register_cascade_mode = "off";
defparam \b2v_inst34|Decoder2~52 .sum_lutc_input = "datac";
defparam \b2v_inst34|Decoder2~52 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y8_N0
maxii_lcell \b2v_inst34|WideOr9~12 (
// Equation(s):
// \b2v_inst34|WideOr9~12_combout  = (\b2v_inst34|sel61 [4] & (\b2v_inst34|sel61 [5] & ((\b2v_inst34|Decoder2~52_combout ) # (\b2v_inst34|sel61 [1]))))

	.clk(gnd),
	.dataa(\b2v_inst34|Decoder2~52_combout ),
	.datab(\b2v_inst34|sel61 [1]),
	.datac(\b2v_inst34|sel61 [4]),
	.datad(\b2v_inst34|sel61 [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|WideOr9~12_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|WideOr9~12 .lut_mask = "e000";
defparam \b2v_inst34|WideOr9~12 .operation_mode = "normal";
defparam \b2v_inst34|WideOr9~12 .output_mode = "comb_only";
defparam \b2v_inst34|WideOr9~12 .register_cascade_mode = "off";
defparam \b2v_inst34|WideOr9~12 .sum_lutc_input = "datac";
defparam \b2v_inst34|WideOr9~12 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y8_N4
maxii_lcell \b2v_inst34|WideOr2~3 (
// Equation(s):
// \b2v_inst34|WideOr2~3_combout  = ((\b2v_inst34|sel61 [1]) # ((\b2v_inst34|sel61 [3])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst34|sel61 [1]),
	.datac(\b2v_inst34|sel61 [3]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|WideOr2~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|WideOr2~3 .lut_mask = "fcfc";
defparam \b2v_inst34|WideOr2~3 .operation_mode = "normal";
defparam \b2v_inst34|WideOr2~3 .output_mode = "comb_only";
defparam \b2v_inst34|WideOr2~3 .register_cascade_mode = "off";
defparam \b2v_inst34|WideOr2~3 .sum_lutc_input = "datac";
defparam \b2v_inst34|WideOr2~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y8_N2
maxii_lcell \b2v_inst34|WideOr2~9 (
// Equation(s):
// \b2v_inst34|WideOr2~9_combout  = (\b2v_inst34|sel61 [5] & (\b2v_inst34|sel61 [4] & ((\b2v_inst34|WideOr2~3_combout ) # (\b2v_inst34|sel61 [2]))))

	.clk(gnd),
	.dataa(\b2v_inst34|WideOr2~3_combout ),
	.datab(\b2v_inst34|sel61 [5]),
	.datac(\b2v_inst34|sel61 [4]),
	.datad(\b2v_inst34|sel61 [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|WideOr2~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|WideOr2~9 .lut_mask = "c080";
defparam \b2v_inst34|WideOr2~9 .operation_mode = "normal";
defparam \b2v_inst34|WideOr2~9 .output_mode = "comb_only";
defparam \b2v_inst34|WideOr2~9 .register_cascade_mode = "off";
defparam \b2v_inst34|WideOr2~9 .sum_lutc_input = "datac";
defparam \b2v_inst34|WideOr2~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y8_N7
maxii_lcell \b2v_inst34|seg_temp7[0]~8 (
// Equation(s):
// \b2v_inst34|seg_temp7[0]~8_combout  = (\b2v_inst34|p2.count.000_5499~combout  & (\b2v_inst34|seg_temp8[0]~2_combout  & ((\b2v_inst34|WideOr9~12_combout ) # (!\b2v_inst34|WideOr2~9_combout ))))

	.clk(gnd),
	.dataa(\b2v_inst34|p2.count.000_5499~combout ),
	.datab(\b2v_inst34|seg_temp8[0]~2_combout ),
	.datac(\b2v_inst34|WideOr9~12_combout ),
	.datad(\b2v_inst34|WideOr2~9_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|seg_temp7[0]~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|seg_temp7[0]~8 .lut_mask = "8088";
defparam \b2v_inst34|seg_temp7[0]~8 .operation_mode = "normal";
defparam \b2v_inst34|seg_temp7[0]~8 .output_mode = "comb_only";
defparam \b2v_inst34|seg_temp7[0]~8 .register_cascade_mode = "off";
defparam \b2v_inst34|seg_temp7[0]~8 .sum_lutc_input = "datac";
defparam \b2v_inst34|seg_temp7[0]~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y6_N9
maxii_lcell \b2v_inst34|seg_temp7~10 (
// Equation(s):
// \b2v_inst34|seg_temp7~10_combout  = (!\b2v_inst34|sel61 [5] & (((!\b2v_inst34|sel61 [3] & !\b2v_inst34|sel61 [2])) # (!\b2v_inst34|sel61 [4])))

	.clk(gnd),
	.dataa(\b2v_inst34|sel61 [5]),
	.datab(\b2v_inst34|sel61 [4]),
	.datac(\b2v_inst34|sel61 [3]),
	.datad(\b2v_inst34|sel61 [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|seg_temp7~10_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|seg_temp7~10 .lut_mask = "1115";
defparam \b2v_inst34|seg_temp7~10 .operation_mode = "normal";
defparam \b2v_inst34|seg_temp7~10 .output_mode = "comb_only";
defparam \b2v_inst34|seg_temp7~10 .register_cascade_mode = "off";
defparam \b2v_inst34|seg_temp7~10 .sum_lutc_input = "datac";
defparam \b2v_inst34|seg_temp7~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y6_N5
maxii_lcell \b2v_inst34|seg_temp7[0] (
// Equation(s):
// \b2v_inst34|seg_temp7 [0] = ((\b2v_inst34|seg_temp7[0]~8_combout  & ((!\b2v_inst34|seg_temp7~10_combout ))) # (!\b2v_inst34|seg_temp7[0]~8_combout  & (\b2v_inst34|seg_temp7 [0])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst34|seg_temp7[0]~8_combout ),
	.datac(\b2v_inst34|seg_temp7 [0]),
	.datad(\b2v_inst34|seg_temp7~10_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|seg_temp7 [0]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|seg_temp7[0] .lut_mask = "30fc";
defparam \b2v_inst34|seg_temp7[0] .operation_mode = "normal";
defparam \b2v_inst34|seg_temp7[0] .output_mode = "comb_only";
defparam \b2v_inst34|seg_temp7[0] .register_cascade_mode = "off";
defparam \b2v_inst34|seg_temp7[0] .sum_lutc_input = "datac";
defparam \b2v_inst34|seg_temp7[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y4_N6
maxii_lcell \b2v_inst34|seg_temp9[0]~0 (
// Equation(s):
// \b2v_inst34|seg_temp9[0]~0_combout  = (\b2v_inst34|Equal3~9_combout  & (((!\b2v_inst34|WideOr16~combout  & \b2v_inst34|seg_temp14[0]~0_combout ))))

	.clk(gnd),
	.dataa(\b2v_inst34|Equal3~9_combout ),
	.datab(vcc),
	.datac(\b2v_inst34|WideOr16~combout ),
	.datad(\b2v_inst34|seg_temp14[0]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|seg_temp9[0]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|seg_temp9[0]~0 .lut_mask = "0a00";
defparam \b2v_inst34|seg_temp9[0]~0 .operation_mode = "normal";
defparam \b2v_inst34|seg_temp9[0]~0 .output_mode = "comb_only";
defparam \b2v_inst34|seg_temp9[0]~0 .register_cascade_mode = "off";
defparam \b2v_inst34|seg_temp9[0]~0 .sum_lutc_input = "datac";
defparam \b2v_inst34|seg_temp9[0]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y4_N2
maxii_lcell \b2v_inst34|seg_temp9[0] (
// Equation(s):
// \b2v_inst34|seg_temp9 [0] = ((\b2v_inst34|seg_temp9[0]~0_combout  & (\b2v_inst34|WideOr24~combout )) # (!\b2v_inst34|seg_temp9[0]~0_combout  & ((\b2v_inst34|seg_temp9 [0]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst34|seg_temp9[0]~0_combout ),
	.datac(\b2v_inst34|WideOr24~combout ),
	.datad(\b2v_inst34|seg_temp9 [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|seg_temp9 [0]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|seg_temp9[0] .lut_mask = "f3c0";
defparam \b2v_inst34|seg_temp9[0] .operation_mode = "normal";
defparam \b2v_inst34|seg_temp9[0] .output_mode = "comb_only";
defparam \b2v_inst34|seg_temp9[0] .register_cascade_mode = "off";
defparam \b2v_inst34|seg_temp9[0] .sum_lutc_input = "datac";
defparam \b2v_inst34|seg_temp9[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y6_N6
maxii_lcell \b2v_inst34|seg_temp11[0]~0 (
// Equation(s):
// \b2v_inst34|seg_temp11[0]~0_combout  = (\b2v_inst34|Equal3~10_combout  & (((\b2v_inst34|seg_temp14[0]~0_combout  & !\b2v_inst34|WideOr16~combout ))))

	.clk(gnd),
	.dataa(\b2v_inst34|Equal3~10_combout ),
	.datab(vcc),
	.datac(\b2v_inst34|seg_temp14[0]~0_combout ),
	.datad(\b2v_inst34|WideOr16~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|seg_temp11[0]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|seg_temp11[0]~0 .lut_mask = "00a0";
defparam \b2v_inst34|seg_temp11[0]~0 .operation_mode = "normal";
defparam \b2v_inst34|seg_temp11[0]~0 .output_mode = "comb_only";
defparam \b2v_inst34|seg_temp11[0]~0 .register_cascade_mode = "off";
defparam \b2v_inst34|seg_temp11[0]~0 .sum_lutc_input = "datac";
defparam \b2v_inst34|seg_temp11[0]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y6_N7
maxii_lcell \b2v_inst34|seg_temp11[0] (
// Equation(s):
// \b2v_inst34|seg_temp11 [0] = ((\b2v_inst34|seg_temp11[0]~0_combout  & ((\b2v_inst34|WideOr24~combout ))) # (!\b2v_inst34|seg_temp11[0]~0_combout  & (\b2v_inst34|seg_temp11 [0])))

	.clk(gnd),
	.dataa(\b2v_inst34|seg_temp11 [0]),
	.datab(vcc),
	.datac(\b2v_inst34|seg_temp11[0]~0_combout ),
	.datad(\b2v_inst34|WideOr24~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|seg_temp11 [0]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|seg_temp11[0] .lut_mask = "fa0a";
defparam \b2v_inst34|seg_temp11[0] .operation_mode = "normal";
defparam \b2v_inst34|seg_temp11[0] .output_mode = "comb_only";
defparam \b2v_inst34|seg_temp11[0] .register_cascade_mode = "off";
defparam \b2v_inst34|seg_temp11[0] .sum_lutc_input = "datac";
defparam \b2v_inst34|seg_temp11[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y10_N9
maxii_lcell \b2v_inst34|seg_temp3[0]~0 (
// Equation(s):
// \b2v_inst34|seg_temp3[0]~0_combout  = (\b2v_inst34|seg_temp14[0]~0_combout  & ((\b2v_inst34|Equal3~3_combout ) # ((\b2v_inst34|Equal3~6_combout  & !\b2v_inst34|WideOr16~combout ))))

	.clk(gnd),
	.dataa(\b2v_inst34|Equal3~6_combout ),
	.datab(\b2v_inst34|Equal3~3_combout ),
	.datac(\b2v_inst34|seg_temp14[0]~0_combout ),
	.datad(\b2v_inst34|WideOr16~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|seg_temp3[0]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|seg_temp3[0]~0 .lut_mask = "c0e0";
defparam \b2v_inst34|seg_temp3[0]~0 .operation_mode = "normal";
defparam \b2v_inst34|seg_temp3[0]~0 .output_mode = "comb_only";
defparam \b2v_inst34|seg_temp3[0]~0 .register_cascade_mode = "off";
defparam \b2v_inst34|seg_temp3[0]~0 .sum_lutc_input = "datac";
defparam \b2v_inst34|seg_temp3[0]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y10_N5
maxii_lcell \b2v_inst34|seg_temp3[0] (
// Equation(s):
// \b2v_inst34|seg_temp3 [0] = (\b2v_inst34|seg_temp3[0]~0_combout  & (((\b2v_inst34|seg_temp1[0]~2_combout )))) # (!\b2v_inst34|seg_temp3[0]~0_combout  & (((\b2v_inst34|seg_temp3 [0]))))

	.clk(gnd),
	.dataa(\b2v_inst34|seg_temp3[0]~0_combout ),
	.datab(vcc),
	.datac(\b2v_inst34|seg_temp3 [0]),
	.datad(\b2v_inst34|seg_temp1[0]~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|seg_temp3 [0]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|seg_temp3[0] .lut_mask = "fa50";
defparam \b2v_inst34|seg_temp3[0] .operation_mode = "normal";
defparam \b2v_inst34|seg_temp3[0] .output_mode = "comb_only";
defparam \b2v_inst34|seg_temp3[0] .register_cascade_mode = "off";
defparam \b2v_inst34|seg_temp3[0] .sum_lutc_input = "datac";
defparam \b2v_inst34|seg_temp3[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y10_N7
maxii_lcell \b2v_inst34|seg_temp1[0]~3 (
// Equation(s):
// \b2v_inst34|seg_temp1[0]~3_combout  = (\b2v_inst34|seg_temp14[0]~0_combout  & ((\b2v_inst34|Equal3~3_combout ) # ((\b2v_inst34|Equal3~5_combout  & !\b2v_inst34|WideOr16~combout ))))

	.clk(gnd),
	.dataa(\b2v_inst34|seg_temp14[0]~0_combout ),
	.datab(\b2v_inst34|Equal3~5_combout ),
	.datac(\b2v_inst34|Equal3~3_combout ),
	.datad(\b2v_inst34|WideOr16~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|seg_temp1[0]~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|seg_temp1[0]~3 .lut_mask = "a0a8";
defparam \b2v_inst34|seg_temp1[0]~3 .operation_mode = "normal";
defparam \b2v_inst34|seg_temp1[0]~3 .output_mode = "comb_only";
defparam \b2v_inst34|seg_temp1[0]~3 .register_cascade_mode = "off";
defparam \b2v_inst34|seg_temp1[0]~3 .sum_lutc_input = "datac";
defparam \b2v_inst34|seg_temp1[0]~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y10_N0
maxii_lcell \b2v_inst34|seg_temp1[0] (
// Equation(s):
// \b2v_inst34|seg_temp1 [0] = ((\b2v_inst34|seg_temp1[0]~3_combout  & ((\b2v_inst34|seg_temp1[0]~2_combout ))) # (!\b2v_inst34|seg_temp1[0]~3_combout  & (\b2v_inst34|seg_temp1 [0])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst34|seg_temp1[0]~3_combout ),
	.datac(\b2v_inst34|seg_temp1 [0]),
	.datad(\b2v_inst34|seg_temp1[0]~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|seg_temp1 [0]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|seg_temp1[0] .lut_mask = "fc30";
defparam \b2v_inst34|seg_temp1[0] .operation_mode = "normal";
defparam \b2v_inst34|seg_temp1[0] .output_mode = "comb_only";
defparam \b2v_inst34|seg_temp1[0] .register_cascade_mode = "off";
defparam \b2v_inst34|seg_temp1[0] .sum_lutc_input = "datac";
defparam \b2v_inst34|seg_temp1[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y6_N2
maxii_lcell \b2v_inst34|Selector218~0 (
// Equation(s):
// \b2v_inst34|Selector218~0_combout  = (\b2v_inst14|WideOr2~combout  & (((\b2v_inst14|WideOr5~combout )))) # (!\b2v_inst14|WideOr2~combout  & ((\b2v_inst14|WideOr5~combout  & (\b2v_inst34|seg_temp3 [0])) # (!\b2v_inst14|WideOr5~combout  & 
// ((\b2v_inst34|seg_temp1 [0])))))

	.clk(gnd),
	.dataa(\b2v_inst14|WideOr2~combout ),
	.datab(\b2v_inst34|seg_temp3 [0]),
	.datac(\b2v_inst34|seg_temp1 [0]),
	.datad(\b2v_inst14|WideOr5~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Selector218~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Selector218~0 .lut_mask = "ee50";
defparam \b2v_inst34|Selector218~0 .operation_mode = "normal";
defparam \b2v_inst34|Selector218~0 .output_mode = "comb_only";
defparam \b2v_inst34|Selector218~0 .register_cascade_mode = "off";
defparam \b2v_inst34|Selector218~0 .sum_lutc_input = "datac";
defparam \b2v_inst34|Selector218~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y6_N0
maxii_lcell \b2v_inst34|Selector218~1 (
// Equation(s):
// \b2v_inst34|Selector218~1_combout  = (\b2v_inst14|WideOr2~combout  & ((\b2v_inst34|Selector218~0_combout  & ((\b2v_inst34|seg_temp11 [0]))) # (!\b2v_inst34|Selector218~0_combout  & (\b2v_inst34|seg_temp9 [0])))) # (!\b2v_inst14|WideOr2~combout  & 
// (((\b2v_inst34|Selector218~0_combout ))))

	.clk(gnd),
	.dataa(\b2v_inst14|WideOr2~combout ),
	.datab(\b2v_inst34|seg_temp9 [0]),
	.datac(\b2v_inst34|seg_temp11 [0]),
	.datad(\b2v_inst34|Selector218~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Selector218~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Selector218~1 .lut_mask = "f588";
defparam \b2v_inst34|Selector218~1 .operation_mode = "normal";
defparam \b2v_inst34|Selector218~1 .output_mode = "comb_only";
defparam \b2v_inst34|Selector218~1 .register_cascade_mode = "off";
defparam \b2v_inst34|Selector218~1 .sum_lutc_input = "datac";
defparam \b2v_inst34|Selector218~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y6_N1
maxii_lcell \b2v_inst34|Selector218~2 (
// Equation(s):
// \b2v_inst34|Selector218~2_combout  = (\b2v_inst34|Selector222~3_combout  & (((\b2v_inst34|seg_temp7 [0])) # (!\b2v_inst34|Selector222~2_combout ))) # (!\b2v_inst34|Selector222~3_combout  & (\b2v_inst34|Selector222~2_combout  & 
// ((\b2v_inst34|Selector218~1_combout ))))

	.clk(gnd),
	.dataa(\b2v_inst34|Selector222~3_combout ),
	.datab(\b2v_inst34|Selector222~2_combout ),
	.datac(\b2v_inst34|seg_temp7 [0]),
	.datad(\b2v_inst34|Selector218~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Selector218~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Selector218~2 .lut_mask = "e6a2";
defparam \b2v_inst34|Selector218~2 .operation_mode = "normal";
defparam \b2v_inst34|Selector218~2 .output_mode = "comb_only";
defparam \b2v_inst34|Selector218~2 .register_cascade_mode = "off";
defparam \b2v_inst34|Selector218~2 .sum_lutc_input = "datac";
defparam \b2v_inst34|Selector218~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y6_N3
maxii_lcell \b2v_inst34|Selector218~3 (
// Equation(s):
// \b2v_inst34|Selector218~3_combout  = (\b2v_inst30|always5~3_combout  & ((\b2v_inst34|Selector218~2_combout  & (\b2v_inst34|seg_temp13 [0])) # (!\b2v_inst34|Selector218~2_combout  & ((\b2v_inst34|seg_temp5 [0]))))) # (!\b2v_inst30|always5~3_combout  & 
// (((\b2v_inst34|Selector218~2_combout ))))

	.clk(gnd),
	.dataa(\b2v_inst34|seg_temp13 [0]),
	.datab(\b2v_inst30|always5~3_combout ),
	.datac(\b2v_inst34|seg_temp5 [0]),
	.datad(\b2v_inst34|Selector218~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Selector218~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Selector218~3 .lut_mask = "bbc0";
defparam \b2v_inst34|Selector218~3 .operation_mode = "normal";
defparam \b2v_inst34|Selector218~3 .output_mode = "comb_only";
defparam \b2v_inst34|Selector218~3 .register_cascade_mode = "off";
defparam \b2v_inst34|Selector218~3 .sum_lutc_input = "datac";
defparam \b2v_inst34|Selector218~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y6_N4
maxii_lcell \b2v_inst34|Selector218~4 (
// Equation(s):
// \b2v_inst34|Selector218~4_combout  = (\b2v_inst34|Selector222~0_combout  & (((\b2v_inst34|Selector222~1_combout ) # (\b2v_inst34|Selector218~3_combout )))) # (!\b2v_inst34|Selector222~0_combout  & (\b2v_inst34|seg_tempnb [0] & 
// (!\b2v_inst34|Selector222~1_combout )))

	.clk(gnd),
	.dataa(\b2v_inst34|Selector222~0_combout ),
	.datab(\b2v_inst34|seg_tempnb [0]),
	.datac(\b2v_inst34|Selector222~1_combout ),
	.datad(\b2v_inst34|Selector218~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Selector218~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Selector218~4 .lut_mask = "aea4";
defparam \b2v_inst34|Selector218~4 .operation_mode = "normal";
defparam \b2v_inst34|Selector218~4 .output_mode = "comb_only";
defparam \b2v_inst34|Selector218~4 .register_cascade_mode = "off";
defparam \b2v_inst34|Selector218~4 .sum_lutc_input = "datac";
defparam \b2v_inst34|Selector218~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y9_N6
maxii_lcell \b2v_inst34|seg_temp6[0]~0 (
// Equation(s):
// \b2v_inst34|seg_temp6[0]~0_combout  = (\b2v_inst34|seg_temp14[0]~0_combout  & ((\b2v_inst34|Equal3~3_combout ) # ((!\b2v_inst34|WideOr17~combout  & \b2v_inst34|Equal3~4_combout ))))

	.clk(gnd),
	.dataa(\b2v_inst34|seg_temp14[0]~0_combout ),
	.datab(\b2v_inst34|WideOr17~combout ),
	.datac(\b2v_inst34|Equal3~3_combout ),
	.datad(\b2v_inst34|Equal3~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|seg_temp6[0]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|seg_temp6[0]~0 .lut_mask = "a2a0";
defparam \b2v_inst34|seg_temp6[0]~0 .operation_mode = "normal";
defparam \b2v_inst34|seg_temp6[0]~0 .output_mode = "comb_only";
defparam \b2v_inst34|seg_temp6[0]~0 .register_cascade_mode = "off";
defparam \b2v_inst34|seg_temp6[0]~0 .sum_lutc_input = "datac";
defparam \b2v_inst34|seg_temp6[0]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y9_N1
maxii_lcell \b2v_inst34|seg_temp2[0]~2 (
// Equation(s):
// \b2v_inst34|seg_temp2[0]~2_combout  = (((!\b2v_inst34|Equal3~3_combout  & \b2v_inst34|WideOr45~combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\b2v_inst34|Equal3~3_combout ),
	.datad(\b2v_inst34|WideOr45~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|seg_temp2[0]~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|seg_temp2[0]~2 .lut_mask = "0f00";
defparam \b2v_inst34|seg_temp2[0]~2 .operation_mode = "normal";
defparam \b2v_inst34|seg_temp2[0]~2 .output_mode = "comb_only";
defparam \b2v_inst34|seg_temp2[0]~2 .register_cascade_mode = "off";
defparam \b2v_inst34|seg_temp2[0]~2 .sum_lutc_input = "datac";
defparam \b2v_inst34|seg_temp2[0]~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y9_N2
maxii_lcell \b2v_inst34|seg_temp6[0] (
// Equation(s):
// \b2v_inst34|seg_temp6 [0] = ((\b2v_inst34|seg_temp6[0]~0_combout  & ((\b2v_inst34|seg_temp2[0]~2_combout ))) # (!\b2v_inst34|seg_temp6[0]~0_combout  & (\b2v_inst34|seg_temp6 [0])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst34|seg_temp6[0]~0_combout ),
	.datac(\b2v_inst34|seg_temp6 [0]),
	.datad(\b2v_inst34|seg_temp2[0]~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|seg_temp6 [0]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|seg_temp6[0] .lut_mask = "fc30";
defparam \b2v_inst34|seg_temp6[0] .operation_mode = "normal";
defparam \b2v_inst34|seg_temp6[0] .output_mode = "comb_only";
defparam \b2v_inst34|seg_temp6[0] .register_cascade_mode = "off";
defparam \b2v_inst34|seg_temp6[0] .sum_lutc_input = "datac";
defparam \b2v_inst34|seg_temp6[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y8_N1
maxii_lcell \b2v_inst34|seg_temp14[0]~1 (
// Equation(s):
// \b2v_inst34|seg_temp14[0]~1_combout  = ((\b2v_inst34|seg_temp14[0]~0_combout  & (\b2v_inst34|Equal3~8_combout  & !\b2v_inst34|WideOr17~combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst34|seg_temp14[0]~0_combout ),
	.datac(\b2v_inst34|Equal3~8_combout ),
	.datad(\b2v_inst34|WideOr17~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|seg_temp14[0]~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|seg_temp14[0]~1 .lut_mask = "00c0";
defparam \b2v_inst34|seg_temp14[0]~1 .operation_mode = "normal";
defparam \b2v_inst34|seg_temp14[0]~1 .output_mode = "comb_only";
defparam \b2v_inst34|seg_temp14[0]~1 .register_cascade_mode = "off";
defparam \b2v_inst34|seg_temp14[0]~1 .sum_lutc_input = "datac";
defparam \b2v_inst34|seg_temp14[0]~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y8_N2
maxii_lcell \b2v_inst34|seg_temp14[0] (
// Equation(s):
// \b2v_inst34|seg_temp14 [0] = (\b2v_inst34|seg_temp14[0]~1_combout  & (\b2v_inst34|WideOr45~combout )) # (!\b2v_inst34|seg_temp14[0]~1_combout  & (((\b2v_inst34|seg_temp14 [0]))))

	.clk(gnd),
	.dataa(\b2v_inst34|seg_temp14[0]~1_combout ),
	.datab(\b2v_inst34|WideOr45~combout ),
	.datac(vcc),
	.datad(\b2v_inst34|seg_temp14 [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|seg_temp14 [0]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|seg_temp14[0] .lut_mask = "dd88";
defparam \b2v_inst34|seg_temp14[0] .operation_mode = "normal";
defparam \b2v_inst34|seg_temp14[0] .output_mode = "comb_only";
defparam \b2v_inst34|seg_temp14[0] .register_cascade_mode = "off";
defparam \b2v_inst34|seg_temp14[0] .sum_lutc_input = "datac";
defparam \b2v_inst34|seg_temp14[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y4_N6
maxii_lcell \b2v_inst34|seg_temp8[0]~3 (
// Equation(s):
// \b2v_inst34|seg_temp8[0]~3_combout  = (\b2v_inst34|p2.count.001_5492~combout  & (((\b2v_inst34|seg_temp8[0]~2_combout  & !\b2v_inst34|Mux65~0_combout ))))

	.clk(gnd),
	.dataa(\b2v_inst34|p2.count.001_5492~combout ),
	.datab(vcc),
	.datac(\b2v_inst34|seg_temp8[0]~2_combout ),
	.datad(\b2v_inst34|Mux65~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|seg_temp8[0]~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|seg_temp8[0]~3 .lut_mask = "00a0";
defparam \b2v_inst34|seg_temp8[0]~3 .operation_mode = "normal";
defparam \b2v_inst34|seg_temp8[0]~3 .output_mode = "comb_only";
defparam \b2v_inst34|seg_temp8[0]~3 .register_cascade_mode = "off";
defparam \b2v_inst34|seg_temp8[0]~3 .sum_lutc_input = "datac";
defparam \b2v_inst34|seg_temp8[0]~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y4_N5
maxii_lcell \b2v_inst34|Mux64~0 (
// Equation(s):
// \b2v_inst34|Mux64~0_combout  = (\b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[28]~6_combout ) # ((\b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[26]~0_combout  & ((!\b2v_inst34|sel61 [0]) # 
// (!\b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[27]~3_combout ))) # (!\b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[26]~0_combout  & (\b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[27]~3_combout )))

	.clk(gnd),
	.dataa(\b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[26]~0_combout ),
	.datab(\b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[28]~6_combout ),
	.datac(\b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[27]~3_combout ),
	.datad(\b2v_inst34|sel61 [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Mux64~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Mux64~0 .lut_mask = "defe";
defparam \b2v_inst34|Mux64~0 .operation_mode = "normal";
defparam \b2v_inst34|Mux64~0 .output_mode = "comb_only";
defparam \b2v_inst34|Mux64~0 .register_cascade_mode = "off";
defparam \b2v_inst34|Mux64~0 .sum_lutc_input = "datac";
defparam \b2v_inst34|Mux64~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y4_N9
maxii_lcell \b2v_inst34|seg_temp8[0] (
// Equation(s):
// \b2v_inst34|seg_temp8 [0] = ((\b2v_inst34|seg_temp8[0]~3_combout  & (\b2v_inst34|Mux64~0_combout )) # (!\b2v_inst34|seg_temp8[0]~3_combout  & ((\b2v_inst34|seg_temp8 [0]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst34|seg_temp8[0]~3_combout ),
	.datac(\b2v_inst34|Mux64~0_combout ),
	.datad(\b2v_inst34|seg_temp8 [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|seg_temp8 [0]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|seg_temp8[0] .lut_mask = "f3c0";
defparam \b2v_inst34|seg_temp8[0] .operation_mode = "normal";
defparam \b2v_inst34|seg_temp8[0] .output_mode = "comb_only";
defparam \b2v_inst34|seg_temp8[0] .register_cascade_mode = "off";
defparam \b2v_inst34|seg_temp8[0] .sum_lutc_input = "datac";
defparam \b2v_inst34|seg_temp8[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y8_N6
maxii_lcell \b2v_inst34|seg_temp12[0]~0 (
// Equation(s):
// \b2v_inst34|seg_temp12[0]~0_combout  = (\b2v_inst34|seg_temp14[0]~0_combout  & (\b2v_inst34|Equal3~10_combout  & (!\b2v_inst34|WideOr17~combout )))

	.clk(gnd),
	.dataa(\b2v_inst34|seg_temp14[0]~0_combout ),
	.datab(\b2v_inst34|Equal3~10_combout ),
	.datac(\b2v_inst34|WideOr17~combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|seg_temp12[0]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|seg_temp12[0]~0 .lut_mask = "0808";
defparam \b2v_inst34|seg_temp12[0]~0 .operation_mode = "normal";
defparam \b2v_inst34|seg_temp12[0]~0 .output_mode = "comb_only";
defparam \b2v_inst34|seg_temp12[0]~0 .register_cascade_mode = "off";
defparam \b2v_inst34|seg_temp12[0]~0 .sum_lutc_input = "datac";
defparam \b2v_inst34|seg_temp12[0]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y6_N0
maxii_lcell \b2v_inst34|seg_temp12[0] (
// Equation(s):
// \b2v_inst34|seg_temp12 [0] = ((\b2v_inst34|seg_temp12[0]~0_combout  & ((\b2v_inst34|WideOr45~combout ))) # (!\b2v_inst34|seg_temp12[0]~0_combout  & (\b2v_inst34|seg_temp12 [0])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst34|seg_temp12[0]~0_combout ),
	.datac(\b2v_inst34|seg_temp12 [0]),
	.datad(\b2v_inst34|WideOr45~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|seg_temp12 [0]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|seg_temp12[0] .lut_mask = "fc30";
defparam \b2v_inst34|seg_temp12[0] .operation_mode = "normal";
defparam \b2v_inst34|seg_temp12[0] .output_mode = "comb_only";
defparam \b2v_inst34|seg_temp12[0] .register_cascade_mode = "off";
defparam \b2v_inst34|seg_temp12[0] .sum_lutc_input = "datac";
defparam \b2v_inst34|seg_temp12[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y8_N8
maxii_lcell \b2v_inst34|seg_temp10[0]~0 (
// Equation(s):
// \b2v_inst34|seg_temp10[0]~0_combout  = (\b2v_inst34|seg_temp14[0]~0_combout  & (((!\b2v_inst34|WideOr17~combout  & \b2v_inst34|Equal3~9_combout ))))

	.clk(gnd),
	.dataa(\b2v_inst34|seg_temp14[0]~0_combout ),
	.datab(vcc),
	.datac(\b2v_inst34|WideOr17~combout ),
	.datad(\b2v_inst34|Equal3~9_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|seg_temp10[0]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|seg_temp10[0]~0 .lut_mask = "0a00";
defparam \b2v_inst34|seg_temp10[0]~0 .operation_mode = "normal";
defparam \b2v_inst34|seg_temp10[0]~0 .output_mode = "comb_only";
defparam \b2v_inst34|seg_temp10[0]~0 .register_cascade_mode = "off";
defparam \b2v_inst34|seg_temp10[0]~0 .sum_lutc_input = "datac";
defparam \b2v_inst34|seg_temp10[0]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y8_N6
maxii_lcell \b2v_inst34|seg_temp10[0] (
// Equation(s):
// \b2v_inst34|seg_temp10 [0] = ((\b2v_inst34|seg_temp10[0]~0_combout  & ((\b2v_inst34|WideOr45~combout ))) # (!\b2v_inst34|seg_temp10[0]~0_combout  & (\b2v_inst34|seg_temp10 [0])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst34|seg_temp10[0]~0_combout ),
	.datac(\b2v_inst34|seg_temp10 [0]),
	.datad(\b2v_inst34|WideOr45~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|seg_temp10 [0]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|seg_temp10[0] .lut_mask = "fc30";
defparam \b2v_inst34|seg_temp10[0] .operation_mode = "normal";
defparam \b2v_inst34|seg_temp10[0] .output_mode = "comb_only";
defparam \b2v_inst34|seg_temp10[0] .register_cascade_mode = "off";
defparam \b2v_inst34|seg_temp10[0] .sum_lutc_input = "datac";
defparam \b2v_inst34|seg_temp10[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y9_N0
maxii_lcell \b2v_inst34|seg_temp4[0]~0 (
// Equation(s):
// \b2v_inst34|seg_temp4[0]~0_combout  = (\b2v_inst34|seg_temp14[0]~0_combout  & ((\b2v_inst34|Equal3~3_combout ) # ((!\b2v_inst34|WideOr17~combout  & \b2v_inst34|Equal3~6_combout ))))

	.clk(gnd),
	.dataa(\b2v_inst34|Equal3~3_combout ),
	.datab(\b2v_inst34|seg_temp14[0]~0_combout ),
	.datac(\b2v_inst34|WideOr17~combout ),
	.datad(\b2v_inst34|Equal3~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|seg_temp4[0]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|seg_temp4[0]~0 .lut_mask = "8c88";
defparam \b2v_inst34|seg_temp4[0]~0 .operation_mode = "normal";
defparam \b2v_inst34|seg_temp4[0]~0 .output_mode = "comb_only";
defparam \b2v_inst34|seg_temp4[0]~0 .register_cascade_mode = "off";
defparam \b2v_inst34|seg_temp4[0]~0 .sum_lutc_input = "datac";
defparam \b2v_inst34|seg_temp4[0]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y9_N8
maxii_lcell \b2v_inst34|seg_temp4[0] (
// Equation(s):
// \b2v_inst34|seg_temp4 [0] = (\b2v_inst34|seg_temp4[0]~0_combout  & (((\b2v_inst34|seg_temp2[0]~2_combout )))) # (!\b2v_inst34|seg_temp4[0]~0_combout  & (\b2v_inst34|seg_temp4 [0]))

	.clk(gnd),
	.dataa(\b2v_inst34|seg_temp4 [0]),
	.datab(\b2v_inst34|seg_temp4[0]~0_combout ),
	.datac(vcc),
	.datad(\b2v_inst34|seg_temp2[0]~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|seg_temp4 [0]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|seg_temp4[0] .lut_mask = "ee22";
defparam \b2v_inst34|seg_temp4[0] .operation_mode = "normal";
defparam \b2v_inst34|seg_temp4[0] .output_mode = "comb_only";
defparam \b2v_inst34|seg_temp4[0] .register_cascade_mode = "off";
defparam \b2v_inst34|seg_temp4[0] .sum_lutc_input = "datac";
defparam \b2v_inst34|seg_temp4[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y9_N5
maxii_lcell \b2v_inst34|seg_temp2[0]~3 (
// Equation(s):
// \b2v_inst34|seg_temp2[0]~3_combout  = (\b2v_inst34|seg_temp14[0]~0_combout  & ((\b2v_inst34|Equal3~3_combout ) # ((\b2v_inst34|Equal3~5_combout  & !\b2v_inst34|WideOr17~combout ))))

	.clk(gnd),
	.dataa(\b2v_inst34|Equal3~3_combout ),
	.datab(\b2v_inst34|Equal3~5_combout ),
	.datac(\b2v_inst34|WideOr17~combout ),
	.datad(\b2v_inst34|seg_temp14[0]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|seg_temp2[0]~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|seg_temp2[0]~3 .lut_mask = "ae00";
defparam \b2v_inst34|seg_temp2[0]~3 .operation_mode = "normal";
defparam \b2v_inst34|seg_temp2[0]~3 .output_mode = "comb_only";
defparam \b2v_inst34|seg_temp2[0]~3 .register_cascade_mode = "off";
defparam \b2v_inst34|seg_temp2[0]~3 .sum_lutc_input = "datac";
defparam \b2v_inst34|seg_temp2[0]~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y9_N6
maxii_lcell \b2v_inst34|seg_temp2[0] (
// Equation(s):
// \b2v_inst34|seg_temp2 [0] = ((\b2v_inst34|seg_temp2[0]~3_combout  & ((\b2v_inst34|seg_temp2[0]~2_combout ))) # (!\b2v_inst34|seg_temp2[0]~3_combout  & (\b2v_inst34|seg_temp2 [0])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst34|seg_temp2[0]~3_combout ),
	.datac(\b2v_inst34|seg_temp2 [0]),
	.datad(\b2v_inst34|seg_temp2[0]~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|seg_temp2 [0]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|seg_temp2[0] .lut_mask = "fc30";
defparam \b2v_inst34|seg_temp2[0] .operation_mode = "normal";
defparam \b2v_inst34|seg_temp2[0] .output_mode = "comb_only";
defparam \b2v_inst34|seg_temp2[0] .register_cascade_mode = "off";
defparam \b2v_inst34|seg_temp2[0] .sum_lutc_input = "datac";
defparam \b2v_inst34|seg_temp2[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y9_N1
maxii_lcell \b2v_inst34|Selector218~5 (
// Equation(s):
// \b2v_inst34|Selector218~5_combout  = (\b2v_inst14|WideOr2~combout  & (((\b2v_inst14|WideOr5~combout )))) # (!\b2v_inst14|WideOr2~combout  & ((\b2v_inst14|WideOr5~combout  & (\b2v_inst34|seg_temp4 [0])) # (!\b2v_inst14|WideOr5~combout  & 
// ((\b2v_inst34|seg_temp2 [0])))))

	.clk(gnd),
	.dataa(\b2v_inst34|seg_temp4 [0]),
	.datab(\b2v_inst34|seg_temp2 [0]),
	.datac(\b2v_inst14|WideOr2~combout ),
	.datad(\b2v_inst14|WideOr5~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Selector218~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Selector218~5 .lut_mask = "fa0c";
defparam \b2v_inst34|Selector218~5 .operation_mode = "normal";
defparam \b2v_inst34|Selector218~5 .output_mode = "comb_only";
defparam \b2v_inst34|Selector218~5 .register_cascade_mode = "off";
defparam \b2v_inst34|Selector218~5 .sum_lutc_input = "datac";
defparam \b2v_inst34|Selector218~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y9_N2
maxii_lcell \b2v_inst34|Selector218~6 (
// Equation(s):
// \b2v_inst34|Selector218~6_combout  = (\b2v_inst14|WideOr2~combout  & ((\b2v_inst34|Selector218~5_combout  & (\b2v_inst34|seg_temp12 [0])) # (!\b2v_inst34|Selector218~5_combout  & ((\b2v_inst34|seg_temp10 [0]))))) # (!\b2v_inst14|WideOr2~combout  & 
// (((\b2v_inst34|Selector218~5_combout ))))

	.clk(gnd),
	.dataa(\b2v_inst34|seg_temp12 [0]),
	.datab(\b2v_inst34|seg_temp10 [0]),
	.datac(\b2v_inst14|WideOr2~combout ),
	.datad(\b2v_inst34|Selector218~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Selector218~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Selector218~6 .lut_mask = "afc0";
defparam \b2v_inst34|Selector218~6 .operation_mode = "normal";
defparam \b2v_inst34|Selector218~6 .output_mode = "comb_only";
defparam \b2v_inst34|Selector218~6 .register_cascade_mode = "off";
defparam \b2v_inst34|Selector218~6 .sum_lutc_input = "datac";
defparam \b2v_inst34|Selector218~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y6_N7
maxii_lcell \b2v_inst34|Selector218~7 (
// Equation(s):
// \b2v_inst34|Selector218~7_combout  = (\b2v_inst34|Selector222~2_combout  & ((\b2v_inst34|Selector222~3_combout  & (\b2v_inst34|seg_temp8 [0])) # (!\b2v_inst34|Selector222~3_combout  & ((\b2v_inst34|Selector218~6_combout ))))) # 
// (!\b2v_inst34|Selector222~2_combout  & (((!\b2v_inst34|Selector222~3_combout ))))

	.clk(gnd),
	.dataa(\b2v_inst34|seg_temp8 [0]),
	.datab(\b2v_inst34|Selector222~2_combout ),
	.datac(\b2v_inst34|Selector222~3_combout ),
	.datad(\b2v_inst34|Selector218~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Selector218~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Selector218~7 .lut_mask = "8f83";
defparam \b2v_inst34|Selector218~7 .operation_mode = "normal";
defparam \b2v_inst34|Selector218~7 .output_mode = "comb_only";
defparam \b2v_inst34|Selector218~7 .register_cascade_mode = "off";
defparam \b2v_inst34|Selector218~7 .sum_lutc_input = "datac";
defparam \b2v_inst34|Selector218~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y6_N6
maxii_lcell \b2v_inst34|Selector218~8 (
// Equation(s):
// \b2v_inst34|Selector218~8_combout  = (\b2v_inst30|always5~3_combout  & ((\b2v_inst34|Selector218~7_combout  & (\b2v_inst34|seg_temp6 [0])) # (!\b2v_inst34|Selector218~7_combout  & ((\b2v_inst34|seg_temp14 [0]))))) # (!\b2v_inst30|always5~3_combout  & 
// (((\b2v_inst34|Selector218~7_combout ))))

	.clk(gnd),
	.dataa(\b2v_inst34|seg_temp6 [0]),
	.datab(\b2v_inst30|always5~3_combout ),
	.datac(\b2v_inst34|seg_temp14 [0]),
	.datad(\b2v_inst34|Selector218~7_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Selector218~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Selector218~8 .lut_mask = "bbc0";
defparam \b2v_inst34|Selector218~8 .operation_mode = "normal";
defparam \b2v_inst34|Selector218~8 .output_mode = "comb_only";
defparam \b2v_inst34|Selector218~8 .register_cascade_mode = "off";
defparam \b2v_inst34|Selector218~8 .sum_lutc_input = "datac";
defparam \b2v_inst34|Selector218~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y6_N7
maxii_lcell \b2v_inst34|Selector218~9 (
// Equation(s):
// \b2v_inst34|Selector218~9_combout  = ((\b2v_inst34|Selector218~4_combout  & ((\b2v_inst34|Selector218~8_combout ) # (!\b2v_inst34|Selector222~1_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst34|Selector222~1_combout ),
	.datac(\b2v_inst34|Selector218~4_combout ),
	.datad(\b2v_inst34|Selector218~8_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Selector218~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Selector218~9 .lut_mask = "f030";
defparam \b2v_inst34|Selector218~9 .operation_mode = "normal";
defparam \b2v_inst34|Selector218~9 .output_mode = "comb_only";
defparam \b2v_inst34|Selector218~9 .register_cascade_mode = "off";
defparam \b2v_inst34|Selector218~9 .sum_lutc_input = "datac";
defparam \b2v_inst34|Selector218~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y6_N8
maxii_lcell \b2v_inst34|seg[0] (
// Equation(s):
// \b2v_inst34|seg [0] = ((\b2v_inst34|seg[6]~0_combout  & (\b2v_inst34|seg [0])) # (!\b2v_inst34|seg[6]~0_combout  & ((\b2v_inst34|Selector218~9_combout ))))

	.clk(gnd),
	.dataa(\b2v_inst34|seg [0]),
	.datab(vcc),
	.datac(\b2v_inst34|seg[6]~0_combout ),
	.datad(\b2v_inst34|Selector218~9_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|seg [0]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|seg[0] .lut_mask = "afa0";
defparam \b2v_inst34|seg[0] .operation_mode = "normal";
defparam \b2v_inst34|seg[0] .output_mode = "comb_only";
defparam \b2v_inst34|seg[0] .register_cascade_mode = "off";
defparam \b2v_inst34|seg[0] .sum_lutc_input = "datac";
defparam \b2v_inst34|seg[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y6_N0
maxii_lcell \b2v_inst34|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17 (
// Equation(s):
// \b2v_inst34|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17_cout0  = CARRY((\b2v_inst14|cnt_u2 [1]))
// \b2v_inst34|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17COUT1_21  = CARRY((\b2v_inst14|cnt_u2 [1]))

	.clk(gnd),
	.dataa(\b2v_inst14|cnt_u2 [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~15 ),
	.regout(),
	.cout(),
	.cout0(\b2v_inst34|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17_cout0 ),
	.cout1(\b2v_inst34|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17COUT1_21 ));
// synopsys translate_off
defparam \b2v_inst34|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17 .lut_mask = "ffaa";
defparam \b2v_inst34|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17 .operation_mode = "arithmetic";
defparam \b2v_inst34|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17 .output_mode = "none";
defparam \b2v_inst34|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17 .register_cascade_mode = "off";
defparam \b2v_inst34|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17 .sum_lutc_input = "datac";
defparam \b2v_inst34|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y6_N1
maxii_lcell \b2v_inst34|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12 (
// Equation(s):
// \b2v_inst34|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12_cout0  = CARRY(((!\b2v_inst14|cnt_u2 [2] & !\b2v_inst34|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17_cout0 )))
// \b2v_inst34|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12COUT1_22  = CARRY(((!\b2v_inst14|cnt_u2 [2] & !\b2v_inst34|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17COUT1_21 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst14|cnt_u2 [2]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\b2v_inst34|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17_cout0 ),
	.cin1(\b2v_inst34|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17COUT1_21 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10 ),
	.regout(),
	.cout(),
	.cout0(\b2v_inst34|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12_cout0 ),
	.cout1(\b2v_inst34|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12COUT1_22 ));
// synopsys translate_off
defparam \b2v_inst34|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12 .cin0_used = "true";
defparam \b2v_inst34|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12 .cin1_used = "true";
defparam \b2v_inst34|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12 .lut_mask = "ff03";
defparam \b2v_inst34|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12 .operation_mode = "arithmetic";
defparam \b2v_inst34|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12 .output_mode = "none";
defparam \b2v_inst34|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12 .register_cascade_mode = "off";
defparam \b2v_inst34|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12 .sum_lutc_input = "cin";
defparam \b2v_inst34|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y6_N2
maxii_lcell \b2v_inst34|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7 (
// Equation(s):
// \b2v_inst34|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7_cout0  = CARRY((\b2v_inst14|cnt_u2 [3] & ((!\b2v_inst34|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12_cout0 ))))
// \b2v_inst34|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7COUT1_23  = CARRY((\b2v_inst14|cnt_u2 [3] & ((!\b2v_inst34|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12COUT1_22 ))))

	.clk(gnd),
	.dataa(\b2v_inst14|cnt_u2 [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\b2v_inst34|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12_cout0 ),
	.cin1(\b2v_inst34|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12COUT1_22 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5 ),
	.regout(),
	.cout(),
	.cout0(\b2v_inst34|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7_cout0 ),
	.cout1(\b2v_inst34|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7COUT1_23 ));
// synopsys translate_off
defparam \b2v_inst34|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7 .cin0_used = "true";
defparam \b2v_inst34|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7 .cin1_used = "true";
defparam \b2v_inst34|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7 .lut_mask = "ff0a";
defparam \b2v_inst34|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7 .operation_mode = "arithmetic";
defparam \b2v_inst34|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7 .output_mode = "none";
defparam \b2v_inst34|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7 .register_cascade_mode = "off";
defparam \b2v_inst34|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7 .sum_lutc_input = "cin";
defparam \b2v_inst34|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y6_N3
maxii_lcell \b2v_inst34|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 (
// Equation(s):
// \b2v_inst34|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout  = (((\b2v_inst34|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7_cout0 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\b2v_inst34|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7_cout0 ),
	.cin1(\b2v_inst34|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7COUT1_23 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 .cin0_used = "true";
defparam \b2v_inst34|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 .cin1_used = "true";
defparam \b2v_inst34|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 .lut_mask = "f0f0";
defparam \b2v_inst34|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 .operation_mode = "normal";
defparam \b2v_inst34|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 .output_mode = "comb_only";
defparam \b2v_inst34|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 .register_cascade_mode = "off";
defparam \b2v_inst34|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 .sum_lutc_input = "cin";
defparam \b2v_inst34|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y4_N1
maxii_lcell \b2v_inst34|Div2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17 (
// Equation(s):
// \b2v_inst34|Div2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17_cout0  = CARRY((\b2v_inst14|cnt_u3 [1]))
// \b2v_inst34|Div2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17COUT1_21  = CARRY((\b2v_inst14|cnt_u3 [1]))

	.clk(gnd),
	.dataa(\b2v_inst14|cnt_u3 [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Div2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~15 ),
	.regout(),
	.cout(),
	.cout0(\b2v_inst34|Div2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17_cout0 ),
	.cout1(\b2v_inst34|Div2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17COUT1_21 ));
// synopsys translate_off
defparam \b2v_inst34|Div2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17 .lut_mask = "ffaa";
defparam \b2v_inst34|Div2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17 .operation_mode = "arithmetic";
defparam \b2v_inst34|Div2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17 .output_mode = "none";
defparam \b2v_inst34|Div2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17 .register_cascade_mode = "off";
defparam \b2v_inst34|Div2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17 .sum_lutc_input = "datac";
defparam \b2v_inst34|Div2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y4_N2
maxii_lcell \b2v_inst34|Div2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12 (
// Equation(s):
// \b2v_inst34|Div2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12_cout0  = CARRY(((!\b2v_inst14|cnt_u3 [2] & !\b2v_inst34|Div2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17_cout0 )))
// \b2v_inst34|Div2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12COUT1_22  = CARRY(((!\b2v_inst14|cnt_u3 [2] & !\b2v_inst34|Div2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17COUT1_21 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst14|cnt_u3 [2]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\b2v_inst34|Div2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17_cout0 ),
	.cin1(\b2v_inst34|Div2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17COUT1_21 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Div2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10 ),
	.regout(),
	.cout(),
	.cout0(\b2v_inst34|Div2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12_cout0 ),
	.cout1(\b2v_inst34|Div2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12COUT1_22 ));
// synopsys translate_off
defparam \b2v_inst34|Div2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12 .cin0_used = "true";
defparam \b2v_inst34|Div2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12 .cin1_used = "true";
defparam \b2v_inst34|Div2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12 .lut_mask = "ff03";
defparam \b2v_inst34|Div2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12 .operation_mode = "arithmetic";
defparam \b2v_inst34|Div2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12 .output_mode = "none";
defparam \b2v_inst34|Div2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12 .register_cascade_mode = "off";
defparam \b2v_inst34|Div2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12 .sum_lutc_input = "cin";
defparam \b2v_inst34|Div2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y4_N3
maxii_lcell \b2v_inst34|Div2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7 (
// Equation(s):
// \b2v_inst34|Div2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7_cout0  = CARRY(((\b2v_inst14|cnt_u3 [3] & !\b2v_inst34|Div2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12_cout0 )))
// \b2v_inst34|Div2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7COUT1_23  = CARRY(((\b2v_inst14|cnt_u3 [3] & !\b2v_inst34|Div2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12COUT1_22 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst14|cnt_u3 [3]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\b2v_inst34|Div2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12_cout0 ),
	.cin1(\b2v_inst34|Div2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12COUT1_22 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Div2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5 ),
	.regout(),
	.cout(),
	.cout0(\b2v_inst34|Div2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7_cout0 ),
	.cout1(\b2v_inst34|Div2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7COUT1_23 ));
// synopsys translate_off
defparam \b2v_inst34|Div2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7 .cin0_used = "true";
defparam \b2v_inst34|Div2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7 .cin1_used = "true";
defparam \b2v_inst34|Div2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7 .lut_mask = "ff0c";
defparam \b2v_inst34|Div2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7 .operation_mode = "arithmetic";
defparam \b2v_inst34|Div2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7 .output_mode = "none";
defparam \b2v_inst34|Div2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7 .register_cascade_mode = "off";
defparam \b2v_inst34|Div2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7 .sum_lutc_input = "cin";
defparam \b2v_inst34|Div2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y4_N4
maxii_lcell \b2v_inst34|Div2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 (
// Equation(s):
// \b2v_inst34|Div2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout  = (((\b2v_inst34|Div2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7_cout0 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\b2v_inst34|Div2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7_cout0 ),
	.cin1(\b2v_inst34|Div2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7COUT1_23 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Div2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Div2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 .cin0_used = "true";
defparam \b2v_inst34|Div2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 .cin1_used = "true";
defparam \b2v_inst34|Div2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 .lut_mask = "f0f0";
defparam \b2v_inst34|Div2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 .operation_mode = "normal";
defparam \b2v_inst34|Div2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 .output_mode = "comb_only";
defparam \b2v_inst34|Div2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 .register_cascade_mode = "off";
defparam \b2v_inst34|Div2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 .sum_lutc_input = "cin";
defparam \b2v_inst34|Div2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y4_N0
maxii_lcell \b2v_inst34|Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17 (
// Equation(s):
// \b2v_inst34|Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17_cout0  = CARRY((\b2v_inst14|cnt_u1 [1]))
// \b2v_inst34|Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17COUT1_21  = CARRY((\b2v_inst14|cnt_u1 [1]))

	.clk(gnd),
	.dataa(\b2v_inst14|cnt_u1 [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~15 ),
	.regout(),
	.cout(),
	.cout0(\b2v_inst34|Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17_cout0 ),
	.cout1(\b2v_inst34|Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17COUT1_21 ));
// synopsys translate_off
defparam \b2v_inst34|Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17 .lut_mask = "ffaa";
defparam \b2v_inst34|Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17 .operation_mode = "arithmetic";
defparam \b2v_inst34|Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17 .output_mode = "none";
defparam \b2v_inst34|Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17 .register_cascade_mode = "off";
defparam \b2v_inst34|Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17 .sum_lutc_input = "datac";
defparam \b2v_inst34|Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y4_N1
maxii_lcell \b2v_inst34|Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12 (
// Equation(s):
// \b2v_inst34|Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12_cout0  = CARRY(((!\b2v_inst14|cnt_u1 [2] & !\b2v_inst34|Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17_cout0 )))
// \b2v_inst34|Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12COUT1_22  = CARRY(((!\b2v_inst14|cnt_u1 [2] & !\b2v_inst34|Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17COUT1_21 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst14|cnt_u1 [2]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\b2v_inst34|Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17_cout0 ),
	.cin1(\b2v_inst34|Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17COUT1_21 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10 ),
	.regout(),
	.cout(),
	.cout0(\b2v_inst34|Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12_cout0 ),
	.cout1(\b2v_inst34|Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12COUT1_22 ));
// synopsys translate_off
defparam \b2v_inst34|Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12 .cin0_used = "true";
defparam \b2v_inst34|Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12 .cin1_used = "true";
defparam \b2v_inst34|Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12 .lut_mask = "ff03";
defparam \b2v_inst34|Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12 .operation_mode = "arithmetic";
defparam \b2v_inst34|Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12 .output_mode = "none";
defparam \b2v_inst34|Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12 .register_cascade_mode = "off";
defparam \b2v_inst34|Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12 .sum_lutc_input = "cin";
defparam \b2v_inst34|Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y4_N2
maxii_lcell \b2v_inst34|Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7 (
// Equation(s):
// \b2v_inst34|Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7_cout0  = CARRY((\b2v_inst14|cnt_u1 [3] & ((!\b2v_inst34|Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12_cout0 ))))
// \b2v_inst34|Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7COUT1_23  = CARRY((\b2v_inst14|cnt_u1 [3] & ((!\b2v_inst34|Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12COUT1_22 ))))

	.clk(gnd),
	.dataa(\b2v_inst14|cnt_u1 [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\b2v_inst34|Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12_cout0 ),
	.cin1(\b2v_inst34|Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12COUT1_22 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5 ),
	.regout(),
	.cout(),
	.cout0(\b2v_inst34|Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7_cout0 ),
	.cout1(\b2v_inst34|Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7COUT1_23 ));
// synopsys translate_off
defparam \b2v_inst34|Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7 .cin0_used = "true";
defparam \b2v_inst34|Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7 .cin1_used = "true";
defparam \b2v_inst34|Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7 .lut_mask = "ff0a";
defparam \b2v_inst34|Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7 .operation_mode = "arithmetic";
defparam \b2v_inst34|Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7 .output_mode = "none";
defparam \b2v_inst34|Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7 .register_cascade_mode = "off";
defparam \b2v_inst34|Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7 .sum_lutc_input = "cin";
defparam \b2v_inst34|Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y4_N3
maxii_lcell \b2v_inst34|Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 (
// Equation(s):
// \b2v_inst34|Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout  = (((\b2v_inst34|Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7_cout0 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\b2v_inst34|Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7_cout0 ),
	.cin1(\b2v_inst34|Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7COUT1_23 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 .cin0_used = "true";
defparam \b2v_inst34|Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 .cin1_used = "true";
defparam \b2v_inst34|Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 .lut_mask = "f0f0";
defparam \b2v_inst34|Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 .operation_mode = "normal";
defparam \b2v_inst34|Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 .output_mode = "comb_only";
defparam \b2v_inst34|Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 .register_cascade_mode = "off";
defparam \b2v_inst34|Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 .sum_lutc_input = "cin";
defparam \b2v_inst34|Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y4_N4
maxii_lcell \b2v_inst34|Selector62~0 (
// Equation(s):
// \b2v_inst34|Selector62~0_combout  = (\b2v_inst34|p2.count.111_5450~combout  & (((!\b2v_inst34|Div2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout  & \b2v_inst34|p2.count.101_5464~combout )) # 
// (!\b2v_inst34|Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout ))) # (!\b2v_inst34|p2.count.111_5450~combout  & (!\b2v_inst34|Div2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout  & 
// (\b2v_inst34|p2.count.101_5464~combout )))

	.clk(gnd),
	.dataa(\b2v_inst34|p2.count.111_5450~combout ),
	.datab(\b2v_inst34|Div2|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout ),
	.datac(\b2v_inst34|p2.count.101_5464~combout ),
	.datad(\b2v_inst34|Div3|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Selector62~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Selector62~0 .lut_mask = "30ba";
defparam \b2v_inst34|Selector62~0 .operation_mode = "normal";
defparam \b2v_inst34|Selector62~0 .output_mode = "comb_only";
defparam \b2v_inst34|Selector62~0 .register_cascade_mode = "off";
defparam \b2v_inst34|Selector62~0 .sum_lutc_input = "datac";
defparam \b2v_inst34|Selector62~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y4_N5
maxii_lcell \b2v_inst34|Selector62~1 (
// Equation(s):
// \b2v_inst34|Selector62~1_combout  = ((\b2v_inst34|Selector62~0_combout ) # ((\b2v_inst34|p2.count.011_5478~combout  & !\b2v_inst34|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst34|p2.count.011_5478~combout ),
	.datac(\b2v_inst34|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout ),
	.datad(\b2v_inst34|Selector62~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Selector62~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Selector62~1 .lut_mask = "ff0c";
defparam \b2v_inst34|Selector62~1 .operation_mode = "normal";
defparam \b2v_inst34|Selector62~1 .output_mode = "comb_only";
defparam \b2v_inst34|Selector62~1 .register_cascade_mode = "off";
defparam \b2v_inst34|Selector62~1 .sum_lutc_input = "datac";
defparam \b2v_inst34|Selector62~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y4_N6
maxii_lcell \b2v_inst34|seg_tempna[0]~0 (
// Equation(s):
// \b2v_inst34|seg_tempna[0]~0_combout  = (\b2v_inst34|WideOr12~0_combout  & (((\b2v_inst14|WideOr2~combout ) # (!\b2v_inst14|WideOr3~combout )) # (!\b2v_inst14|WideOr4~combout )))

	.clk(gnd),
	.dataa(\b2v_inst14|WideOr4~combout ),
	.datab(\b2v_inst34|WideOr12~0_combout ),
	.datac(\b2v_inst14|WideOr2~combout ),
	.datad(\b2v_inst14|WideOr3~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|seg_tempna[0]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|seg_tempna[0]~0 .lut_mask = "c4cc";
defparam \b2v_inst34|seg_tempna[0]~0 .operation_mode = "normal";
defparam \b2v_inst34|seg_tempna[0]~0 .output_mode = "comb_only";
defparam \b2v_inst34|seg_tempna[0]~0 .register_cascade_mode = "off";
defparam \b2v_inst34|seg_tempna[0]~0 .sum_lutc_input = "datac";
defparam \b2v_inst34|seg_tempna[0]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y4_N7
maxii_lcell \b2v_inst34|seg_tempna[1] (
// Equation(s):
// \b2v_inst34|seg_tempna [1] = ((\b2v_inst34|seg_tempna[0]~0_combout  & (\b2v_inst34|Selector62~1_combout )) # (!\b2v_inst34|seg_tempna[0]~0_combout  & ((\b2v_inst34|seg_tempna [1]))))

	.clk(gnd),
	.dataa(\b2v_inst34|Selector62~1_combout ),
	.datab(vcc),
	.datac(\b2v_inst34|seg_tempna [1]),
	.datad(\b2v_inst34|seg_tempna[0]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|seg_tempna [1]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|seg_tempna[1] .lut_mask = "aaf0";
defparam \b2v_inst34|seg_tempna[1] .operation_mode = "normal";
defparam \b2v_inst34|seg_tempna[1] .output_mode = "comb_only";
defparam \b2v_inst34|seg_tempna[1] .register_cascade_mode = "off";
defparam \b2v_inst34|seg_tempna[1] .sum_lutc_input = "datac";
defparam \b2v_inst34|seg_tempna[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y1_N3
maxii_lcell \b2v_inst34|Mux21~0 (
// Equation(s):
// \b2v_inst34|Mux21~0_combout  = (!\b2v_inst34|Mod1|auto_generated|divider|divider|StageOut[23]~2_combout  & ((\b2v_inst14|cnt_u2 [0] & ((\b2v_inst34|Mod1|auto_generated|divider|divider|StageOut[21]~0_combout ) # 
// (!\b2v_inst34|Mod1|auto_generated|divider|divider|StageOut[22]~1_combout ))) # (!\b2v_inst14|cnt_u2 [0] & (\b2v_inst34|Mod1|auto_generated|divider|divider|StageOut[21]~0_combout  & !\b2v_inst34|Mod1|auto_generated|divider|divider|StageOut[22]~1_combout 
// ))))

	.clk(gnd),
	.dataa(\b2v_inst34|Mod1|auto_generated|divider|divider|StageOut[23]~2_combout ),
	.datab(\b2v_inst14|cnt_u2 [0]),
	.datac(\b2v_inst34|Mod1|auto_generated|divider|divider|StageOut[21]~0_combout ),
	.datad(\b2v_inst34|Mod1|auto_generated|divider|divider|StageOut[22]~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Mux21~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Mux21~0 .lut_mask = "4054";
defparam \b2v_inst34|Mux21~0 .operation_mode = "normal";
defparam \b2v_inst34|Mux21~0 .output_mode = "comb_only";
defparam \b2v_inst34|Mux21~0 .register_cascade_mode = "off";
defparam \b2v_inst34|Mux21~0 .sum_lutc_input = "datac";
defparam \b2v_inst34|Mux21~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y1_N2
maxii_lcell \b2v_inst34|Mux52~0 (
// Equation(s):
// \b2v_inst34|Mux52~0_combout  = (!\b2v_inst34|Mod3|auto_generated|divider|divider|StageOut[23]~2_combout  & ((\b2v_inst34|Mod3|auto_generated|divider|divider|StageOut[22]~1_combout  & (\b2v_inst14|cnt_u3 [0] & 
// \b2v_inst34|Mod3|auto_generated|divider|divider|StageOut[21]~0_combout )) # (!\b2v_inst34|Mod3|auto_generated|divider|divider|StageOut[22]~1_combout  & ((\b2v_inst14|cnt_u3 [0]) # (\b2v_inst34|Mod3|auto_generated|divider|divider|StageOut[21]~0_combout 
// )))))

	.clk(gnd),
	.dataa(\b2v_inst34|Mod3|auto_generated|divider|divider|StageOut[22]~1_combout ),
	.datab(\b2v_inst14|cnt_u3 [0]),
	.datac(\b2v_inst34|Mod3|auto_generated|divider|divider|StageOut[23]~2_combout ),
	.datad(\b2v_inst34|Mod3|auto_generated|divider|divider|StageOut[21]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Mux52~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Mux52~0 .lut_mask = "0d04";
defparam \b2v_inst34|Mux52~0 .operation_mode = "normal";
defparam \b2v_inst34|Mux52~0 .output_mode = "comb_only";
defparam \b2v_inst34|Mux52~0 .register_cascade_mode = "off";
defparam \b2v_inst34|Mux52~0 .sum_lutc_input = "datac";
defparam \b2v_inst34|Mux52~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y1_N4
maxii_lcell \b2v_inst34|Mux53~0 (
// Equation(s):
// \b2v_inst34|Mux53~0_combout  = (!\b2v_inst34|Mod5|auto_generated|divider|divider|StageOut[23]~2_combout  & ((\b2v_inst14|cnt_u1 [0] & ((\b2v_inst34|Mod5|auto_generated|divider|divider|StageOut[21]~0_combout ) # 
// (!\b2v_inst34|Mod5|auto_generated|divider|divider|StageOut[22]~1_combout ))) # (!\b2v_inst14|cnt_u1 [0] & (\b2v_inst34|Mod5|auto_generated|divider|divider|StageOut[21]~0_combout  & !\b2v_inst34|Mod5|auto_generated|divider|divider|StageOut[22]~1_combout 
// ))))

	.clk(gnd),
	.dataa(\b2v_inst14|cnt_u1 [0]),
	.datab(\b2v_inst34|Mod5|auto_generated|divider|divider|StageOut[23]~2_combout ),
	.datac(\b2v_inst34|Mod5|auto_generated|divider|divider|StageOut[21]~0_combout ),
	.datad(\b2v_inst34|Mod5|auto_generated|divider|divider|StageOut[22]~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Mux53~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Mux53~0 .lut_mask = "2032";
defparam \b2v_inst34|Mux53~0 .operation_mode = "normal";
defparam \b2v_inst34|Mux53~0 .output_mode = "comb_only";
defparam \b2v_inst34|Mux53~0 .register_cascade_mode = "off";
defparam \b2v_inst34|Mux53~0 .sum_lutc_input = "datac";
defparam \b2v_inst34|Mux53~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y1_N5
maxii_lcell \b2v_inst34|Selector55~0 (
// Equation(s):
// \b2v_inst34|Selector55~0_combout  = (\b2v_inst34|p2.count.110_5457~combout  & (((\b2v_inst34|p2.count.100_5471~combout  & !\b2v_inst34|Mux52~0_combout )) # (!\b2v_inst34|Mux53~0_combout ))) # (!\b2v_inst34|p2.count.110_5457~combout  & 
// (\b2v_inst34|p2.count.100_5471~combout  & (!\b2v_inst34|Mux52~0_combout )))

	.clk(gnd),
	.dataa(\b2v_inst34|p2.count.110_5457~combout ),
	.datab(\b2v_inst34|p2.count.100_5471~combout ),
	.datac(\b2v_inst34|Mux52~0_combout ),
	.datad(\b2v_inst34|Mux53~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Selector55~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Selector55~0 .lut_mask = "0cae";
defparam \b2v_inst34|Selector55~0 .operation_mode = "normal";
defparam \b2v_inst34|Selector55~0 .output_mode = "comb_only";
defparam \b2v_inst34|Selector55~0 .register_cascade_mode = "off";
defparam \b2v_inst34|Selector55~0 .sum_lutc_input = "datac";
defparam \b2v_inst34|Selector55~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y1_N6
maxii_lcell \b2v_inst34|Selector55~1 (
// Equation(s):
// \b2v_inst34|Selector55~1_combout  = ((\b2v_inst34|Selector55~0_combout ) # ((!\b2v_inst34|Mux21~0_combout  & \b2v_inst34|p2.count.010_5485~combout )))

	.clk(gnd),
	.dataa(\b2v_inst34|Mux21~0_combout ),
	.datab(vcc),
	.datac(\b2v_inst34|p2.count.010_5485~combout ),
	.datad(\b2v_inst34|Selector55~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Selector55~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Selector55~1 .lut_mask = "ff50";
defparam \b2v_inst34|Selector55~1 .operation_mode = "normal";
defparam \b2v_inst34|Selector55~1 .output_mode = "comb_only";
defparam \b2v_inst34|Selector55~1 .register_cascade_mode = "off";
defparam \b2v_inst34|Selector55~1 .sum_lutc_input = "datac";
defparam \b2v_inst34|Selector55~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y1_N1
maxii_lcell \b2v_inst34|seg_tempnb[1] (
// Equation(s):
// \b2v_inst34|seg_tempnb [1] = ((\b2v_inst34|seg_tempnb[0]~3_combout  & ((\b2v_inst34|Selector55~1_combout ))) # (!\b2v_inst34|seg_tempnb[0]~3_combout  & (\b2v_inst34|seg_tempnb [1])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst34|seg_tempnb [1]),
	.datac(\b2v_inst34|Selector55~1_combout ),
	.datad(\b2v_inst34|seg_tempnb[0]~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|seg_tempnb [1]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|seg_tempnb[1] .lut_mask = "f0cc";
defparam \b2v_inst34|seg_tempnb[1] .operation_mode = "normal";
defparam \b2v_inst34|seg_tempnb[1] .output_mode = "comb_only";
defparam \b2v_inst34|seg_tempnb[1] .register_cascade_mode = "off";
defparam \b2v_inst34|seg_tempnb[1] .sum_lutc_input = "datac";
defparam \b2v_inst34|seg_tempnb[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y5_N1
maxii_lcell \b2v_inst34|Selector219~4 (
// Equation(s):
// \b2v_inst34|Selector219~4_combout  = (\b2v_inst34|Selector222~1_combout  & ((\b2v_inst34|seg_tempna [1]) # ((\b2v_inst34|Selector222~0_combout )))) # (!\b2v_inst34|Selector222~1_combout  & (((\b2v_inst34|seg_tempnb [1] & !\b2v_inst34|Selector222~0_combout 
// ))))

	.clk(gnd),
	.dataa(\b2v_inst34|seg_tempna [1]),
	.datab(\b2v_inst34|Selector222~1_combout ),
	.datac(\b2v_inst34|seg_tempnb [1]),
	.datad(\b2v_inst34|Selector222~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Selector219~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Selector219~4 .lut_mask = "ccb8";
defparam \b2v_inst34|Selector219~4 .operation_mode = "normal";
defparam \b2v_inst34|Selector219~4 .output_mode = "comb_only";
defparam \b2v_inst34|Selector219~4 .register_cascade_mode = "off";
defparam \b2v_inst34|Selector219~4 .sum_lutc_input = "datac";
defparam \b2v_inst34|Selector219~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y8_N8
maxii_lcell \b2v_inst34|WideOr43~1 (
// Equation(s):
// \b2v_inst34|WideOr43~1_combout  = (!\b2v_inst34|C.01001_5819~combout  & (!\b2v_inst34|C.01110_5759~combout  & (!\b2v_inst34|C.01010_5807~combout  & !\b2v_inst34|C.01000_5831~combout )))

	.clk(gnd),
	.dataa(\b2v_inst34|C.01001_5819~combout ),
	.datab(\b2v_inst34|C.01110_5759~combout ),
	.datac(\b2v_inst34|C.01010_5807~combout ),
	.datad(\b2v_inst34|C.01000_5831~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|WideOr43~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|WideOr43~1 .lut_mask = "0001";
defparam \b2v_inst34|WideOr43~1 .operation_mode = "normal";
defparam \b2v_inst34|WideOr43~1 .output_mode = "comb_only";
defparam \b2v_inst34|WideOr43~1 .register_cascade_mode = "off";
defparam \b2v_inst34|WideOr43~1 .sum_lutc_input = "datac";
defparam \b2v_inst34|WideOr43~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y8_N0
maxii_lcell \b2v_inst34|seg_temp14[1] (
// Equation(s):
// \b2v_inst34|seg_temp14 [1] = ((\b2v_inst34|seg_temp14[0]~1_combout  & ((\b2v_inst34|WideOr43~1_combout ))) # (!\b2v_inst34|seg_temp14[0]~1_combout  & (\b2v_inst34|seg_temp14 [1])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst34|seg_temp14 [1]),
	.datac(\b2v_inst34|seg_temp14[0]~1_combout ),
	.datad(\b2v_inst34|WideOr43~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|seg_temp14 [1]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|seg_temp14[1] .lut_mask = "fc0c";
defparam \b2v_inst34|seg_temp14[1] .operation_mode = "normal";
defparam \b2v_inst34|seg_temp14[1] .output_mode = "comb_only";
defparam \b2v_inst34|seg_temp14[1] .register_cascade_mode = "off";
defparam \b2v_inst34|seg_temp14[1] .sum_lutc_input = "datac";
defparam \b2v_inst34|seg_temp14[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y8_N8
maxii_lcell \b2v_inst34|seg_temp2[1]~4 (
// Equation(s):
// \b2v_inst34|seg_temp2[1]~4_combout  = (\b2v_inst34|Equal3~3_combout ) # ((!\b2v_inst34|C.01110_5759~combout  & (!\b2v_inst34|C.01000_5831~combout  & \b2v_inst34|WideOr43~0_combout )))

	.clk(gnd),
	.dataa(\b2v_inst34|C.01110_5759~combout ),
	.datab(\b2v_inst34|C.01000_5831~combout ),
	.datac(\b2v_inst34|WideOr43~0_combout ),
	.datad(\b2v_inst34|Equal3~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|seg_temp2[1]~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|seg_temp2[1]~4 .lut_mask = "ff10";
defparam \b2v_inst34|seg_temp2[1]~4 .operation_mode = "normal";
defparam \b2v_inst34|seg_temp2[1]~4 .output_mode = "comb_only";
defparam \b2v_inst34|seg_temp2[1]~4 .register_cascade_mode = "off";
defparam \b2v_inst34|seg_temp2[1]~4 .sum_lutc_input = "datac";
defparam \b2v_inst34|seg_temp2[1]~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y8_N7
maxii_lcell \b2v_inst34|seg_temp6[1] (
// Equation(s):
// \b2v_inst34|seg_temp6 [1] = ((\b2v_inst34|seg_temp6[0]~0_combout  & ((\b2v_inst34|seg_temp2[1]~4_combout ))) # (!\b2v_inst34|seg_temp6[0]~0_combout  & (\b2v_inst34|seg_temp6 [1])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst34|seg_temp6[0]~0_combout ),
	.datac(\b2v_inst34|seg_temp6 [1]),
	.datad(\b2v_inst34|seg_temp2[1]~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|seg_temp6 [1]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|seg_temp6[1] .lut_mask = "fc30";
defparam \b2v_inst34|seg_temp6[1] .operation_mode = "normal";
defparam \b2v_inst34|seg_temp6[1] .output_mode = "comb_only";
defparam \b2v_inst34|seg_temp6[1] .register_cascade_mode = "off";
defparam \b2v_inst34|seg_temp6[1] .sum_lutc_input = "datac";
defparam \b2v_inst34|seg_temp6[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y6_N6
maxii_lcell \b2v_inst34|Mux15~0 (
// Equation(s):
// \b2v_inst34|Mux15~0_combout  = (!\b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[28]~6_combout  & ((\b2v_inst34|sel61 [0] & ((\b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[26]~0_combout ) # 
// (!\b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[27]~3_combout ))) # (!\b2v_inst34|sel61 [0] & (\b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[26]~0_combout  & !\b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[27]~3_combout 
// ))))

	.clk(gnd),
	.dataa(\b2v_inst34|sel61 [0]),
	.datab(\b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[26]~0_combout ),
	.datac(\b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[27]~3_combout ),
	.datad(\b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[28]~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Mux15~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Mux15~0 .lut_mask = "008e";
defparam \b2v_inst34|Mux15~0 .operation_mode = "normal";
defparam \b2v_inst34|Mux15~0 .output_mode = "comb_only";
defparam \b2v_inst34|Mux15~0 .register_cascade_mode = "off";
defparam \b2v_inst34|Mux15~0 .sum_lutc_input = "datac";
defparam \b2v_inst34|Mux15~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y8_N1
maxii_lcell \b2v_inst34|seg_temp8[1] (
// Equation(s):
// \b2v_inst34|seg_temp8 [1] = ((\b2v_inst34|seg_temp8[0]~3_combout  & (!\b2v_inst34|Mux15~0_combout )) # (!\b2v_inst34|seg_temp8[0]~3_combout  & ((\b2v_inst34|seg_temp8 [1]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst34|seg_temp8[0]~3_combout ),
	.datac(\b2v_inst34|Mux15~0_combout ),
	.datad(\b2v_inst34|seg_temp8 [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|seg_temp8 [1]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|seg_temp8[1] .lut_mask = "3f0c";
defparam \b2v_inst34|seg_temp8[1] .operation_mode = "normal";
defparam \b2v_inst34|seg_temp8[1] .output_mode = "comb_only";
defparam \b2v_inst34|seg_temp8[1] .register_cascade_mode = "off";
defparam \b2v_inst34|seg_temp8[1] .sum_lutc_input = "datac";
defparam \b2v_inst34|seg_temp8[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y8_N6
maxii_lcell \b2v_inst34|seg_temp12[1] (
// Equation(s):
// \b2v_inst34|seg_temp12 [1] = ((\b2v_inst34|seg_temp12[0]~0_combout  & ((\b2v_inst34|WideOr43~1_combout ))) # (!\b2v_inst34|seg_temp12[0]~0_combout  & (\b2v_inst34|seg_temp12 [1])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst34|seg_temp12[0]~0_combout ),
	.datac(\b2v_inst34|seg_temp12 [1]),
	.datad(\b2v_inst34|WideOr43~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|seg_temp12 [1]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|seg_temp12[1] .lut_mask = "fc30";
defparam \b2v_inst34|seg_temp12[1] .operation_mode = "normal";
defparam \b2v_inst34|seg_temp12[1] .output_mode = "comb_only";
defparam \b2v_inst34|seg_temp12[1] .register_cascade_mode = "off";
defparam \b2v_inst34|seg_temp12[1] .sum_lutc_input = "datac";
defparam \b2v_inst34|seg_temp12[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y8_N3
maxii_lcell \b2v_inst34|seg_temp10[1] (
// Equation(s):
// \b2v_inst34|seg_temp10 [1] = ((\b2v_inst34|seg_temp10[0]~0_combout  & ((\b2v_inst34|WideOr43~1_combout ))) # (!\b2v_inst34|seg_temp10[0]~0_combout  & (\b2v_inst34|seg_temp10 [1])))

	.clk(gnd),
	.dataa(\b2v_inst34|seg_temp10 [1]),
	.datab(vcc),
	.datac(\b2v_inst34|seg_temp10[0]~0_combout ),
	.datad(\b2v_inst34|WideOr43~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|seg_temp10 [1]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|seg_temp10[1] .lut_mask = "fa0a";
defparam \b2v_inst34|seg_temp10[1] .operation_mode = "normal";
defparam \b2v_inst34|seg_temp10[1] .output_mode = "comb_only";
defparam \b2v_inst34|seg_temp10[1] .register_cascade_mode = "off";
defparam \b2v_inst34|seg_temp10[1] .sum_lutc_input = "datac";
defparam \b2v_inst34|seg_temp10[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y8_N6
maxii_lcell \b2v_inst34|seg_temp4[1] (
// Equation(s):
// \b2v_inst34|seg_temp4 [1] = ((\b2v_inst34|seg_temp4[0]~0_combout  & ((\b2v_inst34|seg_temp2[1]~4_combout ))) # (!\b2v_inst34|seg_temp4[0]~0_combout  & (\b2v_inst34|seg_temp4 [1])))

	.clk(gnd),
	.dataa(\b2v_inst34|seg_temp4 [1]),
	.datab(vcc),
	.datac(\b2v_inst34|seg_temp4[0]~0_combout ),
	.datad(\b2v_inst34|seg_temp2[1]~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|seg_temp4 [1]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|seg_temp4[1] .lut_mask = "fa0a";
defparam \b2v_inst34|seg_temp4[1] .operation_mode = "normal";
defparam \b2v_inst34|seg_temp4[1] .output_mode = "comb_only";
defparam \b2v_inst34|seg_temp4[1] .register_cascade_mode = "off";
defparam \b2v_inst34|seg_temp4[1] .sum_lutc_input = "datac";
defparam \b2v_inst34|seg_temp4[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y8_N9
maxii_lcell \b2v_inst34|seg_temp2[1] (
// Equation(s):
// \b2v_inst34|seg_temp2 [1] = ((\b2v_inst34|seg_temp2[0]~3_combout  & ((\b2v_inst34|seg_temp2[1]~4_combout ))) # (!\b2v_inst34|seg_temp2[0]~3_combout  & (\b2v_inst34|seg_temp2 [1])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst34|seg_temp2 [1]),
	.datac(\b2v_inst34|seg_temp2[0]~3_combout ),
	.datad(\b2v_inst34|seg_temp2[1]~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|seg_temp2 [1]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|seg_temp2[1] .lut_mask = "fc0c";
defparam \b2v_inst34|seg_temp2[1] .operation_mode = "normal";
defparam \b2v_inst34|seg_temp2[1] .output_mode = "comb_only";
defparam \b2v_inst34|seg_temp2[1] .register_cascade_mode = "off";
defparam \b2v_inst34|seg_temp2[1] .sum_lutc_input = "datac";
defparam \b2v_inst34|seg_temp2[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y8_N2
maxii_lcell \b2v_inst34|Selector219~5 (
// Equation(s):
// \b2v_inst34|Selector219~5_combout  = (\b2v_inst14|WideOr5~combout  & ((\b2v_inst34|seg_temp4 [1]) # ((\b2v_inst14|WideOr2~combout )))) # (!\b2v_inst14|WideOr5~combout  & (((\b2v_inst34|seg_temp2 [1] & !\b2v_inst14|WideOr2~combout ))))

	.clk(gnd),
	.dataa(\b2v_inst34|seg_temp4 [1]),
	.datab(\b2v_inst34|seg_temp2 [1]),
	.datac(\b2v_inst14|WideOr5~combout ),
	.datad(\b2v_inst14|WideOr2~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Selector219~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Selector219~5 .lut_mask = "f0ac";
defparam \b2v_inst34|Selector219~5 .operation_mode = "normal";
defparam \b2v_inst34|Selector219~5 .output_mode = "comb_only";
defparam \b2v_inst34|Selector219~5 .register_cascade_mode = "off";
defparam \b2v_inst34|Selector219~5 .sum_lutc_input = "datac";
defparam \b2v_inst34|Selector219~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y8_N3
maxii_lcell \b2v_inst34|Selector219~6 (
// Equation(s):
// \b2v_inst34|Selector219~6_combout  = (\b2v_inst14|WideOr2~combout  & ((\b2v_inst34|Selector219~5_combout  & (\b2v_inst34|seg_temp12 [1])) # (!\b2v_inst34|Selector219~5_combout  & ((\b2v_inst34|seg_temp10 [1]))))) # (!\b2v_inst14|WideOr2~combout  & 
// (((\b2v_inst34|Selector219~5_combout ))))

	.clk(gnd),
	.dataa(\b2v_inst34|seg_temp12 [1]),
	.datab(\b2v_inst14|WideOr2~combout ),
	.datac(\b2v_inst34|seg_temp10 [1]),
	.datad(\b2v_inst34|Selector219~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Selector219~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Selector219~6 .lut_mask = "bbc0";
defparam \b2v_inst34|Selector219~6 .operation_mode = "normal";
defparam \b2v_inst34|Selector219~6 .output_mode = "comb_only";
defparam \b2v_inst34|Selector219~6 .register_cascade_mode = "off";
defparam \b2v_inst34|Selector219~6 .sum_lutc_input = "datac";
defparam \b2v_inst34|Selector219~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y8_N4
maxii_lcell \b2v_inst34|Selector219~7 (
// Equation(s):
// \b2v_inst34|Selector219~7_combout  = (\b2v_inst34|Selector222~3_combout  & (\b2v_inst34|seg_temp8 [1] & (\b2v_inst34|Selector222~2_combout ))) # (!\b2v_inst34|Selector222~3_combout  & (((\b2v_inst34|Selector219~6_combout ) # 
// (!\b2v_inst34|Selector222~2_combout ))))

	.clk(gnd),
	.dataa(\b2v_inst34|seg_temp8 [1]),
	.datab(\b2v_inst34|Selector222~3_combout ),
	.datac(\b2v_inst34|Selector222~2_combout ),
	.datad(\b2v_inst34|Selector219~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Selector219~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Selector219~7 .lut_mask = "b383";
defparam \b2v_inst34|Selector219~7 .operation_mode = "normal";
defparam \b2v_inst34|Selector219~7 .output_mode = "comb_only";
defparam \b2v_inst34|Selector219~7 .register_cascade_mode = "off";
defparam \b2v_inst34|Selector219~7 .sum_lutc_input = "datac";
defparam \b2v_inst34|Selector219~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y8_N5
maxii_lcell \b2v_inst34|Selector219~8 (
// Equation(s):
// \b2v_inst34|Selector219~8_combout  = (\b2v_inst30|always5~3_combout  & ((\b2v_inst34|Selector219~7_combout  & ((\b2v_inst34|seg_temp6 [1]))) # (!\b2v_inst34|Selector219~7_combout  & (\b2v_inst34|seg_temp14 [1])))) # (!\b2v_inst30|always5~3_combout  & 
// (((\b2v_inst34|Selector219~7_combout ))))

	.clk(gnd),
	.dataa(\b2v_inst34|seg_temp14 [1]),
	.datab(\b2v_inst34|seg_temp6 [1]),
	.datac(\b2v_inst30|always5~3_combout ),
	.datad(\b2v_inst34|Selector219~7_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Selector219~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Selector219~8 .lut_mask = "cfa0";
defparam \b2v_inst34|Selector219~8 .operation_mode = "normal";
defparam \b2v_inst34|Selector219~8 .output_mode = "comb_only";
defparam \b2v_inst34|Selector219~8 .register_cascade_mode = "off";
defparam \b2v_inst34|Selector219~8 .sum_lutc_input = "datac";
defparam \b2v_inst34|Selector219~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y8_N3
maxii_lcell \b2v_inst34|seg_temp1[1]~4 (
// Equation(s):
// \b2v_inst34|seg_temp1[1]~4_combout  = (\b2v_inst34|Equal3~3_combout ) # ((!\b2v_inst34|C.00011_5891~combout  & (!\b2v_inst34|C.00100_5879~combout  & !\b2v_inst34|C.00010_5903~combout )))

	.clk(gnd),
	.dataa(\b2v_inst34|C.00011_5891~combout ),
	.datab(\b2v_inst34|C.00100_5879~combout ),
	.datac(\b2v_inst34|C.00010_5903~combout ),
	.datad(\b2v_inst34|Equal3~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|seg_temp1[1]~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|seg_temp1[1]~4 .lut_mask = "ff01";
defparam \b2v_inst34|seg_temp1[1]~4 .operation_mode = "normal";
defparam \b2v_inst34|seg_temp1[1]~4 .output_mode = "comb_only";
defparam \b2v_inst34|seg_temp1[1]~4 .register_cascade_mode = "off";
defparam \b2v_inst34|seg_temp1[1]~4 .sum_lutc_input = "datac";
defparam \b2v_inst34|seg_temp1[1]~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y8_N7
maxii_lcell \b2v_inst34|seg_temp5[1] (
// Equation(s):
// \b2v_inst34|seg_temp5 [1] = ((\b2v_inst34|seg_temp5[0]~0_combout  & ((\b2v_inst34|seg_temp1[1]~4_combout ))) # (!\b2v_inst34|seg_temp5[0]~0_combout  & (\b2v_inst34|seg_temp5 [1])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst34|seg_temp5[0]~0_combout ),
	.datac(\b2v_inst34|seg_temp5 [1]),
	.datad(\b2v_inst34|seg_temp1[1]~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|seg_temp5 [1]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|seg_temp5[1] .lut_mask = "fc30";
defparam \b2v_inst34|seg_temp5[1] .operation_mode = "normal";
defparam \b2v_inst34|seg_temp5[1] .output_mode = "comb_only";
defparam \b2v_inst34|seg_temp5[1] .register_cascade_mode = "off";
defparam \b2v_inst34|seg_temp5[1] .sum_lutc_input = "datac";
defparam \b2v_inst34|seg_temp5[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y4_N4
maxii_lcell \b2v_inst34|Decoder2~48 (
// Equation(s):
// \b2v_inst34|Decoder2~48_combout  = (\b2v_inst34|sel61 [2] & ((\b2v_inst34|sel61 [5] & (!\b2v_inst34|sel61 [3] & !\b2v_inst34|sel61 [4])) # (!\b2v_inst34|sel61 [5] & (\b2v_inst34|sel61 [3] & \b2v_inst34|sel61 [4]))))

	.clk(gnd),
	.dataa(\b2v_inst34|sel61 [5]),
	.datab(\b2v_inst34|sel61 [2]),
	.datac(\b2v_inst34|sel61 [3]),
	.datad(\b2v_inst34|sel61 [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Decoder2~48_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Decoder2~48 .lut_mask = "4008";
defparam \b2v_inst34|Decoder2~48 .operation_mode = "normal";
defparam \b2v_inst34|Decoder2~48 .output_mode = "comb_only";
defparam \b2v_inst34|Decoder2~48 .register_cascade_mode = "off";
defparam \b2v_inst34|Decoder2~48 .sum_lutc_input = "datac";
defparam \b2v_inst34|Decoder2~48 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y4_N5
maxii_lcell \b2v_inst34|Decoder2~49 (
// Equation(s):
// \b2v_inst34|Decoder2~49_combout  = (\b2v_inst34|sel61 [0] & (((\b2v_inst34|sel61 [1] & \b2v_inst34|Decoder2~48_combout ))))

	.clk(gnd),
	.dataa(\b2v_inst34|sel61 [0]),
	.datab(vcc),
	.datac(\b2v_inst34|sel61 [1]),
	.datad(\b2v_inst34|Decoder2~48_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Decoder2~49_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Decoder2~49 .lut_mask = "a000";
defparam \b2v_inst34|Decoder2~49 .operation_mode = "normal";
defparam \b2v_inst34|Decoder2~49 .output_mode = "comb_only";
defparam \b2v_inst34|Decoder2~49 .register_cascade_mode = "off";
defparam \b2v_inst34|Decoder2~49 .sum_lutc_input = "datac";
defparam \b2v_inst34|Decoder2~49 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y8_N1
maxii_lcell \b2v_inst34|Decoder2~54 (
// Equation(s):
// \b2v_inst34|Decoder2~54_combout  = (((!\b2v_inst34|sel61 [1] & !\b2v_inst34|sel61 [2])) # (!\b2v_inst34|sel61 [3]))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst34|sel61 [1]),
	.datac(\b2v_inst34|sel61 [3]),
	.datad(\b2v_inst34|sel61 [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Decoder2~54_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Decoder2~54 .lut_mask = "0f3f";
defparam \b2v_inst34|Decoder2~54 .operation_mode = "normal";
defparam \b2v_inst34|Decoder2~54 .output_mode = "comb_only";
defparam \b2v_inst34|Decoder2~54 .register_cascade_mode = "off";
defparam \b2v_inst34|Decoder2~54 .sum_lutc_input = "datac";
defparam \b2v_inst34|Decoder2~54 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y8_N9
maxii_lcell \b2v_inst34|Decoder2~47 (
// Equation(s):
// \b2v_inst34|Decoder2~47_combout  = (!\b2v_inst34|sel61 [5] & ((\b2v_inst34|sel61 [4] & (!\b2v_inst34|Decoder2~52_combout )) # (!\b2v_inst34|sel61 [4] & ((!\b2v_inst34|Decoder2~54_combout )))))

	.clk(gnd),
	.dataa(\b2v_inst34|Decoder2~52_combout ),
	.datab(\b2v_inst34|sel61 [5]),
	.datac(\b2v_inst34|sel61 [4]),
	.datad(\b2v_inst34|Decoder2~54_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Decoder2~47_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Decoder2~47 .lut_mask = "1013";
defparam \b2v_inst34|Decoder2~47 .operation_mode = "normal";
defparam \b2v_inst34|Decoder2~47 .output_mode = "comb_only";
defparam \b2v_inst34|Decoder2~47 .register_cascade_mode = "off";
defparam \b2v_inst34|Decoder2~47 .sum_lutc_input = "datac";
defparam \b2v_inst34|Decoder2~47 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y8_N7
maxii_lcell \b2v_inst34|Decoder2~36 (
// Equation(s):
// \b2v_inst34|Decoder2~36_combout  = ((\b2v_inst34|sel61 [2] & ((!\b2v_inst34|sel61 [1]) # (!\b2v_inst34|sel61 [3]))) # (!\b2v_inst34|sel61 [2] & (\b2v_inst34|sel61 [3])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst34|sel61 [2]),
	.datac(\b2v_inst34|sel61 [3]),
	.datad(\b2v_inst34|sel61 [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Decoder2~36_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Decoder2~36 .lut_mask = "3cfc";
defparam \b2v_inst34|Decoder2~36 .operation_mode = "normal";
defparam \b2v_inst34|Decoder2~36 .output_mode = "comb_only";
defparam \b2v_inst34|Decoder2~36 .register_cascade_mode = "off";
defparam \b2v_inst34|Decoder2~36 .sum_lutc_input = "datac";
defparam \b2v_inst34|Decoder2~36 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y8_N8
maxii_lcell \b2v_inst34|Decoder2~53 (
// Equation(s):
// \b2v_inst34|Decoder2~53_combout  = ((\b2v_inst34|Decoder2~36_combout  & (\b2v_inst34|sel61 [4] & !\b2v_inst34|sel61 [5])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst34|Decoder2~36_combout ),
	.datac(\b2v_inst34|sel61 [4]),
	.datad(\b2v_inst34|sel61 [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Decoder2~53_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Decoder2~53 .lut_mask = "00c0";
defparam \b2v_inst34|Decoder2~53 .operation_mode = "normal";
defparam \b2v_inst34|Decoder2~53 .output_mode = "comb_only";
defparam \b2v_inst34|Decoder2~53 .register_cascade_mode = "off";
defparam \b2v_inst34|Decoder2~53 .sum_lutc_input = "datac";
defparam \b2v_inst34|Decoder2~53 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y4_N7
maxii_lcell \b2v_inst34|Decoder2~56 (
// Equation(s):
// \b2v_inst34|Decoder2~56_combout  = (\b2v_inst34|sel61 [1] & ((\b2v_inst34|sel61 [2] & (!\b2v_inst34|sel61 [0])) # (!\b2v_inst34|sel61 [2] & ((!\b2v_inst34|sel61 [3]))))) # (!\b2v_inst34|sel61 [1] & (((!\b2v_inst34|sel61 [3]))))

	.clk(gnd),
	.dataa(\b2v_inst34|sel61 [0]),
	.datab(\b2v_inst34|sel61 [3]),
	.datac(\b2v_inst34|sel61 [1]),
	.datad(\b2v_inst34|sel61 [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Decoder2~56_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Decoder2~56 .lut_mask = "5333";
defparam \b2v_inst34|Decoder2~56 .operation_mode = "normal";
defparam \b2v_inst34|Decoder2~56 .output_mode = "comb_only";
defparam \b2v_inst34|Decoder2~56 .register_cascade_mode = "off";
defparam \b2v_inst34|Decoder2~56 .sum_lutc_input = "datac";
defparam \b2v_inst34|Decoder2~56 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y4_N1
maxii_lcell \b2v_inst34|Decoder2~57 (
// Equation(s):
// \b2v_inst34|Decoder2~57_combout  = (\b2v_inst34|Decoder2~56_combout  & ((\b2v_inst34|sel61 [4] & (\b2v_inst34|sel61 [3] & !\b2v_inst34|sel61 [5])) # (!\b2v_inst34|sel61 [4] & (!\b2v_inst34|sel61 [3] & \b2v_inst34|sel61 [5]))))

	.clk(gnd),
	.dataa(\b2v_inst34|sel61 [4]),
	.datab(\b2v_inst34|sel61 [3]),
	.datac(\b2v_inst34|sel61 [5]),
	.datad(\b2v_inst34|Decoder2~56_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Decoder2~57_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Decoder2~57 .lut_mask = "1800";
defparam \b2v_inst34|Decoder2~57 .operation_mode = "normal";
defparam \b2v_inst34|Decoder2~57 .output_mode = "comb_only";
defparam \b2v_inst34|Decoder2~57 .register_cascade_mode = "off";
defparam \b2v_inst34|Decoder2~57 .sum_lutc_input = "datac";
defparam \b2v_inst34|Decoder2~57 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y4_N6
maxii_lcell \b2v_inst34|WideOr8~0 (
// Equation(s):
// \b2v_inst34|WideOr8~0_combout  = (!\b2v_inst34|Decoder2~49_combout  & (!\b2v_inst34|Decoder2~47_combout  & (!\b2v_inst34|Decoder2~53_combout  & !\b2v_inst34|Decoder2~57_combout )))

	.clk(gnd),
	.dataa(\b2v_inst34|Decoder2~49_combout ),
	.datab(\b2v_inst34|Decoder2~47_combout ),
	.datac(\b2v_inst34|Decoder2~53_combout ),
	.datad(\b2v_inst34|Decoder2~57_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|WideOr8~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|WideOr8~0 .lut_mask = "0001";
defparam \b2v_inst34|WideOr8~0 .operation_mode = "normal";
defparam \b2v_inst34|WideOr8~0 .output_mode = "comb_only";
defparam \b2v_inst34|WideOr8~0 .register_cascade_mode = "off";
defparam \b2v_inst34|WideOr8~0 .sum_lutc_input = "datac";
defparam \b2v_inst34|WideOr8~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y5_N9
maxii_lcell \b2v_inst34|seg_temp7[1] (
// Equation(s):
// \b2v_inst34|seg_temp7 [1] = ((\b2v_inst34|seg_temp7[0]~8_combout  & (\b2v_inst34|WideOr8~0_combout )) # (!\b2v_inst34|seg_temp7[0]~8_combout  & ((\b2v_inst34|seg_temp7 [1]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst34|seg_temp7[0]~8_combout ),
	.datac(\b2v_inst34|WideOr8~0_combout ),
	.datad(\b2v_inst34|seg_temp7 [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|seg_temp7 [1]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|seg_temp7[1] .lut_mask = "f3c0";
defparam \b2v_inst34|seg_temp7[1] .operation_mode = "normal";
defparam \b2v_inst34|seg_temp7[1] .output_mode = "comb_only";
defparam \b2v_inst34|seg_temp7[1] .register_cascade_mode = "off";
defparam \b2v_inst34|seg_temp7[1] .sum_lutc_input = "datac";
defparam \b2v_inst34|seg_temp7[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y5_N2
maxii_lcell \b2v_inst34|WideOr32~0 (
// Equation(s):
// \b2v_inst34|WideOr32~0_combout  = (!\b2v_inst34|C.00010_5903~combout  & (((!\b2v_inst34|C.00100_5879~combout  & !\b2v_inst34|C.00011_5891~combout ))))

	.clk(gnd),
	.dataa(\b2v_inst34|C.00010_5903~combout ),
	.datab(vcc),
	.datac(\b2v_inst34|C.00100_5879~combout ),
	.datad(\b2v_inst34|C.00011_5891~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|WideOr32~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|WideOr32~0 .lut_mask = "0005";
defparam \b2v_inst34|WideOr32~0 .operation_mode = "normal";
defparam \b2v_inst34|WideOr32~0 .output_mode = "comb_only";
defparam \b2v_inst34|WideOr32~0 .register_cascade_mode = "off";
defparam \b2v_inst34|WideOr32~0 .sum_lutc_input = "datac";
defparam \b2v_inst34|WideOr32~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y5_N8
maxii_lcell \b2v_inst34|seg_temp11[1] (
// Equation(s):
// \b2v_inst34|seg_temp11 [1] = (\b2v_inst34|seg_temp11[0]~0_combout  & (((\b2v_inst34|WideOr32~0_combout )))) # (!\b2v_inst34|seg_temp11[0]~0_combout  & (((\b2v_inst34|seg_temp11 [1]))))

	.clk(gnd),
	.dataa(\b2v_inst34|seg_temp11[0]~0_combout ),
	.datab(vcc),
	.datac(\b2v_inst34|WideOr32~0_combout ),
	.datad(\b2v_inst34|seg_temp11 [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|seg_temp11 [1]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|seg_temp11[1] .lut_mask = "f5a0";
defparam \b2v_inst34|seg_temp11[1] .operation_mode = "normal";
defparam \b2v_inst34|seg_temp11[1] .output_mode = "comb_only";
defparam \b2v_inst34|seg_temp11[1] .register_cascade_mode = "off";
defparam \b2v_inst34|seg_temp11[1] .sum_lutc_input = "datac";
defparam \b2v_inst34|seg_temp11[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y8_N1
maxii_lcell \b2v_inst34|seg_temp3[1] (
// Equation(s):
// \b2v_inst34|seg_temp3 [1] = ((\b2v_inst34|seg_temp3[0]~0_combout  & ((\b2v_inst34|seg_temp1[1]~4_combout ))) # (!\b2v_inst34|seg_temp3[0]~0_combout  & (\b2v_inst34|seg_temp3 [1])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst34|seg_temp3 [1]),
	.datac(\b2v_inst34|seg_temp3[0]~0_combout ),
	.datad(\b2v_inst34|seg_temp1[1]~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|seg_temp3 [1]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|seg_temp3[1] .lut_mask = "fc0c";
defparam \b2v_inst34|seg_temp3[1] .operation_mode = "normal";
defparam \b2v_inst34|seg_temp3[1] .output_mode = "comb_only";
defparam \b2v_inst34|seg_temp3[1] .register_cascade_mode = "off";
defparam \b2v_inst34|seg_temp3[1] .sum_lutc_input = "datac";
defparam \b2v_inst34|seg_temp3[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y5_N3
maxii_lcell \b2v_inst34|seg_temp9[1] (
// Equation(s):
// \b2v_inst34|seg_temp9 [1] = (\b2v_inst34|seg_temp9[0]~0_combout  & (\b2v_inst34|WideOr32~0_combout )) # (!\b2v_inst34|seg_temp9[0]~0_combout  & (((\b2v_inst34|seg_temp9 [1]))))

	.clk(gnd),
	.dataa(\b2v_inst34|seg_temp9[0]~0_combout ),
	.datab(\b2v_inst34|WideOr32~0_combout ),
	.datac(vcc),
	.datad(\b2v_inst34|seg_temp9 [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|seg_temp9 [1]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|seg_temp9[1] .lut_mask = "dd88";
defparam \b2v_inst34|seg_temp9[1] .operation_mode = "normal";
defparam \b2v_inst34|seg_temp9[1] .output_mode = "comb_only";
defparam \b2v_inst34|seg_temp9[1] .register_cascade_mode = "off";
defparam \b2v_inst34|seg_temp9[1] .sum_lutc_input = "datac";
defparam \b2v_inst34|seg_temp9[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y8_N0
maxii_lcell \b2v_inst34|seg_temp1[1] (
// Equation(s):
// \b2v_inst34|seg_temp1 [1] = (\b2v_inst34|seg_temp1[0]~3_combout  & (((\b2v_inst34|seg_temp1[1]~4_combout )))) # (!\b2v_inst34|seg_temp1[0]~3_combout  & (((\b2v_inst34|seg_temp1 [1]))))

	.clk(gnd),
	.dataa(\b2v_inst34|seg_temp1[0]~3_combout ),
	.datab(vcc),
	.datac(\b2v_inst34|seg_temp1 [1]),
	.datad(\b2v_inst34|seg_temp1[1]~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|seg_temp1 [1]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|seg_temp1[1] .lut_mask = "fa50";
defparam \b2v_inst34|seg_temp1[1] .operation_mode = "normal";
defparam \b2v_inst34|seg_temp1[1] .output_mode = "comb_only";
defparam \b2v_inst34|seg_temp1[1] .register_cascade_mode = "off";
defparam \b2v_inst34|seg_temp1[1] .sum_lutc_input = "datac";
defparam \b2v_inst34|seg_temp1[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y5_N2
maxii_lcell \b2v_inst34|Selector219~0 (
// Equation(s):
// \b2v_inst34|Selector219~0_combout  = (\b2v_inst14|WideOr2~combout  & ((\b2v_inst34|seg_temp9 [1]) # ((\b2v_inst14|WideOr5~combout )))) # (!\b2v_inst14|WideOr2~combout  & (((\b2v_inst34|seg_temp1 [1] & !\b2v_inst14|WideOr5~combout ))))

	.clk(gnd),
	.dataa(\b2v_inst34|seg_temp9 [1]),
	.datab(\b2v_inst34|seg_temp1 [1]),
	.datac(\b2v_inst14|WideOr2~combout ),
	.datad(\b2v_inst14|WideOr5~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Selector219~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Selector219~0 .lut_mask = "f0ac";
defparam \b2v_inst34|Selector219~0 .operation_mode = "normal";
defparam \b2v_inst34|Selector219~0 .output_mode = "comb_only";
defparam \b2v_inst34|Selector219~0 .register_cascade_mode = "off";
defparam \b2v_inst34|Selector219~0 .sum_lutc_input = "datac";
defparam \b2v_inst34|Selector219~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y5_N3
maxii_lcell \b2v_inst34|Selector219~1 (
// Equation(s):
// \b2v_inst34|Selector219~1_combout  = (\b2v_inst14|WideOr5~combout  & ((\b2v_inst34|Selector219~0_combout  & (\b2v_inst34|seg_temp11 [1])) # (!\b2v_inst34|Selector219~0_combout  & ((\b2v_inst34|seg_temp3 [1]))))) # (!\b2v_inst14|WideOr5~combout  & 
// (((\b2v_inst34|Selector219~0_combout ))))

	.clk(gnd),
	.dataa(\b2v_inst34|seg_temp11 [1]),
	.datab(\b2v_inst14|WideOr5~combout ),
	.datac(\b2v_inst34|seg_temp3 [1]),
	.datad(\b2v_inst34|Selector219~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Selector219~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Selector219~1 .lut_mask = "bbc0";
defparam \b2v_inst34|Selector219~1 .operation_mode = "normal";
defparam \b2v_inst34|Selector219~1 .output_mode = "comb_only";
defparam \b2v_inst34|Selector219~1 .register_cascade_mode = "off";
defparam \b2v_inst34|Selector219~1 .sum_lutc_input = "datac";
defparam \b2v_inst34|Selector219~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y5_N7
maxii_lcell \b2v_inst34|Selector219~2 (
// Equation(s):
// \b2v_inst34|Selector219~2_combout  = (\b2v_inst34|Selector222~2_combout  & ((\b2v_inst34|Selector222~3_combout  & (\b2v_inst34|seg_temp7 [1])) # (!\b2v_inst34|Selector222~3_combout  & ((\b2v_inst34|Selector219~1_combout ))))) # 
// (!\b2v_inst34|Selector222~2_combout  & (((!\b2v_inst34|Selector222~3_combout ))))

	.clk(gnd),
	.dataa(\b2v_inst34|seg_temp7 [1]),
	.datab(\b2v_inst34|Selector222~2_combout ),
	.datac(\b2v_inst34|Selector222~3_combout ),
	.datad(\b2v_inst34|Selector219~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Selector219~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Selector219~2 .lut_mask = "8f83";
defparam \b2v_inst34|Selector219~2 .operation_mode = "normal";
defparam \b2v_inst34|Selector219~2 .output_mode = "comb_only";
defparam \b2v_inst34|Selector219~2 .register_cascade_mode = "off";
defparam \b2v_inst34|Selector219~2 .sum_lutc_input = "datac";
defparam \b2v_inst34|Selector219~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y5_N1
maxii_lcell \b2v_inst34|seg_temp13[1] (
// Equation(s):
// \b2v_inst34|seg_temp13 [1] = (\b2v_inst34|seg_temp13[0]~0_combout  & (((\b2v_inst34|WideOr32~0_combout )))) # (!\b2v_inst34|seg_temp13[0]~0_combout  & (\b2v_inst34|seg_temp13 [1]))

	.clk(gnd),
	.dataa(\b2v_inst34|seg_temp13[0]~0_combout ),
	.datab(\b2v_inst34|seg_temp13 [1]),
	.datac(vcc),
	.datad(\b2v_inst34|WideOr32~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|seg_temp13 [1]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|seg_temp13[1] .lut_mask = "ee44";
defparam \b2v_inst34|seg_temp13[1] .operation_mode = "normal";
defparam \b2v_inst34|seg_temp13[1] .output_mode = "comb_only";
defparam \b2v_inst34|seg_temp13[1] .register_cascade_mode = "off";
defparam \b2v_inst34|seg_temp13[1] .sum_lutc_input = "datac";
defparam \b2v_inst34|seg_temp13[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y5_N3
maxii_lcell \b2v_inst34|Selector219~3 (
// Equation(s):
// \b2v_inst34|Selector219~3_combout  = (\b2v_inst30|always5~3_combout  & ((\b2v_inst34|Selector219~2_combout  & (\b2v_inst34|seg_temp5 [1])) # (!\b2v_inst34|Selector219~2_combout  & ((\b2v_inst34|seg_temp13 [1]))))) # (!\b2v_inst30|always5~3_combout  & 
// (((\b2v_inst34|Selector219~2_combout ))))

	.clk(gnd),
	.dataa(\b2v_inst34|seg_temp5 [1]),
	.datab(\b2v_inst30|always5~3_combout ),
	.datac(\b2v_inst34|Selector219~2_combout ),
	.datad(\b2v_inst34|seg_temp13 [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Selector219~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Selector219~3 .lut_mask = "bcb0";
defparam \b2v_inst34|Selector219~3 .operation_mode = "normal";
defparam \b2v_inst34|Selector219~3 .output_mode = "comb_only";
defparam \b2v_inst34|Selector219~3 .register_cascade_mode = "off";
defparam \b2v_inst34|Selector219~3 .sum_lutc_input = "datac";
defparam \b2v_inst34|Selector219~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y5_N4
maxii_lcell \b2v_inst34|Selector219~9 (
// Equation(s):
// \b2v_inst34|Selector219~9_combout  = (\b2v_inst34|Selector219~4_combout  & (((\b2v_inst34|Selector219~8_combout )) # (!\b2v_inst34|Selector222~0_combout ))) # (!\b2v_inst34|Selector219~4_combout  & (\b2v_inst34|Selector222~0_combout  & 
// ((\b2v_inst34|Selector219~3_combout ))))

	.clk(gnd),
	.dataa(\b2v_inst34|Selector219~4_combout ),
	.datab(\b2v_inst34|Selector222~0_combout ),
	.datac(\b2v_inst34|Selector219~8_combout ),
	.datad(\b2v_inst34|Selector219~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Selector219~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Selector219~9 .lut_mask = "e6a2";
defparam \b2v_inst34|Selector219~9 .operation_mode = "normal";
defparam \b2v_inst34|Selector219~9 .output_mode = "comb_only";
defparam \b2v_inst34|Selector219~9 .register_cascade_mode = "off";
defparam \b2v_inst34|Selector219~9 .sum_lutc_input = "datac";
defparam \b2v_inst34|Selector219~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y5_N5
maxii_lcell \b2v_inst34|seg[1] (
// Equation(s):
// \b2v_inst34|seg [1] = ((\b2v_inst34|seg[6]~0_combout  & (\b2v_inst34|seg [1])) # (!\b2v_inst34|seg[6]~0_combout  & ((\b2v_inst34|Selector219~9_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst34|seg[6]~0_combout ),
	.datac(\b2v_inst34|seg [1]),
	.datad(\b2v_inst34|Selector219~9_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|seg [1]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|seg[1] .lut_mask = "f3c0";
defparam \b2v_inst34|seg[1] .operation_mode = "normal";
defparam \b2v_inst34|seg[1] .output_mode = "comb_only";
defparam \b2v_inst34|seg[1] .register_cascade_mode = "off";
defparam \b2v_inst34|seg[1] .sum_lutc_input = "datac";
defparam \b2v_inst34|seg[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y1_N9
maxii_lcell \b2v_inst34|Selector54~1 (
// Equation(s):
// \b2v_inst34|Selector54~1_combout  = (\b2v_inst34|p2.count.100_5471~combout  & (!\b2v_inst14|cnt_u3 [0] & ((\b2v_inst34|Mod3|auto_generated|divider|divider|StageOut[21]~0_combout ) # (!\b2v_inst34|Mod3|auto_generated|divider|divider|StageOut[22]~1_combout 
// ))))

	.clk(gnd),
	.dataa(\b2v_inst34|p2.count.100_5471~combout ),
	.datab(\b2v_inst34|Mod3|auto_generated|divider|divider|StageOut[21]~0_combout ),
	.datac(\b2v_inst34|Mod3|auto_generated|divider|divider|StageOut[22]~1_combout ),
	.datad(\b2v_inst14|cnt_u3 [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Selector54~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Selector54~1 .lut_mask = "008a";
defparam \b2v_inst34|Selector54~1 .operation_mode = "normal";
defparam \b2v_inst34|Selector54~1 .output_mode = "comb_only";
defparam \b2v_inst34|Selector54~1 .register_cascade_mode = "off";
defparam \b2v_inst34|Selector54~1 .sum_lutc_input = "datac";
defparam \b2v_inst34|Selector54~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y1_N4
maxii_lcell \b2v_inst34|Selector54~2 (
// Equation(s):
// \b2v_inst34|Selector54~2_combout  = (\b2v_inst34|p2.count.010_5485~combout  & (!\b2v_inst14|cnt_u2 [0] & ((\b2v_inst34|Mod1|auto_generated|divider|divider|StageOut[21]~0_combout ) # (!\b2v_inst34|Mod1|auto_generated|divider|divider|StageOut[22]~1_combout 
// ))))

	.clk(gnd),
	.dataa(\b2v_inst34|Mod1|auto_generated|divider|divider|StageOut[21]~0_combout ),
	.datab(\b2v_inst34|p2.count.010_5485~combout ),
	.datac(\b2v_inst34|Mod1|auto_generated|divider|divider|StageOut[22]~1_combout ),
	.datad(\b2v_inst14|cnt_u2 [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Selector54~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Selector54~2 .lut_mask = "008c";
defparam \b2v_inst34|Selector54~2 .operation_mode = "normal";
defparam \b2v_inst34|Selector54~2 .output_mode = "comb_only";
defparam \b2v_inst34|Selector54~2 .register_cascade_mode = "off";
defparam \b2v_inst34|Selector54~2 .sum_lutc_input = "datac";
defparam \b2v_inst34|Selector54~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y1_N2
maxii_lcell \b2v_inst34|Selector54~0 (
// Equation(s):
// \b2v_inst34|Selector54~0_combout  = (!\b2v_inst14|cnt_u1 [0] & (\b2v_inst34|p2.count.110_5457~combout  & ((\b2v_inst34|Mod5|auto_generated|divider|divider|StageOut[21]~0_combout ) # (!\b2v_inst34|Mod5|auto_generated|divider|divider|StageOut[22]~1_combout 
// ))))

	.clk(gnd),
	.dataa(\b2v_inst14|cnt_u1 [0]),
	.datab(\b2v_inst34|Mod5|auto_generated|divider|divider|StageOut[21]~0_combout ),
	.datac(\b2v_inst34|p2.count.110_5457~combout ),
	.datad(\b2v_inst34|Mod5|auto_generated|divider|divider|StageOut[22]~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Selector54~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Selector54~0 .lut_mask = "4050";
defparam \b2v_inst34|Selector54~0 .operation_mode = "normal";
defparam \b2v_inst34|Selector54~0 .output_mode = "comb_only";
defparam \b2v_inst34|Selector54~0 .register_cascade_mode = "off";
defparam \b2v_inst34|Selector54~0 .sum_lutc_input = "datac";
defparam \b2v_inst34|Selector54~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y1_N6
maxii_lcell \b2v_inst34|Selector54~3 (
// Equation(s):
// \b2v_inst34|Selector54~3_combout  = ((\b2v_inst34|Selector54~1_combout ) # ((\b2v_inst34|Selector54~2_combout ) # (\b2v_inst34|Selector54~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst34|Selector54~1_combout ),
	.datac(\b2v_inst34|Selector54~2_combout ),
	.datad(\b2v_inst34|Selector54~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Selector54~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Selector54~3 .lut_mask = "fffc";
defparam \b2v_inst34|Selector54~3 .operation_mode = "normal";
defparam \b2v_inst34|Selector54~3 .output_mode = "comb_only";
defparam \b2v_inst34|Selector54~3 .register_cascade_mode = "off";
defparam \b2v_inst34|Selector54~3 .sum_lutc_input = "datac";
defparam \b2v_inst34|Selector54~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y1_N7
maxii_lcell \b2v_inst34|seg_tempnb[2] (
// Equation(s):
// \b2v_inst34|seg_tempnb [2] = (\b2v_inst34|seg_tempnb[0]~3_combout  & (((\b2v_inst34|Selector54~3_combout )))) # (!\b2v_inst34|seg_tempnb[0]~3_combout  & (\b2v_inst34|seg_tempnb [2]))

	.clk(gnd),
	.dataa(\b2v_inst34|seg_tempnb[0]~3_combout ),
	.datab(\b2v_inst34|seg_tempnb [2]),
	.datac(vcc),
	.datad(\b2v_inst34|Selector54~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|seg_tempnb [2]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|seg_tempnb[2] .lut_mask = "ee44";
defparam \b2v_inst34|seg_tempnb[2] .operation_mode = "normal";
defparam \b2v_inst34|seg_tempnb[2] .output_mode = "comb_only";
defparam \b2v_inst34|seg_tempnb[2] .register_cascade_mode = "off";
defparam \b2v_inst34|seg_tempnb[2] .sum_lutc_input = "datac";
defparam \b2v_inst34|seg_tempnb[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y10_N3
maxii_lcell \b2v_inst34|seg_temp1[2]~5 (
// Equation(s):
// \b2v_inst34|seg_temp1[2]~5_combout  = (((\b2v_inst34|WideOr30~0_combout ) # (\b2v_inst34|Equal3~3_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\b2v_inst34|WideOr30~0_combout ),
	.datad(\b2v_inst34|Equal3~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|seg_temp1[2]~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|seg_temp1[2]~5 .lut_mask = "fff0";
defparam \b2v_inst34|seg_temp1[2]~5 .operation_mode = "normal";
defparam \b2v_inst34|seg_temp1[2]~5 .output_mode = "comb_only";
defparam \b2v_inst34|seg_temp1[2]~5 .register_cascade_mode = "off";
defparam \b2v_inst34|seg_temp1[2]~5 .sum_lutc_input = "datac";
defparam \b2v_inst34|seg_temp1[2]~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y10_N2
maxii_lcell \b2v_inst34|seg_temp5[2] (
// Equation(s):
// \b2v_inst34|seg_temp5 [2] = (\b2v_inst34|seg_temp5[0]~0_combout  & (((\b2v_inst34|seg_temp1[2]~5_combout )))) # (!\b2v_inst34|seg_temp5[0]~0_combout  & (\b2v_inst34|seg_temp5 [2]))

	.clk(gnd),
	.dataa(\b2v_inst34|seg_temp5[0]~0_combout ),
	.datab(\b2v_inst34|seg_temp5 [2]),
	.datac(vcc),
	.datad(\b2v_inst34|seg_temp1[2]~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|seg_temp5 [2]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|seg_temp5[2] .lut_mask = "ee44";
defparam \b2v_inst34|seg_temp5[2] .operation_mode = "normal";
defparam \b2v_inst34|seg_temp5[2] .output_mode = "comb_only";
defparam \b2v_inst34|seg_temp5[2] .register_cascade_mode = "off";
defparam \b2v_inst34|seg_temp5[2] .sum_lutc_input = "datac";
defparam \b2v_inst34|seg_temp5[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y8_N2
maxii_lcell \b2v_inst34|seg_temp13[2] (
// Equation(s):
// \b2v_inst34|seg_temp13 [2] = (\b2v_inst34|seg_temp13[0]~0_combout  & (((\b2v_inst34|WideOr30~0_combout )))) # (!\b2v_inst34|seg_temp13[0]~0_combout  & (\b2v_inst34|seg_temp13 [2]))

	.clk(gnd),
	.dataa(\b2v_inst34|seg_temp13[0]~0_combout ),
	.datab(\b2v_inst34|seg_temp13 [2]),
	.datac(vcc),
	.datad(\b2v_inst34|WideOr30~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|seg_temp13 [2]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|seg_temp13[2] .lut_mask = "ee44";
defparam \b2v_inst34|seg_temp13[2] .operation_mode = "normal";
defparam \b2v_inst34|seg_temp13[2] .output_mode = "comb_only";
defparam \b2v_inst34|seg_temp13[2] .register_cascade_mode = "off";
defparam \b2v_inst34|seg_temp13[2] .sum_lutc_input = "datac";
defparam \b2v_inst34|seg_temp13[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y4_N8
maxii_lcell \b2v_inst34|Decoder2~12 (
// Equation(s):
// \b2v_inst34|Decoder2~12_combout  = ((\b2v_inst34|sel61 [3] & ((!\b2v_inst34|sel61 [2]))) # (!\b2v_inst34|sel61 [3] & ((\b2v_inst34|sel61 [1]) # (\b2v_inst34|sel61 [2]))))

	.clk(gnd),
	.dataa(\b2v_inst34|sel61 [1]),
	.datab(vcc),
	.datac(\b2v_inst34|sel61 [3]),
	.datad(\b2v_inst34|sel61 [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Decoder2~12_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Decoder2~12 .lut_mask = "0ffa";
defparam \b2v_inst34|Decoder2~12 .operation_mode = "normal";
defparam \b2v_inst34|Decoder2~12 .output_mode = "comb_only";
defparam \b2v_inst34|Decoder2~12 .register_cascade_mode = "off";
defparam \b2v_inst34|Decoder2~12 .sum_lutc_input = "datac";
defparam \b2v_inst34|Decoder2~12 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y4_N9
maxii_lcell \b2v_inst34|Decoder2~50 (
// Equation(s):
// \b2v_inst34|Decoder2~50_combout  = ((\b2v_inst34|sel61 [4] & (\b2v_inst34|sel61 [5] & \b2v_inst34|Decoder2~12_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst34|sel61 [4]),
	.datac(\b2v_inst34|sel61 [5]),
	.datad(\b2v_inst34|Decoder2~12_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Decoder2~50_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Decoder2~50 .lut_mask = "c000";
defparam \b2v_inst34|Decoder2~50 .operation_mode = "normal";
defparam \b2v_inst34|Decoder2~50 .output_mode = "comb_only";
defparam \b2v_inst34|Decoder2~50 .register_cascade_mode = "off";
defparam \b2v_inst34|Decoder2~50 .sum_lutc_input = "datac";
defparam \b2v_inst34|Decoder2~50 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y4_N2
maxii_lcell \b2v_inst34|Decoder2~55 (
// Equation(s):
// \b2v_inst34|Decoder2~55_combout  = (\b2v_inst34|sel61 [3] & (((!\b2v_inst34|sel61 [4])))) # (!\b2v_inst34|sel61 [3] & (!\b2v_inst34|sel61 [2] & (!\b2v_inst34|sel61 [1] & \b2v_inst34|sel61 [4])))

	.clk(gnd),
	.dataa(\b2v_inst34|sel61 [3]),
	.datab(\b2v_inst34|sel61 [2]),
	.datac(\b2v_inst34|sel61 [1]),
	.datad(\b2v_inst34|sel61 [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Decoder2~55_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Decoder2~55 .lut_mask = "01aa";
defparam \b2v_inst34|Decoder2~55 .operation_mode = "normal";
defparam \b2v_inst34|Decoder2~55 .output_mode = "comb_only";
defparam \b2v_inst34|Decoder2~55 .register_cascade_mode = "off";
defparam \b2v_inst34|Decoder2~55 .sum_lutc_input = "datac";
defparam \b2v_inst34|Decoder2~55 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y4_N3
maxii_lcell \b2v_inst34|seg_temp7~9 (
// Equation(s):
// \b2v_inst34|seg_temp7~9_combout  = ((!\b2v_inst34|Decoder2~47_combout  & ((!\b2v_inst34|Decoder2~55_combout ) # (!\b2v_inst34|sel61 [5]))))

	.clk(gnd),
	.dataa(\b2v_inst34|sel61 [5]),
	.datab(vcc),
	.datac(\b2v_inst34|Decoder2~47_combout ),
	.datad(\b2v_inst34|Decoder2~55_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|seg_temp7~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|seg_temp7~9 .lut_mask = "050f";
defparam \b2v_inst34|seg_temp7~9 .operation_mode = "normal";
defparam \b2v_inst34|seg_temp7~9 .output_mode = "comb_only";
defparam \b2v_inst34|seg_temp7~9 .register_cascade_mode = "off";
defparam \b2v_inst34|seg_temp7~9 .sum_lutc_input = "datac";
defparam \b2v_inst34|seg_temp7~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y4_N0
maxii_lcell \b2v_inst34|WideOr6 (
// Equation(s):
// \b2v_inst34|WideOr6~combout  = (\b2v_inst34|Decoder2~49_combout ) # ((\b2v_inst34|Decoder2~50_combout ) # ((\b2v_inst34|Decoder2~57_combout ) # (!\b2v_inst34|seg_temp7~9_combout )))

	.clk(gnd),
	.dataa(\b2v_inst34|Decoder2~49_combout ),
	.datab(\b2v_inst34|Decoder2~50_combout ),
	.datac(\b2v_inst34|Decoder2~57_combout ),
	.datad(\b2v_inst34|seg_temp7~9_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|WideOr6~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|WideOr6 .lut_mask = "feff";
defparam \b2v_inst34|WideOr6 .operation_mode = "normal";
defparam \b2v_inst34|WideOr6 .output_mode = "comb_only";
defparam \b2v_inst34|WideOr6 .register_cascade_mode = "off";
defparam \b2v_inst34|WideOr6 .sum_lutc_input = "datac";
defparam \b2v_inst34|WideOr6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y10_N1
maxii_lcell \b2v_inst34|seg_temp7[2] (
// Equation(s):
// \b2v_inst34|seg_temp7 [2] = ((\b2v_inst34|seg_temp7[0]~8_combout  & (!\b2v_inst34|WideOr6~combout )) # (!\b2v_inst34|seg_temp7[0]~8_combout  & ((\b2v_inst34|seg_temp7 [2]))))

	.clk(gnd),
	.dataa(\b2v_inst34|WideOr6~combout ),
	.datab(vcc),
	.datac(\b2v_inst34|seg_temp7[0]~8_combout ),
	.datad(\b2v_inst34|seg_temp7 [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|seg_temp7 [2]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|seg_temp7[2] .lut_mask = "5f50";
defparam \b2v_inst34|seg_temp7[2] .operation_mode = "normal";
defparam \b2v_inst34|seg_temp7[2] .output_mode = "comb_only";
defparam \b2v_inst34|seg_temp7[2] .register_cascade_mode = "off";
defparam \b2v_inst34|seg_temp7[2] .sum_lutc_input = "datac";
defparam \b2v_inst34|seg_temp7[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y10_N5
maxii_lcell \b2v_inst34|seg_temp3[2] (
// Equation(s):
// \b2v_inst34|seg_temp3 [2] = ((\b2v_inst34|seg_temp3[0]~0_combout  & ((\b2v_inst34|seg_temp1[2]~5_combout ))) # (!\b2v_inst34|seg_temp3[0]~0_combout  & (\b2v_inst34|seg_temp3 [2])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst34|seg_temp3[0]~0_combout ),
	.datac(\b2v_inst34|seg_temp3 [2]),
	.datad(\b2v_inst34|seg_temp1[2]~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|seg_temp3 [2]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|seg_temp3[2] .lut_mask = "fc30";
defparam \b2v_inst34|seg_temp3[2] .operation_mode = "normal";
defparam \b2v_inst34|seg_temp3[2] .output_mode = "comb_only";
defparam \b2v_inst34|seg_temp3[2] .register_cascade_mode = "off";
defparam \b2v_inst34|seg_temp3[2] .sum_lutc_input = "datac";
defparam \b2v_inst34|seg_temp3[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y8_N2
maxii_lcell \b2v_inst34|seg_temp11[2] (
// Equation(s):
// \b2v_inst34|seg_temp11 [2] = (\b2v_inst34|seg_temp11[0]~0_combout  & (((\b2v_inst34|WideOr30~0_combout )))) # (!\b2v_inst34|seg_temp11[0]~0_combout  & (((\b2v_inst34|seg_temp11 [2]))))

	.clk(gnd),
	.dataa(\b2v_inst34|seg_temp11[0]~0_combout ),
	.datab(vcc),
	.datac(\b2v_inst34|WideOr30~0_combout ),
	.datad(\b2v_inst34|seg_temp11 [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|seg_temp11 [2]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|seg_temp11[2] .lut_mask = "f5a0";
defparam \b2v_inst34|seg_temp11[2] .operation_mode = "normal";
defparam \b2v_inst34|seg_temp11[2] .output_mode = "comb_only";
defparam \b2v_inst34|seg_temp11[2] .register_cascade_mode = "off";
defparam \b2v_inst34|seg_temp11[2] .sum_lutc_input = "datac";
defparam \b2v_inst34|seg_temp11[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y10_N4
maxii_lcell \b2v_inst34|seg_temp1[2] (
// Equation(s):
// \b2v_inst34|seg_temp1 [2] = (\b2v_inst34|seg_temp1[0]~3_combout  & (((\b2v_inst34|seg_temp1[2]~5_combout )))) # (!\b2v_inst34|seg_temp1[0]~3_combout  & (((\b2v_inst34|seg_temp1 [2]))))

	.clk(gnd),
	.dataa(\b2v_inst34|seg_temp1[0]~3_combout ),
	.datab(vcc),
	.datac(\b2v_inst34|seg_temp1 [2]),
	.datad(\b2v_inst34|seg_temp1[2]~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|seg_temp1 [2]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|seg_temp1[2] .lut_mask = "fa50";
defparam \b2v_inst34|seg_temp1[2] .operation_mode = "normal";
defparam \b2v_inst34|seg_temp1[2] .output_mode = "comb_only";
defparam \b2v_inst34|seg_temp1[2] .register_cascade_mode = "off";
defparam \b2v_inst34|seg_temp1[2] .sum_lutc_input = "datac";
defparam \b2v_inst34|seg_temp1[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y8_N9
maxii_lcell \b2v_inst34|seg_temp9[2] (
// Equation(s):
// \b2v_inst34|seg_temp9 [2] = ((\b2v_inst34|seg_temp9[0]~0_combout  & (\b2v_inst34|WideOr30~0_combout )) # (!\b2v_inst34|seg_temp9[0]~0_combout  & ((\b2v_inst34|seg_temp9 [2]))))

	.clk(gnd),
	.dataa(\b2v_inst34|WideOr30~0_combout ),
	.datab(\b2v_inst34|seg_temp9 [2]),
	.datac(vcc),
	.datad(\b2v_inst34|seg_temp9[0]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|seg_temp9 [2]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|seg_temp9[2] .lut_mask = "aacc";
defparam \b2v_inst34|seg_temp9[2] .operation_mode = "normal";
defparam \b2v_inst34|seg_temp9[2] .output_mode = "comb_only";
defparam \b2v_inst34|seg_temp9[2] .register_cascade_mode = "off";
defparam \b2v_inst34|seg_temp9[2] .sum_lutc_input = "datac";
defparam \b2v_inst34|seg_temp9[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y10_N6
maxii_lcell \b2v_inst34|Selector220~0 (
// Equation(s):
// \b2v_inst34|Selector220~0_combout  = (\b2v_inst14|WideOr2~combout  & (((\b2v_inst34|seg_temp9 [2]) # (\b2v_inst14|WideOr5~combout )))) # (!\b2v_inst14|WideOr2~combout  & (\b2v_inst34|seg_temp1 [2] & ((!\b2v_inst14|WideOr5~combout ))))

	.clk(gnd),
	.dataa(\b2v_inst34|seg_temp1 [2]),
	.datab(\b2v_inst34|seg_temp9 [2]),
	.datac(\b2v_inst14|WideOr2~combout ),
	.datad(\b2v_inst14|WideOr5~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Selector220~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Selector220~0 .lut_mask = "f0ca";
defparam \b2v_inst34|Selector220~0 .operation_mode = "normal";
defparam \b2v_inst34|Selector220~0 .output_mode = "comb_only";
defparam \b2v_inst34|Selector220~0 .register_cascade_mode = "off";
defparam \b2v_inst34|Selector220~0 .sum_lutc_input = "datac";
defparam \b2v_inst34|Selector220~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y10_N7
maxii_lcell \b2v_inst34|Selector220~1 (
// Equation(s):
// \b2v_inst34|Selector220~1_combout  = (\b2v_inst14|WideOr5~combout  & ((\b2v_inst34|Selector220~0_combout  & ((\b2v_inst34|seg_temp11 [2]))) # (!\b2v_inst34|Selector220~0_combout  & (\b2v_inst34|seg_temp3 [2])))) # (!\b2v_inst14|WideOr5~combout  & 
// (((\b2v_inst34|Selector220~0_combout ))))

	.clk(gnd),
	.dataa(\b2v_inst14|WideOr5~combout ),
	.datab(\b2v_inst34|seg_temp3 [2]),
	.datac(\b2v_inst34|seg_temp11 [2]),
	.datad(\b2v_inst34|Selector220~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Selector220~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Selector220~1 .lut_mask = "f588";
defparam \b2v_inst34|Selector220~1 .operation_mode = "normal";
defparam \b2v_inst34|Selector220~1 .output_mode = "comb_only";
defparam \b2v_inst34|Selector220~1 .register_cascade_mode = "off";
defparam \b2v_inst34|Selector220~1 .sum_lutc_input = "datac";
defparam \b2v_inst34|Selector220~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y10_N8
maxii_lcell \b2v_inst34|Selector220~2 (
// Equation(s):
// \b2v_inst34|Selector220~2_combout  = (\b2v_inst34|Selector222~3_combout  & (\b2v_inst34|seg_temp7 [2] & (\b2v_inst34|Selector222~2_combout ))) # (!\b2v_inst34|Selector222~3_combout  & (((\b2v_inst34|Selector220~1_combout ) # 
// (!\b2v_inst34|Selector222~2_combout ))))

	.clk(gnd),
	.dataa(\b2v_inst34|Selector222~3_combout ),
	.datab(\b2v_inst34|seg_temp7 [2]),
	.datac(\b2v_inst34|Selector222~2_combout ),
	.datad(\b2v_inst34|Selector220~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Selector220~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Selector220~2 .lut_mask = "d585";
defparam \b2v_inst34|Selector220~2 .operation_mode = "normal";
defparam \b2v_inst34|Selector220~2 .output_mode = "comb_only";
defparam \b2v_inst34|Selector220~2 .register_cascade_mode = "off";
defparam \b2v_inst34|Selector220~2 .sum_lutc_input = "datac";
defparam \b2v_inst34|Selector220~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y10_N9
maxii_lcell \b2v_inst34|Selector220~3 (
// Equation(s):
// \b2v_inst34|Selector220~3_combout  = (\b2v_inst30|always5~3_combout  & ((\b2v_inst34|Selector220~2_combout  & (\b2v_inst34|seg_temp5 [2])) # (!\b2v_inst34|Selector220~2_combout  & ((\b2v_inst34|seg_temp13 [2]))))) # (!\b2v_inst30|always5~3_combout  & 
// (((\b2v_inst34|Selector220~2_combout ))))

	.clk(gnd),
	.dataa(\b2v_inst34|seg_temp5 [2]),
	.datab(\b2v_inst34|seg_temp13 [2]),
	.datac(\b2v_inst30|always5~3_combout ),
	.datad(\b2v_inst34|Selector220~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Selector220~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Selector220~3 .lut_mask = "afc0";
defparam \b2v_inst34|Selector220~3 .operation_mode = "normal";
defparam \b2v_inst34|Selector220~3 .output_mode = "comb_only";
defparam \b2v_inst34|Selector220~3 .register_cascade_mode = "off";
defparam \b2v_inst34|Selector220~3 .sum_lutc_input = "datac";
defparam \b2v_inst34|Selector220~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y10_N0
maxii_lcell \b2v_inst34|Selector220~4 (
// Equation(s):
// \b2v_inst34|Selector220~4_combout  = (\b2v_inst34|Selector222~0_combout  & (((\b2v_inst34|Selector222~1_combout ) # (\b2v_inst34|Selector220~3_combout )))) # (!\b2v_inst34|Selector222~0_combout  & (\b2v_inst34|seg_tempnb [2] & 
// (!\b2v_inst34|Selector222~1_combout )))

	.clk(gnd),
	.dataa(\b2v_inst34|Selector222~0_combout ),
	.datab(\b2v_inst34|seg_tempnb [2]),
	.datac(\b2v_inst34|Selector222~1_combout ),
	.datad(\b2v_inst34|Selector220~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Selector220~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Selector220~4 .lut_mask = "aea4";
defparam \b2v_inst34|Selector220~4 .operation_mode = "normal";
defparam \b2v_inst34|Selector220~4 .output_mode = "comb_only";
defparam \b2v_inst34|Selector220~4 .register_cascade_mode = "off";
defparam \b2v_inst34|Selector220~4 .sum_lutc_input = "datac";
defparam \b2v_inst34|Selector220~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y9_N7
maxii_lcell \b2v_inst34|WideOr41 (
// Equation(s):
// \b2v_inst34|WideOr41~combout  = (!\b2v_inst34|C.01010_5807~combout  & (!\b2v_inst34|C.10000_5735~combout  & (!\b2v_inst34|C.01100_5783~combout  & \b2v_inst34|WideOr39~0_combout )))

	.clk(gnd),
	.dataa(\b2v_inst34|C.01010_5807~combout ),
	.datab(\b2v_inst34|C.10000_5735~combout ),
	.datac(\b2v_inst34|C.01100_5783~combout ),
	.datad(\b2v_inst34|WideOr39~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|WideOr41~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|WideOr41 .lut_mask = "0100";
defparam \b2v_inst34|WideOr41 .operation_mode = "normal";
defparam \b2v_inst34|WideOr41 .output_mode = "comb_only";
defparam \b2v_inst34|WideOr41 .register_cascade_mode = "off";
defparam \b2v_inst34|WideOr41 .sum_lutc_input = "datac";
defparam \b2v_inst34|WideOr41 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y9_N3
maxii_lcell \b2v_inst34|seg_temp14[2] (
// Equation(s):
// \b2v_inst34|seg_temp14 [2] = (\b2v_inst34|seg_temp14[0]~1_combout  & (((\b2v_inst34|WideOr41~combout )))) # (!\b2v_inst34|seg_temp14[0]~1_combout  & (((\b2v_inst34|seg_temp14 [2]))))

	.clk(gnd),
	.dataa(\b2v_inst34|seg_temp14[0]~1_combout ),
	.datab(vcc),
	.datac(\b2v_inst34|WideOr41~combout ),
	.datad(\b2v_inst34|seg_temp14 [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|seg_temp14 [2]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|seg_temp14[2] .lut_mask = "f5a0";
defparam \b2v_inst34|seg_temp14[2] .operation_mode = "normal";
defparam \b2v_inst34|seg_temp14[2] .output_mode = "comb_only";
defparam \b2v_inst34|seg_temp14[2] .register_cascade_mode = "off";
defparam \b2v_inst34|seg_temp14[2] .sum_lutc_input = "datac";
defparam \b2v_inst34|seg_temp14[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y9_N8
maxii_lcell \b2v_inst34|seg_temp2[2]~5 (
// Equation(s):
// \b2v_inst34|seg_temp2[2]~5_combout  = (((\b2v_inst34|Equal3~3_combout ) # (\b2v_inst34|WideOr41~combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\b2v_inst34|Equal3~3_combout ),
	.datad(\b2v_inst34|WideOr41~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|seg_temp2[2]~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|seg_temp2[2]~5 .lut_mask = "fff0";
defparam \b2v_inst34|seg_temp2[2]~5 .operation_mode = "normal";
defparam \b2v_inst34|seg_temp2[2]~5 .output_mode = "comb_only";
defparam \b2v_inst34|seg_temp2[2]~5 .register_cascade_mode = "off";
defparam \b2v_inst34|seg_temp2[2]~5 .sum_lutc_input = "datac";
defparam \b2v_inst34|seg_temp2[2]~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y9_N9
maxii_lcell \b2v_inst34|seg_temp6[2] (
// Equation(s):
// \b2v_inst34|seg_temp6 [2] = (\b2v_inst34|seg_temp6[0]~0_combout  & (((\b2v_inst34|seg_temp2[2]~5_combout )))) # (!\b2v_inst34|seg_temp6[0]~0_combout  & (\b2v_inst34|seg_temp6 [2]))

	.clk(gnd),
	.dataa(\b2v_inst34|seg_temp6[0]~0_combout ),
	.datab(\b2v_inst34|seg_temp6 [2]),
	.datac(vcc),
	.datad(\b2v_inst34|seg_temp2[2]~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|seg_temp6 [2]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|seg_temp6[2] .lut_mask = "ee44";
defparam \b2v_inst34|seg_temp6[2] .operation_mode = "normal";
defparam \b2v_inst34|seg_temp6[2] .output_mode = "comb_only";
defparam \b2v_inst34|seg_temp6[2] .register_cascade_mode = "off";
defparam \b2v_inst34|seg_temp6[2] .sum_lutc_input = "datac";
defparam \b2v_inst34|seg_temp6[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y4_N6
maxii_lcell \b2v_inst34|Mux14~0 (
// Equation(s):
// \b2v_inst34|Mux14~0_combout  = (\b2v_inst34|sel61 [0]) # (((!\b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[26]~0_combout  & \b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[27]~3_combout )))

	.clk(gnd),
	.dataa(\b2v_inst34|sel61 [0]),
	.datab(vcc),
	.datac(\b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[26]~0_combout ),
	.datad(\b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[27]~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Mux14~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Mux14~0 .lut_mask = "afaa";
defparam \b2v_inst34|Mux14~0 .operation_mode = "normal";
defparam \b2v_inst34|Mux14~0 .output_mode = "comb_only";
defparam \b2v_inst34|Mux14~0 .register_cascade_mode = "off";
defparam \b2v_inst34|Mux14~0 .sum_lutc_input = "datac";
defparam \b2v_inst34|Mux14~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y4_N1
maxii_lcell \b2v_inst34|seg_temp8[2] (
// Equation(s):
// \b2v_inst34|seg_temp8 [2] = ((\b2v_inst34|seg_temp8[0]~3_combout  & (!\b2v_inst34|Mux14~0_combout )) # (!\b2v_inst34|seg_temp8[0]~3_combout  & ((\b2v_inst34|seg_temp8 [2]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst34|seg_temp8[0]~3_combout ),
	.datac(\b2v_inst34|Mux14~0_combout ),
	.datad(\b2v_inst34|seg_temp8 [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|seg_temp8 [2]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|seg_temp8[2] .lut_mask = "3f0c";
defparam \b2v_inst34|seg_temp8[2] .operation_mode = "normal";
defparam \b2v_inst34|seg_temp8[2] .output_mode = "comb_only";
defparam \b2v_inst34|seg_temp8[2] .register_cascade_mode = "off";
defparam \b2v_inst34|seg_temp8[2] .sum_lutc_input = "datac";
defparam \b2v_inst34|seg_temp8[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y9_N6
maxii_lcell \b2v_inst34|seg_temp10[2] (
// Equation(s):
// \b2v_inst34|seg_temp10 [2] = ((\b2v_inst34|seg_temp10[0]~0_combout  & (\b2v_inst34|WideOr41~combout )) # (!\b2v_inst34|seg_temp10[0]~0_combout  & ((\b2v_inst34|seg_temp10 [2]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst34|WideOr41~combout ),
	.datac(\b2v_inst34|seg_temp10[0]~0_combout ),
	.datad(\b2v_inst34|seg_temp10 [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|seg_temp10 [2]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|seg_temp10[2] .lut_mask = "cfc0";
defparam \b2v_inst34|seg_temp10[2] .operation_mode = "normal";
defparam \b2v_inst34|seg_temp10[2] .output_mode = "comb_only";
defparam \b2v_inst34|seg_temp10[2] .register_cascade_mode = "off";
defparam \b2v_inst34|seg_temp10[2] .sum_lutc_input = "datac";
defparam \b2v_inst34|seg_temp10[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y9_N0
maxii_lcell \b2v_inst34|seg_temp12[2] (
// Equation(s):
// \b2v_inst34|seg_temp12 [2] = ((\b2v_inst34|seg_temp12[0]~0_combout  & ((\b2v_inst34|WideOr41~combout ))) # (!\b2v_inst34|seg_temp12[0]~0_combout  & (\b2v_inst34|seg_temp12 [2])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst34|seg_temp12[0]~0_combout ),
	.datac(\b2v_inst34|seg_temp12 [2]),
	.datad(\b2v_inst34|WideOr41~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|seg_temp12 [2]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|seg_temp12[2] .lut_mask = "fc30";
defparam \b2v_inst34|seg_temp12[2] .operation_mode = "normal";
defparam \b2v_inst34|seg_temp12[2] .output_mode = "comb_only";
defparam \b2v_inst34|seg_temp12[2] .register_cascade_mode = "off";
defparam \b2v_inst34|seg_temp12[2] .sum_lutc_input = "datac";
defparam \b2v_inst34|seg_temp12[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y9_N1
maxii_lcell \b2v_inst34|seg_temp2[2] (
// Equation(s):
// \b2v_inst34|seg_temp2 [2] = (\b2v_inst34|seg_temp2[0]~3_combout  & (((\b2v_inst34|seg_temp2[2]~5_combout )))) # (!\b2v_inst34|seg_temp2[0]~3_combout  & (((\b2v_inst34|seg_temp2 [2]))))

	.clk(gnd),
	.dataa(\b2v_inst34|seg_temp2[0]~3_combout ),
	.datab(vcc),
	.datac(\b2v_inst34|seg_temp2 [2]),
	.datad(\b2v_inst34|seg_temp2[2]~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|seg_temp2 [2]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|seg_temp2[2] .lut_mask = "fa50";
defparam \b2v_inst34|seg_temp2[2] .operation_mode = "normal";
defparam \b2v_inst34|seg_temp2[2] .output_mode = "comb_only";
defparam \b2v_inst34|seg_temp2[2] .register_cascade_mode = "off";
defparam \b2v_inst34|seg_temp2[2] .sum_lutc_input = "datac";
defparam \b2v_inst34|seg_temp2[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y9_N5
maxii_lcell \b2v_inst34|seg_temp4[2] (
// Equation(s):
// \b2v_inst34|seg_temp4 [2] = (\b2v_inst34|seg_temp4[0]~0_combout  & (((\b2v_inst34|seg_temp2[2]~5_combout )))) # (!\b2v_inst34|seg_temp4[0]~0_combout  & (((\b2v_inst34|seg_temp4 [2]))))

	.clk(gnd),
	.dataa(\b2v_inst34|seg_temp4[0]~0_combout ),
	.datab(vcc),
	.datac(\b2v_inst34|seg_temp4 [2]),
	.datad(\b2v_inst34|seg_temp2[2]~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|seg_temp4 [2]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|seg_temp4[2] .lut_mask = "fa50";
defparam \b2v_inst34|seg_temp4[2] .operation_mode = "normal";
defparam \b2v_inst34|seg_temp4[2] .output_mode = "comb_only";
defparam \b2v_inst34|seg_temp4[2] .register_cascade_mode = "off";
defparam \b2v_inst34|seg_temp4[2] .sum_lutc_input = "datac";
defparam \b2v_inst34|seg_temp4[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y9_N3
maxii_lcell \b2v_inst34|Selector220~5 (
// Equation(s):
// \b2v_inst34|Selector220~5_combout  = (\b2v_inst14|WideOr2~combout  & (((\b2v_inst14|WideOr5~combout )))) # (!\b2v_inst14|WideOr2~combout  & ((\b2v_inst14|WideOr5~combout  & ((\b2v_inst34|seg_temp4 [2]))) # (!\b2v_inst14|WideOr5~combout  & 
// (\b2v_inst34|seg_temp2 [2]))))

	.clk(gnd),
	.dataa(\b2v_inst34|seg_temp2 [2]),
	.datab(\b2v_inst34|seg_temp4 [2]),
	.datac(\b2v_inst14|WideOr2~combout ),
	.datad(\b2v_inst14|WideOr5~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Selector220~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Selector220~5 .lut_mask = "fc0a";
defparam \b2v_inst34|Selector220~5 .operation_mode = "normal";
defparam \b2v_inst34|Selector220~5 .output_mode = "comb_only";
defparam \b2v_inst34|Selector220~5 .register_cascade_mode = "off";
defparam \b2v_inst34|Selector220~5 .sum_lutc_input = "datac";
defparam \b2v_inst34|Selector220~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y9_N5
maxii_lcell \b2v_inst34|Selector220~6 (
// Equation(s):
// \b2v_inst34|Selector220~6_combout  = (\b2v_inst14|WideOr2~combout  & ((\b2v_inst34|Selector220~5_combout  & ((\b2v_inst34|seg_temp12 [2]))) # (!\b2v_inst34|Selector220~5_combout  & (\b2v_inst34|seg_temp10 [2])))) # (!\b2v_inst14|WideOr2~combout  & 
// (((\b2v_inst34|Selector220~5_combout ))))

	.clk(gnd),
	.dataa(\b2v_inst34|seg_temp10 [2]),
	.datab(\b2v_inst14|WideOr2~combout ),
	.datac(\b2v_inst34|seg_temp12 [2]),
	.datad(\b2v_inst34|Selector220~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Selector220~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Selector220~6 .lut_mask = "f388";
defparam \b2v_inst34|Selector220~6 .operation_mode = "normal";
defparam \b2v_inst34|Selector220~6 .output_mode = "comb_only";
defparam \b2v_inst34|Selector220~6 .register_cascade_mode = "off";
defparam \b2v_inst34|Selector220~6 .sum_lutc_input = "datac";
defparam \b2v_inst34|Selector220~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y10_N2
maxii_lcell \b2v_inst34|Selector220~7 (
// Equation(s):
// \b2v_inst34|Selector220~7_combout  = (\b2v_inst34|Selector222~3_combout  & (\b2v_inst34|seg_temp8 [2] & (\b2v_inst34|Selector222~2_combout ))) # (!\b2v_inst34|Selector222~3_combout  & (((\b2v_inst34|Selector220~6_combout ) # 
// (!\b2v_inst34|Selector222~2_combout ))))

	.clk(gnd),
	.dataa(\b2v_inst34|Selector222~3_combout ),
	.datab(\b2v_inst34|seg_temp8 [2]),
	.datac(\b2v_inst34|Selector222~2_combout ),
	.datad(\b2v_inst34|Selector220~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Selector220~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Selector220~7 .lut_mask = "d585";
defparam \b2v_inst34|Selector220~7 .operation_mode = "normal";
defparam \b2v_inst34|Selector220~7 .output_mode = "comb_only";
defparam \b2v_inst34|Selector220~7 .register_cascade_mode = "off";
defparam \b2v_inst34|Selector220~7 .sum_lutc_input = "datac";
defparam \b2v_inst34|Selector220~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y10_N3
maxii_lcell \b2v_inst34|Selector220~8 (
// Equation(s):
// \b2v_inst34|Selector220~8_combout  = (\b2v_inst30|always5~3_combout  & ((\b2v_inst34|Selector220~7_combout  & ((\b2v_inst34|seg_temp6 [2]))) # (!\b2v_inst34|Selector220~7_combout  & (\b2v_inst34|seg_temp14 [2])))) # (!\b2v_inst30|always5~3_combout  & 
// (((\b2v_inst34|Selector220~7_combout ))))

	.clk(gnd),
	.dataa(\b2v_inst34|seg_temp14 [2]),
	.datab(\b2v_inst34|seg_temp6 [2]),
	.datac(\b2v_inst30|always5~3_combout ),
	.datad(\b2v_inst34|Selector220~7_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Selector220~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Selector220~8 .lut_mask = "cfa0";
defparam \b2v_inst34|Selector220~8 .operation_mode = "normal";
defparam \b2v_inst34|Selector220~8 .output_mode = "comb_only";
defparam \b2v_inst34|Selector220~8 .register_cascade_mode = "off";
defparam \b2v_inst34|Selector220~8 .sum_lutc_input = "datac";
defparam \b2v_inst34|Selector220~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y10_N4
maxii_lcell \b2v_inst34|Selector220~9 (
// Equation(s):
// \b2v_inst34|Selector220~9_combout  = (\b2v_inst34|Selector222~1_combout  & ((\b2v_inst34|Selector220~4_combout  & ((\b2v_inst34|Selector220~8_combout ))) # (!\b2v_inst34|Selector220~4_combout  & (\b2v_inst34|seg_tempna [1])))) # 
// (!\b2v_inst34|Selector222~1_combout  & (((\b2v_inst34|Selector220~4_combout ))))

	.clk(gnd),
	.dataa(\b2v_inst34|seg_tempna [1]),
	.datab(\b2v_inst34|Selector222~1_combout ),
	.datac(\b2v_inst34|Selector220~4_combout ),
	.datad(\b2v_inst34|Selector220~8_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Selector220~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Selector220~9 .lut_mask = "f838";
defparam \b2v_inst34|Selector220~9 .operation_mode = "normal";
defparam \b2v_inst34|Selector220~9 .output_mode = "comb_only";
defparam \b2v_inst34|Selector220~9 .register_cascade_mode = "off";
defparam \b2v_inst34|Selector220~9 .sum_lutc_input = "datac";
defparam \b2v_inst34|Selector220~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y10_N5
maxii_lcell \b2v_inst34|seg[2] (
// Equation(s):
// \b2v_inst34|seg [2] = ((\b2v_inst34|seg[6]~0_combout  & (\b2v_inst34|seg [2])) # (!\b2v_inst34|seg[6]~0_combout  & ((\b2v_inst34|Selector220~9_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst34|seg[6]~0_combout ),
	.datac(\b2v_inst34|seg [2]),
	.datad(\b2v_inst34|Selector220~9_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|seg [2]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|seg[2] .lut_mask = "f3c0";
defparam \b2v_inst34|seg[2] .operation_mode = "normal";
defparam \b2v_inst34|seg[2] .output_mode = "comb_only";
defparam \b2v_inst34|seg[2] .register_cascade_mode = "off";
defparam \b2v_inst34|seg[2] .sum_lutc_input = "datac";
defparam \b2v_inst34|seg[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y1_N2
maxii_lcell \b2v_inst34|Mux19~0 (
// Equation(s):
// \b2v_inst34|Mux19~0_combout  = (!\b2v_inst34|Mod1|auto_generated|divider|divider|StageOut[23]~2_combout  & ((\b2v_inst14|cnt_u2 [0] & (\b2v_inst34|Mod1|auto_generated|divider|divider|StageOut[21]~0_combout  $ 
// (!\b2v_inst34|Mod1|auto_generated|divider|divider|StageOut[22]~1_combout ))) # (!\b2v_inst14|cnt_u2 [0] & (!\b2v_inst34|Mod1|auto_generated|divider|divider|StageOut[21]~0_combout  & \b2v_inst34|Mod1|auto_generated|divider|divider|StageOut[22]~1_combout 
// ))))

	.clk(gnd),
	.dataa(\b2v_inst34|Mod1|auto_generated|divider|divider|StageOut[23]~2_combout ),
	.datab(\b2v_inst14|cnt_u2 [0]),
	.datac(\b2v_inst34|Mod1|auto_generated|divider|divider|StageOut[21]~0_combout ),
	.datad(\b2v_inst34|Mod1|auto_generated|divider|divider|StageOut[22]~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Mux19~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Mux19~0 .lut_mask = "4104";
defparam \b2v_inst34|Mux19~0 .operation_mode = "normal";
defparam \b2v_inst34|Mux19~0 .output_mode = "comb_only";
defparam \b2v_inst34|Mux19~0 .register_cascade_mode = "off";
defparam \b2v_inst34|Mux19~0 .sum_lutc_input = "datac";
defparam \b2v_inst34|Mux19~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y1_N8
maxii_lcell \b2v_inst34|Mux56~0 (
// Equation(s):
// \b2v_inst34|Mux56~0_combout  = (!\b2v_inst34|Mod3|auto_generated|divider|divider|StageOut[23]~2_combout  & ((\b2v_inst34|Mod3|auto_generated|divider|divider|StageOut[22]~1_combout  & (\b2v_inst14|cnt_u3 [0] $ 
// (!\b2v_inst34|Mod3|auto_generated|divider|divider|StageOut[21]~0_combout ))) # (!\b2v_inst34|Mod3|auto_generated|divider|divider|StageOut[22]~1_combout  & (\b2v_inst14|cnt_u3 [0] & !\b2v_inst34|Mod3|auto_generated|divider|divider|StageOut[21]~0_combout 
// ))))

	.clk(gnd),
	.dataa(\b2v_inst34|Mod3|auto_generated|divider|divider|StageOut[22]~1_combout ),
	.datab(\b2v_inst14|cnt_u3 [0]),
	.datac(\b2v_inst34|Mod3|auto_generated|divider|divider|StageOut[23]~2_combout ),
	.datad(\b2v_inst34|Mod3|auto_generated|divider|divider|StageOut[21]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Mux56~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Mux56~0 .lut_mask = "0806";
defparam \b2v_inst34|Mux56~0 .operation_mode = "normal";
defparam \b2v_inst34|Mux56~0 .output_mode = "comb_only";
defparam \b2v_inst34|Mux56~0 .register_cascade_mode = "off";
defparam \b2v_inst34|Mux56~0 .sum_lutc_input = "datac";
defparam \b2v_inst34|Mux56~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y1_N8
maxii_lcell \b2v_inst34|Mux57~0 (
// Equation(s):
// \b2v_inst34|Mux57~0_combout  = (!\b2v_inst34|Mod5|auto_generated|divider|divider|StageOut[23]~2_combout  & ((\b2v_inst14|cnt_u1 [0] & (\b2v_inst34|Mod5|auto_generated|divider|divider|StageOut[21]~0_combout  $ 
// (!\b2v_inst34|Mod5|auto_generated|divider|divider|StageOut[22]~1_combout ))) # (!\b2v_inst14|cnt_u1 [0] & (!\b2v_inst34|Mod5|auto_generated|divider|divider|StageOut[21]~0_combout  & \b2v_inst34|Mod5|auto_generated|divider|divider|StageOut[22]~1_combout 
// ))))

	.clk(gnd),
	.dataa(\b2v_inst14|cnt_u1 [0]),
	.datab(\b2v_inst34|Mod5|auto_generated|divider|divider|StageOut[23]~2_combout ),
	.datac(\b2v_inst34|Mod5|auto_generated|divider|divider|StageOut[21]~0_combout ),
	.datad(\b2v_inst34|Mod5|auto_generated|divider|divider|StageOut[22]~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Mux57~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Mux57~0 .lut_mask = "2102";
defparam \b2v_inst34|Mux57~0 .operation_mode = "normal";
defparam \b2v_inst34|Mux57~0 .output_mode = "comb_only";
defparam \b2v_inst34|Mux57~0 .register_cascade_mode = "off";
defparam \b2v_inst34|Mux57~0 .sum_lutc_input = "datac";
defparam \b2v_inst34|Mux57~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y1_N9
maxii_lcell \b2v_inst34|Selector53~0 (
// Equation(s):
// \b2v_inst34|Selector53~0_combout  = (\b2v_inst34|p2.count.110_5457~combout  & (((\b2v_inst34|p2.count.100_5471~combout  & !\b2v_inst34|Mux56~0_combout )) # (!\b2v_inst34|Mux57~0_combout ))) # (!\b2v_inst34|p2.count.110_5457~combout  & 
// (\b2v_inst34|p2.count.100_5471~combout  & (!\b2v_inst34|Mux56~0_combout )))

	.clk(gnd),
	.dataa(\b2v_inst34|p2.count.110_5457~combout ),
	.datab(\b2v_inst34|p2.count.100_5471~combout ),
	.datac(\b2v_inst34|Mux56~0_combout ),
	.datad(\b2v_inst34|Mux57~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Selector53~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Selector53~0 .lut_mask = "0cae";
defparam \b2v_inst34|Selector53~0 .operation_mode = "normal";
defparam \b2v_inst34|Selector53~0 .output_mode = "comb_only";
defparam \b2v_inst34|Selector53~0 .register_cascade_mode = "off";
defparam \b2v_inst34|Selector53~0 .sum_lutc_input = "datac";
defparam \b2v_inst34|Selector53~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y1_N7
maxii_lcell \b2v_inst34|Selector53~1 (
// Equation(s):
// \b2v_inst34|Selector53~1_combout  = ((\b2v_inst34|Selector53~0_combout ) # ((!\b2v_inst34|Mux19~0_combout  & \b2v_inst34|p2.count.010_5485~combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst34|Mux19~0_combout ),
	.datac(\b2v_inst34|p2.count.010_5485~combout ),
	.datad(\b2v_inst34|Selector53~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Selector53~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Selector53~1 .lut_mask = "ff30";
defparam \b2v_inst34|Selector53~1 .operation_mode = "normal";
defparam \b2v_inst34|Selector53~1 .output_mode = "comb_only";
defparam \b2v_inst34|Selector53~1 .register_cascade_mode = "off";
defparam \b2v_inst34|Selector53~1 .sum_lutc_input = "datac";
defparam \b2v_inst34|Selector53~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y1_N0
maxii_lcell \b2v_inst34|seg_tempnb[3] (
// Equation(s):
// \b2v_inst34|seg_tempnb [3] = ((\b2v_inst34|seg_tempnb[0]~3_combout  & ((\b2v_inst34|Selector53~1_combout ))) # (!\b2v_inst34|seg_tempnb[0]~3_combout  & (\b2v_inst34|seg_tempnb [3])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst34|seg_tempnb [3]),
	.datac(\b2v_inst34|Selector53~1_combout ),
	.datad(\b2v_inst34|seg_tempnb[0]~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|seg_tempnb [3]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|seg_tempnb[3] .lut_mask = "f0cc";
defparam \b2v_inst34|seg_tempnb[3] .operation_mode = "normal";
defparam \b2v_inst34|seg_tempnb[3] .output_mode = "comb_only";
defparam \b2v_inst34|seg_tempnb[3] .register_cascade_mode = "off";
defparam \b2v_inst34|seg_tempnb[3] .sum_lutc_input = "datac";
defparam \b2v_inst34|seg_tempnb[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y5_N7
maxii_lcell \b2v_inst34|Selector221~4 (
// Equation(s):
// \b2v_inst34|Selector221~4_combout  = (\b2v_inst34|Selector222~1_combout  & (((\b2v_inst34|Selector222~0_combout ) # (\b2v_inst34|seg_tempna [1])))) # (!\b2v_inst34|Selector222~1_combout  & (\b2v_inst34|seg_tempnb [3] & (!\b2v_inst34|Selector222~0_combout 
// )))

	.clk(gnd),
	.dataa(\b2v_inst34|Selector222~1_combout ),
	.datab(\b2v_inst34|seg_tempnb [3]),
	.datac(\b2v_inst34|Selector222~0_combout ),
	.datad(\b2v_inst34|seg_tempna [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Selector221~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Selector221~4 .lut_mask = "aea4";
defparam \b2v_inst34|Selector221~4 .operation_mode = "normal";
defparam \b2v_inst34|Selector221~4 .output_mode = "comb_only";
defparam \b2v_inst34|Selector221~4 .register_cascade_mode = "off";
defparam \b2v_inst34|Selector221~4 .sum_lutc_input = "datac";
defparam \b2v_inst34|Selector221~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y7_N3
maxii_lcell \b2v_inst34|seg_temp1[3]~8 (
// Equation(s):
// \b2v_inst34|seg_temp1[3]~8_combout  = ((\b2v_inst34|Equal3~3_combout ) # ((!\b2v_inst34|C.00010_5903~combout  & !\b2v_inst34|C.00101_5867~combout )))

	.clk(gnd),
	.dataa(\b2v_inst34|C.00010_5903~combout ),
	.datab(vcc),
	.datac(\b2v_inst34|C.00101_5867~combout ),
	.datad(\b2v_inst34|Equal3~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|seg_temp1[3]~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|seg_temp1[3]~8 .lut_mask = "ff05";
defparam \b2v_inst34|seg_temp1[3]~8 .operation_mode = "normal";
defparam \b2v_inst34|seg_temp1[3]~8 .output_mode = "comb_only";
defparam \b2v_inst34|seg_temp1[3]~8 .register_cascade_mode = "off";
defparam \b2v_inst34|seg_temp1[3]~8 .sum_lutc_input = "datac";
defparam \b2v_inst34|seg_temp1[3]~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y7_N1
maxii_lcell \b2v_inst34|seg_temp5[3] (
// Equation(s):
// \b2v_inst34|seg_temp5 [3] = (\b2v_inst34|seg_temp5[0]~0_combout  & (((\b2v_inst34|seg_temp1[3]~8_combout )))) # (!\b2v_inst34|seg_temp5[0]~0_combout  & (\b2v_inst34|seg_temp5 [3]))

	.clk(gnd),
	.dataa(\b2v_inst34|seg_temp5[0]~0_combout ),
	.datab(\b2v_inst34|seg_temp5 [3]),
	.datac(vcc),
	.datad(\b2v_inst34|seg_temp1[3]~8_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|seg_temp5 [3]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|seg_temp5[3] .lut_mask = "ee44";
defparam \b2v_inst34|seg_temp5[3] .operation_mode = "normal";
defparam \b2v_inst34|seg_temp5[3] .output_mode = "comb_only";
defparam \b2v_inst34|seg_temp5[3] .register_cascade_mode = "off";
defparam \b2v_inst34|seg_temp5[3] .sum_lutc_input = "datac";
defparam \b2v_inst34|seg_temp5[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y4_N8
maxii_lcell \b2v_inst34|seg_temp13[3] (
// Equation(s):
// \b2v_inst34|seg_temp13 [3] = (\b2v_inst34|seg_temp13[0]~0_combout  & (\b2v_inst34|seg_temp13~1_combout )) # (!\b2v_inst34|seg_temp13[0]~0_combout  & (((\b2v_inst34|seg_temp13 [3]))))

	.clk(gnd),
	.dataa(\b2v_inst34|seg_temp13[0]~0_combout ),
	.datab(\b2v_inst34|seg_temp13~1_combout ),
	.datac(vcc),
	.datad(\b2v_inst34|seg_temp13 [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|seg_temp13 [3]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|seg_temp13[3] .lut_mask = "dd88";
defparam \b2v_inst34|seg_temp13[3] .operation_mode = "normal";
defparam \b2v_inst34|seg_temp13[3] .output_mode = "comb_only";
defparam \b2v_inst34|seg_temp13[3] .register_cascade_mode = "off";
defparam \b2v_inst34|seg_temp13[3] .sum_lutc_input = "datac";
defparam \b2v_inst34|seg_temp13[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y5_N9
maxii_lcell \b2v_inst34|seg_temp7[3] (
// Equation(s):
// \b2v_inst34|seg_temp7 [3] = ((\b2v_inst34|seg_temp7[0]~8_combout  & (\b2v_inst34|seg_temp7~9_combout )) # (!\b2v_inst34|seg_temp7[0]~8_combout  & ((\b2v_inst34|seg_temp7 [3]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst34|seg_temp7~9_combout ),
	.datac(\b2v_inst34|seg_temp7[0]~8_combout ),
	.datad(\b2v_inst34|seg_temp7 [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|seg_temp7 [3]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|seg_temp7[3] .lut_mask = "cfc0";
defparam \b2v_inst34|seg_temp7[3] .operation_mode = "normal";
defparam \b2v_inst34|seg_temp7[3] .output_mode = "comb_only";
defparam \b2v_inst34|seg_temp7[3] .register_cascade_mode = "off";
defparam \b2v_inst34|seg_temp7[3] .sum_lutc_input = "datac";
defparam \b2v_inst34|seg_temp7[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y4_N9
maxii_lcell \b2v_inst34|seg_temp11[3] (
// Equation(s):
// \b2v_inst34|seg_temp11 [3] = (\b2v_inst34|seg_temp11[0]~0_combout  & (((\b2v_inst34|seg_temp13~1_combout )))) # (!\b2v_inst34|seg_temp11[0]~0_combout  & (\b2v_inst34|seg_temp11 [3]))

	.clk(gnd),
	.dataa(\b2v_inst34|seg_temp11[0]~0_combout ),
	.datab(\b2v_inst34|seg_temp11 [3]),
	.datac(vcc),
	.datad(\b2v_inst34|seg_temp13~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|seg_temp11 [3]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|seg_temp11[3] .lut_mask = "ee44";
defparam \b2v_inst34|seg_temp11[3] .operation_mode = "normal";
defparam \b2v_inst34|seg_temp11[3] .output_mode = "comb_only";
defparam \b2v_inst34|seg_temp11[3] .register_cascade_mode = "off";
defparam \b2v_inst34|seg_temp11[3] .sum_lutc_input = "datac";
defparam \b2v_inst34|seg_temp11[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y7_N7
maxii_lcell \b2v_inst34|seg_temp3[3] (
// Equation(s):
// \b2v_inst34|seg_temp3 [3] = ((\b2v_inst34|seg_temp3[0]~0_combout  & ((\b2v_inst34|seg_temp1[3]~8_combout ))) # (!\b2v_inst34|seg_temp3[0]~0_combout  & (\b2v_inst34|seg_temp3 [3])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst34|seg_temp3[0]~0_combout ),
	.datac(\b2v_inst34|seg_temp3 [3]),
	.datad(\b2v_inst34|seg_temp1[3]~8_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|seg_temp3 [3]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|seg_temp3[3] .lut_mask = "fc30";
defparam \b2v_inst34|seg_temp3[3] .operation_mode = "normal";
defparam \b2v_inst34|seg_temp3[3] .output_mode = "comb_only";
defparam \b2v_inst34|seg_temp3[3] .register_cascade_mode = "off";
defparam \b2v_inst34|seg_temp3[3] .sum_lutc_input = "datac";
defparam \b2v_inst34|seg_temp3[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y4_N7
maxii_lcell \b2v_inst34|seg_temp9[3] (
// Equation(s):
// \b2v_inst34|seg_temp9 [3] = ((\b2v_inst34|seg_temp9[0]~0_combout  & ((\b2v_inst34|seg_temp13~1_combout ))) # (!\b2v_inst34|seg_temp9[0]~0_combout  & (\b2v_inst34|seg_temp9 [3])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst34|seg_temp9[0]~0_combout ),
	.datac(\b2v_inst34|seg_temp9 [3]),
	.datad(\b2v_inst34|seg_temp13~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|seg_temp9 [3]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|seg_temp9[3] .lut_mask = "fc30";
defparam \b2v_inst34|seg_temp9[3] .operation_mode = "normal";
defparam \b2v_inst34|seg_temp9[3] .output_mode = "comb_only";
defparam \b2v_inst34|seg_temp9[3] .register_cascade_mode = "off";
defparam \b2v_inst34|seg_temp9[3] .sum_lutc_input = "datac";
defparam \b2v_inst34|seg_temp9[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y7_N9
maxii_lcell \b2v_inst34|seg_temp1[3] (
// Equation(s):
// \b2v_inst34|seg_temp1 [3] = ((\b2v_inst34|seg_temp1[0]~3_combout  & ((\b2v_inst34|seg_temp1[3]~8_combout ))) # (!\b2v_inst34|seg_temp1[0]~3_combout  & (\b2v_inst34|seg_temp1 [3])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst34|seg_temp1 [3]),
	.datac(\b2v_inst34|seg_temp1[0]~3_combout ),
	.datad(\b2v_inst34|seg_temp1[3]~8_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|seg_temp1 [3]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|seg_temp1[3] .lut_mask = "fc0c";
defparam \b2v_inst34|seg_temp1[3] .operation_mode = "normal";
defparam \b2v_inst34|seg_temp1[3] .output_mode = "comb_only";
defparam \b2v_inst34|seg_temp1[3] .register_cascade_mode = "off";
defparam \b2v_inst34|seg_temp1[3] .sum_lutc_input = "datac";
defparam \b2v_inst34|seg_temp1[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y7_N4
maxii_lcell \b2v_inst34|Selector221~0 (
// Equation(s):
// \b2v_inst34|Selector221~0_combout  = (\b2v_inst14|WideOr5~combout  & (((\b2v_inst14|WideOr2~combout )))) # (!\b2v_inst14|WideOr5~combout  & ((\b2v_inst14|WideOr2~combout  & (\b2v_inst34|seg_temp9 [3])) # (!\b2v_inst14|WideOr2~combout  & 
// ((\b2v_inst34|seg_temp1 [3])))))

	.clk(gnd),
	.dataa(\b2v_inst34|seg_temp9 [3]),
	.datab(\b2v_inst34|seg_temp1 [3]),
	.datac(\b2v_inst14|WideOr5~combout ),
	.datad(\b2v_inst14|WideOr2~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Selector221~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Selector221~0 .lut_mask = "fa0c";
defparam \b2v_inst34|Selector221~0 .operation_mode = "normal";
defparam \b2v_inst34|Selector221~0 .output_mode = "comb_only";
defparam \b2v_inst34|Selector221~0 .register_cascade_mode = "off";
defparam \b2v_inst34|Selector221~0 .sum_lutc_input = "datac";
defparam \b2v_inst34|Selector221~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y7_N5
maxii_lcell \b2v_inst34|Selector221~1 (
// Equation(s):
// \b2v_inst34|Selector221~1_combout  = (\b2v_inst14|WideOr5~combout  & ((\b2v_inst34|Selector221~0_combout  & (\b2v_inst34|seg_temp11 [3])) # (!\b2v_inst34|Selector221~0_combout  & ((\b2v_inst34|seg_temp3 [3]))))) # (!\b2v_inst14|WideOr5~combout  & 
// (((\b2v_inst34|Selector221~0_combout ))))

	.clk(gnd),
	.dataa(\b2v_inst34|seg_temp11 [3]),
	.datab(\b2v_inst34|seg_temp3 [3]),
	.datac(\b2v_inst14|WideOr5~combout ),
	.datad(\b2v_inst34|Selector221~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Selector221~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Selector221~1 .lut_mask = "afc0";
defparam \b2v_inst34|Selector221~1 .operation_mode = "normal";
defparam \b2v_inst34|Selector221~1 .output_mode = "comb_only";
defparam \b2v_inst34|Selector221~1 .register_cascade_mode = "off";
defparam \b2v_inst34|Selector221~1 .sum_lutc_input = "datac";
defparam \b2v_inst34|Selector221~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y5_N4
maxii_lcell \b2v_inst34|Selector221~2 (
// Equation(s):
// \b2v_inst34|Selector221~2_combout  = (\b2v_inst34|Selector222~2_combout  & ((\b2v_inst34|Selector222~3_combout  & (\b2v_inst34|seg_temp7 [3])) # (!\b2v_inst34|Selector222~3_combout  & ((\b2v_inst34|Selector221~1_combout ))))) # 
// (!\b2v_inst34|Selector222~2_combout  & (((!\b2v_inst34|Selector222~3_combout ))))

	.clk(gnd),
	.dataa(\b2v_inst34|Selector222~2_combout ),
	.datab(\b2v_inst34|seg_temp7 [3]),
	.datac(\b2v_inst34|Selector222~3_combout ),
	.datad(\b2v_inst34|Selector221~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Selector221~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Selector221~2 .lut_mask = "8f85";
defparam \b2v_inst34|Selector221~2 .operation_mode = "normal";
defparam \b2v_inst34|Selector221~2 .output_mode = "comb_only";
defparam \b2v_inst34|Selector221~2 .register_cascade_mode = "off";
defparam \b2v_inst34|Selector221~2 .sum_lutc_input = "datac";
defparam \b2v_inst34|Selector221~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y5_N5
maxii_lcell \b2v_inst34|Selector221~3 (
// Equation(s):
// \b2v_inst34|Selector221~3_combout  = (\b2v_inst30|always5~3_combout  & ((\b2v_inst34|Selector221~2_combout  & (\b2v_inst34|seg_temp5 [3])) # (!\b2v_inst34|Selector221~2_combout  & ((\b2v_inst34|seg_temp13 [3]))))) # (!\b2v_inst30|always5~3_combout  & 
// (((\b2v_inst34|Selector221~2_combout ))))

	.clk(gnd),
	.dataa(\b2v_inst34|seg_temp5 [3]),
	.datab(\b2v_inst34|seg_temp13 [3]),
	.datac(\b2v_inst30|always5~3_combout ),
	.datad(\b2v_inst34|Selector221~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Selector221~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Selector221~3 .lut_mask = "afc0";
defparam \b2v_inst34|Selector221~3 .operation_mode = "normal";
defparam \b2v_inst34|Selector221~3 .output_mode = "comb_only";
defparam \b2v_inst34|Selector221~3 .register_cascade_mode = "off";
defparam \b2v_inst34|Selector221~3 .sum_lutc_input = "datac";
defparam \b2v_inst34|Selector221~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y7_N8
maxii_lcell \b2v_inst34|seg_temp2[3]~9 (
// Equation(s):
// \b2v_inst34|seg_temp2[3]~9_combout  = (\b2v_inst34|Equal3~3_combout ) # ((!\b2v_inst34|C.01000_5831~combout  & (!\b2v_inst34|C.01011_5795~combout  & !\b2v_inst34|C.01110_5759~combout )))

	.clk(gnd),
	.dataa(\b2v_inst34|C.01000_5831~combout ),
	.datab(\b2v_inst34|C.01011_5795~combout ),
	.datac(\b2v_inst34|C.01110_5759~combout ),
	.datad(\b2v_inst34|Equal3~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|seg_temp2[3]~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|seg_temp2[3]~9 .lut_mask = "ff01";
defparam \b2v_inst34|seg_temp2[3]~9 .operation_mode = "normal";
defparam \b2v_inst34|seg_temp2[3]~9 .output_mode = "comb_only";
defparam \b2v_inst34|seg_temp2[3]~9 .register_cascade_mode = "off";
defparam \b2v_inst34|seg_temp2[3]~9 .sum_lutc_input = "datac";
defparam \b2v_inst34|seg_temp2[3]~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y7_N6
maxii_lcell \b2v_inst34|seg_temp6[3] (
// Equation(s):
// \b2v_inst34|seg_temp6 [3] = (\b2v_inst34|seg_temp6[0]~0_combout  & (((\b2v_inst34|seg_temp2[3]~9_combout )))) # (!\b2v_inst34|seg_temp6[0]~0_combout  & (\b2v_inst34|seg_temp6 [3]))

	.clk(gnd),
	.dataa(\b2v_inst34|seg_temp6 [3]),
	.datab(\b2v_inst34|seg_temp6[0]~0_combout ),
	.datac(vcc),
	.datad(\b2v_inst34|seg_temp2[3]~9_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|seg_temp6 [3]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|seg_temp6[3] .lut_mask = "ee22";
defparam \b2v_inst34|seg_temp6[3] .operation_mode = "normal";
defparam \b2v_inst34|seg_temp6[3] .output_mode = "comb_only";
defparam \b2v_inst34|seg_temp6[3] .register_cascade_mode = "off";
defparam \b2v_inst34|seg_temp6[3] .sum_lutc_input = "datac";
defparam \b2v_inst34|seg_temp6[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y5_N0
maxii_lcell \b2v_inst34|seg_temp14[3] (
// Equation(s):
// \b2v_inst34|seg_temp14 [3] = ((\b2v_inst34|seg_temp14[0]~1_combout  & ((\b2v_inst34|WideOr39~0_combout ))) # (!\b2v_inst34|seg_temp14[0]~1_combout  & (\b2v_inst34|seg_temp14 [3])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst34|seg_temp14[0]~1_combout ),
	.datac(\b2v_inst34|seg_temp14 [3]),
	.datad(\b2v_inst34|WideOr39~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|seg_temp14 [3]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|seg_temp14[3] .lut_mask = "fc30";
defparam \b2v_inst34|seg_temp14[3] .operation_mode = "normal";
defparam \b2v_inst34|seg_temp14[3] .output_mode = "comb_only";
defparam \b2v_inst34|seg_temp14[3] .register_cascade_mode = "off";
defparam \b2v_inst34|seg_temp14[3] .sum_lutc_input = "datac";
defparam \b2v_inst34|seg_temp14[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y4_N7
maxii_lcell \b2v_inst34|Mux13~0 (
// Equation(s):
// \b2v_inst34|Mux13~0_combout  = (!\b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[28]~6_combout  & ((\b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[26]~0_combout  & (\b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[27]~3_combout  
// & \b2v_inst34|sel61 [0])) # (!\b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[26]~0_combout  & (\b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[27]~3_combout  $ (\b2v_inst34|sel61 [0])))))

	.clk(gnd),
	.dataa(\b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[26]~0_combout ),
	.datab(\b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[28]~6_combout ),
	.datac(\b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[27]~3_combout ),
	.datad(\b2v_inst34|sel61 [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Mux13~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Mux13~0 .lut_mask = "2110";
defparam \b2v_inst34|Mux13~0 .operation_mode = "normal";
defparam \b2v_inst34|Mux13~0 .output_mode = "comb_only";
defparam \b2v_inst34|Mux13~0 .register_cascade_mode = "off";
defparam \b2v_inst34|Mux13~0 .sum_lutc_input = "datac";
defparam \b2v_inst34|Mux13~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y4_N0
maxii_lcell \b2v_inst34|seg_temp8[3] (
// Equation(s):
// \b2v_inst34|seg_temp8 [3] = ((\b2v_inst34|seg_temp8[0]~3_combout  & ((!\b2v_inst34|Mux13~0_combout ))) # (!\b2v_inst34|seg_temp8[0]~3_combout  & (\b2v_inst34|seg_temp8 [3])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst34|seg_temp8 [3]),
	.datac(\b2v_inst34|Mux13~0_combout ),
	.datad(\b2v_inst34|seg_temp8[0]~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|seg_temp8 [3]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|seg_temp8[3] .lut_mask = "0fcc";
defparam \b2v_inst34|seg_temp8[3] .operation_mode = "normal";
defparam \b2v_inst34|seg_temp8[3] .output_mode = "comb_only";
defparam \b2v_inst34|seg_temp8[3] .register_cascade_mode = "off";
defparam \b2v_inst34|seg_temp8[3] .sum_lutc_input = "datac";
defparam \b2v_inst34|seg_temp8[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y8_N2
maxii_lcell \b2v_inst34|seg_temp10[3] (
// Equation(s):
// \b2v_inst34|seg_temp10 [3] = (\b2v_inst34|seg_temp10[0]~0_combout  & (\b2v_inst34|WideOr39~0_combout )) # (!\b2v_inst34|seg_temp10[0]~0_combout  & (((\b2v_inst34|seg_temp10 [3]))))

	.clk(gnd),
	.dataa(\b2v_inst34|WideOr39~0_combout ),
	.datab(\b2v_inst34|seg_temp10[0]~0_combout ),
	.datac(vcc),
	.datad(\b2v_inst34|seg_temp10 [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|seg_temp10 [3]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|seg_temp10[3] .lut_mask = "bb88";
defparam \b2v_inst34|seg_temp10[3] .operation_mode = "normal";
defparam \b2v_inst34|seg_temp10[3] .output_mode = "comb_only";
defparam \b2v_inst34|seg_temp10[3] .register_cascade_mode = "off";
defparam \b2v_inst34|seg_temp10[3] .sum_lutc_input = "datac";
defparam \b2v_inst34|seg_temp10[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y8_N4
maxii_lcell \b2v_inst34|seg_temp12[3] (
// Equation(s):
// \b2v_inst34|seg_temp12 [3] = (\b2v_inst34|seg_temp12[0]~0_combout  & (((\b2v_inst34|WideOr39~0_combout )))) # (!\b2v_inst34|seg_temp12[0]~0_combout  & (((\b2v_inst34|seg_temp12 [3]))))

	.clk(gnd),
	.dataa(\b2v_inst34|seg_temp12[0]~0_combout ),
	.datab(vcc),
	.datac(\b2v_inst34|seg_temp12 [3]),
	.datad(\b2v_inst34|WideOr39~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|seg_temp12 [3]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|seg_temp12[3] .lut_mask = "fa50";
defparam \b2v_inst34|seg_temp12[3] .operation_mode = "normal";
defparam \b2v_inst34|seg_temp12[3] .output_mode = "comb_only";
defparam \b2v_inst34|seg_temp12[3] .register_cascade_mode = "off";
defparam \b2v_inst34|seg_temp12[3] .sum_lutc_input = "datac";
defparam \b2v_inst34|seg_temp12[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y7_N9
maxii_lcell \b2v_inst34|seg_temp4[3] (
// Equation(s):
// \b2v_inst34|seg_temp4 [3] = ((\b2v_inst34|seg_temp4[0]~0_combout  & ((\b2v_inst34|seg_temp2[3]~9_combout ))) # (!\b2v_inst34|seg_temp4[0]~0_combout  & (\b2v_inst34|seg_temp4 [3])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst34|seg_temp4 [3]),
	.datac(\b2v_inst34|seg_temp4[0]~0_combout ),
	.datad(\b2v_inst34|seg_temp2[3]~9_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|seg_temp4 [3]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|seg_temp4[3] .lut_mask = "fc0c";
defparam \b2v_inst34|seg_temp4[3] .operation_mode = "normal";
defparam \b2v_inst34|seg_temp4[3] .output_mode = "comb_only";
defparam \b2v_inst34|seg_temp4[3] .register_cascade_mode = "off";
defparam \b2v_inst34|seg_temp4[3] .sum_lutc_input = "datac";
defparam \b2v_inst34|seg_temp4[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y7_N7
maxii_lcell \b2v_inst34|seg_temp2[3] (
// Equation(s):
// \b2v_inst34|seg_temp2 [3] = ((\b2v_inst34|seg_temp2[0]~3_combout  & ((\b2v_inst34|seg_temp2[3]~9_combout ))) # (!\b2v_inst34|seg_temp2[0]~3_combout  & (\b2v_inst34|seg_temp2 [3])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst34|seg_temp2 [3]),
	.datac(\b2v_inst34|seg_temp2[0]~3_combout ),
	.datad(\b2v_inst34|seg_temp2[3]~9_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|seg_temp2 [3]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|seg_temp2[3] .lut_mask = "fc0c";
defparam \b2v_inst34|seg_temp2[3] .operation_mode = "normal";
defparam \b2v_inst34|seg_temp2[3] .output_mode = "comb_only";
defparam \b2v_inst34|seg_temp2[3] .register_cascade_mode = "off";
defparam \b2v_inst34|seg_temp2[3] .sum_lutc_input = "datac";
defparam \b2v_inst34|seg_temp2[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y5_N1
maxii_lcell \b2v_inst34|Selector221~5 (
// Equation(s):
// \b2v_inst34|Selector221~5_combout  = (\b2v_inst14|WideOr2~combout  & (\b2v_inst14|WideOr5~combout )) # (!\b2v_inst14|WideOr2~combout  & ((\b2v_inst14|WideOr5~combout  & (\b2v_inst34|seg_temp4 [3])) # (!\b2v_inst14|WideOr5~combout  & 
// ((\b2v_inst34|seg_temp2 [3])))))

	.clk(gnd),
	.dataa(\b2v_inst14|WideOr2~combout ),
	.datab(\b2v_inst14|WideOr5~combout ),
	.datac(\b2v_inst34|seg_temp4 [3]),
	.datad(\b2v_inst34|seg_temp2 [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Selector221~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Selector221~5 .lut_mask = "d9c8";
defparam \b2v_inst34|Selector221~5 .operation_mode = "normal";
defparam \b2v_inst34|Selector221~5 .output_mode = "comb_only";
defparam \b2v_inst34|Selector221~5 .register_cascade_mode = "off";
defparam \b2v_inst34|Selector221~5 .sum_lutc_input = "datac";
defparam \b2v_inst34|Selector221~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y5_N4
maxii_lcell \b2v_inst34|Selector221~6 (
// Equation(s):
// \b2v_inst34|Selector221~6_combout  = (\b2v_inst14|WideOr2~combout  & ((\b2v_inst34|Selector221~5_combout  & ((\b2v_inst34|seg_temp12 [3]))) # (!\b2v_inst34|Selector221~5_combout  & (\b2v_inst34|seg_temp10 [3])))) # (!\b2v_inst14|WideOr2~combout  & 
// (((\b2v_inst34|Selector221~5_combout ))))

	.clk(gnd),
	.dataa(\b2v_inst14|WideOr2~combout ),
	.datab(\b2v_inst34|seg_temp10 [3]),
	.datac(\b2v_inst34|seg_temp12 [3]),
	.datad(\b2v_inst34|Selector221~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Selector221~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Selector221~6 .lut_mask = "f588";
defparam \b2v_inst34|Selector221~6 .operation_mode = "normal";
defparam \b2v_inst34|Selector221~6 .output_mode = "comb_only";
defparam \b2v_inst34|Selector221~6 .register_cascade_mode = "off";
defparam \b2v_inst34|Selector221~6 .sum_lutc_input = "datac";
defparam \b2v_inst34|Selector221~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y5_N5
maxii_lcell \b2v_inst34|Selector221~7 (
// Equation(s):
// \b2v_inst34|Selector221~7_combout  = (\b2v_inst34|Selector222~3_combout  & (((\b2v_inst34|seg_temp8 [3])) # (!\b2v_inst34|Selector222~2_combout ))) # (!\b2v_inst34|Selector222~3_combout  & (\b2v_inst34|Selector222~2_combout  & 
// ((\b2v_inst34|Selector221~6_combout ))))

	.clk(gnd),
	.dataa(\b2v_inst34|Selector222~3_combout ),
	.datab(\b2v_inst34|Selector222~2_combout ),
	.datac(\b2v_inst34|seg_temp8 [3]),
	.datad(\b2v_inst34|Selector221~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Selector221~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Selector221~7 .lut_mask = "e6a2";
defparam \b2v_inst34|Selector221~7 .operation_mode = "normal";
defparam \b2v_inst34|Selector221~7 .output_mode = "comb_only";
defparam \b2v_inst34|Selector221~7 .register_cascade_mode = "off";
defparam \b2v_inst34|Selector221~7 .sum_lutc_input = "datac";
defparam \b2v_inst34|Selector221~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y5_N6
maxii_lcell \b2v_inst34|Selector221~8 (
// Equation(s):
// \b2v_inst34|Selector221~8_combout  = (\b2v_inst30|always5~3_combout  & ((\b2v_inst34|Selector221~7_combout  & ((\b2v_inst34|seg_temp14 [3]))) # (!\b2v_inst34|Selector221~7_combout  & (\b2v_inst34|seg_temp6 [3])))) # (!\b2v_inst30|always5~3_combout  & 
// (((\b2v_inst34|Selector221~7_combout ))))

	.clk(gnd),
	.dataa(\b2v_inst30|always5~3_combout ),
	.datab(\b2v_inst34|seg_temp6 [3]),
	.datac(\b2v_inst34|seg_temp14 [3]),
	.datad(\b2v_inst34|Selector221~7_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Selector221~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Selector221~8 .lut_mask = "f588";
defparam \b2v_inst34|Selector221~8 .operation_mode = "normal";
defparam \b2v_inst34|Selector221~8 .output_mode = "comb_only";
defparam \b2v_inst34|Selector221~8 .register_cascade_mode = "off";
defparam \b2v_inst34|Selector221~8 .sum_lutc_input = "datac";
defparam \b2v_inst34|Selector221~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y5_N1
maxii_lcell \b2v_inst34|Selector221~9 (
// Equation(s):
// \b2v_inst34|Selector221~9_combout  = (\b2v_inst34|Selector222~0_combout  & ((\b2v_inst34|Selector221~4_combout  & ((\b2v_inst34|Selector221~8_combout ))) # (!\b2v_inst34|Selector221~4_combout  & (\b2v_inst34|Selector221~3_combout )))) # 
// (!\b2v_inst34|Selector222~0_combout  & (\b2v_inst34|Selector221~4_combout ))

	.clk(gnd),
	.dataa(\b2v_inst34|Selector222~0_combout ),
	.datab(\b2v_inst34|Selector221~4_combout ),
	.datac(\b2v_inst34|Selector221~3_combout ),
	.datad(\b2v_inst34|Selector221~8_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Selector221~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Selector221~9 .lut_mask = "ec64";
defparam \b2v_inst34|Selector221~9 .operation_mode = "normal";
defparam \b2v_inst34|Selector221~9 .output_mode = "comb_only";
defparam \b2v_inst34|Selector221~9 .register_cascade_mode = "off";
defparam \b2v_inst34|Selector221~9 .sum_lutc_input = "datac";
defparam \b2v_inst34|Selector221~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y5_N2
maxii_lcell \b2v_inst34|seg[3] (
// Equation(s):
// \b2v_inst34|seg [3] = (\b2v_inst34|seg[6]~0_combout  & (\b2v_inst34|seg [3])) # (!\b2v_inst34|seg[6]~0_combout  & (((\b2v_inst34|Selector221~9_combout ))))

	.clk(gnd),
	.dataa(\b2v_inst34|seg [3]),
	.datab(\b2v_inst34|seg[6]~0_combout ),
	.datac(vcc),
	.datad(\b2v_inst34|Selector221~9_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|seg [3]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|seg[3] .lut_mask = "bb88";
defparam \b2v_inst34|seg[3] .operation_mode = "normal";
defparam \b2v_inst34|seg[3] .output_mode = "comb_only";
defparam \b2v_inst34|seg[3] .register_cascade_mode = "off";
defparam \b2v_inst34|seg[3] .sum_lutc_input = "datac";
defparam \b2v_inst34|seg[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y4_N8
maxii_lcell \b2v_inst34|seg_tempna[4] (
// Equation(s):
// \b2v_inst34|seg_tempna [4] = (\b2v_inst34|seg_tempna[0]~0_combout  & (((\b2v_inst34|WideOr12~0_combout )))) # (!\b2v_inst34|seg_tempna[0]~0_combout  & (((\b2v_inst34|seg_tempna [4]))))

	.clk(gnd),
	.dataa(\b2v_inst34|seg_tempna[0]~0_combout ),
	.datab(vcc),
	.datac(\b2v_inst34|WideOr12~0_combout ),
	.datad(\b2v_inst34|seg_tempna [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|seg_tempna [4]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|seg_tempna[4] .lut_mask = "f5a0";
defparam \b2v_inst34|seg_tempna[4] .operation_mode = "normal";
defparam \b2v_inst34|seg_tempna[4] .output_mode = "comb_only";
defparam \b2v_inst34|seg_tempna[4] .register_cascade_mode = "off";
defparam \b2v_inst34|seg_tempna[4] .sum_lutc_input = "datac";
defparam \b2v_inst34|seg_tempna[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y2_N6
maxii_lcell \b2v_inst34|Selector52~1 (
// Equation(s):
// \b2v_inst34|Selector52~1_combout  = (\b2v_inst34|p2.count.010_5485~combout  & ((\b2v_inst14|cnt_u2 [0]) # ((\b2v_inst34|Mod1|auto_generated|divider|divider|StageOut[22]~1_combout ) # (!\b2v_inst34|Mod1|auto_generated|divider|divider|StageOut[21]~0_combout 
// ))))

	.clk(gnd),
	.dataa(\b2v_inst14|cnt_u2 [0]),
	.datab(\b2v_inst34|p2.count.010_5485~combout ),
	.datac(\b2v_inst34|Mod1|auto_generated|divider|divider|StageOut[21]~0_combout ),
	.datad(\b2v_inst34|Mod1|auto_generated|divider|divider|StageOut[22]~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Selector52~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Selector52~1 .lut_mask = "cc8c";
defparam \b2v_inst34|Selector52~1 .operation_mode = "normal";
defparam \b2v_inst34|Selector52~1 .output_mode = "comb_only";
defparam \b2v_inst34|Selector52~1 .register_cascade_mode = "off";
defparam \b2v_inst34|Selector52~1 .sum_lutc_input = "datac";
defparam \b2v_inst34|Selector52~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y2_N5
maxii_lcell \b2v_inst34|Selector52~0 (
// Equation(s):
// \b2v_inst34|Selector52~0_combout  = (\b2v_inst34|p2.count.100_5471~combout  & (((\b2v_inst14|cnt_u3 [0]) # (\b2v_inst34|Mod3|auto_generated|divider|divider|StageOut[22]~1_combout )) # 
// (!\b2v_inst34|Mod3|auto_generated|divider|divider|StageOut[21]~0_combout )))

	.clk(gnd),
	.dataa(\b2v_inst34|Mod3|auto_generated|divider|divider|StageOut[21]~0_combout ),
	.datab(\b2v_inst14|cnt_u3 [0]),
	.datac(\b2v_inst34|p2.count.100_5471~combout ),
	.datad(\b2v_inst34|Mod3|auto_generated|divider|divider|StageOut[22]~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Selector52~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Selector52~0 .lut_mask = "f0d0";
defparam \b2v_inst34|Selector52~0 .operation_mode = "normal";
defparam \b2v_inst34|Selector52~0 .output_mode = "comb_only";
defparam \b2v_inst34|Selector52~0 .register_cascade_mode = "off";
defparam \b2v_inst34|Selector52~0 .sum_lutc_input = "datac";
defparam \b2v_inst34|Selector52~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y2_N8
maxii_lcell \b2v_inst34|Selector52~2 (
// Equation(s):
// \b2v_inst34|Selector52~2_combout  = ((\b2v_inst14|cnt_u1 [0]) # ((\b2v_inst34|Mod5|auto_generated|divider|divider|StageOut[22]~1_combout ) # (!\b2v_inst34|Mod5|auto_generated|divider|divider|StageOut[21]~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst14|cnt_u1 [0]),
	.datac(\b2v_inst34|Mod5|auto_generated|divider|divider|StageOut[21]~0_combout ),
	.datad(\b2v_inst34|Mod5|auto_generated|divider|divider|StageOut[22]~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Selector52~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Selector52~2 .lut_mask = "ffcf";
defparam \b2v_inst34|Selector52~2 .operation_mode = "normal";
defparam \b2v_inst34|Selector52~2 .output_mode = "comb_only";
defparam \b2v_inst34|Selector52~2 .register_cascade_mode = "off";
defparam \b2v_inst34|Selector52~2 .sum_lutc_input = "datac";
defparam \b2v_inst34|Selector52~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y2_N7
maxii_lcell \b2v_inst34|Selector52~3 (
// Equation(s):
// \b2v_inst34|Selector52~3_combout  = (\b2v_inst34|Selector52~1_combout ) # ((\b2v_inst34|Selector52~0_combout ) # ((\b2v_inst34|p2.count.110_5457~combout  & \b2v_inst34|Selector52~2_combout )))

	.clk(gnd),
	.dataa(\b2v_inst34|Selector52~1_combout ),
	.datab(\b2v_inst34|p2.count.110_5457~combout ),
	.datac(\b2v_inst34|Selector52~0_combout ),
	.datad(\b2v_inst34|Selector52~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Selector52~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Selector52~3 .lut_mask = "fefa";
defparam \b2v_inst34|Selector52~3 .operation_mode = "normal";
defparam \b2v_inst34|Selector52~3 .output_mode = "comb_only";
defparam \b2v_inst34|Selector52~3 .register_cascade_mode = "off";
defparam \b2v_inst34|Selector52~3 .sum_lutc_input = "datac";
defparam \b2v_inst34|Selector52~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y2_N2
maxii_lcell \b2v_inst34|seg_tempnb[4] (
// Equation(s):
// \b2v_inst34|seg_tempnb [4] = (\b2v_inst34|seg_tempnb[0]~3_combout  & (((\b2v_inst34|Selector52~3_combout )))) # (!\b2v_inst34|seg_tempnb[0]~3_combout  & (\b2v_inst34|seg_tempnb [4]))

	.clk(gnd),
	.dataa(\b2v_inst34|seg_tempnb[0]~3_combout ),
	.datab(\b2v_inst34|seg_tempnb [4]),
	.datac(\b2v_inst34|Selector52~3_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|seg_tempnb [4]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|seg_tempnb[4] .lut_mask = "e4e4";
defparam \b2v_inst34|seg_tempnb[4] .operation_mode = "normal";
defparam \b2v_inst34|seg_tempnb[4] .output_mode = "comb_only";
defparam \b2v_inst34|seg_tempnb[4] .register_cascade_mode = "off";
defparam \b2v_inst34|seg_tempnb[4] .sum_lutc_input = "datac";
defparam \b2v_inst34|seg_tempnb[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y5_N9
maxii_lcell \b2v_inst34|seg_temp13[4] (
// Equation(s):
// \b2v_inst34|seg_temp13 [4] = (\b2v_inst34|seg_temp13[0]~0_combout  & (((!\b2v_inst34|C.00011_5891~combout )))) # (!\b2v_inst34|seg_temp13[0]~0_combout  & (\b2v_inst34|seg_temp13 [4]))

	.clk(gnd),
	.dataa(\b2v_inst34|seg_temp13[0]~0_combout ),
	.datab(\b2v_inst34|seg_temp13 [4]),
	.datac(vcc),
	.datad(\b2v_inst34|C.00011_5891~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|seg_temp13 [4]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|seg_temp13[4] .lut_mask = "44ee";
defparam \b2v_inst34|seg_temp13[4] .operation_mode = "normal";
defparam \b2v_inst34|seg_temp13[4] .output_mode = "comb_only";
defparam \b2v_inst34|seg_temp13[4] .register_cascade_mode = "off";
defparam \b2v_inst34|seg_temp13[4] .sum_lutc_input = "datac";
defparam \b2v_inst34|seg_temp13[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y7_N2
maxii_lcell \b2v_inst34|seg_temp1[4]~6 (
// Equation(s):
// \b2v_inst34|seg_temp1[4]~6_combout  = (((\b2v_inst34|Equal3~3_combout )) # (!\b2v_inst34|C.00011_5891~combout ))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst34|C.00011_5891~combout ),
	.datac(vcc),
	.datad(\b2v_inst34|Equal3~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|seg_temp1[4]~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|seg_temp1[4]~6 .lut_mask = "ff33";
defparam \b2v_inst34|seg_temp1[4]~6 .operation_mode = "normal";
defparam \b2v_inst34|seg_temp1[4]~6 .output_mode = "comb_only";
defparam \b2v_inst34|seg_temp1[4]~6 .register_cascade_mode = "off";
defparam \b2v_inst34|seg_temp1[4]~6 .sum_lutc_input = "datac";
defparam \b2v_inst34|seg_temp1[4]~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y7_N0
maxii_lcell \b2v_inst34|seg_temp5[4] (
// Equation(s):
// \b2v_inst34|seg_temp5 [4] = ((\b2v_inst34|seg_temp5[0]~0_combout  & ((\b2v_inst34|seg_temp1[4]~6_combout ))) # (!\b2v_inst34|seg_temp5[0]~0_combout  & (\b2v_inst34|seg_temp5 [4])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst34|seg_temp5[0]~0_combout ),
	.datac(\b2v_inst34|seg_temp5 [4]),
	.datad(\b2v_inst34|seg_temp1[4]~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|seg_temp5 [4]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|seg_temp5[4] .lut_mask = "fc30";
defparam \b2v_inst34|seg_temp5[4] .operation_mode = "normal";
defparam \b2v_inst34|seg_temp5[4] .output_mode = "comb_only";
defparam \b2v_inst34|seg_temp5[4] .register_cascade_mode = "off";
defparam \b2v_inst34|seg_temp5[4] .sum_lutc_input = "datac";
defparam \b2v_inst34|seg_temp5[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N8
maxii_lcell \b2v_inst34|seg_temp7[4] (
// Equation(s):
// \b2v_inst34|seg_temp7 [4] = (\b2v_inst34|seg_temp7[0]~8_combout  & (!\b2v_inst34|Decoder2~53_combout )) # (!\b2v_inst34|seg_temp7[0]~8_combout  & (((\b2v_inst34|seg_temp7 [4]))))

	.clk(gnd),
	.dataa(\b2v_inst34|seg_temp7[0]~8_combout ),
	.datab(\b2v_inst34|Decoder2~53_combout ),
	.datac(vcc),
	.datad(\b2v_inst34|seg_temp7 [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|seg_temp7 [4]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|seg_temp7[4] .lut_mask = "7722";
defparam \b2v_inst34|seg_temp7[4] .operation_mode = "normal";
defparam \b2v_inst34|seg_temp7[4] .output_mode = "comb_only";
defparam \b2v_inst34|seg_temp7[4] .register_cascade_mode = "off";
defparam \b2v_inst34|seg_temp7[4] .sum_lutc_input = "datac";
defparam \b2v_inst34|seg_temp7[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y6_N6
maxii_lcell \b2v_inst34|seg_temp11[4] (
// Equation(s):
// \b2v_inst34|seg_temp11 [4] = ((\b2v_inst34|seg_temp11[0]~0_combout  & ((!\b2v_inst34|C.00011_5891~combout ))) # (!\b2v_inst34|seg_temp11[0]~0_combout  & (\b2v_inst34|seg_temp11 [4])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst34|seg_temp11[0]~0_combout ),
	.datac(\b2v_inst34|seg_temp11 [4]),
	.datad(\b2v_inst34|C.00011_5891~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|seg_temp11 [4]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|seg_temp11[4] .lut_mask = "30fc";
defparam \b2v_inst34|seg_temp11[4] .operation_mode = "normal";
defparam \b2v_inst34|seg_temp11[4] .output_mode = "comb_only";
defparam \b2v_inst34|seg_temp11[4] .register_cascade_mode = "off";
defparam \b2v_inst34|seg_temp11[4] .sum_lutc_input = "datac";
defparam \b2v_inst34|seg_temp11[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y7_N6
maxii_lcell \b2v_inst34|seg_temp3[4] (
// Equation(s):
// \b2v_inst34|seg_temp3 [4] = ((\b2v_inst34|seg_temp3[0]~0_combout  & ((\b2v_inst34|seg_temp1[4]~6_combout ))) # (!\b2v_inst34|seg_temp3[0]~0_combout  & (\b2v_inst34|seg_temp3 [4])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst34|seg_temp3[0]~0_combout ),
	.datac(\b2v_inst34|seg_temp3 [4]),
	.datad(\b2v_inst34|seg_temp1[4]~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|seg_temp3 [4]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|seg_temp3[4] .lut_mask = "fc30";
defparam \b2v_inst34|seg_temp3[4] .operation_mode = "normal";
defparam \b2v_inst34|seg_temp3[4] .output_mode = "comb_only";
defparam \b2v_inst34|seg_temp3[4] .register_cascade_mode = "off";
defparam \b2v_inst34|seg_temp3[4] .sum_lutc_input = "datac";
defparam \b2v_inst34|seg_temp3[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y4_N2
maxii_lcell \b2v_inst34|seg_temp9[4] (
// Equation(s):
// \b2v_inst34|seg_temp9 [4] = (\b2v_inst34|seg_temp9[0]~0_combout  & (((!\b2v_inst34|C.00011_5891~combout )))) # (!\b2v_inst34|seg_temp9[0]~0_combout  & (((\b2v_inst34|seg_temp9 [4]))))

	.clk(gnd),
	.dataa(\b2v_inst34|seg_temp9[0]~0_combout ),
	.datab(vcc),
	.datac(\b2v_inst34|C.00011_5891~combout ),
	.datad(\b2v_inst34|seg_temp9 [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|seg_temp9 [4]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|seg_temp9[4] .lut_mask = "5f0a";
defparam \b2v_inst34|seg_temp9[4] .operation_mode = "normal";
defparam \b2v_inst34|seg_temp9[4] .output_mode = "comb_only";
defparam \b2v_inst34|seg_temp9[4] .register_cascade_mode = "off";
defparam \b2v_inst34|seg_temp9[4] .sum_lutc_input = "datac";
defparam \b2v_inst34|seg_temp9[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y7_N8
maxii_lcell \b2v_inst34|seg_temp1[4] (
// Equation(s):
// \b2v_inst34|seg_temp1 [4] = ((\b2v_inst34|seg_temp1[0]~3_combout  & ((\b2v_inst34|seg_temp1[4]~6_combout ))) # (!\b2v_inst34|seg_temp1[0]~3_combout  & (\b2v_inst34|seg_temp1 [4])))

	.clk(gnd),
	.dataa(\b2v_inst34|seg_temp1 [4]),
	.datab(vcc),
	.datac(\b2v_inst34|seg_temp1[0]~3_combout ),
	.datad(\b2v_inst34|seg_temp1[4]~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|seg_temp1 [4]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|seg_temp1[4] .lut_mask = "fa0a";
defparam \b2v_inst34|seg_temp1[4] .operation_mode = "normal";
defparam \b2v_inst34|seg_temp1[4] .output_mode = "comb_only";
defparam \b2v_inst34|seg_temp1[4] .register_cascade_mode = "off";
defparam \b2v_inst34|seg_temp1[4] .sum_lutc_input = "datac";
defparam \b2v_inst34|seg_temp1[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N2
maxii_lcell \b2v_inst34|Selector222~4 (
// Equation(s):
// \b2v_inst34|Selector222~4_combout  = (\b2v_inst14|WideOr2~combout  & ((\b2v_inst34|seg_temp9 [4]) # ((\b2v_inst14|WideOr5~combout )))) # (!\b2v_inst14|WideOr2~combout  & (((\b2v_inst34|seg_temp1 [4] & !\b2v_inst14|WideOr5~combout ))))

	.clk(gnd),
	.dataa(\b2v_inst14|WideOr2~combout ),
	.datab(\b2v_inst34|seg_temp9 [4]),
	.datac(\b2v_inst34|seg_temp1 [4]),
	.datad(\b2v_inst14|WideOr5~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Selector222~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Selector222~4 .lut_mask = "aad8";
defparam \b2v_inst34|Selector222~4 .operation_mode = "normal";
defparam \b2v_inst34|Selector222~4 .output_mode = "comb_only";
defparam \b2v_inst34|Selector222~4 .register_cascade_mode = "off";
defparam \b2v_inst34|Selector222~4 .sum_lutc_input = "datac";
defparam \b2v_inst34|Selector222~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N3
maxii_lcell \b2v_inst34|Selector222~5 (
// Equation(s):
// \b2v_inst34|Selector222~5_combout  = (\b2v_inst14|WideOr5~combout  & ((\b2v_inst34|Selector222~4_combout  & (\b2v_inst34|seg_temp11 [4])) # (!\b2v_inst34|Selector222~4_combout  & ((\b2v_inst34|seg_temp3 [4]))))) # (!\b2v_inst14|WideOr5~combout  & 
// (((\b2v_inst34|Selector222~4_combout ))))

	.clk(gnd),
	.dataa(\b2v_inst14|WideOr5~combout ),
	.datab(\b2v_inst34|seg_temp11 [4]),
	.datac(\b2v_inst34|seg_temp3 [4]),
	.datad(\b2v_inst34|Selector222~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Selector222~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Selector222~5 .lut_mask = "dda0";
defparam \b2v_inst34|Selector222~5 .operation_mode = "normal";
defparam \b2v_inst34|Selector222~5 .output_mode = "comb_only";
defparam \b2v_inst34|Selector222~5 .register_cascade_mode = "off";
defparam \b2v_inst34|Selector222~5 .sum_lutc_input = "datac";
defparam \b2v_inst34|Selector222~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N0
maxii_lcell \b2v_inst34|Selector222~6 (
// Equation(s):
// \b2v_inst34|Selector222~6_combout  = (\b2v_inst34|Selector222~2_combout  & ((\b2v_inst34|Selector222~3_combout  & (\b2v_inst34|seg_temp7 [4])) # (!\b2v_inst34|Selector222~3_combout  & ((\b2v_inst34|Selector222~5_combout ))))) # 
// (!\b2v_inst34|Selector222~2_combout  & (((!\b2v_inst34|Selector222~3_combout ))))

	.clk(gnd),
	.dataa(\b2v_inst34|seg_temp7 [4]),
	.datab(\b2v_inst34|Selector222~2_combout ),
	.datac(\b2v_inst34|Selector222~3_combout ),
	.datad(\b2v_inst34|Selector222~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Selector222~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Selector222~6 .lut_mask = "8f83";
defparam \b2v_inst34|Selector222~6 .operation_mode = "normal";
defparam \b2v_inst34|Selector222~6 .output_mode = "comb_only";
defparam \b2v_inst34|Selector222~6 .register_cascade_mode = "off";
defparam \b2v_inst34|Selector222~6 .sum_lutc_input = "datac";
defparam \b2v_inst34|Selector222~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N1
maxii_lcell \b2v_inst34|Selector222~7 (
// Equation(s):
// \b2v_inst34|Selector222~7_combout  = (\b2v_inst30|always5~3_combout  & ((\b2v_inst34|Selector222~6_combout  & ((\b2v_inst34|seg_temp5 [4]))) # (!\b2v_inst34|Selector222~6_combout  & (\b2v_inst34|seg_temp13 [4])))) # (!\b2v_inst30|always5~3_combout  & 
// (((\b2v_inst34|Selector222~6_combout ))))

	.clk(gnd),
	.dataa(\b2v_inst30|always5~3_combout ),
	.datab(\b2v_inst34|seg_temp13 [4]),
	.datac(\b2v_inst34|seg_temp5 [4]),
	.datad(\b2v_inst34|Selector222~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Selector222~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Selector222~7 .lut_mask = "f588";
defparam \b2v_inst34|Selector222~7 .operation_mode = "normal";
defparam \b2v_inst34|Selector222~7 .output_mode = "comb_only";
defparam \b2v_inst34|Selector222~7 .register_cascade_mode = "off";
defparam \b2v_inst34|Selector222~7 .sum_lutc_input = "datac";
defparam \b2v_inst34|Selector222~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N4
maxii_lcell \b2v_inst34|Selector222~8 (
// Equation(s):
// \b2v_inst34|Selector222~8_combout  = (\b2v_inst34|Selector222~1_combout  & (((\b2v_inst34|Selector222~0_combout )))) # (!\b2v_inst34|Selector222~1_combout  & ((\b2v_inst34|Selector222~0_combout  & ((\b2v_inst34|Selector222~7_combout ))) # 
// (!\b2v_inst34|Selector222~0_combout  & (\b2v_inst34|seg_tempnb [4]))))

	.clk(gnd),
	.dataa(\b2v_inst34|Selector222~1_combout ),
	.datab(\b2v_inst34|seg_tempnb [4]),
	.datac(\b2v_inst34|Selector222~0_combout ),
	.datad(\b2v_inst34|Selector222~7_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Selector222~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Selector222~8 .lut_mask = "f4a4";
defparam \b2v_inst34|Selector222~8 .operation_mode = "normal";
defparam \b2v_inst34|Selector222~8 .output_mode = "comb_only";
defparam \b2v_inst34|Selector222~8 .register_cascade_mode = "off";
defparam \b2v_inst34|Selector222~8 .sum_lutc_input = "datac";
defparam \b2v_inst34|Selector222~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y9_N3
maxii_lcell \b2v_inst34|seg_temp2[4]~6 (
// Equation(s):
// \b2v_inst34|seg_temp2[4]~6_combout  = (((\b2v_inst34|Equal3~3_combout ))) # (!\b2v_inst34|C.01001_5819~combout )

	.clk(gnd),
	.dataa(\b2v_inst34|C.01001_5819~combout ),
	.datab(vcc),
	.datac(\b2v_inst34|Equal3~3_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|seg_temp2[4]~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|seg_temp2[4]~6 .lut_mask = "f5f5";
defparam \b2v_inst34|seg_temp2[4]~6 .operation_mode = "normal";
defparam \b2v_inst34|seg_temp2[4]~6 .output_mode = "comb_only";
defparam \b2v_inst34|seg_temp2[4]~6 .register_cascade_mode = "off";
defparam \b2v_inst34|seg_temp2[4]~6 .sum_lutc_input = "datac";
defparam \b2v_inst34|seg_temp2[4]~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y9_N9
maxii_lcell \b2v_inst34|seg_temp6[4] (
// Equation(s):
// \b2v_inst34|seg_temp6 [4] = (\b2v_inst34|seg_temp6[0]~0_combout  & (((\b2v_inst34|seg_temp2[4]~6_combout )))) # (!\b2v_inst34|seg_temp6[0]~0_combout  & (((\b2v_inst34|seg_temp6 [4]))))

	.clk(gnd),
	.dataa(\b2v_inst34|seg_temp6[0]~0_combout ),
	.datab(vcc),
	.datac(\b2v_inst34|seg_temp6 [4]),
	.datad(\b2v_inst34|seg_temp2[4]~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|seg_temp6 [4]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|seg_temp6[4] .lut_mask = "fa50";
defparam \b2v_inst34|seg_temp6[4] .operation_mode = "normal";
defparam \b2v_inst34|seg_temp6[4] .output_mode = "comb_only";
defparam \b2v_inst34|seg_temp6[4] .register_cascade_mode = "off";
defparam \b2v_inst34|seg_temp6[4] .sum_lutc_input = "datac";
defparam \b2v_inst34|seg_temp6[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y8_N3
maxii_lcell \b2v_inst34|seg_temp14[4] (
// Equation(s):
// \b2v_inst34|seg_temp14 [4] = ((\b2v_inst34|seg_temp14[0]~1_combout  & (!\b2v_inst34|C.01001_5819~combout )) # (!\b2v_inst34|seg_temp14[0]~1_combout  & ((\b2v_inst34|seg_temp14 [4]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst34|seg_temp14[0]~1_combout ),
	.datac(\b2v_inst34|C.01001_5819~combout ),
	.datad(\b2v_inst34|seg_temp14 [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|seg_temp14 [4]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|seg_temp14[4] .lut_mask = "3f0c";
defparam \b2v_inst34|seg_temp14[4] .operation_mode = "normal";
defparam \b2v_inst34|seg_temp14[4] .output_mode = "comb_only";
defparam \b2v_inst34|seg_temp14[4] .register_cascade_mode = "off";
defparam \b2v_inst34|seg_temp14[4] .sum_lutc_input = "datac";
defparam \b2v_inst34|seg_temp14[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y4_N8
maxii_lcell \b2v_inst34|seg_temp8[4] (
// Equation(s):
// \b2v_inst34|seg_temp8 [4] = (\b2v_inst34|seg_temp8[0]~3_combout  & (((!\b2v_inst34|Mux12~0_combout )))) # (!\b2v_inst34|seg_temp8[0]~3_combout  & (((\b2v_inst34|seg_temp8 [4]))))

	.clk(gnd),
	.dataa(\b2v_inst34|seg_temp8[0]~3_combout ),
	.datab(vcc),
	.datac(\b2v_inst34|Mux12~0_combout ),
	.datad(\b2v_inst34|seg_temp8 [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|seg_temp8 [4]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|seg_temp8[4] .lut_mask = "5f0a";
defparam \b2v_inst34|seg_temp8[4] .operation_mode = "normal";
defparam \b2v_inst34|seg_temp8[4] .output_mode = "comb_only";
defparam \b2v_inst34|seg_temp8[4] .register_cascade_mode = "off";
defparam \b2v_inst34|seg_temp8[4] .sum_lutc_input = "datac";
defparam \b2v_inst34|seg_temp8[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y8_N9
maxii_lcell \b2v_inst34|seg_temp12[4] (
// Equation(s):
// \b2v_inst34|seg_temp12 [4] = ((\b2v_inst34|seg_temp12[0]~0_combout  & (!\b2v_inst34|C.01001_5819~combout )) # (!\b2v_inst34|seg_temp12[0]~0_combout  & ((\b2v_inst34|seg_temp12 [4]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst34|seg_temp12[0]~0_combout ),
	.datac(\b2v_inst34|C.01001_5819~combout ),
	.datad(\b2v_inst34|seg_temp12 [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|seg_temp12 [4]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|seg_temp12[4] .lut_mask = "3f0c";
defparam \b2v_inst34|seg_temp12[4] .operation_mode = "normal";
defparam \b2v_inst34|seg_temp12[4] .output_mode = "comb_only";
defparam \b2v_inst34|seg_temp12[4] .register_cascade_mode = "off";
defparam \b2v_inst34|seg_temp12[4] .sum_lutc_input = "datac";
defparam \b2v_inst34|seg_temp12[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y9_N8
maxii_lcell \b2v_inst34|seg_temp10[4] (
// Equation(s):
// \b2v_inst34|seg_temp10 [4] = (\b2v_inst34|seg_temp10[0]~0_combout  & (((!\b2v_inst34|C.01001_5819~combout )))) # (!\b2v_inst34|seg_temp10[0]~0_combout  & (((\b2v_inst34|seg_temp10 [4]))))

	.clk(gnd),
	.dataa(\b2v_inst34|seg_temp10[0]~0_combout ),
	.datab(vcc),
	.datac(\b2v_inst34|C.01001_5819~combout ),
	.datad(\b2v_inst34|seg_temp10 [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|seg_temp10 [4]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|seg_temp10[4] .lut_mask = "5f0a";
defparam \b2v_inst34|seg_temp10[4] .operation_mode = "normal";
defparam \b2v_inst34|seg_temp10[4] .output_mode = "comb_only";
defparam \b2v_inst34|seg_temp10[4] .register_cascade_mode = "off";
defparam \b2v_inst34|seg_temp10[4] .sum_lutc_input = "datac";
defparam \b2v_inst34|seg_temp10[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y9_N0
maxii_lcell \b2v_inst34|seg_temp2[4] (
// Equation(s):
// \b2v_inst34|seg_temp2 [4] = (\b2v_inst34|seg_temp2[0]~3_combout  & (((\b2v_inst34|seg_temp2[4]~6_combout )))) # (!\b2v_inst34|seg_temp2[0]~3_combout  & (((\b2v_inst34|seg_temp2 [4]))))

	.clk(gnd),
	.dataa(\b2v_inst34|seg_temp2[0]~3_combout ),
	.datab(vcc),
	.datac(\b2v_inst34|seg_temp2 [4]),
	.datad(\b2v_inst34|seg_temp2[4]~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|seg_temp2 [4]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|seg_temp2[4] .lut_mask = "fa50";
defparam \b2v_inst34|seg_temp2[4] .operation_mode = "normal";
defparam \b2v_inst34|seg_temp2[4] .output_mode = "comb_only";
defparam \b2v_inst34|seg_temp2[4] .register_cascade_mode = "off";
defparam \b2v_inst34|seg_temp2[4] .sum_lutc_input = "datac";
defparam \b2v_inst34|seg_temp2[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y9_N7
maxii_lcell \b2v_inst34|seg_temp4[4] (
// Equation(s):
// \b2v_inst34|seg_temp4 [4] = ((\b2v_inst34|seg_temp4[0]~0_combout  & ((\b2v_inst34|seg_temp2[4]~6_combout ))) # (!\b2v_inst34|seg_temp4[0]~0_combout  & (\b2v_inst34|seg_temp4 [4])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst34|seg_temp4[0]~0_combout ),
	.datac(\b2v_inst34|seg_temp4 [4]),
	.datad(\b2v_inst34|seg_temp2[4]~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|seg_temp4 [4]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|seg_temp4[4] .lut_mask = "fc30";
defparam \b2v_inst34|seg_temp4[4] .operation_mode = "normal";
defparam \b2v_inst34|seg_temp4[4] .output_mode = "comb_only";
defparam \b2v_inst34|seg_temp4[4] .register_cascade_mode = "off";
defparam \b2v_inst34|seg_temp4[4] .sum_lutc_input = "datac";
defparam \b2v_inst34|seg_temp4[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y9_N4
maxii_lcell \b2v_inst34|Selector222~9 (
// Equation(s):
// \b2v_inst34|Selector222~9_combout  = (\b2v_inst14|WideOr5~combout  & (((\b2v_inst34|seg_temp4 [4]) # (\b2v_inst14|WideOr2~combout )))) # (!\b2v_inst14|WideOr5~combout  & (\b2v_inst34|seg_temp2 [4] & ((!\b2v_inst14|WideOr2~combout ))))

	.clk(gnd),
	.dataa(\b2v_inst34|seg_temp2 [4]),
	.datab(\b2v_inst34|seg_temp4 [4]),
	.datac(\b2v_inst14|WideOr5~combout ),
	.datad(\b2v_inst14|WideOr2~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Selector222~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Selector222~9 .lut_mask = "f0ca";
defparam \b2v_inst34|Selector222~9 .operation_mode = "normal";
defparam \b2v_inst34|Selector222~9 .output_mode = "comb_only";
defparam \b2v_inst34|Selector222~9 .register_cascade_mode = "off";
defparam \b2v_inst34|Selector222~9 .sum_lutc_input = "datac";
defparam \b2v_inst34|Selector222~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y9_N5
maxii_lcell \b2v_inst34|Selector222~10 (
// Equation(s):
// \b2v_inst34|Selector222~10_combout  = (\b2v_inst14|WideOr2~combout  & ((\b2v_inst34|Selector222~9_combout  & (\b2v_inst34|seg_temp12 [4])) # (!\b2v_inst34|Selector222~9_combout  & ((\b2v_inst34|seg_temp10 [4]))))) # (!\b2v_inst14|WideOr2~combout  & 
// (((\b2v_inst34|Selector222~9_combout ))))

	.clk(gnd),
	.dataa(\b2v_inst14|WideOr2~combout ),
	.datab(\b2v_inst34|seg_temp12 [4]),
	.datac(\b2v_inst34|seg_temp10 [4]),
	.datad(\b2v_inst34|Selector222~9_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Selector222~10_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Selector222~10 .lut_mask = "dda0";
defparam \b2v_inst34|Selector222~10 .operation_mode = "normal";
defparam \b2v_inst34|Selector222~10 .output_mode = "comb_only";
defparam \b2v_inst34|Selector222~10 .register_cascade_mode = "off";
defparam \b2v_inst34|Selector222~10 .sum_lutc_input = "datac";
defparam \b2v_inst34|Selector222~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N9
maxii_lcell \b2v_inst34|Selector222~11 (
// Equation(s):
// \b2v_inst34|Selector222~11_combout  = (\b2v_inst34|Selector222~2_combout  & ((\b2v_inst34|Selector222~3_combout  & (\b2v_inst34|seg_temp8 [4])) # (!\b2v_inst34|Selector222~3_combout  & ((\b2v_inst34|Selector222~10_combout ))))) # 
// (!\b2v_inst34|Selector222~2_combout  & (((!\b2v_inst34|Selector222~3_combout ))))

	.clk(gnd),
	.dataa(\b2v_inst34|seg_temp8 [4]),
	.datab(\b2v_inst34|Selector222~2_combout ),
	.datac(\b2v_inst34|Selector222~3_combout ),
	.datad(\b2v_inst34|Selector222~10_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Selector222~11_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Selector222~11 .lut_mask = "8f83";
defparam \b2v_inst34|Selector222~11 .operation_mode = "normal";
defparam \b2v_inst34|Selector222~11 .output_mode = "comb_only";
defparam \b2v_inst34|Selector222~11 .register_cascade_mode = "off";
defparam \b2v_inst34|Selector222~11 .sum_lutc_input = "datac";
defparam \b2v_inst34|Selector222~11 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N5
maxii_lcell \b2v_inst34|Selector222~12 (
// Equation(s):
// \b2v_inst34|Selector222~12_combout  = (\b2v_inst30|always5~3_combout  & ((\b2v_inst34|Selector222~11_combout  & (\b2v_inst34|seg_temp6 [4])) # (!\b2v_inst34|Selector222~11_combout  & ((\b2v_inst34|seg_temp14 [4]))))) # (!\b2v_inst30|always5~3_combout  & 
// (((\b2v_inst34|Selector222~11_combout ))))

	.clk(gnd),
	.dataa(\b2v_inst34|seg_temp6 [4]),
	.datab(\b2v_inst34|seg_temp14 [4]),
	.datac(\b2v_inst30|always5~3_combout ),
	.datad(\b2v_inst34|Selector222~11_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Selector222~12_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Selector222~12 .lut_mask = "afc0";
defparam \b2v_inst34|Selector222~12 .operation_mode = "normal";
defparam \b2v_inst34|Selector222~12 .output_mode = "comb_only";
defparam \b2v_inst34|Selector222~12 .register_cascade_mode = "off";
defparam \b2v_inst34|Selector222~12 .sum_lutc_input = "datac";
defparam \b2v_inst34|Selector222~12 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N6
maxii_lcell \b2v_inst34|Selector222~13 (
// Equation(s):
// \b2v_inst34|Selector222~13_combout  = (\b2v_inst34|Selector222~1_combout  & ((\b2v_inst34|Selector222~8_combout  & ((\b2v_inst34|Selector222~12_combout ))) # (!\b2v_inst34|Selector222~8_combout  & (\b2v_inst34|seg_tempna [4])))) # 
// (!\b2v_inst34|Selector222~1_combout  & (((\b2v_inst34|Selector222~8_combout ))))

	.clk(gnd),
	.dataa(\b2v_inst34|Selector222~1_combout ),
	.datab(\b2v_inst34|seg_tempna [4]),
	.datac(\b2v_inst34|Selector222~8_combout ),
	.datad(\b2v_inst34|Selector222~12_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Selector222~13_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Selector222~13 .lut_mask = "f858";
defparam \b2v_inst34|Selector222~13 .operation_mode = "normal";
defparam \b2v_inst34|Selector222~13 .output_mode = "comb_only";
defparam \b2v_inst34|Selector222~13 .register_cascade_mode = "off";
defparam \b2v_inst34|Selector222~13 .sum_lutc_input = "datac";
defparam \b2v_inst34|Selector222~13 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N7
maxii_lcell \b2v_inst34|seg[4] (
// Equation(s):
// \b2v_inst34|seg [4] = (\b2v_inst34|seg[6]~0_combout  & (((\b2v_inst34|seg [4])))) # (!\b2v_inst34|seg[6]~0_combout  & (((\b2v_inst34|Selector222~13_combout ))))

	.clk(gnd),
	.dataa(\b2v_inst34|seg[6]~0_combout ),
	.datab(vcc),
	.datac(\b2v_inst34|seg [4]),
	.datad(\b2v_inst34|Selector222~13_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|seg [4]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|seg[4] .lut_mask = "f5a0";
defparam \b2v_inst34|seg[4] .operation_mode = "normal";
defparam \b2v_inst34|seg[4] .output_mode = "comb_only";
defparam \b2v_inst34|seg[4] .register_cascade_mode = "off";
defparam \b2v_inst34|seg[4] .sum_lutc_input = "datac";
defparam \b2v_inst34|seg[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y2_N9
maxii_lcell \b2v_inst34|Selector51~1 (
// Equation(s):
// \b2v_inst34|Selector51~1_combout  = (\b2v_inst34|p2.count.010_5485~combout  & ((\b2v_inst14|cnt_u2 [0] $ (!\b2v_inst34|Mod1|auto_generated|divider|divider|StageOut[21]~0_combout )) # (!\b2v_inst34|Mod1|auto_generated|divider|divider|StageOut[22]~1_combout 
// )))

	.clk(gnd),
	.dataa(\b2v_inst14|cnt_u2 [0]),
	.datab(\b2v_inst34|p2.count.010_5485~combout ),
	.datac(\b2v_inst34|Mod1|auto_generated|divider|divider|StageOut[21]~0_combout ),
	.datad(\b2v_inst34|Mod1|auto_generated|divider|divider|StageOut[22]~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Selector51~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Selector51~1 .lut_mask = "84cc";
defparam \b2v_inst34|Selector51~1 .operation_mode = "normal";
defparam \b2v_inst34|Selector51~1 .output_mode = "comb_only";
defparam \b2v_inst34|Selector51~1 .register_cascade_mode = "off";
defparam \b2v_inst34|Selector51~1 .sum_lutc_input = "datac";
defparam \b2v_inst34|Selector51~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y2_N4
maxii_lcell \b2v_inst34|Selector51~0 (
// Equation(s):
// \b2v_inst34|Selector51~0_combout  = (\b2v_inst34|p2.count.100_5471~combout  & ((\b2v_inst34|Mod3|auto_generated|divider|divider|StageOut[21]~0_combout  $ (!\b2v_inst14|cnt_u3 [0])) # (!\b2v_inst34|Mod3|auto_generated|divider|divider|StageOut[22]~1_combout 
// )))

	.clk(gnd),
	.dataa(\b2v_inst34|Mod3|auto_generated|divider|divider|StageOut[21]~0_combout ),
	.datab(\b2v_inst14|cnt_u3 [0]),
	.datac(\b2v_inst34|p2.count.100_5471~combout ),
	.datad(\b2v_inst34|Mod3|auto_generated|divider|divider|StageOut[22]~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Selector51~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Selector51~0 .lut_mask = "90f0";
defparam \b2v_inst34|Selector51~0 .operation_mode = "normal";
defparam \b2v_inst34|Selector51~0 .output_mode = "comb_only";
defparam \b2v_inst34|Selector51~0 .register_cascade_mode = "off";
defparam \b2v_inst34|Selector51~0 .sum_lutc_input = "datac";
defparam \b2v_inst34|Selector51~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y2_N0
maxii_lcell \b2v_inst34|Selector51~2 (
// Equation(s):
// \b2v_inst34|Selector51~2_combout  = ((\b2v_inst14|cnt_u1 [0] $ (!\b2v_inst34|Mod5|auto_generated|divider|divider|StageOut[21]~0_combout )) # (!\b2v_inst34|Mod5|auto_generated|divider|divider|StageOut[22]~1_combout ))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst14|cnt_u1 [0]),
	.datac(\b2v_inst34|Mod5|auto_generated|divider|divider|StageOut[21]~0_combout ),
	.datad(\b2v_inst34|Mod5|auto_generated|divider|divider|StageOut[22]~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Selector51~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Selector51~2 .lut_mask = "c3ff";
defparam \b2v_inst34|Selector51~2 .operation_mode = "normal";
defparam \b2v_inst34|Selector51~2 .output_mode = "comb_only";
defparam \b2v_inst34|Selector51~2 .register_cascade_mode = "off";
defparam \b2v_inst34|Selector51~2 .sum_lutc_input = "datac";
defparam \b2v_inst34|Selector51~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y2_N1
maxii_lcell \b2v_inst34|Selector51~3 (
// Equation(s):
// \b2v_inst34|Selector51~3_combout  = (\b2v_inst34|Selector51~1_combout ) # ((\b2v_inst34|Selector51~0_combout ) # ((\b2v_inst34|p2.count.110_5457~combout  & \b2v_inst34|Selector51~2_combout )))

	.clk(gnd),
	.dataa(\b2v_inst34|p2.count.110_5457~combout ),
	.datab(\b2v_inst34|Selector51~1_combout ),
	.datac(\b2v_inst34|Selector51~0_combout ),
	.datad(\b2v_inst34|Selector51~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Selector51~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Selector51~3 .lut_mask = "fefc";
defparam \b2v_inst34|Selector51~3 .operation_mode = "normal";
defparam \b2v_inst34|Selector51~3 .output_mode = "comb_only";
defparam \b2v_inst34|Selector51~3 .register_cascade_mode = "off";
defparam \b2v_inst34|Selector51~3 .sum_lutc_input = "datac";
defparam \b2v_inst34|Selector51~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y2_N3
maxii_lcell \b2v_inst34|seg_tempnb[5] (
// Equation(s):
// \b2v_inst34|seg_tempnb [5] = (\b2v_inst34|seg_tempnb[0]~3_combout  & (((\b2v_inst34|Selector51~3_combout )))) # (!\b2v_inst34|seg_tempnb[0]~3_combout  & (\b2v_inst34|seg_tempnb [5]))

	.clk(gnd),
	.dataa(\b2v_inst34|seg_tempnb [5]),
	.datab(\b2v_inst34|Selector51~3_combout ),
	.datac(\b2v_inst34|seg_tempnb[0]~3_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|seg_tempnb [5]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|seg_tempnb[5] .lut_mask = "caca";
defparam \b2v_inst34|seg_tempnb[5] .operation_mode = "normal";
defparam \b2v_inst34|seg_tempnb[5] .output_mode = "comb_only";
defparam \b2v_inst34|seg_tempnb[5] .register_cascade_mode = "off";
defparam \b2v_inst34|seg_tempnb[5] .sum_lutc_input = "datac";
defparam \b2v_inst34|seg_tempnb[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y4_N6
maxii_lcell \b2v_inst34|Selector223~4 (
// Equation(s):
// \b2v_inst34|Selector223~4_combout  = (\b2v_inst34|Selector222~0_combout  & (\b2v_inst34|Selector222~1_combout )) # (!\b2v_inst34|Selector222~0_combout  & ((\b2v_inst34|Selector222~1_combout  & ((\b2v_inst34|seg_tempna [4]))) # 
// (!\b2v_inst34|Selector222~1_combout  & (\b2v_inst34|seg_tempnb [5]))))

	.clk(gnd),
	.dataa(\b2v_inst34|Selector222~0_combout ),
	.datab(\b2v_inst34|Selector222~1_combout ),
	.datac(\b2v_inst34|seg_tempnb [5]),
	.datad(\b2v_inst34|seg_tempna [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Selector223~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Selector223~4 .lut_mask = "dc98";
defparam \b2v_inst34|Selector223~4 .operation_mode = "normal";
defparam \b2v_inst34|Selector223~4 .output_mode = "comb_only";
defparam \b2v_inst34|Selector223~4 .register_cascade_mode = "off";
defparam \b2v_inst34|Selector223~4 .sum_lutc_input = "datac";
defparam \b2v_inst34|Selector223~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y10_N8
maxii_lcell \b2v_inst34|seg_temp1[5]~7 (
// Equation(s):
// \b2v_inst34|seg_temp1[5]~7_combout  = (((\b2v_inst34|Equal3~3_combout ) # (!\b2v_inst34|C.00110_5855~combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\b2v_inst34|C.00110_5855~combout ),
	.datad(\b2v_inst34|Equal3~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|seg_temp1[5]~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|seg_temp1[5]~7 .lut_mask = "ff0f";
defparam \b2v_inst34|seg_temp1[5]~7 .operation_mode = "normal";
defparam \b2v_inst34|seg_temp1[5]~7 .output_mode = "comb_only";
defparam \b2v_inst34|seg_temp1[5]~7 .register_cascade_mode = "off";
defparam \b2v_inst34|seg_temp1[5]~7 .sum_lutc_input = "datac";
defparam \b2v_inst34|seg_temp1[5]~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y10_N1
maxii_lcell \b2v_inst34|seg_temp5[5] (
// Equation(s):
// \b2v_inst34|seg_temp5 [5] = (\b2v_inst34|seg_temp5[0]~0_combout  & (((\b2v_inst34|seg_temp1[5]~7_combout )))) # (!\b2v_inst34|seg_temp5[0]~0_combout  & (\b2v_inst34|seg_temp5 [5]))

	.clk(gnd),
	.dataa(\b2v_inst34|seg_temp5[0]~0_combout ),
	.datab(\b2v_inst34|seg_temp5 [5]),
	.datac(vcc),
	.datad(\b2v_inst34|seg_temp1[5]~7_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|seg_temp5 [5]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|seg_temp5[5] .lut_mask = "ee44";
defparam \b2v_inst34|seg_temp5[5] .operation_mode = "normal";
defparam \b2v_inst34|seg_temp5[5] .output_mode = "comb_only";
defparam \b2v_inst34|seg_temp5[5] .register_cascade_mode = "off";
defparam \b2v_inst34|seg_temp5[5] .sum_lutc_input = "datac";
defparam \b2v_inst34|seg_temp5[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y5_N8
maxii_lcell \b2v_inst34|seg_temp13[5] (
// Equation(s):
// \b2v_inst34|seg_temp13 [5] = (\b2v_inst34|seg_temp13[0]~0_combout  & (((!\b2v_inst34|C.00110_5855~combout )))) # (!\b2v_inst34|seg_temp13[0]~0_combout  & (((\b2v_inst34|seg_temp13 [5]))))

	.clk(gnd),
	.dataa(\b2v_inst34|seg_temp13[0]~0_combout ),
	.datab(vcc),
	.datac(\b2v_inst34|C.00110_5855~combout ),
	.datad(\b2v_inst34|seg_temp13 [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|seg_temp13 [5]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|seg_temp13[5] .lut_mask = "5f0a";
defparam \b2v_inst34|seg_temp13[5] .operation_mode = "normal";
defparam \b2v_inst34|seg_temp13[5] .output_mode = "comb_only";
defparam \b2v_inst34|seg_temp13[5] .register_cascade_mode = "off";
defparam \b2v_inst34|seg_temp13[5] .sum_lutc_input = "datac";
defparam \b2v_inst34|seg_temp13[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y8_N8
maxii_lcell \b2v_inst34|seg_temp7[5] (
// Equation(s):
// \b2v_inst34|seg_temp7 [5] = (\b2v_inst34|seg_temp7[0]~8_combout  & (!\b2v_inst34|WideOr2~9_combout )) # (!\b2v_inst34|seg_temp7[0]~8_combout  & (((\b2v_inst34|seg_temp7 [5]))))

	.clk(gnd),
	.dataa(\b2v_inst34|seg_temp7[0]~8_combout ),
	.datab(\b2v_inst34|WideOr2~9_combout ),
	.datac(vcc),
	.datad(\b2v_inst34|seg_temp7 [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|seg_temp7 [5]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|seg_temp7[5] .lut_mask = "7722";
defparam \b2v_inst34|seg_temp7[5] .operation_mode = "normal";
defparam \b2v_inst34|seg_temp7[5] .output_mode = "comb_only";
defparam \b2v_inst34|seg_temp7[5] .register_cascade_mode = "off";
defparam \b2v_inst34|seg_temp7[5] .sum_lutc_input = "datac";
defparam \b2v_inst34|seg_temp7[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y6_N9
maxii_lcell \b2v_inst34|seg_temp11[5] (
// Equation(s):
// \b2v_inst34|seg_temp11 [5] = (\b2v_inst34|seg_temp11[0]~0_combout  & (((!\b2v_inst34|C.00110_5855~combout )))) # (!\b2v_inst34|seg_temp11[0]~0_combout  & (((\b2v_inst34|seg_temp11 [5]))))

	.clk(gnd),
	.dataa(\b2v_inst34|seg_temp11[0]~0_combout ),
	.datab(vcc),
	.datac(\b2v_inst34|C.00110_5855~combout ),
	.datad(\b2v_inst34|seg_temp11 [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|seg_temp11 [5]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|seg_temp11[5] .lut_mask = "5f0a";
defparam \b2v_inst34|seg_temp11[5] .operation_mode = "normal";
defparam \b2v_inst34|seg_temp11[5] .output_mode = "comb_only";
defparam \b2v_inst34|seg_temp11[5] .register_cascade_mode = "off";
defparam \b2v_inst34|seg_temp11[5] .sum_lutc_input = "datac";
defparam \b2v_inst34|seg_temp11[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y10_N0
maxii_lcell \b2v_inst34|seg_temp3[5] (
// Equation(s):
// \b2v_inst34|seg_temp3 [5] = ((\b2v_inst34|seg_temp3[0]~0_combout  & ((\b2v_inst34|seg_temp1[5]~7_combout ))) # (!\b2v_inst34|seg_temp3[0]~0_combout  & (\b2v_inst34|seg_temp3 [5])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst34|seg_temp3[0]~0_combout ),
	.datac(\b2v_inst34|seg_temp3 [5]),
	.datad(\b2v_inst34|seg_temp1[5]~7_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|seg_temp3 [5]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|seg_temp3[5] .lut_mask = "fc30";
defparam \b2v_inst34|seg_temp3[5] .operation_mode = "normal";
defparam \b2v_inst34|seg_temp3[5] .output_mode = "comb_only";
defparam \b2v_inst34|seg_temp3[5] .register_cascade_mode = "off";
defparam \b2v_inst34|seg_temp3[5] .sum_lutc_input = "datac";
defparam \b2v_inst34|seg_temp3[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y7_N2
maxii_lcell \b2v_inst34|seg_temp9[5] (
// Equation(s):
// \b2v_inst34|seg_temp9 [5] = (\b2v_inst34|seg_temp9[0]~0_combout  & (!\b2v_inst34|C.00110_5855~combout )) # (!\b2v_inst34|seg_temp9[0]~0_combout  & (((\b2v_inst34|seg_temp9 [5]))))

	.clk(gnd),
	.dataa(\b2v_inst34|seg_temp9[0]~0_combout ),
	.datab(\b2v_inst34|C.00110_5855~combout ),
	.datac(vcc),
	.datad(\b2v_inst34|seg_temp9 [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|seg_temp9 [5]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|seg_temp9[5] .lut_mask = "7722";
defparam \b2v_inst34|seg_temp9[5] .operation_mode = "normal";
defparam \b2v_inst34|seg_temp9[5] .output_mode = "comb_only";
defparam \b2v_inst34|seg_temp9[5] .register_cascade_mode = "off";
defparam \b2v_inst34|seg_temp9[5] .sum_lutc_input = "datac";
defparam \b2v_inst34|seg_temp9[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y10_N6
maxii_lcell \b2v_inst34|seg_temp1[5] (
// Equation(s):
// \b2v_inst34|seg_temp1 [5] = (\b2v_inst34|seg_temp1[0]~3_combout  & (((\b2v_inst34|seg_temp1[5]~7_combout )))) # (!\b2v_inst34|seg_temp1[0]~3_combout  & (((\b2v_inst34|seg_temp1 [5]))))

	.clk(gnd),
	.dataa(\b2v_inst34|seg_temp1[0]~3_combout ),
	.datab(vcc),
	.datac(\b2v_inst34|seg_temp1 [5]),
	.datad(\b2v_inst34|seg_temp1[5]~7_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|seg_temp1 [5]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|seg_temp1[5] .lut_mask = "fa50";
defparam \b2v_inst34|seg_temp1[5] .operation_mode = "normal";
defparam \b2v_inst34|seg_temp1[5] .output_mode = "comb_only";
defparam \b2v_inst34|seg_temp1[5] .register_cascade_mode = "off";
defparam \b2v_inst34|seg_temp1[5] .sum_lutc_input = "datac";
defparam \b2v_inst34|seg_temp1[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y5_N2
maxii_lcell \b2v_inst34|Selector223~0 (
// Equation(s):
// \b2v_inst34|Selector223~0_combout  = (\b2v_inst14|WideOr2~combout  & ((\b2v_inst34|seg_temp9 [5]) # ((\b2v_inst14|WideOr5~combout )))) # (!\b2v_inst14|WideOr2~combout  & (((\b2v_inst34|seg_temp1 [5] & !\b2v_inst14|WideOr5~combout ))))

	.clk(gnd),
	.dataa(\b2v_inst34|seg_temp9 [5]),
	.datab(\b2v_inst14|WideOr2~combout ),
	.datac(\b2v_inst34|seg_temp1 [5]),
	.datad(\b2v_inst14|WideOr5~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Selector223~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Selector223~0 .lut_mask = "ccb8";
defparam \b2v_inst34|Selector223~0 .operation_mode = "normal";
defparam \b2v_inst34|Selector223~0 .output_mode = "comb_only";
defparam \b2v_inst34|Selector223~0 .register_cascade_mode = "off";
defparam \b2v_inst34|Selector223~0 .sum_lutc_input = "datac";
defparam \b2v_inst34|Selector223~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y5_N9
maxii_lcell \b2v_inst34|Selector223~1 (
// Equation(s):
// \b2v_inst34|Selector223~1_combout  = (\b2v_inst14|WideOr5~combout  & ((\b2v_inst34|Selector223~0_combout  & (\b2v_inst34|seg_temp11 [5])) # (!\b2v_inst34|Selector223~0_combout  & ((\b2v_inst34|seg_temp3 [5]))))) # (!\b2v_inst14|WideOr5~combout  & 
// (((\b2v_inst34|Selector223~0_combout ))))

	.clk(gnd),
	.dataa(\b2v_inst14|WideOr5~combout ),
	.datab(\b2v_inst34|seg_temp11 [5]),
	.datac(\b2v_inst34|seg_temp3 [5]),
	.datad(\b2v_inst34|Selector223~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Selector223~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Selector223~1 .lut_mask = "dda0";
defparam \b2v_inst34|Selector223~1 .operation_mode = "normal";
defparam \b2v_inst34|Selector223~1 .output_mode = "comb_only";
defparam \b2v_inst34|Selector223~1 .register_cascade_mode = "off";
defparam \b2v_inst34|Selector223~1 .sum_lutc_input = "datac";
defparam \b2v_inst34|Selector223~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y5_N2
maxii_lcell \b2v_inst34|Selector223~2 (
// Equation(s):
// \b2v_inst34|Selector223~2_combout  = (\b2v_inst34|Selector222~3_combout  & (\b2v_inst34|seg_temp7 [5] & (\b2v_inst34|Selector222~2_combout ))) # (!\b2v_inst34|Selector222~3_combout  & (((\b2v_inst34|Selector223~1_combout ) # 
// (!\b2v_inst34|Selector222~2_combout ))))

	.clk(gnd),
	.dataa(\b2v_inst34|seg_temp7 [5]),
	.datab(\b2v_inst34|Selector222~3_combout ),
	.datac(\b2v_inst34|Selector222~2_combout ),
	.datad(\b2v_inst34|Selector223~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Selector223~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Selector223~2 .lut_mask = "b383";
defparam \b2v_inst34|Selector223~2 .operation_mode = "normal";
defparam \b2v_inst34|Selector223~2 .output_mode = "comb_only";
defparam \b2v_inst34|Selector223~2 .register_cascade_mode = "off";
defparam \b2v_inst34|Selector223~2 .sum_lutc_input = "datac";
defparam \b2v_inst34|Selector223~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y5_N6
maxii_lcell \b2v_inst34|Selector223~3 (
// Equation(s):
// \b2v_inst34|Selector223~3_combout  = (\b2v_inst30|always5~3_combout  & ((\b2v_inst34|Selector223~2_combout  & (\b2v_inst34|seg_temp5 [5])) # (!\b2v_inst34|Selector223~2_combout  & ((\b2v_inst34|seg_temp13 [5]))))) # (!\b2v_inst30|always5~3_combout  & 
// (((\b2v_inst34|Selector223~2_combout ))))

	.clk(gnd),
	.dataa(\b2v_inst34|seg_temp5 [5]),
	.datab(\b2v_inst34|seg_temp13 [5]),
	.datac(\b2v_inst30|always5~3_combout ),
	.datad(\b2v_inst34|Selector223~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Selector223~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Selector223~3 .lut_mask = "afc0";
defparam \b2v_inst34|Selector223~3 .operation_mode = "normal";
defparam \b2v_inst34|Selector223~3 .output_mode = "comb_only";
defparam \b2v_inst34|Selector223~3 .register_cascade_mode = "off";
defparam \b2v_inst34|Selector223~3 .sum_lutc_input = "datac";
defparam \b2v_inst34|Selector223~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y9_N3
maxii_lcell \b2v_inst34|seg_temp2[5]~7 (
// Equation(s):
// \b2v_inst34|seg_temp2[5]~7_combout  = ((\b2v_inst34|Equal3~3_combout ) # ((!\b2v_inst34|C.01101_5771~combout  & !\b2v_inst34|C.01100_5783~combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst34|C.01101_5771~combout ),
	.datac(\b2v_inst34|C.01100_5783~combout ),
	.datad(\b2v_inst34|Equal3~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|seg_temp2[5]~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|seg_temp2[5]~7 .lut_mask = "ff03";
defparam \b2v_inst34|seg_temp2[5]~7 .operation_mode = "normal";
defparam \b2v_inst34|seg_temp2[5]~7 .output_mode = "comb_only";
defparam \b2v_inst34|seg_temp2[5]~7 .register_cascade_mode = "off";
defparam \b2v_inst34|seg_temp2[5]~7 .sum_lutc_input = "datac";
defparam \b2v_inst34|seg_temp2[5]~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y9_N7
maxii_lcell \b2v_inst34|seg_temp6[5] (
// Equation(s):
// \b2v_inst34|seg_temp6 [5] = (\b2v_inst34|seg_temp6[0]~0_combout  & (((\b2v_inst34|seg_temp2[5]~7_combout )))) # (!\b2v_inst34|seg_temp6[0]~0_combout  & (((\b2v_inst34|seg_temp6 [5]))))

	.clk(gnd),
	.dataa(\b2v_inst34|seg_temp6[0]~0_combout ),
	.datab(vcc),
	.datac(\b2v_inst34|seg_temp6 [5]),
	.datad(\b2v_inst34|seg_temp2[5]~7_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|seg_temp6 [5]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|seg_temp6[5] .lut_mask = "fa50";
defparam \b2v_inst34|seg_temp6[5] .operation_mode = "normal";
defparam \b2v_inst34|seg_temp6[5] .output_mode = "comb_only";
defparam \b2v_inst34|seg_temp6[5] .register_cascade_mode = "off";
defparam \b2v_inst34|seg_temp6[5] .sum_lutc_input = "datac";
defparam \b2v_inst34|seg_temp6[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y5_N3
maxii_lcell \b2v_inst34|seg_temp14~2 (
// Equation(s):
// \b2v_inst34|seg_temp14~2_combout  = (((!\b2v_inst34|C.01100_5783~combout  & !\b2v_inst34|C.01101_5771~combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\b2v_inst34|C.01100_5783~combout ),
	.datad(\b2v_inst34|C.01101_5771~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|seg_temp14~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|seg_temp14~2 .lut_mask = "000f";
defparam \b2v_inst34|seg_temp14~2 .operation_mode = "normal";
defparam \b2v_inst34|seg_temp14~2 .output_mode = "comb_only";
defparam \b2v_inst34|seg_temp14~2 .register_cascade_mode = "off";
defparam \b2v_inst34|seg_temp14~2 .sum_lutc_input = "datac";
defparam \b2v_inst34|seg_temp14~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y8_N5
maxii_lcell \b2v_inst34|seg_temp14[5] (
// Equation(s):
// \b2v_inst34|seg_temp14 [5] = (\b2v_inst34|seg_temp14[0]~1_combout  & (((\b2v_inst34|seg_temp14~2_combout )))) # (!\b2v_inst34|seg_temp14[0]~1_combout  & (((\b2v_inst34|seg_temp14 [5]))))

	.clk(gnd),
	.dataa(\b2v_inst34|seg_temp14[0]~1_combout ),
	.datab(vcc),
	.datac(\b2v_inst34|seg_temp14 [5]),
	.datad(\b2v_inst34|seg_temp14~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|seg_temp14 [5]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|seg_temp14[5] .lut_mask = "fa50";
defparam \b2v_inst34|seg_temp14[5] .operation_mode = "normal";
defparam \b2v_inst34|seg_temp14[5] .output_mode = "comb_only";
defparam \b2v_inst34|seg_temp14[5] .register_cascade_mode = "off";
defparam \b2v_inst34|seg_temp14[5] .sum_lutc_input = "datac";
defparam \b2v_inst34|seg_temp14[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y4_N4
maxii_lcell \b2v_inst34|seg_temp8[5] (
// Equation(s):
// \b2v_inst34|seg_temp8 [5] = (\b2v_inst34|seg_temp8[0]~3_combout  & (((!\b2v_inst34|Mux11~0_combout )))) # (!\b2v_inst34|seg_temp8[0]~3_combout  & (((\b2v_inst34|seg_temp8 [5]))))

	.clk(gnd),
	.dataa(\b2v_inst34|seg_temp8[0]~3_combout ),
	.datab(vcc),
	.datac(\b2v_inst34|seg_temp8 [5]),
	.datad(\b2v_inst34|Mux11~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|seg_temp8 [5]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|seg_temp8[5] .lut_mask = "50fa";
defparam \b2v_inst34|seg_temp8[5] .operation_mode = "normal";
defparam \b2v_inst34|seg_temp8[5] .output_mode = "comb_only";
defparam \b2v_inst34|seg_temp8[5] .register_cascade_mode = "off";
defparam \b2v_inst34|seg_temp8[5] .sum_lutc_input = "datac";
defparam \b2v_inst34|seg_temp8[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y9_N4
maxii_lcell \b2v_inst34|seg_temp12[5] (
// Equation(s):
// \b2v_inst34|seg_temp12 [5] = ((\b2v_inst34|seg_temp12[0]~0_combout  & ((\b2v_inst34|seg_temp14~2_combout ))) # (!\b2v_inst34|seg_temp12[0]~0_combout  & (\b2v_inst34|seg_temp12 [5])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst34|seg_temp12[0]~0_combout ),
	.datac(\b2v_inst34|seg_temp12 [5]),
	.datad(\b2v_inst34|seg_temp14~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|seg_temp12 [5]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|seg_temp12[5] .lut_mask = "fc30";
defparam \b2v_inst34|seg_temp12[5] .operation_mode = "normal";
defparam \b2v_inst34|seg_temp12[5] .output_mode = "comb_only";
defparam \b2v_inst34|seg_temp12[5] .register_cascade_mode = "off";
defparam \b2v_inst34|seg_temp12[5] .sum_lutc_input = "datac";
defparam \b2v_inst34|seg_temp12[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y9_N1
maxii_lcell \b2v_inst34|seg_temp10[5] (
// Equation(s):
// \b2v_inst34|seg_temp10 [5] = (\b2v_inst34|seg_temp10[0]~0_combout  & (((\b2v_inst34|seg_temp14~2_combout )))) # (!\b2v_inst34|seg_temp10[0]~0_combout  & (\b2v_inst34|seg_temp10 [5]))

	.clk(gnd),
	.dataa(\b2v_inst34|seg_temp10[0]~0_combout ),
	.datab(\b2v_inst34|seg_temp10 [5]),
	.datac(vcc),
	.datad(\b2v_inst34|seg_temp14~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|seg_temp10 [5]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|seg_temp10[5] .lut_mask = "ee44";
defparam \b2v_inst34|seg_temp10[5] .operation_mode = "normal";
defparam \b2v_inst34|seg_temp10[5] .output_mode = "comb_only";
defparam \b2v_inst34|seg_temp10[5] .register_cascade_mode = "off";
defparam \b2v_inst34|seg_temp10[5] .sum_lutc_input = "datac";
defparam \b2v_inst34|seg_temp10[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y9_N4
maxii_lcell \b2v_inst34|seg_temp2[5] (
// Equation(s):
// \b2v_inst34|seg_temp2 [5] = (\b2v_inst34|seg_temp2[0]~3_combout  & (((\b2v_inst34|seg_temp2[5]~7_combout )))) # (!\b2v_inst34|seg_temp2[0]~3_combout  & (((\b2v_inst34|seg_temp2 [5]))))

	.clk(gnd),
	.dataa(\b2v_inst34|seg_temp2[0]~3_combout ),
	.datab(vcc),
	.datac(\b2v_inst34|seg_temp2 [5]),
	.datad(\b2v_inst34|seg_temp2[5]~7_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|seg_temp2 [5]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|seg_temp2[5] .lut_mask = "fa50";
defparam \b2v_inst34|seg_temp2[5] .operation_mode = "normal";
defparam \b2v_inst34|seg_temp2[5] .output_mode = "comb_only";
defparam \b2v_inst34|seg_temp2[5] .register_cascade_mode = "off";
defparam \b2v_inst34|seg_temp2[5] .sum_lutc_input = "datac";
defparam \b2v_inst34|seg_temp2[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y9_N2
maxii_lcell \b2v_inst34|seg_temp4[5] (
// Equation(s):
// \b2v_inst34|seg_temp4 [5] = ((\b2v_inst34|seg_temp4[0]~0_combout  & ((\b2v_inst34|seg_temp2[5]~7_combout ))) # (!\b2v_inst34|seg_temp4[0]~0_combout  & (\b2v_inst34|seg_temp4 [5])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst34|seg_temp4 [5]),
	.datac(\b2v_inst34|seg_temp4[0]~0_combout ),
	.datad(\b2v_inst34|seg_temp2[5]~7_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|seg_temp4 [5]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|seg_temp4[5] .lut_mask = "fc0c";
defparam \b2v_inst34|seg_temp4[5] .operation_mode = "normal";
defparam \b2v_inst34|seg_temp4[5] .output_mode = "comb_only";
defparam \b2v_inst34|seg_temp4[5] .register_cascade_mode = "off";
defparam \b2v_inst34|seg_temp4[5] .sum_lutc_input = "datac";
defparam \b2v_inst34|seg_temp4[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y9_N6
maxii_lcell \b2v_inst34|Selector223~5 (
// Equation(s):
// \b2v_inst34|Selector223~5_combout  = (\b2v_inst14|WideOr2~combout  & (((\b2v_inst14|WideOr5~combout )))) # (!\b2v_inst14|WideOr2~combout  & ((\b2v_inst14|WideOr5~combout  & ((\b2v_inst34|seg_temp4 [5]))) # (!\b2v_inst14|WideOr5~combout  & 
// (\b2v_inst34|seg_temp2 [5]))))

	.clk(gnd),
	.dataa(\b2v_inst34|seg_temp2 [5]),
	.datab(\b2v_inst34|seg_temp4 [5]),
	.datac(\b2v_inst14|WideOr2~combout ),
	.datad(\b2v_inst14|WideOr5~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Selector223~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Selector223~5 .lut_mask = "fc0a";
defparam \b2v_inst34|Selector223~5 .operation_mode = "normal";
defparam \b2v_inst34|Selector223~5 .output_mode = "comb_only";
defparam \b2v_inst34|Selector223~5 .register_cascade_mode = "off";
defparam \b2v_inst34|Selector223~5 .sum_lutc_input = "datac";
defparam \b2v_inst34|Selector223~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y9_N7
maxii_lcell \b2v_inst34|Selector223~6 (
// Equation(s):
// \b2v_inst34|Selector223~6_combout  = (\b2v_inst14|WideOr2~combout  & ((\b2v_inst34|Selector223~5_combout  & (\b2v_inst34|seg_temp12 [5])) # (!\b2v_inst34|Selector223~5_combout  & ((\b2v_inst34|seg_temp10 [5]))))) # (!\b2v_inst14|WideOr2~combout  & 
// (((\b2v_inst34|Selector223~5_combout ))))

	.clk(gnd),
	.dataa(\b2v_inst34|seg_temp12 [5]),
	.datab(\b2v_inst14|WideOr2~combout ),
	.datac(\b2v_inst34|seg_temp10 [5]),
	.datad(\b2v_inst34|Selector223~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Selector223~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Selector223~6 .lut_mask = "bbc0";
defparam \b2v_inst34|Selector223~6 .operation_mode = "normal";
defparam \b2v_inst34|Selector223~6 .output_mode = "comb_only";
defparam \b2v_inst34|Selector223~6 .register_cascade_mode = "off";
defparam \b2v_inst34|Selector223~6 .sum_lutc_input = "datac";
defparam \b2v_inst34|Selector223~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y5_N7
maxii_lcell \b2v_inst34|Selector223~7 (
// Equation(s):
// \b2v_inst34|Selector223~7_combout  = (\b2v_inst34|Selector222~3_combout  & ((\b2v_inst34|seg_temp8 [5]) # ((!\b2v_inst34|Selector222~2_combout )))) # (!\b2v_inst34|Selector222~3_combout  & (((\b2v_inst34|Selector222~2_combout  & 
// \b2v_inst34|Selector223~6_combout ))))

	.clk(gnd),
	.dataa(\b2v_inst34|seg_temp8 [5]),
	.datab(\b2v_inst34|Selector222~3_combout ),
	.datac(\b2v_inst34|Selector222~2_combout ),
	.datad(\b2v_inst34|Selector223~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Selector223~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Selector223~7 .lut_mask = "bc8c";
defparam \b2v_inst34|Selector223~7 .operation_mode = "normal";
defparam \b2v_inst34|Selector223~7 .output_mode = "comb_only";
defparam \b2v_inst34|Selector223~7 .register_cascade_mode = "off";
defparam \b2v_inst34|Selector223~7 .sum_lutc_input = "datac";
defparam \b2v_inst34|Selector223~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y5_N8
maxii_lcell \b2v_inst34|Selector223~8 (
// Equation(s):
// \b2v_inst34|Selector223~8_combout  = (\b2v_inst30|always5~3_combout  & ((\b2v_inst34|Selector223~7_combout  & ((\b2v_inst34|seg_temp14 [5]))) # (!\b2v_inst34|Selector223~7_combout  & (\b2v_inst34|seg_temp6 [5])))) # (!\b2v_inst30|always5~3_combout  & 
// (((\b2v_inst34|Selector223~7_combout ))))

	.clk(gnd),
	.dataa(\b2v_inst34|seg_temp6 [5]),
	.datab(\b2v_inst34|seg_temp14 [5]),
	.datac(\b2v_inst30|always5~3_combout ),
	.datad(\b2v_inst34|Selector223~7_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Selector223~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Selector223~8 .lut_mask = "cfa0";
defparam \b2v_inst34|Selector223~8 .operation_mode = "normal";
defparam \b2v_inst34|Selector223~8 .output_mode = "comb_only";
defparam \b2v_inst34|Selector223~8 .register_cascade_mode = "off";
defparam \b2v_inst34|Selector223~8 .sum_lutc_input = "datac";
defparam \b2v_inst34|Selector223~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y5_N0
maxii_lcell \b2v_inst34|Selector223~9 (
// Equation(s):
// \b2v_inst34|Selector223~9_combout  = (\b2v_inst34|Selector223~4_combout  & (((\b2v_inst34|Selector223~8_combout )) # (!\b2v_inst34|Selector222~0_combout ))) # (!\b2v_inst34|Selector223~4_combout  & (\b2v_inst34|Selector222~0_combout  & 
// (\b2v_inst34|Selector223~3_combout )))

	.clk(gnd),
	.dataa(\b2v_inst34|Selector223~4_combout ),
	.datab(\b2v_inst34|Selector222~0_combout ),
	.datac(\b2v_inst34|Selector223~3_combout ),
	.datad(\b2v_inst34|Selector223~8_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Selector223~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Selector223~9 .lut_mask = "ea62";
defparam \b2v_inst34|Selector223~9 .operation_mode = "normal";
defparam \b2v_inst34|Selector223~9 .output_mode = "comb_only";
defparam \b2v_inst34|Selector223~9 .register_cascade_mode = "off";
defparam \b2v_inst34|Selector223~9 .sum_lutc_input = "datac";
defparam \b2v_inst34|Selector223~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y5_N1
maxii_lcell \b2v_inst34|seg[5] (
// Equation(s):
// \b2v_inst34|seg [5] = ((\b2v_inst34|seg[6]~0_combout  & (\b2v_inst34|seg [5])) # (!\b2v_inst34|seg[6]~0_combout  & ((\b2v_inst34|Selector223~9_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst34|seg [5]),
	.datac(\b2v_inst34|seg[6]~0_combout ),
	.datad(\b2v_inst34|Selector223~9_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|seg [5]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|seg[5] .lut_mask = "cfc0";
defparam \b2v_inst34|seg[5] .operation_mode = "normal";
defparam \b2v_inst34|seg[5] .output_mode = "comb_only";
defparam \b2v_inst34|seg[5] .register_cascade_mode = "off";
defparam \b2v_inst34|seg[5] .sum_lutc_input = "datac";
defparam \b2v_inst34|seg[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y8_N1
maxii_lcell \b2v_inst34|seg_temp14~3 (
// Equation(s):
// \b2v_inst34|seg_temp14~3_combout  = (((!\b2v_inst34|C.01000_5831~combout  & !\b2v_inst34|C.01011_5795~combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\b2v_inst34|C.01000_5831~combout ),
	.datad(\b2v_inst34|C.01011_5795~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|seg_temp14~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|seg_temp14~3 .lut_mask = "000f";
defparam \b2v_inst34|seg_temp14~3 .operation_mode = "normal";
defparam \b2v_inst34|seg_temp14~3 .output_mode = "comb_only";
defparam \b2v_inst34|seg_temp14~3 .register_cascade_mode = "off";
defparam \b2v_inst34|seg_temp14~3 .sum_lutc_input = "datac";
defparam \b2v_inst34|seg_temp14~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y8_N6
maxii_lcell \b2v_inst34|seg_temp14[6] (
// Equation(s):
// \b2v_inst34|seg_temp14 [6] = ((\b2v_inst34|seg_temp14[0]~1_combout  & ((\b2v_inst34|seg_temp14~3_combout ))) # (!\b2v_inst34|seg_temp14[0]~1_combout  & (\b2v_inst34|seg_temp14 [6])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst34|seg_temp14[0]~1_combout ),
	.datac(\b2v_inst34|seg_temp14 [6]),
	.datad(\b2v_inst34|seg_temp14~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|seg_temp14 [6]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|seg_temp14[6] .lut_mask = "fc30";
defparam \b2v_inst34|seg_temp14[6] .operation_mode = "normal";
defparam \b2v_inst34|seg_temp14[6] .output_mode = "comb_only";
defparam \b2v_inst34|seg_temp14[6] .register_cascade_mode = "off";
defparam \b2v_inst34|seg_temp14[6] .sum_lutc_input = "datac";
defparam \b2v_inst34|seg_temp14[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y7_N1
maxii_lcell \b2v_inst34|seg_temp2[6]~8 (
// Equation(s):
// \b2v_inst34|seg_temp2[6]~8_combout  = ((\b2v_inst34|Equal3~3_combout ) # ((!\b2v_inst34|C.01011_5795~combout  & !\b2v_inst34|C.01000_5831~combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst34|C.01011_5795~combout ),
	.datac(\b2v_inst34|C.01000_5831~combout ),
	.datad(\b2v_inst34|Equal3~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|seg_temp2[6]~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|seg_temp2[6]~8 .lut_mask = "ff03";
defparam \b2v_inst34|seg_temp2[6]~8 .operation_mode = "normal";
defparam \b2v_inst34|seg_temp2[6]~8 .output_mode = "comb_only";
defparam \b2v_inst34|seg_temp2[6]~8 .register_cascade_mode = "off";
defparam \b2v_inst34|seg_temp2[6]~8 .sum_lutc_input = "datac";
defparam \b2v_inst34|seg_temp2[6]~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y7_N5
maxii_lcell \b2v_inst34|seg_temp6[6] (
// Equation(s):
// \b2v_inst34|seg_temp6 [6] = (\b2v_inst34|seg_temp6[0]~0_combout  & (((\b2v_inst34|seg_temp2[6]~8_combout )))) # (!\b2v_inst34|seg_temp6[0]~0_combout  & (\b2v_inst34|seg_temp6 [6]))

	.clk(gnd),
	.dataa(\b2v_inst34|seg_temp6 [6]),
	.datab(\b2v_inst34|seg_temp6[0]~0_combout ),
	.datac(vcc),
	.datad(\b2v_inst34|seg_temp2[6]~8_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|seg_temp6 [6]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|seg_temp6[6] .lut_mask = "ee22";
defparam \b2v_inst34|seg_temp6[6] .operation_mode = "normal";
defparam \b2v_inst34|seg_temp6[6] .output_mode = "comb_only";
defparam \b2v_inst34|seg_temp6[6] .register_cascade_mode = "off";
defparam \b2v_inst34|seg_temp6[6] .sum_lutc_input = "datac";
defparam \b2v_inst34|seg_temp6[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y4_N2
maxii_lcell \b2v_inst34|Mux10~0 (
// Equation(s):
// \b2v_inst34|Mux10~0_combout  = (!\b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[26]~0_combout  & (!\b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[28]~6_combout  & (\b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[27]~3_combout  
// $ (\b2v_inst34|sel61 [0]))))

	.clk(gnd),
	.dataa(\b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[26]~0_combout ),
	.datab(\b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[28]~6_combout ),
	.datac(\b2v_inst34|Mod0|auto_generated|divider|divider|StageOut[27]~3_combout ),
	.datad(\b2v_inst34|sel61 [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Mux10~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Mux10~0 .lut_mask = "0110";
defparam \b2v_inst34|Mux10~0 .operation_mode = "normal";
defparam \b2v_inst34|Mux10~0 .output_mode = "comb_only";
defparam \b2v_inst34|Mux10~0 .register_cascade_mode = "off";
defparam \b2v_inst34|Mux10~0 .sum_lutc_input = "datac";
defparam \b2v_inst34|Mux10~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y4_N3
maxii_lcell \b2v_inst34|seg_temp8[6] (
// Equation(s):
// \b2v_inst34|seg_temp8 [6] = (\b2v_inst34|seg_temp8[0]~3_combout  & (((!\b2v_inst34|Mux10~0_combout )))) # (!\b2v_inst34|seg_temp8[0]~3_combout  & (\b2v_inst34|seg_temp8 [6]))

	.clk(gnd),
	.dataa(\b2v_inst34|seg_temp8 [6]),
	.datab(\b2v_inst34|seg_temp8[0]~3_combout ),
	.datac(vcc),
	.datad(\b2v_inst34|Mux10~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|seg_temp8 [6]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|seg_temp8[6] .lut_mask = "22ee";
defparam \b2v_inst34|seg_temp8[6] .operation_mode = "normal";
defparam \b2v_inst34|seg_temp8[6] .output_mode = "comb_only";
defparam \b2v_inst34|seg_temp8[6] .register_cascade_mode = "off";
defparam \b2v_inst34|seg_temp8[6] .sum_lutc_input = "datac";
defparam \b2v_inst34|seg_temp8[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y8_N5
maxii_lcell \b2v_inst34|seg_temp12[6] (
// Equation(s):
// \b2v_inst34|seg_temp12 [6] = ((\b2v_inst34|seg_temp12[0]~0_combout  & ((\b2v_inst34|seg_temp14~3_combout ))) # (!\b2v_inst34|seg_temp12[0]~0_combout  & (\b2v_inst34|seg_temp12 [6])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst34|seg_temp12[0]~0_combout ),
	.datac(\b2v_inst34|seg_temp12 [6]),
	.datad(\b2v_inst34|seg_temp14~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|seg_temp12 [6]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|seg_temp12[6] .lut_mask = "fc30";
defparam \b2v_inst34|seg_temp12[6] .operation_mode = "normal";
defparam \b2v_inst34|seg_temp12[6] .output_mode = "comb_only";
defparam \b2v_inst34|seg_temp12[6] .register_cascade_mode = "off";
defparam \b2v_inst34|seg_temp12[6] .sum_lutc_input = "datac";
defparam \b2v_inst34|seg_temp12[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y8_N7
maxii_lcell \b2v_inst34|seg_temp10[6] (
// Equation(s):
// \b2v_inst34|seg_temp10 [6] = ((\b2v_inst34|seg_temp10[0]~0_combout  & ((\b2v_inst34|seg_temp14~3_combout ))) # (!\b2v_inst34|seg_temp10[0]~0_combout  & (\b2v_inst34|seg_temp10 [6])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst34|seg_temp10[0]~0_combout ),
	.datac(\b2v_inst34|seg_temp10 [6]),
	.datad(\b2v_inst34|seg_temp14~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|seg_temp10 [6]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|seg_temp10[6] .lut_mask = "fc30";
defparam \b2v_inst34|seg_temp10[6] .operation_mode = "normal";
defparam \b2v_inst34|seg_temp10[6] .output_mode = "comb_only";
defparam \b2v_inst34|seg_temp10[6] .register_cascade_mode = "off";
defparam \b2v_inst34|seg_temp10[6] .sum_lutc_input = "datac";
defparam \b2v_inst34|seg_temp10[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y7_N4
maxii_lcell \b2v_inst34|seg_temp2[6] (
// Equation(s):
// \b2v_inst34|seg_temp2 [6] = ((\b2v_inst34|seg_temp2[0]~3_combout  & ((\b2v_inst34|seg_temp2[6]~8_combout ))) # (!\b2v_inst34|seg_temp2[0]~3_combout  & (\b2v_inst34|seg_temp2 [6])))

	.clk(gnd),
	.dataa(\b2v_inst34|seg_temp2 [6]),
	.datab(vcc),
	.datac(\b2v_inst34|seg_temp2[0]~3_combout ),
	.datad(\b2v_inst34|seg_temp2[6]~8_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|seg_temp2 [6]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|seg_temp2[6] .lut_mask = "fa0a";
defparam \b2v_inst34|seg_temp2[6] .operation_mode = "normal";
defparam \b2v_inst34|seg_temp2[6] .output_mode = "comb_only";
defparam \b2v_inst34|seg_temp2[6] .register_cascade_mode = "off";
defparam \b2v_inst34|seg_temp2[6] .sum_lutc_input = "datac";
defparam \b2v_inst34|seg_temp2[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y7_N0
maxii_lcell \b2v_inst34|seg_temp4[6] (
// Equation(s):
// \b2v_inst34|seg_temp4 [6] = ((\b2v_inst34|seg_temp4[0]~0_combout  & ((\b2v_inst34|seg_temp2[6]~8_combout ))) # (!\b2v_inst34|seg_temp4[0]~0_combout  & (\b2v_inst34|seg_temp4 [6])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst34|seg_temp4 [6]),
	.datac(\b2v_inst34|seg_temp4[0]~0_combout ),
	.datad(\b2v_inst34|seg_temp2[6]~8_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|seg_temp4 [6]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|seg_temp4[6] .lut_mask = "fc0c";
defparam \b2v_inst34|seg_temp4[6] .operation_mode = "normal";
defparam \b2v_inst34|seg_temp4[6] .output_mode = "comb_only";
defparam \b2v_inst34|seg_temp4[6] .register_cascade_mode = "off";
defparam \b2v_inst34|seg_temp4[6] .sum_lutc_input = "datac";
defparam \b2v_inst34|seg_temp4[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y7_N2
maxii_lcell \b2v_inst34|Selector224~1 (
// Equation(s):
// \b2v_inst34|Selector224~1_combout  = (\b2v_inst14|WideOr5~combout  & (((\b2v_inst34|seg_temp4 [6]) # (\b2v_inst14|WideOr2~combout )))) # (!\b2v_inst14|WideOr5~combout  & (\b2v_inst34|seg_temp2 [6] & ((!\b2v_inst14|WideOr2~combout ))))

	.clk(gnd),
	.dataa(\b2v_inst34|seg_temp2 [6]),
	.datab(\b2v_inst34|seg_temp4 [6]),
	.datac(\b2v_inst14|WideOr5~combout ),
	.datad(\b2v_inst14|WideOr2~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Selector224~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Selector224~1 .lut_mask = "f0ca";
defparam \b2v_inst34|Selector224~1 .operation_mode = "normal";
defparam \b2v_inst34|Selector224~1 .output_mode = "comb_only";
defparam \b2v_inst34|Selector224~1 .register_cascade_mode = "off";
defparam \b2v_inst34|Selector224~1 .sum_lutc_input = "datac";
defparam \b2v_inst34|Selector224~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y7_N3
maxii_lcell \b2v_inst34|Selector224~2 (
// Equation(s):
// \b2v_inst34|Selector224~2_combout  = (\b2v_inst14|WideOr2~combout  & ((\b2v_inst34|Selector224~1_combout  & (\b2v_inst34|seg_temp12 [6])) # (!\b2v_inst34|Selector224~1_combout  & ((\b2v_inst34|seg_temp10 [6]))))) # (!\b2v_inst14|WideOr2~combout  & 
// (((\b2v_inst34|Selector224~1_combout ))))

	.clk(gnd),
	.dataa(\b2v_inst34|seg_temp12 [6]),
	.datab(\b2v_inst14|WideOr2~combout ),
	.datac(\b2v_inst34|seg_temp10 [6]),
	.datad(\b2v_inst34|Selector224~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Selector224~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Selector224~2 .lut_mask = "bbc0";
defparam \b2v_inst34|Selector224~2 .operation_mode = "normal";
defparam \b2v_inst34|Selector224~2 .output_mode = "comb_only";
defparam \b2v_inst34|Selector224~2 .register_cascade_mode = "off";
defparam \b2v_inst34|Selector224~2 .sum_lutc_input = "datac";
defparam \b2v_inst34|Selector224~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y5_N3
maxii_lcell \b2v_inst34|Selector224~3 (
// Equation(s):
// \b2v_inst34|Selector224~3_combout  = (\b2v_inst34|Selector222~2_combout  & ((\b2v_inst34|Selector222~3_combout  & (\b2v_inst34|seg_temp8 [6])) # (!\b2v_inst34|Selector222~3_combout  & ((\b2v_inst34|Selector224~2_combout ))))) # 
// (!\b2v_inst34|Selector222~2_combout  & (!\b2v_inst34|Selector222~3_combout ))

	.clk(gnd),
	.dataa(\b2v_inst34|Selector222~2_combout ),
	.datab(\b2v_inst34|Selector222~3_combout ),
	.datac(\b2v_inst34|seg_temp8 [6]),
	.datad(\b2v_inst34|Selector224~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Selector224~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Selector224~3 .lut_mask = "b391";
defparam \b2v_inst34|Selector224~3 .operation_mode = "normal";
defparam \b2v_inst34|Selector224~3 .output_mode = "comb_only";
defparam \b2v_inst34|Selector224~3 .register_cascade_mode = "off";
defparam \b2v_inst34|Selector224~3 .sum_lutc_input = "datac";
defparam \b2v_inst34|Selector224~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y5_N0
maxii_lcell \b2v_inst34|Selector224~4 (
// Equation(s):
// \b2v_inst34|Selector224~4_combout  = (\b2v_inst30|always5~3_combout  & ((\b2v_inst34|Selector224~3_combout  & ((\b2v_inst34|seg_temp6 [6]))) # (!\b2v_inst34|Selector224~3_combout  & (\b2v_inst34|seg_temp14 [6])))) # (!\b2v_inst30|always5~3_combout  & 
// (((\b2v_inst34|Selector224~3_combout ))))

	.clk(gnd),
	.dataa(\b2v_inst30|always5~3_combout ),
	.datab(\b2v_inst34|seg_temp14 [6]),
	.datac(\b2v_inst34|seg_temp6 [6]),
	.datad(\b2v_inst34|Selector224~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Selector224~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Selector224~4 .lut_mask = "f588";
defparam \b2v_inst34|Selector224~4 .operation_mode = "normal";
defparam \b2v_inst34|Selector224~4 .output_mode = "comb_only";
defparam \b2v_inst34|Selector224~4 .register_cascade_mode = "off";
defparam \b2v_inst34|Selector224~4 .sum_lutc_input = "datac";
defparam \b2v_inst34|Selector224~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y1_N9
maxii_lcell \b2v_inst34|Mux16~0 (
// Equation(s):
// \b2v_inst34|Mux16~0_combout  = (!\b2v_inst34|Mod1|auto_generated|divider|divider|StageOut[21]~0_combout  & (!\b2v_inst34|Mod1|auto_generated|divider|divider|StageOut[23]~2_combout  & (\b2v_inst14|cnt_u2 [0] $ 
// (\b2v_inst34|Mod1|auto_generated|divider|divider|StageOut[22]~1_combout ))))

	.clk(gnd),
	.dataa(\b2v_inst34|Mod1|auto_generated|divider|divider|StageOut[21]~0_combout ),
	.datab(\b2v_inst14|cnt_u2 [0]),
	.datac(\b2v_inst34|Mod1|auto_generated|divider|divider|StageOut[23]~2_combout ),
	.datad(\b2v_inst34|Mod1|auto_generated|divider|divider|StageOut[22]~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Mux16~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Mux16~0 .lut_mask = "0104";
defparam \b2v_inst34|Mux16~0 .operation_mode = "normal";
defparam \b2v_inst34|Mux16~0 .output_mode = "comb_only";
defparam \b2v_inst34|Mux16~0 .register_cascade_mode = "off";
defparam \b2v_inst34|Mux16~0 .sum_lutc_input = "datac";
defparam \b2v_inst34|Mux16~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y1_N0
maxii_lcell \b2v_inst34|Mux62~0 (
// Equation(s):
// \b2v_inst34|Mux62~0_combout  = (!\b2v_inst34|Mod3|auto_generated|divider|divider|StageOut[21]~0_combout  & (!\b2v_inst34|Mod3|auto_generated|divider|divider|StageOut[23]~2_combout  & (\b2v_inst14|cnt_u3 [0] $ 
// (\b2v_inst34|Mod3|auto_generated|divider|divider|StageOut[22]~1_combout ))))

	.clk(gnd),
	.dataa(\b2v_inst14|cnt_u3 [0]),
	.datab(\b2v_inst34|Mod3|auto_generated|divider|divider|StageOut[21]~0_combout ),
	.datac(\b2v_inst34|Mod3|auto_generated|divider|divider|StageOut[23]~2_combout ),
	.datad(\b2v_inst34|Mod3|auto_generated|divider|divider|StageOut[22]~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Mux62~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Mux62~0 .lut_mask = "0102";
defparam \b2v_inst34|Mux62~0 .operation_mode = "normal";
defparam \b2v_inst34|Mux62~0 .output_mode = "comb_only";
defparam \b2v_inst34|Mux62~0 .register_cascade_mode = "off";
defparam \b2v_inst34|Mux62~0 .sum_lutc_input = "datac";
defparam \b2v_inst34|Mux62~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y1_N7
maxii_lcell \b2v_inst34|Mux63~0 (
// Equation(s):
// \b2v_inst34|Mux63~0_combout  = (!\b2v_inst34|Mod5|auto_generated|divider|divider|StageOut[21]~0_combout  & (!\b2v_inst34|Mod5|auto_generated|divider|divider|StageOut[23]~2_combout  & (\b2v_inst14|cnt_u1 [0] $ 
// (\b2v_inst34|Mod5|auto_generated|divider|divider|StageOut[22]~1_combout ))))

	.clk(gnd),
	.dataa(\b2v_inst14|cnt_u1 [0]),
	.datab(\b2v_inst34|Mod5|auto_generated|divider|divider|StageOut[21]~0_combout ),
	.datac(\b2v_inst34|Mod5|auto_generated|divider|divider|StageOut[23]~2_combout ),
	.datad(\b2v_inst34|Mod5|auto_generated|divider|divider|StageOut[22]~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Mux63~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Mux63~0 .lut_mask = "0102";
defparam \b2v_inst34|Mux63~0 .operation_mode = "normal";
defparam \b2v_inst34|Mux63~0 .output_mode = "comb_only";
defparam \b2v_inst34|Mux63~0 .register_cascade_mode = "off";
defparam \b2v_inst34|Mux63~0 .sum_lutc_input = "datac";
defparam \b2v_inst34|Mux63~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y1_N8
maxii_lcell \b2v_inst34|Selector50~0 (
// Equation(s):
// \b2v_inst34|Selector50~0_combout  = (\b2v_inst34|p2.count.100_5471~combout  & (((\b2v_inst34|p2.count.110_5457~combout  & !\b2v_inst34|Mux63~0_combout )) # (!\b2v_inst34|Mux62~0_combout ))) # (!\b2v_inst34|p2.count.100_5471~combout  & 
// (\b2v_inst34|p2.count.110_5457~combout  & ((!\b2v_inst34|Mux63~0_combout ))))

	.clk(gnd),
	.dataa(\b2v_inst34|p2.count.100_5471~combout ),
	.datab(\b2v_inst34|p2.count.110_5457~combout ),
	.datac(\b2v_inst34|Mux62~0_combout ),
	.datad(\b2v_inst34|Mux63~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Selector50~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Selector50~0 .lut_mask = "0ace";
defparam \b2v_inst34|Selector50~0 .operation_mode = "normal";
defparam \b2v_inst34|Selector50~0 .output_mode = "comb_only";
defparam \b2v_inst34|Selector50~0 .register_cascade_mode = "off";
defparam \b2v_inst34|Selector50~0 .sum_lutc_input = "datac";
defparam \b2v_inst34|Selector50~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y1_N4
maxii_lcell \b2v_inst34|Selector50~1 (
// Equation(s):
// \b2v_inst34|Selector50~1_combout  = ((\b2v_inst34|Selector50~0_combout ) # ((\b2v_inst34|p2.count.010_5485~combout  & !\b2v_inst34|Mux16~0_combout )))

	.clk(gnd),
	.dataa(\b2v_inst34|p2.count.010_5485~combout ),
	.datab(\b2v_inst34|Mux16~0_combout ),
	.datac(vcc),
	.datad(\b2v_inst34|Selector50~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Selector50~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Selector50~1 .lut_mask = "ff22";
defparam \b2v_inst34|Selector50~1 .operation_mode = "normal";
defparam \b2v_inst34|Selector50~1 .output_mode = "comb_only";
defparam \b2v_inst34|Selector50~1 .register_cascade_mode = "off";
defparam \b2v_inst34|Selector50~1 .sum_lutc_input = "datac";
defparam \b2v_inst34|Selector50~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y1_N5
maxii_lcell \b2v_inst34|seg_tempnb[6] (
// Equation(s):
// \b2v_inst34|seg_tempnb [6] = ((\b2v_inst34|seg_tempnb[0]~3_combout  & ((\b2v_inst34|Selector50~1_combout ))) # (!\b2v_inst34|seg_tempnb[0]~3_combout  & (\b2v_inst34|seg_tempnb [6])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\b2v_inst34|seg_tempnb[0]~3_combout ),
	.datac(\b2v_inst34|seg_tempnb [6]),
	.datad(\b2v_inst34|Selector50~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|seg_tempnb [6]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|seg_tempnb[6] .lut_mask = "fc30";
defparam \b2v_inst34|seg_tempnb[6] .operation_mode = "normal";
defparam \b2v_inst34|seg_tempnb[6] .output_mode = "comb_only";
defparam \b2v_inst34|seg_tempnb[6] .register_cascade_mode = "off";
defparam \b2v_inst34|seg_tempnb[6] .sum_lutc_input = "datac";
defparam \b2v_inst34|seg_tempnb[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y5_N6
maxii_lcell \b2v_inst34|Selector224~0 (
// Equation(s):
// \b2v_inst34|Selector224~0_combout  = (\b2v_inst34|Selector222~0_combout  & (((\b2v_inst34|Selector222~1_combout ) # (\b2v_inst34|Selector221~3_combout )))) # (!\b2v_inst34|Selector222~0_combout  & (\b2v_inst34|seg_tempnb [6] & 
// (!\b2v_inst34|Selector222~1_combout )))

	.clk(gnd),
	.dataa(\b2v_inst34|Selector222~0_combout ),
	.datab(\b2v_inst34|seg_tempnb [6]),
	.datac(\b2v_inst34|Selector222~1_combout ),
	.datad(\b2v_inst34|Selector221~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Selector224~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Selector224~0 .lut_mask = "aea4";
defparam \b2v_inst34|Selector224~0 .operation_mode = "normal";
defparam \b2v_inst34|Selector224~0 .output_mode = "comb_only";
defparam \b2v_inst34|Selector224~0 .register_cascade_mode = "off";
defparam \b2v_inst34|Selector224~0 .sum_lutc_input = "datac";
defparam \b2v_inst34|Selector224~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y5_N7
maxii_lcell \b2v_inst34|Selector224~5 (
// Equation(s):
// \b2v_inst34|Selector224~5_combout  = (\b2v_inst34|Selector222~1_combout  & ((\b2v_inst34|Selector224~0_combout  & ((\b2v_inst34|Selector224~4_combout ))) # (!\b2v_inst34|Selector224~0_combout  & (\b2v_inst34|seg_tempna [1])))) # 
// (!\b2v_inst34|Selector222~1_combout  & (((\b2v_inst34|Selector224~0_combout ))))

	.clk(gnd),
	.dataa(\b2v_inst34|Selector222~1_combout ),
	.datab(\b2v_inst34|seg_tempna [1]),
	.datac(\b2v_inst34|Selector224~4_combout ),
	.datad(\b2v_inst34|Selector224~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|Selector224~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|Selector224~5 .lut_mask = "f588";
defparam \b2v_inst34|Selector224~5 .operation_mode = "normal";
defparam \b2v_inst34|Selector224~5 .output_mode = "comb_only";
defparam \b2v_inst34|Selector224~5 .register_cascade_mode = "off";
defparam \b2v_inst34|Selector224~5 .sum_lutc_input = "datac";
defparam \b2v_inst34|Selector224~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y5_N8
maxii_lcell \b2v_inst34|seg[6] (
// Equation(s):
// \b2v_inst34|seg [6] = (\b2v_inst34|seg[6]~0_combout  & (\b2v_inst34|seg [6])) # (!\b2v_inst34|seg[6]~0_combout  & (((\b2v_inst34|Selector224~5_combout ))))

	.clk(gnd),
	.dataa(\b2v_inst34|seg [6]),
	.datab(\b2v_inst34|seg[6]~0_combout ),
	.datac(vcc),
	.datad(\b2v_inst34|Selector224~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst34|seg [6]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b2v_inst34|seg[6] .lut_mask = "bb88";
defparam \b2v_inst34|seg[6] .operation_mode = "normal";
defparam \b2v_inst34|seg[6] .output_mode = "comb_only";
defparam \b2v_inst34|seg[6] .register_cascade_mode = "off";
defparam \b2v_inst34|seg[6] .sum_lutc_input = "datac";
defparam \b2v_inst34|seg[6] .synch_mode = "off";
// synopsys translate_on

// Location: PIN_123,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \btn3~I (
	.datain(gnd),
	.oe(gnd),
	.combout(),
	.padio(btn3));
// synopsys translate_off
defparam \btn3~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_60,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \buzz_out~I (
	.datain(\b2v_inst31|buzz_out~0_combout ),
	.oe(vcc),
	.combout(),
	.padio(buzz_out));
// synopsys translate_off
defparam \buzz_out~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_48,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \LCD_RS~I (
	.datain(\b2v_inst35|LCD_RS~regout ),
	.oe(vcc),
	.combout(),
	.padio(LCD_RS));
// synopsys translate_off
defparam \LCD_RS~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_109,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \LCD_RW~I (
	.datain(gnd),
	.oe(vcc),
	.combout(),
	.padio(LCD_RW));
// synopsys translate_off
defparam \LCD_RW~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_108,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \LCD_EN~I (
	.datain(\clock~combout ),
	.oe(vcc),
	.combout(),
	.padio(LCD_EN));
// synopsys translate_off
defparam \LCD_EN~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_63,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \cat[0]~I (
	.datain(\b2v_inst34|cat[0]~0_combout ),
	.oe(vcc),
	.combout(),
	.padio(cat[0]));
// synopsys translate_off
defparam \cat[0]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_66,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \cat[1]~I (
	.datain(\b2v_inst34|cat[1]~1_combout ),
	.oe(vcc),
	.combout(),
	.padio(cat[1]));
// synopsys translate_off
defparam \cat[1]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_67,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \cat[2]~I (
	.datain(\b2v_inst34|cat[2]~2_combout ),
	.oe(vcc),
	.combout(),
	.padio(cat[2]));
// synopsys translate_off
defparam \cat[2]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_68,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \cat[3]~I (
	.datain(\b2v_inst34|cat[3]~3_combout ),
	.oe(vcc),
	.combout(),
	.padio(cat[3]));
// synopsys translate_off
defparam \cat[3]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_69,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \cat[4]~I (
	.datain(\b2v_inst34|cat[4]~4_combout ),
	.oe(vcc),
	.combout(),
	.padio(cat[4]));
// synopsys translate_off
defparam \cat[4]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_70,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \cat[5]~I (
	.datain(\b2v_inst34|cat[5]~5_combout ),
	.oe(vcc),
	.combout(),
	.padio(cat[5]));
// synopsys translate_off
defparam \cat[5]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \cat[6]~I (
	.datain(\b2v_inst34|cat[6]~6_combout ),
	.oe(vcc),
	.combout(),
	.padio(cat[6]));
// synopsys translate_off
defparam \cat[6]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_31,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \cat[7]~I (
	.datain(\b2v_inst34|cat[7]~7_combout ),
	.oe(vcc),
	.combout(),
	.padio(cat[7]));
// synopsys translate_off
defparam \cat[7]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_45,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \col_green[0]~I (
	.datain(gnd),
	.oe(vcc),
	.combout(),
	.padio(col_green[0]));
// synopsys translate_off
defparam \col_green[0]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_44,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \col_green[1]~I (
	.datain(gnd),
	.oe(vcc),
	.combout(),
	.padio(col_green[1]));
// synopsys translate_off
defparam \col_green[1]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_43,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \col_green[2]~I (
	.datain(gnd),
	.oe(vcc),
	.combout(),
	.padio(col_green[2]));
// synopsys translate_off
defparam \col_green[2]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_42,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \col_green[3]~I (
	.datain(\b2v_inst30|col_g [3]),
	.oe(vcc),
	.combout(),
	.padio(col_green[3]));
// synopsys translate_off
defparam \col_green[3]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_41,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \col_green[4]~I (
	.datain(\b2v_inst30|col_g [3]),
	.oe(vcc),
	.combout(),
	.padio(col_green[4]));
// synopsys translate_off
defparam \col_green[4]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_40,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \col_green[5]~I (
	.datain(gnd),
	.oe(vcc),
	.combout(),
	.padio(col_green[5]));
// synopsys translate_off
defparam \col_green[5]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_39,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \col_green[6]~I (
	.datain(\b2v_inst30|col_g [6]),
	.oe(vcc),
	.combout(),
	.padio(col_green[6]));
// synopsys translate_off
defparam \col_green[6]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_38,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \col_green[7]~I (
	.datain(\b2v_inst30|col_g [6]),
	.oe(vcc),
	.combout(),
	.padio(col_green[7]));
// synopsys translate_off
defparam \col_green[7]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \col_red[0]~I (
	.datain(\b2v_inst30|col_r [0]),
	.oe(vcc),
	.combout(),
	.padio(col_red[0]));
// synopsys translate_off
defparam \col_red[0]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \col_red[1]~I (
	.datain(\b2v_inst30|col_r [0]),
	.oe(vcc),
	.combout(),
	.padio(col_red[1]));
// synopsys translate_off
defparam \col_red[1]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \col_red[2]~I (
	.datain(gnd),
	.oe(vcc),
	.combout(),
	.padio(col_red[2]));
// synopsys translate_off
defparam \col_red[2]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \col_red[3]~I (
	.datain(gnd),
	.oe(vcc),
	.combout(),
	.padio(col_red[3]));
// synopsys translate_off
defparam \col_red[3]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \col_red[4]~I (
	.datain(gnd),
	.oe(vcc),
	.combout(),
	.padio(col_red[4]));
// synopsys translate_off
defparam \col_red[4]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \col_red[5]~I (
	.datain(gnd),
	.oe(vcc),
	.combout(),
	.padio(col_red[5]));
// synopsys translate_off
defparam \col_red[5]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \col_red[6]~I (
	.datain(\b2v_inst30|col_g [6]),
	.oe(vcc),
	.combout(),
	.padio(col_red[6]));
// synopsys translate_off
defparam \col_red[6]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \col_red[7]~I (
	.datain(\b2v_inst30|col_g [6]),
	.oe(vcc),
	.combout(),
	.padio(col_red[7]));
// synopsys translate_off
defparam \col_red[7]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_117,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \key_column[0]~I (
	.datain(!\b2v_inst34|key_c0.1110~regout ),
	.oe(vcc),
	.combout(),
	.padio(key_column[0]));
// synopsys translate_off
defparam \key_column[0]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_118,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \key_column[1]~I (
	.datain(!\b2v_inst34|key_c0.1101~regout ),
	.oe(vcc),
	.combout(),
	.padio(key_column[1]));
// synopsys translate_off
defparam \key_column[1]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_119,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \key_column[2]~I (
	.datain(!\b2v_inst34|key_c0.1011~regout ),
	.oe(vcc),
	.combout(),
	.padio(key_column[2]));
// synopsys translate_off
defparam \key_column[2]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_120,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \key_column[3]~I (
	.datain(\b2v_inst34|key_c0.0111~regout ),
	.oe(vcc),
	.combout(),
	.padio(key_column[3]));
// synopsys translate_off
defparam \key_column[3]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_101,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \LCD_data[0]~I (
	.datain(\b2v_inst35|lcd_data [0]),
	.oe(vcc),
	.combout(),
	.padio(LCD_data[0]));
// synopsys translate_off
defparam \LCD_data[0]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_110,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \LCD_data[1]~I (
	.datain(\b2v_inst35|lcd_data [1]),
	.oe(vcc),
	.combout(),
	.padio(LCD_data[1]));
// synopsys translate_off
defparam \LCD_data[1]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_102,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \LCD_data[2]~I (
	.datain(\b2v_inst35|lcd_data [2]),
	.oe(vcc),
	.combout(),
	.padio(LCD_data[2]));
// synopsys translate_off
defparam \LCD_data[2]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_103,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \LCD_data[3]~I (
	.datain(\b2v_inst35|lcd_data [3]),
	.oe(vcc),
	.combout(),
	.padio(LCD_data[3]));
// synopsys translate_off
defparam \LCD_data[3]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_104,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \LCD_data[4]~I (
	.datain(\b2v_inst35|lcd_data [4]),
	.oe(vcc),
	.combout(),
	.padio(LCD_data[4]));
// synopsys translate_off
defparam \LCD_data[4]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_105,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \LCD_data[5]~I (
	.datain(\b2v_inst35|lcd_data [5]),
	.oe(vcc),
	.combout(),
	.padio(LCD_data[5]));
// synopsys translate_off
defparam \LCD_data[5]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_106,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \LCD_data[6]~I (
	.datain(\b2v_inst35|lcd_data [6]),
	.oe(vcc),
	.combout(),
	.padio(LCD_data[6]));
// synopsys translate_off
defparam \LCD_data[6]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_107,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \LCD_data[7]~I (
	.datain(\b2v_inst35|lcd_data [7]),
	.oe(vcc),
	.combout(),
	.padio(LCD_data[7]));
// synopsys translate_off
defparam \LCD_data[7]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_80,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \led[0]~I (
	.datain(\b2v_inst32|led [0]),
	.oe(vcc),
	.combout(),
	.padio(led[0]));
// synopsys translate_off
defparam \led[0]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_79,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \led[1]~I (
	.datain(\b2v_inst32|led [1]),
	.oe(vcc),
	.combout(),
	.padio(led[1]));
// synopsys translate_off
defparam \led[1]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_78,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \led[2]~I (
	.datain(\b2v_inst32|led [2]),
	.oe(vcc),
	.combout(),
	.padio(led[2]));
// synopsys translate_off
defparam \led[2]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_77,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \led[3]~I (
	.datain(\b2v_inst32|led [3]),
	.oe(vcc),
	.combout(),
	.padio(led[3]));
// synopsys translate_off
defparam \led[3]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_76,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \led[4]~I (
	.datain(\b2v_inst32|led [4]),
	.oe(vcc),
	.combout(),
	.padio(led[4]));
// synopsys translate_off
defparam \led[4]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_75,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \led[5]~I (
	.datain(\b2v_inst32|led [5]),
	.oe(vcc),
	.combout(),
	.padio(led[5]));
// synopsys translate_off
defparam \led[5]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_74,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \led[6]~I (
	.datain(\b2v_inst32|led [6]),
	.oe(vcc),
	.combout(),
	.padio(led[6]));
// synopsys translate_off
defparam \led[6]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_73,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \led[7]~I (
	.datain(\b2v_inst32|led [7]),
	.oe(vcc),
	.combout(),
	.padio(led[7]));
// synopsys translate_off
defparam \led[7]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_144,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \led[8]~I (
	.datain(\b2v_inst32|led [8]),
	.oe(vcc),
	.combout(),
	.padio(led[8]));
// synopsys translate_off
defparam \led[8]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_143,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \led[9]~I (
	.datain(\b2v_inst32|led [9]),
	.oe(vcc),
	.combout(),
	.padio(led[9]));
// synopsys translate_off
defparam \led[9]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_142,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \led[10]~I (
	.datain(\b2v_inst32|led [10]),
	.oe(vcc),
	.combout(),
	.padio(led[10]));
// synopsys translate_off
defparam \led[10]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_141,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \led[11]~I (
	.datain(\b2v_inst32|led [11]),
	.oe(vcc),
	.combout(),
	.padio(led[11]));
// synopsys translate_off
defparam \led[11]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_140,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \led[12]~I (
	.datain(\b2v_inst32|led [12]),
	.oe(vcc),
	.combout(),
	.padio(led[12]));
// synopsys translate_off
defparam \led[12]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_139,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \led[13]~I (
	.datain(\b2v_inst32|led [13]),
	.oe(vcc),
	.combout(),
	.padio(led[13]));
// synopsys translate_off
defparam \led[13]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_138,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \led[14]~I (
	.datain(\b2v_inst32|led [14]),
	.oe(vcc),
	.combout(),
	.padio(led[14]));
// synopsys translate_off
defparam \led[14]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_137,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \led[15]~I (
	.datain(\b2v_inst32|led [15]),
	.oe(vcc),
	.combout(),
	.padio(led[15]));
// synopsys translate_off
defparam \led[15]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \row_control[0]~I (
	.datain(\b2v_inst30|row [0]),
	.oe(vcc),
	.combout(),
	.padio(row_control[0]));
// synopsys translate_off
defparam \row_control[0]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \row_control[1]~I (
	.datain(\b2v_inst30|row [1]),
	.oe(vcc),
	.combout(),
	.padio(row_control[1]));
// synopsys translate_off
defparam \row_control[1]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \row_control[2]~I (
	.datain(\b2v_inst30|row [2]),
	.oe(vcc),
	.combout(),
	.padio(row_control[2]));
// synopsys translate_off
defparam \row_control[2]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \row_control[3]~I (
	.datain(\b2v_inst30|row [3]),
	.oe(vcc),
	.combout(),
	.padio(row_control[3]));
// synopsys translate_off
defparam \row_control[3]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \row_control[4]~I (
	.datain(\b2v_inst30|row [4]),
	.oe(vcc),
	.combout(),
	.padio(row_control[4]));
// synopsys translate_off
defparam \row_control[4]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \row_control[5]~I (
	.datain(\b2v_inst30|row [5]),
	.oe(vcc),
	.combout(),
	.padio(row_control[5]));
// synopsys translate_off
defparam \row_control[5]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \row_control[6]~I (
	.datain(\b2v_inst30|row [6]),
	.oe(vcc),
	.combout(),
	.padio(row_control[6]));
// synopsys translate_off
defparam \row_control[6]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \row_control[7]~I (
	.datain(\b2v_inst30|row [7]),
	.oe(vcc),
	.combout(),
	.padio(row_control[7]));
// synopsys translate_off
defparam \row_control[7]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_52,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \seg[0]~I (
	.datain(\b2v_inst34|seg [0]),
	.oe(vcc),
	.combout(),
	.padio(seg[0]));
// synopsys translate_off
defparam \seg[0]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_53,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \seg[1]~I (
	.datain(\b2v_inst34|seg [1]),
	.oe(vcc),
	.combout(),
	.padio(seg[1]));
// synopsys translate_off
defparam \seg[1]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_55,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \seg[2]~I (
	.datain(\b2v_inst34|seg [2]),
	.oe(vcc),
	.combout(),
	.padio(seg[2]));
// synopsys translate_off
defparam \seg[2]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_57,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \seg[3]~I (
	.datain(\b2v_inst34|seg [3]),
	.oe(vcc),
	.combout(),
	.padio(seg[3]));
// synopsys translate_off
defparam \seg[3]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_58,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \seg[4]~I (
	.datain(\b2v_inst34|seg [4]),
	.oe(vcc),
	.combout(),
	.padio(seg[4]));
// synopsys translate_off
defparam \seg[4]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_59,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \seg[5]~I (
	.datain(\b2v_inst34|seg [5]),
	.oe(vcc),
	.combout(),
	.padio(seg[5]));
// synopsys translate_off
defparam \seg[5]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_62,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \seg[6]~I (
	.datain(\b2v_inst34|seg [6]),
	.oe(vcc),
	.combout(),
	.padio(seg[6]));
// synopsys translate_off
defparam \seg[6]~I .operation_mode = "output";
// synopsys translate_on

endmodule
