<?xml version="1.0" encoding="utf-8"?><?workdir /C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\temp\temp20181123111806622\Chapters\08_Functional_Timing\Topics?><?workdir-uri file:/C:/Git/XDocs-DITA-OT-185/XDocs-DITA-OT-185/DITA-OT1.8.5/temp/temp20181123111806622/Chapters/08_Functional_Timing/Topics/?><?path2project ..\..\..\?><?path2project-uri ../../../?><topic xmlns:ditaarch="http://dita.oasis-open.org/architecture/2005/" id="Internal_PLL_Support_7h68504r6" xml:lang="en-US" ditaarch:DITAArchVersion="1.2" domains="(topic hi-d)                             (topic ut-d)                             (topic indexing-d)                            (topic hazard-d)                            (topic abbrev-d)                            (topic pr-d)                             (topic sw-d)                            (topic ui-d)                            (topic struct-d)                            (topic firmware-d)                            (topic pmcrevhis-d)                            a(props  sp-version)                            a(props  pmc_switch)                            a(props   pmc_package)                            a(props   pmc_phy)                            a(props   ddr-width)                            a(props   package)                            a(props   fw_package)                            a(props   pcie-drive-ports )                            a(props   pcie-host-ports)                            a(props   raid-support )                            a(props   sas-ports )                             a(props   media)                            a(props   component)   " class="- topic/topic " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\08_Functional_Timing\Topics\Internal_PLL_Support_7h68504r6.xml" xtrc="topic:1;2:124">
  <title class="- topic/title " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\08_Functional_Timing\Topics\Internal_PLL_Support_7h68504r6.xml" xtrc="title:1;3:10">Internal PLL Support</title>

  <body class="- topic/body " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\08_Functional_Timing\Topics\Internal_PLL_Support_7h68504r6.xml" xtrc="body:1;5:9">
    <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\08_Functional_Timing\Topics\Internal_PLL_Support_7h68504r6.xml" xtrc="p:1;6:8">This mode is not advertised for the device;
    therefore, this section is for ESC internal use only and will only appear
    in the DDD.</p>

    <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\08_Functional_Timing\Topics\Internal_PLL_Support_7h68504r6.xml" xtrc="p:2;10:8">Firmware can be used to provide holdover support as
    shown in the following diagram. The PTP DCSU is initially configured to
    generate a nominal 1.25 GHz clock. The selected internal receive reference
    clock is fractionally divided down (FRAC_DIV) to 125 MHz to generate
    line_ref_clk. Firmware compares the values of the two time-stamp counters,
    one clocked by ptp_clk and the other clocked by line_ref_clk, located
    within the Ethernet Subsystem. Firmware then adjusts the PTP DCSU rate as
    required and the PMM monitors the PTP clock and produces the rate
    modulation control signals used to adjust the transmit rate of any/all of
    the SERDES Banks A, B and C.</p>

    <fig id="Ethernet_Internal_PLL_Support_Applicatio_8h68504r6" class="- topic/fig " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\08_Functional_Timing\Topics\Internal_PLL_Support_7h68504r6.xml" xtrc="fig:1;21:66">
      <title class="- topic/title " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\08_Functional_Timing\Topics\Internal_PLL_Support_7h68504r6.xml" xtrc="title:2;22:14">Ethernet Internal PLL Support
      Application</title>

      <image href="../Graphics/Functional_Timing__ethernet_timing_ddd.svg" placement="break" width="5.5in" class="- topic/image " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\08_Functional_Timing\Topics\Internal_PLL_Support_7h68504r6.xml" xtrc="image:1;25:109"/>
    </fig>
  </body>
</topic>