{"vcs1":{"timestamp_begin":1739966543.007280380, "rt":4.53, "ut":4.28, "st":0.19}}
{"vcselab":{"timestamp_begin":1739966547.613097252, "rt":0.26, "ut":0.16, "st":0.10}}
{"link":{"timestamp_begin":1739966547.935377977, "rt":0.23, "ut":0.12, "st":0.12}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1739966542.690373292}
{"VCS_COMP_START_TIME": 1739966542.690373292}
{"VCS_COMP_END_TIME": 1739966548.241483629}
{"VCS_USER_OPTIONS": "-sverilog -ntb_opts uvm -timescale=1ns/1ns top.sv -o sim"}
{"vcs1": {"peak_mem": 287752}}
{"vcselab": {"peak_mem": 150348}}
