Running: fuse.exe -relaunch -intstyle "ise" -incremental -lib "secureip" -o "D:/Xillinx_Projects/Tomasulo_lab1/FU_Logical_Top_Level/test_topLevel_isim_beh.exe" -prj "D:/Xillinx_Projects/Tomasulo_lab1/FU_Logical_Top_Level/test_topLevel_beh.prj" "work.test_topLevel" 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "D:/Xillinx_Projects/Tomasulo_lab1/FU_Logical_Top_Level/../Register_FU/Register_FU.vhd" into library work
Parsing VHDL file "D:/Xillinx_Projects/Tomasulo_lab1/FU_Logical_Top_Level/../Mux_2x1_5b/Mux_2x1_5b.vhd" into library work
Parsing VHDL file "D:/Xillinx_Projects/Tomasulo_lab1/FU_Logical_Top_Level/../Mux_2x1_32b/Mux_2x1_32b.vhd" into library work
Parsing VHDL file "D:/Xillinx_Projects/Tomasulo_lab1/FU_Logical_Top_Level/../Mux_2x1_2b/Mux_2x1_2b.vhd" into library work
Parsing VHDL file "D:/Xillinx_Projects/Tomasulo_lab1/FU_Logical_Top_Level/../L_ALU/L_ALU.vhd" into library work
Parsing VHDL file "D:/Xillinx_Projects/Tomasulo_lab1/FU_Logical_Top_Level/FU_Logical_Top_Level.vhd" into library work
Parsing VHDL file "D:/Xillinx_Projects/Tomasulo_lab1/FU_Logical_Top_Level/test_topLevel.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling architecture behavioral of entity L_ALU [l_alu_default]
Compiling architecture behavioral of entity Mux_2x1_2b [mux_2x1_2b_default]
Compiling architecture behavioral of entity Mux_2x1_32b [mux_2x1_32b_default]
Compiling architecture behavioral of entity Mux_2x1_5b [mux_2x1_5b_default]
Compiling architecture behavioral of entity Register_FU [register_fu_default]
Compiling architecture behavioral of entity FU_Logical_Top_Level [fu_logical_top_level_default]
Compiling architecture behavior of entity test_toplevel
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 16 VHDL Units
Built simulation executable D:/Xillinx_Projects/Tomasulo_lab1/FU_Logical_Top_Level/test_topLevel_isim_beh.exe
Fuse Memory Usage: 35496 KB
Fuse CPU Usage: 624 ms
