Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue Feb 15 08:03:53 2022
| Host         : ECE419-92QX0Q2 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file temp_top_timing_summary_routed.rpt -pb temp_top_timing_summary_routed.pb -rpx temp_top_timing_summary_routed.rpx -warn_on_violation
| Design       : temp_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (217)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (13)
5. checking no_input_delay (18)
6. checking no_output_delay (18)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (217)
--------------------------
 There are 7 register/latch pins with no clock driven by root clock pin: SW[10] (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: SW[11] (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: SW[12] (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: SW[13] (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: SW[14] (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: SW[15] (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: SW[1] (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: SW[3] (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: SW[4] (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: SW[5] (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: SW[6] (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: SW[7] (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: SW[8] (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: SW[9] (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: c_f (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: U_TEMP/U_TSCTL/tempReg_reg[10]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: U_TEMP/U_TSCTL/tempReg_reg[11]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: U_TEMP/U_TSCTL/tempReg_reg[12]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: U_TEMP/U_TSCTL/tempReg_reg[13]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: U_TEMP/U_TSCTL/tempReg_reg[14]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: U_TEMP/U_TSCTL/tempReg_reg[15]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: U_TEMP/U_TSCTL/tempReg_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: U_TEMP/U_TSCTL/tempReg_reg[4]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: U_TEMP/U_TSCTL/tempReg_reg[5]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: U_TEMP/U_TSCTL/tempReg_reg[6]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: U_TEMP/U_TSCTL/tempReg_reg[7]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: U_TEMP/U_TSCTL/tempReg_reg[8]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: U_TEMP/U_TSCTL/tempReg_reg[9]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: nolabel_line36/U_COUNT3C/q_reg[0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: nolabel_line36/U_COUNT3C/q_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: nolabel_line36/U_COUNT3C/q_reg[2]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (13)
-------------------------------------------------
 There are 13 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (18)
-------------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (18)
--------------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.827        0.000                      0                  251        0.165        0.000                      0                  251        4.500        0.000                       0                   135  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.827        0.000                      0                  251        0.165        0.000                      0                  251        4.500        0.000                       0                   135  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.827ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.165ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.827ns  (required time - arrival time)
  Source:                 U_TEMP/U_TSCTL/Inst_TWICtl/FSM_gray_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TEMP/U_TSCTL/Inst_TWICtl/FSM_gray_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.946ns  (logic 1.182ns (23.897%)  route 3.764ns (76.103%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.004ns = ( 15.004 - 10.000 ) 
    Source Clock Delay      (SCD):    5.305ns
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.703     5.305    U_TEMP/U_TSCTL/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X7Y136         FDRE                                         r  U_TEMP/U_TSCTL/Inst_TWICtl/FSM_gray_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y136         FDRE (Prop_fdre_C_Q)         0.456     5.761 f  U_TEMP/U_TSCTL/Inst_TWICtl/FSM_gray_state_reg[1]/Q
                         net (fo=26, routed)          1.375     7.136    U_TEMP/U_TSCTL/Inst_TWICtl/state_0[1]
    SLICE_X1Y137         LUT4 (Prop_lut4_I3_O)        0.152     7.288 f  U_TEMP/U_TSCTL/Inst_TWICtl/FSM_gray_state[3]_i_4/O
                         net (fo=5, routed)           0.643     7.931    U_TEMP/U_TSCTL/Inst_TWICtl/FSM_gray_state[3]_i_4_n_0
    SLICE_X2Y136         LUT6 (Prop_lut6_I4_O)        0.326     8.257 f  U_TEMP/U_TSCTL/Inst_TWICtl/FSM_gray_state[3]_i_20/O
                         net (fo=1, routed)           0.501     8.758    U_TEMP/U_TSCTL/Inst_TWICtl/FSM_gray_state[3]_i_20_n_0
    SLICE_X2Y134         LUT6 (Prop_lut6_I5_O)        0.124     8.882 r  U_TEMP/U_TSCTL/Inst_TWICtl/FSM_gray_state[3]_i_6/O
                         net (fo=1, routed)           0.564     9.446    U_TEMP/U_TSCTL/Inst_TWICtl/FSM_gray_state[3]_i_6_n_0
    SLICE_X1Y136         LUT6 (Prop_lut6_I3_O)        0.124     9.570 r  U_TEMP/U_TSCTL/Inst_TWICtl/FSM_gray_state[3]_i_1/O
                         net (fo=4, routed)           0.682    10.252    U_TEMP/U_TSCTL/Inst_TWICtl/FSM_gray_state[3]_i_1_n_0
    SLICE_X6Y136         FDRE                                         r  U_TEMP/U_TSCTL/Inst_TWICtl/FSM_gray_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.582    15.004    U_TEMP/U_TSCTL/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X6Y136         FDRE                                         r  U_TEMP/U_TSCTL/Inst_TWICtl/FSM_gray_state_reg[0]/C
                         clock pessimism              0.279    15.283    
                         clock uncertainty           -0.035    15.248    
    SLICE_X6Y136         FDRE (Setup_fdre_C_CE)      -0.169    15.079    U_TEMP/U_TSCTL/Inst_TWICtl/FSM_gray_state_reg[0]
  -------------------------------------------------------------------
                         required time                         15.079    
                         arrival time                         -10.252    
  -------------------------------------------------------------------
                         slack                                  4.827    

Slack (MET) :             4.827ns  (required time - arrival time)
  Source:                 U_TEMP/U_TSCTL/Inst_TWICtl/FSM_gray_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TEMP/U_TSCTL/Inst_TWICtl/FSM_gray_state_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.946ns  (logic 1.182ns (23.897%)  route 3.764ns (76.103%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.004ns = ( 15.004 - 10.000 ) 
    Source Clock Delay      (SCD):    5.305ns
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.703     5.305    U_TEMP/U_TSCTL/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X7Y136         FDRE                                         r  U_TEMP/U_TSCTL/Inst_TWICtl/FSM_gray_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y136         FDRE (Prop_fdre_C_Q)         0.456     5.761 f  U_TEMP/U_TSCTL/Inst_TWICtl/FSM_gray_state_reg[1]/Q
                         net (fo=26, routed)          1.375     7.136    U_TEMP/U_TSCTL/Inst_TWICtl/state_0[1]
    SLICE_X1Y137         LUT4 (Prop_lut4_I3_O)        0.152     7.288 f  U_TEMP/U_TSCTL/Inst_TWICtl/FSM_gray_state[3]_i_4/O
                         net (fo=5, routed)           0.643     7.931    U_TEMP/U_TSCTL/Inst_TWICtl/FSM_gray_state[3]_i_4_n_0
    SLICE_X2Y136         LUT6 (Prop_lut6_I4_O)        0.326     8.257 f  U_TEMP/U_TSCTL/Inst_TWICtl/FSM_gray_state[3]_i_20/O
                         net (fo=1, routed)           0.501     8.758    U_TEMP/U_TSCTL/Inst_TWICtl/FSM_gray_state[3]_i_20_n_0
    SLICE_X2Y134         LUT6 (Prop_lut6_I5_O)        0.124     8.882 r  U_TEMP/U_TSCTL/Inst_TWICtl/FSM_gray_state[3]_i_6/O
                         net (fo=1, routed)           0.564     9.446    U_TEMP/U_TSCTL/Inst_TWICtl/FSM_gray_state[3]_i_6_n_0
    SLICE_X1Y136         LUT6 (Prop_lut6_I3_O)        0.124     9.570 r  U_TEMP/U_TSCTL/Inst_TWICtl/FSM_gray_state[3]_i_1/O
                         net (fo=4, routed)           0.682    10.252    U_TEMP/U_TSCTL/Inst_TWICtl/FSM_gray_state[3]_i_1_n_0
    SLICE_X6Y136         FDRE                                         r  U_TEMP/U_TSCTL/Inst_TWICtl/FSM_gray_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.582    15.004    U_TEMP/U_TSCTL/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X6Y136         FDRE                                         r  U_TEMP/U_TSCTL/Inst_TWICtl/FSM_gray_state_reg[3]/C
                         clock pessimism              0.279    15.283    
                         clock uncertainty           -0.035    15.248    
    SLICE_X6Y136         FDRE (Setup_fdre_C_CE)      -0.169    15.079    U_TEMP/U_TSCTL/Inst_TWICtl/FSM_gray_state_reg[3]
  -------------------------------------------------------------------
                         required time                         15.079    
                         arrival time                         -10.252    
  -------------------------------------------------------------------
                         slack                                  4.827    

Slack (MET) :             4.838ns  (required time - arrival time)
  Source:                 U_TEMP/U_TSCTL/Inst_TWICtl/FSM_gray_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TEMP/U_TSCTL/Inst_TWICtl/FSM_gray_state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.898ns  (logic 1.182ns (24.133%)  route 3.716ns (75.867%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.005ns = ( 15.005 - 10.000 ) 
    Source Clock Delay      (SCD):    5.305ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.703     5.305    U_TEMP/U_TSCTL/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X7Y136         FDRE                                         r  U_TEMP/U_TSCTL/Inst_TWICtl/FSM_gray_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y136         FDRE (Prop_fdre_C_Q)         0.456     5.761 f  U_TEMP/U_TSCTL/Inst_TWICtl/FSM_gray_state_reg[1]/Q
                         net (fo=26, routed)          1.375     7.136    U_TEMP/U_TSCTL/Inst_TWICtl/state_0[1]
    SLICE_X1Y137         LUT4 (Prop_lut4_I3_O)        0.152     7.288 f  U_TEMP/U_TSCTL/Inst_TWICtl/FSM_gray_state[3]_i_4/O
                         net (fo=5, routed)           0.643     7.931    U_TEMP/U_TSCTL/Inst_TWICtl/FSM_gray_state[3]_i_4_n_0
    SLICE_X2Y136         LUT6 (Prop_lut6_I4_O)        0.326     8.257 f  U_TEMP/U_TSCTL/Inst_TWICtl/FSM_gray_state[3]_i_20/O
                         net (fo=1, routed)           0.501     8.758    U_TEMP/U_TSCTL/Inst_TWICtl/FSM_gray_state[3]_i_20_n_0
    SLICE_X2Y134         LUT6 (Prop_lut6_I5_O)        0.124     8.882 r  U_TEMP/U_TSCTL/Inst_TWICtl/FSM_gray_state[3]_i_6/O
                         net (fo=1, routed)           0.564     9.446    U_TEMP/U_TSCTL/Inst_TWICtl/FSM_gray_state[3]_i_6_n_0
    SLICE_X1Y136         LUT6 (Prop_lut6_I3_O)        0.124     9.570 r  U_TEMP/U_TSCTL/Inst_TWICtl/FSM_gray_state[3]_i_1/O
                         net (fo=4, routed)           0.633    10.203    U_TEMP/U_TSCTL/Inst_TWICtl/FSM_gray_state[3]_i_1_n_0
    SLICE_X7Y137         FDRE                                         r  U_TEMP/U_TSCTL/Inst_TWICtl/FSM_gray_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.583    15.005    U_TEMP/U_TSCTL/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X7Y137         FDRE                                         r  U_TEMP/U_TSCTL/Inst_TWICtl/FSM_gray_state_reg[2]/C
                         clock pessimism              0.276    15.281    
                         clock uncertainty           -0.035    15.246    
    SLICE_X7Y137         FDRE (Setup_fdre_C_CE)      -0.205    15.041    U_TEMP/U_TSCTL/Inst_TWICtl/FSM_gray_state_reg[2]
  -------------------------------------------------------------------
                         required time                         15.041    
                         arrival time                         -10.203    
  -------------------------------------------------------------------
                         slack                                  4.838    

Slack (MET) :             5.003ns  (required time - arrival time)
  Source:                 U_TEMP/U_TSCTL/Inst_TWICtl/FSM_gray_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TEMP/U_TSCTL/Inst_TWICtl/FSM_gray_state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.757ns  (logic 1.182ns (24.848%)  route 3.575ns (75.152%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.004ns = ( 15.004 - 10.000 ) 
    Source Clock Delay      (SCD):    5.305ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.703     5.305    U_TEMP/U_TSCTL/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X7Y136         FDRE                                         r  U_TEMP/U_TSCTL/Inst_TWICtl/FSM_gray_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y136         FDRE (Prop_fdre_C_Q)         0.456     5.761 f  U_TEMP/U_TSCTL/Inst_TWICtl/FSM_gray_state_reg[1]/Q
                         net (fo=26, routed)          1.375     7.136    U_TEMP/U_TSCTL/Inst_TWICtl/state_0[1]
    SLICE_X1Y137         LUT4 (Prop_lut4_I3_O)        0.152     7.288 f  U_TEMP/U_TSCTL/Inst_TWICtl/FSM_gray_state[3]_i_4/O
                         net (fo=5, routed)           0.643     7.931    U_TEMP/U_TSCTL/Inst_TWICtl/FSM_gray_state[3]_i_4_n_0
    SLICE_X2Y136         LUT6 (Prop_lut6_I4_O)        0.326     8.257 f  U_TEMP/U_TSCTL/Inst_TWICtl/FSM_gray_state[3]_i_20/O
                         net (fo=1, routed)           0.501     8.758    U_TEMP/U_TSCTL/Inst_TWICtl/FSM_gray_state[3]_i_20_n_0
    SLICE_X2Y134         LUT6 (Prop_lut6_I5_O)        0.124     8.882 r  U_TEMP/U_TSCTL/Inst_TWICtl/FSM_gray_state[3]_i_6/O
                         net (fo=1, routed)           0.564     9.446    U_TEMP/U_TSCTL/Inst_TWICtl/FSM_gray_state[3]_i_6_n_0
    SLICE_X1Y136         LUT6 (Prop_lut6_I3_O)        0.124     9.570 r  U_TEMP/U_TSCTL/Inst_TWICtl/FSM_gray_state[3]_i_1/O
                         net (fo=4, routed)           0.492    10.062    U_TEMP/U_TSCTL/Inst_TWICtl/FSM_gray_state[3]_i_1_n_0
    SLICE_X7Y136         FDRE                                         r  U_TEMP/U_TSCTL/Inst_TWICtl/FSM_gray_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.582    15.004    U_TEMP/U_TSCTL/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X7Y136         FDRE                                         r  U_TEMP/U_TSCTL/Inst_TWICtl/FSM_gray_state_reg[1]/C
                         clock pessimism              0.301    15.305    
                         clock uncertainty           -0.035    15.270    
    SLICE_X7Y136         FDRE (Setup_fdre_C_CE)      -0.205    15.065    U_TEMP/U_TSCTL/Inst_TWICtl/FSM_gray_state_reg[1]
  -------------------------------------------------------------------
                         required time                         15.065    
                         arrival time                         -10.062    
  -------------------------------------------------------------------
                         slack                                  5.003    

Slack (MET) :             5.127ns  (required time - arrival time)
  Source:                 U_TEMP/U_TSCTL/Inst_TWICtl/dataByte_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TEMP/U_TSCTL/state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.742ns  (logic 1.340ns (28.256%)  route 3.402ns (71.744%))
  Logic Levels:           5  (LUT3=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 14.924 - 10.000 ) 
    Source Clock Delay      (SCD):    5.307ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.705     5.307    U_TEMP/U_TSCTL/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X4Y138         FDRE                                         r  U_TEMP/U_TSCTL/Inst_TWICtl/dataByte_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y138         FDRE (Prop_fdre_C_Q)         0.456     5.763 r  U_TEMP/U_TSCTL/Inst_TWICtl/dataByte_reg[4]/Q
                         net (fo=5, routed)           0.980     6.743    U_TEMP/U_TSCTL/Inst_TWICtl/Q[4]
    SLICE_X4Y135         LUT4 (Prop_lut4_I0_O)        0.124     6.867 r  U_TEMP/U_TSCTL/Inst_TWICtl/initA[1]_i_5/O
                         net (fo=1, routed)           0.667     7.534    U_TEMP/U_TSCTL/Inst_TWICtl/initA[1]_i_5_n_0
    SLICE_X4Y135         LUT6 (Prop_lut6_I2_O)        0.124     7.658 f  U_TEMP/U_TSCTL/Inst_TWICtl/initA[1]_i_3/O
                         net (fo=2, routed)           0.811     8.469    U_TEMP/U_TSCTL/Inst_TWICtl/initA[1]_i_3_n_0
    SLICE_X6Y135         LUT3 (Prop_lut3_I0_O)        0.157     8.626 f  U_TEMP/U_TSCTL/Inst_TWICtl/state[2]_i_5/O
                         net (fo=2, routed)           0.401     9.027    U_TEMP/U_TSCTL/Inst_TWICtl/state[2]_i_5_n_0
    SLICE_X9Y135         LUT6 (Prop_lut6_I5_O)        0.355     9.382 r  U_TEMP/U_TSCTL/Inst_TWICtl/state[1]_i_2/O
                         net (fo=1, routed)           0.544     9.926    U_TEMP/U_TSCTL/nstate[1]
    SLICE_X9Y134         LUT3 (Prop_lut3_I0_O)        0.124    10.050 r  U_TEMP/U_TSCTL/state[1]_i_1/O
                         net (fo=1, routed)           0.000    10.050    U_TEMP/U_TSCTL/state[1]_i_1_n_0
    SLICE_X9Y134         FDRE                                         r  U_TEMP/U_TSCTL/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.502    14.924    U_TEMP/U_TSCTL/clk_IBUF_BUFG
    SLICE_X9Y134         FDRE                                         r  U_TEMP/U_TSCTL/state_reg[1]/C
                         clock pessimism              0.259    15.183    
                         clock uncertainty           -0.035    15.148    
    SLICE_X9Y134         FDRE (Setup_fdre_C_D)        0.029    15.177    U_TEMP/U_TSCTL/state_reg[1]
  -------------------------------------------------------------------
                         required time                         15.177    
                         arrival time                         -10.050    
  -------------------------------------------------------------------
                         slack                                  5.127    

Slack (MET) :             5.300ns  (required time - arrival time)
  Source:                 U_TEMP/U_TSCTL/Inst_TWICtl/dataByte_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TEMP/U_TSCTL/state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.570ns  (logic 1.340ns (29.320%)  route 3.230ns (70.680%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 14.925 - 10.000 ) 
    Source Clock Delay      (SCD):    5.307ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.705     5.307    U_TEMP/U_TSCTL/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X4Y138         FDRE                                         r  U_TEMP/U_TSCTL/Inst_TWICtl/dataByte_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y138         FDRE (Prop_fdre_C_Q)         0.456     5.763 f  U_TEMP/U_TSCTL/Inst_TWICtl/dataByte_reg[4]/Q
                         net (fo=5, routed)           0.980     6.743    U_TEMP/U_TSCTL/Inst_TWICtl/Q[4]
    SLICE_X4Y135         LUT4 (Prop_lut4_I0_O)        0.124     6.867 f  U_TEMP/U_TSCTL/Inst_TWICtl/initA[1]_i_5/O
                         net (fo=1, routed)           0.667     7.534    U_TEMP/U_TSCTL/Inst_TWICtl/initA[1]_i_5_n_0
    SLICE_X4Y135         LUT6 (Prop_lut6_I2_O)        0.124     7.658 r  U_TEMP/U_TSCTL/Inst_TWICtl/initA[1]_i_3/O
                         net (fo=2, routed)           0.811     8.469    U_TEMP/U_TSCTL/Inst_TWICtl/initA[1]_i_3_n_0
    SLICE_X6Y135         LUT3 (Prop_lut3_I0_O)        0.157     8.626 r  U_TEMP/U_TSCTL/Inst_TWICtl/state[2]_i_5/O
                         net (fo=2, routed)           0.418     9.044    U_TEMP/U_TSCTL/Inst_TWICtl/state[2]_i_5_n_0
    SLICE_X8Y135         LUT5 (Prop_lut5_I4_O)        0.355     9.399 f  U_TEMP/U_TSCTL/Inst_TWICtl/state[2]_i_3/O
                         net (fo=2, routed)           0.355     9.754    U_TEMP/U_TSCTL/Inst_TWICtl_n_12
    SLICE_X9Y135         LUT6 (Prop_lut6_I3_O)        0.124     9.878 r  U_TEMP/U_TSCTL/state[2]_i_1/O
                         net (fo=1, routed)           0.000     9.878    U_TEMP/U_TSCTL/state[2]_i_1_n_0
    SLICE_X9Y135         FDRE                                         r  U_TEMP/U_TSCTL/state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.503    14.925    U_TEMP/U_TSCTL/clk_IBUF_BUFG
    SLICE_X9Y135         FDRE                                         r  U_TEMP/U_TSCTL/state_reg[2]/C
                         clock pessimism              0.259    15.184    
                         clock uncertainty           -0.035    15.149    
    SLICE_X9Y135         FDRE (Setup_fdre_C_D)        0.029    15.178    U_TEMP/U_TSCTL/state_reg[2]
  -------------------------------------------------------------------
                         required time                         15.178    
                         arrival time                          -9.878    
  -------------------------------------------------------------------
                         slack                                  5.300    

Slack (MET) :             5.305ns  (required time - arrival time)
  Source:                 U_TEMP/U_TSCTL/Inst_TWICtl/dataByte_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TEMP/U_TSCTL/state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.567ns  (logic 1.340ns (29.339%)  route 3.227ns (70.661%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 14.925 - 10.000 ) 
    Source Clock Delay      (SCD):    5.307ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.705     5.307    U_TEMP/U_TSCTL/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X4Y138         FDRE                                         r  U_TEMP/U_TSCTL/Inst_TWICtl/dataByte_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y138         FDRE (Prop_fdre_C_Q)         0.456     5.763 r  U_TEMP/U_TSCTL/Inst_TWICtl/dataByte_reg[4]/Q
                         net (fo=5, routed)           0.980     6.743    U_TEMP/U_TSCTL/Inst_TWICtl/Q[4]
    SLICE_X4Y135         LUT4 (Prop_lut4_I0_O)        0.124     6.867 r  U_TEMP/U_TSCTL/Inst_TWICtl/initA[1]_i_5/O
                         net (fo=1, routed)           0.667     7.534    U_TEMP/U_TSCTL/Inst_TWICtl/initA[1]_i_5_n_0
    SLICE_X4Y135         LUT6 (Prop_lut6_I2_O)        0.124     7.658 f  U_TEMP/U_TSCTL/Inst_TWICtl/initA[1]_i_3/O
                         net (fo=2, routed)           0.811     8.469    U_TEMP/U_TSCTL/Inst_TWICtl/initA[1]_i_3_n_0
    SLICE_X6Y135         LUT3 (Prop_lut3_I0_O)        0.157     8.626 f  U_TEMP/U_TSCTL/Inst_TWICtl/state[2]_i_5/O
                         net (fo=2, routed)           0.418     9.044    U_TEMP/U_TSCTL/Inst_TWICtl/state[2]_i_5_n_0
    SLICE_X8Y135         LUT5 (Prop_lut5_I4_O)        0.355     9.399 r  U_TEMP/U_TSCTL/Inst_TWICtl/state[2]_i_3/O
                         net (fo=2, routed)           0.352     9.751    U_TEMP/U_TSCTL/Inst_TWICtl_n_12
    SLICE_X9Y135         LUT6 (Prop_lut6_I0_O)        0.124     9.875 r  U_TEMP/U_TSCTL/state[0]_i_1/O
                         net (fo=1, routed)           0.000     9.875    U_TEMP/U_TSCTL/state[0]_i_1_n_0
    SLICE_X9Y135         FDRE                                         r  U_TEMP/U_TSCTL/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.503    14.925    U_TEMP/U_TSCTL/clk_IBUF_BUFG
    SLICE_X9Y135         FDRE                                         r  U_TEMP/U_TSCTL/state_reg[0]/C
                         clock pessimism              0.259    15.184    
                         clock uncertainty           -0.035    15.149    
    SLICE_X9Y135         FDRE (Setup_fdre_C_D)        0.031    15.180    U_TEMP/U_TSCTL/state_reg[0]
  -------------------------------------------------------------------
                         required time                         15.180    
                         arrival time                          -9.875    
  -------------------------------------------------------------------
                         slack                                  5.305    

Slack (MET) :             5.321ns  (required time - arrival time)
  Source:                 U_TEMP/U_TSCTL/Inst_TWICtl/sclCnt_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TEMP/U_TSCTL/Inst_TWICtl/sclCnt_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.120ns  (logic 0.890ns (21.602%)  route 3.230ns (78.398%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 14.927 - 10.000 ) 
    Source Clock Delay      (SCD):    5.229ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.627     5.229    U_TEMP/U_TSCTL/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X8Y138         FDSE                                         r  U_TEMP/U_TSCTL/Inst_TWICtl/sclCnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y138         FDSE (Prop_fdse_C_Q)         0.518     5.747 f  U_TEMP/U_TSCTL/Inst_TWICtl/sclCnt_reg[3]/Q
                         net (fo=4, routed)           0.817     6.565    U_TEMP/U_TSCTL/Inst_TWICtl/sclCnt_reg[3]
    SLICE_X8Y138         LUT6 (Prop_lut6_I1_O)        0.124     6.689 f  U_TEMP/U_TSCTL/Inst_TWICtl/sclCnt[7]_i_4/O
                         net (fo=3, routed)           0.841     7.530    U_TEMP/U_TSCTL/Inst_TWICtl/sclCnt[7]_i_4_n_0
    SLICE_X1Y137         LUT3 (Prop_lut3_I0_O)        0.124     7.654 r  U_TEMP/U_TSCTL/Inst_TWICtl/FSM_gray_state[3]_i_7/O
                         net (fo=11, routed)          0.854     8.507    U_TEMP/U_TSCTL/Inst_TWICtl/FSM_gray_state[3]_i_7_n_0
    SLICE_X4Y137         LUT5 (Prop_lut5_I0_O)        0.124     8.631 r  U_TEMP/U_TSCTL/Inst_TWICtl/sclCnt[7]_i_1/O
                         net (fo=8, routed)           0.718     9.349    U_TEMP/U_TSCTL/Inst_TWICtl/sclCnt[7]_i_1_n_0
    SLICE_X8Y138         FDSE                                         r  U_TEMP/U_TSCTL/Inst_TWICtl/sclCnt_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.505    14.927    U_TEMP/U_TSCTL/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X8Y138         FDSE                                         r  U_TEMP/U_TSCTL/Inst_TWICtl/sclCnt_reg[3]/C
                         clock pessimism              0.302    15.229    
                         clock uncertainty           -0.035    15.194    
    SLICE_X8Y138         FDSE (Setup_fdse_C_S)       -0.524    14.670    U_TEMP/U_TSCTL/Inst_TWICtl/sclCnt_reg[3]
  -------------------------------------------------------------------
                         required time                         14.670    
                         arrival time                          -9.349    
  -------------------------------------------------------------------
                         slack                                  5.321    

Slack (MET) :             5.321ns  (required time - arrival time)
  Source:                 U_TEMP/U_TSCTL/Inst_TWICtl/sclCnt_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TEMP/U_TSCTL/Inst_TWICtl/sclCnt_reg[4]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.120ns  (logic 0.890ns (21.602%)  route 3.230ns (78.398%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 14.927 - 10.000 ) 
    Source Clock Delay      (SCD):    5.229ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.627     5.229    U_TEMP/U_TSCTL/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X8Y138         FDSE                                         r  U_TEMP/U_TSCTL/Inst_TWICtl/sclCnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y138         FDSE (Prop_fdse_C_Q)         0.518     5.747 f  U_TEMP/U_TSCTL/Inst_TWICtl/sclCnt_reg[3]/Q
                         net (fo=4, routed)           0.817     6.565    U_TEMP/U_TSCTL/Inst_TWICtl/sclCnt_reg[3]
    SLICE_X8Y138         LUT6 (Prop_lut6_I1_O)        0.124     6.689 f  U_TEMP/U_TSCTL/Inst_TWICtl/sclCnt[7]_i_4/O
                         net (fo=3, routed)           0.841     7.530    U_TEMP/U_TSCTL/Inst_TWICtl/sclCnt[7]_i_4_n_0
    SLICE_X1Y137         LUT3 (Prop_lut3_I0_O)        0.124     7.654 r  U_TEMP/U_TSCTL/Inst_TWICtl/FSM_gray_state[3]_i_7/O
                         net (fo=11, routed)          0.854     8.507    U_TEMP/U_TSCTL/Inst_TWICtl/FSM_gray_state[3]_i_7_n_0
    SLICE_X4Y137         LUT5 (Prop_lut5_I0_O)        0.124     8.631 r  U_TEMP/U_TSCTL/Inst_TWICtl/sclCnt[7]_i_1/O
                         net (fo=8, routed)           0.718     9.349    U_TEMP/U_TSCTL/Inst_TWICtl/sclCnt[7]_i_1_n_0
    SLICE_X8Y138         FDSE                                         r  U_TEMP/U_TSCTL/Inst_TWICtl/sclCnt_reg[4]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.505    14.927    U_TEMP/U_TSCTL/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X8Y138         FDSE                                         r  U_TEMP/U_TSCTL/Inst_TWICtl/sclCnt_reg[4]/C
                         clock pessimism              0.302    15.229    
                         clock uncertainty           -0.035    15.194    
    SLICE_X8Y138         FDSE (Setup_fdse_C_S)       -0.524    14.670    U_TEMP/U_TSCTL/Inst_TWICtl/sclCnt_reg[4]
  -------------------------------------------------------------------
                         required time                         14.670    
                         arrival time                          -9.349    
  -------------------------------------------------------------------
                         slack                                  5.321    

Slack (MET) :             5.321ns  (required time - arrival time)
  Source:                 U_TEMP/U_TSCTL/Inst_TWICtl/sclCnt_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TEMP/U_TSCTL/Inst_TWICtl/sclCnt_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.120ns  (logic 0.890ns (21.602%)  route 3.230ns (78.398%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 14.927 - 10.000 ) 
    Source Clock Delay      (SCD):    5.229ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.627     5.229    U_TEMP/U_TSCTL/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X8Y138         FDSE                                         r  U_TEMP/U_TSCTL/Inst_TWICtl/sclCnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y138         FDSE (Prop_fdse_C_Q)         0.518     5.747 f  U_TEMP/U_TSCTL/Inst_TWICtl/sclCnt_reg[3]/Q
                         net (fo=4, routed)           0.817     6.565    U_TEMP/U_TSCTL/Inst_TWICtl/sclCnt_reg[3]
    SLICE_X8Y138         LUT6 (Prop_lut6_I1_O)        0.124     6.689 f  U_TEMP/U_TSCTL/Inst_TWICtl/sclCnt[7]_i_4/O
                         net (fo=3, routed)           0.841     7.530    U_TEMP/U_TSCTL/Inst_TWICtl/sclCnt[7]_i_4_n_0
    SLICE_X1Y137         LUT3 (Prop_lut3_I0_O)        0.124     7.654 r  U_TEMP/U_TSCTL/Inst_TWICtl/FSM_gray_state[3]_i_7/O
                         net (fo=11, routed)          0.854     8.507    U_TEMP/U_TSCTL/Inst_TWICtl/FSM_gray_state[3]_i_7_n_0
    SLICE_X4Y137         LUT5 (Prop_lut5_I0_O)        0.124     8.631 r  U_TEMP/U_TSCTL/Inst_TWICtl/sclCnt[7]_i_1/O
                         net (fo=8, routed)           0.718     9.349    U_TEMP/U_TSCTL/Inst_TWICtl/sclCnt[7]_i_1_n_0
    SLICE_X8Y138         FDSE                                         r  U_TEMP/U_TSCTL/Inst_TWICtl/sclCnt_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.505    14.927    U_TEMP/U_TSCTL/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X8Y138         FDSE                                         r  U_TEMP/U_TSCTL/Inst_TWICtl/sclCnt_reg[5]/C
                         clock pessimism              0.302    15.229    
                         clock uncertainty           -0.035    15.194    
    SLICE_X8Y138         FDSE (Setup_fdse_C_S)       -0.524    14.670    U_TEMP/U_TSCTL/Inst_TWICtl/sclCnt_reg[5]
  -------------------------------------------------------------------
                         required time                         14.670    
                         arrival time                          -9.349    
  -------------------------------------------------------------------
                         slack                                  5.321    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 U_TEMP/U_TSCTL/Inst_TWICtl/sclCnt_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TEMP/U_TSCTL/Inst_TWICtl/sclCnt_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.189ns (61.083%)  route 0.120ns (38.917%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.567     1.486    U_TEMP/U_TSCTL/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X9Y138         FDSE                                         r  U_TEMP/U_TSCTL/Inst_TWICtl/sclCnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y138         FDSE (Prop_fdse_C_Q)         0.141     1.627 r  U_TEMP/U_TSCTL/Inst_TWICtl/sclCnt_reg[1]/Q
                         net (fo=6, routed)           0.120     1.748    U_TEMP/U_TSCTL/Inst_TWICtl/sclCnt_reg[1]
    SLICE_X8Y138         LUT5 (Prop_lut5_I1_O)        0.048     1.796 r  U_TEMP/U_TSCTL/Inst_TWICtl/sclCnt[4]_i_1/O
                         net (fo=1, routed)           0.000     1.796    U_TEMP/U_TSCTL/Inst_TWICtl/sclCnt0[4]
    SLICE_X8Y138         FDSE                                         r  U_TEMP/U_TSCTL/Inst_TWICtl/sclCnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.838     2.003    U_TEMP/U_TSCTL/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X8Y138         FDSE                                         r  U_TEMP/U_TSCTL/Inst_TWICtl/sclCnt_reg[4]/C
                         clock pessimism             -0.503     1.499    
    SLICE_X8Y138         FDSE (Hold_fdse_C_D)         0.131     1.630    U_TEMP/U_TSCTL/Inst_TWICtl/sclCnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 U_TEMP/U_TSCTL/Inst_TWICtl/sclCnt_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TEMP/U_TSCTL/Inst_TWICtl/sclCnt_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.702%)  route 0.120ns (39.298%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.567     1.486    U_TEMP/U_TSCTL/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X9Y138         FDSE                                         r  U_TEMP/U_TSCTL/Inst_TWICtl/sclCnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y138         FDSE (Prop_fdse_C_Q)         0.141     1.627 r  U_TEMP/U_TSCTL/Inst_TWICtl/sclCnt_reg[1]/Q
                         net (fo=6, routed)           0.120     1.748    U_TEMP/U_TSCTL/Inst_TWICtl/sclCnt_reg[1]
    SLICE_X8Y138         LUT4 (Prop_lut4_I2_O)        0.045     1.793 r  U_TEMP/U_TSCTL/Inst_TWICtl/sclCnt[3]_i_1/O
                         net (fo=1, routed)           0.000     1.793    U_TEMP/U_TSCTL/Inst_TWICtl/sclCnt0[3]
    SLICE_X8Y138         FDSE                                         r  U_TEMP/U_TSCTL/Inst_TWICtl/sclCnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.838     2.003    U_TEMP/U_TSCTL/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X8Y138         FDSE                                         r  U_TEMP/U_TSCTL/Inst_TWICtl/sclCnt_reg[3]/C
                         clock pessimism             -0.503     1.499    
    SLICE_X8Y138         FDSE (Hold_fdse_C_D)         0.120     1.619    U_TEMP/U_TSCTL/Inst_TWICtl/sclCnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 U_TEMP/U_TSCTL/Inst_TWICtl/sclCnt_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TEMP/U_TSCTL/Inst_TWICtl/sclCnt_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.186ns (59.920%)  route 0.124ns (40.080%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.567     1.486    U_TEMP/U_TSCTL/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X9Y138         FDSE                                         r  U_TEMP/U_TSCTL/Inst_TWICtl/sclCnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y138         FDSE (Prop_fdse_C_Q)         0.141     1.627 r  U_TEMP/U_TSCTL/Inst_TWICtl/sclCnt_reg[1]/Q
                         net (fo=6, routed)           0.124     1.752    U_TEMP/U_TSCTL/Inst_TWICtl/sclCnt_reg[1]
    SLICE_X8Y138         LUT6 (Prop_lut6_I3_O)        0.045     1.797 r  U_TEMP/U_TSCTL/Inst_TWICtl/sclCnt[5]_i_1/O
                         net (fo=1, routed)           0.000     1.797    U_TEMP/U_TSCTL/Inst_TWICtl/sclCnt0[5]
    SLICE_X8Y138         FDSE                                         r  U_TEMP/U_TSCTL/Inst_TWICtl/sclCnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.838     2.003    U_TEMP/U_TSCTL/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X8Y138         FDSE                                         r  U_TEMP/U_TSCTL/Inst_TWICtl/sclCnt_reg[5]/C
                         clock pessimism             -0.503     1.499    
    SLICE_X8Y138         FDSE (Hold_fdse_C_D)         0.121     1.620    U_TEMP/U_TSCTL/Inst_TWICtl/sclCnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 U_TEMP/U_TSCTL/Inst_TWICtl/dataByte_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TEMP/U_TSCTL/TemperatureReg.temp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.665%)  route 0.132ns (48.335%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.594     1.513    U_TEMP/U_TSCTL/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X1Y136         FDRE                                         r  U_TEMP/U_TSCTL/Inst_TWICtl/dataByte_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y136         FDRE (Prop_fdre_C_Q)         0.141     1.654 r  U_TEMP/U_TSCTL/Inst_TWICtl/dataByte_reg[5]/Q
                         net (fo=5, routed)           0.132     1.786    U_TEMP/U_TSCTL/dataByte[5]
    SLICE_X2Y135         FDRE                                         r  U_TEMP/U_TSCTL/TemperatureReg.temp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.866     2.031    U_TEMP/U_TSCTL/clk_IBUF_BUFG
    SLICE_X2Y135         FDRE                                         r  U_TEMP/U_TSCTL/TemperatureReg.temp_reg[5]/C
                         clock pessimism             -0.502     1.528    
    SLICE_X2Y135         FDRE (Hold_fdre_C_D)         0.063     1.591    U_TEMP/U_TSCTL/TemperatureReg.temp_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.786    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 U_TEMP/U_TSCTL/TemperatureReg.temp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TEMP/U_TSCTL/tempReg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.188ns (48.282%)  route 0.201ns (51.718%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.592     1.511    U_TEMP/U_TSCTL/clk_IBUF_BUFG
    SLICE_X4Y133         FDRE                                         r  U_TEMP/U_TSCTL/TemperatureReg.temp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y133         FDRE (Prop_fdre_C_Q)         0.141     1.652 r  U_TEMP/U_TSCTL/TemperatureReg.temp_reg[1]/Q
                         net (fo=1, routed)           0.201     1.854    U_TEMP/U_TSCTL/Inst_TWICtl/temp[1]
    SLICE_X2Y133         LUT3 (Prop_lut3_I2_O)        0.047     1.901 r  U_TEMP/U_TSCTL/Inst_TWICtl/tempReg[9]_i_1/O
                         net (fo=1, routed)           0.000     1.901    U_TEMP/U_TSCTL/temp_0[1]
    SLICE_X2Y133         FDRE                                         r  U_TEMP/U_TSCTL/tempReg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.864     2.029    U_TEMP/U_TSCTL/clk_IBUF_BUFG
    SLICE_X2Y133         FDRE                                         r  U_TEMP/U_TSCTL/tempReg_reg[9]/C
                         clock pessimism             -0.479     1.549    
    SLICE_X2Y133         FDRE (Hold_fdre_C_D)         0.131     1.680    U_TEMP/U_TSCTL/tempReg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.680    
                         arrival time                           1.901    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 U_TEMP/U_TSCTL/Inst_TWICtl/dataByte_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TEMP/U_TSCTL/TemperatureReg.temp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.141ns (41.091%)  route 0.202ns (58.909%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.593     1.512    U_TEMP/U_TSCTL/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X4Y135         FDRE                                         r  U_TEMP/U_TSCTL/Inst_TWICtl/dataByte_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y135         FDRE (Prop_fdre_C_Q)         0.141     1.653 r  U_TEMP/U_TSCTL/Inst_TWICtl/dataByte_reg[3]/Q
                         net (fo=5, routed)           0.202     1.856    U_TEMP/U_TSCTL/dataByte[3]
    SLICE_X2Y135         FDRE                                         r  U_TEMP/U_TSCTL/TemperatureReg.temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.866     2.031    U_TEMP/U_TSCTL/clk_IBUF_BUFG
    SLICE_X2Y135         FDRE                                         r  U_TEMP/U_TSCTL/TemperatureReg.temp_reg[3]/C
                         clock pessimism             -0.479     1.551    
    SLICE_X2Y135         FDRE (Hold_fdre_C_D)         0.076     1.627    U_TEMP/U_TSCTL/TemperatureReg.temp_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 U_TEMP/U_TSCTL/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TEMP/U_TSCTL/initA_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.186ns (48.732%)  route 0.196ns (51.268%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.565     1.484    U_TEMP/U_TSCTL/clk_IBUF_BUFG
    SLICE_X9Y135         FDRE                                         r  U_TEMP/U_TSCTL/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y135         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  U_TEMP/U_TSCTL/state_reg[2]/Q
                         net (fo=23, routed)          0.196     1.821    U_TEMP/U_TSCTL/Inst_TWICtl/state[2]
    SLICE_X8Y135         LUT6 (Prop_lut6_I5_O)        0.045     1.866 r  U_TEMP/U_TSCTL/Inst_TWICtl/initA[1]_i_1/O
                         net (fo=1, routed)           0.000     1.866    U_TEMP/U_TSCTL/Inst_TWICtl_n_24
    SLICE_X8Y135         FDRE                                         r  U_TEMP/U_TSCTL/initA_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.835     2.000    U_TEMP/U_TSCTL/clk_IBUF_BUFG
    SLICE_X8Y135         FDRE                                         r  U_TEMP/U_TSCTL/initA_reg[1]/C
                         clock pessimism             -0.502     1.497    
    SLICE_X8Y135         FDRE (Hold_fdre_C_D)         0.121     1.618    U_TEMP/U_TSCTL/initA_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 U_TEMP/U_TSCTL/Inst_TWICtl/dataByte_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TEMP/U_TSCTL/TemperatureReg.temp_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.164ns (51.926%)  route 0.152ns (48.074%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.594     1.513    U_TEMP/U_TSCTL/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X2Y136         FDRE                                         r  U_TEMP/U_TSCTL/Inst_TWICtl/dataByte_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y136         FDRE (Prop_fdre_C_Q)         0.164     1.677 r  U_TEMP/U_TSCTL/Inst_TWICtl/dataByte_reg[7]/Q
                         net (fo=5, routed)           0.152     1.829    U_TEMP/U_TSCTL/dataByte[7]
    SLICE_X2Y135         FDRE                                         r  U_TEMP/U_TSCTL/TemperatureReg.temp_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.866     2.031    U_TEMP/U_TSCTL/clk_IBUF_BUFG
    SLICE_X2Y135         FDRE                                         r  U_TEMP/U_TSCTL/TemperatureReg.temp_reg[7]/C
                         clock pessimism             -0.502     1.528    
    SLICE_X2Y135         FDRE (Hold_fdre_C_D)         0.053     1.581    U_TEMP/U_TSCTL/TemperatureReg.temp_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 U_TEMP/U_TSCTL/Inst_TWICtl/sync_scl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TEMP/U_TSCTL/Inst_TWICtl/sync_scl_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.783%)  route 0.174ns (55.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.596     1.515    U_TEMP/U_TSCTL/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X0Y139         FDRE                                         r  U_TEMP/U_TSCTL/Inst_TWICtl/sync_scl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y139         FDRE (Prop_fdre_C_Q)         0.141     1.656 r  U_TEMP/U_TSCTL/Inst_TWICtl/sync_scl_reg[0]/Q
                         net (fo=1, routed)           0.174     1.830    U_TEMP/U_TSCTL/Inst_TWICtl/sync_scl_reg_n_0_[0]
    SLICE_X0Y139         FDRE                                         r  U_TEMP/U_TSCTL/Inst_TWICtl/sync_scl_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.869     2.034    U_TEMP/U_TSCTL/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X0Y139         FDRE                                         r  U_TEMP/U_TSCTL/Inst_TWICtl/sync_scl_reg[1]/C
                         clock pessimism             -0.518     1.515    
    SLICE_X0Y139         FDRE (Hold_fdre_C_D)         0.066     1.581    U_TEMP/U_TSCTL/Inst_TWICtl/sync_scl_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 U_TEMP/U_TSCTL/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TEMP/U_TSCTL/initA_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.186ns (48.478%)  route 0.198ns (51.522%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.565     1.484    U_TEMP/U_TSCTL/clk_IBUF_BUFG
    SLICE_X9Y135         FDRE                                         r  U_TEMP/U_TSCTL/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y135         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  U_TEMP/U_TSCTL/state_reg[2]/Q
                         net (fo=23, routed)          0.198     1.823    U_TEMP/U_TSCTL/Inst_TWICtl/state[2]
    SLICE_X8Y135         LUT6 (Prop_lut6_I5_O)        0.045     1.868 r  U_TEMP/U_TSCTL/Inst_TWICtl/initA[0]_i_1/O
                         net (fo=1, routed)           0.000     1.868    U_TEMP/U_TSCTL/Inst_TWICtl_n_25
    SLICE_X8Y135         FDRE                                         r  U_TEMP/U_TSCTL/initA_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.835     2.000    U_TEMP/U_TSCTL/clk_IBUF_BUFG
    SLICE_X8Y135         FDRE                                         r  U_TEMP/U_TSCTL/initA_reg[0]/C
                         clock pessimism             -0.502     1.497    
    SLICE_X8Y135         FDRE (Hold_fdre_C_D)         0.120     1.617    U_TEMP/U_TSCTL/initA_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.251    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y135    U_TEMP/U_TSCTL/Inst_TWICtl/UnblockTimeout.timeOutCnt_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y135    U_TEMP/U_TSCTL/Inst_TWICtl/UnblockTimeout.timeOutCnt_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y136    U_TEMP/U_TSCTL/Inst_TWICtl/UnblockTimeout.timeOutCnt_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y136    U_TEMP/U_TSCTL/Inst_TWICtl/UnblockTimeout.timeOutCnt_reg[13]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X3Y136    U_TEMP/U_TSCTL/Inst_TWICtl/UnblockTimeout.timeOutCnt_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y136    U_TEMP/U_TSCTL/Inst_TWICtl/UnblockTimeout.timeOutCnt_reg[15]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X3Y137    U_TEMP/U_TSCTL/Inst_TWICtl/UnblockTimeout.timeOutCnt_reg[16]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X3Y137    U_TEMP/U_TSCTL/Inst_TWICtl/UnblockTimeout.timeOutCnt_reg[17]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X3Y137    U_TEMP/U_TSCTL/Inst_TWICtl/UnblockTimeout.timeOutCnt_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y135    U_TEMP/U_TSCTL/Inst_TWICtl/UnblockTimeout.timeOutCnt_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y135    U_TEMP/U_TSCTL/Inst_TWICtl/UnblockTimeout.timeOutCnt_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y136    U_TEMP/U_TSCTL/Inst_TWICtl/UnblockTimeout.timeOutCnt_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y136    U_TEMP/U_TSCTL/Inst_TWICtl/UnblockTimeout.timeOutCnt_reg[13]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X3Y136    U_TEMP/U_TSCTL/Inst_TWICtl/UnblockTimeout.timeOutCnt_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y136    U_TEMP/U_TSCTL/Inst_TWICtl/UnblockTimeout.timeOutCnt_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y135    U_TEMP/U_TSCTL/Inst_TWICtl/UnblockTimeout.timeOutCnt_reg[8]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X3Y135    U_TEMP/U_TSCTL/Inst_TWICtl/UnblockTimeout.timeOutCnt_reg[9]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y135    U_TEMP/U_TSCTL/Inst_TWICtl/addrNData_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y135    U_TEMP/U_TSCTL/Inst_TWICtl/currAddr_reg[0]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X3Y137    U_TEMP/U_TSCTL/Inst_TWICtl/UnblockTimeout.timeOutCnt_reg[16]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X3Y137    U_TEMP/U_TSCTL/Inst_TWICtl/UnblockTimeout.timeOutCnt_reg[17]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X3Y137    U_TEMP/U_TSCTL/Inst_TWICtl/UnblockTimeout.timeOutCnt_reg[18]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X3Y137    U_TEMP/U_TSCTL/Inst_TWICtl/UnblockTimeout.timeOutCnt_reg[19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y137    U_TEMP/U_TSCTL/Inst_TWICtl/bitCount_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y137    U_TEMP/U_TSCTL/Inst_TWICtl/bitCount_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y137    U_TEMP/U_TSCTL/Inst_TWICtl/bitCount_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y137    U_TEMP/U_TSCTL/Inst_TWICtl/sclCnt_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y137    U_TEMP/U_TSCTL/Inst_TWICtl/sclCnt_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y126   U_TEMP/U_TSCTL/waitCnt_reg[0]/C



