//
//Written by GowinSynthesis
//Tool Version "V1.9.11.02 (64-bit)"
//Sun Sep 21 20:33:33 2025

//Source file index table:
//file0 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/debugger/ip_debugger.v"
//file1 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/dvi_tx/dvi_tx.v"
//file2 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/gowin_clkdiv/gowin_clkdiv.v"
//file3 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/gowin_rpll/gowin_rpll.v"
//file4 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/gowin_rpll2/gowin_rpll2.v"
//file5 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/msx_slot/msx_slot.v"
//file6 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/ram/ip_ram.v"
//file7 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/sdram/ip_sdram_tangnano20k_c.v"
//file8 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/tangnano20k_vdp_cartridge.v"
//file9 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp.v"
//file10 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_color_palette.v"
//file11 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_color_palette_ram.v"
//file12 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_command.v"
//file13 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_command_cache.v"
//file14 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_cpu_interface.v"
//file15 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_sprite_info_collect.v"
//file16 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_sprite_makeup_pixel.v"
//file17 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_sprite_select_visible_planes.v"
//file18 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_timing_control.v"
//file19 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_timing_control_screen_mode.v"
//file20 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_timing_control_sprite.v"
//file21 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_timing_control_ssg.v"
//file22 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_upscan.v"
//file23 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_upscan_line_buffer.v"
//file24 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_video_double_buffer.v"
//file25 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_video_out.v"
//file26 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_video_out_bilinear.v"
//file27 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_video_ram_line_buffer.v"
//file28 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_vram_interface.v"
//file29 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/ws2812_led/ip_ws2812_led.v"
`timescale 100 ps/100 ps
module Gowin_rPLL (
  clk14m_d,
  clk215m
)
;
input clk14m_d;
output clk215m;
wire clkoutp_o;
wire clkoutd_o;
wire clkoutd3_o;
wire pll_lock215;
wire VCC;
wire GND;
  rPLL rpll_inst (
    .CLKOUT(clk215m),
    .CLKOUTP(clkoutp_o),
    .CLKOUTD(clkoutd_o),
    .CLKOUTD3(clkoutd3_o),
    .LOCK(pll_lock215),
    .CLKIN(clk14m_d),
    .CLKFB(GND),
    .FBDSEL({GND,GND,GND,GND,GND,GND}),
    .IDSEL({GND,GND,GND,GND,GND,GND}),
    .ODSEL({GND,GND,GND,GND,GND,GND}),
    .DUTYDA({GND,GND,GND,GND}),
    .PSDA({GND,GND,GND,GND}),
    .FDLY({GND,GND,GND,GND}),
    .RESET(GND),
    .RESET_P(GND) 
);
defparam rpll_inst.CLKFB_SEL="internal";
defparam rpll_inst.CLKOUTD3_SRC="CLKOUT";
defparam rpll_inst.CLKOUTD_BYPASS="false";
defparam rpll_inst.CLKOUTD_SRC="CLKOUT";
defparam rpll_inst.CLKOUTP_BYPASS="false";
defparam rpll_inst.CLKOUTP_DLY_STEP=0;
defparam rpll_inst.CLKOUTP_FT_DIR=1'b1;
defparam rpll_inst.CLKOUT_BYPASS="false";
defparam rpll_inst.CLKOUT_DLY_STEP=0;
defparam rpll_inst.CLKOUT_FT_DIR=1'b1;
defparam rpll_inst.DEVICE="GW2AR-18C";
defparam rpll_inst.DUTYDA_SEL="1000";
defparam rpll_inst.DYN_DA_EN="true";
defparam rpll_inst.DYN_FBDIV_SEL="false";
defparam rpll_inst.DYN_IDIV_SEL="false";
defparam rpll_inst.DYN_ODIV_SEL="false";
defparam rpll_inst.DYN_SDIV_SEL=2;
defparam rpll_inst.FBDIV_SEL=14;
defparam rpll_inst.FCLKIN="14.318";
defparam rpll_inst.IDIV_SEL=0;
defparam rpll_inst.ODIV_SEL=4;
defparam rpll_inst.PSDA_SEL="0000";
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* Gowin_rPLL */
module Gowin_rPLL2 (
  clk14m_d,
  clk85m,
  O_sdram_clk_d,
  pll_lock85
)
;
input clk14m_d;
output clk85m;
output O_sdram_clk_d;
output pll_lock85;
wire clkoutd_o;
wire clkoutd3_o;
wire VCC;
wire GND;
  rPLL rpll_inst (
    .CLKOUT(clk85m),
    .CLKOUTP(O_sdram_clk_d),
    .CLKOUTD(clkoutd_o),
    .CLKOUTD3(clkoutd3_o),
    .LOCK(pll_lock85),
    .CLKIN(clk14m_d),
    .CLKFB(GND),
    .FBDSEL({GND,GND,GND,GND,GND,GND}),
    .IDSEL({GND,GND,GND,GND,GND,GND}),
    .ODSEL({GND,GND,GND,GND,GND,GND}),
    .DUTYDA({GND,GND,GND,GND}),
    .PSDA({GND,GND,GND,GND}),
    .FDLY({VCC,VCC,VCC,VCC}),
    .RESET(GND),
    .RESET_P(GND) 
);
defparam rpll_inst.CLKFB_SEL="internal";
defparam rpll_inst.CLKOUTD3_SRC="CLKOUT";
defparam rpll_inst.CLKOUTD_BYPASS="false";
defparam rpll_inst.CLKOUTD_SRC="CLKOUT";
defparam rpll_inst.CLKOUTP_BYPASS="false";
defparam rpll_inst.CLKOUTP_DLY_STEP=0;
defparam rpll_inst.CLKOUTP_FT_DIR=1'b1;
defparam rpll_inst.CLKOUT_BYPASS="false";
defparam rpll_inst.CLKOUT_DLY_STEP=0;
defparam rpll_inst.CLKOUT_FT_DIR=1'b1;
defparam rpll_inst.DEVICE="GW2AR-18C";
defparam rpll_inst.DUTYDA_SEL="1000";
defparam rpll_inst.DYN_DA_EN="false";
defparam rpll_inst.DYN_FBDIV_SEL="false";
defparam rpll_inst.DYN_IDIV_SEL="false";
defparam rpll_inst.DYN_ODIV_SEL="false";
defparam rpll_inst.DYN_SDIV_SEL=2;
defparam rpll_inst.FBDIV_SEL=5;
defparam rpll_inst.FCLKIN="14.318";
defparam rpll_inst.IDIV_SEL=0;
defparam rpll_inst.ODIV_SEL=8;
defparam rpll_inst.PSDA_SEL="1000";
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* Gowin_rPLL2 */
module Gowin_CLKDIV (
  clk85m,
  pll_lock85,
  clk42m
)
;
input clk85m;
input pll_lock85;
output clk42m;
wire VCC;
wire GND;
  CLKDIV clkdiv_inst (
    .CLKOUT(clk42m),
    .CALIB(GND),
    .HCLKIN(clk85m),
    .RESETN(pll_lock85) 
);
defparam clkdiv_inst.DIV_MODE="2";
defparam clkdiv_inst.GSREN="false";
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* Gowin_CLKDIV */
module msx_slot (
  clk85m,
  n36_6,
  w_bus_vdp_rdata_en,
  slot_wait_d_4,
  slot_rd_n_d,
  slot_wr_n_d,
  slot_iorq_n_d,
  ff_reset_n2_1,
  ff_busy,
  ff_bus_ready,
  slot_a_d,
  slot_d_in,
  w_bus_vdp_rdata,
  w_bus_ioreq,
  w_bus_write,
  slot_data_dir_d,
  p_slot_data_0_7,
  w_bus_valid,
  w_bus_wdata,
  w_bus_address,
  ff_rdata
)
;
input clk85m;
input n36_6;
input w_bus_vdp_rdata_en;
input slot_wait_d_4;
input slot_rd_n_d;
input slot_wr_n_d;
input slot_iorq_n_d;
input ff_reset_n2_1;
input ff_busy;
input ff_bus_ready;
input [7:0] slot_a_d;
input [7:0] slot_d_in;
input [7:0] w_bus_vdp_rdata;
output w_bus_ioreq;
output w_bus_write;
output slot_data_dir_d;
output p_slot_data_0_7;
output w_bus_valid;
output [7:0] w_bus_wdata;
output [1:0] w_bus_address;
output [7:0] ff_rdata;
wire w_active;
wire n230_5;
wire n227_3;
wire ff_write_9;
wire ff_ioreq_7;
wire n73_5;
wire ff_write_10;
wire n89_7;
wire n89_8;
wire n73_7;
wire n89_10;
wire n20_11;
wire n23_7;
wire n92_10;
wire ff_active;
wire ff_initial_busy;
wire ff_slot_rd_n;
wire ff_slot_wr_n;
wire ff_slot_ioreq_n;
wire ff_pre_slot_rd_n;
wire ff_pre_slot_wr_n;
wire ff_pre_slot_ioreq_n;
wire ff_iorq_wr;
wire ff_iorq_rd;
wire ff_slot_address_7_7;
wire ff_slot_data_7_6;
wire [7:0] ff_slot_address;
wire VCC;
wire GND;
  LUT2 w_active_s0 (
    .F(w_active),
    .I0(ff_iorq_wr),
    .I1(ff_iorq_rd) 
);
defparam w_active_s0.INIT=4'hE;
  LUT2 n230_s2 (
    .F(n230_5),
    .I0(w_bus_ioreq),
    .I1(ff_reset_n2_1) 
);
defparam n230_s2.INIT=4'h7;
  LUT2 slot_data_dir_d_s (
    .F(slot_data_dir_d),
    .I0(ff_iorq_rd),
    .I1(w_bus_ioreq) 
);
defparam slot_data_dir_d_s.INIT=4'h8;
  LUT2 n227_s0 (
    .F(n227_3),
    .I0(ff_reset_n2_1),
    .I1(n73_7) 
);
defparam n227_s0.INIT=4'h8;
  LUT4 ff_write_s6 (
    .F(ff_write_9),
    .I0(ff_write_10),
    .I1(w_bus_write),
    .I2(ff_ioreq_7),
    .I3(ff_reset_n2_1) 
);
defparam ff_write_s6.INIT=16'h5CFF;
  LUT2 ff_ioreq_s4 (
    .F(ff_ioreq_7),
    .I0(w_bus_valid),
    .I1(ff_active) 
);
defparam ff_ioreq_s4.INIT=4'h1;
  LUT4 n73_s2 (
    .F(n73_5),
    .I0(ff_busy),
    .I1(ff_bus_ready),
    .I2(w_bus_ioreq),
    .I3(w_bus_valid) 
);
defparam n73_s2.INIT=16'h4F00;
  LUT2 ff_write_s7 (
    .F(ff_write_10),
    .I0(ff_iorq_wr),
    .I1(ff_iorq_rd) 
);
defparam ff_write_s7.INIT=4'h4;
  LUT3 n89_s2 (
    .F(n89_7),
    .I0(ff_slot_address[2]),
    .I1(ff_slot_address[3]),
    .I2(n89_8) 
);
defparam n89_s2.INIT=8'h40;
  LUT4 n89_s3 (
    .F(n89_8),
    .I0(ff_slot_address[4]),
    .I1(ff_slot_address[5]),
    .I2(ff_slot_address[6]),
    .I3(ff_slot_address[7]) 
);
defparam n89_s3.INIT=16'h0100;
  LUT4 n73_s3 (
    .F(n73_7),
    .I0(w_active),
    .I1(w_bus_valid),
    .I2(ff_active),
    .I3(n89_7) 
);
defparam n73_s3.INIT=16'h0200;
  LUT2 p_slot_data_0_s3 (
    .F(p_slot_data_0_7),
    .I0(ff_iorq_rd),
    .I1(w_bus_ioreq) 
);
defparam p_slot_data_0_s3.INIT=4'h7;
  LUT4 n89_s4 (
    .F(n89_10),
    .I0(n89_7),
    .I1(ff_active),
    .I2(ff_iorq_wr),
    .I3(ff_iorq_rd) 
);
defparam n89_s4.INIT=16'hEEE0;
  LUT4 n20_s3 (
    .F(n20_11),
    .I0(ff_slot_ioreq_n),
    .I1(ff_slot_wr_n),
    .I2(ff_iorq_wr),
    .I3(ff_initial_busy) 
);
defparam n20_s3.INIT=16'hF011;
  LUT4 n23_s3 (
    .F(n23_7),
    .I0(ff_slot_ioreq_n),
    .I1(ff_slot_rd_n),
    .I2(ff_iorq_rd),
    .I3(ff_initial_busy) 
);
defparam n23_s3.INIT=16'hF011;
  LUT3 n92_s4 (
    .F(n92_10),
    .I0(n73_7),
    .I1(n73_5),
    .I2(w_bus_valid) 
);
defparam n92_s4.INIT=8'h1E;
  DFFE ff_slot_address_7_s0 (
    .Q(ff_slot_address[7]),
    .D(slot_a_d[7]),
    .CLK(clk85m),
    .CE(ff_slot_address_7_7) 
);
  DFFE ff_slot_address_6_s0 (
    .Q(ff_slot_address[6]),
    .D(slot_a_d[6]),
    .CLK(clk85m),
    .CE(ff_slot_address_7_7) 
);
  DFFE ff_slot_address_5_s0 (
    .Q(ff_slot_address[5]),
    .D(slot_a_d[5]),
    .CLK(clk85m),
    .CE(ff_slot_address_7_7) 
);
  DFFE ff_slot_address_4_s0 (
    .Q(ff_slot_address[4]),
    .D(slot_a_d[4]),
    .CLK(clk85m),
    .CE(ff_slot_address_7_7) 
);
  DFFE ff_slot_address_3_s0 (
    .Q(ff_slot_address[3]),
    .D(slot_a_d[3]),
    .CLK(clk85m),
    .CE(ff_slot_address_7_7) 
);
  DFFE ff_slot_address_2_s0 (
    .Q(ff_slot_address[2]),
    .D(slot_a_d[2]),
    .CLK(clk85m),
    .CE(ff_slot_address_7_7) 
);
  DFFE ff_slot_address_1_s0 (
    .Q(ff_slot_address[1]),
    .D(slot_a_d[1]),
    .CLK(clk85m),
    .CE(ff_slot_address_7_7) 
);
  DFFE ff_slot_address_0_s0 (
    .Q(ff_slot_address[0]),
    .D(slot_a_d[0]),
    .CLK(clk85m),
    .CE(ff_slot_address_7_7) 
);
  DFFE ff_slot_data_7_s0 (
    .Q(w_bus_wdata[7]),
    .D(slot_d_in[7]),
    .CLK(clk85m),
    .CE(ff_slot_data_7_6) 
);
  DFFE ff_slot_data_6_s0 (
    .Q(w_bus_wdata[6]),
    .D(slot_d_in[6]),
    .CLK(clk85m),
    .CE(ff_slot_data_7_6) 
);
  DFFE ff_slot_data_5_s0 (
    .Q(w_bus_wdata[5]),
    .D(slot_d_in[5]),
    .CLK(clk85m),
    .CE(ff_slot_data_7_6) 
);
  DFFE ff_slot_data_4_s0 (
    .Q(w_bus_wdata[4]),
    .D(slot_d_in[4]),
    .CLK(clk85m),
    .CE(ff_slot_data_7_6) 
);
  DFFE ff_slot_data_3_s0 (
    .Q(w_bus_wdata[3]),
    .D(slot_d_in[3]),
    .CLK(clk85m),
    .CE(ff_slot_data_7_6) 
);
  DFFE ff_slot_data_2_s0 (
    .Q(w_bus_wdata[2]),
    .D(slot_d_in[2]),
    .CLK(clk85m),
    .CE(ff_slot_data_7_6) 
);
  DFFE ff_slot_data_1_s0 (
    .Q(w_bus_wdata[1]),
    .D(slot_d_in[1]),
    .CLK(clk85m),
    .CE(ff_slot_data_7_6) 
);
  DFFE ff_slot_data_0_s0 (
    .Q(w_bus_wdata[0]),
    .D(slot_d_in[0]),
    .CLK(clk85m),
    .CE(ff_slot_data_7_6) 
);
  DFFR ff_active_s0 (
    .Q(ff_active),
    .D(w_active),
    .CLK(clk85m),
    .RESET(n36_6) 
);
defparam ff_active_s0.INIT=1'b0;
  DFFRE ff_ioreq_s0 (
    .Q(w_bus_ioreq),
    .D(n89_10),
    .CLK(clk85m),
    .CE(ff_ioreq_7),
    .RESET(n36_6) 
);
defparam ff_ioreq_s0.INIT=1'b0;
  DFFE ff_bus_address_1_s0 (
    .Q(w_bus_address[1]),
    .D(ff_slot_address[1]),
    .CLK(clk85m),
    .CE(n227_3) 
);
  DFFE ff_bus_address_0_s0 (
    .Q(w_bus_address[0]),
    .D(ff_slot_address[0]),
    .CLK(clk85m),
    .CE(n227_3) 
);
  DFFRE ff_rdata_7_s0 (
    .Q(ff_rdata[7]),
    .D(w_bus_vdp_rdata[7]),
    .CLK(clk85m),
    .CE(w_bus_vdp_rdata_en),
    .RESET(n230_5) 
);
defparam ff_rdata_7_s0.INIT=1'b0;
  DFFRE ff_rdata_6_s0 (
    .Q(ff_rdata[6]),
    .D(w_bus_vdp_rdata[6]),
    .CLK(clk85m),
    .CE(w_bus_vdp_rdata_en),
    .RESET(n230_5) 
);
defparam ff_rdata_6_s0.INIT=1'b0;
  DFFRE ff_rdata_5_s0 (
    .Q(ff_rdata[5]),
    .D(w_bus_vdp_rdata[5]),
    .CLK(clk85m),
    .CE(w_bus_vdp_rdata_en),
    .RESET(n230_5) 
);
defparam ff_rdata_5_s0.INIT=1'b0;
  DFFRE ff_rdata_4_s0 (
    .Q(ff_rdata[4]),
    .D(w_bus_vdp_rdata[4]),
    .CLK(clk85m),
    .CE(w_bus_vdp_rdata_en),
    .RESET(n230_5) 
);
defparam ff_rdata_4_s0.INIT=1'b0;
  DFFRE ff_rdata_3_s0 (
    .Q(ff_rdata[3]),
    .D(w_bus_vdp_rdata[3]),
    .CLK(clk85m),
    .CE(w_bus_vdp_rdata_en),
    .RESET(n230_5) 
);
defparam ff_rdata_3_s0.INIT=1'b0;
  DFFRE ff_rdata_2_s0 (
    .Q(ff_rdata[2]),
    .D(w_bus_vdp_rdata[2]),
    .CLK(clk85m),
    .CE(w_bus_vdp_rdata_en),
    .RESET(n230_5) 
);
defparam ff_rdata_2_s0.INIT=1'b0;
  DFFRE ff_rdata_1_s0 (
    .Q(ff_rdata[1]),
    .D(w_bus_vdp_rdata[1]),
    .CLK(clk85m),
    .CE(w_bus_vdp_rdata_en),
    .RESET(n230_5) 
);
defparam ff_rdata_1_s0.INIT=1'b0;
  DFFRE ff_rdata_0_s0 (
    .Q(ff_rdata[0]),
    .D(w_bus_vdp_rdata[0]),
    .CLK(clk85m),
    .CE(w_bus_vdp_rdata_en),
    .RESET(n230_5) 
);
defparam ff_rdata_0_s0.INIT=1'b0;
  DFFS ff_initial_busy_s0 (
    .Q(ff_initial_busy),
    .D(slot_wait_d_4),
    .CLK(clk85m),
    .SET(n36_6) 
);
defparam ff_initial_busy_s0.INIT=1'b1;
  DFF ff_write_s2 (
    .Q(w_bus_write),
    .D(ff_write_9),
    .CLK(clk85m) 
);
defparam ff_write_s2.INIT=1'b0;
  DFFS ff_slot_rd_n_s1 (
    .Q(ff_slot_rd_n),
    .D(ff_pre_slot_rd_n),
    .CLK(clk85m),
    .SET(GND) 
);
defparam ff_slot_rd_n_s1.INIT=1'b1;
  DFFS ff_slot_wr_n_s1 (
    .Q(ff_slot_wr_n),
    .D(ff_pre_slot_wr_n),
    .CLK(clk85m),
    .SET(GND) 
);
defparam ff_slot_wr_n_s1.INIT=1'b1;
  DFFS ff_slot_ioreq_n_s1 (
    .Q(ff_slot_ioreq_n),
    .D(ff_pre_slot_ioreq_n),
    .CLK(clk85m),
    .SET(GND) 
);
defparam ff_slot_ioreq_n_s1.INIT=1'b1;
  DFFS ff_pre_slot_rd_n_s1 (
    .Q(ff_pre_slot_rd_n),
    .D(slot_rd_n_d),
    .CLK(clk85m),
    .SET(GND) 
);
defparam ff_pre_slot_rd_n_s1.INIT=1'b1;
  DFFS ff_pre_slot_wr_n_s1 (
    .Q(ff_pre_slot_wr_n),
    .D(slot_wr_n_d),
    .CLK(clk85m),
    .SET(GND) 
);
defparam ff_pre_slot_wr_n_s1.INIT=1'b1;
  DFFS ff_pre_slot_ioreq_n_s1 (
    .Q(ff_pre_slot_ioreq_n),
    .D(slot_iorq_n_d),
    .CLK(clk85m),
    .SET(GND) 
);
defparam ff_pre_slot_ioreq_n_s1.INIT=1'b1;
  DFFC ff_iorq_wr_s3 (
    .Q(ff_iorq_wr),
    .D(n20_11),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_iorq_wr_s3.INIT=1'b0;
  DFFC ff_iorq_rd_s2 (
    .Q(ff_iorq_rd),
    .D(n23_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_iorq_rd_s2.INIT=1'b0;
  DFFR ff_valid_s2 (
    .Q(w_bus_valid),
    .D(n92_10),
    .CLK(clk85m),
    .RESET(n36_6) 
);
defparam ff_valid_s2.INIT=1'b0;
  INV ff_slot_address_7_s3 (
    .O(ff_slot_address_7_7),
    .I(ff_slot_ioreq_n) 
);
  INV ff_slot_data_7_s3 (
    .O(ff_slot_data_7_6),
    .I(ff_slot_wr_n) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* msx_slot */
module vdp_cpu_interface (
  w_bus_write,
  clk85m,
  n36_6,
  ff_reset_n2_1,
  w_bus_valid,
  w_cpu_vram_rdata_en,
  w_status_command_execute,
  n1199_9,
  w_sprite_collision,
  w_status_border_detect,
  ff_border_detect_9,
  w_pre_vram_refresh,
  ff_vram_refresh,
  n198_6,
  ff_v_active_8,
  w_status_transfer_ready,
  w_bus_ioreq,
  w_bus_wdata,
  w_sprite_collision_x,
  w_sprite_collision_y,
  w_status_color,
  w_bus_address,
  w_cpu_vram_rdata,
  w_status_border_position,
  w_screen_pos_y,
  ff_half_count,
  w_register_write,
  w_pulse1,
  w_cpu_vram_write,
  reg_sprite_magify,
  reg_sprite_16x16,
  reg_display_on,
  reg_sprite_disable,
  reg_color0_opaque,
  reg_50hz_mode,
  reg_interleaving_mode,
  reg_interlace_mode,
  reg_212lines_mode,
  reg_scroll_planes,
  reg_left_mask,
  reg_yjk_mode,
  reg_yae_mode,
  reg_command_high_speed_mode,
  reg_ext_palette_mode,
  reg_ext_command_mode,
  reg_vram256k_mode,
  w_palette_valid,
  w_bus_vdp_rdata_en,
  ff_bus_ready,
  n28_4,
  n31_3,
  n1131_38,
  ff_vram_valid_8,
  ff_vram_address_17_7,
  n1232_14,
  n1130_48,
  n1130_50,
  ff_busy,
  w_pulse2,
  n1232_20,
  w_register_data,
  w_register_num,
  w_cpu_vram_wdata,
  reg_screen_mode,
  reg_pattern_name_table_base,
  reg_color_table_base,
  reg_pattern_generator_table_base,
  reg_sprite_attribute_table_base,
  reg_sprite_pattern_generator_table_base,
  reg_backdrop_color,
  reg_text_back_color,
  reg_blink_period,
  ff_status_register_pointer,
  reg_display_adjust,
  reg_vertical_offset,
  reg_horizontal_offset_l,
  reg_horizontal_offset_h,
  w_palette_r,
  w_palette_g,
  w_palette_b,
  w_bus_vdp_rdata,
  w_cpu_vram_address,
  w_palette_num
)
;
input w_bus_write;
input clk85m;
input n36_6;
input ff_reset_n2_1;
input w_bus_valid;
input w_cpu_vram_rdata_en;
input w_status_command_execute;
input n1199_9;
input w_sprite_collision;
input w_status_border_detect;
input ff_border_detect_9;
input w_pre_vram_refresh;
input ff_vram_refresh;
input n198_6;
input ff_v_active_8;
input w_status_transfer_ready;
input w_bus_ioreq;
input [7:0] w_bus_wdata;
input [8:0] w_sprite_collision_x;
input [8:0] w_sprite_collision_y;
input [7:0] w_status_color;
input [1:0] w_bus_address;
input [7:0] w_cpu_vram_rdata;
input [8:0] w_status_border_position;
input [7:0] w_screen_pos_y;
input [12:0] ff_half_count;
output w_register_write;
output w_pulse1;
output w_cpu_vram_write;
output reg_sprite_magify;
output reg_sprite_16x16;
output reg_display_on;
output reg_sprite_disable;
output reg_color0_opaque;
output reg_50hz_mode;
output reg_interleaving_mode;
output reg_interlace_mode;
output reg_212lines_mode;
output reg_scroll_planes;
output reg_left_mask;
output reg_yjk_mode;
output reg_yae_mode;
output reg_command_high_speed_mode;
output reg_ext_palette_mode;
output reg_ext_command_mode;
output reg_vram256k_mode;
output w_palette_valid;
output w_bus_vdp_rdata_en;
output ff_bus_ready;
output n28_4;
output n31_3;
output n1131_38;
output ff_vram_valid_8;
output ff_vram_address_17_7;
output n1232_14;
output n1130_48;
output n1130_50;
output ff_busy;
output w_pulse2;
output n1232_20;
output [7:0] w_register_data;
output [5:0] w_register_num;
output [7:0] w_cpu_vram_wdata;
output [4:0] reg_screen_mode;
output [17:10] reg_pattern_name_table_base;
output [17:6] reg_color_table_base;
output [17:11] reg_pattern_generator_table_base;
output [17:7] reg_sprite_attribute_table_base;
output [17:11] reg_sprite_pattern_generator_table_base;
output [7:0] reg_backdrop_color;
output [7:0] reg_text_back_color;
output [7:0] reg_blink_period;
output [3:0] ff_status_register_pointer;
output [7:0] reg_display_adjust;
output [7:0] reg_vertical_offset;
output [2:0] reg_horizontal_offset_l;
output [8:3] reg_horizontal_offset_h;
output [4:0] w_palette_r;
output [4:0] w_palette_g;
output [4:0] w_palette_b;
output [7:0] w_bus_vdp_rdata;
output [17:0] w_cpu_vram_address;
output [7:0] w_palette_num;
wire n1137_28;
wire n1137_29;
wire n23_3;
wire n26_5;
wire n30_4;
wire n96_3;
wire n123_3;
wire n124_3;
wire n125_3;
wire n126_3;
wire n127_3;
wire n128_3;
wire n200_3;
wire n201_3;
wire n202_3;
wire n203_3;
wire n204_3;
wire n205_3;
wire n381_3;
wire n382_3;
wire n383_3;
wire n384_3;
wire n385_3;
wire n386_3;
wire n387_3;
wire n388_3;
wire n389_3;
wire n390_3;
wire n391_3;
wire n392_3;
wire n393_3;
wire n394_3;
wire n395_3;
wire n396_3;
wire n397_3;
wire n398_3;
wire n932_3;
wire n933_3;
wire n987_3;
wire n988_3;
wire n989_3;
wire n995_3;
wire n996_3;
wire n997_3;
wire n1062_3;
wire n1063_3;
wire n1064_3;
wire n1065_3;
wire n1066_3;
wire n1067_3;
wire n1068_3;
wire n1069_3;
wire n1175_3;
wire n1176_3;
wire n1177_3;
wire n1178_3;
wire n1179_3;
wire n1180_3;
wire n1181_3;
wire n1182_3;
wire n1739_4;
wire n1759_3;
wire n1130_37;
wire n1131_36;
wire n1132_38;
wire n1133_35;
wire n1134_39;
wire n1135_32;
wire n1135_34;
wire n1136_41;
wire n1137_37;
wire n1137_39;
wire ff_register_write_7;
wire ff_register_num_5_7;
wire ff_register_pointer_5_8;
wire ff_vram_address_17_6;
wire ff_vram_address_13_6;
wire ff_palette_r_4_6;
wire ff_palette_g_4_5;
wire ff_palette_b_4_5;
wire n1232_8;
wire n1235_8;
wire n230_6;
wire n229_6;
wire n228_6;
wire n227_6;
wire n226_6;
wire n225_6;
wire n224_6;
wire n223_6;
wire n1071_8;
wire n1070_7;
wire n991_6;
wire n990_6;
wire n1137_41;
wire n1043_6;
wire n1232_10;
wire n1235_10;
wire n1183_6;
wire n200_4;
wire n203_4;
wire n381_4;
wire n382_4;
wire n383_4;
wire n384_4;
wire n385_4;
wire n386_4;
wire n387_4;
wire n388_4;
wire n389_4;
wire n390_4;
wire n392_4;
wire n395_4;
wire n396_4;
wire n398_4;
wire n1857_4;
wire n1872_4;
wire n1975_4;
wire n1062_4;
wire n1064_4;
wire n1065_4;
wire n1067_4;
wire n1175_4;
wire n1176_4;
wire n1177_4;
wire n1178_4;
wire n1179_4;
wire n1180_4;
wire n1181_4;
wire n1182_4;
wire n1130_39;
wire n1130_40;
wire n1131_37;
wire n1131_39;
wire n1131_40;
wire n1132_40;
wire n1133_36;
wire n1133_37;
wire n1133_38;
wire n1134_40;
wire n1134_41;
wire n1135_35;
wire n1135_36;
wire n1136_42;
wire n1136_43;
wire n1137_42;
wire ff_vram_address_13_7;
wire ff_palette_r_4_7;
wire n1232_12;
wire n1232_13;
wire n1235_11;
wire n1235_12;
wire n1235_13;
wire n1235_14;
wire n396_5;
wire n1062_5;
wire n1062_6;
wire n1130_41;
wire n1130_42;
wire n1135_37;
wire n1136_44;
wire n1232_15;
wire n1232_16;
wire n1232_17;
wire n1232_18;
wire n1235_15;
wire n1235_16;
wire n1063_6;
wire n1066_6;
wire n391_6;
wire ff_vram_write_8;
wire ff_vram_valid_11;
wire n1130_46;
wire n202_6;
wire n201_6;
wire n395_7;
wire n397_6;
wire n1132_42;
wire n1944_6;
wire n1854_8;
wire n1932_5;
wire n1894_6;
wire ff_vram_address_17_10;
wire n1902_6;
wire n1960_5;
wire n1924_5;
wire n1884_6;
wire n1967_5;
wire n1940_5;
wire n1909_6;
wire ff_vram_valid_13;
wire n1175_7;
wire n932_7;
wire n96_6;
wire n219_5;
wire n1733_7;
wire n932_9;
wire n1917_5;
wire n1854_10;
wire n1986_5;
wire n1952_5;
wire n1891_5;
wire n1876_6;
wire n1975_6;
wire n1920_5;
wire n1857_6;
wire n1980_5;
wire n1944_8;
wire n1872_6;
wire n1864_6;
wire n47_8;
wire n254_10;
wire n255_11;
wire ff_bus_write;
wire ff_port0;
wire ff_port1;
wire ff_port2;
wire ff_port3;
wire ff_bus_valid;
wire ff_not_increment;
wire ff_line_interrupt_enable;
wire ff_frame_interrupt_enable;
wire ff_vram_type;
wire ff_2nd_access;
wire ff_frame_interrupt;
wire ff_line_interrupt;
wire n1137_31;
wire n1137_33;
wire n1137_35;
wire ff_color_palette_valid_6;
wire n131_5;
wire n243_8;
wire [7:0] ff_bus_wdata;
wire [7:0] reg_interrupt_line;
wire [7:0] ff_status_register;
wire [5:0] ff_register_pointer;
wire [1:0] ff_color_palette_phase;
wire VCC;
wire GND;
  LUT3 n1137_s30 (
    .F(n1137_28),
    .I0(w_sprite_collision_x[8]),
    .I1(w_sprite_collision_y[0]),
    .I2(ff_status_register_pointer[0]) 
);
defparam n1137_s30.INIT=8'hCA;
  LUT3 n1137_s31 (
    .F(n1137_29),
    .I0(w_sprite_collision_y[8]),
    .I1(w_status_color[0]),
    .I2(ff_status_register_pointer[0]) 
);
defparam n1137_s31.INIT=8'hCA;
  LUT2 n23_s0 (
    .F(n23_3),
    .I0(w_bus_valid),
    .I1(ff_bus_ready) 
);
defparam n23_s0.INIT=4'h8;
  LUT2 n26_s2 (
    .F(n26_5),
    .I0(w_bus_address[1]),
    .I1(w_bus_address[0]) 
);
defparam n26_s2.INIT=4'h1;
  LUT2 n28_s1 (
    .F(n28_4),
    .I0(w_bus_address[1]),
    .I1(w_bus_address[0]) 
);
defparam n28_s1.INIT=4'h4;
  LUT2 n30_s1 (
    .F(n30_4),
    .I0(w_bus_address[0]),
    .I1(w_bus_address[1]) 
);
defparam n30_s1.INIT=4'h4;
  LUT2 n31_s0 (
    .F(n31_3),
    .I0(w_bus_address[1]),
    .I1(w_bus_address[0]) 
);
defparam n31_s0.INIT=4'h8;
  LUT3 n96_s0 (
    .F(n96_3),
    .I0(n96_6),
    .I1(ff_bus_wdata[7]),
    .I2(n1733_7) 
);
defparam n96_s0.INIT=8'hCA;
  LUT3 n123_s0 (
    .F(n123_3),
    .I0(ff_bus_wdata[5]),
    .I1(ff_register_pointer[5]),
    .I2(n1733_7) 
);
defparam n123_s0.INIT=8'hAC;
  LUT3 n124_s0 (
    .F(n124_3),
    .I0(ff_bus_wdata[4]),
    .I1(ff_register_pointer[4]),
    .I2(n1733_7) 
);
defparam n124_s0.INIT=8'hAC;
  LUT3 n125_s0 (
    .F(n125_3),
    .I0(ff_bus_wdata[3]),
    .I1(ff_register_pointer[3]),
    .I2(n1733_7) 
);
defparam n125_s0.INIT=8'hAC;
  LUT3 n126_s0 (
    .F(n126_3),
    .I0(ff_bus_wdata[2]),
    .I1(ff_register_pointer[2]),
    .I2(n1733_7) 
);
defparam n126_s0.INIT=8'hAC;
  LUT3 n127_s0 (
    .F(n127_3),
    .I0(ff_bus_wdata[1]),
    .I1(ff_register_pointer[1]),
    .I2(n1733_7) 
);
defparam n127_s0.INIT=8'hAC;
  LUT3 n128_s0 (
    .F(n128_3),
    .I0(ff_bus_wdata[0]),
    .I1(ff_register_pointer[0]),
    .I2(n1733_7) 
);
defparam n128_s0.INIT=8'hAC;
  LUT3 n200_s0 (
    .F(n200_3),
    .I0(n200_4),
    .I1(w_register_data[5]),
    .I2(n96_6) 
);
defparam n200_s0.INIT=8'hAC;
  LUT4 n201_s0 (
    .F(n201_3),
    .I0(w_register_data[4]),
    .I1(ff_register_pointer[4]),
    .I2(n201_6),
    .I3(n96_6) 
);
defparam n201_s0.INIT=16'h3CAA;
  LUT3 n202_s0 (
    .F(n202_3),
    .I0(n202_6),
    .I1(w_register_data[3]),
    .I2(n96_6) 
);
defparam n202_s0.INIT=8'hAC;
  LUT4 n203_s0 (
    .F(n203_3),
    .I0(w_register_data[2]),
    .I1(ff_register_pointer[2]),
    .I2(n203_4),
    .I3(n96_6) 
);
defparam n203_s0.INIT=16'h3CAA;
  LUT4 n204_s0 (
    .F(n204_3),
    .I0(w_register_data[1]),
    .I1(ff_register_pointer[1]),
    .I2(ff_register_pointer[0]),
    .I3(n96_6) 
);
defparam n204_s0.INIT=16'h3CAA;
  LUT3 n205_s0 (
    .F(n205_3),
    .I0(w_register_data[0]),
    .I1(ff_register_pointer[0]),
    .I2(n96_6) 
);
defparam n205_s0.INIT=8'h3A;
  LUT4 n381_s0 (
    .F(n381_3),
    .I0(ff_bus_wdata[5]),
    .I1(w_cpu_vram_address[13]),
    .I2(n381_4),
    .I3(w_pulse2) 
);
defparam n381_s0.INIT=16'h3CAA;
  LUT3 n382_s0 (
    .F(n382_3),
    .I0(n382_4),
    .I1(ff_bus_wdata[4]),
    .I2(w_pulse2) 
);
defparam n382_s0.INIT=8'hAC;
  LUT3 n383_s0 (
    .F(n383_3),
    .I0(n383_4),
    .I1(ff_bus_wdata[3]),
    .I2(w_pulse2) 
);
defparam n383_s0.INIT=8'hAC;
  LUT4 n384_s0 (
    .F(n384_3),
    .I0(ff_bus_wdata[2]),
    .I1(w_cpu_vram_address[10]),
    .I2(n384_4),
    .I3(w_pulse2) 
);
defparam n384_s0.INIT=16'h3CAA;
  LUT3 n385_s0 (
    .F(n385_3),
    .I0(n385_4),
    .I1(ff_bus_wdata[1]),
    .I2(w_pulse2) 
);
defparam n385_s0.INIT=8'hAC;
  LUT3 n386_s0 (
    .F(n386_3),
    .I0(n386_4),
    .I1(ff_bus_wdata[0]),
    .I2(w_pulse2) 
);
defparam n386_s0.INIT=8'hAC;
  LUT4 n387_s0 (
    .F(n387_3),
    .I0(w_register_data[7]),
    .I1(w_cpu_vram_address[7]),
    .I2(n387_4),
    .I3(w_pulse2) 
);
defparam n387_s0.INIT=16'h3CAA;
  LUT3 n388_s0 (
    .F(n388_3),
    .I0(w_register_data[6]),
    .I1(n388_4),
    .I2(w_pulse2) 
);
defparam n388_s0.INIT=8'hCA;
  LUT3 n389_s0 (
    .F(n389_3),
    .I0(n389_4),
    .I1(w_register_data[5]),
    .I2(w_pulse2) 
);
defparam n389_s0.INIT=8'hAC;
  LUT4 n390_s0 (
    .F(n390_3),
    .I0(w_register_data[4]),
    .I1(w_cpu_vram_address[4]),
    .I2(n390_4),
    .I3(w_pulse2) 
);
defparam n390_s0.INIT=16'h3CAA;
  LUT3 n391_s0 (
    .F(n391_3),
    .I0(n391_6),
    .I1(w_register_data[3]),
    .I2(w_pulse2) 
);
defparam n391_s0.INIT=8'hAC;
  LUT4 n392_s0 (
    .F(n392_3),
    .I0(w_register_data[2]),
    .I1(w_cpu_vram_address[2]),
    .I2(n392_4),
    .I3(w_pulse2) 
);
defparam n392_s0.INIT=16'h3CAA;
  LUT4 n393_s0 (
    .F(n393_3),
    .I0(w_register_data[1]),
    .I1(w_cpu_vram_address[0]),
    .I2(w_cpu_vram_address[1]),
    .I3(w_pulse2) 
);
defparam n393_s0.INIT=16'h3CAA;
  LUT3 n394_s0 (
    .F(n394_3),
    .I0(w_cpu_vram_address[0]),
    .I1(w_register_data[0]),
    .I2(w_pulse2) 
);
defparam n394_s0.INIT=8'h5C;
  LUT4 n395_s0 (
    .F(n395_3),
    .I0(ff_vram_type),
    .I1(w_register_data[3]),
    .I2(n395_4),
    .I3(w_pulse2) 
);
defparam n395_s0.INIT=16'hF088;
  LUT4 n396_s0 (
    .F(n396_3),
    .I0(ff_vram_type),
    .I1(w_register_data[2]),
    .I2(n396_4),
    .I3(w_pulse2) 
);
defparam n396_s0.INIT=16'hF088;
  LUT4 n397_s0 (
    .F(n397_3),
    .I0(ff_vram_type),
    .I1(w_register_data[1]),
    .I2(n397_6),
    .I3(w_pulse2) 
);
defparam n397_s0.INIT=16'hF088;
  LUT4 n398_s0 (
    .F(n398_3),
    .I0(ff_vram_type),
    .I1(w_register_data[0]),
    .I2(n398_4),
    .I3(w_pulse2) 
);
defparam n398_s0.INIT=16'hF088;
  LUT4 n932_s0 (
    .F(n932_3),
    .I0(n932_7),
    .I1(w_register_write),
    .I2(w_palette_valid),
    .I3(n932_9) 
);
defparam n932_s0.INIT=16'hFF10;
  LUT3 n933_s0 (
    .F(n933_3),
    .I0(w_register_write),
    .I1(n932_7),
    .I2(n932_9) 
);
defparam n933_s0.INIT=8'hF4;
  LUT3 n987_s0 (
    .F(n987_3),
    .I0(ff_bus_wdata[6]),
    .I1(ff_bus_wdata[4]),
    .I2(reg_ext_palette_mode) 
);
defparam n987_s0.INIT=8'hCA;
  LUT3 n988_s0 (
    .F(n988_3),
    .I0(ff_bus_wdata[3]),
    .I1(ff_bus_wdata[5]),
    .I2(reg_ext_palette_mode) 
);
defparam n988_s0.INIT=8'hAC;
  LUT3 n989_s0 (
    .F(n989_3),
    .I0(ff_bus_wdata[2]),
    .I1(ff_bus_wdata[4]),
    .I2(reg_ext_palette_mode) 
);
defparam n989_s0.INIT=8'hAC;
  LUT3 n995_s0 (
    .F(n995_3),
    .I0(ff_bus_wdata[2]),
    .I1(ff_bus_wdata[4]),
    .I2(reg_ext_palette_mode) 
);
defparam n995_s0.INIT=8'hCA;
  LUT3 n996_s0 (
    .F(n996_3),
    .I0(ff_bus_wdata[1]),
    .I1(ff_bus_wdata[3]),
    .I2(reg_ext_palette_mode) 
);
defparam n996_s0.INIT=8'hCA;
  LUT3 n997_s0 (
    .F(n997_3),
    .I0(ff_bus_wdata[0]),
    .I1(ff_bus_wdata[2]),
    .I2(reg_ext_palette_mode) 
);
defparam n997_s0.INIT=8'hCA;
  LUT4 n1062_s0 (
    .F(n1062_3),
    .I0(n1062_4),
    .I1(w_register_data[7]),
    .I2(w_register_write),
    .I3(reg_ext_palette_mode) 
);
defparam n1062_s0.INIT=16'hCA00;
  LUT4 n1063_s0 (
    .F(n1063_3),
    .I0(n1063_6),
    .I1(w_register_data[6]),
    .I2(w_register_write),
    .I3(reg_ext_palette_mode) 
);
defparam n1063_s0.INIT=16'hCA00;
  LUT4 n1064_s0 (
    .F(n1064_3),
    .I0(n1064_4),
    .I1(w_register_data[5]),
    .I2(w_register_write),
    .I3(reg_ext_palette_mode) 
);
defparam n1064_s0.INIT=16'hCA00;
  LUT2 n1065_s0 (
    .F(n1065_3),
    .I0(n1065_4),
    .I1(reg_ext_palette_mode) 
);
defparam n1065_s0.INIT=4'h8;
  LUT3 n1066_s0 (
    .F(n1066_3),
    .I0(n1066_6),
    .I1(w_register_data[3]),
    .I2(w_register_write) 
);
defparam n1066_s0.INIT=8'hCA;
  LUT4 n1067_s0 (
    .F(n1067_3),
    .I0(w_register_data[2]),
    .I1(w_palette_num[2]),
    .I2(n1067_4),
    .I3(w_register_write) 
);
defparam n1067_s0.INIT=16'hAA3C;
  LUT4 n1068_s0 (
    .F(n1068_3),
    .I0(w_register_data[1]),
    .I1(w_palette_num[0]),
    .I2(w_palette_num[1]),
    .I3(w_register_write) 
);
defparam n1068_s0.INIT=16'hAA3C;
  LUT3 n1069_s0 (
    .F(n1069_3),
    .I0(w_palette_num[0]),
    .I1(w_register_data[0]),
    .I2(w_register_write) 
);
defparam n1069_s0.INIT=8'hC5;
  LUT4 n1175_s0 (
    .F(n1175_3),
    .I0(n1175_4),
    .I1(n1175_7),
    .I2(w_cpu_vram_rdata[7]),
    .I3(w_cpu_vram_rdata_en) 
);
defparam n1175_s0.INIT=16'hF044;
  LUT4 n1176_s0 (
    .F(n1176_3),
    .I0(n1176_4),
    .I1(n1175_7),
    .I2(w_cpu_vram_rdata[6]),
    .I3(w_cpu_vram_rdata_en) 
);
defparam n1176_s0.INIT=16'hF044;
  LUT4 n1177_s0 (
    .F(n1177_3),
    .I0(n1177_4),
    .I1(n1175_7),
    .I2(w_cpu_vram_rdata[5]),
    .I3(w_cpu_vram_rdata_en) 
);
defparam n1177_s0.INIT=16'hF044;
  LUT4 n1178_s0 (
    .F(n1178_3),
    .I0(n1178_4),
    .I1(n1175_7),
    .I2(w_cpu_vram_rdata[4]),
    .I3(w_cpu_vram_rdata_en) 
);
defparam n1178_s0.INIT=16'hF044;
  LUT4 n1179_s0 (
    .F(n1179_3),
    .I0(n1179_4),
    .I1(n1175_7),
    .I2(w_cpu_vram_rdata[3]),
    .I3(w_cpu_vram_rdata_en) 
);
defparam n1179_s0.INIT=16'hF044;
  LUT4 n1180_s0 (
    .F(n1180_3),
    .I0(n1180_4),
    .I1(n1175_7),
    .I2(w_cpu_vram_rdata[2]),
    .I3(w_cpu_vram_rdata_en) 
);
defparam n1180_s0.INIT=16'hF044;
  LUT4 n1181_s0 (
    .F(n1181_3),
    .I0(n1181_4),
    .I1(n1175_7),
    .I2(w_cpu_vram_rdata[1]),
    .I3(w_cpu_vram_rdata_en) 
);
defparam n1181_s0.INIT=16'hF044;
  LUT4 n1182_s0 (
    .F(n1182_3),
    .I0(n1182_4),
    .I1(n1175_7),
    .I2(w_cpu_vram_rdata[0]),
    .I3(w_cpu_vram_rdata_en) 
);
defparam n1182_s0.INIT=16'hF044;
  LUT3 n1739_s1 (
    .F(n1739_4),
    .I0(n96_6),
    .I1(ff_2nd_access),
    .I2(n1733_7) 
);
defparam n1739_s1.INIT=8'h3A;
  LUT3 n1759_s0 (
    .F(n1759_3),
    .I0(n96_6),
    .I1(n1857_4),
    .I2(n1944_6) 
);
defparam n1759_s0.INIT=8'h40;
  LUT4 n1130_s23 (
    .F(n1130_37),
    .I0(n1130_46),
    .I1(w_status_border_position[7]),
    .I2(n1130_39),
    .I3(n1130_40) 
);
defparam n1130_s23.INIT=16'h0D00;
  LUT4 n1131_s22 (
    .F(n1131_36),
    .I0(n1131_37),
    .I1(n1131_38),
    .I2(n1131_39),
    .I3(n1131_40) 
);
defparam n1131_s22.INIT=16'h0700;
  LUT4 n1132_s22 (
    .F(n1132_38),
    .I0(n1130_46),
    .I1(w_status_border_position[5]),
    .I2(n1132_42),
    .I3(n1132_40) 
);
defparam n1132_s22.INIT=16'h0D00;
  LUT4 n1133_s21 (
    .F(n1133_35),
    .I0(n1133_36),
    .I1(n1131_38),
    .I2(n1133_37),
    .I3(n1133_38) 
);
defparam n1133_s21.INIT=16'h0B00;
  LUT4 n1134_s23 (
    .F(n1134_39),
    .I0(n1130_46),
    .I1(w_status_border_position[3]),
    .I2(n1134_40),
    .I3(n1134_41) 
);
defparam n1134_s23.INIT=16'h0D00;
  LUT4 n1135_s20 (
    .F(n1135_32),
    .I0(ff_status_register_pointer[1]),
    .I1(ff_status_register_pointer[2]),
    .I2(ff_status_register_pointer[3]),
    .I3(ff_status_register_pointer[0]) 
);
defparam n1135_s20.INIT=16'hC1CE;
  LUT4 n1135_s21 (
    .F(n1135_34),
    .I0(w_status_border_position[2]),
    .I1(n1135_35),
    .I2(n1135_36),
    .I3(ff_status_register_pointer[3]) 
);
defparam n1135_s21.INIT=16'hBB0F;
  LUT3 n1136_s23 (
    .F(n1136_41),
    .I0(n1136_42),
    .I1(ff_status_register_pointer[3]),
    .I2(n1136_43) 
);
defparam n1136_s23.INIT=8'hD0;
  LUT3 n1137_s33 (
    .F(n1137_37),
    .I0(w_status_command_execute),
    .I1(w_sprite_collision_x[0]),
    .I2(ff_status_register_pointer[0]) 
);
defparam n1137_s33.INIT=8'hCA;
  LUT3 n1137_s25 (
    .F(n1137_39),
    .I0(n1137_35),
    .I1(ff_status_register_pointer[3]),
    .I2(n1137_42) 
);
defparam n1137_s25.INIT=8'hE0;
  LUT3 ff_register_write_s4 (
    .F(ff_register_write_7),
    .I0(n1733_7),
    .I1(ff_2nd_access),
    .I2(ff_busy) 
);
defparam ff_register_write_s4.INIT=8'h0D;
  LUT3 ff_register_num_5_s4 (
    .F(ff_register_num_5_7),
    .I0(n96_6),
    .I1(ff_2nd_access),
    .I2(n1733_7) 
);
defparam ff_register_num_5_s4.INIT=8'hCA;
  LUT3 ff_register_pointer_5_s3 (
    .F(ff_register_pointer_5_8),
    .I0(ff_not_increment),
    .I1(n96_6),
    .I2(n1759_3) 
);
defparam ff_register_pointer_5_s3.INIT=8'hF4;
  LUT4 ff_vram_address_17_s3 (
    .F(ff_vram_address_17_6),
    .I0(ff_vram_address_17_7),
    .I1(ff_vram_type),
    .I2(ff_vram_address_17_10),
    .I3(w_pulse2) 
);
defparam ff_vram_address_17_s3.INIT=16'h44F0;
  LUT4 ff_vram_address_13_s3 (
    .F(ff_vram_address_13_6),
    .I0(ff_vram_address_17_10),
    .I1(n1733_7),
    .I2(ff_vram_address_13_7),
    .I3(w_pulse2) 
);
defparam ff_vram_address_13_s3.INIT=16'hFF40;
  LUT3 ff_palette_r_4_s3 (
    .F(ff_palette_r_4_6),
    .I0(ff_color_palette_phase[0]),
    .I1(ff_color_palette_phase[1]),
    .I2(ff_palette_r_4_7) 
);
defparam ff_palette_r_4_s3.INIT=8'h10;
  LUT4 ff_palette_g_4_s2 (
    .F(ff_palette_g_4_5),
    .I0(ff_color_palette_phase[0]),
    .I1(reg_ext_palette_mode),
    .I2(ff_color_palette_phase[1]),
    .I3(ff_palette_r_4_7) 
);
defparam ff_palette_g_4_s2.INIT=16'h3A00;
  LUT4 ff_palette_b_4_s2 (
    .F(ff_palette_b_4_5),
    .I0(ff_color_palette_phase[0]),
    .I1(reg_ext_palette_mode),
    .I2(ff_color_palette_phase[1]),
    .I3(ff_palette_r_4_7) 
);
defparam ff_palette_b_4_s2.INIT=16'hC100;
  LUT4 n1232_s3 (
    .F(n1232_8),
    .I0(n1232_20),
    .I1(n1232_12),
    .I2(n1232_13),
    .I3(n1232_10) 
);
defparam n1232_s3.INIT=16'h40FF;
  LUT4 n1235_s3 (
    .F(n1235_8),
    .I0(n1235_11),
    .I1(n1235_12),
    .I2(n1235_13),
    .I3(n1235_10) 
);
defparam n1235_s3.INIT=16'h80FF;
  LUT2 n230_s1 (
    .F(n230_6),
    .I0(ff_bus_wdata[0]),
    .I1(n219_5) 
);
defparam n230_s1.INIT=4'h8;
  LUT2 n229_s1 (
    .F(n229_6),
    .I0(ff_bus_wdata[1]),
    .I1(n219_5) 
);
defparam n229_s1.INIT=4'h8;
  LUT2 n228_s1 (
    .F(n228_6),
    .I0(ff_bus_wdata[2]),
    .I1(n219_5) 
);
defparam n228_s1.INIT=4'h8;
  LUT2 n227_s1 (
    .F(n227_6),
    .I0(ff_bus_wdata[3]),
    .I1(n219_5) 
);
defparam n227_s1.INIT=4'h8;
  LUT2 n226_s1 (
    .F(n226_6),
    .I0(ff_bus_wdata[4]),
    .I1(n219_5) 
);
defparam n226_s1.INIT=4'h8;
  LUT2 n225_s1 (
    .F(n225_6),
    .I0(ff_bus_wdata[5]),
    .I1(n219_5) 
);
defparam n225_s1.INIT=4'h8;
  LUT2 n224_s1 (
    .F(n224_6),
    .I0(ff_bus_wdata[6]),
    .I1(n219_5) 
);
defparam n224_s1.INIT=4'h8;
  LUT2 n223_s1 (
    .F(n223_6),
    .I0(ff_bus_wdata[7]),
    .I1(n219_5) 
);
defparam n223_s1.INIT=4'h8;
  LUT3 n1071_s3 (
    .F(n1071_8),
    .I0(w_register_write),
    .I1(ff_color_palette_phase[0]),
    .I2(ff_color_palette_phase[1]) 
);
defparam n1071_s3.INIT=8'h01;
  LUT4 n1070_s2 (
    .F(n1070_7),
    .I0(w_register_write),
    .I1(ff_color_palette_phase[1]),
    .I2(ff_color_palette_phase[0]),
    .I3(reg_ext_palette_mode) 
);
defparam n1070_s2.INIT=16'h1000;
  LUT2 n991_s1 (
    .F(n991_6),
    .I0(ff_bus_wdata[0]),
    .I1(reg_ext_palette_mode) 
);
defparam n991_s1.INIT=4'h8;
  LUT2 n990_s1 (
    .F(n990_6),
    .I0(ff_bus_wdata[1]),
    .I1(reg_ext_palette_mode) 
);
defparam n990_s1.INIT=4'h8;
  LUT2 n1137_s32 (
    .F(n1137_41),
    .I0(ff_status_register_pointer[0]),
    .I1(ff_line_interrupt) 
);
defparam n1137_s32.INIT=4'h8;
  LUT4 n1043_s1 (
    .F(n1043_6),
    .I0(reg_ext_palette_mode),
    .I1(ff_color_palette_phase[0]),
    .I2(ff_color_palette_phase[1]),
    .I3(n932_7) 
);
defparam n1043_s1.INIT=16'hF400;
  LUT3 n1232_s4 (
    .F(n1232_10),
    .I0(n1232_20),
    .I1(ff_frame_interrupt_enable),
    .I2(n1199_9) 
);
defparam n1232_s4.INIT=8'hE0;
  LUT4 n1235_s4 (
    .F(n1235_10),
    .I0(n1131_38),
    .I1(n1235_14),
    .I2(ff_line_interrupt_enable),
    .I3(n1232_20) 
);
defparam n1235_s4.INIT=16'h77F0;
  LUT3 n1183_s1 (
    .F(n1183_6),
    .I0(ff_port0),
    .I1(n1175_7),
    .I2(w_cpu_vram_rdata_en) 
);
defparam n1183_s1.INIT=8'hF4;
  LUT3 n200_s1 (
    .F(n200_4),
    .I0(ff_register_pointer[4]),
    .I1(n201_6),
    .I2(ff_register_pointer[5]) 
);
defparam n200_s1.INIT=8'h78;
  LUT2 n203_s1 (
    .F(n203_4),
    .I0(ff_register_pointer[1]),
    .I1(ff_register_pointer[0]) 
);
defparam n203_s1.INIT=4'h8;
  LUT4 n381_s1 (
    .F(n381_4),
    .I0(w_cpu_vram_address[12]),
    .I1(w_cpu_vram_address[11]),
    .I2(w_cpu_vram_address[10]),
    .I3(n384_4) 
);
defparam n381_s1.INIT=16'h8000;
  LUT4 n382_s1 (
    .F(n382_4),
    .I0(w_cpu_vram_address[11]),
    .I1(w_cpu_vram_address[10]),
    .I2(n384_4),
    .I3(w_cpu_vram_address[12]) 
);
defparam n382_s1.INIT=16'h7F80;
  LUT3 n383_s1 (
    .F(n383_4),
    .I0(w_cpu_vram_address[10]),
    .I1(n384_4),
    .I2(w_cpu_vram_address[11]) 
);
defparam n383_s1.INIT=8'h78;
  LUT4 n384_s1 (
    .F(n384_4),
    .I0(w_cpu_vram_address[9]),
    .I1(w_cpu_vram_address[8]),
    .I2(w_cpu_vram_address[7]),
    .I3(n387_4) 
);
defparam n384_s1.INIT=16'h8000;
  LUT4 n385_s1 (
    .F(n385_4),
    .I0(w_cpu_vram_address[8]),
    .I1(w_cpu_vram_address[7]),
    .I2(n387_4),
    .I3(w_cpu_vram_address[9]) 
);
defparam n385_s1.INIT=16'h7F80;
  LUT3 n386_s1 (
    .F(n386_4),
    .I0(w_cpu_vram_address[7]),
    .I1(n387_4),
    .I2(w_cpu_vram_address[8]) 
);
defparam n386_s1.INIT=8'h78;
  LUT4 n387_s1 (
    .F(n387_4),
    .I0(w_cpu_vram_address[6]),
    .I1(w_cpu_vram_address[5]),
    .I2(w_cpu_vram_address[4]),
    .I3(n390_4) 
);
defparam n387_s1.INIT=16'h8000;
  LUT4 n388_s1 (
    .F(n388_4),
    .I0(w_cpu_vram_address[5]),
    .I1(w_cpu_vram_address[4]),
    .I2(n390_4),
    .I3(w_cpu_vram_address[6]) 
);
defparam n388_s1.INIT=16'h7F80;
  LUT3 n389_s1 (
    .F(n389_4),
    .I0(w_cpu_vram_address[4]),
    .I1(n390_4),
    .I2(w_cpu_vram_address[5]) 
);
defparam n389_s1.INIT=8'h78;
  LUT4 n390_s1 (
    .F(n390_4),
    .I0(w_cpu_vram_address[0]),
    .I1(w_cpu_vram_address[3]),
    .I2(w_cpu_vram_address[2]),
    .I3(w_cpu_vram_address[1]) 
);
defparam n390_s1.INIT=16'h8000;
  LUT2 n392_s1 (
    .F(n392_4),
    .I0(w_cpu_vram_address[0]),
    .I1(w_cpu_vram_address[1]) 
);
defparam n392_s1.INIT=4'h8;
  LUT3 n395_s1 (
    .F(n395_4),
    .I0(n381_4),
    .I1(n395_7),
    .I2(w_cpu_vram_address[17]) 
);
defparam n395_s1.INIT=8'h78;
  LUT4 n396_s1 (
    .F(n396_4),
    .I0(w_cpu_vram_address[15]),
    .I1(n381_4),
    .I2(n396_5),
    .I3(w_cpu_vram_address[16]) 
);
defparam n396_s1.INIT=16'h7F80;
  LUT3 n398_s1 (
    .F(n398_4),
    .I0(w_cpu_vram_address[13]),
    .I1(n381_4),
    .I2(w_cpu_vram_address[14]) 
);
defparam n398_s1.INIT=8'h78;
  LUT3 n1857_s1 (
    .F(n1857_4),
    .I0(w_register_num[1]),
    .I1(w_register_num[2]),
    .I2(w_register_num[0]) 
);
defparam n1857_s1.INIT=8'h10;
  LUT4 n1872_s1 (
    .F(n1872_4),
    .I0(w_register_num[4]),
    .I1(w_register_num[5]),
    .I2(w_register_write),
    .I3(w_register_num[3]) 
);
defparam n1872_s1.INIT=16'h1000;
  LUT4 n1975_s1 (
    .F(n1975_4),
    .I0(w_register_num[5]),
    .I1(w_register_num[3]),
    .I2(w_register_num[4]),
    .I3(w_register_write) 
);
defparam n1975_s1.INIT=16'h4000;
  LUT4 n1062_s1 (
    .F(n1062_4),
    .I0(w_palette_num[6]),
    .I1(n1062_5),
    .I2(n1062_6),
    .I3(w_palette_num[7]) 
);
defparam n1062_s1.INIT=16'h7F80;
  LUT3 n1064_s1 (
    .F(n1064_4),
    .I0(w_palette_num[4]),
    .I1(n1062_5),
    .I2(w_palette_num[5]) 
);
defparam n1064_s1.INIT=8'h78;
  LUT4 n1065_s1 (
    .F(n1065_4),
    .I0(w_register_data[4]),
    .I1(w_palette_num[4]),
    .I2(n1062_5),
    .I3(w_register_write) 
);
defparam n1065_s1.INIT=16'hAA3C;
  LUT2 n1067_s1 (
    .F(n1067_4),
    .I0(w_palette_num[0]),
    .I1(w_palette_num[1]) 
);
defparam n1067_s1.INIT=4'h8;
  LUT3 n1175_s1 (
    .F(n1175_4),
    .I0(ff_port0),
    .I1(ff_status_register[7]),
    .I2(ff_port1) 
);
defparam n1175_s1.INIT=8'h10;
  LUT3 n1176_s1 (
    .F(n1176_4),
    .I0(ff_port0),
    .I1(ff_status_register[6]),
    .I2(ff_port1) 
);
defparam n1176_s1.INIT=8'h10;
  LUT3 n1177_s1 (
    .F(n1177_4),
    .I0(ff_port0),
    .I1(ff_status_register[5]),
    .I2(ff_port1) 
);
defparam n1177_s1.INIT=8'h10;
  LUT3 n1178_s1 (
    .F(n1178_4),
    .I0(ff_port0),
    .I1(ff_status_register[4]),
    .I2(ff_port1) 
);
defparam n1178_s1.INIT=8'h10;
  LUT3 n1179_s1 (
    .F(n1179_4),
    .I0(ff_port0),
    .I1(ff_status_register[3]),
    .I2(ff_port1) 
);
defparam n1179_s1.INIT=8'h10;
  LUT3 n1180_s1 (
    .F(n1180_4),
    .I0(ff_port0),
    .I1(ff_status_register[2]),
    .I2(ff_port1) 
);
defparam n1180_s1.INIT=8'h10;
  LUT3 n1181_s1 (
    .F(n1181_4),
    .I0(ff_port0),
    .I1(ff_status_register[1]),
    .I2(ff_port1) 
);
defparam n1181_s1.INIT=8'h10;
  LUT3 n1182_s1 (
    .F(n1182_4),
    .I0(ff_port0),
    .I1(ff_status_register[0]),
    .I2(ff_port1) 
);
defparam n1182_s1.INIT=8'h10;
  LUT4 n1130_s25 (
    .F(n1130_39),
    .I0(n1130_41),
    .I1(w_sprite_collision_x[7]),
    .I2(n1130_42),
    .I3(n1131_38) 
);
defparam n1130_s25.INIT=16'h0700;
  LUT4 n1130_s26 (
    .F(n1130_40),
    .I0(w_sprite_collision_y[7]),
    .I1(n1130_48),
    .I2(w_status_color[7]),
    .I3(n1130_50) 
);
defparam n1130_s26.INIT=16'hB0BB;
  LUT4 n1131_s23 (
    .F(n1131_37),
    .I0(w_sprite_collision),
    .I1(w_sprite_collision_x[6]),
    .I2(ff_status_register_pointer[1]),
    .I3(ff_status_register_pointer[0]) 
);
defparam n1131_s23.INIT=16'h3FF5;
  LUT2 n1131_s24 (
    .F(n1131_38),
    .I0(ff_status_register_pointer[2]),
    .I1(ff_status_register_pointer[3]) 
);
defparam n1131_s24.INIT=4'h1;
  LUT2 n1131_s25 (
    .F(n1131_39),
    .I0(w_status_border_position[6]),
    .I1(n1130_46) 
);
defparam n1131_s25.INIT=4'h4;
  LUT4 n1131_s26 (
    .F(n1131_40),
    .I0(w_sprite_collision_y[6]),
    .I1(n1130_48),
    .I2(w_status_color[6]),
    .I3(n1130_50) 
);
defparam n1131_s26.INIT=16'hB0BB;
  LUT4 n1132_s24 (
    .F(n1132_40),
    .I0(w_sprite_collision_y[5]),
    .I1(n1130_48),
    .I2(w_status_color[5]),
    .I3(n1130_50) 
);
defparam n1132_s24.INIT=16'hB0BB;
  LUT4 n1133_s22 (
    .F(n1133_36),
    .I0(w_status_border_detect),
    .I1(w_sprite_collision_x[4]),
    .I2(ff_status_register_pointer[0]),
    .I3(ff_status_register_pointer[1]) 
);
defparam n1133_s22.INIT=16'hCA00;
  LUT2 n1133_s23 (
    .F(n1133_37),
    .I0(w_status_border_position[4]),
    .I1(n1130_46) 
);
defparam n1133_s23.INIT=4'h4;
  LUT4 n1133_s24 (
    .F(n1133_38),
    .I0(w_sprite_collision_y[4]),
    .I1(n1130_48),
    .I2(w_status_color[4]),
    .I3(n1130_50) 
);
defparam n1133_s24.INIT=16'hB0BB;
  LUT4 n1134_s24 (
    .F(n1134_40),
    .I0(w_sprite_collision_x[3]),
    .I1(ff_status_register_pointer[0]),
    .I2(ff_status_register_pointer[1]),
    .I3(n1131_38) 
);
defparam n1134_s24.INIT=16'h4F00;
  LUT4 n1134_s25 (
    .F(n1134_41),
    .I0(w_sprite_collision_y[3]),
    .I1(n1130_48),
    .I2(w_status_color[3]),
    .I3(n1130_50) 
);
defparam n1134_s25.INIT=16'hB0BB;
  LUT2 n1135_s22 (
    .F(n1135_35),
    .I0(ff_status_register_pointer[0]),
    .I1(ff_status_register_pointer[1]) 
);
defparam n1135_s22.INIT=4'h1;
  LUT4 n1135_s23 (
    .F(n1135_36),
    .I0(w_sprite_collision_x[2]),
    .I1(ff_status_register_pointer[1]),
    .I2(n1135_37),
    .I3(ff_status_register_pointer[2]) 
);
defparam n1135_s23.INIT=16'h0F77;
  LUT4 n1136_s24 (
    .F(n1136_42),
    .I0(w_status_color[1]),
    .I1(ff_status_register_pointer[2]),
    .I2(n1130_41),
    .I3(n1136_44) 
);
defparam n1136_s24.INIT=16'h004F;
  LUT4 n1136_s25 (
    .F(n1136_43),
    .I0(w_sprite_collision_x[1]),
    .I1(n1131_38),
    .I2(w_status_border_position[1]),
    .I3(n1130_46) 
);
defparam n1136_s25.INIT=16'hB0BB;
  LUT4 n1137_s27 (
    .F(n1137_42),
    .I0(w_status_border_position[0]),
    .I1(n1130_46),
    .I2(w_status_border_position[8]),
    .I3(ff_border_detect_9) 
);
defparam n1137_s27.INIT=16'hB0BB;
  LUT3 ff_vram_valid_s5 (
    .F(ff_vram_valid_8),
    .I0(w_pre_vram_refresh),
    .I1(ff_vram_refresh),
    .I2(n198_6) 
);
defparam ff_vram_valid_s5.INIT=8'h10;
  LUT2 ff_vram_address_17_s4 (
    .F(ff_vram_address_17_7),
    .I0(reg_screen_mode[3]),
    .I1(reg_screen_mode[4]) 
);
defparam ff_vram_address_17_s4.INIT=4'h1;
  LUT2 ff_vram_address_13_s4 (
    .F(ff_vram_address_13_7),
    .I0(ff_bus_wdata[7]),
    .I1(ff_2nd_access) 
);
defparam ff_vram_address_13_s4.INIT=4'h4;
  LUT3 ff_palette_r_4_s4 (
    .F(ff_palette_r_4_7),
    .I0(w_register_write),
    .I1(ff_reset_n2_1),
    .I2(n932_7) 
);
defparam ff_palette_r_4_s4.INIT=8'h40;
  LUT4 n1232_s6 (
    .F(n1232_12),
    .I0(n1232_14),
    .I1(n1232_15),
    .I2(n1232_16),
    .I3(n1232_17) 
);
defparam n1232_s6.INIT=16'h8000;
  LUT4 n1232_s7 (
    .F(n1232_13),
    .I0(w_screen_pos_y[0]),
    .I1(w_screen_pos_y[1]),
    .I2(ff_v_active_8),
    .I3(n1232_18) 
);
defparam n1232_s7.INIT=16'h1000;
  LUT4 n1235_s5 (
    .F(n1235_11),
    .I0(w_screen_pos_y[5]),
    .I1(reg_interrupt_line[5]),
    .I2(w_screen_pos_y[7]),
    .I3(reg_interrupt_line[7]) 
);
defparam n1235_s5.INIT=16'h9009;
  LUT4 n1235_s6 (
    .F(n1235_12),
    .I0(n1232_20),
    .I1(reg_interrupt_line[3]),
    .I2(w_screen_pos_y[3]),
    .I3(n1235_15) 
);
defparam n1235_s6.INIT=16'h4100;
  LUT4 n1235_s7 (
    .F(n1235_13),
    .I0(w_screen_pos_y[6]),
    .I1(reg_interrupt_line[6]),
    .I2(ff_v_active_8),
    .I3(n1235_16) 
);
defparam n1235_s7.INIT=16'h9000;
  LUT2 n1235_s8 (
    .F(n1235_14),
    .I0(ff_status_register_pointer[1]),
    .I1(ff_status_register_pointer[0]) 
);
defparam n1235_s8.INIT=4'h4;
  LUT2 n396_s2 (
    .F(n396_5),
    .I0(w_cpu_vram_address[14]),
    .I1(w_cpu_vram_address[13]) 
);
defparam n396_s2.INIT=4'h8;
  LUT4 n1062_s2 (
    .F(n1062_5),
    .I0(w_palette_num[0]),
    .I1(w_palette_num[3]),
    .I2(w_palette_num[2]),
    .I3(w_palette_num[1]) 
);
defparam n1062_s2.INIT=16'h8000;
  LUT2 n1062_s3 (
    .F(n1062_6),
    .I0(w_palette_num[5]),
    .I1(w_palette_num[4]) 
);
defparam n1062_s3.INIT=4'h8;
  LUT2 n1130_s27 (
    .F(n1130_41),
    .I0(ff_status_register_pointer[0]),
    .I1(ff_status_register_pointer[1]) 
);
defparam n1130_s27.INIT=4'h8;
  LUT4 n1130_s28 (
    .F(n1130_42),
    .I0(ff_frame_interrupt),
    .I1(w_status_transfer_ready),
    .I2(ff_status_register_pointer[0]),
    .I3(ff_status_register_pointer[1]) 
);
defparam n1130_s28.INIT=16'h0C0A;
  LUT3 n1135_s24 (
    .F(n1135_37),
    .I0(w_sprite_collision_y[2]),
    .I1(w_status_color[2]),
    .I2(ff_status_register_pointer[1]) 
);
defparam n1135_s24.INIT=8'hCA;
  LUT4 n1136_s26 (
    .F(n1136_44),
    .I0(w_sprite_collision_y[1]),
    .I1(ff_status_register_pointer[0]),
    .I2(ff_status_register_pointer[1]),
    .I3(ff_status_register_pointer[2]) 
);
defparam n1136_s26.INIT=16'h0B00;
  LUT3 n1232_s8 (
    .F(n1232_14),
    .I0(w_screen_pos_y[3]),
    .I1(w_screen_pos_y[5]),
    .I2(w_screen_pos_y[6]) 
);
defparam n1232_s8.INIT=8'h10;
  LUT4 n1232_s9 (
    .F(n1232_15),
    .I0(ff_half_count[9]),
    .I1(ff_half_count[10]),
    .I2(ff_half_count[11]),
    .I3(ff_half_count[12]) 
);
defparam n1232_s9.INIT=16'h0001;
  LUT4 n1232_s10 (
    .F(n1232_16),
    .I0(ff_half_count[2]),
    .I1(w_screen_pos_y[4]),
    .I2(w_screen_pos_y[7]),
    .I3(w_screen_pos_y[2]) 
);
defparam n1232_s10.INIT=16'h4000;
  LUT4 n1232_s11 (
    .F(n1232_17),
    .I0(ff_half_count[4]),
    .I1(ff_half_count[5]),
    .I2(ff_half_count[3]),
    .I3(ff_half_count[6]) 
);
defparam n1232_s11.INIT=16'h1000;
  LUT4 n1232_s12 (
    .F(n1232_18),
    .I0(ff_half_count[0]),
    .I1(ff_half_count[1]),
    .I2(ff_half_count[8]),
    .I3(ff_half_count[7]) 
);
defparam n1232_s12.INIT=16'h0100;
  LUT4 n1235_s9 (
    .F(n1235_15),
    .I0(w_screen_pos_y[1]),
    .I1(reg_interrupt_line[1]),
    .I2(w_screen_pos_y[4]),
    .I3(reg_interrupt_line[4]) 
);
defparam n1235_s9.INIT=16'h9009;
  LUT4 n1235_s10 (
    .F(n1235_16),
    .I0(w_screen_pos_y[0]),
    .I1(reg_interrupt_line[0]),
    .I2(w_screen_pos_y[2]),
    .I3(reg_interrupt_line[2]) 
);
defparam n1235_s10.INIT=16'h9009;
  LUT4 n1063_s2 (
    .F(n1063_6),
    .I0(n1062_5),
    .I1(w_palette_num[5]),
    .I2(w_palette_num[4]),
    .I3(w_palette_num[6]) 
);
defparam n1063_s2.INIT=16'h7F80;
  LUT4 n1066_s2 (
    .F(n1066_6),
    .I0(w_palette_num[2]),
    .I1(w_palette_num[0]),
    .I2(w_palette_num[1]),
    .I3(w_palette_num[3]) 
);
defparam n1066_s2.INIT=16'h7F80;
  LUT4 n391_s2 (
    .F(n391_6),
    .I0(w_cpu_vram_address[2]),
    .I1(w_cpu_vram_address[0]),
    .I2(w_cpu_vram_address[1]),
    .I3(w_cpu_vram_address[3]) 
);
defparam n391_s2.INIT=16'h7F80;
  LUT3 ff_vram_write_s4 (
    .F(ff_vram_write_8),
    .I0(ff_vram_valid_13),
    .I1(w_pulse2),
    .I2(w_cpu_vram_rdata_en) 
);
defparam ff_vram_write_s4.INIT=8'h02;
  LUT4 ff_vram_valid_s7 (
    .F(ff_vram_valid_11),
    .I0(ff_vram_valid_13),
    .I1(ff_vram_valid_8),
    .I2(w_pulse2),
    .I3(w_cpu_vram_rdata_en) 
);
defparam ff_vram_valid_s7.INIT=16'h000E;
  LUT4 n1130_s31 (
    .F(n1130_46),
    .I0(ff_status_register_pointer[2]),
    .I1(ff_status_register_pointer[3]),
    .I2(ff_status_register_pointer[0]),
    .I3(ff_status_register_pointer[1]) 
);
defparam n1130_s31.INIT=16'h0004;
  LUT4 n1130_s32 (
    .F(n1130_48),
    .I0(ff_status_register_pointer[3]),
    .I1(ff_status_register_pointer[2]),
    .I2(ff_status_register_pointer[1]),
    .I3(ff_status_register_pointer[0]) 
);
defparam n1130_s32.INIT=16'h0400;
  LUT4 n202_s2 (
    .F(n202_6),
    .I0(ff_register_pointer[2]),
    .I1(ff_register_pointer[1]),
    .I2(ff_register_pointer[0]),
    .I3(ff_register_pointer[3]) 
);
defparam n202_s2.INIT=16'h7F80;
  LUT4 n201_s2 (
    .F(n201_6),
    .I0(ff_register_pointer[3]),
    .I1(ff_register_pointer[2]),
    .I2(ff_register_pointer[1]),
    .I3(ff_register_pointer[0]) 
);
defparam n201_s2.INIT=16'h8000;
  LUT4 n395_s3 (
    .F(n395_7),
    .I0(w_cpu_vram_address[16]),
    .I1(w_cpu_vram_address[15]),
    .I2(w_cpu_vram_address[14]),
    .I3(w_cpu_vram_address[13]) 
);
defparam n395_s3.INIT=16'h8000;
  LUT4 n397_s2 (
    .F(n397_6),
    .I0(n381_4),
    .I1(w_cpu_vram_address[14]),
    .I2(w_cpu_vram_address[13]),
    .I3(w_cpu_vram_address[15]) 
);
defparam n397_s2.INIT=16'h7F80;
  LUT4 n1130_s33 (
    .F(n1130_50),
    .I0(ff_status_register_pointer[3]),
    .I1(ff_status_register_pointer[2]),
    .I2(ff_status_register_pointer[0]),
    .I3(ff_status_register_pointer[1]) 
);
defparam n1130_s33.INIT=16'h4000;
  LUT4 n1132_s25 (
    .F(n1132_42),
    .I0(ff_status_register_pointer[0]),
    .I1(ff_status_register_pointer[1]),
    .I2(w_sprite_collision_x[5]),
    .I3(n1131_38) 
);
defparam n1132_s25.INIT=16'h7F00;
  LUT4 n1944_s2 (
    .F(n1944_6),
    .I0(w_register_num[5]),
    .I1(w_register_num[4]),
    .I2(w_register_num[3]),
    .I3(w_register_write) 
);
defparam n1944_s2.INIT=16'h0400;
  LUT4 n1854_s4 (
    .F(n1854_8),
    .I0(w_register_num[4]),
    .I1(w_register_num[5]),
    .I2(w_register_num[3]),
    .I3(w_register_write) 
);
defparam n1854_s4.INIT=16'h0100;
  LUT4 n1932_s1 (
    .F(n1932_5),
    .I0(n1872_4),
    .I1(w_register_num[1]),
    .I2(w_register_num[0]),
    .I3(w_register_num[2]) 
);
defparam n1932_s1.INIT=16'h2000;
  LUT4 n1894_s2 (
    .F(n1894_6),
    .I0(n1854_8),
    .I1(w_register_num[1]),
    .I2(w_register_num[0]),
    .I3(w_register_num[2]) 
);
defparam n1894_s2.INIT=16'h2000;
  LUT4 ff_vram_address_17_s6 (
    .F(ff_vram_address_17_10),
    .I0(n1872_4),
    .I1(w_register_num[0]),
    .I2(w_register_num[1]),
    .I3(w_register_num[2]) 
);
defparam ff_vram_address_17_s6.INIT=16'h2000;
  LUT4 n1902_s2 (
    .F(n1902_6),
    .I0(n1854_8),
    .I1(w_register_num[0]),
    .I2(w_register_num[1]),
    .I3(w_register_num[2]) 
);
defparam n1902_s2.INIT=16'h2000;
  LUT4 n1960_s1 (
    .F(n1960_5),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n1944_6) 
);
defparam n1960_s1.INIT=16'h1000;
  LUT4 n1924_s1 (
    .F(n1924_5),
    .I0(n1872_4),
    .I1(w_register_num[0]),
    .I2(w_register_num[1]),
    .I3(w_register_num[2]) 
);
defparam n1924_s1.INIT=16'h0200;
  LUT4 n1884_s2 (
    .F(n1884_6),
    .I0(n1854_8),
    .I1(w_register_num[0]),
    .I2(w_register_num[1]),
    .I3(w_register_num[2]) 
);
defparam n1884_s2.INIT=16'h0200;
  LUT4 n1967_s1 (
    .F(n1967_5),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n1944_6) 
);
defparam n1967_s1.INIT=16'h8000;
  LUT4 n1940_s1 (
    .F(n1940_5),
    .I0(n1872_4),
    .I1(w_register_num[0]),
    .I2(w_register_num[1]),
    .I3(w_register_num[2]) 
);
defparam n1940_s1.INIT=16'h8000;
  LUT4 n1909_s2 (
    .F(n1909_6),
    .I0(n1854_8),
    .I1(w_register_num[0]),
    .I2(w_register_num[1]),
    .I3(w_register_num[2]) 
);
defparam n1909_s2.INIT=16'h8000;
  LUT4 ff_vram_valid_s8 (
    .F(ff_vram_valid_13),
    .I0(w_pulse1),
    .I1(ff_port0),
    .I2(ff_busy),
    .I3(ff_bus_valid) 
);
defparam ff_vram_valid_s8.INIT=16'h0400;
  LUT3 n1175_s3 (
    .F(n1175_7),
    .I0(ff_bus_write),
    .I1(ff_busy),
    .I2(ff_bus_valid) 
);
defparam n1175_s3.INIT=8'h10;
  LUT4 n932_s3 (
    .F(n932_7),
    .I0(ff_bus_write),
    .I1(ff_port2),
    .I2(ff_busy),
    .I3(ff_bus_valid) 
);
defparam n932_s3.INIT=16'h0800;
  LUT4 n96_s2 (
    .F(n96_6),
    .I0(ff_bus_write),
    .I1(ff_port3),
    .I2(ff_busy),
    .I3(ff_bus_valid) 
);
defparam n96_s2.INIT=16'h0800;
  LUT4 n219_s1 (
    .F(n219_5),
    .I0(ff_bus_write),
    .I1(ff_port0),
    .I2(ff_busy),
    .I3(ff_bus_valid) 
);
defparam n219_s1.INIT=16'h0800;
  LUT4 n1733_s3 (
    .F(n1733_7),
    .I0(ff_bus_write),
    .I1(ff_port1),
    .I2(ff_busy),
    .I3(ff_bus_valid) 
);
defparam n1733_s3.INIT=16'h0800;
  LUT4 n932_s4 (
    .F(n932_9),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n1944_6) 
);
defparam n932_s4.INIT=16'h0100;
  LUT4 n1917_s1 (
    .F(n1917_5),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n1872_4) 
);
defparam n1917_s1.INIT=16'h0100;
  LUT4 n1854_s5 (
    .F(n1854_10),
    .I0(n1854_8),
    .I1(w_register_num[0]),
    .I2(w_register_num[1]),
    .I3(w_register_num[2]) 
);
defparam n1854_s5.INIT=16'h0002;
  LUT4 n1986_s1 (
    .F(n1986_5),
    .I0(w_register_num[2]),
    .I1(w_register_num[1]),
    .I2(w_register_num[0]),
    .I3(n1975_4) 
);
defparam n1986_s1.INIT=16'h4000;
  LUT4 n1952_s1 (
    .F(n1952_5),
    .I0(w_register_num[2]),
    .I1(w_register_num[1]),
    .I2(w_register_num[0]),
    .I3(n1944_6) 
);
defparam n1952_s1.INIT=16'h4000;
  LUT4 n1891_s1 (
    .F(n1891_5),
    .I0(n1872_4),
    .I1(w_register_num[2]),
    .I2(w_register_num[1]),
    .I3(w_register_num[0]) 
);
defparam n1891_s1.INIT=16'h2000;
  LUT4 n1876_s2 (
    .F(n1876_6),
    .I0(n1854_8),
    .I1(w_register_num[2]),
    .I2(w_register_num[1]),
    .I3(w_register_num[0]) 
);
defparam n1876_s2.INIT=16'h2000;
  LUT4 n1975_s2 (
    .F(n1975_6),
    .I0(w_register_num[1]),
    .I1(w_register_num[2]),
    .I2(w_register_num[0]),
    .I3(n1975_4) 
);
defparam n1975_s2.INIT=16'h1000;
  LUT4 n1920_s1 (
    .F(n1920_5),
    .I0(w_register_num[1]),
    .I1(w_register_num[2]),
    .I2(w_register_num[0]),
    .I3(n1872_4) 
);
defparam n1920_s1.INIT=16'h1000;
  LUT4 n1857_s2 (
    .F(n1857_6),
    .I0(n1854_8),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(w_register_num[0]) 
);
defparam n1857_s2.INIT=16'h0200;
  LUT4 n1980_s1 (
    .F(n1980_5),
    .I0(w_register_num[0]),
    .I1(w_register_num[2]),
    .I2(w_register_num[1]),
    .I3(n1975_4) 
);
defparam n1980_s1.INIT=16'h1000;
  LUT4 n1944_s3 (
    .F(n1944_8),
    .I0(w_register_num[0]),
    .I1(w_register_num[2]),
    .I2(w_register_num[1]),
    .I3(n1944_6) 
);
defparam n1944_s3.INIT=16'h1000;
  LUT4 n1872_s2 (
    .F(n1872_6),
    .I0(w_register_num[0]),
    .I1(w_register_num[2]),
    .I2(w_register_num[1]),
    .I3(n1872_4) 
);
defparam n1872_s2.INIT=16'h1000;
  LUT4 n1864_s2 (
    .F(n1864_6),
    .I0(n1854_8),
    .I1(w_register_num[0]),
    .I2(w_register_num[2]),
    .I3(w_register_num[1]) 
);
defparam n1864_s2.INIT=16'h0200;
  LUT3 n47_s2 (
    .F(n47_8),
    .I0(w_bus_valid),
    .I1(ff_bus_ready),
    .I2(w_bus_ioreq) 
);
defparam n47_s2.INIT=8'h70;
  LUT4 n254_s4 (
    .F(n254_10),
    .I0(ff_vram_valid_13),
    .I1(ff_busy),
    .I2(w_pulse2),
    .I3(w_cpu_vram_rdata_en) 
);
defparam n254_s4.INIT=16'hCC0E;
  LUT4 n255_s5 (
    .F(n255_11),
    .I0(w_pulse2),
    .I1(ff_bus_write),
    .I2(ff_vram_valid_8),
    .I3(w_cpu_vram_rdata_en) 
);
defparam n255_s5.INIT=16'hFF40;
  LUT4 n1232_s13 (
    .F(n1232_20),
    .I0(ff_port1),
    .I1(ff_bus_write),
    .I2(ff_busy),
    .I3(ff_bus_valid) 
);
defparam n1232_s13.INIT=16'h0200;
  DFFCE ff_bus_write_s0 (
    .Q(ff_bus_write),
    .D(w_bus_write),
    .CLK(clk85m),
    .CE(n23_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_bus_wdata_7_s0 (
    .Q(ff_bus_wdata[7]),
    .D(w_bus_wdata[7]),
    .CLK(clk85m),
    .CE(n23_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_bus_wdata_6_s0 (
    .Q(ff_bus_wdata[6]),
    .D(w_bus_wdata[6]),
    .CLK(clk85m),
    .CE(n23_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_bus_wdata_5_s0 (
    .Q(ff_bus_wdata[5]),
    .D(w_bus_wdata[5]),
    .CLK(clk85m),
    .CE(n23_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_bus_wdata_4_s0 (
    .Q(ff_bus_wdata[4]),
    .D(w_bus_wdata[4]),
    .CLK(clk85m),
    .CE(n23_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_bus_wdata_3_s0 (
    .Q(ff_bus_wdata[3]),
    .D(w_bus_wdata[3]),
    .CLK(clk85m),
    .CE(n23_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_bus_wdata_2_s0 (
    .Q(ff_bus_wdata[2]),
    .D(w_bus_wdata[2]),
    .CLK(clk85m),
    .CE(n23_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_bus_wdata_1_s0 (
    .Q(ff_bus_wdata[1]),
    .D(w_bus_wdata[1]),
    .CLK(clk85m),
    .CE(n23_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_bus_wdata_0_s0 (
    .Q(ff_bus_wdata[0]),
    .D(w_bus_wdata[0]),
    .CLK(clk85m),
    .CE(n23_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_port0_s0 (
    .Q(ff_port0),
    .D(n26_5),
    .CLK(clk85m),
    .CE(n23_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_port1_s0 (
    .Q(ff_port1),
    .D(n28_4),
    .CLK(clk85m),
    .CE(n23_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_port2_s0 (
    .Q(ff_port2),
    .D(n30_4),
    .CLK(clk85m),
    .CE(n23_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_port3_s0 (
    .Q(ff_port3),
    .D(n31_3),
    .CLK(clk85m),
    .CE(n23_3),
    .CLEAR(n36_6) 
);
  DFFC ff_bus_valid_s0 (
    .Q(ff_bus_valid),
    .D(n23_3),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFCE ff_1st_byte_7_s0 (
    .Q(w_register_data[7]),
    .D(ff_bus_wdata[7]),
    .CLK(clk85m),
    .CE(n1739_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_1st_byte_6_s0 (
    .Q(w_register_data[6]),
    .D(ff_bus_wdata[6]),
    .CLK(clk85m),
    .CE(n1739_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_1st_byte_5_s0 (
    .Q(w_register_data[5]),
    .D(ff_bus_wdata[5]),
    .CLK(clk85m),
    .CE(n1739_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_1st_byte_4_s0 (
    .Q(w_register_data[4]),
    .D(ff_bus_wdata[4]),
    .CLK(clk85m),
    .CE(n1739_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_1st_byte_3_s0 (
    .Q(w_register_data[3]),
    .D(ff_bus_wdata[3]),
    .CLK(clk85m),
    .CE(n1739_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_1st_byte_2_s0 (
    .Q(w_register_data[2]),
    .D(ff_bus_wdata[2]),
    .CLK(clk85m),
    .CE(n1739_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_1st_byte_1_s0 (
    .Q(w_register_data[1]),
    .D(ff_bus_wdata[1]),
    .CLK(clk85m),
    .CE(n1739_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_1st_byte_0_s0 (
    .Q(w_register_data[0]),
    .D(ff_bus_wdata[0]),
    .CLK(clk85m),
    .CE(n1739_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_register_write_s0 (
    .Q(w_register_write),
    .D(n96_3),
    .CLK(clk85m),
    .CE(ff_register_write_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_register_num_5_s0 (
    .Q(w_register_num[5]),
    .D(n123_3),
    .CLK(clk85m),
    .CE(ff_register_num_5_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_register_num_4_s0 (
    .Q(w_register_num[4]),
    .D(n124_3),
    .CLK(clk85m),
    .CE(ff_register_num_5_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_register_num_3_s0 (
    .Q(w_register_num[3]),
    .D(n125_3),
    .CLK(clk85m),
    .CE(ff_register_num_5_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_register_num_2_s0 (
    .Q(w_register_num[2]),
    .D(n126_3),
    .CLK(clk85m),
    .CE(ff_register_num_5_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_register_num_1_s0 (
    .Q(w_register_num[1]),
    .D(n127_3),
    .CLK(clk85m),
    .CE(ff_register_num_5_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_register_num_0_s0 (
    .Q(w_register_num[0]),
    .D(n128_3),
    .CLK(clk85m),
    .CE(ff_register_num_5_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_not_increment_s0 (
    .Q(ff_not_increment),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1759_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_valid_s0 (
    .Q(w_pulse1),
    .D(n243_8),
    .CLK(clk85m),
    .CE(ff_vram_valid_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_write_s0 (
    .Q(w_cpu_vram_write),
    .D(n219_5),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_7_s0 (
    .Q(w_cpu_vram_wdata[7]),
    .D(n223_6),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_6_s0 (
    .Q(w_cpu_vram_wdata[6]),
    .D(n224_6),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_5_s0 (
    .Q(w_cpu_vram_wdata[5]),
    .D(n225_6),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_4_s0 (
    .Q(w_cpu_vram_wdata[4]),
    .D(n226_6),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_3_s0 (
    .Q(w_cpu_vram_wdata[3]),
    .D(n227_6),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_2_s0 (
    .Q(w_cpu_vram_wdata[2]),
    .D(n228_6),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_1_s0 (
    .Q(w_cpu_vram_wdata[1]),
    .D(n229_6),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_0_s0 (
    .Q(w_cpu_vram_wdata[0]),
    .D(n230_6),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_4_s0 (
    .Q(reg_screen_mode[4]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1854_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_3_s0 (
    .Q(reg_screen_mode[3]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1854_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_2_s0 (
    .Q(reg_screen_mode[2]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1854_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_1_s0 (
    .Q(reg_screen_mode[1]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1857_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_0_s0 (
    .Q(reg_screen_mode[0]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1857_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_line_interrupt_enable_s0 (
    .Q(ff_line_interrupt_enable),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1854_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_magify_s0 (
    .Q(reg_sprite_magify),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1857_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_16x16_s0 (
    .Q(reg_sprite_16x16),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1857_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_frame_interrupt_enable_s0 (
    .Q(ff_frame_interrupt_enable),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1857_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_on_s0 (
    .Q(reg_display_on),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1857_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_name_table_base_17_s0 (
    .Q(reg_pattern_name_table_base[17]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1864_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_name_table_base_16_s0 (
    .Q(reg_pattern_name_table_base[16]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1864_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_name_table_base_15_s0 (
    .Q(reg_pattern_name_table_base[15]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1864_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_name_table_base_14_s0 (
    .Q(reg_pattern_name_table_base[14]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1864_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_name_table_base_13_s0 (
    .Q(reg_pattern_name_table_base[13]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1864_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_name_table_base_12_s0 (
    .Q(reg_pattern_name_table_base[12]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1864_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_name_table_base_11_s0 (
    .Q(reg_pattern_name_table_base[11]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1864_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_name_table_base_10_s0 (
    .Q(reg_pattern_name_table_base[10]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1864_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_17_s0 (
    .Q(reg_color_table_base[17]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1872_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_16_s0 (
    .Q(reg_color_table_base[16]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1872_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_15_s0 (
    .Q(reg_color_table_base[15]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1872_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_14_s0 (
    .Q(reg_color_table_base[14]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1872_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_13_s0 (
    .Q(reg_color_table_base[13]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1876_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_12_s0 (
    .Q(reg_color_table_base[12]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1876_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_11_s0 (
    .Q(reg_color_table_base[11]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1876_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_10_s0 (
    .Q(reg_color_table_base[10]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1876_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_9_s0 (
    .Q(reg_color_table_base[9]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1876_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_8_s0 (
    .Q(reg_color_table_base[8]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1876_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_7_s0 (
    .Q(reg_color_table_base[7]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1876_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_6_s0 (
    .Q(reg_color_table_base[6]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1876_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_generator_table_base_17_s0 (
    .Q(reg_pattern_generator_table_base[17]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1884_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_generator_table_base_16_s0 (
    .Q(reg_pattern_generator_table_base[16]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1884_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_generator_table_base_15_s0 (
    .Q(reg_pattern_generator_table_base[15]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1884_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_generator_table_base_14_s0 (
    .Q(reg_pattern_generator_table_base[14]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1884_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_generator_table_base_13_s0 (
    .Q(reg_pattern_generator_table_base[13]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1884_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_generator_table_base_12_s0 (
    .Q(reg_pattern_generator_table_base[12]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1884_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_generator_table_base_11_s0 (
    .Q(reg_pattern_generator_table_base[11]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1884_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_attribute_table_base_17_s0 (
    .Q(reg_sprite_attribute_table_base[17]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1891_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_attribute_table_base_16_s0 (
    .Q(reg_sprite_attribute_table_base[16]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1891_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_attribute_table_base_15_s0 (
    .Q(reg_sprite_attribute_table_base[15]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1891_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_attribute_table_base_14_s0 (
    .Q(reg_sprite_attribute_table_base[14]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1894_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_attribute_table_base_13_s0 (
    .Q(reg_sprite_attribute_table_base[13]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1894_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_attribute_table_base_12_s0 (
    .Q(reg_sprite_attribute_table_base[12]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1894_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_attribute_table_base_11_s0 (
    .Q(reg_sprite_attribute_table_base[11]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1894_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_attribute_table_base_10_s0 (
    .Q(reg_sprite_attribute_table_base[10]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1894_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_attribute_table_base_9_s0 (
    .Q(reg_sprite_attribute_table_base[9]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1894_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_attribute_table_base_8_s0 (
    .Q(reg_sprite_attribute_table_base[8]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1894_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_attribute_table_base_7_s0 (
    .Q(reg_sprite_attribute_table_base[7]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1894_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_pattern_generator_table_base_17_s0 (
    .Q(reg_sprite_pattern_generator_table_base[17]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1902_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_pattern_generator_table_base_16_s0 (
    .Q(reg_sprite_pattern_generator_table_base[16]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1902_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_pattern_generator_table_base_15_s0 (
    .Q(reg_sprite_pattern_generator_table_base[15]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1902_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_pattern_generator_table_base_14_s0 (
    .Q(reg_sprite_pattern_generator_table_base[14]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1902_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_pattern_generator_table_base_13_s0 (
    .Q(reg_sprite_pattern_generator_table_base[13]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1902_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_pattern_generator_table_base_12_s0 (
    .Q(reg_sprite_pattern_generator_table_base[12]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1902_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_pattern_generator_table_base_11_s0 (
    .Q(reg_sprite_pattern_generator_table_base[11]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1902_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_backdrop_color_7_s0 (
    .Q(reg_backdrop_color[7]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1909_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_backdrop_color_6_s0 (
    .Q(reg_backdrop_color[6]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1909_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_backdrop_color_5_s0 (
    .Q(reg_backdrop_color[5]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1909_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_backdrop_color_4_s0 (
    .Q(reg_backdrop_color[4]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1909_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_backdrop_color_3_s0 (
    .Q(reg_backdrop_color[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1909_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_backdrop_color_2_s0 (
    .Q(reg_backdrop_color[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1909_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_backdrop_color_1_s0 (
    .Q(reg_backdrop_color[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1909_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_backdrop_color_0_s0 (
    .Q(reg_backdrop_color[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1909_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_disable_s0 (
    .Q(reg_sprite_disable),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1917_5),
    .CLEAR(n36_6) 
);
  DFFPE ff_vram_type_s0 (
    .Q(ff_vram_type),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1917_5),
    .PRESET(n36_6) 
);
  DFFCE ff_color0_opaque_s0 (
    .Q(reg_color0_opaque),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1917_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_50hz_mode_s0 (
    .Q(reg_50hz_mode),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1920_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_interleaving_mode_s0 (
    .Q(reg_interleaving_mode),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1920_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_interlace_mode_s0 (
    .Q(reg_interlace_mode),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1920_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_212lines_mode_s0 (
    .Q(reg_212lines_mode),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1920_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_text_back_color_7_s0 (
    .Q(reg_text_back_color[7]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1924_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_text_back_color_6_s0 (
    .Q(reg_text_back_color[6]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1924_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_text_back_color_5_s0 (
    .Q(reg_text_back_color[5]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1924_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_text_back_color_4_s0 (
    .Q(reg_text_back_color[4]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1924_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_text_back_color_3_s0 (
    .Q(reg_text_back_color[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1924_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_text_back_color_2_s0 (
    .Q(reg_text_back_color[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1924_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_text_back_color_1_s0 (
    .Q(reg_text_back_color[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1924_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_text_back_color_0_s0 (
    .Q(reg_text_back_color[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1924_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_blink_period_7_s0 (
    .Q(reg_blink_period[7]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1932_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_blink_period_6_s0 (
    .Q(reg_blink_period[6]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1932_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_blink_period_5_s0 (
    .Q(reg_blink_period[5]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1932_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_blink_period_4_s0 (
    .Q(reg_blink_period[4]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1932_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_blink_period_3_s0 (
    .Q(reg_blink_period[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1932_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_blink_period_2_s0 (
    .Q(reg_blink_period[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1932_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_blink_period_1_s0 (
    .Q(reg_blink_period[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1932_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_blink_period_0_s0 (
    .Q(reg_blink_period[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1932_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_status_register_pointer_3_s0 (
    .Q(ff_status_register_pointer[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1940_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_status_register_pointer_2_s0 (
    .Q(ff_status_register_pointer[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1940_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_status_register_pointer_1_s0 (
    .Q(ff_status_register_pointer[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1940_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_status_register_pointer_0_s0 (
    .Q(ff_status_register_pointer[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1940_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_adjust_7_s0 (
    .Q(reg_display_adjust[7]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1944_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_adjust_6_s0 (
    .Q(reg_display_adjust[6]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1944_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_adjust_5_s0 (
    .Q(reg_display_adjust[5]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1944_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_adjust_4_s0 (
    .Q(reg_display_adjust[4]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1944_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_adjust_3_s0 (
    .Q(reg_display_adjust[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1944_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_adjust_2_s0 (
    .Q(reg_display_adjust[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1944_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_adjust_1_s0 (
    .Q(reg_display_adjust[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1944_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_adjust_0_s0 (
    .Q(reg_display_adjust[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1944_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_interrupt_line_7_s0 (
    .Q(reg_interrupt_line[7]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1952_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_interrupt_line_6_s0 (
    .Q(reg_interrupt_line[6]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1952_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_interrupt_line_5_s0 (
    .Q(reg_interrupt_line[5]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1952_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_interrupt_line_4_s0 (
    .Q(reg_interrupt_line[4]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1952_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_interrupt_line_3_s0 (
    .Q(reg_interrupt_line[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1952_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_interrupt_line_2_s0 (
    .Q(reg_interrupt_line[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1952_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_interrupt_line_1_s0 (
    .Q(reg_interrupt_line[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1952_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_interrupt_line_0_s0 (
    .Q(reg_interrupt_line[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1952_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_vertical_offset_7_s0 (
    .Q(reg_vertical_offset[7]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1967_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_vertical_offset_6_s0 (
    .Q(reg_vertical_offset[6]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1967_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_vertical_offset_5_s0 (
    .Q(reg_vertical_offset[5]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1967_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_vertical_offset_4_s0 (
    .Q(reg_vertical_offset[4]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1967_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_vertical_offset_3_s0 (
    .Q(reg_vertical_offset[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1967_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_vertical_offset_2_s0 (
    .Q(reg_vertical_offset[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1967_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_vertical_offset_1_s0 (
    .Q(reg_vertical_offset[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1967_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_vertical_offset_0_s0 (
    .Q(reg_vertical_offset[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1967_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_scroll_planes_s0 (
    .Q(reg_scroll_planes),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1975_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_left_mask_s0 (
    .Q(reg_left_mask),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1975_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_yjk_mode_s0 (
    .Q(reg_yjk_mode),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1975_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_yae_mode_s0 (
    .Q(reg_yae_mode),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1975_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_l_2_s0 (
    .Q(reg_horizontal_offset_l[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1986_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_l_1_s0 (
    .Q(reg_horizontal_offset_l[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1986_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_l_0_s0 (
    .Q(reg_horizontal_offset_l[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1986_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_8_s0 (
    .Q(reg_horizontal_offset_h[8]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1980_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_7_s0 (
    .Q(reg_horizontal_offset_h[7]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1980_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_6_s0 (
    .Q(reg_horizontal_offset_h[6]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1980_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_5_s0 (
    .Q(reg_horizontal_offset_h[5]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1980_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_4_s0 (
    .Q(reg_horizontal_offset_h[4]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1980_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_3_s0 (
    .Q(reg_horizontal_offset_h[3]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1980_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_high_speed_mode_s0 (
    .Q(reg_command_high_speed_mode),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1960_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_ext_palette_mode_s0 (
    .Q(reg_ext_palette_mode),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1960_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_ext_command_mode_s0 (
    .Q(reg_ext_command_mode),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1960_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram256k_mode_s0 (
    .Q(reg_vram256k_mode),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1960_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_palette_valid_s0 (
    .Q(w_palette_valid),
    .D(n1043_6),
    .CLK(clk85m),
    .CE(ff_color_palette_valid_6),
    .CLEAR(n36_6) 
);
  DFFE ff_palette_r_4_s0 (
    .Q(w_palette_r[4]),
    .D(n987_3),
    .CLK(clk85m),
    .CE(ff_palette_r_4_6) 
);
  DFFE ff_palette_r_3_s0 (
    .Q(w_palette_r[3]),
    .D(n988_3),
    .CLK(clk85m),
    .CE(ff_palette_r_4_6) 
);
  DFFE ff_palette_r_2_s0 (
    .Q(w_palette_r[2]),
    .D(n989_3),
    .CLK(clk85m),
    .CE(ff_palette_r_4_6) 
);
  DFFE ff_palette_r_1_s0 (
    .Q(w_palette_r[1]),
    .D(n990_6),
    .CLK(clk85m),
    .CE(ff_palette_r_4_6) 
);
  DFFE ff_palette_r_0_s0 (
    .Q(w_palette_r[0]),
    .D(n991_6),
    .CLK(clk85m),
    .CE(ff_palette_r_4_6) 
);
  DFFE ff_palette_g_4_s0 (
    .Q(w_palette_g[4]),
    .D(n995_3),
    .CLK(clk85m),
    .CE(ff_palette_g_4_5) 
);
  DFFE ff_palette_g_3_s0 (
    .Q(w_palette_g[3]),
    .D(n996_3),
    .CLK(clk85m),
    .CE(ff_palette_g_4_5) 
);
  DFFE ff_palette_g_2_s0 (
    .Q(w_palette_g[2]),
    .D(n997_3),
    .CLK(clk85m),
    .CE(ff_palette_g_4_5) 
);
  DFFE ff_palette_g_1_s0 (
    .Q(w_palette_g[1]),
    .D(n990_6),
    .CLK(clk85m),
    .CE(ff_palette_g_4_5) 
);
  DFFE ff_palette_g_0_s0 (
    .Q(w_palette_g[0]),
    .D(n991_6),
    .CLK(clk85m),
    .CE(ff_palette_g_4_5) 
);
  DFFE ff_palette_b_4_s0 (
    .Q(w_palette_b[4]),
    .D(n995_3),
    .CLK(clk85m),
    .CE(ff_palette_b_4_5) 
);
  DFFE ff_palette_b_3_s0 (
    .Q(w_palette_b[3]),
    .D(n996_3),
    .CLK(clk85m),
    .CE(ff_palette_b_4_5) 
);
  DFFE ff_palette_b_2_s0 (
    .Q(w_palette_b[2]),
    .D(n997_3),
    .CLK(clk85m),
    .CE(ff_palette_b_4_5) 
);
  DFFE ff_palette_b_1_s0 (
    .Q(w_palette_b[1]),
    .D(n990_6),
    .CLK(clk85m),
    .CE(ff_palette_b_4_5) 
);
  DFFE ff_palette_b_0_s0 (
    .Q(w_palette_b[0]),
    .D(n991_6),
    .CLK(clk85m),
    .CE(ff_palette_b_4_5) 
);
  DFF ff_status_register_7_s0 (
    .Q(ff_status_register[7]),
    .D(n1130_37),
    .CLK(clk85m) 
);
  DFF ff_status_register_6_s0 (
    .Q(ff_status_register[6]),
    .D(n1131_36),
    .CLK(clk85m) 
);
  DFF ff_status_register_5_s0 (
    .Q(ff_status_register[5]),
    .D(n1132_38),
    .CLK(clk85m) 
);
  DFF ff_status_register_4_s0 (
    .Q(ff_status_register[4]),
    .D(n1133_35),
    .CLK(clk85m) 
);
  DFF ff_status_register_3_s0 (
    .Q(ff_status_register[3]),
    .D(n1134_39),
    .CLK(clk85m) 
);
  DFF ff_status_register_1_s0 (
    .Q(ff_status_register[1]),
    .D(n1136_41),
    .CLK(clk85m) 
);
  DFF ff_status_register_0_s0 (
    .Q(ff_status_register[0]),
    .D(n1137_39),
    .CLK(clk85m) 
);
  DFFC ff_bus_rdata_en_s0 (
    .Q(w_bus_vdp_rdata_en),
    .D(n1183_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFE ff_bus_rdata_7_s0 (
    .Q(w_bus_vdp_rdata[7]),
    .D(n1175_3),
    .CLK(clk85m),
    .CE(ff_reset_n2_1) 
);
  DFFE ff_bus_rdata_6_s0 (
    .Q(w_bus_vdp_rdata[6]),
    .D(n1176_3),
    .CLK(clk85m),
    .CE(ff_reset_n2_1) 
);
  DFFE ff_bus_rdata_5_s0 (
    .Q(w_bus_vdp_rdata[5]),
    .D(n1177_3),
    .CLK(clk85m),
    .CE(ff_reset_n2_1) 
);
  DFFE ff_bus_rdata_4_s0 (
    .Q(w_bus_vdp_rdata[4]),
    .D(n1178_3),
    .CLK(clk85m),
    .CE(ff_reset_n2_1) 
);
  DFFE ff_bus_rdata_3_s0 (
    .Q(w_bus_vdp_rdata[3]),
    .D(n1179_3),
    .CLK(clk85m),
    .CE(ff_reset_n2_1) 
);
  DFFE ff_bus_rdata_2_s0 (
    .Q(w_bus_vdp_rdata[2]),
    .D(n1180_3),
    .CLK(clk85m),
    .CE(ff_reset_n2_1) 
);
  DFFE ff_bus_rdata_1_s0 (
    .Q(w_bus_vdp_rdata[1]),
    .D(n1181_3),
    .CLK(clk85m),
    .CE(ff_reset_n2_1) 
);
  DFFE ff_bus_rdata_0_s0 (
    .Q(w_bus_vdp_rdata[0]),
    .D(n1182_3),
    .CLK(clk85m),
    .CE(ff_reset_n2_1) 
);
  DFFP ff_bus_ready_s0 (
    .Q(ff_bus_ready),
    .D(n47_8),
    .CLK(clk85m),
    .PRESET(n36_6) 
);
  DFFCE ff_2nd_access_s1 (
    .Q(ff_2nd_access),
    .D(n131_5),
    .CLK(clk85m),
    .CE(n1733_7),
    .CLEAR(n36_6) 
);
defparam ff_2nd_access_s1.INIT=1'b0;
  DFFCE ff_register_pointer_5_s1 (
    .Q(ff_register_pointer[5]),
    .D(n200_3),
    .CLK(clk85m),
    .CE(ff_register_pointer_5_8),
    .CLEAR(n36_6) 
);
defparam ff_register_pointer_5_s1.INIT=1'b0;
  DFFCE ff_register_pointer_4_s1 (
    .Q(ff_register_pointer[4]),
    .D(n201_3),
    .CLK(clk85m),
    .CE(ff_register_pointer_5_8),
    .CLEAR(n36_6) 
);
defparam ff_register_pointer_4_s1.INIT=1'b0;
  DFFCE ff_register_pointer_3_s1 (
    .Q(ff_register_pointer[3]),
    .D(n202_3),
    .CLK(clk85m),
    .CE(ff_register_pointer_5_8),
    .CLEAR(n36_6) 
);
defparam ff_register_pointer_3_s1.INIT=1'b0;
  DFFCE ff_register_pointer_2_s1 (
    .Q(ff_register_pointer[2]),
    .D(n203_3),
    .CLK(clk85m),
    .CE(ff_register_pointer_5_8),
    .CLEAR(n36_6) 
);
defparam ff_register_pointer_2_s1.INIT=1'b0;
  DFFCE ff_register_pointer_1_s1 (
    .Q(ff_register_pointer[1]),
    .D(n204_3),
    .CLK(clk85m),
    .CE(ff_register_pointer_5_8),
    .CLEAR(n36_6) 
);
defparam ff_register_pointer_1_s1.INIT=1'b0;
  DFFCE ff_register_pointer_0_s1 (
    .Q(ff_register_pointer[0]),
    .D(n205_3),
    .CLK(clk85m),
    .CE(ff_register_pointer_5_8),
    .CLEAR(n36_6) 
);
defparam ff_register_pointer_0_s1.INIT=1'b0;
  DFFCE ff_vram_address_17_s1 (
    .Q(w_cpu_vram_address[17]),
    .D(n395_3),
    .CLK(clk85m),
    .CE(ff_vram_address_17_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_17_s1.INIT=1'b0;
  DFFCE ff_vram_address_16_s1 (
    .Q(w_cpu_vram_address[16]),
    .D(n396_3),
    .CLK(clk85m),
    .CE(ff_vram_address_17_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_16_s1.INIT=1'b0;
  DFFCE ff_vram_address_15_s1 (
    .Q(w_cpu_vram_address[15]),
    .D(n397_3),
    .CLK(clk85m),
    .CE(ff_vram_address_17_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_15_s1.INIT=1'b0;
  DFFCE ff_vram_address_14_s1 (
    .Q(w_cpu_vram_address[14]),
    .D(n398_3),
    .CLK(clk85m),
    .CE(ff_vram_address_17_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_14_s1.INIT=1'b0;
  DFFCE ff_vram_address_13_s1 (
    .Q(w_cpu_vram_address[13]),
    .D(n381_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_13_s1.INIT=1'b0;
  DFFCE ff_vram_address_12_s1 (
    .Q(w_cpu_vram_address[12]),
    .D(n382_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_12_s1.INIT=1'b0;
  DFFCE ff_vram_address_11_s1 (
    .Q(w_cpu_vram_address[11]),
    .D(n383_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_11_s1.INIT=1'b0;
  DFFCE ff_vram_address_10_s1 (
    .Q(w_cpu_vram_address[10]),
    .D(n384_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_10_s1.INIT=1'b0;
  DFFCE ff_vram_address_9_s1 (
    .Q(w_cpu_vram_address[9]),
    .D(n385_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_9_s1.INIT=1'b0;
  DFFCE ff_vram_address_8_s1 (
    .Q(w_cpu_vram_address[8]),
    .D(n386_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_8_s1.INIT=1'b0;
  DFFCE ff_vram_address_7_s1 (
    .Q(w_cpu_vram_address[7]),
    .D(n387_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_7_s1.INIT=1'b0;
  DFFCE ff_vram_address_6_s1 (
    .Q(w_cpu_vram_address[6]),
    .D(n388_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_6_s1.INIT=1'b0;
  DFFCE ff_vram_address_5_s1 (
    .Q(w_cpu_vram_address[5]),
    .D(n389_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_5_s1.INIT=1'b0;
  DFFCE ff_vram_address_4_s1 (
    .Q(w_cpu_vram_address[4]),
    .D(n390_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_4_s1.INIT=1'b0;
  DFFCE ff_vram_address_3_s1 (
    .Q(w_cpu_vram_address[3]),
    .D(n391_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_3_s1.INIT=1'b0;
  DFFCE ff_vram_address_2_s1 (
    .Q(w_cpu_vram_address[2]),
    .D(n392_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_2_s1.INIT=1'b0;
  DFFCE ff_vram_address_1_s1 (
    .Q(w_cpu_vram_address[1]),
    .D(n393_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_1_s1.INIT=1'b0;
  DFFCE ff_vram_address_0_s1 (
    .Q(w_cpu_vram_address[0]),
    .D(n394_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_0_s1.INIT=1'b0;
  DFFCE ff_color_palette_address_7_s1 (
    .Q(w_palette_num[7]),
    .D(n1062_3),
    .CLK(clk85m),
    .CE(n932_3),
    .CLEAR(n36_6) 
);
defparam ff_color_palette_address_7_s1.INIT=1'b0;
  DFFCE ff_color_palette_address_6_s1 (
    .Q(w_palette_num[6]),
    .D(n1063_3),
    .CLK(clk85m),
    .CE(n932_3),
    .CLEAR(n36_6) 
);
defparam ff_color_palette_address_6_s1.INIT=1'b0;
  DFFCE ff_color_palette_address_5_s1 (
    .Q(w_palette_num[5]),
    .D(n1064_3),
    .CLK(clk85m),
    .CE(n932_3),
    .CLEAR(n36_6) 
);
defparam ff_color_palette_address_5_s1.INIT=1'b0;
  DFFCE ff_color_palette_address_4_s1 (
    .Q(w_palette_num[4]),
    .D(n1065_3),
    .CLK(clk85m),
    .CE(n932_3),
    .CLEAR(n36_6) 
);
defparam ff_color_palette_address_4_s1.INIT=1'b0;
  DFFCE ff_color_palette_address_3_s1 (
    .Q(w_palette_num[3]),
    .D(n1066_3),
    .CLK(clk85m),
    .CE(n932_3),
    .CLEAR(n36_6) 
);
defparam ff_color_palette_address_3_s1.INIT=1'b0;
  DFFCE ff_color_palette_address_2_s1 (
    .Q(w_palette_num[2]),
    .D(n1067_3),
    .CLK(clk85m),
    .CE(n932_3),
    .CLEAR(n36_6) 
);
defparam ff_color_palette_address_2_s1.INIT=1'b0;
  DFFCE ff_color_palette_address_1_s1 (
    .Q(w_palette_num[1]),
    .D(n1068_3),
    .CLK(clk85m),
    .CE(n932_3),
    .CLEAR(n36_6) 
);
defparam ff_color_palette_address_1_s1.INIT=1'b0;
  DFFCE ff_color_palette_address_0_s1 (
    .Q(w_palette_num[0]),
    .D(n1069_3),
    .CLK(clk85m),
    .CE(n932_3),
    .CLEAR(n36_6) 
);
defparam ff_color_palette_address_0_s1.INIT=1'b0;
  DFFCE ff_color_palette_phase_1_s1 (
    .Q(ff_color_palette_phase[1]),
    .D(n1070_7),
    .CLK(clk85m),
    .CE(n933_3),
    .CLEAR(n36_6) 
);
defparam ff_color_palette_phase_1_s1.INIT=1'b0;
  DFFCE ff_color_palette_phase_0_s1 (
    .Q(ff_color_palette_phase[0]),
    .D(n1071_8),
    .CLK(clk85m),
    .CE(n933_3),
    .CLEAR(n36_6) 
);
defparam ff_color_palette_phase_0_s1.INIT=1'b0;
  DFFCE ff_frame_interrupt_s1 (
    .Q(ff_frame_interrupt),
    .D(n1232_10),
    .CLK(clk85m),
    .CE(n1232_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_line_interrupt_s1 (
    .Q(ff_line_interrupt),
    .D(n1235_10),
    .CLK(clk85m),
    .CE(n1235_8),
    .CLEAR(n36_6) 
);
  DFFS ff_status_register_2_s1 (
    .Q(ff_status_register[2]),
    .D(n1135_32),
    .CLK(clk85m),
    .SET(n1135_34) 
);
  DFFC ff_busy_s5 (
    .Q(ff_busy),
    .D(n254_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_busy_s5.INIT=1'b0;
  DFFC ff_vram_address_inc_s5 (
    .Q(w_pulse2),
    .D(n255_11),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_inc_s5.INIT=1'b0;
  MUX2_LUT5 n1137_s29 (
    .O(n1137_31),
    .I0(n1137_28),
    .I1(n1137_29),
    .S0(ff_status_register_pointer[1]) 
);
  MUX2_LUT5 n1137_s28 (
    .O(n1137_33),
    .I0(n1137_41),
    .I1(n1137_37),
    .S0(ff_status_register_pointer[1]) 
);
  MUX2_LUT6 n1137_s23 (
    .O(n1137_35),
    .I0(n1137_33),
    .I1(n1137_31),
    .S0(ff_status_register_pointer[2]) 
);
  INV ff_color_palette_valid_s3 (
    .O(ff_color_palette_valid_6),
    .I(w_register_write) 
);
  INV n131_s2 (
    .O(n131_5),
    .I(ff_2nd_access) 
);
  INV n243_s3 (
    .O(n243_8),
    .I(w_pulse1) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_cpu_interface */
module vdp_timing_control_ssg (
  clk85m,
  n36_6,
  reg_212lines_mode,
  n103_7,
  n1232_14,
  reg_50hz_mode,
  reg_interlace_mode,
  n103_8,
  n62_8,
  reg_horizontal_offset_l,
  reg_horizontal_offset_h,
  reg_display_adjust,
  reg_vertical_offset,
  reg_blink_period,
  w_pre_vram_refresh,
  w_screen_v_active,
  ff_interleaving_page,
  w_h_count_end,
  w_h_count_end_13,
  w_h_count_end_14,
  ff_v_active_8,
  w_horizontal_offset_l,
  w_h_count,
  ff_half_count,
  w_v_count,
  ff_blink_base,
  w_screen_pos_x_Z,
  w_screen_pos_y_Z,
  w_pixel_pos_x_Z,
  w_pixel_pos_y_Z,
  w_screen_pos_y
)
;
input clk85m;
input n36_6;
input reg_212lines_mode;
input n103_7;
input n1232_14;
input reg_50hz_mode;
input reg_interlace_mode;
input n103_8;
input n62_8;
input [2:0] reg_horizontal_offset_l;
input [8:3] reg_horizontal_offset_h;
input [7:4] reg_display_adjust;
input [7:0] reg_vertical_offset;
input [7:0] reg_blink_period;
output w_pre_vram_refresh;
output w_screen_v_active;
output ff_interleaving_page;
output w_h_count_end;
output w_h_count_end_13;
output w_h_count_end_14;
output ff_v_active_8;
output [2:0] w_horizontal_offset_l;
output [11:0] w_h_count;
output [12:0] ff_half_count;
output [9:0] w_v_count;
output [0:0] ff_blink_base;
output [13:0] w_screen_pos_x_Z;
output [7:3] w_screen_pos_y_Z;
output [8:3] w_pixel_pos_x_Z;
output [7:0] w_pixel_pos_y_Z;
output [7:0] w_screen_pos_y;
wire n78_3;
wire n138_3;
wire n264_3;
wire ff_v_active_5;
wire n423_7;
wire n422_7;
wire n421_7;
wire n420_7;
wire n387_7;
wire n386_7;
wire n385_7;
wire n163_7;
wire n161_7;
wire n160_7;
wire n158_7;
wire n156_7;
wire n155_7;
wire n102_7;
wire n100_7;
wire n99_7;
wire n96_7;
wire n95_7;
wire n93_7;
wire n61_7;
wire n60_7;
wire n58_7;
wire n57_7;
wire n55_7;
wire n53_7;
wire n52_7;
wire n51_7;
wire n309_11;
wire w_h_count_end_12;
wire n138_4;
wire n138_5;
wire n379_4;
wire n264_4;
wire n264_5;
wire ff_blink_counter_3_9;
wire ff_blink_counter_3_10;
wire ff_interleaving_page_9;
wire n423_9;
wire n422_8;
wire n422_9;
wire n421_9;
wire n420_8;
wire n159_8;
wire n103_8_0;
wire n99_8;
wire n97_8;
wire n95_8;
wire n56_8;
wire n54_8;
wire n51_8;
wire n309_12;
wire w_h_count_end_15;
wire n379_5;
wire n264_6;
wire ff_v_active_7;
wire ff_blink_counter_3_11;
wire ff_blink_counter_3_12;
wire ff_interleaving_page_10;
wire n421_10;
wire n379_6;
wire n379_8;
wire ff_v_active_9;
wire ff_v_active_11;
wire n420_11;
wire n421_12;
wire n94_10;
wire n98_10;
wire n379_11;
wire n101_10;
wire n103_10;
wire n379_13;
wire n156_10;
wire n157_10;
wire n54_10;
wire n97_10;
wire n160_10;
wire n162_9;
wire n58_10;
wire n59_9;
wire n443_9;
wire ff_interleaving_page_12;
wire ff_blink_counter_3_14;
wire n164_10;
wire n379_15;
wire n94_12;
wire n98_12;
wire n101_12;
wire n104_9;
wire n105_9;
wire n423_11;
wire n159_10;
wire n56_10;
wire w_pixel_pos_x_3_2;
wire w_pixel_pos_x_4_2;
wire w_pixel_pos_x_5_2;
wire w_pixel_pos_x_6_2;
wire w_pixel_pos_x_7_2;
wire w_pixel_pos_x_8_0_COUT;
wire w_screen_pos_y_3_1;
wire w_screen_pos_y_3_2;
wire w_screen_pos_y_5_1;
wire w_screen_pos_y_5_2;
wire w_screen_pos_y_6_1;
wire w_screen_pos_y_6_2;
wire w_screen_pos_y_7_1;
wire w_screen_pos_y_7_2;
wire w_screen_pos_y_8_1;
wire w_screen_pos_y_9_6;
wire w_screen_pos_y_0_4;
wire w_screen_pos_y_1_5;
wire w_screen_pos_y_2_5;
wire w_screen_pos_y_4_5;
wire w_screen_pos_y_5_4;
wire w_screen_pos_y_6_4;
wire w_screen_pos_y_7_4;
wire w_screen_pos_y_8_4;
wire w_screen_pos_y_9_1_COUT;
wire w_pixel_pos_y_0_2;
wire w_pixel_pos_y_1_2;
wire w_pixel_pos_y_2_2;
wire w_pixel_pos_y_3_2;
wire w_pixel_pos_y_4_2;
wire w_pixel_pos_y_5_2;
wire w_pixel_pos_y_6_2;
wire w_pixel_pos_y_7_0_COUT;
wire w_screen_pos_y_1_8;
wire w_screen_pos_y_1_7;
wire w_screen_pos_y_2_8;
wire w_screen_pos_y_2_7;
wire w_screen_pos_y_4_8;
wire w_screen_pos_y_4_7;
wire w_screen_pos_y_3_7;
wire n296_6;
wire n222_5;
wire w_screen_pos_y_9_9;
wire n62_9;
wire w_screen_pos_x_7_12;
wire [12:8] w_screen_pos_x;
wire [8:3] ff_horizontal_offset_h;
wire [4:2] ff_top_line;
wire [3:1] ff_blink_base_0;
wire [3:0] ff_blink_counter;
wire [8:3] w_pixel_pos_x;
wire [9:8] w_screen_pos_y_0;
wire [7:0] w_pixel_pos_y;
wire VCC;
wire GND;
  LUT2 n78_s0 (
    .F(n78_3),
    .I0(w_v_count[0]),
    .I1(w_h_count_end) 
);
defparam n78_s0.INIT=4'h8;
  LUT4 w_h_count_end_s8 (
    .F(w_h_count_end),
    .I0(w_h_count[8]),
    .I1(w_h_count_end_12),
    .I2(w_h_count_end_13),
    .I3(w_h_count_end_14) 
);
defparam w_h_count_end_s8.INIT=16'h4000;
  LUT3 n138_s0 (
    .F(n138_3),
    .I0(w_h_count_end_12),
    .I1(n138_4),
    .I2(n138_5) 
);
defparam n138_s0.INIT=8'h80;
  LUT4 n264_s0 (
    .F(n264_3),
    .I0(w_screen_pos_y[2]),
    .I1(w_screen_pos_y[3]),
    .I2(n264_4),
    .I3(n264_5) 
);
defparam n264_s0.INIT=16'h8000;
  LUT4 ff_v_active_s2 (
    .F(ff_v_active_5),
    .I0(n379_4),
    .I1(n264_3),
    .I2(ff_v_active_11),
    .I3(w_h_count_end) 
);
defparam ff_v_active_s2.INIT=16'hFE00;
  LUT3 w_screen_pos_x_9_s3 (
    .F(w_screen_pos_x[9]),
    .I0(ff_half_count[7]),
    .I1(ff_half_count[8]),
    .I2(ff_half_count[9]) 
);
defparam w_screen_pos_x_9_s3.INIT=8'h1E;
  LUT4 n423_s2 (
    .F(n423_7),
    .I0(n423_11),
    .I1(n423_9),
    .I2(ff_blink_counter[0]),
    .I3(ff_blink_counter_3_10) 
);
defparam n423_s2.INIT=16'h000D;
  LUT4 n422_s2 (
    .F(n422_7),
    .I0(n423_11),
    .I1(n422_8),
    .I2(ff_blink_counter_3_10),
    .I3(n422_9) 
);
defparam n422_s2.INIT=16'h0D00;
  LUT4 n421_s2 (
    .F(n421_7),
    .I0(n421_12),
    .I1(ff_blink_counter_3_10),
    .I2(ff_blink_counter[2]),
    .I3(n421_9) 
);
defparam n421_s2.INIT=16'h0130;
  LUT4 n420_s2 (
    .F(n420_7),
    .I0(n420_8),
    .I1(ff_blink_counter_3_10),
    .I2(ff_blink_counter[3]),
    .I3(n420_11) 
);
defparam n420_s2.INIT=16'h0230;
  LUT3 n387_s2 (
    .F(n387_7),
    .I0(ff_blink_counter_3_9),
    .I1(ff_blink_base[0]),
    .I2(ff_blink_base_0[1]) 
);
defparam n387_s2.INIT=8'h14;
  LUT3 n386_s2 (
    .F(n386_7),
    .I0(ff_blink_base[0]),
    .I1(ff_blink_base_0[1]),
    .I2(ff_blink_base_0[2]) 
);
defparam n386_s2.INIT=8'h78;
  LUT4 n385_s2 (
    .F(n385_7),
    .I0(ff_blink_base[0]),
    .I1(ff_blink_base_0[1]),
    .I2(ff_blink_base_0[2]),
    .I3(ff_blink_base_0[3]) 
);
defparam n385_s2.INIT=16'h7D80;
  LUT3 n163_s2 (
    .F(n163_7),
    .I0(n379_4),
    .I1(w_v_count[0]),
    .I2(w_v_count[1]) 
);
defparam n163_s2.INIT=8'h14;
  LUT4 n161_s2 (
    .F(n161_7),
    .I0(w_v_count[2]),
    .I1(n103_7),
    .I2(n379_4),
    .I3(w_v_count[3]) 
);
defparam n161_s2.INIT=16'h0708;
  LUT3 n160_s2 (
    .F(n160_7),
    .I0(n379_4),
    .I1(w_v_count[4]),
    .I2(n160_10) 
);
defparam n160_s2.INIT=8'h14;
  LUT4 n158_s2 (
    .F(n158_7),
    .I0(w_v_count[5]),
    .I1(n159_8),
    .I2(n379_4),
    .I3(w_v_count[6]) 
);
defparam n158_s2.INIT=16'h0708;
  LUT2 n156_s2 (
    .F(n156_7),
    .I0(w_v_count[8]),
    .I1(n156_10) 
);
defparam n156_s2.INIT=4'h6;
  LUT4 n155_s2 (
    .F(n155_7),
    .I0(w_v_count[8]),
    .I1(n156_10),
    .I2(n379_4),
    .I3(w_v_count[9]) 
);
defparam n155_s2.INIT=16'h0708;
  LUT4 n102_s2 (
    .F(n102_7),
    .I0(ff_half_count[2]),
    .I1(n103_8_0),
    .I2(n78_3),
    .I3(ff_half_count[3]) 
);
defparam n102_s2.INIT=16'h0708;
  LUT4 n100_s2 (
    .F(n100_7),
    .I0(ff_half_count[4]),
    .I1(n101_10),
    .I2(n78_3),
    .I3(ff_half_count[5]) 
);
defparam n100_s2.INIT=16'h0708;
  LUT4 n99_s2 (
    .F(n99_7),
    .I0(n101_10),
    .I1(n99_8),
    .I2(n78_3),
    .I3(ff_half_count[6]) 
);
defparam n99_s2.INIT=16'h0708;
  LUT4 n96_s2 (
    .F(n96_7),
    .I0(ff_half_count[8]),
    .I1(n97_8),
    .I2(n78_3),
    .I3(ff_half_count[9]) 
);
defparam n96_s2.INIT=16'h0708;
  LUT4 n95_s2 (
    .F(n95_7),
    .I0(n97_8),
    .I1(n95_8),
    .I2(n78_3),
    .I3(ff_half_count[10]) 
);
defparam n95_s2.INIT=16'h0708;
  LUT4 n93_s2 (
    .F(n93_7),
    .I0(ff_half_count[11]),
    .I1(n94_10),
    .I2(n78_3),
    .I3(ff_half_count[12]) 
);
defparam n93_s2.INIT=16'h0708;
  LUT2 n61_s2 (
    .F(n61_7),
    .I0(w_h_count[0]),
    .I1(w_h_count[1]) 
);
defparam n61_s2.INIT=4'h6;
  LUT3 n60_s2 (
    .F(n60_7),
    .I0(w_h_count[0]),
    .I1(w_h_count[1]),
    .I2(w_h_count[2]) 
);
defparam n60_s2.INIT=8'h78;
  LUT3 n58_s2 (
    .F(n58_7),
    .I0(w_h_count_end),
    .I1(w_h_count[4]),
    .I2(n58_10) 
);
defparam n58_s2.INIT=8'h14;
  LUT4 n57_s2 (
    .F(n57_7),
    .I0(w_h_count[4]),
    .I1(n58_10),
    .I2(w_h_count_end),
    .I3(w_h_count[5]) 
);
defparam n57_s2.INIT=16'h0708;
  LUT4 n55_s2 (
    .F(n55_7),
    .I0(w_h_count[6]),
    .I1(n56_8),
    .I2(w_h_count_end),
    .I3(w_h_count[7]) 
);
defparam n55_s2.INIT=16'h0708;
  LUT4 n53_s2 (
    .F(n53_7),
    .I0(w_h_count[8]),
    .I1(n54_8),
    .I2(w_h_count_end),
    .I3(w_h_count[9]) 
);
defparam n53_s2.INIT=16'h0708;
  LUT4 n52_s2 (
    .F(n52_7),
    .I0(w_h_count[8]),
    .I1(w_h_count[9]),
    .I2(n54_8),
    .I3(w_h_count[10]) 
);
defparam n52_s2.INIT=16'h7F80;
  LUT4 n51_s2 (
    .F(n51_7),
    .I0(n54_8),
    .I1(n51_8),
    .I2(w_h_count_end),
    .I3(w_h_count[11]) 
);
defparam n51_s2.INIT=16'h0708;
  LUT4 n309_s6 (
    .F(n309_11),
    .I0(ff_half_count[10]),
    .I1(ff_half_count[11]),
    .I2(ff_half_count[12]),
    .I3(n309_12) 
);
defparam n309_s6.INIT=16'h0001;
  LUT2 w_screen_pos_x_8_s4 (
    .F(w_screen_pos_x[8]),
    .I0(ff_half_count[7]),
    .I1(ff_half_count[8]) 
);
defparam w_screen_pos_x_8_s4.INIT=4'h9;
  LUT3 w_screen_pos_x_11_s4 (
    .F(w_screen_pos_x[11]),
    .I0(ff_half_count[10]),
    .I1(n309_12),
    .I2(ff_half_count[11]) 
);
defparam w_screen_pos_x_11_s4.INIT=8'hE1;
  LUT4 w_screen_pos_x_12_s4 (
    .F(w_screen_pos_x[12]),
    .I0(ff_half_count[10]),
    .I1(ff_half_count[11]),
    .I2(n309_12),
    .I3(ff_half_count[12]) 
);
defparam w_screen_pos_x_12_s4.INIT=16'hFE01;
  LUT4 w_h_count_end_s9 (
    .F(w_h_count_end_12),
    .I0(w_h_count[6]),
    .I1(w_h_count[10]),
    .I2(w_h_count[11]),
    .I3(w_h_count_end_15) 
);
defparam w_h_count_end_s9.INIT=16'h1000;
  LUT3 w_h_count_end_s10 (
    .F(w_h_count_end_13),
    .I0(w_h_count[0]),
    .I1(w_h_count[1]),
    .I2(w_h_count[2]) 
);
defparam w_h_count_end_s10.INIT=8'h80;
  LUT3 w_h_count_end_s11 (
    .F(w_h_count_end_14),
    .I0(w_h_count[4]),
    .I1(w_h_count[3]),
    .I2(w_h_count[5]) 
);
defparam w_h_count_end_s11.INIT=8'h40;
  LUT4 n138_s1 (
    .F(n138_4),
    .I0(w_h_count[2]),
    .I1(w_h_count[3]),
    .I2(w_h_count[5]),
    .I3(w_h_count[4]) 
);
defparam n138_s1.INIT=16'h0100;
  LUT4 n138_s2 (
    .F(n138_5),
    .I0(w_h_count[0]),
    .I1(w_h_count[1]),
    .I2(w_h_count[8]),
    .I3(w_v_count[0]) 
);
defparam n138_s2.INIT=16'h0100;
  LUT3 n379_s1 (
    .F(n379_4),
    .I0(w_v_count[8]),
    .I1(n379_5),
    .I2(w_v_count[9]) 
);
defparam n379_s1.INIT=8'h10;
  LUT2 n264_s1 (
    .F(n264_4),
    .I0(w_v_count[0]),
    .I1(n264_6) 
);
defparam n264_s1.INIT=4'h8;
  LUT4 n264_s2 (
    .F(n264_5),
    .I0(w_screen_pos_y[5]),
    .I1(w_screen_pos_y[6]),
    .I2(w_screen_pos_y_0[8]),
    .I3(w_screen_pos_y_0[9]) 
);
defparam n264_s2.INIT=16'h8000;
  LUT4 ff_blink_counter_3_s4 (
    .F(ff_blink_counter_3_9),
    .I0(ff_blink_base_0[1]),
    .I1(ff_blink_base_0[2]),
    .I2(ff_blink_base[0]),
    .I3(ff_blink_base_0[3]) 
);
defparam ff_blink_counter_3_s4.INIT=16'h1000;
  LUT2 ff_blink_counter_3_s5 (
    .F(ff_blink_counter_3_10),
    .I0(ff_blink_counter_3_11),
    .I1(ff_blink_counter_3_12) 
);
defparam ff_blink_counter_3_s5.INIT=4'h8;
  LUT3 ff_interleaving_page_s4 (
    .F(ff_interleaving_page_9),
    .I0(ff_interleaving_page_10),
    .I1(n423_11),
    .I2(ff_blink_counter_3_9) 
);
defparam ff_interleaving_page_s4.INIT=8'h40;
  LUT3 n423_s4 (
    .F(n423_9),
    .I0(reg_blink_period[0]),
    .I1(reg_blink_period[4]),
    .I2(ff_interleaving_page) 
);
defparam n423_s4.INIT=8'hCA;
  LUT3 n422_s3 (
    .F(n422_8),
    .I0(reg_blink_period[1]),
    .I1(reg_blink_period[5]),
    .I2(ff_interleaving_page) 
);
defparam n422_s3.INIT=8'hCA;
  LUT2 n422_s4 (
    .F(n422_9),
    .I0(ff_blink_counter[0]),
    .I1(ff_blink_counter[1]) 
);
defparam n422_s4.INIT=4'h9;
  LUT2 n421_s4 (
    .F(n421_9),
    .I0(ff_blink_counter[0]),
    .I1(ff_blink_counter[1]) 
);
defparam n421_s4.INIT=4'h1;
  LUT3 n420_s3 (
    .F(n420_8),
    .I0(reg_blink_period[7]),
    .I1(reg_blink_period[3]),
    .I2(ff_interleaving_page) 
);
defparam n420_s3.INIT=8'hAC;
  LUT2 n159_s3 (
    .F(n159_8),
    .I0(w_v_count[4]),
    .I1(n160_10) 
);
defparam n159_s3.INIT=4'h8;
  LUT2 n103_s3 (
    .F(n103_8_0),
    .I0(ff_half_count[0]),
    .I1(ff_half_count[1]) 
);
defparam n103_s3.INIT=4'h8;
  LUT2 n99_s3 (
    .F(n99_8),
    .I0(ff_half_count[4]),
    .I1(ff_half_count[5]) 
);
defparam n99_s3.INIT=4'h8;
  LUT2 n97_s3 (
    .F(n97_8),
    .I0(ff_half_count[7]),
    .I1(n98_10) 
);
defparam n97_s3.INIT=4'h8;
  LUT2 n95_s3 (
    .F(n95_8),
    .I0(ff_half_count[8]),
    .I1(ff_half_count[9]) 
);
defparam n95_s3.INIT=4'h8;
  LUT3 n56_s3 (
    .F(n56_8),
    .I0(w_h_count[4]),
    .I1(w_h_count[5]),
    .I2(n58_10) 
);
defparam n56_s3.INIT=8'h80;
  LUT3 n54_s3 (
    .F(n54_8),
    .I0(w_h_count[6]),
    .I1(w_h_count[7]),
    .I2(n56_8) 
);
defparam n54_s3.INIT=8'h80;
  LUT3 n51_s3 (
    .F(n51_8),
    .I0(w_h_count[8]),
    .I1(w_h_count[9]),
    .I2(w_h_count[10]) 
);
defparam n51_s3.INIT=8'h80;
  LUT3 n309_s7 (
    .F(n309_12),
    .I0(ff_half_count[8]),
    .I1(ff_half_count[7]),
    .I2(ff_half_count[9]) 
);
defparam n309_s7.INIT=8'hE0;
  LUT2 w_h_count_end_s12 (
    .F(w_h_count_end_15),
    .I0(w_h_count[7]),
    .I1(w_h_count[9]) 
);
defparam w_h_count_end_s12.INIT=4'h8;
  LUT4 n379_s2 (
    .F(n379_5),
    .I0(n379_6),
    .I1(n379_13),
    .I2(n379_8),
    .I3(n379_11) 
);
defparam n379_s2.INIT=16'h7077;
  LUT4 n264_s3 (
    .F(n264_6),
    .I0(w_screen_pos_y[0]),
    .I1(w_screen_pos_y[1]),
    .I2(w_screen_pos_y[4]),
    .I3(w_screen_pos_y[7]) 
);
defparam n264_s3.INIT=16'h8000;
  LUT4 ff_v_active_s4 (
    .F(ff_v_active_7),
    .I0(n1232_14),
    .I1(ff_v_active_9),
    .I2(w_screen_pos_y[2]),
    .I3(reg_212lines_mode) 
);
defparam ff_v_active_s4.INIT=16'hF53F;
  LUT2 ff_v_active_s5 (
    .F(ff_v_active_8),
    .I0(w_screen_pos_y_0[8]),
    .I1(w_screen_pos_y_0[9]) 
);
defparam ff_v_active_s5.INIT=4'h1;
  LUT4 ff_blink_counter_3_s6 (
    .F(ff_blink_counter_3_11),
    .I0(reg_blink_period[3]),
    .I1(reg_blink_period[7]),
    .I2(reg_blink_period[2]),
    .I3(reg_blink_period[6]) 
);
defparam ff_blink_counter_3_s6.INIT=16'h0001;
  LUT4 ff_blink_counter_3_s7 (
    .F(ff_blink_counter_3_12),
    .I0(reg_blink_period[1]),
    .I1(reg_blink_period[5]),
    .I2(reg_blink_period[0]),
    .I3(reg_blink_period[4]) 
);
defparam ff_blink_counter_3_s7.INIT=16'h0001;
  LUT4 ff_interleaving_page_s5 (
    .F(ff_interleaving_page_10),
    .I0(n423_9),
    .I1(n422_8),
    .I2(n421_10),
    .I3(n420_8) 
);
defparam ff_interleaving_page_s5.INIT=16'h0001;
  LUT3 n421_s5 (
    .F(n421_10),
    .I0(reg_blink_period[2]),
    .I1(reg_blink_period[6]),
    .I2(ff_interleaving_page) 
);
defparam n421_s5.INIT=8'hCA;
  LUT4 n379_s3 (
    .F(n379_6),
    .I0(reg_50hz_mode),
    .I1(reg_interlace_mode),
    .I2(w_v_count[0]),
    .I3(n103_8) 
);
defparam n379_s3.INIT=16'hF800;
  LUT4 n379_s5 (
    .F(n379_8),
    .I0(w_v_count[0]),
    .I1(w_v_count[1]),
    .I2(reg_interlace_mode),
    .I3(w_v_count[2]) 
);
defparam n379_s5.INIT=16'hEFF7;
  LUT3 ff_v_active_s6 (
    .F(ff_v_active_9),
    .I0(w_screen_pos_y[6]),
    .I1(w_screen_pos_y[5]),
    .I2(w_screen_pos_y[3]) 
);
defparam ff_v_active_s6.INIT=8'h40;
  LUT4 ff_v_active_s7 (
    .F(ff_v_active_11),
    .I0(ff_v_active_7),
    .I1(w_v_count[0]),
    .I2(n264_6),
    .I3(ff_v_active_8) 
);
defparam ff_v_active_s7.INIT=16'h4000;
  LUT3 n420_s5 (
    .F(n420_11),
    .I0(ff_blink_counter[2]),
    .I1(ff_blink_counter[0]),
    .I2(ff_blink_counter[1]) 
);
defparam n420_s5.INIT=8'h01;
  LUT4 n421_s6 (
    .F(n421_12),
    .I0(ff_blink_counter[3]),
    .I1(reg_blink_period[2]),
    .I2(reg_blink_period[6]),
    .I3(ff_interleaving_page) 
);
defparam n421_s6.INIT=16'h0511;
  LUT4 n94_s4 (
    .F(n94_10),
    .I0(ff_half_count[10]),
    .I1(n97_8),
    .I2(ff_half_count[8]),
    .I3(ff_half_count[9]) 
);
defparam n94_s4.INIT=16'h8000;
  LUT4 n98_s4 (
    .F(n98_10),
    .I0(ff_half_count[6]),
    .I1(n101_10),
    .I2(ff_half_count[4]),
    .I3(ff_half_count[5]) 
);
defparam n98_s4.INIT=16'h8000;
  LUT4 n379_s7 (
    .F(n379_11),
    .I0(reg_50hz_mode),
    .I1(n62_8),
    .I2(w_v_count[4]),
    .I3(w_v_count[3]) 
);
defparam n379_s7.INIT=16'h0400;
  LUT4 n101_s4 (
    .F(n101_10),
    .I0(ff_half_count[2]),
    .I1(ff_half_count[3]),
    .I2(ff_half_count[0]),
    .I3(ff_half_count[1]) 
);
defparam n101_s4.INIT=16'h8000;
  LUT4 n103_s4 (
    .F(n103_10),
    .I0(n78_3),
    .I1(ff_half_count[2]),
    .I2(ff_half_count[0]),
    .I3(ff_half_count[1]) 
);
defparam n103_s4.INIT=16'h1444;
  LUT4 n379_s8 (
    .F(n379_13),
    .I0(w_v_count[1]),
    .I1(w_v_count[7]),
    .I2(w_v_count[5]),
    .I3(w_v_count[6]) 
);
defparam n379_s8.INIT=16'h1000;
  LUT4 n156_s4 (
    .F(n156_10),
    .I0(w_v_count[7]),
    .I1(w_v_count[5]),
    .I2(w_v_count[6]),
    .I3(n159_8) 
);
defparam n156_s4.INIT=16'h8000;
  LUT4 n157_s4 (
    .F(n157_10),
    .I0(w_v_count[5]),
    .I1(w_v_count[6]),
    .I2(n159_8),
    .I3(w_v_count[7]) 
);
defparam n157_s4.INIT=16'h7F80;
  LUT4 w_screen_pos_x_10_s5 (
    .F(w_screen_pos_x[10]),
    .I0(ff_half_count[10]),
    .I1(ff_half_count[8]),
    .I2(ff_half_count[7]),
    .I3(ff_half_count[9]) 
);
defparam w_screen_pos_x_10_s5.INIT=16'hA955;
  LUT4 n54_s4 (
    .F(n54_10),
    .I0(w_h_count[8]),
    .I1(w_h_count[6]),
    .I2(w_h_count[7]),
    .I3(n56_8) 
);
defparam n54_s4.INIT=16'h6AAA;
  LUT4 n97_s4 (
    .F(n97_10),
    .I0(n78_3),
    .I1(ff_half_count[8]),
    .I2(ff_half_count[7]),
    .I3(n98_10) 
);
defparam n97_s4.INIT=16'h1444;
  LUT4 n160_s4 (
    .F(n160_10),
    .I0(w_v_count[2]),
    .I1(w_v_count[3]),
    .I2(w_v_count[0]),
    .I3(w_v_count[1]) 
);
defparam n160_s4.INIT=16'h8000;
  LUT4 n162_s3 (
    .F(n162_9),
    .I0(n379_4),
    .I1(w_v_count[2]),
    .I2(w_v_count[0]),
    .I3(w_v_count[1]) 
);
defparam n162_s3.INIT=16'h1444;
  LUT4 n58_s4 (
    .F(n58_10),
    .I0(w_h_count[3]),
    .I1(w_h_count[0]),
    .I2(w_h_count[1]),
    .I3(w_h_count[2]) 
);
defparam n58_s4.INIT=16'h8000;
  LUT4 n59_s3 (
    .F(n59_9),
    .I0(w_h_count[3]),
    .I1(w_h_count[0]),
    .I2(w_h_count[1]),
    .I3(w_h_count[2]) 
);
defparam n59_s3.INIT=16'h6AAA;
  LUT3 n443_s3 (
    .F(n443_9),
    .I0(ff_blink_counter_3_11),
    .I1(ff_blink_counter_3_12),
    .I2(ff_interleaving_page) 
);
defparam n443_s3.INIT=8'h8F;
  LUT4 ff_interleaving_page_s6 (
    .F(ff_interleaving_page_12),
    .I0(n379_15),
    .I1(ff_interleaving_page_9),
    .I2(ff_blink_counter_3_11),
    .I3(ff_blink_counter_3_12) 
);
defparam ff_interleaving_page_s6.INIT=16'hF888;
  LUT4 ff_blink_counter_3_s8 (
    .F(ff_blink_counter_3_14),
    .I0(ff_blink_counter_3_9),
    .I1(n379_15),
    .I2(ff_blink_counter_3_11),
    .I3(ff_blink_counter_3_12) 
);
defparam ff_blink_counter_3_s8.INIT=16'hF888;
  LUT4 n164_s4 (
    .F(n164_10),
    .I0(w_v_count[0]),
    .I1(w_v_count[8]),
    .I2(n379_5),
    .I3(w_v_count[9]) 
);
defparam n164_s4.INIT=16'h5455;
  LUT4 n379_s9 (
    .F(n379_15),
    .I0(w_h_count_end),
    .I1(w_v_count[8]),
    .I2(n379_5),
    .I3(w_v_count[9]) 
);
defparam n379_s9.INIT=16'h0200;
  LUT4 n94_s5 (
    .F(n94_12),
    .I0(w_v_count[0]),
    .I1(w_h_count_end),
    .I2(ff_half_count[11]),
    .I3(n94_10) 
);
defparam n94_s5.INIT=16'h0770;
  LUT4 n98_s5 (
    .F(n98_12),
    .I0(w_v_count[0]),
    .I1(w_h_count_end),
    .I2(ff_half_count[7]),
    .I3(n98_10) 
);
defparam n98_s5.INIT=16'h0770;
  LUT4 n101_s5 (
    .F(n101_12),
    .I0(w_v_count[0]),
    .I1(w_h_count_end),
    .I2(ff_half_count[4]),
    .I3(n101_10) 
);
defparam n101_s5.INIT=16'h0770;
  LUT4 n104_s3 (
    .F(n104_9),
    .I0(w_v_count[0]),
    .I1(w_h_count_end),
    .I2(ff_half_count[0]),
    .I3(ff_half_count[1]) 
);
defparam n104_s3.INIT=16'h0770;
  LUT3 n105_s3 (
    .F(n105_9),
    .I0(ff_half_count[0]),
    .I1(w_v_count[0]),
    .I2(w_h_count_end) 
);
defparam n105_s3.INIT=8'h15;
  LUT4 n423_s5 (
    .F(n423_11),
    .I0(ff_blink_counter[3]),
    .I1(ff_blink_counter[2]),
    .I2(ff_blink_counter[0]),
    .I3(ff_blink_counter[1]) 
);
defparam n423_s5.INIT=16'h0001;
  LUT4 n159_s4 (
    .F(n159_10),
    .I0(n379_4),
    .I1(w_v_count[5]),
    .I2(w_v_count[4]),
    .I3(n160_10) 
);
defparam n159_s4.INIT=16'h1444;
  LUT4 n56_s4 (
    .F(n56_10),
    .I0(w_h_count[6]),
    .I1(w_h_count[4]),
    .I2(w_h_count[5]),
    .I3(n58_10) 
);
defparam n56_s4.INIT=16'h6AAA;
  DFFCE ff_horizontal_offset_l_1_s0 (
    .Q(w_horizontal_offset_l[1]),
    .D(reg_horizontal_offset_l[1]),
    .CLK(clk85m),
    .CE(n78_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_l_0_s0 (
    .Q(w_horizontal_offset_l[0]),
    .D(reg_horizontal_offset_l[0]),
    .CLK(clk85m),
    .CE(n78_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_8_s0 (
    .Q(ff_horizontal_offset_h[8]),
    .D(reg_horizontal_offset_h[8]),
    .CLK(clk85m),
    .CE(n78_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_7_s0 (
    .Q(ff_horizontal_offset_h[7]),
    .D(reg_horizontal_offset_h[7]),
    .CLK(clk85m),
    .CE(n78_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_6_s0 (
    .Q(ff_horizontal_offset_h[6]),
    .D(reg_horizontal_offset_h[6]),
    .CLK(clk85m),
    .CE(n78_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_5_s0 (
    .Q(ff_horizontal_offset_h[5]),
    .D(reg_horizontal_offset_h[5]),
    .CLK(clk85m),
    .CE(n78_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_4_s0 (
    .Q(ff_horizontal_offset_h[4]),
    .D(reg_horizontal_offset_h[4]),
    .CLK(clk85m),
    .CE(n78_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_3_s0 (
    .Q(ff_horizontal_offset_h[3]),
    .D(reg_horizontal_offset_h[3]),
    .CLK(clk85m),
    .CE(n78_3),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_11_s0 (
    .Q(w_h_count[11]),
    .D(n51_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_10_s0 (
    .Q(w_h_count[10]),
    .D(n52_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_9_s0 (
    .Q(w_h_count[9]),
    .D(n53_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_8_s0 (
    .Q(w_h_count[8]),
    .D(n54_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_7_s0 (
    .Q(w_h_count[7]),
    .D(n55_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_6_s0 (
    .Q(w_h_count[6]),
    .D(n56_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_5_s0 (
    .Q(w_h_count[5]),
    .D(n57_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_4_s0 (
    .Q(w_h_count[4]),
    .D(n58_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_3_s0 (
    .Q(w_h_count[3]),
    .D(n59_9),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_2_s0 (
    .Q(w_h_count[2]),
    .D(n60_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_1_s0 (
    .Q(w_h_count[1]),
    .D(n61_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_0_s0 (
    .Q(w_h_count[0]),
    .D(n62_9),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_12_s0 (
    .Q(ff_half_count[12]),
    .D(n93_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_11_s0 (
    .Q(ff_half_count[11]),
    .D(n94_12),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_10_s0 (
    .Q(ff_half_count[10]),
    .D(n95_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_9_s0 (
    .Q(ff_half_count[9]),
    .D(n96_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_8_s0 (
    .Q(ff_half_count[8]),
    .D(n97_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_7_s0 (
    .Q(ff_half_count[7]),
    .D(n98_12),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_6_s0 (
    .Q(ff_half_count[6]),
    .D(n99_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_5_s0 (
    .Q(ff_half_count[5]),
    .D(n100_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_4_s0 (
    .Q(ff_half_count[4]),
    .D(n101_12),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_3_s0 (
    .Q(ff_half_count[3]),
    .D(n102_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_2_s0 (
    .Q(ff_half_count[2]),
    .D(n103_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_1_s0 (
    .Q(ff_half_count[1]),
    .D(n104_9),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_0_s0 (
    .Q(ff_half_count[0]),
    .D(n105_9),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_refresh_s0 (
    .Q(w_pre_vram_refresh),
    .D(n138_3),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_9_s0 (
    .Q(w_v_count[9]),
    .D(n155_7),
    .CLK(clk85m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_8_s0 (
    .Q(w_v_count[8]),
    .D(n156_7),
    .CLK(clk85m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_7_s0 (
    .Q(w_v_count[7]),
    .D(n157_10),
    .CLK(clk85m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_6_s0 (
    .Q(w_v_count[6]),
    .D(n158_7),
    .CLK(clk85m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_5_s0 (
    .Q(w_v_count[5]),
    .D(n159_10),
    .CLK(clk85m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_4_s0 (
    .Q(w_v_count[4]),
    .D(n160_7),
    .CLK(clk85m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_3_s0 (
    .Q(w_v_count[3]),
    .D(n161_7),
    .CLK(clk85m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_2_s0 (
    .Q(w_v_count[2]),
    .D(n162_9),
    .CLK(clk85m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_1_s0 (
    .Q(w_v_count[1]),
    .D(n163_7),
    .CLK(clk85m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_0_s0 (
    .Q(w_v_count[0]),
    .D(n164_10),
    .CLK(clk85m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_active_s0 (
    .Q(w_screen_v_active),
    .D(n264_3),
    .CLK(clk85m),
    .CE(ff_v_active_5),
    .CLEAR(n36_6) 
);
  DFFP ff_top_line_4_s0 (
    .Q(ff_top_line[4]),
    .D(n296_6),
    .CLK(clk85m),
    .PRESET(n36_6) 
);
  DFFC ff_top_line_2_s0 (
    .Q(ff_top_line[2]),
    .D(reg_212lines_mode),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFCE ff_blink_base_3_s0 (
    .Q(ff_blink_base_0[3]),
    .D(n385_7),
    .CLK(clk85m),
    .CE(n379_15),
    .CLEAR(n36_6) 
);
  DFFCE ff_blink_base_2_s0 (
    .Q(ff_blink_base_0[2]),
    .D(n386_7),
    .CLK(clk85m),
    .CE(n379_15),
    .CLEAR(n36_6) 
);
  DFFCE ff_blink_base_1_s0 (
    .Q(ff_blink_base_0[1]),
    .D(n387_7),
    .CLK(clk85m),
    .CE(n379_15),
    .CLEAR(n36_6) 
);
  DFFCE ff_blink_base_0_s0 (
    .Q(ff_blink_base[0]),
    .D(n222_5),
    .CLK(clk85m),
    .CE(n379_15),
    .CLEAR(n36_6) 
);
  DFF ff_screen_pos_x_13_s0 (
    .Q(w_screen_pos_x_Z[13]),
    .D(n309_11),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_12_s0 (
    .Q(w_screen_pos_x_Z[12]),
    .D(w_screen_pos_x[12]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_11_s0 (
    .Q(w_screen_pos_x_Z[11]),
    .D(w_screen_pos_x[11]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_10_s0 (
    .Q(w_screen_pos_x_Z[10]),
    .D(w_screen_pos_x[10]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_9_s0 (
    .Q(w_screen_pos_x_Z[9]),
    .D(w_screen_pos_x[9]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_8_s0 (
    .Q(w_screen_pos_x_Z[8]),
    .D(w_screen_pos_x[8]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_7_s0 (
    .Q(w_screen_pos_x_Z[7]),
    .D(w_screen_pos_x_7_12),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_6_s0 (
    .Q(w_screen_pos_x_Z[6]),
    .D(ff_half_count[6]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_5_s0 (
    .Q(w_screen_pos_x_Z[5]),
    .D(ff_half_count[5]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_4_s0 (
    .Q(w_screen_pos_x_Z[4]),
    .D(ff_half_count[4]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_3_s0 (
    .Q(w_screen_pos_x_Z[3]),
    .D(ff_half_count[3]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_2_s0 (
    .Q(w_screen_pos_x_Z[2]),
    .D(ff_half_count[2]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_1_s0 (
    .Q(w_screen_pos_x_Z[1]),
    .D(ff_half_count[1]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_0_s0 (
    .Q(w_screen_pos_x_Z[0]),
    .D(ff_half_count[0]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_y_7_s0 (
    .Q(w_screen_pos_y_Z[7]),
    .D(w_screen_pos_y[7]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_y_6_s0 (
    .Q(w_screen_pos_y_Z[6]),
    .D(w_screen_pos_y[6]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_y_5_s0 (
    .Q(w_screen_pos_y_Z[5]),
    .D(w_screen_pos_y[5]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_y_4_s0 (
    .Q(w_screen_pos_y_Z[4]),
    .D(w_screen_pos_y[4]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_y_3_s0 (
    .Q(w_screen_pos_y_Z[3]),
    .D(w_screen_pos_y[3]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_x_8_s0 (
    .Q(w_pixel_pos_x_Z[8]),
    .D(w_pixel_pos_x[8]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_x_7_s0 (
    .Q(w_pixel_pos_x_Z[7]),
    .D(w_pixel_pos_x[7]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_x_6_s0 (
    .Q(w_pixel_pos_x_Z[6]),
    .D(w_pixel_pos_x[6]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_x_5_s0 (
    .Q(w_pixel_pos_x_Z[5]),
    .D(w_pixel_pos_x[5]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_x_4_s0 (
    .Q(w_pixel_pos_x_Z[4]),
    .D(w_pixel_pos_x[4]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_x_3_s0 (
    .Q(w_pixel_pos_x_Z[3]),
    .D(w_pixel_pos_x[3]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_y_7_s0 (
    .Q(w_pixel_pos_y_Z[7]),
    .D(w_pixel_pos_y[7]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_y_6_s0 (
    .Q(w_pixel_pos_y_Z[6]),
    .D(w_pixel_pos_y[6]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_y_5_s0 (
    .Q(w_pixel_pos_y_Z[5]),
    .D(w_pixel_pos_y[5]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_y_4_s0 (
    .Q(w_pixel_pos_y_Z[4]),
    .D(w_pixel_pos_y[4]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_y_3_s0 (
    .Q(w_pixel_pos_y_Z[3]),
    .D(w_pixel_pos_y[3]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_y_2_s0 (
    .Q(w_pixel_pos_y_Z[2]),
    .D(w_pixel_pos_y[2]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_y_1_s0 (
    .Q(w_pixel_pos_y_Z[1]),
    .D(w_pixel_pos_y[1]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_y_0_s0 (
    .Q(w_pixel_pos_y_Z[0]),
    .D(w_pixel_pos_y[0]),
    .CLK(clk85m) 
);
  DFFCE ff_horizontal_offset_l_2_s0 (
    .Q(w_horizontal_offset_l[2]),
    .D(reg_horizontal_offset_l[2]),
    .CLK(clk85m),
    .CE(n78_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_blink_counter_3_s1 (
    .Q(ff_blink_counter[3]),
    .D(n420_7),
    .CLK(clk85m),
    .CE(ff_blink_counter_3_14),
    .CLEAR(n36_6) 
);
defparam ff_blink_counter_3_s1.INIT=1'b0;
  DFFCE ff_blink_counter_2_s1 (
    .Q(ff_blink_counter[2]),
    .D(n421_7),
    .CLK(clk85m),
    .CE(ff_blink_counter_3_14),
    .CLEAR(n36_6) 
);
defparam ff_blink_counter_2_s1.INIT=1'b0;
  DFFCE ff_blink_counter_1_s1 (
    .Q(ff_blink_counter[1]),
    .D(n422_7),
    .CLK(clk85m),
    .CE(ff_blink_counter_3_14),
    .CLEAR(n36_6) 
);
defparam ff_blink_counter_1_s1.INIT=1'b0;
  DFFCE ff_blink_counter_0_s1 (
    .Q(ff_blink_counter[0]),
    .D(n423_7),
    .CLK(clk85m),
    .CE(ff_blink_counter_3_14),
    .CLEAR(n36_6) 
);
defparam ff_blink_counter_0_s1.INIT=1'b0;
  DFFPE ff_interleaving_page_s1 (
    .Q(ff_interleaving_page),
    .D(n443_9),
    .CLK(clk85m),
    .CE(ff_interleaving_page_12),
    .PRESET(n36_6) 
);
defparam ff_interleaving_page_s1.INIT=1'b1;
  ALU w_pixel_pos_x_3_s (
    .SUM(w_pixel_pos_x[3]),
    .COUT(w_pixel_pos_x_3_2),
    .I0(w_screen_pos_x_7_12),
    .I1(ff_horizontal_offset_h[3]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_pixel_pos_x_3_s.ALU_MODE=0;
  ALU w_pixel_pos_x_4_s (
    .SUM(w_pixel_pos_x[4]),
    .COUT(w_pixel_pos_x_4_2),
    .I0(w_screen_pos_x[8]),
    .I1(ff_horizontal_offset_h[4]),
    .I3(GND),
    .CIN(w_pixel_pos_x_3_2) 
);
defparam w_pixel_pos_x_4_s.ALU_MODE=0;
  ALU w_pixel_pos_x_5_s (
    .SUM(w_pixel_pos_x[5]),
    .COUT(w_pixel_pos_x_5_2),
    .I0(w_screen_pos_x[9]),
    .I1(ff_horizontal_offset_h[5]),
    .I3(GND),
    .CIN(w_pixel_pos_x_4_2) 
);
defparam w_pixel_pos_x_5_s.ALU_MODE=0;
  ALU w_pixel_pos_x_6_s (
    .SUM(w_pixel_pos_x[6]),
    .COUT(w_pixel_pos_x_6_2),
    .I0(w_screen_pos_x[10]),
    .I1(ff_horizontal_offset_h[6]),
    .I3(GND),
    .CIN(w_pixel_pos_x_5_2) 
);
defparam w_pixel_pos_x_6_s.ALU_MODE=0;
  ALU w_pixel_pos_x_7_s (
    .SUM(w_pixel_pos_x[7]),
    .COUT(w_pixel_pos_x_7_2),
    .I0(w_screen_pos_x[11]),
    .I1(ff_horizontal_offset_h[7]),
    .I3(GND),
    .CIN(w_pixel_pos_x_6_2) 
);
defparam w_pixel_pos_x_7_s.ALU_MODE=0;
  ALU w_pixel_pos_x_8_s (
    .SUM(w_pixel_pos_x[8]),
    .COUT(w_pixel_pos_x_8_0_COUT),
    .I0(w_screen_pos_x[12]),
    .I1(ff_horizontal_offset_h[8]),
    .I3(GND),
    .CIN(w_pixel_pos_x_7_2) 
);
defparam w_pixel_pos_x_8_s.ALU_MODE=0;
  ALU w_screen_pos_y_3_s (
    .SUM(w_screen_pos_y_3_1),
    .COUT(w_screen_pos_y_3_2),
    .I0(w_v_count[4]),
    .I1(VCC),
    .I3(GND),
    .CIN(w_screen_pos_y_2_7) 
);
defparam w_screen_pos_y_3_s.ALU_MODE=0;
  ALU w_screen_pos_y_5_s (
    .SUM(w_screen_pos_y_5_1),
    .COUT(w_screen_pos_y_5_2),
    .I0(w_v_count[6]),
    .I1(GND),
    .I3(GND),
    .CIN(w_screen_pos_y_4_7) 
);
defparam w_screen_pos_y_5_s.ALU_MODE=0;
  ALU w_screen_pos_y_6_s (
    .SUM(w_screen_pos_y_6_1),
    .COUT(w_screen_pos_y_6_2),
    .I0(w_v_count[7]),
    .I1(VCC),
    .I3(GND),
    .CIN(w_screen_pos_y_5_2) 
);
defparam w_screen_pos_y_6_s.ALU_MODE=0;
  ALU w_screen_pos_y_7_s (
    .SUM(w_screen_pos_y_7_1),
    .COUT(w_screen_pos_y_7_2),
    .I0(w_v_count[8]),
    .I1(VCC),
    .I3(GND),
    .CIN(w_screen_pos_y_6_2) 
);
defparam w_screen_pos_y_7_s.ALU_MODE=0;
  ALU w_screen_pos_y_8_s (
    .SUM(w_screen_pos_y_8_1),
    .COUT(w_screen_pos_y_9_6),
    .I0(w_v_count[9]),
    .I1(VCC),
    .I3(GND),
    .CIN(w_screen_pos_y_7_2) 
);
defparam w_screen_pos_y_8_s.ALU_MODE=0;
  ALU w_screen_pos_y_0_s0 (
    .SUM(w_screen_pos_y[0]),
    .COUT(w_screen_pos_y_0_4),
    .I0(w_v_count[1]),
    .I1(reg_display_adjust[4]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_screen_pos_y_0_s0.ALU_MODE=0;
  ALU w_screen_pos_y_1_s1 (
    .SUM(w_screen_pos_y[1]),
    .COUT(w_screen_pos_y_1_5),
    .I0(w_screen_pos_y_1_8),
    .I1(reg_display_adjust[5]),
    .I3(GND),
    .CIN(w_screen_pos_y_0_4) 
);
defparam w_screen_pos_y_1_s1.ALU_MODE=0;
  ALU w_screen_pos_y_2_s1 (
    .SUM(w_screen_pos_y[2]),
    .COUT(w_screen_pos_y_2_5),
    .I0(w_screen_pos_y_2_8),
    .I1(reg_display_adjust[6]),
    .I3(GND),
    .CIN(w_screen_pos_y_1_5) 
);
defparam w_screen_pos_y_2_s1.ALU_MODE=0;
  ALU w_screen_pos_y_4_s1 (
    .SUM(w_screen_pos_y[4]),
    .COUT(w_screen_pos_y_4_5),
    .I0(w_screen_pos_y_4_8),
    .I1(GND),
    .I3(GND),
    .CIN(w_screen_pos_y_3_7) 
);
defparam w_screen_pos_y_4_s1.ALU_MODE=0;
  ALU w_screen_pos_y_5_s0 (
    .SUM(w_screen_pos_y[5]),
    .COUT(w_screen_pos_y_5_4),
    .I0(w_screen_pos_y_5_1),
    .I1(GND),
    .I3(GND),
    .CIN(w_screen_pos_y_4_5) 
);
defparam w_screen_pos_y_5_s0.ALU_MODE=0;
  ALU w_screen_pos_y_6_s0 (
    .SUM(w_screen_pos_y[6]),
    .COUT(w_screen_pos_y_6_4),
    .I0(w_screen_pos_y_6_1),
    .I1(GND),
    .I3(GND),
    .CIN(w_screen_pos_y_5_4) 
);
defparam w_screen_pos_y_6_s0.ALU_MODE=0;
  ALU w_screen_pos_y_7_s0 (
    .SUM(w_screen_pos_y[7]),
    .COUT(w_screen_pos_y_7_4),
    .I0(w_screen_pos_y_7_1),
    .I1(GND),
    .I3(GND),
    .CIN(w_screen_pos_y_6_4) 
);
defparam w_screen_pos_y_7_s0.ALU_MODE=0;
  ALU w_screen_pos_y_8_s0 (
    .SUM(w_screen_pos_y_0[8]),
    .COUT(w_screen_pos_y_8_4),
    .I0(w_screen_pos_y_8_1),
    .I1(GND),
    .I3(GND),
    .CIN(w_screen_pos_y_7_4) 
);
defparam w_screen_pos_y_8_s0.ALU_MODE=0;
  ALU w_screen_pos_y_9_s0 (
    .SUM(w_screen_pos_y_0[9]),
    .COUT(w_screen_pos_y_9_1_COUT),
    .I0(w_screen_pos_y_9_9),
    .I1(GND),
    .I3(GND),
    .CIN(w_screen_pos_y_8_4) 
);
defparam w_screen_pos_y_9_s0.ALU_MODE=0;
  ALU w_pixel_pos_y_0_s (
    .SUM(w_pixel_pos_y[0]),
    .COUT(w_pixel_pos_y_0_2),
    .I0(w_screen_pos_y[0]),
    .I1(reg_vertical_offset[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_pixel_pos_y_0_s.ALU_MODE=0;
  ALU w_pixel_pos_y_1_s (
    .SUM(w_pixel_pos_y[1]),
    .COUT(w_pixel_pos_y_1_2),
    .I0(w_screen_pos_y[1]),
    .I1(reg_vertical_offset[1]),
    .I3(GND),
    .CIN(w_pixel_pos_y_0_2) 
);
defparam w_pixel_pos_y_1_s.ALU_MODE=0;
  ALU w_pixel_pos_y_2_s (
    .SUM(w_pixel_pos_y[2]),
    .COUT(w_pixel_pos_y_2_2),
    .I0(w_screen_pos_y[2]),
    .I1(reg_vertical_offset[2]),
    .I3(GND),
    .CIN(w_pixel_pos_y_1_2) 
);
defparam w_pixel_pos_y_2_s.ALU_MODE=0;
  ALU w_pixel_pos_y_3_s (
    .SUM(w_pixel_pos_y[3]),
    .COUT(w_pixel_pos_y_3_2),
    .I0(w_screen_pos_y[3]),
    .I1(reg_vertical_offset[3]),
    .I3(GND),
    .CIN(w_pixel_pos_y_2_2) 
);
defparam w_pixel_pos_y_3_s.ALU_MODE=0;
  ALU w_pixel_pos_y_4_s (
    .SUM(w_pixel_pos_y[4]),
    .COUT(w_pixel_pos_y_4_2),
    .I0(w_screen_pos_y[4]),
    .I1(reg_vertical_offset[4]),
    .I3(GND),
    .CIN(w_pixel_pos_y_3_2) 
);
defparam w_pixel_pos_y_4_s.ALU_MODE=0;
  ALU w_pixel_pos_y_5_s (
    .SUM(w_pixel_pos_y[5]),
    .COUT(w_pixel_pos_y_5_2),
    .I0(w_screen_pos_y[5]),
    .I1(reg_vertical_offset[5]),
    .I3(GND),
    .CIN(w_pixel_pos_y_4_2) 
);
defparam w_pixel_pos_y_5_s.ALU_MODE=0;
  ALU w_pixel_pos_y_6_s (
    .SUM(w_pixel_pos_y[6]),
    .COUT(w_pixel_pos_y_6_2),
    .I0(w_screen_pos_y[6]),
    .I1(reg_vertical_offset[6]),
    .I3(GND),
    .CIN(w_pixel_pos_y_5_2) 
);
defparam w_pixel_pos_y_6_s.ALU_MODE=0;
  ALU w_pixel_pos_y_7_s (
    .SUM(w_pixel_pos_y[7]),
    .COUT(w_pixel_pos_y_7_0_COUT),
    .I0(w_screen_pos_y[7]),
    .I1(reg_vertical_offset[7]),
    .I3(GND),
    .CIN(w_pixel_pos_y_6_2) 
);
defparam w_pixel_pos_y_7_s.ALU_MODE=0;
  ALU w_screen_pos_y_1_s2 (
    .SUM(w_screen_pos_y_1_8),
    .COUT(w_screen_pos_y_1_7),
    .I0(w_v_count[2]),
    .I1(ff_top_line[2]),
    .I3(GND),
    .CIN(VCC) 
);
defparam w_screen_pos_y_1_s2.ALU_MODE=1;
  ALU w_screen_pos_y_2_s2 (
    .SUM(w_screen_pos_y_2_8),
    .COUT(w_screen_pos_y_2_7),
    .I0(w_v_count[3]),
    .I1(ff_top_line[2]),
    .I3(GND),
    .CIN(w_screen_pos_y_1_7) 
);
defparam w_screen_pos_y_2_s2.ALU_MODE=1;
  ALU w_screen_pos_y_4_s2 (
    .SUM(w_screen_pos_y_4_8),
    .COUT(w_screen_pos_y_4_7),
    .I0(w_v_count[5]),
    .I1(ff_top_line[4]),
    .I3(GND),
    .CIN(w_screen_pos_y_3_2) 
);
defparam w_screen_pos_y_4_s2.ALU_MODE=1;
  ALU w_screen_pos_y_3_s2 (
    .SUM(w_screen_pos_y[3]),
    .COUT(w_screen_pos_y_3_7),
    .I0(w_screen_pos_y_3_1),
    .I1(reg_display_adjust[7]),
    .I3(GND),
    .CIN(w_screen_pos_y_2_5) 
);
defparam w_screen_pos_y_3_s2.ALU_MODE=1;
  INV n296_s2 (
    .O(n296_6),
    .I(reg_212lines_mode) 
);
  INV n222_s2 (
    .O(n222_5),
    .I(ff_blink_base[0]) 
);
  INV w_screen_pos_y_9_s3 (
    .O(w_screen_pos_y_9_9),
    .I(w_screen_pos_y_9_6) 
);
  INV n62_s4 (
    .O(n62_9),
    .I(w_h_count[0]) 
);
  INV w_screen_pos_x_7_s6 (
    .O(w_screen_pos_x_7_12),
    .I(ff_half_count[7]) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_timing_control_ssg */
module vdp_timing_control_screen_mode (
  clk85m,
  n36_6,
  reg_display_on,
  n547_4,
  w_address_s_pre_17_5,
  w_next_0_9,
  w_screen_v_active,
  w_next_0_6,
  n481_6,
  ff_vram_address_17_7,
  n1333_21,
  w_next_0_7,
  ff_interleaving_page,
  reg_scroll_planes,
  w_sprite_mode2_4,
  reg_interleaving_mode,
  reg_left_mask,
  n3014_140,
  w_screen_mode_vram_rdata,
  w_screen_pos_y_Z,
  w_screen_pos_x_Z,
  w_horizontal_offset_l,
  w_pixel_pos_x_Z,
  reg_screen_mode,
  reg_backdrop_color,
  reg_pattern_generator_table_base,
  reg_color_table_base,
  w_pixel_pos_y_Z,
  reg_text_back_color,
  reg_pattern_name_table_base,
  ff_blink_base,
  w_screen_mode_vram_valid,
  w_screen_mode_display_color_en,
  ff_state_1_7,
  n156_2,
  n566_31,
  w_screen_mode_3_3,
  n2043_5,
  n1778_4,
  ff_next_vram6_7_8,
  ff_next_vram2_7_10,
  n2043_7,
  n1778_6,
  n2043_9,
  w_screen_mode_vram_address,
  w_screen_mode_display_color,
  w_pixel_phase_x
)
;
input clk85m;
input n36_6;
input reg_display_on;
input n547_4;
input w_address_s_pre_17_5;
input w_next_0_9;
input w_screen_v_active;
input w_next_0_6;
input n481_6;
input ff_vram_address_17_7;
input n1333_21;
input w_next_0_7;
input ff_interleaving_page;
input reg_scroll_planes;
input w_sprite_mode2_4;
input reg_interleaving_mode;
input reg_left_mask;
input n3014_140;
input [31:0] w_screen_mode_vram_rdata;
input [7:3] w_screen_pos_y_Z;
input [13:0] w_screen_pos_x_Z;
input [2:0] w_horizontal_offset_l;
input [8:3] w_pixel_pos_x_Z;
input [4:0] reg_screen_mode;
input [7:0] reg_backdrop_color;
input [17:11] reg_pattern_generator_table_base;
input [17:6] reg_color_table_base;
input [7:0] w_pixel_pos_y_Z;
input [7:0] reg_text_back_color;
input [17:10] reg_pattern_name_table_base;
input [0:0] ff_blink_base;
output w_screen_mode_vram_valid;
output w_screen_mode_display_color_en;
output ff_state_1_7;
output n156_2;
output n566_31;
output w_screen_mode_3_3;
output n2043_5;
output n1778_4;
output ff_next_vram6_7_8;
output ff_next_vram2_7_10;
output n2043_7;
output n1778_6;
output n2043_9;
output [17:0] w_screen_mode_vram_address;
output [7:0] w_screen_mode_display_color;
output [1:0] w_pixel_phase_x;
wire n850_2;
wire n851_2;
wire n852_2;
wire n853_2;
wire n830_6;
wire n830_7;
wire n831_6;
wire n831_7;
wire n832_6;
wire n832_7;
wire n833_6;
wire n833_7;
wire n834_6;
wire n834_7;
wire n835_6;
wire n835_7;
wire n836_6;
wire n836_7;
wire n837_6;
wire n837_7;
wire n866_28;
wire n867_28;
wire n868_28;
wire n869_28;
wire n1779_2;
wire n1505_4;
wire n1506_4;
wire n1507_4;
wire n1508_4;
wire n1509_4;
wire n1510_4;
wire n1511_4;
wire n1512_4;
wire n1513_4;
wire n1514_4;
wire n1515_4;
wire n1516_4;
wire n1517_4;
wire n1518_4;
wire n1519_4;
wire n1520_4;
wire n1521_4;
wire n1522_4;
wire n1523_4;
wire n1524_4;
wire n1525_4;
wire n1526_4;
wire n1527_4;
wire n1528_4;
wire n1529_4;
wire n1530_4;
wire n1531_4;
wire n1532_4;
wire n1533_4;
wire n1534_4;
wire n1535_4;
wire n1536_4;
wire n1537_4;
wire n1538_4;
wire n1539_4;
wire n1540_4;
wire n1541_4;
wire n1543_4;
wire n1544_4;
wire n1545_4;
wire n1546_4;
wire n1547_4;
wire n1548_4;
wire n1549_4;
wire n1550_4;
wire n1552_4;
wire n1553_4;
wire n1554_4;
wire n1555_4;
wire n1556_4;
wire n1557_4;
wire n1558_4;
wire n1560_4;
wire n1778_3;
wire n1827_5;
wire n1828_4;
wire n1829_4;
wire n1830_4;
wire n854_29;
wire n855_29;
wire n856_29;
wire n857_29;
wire n858_22;
wire n859_22;
wire n860_22;
wire n861_22;
wire n862_30;
wire n863_29;
wire n864_29;
wire n865_29;
wire n878_25;
wire n879_25;
wire n880_25;
wire n881_25;
wire n882_26;
wire n883_24;
wire n884_24;
wire n885_24;
wire n1124_17;
wire n1125_16;
wire n1126_16;
wire n1127_16;
wire n1128_18;
wire n1129_18;
wire n1130_18;
wire n1131_18;
wire n1132_17;
wire n1133_17;
wire n1134_17;
wire n1135_17;
wire n1136_18;
wire n1137_17;
wire n1138_17;
wire n1139_17;
wire n1140_13;
wire n1141_13;
wire n1142_13;
wire n1143_13;
wire n1144_13;
wire n1145_13;
wire n1146_13;
wire n1147_13;
wire n1148_14;
wire n1149_14;
wire n1150_14;
wire n1151_14;
wire n1156_14;
wire n1157_14;
wire n1158_14;
wire n1159_14;
wire n1501_23;
wire n1502_23;
wire n1503_23;
wire n1504_23;
wire ff_pos_x_5_8;
wire ff_next_vram6_3_8;
wire ff_screen_h_in_active_9;
wire n751_10;
wire n752_10;
wire n753_10;
wire n754_10;
wire n755_10;
wire n756_10;
wire n757_10;
wire n758_10;
wire n759_10;
wire n760_10;
wire n761_10;
wire n762_10;
wire n763_10;
wire n764_10;
wire n765_10;
wire n766_10;
wire n767_10;
wire n768_10;
wire ff_next_vram7_3_7;
wire ff_next_vram1_7_8;
wire ff_next_vram1_3_8;
wire ff_next_vram4_7_7;
wire ff_next_vram5_3_8;
wire ff_next_vram7_7_8;
wire ff_next_vram4_3_8;
wire n184_7;
wire n183_7;
wire n182_7;
wire n181_7;
wire n180_7;
wire n179_7;
wire n1826_7;
wire n1825_7;
wire n1824_7;
wire n1823_7;
wire n560_6;
wire n139_7;
wire n138_7;
wire n258_9;
wire w_screen_mode_3_4;
wire n1505_5;
wire n1505_6;
wire n1506_5;
wire n1506_6;
wire n1507_5;
wire n1507_6;
wire n1508_5;
wire n1508_6;
wire n1509_5;
wire n1509_6;
wire n1509_8;
wire n1510_5;
wire n1510_6;
wire n1510_7;
wire n1511_5;
wire n1511_6;
wire n1511_7;
wire n1512_5;
wire n1512_6;
wire n1512_7;
wire n1513_6;
wire n1514_5;
wire n1515_5;
wire n1516_5;
wire n1517_6;
wire n1518_6;
wire n1519_6;
wire n1520_6;
wire n1521_5;
wire n1522_5;
wire n1523_5;
wire n1524_5;
wire n1525_5;
wire n1526_5;
wire n1527_5;
wire n1528_5;
wire n1529_5;
wire n1530_5;
wire n1531_5;
wire n1532_5;
wire n1533_5;
wire n1534_5;
wire n1535_5;
wire n1536_5;
wire n1537_5;
wire n1538_5;
wire n1539_5;
wire n1540_5;
wire n1541_5;
wire n1542_5;
wire n1542_6;
wire n1543_5;
wire n1544_5;
wire n1545_5;
wire n1546_5;
wire n1547_5;
wire n1548_6;
wire n1549_5;
wire n1550_5;
wire n1551_5;
wire n1552_5;
wire n1553_5;
wire n1554_5;
wire n1555_5;
wire n1556_5;
wire n1557_5;
wire n1558_5;
wire n1559_5;
wire n1560_5;
wire n1560_6;
wire n1560_7;
wire n854_30;
wire n854_31;
wire n855_30;
wire n855_31;
wire n856_30;
wire n856_31;
wire n857_30;
wire n857_31;
wire n858_23;
wire n858_24;
wire n858_25;
wire n859_23;
wire n859_24;
wire n860_23;
wire n860_24;
wire n861_23;
wire n861_24;
wire n862_32;
wire n862_33;
wire n863_30;
wire n863_31;
wire n864_30;
wire n864_31;
wire n865_30;
wire n865_31;
wire n1124_18;
wire n1124_19;
wire n1124_20;
wire n1125_17;
wire n1125_18;
wire n1125_19;
wire n1126_18;
wire n1127_18;
wire n1128_19;
wire n1128_20;
wire n1129_19;
wire n1129_20;
wire n1129_21;
wire n1130_19;
wire n1130_20;
wire n1130_21;
wire n1131_19;
wire n1131_20;
wire n1132_18;
wire n1132_19;
wire n1133_18;
wire n1133_19;
wire n1134_18;
wire n1134_19;
wire n1135_18;
wire n1135_19;
wire n1136_19;
wire n1137_18;
wire n1138_18;
wire n1139_18;
wire n1140_14;
wire n1144_14;
wire n1145_14;
wire n1146_14;
wire n1147_14;
wire n1148_15;
wire n1149_15;
wire n1150_15;
wire n1151_15;
wire n1497_31;
wire n1498_31;
wire n1499_31;
wire n1500_31;
wire n1501_24;
wire n1502_24;
wire n1503_24;
wire n1503_25;
wire n1504_24;
wire ff_pos_x_5_9;
wire ff_next_vram6_7_9;
wire ff_screen_h_in_active_10;
wire n751_11;
wire n751_12;
wire n751_13;
wire n752_11;
wire n753_11;
wire n753_13;
wire n753_14;
wire n754_11;
wire n754_12;
wire n755_11;
wire n755_12;
wire n756_11;
wire n756_12;
wire n756_13;
wire n757_11;
wire n757_12;
wire n757_13;
wire n757_14;
wire n758_11;
wire n758_12;
wire n759_11;
wire n759_12;
wire n759_13;
wire n760_11;
wire n760_12;
wire n760_13;
wire n761_11;
wire n761_12;
wire n762_11;
wire n762_12;
wire n763_11;
wire n763_12;
wire n763_13;
wire n764_11;
wire n764_12;
wire n764_13;
wire n765_11;
wire n765_12;
wire n765_13;
wire n766_11;
wire n766_12;
wire n766_13;
wire n767_11;
wire n767_12;
wire n768_11;
wire n768_14;
wire ff_next_vram1_7_9;
wire ff_next_vram1_7_10;
wire ff_next_vram1_7_11;
wire ff_next_vram1_7_12;
wire ff_next_vram2_7_9;
wire ff_next_vram2_7_11;
wire ff_next_vram3_7_9;
wire ff_next_vram5_7_9;
wire n181_8;
wire n560_7;
wire n560_9;
wire n560_10;
wire n140_9;
wire n258_10;
wire n258_11;
wire n2043_6;
wire n1505_7;
wire n1506_7;
wire n1507_7;
wire n1508_7;
wire n1509_9;
wire n1509_10;
wire n1510_8;
wire n1511_8;
wire n1512_8;
wire n1513_7;
wire n1514_6;
wire n1515_6;
wire n1516_6;
wire n1517_7;
wire n1517_8;
wire n1518_7;
wire n1518_8;
wire n1519_7;
wire n1519_8;
wire n1520_7;
wire n1520_8;
wire n1521_6;
wire n1521_7;
wire n1522_6;
wire n1522_7;
wire n1523_6;
wire n1523_7;
wire n1524_6;
wire n1524_7;
wire n1525_6;
wire n1529_6;
wire n1530_6;
wire n1531_6;
wire n1532_6;
wire n1533_6;
wire n1533_7;
wire n1534_6;
wire n1534_7;
wire n1535_6;
wire n1535_7;
wire n1536_6;
wire n1536_7;
wire n1537_6;
wire n1538_6;
wire n1539_6;
wire n1540_6;
wire n1541_6;
wire n1541_7;
wire n1542_7;
wire n1542_8;
wire n1543_6;
wire n1543_7;
wire n1544_6;
wire n1544_7;
wire n1545_6;
wire n1546_6;
wire n1547_6;
wire n1548_7;
wire n1549_6;
wire n1549_7;
wire n1550_6;
wire n1550_7;
wire n1551_6;
wire n1551_7;
wire n1552_6;
wire n1552_7;
wire n1557_6;
wire n1558_6;
wire n1559_6;
wire n1560_8;
wire n1560_9;
wire n854_32;
wire n855_32;
wire n856_32;
wire n857_32;
wire n858_26;
wire n858_27;
wire n858_28;
wire n858_29;
wire n859_25;
wire n859_26;
wire n860_25;
wire n860_26;
wire n861_25;
wire n861_26;
wire n862_34;
wire n1124_23;
wire n1126_19;
wire n1126_20;
wire n1127_19;
wire n1127_20;
wire n1128_22;
wire n1128_23;
wire n1129_22;
wire n1130_22;
wire n1131_22;
wire n1131_23;
wire n1132_20;
wire n1501_25;
wire n1501_26;
wire n1502_25;
wire n1502_26;
wire n1503_26;
wire n1504_25;
wire ff_pos_x_5_11;
wire ff_pos_x_5_12;
wire ff_pos_x_5_13;
wire ff_screen_h_in_active_12;
wire ff_screen_h_in_active_13;
wire n751_16;
wire n752_13;
wire n752_14;
wire n753_15;
wire n753_17;
wire n754_13;
wire n754_14;
wire n755_13;
wire n755_15;
wire n755_16;
wire n756_15;
wire n756_16;
wire n756_17;
wire n756_19;
wire n757_15;
wire n757_16;
wire n757_17;
wire n758_13;
wire n758_15;
wire n758_16;
wire n759_14;
wire n759_17;
wire n760_15;
wire n760_16;
wire n760_18;
wire n761_14;
wire n761_15;
wire n761_16;
wire n762_14;
wire n762_15;
wire n762_16;
wire n763_14;
wire n763_16;
wire n764_14;
wire n764_15;
wire n764_16;
wire n765_14;
wire n765_15;
wire n765_16;
wire n765_17;
wire n766_14;
wire n766_15;
wire n766_16;
wire n767_13;
wire n767_14;
wire n768_16;
wire n768_17;
wire ff_next_vram2_7_12;
wire ff_next_vram3_7_10;
wire ff_next_vram2_3_11;
wire n560_11;
wire n560_12;
wire n258_12;
wire n1517_9;
wire n1518_9;
wire n1519_9;
wire n1520_9;
wire n1525_7;
wire n1533_8;
wire n1533_9;
wire n1534_8;
wire n1534_9;
wire n1535_8;
wire n1535_9;
wire n1536_8;
wire n1536_9;
wire n1541_8;
wire n1542_9;
wire n1543_8;
wire n1544_8;
wire n1549_8;
wire n1549_9;
wire n1550_8;
wire n1550_9;
wire n1551_8;
wire n1551_9;
wire n1552_8;
wire n1552_9;
wire n1557_7;
wire n1557_8;
wire n1558_7;
wire n1558_8;
wire n1559_7;
wire n858_30;
wire n1124_24;
wire n752_15;
wire n756_21;
wire n757_18;
wire n758_17;
wire n759_18;
wire n759_19;
wire n759_20;
wire n760_19;
wire n761_18;
wire n761_19;
wire n762_18;
wire n763_18;
wire n764_17;
wire n766_17;
wire n766_18;
wire n766_19;
wire ff_next_vram3_7_11;
wire n756_22;
wire ff_next_vram2_3_13;
wire n180_10;
wire n1140_17;
wire n1141_16;
wire n1142_16;
wire n1143_16;
wire n184_10;
wire ff_screen_h_in_active_15;
wire n1778_9;
wire ff_next_vram5_7_11;
wire ff_next_vram3_7_13;
wire n1826_10;
wire ff_pattern7_7_7;
wire ff_pos_x_5_15;
wire n1155_17;
wire n1154_17;
wire n1153_17;
wire n1152_20;
wire n753_19;
wire ff_next_vram5_3_11;
wire ff_next_vram0_7_9;
wire n756_24;
wire ff_next_vram6_7_11;
wire n878_28;
wire n759_23;
wire n756_26;
wire n751_20;
wire n1125_23;
wire n1124_26;
wire n1127_22;
wire n1126_22;
wire ff_next_vram2_3_15;
wire ff_next_vram3_3_10;
wire ff_next_vram2_7_14;
wire n759_25;
wire n763_20;
wire n751_22;
wire n1131_25;
wire n1129_25;
wire n1128_25;
wire n1125_25;
wire n1124_28;
wire n753_21;
wire n1518_11;
wire n1517_11;
wire n560_15;
wire n1520_11;
wire n1519_11;
wire n1513_9;
wire n1509_12;
wire n1559_9;
wire n1551_11;
wire n1542_11;
wire n762_20;
wire n761_21;
wire n758_21;
wire n768_19;
wire n763_22;
wire n762_22;
wire n761_23;
wire n760_21;
wire n760_23;
wire n759_27;
wire n756_28;
wire n560_17;
wire n1500_33;
wire n1499_33;
wire n1498_33;
wire n1497_34;
wire n862_36;
wire n140_11;
wire n1497_36;
wire n1498_35;
wire n1499_35;
wire n1500_35;
wire n1827_8;
wire n758_23;
wire n751_24;
wire n758_25;
wire ff_next_vram0_7_11;
wire n768_21;
wire n755_18;
wire n752_17;
wire n768_23;
wire n751_26;
wire n1497_38;
wire n1548_9;
wire ff_screen_h_in_active;
wire w_pattern_name_t12_pre_3_2;
wire w_pattern_name_t12_pre_4_2;
wire w_pattern_name_t12_pre_5_2;
wire w_pattern_name_t12_pre_6_2;
wire w_pattern_name_t12_pre_7_2;
wire w_pattern_name_t12_pre_8_2;
wire w_pattern_name_t12_pre_9_2;
wire w_pattern_name_t12_pre_10_0_COUT;
wire w_pixel_phase_x_0_3;
wire w_pixel_phase_x_1_3;
wire w_scroll_pos_x_2_3;
wire w_scroll_pos_x_3_3;
wire w_scroll_pos_x_4_3;
wire w_scroll_pos_x_5_3;
wire w_scroll_pos_x_6_3;
wire w_scroll_pos_x_7_3;
wire w_scroll_pos_x_8_3;
wire w_scroll_pos_x_9_0_COUT;
wire n322_2;
wire n322_3;
wire n321_2;
wire n321_3;
wire n320_2;
wire n320_3;
wire n319_2;
wire n319_3;
wire n318_2;
wire n317_6;
wire w_pos_x_0_4;
wire w_pos_x_1_4;
wire w_pos_x_2_4;
wire w_pos_x_3_4;
wire w_pos_x_4_4;
wire w_pos_x_5_4;
wire w_pos_x_6_4;
wire w_pos_x_7_4;
wire w_pos_x_8_0_COUT;
wire n830_9;
wire n831_9;
wire n832_9;
wire n833_9;
wire n834_9;
wire n835_9;
wire n836_9;
wire n837_9;
wire n866_30;
wire n867_30;
wire n868_30;
wire n869_30;
wire [3:3] w_screen_mode;
wire [2:0] ff_phase;
wire [7:0] ff_next_vram0;
wire [7:0] ff_next_vram1;
wire [7:0] ff_next_vram2;
wire [7:0] ff_next_vram3;
wire [7:0] ff_next_vram4;
wire [7:0] ff_next_vram5;
wire [7:0] ff_next_vram6;
wire [7:0] ff_next_vram7;
wire [7:0] ff_pattern0;
wire [7:0] ff_pattern1;
wire [7:0] ff_pattern2;
wire [7:0] ff_pattern3;
wire [7:0] ff_pattern4;
wire [7:0] ff_pattern5;
wire [7:0] ff_pattern6;
wire [7:0] ff_pattern7;
wire [5:0] ff_pos_x;
wire [10:3] w_pattern_name_t12_pre;
wire [9:2] w_scroll_pos_x;
wire [8:0] w_pos_x;
wire VCC;
wire GND;
  LUT3 n866_s28 (
    .F(n850_2),
    .I0(w_screen_mode_vram_rdata[11]),
    .I1(w_screen_mode_vram_rdata[27]),
    .I2(w_screen_mode_vram_address[1]) 
);
defparam n866_s28.INIT=8'hCA;
  LUT3 n867_s28 (
    .F(n851_2),
    .I0(w_screen_mode_vram_rdata[10]),
    .I1(w_screen_mode_vram_rdata[26]),
    .I2(w_screen_mode_vram_address[1]) 
);
defparam n867_s28.INIT=8'hCA;
  LUT3 n868_s28 (
    .F(n852_2),
    .I0(w_screen_mode_vram_rdata[9]),
    .I1(w_screen_mode_vram_rdata[25]),
    .I2(w_screen_mode_vram_address[1]) 
);
defparam n868_s28.INIT=8'hCA;
  LUT3 n869_s28 (
    .F(n853_2),
    .I0(w_screen_mode_vram_rdata[8]),
    .I1(w_screen_mode_vram_rdata[24]),
    .I2(w_screen_mode_vram_address[1]) 
);
defparam n869_s28.INIT=8'hCA;
  LUT3 n830_s6 (
    .F(n830_6),
    .I0(w_screen_mode_vram_rdata[7]),
    .I1(w_screen_mode_vram_rdata[15]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n830_s6.INIT=8'hCA;
  LUT3 n830_s7 (
    .F(n830_7),
    .I0(w_screen_mode_vram_rdata[23]),
    .I1(w_screen_mode_vram_rdata[31]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n830_s7.INIT=8'hCA;
  LUT3 n831_s6 (
    .F(n831_6),
    .I0(w_screen_mode_vram_rdata[6]),
    .I1(w_screen_mode_vram_rdata[14]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n831_s6.INIT=8'hCA;
  LUT3 n831_s7 (
    .F(n831_7),
    .I0(w_screen_mode_vram_rdata[22]),
    .I1(w_screen_mode_vram_rdata[30]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n831_s7.INIT=8'hCA;
  LUT3 n832_s6 (
    .F(n832_6),
    .I0(w_screen_mode_vram_rdata[5]),
    .I1(w_screen_mode_vram_rdata[13]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n832_s6.INIT=8'hCA;
  LUT3 n832_s7 (
    .F(n832_7),
    .I0(w_screen_mode_vram_rdata[21]),
    .I1(w_screen_mode_vram_rdata[29]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n832_s7.INIT=8'hCA;
  LUT3 n833_s6 (
    .F(n833_6),
    .I0(w_screen_mode_vram_rdata[4]),
    .I1(w_screen_mode_vram_rdata[12]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n833_s6.INIT=8'hCA;
  LUT3 n833_s7 (
    .F(n833_7),
    .I0(w_screen_mode_vram_rdata[20]),
    .I1(w_screen_mode_vram_rdata[28]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n833_s7.INIT=8'hCA;
  LUT3 n834_s6 (
    .F(n834_6),
    .I0(w_screen_mode_vram_rdata[3]),
    .I1(w_screen_mode_vram_rdata[11]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n834_s6.INIT=8'hCA;
  LUT3 n834_s7 (
    .F(n834_7),
    .I0(w_screen_mode_vram_rdata[19]),
    .I1(w_screen_mode_vram_rdata[27]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n834_s7.INIT=8'hCA;
  LUT3 n835_s6 (
    .F(n835_6),
    .I0(w_screen_mode_vram_rdata[2]),
    .I1(w_screen_mode_vram_rdata[10]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n835_s6.INIT=8'hCA;
  LUT3 n835_s7 (
    .F(n835_7),
    .I0(w_screen_mode_vram_rdata[18]),
    .I1(w_screen_mode_vram_rdata[26]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n835_s7.INIT=8'hCA;
  LUT3 n836_s6 (
    .F(n836_6),
    .I0(w_screen_mode_vram_rdata[1]),
    .I1(w_screen_mode_vram_rdata[9]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n836_s6.INIT=8'hCA;
  LUT3 n836_s7 (
    .F(n836_7),
    .I0(w_screen_mode_vram_rdata[17]),
    .I1(w_screen_mode_vram_rdata[25]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n836_s7.INIT=8'hCA;
  LUT3 n837_s6 (
    .F(n837_6),
    .I0(w_screen_mode_vram_rdata[0]),
    .I1(w_screen_mode_vram_rdata[8]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n837_s6.INIT=8'hCA;
  LUT3 n837_s7 (
    .F(n837_7),
    .I0(w_screen_mode_vram_rdata[16]),
    .I1(w_screen_mode_vram_rdata[24]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n837_s7.INIT=8'hCA;
  LUT3 n866_s27 (
    .F(n866_28),
    .I0(w_screen_mode_vram_rdata[23]),
    .I1(w_screen_mode_vram_rdata[19]),
    .I2(n566_31) 
);
defparam n866_s27.INIT=8'hCA;
  LUT3 n867_s27 (
    .F(n867_28),
    .I0(w_screen_mode_vram_rdata[22]),
    .I1(w_screen_mode_vram_rdata[18]),
    .I2(n566_31) 
);
defparam n867_s27.INIT=8'hCA;
  LUT3 n868_s27 (
    .F(n868_28),
    .I0(w_screen_mode_vram_rdata[21]),
    .I1(w_screen_mode_vram_rdata[17]),
    .I2(n566_31) 
);
defparam n868_s27.INIT=8'hCA;
  LUT3 n869_s27 (
    .F(n869_28),
    .I0(w_screen_mode_vram_rdata[20]),
    .I1(w_screen_mode_vram_rdata[16]),
    .I2(n566_31) 
);
defparam n869_s27.INIT=8'hCA;
  LUT3 w_screen_mode_3_s (
    .F(w_screen_mode[3]),
    .I0(reg_screen_mode[0]),
    .I1(w_screen_mode_3_3),
    .I2(w_screen_mode_3_4) 
);
defparam w_screen_mode_3_s.INIT=8'hF8;
  LUT4 n100_s4 (
    .F(ff_state_1_7),
    .I0(w_screen_pos_x_Z[0]),
    .I1(w_screen_pos_x_Z[1]),
    .I2(w_screen_pos_x_Z[2]),
    .I3(w_screen_pos_x_Z[3]) 
);
defparam n100_s4.INIT=16'h8000;
  LUT4 n565_s0 (
    .F(n156_2),
    .I0(w_screen_pos_x_Z[0]),
    .I1(w_screen_pos_x_Z[1]),
    .I2(w_screen_pos_x_Z[2]),
    .I3(w_screen_pos_x_Z[3]) 
);
defparam n565_s0.INIT=16'h0001;
  LUT4 n2043_s0 (
    .F(n1779_2),
    .I0(n2043_9),
    .I1(w_screen_pos_x_Z[3]),
    .I2(n2043_5),
    .I3(w_screen_pos_x_Z[2]) 
);
defparam n2043_s0.INIT=16'hD000;
  LUT2 n1505_s1 (
    .F(n1505_4),
    .I0(n1505_5),
    .I1(n1505_6) 
);
defparam n1505_s1.INIT=4'hE;
  LUT2 n1506_s1 (
    .F(n1506_4),
    .I0(n1506_5),
    .I1(n1506_6) 
);
defparam n1506_s1.INIT=4'hE;
  LUT2 n1507_s1 (
    .F(n1507_4),
    .I0(n1507_5),
    .I1(n1507_6) 
);
defparam n1507_s1.INIT=4'hE;
  LUT2 n1508_s1 (
    .F(n1508_4),
    .I0(n1508_5),
    .I1(n1508_6) 
);
defparam n1508_s1.INIT=4'hE;
  LUT4 n1509_s1 (
    .F(n1509_4),
    .I0(n1509_5),
    .I1(n1509_6),
    .I2(n1509_12),
    .I3(n1509_8) 
);
defparam n1509_s1.INIT=16'h40FF;
  LUT4 n1510_s1 (
    .F(n1510_4),
    .I0(n1510_5),
    .I1(n1510_6),
    .I2(n1509_12),
    .I3(n1510_7) 
);
defparam n1510_s1.INIT=16'h40FF;
  LUT4 n1511_s1 (
    .F(n1511_4),
    .I0(n1511_5),
    .I1(n1511_6),
    .I2(n1509_12),
    .I3(n1511_7) 
);
defparam n1511_s1.INIT=16'hBF00;
  LUT4 n1512_s1 (
    .F(n1512_4),
    .I0(n1512_5),
    .I1(n1512_6),
    .I2(n1509_12),
    .I3(n1512_7) 
);
defparam n1512_s1.INIT=16'h40FF;
  LUT4 n1513_s1 (
    .F(n1513_4),
    .I0(n1513_9),
    .I1(ff_pattern2[7]),
    .I2(n1505_5),
    .I3(n1513_6) 
);
defparam n1513_s1.INIT=16'hFFF8;
  LUT4 n1514_s1 (
    .F(n1514_4),
    .I0(n1513_9),
    .I1(ff_pattern2[6]),
    .I2(n1506_5),
    .I3(n1514_5) 
);
defparam n1514_s1.INIT=16'hFFF8;
  LUT4 n1515_s1 (
    .F(n1515_4),
    .I0(n1513_9),
    .I1(ff_pattern2[5]),
    .I2(n1507_5),
    .I3(n1515_5) 
);
defparam n1515_s1.INIT=16'hFFF8;
  LUT4 n1516_s1 (
    .F(n1516_4),
    .I0(n1513_9),
    .I1(ff_pattern2[4]),
    .I2(n1508_5),
    .I3(n1516_5) 
);
defparam n1516_s1.INIT=16'hFFF8;
  LUT4 n1517_s1 (
    .F(n1517_4),
    .I0(n1513_9),
    .I1(ff_pattern2[3]),
    .I2(n1517_11),
    .I3(n1517_6) 
);
defparam n1517_s1.INIT=16'hFFF8;
  LUT4 n1518_s1 (
    .F(n1518_4),
    .I0(n1513_9),
    .I1(ff_pattern2[2]),
    .I2(n1518_11),
    .I3(n1518_6) 
);
defparam n1518_s1.INIT=16'hFFF8;
  LUT4 n1519_s1 (
    .F(n1519_4),
    .I0(n1513_9),
    .I1(ff_pattern2[1]),
    .I2(n1519_11),
    .I3(n1519_6) 
);
defparam n1519_s1.INIT=16'h000D;
  LUT4 n1520_s1 (
    .F(n1520_4),
    .I0(n1513_9),
    .I1(ff_pattern2[0]),
    .I2(n1520_11),
    .I3(n1520_6) 
);
defparam n1520_s1.INIT=16'hFFF8;
  LUT4 n1521_s1 (
    .F(n1521_4),
    .I0(n1513_9),
    .I1(ff_pattern3[7]),
    .I2(n1505_5),
    .I3(n1521_5) 
);
defparam n1521_s1.INIT=16'hFFF8;
  LUT4 n1522_s1 (
    .F(n1522_4),
    .I0(n1513_9),
    .I1(ff_pattern3[6]),
    .I2(n1506_5),
    .I3(n1522_5) 
);
defparam n1522_s1.INIT=16'hFFF8;
  LUT4 n1523_s1 (
    .F(n1523_4),
    .I0(n1513_9),
    .I1(ff_pattern3[5]),
    .I2(n1507_5),
    .I3(n1523_5) 
);
defparam n1523_s1.INIT=16'hFFF8;
  LUT4 n1524_s1 (
    .F(n1524_4),
    .I0(n1513_9),
    .I1(ff_pattern3[4]),
    .I2(n1508_5),
    .I3(n1524_5) 
);
defparam n1524_s1.INIT=16'hFFF8;
  LUT4 n1525_s1 (
    .F(n1525_4),
    .I0(n1513_9),
    .I1(ff_pattern3[3]),
    .I2(n1517_11),
    .I3(n1525_5) 
);
defparam n1525_s1.INIT=16'hFFF8;
  LUT4 n1526_s1 (
    .F(n1526_4),
    .I0(n1513_9),
    .I1(ff_pattern3[2]),
    .I2(n1518_11),
    .I3(n1526_5) 
);
defparam n1526_s1.INIT=16'hFFF8;
  LUT4 n1527_s1 (
    .F(n1527_4),
    .I0(n1513_9),
    .I1(ff_pattern3[1]),
    .I2(n1519_11),
    .I3(n1527_5) 
);
defparam n1527_s1.INIT=16'h000D;
  LUT4 n1528_s1 (
    .F(n1528_4),
    .I0(n1513_9),
    .I1(ff_pattern3[0]),
    .I2(n1520_11),
    .I3(n1528_5) 
);
defparam n1528_s1.INIT=16'hFFF8;
  LUT4 n1529_s1 (
    .F(n1529_4),
    .I0(n1513_9),
    .I1(ff_pattern4[7]),
    .I2(n1505_5),
    .I3(n1529_5) 
);
defparam n1529_s1.INIT=16'hFFF8;
  LUT4 n1530_s1 (
    .F(n1530_4),
    .I0(n1513_9),
    .I1(ff_pattern4[6]),
    .I2(n1506_5),
    .I3(n1530_5) 
);
defparam n1530_s1.INIT=16'hFFF8;
  LUT4 n1531_s1 (
    .F(n1531_4),
    .I0(n1513_9),
    .I1(ff_pattern4[5]),
    .I2(n1507_5),
    .I3(n1531_5) 
);
defparam n1531_s1.INIT=16'hFFF8;
  LUT4 n1532_s1 (
    .F(n1532_4),
    .I0(n1513_9),
    .I1(ff_pattern4[4]),
    .I2(n1508_5),
    .I3(n1532_5) 
);
defparam n1532_s1.INIT=16'hFFF8;
  LUT4 n1533_s1 (
    .F(n1533_4),
    .I0(n1513_9),
    .I1(ff_pattern4[3]),
    .I2(n1517_11),
    .I3(n1533_5) 
);
defparam n1533_s1.INIT=16'hFFF8;
  LUT4 n1534_s1 (
    .F(n1534_4),
    .I0(n1513_9),
    .I1(ff_pattern4[2]),
    .I2(n1518_11),
    .I3(n1534_5) 
);
defparam n1534_s1.INIT=16'hFFF8;
  LUT4 n1535_s1 (
    .F(n1535_4),
    .I0(n1513_9),
    .I1(ff_pattern4[1]),
    .I2(n1519_11),
    .I3(n1535_5) 
);
defparam n1535_s1.INIT=16'h000D;
  LUT4 n1536_s1 (
    .F(n1536_4),
    .I0(n1513_9),
    .I1(ff_pattern4[0]),
    .I2(n1520_11),
    .I3(n1536_5) 
);
defparam n1536_s1.INIT=16'hFFF8;
  LUT4 n1537_s1 (
    .F(n1537_4),
    .I0(n1513_9),
    .I1(ff_pattern5[7]),
    .I2(n1505_5),
    .I3(n1537_5) 
);
defparam n1537_s1.INIT=16'hFFF8;
  LUT4 n1538_s1 (
    .F(n1538_4),
    .I0(n1513_9),
    .I1(ff_pattern5[6]),
    .I2(n1506_5),
    .I3(n1538_5) 
);
defparam n1538_s1.INIT=16'hFFF8;
  LUT4 n1539_s1 (
    .F(n1539_4),
    .I0(n1513_9),
    .I1(ff_pattern5[5]),
    .I2(n1507_5),
    .I3(n1539_5) 
);
defparam n1539_s1.INIT=16'hFFF8;
  LUT4 n1540_s1 (
    .F(n1540_4),
    .I0(n1513_9),
    .I1(ff_pattern5[4]),
    .I2(n1508_5),
    .I3(n1540_5) 
);
defparam n1540_s1.INIT=16'hFFF8;
  LUT4 n1541_s1 (
    .F(n1541_4),
    .I0(n1513_9),
    .I1(ff_pattern5[3]),
    .I2(n1517_11),
    .I3(n1541_5) 
);
defparam n1541_s1.INIT=16'hFFF8;
  LUT4 n1543_s1 (
    .F(n1543_4),
    .I0(n1513_9),
    .I1(ff_pattern5[1]),
    .I2(n1519_11),
    .I3(n1543_5) 
);
defparam n1543_s1.INIT=16'h000D;
  LUT4 n1544_s1 (
    .F(n1544_4),
    .I0(n1513_9),
    .I1(ff_pattern5[0]),
    .I2(n1520_11),
    .I3(n1544_5) 
);
defparam n1544_s1.INIT=16'hFFF8;
  LUT4 n1545_s1 (
    .F(n1545_4),
    .I0(n1513_9),
    .I1(ff_pattern6[7]),
    .I2(n1505_5),
    .I3(n1545_5) 
);
defparam n1545_s1.INIT=16'hFFF8;
  LUT4 n1546_s1 (
    .F(n1546_4),
    .I0(n1513_9),
    .I1(ff_pattern6[6]),
    .I2(n1506_5),
    .I3(n1546_5) 
);
defparam n1546_s1.INIT=16'hFFF8;
  LUT4 n1547_s1 (
    .F(n1547_4),
    .I0(n1513_9),
    .I1(ff_pattern6[5]),
    .I2(n1507_5),
    .I3(n1547_5) 
);
defparam n1547_s1.INIT=16'hFFF8;
  LUT4 n1548_s1 (
    .F(n1548_4),
    .I0(n1548_9),
    .I1(ff_next_vram5[4]),
    .I2(n1508_5),
    .I3(n1548_6) 
);
defparam n1548_s1.INIT=16'hFFF8;
  LUT4 n1549_s1 (
    .F(n1549_4),
    .I0(n1513_9),
    .I1(ff_pattern6[3]),
    .I2(n1517_11),
    .I3(n1549_5) 
);
defparam n1549_s1.INIT=16'hFFF8;
  LUT4 n1550_s1 (
    .F(n1550_4),
    .I0(n1513_9),
    .I1(ff_pattern6[2]),
    .I2(n1518_11),
    .I3(n1550_5) 
);
defparam n1550_s1.INIT=16'hFFF8;
  LUT4 n1552_s1 (
    .F(n1552_4),
    .I0(n1513_9),
    .I1(ff_pattern6[0]),
    .I2(n1520_11),
    .I3(n1552_5) 
);
defparam n1552_s1.INIT=16'hFFF8;
  LUT4 n1553_s1 (
    .F(n1553_4),
    .I0(n1513_9),
    .I1(ff_pattern7[7]),
    .I2(n1505_5),
    .I3(n1553_5) 
);
defparam n1553_s1.INIT=16'hFFF8;
  LUT4 n1554_s1 (
    .F(n1554_4),
    .I0(n1513_9),
    .I1(ff_pattern7[6]),
    .I2(n1506_5),
    .I3(n1554_5) 
);
defparam n1554_s1.INIT=16'hFFF8;
  LUT4 n1555_s1 (
    .F(n1555_4),
    .I0(n1513_9),
    .I1(ff_pattern7[5]),
    .I2(n1507_5),
    .I3(n1555_5) 
);
defparam n1555_s1.INIT=16'hFFF8;
  LUT4 n1556_s1 (
    .F(n1556_4),
    .I0(n1513_9),
    .I1(ff_pattern7[4]),
    .I2(n1508_5),
    .I3(n1556_5) 
);
defparam n1556_s1.INIT=16'hFFF8;
  LUT2 n1557_s1 (
    .F(n1557_4),
    .I0(n1517_11),
    .I1(n1557_5) 
);
defparam n1557_s1.INIT=4'hE;
  LUT2 n1558_s1 (
    .F(n1558_4),
    .I0(n1518_11),
    .I1(n1558_5) 
);
defparam n1558_s1.INIT=4'hE;
  LUT4 n1560_s1 (
    .F(n1560_4),
    .I0(n1560_5),
    .I1(n1560_6),
    .I2(n1509_12),
    .I3(n1560_7) 
);
defparam n1560_s1.INIT=16'hE0FF;
  LUT4 n1778_s0 (
    .F(n1778_3),
    .I0(n1778_4),
    .I1(w_screen_pos_x_Z[7]),
    .I2(n1778_9),
    .I3(reg_display_on) 
);
defparam n1778_s0.INIT=16'h8F00;
  LUT3 n1827_s2 (
    .F(n1827_5),
    .I0(ff_pattern0[3]),
    .I1(ff_pattern0[7]),
    .I2(n1827_8) 
);
defparam n1827_s2.INIT=8'hCA;
  LUT3 n1828_s1 (
    .F(n1828_4),
    .I0(ff_pattern0[2]),
    .I1(ff_pattern0[6]),
    .I2(n1827_8) 
);
defparam n1828_s1.INIT=8'hCA;
  LUT3 n1829_s1 (
    .F(n1829_4),
    .I0(ff_pattern0[1]),
    .I1(ff_pattern0[5]),
    .I2(n1827_8) 
);
defparam n1829_s1.INIT=8'hCA;
  LUT3 n1830_s1 (
    .F(n1830_4),
    .I0(ff_pattern0[0]),
    .I1(ff_pattern0[4]),
    .I2(n1827_8) 
);
defparam n1830_s1.INIT=8'hCA;
  LUT3 n854_s21 (
    .F(n854_29),
    .I0(n854_30),
    .I1(n854_31),
    .I2(w_screen_mode[3]) 
);
defparam n854_s21.INIT=8'hC5;
  LUT3 n855_s21 (
    .F(n855_29),
    .I0(n855_30),
    .I1(n855_31),
    .I2(w_screen_mode[3]) 
);
defparam n855_s21.INIT=8'hC5;
  LUT3 n856_s21 (
    .F(n856_29),
    .I0(n856_30),
    .I1(n856_31),
    .I2(w_screen_mode[3]) 
);
defparam n856_s21.INIT=8'hC5;
  LUT3 n857_s21 (
    .F(n857_29),
    .I0(n857_30),
    .I1(n857_31),
    .I2(w_screen_mode[3]) 
);
defparam n857_s21.INIT=8'hC5;
  LUT4 n858_s18 (
    .F(n858_22),
    .I0(n858_23),
    .I1(w_screen_mode_vram_rdata[7]),
    .I2(n858_24),
    .I3(n858_25) 
);
defparam n858_s18.INIT=16'h0D00;
  LUT4 n859_s18 (
    .F(n859_22),
    .I0(n858_23),
    .I1(w_screen_mode_vram_rdata[6]),
    .I2(n859_23),
    .I3(n859_24) 
);
defparam n859_s18.INIT=16'h0D00;
  LUT4 n860_s18 (
    .F(n860_22),
    .I0(n858_23),
    .I1(w_screen_mode_vram_rdata[5]),
    .I2(n860_23),
    .I3(n860_24) 
);
defparam n860_s18.INIT=16'h0D00;
  LUT4 n861_s18 (
    .F(n861_22),
    .I0(n858_23),
    .I1(w_screen_mode_vram_rdata[4]),
    .I2(n861_23),
    .I3(n861_24) 
);
defparam n861_s18.INIT=16'h0D00;
  LUT4 n862_s24 (
    .F(n862_30),
    .I0(n862_36),
    .I1(ff_next_vram4[7]),
    .I2(n862_32),
    .I3(n862_33) 
);
defparam n862_s24.INIT=16'hFFF8;
  LUT4 n863_s23 (
    .F(n863_29),
    .I0(n862_36),
    .I1(ff_next_vram4[6]),
    .I2(n863_30),
    .I3(n863_31) 
);
defparam n863_s23.INIT=16'hFFF8;
  LUT4 n864_s23 (
    .F(n864_29),
    .I0(n862_36),
    .I1(ff_next_vram4[5]),
    .I2(n864_30),
    .I3(n864_31) 
);
defparam n864_s23.INIT=16'hFFF8;
  LUT4 n865_s23 (
    .F(n865_29),
    .I0(n862_36),
    .I1(ff_next_vram4[4]),
    .I2(n865_30),
    .I3(n865_31) 
);
defparam n865_s23.INIT=16'hFFF8;
  LUT4 n878_s19 (
    .F(n878_25),
    .I0(ff_next_vram6[7]),
    .I1(n878_28),
    .I2(w_screen_mode_vram_rdata[31]),
    .I3(n566_31) 
);
defparam n878_s19.INIT=16'hF888;
  LUT4 n879_s19 (
    .F(n879_25),
    .I0(ff_next_vram6[6]),
    .I1(n878_28),
    .I2(w_screen_mode_vram_rdata[30]),
    .I3(n566_31) 
);
defparam n879_s19.INIT=16'hF888;
  LUT4 n880_s19 (
    .F(n880_25),
    .I0(ff_next_vram6[5]),
    .I1(n878_28),
    .I2(w_screen_mode_vram_rdata[29]),
    .I3(n566_31) 
);
defparam n880_s19.INIT=16'hF888;
  LUT4 n881_s19 (
    .F(n881_25),
    .I0(ff_next_vram6[4]),
    .I1(n878_28),
    .I2(w_screen_mode_vram_rdata[28]),
    .I3(n566_31) 
);
defparam n881_s19.INIT=16'hF888;
  LUT3 n882_s22 (
    .F(n882_26),
    .I0(w_screen_mode_vram_rdata[27]),
    .I1(w_screen_mode_vram_rdata[31]),
    .I2(n566_31) 
);
defparam n882_s22.INIT=8'hAC;
  LUT3 n883_s20 (
    .F(n883_24),
    .I0(w_screen_mode_vram_rdata[26]),
    .I1(w_screen_mode_vram_rdata[30]),
    .I2(n566_31) 
);
defparam n883_s20.INIT=8'hAC;
  LUT3 n884_s20 (
    .F(n884_24),
    .I0(w_screen_mode_vram_rdata[25]),
    .I1(w_screen_mode_vram_rdata[29]),
    .I2(n566_31) 
);
defparam n884_s20.INIT=8'hAC;
  LUT3 n885_s20 (
    .F(n885_24),
    .I0(w_screen_mode_vram_rdata[24]),
    .I1(w_screen_mode_vram_rdata[28]),
    .I2(n566_31) 
);
defparam n885_s20.INIT=8'hAC;
  LUT3 n1124_s13 (
    .F(n1124_17),
    .I0(n1124_18),
    .I1(n1124_19),
    .I2(n1124_20) 
);
defparam n1124_s13.INIT=8'h01;
  LUT3 n1125_s12 (
    .F(n1125_16),
    .I0(n1125_17),
    .I1(n1125_18),
    .I2(n1125_19) 
);
defparam n1125_s12.INIT=8'h01;
  LUT4 n1126_s12 (
    .F(n1126_16),
    .I0(n878_28),
    .I1(ff_next_vram2[5]),
    .I2(n1126_22),
    .I3(n1126_18) 
);
defparam n1126_s12.INIT=16'h8F00;
  LUT4 n1127_s12 (
    .F(n1127_16),
    .I0(n878_28),
    .I1(ff_next_vram2[4]),
    .I2(n1127_22),
    .I3(n1127_18) 
);
defparam n1127_s12.INIT=16'h8F00;
  LUT4 n1128_s14 (
    .F(n1128_18),
    .I0(n878_28),
    .I1(n834_9),
    .I2(n1128_19),
    .I3(n1128_20) 
);
defparam n1128_s14.INIT=16'h8F00;
  LUT3 n1129_s14 (
    .F(n1129_18),
    .I0(n1129_19),
    .I1(n1129_20),
    .I2(n1129_21) 
);
defparam n1129_s14.INIT=8'h01;
  LUT4 n1130_s14 (
    .F(n1130_18),
    .I0(n1130_19),
    .I1(n1130_20),
    .I2(n1130_21),
    .I3(ff_phase[2]) 
);
defparam n1130_s14.INIT=16'h0FEE;
  LUT4 n1131_s14 (
    .F(n1131_18),
    .I0(n878_28),
    .I1(n837_9),
    .I2(n1131_19),
    .I3(n1131_20) 
);
defparam n1131_s14.INIT=16'h8F00;
  LUT3 n1132_s13 (
    .F(n1132_17),
    .I0(n1132_18),
    .I1(n1132_19),
    .I2(ff_phase[2]) 
);
defparam n1132_s13.INIT=8'h35;
  LUT3 n1133_s13 (
    .F(n1133_17),
    .I0(n1133_18),
    .I1(n1133_19),
    .I2(ff_phase[2]) 
);
defparam n1133_s13.INIT=8'h35;
  LUT3 n1134_s13 (
    .F(n1134_17),
    .I0(n1134_18),
    .I1(n1134_19),
    .I2(ff_phase[2]) 
);
defparam n1134_s13.INIT=8'h35;
  LUT3 n1135_s13 (
    .F(n1135_17),
    .I0(n1135_18),
    .I1(n1135_19),
    .I2(ff_phase[2]) 
);
defparam n1135_s13.INIT=8'h35;
  LUT3 n1136_s14 (
    .F(n1136_18),
    .I0(w_screen_mode_vram_rdata[11]),
    .I1(n1136_19),
    .I2(ff_phase[2]) 
);
defparam n1136_s14.INIT=8'hCA;
  LUT3 n1137_s13 (
    .F(n1137_17),
    .I0(w_screen_mode_vram_rdata[10]),
    .I1(n1137_18),
    .I2(ff_phase[2]) 
);
defparam n1137_s13.INIT=8'hCA;
  LUT3 n1138_s13 (
    .F(n1138_17),
    .I0(w_screen_mode_vram_rdata[9]),
    .I1(n1138_18),
    .I2(ff_phase[2]) 
);
defparam n1138_s13.INIT=8'hCA;
  LUT3 n1139_s13 (
    .F(n1139_17),
    .I0(w_screen_mode_vram_rdata[8]),
    .I1(n1139_18),
    .I2(ff_phase[2]) 
);
defparam n1139_s13.INIT=8'hCA;
  LUT4 n1140_s9 (
    .F(n1140_13),
    .I0(n1140_14),
    .I1(ff_next_vram5[7]),
    .I2(n1140_17),
    .I3(ff_phase[1]) 
);
defparam n1140_s9.INIT=16'h4F44;
  LUT4 n1141_s9 (
    .F(n1141_13),
    .I0(n1140_14),
    .I1(ff_next_vram5[6]),
    .I2(n1141_16),
    .I3(ff_phase[1]) 
);
defparam n1141_s9.INIT=16'h4F44;
  LUT4 n1142_s9 (
    .F(n1142_13),
    .I0(n1140_14),
    .I1(ff_next_vram5[5]),
    .I2(n1142_16),
    .I3(ff_phase[1]) 
);
defparam n1142_s9.INIT=16'h4F44;
  LUT4 n1143_s9 (
    .F(n1143_13),
    .I0(n1140_14),
    .I1(ff_next_vram5[4]),
    .I2(n1143_16),
    .I3(ff_phase[1]) 
);
defparam n1143_s9.INIT=16'h4F44;
  LUT4 n1144_s9 (
    .F(n1144_13),
    .I0(n566_31),
    .I1(n1144_14),
    .I2(ff_phase[1]),
    .I3(w_screen_mode_vram_rdata[19]) 
);
defparam n1144_s9.INIT=16'hBF30;
  LUT4 n1145_s9 (
    .F(n1145_13),
    .I0(n566_31),
    .I1(n1145_14),
    .I2(ff_phase[1]),
    .I3(w_screen_mode_vram_rdata[18]) 
);
defparam n1145_s9.INIT=16'hBF30;
  LUT4 n1146_s9 (
    .F(n1146_13),
    .I0(n566_31),
    .I1(n1146_14),
    .I2(ff_phase[1]),
    .I3(w_screen_mode_vram_rdata[17]) 
);
defparam n1146_s9.INIT=16'hBF30;
  LUT4 n1147_s9 (
    .F(n1147_13),
    .I0(n566_31),
    .I1(n1147_14),
    .I2(ff_phase[1]),
    .I3(w_screen_mode_vram_rdata[16]) 
);
defparam n1147_s9.INIT=16'hBF30;
  LUT3 n1148_s10 (
    .F(n1148_14),
    .I0(n1148_15),
    .I1(w_screen_mode_vram_rdata[7]),
    .I2(ff_phase[1]) 
);
defparam n1148_s10.INIT=8'hC5;
  LUT3 n1149_s10 (
    .F(n1149_14),
    .I0(n1149_15),
    .I1(w_screen_mode_vram_rdata[6]),
    .I2(ff_phase[1]) 
);
defparam n1149_s10.INIT=8'hC5;
  LUT3 n1150_s10 (
    .F(n1150_14),
    .I0(n1150_15),
    .I1(w_screen_mode_vram_rdata[5]),
    .I2(ff_phase[1]) 
);
defparam n1150_s10.INIT=8'hC5;
  LUT3 n1151_s10 (
    .F(n1151_14),
    .I0(n1151_15),
    .I1(w_screen_mode_vram_rdata[4]),
    .I2(ff_phase[1]) 
);
defparam n1151_s10.INIT=8'hC5;
  LUT4 n1156_s10 (
    .F(n1156_14),
    .I0(ff_next_vram7[7]),
    .I1(n878_28),
    .I2(w_screen_mode_vram_rdata[31]),
    .I3(ff_phase[1]) 
);
defparam n1156_s10.INIT=16'hF088;
  LUT4 n1157_s10 (
    .F(n1157_14),
    .I0(ff_next_vram7[6]),
    .I1(n878_28),
    .I2(w_screen_mode_vram_rdata[30]),
    .I3(ff_phase[1]) 
);
defparam n1157_s10.INIT=16'hF088;
  LUT4 n1158_s10 (
    .F(n1158_14),
    .I0(ff_next_vram7[5]),
    .I1(n878_28),
    .I2(w_screen_mode_vram_rdata[29]),
    .I3(ff_phase[1]) 
);
defparam n1158_s10.INIT=16'hF088;
  LUT4 n1159_s10 (
    .F(n1159_14),
    .I0(ff_next_vram7[4]),
    .I1(n878_28),
    .I2(w_screen_mode_vram_rdata[28]),
    .I3(ff_phase[1]) 
);
defparam n1159_s10.INIT=16'hF088;
  LUT4 n1501_s19 (
    .F(n1501_23),
    .I0(n547_4),
    .I1(reg_backdrop_color[3]),
    .I2(n1501_24),
    .I3(n1509_12) 
);
defparam n1501_s19.INIT=16'h0F44;
  LUT4 n1502_s19 (
    .F(n1502_23),
    .I0(n547_4),
    .I1(reg_backdrop_color[2]),
    .I2(n1502_24),
    .I3(n1509_12) 
);
defparam n1502_s19.INIT=16'h0F44;
  LUT4 n1503_s19 (
    .F(n1503_23),
    .I0(n1503_24),
    .I1(n1503_25),
    .I2(reg_backdrop_color[1]),
    .I3(n1509_12) 
);
defparam n1503_s19.INIT=16'hBBF0;
  LUT4 n1504_s19 (
    .F(n1504_23),
    .I0(n1560_5),
    .I1(n1504_24),
    .I2(reg_backdrop_color[0]),
    .I3(n1509_12) 
);
defparam n1504_s19.INIT=16'hBBF0;
  LUT3 ff_pos_x_5_s3 (
    .F(ff_pos_x_5_8),
    .I0(ff_pos_x_5_9),
    .I1(ff_pos_x_5_15),
    .I2(ff_state_1_7) 
);
defparam ff_pos_x_5_s3.INIT=8'hE0;
  LUT2 ff_next_vram6_3_s4 (
    .F(ff_next_vram6_3_8),
    .I0(n878_28),
    .I1(ff_next_vram6_7_11) 
);
defparam ff_next_vram6_3_s4.INIT=4'h4;
  LUT4 ff_screen_h_in_active_s4 (
    .F(ff_screen_h_in_active_9),
    .I0(ff_screen_h_in_active_10),
    .I1(ff_screen_h_in_active_15),
    .I2(ff_state_1_7),
    .I3(n258_9) 
);
defparam ff_screen_h_in_active_s4.INIT=16'h10FF;
  LUT4 n751_s6 (
    .F(n751_10),
    .I0(n751_11),
    .I1(reg_pattern_generator_table_base[17]),
    .I2(n751_12),
    .I3(n751_13) 
);
defparam n751_s6.INIT=16'hFFF4;
  LUT4 n752_s6 (
    .F(n752_10),
    .I0(n751_11),
    .I1(reg_pattern_generator_table_base[16]),
    .I2(n752_11),
    .I3(n752_17) 
);
defparam n752_s6.INIT=16'hFFF4;
  LUT4 n753_s6 (
    .F(n753_10),
    .I0(n753_11),
    .I1(n753_21),
    .I2(n753_13),
    .I3(n753_14) 
);
defparam n753_s6.INIT=16'hF4FF;
  LUT2 n754_s6 (
    .F(n754_10),
    .I0(n754_11),
    .I1(n754_12) 
);
defparam n754_s6.INIT=4'h7;
  LUT4 n755_s6 (
    .F(n755_10),
    .I0(n751_11),
    .I1(reg_pattern_generator_table_base[13]),
    .I2(n755_11),
    .I3(n755_12) 
);
defparam n755_s6.INIT=16'hF4FF;
  LUT4 n756_s6 (
    .F(n756_10),
    .I0(n756_11),
    .I1(n753_21),
    .I2(n756_12),
    .I3(n756_13) 
);
defparam n756_s6.INIT=16'hF4FF;
  LUT4 n757_s6 (
    .F(n757_10),
    .I0(n757_11),
    .I1(n757_12),
    .I2(n757_13),
    .I3(n757_14) 
);
defparam n757_s6.INIT=16'hFFF4;
  LUT4 n758_s6 (
    .F(n758_10),
    .I0(n758_11),
    .I1(reg_color_table_base[10]),
    .I2(n753_21),
    .I3(n758_12) 
);
defparam n758_s6.INIT=16'h40FF;
  LUT3 n759_s6 (
    .F(n759_10),
    .I0(n759_11),
    .I1(n759_12),
    .I2(n759_13) 
);
defparam n759_s6.INIT=8'hEF;
  LUT3 n760_s6 (
    .F(n760_10),
    .I0(n760_11),
    .I1(n760_12),
    .I2(n760_13) 
);
defparam n760_s6.INIT=8'hEF;
  LUT3 n761_s6 (
    .F(n761_10),
    .I0(n761_11),
    .I1(n753_21),
    .I2(n761_12) 
);
defparam n761_s6.INIT=8'h4F;
  LUT3 n762_s6 (
    .F(n762_10),
    .I0(n762_11),
    .I1(n753_21),
    .I2(n762_12) 
);
defparam n762_s6.INIT=8'h4F;
  LUT4 n763_s6 (
    .F(n763_10),
    .I0(n763_11),
    .I1(ff_next_vram0[2]),
    .I2(n763_12),
    .I3(n763_13) 
);
defparam n763_s6.INIT=16'hF4FF;
  LUT4 n764_s6 (
    .F(n764_10),
    .I0(n764_11),
    .I1(n764_12),
    .I2(ff_next_vram0_7_9),
    .I3(n764_13) 
);
defparam n764_s6.INIT=16'hB0FF;
  LUT4 n765_s6 (
    .F(n765_10),
    .I0(n765_11),
    .I1(n753_21),
    .I2(n765_12),
    .I3(n765_13) 
);
defparam n765_s6.INIT=16'hF4FF;
  LUT4 n766_s6 (
    .F(n766_10),
    .I0(n766_11),
    .I1(w_pixel_pos_y_Z[2]),
    .I2(n766_12),
    .I3(n766_13) 
);
defparam n766_s6.INIT=16'hFFF4;
  LUT4 n767_s6 (
    .F(n767_10),
    .I0(n766_11),
    .I1(w_pixel_pos_y_Z[1]),
    .I2(n767_11),
    .I3(n767_12) 
);
defparam n767_s6.INIT=16'hFFF4;
  LUT4 n768_s6 (
    .F(n768_10),
    .I0(n768_11),
    .I1(n768_21),
    .I2(n768_23),
    .I3(n768_14) 
);
defparam n768_s6.INIT=16'hF4FF;
  LUT4 n566_s23 (
    .F(n566_31),
    .I0(reg_screen_mode[0]),
    .I1(reg_screen_mode[1]),
    .I2(reg_screen_mode[2]),
    .I3(reg_screen_mode[4]) 
);
defparam n566_s23.INIT=16'h1000;
  LUT3 ff_next_vram7_3_s2 (
    .F(ff_next_vram7_3_7),
    .I0(n566_31),
    .I1(ff_phase[1]),
    .I2(ff_next_vram5_3_8) 
);
defparam ff_next_vram7_3_s2.INIT=8'hB0;
  LUT4 ff_next_vram1_7_s3 (
    .F(ff_next_vram1_7_8),
    .I0(ff_next_vram1_7_9),
    .I1(ff_next_vram1_7_10),
    .I2(ff_next_vram1_7_11),
    .I3(ff_next_vram1_7_12) 
);
defparam ff_next_vram1_7_s3.INIT=16'h0D00;
  LUT4 ff_next_vram1_3_s3 (
    .F(ff_next_vram1_3_8),
    .I0(ff_next_vram1_7_9),
    .I1(w_address_s_pre_17_5),
    .I2(ff_next_vram1_7_11),
    .I3(ff_next_vram1_7_12) 
);
defparam ff_next_vram1_3_s3.INIT=16'h0D00;
  LUT3 ff_next_vram4_7_s3 (
    .F(ff_next_vram4_7_7),
    .I0(w_screen_mode_3_4),
    .I1(ff_next_vram2_7_10),
    .I2(ff_next_vram0_7_11) 
);
defparam ff_next_vram4_7_s3.INIT=8'h10;
  LUT3 ff_next_vram5_3_s3 (
    .F(ff_next_vram5_3_8),
    .I0(w_address_s_pre_17_5),
    .I1(ff_phase[1]),
    .I2(ff_next_vram5_3_11) 
);
defparam ff_next_vram5_3_s3.INIT=8'hE0;
  LUT4 ff_next_vram7_7_s3 (
    .F(ff_next_vram7_7_8),
    .I0(ff_next_vram1_7_10),
    .I1(n566_31),
    .I2(ff_phase[1]),
    .I3(ff_next_vram5_7_9) 
);
defparam ff_next_vram7_7_s3.INIT=16'hCA00;
  LUT3 ff_next_vram4_3_s4 (
    .F(ff_next_vram4_3_8),
    .I0(ff_next_vram2_3_13),
    .I1(w_screen_mode[3]),
    .I2(ff_next_vram6_7_9) 
);
defparam ff_next_vram4_3_s4.INIT=8'hE0;
  LUT2 n184_s2 (
    .F(n184_7),
    .I0(ff_pos_x[0]),
    .I1(n184_10) 
);
defparam n184_s2.INIT=4'h1;
  LUT3 n183_s2 (
    .F(n183_7),
    .I0(n184_10),
    .I1(ff_pos_x[1]),
    .I2(ff_pos_x[0]) 
);
defparam n183_s2.INIT=8'h14;
  LUT4 n182_s2 (
    .F(n182_7),
    .I0(ff_pos_x[1]),
    .I1(ff_pos_x[0]),
    .I2(n184_10),
    .I3(ff_pos_x[2]) 
);
defparam n182_s2.INIT=16'h0708;
  LUT4 n181_s2 (
    .F(n181_7),
    .I0(ff_pos_x[0]),
    .I1(n181_8),
    .I2(n184_10),
    .I3(ff_pos_x[3]) 
);
defparam n181_s2.INIT=16'h0708;
  LUT3 n180_s2 (
    .F(n180_7),
    .I0(n184_10),
    .I1(ff_pos_x[4]),
    .I2(n180_10) 
);
defparam n180_s2.INIT=8'h14;
  LUT4 n179_s2 (
    .F(n179_7),
    .I0(ff_pos_x[4]),
    .I1(n180_10),
    .I2(n184_10),
    .I3(ff_pos_x[5]) 
);
defparam n179_s2.INIT=16'h0708;
  LUT3 n1826_s2 (
    .F(n1826_7),
    .I0(n1826_10),
    .I1(n2043_9),
    .I2(ff_pattern0[4]) 
);
defparam n1826_s2.INIT=8'h40;
  LUT3 n1825_s2 (
    .F(n1825_7),
    .I0(n1826_10),
    .I1(n2043_9),
    .I2(ff_pattern0[5]) 
);
defparam n1825_s2.INIT=8'h40;
  LUT3 n1824_s2 (
    .F(n1824_7),
    .I0(n1826_10),
    .I1(n2043_9),
    .I2(ff_pattern0[6]) 
);
defparam n1824_s2.INIT=8'h40;
  LUT3 n1823_s2 (
    .F(n1823_7),
    .I0(n1826_10),
    .I1(n2043_9),
    .I2(ff_pattern0[7]) 
);
defparam n1823_s2.INIT=8'h40;
  LUT4 n560_s1 (
    .F(n560_6),
    .I0(n560_7),
    .I1(n560_17),
    .I2(n560_9),
    .I3(n560_10) 
);
defparam n560_s1.INIT=16'h0100;
  LUT3 n139_s2 (
    .F(n139_7),
    .I0(n140_9),
    .I1(ff_phase[0]),
    .I2(ff_phase[1]) 
);
defparam n139_s2.INIT=8'h14;
  LUT4 n138_s2 (
    .F(n138_7),
    .I0(ff_phase[0]),
    .I1(ff_phase[1]),
    .I2(n140_9),
    .I3(ff_phase[2]) 
);
defparam n138_s2.INIT=16'h0708;
  LUT4 n258_s4 (
    .F(n258_9),
    .I0(n258_10),
    .I1(ff_next_vram6_7_8),
    .I2(w_screen_pos_x_Z[12]),
    .I3(n258_11) 
);
defparam n258_s4.INIT=16'hBEFF;
  LUT4 w_screen_mode_3_s0 (
    .F(w_screen_mode_3_3),
    .I0(reg_screen_mode[1]),
    .I1(reg_screen_mode[2]),
    .I2(reg_screen_mode[4]),
    .I3(reg_screen_mode[3]) 
);
defparam w_screen_mode_3_s0.INIT=16'h0100;
  LUT4 w_screen_mode_3_s1 (
    .F(w_screen_mode_3_4),
    .I0(reg_screen_mode[0]),
    .I1(reg_screen_mode[3]),
    .I2(reg_screen_mode[4]),
    .I3(reg_screen_mode[1]) 
);
defparam w_screen_mode_3_s1.INIT=16'h0100;
  LUT2 n2043_s2 (
    .F(n2043_5),
    .I0(w_screen_pos_x_Z[0]),
    .I1(w_screen_pos_x_Z[1]) 
);
defparam n2043_s2.INIT=4'h8;
  LUT4 n1505_s2 (
    .F(n1505_5),
    .I0(w_next_0_9),
    .I1(reg_backdrop_color[7]),
    .I2(n1497_34),
    .I3(n1542_6) 
);
defparam n1505_s2.INIT=16'h00F8;
  LUT4 n1505_s3 (
    .F(n1505_6),
    .I0(n1505_7),
    .I1(ff_pattern1[7]),
    .I2(ff_pos_x_5_15),
    .I3(n1542_6) 
);
defparam n1505_s3.INIT=16'h5C00;
  LUT4 n1506_s2 (
    .F(n1506_5),
    .I0(w_next_0_9),
    .I1(reg_backdrop_color[6]),
    .I2(n1498_33),
    .I3(n1542_6) 
);
defparam n1506_s2.INIT=16'h00F8;
  LUT4 n1506_s3 (
    .F(n1506_6),
    .I0(n1506_7),
    .I1(ff_pattern1[6]),
    .I2(ff_pos_x_5_15),
    .I3(n1542_6) 
);
defparam n1506_s3.INIT=16'h5C00;
  LUT4 n1507_s2 (
    .F(n1507_5),
    .I0(w_next_0_9),
    .I1(reg_backdrop_color[5]),
    .I2(n1499_33),
    .I3(n1542_6) 
);
defparam n1507_s2.INIT=16'h00F8;
  LUT4 n1507_s3 (
    .F(n1507_6),
    .I0(n1507_7),
    .I1(ff_pattern1[5]),
    .I2(ff_pos_x_5_15),
    .I3(n1542_6) 
);
defparam n1507_s3.INIT=16'h5C00;
  LUT4 n1508_s2 (
    .F(n1508_5),
    .I0(w_next_0_9),
    .I1(reg_backdrop_color[4]),
    .I2(n1500_33),
    .I3(n1542_6) 
);
defparam n1508_s2.INIT=16'h00F8;
  LUT4 n1508_s3 (
    .F(n1508_6),
    .I0(n1508_7),
    .I1(ff_pattern1[4]),
    .I2(ff_pos_x_5_15),
    .I3(n1542_6) 
);
defparam n1508_s3.INIT=16'h5C00;
  LUT4 n1509_s2 (
    .F(n1509_5),
    .I0(ff_next_vram2[3]),
    .I1(ff_next_vram2[7]),
    .I2(n1509_9),
    .I3(w_screen_mode[3]) 
);
defparam n1509_s2.INIT=16'h5300;
  LUT4 n1509_s3 (
    .F(n1509_6),
    .I0(w_screen_mode[3]),
    .I1(n1509_10),
    .I2(ff_next_vram0[3]),
    .I3(ff_next_vram2_3_13) 
);
defparam n1509_s3.INIT=16'hF0EE;
  LUT3 n1509_s5 (
    .F(n1509_8),
    .I0(n1513_9),
    .I1(ff_pattern1[3]),
    .I2(n1517_11) 
);
defparam n1509_s5.INIT=8'h07;
  LUT4 n1510_s2 (
    .F(n1510_5),
    .I0(ff_next_vram2[2]),
    .I1(ff_next_vram2[6]),
    .I2(n1509_9),
    .I3(w_screen_mode[3]) 
);
defparam n1510_s2.INIT=16'h5300;
  LUT4 n1510_s3 (
    .F(n1510_6),
    .I0(w_screen_mode[3]),
    .I1(n1510_8),
    .I2(ff_next_vram0[2]),
    .I3(ff_next_vram2_3_13) 
);
defparam n1510_s3.INIT=16'hF0EE;
  LUT3 n1510_s4 (
    .F(n1510_7),
    .I0(n1513_9),
    .I1(ff_pattern1[2]),
    .I2(n1518_11) 
);
defparam n1510_s4.INIT=8'h07;
  LUT4 n1511_s2 (
    .F(n1511_5),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(n1509_9),
    .I3(w_screen_mode[3]) 
);
defparam n1511_s2.INIT=16'hCA00;
  LUT4 n1511_s3 (
    .F(n1511_6),
    .I0(w_screen_mode[3]),
    .I1(n1511_8),
    .I2(ff_next_vram0[1]),
    .I3(ff_next_vram2_3_13) 
);
defparam n1511_s3.INIT=16'h0FBB;
  LUT3 n1511_s4 (
    .F(n1511_7),
    .I0(n1513_9),
    .I1(ff_pattern1[1]),
    .I2(n1519_11) 
);
defparam n1511_s4.INIT=8'h0D;
  LUT4 n1512_s2 (
    .F(n1512_5),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(n1509_9),
    .I3(w_screen_mode[3]) 
);
defparam n1512_s2.INIT=16'h3500;
  LUT4 n1512_s3 (
    .F(n1512_6),
    .I0(w_screen_mode[3]),
    .I1(n1512_8),
    .I2(ff_next_vram0[0]),
    .I3(ff_next_vram2_3_13) 
);
defparam n1512_s3.INIT=16'hF0EE;
  LUT3 n1512_s4 (
    .F(n1512_7),
    .I0(n1513_9),
    .I1(ff_pattern1[0]),
    .I2(n1520_11) 
);
defparam n1512_s4.INIT=8'h07;
  LUT4 n1513_s3 (
    .F(n1513_6),
    .I0(ff_next_vram2_3_13),
    .I1(ff_next_vram1[7]),
    .I2(n1513_7),
    .I3(n1509_12) 
);
defparam n1513_s3.INIT=16'hF800;
  LUT4 n1514_s2 (
    .F(n1514_5),
    .I0(ff_next_vram2_3_13),
    .I1(ff_next_vram1[6]),
    .I2(n1514_6),
    .I3(n1509_12) 
);
defparam n1514_s2.INIT=16'hF800;
  LUT4 n1515_s2 (
    .F(n1515_5),
    .I0(ff_next_vram2_3_13),
    .I1(ff_next_vram1[5]),
    .I2(n1515_6),
    .I3(n1509_12) 
);
defparam n1515_s2.INIT=16'hF800;
  LUT4 n1516_s2 (
    .F(n1516_5),
    .I0(ff_next_vram2_3_13),
    .I1(ff_next_vram1[4]),
    .I2(n1516_6),
    .I3(n1509_12) 
);
defparam n1516_s2.INIT=16'hF800;
  LUT4 n1517_s3 (
    .F(n1517_6),
    .I0(n1517_7),
    .I1(n1517_8),
    .I2(w_screen_mode[3]),
    .I3(n1509_12) 
);
defparam n1517_s3.INIT=16'hCA00;
  LUT4 n1518_s3 (
    .F(n1518_6),
    .I0(n1518_7),
    .I1(n1518_8),
    .I2(w_screen_mode[3]),
    .I3(n1509_12) 
);
defparam n1518_s3.INIT=16'hCA00;
  LUT4 n1519_s3 (
    .F(n1519_6),
    .I0(n1519_7),
    .I1(n1519_8),
    .I2(w_screen_mode[3]),
    .I3(n1509_12) 
);
defparam n1519_s3.INIT=16'hC500;
  LUT4 n1520_s3 (
    .F(n1520_6),
    .I0(n1520_7),
    .I1(n1520_8),
    .I2(w_screen_mode[3]),
    .I3(n1509_12) 
);
defparam n1520_s3.INIT=16'hCA00;
  LUT4 n1521_s2 (
    .F(n1521_5),
    .I0(n1521_6),
    .I1(n2043_6),
    .I2(n1521_7),
    .I3(n1509_12) 
);
defparam n1521_s2.INIT=16'hF800;
  LUT4 n1522_s2 (
    .F(n1522_5),
    .I0(n1522_6),
    .I1(n2043_6),
    .I2(n1522_7),
    .I3(n1509_12) 
);
defparam n1522_s2.INIT=16'hF800;
  LUT4 n1523_s2 (
    .F(n1523_5),
    .I0(n1523_6),
    .I1(n2043_6),
    .I2(n1523_7),
    .I3(n1509_12) 
);
defparam n1523_s2.INIT=16'hF800;
  LUT4 n1524_s2 (
    .F(n1524_5),
    .I0(n1524_6),
    .I1(n2043_6),
    .I2(n1524_7),
    .I3(n1509_12) 
);
defparam n1524_s2.INIT=16'hF800;
  LUT4 n1525_s2 (
    .F(n1525_5),
    .I0(ff_next_vram2[3]),
    .I1(ff_next_vram2[7]),
    .I2(n1525_6),
    .I3(n1509_12) 
);
defparam n1525_s2.INIT=16'hAC00;
  LUT4 n1526_s2 (
    .F(n1526_5),
    .I0(ff_next_vram2[2]),
    .I1(ff_next_vram2[6]),
    .I2(n1525_6),
    .I3(n1509_12) 
);
defparam n1526_s2.INIT=16'hAC00;
  LUT4 n1527_s2 (
    .F(n1527_5),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(n1525_6),
    .I3(n1509_12) 
);
defparam n1527_s2.INIT=16'h3500;
  LUT4 n1528_s2 (
    .F(n1528_5),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(n1525_6),
    .I3(n1509_12) 
);
defparam n1528_s2.INIT=16'hCA00;
  LUT4 n1529_s2 (
    .F(n1529_5),
    .I0(ff_next_vram2_3_13),
    .I1(ff_next_vram3[7]),
    .I2(n1529_6),
    .I3(n1509_12) 
);
defparam n1529_s2.INIT=16'hF800;
  LUT4 n1530_s2 (
    .F(n1530_5),
    .I0(ff_next_vram2_3_13),
    .I1(ff_next_vram3[6]),
    .I2(n1530_6),
    .I3(n1509_12) 
);
defparam n1530_s2.INIT=16'hF800;
  LUT4 n1531_s2 (
    .F(n1531_5),
    .I0(ff_next_vram2_3_13),
    .I1(ff_next_vram3[5]),
    .I2(n1531_6),
    .I3(n1509_12) 
);
defparam n1531_s2.INIT=16'hF800;
  LUT4 n1532_s2 (
    .F(n1532_5),
    .I0(ff_next_vram2_3_13),
    .I1(ff_next_vram3[4]),
    .I2(n1532_6),
    .I3(n1509_12) 
);
defparam n1532_s2.INIT=16'hF800;
  LUT4 n1533_s2 (
    .F(n1533_5),
    .I0(n1533_6),
    .I1(n1533_7),
    .I2(w_screen_mode[3]),
    .I3(n1509_12) 
);
defparam n1533_s2.INIT=16'hCA00;
  LUT4 n1534_s2 (
    .F(n1534_5),
    .I0(n1534_6),
    .I1(n1534_7),
    .I2(w_screen_mode[3]),
    .I3(n1509_12) 
);
defparam n1534_s2.INIT=16'hCA00;
  LUT4 n1535_s2 (
    .F(n1535_5),
    .I0(n1535_6),
    .I1(n1535_7),
    .I2(w_screen_mode[3]),
    .I3(n1509_12) 
);
defparam n1535_s2.INIT=16'h3500;
  LUT4 n1536_s2 (
    .F(n1536_5),
    .I0(n1536_6),
    .I1(n1536_7),
    .I2(w_screen_mode[3]),
    .I3(n1509_12) 
);
defparam n1536_s2.INIT=16'hCA00;
  LUT4 n1537_s2 (
    .F(n1537_5),
    .I0(ff_next_vram2_3_13),
    .I1(ff_next_vram4[7]),
    .I2(n1537_6),
    .I3(n1509_12) 
);
defparam n1537_s2.INIT=16'hF800;
  LUT4 n1538_s2 (
    .F(n1538_5),
    .I0(ff_next_vram2_3_13),
    .I1(ff_next_vram4[6]),
    .I2(n1538_6),
    .I3(n1509_12) 
);
defparam n1538_s2.INIT=16'hF800;
  LUT4 n1539_s2 (
    .F(n1539_5),
    .I0(ff_next_vram2_3_13),
    .I1(ff_next_vram4[5]),
    .I2(n1539_6),
    .I3(n1509_12) 
);
defparam n1539_s2.INIT=16'hF800;
  LUT4 n1540_s2 (
    .F(n1540_5),
    .I0(ff_next_vram2_3_13),
    .I1(ff_next_vram4[4]),
    .I2(n1540_6),
    .I3(n1509_12) 
);
defparam n1540_s2.INIT=16'hF800;
  LUT4 n1541_s2 (
    .F(n1541_5),
    .I0(n1541_6),
    .I1(n1541_7),
    .I2(w_screen_mode[3]),
    .I3(n1509_12) 
);
defparam n1541_s2.INIT=16'h3A00;
  LUT4 n1542_s2 (
    .F(n1542_5),
    .I0(n1542_7),
    .I1(n1542_8),
    .I2(ff_pattern5[2]),
    .I3(ff_pos_x_5_15) 
);
defparam n1542_s2.INIT=16'hEEF0;
  LUT2 n1542_s3 (
    .F(n1542_6),
    .I0(w_screen_v_active),
    .I1(ff_screen_h_in_active) 
);
defparam n1542_s3.INIT=4'h8;
  LUT3 n1543_s2 (
    .F(n1543_5),
    .I0(n1543_6),
    .I1(n1509_12),
    .I2(n1543_7) 
);
defparam n1543_s2.INIT=8'h40;
  LUT3 n1544_s2 (
    .F(n1544_5),
    .I0(n1544_6),
    .I1(n1544_7),
    .I2(n1509_12) 
);
defparam n1544_s2.INIT=8'hD0;
  LUT4 n1545_s2 (
    .F(n1545_5),
    .I0(ff_next_vram2_3_13),
    .I1(ff_next_vram5[7]),
    .I2(n1545_6),
    .I3(n1509_12) 
);
defparam n1545_s2.INIT=16'hF800;
  LUT4 n1546_s2 (
    .F(n1546_5),
    .I0(ff_next_vram2_3_13),
    .I1(ff_next_vram5[6]),
    .I2(n1546_6),
    .I3(n1509_12) 
);
defparam n1546_s2.INIT=16'hF800;
  LUT4 n1547_s2 (
    .F(n1547_5),
    .I0(ff_next_vram2_3_13),
    .I1(ff_next_vram5[5]),
    .I2(n1547_6),
    .I3(n1509_12) 
);
defparam n1547_s2.INIT=16'hF800;
  LUT4 n1548_s3 (
    .F(n1548_6),
    .I0(n1548_7),
    .I1(ff_pattern6[4]),
    .I2(ff_pos_x_5_15),
    .I3(n1542_6) 
);
defparam n1548_s3.INIT=16'hAC00;
  LUT4 n1549_s2 (
    .F(n1549_5),
    .I0(n1549_6),
    .I1(n1549_7),
    .I2(w_screen_mode[3]),
    .I3(n1509_12) 
);
defparam n1549_s2.INIT=16'h3A00;
  LUT4 n1550_s2 (
    .F(n1550_5),
    .I0(n1550_6),
    .I1(n1550_7),
    .I2(w_screen_mode[3]),
    .I3(n1509_12) 
);
defparam n1550_s2.INIT=16'h3A00;
  LUT4 n1551_s2 (
    .F(n1551_5),
    .I0(n1551_6),
    .I1(n1551_7),
    .I2(ff_pattern6[1]),
    .I3(ff_pos_x_5_15) 
);
defparam n1551_s2.INIT=16'hEEF0;
  LUT4 n1552_s2 (
    .F(n1552_5),
    .I0(n1552_6),
    .I1(n1552_7),
    .I2(w_screen_mode[3]),
    .I3(n1509_12) 
);
defparam n1552_s2.INIT=16'h3A00;
  LUT4 n1553_s2 (
    .F(n1553_5),
    .I0(ff_next_vram6[7]),
    .I1(ff_next_vram2_3_13),
    .I2(n1497_34),
    .I3(n1509_12) 
);
defparam n1553_s2.INIT=16'hF800;
  LUT4 n1554_s2 (
    .F(n1554_5),
    .I0(ff_next_vram2_3_13),
    .I1(ff_next_vram6[6]),
    .I2(n1498_33),
    .I3(n1509_12) 
);
defparam n1554_s2.INIT=16'hF800;
  LUT4 n1555_s2 (
    .F(n1555_5),
    .I0(ff_next_vram2_3_13),
    .I1(ff_next_vram6[5]),
    .I2(n1499_33),
    .I3(n1509_12) 
);
defparam n1555_s2.INIT=16'hF800;
  LUT4 n1556_s2 (
    .F(n1556_5),
    .I0(ff_next_vram2_3_13),
    .I1(ff_next_vram6[4]),
    .I2(n1500_33),
    .I3(n1509_12) 
);
defparam n1556_s2.INIT=16'hF800;
  LUT4 n1557_s2 (
    .F(n1557_5),
    .I0(n1557_6),
    .I1(ff_pattern7[3]),
    .I2(ff_pos_x_5_15),
    .I3(n1542_6) 
);
defparam n1557_s2.INIT=16'h5C00;
  LUT4 n1558_s2 (
    .F(n1558_5),
    .I0(n1558_6),
    .I1(ff_pattern7[2]),
    .I2(ff_pos_x_5_15),
    .I3(n1542_6) 
);
defparam n1558_s2.INIT=16'h5C00;
  LUT4 n1559_s2 (
    .F(n1559_5),
    .I0(n1503_24),
    .I1(n1559_6),
    .I2(ff_pattern7[1]),
    .I3(ff_pos_x_5_15) 
);
defparam n1559_s2.INIT=16'hEEF0;
  LUT4 n1560_s2 (
    .F(n1560_5),
    .I0(ff_next_vram2[0]),
    .I1(reg_backdrop_color[0]),
    .I2(n1560_8),
    .I3(w_screen_mode[3]) 
);
defparam n1560_s2.INIT=16'hCA00;
  LUT4 n1560_s3 (
    .F(n1560_6),
    .I0(n1560_9),
    .I1(ff_next_vram6[0]),
    .I2(w_screen_mode[3]),
    .I3(ff_next_vram2_3_13) 
);
defparam n1560_s3.INIT=16'h0C0A;
  LUT3 n1560_s4 (
    .F(n1560_7),
    .I0(n1513_9),
    .I1(ff_pattern7[0]),
    .I2(n1520_11) 
);
defparam n1560_s4.INIT=8'h07;
  LUT3 n1778_s1 (
    .F(n1778_4),
    .I0(w_screen_pos_x_Z[4]),
    .I1(w_screen_pos_x_Z[5]),
    .I2(w_screen_pos_x_Z[6]) 
);
defparam n1778_s1.INIT=8'h80;
  LUT4 n854_s22 (
    .F(n854_30),
    .I0(ff_next_vram2_3_13),
    .I1(n830_9),
    .I2(w_screen_mode_vram_rdata[7]),
    .I3(n566_31) 
);
defparam n854_s22.INIT=16'h0BBB;
  LUT3 n854_s23 (
    .F(n854_31),
    .I0(n854_32),
    .I1(n830_9),
    .I2(n1560_8) 
);
defparam n854_s23.INIT=8'hAC;
  LUT4 n855_s22 (
    .F(n855_30),
    .I0(ff_next_vram2_3_13),
    .I1(n831_9),
    .I2(w_screen_mode_vram_rdata[6]),
    .I3(n566_31) 
);
defparam n855_s22.INIT=16'h0BBB;
  LUT3 n855_s23 (
    .F(n855_31),
    .I0(n855_32),
    .I1(n831_9),
    .I2(n1560_8) 
);
defparam n855_s23.INIT=8'hAC;
  LUT4 n856_s22 (
    .F(n856_30),
    .I0(ff_next_vram2_3_13),
    .I1(n832_9),
    .I2(w_screen_mode_vram_rdata[5]),
    .I3(n566_31) 
);
defparam n856_s22.INIT=16'h0BBB;
  LUT3 n856_s23 (
    .F(n856_31),
    .I0(n856_32),
    .I1(n832_9),
    .I2(n1560_8) 
);
defparam n856_s23.INIT=8'hAC;
  LUT4 n857_s22 (
    .F(n857_30),
    .I0(ff_next_vram2_3_13),
    .I1(n833_9),
    .I2(w_screen_mode_vram_rdata[4]),
    .I3(n566_31) 
);
defparam n857_s22.INIT=16'h0BBB;
  LUT3 n857_s23 (
    .F(n857_31),
    .I0(n857_32),
    .I1(n833_9),
    .I2(n1560_8) 
);
defparam n857_s23.INIT=8'hAC;
  LUT3 n858_s19 (
    .F(n858_23),
    .I0(reg_screen_mode[4]),
    .I1(reg_screen_mode[3]),
    .I2(w_next_0_6) 
);
defparam n858_s19.INIT=8'h40;
  LUT4 n858_s20 (
    .F(n858_24),
    .I0(n858_26),
    .I1(w_screen_mode_vram_rdata[3]),
    .I2(n858_27),
    .I3(n858_28) 
);
defparam n858_s20.INIT=16'h030A;
  LUT4 n858_s21 (
    .F(n858_25),
    .I0(n834_9),
    .I1(n878_28),
    .I2(n858_29),
    .I3(n2043_6) 
);
defparam n858_s21.INIT=16'h0FBB;
  LUT4 n859_s19 (
    .F(n859_23),
    .I0(n859_25),
    .I1(w_screen_mode_vram_rdata[2]),
    .I2(n858_27),
    .I3(n858_28) 
);
defparam n859_s19.INIT=16'h030A;
  LUT4 n859_s20 (
    .F(n859_24),
    .I0(n835_9),
    .I1(n878_28),
    .I2(n859_26),
    .I3(n2043_6) 
);
defparam n859_s20.INIT=16'h0FBB;
  LUT4 n860_s19 (
    .F(n860_23),
    .I0(n860_25),
    .I1(w_screen_mode_vram_rdata[1]),
    .I2(n858_27),
    .I3(n858_28) 
);
defparam n860_s19.INIT=16'h030A;
  LUT4 n860_s20 (
    .F(n860_24),
    .I0(n836_9),
    .I1(n878_28),
    .I2(n860_26),
    .I3(n2043_6) 
);
defparam n860_s20.INIT=16'h0FBB;
  LUT4 n861_s19 (
    .F(n861_23),
    .I0(n861_25),
    .I1(w_screen_mode_vram_rdata[0]),
    .I2(n858_27),
    .I3(n858_28) 
);
defparam n861_s19.INIT=16'h030A;
  LUT4 n861_s20 (
    .F(n861_24),
    .I0(n837_9),
    .I1(n878_28),
    .I2(n861_26),
    .I3(n2043_6) 
);
defparam n861_s20.INIT=16'h0FBB;
  LUT2 n862_s26 (
    .F(n862_32),
    .I0(w_screen_mode_vram_rdata[23]),
    .I1(n566_31) 
);
defparam n862_s26.INIT=4'h8;
  LUT4 n862_s27 (
    .F(n862_33),
    .I0(w_screen_mode_vram_rdata[15]),
    .I1(w_screen_mode_vram_rdata[31]),
    .I2(w_screen_mode_vram_address[1]),
    .I3(w_screen_mode[3]) 
);
defparam n862_s27.INIT=16'hCA00;
  LUT2 n863_s24 (
    .F(n863_30),
    .I0(w_screen_mode_vram_rdata[22]),
    .I1(n566_31) 
);
defparam n863_s24.INIT=4'h8;
  LUT4 n863_s25 (
    .F(n863_31),
    .I0(w_screen_mode_vram_rdata[14]),
    .I1(w_screen_mode_vram_rdata[30]),
    .I2(w_screen_mode_vram_address[1]),
    .I3(w_screen_mode[3]) 
);
defparam n863_s25.INIT=16'hCA00;
  LUT2 n864_s24 (
    .F(n864_30),
    .I0(w_screen_mode_vram_rdata[21]),
    .I1(n566_31) 
);
defparam n864_s24.INIT=4'h8;
  LUT4 n864_s25 (
    .F(n864_31),
    .I0(w_screen_mode_vram_rdata[13]),
    .I1(w_screen_mode_vram_rdata[29]),
    .I2(w_screen_mode_vram_address[1]),
    .I3(w_screen_mode[3]) 
);
defparam n864_s25.INIT=16'hCA00;
  LUT2 n865_s24 (
    .F(n865_30),
    .I0(w_screen_mode_vram_rdata[20]),
    .I1(n566_31) 
);
defparam n865_s24.INIT=4'h8;
  LUT4 n865_s25 (
    .F(n865_31),
    .I0(w_screen_mode_vram_rdata[12]),
    .I1(w_screen_mode_vram_rdata[28]),
    .I2(w_screen_mode_vram_address[1]),
    .I3(w_screen_mode[3]) 
);
defparam n865_s25.INIT=16'hCA00;
  LUT4 n1124_s14 (
    .F(n1124_18),
    .I0(n878_28),
    .I1(n830_9),
    .I2(n1521_7),
    .I3(n1124_28) 
);
defparam n1124_s14.INIT=16'h0700;
  LUT3 n1124_s15 (
    .F(n1124_19),
    .I0(n878_28),
    .I1(ff_next_vram2[7]),
    .I2(n1124_26) 
);
defparam n1124_s15.INIT=8'h70;
  LUT4 n1124_s16 (
    .F(n1124_20),
    .I0(reg_text_back_color[7]),
    .I1(reg_backdrop_color[7]),
    .I2(n1124_23),
    .I3(ff_phase[2]) 
);
defparam n1124_s16.INIT=16'h5300;
  LUT3 n1125_s13 (
    .F(n1125_17),
    .I0(n878_28),
    .I1(ff_next_vram2[6]),
    .I2(n1125_23) 
);
defparam n1125_s13.INIT=8'h70;
  LUT4 n1125_s14 (
    .F(n1125_18),
    .I0(n878_28),
    .I1(n831_9),
    .I2(n1522_7),
    .I3(n1125_25) 
);
defparam n1125_s14.INIT=16'h0700;
  LUT4 n1125_s15 (
    .F(n1125_19),
    .I0(reg_text_back_color[6]),
    .I1(reg_backdrop_color[6]),
    .I2(n1124_23),
    .I3(ff_phase[2]) 
);
defparam n1125_s15.INIT=16'h5300;
  LUT4 n1126_s14 (
    .F(n1126_18),
    .I0(n878_28),
    .I1(n832_9),
    .I2(n1126_19),
    .I3(n1126_20) 
);
defparam n1126_s14.INIT=16'h008F;
  LUT4 n1127_s14 (
    .F(n1127_18),
    .I0(n878_28),
    .I1(n833_9),
    .I2(n1127_19),
    .I3(n1127_20) 
);
defparam n1127_s14.INIT=16'h008F;
  LUT3 n1128_s15 (
    .F(n1128_19),
    .I0(ff_next_vram2_3_13),
    .I1(ff_next_vram2[3]),
    .I2(n1128_25) 
);
defparam n1128_s15.INIT=8'h70;
  LUT4 n1128_s16 (
    .F(n1128_20),
    .I0(n1128_22),
    .I1(ff_phase[1]),
    .I2(n1128_23),
    .I3(ff_phase[2]) 
);
defparam n1128_s16.INIT=16'h0FDD;
  LUT4 n1129_s15 (
    .F(n1129_19),
    .I0(w_screen_mode_vram_rdata[10]),
    .I1(w_screen_mode_vram_rdata[14]),
    .I2(n566_31),
    .I3(ff_next_vram2_7_9) 
);
defparam n1129_s15.INIT=16'h5300;
  LUT4 n1129_s16 (
    .F(n1129_20),
    .I0(n878_28),
    .I1(n835_9),
    .I2(n1129_22),
    .I3(n1129_25) 
);
defparam n1129_s16.INIT=16'h0700;
  LUT4 n1129_s17 (
    .F(n1129_21),
    .I0(reg_text_back_color[2]),
    .I1(reg_backdrop_color[2]),
    .I2(n1124_23),
    .I3(ff_phase[2]) 
);
defparam n1129_s17.INIT=16'h5300;
  LUT4 n1130_s15 (
    .F(n1130_19),
    .I0(n836_9),
    .I1(n878_28),
    .I2(n1130_22),
    .I3(ff_phase[1]) 
);
defparam n1130_s15.INIT=16'h8F00;
  LUT4 n1130_s16 (
    .F(n1130_20),
    .I0(w_screen_mode_vram_rdata[9]),
    .I1(w_screen_mode_vram_rdata[13]),
    .I2(ff_phase[1]),
    .I3(n566_31) 
);
defparam n1130_s16.INIT=16'h0A0C;
  LUT3 n1130_s17 (
    .F(n1130_21),
    .I0(reg_text_back_color[1]),
    .I1(reg_backdrop_color[1]),
    .I2(n1124_23) 
);
defparam n1130_s17.INIT=8'h53;
  LUT3 n1131_s15 (
    .F(n1131_19),
    .I0(ff_next_vram2_3_13),
    .I1(ff_next_vram2[0]),
    .I2(n1131_25) 
);
defparam n1131_s15.INIT=8'h70;
  LUT4 n1131_s16 (
    .F(n1131_20),
    .I0(ff_phase[1]),
    .I1(n1131_22),
    .I2(n1131_23),
    .I3(ff_phase[2]) 
);
defparam n1131_s16.INIT=16'h0FBB;
  LUT4 n1132_s14 (
    .F(n1132_18),
    .I0(ff_next_vram3[7]),
    .I1(n878_28),
    .I2(w_screen_mode_vram_rdata[15]),
    .I3(ff_phase[1]) 
);
defparam n1132_s14.INIT=16'h0F77;
  LUT3 n1132_s15 (
    .F(n1132_19),
    .I0(reg_text_back_color[7]),
    .I1(reg_backdrop_color[7]),
    .I2(n1132_20) 
);
defparam n1132_s15.INIT=8'h53;
  LUT4 n1133_s14 (
    .F(n1133_18),
    .I0(ff_next_vram3[6]),
    .I1(n878_28),
    .I2(w_screen_mode_vram_rdata[14]),
    .I3(ff_phase[1]) 
);
defparam n1133_s14.INIT=16'h0F77;
  LUT3 n1133_s15 (
    .F(n1133_19),
    .I0(reg_text_back_color[6]),
    .I1(reg_backdrop_color[6]),
    .I2(n1132_20) 
);
defparam n1133_s15.INIT=8'h53;
  LUT4 n1134_s14 (
    .F(n1134_18),
    .I0(ff_next_vram3[5]),
    .I1(n878_28),
    .I2(w_screen_mode_vram_rdata[13]),
    .I3(ff_phase[1]) 
);
defparam n1134_s14.INIT=16'h0F77;
  LUT3 n1134_s15 (
    .F(n1134_19),
    .I0(reg_text_back_color[5]),
    .I1(reg_backdrop_color[5]),
    .I2(n1132_20) 
);
defparam n1134_s15.INIT=8'h53;
  LUT4 n1135_s14 (
    .F(n1135_18),
    .I0(ff_next_vram3[4]),
    .I1(n878_28),
    .I2(w_screen_mode_vram_rdata[12]),
    .I3(ff_phase[1]) 
);
defparam n1135_s14.INIT=16'h0F77;
  LUT3 n1135_s15 (
    .F(n1135_19),
    .I0(reg_text_back_color[4]),
    .I1(reg_backdrop_color[4]),
    .I2(n1132_20) 
);
defparam n1135_s15.INIT=8'h53;
  LUT3 n1136_s15 (
    .F(n1136_19),
    .I0(reg_text_back_color[3]),
    .I1(reg_backdrop_color[3]),
    .I2(n1132_20) 
);
defparam n1136_s15.INIT=8'hAC;
  LUT3 n1137_s14 (
    .F(n1137_18),
    .I0(reg_text_back_color[2]),
    .I1(reg_backdrop_color[2]),
    .I2(n1132_20) 
);
defparam n1137_s14.INIT=8'hAC;
  LUT3 n1138_s14 (
    .F(n1138_18),
    .I0(reg_text_back_color[1]),
    .I1(reg_backdrop_color[1]),
    .I2(n1132_20) 
);
defparam n1138_s14.INIT=8'hAC;
  LUT3 n1139_s14 (
    .F(n1139_18),
    .I0(reg_text_back_color[0]),
    .I1(reg_backdrop_color[0]),
    .I2(n1132_20) 
);
defparam n1139_s14.INIT=8'hAC;
  LUT4 n1140_s10 (
    .F(n1140_14),
    .I0(n2043_6),
    .I1(n566_31),
    .I2(n878_28),
    .I3(ff_phase[1]) 
);
defparam n1140_s10.INIT=16'hEE0F;
  LUT4 n1144_s10 (
    .F(n1144_14),
    .I0(n566_31),
    .I1(ff_next_vram5[3]),
    .I2(n834_9),
    .I3(n2043_6) 
);
defparam n1144_s10.INIT=16'h0FBB;
  LUT4 n1145_s10 (
    .F(n1145_14),
    .I0(n566_31),
    .I1(ff_next_vram5[2]),
    .I2(n835_9),
    .I3(n2043_6) 
);
defparam n1145_s10.INIT=16'h0FBB;
  LUT4 n1146_s10 (
    .F(n1146_14),
    .I0(n566_31),
    .I1(ff_next_vram5[1]),
    .I2(n836_9),
    .I3(n2043_6) 
);
defparam n1146_s10.INIT=16'h0FBB;
  LUT4 n1147_s10 (
    .F(n1147_14),
    .I0(n566_31),
    .I1(ff_next_vram5[0]),
    .I2(n837_9),
    .I3(n2043_6) 
);
defparam n1147_s10.INIT=16'h0FBB;
  LUT4 n1148_s11 (
    .F(n1148_15),
    .I0(ff_next_vram1[7]),
    .I1(n878_28),
    .I2(n830_9),
    .I3(ff_phase[0]) 
);
defparam n1148_s11.INIT=16'h0F77;
  LUT4 n1149_s11 (
    .F(n1149_15),
    .I0(ff_next_vram1[6]),
    .I1(n878_28),
    .I2(n831_9),
    .I3(ff_phase[0]) 
);
defparam n1149_s11.INIT=16'h0F77;
  LUT4 n1150_s11 (
    .F(n1150_15),
    .I0(ff_next_vram1[5]),
    .I1(n878_28),
    .I2(n832_9),
    .I3(ff_phase[0]) 
);
defparam n1150_s11.INIT=16'h0F77;
  LUT4 n1151_s11 (
    .F(n1151_15),
    .I0(ff_next_vram1[4]),
    .I1(n878_28),
    .I2(n833_9),
    .I3(ff_phase[0]) 
);
defparam n1151_s11.INIT=16'h0F77;
  LUT4 n1497_s23 (
    .F(n1497_31),
    .I0(n1548_9),
    .I1(ff_next_vram7[7]),
    .I2(reg_backdrop_color[7]),
    .I3(n1497_38) 
);
defparam n1497_s23.INIT=16'h0777;
  LUT4 n1498_s23 (
    .F(n1498_31),
    .I0(n1548_9),
    .I1(ff_next_vram7[6]),
    .I2(reg_backdrop_color[6]),
    .I3(n1497_38) 
);
defparam n1498_s23.INIT=16'h0777;
  LUT4 n1499_s23 (
    .F(n1499_31),
    .I0(n1548_9),
    .I1(ff_next_vram7[5]),
    .I2(reg_backdrop_color[5]),
    .I3(n1497_38) 
);
defparam n1499_s23.INIT=16'h0777;
  LUT4 n1500_s23 (
    .F(n1500_31),
    .I0(n1548_9),
    .I1(ff_next_vram7[4]),
    .I2(reg_backdrop_color[4]),
    .I3(n1497_38) 
);
defparam n1500_s23.INIT=16'h0777;
  LUT4 n1501_s20 (
    .F(n1501_24),
    .I0(n1501_25),
    .I1(ff_next_vram7[3]),
    .I2(ff_next_vram2_3_13),
    .I3(n1501_26) 
);
defparam n1501_s20.INIT=16'h3500;
  LUT4 n1502_s20 (
    .F(n1502_24),
    .I0(n1502_25),
    .I1(ff_next_vram7[2]),
    .I2(ff_next_vram2_3_13),
    .I3(n1502_26) 
);
defparam n1502_s20.INIT=16'h3500;
  LUT4 n1503_s20 (
    .F(n1503_24),
    .I0(ff_next_vram2[1]),
    .I1(reg_backdrop_color[1]),
    .I2(n1560_8),
    .I3(w_screen_mode[3]) 
);
defparam n1503_s20.INIT=16'hCA00;
  LUT4 n1503_s21 (
    .F(n1503_25),
    .I0(w_screen_mode[3]),
    .I1(n1503_26),
    .I2(ff_next_vram7[1]),
    .I3(ff_next_vram2_3_13) 
);
defparam n1503_s21.INIT=16'h0FBB;
  LUT4 n1504_s20 (
    .F(n1504_24),
    .I0(w_screen_mode[3]),
    .I1(n1504_25),
    .I2(ff_next_vram7[0]),
    .I3(ff_next_vram2_3_13) 
);
defparam n1504_s20.INIT=16'h0FBB;
  LUT3 ff_pos_x_5_s4 (
    .F(ff_pos_x_5_9),
    .I0(ff_pos_x_5_11),
    .I1(ff_pos_x_5_12),
    .I2(ff_pos_x_5_13) 
);
defparam ff_pos_x_5_s4.INIT=8'h80;
  LUT3 ff_next_vram6_7_s4 (
    .F(ff_next_vram6_7_8),
    .I0(w_screen_mode_3_3),
    .I1(reg_screen_mode[0]),
    .I2(ff_next_vram2_7_10) 
);
defparam ff_next_vram6_7_s4.INIT=8'h07;
  LUT2 ff_next_vram6_7_s5 (
    .F(ff_next_vram6_7_9),
    .I0(w_screen_mode_3_4),
    .I1(ff_next_vram0_7_11) 
);
defparam ff_next_vram6_7_s5.INIT=4'h4;
  LUT4 ff_screen_h_in_active_s5 (
    .F(ff_screen_h_in_active_10),
    .I0(ff_pos_x_5_11),
    .I1(ff_screen_h_in_active_12),
    .I2(ff_screen_h_in_active_13),
    .I3(ff_next_vram6_7_8) 
);
defparam ff_screen_h_in_active_s5.INIT=16'h7F00;
  LUT3 n751_s7 (
    .F(n751_11),
    .I0(n751_22),
    .I1(n751_26),
    .I2(n751_16) 
);
defparam n751_s7.INIT=8'h01;
  LUT4 n751_s8 (
    .F(n751_12),
    .I0(reg_pattern_name_table_base[16]),
    .I1(reg_pattern_name_table_base[17]),
    .I2(n751_24),
    .I3(n566_31) 
);
defparam n751_s8.INIT=16'h0A0C;
  LUT3 n751_s9 (
    .F(n751_13),
    .I0(reg_color_table_base[17]),
    .I1(n862_36),
    .I2(n753_21) 
);
defparam n751_s9.INIT=8'h80;
  LUT4 n752_s7 (
    .F(n752_11),
    .I0(n752_13),
    .I1(reg_pattern_name_table_base[16]),
    .I2(n751_24),
    .I3(n566_31) 
);
defparam n752_s7.INIT=16'h0A0C;
  LUT4 n753_s7 (
    .F(n753_11),
    .I0(reg_color_table_base[15]),
    .I1(n862_34),
    .I2(reg_color_table_base[16]),
    .I3(n2043_6) 
);
defparam n753_s7.INIT=16'h0F77;
  LUT3 n753_s9 (
    .F(n753_13),
    .I0(reg_pattern_name_table_base[14]),
    .I1(w_pixel_pos_y_Z[7]),
    .I2(n753_19) 
);
defparam n753_s9.INIT=8'h80;
  LUT4 n753_s10 (
    .F(n753_14),
    .I0(n753_17),
    .I1(ff_next_vram0_7_9),
    .I2(n751_11),
    .I3(reg_pattern_generator_table_base[15]) 
);
defparam n753_s10.INIT=16'hB0BB;
  LUT4 n754_s7 (
    .F(n754_11),
    .I0(w_pixel_pos_y_Z[6]),
    .I1(n753_19),
    .I2(reg_pattern_name_table_base[13]),
    .I3(n754_13) 
);
defparam n754_s7.INIT=16'h007F;
  LUT4 n754_s8 (
    .F(n754_12),
    .I0(n754_14),
    .I1(n753_21),
    .I2(n751_11),
    .I3(reg_pattern_generator_table_base[14]) 
);
defparam n754_s8.INIT=16'hB0BB;
  LUT4 n755_s7 (
    .F(n755_11),
    .I0(n755_13),
    .I1(w_pixel_pos_y_Z[6]),
    .I2(reg_pattern_name_table_base[13]),
    .I3(n755_18) 
);
defparam n755_s7.INIT=16'hE000;
  LUT3 n755_s8 (
    .F(n755_12),
    .I0(n755_15),
    .I1(n753_21),
    .I2(n755_16) 
);
defparam n755_s8.INIT=8'h0B;
  LUT4 n756_s7 (
    .F(n756_11),
    .I0(n756_28),
    .I1(n756_15),
    .I2(reg_color_table_base[12]),
    .I3(n756_16) 
);
defparam n756_s7.INIT=16'h1F00;
  LUT3 n756_s8 (
    .F(n756_12),
    .I0(n756_17),
    .I1(n751_22),
    .I2(reg_pattern_generator_table_base[12]) 
);
defparam n756_s8.INIT=8'hE0;
  LUT4 n756_s9 (
    .F(n756_13),
    .I0(n756_26),
    .I1(ff_next_vram0_7_9),
    .I2(reg_pattern_name_table_base[12]),
    .I3(n756_19) 
);
defparam n756_s9.INIT=16'h00BF;
  LUT4 n757_s7 (
    .F(n757_11),
    .I0(w_pixel_pos_y_Z[3]),
    .I1(n566_31),
    .I2(reg_pattern_name_table_base[10]),
    .I3(n757_15) 
);
defparam n757_s7.INIT=16'h007F;
  LUT2 n757_s8 (
    .F(n757_12),
    .I0(ff_phase[0]),
    .I1(ff_phase[2]) 
);
defparam n757_s8.INIT=4'h1;
  LUT4 n757_s9 (
    .F(n757_13),
    .I0(n2043_6),
    .I1(reg_color_table_base[12]),
    .I2(n757_16),
    .I3(n753_21) 
);
defparam n757_s9.INIT=16'hF800;
  LUT4 n757_s10 (
    .F(n757_14),
    .I0(n751_22),
    .I1(n751_26),
    .I2(n757_17),
    .I3(reg_pattern_generator_table_base[11]) 
);
defparam n757_s10.INIT=16'hFE00;
  LUT3 n758_s7 (
    .F(n758_11),
    .I0(n758_13),
    .I1(ff_next_vram0[7]),
    .I2(n756_15) 
);
defparam n758_s7.INIT=8'h07;
  LUT4 n758_s8 (
    .F(n758_12),
    .I0(n758_23),
    .I1(ff_next_vram0[7]),
    .I2(n758_15),
    .I3(n758_16) 
);
defparam n758_s8.INIT=16'h0B00;
  LUT3 n759_s7 (
    .F(n759_11),
    .I0(n759_14),
    .I1(n759_23),
    .I2(ff_next_vram0_7_9) 
);
defparam n759_s7.INIT=8'hD0;
  LUT4 n759_s8 (
    .F(n759_12),
    .I0(n756_15),
    .I1(reg_color_table_base[9]),
    .I2(n759_27),
    .I3(n753_21) 
);
defparam n759_s8.INIT=16'h8F00;
  LUT3 n759_s9 (
    .F(n759_13),
    .I0(n751_16),
    .I1(ff_next_vram0[6]),
    .I2(n759_17) 
);
defparam n759_s9.INIT=8'h70;
  LUT4 n760_s7 (
    .F(n760_11),
    .I0(n760_23),
    .I1(n760_15),
    .I2(n760_16),
    .I3(ff_next_vram0_7_9) 
);
defparam n760_s7.INIT=16'hEF00;
  LUT4 n760_s8 (
    .F(n760_12),
    .I0(n756_15),
    .I1(reg_color_table_base[8]),
    .I2(n760_21),
    .I3(n753_21) 
);
defparam n760_s8.INIT=16'h8F00;
  LUT3 n760_s9 (
    .F(n760_13),
    .I0(n753_19),
    .I1(w_pixel_pos_y_Z[0]),
    .I2(n760_18) 
);
defparam n760_s9.INIT=8'h70;
  LUT4 n761_s7 (
    .F(n761_11),
    .I0(w_screen_mode_3_4),
    .I1(ff_next_vram0[4]),
    .I2(n761_23),
    .I3(n761_14) 
);
defparam n761_s7.INIT=16'h0007;
  LUT4 n761_s8 (
    .F(n761_12),
    .I0(n753_19),
    .I1(w_pos_x[7]),
    .I2(n761_15),
    .I3(n761_16) 
);
defparam n761_s8.INIT=16'h0700;
  LUT4 n762_s7 (
    .F(n762_11),
    .I0(w_screen_mode_3_4),
    .I1(ff_next_vram0[3]),
    .I2(n762_22),
    .I3(n762_14) 
);
defparam n762_s7.INIT=16'h0007;
  LUT4 n762_s8 (
    .F(n762_12),
    .I0(n753_19),
    .I1(w_pos_x[6]),
    .I2(n762_15),
    .I3(n762_16) 
);
defparam n762_s8.INIT=16'h0700;
  LUT4 n763_s7 (
    .F(n763_11),
    .I0(n858_28),
    .I1(n753_21),
    .I2(n858_27),
    .I3(n751_16) 
);
defparam n763_s7.INIT=16'h007F;
  LUT4 n763_s8 (
    .F(n763_12),
    .I0(n763_14),
    .I1(n763_22),
    .I2(n763_16),
    .I3(ff_next_vram0_7_9) 
);
defparam n763_s8.INIT=16'hEF00;
  LUT3 n763_s9 (
    .F(n763_13),
    .I0(n753_19),
    .I1(w_pos_x[5]),
    .I2(n763_20) 
);
defparam n763_s9.INIT=8'h07;
  LUT4 n764_s7 (
    .F(n764_11),
    .I0(w_pattern_name_t12_pre[3]),
    .I1(w_pos_x[7]),
    .I2(n1560_8),
    .I3(w_screen_mode[3]) 
);
defparam n764_s7.INIT=16'hAC00;
  LUT4 n764_s8 (
    .F(n764_12),
    .I0(n2043_6),
    .I1(n862_34),
    .I2(w_pos_x[7]),
    .I3(n764_14) 
);
defparam n764_s8.INIT=16'hBF00;
  LUT4 n764_s9 (
    .F(n764_13),
    .I0(n763_11),
    .I1(ff_next_vram0[1]),
    .I2(n764_15),
    .I3(n764_16) 
);
defparam n764_s9.INIT=16'h0B00;
  LUT4 n765_s7 (
    .F(n765_11),
    .I0(n2043_6),
    .I1(w_pattern_name_t12_pre[6]),
    .I2(ff_next_vram0[6]),
    .I3(n756_15) 
);
defparam n765_s7.INIT=16'h0777;
  LUT3 n765_s8 (
    .F(n765_12),
    .I0(n765_14),
    .I1(n765_15),
    .I2(ff_next_vram0_7_9) 
);
defparam n765_s8.INIT=8'h70;
  LUT4 n765_s9 (
    .F(n765_13),
    .I0(n753_19),
    .I1(w_pos_x[3]),
    .I2(n765_16),
    .I3(n765_17) 
);
defparam n765_s9.INIT=16'h0700;
  LUT4 n766_s7 (
    .F(n766_11),
    .I0(n758_13),
    .I1(n753_21),
    .I2(n751_16),
    .I3(n751_22) 
);
defparam n766_s7.INIT=16'h0007;
  LUT4 n766_s8 (
    .F(n766_12),
    .I0(n766_14),
    .I1(n766_15),
    .I2(w_screen_mode[3]),
    .I3(ff_next_vram0_7_9) 
);
defparam n766_s8.INIT=16'hC500;
  LUT4 n766_s9 (
    .F(n766_13),
    .I0(n756_15),
    .I1(ff_next_vram0[5]),
    .I2(n766_16),
    .I3(n753_21) 
);
defparam n766_s9.INIT=16'hF800;
  LUT4 n767_s7 (
    .F(n767_11),
    .I0(n767_13),
    .I1(n767_14),
    .I2(w_screen_mode[3]),
    .I3(n768_21) 
);
defparam n767_s7.INIT=16'hC500;
  LUT4 n767_s8 (
    .F(n767_12),
    .I0(n756_15),
    .I1(ff_next_vram0[4]),
    .I2(n763_14),
    .I3(n753_21) 
);
defparam n767_s8.INIT=16'hF800;
  LUT4 n768_s7 (
    .F(n768_11),
    .I0(n1560_8),
    .I1(ff_pos_x[0]),
    .I2(n768_19),
    .I3(n858_27) 
);
defparam n768_s7.INIT=16'h0FBB;
  LUT3 n768_s10 (
    .F(n768_14),
    .I0(n766_11),
    .I1(w_pixel_pos_y_Z[0]),
    .I2(n768_17) 
);
defparam n768_s10.INIT=8'hB0;
  LUT2 ff_next_vram1_7_s4 (
    .F(ff_next_vram1_7_9),
    .I0(ff_phase[0]),
    .I1(ff_phase[1]) 
);
defparam ff_next_vram1_7_s4.INIT=4'h1;
  LUT2 ff_next_vram1_7_s5 (
    .F(ff_next_vram1_7_10),
    .I0(ff_next_vram2_7_10),
    .I1(n566_31) 
);
defparam ff_next_vram1_7_s5.INIT=4'h1;
  LUT4 ff_next_vram1_7_s6 (
    .F(ff_next_vram1_7_11),
    .I0(ff_next_vram2_3_13),
    .I1(w_screen_mode[3]),
    .I2(ff_phase[0]),
    .I3(ff_next_vram6_7_8) 
);
defparam ff_next_vram1_7_s6.INIT=16'hEC0C;
  LUT4 ff_next_vram1_7_s7 (
    .F(ff_next_vram1_7_12),
    .I0(n566_31),
    .I1(ff_phase[1]),
    .I2(ff_phase[2]),
    .I3(n481_6) 
);
defparam ff_next_vram1_7_s7.INIT=16'h0B00;
  LUT2 ff_next_vram2_7_s4 (
    .F(ff_next_vram2_7_9),
    .I0(ff_phase[1]),
    .I1(ff_phase[2]) 
);
defparam ff_next_vram2_7_s4.INIT=4'h1;
  LUT4 ff_next_vram2_7_s5 (
    .F(ff_next_vram2_7_10),
    .I0(reg_screen_mode[1]),
    .I1(reg_screen_mode[3]),
    .I2(reg_screen_mode[4]),
    .I3(reg_screen_mode[0]) 
);
defparam ff_next_vram2_7_s5.INIT=16'h0100;
  LUT4 ff_next_vram2_7_s6 (
    .F(ff_next_vram2_7_11),
    .I0(ff_next_vram2_7_12),
    .I1(ff_phase[1]),
    .I2(ff_phase[0]),
    .I3(n481_6) 
);
defparam ff_next_vram2_7_s6.INIT=16'h8200;
  LUT3 ff_next_vram3_7_s4 (
    .F(ff_next_vram3_7_9),
    .I0(ff_phase[0]),
    .I1(ff_next_vram3_7_10),
    .I2(n481_6) 
);
defparam ff_next_vram3_7_s4.INIT=8'h10;
  LUT3 ff_next_vram5_7_s4 (
    .F(ff_next_vram5_7_9),
    .I0(w_screen_mode[3]),
    .I1(ff_phase[1]),
    .I2(ff_next_vram5_3_11) 
);
defparam ff_next_vram5_7_s4.INIT=8'hD0;
  LUT2 n181_s3 (
    .F(n181_8),
    .I0(ff_pos_x[1]),
    .I1(ff_pos_x[2]) 
);
defparam n181_s3.INIT=4'h8;
  LUT2 n560_s2 (
    .F(n560_7),
    .I0(ff_phase[0]),
    .I1(ff_next_vram2_3_13) 
);
defparam n560_s2.INIT=4'h8;
  LUT4 n560_s4 (
    .F(n560_9),
    .I0(ff_next_vram2_7_10),
    .I1(reg_screen_mode[4]),
    .I2(n560_12),
    .I3(reg_screen_mode[0]) 
);
defparam n560_s4.INIT=16'hCDC0;
  LUT4 n560_s5 (
    .F(n560_10),
    .I0(ff_vram_address_17_7),
    .I1(reg_screen_mode[1]),
    .I2(n156_2),
    .I3(n560_15) 
);
defparam n560_s5.INIT=16'hB000;
  LUT3 n140_s4 (
    .F(n140_9),
    .I0(ff_screen_h_in_active_15),
    .I1(ff_pos_x_5_15),
    .I2(ff_screen_h_in_active_10) 
);
defparam n140_s4.INIT=8'h0D;
  LUT4 n258_s5 (
    .F(n258_10),
    .I0(n1778_6),
    .I1(n1333_21),
    .I2(w_screen_pos_x_Z[7]),
    .I3(w_screen_pos_x_Z[12]) 
);
defparam n258_s5.INIT=16'hF53F;
  LUT3 n258_s6 (
    .F(n258_11),
    .I0(w_screen_pos_x_Z[13]),
    .I1(ff_state_1_7),
    .I2(n258_12) 
);
defparam n258_s6.INIT=8'h40;
  LUT2 n2043_s3 (
    .F(n2043_6),
    .I0(reg_screen_mode[0]),
    .I1(w_screen_mode_3_3) 
);
defparam n2043_s3.INIT=4'h8;
  LUT4 n2043_s4 (
    .F(n2043_7),
    .I0(reg_screen_mode[0]),
    .I1(reg_screen_mode[1]),
    .I2(reg_screen_mode[3]),
    .I3(reg_screen_mode[4]) 
);
defparam n2043_s4.INIT=16'h0100;
  LUT4 n1505_s4 (
    .F(n1505_7),
    .I0(n1509_10),
    .I1(n2043_6),
    .I2(ff_next_vram0[7]),
    .I3(ff_next_vram2_3_13) 
);
defparam n1505_s4.INIT=16'h0777;
  LUT4 n1506_s4 (
    .F(n1506_7),
    .I0(n1510_8),
    .I1(n2043_6),
    .I2(ff_next_vram0[6]),
    .I3(ff_next_vram2_3_13) 
);
defparam n1506_s4.INIT=16'h0777;
  LUT4 n1507_s4 (
    .F(n1507_7),
    .I0(n1511_8),
    .I1(n2043_6),
    .I2(ff_next_vram0[5]),
    .I3(ff_next_vram2_3_13) 
);
defparam n1507_s4.INIT=16'h0777;
  LUT4 n1508_s4 (
    .F(n1508_7),
    .I0(n1512_8),
    .I1(n2043_6),
    .I2(ff_next_vram0[4]),
    .I3(ff_next_vram2_3_13) 
);
defparam n1508_s4.INIT=16'h0777;
  LUT2 n1509_s6 (
    .F(n1509_9),
    .I0(ff_next_vram1[6]),
    .I1(n1560_8) 
);
defparam n1509_s6.INIT=4'h4;
  LUT3 n1509_s7 (
    .F(n1509_10),
    .I0(ff_next_vram2[3]),
    .I1(ff_next_vram2[7]),
    .I2(ff_next_vram1[7]) 
);
defparam n1509_s7.INIT=8'hCA;
  LUT3 n1510_s5 (
    .F(n1510_8),
    .I0(ff_next_vram2[2]),
    .I1(ff_next_vram2[6]),
    .I2(ff_next_vram1[7]) 
);
defparam n1510_s5.INIT=8'hCA;
  LUT3 n1511_s5 (
    .F(n1511_8),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(ff_next_vram1[7]) 
);
defparam n1511_s5.INIT=8'hAC;
  LUT3 n1512_s5 (
    .F(n1512_8),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(ff_next_vram1[7]) 
);
defparam n1512_s5.INIT=8'hAC;
  LUT4 n1513_s4 (
    .F(n1513_7),
    .I0(ff_next_vram2[3]),
    .I1(ff_next_vram2[7]),
    .I2(ff_next_vram1[5]),
    .I3(n2043_6) 
);
defparam n1513_s4.INIT=16'hCA00;
  LUT4 n1514_s3 (
    .F(n1514_6),
    .I0(ff_next_vram2[2]),
    .I1(ff_next_vram2[6]),
    .I2(ff_next_vram1[5]),
    .I3(n2043_6) 
);
defparam n1514_s3.INIT=16'hCA00;
  LUT4 n1515_s3 (
    .F(n1515_6),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(ff_next_vram1[5]),
    .I3(n2043_6) 
);
defparam n1515_s3.INIT=16'hAC00;
  LUT4 n1516_s3 (
    .F(n1516_6),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(ff_next_vram1[5]),
    .I3(n2043_6) 
);
defparam n1516_s3.INIT=16'hAC00;
  LUT3 n1517_s4 (
    .F(n1517_7),
    .I0(n1517_9),
    .I1(ff_next_vram1[3]),
    .I2(ff_next_vram2_3_13) 
);
defparam n1517_s4.INIT=8'hCA;
  LUT4 n1517_s5 (
    .F(n1517_8),
    .I0(ff_next_vram2[3]),
    .I1(ff_next_vram2[7]),
    .I2(ff_next_vram1[4]),
    .I3(n1560_8) 
);
defparam n1517_s5.INIT=16'hCACC;
  LUT3 n1518_s4 (
    .F(n1518_7),
    .I0(n1518_9),
    .I1(ff_next_vram1[2]),
    .I2(ff_next_vram2_3_13) 
);
defparam n1518_s4.INIT=8'hCA;
  LUT4 n1518_s5 (
    .F(n1518_8),
    .I0(ff_next_vram2[2]),
    .I1(ff_next_vram2[6]),
    .I2(ff_next_vram1[4]),
    .I3(n1560_8) 
);
defparam n1518_s5.INIT=16'hCACC;
  LUT3 n1519_s4 (
    .F(n1519_7),
    .I0(n1519_9),
    .I1(ff_next_vram1[1]),
    .I2(ff_next_vram2_3_13) 
);
defparam n1519_s4.INIT=8'hCA;
  LUT4 n1519_s5 (
    .F(n1519_8),
    .I0(ff_next_vram2[1]),
    .I1(ff_next_vram2[5]),
    .I2(ff_next_vram1[4]),
    .I3(n1560_8) 
);
defparam n1519_s5.INIT=16'h3533;
  LUT3 n1520_s4 (
    .F(n1520_7),
    .I0(n1520_9),
    .I1(ff_next_vram1[0]),
    .I2(ff_next_vram2_3_13) 
);
defparam n1520_s4.INIT=8'hCA;
  LUT4 n1520_s5 (
    .F(n1520_8),
    .I0(ff_next_vram2[0]),
    .I1(ff_next_vram2[4]),
    .I2(ff_next_vram1[4]),
    .I3(n1560_8) 
);
defparam n1520_s5.INIT=16'hCACC;
  LUT3 n1521_s3 (
    .F(n1521_6),
    .I0(ff_next_vram2[3]),
    .I1(ff_next_vram2[7]),
    .I2(ff_next_vram1[3]) 
);
defparam n1521_s3.INIT=8'hCA;
  LUT2 n1521_s4 (
    .F(n1521_7),
    .I0(ff_next_vram2[7]),
    .I1(ff_next_vram2_3_13) 
);
defparam n1521_s4.INIT=4'h8;
  LUT3 n1522_s3 (
    .F(n1522_6),
    .I0(ff_next_vram2[2]),
    .I1(ff_next_vram2[6]),
    .I2(ff_next_vram1[3]) 
);
defparam n1522_s3.INIT=8'hCA;
  LUT2 n1522_s4 (
    .F(n1522_7),
    .I0(ff_next_vram2[6]),
    .I1(ff_next_vram2_3_13) 
);
defparam n1522_s4.INIT=4'h8;
  LUT3 n1523_s3 (
    .F(n1523_6),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(ff_next_vram1[3]) 
);
defparam n1523_s3.INIT=8'hAC;
  LUT2 n1523_s4 (
    .F(n1523_7),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2_3_13) 
);
defparam n1523_s4.INIT=4'h8;
  LUT3 n1524_s3 (
    .F(n1524_6),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(ff_next_vram1[3]) 
);
defparam n1524_s3.INIT=8'hAC;
  LUT2 n1524_s4 (
    .F(n1524_7),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2_3_13) 
);
defparam n1524_s4.INIT=4'h8;
  LUT4 n1525_s3 (
    .F(n1525_6),
    .I0(ff_next_vram2_3_13),
    .I1(ff_next_vram1[5]),
    .I2(n1525_7),
    .I3(w_screen_mode[3]) 
);
defparam n1525_s3.INIT=16'hF0BB;
  LUT4 n1529_s3 (
    .F(n1529_6),
    .I0(ff_next_vram3[7]),
    .I1(ff_next_vram3[3]),
    .I2(ff_next_vram5[7]),
    .I3(n2043_6) 
);
defparam n1529_s3.INIT=16'hAC00;
  LUT4 n1530_s3 (
    .F(n1530_6),
    .I0(ff_next_vram3[2]),
    .I1(ff_next_vram3[6]),
    .I2(ff_next_vram5[7]),
    .I3(n2043_6) 
);
defparam n1530_s3.INIT=16'hCA00;
  LUT4 n1531_s3 (
    .F(n1531_6),
    .I0(ff_next_vram3[1]),
    .I1(ff_next_vram3[5]),
    .I2(ff_next_vram5[7]),
    .I3(n2043_6) 
);
defparam n1531_s3.INIT=16'hCA00;
  LUT4 n1532_s3 (
    .F(n1532_6),
    .I0(ff_next_vram3[0]),
    .I1(ff_next_vram3[4]),
    .I2(ff_next_vram5[7]),
    .I3(n2043_6) 
);
defparam n1532_s3.INIT=16'hCA00;
  LUT3 n1533_s3 (
    .F(n1533_6),
    .I0(n1533_8),
    .I1(ff_next_vram3[3]),
    .I2(ff_next_vram2_3_13) 
);
defparam n1533_s3.INIT=8'hCA;
  LUT3 n1533_s4 (
    .F(n1533_7),
    .I0(n1533_9),
    .I1(ff_next_vram2[7]),
    .I2(n1560_8) 
);
defparam n1533_s4.INIT=8'hAC;
  LUT3 n1534_s3 (
    .F(n1534_6),
    .I0(n1534_8),
    .I1(ff_next_vram3[2]),
    .I2(ff_next_vram2_3_13) 
);
defparam n1534_s3.INIT=8'hCA;
  LUT3 n1534_s4 (
    .F(n1534_7),
    .I0(n1534_9),
    .I1(ff_next_vram2[6]),
    .I2(n1560_8) 
);
defparam n1534_s4.INIT=8'hAC;
  LUT3 n1535_s3 (
    .F(n1535_6),
    .I0(n1535_8),
    .I1(ff_next_vram3[1]),
    .I2(ff_next_vram2_3_13) 
);
defparam n1535_s3.INIT=8'hCA;
  LUT3 n1535_s4 (
    .F(n1535_7),
    .I0(n1535_9),
    .I1(ff_next_vram2[5]),
    .I2(n1560_8) 
);
defparam n1535_s4.INIT=8'hAC;
  LUT3 n1536_s3 (
    .F(n1536_6),
    .I0(n1536_8),
    .I1(ff_next_vram3[0]),
    .I2(ff_next_vram2_3_13) 
);
defparam n1536_s3.INIT=8'hCA;
  LUT3 n1536_s4 (
    .F(n1536_7),
    .I0(n1536_9),
    .I1(ff_next_vram2[4]),
    .I2(n1560_8) 
);
defparam n1536_s4.INIT=8'hAC;
  LUT4 n1537_s3 (
    .F(n1537_6),
    .I0(ff_next_vram3[7]),
    .I1(ff_next_vram3[3]),
    .I2(ff_next_vram5[5]),
    .I3(n2043_6) 
);
defparam n1537_s3.INIT=16'hAC00;
  LUT4 n1538_s3 (
    .F(n1538_6),
    .I0(ff_next_vram3[6]),
    .I1(ff_next_vram3[2]),
    .I2(ff_next_vram5[5]),
    .I3(n2043_6) 
);
defparam n1538_s3.INIT=16'hAC00;
  LUT4 n1539_s3 (
    .F(n1539_6),
    .I0(ff_next_vram3[5]),
    .I1(ff_next_vram3[1]),
    .I2(ff_next_vram5[5]),
    .I3(n2043_6) 
);
defparam n1539_s3.INIT=16'hAC00;
  LUT4 n1540_s3 (
    .F(n1540_6),
    .I0(ff_next_vram3[4]),
    .I1(ff_next_vram3[0]),
    .I2(ff_next_vram5[5]),
    .I3(n2043_6) 
);
defparam n1540_s3.INIT=16'hAC00;
  LUT3 n1541_s3 (
    .F(n1541_6),
    .I0(n1521_6),
    .I1(ff_next_vram4[3]),
    .I2(ff_next_vram2_3_13) 
);
defparam n1541_s3.INIT=8'hCA;
  LUT3 n1541_s4 (
    .F(n1541_7),
    .I0(n1541_8),
    .I1(ff_next_vram2[3]),
    .I2(n1560_8) 
);
defparam n1541_s4.INIT=8'hA3;
  LUT4 n1542_s4 (
    .F(n1542_7),
    .I0(n1542_9),
    .I1(ff_next_vram2[2]),
    .I2(n1560_8),
    .I3(w_screen_mode[3]) 
);
defparam n1542_s4.INIT=16'h5C00;
  LUT4 n1542_s5 (
    .F(n1542_8),
    .I0(n1522_6),
    .I1(ff_next_vram4[2]),
    .I2(w_screen_mode[3]),
    .I3(ff_next_vram2_3_13) 
);
defparam n1542_s5.INIT=16'h0C0A;
  LUT4 n1543_s3 (
    .F(n1543_6),
    .I0(n1543_8),
    .I1(ff_next_vram2[1]),
    .I2(n1560_8),
    .I3(w_screen_mode[3]) 
);
defparam n1543_s3.INIT=16'h5C00;
  LUT4 n1543_s4 (
    .F(n1543_7),
    .I0(w_screen_mode[3]),
    .I1(n1523_6),
    .I2(ff_next_vram4[1]),
    .I3(ff_next_vram2_3_13) 
);
defparam n1543_s4.INIT=16'h0FBB;
  LUT4 n1544_s3 (
    .F(n1544_6),
    .I0(w_screen_mode[3]),
    .I1(n1524_6),
    .I2(ff_next_vram4[0]),
    .I3(ff_next_vram2_3_13) 
);
defparam n1544_s3.INIT=16'h0FBB;
  LUT4 n1544_s4 (
    .F(n1544_7),
    .I0(n1544_8),
    .I1(ff_next_vram2[0]),
    .I2(n1560_8),
    .I3(w_screen_mode[3]) 
);
defparam n1544_s4.INIT=16'h5C00;
  LUT4 n1545_s3 (
    .F(n1545_6),
    .I0(ff_next_vram3[7]),
    .I1(ff_next_vram3[3]),
    .I2(ff_next_vram5[3]),
    .I3(n2043_6) 
);
defparam n1545_s3.INIT=16'hAC00;
  LUT4 n1546_s3 (
    .F(n1546_6),
    .I0(ff_next_vram3[6]),
    .I1(ff_next_vram3[2]),
    .I2(ff_next_vram5[3]),
    .I3(n2043_6) 
);
defparam n1546_s3.INIT=16'hAC00;
  LUT4 n1547_s3 (
    .F(n1547_6),
    .I0(ff_next_vram3[5]),
    .I1(ff_next_vram3[1]),
    .I2(ff_next_vram5[3]),
    .I3(n2043_6) 
);
defparam n1547_s3.INIT=16'hAC00;
  LUT4 n1548_s4 (
    .F(n1548_7),
    .I0(ff_next_vram3[4]),
    .I1(ff_next_vram3[0]),
    .I2(ff_next_vram5[3]),
    .I3(n2043_6) 
);
defparam n1548_s4.INIT=16'hAC00;
  LUT3 n1549_s3 (
    .F(n1549_6),
    .I0(n1549_8),
    .I1(ff_next_vram5[3]),
    .I2(ff_next_vram2_3_13) 
);
defparam n1549_s3.INIT=8'hCA;
  LUT3 n1549_s4 (
    .F(n1549_7),
    .I0(n1549_9),
    .I1(ff_next_vram2[3]),
    .I2(n1560_8) 
);
defparam n1549_s4.INIT=8'hA3;
  LUT3 n1550_s3 (
    .F(n1550_6),
    .I0(n1550_8),
    .I1(ff_next_vram5[2]),
    .I2(ff_next_vram2_3_13) 
);
defparam n1550_s3.INIT=8'hCA;
  LUT3 n1550_s4 (
    .F(n1550_7),
    .I0(n1550_9),
    .I1(ff_next_vram2[2]),
    .I2(n1560_8) 
);
defparam n1550_s4.INIT=8'hA3;
  LUT4 n1551_s3 (
    .F(n1551_6),
    .I0(n1551_8),
    .I1(ff_next_vram5[1]),
    .I2(w_screen_mode[3]),
    .I3(ff_next_vram2_3_13) 
);
defparam n1551_s3.INIT=16'h0C0A;
  LUT4 n1551_s4 (
    .F(n1551_7),
    .I0(n1551_9),
    .I1(ff_next_vram2[1]),
    .I2(n1560_8),
    .I3(w_screen_mode[3]) 
);
defparam n1551_s4.INIT=16'h5C00;
  LUT3 n1552_s3 (
    .F(n1552_6),
    .I0(n1552_8),
    .I1(ff_next_vram5[0]),
    .I2(ff_next_vram2_3_13) 
);
defparam n1552_s3.INIT=8'hCA;
  LUT3 n1552_s4 (
    .F(n1552_7),
    .I0(n1552_9),
    .I1(ff_next_vram2[0]),
    .I2(n1560_8) 
);
defparam n1552_s4.INIT=8'hA3;
  LUT4 n1557_s3 (
    .F(n1557_6),
    .I0(n1557_7),
    .I1(w_screen_mode[3]),
    .I2(n1557_8),
    .I3(n1501_26) 
);
defparam n1557_s3.INIT=16'h0D00;
  LUT4 n1558_s3 (
    .F(n1558_6),
    .I0(n1558_7),
    .I1(w_screen_mode[3]),
    .I2(n1558_8),
    .I3(n1502_26) 
);
defparam n1558_s3.INIT=16'h0D00;
  LUT4 n1559_s3 (
    .F(n1559_6),
    .I0(n1559_7),
    .I1(ff_next_vram6[1]),
    .I2(w_screen_mode[3]),
    .I3(ff_next_vram2_3_13) 
);
defparam n1559_s3.INIT=16'h0C0A;
  LUT4 n1560_s5 (
    .F(n1560_8),
    .I0(w_next_0_7),
    .I1(w_next_0_6),
    .I2(w_screen_mode_3_4),
    .I3(ff_next_vram2_7_10) 
);
defparam n1560_s5.INIT=16'h000B;
  LUT3 n1560_s6 (
    .F(n1560_9),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(ff_next_vram1[1]) 
);
defparam n1560_s6.INIT=8'hAC;
  LUT4 n1778_s3 (
    .F(n1778_6),
    .I0(w_screen_pos_x_Z[8]),
    .I1(w_screen_pos_x_Z[9]),
    .I2(w_screen_pos_x_Z[10]),
    .I3(w_screen_pos_x_Z[11]) 
);
defparam n1778_s3.INIT=16'h0001;
  LUT3 n854_s24 (
    .F(n854_32),
    .I0(w_screen_mode_vram_rdata[23]),
    .I1(w_screen_mode_vram_rdata[7]),
    .I2(w_screen_mode_vram_address[1]) 
);
defparam n854_s24.INIT=8'hAC;
  LUT3 n855_s24 (
    .F(n855_32),
    .I0(w_screen_mode_vram_rdata[6]),
    .I1(w_screen_mode_vram_rdata[22]),
    .I2(w_screen_mode_vram_address[1]) 
);
defparam n855_s24.INIT=8'hCA;
  LUT3 n856_s24 (
    .F(n856_32),
    .I0(w_screen_mode_vram_rdata[5]),
    .I1(w_screen_mode_vram_rdata[21]),
    .I2(w_screen_mode_vram_address[1]) 
);
defparam n856_s24.INIT=8'hCA;
  LUT3 n857_s24 (
    .F(n857_32),
    .I0(w_screen_mode_vram_rdata[4]),
    .I1(w_screen_mode_vram_rdata[20]),
    .I2(w_screen_mode_vram_address[1]) 
);
defparam n857_s24.INIT=8'hCA;
  LUT3 n858_s22 (
    .F(n858_26),
    .I0(n834_9),
    .I1(w_screen_mode_vram_rdata[7]),
    .I2(n1560_8) 
);
defparam n858_s22.INIT=8'h35;
  LUT3 n858_s23 (
    .F(n858_27),
    .I0(n2043_7),
    .I1(ff_next_vram2_7_10),
    .I2(n566_31) 
);
defparam n858_s23.INIT=8'h01;
  LUT2 n858_s24 (
    .F(n858_28),
    .I0(reg_screen_mode[0]),
    .I1(n858_30) 
);
defparam n858_s24.INIT=4'h1;
  LUT3 n858_s25 (
    .F(n858_29),
    .I0(w_screen_mode_vram_rdata[3]),
    .I1(w_screen_mode_vram_rdata[19]),
    .I2(w_screen_mode_vram_address[1]) 
);
defparam n858_s25.INIT=8'h35;
  LUT3 n859_s21 (
    .F(n859_25),
    .I0(n835_9),
    .I1(w_screen_mode_vram_rdata[6]),
    .I2(n1560_8) 
);
defparam n859_s21.INIT=8'h35;
  LUT3 n859_s22 (
    .F(n859_26),
    .I0(w_screen_mode_vram_rdata[2]),
    .I1(w_screen_mode_vram_rdata[18]),
    .I2(w_screen_mode_vram_address[1]) 
);
defparam n859_s22.INIT=8'h35;
  LUT3 n860_s21 (
    .F(n860_25),
    .I0(n836_9),
    .I1(w_screen_mode_vram_rdata[5]),
    .I2(n1560_8) 
);
defparam n860_s21.INIT=8'h35;
  LUT3 n860_s22 (
    .F(n860_26),
    .I0(w_screen_mode_vram_rdata[1]),
    .I1(w_screen_mode_vram_rdata[17]),
    .I2(w_screen_mode_vram_address[1]) 
);
defparam n860_s22.INIT=8'h35;
  LUT3 n861_s21 (
    .F(n861_25),
    .I0(n837_9),
    .I1(w_screen_mode_vram_rdata[4]),
    .I2(n1560_8) 
);
defparam n861_s21.INIT=8'h35;
  LUT3 n861_s22 (
    .F(n861_26),
    .I0(w_screen_mode_vram_rdata[0]),
    .I1(w_screen_mode_vram_rdata[16]),
    .I2(w_screen_mode_vram_address[1]) 
);
defparam n861_s22.INIT=8'h35;
  LUT4 n862_s28 (
    .F(n862_34),
    .I0(ff_next_vram2_3_11),
    .I1(ff_vram_address_17_7),
    .I2(reg_screen_mode[0]),
    .I3(reg_screen_mode[1]) 
);
defparam n862_s28.INIT=16'hF335;
  LUT4 n1124_s19 (
    .F(n1124_23),
    .I0(ff_next_vram2[1]),
    .I1(ff_next_vram2[7]),
    .I2(ff_interleaving_page),
    .I3(n1124_24) 
);
defparam n1124_s19.INIT=16'h0C0A;
  LUT4 n1126_s15 (
    .F(n1126_19),
    .I0(ff_next_vram2_7_10),
    .I1(reg_backdrop_color[5]),
    .I2(n1523_7),
    .I3(n753_15) 
);
defparam n1126_s15.INIT=16'h0700;
  LUT4 n1126_s16 (
    .F(n1126_20),
    .I0(reg_text_back_color[5]),
    .I1(reg_backdrop_color[5]),
    .I2(n1124_23),
    .I3(ff_phase[2]) 
);
defparam n1126_s16.INIT=16'h5300;
  LUT4 n1127_s15 (
    .F(n1127_19),
    .I0(ff_next_vram2_7_10),
    .I1(reg_backdrop_color[4]),
    .I2(n1524_7),
    .I3(n753_15) 
);
defparam n1127_s15.INIT=16'h0700;
  LUT4 n1127_s16 (
    .F(n1127_20),
    .I0(reg_text_back_color[4]),
    .I1(reg_backdrop_color[4]),
    .I2(n1124_23),
    .I3(ff_phase[2]) 
);
defparam n1127_s16.INIT=16'h5300;
  LUT3 n1128_s18 (
    .F(n1128_22),
    .I0(w_screen_mode_vram_rdata[11]),
    .I1(w_screen_mode_vram_rdata[15]),
    .I2(n566_31) 
);
defparam n1128_s18.INIT=8'h53;
  LUT3 n1128_s19 (
    .F(n1128_23),
    .I0(reg_text_back_color[3]),
    .I1(reg_backdrop_color[3]),
    .I2(n1124_23) 
);
defparam n1128_s19.INIT=8'h53;
  LUT2 n1129_s18 (
    .F(n1129_22),
    .I0(ff_next_vram2[2]),
    .I1(ff_next_vram2_3_13) 
);
defparam n1129_s18.INIT=4'h8;
  LUT4 n1130_s18 (
    .F(n1130_22),
    .I0(ff_next_vram2_3_13),
    .I1(ff_next_vram2[1]),
    .I2(reg_backdrop_color[1]),
    .I3(ff_next_vram2_7_10) 
);
defparam n1130_s18.INIT=16'h0777;
  LUT3 n1131_s18 (
    .F(n1131_22),
    .I0(w_screen_mode_vram_rdata[8]),
    .I1(w_screen_mode_vram_rdata[12]),
    .I2(n566_31) 
);
defparam n1131_s18.INIT=8'h53;
  LUT3 n1131_s19 (
    .F(n1131_23),
    .I0(reg_text_back_color[0]),
    .I1(reg_backdrop_color[0]),
    .I2(n1124_23) 
);
defparam n1131_s19.INIT=8'h53;
  LUT4 n1132_s16 (
    .F(n1132_20),
    .I0(ff_next_vram2[0]),
    .I1(ff_next_vram2[6]),
    .I2(ff_interleaving_page),
    .I3(n1124_24) 
);
defparam n1132_s16.INIT=16'h0C0A;
  LUT4 n1501_s21 (
    .F(n1501_25),
    .I0(ff_next_vram2[3]),
    .I1(ff_next_vram2[7]),
    .I2(w_screen_mode[3]),
    .I3(ff_next_vram1[0]) 
);
defparam n1501_s21.INIT=16'h0C0A;
  LUT4 n1501_s22 (
    .F(n1501_26),
    .I0(w_screen_mode_3_4),
    .I1(ff_next_vram2[3]),
    .I2(reg_backdrop_color[3]),
    .I3(n2043_6) 
);
defparam n1501_s22.INIT=16'h0777;
  LUT4 n1502_s21 (
    .F(n1502_25),
    .I0(ff_next_vram2[2]),
    .I1(ff_next_vram2[6]),
    .I2(w_screen_mode[3]),
    .I3(ff_next_vram1[0]) 
);
defparam n1502_s21.INIT=16'h0C0A;
  LUT4 n1502_s22 (
    .F(n1502_26),
    .I0(w_screen_mode_3_4),
    .I1(ff_next_vram2[2]),
    .I2(reg_backdrop_color[2]),
    .I3(n2043_6) 
);
defparam n1502_s22.INIT=16'h0777;
  LUT3 n1503_s22 (
    .F(n1503_26),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(ff_next_vram1[0]) 
);
defparam n1503_s22.INIT=8'hAC;
  LUT3 n1504_s21 (
    .F(n1504_25),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(ff_next_vram1[0]) 
);
defparam n1504_s21.INIT=8'hAC;
  LUT3 ff_pos_x_5_s6 (
    .F(ff_pos_x_5_11),
    .I0(w_pixel_phase_x[0]),
    .I1(w_pixel_phase_x[1]),
    .I2(w_scroll_pos_x[2]) 
);
defparam ff_pos_x_5_s6.INIT=8'h80;
  LUT4 ff_pos_x_5_s7 (
    .F(ff_pos_x_5_12),
    .I0(w_scroll_pos_x[3]),
    .I1(w_scroll_pos_x[4]),
    .I2(w_scroll_pos_x[5]),
    .I3(w_scroll_pos_x[6]) 
);
defparam ff_pos_x_5_s7.INIT=16'h0001;
  LUT3 ff_pos_x_5_s8 (
    .F(ff_pos_x_5_13),
    .I0(w_scroll_pos_x[7]),
    .I1(w_scroll_pos_x[8]),
    .I2(w_scroll_pos_x[9]) 
);
defparam ff_pos_x_5_s8.INIT=8'h01;
  LUT4 ff_screen_h_in_active_s7 (
    .F(ff_screen_h_in_active_12),
    .I0(w_scroll_pos_x[3]),
    .I1(w_scroll_pos_x[4]),
    .I2(w_scroll_pos_x[5]),
    .I3(w_scroll_pos_x[6]) 
);
defparam ff_screen_h_in_active_s7.INIT=16'h8000;
  LUT3 ff_screen_h_in_active_s8 (
    .F(ff_screen_h_in_active_13),
    .I0(w_scroll_pos_x[7]),
    .I1(w_scroll_pos_x[8]),
    .I2(w_scroll_pos_x[9]) 
);
defparam ff_screen_h_in_active_s8.INIT=8'h80;
  LUT3 n751_s12 (
    .F(n751_16),
    .I0(w_screen_mode_3_4),
    .I1(ff_next_vram2_3_13),
    .I2(n751_20) 
);
defparam n751_s12.INIT=8'h10;
  LUT4 n752_s9 (
    .F(n752_13),
    .I0(w_pos_x[8]),
    .I1(reg_scroll_planes),
    .I2(n752_15),
    .I3(reg_pattern_name_table_base[15]) 
);
defparam n752_s9.INIT=16'h0B00;
  LUT4 n752_s10 (
    .F(n752_14),
    .I0(reg_color_table_base[16]),
    .I1(n862_34),
    .I2(reg_color_table_base[17]),
    .I3(n2043_6) 
);
defparam n752_s10.INIT=16'h0F77;
  LUT2 n753_s11 (
    .F(n753_15),
    .I0(ff_phase[2]),
    .I1(ff_phase[1]) 
);
defparam n753_s11.INIT=4'h4;
  LUT4 n753_s13 (
    .F(n753_17),
    .I0(n566_31),
    .I1(n752_13),
    .I2(ff_next_vram2_3_13),
    .I3(reg_pattern_name_table_base[15]) 
);
defparam n753_s13.INIT=16'hB0BB;
  LUT4 n754_s9 (
    .F(n754_13),
    .I0(n755_13),
    .I1(w_pixel_pos_y_Z[7]),
    .I2(reg_pattern_name_table_base[14]),
    .I3(n755_18) 
);
defparam n754_s9.INIT=16'hE000;
  LUT4 n754_s10 (
    .F(n754_14),
    .I0(reg_color_table_base[14]),
    .I1(n862_34),
    .I2(reg_color_table_base[15]),
    .I3(n2043_6) 
);
defparam n754_s10.INIT=16'h0F77;
  LUT3 n755_s9 (
    .F(n755_13),
    .I0(n858_27),
    .I1(n1560_8),
    .I2(n858_23) 
);
defparam n755_s9.INIT=8'h0B;
  LUT4 n755_s11 (
    .F(n755_15),
    .I0(reg_color_table_base[13]),
    .I1(n862_34),
    .I2(reg_color_table_base[14]),
    .I3(n2043_6) 
);
defparam n755_s11.INIT=16'h0F77;
  LUT3 n755_s12 (
    .F(n755_16),
    .I0(reg_pattern_name_table_base[12]),
    .I1(w_pixel_pos_y_Z[5]),
    .I2(n753_19) 
);
defparam n755_s12.INIT=8'h80;
  LUT4 n756_s11 (
    .F(n756_15),
    .I0(w_screen_mode[3]),
    .I1(n756_24),
    .I2(n858_27),
    .I3(n1560_8) 
);
defparam n756_s11.INIT=16'h1000;
  LUT4 n756_s12 (
    .F(n756_16),
    .I0(reg_color_table_base[13]),
    .I1(n2043_6),
    .I2(reg_pattern_generator_table_base[12]),
    .I3(w_screen_mode_3_4) 
);
defparam n756_s12.INIT=16'h0777;
  LUT4 n756_s13 (
    .F(n756_17),
    .I0(n758_13),
    .I1(w_pixel_pos_y_Z[7]),
    .I2(n756_21),
    .I3(n751_20) 
);
defparam n756_s13.INIT=16'h8F00;
  LUT4 n756_s15 (
    .F(n756_19),
    .I0(reg_pattern_name_table_base[11]),
    .I1(w_pixel_pos_y_Z[4]),
    .I2(n566_31),
    .I3(n757_12) 
);
defparam n756_s15.INIT=16'h8000;
  LUT4 n757_s11 (
    .F(n757_15),
    .I0(n566_31),
    .I1(w_pixel_pos_y_Z[4]),
    .I2(ff_next_vram2_3_13),
    .I3(n757_18) 
);
defparam n757_s11.INIT=16'h4F00;
  LUT4 n757_s12 (
    .F(n757_16),
    .I0(w_pixel_pos_y_Z[6]),
    .I1(n758_13),
    .I2(n756_15),
    .I3(reg_color_table_base[11]) 
);
defparam n757_s12.INIT=16'hF800;
  LUT4 n757_s13 (
    .F(n757_17),
    .I0(n758_13),
    .I1(w_pixel_pos_y_Z[6]),
    .I2(n756_21),
    .I3(n751_20) 
);
defparam n757_s13.INIT=16'h8F00;
  LUT4 n758_s9 (
    .F(n758_13),
    .I0(reg_screen_mode[4]),
    .I1(reg_screen_mode[2]),
    .I2(reg_screen_mode[3]),
    .I3(w_sprite_mode2_4) 
);
defparam n758_s9.INIT=16'h1400;
  LUT4 n758_s11 (
    .F(n758_15),
    .I0(n566_31),
    .I1(w_pixel_pos_y_Z[3]),
    .I2(ff_next_vram2_3_13),
    .I3(n758_17) 
);
defparam n758_s11.INIT=16'h4F00;
  LUT4 n758_s12 (
    .F(n758_16),
    .I0(n751_22),
    .I1(ff_next_vram4[7]),
    .I2(n758_25),
    .I3(n758_21) 
);
defparam n758_s12.INIT=16'h0007;
  LUT4 n759_s10 (
    .F(n759_14),
    .I0(n858_23),
    .I1(w_pixel_pos_y_Z[2]),
    .I2(n756_28),
    .I3(n759_18) 
);
defparam n759_s10.INIT=16'h0007;
  LUT4 n759_s13 (
    .F(n759_17),
    .I0(n2043_6),
    .I1(n759_25),
    .I2(w_pixel_pos_y_Z[1]),
    .I3(n753_19) 
);
defparam n759_s13.INIT=16'h0777;
  LUT4 n760_s11 (
    .F(n760_15),
    .I0(w_pattern_name_t12_pre[7]),
    .I1(w_pixel_pos_y_Z[6]),
    .I2(n1560_8),
    .I3(w_screen_mode[3]) 
);
defparam n760_s11.INIT=16'hAC00;
  LUT4 n760_s12 (
    .F(n760_16),
    .I0(w_pixel_pos_y_Z[1]),
    .I1(w_address_s_pre_17_5),
    .I2(w_pattern_name_t12_pre[8]),
    .I3(ff_next_vram2_7_10) 
);
defparam n760_s12.INIT=16'h0777;
  LUT4 n760_s14 (
    .F(n760_18),
    .I0(n751_22),
    .I1(ff_next_vram4[5]),
    .I2(ff_next_vram0[5]),
    .I3(n751_16) 
);
defparam n760_s14.INIT=16'h0777;
  LUT4 n761_s10 (
    .F(n761_14),
    .I0(ff_next_vram0[4]),
    .I1(n758_13),
    .I2(n756_15),
    .I3(reg_color_table_base[7]) 
);
defparam n761_s10.INIT=16'hF800;
  LUT4 n761_s11 (
    .F(n761_15),
    .I0(n761_21),
    .I1(n761_18),
    .I2(n761_19),
    .I3(ff_next_vram0_7_9) 
);
defparam n761_s11.INIT=16'hEF00;
  LUT4 n761_s12 (
    .F(n761_16),
    .I0(n751_22),
    .I1(ff_next_vram4[4]),
    .I2(ff_next_vram0[4]),
    .I3(n751_16) 
);
defparam n761_s12.INIT=16'h0777;
  LUT4 n762_s10 (
    .F(n762_14),
    .I0(ff_next_vram0[3]),
    .I1(n758_13),
    .I2(n756_15),
    .I3(reg_color_table_base[6]) 
);
defparam n762_s10.INIT=16'hF800;
  LUT4 n762_s11 (
    .F(n762_15),
    .I0(n766_16),
    .I1(n762_20),
    .I2(n762_18),
    .I3(ff_next_vram0_7_9) 
);
defparam n762_s11.INIT=16'hEF00;
  LUT4 n762_s12 (
    .F(n762_16),
    .I0(n751_22),
    .I1(ff_next_vram4[3]),
    .I2(ff_next_vram0[3]),
    .I3(n751_16) 
);
defparam n762_s12.INIT=16'h0777;
  LUT4 n763_s10 (
    .F(n763_14),
    .I0(w_pattern_name_t12_pre[4]),
    .I1(w_pixel_pos_y_Z[3]),
    .I2(n1560_8),
    .I3(w_screen_mode[3]) 
);
defparam n763_s10.INIT=16'hAC00;
  LUT4 n763_s12 (
    .F(n763_16),
    .I0(ff_next_vram2_7_10),
    .I1(w_pattern_name_t12_pre[5]),
    .I2(w_pos_x[6]),
    .I3(w_address_s_pre_17_5) 
);
defparam n763_s12.INIT=16'h0777;
  LUT4 n764_s10 (
    .F(n764_14),
    .I0(ff_next_vram2_7_10),
    .I1(w_pattern_name_t12_pre[4]),
    .I2(w_pos_x[5]),
    .I3(w_address_s_pre_17_5) 
);
defparam n764_s10.INIT=16'h0777;
  LUT4 n764_s11 (
    .F(n764_15),
    .I0(w_pattern_name_t12_pre[7]),
    .I1(ff_next_vram0[7]),
    .I2(w_screen_mode[3]),
    .I3(n764_17) 
);
defparam n764_s11.INIT=16'hAC00;
  LUT4 n764_s12 (
    .F(n764_16),
    .I0(w_pos_x[4]),
    .I1(n753_19),
    .I2(ff_next_vram4[1]),
    .I3(n751_22) 
);
defparam n764_s12.INIT=16'h0777;
  LUT4 n765_s10 (
    .F(n765_14),
    .I0(ff_next_vram2_7_10),
    .I1(w_pattern_name_t12_pre[3]),
    .I2(w_pos_x[4]),
    .I3(w_address_s_pre_17_5) 
);
defparam n765_s10.INIT=16'h0777;
  LUT4 n765_s11 (
    .F(n765_15),
    .I0(w_pos_x[6]),
    .I1(n878_28),
    .I2(ff_pos_x[2]),
    .I3(n2043_6) 
);
defparam n765_s11.INIT=16'h0F77;
  LUT4 n765_s12 (
    .F(n765_16),
    .I0(ff_next_vram0[0]),
    .I1(n858_27),
    .I2(n858_28),
    .I3(n753_21) 
);
defparam n765_s12.INIT=16'h8000;
  LUT4 n765_s13 (
    .F(n765_17),
    .I0(ff_next_vram0[0]),
    .I1(n751_16),
    .I2(ff_next_vram4[0]),
    .I3(n751_22) 
);
defparam n765_s13.INIT=16'h0777;
  LUT4 n766_s10 (
    .F(n766_14),
    .I0(n766_17),
    .I1(n766_18),
    .I2(n766_19),
    .I3(n858_27) 
);
defparam n766_s10.INIT=16'h0305;
  LUT3 n766_s11 (
    .F(n766_15),
    .I0(ff_pos_x[1]),
    .I1(w_pos_x[5]),
    .I2(n1560_8) 
);
defparam n766_s11.INIT=8'hAC;
  LUT4 n766_s12 (
    .F(n766_16),
    .I0(w_pattern_name_t12_pre[5]),
    .I1(w_pixel_pos_y_Z[4]),
    .I2(n1560_8),
    .I3(w_screen_mode[3]) 
);
defparam n766_s12.INIT=16'hAC00;
  LUT4 n767_s9 (
    .F(n767_13),
    .I0(n1560_8),
    .I1(ff_pos_x[1]),
    .I2(w_pos_x[4]),
    .I3(n858_27) 
);
defparam n767_s9.INIT=16'h0FBB;
  LUT3 n767_s10 (
    .F(n767_14),
    .I0(ff_pos_x[0]),
    .I1(w_pos_x[4]),
    .I2(n1560_8) 
);
defparam n767_s10.INIT=8'hAC;
  LUT4 n768_s12 (
    .F(n768_16),
    .I0(n2043_6),
    .I1(w_pattern_name_t12_pre[3]),
    .I2(ff_next_vram0[3]),
    .I3(n756_15) 
);
defparam n768_s12.INIT=16'h0777;
  LUT4 n768_s13 (
    .F(n768_17),
    .I0(n751_26),
    .I1(w_pixel_pos_y_Z[2]),
    .I2(ff_phase[1]),
    .I3(n753_19) 
);
defparam n768_s13.INIT=16'h0777;
  LUT4 ff_next_vram2_7_s7 (
    .F(ff_next_vram2_7_12),
    .I0(w_screen_mode[3]),
    .I1(n2043_6),
    .I2(ff_phase[0]),
    .I3(ff_phase[2]) 
);
defparam ff_next_vram2_7_s7.INIT=16'h0CF5;
  LUT4 ff_next_vram3_7_s5 (
    .F(ff_next_vram3_7_10),
    .I0(ff_phase[1]),
    .I1(n2043_6),
    .I2(ff_next_vram3_7_11),
    .I3(ff_phase[2]) 
);
defparam ff_next_vram3_7_s5.INIT=16'hBB0F;
  LUT3 ff_next_vram2_3_s6 (
    .F(ff_next_vram2_3_11),
    .I0(reg_screen_mode[4]),
    .I1(reg_screen_mode[2]),
    .I2(reg_screen_mode[3]) 
);
defparam ff_next_vram2_3_s6.INIT=8'hCA;
  LUT3 n560_s6 (
    .F(n560_11),
    .I0(n566_31),
    .I1(ff_phase[0]),
    .I2(reg_screen_mode[0]) 
);
defparam n560_s6.INIT=8'h0E;
  LUT2 n560_s7 (
    .F(n560_12),
    .I0(reg_screen_mode[2]),
    .I1(reg_screen_mode[3]) 
);
defparam n560_s7.INIT=4'h4;
  LUT3 n258_s7 (
    .F(n258_12),
    .I0(w_screen_pos_x_Z[4]),
    .I1(w_screen_pos_x_Z[5]),
    .I2(w_screen_pos_x_Z[6]) 
);
defparam n258_s7.INIT=8'h10;
  LUT3 n1517_s6 (
    .F(n1517_9),
    .I0(ff_next_vram2[3]),
    .I1(ff_next_vram2[7]),
    .I2(ff_next_vram1[6]) 
);
defparam n1517_s6.INIT=8'hCA;
  LUT3 n1518_s6 (
    .F(n1518_9),
    .I0(ff_next_vram2[2]),
    .I1(ff_next_vram2[6]),
    .I2(ff_next_vram1[6]) 
);
defparam n1518_s6.INIT=8'hCA;
  LUT3 n1519_s6 (
    .F(n1519_9),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(ff_next_vram1[6]) 
);
defparam n1519_s6.INIT=8'hAC;
  LUT3 n1520_s6 (
    .F(n1520_9),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(ff_next_vram1[6]) 
);
defparam n1520_s6.INIT=8'hAC;
  LUT2 n1525_s4 (
    .F(n1525_7),
    .I0(ff_next_vram1[2]),
    .I1(n1560_8) 
);
defparam n1525_s4.INIT=4'h4;
  LUT3 n1533_s5 (
    .F(n1533_8),
    .I0(ff_next_vram2[3]),
    .I1(ff_next_vram2[7]),
    .I2(ff_next_vram1[4]) 
);
defparam n1533_s5.INIT=8'hCA;
  LUT3 n1533_s6 (
    .F(n1533_9),
    .I0(ff_next_vram3[7]),
    .I1(ff_next_vram3[3]),
    .I2(ff_next_vram5[6]) 
);
defparam n1533_s6.INIT=8'hAC;
  LUT3 n1534_s5 (
    .F(n1534_8),
    .I0(ff_next_vram2[2]),
    .I1(ff_next_vram2[6]),
    .I2(ff_next_vram1[4]) 
);
defparam n1534_s5.INIT=8'hCA;
  LUT3 n1534_s6 (
    .F(n1534_9),
    .I0(ff_next_vram3[6]),
    .I1(ff_next_vram3[2]),
    .I2(ff_next_vram5[6]) 
);
defparam n1534_s6.INIT=8'hAC;
  LUT3 n1535_s5 (
    .F(n1535_8),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(ff_next_vram1[4]) 
);
defparam n1535_s5.INIT=8'hAC;
  LUT3 n1535_s6 (
    .F(n1535_9),
    .I0(ff_next_vram3[5]),
    .I1(ff_next_vram3[1]),
    .I2(ff_next_vram5[6]) 
);
defparam n1535_s6.INIT=8'hAC;
  LUT3 n1536_s5 (
    .F(n1536_8),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(ff_next_vram1[4]) 
);
defparam n1536_s5.INIT=8'hAC;
  LUT3 n1536_s6 (
    .F(n1536_9),
    .I0(ff_next_vram3[4]),
    .I1(ff_next_vram3[0]),
    .I2(ff_next_vram5[6]) 
);
defparam n1536_s6.INIT=8'hAC;
  LUT3 n1541_s5 (
    .F(n1541_8),
    .I0(ff_next_vram3[7]),
    .I1(ff_next_vram3[3]),
    .I2(ff_next_vram5[4]) 
);
defparam n1541_s5.INIT=8'h53;
  LUT3 n1542_s6 (
    .F(n1542_9),
    .I0(ff_next_vram3[6]),
    .I1(ff_next_vram3[2]),
    .I2(ff_next_vram5[4]) 
);
defparam n1542_s6.INIT=8'h53;
  LUT3 n1543_s5 (
    .F(n1543_8),
    .I0(ff_next_vram3[5]),
    .I1(ff_next_vram3[1]),
    .I2(ff_next_vram5[4]) 
);
defparam n1543_s5.INIT=8'h53;
  LUT3 n1544_s5 (
    .F(n1544_8),
    .I0(ff_next_vram3[4]),
    .I1(ff_next_vram3[0]),
    .I2(ff_next_vram5[4]) 
);
defparam n1544_s5.INIT=8'h53;
  LUT3 n1549_s5 (
    .F(n1549_8),
    .I0(ff_next_vram2[3]),
    .I1(ff_next_vram2[7]),
    .I2(ff_next_vram1[2]) 
);
defparam n1549_s5.INIT=8'hCA;
  LUT3 n1549_s6 (
    .F(n1549_9),
    .I0(ff_next_vram3[7]),
    .I1(ff_next_vram3[3]),
    .I2(ff_next_vram5[2]) 
);
defparam n1549_s6.INIT=8'h53;
  LUT3 n1550_s5 (
    .F(n1550_8),
    .I0(ff_next_vram2[2]),
    .I1(ff_next_vram2[6]),
    .I2(ff_next_vram1[2]) 
);
defparam n1550_s5.INIT=8'hCA;
  LUT3 n1550_s6 (
    .F(n1550_9),
    .I0(ff_next_vram3[6]),
    .I1(ff_next_vram3[2]),
    .I2(ff_next_vram5[2]) 
);
defparam n1550_s6.INIT=8'h53;
  LUT3 n1551_s5 (
    .F(n1551_8),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(ff_next_vram1[2]) 
);
defparam n1551_s5.INIT=8'hAC;
  LUT3 n1551_s6 (
    .F(n1551_9),
    .I0(ff_next_vram3[5]),
    .I1(ff_next_vram3[1]),
    .I2(ff_next_vram5[2]) 
);
defparam n1551_s6.INIT=8'h53;
  LUT3 n1552_s5 (
    .F(n1552_8),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(ff_next_vram1[2]) 
);
defparam n1552_s5.INIT=8'hAC;
  LUT3 n1552_s6 (
    .F(n1552_9),
    .I0(ff_next_vram3[4]),
    .I1(ff_next_vram3[0]),
    .I2(ff_next_vram5[2]) 
);
defparam n1552_s6.INIT=8'h53;
  LUT4 n1557_s4 (
    .F(n1557_7),
    .I0(ff_next_vram2[3]),
    .I1(ff_next_vram2[7]),
    .I2(ff_next_vram2_3_13),
    .I3(ff_next_vram1[1]) 
);
defparam n1557_s4.INIT=16'h0C0A;
  LUT2 n1557_s5 (
    .F(n1557_8),
    .I0(ff_next_vram6[3]),
    .I1(ff_next_vram2_3_13) 
);
defparam n1557_s5.INIT=4'h8;
  LUT4 n1558_s4 (
    .F(n1558_7),
    .I0(ff_next_vram2[2]),
    .I1(ff_next_vram2[6]),
    .I2(ff_next_vram2_3_13),
    .I3(ff_next_vram1[1]) 
);
defparam n1558_s4.INIT=16'h0C0A;
  LUT2 n1558_s5 (
    .F(n1558_8),
    .I0(ff_next_vram6[2]),
    .I1(ff_next_vram2_3_13) 
);
defparam n1558_s5.INIT=4'h8;
  LUT3 n1559_s4 (
    .F(n1559_7),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(ff_next_vram1[1]) 
);
defparam n1559_s4.INIT=8'hAC;
  LUT4 n858_s26 (
    .F(n858_30),
    .I0(reg_screen_mode[1]),
    .I1(reg_screen_mode[2]),
    .I2(reg_screen_mode[3]),
    .I3(reg_screen_mode[4]) 
);
defparam n858_s26.INIT=16'hBBE1;
  LUT2 n1124_s20 (
    .F(n1124_24),
    .I0(ff_pos_x[1]),
    .I1(ff_pos_x[0]) 
);
defparam n1124_s20.INIT=4'h1;
  LUT3 n752_s11 (
    .F(n752_15),
    .I0(ff_blink_base[0]),
    .I1(ff_interleaving_page),
    .I2(reg_interleaving_mode) 
);
defparam n752_s11.INIT=8'h70;
  LUT4 n756_s17 (
    .F(n756_21),
    .I0(ff_vram_address_17_7),
    .I1(reg_screen_mode[1]),
    .I2(reg_screen_mode[0]),
    .I3(n756_22) 
);
defparam n756_s17.INIT=16'h000B;
  LUT4 n757_s14 (
    .F(n757_18),
    .I0(n2043_6),
    .I1(w_pattern_name_t12_pre[10]),
    .I2(ff_phase[1]),
    .I3(reg_pattern_name_table_base[11]) 
);
defparam n757_s14.INIT=16'h0D00;
  LUT4 n758_s13 (
    .F(n758_17),
    .I0(n2043_6),
    .I1(w_pattern_name_t12_pre[9]),
    .I2(reg_pattern_name_table_base[10]),
    .I3(ff_next_vram0_7_9) 
);
defparam n758_s13.INIT=16'hD000;
  LUT4 n759_s14 (
    .F(n759_18),
    .I0(w_pattern_name_t12_pre[8]),
    .I1(w_pixel_pos_y_Z[7]),
    .I2(n1560_8),
    .I3(w_screen_mode[3]) 
);
defparam n759_s14.INIT=16'hAC00;
  LUT3 n759_s15 (
    .F(n759_19),
    .I0(w_pixel_pos_y_Z[2]),
    .I1(w_pattern_name_t12_pre[9]),
    .I2(ff_next_vram2_7_10) 
);
defparam n759_s15.INIT=8'hCA;
  LUT4 n759_s16 (
    .F(n759_20),
    .I0(reg_color_table_base[9]),
    .I1(n758_13),
    .I2(w_screen_mode_3_4),
    .I3(ff_next_vram0[6]) 
);
defparam n759_s16.INIT=16'hF800;
  LUT4 n760_s15 (
    .F(n760_19),
    .I0(reg_color_table_base[8]),
    .I1(n758_13),
    .I2(w_screen_mode_3_4),
    .I3(ff_next_vram0[5]) 
);
defparam n760_s15.INIT=16'hF800;
  LUT4 n761_s14 (
    .F(n761_18),
    .I0(w_pattern_name_t12_pre[6]),
    .I1(w_pixel_pos_y_Z[5]),
    .I2(n1560_8),
    .I3(w_screen_mode[3]) 
);
defparam n761_s14.INIT=16'hAC00;
  LUT4 n761_s15 (
    .F(n761_19),
    .I0(ff_next_vram2_7_10),
    .I1(w_pattern_name_t12_pre[7]),
    .I2(w_pixel_pos_y_Z[0]),
    .I3(w_address_s_pre_17_5) 
);
defparam n761_s15.INIT=16'h0777;
  LUT4 n762_s14 (
    .F(n762_18),
    .I0(ff_next_vram2_7_10),
    .I1(w_pattern_name_t12_pre[6]),
    .I2(w_pos_x[7]),
    .I3(w_address_s_pre_17_5) 
);
defparam n762_s14.INIT=16'h0777;
  LUT4 n763_s14 (
    .F(n763_18),
    .I0(reg_color_table_base[6]),
    .I1(w_pattern_name_t12_pre[8]),
    .I2(ff_next_vram4[2]),
    .I3(ff_phase[0]) 
);
defparam n763_s14.INIT=16'h770F;
  LUT4 n764_s13 (
    .F(n764_17),
    .I0(n756_24),
    .I1(n858_27),
    .I2(n753_21),
    .I3(n1560_8) 
);
defparam n764_s13.INIT=16'h4000;
  LUT3 n766_s13 (
    .F(n766_17),
    .I0(reg_screen_mode[3]),
    .I1(w_pos_x[3]),
    .I2(n1560_8) 
);
defparam n766_s13.INIT=8'h40;
  LUT3 n766_s14 (
    .F(n766_18),
    .I0(w_pos_x[3]),
    .I1(w_pos_x[5]),
    .I2(n858_23) 
);
defparam n766_s14.INIT=8'hAC;
  LUT2 n766_s15 (
    .F(n766_19),
    .I0(ff_pos_x[2]),
    .I1(ff_next_vram2_7_10) 
);
defparam n766_s15.INIT=4'h8;
  LUT3 ff_next_vram3_7_s6 (
    .F(ff_next_vram3_7_11),
    .I0(w_screen_mode[3]),
    .I1(n566_31),
    .I2(ff_phase[1]) 
);
defparam ff_next_vram3_7_s6.INIT=8'hC5;
  LUT4 n756_s18 (
    .F(n756_22),
    .I0(reg_screen_mode[1]),
    .I1(reg_screen_mode[2]),
    .I2(reg_screen_mode[3]),
    .I3(reg_screen_mode[4]) 
);
defparam n756_s18.INIT=16'h3001;
  LUT4 ff_next_vram2_3_s7 (
    .F(ff_next_vram2_3_13),
    .I0(reg_screen_mode[4]),
    .I1(reg_screen_mode[2]),
    .I2(reg_screen_mode[3]),
    .I3(w_sprite_mode2_4) 
);
defparam ff_next_vram2_3_s7.INIT=16'hCA00;
  LUT4 n180_s4 (
    .F(n180_10),
    .I0(ff_pos_x[0]),
    .I1(ff_pos_x[3]),
    .I2(ff_pos_x[1]),
    .I3(ff_pos_x[2]) 
);
defparam n180_s4.INIT=16'h8000;
  LUT4 n1140_s12 (
    .F(n1140_17),
    .I0(n2043_6),
    .I1(n830_9),
    .I2(w_screen_mode_vram_rdata[23]),
    .I3(n566_31) 
);
defparam n1140_s12.INIT=16'h0777;
  LUT4 n1141_s11 (
    .F(n1141_16),
    .I0(n2043_6),
    .I1(n831_9),
    .I2(w_screen_mode_vram_rdata[22]),
    .I3(n566_31) 
);
defparam n1141_s11.INIT=16'h0777;
  LUT4 n1142_s11 (
    .F(n1142_16),
    .I0(n2043_6),
    .I1(n832_9),
    .I2(w_screen_mode_vram_rdata[21]),
    .I3(n566_31) 
);
defparam n1142_s11.INIT=16'h0777;
  LUT4 n1143_s11 (
    .F(n1143_16),
    .I0(n2043_6),
    .I1(n833_9),
    .I2(w_screen_mode_vram_rdata[20]),
    .I3(n566_31) 
);
defparam n1143_s11.INIT=16'h0777;
  LUT4 n184_s4 (
    .F(n184_10),
    .I0(ff_state_1_7),
    .I1(ff_pos_x_5_11),
    .I2(ff_pos_x_5_12),
    .I3(ff_pos_x_5_13) 
);
defparam n184_s4.INIT=16'h8000;
  LUT4 ff_screen_h_in_active_s9 (
    .F(ff_screen_h_in_active_15),
    .I0(ff_next_vram6_7_8),
    .I1(ff_pos_x_5_11),
    .I2(ff_pos_x_5_12),
    .I3(ff_pos_x_5_13) 
);
defparam ff_screen_h_in_active_s9.INIT=16'h1555;
  LUT4 n1778_s5 (
    .F(n1778_9),
    .I0(reg_left_mask),
    .I1(n1778_6),
    .I2(w_screen_pos_x_Z[12]),
    .I3(w_screen_pos_x_Z[13]) 
);
defparam n1778_s5.INIT=16'h0008;
  LUT4 ff_next_vram5_7_s5 (
    .F(ff_next_vram5_7_11),
    .I0(ff_next_vram2_7_10),
    .I1(n566_31),
    .I2(ff_phase[1]),
    .I3(ff_next_vram5_7_9) 
);
defparam ff_next_vram5_7_s5.INIT=16'hF100;
  LUT4 ff_next_vram3_7_s7 (
    .F(ff_next_vram3_7_13),
    .I0(ff_next_vram2_7_9),
    .I1(ff_next_vram2_7_10),
    .I2(n566_31),
    .I3(ff_next_vram3_7_9) 
);
defparam ff_next_vram3_7_s7.INIT=16'h5700;
  LUT4 n1826_s4 (
    .F(n1826_10),
    .I0(w_screen_pos_x_Z[3]),
    .I1(w_screen_pos_x_Z[2]),
    .I2(w_screen_pos_x_Z[0]),
    .I3(w_screen_pos_x_Z[1]) 
);
defparam n1826_s4.INIT=16'h4000;
  LUT4 ff_pattern7_7_s2 (
    .F(ff_pattern7_7_7),
    .I0(w_screen_pos_x_Z[2]),
    .I1(w_screen_pos_x_Z[3]),
    .I2(w_screen_pos_x_Z[0]),
    .I3(w_screen_pos_x_Z[1]) 
);
defparam ff_pattern7_7_s2.INIT=16'h4000;
  LUT3 ff_pos_x_5_s9 (
    .F(ff_pos_x_5_15),
    .I0(ff_phase[2]),
    .I1(ff_phase[1]),
    .I2(ff_phase[0]) 
);
defparam ff_pos_x_5_s9.INIT=8'h20;
  LUT4 n1155_s12 (
    .F(n1155_17),
    .I0(n837_9),
    .I1(w_screen_mode_vram_rdata[0]),
    .I2(ff_phase[1]),
    .I3(ff_phase[0]) 
);
defparam n1155_s12.INIT=16'hCACC;
  LUT4 n1154_s12 (
    .F(n1154_17),
    .I0(n836_9),
    .I1(w_screen_mode_vram_rdata[1]),
    .I2(ff_phase[1]),
    .I3(ff_phase[0]) 
);
defparam n1154_s12.INIT=16'hCACC;
  LUT4 n1153_s12 (
    .F(n1153_17),
    .I0(n835_9),
    .I1(w_screen_mode_vram_rdata[2]),
    .I2(ff_phase[1]),
    .I3(ff_phase[0]) 
);
defparam n1153_s12.INIT=16'hCACC;
  LUT4 n1152_s15 (
    .F(n1152_20),
    .I0(n834_9),
    .I1(w_screen_mode_vram_rdata[3]),
    .I2(ff_phase[1]),
    .I3(ff_phase[0]) 
);
defparam n1152_s15.INIT=16'hCACC;
  LUT3 n753_s14 (
    .F(n753_19),
    .I0(n566_31),
    .I1(ff_phase[0]),
    .I2(ff_phase[2]) 
);
defparam n753_s14.INIT=8'h02;
  LUT3 ff_next_vram5_3_s5 (
    .F(ff_next_vram5_3_11),
    .I0(n481_6),
    .I1(ff_phase[0]),
    .I2(ff_phase[2]) 
);
defparam ff_next_vram5_3_s5.INIT=8'h02;
  LUT3 ff_next_vram0_7_s4 (
    .F(ff_next_vram0_7_9),
    .I0(ff_phase[1]),
    .I1(ff_phase[0]),
    .I2(ff_phase[2]) 
);
defparam ff_next_vram0_7_s4.INIT=8'h01;
  LUT4 n756_s19 (
    .F(n756_24),
    .I0(reg_screen_mode[4]),
    .I1(reg_screen_mode[3]),
    .I2(reg_screen_mode[0]),
    .I3(reg_screen_mode[1]) 
);
defparam n756_s19.INIT=16'h0004;
  LUT4 ff_next_vram6_7_s6 (
    .F(ff_next_vram6_7_11),
    .I0(w_screen_mode_3_3),
    .I1(reg_screen_mode[0]),
    .I2(ff_next_vram2_7_10),
    .I3(ff_next_vram6_7_9) 
);
defparam ff_next_vram6_7_s6.INIT=16'h0700;
  LUT4 n878_s21 (
    .F(n878_28),
    .I0(reg_screen_mode[4]),
    .I1(reg_screen_mode[3]),
    .I2(w_next_0_6),
    .I3(n858_27) 
);
defparam n878_s21.INIT=16'hBF00;
  LUT4 n759_s18 (
    .F(n759_23),
    .I0(n759_19),
    .I1(n858_27),
    .I2(reg_screen_mode[0]),
    .I3(n858_30) 
);
defparam n759_s18.INIT=16'h2220;
  LUT4 n756_s20 (
    .F(n756_26),
    .I0(reg_screen_mode[0]),
    .I1(n858_30),
    .I2(w_pixel_pos_y_Z[5]),
    .I3(ff_next_vram2_3_13) 
);
defparam n756_s20.INIT=16'h1F00;
  LUT3 n751_s15 (
    .F(n751_20),
    .I0(ff_phase[0]),
    .I1(ff_phase[1]),
    .I2(ff_phase[2]) 
);
defparam n751_s15.INIT=8'h02;
  LUT4 n1125_s18 (
    .F(n1125_23),
    .I0(n566_31),
    .I1(w_screen_mode_vram_rdata[14]),
    .I2(ff_phase[1]),
    .I3(ff_phase[2]) 
);
defparam n1125_s18.INIT=16'h0007;
  LUT4 n1124_s21 (
    .F(n1124_26),
    .I0(n566_31),
    .I1(w_screen_mode_vram_rdata[15]),
    .I2(ff_phase[1]),
    .I3(ff_phase[2]) 
);
defparam n1124_s21.INIT=16'h0007;
  LUT4 n1127_s17 (
    .F(n1127_22),
    .I0(n566_31),
    .I1(w_screen_mode_vram_rdata[12]),
    .I2(ff_phase[1]),
    .I3(ff_phase[2]) 
);
defparam n1127_s17.INIT=16'h0007;
  LUT4 n1126_s17 (
    .F(n1126_22),
    .I0(n566_31),
    .I1(w_screen_mode_vram_rdata[13]),
    .I2(ff_phase[1]),
    .I3(ff_phase[2]) 
);
defparam n1126_s17.INIT=16'h0007;
  LUT4 ff_next_vram2_3_s8 (
    .F(ff_next_vram2_3_15),
    .I0(ff_phase[1]),
    .I1(ff_phase[2]),
    .I2(ff_next_vram2_3_13),
    .I3(ff_next_vram2_7_11) 
);
defparam ff_next_vram2_3_s8.INIT=16'hFE00;
  LUT4 ff_next_vram3_3_s4 (
    .F(ff_next_vram3_3_10),
    .I0(w_address_s_pre_17_5),
    .I1(ff_phase[1]),
    .I2(ff_phase[2]),
    .I3(ff_next_vram3_7_9) 
);
defparam ff_next_vram3_3_s4.INIT=16'hFE00;
  LUT4 ff_next_vram2_7_s8 (
    .F(ff_next_vram2_7_14),
    .I0(ff_phase[1]),
    .I1(ff_phase[2]),
    .I2(ff_next_vram2_7_10),
    .I3(ff_next_vram2_7_11) 
);
defparam ff_next_vram2_7_s8.INIT=16'hEF00;
  LUT4 n759_s19 (
    .F(n759_25),
    .I0(ff_phase[0]),
    .I1(ff_next_vram4[6]),
    .I2(ff_phase[2]),
    .I3(ff_phase[1]) 
);
defparam n759_s19.INIT=16'h0400;
  LUT4 n763_s15 (
    .F(n763_20),
    .I0(n763_18),
    .I1(ff_phase[2]),
    .I2(ff_phase[1]),
    .I3(n2043_6) 
);
defparam n763_s15.INIT=16'h1000;
  LUT4 n751_s16 (
    .F(n751_22),
    .I0(ff_phase[0]),
    .I1(n2043_6),
    .I2(ff_phase[2]),
    .I3(ff_phase[1]) 
);
defparam n751_s16.INIT=16'h0400;
  LUT4 n1131_s20 (
    .F(n1131_25),
    .I0(ff_next_vram2_7_10),
    .I1(reg_backdrop_color[0]),
    .I2(ff_phase[2]),
    .I3(ff_phase[1]) 
);
defparam n1131_s20.INIT=16'h0700;
  LUT4 n1129_s20 (
    .F(n1129_25),
    .I0(ff_next_vram2_7_10),
    .I1(reg_backdrop_color[2]),
    .I2(ff_phase[2]),
    .I3(ff_phase[1]) 
);
defparam n1129_s20.INIT=16'h0700;
  LUT4 n1128_s20 (
    .F(n1128_25),
    .I0(ff_next_vram2_7_10),
    .I1(reg_backdrop_color[3]),
    .I2(ff_phase[2]),
    .I3(ff_phase[1]) 
);
defparam n1128_s20.INIT=16'h0700;
  LUT4 n1125_s19 (
    .F(n1125_25),
    .I0(ff_next_vram2_7_10),
    .I1(reg_backdrop_color[6]),
    .I2(ff_phase[2]),
    .I3(ff_phase[1]) 
);
defparam n1125_s19.INIT=16'h0700;
  LUT4 n1124_s22 (
    .F(n1124_28),
    .I0(ff_next_vram2_7_10),
    .I1(reg_backdrop_color[7]),
    .I2(ff_phase[2]),
    .I3(ff_phase[1]) 
);
defparam n1124_s22.INIT=16'h0700;
  LUT3 n753_s15 (
    .F(n753_21),
    .I0(ff_phase[0]),
    .I1(ff_phase[2]),
    .I2(ff_phase[1]) 
);
defparam n753_s15.INIT=8'h20;
  LUT4 n1518_s7 (
    .F(n1518_11),
    .I0(n1542_6),
    .I1(reg_screen_mode[2]),
    .I2(n2043_7),
    .I3(reg_backdrop_color[2]) 
);
defparam n1518_s7.INIT=16'h4500;
  LUT4 n1517_s7 (
    .F(n1517_11),
    .I0(n1542_6),
    .I1(reg_screen_mode[2]),
    .I2(n2043_7),
    .I3(reg_backdrop_color[3]) 
);
defparam n1517_s7.INIT=16'h4500;
  LUT4 n560_s9 (
    .F(n560_15),
    .I0(ff_phase[2]),
    .I1(reg_display_on),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n560_s9.INIT=16'h4000;
  LUT3 n1520_s7 (
    .F(n1520_11),
    .I0(w_screen_v_active),
    .I1(ff_screen_h_in_active),
    .I2(reg_backdrop_color[0]) 
);
defparam n1520_s7.INIT=8'h70;
  LUT3 n1519_s7 (
    .F(n1519_11),
    .I0(reg_backdrop_color[1]),
    .I1(w_screen_v_active),
    .I2(ff_screen_h_in_active) 
);
defparam n1519_s7.INIT=8'h15;
  LUT3 n1513_s5 (
    .F(n1513_9),
    .I0(ff_pos_x_5_15),
    .I1(w_screen_v_active),
    .I2(ff_screen_h_in_active) 
);
defparam n1513_s5.INIT=8'h40;
  LUT3 n1509_s8 (
    .F(n1509_12),
    .I0(w_screen_v_active),
    .I1(ff_screen_h_in_active),
    .I2(ff_pos_x_5_15) 
);
defparam n1509_s8.INIT=8'h80;
  LUT4 n1559_s5 (
    .F(n1559_9),
    .I0(n1559_5),
    .I1(reg_backdrop_color[1]),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1559_s5.INIT=16'hACCC;
  LUT4 n1551_s7 (
    .F(n1551_11),
    .I0(n1551_5),
    .I1(reg_backdrop_color[1]),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1551_s7.INIT=16'hACCC;
  LUT4 n1542_s7 (
    .F(n1542_11),
    .I0(n1542_5),
    .I1(w_screen_v_active),
    .I2(ff_screen_h_in_active),
    .I3(n1518_11) 
);
defparam n1542_s7.INIT=16'hFF80;
  LUT4 n762_s15 (
    .F(n762_20),
    .I0(reg_screen_mode[0]),
    .I1(w_screen_mode_3_3),
    .I2(w_pixel_pos_y_Z[4]),
    .I3(n862_34) 
);
defparam n762_s15.INIT=16'h7000;
  LUT4 n761_s16 (
    .F(n761_21),
    .I0(reg_screen_mode[0]),
    .I1(w_screen_mode_3_3),
    .I2(w_pixel_pos_y_Z[5]),
    .I3(n862_34) 
);
defparam n761_s16.INIT=16'h7000;
  LUT4 n758_s16 (
    .F(n758_21),
    .I0(reg_color_table_base[11]),
    .I1(reg_screen_mode[0]),
    .I2(w_screen_mode_3_3),
    .I3(n753_21) 
);
defparam n758_s16.INIT=16'h8000;
  LUT3 n768_s14 (
    .F(n768_19),
    .I0(reg_screen_mode[0]),
    .I1(w_screen_mode_3_3),
    .I2(w_pos_x[3]) 
);
defparam n768_s14.INIT=8'h70;
  LUT4 n763_s16 (
    .F(n763_22),
    .I0(reg_screen_mode[0]),
    .I1(w_screen_mode_3_3),
    .I2(w_pixel_pos_y_Z[3]),
    .I3(n862_34) 
);
defparam n763_s16.INIT=16'h7000;
  LUT4 n762_s16 (
    .F(n762_22),
    .I0(w_pattern_name_t12_pre[9]),
    .I1(reg_color_table_base[7]),
    .I2(reg_screen_mode[0]),
    .I3(w_screen_mode_3_3) 
);
defparam n762_s16.INIT=16'h8000;
  LUT4 n761_s17 (
    .F(n761_23),
    .I0(w_pattern_name_t12_pre[10]),
    .I1(reg_color_table_base[8]),
    .I2(reg_screen_mode[0]),
    .I3(w_screen_mode_3_3) 
);
defparam n761_s17.INIT=16'h8000;
  LUT4 n760_s16 (
    .F(n760_21),
    .I0(reg_screen_mode[0]),
    .I1(w_screen_mode_3_3),
    .I2(reg_color_table_base[9]),
    .I3(n760_19) 
);
defparam n760_s16.INIT=16'h007F;
  LUT4 n760_s17 (
    .F(n760_23),
    .I0(reg_screen_mode[0]),
    .I1(w_screen_mode_3_3),
    .I2(w_pixel_pos_y_Z[6]),
    .I3(n862_34) 
);
defparam n760_s17.INIT=16'h7000;
  LUT4 n759_s20 (
    .F(n759_27),
    .I0(reg_screen_mode[0]),
    .I1(w_screen_mode_3_3),
    .I2(reg_color_table_base[10]),
    .I3(n759_20) 
);
defparam n759_s20.INIT=16'h007F;
  LUT4 n756_s21 (
    .F(n756_28),
    .I0(reg_screen_mode[0]),
    .I1(w_screen_mode_3_3),
    .I2(w_pixel_pos_y_Z[7]),
    .I3(n862_34) 
);
defparam n756_s21.INIT=16'h7000;
  LUT4 n560_s10 (
    .F(n560_17),
    .I0(reg_screen_mode[0]),
    .I1(w_screen_mode_3_3),
    .I2(n560_11),
    .I3(ff_phase[1]) 
);
defparam n560_s10.INIT=16'h0700;
  LUT3 n1500_s24 (
    .F(n1500_33),
    .I0(reg_backdrop_color[0]),
    .I1(reg_screen_mode[0]),
    .I2(w_screen_mode_3_3) 
);
defparam n1500_s24.INIT=8'h80;
  LUT3 n1499_s24 (
    .F(n1499_33),
    .I0(reg_backdrop_color[1]),
    .I1(reg_screen_mode[0]),
    .I2(w_screen_mode_3_3) 
);
defparam n1499_s24.INIT=8'h80;
  LUT3 n1498_s24 (
    .F(n1498_33),
    .I0(reg_backdrop_color[2]),
    .I1(reg_screen_mode[0]),
    .I2(w_screen_mode_3_3) 
);
defparam n1498_s24.INIT=8'h80;
  LUT3 n1497_s25 (
    .F(n1497_34),
    .I0(reg_backdrop_color[3]),
    .I1(reg_screen_mode[0]),
    .I2(w_screen_mode_3_3) 
);
defparam n1497_s25.INIT=8'h80;
  LUT3 n862_s29 (
    .F(n862_36),
    .I0(reg_screen_mode[0]),
    .I1(w_screen_mode_3_3),
    .I2(n862_34) 
);
defparam n862_s29.INIT=8'h70;
  LUT3 n2043_s5 (
    .F(n2043_9),
    .I0(reg_screen_mode[0]),
    .I1(w_screen_mode_3_3),
    .I2(n2043_7) 
);
defparam n2043_s5.INIT=8'h07;
  LUT4 n140_s5 (
    .F(n140_11),
    .I0(ff_phase[0]),
    .I1(ff_screen_h_in_active_15),
    .I2(ff_pos_x_5_15),
    .I3(ff_screen_h_in_active_10) 
);
defparam n140_s5.INIT=16'h5504;
  LUT4 n1497_s26 (
    .F(n1497_36),
    .I0(reg_backdrop_color[3]),
    .I1(reg_screen_mode[0]),
    .I2(w_screen_mode_3_3),
    .I3(n1497_31) 
);
defparam n1497_s26.INIT=16'h80FF;
  LUT4 n1498_s25 (
    .F(n1498_35),
    .I0(reg_backdrop_color[2]),
    .I1(reg_screen_mode[0]),
    .I2(w_screen_mode_3_3),
    .I3(n1498_31) 
);
defparam n1498_s25.INIT=16'h80FF;
  LUT4 n1499_s25 (
    .F(n1499_35),
    .I0(reg_backdrop_color[1]),
    .I1(reg_screen_mode[0]),
    .I2(w_screen_mode_3_3),
    .I3(n1499_31) 
);
defparam n1499_s25.INIT=16'h80FF;
  LUT4 n1500_s25 (
    .F(n1500_35),
    .I0(reg_backdrop_color[0]),
    .I1(reg_screen_mode[0]),
    .I2(w_screen_mode_3_3),
    .I3(n1500_31) 
);
defparam n1500_s25.INIT=16'h80FF;
  LUT4 n1827_s4 (
    .F(n1827_8),
    .I0(reg_screen_mode[0]),
    .I1(w_screen_mode_3_3),
    .I2(n2043_7),
    .I3(n1826_10) 
);
defparam n1827_s4.INIT=16'h00F8;
  LUT4 n758_s17 (
    .F(n758_23),
    .I0(n751_26),
    .I1(w_screen_mode_3_4),
    .I2(ff_next_vram2_3_13),
    .I3(n751_20) 
);
defparam n758_s17.INIT=16'h5455;
  LUT4 n751_s17 (
    .F(n751_24),
    .I0(ff_next_vram0_7_9),
    .I1(n566_31),
    .I2(ff_phase[0]),
    .I3(ff_phase[2]) 
);
defparam n751_s17.INIT=16'h5551;
  LUT4 n758_s18 (
    .F(n758_25),
    .I0(w_pixel_pos_y_Z[2]),
    .I1(n566_31),
    .I2(ff_phase[0]),
    .I3(ff_phase[2]) 
);
defparam n758_s18.INIT=16'h0008;
  LUT4 ff_next_vram0_7_s5 (
    .F(ff_next_vram0_7_11),
    .I0(n481_6),
    .I1(ff_phase[1]),
    .I2(ff_phase[0]),
    .I3(ff_phase[2]) 
);
defparam ff_next_vram0_7_s5.INIT=16'h0002;
  LUT4 n768_s15 (
    .F(n768_21),
    .I0(n3014_140),
    .I1(ff_phase[1]),
    .I2(ff_phase[0]),
    .I3(ff_phase[2]) 
);
defparam n768_s15.INIT=16'h0001;
  LUT4 n755_s13 (
    .F(n755_18),
    .I0(n566_31),
    .I1(ff_phase[1]),
    .I2(ff_phase[0]),
    .I3(ff_phase[2]) 
);
defparam n755_s13.INIT=16'h0001;
  LUT4 n752_s12 (
    .F(n752_17),
    .I0(n752_14),
    .I1(ff_phase[0]),
    .I2(ff_phase[2]),
    .I3(ff_phase[1]) 
);
defparam n752_s12.INIT=16'h0400;
  LUT4 n768_s16 (
    .F(n768_23),
    .I0(n768_16),
    .I1(ff_phase[0]),
    .I2(ff_phase[2]),
    .I3(ff_phase[1]) 
);
defparam n768_s16.INIT=16'h0400;
  LUT4 n751_s18 (
    .F(n751_26),
    .I0(w_screen_mode_3_4),
    .I1(ff_phase[0]),
    .I2(ff_phase[2]),
    .I3(ff_phase[1]) 
);
defparam n751_s18.INIT=16'h0800;
  LUT4 n1497_s27 (
    .F(n1497_38),
    .I0(n1509_12),
    .I1(w_next_0_6),
    .I2(reg_screen_mode[3]),
    .I3(reg_screen_mode[4]) 
);
defparam n1497_s27.INIT=16'h4000;
  LUT4 n1548_s5 (
    .F(n1548_9),
    .I0(ff_next_vram2_3_13),
    .I1(w_screen_v_active),
    .I2(ff_screen_h_in_active),
    .I3(ff_pos_x_5_15) 
);
defparam n1548_s5.INIT=16'h8000;
  DFFCE ff_phase_1_s0 (
    .Q(ff_phase[1]),
    .D(n139_7),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_phase_0_s0 (
    .Q(ff_phase[0]),
    .D(n140_11),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_valid_s0 (
    .Q(w_screen_mode_vram_valid),
    .D(n560_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_17_s0 (
    .Q(w_screen_mode_vram_address[17]),
    .D(n751_10),
    .CLK(clk85m),
    .CE(n156_2),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_16_s0 (
    .Q(w_screen_mode_vram_address[16]),
    .D(n752_10),
    .CLK(clk85m),
    .CE(n156_2),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_15_s0 (
    .Q(w_screen_mode_vram_address[15]),
    .D(n753_10),
    .CLK(clk85m),
    .CE(n156_2),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_14_s0 (
    .Q(w_screen_mode_vram_address[14]),
    .D(n754_10),
    .CLK(clk85m),
    .CE(n156_2),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_13_s0 (
    .Q(w_screen_mode_vram_address[13]),
    .D(n755_10),
    .CLK(clk85m),
    .CE(n156_2),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_12_s0 (
    .Q(w_screen_mode_vram_address[12]),
    .D(n756_10),
    .CLK(clk85m),
    .CE(n156_2),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_11_s0 (
    .Q(w_screen_mode_vram_address[11]),
    .D(n757_10),
    .CLK(clk85m),
    .CE(n156_2),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_10_s0 (
    .Q(w_screen_mode_vram_address[10]),
    .D(n758_10),
    .CLK(clk85m),
    .CE(n156_2),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_9_s0 (
    .Q(w_screen_mode_vram_address[9]),
    .D(n759_10),
    .CLK(clk85m),
    .CE(n156_2),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_8_s0 (
    .Q(w_screen_mode_vram_address[8]),
    .D(n760_10),
    .CLK(clk85m),
    .CE(n156_2),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_7_s0 (
    .Q(w_screen_mode_vram_address[7]),
    .D(n761_10),
    .CLK(clk85m),
    .CE(n156_2),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_6_s0 (
    .Q(w_screen_mode_vram_address[6]),
    .D(n762_10),
    .CLK(clk85m),
    .CE(n156_2),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_5_s0 (
    .Q(w_screen_mode_vram_address[5]),
    .D(n763_10),
    .CLK(clk85m),
    .CE(n156_2),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_4_s0 (
    .Q(w_screen_mode_vram_address[4]),
    .D(n764_10),
    .CLK(clk85m),
    .CE(n156_2),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_3_s0 (
    .Q(w_screen_mode_vram_address[3]),
    .D(n765_10),
    .CLK(clk85m),
    .CE(n156_2),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_2_s0 (
    .Q(w_screen_mode_vram_address[2]),
    .D(n766_10),
    .CLK(clk85m),
    .CE(n156_2),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_1_s0 (
    .Q(w_screen_mode_vram_address[1]),
    .D(n767_10),
    .CLK(clk85m),
    .CE(n156_2),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_0_s0 (
    .Q(w_screen_mode_vram_address[0]),
    .D(n768_10),
    .CLK(clk85m),
    .CE(n156_2),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram0_7_s0 (
    .Q(ff_next_vram0[7]),
    .D(n854_29),
    .CLK(clk85m),
    .CE(ff_next_vram0_7_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram0_6_s0 (
    .Q(ff_next_vram0[6]),
    .D(n855_29),
    .CLK(clk85m),
    .CE(ff_next_vram0_7_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram0_5_s0 (
    .Q(ff_next_vram0[5]),
    .D(n856_29),
    .CLK(clk85m),
    .CE(ff_next_vram0_7_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram0_4_s0 (
    .Q(ff_next_vram0[4]),
    .D(n857_29),
    .CLK(clk85m),
    .CE(ff_next_vram0_7_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram0_3_s0 (
    .Q(ff_next_vram0[3]),
    .D(n858_22),
    .CLK(clk85m),
    .CE(ff_next_vram0_7_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram0_2_s0 (
    .Q(ff_next_vram0[2]),
    .D(n859_22),
    .CLK(clk85m),
    .CE(ff_next_vram0_7_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram0_1_s0 (
    .Q(ff_next_vram0[1]),
    .D(n860_22),
    .CLK(clk85m),
    .CE(ff_next_vram0_7_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram0_0_s0 (
    .Q(ff_next_vram0[0]),
    .D(n861_22),
    .CLK(clk85m),
    .CE(ff_next_vram0_7_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram1_7_s0 (
    .Q(ff_next_vram1[7]),
    .D(n1148_14),
    .CLK(clk85m),
    .CE(ff_next_vram1_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram1_6_s0 (
    .Q(ff_next_vram1[6]),
    .D(n1149_14),
    .CLK(clk85m),
    .CE(ff_next_vram1_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram1_5_s0 (
    .Q(ff_next_vram1[5]),
    .D(n1150_14),
    .CLK(clk85m),
    .CE(ff_next_vram1_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram1_4_s0 (
    .Q(ff_next_vram1[4]),
    .D(n1151_14),
    .CLK(clk85m),
    .CE(ff_next_vram1_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram1_3_s0 (
    .Q(ff_next_vram1[3]),
    .D(n1152_20),
    .CLK(clk85m),
    .CE(ff_next_vram1_3_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram1_2_s0 (
    .Q(ff_next_vram1[2]),
    .D(n1153_17),
    .CLK(clk85m),
    .CE(ff_next_vram1_3_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram1_1_s0 (
    .Q(ff_next_vram1[1]),
    .D(n1154_17),
    .CLK(clk85m),
    .CE(ff_next_vram1_3_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram1_0_s0 (
    .Q(ff_next_vram1[0]),
    .D(n1155_17),
    .CLK(clk85m),
    .CE(ff_next_vram1_3_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram2_7_s0 (
    .Q(ff_next_vram2[7]),
    .D(n1124_17),
    .CLK(clk85m),
    .CE(ff_next_vram2_7_14),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram2_6_s0 (
    .Q(ff_next_vram2[6]),
    .D(n1125_16),
    .CLK(clk85m),
    .CE(ff_next_vram2_7_14),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram2_5_s0 (
    .Q(ff_next_vram2[5]),
    .D(n1126_16),
    .CLK(clk85m),
    .CE(ff_next_vram2_7_14),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram2_4_s0 (
    .Q(ff_next_vram2[4]),
    .D(n1127_16),
    .CLK(clk85m),
    .CE(ff_next_vram2_7_14),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram2_3_s0 (
    .Q(ff_next_vram2[3]),
    .D(n1128_18),
    .CLK(clk85m),
    .CE(ff_next_vram2_3_15),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram2_2_s0 (
    .Q(ff_next_vram2[2]),
    .D(n1129_18),
    .CLK(clk85m),
    .CE(ff_next_vram2_3_15),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram2_1_s0 (
    .Q(ff_next_vram2[1]),
    .D(n1130_18),
    .CLK(clk85m),
    .CE(ff_next_vram2_3_15),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram2_0_s0 (
    .Q(ff_next_vram2[0]),
    .D(n1131_18),
    .CLK(clk85m),
    .CE(ff_next_vram2_3_15),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram3_7_s0 (
    .Q(ff_next_vram3[7]),
    .D(n1132_17),
    .CLK(clk85m),
    .CE(ff_next_vram3_7_13),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram3_6_s0 (
    .Q(ff_next_vram3[6]),
    .D(n1133_17),
    .CLK(clk85m),
    .CE(ff_next_vram3_7_13),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram3_5_s0 (
    .Q(ff_next_vram3[5]),
    .D(n1134_17),
    .CLK(clk85m),
    .CE(ff_next_vram3_7_13),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram3_4_s0 (
    .Q(ff_next_vram3[4]),
    .D(n1135_17),
    .CLK(clk85m),
    .CE(ff_next_vram3_7_13),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram3_3_s0 (
    .Q(ff_next_vram3[3]),
    .D(n1136_18),
    .CLK(clk85m),
    .CE(ff_next_vram3_3_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram3_2_s0 (
    .Q(ff_next_vram3[2]),
    .D(n1137_17),
    .CLK(clk85m),
    .CE(ff_next_vram3_3_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram3_1_s0 (
    .Q(ff_next_vram3[1]),
    .D(n1138_17),
    .CLK(clk85m),
    .CE(ff_next_vram3_3_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram3_0_s0 (
    .Q(ff_next_vram3[0]),
    .D(n1139_17),
    .CLK(clk85m),
    .CE(ff_next_vram3_3_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram4_7_s0 (
    .Q(ff_next_vram4[7]),
    .D(n862_30),
    .CLK(clk85m),
    .CE(ff_next_vram4_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram4_6_s0 (
    .Q(ff_next_vram4[6]),
    .D(n863_29),
    .CLK(clk85m),
    .CE(ff_next_vram4_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram4_5_s0 (
    .Q(ff_next_vram4[5]),
    .D(n864_29),
    .CLK(clk85m),
    .CE(ff_next_vram4_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram4_4_s0 (
    .Q(ff_next_vram4[4]),
    .D(n865_29),
    .CLK(clk85m),
    .CE(ff_next_vram4_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram4_3_s0 (
    .Q(ff_next_vram4[3]),
    .D(n866_30),
    .CLK(clk85m),
    .CE(ff_next_vram4_3_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram4_2_s0 (
    .Q(ff_next_vram4[2]),
    .D(n867_30),
    .CLK(clk85m),
    .CE(ff_next_vram4_3_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram4_1_s0 (
    .Q(ff_next_vram4[1]),
    .D(n868_30),
    .CLK(clk85m),
    .CE(ff_next_vram4_3_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram4_0_s0 (
    .Q(ff_next_vram4[0]),
    .D(n869_30),
    .CLK(clk85m),
    .CE(ff_next_vram4_3_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram5_7_s0 (
    .Q(ff_next_vram5[7]),
    .D(n1140_13),
    .CLK(clk85m),
    .CE(ff_next_vram5_7_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram5_6_s0 (
    .Q(ff_next_vram5[6]),
    .D(n1141_13),
    .CLK(clk85m),
    .CE(ff_next_vram5_7_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram5_5_s0 (
    .Q(ff_next_vram5[5]),
    .D(n1142_13),
    .CLK(clk85m),
    .CE(ff_next_vram5_7_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram5_4_s0 (
    .Q(ff_next_vram5[4]),
    .D(n1143_13),
    .CLK(clk85m),
    .CE(ff_next_vram5_7_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram5_3_s0 (
    .Q(ff_next_vram5[3]),
    .D(n1144_13),
    .CLK(clk85m),
    .CE(ff_next_vram5_3_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram5_2_s0 (
    .Q(ff_next_vram5[2]),
    .D(n1145_13),
    .CLK(clk85m),
    .CE(ff_next_vram5_3_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram5_1_s0 (
    .Q(ff_next_vram5[1]),
    .D(n1146_13),
    .CLK(clk85m),
    .CE(ff_next_vram5_3_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram5_0_s0 (
    .Q(ff_next_vram5[0]),
    .D(n1147_13),
    .CLK(clk85m),
    .CE(ff_next_vram5_3_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram6_7_s0 (
    .Q(ff_next_vram6[7]),
    .D(n878_25),
    .CLK(clk85m),
    .CE(ff_next_vram6_7_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram6_6_s0 (
    .Q(ff_next_vram6[6]),
    .D(n879_25),
    .CLK(clk85m),
    .CE(ff_next_vram6_7_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram6_5_s0 (
    .Q(ff_next_vram6[5]),
    .D(n880_25),
    .CLK(clk85m),
    .CE(ff_next_vram6_7_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram6_4_s0 (
    .Q(ff_next_vram6[4]),
    .D(n881_25),
    .CLK(clk85m),
    .CE(ff_next_vram6_7_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram6_3_s0 (
    .Q(ff_next_vram6[3]),
    .D(n882_26),
    .CLK(clk85m),
    .CE(ff_next_vram6_3_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram6_2_s0 (
    .Q(ff_next_vram6[2]),
    .D(n883_24),
    .CLK(clk85m),
    .CE(ff_next_vram6_3_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram6_1_s0 (
    .Q(ff_next_vram6[1]),
    .D(n884_24),
    .CLK(clk85m),
    .CE(ff_next_vram6_3_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram6_0_s0 (
    .Q(ff_next_vram6[0]),
    .D(n885_24),
    .CLK(clk85m),
    .CE(ff_next_vram6_3_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram7_7_s0 (
    .Q(ff_next_vram7[7]),
    .D(n1156_14),
    .CLK(clk85m),
    .CE(ff_next_vram7_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram7_6_s0 (
    .Q(ff_next_vram7[6]),
    .D(n1157_14),
    .CLK(clk85m),
    .CE(ff_next_vram7_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram7_5_s0 (
    .Q(ff_next_vram7[5]),
    .D(n1158_14),
    .CLK(clk85m),
    .CE(ff_next_vram7_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram7_4_s0 (
    .Q(ff_next_vram7[4]),
    .D(n1159_14),
    .CLK(clk85m),
    .CE(ff_next_vram7_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram7_3_s0 (
    .Q(ff_next_vram7[3]),
    .D(w_screen_mode_vram_rdata[27]),
    .CLK(clk85m),
    .CE(ff_next_vram7_3_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram7_2_s0 (
    .Q(ff_next_vram7[2]),
    .D(w_screen_mode_vram_rdata[26]),
    .CLK(clk85m),
    .CE(ff_next_vram7_3_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram7_1_s0 (
    .Q(ff_next_vram7[1]),
    .D(w_screen_mode_vram_rdata[25]),
    .CLK(clk85m),
    .CE(ff_next_vram7_3_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram7_0_s0 (
    .Q(ff_next_vram7[0]),
    .D(w_screen_mode_vram_rdata[24]),
    .CLK(clk85m),
    .CE(ff_next_vram7_3_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_7_s0 (
    .Q(ff_pattern0[7]),
    .D(n1505_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_6_s0 (
    .Q(ff_pattern0[6]),
    .D(n1506_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_5_s0 (
    .Q(ff_pattern0[5]),
    .D(n1507_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_4_s0 (
    .Q(ff_pattern0[4]),
    .D(n1508_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_3_s0 (
    .Q(ff_pattern0[3]),
    .D(n1509_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_2_s0 (
    .Q(ff_pattern0[2]),
    .D(n1510_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_1_s0 (
    .Q(ff_pattern0[1]),
    .D(n1511_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_0_s0 (
    .Q(ff_pattern0[0]),
    .D(n1512_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_7_s0 (
    .Q(ff_pattern1[7]),
    .D(n1513_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_6_s0 (
    .Q(ff_pattern1[6]),
    .D(n1514_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_5_s0 (
    .Q(ff_pattern1[5]),
    .D(n1515_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_4_s0 (
    .Q(ff_pattern1[4]),
    .D(n1516_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_3_s0 (
    .Q(ff_pattern1[3]),
    .D(n1517_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_2_s0 (
    .Q(ff_pattern1[2]),
    .D(n1518_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_1_s0 (
    .Q(ff_pattern1[1]),
    .D(n1519_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_0_s0 (
    .Q(ff_pattern1[0]),
    .D(n1520_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_7_s0 (
    .Q(ff_pattern2[7]),
    .D(n1521_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_6_s0 (
    .Q(ff_pattern2[6]),
    .D(n1522_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_5_s0 (
    .Q(ff_pattern2[5]),
    .D(n1523_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_4_s0 (
    .Q(ff_pattern2[4]),
    .D(n1524_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_3_s0 (
    .Q(ff_pattern2[3]),
    .D(n1525_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_2_s0 (
    .Q(ff_pattern2[2]),
    .D(n1526_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_1_s0 (
    .Q(ff_pattern2[1]),
    .D(n1527_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_0_s0 (
    .Q(ff_pattern2[0]),
    .D(n1528_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_7_s0 (
    .Q(ff_pattern3[7]),
    .D(n1529_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_6_s0 (
    .Q(ff_pattern3[6]),
    .D(n1530_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_5_s0 (
    .Q(ff_pattern3[5]),
    .D(n1531_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_4_s0 (
    .Q(ff_pattern3[4]),
    .D(n1532_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_3_s0 (
    .Q(ff_pattern3[3]),
    .D(n1533_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_2_s0 (
    .Q(ff_pattern3[2]),
    .D(n1534_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_1_s0 (
    .Q(ff_pattern3[1]),
    .D(n1535_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_0_s0 (
    .Q(ff_pattern3[0]),
    .D(n1536_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_7_s0 (
    .Q(ff_pattern4[7]),
    .D(n1537_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_6_s0 (
    .Q(ff_pattern4[6]),
    .D(n1538_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_5_s0 (
    .Q(ff_pattern4[5]),
    .D(n1539_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_4_s0 (
    .Q(ff_pattern4[4]),
    .D(n1540_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_3_s0 (
    .Q(ff_pattern4[3]),
    .D(n1541_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_2_s0 (
    .Q(ff_pattern4[2]),
    .D(n1542_11),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_1_s0 (
    .Q(ff_pattern4[1]),
    .D(n1543_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_0_s0 (
    .Q(ff_pattern4[0]),
    .D(n1544_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_7_s0 (
    .Q(ff_pattern5[7]),
    .D(n1545_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_6_s0 (
    .Q(ff_pattern5[6]),
    .D(n1546_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_5_s0 (
    .Q(ff_pattern5[5]),
    .D(n1547_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_4_s0 (
    .Q(ff_pattern5[4]),
    .D(n1548_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_3_s0 (
    .Q(ff_pattern5[3]),
    .D(n1549_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_2_s0 (
    .Q(ff_pattern5[2]),
    .D(n1550_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_1_s0 (
    .Q(ff_pattern5[1]),
    .D(n1551_11),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_0_s0 (
    .Q(ff_pattern5[0]),
    .D(n1552_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_7_s0 (
    .Q(ff_pattern6[7]),
    .D(n1553_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_6_s0 (
    .Q(ff_pattern6[6]),
    .D(n1554_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_5_s0 (
    .Q(ff_pattern6[5]),
    .D(n1555_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_4_s0 (
    .Q(ff_pattern6[4]),
    .D(n1556_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_3_s0 (
    .Q(ff_pattern6[3]),
    .D(n1557_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_2_s0 (
    .Q(ff_pattern6[2]),
    .D(n1558_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_1_s0 (
    .Q(ff_pattern6[1]),
    .D(n1559_9),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_0_s0 (
    .Q(ff_pattern6[0]),
    .D(n1560_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_7_s0 (
    .Q(ff_pattern7[7]),
    .D(n1497_36),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_6_s0 (
    .Q(ff_pattern7[6]),
    .D(n1498_35),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_5_s0 (
    .Q(ff_pattern7[5]),
    .D(n1499_35),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_4_s0 (
    .Q(ff_pattern7[4]),
    .D(n1500_35),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_3_s0 (
    .Q(ff_pattern7[3]),
    .D(n1501_23),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_2_s0 (
    .Q(ff_pattern7[2]),
    .D(n1502_23),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_1_s0 (
    .Q(ff_pattern7[1]),
    .D(n1503_23),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_0_s0 (
    .Q(ff_pattern7[0]),
    .D(n1504_23),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFE ff_display_color_en_s0 (
    .Q(w_screen_mode_display_color_en),
    .D(n1778_3),
    .CLK(clk85m),
    .CE(n1779_2) 
);
  DFFCE ff_phase_2_s0 (
    .Q(ff_phase[2]),
    .D(n138_7),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pos_x_5_s1 (
    .Q(ff_pos_x[5]),
    .D(n179_7),
    .CLK(clk85m),
    .CE(ff_pos_x_5_8),
    .CLEAR(n36_6) 
);
defparam ff_pos_x_5_s1.INIT=1'b0;
  DFFCE ff_pos_x_4_s1 (
    .Q(ff_pos_x[4]),
    .D(n180_7),
    .CLK(clk85m),
    .CE(ff_pos_x_5_8),
    .CLEAR(n36_6) 
);
defparam ff_pos_x_4_s1.INIT=1'b0;
  DFFCE ff_pos_x_3_s1 (
    .Q(ff_pos_x[3]),
    .D(n181_7),
    .CLK(clk85m),
    .CE(ff_pos_x_5_8),
    .CLEAR(n36_6) 
);
defparam ff_pos_x_3_s1.INIT=1'b0;
  DFFCE ff_pos_x_2_s1 (
    .Q(ff_pos_x[2]),
    .D(n182_7),
    .CLK(clk85m),
    .CE(ff_pos_x_5_8),
    .CLEAR(n36_6) 
);
defparam ff_pos_x_2_s1.INIT=1'b0;
  DFFCE ff_pos_x_1_s1 (
    .Q(ff_pos_x[1]),
    .D(n183_7),
    .CLK(clk85m),
    .CE(ff_pos_x_5_8),
    .CLEAR(n36_6) 
);
defparam ff_pos_x_1_s1.INIT=1'b0;
  DFFCE ff_pos_x_0_s1 (
    .Q(ff_pos_x[0]),
    .D(n184_7),
    .CLK(clk85m),
    .CE(ff_pos_x_5_8),
    .CLEAR(n36_6) 
);
defparam ff_pos_x_0_s1.INIT=1'b0;
  DFFCE ff_screen_h_in_active_s1 (
    .Q(ff_screen_h_in_active),
    .D(n258_9),
    .CLK(clk85m),
    .CE(ff_screen_h_in_active_9),
    .CLEAR(n36_6) 
);
defparam ff_screen_h_in_active_s1.INIT=1'b0;
  DFFE ff_display_color_7_s1 (
    .Q(w_screen_mode_display_color[7]),
    .D(n1823_7),
    .CLK(clk85m),
    .CE(n1779_2) 
);
defparam ff_display_color_7_s1.INIT=1'b0;
  DFFE ff_display_color_6_s1 (
    .Q(w_screen_mode_display_color[6]),
    .D(n1824_7),
    .CLK(clk85m),
    .CE(n1779_2) 
);
defparam ff_display_color_6_s1.INIT=1'b0;
  DFFE ff_display_color_5_s1 (
    .Q(w_screen_mode_display_color[5]),
    .D(n1825_7),
    .CLK(clk85m),
    .CE(n1779_2) 
);
defparam ff_display_color_5_s1.INIT=1'b0;
  DFFE ff_display_color_4_s1 (
    .Q(w_screen_mode_display_color[4]),
    .D(n1826_7),
    .CLK(clk85m),
    .CE(n1779_2) 
);
defparam ff_display_color_4_s1.INIT=1'b0;
  DFFE ff_display_color_3_s1 (
    .Q(w_screen_mode_display_color[3]),
    .D(n1827_5),
    .CLK(clk85m),
    .CE(n1779_2) 
);
defparam ff_display_color_3_s1.INIT=1'b0;
  DFFE ff_display_color_2_s1 (
    .Q(w_screen_mode_display_color[2]),
    .D(n1828_4),
    .CLK(clk85m),
    .CE(n1779_2) 
);
defparam ff_display_color_2_s1.INIT=1'b0;
  DFFE ff_display_color_1_s1 (
    .Q(w_screen_mode_display_color[1]),
    .D(n1829_4),
    .CLK(clk85m),
    .CE(n1779_2) 
);
defparam ff_display_color_1_s1.INIT=1'b0;
  DFFE ff_display_color_0_s1 (
    .Q(w_screen_mode_display_color[0]),
    .D(n1830_4),
    .CLK(clk85m),
    .CE(n1779_2) 
);
defparam ff_display_color_0_s1.INIT=1'b0;
  ALU w_pattern_name_t12_pre_3_s (
    .SUM(w_pattern_name_t12_pre[3]),
    .COUT(w_pattern_name_t12_pre_3_2),
    .I0(w_screen_pos_y_Z[3]),
    .I1(ff_pos_x[3]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_pattern_name_t12_pre_3_s.ALU_MODE=0;
  ALU w_pattern_name_t12_pre_4_s (
    .SUM(w_pattern_name_t12_pre[4]),
    .COUT(w_pattern_name_t12_pre_4_2),
    .I0(w_screen_pos_y_Z[4]),
    .I1(ff_pos_x[4]),
    .I3(GND),
    .CIN(w_pattern_name_t12_pre_3_2) 
);
defparam w_pattern_name_t12_pre_4_s.ALU_MODE=0;
  ALU w_pattern_name_t12_pre_5_s (
    .SUM(w_pattern_name_t12_pre[5]),
    .COUT(w_pattern_name_t12_pre_5_2),
    .I0(n322_2),
    .I1(ff_pos_x[5]),
    .I3(GND),
    .CIN(w_pattern_name_t12_pre_4_2) 
);
defparam w_pattern_name_t12_pre_5_s.ALU_MODE=0;
  ALU w_pattern_name_t12_pre_6_s (
    .SUM(w_pattern_name_t12_pre[6]),
    .COUT(w_pattern_name_t12_pre_6_2),
    .I0(n321_2),
    .I1(GND),
    .I3(GND),
    .CIN(w_pattern_name_t12_pre_5_2) 
);
defparam w_pattern_name_t12_pre_6_s.ALU_MODE=0;
  ALU w_pattern_name_t12_pre_7_s (
    .SUM(w_pattern_name_t12_pre[7]),
    .COUT(w_pattern_name_t12_pre_7_2),
    .I0(n320_2),
    .I1(GND),
    .I3(GND),
    .CIN(w_pattern_name_t12_pre_6_2) 
);
defparam w_pattern_name_t12_pre_7_s.ALU_MODE=0;
  ALU w_pattern_name_t12_pre_8_s (
    .SUM(w_pattern_name_t12_pre[8]),
    .COUT(w_pattern_name_t12_pre_8_2),
    .I0(n319_2),
    .I1(GND),
    .I3(GND),
    .CIN(w_pattern_name_t12_pre_7_2) 
);
defparam w_pattern_name_t12_pre_8_s.ALU_MODE=0;
  ALU w_pattern_name_t12_pre_9_s (
    .SUM(w_pattern_name_t12_pre[9]),
    .COUT(w_pattern_name_t12_pre_9_2),
    .I0(n318_2),
    .I1(GND),
    .I3(GND),
    .CIN(w_pattern_name_t12_pre_8_2) 
);
defparam w_pattern_name_t12_pre_9_s.ALU_MODE=0;
  ALU w_pattern_name_t12_pre_10_s (
    .SUM(w_pattern_name_t12_pre[10]),
    .COUT(w_pattern_name_t12_pre_10_0_COUT),
    .I0(n317_6),
    .I1(GND),
    .I3(GND),
    .CIN(w_pattern_name_t12_pre_9_2) 
);
defparam w_pattern_name_t12_pre_10_s.ALU_MODE=0;
  ALU w_pixel_phase_x_0_s (
    .SUM(w_pixel_phase_x[0]),
    .COUT(w_pixel_phase_x_0_3),
    .I0(w_screen_pos_x_Z[4]),
    .I1(w_horizontal_offset_l[0]),
    .I3(GND),
    .CIN(VCC) 
);
defparam w_pixel_phase_x_0_s.ALU_MODE=1;
  ALU w_pixel_phase_x_1_s (
    .SUM(w_pixel_phase_x[1]),
    .COUT(w_pixel_phase_x_1_3),
    .I0(w_screen_pos_x_Z[5]),
    .I1(w_horizontal_offset_l[1]),
    .I3(GND),
    .CIN(w_pixel_phase_x_0_3) 
);
defparam w_pixel_phase_x_1_s.ALU_MODE=1;
  ALU w_scroll_pos_x_2_s (
    .SUM(w_scroll_pos_x[2]),
    .COUT(w_scroll_pos_x_2_3),
    .I0(w_screen_pos_x_Z[6]),
    .I1(w_horizontal_offset_l[2]),
    .I3(GND),
    .CIN(w_pixel_phase_x_1_3) 
);
defparam w_scroll_pos_x_2_s.ALU_MODE=1;
  ALU w_scroll_pos_x_3_s (
    .SUM(w_scroll_pos_x[3]),
    .COUT(w_scroll_pos_x_3_3),
    .I0(w_screen_pos_x_Z[7]),
    .I1(GND),
    .I3(GND),
    .CIN(w_scroll_pos_x_2_3) 
);
defparam w_scroll_pos_x_3_s.ALU_MODE=1;
  ALU w_scroll_pos_x_4_s (
    .SUM(w_scroll_pos_x[4]),
    .COUT(w_scroll_pos_x_4_3),
    .I0(w_screen_pos_x_Z[8]),
    .I1(GND),
    .I3(GND),
    .CIN(w_scroll_pos_x_3_3) 
);
defparam w_scroll_pos_x_4_s.ALU_MODE=1;
  ALU w_scroll_pos_x_5_s (
    .SUM(w_scroll_pos_x[5]),
    .COUT(w_scroll_pos_x_5_3),
    .I0(w_screen_pos_x_Z[9]),
    .I1(GND),
    .I3(GND),
    .CIN(w_scroll_pos_x_4_3) 
);
defparam w_scroll_pos_x_5_s.ALU_MODE=1;
  ALU w_scroll_pos_x_6_s (
    .SUM(w_scroll_pos_x[6]),
    .COUT(w_scroll_pos_x_6_3),
    .I0(w_screen_pos_x_Z[10]),
    .I1(GND),
    .I3(GND),
    .CIN(w_scroll_pos_x_5_3) 
);
defparam w_scroll_pos_x_6_s.ALU_MODE=1;
  ALU w_scroll_pos_x_7_s (
    .SUM(w_scroll_pos_x[7]),
    .COUT(w_scroll_pos_x_7_3),
    .I0(w_screen_pos_x_Z[11]),
    .I1(GND),
    .I3(GND),
    .CIN(w_scroll_pos_x_6_3) 
);
defparam w_scroll_pos_x_7_s.ALU_MODE=1;
  ALU w_scroll_pos_x_8_s (
    .SUM(w_scroll_pos_x[8]),
    .COUT(w_scroll_pos_x_8_3),
    .I0(w_screen_pos_x_Z[12]),
    .I1(GND),
    .I3(GND),
    .CIN(w_scroll_pos_x_7_3) 
);
defparam w_scroll_pos_x_8_s.ALU_MODE=1;
  ALU w_scroll_pos_x_9_s (
    .SUM(w_scroll_pos_x[9]),
    .COUT(w_scroll_pos_x_9_0_COUT),
    .I0(w_screen_pos_x_Z[13]),
    .I1(GND),
    .I3(GND),
    .CIN(w_scroll_pos_x_8_3) 
);
defparam w_scroll_pos_x_9_s.ALU_MODE=1;
  ALU n322_s (
    .SUM(n322_2),
    .COUT(n322_3),
    .I0(w_screen_pos_y_Z[3]),
    .I1(w_screen_pos_y_Z[5]),
    .I3(GND),
    .CIN(GND) 
);
defparam n322_s.ALU_MODE=0;
  ALU n321_s (
    .SUM(n321_2),
    .COUT(n321_3),
    .I0(w_screen_pos_y_Z[4]),
    .I1(w_screen_pos_y_Z[6]),
    .I3(GND),
    .CIN(n322_3) 
);
defparam n321_s.ALU_MODE=0;
  ALU n320_s (
    .SUM(n320_2),
    .COUT(n320_3),
    .I0(w_screen_pos_y_Z[5]),
    .I1(w_screen_pos_y_Z[7]),
    .I3(GND),
    .CIN(n321_3) 
);
defparam n320_s.ALU_MODE=0;
  ALU n319_s (
    .SUM(n319_2),
    .COUT(n319_3),
    .I0(w_screen_pos_y_Z[6]),
    .I1(GND),
    .I3(GND),
    .CIN(n320_3) 
);
defparam n319_s.ALU_MODE=0;
  ALU n318_s (
    .SUM(n318_2),
    .COUT(n317_6),
    .I0(w_screen_pos_y_Z[7]),
    .I1(GND),
    .I3(GND),
    .CIN(n319_3) 
);
defparam n318_s.ALU_MODE=0;
  ALU w_pos_x_0_s (
    .SUM(w_pos_x[0]),
    .COUT(w_pos_x_0_4),
    .I0(w_screen_pos_x_Z[4]),
    .I1(w_horizontal_offset_l[0]),
    .I3(GND),
    .CIN(VCC) 
);
defparam w_pos_x_0_s.ALU_MODE=1;
  ALU w_pos_x_1_s (
    .SUM(w_pos_x[1]),
    .COUT(w_pos_x_1_4),
    .I0(w_screen_pos_x_Z[5]),
    .I1(w_horizontal_offset_l[1]),
    .I3(GND),
    .CIN(w_pos_x_0_4) 
);
defparam w_pos_x_1_s.ALU_MODE=1;
  ALU w_pos_x_2_s (
    .SUM(w_pos_x[2]),
    .COUT(w_pos_x_2_4),
    .I0(w_screen_pos_x_Z[6]),
    .I1(w_horizontal_offset_l[2]),
    .I3(GND),
    .CIN(w_pos_x_1_4) 
);
defparam w_pos_x_2_s.ALU_MODE=1;
  ALU w_pos_x_3_s (
    .SUM(w_pos_x[3]),
    .COUT(w_pos_x_3_4),
    .I0(w_pixel_pos_x_Z[3]),
    .I1(GND),
    .I3(GND),
    .CIN(w_pos_x_2_4) 
);
defparam w_pos_x_3_s.ALU_MODE=1;
  ALU w_pos_x_4_s (
    .SUM(w_pos_x[4]),
    .COUT(w_pos_x_4_4),
    .I0(w_pixel_pos_x_Z[4]),
    .I1(GND),
    .I3(GND),
    .CIN(w_pos_x_3_4) 
);
defparam w_pos_x_4_s.ALU_MODE=1;
  ALU w_pos_x_5_s (
    .SUM(w_pos_x[5]),
    .COUT(w_pos_x_5_4),
    .I0(w_pixel_pos_x_Z[5]),
    .I1(GND),
    .I3(GND),
    .CIN(w_pos_x_4_4) 
);
defparam w_pos_x_5_s.ALU_MODE=1;
  ALU w_pos_x_6_s (
    .SUM(w_pos_x[6]),
    .COUT(w_pos_x_6_4),
    .I0(w_pixel_pos_x_Z[6]),
    .I1(GND),
    .I3(GND),
    .CIN(w_pos_x_5_4) 
);
defparam w_pos_x_6_s.ALU_MODE=1;
  ALU w_pos_x_7_s (
    .SUM(w_pos_x[7]),
    .COUT(w_pos_x_7_4),
    .I0(w_pixel_pos_x_Z[7]),
    .I1(GND),
    .I3(GND),
    .CIN(w_pos_x_6_4) 
);
defparam w_pos_x_7_s.ALU_MODE=1;
  ALU w_pos_x_8_s (
    .SUM(w_pos_x[8]),
    .COUT(w_pos_x_8_0_COUT),
    .I0(w_pixel_pos_x_Z[8]),
    .I1(GND),
    .I3(GND),
    .CIN(w_pos_x_7_4) 
);
defparam w_pos_x_8_s.ALU_MODE=1;
  MUX2_LUT5 n830_s5 (
    .O(n830_9),
    .I0(n830_6),
    .I1(n830_7),
    .S0(w_screen_mode_vram_address[1]) 
);
  MUX2_LUT5 n831_s5 (
    .O(n831_9),
    .I0(n831_6),
    .I1(n831_7),
    .S0(w_screen_mode_vram_address[1]) 
);
  MUX2_LUT5 n832_s5 (
    .O(n832_9),
    .I0(n832_6),
    .I1(n832_7),
    .S0(w_screen_mode_vram_address[1]) 
);
  MUX2_LUT5 n833_s5 (
    .O(n833_9),
    .I0(n833_6),
    .I1(n833_7),
    .S0(w_screen_mode_vram_address[1]) 
);
  MUX2_LUT5 n834_s5 (
    .O(n834_9),
    .I0(n834_6),
    .I1(n834_7),
    .S0(w_screen_mode_vram_address[1]) 
);
  MUX2_LUT5 n835_s5 (
    .O(n835_9),
    .I0(n835_6),
    .I1(n835_7),
    .S0(w_screen_mode_vram_address[1]) 
);
  MUX2_LUT5 n836_s5 (
    .O(n836_9),
    .I0(n836_6),
    .I1(n836_7),
    .S0(w_screen_mode_vram_address[1]) 
);
  MUX2_LUT5 n837_s5 (
    .O(n837_9),
    .I0(n837_6),
    .I1(n837_7),
    .S0(w_screen_mode_vram_address[1]) 
);
  MUX2_LUT5 n866_s26 (
    .O(n866_30),
    .I0(n866_28),
    .I1(n850_2),
    .S0(w_screen_mode[3]) 
);
  MUX2_LUT5 n867_s26 (
    .O(n867_30),
    .I0(n867_28),
    .I1(n851_2),
    .S0(w_screen_mode[3]) 
);
  MUX2_LUT5 n868_s26 (
    .O(n868_30),
    .I0(n868_28),
    .I1(n852_2),
    .S0(w_screen_mode[3]) 
);
  MUX2_LUT5 n869_s26 (
    .O(n869_30),
    .I0(n869_28),
    .I1(n853_2),
    .S0(w_screen_mode[3]) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_timing_control_screen_mode */
module vdp_sprite_select_visible_planes (
  clk85m,
  n36_6,
  w_screen_v_active,
  reg_display_on,
  reg_sprite_magify,
  n1267_4,
  reg_sprite_16x16,
  reg_sprite_disable,
  n870_16,
  ff_next_vram6_7_8,
  w_sprite_mode2,
  n156_2,
  n1778_6,
  w_sprite_vram_rdata_0,
  w_sprite_vram_rdata_1,
  w_sprite_vram_rdata_2,
  w_sprite_vram_rdata_3,
  w_sprite_vram_rdata_4,
  w_sprite_vram_rdata_5,
  w_sprite_vram_rdata_6,
  w_sprite_vram_rdata_7,
  w_sprite_vram_rdata_8,
  w_sprite_vram_rdata_9,
  w_sprite_vram_rdata_10,
  w_sprite_vram_rdata_11,
  w_sprite_vram_rdata_12,
  w_sprite_vram_rdata_13,
  w_sprite_vram_rdata_14,
  w_sprite_vram_rdata_15,
  w_sprite_vram_rdata_16,
  w_sprite_vram_rdata_17,
  w_sprite_vram_rdata_18,
  w_sprite_vram_rdata_19,
  w_sprite_vram_rdata_20,
  w_sprite_vram_rdata_21,
  w_sprite_vram_rdata_22,
  w_sprite_vram_rdata_23,
  w_sprite_vram_rdata_24,
  w_sprite_vram_rdata_25,
  w_sprite_vram_rdata_26,
  w_sprite_vram_rdata_27,
  w_sprite_vram_rdata_31,
  w_pixel_pos_y_Z,
  w_screen_pos_x_Z_0,
  w_screen_pos_x_Z_1,
  w_screen_pos_x_Z_2,
  w_screen_pos_x_Z_3,
  w_screen_pos_x_Z_4,
  w_screen_pos_x_Z_5,
  w_screen_pos_x_Z_6,
  w_screen_pos_x_Z_7,
  w_screen_pos_x_Z_12,
  w_screen_pos_x_Z_13,
  ff_vram_valid,
  w_selected_en,
  n481_6,
  w_selected_plane_num,
  w_selected_x,
  w_selected_pattern,
  w_selected_color_0,
  w_selected_color_1,
  w_selected_color_2,
  w_selected_color_3,
  w_selected_color_7,
  w_selected_count,
  w_selected_y
)
;
input clk85m;
input n36_6;
input w_screen_v_active;
input reg_display_on;
input reg_sprite_magify;
input n1267_4;
input reg_sprite_16x16;
input reg_sprite_disable;
input n870_16;
input ff_next_vram6_7_8;
input w_sprite_mode2;
input n156_2;
input n1778_6;
input w_sprite_vram_rdata_0;
input w_sprite_vram_rdata_1;
input w_sprite_vram_rdata_2;
input w_sprite_vram_rdata_3;
input w_sprite_vram_rdata_4;
input w_sprite_vram_rdata_5;
input w_sprite_vram_rdata_6;
input w_sprite_vram_rdata_7;
input w_sprite_vram_rdata_8;
input w_sprite_vram_rdata_9;
input w_sprite_vram_rdata_10;
input w_sprite_vram_rdata_11;
input w_sprite_vram_rdata_12;
input w_sprite_vram_rdata_13;
input w_sprite_vram_rdata_14;
input w_sprite_vram_rdata_15;
input w_sprite_vram_rdata_16;
input w_sprite_vram_rdata_17;
input w_sprite_vram_rdata_18;
input w_sprite_vram_rdata_19;
input w_sprite_vram_rdata_20;
input w_sprite_vram_rdata_21;
input w_sprite_vram_rdata_22;
input w_sprite_vram_rdata_23;
input w_sprite_vram_rdata_24;
input w_sprite_vram_rdata_25;
input w_sprite_vram_rdata_26;
input w_sprite_vram_rdata_27;
input w_sprite_vram_rdata_31;
input [7:0] w_pixel_pos_y_Z;
input w_screen_pos_x_Z_0;
input w_screen_pos_x_Z_1;
input w_screen_pos_x_Z_2;
input w_screen_pos_x_Z_3;
input w_screen_pos_x_Z_4;
input w_screen_pos_x_Z_5;
input w_screen_pos_x_Z_6;
input w_screen_pos_x_Z_7;
input w_screen_pos_x_Z_12;
input w_screen_pos_x_Z_13;
output ff_vram_valid;
output w_selected_en;
output n481_6;
output [4:0] w_selected_plane_num;
output [7:0] w_selected_x;
output [7:0] w_selected_pattern;
output w_selected_color_0;
output w_selected_color_1;
output w_selected_color_2;
output w_selected_color_3;
output w_selected_color_7;
output [3:0] w_selected_count;
output [3:0] w_selected_y;
wire n481_4;
wire ff_vram_valid_6;
wire ff_selected_count_3_6;
wire ff_select_finish_8;
wire ff_selected_en_6;
wire n362_7;
wire n360_7;
wire n165_7;
wire n164_7;
wire n136_6;
wire n129_7;
wire n128_7;
wire n127_7;
wire n126_7;
wire n125_7;
wire n358_7;
wire n481_5;
wire ff_selected_count_3_7;
wire ff_select_finish_9;
wire ff_selected_en_7;
wire n361_8;
wire n136_8;
wire n126_8;
wire ff_select_finish_10;
wire ff_selected_en_9;
wire ff_select_finish_11;
wire ff_selected_en_10;
wire ff_selected_en_12;
wire n479_6;
wire n361_10;
wire n479_8;
wire n136_10;
wire n368_11;
wire n363_9;
wire ff_select_finish;
wire w_offset_y_0_3;
wire w_offset_y_1_3;
wire w_offset_y_2_3;
wire w_offset_y_3_3;
wire w_offset_y_4_3;
wire w_offset_y_5_3;
wire w_offset_y_6_3;
wire n270_9;
wire [7:0] ff_y;
wire [7:0] w_offset_y;
wire VCC;
wire GND;
  LUT4 n481_s1 (
    .F(n481_4),
    .I0(w_screen_v_active),
    .I1(reg_display_on),
    .I2(n481_5),
    .I3(n481_6) 
);
defparam n481_s1.INIT=16'h8000;
  LUT3 w_selected_y_3_s0 (
    .F(w_selected_y[3]),
    .I0(w_offset_y[3]),
    .I1(w_offset_y[4]),
    .I2(reg_sprite_magify) 
);
defparam w_selected_y_3_s0.INIT=8'hCA;
  LUT3 w_selected_y_2_s0 (
    .F(w_selected_y[2]),
    .I0(w_offset_y[2]),
    .I1(w_offset_y[3]),
    .I2(reg_sprite_magify) 
);
defparam w_selected_y_2_s0.INIT=8'hCA;
  LUT3 w_selected_y_1_s0 (
    .F(w_selected_y[1]),
    .I0(w_offset_y[1]),
    .I1(w_offset_y[2]),
    .I2(reg_sprite_magify) 
);
defparam w_selected_y_1_s0.INIT=8'hCA;
  LUT3 w_selected_y_0_s0 (
    .F(w_selected_y[0]),
    .I0(w_offset_y[0]),
    .I1(w_offset_y[1]),
    .I2(reg_sprite_magify) 
);
defparam w_selected_y_0_s0.INIT=8'hCA;
  LUT3 ff_vram_valid_s2 (
    .F(ff_vram_valid_6),
    .I0(w_screen_pos_x_Z_13),
    .I1(w_screen_v_active),
    .I2(reg_display_on) 
);
defparam ff_vram_valid_s2.INIT=8'h40;
  LUT4 ff_selected_count_3_s3 (
    .F(ff_selected_count_3_6),
    .I0(ff_selected_count_3_7),
    .I1(n1267_4),
    .I2(w_selected_en),
    .I3(n358_7) 
);
defparam ff_selected_count_3_s3.INIT=16'h40FF;
  LUT4 ff_select_finish_s3 (
    .F(ff_select_finish_8),
    .I0(ff_selected_count_3_7),
    .I1(n1267_4),
    .I2(ff_select_finish_9),
    .I3(n358_7) 
);
defparam ff_select_finish_s3.INIT=16'h80FF;
  LUT4 ff_selected_en_s3 (
    .F(ff_selected_en_6),
    .I0(ff_selected_en_7),
    .I1(ff_selected_en_12),
    .I2(n1267_4),
    .I3(n358_7) 
);
defparam ff_selected_en_s3.INIT=16'hB0FF;
  LUT3 n362_s2 (
    .F(n362_7),
    .I0(w_selected_count[0]),
    .I1(w_selected_count[1]),
    .I2(n358_7) 
);
defparam n362_s2.INIT=8'h60;
  LUT4 n360_s2 (
    .F(n360_7),
    .I0(w_selected_count[2]),
    .I1(n361_8),
    .I2(w_selected_count[3]),
    .I3(n358_7) 
);
defparam n360_s2.INIT=16'h7800;
  LUT2 n165_s2 (
    .F(n165_7),
    .I0(reg_sprite_16x16),
    .I1(w_sprite_vram_rdata_16) 
);
defparam n165_s2.INIT=4'h4;
  LUT2 n164_s2 (
    .F(n164_7),
    .I0(reg_sprite_16x16),
    .I1(w_sprite_vram_rdata_17) 
);
defparam n164_s2.INIT=4'h4;
  LUT3 n136_s1 (
    .F(n136_6),
    .I0(n136_10),
    .I1(n136_8),
    .I2(n479_8) 
);
defparam n136_s1.INIT=8'hE0;
  LUT2 n129_s2 (
    .F(n129_7),
    .I0(w_selected_plane_num[0]),
    .I1(n136_10) 
);
defparam n129_s2.INIT=4'h1;
  LUT3 n128_s2 (
    .F(n128_7),
    .I0(n136_10),
    .I1(w_selected_plane_num[1]),
    .I2(w_selected_plane_num[0]) 
);
defparam n128_s2.INIT=8'h14;
  LUT4 n127_s2 (
    .F(n127_7),
    .I0(w_selected_plane_num[1]),
    .I1(w_selected_plane_num[0]),
    .I2(n136_10),
    .I3(w_selected_plane_num[2]) 
);
defparam n127_s2.INIT=16'h0708;
  LUT3 n126_s2 (
    .F(n126_7),
    .I0(n136_10),
    .I1(w_selected_plane_num[3]),
    .I2(n126_8) 
);
defparam n126_s2.INIT=8'h14;
  LUT4 n125_s2 (
    .F(n125_7),
    .I0(w_selected_plane_num[3]),
    .I1(n126_8),
    .I2(n136_10),
    .I3(w_selected_plane_num[4]) 
);
defparam n125_s2.INIT=16'h0708;
  LUT3 n358_s2 (
    .F(n358_7),
    .I0(reg_sprite_disable),
    .I1(n870_16),
    .I2(ff_next_vram6_7_8) 
);
defparam n358_s2.INIT=8'h10;
  LUT3 n481_s2 (
    .F(n481_5),
    .I0(w_screen_pos_x_Z_4),
    .I1(w_screen_pos_x_Z_5),
    .I2(w_screen_pos_x_Z_6) 
);
defparam n481_s2.INIT=8'h40;
  LUT4 n481_s3 (
    .F(n481_6),
    .I0(w_screen_pos_x_Z_0),
    .I1(w_screen_pos_x_Z_1),
    .I2(w_screen_pos_x_Z_2),
    .I3(w_screen_pos_x_Z_3) 
);
defparam n481_s3.INIT=16'h1000;
  LUT4 ff_selected_count_3_s4 (
    .F(ff_selected_count_3_7),
    .I0(w_screen_pos_x_Z_0),
    .I1(w_screen_pos_x_Z_2),
    .I2(w_screen_pos_x_Z_3),
    .I3(w_screen_pos_x_Z_1) 
);
defparam ff_selected_count_3_s4.INIT=16'h0100;
  LUT3 ff_select_finish_s4 (
    .F(ff_select_finish_9),
    .I0(ff_y[3]),
    .I1(w_sprite_mode2),
    .I2(ff_select_finish_10) 
);
defparam ff_select_finish_s4.INIT=8'h90;
  LUT4 ff_selected_en_s4 (
    .F(ff_selected_en_7),
    .I0(reg_sprite_16x16),
    .I1(n136_8),
    .I2(ff_selected_en_9),
    .I3(w_selected_y[3]) 
);
defparam ff_selected_en_s4.INIT=16'h80C0;
  LUT2 n361_s3 (
    .F(n361_8),
    .I0(w_selected_count[0]),
    .I1(w_selected_count[1]) 
);
defparam n361_s3.INIT=4'h8;
  LUT4 n136_s3 (
    .F(n136_8),
    .I0(w_sprite_mode2),
    .I1(w_selected_count[2]),
    .I2(ff_select_finish),
    .I3(w_selected_count[3]) 
);
defparam n136_s3.INIT=16'h000B;
  LUT3 n126_s3 (
    .F(n126_8),
    .I0(w_selected_plane_num[1]),
    .I1(w_selected_plane_num[0]),
    .I2(w_selected_plane_num[2]) 
);
defparam n126_s3.INIT=8'h80;
  LUT4 ff_select_finish_s5 (
    .F(ff_select_finish_10),
    .I0(ff_y[5]),
    .I1(ff_y[6]),
    .I2(ff_y[7]),
    .I3(ff_select_finish_11) 
);
defparam ff_select_finish_s5.INIT=16'h4000;
  LUT4 ff_selected_en_s6 (
    .F(ff_selected_en_9),
    .I0(reg_sprite_magify),
    .I1(reg_sprite_16x16),
    .I2(w_offset_y[4]),
    .I3(ff_selected_en_10) 
);
defparam ff_selected_en_s6.INIT=16'h8F00;
  LUT4 ff_select_finish_s6 (
    .F(ff_select_finish_11),
    .I0(ff_y[0]),
    .I1(ff_y[1]),
    .I2(ff_y[2]),
    .I3(ff_y[4]) 
);
defparam ff_select_finish_s6.INIT=16'h0100;
  LUT4 ff_selected_en_s7 (
    .F(ff_selected_en_10),
    .I0(w_offset_y[5]),
    .I1(w_offset_y[6]),
    .I2(w_offset_y[7]),
    .I3(n270_9) 
);
defparam ff_selected_en_s7.INIT=16'h0100;
  LUT4 ff_selected_en_s8 (
    .F(ff_selected_en_12),
    .I0(ff_y[3]),
    .I1(w_sprite_mode2),
    .I2(ff_select_finish_10),
    .I3(ff_selected_count_3_7) 
);
defparam ff_selected_en_s8.INIT=16'h6F00;
  LUT4 n479_s2 (
    .F(n479_6),
    .I0(w_screen_pos_x_Z_13),
    .I1(w_screen_v_active),
    .I2(reg_display_on),
    .I3(n479_8) 
);
defparam n479_s2.INIT=16'h4000;
  LUT4 n361_s4 (
    .F(n361_10),
    .I0(w_selected_count[2]),
    .I1(w_selected_count[0]),
    .I2(w_selected_count[1]),
    .I3(n358_7) 
);
defparam n361_s4.INIT=16'h6A00;
  LUT4 n479_s3 (
    .F(n479_8),
    .I0(n156_2),
    .I1(w_screen_pos_x_Z_4),
    .I2(w_screen_pos_x_Z_5),
    .I3(w_screen_pos_x_Z_6) 
);
defparam n479_s3.INIT=16'h2000;
  LUT4 n136_s4 (
    .F(n136_10),
    .I0(w_screen_pos_x_Z_7),
    .I1(n1778_6),
    .I2(w_screen_pos_x_Z_12),
    .I3(w_screen_pos_x_Z_13) 
);
defparam n136_s4.INIT=16'h0004;
  LUT4 n368_s5 (
    .F(n368_11),
    .I0(reg_sprite_disable),
    .I1(n870_16),
    .I2(ff_next_vram6_7_8),
    .I3(ff_selected_en_12) 
);
defparam n368_s5.INIT=16'h1000;
  LUT4 n363_s3 (
    .F(n363_9),
    .I0(w_selected_count[0]),
    .I1(reg_sprite_disable),
    .I2(n870_16),
    .I3(ff_next_vram6_7_8) 
);
defparam n363_s3.INIT=16'h0100;
  DFFCE ff_current_plane_num_3_s0 (
    .Q(w_selected_plane_num[3]),
    .D(n126_7),
    .CLK(clk85m),
    .CE(n479_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_current_plane_num_2_s0 (
    .Q(w_selected_plane_num[2]),
    .D(n127_7),
    .CLK(clk85m),
    .CE(n479_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_current_plane_num_1_s0 (
    .Q(w_selected_plane_num[1]),
    .D(n128_7),
    .CLK(clk85m),
    .CE(n479_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_current_plane_num_0_s0 (
    .Q(w_selected_plane_num[0]),
    .D(n129_7),
    .CLK(clk85m),
    .CE(n479_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_valid_s0 (
    .Q(ff_vram_valid),
    .D(n136_6),
    .CLK(clk85m),
    .CE(ff_vram_valid_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_y_7_s0 (
    .Q(ff_y[7]),
    .D(w_sprite_vram_rdata_7),
    .CLK(clk85m),
    .CE(n481_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_y_6_s0 (
    .Q(ff_y[6]),
    .D(w_sprite_vram_rdata_6),
    .CLK(clk85m),
    .CE(n481_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_y_5_s0 (
    .Q(ff_y[5]),
    .D(w_sprite_vram_rdata_5),
    .CLK(clk85m),
    .CE(n481_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_y_4_s0 (
    .Q(ff_y[4]),
    .D(w_sprite_vram_rdata_4),
    .CLK(clk85m),
    .CE(n481_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_y_3_s0 (
    .Q(ff_y[3]),
    .D(w_sprite_vram_rdata_3),
    .CLK(clk85m),
    .CE(n481_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_y_2_s0 (
    .Q(ff_y[2]),
    .D(w_sprite_vram_rdata_2),
    .CLK(clk85m),
    .CE(n481_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_y_1_s0 (
    .Q(ff_y[1]),
    .D(w_sprite_vram_rdata_1),
    .CLK(clk85m),
    .CE(n481_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_y_0_s0 (
    .Q(ff_y[0]),
    .D(w_sprite_vram_rdata_0),
    .CLK(clk85m),
    .CE(n481_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x_7_s0 (
    .Q(w_selected_x[7]),
    .D(w_sprite_vram_rdata_15),
    .CLK(clk85m),
    .CE(n481_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x_6_s0 (
    .Q(w_selected_x[6]),
    .D(w_sprite_vram_rdata_14),
    .CLK(clk85m),
    .CE(n481_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x_5_s0 (
    .Q(w_selected_x[5]),
    .D(w_sprite_vram_rdata_13),
    .CLK(clk85m),
    .CE(n481_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x_4_s0 (
    .Q(w_selected_x[4]),
    .D(w_sprite_vram_rdata_12),
    .CLK(clk85m),
    .CE(n481_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x_3_s0 (
    .Q(w_selected_x[3]),
    .D(w_sprite_vram_rdata_11),
    .CLK(clk85m),
    .CE(n481_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x_2_s0 (
    .Q(w_selected_x[2]),
    .D(w_sprite_vram_rdata_10),
    .CLK(clk85m),
    .CE(n481_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x_1_s0 (
    .Q(w_selected_x[1]),
    .D(w_sprite_vram_rdata_9),
    .CLK(clk85m),
    .CE(n481_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x_0_s0 (
    .Q(w_selected_x[0]),
    .D(w_sprite_vram_rdata_8),
    .CLK(clk85m),
    .CE(n481_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_7_s0 (
    .Q(w_selected_pattern[7]),
    .D(w_sprite_vram_rdata_23),
    .CLK(clk85m),
    .CE(n481_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_6_s0 (
    .Q(w_selected_pattern[6]),
    .D(w_sprite_vram_rdata_22),
    .CLK(clk85m),
    .CE(n481_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_5_s0 (
    .Q(w_selected_pattern[5]),
    .D(w_sprite_vram_rdata_21),
    .CLK(clk85m),
    .CE(n481_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_4_s0 (
    .Q(w_selected_pattern[4]),
    .D(w_sprite_vram_rdata_20),
    .CLK(clk85m),
    .CE(n481_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_3_s0 (
    .Q(w_selected_pattern[3]),
    .D(w_sprite_vram_rdata_19),
    .CLK(clk85m),
    .CE(n481_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_2_s0 (
    .Q(w_selected_pattern[2]),
    .D(w_sprite_vram_rdata_18),
    .CLK(clk85m),
    .CE(n481_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_1_s0 (
    .Q(w_selected_pattern[1]),
    .D(n164_7),
    .CLK(clk85m),
    .CE(n481_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_0_s0 (
    .Q(w_selected_pattern[0]),
    .D(n165_7),
    .CLK(clk85m),
    .CE(n481_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_7_s0 (
    .Q(w_selected_color_7),
    .D(w_sprite_vram_rdata_31),
    .CLK(clk85m),
    .CE(n481_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_3_s0 (
    .Q(w_selected_color_3),
    .D(w_sprite_vram_rdata_27),
    .CLK(clk85m),
    .CE(n481_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_2_s0 (
    .Q(w_selected_color_2),
    .D(w_sprite_vram_rdata_26),
    .CLK(clk85m),
    .CE(n481_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_1_s0 (
    .Q(w_selected_color_1),
    .D(w_sprite_vram_rdata_25),
    .CLK(clk85m),
    .CE(n481_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_0_s0 (
    .Q(w_selected_color_0),
    .D(w_sprite_vram_rdata_24),
    .CLK(clk85m),
    .CE(n481_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_current_plane_num_4_s0 (
    .Q(w_selected_plane_num[4]),
    .D(n125_7),
    .CLK(clk85m),
    .CE(n479_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_selected_count_3_s1 (
    .Q(w_selected_count[3]),
    .D(n360_7),
    .CLK(clk85m),
    .CE(ff_selected_count_3_6),
    .CLEAR(n36_6) 
);
defparam ff_selected_count_3_s1.INIT=1'b0;
  DFFCE ff_selected_count_2_s1 (
    .Q(w_selected_count[2]),
    .D(n361_10),
    .CLK(clk85m),
    .CE(ff_selected_count_3_6),
    .CLEAR(n36_6) 
);
defparam ff_selected_count_2_s1.INIT=1'b0;
  DFFCE ff_selected_count_1_s1 (
    .Q(w_selected_count[1]),
    .D(n362_7),
    .CLK(clk85m),
    .CE(ff_selected_count_3_6),
    .CLEAR(n36_6) 
);
defparam ff_selected_count_1_s1.INIT=1'b0;
  DFFCE ff_selected_count_0_s1 (
    .Q(w_selected_count[0]),
    .D(n363_9),
    .CLK(clk85m),
    .CE(ff_selected_count_3_6),
    .CLEAR(n36_6) 
);
defparam ff_selected_count_0_s1.INIT=1'b0;
  DFFCE ff_select_finish_s1 (
    .Q(ff_select_finish),
    .D(n358_7),
    .CLK(clk85m),
    .CE(ff_select_finish_8),
    .CLEAR(n36_6) 
);
defparam ff_select_finish_s1.INIT=1'b0;
  DFFCE ff_selected_en_s1 (
    .Q(w_selected_en),
    .D(n368_11),
    .CLK(clk85m),
    .CE(ff_selected_en_6),
    .CLEAR(n36_6) 
);
  ALU w_offset_y_0_s (
    .SUM(w_offset_y[0]),
    .COUT(w_offset_y_0_3),
    .I0(w_pixel_pos_y_Z[0]),
    .I1(ff_y[0]),
    .I3(GND),
    .CIN(VCC) 
);
defparam w_offset_y_0_s.ALU_MODE=1;
  ALU w_offset_y_1_s (
    .SUM(w_offset_y[1]),
    .COUT(w_offset_y_1_3),
    .I0(w_pixel_pos_y_Z[1]),
    .I1(ff_y[1]),
    .I3(GND),
    .CIN(w_offset_y_0_3) 
);
defparam w_offset_y_1_s.ALU_MODE=1;
  ALU w_offset_y_2_s (
    .SUM(w_offset_y[2]),
    .COUT(w_offset_y_2_3),
    .I0(w_pixel_pos_y_Z[2]),
    .I1(ff_y[2]),
    .I3(GND),
    .CIN(w_offset_y_1_3) 
);
defparam w_offset_y_2_s.ALU_MODE=1;
  ALU w_offset_y_3_s (
    .SUM(w_offset_y[3]),
    .COUT(w_offset_y_3_3),
    .I0(w_pixel_pos_y_Z[3]),
    .I1(ff_y[3]),
    .I3(GND),
    .CIN(w_offset_y_2_3) 
);
defparam w_offset_y_3_s.ALU_MODE=1;
  ALU w_offset_y_4_s (
    .SUM(w_offset_y[4]),
    .COUT(w_offset_y_4_3),
    .I0(w_pixel_pos_y_Z[4]),
    .I1(ff_y[4]),
    .I3(GND),
    .CIN(w_offset_y_3_3) 
);
defparam w_offset_y_4_s.ALU_MODE=1;
  ALU w_offset_y_5_s (
    .SUM(w_offset_y[5]),
    .COUT(w_offset_y_5_3),
    .I0(w_pixel_pos_y_Z[5]),
    .I1(ff_y[5]),
    .I3(GND),
    .CIN(w_offset_y_4_3) 
);
defparam w_offset_y_5_s.ALU_MODE=1;
  ALU w_offset_y_6_s (
    .SUM(w_offset_y[6]),
    .COUT(w_offset_y_6_3),
    .I0(w_pixel_pos_y_Z[6]),
    .I1(ff_y[6]),
    .I3(GND),
    .CIN(w_offset_y_5_3) 
);
defparam w_offset_y_6_s.ALU_MODE=1;
  ALU w_offset_y_7_s (
    .SUM(w_offset_y[7]),
    .COUT(n270_9),
    .I0(w_pixel_pos_y_Z[7]),
    .I1(ff_y[7]),
    .I3(GND),
    .CIN(w_offset_y_6_3) 
);
defparam w_offset_y_7_s.ALU_MODE=1;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_sprite_select_visible_planes */
module vdp_sprite_info_collect (
  clk85m,
  w_sprite_mode2,
  n36_6,
  ff_state_1_7,
  ff_reset_n2_1,
  w_selected_en,
  reg_display_on,
  n1778_4,
  w_screen_v_active,
  n1778_6,
  n156_2,
  reg_sprite_16x16,
  n215_8,
  w_selected_y,
  w_selected_x,
  w_selected_pattern,
  w_selected_color_0,
  w_selected_color_1,
  w_selected_color_2,
  w_selected_color_3,
  w_selected_color_7,
  w_selected_plane_num,
  w_screen_pos_x_Z,
  w_sprite_vram_rdata8,
  reg_sprite_attribute_table_base_7,
  reg_sprite_attribute_table_base_8,
  reg_sprite_attribute_table_base_10,
  reg_sprite_attribute_table_base_11,
  reg_sprite_attribute_table_base_12,
  reg_sprite_attribute_table_base_13,
  reg_sprite_attribute_table_base_14,
  reg_sprite_attribute_table_base_15,
  reg_sprite_attribute_table_base_16,
  reg_sprite_pattern_generator_table_base,
  w_selected_count,
  ff_active,
  w_ic_vram_valid,
  n870_16,
  n1333_18,
  n1267_4,
  n1333_21,
  w_plane_x,
  ff_state,
  w_makeup_plane,
  ff_vram_address,
  w_color_0,
  w_color_1,
  w_color_2,
  w_color_3,
  w_color_5,
  w_color_6,
  w_color_7,
  w_pattern
)
;
input clk85m;
input w_sprite_mode2;
input n36_6;
input ff_state_1_7;
input ff_reset_n2_1;
input w_selected_en;
input reg_display_on;
input n1778_4;
input w_screen_v_active;
input n1778_6;
input n156_2;
input reg_sprite_16x16;
input n215_8;
input [3:0] w_selected_y;
input [7:0] w_selected_x;
input [7:0] w_selected_pattern;
input w_selected_color_0;
input w_selected_color_1;
input w_selected_color_2;
input w_selected_color_3;
input w_selected_color_7;
input [4:0] w_selected_plane_num;
input [13:7] w_screen_pos_x_Z;
input [7:0] w_sprite_vram_rdata8;
input reg_sprite_attribute_table_base_7;
input reg_sprite_attribute_table_base_8;
input reg_sprite_attribute_table_base_10;
input reg_sprite_attribute_table_base_11;
input reg_sprite_attribute_table_base_12;
input reg_sprite_attribute_table_base_13;
input reg_sprite_attribute_table_base_14;
input reg_sprite_attribute_table_base_15;
input reg_sprite_attribute_table_base_16;
input [17:11] reg_sprite_pattern_generator_table_base;
input [3:0] w_selected_count;
output ff_active;
output w_ic_vram_valid;
output n870_16;
output n1333_18;
output n1267_4;
output n1333_21;
output [7:0] w_plane_x;
output [1:0] ff_state;
output [2:0] w_makeup_plane;
output [17:0] ff_vram_address;
output w_color_0;
output w_color_1;
output w_color_2;
output w_color_3;
output w_color_5;
output w_color_6;
output w_color_7;
output [7:0] w_pattern;
wire \ff_selected_ram[0]_ER_CL_59 ;
wire \ff_selected_ram[0]_ER_CL_60 ;
wire \ff_selected_ram[0]_ER_CL_61 ;
wire \ff_selected_ram[0]_ER_CL_62 ;
wire ff_active_8;
wire ff_current_plane_3_9;
wire \ff_selected_ram[0]_ER_CL_70 ;
wire \ff_selected_ram[0]_ER_CL_72 ;
wire \ff_selected_ram[0]_ER_CL_74 ;
wire \ff_selected_ram[0]_ER_CL_76 ;
wire \ff_selected_ram[0]_ER_CL_78 ;
wire \ff_selected_ram[0]_ER_CL_80 ;
wire \ff_selected_ram[0]_ER_CL_82 ;
wire \ff_selected_ram[0]_ER_CL_84 ;
wire \ff_selected_ram[0]_ER_init ;
wire \ff_selected_ram[0]_ER_init_1 ;
wire \ff_selected_ram[0]_ER_61 ;
wire \ff_selected_ram[0]_ER_63 ;
wire \ff_selected_ram[0]_ER_65 ;
wire \ff_selected_ram[0]_ER_67 ;
wire \ff_selected_ram[0]_ER_69 ;
wire \ff_selected_ram[0]_ER_71 ;
wire \ff_selected_ram[0]_ER_73 ;
wire \ff_selected_ram[0]_ER_75 ;
wire \ff_selected_ram[0]_ER_77 ;
wire \ff_selected_ram[0]_ER_79 ;
wire \ff_selected_ram[0]_ER_81 ;
wire \ff_selected_ram[0]_ER_83 ;
wire \ff_selected_ram[0]_ER_85 ;
wire \ff_selected_ram[0]_ER_87 ;
wire \ff_selected_ram[0]_ER_89 ;
wire \ff_selected_ram[0]_ER_91 ;
wire \ff_selected_ram[0]_ER_93 ;
wire \ff_selected_ram[0]_ER_95 ;
wire \ff_selected_ram[0]_ER_97 ;
wire \ff_selected_ram[0]_ER_99 ;
wire \ff_selected_ram[0]_ER_101 ;
wire \ff_selected_ram[0]_ER_103 ;
wire \ff_selected_ram[0]_ER_105 ;
wire \ff_selected_ram[0]_ER_107 ;
wire \ff_selected_ram[0]_ER_109 ;
wire \ff_selected_ram[0]_ER_111 ;
wire \ff_selected_ram[0]_ER_113 ;
wire \ff_selected_ram[0]_ER_115 ;
wire \ff_selected_ram[0]_ER_117 ;
wire \ff_selected_ram[0]_ER_119 ;
wire n1567_8;
wire n1562_7;
wire n1580_8;
wire n1579_8;
wire n1578_8;
wire n1574_8;
wire n1573_8;
wire n1572_8;
wire n1571_8;
wire n1570_8;
wire n1569_8;
wire n1568_8;
wire n1267_5;
wire ff_selected_q_31_7;
wire ff_current_plane_2_7;
wire ff_current_plane_2_8;
wire ff_active_9;
wire ff_active_10;
wire n1567_11;
wire ff_vram_valid_7;
wire n1512_9;
wire n1581_9;
wire n1580_9;
wire n1580_10;
wire n1577_9;
wire n1576_9;
wire n1267_6;
wire ff_active_12;
wire ff_active_13;
wire n1567_12;
wire ff_active_14;
wire ff_active_16;
wire ff_screen_h_active_11;
wire n1512_11;
wire n1267_8;
wire n1585_10;
wire ff_selected_q_31_9;
wire n1567_14;
wire n1575_10;
wire n1576_11;
wire n1577_11;
wire n1581_11;
wire n1582_10;
wire n1583_10;
wire n1584_10;
wire n1513_10;
wire n1514_11;
wire n1511_10;
wire ff_vram_valid_9;
wire ff_current_plane_2_10;
wire n1301_9;
wire n1302_11;
wire ff_sprite_mode2;
wire ff_screen_h_active;
wire \ff_selected_ram[0]_ER_CL_28 ;
wire \ff_selected_ram[0]_ER_CL_30 ;
wire \ff_selected_ram[0]_ER_CL_32 ;
wire \ff_selected_ram[0]_ER_CL_34 ;
wire \ff_selected_ram[0]_ER_CL_36 ;
wire \ff_selected_ram[0]_ER_CL_38 ;
wire \ff_selected_ram[0]_ER_CL_40 ;
wire \ff_selected_ram[0]_ER_CL_42 ;
wire \ff_selected_ram[0]_ER_init_2 ;
wire \ff_selected_ram[0]_ER ;
wire \ff_selected_ram[0]_ER_3 ;
wire \ff_selected_ram[0]_ER_4 ;
wire \ff_selected_ram[0]_ER_5 ;
wire \ff_selected_ram[0]_ER_6 ;
wire \ff_selected_ram[0]_ER_7 ;
wire \ff_selected_ram[0]_ER_8 ;
wire \ff_selected_ram[0]_ER_9 ;
wire \ff_selected_ram[0]_ER_10 ;
wire \ff_selected_ram[0]_ER_11 ;
wire \ff_selected_ram[0]_ER_12 ;
wire \ff_selected_ram[0]_ER_13 ;
wire \ff_selected_ram[0]_ER_14 ;
wire \ff_selected_ram[0]_ER_15 ;
wire \ff_selected_ram[0]_ER_16 ;
wire \ff_selected_ram[0]_ER_17 ;
wire \ff_selected_ram[0]_ER_18 ;
wire \ff_selected_ram[0]_ER_19 ;
wire \ff_selected_ram[0]_ER_20 ;
wire \ff_selected_ram[0]_ER_21 ;
wire \ff_selected_ram[0]_ER_22 ;
wire \ff_selected_ram[0]_ER_23 ;
wire \ff_selected_ram[0]_ER_24 ;
wire \ff_selected_ram[0]_ER_25 ;
wire \ff_selected_ram[0]_ER_26 ;
wire \ff_selected_ram[0]_ER_27 ;
wire \ff_selected_ram[0]_ER_28 ;
wire \ff_selected_ram[0]_ER_29 ;
wire \ff_selected_ram[0]_ER_30 ;
wire \ff_selected_ram[0]_ER_31 ;
wire \ff_selected_ram[0]_ER_init_32 ;
wire \ff_selected_ram[0]_ER_CL_64 ;
wire \ff_selected_ram[0]_ER_CL_66 ;
wire \ff_selected_ram[0]_ER_init_33 ;
wire [31:0] ff_selected_q;
wire [3:3] ff_current_plane;
wire [3:2] DO;
wire VCC;
wire GND;
  LUT3 \ff_selected_ram[0]_ER_CL_s75  (
    .F(\ff_selected_ram[0]_ER_CL_59 ),
    .I0(\ff_selected_ram[0]_ER_CL_28 ),
    .I1(\ff_selected_ram[0]_ER_CL_30 ),
    .I2(w_makeup_plane[0]) 
);
defparam \ff_selected_ram[0]_ER_CL_s75 .INIT=8'hCA;
  LUT3 \ff_selected_ram[0]_ER_CL_s76  (
    .F(\ff_selected_ram[0]_ER_CL_60 ),
    .I0(\ff_selected_ram[0]_ER_CL_32 ),
    .I1(\ff_selected_ram[0]_ER_CL_34 ),
    .I2(w_makeup_plane[0]) 
);
defparam \ff_selected_ram[0]_ER_CL_s76 .INIT=8'hCA;
  LUT3 \ff_selected_ram[0]_ER_CL_s77  (
    .F(\ff_selected_ram[0]_ER_CL_61 ),
    .I0(\ff_selected_ram[0]_ER_CL_36 ),
    .I1(\ff_selected_ram[0]_ER_CL_38 ),
    .I2(w_makeup_plane[0]) 
);
defparam \ff_selected_ram[0]_ER_CL_s77 .INIT=8'hCA;
  LUT3 \ff_selected_ram[0]_ER_CL_s78  (
    .F(\ff_selected_ram[0]_ER_CL_62 ),
    .I0(\ff_selected_ram[0]_ER_CL_40 ),
    .I1(\ff_selected_ram[0]_ER_CL_42 ),
    .I2(w_makeup_plane[0]) 
);
defparam \ff_selected_ram[0]_ER_CL_s78 .INIT=8'hCA;
  LUT4 n1333_s14 (
    .F(n870_16),
    .I0(w_screen_pos_x_Z[12]),
    .I1(w_screen_pos_x_Z[13]),
    .I2(n1333_18),
    .I3(n1333_21) 
);
defparam n1333_s14.INIT=16'h8000;
  LUT3 w_color_7_s (
    .F(w_color_7),
    .I0(ff_selected_q[31]),
    .I1(w_sprite_vram_rdata8[7]),
    .I2(ff_sprite_mode2) 
);
defparam w_color_7_s.INIT=8'hCA;
  LUT3 w_color_3_s (
    .F(w_color_3),
    .I0(ff_selected_q[23]),
    .I1(w_sprite_vram_rdata8[3]),
    .I2(ff_sprite_mode2) 
);
defparam w_color_3_s.INIT=8'hCA;
  LUT3 w_color_2_s (
    .F(w_color_2),
    .I0(ff_selected_q[22]),
    .I1(w_sprite_vram_rdata8[2]),
    .I2(ff_sprite_mode2) 
);
defparam w_color_2_s.INIT=8'hCA;
  LUT3 w_color_1_s (
    .F(w_color_1),
    .I0(ff_selected_q[21]),
    .I1(w_sprite_vram_rdata8[1]),
    .I2(ff_sprite_mode2) 
);
defparam w_color_1_s.INIT=8'hCA;
  LUT3 w_color_0_s (
    .F(w_color_0),
    .I0(ff_selected_q[20]),
    .I1(w_sprite_vram_rdata8[0]),
    .I2(ff_sprite_mode2) 
);
defparam w_color_0_s.INIT=8'hCA;
  LUT4 ff_active_s3 (
    .F(ff_active_8),
    .I0(n870_16),
    .I1(ff_active_9),
    .I2(ff_active_10),
    .I3(ff_active_16) 
);
defparam ff_active_s3.INIT=16'hFF40;
  LUT4 ff_current_plane_3_s4 (
    .F(ff_current_plane_3_9),
    .I0(ff_current_plane[3]),
    .I1(w_selected_en),
    .I2(reg_display_on),
    .I3(ff_selected_q_31_7) 
);
defparam ff_current_plane_3_s4.INIT=16'h4000;
  LUT4 \ff_selected_ram[0]_ER_CL_s65  (
    .F(\ff_selected_ram[0]_ER_CL_70 ),
    .I0(w_makeup_plane[1]),
    .I1(w_makeup_plane[0]),
    .I2(w_makeup_plane[2]),
    .I3(ff_current_plane_3_9) 
);
defparam \ff_selected_ram[0]_ER_CL_s65 .INIT=16'h0100;
  LUT4 \ff_selected_ram[0]_ER_CL_s66  (
    .F(\ff_selected_ram[0]_ER_CL_72 ),
    .I0(w_makeup_plane[1]),
    .I1(w_makeup_plane[2]),
    .I2(w_makeup_plane[0]),
    .I3(ff_current_plane_3_9) 
);
defparam \ff_selected_ram[0]_ER_CL_s66 .INIT=16'h1000;
  LUT4 \ff_selected_ram[0]_ER_CL_s67  (
    .F(\ff_selected_ram[0]_ER_CL_74 ),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[2]),
    .I2(w_makeup_plane[1]),
    .I3(ff_current_plane_3_9) 
);
defparam \ff_selected_ram[0]_ER_CL_s67 .INIT=16'h1000;
  LUT4 \ff_selected_ram[0]_ER_CL_s68  (
    .F(\ff_selected_ram[0]_ER_CL_76 ),
    .I0(w_makeup_plane[2]),
    .I1(w_makeup_plane[0]),
    .I2(w_makeup_plane[1]),
    .I3(ff_current_plane_3_9) 
);
defparam \ff_selected_ram[0]_ER_CL_s68 .INIT=16'h4000;
  LUT4 \ff_selected_ram[0]_ER_CL_s69  (
    .F(\ff_selected_ram[0]_ER_CL_78 ),
    .I0(w_makeup_plane[1]),
    .I1(w_makeup_plane[0]),
    .I2(w_makeup_plane[2]),
    .I3(ff_current_plane_3_9) 
);
defparam \ff_selected_ram[0]_ER_CL_s69 .INIT=16'h1000;
  LUT4 \ff_selected_ram[0]_ER_CL_s70  (
    .F(\ff_selected_ram[0]_ER_CL_80 ),
    .I0(w_makeup_plane[1]),
    .I1(w_makeup_plane[0]),
    .I2(w_makeup_plane[2]),
    .I3(ff_current_plane_3_9) 
);
defparam \ff_selected_ram[0]_ER_CL_s70 .INIT=16'h4000;
  LUT4 \ff_selected_ram[0]_ER_CL_s71  (
    .F(\ff_selected_ram[0]_ER_CL_82 ),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(ff_current_plane_3_9) 
);
defparam \ff_selected_ram[0]_ER_CL_s71 .INIT=16'h4000;
  LUT4 \ff_selected_ram[0]_ER_CL_s72  (
    .F(\ff_selected_ram[0]_ER_CL_84 ),
    .I0(w_makeup_plane[1]),
    .I1(w_makeup_plane[0]),
    .I2(w_makeup_plane[2]),
    .I3(ff_current_plane_3_9) 
);
defparam \ff_selected_ram[0]_ER_CL_s72 .INIT=16'h8000;
  LUT2 \ff_selected_ram[0]_ER_init_s9  (
    .F(\ff_selected_ram[0]_ER_init ),
    .I0(\ff_selected_ram[0]_ER_init_2 ),
    .I1(\ff_selected_ram[0]_ER_init_32 ) 
);
defparam \ff_selected_ram[0]_ER_init_s9 .INIT=4'hE;
  LUT3 \ff_selected_ram[0]_ER_init_s10  (
    .F(\ff_selected_ram[0]_ER_init_1 ),
    .I0(\ff_selected_ram[0]_ER_init_33 ),
    .I1(VCC),
    .I2(\ff_selected_ram[0]_ER_init ) 
);
defparam \ff_selected_ram[0]_ER_init_s10 .INIT=8'hAC;
  LUT2 \ff_selected_ram[0]_ER_s59  (
    .F(\ff_selected_ram[0]_ER_61 ),
    .I0(\ff_selected_ram[0]_ER_init_1 ),
    .I1(\ff_selected_ram[0]_ER_5 ) 
);
defparam \ff_selected_ram[0]_ER_s59 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s60  (
    .F(\ff_selected_ram[0]_ER_63 ),
    .I0(\ff_selected_ram[0]_ER_init_1 ),
    .I1(\ff_selected_ram[0]_ER_4 ) 
);
defparam \ff_selected_ram[0]_ER_s60 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s61  (
    .F(\ff_selected_ram[0]_ER_65 ),
    .I0(\ff_selected_ram[0]_ER_init_1 ),
    .I1(\ff_selected_ram[0]_ER_3 ) 
);
defparam \ff_selected_ram[0]_ER_s61 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s62  (
    .F(\ff_selected_ram[0]_ER_67 ),
    .I0(\ff_selected_ram[0]_ER_init_1 ),
    .I1(\ff_selected_ram[0]_ER ) 
);
defparam \ff_selected_ram[0]_ER_s62 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s63  (
    .F(\ff_selected_ram[0]_ER_69 ),
    .I0(\ff_selected_ram[0]_ER_init_1 ),
    .I1(\ff_selected_ram[0]_ER_9 ) 
);
defparam \ff_selected_ram[0]_ER_s63 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s64  (
    .F(\ff_selected_ram[0]_ER_71 ),
    .I0(\ff_selected_ram[0]_ER_init_1 ),
    .I1(\ff_selected_ram[0]_ER_8 ) 
);
defparam \ff_selected_ram[0]_ER_s64 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s65  (
    .F(\ff_selected_ram[0]_ER_73 ),
    .I0(\ff_selected_ram[0]_ER_init_1 ),
    .I1(\ff_selected_ram[0]_ER_7 ) 
);
defparam \ff_selected_ram[0]_ER_s65 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s66  (
    .F(\ff_selected_ram[0]_ER_75 ),
    .I0(\ff_selected_ram[0]_ER_init_1 ),
    .I1(\ff_selected_ram[0]_ER_6 ) 
);
defparam \ff_selected_ram[0]_ER_s66 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s67  (
    .F(\ff_selected_ram[0]_ER_77 ),
    .I0(\ff_selected_ram[0]_ER_init_1 ),
    .I1(\ff_selected_ram[0]_ER_13 ) 
);
defparam \ff_selected_ram[0]_ER_s67 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s68  (
    .F(\ff_selected_ram[0]_ER_79 ),
    .I0(\ff_selected_ram[0]_ER_init_1 ),
    .I1(\ff_selected_ram[0]_ER_12 ) 
);
defparam \ff_selected_ram[0]_ER_s68 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s69  (
    .F(\ff_selected_ram[0]_ER_81 ),
    .I0(\ff_selected_ram[0]_ER_init_1 ),
    .I1(\ff_selected_ram[0]_ER_11 ) 
);
defparam \ff_selected_ram[0]_ER_s69 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s70  (
    .F(\ff_selected_ram[0]_ER_83 ),
    .I0(\ff_selected_ram[0]_ER_init_1 ),
    .I1(\ff_selected_ram[0]_ER_10 ) 
);
defparam \ff_selected_ram[0]_ER_s70 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s71  (
    .F(\ff_selected_ram[0]_ER_85 ),
    .I0(\ff_selected_ram[0]_ER_init_1 ),
    .I1(\ff_selected_ram[0]_ER_17 ) 
);
defparam \ff_selected_ram[0]_ER_s71 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s72  (
    .F(\ff_selected_ram[0]_ER_87 ),
    .I0(\ff_selected_ram[0]_ER_init_1 ),
    .I1(\ff_selected_ram[0]_ER_16 ) 
);
defparam \ff_selected_ram[0]_ER_s72 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s73  (
    .F(\ff_selected_ram[0]_ER_89 ),
    .I0(\ff_selected_ram[0]_ER_init_1 ),
    .I1(\ff_selected_ram[0]_ER_15 ) 
);
defparam \ff_selected_ram[0]_ER_s73 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s74  (
    .F(\ff_selected_ram[0]_ER_91 ),
    .I0(\ff_selected_ram[0]_ER_init_1 ),
    .I1(\ff_selected_ram[0]_ER_14 ) 
);
defparam \ff_selected_ram[0]_ER_s74 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s75  (
    .F(\ff_selected_ram[0]_ER_93 ),
    .I0(\ff_selected_ram[0]_ER_init_1 ),
    .I1(\ff_selected_ram[0]_ER_21 ) 
);
defparam \ff_selected_ram[0]_ER_s75 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s76  (
    .F(\ff_selected_ram[0]_ER_95 ),
    .I0(\ff_selected_ram[0]_ER_init_1 ),
    .I1(\ff_selected_ram[0]_ER_20 ) 
);
defparam \ff_selected_ram[0]_ER_s76 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s77  (
    .F(\ff_selected_ram[0]_ER_97 ),
    .I0(\ff_selected_ram[0]_ER_init_1 ),
    .I1(\ff_selected_ram[0]_ER_19 ) 
);
defparam \ff_selected_ram[0]_ER_s77 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s78  (
    .F(\ff_selected_ram[0]_ER_99 ),
    .I0(\ff_selected_ram[0]_ER_init_1 ),
    .I1(\ff_selected_ram[0]_ER_18 ) 
);
defparam \ff_selected_ram[0]_ER_s78 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s79  (
    .F(\ff_selected_ram[0]_ER_101 ),
    .I0(\ff_selected_ram[0]_ER_init_1 ),
    .I1(\ff_selected_ram[0]_ER_25 ) 
);
defparam \ff_selected_ram[0]_ER_s79 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s80  (
    .F(\ff_selected_ram[0]_ER_103 ),
    .I0(\ff_selected_ram[0]_ER_init_1 ),
    .I1(\ff_selected_ram[0]_ER_24 ) 
);
defparam \ff_selected_ram[0]_ER_s80 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s81  (
    .F(\ff_selected_ram[0]_ER_105 ),
    .I0(\ff_selected_ram[0]_ER_init_1 ),
    .I1(\ff_selected_ram[0]_ER_23 ) 
);
defparam \ff_selected_ram[0]_ER_s81 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s82  (
    .F(\ff_selected_ram[0]_ER_107 ),
    .I0(\ff_selected_ram[0]_ER_init_1 ),
    .I1(\ff_selected_ram[0]_ER_22 ) 
);
defparam \ff_selected_ram[0]_ER_s82 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s83  (
    .F(\ff_selected_ram[0]_ER_109 ),
    .I0(\ff_selected_ram[0]_ER_init_1 ),
    .I1(\ff_selected_ram[0]_ER_29 ) 
);
defparam \ff_selected_ram[0]_ER_s83 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s84  (
    .F(\ff_selected_ram[0]_ER_111 ),
    .I0(\ff_selected_ram[0]_ER_init_1 ),
    .I1(\ff_selected_ram[0]_ER_28 ) 
);
defparam \ff_selected_ram[0]_ER_s84 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s85  (
    .F(\ff_selected_ram[0]_ER_113 ),
    .I0(\ff_selected_ram[0]_ER_init_1 ),
    .I1(\ff_selected_ram[0]_ER_27 ) 
);
defparam \ff_selected_ram[0]_ER_s85 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s86  (
    .F(\ff_selected_ram[0]_ER_115 ),
    .I0(\ff_selected_ram[0]_ER_init_1 ),
    .I1(\ff_selected_ram[0]_ER_26 ) 
);
defparam \ff_selected_ram[0]_ER_s86 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s87  (
    .F(\ff_selected_ram[0]_ER_117 ),
    .I0(\ff_selected_ram[0]_ER_init_1 ),
    .I1(\ff_selected_ram[0]_ER_31 ) 
);
defparam \ff_selected_ram[0]_ER_s87 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s88  (
    .F(\ff_selected_ram[0]_ER_119 ),
    .I0(\ff_selected_ram[0]_ER_init_1 ),
    .I1(\ff_selected_ram[0]_ER_30 ) 
);
defparam \ff_selected_ram[0]_ER_s88 .INIT=4'h8;
  LUT4 n1567_s3 (
    .F(n1567_8),
    .I0(ff_selected_q_31_7),
    .I1(ff_active),
    .I2(n1567_11),
    .I3(ff_current_plane_2_7) 
);
defparam n1567_s3.INIT=16'h40FF;
  LUT2 n1562_s2 (
    .F(n1562_7),
    .I0(reg_display_on),
    .I1(ff_active_16) 
);
defparam n1562_s2.INIT=4'h8;
  LUT4 n1580_s3 (
    .F(n1580_8),
    .I0(n1580_9),
    .I1(ff_selected_q[24]),
    .I2(n1580_10),
    .I3(ff_current_plane_2_7) 
);
defparam n1580_s3.INIT=16'h0D00;
  LUT4 n1579_s3 (
    .F(n1579_8),
    .I0(ff_selected_q[25]),
    .I1(ff_selected_q[14]),
    .I2(n1580_9),
    .I3(ff_current_plane_2_7) 
);
defparam n1579_s3.INIT=16'hAC00;
  LUT4 n1578_s3 (
    .F(n1578_8),
    .I0(ff_selected_q[26]),
    .I1(ff_selected_q[15]),
    .I2(n1580_9),
    .I3(ff_current_plane_2_7) 
);
defparam n1578_s3.INIT=16'hAC00;
  LUT4 n1574_s3 (
    .F(n1574_8),
    .I0(reg_sprite_attribute_table_base_10),
    .I1(ff_selected_q[19]),
    .I2(n1580_9),
    .I3(ff_current_plane_2_7) 
);
defparam n1574_s3.INIT=16'hAC00;
  LUT4 n1573_s3 (
    .F(n1573_8),
    .I0(reg_sprite_attribute_table_base_11),
    .I1(reg_sprite_pattern_generator_table_base[11]),
    .I2(n1580_9),
    .I3(ff_current_plane_2_7) 
);
defparam n1573_s3.INIT=16'hAC00;
  LUT4 n1572_s3 (
    .F(n1572_8),
    .I0(reg_sprite_attribute_table_base_12),
    .I1(reg_sprite_pattern_generator_table_base[12]),
    .I2(n1580_9),
    .I3(ff_current_plane_2_7) 
);
defparam n1572_s3.INIT=16'hAC00;
  LUT4 n1571_s3 (
    .F(n1571_8),
    .I0(reg_sprite_attribute_table_base_13),
    .I1(reg_sprite_pattern_generator_table_base[13]),
    .I2(n1580_9),
    .I3(ff_current_plane_2_7) 
);
defparam n1571_s3.INIT=16'hAC00;
  LUT4 n1570_s3 (
    .F(n1570_8),
    .I0(reg_sprite_attribute_table_base_14),
    .I1(reg_sprite_pattern_generator_table_base[14]),
    .I2(n1580_9),
    .I3(ff_current_plane_2_7) 
);
defparam n1570_s3.INIT=16'hAC00;
  LUT4 n1569_s3 (
    .F(n1569_8),
    .I0(reg_sprite_attribute_table_base_15),
    .I1(reg_sprite_pattern_generator_table_base[15]),
    .I2(n1580_9),
    .I3(ff_current_plane_2_7) 
);
defparam n1569_s3.INIT=16'hAC00;
  LUT4 n1568_s3 (
    .F(n1568_8),
    .I0(reg_sprite_attribute_table_base_16),
    .I1(reg_sprite_pattern_generator_table_base[16]),
    .I2(n1580_9),
    .I3(ff_current_plane_2_7) 
);
defparam n1568_s3.INIT=16'hAC00;
  LUT2 w_color_6_s (
    .F(w_color_6),
    .I0(ff_sprite_mode2),
    .I1(w_sprite_vram_rdata8[6]) 
);
defparam w_color_6_s.INIT=4'h8;
  LUT2 w_color_5_s (
    .F(w_color_5),
    .I0(ff_sprite_mode2),
    .I1(w_sprite_vram_rdata8[5]) 
);
defparam w_color_5_s.INIT=4'h8;
  LUT3 n1333_s15 (
    .F(n1333_18),
    .I0(w_screen_pos_x_Z[7]),
    .I1(ff_state_1_7),
    .I2(n1778_4) 
);
defparam n1333_s15.INIT=8'h80;
  LUT3 n1267_s1 (
    .F(n1267_4),
    .I0(w_screen_v_active),
    .I1(reg_display_on),
    .I2(n1778_4) 
);
defparam n1267_s1.INIT=8'h80;
  LUT4 n1267_s2 (
    .F(n1267_5),
    .I0(w_screen_pos_x_Z[13]),
    .I1(ff_state_1_7),
    .I2(n1778_6),
    .I3(n1267_6) 
);
defparam n1267_s2.INIT=16'h4000;
  LUT2 ff_selected_q_31_s3 (
    .F(ff_selected_q_31_7),
    .I0(w_screen_v_active),
    .I1(ff_screen_h_active) 
);
defparam ff_selected_q_31_s3.INIT=4'h8;
  LUT2 ff_current_plane_2_s4 (
    .F(ff_current_plane_2_7),
    .I0(n870_16),
    .I1(ff_active_16) 
);
defparam ff_current_plane_2_s4.INIT=4'h1;
  LUT4 ff_current_plane_2_s5 (
    .F(ff_current_plane_2_8),
    .I0(ff_active_10),
    .I1(ff_active_9),
    .I2(w_selected_en),
    .I3(ff_selected_q_31_7) 
);
defparam ff_current_plane_2_s5.INIT=16'h0BBB;
  LUT4 ff_active_s4 (
    .F(ff_active_9),
    .I0(ff_selected_q_31_7),
    .I1(ff_state_1_7),
    .I2(n1580_9),
    .I3(ff_active) 
);
defparam ff_active_s4.INIT=16'h4000;
  LUT4 ff_active_s5 (
    .F(ff_active_10),
    .I0(w_selected_count[2]),
    .I1(w_makeup_plane[2]),
    .I2(n1512_9),
    .I3(ff_active_12) 
);
defparam ff_active_s5.INIT=16'h6900;
  LUT4 n1567_s5 (
    .F(n1567_11),
    .I0(n1580_9),
    .I1(ff_sprite_mode2),
    .I2(n1567_12),
    .I3(n156_2) 
);
defparam n1567_s5.INIT=16'h0D00;
  LUT4 ff_vram_valid_s4 (
    .F(ff_vram_valid_7),
    .I0(ff_state_1_7),
    .I1(n1580_9),
    .I2(ff_active),
    .I3(ff_selected_q_31_7) 
);
defparam ff_vram_valid_s4.INIT=16'h008F;
  LUT2 n1512_s4 (
    .F(n1512_9),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]) 
);
defparam n1512_s4.INIT=4'h8;
  LUT4 n1581_s4 (
    .F(n1581_9),
    .I0(ff_selected_q[12]),
    .I1(ff_selected_q[3]),
    .I2(reg_sprite_16x16),
    .I3(ff_state[1]) 
);
defparam n1581_s4.INIT=16'hCCCA;
  LUT2 n1580_s4 (
    .F(n1580_9),
    .I0(ff_state[0]),
    .I1(ff_state[1]) 
);
defparam n1580_s4.INIT=4'h8;
  LUT3 n1580_s5 (
    .F(n1580_10),
    .I0(ff_selected_q[13]),
    .I1(reg_sprite_16x16),
    .I2(ff_state[1]) 
);
defparam n1580_s5.INIT=8'h0D;
  LUT4 n1577_s4 (
    .F(n1577_9),
    .I0(ff_selected_q[27]),
    .I1(reg_sprite_attribute_table_base_7),
    .I2(ff_selected_q[16]),
    .I3(n1580_9) 
);
defparam n1577_s4.INIT=16'h770F;
  LUT4 n1576_s4 (
    .F(n1576_9),
    .I0(ff_selected_q[28]),
    .I1(reg_sprite_attribute_table_base_8),
    .I2(ff_selected_q[17]),
    .I3(n1580_9) 
);
defparam n1576_s4.INIT=16'h770F;
  LUT2 n1267_s3 (
    .F(n1267_6),
    .I0(w_screen_pos_x_Z[7]),
    .I1(w_screen_pos_x_Z[12]) 
);
defparam n1267_s3.INIT=4'h4;
  LUT4 ff_active_s7 (
    .F(ff_active_12),
    .I0(ff_active_14),
    .I1(w_selected_count[3]),
    .I2(ff_current_plane[3]),
    .I3(n215_8) 
);
defparam ff_active_s7.INIT=16'h1441;
  LUT4 ff_active_s8 (
    .F(ff_active_13),
    .I0(w_selected_count[2]),
    .I1(w_selected_count[3]),
    .I2(w_selected_count[0]),
    .I3(w_selected_count[1]) 
);
defparam ff_active_s8.INIT=16'h0001;
  LUT3 n1567_s6 (
    .F(n1567_12),
    .I0(ff_state[1]),
    .I1(reg_sprite_16x16),
    .I2(ff_state[0]) 
);
defparam n1567_s6.INIT=8'h07;
  LUT4 ff_active_s9 (
    .F(ff_active_14),
    .I0(w_selected_count[0]),
    .I1(w_selected_count[1]),
    .I2(w_makeup_plane[1]),
    .I3(w_makeup_plane[0]) 
);
defparam ff_active_s9.INIT=16'hEB7D;
  LUT4 ff_active_s10 (
    .F(ff_active_16),
    .I0(ff_active_13),
    .I1(w_screen_v_active),
    .I2(n1778_4),
    .I3(n1267_5) 
);
defparam ff_active_s10.INIT=16'h4000;
  LUT4 ff_screen_h_active_s5 (
    .F(ff_screen_h_active_11),
    .I0(n870_16),
    .I1(w_screen_v_active),
    .I2(n1778_4),
    .I3(n1267_5) 
);
defparam ff_screen_h_active_s5.INIT=16'hEAAA;
  LUT4 n1512_s5 (
    .F(n1512_11),
    .I0(w_makeup_plane[2]),
    .I1(w_makeup_plane[0]),
    .I2(w_makeup_plane[1]),
    .I3(ff_current_plane_2_7) 
);
defparam n1512_s5.INIT=16'h6A00;
  LUT4 n1267_s4 (
    .F(n1267_8),
    .I0(w_screen_v_active),
    .I1(reg_display_on),
    .I2(n1778_4),
    .I3(n1267_5) 
);
defparam n1267_s4.INIT=16'h8000;
  LUT4 n1333_s17 (
    .F(n1333_21),
    .I0(w_screen_pos_x_Z[10]),
    .I1(w_screen_pos_x_Z[11]),
    .I2(w_screen_pos_x_Z[8]),
    .I3(w_screen_pos_x_Z[9]) 
);
defparam n1333_s17.INIT=16'h8000;
  LUT3 n1585_s4 (
    .F(n1585_10),
    .I0(w_screen_v_active),
    .I1(ff_screen_h_active),
    .I2(n1567_11) 
);
defparam n1585_s4.INIT=8'h70;
  LUT4 ff_selected_q_31_s4 (
    .F(ff_selected_q_31_9),
    .I0(w_screen_v_active),
    .I1(ff_screen_h_active),
    .I2(reg_display_on),
    .I3(ff_reset_n2_1) 
);
defparam ff_selected_q_31_s4.INIT=16'h7F00;
  LUT4 w_pattern_7_s0 (
    .F(w_pattern[7]),
    .I0(reg_sprite_16x16),
    .I1(ff_state[0]),
    .I2(ff_state[1]),
    .I3(w_sprite_vram_rdata8[7]) 
);
defparam w_pattern_7_s0.INIT=16'hEF00;
  LUT4 w_pattern_6_s0 (
    .F(w_pattern[6]),
    .I0(reg_sprite_16x16),
    .I1(ff_state[0]),
    .I2(ff_state[1]),
    .I3(w_sprite_vram_rdata8[6]) 
);
defparam w_pattern_6_s0.INIT=16'hEF00;
  LUT4 w_pattern_5_s0 (
    .F(w_pattern[5]),
    .I0(reg_sprite_16x16),
    .I1(ff_state[0]),
    .I2(ff_state[1]),
    .I3(w_sprite_vram_rdata8[5]) 
);
defparam w_pattern_5_s0.INIT=16'hEF00;
  LUT4 w_pattern_4_s0 (
    .F(w_pattern[4]),
    .I0(reg_sprite_16x16),
    .I1(ff_state[0]),
    .I2(ff_state[1]),
    .I3(w_sprite_vram_rdata8[4]) 
);
defparam w_pattern_4_s0.INIT=16'hEF00;
  LUT4 w_pattern_3_s0 (
    .F(w_pattern[3]),
    .I0(reg_sprite_16x16),
    .I1(ff_state[0]),
    .I2(ff_state[1]),
    .I3(w_sprite_vram_rdata8[3]) 
);
defparam w_pattern_3_s0.INIT=16'hEF00;
  LUT4 w_pattern_2_s0 (
    .F(w_pattern[2]),
    .I0(reg_sprite_16x16),
    .I1(ff_state[0]),
    .I2(ff_state[1]),
    .I3(w_sprite_vram_rdata8[2]) 
);
defparam w_pattern_2_s0.INIT=16'hEF00;
  LUT4 w_pattern_1_s0 (
    .F(w_pattern[1]),
    .I0(reg_sprite_16x16),
    .I1(ff_state[0]),
    .I2(ff_state[1]),
    .I3(w_sprite_vram_rdata8[1]) 
);
defparam w_pattern_1_s0.INIT=16'hEF00;
  LUT4 w_pattern_0_s1 (
    .F(w_pattern[0]),
    .I0(reg_sprite_16x16),
    .I1(ff_state[0]),
    .I2(ff_state[1]),
    .I3(w_sprite_vram_rdata8[0]) 
);
defparam w_pattern_0_s1.INIT=16'hEF00;
  LUT4 n1567_s7 (
    .F(n1567_14),
    .I0(ff_state[0]),
    .I1(ff_state[1]),
    .I2(reg_sprite_pattern_generator_table_base[17]),
    .I3(ff_current_plane_2_7) 
);
defparam n1567_s7.INIT=16'h7000;
  LUT4 n1575_s4 (
    .F(n1575_10),
    .I0(ff_state[0]),
    .I1(ff_state[1]),
    .I2(ff_selected_q[18]),
    .I3(ff_current_plane_2_7) 
);
defparam n1575_s4.INIT=16'h7000;
  LUT3 n1576_s5 (
    .F(n1576_11),
    .I0(n1576_9),
    .I1(n870_16),
    .I2(ff_active_16) 
);
defparam n1576_s5.INIT=8'h01;
  LUT3 n1577_s5 (
    .F(n1577_11),
    .I0(n1577_9),
    .I1(n870_16),
    .I2(ff_active_16) 
);
defparam n1577_s5.INIT=8'h01;
  LUT3 n1581_s5 (
    .F(n1581_11),
    .I0(n1581_9),
    .I1(n870_16),
    .I2(ff_active_16) 
);
defparam n1581_s5.INIT=8'h02;
  LUT3 n1582_s4 (
    .F(n1582_10),
    .I0(ff_selected_q[2]),
    .I1(n870_16),
    .I2(ff_active_16) 
);
defparam n1582_s4.INIT=8'h02;
  LUT3 n1583_s4 (
    .F(n1583_10),
    .I0(ff_selected_q[1]),
    .I1(n870_16),
    .I2(ff_active_16) 
);
defparam n1583_s4.INIT=8'h02;
  LUT3 n1584_s4 (
    .F(n1584_10),
    .I0(ff_selected_q[0]),
    .I1(n870_16),
    .I2(ff_active_16) 
);
defparam n1584_s4.INIT=8'h02;
  LUT4 n1513_s4 (
    .F(n1513_10),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(n870_16),
    .I3(ff_active_16) 
);
defparam n1513_s4.INIT=16'h0006;
  LUT3 n1514_s5 (
    .F(n1514_11),
    .I0(w_makeup_plane[0]),
    .I1(n870_16),
    .I2(ff_active_16) 
);
defparam n1514_s5.INIT=8'h01;
  LUT4 n1511_s4 (
    .F(n1511_10),
    .I0(ff_current_plane[3]),
    .I1(n215_8),
    .I2(n870_16),
    .I3(ff_active_16) 
);
defparam n1511_s4.INIT=16'h0006;
  LUT3 ff_vram_valid_s5 (
    .F(ff_vram_valid_9),
    .I0(n870_16),
    .I1(ff_active_16),
    .I2(ff_vram_valid_7) 
);
defparam ff_vram_valid_s5.INIT=8'hEF;
  LUT3 ff_current_plane_2_s6 (
    .F(ff_current_plane_2_10),
    .I0(n870_16),
    .I1(ff_active_16),
    .I2(ff_current_plane_2_8) 
);
defparam ff_current_plane_2_s6.INIT=8'hEF;
  LUT4 n1301_s3 (
    .F(n1301_9),
    .I0(ff_state[0]),
    .I1(ff_state[1]),
    .I2(n870_16),
    .I3(n1267_8) 
);
defparam n1301_s3.INIT=16'h0006;
  LUT3 n1302_s5 (
    .F(n1302_11),
    .I0(ff_state[0]),
    .I1(n870_16),
    .I2(n1267_8) 
);
defparam n1302_s5.INIT=8'h01;
  DFFE ff_selected_q_31_s0 (
    .Q(ff_selected_q[31]),
    .D(\ff_selected_ram[0]_ER_119 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_9) 
);
  DFFE ff_selected_q_28_s0 (
    .Q(ff_selected_q[28]),
    .D(\ff_selected_ram[0]_ER_117 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_9) 
);
  DFFE ff_selected_q_27_s0 (
    .Q(ff_selected_q[27]),
    .D(\ff_selected_ram[0]_ER_115 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_9) 
);
  DFFE ff_selected_q_26_s0 (
    .Q(ff_selected_q[26]),
    .D(\ff_selected_ram[0]_ER_113 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_9) 
);
  DFFE ff_selected_q_25_s0 (
    .Q(ff_selected_q[25]),
    .D(\ff_selected_ram[0]_ER_111 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_9) 
);
  DFFE ff_selected_q_24_s0 (
    .Q(ff_selected_q[24]),
    .D(\ff_selected_ram[0]_ER_109 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_9) 
);
  DFFE ff_selected_q_23_s0 (
    .Q(ff_selected_q[23]),
    .D(\ff_selected_ram[0]_ER_107 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_9) 
);
  DFFE ff_selected_q_22_s0 (
    .Q(ff_selected_q[22]),
    .D(\ff_selected_ram[0]_ER_105 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_9) 
);
  DFFE ff_selected_q_21_s0 (
    .Q(ff_selected_q[21]),
    .D(\ff_selected_ram[0]_ER_103 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_9) 
);
  DFFE ff_selected_q_20_s0 (
    .Q(ff_selected_q[20]),
    .D(\ff_selected_ram[0]_ER_101 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_9) 
);
  DFFE ff_selected_q_19_s0 (
    .Q(ff_selected_q[19]),
    .D(\ff_selected_ram[0]_ER_99 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_9) 
);
  DFFE ff_selected_q_18_s0 (
    .Q(ff_selected_q[18]),
    .D(\ff_selected_ram[0]_ER_97 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_9) 
);
  DFFE ff_selected_q_17_s0 (
    .Q(ff_selected_q[17]),
    .D(\ff_selected_ram[0]_ER_95 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_9) 
);
  DFFE ff_selected_q_16_s0 (
    .Q(ff_selected_q[16]),
    .D(\ff_selected_ram[0]_ER_93 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_9) 
);
  DFFE ff_selected_q_15_s0 (
    .Q(ff_selected_q[15]),
    .D(\ff_selected_ram[0]_ER_91 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_9) 
);
  DFFE ff_selected_q_14_s0 (
    .Q(ff_selected_q[14]),
    .D(\ff_selected_ram[0]_ER_89 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_9) 
);
  DFFE ff_selected_q_13_s0 (
    .Q(ff_selected_q[13]),
    .D(\ff_selected_ram[0]_ER_87 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_9) 
);
  DFFE ff_selected_q_12_s0 (
    .Q(ff_selected_q[12]),
    .D(\ff_selected_ram[0]_ER_85 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_9) 
);
  DFFE ff_selected_q_11_s0 (
    .Q(w_plane_x[7]),
    .D(\ff_selected_ram[0]_ER_83 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_9) 
);
  DFFE ff_selected_q_10_s0 (
    .Q(w_plane_x[6]),
    .D(\ff_selected_ram[0]_ER_81 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_9) 
);
  DFFE ff_selected_q_9_s0 (
    .Q(w_plane_x[5]),
    .D(\ff_selected_ram[0]_ER_79 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_9) 
);
  DFFE ff_selected_q_8_s0 (
    .Q(w_plane_x[4]),
    .D(\ff_selected_ram[0]_ER_77 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_9) 
);
  DFFE ff_selected_q_7_s0 (
    .Q(w_plane_x[3]),
    .D(\ff_selected_ram[0]_ER_75 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_9) 
);
  DFFE ff_selected_q_6_s0 (
    .Q(w_plane_x[2]),
    .D(\ff_selected_ram[0]_ER_73 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_9) 
);
  DFFE ff_selected_q_5_s0 (
    .Q(w_plane_x[1]),
    .D(\ff_selected_ram[0]_ER_71 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_9) 
);
  DFFE ff_selected_q_4_s0 (
    .Q(w_plane_x[0]),
    .D(\ff_selected_ram[0]_ER_69 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_9) 
);
  DFFE ff_selected_q_3_s0 (
    .Q(ff_selected_q[3]),
    .D(\ff_selected_ram[0]_ER_67 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_9) 
);
  DFFE ff_selected_q_2_s0 (
    .Q(ff_selected_q[2]),
    .D(\ff_selected_ram[0]_ER_65 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_9) 
);
  DFFE ff_selected_q_1_s0 (
    .Q(ff_selected_q[1]),
    .D(\ff_selected_ram[0]_ER_63 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_9) 
);
  DFFE ff_selected_q_0_s0 (
    .Q(ff_selected_q[0]),
    .D(\ff_selected_ram[0]_ER_61 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_9) 
);
  DFFCE ff_sprite_mode2_s0 (
    .Q(ff_sprite_mode2),
    .D(w_sprite_mode2),
    .CLK(clk85m),
    .CE(n1267_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_h_active_s1 (
    .Q(ff_screen_h_active),
    .D(n870_16),
    .CLK(clk85m),
    .CE(ff_screen_h_active_11),
    .CLEAR(n36_6) 
);
defparam ff_screen_h_active_s1.INIT=1'b0;
  DFFCE ff_state_1_s1 (
    .Q(ff_state[1]),
    .D(n1301_9),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
defparam ff_state_1_s1.INIT=1'b0;
  DFFCE ff_state_0_s1 (
    .Q(ff_state[0]),
    .D(n1302_11),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
defparam ff_state_0_s1.INIT=1'b0;
  DFFCE ff_current_plane_2_s1 (
    .Q(w_makeup_plane[2]),
    .D(n1512_11),
    .CLK(clk85m),
    .CE(ff_current_plane_2_10),
    .CLEAR(n36_6) 
);
defparam ff_current_plane_2_s1.INIT=1'b0;
  DFFCE ff_current_plane_1_s1 (
    .Q(w_makeup_plane[1]),
    .D(n1513_10),
    .CLK(clk85m),
    .CE(ff_current_plane_2_10),
    .CLEAR(n36_6) 
);
defparam ff_current_plane_1_s1.INIT=1'b0;
  DFFCE ff_current_plane_0_s1 (
    .Q(w_makeup_plane[0]),
    .D(n1514_11),
    .CLK(clk85m),
    .CE(ff_current_plane_2_10),
    .CLEAR(n36_6) 
);
defparam ff_current_plane_0_s1.INIT=1'b0;
  DFFCE ff_active_s1 (
    .Q(ff_active),
    .D(n1562_7),
    .CLK(clk85m),
    .CE(ff_active_8),
    .CLEAR(n36_6) 
);
defparam ff_active_s1.INIT=1'b0;
  DFFPE ff_current_plane_3_s1 (
    .Q(ff_current_plane[3]),
    .D(n1511_10),
    .CLK(clk85m),
    .CE(ff_current_plane_2_10),
    .PRESET(n36_6) 
);
defparam ff_current_plane_3_s1.INIT=1'b1;
  DFFCE \ff_selected_ram[0]_ER_CL_s27  (
    .Q(\ff_selected_ram[0]_ER_CL_28 ),
    .D(VCC),
    .CLK(clk85m),
    .CE(\ff_selected_ram[0]_ER_CL_70 ),
    .CLEAR(n36_6) 
);
  DFFCE \ff_selected_ram[0]_ER_CL_s29  (
    .Q(\ff_selected_ram[0]_ER_CL_30 ),
    .D(VCC),
    .CLK(clk85m),
    .CE(\ff_selected_ram[0]_ER_CL_72 ),
    .CLEAR(n36_6) 
);
  DFFCE \ff_selected_ram[0]_ER_CL_s31  (
    .Q(\ff_selected_ram[0]_ER_CL_32 ),
    .D(VCC),
    .CLK(clk85m),
    .CE(\ff_selected_ram[0]_ER_CL_74 ),
    .CLEAR(n36_6) 
);
  DFFCE \ff_selected_ram[0]_ER_CL_s33  (
    .Q(\ff_selected_ram[0]_ER_CL_34 ),
    .D(VCC),
    .CLK(clk85m),
    .CE(\ff_selected_ram[0]_ER_CL_76 ),
    .CLEAR(n36_6) 
);
  DFFCE \ff_selected_ram[0]_ER_CL_s35  (
    .Q(\ff_selected_ram[0]_ER_CL_36 ),
    .D(VCC),
    .CLK(clk85m),
    .CE(\ff_selected_ram[0]_ER_CL_78 ),
    .CLEAR(n36_6) 
);
  DFFCE \ff_selected_ram[0]_ER_CL_s37  (
    .Q(\ff_selected_ram[0]_ER_CL_38 ),
    .D(VCC),
    .CLK(clk85m),
    .CE(\ff_selected_ram[0]_ER_CL_80 ),
    .CLEAR(n36_6) 
);
  DFFCE \ff_selected_ram[0]_ER_CL_s39  (
    .Q(\ff_selected_ram[0]_ER_CL_40 ),
    .D(VCC),
    .CLK(clk85m),
    .CE(\ff_selected_ram[0]_ER_CL_82 ),
    .CLEAR(n36_6) 
);
  DFFCE \ff_selected_ram[0]_ER_CL_s41  (
    .Q(\ff_selected_ram[0]_ER_CL_42 ),
    .D(VCC),
    .CLK(clk85m),
    .CE(\ff_selected_ram[0]_ER_CL_84 ),
    .CLEAR(n36_6) 
);
  DFF \ff_selected_ram[0]_ER_init_s  (
    .Q(\ff_selected_ram[0]_ER_init_2 ),
    .D(\ff_selected_ram[0]_ER_init ),
    .CLK(clk85m) 
);
  DFFCE ff_vram_address_17_s1 (
    .Q(ff_vram_address[17]),
    .D(n1567_14),
    .CLK(clk85m),
    .CE(n1567_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_16_s1 (
    .Q(ff_vram_address[16]),
    .D(n1568_8),
    .CLK(clk85m),
    .CE(n1567_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_15_s1 (
    .Q(ff_vram_address[15]),
    .D(n1569_8),
    .CLK(clk85m),
    .CE(n1567_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_14_s1 (
    .Q(ff_vram_address[14]),
    .D(n1570_8),
    .CLK(clk85m),
    .CE(n1567_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_13_s1 (
    .Q(ff_vram_address[13]),
    .D(n1571_8),
    .CLK(clk85m),
    .CE(n1567_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_12_s1 (
    .Q(ff_vram_address[12]),
    .D(n1572_8),
    .CLK(clk85m),
    .CE(n1567_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_11_s1 (
    .Q(ff_vram_address[11]),
    .D(n1573_8),
    .CLK(clk85m),
    .CE(n1567_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_10_s1 (
    .Q(ff_vram_address[10]),
    .D(n1574_8),
    .CLK(clk85m),
    .CE(n1567_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_9_s1 (
    .Q(ff_vram_address[9]),
    .D(n1575_10),
    .CLK(clk85m),
    .CE(n1567_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_8_s1 (
    .Q(ff_vram_address[8]),
    .D(n1576_11),
    .CLK(clk85m),
    .CE(n1567_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_7_s1 (
    .Q(ff_vram_address[7]),
    .D(n1577_11),
    .CLK(clk85m),
    .CE(n1567_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_6_s1 (
    .Q(ff_vram_address[6]),
    .D(n1578_8),
    .CLK(clk85m),
    .CE(n1567_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_5_s1 (
    .Q(ff_vram_address[5]),
    .D(n1579_8),
    .CLK(clk85m),
    .CE(n1567_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_4_s1 (
    .Q(ff_vram_address[4]),
    .D(n1580_8),
    .CLK(clk85m),
    .CE(n1567_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_3_s1 (
    .Q(ff_vram_address[3]),
    .D(n1581_11),
    .CLK(clk85m),
    .CE(n1567_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_2_s1 (
    .Q(ff_vram_address[2]),
    .D(n1582_10),
    .CLK(clk85m),
    .CE(n1567_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_1_s1 (
    .Q(ff_vram_address[1]),
    .D(n1583_10),
    .CLK(clk85m),
    .CE(n1567_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_0_s1 (
    .Q(ff_vram_address[0]),
    .D(n1584_10),
    .CLK(clk85m),
    .CE(n1567_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_valid_s1 (
    .Q(w_ic_vram_valid),
    .D(n1585_10),
    .CLK(clk85m),
    .CE(ff_vram_valid_9),
    .CLEAR(n36_6) 
);
  RAM16S4 \ff_selected_ram[0]_ff_selected_ram[0]_0_0_s  (
    .DO({\ff_selected_ram[0]_ER ,\ff_selected_ram[0]_ER_3 ,\ff_selected_ram[0]_ER_4 ,\ff_selected_ram[0]_ER_5 }),
    .DI(w_selected_y[3:0]),
    .AD({GND,w_makeup_plane[2:0]}),
    .WRE(ff_current_plane_3_9),
    .CLK(clk85m) 
);
  RAM16S4 \ff_selected_ram[0]_ff_selected_ram[0]_0_1_s  (
    .DO({\ff_selected_ram[0]_ER_6 ,\ff_selected_ram[0]_ER_7 ,\ff_selected_ram[0]_ER_8 ,\ff_selected_ram[0]_ER_9 }),
    .DI(w_selected_x[3:0]),
    .AD({GND,w_makeup_plane[2:0]}),
    .WRE(ff_current_plane_3_9),
    .CLK(clk85m) 
);
  RAM16S4 \ff_selected_ram[0]_ff_selected_ram[0]_0_2_s  (
    .DO({\ff_selected_ram[0]_ER_10 ,\ff_selected_ram[0]_ER_11 ,\ff_selected_ram[0]_ER_12 ,\ff_selected_ram[0]_ER_13 }),
    .DI(w_selected_x[7:4]),
    .AD({GND,w_makeup_plane[2:0]}),
    .WRE(ff_current_plane_3_9),
    .CLK(clk85m) 
);
  RAM16S4 \ff_selected_ram[0]_ff_selected_ram[0]_0_3_s  (
    .DO({\ff_selected_ram[0]_ER_14 ,\ff_selected_ram[0]_ER_15 ,\ff_selected_ram[0]_ER_16 ,\ff_selected_ram[0]_ER_17 }),
    .DI(w_selected_pattern[3:0]),
    .AD({GND,w_makeup_plane[2:0]}),
    .WRE(ff_current_plane_3_9),
    .CLK(clk85m) 
);
  RAM16S4 \ff_selected_ram[0]_ff_selected_ram[0]_0_4_s  (
    .DO({\ff_selected_ram[0]_ER_18 ,\ff_selected_ram[0]_ER_19 ,\ff_selected_ram[0]_ER_20 ,\ff_selected_ram[0]_ER_21 }),
    .DI(w_selected_pattern[7:4]),
    .AD({GND,w_makeup_plane[2:0]}),
    .WRE(ff_current_plane_3_9),
    .CLK(clk85m) 
);
  RAM16S4 \ff_selected_ram[0]_ff_selected_ram[0]_0_5_s  (
    .DO({\ff_selected_ram[0]_ER_22 ,\ff_selected_ram[0]_ER_23 ,\ff_selected_ram[0]_ER_24 ,\ff_selected_ram[0]_ER_25 }),
    .DI({w_selected_color_3,w_selected_color_2,w_selected_color_1,w_selected_color_0}),
    .AD({GND,w_makeup_plane[2:0]}),
    .WRE(ff_current_plane_3_9),
    .CLK(clk85m) 
);
  RAM16S4 \ff_selected_ram[0]_ff_selected_ram[0]_0_6_s  (
    .DO({\ff_selected_ram[0]_ER_26 ,\ff_selected_ram[0]_ER_27 ,\ff_selected_ram[0]_ER_28 ,\ff_selected_ram[0]_ER_29 }),
    .DI(w_selected_plane_num[3:0]),
    .AD({GND,w_makeup_plane[2:0]}),
    .WRE(ff_current_plane_3_9),
    .CLK(clk85m) 
);
  RAM16S4 \ff_selected_ram[0]_ff_selected_ram[0]_0_7_s  (
    .DO({DO[3:2],\ff_selected_ram[0]_ER_30 ,\ff_selected_ram[0]_ER_31 }),
    .DI({GND,GND,w_selected_color_7,w_selected_plane_num[4]}),
    .AD({GND,w_makeup_plane[2:0]}),
    .WRE(ff_current_plane_3_9),
    .CLK(clk85m) 
);
  INV \ff_selected_ram[0]_ER_init_s2  (
    .O(\ff_selected_ram[0]_ER_init_32 ),
    .I(ff_reset_n2_1) 
);
  MUX2_LUT5 \ff_selected_ram[0]_ER_CL_s73  (
    .O(\ff_selected_ram[0]_ER_CL_64 ),
    .I0(\ff_selected_ram[0]_ER_CL_59 ),
    .I1(\ff_selected_ram[0]_ER_CL_60 ),
    .S0(w_makeup_plane[1]) 
);
  MUX2_LUT5 \ff_selected_ram[0]_ER_CL_s74  (
    .O(\ff_selected_ram[0]_ER_CL_66 ),
    .I0(\ff_selected_ram[0]_ER_CL_61 ),
    .I1(\ff_selected_ram[0]_ER_CL_62 ),
    .S0(w_makeup_plane[1]) 
);
  MUX2_LUT6 \ff_selected_ram[0]_ER_CL_s64  (
    .O(\ff_selected_ram[0]_ER_init_33 ),
    .I0(\ff_selected_ram[0]_ER_CL_64 ),
    .I1(\ff_selected_ram[0]_ER_CL_66 ),
    .S0(w_makeup_plane[2]) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_sprite_info_collect */
module vdp_sprite_makeup_pixel (
  clk85m,
  n36_6,
  n870_16,
  ff_state_1_7,
  reg_sprite_magify,
  w_screen_v_active,
  ff_active,
  n481_6,
  n1130_48,
  n1232_20,
  n373_6,
  w_sprite_mode2,
  reg_color0_opaque,
  reg_sprite_16x16,
  n1131_38,
  n1333_18,
  n1333_21,
  reg_display_on,
  w_pattern,
  w_color_0,
  w_color_1,
  w_color_2,
  w_color_3,
  w_color_5,
  w_color_6,
  w_color_7,
  w_plane_x,
  w_selected_count,
  w_screen_pos_x_Z,
  w_pixel_pos_y_Z,
  ff_state,
  ff_status_register_pointer,
  w_makeup_plane,
  w_sprite_display_color_en,
  w_sprite_collision,
  n1199_9,
  n215_8,
  w_sprite_collision_x,
  w_sprite_collision_y,
  w_sprite_display_color
)
;
input clk85m;
input n36_6;
input n870_16;
input ff_state_1_7;
input reg_sprite_magify;
input w_screen_v_active;
input ff_active;
input n481_6;
input n1130_48;
input n1232_20;
input n373_6;
input w_sprite_mode2;
input reg_color0_opaque;
input reg_sprite_16x16;
input n1131_38;
input n1333_18;
input n1333_21;
input reg_display_on;
input [7:0] w_pattern;
input w_color_0;
input w_color_1;
input w_color_2;
input w_color_3;
input w_color_5;
input w_color_6;
input w_color_7;
input [7:0] w_plane_x;
input [3:0] w_selected_count;
input [13:2] w_screen_pos_x_Z;
input [7:0] w_pixel_pos_y_Z;
input [1:0] ff_state;
input [1:0] ff_status_register_pointer;
input [2:0] w_makeup_plane;
output w_sprite_display_color_en;
output w_sprite_collision;
output n1199_9;
output n215_8;
output [8:0] w_sprite_collision_x;
output [8:0] w_sprite_collision_y;
output [3:0] w_sprite_display_color;
wire w_color_6_10;
wire w_color_6_11;
wire w_color_6_12;
wire w_color_6_13;
wire w_color_3_10;
wire w_color_3_11;
wire w_color_3_12;
wire w_color_3_13;
wire w_color_2_10;
wire w_color_2_11;
wire w_color_2_12;
wire w_color_2_13;
wire w_color_1_10;
wire w_color_1_11;
wire w_color_1_12;
wire w_color_1_13;
wire w_color_0_10;
wire w_color_0_11;
wire w_color_0_12;
wire w_color_0_13;
wire w_color_7_30;
wire w_color_7_31;
wire w_color_7_32;
wire w_color_7_33;
wire w_color_5_30;
wire w_color_5_31;
wire w_color_5_32;
wire w_color_5_33;
wire w_x_7_30;
wire w_x_7_31;
wire w_x_7_32;
wire w_x_7_33;
wire w_x_6_30;
wire w_x_6_31;
wire w_x_6_32;
wire w_x_6_33;
wire w_x_5_30;
wire w_x_5_31;
wire w_x_5_32;
wire w_x_5_33;
wire w_x_4_30;
wire w_x_4_31;
wire w_x_4_32;
wire w_x_4_33;
wire w_x_3_30;
wire w_x_3_31;
wire w_x_3_32;
wire w_x_3_33;
wire w_x_2_30;
wire w_x_2_31;
wire w_x_2_32;
wire w_x_2_33;
wire w_x_1_30;
wire w_x_1_31;
wire w_x_1_32;
wire w_x_1_33;
wire w_x_0_30;
wire w_x_0_31;
wire w_x_0_32;
wire w_x_0_33;
wire w_pattern_0_266;
wire w_pattern_0_267;
wire w_pattern_0_268;
wire w_pattern_0_269;
wire w_pattern_0_270;
wire w_pattern_0_271;
wire w_pattern_0_272;
wire w_pattern_0_273;
wire w_pattern_0_274;
wire w_pattern_0_275;
wire w_pattern_0_276;
wire w_pattern_0_277;
wire w_pattern_0_278;
wire w_pattern_0_279;
wire w_pattern_0_280;
wire w_pattern_0_281;
wire w_pattern_0_282;
wire w_pattern_0_283;
wire w_pattern_0_284;
wire w_pattern_0_285;
wire w_pattern_0_286;
wire w_pattern_0_287;
wire w_pattern_0_288;
wire w_pattern_0_289;
wire w_pattern_0_290;
wire w_pattern_0_291;
wire w_pattern_0_292;
wire w_pattern_0_293;
wire w_pattern_0_294;
wire w_pattern_0_295;
wire w_pattern_0_296;
wire w_pattern_0_297;
wire w_pattern_0_298;
wire w_pattern_0_299;
wire w_pattern_0_300;
wire w_pattern_0_301;
wire w_pattern_0_302;
wire w_pattern_0_303;
wire w_pattern_0_304;
wire w_pattern_0_305;
wire w_pattern_0_306;
wire w_pattern_0_307;
wire w_pattern_0_308;
wire w_pattern_0_309;
wire w_pattern_0_310;
wire w_pattern_0_311;
wire w_pattern_0_312;
wire w_pattern_0_313;
wire w_pattern_0_314;
wire w_pattern_0_315;
wire w_pattern_0_316;
wire w_pattern_0_317;
wire w_pattern_0_318;
wire w_pattern_0_319;
wire w_pattern_0_320;
wire w_pattern_0_321;
wire w_pattern_0_322;
wire w_pattern_0_323;
wire w_pattern_0_324;
wire w_pattern_0_325;
wire w_pattern_0_326;
wire w_pattern_0_327;
wire w_pattern_0_328;
wire w_pattern_0_329;
wire ff_current_plane_3_8;
wire n1173_7;
wire n1164_7;
wire n1162_7;
wire n1064_7;
wire n1063_7;
wire n1062_7;
wire n1061_7;
wire n1024_6;
wire n915_9;
wire n914_9;
wire n912_10;
wire n215_5;
wire n207_5;
wire n725_5;
wire ff_sprite_collision_7;
wire ff_sprite_collision_8;
wire n1174_8;
wire n1165_8;
wire n1028_7;
wire n1024_7;
wire n913_10;
wire ff_sprite_collision_9;
wire ff_sprite_collision_10;
wire n1024_8;
wire n1024_9;
wire n1024_10;
wire n1024_11;
wire ff_sprite_collision_11;
wire n1024_12;
wire n1024_13;
wire n1024_14;
wire n1024_15;
wire n1024_16;
wire n1024_17;
wire n913_12;
wire ff_active_11;
wire n1172_10;
wire n1174_10;
wire n1161_9;
wire n1165_10;
wire n733_6;
wire n538_6;
wire n223_6;
wire n231_7;
wire n741_6;
wire n546_6;
wire n239_6;
wire n247_7;
wire n749_6;
wire n554_6;
wire n255_6;
wire n263_7;
wire n757_6;
wire n562_6;
wire n271_6;
wire n279_7;
wire n765_6;
wire n570_6;
wire n287_6;
wire n295_7;
wire n773_6;
wire n578_6;
wire n303_6;
wire n311_7;
wire n781_6;
wire n586_6;
wire n319_6;
wire n327_7;
wire n1163_12;
wire n1025_8;
wire n1026_8;
wire n1027_8;
wire n1028_9;
wire n530_7;
wire n902_9;
wire n1060_10;
wire ff_pre_pixel_color_en_14;
wire n1249_9;
wire n1272_10;
wire n1273_10;
wire n1274_10;
wire n1275_10;
wire n1276_10;
wire n215_10;
wire n207_7;
wire n530_9;
wire n725_7;
wire n1163_14;
wire n1166_9;
wire n1167_10;
wire n1168_9;
wire n1169_9;
wire n1171_9;
wire n1172_12;
wire n1175_9;
wire n1176_9;
wire n1177_9;
wire n1178_9;
wire n1179_9;
wire ff_sprite_collision_x_8_9;
wire ff_sprite_collision_13;
wire ff_color_en;
wire ff_active_34;
wire ff_pre_pixel_color_en;
wire ff_last_cc_base_pixel;
wire ff_pixel_color_en;
wire w_offset_x_0_3;
wire w_offset_x_1_3;
wire w_offset_x_2_3;
wire w_offset_x_3_3;
wire w_offset_x_4_3;
wire w_offset_x_5_3;
wire w_offset_x_6_3;
wire w_offset_x_7_3;
wire n975_9;
wire n929_1_SUM;
wire n929_3;
wire n930_1_SUM;
wire n930_3;
wire n931_1_SUM;
wire n931_3;
wire n932_1_SUM;
wire n933_2;
wire w_color_6_15;
wire w_color_6_17;
wire w_color_3_15;
wire w_color_3_17;
wire w_color_2_15;
wire w_color_2_17;
wire w_color_1_15;
wire w_color_1_17;
wire w_color_0_15;
wire w_color_0_17;
wire w_color_7_35;
wire w_color_7_37;
wire w_color_5_35;
wire w_color_5_37;
wire w_x_7_35;
wire w_x_7_37;
wire w_x_6_35;
wire w_x_6_37;
wire w_x_5_35;
wire w_x_5_37;
wire w_x_4_35;
wire w_x_4_37;
wire w_x_3_35;
wire w_x_3_37;
wire w_x_2_35;
wire w_x_2_37;
wire w_x_1_35;
wire w_x_1_37;
wire w_x_0_35;
wire w_x_0_37;
wire w_pattern_0_331;
wire w_pattern_0_333;
wire w_pattern_0_335;
wire w_pattern_0_337;
wire w_pattern_0_339;
wire w_pattern_0_341;
wire w_pattern_0_343;
wire w_pattern_0_345;
wire w_pattern_0_347;
wire w_pattern_0_349;
wire w_pattern_0_351;
wire w_pattern_0_353;
wire w_pattern_0_355;
wire w_pattern_0_357;
wire w_pattern_0_359;
wire w_pattern_0_361;
wire w_pattern_0_363;
wire w_pattern_0_365;
wire w_pattern_0_367;
wire w_pattern_0_369;
wire w_pattern_0_371;
wire w_pattern_0_373;
wire w_pattern_0_375;
wire w_pattern_0_377;
wire w_pattern_0_379;
wire w_pattern_0_381;
wire w_pattern_0_383;
wire w_pattern_0_385;
wire w_pattern_0_387;
wire w_pattern_0_389;
wire w_pattern_0_391;
wire w_pattern_0_393;
wire w_pattern_0_395;
wire w_pattern_0_397;
wire w_pattern_0_399;
wire w_pattern_0_401;
wire w_pattern_0_403;
wire w_pattern_0_405;
wire w_pattern_0_407;
wire w_pattern_0_409;
wire w_pattern_0_411;
wire w_pattern_0_413;
wire w_pattern_0_415;
wire w_pattern_0_417;
wire w_pattern_0_419;
wire w_pattern_0_421;
wire w_pattern_0_423;
wire w_pattern_0_425;
wire w_pattern_0_427;
wire w_pattern_0_429;
wire w_pattern_0_431;
wire w_pattern_0_433;
wire w_pattern_0_435;
wire w_pattern_0_437;
wire w_pattern_0_439;
wire w_pattern_0_441;
wire w_pattern_0_443;
wire w_pattern_0_445;
wire w_pattern_0_447;
wire w_pattern_0_449;
wire [1:0] w_bit_sel;
wire [15:0] ff_pattern0;
wire [15:0] ff_pattern1;
wire [15:0] ff_pattern2;
wire [15:0] ff_pattern3;
wire [15:0] ff_pattern4;
wire [15:0] ff_pattern5;
wire [15:0] ff_pattern6;
wire [15:0] ff_pattern7;
wire [7:0] ff_color0;
wire [7:0] ff_color1;
wire [7:0] ff_color2;
wire [7:0] ff_color3;
wire [7:0] ff_color4;
wire [7:0] ff_color5;
wire [7:0] ff_color6;
wire [7:0] ff_color7;
wire [7:0] ff_x0;
wire [7:0] ff_x1;
wire [7:0] ff_x2;
wire [7:0] ff_x3;
wire [7:0] ff_x4;
wire [7:0] ff_x5;
wire [7:0] ff_x6;
wire [7:0] ff_x7;
wire [3:0] ff_visible_planes;
wire [3:0] ff_color;
wire [4:0] ff_pixel_color_d0;
wire [4:0] ff_pixel_color_d1;
wire [4:0] ff_pixel_color_d2;
wire [4:0] ff_pixel_color_d3;
wire [4:0] ff_pixel_color_d4;
wire [3:0] ff_pre_pixel_color;
wire [3:0] ff_current_plane;
wire [3:0] ff_pixel_color;
wire [8:0] w_offset_x;
wire [7:0] w_color_4;
wire [7:0] w_x;
wire VCC;
wire GND;
  LUT3 w_color_6_s16 (
    .F(w_color_6_10),
    .I0(ff_color0[6]),
    .I1(ff_color1[6]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_6_s16.INIT=8'hCA;
  LUT3 w_color_6_s17 (
    .F(w_color_6_11),
    .I0(ff_color2[6]),
    .I1(ff_color3[6]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_6_s17.INIT=8'hCA;
  LUT3 w_color_6_s18 (
    .F(w_color_6_12),
    .I0(ff_color4[6]),
    .I1(ff_color5[6]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_6_s18.INIT=8'hCA;
  LUT3 w_color_6_s19 (
    .F(w_color_6_13),
    .I0(ff_color6[6]),
    .I1(ff_color7[6]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_6_s19.INIT=8'hCA;
  LUT3 w_color_3_s16 (
    .F(w_color_3_10),
    .I0(ff_color0[3]),
    .I1(ff_color1[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_3_s16.INIT=8'hCA;
  LUT3 w_color_3_s17 (
    .F(w_color_3_11),
    .I0(ff_color2[3]),
    .I1(ff_color3[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_3_s17.INIT=8'hCA;
  LUT3 w_color_3_s18 (
    .F(w_color_3_12),
    .I0(ff_color4[3]),
    .I1(ff_color5[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_3_s18.INIT=8'hCA;
  LUT3 w_color_3_s19 (
    .F(w_color_3_13),
    .I0(ff_color6[3]),
    .I1(ff_color7[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_3_s19.INIT=8'hCA;
  LUT3 w_color_2_s16 (
    .F(w_color_2_10),
    .I0(ff_color0[2]),
    .I1(ff_color1[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_2_s16.INIT=8'hCA;
  LUT3 w_color_2_s17 (
    .F(w_color_2_11),
    .I0(ff_color2[2]),
    .I1(ff_color3[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_2_s17.INIT=8'hCA;
  LUT3 w_color_2_s18 (
    .F(w_color_2_12),
    .I0(ff_color4[2]),
    .I1(ff_color5[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_2_s18.INIT=8'hCA;
  LUT3 w_color_2_s19 (
    .F(w_color_2_13),
    .I0(ff_color6[2]),
    .I1(ff_color7[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_2_s19.INIT=8'hCA;
  LUT3 w_color_1_s16 (
    .F(w_color_1_10),
    .I0(ff_color0[1]),
    .I1(ff_color1[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_1_s16.INIT=8'hCA;
  LUT3 w_color_1_s17 (
    .F(w_color_1_11),
    .I0(ff_color2[1]),
    .I1(ff_color3[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_1_s17.INIT=8'hCA;
  LUT3 w_color_1_s18 (
    .F(w_color_1_12),
    .I0(ff_color4[1]),
    .I1(ff_color5[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_1_s18.INIT=8'hCA;
  LUT3 w_color_1_s19 (
    .F(w_color_1_13),
    .I0(ff_color6[1]),
    .I1(ff_color7[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_1_s19.INIT=8'hCA;
  LUT3 w_color_0_s16 (
    .F(w_color_0_10),
    .I0(ff_color0[0]),
    .I1(ff_color1[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_0_s16.INIT=8'hCA;
  LUT3 w_color_0_s17 (
    .F(w_color_0_11),
    .I0(ff_color2[0]),
    .I1(ff_color3[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_0_s17.INIT=8'hCA;
  LUT3 w_color_0_s18 (
    .F(w_color_0_12),
    .I0(ff_color4[0]),
    .I1(ff_color5[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_0_s18.INIT=8'hCA;
  LUT3 w_color_0_s19 (
    .F(w_color_0_13),
    .I0(ff_color6[0]),
    .I1(ff_color7[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_0_s19.INIT=8'hCA;
  LUT3 w_color_7_s32 (
    .F(w_color_7_30),
    .I0(ff_color0[7]),
    .I1(ff_color1[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_7_s32.INIT=8'hCA;
  LUT3 w_color_7_s33 (
    .F(w_color_7_31),
    .I0(ff_color2[7]),
    .I1(ff_color3[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_7_s33.INIT=8'hCA;
  LUT3 w_color_7_s34 (
    .F(w_color_7_32),
    .I0(ff_color4[7]),
    .I1(ff_color5[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_7_s34.INIT=8'hCA;
  LUT3 w_color_7_s35 (
    .F(w_color_7_33),
    .I0(ff_color6[7]),
    .I1(ff_color7[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_7_s35.INIT=8'hCA;
  LUT3 w_color_5_s32 (
    .F(w_color_5_30),
    .I0(ff_color0[5]),
    .I1(ff_color1[5]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_5_s32.INIT=8'hCA;
  LUT3 w_color_5_s33 (
    .F(w_color_5_31),
    .I0(ff_color2[5]),
    .I1(ff_color3[5]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_5_s33.INIT=8'hCA;
  LUT3 w_color_5_s34 (
    .F(w_color_5_32),
    .I0(ff_color4[5]),
    .I1(ff_color5[5]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_5_s34.INIT=8'hCA;
  LUT3 w_color_5_s35 (
    .F(w_color_5_33),
    .I0(ff_color6[5]),
    .I1(ff_color7[5]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_5_s35.INIT=8'hCA;
  LUT3 w_x_7_s32 (
    .F(w_x_7_30),
    .I0(ff_x0[7]),
    .I1(ff_x1[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_7_s32.INIT=8'hCA;
  LUT3 w_x_7_s33 (
    .F(w_x_7_31),
    .I0(ff_x2[7]),
    .I1(ff_x3[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_7_s33.INIT=8'hCA;
  LUT3 w_x_7_s34 (
    .F(w_x_7_32),
    .I0(ff_x4[7]),
    .I1(ff_x5[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_7_s34.INIT=8'hCA;
  LUT3 w_x_7_s35 (
    .F(w_x_7_33),
    .I0(ff_x6[7]),
    .I1(ff_x7[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_7_s35.INIT=8'hCA;
  LUT3 w_x_6_s32 (
    .F(w_x_6_30),
    .I0(ff_x0[6]),
    .I1(ff_x1[6]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_6_s32.INIT=8'hCA;
  LUT3 w_x_6_s33 (
    .F(w_x_6_31),
    .I0(ff_x2[6]),
    .I1(ff_x3[6]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_6_s33.INIT=8'hCA;
  LUT3 w_x_6_s34 (
    .F(w_x_6_32),
    .I0(ff_x4[6]),
    .I1(ff_x5[6]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_6_s34.INIT=8'hCA;
  LUT3 w_x_6_s35 (
    .F(w_x_6_33),
    .I0(ff_x6[6]),
    .I1(ff_x7[6]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_6_s35.INIT=8'hCA;
  LUT3 w_x_5_s32 (
    .F(w_x_5_30),
    .I0(ff_x0[5]),
    .I1(ff_x1[5]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_5_s32.INIT=8'hCA;
  LUT3 w_x_5_s33 (
    .F(w_x_5_31),
    .I0(ff_x2[5]),
    .I1(ff_x3[5]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_5_s33.INIT=8'hCA;
  LUT3 w_x_5_s34 (
    .F(w_x_5_32),
    .I0(ff_x4[5]),
    .I1(ff_x5[5]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_5_s34.INIT=8'hCA;
  LUT3 w_x_5_s35 (
    .F(w_x_5_33),
    .I0(ff_x6[5]),
    .I1(ff_x7[5]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_5_s35.INIT=8'hCA;
  LUT3 w_x_4_s32 (
    .F(w_x_4_30),
    .I0(ff_x0[4]),
    .I1(ff_x1[4]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_4_s32.INIT=8'hCA;
  LUT3 w_x_4_s33 (
    .F(w_x_4_31),
    .I0(ff_x2[4]),
    .I1(ff_x3[4]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_4_s33.INIT=8'hCA;
  LUT3 w_x_4_s34 (
    .F(w_x_4_32),
    .I0(ff_x4[4]),
    .I1(ff_x5[4]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_4_s34.INIT=8'hCA;
  LUT3 w_x_4_s35 (
    .F(w_x_4_33),
    .I0(ff_x6[4]),
    .I1(ff_x7[4]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_4_s35.INIT=8'hCA;
  LUT3 w_x_3_s32 (
    .F(w_x_3_30),
    .I0(ff_x0[3]),
    .I1(ff_x1[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_3_s32.INIT=8'hCA;
  LUT3 w_x_3_s33 (
    .F(w_x_3_31),
    .I0(ff_x2[3]),
    .I1(ff_x3[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_3_s33.INIT=8'hCA;
  LUT3 w_x_3_s34 (
    .F(w_x_3_32),
    .I0(ff_x4[3]),
    .I1(ff_x5[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_3_s34.INIT=8'hCA;
  LUT3 w_x_3_s35 (
    .F(w_x_3_33),
    .I0(ff_x6[3]),
    .I1(ff_x7[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_3_s35.INIT=8'hCA;
  LUT3 w_x_2_s32 (
    .F(w_x_2_30),
    .I0(ff_x0[2]),
    .I1(ff_x1[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_2_s32.INIT=8'hCA;
  LUT3 w_x_2_s33 (
    .F(w_x_2_31),
    .I0(ff_x2[2]),
    .I1(ff_x3[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_2_s33.INIT=8'hCA;
  LUT3 w_x_2_s34 (
    .F(w_x_2_32),
    .I0(ff_x4[2]),
    .I1(ff_x5[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_2_s34.INIT=8'hCA;
  LUT3 w_x_2_s35 (
    .F(w_x_2_33),
    .I0(ff_x6[2]),
    .I1(ff_x7[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_2_s35.INIT=8'hCA;
  LUT3 w_x_1_s32 (
    .F(w_x_1_30),
    .I0(ff_x0[1]),
    .I1(ff_x1[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_1_s32.INIT=8'hCA;
  LUT3 w_x_1_s33 (
    .F(w_x_1_31),
    .I0(ff_x2[1]),
    .I1(ff_x3[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_1_s33.INIT=8'hCA;
  LUT3 w_x_1_s34 (
    .F(w_x_1_32),
    .I0(ff_x4[1]),
    .I1(ff_x5[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_1_s34.INIT=8'hCA;
  LUT3 w_x_1_s35 (
    .F(w_x_1_33),
    .I0(ff_x6[1]),
    .I1(ff_x7[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_1_s35.INIT=8'hCA;
  LUT3 w_x_0_s32 (
    .F(w_x_0_30),
    .I0(ff_x0[0]),
    .I1(ff_x1[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_0_s32.INIT=8'hCA;
  LUT3 w_x_0_s33 (
    .F(w_x_0_31),
    .I0(ff_x2[0]),
    .I1(ff_x3[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_0_s33.INIT=8'hCA;
  LUT3 w_x_0_s34 (
    .F(w_x_0_32),
    .I0(ff_x4[0]),
    .I1(ff_x5[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_0_s34.INIT=8'hCA;
  LUT3 w_x_0_s35 (
    .F(w_x_0_33),
    .I0(ff_x6[0]),
    .I1(ff_x7[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_0_s35.INIT=8'hCA;
  LUT3 w_pattern_0_s443 (
    .F(w_pattern_0_266),
    .I0(ff_pattern0[0]),
    .I1(ff_pattern1[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s443.INIT=8'hCA;
  LUT3 w_pattern_0_s444 (
    .F(w_pattern_0_267),
    .I0(ff_pattern2[0]),
    .I1(ff_pattern3[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s444.INIT=8'hCA;
  LUT3 w_pattern_0_s445 (
    .F(w_pattern_0_268),
    .I0(ff_pattern4[0]),
    .I1(ff_pattern5[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s445.INIT=8'hCA;
  LUT3 w_pattern_0_s446 (
    .F(w_pattern_0_269),
    .I0(ff_pattern6[0]),
    .I1(ff_pattern7[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s446.INIT=8'hCA;
  LUT3 w_pattern_0_s447 (
    .F(w_pattern_0_270),
    .I0(ff_pattern0[1]),
    .I1(ff_pattern1[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s447.INIT=8'hCA;
  LUT3 w_pattern_0_s448 (
    .F(w_pattern_0_271),
    .I0(ff_pattern2[1]),
    .I1(ff_pattern3[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s448.INIT=8'hCA;
  LUT3 w_pattern_0_s449 (
    .F(w_pattern_0_272),
    .I0(ff_pattern4[1]),
    .I1(ff_pattern5[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s449.INIT=8'hCA;
  LUT3 w_pattern_0_s450 (
    .F(w_pattern_0_273),
    .I0(ff_pattern6[1]),
    .I1(ff_pattern7[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s450.INIT=8'hCA;
  LUT3 w_pattern_0_s451 (
    .F(w_pattern_0_274),
    .I0(ff_pattern0[2]),
    .I1(ff_pattern1[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s451.INIT=8'hCA;
  LUT3 w_pattern_0_s452 (
    .F(w_pattern_0_275),
    .I0(ff_pattern2[2]),
    .I1(ff_pattern3[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s452.INIT=8'hCA;
  LUT3 w_pattern_0_s453 (
    .F(w_pattern_0_276),
    .I0(ff_pattern4[2]),
    .I1(ff_pattern5[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s453.INIT=8'hCA;
  LUT3 w_pattern_0_s454 (
    .F(w_pattern_0_277),
    .I0(ff_pattern6[2]),
    .I1(ff_pattern7[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s454.INIT=8'hCA;
  LUT3 w_pattern_0_s455 (
    .F(w_pattern_0_278),
    .I0(ff_pattern0[3]),
    .I1(ff_pattern1[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s455.INIT=8'hCA;
  LUT3 w_pattern_0_s456 (
    .F(w_pattern_0_279),
    .I0(ff_pattern2[3]),
    .I1(ff_pattern3[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s456.INIT=8'hCA;
  LUT3 w_pattern_0_s457 (
    .F(w_pattern_0_280),
    .I0(ff_pattern4[3]),
    .I1(ff_pattern5[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s457.INIT=8'hCA;
  LUT3 w_pattern_0_s458 (
    .F(w_pattern_0_281),
    .I0(ff_pattern6[3]),
    .I1(ff_pattern7[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s458.INIT=8'hCA;
  LUT3 w_pattern_0_s459 (
    .F(w_pattern_0_282),
    .I0(ff_pattern0[4]),
    .I1(ff_pattern1[4]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s459.INIT=8'hCA;
  LUT3 w_pattern_0_s460 (
    .F(w_pattern_0_283),
    .I0(ff_pattern2[4]),
    .I1(ff_pattern3[4]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s460.INIT=8'hCA;
  LUT3 w_pattern_0_s461 (
    .F(w_pattern_0_284),
    .I0(ff_pattern4[4]),
    .I1(ff_pattern5[4]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s461.INIT=8'hCA;
  LUT3 w_pattern_0_s462 (
    .F(w_pattern_0_285),
    .I0(ff_pattern6[4]),
    .I1(ff_pattern7[4]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s462.INIT=8'hCA;
  LUT3 w_pattern_0_s463 (
    .F(w_pattern_0_286),
    .I0(ff_pattern0[5]),
    .I1(ff_pattern1[5]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s463.INIT=8'hCA;
  LUT3 w_pattern_0_s464 (
    .F(w_pattern_0_287),
    .I0(ff_pattern2[5]),
    .I1(ff_pattern3[5]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s464.INIT=8'hCA;
  LUT3 w_pattern_0_s465 (
    .F(w_pattern_0_288),
    .I0(ff_pattern4[5]),
    .I1(ff_pattern5[5]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s465.INIT=8'hCA;
  LUT3 w_pattern_0_s466 (
    .F(w_pattern_0_289),
    .I0(ff_pattern6[5]),
    .I1(ff_pattern7[5]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s466.INIT=8'hCA;
  LUT3 w_pattern_0_s467 (
    .F(w_pattern_0_290),
    .I0(ff_pattern0[6]),
    .I1(ff_pattern1[6]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s467.INIT=8'hCA;
  LUT3 w_pattern_0_s468 (
    .F(w_pattern_0_291),
    .I0(ff_pattern2[6]),
    .I1(ff_pattern3[6]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s468.INIT=8'hCA;
  LUT3 w_pattern_0_s469 (
    .F(w_pattern_0_292),
    .I0(ff_pattern4[6]),
    .I1(ff_pattern5[6]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s469.INIT=8'hCA;
  LUT3 w_pattern_0_s470 (
    .F(w_pattern_0_293),
    .I0(ff_pattern6[6]),
    .I1(ff_pattern7[6]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s470.INIT=8'hCA;
  LUT3 w_pattern_0_s471 (
    .F(w_pattern_0_294),
    .I0(ff_pattern0[7]),
    .I1(ff_pattern1[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s471.INIT=8'hCA;
  LUT3 w_pattern_0_s472 (
    .F(w_pattern_0_295),
    .I0(ff_pattern2[7]),
    .I1(ff_pattern3[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s472.INIT=8'hCA;
  LUT3 w_pattern_0_s473 (
    .F(w_pattern_0_296),
    .I0(ff_pattern4[7]),
    .I1(ff_pattern5[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s473.INIT=8'hCA;
  LUT3 w_pattern_0_s474 (
    .F(w_pattern_0_297),
    .I0(ff_pattern6[7]),
    .I1(ff_pattern7[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s474.INIT=8'hCA;
  LUT3 w_pattern_0_s475 (
    .F(w_pattern_0_298),
    .I0(ff_pattern0[8]),
    .I1(ff_pattern1[8]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s475.INIT=8'hCA;
  LUT3 w_pattern_0_s476 (
    .F(w_pattern_0_299),
    .I0(ff_pattern2[8]),
    .I1(ff_pattern3[8]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s476.INIT=8'hCA;
  LUT3 w_pattern_0_s477 (
    .F(w_pattern_0_300),
    .I0(ff_pattern4[8]),
    .I1(ff_pattern5[8]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s477.INIT=8'hCA;
  LUT3 w_pattern_0_s478 (
    .F(w_pattern_0_301),
    .I0(ff_pattern6[8]),
    .I1(ff_pattern7[8]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s478.INIT=8'hCA;
  LUT3 w_pattern_0_s479 (
    .F(w_pattern_0_302),
    .I0(ff_pattern0[9]),
    .I1(ff_pattern1[9]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s479.INIT=8'hCA;
  LUT3 w_pattern_0_s480 (
    .F(w_pattern_0_303),
    .I0(ff_pattern2[9]),
    .I1(ff_pattern3[9]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s480.INIT=8'hCA;
  LUT3 w_pattern_0_s481 (
    .F(w_pattern_0_304),
    .I0(ff_pattern4[9]),
    .I1(ff_pattern5[9]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s481.INIT=8'hCA;
  LUT3 w_pattern_0_s482 (
    .F(w_pattern_0_305),
    .I0(ff_pattern6[9]),
    .I1(ff_pattern7[9]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s482.INIT=8'hCA;
  LUT3 w_pattern_0_s483 (
    .F(w_pattern_0_306),
    .I0(ff_pattern0[10]),
    .I1(ff_pattern1[10]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s483.INIT=8'hCA;
  LUT3 w_pattern_0_s484 (
    .F(w_pattern_0_307),
    .I0(ff_pattern2[10]),
    .I1(ff_pattern3[10]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s484.INIT=8'hCA;
  LUT3 w_pattern_0_s485 (
    .F(w_pattern_0_308),
    .I0(ff_pattern4[10]),
    .I1(ff_pattern5[10]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s485.INIT=8'hCA;
  LUT3 w_pattern_0_s486 (
    .F(w_pattern_0_309),
    .I0(ff_pattern6[10]),
    .I1(ff_pattern7[10]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s486.INIT=8'hCA;
  LUT3 w_pattern_0_s487 (
    .F(w_pattern_0_310),
    .I0(ff_pattern0[11]),
    .I1(ff_pattern1[11]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s487.INIT=8'hCA;
  LUT3 w_pattern_0_s488 (
    .F(w_pattern_0_311),
    .I0(ff_pattern2[11]),
    .I1(ff_pattern3[11]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s488.INIT=8'hCA;
  LUT3 w_pattern_0_s489 (
    .F(w_pattern_0_312),
    .I0(ff_pattern4[11]),
    .I1(ff_pattern5[11]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s489.INIT=8'hCA;
  LUT3 w_pattern_0_s490 (
    .F(w_pattern_0_313),
    .I0(ff_pattern6[11]),
    .I1(ff_pattern7[11]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s490.INIT=8'hCA;
  LUT3 w_pattern_0_s491 (
    .F(w_pattern_0_314),
    .I0(ff_pattern0[12]),
    .I1(ff_pattern1[12]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s491.INIT=8'hCA;
  LUT3 w_pattern_0_s492 (
    .F(w_pattern_0_315),
    .I0(ff_pattern2[12]),
    .I1(ff_pattern3[12]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s492.INIT=8'hCA;
  LUT3 w_pattern_0_s493 (
    .F(w_pattern_0_316),
    .I0(ff_pattern4[12]),
    .I1(ff_pattern5[12]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s493.INIT=8'hCA;
  LUT3 w_pattern_0_s494 (
    .F(w_pattern_0_317),
    .I0(ff_pattern6[12]),
    .I1(ff_pattern7[12]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s494.INIT=8'hCA;
  LUT3 w_pattern_0_s495 (
    .F(w_pattern_0_318),
    .I0(ff_pattern0[13]),
    .I1(ff_pattern1[13]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s495.INIT=8'hCA;
  LUT3 w_pattern_0_s496 (
    .F(w_pattern_0_319),
    .I0(ff_pattern2[13]),
    .I1(ff_pattern3[13]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s496.INIT=8'hCA;
  LUT3 w_pattern_0_s497 (
    .F(w_pattern_0_320),
    .I0(ff_pattern4[13]),
    .I1(ff_pattern5[13]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s497.INIT=8'hCA;
  LUT3 w_pattern_0_s498 (
    .F(w_pattern_0_321),
    .I0(ff_pattern6[13]),
    .I1(ff_pattern7[13]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s498.INIT=8'hCA;
  LUT3 w_pattern_0_s499 (
    .F(w_pattern_0_322),
    .I0(ff_pattern0[14]),
    .I1(ff_pattern1[14]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s499.INIT=8'hCA;
  LUT3 w_pattern_0_s500 (
    .F(w_pattern_0_323),
    .I0(ff_pattern2[14]),
    .I1(ff_pattern3[14]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s500.INIT=8'hCA;
  LUT3 w_pattern_0_s501 (
    .F(w_pattern_0_324),
    .I0(ff_pattern4[14]),
    .I1(ff_pattern5[14]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s501.INIT=8'hCA;
  LUT3 w_pattern_0_s502 (
    .F(w_pattern_0_325),
    .I0(ff_pattern6[14]),
    .I1(ff_pattern7[14]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s502.INIT=8'hCA;
  LUT3 w_pattern_0_s503 (
    .F(w_pattern_0_326),
    .I0(ff_pattern0[15]),
    .I1(ff_pattern1[15]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s503.INIT=8'hCA;
  LUT3 w_pattern_0_s504 (
    .F(w_pattern_0_327),
    .I0(ff_pattern2[15]),
    .I1(ff_pattern3[15]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s504.INIT=8'hCA;
  LUT3 w_pattern_0_s505 (
    .F(w_pattern_0_328),
    .I0(ff_pattern4[15]),
    .I1(ff_pattern5[15]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s505.INIT=8'hCA;
  LUT3 w_pattern_0_s506 (
    .F(w_pattern_0_329),
    .I0(ff_pattern6[15]),
    .I1(ff_pattern7[15]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s506.INIT=8'hCA;
  LUT3 w_bit_sel_1_s0 (
    .F(w_bit_sel[1]),
    .I0(w_offset_x[1]),
    .I1(w_offset_x[2]),
    .I2(reg_sprite_magify) 
);
defparam w_bit_sel_1_s0.INIT=8'hCA;
  LUT3 w_bit_sel_0_s0 (
    .F(w_bit_sel[0]),
    .I0(w_offset_x[0]),
    .I1(w_offset_x[1]),
    .I2(reg_sprite_magify) 
);
defparam w_bit_sel_0_s0.INIT=8'hCA;
  LUT4 ff_current_plane_3_s3 (
    .F(ff_current_plane_3_8),
    .I0(ff_active_34),
    .I1(n933_2),
    .I2(ff_state_1_7),
    .I3(ff_active_11) 
);
defparam ff_current_plane_3_s3.INIT=16'h00F8;
  LUT4 n1173_s2 (
    .F(n1173_7),
    .I0(w_pixel_pos_y_Z[5]),
    .I1(n1174_8),
    .I2(ff_sprite_collision_7),
    .I3(w_pixel_pos_y_Z[6]) 
);
defparam n1173_s2.INIT=16'h0708;
  LUT4 n1164_s2 (
    .F(n1164_7),
    .I0(n1165_8),
    .I1(w_screen_pos_x_Z[8]),
    .I2(ff_sprite_collision_7),
    .I3(w_screen_pos_x_Z[9]) 
);
defparam n1164_s2.INIT=16'h0B04;
  LUT4 n1162_s2 (
    .F(n1162_7),
    .I0(w_screen_pos_x_Z[10]),
    .I1(n1163_12),
    .I2(ff_sprite_collision_7),
    .I3(w_screen_pos_x_Z[11]) 
);
defparam n1162_s2.INIT=16'h0708;
  LUT2 n1064_s2 (
    .F(n1064_7),
    .I0(n870_16),
    .I1(ff_color[0]) 
);
defparam n1064_s2.INIT=4'h4;
  LUT2 n1063_s2 (
    .F(n1063_7),
    .I0(n870_16),
    .I1(ff_color[1]) 
);
defparam n1063_s2.INIT=4'h4;
  LUT2 n1062_s2 (
    .F(n1062_7),
    .I0(n870_16),
    .I1(ff_color[2]) 
);
defparam n1062_s2.INIT=4'h4;
  LUT2 n1061_s2 (
    .F(n1061_7),
    .I0(n870_16),
    .I1(ff_color[3]) 
);
defparam n1061_s2.INIT=4'h4;
  LUT4 n1024_s1 (
    .F(n1024_6),
    .I0(w_screen_pos_x_Z[3]),
    .I1(n1028_7),
    .I2(w_screen_v_active),
    .I3(n1024_7) 
);
defparam n1024_s1.INIT=16'h1000;
  LUT2 n915_s4 (
    .F(n915_9),
    .I0(ff_current_plane[0]),
    .I1(ff_state_1_7) 
);
defparam n915_s4.INIT=4'h1;
  LUT3 n914_s4 (
    .F(n914_9),
    .I0(ff_state_1_7),
    .I1(ff_current_plane[1]),
    .I2(ff_current_plane[0]) 
);
defparam n914_s4.INIT=8'h14;
  LUT4 n912_s5 (
    .F(n912_10),
    .I0(ff_current_plane[2]),
    .I1(n913_10),
    .I2(ff_state_1_7),
    .I3(ff_current_plane[3]) 
);
defparam n912_s5.INIT=16'h0708;
  LUT4 n215_s2 (
    .F(n215_5),
    .I0(ff_state[1]),
    .I1(ff_state[0]),
    .I2(ff_active),
    .I3(n481_6) 
);
defparam n215_s2.INIT=16'h4000;
  LUT4 n207_s2 (
    .F(n207_5),
    .I0(ff_state[0]),
    .I1(ff_active),
    .I2(ff_state[1]),
    .I3(n481_6) 
);
defparam n207_s2.INIT=16'h4000;
  LUT4 n725_s2 (
    .F(n725_5),
    .I0(ff_state[0]),
    .I1(ff_state[1]),
    .I2(ff_active),
    .I3(n481_6) 
);
defparam n725_s2.INIT=16'h1000;
  LUT2 ff_sprite_collision_s4 (
    .F(ff_sprite_collision_7),
    .I0(n1130_48),
    .I1(n1232_20) 
);
defparam ff_sprite_collision_s4.INIT=4'h8;
  LUT3 ff_sprite_collision_s5 (
    .F(ff_sprite_collision_8),
    .I0(n373_6),
    .I1(ff_sprite_collision_9),
    .I2(ff_sprite_collision_10) 
);
defparam ff_sprite_collision_s5.INIT=8'h40;
  LUT2 n1174_s3 (
    .F(n1174_8),
    .I0(w_pixel_pos_y_Z[3]),
    .I1(w_pixel_pos_y_Z[4]) 
);
defparam n1174_s3.INIT=4'h8;
  LUT2 n1165_s3 (
    .F(n1165_8),
    .I0(w_screen_pos_x_Z[6]),
    .I1(w_screen_pos_x_Z[7]) 
);
defparam n1165_s3.INIT=4'h1;
  LUT2 n1028_s2 (
    .F(n1028_7),
    .I0(w_sprite_mode2),
    .I1(w_screen_pos_x_Z[2]) 
);
defparam n1028_s2.INIT=4'h4;
  LUT4 n1024_s2 (
    .F(n1024_7),
    .I0(n1024_8),
    .I1(n1024_9),
    .I2(n1024_10),
    .I3(n1024_11) 
);
defparam n1024_s2.INIT=16'h0100;
  LUT2 n913_s5 (
    .F(n913_10),
    .I0(ff_current_plane[1]),
    .I1(ff_current_plane[0]) 
);
defparam n913_s5.INIT=4'h8;
  LUT3 ff_sprite_collision_s6 (
    .F(ff_sprite_collision_9),
    .I0(ff_sprite_collision_11),
    .I1(reg_color0_opaque),
    .I2(w_sprite_collision) 
);
defparam ff_sprite_collision_s6.INIT=8'h0D;
  LUT4 ff_sprite_collision_s7 (
    .F(ff_sprite_collision_10),
    .I0(w_color_4[6]),
    .I1(ff_last_cc_base_pixel),
    .I2(w_color_4[5]),
    .I3(ff_pre_pixel_color_en) 
);
defparam ff_sprite_collision_s7.INIT=16'h0700;
  LUT4 n1024_s3 (
    .F(n1024_8),
    .I0(n1024_12),
    .I1(n1024_13),
    .I2(w_offset_x[8]),
    .I3(n975_9) 
);
defparam n1024_s3.INIT=16'hF53F;
  LUT4 n1024_s4 (
    .F(n1024_9),
    .I0(reg_sprite_magify),
    .I1(w_offset_x[3]),
    .I2(w_offset_x[4]),
    .I3(reg_sprite_16x16) 
);
defparam n1024_s4.INIT=16'h00F4;
  LUT3 n1024_s5 (
    .F(n1024_10),
    .I0(n1024_14),
    .I1(n1024_15),
    .I2(n1024_16) 
);
defparam n1024_s5.INIT=8'h35;
  LUT4 n1024_s6 (
    .F(n1024_11),
    .I0(w_offset_x[4]),
    .I1(reg_sprite_magify),
    .I2(n933_2),
    .I3(ff_active_34) 
);
defparam n1024_s6.INIT=16'hD000;
  LUT4 ff_sprite_collision_s8 (
    .F(ff_sprite_collision_11),
    .I0(ff_pre_pixel_color[0]),
    .I1(ff_pre_pixel_color[1]),
    .I2(ff_pre_pixel_color[2]),
    .I3(ff_pre_pixel_color[3]) 
);
defparam ff_sprite_collision_s8.INIT=16'h0001;
  LUT4 n1024_s7 (
    .F(n1024_12),
    .I0(w_offset_x[5]),
    .I1(w_color_4[7]),
    .I2(w_offset_x[6]),
    .I3(w_offset_x[7]) 
);
defparam n1024_s7.INIT=16'h0001;
  LUT4 n1024_s8 (
    .F(n1024_13),
    .I0(w_offset_x[5]),
    .I1(w_color_4[7]),
    .I2(w_offset_x[6]),
    .I3(w_offset_x[7]) 
);
defparam n1024_s8.INIT=16'h8000;
  LUT3 n1024_s9 (
    .F(n1024_14),
    .I0(w_pattern_0_445),
    .I1(w_pattern_0_443),
    .I2(n1024_17) 
);
defparam n1024_s9.INIT=8'hAC;
  LUT3 n1024_s10 (
    .F(n1024_15),
    .I0(w_pattern_0_449),
    .I1(w_pattern_0_447),
    .I2(n1024_17) 
);
defparam n1024_s10.INIT=8'hAC;
  LUT3 n1024_s11 (
    .F(n1024_16),
    .I0(w_offset_x[3]),
    .I1(w_offset_x[4]),
    .I2(reg_sprite_magify) 
);
defparam n1024_s11.INIT=8'hCA;
  LUT3 n1024_s12 (
    .F(n1024_17),
    .I0(w_offset_x[2]),
    .I1(w_offset_x[3]),
    .I2(reg_sprite_magify) 
);
defparam n1024_s12.INIT=8'hCA;
  LUT4 n913_s6 (
    .F(n913_12),
    .I0(ff_state_1_7),
    .I1(ff_current_plane[2]),
    .I2(ff_current_plane[1]),
    .I3(ff_current_plane[0]) 
);
defparam n913_s6.INIT=16'h1444;
  LUT4 n1199_s3 (
    .F(n1199_9),
    .I0(ff_status_register_pointer[0]),
    .I1(ff_status_register_pointer[1]),
    .I2(n1131_38),
    .I3(n1232_20) 
);
defparam n1199_s3.INIT=16'hEFFF;
  LUT4 ff_active_s5 (
    .F(ff_active_11),
    .I0(w_screen_pos_x_Z[12]),
    .I1(w_screen_pos_x_Z[13]),
    .I2(n1333_18),
    .I3(n1333_21) 
);
defparam ff_active_s5.INIT=16'h1000;
  LUT3 n215_s4 (
    .F(n215_8),
    .I0(w_makeup_plane[2]),
    .I1(w_makeup_plane[0]),
    .I2(w_makeup_plane[1]) 
);
defparam n215_s4.INIT=8'h80;
  LUT4 n1172_s4 (
    .F(n1172_10),
    .I0(w_pixel_pos_y_Z[5]),
    .I1(w_pixel_pos_y_Z[6]),
    .I2(w_pixel_pos_y_Z[3]),
    .I3(w_pixel_pos_y_Z[4]) 
);
defparam n1172_s4.INIT=16'h8000;
  LUT4 n1174_s4 (
    .F(n1174_10),
    .I0(ff_sprite_collision_7),
    .I1(w_pixel_pos_y_Z[5]),
    .I2(w_pixel_pos_y_Z[3]),
    .I3(w_pixel_pos_y_Z[4]) 
);
defparam n1174_s4.INIT=16'h1444;
  LUT4 n1161_s3 (
    .F(n1161_9),
    .I0(ff_sprite_collision_7),
    .I1(w_screen_pos_x_Z[6]),
    .I2(w_screen_pos_x_Z[7]),
    .I3(n1333_21) 
);
defparam n1161_s3.INIT=16'h5400;
  LUT4 n1165_s4 (
    .F(n1165_10),
    .I0(ff_sprite_collision_7),
    .I1(w_screen_pos_x_Z[8]),
    .I2(w_screen_pos_x_Z[6]),
    .I3(w_screen_pos_x_Z[7]) 
);
defparam n1165_s4.INIT=16'h1114;
  LUT4 n733_s2 (
    .F(n733_6),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n725_5) 
);
defparam n733_s2.INIT=16'h4000;
  LUT4 n538_s2 (
    .F(n538_6),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n530_7) 
);
defparam n538_s2.INIT=16'h4000;
  LUT4 n223_s2 (
    .F(n223_6),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n207_5) 
);
defparam n223_s2.INIT=16'h4000;
  LUT4 n231_s3 (
    .F(n231_7),
    .I0(n215_5),
    .I1(w_makeup_plane[0]),
    .I2(w_makeup_plane[1]),
    .I3(w_makeup_plane[2]) 
);
defparam n231_s3.INIT=16'h2000;
  LUT4 n741_s2 (
    .F(n741_6),
    .I0(w_makeup_plane[1]),
    .I1(w_makeup_plane[0]),
    .I2(w_makeup_plane[2]),
    .I3(n725_5) 
);
defparam n741_s2.INIT=16'h4000;
  LUT4 n546_s2 (
    .F(n546_6),
    .I0(w_makeup_plane[1]),
    .I1(w_makeup_plane[0]),
    .I2(w_makeup_plane[2]),
    .I3(n530_7) 
);
defparam n546_s2.INIT=16'h4000;
  LUT4 n239_s2 (
    .F(n239_6),
    .I0(w_makeup_plane[1]),
    .I1(w_makeup_plane[0]),
    .I2(w_makeup_plane[2]),
    .I3(n207_5) 
);
defparam n239_s2.INIT=16'h4000;
  LUT4 n247_s3 (
    .F(n247_7),
    .I0(n215_5),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[0]),
    .I3(w_makeup_plane[2]) 
);
defparam n247_s3.INIT=16'h2000;
  LUT4 n749_s2 (
    .F(n749_6),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n725_5) 
);
defparam n749_s2.INIT=16'h1000;
  LUT4 n554_s2 (
    .F(n554_6),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n530_7) 
);
defparam n554_s2.INIT=16'h1000;
  LUT4 n255_s2 (
    .F(n255_6),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n207_5) 
);
defparam n255_s2.INIT=16'h1000;
  LUT4 n263_s3 (
    .F(n263_7),
    .I0(n215_5),
    .I1(w_makeup_plane[0]),
    .I2(w_makeup_plane[1]),
    .I3(w_makeup_plane[2]) 
);
defparam n263_s3.INIT=16'h0200;
  LUT4 n757_s2 (
    .F(n757_6),
    .I0(w_makeup_plane[2]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[0]),
    .I3(n725_5) 
);
defparam n757_s2.INIT=16'h4000;
  LUT4 n562_s2 (
    .F(n562_6),
    .I0(w_makeup_plane[2]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[0]),
    .I3(n530_7) 
);
defparam n562_s2.INIT=16'h4000;
  LUT4 n271_s2 (
    .F(n271_6),
    .I0(w_makeup_plane[2]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[0]),
    .I3(n207_5) 
);
defparam n271_s2.INIT=16'h4000;
  LUT4 n279_s3 (
    .F(n279_7),
    .I0(n215_5),
    .I1(w_makeup_plane[2]),
    .I2(w_makeup_plane[1]),
    .I3(w_makeup_plane[0]) 
);
defparam n279_s3.INIT=16'h2000;
  LUT4 n765_s2 (
    .F(n765_6),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[2]),
    .I2(w_makeup_plane[1]),
    .I3(n725_5) 
);
defparam n765_s2.INIT=16'h1000;
  LUT4 n570_s2 (
    .F(n570_6),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[2]),
    .I2(w_makeup_plane[1]),
    .I3(n530_7) 
);
defparam n570_s2.INIT=16'h1000;
  LUT4 n287_s2 (
    .F(n287_6),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[2]),
    .I2(w_makeup_plane[1]),
    .I3(n207_5) 
);
defparam n287_s2.INIT=16'h1000;
  LUT4 n295_s3 (
    .F(n295_7),
    .I0(n215_5),
    .I1(w_makeup_plane[0]),
    .I2(w_makeup_plane[2]),
    .I3(w_makeup_plane[1]) 
);
defparam n295_s3.INIT=16'h0200;
  LUT4 n773_s2 (
    .F(n773_6),
    .I0(w_makeup_plane[1]),
    .I1(w_makeup_plane[2]),
    .I2(w_makeup_plane[0]),
    .I3(n725_5) 
);
defparam n773_s2.INIT=16'h1000;
  LUT4 n578_s2 (
    .F(n578_6),
    .I0(w_makeup_plane[1]),
    .I1(w_makeup_plane[2]),
    .I2(w_makeup_plane[0]),
    .I3(n530_7) 
);
defparam n578_s2.INIT=16'h1000;
  LUT4 n303_s2 (
    .F(n303_6),
    .I0(w_makeup_plane[1]),
    .I1(w_makeup_plane[2]),
    .I2(w_makeup_plane[0]),
    .I3(n207_5) 
);
defparam n303_s2.INIT=16'h1000;
  LUT4 n311_s3 (
    .F(n311_7),
    .I0(n215_5),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(w_makeup_plane[0]) 
);
defparam n311_s3.INIT=16'h0200;
  LUT4 n781_s2 (
    .F(n781_6),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n725_5) 
);
defparam n781_s2.INIT=16'h0100;
  LUT4 n586_s2 (
    .F(n586_6),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n530_7) 
);
defparam n586_s2.INIT=16'h0100;
  LUT4 n319_s2 (
    .F(n319_6),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n207_5) 
);
defparam n319_s2.INIT=16'h0100;
  LUT4 n327_s3 (
    .F(n327_7),
    .I0(n215_5),
    .I1(w_makeup_plane[0]),
    .I2(w_makeup_plane[1]),
    .I3(w_makeup_plane[2]) 
);
defparam n327_s3.INIT=16'h0002;
  LUT4 n1163_s5 (
    .F(n1163_12),
    .I0(w_screen_pos_x_Z[6]),
    .I1(w_screen_pos_x_Z[7]),
    .I2(w_screen_pos_x_Z[8]),
    .I3(w_screen_pos_x_Z[9]) 
);
defparam n1163_s5.INIT=16'hE000;
  LUT4 n1025_s2 (
    .F(n1025_8),
    .I0(w_screen_pos_x_Z[3]),
    .I1(w_sprite_mode2),
    .I2(w_screen_pos_x_Z[2]),
    .I3(w_color_4[3]) 
);
defparam n1025_s2.INIT=16'h4500;
  LUT4 n1026_s2 (
    .F(n1026_8),
    .I0(w_screen_pos_x_Z[3]),
    .I1(w_sprite_mode2),
    .I2(w_screen_pos_x_Z[2]),
    .I3(w_color_4[2]) 
);
defparam n1026_s2.INIT=16'h4500;
  LUT4 n1027_s2 (
    .F(n1027_8),
    .I0(w_screen_pos_x_Z[3]),
    .I1(w_sprite_mode2),
    .I2(w_screen_pos_x_Z[2]),
    .I3(w_color_4[1]) 
);
defparam n1027_s2.INIT=16'h4500;
  LUT4 n1028_s3 (
    .F(n1028_9),
    .I0(w_screen_pos_x_Z[3]),
    .I1(w_sprite_mode2),
    .I2(w_screen_pos_x_Z[2]),
    .I3(w_color_4[0]) 
);
defparam n1028_s3.INIT=16'h4500;
  LUT4 n530_s3 (
    .F(n530_7),
    .I0(ff_active),
    .I1(n481_6),
    .I2(ff_state[0]),
    .I3(ff_state[1]) 
);
defparam n530_s3.INIT=16'h8000;
  LUT4 n902_s3 (
    .F(n902_9),
    .I0(ff_active_11),
    .I1(ff_active_34),
    .I2(reg_display_on),
    .I3(n870_16) 
);
defparam n902_s3.INIT=16'hF044;
  LUT4 n1060_s4 (
    .F(n1060_10),
    .I0(n373_6),
    .I1(ff_pre_pixel_color_en),
    .I2(ff_color_en),
    .I3(n870_16) 
);
defparam n1060_s4.INIT=16'h00F4;
  LUT3 ff_pre_pixel_color_en_s6 (
    .F(ff_pre_pixel_color_en_14),
    .I0(n870_16),
    .I1(n373_6),
    .I2(ff_pre_pixel_color_en) 
);
defparam ff_pre_pixel_color_en_s6.INIT=8'hEF;
  LUT4 n1249_s3 (
    .F(n1249_9),
    .I0(ff_pre_pixel_color_en),
    .I1(n373_6),
    .I2(ff_last_cc_base_pixel),
    .I3(w_color_4[6]) 
);
defparam n1249_s3.INIT=16'h30DC;
  LUT4 n1272_s4 (
    .F(n1272_10),
    .I0(ff_pixel_color_en),
    .I1(ff_pre_pixel_color_en),
    .I2(n870_16),
    .I3(n373_6) 
);
defparam n1272_s4.INIT=16'h0C0A;
  LUT4 n1273_s4 (
    .F(n1273_10),
    .I0(ff_pixel_color[3]),
    .I1(ff_pre_pixel_color[3]),
    .I2(n870_16),
    .I3(n373_6) 
);
defparam n1273_s4.INIT=16'h0C0A;
  LUT4 n1274_s4 (
    .F(n1274_10),
    .I0(ff_pixel_color[2]),
    .I1(ff_pre_pixel_color[2]),
    .I2(n870_16),
    .I3(n373_6) 
);
defparam n1274_s4.INIT=16'h0C0A;
  LUT4 n1275_s4 (
    .F(n1275_10),
    .I0(ff_pixel_color[1]),
    .I1(ff_pre_pixel_color[1]),
    .I2(n870_16),
    .I3(n373_6) 
);
defparam n1275_s4.INIT=16'h0C0A;
  LUT4 n1276_s4 (
    .F(n1276_10),
    .I0(ff_pixel_color[0]),
    .I1(ff_pre_pixel_color[0]),
    .I2(n870_16),
    .I3(n373_6) 
);
defparam n1276_s4.INIT=16'h0C0A;
  LUT4 n215_s5 (
    .F(n215_10),
    .I0(n215_5),
    .I1(w_makeup_plane[2]),
    .I2(w_makeup_plane[0]),
    .I3(w_makeup_plane[1]) 
);
defparam n215_s5.INIT=16'h8000;
  LUT4 n207_s3 (
    .F(n207_7),
    .I0(w_makeup_plane[2]),
    .I1(w_makeup_plane[0]),
    .I2(w_makeup_plane[1]),
    .I3(n207_5) 
);
defparam n207_s3.INIT=16'h8000;
  LUT4 n530_s4 (
    .F(n530_9),
    .I0(w_makeup_plane[2]),
    .I1(w_makeup_plane[0]),
    .I2(w_makeup_plane[1]),
    .I3(n530_7) 
);
defparam n530_s4.INIT=16'h8000;
  LUT4 n725_s3 (
    .F(n725_7),
    .I0(w_makeup_plane[2]),
    .I1(w_makeup_plane[0]),
    .I2(w_makeup_plane[1]),
    .I3(n725_5) 
);
defparam n725_s3.INIT=16'h8000;
  LUT4 n1163_s6 (
    .F(n1163_14),
    .I0(n1130_48),
    .I1(n1232_20),
    .I2(w_screen_pos_x_Z[10]),
    .I3(n1163_12) 
);
defparam n1163_s6.INIT=16'h0770;
  LUT4 n1166_s3 (
    .F(n1166_9),
    .I0(n1130_48),
    .I1(n1232_20),
    .I2(w_screen_pos_x_Z[7]),
    .I3(w_screen_pos_x_Z[6]) 
);
defparam n1166_s3.INIT=16'h7007;
  LUT3 n1167_s4 (
    .F(n1167_10),
    .I0(w_screen_pos_x_Z[6]),
    .I1(n1130_48),
    .I2(n1232_20) 
);
defparam n1167_s4.INIT=8'h15;
  LUT3 n1168_s3 (
    .F(n1168_9),
    .I0(n1130_48),
    .I1(n1232_20),
    .I2(w_screen_pos_x_Z[5]) 
);
defparam n1168_s3.INIT=8'h70;
  LUT3 n1169_s3 (
    .F(n1169_9),
    .I0(n1130_48),
    .I1(n1232_20),
    .I2(w_screen_pos_x_Z[4]) 
);
defparam n1169_s3.INIT=8'h70;
  LUT4 n1171_s3 (
    .F(n1171_9),
    .I0(n1130_48),
    .I1(n1232_20),
    .I2(w_pixel_pos_y_Z[7]),
    .I3(n1172_10) 
);
defparam n1171_s3.INIT=16'h7000;
  LUT4 n1172_s5 (
    .F(n1172_12),
    .I0(n1130_48),
    .I1(n1232_20),
    .I2(w_pixel_pos_y_Z[7]),
    .I3(n1172_10) 
);
defparam n1172_s5.INIT=16'h0770;
  LUT4 n1175_s3 (
    .F(n1175_9),
    .I0(n1130_48),
    .I1(n1232_20),
    .I2(w_pixel_pos_y_Z[3]),
    .I3(w_pixel_pos_y_Z[4]) 
);
defparam n1175_s3.INIT=16'h0770;
  LUT3 n1176_s3 (
    .F(n1176_9),
    .I0(w_pixel_pos_y_Z[3]),
    .I1(n1130_48),
    .I2(n1232_20) 
);
defparam n1176_s3.INIT=8'h15;
  LUT3 n1177_s3 (
    .F(n1177_9),
    .I0(n1130_48),
    .I1(n1232_20),
    .I2(w_pixel_pos_y_Z[2]) 
);
defparam n1177_s3.INIT=8'h70;
  LUT3 n1178_s3 (
    .F(n1178_9),
    .I0(n1130_48),
    .I1(n1232_20),
    .I2(w_pixel_pos_y_Z[1]) 
);
defparam n1178_s3.INIT=8'h70;
  LUT3 n1179_s3 (
    .F(n1179_9),
    .I0(n1130_48),
    .I1(n1232_20),
    .I2(w_pixel_pos_y_Z[0]) 
);
defparam n1179_s3.INIT=8'h70;
  LUT4 ff_sprite_collision_x_8_s5 (
    .F(ff_sprite_collision_x_8_9),
    .I0(ff_sprite_collision_8),
    .I1(n1130_48),
    .I2(n1232_20),
    .I3(n1199_9) 
);
defparam ff_sprite_collision_x_8_s5.INIT=16'hEA00;
  LUT4 ff_sprite_collision_s9 (
    .F(ff_sprite_collision_13),
    .I0(n1130_48),
    .I1(n1232_20),
    .I2(ff_sprite_collision_8),
    .I3(n1199_9) 
);
defparam ff_sprite_collision_s9.INIT=16'h70FF;
  DFFCE ff_pattern0_14_s0 (
    .Q(ff_pattern0[14]),
    .D(w_pattern[1]),
    .CLK(clk85m),
    .CE(n319_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_13_s0 (
    .Q(ff_pattern0[13]),
    .D(w_pattern[2]),
    .CLK(clk85m),
    .CE(n319_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_12_s0 (
    .Q(ff_pattern0[12]),
    .D(w_pattern[3]),
    .CLK(clk85m),
    .CE(n319_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_11_s0 (
    .Q(ff_pattern0[11]),
    .D(w_pattern[4]),
    .CLK(clk85m),
    .CE(n319_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_10_s0 (
    .Q(ff_pattern0[10]),
    .D(w_pattern[5]),
    .CLK(clk85m),
    .CE(n319_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_9_s0 (
    .Q(ff_pattern0[9]),
    .D(w_pattern[6]),
    .CLK(clk85m),
    .CE(n319_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_8_s0 (
    .Q(ff_pattern0[8]),
    .D(w_pattern[7]),
    .CLK(clk85m),
    .CE(n319_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_7_s0 (
    .Q(ff_pattern0[7]),
    .D(w_pattern[0]),
    .CLK(clk85m),
    .CE(n327_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_6_s0 (
    .Q(ff_pattern0[6]),
    .D(w_pattern[1]),
    .CLK(clk85m),
    .CE(n327_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_5_s0 (
    .Q(ff_pattern0[5]),
    .D(w_pattern[2]),
    .CLK(clk85m),
    .CE(n327_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_4_s0 (
    .Q(ff_pattern0[4]),
    .D(w_pattern[3]),
    .CLK(clk85m),
    .CE(n327_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_3_s0 (
    .Q(ff_pattern0[3]),
    .D(w_pattern[4]),
    .CLK(clk85m),
    .CE(n327_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_2_s0 (
    .Q(ff_pattern0[2]),
    .D(w_pattern[5]),
    .CLK(clk85m),
    .CE(n327_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_1_s0 (
    .Q(ff_pattern0[1]),
    .D(w_pattern[6]),
    .CLK(clk85m),
    .CE(n327_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_0_s0 (
    .Q(ff_pattern0[0]),
    .D(w_pattern[7]),
    .CLK(clk85m),
    .CE(n327_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_15_s0 (
    .Q(ff_pattern1[15]),
    .D(w_pattern[0]),
    .CLK(clk85m),
    .CE(n303_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_14_s0 (
    .Q(ff_pattern1[14]),
    .D(w_pattern[1]),
    .CLK(clk85m),
    .CE(n303_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_13_s0 (
    .Q(ff_pattern1[13]),
    .D(w_pattern[2]),
    .CLK(clk85m),
    .CE(n303_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_12_s0 (
    .Q(ff_pattern1[12]),
    .D(w_pattern[3]),
    .CLK(clk85m),
    .CE(n303_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_11_s0 (
    .Q(ff_pattern1[11]),
    .D(w_pattern[4]),
    .CLK(clk85m),
    .CE(n303_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_10_s0 (
    .Q(ff_pattern1[10]),
    .D(w_pattern[5]),
    .CLK(clk85m),
    .CE(n303_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_9_s0 (
    .Q(ff_pattern1[9]),
    .D(w_pattern[6]),
    .CLK(clk85m),
    .CE(n303_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_8_s0 (
    .Q(ff_pattern1[8]),
    .D(w_pattern[7]),
    .CLK(clk85m),
    .CE(n303_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_7_s0 (
    .Q(ff_pattern1[7]),
    .D(w_pattern[0]),
    .CLK(clk85m),
    .CE(n311_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_6_s0 (
    .Q(ff_pattern1[6]),
    .D(w_pattern[1]),
    .CLK(clk85m),
    .CE(n311_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_5_s0 (
    .Q(ff_pattern1[5]),
    .D(w_pattern[2]),
    .CLK(clk85m),
    .CE(n311_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_4_s0 (
    .Q(ff_pattern1[4]),
    .D(w_pattern[3]),
    .CLK(clk85m),
    .CE(n311_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_3_s0 (
    .Q(ff_pattern1[3]),
    .D(w_pattern[4]),
    .CLK(clk85m),
    .CE(n311_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_2_s0 (
    .Q(ff_pattern1[2]),
    .D(w_pattern[5]),
    .CLK(clk85m),
    .CE(n311_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_1_s0 (
    .Q(ff_pattern1[1]),
    .D(w_pattern[6]),
    .CLK(clk85m),
    .CE(n311_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_0_s0 (
    .Q(ff_pattern1[0]),
    .D(w_pattern[7]),
    .CLK(clk85m),
    .CE(n311_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_15_s0 (
    .Q(ff_pattern2[15]),
    .D(w_pattern[0]),
    .CLK(clk85m),
    .CE(n287_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_14_s0 (
    .Q(ff_pattern2[14]),
    .D(w_pattern[1]),
    .CLK(clk85m),
    .CE(n287_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_13_s0 (
    .Q(ff_pattern2[13]),
    .D(w_pattern[2]),
    .CLK(clk85m),
    .CE(n287_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_12_s0 (
    .Q(ff_pattern2[12]),
    .D(w_pattern[3]),
    .CLK(clk85m),
    .CE(n287_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_11_s0 (
    .Q(ff_pattern2[11]),
    .D(w_pattern[4]),
    .CLK(clk85m),
    .CE(n287_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_10_s0 (
    .Q(ff_pattern2[10]),
    .D(w_pattern[5]),
    .CLK(clk85m),
    .CE(n287_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_9_s0 (
    .Q(ff_pattern2[9]),
    .D(w_pattern[6]),
    .CLK(clk85m),
    .CE(n287_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_8_s0 (
    .Q(ff_pattern2[8]),
    .D(w_pattern[7]),
    .CLK(clk85m),
    .CE(n287_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_7_s0 (
    .Q(ff_pattern2[7]),
    .D(w_pattern[0]),
    .CLK(clk85m),
    .CE(n295_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_6_s0 (
    .Q(ff_pattern2[6]),
    .D(w_pattern[1]),
    .CLK(clk85m),
    .CE(n295_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_5_s0 (
    .Q(ff_pattern2[5]),
    .D(w_pattern[2]),
    .CLK(clk85m),
    .CE(n295_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_4_s0 (
    .Q(ff_pattern2[4]),
    .D(w_pattern[3]),
    .CLK(clk85m),
    .CE(n295_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_3_s0 (
    .Q(ff_pattern2[3]),
    .D(w_pattern[4]),
    .CLK(clk85m),
    .CE(n295_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_2_s0 (
    .Q(ff_pattern2[2]),
    .D(w_pattern[5]),
    .CLK(clk85m),
    .CE(n295_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_1_s0 (
    .Q(ff_pattern2[1]),
    .D(w_pattern[6]),
    .CLK(clk85m),
    .CE(n295_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_0_s0 (
    .Q(ff_pattern2[0]),
    .D(w_pattern[7]),
    .CLK(clk85m),
    .CE(n295_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_15_s0 (
    .Q(ff_pattern3[15]),
    .D(w_pattern[0]),
    .CLK(clk85m),
    .CE(n271_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_14_s0 (
    .Q(ff_pattern3[14]),
    .D(w_pattern[1]),
    .CLK(clk85m),
    .CE(n271_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_13_s0 (
    .Q(ff_pattern3[13]),
    .D(w_pattern[2]),
    .CLK(clk85m),
    .CE(n271_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_12_s0 (
    .Q(ff_pattern3[12]),
    .D(w_pattern[3]),
    .CLK(clk85m),
    .CE(n271_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_11_s0 (
    .Q(ff_pattern3[11]),
    .D(w_pattern[4]),
    .CLK(clk85m),
    .CE(n271_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_10_s0 (
    .Q(ff_pattern3[10]),
    .D(w_pattern[5]),
    .CLK(clk85m),
    .CE(n271_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_9_s0 (
    .Q(ff_pattern3[9]),
    .D(w_pattern[6]),
    .CLK(clk85m),
    .CE(n271_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_8_s0 (
    .Q(ff_pattern3[8]),
    .D(w_pattern[7]),
    .CLK(clk85m),
    .CE(n271_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_7_s0 (
    .Q(ff_pattern3[7]),
    .D(w_pattern[0]),
    .CLK(clk85m),
    .CE(n279_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_6_s0 (
    .Q(ff_pattern3[6]),
    .D(w_pattern[1]),
    .CLK(clk85m),
    .CE(n279_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_5_s0 (
    .Q(ff_pattern3[5]),
    .D(w_pattern[2]),
    .CLK(clk85m),
    .CE(n279_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_4_s0 (
    .Q(ff_pattern3[4]),
    .D(w_pattern[3]),
    .CLK(clk85m),
    .CE(n279_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_3_s0 (
    .Q(ff_pattern3[3]),
    .D(w_pattern[4]),
    .CLK(clk85m),
    .CE(n279_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_2_s0 (
    .Q(ff_pattern3[2]),
    .D(w_pattern[5]),
    .CLK(clk85m),
    .CE(n279_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_1_s0 (
    .Q(ff_pattern3[1]),
    .D(w_pattern[6]),
    .CLK(clk85m),
    .CE(n279_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_0_s0 (
    .Q(ff_pattern3[0]),
    .D(w_pattern[7]),
    .CLK(clk85m),
    .CE(n279_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_15_s0 (
    .Q(ff_pattern4[15]),
    .D(w_pattern[0]),
    .CLK(clk85m),
    .CE(n255_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_14_s0 (
    .Q(ff_pattern4[14]),
    .D(w_pattern[1]),
    .CLK(clk85m),
    .CE(n255_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_13_s0 (
    .Q(ff_pattern4[13]),
    .D(w_pattern[2]),
    .CLK(clk85m),
    .CE(n255_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_12_s0 (
    .Q(ff_pattern4[12]),
    .D(w_pattern[3]),
    .CLK(clk85m),
    .CE(n255_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_11_s0 (
    .Q(ff_pattern4[11]),
    .D(w_pattern[4]),
    .CLK(clk85m),
    .CE(n255_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_10_s0 (
    .Q(ff_pattern4[10]),
    .D(w_pattern[5]),
    .CLK(clk85m),
    .CE(n255_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_9_s0 (
    .Q(ff_pattern4[9]),
    .D(w_pattern[6]),
    .CLK(clk85m),
    .CE(n255_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_8_s0 (
    .Q(ff_pattern4[8]),
    .D(w_pattern[7]),
    .CLK(clk85m),
    .CE(n255_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_7_s0 (
    .Q(ff_pattern4[7]),
    .D(w_pattern[0]),
    .CLK(clk85m),
    .CE(n263_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_6_s0 (
    .Q(ff_pattern4[6]),
    .D(w_pattern[1]),
    .CLK(clk85m),
    .CE(n263_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_5_s0 (
    .Q(ff_pattern4[5]),
    .D(w_pattern[2]),
    .CLK(clk85m),
    .CE(n263_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_4_s0 (
    .Q(ff_pattern4[4]),
    .D(w_pattern[3]),
    .CLK(clk85m),
    .CE(n263_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_3_s0 (
    .Q(ff_pattern4[3]),
    .D(w_pattern[4]),
    .CLK(clk85m),
    .CE(n263_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_2_s0 (
    .Q(ff_pattern4[2]),
    .D(w_pattern[5]),
    .CLK(clk85m),
    .CE(n263_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_1_s0 (
    .Q(ff_pattern4[1]),
    .D(w_pattern[6]),
    .CLK(clk85m),
    .CE(n263_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_0_s0 (
    .Q(ff_pattern4[0]),
    .D(w_pattern[7]),
    .CLK(clk85m),
    .CE(n263_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_15_s0 (
    .Q(ff_pattern5[15]),
    .D(w_pattern[0]),
    .CLK(clk85m),
    .CE(n239_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_14_s0 (
    .Q(ff_pattern5[14]),
    .D(w_pattern[1]),
    .CLK(clk85m),
    .CE(n239_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_13_s0 (
    .Q(ff_pattern5[13]),
    .D(w_pattern[2]),
    .CLK(clk85m),
    .CE(n239_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_12_s0 (
    .Q(ff_pattern5[12]),
    .D(w_pattern[3]),
    .CLK(clk85m),
    .CE(n239_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_11_s0 (
    .Q(ff_pattern5[11]),
    .D(w_pattern[4]),
    .CLK(clk85m),
    .CE(n239_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_10_s0 (
    .Q(ff_pattern5[10]),
    .D(w_pattern[5]),
    .CLK(clk85m),
    .CE(n239_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_9_s0 (
    .Q(ff_pattern5[9]),
    .D(w_pattern[6]),
    .CLK(clk85m),
    .CE(n239_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_8_s0 (
    .Q(ff_pattern5[8]),
    .D(w_pattern[7]),
    .CLK(clk85m),
    .CE(n239_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_7_s0 (
    .Q(ff_pattern5[7]),
    .D(w_pattern[0]),
    .CLK(clk85m),
    .CE(n247_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_6_s0 (
    .Q(ff_pattern5[6]),
    .D(w_pattern[1]),
    .CLK(clk85m),
    .CE(n247_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_5_s0 (
    .Q(ff_pattern5[5]),
    .D(w_pattern[2]),
    .CLK(clk85m),
    .CE(n247_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_4_s0 (
    .Q(ff_pattern5[4]),
    .D(w_pattern[3]),
    .CLK(clk85m),
    .CE(n247_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_3_s0 (
    .Q(ff_pattern5[3]),
    .D(w_pattern[4]),
    .CLK(clk85m),
    .CE(n247_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_2_s0 (
    .Q(ff_pattern5[2]),
    .D(w_pattern[5]),
    .CLK(clk85m),
    .CE(n247_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_1_s0 (
    .Q(ff_pattern5[1]),
    .D(w_pattern[6]),
    .CLK(clk85m),
    .CE(n247_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_0_s0 (
    .Q(ff_pattern5[0]),
    .D(w_pattern[7]),
    .CLK(clk85m),
    .CE(n247_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_15_s0 (
    .Q(ff_pattern6[15]),
    .D(w_pattern[0]),
    .CLK(clk85m),
    .CE(n223_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_14_s0 (
    .Q(ff_pattern6[14]),
    .D(w_pattern[1]),
    .CLK(clk85m),
    .CE(n223_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_13_s0 (
    .Q(ff_pattern6[13]),
    .D(w_pattern[2]),
    .CLK(clk85m),
    .CE(n223_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_12_s0 (
    .Q(ff_pattern6[12]),
    .D(w_pattern[3]),
    .CLK(clk85m),
    .CE(n223_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_11_s0 (
    .Q(ff_pattern6[11]),
    .D(w_pattern[4]),
    .CLK(clk85m),
    .CE(n223_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_10_s0 (
    .Q(ff_pattern6[10]),
    .D(w_pattern[5]),
    .CLK(clk85m),
    .CE(n223_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_9_s0 (
    .Q(ff_pattern6[9]),
    .D(w_pattern[6]),
    .CLK(clk85m),
    .CE(n223_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_8_s0 (
    .Q(ff_pattern6[8]),
    .D(w_pattern[7]),
    .CLK(clk85m),
    .CE(n223_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_7_s0 (
    .Q(ff_pattern6[7]),
    .D(w_pattern[0]),
    .CLK(clk85m),
    .CE(n231_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_6_s0 (
    .Q(ff_pattern6[6]),
    .D(w_pattern[1]),
    .CLK(clk85m),
    .CE(n231_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_5_s0 (
    .Q(ff_pattern6[5]),
    .D(w_pattern[2]),
    .CLK(clk85m),
    .CE(n231_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_4_s0 (
    .Q(ff_pattern6[4]),
    .D(w_pattern[3]),
    .CLK(clk85m),
    .CE(n231_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_3_s0 (
    .Q(ff_pattern6[3]),
    .D(w_pattern[4]),
    .CLK(clk85m),
    .CE(n231_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_2_s0 (
    .Q(ff_pattern6[2]),
    .D(w_pattern[5]),
    .CLK(clk85m),
    .CE(n231_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_1_s0 (
    .Q(ff_pattern6[1]),
    .D(w_pattern[6]),
    .CLK(clk85m),
    .CE(n231_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_0_s0 (
    .Q(ff_pattern6[0]),
    .D(w_pattern[7]),
    .CLK(clk85m),
    .CE(n231_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_15_s0 (
    .Q(ff_pattern7[15]),
    .D(w_pattern[0]),
    .CLK(clk85m),
    .CE(n207_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_14_s0 (
    .Q(ff_pattern7[14]),
    .D(w_pattern[1]),
    .CLK(clk85m),
    .CE(n207_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_13_s0 (
    .Q(ff_pattern7[13]),
    .D(w_pattern[2]),
    .CLK(clk85m),
    .CE(n207_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_12_s0 (
    .Q(ff_pattern7[12]),
    .D(w_pattern[3]),
    .CLK(clk85m),
    .CE(n207_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_11_s0 (
    .Q(ff_pattern7[11]),
    .D(w_pattern[4]),
    .CLK(clk85m),
    .CE(n207_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_10_s0 (
    .Q(ff_pattern7[10]),
    .D(w_pattern[5]),
    .CLK(clk85m),
    .CE(n207_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_9_s0 (
    .Q(ff_pattern7[9]),
    .D(w_pattern[6]),
    .CLK(clk85m),
    .CE(n207_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_8_s0 (
    .Q(ff_pattern7[8]),
    .D(w_pattern[7]),
    .CLK(clk85m),
    .CE(n207_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_7_s0 (
    .Q(ff_pattern7[7]),
    .D(w_pattern[0]),
    .CLK(clk85m),
    .CE(n215_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_6_s0 (
    .Q(ff_pattern7[6]),
    .D(w_pattern[1]),
    .CLK(clk85m),
    .CE(n215_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_5_s0 (
    .Q(ff_pattern7[5]),
    .D(w_pattern[2]),
    .CLK(clk85m),
    .CE(n215_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_4_s0 (
    .Q(ff_pattern7[4]),
    .D(w_pattern[3]),
    .CLK(clk85m),
    .CE(n215_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_3_s0 (
    .Q(ff_pattern7[3]),
    .D(w_pattern[4]),
    .CLK(clk85m),
    .CE(n215_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_2_s0 (
    .Q(ff_pattern7[2]),
    .D(w_pattern[5]),
    .CLK(clk85m),
    .CE(n215_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_1_s0 (
    .Q(ff_pattern7[1]),
    .D(w_pattern[6]),
    .CLK(clk85m),
    .CE(n215_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_0_s0 (
    .Q(ff_pattern7[0]),
    .D(w_pattern[7]),
    .CLK(clk85m),
    .CE(n215_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_color0_7_s0 (
    .Q(ff_color0[7]),
    .D(w_color_7),
    .CLK(clk85m),
    .CE(n586_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color0_6_s0 (
    .Q(ff_color0[6]),
    .D(w_color_6),
    .CLK(clk85m),
    .CE(n586_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color0_5_s0 (
    .Q(ff_color0[5]),
    .D(w_color_5),
    .CLK(clk85m),
    .CE(n586_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color0_3_s0 (
    .Q(ff_color0[3]),
    .D(w_color_3),
    .CLK(clk85m),
    .CE(n586_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color0_2_s0 (
    .Q(ff_color0[2]),
    .D(w_color_2),
    .CLK(clk85m),
    .CE(n586_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color0_1_s0 (
    .Q(ff_color0[1]),
    .D(w_color_1),
    .CLK(clk85m),
    .CE(n586_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color0_0_s0 (
    .Q(ff_color0[0]),
    .D(w_color_0),
    .CLK(clk85m),
    .CE(n586_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color1_7_s0 (
    .Q(ff_color1[7]),
    .D(w_color_7),
    .CLK(clk85m),
    .CE(n578_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color1_6_s0 (
    .Q(ff_color1[6]),
    .D(w_color_6),
    .CLK(clk85m),
    .CE(n578_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color1_5_s0 (
    .Q(ff_color1[5]),
    .D(w_color_5),
    .CLK(clk85m),
    .CE(n578_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color1_3_s0 (
    .Q(ff_color1[3]),
    .D(w_color_3),
    .CLK(clk85m),
    .CE(n578_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color1_2_s0 (
    .Q(ff_color1[2]),
    .D(w_color_2),
    .CLK(clk85m),
    .CE(n578_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color1_1_s0 (
    .Q(ff_color1[1]),
    .D(w_color_1),
    .CLK(clk85m),
    .CE(n578_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color1_0_s0 (
    .Q(ff_color1[0]),
    .D(w_color_0),
    .CLK(clk85m),
    .CE(n578_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color2_7_s0 (
    .Q(ff_color2[7]),
    .D(w_color_7),
    .CLK(clk85m),
    .CE(n570_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color2_6_s0 (
    .Q(ff_color2[6]),
    .D(w_color_6),
    .CLK(clk85m),
    .CE(n570_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color2_5_s0 (
    .Q(ff_color2[5]),
    .D(w_color_5),
    .CLK(clk85m),
    .CE(n570_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color2_3_s0 (
    .Q(ff_color2[3]),
    .D(w_color_3),
    .CLK(clk85m),
    .CE(n570_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color2_2_s0 (
    .Q(ff_color2[2]),
    .D(w_color_2),
    .CLK(clk85m),
    .CE(n570_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color2_1_s0 (
    .Q(ff_color2[1]),
    .D(w_color_1),
    .CLK(clk85m),
    .CE(n570_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color2_0_s0 (
    .Q(ff_color2[0]),
    .D(w_color_0),
    .CLK(clk85m),
    .CE(n570_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color3_7_s0 (
    .Q(ff_color3[7]),
    .D(w_color_7),
    .CLK(clk85m),
    .CE(n562_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color3_6_s0 (
    .Q(ff_color3[6]),
    .D(w_color_6),
    .CLK(clk85m),
    .CE(n562_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color3_5_s0 (
    .Q(ff_color3[5]),
    .D(w_color_5),
    .CLK(clk85m),
    .CE(n562_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color3_3_s0 (
    .Q(ff_color3[3]),
    .D(w_color_3),
    .CLK(clk85m),
    .CE(n562_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color3_2_s0 (
    .Q(ff_color3[2]),
    .D(w_color_2),
    .CLK(clk85m),
    .CE(n562_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color3_1_s0 (
    .Q(ff_color3[1]),
    .D(w_color_1),
    .CLK(clk85m),
    .CE(n562_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color3_0_s0 (
    .Q(ff_color3[0]),
    .D(w_color_0),
    .CLK(clk85m),
    .CE(n562_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color4_7_s0 (
    .Q(ff_color4[7]),
    .D(w_color_7),
    .CLK(clk85m),
    .CE(n554_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color4_6_s0 (
    .Q(ff_color4[6]),
    .D(w_color_6),
    .CLK(clk85m),
    .CE(n554_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color4_5_s0 (
    .Q(ff_color4[5]),
    .D(w_color_5),
    .CLK(clk85m),
    .CE(n554_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color4_3_s0 (
    .Q(ff_color4[3]),
    .D(w_color_3),
    .CLK(clk85m),
    .CE(n554_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color4_2_s0 (
    .Q(ff_color4[2]),
    .D(w_color_2),
    .CLK(clk85m),
    .CE(n554_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color4_1_s0 (
    .Q(ff_color4[1]),
    .D(w_color_1),
    .CLK(clk85m),
    .CE(n554_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color4_0_s0 (
    .Q(ff_color4[0]),
    .D(w_color_0),
    .CLK(clk85m),
    .CE(n554_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color5_7_s0 (
    .Q(ff_color5[7]),
    .D(w_color_7),
    .CLK(clk85m),
    .CE(n546_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color5_6_s0 (
    .Q(ff_color5[6]),
    .D(w_color_6),
    .CLK(clk85m),
    .CE(n546_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color5_5_s0 (
    .Q(ff_color5[5]),
    .D(w_color_5),
    .CLK(clk85m),
    .CE(n546_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color5_3_s0 (
    .Q(ff_color5[3]),
    .D(w_color_3),
    .CLK(clk85m),
    .CE(n546_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color5_2_s0 (
    .Q(ff_color5[2]),
    .D(w_color_2),
    .CLK(clk85m),
    .CE(n546_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color5_1_s0 (
    .Q(ff_color5[1]),
    .D(w_color_1),
    .CLK(clk85m),
    .CE(n546_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color5_0_s0 (
    .Q(ff_color5[0]),
    .D(w_color_0),
    .CLK(clk85m),
    .CE(n546_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color6_7_s0 (
    .Q(ff_color6[7]),
    .D(w_color_7),
    .CLK(clk85m),
    .CE(n538_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color6_6_s0 (
    .Q(ff_color6[6]),
    .D(w_color_6),
    .CLK(clk85m),
    .CE(n538_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color6_5_s0 (
    .Q(ff_color6[5]),
    .D(w_color_5),
    .CLK(clk85m),
    .CE(n538_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color6_3_s0 (
    .Q(ff_color6[3]),
    .D(w_color_3),
    .CLK(clk85m),
    .CE(n538_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color6_2_s0 (
    .Q(ff_color6[2]),
    .D(w_color_2),
    .CLK(clk85m),
    .CE(n538_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color6_1_s0 (
    .Q(ff_color6[1]),
    .D(w_color_1),
    .CLK(clk85m),
    .CE(n538_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color6_0_s0 (
    .Q(ff_color6[0]),
    .D(w_color_0),
    .CLK(clk85m),
    .CE(n538_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color7_7_s0 (
    .Q(ff_color7[7]),
    .D(w_color_7),
    .CLK(clk85m),
    .CE(n530_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_color7_6_s0 (
    .Q(ff_color7[6]),
    .D(w_color_6),
    .CLK(clk85m),
    .CE(n530_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_color7_5_s0 (
    .Q(ff_color7[5]),
    .D(w_color_5),
    .CLK(clk85m),
    .CE(n530_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_color7_3_s0 (
    .Q(ff_color7[3]),
    .D(w_color_3),
    .CLK(clk85m),
    .CE(n530_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_color7_2_s0 (
    .Q(ff_color7[2]),
    .D(w_color_2),
    .CLK(clk85m),
    .CE(n530_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_color7_1_s0 (
    .Q(ff_color7[1]),
    .D(w_color_1),
    .CLK(clk85m),
    .CE(n530_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_color7_0_s0 (
    .Q(ff_color7[0]),
    .D(w_color_0),
    .CLK(clk85m),
    .CE(n530_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_x0_7_s0 (
    .Q(ff_x0[7]),
    .D(w_plane_x[7]),
    .CLK(clk85m),
    .CE(n781_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x0_6_s0 (
    .Q(ff_x0[6]),
    .D(w_plane_x[6]),
    .CLK(clk85m),
    .CE(n781_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x0_5_s0 (
    .Q(ff_x0[5]),
    .D(w_plane_x[5]),
    .CLK(clk85m),
    .CE(n781_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x0_4_s0 (
    .Q(ff_x0[4]),
    .D(w_plane_x[4]),
    .CLK(clk85m),
    .CE(n781_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x0_3_s0 (
    .Q(ff_x0[3]),
    .D(w_plane_x[3]),
    .CLK(clk85m),
    .CE(n781_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x0_2_s0 (
    .Q(ff_x0[2]),
    .D(w_plane_x[2]),
    .CLK(clk85m),
    .CE(n781_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x0_1_s0 (
    .Q(ff_x0[1]),
    .D(w_plane_x[1]),
    .CLK(clk85m),
    .CE(n781_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x0_0_s0 (
    .Q(ff_x0[0]),
    .D(w_plane_x[0]),
    .CLK(clk85m),
    .CE(n781_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x1_7_s0 (
    .Q(ff_x1[7]),
    .D(w_plane_x[7]),
    .CLK(clk85m),
    .CE(n773_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x1_6_s0 (
    .Q(ff_x1[6]),
    .D(w_plane_x[6]),
    .CLK(clk85m),
    .CE(n773_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x1_5_s0 (
    .Q(ff_x1[5]),
    .D(w_plane_x[5]),
    .CLK(clk85m),
    .CE(n773_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x1_4_s0 (
    .Q(ff_x1[4]),
    .D(w_plane_x[4]),
    .CLK(clk85m),
    .CE(n773_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x1_3_s0 (
    .Q(ff_x1[3]),
    .D(w_plane_x[3]),
    .CLK(clk85m),
    .CE(n773_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x1_2_s0 (
    .Q(ff_x1[2]),
    .D(w_plane_x[2]),
    .CLK(clk85m),
    .CE(n773_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x1_1_s0 (
    .Q(ff_x1[1]),
    .D(w_plane_x[1]),
    .CLK(clk85m),
    .CE(n773_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x1_0_s0 (
    .Q(ff_x1[0]),
    .D(w_plane_x[0]),
    .CLK(clk85m),
    .CE(n773_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x2_7_s0 (
    .Q(ff_x2[7]),
    .D(w_plane_x[7]),
    .CLK(clk85m),
    .CE(n765_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x2_6_s0 (
    .Q(ff_x2[6]),
    .D(w_plane_x[6]),
    .CLK(clk85m),
    .CE(n765_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x2_5_s0 (
    .Q(ff_x2[5]),
    .D(w_plane_x[5]),
    .CLK(clk85m),
    .CE(n765_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x2_4_s0 (
    .Q(ff_x2[4]),
    .D(w_plane_x[4]),
    .CLK(clk85m),
    .CE(n765_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x2_3_s0 (
    .Q(ff_x2[3]),
    .D(w_plane_x[3]),
    .CLK(clk85m),
    .CE(n765_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x2_2_s0 (
    .Q(ff_x2[2]),
    .D(w_plane_x[2]),
    .CLK(clk85m),
    .CE(n765_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x2_1_s0 (
    .Q(ff_x2[1]),
    .D(w_plane_x[1]),
    .CLK(clk85m),
    .CE(n765_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x2_0_s0 (
    .Q(ff_x2[0]),
    .D(w_plane_x[0]),
    .CLK(clk85m),
    .CE(n765_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x3_7_s0 (
    .Q(ff_x3[7]),
    .D(w_plane_x[7]),
    .CLK(clk85m),
    .CE(n757_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x3_6_s0 (
    .Q(ff_x3[6]),
    .D(w_plane_x[6]),
    .CLK(clk85m),
    .CE(n757_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x3_5_s0 (
    .Q(ff_x3[5]),
    .D(w_plane_x[5]),
    .CLK(clk85m),
    .CE(n757_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x3_4_s0 (
    .Q(ff_x3[4]),
    .D(w_plane_x[4]),
    .CLK(clk85m),
    .CE(n757_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x3_3_s0 (
    .Q(ff_x3[3]),
    .D(w_plane_x[3]),
    .CLK(clk85m),
    .CE(n757_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x3_2_s0 (
    .Q(ff_x3[2]),
    .D(w_plane_x[2]),
    .CLK(clk85m),
    .CE(n757_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x3_1_s0 (
    .Q(ff_x3[1]),
    .D(w_plane_x[1]),
    .CLK(clk85m),
    .CE(n757_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x3_0_s0 (
    .Q(ff_x3[0]),
    .D(w_plane_x[0]),
    .CLK(clk85m),
    .CE(n757_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x4_7_s0 (
    .Q(ff_x4[7]),
    .D(w_plane_x[7]),
    .CLK(clk85m),
    .CE(n749_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x4_6_s0 (
    .Q(ff_x4[6]),
    .D(w_plane_x[6]),
    .CLK(clk85m),
    .CE(n749_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x4_5_s0 (
    .Q(ff_x4[5]),
    .D(w_plane_x[5]),
    .CLK(clk85m),
    .CE(n749_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x4_4_s0 (
    .Q(ff_x4[4]),
    .D(w_plane_x[4]),
    .CLK(clk85m),
    .CE(n749_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x4_3_s0 (
    .Q(ff_x4[3]),
    .D(w_plane_x[3]),
    .CLK(clk85m),
    .CE(n749_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x4_2_s0 (
    .Q(ff_x4[2]),
    .D(w_plane_x[2]),
    .CLK(clk85m),
    .CE(n749_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x4_1_s0 (
    .Q(ff_x4[1]),
    .D(w_plane_x[1]),
    .CLK(clk85m),
    .CE(n749_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x4_0_s0 (
    .Q(ff_x4[0]),
    .D(w_plane_x[0]),
    .CLK(clk85m),
    .CE(n749_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x5_7_s0 (
    .Q(ff_x5[7]),
    .D(w_plane_x[7]),
    .CLK(clk85m),
    .CE(n741_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x5_6_s0 (
    .Q(ff_x5[6]),
    .D(w_plane_x[6]),
    .CLK(clk85m),
    .CE(n741_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x5_5_s0 (
    .Q(ff_x5[5]),
    .D(w_plane_x[5]),
    .CLK(clk85m),
    .CE(n741_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x5_4_s0 (
    .Q(ff_x5[4]),
    .D(w_plane_x[4]),
    .CLK(clk85m),
    .CE(n741_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x5_3_s0 (
    .Q(ff_x5[3]),
    .D(w_plane_x[3]),
    .CLK(clk85m),
    .CE(n741_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x5_2_s0 (
    .Q(ff_x5[2]),
    .D(w_plane_x[2]),
    .CLK(clk85m),
    .CE(n741_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x5_1_s0 (
    .Q(ff_x5[1]),
    .D(w_plane_x[1]),
    .CLK(clk85m),
    .CE(n741_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x5_0_s0 (
    .Q(ff_x5[0]),
    .D(w_plane_x[0]),
    .CLK(clk85m),
    .CE(n741_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x6_7_s0 (
    .Q(ff_x6[7]),
    .D(w_plane_x[7]),
    .CLK(clk85m),
    .CE(n733_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x6_6_s0 (
    .Q(ff_x6[6]),
    .D(w_plane_x[6]),
    .CLK(clk85m),
    .CE(n733_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x6_5_s0 (
    .Q(ff_x6[5]),
    .D(w_plane_x[5]),
    .CLK(clk85m),
    .CE(n733_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x6_4_s0 (
    .Q(ff_x6[4]),
    .D(w_plane_x[4]),
    .CLK(clk85m),
    .CE(n733_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x6_3_s0 (
    .Q(ff_x6[3]),
    .D(w_plane_x[3]),
    .CLK(clk85m),
    .CE(n733_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x6_2_s0 (
    .Q(ff_x6[2]),
    .D(w_plane_x[2]),
    .CLK(clk85m),
    .CE(n733_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x6_1_s0 (
    .Q(ff_x6[1]),
    .D(w_plane_x[1]),
    .CLK(clk85m),
    .CE(n733_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x6_0_s0 (
    .Q(ff_x6[0]),
    .D(w_plane_x[0]),
    .CLK(clk85m),
    .CE(n733_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x7_7_s0 (
    .Q(ff_x7[7]),
    .D(w_plane_x[7]),
    .CLK(clk85m),
    .CE(n725_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_x7_6_s0 (
    .Q(ff_x7[6]),
    .D(w_plane_x[6]),
    .CLK(clk85m),
    .CE(n725_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_x7_5_s0 (
    .Q(ff_x7[5]),
    .D(w_plane_x[5]),
    .CLK(clk85m),
    .CE(n725_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_x7_4_s0 (
    .Q(ff_x7[4]),
    .D(w_plane_x[4]),
    .CLK(clk85m),
    .CE(n725_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_x7_3_s0 (
    .Q(ff_x7[3]),
    .D(w_plane_x[3]),
    .CLK(clk85m),
    .CE(n725_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_x7_2_s0 (
    .Q(ff_x7[2]),
    .D(w_plane_x[2]),
    .CLK(clk85m),
    .CE(n725_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_x7_1_s0 (
    .Q(ff_x7[1]),
    .D(w_plane_x[1]),
    .CLK(clk85m),
    .CE(n725_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_x7_0_s0 (
    .Q(ff_x7[0]),
    .D(w_plane_x[0]),
    .CLK(clk85m),
    .CE(n725_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_visible_planes_3_s0 (
    .Q(ff_visible_planes[3]),
    .D(w_selected_count[3]),
    .CLK(clk85m),
    .CE(n870_16),
    .CLEAR(n36_6) 
);
  DFFCE ff_visible_planes_2_s0 (
    .Q(ff_visible_planes[2]),
    .D(w_selected_count[2]),
    .CLK(clk85m),
    .CE(n870_16),
    .CLEAR(n36_6) 
);
  DFFCE ff_visible_planes_1_s0 (
    .Q(ff_visible_planes[1]),
    .D(w_selected_count[1]),
    .CLK(clk85m),
    .CE(n870_16),
    .CLEAR(n36_6) 
);
  DFFCE ff_visible_planes_0_s0 (
    .Q(ff_visible_planes[0]),
    .D(w_selected_count[0]),
    .CLK(clk85m),
    .CE(n870_16),
    .CLEAR(n36_6) 
);
  DFFC ff_color_en_s0 (
    .Q(ff_color_en),
    .D(n1024_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_color_3_s0 (
    .Q(ff_color[3]),
    .D(n1025_8),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_color_2_s0 (
    .Q(ff_color[2]),
    .D(n1026_8),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_color_1_s0 (
    .Q(ff_color[1]),
    .D(n1027_8),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_color_0_s0 (
    .Q(ff_color[0]),
    .D(n1028_9),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_x_8_s0 (
    .Q(w_sprite_collision_x[8]),
    .D(n1161_9),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_x_7_s0 (
    .Q(w_sprite_collision_x[7]),
    .D(n1162_7),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_x_6_s0 (
    .Q(w_sprite_collision_x[6]),
    .D(n1163_14),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_x_5_s0 (
    .Q(w_sprite_collision_x[5]),
    .D(n1164_7),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_x_4_s0 (
    .Q(w_sprite_collision_x[4]),
    .D(n1165_10),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_x_3_s0 (
    .Q(w_sprite_collision_x[3]),
    .D(n1166_9),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_x_2_s0 (
    .Q(w_sprite_collision_x[2]),
    .D(n1167_10),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_x_1_s0 (
    .Q(w_sprite_collision_x[1]),
    .D(n1168_9),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_x_0_s0 (
    .Q(w_sprite_collision_x[0]),
    .D(n1169_9),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_y_8_s0 (
    .Q(w_sprite_collision_y[8]),
    .D(n1171_9),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_y_7_s0 (
    .Q(w_sprite_collision_y[7]),
    .D(n1172_12),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_y_6_s0 (
    .Q(w_sprite_collision_y[6]),
    .D(n1173_7),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_y_5_s0 (
    .Q(w_sprite_collision_y[5]),
    .D(n1174_10),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_y_4_s0 (
    .Q(w_sprite_collision_y[4]),
    .D(n1175_9),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_y_3_s0 (
    .Q(w_sprite_collision_y[3]),
    .D(n1176_9),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_y_2_s0 (
    .Q(w_sprite_collision_y[2]),
    .D(n1177_9),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_y_1_s0 (
    .Q(w_sprite_collision_y[1]),
    .D(n1178_9),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_y_0_s0 (
    .Q(w_sprite_collision_y[0]),
    .D(n1179_9),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d0_4_s0 (
    .Q(ff_pixel_color_d0[4]),
    .D(ff_pixel_color_en),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d0_3_s0 (
    .Q(ff_pixel_color_d0[3]),
    .D(ff_pixel_color[3]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d0_2_s0 (
    .Q(ff_pixel_color_d0[2]),
    .D(ff_pixel_color[2]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d0_1_s0 (
    .Q(ff_pixel_color_d0[1]),
    .D(ff_pixel_color[1]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d0_0_s0 (
    .Q(ff_pixel_color_d0[0]),
    .D(ff_pixel_color[0]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d1_4_s0 (
    .Q(ff_pixel_color_d1[4]),
    .D(ff_pixel_color_d0[4]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d1_3_s0 (
    .Q(ff_pixel_color_d1[3]),
    .D(ff_pixel_color_d0[3]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d1_2_s0 (
    .Q(ff_pixel_color_d1[2]),
    .D(ff_pixel_color_d0[2]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d1_1_s0 (
    .Q(ff_pixel_color_d1[1]),
    .D(ff_pixel_color_d0[1]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d1_0_s0 (
    .Q(ff_pixel_color_d1[0]),
    .D(ff_pixel_color_d0[0]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d2_4_s0 (
    .Q(ff_pixel_color_d2[4]),
    .D(ff_pixel_color_d1[4]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d2_3_s0 (
    .Q(ff_pixel_color_d2[3]),
    .D(ff_pixel_color_d1[3]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d2_2_s0 (
    .Q(ff_pixel_color_d2[2]),
    .D(ff_pixel_color_d1[2]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d2_1_s0 (
    .Q(ff_pixel_color_d2[1]),
    .D(ff_pixel_color_d1[1]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d2_0_s0 (
    .Q(ff_pixel_color_d2[0]),
    .D(ff_pixel_color_d1[0]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d3_4_s0 (
    .Q(ff_pixel_color_d3[4]),
    .D(ff_pixel_color_d2[4]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d3_3_s0 (
    .Q(ff_pixel_color_d3[3]),
    .D(ff_pixel_color_d2[3]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d3_2_s0 (
    .Q(ff_pixel_color_d3[2]),
    .D(ff_pixel_color_d2[2]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d3_1_s0 (
    .Q(ff_pixel_color_d3[1]),
    .D(ff_pixel_color_d2[1]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d3_0_s0 (
    .Q(ff_pixel_color_d3[0]),
    .D(ff_pixel_color_d2[0]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d4_4_s0 (
    .Q(ff_pixel_color_d4[4]),
    .D(ff_pixel_color_d3[4]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d4_3_s0 (
    .Q(ff_pixel_color_d4[3]),
    .D(ff_pixel_color_d3[3]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d4_2_s0 (
    .Q(ff_pixel_color_d4[2]),
    .D(ff_pixel_color_d3[2]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d4_1_s0 (
    .Q(ff_pixel_color_d4[1]),
    .D(ff_pixel_color_d3[1]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d4_0_s0 (
    .Q(ff_pixel_color_d4[0]),
    .D(ff_pixel_color_d3[0]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d5_4_s0 (
    .Q(w_sprite_display_color_en),
    .D(ff_pixel_color_d4[4]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d5_3_s0 (
    .Q(w_sprite_display_color[3]),
    .D(ff_pixel_color_d4[3]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d5_2_s0 (
    .Q(w_sprite_display_color[2]),
    .D(ff_pixel_color_d4[2]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d5_1_s0 (
    .Q(w_sprite_display_color[1]),
    .D(ff_pixel_color_d4[1]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d5_0_s0 (
    .Q(w_sprite_display_color[0]),
    .D(ff_pixel_color_d4[0]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_15_s0 (
    .Q(ff_pattern0[15]),
    .D(w_pattern[0]),
    .CLK(clk85m),
    .CE(n319_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pre_pixel_color_3_s1 (
    .Q(ff_pre_pixel_color[3]),
    .D(n1061_7),
    .CLK(clk85m),
    .CE(ff_pre_pixel_color_en_14),
    .CLEAR(n36_6) 
);
defparam ff_pre_pixel_color_3_s1.INIT=1'b0;
  DFFCE ff_pre_pixel_color_2_s1 (
    .Q(ff_pre_pixel_color[2]),
    .D(n1062_7),
    .CLK(clk85m),
    .CE(ff_pre_pixel_color_en_14),
    .CLEAR(n36_6) 
);
defparam ff_pre_pixel_color_2_s1.INIT=1'b0;
  DFFCE ff_pre_pixel_color_1_s1 (
    .Q(ff_pre_pixel_color[1]),
    .D(n1063_7),
    .CLK(clk85m),
    .CE(ff_pre_pixel_color_en_14),
    .CLEAR(n36_6) 
);
defparam ff_pre_pixel_color_1_s1.INIT=1'b0;
  DFFCE ff_pre_pixel_color_0_s1 (
    .Q(ff_pre_pixel_color[0]),
    .D(n1064_7),
    .CLK(clk85m),
    .CE(ff_pre_pixel_color_en_14),
    .CLEAR(n36_6) 
);
defparam ff_pre_pixel_color_0_s1.INIT=1'b0;
  DFFCE ff_sprite_collision_s1 (
    .Q(w_sprite_collision),
    .D(n1199_9),
    .CLK(clk85m),
    .CE(ff_sprite_collision_13),
    .CLEAR(n36_6) 
);
defparam ff_sprite_collision_s1.INIT=1'b0;
  DFFCE ff_current_plane_3_s1 (
    .Q(ff_current_plane[3]),
    .D(n912_10),
    .CLK(clk85m),
    .CE(ff_current_plane_3_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_current_plane_2_s1 (
    .Q(ff_current_plane[2]),
    .D(n913_12),
    .CLK(clk85m),
    .CE(ff_current_plane_3_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_current_plane_1_s1 (
    .Q(ff_current_plane[1]),
    .D(n914_9),
    .CLK(clk85m),
    .CE(ff_current_plane_3_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_current_plane_0_s1 (
    .Q(ff_current_plane[0]),
    .D(n915_9),
    .CLK(clk85m),
    .CE(ff_current_plane_3_8),
    .CLEAR(n36_6) 
);
  DFFC ff_active_s6 (
    .Q(ff_active_34),
    .D(n902_9),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_active_s6.INIT=1'b0;
  DFFC ff_pre_pixel_color_en_s5 (
    .Q(ff_pre_pixel_color_en),
    .D(n1060_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_pre_pixel_color_en_s5.INIT=1'b0;
  DFFC ff_last_cc_base_pixel_s4 (
    .Q(ff_last_cc_base_pixel),
    .D(n1249_9),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_last_cc_base_pixel_s4.INIT=1'b0;
  DFFC ff_pixel_color_en_s4 (
    .Q(ff_pixel_color_en),
    .D(n1272_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_pixel_color_en_s4.INIT=1'b0;
  DFFC ff_pixel_color_3_s3 (
    .Q(ff_pixel_color[3]),
    .D(n1273_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_pixel_color_3_s3.INIT=1'b0;
  DFFC ff_pixel_color_2_s3 (
    .Q(ff_pixel_color[2]),
    .D(n1274_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_pixel_color_2_s3.INIT=1'b0;
  DFFC ff_pixel_color_1_s3 (
    .Q(ff_pixel_color[1]),
    .D(n1275_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_pixel_color_1_s3.INIT=1'b0;
  DFFC ff_pixel_color_0_s3 (
    .Q(ff_pixel_color[0]),
    .D(n1276_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_pixel_color_0_s3.INIT=1'b0;
  ALU w_offset_x_0_s (
    .SUM(w_offset_x[0]),
    .COUT(w_offset_x_0_3),
    .I0(w_screen_pos_x_Z[4]),
    .I1(w_x[0]),
    .I3(GND),
    .CIN(VCC) 
);
defparam w_offset_x_0_s.ALU_MODE=1;
  ALU w_offset_x_1_s (
    .SUM(w_offset_x[1]),
    .COUT(w_offset_x_1_3),
    .I0(w_screen_pos_x_Z[5]),
    .I1(w_x[1]),
    .I3(GND),
    .CIN(w_offset_x_0_3) 
);
defparam w_offset_x_1_s.ALU_MODE=1;
  ALU w_offset_x_2_s (
    .SUM(w_offset_x[2]),
    .COUT(w_offset_x_2_3),
    .I0(w_screen_pos_x_Z[6]),
    .I1(w_x[2]),
    .I3(GND),
    .CIN(w_offset_x_1_3) 
);
defparam w_offset_x_2_s.ALU_MODE=1;
  ALU w_offset_x_3_s (
    .SUM(w_offset_x[3]),
    .COUT(w_offset_x_3_3),
    .I0(w_screen_pos_x_Z[7]),
    .I1(w_x[3]),
    .I3(GND),
    .CIN(w_offset_x_2_3) 
);
defparam w_offset_x_3_s.ALU_MODE=1;
  ALU w_offset_x_4_s (
    .SUM(w_offset_x[4]),
    .COUT(w_offset_x_4_3),
    .I0(w_screen_pos_x_Z[8]),
    .I1(w_x[4]),
    .I3(GND),
    .CIN(w_offset_x_3_3) 
);
defparam w_offset_x_4_s.ALU_MODE=1;
  ALU w_offset_x_5_s (
    .SUM(w_offset_x[5]),
    .COUT(w_offset_x_5_3),
    .I0(w_screen_pos_x_Z[9]),
    .I1(w_x[5]),
    .I3(GND),
    .CIN(w_offset_x_4_3) 
);
defparam w_offset_x_5_s.ALU_MODE=1;
  ALU w_offset_x_6_s (
    .SUM(w_offset_x[6]),
    .COUT(w_offset_x_6_3),
    .I0(w_screen_pos_x_Z[10]),
    .I1(w_x[6]),
    .I3(GND),
    .CIN(w_offset_x_5_3) 
);
defparam w_offset_x_6_s.ALU_MODE=1;
  ALU w_offset_x_7_s (
    .SUM(w_offset_x[7]),
    .COUT(w_offset_x_7_3),
    .I0(w_screen_pos_x_Z[11]),
    .I1(w_x[7]),
    .I3(GND),
    .CIN(w_offset_x_6_3) 
);
defparam w_offset_x_7_s.ALU_MODE=1;
  ALU w_offset_x_8_s (
    .SUM(w_offset_x[8]),
    .COUT(n975_9),
    .I0(w_screen_pos_x_Z[12]),
    .I1(GND),
    .I3(GND),
    .CIN(w_offset_x_7_3) 
);
defparam w_offset_x_8_s.ALU_MODE=1;
  ALU n929_s0 (
    .SUM(n929_1_SUM),
    .COUT(n929_3),
    .I0(ff_current_plane[0]),
    .I1(ff_visible_planes[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n929_s0.ALU_MODE=3;
  ALU n930_s0 (
    .SUM(n930_1_SUM),
    .COUT(n930_3),
    .I0(ff_current_plane[1]),
    .I1(ff_visible_planes[1]),
    .I3(GND),
    .CIN(n929_3) 
);
defparam n930_s0.ALU_MODE=3;
  ALU n931_s0 (
    .SUM(n931_1_SUM),
    .COUT(n931_3),
    .I0(ff_current_plane[2]),
    .I1(ff_visible_planes[2]),
    .I3(GND),
    .CIN(n930_3) 
);
defparam n931_s0.ALU_MODE=3;
  ALU n932_s0 (
    .SUM(n932_1_SUM),
    .COUT(n933_2),
    .I0(ff_current_plane[3]),
    .I1(ff_visible_planes[3]),
    .I3(GND),
    .CIN(n931_3) 
);
defparam n932_s0.ALU_MODE=3;
  MUX2_LUT5 w_color_6_s14 (
    .O(w_color_6_15),
    .I0(w_color_6_10),
    .I1(w_color_6_11),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_color_6_s15 (
    .O(w_color_6_17),
    .I0(w_color_6_12),
    .I1(w_color_6_13),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_color_3_s14 (
    .O(w_color_3_15),
    .I0(w_color_3_10),
    .I1(w_color_3_11),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_color_3_s15 (
    .O(w_color_3_17),
    .I0(w_color_3_12),
    .I1(w_color_3_13),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_color_2_s14 (
    .O(w_color_2_15),
    .I0(w_color_2_10),
    .I1(w_color_2_11),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_color_2_s15 (
    .O(w_color_2_17),
    .I0(w_color_2_12),
    .I1(w_color_2_13),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_color_1_s14 (
    .O(w_color_1_15),
    .I0(w_color_1_10),
    .I1(w_color_1_11),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_color_1_s15 (
    .O(w_color_1_17),
    .I0(w_color_1_12),
    .I1(w_color_1_13),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_color_0_s14 (
    .O(w_color_0_15),
    .I0(w_color_0_10),
    .I1(w_color_0_11),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_color_0_s15 (
    .O(w_color_0_17),
    .I0(w_color_0_12),
    .I1(w_color_0_13),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_color_7_s30 (
    .O(w_color_7_35),
    .I0(w_color_7_30),
    .I1(w_color_7_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_color_7_s31 (
    .O(w_color_7_37),
    .I0(w_color_7_32),
    .I1(w_color_7_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_color_5_s30 (
    .O(w_color_5_35),
    .I0(w_color_5_30),
    .I1(w_color_5_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_color_5_s31 (
    .O(w_color_5_37),
    .I0(w_color_5_32),
    .I1(w_color_5_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_7_s30 (
    .O(w_x_7_35),
    .I0(w_x_7_30),
    .I1(w_x_7_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_7_s31 (
    .O(w_x_7_37),
    .I0(w_x_7_32),
    .I1(w_x_7_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_6_s30 (
    .O(w_x_6_35),
    .I0(w_x_6_30),
    .I1(w_x_6_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_6_s31 (
    .O(w_x_6_37),
    .I0(w_x_6_32),
    .I1(w_x_6_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_5_s30 (
    .O(w_x_5_35),
    .I0(w_x_5_30),
    .I1(w_x_5_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_5_s31 (
    .O(w_x_5_37),
    .I0(w_x_5_32),
    .I1(w_x_5_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_4_s30 (
    .O(w_x_4_35),
    .I0(w_x_4_30),
    .I1(w_x_4_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_4_s31 (
    .O(w_x_4_37),
    .I0(w_x_4_32),
    .I1(w_x_4_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_3_s30 (
    .O(w_x_3_35),
    .I0(w_x_3_30),
    .I1(w_x_3_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_3_s31 (
    .O(w_x_3_37),
    .I0(w_x_3_32),
    .I1(w_x_3_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_2_s30 (
    .O(w_x_2_35),
    .I0(w_x_2_30),
    .I1(w_x_2_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_2_s31 (
    .O(w_x_2_37),
    .I0(w_x_2_32),
    .I1(w_x_2_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_1_s30 (
    .O(w_x_1_35),
    .I0(w_x_1_30),
    .I1(w_x_1_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_1_s31 (
    .O(w_x_1_37),
    .I0(w_x_1_32),
    .I1(w_x_1_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_0_s30 (
    .O(w_x_0_35),
    .I0(w_x_0_30),
    .I1(w_x_0_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_0_s31 (
    .O(w_x_0_37),
    .I0(w_x_0_32),
    .I1(w_x_0_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s411 (
    .O(w_pattern_0_331),
    .I0(w_pattern_0_266),
    .I1(w_pattern_0_267),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s412 (
    .O(w_pattern_0_333),
    .I0(w_pattern_0_268),
    .I1(w_pattern_0_269),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s413 (
    .O(w_pattern_0_335),
    .I0(w_pattern_0_270),
    .I1(w_pattern_0_271),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s414 (
    .O(w_pattern_0_337),
    .I0(w_pattern_0_272),
    .I1(w_pattern_0_273),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s415 (
    .O(w_pattern_0_339),
    .I0(w_pattern_0_274),
    .I1(w_pattern_0_275),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s416 (
    .O(w_pattern_0_341),
    .I0(w_pattern_0_276),
    .I1(w_pattern_0_277),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s417 (
    .O(w_pattern_0_343),
    .I0(w_pattern_0_278),
    .I1(w_pattern_0_279),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s418 (
    .O(w_pattern_0_345),
    .I0(w_pattern_0_280),
    .I1(w_pattern_0_281),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s419 (
    .O(w_pattern_0_347),
    .I0(w_pattern_0_282),
    .I1(w_pattern_0_283),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s420 (
    .O(w_pattern_0_349),
    .I0(w_pattern_0_284),
    .I1(w_pattern_0_285),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s421 (
    .O(w_pattern_0_351),
    .I0(w_pattern_0_286),
    .I1(w_pattern_0_287),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s422 (
    .O(w_pattern_0_353),
    .I0(w_pattern_0_288),
    .I1(w_pattern_0_289),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s423 (
    .O(w_pattern_0_355),
    .I0(w_pattern_0_290),
    .I1(w_pattern_0_291),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s424 (
    .O(w_pattern_0_357),
    .I0(w_pattern_0_292),
    .I1(w_pattern_0_293),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s425 (
    .O(w_pattern_0_359),
    .I0(w_pattern_0_294),
    .I1(w_pattern_0_295),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s426 (
    .O(w_pattern_0_361),
    .I0(w_pattern_0_296),
    .I1(w_pattern_0_297),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s427 (
    .O(w_pattern_0_363),
    .I0(w_pattern_0_298),
    .I1(w_pattern_0_299),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s428 (
    .O(w_pattern_0_365),
    .I0(w_pattern_0_300),
    .I1(w_pattern_0_301),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s429 (
    .O(w_pattern_0_367),
    .I0(w_pattern_0_302),
    .I1(w_pattern_0_303),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s430 (
    .O(w_pattern_0_369),
    .I0(w_pattern_0_304),
    .I1(w_pattern_0_305),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s431 (
    .O(w_pattern_0_371),
    .I0(w_pattern_0_306),
    .I1(w_pattern_0_307),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s432 (
    .O(w_pattern_0_373),
    .I0(w_pattern_0_308),
    .I1(w_pattern_0_309),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s433 (
    .O(w_pattern_0_375),
    .I0(w_pattern_0_310),
    .I1(w_pattern_0_311),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s434 (
    .O(w_pattern_0_377),
    .I0(w_pattern_0_312),
    .I1(w_pattern_0_313),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s435 (
    .O(w_pattern_0_379),
    .I0(w_pattern_0_314),
    .I1(w_pattern_0_315),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s436 (
    .O(w_pattern_0_381),
    .I0(w_pattern_0_316),
    .I1(w_pattern_0_317),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s437 (
    .O(w_pattern_0_383),
    .I0(w_pattern_0_318),
    .I1(w_pattern_0_319),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s438 (
    .O(w_pattern_0_385),
    .I0(w_pattern_0_320),
    .I1(w_pattern_0_321),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s439 (
    .O(w_pattern_0_387),
    .I0(w_pattern_0_322),
    .I1(w_pattern_0_323),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s440 (
    .O(w_pattern_0_389),
    .I0(w_pattern_0_324),
    .I1(w_pattern_0_325),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s441 (
    .O(w_pattern_0_391),
    .I0(w_pattern_0_326),
    .I1(w_pattern_0_327),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s442 (
    .O(w_pattern_0_393),
    .I0(w_pattern_0_328),
    .I1(w_pattern_0_329),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT6 w_color_6_s13 (
    .O(w_color_4[6]),
    .I0(w_color_6_15),
    .I1(w_color_6_17),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_color_3_s13 (
    .O(w_color_4[3]),
    .I0(w_color_3_15),
    .I1(w_color_3_17),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_color_2_s13 (
    .O(w_color_4[2]),
    .I0(w_color_2_15),
    .I1(w_color_2_17),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_color_1_s13 (
    .O(w_color_4[1]),
    .I0(w_color_1_15),
    .I1(w_color_1_17),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_color_0_s13 (
    .O(w_color_4[0]),
    .I0(w_color_0_15),
    .I1(w_color_0_17),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_color_7_s29 (
    .O(w_color_4[7]),
    .I0(w_color_7_35),
    .I1(w_color_7_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_color_5_s29 (
    .O(w_color_4[5]),
    .I0(w_color_5_35),
    .I1(w_color_5_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_x_7_s29 (
    .O(w_x[7]),
    .I0(w_x_7_35),
    .I1(w_x_7_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_x_6_s29 (
    .O(w_x[6]),
    .I0(w_x_6_35),
    .I1(w_x_6_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_x_5_s29 (
    .O(w_x[5]),
    .I0(w_x_5_35),
    .I1(w_x_5_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_x_4_s29 (
    .O(w_x[4]),
    .I0(w_x_4_35),
    .I1(w_x_4_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_x_3_s29 (
    .O(w_x[3]),
    .I0(w_x_3_35),
    .I1(w_x_3_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_x_2_s29 (
    .O(w_x[2]),
    .I0(w_x_2_35),
    .I1(w_x_2_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_x_1_s29 (
    .O(w_x[1]),
    .I0(w_x_1_35),
    .I1(w_x_1_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_x_0_s29 (
    .O(w_x[0]),
    .I0(w_x_0_35),
    .I1(w_x_0_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s395 (
    .O(w_pattern_0_395),
    .I0(w_pattern_0_331),
    .I1(w_pattern_0_333),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s396 (
    .O(w_pattern_0_397),
    .I0(w_pattern_0_335),
    .I1(w_pattern_0_337),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s397 (
    .O(w_pattern_0_399),
    .I0(w_pattern_0_339),
    .I1(w_pattern_0_341),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s398 (
    .O(w_pattern_0_401),
    .I0(w_pattern_0_343),
    .I1(w_pattern_0_345),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s399 (
    .O(w_pattern_0_403),
    .I0(w_pattern_0_347),
    .I1(w_pattern_0_349),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s400 (
    .O(w_pattern_0_405),
    .I0(w_pattern_0_351),
    .I1(w_pattern_0_353),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s401 (
    .O(w_pattern_0_407),
    .I0(w_pattern_0_355),
    .I1(w_pattern_0_357),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s402 (
    .O(w_pattern_0_409),
    .I0(w_pattern_0_359),
    .I1(w_pattern_0_361),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s403 (
    .O(w_pattern_0_411),
    .I0(w_pattern_0_363),
    .I1(w_pattern_0_365),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s404 (
    .O(w_pattern_0_413),
    .I0(w_pattern_0_367),
    .I1(w_pattern_0_369),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s405 (
    .O(w_pattern_0_415),
    .I0(w_pattern_0_371),
    .I1(w_pattern_0_373),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s406 (
    .O(w_pattern_0_417),
    .I0(w_pattern_0_375),
    .I1(w_pattern_0_377),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s407 (
    .O(w_pattern_0_419),
    .I0(w_pattern_0_379),
    .I1(w_pattern_0_381),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s408 (
    .O(w_pattern_0_421),
    .I0(w_pattern_0_383),
    .I1(w_pattern_0_385),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s409 (
    .O(w_pattern_0_423),
    .I0(w_pattern_0_387),
    .I1(w_pattern_0_389),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s410 (
    .O(w_pattern_0_425),
    .I0(w_pattern_0_391),
    .I1(w_pattern_0_393),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT7 w_pattern_0_s387 (
    .O(w_pattern_0_427),
    .I0(w_pattern_0_395),
    .I1(w_pattern_0_397),
    .S0(w_bit_sel[0]) 
);
  MUX2_LUT7 w_pattern_0_s388 (
    .O(w_pattern_0_429),
    .I0(w_pattern_0_399),
    .I1(w_pattern_0_401),
    .S0(w_bit_sel[0]) 
);
  MUX2_LUT7 w_pattern_0_s389 (
    .O(w_pattern_0_431),
    .I0(w_pattern_0_403),
    .I1(w_pattern_0_405),
    .S0(w_bit_sel[0]) 
);
  MUX2_LUT7 w_pattern_0_s390 (
    .O(w_pattern_0_433),
    .I0(w_pattern_0_407),
    .I1(w_pattern_0_409),
    .S0(w_bit_sel[0]) 
);
  MUX2_LUT7 w_pattern_0_s391 (
    .O(w_pattern_0_435),
    .I0(w_pattern_0_411),
    .I1(w_pattern_0_413),
    .S0(w_bit_sel[0]) 
);
  MUX2_LUT7 w_pattern_0_s392 (
    .O(w_pattern_0_437),
    .I0(w_pattern_0_415),
    .I1(w_pattern_0_417),
    .S0(w_bit_sel[0]) 
);
  MUX2_LUT7 w_pattern_0_s393 (
    .O(w_pattern_0_439),
    .I0(w_pattern_0_419),
    .I1(w_pattern_0_421),
    .S0(w_bit_sel[0]) 
);
  MUX2_LUT7 w_pattern_0_s394 (
    .O(w_pattern_0_441),
    .I0(w_pattern_0_423),
    .I1(w_pattern_0_425),
    .S0(w_bit_sel[0]) 
);
  MUX2_LUT8 w_pattern_0_s383 (
    .O(w_pattern_0_443),
    .I0(w_pattern_0_427),
    .I1(w_pattern_0_429),
    .S0(w_bit_sel[1]) 
);
  MUX2_LUT8 w_pattern_0_s384 (
    .O(w_pattern_0_445),
    .I0(w_pattern_0_431),
    .I1(w_pattern_0_433),
    .S0(w_bit_sel[1]) 
);
  MUX2_LUT8 w_pattern_0_s385 (
    .O(w_pattern_0_447),
    .I0(w_pattern_0_435),
    .I1(w_pattern_0_437),
    .S0(w_bit_sel[1]) 
);
  MUX2_LUT8 w_pattern_0_s386 (
    .O(w_pattern_0_449),
    .I0(w_pattern_0_439),
    .I1(w_pattern_0_441),
    .S0(w_bit_sel[1]) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_sprite_makeup_pixel */
module vdp_timing_control_sprite (
  clk85m,
  n36_6,
  w_screen_v_active,
  reg_display_on,
  reg_sprite_magify,
  reg_sprite_16x16,
  reg_sprite_disable,
  ff_next_vram6_7_8,
  n156_2,
  n1778_6,
  ff_state_1_7,
  ff_reset_n2_1,
  n1778_4,
  n1130_48,
  n1232_20,
  n373_6,
  reg_color0_opaque,
  n1131_38,
  reg_screen_mode,
  w_sprite_vram_rdata_0,
  w_sprite_vram_rdata_1,
  w_sprite_vram_rdata_2,
  w_sprite_vram_rdata_3,
  w_sprite_vram_rdata_4,
  w_sprite_vram_rdata_5,
  w_sprite_vram_rdata_6,
  w_sprite_vram_rdata_7,
  w_sprite_vram_rdata_8,
  w_sprite_vram_rdata_9,
  w_sprite_vram_rdata_10,
  w_sprite_vram_rdata_11,
  w_sprite_vram_rdata_12,
  w_sprite_vram_rdata_13,
  w_sprite_vram_rdata_14,
  w_sprite_vram_rdata_15,
  w_sprite_vram_rdata_16,
  w_sprite_vram_rdata_17,
  w_sprite_vram_rdata_18,
  w_sprite_vram_rdata_19,
  w_sprite_vram_rdata_20,
  w_sprite_vram_rdata_21,
  w_sprite_vram_rdata_22,
  w_sprite_vram_rdata_23,
  w_sprite_vram_rdata_24,
  w_sprite_vram_rdata_25,
  w_sprite_vram_rdata_26,
  w_sprite_vram_rdata_27,
  w_sprite_vram_rdata_31,
  w_pixel_pos_y_Z,
  w_screen_pos_x_Z,
  w_sprite_vram_rdata8,
  reg_sprite_attribute_table_base_7,
  reg_sprite_attribute_table_base_8,
  reg_sprite_attribute_table_base_10,
  reg_sprite_attribute_table_base_11,
  reg_sprite_attribute_table_base_12,
  reg_sprite_attribute_table_base_13,
  reg_sprite_attribute_table_base_14,
  reg_sprite_attribute_table_base_15,
  reg_sprite_attribute_table_base_16,
  reg_sprite_pattern_generator_table_base,
  ff_status_register_pointer,
  w_sprite_mode2,
  w_sprite_mode2_4,
  ff_vram_valid,
  n481_6,
  w_ic_vram_valid,
  n1333_21,
  w_sprite_display_color_en,
  w_sprite_collision,
  n1199_9,
  w_selected_plane_num,
  ff_vram_address,
  w_sprite_collision_x,
  w_sprite_collision_y,
  w_sprite_display_color
)
;
input clk85m;
input n36_6;
input w_screen_v_active;
input reg_display_on;
input reg_sprite_magify;
input reg_sprite_16x16;
input reg_sprite_disable;
input ff_next_vram6_7_8;
input n156_2;
input n1778_6;
input ff_state_1_7;
input ff_reset_n2_1;
input n1778_4;
input n1130_48;
input n1232_20;
input n373_6;
input reg_color0_opaque;
input n1131_38;
input [4:0] reg_screen_mode;
input w_sprite_vram_rdata_0;
input w_sprite_vram_rdata_1;
input w_sprite_vram_rdata_2;
input w_sprite_vram_rdata_3;
input w_sprite_vram_rdata_4;
input w_sprite_vram_rdata_5;
input w_sprite_vram_rdata_6;
input w_sprite_vram_rdata_7;
input w_sprite_vram_rdata_8;
input w_sprite_vram_rdata_9;
input w_sprite_vram_rdata_10;
input w_sprite_vram_rdata_11;
input w_sprite_vram_rdata_12;
input w_sprite_vram_rdata_13;
input w_sprite_vram_rdata_14;
input w_sprite_vram_rdata_15;
input w_sprite_vram_rdata_16;
input w_sprite_vram_rdata_17;
input w_sprite_vram_rdata_18;
input w_sprite_vram_rdata_19;
input w_sprite_vram_rdata_20;
input w_sprite_vram_rdata_21;
input w_sprite_vram_rdata_22;
input w_sprite_vram_rdata_23;
input w_sprite_vram_rdata_24;
input w_sprite_vram_rdata_25;
input w_sprite_vram_rdata_26;
input w_sprite_vram_rdata_27;
input w_sprite_vram_rdata_31;
input [7:0] w_pixel_pos_y_Z;
input [13:0] w_screen_pos_x_Z;
input [7:0] w_sprite_vram_rdata8;
input reg_sprite_attribute_table_base_7;
input reg_sprite_attribute_table_base_8;
input reg_sprite_attribute_table_base_10;
input reg_sprite_attribute_table_base_11;
input reg_sprite_attribute_table_base_12;
input reg_sprite_attribute_table_base_13;
input reg_sprite_attribute_table_base_14;
input reg_sprite_attribute_table_base_15;
input reg_sprite_attribute_table_base_16;
input [17:11] reg_sprite_pattern_generator_table_base;
input [1:0] ff_status_register_pointer;
output w_sprite_mode2;
output w_sprite_mode2_4;
output ff_vram_valid;
output n481_6;
output w_ic_vram_valid;
output n1333_21;
output w_sprite_display_color_en;
output w_sprite_collision;
output n1199_9;
output [4:0] w_selected_plane_num;
output [17:0] ff_vram_address;
output [8:0] w_sprite_collision_x;
output [8:0] w_sprite_collision_y;
output [3:0] w_sprite_display_color;
wire w_selected_en;
wire ff_active;
wire n870_16;
wire n1333_18;
wire n1267_4;
wire n215_8;
wire [7:0] w_selected_x;
wire [7:0] w_selected_pattern;
wire [7:0] w_selected_color;
wire [3:0] w_selected_count;
wire [3:0] w_selected_y;
wire [7:0] w_plane_x;
wire [1:0] ff_state;
wire [2:0] w_makeup_plane;
wire [7:0] w_color;
wire [7:0] w_pattern;
wire VCC;
wire GND;
  LUT4 w_sprite_mode2_s0 (
    .F(w_sprite_mode2),
    .I0(reg_screen_mode[2]),
    .I1(reg_screen_mode[3]),
    .I2(reg_screen_mode[4]),
    .I3(w_sprite_mode2_4) 
);
defparam w_sprite_mode2_s0.INIT=16'hBC00;
  LUT2 w_sprite_mode2_s1 (
    .F(w_sprite_mode2_4),
    .I0(reg_screen_mode[0]),
    .I1(reg_screen_mode[1]) 
);
defparam w_sprite_mode2_s1.INIT=4'h1;
  vdp_sprite_select_visible_planes u_select_visible_planes (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .w_screen_v_active(w_screen_v_active),
    .reg_display_on(reg_display_on),
    .reg_sprite_magify(reg_sprite_magify),
    .n1267_4(n1267_4),
    .reg_sprite_16x16(reg_sprite_16x16),
    .reg_sprite_disable(reg_sprite_disable),
    .n870_16(n870_16),
    .ff_next_vram6_7_8(ff_next_vram6_7_8),
    .w_sprite_mode2(w_sprite_mode2),
    .n156_2(n156_2),
    .n1778_6(n1778_6),
    .w_sprite_vram_rdata_0(w_sprite_vram_rdata_0),
    .w_sprite_vram_rdata_1(w_sprite_vram_rdata_1),
    .w_sprite_vram_rdata_2(w_sprite_vram_rdata_2),
    .w_sprite_vram_rdata_3(w_sprite_vram_rdata_3),
    .w_sprite_vram_rdata_4(w_sprite_vram_rdata_4),
    .w_sprite_vram_rdata_5(w_sprite_vram_rdata_5),
    .w_sprite_vram_rdata_6(w_sprite_vram_rdata_6),
    .w_sprite_vram_rdata_7(w_sprite_vram_rdata_7),
    .w_sprite_vram_rdata_8(w_sprite_vram_rdata_8),
    .w_sprite_vram_rdata_9(w_sprite_vram_rdata_9),
    .w_sprite_vram_rdata_10(w_sprite_vram_rdata_10),
    .w_sprite_vram_rdata_11(w_sprite_vram_rdata_11),
    .w_sprite_vram_rdata_12(w_sprite_vram_rdata_12),
    .w_sprite_vram_rdata_13(w_sprite_vram_rdata_13),
    .w_sprite_vram_rdata_14(w_sprite_vram_rdata_14),
    .w_sprite_vram_rdata_15(w_sprite_vram_rdata_15),
    .w_sprite_vram_rdata_16(w_sprite_vram_rdata_16),
    .w_sprite_vram_rdata_17(w_sprite_vram_rdata_17),
    .w_sprite_vram_rdata_18(w_sprite_vram_rdata_18),
    .w_sprite_vram_rdata_19(w_sprite_vram_rdata_19),
    .w_sprite_vram_rdata_20(w_sprite_vram_rdata_20),
    .w_sprite_vram_rdata_21(w_sprite_vram_rdata_21),
    .w_sprite_vram_rdata_22(w_sprite_vram_rdata_22),
    .w_sprite_vram_rdata_23(w_sprite_vram_rdata_23),
    .w_sprite_vram_rdata_24(w_sprite_vram_rdata_24),
    .w_sprite_vram_rdata_25(w_sprite_vram_rdata_25),
    .w_sprite_vram_rdata_26(w_sprite_vram_rdata_26),
    .w_sprite_vram_rdata_27(w_sprite_vram_rdata_27),
    .w_sprite_vram_rdata_31(w_sprite_vram_rdata_31),
    .w_pixel_pos_y_Z(w_pixel_pos_y_Z[7:0]),
    .w_screen_pos_x_Z_0(w_screen_pos_x_Z[0]),
    .w_screen_pos_x_Z_1(w_screen_pos_x_Z[1]),
    .w_screen_pos_x_Z_2(w_screen_pos_x_Z[2]),
    .w_screen_pos_x_Z_3(w_screen_pos_x_Z[3]),
    .w_screen_pos_x_Z_4(w_screen_pos_x_Z[4]),
    .w_screen_pos_x_Z_5(w_screen_pos_x_Z[5]),
    .w_screen_pos_x_Z_6(w_screen_pos_x_Z[6]),
    .w_screen_pos_x_Z_7(w_screen_pos_x_Z[7]),
    .w_screen_pos_x_Z_12(w_screen_pos_x_Z[12]),
    .w_screen_pos_x_Z_13(w_screen_pos_x_Z[13]),
    .ff_vram_valid(ff_vram_valid),
    .w_selected_en(w_selected_en),
    .n481_6(n481_6),
    .w_selected_plane_num(w_selected_plane_num[4:0]),
    .w_selected_x(w_selected_x[7:0]),
    .w_selected_pattern(w_selected_pattern[7:0]),
    .w_selected_color_0(w_selected_color[0]),
    .w_selected_color_1(w_selected_color[1]),
    .w_selected_color_2(w_selected_color[2]),
    .w_selected_color_3(w_selected_color[3]),
    .w_selected_color_7(w_selected_color[7]),
    .w_selected_count(w_selected_count[3:0]),
    .w_selected_y(w_selected_y[3:0])
);
  vdp_sprite_info_collect u_info_collect (
    .clk85m(clk85m),
    .w_sprite_mode2(w_sprite_mode2),
    .n36_6(n36_6),
    .ff_state_1_7(ff_state_1_7),
    .ff_reset_n2_1(ff_reset_n2_1),
    .w_selected_en(w_selected_en),
    .reg_display_on(reg_display_on),
    .n1778_4(n1778_4),
    .w_screen_v_active(w_screen_v_active),
    .n1778_6(n1778_6),
    .n156_2(n156_2),
    .reg_sprite_16x16(reg_sprite_16x16),
    .n215_8(n215_8),
    .w_selected_y(w_selected_y[3:0]),
    .w_selected_x(w_selected_x[7:0]),
    .w_selected_pattern(w_selected_pattern[7:0]),
    .w_selected_color_0(w_selected_color[0]),
    .w_selected_color_1(w_selected_color[1]),
    .w_selected_color_2(w_selected_color[2]),
    .w_selected_color_3(w_selected_color[3]),
    .w_selected_color_7(w_selected_color[7]),
    .w_selected_plane_num(w_selected_plane_num[4:0]),
    .w_screen_pos_x_Z(w_screen_pos_x_Z[13:7]),
    .w_sprite_vram_rdata8(w_sprite_vram_rdata8[7:0]),
    .reg_sprite_attribute_table_base_7(reg_sprite_attribute_table_base_7),
    .reg_sprite_attribute_table_base_8(reg_sprite_attribute_table_base_8),
    .reg_sprite_attribute_table_base_10(reg_sprite_attribute_table_base_10),
    .reg_sprite_attribute_table_base_11(reg_sprite_attribute_table_base_11),
    .reg_sprite_attribute_table_base_12(reg_sprite_attribute_table_base_12),
    .reg_sprite_attribute_table_base_13(reg_sprite_attribute_table_base_13),
    .reg_sprite_attribute_table_base_14(reg_sprite_attribute_table_base_14),
    .reg_sprite_attribute_table_base_15(reg_sprite_attribute_table_base_15),
    .reg_sprite_attribute_table_base_16(reg_sprite_attribute_table_base_16),
    .reg_sprite_pattern_generator_table_base(reg_sprite_pattern_generator_table_base[17:11]),
    .w_selected_count(w_selected_count[3:0]),
    .ff_active(ff_active),
    .w_ic_vram_valid(w_ic_vram_valid),
    .n870_16(n870_16),
    .n1333_18(n1333_18),
    .n1267_4(n1267_4),
    .n1333_21(n1333_21),
    .w_plane_x(w_plane_x[7:0]),
    .ff_state(ff_state[1:0]),
    .w_makeup_plane(w_makeup_plane[2:0]),
    .ff_vram_address(ff_vram_address[17:0]),
    .w_color_0(w_color[0]),
    .w_color_1(w_color[1]),
    .w_color_2(w_color[2]),
    .w_color_3(w_color[3]),
    .w_color_5(w_color[5]),
    .w_color_6(w_color[6]),
    .w_color_7(w_color[7]),
    .w_pattern(w_pattern[7:0])
);
  vdp_sprite_makeup_pixel u_makeup_pixel (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .n870_16(n870_16),
    .ff_state_1_7(ff_state_1_7),
    .reg_sprite_magify(reg_sprite_magify),
    .w_screen_v_active(w_screen_v_active),
    .ff_active(ff_active),
    .n481_6(n481_6),
    .n1130_48(n1130_48),
    .n1232_20(n1232_20),
    .n373_6(n373_6),
    .w_sprite_mode2(w_sprite_mode2),
    .reg_color0_opaque(reg_color0_opaque),
    .reg_sprite_16x16(reg_sprite_16x16),
    .n1131_38(n1131_38),
    .n1333_18(n1333_18),
    .n1333_21(n1333_21),
    .reg_display_on(reg_display_on),
    .w_pattern(w_pattern[7:0]),
    .w_color_0(w_color[0]),
    .w_color_1(w_color[1]),
    .w_color_2(w_color[2]),
    .w_color_3(w_color[3]),
    .w_color_5(w_color[5]),
    .w_color_6(w_color[6]),
    .w_color_7(w_color[7]),
    .w_plane_x(w_plane_x[7:0]),
    .w_selected_count(w_selected_count[3:0]),
    .w_screen_pos_x_Z(w_screen_pos_x_Z[13:2]),
    .w_pixel_pos_y_Z(w_pixel_pos_y_Z[7:0]),
    .ff_state(ff_state[1:0]),
    .ff_status_register_pointer(ff_status_register_pointer[1:0]),
    .w_makeup_plane(w_makeup_plane[2:0]),
    .w_sprite_display_color_en(w_sprite_display_color_en),
    .w_sprite_collision(w_sprite_collision),
    .n1199_9(n1199_9),
    .n215_8(n215_8),
    .w_sprite_collision_x(w_sprite_collision_x[8:0]),
    .w_sprite_collision_y(w_sprite_collision_y[8:0]),
    .w_sprite_display_color(w_sprite_display_color[3:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_timing_control_sprite */
module vdp_timing_control (
  clk85m,
  n36_6,
  reg_212lines_mode,
  n103_7,
  n1232_14,
  reg_50hz_mode,
  reg_interlace_mode,
  n103_8,
  n62_8,
  reg_display_on,
  n547_4,
  w_address_s_pre_17_5,
  w_next_0_9,
  w_next_0_6,
  ff_vram_address_17_7,
  w_next_0_7,
  reg_scroll_planes,
  reg_interleaving_mode,
  reg_left_mask,
  n3014_140,
  reg_sprite_magify,
  reg_sprite_16x16,
  reg_sprite_disable,
  ff_reset_n2_1,
  n1130_48,
  n1232_20,
  n373_6,
  reg_color0_opaque,
  n1131_38,
  reg_horizontal_offset_l,
  reg_horizontal_offset_h,
  reg_display_adjust,
  reg_vertical_offset,
  reg_blink_period,
  w_screen_mode_vram_rdata,
  reg_screen_mode,
  reg_backdrop_color,
  reg_pattern_generator_table_base,
  reg_color_table_base,
  reg_text_back_color,
  reg_pattern_name_table_base,
  w_sprite_vram_rdata_0,
  w_sprite_vram_rdata_1,
  w_sprite_vram_rdata_2,
  w_sprite_vram_rdata_3,
  w_sprite_vram_rdata_4,
  w_sprite_vram_rdata_5,
  w_sprite_vram_rdata_6,
  w_sprite_vram_rdata_7,
  w_sprite_vram_rdata_8,
  w_sprite_vram_rdata_9,
  w_sprite_vram_rdata_10,
  w_sprite_vram_rdata_11,
  w_sprite_vram_rdata_12,
  w_sprite_vram_rdata_13,
  w_sprite_vram_rdata_14,
  w_sprite_vram_rdata_15,
  w_sprite_vram_rdata_16,
  w_sprite_vram_rdata_17,
  w_sprite_vram_rdata_18,
  w_sprite_vram_rdata_19,
  w_sprite_vram_rdata_20,
  w_sprite_vram_rdata_21,
  w_sprite_vram_rdata_22,
  w_sprite_vram_rdata_23,
  w_sprite_vram_rdata_24,
  w_sprite_vram_rdata_25,
  w_sprite_vram_rdata_26,
  w_sprite_vram_rdata_27,
  w_sprite_vram_rdata_31,
  w_sprite_vram_rdata8,
  reg_sprite_attribute_table_base_7,
  reg_sprite_attribute_table_base_8,
  reg_sprite_attribute_table_base_10,
  reg_sprite_attribute_table_base_11,
  reg_sprite_attribute_table_base_12,
  reg_sprite_attribute_table_base_13,
  reg_sprite_attribute_table_base_14,
  reg_sprite_attribute_table_base_15,
  reg_sprite_attribute_table_base_16,
  reg_sprite_pattern_generator_table_base,
  ff_status_register_pointer,
  w_pre_vram_refresh,
  w_h_count_end,
  w_h_count_end_13,
  w_h_count_end_14,
  ff_v_active_8,
  w_screen_mode_vram_valid,
  w_screen_mode_display_color_en,
  n156_2,
  n566_31,
  w_screen_mode_3_3,
  n2043_5,
  ff_next_vram6_7_8,
  ff_next_vram2_7_10,
  n2043_7,
  n2043_9,
  w_sprite_mode2,
  w_sprite_mode2_4,
  ff_vram_valid,
  w_ic_vram_valid,
  n1333_21,
  w_sprite_display_color_en,
  w_sprite_collision,
  n1199_9,
  w_h_count,
  ff_half_count,
  w_v_count,
  w_screen_pos_x_Z,
  w_screen_pos_y,
  w_screen_mode_vram_address,
  w_screen_mode_display_color,
  w_pixel_phase_x,
  w_selected_plane_num,
  ff_vram_address,
  w_sprite_collision_x,
  w_sprite_collision_y,
  w_sprite_display_color
)
;
input clk85m;
input n36_6;
input reg_212lines_mode;
input n103_7;
input n1232_14;
input reg_50hz_mode;
input reg_interlace_mode;
input n103_8;
input n62_8;
input reg_display_on;
input n547_4;
input w_address_s_pre_17_5;
input w_next_0_9;
input w_next_0_6;
input ff_vram_address_17_7;
input w_next_0_7;
input reg_scroll_planes;
input reg_interleaving_mode;
input reg_left_mask;
input n3014_140;
input reg_sprite_magify;
input reg_sprite_16x16;
input reg_sprite_disable;
input ff_reset_n2_1;
input n1130_48;
input n1232_20;
input n373_6;
input reg_color0_opaque;
input n1131_38;
input [2:0] reg_horizontal_offset_l;
input [8:3] reg_horizontal_offset_h;
input [7:4] reg_display_adjust;
input [7:0] reg_vertical_offset;
input [7:0] reg_blink_period;
input [31:0] w_screen_mode_vram_rdata;
input [4:0] reg_screen_mode;
input [7:0] reg_backdrop_color;
input [17:11] reg_pattern_generator_table_base;
input [17:6] reg_color_table_base;
input [7:0] reg_text_back_color;
input [17:10] reg_pattern_name_table_base;
input w_sprite_vram_rdata_0;
input w_sprite_vram_rdata_1;
input w_sprite_vram_rdata_2;
input w_sprite_vram_rdata_3;
input w_sprite_vram_rdata_4;
input w_sprite_vram_rdata_5;
input w_sprite_vram_rdata_6;
input w_sprite_vram_rdata_7;
input w_sprite_vram_rdata_8;
input w_sprite_vram_rdata_9;
input w_sprite_vram_rdata_10;
input w_sprite_vram_rdata_11;
input w_sprite_vram_rdata_12;
input w_sprite_vram_rdata_13;
input w_sprite_vram_rdata_14;
input w_sprite_vram_rdata_15;
input w_sprite_vram_rdata_16;
input w_sprite_vram_rdata_17;
input w_sprite_vram_rdata_18;
input w_sprite_vram_rdata_19;
input w_sprite_vram_rdata_20;
input w_sprite_vram_rdata_21;
input w_sprite_vram_rdata_22;
input w_sprite_vram_rdata_23;
input w_sprite_vram_rdata_24;
input w_sprite_vram_rdata_25;
input w_sprite_vram_rdata_26;
input w_sprite_vram_rdata_27;
input w_sprite_vram_rdata_31;
input [7:0] w_sprite_vram_rdata8;
input reg_sprite_attribute_table_base_7;
input reg_sprite_attribute_table_base_8;
input reg_sprite_attribute_table_base_10;
input reg_sprite_attribute_table_base_11;
input reg_sprite_attribute_table_base_12;
input reg_sprite_attribute_table_base_13;
input reg_sprite_attribute_table_base_14;
input reg_sprite_attribute_table_base_15;
input reg_sprite_attribute_table_base_16;
input [17:11] reg_sprite_pattern_generator_table_base;
input [1:0] ff_status_register_pointer;
output w_pre_vram_refresh;
output w_h_count_end;
output w_h_count_end_13;
output w_h_count_end_14;
output ff_v_active_8;
output w_screen_mode_vram_valid;
output w_screen_mode_display_color_en;
output n156_2;
output n566_31;
output w_screen_mode_3_3;
output n2043_5;
output ff_next_vram6_7_8;
output ff_next_vram2_7_10;
output n2043_7;
output n2043_9;
output w_sprite_mode2;
output w_sprite_mode2_4;
output ff_vram_valid;
output w_ic_vram_valid;
output n1333_21;
output w_sprite_display_color_en;
output w_sprite_collision;
output n1199_9;
output [11:0] w_h_count;
output [12:0] ff_half_count;
output [9:0] w_v_count;
output [13:0] w_screen_pos_x_Z;
output [7:0] w_screen_pos_y;
output [17:0] w_screen_mode_vram_address;
output [7:0] w_screen_mode_display_color;
output [1:0] w_pixel_phase_x;
output [4:0] w_selected_plane_num;
output [17:0] ff_vram_address;
output [8:0] w_sprite_collision_x;
output [8:0] w_sprite_collision_y;
output [3:0] w_sprite_display_color;
wire w_screen_v_active;
wire ff_interleaving_page;
wire ff_state_1_7;
wire n1778_4;
wire n1778_6;
wire n481_6;
wire [2:0] w_horizontal_offset_l;
wire [0:0] ff_blink_base;
wire [7:3] w_screen_pos_y_Z;
wire [8:3] w_pixel_pos_x_Z;
wire [7:0] w_pixel_pos_y_Z;
wire VCC;
wire GND;
  vdp_timing_control_ssg u_ssg (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .reg_212lines_mode(reg_212lines_mode),
    .n103_7(n103_7),
    .n1232_14(n1232_14),
    .reg_50hz_mode(reg_50hz_mode),
    .reg_interlace_mode(reg_interlace_mode),
    .n103_8(n103_8),
    .n62_8(n62_8),
    .reg_horizontal_offset_l(reg_horizontal_offset_l[2:0]),
    .reg_horizontal_offset_h(reg_horizontal_offset_h[8:3]),
    .reg_display_adjust(reg_display_adjust[7:4]),
    .reg_vertical_offset(reg_vertical_offset[7:0]),
    .reg_blink_period(reg_blink_period[7:0]),
    .w_pre_vram_refresh(w_pre_vram_refresh),
    .w_screen_v_active(w_screen_v_active),
    .ff_interleaving_page(ff_interleaving_page),
    .w_h_count_end(w_h_count_end),
    .w_h_count_end_13(w_h_count_end_13),
    .w_h_count_end_14(w_h_count_end_14),
    .ff_v_active_8(ff_v_active_8),
    .w_horizontal_offset_l(w_horizontal_offset_l[2:0]),
    .w_h_count(w_h_count[11:0]),
    .ff_half_count(ff_half_count[12:0]),
    .w_v_count(w_v_count[9:0]),
    .ff_blink_base(ff_blink_base[0]),
    .w_screen_pos_x_Z(w_screen_pos_x_Z[13:0]),
    .w_screen_pos_y_Z(w_screen_pos_y_Z[7:3]),
    .w_pixel_pos_x_Z(w_pixel_pos_x_Z[8:3]),
    .w_pixel_pos_y_Z(w_pixel_pos_y_Z[7:0]),
    .w_screen_pos_y(w_screen_pos_y[7:0])
);
  vdp_timing_control_screen_mode u_screen_mode (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .reg_display_on(reg_display_on),
    .n547_4(n547_4),
    .w_address_s_pre_17_5(w_address_s_pre_17_5),
    .w_next_0_9(w_next_0_9),
    .w_screen_v_active(w_screen_v_active),
    .w_next_0_6(w_next_0_6),
    .n481_6(n481_6),
    .ff_vram_address_17_7(ff_vram_address_17_7),
    .n1333_21(n1333_21),
    .w_next_0_7(w_next_0_7),
    .ff_interleaving_page(ff_interleaving_page),
    .reg_scroll_planes(reg_scroll_planes),
    .w_sprite_mode2_4(w_sprite_mode2_4),
    .reg_interleaving_mode(reg_interleaving_mode),
    .reg_left_mask(reg_left_mask),
    .n3014_140(n3014_140),
    .w_screen_mode_vram_rdata(w_screen_mode_vram_rdata[31:0]),
    .w_screen_pos_y_Z(w_screen_pos_y_Z[7:3]),
    .w_screen_pos_x_Z(w_screen_pos_x_Z[13:0]),
    .w_horizontal_offset_l(w_horizontal_offset_l[2:0]),
    .w_pixel_pos_x_Z(w_pixel_pos_x_Z[8:3]),
    .reg_screen_mode(reg_screen_mode[4:0]),
    .reg_backdrop_color(reg_backdrop_color[7:0]),
    .reg_pattern_generator_table_base(reg_pattern_generator_table_base[17:11]),
    .reg_color_table_base(reg_color_table_base[17:6]),
    .w_pixel_pos_y_Z(w_pixel_pos_y_Z[7:0]),
    .reg_text_back_color(reg_text_back_color[7:0]),
    .reg_pattern_name_table_base(reg_pattern_name_table_base[17:10]),
    .ff_blink_base(ff_blink_base[0]),
    .w_screen_mode_vram_valid(w_screen_mode_vram_valid),
    .w_screen_mode_display_color_en(w_screen_mode_display_color_en),
    .ff_state_1_7(ff_state_1_7),
    .n156_2(n156_2),
    .n566_31(n566_31),
    .w_screen_mode_3_3(w_screen_mode_3_3),
    .n2043_5(n2043_5),
    .n1778_4(n1778_4),
    .ff_next_vram6_7_8(ff_next_vram6_7_8),
    .ff_next_vram2_7_10(ff_next_vram2_7_10),
    .n2043_7(n2043_7),
    .n1778_6(n1778_6),
    .n2043_9(n2043_9),
    .w_screen_mode_vram_address(w_screen_mode_vram_address[17:0]),
    .w_screen_mode_display_color(w_screen_mode_display_color[7:0]),
    .w_pixel_phase_x(w_pixel_phase_x[1:0])
);
  vdp_timing_control_sprite u_sprite (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .w_screen_v_active(w_screen_v_active),
    .reg_display_on(reg_display_on),
    .reg_sprite_magify(reg_sprite_magify),
    .reg_sprite_16x16(reg_sprite_16x16),
    .reg_sprite_disable(reg_sprite_disable),
    .ff_next_vram6_7_8(ff_next_vram6_7_8),
    .n156_2(n156_2),
    .n1778_6(n1778_6),
    .ff_state_1_7(ff_state_1_7),
    .ff_reset_n2_1(ff_reset_n2_1),
    .n1778_4(n1778_4),
    .n1130_48(n1130_48),
    .n1232_20(n1232_20),
    .n373_6(n373_6),
    .reg_color0_opaque(reg_color0_opaque),
    .n1131_38(n1131_38),
    .reg_screen_mode(reg_screen_mode[4:0]),
    .w_sprite_vram_rdata_0(w_sprite_vram_rdata_0),
    .w_sprite_vram_rdata_1(w_sprite_vram_rdata_1),
    .w_sprite_vram_rdata_2(w_sprite_vram_rdata_2),
    .w_sprite_vram_rdata_3(w_sprite_vram_rdata_3),
    .w_sprite_vram_rdata_4(w_sprite_vram_rdata_4),
    .w_sprite_vram_rdata_5(w_sprite_vram_rdata_5),
    .w_sprite_vram_rdata_6(w_sprite_vram_rdata_6),
    .w_sprite_vram_rdata_7(w_sprite_vram_rdata_7),
    .w_sprite_vram_rdata_8(w_sprite_vram_rdata_8),
    .w_sprite_vram_rdata_9(w_sprite_vram_rdata_9),
    .w_sprite_vram_rdata_10(w_sprite_vram_rdata_10),
    .w_sprite_vram_rdata_11(w_sprite_vram_rdata_11),
    .w_sprite_vram_rdata_12(w_sprite_vram_rdata_12),
    .w_sprite_vram_rdata_13(w_sprite_vram_rdata_13),
    .w_sprite_vram_rdata_14(w_sprite_vram_rdata_14),
    .w_sprite_vram_rdata_15(w_sprite_vram_rdata_15),
    .w_sprite_vram_rdata_16(w_sprite_vram_rdata_16),
    .w_sprite_vram_rdata_17(w_sprite_vram_rdata_17),
    .w_sprite_vram_rdata_18(w_sprite_vram_rdata_18),
    .w_sprite_vram_rdata_19(w_sprite_vram_rdata_19),
    .w_sprite_vram_rdata_20(w_sprite_vram_rdata_20),
    .w_sprite_vram_rdata_21(w_sprite_vram_rdata_21),
    .w_sprite_vram_rdata_22(w_sprite_vram_rdata_22),
    .w_sprite_vram_rdata_23(w_sprite_vram_rdata_23),
    .w_sprite_vram_rdata_24(w_sprite_vram_rdata_24),
    .w_sprite_vram_rdata_25(w_sprite_vram_rdata_25),
    .w_sprite_vram_rdata_26(w_sprite_vram_rdata_26),
    .w_sprite_vram_rdata_27(w_sprite_vram_rdata_27),
    .w_sprite_vram_rdata_31(w_sprite_vram_rdata_31),
    .w_pixel_pos_y_Z(w_pixel_pos_y_Z[7:0]),
    .w_screen_pos_x_Z(w_screen_pos_x_Z[13:0]),
    .w_sprite_vram_rdata8(w_sprite_vram_rdata8[7:0]),
    .reg_sprite_attribute_table_base_7(reg_sprite_attribute_table_base_7),
    .reg_sprite_attribute_table_base_8(reg_sprite_attribute_table_base_8),
    .reg_sprite_attribute_table_base_10(reg_sprite_attribute_table_base_10),
    .reg_sprite_attribute_table_base_11(reg_sprite_attribute_table_base_11),
    .reg_sprite_attribute_table_base_12(reg_sprite_attribute_table_base_12),
    .reg_sprite_attribute_table_base_13(reg_sprite_attribute_table_base_13),
    .reg_sprite_attribute_table_base_14(reg_sprite_attribute_table_base_14),
    .reg_sprite_attribute_table_base_15(reg_sprite_attribute_table_base_15),
    .reg_sprite_attribute_table_base_16(reg_sprite_attribute_table_base_16),
    .reg_sprite_pattern_generator_table_base(reg_sprite_pattern_generator_table_base[17:11]),
    .ff_status_register_pointer(ff_status_register_pointer[1:0]),
    .w_sprite_mode2(w_sprite_mode2),
    .w_sprite_mode2_4(w_sprite_mode2_4),
    .ff_vram_valid(ff_vram_valid),
    .n481_6(n481_6),
    .w_ic_vram_valid(w_ic_vram_valid),
    .n1333_21(n1333_21),
    .w_sprite_display_color_en(w_sprite_display_color_en),
    .w_sprite_collision(w_sprite_collision),
    .n1199_9(n1199_9),
    .w_selected_plane_num(w_selected_plane_num[4:0]),
    .ff_vram_address(ff_vram_address[17:0]),
    .w_sprite_collision_x(w_sprite_collision_x[8:0]),
    .w_sprite_collision_y(w_sprite_collision_y[8:0]),
    .w_sprite_display_color(w_sprite_display_color[3:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_timing_control */
module vdp_command_cache (
  clk85m,
  n36_6,
  ff_start,
  ff_cache_flush_start,
  ff_cache_vram_valid,
  ff_cache_vram_write,
  n386_7,
  w_pulse1,
  ff_vram_valid_8,
  w_command_vram_rdata_en,
  ff_cache_vram_address,
  w_command_vram_rdata,
  ff_cache_vram_wdata,
  w_screen_pos_x_Z,
  w_command_vram_write,
  w_cache_vram_rdata_en,
  w_command_vram_valid,
  w_cache_flush_end,
  n5388_7,
  w_command_vram_address,
  w_command_vram_wdata,
  w_command_vram_wdata_mask,
  w_cache_vram_rdata
)
;
input clk85m;
input n36_6;
input ff_start;
input ff_cache_flush_start;
input ff_cache_vram_valid;
input ff_cache_vram_write;
input n386_7;
input w_pulse1;
input ff_vram_valid_8;
input w_command_vram_rdata_en;
input [17:0] ff_cache_vram_address;
input [31:0] w_command_vram_rdata;
input [7:0] ff_cache_vram_wdata;
input [3:3] w_screen_pos_x_Z;
output w_command_vram_write;
output w_cache_vram_rdata_en;
output w_command_vram_valid;
output w_cache_flush_end;
output n5388_7;
output [17:2] w_command_vram_address;
output [31:0] w_command_vram_wdata;
output [3:0] w_command_vram_wdata_mask;
output [7:0] w_cache_vram_rdata;
wire n85_6;
wire n85_7;
wire n86_6;
wire n86_7;
wire n87_6;
wire n87_7;
wire n88_6;
wire n88_7;
wire n89_6;
wire n89_7;
wire n90_6;
wire n90_7;
wire n91_6;
wire n91_7;
wire n92_6;
wire n92_7;
wire n93_6;
wire n93_7;
wire n94_6;
wire n94_7;
wire n95_6;
wire n95_7;
wire n96_6;
wire n96_7;
wire n97_6;
wire n97_7;
wire n98_6;
wire n98_7;
wire n99_6;
wire n99_7;
wire n100_6;
wire n100_7;
wire n101_6;
wire n101_7;
wire n102_6;
wire n102_7;
wire n103_6;
wire n103_7;
wire n104_6;
wire n104_7;
wire n105_6;
wire n105_7;
wire n106_6;
wire n106_7;
wire n107_6;
wire n107_7;
wire n108_6;
wire n108_7;
wire n109_6;
wire n109_7;
wire n110_6;
wire n110_7;
wire n111_6;
wire n111_7;
wire n112_6;
wire n112_7;
wire n113_6;
wire n113_7;
wire n114_6;
wire n114_7;
wire n115_6;
wire n115_7;
wire n116_6;
wire n116_7;
wire n117_6;
wire n117_7;
wire n118_6;
wire n118_7;
wire n119_6;
wire n119_7;
wire n120_6;
wire n120_7;
wire n121_6;
wire n121_7;
wire n122_6;
wire n122_7;
wire n123_6;
wire n123_7;
wire n124_6;
wire n124_7;
wire n125_6;
wire n125_7;
wire n126_6;
wire n126_7;
wire n127_6;
wire n127_7;
wire n128_6;
wire n128_7;
wire n129_6;
wire n129_7;
wire n130_6;
wire n130_7;
wire n131_6;
wire n131_7;
wire n132_6;
wire n132_7;
wire n476_6;
wire n476_7;
wire n479_6;
wire n479_7;
wire n480_6;
wire n480_7;
wire n481_6;
wire n481_7;
wire n482_6;
wire n482_7;
wire n483_6;
wire n483_7;
wire n484_6;
wire n484_7;
wire n485_6;
wire n485_7;
wire n486_6;
wire n486_7;
wire n519_6;
wire n519_7;
wire n522_6;
wire n522_7;
wire n523_6;
wire n523_7;
wire n524_6;
wire n524_7;
wire n525_6;
wire n525_7;
wire n526_6;
wire n526_7;
wire n527_6;
wire n527_7;
wire n528_6;
wire n528_7;
wire n529_6;
wire n529_7;
wire n562_6;
wire n562_7;
wire n565_6;
wire n565_7;
wire n566_6;
wire n566_7;
wire n567_6;
wire n567_7;
wire n568_6;
wire n568_7;
wire n569_6;
wire n569_7;
wire n570_6;
wire n570_7;
wire n571_6;
wire n571_7;
wire n572_6;
wire n572_7;
wire n605_6;
wire n605_7;
wire n608_6;
wire n608_7;
wire n609_6;
wire n609_7;
wire n610_6;
wire n610_7;
wire n611_6;
wire n611_7;
wire n612_6;
wire n612_7;
wire n613_6;
wire n613_7;
wire n614_6;
wire n614_7;
wire n615_6;
wire n615_7;
wire n4875_6;
wire n4875_7;
wire n4876_6;
wire n4876_7;
wire n4877_6;
wire n4877_7;
wire n4878_6;
wire n4878_7;
wire n4879_6;
wire n4879_7;
wire n4880_6;
wire n4880_7;
wire n4881_6;
wire n4881_7;
wire n4882_6;
wire n4882_7;
wire w_cache2_hit;
wire n5184_5;
wire n5185_4;
wire n5186_4;
wire n5187_4;
wire n5188_4;
wire n5189_4;
wire n5190_4;
wire n5191_4;
wire n5192_4;
wire n5193_4;
wire n5194_4;
wire n5195_4;
wire n5196_4;
wire n5197_4;
wire n5198_4;
wire n5199_4;
wire n5260_5;
wire n5261_4;
wire n5262_4;
wire n5263_4;
wire n5264_4;
wire n5265_4;
wire n5266_4;
wire n5267_4;
wire n5268_5;
wire n5269_4;
wire n5270_4;
wire n5271_4;
wire n5272_4;
wire n5273_4;
wire n5274_4;
wire n5275_4;
wire n5276_5;
wire n5277_4;
wire n5278_4;
wire n5279_4;
wire n5280_4;
wire n5281_4;
wire n5282_4;
wire n5283_4;
wire n5284_5;
wire n5285_4;
wire n5286_4;
wire n5287_4;
wire n5288_4;
wire n5289_4;
wire n5290_4;
wire n5291_4;
wire n5965_9;
wire n5966_9;
wire n5967_9;
wire n5968_9;
wire n5969_9;
wire n5970_9;
wire n5971_9;
wire n5972_9;
wire n5973_9;
wire n5974_9;
wire n5975_9;
wire n5976_9;
wire n5977_9;
wire n5978_9;
wire n5979_9;
wire n5980_9;
wire n5981_4;
wire n5982_4;
wire n5983_4;
wire n5984_4;
wire n5985_4;
wire n5986_4;
wire n5987_4;
wire n5988_4;
wire n5989_4;
wire n5990_4;
wire n5991_4;
wire n5992_4;
wire n5993_4;
wire n5994_4;
wire n5995_4;
wire n5996_4;
wire n5997_4;
wire n5998_4;
wire n5999_4;
wire n6000_4;
wire n6001_4;
wire n6002_4;
wire n6003_4;
wire n6004_4;
wire n6005_4;
wire n6006_4;
wire n6007_4;
wire n6008_4;
wire n6009_4;
wire n6010_4;
wire n6011_4;
wire n6012_4;
wire n6014_9;
wire ff_cache0_already_read_8;
wire ff_cache1_already_read_8;
wire ff_cache2_already_read_8;
wire ff_cache3_already_read_9;
wire ff_cache_vram_rdata_en_6;
wire ff_flush_state_1_7;
wire n6823_7;
wire ff_cache0_address_16_10;
wire ff_cache0_data_31_10;
wire ff_cache0_data_23_10;
wire ff_cache0_data_15_10;
wire ff_cache0_data_7_10;
wire ff_cache1_address_17_10;
wire ff_cache1_data_31_10;
wire ff_cache1_data_23_10;
wire ff_cache1_data_15_10;
wire ff_cache1_data_7_10;
wire ff_cache2_address_17_10;
wire ff_cache2_data_31_10;
wire ff_cache2_data_23_10;
wire ff_cache2_data_15_10;
wire ff_cache2_data_7_10;
wire ff_cache3_address_17_10;
wire ff_cache3_data_31_10;
wire ff_cache3_data_23_10;
wire ff_cache3_data_15_10;
wire ff_cache3_data_7_10;
wire ff_vram_address_17_12;
wire ff_cache1_data_en_8;
wire ff_cache2_data_en_8;
wire ff_cache3_data_en_8;
wire ff_busy_8;
wire ff_cache0_data_mask_2_11;
wire ff_cache0_data_mask_1_10;
wire ff_cache0_data_mask_0_10;
wire ff_cache0_data_mask_3_10;
wire ff_vram_valid_7;
wire ff_cache1_data_mask_3_12;
wire ff_cache1_data_mask_2_11;
wire ff_cache1_data_mask_1_11;
wire ff_cache1_data_mask_0_11;
wire ff_cache2_data_mask_3_12;
wire ff_cache2_data_mask_2_11;
wire ff_cache2_data_mask_1_11;
wire ff_cache2_data_mask_0_11;
wire n6535_8;
wire n6533_10;
wire n6826_9;
wire n6824_11;
wire n6823_9;
wire n6822_10;
wire n5964_9;
wire n5114_8;
wire n5115_7;
wire n5116_7;
wire n5117_7;
wire n5118_7;
wire n5119_7;
wire n5120_7;
wire n5121_7;
wire n1387_4;
wire n5965_10;
wire n5965_11;
wire n5966_11;
wire n5966_12;
wire n5966_13;
wire n5967_10;
wire n5967_11;
wire n5967_12;
wire n5968_10;
wire n5968_11;
wire n5969_10;
wire n5969_11;
wire n5970_10;
wire n5970_11;
wire n5970_12;
wire n5971_10;
wire n5971_11;
wire n5971_12;
wire n5972_10;
wire n5972_11;
wire n5972_12;
wire n5973_10;
wire n5973_11;
wire n5973_12;
wire n5974_10;
wire n5974_11;
wire n5974_12;
wire n5975_10;
wire n5975_11;
wire n5975_12;
wire n5976_10;
wire n5976_11;
wire n5976_12;
wire n5977_10;
wire n5977_11;
wire n5978_10;
wire n5978_11;
wire n5978_12;
wire n5979_10;
wire n5979_11;
wire n5979_12;
wire n5980_10;
wire n5980_11;
wire n5980_12;
wire n5981_5;
wire n5981_6;
wire n5982_5;
wire n5982_6;
wire n5983_5;
wire n5983_6;
wire n5983_7;
wire n5984_6;
wire n5984_7;
wire n5985_5;
wire n5985_6;
wire n5986_5;
wire n5986_6;
wire n5987_5;
wire n5987_6;
wire n5988_5;
wire n5988_6;
wire n5989_5;
wire n5989_6;
wire n5990_5;
wire n5990_6;
wire n5991_5;
wire n5991_6;
wire n5992_5;
wire n5992_6;
wire n5993_5;
wire n5993_6;
wire n5994_5;
wire n5994_6;
wire n5995_5;
wire n5995_6;
wire n5996_5;
wire n5996_6;
wire n5997_5;
wire n5997_6;
wire n5998_5;
wire n5998_6;
wire n5999_5;
wire n5999_6;
wire n6000_5;
wire n6000_6;
wire n6001_5;
wire n6001_6;
wire n6002_5;
wire n6002_6;
wire n6003_5;
wire n6003_6;
wire n6004_5;
wire n6004_6;
wire n6005_5;
wire n6005_6;
wire n6005_7;
wire n6006_5;
wire n6006_6;
wire n6007_5;
wire n6007_6;
wire n6008_5;
wire n6008_6;
wire n6009_5;
wire n6009_6;
wire n6010_5;
wire n6010_6;
wire n6011_5;
wire n6011_6;
wire n6012_5;
wire n6012_6;
wire n6013_10;
wire n6013_11;
wire n6014_10;
wire n6014_11;
wire n6014_12;
wire n6015_10;
wire n6015_11;
wire n6016_10;
wire n6016_11;
wire ff_cache0_already_read_9;
wire ff_cache0_already_read_11;
wire ff_cache1_already_read_10;
wire ff_cache1_already_read_11;
wire ff_cache2_already_read_9;
wire ff_cache3_already_read_10;
wire ff_cache_vram_rdata_en_7;
wire ff_cache_vram_rdata_en_8;
wire ff_flush_state_2_9;
wire n6822_12;
wire n6822_13;
wire ff_vram_wdata_31_8;
wire ff_cache0_address_16_12;
wire ff_cache0_data_31_12;
wire ff_cache1_address_17_11;
wire ff_cache1_data_31_11;
wire ff_cache1_data_31_12;
wire ff_cache1_data_23_11;
wire ff_cache1_data_15_11;
wire ff_cache1_data_7_11;
wire ff_cache2_address_17_11;
wire ff_cache2_data_31_11;
wire ff_cache2_data_23_11;
wire ff_cache2_data_15_11;
wire ff_cache2_data_7_11;
wire ff_cache3_address_17_11;
wire ff_cache3_data_31_11;
wire ff_cache3_data_31_12;
wire ff_cache3_data_23_11;
wire ff_cache3_data_15_11;
wire ff_cache3_data_7_11;
wire ff_vram_address_17_15;
wire ff_cache0_data_en_9;
wire ff_cache1_data_en_9;
wire ff_cache1_data_en_10;
wire ff_cache2_data_en_9;
wire ff_cache3_data_en_9;
wire ff_cache0_data_mask_2_13;
wire ff_cache0_data_mask_2_14;
wire ff_cache0_data_mask_1_11;
wire ff_cache0_data_mask_0_11;
wire ff_cache3_data_mask_3_13;
wire ff_cache3_data_mask_2_11;
wire ff_cache3_data_mask_1_11;
wire ff_cache3_data_mask_0_11;
wire ff_vram_valid_8_35;
wire ff_vram_valid_9;
wire ff_cache1_data_mask_3_13;
wire ff_cache1_data_mask_3_14;
wire ff_cache1_data_mask_3_15;
wire ff_cache1_data_mask_2_12;
wire ff_cache1_data_mask_1_12;
wire ff_cache1_data_mask_0_12;
wire ff_cache2_data_mask_3_13;
wire ff_cache2_data_mask_3_14;
wire ff_cache2_data_mask_3_15;
wire ff_cache2_data_mask_2_12;
wire ff_cache2_data_mask_1_12;
wire ff_cache2_data_mask_0_12;
wire n6535_10;
wire n6308_8;
wire n6533_11;
wire n6824_12;
wire n6824_13;
wire n6822_14;
wire n5964_12;
wire n5753_9;
wire n5753_10;
wire n5751_9;
wire n5750_9;
wire n5735_9;
wire n5965_12;
wire n5965_13;
wire n5965_14;
wire n5965_15;
wire n5966_14;
wire n5966_15;
wire n5966_16;
wire n5966_17;
wire n5966_18;
wire n5967_13;
wire n5967_14;
wire n5967_15;
wire n5967_17;
wire n5967_18;
wire n5968_12;
wire n5968_13;
wire n5968_14;
wire n5968_15;
wire n5969_12;
wire n5969_13;
wire n5969_14;
wire n5969_15;
wire n5970_13;
wire n5970_14;
wire n5970_15;
wire n5971_13;
wire n5971_14;
wire n5971_15;
wire n5972_13;
wire n5972_14;
wire n5972_15;
wire n5973_13;
wire n5973_14;
wire n5973_15;
wire n5974_13;
wire n5974_14;
wire n5974_15;
wire n5975_13;
wire n5975_14;
wire n5975_15;
wire n5976_13;
wire n5976_14;
wire n5976_15;
wire n5977_12;
wire n5977_13;
wire n5977_14;
wire n5977_15;
wire n5978_13;
wire n5978_14;
wire n5978_15;
wire n5979_13;
wire n5979_14;
wire n5979_15;
wire n5980_14;
wire n5980_15;
wire n5980_16;
wire n5981_8;
wire n5981_9;
wire n5981_11;
wire n5981_12;
wire n5982_7;
wire n5982_8;
wire n5982_9;
wire n5982_12;
wire n5982_13;
wire n5983_9;
wire n5983_10;
wire n5983_11;
wire n5983_12;
wire n5984_8;
wire n5984_9;
wire n5984_11;
wire n5984_12;
wire n5985_7;
wire n5985_8;
wire n5985_10;
wire n5985_12;
wire n5986_8;
wire n5986_9;
wire n5986_11;
wire n5986_12;
wire n5987_8;
wire n5987_9;
wire n5987_10;
wire n5987_11;
wire n5988_7;
wire n5988_8;
wire n5988_10;
wire n5988_11;
wire n5989_7;
wire n5989_8;
wire n5989_10;
wire n5989_11;
wire n5990_7;
wire n5990_8;
wire n5990_9;
wire n5990_10;
wire n5990_11;
wire n5991_7;
wire n5991_8;
wire n5991_10;
wire n5991_11;
wire n5992_7;
wire n5992_8;
wire n5992_10;
wire n5992_11;
wire n5993_7;
wire n5993_8;
wire n5993_9;
wire n5993_10;
wire n5993_11;
wire n5994_7;
wire n5994_8;
wire n5994_9;
wire n5994_10;
wire n5994_11;
wire n5995_7;
wire n5995_8;
wire n5995_11;
wire n5995_12;
wire n5996_7;
wire n5996_8;
wire n5996_10;
wire n5996_11;
wire n5997_7;
wire n5997_8;
wire n5997_10;
wire n5997_11;
wire n5998_7;
wire n5998_8;
wire n5998_10;
wire n5998_11;
wire n5999_7;
wire n5999_8;
wire n5999_10;
wire n5999_11;
wire n6000_8;
wire n6000_9;
wire n6000_11;
wire n6000_12;
wire n6001_7;
wire n6001_8;
wire n6001_10;
wire n6001_11;
wire n6002_7;
wire n6002_8;
wire n6002_10;
wire n6002_11;
wire n6003_8;
wire n6003_9;
wire n6003_11;
wire n6003_12;
wire n6004_7;
wire n6004_8;
wire n6004_10;
wire n6004_11;
wire n6005_9;
wire n6005_10;
wire n6005_11;
wire n6005_12;
wire n6006_7;
wire n6006_8;
wire n6006_10;
wire n6006_11;
wire n6007_7;
wire n6007_8;
wire n6007_10;
wire n6008_8;
wire n6008_9;
wire n6008_10;
wire n6008_11;
wire n6009_8;
wire n6009_9;
wire n6009_10;
wire n6009_11;
wire n6010_7;
wire n6010_8;
wire n6010_9;
wire n6010_10;
wire n6010_11;
wire n6011_7;
wire n6011_8;
wire n6011_9;
wire n6011_11;
wire n6011_12;
wire n6012_7;
wire n6012_8;
wire n6012_9;
wire n6012_10;
wire n6013_12;
wire n6013_14;
wire n6013_15;
wire n6013_16;
wire n6013_17;
wire n6014_13;
wire n6014_14;
wire n6015_12;
wire n6015_13;
wire n6015_14;
wire n6015_15;
wire n6015_16;
wire n6016_13;
wire n6016_14;
wire n6016_15;
wire n6016_16;
wire ff_cache0_already_read_13;
wire ff_cache2_already_read_12;
wire ff_cache2_already_read_13;
wire ff_cache2_already_read_14;
wire ff_cache_vram_rdata_en_10;
wire n6822_16;
wire n6822_17;
wire ff_cache0_address_16_14;
wire ff_cache1_address_17_12;
wire ff_cache1_address_17_13;
wire ff_cache2_address_17_13;
wire ff_cache2_address_17_14;
wire ff_cache3_address_17_13;
wire ff_cache3_address_17_14;
wire ff_cache3_data_31_14;
wire ff_cache0_data_en_10;
wire ff_cache0_data_mask_2_15;
wire ff_cache3_data_mask_3_15;
wire ff_cache3_data_mask_3_17;
wire ff_cache2_data_mask_3_16;
wire n6824_14;
wire n5964_13;
wire n5964_14;
wire n5964_15;
wire n5965_17;
wire n5966_19;
wire n5966_20;
wire n5967_19;
wire n5967_20;
wire n5967_21;
wire n5968_16;
wire n5969_16;
wire n5970_16;
wire n5971_16;
wire n5972_16;
wire n5973_16;
wire n5974_16;
wire n5975_16;
wire n5976_16;
wire n5977_16;
wire n5978_16;
wire n5979_16;
wire n5980_17;
wire n5980_18;
wire n5981_16;
wire n5981_17;
wire n5981_18;
wire n5982_17;
wire n5982_18;
wire n5983_15;
wire n5984_16;
wire n5989_15;
wire n5992_15;
wire n5995_16;
wire n5996_15;
wire n5997_15;
wire n5998_15;
wire n5999_15;
wire n6001_15;
wire n6002_15;
wire n6003_15;
wire n6004_15;
wire n6005_14;
wire n6006_15;
wire n6009_15;
wire n6011_15;
wire n6013_20;
wire n6013_21;
wire n6013_22;
wire n6014_15;
wire n6014_16;
wire n6014_18;
wire n6015_17;
wire n6015_18;
wire n6015_19;
wire n6016_17;
wire n6016_18;
wire n6016_19;
wire n6016_20;
wire ff_cache_vram_rdata_en_11;
wire ff_cache2_address_17_15;
wire ff_cache3_address_17_16;
wire n6824_15;
wire n6014_19;
wire n6014_20;
wire n6014_21;
wire ff_cache_vram_rdata_en_12;
wire ff_cache_vram_rdata_en_13;
wire ff_cache0_address_16_16;
wire ff_cache0_address_16_18;
wire ff_cache0_already_read_16;
wire ff_cache2_data_mask_3_20;
wire ff_cache2_already_read_16;
wire n6822_20;
wire ff_cache2_data_en_13;
wire ff_cache3_already_read_14;
wire n6308_10;
wire ff_vram_address_17_18;
wire ff_vram_wdata_31_10;
wire n6007_18;
wire n5980_21;
wire n5982_20;
wire ff_cache3_data_mask_3_19;
wire ff_cache3_address_17_18;
wire n5995_18;
wire n5993_17;
wire ff_cache3_address_17_20;
wire ff_cache0_data_31_15;
wire n5732_10;
wire n5740_11;
wire n5745_11;
wire n5750_11;
wire ff_cache0_data_23_14;
wire n5733_10;
wire n5741_11;
wire n5746_11;
wire n5751_11;
wire ff_cache0_data_7_14;
wire n5735_11;
wire n5743_11;
wire n5748_11;
wire n5753_12;
wire ff_cache0_data_15_14;
wire n5734_10;
wire n5742_11;
wire n5747_11;
wire n5752_10;
wire ff_cache1_data_31_17;
wire ff_cache1_already_read_14;
wire n5986_18;
wire ff_cache1_data_31_19;
wire n6823_12;
wire ff_cache0_data_mask_2_17;
wire n5121_10;
wire ff_cache3_data_mask_3_21;
wire ff_cache3_data_31_16;
wire ff_cache2_data_31_14;
wire n6014_23;
wire n5965_21;
wire n6016_22;
wire n6822_24;
wire ff_cache1_data_mask_3_18;
wire ff_cache1_data_31_21;
wire ff_cache0_already_read_18;
wire n1394_5;
wire n1393_5;
wire n1392_5;
wire n1391_5;
wire n1390_5;
wire n1389_5;
wire n1388_5;
wire n1387_6;
wire ff_cache1_already_read_18;
wire ff_cache2_data_mask_3_22;
wire n6012_18;
wire n6009_18;
wire n6008_17;
wire n6007_20;
wire n6000_18;
wire n5991_17;
wire n5988_17;
wire n5987_17;
wire n5986_20;
wire n6013_24;
wire n6012_20;
wire n6011_17;
wire n6010_17;
wire n6009_20;
wire n6008_19;
wire n6007_22;
wire n6005_18;
wire n6001_17;
wire n5999_17;
wire n5998_17;
wire n5997_17;
wire n5995_20;
wire n5994_17;
wire n5993_19;
wire n5991_19;
wire n5990_17;
wire n5989_17;
wire n5988_19;
wire n5986_22;
wire n5985_18;
wire n5984_18;
wire n5983_19;
wire n5982_22;
wire n5981_20;
wire n6006_17;
wire n6004_17;
wire n6003_17;
wire n6002_17;
wire n6000_20;
wire n5996_17;
wire n5992_17;
wire n5987_19;
wire n5967_23;
wire n6535_12;
wire n5966_22;
wire n6012_22;
wire n6011_19;
wire n6010_19;
wire n6009_22;
wire n6008_21;
wire n6007_24;
wire n6006_19;
wire n6005_20;
wire n6004_19;
wire n6003_19;
wire n6002_19;
wire n6001_19;
wire n6000_22;
wire n5999_19;
wire n5997_19;
wire n5996_19;
wire n5995_22;
wire n5994_19;
wire n5992_19;
wire n5990_19;
wire n5989_19;
wire n5988_21;
wire n5987_21;
wire n5985_20;
wire n5984_20;
wire n5983_21;
wire n5982_24;
wire n5981_22;
wire n5998_19;
wire n5991_21;
wire n5986_24;
wire n5965_23;
wire n6012_24;
wire n6007_26;
wire n5985_22;
wire n5983_23;
wire n5965_25;
wire n5964_17;
wire ff_vram_address_17_20;
wire ff_cache_vram_rdata_en_15;
wire n6016_24;
wire n6015_21;
wire n6013_26;
wire ff_cache2_data_en_15;
wire n5980_23;
wire n6013_28;
wire n6012_26;
wire n6010_21;
wire n6009_24;
wire n6008_23;
wire n6007_28;
wire n6006_21;
wire n6005_22;
wire n6004_21;
wire n6003_21;
wire n6002_21;
wire n6000_24;
wire n5999_21;
wire n5998_21;
wire n5996_21;
wire n5995_24;
wire n5994_21;
wire n5993_21;
wire n5992_21;
wire n5991_23;
wire n5990_21;
wire n5989_21;
wire n5988_23;
wire n5987_23;
wire n5986_26;
wire n5985_24;
wire n5984_22;
wire n5983_25;
wire n5981_24;
wire n6011_21;
wire n6001_21;
wire n5997_21;
wire n5982_26;
wire n6012_28;
wire n6010_23;
wire n6007_30;
wire n6006_23;
wire n6004_23;
wire n6002_23;
wire n6001_23;
wire n6000_26;
wire n5998_23;
wire n5997_23;
wire n5996_23;
wire n5994_23;
wire n5993_23;
wire n5992_23;
wire n5991_25;
wire n5990_23;
wire n5987_25;
wire n5986_28;
wire n5985_26;
wire n5982_28;
wire n6009_26;
wire n6008_25;
wire n6005_24;
wire n6003_23;
wire n5999_23;
wire n5995_26;
wire n5989_23;
wire n5988_25;
wire n5984_24;
wire n5983_27;
wire n5981_26;
wire ff_busy_12;
wire n6822_26;
wire n6821_12;
wire ff_cache2_already_read_18;
wire ff_cache_vram_rdata_7_11;
wire ff_cache2_address_17_17;
wire ff_cache0_data_mask_1_14;
wire ff_cache3_data_mask_0_13;
wire ff_cache3_data_mask_1_13;
wire ff_cache3_data_mask_2_13;
wire ff_cache3_data_mask_3_23;
wire ff_cache0_data_31_17;
wire ff_cache0_data_23_16;
wire ff_cache0_data_15_16;
wire ff_cache0_data_7_16;
wire n5984_26;
wire n5985_28;
wire ff_cache3_already_read_16;
wire n6013_30;
wire ff_busy_14;
wire n5981_28;
wire n6000_28;
wire n6821_16;
wire n5964_19;
wire ff_cache0_already_read_20;
wire ff_cache0_already_read;
wire ff_cache1_already_read;
wire ff_cache2_already_read;
wire ff_cache3_already_read;
wire ff_cache1_data_en;
wire ff_cache2_data_en;
wire ff_cache3_data_en;
wire ff_busy;
wire ff_cache0_data_en;
wire n4_1_SUM;
wire n4_3;
wire n5_1_SUM;
wire n5_3;
wire n6_1_SUM;
wire n6_3;
wire n7_1_SUM;
wire n7_3;
wire n8_1_SUM;
wire n8_3;
wire n9_1_SUM;
wire n9_3;
wire n10_1_SUM;
wire n10_3;
wire n11_1_SUM;
wire n11_3;
wire n12_1_SUM;
wire n12_3;
wire n13_1_SUM;
wire n13_3;
wire n14_1_SUM;
wire n14_3;
wire n15_1_SUM;
wire n15_3;
wire n16_1_SUM;
wire n16_3;
wire n17_1_SUM;
wire n17_3;
wire n18_1_SUM;
wire n18_3;
wire n19_1_SUM;
wire n19_3;
wire n22_1_SUM;
wire n22_3;
wire n23_1_SUM;
wire n23_3;
wire n24_1_SUM;
wire n24_3;
wire n25_1_SUM;
wire n25_3;
wire n26_1_SUM;
wire n26_3;
wire n27_1_SUM;
wire n27_3;
wire n28_1_SUM;
wire n28_3;
wire n29_1_SUM;
wire n29_3;
wire n30_1_SUM;
wire n30_3;
wire n31_1_SUM;
wire n31_3;
wire n32_1_SUM;
wire n32_3;
wire n33_1_SUM;
wire n33_3;
wire n34_1_SUM;
wire n34_3;
wire n35_1_SUM;
wire n35_3;
wire n36_1_SUM;
wire n36_3;
wire n37_1_SUM;
wire n37_3;
wire n40_1_SUM;
wire n40_3;
wire n41_1_SUM;
wire n41_3;
wire n42_1_SUM;
wire n42_3;
wire n43_1_SUM;
wire n43_3;
wire n44_1_SUM;
wire n44_3;
wire n45_1_SUM;
wire n45_3;
wire n46_1_SUM;
wire n46_3;
wire n47_1_SUM;
wire n47_3;
wire n48_1_SUM;
wire n48_3;
wire n49_1_SUM;
wire n49_3;
wire n50_1_SUM;
wire n50_3;
wire n51_1_SUM;
wire n51_3;
wire n52_1_SUM;
wire n52_3;
wire n53_1_SUM;
wire n53_3;
wire n54_1_SUM;
wire n54_3;
wire n55_1_SUM;
wire n55_3;
wire n58_1_SUM;
wire n58_3;
wire n59_1_SUM;
wire n59_3;
wire n60_1_SUM;
wire n60_3;
wire n61_1_SUM;
wire n61_3;
wire n62_1_SUM;
wire n62_3;
wire n63_1_SUM;
wire n63_3;
wire n64_1_SUM;
wire n64_3;
wire n65_1_SUM;
wire n65_3;
wire n66_1_SUM;
wire n66_3;
wire n67_1_SUM;
wire n67_3;
wire n68_1_SUM;
wire n68_3;
wire n69_1_SUM;
wire n69_3;
wire n70_1_SUM;
wire n70_3;
wire n71_1_SUM;
wire n71_3;
wire n72_1_SUM;
wire n72_3;
wire n73_1_SUM;
wire n73_3;
wire n85_9;
wire n86_9;
wire n87_9;
wire n88_9;
wire n89_9;
wire n90_9;
wire n91_9;
wire n92_9;
wire n93_9;
wire n94_9;
wire n95_9;
wire n96_9;
wire n97_9;
wire n98_9;
wire n99_9;
wire n100_9;
wire n101_9;
wire n102_9;
wire n103_9;
wire n104_9;
wire n105_9;
wire n106_9;
wire n107_9;
wire n108_9;
wire n109_9;
wire n110_9;
wire n111_9;
wire n112_9;
wire n113_9;
wire n114_9;
wire n115_9;
wire n116_9;
wire n117_9;
wire n118_9;
wire n119_9;
wire n120_9;
wire n121_9;
wire n122_9;
wire n123_9;
wire n124_9;
wire n125_9;
wire n126_9;
wire n127_9;
wire n128_9;
wire n129_9;
wire n130_9;
wire n131_9;
wire n132_9;
wire n476_9;
wire n479_9;
wire n480_9;
wire n481_9;
wire n482_9;
wire n483_9;
wire n484_9;
wire n485_9;
wire n486_9;
wire n519_9;
wire n522_9;
wire n523_9;
wire n524_9;
wire n525_9;
wire n526_9;
wire n527_9;
wire n528_9;
wire n529_9;
wire n562_9;
wire n565_9;
wire n566_9;
wire n567_9;
wire n568_9;
wire n569_9;
wire n570_9;
wire n571_9;
wire n572_9;
wire n605_9;
wire n608_9;
wire n609_9;
wire n610_9;
wire n611_9;
wire n612_9;
wire n613_9;
wire n614_9;
wire n615_9;
wire n4875_9;
wire n4876_9;
wire n4877_9;
wire n4878_9;
wire n4879_9;
wire n4880_9;
wire n4881_9;
wire n4882_9;
wire n1242_3;
wire n1243_3;
wire n1244_3;
wire n1245_3;
wire n1246_3;
wire n1247_3;
wire n1248_3;
wire n1249_3;
wire n5114_6;
wire n5115_5;
wire n5116_5;
wire n5117_5;
wire n5118_5;
wire n5119_5;
wire n5120_5;
wire n5121_5;
wire n5122_8;
wire [17:2] ff_cache0_address;
wire [31:0] ff_cache0_data;
wire [3:0] ff_cache0_data_mask;
wire [17:2] ff_cache1_address;
wire [31:0] ff_cache1_data;
wire [3:0] ff_cache1_data_mask;
wire [17:2] ff_cache2_address;
wire [31:0] ff_cache2_data;
wire [3:0] ff_cache2_data_mask;
wire [17:2] ff_cache3_address;
wire [31:0] ff_cache3_data;
wire [3:0] ff_cache3_data_mask;
wire [2:0] ff_flush_state;
wire [1:0] ff_priority;
wire VCC;
wire GND;
  LUT3 n85_s6 (
    .F(n85_6),
    .I0(ff_cache0_address[17]),
    .I1(ff_cache1_address[17]),
    .I2(ff_priority[0]) 
);
defparam n85_s6.INIT=8'hCA;
  LUT3 n85_s7 (
    .F(n85_7),
    .I0(ff_cache2_address[17]),
    .I1(ff_cache3_address[17]),
    .I2(ff_priority[0]) 
);
defparam n85_s7.INIT=8'hCA;
  LUT3 n86_s6 (
    .F(n86_6),
    .I0(ff_cache0_address[16]),
    .I1(ff_cache1_address[16]),
    .I2(ff_priority[0]) 
);
defparam n86_s6.INIT=8'hCA;
  LUT3 n86_s7 (
    .F(n86_7),
    .I0(ff_cache2_address[16]),
    .I1(ff_cache3_address[16]),
    .I2(ff_priority[0]) 
);
defparam n86_s7.INIT=8'hCA;
  LUT3 n87_s6 (
    .F(n87_6),
    .I0(ff_cache0_address[15]),
    .I1(ff_cache1_address[15]),
    .I2(ff_priority[0]) 
);
defparam n87_s6.INIT=8'hCA;
  LUT3 n87_s7 (
    .F(n87_7),
    .I0(ff_cache2_address[15]),
    .I1(ff_cache3_address[15]),
    .I2(ff_priority[0]) 
);
defparam n87_s7.INIT=8'hCA;
  LUT3 n88_s6 (
    .F(n88_6),
    .I0(ff_cache0_address[14]),
    .I1(ff_cache1_address[14]),
    .I2(ff_priority[0]) 
);
defparam n88_s6.INIT=8'hCA;
  LUT3 n88_s7 (
    .F(n88_7),
    .I0(ff_cache2_address[14]),
    .I1(ff_cache3_address[14]),
    .I2(ff_priority[0]) 
);
defparam n88_s7.INIT=8'hCA;
  LUT3 n89_s6 (
    .F(n89_6),
    .I0(ff_cache0_address[13]),
    .I1(ff_cache1_address[13]),
    .I2(ff_priority[0]) 
);
defparam n89_s6.INIT=8'hCA;
  LUT3 n89_s7 (
    .F(n89_7),
    .I0(ff_cache2_address[13]),
    .I1(ff_cache3_address[13]),
    .I2(ff_priority[0]) 
);
defparam n89_s7.INIT=8'hCA;
  LUT3 n90_s6 (
    .F(n90_6),
    .I0(ff_cache0_address[12]),
    .I1(ff_cache1_address[12]),
    .I2(ff_priority[0]) 
);
defparam n90_s6.INIT=8'hCA;
  LUT3 n90_s7 (
    .F(n90_7),
    .I0(ff_cache2_address[12]),
    .I1(ff_cache3_address[12]),
    .I2(ff_priority[0]) 
);
defparam n90_s7.INIT=8'hCA;
  LUT3 n91_s6 (
    .F(n91_6),
    .I0(ff_cache0_address[11]),
    .I1(ff_cache1_address[11]),
    .I2(ff_priority[0]) 
);
defparam n91_s6.INIT=8'hCA;
  LUT3 n91_s7 (
    .F(n91_7),
    .I0(ff_cache2_address[11]),
    .I1(ff_cache3_address[11]),
    .I2(ff_priority[0]) 
);
defparam n91_s7.INIT=8'hCA;
  LUT3 n92_s6 (
    .F(n92_6),
    .I0(ff_cache0_address[10]),
    .I1(ff_cache1_address[10]),
    .I2(ff_priority[0]) 
);
defparam n92_s6.INIT=8'hCA;
  LUT3 n92_s7 (
    .F(n92_7),
    .I0(ff_cache2_address[10]),
    .I1(ff_cache3_address[10]),
    .I2(ff_priority[0]) 
);
defparam n92_s7.INIT=8'hCA;
  LUT3 n93_s6 (
    .F(n93_6),
    .I0(ff_cache0_address[9]),
    .I1(ff_cache1_address[9]),
    .I2(ff_priority[0]) 
);
defparam n93_s6.INIT=8'hCA;
  LUT3 n93_s7 (
    .F(n93_7),
    .I0(ff_cache2_address[9]),
    .I1(ff_cache3_address[9]),
    .I2(ff_priority[0]) 
);
defparam n93_s7.INIT=8'hCA;
  LUT3 n94_s6 (
    .F(n94_6),
    .I0(ff_cache0_address[8]),
    .I1(ff_cache1_address[8]),
    .I2(ff_priority[0]) 
);
defparam n94_s6.INIT=8'hCA;
  LUT3 n94_s7 (
    .F(n94_7),
    .I0(ff_cache2_address[8]),
    .I1(ff_cache3_address[8]),
    .I2(ff_priority[0]) 
);
defparam n94_s7.INIT=8'hCA;
  LUT3 n95_s6 (
    .F(n95_6),
    .I0(ff_cache0_address[7]),
    .I1(ff_cache1_address[7]),
    .I2(ff_priority[0]) 
);
defparam n95_s6.INIT=8'hCA;
  LUT3 n95_s7 (
    .F(n95_7),
    .I0(ff_cache2_address[7]),
    .I1(ff_cache3_address[7]),
    .I2(ff_priority[0]) 
);
defparam n95_s7.INIT=8'hCA;
  LUT3 n96_s6 (
    .F(n96_6),
    .I0(ff_cache0_address[6]),
    .I1(ff_cache1_address[6]),
    .I2(ff_priority[0]) 
);
defparam n96_s6.INIT=8'hCA;
  LUT3 n96_s7 (
    .F(n96_7),
    .I0(ff_cache2_address[6]),
    .I1(ff_cache3_address[6]),
    .I2(ff_priority[0]) 
);
defparam n96_s7.INIT=8'hCA;
  LUT3 n97_s6 (
    .F(n97_6),
    .I0(ff_cache0_address[5]),
    .I1(ff_cache1_address[5]),
    .I2(ff_priority[0]) 
);
defparam n97_s6.INIT=8'hCA;
  LUT3 n97_s7 (
    .F(n97_7),
    .I0(ff_cache2_address[5]),
    .I1(ff_cache3_address[5]),
    .I2(ff_priority[0]) 
);
defparam n97_s7.INIT=8'hCA;
  LUT3 n98_s6 (
    .F(n98_6),
    .I0(ff_cache0_address[4]),
    .I1(ff_cache1_address[4]),
    .I2(ff_priority[0]) 
);
defparam n98_s6.INIT=8'hCA;
  LUT3 n98_s7 (
    .F(n98_7),
    .I0(ff_cache2_address[4]),
    .I1(ff_cache3_address[4]),
    .I2(ff_priority[0]) 
);
defparam n98_s7.INIT=8'hCA;
  LUT3 n99_s6 (
    .F(n99_6),
    .I0(ff_cache0_address[3]),
    .I1(ff_cache1_address[3]),
    .I2(ff_priority[0]) 
);
defparam n99_s6.INIT=8'hCA;
  LUT3 n99_s7 (
    .F(n99_7),
    .I0(ff_cache2_address[3]),
    .I1(ff_cache3_address[3]),
    .I2(ff_priority[0]) 
);
defparam n99_s7.INIT=8'hCA;
  LUT3 n100_s6 (
    .F(n100_6),
    .I0(ff_cache0_address[2]),
    .I1(ff_cache1_address[2]),
    .I2(ff_priority[0]) 
);
defparam n100_s6.INIT=8'hCA;
  LUT3 n100_s7 (
    .F(n100_7),
    .I0(ff_cache2_address[2]),
    .I1(ff_cache3_address[2]),
    .I2(ff_priority[0]) 
);
defparam n100_s7.INIT=8'hCA;
  LUT3 n101_s6 (
    .F(n101_6),
    .I0(ff_cache0_data[31]),
    .I1(ff_cache1_data[31]),
    .I2(ff_priority[0]) 
);
defparam n101_s6.INIT=8'hCA;
  LUT3 n101_s7 (
    .F(n101_7),
    .I0(ff_cache2_data[31]),
    .I1(ff_cache3_data[31]),
    .I2(ff_priority[0]) 
);
defparam n101_s7.INIT=8'hCA;
  LUT3 n102_s6 (
    .F(n102_6),
    .I0(ff_cache0_data[30]),
    .I1(ff_cache1_data[30]),
    .I2(ff_priority[0]) 
);
defparam n102_s6.INIT=8'hCA;
  LUT3 n102_s7 (
    .F(n102_7),
    .I0(ff_cache2_data[30]),
    .I1(ff_cache3_data[30]),
    .I2(ff_priority[0]) 
);
defparam n102_s7.INIT=8'hCA;
  LUT3 n103_s6 (
    .F(n103_6),
    .I0(ff_cache0_data[29]),
    .I1(ff_cache1_data[29]),
    .I2(ff_priority[0]) 
);
defparam n103_s6.INIT=8'hCA;
  LUT3 n103_s7 (
    .F(n103_7),
    .I0(ff_cache2_data[29]),
    .I1(ff_cache3_data[29]),
    .I2(ff_priority[0]) 
);
defparam n103_s7.INIT=8'hCA;
  LUT3 n104_s6 (
    .F(n104_6),
    .I0(ff_cache0_data[28]),
    .I1(ff_cache1_data[28]),
    .I2(ff_priority[0]) 
);
defparam n104_s6.INIT=8'hCA;
  LUT3 n104_s7 (
    .F(n104_7),
    .I0(ff_cache2_data[28]),
    .I1(ff_cache3_data[28]),
    .I2(ff_priority[0]) 
);
defparam n104_s7.INIT=8'hCA;
  LUT3 n105_s6 (
    .F(n105_6),
    .I0(ff_cache0_data[27]),
    .I1(ff_cache1_data[27]),
    .I2(ff_priority[0]) 
);
defparam n105_s6.INIT=8'hCA;
  LUT3 n105_s7 (
    .F(n105_7),
    .I0(ff_cache2_data[27]),
    .I1(ff_cache3_data[27]),
    .I2(ff_priority[0]) 
);
defparam n105_s7.INIT=8'hCA;
  LUT3 n106_s6 (
    .F(n106_6),
    .I0(ff_cache0_data[26]),
    .I1(ff_cache1_data[26]),
    .I2(ff_priority[0]) 
);
defparam n106_s6.INIT=8'hCA;
  LUT3 n106_s7 (
    .F(n106_7),
    .I0(ff_cache2_data[26]),
    .I1(ff_cache3_data[26]),
    .I2(ff_priority[0]) 
);
defparam n106_s7.INIT=8'hCA;
  LUT3 n107_s6 (
    .F(n107_6),
    .I0(ff_cache0_data[25]),
    .I1(ff_cache1_data[25]),
    .I2(ff_priority[0]) 
);
defparam n107_s6.INIT=8'hCA;
  LUT3 n107_s7 (
    .F(n107_7),
    .I0(ff_cache2_data[25]),
    .I1(ff_cache3_data[25]),
    .I2(ff_priority[0]) 
);
defparam n107_s7.INIT=8'hCA;
  LUT3 n108_s6 (
    .F(n108_6),
    .I0(ff_cache0_data[24]),
    .I1(ff_cache1_data[24]),
    .I2(ff_priority[0]) 
);
defparam n108_s6.INIT=8'hCA;
  LUT3 n108_s7 (
    .F(n108_7),
    .I0(ff_cache2_data[24]),
    .I1(ff_cache3_data[24]),
    .I2(ff_priority[0]) 
);
defparam n108_s7.INIT=8'hCA;
  LUT3 n109_s6 (
    .F(n109_6),
    .I0(ff_cache0_data[23]),
    .I1(ff_cache1_data[23]),
    .I2(ff_priority[0]) 
);
defparam n109_s6.INIT=8'hCA;
  LUT3 n109_s7 (
    .F(n109_7),
    .I0(ff_cache2_data[23]),
    .I1(ff_cache3_data[23]),
    .I2(ff_priority[0]) 
);
defparam n109_s7.INIT=8'hCA;
  LUT3 n110_s6 (
    .F(n110_6),
    .I0(ff_cache0_data[22]),
    .I1(ff_cache1_data[22]),
    .I2(ff_priority[0]) 
);
defparam n110_s6.INIT=8'hCA;
  LUT3 n110_s7 (
    .F(n110_7),
    .I0(ff_cache2_data[22]),
    .I1(ff_cache3_data[22]),
    .I2(ff_priority[0]) 
);
defparam n110_s7.INIT=8'hCA;
  LUT3 n111_s6 (
    .F(n111_6),
    .I0(ff_cache0_data[21]),
    .I1(ff_cache1_data[21]),
    .I2(ff_priority[0]) 
);
defparam n111_s6.INIT=8'hCA;
  LUT3 n111_s7 (
    .F(n111_7),
    .I0(ff_cache2_data[21]),
    .I1(ff_cache3_data[21]),
    .I2(ff_priority[0]) 
);
defparam n111_s7.INIT=8'hCA;
  LUT3 n112_s6 (
    .F(n112_6),
    .I0(ff_cache0_data[20]),
    .I1(ff_cache1_data[20]),
    .I2(ff_priority[0]) 
);
defparam n112_s6.INIT=8'hCA;
  LUT3 n112_s7 (
    .F(n112_7),
    .I0(ff_cache2_data[20]),
    .I1(ff_cache3_data[20]),
    .I2(ff_priority[0]) 
);
defparam n112_s7.INIT=8'hCA;
  LUT3 n113_s6 (
    .F(n113_6),
    .I0(ff_cache0_data[19]),
    .I1(ff_cache1_data[19]),
    .I2(ff_priority[0]) 
);
defparam n113_s6.INIT=8'hCA;
  LUT3 n113_s7 (
    .F(n113_7),
    .I0(ff_cache2_data[19]),
    .I1(ff_cache3_data[19]),
    .I2(ff_priority[0]) 
);
defparam n113_s7.INIT=8'hCA;
  LUT3 n114_s6 (
    .F(n114_6),
    .I0(ff_cache0_data[18]),
    .I1(ff_cache1_data[18]),
    .I2(ff_priority[0]) 
);
defparam n114_s6.INIT=8'hCA;
  LUT3 n114_s7 (
    .F(n114_7),
    .I0(ff_cache2_data[18]),
    .I1(ff_cache3_data[18]),
    .I2(ff_priority[0]) 
);
defparam n114_s7.INIT=8'hCA;
  LUT3 n115_s6 (
    .F(n115_6),
    .I0(ff_cache0_data[17]),
    .I1(ff_cache1_data[17]),
    .I2(ff_priority[0]) 
);
defparam n115_s6.INIT=8'hCA;
  LUT3 n115_s7 (
    .F(n115_7),
    .I0(ff_cache2_data[17]),
    .I1(ff_cache3_data[17]),
    .I2(ff_priority[0]) 
);
defparam n115_s7.INIT=8'hCA;
  LUT3 n116_s6 (
    .F(n116_6),
    .I0(ff_cache0_data[16]),
    .I1(ff_cache1_data[16]),
    .I2(ff_priority[0]) 
);
defparam n116_s6.INIT=8'hCA;
  LUT3 n116_s7 (
    .F(n116_7),
    .I0(ff_cache2_data[16]),
    .I1(ff_cache3_data[16]),
    .I2(ff_priority[0]) 
);
defparam n116_s7.INIT=8'hCA;
  LUT3 n117_s6 (
    .F(n117_6),
    .I0(ff_cache0_data[15]),
    .I1(ff_cache1_data[15]),
    .I2(ff_priority[0]) 
);
defparam n117_s6.INIT=8'hCA;
  LUT3 n117_s7 (
    .F(n117_7),
    .I0(ff_cache2_data[15]),
    .I1(ff_cache3_data[15]),
    .I2(ff_priority[0]) 
);
defparam n117_s7.INIT=8'hCA;
  LUT3 n118_s6 (
    .F(n118_6),
    .I0(ff_cache0_data[14]),
    .I1(ff_cache1_data[14]),
    .I2(ff_priority[0]) 
);
defparam n118_s6.INIT=8'hCA;
  LUT3 n118_s7 (
    .F(n118_7),
    .I0(ff_cache2_data[14]),
    .I1(ff_cache3_data[14]),
    .I2(ff_priority[0]) 
);
defparam n118_s7.INIT=8'hCA;
  LUT3 n119_s6 (
    .F(n119_6),
    .I0(ff_cache0_data[13]),
    .I1(ff_cache1_data[13]),
    .I2(ff_priority[0]) 
);
defparam n119_s6.INIT=8'hCA;
  LUT3 n119_s7 (
    .F(n119_7),
    .I0(ff_cache2_data[13]),
    .I1(ff_cache3_data[13]),
    .I2(ff_priority[0]) 
);
defparam n119_s7.INIT=8'hCA;
  LUT3 n120_s6 (
    .F(n120_6),
    .I0(ff_cache0_data[12]),
    .I1(ff_cache1_data[12]),
    .I2(ff_priority[0]) 
);
defparam n120_s6.INIT=8'hCA;
  LUT3 n120_s7 (
    .F(n120_7),
    .I0(ff_cache2_data[12]),
    .I1(ff_cache3_data[12]),
    .I2(ff_priority[0]) 
);
defparam n120_s7.INIT=8'hCA;
  LUT3 n121_s6 (
    .F(n121_6),
    .I0(ff_cache0_data[11]),
    .I1(ff_cache1_data[11]),
    .I2(ff_priority[0]) 
);
defparam n121_s6.INIT=8'hCA;
  LUT3 n121_s7 (
    .F(n121_7),
    .I0(ff_cache2_data[11]),
    .I1(ff_cache3_data[11]),
    .I2(ff_priority[0]) 
);
defparam n121_s7.INIT=8'hCA;
  LUT3 n122_s6 (
    .F(n122_6),
    .I0(ff_cache0_data[10]),
    .I1(ff_cache1_data[10]),
    .I2(ff_priority[0]) 
);
defparam n122_s6.INIT=8'hCA;
  LUT3 n122_s7 (
    .F(n122_7),
    .I0(ff_cache2_data[10]),
    .I1(ff_cache3_data[10]),
    .I2(ff_priority[0]) 
);
defparam n122_s7.INIT=8'hCA;
  LUT3 n123_s6 (
    .F(n123_6),
    .I0(ff_cache0_data[9]),
    .I1(ff_cache1_data[9]),
    .I2(ff_priority[0]) 
);
defparam n123_s6.INIT=8'hCA;
  LUT3 n123_s7 (
    .F(n123_7),
    .I0(ff_cache2_data[9]),
    .I1(ff_cache3_data[9]),
    .I2(ff_priority[0]) 
);
defparam n123_s7.INIT=8'hCA;
  LUT3 n124_s6 (
    .F(n124_6),
    .I0(ff_cache0_data[8]),
    .I1(ff_cache1_data[8]),
    .I2(ff_priority[0]) 
);
defparam n124_s6.INIT=8'hCA;
  LUT3 n124_s7 (
    .F(n124_7),
    .I0(ff_cache2_data[8]),
    .I1(ff_cache3_data[8]),
    .I2(ff_priority[0]) 
);
defparam n124_s7.INIT=8'hCA;
  LUT3 n125_s6 (
    .F(n125_6),
    .I0(ff_cache0_data[7]),
    .I1(ff_cache1_data[7]),
    .I2(ff_priority[0]) 
);
defparam n125_s6.INIT=8'hCA;
  LUT3 n125_s7 (
    .F(n125_7),
    .I0(ff_cache2_data[7]),
    .I1(ff_cache3_data[7]),
    .I2(ff_priority[0]) 
);
defparam n125_s7.INIT=8'hCA;
  LUT3 n126_s6 (
    .F(n126_6),
    .I0(ff_cache0_data[6]),
    .I1(ff_cache1_data[6]),
    .I2(ff_priority[0]) 
);
defparam n126_s6.INIT=8'hCA;
  LUT3 n126_s7 (
    .F(n126_7),
    .I0(ff_cache2_data[6]),
    .I1(ff_cache3_data[6]),
    .I2(ff_priority[0]) 
);
defparam n126_s7.INIT=8'hCA;
  LUT3 n127_s6 (
    .F(n127_6),
    .I0(ff_cache0_data[5]),
    .I1(ff_cache1_data[5]),
    .I2(ff_priority[0]) 
);
defparam n127_s6.INIT=8'hCA;
  LUT3 n127_s7 (
    .F(n127_7),
    .I0(ff_cache2_data[5]),
    .I1(ff_cache3_data[5]),
    .I2(ff_priority[0]) 
);
defparam n127_s7.INIT=8'hCA;
  LUT3 n128_s6 (
    .F(n128_6),
    .I0(ff_cache0_data[4]),
    .I1(ff_cache1_data[4]),
    .I2(ff_priority[0]) 
);
defparam n128_s6.INIT=8'hCA;
  LUT3 n128_s7 (
    .F(n128_7),
    .I0(ff_cache2_data[4]),
    .I1(ff_cache3_data[4]),
    .I2(ff_priority[0]) 
);
defparam n128_s7.INIT=8'hCA;
  LUT3 n129_s6 (
    .F(n129_6),
    .I0(ff_cache0_data[3]),
    .I1(ff_cache1_data[3]),
    .I2(ff_priority[0]) 
);
defparam n129_s6.INIT=8'hCA;
  LUT3 n129_s7 (
    .F(n129_7),
    .I0(ff_cache2_data[3]),
    .I1(ff_cache3_data[3]),
    .I2(ff_priority[0]) 
);
defparam n129_s7.INIT=8'hCA;
  LUT3 n130_s6 (
    .F(n130_6),
    .I0(ff_cache0_data[2]),
    .I1(ff_cache1_data[2]),
    .I2(ff_priority[0]) 
);
defparam n130_s6.INIT=8'hCA;
  LUT3 n130_s7 (
    .F(n130_7),
    .I0(ff_cache2_data[2]),
    .I1(ff_cache3_data[2]),
    .I2(ff_priority[0]) 
);
defparam n130_s7.INIT=8'hCA;
  LUT3 n131_s6 (
    .F(n131_6),
    .I0(ff_cache0_data[1]),
    .I1(ff_cache1_data[1]),
    .I2(ff_priority[0]) 
);
defparam n131_s6.INIT=8'hCA;
  LUT3 n131_s7 (
    .F(n131_7),
    .I0(ff_cache2_data[1]),
    .I1(ff_cache3_data[1]),
    .I2(ff_priority[0]) 
);
defparam n131_s7.INIT=8'hCA;
  LUT3 n132_s6 (
    .F(n132_6),
    .I0(ff_cache0_data[0]),
    .I1(ff_cache1_data[0]),
    .I2(ff_priority[0]) 
);
defparam n132_s6.INIT=8'hCA;
  LUT3 n132_s7 (
    .F(n132_7),
    .I0(ff_cache2_data[0]),
    .I1(ff_cache3_data[0]),
    .I2(ff_priority[0]) 
);
defparam n132_s7.INIT=8'hCA;
  LUT3 n476_s6 (
    .F(n476_6),
    .I0(ff_cache0_data_mask[0]),
    .I1(ff_cache0_data_mask[1]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n476_s6.INIT=8'hCA;
  LUT3 n476_s7 (
    .F(n476_7),
    .I0(ff_cache0_data_mask[2]),
    .I1(ff_cache0_data_mask[3]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n476_s7.INIT=8'hCA;
  LUT3 n479_s6 (
    .F(n479_6),
    .I0(ff_cache0_data[7]),
    .I1(ff_cache0_data[15]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n479_s6.INIT=8'hCA;
  LUT3 n479_s7 (
    .F(n479_7),
    .I0(ff_cache0_data[23]),
    .I1(ff_cache0_data[31]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n479_s7.INIT=8'hCA;
  LUT3 n480_s6 (
    .F(n480_6),
    .I0(ff_cache0_data[6]),
    .I1(ff_cache0_data[14]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n480_s6.INIT=8'hCA;
  LUT3 n480_s7 (
    .F(n480_7),
    .I0(ff_cache0_data[22]),
    .I1(ff_cache0_data[30]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n480_s7.INIT=8'hCA;
  LUT3 n481_s6 (
    .F(n481_6),
    .I0(ff_cache0_data[5]),
    .I1(ff_cache0_data[13]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n481_s6.INIT=8'hCA;
  LUT3 n481_s7 (
    .F(n481_7),
    .I0(ff_cache0_data[21]),
    .I1(ff_cache0_data[29]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n481_s7.INIT=8'hCA;
  LUT3 n482_s6 (
    .F(n482_6),
    .I0(ff_cache0_data[4]),
    .I1(ff_cache0_data[12]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n482_s6.INIT=8'hCA;
  LUT3 n482_s7 (
    .F(n482_7),
    .I0(ff_cache0_data[20]),
    .I1(ff_cache0_data[28]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n482_s7.INIT=8'hCA;
  LUT3 n483_s6 (
    .F(n483_6),
    .I0(ff_cache0_data[3]),
    .I1(ff_cache0_data[11]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n483_s6.INIT=8'hCA;
  LUT3 n483_s7 (
    .F(n483_7),
    .I0(ff_cache0_data[19]),
    .I1(ff_cache0_data[27]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n483_s7.INIT=8'hCA;
  LUT3 n484_s6 (
    .F(n484_6),
    .I0(ff_cache0_data[2]),
    .I1(ff_cache0_data[10]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n484_s6.INIT=8'hCA;
  LUT3 n484_s7 (
    .F(n484_7),
    .I0(ff_cache0_data[18]),
    .I1(ff_cache0_data[26]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n484_s7.INIT=8'hCA;
  LUT3 n485_s6 (
    .F(n485_6),
    .I0(ff_cache0_data[1]),
    .I1(ff_cache0_data[9]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n485_s6.INIT=8'hCA;
  LUT3 n485_s7 (
    .F(n485_7),
    .I0(ff_cache0_data[17]),
    .I1(ff_cache0_data[25]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n485_s7.INIT=8'hCA;
  LUT3 n486_s6 (
    .F(n486_6),
    .I0(ff_cache0_data[0]),
    .I1(ff_cache0_data[8]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n486_s6.INIT=8'hCA;
  LUT3 n486_s7 (
    .F(n486_7),
    .I0(ff_cache0_data[16]),
    .I1(ff_cache0_data[24]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n486_s7.INIT=8'hCA;
  LUT3 n519_s6 (
    .F(n519_6),
    .I0(ff_cache1_data_mask[0]),
    .I1(ff_cache1_data_mask[1]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n519_s6.INIT=8'hCA;
  LUT3 n519_s7 (
    .F(n519_7),
    .I0(ff_cache1_data_mask[2]),
    .I1(ff_cache1_data_mask[3]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n519_s7.INIT=8'hCA;
  LUT3 n522_s6 (
    .F(n522_6),
    .I0(ff_cache1_data[7]),
    .I1(ff_cache1_data[15]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n522_s6.INIT=8'hCA;
  LUT3 n522_s7 (
    .F(n522_7),
    .I0(ff_cache1_data[23]),
    .I1(ff_cache1_data[31]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n522_s7.INIT=8'hCA;
  LUT3 n523_s6 (
    .F(n523_6),
    .I0(ff_cache1_data[6]),
    .I1(ff_cache1_data[14]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n523_s6.INIT=8'hCA;
  LUT3 n523_s7 (
    .F(n523_7),
    .I0(ff_cache1_data[22]),
    .I1(ff_cache1_data[30]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n523_s7.INIT=8'hCA;
  LUT3 n524_s6 (
    .F(n524_6),
    .I0(ff_cache1_data[5]),
    .I1(ff_cache1_data[13]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n524_s6.INIT=8'hCA;
  LUT3 n524_s7 (
    .F(n524_7),
    .I0(ff_cache1_data[21]),
    .I1(ff_cache1_data[29]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n524_s7.INIT=8'hCA;
  LUT3 n525_s6 (
    .F(n525_6),
    .I0(ff_cache1_data[4]),
    .I1(ff_cache1_data[12]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n525_s6.INIT=8'hCA;
  LUT3 n525_s7 (
    .F(n525_7),
    .I0(ff_cache1_data[20]),
    .I1(ff_cache1_data[28]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n525_s7.INIT=8'hCA;
  LUT3 n526_s6 (
    .F(n526_6),
    .I0(ff_cache1_data[3]),
    .I1(ff_cache1_data[11]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n526_s6.INIT=8'hCA;
  LUT3 n526_s7 (
    .F(n526_7),
    .I0(ff_cache1_data[19]),
    .I1(ff_cache1_data[27]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n526_s7.INIT=8'hCA;
  LUT3 n527_s6 (
    .F(n527_6),
    .I0(ff_cache1_data[2]),
    .I1(ff_cache1_data[10]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n527_s6.INIT=8'hCA;
  LUT3 n527_s7 (
    .F(n527_7),
    .I0(ff_cache1_data[18]),
    .I1(ff_cache1_data[26]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n527_s7.INIT=8'hCA;
  LUT3 n528_s6 (
    .F(n528_6),
    .I0(ff_cache1_data[1]),
    .I1(ff_cache1_data[9]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n528_s6.INIT=8'hCA;
  LUT3 n528_s7 (
    .F(n528_7),
    .I0(ff_cache1_data[17]),
    .I1(ff_cache1_data[25]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n528_s7.INIT=8'hCA;
  LUT3 n529_s6 (
    .F(n529_6),
    .I0(ff_cache1_data[0]),
    .I1(ff_cache1_data[8]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n529_s6.INIT=8'hCA;
  LUT3 n529_s7 (
    .F(n529_7),
    .I0(ff_cache1_data[16]),
    .I1(ff_cache1_data[24]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n529_s7.INIT=8'hCA;
  LUT3 n562_s6 (
    .F(n562_6),
    .I0(ff_cache2_data_mask[0]),
    .I1(ff_cache2_data_mask[1]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n562_s6.INIT=8'hCA;
  LUT3 n562_s7 (
    .F(n562_7),
    .I0(ff_cache2_data_mask[2]),
    .I1(ff_cache2_data_mask[3]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n562_s7.INIT=8'hCA;
  LUT3 n1242_s3 (
    .F(n565_6),
    .I0(ff_cache2_data[7]),
    .I1(ff_cache2_data[15]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1242_s3.INIT=8'hCA;
  LUT3 n1242_s4 (
    .F(n565_7),
    .I0(ff_cache2_data[23]),
    .I1(ff_cache2_data[31]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1242_s4.INIT=8'hCA;
  LUT3 n1243_s3 (
    .F(n566_6),
    .I0(ff_cache2_data[6]),
    .I1(ff_cache2_data[14]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1243_s3.INIT=8'hCA;
  LUT3 n1243_s4 (
    .F(n566_7),
    .I0(ff_cache2_data[22]),
    .I1(ff_cache2_data[30]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1243_s4.INIT=8'hCA;
  LUT3 n1244_s3 (
    .F(n567_6),
    .I0(ff_cache2_data[5]),
    .I1(ff_cache2_data[13]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1244_s3.INIT=8'hCA;
  LUT3 n1244_s4 (
    .F(n567_7),
    .I0(ff_cache2_data[21]),
    .I1(ff_cache2_data[29]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1244_s4.INIT=8'hCA;
  LUT3 n1245_s3 (
    .F(n568_6),
    .I0(ff_cache2_data[4]),
    .I1(ff_cache2_data[12]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1245_s3.INIT=8'hCA;
  LUT3 n1245_s4 (
    .F(n568_7),
    .I0(ff_cache2_data[20]),
    .I1(ff_cache2_data[28]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1245_s4.INIT=8'hCA;
  LUT3 n1246_s3 (
    .F(n569_6),
    .I0(ff_cache2_data[3]),
    .I1(ff_cache2_data[11]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1246_s3.INIT=8'hCA;
  LUT3 n1246_s4 (
    .F(n569_7),
    .I0(ff_cache2_data[19]),
    .I1(ff_cache2_data[27]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1246_s4.INIT=8'hCA;
  LUT3 n1247_s3 (
    .F(n570_6),
    .I0(ff_cache2_data[2]),
    .I1(ff_cache2_data[10]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1247_s3.INIT=8'hCA;
  LUT3 n1247_s4 (
    .F(n570_7),
    .I0(ff_cache2_data[18]),
    .I1(ff_cache2_data[26]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1247_s4.INIT=8'hCA;
  LUT3 n1248_s3 (
    .F(n571_6),
    .I0(ff_cache2_data[1]),
    .I1(ff_cache2_data[9]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1248_s3.INIT=8'hCA;
  LUT3 n1248_s4 (
    .F(n571_7),
    .I0(ff_cache2_data[17]),
    .I1(ff_cache2_data[25]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1248_s4.INIT=8'hCA;
  LUT3 n1249_s3 (
    .F(n572_6),
    .I0(ff_cache2_data[0]),
    .I1(ff_cache2_data[8]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1249_s3.INIT=8'hCA;
  LUT3 n1249_s4 (
    .F(n572_7),
    .I0(ff_cache2_data[16]),
    .I1(ff_cache2_data[24]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1249_s4.INIT=8'hCA;
  LUT3 n605_s6 (
    .F(n605_6),
    .I0(ff_cache3_data_mask[0]),
    .I1(ff_cache3_data_mask[1]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n605_s6.INIT=8'hCA;
  LUT3 n605_s7 (
    .F(n605_7),
    .I0(ff_cache3_data_mask[2]),
    .I1(ff_cache3_data_mask[3]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n605_s7.INIT=8'hCA;
  LUT3 n1242_s5 (
    .F(n608_6),
    .I0(ff_cache3_data[7]),
    .I1(ff_cache3_data[15]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1242_s5.INIT=8'hCA;
  LUT3 n1242_s6 (
    .F(n608_7),
    .I0(ff_cache3_data[23]),
    .I1(ff_cache3_data[31]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1242_s6.INIT=8'hCA;
  LUT3 n1243_s5 (
    .F(n609_6),
    .I0(ff_cache3_data[6]),
    .I1(ff_cache3_data[14]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1243_s5.INIT=8'hCA;
  LUT3 n1243_s6 (
    .F(n609_7),
    .I0(ff_cache3_data[22]),
    .I1(ff_cache3_data[30]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1243_s6.INIT=8'hCA;
  LUT3 n1244_s5 (
    .F(n610_6),
    .I0(ff_cache3_data[5]),
    .I1(ff_cache3_data[13]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1244_s5.INIT=8'hCA;
  LUT3 n1244_s6 (
    .F(n610_7),
    .I0(ff_cache3_data[21]),
    .I1(ff_cache3_data[29]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1244_s6.INIT=8'hCA;
  LUT3 n1245_s5 (
    .F(n611_6),
    .I0(ff_cache3_data[4]),
    .I1(ff_cache3_data[12]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1245_s5.INIT=8'hCA;
  LUT3 n1245_s6 (
    .F(n611_7),
    .I0(ff_cache3_data[20]),
    .I1(ff_cache3_data[28]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1245_s6.INIT=8'hCA;
  LUT3 n1246_s5 (
    .F(n612_6),
    .I0(ff_cache3_data[3]),
    .I1(ff_cache3_data[11]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1246_s5.INIT=8'hCA;
  LUT3 n1246_s6 (
    .F(n612_7),
    .I0(ff_cache3_data[19]),
    .I1(ff_cache3_data[27]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1246_s6.INIT=8'hCA;
  LUT3 n1247_s5 (
    .F(n613_6),
    .I0(ff_cache3_data[2]),
    .I1(ff_cache3_data[10]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1247_s5.INIT=8'hCA;
  LUT3 n1247_s6 (
    .F(n613_7),
    .I0(ff_cache3_data[18]),
    .I1(ff_cache3_data[26]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1247_s6.INIT=8'hCA;
  LUT3 n1248_s5 (
    .F(n614_6),
    .I0(ff_cache3_data[1]),
    .I1(ff_cache3_data[9]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1248_s5.INIT=8'hCA;
  LUT3 n1248_s6 (
    .F(n614_7),
    .I0(ff_cache3_data[17]),
    .I1(ff_cache3_data[25]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1248_s6.INIT=8'hCA;
  LUT3 n1249_s5 (
    .F(n615_6),
    .I0(ff_cache3_data[0]),
    .I1(ff_cache3_data[8]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1249_s5.INIT=8'hCA;
  LUT3 n1249_s6 (
    .F(n615_7),
    .I0(ff_cache3_data[16]),
    .I1(ff_cache3_data[24]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1249_s6.INIT=8'hCA;
  LUT3 n4875_s6 (
    .F(n4875_6),
    .I0(w_command_vram_rdata[7]),
    .I1(w_command_vram_rdata[15]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4875_s6.INIT=8'hCA;
  LUT3 n4875_s7 (
    .F(n4875_7),
    .I0(w_command_vram_rdata[23]),
    .I1(w_command_vram_rdata[31]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4875_s7.INIT=8'hCA;
  LUT3 n4876_s6 (
    .F(n4876_6),
    .I0(w_command_vram_rdata[6]),
    .I1(w_command_vram_rdata[14]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4876_s6.INIT=8'hCA;
  LUT3 n4876_s7 (
    .F(n4876_7),
    .I0(w_command_vram_rdata[22]),
    .I1(w_command_vram_rdata[30]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4876_s7.INIT=8'hCA;
  LUT3 n4877_s6 (
    .F(n4877_6),
    .I0(w_command_vram_rdata[5]),
    .I1(w_command_vram_rdata[13]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4877_s6.INIT=8'hCA;
  LUT3 n4877_s7 (
    .F(n4877_7),
    .I0(w_command_vram_rdata[21]),
    .I1(w_command_vram_rdata[29]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4877_s7.INIT=8'hCA;
  LUT3 n4878_s6 (
    .F(n4878_6),
    .I0(w_command_vram_rdata[4]),
    .I1(w_command_vram_rdata[12]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4878_s6.INIT=8'hCA;
  LUT3 n4878_s7 (
    .F(n4878_7),
    .I0(w_command_vram_rdata[20]),
    .I1(w_command_vram_rdata[28]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4878_s7.INIT=8'hCA;
  LUT3 n4879_s6 (
    .F(n4879_6),
    .I0(w_command_vram_rdata[3]),
    .I1(w_command_vram_rdata[11]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4879_s6.INIT=8'hCA;
  LUT3 n4879_s7 (
    .F(n4879_7),
    .I0(w_command_vram_rdata[19]),
    .I1(w_command_vram_rdata[27]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4879_s7.INIT=8'hCA;
  LUT3 n4880_s6 (
    .F(n4880_6),
    .I0(w_command_vram_rdata[2]),
    .I1(w_command_vram_rdata[10]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4880_s6.INIT=8'hCA;
  LUT3 n4880_s7 (
    .F(n4880_7),
    .I0(w_command_vram_rdata[18]),
    .I1(w_command_vram_rdata[26]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4880_s7.INIT=8'hCA;
  LUT3 n4881_s6 (
    .F(n4881_6),
    .I0(w_command_vram_rdata[1]),
    .I1(w_command_vram_rdata[9]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4881_s6.INIT=8'hCA;
  LUT3 n4881_s7 (
    .F(n4881_7),
    .I0(w_command_vram_rdata[17]),
    .I1(w_command_vram_rdata[25]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4881_s7.INIT=8'hCA;
  LUT3 n4882_s6 (
    .F(n4882_6),
    .I0(w_command_vram_rdata[0]),
    .I1(w_command_vram_rdata[8]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4882_s6.INIT=8'hCA;
  LUT3 n4882_s7 (
    .F(n4882_7),
    .I0(w_command_vram_rdata[16]),
    .I1(w_command_vram_rdata[24]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4882_s7.INIT=8'hCA;
  LUT2 w_cache2_hit_s0 (
    .F(w_cache2_hit),
    .I0(n55_3),
    .I1(ff_cache2_data_en) 
);
defparam w_cache2_hit_s0.INIT=4'h4;
  LUT3 n5184_s2 (
    .F(n5184_5),
    .I0(ff_cache_vram_address[17]),
    .I1(w_command_vram_address[17]),
    .I2(n5388_7) 
);
defparam n5184_s2.INIT=8'hCA;
  LUT3 n5185_s1 (
    .F(n5185_4),
    .I0(ff_cache_vram_address[16]),
    .I1(w_command_vram_address[16]),
    .I2(n5388_7) 
);
defparam n5185_s1.INIT=8'hCA;
  LUT3 n5186_s1 (
    .F(n5186_4),
    .I0(ff_cache_vram_address[15]),
    .I1(w_command_vram_address[15]),
    .I2(n5388_7) 
);
defparam n5186_s1.INIT=8'hCA;
  LUT3 n5187_s1 (
    .F(n5187_4),
    .I0(ff_cache_vram_address[14]),
    .I1(w_command_vram_address[14]),
    .I2(n5388_7) 
);
defparam n5187_s1.INIT=8'hCA;
  LUT3 n5188_s1 (
    .F(n5188_4),
    .I0(ff_cache_vram_address[13]),
    .I1(w_command_vram_address[13]),
    .I2(n5388_7) 
);
defparam n5188_s1.INIT=8'hCA;
  LUT3 n5189_s1 (
    .F(n5189_4),
    .I0(ff_cache_vram_address[12]),
    .I1(w_command_vram_address[12]),
    .I2(n5388_7) 
);
defparam n5189_s1.INIT=8'hCA;
  LUT3 n5190_s1 (
    .F(n5190_4),
    .I0(ff_cache_vram_address[11]),
    .I1(w_command_vram_address[11]),
    .I2(n5388_7) 
);
defparam n5190_s1.INIT=8'hCA;
  LUT3 n5191_s1 (
    .F(n5191_4),
    .I0(ff_cache_vram_address[10]),
    .I1(w_command_vram_address[10]),
    .I2(n5388_7) 
);
defparam n5191_s1.INIT=8'hCA;
  LUT3 n5192_s1 (
    .F(n5192_4),
    .I0(ff_cache_vram_address[9]),
    .I1(w_command_vram_address[9]),
    .I2(n5388_7) 
);
defparam n5192_s1.INIT=8'hCA;
  LUT3 n5193_s1 (
    .F(n5193_4),
    .I0(ff_cache_vram_address[8]),
    .I1(w_command_vram_address[8]),
    .I2(n5388_7) 
);
defparam n5193_s1.INIT=8'hCA;
  LUT3 n5194_s1 (
    .F(n5194_4),
    .I0(ff_cache_vram_address[7]),
    .I1(w_command_vram_address[7]),
    .I2(n5388_7) 
);
defparam n5194_s1.INIT=8'hCA;
  LUT3 n5195_s1 (
    .F(n5195_4),
    .I0(ff_cache_vram_address[6]),
    .I1(w_command_vram_address[6]),
    .I2(n5388_7) 
);
defparam n5195_s1.INIT=8'hCA;
  LUT3 n5196_s1 (
    .F(n5196_4),
    .I0(ff_cache_vram_address[5]),
    .I1(w_command_vram_address[5]),
    .I2(n5388_7) 
);
defparam n5196_s1.INIT=8'hCA;
  LUT3 n5197_s1 (
    .F(n5197_4),
    .I0(ff_cache_vram_address[4]),
    .I1(w_command_vram_address[4]),
    .I2(n5388_7) 
);
defparam n5197_s1.INIT=8'hCA;
  LUT3 n5198_s1 (
    .F(n5198_4),
    .I0(ff_cache_vram_address[3]),
    .I1(w_command_vram_address[3]),
    .I2(n5388_7) 
);
defparam n5198_s1.INIT=8'hCA;
  LUT3 n5199_s1 (
    .F(n5199_4),
    .I0(ff_cache_vram_address[2]),
    .I1(w_command_vram_address[2]),
    .I2(n5388_7) 
);
defparam n5199_s1.INIT=8'hCA;
  LUT3 n5260_s2 (
    .F(n5260_5),
    .I0(ff_cache_vram_wdata[7]),
    .I1(w_command_vram_rdata[31]),
    .I2(n5388_7) 
);
defparam n5260_s2.INIT=8'hCA;
  LUT3 n5261_s1 (
    .F(n5261_4),
    .I0(ff_cache_vram_wdata[6]),
    .I1(w_command_vram_rdata[30]),
    .I2(n5388_7) 
);
defparam n5261_s1.INIT=8'hCA;
  LUT3 n5262_s1 (
    .F(n5262_4),
    .I0(ff_cache_vram_wdata[5]),
    .I1(w_command_vram_rdata[29]),
    .I2(n5388_7) 
);
defparam n5262_s1.INIT=8'hCA;
  LUT3 n5263_s1 (
    .F(n5263_4),
    .I0(ff_cache_vram_wdata[4]),
    .I1(w_command_vram_rdata[28]),
    .I2(n5388_7) 
);
defparam n5263_s1.INIT=8'hCA;
  LUT3 n5264_s1 (
    .F(n5264_4),
    .I0(ff_cache_vram_wdata[3]),
    .I1(w_command_vram_rdata[27]),
    .I2(n5388_7) 
);
defparam n5264_s1.INIT=8'hCA;
  LUT3 n5265_s1 (
    .F(n5265_4),
    .I0(ff_cache_vram_wdata[2]),
    .I1(w_command_vram_rdata[26]),
    .I2(n5388_7) 
);
defparam n5265_s1.INIT=8'hCA;
  LUT3 n5266_s1 (
    .F(n5266_4),
    .I0(ff_cache_vram_wdata[1]),
    .I1(w_command_vram_rdata[25]),
    .I2(n5388_7) 
);
defparam n5266_s1.INIT=8'hCA;
  LUT3 n5267_s1 (
    .F(n5267_4),
    .I0(ff_cache_vram_wdata[0]),
    .I1(w_command_vram_rdata[24]),
    .I2(n5388_7) 
);
defparam n5267_s1.INIT=8'hCA;
  LUT3 n5268_s2 (
    .F(n5268_5),
    .I0(w_command_vram_rdata[23]),
    .I1(ff_cache_vram_wdata[7]),
    .I2(n5388_7) 
);
defparam n5268_s2.INIT=8'hAC;
  LUT3 n5269_s1 (
    .F(n5269_4),
    .I0(w_command_vram_rdata[22]),
    .I1(ff_cache_vram_wdata[6]),
    .I2(n5388_7) 
);
defparam n5269_s1.INIT=8'hAC;
  LUT3 n5270_s1 (
    .F(n5270_4),
    .I0(w_command_vram_rdata[21]),
    .I1(ff_cache_vram_wdata[5]),
    .I2(n5388_7) 
);
defparam n5270_s1.INIT=8'hAC;
  LUT3 n5271_s1 (
    .F(n5271_4),
    .I0(w_command_vram_rdata[20]),
    .I1(ff_cache_vram_wdata[4]),
    .I2(n5388_7) 
);
defparam n5271_s1.INIT=8'hAC;
  LUT3 n5272_s1 (
    .F(n5272_4),
    .I0(w_command_vram_rdata[19]),
    .I1(ff_cache_vram_wdata[3]),
    .I2(n5388_7) 
);
defparam n5272_s1.INIT=8'hAC;
  LUT3 n5273_s1 (
    .F(n5273_4),
    .I0(w_command_vram_rdata[18]),
    .I1(ff_cache_vram_wdata[2]),
    .I2(n5388_7) 
);
defparam n5273_s1.INIT=8'hAC;
  LUT3 n5274_s1 (
    .F(n5274_4),
    .I0(w_command_vram_rdata[17]),
    .I1(ff_cache_vram_wdata[1]),
    .I2(n5388_7) 
);
defparam n5274_s1.INIT=8'hAC;
  LUT3 n5275_s1 (
    .F(n5275_4),
    .I0(w_command_vram_rdata[16]),
    .I1(ff_cache_vram_wdata[0]),
    .I2(n5388_7) 
);
defparam n5275_s1.INIT=8'hAC;
  LUT3 n5276_s2 (
    .F(n5276_5),
    .I0(w_command_vram_rdata[15]),
    .I1(ff_cache_vram_wdata[7]),
    .I2(n5388_7) 
);
defparam n5276_s2.INIT=8'hAC;
  LUT3 n5277_s1 (
    .F(n5277_4),
    .I0(w_command_vram_rdata[14]),
    .I1(ff_cache_vram_wdata[6]),
    .I2(n5388_7) 
);
defparam n5277_s1.INIT=8'hAC;
  LUT3 n5278_s1 (
    .F(n5278_4),
    .I0(w_command_vram_rdata[13]),
    .I1(ff_cache_vram_wdata[5]),
    .I2(n5388_7) 
);
defparam n5278_s1.INIT=8'hAC;
  LUT3 n5279_s1 (
    .F(n5279_4),
    .I0(w_command_vram_rdata[12]),
    .I1(ff_cache_vram_wdata[4]),
    .I2(n5388_7) 
);
defparam n5279_s1.INIT=8'hAC;
  LUT3 n5280_s1 (
    .F(n5280_4),
    .I0(w_command_vram_rdata[11]),
    .I1(ff_cache_vram_wdata[3]),
    .I2(n5388_7) 
);
defparam n5280_s1.INIT=8'hAC;
  LUT3 n5281_s1 (
    .F(n5281_4),
    .I0(w_command_vram_rdata[10]),
    .I1(ff_cache_vram_wdata[2]),
    .I2(n5388_7) 
);
defparam n5281_s1.INIT=8'hAC;
  LUT3 n5282_s1 (
    .F(n5282_4),
    .I0(w_command_vram_rdata[9]),
    .I1(ff_cache_vram_wdata[1]),
    .I2(n5388_7) 
);
defparam n5282_s1.INIT=8'hAC;
  LUT3 n5283_s1 (
    .F(n5283_4),
    .I0(w_command_vram_rdata[8]),
    .I1(ff_cache_vram_wdata[0]),
    .I2(n5388_7) 
);
defparam n5283_s1.INIT=8'hAC;
  LUT3 n5284_s2 (
    .F(n5284_5),
    .I0(w_command_vram_rdata[7]),
    .I1(ff_cache_vram_wdata[7]),
    .I2(n5388_7) 
);
defparam n5284_s2.INIT=8'hAC;
  LUT3 n5285_s1 (
    .F(n5285_4),
    .I0(w_command_vram_rdata[6]),
    .I1(ff_cache_vram_wdata[6]),
    .I2(n5388_7) 
);
defparam n5285_s1.INIT=8'hAC;
  LUT3 n5286_s1 (
    .F(n5286_4),
    .I0(w_command_vram_rdata[5]),
    .I1(ff_cache_vram_wdata[5]),
    .I2(n5388_7) 
);
defparam n5286_s1.INIT=8'hAC;
  LUT3 n5287_s1 (
    .F(n5287_4),
    .I0(w_command_vram_rdata[4]),
    .I1(ff_cache_vram_wdata[4]),
    .I2(n5388_7) 
);
defparam n5287_s1.INIT=8'hAC;
  LUT3 n5288_s1 (
    .F(n5288_4),
    .I0(w_command_vram_rdata[3]),
    .I1(ff_cache_vram_wdata[3]),
    .I2(n5388_7) 
);
defparam n5288_s1.INIT=8'hAC;
  LUT3 n5289_s1 (
    .F(n5289_4),
    .I0(w_command_vram_rdata[2]),
    .I1(ff_cache_vram_wdata[2]),
    .I2(n5388_7) 
);
defparam n5289_s1.INIT=8'hAC;
  LUT3 n5290_s1 (
    .F(n5290_4),
    .I0(w_command_vram_rdata[1]),
    .I1(ff_cache_vram_wdata[1]),
    .I2(n5388_7) 
);
defparam n5290_s1.INIT=8'hAC;
  LUT3 n5291_s1 (
    .F(n5291_4),
    .I0(w_command_vram_rdata[0]),
    .I1(ff_cache_vram_wdata[0]),
    .I2(n5388_7) 
);
defparam n5291_s1.INIT=8'hAC;
  LUT2 n5965_s6 (
    .F(n5965_9),
    .I0(n5965_10),
    .I1(n5965_11) 
);
defparam n5965_s6.INIT=4'h1;
  LUT4 n5966_s6 (
    .F(n5966_9),
    .I0(n5966_22),
    .I1(n5966_11),
    .I2(n5966_12),
    .I3(n5966_13) 
);
defparam n5966_s6.INIT=16'h3037;
  LUT3 n5967_s6 (
    .F(n5967_9),
    .I0(n5967_10),
    .I1(n5967_11),
    .I2(n5967_12) 
);
defparam n5967_s6.INIT=8'h0D;
  LUT4 n5968_s6 (
    .F(n5968_9),
    .I0(n5966_22),
    .I1(n5968_10),
    .I2(n5966_12),
    .I3(n5968_11) 
);
defparam n5968_s6.INIT=16'h3037;
  LUT4 n5969_s6 (
    .F(n5969_9),
    .I0(n5966_22),
    .I1(n5969_10),
    .I2(n5966_12),
    .I3(n5969_11) 
);
defparam n5969_s6.INIT=16'h3037;
  LUT3 n5970_s6 (
    .F(n5970_9),
    .I0(n5970_10),
    .I1(n5970_11),
    .I2(n5970_12) 
);
defparam n5970_s6.INIT=8'h0D;
  LUT3 n5971_s6 (
    .F(n5971_9),
    .I0(n5971_10),
    .I1(n5971_11),
    .I2(n5971_12) 
);
defparam n5971_s6.INIT=8'h0D;
  LUT3 n5972_s6 (
    .F(n5972_9),
    .I0(n5972_10),
    .I1(n5972_11),
    .I2(n5972_12) 
);
defparam n5972_s6.INIT=8'h0D;
  LUT3 n5973_s6 (
    .F(n5973_9),
    .I0(n5973_10),
    .I1(n5973_11),
    .I2(n5973_12) 
);
defparam n5973_s6.INIT=8'h0D;
  LUT3 n5974_s6 (
    .F(n5974_9),
    .I0(n5974_10),
    .I1(n5974_11),
    .I2(n5974_12) 
);
defparam n5974_s6.INIT=8'h0D;
  LUT3 n5975_s6 (
    .F(n5975_9),
    .I0(n5975_10),
    .I1(n5975_11),
    .I2(n5975_12) 
);
defparam n5975_s6.INIT=8'h0D;
  LUT3 n5976_s6 (
    .F(n5976_9),
    .I0(n5976_10),
    .I1(n5976_11),
    .I2(n5976_12) 
);
defparam n5976_s6.INIT=8'h0D;
  LUT4 n5977_s6 (
    .F(n5977_9),
    .I0(n5966_22),
    .I1(n5977_10),
    .I2(n5966_12),
    .I3(n5977_11) 
);
defparam n5977_s6.INIT=16'h3037;
  LUT3 n5978_s6 (
    .F(n5978_9),
    .I0(n5978_10),
    .I1(n5978_11),
    .I2(n5978_12) 
);
defparam n5978_s6.INIT=8'h0D;
  LUT3 n5979_s6 (
    .F(n5979_9),
    .I0(n5979_10),
    .I1(n5979_11),
    .I2(n5979_12) 
);
defparam n5979_s6.INIT=8'h0D;
  LUT4 n5980_s6 (
    .F(n5980_9),
    .I0(n5980_10),
    .I1(w_command_vram_address[2]),
    .I2(n5980_11),
    .I3(n5980_12) 
);
defparam n5980_s6.INIT=16'h004F;
  LUT4 n5981_s1 (
    .F(n5981_4),
    .I0(n5966_12),
    .I1(n101_9),
    .I2(n5981_5),
    .I3(n5981_6) 
);
defparam n5981_s1.INIT=16'h000D;
  LUT4 n5982_s1 (
    .F(n5982_4),
    .I0(n5982_5),
    .I1(n5982_6),
    .I2(n102_9),
    .I3(n5966_12) 
);
defparam n5982_s1.INIT=16'hF011;
  LUT3 n5983_s1 (
    .F(n5983_4),
    .I0(n5983_5),
    .I1(n5983_6),
    .I2(n5983_7) 
);
defparam n5983_s1.INIT=8'h01;
  LUT4 n5984_s1 (
    .F(n5984_4),
    .I0(n5984_26),
    .I1(n104_9),
    .I2(n5984_6),
    .I3(n5984_7) 
);
defparam n5984_s1.INIT=16'h000D;
  LUT4 n5985_s1 (
    .F(n5985_4),
    .I0(n5984_26),
    .I1(n105_9),
    .I2(n5985_5),
    .I3(n5985_6) 
);
defparam n5985_s1.INIT=16'h000D;
  LUT4 n5986_s1 (
    .F(n5986_4),
    .I0(n5986_5),
    .I1(n5986_6),
    .I2(n106_9),
    .I3(n5966_12) 
);
defparam n5986_s1.INIT=16'hF011;
  LUT4 n5987_s1 (
    .F(n5987_4),
    .I0(n5987_5),
    .I1(n5987_6),
    .I2(n107_9),
    .I3(n5984_26) 
);
defparam n5987_s1.INIT=16'hF111;
  LUT4 n5988_s1 (
    .F(n5988_4),
    .I0(n5988_5),
    .I1(n5988_6),
    .I2(n108_9),
    .I3(n5984_26) 
);
defparam n5988_s1.INIT=16'hF011;
  LUT4 n5989_s1 (
    .F(n5989_4),
    .I0(n5984_26),
    .I1(n109_9),
    .I2(n5989_5),
    .I3(n5989_6) 
);
defparam n5989_s1.INIT=16'h000D;
  LUT4 n5990_s1 (
    .F(n5990_4),
    .I0(n5990_5),
    .I1(n5990_6),
    .I2(n110_9),
    .I3(n5966_12) 
);
defparam n5990_s1.INIT=16'hF011;
  LUT4 n5991_s1 (
    .F(n5991_4),
    .I0(n5991_5),
    .I1(n5991_6),
    .I2(n111_9),
    .I3(n5984_26) 
);
defparam n5991_s1.INIT=16'hF011;
  LUT4 n5992_s1 (
    .F(n5992_4),
    .I0(n5984_26),
    .I1(n112_9),
    .I2(n5992_5),
    .I3(n5992_6) 
);
defparam n5992_s1.INIT=16'h000D;
  LUT4 n5993_s1 (
    .F(n5993_4),
    .I0(n5993_5),
    .I1(n5993_6),
    .I2(n113_9),
    .I3(n5984_26) 
);
defparam n5993_s1.INIT=16'hE0EE;
  LUT4 n5994_s1 (
    .F(n5994_4),
    .I0(n5984_26),
    .I1(n114_9),
    .I2(n5994_5),
    .I3(n5994_6) 
);
defparam n5994_s1.INIT=16'h000D;
  LUT4 n5995_s1 (
    .F(n5995_4),
    .I0(n5995_5),
    .I1(n5995_6),
    .I2(n115_9),
    .I3(n5966_12) 
);
defparam n5995_s1.INIT=16'hF011;
  LUT4 n5996_s1 (
    .F(n5996_4),
    .I0(n5984_26),
    .I1(n116_9),
    .I2(n5996_5),
    .I3(n5996_6) 
);
defparam n5996_s1.INIT=16'h000D;
  LUT4 n5997_s1 (
    .F(n5997_4),
    .I0(n5984_26),
    .I1(n117_9),
    .I2(n5997_5),
    .I3(n5997_6) 
);
defparam n5997_s1.INIT=16'h000D;
  LUT4 n5998_s1 (
    .F(n5998_4),
    .I0(n5984_26),
    .I1(n118_9),
    .I2(n5998_5),
    .I3(n5998_6) 
);
defparam n5998_s1.INIT=16'h000D;
  LUT4 n5999_s1 (
    .F(n5999_4),
    .I0(n5984_26),
    .I1(n119_9),
    .I2(n5999_5),
    .I3(n5999_6) 
);
defparam n5999_s1.INIT=16'h000D;
  LUT4 n6000_s1 (
    .F(n6000_4),
    .I0(n6000_5),
    .I1(n6000_6),
    .I2(n120_9),
    .I3(n5966_12) 
);
defparam n6000_s1.INIT=16'hF011;
  LUT4 n6001_s1 (
    .F(n6001_4),
    .I0(n6001_5),
    .I1(n6001_6),
    .I2(n121_9),
    .I3(n5966_12) 
);
defparam n6001_s1.INIT=16'hF011;
  LUT4 n6002_s1 (
    .F(n6002_4),
    .I0(n5984_26),
    .I1(n122_9),
    .I2(n6002_5),
    .I3(n6002_6) 
);
defparam n6002_s1.INIT=16'h000D;
  LUT4 n6003_s1 (
    .F(n6003_4),
    .I0(n6003_5),
    .I1(n6003_6),
    .I2(n123_9),
    .I3(n5966_12) 
);
defparam n6003_s1.INIT=16'hF011;
  LUT4 n6004_s1 (
    .F(n6004_4),
    .I0(n5984_26),
    .I1(n124_9),
    .I2(n6004_5),
    .I3(n6004_6) 
);
defparam n6004_s1.INIT=16'h000D;
  LUT3 n6005_s1 (
    .F(n6005_4),
    .I0(n6005_5),
    .I1(n6005_6),
    .I2(n6005_7) 
);
defparam n6005_s1.INIT=8'h01;
  LUT4 n6006_s1 (
    .F(n6006_4),
    .I0(n5984_26),
    .I1(n126_9),
    .I2(n6006_5),
    .I3(n6006_6) 
);
defparam n6006_s1.INIT=16'h000D;
  LUT4 n6007_s1 (
    .F(n6007_4),
    .I0(n5984_26),
    .I1(n127_9),
    .I2(n6007_5),
    .I3(n6007_6) 
);
defparam n6007_s1.INIT=16'h000D;
  LUT4 n6008_s1 (
    .F(n6008_4),
    .I0(n6008_5),
    .I1(n6008_6),
    .I2(n128_9),
    .I3(n5984_26) 
);
defparam n6008_s1.INIT=16'hF011;
  LUT4 n6009_s1 (
    .F(n6009_4),
    .I0(n6009_5),
    .I1(n129_9),
    .I2(n6009_6),
    .I3(n5966_12) 
);
defparam n6009_s1.INIT=16'h0C05;
  LUT4 n6010_s1 (
    .F(n6010_4),
    .I0(n5984_26),
    .I1(n130_9),
    .I2(n6010_5),
    .I3(n6010_6) 
);
defparam n6010_s1.INIT=16'h000D;
  LUT4 n6011_s1 (
    .F(n6011_4),
    .I0(n6011_5),
    .I1(n6011_6),
    .I2(n131_9),
    .I3(n5966_12) 
);
defparam n6011_s1.INIT=16'hF011;
  LUT4 n6012_s1 (
    .F(n6012_4),
    .I0(n5984_26),
    .I1(n132_9),
    .I2(n6012_5),
    .I3(n6012_6) 
);
defparam n6012_s1.INIT=16'h000D;
  LUT4 n6014_s6 (
    .F(n6014_9),
    .I0(n6014_10),
    .I1(n6014_11),
    .I2(n5984_26),
    .I3(n6014_12) 
);
defparam n6014_s6.INIT=16'h001F;
  LUT3 ff_cache0_already_read_s4 (
    .F(ff_cache0_already_read_8),
    .I0(ff_cache0_already_read_9),
    .I1(ff_cache0_already_read_16),
    .I2(ff_cache0_already_read_11) 
);
defparam ff_cache0_already_read_s4.INIT=8'hE0;
  LUT4 ff_cache1_already_read_s4 (
    .F(ff_cache1_already_read_8),
    .I0(ff_cache1_already_read_18),
    .I1(ff_cache1_already_read_10),
    .I2(n5388_7),
    .I3(ff_cache1_already_read_11) 
);
defparam ff_cache1_already_read_s4.INIT=16'hF800;
  LUT3 ff_cache2_already_read_s4 (
    .F(ff_cache2_already_read_8),
    .I0(ff_cache2_already_read_9),
    .I1(ff_cache2_already_read_16),
    .I2(ff_cache2_already_read_18) 
);
defparam ff_cache2_already_read_s4.INIT=8'hE0;
  LUT2 ff_cache3_already_read_s5 (
    .F(ff_cache3_already_read_9),
    .I0(ff_cache0_already_read_11),
    .I1(ff_cache3_already_read_10) 
);
defparam ff_cache3_already_read_s5.INIT=4'h8;
  LUT4 ff_cache_vram_rdata_en_s3 (
    .F(ff_cache_vram_rdata_en_6),
    .I0(ff_cache_vram_rdata_en_7),
    .I1(ff_cache_vram_rdata_en_8),
    .I2(n6821_16),
    .I3(ff_cache_vram_rdata_en_15) 
);
defparam ff_cache_vram_rdata_en_s3.INIT=16'hD000;
  LUT4 ff_flush_state_2_s3 (
    .F(ff_flush_state_1_7),
    .I0(n5966_12),
    .I1(n5966_22),
    .I2(w_command_vram_valid),
    .I3(ff_flush_state_2_9) 
);
defparam ff_flush_state_2_s3.INIT=16'h01FF;
  LUT4 n6822_s3 (
    .F(n6823_7),
    .I0(n6822_26),
    .I1(n6822_12),
    .I2(n6822_13),
    .I3(ff_start) 
);
defparam n6822_s3.INIT=16'hFFE0;
  LUT3 ff_cache0_address_16_s5 (
    .F(ff_cache0_address_16_10),
    .I0(ff_cache0_address_16_18),
    .I1(ff_cache0_address_16_12),
    .I2(ff_cache0_already_read_11) 
);
defparam ff_cache0_address_16_s5.INIT=8'h10;
  LUT4 ff_cache0_data_31_s5 (
    .F(ff_cache0_data_31_10),
    .I0(ff_cache0_data_31_15),
    .I1(ff_cache0_data_31_12),
    .I2(ff_cache0_data_31_17),
    .I3(ff_cache0_already_read_11) 
);
defparam ff_cache0_data_31_s5.INIT=16'hF800;
  LUT4 ff_cache0_data_23_s5 (
    .F(ff_cache0_data_23_10),
    .I0(ff_cache0_data_31_12),
    .I1(ff_cache0_data_23_14),
    .I2(ff_cache0_data_23_16),
    .I3(ff_cache0_already_read_11) 
);
defparam ff_cache0_data_23_s5.INIT=16'hF800;
  LUT4 ff_cache0_data_15_s5 (
    .F(ff_cache0_data_15_10),
    .I0(ff_cache0_data_31_12),
    .I1(ff_cache0_data_15_14),
    .I2(ff_cache0_data_15_16),
    .I3(ff_cache0_already_read_11) 
);
defparam ff_cache0_data_15_s5.INIT=16'hF800;
  LUT4 ff_cache0_data_7_s5 (
    .F(ff_cache0_data_7_10),
    .I0(ff_cache0_data_31_12),
    .I1(ff_cache0_data_7_14),
    .I2(ff_cache0_data_7_16),
    .I3(ff_cache0_already_read_11) 
);
defparam ff_cache0_data_7_s5.INIT=16'hF800;
  LUT3 ff_cache1_address_17_s5 (
    .F(ff_cache1_address_17_10),
    .I0(ff_cache1_address_17_11),
    .I1(n5388_7),
    .I2(ff_cache1_already_read_11) 
);
defparam ff_cache1_address_17_s5.INIT=8'hD0;
  LUT2 ff_cache1_data_31_s5 (
    .F(ff_cache1_data_31_10),
    .I0(ff_cache1_data_31_11),
    .I1(ff_cache1_data_31_12) 
);
defparam ff_cache1_data_31_s5.INIT=4'h4;
  LUT2 ff_cache1_data_23_s5 (
    .F(ff_cache1_data_23_10),
    .I0(ff_cache1_data_23_11),
    .I1(ff_cache1_data_31_12) 
);
defparam ff_cache1_data_23_s5.INIT=4'h4;
  LUT2 ff_cache1_data_15_s5 (
    .F(ff_cache1_data_15_10),
    .I0(ff_cache1_data_15_11),
    .I1(ff_cache1_data_31_12) 
);
defparam ff_cache1_data_15_s5.INIT=4'h4;
  LUT2 ff_cache1_data_7_s5 (
    .F(ff_cache1_data_7_10),
    .I0(ff_cache1_data_7_11),
    .I1(ff_cache1_data_31_12) 
);
defparam ff_cache1_data_7_s5.INIT=4'h4;
  LUT4 ff_cache2_address_17_s5 (
    .F(ff_cache2_address_17_10),
    .I0(ff_cache2_address_17_11),
    .I1(ff_cache2_address_17_17),
    .I2(ff_cache2_already_read_16),
    .I3(ff_cache0_already_read_11) 
);
defparam ff_cache2_address_17_s5.INIT=16'hF400;
  LUT2 ff_cache2_data_31_s5 (
    .F(ff_cache2_data_31_10),
    .I0(ff_cache2_data_31_11),
    .I1(ff_cache2_already_read_18) 
);
defparam ff_cache2_data_31_s5.INIT=4'h4;
  LUT2 ff_cache2_data_23_s5 (
    .F(ff_cache2_data_23_10),
    .I0(ff_cache2_data_23_11),
    .I1(ff_cache2_already_read_18) 
);
defparam ff_cache2_data_23_s5.INIT=4'h4;
  LUT2 ff_cache2_data_15_s5 (
    .F(ff_cache2_data_15_10),
    .I0(ff_cache2_data_15_11),
    .I1(ff_cache2_already_read_18) 
);
defparam ff_cache2_data_15_s5.INIT=4'h4;
  LUT2 ff_cache2_data_7_s5 (
    .F(ff_cache2_data_7_10),
    .I0(ff_cache2_data_7_11),
    .I1(ff_cache2_already_read_18) 
);
defparam ff_cache2_data_7_s5.INIT=4'h4;
  LUT4 ff_cache3_address_17_s5 (
    .F(ff_cache3_address_17_10),
    .I0(ff_cache3_address_17_11),
    .I1(ff_cache2_address_17_17),
    .I2(ff_cache3_address_17_20),
    .I3(ff_cache0_already_read_11) 
);
defparam ff_cache3_address_17_s5.INIT=16'hF400;
  LUT2 ff_cache3_data_31_s5 (
    .F(ff_cache3_data_31_10),
    .I0(ff_cache3_data_31_11),
    .I1(ff_cache3_data_31_12) 
);
defparam ff_cache3_data_31_s5.INIT=4'h4;
  LUT2 ff_cache3_data_23_s5 (
    .F(ff_cache3_data_23_10),
    .I0(ff_cache3_data_23_11),
    .I1(ff_cache3_data_31_12) 
);
defparam ff_cache3_data_23_s5.INIT=4'h4;
  LUT2 ff_cache3_data_15_s5 (
    .F(ff_cache3_data_15_10),
    .I0(ff_cache3_data_15_11),
    .I1(ff_cache3_data_31_12) 
);
defparam ff_cache3_data_15_s5.INIT=4'h4;
  LUT2 ff_cache3_data_7_s5 (
    .F(ff_cache3_data_7_10),
    .I0(ff_cache3_data_7_11),
    .I1(ff_cache3_data_31_12) 
);
defparam ff_cache3_data_7_s5.INIT=4'h4;
  LUT4 ff_vram_address_17_s9 (
    .F(ff_vram_address_17_12),
    .I0(ff_vram_address_17_15),
    .I1(ff_vram_address_17_20),
    .I2(w_command_vram_valid),
    .I3(ff_flush_state_2_9) 
);
defparam ff_vram_address_17_s9.INIT=16'h0B00;
  LUT4 ff_cache1_data_en_s3 (
    .F(ff_cache1_data_en_8),
    .I0(ff_cache1_data_en_9),
    .I1(n5966_22),
    .I2(ff_cache1_data_en_10),
    .I3(ff_start) 
);
defparam ff_cache1_data_en_s3.INIT=16'hFFB0;
  LUT4 ff_cache2_data_en_s3 (
    .F(ff_cache2_data_en_8),
    .I0(ff_cache2_data_en_9),
    .I1(ff_cache2_data_en_15),
    .I2(ff_cache_vram_rdata_en_15),
    .I3(ff_start) 
);
defparam ff_cache2_data_en_s3.INIT=16'hFF10;
  LUT4 ff_cache3_data_en_s3 (
    .F(ff_cache3_data_en_8),
    .I0(ff_cache3_already_read_10),
    .I1(n5966_22),
    .I2(ff_cache3_data_en_9),
    .I3(ff_start) 
);
defparam ff_cache3_data_en_s3.INIT=16'hFFB0;
  LUT4 ff_busy_s3 (
    .F(ff_busy_8),
    .I0(ff_busy_12),
    .I1(ff_cache_vram_rdata_en_7),
    .I2(ff_busy_14),
    .I3(ff_flush_state_2_9) 
);
defparam ff_busy_s3.INIT=16'hB0FF;
  LUT4 ff_cache0_data_mask_2_s6 (
    .F(ff_cache0_data_mask_2_11),
    .I0(ff_cache0_data_mask_2_17),
    .I1(ff_cache0_data_23_14),
    .I2(ff_cache0_data_mask_2_13),
    .I3(ff_cache0_data_mask_2_14) 
);
defparam ff_cache0_data_mask_2_s6.INIT=16'h8F00;
  LUT4 ff_cache0_data_mask_1_s5 (
    .F(ff_cache0_data_mask_1_10),
    .I0(ff_cache0_data_mask_1_11),
    .I1(ff_cache0_data_mask_1_14),
    .I2(ff_cache0_data_mask_2_13),
    .I3(ff_cache0_data_mask_2_14) 
);
defparam ff_cache0_data_mask_1_s5.INIT=16'h8F00;
  LUT4 ff_cache0_data_mask_0_s5 (
    .F(ff_cache0_data_mask_0_10),
    .I0(ff_cache0_data_mask_0_11),
    .I1(ff_cache0_data_mask_1_14),
    .I2(ff_cache0_data_mask_2_13),
    .I3(ff_cache0_data_mask_2_14) 
);
defparam ff_cache0_data_mask_0_s5.INIT=16'h8F00;
  LUT4 ff_cache0_data_mask_3_s5 (
    .F(ff_cache0_data_mask_3_10),
    .I0(ff_cache0_data_mask_2_17),
    .I1(ff_cache0_data_31_15),
    .I2(ff_cache0_data_mask_2_13),
    .I3(ff_cache0_data_mask_2_14) 
);
defparam ff_cache0_data_mask_3_s5.INIT=16'h8F00;
  LUT4 ff_vram_valid_s4 (
    .F(ff_vram_valid_7),
    .I0(ff_vram_valid_8_35),
    .I1(ff_vram_valid_9),
    .I2(ff_cache_flush_start),
    .I3(ff_start) 
);
defparam ff_vram_valid_s4.INIT=16'hFF0E;
  LUT3 ff_cache1_data_mask_3_s7 (
    .F(ff_cache1_data_mask_3_12),
    .I0(ff_cache1_data_mask_3_13),
    .I1(ff_cache1_data_mask_3_14),
    .I2(ff_cache1_data_mask_3_15) 
);
defparam ff_cache1_data_mask_3_s7.INIT=8'h10;
  LUT3 ff_cache1_data_mask_2_s6 (
    .F(ff_cache1_data_mask_2_11),
    .I0(ff_cache1_data_mask_3_13),
    .I1(ff_cache1_data_mask_2_12),
    .I2(ff_cache1_data_mask_3_15) 
);
defparam ff_cache1_data_mask_2_s6.INIT=8'h10;
  LUT3 ff_cache1_data_mask_1_s6 (
    .F(ff_cache1_data_mask_1_11),
    .I0(ff_cache1_data_mask_3_13),
    .I1(ff_cache1_data_mask_1_12),
    .I2(ff_cache1_data_mask_3_15) 
);
defparam ff_cache1_data_mask_1_s6.INIT=8'h10;
  LUT3 ff_cache1_data_mask_0_s6 (
    .F(ff_cache1_data_mask_0_11),
    .I0(ff_cache1_data_mask_3_13),
    .I1(ff_cache1_data_mask_0_12),
    .I2(ff_cache1_data_mask_3_15) 
);
defparam ff_cache1_data_mask_0_s6.INIT=8'h10;
  LUT3 ff_cache2_data_mask_3_s7 (
    .F(ff_cache2_data_mask_3_12),
    .I0(ff_cache2_data_mask_3_13),
    .I1(ff_cache2_data_mask_3_14),
    .I2(ff_cache2_data_mask_3_15) 
);
defparam ff_cache2_data_mask_3_s7.INIT=8'h10;
  LUT3 ff_cache2_data_mask_2_s6 (
    .F(ff_cache2_data_mask_2_11),
    .I0(ff_cache2_data_mask_3_13),
    .I1(ff_cache2_data_mask_2_12),
    .I2(ff_cache2_data_mask_3_15) 
);
defparam ff_cache2_data_mask_2_s6.INIT=8'h10;
  LUT3 ff_cache2_data_mask_1_s6 (
    .F(ff_cache2_data_mask_1_11),
    .I0(ff_cache2_data_mask_3_13),
    .I1(ff_cache2_data_mask_1_12),
    .I2(ff_cache2_data_mask_3_15) 
);
defparam ff_cache2_data_mask_1_s6.INIT=8'h10;
  LUT3 ff_cache2_data_mask_0_s6 (
    .F(ff_cache2_data_mask_0_11),
    .I0(ff_cache2_data_mask_3_13),
    .I1(ff_cache2_data_mask_0_12),
    .I2(ff_cache2_data_mask_3_15) 
);
defparam ff_cache2_data_mask_0_s6.INIT=8'h10;
  LUT4 n6535_s3 (
    .F(n6535_8),
    .I0(ff_cache_flush_start),
    .I1(n6535_12),
    .I2(n6535_10),
    .I3(ff_start) 
);
defparam n6535_s3.INIT=16'h00FE;
  LUT3 n6533_s5 (
    .F(n6533_10),
    .I0(n6533_11),
    .I1(ff_cache_flush_start),
    .I2(ff_start) 
);
defparam n6533_s5.INIT=8'h0E;
  LUT4 n6826_s4 (
    .F(n6826_9),
    .I0(w_cache_vram_rdata_en),
    .I1(n5388_7),
    .I2(ff_cache_flush_start),
    .I3(ff_start) 
);
defparam n6826_s4.INIT=16'h00F1;
  LUT4 n6824_s6 (
    .F(n6824_11),
    .I0(n5980_10),
    .I1(n6824_12),
    .I2(n5966_12),
    .I3(n6824_13) 
);
defparam n6824_s6.INIT=16'hFE00;
  LUT4 n6823_s3 (
    .F(n6823_9),
    .I0(n6823_12),
    .I1(ff_priority[0]),
    .I2(ff_start),
    .I3(ff_busy_12) 
);
defparam n6823_s3.INIT=16'h0A03;
  LUT4 n6822_s4 (
    .F(n6822_10),
    .I0(n6822_14),
    .I1(n6822_24),
    .I2(ff_start),
    .I3(ff_busy_12) 
);
defparam n6822_s4.INIT=16'h0C0A;
  LUT3 n5964_s4 (
    .F(n5964_9),
    .I0(n5964_19),
    .I1(n5964_17),
    .I2(n5964_12) 
);
defparam n5964_s4.INIT=8'h4C;
  LUT4 w_cache_flush_end_s (
    .F(w_cache_flush_end),
    .I0(ff_flush_state[1]),
    .I1(ff_flush_state[2]),
    .I2(w_command_vram_valid),
    .I3(ff_flush_state[0]) 
);
defparam w_cache_flush_end_s.INIT=16'h0100;
  LUT3 n5388_s2 (
    .F(n5388_7),
    .I0(ff_busy),
    .I1(w_command_vram_valid),
    .I2(ff_cache_vram_valid) 
);
defparam n5388_s2.INIT=8'hEF;
  LUT3 n5114_s7 (
    .F(n5114_8),
    .I0(n479_9),
    .I1(n4875_9),
    .I2(n5388_7) 
);
defparam n5114_s7.INIT=8'hCA;
  LUT3 n5115_s5 (
    .F(n5115_7),
    .I0(n480_9),
    .I1(n4876_9),
    .I2(n5388_7) 
);
defparam n5115_s5.INIT=8'hCA;
  LUT3 n5116_s5 (
    .F(n5116_7),
    .I0(n481_9),
    .I1(n4877_9),
    .I2(n5388_7) 
);
defparam n5116_s5.INIT=8'hCA;
  LUT3 n5117_s5 (
    .F(n5117_7),
    .I0(n482_9),
    .I1(n4878_9),
    .I2(n5388_7) 
);
defparam n5117_s5.INIT=8'hCA;
  LUT3 n5118_s5 (
    .F(n5118_7),
    .I0(n483_9),
    .I1(n4879_9),
    .I2(n5388_7) 
);
defparam n5118_s5.INIT=8'hCA;
  LUT3 n5119_s5 (
    .F(n5119_7),
    .I0(n484_9),
    .I1(n4880_9),
    .I2(n5388_7) 
);
defparam n5119_s5.INIT=8'hCA;
  LUT3 n5120_s5 (
    .F(n5120_7),
    .I0(n485_9),
    .I1(n4881_9),
    .I2(n5388_7) 
);
defparam n5120_s5.INIT=8'hCA;
  LUT3 n5121_s6 (
    .F(n5121_7),
    .I0(n486_9),
    .I1(n4882_9),
    .I2(n5388_7) 
);
defparam n5121_s6.INIT=8'hCA;
  LUT2 n1387_s1 (
    .F(n1387_4),
    .I0(n37_3),
    .I1(ff_cache1_data_en) 
);
defparam n1387_s1.INIT=4'h4;
  LUT4 n5965_s7 (
    .F(n5965_10),
    .I0(n5965_12),
    .I1(n5965_13),
    .I2(n5965_14),
    .I3(n5965_15) 
);
defparam n5965_s7.INIT=16'h0100;
  LUT4 n5965_s8 (
    .F(n5965_11),
    .I0(n85_9),
    .I1(ff_cache_vram_address[17]),
    .I2(n5965_25),
    .I3(n5964_12) 
);
defparam n5965_s8.INIT=16'h0305;
  LUT3 n5966_s8 (
    .F(n5966_11),
    .I0(n86_9),
    .I1(ff_cache_vram_address[16]),
    .I2(n5964_12) 
);
defparam n5966_s8.INIT=8'h35;
  LUT2 n5966_s9 (
    .F(n5966_12),
    .I0(ff_busy),
    .I1(w_command_vram_write) 
);
defparam n5966_s9.INIT=4'h8;
  LUT4 n5966_s10 (
    .F(n5966_13),
    .I0(n5966_15),
    .I1(n5966_16),
    .I2(n5966_17),
    .I3(n5966_18) 
);
defparam n5966_s10.INIT=16'h0001;
  LUT4 n5967_s7 (
    .F(n5967_10),
    .I0(n5967_13),
    .I1(w_command_vram_address[15]),
    .I2(n5967_14),
    .I3(n5967_15) 
);
defparam n5967_s7.INIT=16'h0700;
  LUT4 n5967_s8 (
    .F(n5967_11),
    .I0(n5967_23),
    .I1(w_command_vram_address[15]),
    .I2(n5967_17),
    .I3(n5967_18) 
);
defparam n5967_s8.INIT=16'hF400;
  LUT4 n5967_s9 (
    .F(n5967_12),
    .I0(n87_9),
    .I1(ff_cache_vram_address[15]),
    .I2(n5965_25),
    .I3(n5964_12) 
);
defparam n5967_s9.INIT=16'h0305;
  LUT3 n5968_s7 (
    .F(n5968_10),
    .I0(n88_9),
    .I1(ff_cache_vram_address[14]),
    .I2(n5964_12) 
);
defparam n5968_s7.INIT=8'h35;
  LUT4 n5968_s8 (
    .F(n5968_11),
    .I0(n5968_12),
    .I1(n5968_13),
    .I2(n5968_14),
    .I3(n5968_15) 
);
defparam n5968_s8.INIT=16'h0001;
  LUT3 n5969_s7 (
    .F(n5969_10),
    .I0(n89_9),
    .I1(ff_cache_vram_address[13]),
    .I2(n5964_12) 
);
defparam n5969_s7.INIT=8'h35;
  LUT4 n5969_s8 (
    .F(n5969_11),
    .I0(n5969_12),
    .I1(n5969_13),
    .I2(n5969_14),
    .I3(n5969_15) 
);
defparam n5969_s8.INIT=16'h0001;
  LUT4 n5970_s7 (
    .F(n5970_10),
    .I0(n5967_13),
    .I1(w_command_vram_address[12]),
    .I2(n5970_13),
    .I3(n5970_14) 
);
defparam n5970_s7.INIT=16'h0700;
  LUT4 n5970_s8 (
    .F(n5970_11),
    .I0(n5967_23),
    .I1(w_command_vram_address[12]),
    .I2(n5970_15),
    .I3(n5967_18) 
);
defparam n5970_s8.INIT=16'hF400;
  LUT4 n5970_s9 (
    .F(n5970_12),
    .I0(n90_9),
    .I1(ff_cache_vram_address[12]),
    .I2(n5965_25),
    .I3(n5964_12) 
);
defparam n5970_s9.INIT=16'h0305;
  LUT4 n5971_s7 (
    .F(n5971_10),
    .I0(n5967_13),
    .I1(w_command_vram_address[11]),
    .I2(n5971_13),
    .I3(n5971_14) 
);
defparam n5971_s7.INIT=16'h0700;
  LUT4 n5971_s8 (
    .F(n5971_11),
    .I0(n5967_23),
    .I1(w_command_vram_address[11]),
    .I2(n5971_15),
    .I3(n5967_18) 
);
defparam n5971_s8.INIT=16'hF400;
  LUT4 n5971_s9 (
    .F(n5971_12),
    .I0(n91_9),
    .I1(ff_cache_vram_address[11]),
    .I2(n5965_25),
    .I3(n5964_12) 
);
defparam n5971_s9.INIT=16'h0305;
  LUT4 n5972_s7 (
    .F(n5972_10),
    .I0(n5967_13),
    .I1(w_command_vram_address[10]),
    .I2(n5972_13),
    .I3(n5972_14) 
);
defparam n5972_s7.INIT=16'h0700;
  LUT4 n5972_s8 (
    .F(n5972_11),
    .I0(n5967_23),
    .I1(w_command_vram_address[10]),
    .I2(n5972_15),
    .I3(n5967_18) 
);
defparam n5972_s8.INIT=16'hF400;
  LUT4 n5972_s9 (
    .F(n5972_12),
    .I0(n92_9),
    .I1(ff_cache_vram_address[10]),
    .I2(n5965_25),
    .I3(n5964_12) 
);
defparam n5972_s9.INIT=16'h0305;
  LUT4 n5973_s7 (
    .F(n5973_10),
    .I0(n5967_13),
    .I1(w_command_vram_address[9]),
    .I2(n5973_13),
    .I3(n5973_14) 
);
defparam n5973_s7.INIT=16'h0700;
  LUT4 n5973_s8 (
    .F(n5973_11),
    .I0(n5967_23),
    .I1(w_command_vram_address[9]),
    .I2(n5973_15),
    .I3(n5967_18) 
);
defparam n5973_s8.INIT=16'hF400;
  LUT4 n5973_s9 (
    .F(n5973_12),
    .I0(n93_9),
    .I1(ff_cache_vram_address[9]),
    .I2(n5965_25),
    .I3(n5964_12) 
);
defparam n5973_s9.INIT=16'h0305;
  LUT4 n5974_s7 (
    .F(n5974_10),
    .I0(n5967_13),
    .I1(w_command_vram_address[8]),
    .I2(n5974_13),
    .I3(n5974_14) 
);
defparam n5974_s7.INIT=16'h0700;
  LUT4 n5974_s8 (
    .F(n5974_11),
    .I0(n5967_23),
    .I1(w_command_vram_address[8]),
    .I2(n5974_15),
    .I3(n5967_18) 
);
defparam n5974_s8.INIT=16'hF400;
  LUT4 n5974_s9 (
    .F(n5974_12),
    .I0(n94_9),
    .I1(ff_cache_vram_address[8]),
    .I2(n5965_25),
    .I3(n5964_12) 
);
defparam n5974_s9.INIT=16'h0305;
  LUT4 n5975_s7 (
    .F(n5975_10),
    .I0(n5967_13),
    .I1(w_command_vram_address[7]),
    .I2(n5975_13),
    .I3(n5975_14) 
);
defparam n5975_s7.INIT=16'h0700;
  LUT4 n5975_s8 (
    .F(n5975_11),
    .I0(n5967_23),
    .I1(w_command_vram_address[7]),
    .I2(n5975_15),
    .I3(n5967_18) 
);
defparam n5975_s8.INIT=16'hF400;
  LUT4 n5975_s9 (
    .F(n5975_12),
    .I0(n95_9),
    .I1(ff_cache_vram_address[7]),
    .I2(n5965_25),
    .I3(n5964_12) 
);
defparam n5975_s9.INIT=16'h0305;
  LUT4 n5976_s7 (
    .F(n5976_10),
    .I0(n5967_13),
    .I1(w_command_vram_address[6]),
    .I2(n5976_13),
    .I3(n5976_14) 
);
defparam n5976_s7.INIT=16'h0700;
  LUT4 n5976_s8 (
    .F(n5976_11),
    .I0(n5967_23),
    .I1(w_command_vram_address[6]),
    .I2(n5976_15),
    .I3(n5967_18) 
);
defparam n5976_s8.INIT=16'hF400;
  LUT4 n5976_s9 (
    .F(n5976_12),
    .I0(n96_9),
    .I1(ff_cache_vram_address[6]),
    .I2(n5965_25),
    .I3(n5964_12) 
);
defparam n5976_s9.INIT=16'h0305;
  LUT3 n5977_s7 (
    .F(n5977_10),
    .I0(n97_9),
    .I1(ff_cache_vram_address[5]),
    .I2(n5964_12) 
);
defparam n5977_s7.INIT=8'h35;
  LUT4 n5977_s8 (
    .F(n5977_11),
    .I0(n5977_12),
    .I1(n5977_13),
    .I2(n5977_14),
    .I3(n5977_15) 
);
defparam n5977_s8.INIT=16'h0001;
  LUT4 n5978_s7 (
    .F(n5978_10),
    .I0(n5967_13),
    .I1(w_command_vram_address[4]),
    .I2(n5978_13),
    .I3(n5978_14) 
);
defparam n5978_s7.INIT=16'h0700;
  LUT4 n5978_s8 (
    .F(n5978_11),
    .I0(n5967_23),
    .I1(w_command_vram_address[4]),
    .I2(n5978_15),
    .I3(n5967_18) 
);
defparam n5978_s8.INIT=16'hF400;
  LUT4 n5978_s9 (
    .F(n5978_12),
    .I0(n98_9),
    .I1(ff_cache_vram_address[4]),
    .I2(n5965_25),
    .I3(n5964_12) 
);
defparam n5978_s9.INIT=16'h0305;
  LUT4 n5979_s7 (
    .F(n5979_10),
    .I0(n5967_13),
    .I1(w_command_vram_address[3]),
    .I2(n5979_13),
    .I3(n5979_14) 
);
defparam n5979_s7.INIT=16'h0700;
  LUT4 n5979_s8 (
    .F(n5979_11),
    .I0(n5967_23),
    .I1(w_command_vram_address[3]),
    .I2(n5979_15),
    .I3(n5967_18) 
);
defparam n5979_s8.INIT=16'hF400;
  LUT4 n5979_s9 (
    .F(n5979_12),
    .I0(n99_9),
    .I1(ff_cache_vram_address[3]),
    .I2(n5965_25),
    .I3(n5964_12) 
);
defparam n5979_s9.INIT=16'h0305;
  LUT3 n5980_s7 (
    .F(n5980_10),
    .I0(n5980_21),
    .I1(n5980_14),
    .I2(n5967_13) 
);
defparam n5980_s7.INIT=8'h0B;
  LUT4 n5980_s8 (
    .F(n5980_11),
    .I0(n5980_15),
    .I1(ff_cache0_address[2]),
    .I2(n5965_25),
    .I3(n5980_16) 
);
defparam n5980_s8.INIT=16'h7000;
  LUT4 n5980_s9 (
    .F(n5980_12),
    .I0(n100_9),
    .I1(ff_cache_vram_address[2]),
    .I2(n5965_25),
    .I3(n5964_12) 
);
defparam n5980_s9.INIT=16'h0305;
  LUT4 n5981_s2 (
    .F(n5981_5),
    .I0(n5981_26),
    .I1(n6535_10),
    .I2(n5981_8),
    .I3(n5981_9) 
);
defparam n5981_s2.INIT=16'h7000;
  LUT4 n5981_s3 (
    .F(n5981_6),
    .I0(n5981_28),
    .I1(n5981_11),
    .I2(n5981_12),
    .I3(ff_vram_address_17_20) 
);
defparam n5981_s3.INIT=16'hEF00;
  LUT4 n5982_s2 (
    .F(n5982_5),
    .I0(n5982_7),
    .I1(w_command_vram_wdata[30]),
    .I2(n5982_8),
    .I3(n5982_9) 
);
defparam n5982_s2.INIT=16'h00B0;
  LUT4 n5982_s3 (
    .F(n5982_6),
    .I0(n5982_20),
    .I1(n5982_26),
    .I2(n5982_12),
    .I3(n5982_13) 
);
defparam n5982_s3.INIT=16'h0700;
  LUT4 n5983_s2 (
    .F(n5983_5),
    .I0(n5983_27),
    .I1(n6535_10),
    .I2(n5983_9),
    .I3(n5983_10) 
);
defparam n5983_s2.INIT=16'h7000;
  LUT3 n5983_s3 (
    .F(n5983_6),
    .I0(n5983_11),
    .I1(n5983_12),
    .I2(ff_vram_address_17_20) 
);
defparam n5983_s3.INIT=8'hB0;
  LUT3 n5983_s4 (
    .F(n5983_7),
    .I0(n103_9),
    .I1(n5983_23),
    .I2(n5965_25) 
);
defparam n5983_s4.INIT=8'h01;
  LUT3 n5984_s3 (
    .F(n5984_6),
    .I0(n5984_8),
    .I1(n5984_9),
    .I2(ff_vram_address_17_20) 
);
defparam n5984_s3.INIT=8'hD0;
  LUT4 n5984_s4 (
    .F(n5984_7),
    .I0(n5984_24),
    .I1(n6535_10),
    .I2(n5984_11),
    .I3(n5984_12) 
);
defparam n5984_s4.INIT=16'h7000;
  LUT3 n5985_s2 (
    .F(n5985_5),
    .I0(n5985_7),
    .I1(n5985_8),
    .I2(n5985_28) 
);
defparam n5985_s2.INIT=8'h70;
  LUT4 n5985_s3 (
    .F(n5985_6),
    .I0(n5985_10),
    .I1(n5967_18),
    .I2(n5985_22),
    .I3(n5985_12) 
);
defparam n5985_s3.INIT=16'hB000;
  LUT4 n5986_s2 (
    .F(n5986_5),
    .I0(n5986_18),
    .I1(n5986_8),
    .I2(n5986_9),
    .I3(n5966_22) 
);
defparam n5986_s2.INIT=16'hEF00;
  LUT4 n5986_s3 (
    .F(n5986_6),
    .I0(n5986_24),
    .I1(n6535_12),
    .I2(n5986_11),
    .I3(n5986_12) 
);
defparam n5986_s3.INIT=16'h7000;
  LUT4 n5987_s2 (
    .F(n5987_5),
    .I0(n5987_19),
    .I1(n6533_11),
    .I2(n5987_8),
    .I3(n5987_9) 
);
defparam n5987_s2.INIT=16'h7000;
  LUT4 n5987_s3 (
    .F(n5987_6),
    .I0(n5987_10),
    .I1(n5987_11),
    .I2(n5983_23),
    .I3(n5965_25) 
);
defparam n5987_s3.INIT=16'h00EF;
  LUT3 n5988_s2 (
    .F(n5988_5),
    .I0(n5988_7),
    .I1(n5988_8),
    .I2(n5964_19) 
);
defparam n5988_s2.INIT=8'h70;
  LUT4 n5988_s3 (
    .F(n5988_6),
    .I0(n5988_25),
    .I1(n6535_10),
    .I2(n5988_10),
    .I3(n5988_11) 
);
defparam n5988_s3.INIT=16'h7000;
  LUT3 n5989_s2 (
    .F(n5989_5),
    .I0(n5989_7),
    .I1(n5989_8),
    .I2(n5985_28) 
);
defparam n5989_s2.INIT=8'hE0;
  LUT4 n5989_s3 (
    .F(n5989_6),
    .I0(n5989_23),
    .I1(n6535_10),
    .I2(n5989_10),
    .I3(n5989_11) 
);
defparam n5989_s3.INIT=16'h7000;
  LUT4 n5990_s2 (
    .F(n5990_5),
    .I0(n5982_7),
    .I1(w_command_vram_wdata[22]),
    .I2(n5990_7),
    .I3(n5990_8) 
);
defparam n5990_s2.INIT=16'hB000;
  LUT3 n5990_s3 (
    .F(n5990_6),
    .I0(n5990_9),
    .I1(n5990_10),
    .I2(n5990_11) 
);
defparam n5990_s3.INIT=8'h40;
  LUT3 n5991_s2 (
    .F(n5991_5),
    .I0(n5991_7),
    .I1(n5991_8),
    .I2(n5964_19) 
);
defparam n5991_s2.INIT=8'h70;
  LUT4 n5991_s3 (
    .F(n5991_6),
    .I0(n5991_21),
    .I1(n6535_12),
    .I2(n5991_10),
    .I3(n5991_11) 
);
defparam n5991_s3.INIT=16'h7000;
  LUT3 n5992_s2 (
    .F(n5992_5),
    .I0(n5992_7),
    .I1(n5992_8),
    .I2(ff_vram_address_17_20) 
);
defparam n5992_s2.INIT=8'hD0;
  LUT4 n5992_s3 (
    .F(n5992_6),
    .I0(n5992_17),
    .I1(n6533_11),
    .I2(n5992_10),
    .I3(n5992_11) 
);
defparam n5992_s3.INIT=16'h7000;
  LUT4 n5993_s2 (
    .F(n5993_5),
    .I0(n5993_7),
    .I1(n5993_8),
    .I2(n5993_9),
    .I3(n5966_22) 
);
defparam n5993_s2.INIT=16'h00BF;
  LUT4 n5993_s3 (
    .F(n5993_6),
    .I0(n5993_10),
    .I1(n5993_11),
    .I2(n5993_17),
    .I3(n5965_25) 
);
defparam n5993_s3.INIT=16'h00EF;
  LUT3 n5994_s2 (
    .F(n5994_5),
    .I0(n5994_7),
    .I1(n5994_8),
    .I2(n5985_28) 
);
defparam n5994_s2.INIT=8'h70;
  LUT3 n5994_s3 (
    .F(n5994_6),
    .I0(n5994_9),
    .I1(n5994_10),
    .I2(n5994_11) 
);
defparam n5994_s3.INIT=8'h80;
  LUT4 n5995_s2 (
    .F(n5995_5),
    .I0(n5982_7),
    .I1(w_command_vram_wdata[17]),
    .I2(n5995_7),
    .I3(n5995_8) 
);
defparam n5995_s2.INIT=16'h00B0;
  LUT4 n5995_s3 (
    .F(n5995_6),
    .I0(n5995_26),
    .I1(n5995_18),
    .I2(n5995_11),
    .I3(n5995_12) 
);
defparam n5995_s3.INIT=16'h0700;
  LUT3 n5996_s2 (
    .F(n5996_5),
    .I0(n5996_7),
    .I1(n5996_8),
    .I2(ff_vram_address_17_20) 
);
defparam n5996_s2.INIT=8'hD0;
  LUT4 n5996_s3 (
    .F(n5996_6),
    .I0(n5996_17),
    .I1(n6533_11),
    .I2(n5996_10),
    .I3(n5996_11) 
);
defparam n5996_s3.INIT=16'h7000;
  LUT3 n5997_s2 (
    .F(n5997_5),
    .I0(n5997_7),
    .I1(n5997_8),
    .I2(n5985_28) 
);
defparam n5997_s2.INIT=8'hE0;
  LUT4 n5997_s3 (
    .F(n5997_6),
    .I0(n5997_21),
    .I1(n6308_8),
    .I2(n5997_10),
    .I3(n5997_11) 
);
defparam n5997_s3.INIT=16'h7000;
  LUT4 n5998_s2 (
    .F(n5998_5),
    .I0(n5998_7),
    .I1(n5998_8),
    .I2(ff_priority[1]),
    .I3(n5985_28) 
);
defparam n5998_s2.INIT=16'hCA00;
  LUT4 n5998_s3 (
    .F(n5998_6),
    .I0(n5998_19),
    .I1(n6535_12),
    .I2(n5998_10),
    .I3(n5998_11) 
);
defparam n5998_s3.INIT=16'h7000;
  LUT3 n5999_s2 (
    .F(n5999_5),
    .I0(n5999_7),
    .I1(n5999_8),
    .I2(ff_vram_address_17_20) 
);
defparam n5999_s2.INIT=8'hD0;
  LUT4 n5999_s3 (
    .F(n5999_6),
    .I0(n5999_23),
    .I1(n6535_10),
    .I2(n5999_10),
    .I3(n5999_11) 
);
defparam n5999_s3.INIT=16'h7000;
  LUT4 n6000_s2 (
    .F(n6000_5),
    .I0(n6000_28),
    .I1(n6000_8),
    .I2(n6000_9),
    .I3(n5966_22) 
);
defparam n6000_s2.INIT=16'hEF00;
  LUT4 n6000_s3 (
    .F(n6000_6),
    .I0(n6000_20),
    .I1(n6533_11),
    .I2(n6000_11),
    .I3(n6000_12) 
);
defparam n6000_s3.INIT=16'h7000;
  LUT4 n6001_s2 (
    .F(n6001_5),
    .I0(n5982_7),
    .I1(w_command_vram_wdata[11]),
    .I2(n6001_7),
    .I3(n6001_8) 
);
defparam n6001_s2.INIT=16'h00B0;
  LUT4 n6001_s3 (
    .F(n6001_6),
    .I0(n6001_21),
    .I1(n5982_20),
    .I2(n6001_10),
    .I3(n6001_11) 
);
defparam n6001_s3.INIT=16'h0700;
  LUT4 n6002_s2 (
    .F(n6002_5),
    .I0(n6002_7),
    .I1(n6002_8),
    .I2(ff_priority[1]),
    .I3(n5985_28) 
);
defparam n6002_s2.INIT=16'hCA00;
  LUT4 n6002_s3 (
    .F(n6002_6),
    .I0(n6002_17),
    .I1(n6533_11),
    .I2(n6002_10),
    .I3(n6002_11) 
);
defparam n6002_s3.INIT=16'h7000;
  LUT4 n6003_s2 (
    .F(n6003_5),
    .I0(n6003_23),
    .I1(n5995_18),
    .I2(n6003_8),
    .I3(n6003_9) 
);
defparam n6003_s2.INIT=16'h0700;
  LUT4 n6003_s3 (
    .F(n6003_6),
    .I0(n6003_17),
    .I1(n6533_11),
    .I2(n6003_11),
    .I3(n6003_12) 
);
defparam n6003_s3.INIT=16'h0070;
  LUT3 n6004_s2 (
    .F(n6004_5),
    .I0(n6004_7),
    .I1(n6004_8),
    .I2(ff_vram_address_17_20) 
);
defparam n6004_s2.INIT=8'hD0;
  LUT4 n6004_s3 (
    .F(n6004_6),
    .I0(n6004_17),
    .I1(n6533_11),
    .I2(n6004_10),
    .I3(n6004_11) 
);
defparam n6004_s3.INIT=16'h7000;
  LUT4 n6005_s2 (
    .F(n6005_5),
    .I0(n6005_24),
    .I1(n6535_10),
    .I2(n6005_9),
    .I3(n6005_10) 
);
defparam n6005_s2.INIT=16'h7000;
  LUT3 n6005_s3 (
    .F(n6005_6),
    .I0(n6005_11),
    .I1(n6005_12),
    .I2(ff_vram_address_17_20) 
);
defparam n6005_s3.INIT=8'hB0;
  LUT3 n6005_s4 (
    .F(n6005_7),
    .I0(n125_9),
    .I1(n5983_23),
    .I2(n5965_25) 
);
defparam n6005_s4.INIT=8'h01;
  LUT3 n6006_s2 (
    .F(n6006_5),
    .I0(n6006_7),
    .I1(n6006_8),
    .I2(n5985_28) 
);
defparam n6006_s2.INIT=8'hE0;
  LUT4 n6006_s3 (
    .F(n6006_6),
    .I0(n6006_17),
    .I1(n6533_11),
    .I2(n6006_10),
    .I3(n6006_11) 
);
defparam n6006_s3.INIT=16'h7000;
  LUT4 n6007_s2 (
    .F(n6007_5),
    .I0(n6007_7),
    .I1(n6007_8),
    .I2(ff_priority[1]),
    .I3(n5985_28) 
);
defparam n6007_s2.INIT=16'hCA00;
  LUT3 n6007_s3 (
    .F(n6007_6),
    .I0(n6007_18),
    .I1(n6007_10),
    .I2(n6007_26) 
);
defparam n6007_s3.INIT=8'h40;
  LUT4 n6008_s2 (
    .F(n6008_5),
    .I0(n6008_25),
    .I1(n6535_10),
    .I2(n6008_8),
    .I3(n6008_9) 
);
defparam n6008_s2.INIT=16'h7000;
  LUT3 n6008_s3 (
    .F(n6008_6),
    .I0(n6008_10),
    .I1(n6008_11),
    .I2(n5964_19) 
);
defparam n6008_s3.INIT=8'h70;
  LUT4 n6009_s2 (
    .F(n6009_5),
    .I0(n6009_26),
    .I1(n5995_18),
    .I2(n6009_8),
    .I3(n6009_9) 
);
defparam n6009_s2.INIT=16'h0700;
  LUT4 n6009_s3 (
    .F(n6009_6),
    .I0(n6009_26),
    .I1(n6535_10),
    .I2(n6009_10),
    .I3(n6009_11) 
);
defparam n6009_s3.INIT=16'h7000;
  LUT3 n6010_s2 (
    .F(n6010_5),
    .I0(n6010_7),
    .I1(n6010_8),
    .I2(n6010_9) 
);
defparam n6010_s2.INIT=8'h80;
  LUT3 n6010_s3 (
    .F(n6010_6),
    .I0(n6010_10),
    .I1(n6010_11),
    .I2(n5985_28) 
);
defparam n6010_s3.INIT=8'hE0;
  LUT4 n6011_s2 (
    .F(n6011_5),
    .I0(n6011_7),
    .I1(n6011_8),
    .I2(n6011_9),
    .I3(n5966_22) 
);
defparam n6011_s2.INIT=16'hEF00;
  LUT4 n6011_s3 (
    .F(n6011_6),
    .I0(n6011_21),
    .I1(n6308_8),
    .I2(n6011_11),
    .I3(n6011_12) 
);
defparam n6011_s3.INIT=16'h7000;
  LUT3 n6012_s2 (
    .F(n6012_5),
    .I0(n6012_7),
    .I1(n6012_8),
    .I2(n5985_28) 
);
defparam n6012_s2.INIT=8'hE0;
  LUT3 n6012_s3 (
    .F(n6012_6),
    .I0(n6012_9),
    .I1(n6012_10),
    .I2(n6012_24) 
);
defparam n6012_s3.INIT=8'h80;
  LUT4 n6013_s7 (
    .F(n6013_10),
    .I0(n6013_12),
    .I1(n6013_30),
    .I2(n6013_14),
    .I3(n6013_15) 
);
defparam n6013_s7.INIT=16'h0BBB;
  LUT3 n6013_s8 (
    .F(n6013_11),
    .I0(n6013_16),
    .I1(n6013_17),
    .I2(n5984_26) 
);
defparam n6013_s8.INIT=8'hE0;
  LUT4 n6014_s7 (
    .F(n6014_10),
    .I0(ff_cache3_data_mask[2]),
    .I1(ff_cache2_data_mask[2]),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n6014_s7.INIT=16'h5300;
  LUT4 n6014_s8 (
    .F(n6014_11),
    .I0(ff_cache1_data_mask[2]),
    .I1(ff_cache0_data_mask[2]),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n6014_s8.INIT=16'h0503;
  LUT4 n6014_s9 (
    .F(n6014_12),
    .I0(n6014_13),
    .I1(n6013_30),
    .I2(n6014_14),
    .I3(n5966_12) 
);
defparam n6014_s9.INIT=16'h00F4;
  LUT4 n6015_s7 (
    .F(n6015_10),
    .I0(n6015_12),
    .I1(n6015_13),
    .I2(n6015_14),
    .I3(n6013_30) 
);
defparam n6015_s7.INIT=16'h7077;
  LUT3 n6015_s8 (
    .F(n6015_11),
    .I0(n6015_15),
    .I1(n6015_16),
    .I2(n5984_26) 
);
defparam n6015_s8.INIT=8'hE0;
  LUT4 n6016_s7 (
    .F(n6016_10),
    .I0(n6016_22),
    .I1(n6016_13),
    .I2(n6016_14),
    .I3(n6013_30) 
);
defparam n6016_s7.INIT=16'hB0BB;
  LUT3 n6016_s8 (
    .F(n6016_11),
    .I0(n6016_15),
    .I1(n6016_16),
    .I2(n5984_26) 
);
defparam n6016_s8.INIT=8'hE0;
  LUT4 ff_cache0_already_read_s5 (
    .F(ff_cache0_already_read_9),
    .I0(ff_cache0_data_en),
    .I1(n5388_7),
    .I2(ff_cache_vram_write),
    .I3(ff_cache0_already_read_18) 
);
defparam ff_cache0_already_read_s5.INIT=16'h1000;
  LUT3 ff_cache0_already_read_s7 (
    .F(ff_cache0_already_read_11),
    .I0(ff_start),
    .I1(ff_cache_vram_rdata_en_15),
    .I2(ff_cache0_already_read_20) 
);
defparam ff_cache0_already_read_s7.INIT=8'h40;
  LUT4 ff_cache1_already_read_s6 (
    .F(ff_cache1_already_read_10),
    .I0(ff_cache1_data_en),
    .I1(ff_cache0_data_en),
    .I2(ff_cache_vram_write),
    .I3(n19_3) 
);
defparam ff_cache1_already_read_s6.INIT=16'h4000;
  LUT2 ff_cache1_already_read_s7 (
    .F(ff_cache1_already_read_11),
    .I0(ff_cache1_already_read_14),
    .I1(ff_cache0_already_read_11) 
);
defparam ff_cache1_already_read_s7.INIT=4'h4;
  LUT4 ff_cache2_already_read_s5 (
    .F(ff_cache2_already_read_9),
    .I0(ff_cache2_data_en),
    .I1(n5388_7),
    .I2(n5753_9),
    .I3(ff_cache2_already_read_12) 
);
defparam ff_cache2_already_read_s5.INIT=16'h0100;
  LUT4 ff_cache3_already_read_s6 (
    .F(ff_cache3_already_read_10),
    .I0(n5388_7),
    .I1(ff_cache3_already_read_14),
    .I2(ff_cache3_address_17_20),
    .I3(ff_cache3_already_read_16) 
);
defparam ff_cache3_already_read_s6.INIT=16'hF400;
  LUT2 ff_cache_vram_rdata_en_s4 (
    .F(ff_cache_vram_rdata_en_7),
    .I0(w_cache_vram_rdata_en),
    .I1(n6822_26) 
);
defparam ff_cache_vram_rdata_en_s4.INIT=4'h1;
  LUT2 ff_cache_vram_rdata_en_s5 (
    .F(ff_cache_vram_rdata_en_8),
    .I0(ff_cache_vram_rdata_en_10),
    .I1(ff_busy_12) 
);
defparam ff_cache_vram_rdata_en_s5.INIT=4'h8;
  LUT2 ff_flush_state_2_s4 (
    .F(ff_flush_state_2_9),
    .I0(ff_start),
    .I1(ff_cache_flush_start) 
);
defparam ff_flush_state_2_s4.INIT=4'h1;
  LUT4 n6822_s6 (
    .F(n6822_12),
    .I0(ff_cache_vram_rdata_en_10),
    .I1(n6822_16),
    .I2(ff_cache_vram_write),
    .I3(n6822_17) 
);
defparam n6822_s6.INIT=16'hC100;
  LUT2 n6822_s7 (
    .F(n6822_13),
    .I0(ff_cache_vram_rdata_en_15),
    .I1(ff_cache0_already_read_20) 
);
defparam n6822_s7.INIT=4'h8;
  LUT4 ff_vram_wdata_31_s5 (
    .F(ff_vram_wdata_31_8),
    .I0(w_cache_vram_rdata_en),
    .I1(n6822_16),
    .I2(n6822_17),
    .I3(ff_vram_address_17_20) 
);
defparam ff_vram_wdata_31_s5.INIT=16'hBF00;
  LUT4 ff_cache0_address_16_s7 (
    .F(ff_cache0_address_16_12),
    .I0(ff_cache0_address_16_16),
    .I1(ff_cache_vram_write),
    .I2(ff_cache0_address_16_14),
    .I3(n5388_7) 
);
defparam ff_cache0_address_16_s7.INIT=16'h008F;
  LUT4 ff_cache0_data_31_s7 (
    .F(ff_cache0_data_31_12),
    .I0(ff_cache0_address_16_16),
    .I1(ff_cache0_already_read_18),
    .I2(n5735_9),
    .I3(ff_cache_vram_write) 
);
defparam ff_cache0_data_31_s7.INIT=16'hF400;
  LUT4 ff_cache1_address_17_s6 (
    .F(ff_cache1_address_17_11),
    .I0(ff_cache1_address_17_12),
    .I1(n6822_16),
    .I2(ff_cache_vram_write),
    .I3(ff_cache1_address_17_13) 
);
defparam ff_cache1_address_17_s6.INIT=16'h00BF;
  LUT4 ff_cache1_data_31_s6 (
    .F(ff_cache1_data_31_11),
    .I0(ff_cache1_data_31_21),
    .I1(ff_cache0_data_31_15),
    .I2(ff_cache1_data_mask[3]),
    .I3(ff_cache1_data_31_17) 
);
defparam ff_cache1_data_31_s6.INIT=16'h0BBB;
  LUT2 ff_cache1_data_31_s7 (
    .F(ff_cache1_data_31_12),
    .I0(ff_cache1_data_31_19),
    .I1(ff_cache0_already_read_11) 
);
defparam ff_cache1_data_31_s7.INIT=4'h4;
  LUT4 ff_cache1_data_23_s6 (
    .F(ff_cache1_data_23_11),
    .I0(ff_cache1_data_31_21),
    .I1(ff_cache0_data_23_14),
    .I2(ff_cache1_data_mask[2]),
    .I3(ff_cache1_data_31_17) 
);
defparam ff_cache1_data_23_s6.INIT=16'h0BBB;
  LUT4 ff_cache1_data_15_s6 (
    .F(ff_cache1_data_15_11),
    .I0(ff_cache1_data_31_21),
    .I1(ff_cache0_data_15_14),
    .I2(ff_cache1_data_mask[1]),
    .I3(ff_cache1_data_31_17) 
);
defparam ff_cache1_data_15_s6.INIT=16'h0BBB;
  LUT4 ff_cache1_data_7_s6 (
    .F(ff_cache1_data_7_11),
    .I0(ff_cache1_data_31_21),
    .I1(ff_cache0_data_7_14),
    .I2(ff_cache1_data_mask[0]),
    .I3(ff_cache1_data_31_17) 
);
defparam ff_cache1_data_7_s6.INIT=16'h0BBB;
  LUT4 ff_cache2_address_17_s6 (
    .F(ff_cache2_address_17_11),
    .I0(ff_cache2_address_17_13),
    .I1(ff_cache2_already_read_13),
    .I2(ff_cache2_address_17_14),
    .I3(ff_cache_vram_write) 
);
defparam ff_cache2_address_17_s6.INIT=16'h0F77;
  LUT4 ff_cache2_data_31_s6 (
    .F(ff_cache2_data_31_11),
    .I0(ff_cache2_data_31_14),
    .I1(ff_cache0_data_31_15),
    .I2(ff_cache2_data_mask[3]),
    .I3(ff_cache2_already_read_16) 
);
defparam ff_cache2_data_31_s6.INIT=16'h0BBB;
  LUT4 ff_cache2_data_23_s6 (
    .F(ff_cache2_data_23_11),
    .I0(ff_cache2_data_31_14),
    .I1(ff_cache0_data_23_14),
    .I2(ff_cache2_data_mask[2]),
    .I3(ff_cache2_already_read_16) 
);
defparam ff_cache2_data_23_s6.INIT=16'h0BBB;
  LUT4 ff_cache2_data_15_s6 (
    .F(ff_cache2_data_15_11),
    .I0(ff_cache2_data_31_14),
    .I1(ff_cache0_data_15_14),
    .I2(ff_cache2_data_mask[1]),
    .I3(ff_cache2_already_read_16) 
);
defparam ff_cache2_data_15_s6.INIT=16'h0BBB;
  LUT4 ff_cache2_data_7_s6 (
    .F(ff_cache2_data_7_11),
    .I0(ff_cache2_data_31_14),
    .I1(ff_cache0_data_7_14),
    .I2(ff_cache2_data_mask[0]),
    .I3(ff_cache2_already_read_16) 
);
defparam ff_cache2_data_7_s6.INIT=16'h0BBB;
  LUT4 ff_cache3_address_17_s6 (
    .F(ff_cache3_address_17_11),
    .I0(ff_cache3_address_17_13),
    .I1(ff_cache3_address_17_14),
    .I2(ff_cache3_address_17_18),
    .I3(ff_cache_vram_write) 
);
defparam ff_cache3_address_17_s6.INIT=16'h0F77;
  LUT4 ff_cache3_data_31_s6 (
    .F(ff_cache3_data_31_11),
    .I0(ff_cache3_data_31_16),
    .I1(ff_cache0_data_31_15),
    .I2(ff_cache3_data_mask[3]),
    .I3(ff_cache3_address_17_20) 
);
defparam ff_cache3_data_31_s6.INIT=16'h0BBB;
  LUT2 ff_cache3_data_31_s7 (
    .F(ff_cache3_data_31_12),
    .I0(ff_cache3_data_31_14),
    .I1(ff_cache0_already_read_11) 
);
defparam ff_cache3_data_31_s7.INIT=4'h4;
  LUT4 ff_cache3_data_23_s6 (
    .F(ff_cache3_data_23_11),
    .I0(ff_cache3_data_31_16),
    .I1(ff_cache0_data_23_14),
    .I2(ff_cache3_data_mask[2]),
    .I3(ff_cache3_address_17_20) 
);
defparam ff_cache3_data_23_s6.INIT=16'h0BBB;
  LUT4 ff_cache3_data_15_s6 (
    .F(ff_cache3_data_15_11),
    .I0(ff_cache3_data_31_16),
    .I1(ff_cache0_data_15_14),
    .I2(ff_cache3_data_mask[1]),
    .I3(ff_cache3_address_17_20) 
);
defparam ff_cache3_data_15_s6.INIT=16'h0BBB;
  LUT4 ff_cache3_data_7_s6 (
    .F(ff_cache3_data_7_11),
    .I0(ff_cache3_data_31_16),
    .I1(ff_cache0_data_7_14),
    .I2(ff_cache3_data_mask[0]),
    .I3(ff_cache3_address_17_20) 
);
defparam ff_cache3_data_7_s6.INIT=16'h0BBB;
  LUT4 ff_vram_address_17_s11 (
    .F(ff_vram_address_17_15),
    .I0(n6822_16),
    .I1(ff_cache_vram_write),
    .I2(w_cache_vram_rdata_en),
    .I3(n6822_17) 
);
defparam ff_vram_address_17_s11.INIT=16'h0B00;
  LUT4 ff_cache0_data_en_s4 (
    .F(ff_cache0_data_en_9),
    .I0(ff_cache0_address_16_18),
    .I1(ff_cache3_already_read_16),
    .I2(n5966_22),
    .I3(ff_cache0_data_en_10) 
);
defparam ff_cache0_data_en_s4.INIT=16'h4F00;
  LUT4 ff_cache1_data_en_s4 (
    .F(ff_cache1_data_en_9),
    .I0(n5388_7),
    .I1(ff_cache0_data_en),
    .I2(ff_cache1_already_read_14),
    .I3(ff_cache3_already_read_16) 
);
defparam ff_cache1_data_en_s4.INIT=16'h0E00;
  LUT4 ff_cache1_data_en_s5 (
    .F(ff_cache1_data_en_10),
    .I0(ff_flush_state[2]),
    .I1(w_cache_vram_rdata_en),
    .I2(n5966_14),
    .I3(ff_cache_vram_rdata_en_15) 
);
defparam ff_cache1_data_en_s5.INIT=16'hB000;
  LUT3 ff_cache2_data_en_s4 (
    .F(ff_cache2_data_en_9),
    .I0(ff_cache2_data_en_13),
    .I1(ff_cache3_already_read_16),
    .I2(n5966_22) 
);
defparam ff_cache2_data_en_s4.INIT=8'h70;
  LUT3 ff_cache3_data_en_s4 (
    .F(ff_cache3_data_en_9),
    .I0(ff_cache0_already_read_20),
    .I1(n6535_10),
    .I2(ff_cache_vram_rdata_en_15) 
);
defparam ff_cache3_data_en_s4.INIT=8'hE0;
  LUT4 ff_cache0_data_mask_2_s8 (
    .F(ff_cache0_data_mask_2_13),
    .I0(n5388_7),
    .I1(ff_cache0_address_16_14),
    .I2(ff_cache0_address_16_18),
    .I3(n5966_22) 
);
defparam ff_cache0_data_mask_2_s8.INIT=16'hF100;
  LUT3 ff_cache0_data_mask_2_s9 (
    .F(ff_cache0_data_mask_2_14),
    .I0(ff_start),
    .I1(ff_cache0_data_mask_2_15),
    .I2(ff_cache0_data_en_10) 
);
defparam ff_cache0_data_mask_2_s9.INIT=8'h10;
  LUT2 ff_cache0_data_mask_1_s6 (
    .F(ff_cache0_data_mask_1_11),
    .I0(ff_cache_vram_address[1]),
    .I1(ff_cache_vram_address[0]) 
);
defparam ff_cache0_data_mask_1_s6.INIT=4'h4;
  LUT2 ff_cache0_data_mask_0_s6 (
    .F(ff_cache0_data_mask_0_11),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]) 
);
defparam ff_cache0_data_mask_0_s6.INIT=4'h1;
  LUT4 ff_cache3_data_mask_3_s8 (
    .F(ff_cache3_data_mask_3_13),
    .I0(n5750_9),
    .I1(n5753_9),
    .I2(ff_cache3_data_mask_3_21),
    .I3(ff_cache3_data_mask_3_17) 
);
defparam ff_cache3_data_mask_3_s8.INIT=16'h8F00;
  LUT4 ff_cache3_data_mask_2_s6 (
    .F(ff_cache3_data_mask_2_11),
    .I0(n5751_9),
    .I1(n5753_9),
    .I2(ff_cache3_data_mask_3_21),
    .I3(ff_cache3_data_mask_3_17) 
);
defparam ff_cache3_data_mask_2_s6.INIT=16'h8F00;
  LUT4 ff_cache3_data_mask_1_s6 (
    .F(ff_cache3_data_mask_1_11),
    .I0(ff_cache0_data_mask_1_11),
    .I1(n5753_9),
    .I2(ff_cache3_data_mask_3_21),
    .I3(ff_cache3_data_mask_3_17) 
);
defparam ff_cache3_data_mask_1_s6.INIT=16'h8F00;
  LUT4 ff_cache3_data_mask_0_s6 (
    .F(ff_cache3_data_mask_0_11),
    .I0(ff_cache0_data_mask_0_11),
    .I1(n5753_9),
    .I2(ff_cache3_data_mask_3_21),
    .I3(ff_cache3_data_mask_3_17) 
);
defparam ff_cache3_data_mask_0_s6.INIT=16'h8F00;
  LUT4 ff_vram_valid_s5 (
    .F(ff_vram_valid_8_35),
    .I0(ff_cache_vram_rdata_en_10),
    .I1(ff_vram_address_17_15),
    .I2(ff_vram_address_17_20),
    .I3(w_command_vram_valid) 
);
defparam ff_vram_valid_s5.INIT=16'h004F;
  LUT4 ff_vram_valid_s6 (
    .F(ff_vram_valid_9),
    .I0(n386_7),
    .I1(w_pulse1),
    .I2(w_screen_pos_x_Z[3]),
    .I3(ff_vram_valid_8) 
);
defparam ff_vram_valid_s6.INIT=16'h3A00;
  LUT4 ff_cache1_data_mask_3_s8 (
    .F(ff_cache1_data_mask_3_13),
    .I0(ff_cache1_address_17_13),
    .I1(ff_cache1_data_31_19),
    .I2(ff_cache1_already_read_14),
    .I3(n5966_22) 
);
defparam ff_cache1_data_mask_3_s8.INIT=16'hF400;
  LUT4 ff_cache1_data_mask_3_s9 (
    .F(ff_cache1_data_mask_3_14),
    .I0(ff_cache1_already_read_18),
    .I1(n5750_9),
    .I2(n1387_4),
    .I3(n5753_10) 
);
defparam ff_cache1_data_mask_3_s9.INIT=16'h3500;
  LUT3 ff_cache1_data_mask_3_s10 (
    .F(ff_cache1_data_mask_3_15),
    .I0(ff_start),
    .I1(ff_cache1_data_mask_3_18),
    .I2(ff_cache1_data_en_10) 
);
defparam ff_cache1_data_mask_3_s10.INIT=8'h10;
  LUT4 ff_cache1_data_mask_2_s7 (
    .F(ff_cache1_data_mask_2_12),
    .I0(ff_cache1_already_read_18),
    .I1(n5751_9),
    .I2(n1387_4),
    .I3(n5753_10) 
);
defparam ff_cache1_data_mask_2_s7.INIT=16'h3500;
  LUT4 ff_cache1_data_mask_1_s7 (
    .F(ff_cache1_data_mask_1_12),
    .I0(ff_cache1_already_read_18),
    .I1(ff_cache0_data_mask_1_11),
    .I2(n1387_4),
    .I3(n5753_10) 
);
defparam ff_cache1_data_mask_1_s7.INIT=16'h3500;
  LUT4 ff_cache1_data_mask_0_s7 (
    .F(ff_cache1_data_mask_0_12),
    .I0(ff_cache1_already_read_18),
    .I1(ff_cache0_data_mask_0_11),
    .I2(n1387_4),
    .I3(n5753_10) 
);
defparam ff_cache1_data_mask_0_s7.INIT=16'h3500;
  LUT4 ff_cache2_data_mask_3_s8 (
    .F(ff_cache2_data_mask_3_13),
    .I0(ff_cache2_data_mask_3_16),
    .I1(ff_cache2_data_mask_3_20),
    .I2(n5388_7),
    .I3(n5966_22) 
);
defparam ff_cache2_data_mask_3_s8.INIT=16'h3A00;
  LUT4 ff_cache2_data_mask_3_s9 (
    .F(ff_cache2_data_mask_3_14),
    .I0(n5750_9),
    .I1(w_cache2_hit),
    .I2(ff_cache1_already_read_18),
    .I3(n5753_10) 
);
defparam ff_cache2_data_mask_3_s9.INIT=16'h0700;
  LUT4 ff_cache2_data_mask_3_s10 (
    .F(ff_cache2_data_mask_3_15),
    .I0(ff_start),
    .I1(ff_cache2_data_en_15),
    .I2(ff_cache2_data_mask_3_22),
    .I3(ff_cache_vram_rdata_en_15) 
);
defparam ff_cache2_data_mask_3_s10.INIT=16'h0100;
  LUT4 ff_cache2_data_mask_2_s7 (
    .F(ff_cache2_data_mask_2_12),
    .I0(n5751_9),
    .I1(w_cache2_hit),
    .I2(ff_cache1_already_read_18),
    .I3(n5753_10) 
);
defparam ff_cache2_data_mask_2_s7.INIT=16'h0700;
  LUT4 ff_cache2_data_mask_1_s7 (
    .F(ff_cache2_data_mask_1_12),
    .I0(ff_cache0_data_mask_1_11),
    .I1(w_cache2_hit),
    .I2(ff_cache1_already_read_18),
    .I3(n5753_10) 
);
defparam ff_cache2_data_mask_1_s7.INIT=16'h0700;
  LUT4 ff_cache2_data_mask_0_s7 (
    .F(ff_cache2_data_mask_0_12),
    .I0(ff_cache0_data_mask_0_11),
    .I1(w_cache2_hit),
    .I2(ff_cache1_already_read_18),
    .I3(n5753_10) 
);
defparam ff_cache2_data_mask_0_s7.INIT=16'h0700;
  LUT3 n6535_s5 (
    .F(n6535_10),
    .I0(ff_flush_state[0]),
    .I1(ff_flush_state[2]),
    .I2(ff_flush_state[1]) 
);
defparam n6535_s5.INIT=8'h10;
  LUT3 n6308_s3 (
    .F(n6308_8),
    .I0(ff_flush_state[2]),
    .I1(ff_flush_state[1]),
    .I2(ff_flush_state[0]) 
);
defparam n6308_s3.INIT=8'h40;
  LUT3 n6533_s6 (
    .F(n6533_11),
    .I0(ff_flush_state[1]),
    .I1(ff_flush_state[0]),
    .I2(ff_flush_state[2]) 
);
defparam n6533_s6.INIT=8'h40;
  LUT3 n6824_s7 (
    .F(n6824_12),
    .I0(n6824_14),
    .I1(ff_cache_vram_write),
    .I2(n5966_22) 
);
defparam n6824_s7.INIT=8'hB0;
  LUT2 n6824_s8 (
    .F(n6824_13),
    .I0(ff_start),
    .I1(w_command_vram_valid) 
);
defparam n6824_s8.INIT=4'h1;
  LUT2 n6822_s8 (
    .F(n6822_14),
    .I0(ff_priority[0]),
    .I1(ff_priority[1]) 
);
defparam n6822_s8.INIT=4'h6;
  LUT4 n5964_s7 (
    .F(n5964_12),
    .I0(n5964_14),
    .I1(n5964_15),
    .I2(n6822_16),
    .I3(n5983_23) 
);
defparam n5964_s7.INIT=16'h1F00;
  LUT2 n5753_s4 (
    .F(n5753_9),
    .I0(n73_3),
    .I1(ff_cache3_data_en) 
);
defparam n5753_s4.INIT=4'h4;
  LUT3 n5753_s5 (
    .F(n5753_10),
    .I0(n5388_7),
    .I1(ff_cache_vram_write),
    .I2(n5966_22) 
);
defparam n5753_s5.INIT=8'h40;
  LUT2 n5751_s4 (
    .F(n5751_9),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]) 
);
defparam n5751_s4.INIT=4'h4;
  LUT2 n5750_s4 (
    .F(n5750_9),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]) 
);
defparam n5750_s4.INIT=4'h8;
  LUT2 n5735_s4 (
    .F(n5735_9),
    .I0(n19_3),
    .I1(ff_cache0_data_en) 
);
defparam n5735_s4.INIT=4'h4;
  LUT4 n5965_s9 (
    .F(n5965_12),
    .I0(ff_cache1_address[17]),
    .I1(w_command_vram_address[17]),
    .I2(n5965_17),
    .I3(n6535_12) 
);
defparam n5965_s9.INIT=16'hAC00;
  LUT4 n5965_s10 (
    .F(n5965_13),
    .I0(ff_cache2_address[17]),
    .I1(w_command_vram_address[17]),
    .I2(ff_cache2_address_17_13),
    .I3(n6308_8) 
);
defparam n5965_s10.INIT=16'hAC00;
  LUT4 n5965_s11 (
    .F(n5965_14),
    .I0(ff_cache3_address[17]),
    .I1(w_command_vram_address[17]),
    .I2(ff_cache3_address_17_13),
    .I3(n6535_10) 
);
defparam n5965_s11.INIT=16'hAC00;
  LUT4 n5965_s12 (
    .F(n5965_15),
    .I0(n5966_22),
    .I1(w_command_vram_address[17]),
    .I2(n5965_21),
    .I3(n5965_23) 
);
defparam n5965_s12.INIT=16'hF100;
  LUT2 n5966_s11 (
    .F(n5966_14),
    .I0(ff_flush_state[0]),
    .I1(ff_flush_state[1]) 
);
defparam n5966_s11.INIT=4'h1;
  LUT4 n5966_s12 (
    .F(n5966_15),
    .I0(ff_cache3_address[16]),
    .I1(w_command_vram_address[16]),
    .I2(ff_cache3_address_17_13),
    .I3(n6535_10) 
);
defparam n5966_s12.INIT=16'hAC00;
  LUT4 n5966_s13 (
    .F(n5966_16),
    .I0(ff_cache2_address[16]),
    .I1(w_command_vram_address[16]),
    .I2(ff_cache2_address_17_13),
    .I3(n6308_8) 
);
defparam n5966_s13.INIT=16'hAC00;
  LUT4 n5966_s14 (
    .F(n5966_17),
    .I0(ff_cache0_address[16]),
    .I1(w_command_vram_address[16]),
    .I2(n5966_19),
    .I3(n6533_11) 
);
defparam n5966_s14.INIT=16'hAC00;
  LUT4 n5966_s15 (
    .F(n5966_18),
    .I0(n5967_23),
    .I1(w_command_vram_address[16]),
    .I2(n5966_20),
    .I3(n5967_18) 
);
defparam n5966_s15.INIT=16'hF400;
  LUT3 n5967_s10 (
    .F(n5967_13),
    .I0(n5967_19),
    .I1(ff_cache0_data_en),
    .I2(n6533_11) 
);
defparam n5967_s10.INIT=8'hB0;
  LUT4 n5967_s11 (
    .F(n5967_14),
    .I0(ff_cache2_address[15]),
    .I1(w_command_vram_address[15]),
    .I2(ff_cache2_address_17_13),
    .I3(n6308_8) 
);
defparam n5967_s11.INIT=16'hAC00;
  LUT4 n5967_s12 (
    .F(n5967_15),
    .I0(n5980_15),
    .I1(ff_cache0_address[15]),
    .I2(n5966_12),
    .I3(n5967_20) 
);
defparam n5967_s12.INIT=16'h0007;
  LUT4 n5967_s14 (
    .F(n5967_17),
    .I0(ff_cache1_address[15]),
    .I1(n5965_17),
    .I2(ff_flush_state[2]),
    .I3(n5966_14) 
);
defparam n5967_s14.INIT=16'h8F00;
  LUT3 n5967_s15 (
    .F(n5967_18),
    .I0(ff_flush_state[0]),
    .I1(ff_flush_state[1]),
    .I2(ff_flush_state[2]) 
);
defparam n5967_s15.INIT=8'hD3;
  LUT4 n5968_s9 (
    .F(n5968_12),
    .I0(ff_cache3_address[14]),
    .I1(w_command_vram_address[14]),
    .I2(ff_cache3_address_17_13),
    .I3(n6535_10) 
);
defparam n5968_s9.INIT=16'hAC00;
  LUT4 n5968_s10 (
    .F(n5968_13),
    .I0(ff_cache2_address[14]),
    .I1(w_command_vram_address[14]),
    .I2(ff_cache2_address_17_13),
    .I3(n6308_8) 
);
defparam n5968_s10.INIT=16'hAC00;
  LUT4 n5968_s11 (
    .F(n5968_14),
    .I0(ff_cache0_address[14]),
    .I1(w_command_vram_address[14]),
    .I2(n5966_19),
    .I3(n6533_11) 
);
defparam n5968_s11.INIT=16'hAC00;
  LUT4 n5968_s12 (
    .F(n5968_15),
    .I0(n5967_23),
    .I1(w_command_vram_address[14]),
    .I2(n5968_16),
    .I3(n5967_18) 
);
defparam n5968_s12.INIT=16'hF400;
  LUT4 n5969_s9 (
    .F(n5969_12),
    .I0(ff_cache3_address[13]),
    .I1(w_command_vram_address[13]),
    .I2(ff_cache3_address_17_13),
    .I3(n6535_10) 
);
defparam n5969_s9.INIT=16'hAC00;
  LUT4 n5969_s10 (
    .F(n5969_13),
    .I0(ff_cache2_address[13]),
    .I1(w_command_vram_address[13]),
    .I2(ff_cache2_address_17_13),
    .I3(n6308_8) 
);
defparam n5969_s10.INIT=16'hAC00;
  LUT4 n5969_s11 (
    .F(n5969_14),
    .I0(ff_cache0_address[13]),
    .I1(w_command_vram_address[13]),
    .I2(n5966_19),
    .I3(n6533_11) 
);
defparam n5969_s11.INIT=16'hAC00;
  LUT4 n5969_s12 (
    .F(n5969_15),
    .I0(n5967_23),
    .I1(w_command_vram_address[13]),
    .I2(n5969_16),
    .I3(n5967_18) 
);
defparam n5969_s12.INIT=16'hF400;
  LUT4 n5970_s10 (
    .F(n5970_13),
    .I0(ff_cache3_address[12]),
    .I1(w_command_vram_address[12]),
    .I2(ff_cache3_address_17_13),
    .I3(n6535_10) 
);
defparam n5970_s10.INIT=16'hAC00;
  LUT4 n5970_s11 (
    .F(n5970_14),
    .I0(n5980_15),
    .I1(ff_cache0_address[12]),
    .I2(n5966_12),
    .I3(n5970_16) 
);
defparam n5970_s11.INIT=16'h0007;
  LUT4 n5970_s12 (
    .F(n5970_15),
    .I0(ff_cache1_address[12]),
    .I1(n5965_17),
    .I2(ff_flush_state[2]),
    .I3(n5966_14) 
);
defparam n5970_s12.INIT=16'h8F00;
  LUT4 n5971_s10 (
    .F(n5971_13),
    .I0(ff_cache2_address[11]),
    .I1(w_command_vram_address[11]),
    .I2(ff_cache2_address_17_13),
    .I3(n6308_8) 
);
defparam n5971_s10.INIT=16'hAC00;
  LUT4 n5971_s11 (
    .F(n5971_14),
    .I0(n5980_15),
    .I1(ff_cache0_address[11]),
    .I2(n5966_12),
    .I3(n5971_16) 
);
defparam n5971_s11.INIT=16'h0007;
  LUT4 n5971_s12 (
    .F(n5971_15),
    .I0(ff_cache1_address[11]),
    .I1(n5965_17),
    .I2(ff_flush_state[2]),
    .I3(n5966_14) 
);
defparam n5971_s12.INIT=16'h8F00;
  LUT4 n5972_s10 (
    .F(n5972_13),
    .I0(ff_cache2_address[10]),
    .I1(w_command_vram_address[10]),
    .I2(ff_cache2_address_17_13),
    .I3(n6308_8) 
);
defparam n5972_s10.INIT=16'hAC00;
  LUT4 n5972_s11 (
    .F(n5972_14),
    .I0(n5980_15),
    .I1(ff_cache0_address[10]),
    .I2(n5966_12),
    .I3(n5972_16) 
);
defparam n5972_s11.INIT=16'h0007;
  LUT4 n5972_s12 (
    .F(n5972_15),
    .I0(ff_cache1_address[10]),
    .I1(n5965_17),
    .I2(ff_flush_state[2]),
    .I3(n5966_14) 
);
defparam n5972_s12.INIT=16'h8F00;
  LUT4 n5973_s10 (
    .F(n5973_13),
    .I0(ff_cache3_address[9]),
    .I1(w_command_vram_address[9]),
    .I2(ff_cache3_address_17_13),
    .I3(n6535_10) 
);
defparam n5973_s10.INIT=16'hAC00;
  LUT4 n5973_s11 (
    .F(n5973_14),
    .I0(n5980_15),
    .I1(ff_cache0_address[9]),
    .I2(n5966_12),
    .I3(n5973_16) 
);
defparam n5973_s11.INIT=16'h0007;
  LUT4 n5973_s12 (
    .F(n5973_15),
    .I0(ff_cache1_address[9]),
    .I1(n5965_17),
    .I2(ff_flush_state[2]),
    .I3(n5966_14) 
);
defparam n5973_s12.INIT=16'h8F00;
  LUT4 n5974_s10 (
    .F(n5974_13),
    .I0(ff_cache3_address[8]),
    .I1(w_command_vram_address[8]),
    .I2(ff_cache3_address_17_13),
    .I3(n6535_10) 
);
defparam n5974_s10.INIT=16'hAC00;
  LUT4 n5974_s11 (
    .F(n5974_14),
    .I0(n5980_15),
    .I1(ff_cache0_address[8]),
    .I2(n5966_12),
    .I3(n5974_16) 
);
defparam n5974_s11.INIT=16'h0007;
  LUT4 n5974_s12 (
    .F(n5974_15),
    .I0(ff_cache1_address[8]),
    .I1(n5965_17),
    .I2(ff_flush_state[2]),
    .I3(n5966_14) 
);
defparam n5974_s12.INIT=16'h8F00;
  LUT4 n5975_s10 (
    .F(n5975_13),
    .I0(ff_cache3_address[7]),
    .I1(w_command_vram_address[7]),
    .I2(ff_cache3_address_17_13),
    .I3(n6535_10) 
);
defparam n5975_s10.INIT=16'hAC00;
  LUT4 n5975_s11 (
    .F(n5975_14),
    .I0(n5980_15),
    .I1(ff_cache0_address[7]),
    .I2(n5966_12),
    .I3(n5975_16) 
);
defparam n5975_s11.INIT=16'h0007;
  LUT4 n5975_s12 (
    .F(n5975_15),
    .I0(ff_cache1_address[7]),
    .I1(n5965_17),
    .I2(ff_flush_state[2]),
    .I3(n5966_14) 
);
defparam n5975_s12.INIT=16'h8F00;
  LUT4 n5976_s10 (
    .F(n5976_13),
    .I0(ff_cache2_address[6]),
    .I1(w_command_vram_address[6]),
    .I2(ff_cache2_address_17_13),
    .I3(n6308_8) 
);
defparam n5976_s10.INIT=16'hAC00;
  LUT4 n5976_s11 (
    .F(n5976_14),
    .I0(n5980_15),
    .I1(ff_cache0_address[6]),
    .I2(n5966_12),
    .I3(n5976_16) 
);
defparam n5976_s11.INIT=16'h0007;
  LUT4 n5976_s12 (
    .F(n5976_15),
    .I0(ff_cache1_address[6]),
    .I1(n5965_17),
    .I2(ff_flush_state[2]),
    .I3(n5966_14) 
);
defparam n5976_s12.INIT=16'h8F00;
  LUT4 n5977_s9 (
    .F(n5977_12),
    .I0(ff_cache3_address[5]),
    .I1(w_command_vram_address[5]),
    .I2(ff_cache3_address_17_13),
    .I3(n6535_10) 
);
defparam n5977_s9.INIT=16'hAC00;
  LUT4 n5977_s10 (
    .F(n5977_13),
    .I0(ff_cache2_address[5]),
    .I1(w_command_vram_address[5]),
    .I2(ff_cache2_address_17_13),
    .I3(n6308_8) 
);
defparam n5977_s10.INIT=16'hAC00;
  LUT4 n5977_s11 (
    .F(n5977_14),
    .I0(ff_cache0_address[5]),
    .I1(w_command_vram_address[5]),
    .I2(n5966_19),
    .I3(n6533_11) 
);
defparam n5977_s11.INIT=16'hAC00;
  LUT4 n5977_s12 (
    .F(n5977_15),
    .I0(n5967_23),
    .I1(w_command_vram_address[5]),
    .I2(n5977_16),
    .I3(n5967_18) 
);
defparam n5977_s12.INIT=16'hF400;
  LUT4 n5978_s10 (
    .F(n5978_13),
    .I0(ff_cache2_address[4]),
    .I1(w_command_vram_address[4]),
    .I2(ff_cache2_address_17_13),
    .I3(n6308_8) 
);
defparam n5978_s10.INIT=16'hAC00;
  LUT4 n5978_s11 (
    .F(n5978_14),
    .I0(n5980_15),
    .I1(ff_cache0_address[4]),
    .I2(n5966_12),
    .I3(n5978_16) 
);
defparam n5978_s11.INIT=16'h0007;
  LUT4 n5978_s12 (
    .F(n5978_15),
    .I0(ff_cache1_address[4]),
    .I1(n5965_17),
    .I2(ff_flush_state[2]),
    .I3(n5966_14) 
);
defparam n5978_s12.INIT=16'h8F00;
  LUT4 n5979_s10 (
    .F(n5979_13),
    .I0(ff_cache3_address[3]),
    .I1(w_command_vram_address[3]),
    .I2(ff_cache3_address_17_13),
    .I3(n6535_10) 
);
defparam n5979_s10.INIT=16'hAC00;
  LUT4 n5979_s11 (
    .F(n5979_14),
    .I0(n5980_15),
    .I1(ff_cache0_address[3]),
    .I2(n5966_12),
    .I3(n5979_16) 
);
defparam n5979_s11.INIT=16'h0007;
  LUT4 n5979_s12 (
    .F(n5979_15),
    .I0(ff_cache1_address[3]),
    .I1(n5965_17),
    .I2(ff_flush_state[2]),
    .I3(n5966_14) 
);
defparam n5979_s12.INIT=16'h8F00;
  LUT4 n5980_s11 (
    .F(n5980_14),
    .I0(ff_cache3_address_17_13),
    .I1(n6535_10),
    .I2(ff_cache2_address_17_13),
    .I3(n6308_8) 
);
defparam n5980_s11.INIT=16'h0777;
  LUT3 n5980_s12 (
    .F(n5980_15),
    .I0(n5967_19),
    .I1(ff_cache0_data_en),
    .I2(n6533_11) 
);
defparam n5980_s12.INIT=8'h40;
  LUT4 n5980_s13 (
    .F(n5980_16),
    .I0(ff_cache2_address_17_13),
    .I1(n6308_8),
    .I2(ff_cache2_address[2]),
    .I3(n5980_18) 
);
defparam n5980_s13.INIT=16'h7F00;
  LUT4 n5981_s5 (
    .F(n5981_8),
    .I0(n5981_20),
    .I1(n6533_11),
    .I2(n5981_22),
    .I3(n6535_12) 
);
defparam n5981_s5.INIT=16'h0777;
  LUT3 n5981_s6 (
    .F(n5981_9),
    .I0(n5981_24),
    .I1(n6308_8),
    .I2(n5981_16) 
);
defparam n5981_s6.INIT=8'h70;
  LUT4 n5981_s8 (
    .F(n5981_11),
    .I0(n5981_20),
    .I1(n5981_24),
    .I2(ff_priority[1]),
    .I3(n5981_17) 
);
defparam n5981_s8.INIT=16'h3500;
  LUT4 n5981_s9 (
    .F(n5981_12),
    .I0(n5981_18),
    .I1(n5981_22),
    .I2(n101_9),
    .I3(ff_cache_vram_write) 
);
defparam n5981_s9.INIT=16'hF0DD;
  LUT2 n5982_s4 (
    .F(n5982_7),
    .I0(ff_flush_state[1]),
    .I1(ff_flush_state[2]) 
);
defparam n5982_s4.INIT=4'h6;
  LUT4 n5982_s5 (
    .F(n5982_8),
    .I0(n5982_28),
    .I1(n6535_10),
    .I2(n5982_26),
    .I3(n6308_8) 
);
defparam n5982_s5.INIT=16'h0777;
  LUT4 n5982_s6 (
    .F(n5982_9),
    .I0(n5982_24),
    .I1(n5982_22),
    .I2(n5980_17),
    .I3(n5966_14) 
);
defparam n5982_s6.INIT=16'hAFC0;
  LUT4 n5982_s9 (
    .F(n5982_12),
    .I0(n5982_22),
    .I1(n5982_24),
    .I2(ff_priority[0]),
    .I3(n5982_17) 
);
defparam n5982_s9.INIT=16'hCA00;
  LUT3 n5982_s10 (
    .F(n5982_13),
    .I0(n5982_28),
    .I1(n5995_18),
    .I2(n5982_18) 
);
defparam n5982_s10.INIT=8'h70;
  LUT3 n5983_s6 (
    .F(n5983_9),
    .I0(n5983_21),
    .I1(n6535_12),
    .I2(n5983_15) 
);
defparam n5983_s6.INIT=8'h70;
  LUT4 n5983_s7 (
    .F(n5983_10),
    .I0(n5983_19),
    .I1(n6533_11),
    .I2(n5983_25),
    .I3(n6308_8) 
);
defparam n5983_s7.INIT=16'h0777;
  LUT4 n5983_s8 (
    .F(n5983_11),
    .I0(n5983_19),
    .I1(n5983_21),
    .I2(ff_priority[0]),
    .I3(n5982_17) 
);
defparam n5983_s8.INIT=16'h3500;
  LUT4 n5983_s9 (
    .F(n5983_12),
    .I0(n5982_20),
    .I1(n5983_25),
    .I2(n5995_18),
    .I3(n5983_27) 
);
defparam n5983_s9.INIT=16'hDD0D;
  LUT4 n5984_s5 (
    .F(n5984_8),
    .I0(n5984_22),
    .I1(n5982_20),
    .I2(n5995_18),
    .I3(n5984_24) 
);
defparam n5984_s5.INIT=16'hBB0B;
  LUT4 n5984_s6 (
    .F(n5984_9),
    .I0(n5984_18),
    .I1(n5984_20),
    .I2(ff_priority[0]),
    .I3(n5982_17) 
);
defparam n5984_s6.INIT=16'h3500;
  LUT3 n5984_s8 (
    .F(n5984_11),
    .I0(n5984_22),
    .I1(n6308_8),
    .I2(n5984_16) 
);
defparam n5984_s8.INIT=8'h70;
  LUT4 n5984_s9 (
    .F(n5984_12),
    .I0(n5984_18),
    .I1(n6533_11),
    .I2(n5984_20),
    .I3(n6535_12) 
);
defparam n5984_s9.INIT=16'h0777;
  LUT4 n5985_s4 (
    .F(n5985_7),
    .I0(n5985_18),
    .I1(n5985_26),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5985_s4.INIT=16'hCFFA;
  LUT4 n5985_s5 (
    .F(n5985_8),
    .I0(n5985_24),
    .I1(n5985_20),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5985_s5.INIT=16'hFA3F;
  LUT4 n5985_s7 (
    .F(n5985_10),
    .I0(ff_cache1_data[27]),
    .I1(w_command_vram_wdata[27]),
    .I2(n5966_22),
    .I3(n5967_23) 
);
defparam n5985_s7.INIT=16'h0503;
  LUT4 n5985_s9 (
    .F(n5985_12),
    .I0(n5985_26),
    .I1(n6535_10),
    .I2(n5985_24),
    .I3(n6308_8) 
);
defparam n5985_s9.INIT=16'h0777;
  LUT4 n5986_s5 (
    .F(n5986_8),
    .I0(n5986_22),
    .I1(n5986_26),
    .I2(ff_priority[1]),
    .I3(n5981_17) 
);
defparam n5986_s5.INIT=16'h3500;
  LUT4 n5986_s6 (
    .F(n5986_9),
    .I0(ff_cache3_address_17_14),
    .I1(n5986_28),
    .I2(n106_9),
    .I3(ff_cache_vram_write) 
);
defparam n5986_s6.INIT=16'hF0DD;
  LUT3 n5986_s8 (
    .F(n5986_11),
    .I0(n5986_28),
    .I1(n6535_10),
    .I2(n5986_20) 
);
defparam n5986_s8.INIT=8'h07;
  LUT4 n5986_s9 (
    .F(n5986_12),
    .I0(n5986_22),
    .I1(n6533_11),
    .I2(n5986_26),
    .I3(n6308_8) 
);
defparam n5986_s9.INIT=16'h0777;
  LUT3 n5987_s5 (
    .F(n5987_8),
    .I0(n5987_23),
    .I1(n6308_8),
    .I2(n5987_17) 
);
defparam n5987_s5.INIT=8'h07;
  LUT4 n5987_s6 (
    .F(n5987_9),
    .I0(n5987_25),
    .I1(n6535_10),
    .I2(n5987_21),
    .I3(n6535_12) 
);
defparam n5987_s6.INIT=16'h0777;
  LUT4 n5987_s7 (
    .F(n5987_10),
    .I0(n5987_23),
    .I1(n5987_25),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5987_s7.INIT=16'h3500;
  LUT4 n5987_s8 (
    .F(n5987_11),
    .I0(n5987_19),
    .I1(n5987_21),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5987_s8.INIT=16'h0305;
  LUT4 n5988_s4 (
    .F(n5988_7),
    .I0(n5988_19),
    .I1(n5988_25),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5988_s4.INIT=16'hCFFA;
  LUT4 n5988_s5 (
    .F(n5988_8),
    .I0(n5988_23),
    .I1(n5988_21),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5988_s5.INIT=16'hFACF;
  LUT3 n5988_s7 (
    .F(n5988_10),
    .I0(n5988_23),
    .I1(n6308_8),
    .I2(n5988_17) 
);
defparam n5988_s7.INIT=8'h07;
  LUT4 n5988_s8 (
    .F(n5988_11),
    .I0(n5988_19),
    .I1(n6533_11),
    .I2(n5988_21),
    .I3(n6535_12) 
);
defparam n5988_s8.INIT=16'h0777;
  LUT4 n5989_s4 (
    .F(n5989_7),
    .I0(n5989_17),
    .I1(n5989_21),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5989_s4.INIT=16'h0305;
  LUT4 n5989_s5 (
    .F(n5989_8),
    .I0(n5989_19),
    .I1(n5989_23),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5989_s5.INIT=16'h3500;
  LUT4 n5989_s7 (
    .F(n5989_10),
    .I0(n5989_17),
    .I1(n6533_11),
    .I2(n5989_21),
    .I3(n6308_8) 
);
defparam n5989_s7.INIT=16'h0777;
  LUT3 n5989_s8 (
    .F(n5989_11),
    .I0(n5989_19),
    .I1(n6535_12),
    .I2(n5989_15) 
);
defparam n5989_s8.INIT=8'h70;
  LUT4 n5990_s4 (
    .F(n5990_7),
    .I0(n5990_17),
    .I1(n5990_19),
    .I2(n5980_17),
    .I3(n5966_14) 
);
defparam n5990_s4.INIT=16'h305F;
  LUT4 n5990_s5 (
    .F(n5990_8),
    .I0(n5990_23),
    .I1(n6535_10),
    .I2(n5990_21),
    .I3(n6308_8) 
);
defparam n5990_s5.INIT=16'h0777;
  LUT4 n5990_s6 (
    .F(n5990_9),
    .I0(n5990_17),
    .I1(n5990_19),
    .I2(ff_priority[0]),
    .I3(n5982_17) 
);
defparam n5990_s6.INIT=16'hCA00;
  LUT4 n5990_s7 (
    .F(n5990_10),
    .I0(n5990_21),
    .I1(n5982_20),
    .I2(n5990_23),
    .I3(n5995_18) 
);
defparam n5990_s7.INIT=16'h0777;
  LUT3 n5990_s8 (
    .F(n5990_11),
    .I0(n110_9),
    .I1(ff_cache_vram_write),
    .I2(n5966_22) 
);
defparam n5990_s8.INIT=8'h70;
  LUT4 n5991_s4 (
    .F(n5991_7),
    .I0(n5991_19),
    .I1(n5991_25),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5991_s4.INIT=16'hCFFA;
  LUT4 n5991_s5 (
    .F(n5991_8),
    .I0(n5991_23),
    .I1(n5991_21),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5991_s5.INIT=16'hFACF;
  LUT3 n5991_s7 (
    .F(n5991_10),
    .I0(n5991_23),
    .I1(n6308_8),
    .I2(n5991_17) 
);
defparam n5991_s7.INIT=8'h07;
  LUT4 n5991_s8 (
    .F(n5991_11),
    .I0(n5991_19),
    .I1(n6533_11),
    .I2(n5991_25),
    .I3(n6535_10) 
);
defparam n5991_s8.INIT=16'h0777;
  LUT4 n5992_s4 (
    .F(n5992_7),
    .I0(n5992_21),
    .I1(n5982_20),
    .I2(n5995_18),
    .I3(n5992_23) 
);
defparam n5992_s4.INIT=16'hBB0B;
  LUT4 n5992_s5 (
    .F(n5992_8),
    .I0(n5992_17),
    .I1(n5992_19),
    .I2(ff_priority[0]),
    .I3(n5982_17) 
);
defparam n5992_s5.INIT=16'h3500;
  LUT3 n5992_s7 (
    .F(n5992_10),
    .I0(n5992_19),
    .I1(n6535_12),
    .I2(n5992_15) 
);
defparam n5992_s7.INIT=8'h70;
  LUT4 n5992_s8 (
    .F(n5992_11),
    .I0(n5992_23),
    .I1(n6535_10),
    .I2(n5992_21),
    .I3(n6308_8) 
);
defparam n5992_s8.INIT=16'h0777;
  LUT4 n5993_s4 (
    .F(n5993_7),
    .I0(ff_cache1_data[19]),
    .I1(w_command_vram_wdata[19]),
    .I2(n5965_17),
    .I3(n6535_12) 
);
defparam n5993_s4.INIT=16'hAC00;
  LUT4 n5993_s5 (
    .F(n5993_8),
    .I0(n5993_23),
    .I1(n6535_10),
    .I2(n5993_21),
    .I3(n6308_8) 
);
defparam n5993_s5.INIT=16'h0777;
  LUT4 n5993_s6 (
    .F(n5993_9),
    .I0(n5993_19),
    .I1(n6533_11),
    .I2(w_command_vram_wdata[19]),
    .I3(n5982_7) 
);
defparam n5993_s6.INIT=16'h7707;
  LUT4 n5993_s7 (
    .F(n5993_10),
    .I0(ff_cache1_data[19]),
    .I1(w_command_vram_wdata[19]),
    .I2(n5965_17),
    .I3(n5981_18) 
);
defparam n5993_s7.INIT=16'hAC00;
  LUT4 n5993_s8 (
    .F(n5993_11),
    .I0(n5993_19),
    .I1(n5993_21),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5993_s8.INIT=16'h0C0A;
  LUT4 n5994_s4 (
    .F(n5994_7),
    .I0(n5994_17),
    .I1(n5994_23),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5994_s4.INIT=16'hCFFA;
  LUT4 n5994_s5 (
    .F(n5994_8),
    .I0(n5994_21),
    .I1(n5994_19),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5994_s5.INIT=16'hFACF;
  LUT4 n5994_s6 (
    .F(n5994_9),
    .I0(n5966_14),
    .I1(w_command_vram_wdata[18]),
    .I2(n5982_7),
    .I3(n5966_12) 
);
defparam n5994_s6.INIT=16'h00F1;
  LUT4 n5994_s7 (
    .F(n5994_10),
    .I0(n5994_23),
    .I1(n6535_10),
    .I2(n5994_21),
    .I3(n6308_8) 
);
defparam n5994_s7.INIT=16'h0777;
  LUT4 n5994_s8 (
    .F(n5994_11),
    .I0(n5994_17),
    .I1(n6533_11),
    .I2(n5994_19),
    .I3(n6535_12) 
);
defparam n5994_s8.INIT=16'h0777;
  LUT4 n5995_s4 (
    .F(n5995_7),
    .I0(n5995_26),
    .I1(n6535_10),
    .I2(n5995_24),
    .I3(n6308_8) 
);
defparam n5995_s4.INIT=16'h0777;
  LUT4 n5995_s5 (
    .F(n5995_8),
    .I0(n5995_22),
    .I1(n5995_20),
    .I2(n5980_17),
    .I3(n5966_14) 
);
defparam n5995_s5.INIT=16'hAFC0;
  LUT4 n5995_s8 (
    .F(n5995_11),
    .I0(n5995_20),
    .I1(n5995_22),
    .I2(ff_priority[0]),
    .I3(n5982_17) 
);
defparam n5995_s8.INIT=16'hCA00;
  LUT3 n5995_s9 (
    .F(n5995_12),
    .I0(n5995_24),
    .I1(n5982_20),
    .I2(n5995_16) 
);
defparam n5995_s9.INIT=8'h70;
  LUT4 n5996_s4 (
    .F(n5996_7),
    .I0(n5996_21),
    .I1(n5982_20),
    .I2(n5995_18),
    .I3(n5996_23) 
);
defparam n5996_s4.INIT=16'hBB0B;
  LUT4 n5996_s5 (
    .F(n5996_8),
    .I0(n5996_17),
    .I1(n5996_19),
    .I2(ff_priority[0]),
    .I3(n5982_17) 
);
defparam n5996_s5.INIT=16'h3500;
  LUT3 n5996_s7 (
    .F(n5996_10),
    .I0(n5996_19),
    .I1(n6535_12),
    .I2(n5996_15) 
);
defparam n5996_s7.INIT=8'h70;
  LUT4 n5996_s8 (
    .F(n5996_11),
    .I0(n5996_23),
    .I1(n6535_10),
    .I2(n5996_21),
    .I3(n6308_8) 
);
defparam n5996_s8.INIT=16'h0777;
  LUT4 n5997_s4 (
    .F(n5997_7),
    .I0(n5997_17),
    .I1(n5997_19),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5997_s4.INIT=16'h0305;
  LUT4 n5997_s5 (
    .F(n5997_8),
    .I0(n5997_21),
    .I1(n5997_23),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5997_s5.INIT=16'h3500;
  LUT4 n5997_s7 (
    .F(n5997_10),
    .I0(n5997_17),
    .I1(n6533_11),
    .I2(n5997_19),
    .I3(n6535_12) 
);
defparam n5997_s7.INIT=16'h0777;
  LUT3 n5997_s8 (
    .F(n5997_11),
    .I0(n5997_23),
    .I1(n6535_10),
    .I2(n5997_15) 
);
defparam n5997_s8.INIT=8'h70;
  LUT3 n5998_s4 (
    .F(n5998_7),
    .I0(n5998_17),
    .I1(n5998_19),
    .I2(ff_priority[0]) 
);
defparam n5998_s4.INIT=8'h35;
  LUT3 n5998_s5 (
    .F(n5998_8),
    .I0(n5998_21),
    .I1(n5998_23),
    .I2(ff_priority[0]) 
);
defparam n5998_s5.INIT=8'h35;
  LUT3 n5998_s7 (
    .F(n5998_10),
    .I0(n5998_23),
    .I1(n6535_10),
    .I2(n5998_15) 
);
defparam n5998_s7.INIT=8'h70;
  LUT4 n5998_s8 (
    .F(n5998_11),
    .I0(n5998_17),
    .I1(n6533_11),
    .I2(n5998_21),
    .I3(n6308_8) 
);
defparam n5998_s8.INIT=16'h0777;
  LUT4 n5999_s4 (
    .F(n5999_7),
    .I0(n5982_20),
    .I1(n5999_21),
    .I2(n5995_18),
    .I3(n5999_23) 
);
defparam n5999_s4.INIT=16'hDD0D;
  LUT4 n5999_s5 (
    .F(n5999_8),
    .I0(n5999_17),
    .I1(n5999_19),
    .I2(ff_priority[0]),
    .I3(n5982_17) 
);
defparam n5999_s5.INIT=16'h3500;
  LUT3 n5999_s7 (
    .F(n5999_10),
    .I0(n5999_19),
    .I1(n6535_12),
    .I2(n5999_15) 
);
defparam n5999_s7.INIT=8'h70;
  LUT4 n5999_s8 (
    .F(n5999_11),
    .I0(n5999_17),
    .I1(n6533_11),
    .I2(n5999_21),
    .I3(n6308_8) 
);
defparam n5999_s8.INIT=16'h0777;
  LUT4 n6000_s5 (
    .F(n6000_8),
    .I0(n6000_20),
    .I1(n6000_24),
    .I2(ff_priority[1]),
    .I3(n5981_17) 
);
defparam n6000_s5.INIT=16'h3500;
  LUT4 n6000_s6 (
    .F(n6000_9),
    .I0(n5981_18),
    .I1(n6000_22),
    .I2(n120_9),
    .I3(ff_cache_vram_write) 
);
defparam n6000_s6.INIT=16'hF0DD;
  LUT4 n6000_s8 (
    .F(n6000_11),
    .I0(n6000_26),
    .I1(n6535_10),
    .I2(n6000_22),
    .I3(n6535_12) 
);
defparam n6000_s8.INIT=16'h0777;
  LUT3 n6000_s9 (
    .F(n6000_12),
    .I0(n6000_24),
    .I1(n6308_8),
    .I2(n6000_18) 
);
defparam n6000_s9.INIT=8'h07;
  LUT4 n6001_s4 (
    .F(n6001_7),
    .I0(n6001_23),
    .I1(n6535_10),
    .I2(n6001_21),
    .I3(n6308_8) 
);
defparam n6001_s4.INIT=16'h0777;
  LUT4 n6001_s5 (
    .F(n6001_8),
    .I0(n6001_19),
    .I1(n6001_17),
    .I2(n5980_17),
    .I3(n5966_14) 
);
defparam n6001_s5.INIT=16'hAFC0;
  LUT4 n6001_s7 (
    .F(n6001_10),
    .I0(n6001_17),
    .I1(n6001_19),
    .I2(ff_priority[0]),
    .I3(n5982_17) 
);
defparam n6001_s7.INIT=16'hCA00;
  LUT3 n6001_s8 (
    .F(n6001_11),
    .I0(n6001_23),
    .I1(n5995_18),
    .I2(n6001_15) 
);
defparam n6001_s8.INIT=8'h70;
  LUT3 n6002_s4 (
    .F(n6002_7),
    .I0(n6002_17),
    .I1(n6002_19),
    .I2(ff_priority[0]) 
);
defparam n6002_s4.INIT=8'h35;
  LUT3 n6002_s5 (
    .F(n6002_8),
    .I0(n6002_21),
    .I1(n6002_23),
    .I2(ff_priority[0]) 
);
defparam n6002_s5.INIT=8'h35;
  LUT3 n6002_s7 (
    .F(n6002_10),
    .I0(n6002_23),
    .I1(n6535_10),
    .I2(n6002_15) 
);
defparam n6002_s7.INIT=8'h70;
  LUT4 n6002_s8 (
    .F(n6002_11),
    .I0(n6002_19),
    .I1(n6535_12),
    .I2(n6002_21),
    .I3(n6308_8) 
);
defparam n6002_s8.INIT=16'h0777;
  LUT4 n6003_s5 (
    .F(n6003_8),
    .I0(n6003_17),
    .I1(n6003_19),
    .I2(ff_priority[0]),
    .I3(n5982_17) 
);
defparam n6003_s5.INIT=16'hCA00;
  LUT3 n6003_s6 (
    .F(n6003_9),
    .I0(n6003_21),
    .I1(n5982_20),
    .I2(n6003_15) 
);
defparam n6003_s6.INIT=8'h70;
  LUT4 n6003_s8 (
    .F(n6003_11),
    .I0(n6003_23),
    .I1(n6535_10),
    .I2(n6003_21),
    .I3(n6308_8) 
);
defparam n6003_s8.INIT=16'h0777;
  LUT4 n6003_s9 (
    .F(n6003_12),
    .I0(n6003_19),
    .I1(w_command_vram_wdata[9]),
    .I2(n5966_14),
    .I3(n5982_7) 
);
defparam n6003_s9.INIT=16'hA0FC;
  LUT4 n6004_s4 (
    .F(n6004_7),
    .I0(n6004_21),
    .I1(n5982_20),
    .I2(n5995_18),
    .I3(n6004_23) 
);
defparam n6004_s4.INIT=16'hBB0B;
  LUT4 n6004_s5 (
    .F(n6004_8),
    .I0(n6004_17),
    .I1(n6004_19),
    .I2(ff_priority[0]),
    .I3(n5982_17) 
);
defparam n6004_s5.INIT=16'h3500;
  LUT3 n6004_s7 (
    .F(n6004_10),
    .I0(n6004_19),
    .I1(n6535_12),
    .I2(n6004_15) 
);
defparam n6004_s7.INIT=8'h70;
  LUT4 n6004_s8 (
    .F(n6004_11),
    .I0(n6004_23),
    .I1(n6535_10),
    .I2(n6004_21),
    .I3(n6308_8) 
);
defparam n6004_s8.INIT=16'h0777;
  LUT3 n6005_s6 (
    .F(n6005_9),
    .I0(n6005_20),
    .I1(n6535_12),
    .I2(n6005_14) 
);
defparam n6005_s6.INIT=8'h70;
  LUT4 n6005_s7 (
    .F(n6005_10),
    .I0(n6005_18),
    .I1(n6533_11),
    .I2(n6005_22),
    .I3(n6308_8) 
);
defparam n6005_s7.INIT=16'h0777;
  LUT4 n6005_s8 (
    .F(n6005_11),
    .I0(n6005_18),
    .I1(n6005_20),
    .I2(ff_priority[0]),
    .I3(n5982_17) 
);
defparam n6005_s8.INIT=16'h3500;
  LUT4 n6005_s9 (
    .F(n6005_12),
    .I0(n5982_20),
    .I1(n6005_22),
    .I2(n5995_18),
    .I3(n6005_24) 
);
defparam n6005_s9.INIT=16'hDD0D;
  LUT4 n6006_s4 (
    .F(n6006_7),
    .I0(n6006_17),
    .I1(n6006_19),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n6006_s4.INIT=16'h0305;
  LUT4 n6006_s5 (
    .F(n6006_8),
    .I0(n6006_21),
    .I1(n6006_23),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n6006_s5.INIT=16'h3500;
  LUT3 n6006_s7 (
    .F(n6006_10),
    .I0(n6006_21),
    .I1(n6308_8),
    .I2(n6006_15) 
);
defparam n6006_s7.INIT=8'h70;
  LUT4 n6006_s8 (
    .F(n6006_11),
    .I0(n6006_23),
    .I1(n6535_10),
    .I2(n6006_19),
    .I3(n6535_12) 
);
defparam n6006_s8.INIT=16'h0777;
  LUT3 n6007_s4 (
    .F(n6007_7),
    .I0(n6007_22),
    .I1(n6007_24),
    .I2(ff_priority[0]) 
);
defparam n6007_s4.INIT=8'h35;
  LUT3 n6007_s5 (
    .F(n6007_8),
    .I0(n6007_28),
    .I1(n6007_30),
    .I2(ff_priority[0]) 
);
defparam n6007_s5.INIT=8'h35;
  LUT4 n6007_s7 (
    .F(n6007_10),
    .I0(n6007_22),
    .I1(n6533_11),
    .I2(n6007_28),
    .I3(n6308_8) 
);
defparam n6007_s7.INIT=16'h0777;
  LUT4 n6008_s5 (
    .F(n6008_8),
    .I0(n6008_19),
    .I1(n6533_11),
    .I2(n6008_23),
    .I3(n6308_8) 
);
defparam n6008_s5.INIT=16'h0777;
  LUT3 n6008_s6 (
    .F(n6008_9),
    .I0(n6008_21),
    .I1(n6535_12),
    .I2(n6008_17) 
);
defparam n6008_s6.INIT=8'h07;
  LUT4 n6008_s7 (
    .F(n6008_10),
    .I0(n6008_19),
    .I1(n6008_25),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n6008_s7.INIT=16'hCFFA;
  LUT4 n6008_s8 (
    .F(n6008_11),
    .I0(n6008_23),
    .I1(n6008_21),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n6008_s8.INIT=16'hFACF;
  LUT4 n6009_s5 (
    .F(n6009_8),
    .I0(n6009_20),
    .I1(n6009_24),
    .I2(ff_priority[1]),
    .I3(n5981_17) 
);
defparam n6009_s5.INIT=16'hCA00;
  LUT4 n6009_s6 (
    .F(n6009_9),
    .I0(n6009_22),
    .I1(ff_cache_vram_write),
    .I2(n5981_18),
    .I3(n6009_15) 
);
defparam n6009_s6.INIT=16'hDF00;
  LUT4 n6009_s7 (
    .F(n6009_10),
    .I0(n6009_24),
    .I1(n6308_8),
    .I2(n6009_18),
    .I3(n5965_25) 
);
defparam n6009_s7.INIT=16'h0700;
  LUT4 n6009_s8 (
    .F(n6009_11),
    .I0(n6009_20),
    .I1(n6533_11),
    .I2(n6009_22),
    .I3(n5966_14) 
);
defparam n6009_s8.INIT=16'h0777;
  LUT4 n6010_s4 (
    .F(n6010_7),
    .I0(n6010_17),
    .I1(n6533_11),
    .I2(n6010_23),
    .I3(n6535_10) 
);
defparam n6010_s4.INIT=16'h0777;
  LUT4 n6010_s5 (
    .F(n6010_8),
    .I0(n5966_14),
    .I1(w_command_vram_wdata[2]),
    .I2(n5982_7),
    .I3(n5966_12) 
);
defparam n6010_s5.INIT=16'h00F1;
  LUT4 n6010_s6 (
    .F(n6010_9),
    .I0(n6010_19),
    .I1(n6535_12),
    .I2(n6010_21),
    .I3(n6308_8) 
);
defparam n6010_s6.INIT=16'h0777;
  LUT4 n6010_s7 (
    .F(n6010_10),
    .I0(n6010_19),
    .I1(n6010_23),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n6010_s7.INIT=16'h3500;
  LUT4 n6010_s8 (
    .F(n6010_11),
    .I0(n6010_17),
    .I1(n6010_21),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n6010_s8.INIT=16'h0305;
  LUT4 n6011_s4 (
    .F(n6011_7),
    .I0(ff_cache3_data[1]),
    .I1(w_command_vram_wdata[1]),
    .I2(ff_cache3_address_17_13),
    .I3(n5995_18) 
);
defparam n6011_s4.INIT=16'h5300;
  LUT4 n6011_s5 (
    .F(n6011_8),
    .I0(n6011_17),
    .I1(n6011_21),
    .I2(ff_priority[1]),
    .I3(n5981_17) 
);
defparam n6011_s5.INIT=16'h3500;
  LUT4 n6011_s6 (
    .F(n6011_9),
    .I0(n5981_18),
    .I1(n6011_19),
    .I2(n131_9),
    .I3(ff_cache_vram_write) 
);
defparam n6011_s6.INIT=16'hF0DD;
  LUT4 n6011_s8 (
    .F(n6011_11),
    .I0(n6011_17),
    .I1(n6533_11),
    .I2(n6011_19),
    .I3(n6535_12) 
);
defparam n6011_s8.INIT=16'h0777;
  LUT4 n6011_s9 (
    .F(n6011_12),
    .I0(n5966_14),
    .I1(w_command_vram_wdata[1]),
    .I2(n5982_7),
    .I3(n6011_15) 
);
defparam n6011_s9.INIT=16'h00F1;
  LUT4 n6012_s4 (
    .F(n6012_7),
    .I0(n6012_26),
    .I1(n6012_28),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n6012_s4.INIT=16'h3500;
  LUT4 n6012_s5 (
    .F(n6012_8),
    .I0(n6012_20),
    .I1(n6012_22),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n6012_s5.INIT=16'h0305;
  LUT3 n6012_s6 (
    .F(n6012_9),
    .I0(n6012_22),
    .I1(n6535_12),
    .I2(n6012_18) 
);
defparam n6012_s6.INIT=8'h07;
  LUT4 n6012_s7 (
    .F(n6012_10),
    .I0(n6012_20),
    .I1(n6533_11),
    .I2(n6012_28),
    .I3(n6535_10) 
);
defparam n6012_s7.INIT=16'h0777;
  LUT4 n6013_s9 (
    .F(n6013_12),
    .I0(n6013_28),
    .I1(n6013_17),
    .I2(n6013_24),
    .I3(n6013_16) 
);
defparam n6013_s9.INIT=16'h0777;
  LUT4 n6013_s11 (
    .F(n6013_14),
    .I0(n5980_15),
    .I1(ff_cache0_data_mask[3]),
    .I2(n6013_20),
    .I3(n6013_21) 
);
defparam n6013_s11.INIT=16'h0007;
  LUT4 n6013_s12 (
    .F(n6013_15),
    .I0(n5966_22),
    .I1(w_command_vram_wdata_mask[3]),
    .I2(n5965_21),
    .I3(n6013_22) 
);
defparam n6013_s12.INIT=16'h00F1;
  LUT4 n6013_s13 (
    .F(n6013_16),
    .I0(ff_cache1_data_mask[3]),
    .I1(ff_cache0_data_mask[3]),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n6013_s13.INIT=16'h0503;
  LUT4 n6013_s14 (
    .F(n6013_17),
    .I0(ff_cache3_data_mask[3]),
    .I1(ff_cache2_data_mask[3]),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n6013_s14.INIT=16'h5300;
  LUT4 n6014_s10 (
    .F(n6014_13),
    .I0(n6013_28),
    .I1(n6014_10),
    .I2(n6013_24),
    .I3(n6014_11) 
);
defparam n6014_s10.INIT=16'h0777;
  LUT4 n6014_s11 (
    .F(n6014_14),
    .I0(n6014_15),
    .I1(n6014_16),
    .I2(n6014_23),
    .I3(n6014_18) 
);
defparam n6014_s11.INIT=16'h0100;
  LUT4 n6015_s9 (
    .F(n6015_12),
    .I0(n5966_22),
    .I1(w_command_vram_wdata_mask[1]),
    .I2(n5965_21),
    .I3(n6015_17) 
);
defparam n6015_s9.INIT=16'h00F1;
  LUT4 n6015_s10 (
    .F(n6015_13),
    .I0(n5980_15),
    .I1(ff_cache0_data_mask[1]),
    .I2(n6015_18),
    .I3(n6015_19) 
);
defparam n6015_s10.INIT=16'h0007;
  LUT4 n6015_s11 (
    .F(n6015_14),
    .I0(n6013_28),
    .I1(n6015_16),
    .I2(n6013_24),
    .I3(n6015_15) 
);
defparam n6015_s11.INIT=16'h0777;
  LUT4 n6015_s12 (
    .F(n6015_15),
    .I0(ff_cache1_data_mask[1]),
    .I1(ff_cache0_data_mask[1]),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n6015_s12.INIT=16'h0503;
  LUT4 n6015_s13 (
    .F(n6015_16),
    .I0(ff_cache3_data_mask[1]),
    .I1(ff_cache2_data_mask[1]),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n6015_s13.INIT=16'h5300;
  LUT3 n6016_s10 (
    .F(n6016_13),
    .I0(n6016_18),
    .I1(n6016_19),
    .I2(n6016_20) 
);
defparam n6016_s10.INIT=8'h01;
  LUT4 n6016_s11 (
    .F(n6016_14),
    .I0(n6013_28),
    .I1(n6016_16),
    .I2(n6013_24),
    .I3(n6016_15) 
);
defparam n6016_s11.INIT=16'h0777;
  LUT4 n6016_s12 (
    .F(n6016_15),
    .I0(ff_cache1_data_mask[0]),
    .I1(ff_cache0_data_mask[0]),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n6016_s12.INIT=16'h0503;
  LUT4 n6016_s13 (
    .F(n6016_16),
    .I0(ff_cache3_data_mask[0]),
    .I1(ff_cache2_data_mask[0]),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n6016_s13.INIT=16'h5300;
  LUT2 ff_cache0_already_read_s9 (
    .F(ff_cache0_already_read_13),
    .I0(ff_priority[0]),
    .I1(ff_priority[1]) 
);
defparam ff_cache0_already_read_s9.INIT=4'h1;
  LUT2 ff_cache2_already_read_s8 (
    .F(ff_cache2_already_read_12),
    .I0(ff_cache0_data_en),
    .I1(ff_cache1_data_en) 
);
defparam ff_cache2_already_read_s8.INIT=4'h8;
  LUT2 ff_cache2_already_read_s9 (
    .F(ff_cache2_already_read_13),
    .I0(ff_priority[0]),
    .I1(ff_priority[1]) 
);
defparam ff_cache2_already_read_s9.INIT=4'h4;
  LUT2 ff_cache2_already_read_s10 (
    .F(ff_cache2_already_read_14),
    .I0(ff_cache_vram_write),
    .I1(n6822_24) 
);
defparam ff_cache2_already_read_s10.INIT=4'h8;
  LUT4 ff_cache_vram_rdata_en_s7 (
    .F(ff_cache_vram_rdata_en_10),
    .I0(ff_cache0_already_read),
    .I1(n476_9),
    .I2(ff_cache_vram_rdata_en_11),
    .I3(n5735_9) 
);
defparam ff_cache_vram_rdata_en_s7.INIT=16'hBBF0;
  LUT2 n6822_s10 (
    .F(n6822_16),
    .I0(ff_cache1_already_read_18),
    .I1(n6822_24) 
);
defparam n6822_s10.INIT=4'h8;
  LUT3 n6822_s11 (
    .F(n6822_17),
    .I0(n6822_20),
    .I1(ff_cache_vram_write),
    .I2(n5388_7) 
);
defparam n6822_s11.INIT=8'h0B;
  LUT4 ff_cache0_address_16_s9 (
    .F(ff_cache0_address_16_14),
    .I0(n5966_19),
    .I1(ff_cache0_already_read_13),
    .I2(ff_cache_vram_write),
    .I3(n6822_16) 
);
defparam ff_cache0_address_16_s9.INIT=16'hF800;
  LUT4 ff_cache1_address_17_s7 (
    .F(ff_cache1_address_17_12),
    .I0(n5981_18),
    .I1(n6822_20),
    .I2(ff_cache1_data_en),
    .I3(ff_cache0_data_en) 
);
defparam ff_cache1_address_17_s7.INIT=16'h7077;
  LUT4 ff_cache1_address_17_s8 (
    .F(ff_cache1_address_17_13),
    .I0(ff_cache_vram_write),
    .I1(n5965_17),
    .I2(n6822_16),
    .I3(n5981_18) 
);
defparam ff_cache1_address_17_s8.INIT=16'h4000;
  LUT2 ff_cache2_address_17_s8 (
    .F(ff_cache2_address_17_13),
    .I0(ff_cache2_address_17_15),
    .I1(ff_cache2_data_en) 
);
defparam ff_cache2_address_17_s8.INIT=4'h4;
  LUT4 ff_cache2_address_17_s9 (
    .F(ff_cache2_address_17_14),
    .I0(ff_cache3_data_en),
    .I1(ff_cache2_already_read_13),
    .I2(ff_cache2_data_en),
    .I3(ff_cache2_already_read_12) 
);
defparam ff_cache2_address_17_s9.INIT=16'h8F00;
  LUT2 ff_cache3_address_17_s8 (
    .F(ff_cache3_address_17_13),
    .I0(ff_cache3_address_17_16),
    .I1(ff_cache3_data_en) 
);
defparam ff_cache3_address_17_s8.INIT=4'h4;
  LUT2 ff_cache3_address_17_s9 (
    .F(ff_cache3_address_17_14),
    .I0(ff_priority[0]),
    .I1(ff_priority[1]) 
);
defparam ff_cache3_address_17_s9.INIT=4'h8;
  LUT4 ff_cache3_data_31_s9 (
    .F(ff_cache3_data_31_14),
    .I0(w_cache2_hit),
    .I1(ff_cache_vram_write),
    .I2(n6822_24),
    .I3(n5388_7) 
);
defparam ff_cache3_data_31_s9.INIT=16'h00BF;
  LUT3 ff_cache0_data_en_s5 (
    .F(ff_cache0_data_en_10),
    .I0(ff_cache0_already_read_20),
    .I1(n6533_11),
    .I2(ff_cache_vram_rdata_en_15) 
);
defparam ff_cache0_data_en_s5.INIT=8'hE0;
  LUT3 ff_cache0_data_mask_2_s10 (
    .F(ff_cache0_data_mask_2_15),
    .I0(n19_3),
    .I1(ff_cache0_address_16_16),
    .I2(n5753_10) 
);
defparam ff_cache0_data_mask_2_s10.INIT=8'h80;
  LUT4 ff_cache3_data_mask_3_s10 (
    .F(ff_cache3_data_mask_3_15),
    .I0(n6822_16),
    .I1(n5995_18),
    .I2(ff_cache3_address_17_13),
    .I3(ff_cache3_data_31_14) 
);
defparam ff_cache3_data_mask_3_s10.INIT=16'h7F00;
  LUT4 ff_cache3_data_mask_3_s12 (
    .F(ff_cache3_data_mask_3_17),
    .I0(ff_cache0_already_read_20),
    .I1(n6535_10),
    .I2(ff_start),
    .I3(ff_cache_vram_rdata_en_15) 
);
defparam ff_cache3_data_mask_3_s12.INIT=16'h0E00;
  LUT4 ff_cache2_data_mask_3_s11 (
    .F(ff_cache2_data_mask_3_16),
    .I0(n6822_16),
    .I1(n5982_20),
    .I2(ff_cache2_address_17_13),
    .I3(ff_cache2_already_read_14) 
);
defparam ff_cache2_data_mask_3_s11.INIT=16'h007F;
  LUT4 n6824_s9 (
    .F(n6824_14),
    .I0(ff_cache3_address_17_16),
    .I1(n5967_21),
    .I2(ff_priority[0]),
    .I3(n6824_15) 
);
defparam n6824_s9.INIT=16'h305F;
  LUT4 n5964_s8 (
    .F(n5964_13),
    .I0(w_command_vram_write),
    .I1(n5966_22),
    .I2(n5980_15),
    .I3(n5967_23) 
);
defparam n5964_s8.INIT=16'h0001;
  LUT4 n5964_s9 (
    .F(n5964_14),
    .I0(ff_cache2_address_17_13),
    .I1(ff_cache3_address_17_13),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5964_s9.INIT=16'hCA00;
  LUT4 n5964_s10 (
    .F(n5964_15),
    .I0(n5966_19),
    .I1(n5965_17),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5964_s10.INIT=16'h0C0A;
  LUT2 n5965_s14 (
    .F(n5965_17),
    .I0(n5967_21),
    .I1(ff_cache1_data_en) 
);
defparam n5965_s14.INIT=4'h4;
  LUT2 n5966_s16 (
    .F(n5966_19),
    .I0(n5967_19),
    .I1(ff_cache0_data_en) 
);
defparam n5966_s16.INIT=4'h4;
  LUT4 n5966_s17 (
    .F(n5966_20),
    .I0(ff_cache1_address[16]),
    .I1(n5965_17),
    .I2(ff_flush_state[2]),
    .I3(n5966_14) 
);
defparam n5966_s17.INIT=16'h8F00;
  LUT4 n5967_s16 (
    .F(n5967_19),
    .I0(ff_cache0_data_mask[0]),
    .I1(ff_cache0_data_mask[1]),
    .I2(ff_cache0_data_mask[2]),
    .I3(ff_cache0_data_mask[3]) 
);
defparam n5967_s16.INIT=16'h8000;
  LUT4 n5967_s17 (
    .F(n5967_20),
    .I0(ff_cache3_address[15]),
    .I1(w_command_vram_address[15]),
    .I2(ff_cache3_address_17_13),
    .I3(n6535_10) 
);
defparam n5967_s17.INIT=16'hAC00;
  LUT4 n5967_s18 (
    .F(n5967_21),
    .I0(ff_cache1_data_mask[0]),
    .I1(ff_cache1_data_mask[1]),
    .I2(ff_cache1_data_mask[2]),
    .I3(ff_cache1_data_mask[3]) 
);
defparam n5967_s18.INIT=16'h8000;
  LUT4 n5968_s13 (
    .F(n5968_16),
    .I0(ff_cache1_address[14]),
    .I1(n5965_17),
    .I2(ff_flush_state[2]),
    .I3(n5966_14) 
);
defparam n5968_s13.INIT=16'h8F00;
  LUT4 n5969_s13 (
    .F(n5969_16),
    .I0(ff_cache1_address[13]),
    .I1(n5965_17),
    .I2(ff_flush_state[2]),
    .I3(n5966_14) 
);
defparam n5969_s13.INIT=16'h8F00;
  LUT4 n5970_s13 (
    .F(n5970_16),
    .I0(ff_cache2_address[12]),
    .I1(w_command_vram_address[12]),
    .I2(ff_cache2_address_17_13),
    .I3(n6308_8) 
);
defparam n5970_s13.INIT=16'hAC00;
  LUT4 n5971_s13 (
    .F(n5971_16),
    .I0(ff_cache3_address[11]),
    .I1(w_command_vram_address[11]),
    .I2(ff_cache3_address_17_13),
    .I3(n6535_10) 
);
defparam n5971_s13.INIT=16'hAC00;
  LUT4 n5972_s13 (
    .F(n5972_16),
    .I0(ff_cache3_address[10]),
    .I1(w_command_vram_address[10]),
    .I2(ff_cache3_address_17_13),
    .I3(n6535_10) 
);
defparam n5972_s13.INIT=16'hAC00;
  LUT4 n5973_s13 (
    .F(n5973_16),
    .I0(ff_cache2_address[9]),
    .I1(w_command_vram_address[9]),
    .I2(ff_cache2_address_17_13),
    .I3(n6308_8) 
);
defparam n5973_s13.INIT=16'hAC00;
  LUT4 n5974_s13 (
    .F(n5974_16),
    .I0(ff_cache2_address[8]),
    .I1(w_command_vram_address[8]),
    .I2(ff_cache2_address_17_13),
    .I3(n6308_8) 
);
defparam n5974_s13.INIT=16'hAC00;
  LUT4 n5975_s13 (
    .F(n5975_16),
    .I0(ff_cache2_address[7]),
    .I1(w_command_vram_address[7]),
    .I2(ff_cache2_address_17_13),
    .I3(n6308_8) 
);
defparam n5975_s13.INIT=16'hAC00;
  LUT4 n5976_s13 (
    .F(n5976_16),
    .I0(ff_cache3_address[6]),
    .I1(w_command_vram_address[6]),
    .I2(ff_cache3_address_17_13),
    .I3(n6535_10) 
);
defparam n5976_s13.INIT=16'hAC00;
  LUT4 n5977_s13 (
    .F(n5977_16),
    .I0(ff_cache1_address[5]),
    .I1(n5965_17),
    .I2(ff_flush_state[2]),
    .I3(n5966_14) 
);
defparam n5977_s13.INIT=16'h8F00;
  LUT4 n5978_s13 (
    .F(n5978_16),
    .I0(ff_cache3_address[4]),
    .I1(w_command_vram_address[4]),
    .I2(ff_cache3_address_17_13),
    .I3(n6535_10) 
);
defparam n5978_s13.INIT=16'hAC00;
  LUT4 n5979_s13 (
    .F(n5979_16),
    .I0(ff_cache2_address[3]),
    .I1(w_command_vram_address[3]),
    .I2(ff_cache2_address_17_13),
    .I3(n6308_8) 
);
defparam n5979_s13.INIT=16'hAC00;
  LUT2 n5980_s14 (
    .F(n5980_17),
    .I0(ff_flush_state[1]),
    .I1(ff_flush_state[2]) 
);
defparam n5980_s14.INIT=4'h4;
  LUT4 n5980_s15 (
    .F(n5980_18),
    .I0(ff_cache3_address_17_13),
    .I1(n5980_23),
    .I2(ff_cache1_address[2]),
    .I3(n5967_23) 
);
defparam n5980_s15.INIT=16'h0777;
  LUT4 n5981_s13 (
    .F(n5981_16),
    .I0(n5966_14),
    .I1(w_command_vram_wdata[31]),
    .I2(n5982_7),
    .I3(n5966_12) 
);
defparam n5981_s13.INIT=16'h00F1;
  LUT2 n5981_s14 (
    .F(n5981_17),
    .I0(ff_priority[0]),
    .I1(ff_cache_vram_write) 
);
defparam n5981_s14.INIT=4'h1;
  LUT2 n5981_s15 (
    .F(n5981_18),
    .I0(ff_priority[1]),
    .I1(ff_priority[0]) 
);
defparam n5981_s15.INIT=4'h4;
  LUT2 n5982_s14 (
    .F(n5982_17),
    .I0(ff_priority[1]),
    .I1(ff_cache_vram_write) 
);
defparam n5982_s14.INIT=4'h1;
  LUT3 n5982_s15 (
    .F(n5982_18),
    .I0(n102_9),
    .I1(ff_cache_vram_write),
    .I2(n5966_22) 
);
defparam n5982_s15.INIT=8'h70;
  LUT4 n5983_s12 (
    .F(n5983_15),
    .I0(n5966_14),
    .I1(w_command_vram_wdata[29]),
    .I2(n5982_7),
    .I3(n5966_12) 
);
defparam n5983_s12.INIT=16'h00F1;
  LUT4 n5984_s13 (
    .F(n5984_16),
    .I0(n5966_14),
    .I1(w_command_vram_wdata[28]),
    .I2(n5982_7),
    .I3(n5966_12) 
);
defparam n5984_s13.INIT=16'h00F1;
  LUT4 n5989_s12 (
    .F(n5989_15),
    .I0(n5966_14),
    .I1(w_command_vram_wdata[23]),
    .I2(n5982_7),
    .I3(n5966_12) 
);
defparam n5989_s12.INIT=16'h00F1;
  LUT4 n5992_s12 (
    .F(n5992_15),
    .I0(n5966_14),
    .I1(w_command_vram_wdata[20]),
    .I2(n5982_7),
    .I3(n5966_12) 
);
defparam n5992_s12.INIT=16'h00F1;
  LUT3 n5995_s13 (
    .F(n5995_16),
    .I0(n115_9),
    .I1(ff_cache_vram_write),
    .I2(n5966_22) 
);
defparam n5995_s13.INIT=8'h70;
  LUT4 n5996_s12 (
    .F(n5996_15),
    .I0(n5966_14),
    .I1(w_command_vram_wdata[16]),
    .I2(n5982_7),
    .I3(n5966_12) 
);
defparam n5996_s12.INIT=16'h00F1;
  LUT4 n5997_s12 (
    .F(n5997_15),
    .I0(n5966_14),
    .I1(w_command_vram_wdata[15]),
    .I2(n5982_7),
    .I3(n5966_12) 
);
defparam n5997_s12.INIT=16'h00F1;
  LUT4 n5998_s12 (
    .F(n5998_15),
    .I0(n5966_14),
    .I1(w_command_vram_wdata[14]),
    .I2(n5982_7),
    .I3(n5966_12) 
);
defparam n5998_s12.INIT=16'h00F1;
  LUT4 n5999_s12 (
    .F(n5999_15),
    .I0(n5966_14),
    .I1(w_command_vram_wdata[13]),
    .I2(n5982_7),
    .I3(n5966_12) 
);
defparam n5999_s12.INIT=16'h00F1;
  LUT3 n6001_s12 (
    .F(n6001_15),
    .I0(n121_9),
    .I1(ff_cache_vram_write),
    .I2(n5966_22) 
);
defparam n6001_s12.INIT=8'h70;
  LUT4 n6002_s12 (
    .F(n6002_15),
    .I0(n5966_14),
    .I1(w_command_vram_wdata[10]),
    .I2(n5982_7),
    .I3(n5966_12) 
);
defparam n6002_s12.INIT=16'h00F1;
  LUT3 n6003_s12 (
    .F(n6003_15),
    .I0(n123_9),
    .I1(ff_cache_vram_write),
    .I2(n5966_22) 
);
defparam n6003_s12.INIT=8'h70;
  LUT4 n6004_s12 (
    .F(n6004_15),
    .I0(n5966_14),
    .I1(w_command_vram_wdata[8]),
    .I2(n5982_7),
    .I3(n5966_12) 
);
defparam n6004_s12.INIT=16'h00F1;
  LUT4 n6005_s11 (
    .F(n6005_14),
    .I0(n5966_14),
    .I1(w_command_vram_wdata[7]),
    .I2(n5982_7),
    .I3(n5966_12) 
);
defparam n6005_s11.INIT=16'h00F1;
  LUT4 n6006_s12 (
    .F(n6006_15),
    .I0(n5966_14),
    .I1(w_command_vram_wdata[6]),
    .I2(n5982_7),
    .I3(n5966_12) 
);
defparam n6006_s12.INIT=16'h00F1;
  LUT3 n6009_s12 (
    .F(n6009_15),
    .I0(n129_9),
    .I1(ff_cache_vram_write),
    .I2(n5966_22) 
);
defparam n6009_s12.INIT=8'h70;
  LUT4 n6011_s12 (
    .F(n6011_15),
    .I0(ff_cache3_data[1]),
    .I1(w_command_vram_wdata[1]),
    .I2(ff_cache3_address_17_13),
    .I3(n6535_10) 
);
defparam n6011_s12.INIT=16'hAC00;
  LUT4 n6013_s17 (
    .F(n6013_20),
    .I0(ff_cache3_data_mask[3]),
    .I1(w_command_vram_wdata_mask[3]),
    .I2(ff_cache3_address_17_13),
    .I3(n6535_10) 
);
defparam n6013_s17.INIT=16'hAC00;
  LUT4 n6013_s18 (
    .F(n6013_21),
    .I0(ff_cache2_data_mask[3]),
    .I1(w_command_vram_wdata_mask[3]),
    .I2(ff_cache2_address_17_13),
    .I3(n6308_8) 
);
defparam n6013_s18.INIT=16'hAC00;
  LUT4 n6013_s19 (
    .F(n6013_22),
    .I0(ff_cache1_data_mask[3]),
    .I1(w_command_vram_wdata_mask[3]),
    .I2(n5965_17),
    .I3(n6535_12) 
);
defparam n6013_s19.INIT=16'hAC00;
  LUT4 n6014_s12 (
    .F(n6014_15),
    .I0(ff_cache2_data_mask[2]),
    .I1(w_command_vram_wdata_mask[2]),
    .I2(ff_cache2_address_17_13),
    .I3(n6308_8) 
);
defparam n6014_s12.INIT=16'hAC00;
  LUT4 n6014_s13 (
    .F(n6014_16),
    .I0(n6014_19),
    .I1(n5966_14),
    .I2(n6014_20),
    .I3(n5967_18) 
);
defparam n6014_s13.INIT=16'hF400;
  LUT4 n6014_s15 (
    .F(n6014_18),
    .I0(n6014_21),
    .I1(n6535_10),
    .I2(ff_cache0_data_mask[2]),
    .I3(n5980_15) 
);
defparam n6014_s15.INIT=16'h0777;
  LUT4 n6015_s14 (
    .F(n6015_17),
    .I0(ff_cache2_data_mask[1]),
    .I1(w_command_vram_wdata_mask[1]),
    .I2(ff_cache2_address_17_13),
    .I3(n6308_8) 
);
defparam n6015_s14.INIT=16'hAC00;
  LUT4 n6015_s15 (
    .F(n6015_18),
    .I0(ff_cache1_data_mask[1]),
    .I1(w_command_vram_wdata_mask[1]),
    .I2(n5965_17),
    .I3(n6535_12) 
);
defparam n6015_s15.INIT=16'hAC00;
  LUT4 n6015_s16 (
    .F(n6015_19),
    .I0(ff_cache3_data_mask[1]),
    .I1(w_command_vram_wdata_mask[1]),
    .I2(ff_cache3_address_17_13),
    .I3(n6535_10) 
);
defparam n6015_s16.INIT=16'hAC00;
  LUT4 n6016_s14 (
    .F(n6016_17),
    .I0(ff_cache1_data_mask[0]),
    .I1(w_command_vram_wdata_mask[0]),
    .I2(n5966_22),
    .I3(n5967_23) 
);
defparam n6016_s14.INIT=16'h0503;
  LUT4 n6016_s15 (
    .F(n6016_18),
    .I0(ff_cache3_data_mask[0]),
    .I1(w_command_vram_wdata_mask[0]),
    .I2(ff_cache3_address_17_13),
    .I3(n6535_10) 
);
defparam n6016_s15.INIT=16'hAC00;
  LUT4 n6016_s16 (
    .F(n6016_19),
    .I0(ff_cache2_data_mask[0]),
    .I1(w_command_vram_wdata_mask[0]),
    .I2(ff_cache2_address_17_13),
    .I3(n6308_8) 
);
defparam n6016_s16.INIT=16'hAC00;
  LUT4 n6016_s17 (
    .F(n6016_20),
    .I0(w_command_vram_wdata_mask[0]),
    .I1(ff_cache0_data_mask[0]),
    .I2(n5966_19),
    .I3(n6533_11) 
);
defparam n6016_s17.INIT=16'hCA00;
  LUT4 ff_cache_vram_rdata_en_s8 (
    .F(ff_cache_vram_rdata_en_11),
    .I0(ff_cache1_already_read),
    .I1(n519_9),
    .I2(ff_cache_vram_rdata_en_12),
    .I3(n1387_4) 
);
defparam ff_cache_vram_rdata_en_s8.INIT=16'hBBF0;
  LUT4 ff_cache2_address_17_s10 (
    .F(ff_cache2_address_17_15),
    .I0(ff_cache2_data_mask[0]),
    .I1(ff_cache2_data_mask[1]),
    .I2(ff_cache2_data_mask[2]),
    .I3(ff_cache2_data_mask[3]) 
);
defparam ff_cache2_address_17_s10.INIT=16'h8000;
  LUT4 ff_cache3_address_17_s11 (
    .F(ff_cache3_address_17_16),
    .I0(ff_cache3_data_mask[0]),
    .I1(ff_cache3_data_mask[1]),
    .I2(ff_cache3_data_mask[2]),
    .I3(ff_cache3_data_mask[3]) 
);
defparam ff_cache3_address_17_s11.INIT=16'h8000;
  LUT4 n6824_s10 (
    .F(n6824_15),
    .I0(n5967_19),
    .I1(ff_cache2_address_17_15),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n6824_s10.INIT=16'h0CFA;
  LUT4 n6014_s16 (
    .F(n6014_19),
    .I0(n5967_21),
    .I1(ff_cache1_data_mask[2]),
    .I2(ff_cache1_data_en),
    .I3(ff_flush_state[2]) 
);
defparam n6014_s16.INIT=16'hBF00;
  LUT4 n6014_s17 (
    .F(n6014_20),
    .I0(n5967_21),
    .I1(ff_cache1_data_en),
    .I2(n5966_14),
    .I3(w_command_vram_wdata_mask[2]) 
);
defparam n6014_s17.INIT=16'hBF00;
  LUT4 n6014_s18 (
    .F(n6014_21),
    .I0(ff_cache3_data_mask[2]),
    .I1(w_command_vram_wdata_mask[2]),
    .I2(ff_cache3_address_17_16),
    .I3(ff_cache3_data_en) 
);
defparam n6014_s18.INIT=16'hCACC;
  LUT4 ff_cache_vram_rdata_en_s9 (
    .F(ff_cache_vram_rdata_en_12),
    .I0(ff_cache2_already_read),
    .I1(n562_9),
    .I2(ff_cache_vram_rdata_en_13),
    .I3(w_cache2_hit) 
);
defparam ff_cache_vram_rdata_en_s9.INIT=16'hBBF0;
  LUT4 ff_cache_vram_rdata_en_s10 (
    .F(ff_cache_vram_rdata_en_13),
    .I0(n605_9),
    .I1(ff_cache3_already_read),
    .I2(n73_3),
    .I3(ff_cache3_data_en) 
);
defparam ff_cache_vram_rdata_en_s10.INIT=16'h0D00;
  LUT4 ff_cache0_address_16_s10 (
    .F(ff_cache0_address_16_16),
    .I0(n6822_20),
    .I1(ff_priority[0]),
    .I2(ff_priority[1]),
    .I3(ff_cache0_data_en) 
);
defparam ff_cache0_address_16_s10.INIT=16'hFD00;
  LUT4 ff_cache0_address_16_s11 (
    .F(ff_cache0_address_16_18),
    .I0(ff_priority[0]),
    .I1(ff_priority[1]),
    .I2(w_command_vram_rdata_en),
    .I3(n5388_7) 
);
defparam ff_cache0_address_16_s11.INIT=16'hEF00;
  LUT3 ff_cache0_already_read_s11 (
    .F(ff_cache0_already_read_16),
    .I0(ff_priority[0]),
    .I1(ff_priority[1]),
    .I2(n6822_26) 
);
defparam ff_cache0_already_read_s11.INIT=8'h10;
  LUT3 ff_cache2_data_mask_3_s14 (
    .F(ff_cache2_data_mask_3_20),
    .I0(w_command_vram_rdata_en),
    .I1(ff_priority[0]),
    .I2(ff_priority[1]) 
);
defparam ff_cache2_data_mask_3_s14.INIT=8'h20;
  LUT3 ff_cache2_already_read_s11 (
    .F(ff_cache2_already_read_16),
    .I0(ff_priority[0]),
    .I1(ff_priority[1]),
    .I2(n6822_26) 
);
defparam ff_cache2_already_read_s11.INIT=8'h40;
  LUT4 n6822_s13 (
    .F(n6822_20),
    .I0(ff_cache2_data_en),
    .I1(ff_cache3_data_en),
    .I2(ff_cache0_data_en),
    .I3(ff_cache1_data_en) 
);
defparam n6822_s13.INIT=16'h8000;
  LUT4 ff_cache2_data_en_s7 (
    .F(ff_cache2_data_en_13),
    .I0(ff_cache0_data_en),
    .I1(ff_cache1_data_en),
    .I2(ff_cache2_data_mask_3_20),
    .I3(n5388_7) 
);
defparam ff_cache2_data_en_s7.INIT=16'hF088;
  LUT3 ff_cache3_already_read_s9 (
    .F(ff_cache3_already_read_14),
    .I0(ff_cache2_data_en),
    .I1(ff_cache0_data_en),
    .I2(ff_cache1_data_en) 
);
defparam ff_cache3_already_read_s9.INIT=8'h80;
  LUT4 n6308_s4 (
    .F(n6308_10),
    .I0(n6535_12),
    .I1(n6308_8),
    .I2(ff_start),
    .I3(ff_cache_flush_start) 
);
defparam n6308_s4.INIT=16'h000E;
  LUT3 ff_vram_address_17_s13 (
    .F(ff_vram_address_17_18),
    .I0(ff_start),
    .I1(ff_cache_flush_start),
    .I2(ff_vram_valid_8_35) 
);
defparam ff_vram_address_17_s13.INIT=8'h10;
  LUT4 ff_vram_wdata_31_s6 (
    .F(ff_vram_wdata_31_10),
    .I0(w_command_vram_valid),
    .I1(ff_vram_wdata_31_8),
    .I2(ff_start),
    .I3(ff_cache_flush_start) 
);
defparam ff_vram_wdata_31_s6.INIT=16'h0001;
  LUT4 n6007_s14 (
    .F(n6007_18),
    .I0(n6007_24),
    .I1(ff_flush_state[1]),
    .I2(ff_flush_state[2]),
    .I3(n6007_20) 
);
defparam n6007_s14.INIT=16'h00EF;
  LUT4 n5980_s17 (
    .F(n5980_21),
    .I0(n5965_17),
    .I1(ff_flush_state[0]),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam n5980_s17.INIT=16'h0E00;
  LUT3 n5982_s16 (
    .F(n5982_20),
    .I0(ff_priority[1]),
    .I1(ff_priority[0]),
    .I2(ff_cache_vram_write) 
);
defparam n5982_s16.INIT=8'h02;
  LUT4 ff_cache3_data_mask_3_s13 (
    .F(ff_cache3_data_mask_3_19),
    .I0(ff_priority[0]),
    .I1(ff_priority[1]),
    .I2(w_command_vram_rdata_en),
    .I3(n5388_7) 
);
defparam ff_cache3_data_mask_3_s13.INIT=16'h7F00;
  LUT4 ff_cache3_address_17_s12 (
    .F(ff_cache3_address_17_18),
    .I0(ff_priority[0]),
    .I1(ff_priority[1]),
    .I2(ff_cache3_data_en),
    .I3(ff_cache3_already_read_14) 
);
defparam ff_cache3_address_17_s12.INIT=16'h8F00;
  LUT3 n5995_s14 (
    .F(n5995_18),
    .I0(ff_cache_vram_write),
    .I1(ff_priority[0]),
    .I2(ff_priority[1]) 
);
defparam n5995_s14.INIT=8'h40;
  LUT4 n5993_s13 (
    .F(n5993_17),
    .I0(n5993_23),
    .I1(ff_priority[0]),
    .I2(ff_priority[1]),
    .I3(n5983_23) 
);
defparam n5993_s13.INIT=16'h7F00;
  LUT3 ff_cache3_address_17_s13 (
    .F(ff_cache3_address_17_20),
    .I0(ff_priority[0]),
    .I1(ff_priority[1]),
    .I2(n6822_26) 
);
defparam ff_cache3_address_17_s13.INIT=8'h80;
  LUT3 ff_cache0_data_31_s9 (
    .F(ff_cache0_data_31_15),
    .I0(n5388_7),
    .I1(ff_cache_vram_address[0]),
    .I2(ff_cache_vram_address[1]) 
);
defparam ff_cache0_data_31_s9.INIT=8'h40;
  LUT4 n5732_s4 (
    .F(n5732_10),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]),
    .I2(n5735_9),
    .I3(n5753_10) 
);
defparam n5732_s4.INIT=16'h07FF;
  LUT4 n5740_s5 (
    .F(n5740_11),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]),
    .I2(n1387_4),
    .I3(n5753_10) 
);
defparam n5740_s5.INIT=16'h07FF;
  LUT4 n5745_s5 (
    .F(n5745_11),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]),
    .I2(w_cache2_hit),
    .I3(n5753_10) 
);
defparam n5745_s5.INIT=16'h07FF;
  LUT4 n5750_s5 (
    .F(n5750_11),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]),
    .I2(n5753_9),
    .I3(n5753_10) 
);
defparam n5750_s5.INIT=16'h07FF;
  LUT3 ff_cache0_data_23_s8 (
    .F(ff_cache0_data_23_14),
    .I0(n5388_7),
    .I1(ff_cache_vram_address[0]),
    .I2(ff_cache_vram_address[1]) 
);
defparam ff_cache0_data_23_s8.INIT=8'h10;
  LUT4 n5733_s4 (
    .F(n5733_10),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]),
    .I2(n5735_9),
    .I3(n5753_10) 
);
defparam n5733_s4.INIT=16'h0BFF;
  LUT4 n5741_s5 (
    .F(n5741_11),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]),
    .I2(n1387_4),
    .I3(n5753_10) 
);
defparam n5741_s5.INIT=16'h0BFF;
  LUT4 n5746_s5 (
    .F(n5746_11),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]),
    .I2(w_cache2_hit),
    .I3(n5753_10) 
);
defparam n5746_s5.INIT=16'h0BFF;
  LUT4 n5751_s5 (
    .F(n5751_11),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]),
    .I2(n5753_9),
    .I3(n5753_10) 
);
defparam n5751_s5.INIT=16'h0BFF;
  LUT3 ff_cache0_data_7_s8 (
    .F(ff_cache0_data_7_14),
    .I0(n5388_7),
    .I1(ff_cache_vram_address[0]),
    .I2(ff_cache_vram_address[1]) 
);
defparam ff_cache0_data_7_s8.INIT=8'h01;
  LUT4 n5735_s5 (
    .F(n5735_11),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]),
    .I2(n5735_9),
    .I3(n5753_10) 
);
defparam n5735_s5.INIT=16'h0EFF;
  LUT4 n5743_s5 (
    .F(n5743_11),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]),
    .I2(n1387_4),
    .I3(n5753_10) 
);
defparam n5743_s5.INIT=16'h0EFF;
  LUT4 n5748_s5 (
    .F(n5748_11),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]),
    .I2(w_cache2_hit),
    .I3(n5753_10) 
);
defparam n5748_s5.INIT=16'h0EFF;
  LUT4 n5753_s6 (
    .F(n5753_12),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]),
    .I2(n5753_9),
    .I3(n5753_10) 
);
defparam n5753_s6.INIT=16'h0EFF;
  LUT3 ff_cache0_data_15_s8 (
    .F(ff_cache0_data_15_14),
    .I0(n5388_7),
    .I1(ff_cache_vram_address[1]),
    .I2(ff_cache_vram_address[0]) 
);
defparam ff_cache0_data_15_s8.INIT=8'h10;
  LUT4 n5734_s4 (
    .F(n5734_10),
    .I0(ff_cache_vram_address[1]),
    .I1(ff_cache_vram_address[0]),
    .I2(n5735_9),
    .I3(n5753_10) 
);
defparam n5734_s4.INIT=16'h0BFF;
  LUT4 n5742_s5 (
    .F(n5742_11),
    .I0(ff_cache_vram_address[1]),
    .I1(ff_cache_vram_address[0]),
    .I2(n1387_4),
    .I3(n5753_10) 
);
defparam n5742_s5.INIT=16'h0BFF;
  LUT4 n5747_s5 (
    .F(n5747_11),
    .I0(ff_cache_vram_address[1]),
    .I1(ff_cache_vram_address[0]),
    .I2(w_cache2_hit),
    .I3(n5753_10) 
);
defparam n5747_s5.INIT=16'h0BFF;
  LUT4 n5752_s4 (
    .F(n5752_10),
    .I0(ff_cache_vram_address[1]),
    .I1(ff_cache_vram_address[0]),
    .I2(n5753_9),
    .I3(n5753_10) 
);
defparam n5752_s4.INIT=16'h0BFF;
  LUT4 ff_cache1_data_31_s11 (
    .F(ff_cache1_data_31_17),
    .I0(w_command_vram_rdata_en),
    .I1(n5388_7),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam ff_cache1_data_31_s11.INIT=16'h0800;
  LUT4 ff_cache1_already_read_s9 (
    .F(ff_cache1_already_read_14),
    .I0(ff_priority[1]),
    .I1(ff_priority[0]),
    .I2(w_command_vram_rdata_en),
    .I3(n5388_7) 
);
defparam ff_cache1_already_read_s9.INIT=16'hBF00;
  LUT4 n5986_s14 (
    .F(n5986_18),
    .I0(ff_cache_vram_write),
    .I1(ff_priority[1]),
    .I2(ff_priority[0]),
    .I3(n5986_24) 
);
defparam n5986_s14.INIT=16'h0010;
  LUT4 ff_cache1_data_31_s12 (
    .F(ff_cache1_data_31_19),
    .I0(n19_3),
    .I1(ff_cache0_data_en),
    .I2(ff_cache_vram_write),
    .I3(n5388_7) 
);
defparam ff_cache1_data_31_s12.INIT=16'h004F;
  LUT4 n6823_s5 (
    .F(n6823_12),
    .I0(n1387_4),
    .I1(w_cache2_hit),
    .I2(n19_3),
    .I3(ff_cache0_data_en) 
);
defparam n6823_s5.INIT=16'hB0BB;
  LUT3 ff_cache0_data_mask_2_s11 (
    .F(ff_cache0_data_mask_2_17),
    .I0(ff_cache_vram_write),
    .I1(n19_3),
    .I2(ff_cache0_data_en) 
);
defparam ff_cache0_data_mask_2_s11.INIT=8'h20;
  LUT3 n5121_s5 (
    .F(n5121_10),
    .I0(n5388_7),
    .I1(n19_3),
    .I2(ff_cache0_data_en) 
);
defparam n5121_s5.INIT=8'h45;
  LUT4 ff_cache3_data_mask_3_s14 (
    .F(ff_cache3_data_mask_3_21),
    .I0(ff_cache3_address_17_18),
    .I1(n73_3),
    .I2(ff_cache3_data_en),
    .I3(n5753_10) 
);
defparam ff_cache3_data_mask_3_s14.INIT=16'h7500;
  LUT3 ff_cache3_data_31_s10 (
    .F(ff_cache3_data_31_16),
    .I0(n73_3),
    .I1(ff_cache3_data_en),
    .I2(ff_cache3_address_17_18) 
);
defparam ff_cache3_data_31_s10.INIT=8'h0B;
  LUT4 ff_cache2_data_31_s8 (
    .F(ff_cache2_data_31_14),
    .I0(ff_cache2_address_17_14),
    .I1(n73_3),
    .I2(ff_cache3_data_en),
    .I3(w_cache2_hit) 
);
defparam ff_cache2_data_31_s8.INIT=16'h0075;
  LUT4 n6014_s19 (
    .F(n6014_23),
    .I0(w_command_vram_wdata_mask[2]),
    .I1(n5967_19),
    .I2(ff_cache0_data_en),
    .I3(n6533_11) 
);
defparam n6014_s19.INIT=16'h8A00;
  LUT4 n5965_s17 (
    .F(n5965_21),
    .I0(n5982_7),
    .I1(n5967_19),
    .I2(ff_cache0_data_en),
    .I3(n6533_11) 
);
defparam n5965_s17.INIT=16'h20AA;
  LUT4 n6016_s18 (
    .F(n6016_22),
    .I0(n6016_17),
    .I1(ff_flush_state[0]),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam n6016_s18.INIT=16'h5105;
  LUT4 n6822_s15 (
    .F(n6822_24),
    .I0(n37_3),
    .I1(ff_cache1_data_en),
    .I2(n19_3),
    .I3(ff_cache0_data_en) 
);
defparam n6822_s15.INIT=16'hB0BB;
  LUT4 ff_cache1_data_mask_3_s12 (
    .F(ff_cache1_data_mask_3_18),
    .I0(n37_3),
    .I1(ff_cache1_data_en),
    .I2(ff_cache1_address_17_12),
    .I3(n5753_10) 
);
defparam ff_cache1_data_mask_3_s12.INIT=16'hB000;
  LUT4 ff_cache1_data_31_s13 (
    .F(ff_cache1_data_31_21),
    .I0(ff_cache1_address_17_12),
    .I1(ff_cache1_already_read_18),
    .I2(n37_3),
    .I3(ff_cache1_data_en) 
);
defparam ff_cache1_data_31_s13.INIT=16'hB0BB;
  LUT3 ff_cache0_already_read_s12 (
    .F(ff_cache0_already_read_18),
    .I0(n37_3),
    .I1(ff_cache1_data_en),
    .I2(ff_cache1_already_read_18) 
);
defparam ff_cache0_already_read_s12.INIT=8'hB0;
  LUT4 n5121_s7 (
    .F(n1394_5),
    .I0(n529_9),
    .I1(n1249_3),
    .I2(n37_3),
    .I3(ff_cache1_data_en) 
);
defparam n5121_s7.INIT=16'hCACC;
  LUT4 n5120_s6 (
    .F(n1393_5),
    .I0(n528_9),
    .I1(n1248_3),
    .I2(n37_3),
    .I3(ff_cache1_data_en) 
);
defparam n5120_s6.INIT=16'hCACC;
  LUT4 n5119_s6 (
    .F(n1392_5),
    .I0(n527_9),
    .I1(n1247_3),
    .I2(n37_3),
    .I3(ff_cache1_data_en) 
);
defparam n5119_s6.INIT=16'hCACC;
  LUT4 n5118_s6 (
    .F(n1391_5),
    .I0(n526_9),
    .I1(n1246_3),
    .I2(n37_3),
    .I3(ff_cache1_data_en) 
);
defparam n5118_s6.INIT=16'hCACC;
  LUT4 n5117_s6 (
    .F(n1390_5),
    .I0(n525_9),
    .I1(n1245_3),
    .I2(n37_3),
    .I3(ff_cache1_data_en) 
);
defparam n5117_s6.INIT=16'hCACC;
  LUT4 n5116_s6 (
    .F(n1389_5),
    .I0(n524_9),
    .I1(n1244_3),
    .I2(n37_3),
    .I3(ff_cache1_data_en) 
);
defparam n5116_s6.INIT=16'hCACC;
  LUT4 n5115_s6 (
    .F(n1388_5),
    .I0(n523_9),
    .I1(n1243_3),
    .I2(n37_3),
    .I3(ff_cache1_data_en) 
);
defparam n5115_s6.INIT=16'hCACC;
  LUT4 n5114_s8 (
    .F(n1387_6),
    .I0(n522_9),
    .I1(n1242_3),
    .I2(n37_3),
    .I3(ff_cache1_data_en) 
);
defparam n5114_s8.INIT=16'hCACC;
  LUT4 ff_cache1_already_read_s11 (
    .F(ff_cache1_already_read_18),
    .I0(n55_3),
    .I1(ff_cache2_data_en),
    .I2(n73_3),
    .I3(ff_cache3_data_en) 
);
defparam ff_cache1_already_read_s11.INIT=16'hB0BB;
  LUT4 ff_cache2_data_mask_3_s15 (
    .F(ff_cache2_data_mask_3_22),
    .I0(n55_3),
    .I1(ff_cache2_data_en),
    .I2(ff_cache2_address_17_14),
    .I3(n5753_10) 
);
defparam ff_cache2_data_mask_3_s15.INIT=16'h0B00;
  LUT4 n6012_s14 (
    .F(n6012_18),
    .I0(n5966_14),
    .I1(w_command_vram_wdata[0]),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam n6012_s14.INIT=16'hE00E;
  LUT3 n6009_s14 (
    .F(n6009_18),
    .I0(w_command_vram_wdata[3]),
    .I1(ff_flush_state[1]),
    .I2(ff_flush_state[2]) 
);
defparam n6009_s14.INIT=8'h82;
  LUT4 n6008_s13 (
    .F(n6008_17),
    .I0(n5966_14),
    .I1(w_command_vram_wdata[4]),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam n6008_s13.INIT=16'hE00E;
  LUT4 n6007_s15 (
    .F(n6007_20),
    .I0(ff_flush_state[1]),
    .I1(ff_flush_state[2]),
    .I2(w_command_vram_wdata[5]),
    .I3(n5966_14) 
);
defparam n6007_s15.INIT=16'h006F;
  LUT4 n6000_s14 (
    .F(n6000_18),
    .I0(n5966_14),
    .I1(w_command_vram_wdata[12]),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam n6000_s14.INIT=16'hE00E;
  LUT4 n5991_s13 (
    .F(n5991_17),
    .I0(n5966_14),
    .I1(w_command_vram_wdata[21]),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam n5991_s13.INIT=16'hE00E;
  LUT4 n5988_s13 (
    .F(n5988_17),
    .I0(n5966_14),
    .I1(w_command_vram_wdata[24]),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam n5988_s13.INIT=16'hE00E;
  LUT4 n5987_s13 (
    .F(n5987_17),
    .I0(n5966_14),
    .I1(w_command_vram_wdata[25]),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam n5987_s13.INIT=16'hE00E;
  LUT4 n5986_s15 (
    .F(n5986_20),
    .I0(n5966_14),
    .I1(w_command_vram_wdata[26]),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam n5986_s15.INIT=16'hE00E;
  LUT4 n6013_s20 (
    .F(n6013_24),
    .I0(n5967_19),
    .I1(ff_cache0_data_en),
    .I2(n5965_17),
    .I3(ff_priority[0]) 
);
defparam n6013_s20.INIT=16'hF044;
  LUT4 n6012_s15 (
    .F(n6012_20),
    .I0(ff_cache0_data[0]),
    .I1(w_command_vram_wdata[0]),
    .I2(n5967_19),
    .I3(ff_cache0_data_en) 
);
defparam n6012_s15.INIT=16'hCACC;
  LUT4 n6011_s13 (
    .F(n6011_17),
    .I0(ff_cache0_data[1]),
    .I1(w_command_vram_wdata[1]),
    .I2(n5967_19),
    .I3(ff_cache0_data_en) 
);
defparam n6011_s13.INIT=16'hCACC;
  LUT4 n6010_s13 (
    .F(n6010_17),
    .I0(ff_cache0_data[2]),
    .I1(w_command_vram_wdata[2]),
    .I2(n5967_19),
    .I3(ff_cache0_data_en) 
);
defparam n6010_s13.INIT=16'hCACC;
  LUT4 n6009_s15 (
    .F(n6009_20),
    .I0(ff_cache0_data[3]),
    .I1(w_command_vram_wdata[3]),
    .I2(n5967_19),
    .I3(ff_cache0_data_en) 
);
defparam n6009_s15.INIT=16'hCACC;
  LUT4 n6008_s14 (
    .F(n6008_19),
    .I0(ff_cache0_data[4]),
    .I1(w_command_vram_wdata[4]),
    .I2(n5967_19),
    .I3(ff_cache0_data_en) 
);
defparam n6008_s14.INIT=16'hCACC;
  LUT4 n6007_s16 (
    .F(n6007_22),
    .I0(ff_cache0_data[5]),
    .I1(w_command_vram_wdata[5]),
    .I2(n5967_19),
    .I3(ff_cache0_data_en) 
);
defparam n6007_s16.INIT=16'hCACC;
  LUT4 n6005_s14 (
    .F(n6005_18),
    .I0(ff_cache0_data[7]),
    .I1(w_command_vram_wdata[7]),
    .I2(n5967_19),
    .I3(ff_cache0_data_en) 
);
defparam n6005_s14.INIT=16'hCACC;
  LUT4 n6001_s13 (
    .F(n6001_17),
    .I0(ff_cache0_data[11]),
    .I1(w_command_vram_wdata[11]),
    .I2(n5967_19),
    .I3(ff_cache0_data_en) 
);
defparam n6001_s13.INIT=16'hCACC;
  LUT4 n5999_s13 (
    .F(n5999_17),
    .I0(ff_cache0_data[13]),
    .I1(w_command_vram_wdata[13]),
    .I2(n5967_19),
    .I3(ff_cache0_data_en) 
);
defparam n5999_s13.INIT=16'hCACC;
  LUT4 n5998_s13 (
    .F(n5998_17),
    .I0(ff_cache0_data[14]),
    .I1(w_command_vram_wdata[14]),
    .I2(n5967_19),
    .I3(ff_cache0_data_en) 
);
defparam n5998_s13.INIT=16'hCACC;
  LUT4 n5997_s13 (
    .F(n5997_17),
    .I0(ff_cache0_data[15]),
    .I1(w_command_vram_wdata[15]),
    .I2(n5967_19),
    .I3(ff_cache0_data_en) 
);
defparam n5997_s13.INIT=16'hCACC;
  LUT4 n5995_s15 (
    .F(n5995_20),
    .I0(ff_cache0_data[17]),
    .I1(w_command_vram_wdata[17]),
    .I2(n5967_19),
    .I3(ff_cache0_data_en) 
);
defparam n5995_s15.INIT=16'hCACC;
  LUT4 n5994_s13 (
    .F(n5994_17),
    .I0(ff_cache0_data[18]),
    .I1(w_command_vram_wdata[18]),
    .I2(n5967_19),
    .I3(ff_cache0_data_en) 
);
defparam n5994_s13.INIT=16'hCACC;
  LUT4 n5993_s14 (
    .F(n5993_19),
    .I0(ff_cache0_data[19]),
    .I1(w_command_vram_wdata[19]),
    .I2(n5967_19),
    .I3(ff_cache0_data_en) 
);
defparam n5993_s14.INIT=16'hCACC;
  LUT4 n5991_s14 (
    .F(n5991_19),
    .I0(ff_cache0_data[21]),
    .I1(w_command_vram_wdata[21]),
    .I2(n5967_19),
    .I3(ff_cache0_data_en) 
);
defparam n5991_s14.INIT=16'hCACC;
  LUT4 n5990_s13 (
    .F(n5990_17),
    .I0(ff_cache0_data[22]),
    .I1(w_command_vram_wdata[22]),
    .I2(n5967_19),
    .I3(ff_cache0_data_en) 
);
defparam n5990_s13.INIT=16'hCACC;
  LUT4 n5989_s13 (
    .F(n5989_17),
    .I0(ff_cache0_data[23]),
    .I1(w_command_vram_wdata[23]),
    .I2(n5967_19),
    .I3(ff_cache0_data_en) 
);
defparam n5989_s13.INIT=16'hCACC;
  LUT4 n5988_s14 (
    .F(n5988_19),
    .I0(ff_cache0_data[24]),
    .I1(w_command_vram_wdata[24]),
    .I2(n5967_19),
    .I3(ff_cache0_data_en) 
);
defparam n5988_s14.INIT=16'hCACC;
  LUT4 n5986_s16 (
    .F(n5986_22),
    .I0(ff_cache0_data[26]),
    .I1(w_command_vram_wdata[26]),
    .I2(n5967_19),
    .I3(ff_cache0_data_en) 
);
defparam n5986_s16.INIT=16'hCACC;
  LUT4 n5985_s14 (
    .F(n5985_18),
    .I0(ff_cache0_data[27]),
    .I1(w_command_vram_wdata[27]),
    .I2(n5967_19),
    .I3(ff_cache0_data_en) 
);
defparam n5985_s14.INIT=16'hCACC;
  LUT4 n5984_s14 (
    .F(n5984_18),
    .I0(ff_cache0_data[28]),
    .I1(w_command_vram_wdata[28]),
    .I2(n5967_19),
    .I3(ff_cache0_data_en) 
);
defparam n5984_s14.INIT=16'hCACC;
  LUT4 n5983_s15 (
    .F(n5983_19),
    .I0(ff_cache0_data[29]),
    .I1(w_command_vram_wdata[29]),
    .I2(n5967_19),
    .I3(ff_cache0_data_en) 
);
defparam n5983_s15.INIT=16'hCACC;
  LUT4 n5982_s17 (
    .F(n5982_22),
    .I0(ff_cache0_data[30]),
    .I1(w_command_vram_wdata[30]),
    .I2(n5967_19),
    .I3(ff_cache0_data_en) 
);
defparam n5982_s17.INIT=16'hCACC;
  LUT4 n5981_s16 (
    .F(n5981_20),
    .I0(ff_cache0_data[31]),
    .I1(w_command_vram_wdata[31]),
    .I2(n5967_19),
    .I3(ff_cache0_data_en) 
);
defparam n5981_s16.INIT=16'hCACC;
  LUT4 n6006_s13 (
    .F(n6006_17),
    .I0(ff_cache0_data[6]),
    .I1(w_command_vram_wdata[6]),
    .I2(n5967_19),
    .I3(ff_cache0_data_en) 
);
defparam n6006_s13.INIT=16'hCACC;
  LUT4 n6004_s13 (
    .F(n6004_17),
    .I0(ff_cache0_data[8]),
    .I1(w_command_vram_wdata[8]),
    .I2(n5967_19),
    .I3(ff_cache0_data_en) 
);
defparam n6004_s13.INIT=16'hCACC;
  LUT4 n6003_s13 (
    .F(n6003_17),
    .I0(ff_cache0_data[9]),
    .I1(w_command_vram_wdata[9]),
    .I2(n5967_19),
    .I3(ff_cache0_data_en) 
);
defparam n6003_s13.INIT=16'hCACC;
  LUT4 n6002_s13 (
    .F(n6002_17),
    .I0(ff_cache0_data[10]),
    .I1(w_command_vram_wdata[10]),
    .I2(n5967_19),
    .I3(ff_cache0_data_en) 
);
defparam n6002_s13.INIT=16'hCACC;
  LUT4 n6000_s15 (
    .F(n6000_20),
    .I0(ff_cache0_data[12]),
    .I1(w_command_vram_wdata[12]),
    .I2(n5967_19),
    .I3(ff_cache0_data_en) 
);
defparam n6000_s15.INIT=16'hCACC;
  LUT4 n5996_s13 (
    .F(n5996_17),
    .I0(ff_cache0_data[16]),
    .I1(w_command_vram_wdata[16]),
    .I2(n5967_19),
    .I3(ff_cache0_data_en) 
);
defparam n5996_s13.INIT=16'hCACC;
  LUT4 n5992_s13 (
    .F(n5992_17),
    .I0(ff_cache0_data[20]),
    .I1(w_command_vram_wdata[20]),
    .I2(n5967_19),
    .I3(ff_cache0_data_en) 
);
defparam n5992_s13.INIT=16'hCACC;
  LUT4 n5987_s14 (
    .F(n5987_19),
    .I0(ff_cache0_data[25]),
    .I1(w_command_vram_wdata[25]),
    .I2(n5967_19),
    .I3(ff_cache0_data_en) 
);
defparam n5987_s14.INIT=16'hCACC;
  LUT4 n5967_s19 (
    .F(n5967_23),
    .I0(n5967_21),
    .I1(ff_cache1_data_en),
    .I2(ff_flush_state[0]),
    .I3(ff_flush_state[1]) 
);
defparam n5967_s19.INIT=16'h0004;
  LUT3 n6535_s6 (
    .F(n6535_12),
    .I0(ff_flush_state[2]),
    .I1(ff_flush_state[0]),
    .I2(ff_flush_state[1]) 
);
defparam n6535_s6.INIT=8'h02;
  LUT3 n5966_s18 (
    .F(n5966_22),
    .I0(ff_flush_state[2]),
    .I1(ff_flush_state[0]),
    .I2(ff_flush_state[1]) 
);
defparam n5966_s18.INIT=8'h01;
  LUT4 n6012_s16 (
    .F(n6012_22),
    .I0(ff_cache1_data[0]),
    .I1(w_command_vram_wdata[0]),
    .I2(n5967_21),
    .I3(ff_cache1_data_en) 
);
defparam n6012_s16.INIT=16'hCACC;
  LUT4 n6011_s14 (
    .F(n6011_19),
    .I0(ff_cache1_data[1]),
    .I1(w_command_vram_wdata[1]),
    .I2(n5967_21),
    .I3(ff_cache1_data_en) 
);
defparam n6011_s14.INIT=16'hCACC;
  LUT4 n6010_s14 (
    .F(n6010_19),
    .I0(ff_cache1_data[2]),
    .I1(w_command_vram_wdata[2]),
    .I2(n5967_21),
    .I3(ff_cache1_data_en) 
);
defparam n6010_s14.INIT=16'hCACC;
  LUT4 n6009_s16 (
    .F(n6009_22),
    .I0(ff_cache1_data[3]),
    .I1(w_command_vram_wdata[3]),
    .I2(n5967_21),
    .I3(ff_cache1_data_en) 
);
defparam n6009_s16.INIT=16'hCACC;
  LUT4 n6008_s15 (
    .F(n6008_21),
    .I0(ff_cache1_data[4]),
    .I1(w_command_vram_wdata[4]),
    .I2(n5967_21),
    .I3(ff_cache1_data_en) 
);
defparam n6008_s15.INIT=16'hCACC;
  LUT4 n6007_s17 (
    .F(n6007_24),
    .I0(ff_cache1_data[5]),
    .I1(w_command_vram_wdata[5]),
    .I2(n5967_21),
    .I3(ff_cache1_data_en) 
);
defparam n6007_s17.INIT=16'hCACC;
  LUT4 n6006_s14 (
    .F(n6006_19),
    .I0(ff_cache1_data[6]),
    .I1(w_command_vram_wdata[6]),
    .I2(n5967_21),
    .I3(ff_cache1_data_en) 
);
defparam n6006_s14.INIT=16'hCACC;
  LUT4 n6005_s15 (
    .F(n6005_20),
    .I0(ff_cache1_data[7]),
    .I1(w_command_vram_wdata[7]),
    .I2(n5967_21),
    .I3(ff_cache1_data_en) 
);
defparam n6005_s15.INIT=16'hCACC;
  LUT4 n6004_s14 (
    .F(n6004_19),
    .I0(ff_cache1_data[8]),
    .I1(w_command_vram_wdata[8]),
    .I2(n5967_21),
    .I3(ff_cache1_data_en) 
);
defparam n6004_s14.INIT=16'hCACC;
  LUT4 n6003_s14 (
    .F(n6003_19),
    .I0(ff_cache1_data[9]),
    .I1(w_command_vram_wdata[9]),
    .I2(n5967_21),
    .I3(ff_cache1_data_en) 
);
defparam n6003_s14.INIT=16'hCACC;
  LUT4 n6002_s14 (
    .F(n6002_19),
    .I0(ff_cache1_data[10]),
    .I1(w_command_vram_wdata[10]),
    .I2(n5967_21),
    .I3(ff_cache1_data_en) 
);
defparam n6002_s14.INIT=16'hCACC;
  LUT4 n6001_s14 (
    .F(n6001_19),
    .I0(ff_cache1_data[11]),
    .I1(w_command_vram_wdata[11]),
    .I2(n5967_21),
    .I3(ff_cache1_data_en) 
);
defparam n6001_s14.INIT=16'hCACC;
  LUT4 n6000_s16 (
    .F(n6000_22),
    .I0(ff_cache1_data[12]),
    .I1(w_command_vram_wdata[12]),
    .I2(n5967_21),
    .I3(ff_cache1_data_en) 
);
defparam n6000_s16.INIT=16'hCACC;
  LUT4 n5999_s14 (
    .F(n5999_19),
    .I0(ff_cache1_data[13]),
    .I1(w_command_vram_wdata[13]),
    .I2(n5967_21),
    .I3(ff_cache1_data_en) 
);
defparam n5999_s14.INIT=16'hCACC;
  LUT4 n5997_s14 (
    .F(n5997_19),
    .I0(ff_cache1_data[15]),
    .I1(w_command_vram_wdata[15]),
    .I2(n5967_21),
    .I3(ff_cache1_data_en) 
);
defparam n5997_s14.INIT=16'hCACC;
  LUT4 n5996_s14 (
    .F(n5996_19),
    .I0(ff_cache1_data[16]),
    .I1(w_command_vram_wdata[16]),
    .I2(n5967_21),
    .I3(ff_cache1_data_en) 
);
defparam n5996_s14.INIT=16'hCACC;
  LUT4 n5995_s16 (
    .F(n5995_22),
    .I0(ff_cache1_data[17]),
    .I1(w_command_vram_wdata[17]),
    .I2(n5967_21),
    .I3(ff_cache1_data_en) 
);
defparam n5995_s16.INIT=16'hCACC;
  LUT4 n5994_s14 (
    .F(n5994_19),
    .I0(ff_cache1_data[18]),
    .I1(w_command_vram_wdata[18]),
    .I2(n5967_21),
    .I3(ff_cache1_data_en) 
);
defparam n5994_s14.INIT=16'hCACC;
  LUT4 n5992_s14 (
    .F(n5992_19),
    .I0(ff_cache1_data[20]),
    .I1(w_command_vram_wdata[20]),
    .I2(n5967_21),
    .I3(ff_cache1_data_en) 
);
defparam n5992_s14.INIT=16'hCACC;
  LUT4 n5990_s14 (
    .F(n5990_19),
    .I0(ff_cache1_data[22]),
    .I1(w_command_vram_wdata[22]),
    .I2(n5967_21),
    .I3(ff_cache1_data_en) 
);
defparam n5990_s14.INIT=16'hCACC;
  LUT4 n5989_s14 (
    .F(n5989_19),
    .I0(ff_cache1_data[23]),
    .I1(w_command_vram_wdata[23]),
    .I2(n5967_21),
    .I3(ff_cache1_data_en) 
);
defparam n5989_s14.INIT=16'hCACC;
  LUT4 n5988_s15 (
    .F(n5988_21),
    .I0(ff_cache1_data[24]),
    .I1(w_command_vram_wdata[24]),
    .I2(n5967_21),
    .I3(ff_cache1_data_en) 
);
defparam n5988_s15.INIT=16'hCACC;
  LUT4 n5987_s15 (
    .F(n5987_21),
    .I0(ff_cache1_data[25]),
    .I1(w_command_vram_wdata[25]),
    .I2(n5967_21),
    .I3(ff_cache1_data_en) 
);
defparam n5987_s15.INIT=16'hCACC;
  LUT4 n5985_s15 (
    .F(n5985_20),
    .I0(ff_cache1_data[27]),
    .I1(w_command_vram_wdata[27]),
    .I2(n5967_21),
    .I3(ff_cache1_data_en) 
);
defparam n5985_s15.INIT=16'h3533;
  LUT4 n5984_s15 (
    .F(n5984_20),
    .I0(ff_cache1_data[28]),
    .I1(w_command_vram_wdata[28]),
    .I2(n5967_21),
    .I3(ff_cache1_data_en) 
);
defparam n5984_s15.INIT=16'hCACC;
  LUT4 n5983_s16 (
    .F(n5983_21),
    .I0(ff_cache1_data[29]),
    .I1(w_command_vram_wdata[29]),
    .I2(n5967_21),
    .I3(ff_cache1_data_en) 
);
defparam n5983_s16.INIT=16'hCACC;
  LUT4 n5982_s18 (
    .F(n5982_24),
    .I0(ff_cache1_data[30]),
    .I1(w_command_vram_wdata[30]),
    .I2(n5967_21),
    .I3(ff_cache1_data_en) 
);
defparam n5982_s18.INIT=16'hCACC;
  LUT4 n5981_s17 (
    .F(n5981_22),
    .I0(ff_cache1_data[31]),
    .I1(w_command_vram_wdata[31]),
    .I2(n5967_21),
    .I3(ff_cache1_data_en) 
);
defparam n5981_s17.INIT=16'hCACC;
  LUT4 n5998_s14 (
    .F(n5998_19),
    .I0(ff_cache1_data[14]),
    .I1(w_command_vram_wdata[14]),
    .I2(n5967_21),
    .I3(ff_cache1_data_en) 
);
defparam n5998_s14.INIT=16'hCACC;
  LUT4 n5991_s15 (
    .F(n5991_21),
    .I0(ff_cache1_data[21]),
    .I1(w_command_vram_wdata[21]),
    .I2(n5967_21),
    .I3(ff_cache1_data_en) 
);
defparam n5991_s15.INIT=16'hCACC;
  LUT4 n5986_s17 (
    .F(n5986_24),
    .I0(ff_cache1_data[26]),
    .I1(w_command_vram_wdata[26]),
    .I2(n5967_21),
    .I3(ff_cache1_data_en) 
);
defparam n5986_s17.INIT=16'hCACC;
  LUT4 n5965_s18 (
    .F(n5965_23),
    .I0(n5980_15),
    .I1(ff_cache0_address[17]),
    .I2(ff_busy),
    .I3(w_command_vram_write) 
);
defparam n5965_s18.INIT=16'h0777;
  LUT4 n6012_s17 (
    .F(n6012_24),
    .I0(n6012_26),
    .I1(n6308_8),
    .I2(ff_busy),
    .I3(w_command_vram_write) 
);
defparam n6012_s17.INIT=16'h0777;
  LUT4 n6007_s18 (
    .F(n6007_26),
    .I0(n6007_30),
    .I1(n6535_10),
    .I2(ff_busy),
    .I3(w_command_vram_write) 
);
defparam n6007_s18.INIT=16'h0777;
  LUT4 n5985_s16 (
    .F(n5985_22),
    .I0(n5985_18),
    .I1(n6533_11),
    .I2(ff_busy),
    .I3(w_command_vram_write) 
);
defparam n5985_s16.INIT=16'h0777;
  LUT3 n5983_s17 (
    .F(n5983_23),
    .I0(ff_cache_vram_write),
    .I1(ff_busy),
    .I2(w_command_vram_write) 
);
defparam n5983_s17.INIT=8'h15;
  LUT3 n5965_s19 (
    .F(n5965_25),
    .I0(ff_busy),
    .I1(w_command_vram_write),
    .I2(n5966_22) 
);
defparam n5965_s19.INIT=8'h07;
  LUT4 n5964_s11 (
    .F(n5964_17),
    .I0(n5964_13),
    .I1(n5980_14),
    .I2(ff_busy),
    .I3(w_command_vram_write) 
);
defparam n5964_s11.INIT=16'h0777;
  LUT3 ff_vram_address_17_s14 (
    .F(ff_vram_address_17_20),
    .I0(ff_busy),
    .I1(w_command_vram_write),
    .I2(n5966_22) 
);
defparam ff_vram_address_17_s14.INIT=8'h70;
  LUT4 ff_cache_vram_rdata_en_s11 (
    .F(ff_cache_vram_rdata_en_15),
    .I0(w_command_vram_valid),
    .I1(ff_cache_flush_start),
    .I2(ff_busy),
    .I3(w_command_vram_write) 
);
defparam ff_cache_vram_rdata_en_s11.INIT=16'h0111;
  LUT4 n6016_s19 (
    .F(n6016_24),
    .I0(n6016_10),
    .I1(ff_busy),
    .I2(w_command_vram_write),
    .I3(n6016_11) 
);
defparam n6016_s19.INIT=16'h00EA;
  LUT4 n6015_s17 (
    .F(n6015_21),
    .I0(n6015_10),
    .I1(ff_busy),
    .I2(w_command_vram_write),
    .I3(n6015_11) 
);
defparam n6015_s17.INIT=16'h00EA;
  LUT4 n6013_s21 (
    .F(n6013_26),
    .I0(n6013_10),
    .I1(ff_busy),
    .I2(w_command_vram_write),
    .I3(n6013_11) 
);
defparam n6013_s21.INIT=16'h00EA;
  LUT4 ff_cache2_data_en_s8 (
    .F(ff_cache2_data_en_15),
    .I0(ff_flush_state[2]),
    .I1(ff_flush_state[1]),
    .I2(ff_flush_state[0]),
    .I3(ff_cache0_already_read_20) 
);
defparam ff_cache2_data_en_s8.INIT=16'h00BF;
  LUT4 n5980_s18 (
    .F(n5980_23),
    .I0(ff_cache3_address[2]),
    .I1(ff_flush_state[0]),
    .I2(ff_flush_state[2]),
    .I3(ff_flush_state[1]) 
);
defparam n5980_s18.INIT=16'h0200;
  LUT4 n6013_s22 (
    .F(n6013_28),
    .I0(ff_cache2_address_17_15),
    .I1(ff_cache2_data_en),
    .I2(ff_cache3_address_17_13),
    .I3(ff_priority[0]) 
);
defparam n6013_s22.INIT=16'hF044;
  LUT4 n6012_s18 (
    .F(n6012_26),
    .I0(ff_cache2_data[0]),
    .I1(w_command_vram_wdata[0]),
    .I2(ff_cache2_address_17_15),
    .I3(ff_cache2_data_en) 
);
defparam n6012_s18.INIT=16'hCACC;
  LUT4 n6010_s15 (
    .F(n6010_21),
    .I0(ff_cache2_data[2]),
    .I1(w_command_vram_wdata[2]),
    .I2(ff_cache2_address_17_15),
    .I3(ff_cache2_data_en) 
);
defparam n6010_s15.INIT=16'hCACC;
  LUT4 n6009_s17 (
    .F(n6009_24),
    .I0(ff_cache2_data[3]),
    .I1(w_command_vram_wdata[3]),
    .I2(ff_cache2_address_17_15),
    .I3(ff_cache2_data_en) 
);
defparam n6009_s17.INIT=16'hCACC;
  LUT4 n6008_s16 (
    .F(n6008_23),
    .I0(ff_cache2_data[4]),
    .I1(w_command_vram_wdata[4]),
    .I2(ff_cache2_address_17_15),
    .I3(ff_cache2_data_en) 
);
defparam n6008_s16.INIT=16'hCACC;
  LUT4 n6007_s19 (
    .F(n6007_28),
    .I0(ff_cache2_data[5]),
    .I1(w_command_vram_wdata[5]),
    .I2(ff_cache2_address_17_15),
    .I3(ff_cache2_data_en) 
);
defparam n6007_s19.INIT=16'hCACC;
  LUT4 n6006_s15 (
    .F(n6006_21),
    .I0(ff_cache2_data[6]),
    .I1(w_command_vram_wdata[6]),
    .I2(ff_cache2_address_17_15),
    .I3(ff_cache2_data_en) 
);
defparam n6006_s15.INIT=16'hCACC;
  LUT4 n6005_s16 (
    .F(n6005_22),
    .I0(ff_cache2_data[7]),
    .I1(w_command_vram_wdata[7]),
    .I2(ff_cache2_address_17_15),
    .I3(ff_cache2_data_en) 
);
defparam n6005_s16.INIT=16'hCACC;
  LUT4 n6004_s15 (
    .F(n6004_21),
    .I0(ff_cache2_data[8]),
    .I1(w_command_vram_wdata[8]),
    .I2(ff_cache2_address_17_15),
    .I3(ff_cache2_data_en) 
);
defparam n6004_s15.INIT=16'hCACC;
  LUT4 n6003_s15 (
    .F(n6003_21),
    .I0(ff_cache2_data[9]),
    .I1(w_command_vram_wdata[9]),
    .I2(ff_cache2_address_17_15),
    .I3(ff_cache2_data_en) 
);
defparam n6003_s15.INIT=16'hCACC;
  LUT4 n6002_s15 (
    .F(n6002_21),
    .I0(ff_cache2_data[10]),
    .I1(w_command_vram_wdata[10]),
    .I2(ff_cache2_address_17_15),
    .I3(ff_cache2_data_en) 
);
defparam n6002_s15.INIT=16'hCACC;
  LUT4 n6000_s17 (
    .F(n6000_24),
    .I0(ff_cache2_data[12]),
    .I1(w_command_vram_wdata[12]),
    .I2(ff_cache2_address_17_15),
    .I3(ff_cache2_data_en) 
);
defparam n6000_s17.INIT=16'hCACC;
  LUT4 n5999_s15 (
    .F(n5999_21),
    .I0(ff_cache2_data[13]),
    .I1(w_command_vram_wdata[13]),
    .I2(ff_cache2_address_17_15),
    .I3(ff_cache2_data_en) 
);
defparam n5999_s15.INIT=16'hCACC;
  LUT4 n5998_s15 (
    .F(n5998_21),
    .I0(ff_cache2_data[14]),
    .I1(w_command_vram_wdata[14]),
    .I2(ff_cache2_address_17_15),
    .I3(ff_cache2_data_en) 
);
defparam n5998_s15.INIT=16'hCACC;
  LUT4 n5996_s15 (
    .F(n5996_21),
    .I0(ff_cache2_data[16]),
    .I1(w_command_vram_wdata[16]),
    .I2(ff_cache2_address_17_15),
    .I3(ff_cache2_data_en) 
);
defparam n5996_s15.INIT=16'hCACC;
  LUT4 n5995_s17 (
    .F(n5995_24),
    .I0(ff_cache2_data[17]),
    .I1(w_command_vram_wdata[17]),
    .I2(ff_cache2_address_17_15),
    .I3(ff_cache2_data_en) 
);
defparam n5995_s17.INIT=16'hCACC;
  LUT4 n5994_s15 (
    .F(n5994_21),
    .I0(ff_cache2_data[18]),
    .I1(w_command_vram_wdata[18]),
    .I2(ff_cache2_address_17_15),
    .I3(ff_cache2_data_en) 
);
defparam n5994_s15.INIT=16'hCACC;
  LUT4 n5993_s15 (
    .F(n5993_21),
    .I0(ff_cache2_data[19]),
    .I1(w_command_vram_wdata[19]),
    .I2(ff_cache2_address_17_15),
    .I3(ff_cache2_data_en) 
);
defparam n5993_s15.INIT=16'hCACC;
  LUT4 n5992_s15 (
    .F(n5992_21),
    .I0(ff_cache2_data[20]),
    .I1(w_command_vram_wdata[20]),
    .I2(ff_cache2_address_17_15),
    .I3(ff_cache2_data_en) 
);
defparam n5992_s15.INIT=16'hCACC;
  LUT4 n5991_s16 (
    .F(n5991_23),
    .I0(ff_cache2_data[21]),
    .I1(w_command_vram_wdata[21]),
    .I2(ff_cache2_address_17_15),
    .I3(ff_cache2_data_en) 
);
defparam n5991_s16.INIT=16'hCACC;
  LUT4 n5990_s15 (
    .F(n5990_21),
    .I0(ff_cache2_data[22]),
    .I1(w_command_vram_wdata[22]),
    .I2(ff_cache2_address_17_15),
    .I3(ff_cache2_data_en) 
);
defparam n5990_s15.INIT=16'hCACC;
  LUT4 n5989_s15 (
    .F(n5989_21),
    .I0(ff_cache2_data[23]),
    .I1(w_command_vram_wdata[23]),
    .I2(ff_cache2_address_17_15),
    .I3(ff_cache2_data_en) 
);
defparam n5989_s15.INIT=16'hCACC;
  LUT4 n5988_s16 (
    .F(n5988_23),
    .I0(ff_cache2_data[24]),
    .I1(w_command_vram_wdata[24]),
    .I2(ff_cache2_address_17_15),
    .I3(ff_cache2_data_en) 
);
defparam n5988_s16.INIT=16'hCACC;
  LUT4 n5987_s16 (
    .F(n5987_23),
    .I0(ff_cache2_data[25]),
    .I1(w_command_vram_wdata[25]),
    .I2(ff_cache2_address_17_15),
    .I3(ff_cache2_data_en) 
);
defparam n5987_s16.INIT=16'hCACC;
  LUT4 n5986_s18 (
    .F(n5986_26),
    .I0(ff_cache2_data[26]),
    .I1(w_command_vram_wdata[26]),
    .I2(ff_cache2_address_17_15),
    .I3(ff_cache2_data_en) 
);
defparam n5986_s18.INIT=16'hCACC;
  LUT4 n5985_s17 (
    .F(n5985_24),
    .I0(ff_cache2_data[27]),
    .I1(w_command_vram_wdata[27]),
    .I2(ff_cache2_address_17_15),
    .I3(ff_cache2_data_en) 
);
defparam n5985_s17.INIT=16'hCACC;
  LUT4 n5984_s16 (
    .F(n5984_22),
    .I0(ff_cache2_data[28]),
    .I1(w_command_vram_wdata[28]),
    .I2(ff_cache2_address_17_15),
    .I3(ff_cache2_data_en) 
);
defparam n5984_s16.INIT=16'hCACC;
  LUT4 n5983_s18 (
    .F(n5983_25),
    .I0(ff_cache2_data[29]),
    .I1(w_command_vram_wdata[29]),
    .I2(ff_cache2_address_17_15),
    .I3(ff_cache2_data_en) 
);
defparam n5983_s18.INIT=16'hCACC;
  LUT4 n5981_s18 (
    .F(n5981_24),
    .I0(ff_cache2_data[31]),
    .I1(w_command_vram_wdata[31]),
    .I2(ff_cache2_address_17_15),
    .I3(ff_cache2_data_en) 
);
defparam n5981_s18.INIT=16'hCACC;
  LUT4 n6011_s15 (
    .F(n6011_21),
    .I0(ff_cache2_data[1]),
    .I1(w_command_vram_wdata[1]),
    .I2(ff_cache2_address_17_15),
    .I3(ff_cache2_data_en) 
);
defparam n6011_s15.INIT=16'hCACC;
  LUT4 n6001_s15 (
    .F(n6001_21),
    .I0(ff_cache2_data[11]),
    .I1(w_command_vram_wdata[11]),
    .I2(ff_cache2_address_17_15),
    .I3(ff_cache2_data_en) 
);
defparam n6001_s15.INIT=16'hCACC;
  LUT4 n5997_s15 (
    .F(n5997_21),
    .I0(ff_cache2_data[15]),
    .I1(w_command_vram_wdata[15]),
    .I2(ff_cache2_address_17_15),
    .I3(ff_cache2_data_en) 
);
defparam n5997_s15.INIT=16'hCACC;
  LUT4 n5982_s19 (
    .F(n5982_26),
    .I0(ff_cache2_data[30]),
    .I1(w_command_vram_wdata[30]),
    .I2(ff_cache2_address_17_15),
    .I3(ff_cache2_data_en) 
);
defparam n5982_s19.INIT=16'hCACC;
  LUT4 n6012_s19 (
    .F(n6012_28),
    .I0(ff_cache3_data[0]),
    .I1(w_command_vram_wdata[0]),
    .I2(ff_cache3_address_17_16),
    .I3(ff_cache3_data_en) 
);
defparam n6012_s19.INIT=16'hCACC;
  LUT4 n6010_s16 (
    .F(n6010_23),
    .I0(ff_cache3_data[2]),
    .I1(w_command_vram_wdata[2]),
    .I2(ff_cache3_address_17_16),
    .I3(ff_cache3_data_en) 
);
defparam n6010_s16.INIT=16'hCACC;
  LUT4 n6007_s20 (
    .F(n6007_30),
    .I0(ff_cache3_data[5]),
    .I1(w_command_vram_wdata[5]),
    .I2(ff_cache3_address_17_16),
    .I3(ff_cache3_data_en) 
);
defparam n6007_s20.INIT=16'hCACC;
  LUT4 n6006_s16 (
    .F(n6006_23),
    .I0(ff_cache3_data[6]),
    .I1(w_command_vram_wdata[6]),
    .I2(ff_cache3_address_17_16),
    .I3(ff_cache3_data_en) 
);
defparam n6006_s16.INIT=16'hCACC;
  LUT4 n6004_s16 (
    .F(n6004_23),
    .I0(ff_cache3_data[8]),
    .I1(w_command_vram_wdata[8]),
    .I2(ff_cache3_address_17_16),
    .I3(ff_cache3_data_en) 
);
defparam n6004_s16.INIT=16'hCACC;
  LUT4 n6002_s16 (
    .F(n6002_23),
    .I0(ff_cache3_data[10]),
    .I1(w_command_vram_wdata[10]),
    .I2(ff_cache3_address_17_16),
    .I3(ff_cache3_data_en) 
);
defparam n6002_s16.INIT=16'hCACC;
  LUT4 n6001_s16 (
    .F(n6001_23),
    .I0(ff_cache3_data[11]),
    .I1(w_command_vram_wdata[11]),
    .I2(ff_cache3_address_17_16),
    .I3(ff_cache3_data_en) 
);
defparam n6001_s16.INIT=16'hCACC;
  LUT4 n6000_s18 (
    .F(n6000_26),
    .I0(ff_cache3_data[12]),
    .I1(w_command_vram_wdata[12]),
    .I2(ff_cache3_address_17_16),
    .I3(ff_cache3_data_en) 
);
defparam n6000_s18.INIT=16'hCACC;
  LUT4 n5998_s16 (
    .F(n5998_23),
    .I0(ff_cache3_data[14]),
    .I1(w_command_vram_wdata[14]),
    .I2(ff_cache3_address_17_16),
    .I3(ff_cache3_data_en) 
);
defparam n5998_s16.INIT=16'hCACC;
  LUT4 n5997_s16 (
    .F(n5997_23),
    .I0(ff_cache3_data[15]),
    .I1(w_command_vram_wdata[15]),
    .I2(ff_cache3_address_17_16),
    .I3(ff_cache3_data_en) 
);
defparam n5997_s16.INIT=16'hCACC;
  LUT4 n5996_s16 (
    .F(n5996_23),
    .I0(ff_cache3_data[16]),
    .I1(w_command_vram_wdata[16]),
    .I2(ff_cache3_address_17_16),
    .I3(ff_cache3_data_en) 
);
defparam n5996_s16.INIT=16'hCACC;
  LUT4 n5994_s16 (
    .F(n5994_23),
    .I0(ff_cache3_data[18]),
    .I1(w_command_vram_wdata[18]),
    .I2(ff_cache3_address_17_16),
    .I3(ff_cache3_data_en) 
);
defparam n5994_s16.INIT=16'hCACC;
  LUT4 n5993_s16 (
    .F(n5993_23),
    .I0(ff_cache3_data[19]),
    .I1(w_command_vram_wdata[19]),
    .I2(ff_cache3_address_17_16),
    .I3(ff_cache3_data_en) 
);
defparam n5993_s16.INIT=16'hCACC;
  LUT4 n5992_s16 (
    .F(n5992_23),
    .I0(ff_cache3_data[20]),
    .I1(w_command_vram_wdata[20]),
    .I2(ff_cache3_address_17_16),
    .I3(ff_cache3_data_en) 
);
defparam n5992_s16.INIT=16'hCACC;
  LUT4 n5991_s17 (
    .F(n5991_25),
    .I0(ff_cache3_data[21]),
    .I1(w_command_vram_wdata[21]),
    .I2(ff_cache3_address_17_16),
    .I3(ff_cache3_data_en) 
);
defparam n5991_s17.INIT=16'hCACC;
  LUT4 n5990_s16 (
    .F(n5990_23),
    .I0(ff_cache3_data[22]),
    .I1(w_command_vram_wdata[22]),
    .I2(ff_cache3_address_17_16),
    .I3(ff_cache3_data_en) 
);
defparam n5990_s16.INIT=16'hCACC;
  LUT4 n5987_s17 (
    .F(n5987_25),
    .I0(ff_cache3_data[25]),
    .I1(w_command_vram_wdata[25]),
    .I2(ff_cache3_address_17_16),
    .I3(ff_cache3_data_en) 
);
defparam n5987_s17.INIT=16'hCACC;
  LUT4 n5986_s19 (
    .F(n5986_28),
    .I0(ff_cache3_data[26]),
    .I1(w_command_vram_wdata[26]),
    .I2(ff_cache3_address_17_16),
    .I3(ff_cache3_data_en) 
);
defparam n5986_s19.INIT=16'hCACC;
  LUT4 n5985_s18 (
    .F(n5985_26),
    .I0(ff_cache3_data[27]),
    .I1(w_command_vram_wdata[27]),
    .I2(ff_cache3_address_17_16),
    .I3(ff_cache3_data_en) 
);
defparam n5985_s18.INIT=16'hCACC;
  LUT4 n5982_s20 (
    .F(n5982_28),
    .I0(ff_cache3_data[30]),
    .I1(w_command_vram_wdata[30]),
    .I2(ff_cache3_address_17_16),
    .I3(ff_cache3_data_en) 
);
defparam n5982_s20.INIT=16'hCACC;
  LUT4 n6009_s18 (
    .F(n6009_26),
    .I0(ff_cache3_data[3]),
    .I1(w_command_vram_wdata[3]),
    .I2(ff_cache3_address_17_16),
    .I3(ff_cache3_data_en) 
);
defparam n6009_s18.INIT=16'hCACC;
  LUT4 n6008_s17 (
    .F(n6008_25),
    .I0(ff_cache3_data[4]),
    .I1(w_command_vram_wdata[4]),
    .I2(ff_cache3_address_17_16),
    .I3(ff_cache3_data_en) 
);
defparam n6008_s17.INIT=16'hCACC;
  LUT4 n6005_s17 (
    .F(n6005_24),
    .I0(ff_cache3_data[7]),
    .I1(w_command_vram_wdata[7]),
    .I2(ff_cache3_address_17_16),
    .I3(ff_cache3_data_en) 
);
defparam n6005_s17.INIT=16'hCACC;
  LUT4 n6003_s16 (
    .F(n6003_23),
    .I0(ff_cache3_data[9]),
    .I1(w_command_vram_wdata[9]),
    .I2(ff_cache3_address_17_16),
    .I3(ff_cache3_data_en) 
);
defparam n6003_s16.INIT=16'hCACC;
  LUT4 n5999_s16 (
    .F(n5999_23),
    .I0(ff_cache3_data[13]),
    .I1(w_command_vram_wdata[13]),
    .I2(ff_cache3_address_17_16),
    .I3(ff_cache3_data_en) 
);
defparam n5999_s16.INIT=16'hCACC;
  LUT4 n5995_s18 (
    .F(n5995_26),
    .I0(ff_cache3_data[17]),
    .I1(w_command_vram_wdata[17]),
    .I2(ff_cache3_address_17_16),
    .I3(ff_cache3_data_en) 
);
defparam n5995_s18.INIT=16'hCACC;
  LUT4 n5989_s16 (
    .F(n5989_23),
    .I0(ff_cache3_data[23]),
    .I1(w_command_vram_wdata[23]),
    .I2(ff_cache3_address_17_16),
    .I3(ff_cache3_data_en) 
);
defparam n5989_s16.INIT=16'hCACC;
  LUT4 n5988_s17 (
    .F(n5988_25),
    .I0(ff_cache3_data[24]),
    .I1(w_command_vram_wdata[24]),
    .I2(ff_cache3_address_17_16),
    .I3(ff_cache3_data_en) 
);
defparam n5988_s17.INIT=16'hCACC;
  LUT4 n5984_s17 (
    .F(n5984_24),
    .I0(ff_cache3_data[28]),
    .I1(w_command_vram_wdata[28]),
    .I2(ff_cache3_address_17_16),
    .I3(ff_cache3_data_en) 
);
defparam n5984_s17.INIT=16'hCACC;
  LUT4 n5983_s19 (
    .F(n5983_27),
    .I0(ff_cache3_data[29]),
    .I1(w_command_vram_wdata[29]),
    .I2(ff_cache3_address_17_16),
    .I3(ff_cache3_data_en) 
);
defparam n5983_s19.INIT=16'hCACC;
  LUT4 n5981_s19 (
    .F(n5981_26),
    .I0(ff_cache3_data[31]),
    .I1(w_command_vram_wdata[31]),
    .I2(ff_cache3_address_17_16),
    .I3(ff_cache3_data_en) 
);
defparam n5981_s19.INIT=16'hCACC;
  LUT4 ff_busy_s6 (
    .F(ff_busy_12),
    .I0(ff_cache_vram_write),
    .I1(ff_busy),
    .I2(w_command_vram_valid),
    .I3(ff_cache_vram_valid) 
);
defparam ff_busy_s6.INIT=16'h0100;
  LUT4 n6822_s16 (
    .F(n6822_26),
    .I0(w_command_vram_rdata_en),
    .I1(ff_busy),
    .I2(w_command_vram_valid),
    .I3(ff_cache_vram_valid) 
);
defparam n6822_s16.INIT=16'hA8AA;
  LUT4 n6821_s6 (
    .F(n6821_12),
    .I0(n5966_22),
    .I1(ff_cache0_data_en),
    .I2(ff_start),
    .I3(ff_cache0_data_en_9) 
);
defparam n6821_s6.INIT=16'h0A0C;
  LUT4 ff_cache2_already_read_s12 (
    .F(ff_cache2_already_read_18),
    .I0(ff_cache_vram_write),
    .I1(n6822_24),
    .I2(n5388_7),
    .I3(ff_cache0_already_read_11) 
);
defparam ff_cache2_already_read_s12.INIT=16'hF800;
  LUT4 ff_cache_vram_rdata_7_s7 (
    .F(ff_cache_vram_rdata_7_11),
    .I0(ff_cache_vram_rdata_en_10),
    .I1(ff_busy_12),
    .I2(n6822_26),
    .I3(ff_cache0_already_read_11) 
);
defparam ff_cache_vram_rdata_7_s7.INIT=16'hF800;
  LUT4 ff_cache2_address_17_s11 (
    .F(ff_cache2_address_17_17),
    .I0(n37_3),
    .I1(ff_cache1_data_en),
    .I2(ff_cache1_already_read_18),
    .I3(n5121_10) 
);
defparam ff_cache2_address_17_s11.INIT=16'hB000;
  LUT4 ff_cache0_data_mask_1_s8 (
    .F(ff_cache0_data_mask_1_14),
    .I0(ff_cache0_address_16_18),
    .I1(ff_cache_vram_write),
    .I2(n19_3),
    .I3(ff_cache0_data_en) 
);
defparam ff_cache0_data_mask_1_s8.INIT=16'h0400;
  LUT4 ff_cache3_data_mask_0_s7 (
    .F(ff_cache3_data_mask_0_13),
    .I0(ff_cache3_data_mask_3_19),
    .I1(ff_cache3_data_mask_3_15),
    .I2(n5966_22),
    .I3(ff_cache3_data_mask_0_11) 
);
defparam ff_cache3_data_mask_0_s7.INIT=16'h1F00;
  LUT4 ff_cache3_data_mask_1_s7 (
    .F(ff_cache3_data_mask_1_13),
    .I0(ff_cache3_data_mask_3_19),
    .I1(ff_cache3_data_mask_3_15),
    .I2(n5966_22),
    .I3(ff_cache3_data_mask_1_11) 
);
defparam ff_cache3_data_mask_1_s7.INIT=16'h1F00;
  LUT4 ff_cache3_data_mask_2_s7 (
    .F(ff_cache3_data_mask_2_13),
    .I0(ff_cache3_data_mask_3_19),
    .I1(ff_cache3_data_mask_3_15),
    .I2(n5966_22),
    .I3(ff_cache3_data_mask_2_11) 
);
defparam ff_cache3_data_mask_2_s7.INIT=16'h1F00;
  LUT4 ff_cache3_data_mask_3_s15 (
    .F(ff_cache3_data_mask_3_23),
    .I0(ff_cache3_data_mask_3_19),
    .I1(ff_cache3_data_mask_3_15),
    .I2(n5966_22),
    .I3(ff_cache3_data_mask_3_13) 
);
defparam ff_cache3_data_mask_3_s15.INIT=16'h1F00;
  LUT4 ff_cache0_data_31_s10 (
    .F(ff_cache0_data_31_17),
    .I0(ff_cache0_data_mask[3]),
    .I1(ff_priority[0]),
    .I2(ff_priority[1]),
    .I3(n6822_26) 
);
defparam ff_cache0_data_31_s10.INIT=16'h0200;
  LUT4 ff_cache0_data_23_s9 (
    .F(ff_cache0_data_23_16),
    .I0(ff_cache0_data_mask[2]),
    .I1(ff_priority[0]),
    .I2(ff_priority[1]),
    .I3(n6822_26) 
);
defparam ff_cache0_data_23_s9.INIT=16'h0200;
  LUT4 ff_cache0_data_15_s9 (
    .F(ff_cache0_data_15_16),
    .I0(ff_cache0_data_mask[1]),
    .I1(ff_priority[0]),
    .I2(ff_priority[1]),
    .I3(n6822_26) 
);
defparam ff_cache0_data_15_s9.INIT=16'h0200;
  LUT4 ff_cache0_data_7_s9 (
    .F(ff_cache0_data_7_16),
    .I0(ff_cache0_data_mask[0]),
    .I1(ff_priority[0]),
    .I2(ff_priority[1]),
    .I3(n6822_26) 
);
defparam ff_cache0_data_7_s9.INIT=16'h0200;
  LUT4 n5984_s18 (
    .F(n5984_26),
    .I0(ff_cache_vram_write),
    .I1(ff_busy),
    .I2(w_command_vram_write),
    .I3(n5965_25) 
);
defparam n5984_s18.INIT=16'h00EA;
  LUT4 n5985_s19 (
    .F(n5985_28),
    .I0(ff_cache_vram_write),
    .I1(ff_busy),
    .I2(w_command_vram_write),
    .I3(n5966_22) 
);
defparam n5985_s19.INIT=16'h1500;
  LUT4 ff_cache3_already_read_s10 (
    .F(ff_cache3_already_read_16),
    .I0(ff_cache1_already_read_18),
    .I1(n6822_24),
    .I2(n5388_7),
    .I3(n6822_17) 
);
defparam ff_cache3_already_read_s10.INIT=16'h00F8;
  LUT3 n6013_s23 (
    .F(n6013_30),
    .I0(ff_cache1_already_read_18),
    .I1(n6822_24),
    .I2(n5964_19) 
);
defparam n6013_s23.INIT=8'h80;
  LUT4 ff_busy_s7 (
    .F(ff_busy_14),
    .I0(w_command_vram_valid),
    .I1(ff_busy),
    .I2(w_command_vram_write),
    .I3(n5966_22) 
);
defparam ff_busy_s7.INIT=16'h1500;
  LUT4 n5981_s20 (
    .F(n5981_28),
    .I0(n5981_26),
    .I1(ff_cache_vram_write),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5981_s20.INIT=16'h1000;
  LUT4 n6000_s19 (
    .F(n6000_28),
    .I0(ff_cache_vram_write),
    .I1(ff_priority[0]),
    .I2(ff_priority[1]),
    .I3(n6000_26) 
);
defparam n6000_s19.INIT=16'h0040;
  LUT4 n6821_s8 (
    .F(n6821_16),
    .I0(ff_start),
    .I1(ff_flush_state[2]),
    .I2(ff_flush_state[0]),
    .I3(ff_flush_state[1]) 
);
defparam n6821_s8.INIT=16'h0001;
  LUT4 n5964_s12 (
    .F(n5964_19),
    .I0(ff_cache_vram_write),
    .I1(ff_flush_state[2]),
    .I2(ff_flush_state[0]),
    .I3(ff_flush_state[1]) 
);
defparam n5964_s12.INIT=16'h0001;
  LUT4 ff_cache0_already_read_s13 (
    .F(ff_cache0_already_read_20),
    .I0(w_cache_vram_rdata_en),
    .I1(ff_flush_state[2]),
    .I2(ff_flush_state[0]),
    .I3(ff_flush_state[1]) 
);
defparam ff_cache0_already_read_s13.INIT=16'h0001;
  DFFCE ff_cache0_address_16_s0 (
    .Q(ff_cache0_address[16]),
    .D(n5185_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_15_s0 (
    .Q(ff_cache0_address[15]),
    .D(n5186_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_14_s0 (
    .Q(ff_cache0_address[14]),
    .D(n5187_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_13_s0 (
    .Q(ff_cache0_address[13]),
    .D(n5188_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_12_s0 (
    .Q(ff_cache0_address[12]),
    .D(n5189_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_11_s0 (
    .Q(ff_cache0_address[11]),
    .D(n5190_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_10_s0 (
    .Q(ff_cache0_address[10]),
    .D(n5191_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_9_s0 (
    .Q(ff_cache0_address[9]),
    .D(n5192_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_8_s0 (
    .Q(ff_cache0_address[8]),
    .D(n5193_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_7_s0 (
    .Q(ff_cache0_address[7]),
    .D(n5194_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_6_s0 (
    .Q(ff_cache0_address[6]),
    .D(n5195_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_5_s0 (
    .Q(ff_cache0_address[5]),
    .D(n5196_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_4_s0 (
    .Q(ff_cache0_address[4]),
    .D(n5197_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_3_s0 (
    .Q(ff_cache0_address[3]),
    .D(n5198_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_2_s0 (
    .Q(ff_cache0_address[2]),
    .D(n5199_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_31_s0 (
    .Q(ff_cache0_data[31]),
    .D(n5260_5),
    .CLK(clk85m),
    .CE(ff_cache0_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_30_s0 (
    .Q(ff_cache0_data[30]),
    .D(n5261_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_29_s0 (
    .Q(ff_cache0_data[29]),
    .D(n5262_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_28_s0 (
    .Q(ff_cache0_data[28]),
    .D(n5263_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_27_s0 (
    .Q(ff_cache0_data[27]),
    .D(n5264_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_26_s0 (
    .Q(ff_cache0_data[26]),
    .D(n5265_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_25_s0 (
    .Q(ff_cache0_data[25]),
    .D(n5266_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_24_s0 (
    .Q(ff_cache0_data[24]),
    .D(n5267_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_23_s0 (
    .Q(ff_cache0_data[23]),
    .D(n5268_5),
    .CLK(clk85m),
    .CE(ff_cache0_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_22_s0 (
    .Q(ff_cache0_data[22]),
    .D(n5269_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_21_s0 (
    .Q(ff_cache0_data[21]),
    .D(n5270_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_20_s0 (
    .Q(ff_cache0_data[20]),
    .D(n5271_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_19_s0 (
    .Q(ff_cache0_data[19]),
    .D(n5272_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_18_s0 (
    .Q(ff_cache0_data[18]),
    .D(n5273_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_17_s0 (
    .Q(ff_cache0_data[17]),
    .D(n5274_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_16_s0 (
    .Q(ff_cache0_data[16]),
    .D(n5275_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_15_s0 (
    .Q(ff_cache0_data[15]),
    .D(n5276_5),
    .CLK(clk85m),
    .CE(ff_cache0_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_14_s0 (
    .Q(ff_cache0_data[14]),
    .D(n5277_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_13_s0 (
    .Q(ff_cache0_data[13]),
    .D(n5278_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_12_s0 (
    .Q(ff_cache0_data[12]),
    .D(n5279_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_11_s0 (
    .Q(ff_cache0_data[11]),
    .D(n5280_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_10_s0 (
    .Q(ff_cache0_data[10]),
    .D(n5281_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_9_s0 (
    .Q(ff_cache0_data[9]),
    .D(n5282_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_8_s0 (
    .Q(ff_cache0_data[8]),
    .D(n5283_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_7_s0 (
    .Q(ff_cache0_data[7]),
    .D(n5284_5),
    .CLK(clk85m),
    .CE(ff_cache0_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_6_s0 (
    .Q(ff_cache0_data[6]),
    .D(n5285_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_5_s0 (
    .Q(ff_cache0_data[5]),
    .D(n5286_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_4_s0 (
    .Q(ff_cache0_data[4]),
    .D(n5287_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_3_s0 (
    .Q(ff_cache0_data[3]),
    .D(n5288_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_2_s0 (
    .Q(ff_cache0_data[2]),
    .D(n5289_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_1_s0 (
    .Q(ff_cache0_data[1]),
    .D(n5290_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_0_s0 (
    .Q(ff_cache0_data[0]),
    .D(n5291_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_7_10),
    .CLEAR(n36_6) 
);
  DFFPE ff_cache0_data_mask_2_s0 (
    .Q(ff_cache0_data_mask[2]),
    .D(n5733_10),
    .CLK(clk85m),
    .CE(ff_cache0_data_mask_2_11),
    .PRESET(n36_6) 
);
  DFFPE ff_cache0_data_mask_1_s0 (
    .Q(ff_cache0_data_mask[1]),
    .D(n5734_10),
    .CLK(clk85m),
    .CE(ff_cache0_data_mask_1_10),
    .PRESET(n36_6) 
);
  DFFPE ff_cache0_data_mask_0_s0 (
    .Q(ff_cache0_data_mask[0]),
    .D(n5735_11),
    .CLK(clk85m),
    .CE(ff_cache0_data_mask_0_10),
    .PRESET(n36_6) 
);
  DFFCE ff_cache0_already_read_s0 (
    .Q(ff_cache0_already_read),
    .D(n5388_7),
    .CLK(clk85m),
    .CE(ff_cache0_already_read_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_17_s0 (
    .Q(ff_cache1_address[17]),
    .D(n5184_5),
    .CLK(clk85m),
    .CE(ff_cache1_address_17_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_16_s0 (
    .Q(ff_cache1_address[16]),
    .D(n5185_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_17_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_15_s0 (
    .Q(ff_cache1_address[15]),
    .D(n5186_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_17_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_14_s0 (
    .Q(ff_cache1_address[14]),
    .D(n5187_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_17_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_13_s0 (
    .Q(ff_cache1_address[13]),
    .D(n5188_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_17_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_12_s0 (
    .Q(ff_cache1_address[12]),
    .D(n5189_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_17_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_11_s0 (
    .Q(ff_cache1_address[11]),
    .D(n5190_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_17_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_10_s0 (
    .Q(ff_cache1_address[10]),
    .D(n5191_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_17_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_9_s0 (
    .Q(ff_cache1_address[9]),
    .D(n5192_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_17_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_8_s0 (
    .Q(ff_cache1_address[8]),
    .D(n5193_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_17_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_7_s0 (
    .Q(ff_cache1_address[7]),
    .D(n5194_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_17_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_6_s0 (
    .Q(ff_cache1_address[6]),
    .D(n5195_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_17_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_5_s0 (
    .Q(ff_cache1_address[5]),
    .D(n5196_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_17_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_4_s0 (
    .Q(ff_cache1_address[4]),
    .D(n5197_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_17_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_3_s0 (
    .Q(ff_cache1_address[3]),
    .D(n5198_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_17_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_2_s0 (
    .Q(ff_cache1_address[2]),
    .D(n5199_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_17_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_31_s0 (
    .Q(ff_cache1_data[31]),
    .D(n5260_5),
    .CLK(clk85m),
    .CE(ff_cache1_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_30_s0 (
    .Q(ff_cache1_data[30]),
    .D(n5261_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_29_s0 (
    .Q(ff_cache1_data[29]),
    .D(n5262_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_28_s0 (
    .Q(ff_cache1_data[28]),
    .D(n5263_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_27_s0 (
    .Q(ff_cache1_data[27]),
    .D(n5264_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_26_s0 (
    .Q(ff_cache1_data[26]),
    .D(n5265_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_25_s0 (
    .Q(ff_cache1_data[25]),
    .D(n5266_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_24_s0 (
    .Q(ff_cache1_data[24]),
    .D(n5267_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_23_s0 (
    .Q(ff_cache1_data[23]),
    .D(n5268_5),
    .CLK(clk85m),
    .CE(ff_cache1_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_22_s0 (
    .Q(ff_cache1_data[22]),
    .D(n5269_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_21_s0 (
    .Q(ff_cache1_data[21]),
    .D(n5270_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_20_s0 (
    .Q(ff_cache1_data[20]),
    .D(n5271_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_19_s0 (
    .Q(ff_cache1_data[19]),
    .D(n5272_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_18_s0 (
    .Q(ff_cache1_data[18]),
    .D(n5273_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_17_s0 (
    .Q(ff_cache1_data[17]),
    .D(n5274_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_16_s0 (
    .Q(ff_cache1_data[16]),
    .D(n5275_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_15_s0 (
    .Q(ff_cache1_data[15]),
    .D(n5276_5),
    .CLK(clk85m),
    .CE(ff_cache1_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_14_s0 (
    .Q(ff_cache1_data[14]),
    .D(n5277_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_13_s0 (
    .Q(ff_cache1_data[13]),
    .D(n5278_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_12_s0 (
    .Q(ff_cache1_data[12]),
    .D(n5279_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_11_s0 (
    .Q(ff_cache1_data[11]),
    .D(n5280_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_10_s0 (
    .Q(ff_cache1_data[10]),
    .D(n5281_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_9_s0 (
    .Q(ff_cache1_data[9]),
    .D(n5282_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_8_s0 (
    .Q(ff_cache1_data[8]),
    .D(n5283_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_7_s0 (
    .Q(ff_cache1_data[7]),
    .D(n5284_5),
    .CLK(clk85m),
    .CE(ff_cache1_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_6_s0 (
    .Q(ff_cache1_data[6]),
    .D(n5285_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_5_s0 (
    .Q(ff_cache1_data[5]),
    .D(n5286_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_4_s0 (
    .Q(ff_cache1_data[4]),
    .D(n5287_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_3_s0 (
    .Q(ff_cache1_data[3]),
    .D(n5288_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_2_s0 (
    .Q(ff_cache1_data[2]),
    .D(n5289_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_1_s0 (
    .Q(ff_cache1_data[1]),
    .D(n5290_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_0_s0 (
    .Q(ff_cache1_data[0]),
    .D(n5291_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_7_10),
    .CLEAR(n36_6) 
);
  DFFPE ff_cache1_data_mask_3_s0 (
    .Q(ff_cache1_data_mask[3]),
    .D(n5740_11),
    .CLK(clk85m),
    .CE(ff_cache1_data_mask_3_12),
    .PRESET(n36_6) 
);
  DFFPE ff_cache1_data_mask_2_s0 (
    .Q(ff_cache1_data_mask[2]),
    .D(n5741_11),
    .CLK(clk85m),
    .CE(ff_cache1_data_mask_2_11),
    .PRESET(n36_6) 
);
  DFFPE ff_cache1_data_mask_1_s0 (
    .Q(ff_cache1_data_mask[1]),
    .D(n5742_11),
    .CLK(clk85m),
    .CE(ff_cache1_data_mask_1_11),
    .PRESET(n36_6) 
);
  DFFPE ff_cache1_data_mask_0_s0 (
    .Q(ff_cache1_data_mask[0]),
    .D(n5743_11),
    .CLK(clk85m),
    .CE(ff_cache1_data_mask_0_11),
    .PRESET(n36_6) 
);
  DFFCE ff_cache1_already_read_s0 (
    .Q(ff_cache1_already_read),
    .D(n5388_7),
    .CLK(clk85m),
    .CE(ff_cache1_already_read_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_17_s0 (
    .Q(ff_cache2_address[17]),
    .D(n5184_5),
    .CLK(clk85m),
    .CE(ff_cache2_address_17_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_16_s0 (
    .Q(ff_cache2_address[16]),
    .D(n5185_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_17_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_15_s0 (
    .Q(ff_cache2_address[15]),
    .D(n5186_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_17_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_14_s0 (
    .Q(ff_cache2_address[14]),
    .D(n5187_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_17_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_13_s0 (
    .Q(ff_cache2_address[13]),
    .D(n5188_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_17_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_12_s0 (
    .Q(ff_cache2_address[12]),
    .D(n5189_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_17_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_11_s0 (
    .Q(ff_cache2_address[11]),
    .D(n5190_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_17_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_10_s0 (
    .Q(ff_cache2_address[10]),
    .D(n5191_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_17_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_9_s0 (
    .Q(ff_cache2_address[9]),
    .D(n5192_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_17_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_8_s0 (
    .Q(ff_cache2_address[8]),
    .D(n5193_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_17_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_7_s0 (
    .Q(ff_cache2_address[7]),
    .D(n5194_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_17_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_6_s0 (
    .Q(ff_cache2_address[6]),
    .D(n5195_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_17_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_5_s0 (
    .Q(ff_cache2_address[5]),
    .D(n5196_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_17_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_4_s0 (
    .Q(ff_cache2_address[4]),
    .D(n5197_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_17_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_3_s0 (
    .Q(ff_cache2_address[3]),
    .D(n5198_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_17_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_2_s0 (
    .Q(ff_cache2_address[2]),
    .D(n5199_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_17_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_31_s0 (
    .Q(ff_cache2_data[31]),
    .D(n5260_5),
    .CLK(clk85m),
    .CE(ff_cache2_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_30_s0 (
    .Q(ff_cache2_data[30]),
    .D(n5261_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_29_s0 (
    .Q(ff_cache2_data[29]),
    .D(n5262_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_28_s0 (
    .Q(ff_cache2_data[28]),
    .D(n5263_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_27_s0 (
    .Q(ff_cache2_data[27]),
    .D(n5264_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_26_s0 (
    .Q(ff_cache2_data[26]),
    .D(n5265_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_25_s0 (
    .Q(ff_cache2_data[25]),
    .D(n5266_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_24_s0 (
    .Q(ff_cache2_data[24]),
    .D(n5267_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_23_s0 (
    .Q(ff_cache2_data[23]),
    .D(n5268_5),
    .CLK(clk85m),
    .CE(ff_cache2_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_22_s0 (
    .Q(ff_cache2_data[22]),
    .D(n5269_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_21_s0 (
    .Q(ff_cache2_data[21]),
    .D(n5270_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_20_s0 (
    .Q(ff_cache2_data[20]),
    .D(n5271_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_19_s0 (
    .Q(ff_cache2_data[19]),
    .D(n5272_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_18_s0 (
    .Q(ff_cache2_data[18]),
    .D(n5273_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_17_s0 (
    .Q(ff_cache2_data[17]),
    .D(n5274_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_16_s0 (
    .Q(ff_cache2_data[16]),
    .D(n5275_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_15_s0 (
    .Q(ff_cache2_data[15]),
    .D(n5276_5),
    .CLK(clk85m),
    .CE(ff_cache2_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_14_s0 (
    .Q(ff_cache2_data[14]),
    .D(n5277_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_13_s0 (
    .Q(ff_cache2_data[13]),
    .D(n5278_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_12_s0 (
    .Q(ff_cache2_data[12]),
    .D(n5279_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_11_s0 (
    .Q(ff_cache2_data[11]),
    .D(n5280_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_10_s0 (
    .Q(ff_cache2_data[10]),
    .D(n5281_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_9_s0 (
    .Q(ff_cache2_data[9]),
    .D(n5282_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_8_s0 (
    .Q(ff_cache2_data[8]),
    .D(n5283_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_7_s0 (
    .Q(ff_cache2_data[7]),
    .D(n5284_5),
    .CLK(clk85m),
    .CE(ff_cache2_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_6_s0 (
    .Q(ff_cache2_data[6]),
    .D(n5285_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_5_s0 (
    .Q(ff_cache2_data[5]),
    .D(n5286_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_4_s0 (
    .Q(ff_cache2_data[4]),
    .D(n5287_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_3_s0 (
    .Q(ff_cache2_data[3]),
    .D(n5288_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_2_s0 (
    .Q(ff_cache2_data[2]),
    .D(n5289_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_1_s0 (
    .Q(ff_cache2_data[1]),
    .D(n5290_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_0_s0 (
    .Q(ff_cache2_data[0]),
    .D(n5291_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_7_10),
    .CLEAR(n36_6) 
);
  DFFPE ff_cache2_data_mask_3_s0 (
    .Q(ff_cache2_data_mask[3]),
    .D(n5745_11),
    .CLK(clk85m),
    .CE(ff_cache2_data_mask_3_12),
    .PRESET(n36_6) 
);
  DFFPE ff_cache2_data_mask_2_s0 (
    .Q(ff_cache2_data_mask[2]),
    .D(n5746_11),
    .CLK(clk85m),
    .CE(ff_cache2_data_mask_2_11),
    .PRESET(n36_6) 
);
  DFFPE ff_cache2_data_mask_1_s0 (
    .Q(ff_cache2_data_mask[1]),
    .D(n5747_11),
    .CLK(clk85m),
    .CE(ff_cache2_data_mask_1_11),
    .PRESET(n36_6) 
);
  DFFPE ff_cache2_data_mask_0_s0 (
    .Q(ff_cache2_data_mask[0]),
    .D(n5748_11),
    .CLK(clk85m),
    .CE(ff_cache2_data_mask_0_11),
    .PRESET(n36_6) 
);
  DFFCE ff_cache2_already_read_s0 (
    .Q(ff_cache2_already_read),
    .D(n5388_7),
    .CLK(clk85m),
    .CE(ff_cache2_already_read_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_17_s0 (
    .Q(ff_cache3_address[17]),
    .D(n5184_5),
    .CLK(clk85m),
    .CE(ff_cache3_address_17_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_16_s0 (
    .Q(ff_cache3_address[16]),
    .D(n5185_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_17_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_15_s0 (
    .Q(ff_cache3_address[15]),
    .D(n5186_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_17_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_14_s0 (
    .Q(ff_cache3_address[14]),
    .D(n5187_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_17_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_13_s0 (
    .Q(ff_cache3_address[13]),
    .D(n5188_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_17_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_12_s0 (
    .Q(ff_cache3_address[12]),
    .D(n5189_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_17_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_11_s0 (
    .Q(ff_cache3_address[11]),
    .D(n5190_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_17_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_10_s0 (
    .Q(ff_cache3_address[10]),
    .D(n5191_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_17_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_9_s0 (
    .Q(ff_cache3_address[9]),
    .D(n5192_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_17_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_8_s0 (
    .Q(ff_cache3_address[8]),
    .D(n5193_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_17_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_7_s0 (
    .Q(ff_cache3_address[7]),
    .D(n5194_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_17_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_6_s0 (
    .Q(ff_cache3_address[6]),
    .D(n5195_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_17_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_5_s0 (
    .Q(ff_cache3_address[5]),
    .D(n5196_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_17_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_4_s0 (
    .Q(ff_cache3_address[4]),
    .D(n5197_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_17_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_3_s0 (
    .Q(ff_cache3_address[3]),
    .D(n5198_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_17_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_2_s0 (
    .Q(ff_cache3_address[2]),
    .D(n5199_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_17_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_31_s0 (
    .Q(ff_cache3_data[31]),
    .D(n5260_5),
    .CLK(clk85m),
    .CE(ff_cache3_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_30_s0 (
    .Q(ff_cache3_data[30]),
    .D(n5261_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_29_s0 (
    .Q(ff_cache3_data[29]),
    .D(n5262_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_28_s0 (
    .Q(ff_cache3_data[28]),
    .D(n5263_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_27_s0 (
    .Q(ff_cache3_data[27]),
    .D(n5264_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_26_s0 (
    .Q(ff_cache3_data[26]),
    .D(n5265_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_25_s0 (
    .Q(ff_cache3_data[25]),
    .D(n5266_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_24_s0 (
    .Q(ff_cache3_data[24]),
    .D(n5267_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_23_s0 (
    .Q(ff_cache3_data[23]),
    .D(n5268_5),
    .CLK(clk85m),
    .CE(ff_cache3_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_22_s0 (
    .Q(ff_cache3_data[22]),
    .D(n5269_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_21_s0 (
    .Q(ff_cache3_data[21]),
    .D(n5270_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_20_s0 (
    .Q(ff_cache3_data[20]),
    .D(n5271_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_19_s0 (
    .Q(ff_cache3_data[19]),
    .D(n5272_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_18_s0 (
    .Q(ff_cache3_data[18]),
    .D(n5273_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_17_s0 (
    .Q(ff_cache3_data[17]),
    .D(n5274_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_16_s0 (
    .Q(ff_cache3_data[16]),
    .D(n5275_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_15_s0 (
    .Q(ff_cache3_data[15]),
    .D(n5276_5),
    .CLK(clk85m),
    .CE(ff_cache3_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_14_s0 (
    .Q(ff_cache3_data[14]),
    .D(n5277_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_13_s0 (
    .Q(ff_cache3_data[13]),
    .D(n5278_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_12_s0 (
    .Q(ff_cache3_data[12]),
    .D(n5279_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_11_s0 (
    .Q(ff_cache3_data[11]),
    .D(n5280_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_10_s0 (
    .Q(ff_cache3_data[10]),
    .D(n5281_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_9_s0 (
    .Q(ff_cache3_data[9]),
    .D(n5282_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_8_s0 (
    .Q(ff_cache3_data[8]),
    .D(n5283_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_7_s0 (
    .Q(ff_cache3_data[7]),
    .D(n5284_5),
    .CLK(clk85m),
    .CE(ff_cache3_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_6_s0 (
    .Q(ff_cache3_data[6]),
    .D(n5285_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_5_s0 (
    .Q(ff_cache3_data[5]),
    .D(n5286_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_4_s0 (
    .Q(ff_cache3_data[4]),
    .D(n5287_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_3_s0 (
    .Q(ff_cache3_data[3]),
    .D(n5288_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_2_s0 (
    .Q(ff_cache3_data[2]),
    .D(n5289_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_1_s0 (
    .Q(ff_cache3_data[1]),
    .D(n5290_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_0_s0 (
    .Q(ff_cache3_data[0]),
    .D(n5291_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_7_10),
    .CLEAR(n36_6) 
);
  DFFPE ff_cache3_data_mask_3_s0 (
    .Q(ff_cache3_data_mask[3]),
    .D(n5750_11),
    .CLK(clk85m),
    .CE(ff_cache3_data_mask_3_23),
    .PRESET(n36_6) 
);
  DFFPE ff_cache3_data_mask_2_s0 (
    .Q(ff_cache3_data_mask[2]),
    .D(n5751_11),
    .CLK(clk85m),
    .CE(ff_cache3_data_mask_2_13),
    .PRESET(n36_6) 
);
  DFFPE ff_cache3_data_mask_1_s0 (
    .Q(ff_cache3_data_mask[1]),
    .D(n5752_10),
    .CLK(clk85m),
    .CE(ff_cache3_data_mask_1_13),
    .PRESET(n36_6) 
);
  DFFPE ff_cache3_data_mask_0_s0 (
    .Q(ff_cache3_data_mask[0]),
    .D(n5753_12),
    .CLK(clk85m),
    .CE(ff_cache3_data_mask_0_13),
    .PRESET(n36_6) 
);
  DFFCE ff_cache3_already_read_s0 (
    .Q(ff_cache3_already_read),
    .D(n5388_7),
    .CLK(clk85m),
    .CE(ff_cache3_already_read_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_17_s0 (
    .Q(w_command_vram_address[17]),
    .D(n5965_9),
    .CLK(clk85m),
    .CE(ff_vram_address_17_18),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_16_s0 (
    .Q(w_command_vram_address[16]),
    .D(n5966_9),
    .CLK(clk85m),
    .CE(ff_vram_address_17_18),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_15_s0 (
    .Q(w_command_vram_address[15]),
    .D(n5967_9),
    .CLK(clk85m),
    .CE(ff_vram_address_17_18),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_14_s0 (
    .Q(w_command_vram_address[14]),
    .D(n5968_9),
    .CLK(clk85m),
    .CE(ff_vram_address_17_18),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_13_s0 (
    .Q(w_command_vram_address[13]),
    .D(n5969_9),
    .CLK(clk85m),
    .CE(ff_vram_address_17_18),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_12_s0 (
    .Q(w_command_vram_address[12]),
    .D(n5970_9),
    .CLK(clk85m),
    .CE(ff_vram_address_17_18),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_11_s0 (
    .Q(w_command_vram_address[11]),
    .D(n5971_9),
    .CLK(clk85m),
    .CE(ff_vram_address_17_18),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_10_s0 (
    .Q(w_command_vram_address[10]),
    .D(n5972_9),
    .CLK(clk85m),
    .CE(ff_vram_address_17_18),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_9_s0 (
    .Q(w_command_vram_address[9]),
    .D(n5973_9),
    .CLK(clk85m),
    .CE(ff_vram_address_17_18),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_8_s0 (
    .Q(w_command_vram_address[8]),
    .D(n5974_9),
    .CLK(clk85m),
    .CE(ff_vram_address_17_18),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_7_s0 (
    .Q(w_command_vram_address[7]),
    .D(n5975_9),
    .CLK(clk85m),
    .CE(ff_vram_address_17_18),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_6_s0 (
    .Q(w_command_vram_address[6]),
    .D(n5976_9),
    .CLK(clk85m),
    .CE(ff_vram_address_17_18),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_5_s0 (
    .Q(w_command_vram_address[5]),
    .D(n5977_9),
    .CLK(clk85m),
    .CE(ff_vram_address_17_18),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_4_s0 (
    .Q(w_command_vram_address[4]),
    .D(n5978_9),
    .CLK(clk85m),
    .CE(ff_vram_address_17_18),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_3_s0 (
    .Q(w_command_vram_address[3]),
    .D(n5979_9),
    .CLK(clk85m),
    .CE(ff_vram_address_17_18),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_2_s0 (
    .Q(w_command_vram_address[2]),
    .D(n5980_9),
    .CLK(clk85m),
    .CE(ff_vram_address_17_18),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_write_s0 (
    .Q(w_command_vram_write),
    .D(n5964_9),
    .CLK(clk85m),
    .CE(ff_vram_address_17_12),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_31_s0 (
    .Q(w_command_vram_wdata[31]),
    .D(n5981_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_30_s0 (
    .Q(w_command_vram_wdata[30]),
    .D(n5982_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_29_s0 (
    .Q(w_command_vram_wdata[29]),
    .D(n5983_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_28_s0 (
    .Q(w_command_vram_wdata[28]),
    .D(n5984_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_27_s0 (
    .Q(w_command_vram_wdata[27]),
    .D(n5985_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_26_s0 (
    .Q(w_command_vram_wdata[26]),
    .D(n5986_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_25_s0 (
    .Q(w_command_vram_wdata[25]),
    .D(n5987_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_24_s0 (
    .Q(w_command_vram_wdata[24]),
    .D(n5988_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_23_s0 (
    .Q(w_command_vram_wdata[23]),
    .D(n5989_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_22_s0 (
    .Q(w_command_vram_wdata[22]),
    .D(n5990_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_21_s0 (
    .Q(w_command_vram_wdata[21]),
    .D(n5991_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_20_s0 (
    .Q(w_command_vram_wdata[20]),
    .D(n5992_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_19_s0 (
    .Q(w_command_vram_wdata[19]),
    .D(n5993_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_18_s0 (
    .Q(w_command_vram_wdata[18]),
    .D(n5994_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_17_s0 (
    .Q(w_command_vram_wdata[17]),
    .D(n5995_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_16_s0 (
    .Q(w_command_vram_wdata[16]),
    .D(n5996_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_15_s0 (
    .Q(w_command_vram_wdata[15]),
    .D(n5997_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_14_s0 (
    .Q(w_command_vram_wdata[14]),
    .D(n5998_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_13_s0 (
    .Q(w_command_vram_wdata[13]),
    .D(n5999_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_12_s0 (
    .Q(w_command_vram_wdata[12]),
    .D(n6000_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_11_s0 (
    .Q(w_command_vram_wdata[11]),
    .D(n6001_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_10_s0 (
    .Q(w_command_vram_wdata[10]),
    .D(n6002_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_9_s0 (
    .Q(w_command_vram_wdata[9]),
    .D(n6003_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_8_s0 (
    .Q(w_command_vram_wdata[8]),
    .D(n6004_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_7_s0 (
    .Q(w_command_vram_wdata[7]),
    .D(n6005_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_6_s0 (
    .Q(w_command_vram_wdata[6]),
    .D(n6006_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_5_s0 (
    .Q(w_command_vram_wdata[5]),
    .D(n6007_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_4_s0 (
    .Q(w_command_vram_wdata[4]),
    .D(n6008_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_3_s0 (
    .Q(w_command_vram_wdata[3]),
    .D(n6009_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_2_s0 (
    .Q(w_command_vram_wdata[2]),
    .D(n6010_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_1_s0 (
    .Q(w_command_vram_wdata[1]),
    .D(n6011_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_0_s0 (
    .Q(w_command_vram_wdata[0]),
    .D(n6012_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_10),
    .CLEAR(n36_6) 
);
  DFFPE ff_vram_data_mask_3_s0 (
    .Q(w_command_vram_wdata_mask[3]),
    .D(n6013_26),
    .CLK(clk85m),
    .CE(ff_vram_address_17_18),
    .PRESET(n36_6) 
);
  DFFPE ff_vram_data_mask_2_s0 (
    .Q(w_command_vram_wdata_mask[2]),
    .D(n6014_9),
    .CLK(clk85m),
    .CE(ff_vram_address_17_18),
    .PRESET(n36_6) 
);
  DFFPE ff_vram_data_mask_1_s0 (
    .Q(w_command_vram_wdata_mask[1]),
    .D(n6015_21),
    .CLK(clk85m),
    .CE(ff_vram_address_17_18),
    .PRESET(n36_6) 
);
  DFFPE ff_vram_data_mask_0_s0 (
    .Q(w_command_vram_wdata_mask[0]),
    .D(n6016_24),
    .CLK(clk85m),
    .CE(ff_vram_address_17_18),
    .PRESET(n36_6) 
);
  DFFCE ff_cache_vram_rdata_7_s0 (
    .Q(w_cache_vram_rdata[7]),
    .D(n5114_6),
    .CLK(clk85m),
    .CE(ff_cache_vram_rdata_7_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_rdata_6_s0 (
    .Q(w_cache_vram_rdata[6]),
    .D(n5115_5),
    .CLK(clk85m),
    .CE(ff_cache_vram_rdata_7_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_rdata_5_s0 (
    .Q(w_cache_vram_rdata[5]),
    .D(n5116_5),
    .CLK(clk85m),
    .CE(ff_cache_vram_rdata_7_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_rdata_4_s0 (
    .Q(w_cache_vram_rdata[4]),
    .D(n5117_5),
    .CLK(clk85m),
    .CE(ff_cache_vram_rdata_7_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_rdata_3_s0 (
    .Q(w_cache_vram_rdata[3]),
    .D(n5118_5),
    .CLK(clk85m),
    .CE(ff_cache_vram_rdata_7_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_rdata_2_s0 (
    .Q(w_cache_vram_rdata[2]),
    .D(n5119_5),
    .CLK(clk85m),
    .CE(ff_cache_vram_rdata_7_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_rdata_1_s0 (
    .Q(w_cache_vram_rdata[1]),
    .D(n5120_5),
    .CLK(clk85m),
    .CE(ff_cache_vram_rdata_7_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_rdata_0_s0 (
    .Q(w_cache_vram_rdata[0]),
    .D(n5121_5),
    .CLK(clk85m),
    .CE(ff_cache_vram_rdata_7_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_rdata_en_s0 (
    .Q(w_cache_vram_rdata_en),
    .D(n5122_8),
    .CLK(clk85m),
    .CE(ff_cache_vram_rdata_en_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_17_s0 (
    .Q(ff_cache0_address[17]),
    .D(n5184_5),
    .CLK(clk85m),
    .CE(ff_cache0_address_16_10),
    .CLEAR(n36_6) 
);
  DFFPE ff_cache0_data_mask_3_s0 (
    .Q(ff_cache0_data_mask[3]),
    .D(n5732_10),
    .CLK(clk85m),
    .CE(ff_cache0_data_mask_3_10),
    .PRESET(n36_6) 
);
  DFFCE ff_flush_state_2_s1 (
    .Q(ff_flush_state[2]),
    .D(n6533_10),
    .CLK(clk85m),
    .CE(ff_flush_state_1_7),
    .CLEAR(n36_6) 
);
defparam ff_flush_state_2_s1.INIT=1'b0;
  DFFCE ff_flush_state_1_s1 (
    .Q(ff_flush_state[1]),
    .D(n6308_10),
    .CLK(clk85m),
    .CE(ff_flush_state_1_7),
    .CLEAR(n36_6) 
);
defparam ff_flush_state_1_s1.INIT=1'b0;
  DFFCE ff_flush_state_0_s1 (
    .Q(ff_flush_state[0]),
    .D(n6535_8),
    .CLK(clk85m),
    .CE(ff_flush_state_1_7),
    .CLEAR(n36_6) 
);
defparam ff_flush_state_0_s1.INIT=1'b0;
  DFFCE ff_cache1_data_en_s1 (
    .Q(ff_cache1_data_en),
    .D(n6821_16),
    .CLK(clk85m),
    .CE(ff_cache1_data_en_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_en_s1 (
    .Q(ff_cache2_data_en),
    .D(n6821_16),
    .CLK(clk85m),
    .CE(ff_cache2_data_en_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_en_s1 (
    .Q(ff_cache3_data_en),
    .D(n6821_16),
    .CLK(clk85m),
    .CE(ff_cache3_data_en_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_priority_1_s1 (
    .Q(ff_priority[1]),
    .D(n6822_10),
    .CLK(clk85m),
    .CE(n6823_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_priority_0_s1 (
    .Q(ff_priority[0]),
    .D(n6823_9),
    .CLK(clk85m),
    .CE(n6823_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_valid_s1 (
    .Q(w_command_vram_valid),
    .D(n6824_11),
    .CLK(clk85m),
    .CE(ff_vram_valid_7),
    .CLEAR(n36_6) 
);
  DFFPE ff_busy_s1 (
    .Q(ff_busy),
    .D(n6826_9),
    .CLK(clk85m),
    .CE(ff_busy_8),
    .PRESET(n36_6) 
);
  DFFC ff_cache0_data_en_s6 (
    .Q(ff_cache0_data_en),
    .D(n6821_12),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_cache0_data_en_s6.INIT=1'b0;
  ALU n4_s0 (
    .SUM(n4_1_SUM),
    .COUT(n4_3),
    .I0(ff_cache0_address[2]),
    .I1(ff_cache_vram_address[2]),
    .I3(GND),
    .CIN(GND) 
);
defparam n4_s0.ALU_MODE=3;
  ALU n5_s0 (
    .SUM(n5_1_SUM),
    .COUT(n5_3),
    .I0(ff_cache0_address[3]),
    .I1(ff_cache_vram_address[3]),
    .I3(GND),
    .CIN(n4_3) 
);
defparam n5_s0.ALU_MODE=3;
  ALU n6_s0 (
    .SUM(n6_1_SUM),
    .COUT(n6_3),
    .I0(ff_cache0_address[4]),
    .I1(ff_cache_vram_address[4]),
    .I3(GND),
    .CIN(n5_3) 
);
defparam n6_s0.ALU_MODE=3;
  ALU n7_s0 (
    .SUM(n7_1_SUM),
    .COUT(n7_3),
    .I0(ff_cache0_address[5]),
    .I1(ff_cache_vram_address[5]),
    .I3(GND),
    .CIN(n6_3) 
);
defparam n7_s0.ALU_MODE=3;
  ALU n8_s0 (
    .SUM(n8_1_SUM),
    .COUT(n8_3),
    .I0(ff_cache0_address[6]),
    .I1(ff_cache_vram_address[6]),
    .I3(GND),
    .CIN(n7_3) 
);
defparam n8_s0.ALU_MODE=3;
  ALU n9_s0 (
    .SUM(n9_1_SUM),
    .COUT(n9_3),
    .I0(ff_cache0_address[7]),
    .I1(ff_cache_vram_address[7]),
    .I3(GND),
    .CIN(n8_3) 
);
defparam n9_s0.ALU_MODE=3;
  ALU n10_s0 (
    .SUM(n10_1_SUM),
    .COUT(n10_3),
    .I0(ff_cache0_address[8]),
    .I1(ff_cache_vram_address[8]),
    .I3(GND),
    .CIN(n9_3) 
);
defparam n10_s0.ALU_MODE=3;
  ALU n11_s0 (
    .SUM(n11_1_SUM),
    .COUT(n11_3),
    .I0(ff_cache0_address[9]),
    .I1(ff_cache_vram_address[9]),
    .I3(GND),
    .CIN(n10_3) 
);
defparam n11_s0.ALU_MODE=3;
  ALU n12_s0 (
    .SUM(n12_1_SUM),
    .COUT(n12_3),
    .I0(ff_cache0_address[10]),
    .I1(ff_cache_vram_address[10]),
    .I3(GND),
    .CIN(n11_3) 
);
defparam n12_s0.ALU_MODE=3;
  ALU n13_s0 (
    .SUM(n13_1_SUM),
    .COUT(n13_3),
    .I0(ff_cache0_address[11]),
    .I1(ff_cache_vram_address[11]),
    .I3(GND),
    .CIN(n12_3) 
);
defparam n13_s0.ALU_MODE=3;
  ALU n14_s0 (
    .SUM(n14_1_SUM),
    .COUT(n14_3),
    .I0(ff_cache0_address[12]),
    .I1(ff_cache_vram_address[12]),
    .I3(GND),
    .CIN(n13_3) 
);
defparam n14_s0.ALU_MODE=3;
  ALU n15_s0 (
    .SUM(n15_1_SUM),
    .COUT(n15_3),
    .I0(ff_cache0_address[13]),
    .I1(ff_cache_vram_address[13]),
    .I3(GND),
    .CIN(n14_3) 
);
defparam n15_s0.ALU_MODE=3;
  ALU n16_s0 (
    .SUM(n16_1_SUM),
    .COUT(n16_3),
    .I0(ff_cache0_address[14]),
    .I1(ff_cache_vram_address[14]),
    .I3(GND),
    .CIN(n15_3) 
);
defparam n16_s0.ALU_MODE=3;
  ALU n17_s0 (
    .SUM(n17_1_SUM),
    .COUT(n17_3),
    .I0(ff_cache0_address[15]),
    .I1(ff_cache_vram_address[15]),
    .I3(GND),
    .CIN(n16_3) 
);
defparam n17_s0.ALU_MODE=3;
  ALU n18_s0 (
    .SUM(n18_1_SUM),
    .COUT(n18_3),
    .I0(ff_cache0_address[16]),
    .I1(ff_cache_vram_address[16]),
    .I3(GND),
    .CIN(n17_3) 
);
defparam n18_s0.ALU_MODE=3;
  ALU n19_s0 (
    .SUM(n19_1_SUM),
    .COUT(n19_3),
    .I0(ff_cache0_address[17]),
    .I1(ff_cache_vram_address[17]),
    .I3(GND),
    .CIN(n18_3) 
);
defparam n19_s0.ALU_MODE=3;
  ALU n22_s0 (
    .SUM(n22_1_SUM),
    .COUT(n22_3),
    .I0(ff_cache1_address[2]),
    .I1(ff_cache_vram_address[2]),
    .I3(GND),
    .CIN(GND) 
);
defparam n22_s0.ALU_MODE=3;
  ALU n23_s0 (
    .SUM(n23_1_SUM),
    .COUT(n23_3),
    .I0(ff_cache1_address[3]),
    .I1(ff_cache_vram_address[3]),
    .I3(GND),
    .CIN(n22_3) 
);
defparam n23_s0.ALU_MODE=3;
  ALU n24_s0 (
    .SUM(n24_1_SUM),
    .COUT(n24_3),
    .I0(ff_cache1_address[4]),
    .I1(ff_cache_vram_address[4]),
    .I3(GND),
    .CIN(n23_3) 
);
defparam n24_s0.ALU_MODE=3;
  ALU n25_s0 (
    .SUM(n25_1_SUM),
    .COUT(n25_3),
    .I0(ff_cache1_address[5]),
    .I1(ff_cache_vram_address[5]),
    .I3(GND),
    .CIN(n24_3) 
);
defparam n25_s0.ALU_MODE=3;
  ALU n26_s0 (
    .SUM(n26_1_SUM),
    .COUT(n26_3),
    .I0(ff_cache1_address[6]),
    .I1(ff_cache_vram_address[6]),
    .I3(GND),
    .CIN(n25_3) 
);
defparam n26_s0.ALU_MODE=3;
  ALU n27_s0 (
    .SUM(n27_1_SUM),
    .COUT(n27_3),
    .I0(ff_cache1_address[7]),
    .I1(ff_cache_vram_address[7]),
    .I3(GND),
    .CIN(n26_3) 
);
defparam n27_s0.ALU_MODE=3;
  ALU n28_s0 (
    .SUM(n28_1_SUM),
    .COUT(n28_3),
    .I0(ff_cache1_address[8]),
    .I1(ff_cache_vram_address[8]),
    .I3(GND),
    .CIN(n27_3) 
);
defparam n28_s0.ALU_MODE=3;
  ALU n29_s0 (
    .SUM(n29_1_SUM),
    .COUT(n29_3),
    .I0(ff_cache1_address[9]),
    .I1(ff_cache_vram_address[9]),
    .I3(GND),
    .CIN(n28_3) 
);
defparam n29_s0.ALU_MODE=3;
  ALU n30_s0 (
    .SUM(n30_1_SUM),
    .COUT(n30_3),
    .I0(ff_cache1_address[10]),
    .I1(ff_cache_vram_address[10]),
    .I3(GND),
    .CIN(n29_3) 
);
defparam n30_s0.ALU_MODE=3;
  ALU n31_s0 (
    .SUM(n31_1_SUM),
    .COUT(n31_3),
    .I0(ff_cache1_address[11]),
    .I1(ff_cache_vram_address[11]),
    .I3(GND),
    .CIN(n30_3) 
);
defparam n31_s0.ALU_MODE=3;
  ALU n32_s0 (
    .SUM(n32_1_SUM),
    .COUT(n32_3),
    .I0(ff_cache1_address[12]),
    .I1(ff_cache_vram_address[12]),
    .I3(GND),
    .CIN(n31_3) 
);
defparam n32_s0.ALU_MODE=3;
  ALU n33_s0 (
    .SUM(n33_1_SUM),
    .COUT(n33_3),
    .I0(ff_cache1_address[13]),
    .I1(ff_cache_vram_address[13]),
    .I3(GND),
    .CIN(n32_3) 
);
defparam n33_s0.ALU_MODE=3;
  ALU n34_s0 (
    .SUM(n34_1_SUM),
    .COUT(n34_3),
    .I0(ff_cache1_address[14]),
    .I1(ff_cache_vram_address[14]),
    .I3(GND),
    .CIN(n33_3) 
);
defparam n34_s0.ALU_MODE=3;
  ALU n35_s0 (
    .SUM(n35_1_SUM),
    .COUT(n35_3),
    .I0(ff_cache1_address[15]),
    .I1(ff_cache_vram_address[15]),
    .I3(GND),
    .CIN(n34_3) 
);
defparam n35_s0.ALU_MODE=3;
  ALU n36_s0 (
    .SUM(n36_1_SUM),
    .COUT(n36_3),
    .I0(ff_cache1_address[16]),
    .I1(ff_cache_vram_address[16]),
    .I3(GND),
    .CIN(n35_3) 
);
defparam n36_s0.ALU_MODE=3;
  ALU n37_s0 (
    .SUM(n37_1_SUM),
    .COUT(n37_3),
    .I0(ff_cache1_address[17]),
    .I1(ff_cache_vram_address[17]),
    .I3(GND),
    .CIN(n36_3) 
);
defparam n37_s0.ALU_MODE=3;
  ALU n40_s0 (
    .SUM(n40_1_SUM),
    .COUT(n40_3),
    .I0(ff_cache2_address[2]),
    .I1(ff_cache_vram_address[2]),
    .I3(GND),
    .CIN(GND) 
);
defparam n40_s0.ALU_MODE=3;
  ALU n41_s0 (
    .SUM(n41_1_SUM),
    .COUT(n41_3),
    .I0(ff_cache2_address[3]),
    .I1(ff_cache_vram_address[3]),
    .I3(GND),
    .CIN(n40_3) 
);
defparam n41_s0.ALU_MODE=3;
  ALU n42_s0 (
    .SUM(n42_1_SUM),
    .COUT(n42_3),
    .I0(ff_cache2_address[4]),
    .I1(ff_cache_vram_address[4]),
    .I3(GND),
    .CIN(n41_3) 
);
defparam n42_s0.ALU_MODE=3;
  ALU n43_s0 (
    .SUM(n43_1_SUM),
    .COUT(n43_3),
    .I0(ff_cache2_address[5]),
    .I1(ff_cache_vram_address[5]),
    .I3(GND),
    .CIN(n42_3) 
);
defparam n43_s0.ALU_MODE=3;
  ALU n44_s0 (
    .SUM(n44_1_SUM),
    .COUT(n44_3),
    .I0(ff_cache2_address[6]),
    .I1(ff_cache_vram_address[6]),
    .I3(GND),
    .CIN(n43_3) 
);
defparam n44_s0.ALU_MODE=3;
  ALU n45_s0 (
    .SUM(n45_1_SUM),
    .COUT(n45_3),
    .I0(ff_cache2_address[7]),
    .I1(ff_cache_vram_address[7]),
    .I3(GND),
    .CIN(n44_3) 
);
defparam n45_s0.ALU_MODE=3;
  ALU n46_s0 (
    .SUM(n46_1_SUM),
    .COUT(n46_3),
    .I0(ff_cache2_address[8]),
    .I1(ff_cache_vram_address[8]),
    .I3(GND),
    .CIN(n45_3) 
);
defparam n46_s0.ALU_MODE=3;
  ALU n47_s0 (
    .SUM(n47_1_SUM),
    .COUT(n47_3),
    .I0(ff_cache2_address[9]),
    .I1(ff_cache_vram_address[9]),
    .I3(GND),
    .CIN(n46_3) 
);
defparam n47_s0.ALU_MODE=3;
  ALU n48_s0 (
    .SUM(n48_1_SUM),
    .COUT(n48_3),
    .I0(ff_cache2_address[10]),
    .I1(ff_cache_vram_address[10]),
    .I3(GND),
    .CIN(n47_3) 
);
defparam n48_s0.ALU_MODE=3;
  ALU n49_s0 (
    .SUM(n49_1_SUM),
    .COUT(n49_3),
    .I0(ff_cache2_address[11]),
    .I1(ff_cache_vram_address[11]),
    .I3(GND),
    .CIN(n48_3) 
);
defparam n49_s0.ALU_MODE=3;
  ALU n50_s0 (
    .SUM(n50_1_SUM),
    .COUT(n50_3),
    .I0(ff_cache2_address[12]),
    .I1(ff_cache_vram_address[12]),
    .I3(GND),
    .CIN(n49_3) 
);
defparam n50_s0.ALU_MODE=3;
  ALU n51_s0 (
    .SUM(n51_1_SUM),
    .COUT(n51_3),
    .I0(ff_cache2_address[13]),
    .I1(ff_cache_vram_address[13]),
    .I3(GND),
    .CIN(n50_3) 
);
defparam n51_s0.ALU_MODE=3;
  ALU n52_s0 (
    .SUM(n52_1_SUM),
    .COUT(n52_3),
    .I0(ff_cache2_address[14]),
    .I1(ff_cache_vram_address[14]),
    .I3(GND),
    .CIN(n51_3) 
);
defparam n52_s0.ALU_MODE=3;
  ALU n53_s0 (
    .SUM(n53_1_SUM),
    .COUT(n53_3),
    .I0(ff_cache2_address[15]),
    .I1(ff_cache_vram_address[15]),
    .I3(GND),
    .CIN(n52_3) 
);
defparam n53_s0.ALU_MODE=3;
  ALU n54_s0 (
    .SUM(n54_1_SUM),
    .COUT(n54_3),
    .I0(ff_cache2_address[16]),
    .I1(ff_cache_vram_address[16]),
    .I3(GND),
    .CIN(n53_3) 
);
defparam n54_s0.ALU_MODE=3;
  ALU n55_s0 (
    .SUM(n55_1_SUM),
    .COUT(n55_3),
    .I0(ff_cache2_address[17]),
    .I1(ff_cache_vram_address[17]),
    .I3(GND),
    .CIN(n54_3) 
);
defparam n55_s0.ALU_MODE=3;
  ALU n58_s0 (
    .SUM(n58_1_SUM),
    .COUT(n58_3),
    .I0(ff_cache3_address[2]),
    .I1(ff_cache_vram_address[2]),
    .I3(GND),
    .CIN(GND) 
);
defparam n58_s0.ALU_MODE=3;
  ALU n59_s0 (
    .SUM(n59_1_SUM),
    .COUT(n59_3),
    .I0(ff_cache3_address[3]),
    .I1(ff_cache_vram_address[3]),
    .I3(GND),
    .CIN(n58_3) 
);
defparam n59_s0.ALU_MODE=3;
  ALU n60_s0 (
    .SUM(n60_1_SUM),
    .COUT(n60_3),
    .I0(ff_cache3_address[4]),
    .I1(ff_cache_vram_address[4]),
    .I3(GND),
    .CIN(n59_3) 
);
defparam n60_s0.ALU_MODE=3;
  ALU n61_s0 (
    .SUM(n61_1_SUM),
    .COUT(n61_3),
    .I0(ff_cache3_address[5]),
    .I1(ff_cache_vram_address[5]),
    .I3(GND),
    .CIN(n60_3) 
);
defparam n61_s0.ALU_MODE=3;
  ALU n62_s0 (
    .SUM(n62_1_SUM),
    .COUT(n62_3),
    .I0(ff_cache3_address[6]),
    .I1(ff_cache_vram_address[6]),
    .I3(GND),
    .CIN(n61_3) 
);
defparam n62_s0.ALU_MODE=3;
  ALU n63_s0 (
    .SUM(n63_1_SUM),
    .COUT(n63_3),
    .I0(ff_cache3_address[7]),
    .I1(ff_cache_vram_address[7]),
    .I3(GND),
    .CIN(n62_3) 
);
defparam n63_s0.ALU_MODE=3;
  ALU n64_s0 (
    .SUM(n64_1_SUM),
    .COUT(n64_3),
    .I0(ff_cache3_address[8]),
    .I1(ff_cache_vram_address[8]),
    .I3(GND),
    .CIN(n63_3) 
);
defparam n64_s0.ALU_MODE=3;
  ALU n65_s0 (
    .SUM(n65_1_SUM),
    .COUT(n65_3),
    .I0(ff_cache3_address[9]),
    .I1(ff_cache_vram_address[9]),
    .I3(GND),
    .CIN(n64_3) 
);
defparam n65_s0.ALU_MODE=3;
  ALU n66_s0 (
    .SUM(n66_1_SUM),
    .COUT(n66_3),
    .I0(ff_cache3_address[10]),
    .I1(ff_cache_vram_address[10]),
    .I3(GND),
    .CIN(n65_3) 
);
defparam n66_s0.ALU_MODE=3;
  ALU n67_s0 (
    .SUM(n67_1_SUM),
    .COUT(n67_3),
    .I0(ff_cache3_address[11]),
    .I1(ff_cache_vram_address[11]),
    .I3(GND),
    .CIN(n66_3) 
);
defparam n67_s0.ALU_MODE=3;
  ALU n68_s0 (
    .SUM(n68_1_SUM),
    .COUT(n68_3),
    .I0(ff_cache3_address[12]),
    .I1(ff_cache_vram_address[12]),
    .I3(GND),
    .CIN(n67_3) 
);
defparam n68_s0.ALU_MODE=3;
  ALU n69_s0 (
    .SUM(n69_1_SUM),
    .COUT(n69_3),
    .I0(ff_cache3_address[13]),
    .I1(ff_cache_vram_address[13]),
    .I3(GND),
    .CIN(n68_3) 
);
defparam n69_s0.ALU_MODE=3;
  ALU n70_s0 (
    .SUM(n70_1_SUM),
    .COUT(n70_3),
    .I0(ff_cache3_address[14]),
    .I1(ff_cache_vram_address[14]),
    .I3(GND),
    .CIN(n69_3) 
);
defparam n70_s0.ALU_MODE=3;
  ALU n71_s0 (
    .SUM(n71_1_SUM),
    .COUT(n71_3),
    .I0(ff_cache3_address[15]),
    .I1(ff_cache_vram_address[15]),
    .I3(GND),
    .CIN(n70_3) 
);
defparam n71_s0.ALU_MODE=3;
  ALU n72_s0 (
    .SUM(n72_1_SUM),
    .COUT(n72_3),
    .I0(ff_cache3_address[16]),
    .I1(ff_cache_vram_address[16]),
    .I3(GND),
    .CIN(n71_3) 
);
defparam n72_s0.ALU_MODE=3;
  ALU n73_s0 (
    .SUM(n73_1_SUM),
    .COUT(n73_3),
    .I0(ff_cache3_address[17]),
    .I1(ff_cache_vram_address[17]),
    .I3(GND),
    .CIN(n72_3) 
);
defparam n73_s0.ALU_MODE=3;
  MUX2_LUT5 n85_s5 (
    .O(n85_9),
    .I0(n85_6),
    .I1(n85_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n86_s5 (
    .O(n86_9),
    .I0(n86_6),
    .I1(n86_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n87_s5 (
    .O(n87_9),
    .I0(n87_6),
    .I1(n87_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n88_s5 (
    .O(n88_9),
    .I0(n88_6),
    .I1(n88_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n89_s5 (
    .O(n89_9),
    .I0(n89_6),
    .I1(n89_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n90_s5 (
    .O(n90_9),
    .I0(n90_6),
    .I1(n90_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n91_s5 (
    .O(n91_9),
    .I0(n91_6),
    .I1(n91_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n92_s5 (
    .O(n92_9),
    .I0(n92_6),
    .I1(n92_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n93_s5 (
    .O(n93_9),
    .I0(n93_6),
    .I1(n93_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n94_s5 (
    .O(n94_9),
    .I0(n94_6),
    .I1(n94_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n95_s5 (
    .O(n95_9),
    .I0(n95_6),
    .I1(n95_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n96_s5 (
    .O(n96_9),
    .I0(n96_6),
    .I1(n96_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n97_s5 (
    .O(n97_9),
    .I0(n97_6),
    .I1(n97_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n98_s5 (
    .O(n98_9),
    .I0(n98_6),
    .I1(n98_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n99_s5 (
    .O(n99_9),
    .I0(n99_6),
    .I1(n99_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n100_s5 (
    .O(n100_9),
    .I0(n100_6),
    .I1(n100_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n101_s5 (
    .O(n101_9),
    .I0(n101_6),
    .I1(n101_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n102_s5 (
    .O(n102_9),
    .I0(n102_6),
    .I1(n102_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n103_s5 (
    .O(n103_9),
    .I0(n103_6),
    .I1(n103_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n104_s5 (
    .O(n104_9),
    .I0(n104_6),
    .I1(n104_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n105_s5 (
    .O(n105_9),
    .I0(n105_6),
    .I1(n105_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n106_s5 (
    .O(n106_9),
    .I0(n106_6),
    .I1(n106_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n107_s5 (
    .O(n107_9),
    .I0(n107_6),
    .I1(n107_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n108_s5 (
    .O(n108_9),
    .I0(n108_6),
    .I1(n108_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n109_s5 (
    .O(n109_9),
    .I0(n109_6),
    .I1(n109_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n110_s5 (
    .O(n110_9),
    .I0(n110_6),
    .I1(n110_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n111_s5 (
    .O(n111_9),
    .I0(n111_6),
    .I1(n111_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n112_s5 (
    .O(n112_9),
    .I0(n112_6),
    .I1(n112_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n113_s5 (
    .O(n113_9),
    .I0(n113_6),
    .I1(n113_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n114_s5 (
    .O(n114_9),
    .I0(n114_6),
    .I1(n114_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n115_s5 (
    .O(n115_9),
    .I0(n115_6),
    .I1(n115_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n116_s5 (
    .O(n116_9),
    .I0(n116_6),
    .I1(n116_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n117_s5 (
    .O(n117_9),
    .I0(n117_6),
    .I1(n117_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n118_s5 (
    .O(n118_9),
    .I0(n118_6),
    .I1(n118_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n119_s5 (
    .O(n119_9),
    .I0(n119_6),
    .I1(n119_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n120_s5 (
    .O(n120_9),
    .I0(n120_6),
    .I1(n120_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n121_s5 (
    .O(n121_9),
    .I0(n121_6),
    .I1(n121_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n122_s5 (
    .O(n122_9),
    .I0(n122_6),
    .I1(n122_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n123_s5 (
    .O(n123_9),
    .I0(n123_6),
    .I1(n123_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n124_s5 (
    .O(n124_9),
    .I0(n124_6),
    .I1(n124_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n125_s5 (
    .O(n125_9),
    .I0(n125_6),
    .I1(n125_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n126_s5 (
    .O(n126_9),
    .I0(n126_6),
    .I1(n126_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n127_s5 (
    .O(n127_9),
    .I0(n127_6),
    .I1(n127_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n128_s5 (
    .O(n128_9),
    .I0(n128_6),
    .I1(n128_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n129_s5 (
    .O(n129_9),
    .I0(n129_6),
    .I1(n129_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n130_s5 (
    .O(n130_9),
    .I0(n130_6),
    .I1(n130_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n131_s5 (
    .O(n131_9),
    .I0(n131_6),
    .I1(n131_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n132_s5 (
    .O(n132_9),
    .I0(n132_6),
    .I1(n132_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n476_s5 (
    .O(n476_9),
    .I0(n476_6),
    .I1(n476_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n479_s5 (
    .O(n479_9),
    .I0(n479_6),
    .I1(n479_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n480_s5 (
    .O(n480_9),
    .I0(n480_6),
    .I1(n480_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n481_s5 (
    .O(n481_9),
    .I0(n481_6),
    .I1(n481_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n482_s5 (
    .O(n482_9),
    .I0(n482_6),
    .I1(n482_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n483_s5 (
    .O(n483_9),
    .I0(n483_6),
    .I1(n483_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n484_s5 (
    .O(n484_9),
    .I0(n484_6),
    .I1(n484_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n485_s5 (
    .O(n485_9),
    .I0(n485_6),
    .I1(n485_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n486_s5 (
    .O(n486_9),
    .I0(n486_6),
    .I1(n486_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n519_s5 (
    .O(n519_9),
    .I0(n519_6),
    .I1(n519_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n522_s5 (
    .O(n522_9),
    .I0(n522_6),
    .I1(n522_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n523_s5 (
    .O(n523_9),
    .I0(n523_6),
    .I1(n523_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n524_s5 (
    .O(n524_9),
    .I0(n524_6),
    .I1(n524_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n525_s5 (
    .O(n525_9),
    .I0(n525_6),
    .I1(n525_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n526_s5 (
    .O(n526_9),
    .I0(n526_6),
    .I1(n526_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n527_s5 (
    .O(n527_9),
    .I0(n527_6),
    .I1(n527_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n528_s5 (
    .O(n528_9),
    .I0(n528_6),
    .I1(n528_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n529_s5 (
    .O(n529_9),
    .I0(n529_6),
    .I1(n529_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n562_s5 (
    .O(n562_9),
    .I0(n562_6),
    .I1(n562_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1242_s2 (
    .O(n565_9),
    .I0(n565_6),
    .I1(n565_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1243_s2 (
    .O(n566_9),
    .I0(n566_6),
    .I1(n566_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1244_s2 (
    .O(n567_9),
    .I0(n567_6),
    .I1(n567_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1245_s2 (
    .O(n568_9),
    .I0(n568_6),
    .I1(n568_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1246_s2 (
    .O(n569_9),
    .I0(n569_6),
    .I1(n569_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1247_s2 (
    .O(n570_9),
    .I0(n570_6),
    .I1(n570_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1248_s2 (
    .O(n571_9),
    .I0(n571_6),
    .I1(n571_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1249_s2 (
    .O(n572_9),
    .I0(n572_6),
    .I1(n572_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n605_s5 (
    .O(n605_9),
    .I0(n605_6),
    .I1(n605_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1242_s1 (
    .O(n608_9),
    .I0(n608_6),
    .I1(n608_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1243_s1 (
    .O(n609_9),
    .I0(n609_6),
    .I1(n609_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1244_s1 (
    .O(n610_9),
    .I0(n610_6),
    .I1(n610_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1245_s1 (
    .O(n611_9),
    .I0(n611_6),
    .I1(n611_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1246_s1 (
    .O(n612_9),
    .I0(n612_6),
    .I1(n612_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1247_s1 (
    .O(n613_9),
    .I0(n613_6),
    .I1(n613_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1248_s1 (
    .O(n614_9),
    .I0(n614_6),
    .I1(n614_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1249_s1 (
    .O(n615_9),
    .I0(n615_6),
    .I1(n615_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n4875_s5 (
    .O(n4875_9),
    .I0(n4875_6),
    .I1(n4875_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n4876_s5 (
    .O(n4876_9),
    .I0(n4876_6),
    .I1(n4876_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n4877_s5 (
    .O(n4877_9),
    .I0(n4877_6),
    .I1(n4877_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n4878_s5 (
    .O(n4878_9),
    .I0(n4878_6),
    .I1(n4878_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n4879_s5 (
    .O(n4879_9),
    .I0(n4879_6),
    .I1(n4879_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n4880_s5 (
    .O(n4880_9),
    .I0(n4880_6),
    .I1(n4880_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n4881_s5 (
    .O(n4881_9),
    .I0(n4881_6),
    .I1(n4881_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n4882_s5 (
    .O(n4882_9),
    .I0(n4882_6),
    .I1(n4882_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT6 n1242_s0 (
    .O(n1242_3),
    .I0(n608_9),
    .I1(n565_9),
    .S0(w_cache2_hit) 
);
  MUX2_LUT6 n1243_s0 (
    .O(n1243_3),
    .I0(n609_9),
    .I1(n566_9),
    .S0(w_cache2_hit) 
);
  MUX2_LUT6 n1244_s0 (
    .O(n1244_3),
    .I0(n610_9),
    .I1(n567_9),
    .S0(w_cache2_hit) 
);
  MUX2_LUT6 n1245_s0 (
    .O(n1245_3),
    .I0(n611_9),
    .I1(n568_9),
    .S0(w_cache2_hit) 
);
  MUX2_LUT6 n1246_s0 (
    .O(n1246_3),
    .I0(n612_9),
    .I1(n569_9),
    .S0(w_cache2_hit) 
);
  MUX2_LUT6 n1247_s0 (
    .O(n1247_3),
    .I0(n613_9),
    .I1(n570_9),
    .S0(w_cache2_hit) 
);
  MUX2_LUT6 n1248_s0 (
    .O(n1248_3),
    .I0(n614_9),
    .I1(n571_9),
    .S0(w_cache2_hit) 
);
  MUX2_LUT6 n1249_s0 (
    .O(n1249_3),
    .I0(n615_9),
    .I1(n572_9),
    .S0(w_cache2_hit) 
);
  MUX2_LUT5 n5114_s4 (
    .O(n5114_6),
    .I0(n5114_8),
    .I1(n1387_6),
    .S0(n5121_10) 
);
  MUX2_LUT5 n5115_s3 (
    .O(n5115_5),
    .I0(n5115_7),
    .I1(n1388_5),
    .S0(n5121_10) 
);
  MUX2_LUT5 n5116_s3 (
    .O(n5116_5),
    .I0(n5116_7),
    .I1(n1389_5),
    .S0(n5121_10) 
);
  MUX2_LUT5 n5117_s3 (
    .O(n5117_5),
    .I0(n5117_7),
    .I1(n1390_5),
    .S0(n5121_10) 
);
  MUX2_LUT5 n5118_s3 (
    .O(n5118_5),
    .I0(n5118_7),
    .I1(n1391_5),
    .S0(n5121_10) 
);
  MUX2_LUT5 n5119_s3 (
    .O(n5119_5),
    .I0(n5119_7),
    .I1(n1392_5),
    .S0(n5121_10) 
);
  MUX2_LUT5 n5120_s3 (
    .O(n5120_5),
    .I0(n5120_7),
    .I1(n1393_5),
    .S0(n5121_10) 
);
  MUX2_LUT5 n5121_s3 (
    .O(n5121_5),
    .I0(n5121_7),
    .I1(n1394_5),
    .S0(n5121_10) 
);
  INV n5122_s3 (
    .O(n5122_8),
    .I(w_cache_vram_rdata_en) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_command_cache */
module vdp_command (
  clk85m,
  n36_6,
  reg_vram256k_mode,
  n566_31,
  w_sprite_mode2_4,
  ff_reset_n2_1,
  n1232_20,
  w_register_write,
  reg_ext_command_mode,
  reg_command_high_speed_mode,
  n1130_50,
  n2043_7,
  n547_4,
  n386_7,
  w_pulse1,
  ff_vram_valid_8,
  w_command_vram_rdata_en,
  w_register_data,
  reg_text_back_color,
  reg_screen_mode,
  w_register_num,
  ff_status_register_pointer,
  w_command_vram_rdata,
  w_screen_pos_x_Z,
  w_status_transfer_ready,
  w_status_command_execute,
  w_status_border_detect,
  w_address_s_pre_17_5,
  w_next_0_6,
  w_next_0_7,
  n3014_140,
  w_next_0_9,
  ff_border_detect_9,
  w_command_vram_write,
  w_command_vram_valid,
  w_status_border_position,
  w_status_color,
  w_command_vram_address,
  w_command_vram_wdata,
  w_command_vram_wdata_mask
)
;
input clk85m;
input n36_6;
input reg_vram256k_mode;
input n566_31;
input w_sprite_mode2_4;
input ff_reset_n2_1;
input n1232_20;
input w_register_write;
input reg_ext_command_mode;
input reg_command_high_speed_mode;
input n1130_50;
input n2043_7;
input n547_4;
input n386_7;
input w_pulse1;
input ff_vram_valid_8;
input w_command_vram_rdata_en;
input [7:0] w_register_data;
input [7:0] reg_text_back_color;
input [4:0] reg_screen_mode;
input [5:0] w_register_num;
input [3:0] ff_status_register_pointer;
input [31:0] w_command_vram_rdata;
input [3:3] w_screen_pos_x_Z;
output w_status_transfer_ready;
output w_status_command_execute;
output w_status_border_detect;
output w_address_s_pre_17_5;
output w_next_0_6;
output w_next_0_7;
output n3014_140;
output w_next_0_9;
output ff_border_detect_9;
output w_command_vram_write;
output w_command_vram_valid;
output [8:0] w_status_border_position;
output [7:0] w_status_color;
output [17:2] w_command_vram_address;
output [31:0] w_command_vram_wdata;
output [3:0] w_command_vram_wdata_mask;
wire w_address_s_pre_17_3;
wire w_address_d_pre_17_3;
wire n2227_6;
wire n2227_7;
wire n2228_6;
wire n2228_7;
wire n2878_10;
wire n2878_11;
wire n2878_12;
wire n2878_13;
wire n411_3;
wire n412_3;
wire n413_3;
wire n414_3;
wire n415_3;
wire n416_3;
wire n417_3;
wire n418_3;
wire n419_3;
wire n524_4;
wire n525_4;
wire n526_4;
wire n527_4;
wire n528_4;
wire n529_4;
wire n530_4;
wire n531_4;
wire n532_4;
wire n533_4;
wire n622_5;
wire n817_3;
wire n818_3;
wire n819_3;
wire n820_3;
wire n821_3;
wire n822_3;
wire n823_3;
wire n824_3;
wire n825_3;
wire n834_3;
wire n835_3;
wire n836_3;
wire n837_3;
wire n838_3;
wire n839_3;
wire n840_3;
wire n841_3;
wire n842_3;
wire n843_3;
wire n844_3;
wire n845_3;
wire n846_3;
wire n847_3;
wire n848_3;
wire n849_3;
wire n850_3;
wire n851_3;
wire n852_3;
wire n1111_6;
wire n1112_6;
wire n1113_6;
wire n1114_6;
wire n1115_6;
wire n1116_6;
wire n1117_6;
wire n1118_6;
wire n1119_6;
wire n1214_3;
wire n1215_3;
wire n1216_3;
wire n1228_3;
wire n1229_3;
wire n1230_3;
wire n1231_3;
wire n1232_3;
wire n1233_3;
wire n1234_3;
wire n1235_3;
wire n1614_5;
wire n1615_5;
wire n1616_5;
wire n1617_5;
wire n1618_5;
wire n1619_5;
wire n1620_5;
wire n1622_5;
wire n1623_5;
wire n1624_5;
wire n1710_3;
wire n1711_3;
wire n1712_3;
wire n1746_4;
wire n1747_4;
wire n1748_4;
wire n1749_4;
wire n1750_4;
wire n1751_4;
wire n1752_4;
wire n1753_4;
wire n1809_3;
wire n1810_3;
wire n1811_3;
wire n1812_3;
wire n1813_3;
wire n1814_3;
wire n1815_3;
wire n1816_3;
wire n1817_3;
wire n1818_3;
wire n1903_3;
wire n1904_3;
wire n1905_3;
wire n1906_3;
wire n1907_3;
wire n1908_3;
wire n1909_3;
wire n1910_3;
wire n2879_4;
wire n2880_4;
wire n2881_4;
wire n2882_4;
wire n2883_4;
wire n2884_4;
wire n2885_4;
wire n2886_4;
wire n3113_5;
wire n3114_5;
wire n3115_5;
wire n3116_5;
wire n3117_5;
wire n3118_5;
wire n3119_5;
wire n3120_5;
wire n3134_10;
wire n3135_8;
wire n3136_8;
wire n4397_4;
wire n2974_179;
wire n2975_107;
wire n2976_98;
wire n2977_98;
wire n2978_98;
wire n2979_98;
wire n2980_98;
wire n2981_99;
wire n2982_99;
wire n2986_182;
wire n2992_133;
wire n2993_123;
wire n2994_120;
wire n2995_123;
wire n2996_123;
wire n2997_123;
wire n2998_124;
wire n2999_124;
wire n3004_135;
wire n3005_135;
wire n3006_135;
wire n3007_135;
wire n3008_135;
wire n3009_135;
wire n3010_135;
wire n3011_135;
wire n3012_135;
wire n3013_135;
wire n3015_135;
wire n3016_135;
wire n3017_135;
wire n3018_135;
wire n3019_135;
wire n3020_135;
wire n3031_163;
wire n3032_149;
wire n3033_159;
wire n3034_174;
wire n3035_116;
wire n3036_109;
wire ff_sx2_17_8;
wire ff_dy_9_7;
wire ff_dy_7_8;
wire ff_ny_10_7;
wire ff_color_7_8;
wire ff_transfer_ready_6;
wire ff_command_execute_6;
wire ff_bit_count_2_8;
wire n1746_6;
wire n3122_8;
wire ff_sy_18_9;
wire ff_source_7_7;
wire ff_sy_15_8;
wire ff_dx_8_8;
wire ff_cache_vram_wdata_7_12;
wire ff_state_2_12;
wire ff_state_0_11;
wire ff_cache_flush_start_11;
wire ff_wait_count_5_12;
wire ff_wait_counter_7_14;
wire ff_next_state_2_13;
wire ff_next_state_1_14;
wire ff_cache_vram_valid_15;
wire ff_next_state_5_17;
wire ff_count_valid_16;
wire ff_cache_vram_write_18;
wire ff_next_state_0_17;
wire n3030_162;
wire n2244_7;
wire n2243_7;
wire n2242_7;
wire n2241_7;
wire n1989_9;
wire n1808_7;
wire n1807_7;
wire n833_7;
wire n832_7;
wire n831_7;
wire n830_7;
wire n829_7;
wire n828_7;
wire n827_7;
wire n826_7;
wire n816_7;
wire n427_7;
wire n426_7;
wire n425_7;
wire n424_7;
wire n423_7;
wire n422_7;
wire n421_7;
wire n420_7;
wire n410_7;
wire n3132_14;
wire n3131_13;
wire n3127_13;
wire n3123_12;
wire n3122_10;
wire n3121_17;
wire n659_9;
wire n658_9;
wire n657_9;
wire n656_9;
wire n655_9;
wire n654_9;
wire n653_9;
wire n652_9;
wire n3029_180;
wire n3002_82;
wire n3001_82;
wire n3000_83;
wire ff_xsel_1_15;
wire ff_cache_vram_address_17_21;
wire ff_border_detect_6;
wire ff_state_3_13;
wire n623_9;
wire n624_10;
wire n624_9;
wire n644_9;
wire n651_10;
wire n645_9;
wire n646_9;
wire n647_9;
wire n648_9;
wire n649_9;
wire n650_9;
wire n651_9;
wire n3021_89;
wire n3028_85;
wire n3022_84;
wire n3023_84;
wire n3024_84;
wire n3025_84;
wire n3026_84;
wire n3027_84;
wire n3028_84;
wire w_next_0_5;
wire n411_4;
wire n411_5;
wire n411_6;
wire n412_4;
wire n412_5;
wire n412_6;
wire n413_4;
wire n413_5;
wire n413_6;
wire n414_4;
wire n414_5;
wire n414_6;
wire n415_4;
wire n415_5;
wire n415_6;
wire n416_4;
wire n416_5;
wire n416_6;
wire n417_5;
wire n417_6;
wire n418_4;
wire n418_5;
wire n418_6;
wire n419_4;
wire n419_5;
wire n524_5;
wire n622_6;
wire n1111_7;
wire n4244_4;
wire n1614_6;
wire n1614_7;
wire n1615_6;
wire n1615_7;
wire n1616_6;
wire n1616_7;
wire n1616_8;
wire n1617_7;
wire n1618_6;
wire n1618_7;
wire n1618_8;
wire n1619_6;
wire n1619_7;
wire n1619_8;
wire n1620_6;
wire n1620_7;
wire n1620_8;
wire n1621_6;
wire n1622_6;
wire n1622_7;
wire n1623_6;
wire n1624_6;
wire n1624_7;
wire n1710_4;
wire n1712_4;
wire n1747_5;
wire n1748_5;
wire n1749_5;
wire n1751_5;
wire n1809_4;
wire n1810_4;
wire n1811_4;
wire n1812_4;
wire n1813_4;
wire n1814_4;
wire n1815_4;
wire n1816_4;
wire n1817_4;
wire n1818_4;
wire n3134_11;
wire n3134_12;
wire n3134_13;
wire n3135_9;
wire n3135_10;
wire n3135_11;
wire n3135_12;
wire n3136_9;
wire n3136_10;
wire n3136_11;
wire n4397_5;
wire n2974_180;
wire n2974_181;
wire n2974_182;
wire n2974_183;
wire n2975_109;
wire n2975_110;
wire n2975_111;
wire n2976_99;
wire n2976_100;
wire n2976_101;
wire n2977_99;
wire n2977_100;
wire n2978_99;
wire n2978_100;
wire n2979_99;
wire n2979_100;
wire n2979_101;
wire n2980_99;
wire n2980_100;
wire n2980_101;
wire n2981_100;
wire n2981_101;
wire n2981_102;
wire n2982_100;
wire n2982_101;
wire n2986_183;
wire n2986_184;
wire n2986_185;
wire n2986_186;
wire n2992_134;
wire n2992_135;
wire n2992_136;
wire n2993_124;
wire n2994_121;
wire n2997_124;
wire n3004_136;
wire n3004_137;
wire n3004_138;
wire n3005_136;
wire n3005_137;
wire n3006_136;
wire n3006_137;
wire n3007_136;
wire n3007_137;
wire n3008_136;
wire n3008_137;
wire n3009_136;
wire n3009_137;
wire n3010_136;
wire n3010_137;
wire n3011_136;
wire n3011_137;
wire n3012_136;
wire n3012_137;
wire n3013_136;
wire n3013_137;
wire n3014_136;
wire n3014_137;
wire n3014_138;
wire n3015_136;
wire n3015_138;
wire n3016_136;
wire n3017_136;
wire n3018_136;
wire n3018_137;
wire n3018_138;
wire n3019_136;
wire n3019_137;
wire n3020_136;
wire n3031_164;
wire n3031_166;
wire n3032_150;
wire n3032_151;
wire n3032_152;
wire n3033_160;
wire n3033_161;
wire n3033_162;
wire n3034_175;
wire n3035_117;
wire ff_sx_17_9;
wire ff_dy_10_9;
wire ff_ny_10_8;
wire ff_read_color_9;
wire ff_bit_count_2_9;
wire ff_bit_count_2_10;
wire ff_bit_count_2_11;
wire n3122_11;
wire ff_source_7_8;
wire ff_source_7_9;
wire ff_dx_8_9;
wire ff_cache_vram_wdata_7_13;
wire ff_cache_vram_wdata_7_14;
wire ff_cache_vram_wdata_7_15;
wire ff_state_5_12;
wire ff_state_5_13;
wire ff_state_0_12;
wire ff_cache_flush_start_12;
wire ff_cache_flush_start_14;
wire ff_wait_count_5_13;
wire ff_wait_count_5_14;
wire ff_wait_count_5_15;
wire ff_wait_counter_7_15;
wire ff_wait_counter_7_16;
wire ff_next_state_2_14;
wire ff_cache_vram_valid_16;
wire ff_cache_vram_valid_17;
wire ff_next_state_5_18;
wire ff_count_valid_17;
wire ff_count_valid_18;
wire ff_cache_vram_write_19;
wire ff_next_state_0_18;
wire n3030_163;
wire n3030_164;
wire n2244_8;
wire n2243_8;
wire n2242_8;
wire n2242_9;
wire n1989_10;
wire n427_8;
wire n410_8;
wire n410_9;
wire n3132_15;
wire n3132_16;
wire n3132_17;
wire n3131_15;
wire n3131_16;
wire n3131_17;
wire n3127_14;
wire n3127_15;
wire n3124_17;
wire n3124_18;
wire n3123_13;
wire n3123_14;
wire n3122_12;
wire n3122_13;
wire n3121_18;
wire n3121_20;
wire n3029_181;
wire n3029_182;
wire ff_xsel_1_16;
wire ff_xsel_1_17;
wire ff_xsel_1_18;
wire ff_cache_vram_address_17_22;
wire ff_cache_vram_address_17_23;
wire ff_cache_vram_address_17_24;
wire ff_state_3_14;
wire n3003_153;
wire n3003_154;
wire n411_8;
wire n411_9;
wire n412_7;
wire n413_7;
wire n414_7;
wire n415_7;
wire n416_7;
wire n417_7;
wire n417_8;
wire n417_9;
wire n418_7;
wire n419_6;
wire n524_6;
wire n524_7;
wire n622_8;
wire n1614_9;
wire n1614_10;
wire n1616_10;
wire n1616_11;
wire n1619_9;
wire n1620_9;
wire n1621_8;
wire n1622_8;
wire n1623_8;
wire n1623_9;
wire n1624_8;
wire n1624_9;
wire n1710_6;
wire n1746_9;
wire n3134_14;
wire n3134_16;
wire n3134_17;
wire n3134_18;
wire n3134_19;
wire n3135_14;
wire n3135_15;
wire n3135_16;
wire n3135_17;
wire n3135_18;
wire n3135_20;
wire n3135_22;
wire n3136_12;
wire n3136_13;
wire n3136_14;
wire n3136_15;
wire n3136_16;
wire n3136_17;
wire n3136_18;
wire n4397_7;
wire n4397_8;
wire n2974_184;
wire n2974_185;
wire n2975_113;
wire n2975_114;
wire n2975_115;
wire n2975_116;
wire n2975_117;
wire n2976_102;
wire n2976_103;
wire n2976_104;
wire n2976_105;
wire n2977_101;
wire n2977_102;
wire n2978_101;
wire n2978_102;
wire n2979_102;
wire n2979_103;
wire n2980_102;
wire n2981_103;
wire n2981_104;
wire n2981_105;
wire n2982_102;
wire n2986_187;
wire n2986_188;
wire n2986_192;
wire n2986_193;
wire n2986_195;
wire n3004_139;
wire n3004_140;
wire n3004_141;
wire n3004_142;
wire n3005_138;
wire n3006_138;
wire n3007_138;
wire n3008_138;
wire n3009_138;
wire n3010_138;
wire n3011_138;
wire n3012_138;
wire n3013_138;
wire n3013_139;
wire n3014_139;
wire n3015_139;
wire n3015_140;
wire n3015_141;
wire n3016_137;
wire n3016_138;
wire n3017_137;
wire n3018_139;
wire n3018_140;
wire n3018_141;
wire n3019_138;
wire n3019_139;
wire n3031_167;
wire n3031_168;
wire n3031_169;
wire n3031_170;
wire n3032_153;
wire n3032_154;
wire n3032_155;
wire n3032_156;
wire n3032_158;
wire n3033_163;
wire n3033_164;
wire n3034_176;
wire ff_dy_10_10;
wire ff_color_7_10;
wire ff_read_color_11;
wire n3122_15;
wire n3122_16;
wire ff_source_7_11;
wire ff_dx_8_10;
wire ff_dx_8_11;
wire ff_dx_8_12;
wire ff_cache_vram_wdata_7_16;
wire ff_cache_vram_wdata_7_17;
wire ff_cache_vram_wdata_7_18;
wire ff_state_5_16;
wire ff_state_5_18;
wire ff_cache_flush_start_15;
wire ff_cache_flush_start_16;
wire ff_cache_flush_start_18;
wire ff_cache_flush_start_19;
wire ff_wait_count_5_16;
wire ff_wait_count_5_17;
wire ff_wait_count_5_18;
wire ff_wait_counter_7_17;
wire ff_wait_counter_7_18;
wire ff_wait_counter_7_19;
wire ff_wait_counter_7_20;
wire ff_wait_counter_7_21;
wire ff_next_state_2_15;
wire ff_next_state_2_16;
wire ff_next_state_2_18;
wire ff_cache_vram_valid_21;
wire ff_next_state_5_19;
wire ff_count_valid_20;
wire ff_count_valid_22;
wire ff_cache_vram_write_20;
wire ff_cache_vram_write_21;
wire ff_next_state_0_20;
wire ff_next_state_0_21;
wire n3030_165;
wire n3030_166;
wire n2244_9;
wire n2243_9;
wire n3132_19;
wire n3132_21;
wire n3132_22;
wire n3132_24;
wire n3132_25;
wire n3132_26;
wire n3131_18;
wire n3131_19;
wire n3131_20;
wire n3131_21;
wire n3131_22;
wire n3124_19;
wire n3124_20;
wire n3123_15;
wire n3122_17;
wire n3122_18;
wire n3122_19;
wire n3121_22;
wire n3121_23;
wire n3121_24;
wire n3029_183;
wire n3029_184;
wire ff_xsel_1_19;
wire ff_xsel_1_20;
wire ff_cache_vram_address_17_25;
wire ff_cache_vram_address_17_26;
wire ff_cache_vram_address_17_27;
wire ff_state_3_15;
wire n417_10;
wire n417_11;
wire n1614_12;
wire n1614_13;
wire n1614_14;
wire n1623_10;
wire n1624_10;
wire n3134_22;
wire n3135_24;
wire n3135_25;
wire n3135_28;
wire n3136_19;
wire n3136_20;
wire n3136_21;
wire n3136_22;
wire n3136_24;
wire n3136_25;
wire n2974_186;
wire n2974_187;
wire n2975_119;
wire n2975_120;
wire n2975_121;
wire n2975_122;
wire n2975_123;
wire n2975_124;
wire n2975_125;
wire n2977_103;
wire n2977_104;
wire n2977_105;
wire n2979_104;
wire n2979_105;
wire n2980_103;
wire n2980_104;
wire n2981_107;
wire n2982_104;
wire n2986_196;
wire n2986_197;
wire n2986_198;
wire n2992_139;
wire n2992_140;
wire n3004_143;
wire n3013_140;
wire n3015_142;
wire n3015_143;
wire n3016_139;
wire n3016_140;
wire n3017_138;
wire n3018_142;
wire n3019_140;
wire n3031_172;
wire n3032_159;
wire n3032_160;
wire n3035_120;
wire n3122_20;
wire n3122_21;
wire ff_state_5_19;
wire ff_cache_flush_start_20;
wire ff_wait_count_5_19;
wire ff_wait_counter_7_22;
wire ff_next_state_2_19;
wire ff_next_state_2_20;
wire ff_count_valid_23;
wire ff_count_valid_24;
wire n3132_28;
wire n3132_29;
wire n3131_24;
wire n3131_25;
wire n3131_26;
wire n3131_27;
wire n3124_22;
wire n3122_22;
wire n3122_23;
wire n3122_24;
wire n3122_25;
wire n3122_26;
wire n3121_26;
wire ff_cache_vram_address_17_28;
wire n417_12;
wire n417_13;
wire n1623_11;
wire n2977_106;
wire n2977_107;
wire n2977_108;
wire n2978_105;
wire n2978_106;
wire n2978_107;
wire n2979_106;
wire n2979_107;
wire n2980_105;
wire n2981_108;
wire n2982_105;
wire n2986_199;
wire n2986_200;
wire n3032_161;
wire n3132_31;
wire n3131_28;
wire n3131_29;
wire n3131_30;
wire n1615_10;
wire n1621_10;
wire n1711_6;
wire n1750_7;
wire n2239_9;
wire n2240_9;
wire n3015_145;
wire n3031_174;
wire n3124_24;
wire n3132_33;
wire n3136_29;
wire n1617_12;
wire n1746_11;
wire n2237_9;
wire n2238_9;
wire n3121_28;
wire n2993_128;
wire n2992_142;
wire n2996_126;
wire ff_next_state_1_19;
wire n3132_37;
wire n3135_30;
wire n410_13;
wire n410_15;
wire n4397_11;
wire n1618_12;
wire n1616_13;
wire n1623_13;
wire n2978_109;
wire n2982_107;
wire n2981_110;
wire n2978_111;
wire n3134_24;
wire n3124_26;
wire n3131_32;
wire n411_13;
wire n4435_6;
wire n3850_6;
wire n4412_5;
wire n4094_5;
wire n1228_6;
wire n2053_5;
wire n3136_31;
wire n3132_39;
wire n3034_179;
wire ff_read_color_13;
wire ff_state_0_15;
wire n3121_30;
wire n1903_6;
wire n4095_5;
wire n1214_6;
wire n4443_5;
wire n3136_33;
wire ff_xsel_1_24;
wire ff_color_7_13;
wire ff_state_3_18;
wire n2986_202;
wire ff_ny_10_11;
wire ff_sx_17_11;
wire n3132_41;
wire ff_xsel_1_26;
wire ff_count_valid_26;
wire n3122_28;
wire n3134_26;
wire n3121_32;
wire ff_cache_vram_valid_25;
wire ff_next_state_1_21;
wire n3032_163;
wire n3135_32;
wire n4435_8;
wire n4247_5;
wire n3851_5;
wire n1710_8;
wire n622_10;
wire n4475_5;
wire n4244_6;
wire n3850_8;
wire ff_sy_18_13;
wire n1746_13;
wire n4467_5;
wire ff_cache_vram_valid_27;
wire n3135_34;
wire n2986_204;
wire n2975_127;
wire ff_next_state_0_23;
wire ff_state_5_23;
wire n3132_43;
wire n3035_126;
wire n3029_187;
wire n3135_36;
wire ff_next_state_2_22;
wire n2975_129;
wire n417_15;
wire ff_count_valid_28;
wire ff_cache_vram_write_24;
wire n3131_34;
wire n2993_130;
wire ff_state_5_25;
wire ff_cache_vram_valid_29;
wire n3134_28;
wire ff_source_7_13;
wire n2986_206;
wire n3003_156;
wire n1617_14;
wire n1614_16;
wire ff_nx_10_10;
wire n1621_12;
wire ff_color_7_15;
wire n2975_131;
wire n2986_208;
wire n3135_38;
wire ff_wait_counter_7_27;
wire n3030_169;
wire n2992_144;
wire n3021_96;
wire n3035_128;
wire ff_cache_flush_start_22;
wire ff_state_5_27;
wire n3031_176;
wire n1614_18;
wire ff_sy_18_15;
wire n1934_12;
wire n2245_10;
wire n2245_12;
wire ff_read_pixel_7_15;
wire n2246_10;
wire n2246_12;
wire n2247_10;
wire n2248_10;
wire n2249_10;
wire n2249_12;
wire n2250_10;
wire n2250_12;
wire n2251_10;
wire n2252_10;
wire ff_next_state_1_23;
wire n1618_14;
wire n1617_16;
wire n2995_126;
wire n3014_142;
wire ff_cache_flush_start_24;
wire n3135_40;
wire ff_maj;
wire ff_eq;
wire ff_dix;
wire ff_diy;
wire ff_start;
wire ff_cache_vram_write;
wire ff_cache_flush_start;
wire ff_cache_vram_valid;
wire ff_count_valid;
wire ff_border_detect_request;
wire ff_read_color;
wire \w_next_sx[0]_1_1 ;
wire \w_next_sx[1]_1_1 ;
wire \w_next_sx[2]_1_1 ;
wire \w_next_sx[3]_1_1 ;
wire \w_next_sx[4]_1_1 ;
wire \w_next_sx[5]_1_1 ;
wire \w_next_sx[6]_1_1 ;
wire \w_next_sx[7]_1_1 ;
wire \w_next_sx[8]_1_1 ;
wire \w_next_sx[9]_1_0_COUT ;
wire \w_next_sy[0]_1_1 ;
wire \w_next_sy[1]_1_1 ;
wire \w_next_sy[2]_1_1 ;
wire \w_next_sy[3]_1_1 ;
wire \w_next_sy[4]_1_1 ;
wire \w_next_sy[5]_1_1 ;
wire \w_next_sy[6]_1_1 ;
wire \w_next_sy[7]_1_1 ;
wire \w_next_sy[8]_1_1 ;
wire \w_next_sy[9]_1_1 ;
wire \w_next_sy[10]_1_0_COUT ;
wire \w_next_dx[0]_1_1 ;
wire \w_next_dx[1]_1_1 ;
wire \w_next_dx[2]_1_1 ;
wire \w_next_dx[3]_1_1 ;
wire \w_next_dx[4]_1_1 ;
wire \w_next_dx[5]_1_1 ;
wire \w_next_dx[6]_1_1 ;
wire \w_next_dx[7]_1_1 ;
wire \w_next_dx[8]_1_1 ;
wire \w_next_dx[9]_1_0_COUT ;
wire \w_next_dy[0]_1_1 ;
wire \w_next_dy[1]_1_1 ;
wire \w_next_dy[2]_1_1 ;
wire \w_next_dy[3]_1_1 ;
wire \w_next_dy[4]_1_1 ;
wire \w_next_dy[5]_1_1 ;
wire \w_next_dy[6]_1_1 ;
wire \w_next_dy[7]_1_1 ;
wire \w_next_dy[8]_1_1 ;
wire \w_next_dy[9]_1_1 ;
wire \w_next_dy[10]_1_1 ;
wire \w_next_dy[11]_1_0_COUT ;
wire n311_1;
wire n311_2;
wire n310_1;
wire n310_2;
wire n309_1;
wire n309_2;
wire n308_1;
wire n308_2;
wire n307_1;
wire n307_2;
wire n306_1;
wire n306_2;
wire n305_1;
wire n305_2;
wire n304_1;
wire n304_2;
wire n303_1;
wire n303_2;
wire n302_1;
wire n302_2;
wire n301_1;
wire n301_2;
wire n300_1;
wire n300_2;
wire n299_1;
wire n299_2;
wire n298_1;
wire n298_2;
wire n297_1;
wire n297_2;
wire n296_1;
wire n296_2;
wire n295_1;
wire n295_2;
wire n294_1;
wire n294_0_COUT;
wire n502_1;
wire n502_2;
wire n501_1;
wire n501_2;
wire n500_1;
wire n500_2;
wire n499_1;
wire n499_2;
wire n498_1;
wire n498_2;
wire n497_1;
wire n497_2;
wire n496_1;
wire n496_2;
wire n495_1;
wire n495_2;
wire n494_1;
wire n494_2;
wire n493_1;
wire n493_2;
wire n492_1;
wire n492_2;
wire n491_1;
wire n491_2;
wire n490_1;
wire n490_2;
wire n489_1;
wire n489_2;
wire n488_1;
wire n488_2;
wire n487_1;
wire n487_2;
wire n486_1;
wire n486_2;
wire n485_1;
wire n485_2;
wire n484_1;
wire n484_0_COUT;
wire n522_1;
wire n522_2;
wire n521_1;
wire n521_2;
wire n520_1;
wire n520_2;
wire n519_1;
wire n519_2;
wire n518_1;
wire n518_2;
wire n517_1;
wire n517_2;
wire n516_1;
wire n516_2;
wire n515_1;
wire n515_2;
wire n514_1;
wire n514_2;
wire n513_1;
wire n513_2;
wire n512_1;
wire n512_2;
wire n511_1;
wire n511_2;
wire n510_1;
wire n510_2;
wire n509_1;
wire n509_2;
wire n508_1;
wire n508_2;
wire n507_1;
wire n507_2;
wire n506_1;
wire n506_2;
wire n505_1;
wire n505_2;
wire n504_1;
wire n504_0_COUT;
wire n1782_1;
wire n1782_2;
wire n1781_1;
wire n1781_2;
wire n1780_1;
wire n1780_2;
wire n1779_1;
wire n1779_2;
wire n1778_1;
wire n1778_2;
wire n1777_1;
wire n1777_2;
wire n1776_1;
wire n1776_2;
wire n1775_1;
wire n1775_2;
wire n1774_1;
wire n1774_2;
wire n1773_1;
wire n1773_2;
wire n1772_1;
wire n1772_2;
wire n1771_1;
wire n1771_0_COUT;
wire w_next_nyb_0_3;
wire w_next_nyb_1_3;
wire w_next_nyb_2_3;
wire w_next_nyb_3_3;
wire w_next_nyb_4_3;
wire w_next_nyb_5_3;
wire w_next_nyb_6_3;
wire w_next_nyb_7_3;
wire w_next_nyb_8_3;
wire w_next_nyb_9_3;
wire w_next_nyb_10_3;
wire n1877_9;
wire n292_2;
wire n292_3;
wire n291_2;
wire n291_3;
wire n290_2;
wire n290_3;
wire n289_2;
wire n289_3;
wire n288_2;
wire n288_3;
wire n287_2;
wire n287_3;
wire n286_2;
wire n286_3;
wire n285_2;
wire n285_3;
wire n284_2;
wire n284_3;
wire n283_2;
wire n283_3;
wire n282_2;
wire n282_3;
wire n281_2;
wire n281_3;
wire n280_2;
wire n280_3;
wire n279_2;
wire n279_3;
wire n278_2;
wire n278_3;
wire n277_2;
wire n277_3;
wire n276_2;
wire n276_3;
wire n275_2;
wire n275_0_COUT;
wire n1569_2;
wire n1569_3;
wire n1568_2;
wire n1568_3;
wire n1567_2;
wire n1567_3;
wire n1566_2;
wire n1566_3;
wire n1565_2;
wire n1565_3;
wire n1564_2;
wire n1564_3;
wire n1563_2;
wire n1563_3;
wire n1562_2;
wire n1562_3;
wire n1561_2;
wire n1561_3;
wire n1560_2;
wire n1560_3;
wire n1559_2;
wire n1559_0_COUT;
wire n2447_1_SUM;
wire n2447_3;
wire n2448_1_SUM;
wire n2448_3;
wire n2449_1_SUM;
wire n2449_3;
wire n2450_1_SUM;
wire n2450_3;
wire n2451_1_SUM;
wire n2451_3;
wire n2452_1_SUM;
wire n2452_3;
wire n2453_1_SUM;
wire n2453_3;
wire n2454_1_SUM;
wire n2454_3;
wire n2227_9;
wire n2228_9;
wire n2878_15;
wire n2878_17;
wire n3003_150;
wire n2878_19;
wire n623_7;
wire n624_7;
wire n644_7;
wire n645_7;
wire n646_7;
wire n647_7;
wire n648_7;
wire n649_7;
wire n650_7;
wire n651_7;
wire n3021_87;
wire n3022_82;
wire n3023_82;
wire n3024_82;
wire n3025_82;
wire n3026_82;
wire n3027_82;
wire n3028_82;
wire ff_dix_3_4;
wire ff_diy_3_4;
wire w_cache_vram_rdata_en;
wire w_cache_flush_end;
wire n5388_7;
wire [2:0] w_next;
wire [8:0] reg_sx;
wire [18:0] ff_sy;
wire [8:0] reg_dx;
wire [10:0] ff_dy;
wire [10:0] reg_nx;
wire [10:0] ff_ny;
wire [7:0] ff_fore_color;
wire [3:0] ff_logical_opration;
wire [3:0] ff_command;
wire [15:0] reg_vx;
wire [15:0] reg_vy;
wire [17:0] ff_cache_vram_address;
wire [7:0] ff_cache_vram_wdata;
wire [7:0] ff_source;
wire [7:0] ff_wait_counter;
wire [2:0] ff_bit_count;
wire [5:0] ff_next_state;
wire [1:0] ff_xsel;
wire [17:9] ff_sx;
wire [17:0] ff_sx2;
wire [18:0] ff_sy2;
wire [11:0] ff_nyb;
wire [7:0] ff_color;
wire [8:0] ff_dx;
wire [10:0] ff_nx;
wire [5:0] ff_state;
wire [5:5] ff_wait_count;
wire [7:0] ff_read_byte;
wire [9:0] w_next_sx;
wire [10:0] w_next_sy;
wire [9:0] w_next_dx;
wire [11:0] w_next_dy;
wire [11:0] w_next_nyb;
wire [7:0] w_cache_vram_rdata;
wire VCC;
wire GND;
  LUT3 n3003_s151 (
    .F(w_address_s_pre_17_3),
    .I0(ff_sy[17]),
    .I1(ff_sy[18]),
    .I2(w_address_s_pre_17_5) 
);
defparam n3003_s151.INIT=8'hCA;
  LUT3 n3003_s152 (
    .F(w_address_d_pre_17_3),
    .I0(ff_dy[9]),
    .I1(ff_dy[10]),
    .I2(w_address_s_pre_17_5) 
);
defparam n3003_s152.INIT=8'hCA;
  LUT3 n2227_s6 (
    .F(n2227_6),
    .I0(w_cache_vram_rdata[7]),
    .I1(w_cache_vram_rdata[5]),
    .I2(ff_xsel[0]) 
);
defparam n2227_s6.INIT=8'hCA;
  LUT3 n2227_s7 (
    .F(n2227_7),
    .I0(w_cache_vram_rdata[3]),
    .I1(w_cache_vram_rdata[1]),
    .I2(ff_xsel[0]) 
);
defparam n2227_s7.INIT=8'hCA;
  LUT3 n2228_s6 (
    .F(n2228_6),
    .I0(w_cache_vram_rdata[6]),
    .I1(w_cache_vram_rdata[4]),
    .I2(ff_xsel[0]) 
);
defparam n2228_s6.INIT=8'hCA;
  LUT3 n2228_s7 (
    .F(n2228_7),
    .I0(w_cache_vram_rdata[2]),
    .I1(w_cache_vram_rdata[0]),
    .I2(ff_xsel[0]) 
);
defparam n2228_s7.INIT=8'hCA;
  LUT3 n2878_s16 (
    .F(n2878_10),
    .I0(ff_color[0]),
    .I1(ff_color[1]),
    .I2(ff_bit_count[0]) 
);
defparam n2878_s16.INIT=8'hCA;
  LUT3 n2878_s17 (
    .F(n2878_11),
    .I0(ff_color[2]),
    .I1(ff_color[3]),
    .I2(ff_bit_count[0]) 
);
defparam n2878_s17.INIT=8'hCA;
  LUT3 n2878_s18 (
    .F(n2878_12),
    .I0(ff_color[4]),
    .I1(ff_color[5]),
    .I2(ff_bit_count[0]) 
);
defparam n2878_s18.INIT=8'hCA;
  LUT3 n2878_s19 (
    .F(n2878_13),
    .I0(ff_color[6]),
    .I1(ff_color[7]),
    .I2(ff_bit_count[0]) 
);
defparam n2878_s19.INIT=8'hCA;
  LUT4 n411_s0 (
    .F(n411_3),
    .I0(n411_4),
    .I1(ff_start),
    .I2(n411_5),
    .I3(n411_6) 
);
defparam n411_s0.INIT=16'hF0BB;
  LUT4 n412_s0 (
    .F(n412_3),
    .I0(n412_4),
    .I1(ff_start),
    .I2(n412_5),
    .I3(n412_6) 
);
defparam n412_s0.INIT=16'hF0BB;
  LUT4 n413_s0 (
    .F(n413_3),
    .I0(n413_4),
    .I1(ff_start),
    .I2(n413_5),
    .I3(n413_6) 
);
defparam n413_s0.INIT=16'hF0BB;
  LUT4 n414_s0 (
    .F(n414_3),
    .I0(n414_4),
    .I1(ff_start),
    .I2(n414_5),
    .I3(n414_6) 
);
defparam n414_s0.INIT=16'hF0BB;
  LUT4 n415_s0 (
    .F(n415_3),
    .I0(n415_4),
    .I1(ff_start),
    .I2(n415_5),
    .I3(n415_6) 
);
defparam n415_s0.INIT=16'hF0BB;
  LUT4 n416_s0 (
    .F(n416_3),
    .I0(n416_4),
    .I1(ff_start),
    .I2(n416_5),
    .I3(n416_6) 
);
defparam n416_s0.INIT=16'hF0BB;
  LUT4 n417_s0 (
    .F(n417_3),
    .I0(n417_15),
    .I1(n417_5),
    .I2(ff_start),
    .I3(n417_6) 
);
defparam n417_s0.INIT=16'hFE0C;
  LUT4 n418_s0 (
    .F(n418_3),
    .I0(n418_4),
    .I1(ff_start),
    .I2(n418_5),
    .I3(n418_6) 
);
defparam n418_s0.INIT=16'hF0BB;
  LUT4 n419_s0 (
    .F(n419_3),
    .I0(n417_15),
    .I1(n419_4),
    .I2(ff_start),
    .I3(n419_5) 
);
defparam n419_s0.INIT=16'hFE0C;
  LUT3 n623_s9 (
    .F(n524_4),
    .I0(n485_1),
    .I1(n505_1),
    .I2(n524_5) 
);
defparam n623_s9.INIT=8'hAC;
  LUT3 n624_s8 (
    .F(n525_4),
    .I0(n486_1),
    .I1(n506_1),
    .I2(n524_5) 
);
defparam n624_s8.INIT=8'hAC;
  LUT3 n644_s9 (
    .F(n526_4),
    .I0(n487_1),
    .I1(n507_1),
    .I2(n524_5) 
);
defparam n644_s9.INIT=8'hAC;
  LUT3 n645_s8 (
    .F(n527_4),
    .I0(n488_1),
    .I1(n508_1),
    .I2(n524_5) 
);
defparam n645_s8.INIT=8'hAC;
  LUT3 n646_s8 (
    .F(n528_4),
    .I0(n489_1),
    .I1(n509_1),
    .I2(n524_5) 
);
defparam n646_s8.INIT=8'hAC;
  LUT3 n647_s8 (
    .F(n529_4),
    .I0(n490_1),
    .I1(n510_1),
    .I2(n524_5) 
);
defparam n647_s8.INIT=8'hAC;
  LUT3 n648_s8 (
    .F(n530_4),
    .I0(n491_1),
    .I1(n511_1),
    .I2(n524_5) 
);
defparam n648_s8.INIT=8'hAC;
  LUT3 n649_s8 (
    .F(n531_4),
    .I0(n492_1),
    .I1(n512_1),
    .I2(n524_5) 
);
defparam n649_s8.INIT=8'hAC;
  LUT3 n650_s8 (
    .F(n532_4),
    .I0(n493_1),
    .I1(n513_1),
    .I2(n524_5) 
);
defparam n650_s8.INIT=8'hAC;
  LUT3 n651_s8 (
    .F(n533_4),
    .I0(n494_1),
    .I1(n514_1),
    .I2(n524_5) 
);
defparam n651_s8.INIT=8'hAC;
  LUT4 n622_s2 (
    .F(n622_5),
    .I0(reg_vram256k_mode),
    .I1(w_register_data[2]),
    .I2(n622_6),
    .I3(n622_10) 
);
defparam n622_s2.INIT=16'h440F;
  LUT3 n817_s0 (
    .F(n817_3),
    .I0(n276_2),
    .I1(reg_sx[8]),
    .I2(ff_start) 
);
defparam n817_s0.INIT=8'hCA;
  LUT3 n818_s0 (
    .F(n818_3),
    .I0(n277_2),
    .I1(reg_sx[7]),
    .I2(ff_start) 
);
defparam n818_s0.INIT=8'hCA;
  LUT3 n819_s0 (
    .F(n819_3),
    .I0(n278_2),
    .I1(reg_sx[6]),
    .I2(ff_start) 
);
defparam n819_s0.INIT=8'hCA;
  LUT3 n820_s0 (
    .F(n820_3),
    .I0(n279_2),
    .I1(reg_sx[5]),
    .I2(ff_start) 
);
defparam n820_s0.INIT=8'hCA;
  LUT3 n821_s0 (
    .F(n821_3),
    .I0(n280_2),
    .I1(reg_sx[4]),
    .I2(ff_start) 
);
defparam n821_s0.INIT=8'hCA;
  LUT3 n822_s0 (
    .F(n822_3),
    .I0(n281_2),
    .I1(reg_sx[3]),
    .I2(ff_start) 
);
defparam n822_s0.INIT=8'hCA;
  LUT3 n823_s0 (
    .F(n823_3),
    .I0(n282_2),
    .I1(reg_sx[2]),
    .I2(ff_start) 
);
defparam n823_s0.INIT=8'hCA;
  LUT3 n824_s0 (
    .F(n824_3),
    .I0(n283_2),
    .I1(reg_sx[1]),
    .I2(ff_start) 
);
defparam n824_s0.INIT=8'hCA;
  LUT3 n825_s0 (
    .F(n825_3),
    .I0(n284_2),
    .I1(reg_sx[0]),
    .I2(ff_start) 
);
defparam n825_s0.INIT=8'hCA;
  LUT3 n834_s0 (
    .F(n834_3),
    .I0(n484_1),
    .I1(ff_sy[18]),
    .I2(ff_start) 
);
defparam n834_s0.INIT=8'hCA;
  LUT3 n835_s0 (
    .F(n835_3),
    .I0(n485_1),
    .I1(ff_sy[17]),
    .I2(ff_start) 
);
defparam n835_s0.INIT=8'hCA;
  LUT3 n836_s0 (
    .F(n836_3),
    .I0(n486_1),
    .I1(ff_sy[16]),
    .I2(ff_start) 
);
defparam n836_s0.INIT=8'hCA;
  LUT3 n837_s0 (
    .F(n837_3),
    .I0(n487_1),
    .I1(ff_sy[15]),
    .I2(ff_start) 
);
defparam n837_s0.INIT=8'hCA;
  LUT3 n838_s0 (
    .F(n838_3),
    .I0(n488_1),
    .I1(ff_sy[14]),
    .I2(ff_start) 
);
defparam n838_s0.INIT=8'hCA;
  LUT3 n839_s0 (
    .F(n839_3),
    .I0(n489_1),
    .I1(ff_sy[13]),
    .I2(ff_start) 
);
defparam n839_s0.INIT=8'hCA;
  LUT3 n840_s0 (
    .F(n840_3),
    .I0(n490_1),
    .I1(ff_sy[12]),
    .I2(ff_start) 
);
defparam n840_s0.INIT=8'hCA;
  LUT3 n841_s0 (
    .F(n841_3),
    .I0(n491_1),
    .I1(ff_sy[11]),
    .I2(ff_start) 
);
defparam n841_s0.INIT=8'hCA;
  LUT3 n842_s0 (
    .F(n842_3),
    .I0(n492_1),
    .I1(ff_sy[10]),
    .I2(ff_start) 
);
defparam n842_s0.INIT=8'hCA;
  LUT3 n843_s0 (
    .F(n843_3),
    .I0(n493_1),
    .I1(ff_sy[9]),
    .I2(ff_start) 
);
defparam n843_s0.INIT=8'hCA;
  LUT3 n844_s0 (
    .F(n844_3),
    .I0(n494_1),
    .I1(ff_sy[8]),
    .I2(ff_start) 
);
defparam n844_s0.INIT=8'hCA;
  LUT3 n845_s0 (
    .F(n845_3),
    .I0(n495_1),
    .I1(ff_sy[7]),
    .I2(ff_start) 
);
defparam n845_s0.INIT=8'hCA;
  LUT3 n846_s0 (
    .F(n846_3),
    .I0(n496_1),
    .I1(ff_sy[6]),
    .I2(ff_start) 
);
defparam n846_s0.INIT=8'hCA;
  LUT3 n847_s0 (
    .F(n847_3),
    .I0(n497_1),
    .I1(ff_sy[5]),
    .I2(ff_start) 
);
defparam n847_s0.INIT=8'hCA;
  LUT3 n848_s0 (
    .F(n848_3),
    .I0(n498_1),
    .I1(ff_sy[4]),
    .I2(ff_start) 
);
defparam n848_s0.INIT=8'hCA;
  LUT3 n849_s0 (
    .F(n849_3),
    .I0(n499_1),
    .I1(ff_sy[3]),
    .I2(ff_start) 
);
defparam n849_s0.INIT=8'hCA;
  LUT3 n850_s0 (
    .F(n850_3),
    .I0(n500_1),
    .I1(ff_sy[2]),
    .I2(ff_start) 
);
defparam n850_s0.INIT=8'hCA;
  LUT3 n851_s0 (
    .F(n851_3),
    .I0(n501_1),
    .I1(ff_sy[1]),
    .I2(ff_start) 
);
defparam n851_s0.INIT=8'hCA;
  LUT3 n852_s0 (
    .F(n852_3),
    .I0(n502_1),
    .I1(ff_sy[0]),
    .I2(ff_start) 
);
defparam n852_s0.INIT=8'hCA;
  LUT3 n1111_s3 (
    .F(n1111_6),
    .I0(w_next_dx[8]),
    .I1(reg_dx[8]),
    .I2(n1111_7) 
);
defparam n1111_s3.INIT=8'hCA;
  LUT3 n1112_s3 (
    .F(n1112_6),
    .I0(w_next_dx[7]),
    .I1(reg_dx[7]),
    .I2(n1111_7) 
);
defparam n1112_s3.INIT=8'hCA;
  LUT3 n1113_s3 (
    .F(n1113_6),
    .I0(w_next_dx[6]),
    .I1(reg_dx[6]),
    .I2(n1111_7) 
);
defparam n1113_s3.INIT=8'hCA;
  LUT3 n1114_s3 (
    .F(n1114_6),
    .I0(w_next_dx[5]),
    .I1(reg_dx[5]),
    .I2(n1111_7) 
);
defparam n1114_s3.INIT=8'hCA;
  LUT3 n1115_s3 (
    .F(n1115_6),
    .I0(w_next_dx[4]),
    .I1(reg_dx[4]),
    .I2(n1111_7) 
);
defparam n1115_s3.INIT=8'hCA;
  LUT3 n1116_s3 (
    .F(n1116_6),
    .I0(w_next_dx[3]),
    .I1(reg_dx[3]),
    .I2(n1111_7) 
);
defparam n1116_s3.INIT=8'hCA;
  LUT3 n1117_s3 (
    .F(n1117_6),
    .I0(w_next_dx[2]),
    .I1(reg_dx[2]),
    .I2(n1111_7) 
);
defparam n1117_s3.INIT=8'hCA;
  LUT3 n1118_s3 (
    .F(n1118_6),
    .I0(w_next_dx[1]),
    .I1(reg_dx[1]),
    .I2(n1111_7) 
);
defparam n1118_s3.INIT=8'hCA;
  LUT3 n1119_s3 (
    .F(n1119_6),
    .I0(w_next_dx[0]),
    .I1(reg_dx[0]),
    .I2(n1111_7) 
);
defparam n1119_s3.INIT=8'hCA;
  LUT4 n1214_s0 (
    .F(n1214_3),
    .I0(w_next_dy[10]),
    .I1(w_register_data[2]),
    .I2(n1214_6),
    .I3(reg_vram256k_mode) 
);
defparam n1214_s0.INIT=16'hCA00;
  LUT3 n1215_s0 (
    .F(n1215_3),
    .I0(w_next_dy[9]),
    .I1(w_register_data[1]),
    .I2(n1214_6) 
);
defparam n1215_s0.INIT=8'hCA;
  LUT3 n1216_s0 (
    .F(n1216_3),
    .I0(w_next_dy[8]),
    .I1(w_register_data[0]),
    .I2(n1214_6) 
);
defparam n1216_s0.INIT=8'hCA;
  LUT3 n1228_s0 (
    .F(n1228_3),
    .I0(w_next_dy[7]),
    .I1(w_register_data[7]),
    .I2(n1228_6) 
);
defparam n1228_s0.INIT=8'hCA;
  LUT3 n1229_s0 (
    .F(n1229_3),
    .I0(w_next_dy[6]),
    .I1(w_register_data[6]),
    .I2(n1228_6) 
);
defparam n1229_s0.INIT=8'hCA;
  LUT3 n1230_s0 (
    .F(n1230_3),
    .I0(w_next_dy[5]),
    .I1(w_register_data[5]),
    .I2(n1228_6) 
);
defparam n1230_s0.INIT=8'hCA;
  LUT3 n1231_s0 (
    .F(n1231_3),
    .I0(w_next_dy[4]),
    .I1(w_register_data[4]),
    .I2(n1228_6) 
);
defparam n1231_s0.INIT=8'hCA;
  LUT3 n1232_s0 (
    .F(n1232_3),
    .I0(w_next_dy[3]),
    .I1(w_register_data[3]),
    .I2(n1228_6) 
);
defparam n1232_s0.INIT=8'hCA;
  LUT3 n1233_s0 (
    .F(n1233_3),
    .I0(w_next_dy[2]),
    .I1(w_register_data[2]),
    .I2(n1228_6) 
);
defparam n1233_s0.INIT=8'hCA;
  LUT3 n1234_s0 (
    .F(n1234_3),
    .I0(w_next_dy[1]),
    .I1(w_register_data[1]),
    .I2(n1228_6) 
);
defparam n1234_s0.INIT=8'hCA;
  LUT3 n1235_s0 (
    .F(n1235_3),
    .I0(w_next_dy[0]),
    .I1(w_register_data[0]),
    .I2(n1228_6) 
);
defparam n1235_s0.INIT=8'hCA;
  LUT4 n1614_s2 (
    .F(n1614_5),
    .I0(n1614_6),
    .I1(reg_nx[10]),
    .I2(n1614_7),
    .I3(n1614_16) 
);
defparam n1614_s2.INIT=16'h7D55;
  LUT3 n1615_s2 (
    .F(n1615_5),
    .I0(n1615_6),
    .I1(n1614_16),
    .I2(n1615_7) 
);
defparam n1615_s2.INIT=8'h8F;
  LUT4 n1616_s2 (
    .F(n1616_5),
    .I0(n1616_6),
    .I1(n1616_7),
    .I2(n1616_8),
    .I3(ff_start) 
);
defparam n1616_s2.INIT=16'hF0EE;
  LUT3 n1617_s2 (
    .F(n1617_5),
    .I0(n1617_16),
    .I1(n1614_16),
    .I2(n1617_7) 
);
defparam n1617_s2.INIT=8'h70;
  LUT4 n1618_s2 (
    .F(n1618_5),
    .I0(n1618_6),
    .I1(n1618_7),
    .I2(ff_start),
    .I3(n1618_8) 
);
defparam n1618_s2.INIT=16'hFB00;
  LUT4 n1619_s2 (
    .F(n1619_5),
    .I0(n1619_6),
    .I1(n1564_2),
    .I2(n1619_7),
    .I3(n1619_8) 
);
defparam n1619_s2.INIT=16'hFFF8;
  LUT4 n1620_s2 (
    .F(n1620_5),
    .I0(n1620_6),
    .I1(ff_nx[4]),
    .I2(n1620_7),
    .I3(n1620_8) 
);
defparam n1620_s2.INIT=16'h3CAA;
  LUT4 n1622_s2 (
    .F(n1622_5),
    .I0(n1622_6),
    .I1(ff_nx[2]),
    .I2(n1622_7),
    .I3(n1620_8) 
);
defparam n1622_s2.INIT=16'h3CAA;
  LUT3 n1623_s2 (
    .F(n1623_5),
    .I0(n1623_6),
    .I1(n1623_13),
    .I2(ff_start) 
);
defparam n1623_s2.INIT=8'hCA;
  LUT3 n1624_s2 (
    .F(n1624_5),
    .I0(n1624_6),
    .I1(n1624_7),
    .I2(ff_start) 
);
defparam n1624_s2.INIT=8'h35;
  LUT4 n1710_s0 (
    .F(n1710_3),
    .I0(reg_vram256k_mode),
    .I1(w_register_data[2]),
    .I2(n1710_4),
    .I3(n1710_8) 
);
defparam n1710_s0.INIT=16'h88F0;
  LUT3 n1711_s0 (
    .F(n1711_3),
    .I0(n1711_6),
    .I1(w_register_data[1]),
    .I2(n1710_8) 
);
defparam n1711_s0.INIT=8'hCA;
  LUT3 n1712_s0 (
    .F(n1712_3),
    .I0(n1712_4),
    .I1(w_register_data[0]),
    .I2(n1710_8) 
);
defparam n1712_s0.INIT=8'hCA;
  LUT4 n1746_s1 (
    .F(n1746_4),
    .I0(w_register_data[7]),
    .I1(ff_ny[7]),
    .I2(n1746_11),
    .I3(n1746_13) 
);
defparam n1746_s1.INIT=16'hAA3C;
  LUT3 n1747_s1 (
    .F(n1747_4),
    .I0(n1747_5),
    .I1(w_register_data[6]),
    .I2(n1746_13) 
);
defparam n1747_s1.INIT=8'hCA;
  LUT4 n1748_s1 (
    .F(n1748_4),
    .I0(w_register_data[5]),
    .I1(ff_ny[5]),
    .I2(n1748_5),
    .I3(n1746_13) 
);
defparam n1748_s1.INIT=16'hAA3C;
  LUT4 n1749_s1 (
    .F(n1749_4),
    .I0(w_register_data[4]),
    .I1(ff_ny[4]),
    .I2(n1749_5),
    .I3(n1746_13) 
);
defparam n1749_s1.INIT=16'hAA3C;
  LUT3 n1750_s1 (
    .F(n1750_4),
    .I0(n1750_7),
    .I1(w_register_data[3]),
    .I2(n1746_13) 
);
defparam n1750_s1.INIT=8'hCA;
  LUT4 n1751_s1 (
    .F(n1751_4),
    .I0(w_register_data[2]),
    .I1(ff_ny[2]),
    .I2(n1751_5),
    .I3(n1746_13) 
);
defparam n1751_s1.INIT=16'hAA3C;
  LUT4 n1752_s1 (
    .F(n1752_4),
    .I0(w_register_data[1]),
    .I1(ff_ny[0]),
    .I2(ff_ny[1]),
    .I3(n1746_13) 
);
defparam n1752_s1.INIT=16'hAAC3;
  LUT3 n1753_s1 (
    .F(n1753_4),
    .I0(ff_ny[0]),
    .I1(w_register_data[0]),
    .I2(n1746_13) 
);
defparam n1753_s1.INIT=8'hC5;
  LUT3 n1809_s0 (
    .F(n1809_3),
    .I0(n1809_4),
    .I1(reg_nx[10]),
    .I2(ff_start) 
);
defparam n1809_s0.INIT=8'hCA;
  LUT3 n1810_s0 (
    .F(n1810_3),
    .I0(n1810_4),
    .I1(reg_nx[9]),
    .I2(ff_start) 
);
defparam n1810_s0.INIT=8'hCA;
  LUT3 n1811_s0 (
    .F(n1811_3),
    .I0(n1811_4),
    .I1(reg_nx[8]),
    .I2(ff_start) 
);
defparam n1811_s0.INIT=8'hCA;
  LUT3 n1812_s0 (
    .F(n1812_3),
    .I0(n1812_4),
    .I1(reg_nx[7]),
    .I2(ff_start) 
);
defparam n1812_s0.INIT=8'hCA;
  LUT3 n1813_s0 (
    .F(n1813_3),
    .I0(n1813_4),
    .I1(reg_nx[6]),
    .I2(ff_start) 
);
defparam n1813_s0.INIT=8'hCA;
  LUT3 n1814_s0 (
    .F(n1814_3),
    .I0(n1814_4),
    .I1(reg_nx[5]),
    .I2(ff_start) 
);
defparam n1814_s0.INIT=8'hCA;
  LUT3 n1815_s0 (
    .F(n1815_3),
    .I0(n1815_4),
    .I1(reg_nx[4]),
    .I2(ff_start) 
);
defparam n1815_s0.INIT=8'hCA;
  LUT3 n1816_s0 (
    .F(n1816_3),
    .I0(n1816_4),
    .I1(reg_nx[3]),
    .I2(ff_start) 
);
defparam n1816_s0.INIT=8'hCA;
  LUT3 n1817_s0 (
    .F(n1817_3),
    .I0(n1817_4),
    .I1(reg_nx[2]),
    .I2(ff_start) 
);
defparam n1817_s0.INIT=8'hCA;
  LUT3 n1818_s0 (
    .F(n1818_3),
    .I0(n1818_4),
    .I1(reg_nx[1]),
    .I2(ff_start) 
);
defparam n1818_s0.INIT=8'hCA;
  LUT3 n1903_s0 (
    .F(n1903_3),
    .I0(w_status_color[7]),
    .I1(w_register_data[7]),
    .I2(n1903_6) 
);
defparam n1903_s0.INIT=8'hCA;
  LUT3 n1904_s0 (
    .F(n1904_3),
    .I0(w_status_color[6]),
    .I1(w_register_data[6]),
    .I2(n1903_6) 
);
defparam n1904_s0.INIT=8'hCA;
  LUT3 n1905_s0 (
    .F(n1905_3),
    .I0(w_status_color[5]),
    .I1(w_register_data[5]),
    .I2(n1903_6) 
);
defparam n1905_s0.INIT=8'hCA;
  LUT3 n1906_s0 (
    .F(n1906_3),
    .I0(w_status_color[4]),
    .I1(w_register_data[4]),
    .I2(n1903_6) 
);
defparam n1906_s0.INIT=8'hCA;
  LUT3 n1907_s0 (
    .F(n1907_3),
    .I0(w_status_color[3]),
    .I1(w_register_data[3]),
    .I2(n1903_6) 
);
defparam n1907_s0.INIT=8'hCA;
  LUT3 n1908_s0 (
    .F(n1908_3),
    .I0(w_status_color[2]),
    .I1(w_register_data[2]),
    .I2(n1903_6) 
);
defparam n1908_s0.INIT=8'hCA;
  LUT3 n1909_s0 (
    .F(n1909_3),
    .I0(w_status_color[1]),
    .I1(w_register_data[1]),
    .I2(n1903_6) 
);
defparam n1909_s0.INIT=8'hCA;
  LUT3 n1910_s0 (
    .F(n1910_3),
    .I0(w_status_color[0]),
    .I1(w_register_data[0]),
    .I2(n1903_6) 
);
defparam n1910_s0.INIT=8'hCA;
  LUT3 n3021_s91 (
    .F(n2879_4),
    .I0(ff_fore_color[7]),
    .I1(reg_text_back_color[7]),
    .I2(n2878_19) 
);
defparam n3021_s91.INIT=8'hAC;
  LUT3 n3022_s82 (
    .F(n2880_4),
    .I0(ff_fore_color[6]),
    .I1(reg_text_back_color[6]),
    .I2(n2878_19) 
);
defparam n3022_s82.INIT=8'hAC;
  LUT3 n3023_s82 (
    .F(n2881_4),
    .I0(ff_fore_color[5]),
    .I1(reg_text_back_color[5]),
    .I2(n2878_19) 
);
defparam n3023_s82.INIT=8'hAC;
  LUT3 n3024_s82 (
    .F(n2882_4),
    .I0(ff_fore_color[4]),
    .I1(reg_text_back_color[4]),
    .I2(n2878_19) 
);
defparam n3024_s82.INIT=8'hAC;
  LUT3 n3025_s82 (
    .F(n2883_4),
    .I0(ff_fore_color[3]),
    .I1(reg_text_back_color[3]),
    .I2(n2878_19) 
);
defparam n3025_s82.INIT=8'hAC;
  LUT3 n3026_s82 (
    .F(n2884_4),
    .I0(ff_fore_color[2]),
    .I1(reg_text_back_color[2]),
    .I2(n2878_19) 
);
defparam n3026_s82.INIT=8'hAC;
  LUT3 n3027_s82 (
    .F(n2885_4),
    .I0(ff_fore_color[1]),
    .I1(reg_text_back_color[1]),
    .I2(n2878_19) 
);
defparam n3027_s82.INIT=8'hAC;
  LUT3 n3028_s82 (
    .F(n2886_4),
    .I0(ff_fore_color[0]),
    .I1(reg_text_back_color[0]),
    .I2(n2878_19) 
);
defparam n3028_s82.INIT=8'hAC;
  LUT3 n3113_s2 (
    .F(n3113_5),
    .I0(n3021_87),
    .I1(ff_color[7]),
    .I2(ff_start) 
);
defparam n3113_s2.INIT=8'hCA;
  LUT3 n3114_s2 (
    .F(n3114_5),
    .I0(n3022_82),
    .I1(ff_color[6]),
    .I2(ff_start) 
);
defparam n3114_s2.INIT=8'hCA;
  LUT3 n3115_s2 (
    .F(n3115_5),
    .I0(n3023_82),
    .I1(ff_color[5]),
    .I2(ff_start) 
);
defparam n3115_s2.INIT=8'hCA;
  LUT3 n3116_s2 (
    .F(n3116_5),
    .I0(n3024_82),
    .I1(ff_color[4]),
    .I2(ff_start) 
);
defparam n3116_s2.INIT=8'hCA;
  LUT3 n3117_s2 (
    .F(n3117_5),
    .I0(n3025_82),
    .I1(ff_color[3]),
    .I2(ff_start) 
);
defparam n3117_s2.INIT=8'hCA;
  LUT3 n3118_s2 (
    .F(n3118_5),
    .I0(n3026_82),
    .I1(ff_color[2]),
    .I2(ff_start) 
);
defparam n3118_s2.INIT=8'hCA;
  LUT3 n3119_s2 (
    .F(n3119_5),
    .I0(n3027_82),
    .I1(ff_color[1]),
    .I2(ff_start) 
);
defparam n3119_s2.INIT=8'hCA;
  LUT3 n3120_s2 (
    .F(n3120_5),
    .I0(n3028_82),
    .I1(ff_color[0]),
    .I2(ff_start) 
);
defparam n3120_s2.INIT=8'hCA;
  LUT4 n3134_s7 (
    .F(n3134_10),
    .I0(n3134_11),
    .I1(n3134_12),
    .I2(n3134_13),
    .I3(ff_start) 
);
defparam n3134_s7.INIT=16'h4F44;
  LUT4 n3135_s5 (
    .F(n3135_8),
    .I0(n3135_9),
    .I1(n3135_10),
    .I2(n3135_11),
    .I3(n3135_12) 
);
defparam n3135_s5.INIT=16'h0B00;
  LUT4 n3136_s5 (
    .F(n3136_8),
    .I0(n3136_9),
    .I1(ff_start),
    .I2(n3136_10),
    .I3(n3136_11) 
);
defparam n3136_s5.INIT=16'h000B;
  LUT4 n4397_s1 (
    .F(n4397_4),
    .I0(ff_command[3]),
    .I1(n1903_6),
    .I2(n4397_5),
    .I3(n4397_11) 
);
defparam n4397_s1.INIT=16'h0100;
  LUT4 n2974_s147 (
    .F(n2974_179),
    .I0(n2974_180),
    .I1(n2974_181),
    .I2(n2974_182),
    .I3(n2974_183) 
);
defparam n2974_s147.INIT=16'hFFE0;
  LUT4 n2975_s101 (
    .F(n2975_107),
    .I0(n2975_131),
    .I1(n2975_109),
    .I2(n2975_110),
    .I3(n2975_111) 
);
defparam n2975_s101.INIT=16'h01FF;
  LUT4 n2976_s92 (
    .F(n2976_98),
    .I0(n2976_99),
    .I1(n2976_100),
    .I2(n2975_131),
    .I3(n2976_101) 
);
defparam n2976_s92.INIT=16'h01FF;
  LUT2 n2977_s92 (
    .F(n2977_98),
    .I0(n2977_99),
    .I1(n2977_100) 
);
defparam n2977_s92.INIT=4'hB;
  LUT2 n2978_s92 (
    .F(n2978_98),
    .I0(n2978_99),
    .I1(n2978_100) 
);
defparam n2978_s92.INIT=4'hB;
  LUT3 n2979_s92 (
    .F(n2979_98),
    .I0(n2979_99),
    .I1(n2979_100),
    .I2(n2979_101) 
);
defparam n2979_s92.INIT=8'h4F;
  LUT3 n2980_s92 (
    .F(n2980_98),
    .I0(n2980_99),
    .I1(n2980_100),
    .I2(n2980_101) 
);
defparam n2980_s92.INIT=8'h4F;
  LUT4 n2981_s93 (
    .F(n2981_99),
    .I0(n2981_100),
    .I1(ff_color[1]),
    .I2(n2981_101),
    .I3(n2981_102) 
);
defparam n2981_s93.INIT=16'hFFF8;
  LUT4 n2982_s93 (
    .F(n2982_99),
    .I0(n2981_100),
    .I1(ff_color[0]),
    .I2(n2982_100),
    .I3(n2982_101) 
);
defparam n2982_s93.INIT=16'hFFF8;
  LUT4 n2986_s128 (
    .F(n2986_182),
    .I0(n2986_183),
    .I1(n2986_184),
    .I2(n2986_185),
    .I3(n2986_186) 
);
defparam n2986_s128.INIT=16'h4F00;
  LUT4 n2992_s117 (
    .F(n2992_133),
    .I0(n2992_134),
    .I1(n2992_135),
    .I2(ff_wait_counter[7]),
    .I3(n2992_136) 
);
defparam n2992_s117.INIT=16'h7077;
  LUT4 n2993_s105 (
    .F(n2993_123),
    .I0(n2992_136),
    .I1(n2993_124),
    .I2(n2993_130),
    .I3(ff_wait_counter[6]) 
);
defparam n2993_s105.INIT=16'hBAC0;
  LUT4 n2994_s104 (
    .F(n2994_120),
    .I0(n2994_121),
    .I1(n2992_135),
    .I2(ff_wait_counter[5]),
    .I3(n2992_136) 
);
defparam n2994_s104.INIT=16'h7077;
  LUT4 n2995_s105 (
    .F(n2995_123),
    .I0(n2992_136),
    .I1(n2995_126),
    .I2(n2993_130),
    .I3(ff_wait_counter[4]) 
);
defparam n2995_s105.INIT=16'hBAC0;
  LUT4 n2996_s105 (
    .F(n2996_123),
    .I0(n2992_136),
    .I1(n2996_126),
    .I2(n2993_130),
    .I3(ff_wait_counter[3]) 
);
defparam n2996_s105.INIT=16'hBAC0;
  LUT4 n2997_s105 (
    .F(n2997_123),
    .I0(n2992_136),
    .I1(n2997_124),
    .I2(n2993_130),
    .I3(ff_wait_counter[2]) 
);
defparam n2997_s105.INIT=16'hBAC0;
  LUT4 n2998_s106 (
    .F(n2998_124),
    .I0(n2992_136),
    .I1(ff_wait_counter[0]),
    .I2(n2993_130),
    .I3(ff_wait_counter[1]) 
);
defparam n2998_s106.INIT=16'hCF15;
  LUT3 n2999_s106 (
    .F(n2999_124),
    .I0(n2992_136),
    .I1(n2993_130),
    .I2(ff_wait_counter[0]) 
);
defparam n2999_s106.INIT=8'h35;
  LUT4 n3004_s131 (
    .F(n3004_135),
    .I0(n3003_156),
    .I1(n3004_136),
    .I2(n3004_137),
    .I3(n3004_138) 
);
defparam n3004_s131.INIT=16'hEEF0;
  LUT4 n3005_s131 (
    .F(n3005_135),
    .I0(n3004_136),
    .I1(n3005_136),
    .I2(n3003_156),
    .I3(n3005_137) 
);
defparam n3005_s131.INIT=16'h0AFC;
  LUT4 n3006_s131 (
    .F(n3006_135),
    .I0(n3005_136),
    .I1(n3006_136),
    .I2(n3003_156),
    .I3(n3006_137) 
);
defparam n3006_s131.INIT=16'h0AFC;
  LUT4 n3007_s131 (
    .F(n3007_135),
    .I0(n3006_136),
    .I1(n3007_136),
    .I2(n3003_156),
    .I3(n3007_137) 
);
defparam n3007_s131.INIT=16'h0AFC;
  LUT4 n3008_s131 (
    .F(n3008_135),
    .I0(n3007_136),
    .I1(n3008_136),
    .I2(n3003_156),
    .I3(n3008_137) 
);
defparam n3008_s131.INIT=16'h0AFC;
  LUT4 n3009_s131 (
    .F(n3009_135),
    .I0(n3008_136),
    .I1(n3009_136),
    .I2(n3003_156),
    .I3(n3009_137) 
);
defparam n3009_s131.INIT=16'h0AFC;
  LUT4 n3010_s131 (
    .F(n3010_135),
    .I0(n3009_136),
    .I1(n3010_136),
    .I2(n3003_156),
    .I3(n3010_137) 
);
defparam n3010_s131.INIT=16'h0AFC;
  LUT4 n3011_s131 (
    .F(n3011_135),
    .I0(n3010_136),
    .I1(n3011_136),
    .I2(n3003_156),
    .I3(n3011_137) 
);
defparam n3011_s131.INIT=16'h0AFC;
  LUT4 n3012_s131 (
    .F(n3012_135),
    .I0(n3011_136),
    .I1(n3003_156),
    .I2(n3012_136),
    .I3(n3012_137) 
);
defparam n3012_s131.INIT=16'h220F;
  LUT3 n3013_s131 (
    .F(n3013_135),
    .I0(n3013_136),
    .I1(n3012_136),
    .I2(n3013_137) 
);
defparam n3013_s131.INIT=8'hA3;
  LUT4 n3015_s131 (
    .F(n3015_135),
    .I0(n3015_136),
    .I1(n3015_145),
    .I2(n3015_138),
    .I3(n566_31) 
);
defparam n3015_s131.INIT=16'h11F0;
  LUT3 n3016_s131 (
    .F(n3016_135),
    .I0(n3016_136),
    .I1(n3015_138),
    .I2(n566_31) 
);
defparam n3016_s131.INIT=8'hCA;
  LUT3 n3017_s131 (
    .F(n3017_135),
    .I0(n3017_136),
    .I1(n3016_136),
    .I2(n566_31) 
);
defparam n3017_s131.INIT=8'hC5;
  LUT4 n3018_s131 (
    .F(n3018_135),
    .I0(n3018_136),
    .I1(n3018_137),
    .I2(n3014_136),
    .I3(n3018_138) 
);
defparam n3018_s131.INIT=16'hEE0E;
  LUT4 n3019_s131 (
    .F(n3019_135),
    .I0(n3018_138),
    .I1(n3003_156),
    .I2(n3019_136),
    .I3(n3019_137) 
);
defparam n3019_s131.INIT=16'h220F;
  LUT3 n3020_s131 (
    .F(n3020_135),
    .I0(n3019_136),
    .I1(n3004_137),
    .I2(n3020_136) 
);
defparam n3020_s131.INIT=8'hC5;
  LUT4 n3031_s135 (
    .F(n3031_163),
    .I0(n3031_164),
    .I1(n3031_176),
    .I2(ff_state[3]),
    .I3(n3031_166) 
);
defparam n3031_s135.INIT=16'h7770;
  LUT4 n3032_s125 (
    .F(n3032_149),
    .I0(n3032_150),
    .I1(ff_state[5]),
    .I2(n3032_151),
    .I3(n3032_152) 
);
defparam n3032_s125.INIT=16'h000B;
  LUT4 n3033_s131 (
    .F(n3033_159),
    .I0(n3033_160),
    .I1(n3033_161),
    .I2(n2981_100),
    .I3(n3033_162) 
);
defparam n3033_s131.INIT=16'h1F00;
  LUT3 n3034_s146 (
    .F(n3034_174),
    .I0(n3034_175),
    .I1(ff_state[3]),
    .I2(ff_state[5]) 
);
defparam n3034_s146.INIT=8'hCA;
  LUT3 n3035_s112 (
    .F(n3035_116),
    .I0(ff_dx[1]),
    .I1(ff_sx[9]),
    .I2(n3035_117) 
);
defparam n3035_s112.INIT=8'hCA;
  LUT3 n3036_s105 (
    .F(n3036_109),
    .I0(ff_dx[0]),
    .I1(w_status_border_position[8]),
    .I2(n3035_117) 
);
defparam n3036_s105.INIT=8'hCA;
  LUT4 w_address_s_pre_17_s2 (
    .F(w_address_s_pre_17_5),
    .I0(reg_screen_mode[2]),
    .I1(reg_screen_mode[3]),
    .I2(reg_screen_mode[4]),
    .I3(w_sprite_mode2_4) 
);
defparam w_address_s_pre_17_s2.INIT=16'h1800;
  LUT3 ff_sx2_17_s3 (
    .F(ff_sx2_17_8),
    .I0(n524_5),
    .I1(ff_sx_17_9),
    .I2(ff_start) 
);
defparam ff_sx2_17_s3.INIT=8'hF8;
  LUT3 ff_dy_10_s4 (
    .F(ff_dy_9_7),
    .I0(ff_dy_10_9),
    .I1(n1214_6),
    .I2(n1228_6) 
);
defparam ff_dy_10_s4.INIT=8'h0E;
  LUT3 ff_dy_7_s3 (
    .F(ff_dy_7_8),
    .I0(n1214_6),
    .I1(ff_dy_10_9),
    .I2(n1228_6) 
);
defparam ff_dy_7_s3.INIT=8'hF4;
  LUT3 ff_ny_10_s3 (
    .F(ff_ny_10_7),
    .I0(ff_ny_10_8),
    .I1(n1710_8),
    .I2(n1746_13) 
);
defparam ff_ny_10_s3.INIT=8'h0E;
  LUT2 ff_color_7_s3 (
    .F(ff_color_7_8),
    .I0(n1903_6),
    .I1(ff_color_7_13) 
);
defparam ff_color_7_s3.INIT=4'hE;
  LUT4 ff_transfer_ready_s3 (
    .F(ff_transfer_ready_6),
    .I0(n4397_5),
    .I1(n4397_11),
    .I2(ff_color_7_8),
    .I3(ff_read_color_9) 
);
defparam ff_transfer_ready_s3.INIT=16'hFFFE;
  LUT2 ff_command_execute_s3 (
    .F(ff_command_execute_6),
    .I0(ff_start),
    .I1(w_cache_flush_end) 
);
defparam ff_command_execute_s3.INIT=4'hE;
  LUT4 ff_bit_count_2_s4 (
    .F(ff_bit_count_2_8),
    .I0(ff_bit_count_2_9),
    .I1(ff_bit_count_2_10),
    .I2(ff_state[1]),
    .I3(ff_bit_count_2_11) 
);
defparam ff_bit_count_2_s4.INIT=16'h4000;
  LUT3 n1746_s2 (
    .F(n1746_6),
    .I0(n1710_8),
    .I1(ff_ny_10_8),
    .I2(n1746_13) 
);
defparam n1746_s2.INIT=8'hF4;
  LUT3 n3122_s3 (
    .F(n3122_8),
    .I0(ff_start),
    .I1(ff_cache_vram_valid),
    .I2(n3122_11) 
);
defparam n3122_s3.INIT=8'h0B;
  LUT4 ff_sy_18_s5 (
    .F(ff_sy_18_9),
    .I0(ff_sy_18_15),
    .I1(ff_sx_17_9),
    .I2(n622_10),
    .I3(ff_sy_18_13) 
);
defparam ff_sy_18_s5.INIT=16'h00F4;
  LUT4 ff_source_7_s3 (
    .F(ff_source_7_7),
    .I0(ff_source_7_8),
    .I1(ff_source_7_9),
    .I2(ff_start),
    .I3(ff_reset_n2_1) 
);
defparam ff_source_7_s3.INIT=16'hF400;
  LUT4 ff_sy_15_s3 (
    .F(ff_sy_15_8),
    .I0(n622_10),
    .I1(ff_sy_18_15),
    .I2(ff_sx_17_9),
    .I3(ff_sy_18_13) 
);
defparam ff_sy_15_s3.INIT=16'hFF10;
  LUT4 ff_dx_8_s3 (
    .F(ff_dx_8_8),
    .I0(ff_dx_8_9),
    .I1(n1620_8),
    .I2(ff_maj),
    .I3(ff_sx_17_11) 
);
defparam ff_dx_8_s3.INIT=16'h7F00;
  LUT4 ff_cache_vram_wdata_7_s8 (
    .F(ff_cache_vram_wdata_7_12),
    .I0(ff_cache_vram_wdata_7_13),
    .I1(n2981_100),
    .I2(ff_cache_vram_wdata_7_14),
    .I3(ff_cache_vram_wdata_7_15) 
);
defparam ff_cache_vram_wdata_7_s8.INIT=16'h0B00;
  LUT2 ff_state_5_s6 (
    .F(ff_state_2_12),
    .I0(ff_state_5_12),
    .I1(ff_state_5_13) 
);
defparam ff_state_5_s6.INIT=4'h1;
  LUT2 ff_state_0_s6 (
    .F(ff_state_0_11),
    .I0(ff_state_5_13),
    .I1(ff_state_0_12) 
);
defparam ff_state_0_s6.INIT=4'h1;
  LUT4 ff_cache_flush_start_s6 (
    .F(ff_cache_flush_start_11),
    .I0(ff_cache_flush_start_12),
    .I1(ff_cache_flush_start_24),
    .I2(ff_start),
    .I3(ff_cache_flush_start_14) 
);
defparam ff_cache_flush_start_s6.INIT=16'hBBB0;
  LUT4 ff_wait_count_5_s7 (
    .F(ff_wait_count_5_12),
    .I0(ff_wait_count_5_13),
    .I1(ff_wait_count_5_14),
    .I2(ff_wait_count_5_15),
    .I3(ff_start) 
);
defparam ff_wait_count_5_s7.INIT=16'hFF10;
  LUT4 ff_wait_counter_7_s10 (
    .F(ff_wait_counter_7_14),
    .I0(ff_state[1]),
    .I1(ff_wait_counter_7_15),
    .I2(ff_state[5]),
    .I3(ff_wait_counter_7_16) 
);
defparam ff_wait_counter_7_s10.INIT=16'h4F00;
  LUT2 ff_next_state_2_s9 (
    .F(ff_next_state_2_13),
    .I0(ff_wait_count_5_14),
    .I1(ff_next_state_2_14) 
);
defparam ff_next_state_2_s9.INIT=4'h4;
  LUT2 ff_next_state_1_s10 (
    .F(ff_next_state_1_14),
    .I0(ff_next_state_1_19),
    .I1(ff_next_state_1_23) 
);
defparam ff_next_state_1_s10.INIT=4'h4;
  LUT4 ff_cache_vram_valid_s10 (
    .F(ff_cache_vram_valid_15),
    .I0(ff_cache_vram_valid_16),
    .I1(ff_cache_vram_valid_17),
    .I2(ff_start),
    .I3(n5388_7) 
);
defparam ff_cache_vram_valid_s10.INIT=16'hF8FF;
  LUT3 ff_next_state_5_s13 (
    .F(ff_next_state_5_17),
    .I0(ff_wait_count_5_14),
    .I1(ff_next_state_1_19),
    .I2(ff_next_state_5_18) 
);
defparam ff_next_state_5_s13.INIT=8'h10;
  LUT3 ff_count_valid_s11 (
    .F(ff_count_valid_16),
    .I0(ff_count_valid_17),
    .I1(ff_count_valid_18),
    .I2(ff_start) 
);
defparam ff_count_valid_s11.INIT=8'hF4;
  LUT2 ff_cache_vram_write_s14 (
    .F(ff_cache_vram_write_18),
    .I0(ff_cache_vram_valid_16),
    .I1(ff_cache_vram_write_19) 
);
defparam ff_cache_vram_write_s14.INIT=4'h8;
  LUT3 ff_next_state_0_s13 (
    .F(ff_next_state_0_17),
    .I0(ff_next_state_1_19),
    .I1(ff_next_state_1_23),
    .I2(ff_next_state_0_18) 
);
defparam ff_next_state_0_s13.INIT=8'h40;
  LUT4 n3030_s134 (
    .F(n3030_162),
    .I0(n3030_163),
    .I1(n3030_164),
    .I2(ff_state[5]),
    .I3(ff_state[4]) 
);
defparam n3030_s134.INIT=16'h030A;
  LUT4 n2244_s2 (
    .F(n2244_7),
    .I0(n2244_8),
    .I1(w_cache_vram_rdata[0]),
    .I2(ff_start),
    .I3(w_next_0_9) 
);
defparam n2244_s2.INIT=16'h0C0A;
  LUT4 n2243_s2 (
    .F(n2243_7),
    .I0(n2243_8),
    .I1(w_cache_vram_rdata[1]),
    .I2(ff_start),
    .I3(w_next_0_9) 
);
defparam n2243_s2.INIT=16'h0C0A;
  LUT4 n2242_s2 (
    .F(n2242_7),
    .I0(n2242_8),
    .I1(n2250_12),
    .I2(n2246_12),
    .I3(n2242_9) 
);
defparam n2242_s2.INIT=16'hF044;
  LUT4 n2241_s2 (
    .F(n2241_7),
    .I0(n2242_8),
    .I1(n2249_12),
    .I2(n2245_12),
    .I3(n2242_9) 
);
defparam n2241_s2.INIT=16'hF044;
  LUT2 n1989_s4 (
    .F(n1989_9),
    .I0(n1903_6),
    .I1(n1989_10) 
);
defparam n1989_s4.INIT=4'h1;
  LUT4 n1808_s2 (
    .F(n1808_7),
    .I0(n1772_1),
    .I1(w_next_nyb[10]),
    .I2(ff_start),
    .I3(ff_dx_8_9) 
);
defparam n1808_s2.INIT=16'h0C0A;
  LUT4 n1807_s2 (
    .F(n1807_7),
    .I0(n1771_1),
    .I1(w_next_nyb[11]),
    .I2(ff_start),
    .I3(ff_dx_8_9) 
);
defparam n1807_s2.INIT=16'h0C0A;
  LUT2 n833_s2 (
    .F(n833_7),
    .I0(ff_start),
    .I1(n292_2) 
);
defparam n833_s2.INIT=4'h4;
  LUT2 n832_s2 (
    .F(n832_7),
    .I0(ff_start),
    .I1(n291_2) 
);
defparam n832_s2.INIT=4'h4;
  LUT2 n831_s2 (
    .F(n831_7),
    .I0(ff_start),
    .I1(n290_2) 
);
defparam n831_s2.INIT=4'h4;
  LUT2 n830_s2 (
    .F(n830_7),
    .I0(ff_start),
    .I1(n289_2) 
);
defparam n830_s2.INIT=4'h4;
  LUT2 n829_s2 (
    .F(n829_7),
    .I0(ff_start),
    .I1(n288_2) 
);
defparam n829_s2.INIT=4'h4;
  LUT2 n828_s2 (
    .F(n828_7),
    .I0(ff_start),
    .I1(n287_2) 
);
defparam n828_s2.INIT=4'h4;
  LUT2 n827_s2 (
    .F(n827_7),
    .I0(ff_start),
    .I1(n286_2) 
);
defparam n827_s2.INIT=4'h4;
  LUT2 n826_s2 (
    .F(n826_7),
    .I0(ff_start),
    .I1(n285_2) 
);
defparam n826_s2.INIT=4'h4;
  LUT2 n816_s2 (
    .F(n816_7),
    .I0(ff_start),
    .I1(n275_2) 
);
defparam n816_s2.INIT=4'h4;
  LUT4 n427_s2 (
    .F(n427_7),
    .I0(n292_2),
    .I1(n311_1),
    .I2(n524_5),
    .I3(n427_8) 
);
defparam n427_s2.INIT=16'hAC00;
  LUT4 n426_s2 (
    .F(n426_7),
    .I0(n291_2),
    .I1(n310_1),
    .I2(n524_5),
    .I3(n427_8) 
);
defparam n426_s2.INIT=16'hAC00;
  LUT4 n425_s2 (
    .F(n425_7),
    .I0(n290_2),
    .I1(n309_1),
    .I2(n524_5),
    .I3(n427_8) 
);
defparam n425_s2.INIT=16'hAC00;
  LUT4 n424_s2 (
    .F(n424_7),
    .I0(n289_2),
    .I1(n308_1),
    .I2(n524_5),
    .I3(n427_8) 
);
defparam n424_s2.INIT=16'hAC00;
  LUT4 n423_s2 (
    .F(n423_7),
    .I0(n288_2),
    .I1(n307_1),
    .I2(n524_5),
    .I3(n427_8) 
);
defparam n423_s2.INIT=16'hAC00;
  LUT4 n422_s2 (
    .F(n422_7),
    .I0(n287_2),
    .I1(n306_1),
    .I2(n524_5),
    .I3(n427_8) 
);
defparam n422_s2.INIT=16'hAC00;
  LUT4 n421_s2 (
    .F(n421_7),
    .I0(n286_2),
    .I1(n305_1),
    .I2(n524_5),
    .I3(n427_8) 
);
defparam n421_s2.INIT=16'hAC00;
  LUT4 n420_s2 (
    .F(n420_7),
    .I0(n285_2),
    .I1(n304_1),
    .I2(n524_5),
    .I3(n427_8) 
);
defparam n420_s2.INIT=16'hAC00;
  LUT4 n410_s2 (
    .F(n410_7),
    .I0(n410_8),
    .I1(n410_9),
    .I2(ff_start),
    .I3(n410_13) 
);
defparam n410_s2.INIT=16'h0C0A;
  LUT4 n3132_s9 (
    .F(n3132_14),
    .I0(n3132_15),
    .I1(n3132_16),
    .I2(n3132_17),
    .I3(n3132_33) 
);
defparam n3132_s9.INIT=16'h0B00;
  LUT4 n3131_s8 (
    .F(n3131_13),
    .I0(n3131_32),
    .I1(n3131_15),
    .I2(n3131_16),
    .I3(n3131_17) 
);
defparam n3131_s8.INIT=16'h0D00;
  LUT4 n3127_s8 (
    .F(n3127_13),
    .I0(ff_wait_count[5]),
    .I1(n3127_14),
    .I2(n3127_15),
    .I3(ff_start) 
);
defparam n3127_s8.INIT=16'h00BF;
  LUT4 n3123_s7 (
    .F(n3123_12),
    .I0(n3123_13),
    .I1(n3123_14),
    .I2(ff_state[5]),
    .I3(ff_start) 
);
defparam n3123_s7.INIT=16'h00EF;
  LUT4 n3122_s4 (
    .F(n3122_10),
    .I0(ff_eq),
    .I1(n3122_12),
    .I2(ff_state[4]),
    .I3(n3122_13) 
);
defparam n3122_s4.INIT=16'hF800;
  LUT3 n3121_s12 (
    .F(n3121_17),
    .I0(n3121_18),
    .I1(n3121_30),
    .I2(n3121_20) 
);
defparam n3121_s12.INIT=8'hF4;
  LUT4 n659_s4 (
    .F(n659_9),
    .I0(n502_1),
    .I1(n522_1),
    .I2(n524_5),
    .I3(n651_10) 
);
defparam n659_s4.INIT=16'hAC00;
  LUT4 n658_s4 (
    .F(n658_9),
    .I0(n501_1),
    .I1(n521_1),
    .I2(n524_5),
    .I3(n651_10) 
);
defparam n658_s4.INIT=16'hAC00;
  LUT4 n657_s4 (
    .F(n657_9),
    .I0(n500_1),
    .I1(n520_1),
    .I2(n524_5),
    .I3(n651_10) 
);
defparam n657_s4.INIT=16'hAC00;
  LUT4 n656_s4 (
    .F(n656_9),
    .I0(n499_1),
    .I1(n519_1),
    .I2(n524_5),
    .I3(n651_10) 
);
defparam n656_s4.INIT=16'hAC00;
  LUT4 n655_s4 (
    .F(n655_9),
    .I0(n498_1),
    .I1(n518_1),
    .I2(n524_5),
    .I3(n651_10) 
);
defparam n655_s4.INIT=16'hAC00;
  LUT4 n654_s4 (
    .F(n654_9),
    .I0(n497_1),
    .I1(n517_1),
    .I2(n524_5),
    .I3(n651_10) 
);
defparam n654_s4.INIT=16'hAC00;
  LUT4 n653_s4 (
    .F(n653_9),
    .I0(n496_1),
    .I1(n516_1),
    .I2(n524_5),
    .I3(n651_10) 
);
defparam n653_s4.INIT=16'hAC00;
  LUT4 n652_s4 (
    .F(n652_9),
    .I0(n495_1),
    .I1(n515_1),
    .I2(n524_5),
    .I3(n651_10) 
);
defparam n652_s4.INIT=16'hAC00;
  LUT4 n3029_s152 (
    .F(n3029_180),
    .I0(n3029_181),
    .I1(n3029_182),
    .I2(ff_state[5]),
    .I3(ff_state[4]) 
);
defparam n3029_s152.INIT=16'hFCFA;
  LUT2 n3002_s76 (
    .F(n3002_82),
    .I0(ff_state[5]),
    .I1(ff_bit_count[0]) 
);
defparam n3002_s76.INIT=4'h7;
  LUT3 n3001_s76 (
    .F(n3001_82),
    .I0(ff_bit_count[0]),
    .I1(ff_bit_count[1]),
    .I2(ff_state[5]) 
);
defparam n3001_s76.INIT=8'h9F;
  LUT4 n3000_s77 (
    .F(n3000_83),
    .I0(ff_bit_count[0]),
    .I1(ff_bit_count[1]),
    .I2(ff_bit_count[2]),
    .I3(ff_state[5]) 
);
defparam n3000_s77.INIT=16'hE1FF;
  LUT4 ff_xsel_1_s11 (
    .F(ff_xsel_1_15),
    .I0(ff_xsel_1_16),
    .I1(ff_xsel_1_17),
    .I2(ff_xsel_1_18),
    .I3(ff_bit_count_2_11) 
);
defparam ff_xsel_1_s11.INIT=16'h0E00;
  LUT4 ff_cache_vram_address_17_s17 (
    .F(ff_cache_vram_address_17_21),
    .I0(ff_wait_count_5_14),
    .I1(ff_cache_vram_address_17_22),
    .I2(ff_cache_vram_address_17_23),
    .I3(ff_cache_vram_address_17_24) 
);
defparam ff_cache_vram_address_17_s17.INIT=16'h1000;
  LUT4 ff_border_detect_s3 (
    .F(ff_border_detect_6),
    .I0(ff_border_detect_9),
    .I1(n1232_20),
    .I2(ff_border_detect_request),
    .I3(w_cache_flush_end) 
);
defparam ff_border_detect_s3.INIT=16'hF088;
  LUT3 ff_state_3_s8 (
    .F(ff_state_3_13),
    .I0(ff_state_5_12),
    .I1(ff_state_5_13),
    .I2(ff_state_3_14) 
);
defparam ff_state_3_s8.INIT=8'h01;
  LUT3 n623_s8 (
    .F(n623_9),
    .I0(w_next_sy[9]),
    .I1(w_register_data[1]),
    .I2(n622_10) 
);
defparam n623_s8.INIT=8'hCA;
  LUT2 n623_s7 (
    .F(n624_10),
    .I0(n622_10),
    .I1(n410_13) 
);
defparam n623_s7.INIT=4'h4;
  LUT3 n624_s7 (
    .F(n624_9),
    .I0(w_next_sy[8]),
    .I1(w_register_data[0]),
    .I2(n622_10) 
);
defparam n624_s7.INIT=8'hCA;
  LUT3 n644_s8 (
    .F(n644_9),
    .I0(w_next_sy[7]),
    .I1(w_register_data[7]),
    .I2(ff_sy_18_13) 
);
defparam n644_s8.INIT=8'hCA;
  LUT2 n644_s7 (
    .F(n651_10),
    .I0(ff_sy_18_13),
    .I1(n410_13) 
);
defparam n644_s7.INIT=4'h4;
  LUT3 n645_s7 (
    .F(n645_9),
    .I0(w_next_sy[6]),
    .I1(w_register_data[6]),
    .I2(ff_sy_18_13) 
);
defparam n645_s7.INIT=8'hCA;
  LUT3 n646_s7 (
    .F(n646_9),
    .I0(w_next_sy[5]),
    .I1(w_register_data[5]),
    .I2(ff_sy_18_13) 
);
defparam n646_s7.INIT=8'hCA;
  LUT3 n647_s7 (
    .F(n647_9),
    .I0(w_next_sy[4]),
    .I1(w_register_data[4]),
    .I2(ff_sy_18_13) 
);
defparam n647_s7.INIT=8'hCA;
  LUT3 n648_s7 (
    .F(n648_9),
    .I0(w_next_sy[3]),
    .I1(w_register_data[3]),
    .I2(ff_sy_18_13) 
);
defparam n648_s7.INIT=8'hCA;
  LUT3 n649_s7 (
    .F(n649_9),
    .I0(w_next_sy[2]),
    .I1(w_register_data[2]),
    .I2(ff_sy_18_13) 
);
defparam n649_s7.INIT=8'hCA;
  LUT3 n650_s7 (
    .F(n650_9),
    .I0(w_next_sy[1]),
    .I1(w_register_data[1]),
    .I2(ff_sy_18_13) 
);
defparam n650_s7.INIT=8'hCA;
  LUT3 n651_s7 (
    .F(n651_9),
    .I0(w_next_sy[0]),
    .I1(w_register_data[0]),
    .I2(ff_sy_18_13) 
);
defparam n651_s7.INIT=8'hCA;
  LUT3 n3021_s90 (
    .F(n3021_89),
    .I0(ff_color[7]),
    .I1(w_status_color[7]),
    .I2(n3021_96) 
);
defparam n3021_s90.INIT=8'hCA;
  LUT2 n3021_s86 (
    .F(n3028_85),
    .I0(ff_state[3]),
    .I1(ff_state[5]) 
);
defparam n3021_s86.INIT=4'h8;
  LUT3 n3022_s81 (
    .F(n3022_84),
    .I0(ff_color[6]),
    .I1(w_status_color[6]),
    .I2(n3021_96) 
);
defparam n3022_s81.INIT=8'hCA;
  LUT3 n3023_s81 (
    .F(n3023_84),
    .I0(ff_color[5]),
    .I1(w_status_color[5]),
    .I2(n3021_96) 
);
defparam n3023_s81.INIT=8'hCA;
  LUT3 n3024_s81 (
    .F(n3024_84),
    .I0(ff_color[4]),
    .I1(w_status_color[4]),
    .I2(n3021_96) 
);
defparam n3024_s81.INIT=8'hCA;
  LUT3 n3025_s81 (
    .F(n3025_84),
    .I0(ff_color[3]),
    .I1(w_status_color[3]),
    .I2(n3021_96) 
);
defparam n3025_s81.INIT=8'hCA;
  LUT3 n3026_s81 (
    .F(n3026_84),
    .I0(ff_color[2]),
    .I1(w_status_color[2]),
    .I2(n3021_96) 
);
defparam n3026_s81.INIT=8'hCA;
  LUT3 n3027_s81 (
    .F(n3027_84),
    .I0(ff_color[1]),
    .I1(w_status_color[1]),
    .I2(n3021_96) 
);
defparam n3027_s81.INIT=8'hCA;
  LUT3 n3028_s81 (
    .F(n3028_84),
    .I0(ff_color[0]),
    .I1(w_status_color[0]),
    .I2(n3021_96) 
);
defparam n3028_s81.INIT=8'hCA;
  LUT2 w_next_0_s2 (
    .F(w_next_0_5),
    .I0(ff_command[2]),
    .I1(ff_command[3]) 
);
defparam w_next_0_s2.INIT=4'h8;
  LUT3 n411_s1 (
    .F(n411_4),
    .I0(reg_dx[8]),
    .I1(reg_sx[8]),
    .I2(n411_13) 
);
defparam n411_s1.INIT=8'hAC;
  LUT4 n411_s2 (
    .F(n411_5),
    .I0(n276_2),
    .I1(n295_1),
    .I2(n524_5),
    .I3(n410_13) 
);
defparam n411_s2.INIT=16'hAC00;
  LUT3 n411_s3 (
    .F(n411_6),
    .I0(n411_8),
    .I1(w_next_sx[8]),
    .I2(n411_9) 
);
defparam n411_s3.INIT=8'hB0;
  LUT3 n412_s1 (
    .F(n412_4),
    .I0(reg_dx[7]),
    .I1(reg_sx[7]),
    .I2(n411_13) 
);
defparam n412_s1.INIT=8'hAC;
  LUT4 n412_s2 (
    .F(n412_5),
    .I0(n277_2),
    .I1(n296_1),
    .I2(n524_5),
    .I3(n410_13) 
);
defparam n412_s2.INIT=16'hAC00;
  LUT3 n412_s3 (
    .F(n412_6),
    .I0(n411_8),
    .I1(w_next_sx[7]),
    .I2(n412_7) 
);
defparam n412_s3.INIT=8'hB0;
  LUT3 n413_s1 (
    .F(n413_4),
    .I0(reg_dx[6]),
    .I1(reg_sx[6]),
    .I2(n411_13) 
);
defparam n413_s1.INIT=8'hAC;
  LUT4 n413_s2 (
    .F(n413_5),
    .I0(n278_2),
    .I1(n297_1),
    .I2(n524_5),
    .I3(n410_13) 
);
defparam n413_s2.INIT=16'hAC00;
  LUT3 n413_s3 (
    .F(n413_6),
    .I0(n411_8),
    .I1(w_next_sx[6]),
    .I2(n413_7) 
);
defparam n413_s3.INIT=8'hB0;
  LUT3 n414_s1 (
    .F(n414_4),
    .I0(reg_dx[5]),
    .I1(reg_sx[5]),
    .I2(n411_13) 
);
defparam n414_s1.INIT=8'hAC;
  LUT4 n414_s2 (
    .F(n414_5),
    .I0(n279_2),
    .I1(n298_1),
    .I2(n524_5),
    .I3(n410_13) 
);
defparam n414_s2.INIT=16'hAC00;
  LUT3 n414_s3 (
    .F(n414_6),
    .I0(n411_8),
    .I1(w_next_sx[5]),
    .I2(n414_7) 
);
defparam n414_s3.INIT=8'hB0;
  LUT3 n415_s1 (
    .F(n415_4),
    .I0(reg_dx[4]),
    .I1(reg_sx[4]),
    .I2(n411_13) 
);
defparam n415_s1.INIT=8'hAC;
  LUT4 n415_s2 (
    .F(n415_5),
    .I0(n280_2),
    .I1(n299_1),
    .I2(n524_5),
    .I3(n410_13) 
);
defparam n415_s2.INIT=16'hAC00;
  LUT3 n415_s3 (
    .F(n415_6),
    .I0(n411_8),
    .I1(w_next_sx[4]),
    .I2(n415_7) 
);
defparam n415_s3.INIT=8'hB0;
  LUT3 n416_s1 (
    .F(n416_4),
    .I0(reg_dx[3]),
    .I1(reg_sx[3]),
    .I2(n411_13) 
);
defparam n416_s1.INIT=8'hAC;
  LUT4 n416_s2 (
    .F(n416_5),
    .I0(n281_2),
    .I1(n300_1),
    .I2(n524_5),
    .I3(n410_13) 
);
defparam n416_s2.INIT=16'hAC00;
  LUT3 n416_s3 (
    .F(n416_6),
    .I0(n411_8),
    .I1(w_next_sx[3]),
    .I2(n416_7) 
);
defparam n416_s3.INIT=8'hB0;
  LUT3 n417_s2 (
    .F(n417_5),
    .I0(n417_9),
    .I1(w_next_sx[2]),
    .I2(n411_8) 
);
defparam n417_s2.INIT=8'hAC;
  LUT3 n417_s3 (
    .F(n417_6),
    .I0(reg_dx[2]),
    .I1(reg_sx[2]),
    .I2(n411_13) 
);
defparam n417_s3.INIT=8'hAC;
  LUT3 n418_s1 (
    .F(n418_4),
    .I0(reg_dx[1]),
    .I1(reg_sx[1]),
    .I2(n411_13) 
);
defparam n418_s1.INIT=8'hAC;
  LUT4 n418_s2 (
    .F(n418_5),
    .I0(n283_2),
    .I1(n302_1),
    .I2(n524_5),
    .I3(n410_13) 
);
defparam n418_s2.INIT=16'hAC00;
  LUT3 n418_s3 (
    .F(n418_6),
    .I0(n411_8),
    .I1(w_next_sx[1]),
    .I2(n418_7) 
);
defparam n418_s3.INIT=8'hB0;
  LUT3 n419_s1 (
    .F(n419_4),
    .I0(n419_6),
    .I1(w_next_sx[0]),
    .I2(n411_8) 
);
defparam n419_s1.INIT=8'hAC;
  LUT3 n419_s2 (
    .F(n419_5),
    .I0(reg_dx[0]),
    .I1(reg_sx[0]),
    .I2(n411_13) 
);
defparam n419_s2.INIT=8'hAC;
  LUT4 n524_s2 (
    .F(n524_5),
    .I0(ff_nx[6]),
    .I1(n1620_7),
    .I2(n524_6),
    .I3(n524_7) 
);
defparam n524_s2.INIT=16'h4000;
  LUT4 n622_s3 (
    .F(n622_6),
    .I0(w_next_sy[10]),
    .I1(reg_vram256k_mode),
    .I2(n622_8),
    .I3(n410_13) 
);
defparam n622_s3.INIT=16'h0F77;
  LUT4 n1111_s4 (
    .F(n1111_7),
    .I0(ff_dx_8_9),
    .I1(ff_maj),
    .I2(n1620_8),
    .I3(n1619_6) 
);
defparam n1111_s4.INIT=16'h008F;
  LUT4 n4244_s1 (
    .F(n4244_4),
    .I0(w_register_num[4]),
    .I1(w_register_num[3]),
    .I2(w_register_write),
    .I3(w_register_num[5]) 
);
defparam n4244_s1.INIT=16'h4000;
  LUT4 n1614_s3 (
    .F(n1614_6),
    .I0(n1614_9),
    .I1(n1620_8),
    .I2(n1559_2),
    .I3(n1619_6) 
);
defparam n1614_s3.INIT=16'h0777;
  LUT4 n1614_s4 (
    .F(n1614_7),
    .I0(reg_nx[9]),
    .I1(reg_nx[8]),
    .I2(n1618_6),
    .I3(n1614_10) 
);
defparam n1614_s4.INIT=16'h0100;
  LUT4 n1615_s3 (
    .F(n1615_6),
    .I0(reg_nx[8]),
    .I1(n1618_6),
    .I2(n1614_10),
    .I3(reg_nx[9]) 
);
defparam n1615_s3.INIT=16'hEF10;
  LUT4 n1615_s4 (
    .F(n1615_7),
    .I0(n1615_10),
    .I1(n1620_8),
    .I2(n1560_2),
    .I3(n1619_6) 
);
defparam n1615_s4.INIT=16'h0777;
  LUT4 n1616_s3 (
    .F(n1616_6),
    .I0(ff_nx[7]),
    .I1(n1616_13),
    .I2(ff_nx[8]),
    .I3(n1618_6) 
);
defparam n1616_s3.INIT=16'hB400;
  LUT4 n1616_s4 (
    .F(n1616_7),
    .I0(n1616_10),
    .I1(n1561_2),
    .I2(n1618_6),
    .I3(n417_7) 
);
defparam n1616_s4.INIT=16'h0C05;
  LUT3 n1616_s5 (
    .F(n1616_8),
    .I0(n1616_11),
    .I1(w_next_0_9),
    .I2(n411_13) 
);
defparam n1616_s5.INIT=8'h3A;
  LUT3 n1617_s4 (
    .F(n1617_7),
    .I0(n1619_6),
    .I1(n1562_2),
    .I2(n1617_14) 
);
defparam n1617_s4.INIT=8'h0D;
  LUT4 n1618_s3 (
    .F(n1618_6),
    .I0(ff_command[3]),
    .I1(ff_command[1]),
    .I2(ff_command[2]),
    .I3(ff_command[0]) 
);
defparam n1618_s3.INIT=16'h4000;
  LUT3 n1618_s4 (
    .F(n1618_7),
    .I0(n1618_14),
    .I1(n1563_2),
    .I2(n417_7) 
);
defparam n1618_s4.INIT=8'h3A;
  LUT4 n1618_s5 (
    .F(n1618_8),
    .I0(n1618_12),
    .I1(n1620_8),
    .I2(ff_start),
    .I3(n1618_14) 
);
defparam n1618_s5.INIT=16'h0777;
  LUT3 n1619_s3 (
    .F(n1619_6),
    .I0(ff_start),
    .I1(n1618_6),
    .I2(n417_7) 
);
defparam n1619_s3.INIT=8'h10;
  LUT4 n1619_s4 (
    .F(n1619_7),
    .I0(ff_nx[4]),
    .I1(n1620_7),
    .I2(ff_nx[5]),
    .I3(n1620_8) 
);
defparam n1619_s4.INIT=16'hB400;
  LUT3 n1619_s5 (
    .F(n1619_8),
    .I0(n1619_9),
    .I1(n411_13),
    .I2(n1614_18) 
);
defparam n1619_s5.INIT=8'h0D;
  LUT3 n1620_s3 (
    .F(n1620_6),
    .I0(n1620_9),
    .I1(n1565_2),
    .I2(n1614_18) 
);
defparam n1620_s3.INIT=8'hC5;
  LUT4 n1620_s4 (
    .F(n1620_7),
    .I0(ff_nx[0]),
    .I1(ff_nx[1]),
    .I2(ff_nx[2]),
    .I3(ff_nx[3]) 
);
defparam n1620_s4.INIT=16'h0001;
  LUT2 n1620_s5 (
    .F(n1620_8),
    .I0(ff_start),
    .I1(n1618_6) 
);
defparam n1620_s5.INIT=4'h4;
  LUT3 n1621_s3 (
    .F(n1621_6),
    .I0(n1621_8),
    .I1(n1566_2),
    .I2(n1614_18) 
);
defparam n1621_s3.INIT=8'hC5;
  LUT3 n1622_s3 (
    .F(n1622_6),
    .I0(n1622_8),
    .I1(n1567_2),
    .I2(n1614_18) 
);
defparam n1622_s3.INIT=8'hC5;
  LUT2 n1622_s4 (
    .F(n1622_7),
    .I0(ff_nx[0]),
    .I1(ff_nx[1]) 
);
defparam n1622_s4.INIT=4'h1;
  LUT4 n1623_s3 (
    .F(n1623_6),
    .I0(n1623_8),
    .I1(ff_nx[0]),
    .I2(ff_nx[1]),
    .I3(n1618_6) 
);
defparam n1623_s3.INIT=16'hC3AA;
  LUT3 n1624_s3 (
    .F(n1624_6),
    .I0(n1624_8),
    .I1(ff_nx[0]),
    .I2(n1618_6) 
);
defparam n1624_s3.INIT=8'hCA;
  LUT3 n1624_s4 (
    .F(n1624_7),
    .I0(n1624_9),
    .I1(w_next_0_9),
    .I2(n411_13) 
);
defparam n1624_s4.INIT=8'h3A;
  LUT4 n1710_s1 (
    .F(n1710_4),
    .I0(ff_ny[9]),
    .I1(n1746_11),
    .I2(n1710_6),
    .I3(ff_ny[10]) 
);
defparam n1710_s1.INIT=16'hBF40;
  LUT3 n1712_s1 (
    .F(n1712_4),
    .I0(ff_ny[7]),
    .I1(n1746_11),
    .I2(ff_ny[8]) 
);
defparam n1712_s1.INIT=8'hB4;
  LUT4 n1747_s2 (
    .F(n1747_5),
    .I0(ff_ny[4]),
    .I1(ff_ny[5]),
    .I2(n1749_5),
    .I3(ff_ny[6]) 
);
defparam n1747_s2.INIT=16'hEF10;
  LUT2 n1748_s2 (
    .F(n1748_5),
    .I0(ff_ny[4]),
    .I1(n1749_5) 
);
defparam n1748_s2.INIT=4'h4;
  LUT4 n1749_s2 (
    .F(n1749_5),
    .I0(ff_ny[0]),
    .I1(ff_ny[1]),
    .I2(ff_ny[2]),
    .I3(ff_ny[3]) 
);
defparam n1749_s2.INIT=16'h0001;
  LUT2 n1751_s2 (
    .F(n1751_5),
    .I0(ff_ny[0]),
    .I1(ff_ny[1]) 
);
defparam n1751_s2.INIT=4'h1;
  LUT3 n1809_s1 (
    .F(n1809_4),
    .I0(n1773_1),
    .I1(w_next_nyb[9]),
    .I2(ff_dx_8_9) 
);
defparam n1809_s1.INIT=8'hCA;
  LUT3 n1810_s1 (
    .F(n1810_4),
    .I0(n1774_1),
    .I1(w_next_nyb[8]),
    .I2(ff_dx_8_9) 
);
defparam n1810_s1.INIT=8'hCA;
  LUT3 n1811_s1 (
    .F(n1811_4),
    .I0(n1775_1),
    .I1(w_next_nyb[7]),
    .I2(ff_dx_8_9) 
);
defparam n1811_s1.INIT=8'hCA;
  LUT3 n1812_s1 (
    .F(n1812_4),
    .I0(n1776_1),
    .I1(w_next_nyb[6]),
    .I2(ff_dx_8_9) 
);
defparam n1812_s1.INIT=8'hCA;
  LUT3 n1813_s1 (
    .F(n1813_4),
    .I0(n1777_1),
    .I1(w_next_nyb[5]),
    .I2(ff_dx_8_9) 
);
defparam n1813_s1.INIT=8'hCA;
  LUT3 n1814_s1 (
    .F(n1814_4),
    .I0(n1778_1),
    .I1(w_next_nyb[4]),
    .I2(ff_dx_8_9) 
);
defparam n1814_s1.INIT=8'hCA;
  LUT3 n1815_s1 (
    .F(n1815_4),
    .I0(n1779_1),
    .I1(w_next_nyb[3]),
    .I2(ff_dx_8_9) 
);
defparam n1815_s1.INIT=8'hCA;
  LUT3 n1816_s1 (
    .F(n1816_4),
    .I0(n1780_1),
    .I1(w_next_nyb[2]),
    .I2(ff_dx_8_9) 
);
defparam n1816_s1.INIT=8'hCA;
  LUT3 n1817_s1 (
    .F(n1817_4),
    .I0(n1781_1),
    .I1(w_next_nyb[1]),
    .I2(ff_dx_8_9) 
);
defparam n1817_s1.INIT=8'hCA;
  LUT3 n1818_s1 (
    .F(n1818_4),
    .I0(n1782_1),
    .I1(w_next_nyb[0]),
    .I2(ff_dx_8_9) 
);
defparam n1818_s1.INIT=8'hCA;
  LUT4 n3134_s8 (
    .F(n3134_11),
    .I0(n3134_14),
    .I1(n3134_26),
    .I2(n3134_16),
    .I3(n2974_182) 
);
defparam n3134_s8.INIT=16'h0100;
  LUT4 n3134_s9 (
    .F(n3134_12),
    .I0(n3134_17),
    .I1(n3134_18),
    .I2(n3132_16),
    .I3(n3134_19) 
);
defparam n3134_s9.INIT=16'h7F00;
  LUT4 n3134_s10 (
    .F(n3134_13),
    .I0(reg_ext_command_mode),
    .I1(ff_command[2]),
    .I2(ff_command[3]),
    .I3(ff_command[1]) 
);
defparam n3134_s10.INIT=16'h31CF;
  LUT4 n3135_s6 (
    .F(n3135_9),
    .I0(n417_7),
    .I1(ff_state[0]),
    .I2(ff_state[1]),
    .I3(n3135_32) 
);
defparam n3135_s6.INIT=16'h1C00;
  LUT4 n3135_s7 (
    .F(n3135_10),
    .I0(n3135_14),
    .I1(n3135_15),
    .I2(n3135_16),
    .I3(n3135_17) 
);
defparam n3135_s7.INIT=16'h0700;
  LUT4 n3135_s8 (
    .F(n3135_11),
    .I0(n3135_18),
    .I1(n3135_38),
    .I2(n3135_20),
    .I3(n3122_13) 
);
defparam n3135_s8.INIT=16'hFE00;
  LUT4 n3135_s9 (
    .F(n3135_12),
    .I0(n3135_40),
    .I1(n3135_22),
    .I2(n3135_30),
    .I3(ff_start) 
);
defparam n3135_s9.INIT=16'h0FBB;
  LUT4 n3136_s6 (
    .F(n3136_9),
    .I0(ff_command[1]),
    .I1(reg_ext_command_mode),
    .I2(ff_command[0]),
    .I3(n3136_12) 
);
defparam n3136_s6.INIT=16'h7FF0;
  LUT4 n3136_s7 (
    .F(n3136_10),
    .I0(n3136_13),
    .I1(n3136_14),
    .I2(n3127_14),
    .I3(n3136_15) 
);
defparam n3136_s7.INIT=16'hEF00;
  LUT4 n3136_s8 (
    .F(n3136_11),
    .I0(n3136_16),
    .I1(n3136_17),
    .I2(n3136_18),
    .I3(n3122_13) 
);
defparam n3136_s8.INIT=16'h2F00;
  LUT4 n4397_s2 (
    .F(n4397_5),
    .I0(n4397_7),
    .I1(ff_state[3]),
    .I2(n4397_8),
    .I3(n2974_182) 
);
defparam n4397_s2.INIT=16'hB000;
  LUT2 n2974_s148 (
    .F(n2974_180),
    .I0(ff_state[0]),
    .I1(ff_state[3]) 
);
defparam n2974_s148.INIT=4'h8;
  LUT4 n2974_s149 (
    .F(n2974_181),
    .I0(n2974_184),
    .I1(ff_cache_vram_write),
    .I2(n3136_13),
    .I3(ff_state[3]) 
);
defparam n2974_s149.INIT=16'h000D;
  LUT2 n2974_s150 (
    .F(n2974_182),
    .I0(ff_state[4]),
    .I1(ff_state[5]) 
);
defparam n2974_s150.INIT=4'h4;
  LUT4 n2974_s151 (
    .F(n2974_183),
    .I0(ff_cache_vram_write),
    .I1(n3127_15),
    .I2(n3127_14),
    .I3(n2974_185) 
);
defparam n2974_s151.INIT=16'h8F00;
  LUT4 n2975_s103 (
    .F(n2975_109),
    .I0(n2975_113),
    .I1(ff_read_byte[7]),
    .I2(w_next_0_9),
    .I3(n2975_114) 
);
defparam n2975_s103.INIT=16'h0A03;
  LUT4 n2975_s104 (
    .F(n2975_110),
    .I0(n2975_115),
    .I1(w_status_color[7]),
    .I2(n2975_116),
    .I3(n2975_117) 
);
defparam n2975_s104.INIT=16'h3A00;
  LUT4 n2975_s105 (
    .F(n2975_111),
    .I0(ff_read_byte[7]),
    .I1(n2975_127),
    .I2(ff_color[7]),
    .I3(n2981_100) 
);
defparam n2975_s105.INIT=16'h0777;
  LUT4 n2976_s93 (
    .F(n2976_99),
    .I0(n2976_102),
    .I1(n2976_103),
    .I2(ff_logical_opration[2]),
    .I3(n2976_104) 
);
defparam n2976_s93.INIT=16'hC500;
  LUT4 n2976_s94 (
    .F(n2976_100),
    .I0(n2976_105),
    .I1(ff_read_byte[6]),
    .I2(w_next_0_9),
    .I3(n2975_114) 
);
defparam n2976_s94.INIT=16'h0A03;
  LUT4 n2976_s95 (
    .F(n2976_101),
    .I0(ff_read_byte[6]),
    .I1(n2975_127),
    .I2(ff_color[6]),
    .I3(n2981_100) 
);
defparam n2976_s95.INIT=16'h0777;
  LUT4 n2977_s93 (
    .F(n2977_99),
    .I0(n2977_101),
    .I1(n2977_102),
    .I2(n2975_131),
    .I3(w_next_0_9) 
);
defparam n2977_s93.INIT=16'h030A;
  LUT4 n2977_s94 (
    .F(n2977_100),
    .I0(ff_read_byte[5]),
    .I1(n2975_127),
    .I2(ff_color[5]),
    .I3(n2981_100) 
);
defparam n2977_s94.INIT=16'h0777;
  LUT4 n2978_s93 (
    .F(n2978_99),
    .I0(n2978_101),
    .I1(n2978_102),
    .I2(n2975_131),
    .I3(w_next_0_9) 
);
defparam n2978_s93.INIT=16'h0C0A;
  LUT4 n2978_s94 (
    .F(n2978_100),
    .I0(ff_read_byte[4]),
    .I1(n2975_127),
    .I2(ff_color[4]),
    .I3(n2981_100) 
);
defparam n2978_s94.INIT=16'h0777;
  LUT4 n2979_s93 (
    .F(n2979_99),
    .I0(n2975_113),
    .I1(ff_read_byte[3]),
    .I2(w_next_0_9),
    .I3(n2979_102) 
);
defparam n2979_s93.INIT=16'h030A;
  LUT3 n2979_s94 (
    .F(n2979_100),
    .I0(n2979_103),
    .I1(w_next_0_9),
    .I2(n2975_131) 
);
defparam n2979_s94.INIT=8'h07;
  LUT4 n2979_s95 (
    .F(n2979_101),
    .I0(ff_read_byte[3]),
    .I1(n2975_127),
    .I2(ff_color[3]),
    .I3(n2981_100) 
);
defparam n2979_s95.INIT=16'h0777;
  LUT4 n2980_s93 (
    .F(n2980_99),
    .I0(n2976_105),
    .I1(ff_read_byte[2]),
    .I2(w_next_0_9),
    .I3(n2979_102) 
);
defparam n2980_s93.INIT=16'h030A;
  LUT3 n2980_s94 (
    .F(n2980_100),
    .I0(n2980_102),
    .I1(w_next_0_9),
    .I2(n2975_131) 
);
defparam n2980_s94.INIT=8'h07;
  LUT4 n2980_s95 (
    .F(n2980_101),
    .I0(ff_read_byte[2]),
    .I1(n2975_127),
    .I2(ff_color[2]),
    .I3(n2981_100) 
);
defparam n2980_s95.INIT=16'h0777;
  LUT2 n2981_s94 (
    .F(n2981_100),
    .I0(ff_state[4]),
    .I1(ff_state[5]) 
);
defparam n2981_s94.INIT=4'h1;
  LUT4 n2981_s95 (
    .F(n2981_101),
    .I0(n2981_103),
    .I1(ff_read_byte[1]),
    .I2(n2981_104),
    .I3(n3132_16) 
);
defparam n2981_s95.INIT=16'hAC00;
  LUT4 n2981_s96 (
    .F(n2981_102),
    .I0(n2981_103),
    .I1(ff_read_byte[1]),
    .I2(n2981_105),
    .I3(n2974_182) 
);
defparam n2981_s96.INIT=16'hCA00;
  LUT4 n2982_s94 (
    .F(n2982_100),
    .I0(n2982_102),
    .I1(ff_read_byte[0]),
    .I2(n2981_104),
    .I3(n3132_16) 
);
defparam n2982_s94.INIT=16'hAC00;
  LUT4 n2982_s95 (
    .F(n2982_101),
    .I0(n2982_102),
    .I1(ff_read_byte[0]),
    .I2(n2981_105),
    .I3(n2974_182) 
);
defparam n2982_s95.INIT=16'hCA00;
  LUT4 n2986_s129 (
    .F(n2986_183),
    .I0(reg_command_high_speed_mode),
    .I1(n2986_187),
    .I2(ff_state[0]),
    .I3(n3136_13) 
);
defparam n2986_s129.INIT=16'h3A00;
  LUT4 n2986_s130 (
    .F(n2986_184),
    .I0(n2986_188),
    .I1(ff_state[0]),
    .I2(n2986_206),
    .I3(n3136_16) 
);
defparam n2986_s130.INIT=16'h4F00;
  LUT4 n2986_s131 (
    .F(n2986_185),
    .I0(n2986_204),
    .I1(n2986_187),
    .I2(n2986_208),
    .I3(n2986_192) 
);
defparam n2986_s131.INIT=16'h0700;
  LUT4 n2986_s132 (
    .F(n2986_186),
    .I0(n2986_193),
    .I1(n2986_202),
    .I2(n2986_195),
    .I3(ff_start) 
);
defparam n2986_s132.INIT=16'hB0BB;
  LUT4 n2992_s118 (
    .F(n2992_134),
    .I0(ff_wait_count[5]),
    .I1(ff_wait_counter[7]),
    .I2(n2992_142),
    .I3(ff_state[0]) 
);
defparam n2992_s118.INIT=16'hC355;
  LUT2 n2992_s119 (
    .F(n2992_135),
    .I0(ff_state[4]),
    .I1(ff_state[5]) 
);
defparam n2992_s119.INIT=4'h8;
  LUT4 n2992_s120 (
    .F(n2992_136),
    .I0(ff_state[2]),
    .I1(ff_state[5]),
    .I2(n2992_144),
    .I3(n3136_16) 
);
defparam n2992_s120.INIT=16'h0001;
  LUT2 n2993_s106 (
    .F(n2993_124),
    .I0(ff_wait_counter[5]),
    .I1(n2993_128) 
);
defparam n2993_s106.INIT=4'h4;
  LUT4 n2994_s105 (
    .F(n2994_121),
    .I0(ff_wait_count[5]),
    .I1(ff_wait_counter[5]),
    .I2(n2993_128),
    .I3(ff_state[0]) 
);
defparam n2994_s105.INIT=16'hC355;
  LUT2 n2997_s106 (
    .F(n2997_124),
    .I0(ff_wait_counter[0]),
    .I1(ff_wait_counter[1]) 
);
defparam n2997_s106.INIT=4'h1;
  LUT3 n3004_s132 (
    .F(n3004_136),
    .I0(ff_sy[17]),
    .I1(ff_sy[16]),
    .I2(w_address_s_pre_17_5) 
);
defparam n3004_s132.INIT=8'hAC;
  LUT4 n3004_s133 (
    .F(n3004_137),
    .I0(n3004_139),
    .I1(ff_sx[9]),
    .I2(n3003_156),
    .I3(n3004_140) 
);
defparam n3004_s133.INIT=16'h0C0A;
  LUT4 n3004_s134 (
    .F(n3004_138),
    .I0(n3004_141),
    .I1(n3004_142),
    .I2(n3003_156),
    .I3(n566_31) 
);
defparam n3004_s134.INIT=16'h30AF;
  LUT3 n3005_s132 (
    .F(n3005_136),
    .I0(ff_sy[15]),
    .I1(ff_sy[16]),
    .I2(w_address_s_pre_17_5) 
);
defparam n3005_s132.INIT=8'hCA;
  LUT4 n3005_s133 (
    .F(n3005_137),
    .I0(n3004_141),
    .I1(n3005_138),
    .I2(n3003_156),
    .I3(n566_31) 
);
defparam n3005_s133.INIT=16'h5F30;
  LUT3 n3006_s132 (
    .F(n3006_136),
    .I0(ff_sy[14]),
    .I1(ff_sy[15]),
    .I2(w_address_s_pre_17_5) 
);
defparam n3006_s132.INIT=8'hCA;
  LUT4 n3006_s133 (
    .F(n3006_137),
    .I0(n3005_138),
    .I1(n3006_138),
    .I2(n3003_156),
    .I3(n566_31) 
);
defparam n3006_s133.INIT=16'h5F30;
  LUT3 n3007_s132 (
    .F(n3007_136),
    .I0(ff_sy[13]),
    .I1(ff_sy[14]),
    .I2(w_address_s_pre_17_5) 
);
defparam n3007_s132.INIT=8'hCA;
  LUT4 n3007_s133 (
    .F(n3007_137),
    .I0(n3006_138),
    .I1(n3007_138),
    .I2(n3003_156),
    .I3(n566_31) 
);
defparam n3007_s133.INIT=16'h5F30;
  LUT3 n3008_s132 (
    .F(n3008_136),
    .I0(ff_sy[12]),
    .I1(ff_sy[13]),
    .I2(w_address_s_pre_17_5) 
);
defparam n3008_s132.INIT=8'hCA;
  LUT4 n3008_s133 (
    .F(n3008_137),
    .I0(n3007_138),
    .I1(n3008_138),
    .I2(n3003_156),
    .I3(n566_31) 
);
defparam n3008_s133.INIT=16'h5F30;
  LUT3 n3009_s132 (
    .F(n3009_136),
    .I0(ff_sy[11]),
    .I1(ff_sy[12]),
    .I2(w_address_s_pre_17_5) 
);
defparam n3009_s132.INIT=8'hCA;
  LUT4 n3009_s133 (
    .F(n3009_137),
    .I0(n3008_138),
    .I1(n3009_138),
    .I2(n3003_156),
    .I3(n566_31) 
);
defparam n3009_s133.INIT=16'h5F30;
  LUT3 n3010_s132 (
    .F(n3010_136),
    .I0(ff_sy[10]),
    .I1(ff_sy[11]),
    .I2(w_address_s_pre_17_5) 
);
defparam n3010_s132.INIT=8'hCA;
  LUT4 n3010_s133 (
    .F(n3010_137),
    .I0(n3009_138),
    .I1(n3010_138),
    .I2(n3003_156),
    .I3(n566_31) 
);
defparam n3010_s133.INIT=16'h5F30;
  LUT3 n3011_s132 (
    .F(n3011_136),
    .I0(ff_sy[9]),
    .I1(ff_sy[10]),
    .I2(w_address_s_pre_17_5) 
);
defparam n3011_s132.INIT=8'hCA;
  LUT4 n3011_s133 (
    .F(n3011_137),
    .I0(n3010_138),
    .I1(n3011_138),
    .I2(n3003_156),
    .I3(n566_31) 
);
defparam n3011_s133.INIT=16'h5F30;
  LUT4 n3012_s132 (
    .F(n3012_136),
    .I0(ff_sy[8]),
    .I1(ff_sy[9]),
    .I2(n3003_156),
    .I3(w_address_s_pre_17_5) 
);
defparam n3012_s132.INIT=16'h0305;
  LUT4 n3012_s133 (
    .F(n3012_137),
    .I0(n3011_138),
    .I1(n3003_156),
    .I2(n3012_138),
    .I3(n566_31) 
);
defparam n3012_s133.INIT=16'h77F0;
  LUT4 n3013_s132 (
    .F(n3013_136),
    .I0(n3013_138),
    .I1(ff_sy[8]),
    .I2(n3003_156),
    .I3(w_address_s_pre_17_5) 
);
defparam n3013_s132.INIT=16'h0C0A;
  LUT3 n3013_s133 (
    .F(n3013_137),
    .I0(n3013_139),
    .I1(n3012_138),
    .I2(n566_31) 
);
defparam n3013_s133.INIT=8'hC5;
  LUT2 n3014_s132 (
    .F(n3014_136),
    .I0(n566_31),
    .I1(n3003_156) 
);
defparam n3014_s132.INIT=4'h1;
  LUT3 n3014_s133 (
    .F(n3014_137),
    .I0(n3014_139),
    .I1(ff_sx[14]),
    .I2(n3014_140) 
);
defparam n3014_s133.INIT=8'hAC;
  LUT4 n3014_s134 (
    .F(n3014_138),
    .I0(n3015_136),
    .I1(n3013_139),
    .I2(n3013_136),
    .I3(n566_31) 
);
defparam n3014_s134.INIT=16'h030A;
  LUT4 n3015_s132 (
    .F(n3015_136),
    .I0(n3014_140),
    .I1(ff_dx[6]),
    .I2(n3003_156),
    .I3(n3015_139) 
);
defparam n3015_s132.INIT=16'hB000;
  LUT3 n3015_s134 (
    .F(n3015_138),
    .I0(n3015_140),
    .I1(n3015_141),
    .I2(n3003_156) 
);
defparam n3015_s134.INIT=8'hCA;
  LUT3 n3016_s132 (
    .F(n3016_136),
    .I0(n3016_137),
    .I1(n3016_138),
    .I2(n3003_156) 
);
defparam n3016_s132.INIT=8'hCA;
  LUT3 n3017_s132 (
    .F(n3017_136),
    .I0(n3017_137),
    .I1(n3003_156),
    .I2(n3018_136) 
);
defparam n3017_s132.INIT=8'h07;
  LUT4 n3018_s132 (
    .F(n3018_136),
    .I0(n3018_139),
    .I1(ff_sx[11]),
    .I2(n3003_156),
    .I3(n3014_140) 
);
defparam n3018_s132.INIT=16'h0A0C;
  LUT4 n3018_s133 (
    .F(n3018_137),
    .I0(n3018_140),
    .I1(n3017_137),
    .I2(n3003_156),
    .I3(n566_31) 
);
defparam n3018_s133.INIT=16'hC0AF;
  LUT3 n3018_s134 (
    .F(n3018_138),
    .I0(n3018_141),
    .I1(ff_sx[10]),
    .I2(n3014_140) 
);
defparam n3018_s134.INIT=8'hAC;
  LUT4 n3019_s132 (
    .F(n3019_136),
    .I0(n3019_138),
    .I1(ff_sx[9]),
    .I2(n3003_156),
    .I3(n3014_140) 
);
defparam n3019_s132.INIT=16'h0A03;
  LUT4 n3019_s133 (
    .F(n3019_137),
    .I0(n3018_140),
    .I1(n3003_156),
    .I2(n3019_139),
    .I3(n566_31) 
);
defparam n3019_s133.INIT=16'h77F0;
  LUT4 n3020_s132 (
    .F(n3020_136),
    .I0(n3004_142),
    .I1(n3003_156),
    .I2(n3019_139),
    .I3(n566_31) 
);
defparam n3020_s132.INIT=16'hF0BB;
  LUT4 n3031_s136 (
    .F(n3031_164),
    .I0(n3031_167),
    .I1(ff_state[0]),
    .I2(n3031_168),
    .I3(ff_state[3]) 
);
defparam n3031_s136.INIT=16'hF0EE;
  LUT4 n3031_s138 (
    .F(n3031_166),
    .I0(n3031_170),
    .I1(n3031_174),
    .I2(ff_state[4]),
    .I3(ff_state[5]) 
);
defparam n3031_s138.INIT=16'h00EF;
  LUT2 n3032_s126 (
    .F(n3032_150),
    .I0(ff_state[3]),
    .I1(ff_state[2]) 
);
defparam n3032_s126.INIT=4'h4;
  LUT4 n3032_s127 (
    .F(n3032_151),
    .I0(ff_state[1]),
    .I1(n3032_153),
    .I2(n3032_154),
    .I3(n3032_155) 
);
defparam n3032_s127.INIT=16'h4F00;
  LUT4 n3032_s128 (
    .F(n3032_152),
    .I0(n3032_156),
    .I1(n3032_163),
    .I2(n3032_158),
    .I3(n3132_16) 
);
defparam n3032_s128.INIT=16'h0100;
  LUT4 n3033_s132 (
    .F(n3033_160),
    .I0(n3033_163),
    .I1(ff_state[3]),
    .I2(ff_state[2]),
    .I3(n3123_13) 
);
defparam n3033_s132.INIT=16'hF400;
  LUT4 n3033_s133 (
    .F(n3033_161),
    .I0(ff_state[1]),
    .I1(ff_state[2]),
    .I2(ff_state[0]),
    .I3(ff_state[3]) 
);
defparam n3033_s133.INIT=16'hDC30;
  LUT4 n3033_s134 (
    .F(n3033_162),
    .I0(n3033_164),
    .I1(ff_state[2]),
    .I2(n3132_16),
    .I3(n3028_85) 
);
defparam n3033_s134.INIT=16'h00BF;
  LUT3 n3034_s147 (
    .F(n3034_175),
    .I0(n3034_176),
    .I1(n3034_179),
    .I2(ff_state[4]) 
);
defparam n3034_s147.INIT=8'h3A;
  LUT4 n3035_s113 (
    .F(n3035_117),
    .I0(ff_state[2]),
    .I1(ff_state[0]),
    .I2(n3035_126),
    .I3(n3035_128) 
);
defparam n3035_s113.INIT=16'h0B00;
  LUT3 ff_sx_17_s4 (
    .F(ff_sx_17_9),
    .I0(ff_cache_vram_valid),
    .I1(w_status_command_execute),
    .I2(ff_count_valid) 
);
defparam ff_sx_17_s4.INIT=8'h40;
  LUT4 ff_dy_10_s5 (
    .F(ff_dy_10_9),
    .I0(ff_dy_10_10),
    .I1(n417_7),
    .I2(n1618_6),
    .I3(ff_sx_17_9) 
);
defparam ff_dy_10_s5.INIT=16'h5300;
  LUT4 ff_ny_10_s4 (
    .F(ff_ny_10_8),
    .I0(n417_7),
    .I1(ff_ny_10_11),
    .I2(ff_start),
    .I3(n1618_6) 
);
defparam ff_ny_10_s4.INIT=16'h00F4;
  LUT2 ff_read_color_s4 (
    .F(ff_read_color_9),
    .I0(n1130_50),
    .I1(n1232_20) 
);
defparam ff_read_color_s4.INIT=4'h8;
  LUT4 ff_bit_count_2_s5 (
    .F(ff_bit_count_2_9),
    .I0(w_status_transfer_ready),
    .I1(ff_state[5]),
    .I2(ff_state[2]),
    .I3(ff_state[0]) 
);
defparam ff_bit_count_2_s5.INIT=16'hEFF3;
  LUT2 ff_bit_count_2_s6 (
    .F(ff_bit_count_2_10),
    .I0(ff_state[4]),
    .I1(ff_state[3]) 
);
defparam ff_bit_count_2_s6.INIT=4'h4;
  LUT3 ff_bit_count_2_s7 (
    .F(ff_bit_count_2_11),
    .I0(ff_cache_vram_valid),
    .I1(ff_start),
    .I2(ff_reset_n2_1) 
);
defparam ff_bit_count_2_s7.INIT=8'h10;
  LUT4 n3122_s5 (
    .F(n3122_11),
    .I0(n3122_28),
    .I1(n2981_100),
    .I2(n3122_15),
    .I3(n3122_16) 
);
defparam n3122_s5.INIT=16'h0700;
  LUT4 ff_source_7_s4 (
    .F(ff_source_7_8),
    .I0(ff_state[4]),
    .I1(ff_source_7_13),
    .I2(ff_state[5]),
    .I3(ff_xsel_1_17) 
);
defparam ff_source_7_s4.INIT=16'h00F1;
  LUT2 ff_source_7_s5 (
    .F(ff_source_7_9),
    .I0(n3035_128),
    .I1(ff_source_7_11) 
);
defparam ff_source_7_s5.INIT=4'h4;
  LUT4 ff_dx_8_s4 (
    .F(ff_dx_8_9),
    .I0(ff_dx_8_10),
    .I1(ff_dx_8_11),
    .I2(ff_dx_8_12),
    .I3(n1877_9) 
);
defparam ff_dx_8_s4.INIT=16'h7F00;
  LUT4 ff_cache_vram_wdata_7_s9 (
    .F(ff_cache_vram_wdata_7_13),
    .I0(n3123_13),
    .I1(ff_source_7_13),
    .I2(ff_state[2]),
    .I3(ff_state[3]) 
);
defparam ff_cache_vram_wdata_7_s9.INIT=16'hCA00;
  LUT4 ff_cache_vram_wdata_7_s10 (
    .F(ff_cache_vram_wdata_7_14),
    .I0(ff_state[5]),
    .I1(ff_state[2]),
    .I2(ff_state[1]),
    .I3(ff_cache_vram_wdata_7_16) 
);
defparam ff_cache_vram_wdata_7_s10.INIT=16'hA82A;
  LUT4 ff_cache_vram_wdata_7_s11 (
    .F(ff_cache_vram_wdata_7_15),
    .I0(n2975_129),
    .I1(ff_cache_vram_wdata_7_17),
    .I2(ff_state[0]),
    .I3(ff_cache_vram_wdata_7_18) 
);
defparam ff_cache_vram_wdata_7_s11.INIT=16'h7D00;
  LUT4 ff_state_5_s7 (
    .F(ff_state_5_12),
    .I0(ff_state_5_25),
    .I1(ff_state_5_27),
    .I2(ff_cache_vram_valid),
    .I3(ff_start) 
);
defparam ff_state_5_s7.INIT=16'h00F4;
  LUT4 ff_state_5_s8 (
    .F(ff_state_5_13),
    .I0(ff_state_5_16),
    .I1(n3136_13),
    .I2(ff_state_5_23),
    .I3(ff_state_5_18) 
);
defparam ff_state_5_s8.INIT=16'hF400;
  LUT4 ff_state_0_s7 (
    .F(ff_state_0_12),
    .I0(ff_state_0_15),
    .I1(ff_state_5_27),
    .I2(ff_cache_vram_valid),
    .I3(ff_start) 
);
defparam ff_state_0_s7.INIT=16'h00F8;
  LUT4 ff_cache_flush_start_s7 (
    .F(ff_cache_flush_start_12),
    .I0(ff_cache_flush_start_15),
    .I1(ff_cache_flush_start_16),
    .I2(n3032_156),
    .I3(n2992_135) 
);
defparam ff_cache_flush_start_s7.INIT=16'hD000;
  LUT4 ff_cache_flush_start_s9 (
    .F(ff_cache_flush_start_14),
    .I0(ff_cache_flush_start_18),
    .I1(ff_cache_flush_start_19),
    .I2(n2981_100),
    .I3(ff_cache_vram_valid) 
);
defparam ff_cache_flush_start_s9.INIT=16'h004F;
  LUT4 ff_wait_count_5_s8 (
    .F(ff_wait_count_5_13),
    .I0(ff_wait_count_5_16),
    .I1(n2986_187),
    .I2(ff_bit_count_2_10),
    .I3(ff_wait_count_5_17) 
);
defparam ff_wait_count_5_s8.INIT=16'hD000;
  LUT4 ff_wait_count_5_s9 (
    .F(ff_wait_count_5_14),
    .I0(n3032_163),
    .I1(n3122_28),
    .I2(ff_wait_count_5_18),
    .I3(n2981_100) 
);
defparam ff_wait_count_5_s9.INIT=16'hFE00;
  LUT2 ff_wait_count_5_s10 (
    .F(ff_wait_count_5_15),
    .I0(ff_state[5]),
    .I1(ff_source_7_11) 
);
defparam ff_wait_count_5_s10.INIT=4'h4;
  LUT4 ff_wait_counter_7_s11 (
    .F(ff_wait_counter_7_15),
    .I0(w_cache_vram_rdata_en),
    .I1(ff_wait_counter_7_17),
    .I2(ff_state[0]),
    .I3(ff_wait_counter_7_18) 
);
defparam ff_wait_counter_7_s11.INIT=16'h00F8;
  LUT4 ff_wait_counter_7_s12 (
    .F(ff_wait_counter_7_16),
    .I0(ff_wait_counter_7_19),
    .I1(n3132_16),
    .I2(ff_wait_counter_7_20),
    .I3(ff_wait_counter_7_21) 
);
defparam ff_wait_counter_7_s12.INIT=16'h0B00;
  LUT4 ff_next_state_2_s10 (
    .F(ff_next_state_2_14),
    .I0(ff_next_state_2_15),
    .I1(ff_next_state_2_16),
    .I2(ff_next_state_2_22),
    .I3(ff_next_state_2_18) 
);
defparam ff_next_state_2_s10.INIT=16'h0E00;
  LUT4 ff_cache_vram_valid_s11 (
    .F(ff_cache_vram_valid_16),
    .I0(ff_cache_vram_valid_29),
    .I1(n2974_182),
    .I2(ff_wait_count_5_14),
    .I3(ff_cache_vram_address_17_22) 
);
defparam ff_cache_vram_valid_s11.INIT=16'h0007;
  LUT4 ff_cache_vram_valid_s12 (
    .F(ff_cache_vram_valid_17),
    .I0(ff_cache_vram_valid_27),
    .I1(n2975_127),
    .I2(ff_cache_vram_valid_25),
    .I3(ff_cache_vram_valid_21) 
);
defparam ff_cache_vram_valid_s12.INIT=16'h0B00;
  LUT4 ff_next_state_5_s14 (
    .F(ff_next_state_5_18),
    .I0(ff_next_state_5_19),
    .I1(n2975_129),
    .I2(n3136_13),
    .I3(ff_next_state_2_14) 
);
defparam ff_next_state_5_s14.INIT=16'hBF00;
  LUT4 ff_count_valid_s12 (
    .F(ff_count_valid_17),
    .I0(n2986_187),
    .I1(ff_state[0]),
    .I2(ff_read_color),
    .I3(ff_count_valid_28) 
);
defparam ff_count_valid_s12.INIT=16'hEF00;
  LUT4 ff_count_valid_s13 (
    .F(ff_count_valid_18),
    .I0(ff_count_valid_20),
    .I1(ff_count_valid_26),
    .I2(ff_state[5]),
    .I3(ff_count_valid_22) 
);
defparam ff_count_valid_s13.INIT=16'h3A00;
  LUT4 ff_cache_vram_write_s15 (
    .F(ff_cache_vram_write_19),
    .I0(ff_cache_vram_write_20),
    .I1(ff_source_7_13),
    .I2(ff_cache_vram_write_21),
    .I3(ff_cache_vram_address_17_23) 
);
defparam ff_cache_vram_write_s15.INIT=16'hE000;
  LUT4 ff_next_state_0_s14 (
    .F(ff_next_state_0_18),
    .I0(n4397_8),
    .I1(ff_next_state_0_23),
    .I2(ff_next_state_0_20),
    .I3(ff_next_state_0_21) 
);
defparam ff_next_state_0_s14.INIT=16'h001F;
  LUT4 n3030_s135 (
    .F(n3030_163),
    .I0(ff_next_state[4]),
    .I1(n3031_169),
    .I2(ff_state[0]),
    .I3(n3030_165) 
);
defparam n3030_s135.INIT=16'h00BF;
  LUT4 n3030_s136 (
    .F(n3030_164),
    .I0(ff_next_state[4]),
    .I1(reg_command_high_speed_mode),
    .I2(n3032_150),
    .I3(n3030_166) 
);
defparam n3030_s136.INIT=16'h4000;
  LUT3 n2244_s3 (
    .F(n2244_8),
    .I0(n2244_9),
    .I1(n2228_9),
    .I2(n566_31) 
);
defparam n2244_s3.INIT=8'hCA;
  LUT3 n2243_s3 (
    .F(n2243_8),
    .I0(n2243_9),
    .I1(n2227_9),
    .I2(n566_31) 
);
defparam n2243_s3.INIT=8'hCA;
  LUT2 n2242_s3 (
    .F(n2242_8),
    .I0(reg_screen_mode[2]),
    .I1(n2043_7) 
);
defparam n2242_s3.INIT=4'h8;
  LUT2 n2242_s4 (
    .F(n2242_9),
    .I0(ff_xsel[0]),
    .I1(n566_31) 
);
defparam n2242_s4.INIT=4'h1;
  LUT4 n1989_s5 (
    .F(n1989_10),
    .I0(ff_color_7_13),
    .I1(ff_command[3]),
    .I2(n4397_5),
    .I3(n4397_11) 
);
defparam n1989_s5.INIT=16'h0C05;
  LUT2 n427_s3 (
    .F(n427_8),
    .I0(ff_start),
    .I1(n410_13) 
);
defparam n427_s3.INIT=4'h4;
  LUT3 n410_s3 (
    .F(n410_8),
    .I0(n410_15),
    .I1(n417_7),
    .I2(w_next_sx[9]) 
);
defparam n410_s3.INIT=8'hE0;
  LUT3 n410_s4 (
    .F(n410_9),
    .I0(n275_2),
    .I1(n294_1),
    .I2(n524_5) 
);
defparam n410_s4.INIT=8'hAC;
  LUT4 n3132_s10 (
    .F(n3132_15),
    .I0(n3132_19),
    .I1(n2986_187),
    .I2(n3132_43),
    .I3(n3132_21) 
);
defparam n3132_s10.INIT=16'h000E;
  LUT2 n3132_s11 (
    .F(n3132_16),
    .I0(ff_state[5]),
    .I1(ff_state[4]) 
);
defparam n3132_s11.INIT=4'h4;
  LUT4 n3132_s12 (
    .F(n3132_17),
    .I0(n3132_22),
    .I1(n3132_39),
    .I2(n3132_24),
    .I3(n2974_182) 
);
defparam n3132_s12.INIT=16'h1F00;
  LUT4 n3131_s10 (
    .F(n3131_15),
    .I0(n2986_187),
    .I1(ff_state[2]),
    .I2(ff_state[1]),
    .I3(ff_state[0]) 
);
defparam n3131_s10.INIT=16'h3FC8;
  LUT4 n3131_s11 (
    .F(n3131_16),
    .I0(n3131_19),
    .I1(n3131_20),
    .I2(n3131_21),
    .I3(n3132_16) 
);
defparam n3131_s11.INIT=16'hFE00;
  LUT4 n3131_s12 (
    .F(n3131_17),
    .I0(n3131_22),
    .I1(n417_7),
    .I2(ff_cache_vram_valid_25),
    .I3(n3131_34) 
);
defparam n3131_s12.INIT=16'hEF00;
  LUT2 n3127_s9 (
    .F(n3127_14),
    .I0(ff_state[3]),
    .I1(ff_state[4]) 
);
defparam n3127_s9.INIT=4'h1;
  LUT4 n3127_s10 (
    .F(n3127_15),
    .I0(n2043_7),
    .I1(n3031_167),
    .I2(ff_dx[8]),
    .I3(ff_state[0]) 
);
defparam n3127_s10.INIT=16'h1000;
  LUT4 n3124_s12 (
    .F(n3124_17),
    .I0(n3124_19),
    .I1(n3124_20),
    .I2(n3124_26),
    .I3(ff_state[5]) 
);
defparam n3124_s12.INIT=16'h0FEE;
  LUT2 n3124_s13 (
    .F(n3124_18),
    .I0(ff_cache_vram_valid),
    .I1(ff_start) 
);
defparam n3124_s13.INIT=4'h1;
  LUT2 n3123_s8 (
    .F(n3123_13),
    .I0(ff_state[0]),
    .I1(ff_state[1]) 
);
defparam n3123_s8.INIT=4'h4;
  LUT4 n3123_s9 (
    .F(n3123_14),
    .I0(ff_next_state[1]),
    .I1(ff_next_state[2]),
    .I2(ff_next_state[3]),
    .I3(n3123_15) 
);
defparam n3123_s9.INIT=16'h8000;
  LUT3 n3122_s6 (
    .F(n3122_12),
    .I0(n3122_17),
    .I1(n3122_18),
    .I2(n3122_19) 
);
defparam n3122_s6.INIT=8'h80;
  LUT2 n3122_s7 (
    .F(n3122_13),
    .I0(ff_start),
    .I1(ff_state[5]) 
);
defparam n3122_s7.INIT=4'h1;
  LUT4 n3121_s13 (
    .F(n3121_18),
    .I0(ff_eq),
    .I1(ff_state[3]),
    .I2(n3122_12),
    .I3(n3121_28) 
);
defparam n3121_s13.INIT=16'hEF00;
  LUT4 n3121_s15 (
    .F(n3121_20),
    .I0(n3121_23),
    .I1(n3121_24),
    .I2(n3127_14),
    .I3(ff_state_5_18) 
);
defparam n3121_s15.INIT=16'h3500;
  LUT4 n3029_s153 (
    .F(n3029_181),
    .I0(n3029_183),
    .I1(n3029_184),
    .I2(n3029_187),
    .I3(ff_state[3]) 
);
defparam n3029_s153.INIT=16'h0305;
  LUT4 n3029_s154 (
    .F(n3029_182),
    .I0(reg_command_high_speed_mode),
    .I1(ff_next_state[5]),
    .I2(ff_state[2]),
    .I3(n3034_179) 
);
defparam n3029_s154.INIT=16'h8F00;
  LUT4 ff_xsel_1_s12 (
    .F(ff_xsel_1_16),
    .I0(n3032_153),
    .I1(n3135_32),
    .I2(ff_state[5]),
    .I3(ff_xsel_1_19) 
);
defparam ff_xsel_1_s12.INIT=16'h000B;
  LUT4 ff_xsel_1_s13 (
    .F(ff_xsel_1_17),
    .I0(ff_state_0_15),
    .I1(ff_xsel_1_20),
    .I2(ff_state[3]),
    .I3(n2974_182) 
);
defparam ff_xsel_1_s13.INIT=16'hCA00;
  LUT3 ff_xsel_1_s14 (
    .F(ff_xsel_1_18),
    .I0(ff_xsel_1_24),
    .I1(ff_xsel_1_26),
    .I2(ff_cache_flush_start_22) 
);
defparam ff_xsel_1_s14.INIT=8'h10;
  LUT2 ff_cache_vram_address_17_s18 (
    .F(ff_cache_vram_address_17_22),
    .I0(n3135_15),
    .I1(ff_next_state_1_21) 
);
defparam ff_cache_vram_address_17_s18.INIT=4'h8;
  LUT4 ff_cache_vram_address_17_s19 (
    .F(ff_cache_vram_address_17_23),
    .I0(w_status_transfer_ready),
    .I1(ff_state[0]),
    .I2(ff_next_state_1_21),
    .I3(ff_cache_vram_wdata_7_18) 
);
defparam ff_cache_vram_address_17_s19.INIT=16'h7F00;
  LUT3 ff_cache_vram_address_17_s20 (
    .F(ff_cache_vram_address_17_24),
    .I0(ff_cache_vram_address_17_25),
    .I1(ff_cache_vram_address_17_26),
    .I2(ff_cache_vram_address_17_27) 
);
defparam ff_cache_vram_address_17_s20.INIT=8'h10;
  LUT4 ff_state_3_s9 (
    .F(ff_state_3_14),
    .I0(ff_state[1]),
    .I1(ff_next_state[3]),
    .I2(ff_state_3_15),
    .I3(ff_state_3_18) 
);
defparam ff_state_3_s9.INIT=16'hF400;
  LUT2 n3003_s148 (
    .F(n3003_153),
    .I0(ff_state[1]),
    .I1(ff_state[0]) 
);
defparam n3003_s148.INIT=4'h4;
  LUT4 n3003_s149 (
    .F(n3003_154),
    .I0(ff_state[1]),
    .I1(ff_state[0]),
    .I2(ff_state[3]),
    .I3(ff_state[2]) 
);
defparam n3003_s149.INIT=16'h3DC3;
  LUT3 w_next_0_s3 (
    .F(w_next_0_6),
    .I0(reg_screen_mode[0]),
    .I1(reg_screen_mode[1]),
    .I2(reg_screen_mode[2]) 
);
defparam w_next_0_s3.INIT=8'h10;
  LUT2 w_next_0_s4 (
    .F(w_next_0_7),
    .I0(reg_screen_mode[3]),
    .I1(reg_screen_mode[4]) 
);
defparam w_next_0_s4.INIT=4'h8;
  LUT3 n411_s5 (
    .F(n411_8),
    .I0(n417_7),
    .I1(n410_13),
    .I2(n410_15) 
);
defparam n411_s5.INIT=8'h0D;
  LUT4 n411_s6 (
    .F(n411_9),
    .I0(n417_7),
    .I1(n411_4),
    .I2(n417_8),
    .I3(ff_start) 
);
defparam n411_s6.INIT=16'h00BF;
  LUT4 n412_s4 (
    .F(n412_7),
    .I0(n417_7),
    .I1(n412_4),
    .I2(n417_8),
    .I3(ff_start) 
);
defparam n412_s4.INIT=16'h00BF;
  LUT4 n413_s4 (
    .F(n413_7),
    .I0(n417_7),
    .I1(n413_4),
    .I2(n417_8),
    .I3(ff_start) 
);
defparam n413_s4.INIT=16'h00BF;
  LUT4 n414_s4 (
    .F(n414_7),
    .I0(n417_7),
    .I1(n414_4),
    .I2(n417_8),
    .I3(ff_start) 
);
defparam n414_s4.INIT=16'h00BF;
  LUT4 n415_s4 (
    .F(n415_7),
    .I0(n417_7),
    .I1(n415_4),
    .I2(n417_8),
    .I3(ff_start) 
);
defparam n415_s4.INIT=16'h00BF;
  LUT4 n416_s4 (
    .F(n416_7),
    .I0(n417_7),
    .I1(n416_4),
    .I2(n417_8),
    .I3(ff_start) 
);
defparam n416_s4.INIT=16'h00BF;
  LUT3 n417_s4 (
    .F(n417_7),
    .I0(n524_5),
    .I1(n417_10),
    .I2(n417_11) 
);
defparam n417_s4.INIT=8'h01;
  LUT2 n417_s5 (
    .F(n417_8),
    .I0(n410_13),
    .I1(n410_15) 
);
defparam n417_s5.INIT=4'h1;
  LUT4 n417_s6 (
    .F(n417_9),
    .I0(n282_2),
    .I1(n301_1),
    .I2(n524_5),
    .I3(n410_13) 
);
defparam n417_s6.INIT=16'hAC00;
  LUT4 n418_s4 (
    .F(n418_7),
    .I0(n417_7),
    .I1(n418_4),
    .I2(n417_8),
    .I3(ff_start) 
);
defparam n418_s4.INIT=16'h00BF;
  LUT4 n419_s3 (
    .F(n419_6),
    .I0(n284_2),
    .I1(n303_1),
    .I2(n524_5),
    .I3(n410_13) 
);
defparam n419_s3.INIT=16'hAC00;
  LUT2 n524_s3 (
    .F(n524_6),
    .I0(ff_nx[4]),
    .I1(ff_nx[5]) 
);
defparam n524_s3.INIT=4'h1;
  LUT4 n524_s4 (
    .F(n524_7),
    .I0(ff_nx[7]),
    .I1(ff_nx[8]),
    .I2(ff_nx[9]),
    .I3(ff_nx[10]) 
);
defparam n524_s4.INIT=16'h0001;
  LUT3 n622_s5 (
    .F(n622_8),
    .I0(n484_1),
    .I1(n504_1),
    .I2(n524_5) 
);
defparam n622_s5.INIT=8'hAC;
  LUT4 n1614_s6 (
    .F(n1614_9),
    .I0(ff_nx[9]),
    .I1(n1614_12),
    .I2(n1616_13),
    .I3(ff_nx[10]) 
);
defparam n1614_s6.INIT=16'hBF40;
  LUT4 n1614_s7 (
    .F(n1614_10),
    .I0(reg_nx[7]),
    .I1(reg_nx[6]),
    .I2(n1614_13),
    .I3(n1614_14) 
);
defparam n1614_s7.INIT=16'h1000;
  LUT3 n1616_s7 (
    .F(n1616_10),
    .I0(n411_13),
    .I1(reg_nx[8]),
    .I2(n1614_10) 
);
defparam n1616_s7.INIT=8'h41;
  LUT3 n1616_s8 (
    .F(n1616_11),
    .I0(n1618_6),
    .I1(n1614_10),
    .I2(reg_nx[8]) 
);
defparam n1616_s8.INIT=8'hB4;
  LUT4 n1619_s6 (
    .F(n1619_9),
    .I0(reg_nx[4]),
    .I1(reg_nx[3]),
    .I2(n1617_12),
    .I3(reg_nx[5]) 
);
defparam n1619_s6.INIT=16'h10EF;
  LUT4 n1620_s6 (
    .F(n1620_9),
    .I0(reg_nx[3]),
    .I1(n1617_12),
    .I2(n411_13),
    .I3(reg_nx[4]) 
);
defparam n1620_s6.INIT=16'h040B;
  LUT3 n1621_s5 (
    .F(n1621_8),
    .I0(n411_13),
    .I1(reg_nx[3]),
    .I2(n1617_12) 
);
defparam n1621_s5.INIT=8'h41;
  LUT4 n1622_s5 (
    .F(n1622_8),
    .I0(n1618_6),
    .I1(n1614_13),
    .I2(n411_13),
    .I3(reg_nx[2]) 
);
defparam n1622_s5.INIT=16'h040B;
  LUT4 n1623_s5 (
    .F(n1623_8),
    .I0(n411_13),
    .I1(n1623_10),
    .I2(n1568_2),
    .I3(n417_7) 
);
defparam n1623_s5.INIT=16'hF0EE;
  LUT3 n1623_s6 (
    .F(n1623_9),
    .I0(n1623_10),
    .I1(reg_nx[1]),
    .I2(n1618_6) 
);
defparam n1623_s6.INIT=8'hCA;
  LUT4 n1624_s5 (
    .F(n1624_8),
    .I0(w_next[0]),
    .I1(n1624_10),
    .I2(n1569_2),
    .I3(n417_7) 
);
defparam n1624_s5.INIT=16'h0F77;
  LUT3 n1624_s6 (
    .F(n1624_9),
    .I0(w_next[0]),
    .I1(reg_nx[0]),
    .I2(n1618_6) 
);
defparam n1624_s6.INIT=8'h3D;
  LUT2 n1710_s3 (
    .F(n1710_6),
    .I0(ff_ny[7]),
    .I1(ff_ny[8]) 
);
defparam n1710_s3.INIT=4'h1;
  LUT3 n1746_s5 (
    .F(n1746_9),
    .I0(ff_ny[4]),
    .I1(ff_ny[5]),
    .I2(ff_ny[6]) 
);
defparam n1746_s5.INIT=8'h01;
  LUT4 n3134_s11 (
    .F(n3134_14),
    .I0(n3123_13),
    .I1(n3131_18),
    .I2(ff_state[3]),
    .I3(n3134_28) 
);
defparam n3134_s11.INIT=16'h0D00;
  LUT4 n3134_s13 (
    .F(n3134_16),
    .I0(n417_7),
    .I1(ff_state[1]),
    .I2(ff_state[0]),
    .I3(n3134_18) 
);
defparam n3134_s13.INIT=16'h0700;
  LUT3 n3134_s14 (
    .F(n3134_17),
    .I0(n3134_24),
    .I1(n2986_187),
    .I2(ff_state[0]) 
);
defparam n3134_s14.INIT=8'h3A;
  LUT2 n3134_s15 (
    .F(n3134_18),
    .I0(ff_state[2]),
    .I1(ff_state[3]) 
);
defparam n3134_s15.INIT=4'h4;
  LUT4 n3134_s16 (
    .F(n3134_19),
    .I0(n3134_22),
    .I1(n2992_135),
    .I2(n3132_26),
    .I3(ff_next_state_0_18) 
);
defparam n3134_s16.INIT=16'hB000;
  LUT4 n3135_s11 (
    .F(n3135_14),
    .I0(n417_10),
    .I1(n524_5),
    .I2(n3134_28),
    .I3(n3127_14) 
);
defparam n3135_s11.INIT=16'hEF00;
  LUT4 n3135_s12 (
    .F(n3135_15),
    .I0(n417_10),
    .I1(n417_11),
    .I2(n524_5),
    .I3(n3135_24) 
);
defparam n3135_s12.INIT=16'hFE00;
  LUT4 n3135_s13 (
    .F(n3135_16),
    .I0(n3135_25),
    .I1(ff_state[0]),
    .I2(ff_state[1]),
    .I3(n3135_34) 
);
defparam n3135_s13.INIT=16'h3A00;
  LUT4 n3135_s14 (
    .F(n3135_17),
    .I0(n3136_13),
    .I1(n3134_28),
    .I2(n3127_14),
    .I3(ff_state_5_18) 
);
defparam n3135_s14.INIT=16'hEF00;
  LUT4 n3135_s15 (
    .F(n3135_18),
    .I0(n2986_188),
    .I1(ff_color_7_10),
    .I2(ff_state[0]),
    .I3(n3135_36) 
);
defparam n3135_s15.INIT=16'hBF00;
  LUT4 n3135_s17 (
    .F(n3135_20),
    .I0(n417_7),
    .I1(ff_xsel_1_20),
    .I2(n3131_22),
    .I3(ff_bit_count_2_10) 
);
defparam n3135_s17.INIT=16'hBF00;
  LUT4 n3135_s19 (
    .F(n3135_22),
    .I0(n3123_13),
    .I1(ff_state[2]),
    .I2(n3135_28),
    .I3(n2975_127) 
);
defparam n3135_s19.INIT=16'h0700;
  LUT2 n3136_s9 (
    .F(n3136_12),
    .I0(ff_command[2]),
    .I1(ff_command[3]) 
);
defparam n3136_s9.INIT=4'h1;
  LUT2 n3136_s10 (
    .F(n3136_13),
    .I0(ff_state[1]),
    .I1(ff_state[2]) 
);
defparam n3136_s10.INIT=4'h4;
  LUT4 n3136_s11 (
    .F(n3136_14),
    .I0(ff_state[2]),
    .I1(n3131_18),
    .I2(ff_state[0]),
    .I3(n3136_19) 
);
defparam n3136_s11.INIT=16'h00F4;
  LUT4 n3136_s12 (
    .F(n3136_15),
    .I0(n3136_20),
    .I1(n417_7),
    .I2(n3136_21),
    .I3(ff_state_5_18) 
);
defparam n3136_s12.INIT=16'h0D00;
  LUT2 n3136_s13 (
    .F(n3136_16),
    .I0(ff_state[3]),
    .I1(ff_state[4]) 
);
defparam n3136_s13.INIT=4'h4;
  LUT4 n3136_s14 (
    .F(n3136_17),
    .I0(n2986_188),
    .I1(ff_state[2]),
    .I2(ff_state[1]),
    .I3(n3136_22) 
);
defparam n3136_s14.INIT=16'h23FC;
  LUT4 n3136_s15 (
    .F(n3136_18),
    .I0(n3136_31),
    .I1(n2986_187),
    .I2(n3136_24),
    .I3(n3136_25) 
);
defparam n3136_s15.INIT=16'h0700;
  LUT4 n4397_s4 (
    .F(n4397_7),
    .I0(ff_bit_count[0]),
    .I1(ff_bit_count[1]),
    .I2(ff_bit_count[2]),
    .I3(ff_state[1]) 
);
defparam n4397_s4.INIT=16'h0100;
  LUT2 n4397_s5 (
    .F(n4397_8),
    .I0(ff_state[0]),
    .I1(ff_state[2]) 
);
defparam n4397_s5.INIT=4'h1;
  LUT2 n2974_s152 (
    .F(n2974_184),
    .I0(ff_state[0]),
    .I1(ff_state[2]) 
);
defparam n2974_s152.INIT=4'h8;
  LUT4 n2974_s153 (
    .F(n2974_185),
    .I0(n2974_186),
    .I1(n3136_16),
    .I2(ff_state[5]),
    .I3(n2974_187) 
);
defparam n2974_s153.INIT=16'h000B;
  LUT3 n2975_s107 (
    .F(n2975_113),
    .I0(n2979_103),
    .I1(n2981_103),
    .I2(n566_31) 
);
defparam n2975_s107.INIT=8'h3A;
  LUT3 n2975_s108 (
    .F(n2975_114),
    .I0(n566_31),
    .I1(ff_dx[1]),
    .I2(ff_dx[0]) 
);
defparam n2975_s108.INIT=8'h07;
  LUT4 n2975_s109 (
    .F(n2975_115),
    .I0(n2975_119),
    .I1(ff_logical_opration[2]),
    .I2(n2975_120),
    .I3(ff_logical_opration[1]) 
);
defparam n2975_s109.INIT=16'hFE3F;
  LUT3 n2975_s110 (
    .F(n2975_116),
    .I0(ff_source[4]),
    .I1(n2975_121),
    .I2(n2975_122) 
);
defparam n2975_s110.INIT=8'h40;
  LUT4 n2975_s111 (
    .F(n2975_117),
    .I0(n2975_123),
    .I1(n2975_124),
    .I2(ff_source[7]),
    .I3(w_next_0_9) 
);
defparam n2975_s111.INIT=16'hEF00;
  LUT4 n2976_s96 (
    .F(n2976_102),
    .I0(ff_logical_opration[0]),
    .I1(ff_source[6]),
    .I2(w_status_color[6]),
    .I3(ff_logical_opration[1]) 
);
defparam n2976_s96.INIT=16'h7CC4;
  LUT4 n2976_s97 (
    .F(n2976_103),
    .I0(n2975_116),
    .I1(ff_logical_opration[0]),
    .I2(ff_logical_opration[1]),
    .I3(ff_source[6]) 
);
defparam n2976_s97.INIT=16'h03FE;
  LUT3 n2976_s98 (
    .F(n2976_104),
    .I0(n2975_116),
    .I1(w_status_color[6]),
    .I2(w_next_0_9) 
);
defparam n2976_s98.INIT=8'h70;
  LUT3 n2976_s99 (
    .F(n2976_105),
    .I0(n2980_102),
    .I1(n2982_102),
    .I2(n566_31) 
);
defparam n2976_s99.INIT=8'h3A;
  LUT3 n2977_s95 (
    .F(n2977_101),
    .I0(n2981_103),
    .I1(ff_read_byte[5]),
    .I2(n2977_103) 
);
defparam n2977_s95.INIT=8'hCA;
  LUT4 n2977_s96 (
    .F(n2977_102),
    .I0(n2977_104),
    .I1(w_status_color[5]),
    .I2(n2977_105),
    .I3(n2975_116) 
);
defparam n2977_s96.INIT=16'h030A;
  LUT3 n2978_s95 (
    .F(n2978_101),
    .I0(n2982_102),
    .I1(ff_read_byte[4]),
    .I2(n2977_103) 
);
defparam n2978_s95.INIT=8'hCA;
  LUT4 n2978_s96 (
    .F(n2978_102),
    .I0(n2978_111),
    .I1(w_status_color[4]),
    .I2(n2975_116),
    .I3(n2978_109) 
);
defparam n2978_s96.INIT=16'hCDC0;
  LUT3 n2979_s96 (
    .F(n2979_102),
    .I0(ff_dx[1]),
    .I1(ff_dx[0]),
    .I2(n566_31) 
);
defparam n2979_s96.INIT=8'hD3;
  LUT4 n2979_s97 (
    .F(n2979_103),
    .I0(n2979_104),
    .I1(w_status_color[3]),
    .I2(n2979_105),
    .I3(n2975_116) 
);
defparam n2979_s97.INIT=16'h030A;
  LUT4 n2980_s96 (
    .F(n2980_102),
    .I0(n2980_103),
    .I1(n2980_104),
    .I2(w_status_color[2]),
    .I3(n2975_116) 
);
defparam n2980_s96.INIT=16'h0FBB;
  LUT4 n2981_s97 (
    .F(n2981_103),
    .I0(n2981_110),
    .I1(w_status_color[1]),
    .I2(n2975_116),
    .I3(n2981_107) 
);
defparam n2981_s97.INIT=16'hCDC0;
  LUT2 n2981_s98 (
    .F(n2981_104),
    .I0(ff_state[3]),
    .I1(n2981_105) 
);
defparam n2981_s98.INIT=4'h1;
  LUT4 n2981_s99 (
    .F(n2981_105),
    .I0(ff_dx[1]),
    .I1(n2242_8),
    .I2(ff_dx[0]),
    .I3(w_next_0_9) 
);
defparam n2981_s99.INIT=16'h004F;
  LUT4 n2982_s96 (
    .F(n2982_102),
    .I0(n2982_107),
    .I1(w_status_color[0]),
    .I2(n2975_116),
    .I3(n2982_104) 
);
defparam n2982_s96.INIT=16'hCDC0;
  LUT4 n2986_s133 (
    .F(n2986_187),
    .I0(n417_10),
    .I1(n417_11),
    .I2(n524_5),
    .I3(n3131_22) 
);
defparam n2986_s133.INIT=16'hFE00;
  LUT4 n2986_s134 (
    .F(n2986_188),
    .I0(n2986_196),
    .I1(n2986_197),
    .I2(n524_5),
    .I3(n417_10) 
);
defparam n2986_s134.INIT=16'h0007;
  LUT4 n2986_s138 (
    .F(n2986_192),
    .I0(ff_state_0_15),
    .I1(reg_command_high_speed_mode),
    .I2(ff_bit_count_2_10),
    .I3(n3122_13) 
);
defparam n2986_s138.INIT=16'h8F00;
  LUT4 n2986_s139 (
    .F(n2986_193),
    .I0(ff_state[1]),
    .I1(ff_state[0]),
    .I2(ff_state[2]),
    .I3(n2986_198) 
);
defparam n2986_s139.INIT=16'hD700;
  LUT4 n2986_s141 (
    .F(n2986_195),
    .I0(reg_ext_command_mode),
    .I1(ff_command[3]),
    .I2(ff_command[2]),
    .I3(ff_command[1]) 
);
defparam n2986_s141.INIT=16'hCEC0;
  LUT3 n3004_s135 (
    .F(n3004_139),
    .I0(ff_sx[10]),
    .I1(w_status_border_position[8]),
    .I2(n2043_7) 
);
defparam n3004_s135.INIT=8'hAC;
  LUT3 n3004_s136 (
    .F(n3004_140),
    .I0(reg_screen_mode[3]),
    .I1(reg_screen_mode[4]),
    .I2(w_next_0_6) 
);
defparam n3004_s136.INIT=8'h60;
  LUT3 n3004_s137 (
    .F(n3004_141),
    .I0(ff_dy[9]),
    .I1(ff_dy[8]),
    .I2(w_address_s_pre_17_5) 
);
defparam n3004_s137.INIT=8'hAC;
  LUT3 n3004_s138 (
    .F(n3004_142),
    .I0(n3014_140),
    .I1(ff_dx[0]),
    .I2(n3004_143) 
);
defparam n3004_s138.INIT=8'hB0;
  LUT3 n3005_s134 (
    .F(n3005_138),
    .I0(ff_dy[7]),
    .I1(ff_dy[8]),
    .I2(w_address_s_pre_17_5) 
);
defparam n3005_s134.INIT=8'hCA;
  LUT3 n3006_s134 (
    .F(n3006_138),
    .I0(ff_dy[6]),
    .I1(ff_dy[7]),
    .I2(w_address_s_pre_17_5) 
);
defparam n3006_s134.INIT=8'hCA;
  LUT3 n3007_s134 (
    .F(n3007_138),
    .I0(ff_dy[5]),
    .I1(ff_dy[6]),
    .I2(w_address_s_pre_17_5) 
);
defparam n3007_s134.INIT=8'hCA;
  LUT3 n3008_s134 (
    .F(n3008_138),
    .I0(ff_dy[4]),
    .I1(ff_dy[5]),
    .I2(w_address_s_pre_17_5) 
);
defparam n3008_s134.INIT=8'hCA;
  LUT3 n3009_s134 (
    .F(n3009_138),
    .I0(ff_dy[3]),
    .I1(ff_dy[4]),
    .I2(w_address_s_pre_17_5) 
);
defparam n3009_s134.INIT=8'hCA;
  LUT3 n3010_s134 (
    .F(n3010_138),
    .I0(ff_dy[2]),
    .I1(ff_dy[3]),
    .I2(w_address_s_pre_17_5) 
);
defparam n3010_s134.INIT=8'hCA;
  LUT3 n3011_s134 (
    .F(n3011_138),
    .I0(ff_dy[1]),
    .I1(ff_dy[2]),
    .I2(w_address_s_pre_17_5) 
);
defparam n3011_s134.INIT=8'hCA;
  LUT4 n3012_s134 (
    .F(n3012_138),
    .I0(ff_dy[0]),
    .I1(ff_dy[1]),
    .I2(w_address_s_pre_17_5),
    .I3(n3003_156) 
);
defparam n3012_s134.INIT=16'h3500;
  LUT3 n3013_s134 (
    .F(n3013_138),
    .I0(ff_sx[16]),
    .I1(ff_sx[15]),
    .I2(n2043_7) 
);
defparam n3013_s134.INIT=8'hAC;
  LUT4 n3013_s135 (
    .F(n3013_139),
    .I0(n3013_140),
    .I1(ff_dy[0]),
    .I2(w_address_s_pre_17_5),
    .I3(n3003_156) 
);
defparam n3013_s135.INIT=16'hCA00;
  LUT3 n3014_s135 (
    .F(n3014_139),
    .I0(ff_sx[16]),
    .I1(ff_sx[15]),
    .I2(reg_screen_mode[2]) 
);
defparam n3014_s135.INIT=8'hCA;
  LUT4 n3014_s136 (
    .F(n3014_140),
    .I0(reg_screen_mode[2]),
    .I1(reg_screen_mode[4]),
    .I2(reg_screen_mode[3]),
    .I3(w_sprite_mode2_4) 
);
defparam n3014_s136.INIT=16'h2C00;
  LUT4 n3015_s135 (
    .F(n3015_139),
    .I0(n547_4),
    .I1(ff_dx[8]),
    .I2(ff_dx[7]),
    .I3(n3004_140) 
);
defparam n3015_s135.INIT=16'h0777;
  LUT3 n3015_s136 (
    .F(n3015_140),
    .I0(n3015_142),
    .I1(ff_sx[13]),
    .I2(n3014_140) 
);
defparam n3015_s136.INIT=8'hAC;
  LUT3 n3015_s137 (
    .F(n3015_141),
    .I0(n3015_143),
    .I1(ff_dx[5]),
    .I2(n3014_140) 
);
defparam n3015_s137.INIT=8'hAC;
  LUT3 n3016_s133 (
    .F(n3016_137),
    .I0(n3016_139),
    .I1(ff_sx[12]),
    .I2(n3014_140) 
);
defparam n3016_s133.INIT=8'hAC;
  LUT3 n3016_s134 (
    .F(n3016_138),
    .I0(n3016_140),
    .I1(ff_dx[4]),
    .I2(n3014_140) 
);
defparam n3016_s134.INIT=8'hAC;
  LUT3 n3017_s133 (
    .F(n3017_137),
    .I0(n3017_138),
    .I1(ff_dx[3]),
    .I2(n3014_140) 
);
defparam n3017_s133.INIT=8'hAC;
  LUT3 n3018_s135 (
    .F(n3018_139),
    .I0(ff_sx[13]),
    .I1(ff_sx[12]),
    .I2(reg_screen_mode[2]) 
);
defparam n3018_s135.INIT=8'hCA;
  LUT3 n3018_s136 (
    .F(n3018_140),
    .I0(n3018_142),
    .I1(ff_dx[2]),
    .I2(n3014_140) 
);
defparam n3018_s136.INIT=8'hAC;
  LUT3 n3018_s137 (
    .F(n3018_141),
    .I0(ff_sx[12]),
    .I1(ff_sx[11]),
    .I2(reg_screen_mode[2]) 
);
defparam n3018_s137.INIT=8'hCA;
  LUT3 n3019_s134 (
    .F(n3019_138),
    .I0(ff_sx[11]),
    .I1(ff_sx[10]),
    .I2(reg_screen_mode[2]) 
);
defparam n3019_s134.INIT=8'h35;
  LUT4 n3019_s135 (
    .F(n3019_139),
    .I0(n3019_140),
    .I1(ff_dx[1]),
    .I2(n3014_140),
    .I3(n3003_156) 
);
defparam n3019_s135.INIT=16'hA300;
  LUT2 n3031_s139 (
    .F(n3031_167),
    .I0(ff_state[1]),
    .I1(ff_state[2]) 
);
defparam n3031_s139.INIT=4'h8;
  LUT4 n3031_s140 (
    .F(n3031_168),
    .I0(n3031_172),
    .I1(ff_state[0]),
    .I2(ff_state[2]),
    .I3(ff_state[1]) 
);
defparam n3031_s140.INIT=16'hF2CF;
  LUT4 n3031_s141 (
    .F(n3031_169),
    .I0(ff_state[3]),
    .I1(n2043_7),
    .I2(n3031_167),
    .I3(ff_dx[8]) 
);
defparam n3031_s141.INIT=16'h0100;
  LUT2 n3031_s142 (
    .F(n3031_170),
    .I0(ff_state[1]),
    .I1(ff_state[2]) 
);
defparam n3031_s142.INIT=4'h1;
  LUT3 n3032_s129 (
    .F(n3032_153),
    .I0(w_status_transfer_ready),
    .I1(ff_state[0]),
    .I2(n3135_15) 
);
defparam n3032_s129.INIT=8'h07;
  LUT4 n3032_s130 (
    .F(n3032_154),
    .I0(n3030_166),
    .I1(ff_next_state[2]),
    .I2(ff_state[3]),
    .I3(n3135_28) 
);
defparam n3032_s130.INIT=16'h4000;
  LUT4 n3032_s131 (
    .F(n3032_155),
    .I0(n3032_159),
    .I1(ff_state[3]),
    .I2(ff_read_color_11),
    .I3(n2981_100) 
);
defparam n3032_s131.INIT=16'h0E00;
  LUT2 n3032_s132 (
    .F(n3032_156),
    .I0(ff_state[2]),
    .I1(ff_state[3]) 
);
defparam n3032_s132.INIT=4'h8;
  LUT2 n3032_s134 (
    .F(n3032_158),
    .I0(ff_state[2]),
    .I1(n3032_160) 
);
defparam n3032_s134.INIT=4'h8;
  LUT2 n3033_s135 (
    .F(n3033_163),
    .I0(reg_command_high_speed_mode),
    .I1(ff_next_state[1]) 
);
defparam n3033_s135.INIT=4'h8;
  LUT4 n3033_s136 (
    .F(n3033_164),
    .I0(n3033_163),
    .I1(ff_state[0]),
    .I2(ff_state[3]),
    .I3(ff_state[1]) 
);
defparam n3033_s136.INIT=16'h0B00;
  LUT4 n3034_s148 (
    .F(n3034_176),
    .I0(ff_state[0]),
    .I1(ff_state[1]),
    .I2(ff_state[2]),
    .I3(ff_state[3]) 
);
defparam n3034_s148.INIT=16'hC70A;
  LUT2 ff_dy_10_s6 (
    .F(ff_dy_10_10),
    .I0(ff_maj),
    .I1(ff_dx_8_9) 
);
defparam ff_dy_10_s6.INIT=4'h4;
  LUT2 ff_color_7_s5 (
    .F(ff_color_7_10),
    .I0(ff_state[2]),
    .I1(ff_state[1]) 
);
defparam ff_color_7_s5.INIT=4'h4;
  LUT2 ff_read_color_s6 (
    .F(ff_read_color_11),
    .I0(ff_state[0]),
    .I1(ff_state[2]) 
);
defparam ff_read_color_s6.INIT=4'h4;
  LUT4 n3122_s9 (
    .F(n3122_15),
    .I0(n3032_156),
    .I1(n2992_135),
    .I2(n3030_166),
    .I3(w_cache_flush_end) 
);
defparam n3122_s9.INIT=16'h8000;
  LUT4 n3122_s10 (
    .F(n3122_16),
    .I0(n3132_16),
    .I1(n3032_156),
    .I2(n3122_21),
    .I3(ff_start) 
);
defparam n3122_s10.INIT=16'h007F;
  LUT4 ff_source_7_s7 (
    .F(ff_source_7_11),
    .I0(n3032_150),
    .I1(n3123_13),
    .I2(ff_state[4]),
    .I3(ff_cache_vram_valid) 
);
defparam ff_source_7_s7.INIT=16'h008F;
  LUT4 ff_dx_8_s5 (
    .F(ff_dx_8_10),
    .I0(w_next_nyb[0]),
    .I1(w_next_nyb[1]),
    .I2(w_next_nyb[2]),
    .I3(w_next_nyb[3]) 
);
defparam ff_dx_8_s5.INIT=16'h0001;
  LUT4 ff_dx_8_s6 (
    .F(ff_dx_8_11),
    .I0(w_next_nyb[8]),
    .I1(w_next_nyb[9]),
    .I2(w_next_nyb[10]),
    .I3(w_next_nyb[11]) 
);
defparam ff_dx_8_s6.INIT=16'h0001;
  LUT4 ff_dx_8_s7 (
    .F(ff_dx_8_12),
    .I0(w_next_nyb[4]),
    .I1(w_next_nyb[5]),
    .I2(w_next_nyb[6]),
    .I3(w_next_nyb[7]) 
);
defparam ff_dx_8_s7.INIT=16'h0001;
  LUT4 ff_cache_vram_wdata_7_s12 (
    .F(ff_cache_vram_wdata_7_16),
    .I0(ff_state[0]),
    .I1(ff_state[3]),
    .I2(ff_state[1]),
    .I3(ff_state[4]) 
);
defparam ff_cache_vram_wdata_7_s12.INIT=16'h70EA;
  LUT2 ff_cache_vram_wdata_7_s13 (
    .F(ff_cache_vram_wdata_7_17),
    .I0(ff_state[1]),
    .I1(ff_state[2]) 
);
defparam ff_cache_vram_wdata_7_s13.INIT=4'h6;
  LUT4 ff_cache_vram_wdata_7_s14 (
    .F(ff_cache_vram_wdata_7_18),
    .I0(ff_state[0]),
    .I1(ff_cache_vram_wdata_7_17),
    .I2(n2975_127),
    .I3(n3124_18) 
);
defparam ff_cache_vram_wdata_7_s14.INIT=16'h4F00;
  LUT4 ff_state_5_s11 (
    .F(ff_state_5_16),
    .I0(ff_read_color),
    .I1(ff_state[0]),
    .I2(n3127_14),
    .I3(ff_state_5_19) 
);
defparam ff_state_5_s11.INIT=16'h00EF;
  LUT2 ff_state_5_s13 (
    .F(ff_state_5_18),
    .I0(ff_start),
    .I1(ff_state[5]) 
);
defparam ff_state_5_s13.INIT=4'h4;
  LUT4 ff_cache_flush_start_s10 (
    .F(ff_cache_flush_start_15),
    .I0(ff_state[0]),
    .I1(ff_wait_counter_7_17),
    .I2(w_cache_vram_rdata_en),
    .I3(ff_state[1]) 
);
defparam ff_cache_flush_start_s10.INIT=16'h00EF;
  LUT4 ff_cache_flush_start_s11 (
    .F(ff_cache_flush_start_16),
    .I0(ff_wait_counter[7]),
    .I1(ff_state[0]),
    .I2(n2992_139),
    .I3(n2992_140) 
);
defparam ff_cache_flush_start_s11.INIT=16'h4000;
  LUT4 ff_cache_flush_start_s13 (
    .F(ff_cache_flush_start_18),
    .I0(n2043_7),
    .I1(ff_dx[8]),
    .I2(n3003_153),
    .I3(ff_state[2]) 
);
defparam ff_cache_flush_start_s13.INIT=16'hBF00;
  LUT4 ff_cache_flush_start_s14 (
    .F(ff_cache_flush_start_19),
    .I0(n2043_7),
    .I1(ff_cache_flush_start_20),
    .I2(ff_color_7_10),
    .I3(ff_xsel_1_20) 
);
defparam ff_cache_flush_start_s14.INIT=16'h004F;
  LUT2 ff_wait_count_5_s11 (
    .F(ff_wait_count_5_16),
    .I0(ff_state[0]),
    .I1(ff_state[1]) 
);
defparam ff_wait_count_5_s11.INIT=4'h1;
  LUT4 ff_wait_count_5_s12 (
    .F(ff_wait_count_5_17),
    .I0(w_status_transfer_ready),
    .I1(ff_state[1]),
    .I2(ff_state[0]),
    .I3(ff_state[2]) 
);
defparam ff_wait_count_5_s12.INIT=16'hFC2F;
  LUT4 ff_wait_count_5_s13 (
    .F(ff_wait_count_5_18),
    .I0(ff_state[0]),
    .I1(n2043_7),
    .I2(w_status_border_position[8]),
    .I3(ff_wait_count_5_19) 
);
defparam ff_wait_count_5_s13.INIT=16'h1000;
  LUT3 ff_wait_counter_7_s13 (
    .F(ff_wait_counter_7_17),
    .I0(ff_wait_count[5]),
    .I1(ff_wait_count[5]),
    .I2(reg_command_high_speed_mode) 
);
defparam ff_wait_counter_7_s13.INIT=8'h0E;
  LUT4 ff_wait_counter_7_s14 (
    .F(ff_wait_counter_7_18),
    .I0(ff_wait_counter_7_22),
    .I1(ff_state[3]),
    .I2(ff_state[4]),
    .I3(ff_state[2]) 
);
defparam ff_wait_counter_7_s14.INIT=16'h3FFD;
  LUT4 ff_wait_counter_7_s15 (
    .F(ff_wait_counter_7_19),
    .I0(n3031_167),
    .I1(n3032_163),
    .I2(ff_wait_counter_7_22),
    .I3(ff_wait_counter_7_27) 
);
defparam ff_wait_counter_7_s15.INIT=16'h00F1;
  LUT4 ff_wait_counter_7_s16 (
    .F(ff_wait_counter_7_20),
    .I0(reg_command_high_speed_mode),
    .I1(ff_state[3]),
    .I2(ff_source_7_13),
    .I3(n3035_128) 
);
defparam ff_wait_counter_7_s16.INIT=16'hBF00;
  LUT4 ff_wait_counter_7_s17 (
    .F(ff_wait_counter_7_21),
    .I0(ff_next_state_5_19),
    .I1(ff_cache_vram_wdata_7_17),
    .I2(n2975_129),
    .I3(ff_bit_count_2_11) 
);
defparam ff_wait_counter_7_s17.INIT=16'hBF00;
  LUT4 ff_next_state_2_s11 (
    .F(ff_next_state_2_15),
    .I0(ff_cache_vram_wdata_7_17),
    .I1(ff_next_state_5_19),
    .I2(n2975_125),
    .I3(ff_state[5]) 
);
defparam ff_next_state_2_s11.INIT=16'h008F;
  LUT3 ff_next_state_2_s12 (
    .F(ff_next_state_2_16),
    .I0(ff_state[1]),
    .I1(ff_state[4]),
    .I2(ff_next_state_2_19) 
);
defparam ff_next_state_2_s12.INIT=8'h01;
  LUT4 ff_next_state_2_s14 (
    .F(ff_next_state_2_18),
    .I0(ff_next_state_2_20),
    .I1(n2974_184),
    .I2(ff_bit_count_2_10),
    .I3(ff_bit_count_2_11) 
);
defparam ff_next_state_2_s14.INIT=16'hBF00;
  LUT4 ff_cache_vram_valid_s16 (
    .F(ff_cache_vram_valid_21),
    .I0(ff_state[0]),
    .I1(n3032_156),
    .I2(n2992_135),
    .I3(ff_cache_vram_valid) 
);
defparam ff_cache_vram_valid_s16.INIT=16'h008F;
  LUT2 ff_next_state_5_s15 (
    .F(ff_next_state_5_19),
    .I0(ff_state[0]),
    .I1(reg_command_high_speed_mode) 
);
defparam ff_next_state_5_s15.INIT=4'h1;
  LUT4 ff_count_valid_s15 (
    .F(ff_count_valid_20),
    .I0(n3122_28),
    .I1(ff_count_valid_23),
    .I2(ff_state[2]),
    .I3(ff_count_valid_24) 
);
defparam ff_count_valid_s15.INIT=16'hBBB0;
  LUT4 ff_count_valid_s17 (
    .F(ff_count_valid_22),
    .I0(n3132_16),
    .I1(n3032_156),
    .I2(n3122_21),
    .I3(ff_cache_vram_valid) 
);
defparam ff_count_valid_s17.INIT=16'h007F;
  LUT4 ff_cache_vram_write_s16 (
    .F(ff_cache_vram_write_20),
    .I0(n2981_100),
    .I1(n3032_156),
    .I2(ff_state[0]),
    .I3(ff_read_color_13) 
);
defparam ff_cache_vram_write_s16.INIT=16'h007F;
  LUT4 ff_cache_vram_write_s17 (
    .F(ff_cache_vram_write_21),
    .I0(n2975_129),
    .I1(ff_xsel_1_20),
    .I2(ff_cache_vram_valid_25),
    .I3(ff_cache_vram_write_24) 
);
defparam ff_cache_vram_write_s17.INIT=16'h0007;
  LUT4 ff_next_state_0_s16 (
    .F(ff_next_state_0_20),
    .I0(reg_command_high_speed_mode),
    .I1(ff_state[1]),
    .I2(ff_state[3]),
    .I3(n3132_16) 
);
defparam ff_next_state_0_s16.INIT=16'h0B00;
  LUT4 ff_next_state_0_s17 (
    .F(ff_next_state_0_21),
    .I0(reg_command_high_speed_mode),
    .I1(n3123_13),
    .I2(n3134_18),
    .I3(n2981_100) 
);
defparam ff_next_state_0_s17.INIT=16'h8000;
  LUT4 n3030_s137 (
    .F(n3030_165),
    .I0(n3003_153),
    .I1(ff_cache_vram_wdata_7_17),
    .I2(n3030_169),
    .I3(ff_state[3]) 
);
defparam n3030_s137.INIT=16'hFB00;
  LUT2 n3030_s138 (
    .F(n3030_166),
    .I0(ff_state[0]),
    .I1(ff_state[1]) 
);
defparam n3030_s138.INIT=4'h8;
  LUT3 n2244_s4 (
    .F(n2244_9),
    .I0(w_cache_vram_rdata[4]),
    .I1(w_cache_vram_rdata[0]),
    .I2(ff_xsel[0]) 
);
defparam n2244_s4.INIT=8'hCA;
  LUT3 n2243_s4 (
    .F(n2243_9),
    .I0(w_cache_vram_rdata[5]),
    .I1(w_cache_vram_rdata[1]),
    .I2(ff_xsel[0]) 
);
defparam n2243_s4.INIT=8'hCA;
  LUT4 n3132_s14 (
    .F(n3132_19),
    .I0(ff_state[0]),
    .I1(ff_state[1]),
    .I2(ff_state[2]),
    .I3(ff_state[3]) 
);
defparam n3132_s14.INIT=16'h54DF;
  LUT4 n3132_s16 (
    .F(n3132_21),
    .I0(n2986_188),
    .I1(ff_state[1]),
    .I2(ff_state[0]),
    .I3(ff_wait_count_5_19) 
);
defparam n3132_s16.INIT=16'h8300;
  LUT2 n3132_s17 (
    .F(n3132_22),
    .I0(ff_state[1]),
    .I1(n2986_187) 
);
defparam n3132_s17.INIT=4'h4;
  LUT4 n3132_s19 (
    .F(n3132_24),
    .I0(n3132_41),
    .I1(n3135_15),
    .I2(n3132_28),
    .I3(n3032_156) 
);
defparam n3132_s19.INIT=16'h000D;
  LUT4 n3132_s20 (
    .F(n3132_25),
    .I0(ff_state[1]),
    .I1(ff_next_state[4]),
    .I2(ff_state_3_15),
    .I3(n3032_156) 
);
defparam n3132_s20.INIT=16'hF400;
  LUT2 n3132_s21 (
    .F(n3132_26),
    .I0(ff_start),
    .I1(n3132_29) 
);
defparam n3132_s21.INIT=4'h1;
  LUT3 n3131_s13 (
    .F(n3131_18),
    .I0(n417_10),
    .I1(n524_5),
    .I2(n3131_22) 
);
defparam n3131_s13.INIT=8'hE0;
  LUT4 n3131_s14 (
    .F(n3131_19),
    .I0(n417_7),
    .I1(n3003_153),
    .I2(n3131_22),
    .I3(n3131_24) 
);
defparam n3131_s14.INIT=16'hBF00;
  LUT4 n3131_s15 (
    .F(n3131_20),
    .I0(n2986_188),
    .I1(n3030_166),
    .I2(n2992_144),
    .I3(ff_cache_vram_valid_29) 
);
defparam n3131_s15.INIT=16'h0B00;
  LUT4 n3131_s16 (
    .F(n3131_21),
    .I0(n3123_13),
    .I1(n2986_187),
    .I2(n2992_144),
    .I3(n3134_18) 
);
defparam n3131_s16.INIT=16'h0B00;
  LUT3 n3131_s17 (
    .F(n3131_22),
    .I0(n1749_5),
    .I1(n1746_9),
    .I2(n3131_25) 
);
defparam n3131_s17.INIT=8'h80;
  LUT4 n3124_s14 (
    .F(n3124_19),
    .I0(n3124_22),
    .I1(n3031_169),
    .I2(ff_state[4]),
    .I3(ff_state[0]) 
);
defparam n3124_s14.INIT=16'h0E00;
  LUT4 n3124_s15 (
    .F(n3124_20),
    .I0(ff_state[1]),
    .I1(ff_state[2]),
    .I2(ff_state[0]),
    .I3(n3136_16) 
);
defparam n3124_s15.INIT=16'h6100;
  LUT4 n3123_s10 (
    .F(n3123_15),
    .I0(ff_state[1]),
    .I1(ff_next_state[0]),
    .I2(ff_next_state[4]),
    .I3(ff_next_state[5]) 
);
defparam n3123_s10.INIT=16'h4000;
  LUT4 n3122_s11 (
    .F(n3122_17),
    .I0(ff_sx[15]),
    .I1(n3122_22),
    .I2(n3122_23),
    .I3(n3122_24) 
);
defparam n3122_s11.INIT=16'h4000;
  LUT4 n3122_s12 (
    .F(n3122_18),
    .I0(reg_sx[3]),
    .I1(w_status_border_position[3]),
    .I2(n3122_25),
    .I3(n3122_26) 
);
defparam n3122_s12.INIT=16'h9000;
  LUT4 n3122_s13 (
    .F(n3122_19),
    .I0(ff_sx[12]),
    .I1(ff_sx[11]),
    .I2(ff_sx[10]),
    .I3(ff_sx[9]) 
);
defparam n3122_s13.INIT=16'h0001;
  LUT4 n3121_s17 (
    .F(n3121_22),
    .I0(ff_state[3]),
    .I1(ff_count_valid),
    .I2(ff_state[0]),
    .I3(n3121_26) 
);
defparam n3121_s17.INIT=16'hF00B;
  LUT4 n3121_s18 (
    .F(n3121_23),
    .I0(ff_count_valid),
    .I1(ff_state[4]),
    .I2(ff_state[0]),
    .I3(ff_state[1]) 
);
defparam n3121_s18.INIT=16'h5FCD;
  LUT4 n3121_s19 (
    .F(n3121_24),
    .I0(ff_count_valid),
    .I1(ff_state[0]),
    .I2(ff_state[1]),
    .I3(ff_state[2]) 
);
defparam n3121_s19.INIT=16'hC073;
  LUT4 n3029_s155 (
    .F(n3029_183),
    .I0(n2043_7),
    .I1(ff_next_state[5]),
    .I2(ff_dx[8]),
    .I3(ff_state[0]) 
);
defparam n3029_s155.INIT=16'hBF00;
  LUT4 n3029_s156 (
    .F(n3029_184),
    .I0(ff_state[0]),
    .I1(ff_next_state[5]),
    .I2(reg_command_high_speed_mode),
    .I3(ff_color_7_10) 
);
defparam n3029_s156.INIT=16'hBF00;
  LUT4 ff_xsel_1_s15 (
    .F(ff_xsel_1_19),
    .I0(n2975_125),
    .I1(n3123_13),
    .I2(ff_state[2]),
    .I3(n3121_32) 
);
defparam ff_xsel_1_s15.INIT=16'h00BF;
  LUT3 ff_xsel_1_s16 (
    .F(ff_xsel_1_20),
    .I0(ff_state[0]),
    .I1(ff_state[1]),
    .I2(ff_state[2]) 
);
defparam ff_xsel_1_s16.INIT=8'h01;
  LUT4 ff_cache_vram_address_17_s21 (
    .F(ff_cache_vram_address_17_25),
    .I0(ff_state[4]),
    .I1(ff_state[2]),
    .I2(ff_state[5]),
    .I3(n3035_120) 
);
defparam ff_cache_vram_address_17_s21.INIT=16'h00C2;
  LUT3 ff_cache_vram_address_17_s22 (
    .F(ff_cache_vram_address_17_26),
    .I0(n3121_32),
    .I1(ff_cache_vram_valid_29),
    .I2(ff_state[5]) 
);
defparam ff_cache_vram_address_17_s22.INIT=8'hD0;
  LUT4 ff_cache_vram_address_17_s23 (
    .F(ff_cache_vram_address_17_27),
    .I0(ff_cache_flush_start_22),
    .I1(n3127_15),
    .I2(ff_cache_vram_address_17_28),
    .I3(n2974_184) 
);
defparam ff_cache_vram_address_17_s23.INIT=16'h7077;
  LUT3 ff_state_3_s10 (
    .F(ff_state_3_15),
    .I0(ff_wait_counter_7_17),
    .I1(ff_state[1]),
    .I2(ff_state[0]) 
);
defparam ff_state_3_s10.INIT=8'h0E;
  LUT4 n417_s7 (
    .F(n417_10),
    .I0(n2043_7),
    .I1(w_next_dx[8]),
    .I2(w_next_dx[9]),
    .I3(n417_12) 
);
defparam n417_s7.INIT=16'hF400;
  LUT4 n417_s8 (
    .F(n417_11),
    .I0(n2043_7),
    .I1(w_next_sx[8]),
    .I2(w_next_sx[9]),
    .I3(n417_13) 
);
defparam n417_s8.INIT=16'h00F4;
  LUT2 n1614_s9 (
    .F(n1614_12),
    .I0(ff_nx[7]),
    .I1(ff_nx[8]) 
);
defparam n1614_s9.INIT=4'h1;
  LUT2 n1614_s10 (
    .F(n1614_13),
    .I0(reg_nx[1]),
    .I1(reg_nx[0]) 
);
defparam n1614_s10.INIT=4'h1;
  LUT4 n1614_s11 (
    .F(n1614_14),
    .I0(reg_nx[5]),
    .I1(reg_nx[4]),
    .I2(reg_nx[3]),
    .I3(reg_nx[2]) 
);
defparam n1614_s11.INIT=16'h0001;
  LUT4 n1623_s7 (
    .F(n1623_10),
    .I0(n2043_7),
    .I1(w_next_0_5),
    .I2(reg_screen_mode[2]),
    .I3(n1623_11) 
);
defparam n1623_s7.INIT=16'h7F00;
  LUT2 n1624_s7 (
    .F(n1624_10),
    .I0(reg_nx[0]),
    .I1(n411_13) 
);
defparam n1624_s7.INIT=4'h1;
  LUT4 n3134_s19 (
    .F(n3134_22),
    .I0(ff_state[1]),
    .I1(ff_next_state[2]),
    .I2(ff_state_3_15),
    .I3(n3032_156) 
);
defparam n3134_s19.INIT=16'hF400;
  LUT4 n3135_s21 (
    .F(n3135_24),
    .I0(ff_state[0]),
    .I1(n1749_5),
    .I2(n1746_9),
    .I3(n3131_25) 
);
defparam n3135_s21.INIT=16'h4000;
  LUT3 n3135_s22 (
    .F(n3135_25),
    .I0(ff_wait_counter_7_17),
    .I1(ff_state[0]),
    .I2(ff_next_state[1]) 
);
defparam n3135_s22.INIT=8'hD0;
  LUT4 n3135_s25 (
    .F(n3135_28),
    .I0(ff_state[0]),
    .I1(reg_command_high_speed_mode),
    .I2(ff_state[1]),
    .I3(ff_state[2]) 
);
defparam n3135_s25.INIT=16'h00EF;
  LUT3 n3136_s16 (
    .F(n3136_19),
    .I0(ff_state[1]),
    .I1(reg_command_high_speed_mode),
    .I2(ff_state[0]) 
);
defparam n3136_s16.INIT=8'h10;
  LUT4 n3136_s17 (
    .F(n3136_20),
    .I0(ff_state[2]),
    .I1(n3131_22),
    .I2(n3123_13),
    .I3(ff_bit_count_2_10) 
);
defparam n3136_s17.INIT=16'h1000;
  LUT4 n3136_s18 (
    .F(n3136_21),
    .I0(ff_state[1]),
    .I1(ff_next_state[0]),
    .I2(ff_state_3_15),
    .I3(n3135_34) 
);
defparam n3136_s18.INIT=16'hF400;
  LUT4 n3136_s19 (
    .F(n3136_22),
    .I0(reg_command_high_speed_mode),
    .I1(ff_state[0]),
    .I2(ff_state[1]),
    .I3(ff_state[2]) 
);
defparam n3136_s19.INIT=16'hBCC4;
  LUT4 n3136_s21 (
    .F(n3136_24),
    .I0(w_status_transfer_ready),
    .I1(ff_cache_vram_wdata_7_17),
    .I2(n3136_29),
    .I3(ff_bit_count_2_10) 
);
defparam n3136_s21.INIT=16'hD300;
  LUT4 n3136_s22 (
    .F(n3136_25),
    .I0(ff_cache_flush_start_18),
    .I1(ff_cache_flush_start_19),
    .I2(n3127_14),
    .I3(n3136_33) 
);
defparam n3136_s22.INIT=16'h004F;
  LUT4 n2974_s154 (
    .F(n2974_186),
    .I0(ff_cache_vram_write),
    .I1(ff_state[1]),
    .I2(ff_state[2]),
    .I3(ff_state[0]) 
);
defparam n2974_s154.INIT=16'hEB3F;
  LUT4 n2974_s155 (
    .F(n2974_187),
    .I0(ff_state[1]),
    .I1(ff_state[0]),
    .I2(ff_state[2]),
    .I3(ff_bit_count_2_10) 
);
defparam n2974_s155.INIT=16'h3D00;
  LUT3 n2975_s113 (
    .F(n2975_119),
    .I0(w_status_color[7]),
    .I1(ff_source[7]),
    .I2(ff_logical_opration[0]) 
);
defparam n2975_s113.INIT=8'h80;
  LUT4 n2975_s114 (
    .F(n2975_120),
    .I0(ff_logical_opration[0]),
    .I1(w_status_color[7]),
    .I2(ff_source[7]),
    .I3(ff_logical_opration[1]) 
);
defparam n2975_s114.INIT=16'h0305;
  LUT4 n2975_s115 (
    .F(n2975_121),
    .I0(ff_source[5]),
    .I1(ff_source[6]),
    .I2(ff_source[7]),
    .I3(ff_logical_opration[3]) 
);
defparam n2975_s115.INIT=16'h0100;
  LUT4 n2975_s116 (
    .F(n2975_122),
    .I0(ff_source[0]),
    .I1(ff_source[1]),
    .I2(ff_source[2]),
    .I3(ff_source[3]) 
);
defparam n2975_s116.INIT=16'h0001;
  LUT3 n2975_s117 (
    .F(n2975_123),
    .I0(ff_logical_opration[0]),
    .I1(ff_logical_opration[1]),
    .I2(ff_logical_opration[2]) 
);
defparam n2975_s117.INIT=8'h10;
  LUT4 n2975_s118 (
    .F(n2975_124),
    .I0(w_status_color[7]),
    .I1(ff_logical_opration[0]),
    .I2(ff_logical_opration[1]),
    .I3(ff_logical_opration[2]) 
);
defparam n2975_s118.INIT=16'h00F4;
  LUT2 n2975_s119 (
    .F(n2975_125),
    .I0(ff_state[3]),
    .I1(ff_state[4]) 
);
defparam n2975_s119.INIT=4'h8;
  LUT3 n2977_s97 (
    .F(n2977_103),
    .I0(ff_dx[1]),
    .I1(ff_dx[0]),
    .I2(n566_31) 
);
defparam n2977_s97.INIT=8'hBC;
  LUT4 n2977_s98 (
    .F(n2977_104),
    .I0(n2977_106),
    .I1(ff_logical_opration[2]),
    .I2(n2977_107),
    .I3(ff_logical_opration[1]) 
);
defparam n2977_s98.INIT=16'hFE3F;
  LUT3 n2977_s99 (
    .F(n2977_105),
    .I0(n2975_123),
    .I1(n2977_108),
    .I2(ff_source[5]) 
);
defparam n2977_s99.INIT=8'h10;
  LUT4 n2979_s98 (
    .F(n2979_104),
    .I0(w_status_color[3]),
    .I1(n2978_106),
    .I2(n2975_123),
    .I3(ff_source[3]) 
);
defparam n2979_s98.INIT=16'hBB0F;
  LUT3 n2979_s99 (
    .F(n2979_105),
    .I0(n2979_106),
    .I1(ff_logical_opration[2]),
    .I2(n2979_107) 
);
defparam n2979_s99.INIT=8'hE0;
  LUT4 n2980_s97 (
    .F(n2980_103),
    .I0(w_status_color[2]),
    .I1(ff_logical_opration[2]),
    .I2(ff_source[2]),
    .I3(n2978_105) 
);
defparam n2980_s97.INIT=16'h1F00;
  LUT4 n2980_s98 (
    .F(n2980_104),
    .I0(ff_logical_opration[0]),
    .I1(ff_logical_opration[1]),
    .I2(n2980_105),
    .I3(ff_source[2]) 
);
defparam n2980_s98.INIT=16'hF60F;
  LUT4 n2981_s101 (
    .F(n2981_107),
    .I0(n2981_108),
    .I1(n2975_123),
    .I2(n2978_106),
    .I3(ff_source[1]) 
);
defparam n2981_s101.INIT=16'h13FC;
  LUT4 n2982_s98 (
    .F(n2982_104),
    .I0(n2982_105),
    .I1(n2975_123),
    .I2(n2978_106),
    .I3(ff_source[0]) 
);
defparam n2982_s98.INIT=16'h13FC;
  LUT4 n2986_s142 (
    .F(n2986_196),
    .I0(ff_dy[10]),
    .I1(ff_diy),
    .I2(w_next_dy[11]),
    .I3(n2986_199) 
);
defparam n2986_s142.INIT=16'h4000;
  LUT3 n2986_s143 (
    .F(n2986_197),
    .I0(ff_dy[8]),
    .I1(ff_dy[9]),
    .I2(n2986_200) 
);
defparam n2986_s143.INIT=8'h10;
  LUT4 n2986_s144 (
    .F(n2986_198),
    .I0(ff_state[2]),
    .I1(reg_command_high_speed_mode),
    .I2(ff_state[0]),
    .I3(n3127_14) 
);
defparam n2986_s144.INIT=16'hBF00;
  LUT3 n2992_s123 (
    .F(n2992_139),
    .I0(ff_wait_counter[2]),
    .I1(ff_wait_counter[3]),
    .I2(ff_wait_counter[4]) 
);
defparam n2992_s123.INIT=8'h01;
  LUT4 n2992_s124 (
    .F(n2992_140),
    .I0(ff_wait_counter[0]),
    .I1(ff_wait_counter[1]),
    .I2(ff_wait_counter[5]),
    .I3(ff_wait_counter[6]) 
);
defparam n2992_s124.INIT=16'h0001;
  LUT4 n3004_s139 (
    .F(n3004_143),
    .I0(ff_dx[1]),
    .I1(n3004_140),
    .I2(ff_dx[2]),
    .I3(n547_4) 
);
defparam n3004_s139.INIT=16'h0777;
  LUT3 n3013_s136 (
    .F(n3013_140),
    .I0(ff_dx[8]),
    .I1(ff_dx[7]),
    .I2(n2043_7) 
);
defparam n3013_s136.INIT=8'hAC;
  LUT3 n3015_s138 (
    .F(n3015_142),
    .I0(ff_sx[15]),
    .I1(ff_sx[14]),
    .I2(reg_screen_mode[2]) 
);
defparam n3015_s138.INIT=8'hCA;
  LUT3 n3015_s139 (
    .F(n3015_143),
    .I0(ff_dx[7]),
    .I1(ff_dx[6]),
    .I2(reg_screen_mode[2]) 
);
defparam n3015_s139.INIT=8'hCA;
  LUT3 n3016_s135 (
    .F(n3016_139),
    .I0(ff_sx[14]),
    .I1(ff_sx[13]),
    .I2(reg_screen_mode[2]) 
);
defparam n3016_s135.INIT=8'hCA;
  LUT3 n3016_s136 (
    .F(n3016_140),
    .I0(ff_dx[6]),
    .I1(ff_dx[5]),
    .I2(reg_screen_mode[2]) 
);
defparam n3016_s136.INIT=8'hCA;
  LUT3 n3017_s134 (
    .F(n3017_138),
    .I0(ff_dx[5]),
    .I1(ff_dx[4]),
    .I2(reg_screen_mode[2]) 
);
defparam n3017_s134.INIT=8'hCA;
  LUT3 n3018_s138 (
    .F(n3018_142),
    .I0(ff_dx[4]),
    .I1(ff_dx[3]),
    .I2(reg_screen_mode[2]) 
);
defparam n3018_s138.INIT=8'hCA;
  LUT3 n3019_s136 (
    .F(n3019_140),
    .I0(ff_dx[3]),
    .I1(ff_dx[2]),
    .I2(reg_screen_mode[2]) 
);
defparam n3019_s136.INIT=8'h35;
  LUT2 n3031_s144 (
    .F(n3031_172),
    .I0(ff_next_state[3]),
    .I1(reg_command_high_speed_mode) 
);
defparam n3031_s144.INIT=4'h4;
  LUT4 n3032_s135 (
    .F(n3032_159),
    .I0(n3032_161),
    .I1(n2043_7),
    .I2(n3031_167),
    .I3(ff_state[0]) 
);
defparam n3032_s135.INIT=16'h0D00;
  LUT4 n3032_s136 (
    .F(n3032_160),
    .I0(ff_state[0]),
    .I1(ff_next_state[2]),
    .I2(ff_state[1]),
    .I3(reg_command_high_speed_mode) 
);
defparam n3032_s136.INIT=16'hDC5D;
  LUT2 n3035_s116 (
    .F(n3035_120),
    .I0(ff_state[0]),
    .I1(ff_state[1]) 
);
defparam n3035_s116.INIT=4'h6;
  LUT3 n3122_s14 (
    .F(n3122_20),
    .I0(n2043_7),
    .I1(w_status_border_position[8]),
    .I2(ff_sx[9]) 
);
defparam n3122_s14.INIT=8'h0B;
  LUT4 n3122_s15 (
    .F(n3122_21),
    .I0(ff_state[0]),
    .I1(ff_eq),
    .I2(n2454_3),
    .I3(ff_state[1]) 
);
defparam n3122_s15.INIT=16'h4100;
  LUT4 ff_state_5_s14 (
    .F(ff_state_5_19),
    .I0(w_cache_vram_rdata_en),
    .I1(ff_state[0]),
    .I2(ff_cache_flush_start_16),
    .I3(n2975_125) 
);
defparam ff_state_5_s14.INIT=16'h0D00;
  LUT3 ff_cache_flush_start_s15 (
    .F(ff_cache_flush_start_20),
    .I0(ff_dx[8]),
    .I1(w_status_border_position[8]),
    .I2(ff_state[0]) 
);
defparam ff_cache_flush_start_s15.INIT=8'hAC;
  LUT2 ff_wait_count_5_s14 (
    .F(ff_wait_count_5_19),
    .I0(ff_state[2]),
    .I1(ff_state[3]) 
);
defparam ff_wait_count_5_s14.INIT=4'h1;
  LUT2 ff_wait_counter_7_s18 (
    .F(ff_wait_counter_7_22),
    .I0(reg_command_high_speed_mode),
    .I1(ff_state[0]) 
);
defparam ff_wait_counter_7_s18.INIT=4'h4;
  LUT4 ff_next_state_2_s15 (
    .F(ff_next_state_2_19),
    .I0(reg_command_high_speed_mode),
    .I1(ff_state[2]),
    .I2(ff_state[0]),
    .I3(ff_state[3]) 
);
defparam ff_next_state_2_s15.INIT=16'hFC2F;
  LUT3 ff_next_state_2_s16 (
    .F(ff_next_state_2_20),
    .I0(ff_state[1]),
    .I1(w_status_transfer_ready),
    .I2(reg_command_high_speed_mode) 
);
defparam ff_next_state_2_s16.INIT=8'h01;
  LUT4 ff_count_valid_s18 (
    .F(ff_count_valid_23),
    .I0(ff_source_7_13),
    .I1(ff_state[2]),
    .I2(ff_state[3]),
    .I3(ff_state[4]) 
);
defparam ff_count_valid_s18.INIT=16'h004F;
  LUT4 ff_count_valid_s19 (
    .F(ff_count_valid_24),
    .I0(ff_state[0]),
    .I1(ff_state[4]),
    .I2(ff_state[3]),
    .I3(ff_state[1]) 
);
defparam ff_count_valid_s19.INIT=16'hDFF3;
  LUT4 n3132_s23 (
    .F(n3132_28),
    .I0(n417_10),
    .I1(n524_5),
    .I2(n3135_24),
    .I3(n3132_37) 
);
defparam n3132_s23.INIT=16'h1F00;
  LUT4 n3132_s24 (
    .F(n3132_29),
    .I0(ff_state[0]),
    .I1(ff_state[3]),
    .I2(n3132_31),
    .I3(n2981_100) 
);
defparam n3132_s24.INIT=16'h8100;
  LUT4 n3131_s19 (
    .F(n3131_24),
    .I0(n3131_28),
    .I1(n3131_29),
    .I2(ff_state[3]),
    .I3(ff_state[2]) 
);
defparam n3131_s19.INIT=16'hCA00;
  LUT4 n3131_s20 (
    .F(n3131_25),
    .I0(ff_ny[7]),
    .I1(ff_ny[8]),
    .I2(ff_ny[9]),
    .I3(ff_ny[10]) 
);
defparam n3131_s20.INIT=16'h0001;
  LUT4 n3131_s21 (
    .F(n3131_26),
    .I0(ff_state[1]),
    .I1(ff_next_state[5]),
    .I2(ff_state_3_15),
    .I3(n3032_156) 
);
defparam n3131_s21.INIT=16'hF400;
  LUT3 n3131_s22 (
    .F(n3131_27),
    .I0(ff_start),
    .I1(ff_next_state_0_21),
    .I2(n3131_30) 
);
defparam n3131_s22.INIT=8'h10;
  LUT4 n3124_s17 (
    .F(n3124_22),
    .I0(w_status_transfer_ready),
    .I1(ff_state[2]),
    .I2(ff_state[1]),
    .I3(ff_state[3]) 
);
defparam n3124_s17.INIT=16'hCA00;
  LUT4 n3122_s16 (
    .F(n3122_22),
    .I0(ff_sx[16]),
    .I1(ff_sx[14]),
    .I2(ff_sx[13]),
    .I3(ff_sx[17]) 
);
defparam n3122_s16.INIT=16'h0001;
  LUT4 n3122_s17 (
    .F(n3122_23),
    .I0(w_status_border_position[8]),
    .I1(reg_sx[8]),
    .I2(reg_sx[7]),
    .I3(w_status_border_position[7]) 
);
defparam n3122_s17.INIT=16'h9009;
  LUT4 n3122_s18 (
    .F(n3122_24),
    .I0(reg_sx[6]),
    .I1(w_status_border_position[6]),
    .I2(w_status_border_position[5]),
    .I3(reg_sx[5]) 
);
defparam n3122_s18.INIT=16'h9009;
  LUT4 n3122_s19 (
    .F(n3122_25),
    .I0(reg_sx[4]),
    .I1(w_status_border_position[4]),
    .I2(w_status_border_position[1]),
    .I3(reg_sx[1]) 
);
defparam n3122_s19.INIT=16'h9009;
  LUT4 n3122_s20 (
    .F(n3122_26),
    .I0(reg_sx[2]),
    .I1(w_status_border_position[2]),
    .I2(w_status_border_position[0]),
    .I3(reg_sx[0]) 
);
defparam n3122_s20.INIT=16'h9009;
  LUT4 n3121_s21 (
    .F(n3121_26),
    .I0(ff_state[0]),
    .I1(ff_state[1]),
    .I2(ff_state[2]),
    .I3(ff_state[3]) 
);
defparam n3121_s21.INIT=16'hFE3F;
  LUT4 ff_cache_vram_address_17_s24 (
    .F(ff_cache_vram_address_17_28),
    .I0(w_status_transfer_ready),
    .I1(ff_state[1]),
    .I2(ff_state[4]),
    .I3(ff_state[3]) 
);
defparam ff_cache_vram_address_17_s24.INIT=16'hF1CF;
  LUT4 n417_s9 (
    .F(n417_12),
    .I0(ff_command[0]),
    .I1(ff_command[2]),
    .I2(ff_command[1]),
    .I3(ff_command[3]) 
);
defparam n417_s9.INIT=16'hEF30;
  LUT4 n417_s10 (
    .F(n417_13),
    .I0(ff_command[2]),
    .I1(ff_command[3]),
    .I2(ff_command[0]),
    .I3(ff_command[1]) 
);
defparam n417_s10.INIT=16'hF13F;
  LUT2 n1623_s8 (
    .F(n1623_11),
    .I0(reg_nx[1]),
    .I1(reg_nx[0]) 
);
defparam n1623_s8.INIT=4'h9;
  LUT3 n2977_s100 (
    .F(n2977_106),
    .I0(w_status_color[5]),
    .I1(ff_source[5]),
    .I2(ff_logical_opration[0]) 
);
defparam n2977_s100.INIT=8'h80;
  LUT4 n2977_s101 (
    .F(n2977_107),
    .I0(ff_logical_opration[0]),
    .I1(w_status_color[5]),
    .I2(ff_source[5]),
    .I3(ff_logical_opration[1]) 
);
defparam n2977_s101.INIT=16'h0305;
  LUT4 n2977_s102 (
    .F(n2977_108),
    .I0(w_status_color[5]),
    .I1(ff_logical_opration[0]),
    .I2(ff_logical_opration[1]),
    .I3(ff_logical_opration[2]) 
);
defparam n2977_s102.INIT=16'h00F4;
  LUT2 n2978_s99 (
    .F(n2978_105),
    .I0(ff_logical_opration[1]),
    .I1(ff_logical_opration[0]) 
);
defparam n2978_s99.INIT=4'h4;
  LUT2 n2978_s100 (
    .F(n2978_106),
    .I0(ff_logical_opration[2]),
    .I1(ff_logical_opration[1]) 
);
defparam n2978_s100.INIT=4'h4;
  LUT4 n2978_s101 (
    .F(n2978_107),
    .I0(w_status_color[4]),
    .I1(ff_logical_opration[2]),
    .I2(ff_logical_opration[1]),
    .I3(ff_logical_opration[0]) 
);
defparam n2978_s101.INIT=16'hDFF3;
  LUT4 n2979_s100 (
    .F(n2979_106),
    .I0(ff_source[3]),
    .I1(w_status_color[3]),
    .I2(ff_logical_opration[0]),
    .I3(ff_logical_opration[1]) 
);
defparam n2979_s100.INIT=16'h4CCF;
  LUT4 n2979_s101 (
    .F(n2979_107),
    .I0(ff_logical_opration[0]),
    .I1(ff_source[3]),
    .I2(ff_logical_opration[1]),
    .I3(ff_logical_opration[2]) 
);
defparam n2979_s101.INIT=16'hC8FC;
  LUT3 n2980_s99 (
    .F(n2980_105),
    .I0(w_status_color[2]),
    .I1(ff_logical_opration[2]),
    .I2(ff_logical_opration[1]) 
);
defparam n2980_s99.INIT=8'hD3;
  LUT2 n2981_s102 (
    .F(n2981_108),
    .I0(w_status_color[1]),
    .I1(ff_logical_opration[0]) 
);
defparam n2981_s102.INIT=4'h8;
  LUT2 n2982_s99 (
    .F(n2982_105),
    .I0(w_status_color[0]),
    .I1(ff_logical_opration[0]) 
);
defparam n2982_s99.INIT=4'h8;
  LUT4 n2986_s145 (
    .F(n2986_199),
    .I0(ff_dy[3]),
    .I1(ff_dy[2]),
    .I2(ff_dy[1]),
    .I3(ff_dy[0]) 
);
defparam n2986_s145.INIT=16'h0001;
  LUT4 n2986_s146 (
    .F(n2986_200),
    .I0(ff_dy[7]),
    .I1(ff_dy[6]),
    .I2(ff_dy[5]),
    .I3(ff_dy[4]) 
);
defparam n2986_s146.INIT=16'h0001;
  LUT2 n3032_s137 (
    .F(n3032_161),
    .I0(ff_dx[8]),
    .I1(ff_next_state[2]) 
);
defparam n3032_s137.INIT=4'h8;
  LUT4 n3132_s26 (
    .F(n3132_31),
    .I0(reg_command_high_speed_mode),
    .I1(ff_state[2]),
    .I2(ff_state[1]),
    .I3(ff_state[0]) 
);
defparam n3132_s26.INIT=16'hC8FC;
  LUT3 n3131_s23 (
    .F(n3131_28),
    .I0(ff_state[0]),
    .I1(reg_command_high_speed_mode),
    .I2(ff_state[1]) 
);
defparam n3131_s23.INIT=8'h8E;
  LUT4 n3131_s24 (
    .F(n3131_29),
    .I0(ff_state[1]),
    .I1(reg_command_high_speed_mode),
    .I2(ff_state[0]),
    .I3(n3122_21) 
);
defparam n3131_s24.INIT=16'h00FE;
  LUT4 n3131_s25 (
    .F(n3131_30),
    .I0(ff_state[3]),
    .I1(n2974_182),
    .I2(n4397_8),
    .I3(n3031_170) 
);
defparam n3131_s25.INIT=16'hEFF7;
  LUT4 n1615_s6 (
    .F(n1615_10),
    .I0(ff_nx[7]),
    .I1(ff_nx[8]),
    .I2(n1616_13),
    .I3(ff_nx[9]) 
);
defparam n1615_s6.INIT=16'hEF10;
  LUT4 n1621_s6 (
    .F(n1621_10),
    .I0(ff_nx[2]),
    .I1(ff_nx[0]),
    .I2(ff_nx[1]),
    .I3(ff_nx[3]) 
);
defparam n1621_s6.INIT=16'hFE01;
  LUT4 n1711_s2 (
    .F(n1711_6),
    .I0(n1746_11),
    .I1(ff_ny[7]),
    .I2(ff_ny[8]),
    .I3(ff_ny[9]) 
);
defparam n1711_s2.INIT=16'hFD02;
  LUT4 n1750_s3 (
    .F(n1750_7),
    .I0(ff_ny[2]),
    .I1(ff_ny[0]),
    .I2(ff_ny[1]),
    .I3(ff_ny[3]) 
);
defparam n1750_s3.INIT=16'hFE01;
  LUT3 n2239_s3 (
    .F(n2239_9),
    .I0(w_next_0_9),
    .I1(ff_start),
    .I2(w_cache_vram_rdata[5]) 
);
defparam n2239_s3.INIT=8'h20;
  LUT3 n2240_s3 (
    .F(n2240_9),
    .I0(w_next_0_9),
    .I1(ff_start),
    .I2(w_cache_vram_rdata[4]) 
);
defparam n2240_s3.INIT=8'h20;
  LUT4 n3015_s140 (
    .F(n3015_145),
    .I0(n3003_156),
    .I1(n3014_139),
    .I2(ff_sx[14]),
    .I3(n3014_140) 
);
defparam n3015_s140.INIT=16'h1105;
  LUT4 n3031_s145 (
    .F(n3031_174),
    .I0(ff_next_state[3]),
    .I1(reg_command_high_speed_mode),
    .I2(n3030_166),
    .I3(ff_state[2]) 
);
defparam n3031_s145.INIT=16'hB000;
  LUT3 n3124_s18 (
    .F(n3124_24),
    .I0(n3124_17),
    .I1(ff_cache_vram_valid),
    .I2(ff_start) 
);
defparam n3124_s18.INIT=8'h01;
  LUT4 n3132_s27 (
    .F(n3132_33),
    .I0(n3132_25),
    .I1(n2992_135),
    .I2(ff_start),
    .I3(n3132_29) 
);
defparam n3132_s27.INIT=16'h000B;
  LUT4 n3136_s25 (
    .F(n3136_29),
    .I0(reg_command_high_speed_mode),
    .I1(ff_state[0]),
    .I2(ff_state[0]),
    .I3(n3136_13) 
);
defparam n3136_s25.INIT=16'hBBF0;
  LUT4 n1617_s8 (
    .F(n1617_12),
    .I0(reg_nx[2]),
    .I1(n1618_6),
    .I2(reg_nx[1]),
    .I3(reg_nx[0]) 
);
defparam n1617_s8.INIT=16'h0001;
  LUT4 n1746_s6 (
    .F(n1746_11),
    .I0(n1749_5),
    .I1(ff_ny[4]),
    .I2(ff_ny[5]),
    .I3(ff_ny[6]) 
);
defparam n1746_s6.INIT=16'h0002;
  LUT3 n2237_s3 (
    .F(n2237_9),
    .I0(w_next_0_9),
    .I1(ff_start),
    .I2(w_cache_vram_rdata[7]) 
);
defparam n2237_s3.INIT=8'h20;
  LUT3 n2238_s3 (
    .F(n2238_9),
    .I0(w_next_0_9),
    .I1(ff_start),
    .I2(w_cache_vram_rdata[6]) 
);
defparam n2238_s3.INIT=8'h20;
  LUT4 n3121_s22 (
    .F(n3121_28),
    .I0(ff_state[0]),
    .I1(ff_state[3]),
    .I2(ff_count_valid),
    .I3(n3121_32) 
);
defparam n3121_s22.INIT=16'h7F00;
  LUT4 n2993_s109 (
    .F(n2993_128),
    .I0(n2997_124),
    .I1(ff_wait_counter[2]),
    .I2(ff_wait_counter[3]),
    .I3(ff_wait_counter[4]) 
);
defparam n2993_s109.INIT=16'h0002;
  LUT4 n2992_s125 (
    .F(n2992_142),
    .I0(ff_wait_counter[2]),
    .I1(ff_wait_counter[3]),
    .I2(ff_wait_counter[4]),
    .I3(n2992_140) 
);
defparam n2992_s125.INIT=16'h0100;
  LUT3 n2996_s107 (
    .F(n2996_126),
    .I0(ff_wait_counter[2]),
    .I1(ff_wait_counter[0]),
    .I2(ff_wait_counter[1]) 
);
defparam n2996_s107.INIT=8'h01;
  LUT4 ff_next_state_1_s14 (
    .F(ff_next_state_1_19),
    .I0(w_status_transfer_ready),
    .I1(ff_state[0]),
    .I2(n3135_15),
    .I3(ff_next_state_1_21) 
);
defparam ff_next_state_1_s14.INIT=16'hF800;
  LUT4 n3132_s29 (
    .F(n3132_37),
    .I0(ff_state[1]),
    .I1(reg_command_high_speed_mode),
    .I2(ff_state[0]),
    .I3(ff_wait_count_5_19) 
);
defparam n3132_s29.INIT=16'hEF00;
  LUT4 n3135_s26 (
    .F(n3135_30),
    .I0(reg_ext_command_mode),
    .I1(ff_command[1]),
    .I2(ff_command[2]),
    .I3(ff_command[3]) 
);
defparam n3135_s26.INIT=16'hCCC7;
  LUT4 n410_s7 (
    .F(n410_13),
    .I0(ff_command[0]),
    .I1(ff_command[1]),
    .I2(ff_command[2]),
    .I3(ff_command[3]) 
);
defparam n410_s7.INIT=16'h0008;
  LUT4 n410_s8 (
    .F(n410_15),
    .I0(ff_command[3]),
    .I1(ff_command[2]),
    .I2(ff_command[0]),
    .I3(ff_command[1]) 
);
defparam n410_s8.INIT=16'h0400;
  LUT4 n4397_s7 (
    .F(n4397_11),
    .I0(ff_command[2]),
    .I1(ff_start),
    .I2(ff_command[0]),
    .I3(ff_command[1]) 
);
defparam n4397_s7.INIT=16'h0400;
  LUT4 n1618_s8 (
    .F(n1618_12),
    .I0(n1620_7),
    .I1(ff_nx[4]),
    .I2(ff_nx[5]),
    .I3(ff_nx[6]) 
);
defparam n1618_s8.INIT=16'h02FD;
  LUT4 n1616_s9 (
    .F(n1616_13),
    .I0(ff_nx[6]),
    .I1(n1620_7),
    .I2(ff_nx[4]),
    .I3(ff_nx[5]) 
);
defparam n1616_s9.INIT=16'h0004;
  LUT3 w_next_0_s5 (
    .F(w_next_0_9),
    .I0(w_next_0_6),
    .I1(reg_screen_mode[3]),
    .I2(reg_screen_mode[4]) 
);
defparam w_next_0_s5.INIT=8'h80;
  LUT4 ff_border_detect_s5 (
    .F(ff_border_detect_9),
    .I0(ff_status_register_pointer[2]),
    .I1(ff_status_register_pointer[3]),
    .I2(ff_status_register_pointer[1]),
    .I3(ff_status_register_pointer[0]) 
);
defparam ff_border_detect_s5.INIT=16'h0400;
  LUT4 n1623_s9 (
    .F(n1623_13),
    .I0(n1623_9),
    .I1(reg_screen_mode[2]),
    .I2(n2043_7),
    .I3(n411_13) 
);
defparam n1623_s9.INIT=16'h3FAA;
  LUT4 n2978_s102 (
    .F(n2978_109),
    .I0(ff_logical_opration[2]),
    .I1(ff_logical_opration[1]),
    .I2(ff_source[4]),
    .I3(n2978_107) 
);
defparam n2978_s102.INIT=16'hF40F;
  LUT4 n2982_s100 (
    .F(n2982_107),
    .I0(ff_logical_opration[1]),
    .I1(ff_logical_opration[0]),
    .I2(ff_source[0]),
    .I3(ff_logical_opration[2]) 
);
defparam n2982_s100.INIT=16'h004F;
  LUT4 n2981_s103 (
    .F(n2981_110),
    .I0(ff_logical_opration[1]),
    .I1(ff_logical_opration[0]),
    .I2(ff_source[1]),
    .I3(ff_logical_opration[2]) 
);
defparam n2981_s103.INIT=16'h004F;
  LUT4 n2978_s103 (
    .F(n2978_111),
    .I0(ff_logical_opration[1]),
    .I1(ff_logical_opration[0]),
    .I2(ff_source[4]),
    .I3(ff_logical_opration[2]) 
);
defparam n2978_s103.INIT=16'h004F;
  LUT4 n3134_s20 (
    .F(n3134_24),
    .I0(ff_state[0]),
    .I1(ff_state[1]),
    .I2(n3031_167),
    .I3(reg_command_high_speed_mode) 
);
defparam n3134_s20.INIT=16'h0600;
  LUT4 n3124_s19 (
    .F(n3124_26),
    .I0(ff_state[0]),
    .I1(ff_state[1]),
    .I2(n3032_150),
    .I3(ff_state[4]) 
);
defparam n3124_s19.INIT=16'h006F;
  LUT4 n3131_s26 (
    .F(n3131_32),
    .I0(n417_10),
    .I1(n524_5),
    .I2(n3131_22),
    .I3(ff_color_7_15) 
);
defparam n3131_s26.INIT=16'h1F00;
  LUT4 n411_s8 (
    .F(n411_13),
    .I0(ff_command[2]),
    .I1(ff_command[3]),
    .I2(ff_command[0]),
    .I3(ff_command[1]) 
);
defparam n411_s8.INIT=16'h0800;
  LUT3 w_next_0_s6 (
    .F(w_next[0]),
    .I0(w_next_0_9),
    .I1(ff_command[2]),
    .I2(ff_command[3]) 
);
defparam w_next_0_s6.INIT=8'hBF;
  LUT4 n4435_s2 (
    .F(n4435_6),
    .I0(w_register_num[4]),
    .I1(w_register_num[5]),
    .I2(w_register_num[3]),
    .I3(w_register_write) 
);
defparam n4435_s2.INIT=16'h0800;
  LUT4 n3850_s2 (
    .F(n3850_6),
    .I0(w_register_num[4]),
    .I1(w_register_num[5]),
    .I2(w_register_num[3]),
    .I3(w_register_write) 
);
defparam n3850_s2.INIT=16'h0400;
  LUT4 n4412_s1 (
    .F(n4412_5),
    .I0(w_register_num[1]),
    .I1(w_register_num[0]),
    .I2(w_register_num[2]),
    .I3(n4244_4) 
);
defparam n4412_s1.INIT=16'h4000;
  LUT4 n4094_s1 (
    .F(n4094_5),
    .I0(w_register_num[1]),
    .I1(w_register_num[0]),
    .I2(w_register_num[2]),
    .I3(n3850_6) 
);
defparam n4094_s1.INIT=16'h4000;
  LUT4 n1228_s2 (
    .F(n1228_6),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n3850_6) 
);
defparam n1228_s2.INIT=16'h4000;
  LUT4 n2053_s1 (
    .F(n2053_5),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n4244_4) 
);
defparam n2053_s1.INIT=16'h4000;
  LUT4 n3136_s26 (
    .F(n3136_31),
    .I0(n3123_13),
    .I1(ff_state[0]),
    .I2(ff_state[2]),
    .I3(n2975_125) 
);
defparam n3136_s26.INIT=16'h4500;
  LUT4 n3132_s30 (
    .F(n3132_39),
    .I0(n3031_167),
    .I1(n3131_18),
    .I2(ff_state[0]),
    .I3(ff_state[2]) 
);
defparam n3132_s30.INIT=16'hD0DD;
  LUT4 n3034_s150 (
    .F(n3034_179),
    .I0(ff_state[3]),
    .I1(ff_state[0]),
    .I2(ff_state[2]),
    .I3(ff_cache_vram_wdata_7_17) 
);
defparam n3034_s150.INIT=16'h0045;
  LUT4 ff_read_color_s7 (
    .F(ff_read_color_13),
    .I0(ff_state[1]),
    .I1(ff_state[0]),
    .I2(ff_state[2]),
    .I3(ff_color_7_15) 
);
defparam ff_read_color_s7.INIT=16'h1000;
  LUT3 ff_state_0_s9 (
    .F(ff_state_0_15),
    .I0(ff_state[1]),
    .I1(ff_state[0]),
    .I2(ff_state[2]) 
);
defparam ff_state_0_s9.INIT=8'h40;
  LUT4 n3121_s23 (
    .F(n3121_30),
    .I0(n3121_22),
    .I1(ff_state[4]),
    .I2(ff_start),
    .I3(ff_state[5]) 
);
defparam n3121_s23.INIT=16'h0007;
  LUT4 n1903_s2 (
    .F(n1903_6),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n4244_4) 
);
defparam n1903_s2.INIT=16'h1000;
  LUT4 n4095_s1 (
    .F(n4095_5),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n3850_6) 
);
defparam n4095_s1.INIT=16'h1000;
  LUT4 n1214_s2 (
    .F(n1214_6),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n3850_6) 
);
defparam n1214_s2.INIT=16'h8000;
  LUT4 n4443_s1 (
    .F(n4443_5),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n4244_4) 
);
defparam n4443_s1.INIT=16'h8000;
  LUT4 n3136_s27 (
    .F(n3136_33),
    .I0(ff_state[2]),
    .I1(ff_state[1]),
    .I2(n2975_125),
    .I3(ff_state[0]) 
);
defparam n3136_s27.INIT=16'hB000;
  LUT4 ff_xsel_1_s19 (
    .F(ff_xsel_1_24),
    .I0(ff_cache_flush_start_20),
    .I1(n2043_7),
    .I2(ff_state[2]),
    .I3(ff_state[1]) 
);
defparam ff_xsel_1_s19.INIT=16'h0D00;
  LUT4 ff_color_7_s7 (
    .F(ff_color_7_13),
    .I0(ff_state[0]),
    .I1(ff_state[2]),
    .I2(ff_state[1]),
    .I3(ff_color_7_15) 
);
defparam ff_color_7_s7.INIT=16'h2000;
  LUT4 ff_state_3_s12 (
    .F(ff_state_3_18),
    .I0(ff_state[2]),
    .I1(ff_state[4]),
    .I2(ff_start),
    .I3(ff_state[5]) 
);
defparam ff_state_3_s12.INIT=16'h0800;
  LUT4 n2986_s147 (
    .F(n2986_202),
    .I0(n3135_32),
    .I1(n3030_166),
    .I2(ff_start),
    .I3(ff_state[5]) 
);
defparam n2986_s147.INIT=16'h0D00;
  LUT4 ff_ny_10_s6 (
    .F(ff_ny_10_11),
    .I0(n3131_22),
    .I1(ff_cache_vram_valid),
    .I2(w_status_command_execute),
    .I3(ff_count_valid) 
);
defparam ff_ny_10_s6.INIT=16'h1000;
  LUT4 ff_sx_17_s5 (
    .F(ff_sx_17_11),
    .I0(ff_start),
    .I1(ff_cache_vram_valid),
    .I2(w_status_command_execute),
    .I3(ff_count_valid) 
);
defparam ff_sx_17_s5.INIT=16'hBAAA;
  LUT3 n3132_s31 (
    .F(n3132_41),
    .I0(ff_state[0]),
    .I1(ff_state[1]),
    .I2(ff_state[3]) 
);
defparam n3132_s31.INIT=8'hE0;
  LUT4 ff_xsel_1_s20 (
    .F(ff_xsel_1_26),
    .I0(n3122_20),
    .I1(ff_state[0]),
    .I2(ff_state[1]),
    .I3(ff_cache_flush_start_18) 
);
defparam ff_xsel_1_s20.INIT=16'hFE00;
  LUT4 ff_count_valid_s20 (
    .F(ff_count_valid_26),
    .I0(ff_state[0]),
    .I1(ff_state[1]),
    .I2(ff_state[4]),
    .I3(n3032_156) 
);
defparam ff_count_valid_s20.INIT=16'h1FF0;
  LUT4 n3122_s21 (
    .F(n3122_28),
    .I0(n3122_20),
    .I1(n3032_150),
    .I2(ff_state[0]),
    .I3(ff_state[1]) 
);
defparam n3122_s21.INIT=16'h0004;
  LUT4 n3134_s21 (
    .F(n3134_26),
    .I0(ff_state[0]),
    .I1(ff_state[1]),
    .I2(n2986_187),
    .I3(n3032_150) 
);
defparam n3134_s21.INIT=16'hFE00;
  LUT4 n3121_s24 (
    .F(n3121_32),
    .I0(ff_state[1]),
    .I1(ff_state[2]),
    .I2(ff_state[3]),
    .I3(ff_state[4]) 
);
defparam n3121_s24.INIT=16'h001F;
  LUT4 ff_cache_vram_valid_s18 (
    .F(ff_cache_vram_valid_25),
    .I0(ff_state[1]),
    .I1(ff_state[2]),
    .I2(n2974_182),
    .I3(ff_state[3]) 
);
defparam ff_cache_vram_valid_s18.INIT=16'hE000;
  LUT4 ff_next_state_1_s15 (
    .F(ff_next_state_1_21),
    .I0(ff_state[5]),
    .I1(ff_bit_count_2_10),
    .I2(ff_state[1]),
    .I3(ff_state[2]) 
);
defparam ff_next_state_1_s15.INIT=16'h0004;
  LUT3 n3032_s138 (
    .F(n3032_163),
    .I0(ff_state[3]),
    .I1(ff_state[1]),
    .I2(ff_state[2]) 
);
defparam n3032_s138.INIT=8'h01;
  LUT3 n3135_s27 (
    .F(n3135_32),
    .I0(ff_state[4]),
    .I1(ff_state[2]),
    .I2(ff_state[3]) 
);
defparam n3135_s27.INIT=8'h10;
  LUT4 n4435_s3 (
    .F(n4435_8),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n4435_6) 
);
defparam n4435_s3.INIT=16'h0100;
  LUT4 n4247_s1 (
    .F(n4247_5),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n4244_4) 
);
defparam n4247_s1.INIT=16'h0100;
  LUT4 n3851_s1 (
    .F(n3851_5),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n3850_6) 
);
defparam n3851_s1.INIT=16'h0100;
  LUT4 n1710_s4 (
    .F(n1710_8),
    .I0(w_register_num[2]),
    .I1(w_register_num[1]),
    .I2(w_register_num[0]),
    .I3(n4244_4) 
);
defparam n1710_s4.INIT=16'h4000;
  LUT4 n622_s6 (
    .F(n622_10),
    .I0(w_register_num[2]),
    .I1(w_register_num[1]),
    .I2(w_register_num[0]),
    .I3(n3850_6) 
);
defparam n622_s6.INIT=16'h4000;
  LUT4 n4475_s1 (
    .F(n4475_5),
    .I0(w_register_num[1]),
    .I1(w_register_num[2]),
    .I2(w_register_num[0]),
    .I3(n4435_6) 
);
defparam n4475_s1.INIT=16'h1000;
  LUT4 n4244_s2 (
    .F(n4244_6),
    .I0(w_register_num[1]),
    .I1(w_register_num[2]),
    .I2(w_register_num[0]),
    .I3(n4244_4) 
);
defparam n4244_s2.INIT=16'h1000;
  LUT4 n3850_s3 (
    .F(n3850_8),
    .I0(w_register_num[1]),
    .I1(w_register_num[2]),
    .I2(w_register_num[0]),
    .I3(n3850_6) 
);
defparam n3850_s3.INIT=16'h1000;
  LUT4 ff_sy_18_s8 (
    .F(ff_sy_18_13),
    .I0(w_register_num[0]),
    .I1(w_register_num[2]),
    .I2(w_register_num[1]),
    .I3(n3850_6) 
);
defparam ff_sy_18_s8.INIT=16'h1000;
  LUT4 n1746_s7 (
    .F(n1746_13),
    .I0(w_register_num[0]),
    .I1(w_register_num[2]),
    .I2(w_register_num[1]),
    .I3(n4244_4) 
);
defparam n1746_s7.INIT=16'h1000;
  LUT4 n4467_s1 (
    .F(n4467_5),
    .I0(w_register_num[0]),
    .I1(w_register_num[2]),
    .I2(w_register_num[1]),
    .I3(n4435_6) 
);
defparam n4467_s1.INIT=16'h1000;
  LUT3 ff_cache_vram_valid_s19 (
    .F(ff_cache_vram_valid_27),
    .I0(ff_state[0]),
    .I1(ff_state[1]),
    .I2(ff_state[2]) 
);
defparam ff_cache_vram_valid_s19.INIT=8'h14;
  LUT3 n3135_s28 (
    .F(n3135_34),
    .I0(ff_state[2]),
    .I1(ff_state[3]),
    .I2(ff_state[4]) 
);
defparam n3135_s28.INIT=8'h80;
  LUT3 n2986_s148 (
    .F(n2986_204),
    .I0(ff_next_state_0_23),
    .I1(ff_state[3]),
    .I2(ff_state[4]) 
);
defparam n2986_s148.INIT=8'h40;
  LUT3 n2975_s120 (
    .F(n2975_127),
    .I0(ff_state[5]),
    .I1(ff_state[3]),
    .I2(ff_state[4]) 
);
defparam n2975_s120.INIT=8'h40;
  LUT3 ff_next_state_0_s18 (
    .F(ff_next_state_0_23),
    .I0(ff_state[2]),
    .I1(ff_state[0]),
    .I2(ff_state[1]) 
);
defparam ff_next_state_0_s18.INIT=8'h80;
  LUT4 ff_state_5_s16 (
    .F(ff_state_5_23),
    .I0(w_cache_flush_end),
    .I1(n3135_34),
    .I2(ff_state[0]),
    .I3(ff_state[1]) 
);
defparam ff_state_5_s16.INIT=16'h4000;
  LUT4 n3132_s32 (
    .F(n3132_43),
    .I0(ff_state[1]),
    .I1(ff_state[2]),
    .I2(ff_state[0]),
    .I3(ff_state[3]) 
);
defparam n3132_s32.INIT=16'h8000;
  LUT4 n3035_s119 (
    .F(n3035_126),
    .I0(ff_state[0]),
    .I1(ff_state[1]),
    .I2(ff_state[3]),
    .I3(ff_state[2]) 
);
defparam n3035_s119.INIT=16'h0600;
  LUT4 n3029_s158 (
    .F(n3029_187),
    .I0(n3136_13),
    .I1(ff_state[3]),
    .I2(ff_state[2]),
    .I3(n3003_153) 
);
defparam n3029_s158.INIT=16'h00BA;
  LUT4 n3135_s29 (
    .F(n3135_36),
    .I0(n3134_24),
    .I1(ff_state_0_15),
    .I2(ff_state[3]),
    .I3(ff_state[4]) 
);
defparam n3135_s29.INIT=16'h0100;
  LUT4 ff_next_state_2_s17 (
    .F(ff_next_state_2_22),
    .I0(n3136_19),
    .I1(ff_state[3]),
    .I2(ff_state[4]),
    .I3(n3135_28) 
);
defparam ff_next_state_2_s17.INIT=16'h1000;
  LUT3 n2975_s121 (
    .F(n2975_129),
    .I0(ff_state[5]),
    .I1(ff_state[3]),
    .I2(ff_state[4]) 
);
defparam n2975_s121.INIT=8'h10;
  LUT3 n417_s11 (
    .F(n417_15),
    .I0(n417_7),
    .I1(n410_13),
    .I2(n410_15) 
);
defparam n417_s11.INIT=8'h01;
  LUT3 ff_count_valid_s21 (
    .F(ff_count_valid_28),
    .I0(ff_state[1]),
    .I1(ff_state[2]),
    .I2(ff_color_7_15) 
);
defparam ff_count_valid_s21.INIT=8'h40;
  LUT3 ff_cache_vram_write_s19 (
    .F(ff_cache_vram_write_24),
    .I0(n3132_43),
    .I1(ff_state[4]),
    .I2(ff_state[5]) 
);
defparam ff_cache_vram_write_s19.INIT=8'h40;
  LUT4 n3131_s27 (
    .F(n3131_34),
    .I0(n3131_26),
    .I1(ff_state[4]),
    .I2(ff_state[5]),
    .I3(n3131_27) 
);
defparam n3131_s27.INIT=16'hBF00;
  LUT3 n2993_s110 (
    .F(n2993_130),
    .I0(ff_state[0]),
    .I1(ff_state[4]),
    .I2(ff_state[5]) 
);
defparam n2993_s110.INIT=8'h80;
  LUT4 ff_state_5_s17 (
    .F(ff_state_5_25),
    .I0(ff_state[1]),
    .I1(ff_state[0]),
    .I2(ff_state[0]),
    .I3(ff_state[2]) 
);
defparam ff_state_5_s17.INIT=16'h0BBB;
  LUT4 ff_cache_vram_valid_s20 (
    .F(ff_cache_vram_valid_29),
    .I0(ff_state[1]),
    .I1(ff_state[0]),
    .I2(ff_state[2]),
    .I3(ff_state[3]) 
);
defparam ff_cache_vram_valid_s20.INIT=16'h000B;
  LUT4 n3134_s22 (
    .F(n3134_28),
    .I0(ff_state[1]),
    .I1(ff_state[0]),
    .I2(reg_command_high_speed_mode),
    .I3(ff_state[2]) 
);
defparam n3134_s22.INIT=16'h00BF;
  LUT3 ff_source_7_s8 (
    .F(ff_source_7_13),
    .I0(w_status_transfer_ready),
    .I1(ff_state[1]),
    .I2(ff_state[0]) 
);
defparam ff_source_7_s8.INIT=8'h10;
  LUT3 n2986_s149 (
    .F(n2986_206),
    .I0(ff_state[1]),
    .I1(ff_state[0]),
    .I2(n3135_28) 
);
defparam n2986_s149.INIT=8'hB0;
  LUT4 n3003_s150 (
    .F(n3003_156),
    .I0(ff_state[1]),
    .I1(ff_state[0]),
    .I2(n3003_154),
    .I3(n2981_100) 
);
defparam n3003_s150.INIT=16'h4FFF;
  LUT4 n1617_s9 (
    .F(n1617_14),
    .I0(ff_nx[7]),
    .I1(n1616_13),
    .I2(ff_start),
    .I3(n1618_6) 
);
defparam n1617_s9.INIT=16'h0900;
  LUT4 n1614_s12 (
    .F(n1614_16),
    .I0(n411_13),
    .I1(ff_start),
    .I2(n1618_6),
    .I3(n1614_18) 
);
defparam n1614_s12.INIT=16'h0045;
  LUT4 ff_nx_10_s4 (
    .F(ff_nx_10_10),
    .I0(ff_start),
    .I1(n1618_6),
    .I2(n524_5),
    .I3(ff_sx_17_11) 
);
defparam ff_nx_10_s4.INIT=16'hBF00;
  LUT4 n1621_s7 (
    .F(n1621_12),
    .I0(n1621_6),
    .I1(n1621_10),
    .I2(ff_start),
    .I3(n1618_6) 
);
defparam n1621_s7.INIT=16'hACAA;
  LUT3 ff_color_7_s8 (
    .F(ff_color_7_15),
    .I0(ff_state[3]),
    .I1(ff_state[4]),
    .I2(ff_state[5]) 
);
defparam ff_color_7_s8.INIT=8'h10;
  LUT3 n2975_s122 (
    .F(n2975_131),
    .I0(ff_state[4]),
    .I1(ff_state[5]),
    .I2(n2975_129) 
);
defparam n2975_s122.INIT=8'h0B;
  LUT4 n2986_s150 (
    .F(n2986_208),
    .I0(n2986_204),
    .I1(ff_state[3]),
    .I2(ff_state[4]),
    .I3(ff_xsel_1_20) 
);
defparam n2986_s150.INIT=16'h00AB;
  LUT4 n3135_s30 (
    .F(n3135_38),
    .I0(ff_xsel_1_26),
    .I1(ff_cache_flush_start_19),
    .I2(ff_state[3]),
    .I3(ff_state[4]) 
);
defparam n3135_s30.INIT=16'h000B;
  LUT4 ff_wait_counter_7_s21 (
    .F(ff_wait_counter_7_27),
    .I0(ff_state[0]),
    .I1(reg_command_high_speed_mode),
    .I2(ff_state[2]),
    .I3(ff_state[3]) 
);
defparam ff_wait_counter_7_s21.INIT=16'hE000;
  LUT4 n3030_s140 (
    .F(n3030_169),
    .I0(ff_next_state[4]),
    .I1(reg_command_high_speed_mode),
    .I2(ff_state[0]),
    .I3(ff_state[1]) 
);
defparam n3030_s140.INIT=16'h0400;
  LUT3 n2992_s126 (
    .F(n2992_144),
    .I0(reg_command_high_speed_mode),
    .I1(ff_state[0]),
    .I2(ff_state[1]) 
);
defparam n2992_s126.INIT=8'h10;
  LUT4 w_next_2_s4 (
    .F(w_next[2]),
    .I0(reg_screen_mode[2]),
    .I1(n2043_7),
    .I2(ff_command[2]),
    .I3(ff_command[3]) 
);
defparam w_next_2_s4.INIT=16'h4000;
  LUT3 w_next_1_s3 (
    .F(w_next[1]),
    .I0(reg_screen_mode[2]),
    .I1(n2043_7),
    .I2(w_next[0]) 
);
defparam w_next_1_s3.INIT=8'h0B;
  LUT4 n3021_s89 (
    .F(n3021_96),
    .I0(ff_state[4]),
    .I1(ff_state[5]),
    .I2(ff_state[3]),
    .I3(ff_state[5]) 
);
defparam n3021_s89.INIT=16'h0EEE;
  LUT4 n3035_s120 (
    .F(n3035_128),
    .I0(ff_state[2]),
    .I1(ff_state[3]),
    .I2(ff_state[4]),
    .I3(ff_state[5]) 
);
defparam n3035_s120.INIT=16'h000B;
  LUT3 ff_cache_flush_start_s16 (
    .F(ff_cache_flush_start_22),
    .I0(ff_state[3]),
    .I1(ff_state[4]),
    .I2(ff_state[5]) 
);
defparam ff_cache_flush_start_s16.INIT=8'h01;
  LUT4 ff_state_5_s18 (
    .F(ff_state_5_27),
    .I0(ff_state[3]),
    .I1(w_status_transfer_ready),
    .I2(ff_state[4]),
    .I3(ff_state[5]) 
);
defparam ff_state_5_s18.INIT=16'h0008;
  LUT4 n3031_s146 (
    .F(n3031_176),
    .I0(n3031_169),
    .I1(ff_next_state[3]),
    .I2(ff_state[4]),
    .I3(ff_state[5]) 
);
defparam n3031_s146.INIT=16'h0007;
  LUT4 n1614_s13 (
    .F(n1614_18),
    .I0(ff_start),
    .I1(n524_5),
    .I2(n417_10),
    .I3(n417_11) 
);
defparam n1614_s13.INIT=16'h0001;
  LUT4 ff_sy_18_s9 (
    .F(ff_sy_18_15),
    .I0(n410_13),
    .I1(n524_5),
    .I2(n417_10),
    .I3(n417_11) 
);
defparam ff_sy_18_s9.INIT=16'h0001;
  LUT4 n1934_s6 (
    .F(n1934_12),
    .I0(ff_read_color_13),
    .I1(ff_read_color),
    .I2(ff_read_color_9),
    .I3(ff_start) 
);
defparam n1934_s6.INIT=16'h00F4;
  LUT4 n2245_s4 (
    .F(n2245_10),
    .I0(w_cache_vram_rdata[7]),
    .I1(ff_read_byte[7]),
    .I2(ff_start),
    .I3(w_cache_vram_rdata_en) 
);
defparam n2245_s4.INIT=16'h0A0C;
  LUT2 n2245_s5 (
    .F(n2245_12),
    .I0(ff_start),
    .I1(w_cache_vram_rdata[7]) 
);
defparam n2245_s5.INIT=4'h4;
  LUT2 ff_read_pixel_7_s4 (
    .F(ff_read_pixel_7_15),
    .I0(ff_start),
    .I1(w_cache_vram_rdata_en) 
);
defparam ff_read_pixel_7_s4.INIT=4'hE;
  LUT4 n2246_s4 (
    .F(n2246_10),
    .I0(ff_read_byte[6]),
    .I1(w_cache_vram_rdata[6]),
    .I2(ff_start),
    .I3(w_cache_vram_rdata_en) 
);
defparam n2246_s4.INIT=16'h0C0A;
  LUT2 n2246_s5 (
    .F(n2246_12),
    .I0(ff_start),
    .I1(w_cache_vram_rdata[6]) 
);
defparam n2246_s5.INIT=4'h4;
  LUT4 n2247_s4 (
    .F(n2247_10),
    .I0(ff_read_byte[5]),
    .I1(w_cache_vram_rdata[5]),
    .I2(ff_start),
    .I3(w_cache_vram_rdata_en) 
);
defparam n2247_s4.INIT=16'h0C0A;
  LUT4 n2248_s4 (
    .F(n2248_10),
    .I0(ff_read_byte[4]),
    .I1(w_cache_vram_rdata[4]),
    .I2(ff_start),
    .I3(w_cache_vram_rdata_en) 
);
defparam n2248_s4.INIT=16'h0C0A;
  LUT4 n2249_s4 (
    .F(n2249_10),
    .I0(ff_read_byte[3]),
    .I1(w_cache_vram_rdata[3]),
    .I2(ff_start),
    .I3(w_cache_vram_rdata_en) 
);
defparam n2249_s4.INIT=16'h0C0A;
  LUT2 n2249_s5 (
    .F(n2249_12),
    .I0(ff_start),
    .I1(w_cache_vram_rdata[3]) 
);
defparam n2249_s5.INIT=4'h4;
  LUT4 n2250_s4 (
    .F(n2250_10),
    .I0(ff_read_byte[2]),
    .I1(w_cache_vram_rdata[2]),
    .I2(ff_start),
    .I3(w_cache_vram_rdata_en) 
);
defparam n2250_s4.INIT=16'h0C0A;
  LUT2 n2250_s5 (
    .F(n2250_12),
    .I0(ff_start),
    .I1(w_cache_vram_rdata[2]) 
);
defparam n2250_s5.INIT=4'h4;
  LUT4 n2251_s4 (
    .F(n2251_10),
    .I0(ff_read_byte[1]),
    .I1(w_cache_vram_rdata[1]),
    .I2(ff_start),
    .I3(w_cache_vram_rdata_en) 
);
defparam n2251_s4.INIT=16'h0C0A;
  LUT4 n2252_s4 (
    .F(n2252_10),
    .I0(ff_read_byte[0]),
    .I1(w_cache_vram_rdata[0]),
    .I2(ff_start),
    .I3(w_cache_vram_rdata_en) 
);
defparam n2252_s4.INIT=16'h0C0A;
  LUT4 ff_next_state_1_s16 (
    .F(ff_next_state_1_23),
    .I0(ff_xsel_1_24),
    .I1(ff_xsel_1_26),
    .I2(ff_cache_flush_start_22),
    .I3(ff_next_state_5_18) 
);
defparam ff_next_state_1_s16.INIT=16'hEF00;
  LUT4 n1618_s9 (
    .F(n1618_14),
    .I0(n411_13),
    .I1(reg_nx[6]),
    .I2(n1614_14),
    .I3(n1617_12) 
);
defparam n1618_s9.INIT=16'h4111;
  LUT4 n1617_s10 (
    .F(n1617_16),
    .I0(reg_nx[6]),
    .I1(n1614_14),
    .I2(n1617_12),
    .I3(reg_nx[7]) 
);
defparam n1617_s10.INIT=16'h40BF;
  LUT4 n2995_s107 (
    .F(n2995_126),
    .I0(ff_wait_counter[3]),
    .I1(ff_wait_counter[2]),
    .I2(ff_wait_counter[0]),
    .I3(ff_wait_counter[1]) 
);
defparam n2995_s107.INIT=16'h0001;
  LUT4 n3014_s137 (
    .F(n3014_142),
    .I0(n566_31),
    .I1(n3003_156),
    .I2(n3014_137),
    .I3(n3014_138) 
);
defparam n3014_s137.INIT=16'h00FE;
  LUT4 ff_cache_flush_start_s17 (
    .F(ff_cache_flush_start_24),
    .I0(ff_state[3]),
    .I1(ff_state[4]),
    .I2(ff_state[5]),
    .I3(n3122_16) 
);
defparam ff_cache_flush_start_s17.INIT=16'hFE00;
  LUT4 n3135_s31 (
    .F(n3135_40),
    .I0(n2986_187),
    .I1(ff_state[1]),
    .I2(ff_state[0]),
    .I3(ff_state[2]) 
);
defparam n3135_s31.INIT=16'h2000;
  DFFCE reg_sx_7_s0 (
    .Q(reg_sx[7]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n3851_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_sx_6_s0 (
    .Q(reg_sx[6]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n3851_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_sx_5_s0 (
    .Q(reg_sx[5]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n3851_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_sx_4_s0 (
    .Q(reg_sx[4]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n3851_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_sx_3_s0 (
    .Q(reg_sx[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n3851_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_sx_2_s0 (
    .Q(reg_sx[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n3851_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_sx_1_s0 (
    .Q(reg_sx[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n3851_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_sx_0_s0 (
    .Q(reg_sx[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n3851_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_sy_18_s0 (
    .Q(ff_sy[18]),
    .D(n622_5),
    .CLK(clk85m),
    .CE(ff_sy_18_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_sy_17_s0 (
    .Q(ff_sy[17]),
    .D(n623_7),
    .CLK(clk85m),
    .CE(ff_sy_18_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_sy_16_s0 (
    .Q(ff_sy[16]),
    .D(n624_7),
    .CLK(clk85m),
    .CE(ff_sy_18_9),
    .CLEAR(n36_6) 
);
  DFFCE reg_dx_8_s0 (
    .Q(reg_dx[8]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n4094_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_dx_7_s0 (
    .Q(reg_dx[7]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n4095_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_dx_6_s0 (
    .Q(reg_dx[6]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n4095_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_dx_5_s0 (
    .Q(reg_dx[5]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n4095_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_dx_4_s0 (
    .Q(reg_dx[4]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n4095_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_dx_3_s0 (
    .Q(reg_dx[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n4095_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_dx_2_s0 (
    .Q(reg_dx[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n4095_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_dx_1_s0 (
    .Q(reg_dx[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n4095_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_dx_0_s0 (
    .Q(reg_dx[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n4095_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_dy_10_s0 (
    .Q(ff_dy[10]),
    .D(n1214_3),
    .CLK(clk85m),
    .CE(ff_dy_9_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_dy_9_s0 (
    .Q(ff_dy[9]),
    .D(n1215_3),
    .CLK(clk85m),
    .CE(ff_dy_9_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_dy_8_s0 (
    .Q(ff_dy[8]),
    .D(n1216_3),
    .CLK(clk85m),
    .CE(ff_dy_9_7),
    .CLEAR(n36_6) 
);
  DFFCE reg_nx_10_s0 (
    .Q(reg_nx[10]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n4244_6),
    .CLEAR(n36_6) 
);
  DFFCE reg_nx_9_s0 (
    .Q(reg_nx[9]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n4244_6),
    .CLEAR(n36_6) 
);
  DFFCE reg_nx_8_s0 (
    .Q(reg_nx[8]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n4244_6),
    .CLEAR(n36_6) 
);
  DFFCE reg_nx_7_s0 (
    .Q(reg_nx[7]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n4247_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_nx_6_s0 (
    .Q(reg_nx[6]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n4247_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_nx_5_s0 (
    .Q(reg_nx[5]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n4247_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_nx_4_s0 (
    .Q(reg_nx[4]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n4247_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_nx_3_s0 (
    .Q(reg_nx[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n4247_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_nx_2_s0 (
    .Q(reg_nx[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n4247_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_nx_1_s0 (
    .Q(reg_nx[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n4247_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_nx_0_s0 (
    .Q(reg_nx[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n4247_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_ny_10_s0 (
    .Q(ff_ny[10]),
    .D(n1710_3),
    .CLK(clk85m),
    .CE(ff_ny_10_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_ny_9_s0 (
    .Q(ff_ny[9]),
    .D(n1711_3),
    .CLK(clk85m),
    .CE(ff_ny_10_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_ny_8_s0 (
    .Q(ff_ny[8]),
    .D(n1712_3),
    .CLK(clk85m),
    .CE(ff_ny_10_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_fore_color_7_s0 (
    .Q(ff_fore_color[7]),
    .D(ff_color[7]),
    .CLK(clk85m),
    .CE(n4397_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_fore_color_6_s0 (
    .Q(ff_fore_color[6]),
    .D(ff_color[6]),
    .CLK(clk85m),
    .CE(n4397_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_fore_color_5_s0 (
    .Q(ff_fore_color[5]),
    .D(ff_color[5]),
    .CLK(clk85m),
    .CE(n4397_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_fore_color_4_s0 (
    .Q(ff_fore_color[4]),
    .D(ff_color[4]),
    .CLK(clk85m),
    .CE(n4397_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_fore_color_3_s0 (
    .Q(ff_fore_color[3]),
    .D(ff_color[3]),
    .CLK(clk85m),
    .CE(n4397_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_fore_color_2_s0 (
    .Q(ff_fore_color[2]),
    .D(ff_color[2]),
    .CLK(clk85m),
    .CE(n4397_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_fore_color_1_s0 (
    .Q(ff_fore_color[1]),
    .D(ff_color[1]),
    .CLK(clk85m),
    .CE(n4397_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_fore_color_0_s0 (
    .Q(ff_fore_color[0]),
    .D(ff_color[0]),
    .CLK(clk85m),
    .CE(n4397_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_maj_s0 (
    .Q(ff_maj),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n4412_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_eq_s0 (
    .Q(ff_eq),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n4412_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_dix_s0 (
    .Q(ff_dix),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n4412_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_diy_s0 (
    .Q(ff_diy),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n4412_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_logical_opration_3_s0 (
    .Q(ff_logical_opration[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n2053_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_logical_opration_2_s0 (
    .Q(ff_logical_opration[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n2053_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_logical_opration_1_s0 (
    .Q(ff_logical_opration[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n2053_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_logical_opration_0_s0 (
    .Q(ff_logical_opration[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n2053_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_3_s0 (
    .Q(ff_command[3]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n2053_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_2_s0 (
    .Q(ff_command[2]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n2053_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_1_s0 (
    .Q(ff_command[1]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n2053_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_0_s0 (
    .Q(ff_command[0]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n2053_5),
    .CLEAR(n36_6) 
);
  DFFC ff_start_s0 (
    .Q(ff_start),
    .D(n2053_5),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFCE reg_vx_15_s0 (
    .Q(reg_vx[15]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n4435_8),
    .CLEAR(n36_6) 
);
  DFFCE reg_vx_14_s0 (
    .Q(reg_vx[14]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n4435_8),
    .CLEAR(n36_6) 
);
  DFFCE reg_vx_13_s0 (
    .Q(reg_vx[13]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n4435_8),
    .CLEAR(n36_6) 
);
  DFFCE reg_vx_12_s0 (
    .Q(reg_vx[12]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n4435_8),
    .CLEAR(n36_6) 
);
  DFFCE reg_vx_11_s0 (
    .Q(reg_vx[11]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n4435_8),
    .CLEAR(n36_6) 
);
  DFFCE reg_vx_10_s0 (
    .Q(reg_vx[10]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n4435_8),
    .CLEAR(n36_6) 
);
  DFFCE reg_vx_9_s0 (
    .Q(reg_vx[9]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n4435_8),
    .CLEAR(n36_6) 
);
  DFFCE reg_vx_8_s0 (
    .Q(reg_vx[8]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n4435_8),
    .CLEAR(n36_6) 
);
  DFFCE reg_vx_7_s0 (
    .Q(reg_vx[7]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n4443_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_vx_6_s0 (
    .Q(reg_vx[6]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n4443_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_vx_5_s0 (
    .Q(reg_vx[5]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n4443_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_vx_4_s0 (
    .Q(reg_vx[4]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n4443_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_vx_3_s0 (
    .Q(reg_vx[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n4443_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_vx_2_s0 (
    .Q(reg_vx[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n4443_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_vx_1_s0 (
    .Q(reg_vx[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n4443_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_vx_0_s0 (
    .Q(reg_vx[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n4443_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_vy_15_s0 (
    .Q(reg_vy[15]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n4467_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_vy_14_s0 (
    .Q(reg_vy[14]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n4467_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_vy_13_s0 (
    .Q(reg_vy[13]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n4467_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_vy_12_s0 (
    .Q(reg_vy[12]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n4467_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_vy_11_s0 (
    .Q(reg_vy[11]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n4467_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_vy_10_s0 (
    .Q(reg_vy[10]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n4467_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_vy_9_s0 (
    .Q(reg_vy[9]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n4467_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_vy_8_s0 (
    .Q(reg_vy[8]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n4467_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_vy_7_s0 (
    .Q(reg_vy[7]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n4475_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_vy_6_s0 (
    .Q(reg_vy[6]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n4475_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_vy_5_s0 (
    .Q(reg_vy[5]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n4475_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_vy_4_s0 (
    .Q(reg_vy[4]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n4475_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_vy_3_s0 (
    .Q(reg_vy[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n4475_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_vy_2_s0 (
    .Q(reg_vy[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n4475_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_vy_1_s0 (
    .Q(reg_vy[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n4475_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_vy_0_s0 (
    .Q(reg_vy[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n4475_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_17_s0 (
    .Q(ff_cache_vram_address[17]),
    .D(n3003_150),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_17_21),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_16_s0 (
    .Q(ff_cache_vram_address[16]),
    .D(n3004_135),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_17_21),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_15_s0 (
    .Q(ff_cache_vram_address[15]),
    .D(n3005_135),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_17_21),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_14_s0 (
    .Q(ff_cache_vram_address[14]),
    .D(n3006_135),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_17_21),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_13_s0 (
    .Q(ff_cache_vram_address[13]),
    .D(n3007_135),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_17_21),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_12_s0 (
    .Q(ff_cache_vram_address[12]),
    .D(n3008_135),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_17_21),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_11_s0 (
    .Q(ff_cache_vram_address[11]),
    .D(n3009_135),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_17_21),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_10_s0 (
    .Q(ff_cache_vram_address[10]),
    .D(n3010_135),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_17_21),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_9_s0 (
    .Q(ff_cache_vram_address[9]),
    .D(n3011_135),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_17_21),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_8_s0 (
    .Q(ff_cache_vram_address[8]),
    .D(n3012_135),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_17_21),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_7_s0 (
    .Q(ff_cache_vram_address[7]),
    .D(n3013_135),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_17_21),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_6_s0 (
    .Q(ff_cache_vram_address[6]),
    .D(n3014_142),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_17_21),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_5_s0 (
    .Q(ff_cache_vram_address[5]),
    .D(n3015_135),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_17_21),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_4_s0 (
    .Q(ff_cache_vram_address[4]),
    .D(n3016_135),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_17_21),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_3_s0 (
    .Q(ff_cache_vram_address[3]),
    .D(n3017_135),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_17_21),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_2_s0 (
    .Q(ff_cache_vram_address[2]),
    .D(n3018_135),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_17_21),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_1_s0 (
    .Q(ff_cache_vram_address[1]),
    .D(n3019_135),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_17_21),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_0_s0 (
    .Q(ff_cache_vram_address[0]),
    .D(n3020_135),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_17_21),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_write_s0 (
    .Q(ff_cache_vram_write),
    .D(n2974_179),
    .CLK(clk85m),
    .CE(ff_cache_vram_write_18),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_wdata_7_s0 (
    .Q(ff_cache_vram_wdata[7]),
    .D(n2975_107),
    .CLK(clk85m),
    .CE(ff_cache_vram_wdata_7_12),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_wdata_6_s0 (
    .Q(ff_cache_vram_wdata[6]),
    .D(n2976_98),
    .CLK(clk85m),
    .CE(ff_cache_vram_wdata_7_12),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_wdata_5_s0 (
    .Q(ff_cache_vram_wdata[5]),
    .D(n2977_98),
    .CLK(clk85m),
    .CE(ff_cache_vram_wdata_7_12),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_wdata_4_s0 (
    .Q(ff_cache_vram_wdata[4]),
    .D(n2978_98),
    .CLK(clk85m),
    .CE(ff_cache_vram_wdata_7_12),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_wdata_3_s0 (
    .Q(ff_cache_vram_wdata[3]),
    .D(n2979_98),
    .CLK(clk85m),
    .CE(ff_cache_vram_wdata_7_12),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_wdata_2_s0 (
    .Q(ff_cache_vram_wdata[2]),
    .D(n2980_98),
    .CLK(clk85m),
    .CE(ff_cache_vram_wdata_7_12),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_wdata_1_s0 (
    .Q(ff_cache_vram_wdata[1]),
    .D(n2981_99),
    .CLK(clk85m),
    .CE(ff_cache_vram_wdata_7_12),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_wdata_0_s0 (
    .Q(ff_cache_vram_wdata[0]),
    .D(n2982_99),
    .CLK(clk85m),
    .CE(ff_cache_vram_wdata_7_12),
    .CLEAR(n36_6) 
);
  DFFE ff_source_7_s0 (
    .Q(ff_source[7]),
    .D(n3113_5),
    .CLK(clk85m),
    .CE(ff_source_7_7) 
);
  DFFE ff_source_6_s0 (
    .Q(ff_source[6]),
    .D(n3114_5),
    .CLK(clk85m),
    .CE(ff_source_7_7) 
);
  DFFE ff_source_5_s0 (
    .Q(ff_source[5]),
    .D(n3115_5),
    .CLK(clk85m),
    .CE(ff_source_7_7) 
);
  DFFE ff_source_4_s0 (
    .Q(ff_source[4]),
    .D(n3116_5),
    .CLK(clk85m),
    .CE(ff_source_7_7) 
);
  DFFE ff_source_3_s0 (
    .Q(ff_source[3]),
    .D(n3117_5),
    .CLK(clk85m),
    .CE(ff_source_7_7) 
);
  DFFE ff_source_2_s0 (
    .Q(ff_source[2]),
    .D(n3118_5),
    .CLK(clk85m),
    .CE(ff_source_7_7) 
);
  DFFE ff_source_1_s0 (
    .Q(ff_source[1]),
    .D(n3119_5),
    .CLK(clk85m),
    .CE(ff_source_7_7) 
);
  DFFE ff_source_0_s0 (
    .Q(ff_source[0]),
    .D(n3120_5),
    .CLK(clk85m),
    .CE(ff_source_7_7) 
);
  DFFE ff_wait_counter_7_s0 (
    .Q(ff_wait_counter[7]),
    .D(n2992_133),
    .CLK(clk85m),
    .CE(ff_wait_counter_7_14) 
);
  DFFE ff_wait_counter_6_s0 (
    .Q(ff_wait_counter[6]),
    .D(n2993_123),
    .CLK(clk85m),
    .CE(ff_wait_counter_7_14) 
);
  DFFE ff_wait_counter_5_s0 (
    .Q(ff_wait_counter[5]),
    .D(n2994_120),
    .CLK(clk85m),
    .CE(ff_wait_counter_7_14) 
);
  DFFE ff_wait_counter_4_s0 (
    .Q(ff_wait_counter[4]),
    .D(n2995_123),
    .CLK(clk85m),
    .CE(ff_wait_counter_7_14) 
);
  DFFE ff_wait_counter_3_s0 (
    .Q(ff_wait_counter[3]),
    .D(n2996_123),
    .CLK(clk85m),
    .CE(ff_wait_counter_7_14) 
);
  DFFE ff_wait_counter_2_s0 (
    .Q(ff_wait_counter[2]),
    .D(n2997_123),
    .CLK(clk85m),
    .CE(ff_wait_counter_7_14) 
);
  DFFE ff_wait_counter_1_s0 (
    .Q(ff_wait_counter[1]),
    .D(n2998_124),
    .CLK(clk85m),
    .CE(ff_wait_counter_7_14) 
);
  DFFE ff_wait_counter_0_s0 (
    .Q(ff_wait_counter[0]),
    .D(n2999_124),
    .CLK(clk85m),
    .CE(ff_wait_counter_7_14) 
);
  DFFE ff_bit_count_2_s0 (
    .Q(ff_bit_count[2]),
    .D(n3000_83),
    .CLK(clk85m),
    .CE(ff_bit_count_2_8) 
);
  DFFE ff_bit_count_1_s0 (
    .Q(ff_bit_count[1]),
    .D(n3001_82),
    .CLK(clk85m),
    .CE(ff_bit_count_2_8) 
);
  DFFE ff_bit_count_0_s0 (
    .Q(ff_bit_count[0]),
    .D(n3002_82),
    .CLK(clk85m),
    .CE(ff_bit_count_2_8) 
);
  DFFE ff_next_state_5_s0 (
    .Q(ff_next_state[5]),
    .D(n3029_180),
    .CLK(clk85m),
    .CE(ff_next_state_5_17) 
);
  DFFE ff_next_state_4_s0 (
    .Q(ff_next_state[4]),
    .D(n3030_162),
    .CLK(clk85m),
    .CE(ff_next_state_5_17) 
);
  DFFE ff_next_state_3_s0 (
    .Q(ff_next_state[3]),
    .D(n3031_163),
    .CLK(clk85m),
    .CE(ff_next_state_5_17) 
);
  DFFE ff_next_state_2_s0 (
    .Q(ff_next_state[2]),
    .D(n3032_149),
    .CLK(clk85m),
    .CE(ff_next_state_2_13) 
);
  DFFE ff_next_state_1_s0 (
    .Q(ff_next_state[1]),
    .D(n3033_159),
    .CLK(clk85m),
    .CE(ff_next_state_1_14) 
);
  DFFE ff_next_state_0_s0 (
    .Q(ff_next_state[0]),
    .D(n3034_174),
    .CLK(clk85m),
    .CE(ff_next_state_0_17) 
);
  DFFE ff_xsel_1_s0 (
    .Q(ff_xsel[1]),
    .D(n3035_116),
    .CLK(clk85m),
    .CE(ff_xsel_1_15) 
);
  DFFE ff_xsel_0_s0 (
    .Q(ff_xsel[0]),
    .D(n3036_109),
    .CLK(clk85m),
    .CE(ff_xsel_1_15) 
);
  DFFCE reg_sx_8_s0 (
    .Q(reg_sx[8]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n3850_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_sx_17_s1 (
    .Q(ff_sx[17]),
    .D(n410_7),
    .CLK(clk85m),
    .CE(ff_sx_17_11),
    .CLEAR(n36_6) 
);
defparam ff_sx_17_s1.INIT=1'b0;
  DFFCE ff_sx_16_s1 (
    .Q(ff_sx[16]),
    .D(n411_3),
    .CLK(clk85m),
    .CE(ff_sx_17_11),
    .CLEAR(n36_6) 
);
defparam ff_sx_16_s1.INIT=1'b0;
  DFFCE ff_sx_15_s1 (
    .Q(ff_sx[15]),
    .D(n412_3),
    .CLK(clk85m),
    .CE(ff_sx_17_11),
    .CLEAR(n36_6) 
);
defparam ff_sx_15_s1.INIT=1'b0;
  DFFCE ff_sx_14_s1 (
    .Q(ff_sx[14]),
    .D(n413_3),
    .CLK(clk85m),
    .CE(ff_sx_17_11),
    .CLEAR(n36_6) 
);
defparam ff_sx_14_s1.INIT=1'b0;
  DFFCE ff_sx_13_s1 (
    .Q(ff_sx[13]),
    .D(n414_3),
    .CLK(clk85m),
    .CE(ff_sx_17_11),
    .CLEAR(n36_6) 
);
defparam ff_sx_13_s1.INIT=1'b0;
  DFFCE ff_sx_12_s1 (
    .Q(ff_sx[12]),
    .D(n415_3),
    .CLK(clk85m),
    .CE(ff_sx_17_11),
    .CLEAR(n36_6) 
);
defparam ff_sx_12_s1.INIT=1'b0;
  DFFCE ff_sx_11_s1 (
    .Q(ff_sx[11]),
    .D(n416_3),
    .CLK(clk85m),
    .CE(ff_sx_17_11),
    .CLEAR(n36_6) 
);
defparam ff_sx_11_s1.INIT=1'b0;
  DFFCE ff_sx_10_s1 (
    .Q(ff_sx[10]),
    .D(n417_3),
    .CLK(clk85m),
    .CE(ff_sx_17_11),
    .CLEAR(n36_6) 
);
defparam ff_sx_10_s1.INIT=1'b0;
  DFFCE ff_sx_9_s1 (
    .Q(ff_sx[9]),
    .D(n418_3),
    .CLK(clk85m),
    .CE(ff_sx_17_11),
    .CLEAR(n36_6) 
);
defparam ff_sx_9_s1.INIT=1'b0;
  DFFCE ff_sx_8_s1 (
    .Q(w_status_border_position[8]),
    .D(n419_3),
    .CLK(clk85m),
    .CE(ff_sx_17_11),
    .CLEAR(n36_6) 
);
defparam ff_sx_8_s1.INIT=1'b0;
  DFFCE ff_sx_7_s1 (
    .Q(w_status_border_position[7]),
    .D(n420_7),
    .CLK(clk85m),
    .CE(ff_sx_17_11),
    .CLEAR(n36_6) 
);
defparam ff_sx_7_s1.INIT=1'b0;
  DFFCE ff_sx_6_s1 (
    .Q(w_status_border_position[6]),
    .D(n421_7),
    .CLK(clk85m),
    .CE(ff_sx_17_11),
    .CLEAR(n36_6) 
);
defparam ff_sx_6_s1.INIT=1'b0;
  DFFCE ff_sx_5_s1 (
    .Q(w_status_border_position[5]),
    .D(n422_7),
    .CLK(clk85m),
    .CE(ff_sx_17_11),
    .CLEAR(n36_6) 
);
defparam ff_sx_5_s1.INIT=1'b0;
  DFFCE ff_sx_4_s1 (
    .Q(w_status_border_position[4]),
    .D(n423_7),
    .CLK(clk85m),
    .CE(ff_sx_17_11),
    .CLEAR(n36_6) 
);
defparam ff_sx_4_s1.INIT=1'b0;
  DFFCE ff_sx_3_s1 (
    .Q(w_status_border_position[3]),
    .D(n424_7),
    .CLK(clk85m),
    .CE(ff_sx_17_11),
    .CLEAR(n36_6) 
);
defparam ff_sx_3_s1.INIT=1'b0;
  DFFCE ff_sx_2_s1 (
    .Q(w_status_border_position[2]),
    .D(n425_7),
    .CLK(clk85m),
    .CE(ff_sx_17_11),
    .CLEAR(n36_6) 
);
defparam ff_sx_2_s1.INIT=1'b0;
  DFFCE ff_sx_1_s1 (
    .Q(w_status_border_position[1]),
    .D(n426_7),
    .CLK(clk85m),
    .CE(ff_sx_17_11),
    .CLEAR(n36_6) 
);
defparam ff_sx_1_s1.INIT=1'b0;
  DFFCE ff_sx_0_s1 (
    .Q(w_status_border_position[0]),
    .D(n427_7),
    .CLK(clk85m),
    .CE(ff_sx_17_11),
    .CLEAR(n36_6) 
);
defparam ff_sx_0_s1.INIT=1'b0;
  DFFCE ff_sx2_17_s1 (
    .Q(ff_sx2[17]),
    .D(n816_7),
    .CLK(clk85m),
    .CE(ff_sx2_17_8),
    .CLEAR(n36_6) 
);
defparam ff_sx2_17_s1.INIT=1'b0;
  DFFCE ff_sx2_16_s1 (
    .Q(ff_sx2[16]),
    .D(n817_3),
    .CLK(clk85m),
    .CE(ff_sx2_17_8),
    .CLEAR(n36_6) 
);
defparam ff_sx2_16_s1.INIT=1'b0;
  DFFCE ff_sx2_15_s1 (
    .Q(ff_sx2[15]),
    .D(n818_3),
    .CLK(clk85m),
    .CE(ff_sx2_17_8),
    .CLEAR(n36_6) 
);
defparam ff_sx2_15_s1.INIT=1'b0;
  DFFCE ff_sx2_14_s1 (
    .Q(ff_sx2[14]),
    .D(n819_3),
    .CLK(clk85m),
    .CE(ff_sx2_17_8),
    .CLEAR(n36_6) 
);
defparam ff_sx2_14_s1.INIT=1'b0;
  DFFCE ff_sx2_13_s1 (
    .Q(ff_sx2[13]),
    .D(n820_3),
    .CLK(clk85m),
    .CE(ff_sx2_17_8),
    .CLEAR(n36_6) 
);
defparam ff_sx2_13_s1.INIT=1'b0;
  DFFCE ff_sx2_12_s1 (
    .Q(ff_sx2[12]),
    .D(n821_3),
    .CLK(clk85m),
    .CE(ff_sx2_17_8),
    .CLEAR(n36_6) 
);
defparam ff_sx2_12_s1.INIT=1'b0;
  DFFCE ff_sx2_11_s1 (
    .Q(ff_sx2[11]),
    .D(n822_3),
    .CLK(clk85m),
    .CE(ff_sx2_17_8),
    .CLEAR(n36_6) 
);
defparam ff_sx2_11_s1.INIT=1'b0;
  DFFCE ff_sx2_10_s1 (
    .Q(ff_sx2[10]),
    .D(n823_3),
    .CLK(clk85m),
    .CE(ff_sx2_17_8),
    .CLEAR(n36_6) 
);
defparam ff_sx2_10_s1.INIT=1'b0;
  DFFCE ff_sx2_9_s1 (
    .Q(ff_sx2[9]),
    .D(n824_3),
    .CLK(clk85m),
    .CE(ff_sx2_17_8),
    .CLEAR(n36_6) 
);
defparam ff_sx2_9_s1.INIT=1'b0;
  DFFCE ff_sx2_8_s1 (
    .Q(ff_sx2[8]),
    .D(n825_3),
    .CLK(clk85m),
    .CE(ff_sx2_17_8),
    .CLEAR(n36_6) 
);
defparam ff_sx2_8_s1.INIT=1'b0;
  DFFCE ff_sx2_7_s1 (
    .Q(ff_sx2[7]),
    .D(n826_7),
    .CLK(clk85m),
    .CE(ff_sx2_17_8),
    .CLEAR(n36_6) 
);
defparam ff_sx2_7_s1.INIT=1'b0;
  DFFCE ff_sx2_6_s1 (
    .Q(ff_sx2[6]),
    .D(n827_7),
    .CLK(clk85m),
    .CE(ff_sx2_17_8),
    .CLEAR(n36_6) 
);
defparam ff_sx2_6_s1.INIT=1'b0;
  DFFCE ff_sx2_5_s1 (
    .Q(ff_sx2[5]),
    .D(n828_7),
    .CLK(clk85m),
    .CE(ff_sx2_17_8),
    .CLEAR(n36_6) 
);
defparam ff_sx2_5_s1.INIT=1'b0;
  DFFCE ff_sx2_4_s1 (
    .Q(ff_sx2[4]),
    .D(n829_7),
    .CLK(clk85m),
    .CE(ff_sx2_17_8),
    .CLEAR(n36_6) 
);
defparam ff_sx2_4_s1.INIT=1'b0;
  DFFCE ff_sx2_3_s1 (
    .Q(ff_sx2[3]),
    .D(n830_7),
    .CLK(clk85m),
    .CE(ff_sx2_17_8),
    .CLEAR(n36_6) 
);
defparam ff_sx2_3_s1.INIT=1'b0;
  DFFCE ff_sx2_2_s1 (
    .Q(ff_sx2[2]),
    .D(n831_7),
    .CLK(clk85m),
    .CE(ff_sx2_17_8),
    .CLEAR(n36_6) 
);
defparam ff_sx2_2_s1.INIT=1'b0;
  DFFCE ff_sx2_1_s1 (
    .Q(ff_sx2[1]),
    .D(n832_7),
    .CLK(clk85m),
    .CE(ff_sx2_17_8),
    .CLEAR(n36_6) 
);
defparam ff_sx2_1_s1.INIT=1'b0;
  DFFCE ff_sx2_0_s1 (
    .Q(ff_sx2[0]),
    .D(n833_7),
    .CLK(clk85m),
    .CE(ff_sx2_17_8),
    .CLEAR(n36_6) 
);
defparam ff_sx2_0_s1.INIT=1'b0;
  DFFCE ff_sy2_18_s1 (
    .Q(ff_sy2[18]),
    .D(n834_3),
    .CLK(clk85m),
    .CE(ff_sx2_17_8),
    .CLEAR(n36_6) 
);
defparam ff_sy2_18_s1.INIT=1'b0;
  DFFCE ff_sy2_17_s1 (
    .Q(ff_sy2[17]),
    .D(n835_3),
    .CLK(clk85m),
    .CE(ff_sx2_17_8),
    .CLEAR(n36_6) 
);
defparam ff_sy2_17_s1.INIT=1'b0;
  DFFCE ff_sy2_16_s1 (
    .Q(ff_sy2[16]),
    .D(n836_3),
    .CLK(clk85m),
    .CE(ff_sx2_17_8),
    .CLEAR(n36_6) 
);
defparam ff_sy2_16_s1.INIT=1'b0;
  DFFCE ff_sy2_15_s1 (
    .Q(ff_sy2[15]),
    .D(n837_3),
    .CLK(clk85m),
    .CE(ff_sx2_17_8),
    .CLEAR(n36_6) 
);
defparam ff_sy2_15_s1.INIT=1'b0;
  DFFCE ff_sy2_14_s1 (
    .Q(ff_sy2[14]),
    .D(n838_3),
    .CLK(clk85m),
    .CE(ff_sx2_17_8),
    .CLEAR(n36_6) 
);
defparam ff_sy2_14_s1.INIT=1'b0;
  DFFCE ff_sy2_13_s1 (
    .Q(ff_sy2[13]),
    .D(n839_3),
    .CLK(clk85m),
    .CE(ff_sx2_17_8),
    .CLEAR(n36_6) 
);
defparam ff_sy2_13_s1.INIT=1'b0;
  DFFCE ff_sy2_12_s1 (
    .Q(ff_sy2[12]),
    .D(n840_3),
    .CLK(clk85m),
    .CE(ff_sx2_17_8),
    .CLEAR(n36_6) 
);
defparam ff_sy2_12_s1.INIT=1'b0;
  DFFCE ff_sy2_11_s1 (
    .Q(ff_sy2[11]),
    .D(n841_3),
    .CLK(clk85m),
    .CE(ff_sx2_17_8),
    .CLEAR(n36_6) 
);
defparam ff_sy2_11_s1.INIT=1'b0;
  DFFCE ff_sy2_10_s1 (
    .Q(ff_sy2[10]),
    .D(n842_3),
    .CLK(clk85m),
    .CE(ff_sx2_17_8),
    .CLEAR(n36_6) 
);
defparam ff_sy2_10_s1.INIT=1'b0;
  DFFCE ff_sy2_9_s1 (
    .Q(ff_sy2[9]),
    .D(n843_3),
    .CLK(clk85m),
    .CE(ff_sx2_17_8),
    .CLEAR(n36_6) 
);
defparam ff_sy2_9_s1.INIT=1'b0;
  DFFCE ff_sy2_8_s1 (
    .Q(ff_sy2[8]),
    .D(n844_3),
    .CLK(clk85m),
    .CE(ff_sx2_17_8),
    .CLEAR(n36_6) 
);
defparam ff_sy2_8_s1.INIT=1'b0;
  DFFCE ff_sy2_7_s1 (
    .Q(ff_sy2[7]),
    .D(n845_3),
    .CLK(clk85m),
    .CE(ff_sx2_17_8),
    .CLEAR(n36_6) 
);
defparam ff_sy2_7_s1.INIT=1'b0;
  DFFCE ff_sy2_6_s1 (
    .Q(ff_sy2[6]),
    .D(n846_3),
    .CLK(clk85m),
    .CE(ff_sx2_17_8),
    .CLEAR(n36_6) 
);
defparam ff_sy2_6_s1.INIT=1'b0;
  DFFCE ff_sy2_5_s1 (
    .Q(ff_sy2[5]),
    .D(n847_3),
    .CLK(clk85m),
    .CE(ff_sx2_17_8),
    .CLEAR(n36_6) 
);
defparam ff_sy2_5_s1.INIT=1'b0;
  DFFCE ff_sy2_4_s1 (
    .Q(ff_sy2[4]),
    .D(n848_3),
    .CLK(clk85m),
    .CE(ff_sx2_17_8),
    .CLEAR(n36_6) 
);
defparam ff_sy2_4_s1.INIT=1'b0;
  DFFCE ff_sy2_3_s1 (
    .Q(ff_sy2[3]),
    .D(n849_3),
    .CLK(clk85m),
    .CE(ff_sx2_17_8),
    .CLEAR(n36_6) 
);
defparam ff_sy2_3_s1.INIT=1'b0;
  DFFCE ff_sy2_2_s1 (
    .Q(ff_sy2[2]),
    .D(n850_3),
    .CLK(clk85m),
    .CE(ff_sx2_17_8),
    .CLEAR(n36_6) 
);
defparam ff_sy2_2_s1.INIT=1'b0;
  DFFCE ff_sy2_1_s1 (
    .Q(ff_sy2[1]),
    .D(n851_3),
    .CLK(clk85m),
    .CE(ff_sx2_17_8),
    .CLEAR(n36_6) 
);
defparam ff_sy2_1_s1.INIT=1'b0;
  DFFCE ff_sy2_0_s1 (
    .Q(ff_sy2[0]),
    .D(n852_3),
    .CLK(clk85m),
    .CE(ff_sx2_17_8),
    .CLEAR(n36_6) 
);
defparam ff_sy2_0_s1.INIT=1'b0;
  DFFCE ff_dy_7_s1 (
    .Q(ff_dy[7]),
    .D(n1228_3),
    .CLK(clk85m),
    .CE(ff_dy_7_8),
    .CLEAR(n36_6) 
);
defparam ff_dy_7_s1.INIT=1'b0;
  DFFCE ff_dy_6_s1 (
    .Q(ff_dy[6]),
    .D(n1229_3),
    .CLK(clk85m),
    .CE(ff_dy_7_8),
    .CLEAR(n36_6) 
);
defparam ff_dy_6_s1.INIT=1'b0;
  DFFCE ff_dy_5_s1 (
    .Q(ff_dy[5]),
    .D(n1230_3),
    .CLK(clk85m),
    .CE(ff_dy_7_8),
    .CLEAR(n36_6) 
);
defparam ff_dy_5_s1.INIT=1'b0;
  DFFCE ff_dy_4_s1 (
    .Q(ff_dy[4]),
    .D(n1231_3),
    .CLK(clk85m),
    .CE(ff_dy_7_8),
    .CLEAR(n36_6) 
);
defparam ff_dy_4_s1.INIT=1'b0;
  DFFCE ff_dy_3_s1 (
    .Q(ff_dy[3]),
    .D(n1232_3),
    .CLK(clk85m),
    .CE(ff_dy_7_8),
    .CLEAR(n36_6) 
);
defparam ff_dy_3_s1.INIT=1'b0;
  DFFCE ff_dy_2_s1 (
    .Q(ff_dy[2]),
    .D(n1233_3),
    .CLK(clk85m),
    .CE(ff_dy_7_8),
    .CLEAR(n36_6) 
);
defparam ff_dy_2_s1.INIT=1'b0;
  DFFCE ff_dy_1_s1 (
    .Q(ff_dy[1]),
    .D(n1234_3),
    .CLK(clk85m),
    .CE(ff_dy_7_8),
    .CLEAR(n36_6) 
);
defparam ff_dy_1_s1.INIT=1'b0;
  DFFCE ff_dy_0_s1 (
    .Q(ff_dy[0]),
    .D(n1235_3),
    .CLK(clk85m),
    .CE(ff_dy_7_8),
    .CLEAR(n36_6) 
);
defparam ff_dy_0_s1.INIT=1'b0;
  DFFCE ff_nyb_11_s1 (
    .Q(ff_nyb[11]),
    .D(n1807_7),
    .CLK(clk85m),
    .CE(ff_sx_17_11),
    .CLEAR(n36_6) 
);
defparam ff_nyb_11_s1.INIT=1'b0;
  DFFCE ff_nyb_10_s1 (
    .Q(ff_nyb[10]),
    .D(n1808_7),
    .CLK(clk85m),
    .CE(ff_sx_17_11),
    .CLEAR(n36_6) 
);
defparam ff_nyb_10_s1.INIT=1'b0;
  DFFCE ff_nyb_9_s1 (
    .Q(ff_nyb[9]),
    .D(n1809_3),
    .CLK(clk85m),
    .CE(ff_sx_17_11),
    .CLEAR(n36_6) 
);
defparam ff_nyb_9_s1.INIT=1'b0;
  DFFCE ff_nyb_8_s1 (
    .Q(ff_nyb[8]),
    .D(n1810_3),
    .CLK(clk85m),
    .CE(ff_sx_17_11),
    .CLEAR(n36_6) 
);
defparam ff_nyb_8_s1.INIT=1'b0;
  DFFCE ff_nyb_7_s1 (
    .Q(ff_nyb[7]),
    .D(n1811_3),
    .CLK(clk85m),
    .CE(ff_sx_17_11),
    .CLEAR(n36_6) 
);
defparam ff_nyb_7_s1.INIT=1'b0;
  DFFCE ff_nyb_6_s1 (
    .Q(ff_nyb[6]),
    .D(n1812_3),
    .CLK(clk85m),
    .CE(ff_sx_17_11),
    .CLEAR(n36_6) 
);
defparam ff_nyb_6_s1.INIT=1'b0;
  DFFCE ff_nyb_5_s1 (
    .Q(ff_nyb[5]),
    .D(n1813_3),
    .CLK(clk85m),
    .CE(ff_sx_17_11),
    .CLEAR(n36_6) 
);
defparam ff_nyb_5_s1.INIT=1'b0;
  DFFCE ff_nyb_4_s1 (
    .Q(ff_nyb[4]),
    .D(n1814_3),
    .CLK(clk85m),
    .CE(ff_sx_17_11),
    .CLEAR(n36_6) 
);
defparam ff_nyb_4_s1.INIT=1'b0;
  DFFCE ff_nyb_3_s1 (
    .Q(ff_nyb[3]),
    .D(n1815_3),
    .CLK(clk85m),
    .CE(ff_sx_17_11),
    .CLEAR(n36_6) 
);
defparam ff_nyb_3_s1.INIT=1'b0;
  DFFCE ff_nyb_2_s1 (
    .Q(ff_nyb[2]),
    .D(n1816_3),
    .CLK(clk85m),
    .CE(ff_sx_17_11),
    .CLEAR(n36_6) 
);
defparam ff_nyb_2_s1.INIT=1'b0;
  DFFCE ff_nyb_1_s1 (
    .Q(ff_nyb[1]),
    .D(n1817_3),
    .CLK(clk85m),
    .CE(ff_sx_17_11),
    .CLEAR(n36_6) 
);
defparam ff_nyb_1_s1.INIT=1'b0;
  DFFCE ff_nyb_0_s1 (
    .Q(ff_nyb[0]),
    .D(n1818_3),
    .CLK(clk85m),
    .CE(ff_sx_17_11),
    .CLEAR(n36_6) 
);
defparam ff_nyb_0_s1.INIT=1'b0;
  DFFCE ff_color_7_s1 (
    .Q(ff_color[7]),
    .D(n1903_3),
    .CLK(clk85m),
    .CE(ff_color_7_8),
    .CLEAR(n36_6) 
);
defparam ff_color_7_s1.INIT=1'b0;
  DFFCE ff_color_6_s1 (
    .Q(ff_color[6]),
    .D(n1904_3),
    .CLK(clk85m),
    .CE(ff_color_7_8),
    .CLEAR(n36_6) 
);
defparam ff_color_6_s1.INIT=1'b0;
  DFFCE ff_color_5_s1 (
    .Q(ff_color[5]),
    .D(n1905_3),
    .CLK(clk85m),
    .CE(ff_color_7_8),
    .CLEAR(n36_6) 
);
defparam ff_color_5_s1.INIT=1'b0;
  DFFCE ff_color_4_s1 (
    .Q(ff_color[4]),
    .D(n1906_3),
    .CLK(clk85m),
    .CE(ff_color_7_8),
    .CLEAR(n36_6) 
);
defparam ff_color_4_s1.INIT=1'b0;
  DFFCE ff_color_3_s1 (
    .Q(ff_color[3]),
    .D(n1907_3),
    .CLK(clk85m),
    .CE(ff_color_7_8),
    .CLEAR(n36_6) 
);
defparam ff_color_3_s1.INIT=1'b0;
  DFFCE ff_color_2_s1 (
    .Q(ff_color[2]),
    .D(n1908_3),
    .CLK(clk85m),
    .CE(ff_color_7_8),
    .CLEAR(n36_6) 
);
defparam ff_color_2_s1.INIT=1'b0;
  DFFCE ff_color_1_s1 (
    .Q(ff_color[1]),
    .D(n1909_3),
    .CLK(clk85m),
    .CE(ff_color_7_8),
    .CLEAR(n36_6) 
);
defparam ff_color_1_s1.INIT=1'b0;
  DFFCE ff_color_0_s1 (
    .Q(ff_color[0]),
    .D(n1910_3),
    .CLK(clk85m),
    .CE(ff_color_7_8),
    .CLEAR(n36_6) 
);
defparam ff_color_0_s1.INIT=1'b0;
  DFFCE ff_transfer_ready_s1 (
    .Q(w_status_transfer_ready),
    .D(n1989_9),
    .CLK(clk85m),
    .CE(ff_transfer_ready_6),
    .CLEAR(n36_6) 
);
defparam ff_transfer_ready_s1.INIT=1'b0;
  DFFCE ff_command_execute_s1 (
    .Q(w_status_command_execute),
    .D(ff_start),
    .CLK(clk85m),
    .CE(ff_command_execute_6),
    .CLEAR(n36_6) 
);
defparam ff_command_execute_s1.INIT=1'b0;
  DFFCE ff_read_pixel_7_s1 (
    .Q(w_status_color[7]),
    .D(n2237_9),
    .CLK(clk85m),
    .CE(ff_read_pixel_7_15),
    .CLEAR(n36_6) 
);
defparam ff_read_pixel_7_s1.INIT=1'b0;
  DFFCE ff_read_pixel_6_s1 (
    .Q(w_status_color[6]),
    .D(n2238_9),
    .CLK(clk85m),
    .CE(ff_read_pixel_7_15),
    .CLEAR(n36_6) 
);
defparam ff_read_pixel_6_s1.INIT=1'b0;
  DFFCE ff_read_pixel_5_s1 (
    .Q(w_status_color[5]),
    .D(n2239_9),
    .CLK(clk85m),
    .CE(ff_read_pixel_7_15),
    .CLEAR(n36_6) 
);
defparam ff_read_pixel_5_s1.INIT=1'b0;
  DFFCE ff_read_pixel_4_s1 (
    .Q(w_status_color[4]),
    .D(n2240_9),
    .CLK(clk85m),
    .CE(ff_read_pixel_7_15),
    .CLEAR(n36_6) 
);
defparam ff_read_pixel_4_s1.INIT=1'b0;
  DFFCE ff_read_pixel_3_s1 (
    .Q(w_status_color[3]),
    .D(n2241_7),
    .CLK(clk85m),
    .CE(ff_read_pixel_7_15),
    .CLEAR(n36_6) 
);
defparam ff_read_pixel_3_s1.INIT=1'b0;
  DFFCE ff_read_pixel_2_s1 (
    .Q(w_status_color[2]),
    .D(n2242_7),
    .CLK(clk85m),
    .CE(ff_read_pixel_7_15),
    .CLEAR(n36_6) 
);
defparam ff_read_pixel_2_s1.INIT=1'b0;
  DFFCE ff_read_pixel_1_s1 (
    .Q(w_status_color[1]),
    .D(n2243_7),
    .CLK(clk85m),
    .CE(ff_read_pixel_7_15),
    .CLEAR(n36_6) 
);
defparam ff_read_pixel_1_s1.INIT=1'b0;
  DFFCE ff_read_pixel_0_s1 (
    .Q(w_status_color[0]),
    .D(n2244_7),
    .CLK(clk85m),
    .CE(ff_read_pixel_7_15),
    .CLEAR(n36_6) 
);
defparam ff_read_pixel_0_s1.INIT=1'b0;
  DFFCE ff_sy_15_s1 (
    .Q(ff_sy[15]),
    .D(n644_7),
    .CLK(clk85m),
    .CE(ff_sy_15_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_sy_14_s1 (
    .Q(ff_sy[14]),
    .D(n645_7),
    .CLK(clk85m),
    .CE(ff_sy_15_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_sy_13_s1 (
    .Q(ff_sy[13]),
    .D(n646_7),
    .CLK(clk85m),
    .CE(ff_sy_15_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_sy_12_s1 (
    .Q(ff_sy[12]),
    .D(n647_7),
    .CLK(clk85m),
    .CE(ff_sy_15_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_sy_11_s1 (
    .Q(ff_sy[11]),
    .D(n648_7),
    .CLK(clk85m),
    .CE(ff_sy_15_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_sy_10_s1 (
    .Q(ff_sy[10]),
    .D(n649_7),
    .CLK(clk85m),
    .CE(ff_sy_15_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_sy_9_s1 (
    .Q(ff_sy[9]),
    .D(n650_7),
    .CLK(clk85m),
    .CE(ff_sy_15_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_sy_8_s1 (
    .Q(ff_sy[8]),
    .D(n651_7),
    .CLK(clk85m),
    .CE(ff_sy_15_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_sy_7_s1 (
    .Q(ff_sy[7]),
    .D(n652_9),
    .CLK(clk85m),
    .CE(ff_sy_15_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_sy_6_s1 (
    .Q(ff_sy[6]),
    .D(n653_9),
    .CLK(clk85m),
    .CE(ff_sy_15_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_sy_5_s1 (
    .Q(ff_sy[5]),
    .D(n654_9),
    .CLK(clk85m),
    .CE(ff_sy_15_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_sy_4_s1 (
    .Q(ff_sy[4]),
    .D(n655_9),
    .CLK(clk85m),
    .CE(ff_sy_15_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_sy_3_s1 (
    .Q(ff_sy[3]),
    .D(n656_9),
    .CLK(clk85m),
    .CE(ff_sy_15_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_sy_2_s1 (
    .Q(ff_sy[2]),
    .D(n657_9),
    .CLK(clk85m),
    .CE(ff_sy_15_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_sy_1_s1 (
    .Q(ff_sy[1]),
    .D(n658_9),
    .CLK(clk85m),
    .CE(ff_sy_15_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_sy_0_s1 (
    .Q(ff_sy[0]),
    .D(n659_9),
    .CLK(clk85m),
    .CE(ff_sy_15_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_dx_8_s1 (
    .Q(ff_dx[8]),
    .D(n1111_6),
    .CLK(clk85m),
    .CE(ff_dx_8_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_dx_7_s1 (
    .Q(ff_dx[7]),
    .D(n1112_6),
    .CLK(clk85m),
    .CE(ff_dx_8_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_dx_6_s1 (
    .Q(ff_dx[6]),
    .D(n1113_6),
    .CLK(clk85m),
    .CE(ff_dx_8_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_dx_5_s1 (
    .Q(ff_dx[5]),
    .D(n1114_6),
    .CLK(clk85m),
    .CE(ff_dx_8_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_dx_4_s1 (
    .Q(ff_dx[4]),
    .D(n1115_6),
    .CLK(clk85m),
    .CE(ff_dx_8_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_dx_3_s1 (
    .Q(ff_dx[3]),
    .D(n1116_6),
    .CLK(clk85m),
    .CE(ff_dx_8_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_dx_2_s1 (
    .Q(ff_dx[2]),
    .D(n1117_6),
    .CLK(clk85m),
    .CE(ff_dx_8_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_dx_1_s1 (
    .Q(ff_dx[1]),
    .D(n1118_6),
    .CLK(clk85m),
    .CE(ff_dx_8_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_dx_0_s1 (
    .Q(ff_dx[0]),
    .D(n1119_6),
    .CLK(clk85m),
    .CE(ff_dx_8_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_nx_10_s1 (
    .Q(ff_nx[10]),
    .D(n1614_5),
    .CLK(clk85m),
    .CE(ff_nx_10_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_nx_9_s1 (
    .Q(ff_nx[9]),
    .D(n1615_5),
    .CLK(clk85m),
    .CE(ff_nx_10_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_nx_8_s1 (
    .Q(ff_nx[8]),
    .D(n1616_5),
    .CLK(clk85m),
    .CE(ff_nx_10_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_nx_7_s1 (
    .Q(ff_nx[7]),
    .D(n1617_5),
    .CLK(clk85m),
    .CE(ff_nx_10_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_nx_6_s1 (
    .Q(ff_nx[6]),
    .D(n1618_5),
    .CLK(clk85m),
    .CE(ff_nx_10_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_nx_5_s1 (
    .Q(ff_nx[5]),
    .D(n1619_5),
    .CLK(clk85m),
    .CE(ff_nx_10_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_nx_4_s1 (
    .Q(ff_nx[4]),
    .D(n1620_5),
    .CLK(clk85m),
    .CE(ff_nx_10_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_nx_3_s1 (
    .Q(ff_nx[3]),
    .D(n1621_12),
    .CLK(clk85m),
    .CE(ff_nx_10_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_nx_2_s1 (
    .Q(ff_nx[2]),
    .D(n1622_5),
    .CLK(clk85m),
    .CE(ff_nx_10_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_nx_1_s1 (
    .Q(ff_nx[1]),
    .D(n1623_5),
    .CLK(clk85m),
    .CE(ff_nx_10_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_nx_0_s1 (
    .Q(ff_nx[0]),
    .D(n1624_5),
    .CLK(clk85m),
    .CE(ff_nx_10_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_ny_7_s1 (
    .Q(ff_ny[7]),
    .D(n1746_4),
    .CLK(clk85m),
    .CE(n1746_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_ny_6_s1 (
    .Q(ff_ny[6]),
    .D(n1747_4),
    .CLK(clk85m),
    .CE(n1746_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_ny_5_s1 (
    .Q(ff_ny[5]),
    .D(n1748_4),
    .CLK(clk85m),
    .CE(n1746_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_ny_4_s1 (
    .Q(ff_ny[4]),
    .D(n1749_4),
    .CLK(clk85m),
    .CE(n1746_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_ny_3_s1 (
    .Q(ff_ny[3]),
    .D(n1750_4),
    .CLK(clk85m),
    .CE(n1746_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_ny_2_s1 (
    .Q(ff_ny[2]),
    .D(n1751_4),
    .CLK(clk85m),
    .CE(n1746_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_ny_1_s1 (
    .Q(ff_ny[1]),
    .D(n1752_4),
    .CLK(clk85m),
    .CE(n1746_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_ny_0_s1 (
    .Q(ff_ny[0]),
    .D(n1753_4),
    .CLK(clk85m),
    .CE(n1746_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_border_detect_s1 (
    .Q(w_status_border_detect),
    .D(w_cache_flush_end),
    .CLK(clk85m),
    .CE(ff_border_detect_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_state_5_s1 (
    .Q(ff_state[5]),
    .D(n3131_13),
    .CLK(clk85m),
    .CE(ff_state_2_12),
    .CLEAR(n36_6) 
);
  DFFCE ff_state_4_s1 (
    .Q(ff_state[4]),
    .D(n3132_14),
    .CLK(clk85m),
    .CE(ff_state_2_12),
    .CLEAR(n36_6) 
);
  DFFCE ff_state_3_s1 (
    .Q(ff_state[3]),
    .D(n2986_182),
    .CLK(clk85m),
    .CE(ff_state_3_13),
    .CLEAR(n36_6) 
);
  DFFCE ff_state_2_s1 (
    .Q(ff_state[2]),
    .D(n3134_10),
    .CLK(clk85m),
    .CE(ff_state_2_12),
    .CLEAR(n36_6) 
);
  DFFCE ff_state_1_s1 (
    .Q(ff_state[1]),
    .D(n3135_8),
    .CLK(clk85m),
    .CE(ff_state_2_12),
    .CLEAR(n36_6) 
);
  DFFCE ff_state_0_s1 (
    .Q(ff_state[0]),
    .D(n3136_8),
    .CLK(clk85m),
    .CE(ff_state_0_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_flush_start_s1 (
    .Q(ff_cache_flush_start),
    .D(n3123_12),
    .CLK(clk85m),
    .CE(ff_cache_flush_start_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_valid_s1 (
    .Q(ff_cache_vram_valid),
    .D(n3124_24),
    .CLK(clk85m),
    .CE(ff_cache_vram_valid_15),
    .CLEAR(n36_6) 
);
  DFFCE ff_count_valid_s1 (
    .Q(ff_count_valid),
    .D(n3121_17),
    .CLK(clk85m),
    .CE(ff_count_valid_16),
    .CLEAR(n36_6) 
);
  DFFCE ff_border_detect_request_s1 (
    .Q(ff_border_detect_request),
    .D(n3122_10),
    .CLK(clk85m),
    .CE(n3122_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_wait_count_5_s1 (
    .Q(ff_wait_count[5]),
    .D(n3127_13),
    .CLK(clk85m),
    .CE(ff_wait_count_5_12),
    .CLEAR(n36_6) 
);
  DFFC ff_read_color_s8 (
    .Q(ff_read_color),
    .D(n1934_12),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_read_color_s8.INIT=1'b0;
  DFFC ff_read_byte_7_s3 (
    .Q(ff_read_byte[7]),
    .D(n2245_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_read_byte_7_s3.INIT=1'b0;
  DFFC ff_read_byte_6_s3 (
    .Q(ff_read_byte[6]),
    .D(n2246_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_read_byte_6_s3.INIT=1'b0;
  DFFC ff_read_byte_5_s3 (
    .Q(ff_read_byte[5]),
    .D(n2247_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_read_byte_5_s3.INIT=1'b0;
  DFFC ff_read_byte_4_s3 (
    .Q(ff_read_byte[4]),
    .D(n2248_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_read_byte_4_s3.INIT=1'b0;
  DFFC ff_read_byte_3_s3 (
    .Q(ff_read_byte[3]),
    .D(n2249_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_read_byte_3_s3.INIT=1'b0;
  DFFC ff_read_byte_2_s3 (
    .Q(ff_read_byte[2]),
    .D(n2250_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_read_byte_2_s3.INIT=1'b0;
  DFFC ff_read_byte_1_s3 (
    .Q(ff_read_byte[1]),
    .D(n2251_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_read_byte_1_s3.INIT=1'b0;
  DFFC ff_read_byte_0_s3 (
    .Q(ff_read_byte[0]),
    .D(n2252_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_read_byte_0_s3.INIT=1'b0;
  ALU \w_next_sx[0]_1_s  (
    .SUM(w_next_sx[0]),
    .COUT(\w_next_sx[0]_1_1 ),
    .I0(w_status_border_position[8]),
    .I1(w_next[0]),
    .I3(ff_dix_3_4),
    .CIN(ff_dix) 
);
defparam \w_next_sx[0]_1_s .ALU_MODE=2;
  ALU \w_next_sx[1]_1_s  (
    .SUM(w_next_sx[1]),
    .COUT(\w_next_sx[1]_1_1 ),
    .I0(ff_sx[9]),
    .I1(w_next[1]),
    .I3(ff_dix_3_4),
    .CIN(\w_next_sx[0]_1_1 ) 
);
defparam \w_next_sx[1]_1_s .ALU_MODE=2;
  ALU \w_next_sx[2]_1_s  (
    .SUM(w_next_sx[2]),
    .COUT(\w_next_sx[2]_1_1 ),
    .I0(ff_sx[10]),
    .I1(w_next[2]),
    .I3(ff_dix_3_4),
    .CIN(\w_next_sx[1]_1_1 ) 
);
defparam \w_next_sx[2]_1_s .ALU_MODE=2;
  ALU \w_next_sx[3]_1_s  (
    .SUM(w_next_sx[3]),
    .COUT(\w_next_sx[3]_1_1 ),
    .I0(ff_sx[11]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_sx[2]_1_1 ) 
);
defparam \w_next_sx[3]_1_s .ALU_MODE=2;
  ALU \w_next_sx[4]_1_s  (
    .SUM(w_next_sx[4]),
    .COUT(\w_next_sx[4]_1_1 ),
    .I0(ff_sx[12]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_sx[3]_1_1 ) 
);
defparam \w_next_sx[4]_1_s .ALU_MODE=2;
  ALU \w_next_sx[5]_1_s  (
    .SUM(w_next_sx[5]),
    .COUT(\w_next_sx[5]_1_1 ),
    .I0(ff_sx[13]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_sx[4]_1_1 ) 
);
defparam \w_next_sx[5]_1_s .ALU_MODE=2;
  ALU \w_next_sx[6]_1_s  (
    .SUM(w_next_sx[6]),
    .COUT(\w_next_sx[6]_1_1 ),
    .I0(ff_sx[14]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_sx[5]_1_1 ) 
);
defparam \w_next_sx[6]_1_s .ALU_MODE=2;
  ALU \w_next_sx[7]_1_s  (
    .SUM(w_next_sx[7]),
    .COUT(\w_next_sx[7]_1_1 ),
    .I0(ff_sx[15]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_sx[6]_1_1 ) 
);
defparam \w_next_sx[7]_1_s .ALU_MODE=2;
  ALU \w_next_sx[8]_1_s  (
    .SUM(w_next_sx[8]),
    .COUT(\w_next_sx[8]_1_1 ),
    .I0(ff_sx[16]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_sx[7]_1_1 ) 
);
defparam \w_next_sx[8]_1_s .ALU_MODE=2;
  ALU \w_next_sx[9]_1_s  (
    .SUM(w_next_sx[9]),
    .COUT(\w_next_sx[9]_1_0_COUT ),
    .I0(ff_sx[17]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_sx[8]_1_1 ) 
);
defparam \w_next_sx[9]_1_s .ALU_MODE=2;
  ALU \w_next_sy[0]_1_s  (
    .SUM(w_next_sy[0]),
    .COUT(\w_next_sy[0]_1_1 ),
    .I0(ff_sy[8]),
    .I1(VCC),
    .I3(ff_diy_3_4),
    .CIN(ff_diy) 
);
defparam \w_next_sy[0]_1_s .ALU_MODE=2;
  ALU \w_next_sy[1]_1_s  (
    .SUM(w_next_sy[1]),
    .COUT(\w_next_sy[1]_1_1 ),
    .I0(ff_sy[9]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_sy[0]_1_1 ) 
);
defparam \w_next_sy[1]_1_s .ALU_MODE=2;
  ALU \w_next_sy[2]_1_s  (
    .SUM(w_next_sy[2]),
    .COUT(\w_next_sy[2]_1_1 ),
    .I0(ff_sy[10]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_sy[1]_1_1 ) 
);
defparam \w_next_sy[2]_1_s .ALU_MODE=2;
  ALU \w_next_sy[3]_1_s  (
    .SUM(w_next_sy[3]),
    .COUT(\w_next_sy[3]_1_1 ),
    .I0(ff_sy[11]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_sy[2]_1_1 ) 
);
defparam \w_next_sy[3]_1_s .ALU_MODE=2;
  ALU \w_next_sy[4]_1_s  (
    .SUM(w_next_sy[4]),
    .COUT(\w_next_sy[4]_1_1 ),
    .I0(ff_sy[12]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_sy[3]_1_1 ) 
);
defparam \w_next_sy[4]_1_s .ALU_MODE=2;
  ALU \w_next_sy[5]_1_s  (
    .SUM(w_next_sy[5]),
    .COUT(\w_next_sy[5]_1_1 ),
    .I0(ff_sy[13]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_sy[4]_1_1 ) 
);
defparam \w_next_sy[5]_1_s .ALU_MODE=2;
  ALU \w_next_sy[6]_1_s  (
    .SUM(w_next_sy[6]),
    .COUT(\w_next_sy[6]_1_1 ),
    .I0(ff_sy[14]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_sy[5]_1_1 ) 
);
defparam \w_next_sy[6]_1_s .ALU_MODE=2;
  ALU \w_next_sy[7]_1_s  (
    .SUM(w_next_sy[7]),
    .COUT(\w_next_sy[7]_1_1 ),
    .I0(ff_sy[15]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_sy[6]_1_1 ) 
);
defparam \w_next_sy[7]_1_s .ALU_MODE=2;
  ALU \w_next_sy[8]_1_s  (
    .SUM(w_next_sy[8]),
    .COUT(\w_next_sy[8]_1_1 ),
    .I0(ff_sy[16]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_sy[7]_1_1 ) 
);
defparam \w_next_sy[8]_1_s .ALU_MODE=2;
  ALU \w_next_sy[9]_1_s  (
    .SUM(w_next_sy[9]),
    .COUT(\w_next_sy[9]_1_1 ),
    .I0(ff_sy[17]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_sy[8]_1_1 ) 
);
defparam \w_next_sy[9]_1_s .ALU_MODE=2;
  ALU \w_next_sy[10]_1_s  (
    .SUM(w_next_sy[10]),
    .COUT(\w_next_sy[10]_1_0_COUT ),
    .I0(ff_sy[18]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_sy[9]_1_1 ) 
);
defparam \w_next_sy[10]_1_s .ALU_MODE=2;
  ALU \w_next_dx[0]_1_s  (
    .SUM(w_next_dx[0]),
    .COUT(\w_next_dx[0]_1_1 ),
    .I0(ff_dx[0]),
    .I1(w_next[0]),
    .I3(ff_dix_3_4),
    .CIN(ff_dix) 
);
defparam \w_next_dx[0]_1_s .ALU_MODE=2;
  ALU \w_next_dx[1]_1_s  (
    .SUM(w_next_dx[1]),
    .COUT(\w_next_dx[1]_1_1 ),
    .I0(ff_dx[1]),
    .I1(w_next[1]),
    .I3(ff_dix_3_4),
    .CIN(\w_next_dx[0]_1_1 ) 
);
defparam \w_next_dx[1]_1_s .ALU_MODE=2;
  ALU \w_next_dx[2]_1_s  (
    .SUM(w_next_dx[2]),
    .COUT(\w_next_dx[2]_1_1 ),
    .I0(ff_dx[2]),
    .I1(w_next[2]),
    .I3(ff_dix_3_4),
    .CIN(\w_next_dx[1]_1_1 ) 
);
defparam \w_next_dx[2]_1_s .ALU_MODE=2;
  ALU \w_next_dx[3]_1_s  (
    .SUM(w_next_dx[3]),
    .COUT(\w_next_dx[3]_1_1 ),
    .I0(ff_dx[3]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_dx[2]_1_1 ) 
);
defparam \w_next_dx[3]_1_s .ALU_MODE=2;
  ALU \w_next_dx[4]_1_s  (
    .SUM(w_next_dx[4]),
    .COUT(\w_next_dx[4]_1_1 ),
    .I0(ff_dx[4]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_dx[3]_1_1 ) 
);
defparam \w_next_dx[4]_1_s .ALU_MODE=2;
  ALU \w_next_dx[5]_1_s  (
    .SUM(w_next_dx[5]),
    .COUT(\w_next_dx[5]_1_1 ),
    .I0(ff_dx[5]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_dx[4]_1_1 ) 
);
defparam \w_next_dx[5]_1_s .ALU_MODE=2;
  ALU \w_next_dx[6]_1_s  (
    .SUM(w_next_dx[6]),
    .COUT(\w_next_dx[6]_1_1 ),
    .I0(ff_dx[6]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_dx[5]_1_1 ) 
);
defparam \w_next_dx[6]_1_s .ALU_MODE=2;
  ALU \w_next_dx[7]_1_s  (
    .SUM(w_next_dx[7]),
    .COUT(\w_next_dx[7]_1_1 ),
    .I0(ff_dx[7]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_dx[6]_1_1 ) 
);
defparam \w_next_dx[7]_1_s .ALU_MODE=2;
  ALU \w_next_dx[8]_1_s  (
    .SUM(w_next_dx[8]),
    .COUT(\w_next_dx[8]_1_1 ),
    .I0(ff_dx[8]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_dx[7]_1_1 ) 
);
defparam \w_next_dx[8]_1_s .ALU_MODE=2;
  ALU \w_next_dx[9]_1_s  (
    .SUM(w_next_dx[9]),
    .COUT(\w_next_dx[9]_1_0_COUT ),
    .I0(GND),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_dx[8]_1_1 ) 
);
defparam \w_next_dx[9]_1_s .ALU_MODE=2;
  ALU \w_next_dy[0]_1_s  (
    .SUM(w_next_dy[0]),
    .COUT(\w_next_dy[0]_1_1 ),
    .I0(ff_dy[0]),
    .I1(VCC),
    .I3(ff_diy_3_4),
    .CIN(ff_diy) 
);
defparam \w_next_dy[0]_1_s .ALU_MODE=2;
  ALU \w_next_dy[1]_1_s  (
    .SUM(w_next_dy[1]),
    .COUT(\w_next_dy[1]_1_1 ),
    .I0(ff_dy[1]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_dy[0]_1_1 ) 
);
defparam \w_next_dy[1]_1_s .ALU_MODE=2;
  ALU \w_next_dy[2]_1_s  (
    .SUM(w_next_dy[2]),
    .COUT(\w_next_dy[2]_1_1 ),
    .I0(ff_dy[2]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_dy[1]_1_1 ) 
);
defparam \w_next_dy[2]_1_s .ALU_MODE=2;
  ALU \w_next_dy[3]_1_s  (
    .SUM(w_next_dy[3]),
    .COUT(\w_next_dy[3]_1_1 ),
    .I0(ff_dy[3]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_dy[2]_1_1 ) 
);
defparam \w_next_dy[3]_1_s .ALU_MODE=2;
  ALU \w_next_dy[4]_1_s  (
    .SUM(w_next_dy[4]),
    .COUT(\w_next_dy[4]_1_1 ),
    .I0(ff_dy[4]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_dy[3]_1_1 ) 
);
defparam \w_next_dy[4]_1_s .ALU_MODE=2;
  ALU \w_next_dy[5]_1_s  (
    .SUM(w_next_dy[5]),
    .COUT(\w_next_dy[5]_1_1 ),
    .I0(ff_dy[5]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_dy[4]_1_1 ) 
);
defparam \w_next_dy[5]_1_s .ALU_MODE=2;
  ALU \w_next_dy[6]_1_s  (
    .SUM(w_next_dy[6]),
    .COUT(\w_next_dy[6]_1_1 ),
    .I0(ff_dy[6]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_dy[5]_1_1 ) 
);
defparam \w_next_dy[6]_1_s .ALU_MODE=2;
  ALU \w_next_dy[7]_1_s  (
    .SUM(w_next_dy[7]),
    .COUT(\w_next_dy[7]_1_1 ),
    .I0(ff_dy[7]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_dy[6]_1_1 ) 
);
defparam \w_next_dy[7]_1_s .ALU_MODE=2;
  ALU \w_next_dy[8]_1_s  (
    .SUM(w_next_dy[8]),
    .COUT(\w_next_dy[8]_1_1 ),
    .I0(ff_dy[8]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_dy[7]_1_1 ) 
);
defparam \w_next_dy[8]_1_s .ALU_MODE=2;
  ALU \w_next_dy[9]_1_s  (
    .SUM(w_next_dy[9]),
    .COUT(\w_next_dy[9]_1_1 ),
    .I0(ff_dy[9]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_dy[8]_1_1 ) 
);
defparam \w_next_dy[9]_1_s .ALU_MODE=2;
  ALU \w_next_dy[10]_1_s  (
    .SUM(w_next_dy[10]),
    .COUT(\w_next_dy[10]_1_1 ),
    .I0(ff_dy[10]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_dy[9]_1_1 ) 
);
defparam \w_next_dy[10]_1_s .ALU_MODE=2;
  ALU \w_next_dy[11]_1_s  (
    .SUM(w_next_dy[11]),
    .COUT(\w_next_dy[11]_1_0_COUT ),
    .I0(GND),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_dy[10]_1_1 ) 
);
defparam \w_next_dy[11]_1_s .ALU_MODE=2;
  ALU n311_s (
    .SUM(n311_1),
    .COUT(n311_2),
    .I0(w_status_border_position[0]),
    .I1(reg_vx[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n311_s.ALU_MODE=0;
  ALU n310_s (
    .SUM(n310_1),
    .COUT(n310_2),
    .I0(w_status_border_position[1]),
    .I1(reg_vx[1]),
    .I3(GND),
    .CIN(n311_2) 
);
defparam n310_s.ALU_MODE=0;
  ALU n309_s (
    .SUM(n309_1),
    .COUT(n309_2),
    .I0(w_status_border_position[2]),
    .I1(reg_vx[2]),
    .I3(GND),
    .CIN(n310_2) 
);
defparam n309_s.ALU_MODE=0;
  ALU n308_s (
    .SUM(n308_1),
    .COUT(n308_2),
    .I0(w_status_border_position[3]),
    .I1(reg_vx[3]),
    .I3(GND),
    .CIN(n309_2) 
);
defparam n308_s.ALU_MODE=0;
  ALU n307_s (
    .SUM(n307_1),
    .COUT(n307_2),
    .I0(w_status_border_position[4]),
    .I1(reg_vx[4]),
    .I3(GND),
    .CIN(n308_2) 
);
defparam n307_s.ALU_MODE=0;
  ALU n306_s (
    .SUM(n306_1),
    .COUT(n306_2),
    .I0(w_status_border_position[5]),
    .I1(reg_vx[5]),
    .I3(GND),
    .CIN(n307_2) 
);
defparam n306_s.ALU_MODE=0;
  ALU n305_s (
    .SUM(n305_1),
    .COUT(n305_2),
    .I0(w_status_border_position[6]),
    .I1(reg_vx[6]),
    .I3(GND),
    .CIN(n306_2) 
);
defparam n305_s.ALU_MODE=0;
  ALU n304_s (
    .SUM(n304_1),
    .COUT(n304_2),
    .I0(w_status_border_position[7]),
    .I1(reg_vx[7]),
    .I3(GND),
    .CIN(n305_2) 
);
defparam n304_s.ALU_MODE=0;
  ALU n303_s (
    .SUM(n303_1),
    .COUT(n303_2),
    .I0(w_status_border_position[8]),
    .I1(reg_vx[8]),
    .I3(GND),
    .CIN(n304_2) 
);
defparam n303_s.ALU_MODE=0;
  ALU n302_s (
    .SUM(n302_1),
    .COUT(n302_2),
    .I0(ff_sx[9]),
    .I1(reg_vx[9]),
    .I3(GND),
    .CIN(n303_2) 
);
defparam n302_s.ALU_MODE=0;
  ALU n301_s (
    .SUM(n301_1),
    .COUT(n301_2),
    .I0(ff_sx[10]),
    .I1(reg_vx[10]),
    .I3(GND),
    .CIN(n302_2) 
);
defparam n301_s.ALU_MODE=0;
  ALU n300_s (
    .SUM(n300_1),
    .COUT(n300_2),
    .I0(ff_sx[11]),
    .I1(reg_vx[11]),
    .I3(GND),
    .CIN(n301_2) 
);
defparam n300_s.ALU_MODE=0;
  ALU n299_s (
    .SUM(n299_1),
    .COUT(n299_2),
    .I0(ff_sx[12]),
    .I1(reg_vx[12]),
    .I3(GND),
    .CIN(n300_2) 
);
defparam n299_s.ALU_MODE=0;
  ALU n298_s (
    .SUM(n298_1),
    .COUT(n298_2),
    .I0(ff_sx[13]),
    .I1(reg_vx[13]),
    .I3(GND),
    .CIN(n299_2) 
);
defparam n298_s.ALU_MODE=0;
  ALU n297_s (
    .SUM(n297_1),
    .COUT(n297_2),
    .I0(ff_sx[14]),
    .I1(reg_vx[14]),
    .I3(GND),
    .CIN(n298_2) 
);
defparam n297_s.ALU_MODE=0;
  ALU n296_s (
    .SUM(n296_1),
    .COUT(n296_2),
    .I0(ff_sx[15]),
    .I1(reg_vx[15]),
    .I3(GND),
    .CIN(n297_2) 
);
defparam n296_s.ALU_MODE=0;
  ALU n295_s (
    .SUM(n295_1),
    .COUT(n295_2),
    .I0(ff_sx[16]),
    .I1(reg_vx[15]),
    .I3(GND),
    .CIN(n296_2) 
);
defparam n295_s.ALU_MODE=0;
  ALU n294_s (
    .SUM(n294_1),
    .COUT(n294_0_COUT),
    .I0(ff_sx[17]),
    .I1(reg_vx[15]),
    .I3(GND),
    .CIN(n295_2) 
);
defparam n294_s.ALU_MODE=0;
  ALU n502_s (
    .SUM(n502_1),
    .COUT(n502_2),
    .I0(ff_sy2[0]),
    .I1(reg_vx[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n502_s.ALU_MODE=0;
  ALU n501_s (
    .SUM(n501_1),
    .COUT(n501_2),
    .I0(ff_sy2[1]),
    .I1(reg_vx[1]),
    .I3(GND),
    .CIN(n502_2) 
);
defparam n501_s.ALU_MODE=0;
  ALU n500_s (
    .SUM(n500_1),
    .COUT(n500_2),
    .I0(ff_sy2[2]),
    .I1(reg_vx[2]),
    .I3(GND),
    .CIN(n501_2) 
);
defparam n500_s.ALU_MODE=0;
  ALU n499_s (
    .SUM(n499_1),
    .COUT(n499_2),
    .I0(ff_sy2[3]),
    .I1(reg_vx[3]),
    .I3(GND),
    .CIN(n500_2) 
);
defparam n499_s.ALU_MODE=0;
  ALU n498_s (
    .SUM(n498_1),
    .COUT(n498_2),
    .I0(ff_sy2[4]),
    .I1(reg_vx[4]),
    .I3(GND),
    .CIN(n499_2) 
);
defparam n498_s.ALU_MODE=0;
  ALU n497_s (
    .SUM(n497_1),
    .COUT(n497_2),
    .I0(ff_sy2[5]),
    .I1(reg_vx[5]),
    .I3(GND),
    .CIN(n498_2) 
);
defparam n497_s.ALU_MODE=0;
  ALU n496_s (
    .SUM(n496_1),
    .COUT(n496_2),
    .I0(ff_sy2[6]),
    .I1(reg_vx[6]),
    .I3(GND),
    .CIN(n497_2) 
);
defparam n496_s.ALU_MODE=0;
  ALU n495_s (
    .SUM(n495_1),
    .COUT(n495_2),
    .I0(ff_sy2[7]),
    .I1(reg_vx[7]),
    .I3(GND),
    .CIN(n496_2) 
);
defparam n495_s.ALU_MODE=0;
  ALU n494_s (
    .SUM(n494_1),
    .COUT(n494_2),
    .I0(ff_sy2[8]),
    .I1(reg_vx[8]),
    .I3(GND),
    .CIN(n495_2) 
);
defparam n494_s.ALU_MODE=0;
  ALU n493_s (
    .SUM(n493_1),
    .COUT(n493_2),
    .I0(ff_sy2[9]),
    .I1(reg_vx[9]),
    .I3(GND),
    .CIN(n494_2) 
);
defparam n493_s.ALU_MODE=0;
  ALU n492_s (
    .SUM(n492_1),
    .COUT(n492_2),
    .I0(ff_sy2[10]),
    .I1(reg_vx[10]),
    .I3(GND),
    .CIN(n493_2) 
);
defparam n492_s.ALU_MODE=0;
  ALU n491_s (
    .SUM(n491_1),
    .COUT(n491_2),
    .I0(ff_sy2[11]),
    .I1(reg_vx[11]),
    .I3(GND),
    .CIN(n492_2) 
);
defparam n491_s.ALU_MODE=0;
  ALU n490_s (
    .SUM(n490_1),
    .COUT(n490_2),
    .I0(ff_sy2[12]),
    .I1(reg_vx[12]),
    .I3(GND),
    .CIN(n491_2) 
);
defparam n490_s.ALU_MODE=0;
  ALU n489_s (
    .SUM(n489_1),
    .COUT(n489_2),
    .I0(ff_sy2[13]),
    .I1(reg_vx[13]),
    .I3(GND),
    .CIN(n490_2) 
);
defparam n489_s.ALU_MODE=0;
  ALU n488_s (
    .SUM(n488_1),
    .COUT(n488_2),
    .I0(ff_sy2[14]),
    .I1(reg_vx[14]),
    .I3(GND),
    .CIN(n489_2) 
);
defparam n488_s.ALU_MODE=0;
  ALU n487_s (
    .SUM(n487_1),
    .COUT(n487_2),
    .I0(ff_sy2[15]),
    .I1(reg_vx[15]),
    .I3(GND),
    .CIN(n488_2) 
);
defparam n487_s.ALU_MODE=0;
  ALU n486_s (
    .SUM(n486_1),
    .COUT(n486_2),
    .I0(ff_sy2[16]),
    .I1(reg_vx[15]),
    .I3(GND),
    .CIN(n487_2) 
);
defparam n486_s.ALU_MODE=0;
  ALU n485_s (
    .SUM(n485_1),
    .COUT(n485_2),
    .I0(ff_sy2[17]),
    .I1(reg_vx[15]),
    .I3(GND),
    .CIN(n486_2) 
);
defparam n485_s.ALU_MODE=0;
  ALU n484_s (
    .SUM(n484_1),
    .COUT(n484_0_COUT),
    .I0(ff_sy2[18]),
    .I1(reg_vx[15]),
    .I3(GND),
    .CIN(n485_2) 
);
defparam n484_s.ALU_MODE=0;
  ALU n522_s (
    .SUM(n522_1),
    .COUT(n522_2),
    .I0(ff_sy[0]),
    .I1(reg_vy[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n522_s.ALU_MODE=0;
  ALU n521_s (
    .SUM(n521_1),
    .COUT(n521_2),
    .I0(ff_sy[1]),
    .I1(reg_vy[1]),
    .I3(GND),
    .CIN(n522_2) 
);
defparam n521_s.ALU_MODE=0;
  ALU n520_s (
    .SUM(n520_1),
    .COUT(n520_2),
    .I0(ff_sy[2]),
    .I1(reg_vy[2]),
    .I3(GND),
    .CIN(n521_2) 
);
defparam n520_s.ALU_MODE=0;
  ALU n519_s (
    .SUM(n519_1),
    .COUT(n519_2),
    .I0(ff_sy[3]),
    .I1(reg_vy[3]),
    .I3(GND),
    .CIN(n520_2) 
);
defparam n519_s.ALU_MODE=0;
  ALU n518_s (
    .SUM(n518_1),
    .COUT(n518_2),
    .I0(ff_sy[4]),
    .I1(reg_vy[4]),
    .I3(GND),
    .CIN(n519_2) 
);
defparam n518_s.ALU_MODE=0;
  ALU n517_s (
    .SUM(n517_1),
    .COUT(n517_2),
    .I0(ff_sy[5]),
    .I1(reg_vy[5]),
    .I3(GND),
    .CIN(n518_2) 
);
defparam n517_s.ALU_MODE=0;
  ALU n516_s (
    .SUM(n516_1),
    .COUT(n516_2),
    .I0(ff_sy[6]),
    .I1(reg_vy[6]),
    .I3(GND),
    .CIN(n517_2) 
);
defparam n516_s.ALU_MODE=0;
  ALU n515_s (
    .SUM(n515_1),
    .COUT(n515_2),
    .I0(ff_sy[7]),
    .I1(reg_vy[7]),
    .I3(GND),
    .CIN(n516_2) 
);
defparam n515_s.ALU_MODE=0;
  ALU n514_s (
    .SUM(n514_1),
    .COUT(n514_2),
    .I0(ff_sy[8]),
    .I1(reg_vy[8]),
    .I3(GND),
    .CIN(n515_2) 
);
defparam n514_s.ALU_MODE=0;
  ALU n513_s (
    .SUM(n513_1),
    .COUT(n513_2),
    .I0(ff_sy[9]),
    .I1(reg_vy[9]),
    .I3(GND),
    .CIN(n514_2) 
);
defparam n513_s.ALU_MODE=0;
  ALU n512_s (
    .SUM(n512_1),
    .COUT(n512_2),
    .I0(ff_sy[10]),
    .I1(reg_vy[10]),
    .I3(GND),
    .CIN(n513_2) 
);
defparam n512_s.ALU_MODE=0;
  ALU n511_s (
    .SUM(n511_1),
    .COUT(n511_2),
    .I0(ff_sy[11]),
    .I1(reg_vy[11]),
    .I3(GND),
    .CIN(n512_2) 
);
defparam n511_s.ALU_MODE=0;
  ALU n510_s (
    .SUM(n510_1),
    .COUT(n510_2),
    .I0(ff_sy[12]),
    .I1(reg_vy[12]),
    .I3(GND),
    .CIN(n511_2) 
);
defparam n510_s.ALU_MODE=0;
  ALU n509_s (
    .SUM(n509_1),
    .COUT(n509_2),
    .I0(ff_sy[13]),
    .I1(reg_vy[13]),
    .I3(GND),
    .CIN(n510_2) 
);
defparam n509_s.ALU_MODE=0;
  ALU n508_s (
    .SUM(n508_1),
    .COUT(n508_2),
    .I0(ff_sy[14]),
    .I1(reg_vy[14]),
    .I3(GND),
    .CIN(n509_2) 
);
defparam n508_s.ALU_MODE=0;
  ALU n507_s (
    .SUM(n507_1),
    .COUT(n507_2),
    .I0(ff_sy[15]),
    .I1(reg_vy[15]),
    .I3(GND),
    .CIN(n508_2) 
);
defparam n507_s.ALU_MODE=0;
  ALU n506_s (
    .SUM(n506_1),
    .COUT(n506_2),
    .I0(ff_sy[16]),
    .I1(reg_vy[15]),
    .I3(GND),
    .CIN(n507_2) 
);
defparam n506_s.ALU_MODE=0;
  ALU n505_s (
    .SUM(n505_1),
    .COUT(n505_2),
    .I0(ff_sy[17]),
    .I1(reg_vy[15]),
    .I3(GND),
    .CIN(n506_2) 
);
defparam n505_s.ALU_MODE=0;
  ALU n504_s (
    .SUM(n504_1),
    .COUT(n504_0_COUT),
    .I0(ff_sy[18]),
    .I1(reg_vy[15]),
    .I3(GND),
    .CIN(n505_2) 
);
defparam n504_s.ALU_MODE=0;
  ALU n1782_s (
    .SUM(n1782_1),
    .COUT(n1782_2),
    .I0(w_next_nyb[0]),
    .I1(reg_nx[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n1782_s.ALU_MODE=0;
  ALU n1781_s (
    .SUM(n1781_1),
    .COUT(n1781_2),
    .I0(w_next_nyb[1]),
    .I1(reg_nx[1]),
    .I3(GND),
    .CIN(n1782_2) 
);
defparam n1781_s.ALU_MODE=0;
  ALU n1780_s (
    .SUM(n1780_1),
    .COUT(n1780_2),
    .I0(w_next_nyb[2]),
    .I1(reg_nx[2]),
    .I3(GND),
    .CIN(n1781_2) 
);
defparam n1780_s.ALU_MODE=0;
  ALU n1779_s (
    .SUM(n1779_1),
    .COUT(n1779_2),
    .I0(w_next_nyb[3]),
    .I1(reg_nx[3]),
    .I3(GND),
    .CIN(n1780_2) 
);
defparam n1779_s.ALU_MODE=0;
  ALU n1778_s (
    .SUM(n1778_1),
    .COUT(n1778_2),
    .I0(w_next_nyb[4]),
    .I1(reg_nx[4]),
    .I3(GND),
    .CIN(n1779_2) 
);
defparam n1778_s.ALU_MODE=0;
  ALU n1777_s (
    .SUM(n1777_1),
    .COUT(n1777_2),
    .I0(w_next_nyb[5]),
    .I1(reg_nx[5]),
    .I3(GND),
    .CIN(n1778_2) 
);
defparam n1777_s.ALU_MODE=0;
  ALU n1776_s (
    .SUM(n1776_1),
    .COUT(n1776_2),
    .I0(w_next_nyb[6]),
    .I1(reg_nx[6]),
    .I3(GND),
    .CIN(n1777_2) 
);
defparam n1776_s.ALU_MODE=0;
  ALU n1775_s (
    .SUM(n1775_1),
    .COUT(n1775_2),
    .I0(w_next_nyb[7]),
    .I1(reg_nx[7]),
    .I3(GND),
    .CIN(n1776_2) 
);
defparam n1775_s.ALU_MODE=0;
  ALU n1774_s (
    .SUM(n1774_1),
    .COUT(n1774_2),
    .I0(w_next_nyb[8]),
    .I1(reg_nx[8]),
    .I3(GND),
    .CIN(n1775_2) 
);
defparam n1774_s.ALU_MODE=0;
  ALU n1773_s (
    .SUM(n1773_1),
    .COUT(n1773_2),
    .I0(w_next_nyb[9]),
    .I1(reg_nx[9]),
    .I3(GND),
    .CIN(n1774_2) 
);
defparam n1773_s.ALU_MODE=0;
  ALU n1772_s (
    .SUM(n1772_1),
    .COUT(n1772_2),
    .I0(w_next_nyb[10]),
    .I1(reg_nx[10]),
    .I3(GND),
    .CIN(n1773_2) 
);
defparam n1772_s.ALU_MODE=0;
  ALU n1771_s (
    .SUM(n1771_1),
    .COUT(n1771_0_COUT),
    .I0(w_next_nyb[11]),
    .I1(GND),
    .I3(GND),
    .CIN(n1772_2) 
);
defparam n1771_s.ALU_MODE=0;
  ALU w_next_nyb_0_s (
    .SUM(w_next_nyb[0]),
    .COUT(w_next_nyb_0_3),
    .I0(ff_nyb[0]),
    .I1(ff_ny[0]),
    .I3(GND),
    .CIN(VCC) 
);
defparam w_next_nyb_0_s.ALU_MODE=1;
  ALU w_next_nyb_1_s (
    .SUM(w_next_nyb[1]),
    .COUT(w_next_nyb_1_3),
    .I0(ff_nyb[1]),
    .I1(ff_ny[1]),
    .I3(GND),
    .CIN(w_next_nyb_0_3) 
);
defparam w_next_nyb_1_s.ALU_MODE=1;
  ALU w_next_nyb_2_s (
    .SUM(w_next_nyb[2]),
    .COUT(w_next_nyb_2_3),
    .I0(ff_nyb[2]),
    .I1(ff_ny[2]),
    .I3(GND),
    .CIN(w_next_nyb_1_3) 
);
defparam w_next_nyb_2_s.ALU_MODE=1;
  ALU w_next_nyb_3_s (
    .SUM(w_next_nyb[3]),
    .COUT(w_next_nyb_3_3),
    .I0(ff_nyb[3]),
    .I1(ff_ny[3]),
    .I3(GND),
    .CIN(w_next_nyb_2_3) 
);
defparam w_next_nyb_3_s.ALU_MODE=1;
  ALU w_next_nyb_4_s (
    .SUM(w_next_nyb[4]),
    .COUT(w_next_nyb_4_3),
    .I0(ff_nyb[4]),
    .I1(ff_ny[4]),
    .I3(GND),
    .CIN(w_next_nyb_3_3) 
);
defparam w_next_nyb_4_s.ALU_MODE=1;
  ALU w_next_nyb_5_s (
    .SUM(w_next_nyb[5]),
    .COUT(w_next_nyb_5_3),
    .I0(ff_nyb[5]),
    .I1(ff_ny[5]),
    .I3(GND),
    .CIN(w_next_nyb_4_3) 
);
defparam w_next_nyb_5_s.ALU_MODE=1;
  ALU w_next_nyb_6_s (
    .SUM(w_next_nyb[6]),
    .COUT(w_next_nyb_6_3),
    .I0(ff_nyb[6]),
    .I1(ff_ny[6]),
    .I3(GND),
    .CIN(w_next_nyb_5_3) 
);
defparam w_next_nyb_6_s.ALU_MODE=1;
  ALU w_next_nyb_7_s (
    .SUM(w_next_nyb[7]),
    .COUT(w_next_nyb_7_3),
    .I0(ff_nyb[7]),
    .I1(ff_ny[7]),
    .I3(GND),
    .CIN(w_next_nyb_6_3) 
);
defparam w_next_nyb_7_s.ALU_MODE=1;
  ALU w_next_nyb_8_s (
    .SUM(w_next_nyb[8]),
    .COUT(w_next_nyb_8_3),
    .I0(ff_nyb[8]),
    .I1(ff_ny[8]),
    .I3(GND),
    .CIN(w_next_nyb_7_3) 
);
defparam w_next_nyb_8_s.ALU_MODE=1;
  ALU w_next_nyb_9_s (
    .SUM(w_next_nyb[9]),
    .COUT(w_next_nyb_9_3),
    .I0(ff_nyb[9]),
    .I1(ff_ny[9]),
    .I3(GND),
    .CIN(w_next_nyb_8_3) 
);
defparam w_next_nyb_9_s.ALU_MODE=1;
  ALU w_next_nyb_10_s (
    .SUM(w_next_nyb[10]),
    .COUT(w_next_nyb_10_3),
    .I0(ff_nyb[10]),
    .I1(GND),
    .I3(GND),
    .CIN(w_next_nyb_9_3) 
);
defparam w_next_nyb_10_s.ALU_MODE=1;
  ALU w_next_nyb_11_s (
    .SUM(w_next_nyb[11]),
    .COUT(n1877_9),
    .I0(ff_nyb[11]),
    .I1(GND),
    .I3(GND),
    .CIN(w_next_nyb_10_3) 
);
defparam w_next_nyb_11_s.ALU_MODE=1;
  ALU n292_s (
    .SUM(n292_2),
    .COUT(n292_3),
    .I0(ff_sx2[0]),
    .I1(reg_vy[0]),
    .I3(GND),
    .CIN(VCC) 
);
defparam n292_s.ALU_MODE=1;
  ALU n291_s (
    .SUM(n291_2),
    .COUT(n291_3),
    .I0(ff_sx2[1]),
    .I1(reg_vy[1]),
    .I3(GND),
    .CIN(n292_3) 
);
defparam n291_s.ALU_MODE=1;
  ALU n290_s (
    .SUM(n290_2),
    .COUT(n290_3),
    .I0(ff_sx2[2]),
    .I1(reg_vy[2]),
    .I3(GND),
    .CIN(n291_3) 
);
defparam n290_s.ALU_MODE=1;
  ALU n289_s (
    .SUM(n289_2),
    .COUT(n289_3),
    .I0(ff_sx2[3]),
    .I1(reg_vy[3]),
    .I3(GND),
    .CIN(n290_3) 
);
defparam n289_s.ALU_MODE=1;
  ALU n288_s (
    .SUM(n288_2),
    .COUT(n288_3),
    .I0(ff_sx2[4]),
    .I1(reg_vy[4]),
    .I3(GND),
    .CIN(n289_3) 
);
defparam n288_s.ALU_MODE=1;
  ALU n287_s (
    .SUM(n287_2),
    .COUT(n287_3),
    .I0(ff_sx2[5]),
    .I1(reg_vy[5]),
    .I3(GND),
    .CIN(n288_3) 
);
defparam n287_s.ALU_MODE=1;
  ALU n286_s (
    .SUM(n286_2),
    .COUT(n286_3),
    .I0(ff_sx2[6]),
    .I1(reg_vy[6]),
    .I3(GND),
    .CIN(n287_3) 
);
defparam n286_s.ALU_MODE=1;
  ALU n285_s (
    .SUM(n285_2),
    .COUT(n285_3),
    .I0(ff_sx2[7]),
    .I1(reg_vy[7]),
    .I3(GND),
    .CIN(n286_3) 
);
defparam n285_s.ALU_MODE=1;
  ALU n284_s (
    .SUM(n284_2),
    .COUT(n284_3),
    .I0(ff_sx2[8]),
    .I1(reg_vy[8]),
    .I3(GND),
    .CIN(n285_3) 
);
defparam n284_s.ALU_MODE=1;
  ALU n283_s (
    .SUM(n283_2),
    .COUT(n283_3),
    .I0(ff_sx2[9]),
    .I1(reg_vy[9]),
    .I3(GND),
    .CIN(n284_3) 
);
defparam n283_s.ALU_MODE=1;
  ALU n282_s (
    .SUM(n282_2),
    .COUT(n282_3),
    .I0(ff_sx2[10]),
    .I1(reg_vy[10]),
    .I3(GND),
    .CIN(n283_3) 
);
defparam n282_s.ALU_MODE=1;
  ALU n281_s (
    .SUM(n281_2),
    .COUT(n281_3),
    .I0(ff_sx2[11]),
    .I1(reg_vy[11]),
    .I3(GND),
    .CIN(n282_3) 
);
defparam n281_s.ALU_MODE=1;
  ALU n280_s (
    .SUM(n280_2),
    .COUT(n280_3),
    .I0(ff_sx2[12]),
    .I1(reg_vy[12]),
    .I3(GND),
    .CIN(n281_3) 
);
defparam n280_s.ALU_MODE=1;
  ALU n279_s (
    .SUM(n279_2),
    .COUT(n279_3),
    .I0(ff_sx2[13]),
    .I1(reg_vy[13]),
    .I3(GND),
    .CIN(n280_3) 
);
defparam n279_s.ALU_MODE=1;
  ALU n278_s (
    .SUM(n278_2),
    .COUT(n278_3),
    .I0(ff_sx2[14]),
    .I1(reg_vy[14]),
    .I3(GND),
    .CIN(n279_3) 
);
defparam n278_s.ALU_MODE=1;
  ALU n277_s (
    .SUM(n277_2),
    .COUT(n277_3),
    .I0(ff_sx2[15]),
    .I1(reg_vy[15]),
    .I3(GND),
    .CIN(n278_3) 
);
defparam n277_s.ALU_MODE=1;
  ALU n276_s (
    .SUM(n276_2),
    .COUT(n276_3),
    .I0(ff_sx2[16]),
    .I1(reg_vy[15]),
    .I3(GND),
    .CIN(n277_3) 
);
defparam n276_s.ALU_MODE=1;
  ALU n275_s (
    .SUM(n275_2),
    .COUT(n275_0_COUT),
    .I0(ff_sx2[17]),
    .I1(reg_vy[15]),
    .I3(GND),
    .CIN(n276_3) 
);
defparam n275_s.ALU_MODE=1;
  ALU n1569_s (
    .SUM(n1569_2),
    .COUT(n1569_3),
    .I0(ff_nx[0]),
    .I1(w_next[0]),
    .I3(GND),
    .CIN(VCC) 
);
defparam n1569_s.ALU_MODE=1;
  ALU n1568_s (
    .SUM(n1568_2),
    .COUT(n1568_3),
    .I0(ff_nx[1]),
    .I1(w_next[1]),
    .I3(GND),
    .CIN(n1569_3) 
);
defparam n1568_s.ALU_MODE=1;
  ALU n1567_s (
    .SUM(n1567_2),
    .COUT(n1567_3),
    .I0(ff_nx[2]),
    .I1(w_next[2]),
    .I3(GND),
    .CIN(n1568_3) 
);
defparam n1567_s.ALU_MODE=1;
  ALU n1566_s (
    .SUM(n1566_2),
    .COUT(n1566_3),
    .I0(ff_nx[3]),
    .I1(GND),
    .I3(GND),
    .CIN(n1567_3) 
);
defparam n1566_s.ALU_MODE=1;
  ALU n1565_s (
    .SUM(n1565_2),
    .COUT(n1565_3),
    .I0(ff_nx[4]),
    .I1(GND),
    .I3(GND),
    .CIN(n1566_3) 
);
defparam n1565_s.ALU_MODE=1;
  ALU n1564_s (
    .SUM(n1564_2),
    .COUT(n1564_3),
    .I0(ff_nx[5]),
    .I1(GND),
    .I3(GND),
    .CIN(n1565_3) 
);
defparam n1564_s.ALU_MODE=1;
  ALU n1563_s (
    .SUM(n1563_2),
    .COUT(n1563_3),
    .I0(ff_nx[6]),
    .I1(GND),
    .I3(GND),
    .CIN(n1564_3) 
);
defparam n1563_s.ALU_MODE=1;
  ALU n1562_s (
    .SUM(n1562_2),
    .COUT(n1562_3),
    .I0(ff_nx[7]),
    .I1(GND),
    .I3(GND),
    .CIN(n1563_3) 
);
defparam n1562_s.ALU_MODE=1;
  ALU n1561_s (
    .SUM(n1561_2),
    .COUT(n1561_3),
    .I0(ff_nx[8]),
    .I1(GND),
    .I3(GND),
    .CIN(n1562_3) 
);
defparam n1561_s.ALU_MODE=1;
  ALU n1560_s (
    .SUM(n1560_2),
    .COUT(n1560_3),
    .I0(ff_nx[9]),
    .I1(GND),
    .I3(GND),
    .CIN(n1561_3) 
);
defparam n1560_s.ALU_MODE=1;
  ALU n1559_s (
    .SUM(n1559_2),
    .COUT(n1559_0_COUT),
    .I0(ff_nx[10]),
    .I1(GND),
    .I3(GND),
    .CIN(n1560_3) 
);
defparam n1559_s.ALU_MODE=1;
  ALU n2447_s0 (
    .SUM(n2447_1_SUM),
    .COUT(n2447_3),
    .I0(w_status_color[0]),
    .I1(ff_color[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n2447_s0.ALU_MODE=3;
  ALU n2448_s0 (
    .SUM(n2448_1_SUM),
    .COUT(n2448_3),
    .I0(w_status_color[1]),
    .I1(ff_color[1]),
    .I3(GND),
    .CIN(n2447_3) 
);
defparam n2448_s0.ALU_MODE=3;
  ALU n2449_s0 (
    .SUM(n2449_1_SUM),
    .COUT(n2449_3),
    .I0(w_status_color[2]),
    .I1(ff_color[2]),
    .I3(GND),
    .CIN(n2448_3) 
);
defparam n2449_s0.ALU_MODE=3;
  ALU n2450_s0 (
    .SUM(n2450_1_SUM),
    .COUT(n2450_3),
    .I0(w_status_color[3]),
    .I1(ff_color[3]),
    .I3(GND),
    .CIN(n2449_3) 
);
defparam n2450_s0.ALU_MODE=3;
  ALU n2451_s0 (
    .SUM(n2451_1_SUM),
    .COUT(n2451_3),
    .I0(w_status_color[4]),
    .I1(ff_color[4]),
    .I3(GND),
    .CIN(n2450_3) 
);
defparam n2451_s0.ALU_MODE=3;
  ALU n2452_s0 (
    .SUM(n2452_1_SUM),
    .COUT(n2452_3),
    .I0(w_status_color[5]),
    .I1(ff_color[5]),
    .I3(GND),
    .CIN(n2451_3) 
);
defparam n2452_s0.ALU_MODE=3;
  ALU n2453_s0 (
    .SUM(n2453_1_SUM),
    .COUT(n2453_3),
    .I0(w_status_color[6]),
    .I1(ff_color[6]),
    .I3(GND),
    .CIN(n2452_3) 
);
defparam n2453_s0.ALU_MODE=3;
  ALU n2454_s0 (
    .SUM(n2454_1_SUM),
    .COUT(n2454_3),
    .I0(w_status_color[7]),
    .I1(ff_color[7]),
    .I3(GND),
    .CIN(n2453_3) 
);
defparam n2454_s0.ALU_MODE=3;
  MUX2_LUT5 n2227_s5 (
    .O(n2227_9),
    .I0(n2227_6),
    .I1(n2227_7),
    .S0(ff_xsel[1]) 
);
  MUX2_LUT5 n2228_s5 (
    .O(n2228_9),
    .I0(n2228_6),
    .I1(n2228_7),
    .S0(ff_xsel[1]) 
);
  MUX2_LUT5 n2878_s14 (
    .O(n2878_15),
    .I0(n2878_10),
    .I1(n2878_11),
    .S0(ff_bit_count[1]) 
);
  MUX2_LUT5 n2878_s15 (
    .O(n2878_17),
    .I0(n2878_12),
    .I1(n2878_13),
    .S0(ff_bit_count[1]) 
);
  MUX2_LUT5 n3003_s146 (
    .O(n3003_150),
    .I0(w_address_s_pre_17_3),
    .I1(w_address_d_pre_17_3),
    .S0(n3003_156) 
);
  MUX2_LUT6 n2878_s13 (
    .O(n2878_19),
    .I0(n2878_15),
    .I1(n2878_17),
    .S0(ff_bit_count[2]) 
);
  MUX2_LUT5 n623_s5 (
    .O(n623_7),
    .I0(n623_9),
    .I1(n524_4),
    .S0(n624_10) 
);
  MUX2_LUT5 n624_s5 (
    .O(n624_7),
    .I0(n624_9),
    .I1(n525_4),
    .S0(n624_10) 
);
  MUX2_LUT5 n644_s5 (
    .O(n644_7),
    .I0(n644_9),
    .I1(n526_4),
    .S0(n651_10) 
);
  MUX2_LUT5 n645_s5 (
    .O(n645_7),
    .I0(n645_9),
    .I1(n527_4),
    .S0(n651_10) 
);
  MUX2_LUT5 n646_s5 (
    .O(n646_7),
    .I0(n646_9),
    .I1(n528_4),
    .S0(n651_10) 
);
  MUX2_LUT5 n647_s5 (
    .O(n647_7),
    .I0(n647_9),
    .I1(n529_4),
    .S0(n651_10) 
);
  MUX2_LUT5 n648_s5 (
    .O(n648_7),
    .I0(n648_9),
    .I1(n530_4),
    .S0(n651_10) 
);
  MUX2_LUT5 n649_s5 (
    .O(n649_7),
    .I0(n649_9),
    .I1(n531_4),
    .S0(n651_10) 
);
  MUX2_LUT5 n650_s5 (
    .O(n650_7),
    .I0(n650_9),
    .I1(n532_4),
    .S0(n651_10) 
);
  MUX2_LUT5 n651_s5 (
    .O(n651_7),
    .I0(n651_9),
    .I1(n533_4),
    .S0(n651_10) 
);
  MUX2_LUT5 n3021_s84 (
    .O(n3021_87),
    .I0(n3021_89),
    .I1(n2879_4),
    .S0(n3028_85) 
);
  MUX2_LUT5 n3022_s79 (
    .O(n3022_82),
    .I0(n3022_84),
    .I1(n2880_4),
    .S0(n3028_85) 
);
  MUX2_LUT5 n3023_s79 (
    .O(n3023_82),
    .I0(n3023_84),
    .I1(n2881_4),
    .S0(n3028_85) 
);
  MUX2_LUT5 n3024_s79 (
    .O(n3024_82),
    .I0(n3024_84),
    .I1(n2882_4),
    .S0(n3028_85) 
);
  MUX2_LUT5 n3025_s79 (
    .O(n3025_82),
    .I0(n3025_84),
    .I1(n2883_4),
    .S0(n3028_85) 
);
  MUX2_LUT5 n3026_s79 (
    .O(n3026_82),
    .I0(n3026_84),
    .I1(n2884_4),
    .S0(n3028_85) 
);
  MUX2_LUT5 n3027_s79 (
    .O(n3027_82),
    .I0(n3027_84),
    .I1(n2885_4),
    .S0(n3028_85) 
);
  MUX2_LUT5 n3028_s79 (
    .O(n3028_82),
    .I0(n3028_84),
    .I1(n2886_4),
    .S0(n3028_85) 
);
  INV ff_dix_3_s2 (
    .O(ff_dix_3_4),
    .I(ff_dix) 
);
  INV ff_diy_3_s2 (
    .O(ff_diy_3_4),
    .I(ff_diy) 
);
  vdp_command_cache u_cache (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .ff_start(ff_start),
    .ff_cache_flush_start(ff_cache_flush_start),
    .ff_cache_vram_valid(ff_cache_vram_valid),
    .ff_cache_vram_write(ff_cache_vram_write),
    .n386_7(n386_7),
    .w_pulse1(w_pulse1),
    .ff_vram_valid_8(ff_vram_valid_8),
    .w_command_vram_rdata_en(w_command_vram_rdata_en),
    .ff_cache_vram_address(ff_cache_vram_address[17:0]),
    .w_command_vram_rdata(w_command_vram_rdata[31:0]),
    .ff_cache_vram_wdata(ff_cache_vram_wdata[7:0]),
    .w_screen_pos_x_Z(w_screen_pos_x_Z[3]),
    .w_command_vram_write(w_command_vram_write),
    .w_cache_vram_rdata_en(w_cache_vram_rdata_en),
    .w_command_vram_valid(w_command_vram_valid),
    .w_cache_flush_end(w_cache_flush_end),
    .n5388_7(n5388_7),
    .w_command_vram_address(w_command_vram_address[17:2]),
    .w_command_vram_wdata(w_command_vram_wdata[31:0]),
    .w_command_vram_wdata_mask(w_command_vram_wdata_mask[3:0]),
    .w_cache_vram_rdata(w_cache_vram_rdata[7:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_command */
module vdp_vram_interface (
  w_pre_vram_refresh,
  clk85m,
  n36_6,
  w_sdram_rdata_en,
  w_ic_vram_valid,
  ff_reset_n2_1,
  n373_6,
  ff_sdr_ready,
  ff_vram_valid_8,
  w_screen_mode_vram_valid,
  w_cpu_vram_write,
  w_command_vram_write,
  n566_31,
  w_pulse1,
  ff_vram_valid,
  w_screen_mode_3_3,
  ff_next_vram2_7_10,
  w_sprite_mode2,
  reg_sprite_disable,
  w_command_vram_valid,
  w_sdram_rdata,
  w_screen_pos_x_Z,
  w_command_vram_wdata_mask,
  w_cpu_vram_wdata,
  w_command_vram_wdata,
  w_cpu_vram_address,
  reg_sprite_attribute_table_base,
  ff_vram_address,
  w_screen_mode_vram_address,
  w_command_vram_address,
  reg_screen_mode,
  w_selected_plane_num,
  w_sdram_refresh,
  w_sdram_write,
  ff_vram_refresh,
  w_cpu_vram_rdata_en,
  w_command_vram_rdata_en,
  n198_6,
  n386_7,
  ff_vram_valid_8_36,
  w_sdram_valid,
  w_sdram_address,
  w_sdram_wdata,
  w_sdram_wdata_mask,
  w_screen_mode_vram_rdata,
  w_sprite_vram_rdata_0,
  w_sprite_vram_rdata_1,
  w_sprite_vram_rdata_2,
  w_sprite_vram_rdata_3,
  w_sprite_vram_rdata_4,
  w_sprite_vram_rdata_5,
  w_sprite_vram_rdata_6,
  w_sprite_vram_rdata_7,
  w_sprite_vram_rdata_8,
  w_sprite_vram_rdata_9,
  w_sprite_vram_rdata_10,
  w_sprite_vram_rdata_11,
  w_sprite_vram_rdata_12,
  w_sprite_vram_rdata_13,
  w_sprite_vram_rdata_14,
  w_sprite_vram_rdata_15,
  w_sprite_vram_rdata_16,
  w_sprite_vram_rdata_17,
  w_sprite_vram_rdata_18,
  w_sprite_vram_rdata_19,
  w_sprite_vram_rdata_20,
  w_sprite_vram_rdata_21,
  w_sprite_vram_rdata_22,
  w_sprite_vram_rdata_23,
  w_sprite_vram_rdata_24,
  w_sprite_vram_rdata_25,
  w_sprite_vram_rdata_26,
  w_sprite_vram_rdata_27,
  w_sprite_vram_rdata_31,
  w_cpu_vram_rdata,
  w_command_vram_rdata,
  w_sprite_vram_rdata8
)
;
input w_pre_vram_refresh;
input clk85m;
input n36_6;
input w_sdram_rdata_en;
input w_ic_vram_valid;
input ff_reset_n2_1;
input n373_6;
input ff_sdr_ready;
input ff_vram_valid_8;
input w_screen_mode_vram_valid;
input w_cpu_vram_write;
input w_command_vram_write;
input n566_31;
input w_pulse1;
input ff_vram_valid;
input w_screen_mode_3_3;
input ff_next_vram2_7_10;
input w_sprite_mode2;
input reg_sprite_disable;
input w_command_vram_valid;
input [31:0] w_sdram_rdata;
input [3:0] w_screen_pos_x_Z;
input [3:0] w_command_vram_wdata_mask;
input [7:0] w_cpu_vram_wdata;
input [31:0] w_command_vram_wdata;
input [17:0] w_cpu_vram_address;
input [17:7] reg_sprite_attribute_table_base;
input [17:0] ff_vram_address;
input [17:0] w_screen_mode_vram_address;
input [17:2] w_command_vram_address;
input [0:0] reg_screen_mode;
input [4:0] w_selected_plane_num;
output w_sdram_refresh;
output w_sdram_write;
output ff_vram_refresh;
output w_cpu_vram_rdata_en;
output w_command_vram_rdata_en;
output n198_6;
output n386_7;
output ff_vram_valid_8_36;
output w_sdram_valid;
output [17:2] w_sdram_address;
output [31:0] w_sdram_wdata;
output [3:0] w_sdram_wdata_mask;
output [31:0] w_screen_mode_vram_rdata;
output w_sprite_vram_rdata_0;
output w_sprite_vram_rdata_1;
output w_sprite_vram_rdata_2;
output w_sprite_vram_rdata_3;
output w_sprite_vram_rdata_4;
output w_sprite_vram_rdata_5;
output w_sprite_vram_rdata_6;
output w_sprite_vram_rdata_7;
output w_sprite_vram_rdata_8;
output w_sprite_vram_rdata_9;
output w_sprite_vram_rdata_10;
output w_sprite_vram_rdata_11;
output w_sprite_vram_rdata_12;
output w_sprite_vram_rdata_13;
output w_sprite_vram_rdata_14;
output w_sprite_vram_rdata_15;
output w_sprite_vram_rdata_16;
output w_sprite_vram_rdata_17;
output w_sprite_vram_rdata_18;
output w_sprite_vram_rdata_19;
output w_sprite_vram_rdata_20;
output w_sprite_vram_rdata_21;
output w_sprite_vram_rdata_22;
output w_sprite_vram_rdata_23;
output w_sprite_vram_rdata_24;
output w_sprite_vram_rdata_25;
output w_sprite_vram_rdata_26;
output w_sprite_vram_rdata_27;
output w_sprite_vram_rdata_31;
output [7:0] w_cpu_vram_rdata;
output [31:0] w_command_vram_rdata;
output [7:0] w_sprite_vram_rdata8;
wire w_rdata8_7_6;
wire w_rdata8_7_7;
wire w_rdata8_6_6;
wire w_rdata8_6_7;
wire w_rdata8_5_6;
wire w_rdata8_5_7;
wire w_rdata8_4_6;
wire w_rdata8_4_7;
wire w_rdata8_3_6;
wire w_rdata8_3_7;
wire w_rdata8_2_6;
wire w_rdata8_2_7;
wire w_rdata8_1_6;
wire w_rdata8_1_7;
wire w_rdata8_0_6;
wire w_rdata8_0_7;
wire n19_3;
wire n198_3;
wire n199_3;
wire n200_3;
wire n201_3;
wire n371_5;
wire n372_5;
wire n373_5;
wire n374_5;
wire n375_5;
wire n376_5;
wire n377_5;
wire n378_5;
wire n379_5;
wire n380_5;
wire n381_5;
wire n382_5;
wire n383_5;
wire n384_5;
wire n385_5;
wire n386_5;
wire n387_5;
wire n1511_3;
wire n1638_3;
wire n1543_3;
wire n1583_3;
wire n1591_3;
wire ff_vram_refresh_8;
wire ff_vram_wdata_mask_3_5;
wire ff_cpu_vram_rdata_en_6;
wire ff_command_vram_rdata_en_6;
wire ff_vram_rdata_sel_0_8;
wire n38_9;
wire n34_11;
wire n421_9;
wire n420_9;
wire n419_9;
wire n418_9;
wire n417_9;
wire n416_9;
wire n415_9;
wire n414_9;
wire n413_9;
wire n412_9;
wire n411_9;
wire n410_9;
wire n409_9;
wire n408_9;
wire n407_9;
wire n406_9;
wire n405_9;
wire n404_9;
wire n403_9;
wire n402_9;
wire n401_9;
wire n400_9;
wire n399_9;
wire n398_9;
wire n397_9;
wire n396_9;
wire n395_9;
wire n394_9;
wire n393_9;
wire n392_9;
wire n391_9;
wire n390_9;
wire n389_10;
wire n42_6;
wire n198_4;
wire n198_5;
wire n370_6;
wire n370_7;
wire n370_8;
wire n371_6;
wire n371_7;
wire n371_8;
wire n372_6;
wire n372_7;
wire n372_8;
wire n373_6_37;
wire n373_7;
wire n373_8;
wire n374_6;
wire n374_7;
wire n374_8;
wire n375_6;
wire n375_7;
wire n375_8;
wire n376_6;
wire n376_7;
wire n376_8;
wire n377_6;
wire n377_7;
wire n377_8;
wire n378_6;
wire n378_7;
wire n378_8;
wire n379_6;
wire n379_7;
wire n379_8;
wire n380_6;
wire n380_7;
wire n380_8;
wire n381_6;
wire n381_7;
wire n381_8;
wire n382_6;
wire n382_7;
wire n382_8;
wire n383_6;
wire n383_7;
wire n383_8;
wire n384_6;
wire n384_7;
wire n384_8;
wire n385_6;
wire n385_7;
wire n385_8;
wire n386_6;
wire n387_6;
wire n387_7;
wire n387_8;
wire n42_7;
wire n370_9;
wire n371_9;
wire n371_10;
wire n372_9;
wire n372_10;
wire n373_9;
wire n373_10;
wire n374_9;
wire n374_10;
wire n375_9;
wire n375_10;
wire n376_9;
wire n376_10;
wire n377_9;
wire n377_10;
wire n378_9;
wire n378_10;
wire n379_9;
wire n379_10;
wire n380_9;
wire n380_10;
wire n381_9;
wire n381_10;
wire n382_9;
wire n382_10;
wire n383_9;
wire n383_10;
wire n384_9;
wire n384_10;
wire n385_9;
wire n385_10;
wire n386_8;
wire n387_9;
wire n387_10;
wire n379_11;
wire n380_11;
wire ff_vram_write_9;
wire ff_vram_valid_12;
wire n386_11;
wire n370_11;
wire n388_10;
wire n388_12;
wire [1:0] ff_vram_address_0;
wire [2:0] ff_vram_rdata_sel_d1;
wire [1:0] ff_vram_byte_sel;
wire [2:0] ff_vram_rdata_sel;
wire [7:0] w_rdata8;
wire VCC;
wire GND;
  LUT3 w_rdata8_7_s6 (
    .F(w_rdata8_7_6),
    .I0(w_sdram_rdata[7]),
    .I1(w_sdram_rdata[15]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_7_s6.INIT=8'hCA;
  LUT3 w_rdata8_7_s7 (
    .F(w_rdata8_7_7),
    .I0(w_sdram_rdata[23]),
    .I1(w_sdram_rdata[31]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_7_s7.INIT=8'hCA;
  LUT3 w_rdata8_6_s6 (
    .F(w_rdata8_6_6),
    .I0(w_sdram_rdata[6]),
    .I1(w_sdram_rdata[14]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_6_s6.INIT=8'hCA;
  LUT3 w_rdata8_6_s7 (
    .F(w_rdata8_6_7),
    .I0(w_sdram_rdata[22]),
    .I1(w_sdram_rdata[30]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_6_s7.INIT=8'hCA;
  LUT3 w_rdata8_5_s6 (
    .F(w_rdata8_5_6),
    .I0(w_sdram_rdata[5]),
    .I1(w_sdram_rdata[13]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_5_s6.INIT=8'hCA;
  LUT3 w_rdata8_5_s7 (
    .F(w_rdata8_5_7),
    .I0(w_sdram_rdata[21]),
    .I1(w_sdram_rdata[29]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_5_s7.INIT=8'hCA;
  LUT3 w_rdata8_4_s6 (
    .F(w_rdata8_4_6),
    .I0(w_sdram_rdata[4]),
    .I1(w_sdram_rdata[12]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_4_s6.INIT=8'hCA;
  LUT3 w_rdata8_4_s7 (
    .F(w_rdata8_4_7),
    .I0(w_sdram_rdata[20]),
    .I1(w_sdram_rdata[28]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_4_s7.INIT=8'hCA;
  LUT3 w_rdata8_3_s6 (
    .F(w_rdata8_3_6),
    .I0(w_sdram_rdata[3]),
    .I1(w_sdram_rdata[11]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_3_s6.INIT=8'hCA;
  LUT3 w_rdata8_3_s7 (
    .F(w_rdata8_3_7),
    .I0(w_sdram_rdata[19]),
    .I1(w_sdram_rdata[27]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_3_s7.INIT=8'hCA;
  LUT3 w_rdata8_2_s6 (
    .F(w_rdata8_2_6),
    .I0(w_sdram_rdata[2]),
    .I1(w_sdram_rdata[10]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_2_s6.INIT=8'hCA;
  LUT3 w_rdata8_2_s7 (
    .F(w_rdata8_2_7),
    .I0(w_sdram_rdata[18]),
    .I1(w_sdram_rdata[26]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_2_s7.INIT=8'hCA;
  LUT3 w_rdata8_1_s6 (
    .F(w_rdata8_1_6),
    .I0(w_sdram_rdata[1]),
    .I1(w_sdram_rdata[9]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_1_s6.INIT=8'hCA;
  LUT3 w_rdata8_1_s7 (
    .F(w_rdata8_1_7),
    .I0(w_sdram_rdata[17]),
    .I1(w_sdram_rdata[25]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_1_s7.INIT=8'hCA;
  LUT3 w_rdata8_0_s6 (
    .F(w_rdata8_0_6),
    .I0(w_sdram_rdata[0]),
    .I1(w_sdram_rdata[8]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_0_s6.INIT=8'hCA;
  LUT3 w_rdata8_0_s7 (
    .F(w_rdata8_0_7),
    .I0(w_sdram_rdata[16]),
    .I1(w_sdram_rdata[24]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_0_s7.INIT=8'hCA;
  LUT3 n19_s0 (
    .F(n19_3),
    .I0(w_screen_pos_x_Z[1]),
    .I1(w_screen_pos_x_Z[2]),
    .I2(w_screen_pos_x_Z[0]) 
);
defparam n19_s0.INIT=8'h10;
  LUT4 n198_s0 (
    .F(n198_3),
    .I0(n198_4),
    .I1(n198_5),
    .I2(w_command_vram_wdata_mask[3]),
    .I3(n198_6) 
);
defparam n198_s0.INIT=16'h7770;
  LUT4 n199_s0 (
    .F(n199_3),
    .I0(n198_4),
    .I1(w_command_vram_wdata_mask[2]),
    .I2(n198_5),
    .I3(n198_6) 
);
defparam n199_s0.INIT=16'hAF0C;
  LUT4 n200_s0 (
    .F(n200_3),
    .I0(n198_4),
    .I1(w_command_vram_wdata_mask[1]),
    .I2(n198_5),
    .I3(n198_6) 
);
defparam n200_s0.INIT=16'hF5FC;
  LUT4 n201_s0 (
    .F(n201_3),
    .I0(n198_4),
    .I1(w_command_vram_wdata_mask[0]),
    .I2(n198_5),
    .I3(n198_6) 
);
defparam n201_s0.INIT=16'hFAFC;
  LUT4 n371_s2 (
    .F(n371_5),
    .I0(n371_6),
    .I1(n371_7),
    .I2(n371_8),
    .I3(n370_8) 
);
defparam n371_s2.INIT=16'h0305;
  LUT4 n372_s2 (
    .F(n372_5),
    .I0(n372_6),
    .I1(n372_7),
    .I2(n372_8),
    .I3(n370_8) 
);
defparam n372_s2.INIT=16'h030A;
  LUT4 n373_s2 (
    .F(n373_5),
    .I0(n373_6_37),
    .I1(n373_7),
    .I2(n373_8),
    .I3(n370_8) 
);
defparam n373_s2.INIT=16'hEE0F;
  LUT4 n374_s2 (
    .F(n374_5),
    .I0(n374_6),
    .I1(n374_7),
    .I2(n374_8),
    .I3(n370_8) 
);
defparam n374_s2.INIT=16'hEE0F;
  LUT4 n375_s2 (
    .F(n375_5),
    .I0(n375_6),
    .I1(n375_7),
    .I2(n375_8),
    .I3(n370_8) 
);
defparam n375_s2.INIT=16'hEE0F;
  LUT4 n376_s2 (
    .F(n376_5),
    .I0(n376_6),
    .I1(n376_7),
    .I2(n376_8),
    .I3(n370_8) 
);
defparam n376_s2.INIT=16'hEE0F;
  LUT4 n377_s2 (
    .F(n377_5),
    .I0(n377_6),
    .I1(n377_7),
    .I2(n377_8),
    .I3(n370_8) 
);
defparam n377_s2.INIT=16'hEE0F;
  LUT4 n378_s2 (
    .F(n378_5),
    .I0(n378_6),
    .I1(n378_7),
    .I2(n378_8),
    .I3(n370_8) 
);
defparam n378_s2.INIT=16'h030A;
  LUT4 n379_s2 (
    .F(n379_5),
    .I0(n379_6),
    .I1(n379_7),
    .I2(n379_8),
    .I3(n370_8) 
);
defparam n379_s2.INIT=16'hEE0F;
  LUT4 n380_s2 (
    .F(n380_5),
    .I0(n380_6),
    .I1(n380_7),
    .I2(n380_8),
    .I3(n370_8) 
);
defparam n380_s2.INIT=16'hEE0F;
  LUT4 n381_s2 (
    .F(n381_5),
    .I0(n381_6),
    .I1(n381_7),
    .I2(n381_8),
    .I3(n370_8) 
);
defparam n381_s2.INIT=16'hEE0F;
  LUT4 n382_s2 (
    .F(n382_5),
    .I0(n382_6),
    .I1(n382_7),
    .I2(n382_8),
    .I3(n370_8) 
);
defparam n382_s2.INIT=16'hEE0F;
  LUT4 n383_s2 (
    .F(n383_5),
    .I0(n383_6),
    .I1(n383_7),
    .I2(n383_8),
    .I3(n370_8) 
);
defparam n383_s2.INIT=16'h030A;
  LUT4 n384_s2 (
    .F(n384_5),
    .I0(n384_6),
    .I1(n384_7),
    .I2(n384_8),
    .I3(n370_8) 
);
defparam n384_s2.INIT=16'h030A;
  LUT4 n385_s2 (
    .F(n385_5),
    .I0(n385_6),
    .I1(n385_7),
    .I2(n385_8),
    .I3(n370_8) 
);
defparam n385_s2.INIT=16'hEE0F;
  LUT3 n386_s2 (
    .F(n386_5),
    .I0(n386_6),
    .I1(n198_5),
    .I2(n386_7) 
);
defparam n386_s2.INIT=8'hCA;
  LUT4 n387_s2 (
    .F(n387_5),
    .I0(n387_6),
    .I1(n387_7),
    .I2(n387_8),
    .I3(w_ic_vram_valid) 
);
defparam n387_s2.INIT=16'hF011;
  LUT4 n1511_s0 (
    .F(n1511_3),
    .I0(ff_vram_rdata_sel_d1[1]),
    .I1(ff_vram_rdata_sel_d1[2]),
    .I2(w_sdram_rdata_en),
    .I3(ff_vram_rdata_sel_d1[0]) 
);
defparam n1511_s0.INIT=16'h1000;
  LUT2 n1638_s0 (
    .F(n1638_3),
    .I0(ff_reset_n2_1),
    .I1(n1543_3) 
);
defparam n1638_s0.INIT=4'h8;
  LUT4 n1543_s0 (
    .F(n1543_3),
    .I0(ff_vram_rdata_sel_d1[0]),
    .I1(ff_vram_rdata_sel_d1[2]),
    .I2(ff_vram_rdata_sel_d1[1]),
    .I3(w_sdram_rdata_en) 
);
defparam n1543_s0.INIT=16'h1000;
  LUT4 n1583_s0 (
    .F(n1583_3),
    .I0(ff_vram_rdata_sel_d1[2]),
    .I1(ff_vram_rdata_sel_d1[0]),
    .I2(ff_vram_rdata_sel_d1[1]),
    .I3(w_sdram_rdata_en) 
);
defparam n1583_s0.INIT=16'h4000;
  LUT4 n1591_s0 (
    .F(n1591_3),
    .I0(ff_vram_rdata_sel_d1[0]),
    .I1(ff_vram_rdata_sel_d1[1]),
    .I2(w_sdram_rdata_en),
    .I3(ff_vram_rdata_sel_d1[2]) 
);
defparam n1591_s0.INIT=16'h1000;
  LUT3 ff_vram_refresh_s3 (
    .F(ff_vram_refresh_8),
    .I0(w_sdram_refresh),
    .I1(n373_6),
    .I2(w_pre_vram_refresh) 
);
defparam ff_vram_refresh_s3.INIT=8'hF4;
  LUT4 ff_vram_wdata_mask_3_s2 (
    .F(ff_vram_wdata_mask_3_5),
    .I0(ff_vram_valid_12),
    .I1(n386_7),
    .I2(ff_reset_n2_1),
    .I3(n388_12) 
);
defparam ff_vram_wdata_mask_3_s2.INIT=16'h4000;
  LUT4 ff_cpu_vram_rdata_en_s3 (
    .F(ff_cpu_vram_rdata_en_6),
    .I0(ff_vram_rdata_sel_d1[2]),
    .I1(ff_vram_rdata_sel_d1[1]),
    .I2(ff_vram_rdata_sel_d1[0]),
    .I3(w_sdram_rdata_en) 
);
defparam ff_cpu_vram_rdata_en_s3.INIT=16'h40FF;
  LUT4 ff_command_vram_rdata_en_s3 (
    .F(ff_command_vram_rdata_en_6),
    .I0(ff_vram_rdata_sel_d1[0]),
    .I1(ff_vram_rdata_sel_d1[1]),
    .I2(ff_vram_rdata_sel_d1[2]),
    .I3(w_sdram_rdata_en) 
);
defparam ff_command_vram_rdata_en_s3.INIT=16'h10FF;
  LUT3 ff_vram_rdata_sel_1_s4 (
    .F(ff_vram_rdata_sel_0_8),
    .I0(n19_3),
    .I1(ff_sdr_ready),
    .I2(n386_7) 
);
defparam ff_vram_rdata_sel_1_s4.INIT=8'hBF;
  LUT4 n38_s4 (
    .F(n38_9),
    .I0(n370_8),
    .I1(ff_vram_valid_8),
    .I2(w_screen_mode_vram_valid),
    .I3(ff_sdr_ready) 
);
defparam n38_s4.INIT=16'hF800;
  LUT4 n34_s6 (
    .F(n34_11),
    .I0(ff_vram_valid_8),
    .I1(n370_8),
    .I2(w_screen_mode_vram_valid),
    .I3(ff_sdr_ready) 
);
defparam n34_s6.INIT=16'h0B00;
  LUT4 n421_s4 (
    .F(n421_9),
    .I0(w_cpu_vram_wdata[0]),
    .I1(w_command_vram_wdata[0]),
    .I2(n198_6),
    .I3(n386_7) 
);
defparam n421_s4.INIT=16'hAC00;
  LUT4 n420_s4 (
    .F(n420_9),
    .I0(w_cpu_vram_wdata[1]),
    .I1(w_command_vram_wdata[1]),
    .I2(n198_6),
    .I3(n386_7) 
);
defparam n420_s4.INIT=16'hAC00;
  LUT4 n419_s4 (
    .F(n419_9),
    .I0(w_cpu_vram_wdata[2]),
    .I1(w_command_vram_wdata[2]),
    .I2(n198_6),
    .I3(n386_7) 
);
defparam n419_s4.INIT=16'hAC00;
  LUT4 n418_s4 (
    .F(n418_9),
    .I0(w_cpu_vram_wdata[3]),
    .I1(w_command_vram_wdata[3]),
    .I2(n198_6),
    .I3(n386_7) 
);
defparam n418_s4.INIT=16'hAC00;
  LUT4 n417_s4 (
    .F(n417_9),
    .I0(w_cpu_vram_wdata[4]),
    .I1(w_command_vram_wdata[4]),
    .I2(n198_6),
    .I3(n386_7) 
);
defparam n417_s4.INIT=16'hAC00;
  LUT4 n416_s4 (
    .F(n416_9),
    .I0(w_cpu_vram_wdata[5]),
    .I1(w_command_vram_wdata[5]),
    .I2(n198_6),
    .I3(n386_7) 
);
defparam n416_s4.INIT=16'hAC00;
  LUT4 n415_s4 (
    .F(n415_9),
    .I0(w_cpu_vram_wdata[6]),
    .I1(w_command_vram_wdata[6]),
    .I2(n198_6),
    .I3(n386_7) 
);
defparam n415_s4.INIT=16'hAC00;
  LUT4 n414_s4 (
    .F(n414_9),
    .I0(w_cpu_vram_wdata[7]),
    .I1(w_command_vram_wdata[7]),
    .I2(n198_6),
    .I3(n386_7) 
);
defparam n414_s4.INIT=16'hAC00;
  LUT4 n413_s4 (
    .F(n413_9),
    .I0(w_cpu_vram_wdata[0]),
    .I1(w_command_vram_wdata[8]),
    .I2(n198_6),
    .I3(n386_7) 
);
defparam n413_s4.INIT=16'hAC00;
  LUT4 n412_s4 (
    .F(n412_9),
    .I0(w_cpu_vram_wdata[1]),
    .I1(w_command_vram_wdata[9]),
    .I2(n198_6),
    .I3(n386_7) 
);
defparam n412_s4.INIT=16'hAC00;
  LUT4 n411_s4 (
    .F(n411_9),
    .I0(w_cpu_vram_wdata[2]),
    .I1(w_command_vram_wdata[10]),
    .I2(n198_6),
    .I3(n386_7) 
);
defparam n411_s4.INIT=16'hAC00;
  LUT4 n410_s4 (
    .F(n410_9),
    .I0(w_cpu_vram_wdata[3]),
    .I1(w_command_vram_wdata[11]),
    .I2(n198_6),
    .I3(n386_7) 
);
defparam n410_s4.INIT=16'hAC00;
  LUT4 n409_s4 (
    .F(n409_9),
    .I0(w_cpu_vram_wdata[4]),
    .I1(w_command_vram_wdata[12]),
    .I2(n198_6),
    .I3(n386_7) 
);
defparam n409_s4.INIT=16'hAC00;
  LUT4 n408_s4 (
    .F(n408_9),
    .I0(w_cpu_vram_wdata[5]),
    .I1(w_command_vram_wdata[13]),
    .I2(n198_6),
    .I3(n386_7) 
);
defparam n408_s4.INIT=16'hAC00;
  LUT4 n407_s4 (
    .F(n407_9),
    .I0(w_cpu_vram_wdata[6]),
    .I1(w_command_vram_wdata[14]),
    .I2(n198_6),
    .I3(n386_7) 
);
defparam n407_s4.INIT=16'hAC00;
  LUT4 n406_s4 (
    .F(n406_9),
    .I0(w_cpu_vram_wdata[7]),
    .I1(w_command_vram_wdata[15]),
    .I2(n198_6),
    .I3(n386_7) 
);
defparam n406_s4.INIT=16'hAC00;
  LUT4 n405_s4 (
    .F(n405_9),
    .I0(w_cpu_vram_wdata[0]),
    .I1(w_command_vram_wdata[16]),
    .I2(n198_6),
    .I3(n386_7) 
);
defparam n405_s4.INIT=16'hAC00;
  LUT4 n404_s4 (
    .F(n404_9),
    .I0(w_cpu_vram_wdata[1]),
    .I1(w_command_vram_wdata[17]),
    .I2(n198_6),
    .I3(n386_7) 
);
defparam n404_s4.INIT=16'hAC00;
  LUT4 n403_s4 (
    .F(n403_9),
    .I0(w_cpu_vram_wdata[2]),
    .I1(w_command_vram_wdata[18]),
    .I2(n198_6),
    .I3(n386_7) 
);
defparam n403_s4.INIT=16'hAC00;
  LUT4 n402_s4 (
    .F(n402_9),
    .I0(w_cpu_vram_wdata[3]),
    .I1(w_command_vram_wdata[19]),
    .I2(n198_6),
    .I3(n386_7) 
);
defparam n402_s4.INIT=16'hAC00;
  LUT4 n401_s4 (
    .F(n401_9),
    .I0(w_cpu_vram_wdata[4]),
    .I1(w_command_vram_wdata[20]),
    .I2(n198_6),
    .I3(n386_7) 
);
defparam n401_s4.INIT=16'hAC00;
  LUT4 n400_s4 (
    .F(n400_9),
    .I0(w_cpu_vram_wdata[5]),
    .I1(w_command_vram_wdata[21]),
    .I2(n198_6),
    .I3(n386_7) 
);
defparam n400_s4.INIT=16'hAC00;
  LUT4 n399_s4 (
    .F(n399_9),
    .I0(w_cpu_vram_wdata[6]),
    .I1(w_command_vram_wdata[22]),
    .I2(n198_6),
    .I3(n386_7) 
);
defparam n399_s4.INIT=16'hAC00;
  LUT4 n398_s4 (
    .F(n398_9),
    .I0(w_cpu_vram_wdata[7]),
    .I1(w_command_vram_wdata[23]),
    .I2(n198_6),
    .I3(n386_7) 
);
defparam n398_s4.INIT=16'hAC00;
  LUT4 n397_s4 (
    .F(n397_9),
    .I0(w_cpu_vram_wdata[0]),
    .I1(w_command_vram_wdata[24]),
    .I2(n198_6),
    .I3(n386_7) 
);
defparam n397_s4.INIT=16'hAC00;
  LUT4 n396_s4 (
    .F(n396_9),
    .I0(w_cpu_vram_wdata[1]),
    .I1(w_command_vram_wdata[25]),
    .I2(n198_6),
    .I3(n386_7) 
);
defparam n396_s4.INIT=16'hAC00;
  LUT4 n395_s4 (
    .F(n395_9),
    .I0(w_cpu_vram_wdata[2]),
    .I1(w_command_vram_wdata[26]),
    .I2(n198_6),
    .I3(n386_7) 
);
defparam n395_s4.INIT=16'hAC00;
  LUT4 n394_s4 (
    .F(n394_9),
    .I0(w_cpu_vram_wdata[3]),
    .I1(w_command_vram_wdata[27]),
    .I2(n198_6),
    .I3(n386_7) 
);
defparam n394_s4.INIT=16'hAC00;
  LUT4 n393_s4 (
    .F(n393_9),
    .I0(w_cpu_vram_wdata[4]),
    .I1(w_command_vram_wdata[28]),
    .I2(n198_6),
    .I3(n386_7) 
);
defparam n393_s4.INIT=16'hAC00;
  LUT4 n392_s4 (
    .F(n392_9),
    .I0(w_cpu_vram_wdata[5]),
    .I1(w_command_vram_wdata[29]),
    .I2(n198_6),
    .I3(n386_7) 
);
defparam n392_s4.INIT=16'hAC00;
  LUT4 n391_s4 (
    .F(n391_9),
    .I0(w_cpu_vram_wdata[6]),
    .I1(w_command_vram_wdata[30]),
    .I2(n198_6),
    .I3(n386_7) 
);
defparam n391_s4.INIT=16'hAC00;
  LUT4 n390_s4 (
    .F(n390_9),
    .I0(w_cpu_vram_wdata[7]),
    .I1(w_command_vram_wdata[31]),
    .I2(n198_6),
    .I3(n386_7) 
);
defparam n390_s4.INIT=16'hAC00;
  LUT4 n389_s5 (
    .F(n389_10),
    .I0(w_cpu_vram_write),
    .I1(w_command_vram_write),
    .I2(n198_6),
    .I3(n386_7) 
);
defparam n389_s5.INIT=16'hAC00;
  LUT4 n42_s1 (
    .F(n42_6),
    .I0(ff_vram_valid_8),
    .I1(n42_7),
    .I2(ff_sdr_ready),
    .I3(n386_7) 
);
defparam n42_s1.INIT=16'h1000;
  LUT3 n198_s1 (
    .F(n198_4),
    .I0(w_cpu_vram_address[1]),
    .I1(w_cpu_vram_address[0]),
    .I2(n566_31) 
);
defparam n198_s1.INIT=8'hAC;
  LUT4 n198_s2 (
    .F(n198_5),
    .I0(w_cpu_vram_address[1]),
    .I1(w_cpu_vram_address[2]),
    .I2(n566_31),
    .I3(n198_6) 
);
defparam n198_s2.INIT=16'hCA00;
  LUT3 n198_s3 (
    .F(n198_6),
    .I0(w_pulse1),
    .I1(w_screen_pos_x_Z[3]),
    .I2(n19_3) 
);
defparam n198_s3.INIT=8'h80;
  LUT4 n370_s3 (
    .F(n370_6),
    .I0(ff_vram_valid),
    .I1(reg_sprite_attribute_table_base[17]),
    .I2(w_ic_vram_valid),
    .I3(ff_vram_address[17]) 
);
defparam n370_s3.INIT=16'h0777;
  LUT3 n370_s4 (
    .F(n370_7),
    .I0(n370_9),
    .I1(w_screen_mode_vram_address[17]),
    .I2(w_screen_mode_vram_valid) 
);
defparam n370_s4.INIT=8'hCA;
  LUT2 n370_s5 (
    .F(n370_8),
    .I0(w_ic_vram_valid),
    .I1(n387_6) 
);
defparam n370_s5.INIT=4'h1;
  LUT4 n371_s3 (
    .F(n371_6),
    .I0(ff_vram_address[0]),
    .I1(w_ic_vram_valid),
    .I2(n371_9),
    .I3(n566_31) 
);
defparam n371_s3.INIT=16'h77F0;
  LUT4 n371_s4 (
    .F(n371_7),
    .I0(w_screen_mode_vram_address[0]),
    .I1(w_screen_mode_vram_address[16]),
    .I2(n566_31),
    .I3(w_screen_mode_vram_valid) 
);
defparam n371_s4.INIT=16'h5300;
  LUT4 n371_s5 (
    .F(n371_8),
    .I0(n371_10),
    .I1(w_command_vram_address[16]),
    .I2(n198_6),
    .I3(n386_7) 
);
defparam n371_s5.INIT=16'hA300;
  LUT3 n372_s3 (
    .F(n372_6),
    .I0(n372_9),
    .I1(n371_9),
    .I2(n566_31) 
);
defparam n372_s3.INIT=8'h35;
  LUT4 n372_s4 (
    .F(n372_7),
    .I0(w_screen_mode_vram_address[15]),
    .I1(w_screen_mode_vram_address[16]),
    .I2(n566_31),
    .I3(w_screen_mode_vram_valid) 
);
defparam n372_s4.INIT=16'h3500;
  LUT4 n372_s5 (
    .F(n372_8),
    .I0(n372_10),
    .I1(w_command_vram_address[15]),
    .I2(n198_6),
    .I3(n386_7) 
);
defparam n372_s5.INIT=16'hA300;
  LUT4 n373_s3 (
    .F(n373_6_37),
    .I0(n373_9),
    .I1(w_command_vram_address[14]),
    .I2(w_screen_mode_vram_valid),
    .I3(n198_6) 
);
defparam n373_s3.INIT=16'h0A0C;
  LUT4 n373_s4 (
    .F(n373_7),
    .I0(w_screen_mode_vram_address[14]),
    .I1(w_screen_mode_vram_address[15]),
    .I2(n566_31),
    .I3(w_screen_mode_vram_valid) 
);
defparam n373_s4.INIT=16'hCA00;
  LUT3 n373_s5 (
    .F(n373_8),
    .I0(n373_10),
    .I1(n372_9),
    .I2(n566_31) 
);
defparam n373_s5.INIT=8'hCA;
  LUT4 n374_s3 (
    .F(n374_6),
    .I0(n374_9),
    .I1(w_command_vram_address[13]),
    .I2(w_screen_mode_vram_valid),
    .I3(n198_6) 
);
defparam n374_s3.INIT=16'h0A0C;
  LUT4 n374_s4 (
    .F(n374_7),
    .I0(w_screen_mode_vram_address[13]),
    .I1(w_screen_mode_vram_address[14]),
    .I2(n566_31),
    .I3(w_screen_mode_vram_valid) 
);
defparam n374_s4.INIT=16'hCA00;
  LUT3 n374_s5 (
    .F(n374_8),
    .I0(n374_10),
    .I1(n373_10),
    .I2(n566_31) 
);
defparam n374_s5.INIT=8'hCA;
  LUT4 n375_s3 (
    .F(n375_6),
    .I0(n375_9),
    .I1(w_command_vram_address[12]),
    .I2(w_screen_mode_vram_valid),
    .I3(n198_6) 
);
defparam n375_s3.INIT=16'h0A0C;
  LUT4 n375_s4 (
    .F(n375_7),
    .I0(w_screen_mode_vram_address[12]),
    .I1(w_screen_mode_vram_address[13]),
    .I2(n566_31),
    .I3(w_screen_mode_vram_valid) 
);
defparam n375_s4.INIT=16'hCA00;
  LUT3 n375_s5 (
    .F(n375_8),
    .I0(n375_10),
    .I1(n374_10),
    .I2(n566_31) 
);
defparam n375_s5.INIT=8'hCA;
  LUT4 n376_s3 (
    .F(n376_6),
    .I0(n376_9),
    .I1(w_command_vram_address[11]),
    .I2(w_screen_mode_vram_valid),
    .I3(n198_6) 
);
defparam n376_s3.INIT=16'h0A0C;
  LUT4 n376_s4 (
    .F(n376_7),
    .I0(w_screen_mode_vram_address[11]),
    .I1(w_screen_mode_vram_address[12]),
    .I2(n566_31),
    .I3(w_screen_mode_vram_valid) 
);
defparam n376_s4.INIT=16'hCA00;
  LUT3 n376_s5 (
    .F(n376_8),
    .I0(n376_10),
    .I1(n375_10),
    .I2(n566_31) 
);
defparam n376_s5.INIT=8'hCA;
  LUT4 n377_s3 (
    .F(n377_6),
    .I0(n377_9),
    .I1(w_command_vram_address[10]),
    .I2(w_screen_mode_vram_valid),
    .I3(n198_6) 
);
defparam n377_s3.INIT=16'h0A0C;
  LUT4 n377_s4 (
    .F(n377_7),
    .I0(w_screen_mode_vram_address[10]),
    .I1(w_screen_mode_vram_address[11]),
    .I2(n566_31),
    .I3(w_screen_mode_vram_valid) 
);
defparam n377_s4.INIT=16'hCA00;
  LUT3 n377_s5 (
    .F(n377_8),
    .I0(n377_10),
    .I1(n376_10),
    .I2(n566_31) 
);
defparam n377_s5.INIT=8'hCA;
  LUT3 n378_s3 (
    .F(n378_6),
    .I0(n378_9),
    .I1(n377_10),
    .I2(n566_31) 
);
defparam n378_s3.INIT=8'h35;
  LUT4 n378_s4 (
    .F(n378_7),
    .I0(w_screen_mode_vram_address[9]),
    .I1(w_screen_mode_vram_address[10]),
    .I2(n566_31),
    .I3(w_screen_mode_vram_valid) 
);
defparam n378_s4.INIT=16'h3500;
  LUT4 n378_s5 (
    .F(n378_8),
    .I0(n378_10),
    .I1(w_command_vram_address[9]),
    .I2(n198_6),
    .I3(n386_7) 
);
defparam n378_s5.INIT=16'hA300;
  LUT4 n379_s3 (
    .F(n379_6),
    .I0(n379_9),
    .I1(w_command_vram_address[8]),
    .I2(w_screen_mode_vram_valid),
    .I3(n198_6) 
);
defparam n379_s3.INIT=16'h0A0C;
  LUT4 n379_s4 (
    .F(n379_7),
    .I0(w_screen_mode_vram_address[8]),
    .I1(w_screen_mode_vram_address[9]),
    .I2(n566_31),
    .I3(w_screen_mode_vram_valid) 
);
defparam n379_s4.INIT=16'hCA00;
  LUT3 n379_s5 (
    .F(n379_8),
    .I0(n379_10),
    .I1(n378_9),
    .I2(n566_31) 
);
defparam n379_s5.INIT=8'hCA;
  LUT4 n380_s3 (
    .F(n380_6),
    .I0(n380_9),
    .I1(w_command_vram_address[7]),
    .I2(w_screen_mode_vram_valid),
    .I3(n198_6) 
);
defparam n380_s3.INIT=16'h0A0C;
  LUT4 n380_s4 (
    .F(n380_7),
    .I0(w_screen_mode_vram_address[7]),
    .I1(w_screen_mode_vram_address[8]),
    .I2(n566_31),
    .I3(w_screen_mode_vram_valid) 
);
defparam n380_s4.INIT=16'hCA00;
  LUT3 n380_s5 (
    .F(n380_8),
    .I0(n380_10),
    .I1(n379_10),
    .I2(n566_31) 
);
defparam n380_s5.INIT=8'hCA;
  LUT4 n381_s3 (
    .F(n381_6),
    .I0(n381_9),
    .I1(w_command_vram_address[6]),
    .I2(w_screen_mode_vram_valid),
    .I3(n198_6) 
);
defparam n381_s3.INIT=16'h0A0C;
  LUT4 n381_s4 (
    .F(n381_7),
    .I0(w_screen_mode_vram_address[6]),
    .I1(w_screen_mode_vram_address[7]),
    .I2(n566_31),
    .I3(w_screen_mode_vram_valid) 
);
defparam n381_s4.INIT=16'hCA00;
  LUT3 n381_s5 (
    .F(n381_8),
    .I0(n381_10),
    .I1(n380_10),
    .I2(n566_31) 
);
defparam n381_s5.INIT=8'hCA;
  LUT4 n382_s3 (
    .F(n382_6),
    .I0(n382_9),
    .I1(w_command_vram_address[5]),
    .I2(w_screen_mode_vram_valid),
    .I3(n198_6) 
);
defparam n382_s3.INIT=16'h0A0C;
  LUT4 n382_s4 (
    .F(n382_7),
    .I0(w_screen_mode_vram_address[5]),
    .I1(w_screen_mode_vram_address[6]),
    .I2(n566_31),
    .I3(w_screen_mode_vram_valid) 
);
defparam n382_s4.INIT=16'hCA00;
  LUT3 n382_s5 (
    .F(n382_8),
    .I0(n382_10),
    .I1(n381_10),
    .I2(n566_31) 
);
defparam n382_s5.INIT=8'hCA;
  LUT3 n383_s3 (
    .F(n383_6),
    .I0(n383_9),
    .I1(n382_10),
    .I2(n566_31) 
);
defparam n383_s3.INIT=8'h35;
  LUT4 n383_s4 (
    .F(n383_7),
    .I0(w_screen_mode_vram_address[4]),
    .I1(w_screen_mode_vram_address[5]),
    .I2(n566_31),
    .I3(w_screen_mode_vram_valid) 
);
defparam n383_s4.INIT=16'h3500;
  LUT4 n383_s5 (
    .F(n383_8),
    .I0(n383_10),
    .I1(w_command_vram_address[4]),
    .I2(n198_6),
    .I3(n386_7) 
);
defparam n383_s5.INIT=16'hA300;
  LUT3 n384_s3 (
    .F(n384_6),
    .I0(n384_9),
    .I1(n383_9),
    .I2(n566_31) 
);
defparam n384_s3.INIT=8'h35;
  LUT4 n384_s4 (
    .F(n384_7),
    .I0(w_screen_mode_vram_address[3]),
    .I1(w_screen_mode_vram_address[4]),
    .I2(n566_31),
    .I3(w_screen_mode_vram_valid) 
);
defparam n384_s4.INIT=16'h3500;
  LUT4 n384_s5 (
    .F(n384_8),
    .I0(n384_10),
    .I1(w_command_vram_address[3]),
    .I2(n198_6),
    .I3(n386_7) 
);
defparam n384_s5.INIT=16'hA300;
  LUT4 n385_s3 (
    .F(n385_6),
    .I0(n385_9),
    .I1(w_command_vram_address[2]),
    .I2(w_screen_mode_vram_valid),
    .I3(n198_6) 
);
defparam n385_s3.INIT=16'h0A0C;
  LUT4 n385_s4 (
    .F(n385_7),
    .I0(w_screen_mode_vram_address[2]),
    .I1(w_screen_mode_vram_address[3]),
    .I2(n566_31),
    .I3(w_screen_mode_vram_valid) 
);
defparam n385_s4.INIT=16'hCA00;
  LUT3 n385_s5 (
    .F(n385_8),
    .I0(n385_10),
    .I1(n384_9),
    .I2(n566_31) 
);
defparam n385_s5.INIT=8'hCA;
  LUT3 n386_s3 (
    .F(n386_6),
    .I0(n386_8),
    .I1(n386_11),
    .I2(n566_31) 
);
defparam n386_s3.INIT=8'h35;
  LUT3 n386_s4 (
    .F(n386_7),
    .I0(w_ic_vram_valid),
    .I1(w_screen_mode_vram_valid),
    .I2(n387_6) 
);
defparam n386_s4.INIT=8'h01;
  LUT4 n387_s3 (
    .F(n387_6),
    .I0(w_screen_mode_3_3),
    .I1(reg_screen_mode[0]),
    .I2(ff_next_vram2_7_10),
    .I3(n387_9) 
);
defparam n387_s3.INIT=16'h0700;
  LUT4 n387_s4 (
    .F(n387_7),
    .I0(n198_4),
    .I1(n198_6),
    .I2(n387_10),
    .I3(w_screen_mode_vram_valid) 
);
defparam n387_s4.INIT=16'h0F77;
  LUT3 n387_s5 (
    .F(n387_8),
    .I0(ff_vram_address[1]),
    .I1(ff_vram_address[0]),
    .I2(n566_31) 
);
defparam n387_s5.INIT=8'hAC;
  LUT3 n42_s2 (
    .F(n42_7),
    .I0(n19_3),
    .I1(ff_vram_rdata_sel[2]),
    .I2(ff_vram_valid_8_36) 
);
defparam n42_s2.INIT=8'h0B;
  LUT3 n370_s6 (
    .F(n370_9),
    .I0(w_cpu_vram_address[17]),
    .I1(w_command_vram_address[17]),
    .I2(n198_6) 
);
defparam n370_s6.INIT=8'hAC;
  LUT4 n371_s6 (
    .F(n371_9),
    .I0(reg_sprite_attribute_table_base[16]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_valid),
    .I3(ff_vram_address[16]) 
);
defparam n371_s6.INIT=16'h0777;
  LUT3 n371_s7 (
    .F(n371_10),
    .I0(w_cpu_vram_address[16]),
    .I1(w_cpu_vram_address[0]),
    .I2(n566_31) 
);
defparam n371_s7.INIT=8'h35;
  LUT4 n372_s6 (
    .F(n372_9),
    .I0(reg_sprite_attribute_table_base[15]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_valid),
    .I3(ff_vram_address[15]) 
);
defparam n372_s6.INIT=16'h0777;
  LUT3 n372_s7 (
    .F(n372_10),
    .I0(w_cpu_vram_address[15]),
    .I1(w_cpu_vram_address[16]),
    .I2(n566_31) 
);
defparam n372_s7.INIT=8'h35;
  LUT3 n373_s6 (
    .F(n373_9),
    .I0(w_cpu_vram_address[14]),
    .I1(w_cpu_vram_address[15]),
    .I2(n566_31) 
);
defparam n373_s6.INIT=8'hCA;
  LUT4 n373_s7 (
    .F(n373_10),
    .I0(reg_sprite_attribute_table_base[14]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_valid),
    .I3(ff_vram_address[14]) 
);
defparam n373_s7.INIT=16'h0777;
  LUT3 n374_s6 (
    .F(n374_9),
    .I0(w_cpu_vram_address[13]),
    .I1(w_cpu_vram_address[14]),
    .I2(n566_31) 
);
defparam n374_s6.INIT=8'hCA;
  LUT4 n374_s7 (
    .F(n374_10),
    .I0(reg_sprite_attribute_table_base[13]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_valid),
    .I3(ff_vram_address[13]) 
);
defparam n374_s7.INIT=16'h0777;
  LUT3 n375_s6 (
    .F(n375_9),
    .I0(w_cpu_vram_address[12]),
    .I1(w_cpu_vram_address[13]),
    .I2(n566_31) 
);
defparam n375_s6.INIT=8'hCA;
  LUT4 n375_s7 (
    .F(n375_10),
    .I0(reg_sprite_attribute_table_base[12]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_valid),
    .I3(ff_vram_address[12]) 
);
defparam n375_s7.INIT=16'h0777;
  LUT3 n376_s6 (
    .F(n376_9),
    .I0(w_cpu_vram_address[11]),
    .I1(w_cpu_vram_address[12]),
    .I2(n566_31) 
);
defparam n376_s6.INIT=8'hCA;
  LUT4 n376_s7 (
    .F(n376_10),
    .I0(reg_sprite_attribute_table_base[11]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_valid),
    .I3(ff_vram_address[11]) 
);
defparam n376_s7.INIT=16'h0777;
  LUT3 n377_s6 (
    .F(n377_9),
    .I0(w_cpu_vram_address[10]),
    .I1(w_cpu_vram_address[11]),
    .I2(n566_31) 
);
defparam n377_s6.INIT=8'hCA;
  LUT4 n377_s7 (
    .F(n377_10),
    .I0(reg_sprite_attribute_table_base[10]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_valid),
    .I3(ff_vram_address[10]) 
);
defparam n377_s7.INIT=16'h0777;
  LUT4 n378_s6 (
    .F(n378_9),
    .I0(ff_vram_valid),
    .I1(reg_sprite_attribute_table_base[9]),
    .I2(w_ic_vram_valid),
    .I3(ff_vram_address[9]) 
);
defparam n378_s6.INIT=16'h0777;
  LUT3 n378_s7 (
    .F(n378_10),
    .I0(w_cpu_vram_address[9]),
    .I1(w_cpu_vram_address[10]),
    .I2(n566_31) 
);
defparam n378_s7.INIT=8'h35;
  LUT3 n379_s6 (
    .F(n379_9),
    .I0(w_cpu_vram_address[8]),
    .I1(w_cpu_vram_address[9]),
    .I2(n566_31) 
);
defparam n379_s6.INIT=8'hCA;
  LUT4 n379_s7 (
    .F(n379_10),
    .I0(w_sprite_mode2),
    .I1(reg_sprite_attribute_table_base[8]),
    .I2(ff_vram_valid),
    .I3(n379_11) 
);
defparam n379_s7.INIT=16'h00BF;
  LUT3 n380_s6 (
    .F(n380_9),
    .I0(w_cpu_vram_address[7]),
    .I1(w_cpu_vram_address[8]),
    .I2(n566_31) 
);
defparam n380_s6.INIT=8'hCA;
  LUT4 n380_s7 (
    .F(n380_10),
    .I0(w_sprite_mode2),
    .I1(reg_sprite_attribute_table_base[7]),
    .I2(ff_vram_valid),
    .I3(n380_11) 
);
defparam n380_s7.INIT=16'h00BF;
  LUT3 n381_s6 (
    .F(n381_9),
    .I0(w_cpu_vram_address[6]),
    .I1(w_cpu_vram_address[7]),
    .I2(n566_31) 
);
defparam n381_s6.INIT=8'hCA;
  LUT4 n381_s7 (
    .F(n381_10),
    .I0(w_selected_plane_num[4]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_valid),
    .I3(ff_vram_address[6]) 
);
defparam n381_s7.INIT=16'h0777;
  LUT3 n382_s6 (
    .F(n382_9),
    .I0(w_cpu_vram_address[5]),
    .I1(w_cpu_vram_address[6]),
    .I2(n566_31) 
);
defparam n382_s6.INIT=8'hCA;
  LUT4 n382_s7 (
    .F(n382_10),
    .I0(w_selected_plane_num[3]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_valid),
    .I3(ff_vram_address[5]) 
);
defparam n382_s7.INIT=16'h0777;
  LUT4 n383_s6 (
    .F(n383_9),
    .I0(w_selected_plane_num[2]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_valid),
    .I3(ff_vram_address[4]) 
);
defparam n383_s6.INIT=16'h0777;
  LUT3 n383_s7 (
    .F(n383_10),
    .I0(w_cpu_vram_address[4]),
    .I1(w_cpu_vram_address[5]),
    .I2(n566_31) 
);
defparam n383_s7.INIT=8'h35;
  LUT4 n384_s6 (
    .F(n384_9),
    .I0(w_selected_plane_num[1]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_valid),
    .I3(ff_vram_address[3]) 
);
defparam n384_s6.INIT=16'h0777;
  LUT3 n384_s7 (
    .F(n384_10),
    .I0(w_cpu_vram_address[3]),
    .I1(w_cpu_vram_address[4]),
    .I2(n566_31) 
);
defparam n384_s7.INIT=8'h35;
  LUT3 n385_s6 (
    .F(n385_9),
    .I0(w_cpu_vram_address[2]),
    .I1(w_cpu_vram_address[3]),
    .I2(n566_31) 
);
defparam n385_s6.INIT=8'hCA;
  LUT4 n385_s7 (
    .F(n385_10),
    .I0(w_selected_plane_num[0]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_valid),
    .I3(ff_vram_address[2]) 
);
defparam n385_s7.INIT=16'h0777;
  LUT4 n386_s5 (
    .F(n386_8),
    .I0(n387_6),
    .I1(w_screen_mode_vram_address[1]),
    .I2(ff_vram_address[1]),
    .I3(w_ic_vram_valid) 
);
defparam n386_s5.INIT=16'h0FBB;
  LUT2 n387_s6 (
    .F(n387_9),
    .I0(reg_sprite_disable),
    .I1(ff_vram_valid) 
);
defparam n387_s6.INIT=4'h4;
  LUT3 n387_s7 (
    .F(n387_10),
    .I0(w_screen_mode_vram_address[0]),
    .I1(w_screen_mode_vram_address[1]),
    .I2(n566_31) 
);
defparam n387_s7.INIT=8'hCA;
  LUT4 ff_vram_valid_s5 (
    .F(ff_vram_valid_8_36),
    .I0(w_pre_vram_refresh),
    .I1(ff_vram_refresh),
    .I2(w_command_vram_valid),
    .I3(n19_3) 
);
defparam ff_vram_valid_s5.INIT=16'h1000;
  LUT2 n379_s8 (
    .F(n379_11),
    .I0(w_ic_vram_valid),
    .I1(ff_vram_address[8]) 
);
defparam n379_s8.INIT=4'h8;
  LUT2 n380_s8 (
    .F(n380_11),
    .I0(w_ic_vram_valid),
    .I1(ff_vram_address[7]) 
);
defparam n380_s8.INIT=4'h8;
  LUT4 ff_vram_write_s5 (
    .F(ff_vram_write_9),
    .I0(ff_vram_valid_12),
    .I1(n386_7),
    .I2(w_sdram_valid),
    .I3(ff_sdr_ready) 
);
defparam ff_vram_write_s5.INIT=16'h0700;
  LUT4 ff_vram_valid_s7 (
    .F(ff_vram_valid_12),
    .I0(w_pre_vram_refresh),
    .I1(ff_vram_refresh),
    .I2(n198_6),
    .I3(ff_vram_valid_8_36) 
);
defparam ff_vram_valid_s7.INIT=16'h00EF;
  LUT4 n386_s7 (
    .F(n386_11),
    .I0(n385_10),
    .I1(w_screen_mode_vram_address[2]),
    .I2(w_ic_vram_valid),
    .I3(n387_6) 
);
defparam n386_s7.INIT=16'hAAA3;
  LUT4 n370_s7 (
    .F(n370_11),
    .I0(n370_6),
    .I1(n370_7),
    .I2(w_ic_vram_valid),
    .I3(n387_6) 
);
defparam n370_s7.INIT=16'h555C;
  LUT4 n388_s4 (
    .F(n388_10),
    .I0(ff_vram_valid_12),
    .I1(n386_7),
    .I2(w_sdram_valid),
    .I3(ff_sdr_ready) 
);
defparam n388_s4.INIT=16'h0700;
  LUT2 n388_s5 (
    .F(n388_12),
    .I0(w_sdram_valid),
    .I1(ff_sdr_ready) 
);
defparam n388_s5.INIT=4'h4;
  DFFC ff_vram_refresh_pulse_s0 (
    .Q(w_sdram_refresh),
    .D(w_pre_vram_refresh),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_17_s0 (
    .Q(w_sdram_address[17]),
    .D(n370_11),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_16_s0 (
    .Q(w_sdram_address[16]),
    .D(n371_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_15_s0 (
    .Q(w_sdram_address[15]),
    .D(n372_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_14_s0 (
    .Q(w_sdram_address[14]),
    .D(n373_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_13_s0 (
    .Q(w_sdram_address[13]),
    .D(n374_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_12_s0 (
    .Q(w_sdram_address[12]),
    .D(n375_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_11_s0 (
    .Q(w_sdram_address[11]),
    .D(n376_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_10_s0 (
    .Q(w_sdram_address[10]),
    .D(n377_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_9_s0 (
    .Q(w_sdram_address[9]),
    .D(n378_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_8_s0 (
    .Q(w_sdram_address[8]),
    .D(n379_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_7_s0 (
    .Q(w_sdram_address[7]),
    .D(n380_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_6_s0 (
    .Q(w_sdram_address[6]),
    .D(n381_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_5_s0 (
    .Q(w_sdram_address[5]),
    .D(n382_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_4_s0 (
    .Q(w_sdram_address[4]),
    .D(n383_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_3_s0 (
    .Q(w_sdram_address[3]),
    .D(n384_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_2_s0 (
    .Q(w_sdram_address[2]),
    .D(n385_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_1_s0 (
    .Q(ff_vram_address_0[1]),
    .D(n386_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_0_s0 (
    .Q(ff_vram_address_0[0]),
    .D(n387_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_write_s0 (
    .Q(w_sdram_write),
    .D(n389_10),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_31_s0 (
    .Q(w_sdram_wdata[31]),
    .D(n390_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_30_s0 (
    .Q(w_sdram_wdata[30]),
    .D(n391_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_29_s0 (
    .Q(w_sdram_wdata[29]),
    .D(n392_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_28_s0 (
    .Q(w_sdram_wdata[28]),
    .D(n393_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_27_s0 (
    .Q(w_sdram_wdata[27]),
    .D(n394_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_26_s0 (
    .Q(w_sdram_wdata[26]),
    .D(n395_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_25_s0 (
    .Q(w_sdram_wdata[25]),
    .D(n396_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_24_s0 (
    .Q(w_sdram_wdata[24]),
    .D(n397_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_23_s0 (
    .Q(w_sdram_wdata[23]),
    .D(n398_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_22_s0 (
    .Q(w_sdram_wdata[22]),
    .D(n399_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_21_s0 (
    .Q(w_sdram_wdata[21]),
    .D(n400_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_20_s0 (
    .Q(w_sdram_wdata[20]),
    .D(n401_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_19_s0 (
    .Q(w_sdram_wdata[19]),
    .D(n402_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_18_s0 (
    .Q(w_sdram_wdata[18]),
    .D(n403_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_17_s0 (
    .Q(w_sdram_wdata[17]),
    .D(n404_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_16_s0 (
    .Q(w_sdram_wdata[16]),
    .D(n405_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_15_s0 (
    .Q(w_sdram_wdata[15]),
    .D(n406_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_14_s0 (
    .Q(w_sdram_wdata[14]),
    .D(n407_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_13_s0 (
    .Q(w_sdram_wdata[13]),
    .D(n408_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_12_s0 (
    .Q(w_sdram_wdata[12]),
    .D(n409_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_11_s0 (
    .Q(w_sdram_wdata[11]),
    .D(n410_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_10_s0 (
    .Q(w_sdram_wdata[10]),
    .D(n411_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_9_s0 (
    .Q(w_sdram_wdata[9]),
    .D(n412_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_8_s0 (
    .Q(w_sdram_wdata[8]),
    .D(n413_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_7_s0 (
    .Q(w_sdram_wdata[7]),
    .D(n414_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_6_s0 (
    .Q(w_sdram_wdata[6]),
    .D(n415_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_5_s0 (
    .Q(w_sdram_wdata[5]),
    .D(n416_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_4_s0 (
    .Q(w_sdram_wdata[4]),
    .D(n417_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_3_s0 (
    .Q(w_sdram_wdata[3]),
    .D(n418_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_2_s0 (
    .Q(w_sdram_wdata[2]),
    .D(n419_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_1_s0 (
    .Q(w_sdram_wdata[1]),
    .D(n420_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_0_s0 (
    .Q(w_sdram_wdata[0]),
    .D(n421_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFE ff_vram_wdata_mask_3_s0 (
    .Q(w_sdram_wdata_mask[3]),
    .D(n198_3),
    .CLK(clk85m),
    .CE(ff_vram_wdata_mask_3_5) 
);
  DFFE ff_vram_wdata_mask_2_s0 (
    .Q(w_sdram_wdata_mask[2]),
    .D(n199_3),
    .CLK(clk85m),
    .CE(ff_vram_wdata_mask_3_5) 
);
  DFFE ff_vram_wdata_mask_1_s0 (
    .Q(w_sdram_wdata_mask[1]),
    .D(n200_3),
    .CLK(clk85m),
    .CE(ff_vram_wdata_mask_3_5) 
);
  DFFE ff_vram_wdata_mask_0_s0 (
    .Q(w_sdram_wdata_mask[0]),
    .D(n201_3),
    .CLK(clk85m),
    .CE(ff_vram_wdata_mask_3_5) 
);
  DFFCE ff_vram_rdata_sel_d1_2_s0 (
    .Q(ff_vram_rdata_sel_d1[2]),
    .D(ff_vram_rdata_sel[2]),
    .CLK(clk85m),
    .CE(n19_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_rdata_sel_d1_1_s0 (
    .Q(ff_vram_rdata_sel_d1[1]),
    .D(ff_vram_rdata_sel[1]),
    .CLK(clk85m),
    .CE(n19_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_rdata_sel_d1_0_s0 (
    .Q(ff_vram_rdata_sel_d1[0]),
    .D(ff_vram_rdata_sel[0]),
    .CLK(clk85m),
    .CE(n19_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_byte_sel_1_s0 (
    .Q(ff_vram_byte_sel[1]),
    .D(ff_vram_address_0[1]),
    .CLK(clk85m),
    .CE(n19_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_byte_sel_0_s0 (
    .Q(ff_vram_byte_sel[0]),
    .D(ff_vram_address_0[0]),
    .CLK(clk85m),
    .CE(n19_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_31_s0 (
    .Q(w_screen_mode_vram_rdata[31]),
    .D(w_sdram_rdata[31]),
    .CLK(clk85m),
    .CE(n1511_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_30_s0 (
    .Q(w_screen_mode_vram_rdata[30]),
    .D(w_sdram_rdata[30]),
    .CLK(clk85m),
    .CE(n1511_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_29_s0 (
    .Q(w_screen_mode_vram_rdata[29]),
    .D(w_sdram_rdata[29]),
    .CLK(clk85m),
    .CE(n1511_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_28_s0 (
    .Q(w_screen_mode_vram_rdata[28]),
    .D(w_sdram_rdata[28]),
    .CLK(clk85m),
    .CE(n1511_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_27_s0 (
    .Q(w_screen_mode_vram_rdata[27]),
    .D(w_sdram_rdata[27]),
    .CLK(clk85m),
    .CE(n1511_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_26_s0 (
    .Q(w_screen_mode_vram_rdata[26]),
    .D(w_sdram_rdata[26]),
    .CLK(clk85m),
    .CE(n1511_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_25_s0 (
    .Q(w_screen_mode_vram_rdata[25]),
    .D(w_sdram_rdata[25]),
    .CLK(clk85m),
    .CE(n1511_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_24_s0 (
    .Q(w_screen_mode_vram_rdata[24]),
    .D(w_sdram_rdata[24]),
    .CLK(clk85m),
    .CE(n1511_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_23_s0 (
    .Q(w_screen_mode_vram_rdata[23]),
    .D(w_sdram_rdata[23]),
    .CLK(clk85m),
    .CE(n1511_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_22_s0 (
    .Q(w_screen_mode_vram_rdata[22]),
    .D(w_sdram_rdata[22]),
    .CLK(clk85m),
    .CE(n1511_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_21_s0 (
    .Q(w_screen_mode_vram_rdata[21]),
    .D(w_sdram_rdata[21]),
    .CLK(clk85m),
    .CE(n1511_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_20_s0 (
    .Q(w_screen_mode_vram_rdata[20]),
    .D(w_sdram_rdata[20]),
    .CLK(clk85m),
    .CE(n1511_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_19_s0 (
    .Q(w_screen_mode_vram_rdata[19]),
    .D(w_sdram_rdata[19]),
    .CLK(clk85m),
    .CE(n1511_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_18_s0 (
    .Q(w_screen_mode_vram_rdata[18]),
    .D(w_sdram_rdata[18]),
    .CLK(clk85m),
    .CE(n1511_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_17_s0 (
    .Q(w_screen_mode_vram_rdata[17]),
    .D(w_sdram_rdata[17]),
    .CLK(clk85m),
    .CE(n1511_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_16_s0 (
    .Q(w_screen_mode_vram_rdata[16]),
    .D(w_sdram_rdata[16]),
    .CLK(clk85m),
    .CE(n1511_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_15_s0 (
    .Q(w_screen_mode_vram_rdata[15]),
    .D(w_sdram_rdata[15]),
    .CLK(clk85m),
    .CE(n1511_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_14_s0 (
    .Q(w_screen_mode_vram_rdata[14]),
    .D(w_sdram_rdata[14]),
    .CLK(clk85m),
    .CE(n1511_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_13_s0 (
    .Q(w_screen_mode_vram_rdata[13]),
    .D(w_sdram_rdata[13]),
    .CLK(clk85m),
    .CE(n1511_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_12_s0 (
    .Q(w_screen_mode_vram_rdata[12]),
    .D(w_sdram_rdata[12]),
    .CLK(clk85m),
    .CE(n1511_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_11_s0 (
    .Q(w_screen_mode_vram_rdata[11]),
    .D(w_sdram_rdata[11]),
    .CLK(clk85m),
    .CE(n1511_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_10_s0 (
    .Q(w_screen_mode_vram_rdata[10]),
    .D(w_sdram_rdata[10]),
    .CLK(clk85m),
    .CE(n1511_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_9_s0 (
    .Q(w_screen_mode_vram_rdata[9]),
    .D(w_sdram_rdata[9]),
    .CLK(clk85m),
    .CE(n1511_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_8_s0 (
    .Q(w_screen_mode_vram_rdata[8]),
    .D(w_sdram_rdata[8]),
    .CLK(clk85m),
    .CE(n1511_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_7_s0 (
    .Q(w_screen_mode_vram_rdata[7]),
    .D(w_sdram_rdata[7]),
    .CLK(clk85m),
    .CE(n1511_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_6_s0 (
    .Q(w_screen_mode_vram_rdata[6]),
    .D(w_sdram_rdata[6]),
    .CLK(clk85m),
    .CE(n1511_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_5_s0 (
    .Q(w_screen_mode_vram_rdata[5]),
    .D(w_sdram_rdata[5]),
    .CLK(clk85m),
    .CE(n1511_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_4_s0 (
    .Q(w_screen_mode_vram_rdata[4]),
    .D(w_sdram_rdata[4]),
    .CLK(clk85m),
    .CE(n1511_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_3_s0 (
    .Q(w_screen_mode_vram_rdata[3]),
    .D(w_sdram_rdata[3]),
    .CLK(clk85m),
    .CE(n1511_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_2_s0 (
    .Q(w_screen_mode_vram_rdata[2]),
    .D(w_sdram_rdata[2]),
    .CLK(clk85m),
    .CE(n1511_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_1_s0 (
    .Q(w_screen_mode_vram_rdata[1]),
    .D(w_sdram_rdata[1]),
    .CLK(clk85m),
    .CE(n1511_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_0_s0 (
    .Q(w_screen_mode_vram_rdata[0]),
    .D(w_sdram_rdata[0]),
    .CLK(clk85m),
    .CE(n1511_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_31_s0 (
    .Q(w_sprite_vram_rdata_31),
    .D(w_sdram_rdata[31]),
    .CLK(clk85m),
    .CE(n1543_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_27_s0 (
    .Q(w_sprite_vram_rdata_27),
    .D(w_sdram_rdata[27]),
    .CLK(clk85m),
    .CE(n1543_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_26_s0 (
    .Q(w_sprite_vram_rdata_26),
    .D(w_sdram_rdata[26]),
    .CLK(clk85m),
    .CE(n1543_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_25_s0 (
    .Q(w_sprite_vram_rdata_25),
    .D(w_sdram_rdata[25]),
    .CLK(clk85m),
    .CE(n1543_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_24_s0 (
    .Q(w_sprite_vram_rdata_24),
    .D(w_sdram_rdata[24]),
    .CLK(clk85m),
    .CE(n1543_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_23_s0 (
    .Q(w_sprite_vram_rdata_23),
    .D(w_sdram_rdata[23]),
    .CLK(clk85m),
    .CE(n1543_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_22_s0 (
    .Q(w_sprite_vram_rdata_22),
    .D(w_sdram_rdata[22]),
    .CLK(clk85m),
    .CE(n1543_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_21_s0 (
    .Q(w_sprite_vram_rdata_21),
    .D(w_sdram_rdata[21]),
    .CLK(clk85m),
    .CE(n1543_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_20_s0 (
    .Q(w_sprite_vram_rdata_20),
    .D(w_sdram_rdata[20]),
    .CLK(clk85m),
    .CE(n1543_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_19_s0 (
    .Q(w_sprite_vram_rdata_19),
    .D(w_sdram_rdata[19]),
    .CLK(clk85m),
    .CE(n1543_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_18_s0 (
    .Q(w_sprite_vram_rdata_18),
    .D(w_sdram_rdata[18]),
    .CLK(clk85m),
    .CE(n1543_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_17_s0 (
    .Q(w_sprite_vram_rdata_17),
    .D(w_sdram_rdata[17]),
    .CLK(clk85m),
    .CE(n1543_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_16_s0 (
    .Q(w_sprite_vram_rdata_16),
    .D(w_sdram_rdata[16]),
    .CLK(clk85m),
    .CE(n1543_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_15_s0 (
    .Q(w_sprite_vram_rdata_15),
    .D(w_sdram_rdata[15]),
    .CLK(clk85m),
    .CE(n1543_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_14_s0 (
    .Q(w_sprite_vram_rdata_14),
    .D(w_sdram_rdata[14]),
    .CLK(clk85m),
    .CE(n1543_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_13_s0 (
    .Q(w_sprite_vram_rdata_13),
    .D(w_sdram_rdata[13]),
    .CLK(clk85m),
    .CE(n1543_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_12_s0 (
    .Q(w_sprite_vram_rdata_12),
    .D(w_sdram_rdata[12]),
    .CLK(clk85m),
    .CE(n1543_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_11_s0 (
    .Q(w_sprite_vram_rdata_11),
    .D(w_sdram_rdata[11]),
    .CLK(clk85m),
    .CE(n1543_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_10_s0 (
    .Q(w_sprite_vram_rdata_10),
    .D(w_sdram_rdata[10]),
    .CLK(clk85m),
    .CE(n1543_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_9_s0 (
    .Q(w_sprite_vram_rdata_9),
    .D(w_sdram_rdata[9]),
    .CLK(clk85m),
    .CE(n1543_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_8_s0 (
    .Q(w_sprite_vram_rdata_8),
    .D(w_sdram_rdata[8]),
    .CLK(clk85m),
    .CE(n1543_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_7_s0 (
    .Q(w_sprite_vram_rdata_7),
    .D(w_sdram_rdata[7]),
    .CLK(clk85m),
    .CE(n1543_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_6_s0 (
    .Q(w_sprite_vram_rdata_6),
    .D(w_sdram_rdata[6]),
    .CLK(clk85m),
    .CE(n1543_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_5_s0 (
    .Q(w_sprite_vram_rdata_5),
    .D(w_sdram_rdata[5]),
    .CLK(clk85m),
    .CE(n1543_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_4_s0 (
    .Q(w_sprite_vram_rdata_4),
    .D(w_sdram_rdata[4]),
    .CLK(clk85m),
    .CE(n1543_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_3_s0 (
    .Q(w_sprite_vram_rdata_3),
    .D(w_sdram_rdata[3]),
    .CLK(clk85m),
    .CE(n1543_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_2_s0 (
    .Q(w_sprite_vram_rdata_2),
    .D(w_sdram_rdata[2]),
    .CLK(clk85m),
    .CE(n1543_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_1_s0 (
    .Q(w_sprite_vram_rdata_1),
    .D(w_sdram_rdata[1]),
    .CLK(clk85m),
    .CE(n1543_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_0_s0 (
    .Q(w_sprite_vram_rdata_0),
    .D(w_sdram_rdata[0]),
    .CLK(clk85m),
    .CE(n1543_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_cpu_vram_rdata_7_s0 (
    .Q(w_cpu_vram_rdata[7]),
    .D(w_rdata8[7]),
    .CLK(clk85m),
    .CE(n1583_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_cpu_vram_rdata_6_s0 (
    .Q(w_cpu_vram_rdata[6]),
    .D(w_rdata8[6]),
    .CLK(clk85m),
    .CE(n1583_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_cpu_vram_rdata_5_s0 (
    .Q(w_cpu_vram_rdata[5]),
    .D(w_rdata8[5]),
    .CLK(clk85m),
    .CE(n1583_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_cpu_vram_rdata_4_s0 (
    .Q(w_cpu_vram_rdata[4]),
    .D(w_rdata8[4]),
    .CLK(clk85m),
    .CE(n1583_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_cpu_vram_rdata_3_s0 (
    .Q(w_cpu_vram_rdata[3]),
    .D(w_rdata8[3]),
    .CLK(clk85m),
    .CE(n1583_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_cpu_vram_rdata_2_s0 (
    .Q(w_cpu_vram_rdata[2]),
    .D(w_rdata8[2]),
    .CLK(clk85m),
    .CE(n1583_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_cpu_vram_rdata_1_s0 (
    .Q(w_cpu_vram_rdata[1]),
    .D(w_rdata8[1]),
    .CLK(clk85m),
    .CE(n1583_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_cpu_vram_rdata_0_s0 (
    .Q(w_cpu_vram_rdata[0]),
    .D(w_rdata8[0]),
    .CLK(clk85m),
    .CE(n1583_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_31_s0 (
    .Q(w_command_vram_rdata[31]),
    .D(w_sdram_rdata[31]),
    .CLK(clk85m),
    .CE(n1591_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_30_s0 (
    .Q(w_command_vram_rdata[30]),
    .D(w_sdram_rdata[30]),
    .CLK(clk85m),
    .CE(n1591_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_29_s0 (
    .Q(w_command_vram_rdata[29]),
    .D(w_sdram_rdata[29]),
    .CLK(clk85m),
    .CE(n1591_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_28_s0 (
    .Q(w_command_vram_rdata[28]),
    .D(w_sdram_rdata[28]),
    .CLK(clk85m),
    .CE(n1591_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_27_s0 (
    .Q(w_command_vram_rdata[27]),
    .D(w_sdram_rdata[27]),
    .CLK(clk85m),
    .CE(n1591_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_26_s0 (
    .Q(w_command_vram_rdata[26]),
    .D(w_sdram_rdata[26]),
    .CLK(clk85m),
    .CE(n1591_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_25_s0 (
    .Q(w_command_vram_rdata[25]),
    .D(w_sdram_rdata[25]),
    .CLK(clk85m),
    .CE(n1591_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_24_s0 (
    .Q(w_command_vram_rdata[24]),
    .D(w_sdram_rdata[24]),
    .CLK(clk85m),
    .CE(n1591_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_23_s0 (
    .Q(w_command_vram_rdata[23]),
    .D(w_sdram_rdata[23]),
    .CLK(clk85m),
    .CE(n1591_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_22_s0 (
    .Q(w_command_vram_rdata[22]),
    .D(w_sdram_rdata[22]),
    .CLK(clk85m),
    .CE(n1591_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_21_s0 (
    .Q(w_command_vram_rdata[21]),
    .D(w_sdram_rdata[21]),
    .CLK(clk85m),
    .CE(n1591_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_20_s0 (
    .Q(w_command_vram_rdata[20]),
    .D(w_sdram_rdata[20]),
    .CLK(clk85m),
    .CE(n1591_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_19_s0 (
    .Q(w_command_vram_rdata[19]),
    .D(w_sdram_rdata[19]),
    .CLK(clk85m),
    .CE(n1591_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_18_s0 (
    .Q(w_command_vram_rdata[18]),
    .D(w_sdram_rdata[18]),
    .CLK(clk85m),
    .CE(n1591_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_17_s0 (
    .Q(w_command_vram_rdata[17]),
    .D(w_sdram_rdata[17]),
    .CLK(clk85m),
    .CE(n1591_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_16_s0 (
    .Q(w_command_vram_rdata[16]),
    .D(w_sdram_rdata[16]),
    .CLK(clk85m),
    .CE(n1591_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_15_s0 (
    .Q(w_command_vram_rdata[15]),
    .D(w_sdram_rdata[15]),
    .CLK(clk85m),
    .CE(n1591_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_14_s0 (
    .Q(w_command_vram_rdata[14]),
    .D(w_sdram_rdata[14]),
    .CLK(clk85m),
    .CE(n1591_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_13_s0 (
    .Q(w_command_vram_rdata[13]),
    .D(w_sdram_rdata[13]),
    .CLK(clk85m),
    .CE(n1591_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_12_s0 (
    .Q(w_command_vram_rdata[12]),
    .D(w_sdram_rdata[12]),
    .CLK(clk85m),
    .CE(n1591_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_11_s0 (
    .Q(w_command_vram_rdata[11]),
    .D(w_sdram_rdata[11]),
    .CLK(clk85m),
    .CE(n1591_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_10_s0 (
    .Q(w_command_vram_rdata[10]),
    .D(w_sdram_rdata[10]),
    .CLK(clk85m),
    .CE(n1591_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_9_s0 (
    .Q(w_command_vram_rdata[9]),
    .D(w_sdram_rdata[9]),
    .CLK(clk85m),
    .CE(n1591_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_8_s0 (
    .Q(w_command_vram_rdata[8]),
    .D(w_sdram_rdata[8]),
    .CLK(clk85m),
    .CE(n1591_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_7_s0 (
    .Q(w_command_vram_rdata[7]),
    .D(w_sdram_rdata[7]),
    .CLK(clk85m),
    .CE(n1591_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_6_s0 (
    .Q(w_command_vram_rdata[6]),
    .D(w_sdram_rdata[6]),
    .CLK(clk85m),
    .CE(n1591_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_5_s0 (
    .Q(w_command_vram_rdata[5]),
    .D(w_sdram_rdata[5]),
    .CLK(clk85m),
    .CE(n1591_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_4_s0 (
    .Q(w_command_vram_rdata[4]),
    .D(w_sdram_rdata[4]),
    .CLK(clk85m),
    .CE(n1591_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_3_s0 (
    .Q(w_command_vram_rdata[3]),
    .D(w_sdram_rdata[3]),
    .CLK(clk85m),
    .CE(n1591_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_2_s0 (
    .Q(w_command_vram_rdata[2]),
    .D(w_sdram_rdata[2]),
    .CLK(clk85m),
    .CE(n1591_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_1_s0 (
    .Q(w_command_vram_rdata[1]),
    .D(w_sdram_rdata[1]),
    .CLK(clk85m),
    .CE(n1591_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_0_s0 (
    .Q(w_command_vram_rdata[0]),
    .D(w_sdram_rdata[0]),
    .CLK(clk85m),
    .CE(n1591_3),
    .CLEAR(n36_6) 
);
  DFFE ff_sprite_vram_rdata8_7_s0 (
    .Q(w_sprite_vram_rdata8[7]),
    .D(w_rdata8[7]),
    .CLK(clk85m),
    .CE(n1638_3) 
);
  DFFE ff_sprite_vram_rdata8_6_s0 (
    .Q(w_sprite_vram_rdata8[6]),
    .D(w_rdata8[6]),
    .CLK(clk85m),
    .CE(n1638_3) 
);
  DFFE ff_sprite_vram_rdata8_5_s0 (
    .Q(w_sprite_vram_rdata8[5]),
    .D(w_rdata8[5]),
    .CLK(clk85m),
    .CE(n1638_3) 
);
  DFFE ff_sprite_vram_rdata8_4_s0 (
    .Q(w_sprite_vram_rdata8[4]),
    .D(w_rdata8[4]),
    .CLK(clk85m),
    .CE(n1638_3) 
);
  DFFE ff_sprite_vram_rdata8_3_s0 (
    .Q(w_sprite_vram_rdata8[3]),
    .D(w_rdata8[3]),
    .CLK(clk85m),
    .CE(n1638_3) 
);
  DFFE ff_sprite_vram_rdata8_2_s0 (
    .Q(w_sprite_vram_rdata8[2]),
    .D(w_rdata8[2]),
    .CLK(clk85m),
    .CE(n1638_3) 
);
  DFFE ff_sprite_vram_rdata8_1_s0 (
    .Q(w_sprite_vram_rdata8[1]),
    .D(w_rdata8[1]),
    .CLK(clk85m),
    .CE(n1638_3) 
);
  DFFE ff_sprite_vram_rdata8_0_s0 (
    .Q(w_sprite_vram_rdata8[0]),
    .D(w_rdata8[0]),
    .CLK(clk85m),
    .CE(n1638_3) 
);
  DFFC ff_vram_rdata_sel_2_s0 (
    .Q(ff_vram_rdata_sel[2]),
    .D(n42_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_rdata_sel_1_s1 (
    .Q(ff_vram_rdata_sel[1]),
    .D(n34_11),
    .CLK(clk85m),
    .CE(ff_vram_rdata_sel_0_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_rdata_sel_1_s1.INIT=1'b0;
  DFFCE ff_vram_rdata_sel_0_s1 (
    .Q(ff_vram_rdata_sel[0]),
    .D(n38_9),
    .CLK(clk85m),
    .CE(ff_vram_rdata_sel_0_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_rdata_sel_0_s1.INIT=1'b0;
  DFFCE ff_vram_refresh_s1 (
    .Q(ff_vram_refresh),
    .D(w_pre_vram_refresh),
    .CLK(clk85m),
    .CE(ff_vram_refresh_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_refresh_s1.INIT=1'b0;
  DFFCE ff_cpu_vram_rdata_en_s1 (
    .Q(w_cpu_vram_rdata_en),
    .D(w_sdram_rdata_en),
    .CLK(clk85m),
    .CE(ff_cpu_vram_rdata_en_6),
    .CLEAR(n36_6) 
);
defparam ff_cpu_vram_rdata_en_s1.INIT=1'b0;
  DFFCE ff_command_vram_rdata_en_s1 (
    .Q(w_command_vram_rdata_en),
    .D(w_sdram_rdata_en),
    .CLK(clk85m),
    .CE(ff_command_vram_rdata_en_6),
    .CLEAR(n36_6) 
);
defparam ff_command_vram_rdata_en_s1.INIT=1'b0;
  DFFC ff_vram_valid_s8 (
    .Q(w_sdram_valid),
    .D(n388_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_vram_valid_s8.INIT=1'b0;
  MUX2_LUT5 w_rdata8_7_s5 (
    .O(w_rdata8[7]),
    .I0(w_rdata8_7_6),
    .I1(w_rdata8_7_7),
    .S0(ff_vram_byte_sel[1]) 
);
  MUX2_LUT5 w_rdata8_6_s5 (
    .O(w_rdata8[6]),
    .I0(w_rdata8_6_6),
    .I1(w_rdata8_6_7),
    .S0(ff_vram_byte_sel[1]) 
);
  MUX2_LUT5 w_rdata8_5_s5 (
    .O(w_rdata8[5]),
    .I0(w_rdata8_5_6),
    .I1(w_rdata8_5_7),
    .S0(ff_vram_byte_sel[1]) 
);
  MUX2_LUT5 w_rdata8_4_s5 (
    .O(w_rdata8[4]),
    .I0(w_rdata8_4_6),
    .I1(w_rdata8_4_7),
    .S0(ff_vram_byte_sel[1]) 
);
  MUX2_LUT5 w_rdata8_3_s5 (
    .O(w_rdata8[3]),
    .I0(w_rdata8_3_6),
    .I1(w_rdata8_3_7),
    .S0(ff_vram_byte_sel[1]) 
);
  MUX2_LUT5 w_rdata8_2_s5 (
    .O(w_rdata8[2]),
    .I0(w_rdata8_2_6),
    .I1(w_rdata8_2_7),
    .S0(ff_vram_byte_sel[1]) 
);
  MUX2_LUT5 w_rdata8_1_s5 (
    .O(w_rdata8[1]),
    .I0(w_rdata8_1_6),
    .I1(w_rdata8_1_7),
    .S0(ff_vram_byte_sel[1]) 
);
  MUX2_LUT5 w_rdata8_0_s5 (
    .O(w_rdata8[0]),
    .I0(w_rdata8_0_6),
    .I1(w_rdata8_0_7),
    .S0(ff_vram_byte_sel[1]) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_vram_interface */
module vdp_color_palette_ram (
  clk85m,
  w_palette_valid,
  ff_display_color_oe,
  w_palette_b,
  w_palette_r,
  w_palette_g,
  w_palette_num,
  ff_display_color,
  w_display_b16,
  w_display_r16,
  w_display_g16
)
;
input clk85m;
input w_palette_valid;
input ff_display_color_oe;
input [4:0] w_palette_b;
input [4:0] w_palette_r;
input [4:0] w_palette_g;
input [7:0] w_palette_num;
input [7:0] ff_display_color;
output [4:0] w_display_b16;
output [4:0] w_display_r16;
output [4:0] w_display_g16;
wire [31:15] DO;
wire VCC;
wire GND;
  SDPB ram_b_ram_b_0_0_s (
    .DO({DO[31:15],w_display_g16[4:0],w_display_r16[4:0],w_display_b16[4:0]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,w_palette_g[4:0],w_palette_r[4:0],w_palette_b[4:0]}),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}),
    .ADA({GND,GND,w_palette_num[7:0],GND,GND,VCC,VCC}),
    .ADB({GND,GND,ff_display_color[7:0],GND,GND,GND,GND}),
    .CLKA(clk85m),
    .CLKB(clk85m),
    .CEA(w_palette_valid),
    .CEB(ff_display_color_oe),
    .OCE(GND),
    .RESETA(GND),
    .RESETB(GND) 
);
defparam ram_b_ram_b_0_0_s.BIT_WIDTH_0=16;
defparam ram_b_ram_b_0_0_s.BIT_WIDTH_1=16;
defparam ram_b_ram_b_0_0_s.READ_MODE=1'b0;
defparam ram_b_ram_b_0_0_s.RESET_MODE="SYNC";
defparam ram_b_ram_b_0_0_s.BLK_SEL_0=3'b000;
defparam ram_b_ram_b_0_0_s.BLK_SEL_1=3'b000;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_color_palette_ram */
module vdp_color_palette (
  clk85m,
  n36_6,
  n156_2,
  w_screen_mode_display_color_en,
  reg_yjk_mode,
  reg_yae_mode,
  w_sprite_display_color_en,
  n2043_9,
  n2043_5,
  reg_ext_palette_mode,
  w_next_0_9,
  w_palette_valid,
  n2043_7,
  ff_next_vram6_7_8,
  reg_color0_opaque,
  w_next_0_6,
  w_palette_num,
  w_palette_r,
  w_palette_g,
  w_palette_b,
  w_screen_pos_x_Z,
  w_screen_mode_display_color,
  reg_backdrop_color,
  w_pixel_phase_x,
  reg_screen_mode,
  w_sprite_display_color,
  n547_4,
  n373_6,
  w_vdp_r,
  w_vdp_g,
  w_vdp_b
)
;
input clk85m;
input n36_6;
input n156_2;
input w_screen_mode_display_color_en;
input reg_yjk_mode;
input reg_yae_mode;
input w_sprite_display_color_en;
input n2043_9;
input n2043_5;
input reg_ext_palette_mode;
input w_next_0_9;
input w_palette_valid;
input n2043_7;
input ff_next_vram6_7_8;
input reg_color0_opaque;
input w_next_0_6;
input [7:0] w_palette_num;
input [4:0] w_palette_r;
input [4:0] w_palette_g;
input [4:0] w_palette_b;
input [3:0] w_screen_pos_x_Z;
input [7:0] w_screen_mode_display_color;
input [7:0] reg_backdrop_color;
input [1:0] w_pixel_phase_x;
input [4:2] reg_screen_mode;
input [3:0] w_sprite_display_color;
output n547_4;
output n373_6;
output [7:0] w_vdp_r;
output [7:0] w_vdp_g;
output [7:0] w_vdp_b;
wire n8_21;
wire n9_21;
wire n10_21;
wire n11_21;
wire n12_21;
wire n13_21;
wire n14_21;
wire n15_21;
wire n16_21;
wire n100_3;
wire n102_3;
wire n103_3;
wire n104_3;
wire n105_3;
wire n106_3;
wire n134_3;
wire n135_3;
wire n136_3;
wire n122_4;
wire n234_3;
wire n548_3;
wire n549_3;
wire n550_3;
wire n568_3;
wire n602_4;
wire n611_3;
wire n612_3;
wire n613_3;
wire n614_3;
wire n615_3;
wire n616_3;
wire n617_3;
wire n618_4;
wire n658_3;
wire n699_3;
wire n700_3;
wire n701_3;
wire n702_3;
wire n703_3;
wire n704_3;
wire n706_3;
wire n707_3;
wire n708_3;
wire n709_3;
wire n710_3;
wire n711_3;
wire n712_3;
wire n714_3;
wire n770_4;
wire n771_4;
wire n772_4;
wire n773_4;
wire n774_4;
wire n775_4;
wire n792_3;
wire n793_3;
wire w_b_4_4;
wire ff_display_color_3_9;
wire n563_6;
wire n562_6;
wire n561_6;
wire n560_6;
wire n365_6;
wire n363_6;
wire n362_6;
wire n355_6;
wire n354_6;
wire n353_6;
wire n352_6;
wire n351_6;
wire n345_6;
wire n344_6;
wire n343_6;
wire n342_6;
wire n341_6;
wire w_palette_valid_38;
wire n791_6;
wire n787_7;
wire n788_7;
wire n789_7;
wire n790_7;
wire n102_4;
wire n103_4;
wire n104_4;
wire n105_4;
wire n106_4;
wire n547_5;
wire n548_4;
wire n548_5;
wire n548_6;
wire n548_7;
wire n549_4;
wire n549_5;
wire n549_6;
wire n550_4;
wire n550_5;
wire n611_4;
wire n614_4;
wire n618_5;
wire n699_4;
wire n700_4;
wire n700_5;
wire n700_6;
wire n700_7;
wire n701_4;
wire n703_4;
wire n705_4;
wire n707_4;
wire n708_4;
wire n708_5;
wire n708_6;
wire n709_4;
wire n711_4;
wire n713_4;
wire n792_4;
wire n793_4;
wire w_b_4_5;
wire n563_8;
wire n562_7;
wire n561_7;
wire n560_7;
wire n364_7;
wire n547_6;
wire n547_8;
wire n548_8;
wire n548_9;
wire n548_11;
wire n548_12;
wire n549_7;
wire n549_9;
wire n550_6;
wire n550_7;
wire n550_8;
wire n793_5;
wire n563_9;
wire n562_8;
wire n561_8;
wire n560_8;
wire n547_9;
wire n547_10;
wire n548_14;
wire n549_10;
wire n549_11;
wire n550_11;
wire n550_12;
wire n563_10;
wire n562_9;
wire n561_9;
wire n560_9;
wire n548_16;
wire n705_6;
wire n713_6;
wire n362_9;
wire n364_9;
wire n365_9;
wire n361_8;
wire n548_18;
wire n547_12;
wire n128_7;
wire n550_14;
wire n549_13;
wire n547_14;
wire n712_6;
wire n710_6;
wire n707_7;
wire n704_6;
wire n702_6;
wire n699_7;
wire n791_9;
wire n26_8;
wire n786_11;
wire n787_10;
wire n788_10;
wire n791_11;
wire w_r_4_7;
wire w_g_4_6;
wire n563_12;
wire n568_6;
wire n550_16;
wire ff_yjk_en;
wire ff_yjk_rgb_en;
wire ff_display_color_oe;
wire ff_rgb_load;
wire n25_1;
wire n25_2;
wire n24_1;
wire n24_2;
wire n23_1;
wire n23_2;
wire n22_1;
wire n22_2;
wire n21_1;
wire n21_2;
wire n20_1;
wire n20_2;
wire n19_1;
wire n19_2;
wire n18_1;
wire n18_0_COUT;
wire w_r_yjk_0_2;
wire w_r_yjk_1_2;
wire w_r_yjk_2_2;
wire w_r_yjk_3_2;
wire w_r_yjk_4_2;
wire w_r_yjk_5_2;
wire w_g_yjk_0_2;
wire w_g_yjk_1_2;
wire w_g_yjk_2_2;
wire w_g_yjk_3_2;
wire w_g_yjk_4_2;
wire w_g_yjk_5_2;
wire w_b_jk_1_2;
wire w_b_jk_2_2;
wire w_b_jk_3_2;
wire w_b_jk_4_2;
wire w_b_jk_5_2;
wire w_b_jk_6_2;
wire w_b_jk_7_0_COUT;
wire w_b_y_2_3;
wire w_b_y_3_3;
wire w_b_y_4_3;
wire w_b_y_5_3;
wire w_b_yjk_pre_0_3;
wire n323_2;
wire n323_3;
wire n322_2;
wire n322_3;
wire n321_2;
wire n321_3;
wire n320_2;
wire n320_3;
wire n319_2;
wire n319_3;
wire n318_2;
wire n318_3;
wire n317_2;
wire n317_3;
wire n316_2;
wire n316_0_COUT;
wire n789_5;
wire n790_5;
wire ff_palette_num_7_9;
wire [7:0] w_palette_num_0;
wire [4:0] w_palette_r_0;
wire [4:0] w_palette_g_0;
wire [4:0] w_palette_b_0;
wire [8:0] ff_palette_num;
wire [4:2] ff_palette_r;
wire [4:2] ff_palette_g;
wire [4:2] ff_palette_b;
wire [8:0] ff_display_color_delay0;
wire [8:0] ff_display_color_delay1;
wire [8:0] ff_display_color_delay2;
wire [8:0] ff_display_color_delay3;
wire [8:0] ff_display_color_delay4;
wire [5:0] ff_j;
wire [5:0] ff_k;
wire [4:0] ff_y;
wire [4:0] ff_yjk_r;
wire [4:0] ff_yjk_g;
wire [4:0] ff_yjk_b;
wire [7:0] ff_display_color256;
wire [7:0] ff_display_color;
wire [5:0] w_r_yjk;
wire [5:0] w_g_yjk;
wire [7:1] w_b_jk;
wire [7:2] w_b_y;
wire [0:0] w_b_yjk_pre;
wire [4:0] w_display_b16;
wire [4:0] w_display_r16;
wire [4:0] w_display_g16;
wire VCC;
wire GND;
  LUT4 n8_s16 (
    .F(n8_21),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[1]),
    .I2(ff_palette_num[2]),
    .I3(ff_palette_num[3]) 
);
defparam n8_s16.INIT=16'h77A0;
  LUT4 n9_s16 (
    .F(n9_21),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[1]),
    .I2(ff_palette_num[2]),
    .I3(ff_palette_num[3]) 
);
defparam n9_s16.INIT=16'h57D4;
  LUT4 n10_s16 (
    .F(n10_21),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[1]),
    .I2(ff_palette_num[2]),
    .I3(ff_palette_num[3]) 
);
defparam n10_s16.INIT=16'h69AE;
  LUT4 n11_s16 (
    .F(n11_21),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[1]),
    .I2(ff_palette_num[2]),
    .I3(ff_palette_num[3]) 
);
defparam n11_s16.INIT=16'h7058;
  LUT4 n12_s16 (
    .F(n12_21),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[1]),
    .I2(ff_palette_num[2]),
    .I3(ff_palette_num[3]) 
);
defparam n12_s16.INIT=16'h455C;
  LUT4 n13_s16 (
    .F(n13_21),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[1]),
    .I2(ff_palette_num[2]),
    .I3(ff_palette_num[3]) 
);
defparam n13_s16.INIT=16'h7FFE;
  LUT4 n14_s16 (
    .F(n14_21),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[1]),
    .I2(ff_palette_num[2]),
    .I3(ff_palette_num[3]) 
);
defparam n14_s16.INIT=16'h6E46;
  LUT4 n15_s16 (
    .F(n15_21),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[1]),
    .I2(ff_palette_num[2]),
    .I3(ff_palette_num[3]) 
);
defparam n15_s16.INIT=16'h5756;
  LUT4 n16_s16 (
    .F(n16_21),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[1]),
    .I2(ff_palette_num[2]),
    .I3(ff_palette_num[3]) 
);
defparam n16_s16.INIT=16'h61BC;
  LUT3 w_palette_num_7_s2 (
    .F(w_palette_num_0[7]),
    .I0(w_palette_num[7]),
    .I1(ff_palette_num[7]),
    .I2(ff_palette_num[8]) 
);
defparam w_palette_num_7_s2.INIT=8'hAC;
  LUT3 w_palette_num_6_s2 (
    .F(w_palette_num_0[6]),
    .I0(ff_palette_num[6]),
    .I1(w_palette_num[6]),
    .I2(ff_palette_num[8]) 
);
defparam w_palette_num_6_s2.INIT=8'hCA;
  LUT3 w_palette_num_5_s2 (
    .F(w_palette_num_0[5]),
    .I0(ff_palette_num[5]),
    .I1(w_palette_num[5]),
    .I2(ff_palette_num[8]) 
);
defparam w_palette_num_5_s2.INIT=8'hCA;
  LUT3 w_palette_num_4_s2 (
    .F(w_palette_num_0[4]),
    .I0(ff_palette_num[4]),
    .I1(w_palette_num[4]),
    .I2(ff_palette_num[8]) 
);
defparam w_palette_num_4_s2.INIT=8'hCA;
  LUT3 w_palette_num_3_s2 (
    .F(w_palette_num_0[3]),
    .I0(ff_palette_num[3]),
    .I1(w_palette_num[3]),
    .I2(ff_palette_num[8]) 
);
defparam w_palette_num_3_s2.INIT=8'hCA;
  LUT3 w_palette_num_2_s2 (
    .F(w_palette_num_0[2]),
    .I0(ff_palette_num[2]),
    .I1(w_palette_num[2]),
    .I2(ff_palette_num[8]) 
);
defparam w_palette_num_2_s2.INIT=8'hCA;
  LUT3 w_palette_num_1_s2 (
    .F(w_palette_num_0[1]),
    .I0(ff_palette_num[1]),
    .I1(w_palette_num[1]),
    .I2(ff_palette_num[8]) 
);
defparam w_palette_num_1_s2.INIT=8'hCA;
  LUT3 w_palette_num_0_s2 (
    .F(w_palette_num_0[0]),
    .I0(ff_palette_num[0]),
    .I1(w_palette_num[0]),
    .I2(ff_palette_num[8]) 
);
defparam w_palette_num_0_s2.INIT=8'hCA;
  LUT3 w_palette_r_4_s0 (
    .F(w_palette_r_0[4]),
    .I0(ff_palette_r[4]),
    .I1(w_palette_r[4]),
    .I2(ff_palette_num[8]) 
);
defparam w_palette_r_4_s0.INIT=8'hCA;
  LUT3 w_palette_r_3_s0 (
    .F(w_palette_r_0[3]),
    .I0(ff_palette_r[3]),
    .I1(w_palette_r[3]),
    .I2(ff_palette_num[8]) 
);
defparam w_palette_r_3_s0.INIT=8'hCA;
  LUT3 w_palette_r_2_s0 (
    .F(w_palette_r_0[2]),
    .I0(ff_palette_r[2]),
    .I1(w_palette_r[2]),
    .I2(ff_palette_num[8]) 
);
defparam w_palette_r_2_s0.INIT=8'hCA;
  LUT3 w_palette_g_4_s0 (
    .F(w_palette_g_0[4]),
    .I0(ff_palette_g[4]),
    .I1(w_palette_g[4]),
    .I2(ff_palette_num[8]) 
);
defparam w_palette_g_4_s0.INIT=8'hCA;
  LUT3 w_palette_g_3_s0 (
    .F(w_palette_g_0[3]),
    .I0(ff_palette_g[3]),
    .I1(w_palette_g[3]),
    .I2(ff_palette_num[8]) 
);
defparam w_palette_g_3_s0.INIT=8'hCA;
  LUT3 w_palette_g_2_s0 (
    .F(w_palette_g_0[2]),
    .I0(ff_palette_g[2]),
    .I1(w_palette_g[2]),
    .I2(ff_palette_num[8]) 
);
defparam w_palette_g_2_s0.INIT=8'hCA;
  LUT3 w_palette_b_4_s0 (
    .F(w_palette_b_0[4]),
    .I0(ff_palette_b[4]),
    .I1(w_palette_b[4]),
    .I2(ff_palette_num[8]) 
);
defparam w_palette_b_4_s0.INIT=8'hCA;
  LUT3 w_palette_b_3_s0 (
    .F(w_palette_b_0[3]),
    .I0(ff_palette_b[3]),
    .I1(w_palette_b[3]),
    .I2(ff_palette_num[8]) 
);
defparam w_palette_b_3_s0.INIT=8'hCA;
  LUT3 w_palette_b_2_s0 (
    .F(w_palette_b_0[2]),
    .I0(ff_palette_b[2]),
    .I1(w_palette_b[2]),
    .I2(ff_palette_num[8]) 
);
defparam w_palette_b_2_s0.INIT=8'hCA;
  LUT3 n100_s0 (
    .F(n100_3),
    .I0(w_screen_pos_x_Z[0]),
    .I1(w_screen_pos_x_Z[1]),
    .I2(w_screen_pos_x_Z[2]) 
);
defparam n100_s0.INIT=8'h01;
  LUT3 n102_s0 (
    .F(n102_3),
    .I0(n102_4),
    .I1(w_screen_mode_display_color[7]),
    .I2(w_screen_mode_display_color_en) 
);
defparam n102_s0.INIT=8'hCA;
  LUT3 n103_s0 (
    .F(n103_3),
    .I0(n103_4),
    .I1(w_screen_mode_display_color[6]),
    .I2(w_screen_mode_display_color_en) 
);
defparam n103_s0.INIT=8'hCA;
  LUT3 n104_s0 (
    .F(n104_3),
    .I0(n104_4),
    .I1(w_screen_mode_display_color[5]),
    .I2(w_screen_mode_display_color_en) 
);
defparam n104_s0.INIT=8'hCA;
  LUT3 n105_s0 (
    .F(n105_3),
    .I0(n105_4),
    .I1(w_screen_mode_display_color[4]),
    .I2(w_screen_mode_display_color_en) 
);
defparam n105_s0.INIT=8'hCA;
  LUT4 n106_s0 (
    .F(n106_3),
    .I0(reg_yjk_mode),
    .I1(reg_backdrop_color[3]),
    .I2(n106_4),
    .I3(w_screen_mode_display_color_en) 
);
defparam n106_s0.INIT=16'hF044;
  LUT4 n134_s0 (
    .F(n134_3),
    .I0(reg_backdrop_color[2]),
    .I1(w_screen_mode_display_color[2]),
    .I2(w_screen_mode_display_color_en),
    .I3(reg_yjk_mode) 
);
defparam n134_s0.INIT=16'hCCCA;
  LUT4 n135_s0 (
    .F(n135_3),
    .I0(reg_backdrop_color[1]),
    .I1(w_screen_mode_display_color[1]),
    .I2(w_screen_mode_display_color_en),
    .I3(reg_yjk_mode) 
);
defparam n135_s0.INIT=16'hCCCA;
  LUT4 n136_s0 (
    .F(n136_3),
    .I0(reg_backdrop_color[0]),
    .I1(w_screen_mode_display_color[0]),
    .I2(w_screen_mode_display_color_en),
    .I3(reg_yjk_mode) 
);
defparam n136_s0.INIT=16'hCCCA;
  LUT3 n122_s1 (
    .F(n122_4),
    .I0(w_screen_mode_display_color[3]),
    .I1(reg_yae_mode),
    .I2(w_screen_mode_display_color_en) 
);
defparam n122_s1.INIT=8'h8F;
  LUT3 n234_s0 (
    .F(n234_3),
    .I0(w_pixel_phase_x[0]),
    .I1(w_pixel_phase_x[1]),
    .I2(n156_2) 
);
defparam n234_s0.INIT=8'h80;
  LUT4 n548_s0 (
    .F(n548_3),
    .I0(n548_4),
    .I1(n548_5),
    .I2(n548_6),
    .I3(n548_7) 
);
defparam n548_s0.INIT=16'h001F;
  LUT3 n549_s0 (
    .F(n549_3),
    .I0(n549_4),
    .I1(n549_5),
    .I2(n549_6) 
);
defparam n549_s0.INIT=8'h4F;
  LUT4 n550_s0 (
    .F(n550_3),
    .I0(n550_4),
    .I1(n548_6),
    .I2(n550_5),
    .I3(n549_4) 
);
defparam n550_s0.INIT=16'h44F4;
  LUT4 n568_s0 (
    .F(n568_3),
    .I0(ff_display_color_delay3[8]),
    .I1(reg_yjk_mode),
    .I2(n568_6),
    .I3(ff_display_color_3_9) 
);
defparam n568_s0.INIT=16'h4F00;
  LUT3 n602_s1 (
    .F(n602_4),
    .I0(reg_yjk_mode),
    .I1(n373_6),
    .I2(n568_6) 
);
defparam n602_s1.INIT=8'h40;
  LUT3 n611_s0 (
    .F(n611_3),
    .I0(ff_display_color[7]),
    .I1(n611_4),
    .I2(w_sprite_display_color_en) 
);
defparam n611_s0.INIT=8'hCA;
  LUT3 n612_s0 (
    .F(n612_3),
    .I0(ff_display_color[6]),
    .I1(ff_display_color[2]),
    .I2(w_sprite_display_color_en) 
);
defparam n612_s0.INIT=8'hCA;
  LUT3 n613_s0 (
    .F(n613_3),
    .I0(ff_display_color[5]),
    .I1(ff_display_color[2]),
    .I2(w_sprite_display_color_en) 
);
defparam n613_s0.INIT=8'hCA;
  LUT4 n614_s0 (
    .F(n614_3),
    .I0(n614_4),
    .I1(ff_display_color[3]),
    .I2(ff_display_color[4]),
    .I3(w_sprite_display_color_en) 
);
defparam n614_s0.INIT=16'h44F0;
  LUT3 n615_s0 (
    .F(n615_3),
    .I0(ff_display_color[3]),
    .I1(n614_4),
    .I2(w_sprite_display_color_en) 
);
defparam n615_s0.INIT=8'h3A;
  LUT3 n616_s0 (
    .F(n616_3),
    .I0(ff_display_color[2]),
    .I1(n614_4),
    .I2(w_sprite_display_color_en) 
);
defparam n616_s0.INIT=8'h3A;
  LUT4 n617_s0 (
    .F(n617_3),
    .I0(ff_display_color[3]),
    .I1(ff_display_color[0]),
    .I2(ff_display_color[1]),
    .I3(w_sprite_display_color_en) 
);
defparam n617_s0.INIT=16'h88F0;
  LUT2 n618_s1 (
    .F(n618_4),
    .I0(ff_display_color[0]),
    .I1(n618_5) 
);
defparam n618_s1.INIT=4'hE;
  LUT4 n658_s0 (
    .F(n658_3),
    .I0(n2043_9),
    .I1(w_screen_pos_x_Z[3]),
    .I2(w_screen_pos_x_Z[2]),
    .I3(n2043_5) 
);
defparam n658_s0.INIT=16'h0700;
  LUT4 n699_s0 (
    .F(n699_3),
    .I0(n699_4),
    .I1(n699_7),
    .I2(w_display_r16[4]),
    .I3(reg_ext_palette_mode) 
);
defparam n699_s0.INIT=16'hF011;
  LUT4 n700_s0 (
    .F(n700_3),
    .I0(n700_4),
    .I1(n700_5),
    .I2(n700_6),
    .I3(n700_7) 
);
defparam n700_s0.INIT=16'hFFE0;
  LUT4 n701_s0 (
    .F(n701_3),
    .I0(ff_yjk_r[2]),
    .I1(n701_4),
    .I2(reg_ext_palette_mode),
    .I3(n700_4) 
);
defparam n701_s0.INIT=16'hCACC;
  LUT4 n702_s0 (
    .F(n702_3),
    .I0(n699_4),
    .I1(n702_6),
    .I2(w_display_r16[1]),
    .I3(reg_ext_palette_mode) 
);
defparam n702_s0.INIT=16'hF011;
  LUT3 n703_s0 (
    .F(n703_3),
    .I0(n703_4),
    .I1(w_display_r16[0]),
    .I2(reg_ext_palette_mode) 
);
defparam n703_s0.INIT=8'hC5;
  LUT4 n704_s0 (
    .F(n704_3),
    .I0(n699_7),
    .I1(n704_6),
    .I2(w_display_r16[4]),
    .I3(reg_ext_palette_mode) 
);
defparam n704_s0.INIT=16'hF011;
  LUT4 n706_s0 (
    .F(n706_3),
    .I0(n700_5),
    .I1(n791_9),
    .I2(n701_3),
    .I3(n699_4) 
);
defparam n706_s0.INIT=16'h78F8;
  LUT4 n707_s0 (
    .F(n707_3),
    .I0(n707_4),
    .I1(n707_7),
    .I2(w_display_g16[4]),
    .I3(reg_ext_palette_mode) 
);
defparam n707_s0.INIT=16'hF011;
  LUT4 n708_s0 (
    .F(n708_3),
    .I0(n700_4),
    .I1(n708_4),
    .I2(n708_5),
    .I3(n708_6) 
);
defparam n708_s0.INIT=16'hFFE0;
  LUT4 n709_s0 (
    .F(n709_3),
    .I0(ff_yjk_g[2]),
    .I1(n709_4),
    .I2(reg_ext_palette_mode),
    .I3(n700_4) 
);
defparam n709_s0.INIT=16'hCACC;
  LUT4 n710_s0 (
    .F(n710_3),
    .I0(n707_4),
    .I1(n710_6),
    .I2(w_display_g16[1]),
    .I3(reg_ext_palette_mode) 
);
defparam n710_s0.INIT=16'hF011;
  LUT3 n711_s0 (
    .F(n711_3),
    .I0(n711_4),
    .I1(w_display_g16[0]),
    .I2(reg_ext_palette_mode) 
);
defparam n711_s0.INIT=8'hC5;
  LUT4 n712_s0 (
    .F(n712_3),
    .I0(n707_7),
    .I1(n712_6),
    .I2(w_display_g16[4]),
    .I3(reg_ext_palette_mode) 
);
defparam n712_s0.INIT=16'hF011;
  LUT4 n714_s0 (
    .F(n714_3),
    .I0(n708_4),
    .I1(n791_9),
    .I2(n709_3),
    .I3(n707_4) 
);
defparam n714_s0.INIT=16'h78F8;
  LUT3 n770_s1 (
    .F(n770_4),
    .I0(ff_display_color256[1]),
    .I1(w_display_b16[4]),
    .I2(w_next_0_9) 
);
defparam n770_s1.INIT=8'hAC;
  LUT3 n771_s1 (
    .F(n771_4),
    .I0(ff_display_color256[0]),
    .I1(w_display_b16[3]),
    .I2(w_next_0_9) 
);
defparam n771_s1.INIT=8'hAC;
  LUT3 n772_s1 (
    .F(n772_4),
    .I0(w_display_b16[2]),
    .I1(ff_display_color256[1]),
    .I2(w_next_0_9) 
);
defparam n772_s1.INIT=8'hCA;
  LUT3 n789_s6 (
    .F(n773_4),
    .I0(ff_display_color256[0]),
    .I1(w_display_b16[4]),
    .I2(w_next_0_9) 
);
defparam n789_s6.INIT=8'hAC;
  LUT3 n790_s6 (
    .F(n774_4),
    .I0(w_display_b16[3]),
    .I1(ff_display_color256[1]),
    .I2(w_next_0_9) 
);
defparam n790_s6.INIT=8'hCA;
  LUT3 n775_s1 (
    .F(n775_4),
    .I0(w_display_b16[2]),
    .I1(ff_display_color256[0]),
    .I2(w_next_0_9) 
);
defparam n775_s1.INIT=8'hCA;
  LUT3 n792_s0 (
    .F(n792_3),
    .I0(n787_7),
    .I1(n792_4),
    .I2(n791_9) 
);
defparam n792_s0.INIT=8'h3A;
  LUT3 n793_s0 (
    .F(n793_3),
    .I0(n788_7),
    .I1(n793_4),
    .I2(n791_9) 
);
defparam n793_s0.INIT=8'hCA;
  LUT4 w_b_4_s1 (
    .F(w_b_4_4),
    .I0(n361_8),
    .I1(w_b_4_5),
    .I2(n316_2),
    .I3(n373_6) 
);
defparam w_b_4_s1.INIT=16'hB400;
  LUT3 ff_display_color_7_s5 (
    .F(ff_display_color_3_9),
    .I0(n2043_9),
    .I1(w_screen_pos_x_Z[3]),
    .I2(n100_3) 
);
defparam ff_display_color_7_s5.INIT=8'h70;
  LUT2 n563_s1 (
    .F(n563_6),
    .I0(n563_12),
    .I1(n563_8) 
);
defparam n563_s1.INIT=4'h4;
  LUT2 n562_s1 (
    .F(n562_6),
    .I0(n563_12),
    .I1(n562_7) 
);
defparam n562_s1.INIT=4'h4;
  LUT2 n561_s1 (
    .F(n561_6),
    .I0(n563_12),
    .I1(n561_7) 
);
defparam n561_s1.INIT=4'h4;
  LUT2 n560_s1 (
    .F(n560_6),
    .I0(n563_12),
    .I1(n560_7) 
);
defparam n560_s1.INIT=4'h4;
  LUT2 w_palette_r_1_s1 (
    .F(w_palette_r_0[1]),
    .I0(ff_palette_num[8]),
    .I1(w_palette_r[1]) 
);
defparam w_palette_r_1_s1.INIT=4'h8;
  LUT2 w_palette_r_0_s1 (
    .F(w_palette_r_0[0]),
    .I0(ff_palette_num[8]),
    .I1(w_palette_r[0]) 
);
defparam w_palette_r_0_s1.INIT=4'h8;
  LUT2 w_palette_g_1_s1 (
    .F(w_palette_g_0[1]),
    .I0(ff_palette_num[8]),
    .I1(w_palette_g[1]) 
);
defparam w_palette_g_1_s1.INIT=4'h8;
  LUT2 w_palette_g_0_s1 (
    .F(w_palette_g_0[0]),
    .I0(ff_palette_num[8]),
    .I1(w_palette_g[0]) 
);
defparam w_palette_g_0_s1.INIT=4'h8;
  LUT2 w_palette_b_1_s1 (
    .F(w_palette_b_0[1]),
    .I0(ff_palette_num[8]),
    .I1(w_palette_b[1]) 
);
defparam w_palette_b_1_s1.INIT=4'h8;
  LUT2 w_palette_b_0_s1 (
    .F(w_palette_b_0[0]),
    .I0(ff_palette_num[8]),
    .I1(w_palette_b[0]) 
);
defparam w_palette_b_0_s1.INIT=4'h8;
  LUT3 n365_s1 (
    .F(n365_6),
    .I0(n322_2),
    .I1(n323_2),
    .I2(n365_9) 
);
defparam n365_s1.INIT=8'hF6;
  LUT4 n363_s1 (
    .F(n363_6),
    .I0(n321_2),
    .I1(n364_7),
    .I2(n320_2),
    .I3(n365_9) 
);
defparam n363_s1.INIT=16'hFF78;
  LUT3 n362_s1 (
    .F(n362_6),
    .I0(n319_2),
    .I1(n362_9),
    .I2(n365_9) 
);
defparam n362_s1.INIT=8'hF6;
  LUT2 n355_s1 (
    .F(n355_6),
    .I0(w_g_yjk[5]),
    .I1(w_g_yjk[0]) 
);
defparam n355_s1.INIT=4'hE;
  LUT2 n354_s1 (
    .F(n354_6),
    .I0(w_g_yjk[5]),
    .I1(w_g_yjk[1]) 
);
defparam n354_s1.INIT=4'hE;
  LUT2 n353_s1 (
    .F(n353_6),
    .I0(w_g_yjk[5]),
    .I1(w_g_yjk[2]) 
);
defparam n353_s1.INIT=4'hE;
  LUT2 n352_s1 (
    .F(n352_6),
    .I0(w_g_yjk[5]),
    .I1(w_g_yjk[3]) 
);
defparam n352_s1.INIT=4'hE;
  LUT2 n351_s1 (
    .F(n351_6),
    .I0(w_g_yjk[5]),
    .I1(w_g_yjk[4]) 
);
defparam n351_s1.INIT=4'hE;
  LUT2 n345_s1 (
    .F(n345_6),
    .I0(w_r_yjk[5]),
    .I1(w_r_yjk[0]) 
);
defparam n345_s1.INIT=4'hE;
  LUT2 n344_s1 (
    .F(n344_6),
    .I0(w_r_yjk[5]),
    .I1(w_r_yjk[1]) 
);
defparam n344_s1.INIT=4'hE;
  LUT2 n343_s1 (
    .F(n343_6),
    .I0(w_r_yjk[5]),
    .I1(w_r_yjk[2]) 
);
defparam n343_s1.INIT=4'hE;
  LUT2 n342_s1 (
    .F(n342_6),
    .I0(w_r_yjk[5]),
    .I1(w_r_yjk[3]) 
);
defparam n342_s1.INIT=4'hE;
  LUT2 n341_s1 (
    .F(n341_6),
    .I0(w_r_yjk[5]),
    .I1(w_r_yjk[4]) 
);
defparam n341_s1.INIT=4'hE;
  LUT2 w_palette_valid_s1 (
    .F(w_palette_valid_38),
    .I0(w_palette_valid),
    .I1(ff_palette_num[8]) 
);
defparam w_palette_valid_s1.INIT=4'hB;
  LUT3 n786_s4 (
    .F(n791_6),
    .I0(ff_yjk_b[4]),
    .I1(w_display_b16[4]),
    .I2(reg_ext_palette_mode) 
);
defparam n786_s4.INIT=8'hCA;
  LUT3 n787_s4 (
    .F(n787_7),
    .I0(ff_yjk_b[3]),
    .I1(w_display_b16[3]),
    .I2(reg_ext_palette_mode) 
);
defparam n787_s4.INIT=8'hCA;
  LUT3 n788_s4 (
    .F(n788_7),
    .I0(ff_yjk_b[2]),
    .I1(w_display_b16[2]),
    .I2(reg_ext_palette_mode) 
);
defparam n788_s4.INIT=8'hCA;
  LUT3 n789_s5 (
    .F(n789_7),
    .I0(ff_yjk_b[1]),
    .I1(w_display_b16[1]),
    .I2(reg_ext_palette_mode) 
);
defparam n789_s5.INIT=8'hCA;
  LUT3 n790_s5 (
    .F(n790_7),
    .I0(ff_yjk_b[0]),
    .I1(w_display_b16[0]),
    .I2(reg_ext_palette_mode) 
);
defparam n790_s5.INIT=8'hCA;
  LUT3 n102_s1 (
    .F(n102_4),
    .I0(reg_backdrop_color[3]),
    .I1(reg_backdrop_color[7]),
    .I2(reg_yjk_mode) 
);
defparam n102_s1.INIT=8'hAC;
  LUT3 n103_s1 (
    .F(n103_4),
    .I0(reg_backdrop_color[2]),
    .I1(reg_backdrop_color[6]),
    .I2(reg_yjk_mode) 
);
defparam n103_s1.INIT=8'hAC;
  LUT3 n104_s1 (
    .F(n104_4),
    .I0(reg_backdrop_color[1]),
    .I1(reg_backdrop_color[5]),
    .I2(reg_yjk_mode) 
);
defparam n104_s1.INIT=8'hAC;
  LUT3 n105_s1 (
    .F(n105_4),
    .I0(reg_backdrop_color[0]),
    .I1(reg_backdrop_color[4]),
    .I2(reg_yjk_mode) 
);
defparam n105_s1.INIT=8'hAC;
  LUT3 n106_s1 (
    .F(n106_4),
    .I0(reg_yjk_mode),
    .I1(reg_yae_mode),
    .I2(w_screen_mode_display_color[3]) 
);
defparam n106_s1.INIT=8'h70;
  LUT2 n547_s1 (
    .F(n547_4),
    .I0(reg_screen_mode[2]),
    .I1(n2043_7) 
);
defparam n547_s1.INIT=4'h4;
  LUT4 n547_s2 (
    .F(n547_5),
    .I0(n547_6),
    .I1(n547_12),
    .I2(n547_8),
    .I3(n549_4) 
);
defparam n547_s2.INIT=16'hBB0B;
  LUT4 n548_s1 (
    .F(n548_4),
    .I0(n548_8),
    .I1(n548_9),
    .I2(n548_18),
    .I3(reg_backdrop_color[2]) 
);
defparam n548_s1.INIT=16'h00F1;
  LUT4 n548_s2 (
    .F(n548_5),
    .I0(n548_11),
    .I1(n548_9),
    .I2(n156_2),
    .I3(n547_4) 
);
defparam n548_s2.INIT=16'hBF00;
  LUT3 n548_s3 (
    .F(n548_6),
    .I0(n548_12),
    .I1(n548_18),
    .I2(ff_next_vram6_7_8) 
);
defparam n548_s3.INIT=8'h70;
  LUT4 n548_s4 (
    .F(n548_7),
    .I0(n548_11),
    .I1(n548_9),
    .I2(n548_6),
    .I3(n548_16) 
);
defparam n548_s4.INIT=16'hB303;
  LUT3 n549_s1 (
    .F(n549_4),
    .I0(n548_18),
    .I1(n548_11),
    .I2(n548_6) 
);
defparam n549_s1.INIT=8'hE0;
  LUT3 n549_s2 (
    .F(n549_5),
    .I0(ff_display_color_delay0[1]),
    .I1(ff_display_color_delay3[1]),
    .I2(reg_yjk_mode) 
);
defparam n549_s2.INIT=8'hCA;
  LUT4 n549_s3 (
    .F(n549_6),
    .I0(n549_7),
    .I1(n549_13),
    .I2(n549_9),
    .I3(n548_6) 
);
defparam n549_s3.INIT=16'hB0BB;
  LUT4 n550_s1 (
    .F(n550_4),
    .I0(n550_6),
    .I1(n550_7),
    .I2(n550_8),
    .I3(n550_16) 
);
defparam n550_s1.INIT=16'h0C05;
  LUT3 n550_s2 (
    .F(n550_5),
    .I0(ff_display_color_delay0[0]),
    .I1(ff_display_color_delay3[0]),
    .I2(reg_yjk_mode) 
);
defparam n550_s2.INIT=8'hCA;
  LUT4 n611_s1 (
    .F(n611_4),
    .I0(ff_display_color[1]),
    .I1(ff_display_color[0]),
    .I2(ff_display_color[2]),
    .I3(ff_display_color[3]) 
);
defparam n611_s1.INIT=16'hF100;
  LUT4 n614_s1 (
    .F(n614_4),
    .I0(ff_display_color[2]),
    .I1(ff_display_color[0]),
    .I2(ff_display_color[3]),
    .I3(ff_display_color[1]) 
);
defparam n614_s1.INIT=16'h00EF;
  LUT4 n618_s2 (
    .F(n618_5),
    .I0(ff_display_color[2]),
    .I1(ff_display_color[1]),
    .I2(ff_display_color[3]),
    .I3(w_sprite_display_color_en) 
);
defparam n618_s2.INIT=16'h1000;
  LUT4 n699_s1 (
    .F(n699_4),
    .I0(ff_display_color256[4]),
    .I1(w_display_r16[4]),
    .I2(n700_4),
    .I3(n568_6) 
);
defparam n699_s1.INIT=16'h0503;
  LUT3 n700_s1 (
    .F(n700_4),
    .I0(ff_yjk_rgb_en),
    .I1(reg_yae_mode),
    .I2(reg_yjk_mode) 
);
defparam n700_s1.INIT=8'h70;
  LUT3 n700_s2 (
    .F(n700_5),
    .I0(ff_display_color256[3]),
    .I1(w_display_r16[3]),
    .I2(n568_6) 
);
defparam n700_s2.INIT=8'hAC;
  LUT3 n700_s3 (
    .F(n700_6),
    .I0(n700_4),
    .I1(ff_yjk_r[3]),
    .I2(reg_ext_palette_mode) 
);
defparam n700_s3.INIT=8'h0D;
  LUT2 n700_s4 (
    .F(n700_7),
    .I0(reg_ext_palette_mode),
    .I1(w_display_r16[3]) 
);
defparam n700_s4.INIT=4'h8;
  LUT3 n701_s1 (
    .F(n701_4),
    .I0(ff_display_color256[2]),
    .I1(w_display_r16[2]),
    .I2(n568_6) 
);
defparam n701_s1.INIT=8'hAC;
  LUT3 n703_s1 (
    .F(n703_4),
    .I0(n700_5),
    .I1(ff_yjk_r[0]),
    .I2(n700_4) 
);
defparam n703_s1.INIT=8'h35;
  LUT4 n705_s1 (
    .F(n705_4),
    .I0(n700_5),
    .I1(n701_4),
    .I2(n699_4),
    .I3(n700_6) 
);
defparam n705_s1.INIT=16'h8F00;
  LUT4 n707_s1 (
    .F(n707_4),
    .I0(ff_display_color256[7]),
    .I1(w_display_g16[4]),
    .I2(n700_4),
    .I3(n568_6) 
);
defparam n707_s1.INIT=16'h0503;
  LUT3 n708_s1 (
    .F(n708_4),
    .I0(ff_display_color256[6]),
    .I1(w_display_g16[3]),
    .I2(n568_6) 
);
defparam n708_s1.INIT=8'hAC;
  LUT3 n708_s2 (
    .F(n708_5),
    .I0(n700_4),
    .I1(ff_yjk_g[3]),
    .I2(reg_ext_palette_mode) 
);
defparam n708_s2.INIT=8'h0D;
  LUT2 n708_s3 (
    .F(n708_6),
    .I0(reg_ext_palette_mode),
    .I1(w_display_g16[3]) 
);
defparam n708_s3.INIT=4'h8;
  LUT3 n709_s1 (
    .F(n709_4),
    .I0(ff_display_color256[5]),
    .I1(w_display_g16[2]),
    .I2(n568_6) 
);
defparam n709_s1.INIT=8'hAC;
  LUT3 n711_s1 (
    .F(n711_4),
    .I0(n708_4),
    .I1(ff_yjk_g[0]),
    .I2(n700_4) 
);
defparam n711_s1.INIT=8'h35;
  LUT4 n713_s1 (
    .F(n713_4),
    .I0(n708_4),
    .I1(n709_4),
    .I2(n707_4),
    .I3(n708_5) 
);
defparam n713_s1.INIT=16'h8F00;
  LUT4 n792_s1 (
    .F(n792_4),
    .I0(w_next_0_9),
    .I1(w_display_b16[2]),
    .I2(w_display_b16[3]),
    .I3(n770_4) 
);
defparam n792_s1.INIT=16'h00BF;
  LUT3 n793_s1 (
    .F(n793_4),
    .I0(n793_5),
    .I1(ff_display_color256[0]),
    .I2(w_next_0_9) 
);
defparam n793_s1.INIT=8'hCA;
  LUT2 w_b_4_s2 (
    .F(w_b_4_5),
    .I0(n319_2),
    .I1(n362_9) 
);
defparam w_b_4_s2.INIT=4'h8;
  LUT4 n563_s3 (
    .F(n563_8),
    .I0(reg_ext_palette_mode),
    .I1(reg_backdrop_color[4]),
    .I2(n563_9),
    .I3(n548_12) 
);
defparam n563_s3.INIT=16'h0FC8;
  LUT4 n562_s2 (
    .F(n562_7),
    .I0(reg_ext_palette_mode),
    .I1(reg_backdrop_color[5]),
    .I2(n562_8),
    .I3(n548_12) 
);
defparam n562_s2.INIT=16'h0FC8;
  LUT4 n561_s2 (
    .F(n561_7),
    .I0(reg_ext_palette_mode),
    .I1(reg_backdrop_color[6]),
    .I2(n561_8),
    .I3(n548_12) 
);
defparam n561_s2.INIT=16'h0FC8;
  LUT4 n560_s2 (
    .F(n560_7),
    .I0(reg_ext_palette_mode),
    .I1(reg_backdrop_color[7]),
    .I2(n560_8),
    .I3(n548_12) 
);
defparam n560_s2.INIT=16'h0FC8;
  LUT2 n364_s2 (
    .F(n364_7),
    .I0(n322_2),
    .I1(n323_2) 
);
defparam n364_s2.INIT=4'h8;
  LUT3 n547_s3 (
    .F(n547_6),
    .I0(n547_9),
    .I1(reg_backdrop_color[3]),
    .I2(n547_10) 
);
defparam n547_s3.INIT=8'h0B;
  LUT3 n547_s5 (
    .F(n547_8),
    .I0(ff_display_color_delay0[3]),
    .I1(ff_display_color_delay3[3]),
    .I2(reg_yjk_mode) 
);
defparam n547_s5.INIT=8'hCA;
  LUT2 n548_s5 (
    .F(n548_8),
    .I0(w_sprite_display_color[2]),
    .I1(w_sprite_display_color_en) 
);
defparam n548_s5.INIT=4'h8;
  LUT3 n548_s6 (
    .F(n548_9),
    .I0(ff_display_color_delay0[2]),
    .I1(ff_display_color_delay3[2]),
    .I2(reg_yjk_mode) 
);
defparam n548_s6.INIT=8'hCA;
  LUT3 n548_s8 (
    .F(n548_11),
    .I0(n548_14),
    .I1(reg_color0_opaque),
    .I2(w_sprite_display_color_en) 
);
defparam n548_s8.INIT=8'hD0;
  LUT3 n548_s9 (
    .F(n548_12),
    .I0(ff_display_color_delay0[8]),
    .I1(ff_display_color_delay3[8]),
    .I2(reg_yjk_mode) 
);
defparam n548_s9.INIT=8'hCA;
  LUT4 n549_s4 (
    .F(n549_7),
    .I0(reg_backdrop_color[3]),
    .I1(n549_10),
    .I2(w_sprite_display_color[3]),
    .I3(n548_11) 
);
defparam n549_s4.INIT=16'h0F77;
  LUT4 n549_s6 (
    .F(n549_9),
    .I0(n549_13),
    .I1(n549_11),
    .I2(reg_backdrop_color[1]),
    .I3(n548_18) 
);
defparam n549_s6.INIT=16'h0FEE;
  LUT2 n550_s3 (
    .F(n550_6),
    .I0(n547_9),
    .I1(reg_backdrop_color[0]) 
);
defparam n550_s3.INIT=4'h4;
  LUT3 n550_s4 (
    .F(n550_7),
    .I0(n550_14),
    .I1(n550_11),
    .I2(n550_12) 
);
defparam n550_s4.INIT=8'h07;
  LUT3 n550_s5 (
    .F(n550_8),
    .I0(n156_2),
    .I1(w_sprite_display_color_en),
    .I2(w_sprite_display_color[0]) 
);
defparam n550_s5.INIT=8'h40;
  LUT3 n793_s2 (
    .F(n793_5),
    .I0(w_display_b16[4]),
    .I1(w_display_b16[3]),
    .I2(w_display_b16[2]) 
);
defparam n793_s2.INIT=8'hBC;
  LUT4 n563_s4 (
    .F(n563_9),
    .I0(ff_display_color_delay0[8]),
    .I1(ff_display_color_delay0[4]),
    .I2(n563_10),
    .I3(reg_yjk_mode) 
);
defparam n563_s4.INIT=16'hF077;
  LUT4 n562_s3 (
    .F(n562_8),
    .I0(ff_display_color_delay0[8]),
    .I1(ff_display_color_delay0[5]),
    .I2(n562_9),
    .I3(reg_yjk_mode) 
);
defparam n562_s3.INIT=16'hF077;
  LUT4 n561_s3 (
    .F(n561_8),
    .I0(ff_display_color_delay0[8]),
    .I1(ff_display_color_delay0[6]),
    .I2(n561_9),
    .I3(reg_yjk_mode) 
);
defparam n561_s3.INIT=16'hF077;
  LUT4 n560_s3 (
    .F(n560_8),
    .I0(ff_display_color_delay0[8]),
    .I1(ff_display_color_delay0[7]),
    .I2(n560_9),
    .I3(reg_yjk_mode) 
);
defparam n560_s3.INIT=16'hF077;
  LUT4 n547_s6 (
    .F(n547_9),
    .I0(n548_11),
    .I1(n549_5),
    .I2(n549_10),
    .I3(n548_18) 
);
defparam n547_s6.INIT=16'h00EF;
  LUT3 n547_s7 (
    .F(n547_10),
    .I0(n548_18),
    .I1(w_sprite_display_color_en),
    .I2(w_sprite_display_color[3]) 
);
defparam n547_s7.INIT=8'h40;
  LUT4 n548_s11 (
    .F(n548_14),
    .I0(w_sprite_display_color[0]),
    .I1(w_sprite_display_color[1]),
    .I2(w_sprite_display_color[2]),
    .I3(w_sprite_display_color[3]) 
);
defparam n548_s11.INIT=16'h0001;
  LUT4 n549_s7 (
    .F(n549_10),
    .I0(reg_color0_opaque),
    .I1(n547_8),
    .I2(n550_5),
    .I3(n548_9) 
);
defparam n549_s7.INIT=16'h0001;
  LUT4 n549_s8 (
    .F(n549_11),
    .I0(reg_backdrop_color[1]),
    .I1(n549_10),
    .I2(w_sprite_display_color[1]),
    .I3(n548_11) 
);
defparam n549_s8.INIT=16'h0F77;
  LUT3 n550_s8 (
    .F(n550_11),
    .I0(n548_11),
    .I1(n549_10),
    .I2(n549_5) 
);
defparam n550_s8.INIT=8'h04;
  LUT4 n550_s9 (
    .F(n550_12),
    .I0(w_sprite_display_color[2]),
    .I1(w_sprite_display_color[0]),
    .I2(n547_4),
    .I3(w_sprite_display_color_en) 
);
defparam n550_s9.INIT=16'hAC00;
  LUT2 n563_s5 (
    .F(n563_10),
    .I0(ff_display_color_delay3[4]),
    .I1(ff_display_color_delay3[8]) 
);
defparam n563_s5.INIT=4'h4;
  LUT2 n562_s4 (
    .F(n562_9),
    .I0(ff_display_color_delay3[5]),
    .I1(ff_display_color_delay3[8]) 
);
defparam n562_s4.INIT=4'h4;
  LUT2 n561_s4 (
    .F(n561_9),
    .I0(ff_display_color_delay3[6]),
    .I1(ff_display_color_delay3[8]) 
);
defparam n561_s4.INIT=4'h4;
  LUT2 n560_s4 (
    .F(n560_9),
    .I0(ff_display_color_delay3[7]),
    .I1(ff_display_color_delay3[8]) 
);
defparam n560_s4.INIT=4'h4;
  LUT3 n548_s12 (
    .F(n548_16),
    .I0(w_sprite_display_color[2]),
    .I1(w_sprite_display_color_en),
    .I2(n547_9) 
);
defparam n548_s12.INIT=8'h70;
  LUT3 n705_s2 (
    .F(n705_6),
    .I0(reg_ext_palette_mode),
    .I1(w_display_r16[3]),
    .I2(n705_4) 
);
defparam n705_s2.INIT=8'hF8;
  LUT3 n713_s2 (
    .F(n713_6),
    .I0(reg_ext_palette_mode),
    .I1(w_display_g16[3]),
    .I2(n713_4) 
);
defparam n713_s2.INIT=8'hF8;
  LUT4 n362_s3 (
    .F(n362_9),
    .I0(n321_2),
    .I1(n320_2),
    .I2(n322_2),
    .I3(n323_2) 
);
defparam n362_s3.INIT=16'h8000;
  LUT4 n364_s3 (
    .F(n364_9),
    .I0(n321_2),
    .I1(n322_2),
    .I2(n323_2),
    .I3(n365_9) 
);
defparam n364_s3.INIT=16'hFF6A;
  LUT4 n365_s3 (
    .F(n365_9),
    .I0(n318_2),
    .I1(n319_2),
    .I2(n362_9),
    .I3(n317_2) 
);
defparam n365_s3.INIT=16'h7F80;
  LUT4 n361_s2 (
    .F(n361_8),
    .I0(n318_2),
    .I1(n317_2),
    .I2(n319_2),
    .I3(n362_9) 
);
defparam n361_s2.INIT=16'h7EEE;
  LUT4 n548_s13 (
    .F(n548_18),
    .I0(n156_2),
    .I1(w_next_0_6),
    .I2(reg_screen_mode[3]),
    .I3(reg_screen_mode[4]) 
);
defparam n548_s13.INIT=16'h8000;
  LUT4 n547_s8 (
    .F(n547_12),
    .I0(n547_4),
    .I1(n548_12),
    .I2(n548_18),
    .I3(ff_next_vram6_7_8) 
);
defparam n547_s8.INIT=16'h1500;
  LUT4 n373_s2 (
    .F(n373_6),
    .I0(w_screen_pos_x_Z[3]),
    .I1(w_screen_pos_x_Z[1]),
    .I2(w_screen_pos_x_Z[2]),
    .I3(w_screen_pos_x_Z[0]) 
);
defparam n373_s2.INIT=16'h0100;
  LUT4 n128_s3 (
    .F(n128_7),
    .I0(reg_yjk_mode),
    .I1(w_screen_pos_x_Z[0]),
    .I2(w_screen_pos_x_Z[1]),
    .I3(w_screen_pos_x_Z[2]) 
);
defparam n128_s3.INIT=16'h0001;
  LUT4 n550_s10 (
    .F(n550_14),
    .I0(reg_backdrop_color[0]),
    .I1(reg_backdrop_color[2]),
    .I2(reg_screen_mode[2]),
    .I3(n2043_7) 
);
defparam n550_s10.INIT=16'hACAA;
  LUT3 n549_s9 (
    .F(n549_13),
    .I0(n156_2),
    .I1(reg_screen_mode[2]),
    .I2(n2043_7) 
);
defparam n549_s9.INIT=8'h20;
  LUT4 n547_s9 (
    .F(n547_14),
    .I0(reg_screen_mode[2]),
    .I1(n2043_7),
    .I2(n156_2),
    .I3(n547_5) 
);
defparam n547_s9.INIT=16'h00FB;
  LUT4 n712_s2 (
    .F(n712_6),
    .I0(ff_yjk_rgb_en),
    .I1(reg_yae_mode),
    .I2(reg_yjk_mode),
    .I3(n709_4) 
);
defparam n712_s2.INIT=16'h008F;
  LUT4 n710_s2 (
    .F(n710_6),
    .I0(ff_yjk_g[1]),
    .I1(ff_yjk_rgb_en),
    .I2(reg_yae_mode),
    .I3(reg_yjk_mode) 
);
defparam n710_s2.INIT=16'h1500;
  LUT4 n707_s3 (
    .F(n707_7),
    .I0(ff_yjk_g[4]),
    .I1(ff_yjk_rgb_en),
    .I2(reg_yae_mode),
    .I3(reg_yjk_mode) 
);
defparam n707_s3.INIT=16'h1500;
  LUT4 n704_s2 (
    .F(n704_6),
    .I0(ff_yjk_rgb_en),
    .I1(reg_yae_mode),
    .I2(reg_yjk_mode),
    .I3(n701_4) 
);
defparam n704_s2.INIT=16'h008F;
  LUT4 n702_s2 (
    .F(n702_6),
    .I0(ff_yjk_r[1]),
    .I1(ff_yjk_rgb_en),
    .I2(reg_yae_mode),
    .I3(reg_yjk_mode) 
);
defparam n702_s2.INIT=16'h1500;
  LUT4 n699_s3 (
    .F(n699_7),
    .I0(ff_yjk_r[4]),
    .I1(ff_yjk_rgb_en),
    .I2(reg_yae_mode),
    .I3(reg_yjk_mode) 
);
defparam n699_s3.INIT=16'h1500;
  LUT4 n791_s4 (
    .F(n791_9),
    .I0(reg_ext_palette_mode),
    .I1(ff_yjk_rgb_en),
    .I2(reg_yae_mode),
    .I3(reg_yjk_mode) 
);
defparam n791_s4.INIT=16'h4055;
  LUT2 n26_s3 (
    .F(n26_8),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[8]) 
);
defparam n26_s3.INIT=4'h9;
  LUT3 n786_s6 (
    .F(n786_11),
    .I0(n770_4),
    .I1(n791_6),
    .I2(n791_9) 
);
defparam n786_s6.INIT=8'hAC;
  LUT3 n787_s5 (
    .F(n787_10),
    .I0(n787_7),
    .I1(n771_4),
    .I2(n791_9) 
);
defparam n787_s5.INIT=8'hCA;
  LUT3 n788_s5 (
    .F(n788_10),
    .I0(n788_7),
    .I1(n772_4),
    .I2(n791_9) 
);
defparam n788_s5.INIT=8'hCA;
  LUT3 n791_s5 (
    .F(n791_11),
    .I0(n775_4),
    .I1(n791_6),
    .I2(n791_9) 
);
defparam n791_s5.INIT=8'hAC;
  LUT4 w_r_4_s2 (
    .F(w_r_4_7),
    .I0(GND),
    .I1(ff_j[5]),
    .I2(w_r_yjk_5_2),
    .I3(n373_6) 
);
defparam w_r_4_s2.INIT=16'h9600;
  LUT4 w_g_4_s2 (
    .F(w_g_4_6),
    .I0(GND),
    .I1(ff_k[5]),
    .I2(w_g_yjk_5_2),
    .I3(n373_6) 
);
defparam w_g_4_s2.INIT=16'h9600;
  LUT4 n563_s6 (
    .F(n563_12),
    .I0(n548_18),
    .I1(n2043_9),
    .I2(w_screen_pos_x_Z[3]),
    .I3(n100_3) 
);
defparam n563_s6.INIT=16'h1500;
  LUT4 n568_s2 (
    .F(n568_6),
    .I0(reg_ext_palette_mode),
    .I1(w_next_0_6),
    .I2(reg_screen_mode[3]),
    .I3(reg_screen_mode[4]) 
);
defparam n568_s2.INIT=16'h4000;
  LUT4 n550_s11 (
    .F(n550_16),
    .I0(w_next_0_6),
    .I1(reg_screen_mode[3]),
    .I2(reg_screen_mode[4]),
    .I3(n156_2) 
);
defparam n550_s11.INIT=16'h7F00;
  DFFCE ff_palette_num_7_s0 (
    .Q(ff_palette_num[7]),
    .D(n19_1),
    .CLK(clk85m),
    .CE(ff_palette_num_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_num_6_s0 (
    .Q(ff_palette_num[6]),
    .D(n20_1),
    .CLK(clk85m),
    .CE(ff_palette_num_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_num_5_s0 (
    .Q(ff_palette_num[5]),
    .D(n21_1),
    .CLK(clk85m),
    .CE(ff_palette_num_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_num_4_s0 (
    .Q(ff_palette_num[4]),
    .D(n22_1),
    .CLK(clk85m),
    .CE(ff_palette_num_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_num_3_s0 (
    .Q(ff_palette_num[3]),
    .D(n23_1),
    .CLK(clk85m),
    .CE(ff_palette_num_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_num_2_s0 (
    .Q(ff_palette_num[2]),
    .D(n24_1),
    .CLK(clk85m),
    .CE(ff_palette_num_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_num_1_s0 (
    .Q(ff_palette_num[1]),
    .D(n25_1),
    .CLK(clk85m),
    .CE(ff_palette_num_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_r_4_s0 (
    .Q(ff_palette_r[4]),
    .D(n8_21),
    .CLK(clk85m),
    .CE(ff_palette_num_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_r_3_s0 (
    .Q(ff_palette_r[3]),
    .D(n9_21),
    .CLK(clk85m),
    .CE(ff_palette_num_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_r_2_s0 (
    .Q(ff_palette_r[2]),
    .D(n10_21),
    .CLK(clk85m),
    .CE(ff_palette_num_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_g_4_s0 (
    .Q(ff_palette_g[4]),
    .D(n14_21),
    .CLK(clk85m),
    .CE(ff_palette_num_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_g_3_s0 (
    .Q(ff_palette_g[3]),
    .D(n15_21),
    .CLK(clk85m),
    .CE(ff_palette_num_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_g_2_s0 (
    .Q(ff_palette_g[2]),
    .D(n16_21),
    .CLK(clk85m),
    .CE(ff_palette_num_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_b_4_s0 (
    .Q(ff_palette_b[4]),
    .D(n11_21),
    .CLK(clk85m),
    .CE(ff_palette_num_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_b_3_s0 (
    .Q(ff_palette_b[3]),
    .D(n12_21),
    .CLK(clk85m),
    .CE(ff_palette_num_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_b_2_s0 (
    .Q(ff_palette_b[2]),
    .D(n13_21),
    .CLK(clk85m),
    .CE(ff_palette_num_7_9),
    .CLEAR(n36_6) 
);
  DFFSE ff_display_color_delay0_8_s0 (
    .Q(ff_display_color_delay0[8]),
    .D(n122_4),
    .CLK(clk85m),
    .CE(n100_3),
    .SET(n128_7) 
);
  DFFE ff_display_color_delay0_7_s0 (
    .Q(ff_display_color_delay0[7]),
    .D(n102_3),
    .CLK(clk85m),
    .CE(n100_3) 
);
  DFFE ff_display_color_delay0_6_s0 (
    .Q(ff_display_color_delay0[6]),
    .D(n103_3),
    .CLK(clk85m),
    .CE(n100_3) 
);
  DFFE ff_display_color_delay0_5_s0 (
    .Q(ff_display_color_delay0[5]),
    .D(n104_3),
    .CLK(clk85m),
    .CE(n100_3) 
);
  DFFE ff_display_color_delay0_4_s0 (
    .Q(ff_display_color_delay0[4]),
    .D(n105_3),
    .CLK(clk85m),
    .CE(n100_3) 
);
  DFFE ff_display_color_delay0_3_s0 (
    .Q(ff_display_color_delay0[3]),
    .D(n106_3),
    .CLK(clk85m),
    .CE(n100_3) 
);
  DFFE ff_display_color_delay0_2_s0 (
    .Q(ff_display_color_delay0[2]),
    .D(n134_3),
    .CLK(clk85m),
    .CE(n100_3) 
);
  DFFE ff_display_color_delay0_1_s0 (
    .Q(ff_display_color_delay0[1]),
    .D(n135_3),
    .CLK(clk85m),
    .CE(n100_3) 
);
  DFFE ff_display_color_delay0_0_s0 (
    .Q(ff_display_color_delay0[0]),
    .D(n136_3),
    .CLK(clk85m),
    .CE(n100_3) 
);
  DFFE ff_display_color_delay1_8_s0 (
    .Q(ff_display_color_delay1[8]),
    .D(ff_display_color_delay0[8]),
    .CLK(clk85m),
    .CE(n156_2) 
);
  DFFE ff_display_color_delay1_7_s0 (
    .Q(ff_display_color_delay1[7]),
    .D(ff_display_color_delay0[7]),
    .CLK(clk85m),
    .CE(n156_2) 
);
  DFFE ff_display_color_delay1_6_s0 (
    .Q(ff_display_color_delay1[6]),
    .D(ff_display_color_delay0[6]),
    .CLK(clk85m),
    .CE(n156_2) 
);
  DFFE ff_display_color_delay1_5_s0 (
    .Q(ff_display_color_delay1[5]),
    .D(ff_display_color_delay0[5]),
    .CLK(clk85m),
    .CE(n156_2) 
);
  DFFE ff_display_color_delay1_4_s0 (
    .Q(ff_display_color_delay1[4]),
    .D(ff_display_color_delay0[4]),
    .CLK(clk85m),
    .CE(n156_2) 
);
  DFFE ff_display_color_delay1_3_s0 (
    .Q(ff_display_color_delay1[3]),
    .D(ff_display_color_delay0[3]),
    .CLK(clk85m),
    .CE(n156_2) 
);
  DFFE ff_display_color_delay1_2_s0 (
    .Q(ff_display_color_delay1[2]),
    .D(ff_display_color_delay0[2]),
    .CLK(clk85m),
    .CE(n156_2) 
);
  DFFE ff_display_color_delay1_1_s0 (
    .Q(ff_display_color_delay1[1]),
    .D(ff_display_color_delay0[1]),
    .CLK(clk85m),
    .CE(n156_2) 
);
  DFFE ff_display_color_delay1_0_s0 (
    .Q(ff_display_color_delay1[0]),
    .D(ff_display_color_delay0[0]),
    .CLK(clk85m),
    .CE(n156_2) 
);
  DFFE ff_display_color_delay2_8_s0 (
    .Q(ff_display_color_delay2[8]),
    .D(ff_display_color_delay1[8]),
    .CLK(clk85m),
    .CE(n156_2) 
);
  DFFE ff_display_color_delay2_7_s0 (
    .Q(ff_display_color_delay2[7]),
    .D(ff_display_color_delay1[7]),
    .CLK(clk85m),
    .CE(n156_2) 
);
  DFFE ff_display_color_delay2_6_s0 (
    .Q(ff_display_color_delay2[6]),
    .D(ff_display_color_delay1[6]),
    .CLK(clk85m),
    .CE(n156_2) 
);
  DFFE ff_display_color_delay2_5_s0 (
    .Q(ff_display_color_delay2[5]),
    .D(ff_display_color_delay1[5]),
    .CLK(clk85m),
    .CE(n156_2) 
);
  DFFE ff_display_color_delay2_4_s0 (
    .Q(ff_display_color_delay2[4]),
    .D(ff_display_color_delay1[4]),
    .CLK(clk85m),
    .CE(n156_2) 
);
  DFFE ff_display_color_delay2_3_s0 (
    .Q(ff_display_color_delay2[3]),
    .D(ff_display_color_delay1[3]),
    .CLK(clk85m),
    .CE(n156_2) 
);
  DFFE ff_display_color_delay2_2_s0 (
    .Q(ff_display_color_delay2[2]),
    .D(ff_display_color_delay1[2]),
    .CLK(clk85m),
    .CE(n156_2) 
);
  DFFE ff_display_color_delay2_1_s0 (
    .Q(ff_display_color_delay2[1]),
    .D(ff_display_color_delay1[1]),
    .CLK(clk85m),
    .CE(n156_2) 
);
  DFFE ff_display_color_delay2_0_s0 (
    .Q(ff_display_color_delay2[0]),
    .D(ff_display_color_delay1[0]),
    .CLK(clk85m),
    .CE(n156_2) 
);
  DFFE ff_display_color_delay3_8_s0 (
    .Q(ff_display_color_delay3[8]),
    .D(ff_display_color_delay2[8]),
    .CLK(clk85m),
    .CE(n156_2) 
);
  DFFE ff_display_color_delay3_7_s0 (
    .Q(ff_display_color_delay3[7]),
    .D(ff_display_color_delay2[7]),
    .CLK(clk85m),
    .CE(n156_2) 
);
  DFFE ff_display_color_delay3_6_s0 (
    .Q(ff_display_color_delay3[6]),
    .D(ff_display_color_delay2[6]),
    .CLK(clk85m),
    .CE(n156_2) 
);
  DFFE ff_display_color_delay3_5_s0 (
    .Q(ff_display_color_delay3[5]),
    .D(ff_display_color_delay2[5]),
    .CLK(clk85m),
    .CE(n156_2) 
);
  DFFE ff_display_color_delay3_4_s0 (
    .Q(ff_display_color_delay3[4]),
    .D(ff_display_color_delay2[4]),
    .CLK(clk85m),
    .CE(n156_2) 
);
  DFFE ff_display_color_delay3_3_s0 (
    .Q(ff_display_color_delay3[3]),
    .D(ff_display_color_delay2[3]),
    .CLK(clk85m),
    .CE(n156_2) 
);
  DFFE ff_display_color_delay3_2_s0 (
    .Q(ff_display_color_delay3[2]),
    .D(ff_display_color_delay2[2]),
    .CLK(clk85m),
    .CE(n156_2) 
);
  DFFE ff_display_color_delay3_1_s0 (
    .Q(ff_display_color_delay3[1]),
    .D(ff_display_color_delay2[1]),
    .CLK(clk85m),
    .CE(n156_2) 
);
  DFFE ff_display_color_delay3_0_s0 (
    .Q(ff_display_color_delay3[0]),
    .D(ff_display_color_delay2[0]),
    .CLK(clk85m),
    .CE(n156_2) 
);
  DFFE ff_display_color_delay4_8_s0 (
    .Q(ff_display_color_delay4[8]),
    .D(ff_display_color_delay3[8]),
    .CLK(clk85m),
    .CE(n156_2) 
);
  DFFE ff_display_color_delay4_7_s0 (
    .Q(ff_display_color_delay4[7]),
    .D(ff_display_color_delay3[7]),
    .CLK(clk85m),
    .CE(n156_2) 
);
  DFFE ff_display_color_delay4_6_s0 (
    .Q(ff_display_color_delay4[6]),
    .D(ff_display_color_delay3[6]),
    .CLK(clk85m),
    .CE(n156_2) 
);
  DFFE ff_display_color_delay4_5_s0 (
    .Q(ff_display_color_delay4[5]),
    .D(ff_display_color_delay3[5]),
    .CLK(clk85m),
    .CE(n156_2) 
);
  DFFE ff_display_color_delay4_4_s0 (
    .Q(ff_display_color_delay4[4]),
    .D(ff_display_color_delay3[4]),
    .CLK(clk85m),
    .CE(n156_2) 
);
  DFFE ff_display_color_delay4_3_s0 (
    .Q(ff_display_color_delay4[3]),
    .D(ff_display_color_delay3[3]),
    .CLK(clk85m),
    .CE(n156_2) 
);
  DFFE ff_display_color_delay4_2_s0 (
    .Q(ff_display_color_delay4[2]),
    .D(ff_display_color_delay3[2]),
    .CLK(clk85m),
    .CE(n156_2) 
);
  DFFE ff_display_color_delay4_1_s0 (
    .Q(ff_display_color_delay4[1]),
    .D(ff_display_color_delay3[1]),
    .CLK(clk85m),
    .CE(n156_2) 
);
  DFFE ff_display_color_delay4_0_s0 (
    .Q(ff_display_color_delay4[0]),
    .D(ff_display_color_delay3[0]),
    .CLK(clk85m),
    .CE(n156_2) 
);
  DFFE ff_j_5_s0 (
    .Q(ff_j[5]),
    .D(ff_display_color_delay1[2]),
    .CLK(clk85m),
    .CE(n234_3) 
);
  DFFE ff_j_4_s0 (
    .Q(ff_j[4]),
    .D(ff_display_color_delay1[1]),
    .CLK(clk85m),
    .CE(n234_3) 
);
  DFFE ff_j_3_s0 (
    .Q(ff_j[3]),
    .D(ff_display_color_delay1[0]),
    .CLK(clk85m),
    .CE(n234_3) 
);
  DFFE ff_j_2_s0 (
    .Q(ff_j[2]),
    .D(ff_display_color_delay2[2]),
    .CLK(clk85m),
    .CE(n234_3) 
);
  DFFE ff_j_1_s0 (
    .Q(ff_j[1]),
    .D(ff_display_color_delay2[1]),
    .CLK(clk85m),
    .CE(n234_3) 
);
  DFFE ff_j_0_s0 (
    .Q(ff_j[0]),
    .D(ff_display_color_delay2[0]),
    .CLK(clk85m),
    .CE(n234_3) 
);
  DFFE ff_k_5_s0 (
    .Q(ff_k[5]),
    .D(ff_display_color_delay3[2]),
    .CLK(clk85m),
    .CE(n234_3) 
);
  DFFE ff_k_4_s0 (
    .Q(ff_k[4]),
    .D(ff_display_color_delay3[1]),
    .CLK(clk85m),
    .CE(n234_3) 
);
  DFFE ff_k_3_s0 (
    .Q(ff_k[3]),
    .D(ff_display_color_delay3[0]),
    .CLK(clk85m),
    .CE(n234_3) 
);
  DFFE ff_k_2_s0 (
    .Q(ff_k[2]),
    .D(ff_display_color_delay4[2]),
    .CLK(clk85m),
    .CE(n234_3) 
);
  DFFE ff_k_1_s0 (
    .Q(ff_k[1]),
    .D(ff_display_color_delay4[1]),
    .CLK(clk85m),
    .CE(n234_3) 
);
  DFFE ff_k_0_s0 (
    .Q(ff_k[0]),
    .D(ff_display_color_delay4[0]),
    .CLK(clk85m),
    .CE(n234_3) 
);
  DFFE ff_y_4_s0 (
    .Q(ff_y[4]),
    .D(ff_display_color_delay4[7]),
    .CLK(clk85m),
    .CE(n156_2) 
);
  DFFE ff_y_3_s0 (
    .Q(ff_y[3]),
    .D(ff_display_color_delay4[6]),
    .CLK(clk85m),
    .CE(n156_2) 
);
  DFFE ff_y_2_s0 (
    .Q(ff_y[2]),
    .D(ff_display_color_delay4[5]),
    .CLK(clk85m),
    .CE(n156_2) 
);
  DFFE ff_y_1_s0 (
    .Q(ff_y[1]),
    .D(ff_display_color_delay4[4]),
    .CLK(clk85m),
    .CE(n156_2) 
);
  DFFE ff_y_0_s0 (
    .Q(ff_y[0]),
    .D(ff_display_color_delay4[3]),
    .CLK(clk85m),
    .CE(n156_2) 
);
  DFFE ff_yjk_en_s0 (
    .Q(ff_yjk_en),
    .D(ff_display_color_delay4[8]),
    .CLK(clk85m),
    .CE(n156_2) 
);
  DFFRE ff_yjk_r_4_s0 (
    .Q(ff_yjk_r[4]),
    .D(n341_6),
    .CLK(clk85m),
    .CE(n373_6),
    .RESET(w_r_4_7) 
);
  DFFRE ff_yjk_r_3_s0 (
    .Q(ff_yjk_r[3]),
    .D(n342_6),
    .CLK(clk85m),
    .CE(n373_6),
    .RESET(w_r_4_7) 
);
  DFFRE ff_yjk_r_2_s0 (
    .Q(ff_yjk_r[2]),
    .D(n343_6),
    .CLK(clk85m),
    .CE(n373_6),
    .RESET(w_r_4_7) 
);
  DFFRE ff_yjk_r_1_s0 (
    .Q(ff_yjk_r[1]),
    .D(n344_6),
    .CLK(clk85m),
    .CE(n373_6),
    .RESET(w_r_4_7) 
);
  DFFRE ff_yjk_r_0_s0 (
    .Q(ff_yjk_r[0]),
    .D(n345_6),
    .CLK(clk85m),
    .CE(n373_6),
    .RESET(w_r_4_7) 
);
  DFFRE ff_yjk_g_4_s0 (
    .Q(ff_yjk_g[4]),
    .D(n351_6),
    .CLK(clk85m),
    .CE(n373_6),
    .RESET(w_g_4_6) 
);
  DFFRE ff_yjk_g_3_s0 (
    .Q(ff_yjk_g[3]),
    .D(n352_6),
    .CLK(clk85m),
    .CE(n373_6),
    .RESET(w_g_4_6) 
);
  DFFRE ff_yjk_g_2_s0 (
    .Q(ff_yjk_g[2]),
    .D(n353_6),
    .CLK(clk85m),
    .CE(n373_6),
    .RESET(w_g_4_6) 
);
  DFFRE ff_yjk_g_1_s0 (
    .Q(ff_yjk_g[1]),
    .D(n354_6),
    .CLK(clk85m),
    .CE(n373_6),
    .RESET(w_g_4_6) 
);
  DFFRE ff_yjk_g_0_s0 (
    .Q(ff_yjk_g[0]),
    .D(n355_6),
    .CLK(clk85m),
    .CE(n373_6),
    .RESET(w_g_4_6) 
);
  DFFRE ff_yjk_b_4_s0 (
    .Q(ff_yjk_b[4]),
    .D(n361_8),
    .CLK(clk85m),
    .CE(n373_6),
    .RESET(w_b_4_4) 
);
  DFFRE ff_yjk_b_3_s0 (
    .Q(ff_yjk_b[3]),
    .D(n362_6),
    .CLK(clk85m),
    .CE(n373_6),
    .RESET(w_b_4_4) 
);
  DFFRE ff_yjk_b_2_s0 (
    .Q(ff_yjk_b[2]),
    .D(n363_6),
    .CLK(clk85m),
    .CE(n373_6),
    .RESET(w_b_4_4) 
);
  DFFRE ff_yjk_b_1_s0 (
    .Q(ff_yjk_b[1]),
    .D(n364_9),
    .CLK(clk85m),
    .CE(n373_6),
    .RESET(w_b_4_4) 
);
  DFFRE ff_yjk_b_0_s0 (
    .Q(ff_yjk_b[0]),
    .D(n365_6),
    .CLK(clk85m),
    .CE(n373_6),
    .RESET(w_b_4_4) 
);
  DFFE ff_yjk_rgb_en_s0 (
    .Q(ff_yjk_rgb_en),
    .D(ff_yjk_en),
    .CLK(clk85m),
    .CE(n373_6) 
);
  DFFC ff_display_color_oe_s0 (
    .Q(ff_display_color_oe),
    .D(n568_3),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color256_7_s0 (
    .Q(ff_display_color256[7]),
    .D(n611_3),
    .CLK(clk85m),
    .CE(n602_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color256_6_s0 (
    .Q(ff_display_color256[6]),
    .D(n612_3),
    .CLK(clk85m),
    .CE(n602_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color256_5_s0 (
    .Q(ff_display_color256[5]),
    .D(n613_3),
    .CLK(clk85m),
    .CE(n602_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color256_4_s0 (
    .Q(ff_display_color256[4]),
    .D(n614_3),
    .CLK(clk85m),
    .CE(n602_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color256_3_s0 (
    .Q(ff_display_color256[3]),
    .D(n615_3),
    .CLK(clk85m),
    .CE(n602_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color256_2_s0 (
    .Q(ff_display_color256[2]),
    .D(n616_3),
    .CLK(clk85m),
    .CE(n602_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color256_1_s0 (
    .Q(ff_display_color256[1]),
    .D(n617_3),
    .CLK(clk85m),
    .CE(n602_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color256_0_s0 (
    .Q(ff_display_color256[0]),
    .D(n618_4),
    .CLK(clk85m),
    .CE(n602_4),
    .CLEAR(n36_6) 
);
  DFF ff_rgb_load_s0 (
    .Q(ff_rgb_load),
    .D(n658_3),
    .CLK(clk85m) 
);
  DFFCE ff_vdp_r_7_s0 (
    .Q(w_vdp_r[7]),
    .D(n699_3),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_r_6_s0 (
    .Q(w_vdp_r[6]),
    .D(n700_3),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_r_5_s0 (
    .Q(w_vdp_r[5]),
    .D(n701_3),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_r_4_s0 (
    .Q(w_vdp_r[4]),
    .D(n702_3),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_r_3_s0 (
    .Q(w_vdp_r[3]),
    .D(n703_3),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_r_2_s0 (
    .Q(w_vdp_r[2]),
    .D(n704_3),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_r_1_s0 (
    .Q(w_vdp_r[1]),
    .D(n705_6),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_r_0_s0 (
    .Q(w_vdp_r[0]),
    .D(n706_3),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_g_7_s0 (
    .Q(w_vdp_g[7]),
    .D(n707_3),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_g_6_s0 (
    .Q(w_vdp_g[6]),
    .D(n708_3),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_g_5_s0 (
    .Q(w_vdp_g[5]),
    .D(n709_3),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_g_4_s0 (
    .Q(w_vdp_g[4]),
    .D(n710_3),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_g_3_s0 (
    .Q(w_vdp_g[3]),
    .D(n711_3),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_g_2_s0 (
    .Q(w_vdp_g[2]),
    .D(n712_3),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_g_1_s0 (
    .Q(w_vdp_g[1]),
    .D(n713_6),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_g_0_s0 (
    .Q(w_vdp_g[0]),
    .D(n714_3),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_b_7_s0 (
    .Q(w_vdp_b[7]),
    .D(n786_11),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_b_6_s0 (
    .Q(w_vdp_b[6]),
    .D(n787_10),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_b_5_s0 (
    .Q(w_vdp_b[5]),
    .D(n788_10),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_b_4_s0 (
    .Q(w_vdp_b[4]),
    .D(n789_5),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_b_3_s0 (
    .Q(w_vdp_b[3]),
    .D(n790_5),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_b_2_s0 (
    .Q(w_vdp_b[2]),
    .D(n791_11),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_b_1_s0 (
    .Q(w_vdp_b[1]),
    .D(n792_3),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_b_0_s0 (
    .Q(w_vdp_b[0]),
    .D(n793_3),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color_7_s1 (
    .Q(ff_display_color[7]),
    .D(n560_6),
    .CLK(clk85m),
    .CE(ff_display_color_3_9),
    .CLEAR(n36_6) 
);
defparam ff_display_color_7_s1.INIT=1'b0;
  DFFCE ff_display_color_6_s1 (
    .Q(ff_display_color[6]),
    .D(n561_6),
    .CLK(clk85m),
    .CE(ff_display_color_3_9),
    .CLEAR(n36_6) 
);
defparam ff_display_color_6_s1.INIT=1'b0;
  DFFCE ff_display_color_5_s1 (
    .Q(ff_display_color[5]),
    .D(n562_6),
    .CLK(clk85m),
    .CE(ff_display_color_3_9),
    .CLEAR(n36_6) 
);
defparam ff_display_color_5_s1.INIT=1'b0;
  DFFCE ff_display_color_4_s1 (
    .Q(ff_display_color[4]),
    .D(n563_6),
    .CLK(clk85m),
    .CE(ff_display_color_3_9),
    .CLEAR(n36_6) 
);
defparam ff_display_color_4_s1.INIT=1'b0;
  DFFCE ff_display_color_3_s1 (
    .Q(ff_display_color[3]),
    .D(n547_14),
    .CLK(clk85m),
    .CE(ff_display_color_3_9),
    .CLEAR(n36_6) 
);
defparam ff_display_color_3_s1.INIT=1'b0;
  DFFCE ff_display_color_2_s1 (
    .Q(ff_display_color[2]),
    .D(n548_3),
    .CLK(clk85m),
    .CE(ff_display_color_3_9),
    .CLEAR(n36_6) 
);
defparam ff_display_color_2_s1.INIT=1'b0;
  DFFCE ff_display_color_1_s1 (
    .Q(ff_display_color[1]),
    .D(n549_3),
    .CLK(clk85m),
    .CE(ff_display_color_3_9),
    .CLEAR(n36_6) 
);
defparam ff_display_color_1_s1.INIT=1'b0;
  DFFCE ff_display_color_0_s1 (
    .Q(ff_display_color[0]),
    .D(n550_3),
    .CLK(clk85m),
    .CE(ff_display_color_3_9),
    .CLEAR(n36_6) 
);
defparam ff_display_color_0_s1.INIT=1'b0;
  DFFCE ff_palette_num_8_s1 (
    .Q(ff_palette_num[8]),
    .D(VCC),
    .CLK(clk85m),
    .CE(n18_1),
    .CLEAR(n36_6) 
);
defparam ff_palette_num_8_s1.INIT=1'b0;
  DFFC ff_palette_num_0_s2 (
    .Q(ff_palette_num[0]),
    .D(n26_8),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_palette_num_0_s2.INIT=1'b0;
  ALU n25_s (
    .SUM(n25_1),
    .COUT(n25_2),
    .I0(ff_palette_num[1]),
    .I1(ff_palette_num[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n25_s.ALU_MODE=0;
  ALU n24_s (
    .SUM(n24_1),
    .COUT(n24_2),
    .I0(ff_palette_num[2]),
    .I1(GND),
    .I3(GND),
    .CIN(n25_2) 
);
defparam n24_s.ALU_MODE=0;
  ALU n23_s (
    .SUM(n23_1),
    .COUT(n23_2),
    .I0(ff_palette_num[3]),
    .I1(GND),
    .I3(GND),
    .CIN(n24_2) 
);
defparam n23_s.ALU_MODE=0;
  ALU n22_s (
    .SUM(n22_1),
    .COUT(n22_2),
    .I0(ff_palette_num[4]),
    .I1(GND),
    .I3(GND),
    .CIN(n23_2) 
);
defparam n22_s.ALU_MODE=0;
  ALU n21_s (
    .SUM(n21_1),
    .COUT(n21_2),
    .I0(ff_palette_num[5]),
    .I1(GND),
    .I3(GND),
    .CIN(n22_2) 
);
defparam n21_s.ALU_MODE=0;
  ALU n20_s (
    .SUM(n20_1),
    .COUT(n20_2),
    .I0(ff_palette_num[6]),
    .I1(GND),
    .I3(GND),
    .CIN(n21_2) 
);
defparam n20_s.ALU_MODE=0;
  ALU n19_s (
    .SUM(n19_1),
    .COUT(n19_2),
    .I0(ff_palette_num[7]),
    .I1(GND),
    .I3(GND),
    .CIN(n20_2) 
);
defparam n19_s.ALU_MODE=0;
  ALU n18_s (
    .SUM(n18_1),
    .COUT(n18_0_COUT),
    .I0(ff_palette_num[8]),
    .I1(GND),
    .I3(GND),
    .CIN(n19_2) 
);
defparam n18_s.ALU_MODE=0;
  ALU w_r_yjk_0_s (
    .SUM(w_r_yjk[0]),
    .COUT(w_r_yjk_0_2),
    .I0(ff_y[0]),
    .I1(ff_j[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_r_yjk_0_s.ALU_MODE=0;
  ALU w_r_yjk_1_s (
    .SUM(w_r_yjk[1]),
    .COUT(w_r_yjk_1_2),
    .I0(ff_y[1]),
    .I1(ff_j[1]),
    .I3(GND),
    .CIN(w_r_yjk_0_2) 
);
defparam w_r_yjk_1_s.ALU_MODE=0;
  ALU w_r_yjk_2_s (
    .SUM(w_r_yjk[2]),
    .COUT(w_r_yjk_2_2),
    .I0(ff_y[2]),
    .I1(ff_j[2]),
    .I3(GND),
    .CIN(w_r_yjk_1_2) 
);
defparam w_r_yjk_2_s.ALU_MODE=0;
  ALU w_r_yjk_3_s (
    .SUM(w_r_yjk[3]),
    .COUT(w_r_yjk_3_2),
    .I0(ff_y[3]),
    .I1(ff_j[3]),
    .I3(GND),
    .CIN(w_r_yjk_2_2) 
);
defparam w_r_yjk_3_s.ALU_MODE=0;
  ALU w_r_yjk_4_s (
    .SUM(w_r_yjk[4]),
    .COUT(w_r_yjk_4_2),
    .I0(ff_y[4]),
    .I1(ff_j[4]),
    .I3(GND),
    .CIN(w_r_yjk_3_2) 
);
defparam w_r_yjk_4_s.ALU_MODE=0;
  ALU w_r_yjk_5_s (
    .SUM(w_r_yjk[5]),
    .COUT(w_r_yjk_5_2),
    .I0(GND),
    .I1(ff_j[5]),
    .I3(GND),
    .CIN(w_r_yjk_4_2) 
);
defparam w_r_yjk_5_s.ALU_MODE=0;
  ALU w_g_yjk_0_s (
    .SUM(w_g_yjk[0]),
    .COUT(w_g_yjk_0_2),
    .I0(ff_y[0]),
    .I1(ff_k[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_g_yjk_0_s.ALU_MODE=0;
  ALU w_g_yjk_1_s (
    .SUM(w_g_yjk[1]),
    .COUT(w_g_yjk_1_2),
    .I0(ff_y[1]),
    .I1(ff_k[1]),
    .I3(GND),
    .CIN(w_g_yjk_0_2) 
);
defparam w_g_yjk_1_s.ALU_MODE=0;
  ALU w_g_yjk_2_s (
    .SUM(w_g_yjk[2]),
    .COUT(w_g_yjk_2_2),
    .I0(ff_y[2]),
    .I1(ff_k[2]),
    .I3(GND),
    .CIN(w_g_yjk_1_2) 
);
defparam w_g_yjk_2_s.ALU_MODE=0;
  ALU w_g_yjk_3_s (
    .SUM(w_g_yjk[3]),
    .COUT(w_g_yjk_3_2),
    .I0(ff_y[3]),
    .I1(ff_k[3]),
    .I3(GND),
    .CIN(w_g_yjk_2_2) 
);
defparam w_g_yjk_3_s.ALU_MODE=0;
  ALU w_g_yjk_4_s (
    .SUM(w_g_yjk[4]),
    .COUT(w_g_yjk_4_2),
    .I0(ff_y[4]),
    .I1(ff_k[4]),
    .I3(GND),
    .CIN(w_g_yjk_3_2) 
);
defparam w_g_yjk_4_s.ALU_MODE=0;
  ALU w_g_yjk_5_s (
    .SUM(w_g_yjk[5]),
    .COUT(w_g_yjk_5_2),
    .I0(GND),
    .I1(ff_k[5]),
    .I3(GND),
    .CIN(w_g_yjk_4_2) 
);
defparam w_g_yjk_5_s.ALU_MODE=0;
  ALU w_b_jk_1_s (
    .SUM(w_b_jk[1]),
    .COUT(w_b_jk_1_2),
    .I0(ff_j[0]),
    .I1(ff_k[1]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_b_jk_1_s.ALU_MODE=0;
  ALU w_b_jk_2_s (
    .SUM(w_b_jk[2]),
    .COUT(w_b_jk_2_2),
    .I0(ff_j[1]),
    .I1(ff_k[2]),
    .I3(GND),
    .CIN(w_b_jk_1_2) 
);
defparam w_b_jk_2_s.ALU_MODE=0;
  ALU w_b_jk_3_s (
    .SUM(w_b_jk[3]),
    .COUT(w_b_jk_3_2),
    .I0(ff_j[2]),
    .I1(ff_k[3]),
    .I3(GND),
    .CIN(w_b_jk_2_2) 
);
defparam w_b_jk_3_s.ALU_MODE=0;
  ALU w_b_jk_4_s (
    .SUM(w_b_jk[4]),
    .COUT(w_b_jk_4_2),
    .I0(ff_j[3]),
    .I1(ff_k[4]),
    .I3(GND),
    .CIN(w_b_jk_3_2) 
);
defparam w_b_jk_4_s.ALU_MODE=0;
  ALU w_b_jk_5_s (
    .SUM(w_b_jk[5]),
    .COUT(w_b_jk_5_2),
    .I0(ff_j[4]),
    .I1(ff_k[5]),
    .I3(GND),
    .CIN(w_b_jk_4_2) 
);
defparam w_b_jk_5_s.ALU_MODE=0;
  ALU w_b_jk_6_s (
    .SUM(w_b_jk[6]),
    .COUT(w_b_jk_6_2),
    .I0(ff_j[5]),
    .I1(ff_k[5]),
    .I3(GND),
    .CIN(w_b_jk_5_2) 
);
defparam w_b_jk_6_s.ALU_MODE=0;
  ALU w_b_jk_7_s (
    .SUM(w_b_jk[7]),
    .COUT(w_b_jk_7_0_COUT),
    .I0(ff_j[5]),
    .I1(ff_k[5]),
    .I3(GND),
    .CIN(w_b_jk_6_2) 
);
defparam w_b_jk_7_s.ALU_MODE=0;
  ALU w_b_y_2_s (
    .SUM(w_b_y[2]),
    .COUT(w_b_y_2_3),
    .I0(ff_y[0]),
    .I1(ff_y[2]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_b_y_2_s.ALU_MODE=0;
  ALU w_b_y_3_s (
    .SUM(w_b_y[3]),
    .COUT(w_b_y_3_3),
    .I0(ff_y[1]),
    .I1(ff_y[3]),
    .I3(GND),
    .CIN(w_b_y_2_3) 
);
defparam w_b_y_3_s.ALU_MODE=0;
  ALU w_b_y_4_s (
    .SUM(w_b_y[4]),
    .COUT(w_b_y_4_3),
    .I0(ff_y[2]),
    .I1(ff_y[4]),
    .I3(GND),
    .CIN(w_b_y_3_3) 
);
defparam w_b_y_4_s.ALU_MODE=0;
  ALU w_b_y_5_s (
    .SUM(w_b_y[5]),
    .COUT(w_b_y_5_3),
    .I0(ff_y[3]),
    .I1(GND),
    .I3(GND),
    .CIN(w_b_y_4_3) 
);
defparam w_b_y_5_s.ALU_MODE=0;
  ALU w_b_y_6_s (
    .SUM(w_b_y[6]),
    .COUT(w_b_y[7]),
    .I0(ff_y[4]),
    .I1(GND),
    .I3(GND),
    .CIN(w_b_y_5_3) 
);
defparam w_b_y_6_s.ALU_MODE=0;
  ALU w_b_yjk_pre_0_s (
    .SUM(w_b_yjk_pre[0]),
    .COUT(w_b_yjk_pre_0_3),
    .I0(ff_y[0]),
    .I1(ff_k[0]),
    .I3(GND),
    .CIN(VCC) 
);
defparam w_b_yjk_pre_0_s.ALU_MODE=1;
  ALU n323_s (
    .SUM(n323_2),
    .COUT(n323_3),
    .I0(ff_y[1]),
    .I1(w_b_jk[1]),
    .I3(GND),
    .CIN(w_b_yjk_pre_0_3) 
);
defparam n323_s.ALU_MODE=1;
  ALU n322_s (
    .SUM(n322_2),
    .COUT(n322_3),
    .I0(w_b_y[2]),
    .I1(w_b_jk[2]),
    .I3(GND),
    .CIN(n323_3) 
);
defparam n322_s.ALU_MODE=1;
  ALU n321_s (
    .SUM(n321_2),
    .COUT(n321_3),
    .I0(w_b_y[3]),
    .I1(w_b_jk[3]),
    .I3(GND),
    .CIN(n322_3) 
);
defparam n321_s.ALU_MODE=1;
  ALU n320_s (
    .SUM(n320_2),
    .COUT(n320_3),
    .I0(w_b_y[4]),
    .I1(w_b_jk[4]),
    .I3(GND),
    .CIN(n321_3) 
);
defparam n320_s.ALU_MODE=1;
  ALU n319_s (
    .SUM(n319_2),
    .COUT(n319_3),
    .I0(w_b_y[5]),
    .I1(w_b_jk[5]),
    .I3(GND),
    .CIN(n320_3) 
);
defparam n319_s.ALU_MODE=1;
  ALU n318_s (
    .SUM(n318_2),
    .COUT(n318_3),
    .I0(w_b_y[6]),
    .I1(w_b_jk[6]),
    .I3(GND),
    .CIN(n319_3) 
);
defparam n318_s.ALU_MODE=1;
  ALU n317_s (
    .SUM(n317_2),
    .COUT(n317_3),
    .I0(w_b_y[7]),
    .I1(w_b_jk[7]),
    .I3(GND),
    .CIN(n318_3) 
);
defparam n317_s.ALU_MODE=1;
  ALU n316_s (
    .SUM(n316_2),
    .COUT(n316_0_COUT),
    .I0(GND),
    .I1(w_b_jk[7]),
    .I3(GND),
    .CIN(n317_3) 
);
defparam n316_s.ALU_MODE=1;
  MUX2_LUT5 n789_s3 (
    .O(n789_5),
    .I0(n789_7),
    .I1(n773_4),
    .S0(n791_9) 
);
  MUX2_LUT5 n790_s3 (
    .O(n790_5),
    .I0(n790_7),
    .I1(n774_4),
    .S0(n791_9) 
);
  INV ff_palette_num_7_s4 (
    .O(ff_palette_num_7_9),
    .I(ff_palette_num[8]) 
);
  vdp_color_palette_ram u_color_palette_ram (
    .clk85m(clk85m),
    .w_palette_valid(w_palette_valid_38),
    .ff_display_color_oe(ff_display_color_oe),
    .w_palette_b(w_palette_b_0[4:0]),
    .w_palette_r(w_palette_r_0[4:0]),
    .w_palette_g(w_palette_g_0[4:0]),
    .w_palette_num(w_palette_num_0[7:0]),
    .ff_display_color(ff_display_color[7:0]),
    .w_display_b16(w_display_b16[4:0]),
    .w_display_r16(w_display_r16[4:0]),
    .w_display_g16(w_display_g16[4:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_color_palette */
module vdp_upscan_line_buffer (
  w_even_re,
  clk85m,
  w_even_we,
  w_h_count_end_13,
  w_vdp_b,
  w_vdp_g,
  w_even_address,
  w_vdp_r,
  w_v_count,
  w_write_pos,
  w_even_q
)
;
input w_even_re;
input clk85m;
input w_even_we;
input w_h_count_end_13;
input [7:0] w_vdp_b;
input [7:0] w_vdp_g;
input [9:0] w_even_address;
input [7:0] w_vdp_r;
input [1:1] w_v_count;
input [10:10] w_write_pos;
output [23:0] w_even_q;
wire ff_re_8;
wire ff_re;
wire [31:16] DO;
wire [31:8] DO_0;
wire VCC;
wire GND;
  LUT3 ff_re_s3 (
    .F(ff_re_8),
    .I0(w_v_count[1]),
    .I1(w_write_pos[10]),
    .I2(w_h_count_end_13) 
);
defparam ff_re_s3.INIT=8'hEF;
  DFFE ff_re_s0 (
    .Q(ff_re),
    .D(w_even_re),
    .CLK(clk85m),
    .CE(ff_re_8) 
);
  SP ff_imem_ff_imem_0_0_s (
    .DO({DO[31:16],w_even_q[15:0]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,w_vdp_g[7:0],w_vdp_b[7:0]}),
    .BLKSEL({GND,GND,GND}),
    .AD({w_even_address[9:0],GND,GND,VCC,VCC}),
    .WRE(w_even_we),
    .CLK(clk85m),
    .CE(VCC),
    .OCE(ff_re),
    .RESET(GND) 
);
defparam ff_imem_ff_imem_0_0_s.BIT_WIDTH=16;
defparam ff_imem_ff_imem_0_0_s.BLK_SEL=3'b000;
defparam ff_imem_ff_imem_0_0_s.READ_MODE=1'b1;
defparam ff_imem_ff_imem_0_0_s.RESET_MODE="SYNC";
defparam ff_imem_ff_imem_0_0_s.WRITE_MODE=2'b10;
  SP ff_imem_ff_imem_0_1_s (
    .DO({DO_0[31:8],w_even_q[23:16]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,w_vdp_r[7:0]}),
    .BLKSEL({GND,GND,GND}),
    .AD({w_even_address[9:0],GND,GND,VCC,VCC}),
    .WRE(w_even_we),
    .CLK(clk85m),
    .CE(VCC),
    .OCE(ff_re),
    .RESET(GND) 
);
defparam ff_imem_ff_imem_0_1_s.BIT_WIDTH=16;
defparam ff_imem_ff_imem_0_1_s.BLK_SEL=3'b000;
defparam ff_imem_ff_imem_0_1_s.READ_MODE=1'b1;
defparam ff_imem_ff_imem_0_1_s.RESET_MODE="SYNC";
defparam ff_imem_ff_imem_0_1_s.WRITE_MODE=2'b10;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_upscan_line_buffer */
module vdp_upscan_line_buffer_0 (
  w_odd_re,
  clk85m,
  w_odd_we,
  w_h_count_end_13,
  w_vdp_b,
  w_vdp_g,
  w_odd_address,
  w_vdp_r,
  w_write_pos,
  w_v_count,
  w_odd_q
)
;
input w_odd_re;
input clk85m;
input w_odd_we;
input w_h_count_end_13;
input [7:0] w_vdp_b;
input [7:0] w_vdp_g;
input [9:0] w_odd_address;
input [7:0] w_vdp_r;
input [10:10] w_write_pos;
input [1:1] w_v_count;
output [23:0] w_odd_q;
wire ff_re_8;
wire ff_re;
wire [31:16] DO;
wire [31:8] DO_0;
wire VCC;
wire GND;
  LUT3 ff_re_s3 (
    .F(ff_re_8),
    .I0(w_write_pos[10]),
    .I1(w_v_count[1]),
    .I2(w_h_count_end_13) 
);
defparam ff_re_s3.INIT=8'hBF;
  DFFE ff_re_s0 (
    .Q(ff_re),
    .D(w_odd_re),
    .CLK(clk85m),
    .CE(ff_re_8) 
);
  SP ff_imem_ff_imem_0_0_s (
    .DO({DO[31:16],w_odd_q[15:0]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,w_vdp_g[7:0],w_vdp_b[7:0]}),
    .BLKSEL({GND,GND,GND}),
    .AD({w_odd_address[9:0],GND,GND,VCC,VCC}),
    .WRE(w_odd_we),
    .CLK(clk85m),
    .CE(VCC),
    .OCE(ff_re),
    .RESET(GND) 
);
defparam ff_imem_ff_imem_0_0_s.BIT_WIDTH=16;
defparam ff_imem_ff_imem_0_0_s.BLK_SEL=3'b000;
defparam ff_imem_ff_imem_0_0_s.READ_MODE=1'b1;
defparam ff_imem_ff_imem_0_0_s.RESET_MODE="SYNC";
defparam ff_imem_ff_imem_0_0_s.WRITE_MODE=2'b10;
  SP ff_imem_ff_imem_0_1_s (
    .DO({DO_0[31:8],w_odd_q[23:16]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,w_vdp_r[7:0]}),
    .BLKSEL({GND,GND,GND}),
    .AD({w_odd_address[9:0],GND,GND,VCC,VCC}),
    .WRE(w_odd_we),
    .CLK(clk85m),
    .CE(VCC),
    .OCE(ff_re),
    .RESET(GND) 
);
defparam ff_imem_ff_imem_0_1_s.BIT_WIDTH=16;
defparam ff_imem_ff_imem_0_1_s.BLK_SEL=3'b000;
defparam ff_imem_ff_imem_0_1_s.READ_MODE=1'b1;
defparam ff_imem_ff_imem_0_1_s.RESET_MODE="SYNC";
defparam ff_imem_ff_imem_0_1_s.WRITE_MODE=2'b10;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_upscan_line_buffer_0 */
module vdp_upscan (
  w_h_count_end_13,
  n1333_21,
  clk85m,
  w_screen_pos_x_Z,
  reg_display_adjust,
  w_h_count_0,
  w_h_count_2,
  w_h_count_3,
  w_h_count_4,
  w_h_count_5,
  w_h_count_6,
  w_h_count_7,
  w_h_count_8,
  w_h_count_9,
  w_h_count_10,
  w_h_count_11,
  w_v_count,
  w_vdp_b,
  w_vdp_g,
  w_vdp_r,
  w_upscan_r,
  w_upscan_g,
  w_upscan_b
)
;
input w_h_count_end_13;
input n1333_21;
input clk85m;
input [13:3] w_screen_pos_x_Z;
input [3:0] reg_display_adjust;
input w_h_count_0;
input w_h_count_2;
input w_h_count_3;
input w_h_count_4;
input w_h_count_5;
input w_h_count_6;
input w_h_count_7;
input w_h_count_8;
input w_h_count_9;
input w_h_count_10;
input w_h_count_11;
input [1:1] w_v_count;
input [7:0] w_vdp_b;
input [7:0] w_vdp_g;
input [7:0] w_vdp_r;
output [7:0] w_upscan_r;
output [7:0] w_upscan_g;
output [7:0] w_upscan_b;
wire w_even_re;
wire w_even_we;
wire w_odd_re;
wire w_odd_we;
wire n9_7;
wire n6_7;
wire n5_5;
wire n7_9;
wire n8_10;
wire w_write_pos_4_3;
wire w_write_pos_5_3;
wire w_write_pos_6_3;
wire w_write_pos_7_3;
wire w_write_pos_8_3;
wire w_write_pos_9_3;
wire w_write_pos_10_0_COUT;
wire w_write_pos_1_6;
wire w_write_pos_2_6;
wire w_write_pos_3_6;
wire n10_10;
wire [9:0] w_even_address;
wire [9:0] w_odd_address;
wire [10:1] w_write_pos;
wire [23:0] w_even_q;
wire [23:0] w_odd_q;
wire VCC;
wire GND;
  LUT3 w_even_address_9_s3 (
    .F(w_even_address[9]),
    .I0(w_write_pos[9]),
    .I1(w_h_count_11),
    .I2(w_v_count[1]) 
);
defparam w_even_address_9_s3.INIT=8'hCA;
  LUT3 w_even_address_8_s3 (
    .F(w_even_address[8]),
    .I0(w_write_pos[8]),
    .I1(w_h_count_10),
    .I2(w_v_count[1]) 
);
defparam w_even_address_8_s3.INIT=8'hCA;
  LUT3 w_even_address_7_s3 (
    .F(w_even_address[7]),
    .I0(w_write_pos[7]),
    .I1(w_h_count_9),
    .I2(w_v_count[1]) 
);
defparam w_even_address_7_s3.INIT=8'hCA;
  LUT3 w_even_address_6_s3 (
    .F(w_even_address[6]),
    .I0(w_write_pos[6]),
    .I1(w_h_count_8),
    .I2(w_v_count[1]) 
);
defparam w_even_address_6_s3.INIT=8'hCA;
  LUT3 w_even_address_5_s3 (
    .F(w_even_address[5]),
    .I0(w_write_pos[5]),
    .I1(w_h_count_7),
    .I2(w_v_count[1]) 
);
defparam w_even_address_5_s3.INIT=8'hCA;
  LUT3 w_even_address_4_s3 (
    .F(w_even_address[4]),
    .I0(w_write_pos[4]),
    .I1(w_h_count_6),
    .I2(w_v_count[1]) 
);
defparam w_even_address_4_s3.INIT=8'hCA;
  LUT3 w_even_address_3_s3 (
    .F(w_even_address[3]),
    .I0(w_write_pos[3]),
    .I1(w_h_count_5),
    .I2(w_v_count[1]) 
);
defparam w_even_address_3_s3.INIT=8'hCA;
  LUT3 w_even_address_2_s3 (
    .F(w_even_address[2]),
    .I0(w_write_pos[2]),
    .I1(w_h_count_4),
    .I2(w_v_count[1]) 
);
defparam w_even_address_2_s3.INIT=8'hCA;
  LUT3 w_even_address_1_s3 (
    .F(w_even_address[1]),
    .I0(w_write_pos[1]),
    .I1(w_h_count_3),
    .I2(w_v_count[1]) 
);
defparam w_even_address_1_s3.INIT=8'hCA;
  LUT3 w_even_address_0_s3 (
    .F(w_even_address[0]),
    .I0(w_screen_pos_x_Z[3]),
    .I1(w_h_count_2),
    .I2(w_v_count[1]) 
);
defparam w_even_address_0_s3.INIT=8'hCA;
  LUT2 w_even_re_s1 (
    .F(w_even_re),
    .I0(w_h_count_0),
    .I1(w_v_count[1]) 
);
defparam w_even_re_s1.INIT=4'h4;
  LUT3 w_even_we_s0 (
    .F(w_even_we),
    .I0(w_v_count[1]),
    .I1(w_write_pos[10]),
    .I2(w_h_count_end_13) 
);
defparam w_even_we_s0.INIT=8'h10;
  LUT3 w_odd_address_9_s3 (
    .F(w_odd_address[9]),
    .I0(w_write_pos[9]),
    .I1(w_h_count_11),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_9_s3.INIT=8'hAC;
  LUT3 w_odd_address_8_s3 (
    .F(w_odd_address[8]),
    .I0(w_write_pos[8]),
    .I1(w_h_count_10),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_8_s3.INIT=8'hAC;
  LUT3 w_odd_address_7_s3 (
    .F(w_odd_address[7]),
    .I0(w_write_pos[7]),
    .I1(w_h_count_9),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_7_s3.INIT=8'hAC;
  LUT3 w_odd_address_6_s3 (
    .F(w_odd_address[6]),
    .I0(w_write_pos[6]),
    .I1(w_h_count_8),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_6_s3.INIT=8'hAC;
  LUT3 w_odd_address_5_s3 (
    .F(w_odd_address[5]),
    .I0(w_write_pos[5]),
    .I1(w_h_count_7),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_5_s3.INIT=8'hAC;
  LUT3 w_odd_address_4_s3 (
    .F(w_odd_address[4]),
    .I0(w_write_pos[4]),
    .I1(w_h_count_6),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_4_s3.INIT=8'hAC;
  LUT3 w_odd_address_3_s3 (
    .F(w_odd_address[3]),
    .I0(w_write_pos[3]),
    .I1(w_h_count_5),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_3_s3.INIT=8'hAC;
  LUT3 w_odd_address_2_s3 (
    .F(w_odd_address[2]),
    .I0(w_write_pos[2]),
    .I1(w_h_count_4),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_2_s3.INIT=8'hAC;
  LUT3 w_odd_address_1_s3 (
    .F(w_odd_address[1]),
    .I0(w_write_pos[1]),
    .I1(w_h_count_3),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_1_s3.INIT=8'hAC;
  LUT3 w_odd_address_0_s3 (
    .F(w_odd_address[0]),
    .I0(w_screen_pos_x_Z[3]),
    .I1(w_h_count_2),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_0_s3.INIT=8'hAC;
  LUT2 w_odd_re_s2 (
    .F(w_odd_re),
    .I0(w_h_count_0),
    .I1(w_v_count[1]) 
);
defparam w_odd_re_s2.INIT=4'h1;
  LUT3 w_odd_we_s0 (
    .F(w_odd_we),
    .I0(w_write_pos[10]),
    .I1(w_v_count[1]),
    .I2(w_h_count_end_13) 
);
defparam w_odd_we_s0.INIT=8'h40;
  LUT3 w_upscan_r_7_s (
    .F(w_upscan_r[7]),
    .I0(w_odd_q[23]),
    .I1(w_even_q[23]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_r_7_s.INIT=8'hCA;
  LUT3 w_upscan_r_6_s (
    .F(w_upscan_r[6]),
    .I0(w_odd_q[22]),
    .I1(w_even_q[22]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_r_6_s.INIT=8'hCA;
  LUT3 w_upscan_r_5_s (
    .F(w_upscan_r[5]),
    .I0(w_odd_q[21]),
    .I1(w_even_q[21]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_r_5_s.INIT=8'hCA;
  LUT3 w_upscan_r_4_s (
    .F(w_upscan_r[4]),
    .I0(w_odd_q[20]),
    .I1(w_even_q[20]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_r_4_s.INIT=8'hCA;
  LUT3 w_upscan_r_3_s (
    .F(w_upscan_r[3]),
    .I0(w_odd_q[19]),
    .I1(w_even_q[19]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_r_3_s.INIT=8'hCA;
  LUT3 w_upscan_r_2_s (
    .F(w_upscan_r[2]),
    .I0(w_odd_q[18]),
    .I1(w_even_q[18]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_r_2_s.INIT=8'hCA;
  LUT3 w_upscan_r_1_s (
    .F(w_upscan_r[1]),
    .I0(w_odd_q[17]),
    .I1(w_even_q[17]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_r_1_s.INIT=8'hCA;
  LUT3 w_upscan_r_0_s (
    .F(w_upscan_r[0]),
    .I0(w_odd_q[16]),
    .I1(w_even_q[16]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_r_0_s.INIT=8'hCA;
  LUT3 w_upscan_g_7_s (
    .F(w_upscan_g[7]),
    .I0(w_odd_q[15]),
    .I1(w_even_q[15]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_g_7_s.INIT=8'hCA;
  LUT3 w_upscan_g_6_s (
    .F(w_upscan_g[6]),
    .I0(w_odd_q[14]),
    .I1(w_even_q[14]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_g_6_s.INIT=8'hCA;
  LUT3 w_upscan_g_5_s (
    .F(w_upscan_g[5]),
    .I0(w_odd_q[13]),
    .I1(w_even_q[13]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_g_5_s.INIT=8'hCA;
  LUT3 w_upscan_g_4_s (
    .F(w_upscan_g[4]),
    .I0(w_odd_q[12]),
    .I1(w_even_q[12]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_g_4_s.INIT=8'hCA;
  LUT3 w_upscan_g_3_s (
    .F(w_upscan_g[3]),
    .I0(w_odd_q[11]),
    .I1(w_even_q[11]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_g_3_s.INIT=8'hCA;
  LUT3 w_upscan_g_2_s (
    .F(w_upscan_g[2]),
    .I0(w_odd_q[10]),
    .I1(w_even_q[10]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_g_2_s.INIT=8'hCA;
  LUT3 w_upscan_g_1_s (
    .F(w_upscan_g[1]),
    .I0(w_odd_q[9]),
    .I1(w_even_q[9]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_g_1_s.INIT=8'hCA;
  LUT3 w_upscan_g_0_s (
    .F(w_upscan_g[0]),
    .I0(w_odd_q[8]),
    .I1(w_even_q[8]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_g_0_s.INIT=8'hCA;
  LUT3 w_upscan_b_7_s (
    .F(w_upscan_b[7]),
    .I0(w_odd_q[7]),
    .I1(w_even_q[7]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_b_7_s.INIT=8'hCA;
  LUT3 w_upscan_b_6_s (
    .F(w_upscan_b[6]),
    .I0(w_odd_q[6]),
    .I1(w_even_q[6]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_b_6_s.INIT=8'hCA;
  LUT3 w_upscan_b_5_s (
    .F(w_upscan_b[5]),
    .I0(w_odd_q[5]),
    .I1(w_even_q[5]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_b_5_s.INIT=8'hCA;
  LUT3 w_upscan_b_4_s (
    .F(w_upscan_b[4]),
    .I0(w_odd_q[4]),
    .I1(w_even_q[4]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_b_4_s.INIT=8'hCA;
  LUT3 w_upscan_b_3_s (
    .F(w_upscan_b[3]),
    .I0(w_odd_q[3]),
    .I1(w_even_q[3]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_b_3_s.INIT=8'hCA;
  LUT3 w_upscan_b_2_s (
    .F(w_upscan_b[2]),
    .I0(w_odd_q[2]),
    .I1(w_even_q[2]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_b_2_s.INIT=8'hCA;
  LUT3 w_upscan_b_1_s (
    .F(w_upscan_b[1]),
    .I0(w_odd_q[1]),
    .I1(w_even_q[1]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_b_1_s.INIT=8'hCA;
  LUT3 w_upscan_b_0_s (
    .F(w_upscan_b[0]),
    .I0(w_odd_q[0]),
    .I1(w_even_q[0]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_b_0_s.INIT=8'hCA;
  LUT2 n9_s3 (
    .F(n9_7),
    .I0(w_screen_pos_x_Z[8]),
    .I1(w_screen_pos_x_Z[9]) 
);
defparam n9_s3.INIT=4'h6;
  LUT2 n6_s3 (
    .F(n6_7),
    .I0(w_screen_pos_x_Z[12]),
    .I1(n1333_21) 
);
defparam n6_s3.INIT=4'h6;
  LUT3 n5_s2 (
    .F(n5_5),
    .I0(w_screen_pos_x_Z[12]),
    .I1(n1333_21),
    .I2(w_screen_pos_x_Z[13]) 
);
defparam n5_s2.INIT=8'h78;
  LUT4 n7_s4 (
    .F(n7_9),
    .I0(w_screen_pos_x_Z[10]),
    .I1(w_screen_pos_x_Z[8]),
    .I2(w_screen_pos_x_Z[9]),
    .I3(w_screen_pos_x_Z[11]) 
);
defparam n7_s4.INIT=16'h7F80;
  LUT3 n8_s5 (
    .F(n8_10),
    .I0(w_screen_pos_x_Z[10]),
    .I1(w_screen_pos_x_Z[8]),
    .I2(w_screen_pos_x_Z[9]) 
);
defparam n8_s5.INIT=8'h6A;
  ALU w_write_pos_4_s (
    .SUM(w_write_pos[4]),
    .COUT(w_write_pos_4_3),
    .I0(w_screen_pos_x_Z[7]),
    .I1(reg_display_adjust[3]),
    .I3(GND),
    .CIN(w_write_pos_3_6) 
);
defparam w_write_pos_4_s.ALU_MODE=0;
  ALU w_write_pos_5_s (
    .SUM(w_write_pos[5]),
    .COUT(w_write_pos_5_3),
    .I0(n10_10),
    .I1(VCC),
    .I3(GND),
    .CIN(w_write_pos_4_3) 
);
defparam w_write_pos_5_s.ALU_MODE=0;
  ALU w_write_pos_6_s (
    .SUM(w_write_pos[6]),
    .COUT(w_write_pos_6_3),
    .I0(n9_7),
    .I1(VCC),
    .I3(GND),
    .CIN(w_write_pos_5_3) 
);
defparam w_write_pos_6_s.ALU_MODE=0;
  ALU w_write_pos_7_s (
    .SUM(w_write_pos[7]),
    .COUT(w_write_pos_7_3),
    .I0(n8_10),
    .I1(VCC),
    .I3(GND),
    .CIN(w_write_pos_6_3) 
);
defparam w_write_pos_7_s.ALU_MODE=0;
  ALU w_write_pos_8_s (
    .SUM(w_write_pos[8]),
    .COUT(w_write_pos_8_3),
    .I0(n7_9),
    .I1(VCC),
    .I3(GND),
    .CIN(w_write_pos_7_3) 
);
defparam w_write_pos_8_s.ALU_MODE=0;
  ALU w_write_pos_9_s (
    .SUM(w_write_pos[9]),
    .COUT(w_write_pos_9_3),
    .I0(n6_7),
    .I1(VCC),
    .I3(GND),
    .CIN(w_write_pos_8_3) 
);
defparam w_write_pos_9_s.ALU_MODE=0;
  ALU w_write_pos_10_s (
    .SUM(w_write_pos[10]),
    .COUT(w_write_pos_10_0_COUT),
    .I0(n5_5),
    .I1(VCC),
    .I3(GND),
    .CIN(w_write_pos_9_3) 
);
defparam w_write_pos_10_s.ALU_MODE=0;
  ALU w_write_pos_1_s1 (
    .SUM(w_write_pos[1]),
    .COUT(w_write_pos_1_6),
    .I0(w_screen_pos_x_Z[4]),
    .I1(reg_display_adjust[0]),
    .I3(GND),
    .CIN(VCC) 
);
defparam w_write_pos_1_s1.ALU_MODE=1;
  ALU w_write_pos_2_s1 (
    .SUM(w_write_pos[2]),
    .COUT(w_write_pos_2_6),
    .I0(w_screen_pos_x_Z[5]),
    .I1(reg_display_adjust[1]),
    .I3(GND),
    .CIN(w_write_pos_1_6) 
);
defparam w_write_pos_2_s1.ALU_MODE=1;
  ALU w_write_pos_3_s1 (
    .SUM(w_write_pos[3]),
    .COUT(w_write_pos_3_6),
    .I0(w_screen_pos_x_Z[6]),
    .I1(reg_display_adjust[2]),
    .I3(GND),
    .CIN(w_write_pos_2_6) 
);
defparam w_write_pos_3_s1.ALU_MODE=1;
  INV n10_s5 (
    .O(n10_10),
    .I(w_screen_pos_x_Z[8]) 
);
  vdp_upscan_line_buffer u_even_line_buffer (
    .w_even_re(w_even_re),
    .clk85m(clk85m),
    .w_even_we(w_even_we),
    .w_h_count_end_13(w_h_count_end_13),
    .w_vdp_b(w_vdp_b[7:0]),
    .w_vdp_g(w_vdp_g[7:0]),
    .w_even_address(w_even_address[9:0]),
    .w_vdp_r(w_vdp_r[7:0]),
    .w_v_count(w_v_count[1]),
    .w_write_pos(w_write_pos[10]),
    .w_even_q(w_even_q[23:0])
);
  vdp_upscan_line_buffer_0 u_odd_line_buffer (
    .w_odd_re(w_odd_re),
    .clk85m(clk85m),
    .w_odd_we(w_odd_we),
    .w_h_count_end_13(w_h_count_end_13),
    .w_vdp_b(w_vdp_b[7:0]),
    .w_vdp_g(w_vdp_g[7:0]),
    .w_odd_address(w_odd_address[9:0]),
    .w_vdp_r(w_vdp_r[7:0]),
    .w_write_pos(w_write_pos[10]),
    .w_v_count(w_v_count[1]),
    .w_odd_q(w_odd_q[23:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_upscan */
module vdp_video_ram_line_buffer (
  clk85m,
  n87,
  n86,
  n85,
  n84,
  n83,
  n82,
  n81,
  n80,
  n79,
  n78,
  ff_we_even,
  ff_re,
  ff_d,
  ff_address_even,
  out_e,
  ff_imem_14524_DIAREG_G
)
;
input clk85m;
input n87;
input n86;
input n85;
input n84;
input n83;
input n82;
input n81;
input n80;
input n79;
input n78;
input ff_we_even;
input ff_re;
input [23:0] ff_d;
input [9:0] ff_address_even;
output [23:0] out_e;
output [23:0] ff_imem_14524_DIAREG_G;
wire ff_imem_n29_DOAL_G_0_12;
wire ff_q_22_8;
wire ff_q_21_8;
wire ff_q_20_8;
wire ff_q_19_8;
wire ff_q_18_8;
wire ff_q_17_8;
wire ff_q_16_8;
wire ff_q_15_8;
wire ff_q_14_8;
wire ff_q_13_8;
wire ff_q_12_8;
wire ff_q_11_8;
wire ff_q_10_8;
wire ff_q_9_8;
wire ff_q_8_8;
wire ff_q_7_8;
wire ff_q_6_8;
wire ff_q_5_8;
wire ff_q_4_8;
wire ff_q_3_8;
wire ff_q_2_8;
wire ff_q_1_8;
wire ff_q_0_8;
wire ff_q_23_8;
wire ff_imem_n29_DOAL_G_0_13;
wire ff_imem_n29_DOAL_G_0_14;
wire ff_imem_n29_DOAL_G_0_15;
wire ff_imem_n29_DOAL_G_0_16;
wire ff_imem_n29_DOAL_G_0_17;
wire ff_imem_n29_DOAL_G_0_18;
wire ff_imem_14524_REDUCAREG_G;
wire n14_1;
wire n15_1;
wire n16_1;
wire n17_1;
wire n18_1;
wire n19_1;
wire n20_1;
wire n21_1;
wire n22_1;
wire n23_1;
wire n24_1;
wire n25_1;
wire n26_1;
wire n27_1;
wire n28_1;
wire n29_1;
wire n6_2;
wire n7_1;
wire n8_1;
wire n9_1;
wire n10_1;
wire n11_1;
wire n12_1;
wire n13_1;
wire [23:0] ff_q;
wire [31:16] DO;
wire [31:8] DO_0;
wire VCC;
wire GND;
  LUT4 ff_imem_n29_DOAL_G_0_s10 (
    .F(ff_imem_n29_DOAL_G_0_12),
    .I0(ff_imem_n29_DOAL_G_0_13),
    .I1(ff_imem_n29_DOAL_G_0_14),
    .I2(ff_imem_n29_DOAL_G_0_15),
    .I3(ff_imem_n29_DOAL_G_0_16) 
);
defparam ff_imem_n29_DOAL_G_0_s10.INIT=16'h8000;
  LUT3 ff_q_22_s3 (
    .F(ff_q_22_8),
    .I0(n7_1),
    .I1(ff_imem_14524_DIAREG_G[22]),
    .I2(ff_imem_14524_REDUCAREG_G) 
);
defparam ff_q_22_s3.INIT=8'h35;
  LUT3 ff_q_21_s3 (
    .F(ff_q_21_8),
    .I0(n8_1),
    .I1(ff_imem_14524_DIAREG_G[21]),
    .I2(ff_imem_14524_REDUCAREG_G) 
);
defparam ff_q_21_s3.INIT=8'h35;
  LUT3 ff_q_20_s3 (
    .F(ff_q_20_8),
    .I0(n9_1),
    .I1(ff_imem_14524_DIAREG_G[20]),
    .I2(ff_imem_14524_REDUCAREG_G) 
);
defparam ff_q_20_s3.INIT=8'h35;
  LUT3 ff_q_19_s3 (
    .F(ff_q_19_8),
    .I0(n10_1),
    .I1(ff_imem_14524_DIAREG_G[19]),
    .I2(ff_imem_14524_REDUCAREG_G) 
);
defparam ff_q_19_s3.INIT=8'h35;
  LUT3 ff_q_18_s3 (
    .F(ff_q_18_8),
    .I0(n11_1),
    .I1(ff_imem_14524_DIAREG_G[18]),
    .I2(ff_imem_14524_REDUCAREG_G) 
);
defparam ff_q_18_s3.INIT=8'h35;
  LUT3 ff_q_17_s3 (
    .F(ff_q_17_8),
    .I0(n12_1),
    .I1(ff_imem_14524_DIAREG_G[17]),
    .I2(ff_imem_14524_REDUCAREG_G) 
);
defparam ff_q_17_s3.INIT=8'h35;
  LUT3 ff_q_16_s3 (
    .F(ff_q_16_8),
    .I0(n13_1),
    .I1(ff_imem_14524_DIAREG_G[16]),
    .I2(ff_imem_14524_REDUCAREG_G) 
);
defparam ff_q_16_s3.INIT=8'h35;
  LUT3 ff_q_15_s3 (
    .F(ff_q_15_8),
    .I0(n14_1),
    .I1(ff_imem_14524_DIAREG_G[15]),
    .I2(ff_imem_14524_REDUCAREG_G) 
);
defparam ff_q_15_s3.INIT=8'h35;
  LUT3 ff_q_14_s3 (
    .F(ff_q_14_8),
    .I0(n15_1),
    .I1(ff_imem_14524_DIAREG_G[14]),
    .I2(ff_imem_14524_REDUCAREG_G) 
);
defparam ff_q_14_s3.INIT=8'h35;
  LUT3 ff_q_13_s3 (
    .F(ff_q_13_8),
    .I0(n16_1),
    .I1(ff_imem_14524_DIAREG_G[13]),
    .I2(ff_imem_14524_REDUCAREG_G) 
);
defparam ff_q_13_s3.INIT=8'h35;
  LUT3 ff_q_12_s3 (
    .F(ff_q_12_8),
    .I0(n17_1),
    .I1(ff_imem_14524_DIAREG_G[12]),
    .I2(ff_imem_14524_REDUCAREG_G) 
);
defparam ff_q_12_s3.INIT=8'h35;
  LUT3 ff_q_11_s3 (
    .F(ff_q_11_8),
    .I0(n18_1),
    .I1(ff_imem_14524_DIAREG_G[11]),
    .I2(ff_imem_14524_REDUCAREG_G) 
);
defparam ff_q_11_s3.INIT=8'h35;
  LUT3 ff_q_10_s3 (
    .F(ff_q_10_8),
    .I0(n19_1),
    .I1(ff_imem_14524_DIAREG_G[10]),
    .I2(ff_imem_14524_REDUCAREG_G) 
);
defparam ff_q_10_s3.INIT=8'h35;
  LUT3 ff_q_9_s3 (
    .F(ff_q_9_8),
    .I0(n20_1),
    .I1(ff_imem_14524_DIAREG_G[9]),
    .I2(ff_imem_14524_REDUCAREG_G) 
);
defparam ff_q_9_s3.INIT=8'h35;
  LUT3 ff_q_8_s3 (
    .F(ff_q_8_8),
    .I0(n21_1),
    .I1(ff_imem_14524_DIAREG_G[8]),
    .I2(ff_imem_14524_REDUCAREG_G) 
);
defparam ff_q_8_s3.INIT=8'h35;
  LUT3 ff_q_7_s3 (
    .F(ff_q_7_8),
    .I0(n22_1),
    .I1(ff_imem_14524_DIAREG_G[7]),
    .I2(ff_imem_14524_REDUCAREG_G) 
);
defparam ff_q_7_s3.INIT=8'h35;
  LUT3 ff_q_6_s3 (
    .F(ff_q_6_8),
    .I0(n23_1),
    .I1(ff_imem_14524_DIAREG_G[6]),
    .I2(ff_imem_14524_REDUCAREG_G) 
);
defparam ff_q_6_s3.INIT=8'h35;
  LUT3 ff_q_5_s3 (
    .F(ff_q_5_8),
    .I0(n24_1),
    .I1(ff_imem_14524_DIAREG_G[5]),
    .I2(ff_imem_14524_REDUCAREG_G) 
);
defparam ff_q_5_s3.INIT=8'h35;
  LUT3 ff_q_4_s3 (
    .F(ff_q_4_8),
    .I0(n25_1),
    .I1(ff_imem_14524_DIAREG_G[4]),
    .I2(ff_imem_14524_REDUCAREG_G) 
);
defparam ff_q_4_s3.INIT=8'h35;
  LUT3 ff_q_3_s3 (
    .F(ff_q_3_8),
    .I0(n26_1),
    .I1(ff_imem_14524_DIAREG_G[3]),
    .I2(ff_imem_14524_REDUCAREG_G) 
);
defparam ff_q_3_s3.INIT=8'h35;
  LUT3 ff_q_2_s3 (
    .F(ff_q_2_8),
    .I0(n27_1),
    .I1(ff_imem_14524_DIAREG_G[2]),
    .I2(ff_imem_14524_REDUCAREG_G) 
);
defparam ff_q_2_s3.INIT=8'h35;
  LUT3 ff_q_1_s3 (
    .F(ff_q_1_8),
    .I0(n28_1),
    .I1(ff_imem_14524_DIAREG_G[1]),
    .I2(ff_imem_14524_REDUCAREG_G) 
);
defparam ff_q_1_s3.INIT=8'h35;
  LUT3 ff_q_0_s3 (
    .F(ff_q_0_8),
    .I0(ff_imem_14524_DIAREG_G[0]),
    .I1(n29_1),
    .I2(ff_imem_14524_REDUCAREG_G) 
);
defparam ff_q_0_s3.INIT=8'h53;
  LUT3 ff_q_23_s3 (
    .F(ff_q_23_8),
    .I0(n6_2),
    .I1(ff_imem_14524_DIAREG_G[23]),
    .I2(ff_imem_14524_REDUCAREG_G) 
);
defparam ff_q_23_s3.INIT=8'h35;
  LUT3 ff_imem_n29_DOAL_G_0_s11 (
    .F(ff_imem_n29_DOAL_G_0_13),
    .I0(ff_address_even[7]),
    .I1(n80),
    .I2(ff_imem_n29_DOAL_G_0_17) 
);
defparam ff_imem_n29_DOAL_G_0_s11.INIT=8'h90;
  LUT4 ff_imem_n29_DOAL_G_0_s12 (
    .F(ff_imem_n29_DOAL_G_0_14),
    .I0(ff_address_even[3]),
    .I1(n84),
    .I2(ff_address_even[4]),
    .I3(n83) 
);
defparam ff_imem_n29_DOAL_G_0_s12.INIT=16'h9009;
  LUT4 ff_imem_n29_DOAL_G_0_s13 (
    .F(ff_imem_n29_DOAL_G_0_15),
    .I0(ff_address_even[5]),
    .I1(n82),
    .I2(ff_address_even[6]),
    .I3(n81) 
);
defparam ff_imem_n29_DOAL_G_0_s13.INIT=16'h9009;
  LUT4 ff_imem_n29_DOAL_G_0_s14 (
    .F(ff_imem_n29_DOAL_G_0_16),
    .I0(ff_address_even[0]),
    .I1(n87),
    .I2(ff_we_even),
    .I3(ff_imem_n29_DOAL_G_0_18) 
);
defparam ff_imem_n29_DOAL_G_0_s14.INIT=16'h9000;
  LUT4 ff_imem_n29_DOAL_G_0_s15 (
    .F(ff_imem_n29_DOAL_G_0_17),
    .I0(ff_address_even[8]),
    .I1(n79),
    .I2(ff_address_even[9]),
    .I3(n78) 
);
defparam ff_imem_n29_DOAL_G_0_s15.INIT=16'h9009;
  LUT4 ff_imem_n29_DOAL_G_0_s16 (
    .F(ff_imem_n29_DOAL_G_0_18),
    .I0(ff_address_even[1]),
    .I1(n86),
    .I2(ff_address_even[2]),
    .I3(n85) 
);
defparam ff_imem_n29_DOAL_G_0_s16.INIT=16'h9009;
  DFF ff_q_out_23_s0 (
    .Q(out_e[23]),
    .D(ff_q[23]),
    .CLK(clk85m) 
);
  DFF ff_q_out_22_s0 (
    .Q(out_e[22]),
    .D(ff_q[22]),
    .CLK(clk85m) 
);
  DFF ff_q_out_21_s0 (
    .Q(out_e[21]),
    .D(ff_q[21]),
    .CLK(clk85m) 
);
  DFF ff_q_out_20_s0 (
    .Q(out_e[20]),
    .D(ff_q[20]),
    .CLK(clk85m) 
);
  DFF ff_q_out_19_s0 (
    .Q(out_e[19]),
    .D(ff_q[19]),
    .CLK(clk85m) 
);
  DFF ff_q_out_18_s0 (
    .Q(out_e[18]),
    .D(ff_q[18]),
    .CLK(clk85m) 
);
  DFF ff_q_out_17_s0 (
    .Q(out_e[17]),
    .D(ff_q[17]),
    .CLK(clk85m) 
);
  DFF ff_q_out_16_s0 (
    .Q(out_e[16]),
    .D(ff_q[16]),
    .CLK(clk85m) 
);
  DFF ff_q_out_15_s0 (
    .Q(out_e[15]),
    .D(ff_q[15]),
    .CLK(clk85m) 
);
  DFF ff_q_out_14_s0 (
    .Q(out_e[14]),
    .D(ff_q[14]),
    .CLK(clk85m) 
);
  DFF ff_q_out_13_s0 (
    .Q(out_e[13]),
    .D(ff_q[13]),
    .CLK(clk85m) 
);
  DFF ff_q_out_12_s0 (
    .Q(out_e[12]),
    .D(ff_q[12]),
    .CLK(clk85m) 
);
  DFF ff_q_out_11_s0 (
    .Q(out_e[11]),
    .D(ff_q[11]),
    .CLK(clk85m) 
);
  DFF ff_q_out_10_s0 (
    .Q(out_e[10]),
    .D(ff_q[10]),
    .CLK(clk85m) 
);
  DFF ff_q_out_9_s0 (
    .Q(out_e[9]),
    .D(ff_q[9]),
    .CLK(clk85m) 
);
  DFF ff_q_out_8_s0 (
    .Q(out_e[8]),
    .D(ff_q[8]),
    .CLK(clk85m) 
);
  DFF ff_q_out_7_s0 (
    .Q(out_e[7]),
    .D(ff_q[7]),
    .CLK(clk85m) 
);
  DFF ff_q_out_6_s0 (
    .Q(out_e[6]),
    .D(ff_q[6]),
    .CLK(clk85m) 
);
  DFF ff_q_out_5_s0 (
    .Q(out_e[5]),
    .D(ff_q[5]),
    .CLK(clk85m) 
);
  DFF ff_q_out_4_s0 (
    .Q(out_e[4]),
    .D(ff_q[4]),
    .CLK(clk85m) 
);
  DFF ff_q_out_3_s0 (
    .Q(out_e[3]),
    .D(ff_q[3]),
    .CLK(clk85m) 
);
  DFF ff_q_out_2_s0 (
    .Q(out_e[2]),
    .D(ff_q[2]),
    .CLK(clk85m) 
);
  DFF ff_q_out_1_s0 (
    .Q(out_e[1]),
    .D(ff_q[1]),
    .CLK(clk85m) 
);
  DFF ff_q_out_0_s0 (
    .Q(out_e[0]),
    .D(ff_q[0]),
    .CLK(clk85m) 
);
  DFF ff_imem_14524_REDUCAREG_G_s (
    .Q(ff_imem_14524_REDUCAREG_G),
    .D(ff_imem_n29_DOAL_G_0_12),
    .CLK(clk85m) 
);
  DFF ff_imem_14524_DIAREG_G_0_s (
    .Q(ff_imem_14524_DIAREG_G[0]),
    .D(ff_d[0]),
    .CLK(clk85m) 
);
  DFF ff_imem_14524_DIAREG_G_1_s (
    .Q(ff_imem_14524_DIAREG_G[1]),
    .D(ff_d[1]),
    .CLK(clk85m) 
);
  DFF ff_imem_14524_DIAREG_G_2_s (
    .Q(ff_imem_14524_DIAREG_G[2]),
    .D(ff_d[2]),
    .CLK(clk85m) 
);
  DFF ff_imem_14524_DIAREG_G_3_s (
    .Q(ff_imem_14524_DIAREG_G[3]),
    .D(ff_d[3]),
    .CLK(clk85m) 
);
  DFF ff_imem_14524_DIAREG_G_4_s (
    .Q(ff_imem_14524_DIAREG_G[4]),
    .D(ff_d[4]),
    .CLK(clk85m) 
);
  DFF ff_imem_14524_DIAREG_G_5_s (
    .Q(ff_imem_14524_DIAREG_G[5]),
    .D(ff_d[5]),
    .CLK(clk85m) 
);
  DFF ff_imem_14524_DIAREG_G_6_s (
    .Q(ff_imem_14524_DIAREG_G[6]),
    .D(ff_d[6]),
    .CLK(clk85m) 
);
  DFF ff_imem_14524_DIAREG_G_7_s (
    .Q(ff_imem_14524_DIAREG_G[7]),
    .D(ff_d[7]),
    .CLK(clk85m) 
);
  DFF ff_imem_14524_DIAREG_G_8_s (
    .Q(ff_imem_14524_DIAREG_G[8]),
    .D(ff_d[8]),
    .CLK(clk85m) 
);
  DFF ff_imem_14524_DIAREG_G_9_s (
    .Q(ff_imem_14524_DIAREG_G[9]),
    .D(ff_d[9]),
    .CLK(clk85m) 
);
  DFF ff_imem_14524_DIAREG_G_10_s (
    .Q(ff_imem_14524_DIAREG_G[10]),
    .D(ff_d[10]),
    .CLK(clk85m) 
);
  DFF ff_imem_14524_DIAREG_G_11_s (
    .Q(ff_imem_14524_DIAREG_G[11]),
    .D(ff_d[11]),
    .CLK(clk85m) 
);
  DFF ff_imem_14524_DIAREG_G_12_s (
    .Q(ff_imem_14524_DIAREG_G[12]),
    .D(ff_d[12]),
    .CLK(clk85m) 
);
  DFF ff_imem_14524_DIAREG_G_13_s (
    .Q(ff_imem_14524_DIAREG_G[13]),
    .D(ff_d[13]),
    .CLK(clk85m) 
);
  DFF ff_imem_14524_DIAREG_G_14_s (
    .Q(ff_imem_14524_DIAREG_G[14]),
    .D(ff_d[14]),
    .CLK(clk85m) 
);
  DFF ff_imem_14524_DIAREG_G_15_s (
    .Q(ff_imem_14524_DIAREG_G[15]),
    .D(ff_d[15]),
    .CLK(clk85m) 
);
  DFF ff_imem_14524_DIAREG_G_16_s (
    .Q(ff_imem_14524_DIAREG_G[16]),
    .D(ff_d[16]),
    .CLK(clk85m) 
);
  DFF ff_imem_14524_DIAREG_G_17_s (
    .Q(ff_imem_14524_DIAREG_G[17]),
    .D(ff_d[17]),
    .CLK(clk85m) 
);
  DFF ff_imem_14524_DIAREG_G_18_s (
    .Q(ff_imem_14524_DIAREG_G[18]),
    .D(ff_d[18]),
    .CLK(clk85m) 
);
  DFF ff_imem_14524_DIAREG_G_19_s (
    .Q(ff_imem_14524_DIAREG_G[19]),
    .D(ff_d[19]),
    .CLK(clk85m) 
);
  DFF ff_imem_14524_DIAREG_G_20_s (
    .Q(ff_imem_14524_DIAREG_G[20]),
    .D(ff_d[20]),
    .CLK(clk85m) 
);
  DFF ff_imem_14524_DIAREG_G_21_s (
    .Q(ff_imem_14524_DIAREG_G[21]),
    .D(ff_d[21]),
    .CLK(clk85m) 
);
  DFF ff_imem_14524_DIAREG_G_22_s (
    .Q(ff_imem_14524_DIAREG_G[22]),
    .D(ff_d[22]),
    .CLK(clk85m) 
);
  DFF ff_imem_14524_DIAREG_G_23_s (
    .Q(ff_imem_14524_DIAREG_G[23]),
    .D(ff_d[23]),
    .CLK(clk85m) 
);
  DFFR ff_q_22_s1 (
    .Q(ff_q[22]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_22_8) 
);
  DFFR ff_q_21_s1 (
    .Q(ff_q[21]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_21_8) 
);
  DFFR ff_q_20_s1 (
    .Q(ff_q[20]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_20_8) 
);
  DFFR ff_q_19_s1 (
    .Q(ff_q[19]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_19_8) 
);
  DFFR ff_q_18_s1 (
    .Q(ff_q[18]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_18_8) 
);
  DFFR ff_q_17_s1 (
    .Q(ff_q[17]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_17_8) 
);
  DFFR ff_q_16_s1 (
    .Q(ff_q[16]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_16_8) 
);
  DFFR ff_q_15_s1 (
    .Q(ff_q[15]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_15_8) 
);
  DFFR ff_q_14_s1 (
    .Q(ff_q[14]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_14_8) 
);
  DFFR ff_q_13_s1 (
    .Q(ff_q[13]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_13_8) 
);
  DFFR ff_q_12_s1 (
    .Q(ff_q[12]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_12_8) 
);
  DFFR ff_q_11_s1 (
    .Q(ff_q[11]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_11_8) 
);
  DFFR ff_q_10_s1 (
    .Q(ff_q[10]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_10_8) 
);
  DFFR ff_q_9_s1 (
    .Q(ff_q[9]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_9_8) 
);
  DFFR ff_q_8_s1 (
    .Q(ff_q[8]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_8_8) 
);
  DFFR ff_q_7_s1 (
    .Q(ff_q[7]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_7_8) 
);
  DFFR ff_q_6_s1 (
    .Q(ff_q[6]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_6_8) 
);
  DFFR ff_q_5_s1 (
    .Q(ff_q[5]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_5_8) 
);
  DFFR ff_q_4_s1 (
    .Q(ff_q[4]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_4_8) 
);
  DFFR ff_q_3_s1 (
    .Q(ff_q[3]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_3_8) 
);
  DFFR ff_q_2_s1 (
    .Q(ff_q[2]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_2_8) 
);
  DFFR ff_q_1_s1 (
    .Q(ff_q[1]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_1_8) 
);
  DFFR ff_q_0_s1 (
    .Q(ff_q[0]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_0_8) 
);
  DFFR ff_q_23_s1 (
    .Q(ff_q[23]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_23_8) 
);
  SDPB ff_imem_ff_imem_0_0_s (
    .DO({DO[31:16],n14_1,n15_1,n16_1,n17_1,n18_1,n19_1,n20_1,n21_1,n22_1,n23_1,n24_1,n25_1,n26_1,n27_1,n28_1,n29_1}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,ff_d[15:0]}),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}),
    .ADA({ff_address_even[9:0],GND,GND,VCC,VCC}),
    .ADB({n78,n79,n80,n81,n82,n83,n84,n85,n86,n87,GND,GND,GND,GND}),
    .CLKA(clk85m),
    .CLKB(clk85m),
    .CEA(ff_we_even),
    .CEB(VCC),
    .OCE(GND),
    .RESETA(GND),
    .RESETB(GND) 
);
defparam ff_imem_ff_imem_0_0_s.BIT_WIDTH_0=16;
defparam ff_imem_ff_imem_0_0_s.BIT_WIDTH_1=16;
defparam ff_imem_ff_imem_0_0_s.READ_MODE=1'b0;
defparam ff_imem_ff_imem_0_0_s.RESET_MODE="SYNC";
defparam ff_imem_ff_imem_0_0_s.BLK_SEL_0=3'b000;
defparam ff_imem_ff_imem_0_0_s.BLK_SEL_1=3'b000;
  SDPB ff_imem_ff_imem_0_1_s (
    .DO({DO_0[31:8],n6_2,n7_1,n8_1,n9_1,n10_1,n11_1,n12_1,n13_1}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,ff_d[23:16]}),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}),
    .ADA({ff_address_even[9:0],GND,GND,VCC,VCC}),
    .ADB({n78,n79,n80,n81,n82,n83,n84,n85,n86,n87,GND,GND,GND,GND}),
    .CLKA(clk85m),
    .CLKB(clk85m),
    .CEA(ff_we_even),
    .CEB(VCC),
    .OCE(GND),
    .RESETA(GND),
    .RESETB(GND) 
);
defparam ff_imem_ff_imem_0_1_s.BIT_WIDTH_0=16;
defparam ff_imem_ff_imem_0_1_s.BIT_WIDTH_1=16;
defparam ff_imem_ff_imem_0_1_s.READ_MODE=1'b0;
defparam ff_imem_ff_imem_0_1_s.RESET_MODE="SYNC";
defparam ff_imem_ff_imem_0_1_s.BLK_SEL_0=3'b000;
defparam ff_imem_ff_imem_0_1_s.BLK_SEL_1=3'b000;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_video_ram_line_buffer */
module vdp_video_ram_line_buffer_0 (
  clk85m,
  n98,
  n97,
  n96,
  n95,
  n94,
  n93,
  n92,
  n91,
  n90,
  n89,
  ff_we_odd,
  ff_re,
  ff_d,
  ff_address_odd,
  ff_imem_14524_DIAREG_G,
  out_o
)
;
input clk85m;
input n98;
input n97;
input n96;
input n95;
input n94;
input n93;
input n92;
input n91;
input n90;
input n89;
input ff_we_odd;
input ff_re;
input [23:0] ff_d;
input [9:0] ff_address_odd;
input [23:0] ff_imem_14524_DIAREG_G;
output [23:0] out_o;
wire ff_imem_n29_DOAL_G_0_12;
wire ff_q_22_8;
wire ff_q_21_8;
wire ff_q_20_8;
wire ff_q_19_8;
wire ff_q_18_8;
wire ff_q_17_8;
wire ff_q_16_8;
wire ff_q_15_8;
wire ff_q_14_8;
wire ff_q_13_8;
wire ff_q_12_8;
wire ff_q_11_8;
wire ff_q_10_8;
wire ff_q_9_8;
wire ff_q_8_8;
wire ff_q_7_8;
wire ff_q_6_8;
wire ff_q_5_8;
wire ff_q_4_8;
wire ff_q_3_8;
wire ff_q_2_8;
wire ff_q_1_8;
wire ff_q_0_8;
wire ff_q_23_8;
wire ff_imem_n29_DOAL_G_0_13;
wire ff_imem_n29_DOAL_G_0_14;
wire ff_imem_n29_DOAL_G_0_15;
wire ff_imem_n29_DOAL_G_0_16;
wire ff_imem_n29_DOAL_G_0_17;
wire ff_imem_n29_DOAL_G_0_18;
wire ff_imem_n29_DOAL_G_0_19;
wire ff_imem_14625_REDUCAREG_G;
wire n14_1;
wire n15_1;
wire n16_1;
wire n17_1;
wire n18_1;
wire n19_1;
wire n20_1;
wire n21_1;
wire n22_1;
wire n23_1;
wire n24_1;
wire n25_1;
wire n26_1;
wire n27_1;
wire n28_1;
wire n29_1;
wire n6_2;
wire n7_1;
wire n8_1;
wire n9_1;
wire n10_1;
wire n11_1;
wire n12_1;
wire n13_1;
wire [23:0] ff_q;
wire [31:16] DO;
wire [31:8] DO_0;
wire VCC;
wire GND;
  LUT4 ff_imem_n29_DOAL_G_0_s10 (
    .F(ff_imem_n29_DOAL_G_0_12),
    .I0(ff_imem_n29_DOAL_G_0_13),
    .I1(ff_imem_n29_DOAL_G_0_14),
    .I2(ff_imem_n29_DOAL_G_0_15),
    .I3(ff_imem_n29_DOAL_G_0_16) 
);
defparam ff_imem_n29_DOAL_G_0_s10.INIT=16'h8000;
  LUT3 ff_q_22_s3 (
    .F(ff_q_22_8),
    .I0(n7_1),
    .I1(ff_imem_14524_DIAREG_G[22]),
    .I2(ff_imem_14625_REDUCAREG_G) 
);
defparam ff_q_22_s3.INIT=8'h35;
  LUT3 ff_q_21_s3 (
    .F(ff_q_21_8),
    .I0(n8_1),
    .I1(ff_imem_14524_DIAREG_G[21]),
    .I2(ff_imem_14625_REDUCAREG_G) 
);
defparam ff_q_21_s3.INIT=8'h35;
  LUT3 ff_q_20_s3 (
    .F(ff_q_20_8),
    .I0(n9_1),
    .I1(ff_imem_14524_DIAREG_G[20]),
    .I2(ff_imem_14625_REDUCAREG_G) 
);
defparam ff_q_20_s3.INIT=8'h35;
  LUT3 ff_q_19_s3 (
    .F(ff_q_19_8),
    .I0(n10_1),
    .I1(ff_imem_14524_DIAREG_G[19]),
    .I2(ff_imem_14625_REDUCAREG_G) 
);
defparam ff_q_19_s3.INIT=8'h35;
  LUT3 ff_q_18_s3 (
    .F(ff_q_18_8),
    .I0(n11_1),
    .I1(ff_imem_14524_DIAREG_G[18]),
    .I2(ff_imem_14625_REDUCAREG_G) 
);
defparam ff_q_18_s3.INIT=8'h35;
  LUT3 ff_q_17_s3 (
    .F(ff_q_17_8),
    .I0(n12_1),
    .I1(ff_imem_14524_DIAREG_G[17]),
    .I2(ff_imem_14625_REDUCAREG_G) 
);
defparam ff_q_17_s3.INIT=8'h35;
  LUT3 ff_q_16_s3 (
    .F(ff_q_16_8),
    .I0(n13_1),
    .I1(ff_imem_14524_DIAREG_G[16]),
    .I2(ff_imem_14625_REDUCAREG_G) 
);
defparam ff_q_16_s3.INIT=8'h35;
  LUT3 ff_q_15_s3 (
    .F(ff_q_15_8),
    .I0(n14_1),
    .I1(ff_imem_14524_DIAREG_G[15]),
    .I2(ff_imem_14625_REDUCAREG_G) 
);
defparam ff_q_15_s3.INIT=8'h35;
  LUT3 ff_q_14_s3 (
    .F(ff_q_14_8),
    .I0(n15_1),
    .I1(ff_imem_14524_DIAREG_G[14]),
    .I2(ff_imem_14625_REDUCAREG_G) 
);
defparam ff_q_14_s3.INIT=8'h35;
  LUT3 ff_q_13_s3 (
    .F(ff_q_13_8),
    .I0(n16_1),
    .I1(ff_imem_14524_DIAREG_G[13]),
    .I2(ff_imem_14625_REDUCAREG_G) 
);
defparam ff_q_13_s3.INIT=8'h35;
  LUT3 ff_q_12_s3 (
    .F(ff_q_12_8),
    .I0(n17_1),
    .I1(ff_imem_14524_DIAREG_G[12]),
    .I2(ff_imem_14625_REDUCAREG_G) 
);
defparam ff_q_12_s3.INIT=8'h35;
  LUT3 ff_q_11_s3 (
    .F(ff_q_11_8),
    .I0(n18_1),
    .I1(ff_imem_14524_DIAREG_G[11]),
    .I2(ff_imem_14625_REDUCAREG_G) 
);
defparam ff_q_11_s3.INIT=8'h35;
  LUT3 ff_q_10_s3 (
    .F(ff_q_10_8),
    .I0(n19_1),
    .I1(ff_imem_14524_DIAREG_G[10]),
    .I2(ff_imem_14625_REDUCAREG_G) 
);
defparam ff_q_10_s3.INIT=8'h35;
  LUT3 ff_q_9_s3 (
    .F(ff_q_9_8),
    .I0(n20_1),
    .I1(ff_imem_14524_DIAREG_G[9]),
    .I2(ff_imem_14625_REDUCAREG_G) 
);
defparam ff_q_9_s3.INIT=8'h35;
  LUT3 ff_q_8_s3 (
    .F(ff_q_8_8),
    .I0(n21_1),
    .I1(ff_imem_14524_DIAREG_G[8]),
    .I2(ff_imem_14625_REDUCAREG_G) 
);
defparam ff_q_8_s3.INIT=8'h35;
  LUT3 ff_q_7_s3 (
    .F(ff_q_7_8),
    .I0(n22_1),
    .I1(ff_imem_14524_DIAREG_G[7]),
    .I2(ff_imem_14625_REDUCAREG_G) 
);
defparam ff_q_7_s3.INIT=8'h35;
  LUT3 ff_q_6_s3 (
    .F(ff_q_6_8),
    .I0(n23_1),
    .I1(ff_imem_14524_DIAREG_G[6]),
    .I2(ff_imem_14625_REDUCAREG_G) 
);
defparam ff_q_6_s3.INIT=8'h35;
  LUT3 ff_q_5_s3 (
    .F(ff_q_5_8),
    .I0(n24_1),
    .I1(ff_imem_14524_DIAREG_G[5]),
    .I2(ff_imem_14625_REDUCAREG_G) 
);
defparam ff_q_5_s3.INIT=8'h35;
  LUT3 ff_q_4_s3 (
    .F(ff_q_4_8),
    .I0(n25_1),
    .I1(ff_imem_14524_DIAREG_G[4]),
    .I2(ff_imem_14625_REDUCAREG_G) 
);
defparam ff_q_4_s3.INIT=8'h35;
  LUT3 ff_q_3_s3 (
    .F(ff_q_3_8),
    .I0(n26_1),
    .I1(ff_imem_14524_DIAREG_G[3]),
    .I2(ff_imem_14625_REDUCAREG_G) 
);
defparam ff_q_3_s3.INIT=8'h35;
  LUT3 ff_q_2_s3 (
    .F(ff_q_2_8),
    .I0(n27_1),
    .I1(ff_imem_14524_DIAREG_G[2]),
    .I2(ff_imem_14625_REDUCAREG_G) 
);
defparam ff_q_2_s3.INIT=8'h35;
  LUT3 ff_q_1_s3 (
    .F(ff_q_1_8),
    .I0(n28_1),
    .I1(ff_imem_14524_DIAREG_G[1]),
    .I2(ff_imem_14625_REDUCAREG_G) 
);
defparam ff_q_1_s3.INIT=8'h35;
  LUT3 ff_q_0_s3 (
    .F(ff_q_0_8),
    .I0(n29_1),
    .I1(ff_imem_14524_DIAREG_G[0]),
    .I2(ff_imem_14625_REDUCAREG_G) 
);
defparam ff_q_0_s3.INIT=8'h35;
  LUT3 ff_q_23_s3 (
    .F(ff_q_23_8),
    .I0(n6_2),
    .I1(ff_imem_14524_DIAREG_G[23]),
    .I2(ff_imem_14625_REDUCAREG_G) 
);
defparam ff_q_23_s3.INIT=8'h35;
  LUT3 ff_imem_n29_DOAL_G_0_s11 (
    .F(ff_imem_n29_DOAL_G_0_13),
    .I0(ff_we_odd),
    .I1(ff_imem_n29_DOAL_G_0_17),
    .I2(ff_imem_n29_DOAL_G_0_18) 
);
defparam ff_imem_n29_DOAL_G_0_s11.INIT=8'h80;
  LUT4 ff_imem_n29_DOAL_G_0_s12 (
    .F(ff_imem_n29_DOAL_G_0_14),
    .I0(ff_address_odd[7]),
    .I1(n91),
    .I2(ff_address_odd[1]),
    .I3(n97) 
);
defparam ff_imem_n29_DOAL_G_0_s12.INIT=16'hB00B;
  LUT4 ff_imem_n29_DOAL_G_0_s13 (
    .F(ff_imem_n29_DOAL_G_0_15),
    .I0(ff_address_odd[2]),
    .I1(n96),
    .I2(ff_address_odd[6]),
    .I3(n92) 
);
defparam ff_imem_n29_DOAL_G_0_s13.INIT=16'h9009;
  LUT3 ff_imem_n29_DOAL_G_0_s14 (
    .F(ff_imem_n29_DOAL_G_0_16),
    .I0(ff_address_odd[3]),
    .I1(n95),
    .I2(ff_imem_n29_DOAL_G_0_19) 
);
defparam ff_imem_n29_DOAL_G_0_s14.INIT=8'h90;
  LUT4 ff_imem_n29_DOAL_G_0_s15 (
    .F(ff_imem_n29_DOAL_G_0_17),
    .I0(n91),
    .I1(ff_address_odd[7]),
    .I2(ff_address_odd[0]),
    .I3(n98) 
);
defparam ff_imem_n29_DOAL_G_0_s15.INIT=16'hB00B;
  LUT4 ff_imem_n29_DOAL_G_0_s16 (
    .F(ff_imem_n29_DOAL_G_0_18),
    .I0(ff_address_odd[5]),
    .I1(n93),
    .I2(ff_address_odd[8]),
    .I3(n90) 
);
defparam ff_imem_n29_DOAL_G_0_s16.INIT=16'h9009;
  LUT4 ff_imem_n29_DOAL_G_0_s17 (
    .F(ff_imem_n29_DOAL_G_0_19),
    .I0(ff_address_odd[4]),
    .I1(n94),
    .I2(ff_address_odd[9]),
    .I3(n89) 
);
defparam ff_imem_n29_DOAL_G_0_s17.INIT=16'h9009;
  DFF ff_q_out_23_s0 (
    .Q(out_o[23]),
    .D(ff_q[23]),
    .CLK(clk85m) 
);
  DFF ff_q_out_22_s0 (
    .Q(out_o[22]),
    .D(ff_q[22]),
    .CLK(clk85m) 
);
  DFF ff_q_out_21_s0 (
    .Q(out_o[21]),
    .D(ff_q[21]),
    .CLK(clk85m) 
);
  DFF ff_q_out_20_s0 (
    .Q(out_o[20]),
    .D(ff_q[20]),
    .CLK(clk85m) 
);
  DFF ff_q_out_19_s0 (
    .Q(out_o[19]),
    .D(ff_q[19]),
    .CLK(clk85m) 
);
  DFF ff_q_out_18_s0 (
    .Q(out_o[18]),
    .D(ff_q[18]),
    .CLK(clk85m) 
);
  DFF ff_q_out_17_s0 (
    .Q(out_o[17]),
    .D(ff_q[17]),
    .CLK(clk85m) 
);
  DFF ff_q_out_16_s0 (
    .Q(out_o[16]),
    .D(ff_q[16]),
    .CLK(clk85m) 
);
  DFF ff_q_out_15_s0 (
    .Q(out_o[15]),
    .D(ff_q[15]),
    .CLK(clk85m) 
);
  DFF ff_q_out_14_s0 (
    .Q(out_o[14]),
    .D(ff_q[14]),
    .CLK(clk85m) 
);
  DFF ff_q_out_13_s0 (
    .Q(out_o[13]),
    .D(ff_q[13]),
    .CLK(clk85m) 
);
  DFF ff_q_out_12_s0 (
    .Q(out_o[12]),
    .D(ff_q[12]),
    .CLK(clk85m) 
);
  DFF ff_q_out_11_s0 (
    .Q(out_o[11]),
    .D(ff_q[11]),
    .CLK(clk85m) 
);
  DFF ff_q_out_10_s0 (
    .Q(out_o[10]),
    .D(ff_q[10]),
    .CLK(clk85m) 
);
  DFF ff_q_out_9_s0 (
    .Q(out_o[9]),
    .D(ff_q[9]),
    .CLK(clk85m) 
);
  DFF ff_q_out_8_s0 (
    .Q(out_o[8]),
    .D(ff_q[8]),
    .CLK(clk85m) 
);
  DFF ff_q_out_7_s0 (
    .Q(out_o[7]),
    .D(ff_q[7]),
    .CLK(clk85m) 
);
  DFF ff_q_out_6_s0 (
    .Q(out_o[6]),
    .D(ff_q[6]),
    .CLK(clk85m) 
);
  DFF ff_q_out_5_s0 (
    .Q(out_o[5]),
    .D(ff_q[5]),
    .CLK(clk85m) 
);
  DFF ff_q_out_4_s0 (
    .Q(out_o[4]),
    .D(ff_q[4]),
    .CLK(clk85m) 
);
  DFF ff_q_out_3_s0 (
    .Q(out_o[3]),
    .D(ff_q[3]),
    .CLK(clk85m) 
);
  DFF ff_q_out_2_s0 (
    .Q(out_o[2]),
    .D(ff_q[2]),
    .CLK(clk85m) 
);
  DFF ff_q_out_1_s0 (
    .Q(out_o[1]),
    .D(ff_q[1]),
    .CLK(clk85m) 
);
  DFF ff_q_out_0_s0 (
    .Q(out_o[0]),
    .D(ff_q[0]),
    .CLK(clk85m) 
);
  DFF ff_imem_14625_REDUCAREG_G_s (
    .Q(ff_imem_14625_REDUCAREG_G),
    .D(ff_imem_n29_DOAL_G_0_12),
    .CLK(clk85m) 
);
  DFFR ff_q_22_s1 (
    .Q(ff_q[22]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_22_8) 
);
  DFFR ff_q_21_s1 (
    .Q(ff_q[21]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_21_8) 
);
  DFFR ff_q_20_s1 (
    .Q(ff_q[20]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_20_8) 
);
  DFFR ff_q_19_s1 (
    .Q(ff_q[19]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_19_8) 
);
  DFFR ff_q_18_s1 (
    .Q(ff_q[18]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_18_8) 
);
  DFFR ff_q_17_s1 (
    .Q(ff_q[17]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_17_8) 
);
  DFFR ff_q_16_s1 (
    .Q(ff_q[16]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_16_8) 
);
  DFFR ff_q_15_s1 (
    .Q(ff_q[15]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_15_8) 
);
  DFFR ff_q_14_s1 (
    .Q(ff_q[14]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_14_8) 
);
  DFFR ff_q_13_s1 (
    .Q(ff_q[13]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_13_8) 
);
  DFFR ff_q_12_s1 (
    .Q(ff_q[12]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_12_8) 
);
  DFFR ff_q_11_s1 (
    .Q(ff_q[11]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_11_8) 
);
  DFFR ff_q_10_s1 (
    .Q(ff_q[10]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_10_8) 
);
  DFFR ff_q_9_s1 (
    .Q(ff_q[9]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_9_8) 
);
  DFFR ff_q_8_s1 (
    .Q(ff_q[8]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_8_8) 
);
  DFFR ff_q_7_s1 (
    .Q(ff_q[7]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_7_8) 
);
  DFFR ff_q_6_s1 (
    .Q(ff_q[6]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_6_8) 
);
  DFFR ff_q_5_s1 (
    .Q(ff_q[5]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_5_8) 
);
  DFFR ff_q_4_s1 (
    .Q(ff_q[4]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_4_8) 
);
  DFFR ff_q_3_s1 (
    .Q(ff_q[3]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_3_8) 
);
  DFFR ff_q_2_s1 (
    .Q(ff_q[2]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_2_8) 
);
  DFFR ff_q_1_s1 (
    .Q(ff_q[1]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_1_8) 
);
  DFFR ff_q_0_s1 (
    .Q(ff_q[0]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_0_8) 
);
  DFFR ff_q_23_s1 (
    .Q(ff_q[23]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_23_8) 
);
  SDPB ff_imem_ff_imem_0_0_s (
    .DO({DO[31:16],n14_1,n15_1,n16_1,n17_1,n18_1,n19_1,n20_1,n21_1,n22_1,n23_1,n24_1,n25_1,n26_1,n27_1,n28_1,n29_1}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,ff_d[15:0]}),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}),
    .ADA({ff_address_odd[9:0],GND,GND,VCC,VCC}),
    .ADB({n89,n90,n91,n92,n93,n94,n95,n96,n97,n98,GND,GND,GND,GND}),
    .CLKA(clk85m),
    .CLKB(clk85m),
    .CEA(ff_we_odd),
    .CEB(VCC),
    .OCE(GND),
    .RESETA(GND),
    .RESETB(GND) 
);
defparam ff_imem_ff_imem_0_0_s.BIT_WIDTH_0=16;
defparam ff_imem_ff_imem_0_0_s.BIT_WIDTH_1=16;
defparam ff_imem_ff_imem_0_0_s.READ_MODE=1'b0;
defparam ff_imem_ff_imem_0_0_s.RESET_MODE="SYNC";
defparam ff_imem_ff_imem_0_0_s.BLK_SEL_0=3'b000;
defparam ff_imem_ff_imem_0_0_s.BLK_SEL_1=3'b000;
  SDPB ff_imem_ff_imem_0_1_s (
    .DO({DO_0[31:8],n6_2,n7_1,n8_1,n9_1,n10_1,n11_1,n12_1,n13_1}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,ff_d[23:16]}),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}),
    .ADA({ff_address_odd[9:0],GND,GND,VCC,VCC}),
    .ADB({n89,n90,n91,n92,n93,n94,n95,n96,n97,n98,GND,GND,GND,GND}),
    .CLKA(clk85m),
    .CLKB(clk85m),
    .CEA(ff_we_odd),
    .CEB(VCC),
    .OCE(GND),
    .RESETA(GND),
    .RESETB(GND) 
);
defparam ff_imem_ff_imem_0_1_s.BIT_WIDTH_0=16;
defparam ff_imem_ff_imem_0_1_s.BIT_WIDTH_1=16;
defparam ff_imem_ff_imem_0_1_s.READ_MODE=1'b0;
defparam ff_imem_ff_imem_0_1_s.RESET_MODE="SYNC";
defparam ff_imem_ff_imem_0_1_s.BLK_SEL_0=3'b000;
defparam ff_imem_ff_imem_0_1_s.BLK_SEL_1=3'b000;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_video_ram_line_buffer_0 */
module vdp_video_double_buffer (
  clk85m,
  ff_active,
  w_upscan_r,
  w_upscan_g,
  w_upscan_b,
  w_v_count,
  w_h_count,
  ff_x_position_r,
  n77_6,
  w_pixel_r,
  w_pixel_g,
  w_pixel_b
)
;
input clk85m;
input ff_active;
input [7:0] w_upscan_r;
input [7:0] w_upscan_g;
input [7:0] w_upscan_b;
input [0:0] w_v_count;
input [11:2] w_h_count;
input [9:0] ff_x_position_r;
output n77_6;
output [7:0] w_pixel_r;
output [7:0] w_pixel_g;
output [7:0] w_pixel_b;
wire n78;
wire n79;
wire n80;
wire n81;
wire n82;
wire n83;
wire n84;
wire n85;
wire n86;
wire n87;
wire n89;
wire n90;
wire n91;
wire n92;
wire n93;
wire n94;
wire n95;
wire n96;
wire n97;
wire n98;
wire n147_3;
wire n148_3;
wire n149_3;
wire n150_3;
wire n151_3;
wire n152_3;
wire n153_3;
wire n154_3;
wire n155_3;
wire n156_3;
wire n157_3;
wire n158_3;
wire n159_3;
wire n160_3;
wire n161_3;
wire n162_3;
wire n163_3;
wire n164_3;
wire n165_3;
wire n166_3;
wire n167_3;
wire n168_3;
wire n169_3;
wire n170_3;
wire ff_we_even;
wire ff_we_odd;
wire ff_re;
wire [23:0] ff_d;
wire [9:0] ff_address_even;
wire [9:0] ff_address_odd;
wire [23:0] out_e;
wire [23:0] ff_imem_14524_DIAREG_G;
wire [23:0] out_o;
wire VCC;
wire GND;
  LUT3 n78_s1 (
    .F(n78),
    .I0(w_h_count[11]),
    .I1(ff_x_position_r[9]),
    .I2(w_v_count[0]) 
);
defparam n78_s1.INIT=8'hCA;
  LUT3 n79_s1 (
    .F(n79),
    .I0(w_h_count[10]),
    .I1(ff_x_position_r[8]),
    .I2(w_v_count[0]) 
);
defparam n79_s1.INIT=8'hCA;
  LUT3 n80_s1 (
    .F(n80),
    .I0(w_h_count[9]),
    .I1(ff_x_position_r[7]),
    .I2(w_v_count[0]) 
);
defparam n80_s1.INIT=8'hCA;
  LUT3 n81_s1 (
    .F(n81),
    .I0(w_h_count[8]),
    .I1(ff_x_position_r[6]),
    .I2(w_v_count[0]) 
);
defparam n81_s1.INIT=8'hCA;
  LUT3 n82_s1 (
    .F(n82),
    .I0(w_h_count[7]),
    .I1(ff_x_position_r[5]),
    .I2(w_v_count[0]) 
);
defparam n82_s1.INIT=8'hCA;
  LUT3 n83_s1 (
    .F(n83),
    .I0(w_h_count[6]),
    .I1(ff_x_position_r[4]),
    .I2(w_v_count[0]) 
);
defparam n83_s1.INIT=8'hCA;
  LUT3 n84_s1 (
    .F(n84),
    .I0(w_h_count[5]),
    .I1(ff_x_position_r[3]),
    .I2(w_v_count[0]) 
);
defparam n84_s1.INIT=8'hCA;
  LUT3 n85_s1 (
    .F(n85),
    .I0(w_h_count[4]),
    .I1(ff_x_position_r[2]),
    .I2(w_v_count[0]) 
);
defparam n85_s1.INIT=8'hCA;
  LUT3 n86_s1 (
    .F(n86),
    .I0(w_h_count[3]),
    .I1(ff_x_position_r[1]),
    .I2(w_v_count[0]) 
);
defparam n86_s1.INIT=8'hCA;
  LUT3 n87_s1 (
    .F(n87),
    .I0(w_h_count[2]),
    .I1(ff_x_position_r[0]),
    .I2(w_v_count[0]) 
);
defparam n87_s1.INIT=8'hCA;
  LUT3 n89_s1 (
    .F(n89),
    .I0(ff_x_position_r[9]),
    .I1(w_h_count[11]),
    .I2(w_v_count[0]) 
);
defparam n89_s1.INIT=8'hCA;
  LUT3 n90_s1 (
    .F(n90),
    .I0(ff_x_position_r[8]),
    .I1(w_h_count[10]),
    .I2(w_v_count[0]) 
);
defparam n90_s1.INIT=8'hCA;
  LUT3 n91_s1 (
    .F(n91),
    .I0(ff_x_position_r[7]),
    .I1(w_h_count[9]),
    .I2(w_v_count[0]) 
);
defparam n91_s1.INIT=8'hCA;
  LUT3 n92_s1 (
    .F(n92),
    .I0(ff_x_position_r[6]),
    .I1(w_h_count[8]),
    .I2(w_v_count[0]) 
);
defparam n92_s1.INIT=8'hCA;
  LUT3 n93_s1 (
    .F(n93),
    .I0(ff_x_position_r[5]),
    .I1(w_h_count[7]),
    .I2(w_v_count[0]) 
);
defparam n93_s1.INIT=8'hCA;
  LUT3 n94_s1 (
    .F(n94),
    .I0(ff_x_position_r[4]),
    .I1(w_h_count[6]),
    .I2(w_v_count[0]) 
);
defparam n94_s1.INIT=8'hCA;
  LUT3 n95_s1 (
    .F(n95),
    .I0(ff_x_position_r[3]),
    .I1(w_h_count[5]),
    .I2(w_v_count[0]) 
);
defparam n95_s1.INIT=8'hCA;
  LUT3 n96_s1 (
    .F(n96),
    .I0(ff_x_position_r[2]),
    .I1(w_h_count[4]),
    .I2(w_v_count[0]) 
);
defparam n96_s1.INIT=8'hCA;
  LUT3 n97_s1 (
    .F(n97),
    .I0(ff_x_position_r[1]),
    .I1(w_h_count[3]),
    .I2(w_v_count[0]) 
);
defparam n97_s1.INIT=8'hCA;
  LUT3 n98_s1 (
    .F(n98),
    .I0(ff_x_position_r[0]),
    .I1(w_h_count[2]),
    .I2(w_v_count[0]) 
);
defparam n98_s1.INIT=8'hCA;
  LUT3 n147_s0 (
    .F(n147_3),
    .I0(out_o[23]),
    .I1(out_e[23]),
    .I2(w_v_count[0]) 
);
defparam n147_s0.INIT=8'hCA;
  LUT3 n148_s0 (
    .F(n148_3),
    .I0(out_o[22]),
    .I1(out_e[22]),
    .I2(w_v_count[0]) 
);
defparam n148_s0.INIT=8'hCA;
  LUT3 n149_s0 (
    .F(n149_3),
    .I0(out_o[21]),
    .I1(out_e[21]),
    .I2(w_v_count[0]) 
);
defparam n149_s0.INIT=8'hCA;
  LUT3 n150_s0 (
    .F(n150_3),
    .I0(out_o[20]),
    .I1(out_e[20]),
    .I2(w_v_count[0]) 
);
defparam n150_s0.INIT=8'hCA;
  LUT3 n151_s0 (
    .F(n151_3),
    .I0(out_o[19]),
    .I1(out_e[19]),
    .I2(w_v_count[0]) 
);
defparam n151_s0.INIT=8'hCA;
  LUT3 n152_s0 (
    .F(n152_3),
    .I0(out_o[18]),
    .I1(out_e[18]),
    .I2(w_v_count[0]) 
);
defparam n152_s0.INIT=8'hCA;
  LUT3 n153_s0 (
    .F(n153_3),
    .I0(out_o[17]),
    .I1(out_e[17]),
    .I2(w_v_count[0]) 
);
defparam n153_s0.INIT=8'hCA;
  LUT3 n154_s0 (
    .F(n154_3),
    .I0(out_o[16]),
    .I1(out_e[16]),
    .I2(w_v_count[0]) 
);
defparam n154_s0.INIT=8'hCA;
  LUT3 n155_s0 (
    .F(n155_3),
    .I0(out_o[15]),
    .I1(out_e[15]),
    .I2(w_v_count[0]) 
);
defparam n155_s0.INIT=8'hCA;
  LUT3 n156_s0 (
    .F(n156_3),
    .I0(out_o[14]),
    .I1(out_e[14]),
    .I2(w_v_count[0]) 
);
defparam n156_s0.INIT=8'hCA;
  LUT3 n157_s0 (
    .F(n157_3),
    .I0(out_o[13]),
    .I1(out_e[13]),
    .I2(w_v_count[0]) 
);
defparam n157_s0.INIT=8'hCA;
  LUT3 n158_s0 (
    .F(n158_3),
    .I0(out_o[12]),
    .I1(out_e[12]),
    .I2(w_v_count[0]) 
);
defparam n158_s0.INIT=8'hCA;
  LUT3 n159_s0 (
    .F(n159_3),
    .I0(out_o[11]),
    .I1(out_e[11]),
    .I2(w_v_count[0]) 
);
defparam n159_s0.INIT=8'hCA;
  LUT3 n160_s0 (
    .F(n160_3),
    .I0(out_o[10]),
    .I1(out_e[10]),
    .I2(w_v_count[0]) 
);
defparam n160_s0.INIT=8'hCA;
  LUT3 n161_s0 (
    .F(n161_3),
    .I0(out_o[9]),
    .I1(out_e[9]),
    .I2(w_v_count[0]) 
);
defparam n161_s0.INIT=8'hCA;
  LUT3 n162_s0 (
    .F(n162_3),
    .I0(out_o[8]),
    .I1(out_e[8]),
    .I2(w_v_count[0]) 
);
defparam n162_s0.INIT=8'hCA;
  LUT3 n163_s0 (
    .F(n163_3),
    .I0(out_o[7]),
    .I1(out_e[7]),
    .I2(w_v_count[0]) 
);
defparam n163_s0.INIT=8'hCA;
  LUT3 n164_s0 (
    .F(n164_3),
    .I0(out_o[6]),
    .I1(out_e[6]),
    .I2(w_v_count[0]) 
);
defparam n164_s0.INIT=8'hCA;
  LUT3 n165_s0 (
    .F(n165_3),
    .I0(out_o[5]),
    .I1(out_e[5]),
    .I2(w_v_count[0]) 
);
defparam n165_s0.INIT=8'hCA;
  LUT3 n166_s0 (
    .F(n166_3),
    .I0(out_o[4]),
    .I1(out_e[4]),
    .I2(w_v_count[0]) 
);
defparam n166_s0.INIT=8'hCA;
  LUT3 n167_s0 (
    .F(n167_3),
    .I0(out_o[3]),
    .I1(out_e[3]),
    .I2(w_v_count[0]) 
);
defparam n167_s0.INIT=8'hCA;
  LUT3 n168_s0 (
    .F(n168_3),
    .I0(out_o[2]),
    .I1(out_e[2]),
    .I2(w_v_count[0]) 
);
defparam n168_s0.INIT=8'hCA;
  LUT3 n169_s0 (
    .F(n169_3),
    .I0(out_o[1]),
    .I1(out_e[1]),
    .I2(w_v_count[0]) 
);
defparam n169_s0.INIT=8'hCA;
  LUT3 n170_s0 (
    .F(n170_3),
    .I0(out_o[0]),
    .I1(out_e[0]),
    .I2(w_v_count[0]) 
);
defparam n170_s0.INIT=8'hCA;
  DFF ff_d_23_s0 (
    .Q(ff_d[23]),
    .D(w_upscan_r[7]),
    .CLK(clk85m) 
);
  DFF ff_d_22_s0 (
    .Q(ff_d[22]),
    .D(w_upscan_r[6]),
    .CLK(clk85m) 
);
  DFF ff_d_21_s0 (
    .Q(ff_d[21]),
    .D(w_upscan_r[5]),
    .CLK(clk85m) 
);
  DFF ff_d_20_s0 (
    .Q(ff_d[20]),
    .D(w_upscan_r[4]),
    .CLK(clk85m) 
);
  DFF ff_d_19_s0 (
    .Q(ff_d[19]),
    .D(w_upscan_r[3]),
    .CLK(clk85m) 
);
  DFF ff_d_18_s0 (
    .Q(ff_d[18]),
    .D(w_upscan_r[2]),
    .CLK(clk85m) 
);
  DFF ff_d_17_s0 (
    .Q(ff_d[17]),
    .D(w_upscan_r[1]),
    .CLK(clk85m) 
);
  DFF ff_d_16_s0 (
    .Q(ff_d[16]),
    .D(w_upscan_r[0]),
    .CLK(clk85m) 
);
  DFF ff_d_15_s0 (
    .Q(ff_d[15]),
    .D(w_upscan_g[7]),
    .CLK(clk85m) 
);
  DFF ff_d_14_s0 (
    .Q(ff_d[14]),
    .D(w_upscan_g[6]),
    .CLK(clk85m) 
);
  DFF ff_d_13_s0 (
    .Q(ff_d[13]),
    .D(w_upscan_g[5]),
    .CLK(clk85m) 
);
  DFF ff_d_12_s0 (
    .Q(ff_d[12]),
    .D(w_upscan_g[4]),
    .CLK(clk85m) 
);
  DFF ff_d_11_s0 (
    .Q(ff_d[11]),
    .D(w_upscan_g[3]),
    .CLK(clk85m) 
);
  DFF ff_d_10_s0 (
    .Q(ff_d[10]),
    .D(w_upscan_g[2]),
    .CLK(clk85m) 
);
  DFF ff_d_9_s0 (
    .Q(ff_d[9]),
    .D(w_upscan_g[1]),
    .CLK(clk85m) 
);
  DFF ff_d_8_s0 (
    .Q(ff_d[8]),
    .D(w_upscan_g[0]),
    .CLK(clk85m) 
);
  DFF ff_d_7_s0 (
    .Q(ff_d[7]),
    .D(w_upscan_b[7]),
    .CLK(clk85m) 
);
  DFF ff_d_6_s0 (
    .Q(ff_d[6]),
    .D(w_upscan_b[6]),
    .CLK(clk85m) 
);
  DFF ff_d_5_s0 (
    .Q(ff_d[5]),
    .D(w_upscan_b[5]),
    .CLK(clk85m) 
);
  DFF ff_d_4_s0 (
    .Q(ff_d[4]),
    .D(w_upscan_b[4]),
    .CLK(clk85m) 
);
  DFF ff_d_3_s0 (
    .Q(ff_d[3]),
    .D(w_upscan_b[3]),
    .CLK(clk85m) 
);
  DFF ff_d_2_s0 (
    .Q(ff_d[2]),
    .D(w_upscan_b[2]),
    .CLK(clk85m) 
);
  DFF ff_d_1_s0 (
    .Q(ff_d[1]),
    .D(w_upscan_b[1]),
    .CLK(clk85m) 
);
  DFF ff_d_0_s0 (
    .Q(ff_d[0]),
    .D(w_upscan_b[0]),
    .CLK(clk85m) 
);
  DFF ff_we_even_s0 (
    .Q(ff_we_even),
    .D(n77_6),
    .CLK(clk85m) 
);
  DFF ff_address_even_9_s0 (
    .Q(ff_address_even[9]),
    .D(n78),
    .CLK(clk85m) 
);
  DFF ff_address_even_8_s0 (
    .Q(ff_address_even[8]),
    .D(n79),
    .CLK(clk85m) 
);
  DFF ff_address_even_7_s0 (
    .Q(ff_address_even[7]),
    .D(n80),
    .CLK(clk85m) 
);
  DFF ff_address_even_6_s0 (
    .Q(ff_address_even[6]),
    .D(n81),
    .CLK(clk85m) 
);
  DFF ff_address_even_5_s0 (
    .Q(ff_address_even[5]),
    .D(n82),
    .CLK(clk85m) 
);
  DFF ff_address_even_4_s0 (
    .Q(ff_address_even[4]),
    .D(n83),
    .CLK(clk85m) 
);
  DFF ff_address_even_3_s0 (
    .Q(ff_address_even[3]),
    .D(n84),
    .CLK(clk85m) 
);
  DFF ff_address_even_2_s0 (
    .Q(ff_address_even[2]),
    .D(n85),
    .CLK(clk85m) 
);
  DFF ff_address_even_1_s0 (
    .Q(ff_address_even[1]),
    .D(n86),
    .CLK(clk85m) 
);
  DFF ff_address_even_0_s0 (
    .Q(ff_address_even[0]),
    .D(n87),
    .CLK(clk85m) 
);
  DFF ff_we_odd_s0 (
    .Q(ff_we_odd),
    .D(w_v_count[0]),
    .CLK(clk85m) 
);
  DFF ff_address_odd_9_s0 (
    .Q(ff_address_odd[9]),
    .D(n89),
    .CLK(clk85m) 
);
  DFF ff_address_odd_8_s0 (
    .Q(ff_address_odd[8]),
    .D(n90),
    .CLK(clk85m) 
);
  DFF ff_address_odd_7_s0 (
    .Q(ff_address_odd[7]),
    .D(n91),
    .CLK(clk85m) 
);
  DFF ff_address_odd_6_s0 (
    .Q(ff_address_odd[6]),
    .D(n92),
    .CLK(clk85m) 
);
  DFF ff_address_odd_5_s0 (
    .Q(ff_address_odd[5]),
    .D(n93),
    .CLK(clk85m) 
);
  DFF ff_address_odd_4_s0 (
    .Q(ff_address_odd[4]),
    .D(n94),
    .CLK(clk85m) 
);
  DFF ff_address_odd_3_s0 (
    .Q(ff_address_odd[3]),
    .D(n95),
    .CLK(clk85m) 
);
  DFF ff_address_odd_2_s0 (
    .Q(ff_address_odd[2]),
    .D(n96),
    .CLK(clk85m) 
);
  DFF ff_address_odd_1_s0 (
    .Q(ff_address_odd[1]),
    .D(n97),
    .CLK(clk85m) 
);
  DFF ff_address_odd_0_s0 (
    .Q(ff_address_odd[0]),
    .D(n98),
    .CLK(clk85m) 
);
  DFF ff_rdata_r_7_s0 (
    .Q(w_pixel_r[7]),
    .D(n147_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_r_6_s0 (
    .Q(w_pixel_r[6]),
    .D(n148_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_r_5_s0 (
    .Q(w_pixel_r[5]),
    .D(n149_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_r_4_s0 (
    .Q(w_pixel_r[4]),
    .D(n150_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_r_3_s0 (
    .Q(w_pixel_r[3]),
    .D(n151_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_r_2_s0 (
    .Q(w_pixel_r[2]),
    .D(n152_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_r_1_s0 (
    .Q(w_pixel_r[1]),
    .D(n153_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_r_0_s0 (
    .Q(w_pixel_r[0]),
    .D(n154_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_g_7_s0 (
    .Q(w_pixel_g[7]),
    .D(n155_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_g_6_s0 (
    .Q(w_pixel_g[6]),
    .D(n156_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_g_5_s0 (
    .Q(w_pixel_g[5]),
    .D(n157_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_g_4_s0 (
    .Q(w_pixel_g[4]),
    .D(n158_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_g_3_s0 (
    .Q(w_pixel_g[3]),
    .D(n159_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_g_2_s0 (
    .Q(w_pixel_g[2]),
    .D(n160_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_g_1_s0 (
    .Q(w_pixel_g[1]),
    .D(n161_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_g_0_s0 (
    .Q(w_pixel_g[0]),
    .D(n162_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_b_7_s0 (
    .Q(w_pixel_b[7]),
    .D(n163_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_b_6_s0 (
    .Q(w_pixel_b[6]),
    .D(n164_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_b_5_s0 (
    .Q(w_pixel_b[5]),
    .D(n165_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_b_4_s0 (
    .Q(w_pixel_b[4]),
    .D(n166_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_b_3_s0 (
    .Q(w_pixel_b[3]),
    .D(n167_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_b_2_s0 (
    .Q(w_pixel_b[2]),
    .D(n168_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_b_1_s0 (
    .Q(w_pixel_b[1]),
    .D(n169_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_b_0_s0 (
    .Q(w_pixel_b[0]),
    .D(n170_3),
    .CLK(clk85m) 
);
  DFF ff_re_s0 (
    .Q(ff_re),
    .D(ff_active),
    .CLK(clk85m) 
);
  INV n77_s2 (
    .O(n77_6),
    .I(w_v_count[0]) 
);
  vdp_video_ram_line_buffer u_buf_even (
    .clk85m(clk85m),
    .n87(n87),
    .n86(n86),
    .n85(n85),
    .n84(n84),
    .n83(n83),
    .n82(n82),
    .n81(n81),
    .n80(n80),
    .n79(n79),
    .n78(n78),
    .ff_we_even(ff_we_even),
    .ff_re(ff_re),
    .ff_d(ff_d[23:0]),
    .ff_address_even(ff_address_even[9:0]),
    .out_e(out_e[23:0]),
    .ff_imem_14524_DIAREG_G(ff_imem_14524_DIAREG_G[23:0])
);
  vdp_video_ram_line_buffer_0 u_buf_odd (
    .clk85m(clk85m),
    .n98(n98),
    .n97(n97),
    .n96(n96),
    .n95(n95),
    .n94(n94),
    .n93(n93),
    .n92(n92),
    .n91(n91),
    .n90(n90),
    .n89(n89),
    .ff_we_odd(ff_we_odd),
    .ff_re(ff_re),
    .ff_d(ff_d[23:0]),
    .ff_address_odd(ff_address_odd[9:0]),
    .ff_imem_14524_DIAREG_G(ff_imem_14524_DIAREG_G[23:0]),
    .out_o(out_o[23:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_video_double_buffer */
module vdp_video_out_bilinear (
  clk85m,
  w_h_count,
  ff_coeff1,
  w_pixel_r,
  ff_tap0_r,
  ff_tap1_delay,
  w_bilinear_r
)
;
input clk85m;
input [0:0] w_h_count;
input [7:0] ff_coeff1;
input [7:0] w_pixel_r;
input [7:0] ff_tap0_r;
input [7:0] ff_tap1_delay;
output [7:0] w_bilinear_r;
wire n104_4;
wire n103_7;
wire n102_7;
wire n101_7;
wire n100_7;
wire n99_7;
wire n98_7;
wire n97_7;
wire n96_7;
wire n51_7;
wire w_add_1_2;
wire w_add_2_2;
wire w_add_3_2;
wire w_add_4_2;
wire w_add_5_2;
wire w_add_6_2;
wire w_add_7_2;
wire w_add_8_2;
wire w_add_9_2;
wire w_add_10_0_COUT;
wire [10:0] ff_mul;
wire [7:0] w_sub;
wire [10:1] w_add;
wire [6:0] DOUT;
wire [8:0] SOA;
wire [8:0] SOB;
wire [8:0] SO;
wire [8:0] SBO;
wire VCC;
wire GND;
  LUT3 n104_s1 (
    .F(n104_4),
    .I0(w_add[10]),
    .I1(w_add[9]),
    .I2(w_h_count[0]) 
);
defparam n104_s1.INIT=8'h40;
  LUT2 n103_s2 (
    .F(n103_7),
    .I0(w_add[10]),
    .I1(w_add[1]) 
);
defparam n103_s2.INIT=4'h4;
  LUT2 n102_s2 (
    .F(n102_7),
    .I0(w_add[10]),
    .I1(w_add[2]) 
);
defparam n102_s2.INIT=4'h4;
  LUT2 n101_s2 (
    .F(n101_7),
    .I0(w_add[10]),
    .I1(w_add[3]) 
);
defparam n101_s2.INIT=4'h4;
  LUT2 n100_s2 (
    .F(n100_7),
    .I0(w_add[10]),
    .I1(w_add[4]) 
);
defparam n100_s2.INIT=4'h4;
  LUT2 n99_s2 (
    .F(n99_7),
    .I0(w_add[10]),
    .I1(w_add[5]) 
);
defparam n99_s2.INIT=4'h4;
  LUT2 n98_s2 (
    .F(n98_7),
    .I0(w_add[10]),
    .I1(w_add[6]) 
);
defparam n98_s2.INIT=4'h4;
  LUT2 n97_s2 (
    .F(n97_7),
    .I0(w_add[10]),
    .I1(w_add[7]) 
);
defparam n97_s2.INIT=4'h4;
  LUT2 n96_s2 (
    .F(n96_7),
    .I0(w_add[10]),
    .I1(w_add[8]) 
);
defparam n96_s2.INIT=4'h4;
  DFFSE ff_out_7_s0 (
    .Q(w_bilinear_r[7]),
    .D(n96_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_6_s0 (
    .Q(w_bilinear_r[6]),
    .D(n97_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_5_s0 (
    .Q(w_bilinear_r[5]),
    .D(n98_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_4_s0 (
    .Q(w_bilinear_r[4]),
    .D(n99_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_3_s0 (
    .Q(w_bilinear_r[3]),
    .D(n100_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_2_s0 (
    .Q(w_bilinear_r[2]),
    .D(n101_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_1_s0 (
    .Q(w_bilinear_r[1]),
    .D(n102_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_0_s0 (
    .Q(w_bilinear_r[0]),
    .D(n103_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  MULT9X9 w_mul_17_s1 (
    .DOUT({ff_mul[10:0],DOUT[6:0]}),
    .SOA(SOA[8:0]),
    .SOB(SOB[8:0]),
    .A({w_sub[7:0],n51_7}),
    .B({GND,ff_coeff1[7:0]}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .BSEL(GND),
    .ASIGN(VCC),
    .BSIGN(VCC),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(GND) 
);
defparam w_mul_17_s1.AREG=1'b0;
defparam w_mul_17_s1.ASIGN_REG=1'b0;
defparam w_mul_17_s1.BREG=1'b1;
defparam w_mul_17_s1.BSIGN_REG=1'b0;
defparam w_mul_17_s1.MULT_RESET_MODE="SYNC";
defparam w_mul_17_s1.OUT_REG=1'b1;
defparam w_mul_17_s1.PIPE_REG=1'b0;
defparam w_mul_17_s1.SOA_REG=1'b0;
  PADD9 n51_s3 (
    .DOUT({w_sub[7:0],n51_7}),
    .SO(SO[8:0]),
    .SBO(SBO[8:0]),
    .A({GND,w_pixel_r[7:0]}),
    .B({GND,ff_tap0_r[7:0]}),
    .SI({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SBI({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(GND) 
);
defparam n51_s3.ADD_SUB=1'b1;
defparam n51_s3.AREG=1'b1;
defparam n51_s3.BREG=1'b1;
defparam n51_s3.BSEL_MODE=1'b0;
defparam n51_s3.PADD_RESET_MODE="SYNC";
defparam n51_s3.SOREG=1'b0;
  ALU w_add_1_s (
    .SUM(w_add[1]),
    .COUT(w_add_1_2),
    .I0(ff_mul[1]),
    .I1(ff_tap1_delay[0]),
    .I3(GND),
    .CIN(ff_mul[0]) 
);
defparam w_add_1_s.ALU_MODE=0;
  ALU w_add_2_s (
    .SUM(w_add[2]),
    .COUT(w_add_2_2),
    .I0(ff_mul[2]),
    .I1(ff_tap1_delay[1]),
    .I3(GND),
    .CIN(w_add_1_2) 
);
defparam w_add_2_s.ALU_MODE=0;
  ALU w_add_3_s (
    .SUM(w_add[3]),
    .COUT(w_add_3_2),
    .I0(ff_mul[3]),
    .I1(ff_tap1_delay[2]),
    .I3(GND),
    .CIN(w_add_2_2) 
);
defparam w_add_3_s.ALU_MODE=0;
  ALU w_add_4_s (
    .SUM(w_add[4]),
    .COUT(w_add_4_2),
    .I0(ff_mul[4]),
    .I1(ff_tap1_delay[3]),
    .I3(GND),
    .CIN(w_add_3_2) 
);
defparam w_add_4_s.ALU_MODE=0;
  ALU w_add_5_s (
    .SUM(w_add[5]),
    .COUT(w_add_5_2),
    .I0(ff_mul[5]),
    .I1(ff_tap1_delay[4]),
    .I3(GND),
    .CIN(w_add_4_2) 
);
defparam w_add_5_s.ALU_MODE=0;
  ALU w_add_6_s (
    .SUM(w_add[6]),
    .COUT(w_add_6_2),
    .I0(ff_mul[6]),
    .I1(ff_tap1_delay[5]),
    .I3(GND),
    .CIN(w_add_5_2) 
);
defparam w_add_6_s.ALU_MODE=0;
  ALU w_add_7_s (
    .SUM(w_add[7]),
    .COUT(w_add_7_2),
    .I0(ff_mul[7]),
    .I1(ff_tap1_delay[6]),
    .I3(GND),
    .CIN(w_add_6_2) 
);
defparam w_add_7_s.ALU_MODE=0;
  ALU w_add_8_s (
    .SUM(w_add[8]),
    .COUT(w_add_8_2),
    .I0(ff_mul[8]),
    .I1(ff_tap1_delay[7]),
    .I3(GND),
    .CIN(w_add_7_2) 
);
defparam w_add_8_s.ALU_MODE=0;
  ALU w_add_9_s (
    .SUM(w_add[9]),
    .COUT(w_add_9_2),
    .I0(ff_mul[9]),
    .I1(GND),
    .I3(GND),
    .CIN(w_add_8_2) 
);
defparam w_add_9_s.ALU_MODE=0;
  ALU w_add_10_s (
    .SUM(w_add[10]),
    .COUT(w_add_10_0_COUT),
    .I0(ff_mul[10]),
    .I1(GND),
    .I3(GND),
    .CIN(w_add_9_2) 
);
defparam w_add_10_s.ALU_MODE=0;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_video_out_bilinear */
module vdp_video_out_bilinear_0 (
  clk85m,
  w_h_count,
  ff_coeff1,
  w_pixel_g,
  ff_tap0_g,
  ff_tap1_delay,
  w_bilinear_g
)
;
input clk85m;
input [0:0] w_h_count;
input [7:0] ff_coeff1;
input [7:0] w_pixel_g;
input [7:0] ff_tap0_g;
input [7:0] ff_tap1_delay;
output [7:0] w_bilinear_g;
wire n104_4;
wire n103_7;
wire n102_7;
wire n101_7;
wire n100_7;
wire n99_7;
wire n98_7;
wire n97_7;
wire n96_7;
wire n51_7;
wire w_add_1_2;
wire w_add_2_2;
wire w_add_3_2;
wire w_add_4_2;
wire w_add_5_2;
wire w_add_6_2;
wire w_add_7_2;
wire w_add_8_2;
wire w_add_9_2;
wire w_add_10_0_COUT;
wire [10:0] ff_mul;
wire [7:0] w_sub;
wire [10:1] w_add;
wire [6:0] DOUT;
wire [8:0] SOA;
wire [8:0] SOB;
wire [8:0] SO;
wire [8:0] SBO;
wire VCC;
wire GND;
  LUT3 n104_s1 (
    .F(n104_4),
    .I0(w_add[10]),
    .I1(w_add[9]),
    .I2(w_h_count[0]) 
);
defparam n104_s1.INIT=8'h40;
  LUT2 n103_s2 (
    .F(n103_7),
    .I0(w_add[10]),
    .I1(w_add[1]) 
);
defparam n103_s2.INIT=4'h4;
  LUT2 n102_s2 (
    .F(n102_7),
    .I0(w_add[10]),
    .I1(w_add[2]) 
);
defparam n102_s2.INIT=4'h4;
  LUT2 n101_s2 (
    .F(n101_7),
    .I0(w_add[10]),
    .I1(w_add[3]) 
);
defparam n101_s2.INIT=4'h4;
  LUT2 n100_s2 (
    .F(n100_7),
    .I0(w_add[10]),
    .I1(w_add[4]) 
);
defparam n100_s2.INIT=4'h4;
  LUT2 n99_s2 (
    .F(n99_7),
    .I0(w_add[10]),
    .I1(w_add[5]) 
);
defparam n99_s2.INIT=4'h4;
  LUT2 n98_s2 (
    .F(n98_7),
    .I0(w_add[10]),
    .I1(w_add[6]) 
);
defparam n98_s2.INIT=4'h4;
  LUT2 n97_s2 (
    .F(n97_7),
    .I0(w_add[10]),
    .I1(w_add[7]) 
);
defparam n97_s2.INIT=4'h4;
  LUT2 n96_s2 (
    .F(n96_7),
    .I0(w_add[10]),
    .I1(w_add[8]) 
);
defparam n96_s2.INIT=4'h4;
  DFFSE ff_out_7_s0 (
    .Q(w_bilinear_g[7]),
    .D(n96_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_6_s0 (
    .Q(w_bilinear_g[6]),
    .D(n97_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_5_s0 (
    .Q(w_bilinear_g[5]),
    .D(n98_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_4_s0 (
    .Q(w_bilinear_g[4]),
    .D(n99_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_3_s0 (
    .Q(w_bilinear_g[3]),
    .D(n100_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_2_s0 (
    .Q(w_bilinear_g[2]),
    .D(n101_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_1_s0 (
    .Q(w_bilinear_g[1]),
    .D(n102_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_0_s0 (
    .Q(w_bilinear_g[0]),
    .D(n103_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  MULT9X9 w_mul_17_s1 (
    .DOUT({ff_mul[10:0],DOUT[6:0]}),
    .SOA(SOA[8:0]),
    .SOB(SOB[8:0]),
    .A({w_sub[7:0],n51_7}),
    .B({GND,ff_coeff1[7:0]}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .BSEL(GND),
    .ASIGN(VCC),
    .BSIGN(VCC),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(GND) 
);
defparam w_mul_17_s1.AREG=1'b0;
defparam w_mul_17_s1.ASIGN_REG=1'b0;
defparam w_mul_17_s1.BREG=1'b1;
defparam w_mul_17_s1.BSIGN_REG=1'b0;
defparam w_mul_17_s1.MULT_RESET_MODE="SYNC";
defparam w_mul_17_s1.OUT_REG=1'b1;
defparam w_mul_17_s1.PIPE_REG=1'b0;
defparam w_mul_17_s1.SOA_REG=1'b0;
  PADD9 n51_s3 (
    .DOUT({w_sub[7:0],n51_7}),
    .SO(SO[8:0]),
    .SBO(SBO[8:0]),
    .A({GND,w_pixel_g[7:0]}),
    .B({GND,ff_tap0_g[7:0]}),
    .SI({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SBI({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(GND) 
);
defparam n51_s3.ADD_SUB=1'b1;
defparam n51_s3.AREG=1'b1;
defparam n51_s3.BREG=1'b1;
defparam n51_s3.BSEL_MODE=1'b0;
defparam n51_s3.PADD_RESET_MODE="SYNC";
defparam n51_s3.SOREG=1'b0;
  ALU w_add_1_s (
    .SUM(w_add[1]),
    .COUT(w_add_1_2),
    .I0(ff_mul[1]),
    .I1(ff_tap1_delay[0]),
    .I3(GND),
    .CIN(ff_mul[0]) 
);
defparam w_add_1_s.ALU_MODE=0;
  ALU w_add_2_s (
    .SUM(w_add[2]),
    .COUT(w_add_2_2),
    .I0(ff_mul[2]),
    .I1(ff_tap1_delay[1]),
    .I3(GND),
    .CIN(w_add_1_2) 
);
defparam w_add_2_s.ALU_MODE=0;
  ALU w_add_3_s (
    .SUM(w_add[3]),
    .COUT(w_add_3_2),
    .I0(ff_mul[3]),
    .I1(ff_tap1_delay[2]),
    .I3(GND),
    .CIN(w_add_2_2) 
);
defparam w_add_3_s.ALU_MODE=0;
  ALU w_add_4_s (
    .SUM(w_add[4]),
    .COUT(w_add_4_2),
    .I0(ff_mul[4]),
    .I1(ff_tap1_delay[3]),
    .I3(GND),
    .CIN(w_add_3_2) 
);
defparam w_add_4_s.ALU_MODE=0;
  ALU w_add_5_s (
    .SUM(w_add[5]),
    .COUT(w_add_5_2),
    .I0(ff_mul[5]),
    .I1(ff_tap1_delay[4]),
    .I3(GND),
    .CIN(w_add_4_2) 
);
defparam w_add_5_s.ALU_MODE=0;
  ALU w_add_6_s (
    .SUM(w_add[6]),
    .COUT(w_add_6_2),
    .I0(ff_mul[6]),
    .I1(ff_tap1_delay[5]),
    .I3(GND),
    .CIN(w_add_5_2) 
);
defparam w_add_6_s.ALU_MODE=0;
  ALU w_add_7_s (
    .SUM(w_add[7]),
    .COUT(w_add_7_2),
    .I0(ff_mul[7]),
    .I1(ff_tap1_delay[6]),
    .I3(GND),
    .CIN(w_add_6_2) 
);
defparam w_add_7_s.ALU_MODE=0;
  ALU w_add_8_s (
    .SUM(w_add[8]),
    .COUT(w_add_8_2),
    .I0(ff_mul[8]),
    .I1(ff_tap1_delay[7]),
    .I3(GND),
    .CIN(w_add_7_2) 
);
defparam w_add_8_s.ALU_MODE=0;
  ALU w_add_9_s (
    .SUM(w_add[9]),
    .COUT(w_add_9_2),
    .I0(ff_mul[9]),
    .I1(GND),
    .I3(GND),
    .CIN(w_add_8_2) 
);
defparam w_add_9_s.ALU_MODE=0;
  ALU w_add_10_s (
    .SUM(w_add[10]),
    .COUT(w_add_10_0_COUT),
    .I0(ff_mul[10]),
    .I1(GND),
    .I3(GND),
    .CIN(w_add_9_2) 
);
defparam w_add_10_s.ALU_MODE=0;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_video_out_bilinear_0 */
module vdp_video_out_bilinear_1 (
  clk85m,
  w_h_count,
  ff_coeff1,
  w_pixel_b,
  ff_tap0_b,
  ff_tap1_delay,
  w_bilinear_b
)
;
input clk85m;
input [0:0] w_h_count;
input [7:0] ff_coeff1;
input [7:0] w_pixel_b;
input [7:0] ff_tap0_b;
input [7:0] ff_tap1_delay;
output [7:0] w_bilinear_b;
wire n104_4;
wire n103_7;
wire n102_7;
wire n101_7;
wire n100_7;
wire n99_7;
wire n98_7;
wire n97_7;
wire n96_7;
wire n51_7;
wire w_add_1_2;
wire w_add_2_2;
wire w_add_3_2;
wire w_add_4_2;
wire w_add_5_2;
wire w_add_6_2;
wire w_add_7_2;
wire w_add_8_2;
wire w_add_9_2;
wire w_add_10_0_COUT;
wire [10:0] ff_mul;
wire [7:0] w_sub;
wire [10:1] w_add;
wire [6:0] DOUT;
wire [8:0] SOA;
wire [8:0] SOB;
wire [8:0] SO;
wire [8:0] SBO;
wire VCC;
wire GND;
  LUT3 n104_s1 (
    .F(n104_4),
    .I0(w_add[10]),
    .I1(w_add[9]),
    .I2(w_h_count[0]) 
);
defparam n104_s1.INIT=8'h40;
  LUT2 n103_s2 (
    .F(n103_7),
    .I0(w_add[10]),
    .I1(w_add[1]) 
);
defparam n103_s2.INIT=4'h4;
  LUT2 n102_s2 (
    .F(n102_7),
    .I0(w_add[10]),
    .I1(w_add[2]) 
);
defparam n102_s2.INIT=4'h4;
  LUT2 n101_s2 (
    .F(n101_7),
    .I0(w_add[10]),
    .I1(w_add[3]) 
);
defparam n101_s2.INIT=4'h4;
  LUT2 n100_s2 (
    .F(n100_7),
    .I0(w_add[10]),
    .I1(w_add[4]) 
);
defparam n100_s2.INIT=4'h4;
  LUT2 n99_s2 (
    .F(n99_7),
    .I0(w_add[10]),
    .I1(w_add[5]) 
);
defparam n99_s2.INIT=4'h4;
  LUT2 n98_s2 (
    .F(n98_7),
    .I0(w_add[10]),
    .I1(w_add[6]) 
);
defparam n98_s2.INIT=4'h4;
  LUT2 n97_s2 (
    .F(n97_7),
    .I0(w_add[10]),
    .I1(w_add[7]) 
);
defparam n97_s2.INIT=4'h4;
  LUT2 n96_s2 (
    .F(n96_7),
    .I0(w_add[10]),
    .I1(w_add[8]) 
);
defparam n96_s2.INIT=4'h4;
  DFFSE ff_out_7_s0 (
    .Q(w_bilinear_b[7]),
    .D(n96_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_6_s0 (
    .Q(w_bilinear_b[6]),
    .D(n97_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_5_s0 (
    .Q(w_bilinear_b[5]),
    .D(n98_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_4_s0 (
    .Q(w_bilinear_b[4]),
    .D(n99_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_3_s0 (
    .Q(w_bilinear_b[3]),
    .D(n100_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_2_s0 (
    .Q(w_bilinear_b[2]),
    .D(n101_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_1_s0 (
    .Q(w_bilinear_b[1]),
    .D(n102_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_0_s0 (
    .Q(w_bilinear_b[0]),
    .D(n103_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  MULT9X9 w_mul_17_s1 (
    .DOUT({ff_mul[10:0],DOUT[6:0]}),
    .SOA(SOA[8:0]),
    .SOB(SOB[8:0]),
    .A({w_sub[7:0],n51_7}),
    .B({GND,ff_coeff1[7:0]}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .BSEL(GND),
    .ASIGN(VCC),
    .BSIGN(VCC),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(GND) 
);
defparam w_mul_17_s1.AREG=1'b0;
defparam w_mul_17_s1.ASIGN_REG=1'b0;
defparam w_mul_17_s1.BREG=1'b1;
defparam w_mul_17_s1.BSIGN_REG=1'b0;
defparam w_mul_17_s1.MULT_RESET_MODE="SYNC";
defparam w_mul_17_s1.OUT_REG=1'b1;
defparam w_mul_17_s1.PIPE_REG=1'b0;
defparam w_mul_17_s1.SOA_REG=1'b0;
  PADD9 n51_s3 (
    .DOUT({w_sub[7:0],n51_7}),
    .SO(SO[8:0]),
    .SBO(SBO[8:0]),
    .A({GND,w_pixel_b[7:0]}),
    .B({GND,ff_tap0_b[7:0]}),
    .SI({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SBI({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(GND) 
);
defparam n51_s3.ADD_SUB=1'b1;
defparam n51_s3.AREG=1'b1;
defparam n51_s3.BREG=1'b1;
defparam n51_s3.BSEL_MODE=1'b0;
defparam n51_s3.PADD_RESET_MODE="SYNC";
defparam n51_s3.SOREG=1'b0;
  ALU w_add_1_s (
    .SUM(w_add[1]),
    .COUT(w_add_1_2),
    .I0(ff_mul[1]),
    .I1(ff_tap1_delay[0]),
    .I3(GND),
    .CIN(ff_mul[0]) 
);
defparam w_add_1_s.ALU_MODE=0;
  ALU w_add_2_s (
    .SUM(w_add[2]),
    .COUT(w_add_2_2),
    .I0(ff_mul[2]),
    .I1(ff_tap1_delay[1]),
    .I3(GND),
    .CIN(w_add_1_2) 
);
defparam w_add_2_s.ALU_MODE=0;
  ALU w_add_3_s (
    .SUM(w_add[3]),
    .COUT(w_add_3_2),
    .I0(ff_mul[3]),
    .I1(ff_tap1_delay[2]),
    .I3(GND),
    .CIN(w_add_2_2) 
);
defparam w_add_3_s.ALU_MODE=0;
  ALU w_add_4_s (
    .SUM(w_add[4]),
    .COUT(w_add_4_2),
    .I0(ff_mul[4]),
    .I1(ff_tap1_delay[3]),
    .I3(GND),
    .CIN(w_add_3_2) 
);
defparam w_add_4_s.ALU_MODE=0;
  ALU w_add_5_s (
    .SUM(w_add[5]),
    .COUT(w_add_5_2),
    .I0(ff_mul[5]),
    .I1(ff_tap1_delay[4]),
    .I3(GND),
    .CIN(w_add_4_2) 
);
defparam w_add_5_s.ALU_MODE=0;
  ALU w_add_6_s (
    .SUM(w_add[6]),
    .COUT(w_add_6_2),
    .I0(ff_mul[6]),
    .I1(ff_tap1_delay[5]),
    .I3(GND),
    .CIN(w_add_5_2) 
);
defparam w_add_6_s.ALU_MODE=0;
  ALU w_add_7_s (
    .SUM(w_add[7]),
    .COUT(w_add_7_2),
    .I0(ff_mul[7]),
    .I1(ff_tap1_delay[6]),
    .I3(GND),
    .CIN(w_add_6_2) 
);
defparam w_add_7_s.ALU_MODE=0;
  ALU w_add_8_s (
    .SUM(w_add[8]),
    .COUT(w_add_8_2),
    .I0(ff_mul[8]),
    .I1(ff_tap1_delay[7]),
    .I3(GND),
    .CIN(w_add_7_2) 
);
defparam w_add_8_s.ALU_MODE=0;
  ALU w_add_9_s (
    .SUM(w_add[9]),
    .COUT(w_add_9_2),
    .I0(ff_mul[9]),
    .I1(GND),
    .I3(GND),
    .CIN(w_add_8_2) 
);
defparam w_add_9_s.ALU_MODE=0;
  ALU w_add_10_s (
    .SUM(w_add[10]),
    .COUT(w_add_10_0_COUT),
    .I0(ff_mul[10]),
    .I1(GND),
    .I3(GND),
    .CIN(w_add_9_2) 
);
defparam w_add_10_s.ALU_MODE=0;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_video_out_bilinear_1 */
module vdp_video_out (
  clk85m,
  n36_6,
  w_h_count_end_13,
  w_h_count_end,
  w_h_count_end_14,
  w_h_count,
  w_v_count,
  w_upscan_r,
  w_upscan_g,
  w_upscan_b,
  w_video_vs,
  w_video_hs,
  w_video_de,
  n103_7,
  n103_8,
  n62_8,
  w_video_r,
  w_video_g,
  w_video_b
)
;
input clk85m;
input n36_6;
input w_h_count_end_13;
input w_h_count_end;
input w_h_count_end_14;
input [11:0] w_h_count;
input [9:0] w_v_count;
input [7:0] w_upscan_r;
input [7:0] w_upscan_g;
input [7:0] w_upscan_b;
output w_video_vs;
output w_video_hs;
output w_video_de;
output n103_7;
output n103_8;
output n62_8;
output [7:0] w_video_r;
output [7:0] w_video_g;
output [7:0] w_video_b;
wire n75_9;
wire w_gain_6_5;
wire ff_h_en_8;
wire ff_v_en_6;
wire ff_numerator_7_8;
wire ff_active_8;
wire ff_hs_6;
wire n218_7;
wire n217_7;
wire n216_7;
wire n215_7;
wire n165_7;
wire n164_7;
wire n163_7;
wire n162_7;
wire n161_7;
wire n160_7;
wire n159_7;
wire n158_7;
wire n157_7;
wire n62_7;
wire n75_10;
wire n75_11;
wire n103_9;
wire ff_h_en_9;
wire ff_h_en_10;
wire ff_h_en_11;
wire ff_v_en_7;
wire ff_vs_6;
wire ff_x_position_r_9_9;
wire n218_8;
wire n216_8;
wire n163_8;
wire n162_8;
wire n160_8;
wire n157_8;
wire n62_9;
wire n22_8;
wire n103_10;
wire ff_h_en_12;
wire n216_9;
wire n62_10;
wire ff_x_position_r_9_12;
wire n159_10;
wire n215_10;
wire n22_10;
wire n41_9;
wire n103_12;
wire ff_vs_8;
wire n219_11;
wire ff_numerator_3_9;
wire ff_v_en;
wire ff_h_en;
wire ff_active;
wire ff_tap1_b_0_5;
wire w_scanline_gain_0_2;
wire w_scanline_gain_0_3;
wire w_scanline_gain_1_2;
wire w_scanline_gain_1_3;
wire w_scanline_gain_2_2;
wire w_scanline_gain_2_3;
wire w_scanline_gain_3_2;
wire w_scanline_gain_3_3;
wire w_scanline_gain_4_2;
wire w_scanline_gain_4_3;
wire w_scanline_gain_5_2;
wire w_scanline_gain_5_3;
wire w_scanline_gain_6_2;
wire w_scanline_gain_6_3;
wire w_scanline_gain_7_2;
wire w_scanline_gain_8_6;
wire w_scanline_gain_0_5;
wire w_scanline_gain_1_5;
wire w_scanline_gain_2_5;
wire w_scanline_gain_3_5;
wire w_scanline_gain_4_5;
wire w_scanline_gain_5_5;
wire w_scanline_gain_6_5;
wire w_scanline_gain_7_5;
wire ff_tap1_b_0_18;
wire n77_6;
wire [7:0] ff_coeff1;
wire [7:0] ff_tap0_r;
wire [7:0] ff_tap0_g;
wire [7:0] ff_tap0_b;
wire [7:0] ff_gain;
wire [9:0] ff_x_position_r;
wire [7:4] ff_numerator;
wire [7:0] ff_tap1_delay;
wire [7:0] ff_tap1_delay_0;
wire [7:0] ff_tap1_delay_1;
wire [7:0] ff_display_r;
wire [7:0] ff_display_g;
wire [7:0] ff_display_b;
wire [7:0] ff_coeff;
wire [9:0] w_scanline_gain;
wire [7:0] w_pixel_r;
wire [7:0] w_pixel_g;
wire [7:0] w_pixel_b;
wire [7:0] w_bilinear_r;
wire [7:0] w_bilinear_g;
wire [7:0] w_bilinear_b;
wire [17:0] DOUT;
wire [8:0] SOA;
wire [8:0] SOB;
wire [17:0] DOUT_0;
wire [8:0] SOA_0;
wire [8:0] SOB_0;
wire [17:0] DOUT_1;
wire [8:0] SOA_1;
wire [8:0] SOB_1;
wire [17:0] DOUT_2;
wire [8:0] SOA_2;
wire [8:0] SOB_2;
wire VCC;
wire GND;
  LUT4 n75_s6 (
    .F(n75_9),
    .I0(w_h_count[3]),
    .I1(w_h_count_end_13),
    .I2(n75_10),
    .I3(n75_11) 
);
defparam n75_s6.INIT=16'h4000;
  LUT2 w_video_de_s (
    .F(w_video_de),
    .I0(ff_h_en),
    .I1(ff_v_en) 
);
defparam w_video_de_s.INIT=4'h8;
  LUT2 w_gain_6_s2 (
    .F(w_gain_6_5),
    .I0(w_v_count[0]),
    .I1(w_h_count[0]) 
);
defparam w_gain_6_s2.INIT=4'h4;
  LUT3 ff_h_en_s3 (
    .F(ff_h_en_8),
    .I0(ff_h_en_9),
    .I1(ff_h_en_10),
    .I2(ff_h_en_11) 
);
defparam ff_h_en_s3.INIT=8'hE0;
  LUT2 ff_v_en_s2 (
    .F(ff_v_en_6),
    .I0(w_h_count_end),
    .I1(ff_v_en_7) 
);
defparam ff_v_en_s2.INIT=4'h8;
  LUT3 ff_numerator_7_s3 (
    .F(ff_numerator_7_8),
    .I0(ff_active),
    .I1(w_h_count[0]),
    .I2(ff_x_position_r_9_12) 
);
defparam ff_numerator_7_s3.INIT=8'hF8;
  LUT2 ff_active_s3 (
    .F(ff_active_8),
    .I0(ff_x_position_r_9_12),
    .I1(n22_10) 
);
defparam ff_active_s3.INIT=4'hB;
  LUT2 ff_hs_s3 (
    .F(ff_hs_6),
    .I0(w_h_count_end),
    .I1(n75_9) 
);
defparam ff_hs_s3.INIT=4'hE;
  LUT3 n218_s2 (
    .F(n218_7),
    .I0(ff_x_position_r_9_12),
    .I1(ff_numerator[4]),
    .I2(n218_8) 
);
defparam n218_s2.INIT=8'h41;
  LUT4 n217_s2 (
    .F(n217_7),
    .I0(n218_8),
    .I1(ff_numerator[4]),
    .I2(ff_x_position_r_9_12),
    .I3(ff_numerator[5]) 
);
defparam n217_s2.INIT=16'h0B04;
  LUT2 n216_s2 (
    .F(n216_7),
    .I0(ff_x_position_r_9_12),
    .I1(n216_8) 
);
defparam n216_s2.INIT=4'h1;
  LUT4 n215_s2 (
    .F(n215_7),
    .I0(ff_numerator[6]),
    .I1(n215_10),
    .I2(ff_x_position_r_9_12),
    .I3(ff_numerator[7]) 
);
defparam n215_s2.INIT=16'h0E01;
  LUT3 n165_s2 (
    .F(n165_7),
    .I0(ff_x_position_r_9_12),
    .I1(ff_x_position_r[1]),
    .I2(ff_x_position_r[0]) 
);
defparam n165_s2.INIT=8'h14;
  LUT4 n164_s2 (
    .F(n164_7),
    .I0(ff_x_position_r[1]),
    .I1(ff_x_position_r[0]),
    .I2(ff_x_position_r_9_12),
    .I3(ff_x_position_r[2]) 
);
defparam n164_s2.INIT=16'h0708;
  LUT2 n163_s2 (
    .F(n163_7),
    .I0(ff_x_position_r_9_12),
    .I1(n163_8) 
);
defparam n163_s2.INIT=4'h4;
  LUT3 n162_s2 (
    .F(n162_7),
    .I0(ff_x_position_r_9_12),
    .I1(ff_x_position_r[4]),
    .I2(n162_8) 
);
defparam n162_s2.INIT=8'h14;
  LUT4 n161_s2 (
    .F(n161_7),
    .I0(ff_x_position_r[4]),
    .I1(n162_8),
    .I2(ff_x_position_r_9_12),
    .I3(ff_x_position_r[5]) 
);
defparam n161_s2.INIT=16'h0708;
  LUT4 n160_s2 (
    .F(n160_7),
    .I0(n162_8),
    .I1(n160_8),
    .I2(ff_x_position_r_9_12),
    .I3(ff_x_position_r[6]) 
);
defparam n160_s2.INIT=16'h0708;
  LUT3 n159_s2 (
    .F(n159_7),
    .I0(ff_x_position_r_9_12),
    .I1(ff_x_position_r[7]),
    .I2(n159_10) 
);
defparam n159_s2.INIT=8'h14;
  LUT4 n158_s2 (
    .F(n158_7),
    .I0(ff_x_position_r[7]),
    .I1(n159_10),
    .I2(ff_x_position_r_9_12),
    .I3(ff_x_position_r[8]) 
);
defparam n158_s2.INIT=16'h0708;
  LUT2 n157_s2 (
    .F(n157_7),
    .I0(ff_x_position_r_9_12),
    .I1(n157_8) 
);
defparam n157_s2.INIT=4'h4;
  LUT4 n62_s2 (
    .F(n62_7),
    .I0(w_v_count[8]),
    .I1(w_v_count[9]),
    .I2(n62_8),
    .I3(n62_9) 
);
defparam n62_s2.INIT=16'hBFFF;
  LUT4 n75_s7 (
    .F(n75_10),
    .I0(w_h_count[8]),
    .I1(w_h_count[10]),
    .I2(w_h_count[11]),
    .I3(w_h_count[9]) 
);
defparam n75_s7.INIT=16'h0100;
  LUT4 n75_s8 (
    .F(n75_11),
    .I0(w_h_count[6]),
    .I1(w_h_count[7]),
    .I2(w_h_count[4]),
    .I3(w_h_count[5]) 
);
defparam n75_s8.INIT=16'h1000;
  LUT2 n103_s4 (
    .F(n103_7),
    .I0(w_v_count[0]),
    .I1(w_v_count[1]) 
);
defparam n103_s4.INIT=4'h8;
  LUT3 n103_s5 (
    .F(n103_8),
    .I0(w_v_count[2]),
    .I1(w_v_count[3]),
    .I2(w_v_count[4]) 
);
defparam n103_s5.INIT=8'h10;
  LUT3 n103_s6 (
    .F(n103_9),
    .I0(w_v_count[5]),
    .I1(w_v_count[9]),
    .I2(n103_10) 
);
defparam n103_s6.INIT=8'h10;
  LUT3 ff_h_en_s4 (
    .F(ff_h_en_9),
    .I0(w_h_count[9]),
    .I1(w_h_count[8]),
    .I2(ff_h_en_12) 
);
defparam ff_h_en_s4.INIT=8'h40;
  LUT3 ff_h_en_s5 (
    .F(ff_h_en_10),
    .I0(w_h_count[6]),
    .I1(w_h_count[7]),
    .I2(n75_10) 
);
defparam ff_h_en_s5.INIT=8'h80;
  LUT4 ff_h_en_s6 (
    .F(ff_h_en_11),
    .I0(w_h_count[0]),
    .I1(w_h_count[1]),
    .I2(w_h_count[2]),
    .I3(w_h_count_end_14) 
);
defparam ff_h_en_s6.INIT=16'h1000;
  LUT4 ff_v_en_s3 (
    .F(ff_v_en_7),
    .I0(w_v_count[5]),
    .I1(w_v_count[9]),
    .I2(n103_10),
    .I3(n62_9) 
);
defparam ff_v_en_s3.INIT=16'h6000;
  LUT4 ff_vs_s3 (
    .F(ff_vs_6),
    .I0(w_v_count[1]),
    .I1(w_v_count[4]),
    .I2(w_v_count[3]),
    .I3(w_v_count[2]) 
);
defparam ff_vs_s3.INIT=16'hEFF7;
  LUT3 ff_x_position_r_9_s4 (
    .F(ff_x_position_r_9_9),
    .I0(ff_numerator[6]),
    .I1(ff_numerator[7]),
    .I2(n215_10) 
);
defparam ff_x_position_r_9_s4.INIT=8'h01;
  LUT3 n218_s3 (
    .F(n218_8),
    .I0(ff_numerator[7]),
    .I1(ff_numerator[6]),
    .I2(ff_x_position_r[0]) 
);
defparam n218_s3.INIT=8'h0E;
  LUT4 n216_s3 (
    .F(n216_8),
    .I0(ff_numerator[7]),
    .I1(ff_x_position_r[0]),
    .I2(ff_numerator[6]),
    .I3(n216_9) 
);
defparam n216_s3.INIT=16'h3CF5;
  LUT4 n163_s3 (
    .F(n163_8),
    .I0(ff_x_position_r[2]),
    .I1(ff_x_position_r[1]),
    .I2(ff_x_position_r[0]),
    .I3(ff_x_position_r[3]) 
);
defparam n163_s3.INIT=16'h7F80;
  LUT4 n162_s3 (
    .F(n162_8),
    .I0(ff_x_position_r[3]),
    .I1(ff_x_position_r[2]),
    .I2(ff_x_position_r[1]),
    .I3(ff_x_position_r[0]) 
);
defparam n162_s3.INIT=16'h8000;
  LUT2 n160_s3 (
    .F(n160_8),
    .I0(ff_x_position_r[5]),
    .I1(ff_x_position_r[4]) 
);
defparam n160_s3.INIT=4'h8;
  LUT4 n157_s3 (
    .F(n157_8),
    .I0(ff_x_position_r[8]),
    .I1(ff_x_position_r[7]),
    .I2(n159_10),
    .I3(ff_x_position_r[9]) 
);
defparam n157_s3.INIT=16'h7F80;
  LUT3 n62_s3 (
    .F(n62_8),
    .I0(w_v_count[5]),
    .I1(w_v_count[6]),
    .I2(w_v_count[7]) 
);
defparam n62_s3.INIT=8'h01;
  LUT4 n62_s4 (
    .F(n62_9),
    .I0(w_v_count[0]),
    .I1(w_v_count[1]),
    .I2(w_v_count[2]),
    .I3(n62_10) 
);
defparam n62_s4.INIT=16'h0100;
  LUT4 n22_s3 (
    .F(n22_8),
    .I0(w_h_count[2]),
    .I1(w_h_count[1]),
    .I2(w_h_count[0]),
    .I3(w_h_count_end_14) 
);
defparam n22_s3.INIT=16'h4000;
  LUT3 n103_s7 (
    .F(n103_10),
    .I0(w_v_count[6]),
    .I1(w_v_count[7]),
    .I2(w_v_count[8]) 
);
defparam n103_s7.INIT=8'h01;
  LUT4 ff_h_en_s7 (
    .F(ff_h_en_12),
    .I0(w_h_count[6]),
    .I1(w_h_count[7]),
    .I2(w_h_count[10]),
    .I3(w_h_count[11]) 
);
defparam ff_h_en_s7.INIT=16'h0100;
  LUT2 n216_s4 (
    .F(n216_9),
    .I0(ff_numerator[4]),
    .I1(ff_numerator[5]) 
);
defparam n216_s4.INIT=4'h8;
  LUT2 n62_s5 (
    .F(n62_10),
    .I0(w_v_count[4]),
    .I1(w_v_count[3]) 
);
defparam n62_s5.INIT=4'h4;
  LUT4 ff_x_position_r_9_s6 (
    .F(ff_x_position_r_9_12),
    .I0(w_h_count[6]),
    .I1(w_h_count[7]),
    .I2(n75_10),
    .I3(n22_8) 
);
defparam ff_x_position_r_9_s6.INIT=16'h8000;
  LUT4 n159_s4 (
    .F(n159_10),
    .I0(ff_x_position_r[6]),
    .I1(n162_8),
    .I2(ff_x_position_r[5]),
    .I3(ff_x_position_r[4]) 
);
defparam n159_s4.INIT=16'h8000;
  LUT3 n215_s4 (
    .F(n215_10),
    .I0(ff_x_position_r[0]),
    .I1(ff_numerator[4]),
    .I2(ff_numerator[5]) 
);
defparam n215_s4.INIT=8'h80;
  LUT4 n22_s4 (
    .F(n22_10),
    .I0(w_h_count[9]),
    .I1(w_h_count[8]),
    .I2(ff_h_en_12),
    .I3(n22_8) 
);
defparam n22_s4.INIT=16'hBFFF;
  LUT4 n41_s3 (
    .F(n41_9),
    .I0(w_h_count[9]),
    .I1(w_h_count[8]),
    .I2(ff_h_en_12),
    .I3(ff_h_en_11) 
);
defparam n41_s3.INIT=16'hBFFF;
  LUT4 n103_s8 (
    .F(n103_12),
    .I0(w_v_count[0]),
    .I1(w_v_count[1]),
    .I2(n103_8),
    .I3(n103_9) 
);
defparam n103_s8.INIT=16'h8000;
  LUT4 ff_vs_s4 (
    .F(ff_vs_8),
    .I0(ff_vs_6),
    .I1(n103_9),
    .I2(w_v_count[0]),
    .I3(w_h_count_end) 
);
defparam ff_vs_s4.INIT=16'h4000;
  LUT3 w_video_r_7_s0 (
    .F(w_video_r[7]),
    .I0(ff_display_r[7]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_r_7_s0.INIT=8'h80;
  LUT3 w_video_r_6_s0 (
    .F(w_video_r[6]),
    .I0(ff_display_r[6]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_r_6_s0.INIT=8'h80;
  LUT3 w_video_r_5_s0 (
    .F(w_video_r[5]),
    .I0(ff_display_r[5]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_r_5_s0.INIT=8'h80;
  LUT3 w_video_r_4_s0 (
    .F(w_video_r[4]),
    .I0(ff_display_r[4]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_r_4_s0.INIT=8'h80;
  LUT3 w_video_r_3_s0 (
    .F(w_video_r[3]),
    .I0(ff_display_r[3]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_r_3_s0.INIT=8'h80;
  LUT3 w_video_r_2_s0 (
    .F(w_video_r[2]),
    .I0(ff_display_r[2]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_r_2_s0.INIT=8'h80;
  LUT3 w_video_r_1_s0 (
    .F(w_video_r[1]),
    .I0(ff_display_r[1]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_r_1_s0.INIT=8'h80;
  LUT3 w_video_r_0_s0 (
    .F(w_video_r[0]),
    .I0(ff_display_r[0]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_r_0_s0.INIT=8'h80;
  LUT3 w_video_g_7_s0 (
    .F(w_video_g[7]),
    .I0(ff_display_g[7]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_g_7_s0.INIT=8'h80;
  LUT3 w_video_g_6_s0 (
    .F(w_video_g[6]),
    .I0(ff_display_g[6]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_g_6_s0.INIT=8'h80;
  LUT3 w_video_g_5_s0 (
    .F(w_video_g[5]),
    .I0(ff_display_g[5]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_g_5_s0.INIT=8'h80;
  LUT3 w_video_g_4_s0 (
    .F(w_video_g[4]),
    .I0(ff_display_g[4]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_g_4_s0.INIT=8'h80;
  LUT3 w_video_g_3_s0 (
    .F(w_video_g[3]),
    .I0(ff_display_g[3]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_g_3_s0.INIT=8'h80;
  LUT3 w_video_g_2_s0 (
    .F(w_video_g[2]),
    .I0(ff_display_g[2]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_g_2_s0.INIT=8'h80;
  LUT3 w_video_g_1_s0 (
    .F(w_video_g[1]),
    .I0(ff_display_g[1]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_g_1_s0.INIT=8'h80;
  LUT3 w_video_g_0_s0 (
    .F(w_video_g[0]),
    .I0(ff_display_g[0]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_g_0_s0.INIT=8'h80;
  LUT3 w_video_b_7_s0 (
    .F(w_video_b[7]),
    .I0(ff_display_b[7]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_b_7_s0.INIT=8'h80;
  LUT3 w_video_b_6_s0 (
    .F(w_video_b[6]),
    .I0(ff_display_b[6]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_b_6_s0.INIT=8'h80;
  LUT3 w_video_b_5_s0 (
    .F(w_video_b[5]),
    .I0(ff_display_b[5]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_b_5_s0.INIT=8'h80;
  LUT3 w_video_b_4_s0 (
    .F(w_video_b[4]),
    .I0(ff_display_b[4]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_b_4_s0.INIT=8'h80;
  LUT3 w_video_b_3_s0 (
    .F(w_video_b[3]),
    .I0(ff_display_b[3]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_b_3_s0.INIT=8'h80;
  LUT3 w_video_b_2_s0 (
    .F(w_video_b[2]),
    .I0(ff_display_b[2]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_b_2_s0.INIT=8'h80;
  LUT3 w_video_b_1_s0 (
    .F(w_video_b[1]),
    .I0(ff_display_b[1]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_b_1_s0.INIT=8'h80;
  LUT3 w_video_b_0_s0 (
    .F(w_video_b[0]),
    .I0(ff_display_b[0]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_b_0_s0.INIT=8'h80;
  LUT4 n219_s5 (
    .F(n219_11),
    .I0(ff_x_position_r_9_12),
    .I1(ff_x_position_r_9_9),
    .I2(ff_numerator_7_8),
    .I3(ff_x_position_r[0]) 
);
defparam n219_s5.INIT=16'h4F10;
  LUT3 ff_numerator_3_s3 (
    .F(ff_numerator_3_9),
    .I0(ff_x_position_r_9_9),
    .I1(ff_x_position_r_9_12),
    .I2(ff_numerator_7_8) 
);
defparam ff_numerator_3_s3.INIT=8'hD0;
  DFFCE ff_v_en_s0 (
    .Q(ff_v_en),
    .D(n62_7),
    .CLK(clk85m),
    .CE(ff_v_en_6),
    .CLEAR(n36_6) 
);
  DFFPE ff_vs_s0 (
    .Q(w_video_vs),
    .D(n103_12),
    .CLK(clk85m),
    .CE(ff_vs_8),
    .PRESET(n36_6) 
);
  DFFE ff_coeff1_7_s0 (
    .Q(ff_coeff1[7]),
    .D(ff_coeff[7]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_coeff1_6_s0 (
    .Q(ff_coeff1[6]),
    .D(ff_coeff[6]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_coeff1_5_s0 (
    .Q(ff_coeff1[5]),
    .D(ff_coeff[5]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_coeff1_4_s0 (
    .Q(ff_coeff1[4]),
    .D(ff_coeff[4]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_coeff1_3_s0 (
    .Q(ff_coeff1[3]),
    .D(ff_coeff[3]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_coeff1_2_s0 (
    .Q(ff_coeff1[2]),
    .D(ff_coeff[2]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_coeff1_1_s0 (
    .Q(ff_coeff1[1]),
    .D(ff_coeff[1]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_coeff1_0_s0 (
    .Q(ff_coeff1[0]),
    .D(ff_coeff[0]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_r_7_s0 (
    .Q(ff_tap0_r[7]),
    .D(w_pixel_r[7]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_r_6_s0 (
    .Q(ff_tap0_r[6]),
    .D(w_pixel_r[6]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_r_5_s0 (
    .Q(ff_tap0_r[5]),
    .D(w_pixel_r[5]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_r_4_s0 (
    .Q(ff_tap0_r[4]),
    .D(w_pixel_r[4]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_r_3_s0 (
    .Q(ff_tap0_r[3]),
    .D(w_pixel_r[3]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_r_2_s0 (
    .Q(ff_tap0_r[2]),
    .D(w_pixel_r[2]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_r_1_s0 (
    .Q(ff_tap0_r[1]),
    .D(w_pixel_r[1]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_r_0_s0 (
    .Q(ff_tap0_r[0]),
    .D(w_pixel_r[0]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_g_7_s0 (
    .Q(ff_tap0_g[7]),
    .D(w_pixel_g[7]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_g_6_s0 (
    .Q(ff_tap0_g[6]),
    .D(w_pixel_g[6]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_g_5_s0 (
    .Q(ff_tap0_g[5]),
    .D(w_pixel_g[5]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_g_4_s0 (
    .Q(ff_tap0_g[4]),
    .D(w_pixel_g[4]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_g_3_s0 (
    .Q(ff_tap0_g[3]),
    .D(w_pixel_g[3]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_g_2_s0 (
    .Q(ff_tap0_g[2]),
    .D(w_pixel_g[2]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_g_1_s0 (
    .Q(ff_tap0_g[1]),
    .D(w_pixel_g[1]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_g_0_s0 (
    .Q(ff_tap0_g[0]),
    .D(w_pixel_g[0]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_b_7_s0 (
    .Q(ff_tap0_b[7]),
    .D(w_pixel_b[7]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_b_6_s0 (
    .Q(ff_tap0_b[6]),
    .D(w_pixel_b[6]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_b_5_s0 (
    .Q(ff_tap0_b[5]),
    .D(w_pixel_b[5]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_b_4_s0 (
    .Q(ff_tap0_b[4]),
    .D(w_pixel_b[4]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_b_3_s0 (
    .Q(ff_tap0_b[3]),
    .D(w_pixel_b[3]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_b_2_s0 (
    .Q(ff_tap0_b[2]),
    .D(w_pixel_b[2]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_b_1_s0 (
    .Q(ff_tap0_b[1]),
    .D(w_pixel_b[1]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_b_0_s0 (
    .Q(ff_tap0_b[0]),
    .D(w_pixel_b[0]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_gain_7_s0 (
    .Q(ff_gain[7]),
    .D(n77_6),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFRE ff_gain_6_s0 (
    .Q(ff_gain[6]),
    .D(w_scanline_gain[9]),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(w_gain_6_5) 
);
  DFFRE ff_gain_5_s0 (
    .Q(ff_gain[5]),
    .D(w_scanline_gain[8]),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(w_gain_6_5) 
);
  DFFRE ff_gain_4_s0 (
    .Q(ff_gain[4]),
    .D(w_scanline_gain[7]),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(w_gain_6_5) 
);
  DFFRE ff_gain_3_s0 (
    .Q(ff_gain[3]),
    .D(w_scanline_gain[6]),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(w_gain_6_5) 
);
  DFFRE ff_gain_2_s0 (
    .Q(ff_gain[2]),
    .D(w_scanline_gain[5]),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(w_gain_6_5) 
);
  DFFRE ff_gain_1_s0 (
    .Q(ff_gain[1]),
    .D(w_scanline_gain[4]),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(w_gain_6_5) 
);
  DFFRE ff_gain_0_s0 (
    .Q(ff_gain[0]),
    .D(w_scanline_gain[3]),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(w_gain_6_5) 
);
  DFFCE ff_h_en_s1 (
    .Q(ff_h_en),
    .D(n41_9),
    .CLK(clk85m),
    .CE(ff_h_en_8),
    .CLEAR(n36_6) 
);
defparam ff_h_en_s1.INIT=1'b0;
  DFFCE ff_x_position_r_9_s1 (
    .Q(ff_x_position_r[9]),
    .D(n157_7),
    .CLK(clk85m),
    .CE(ff_numerator_3_9),
    .CLEAR(n36_6) 
);
defparam ff_x_position_r_9_s1.INIT=1'b0;
  DFFCE ff_x_position_r_8_s1 (
    .Q(ff_x_position_r[8]),
    .D(n158_7),
    .CLK(clk85m),
    .CE(ff_numerator_3_9),
    .CLEAR(n36_6) 
);
defparam ff_x_position_r_8_s1.INIT=1'b0;
  DFFCE ff_x_position_r_7_s1 (
    .Q(ff_x_position_r[7]),
    .D(n159_7),
    .CLK(clk85m),
    .CE(ff_numerator_3_9),
    .CLEAR(n36_6) 
);
defparam ff_x_position_r_7_s1.INIT=1'b0;
  DFFCE ff_x_position_r_6_s1 (
    .Q(ff_x_position_r[6]),
    .D(n160_7),
    .CLK(clk85m),
    .CE(ff_numerator_3_9),
    .CLEAR(n36_6) 
);
defparam ff_x_position_r_6_s1.INIT=1'b0;
  DFFCE ff_x_position_r_5_s1 (
    .Q(ff_x_position_r[5]),
    .D(n161_7),
    .CLK(clk85m),
    .CE(ff_numerator_3_9),
    .CLEAR(n36_6) 
);
defparam ff_x_position_r_5_s1.INIT=1'b0;
  DFFCE ff_x_position_r_4_s1 (
    .Q(ff_x_position_r[4]),
    .D(n162_7),
    .CLK(clk85m),
    .CE(ff_numerator_3_9),
    .CLEAR(n36_6) 
);
defparam ff_x_position_r_4_s1.INIT=1'b0;
  DFFCE ff_x_position_r_3_s1 (
    .Q(ff_x_position_r[3]),
    .D(n163_7),
    .CLK(clk85m),
    .CE(ff_numerator_3_9),
    .CLEAR(n36_6) 
);
defparam ff_x_position_r_3_s1.INIT=1'b0;
  DFFCE ff_x_position_r_2_s1 (
    .Q(ff_x_position_r[2]),
    .D(n164_7),
    .CLK(clk85m),
    .CE(ff_numerator_3_9),
    .CLEAR(n36_6) 
);
defparam ff_x_position_r_2_s1.INIT=1'b0;
  DFFCE ff_x_position_r_1_s1 (
    .Q(ff_x_position_r[1]),
    .D(n165_7),
    .CLK(clk85m),
    .CE(ff_numerator_3_9),
    .CLEAR(n36_6) 
);
defparam ff_x_position_r_1_s1.INIT=1'b0;
  DFFCE ff_numerator_7_s1 (
    .Q(ff_numerator[7]),
    .D(n215_7),
    .CLK(clk85m),
    .CE(ff_numerator_7_8),
    .CLEAR(n36_6) 
);
defparam ff_numerator_7_s1.INIT=1'b0;
  DFFCE ff_numerator_6_s1 (
    .Q(ff_numerator[6]),
    .D(n216_7),
    .CLK(clk85m),
    .CE(ff_numerator_7_8),
    .CLEAR(n36_6) 
);
defparam ff_numerator_6_s1.INIT=1'b0;
  DFFCE ff_numerator_5_s1 (
    .Q(ff_numerator[5]),
    .D(n217_7),
    .CLK(clk85m),
    .CE(ff_numerator_7_8),
    .CLEAR(n36_6) 
);
defparam ff_numerator_5_s1.INIT=1'b0;
  DFFCE ff_numerator_4_s1 (
    .Q(ff_numerator[4]),
    .D(n218_7),
    .CLK(clk85m),
    .CE(ff_numerator_7_8),
    .CLEAR(n36_6) 
);
defparam ff_numerator_4_s1.INIT=1'b0;
  DFFCE ff_active_s1 (
    .Q(ff_active),
    .D(n22_10),
    .CLK(clk85m),
    .CE(ff_active_8),
    .CLEAR(n36_6) 
);
defparam ff_active_s1.INIT=1'b0;
  DFFPE ff_hs_s1 (
    .Q(w_video_hs),
    .D(n75_9),
    .CLK(clk85m),
    .CE(ff_hs_6),
    .PRESET(n36_6) 
);
defparam ff_hs_s1.INIT=1'b1;
  DFFE ff_tap1_b_0_s2 (
    .Q(ff_tap1_b_0_5),
    .D(ff_tap1_b_0_18),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFC ff_x_position_r_0_s3 (
    .Q(ff_x_position_r[0]),
    .D(n219_11),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_x_position_r_0_s3.INIT=1'b0;
  RAM16S4 ff_tap1_b_0_s4 (
    .DO(ff_tap1_delay[3:0]),
    .DI(ff_tap0_b[3:0]),
    .AD({GND,GND,GND,ff_tap1_b_0_5}),
    .WRE(w_h_count[0]),
    .CLK(clk85m) 
);
  RAM16S4 ff_tap1_b_0_s6 (
    .DO(ff_tap1_delay[7:4]),
    .DI(ff_tap0_b[7:4]),
    .AD({GND,GND,GND,ff_tap1_b_0_5}),
    .WRE(w_h_count[0]),
    .CLK(clk85m) 
);
  RAM16S4 ff_tap1_g_0_s4 (
    .DO(ff_tap1_delay_0[3:0]),
    .DI(ff_tap0_g[3:0]),
    .AD({GND,GND,GND,ff_tap1_b_0_5}),
    .WRE(w_h_count[0]),
    .CLK(clk85m) 
);
  RAM16S4 ff_tap1_g_0_s6 (
    .DO(ff_tap1_delay_0[7:4]),
    .DI(ff_tap0_g[7:4]),
    .AD({GND,GND,GND,ff_tap1_b_0_5}),
    .WRE(w_h_count[0]),
    .CLK(clk85m) 
);
  RAM16S4 ff_tap1_r_0_s4 (
    .DO(ff_tap1_delay_1[3:0]),
    .DI(ff_tap0_r[3:0]),
    .AD({GND,GND,GND,ff_tap1_b_0_5}),
    .WRE(w_h_count[0]),
    .CLK(clk85m) 
);
  RAM16S4 ff_tap1_r_0_s6 (
    .DO(ff_tap1_delay_1[7:4]),
    .DI(ff_tap0_r[7:4]),
    .AD({GND,GND,GND,ff_tap1_b_0_5}),
    .WRE(w_h_count[0]),
    .CLK(clk85m) 
);
  MULT9X9 w_display_r_15_s2 (
    .DOUT({DOUT[17:15],ff_display_r[7:0],DOUT[6:0]}),
    .SOA(SOA[8:0]),
    .SOB(SOB[8:0]),
    .A({GND,w_bilinear_r[7:0]}),
    .B({GND,ff_gain[7:0]}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .BSEL(GND),
    .ASIGN(GND),
    .BSIGN(GND),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(GND) 
);
defparam w_display_r_15_s2.AREG=1'b1;
defparam w_display_r_15_s2.ASIGN_REG=1'b0;
defparam w_display_r_15_s2.BREG=1'b0;
defparam w_display_r_15_s2.BSIGN_REG=1'b0;
defparam w_display_r_15_s2.MULT_RESET_MODE="SYNC";
defparam w_display_r_15_s2.OUT_REG=1'b1;
defparam w_display_r_15_s2.PIPE_REG=1'b0;
defparam w_display_r_15_s2.SOA_REG=1'b0;
  MULT9X9 w_display_g_15_s2 (
    .DOUT({DOUT_0[17:15],ff_display_g[7:0],DOUT_0[6:0]}),
    .SOA(SOA_0[8:0]),
    .SOB(SOB_0[8:0]),
    .A({GND,w_bilinear_g[7:0]}),
    .B({GND,ff_gain[7:0]}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .BSEL(GND),
    .ASIGN(GND),
    .BSIGN(GND),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(GND) 
);
defparam w_display_g_15_s2.AREG=1'b1;
defparam w_display_g_15_s2.ASIGN_REG=1'b0;
defparam w_display_g_15_s2.BREG=1'b0;
defparam w_display_g_15_s2.BSIGN_REG=1'b0;
defparam w_display_g_15_s2.MULT_RESET_MODE="SYNC";
defparam w_display_g_15_s2.OUT_REG=1'b1;
defparam w_display_g_15_s2.PIPE_REG=1'b0;
defparam w_display_g_15_s2.SOA_REG=1'b0;
  MULT9X9 w_display_b_15_s2 (
    .DOUT({DOUT_1[17:15],ff_display_b[7:0],DOUT_1[6:0]}),
    .SOA(SOA_1[8:0]),
    .SOB(SOB_1[8:0]),
    .A({GND,w_bilinear_b[7:0]}),
    .B({GND,ff_gain[7:0]}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .BSEL(GND),
    .ASIGN(GND),
    .BSIGN(GND),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(GND) 
);
defparam w_display_b_15_s2.AREG=1'b1;
defparam w_display_b_15_s2.ASIGN_REG=1'b0;
defparam w_display_b_15_s2.BREG=1'b0;
defparam w_display_b_15_s2.BSIGN_REG=1'b0;
defparam w_display_b_15_s2.MULT_RESET_MODE="SYNC";
defparam w_display_b_15_s2.OUT_REG=1'b1;
defparam w_display_b_15_s2.PIPE_REG=1'b0;
defparam w_display_b_15_s2.SOA_REG=1'b0;
  MULT9X9 w_normalized_numerator_15_s3 (
    .DOUT({DOUT_2[17:15],ff_coeff[7:0],DOUT_2[6:0]}),
    .SOA(SOA_2[8:0]),
    .SOB(SOB_2[8:0]),
    .A({GND,GND,GND,VCC,GND,VCC,GND,GND,VCC}),
    .B({GND,ff_numerator[7:4],ff_x_position_r[0],GND,GND,GND}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .BSEL(GND),
    .ASIGN(GND),
    .BSIGN(GND),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(n36_6) 
);
defparam w_normalized_numerator_15_s3.AREG=1'b0;
defparam w_normalized_numerator_15_s3.ASIGN_REG=1'b0;
defparam w_normalized_numerator_15_s3.BREG=1'b0;
defparam w_normalized_numerator_15_s3.BSIGN_REG=1'b0;
defparam w_normalized_numerator_15_s3.MULT_RESET_MODE="ASYNC";
defparam w_normalized_numerator_15_s3.OUT_REG=1'b1;
defparam w_normalized_numerator_15_s3.PIPE_REG=1'b0;
defparam w_normalized_numerator_15_s3.SOA_REG=1'b0;
  ALU w_scanline_gain_0_s (
    .SUM(w_scanline_gain_0_2),
    .COUT(w_scanline_gain_0_3),
    .I0(w_bilinear_r[0]),
    .I1(w_bilinear_g[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_scanline_gain_0_s.ALU_MODE=0;
  ALU w_scanline_gain_1_s (
    .SUM(w_scanline_gain_1_2),
    .COUT(w_scanline_gain_1_3),
    .I0(w_bilinear_r[1]),
    .I1(w_bilinear_g[1]),
    .I3(GND),
    .CIN(w_scanline_gain_0_3) 
);
defparam w_scanline_gain_1_s.ALU_MODE=0;
  ALU w_scanline_gain_2_s (
    .SUM(w_scanline_gain_2_2),
    .COUT(w_scanline_gain_2_3),
    .I0(w_bilinear_r[2]),
    .I1(w_bilinear_g[2]),
    .I3(GND),
    .CIN(w_scanline_gain_1_3) 
);
defparam w_scanline_gain_2_s.ALU_MODE=0;
  ALU w_scanline_gain_3_s (
    .SUM(w_scanline_gain_3_2),
    .COUT(w_scanline_gain_3_3),
    .I0(w_bilinear_r[3]),
    .I1(w_bilinear_g[3]),
    .I3(GND),
    .CIN(w_scanline_gain_2_3) 
);
defparam w_scanline_gain_3_s.ALU_MODE=0;
  ALU w_scanline_gain_4_s (
    .SUM(w_scanline_gain_4_2),
    .COUT(w_scanline_gain_4_3),
    .I0(w_bilinear_r[4]),
    .I1(w_bilinear_g[4]),
    .I3(GND),
    .CIN(w_scanline_gain_3_3) 
);
defparam w_scanline_gain_4_s.ALU_MODE=0;
  ALU w_scanline_gain_5_s (
    .SUM(w_scanline_gain_5_2),
    .COUT(w_scanline_gain_5_3),
    .I0(w_bilinear_r[5]),
    .I1(w_bilinear_g[5]),
    .I3(GND),
    .CIN(w_scanline_gain_4_3) 
);
defparam w_scanline_gain_5_s.ALU_MODE=0;
  ALU w_scanline_gain_6_s (
    .SUM(w_scanline_gain_6_2),
    .COUT(w_scanline_gain_6_3),
    .I0(w_bilinear_r[6]),
    .I1(w_bilinear_g[6]),
    .I3(GND),
    .CIN(w_scanline_gain_5_3) 
);
defparam w_scanline_gain_6_s.ALU_MODE=0;
  ALU w_scanline_gain_7_s (
    .SUM(w_scanline_gain_7_2),
    .COUT(w_scanline_gain_8_6),
    .I0(w_bilinear_r[7]),
    .I1(w_bilinear_g[7]),
    .I3(GND),
    .CIN(w_scanline_gain_6_3) 
);
defparam w_scanline_gain_7_s.ALU_MODE=0;
  ALU w_scanline_gain_0_s0 (
    .SUM(w_scanline_gain[0]),
    .COUT(w_scanline_gain_0_5),
    .I0(w_scanline_gain_0_2),
    .I1(w_bilinear_b[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_scanline_gain_0_s0.ALU_MODE=0;
  ALU w_scanline_gain_1_s0 (
    .SUM(w_scanline_gain[1]),
    .COUT(w_scanline_gain_1_5),
    .I0(w_scanline_gain_1_2),
    .I1(w_bilinear_b[1]),
    .I3(GND),
    .CIN(w_scanline_gain_0_5) 
);
defparam w_scanline_gain_1_s0.ALU_MODE=0;
  ALU w_scanline_gain_2_s0 (
    .SUM(w_scanline_gain[2]),
    .COUT(w_scanline_gain_2_5),
    .I0(w_scanline_gain_2_2),
    .I1(w_bilinear_b[2]),
    .I3(GND),
    .CIN(w_scanline_gain_1_5) 
);
defparam w_scanline_gain_2_s0.ALU_MODE=0;
  ALU w_scanline_gain_3_s0 (
    .SUM(w_scanline_gain[3]),
    .COUT(w_scanline_gain_3_5),
    .I0(w_scanline_gain_3_2),
    .I1(w_bilinear_b[3]),
    .I3(GND),
    .CIN(w_scanline_gain_2_5) 
);
defparam w_scanline_gain_3_s0.ALU_MODE=0;
  ALU w_scanline_gain_4_s0 (
    .SUM(w_scanline_gain[4]),
    .COUT(w_scanline_gain_4_5),
    .I0(w_scanline_gain_4_2),
    .I1(w_bilinear_b[4]),
    .I3(GND),
    .CIN(w_scanline_gain_3_5) 
);
defparam w_scanline_gain_4_s0.ALU_MODE=0;
  ALU w_scanline_gain_5_s0 (
    .SUM(w_scanline_gain[5]),
    .COUT(w_scanline_gain_5_5),
    .I0(w_scanline_gain_5_2),
    .I1(w_bilinear_b[5]),
    .I3(GND),
    .CIN(w_scanline_gain_4_5) 
);
defparam w_scanline_gain_5_s0.ALU_MODE=0;
  ALU w_scanline_gain_6_s0 (
    .SUM(w_scanline_gain[6]),
    .COUT(w_scanline_gain_6_5),
    .I0(w_scanline_gain_6_2),
    .I1(w_bilinear_b[6]),
    .I3(GND),
    .CIN(w_scanline_gain_5_5) 
);
defparam w_scanline_gain_6_s0.ALU_MODE=0;
  ALU w_scanline_gain_7_s0 (
    .SUM(w_scanline_gain[7]),
    .COUT(w_scanline_gain_7_5),
    .I0(w_scanline_gain_7_2),
    .I1(w_bilinear_b[7]),
    .I3(GND),
    .CIN(w_scanline_gain_6_5) 
);
defparam w_scanline_gain_7_s0.ALU_MODE=0;
  ALU w_scanline_gain_8_s0 (
    .SUM(w_scanline_gain[8]),
    .COUT(w_scanline_gain[9]),
    .I0(w_scanline_gain_8_6),
    .I1(GND),
    .I3(GND),
    .CIN(w_scanline_gain_7_5) 
);
defparam w_scanline_gain_8_s0.ALU_MODE=0;
  INV ff_tap1_b_0_s12 (
    .O(ff_tap1_b_0_18),
    .I(ff_tap1_b_0_5) 
);
  vdp_video_double_buffer u_double_buffer (
    .clk85m(clk85m),
    .ff_active(ff_active),
    .w_upscan_r(w_upscan_r[7:0]),
    .w_upscan_g(w_upscan_g[7:0]),
    .w_upscan_b(w_upscan_b[7:0]),
    .w_v_count(w_v_count[0]),
    .w_h_count(w_h_count[11:2]),
    .ff_x_position_r(ff_x_position_r[9:0]),
    .n77_6(n77_6),
    .w_pixel_r(w_pixel_r[7:0]),
    .w_pixel_g(w_pixel_g[7:0]),
    .w_pixel_b(w_pixel_b[7:0])
);
  vdp_video_out_bilinear u_bilinear_r (
    .clk85m(clk85m),
    .w_h_count(w_h_count[0]),
    .ff_coeff1(ff_coeff1[7:0]),
    .w_pixel_r(w_pixel_r[7:0]),
    .ff_tap0_r(ff_tap0_r[7:0]),
    .ff_tap1_delay(ff_tap1_delay_1[7:0]),
    .w_bilinear_r(w_bilinear_r[7:0])
);
  vdp_video_out_bilinear_0 u_bilinear_g (
    .clk85m(clk85m),
    .w_h_count(w_h_count[0]),
    .ff_coeff1(ff_coeff1[7:0]),
    .w_pixel_g(w_pixel_g[7:0]),
    .ff_tap0_g(ff_tap0_g[7:0]),
    .ff_tap1_delay(ff_tap1_delay_0[7:0]),
    .w_bilinear_g(w_bilinear_g[7:0])
);
  vdp_video_out_bilinear_1 u_bilinear_b (
    .clk85m(clk85m),
    .w_h_count(w_h_count[0]),
    .ff_coeff1(ff_coeff1[7:0]),
    .w_pixel_b(w_pixel_b[7:0]),
    .ff_tap0_b(ff_tap0_b[7:0]),
    .ff_tap1_delay(ff_tap1_delay[7:0]),
    .w_bilinear_b(w_bilinear_b[7:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_video_out */
module vdp (
  w_bus_write,
  clk85m,
  n36_6,
  ff_reset_n2_1,
  w_bus_valid,
  w_bus_ioreq,
  w_sdram_rdata_en,
  ff_sdr_ready,
  w_bus_wdata,
  w_bus_address,
  w_sdram_rdata,
  w_pulse1,
  w_bus_vdp_rdata_en,
  ff_bus_ready,
  n28_4,
  n31_3,
  ff_busy,
  w_pulse2,
  w_sdram_refresh,
  w_sdram_write,
  w_sdram_valid,
  w_video_vs,
  w_video_hs,
  w_video_de,
  w_bus_vdp_rdata,
  w_sdram_address,
  w_sdram_wdata,
  w_sdram_wdata_mask,
  w_video_r,
  w_video_g,
  w_video_b
)
;
input w_bus_write;
input clk85m;
input n36_6;
input ff_reset_n2_1;
input w_bus_valid;
input w_bus_ioreq;
input w_sdram_rdata_en;
input ff_sdr_ready;
input [7:0] w_bus_wdata;
input [1:0] w_bus_address;
input [31:0] w_sdram_rdata;
output w_pulse1;
output w_bus_vdp_rdata_en;
output ff_bus_ready;
output n28_4;
output n31_3;
output ff_busy;
output w_pulse2;
output w_sdram_refresh;
output w_sdram_write;
output w_sdram_valid;
output w_video_vs;
output w_video_hs;
output w_video_de;
output [7:0] w_bus_vdp_rdata;
output [17:2] w_sdram_address;
output [31:0] w_sdram_wdata;
output [3:0] w_sdram_wdata_mask;
output [7:0] w_video_r;
output [7:0] w_video_g;
output [7:0] w_video_b;
wire w_register_write;
wire w_cpu_vram_write;
wire reg_sprite_magify;
wire reg_sprite_16x16;
wire reg_display_on;
wire reg_sprite_disable;
wire reg_color0_opaque;
wire reg_50hz_mode;
wire reg_interleaving_mode;
wire reg_interlace_mode;
wire reg_212lines_mode;
wire reg_scroll_planes;
wire reg_left_mask;
wire reg_yjk_mode;
wire reg_yae_mode;
wire reg_command_high_speed_mode;
wire reg_ext_palette_mode;
wire reg_ext_command_mode;
wire reg_vram256k_mode;
wire w_palette_valid;
wire n1131_38;
wire ff_vram_valid_8;
wire ff_vram_address_17_7;
wire n1232_14;
wire n1130_48;
wire n1130_50;
wire n1232_20;
wire w_pre_vram_refresh;
wire w_h_count_end;
wire w_h_count_end_13;
wire w_h_count_end_14;
wire ff_v_active_8;
wire w_screen_mode_vram_valid;
wire w_screen_mode_display_color_en;
wire n156_2;
wire n566_31;
wire w_screen_mode_3_3;
wire n2043_5;
wire ff_next_vram6_7_8;
wire ff_next_vram2_7_10;
wire n2043_7;
wire n2043_9;
wire w_sprite_mode2;
wire w_sprite_mode2_4;
wire ff_vram_valid;
wire w_ic_vram_valid;
wire n1333_21;
wire w_sprite_display_color_en;
wire w_sprite_collision;
wire n1199_9;
wire w_status_transfer_ready;
wire w_status_command_execute;
wire w_status_border_detect;
wire w_address_s_pre_17_5;
wire w_next_0_6;
wire w_next_0_7;
wire n3014_140;
wire w_next_0_9;
wire ff_border_detect_9;
wire w_command_vram_write;
wire w_command_vram_valid;
wire ff_vram_refresh;
wire w_cpu_vram_rdata_en;
wire w_command_vram_rdata_en;
wire n198_6;
wire n386_7;
wire ff_vram_valid_8_39;
wire n547_4;
wire n373_6;
wire n103_7;
wire n103_8;
wire n62_8;
wire [7:0] w_register_data;
wire [5:0] w_register_num;
wire [7:0] w_cpu_vram_wdata;
wire [4:0] reg_screen_mode;
wire [17:10] reg_pattern_name_table_base;
wire [17:6] reg_color_table_base;
wire [17:11] reg_pattern_generator_table_base;
wire [17:7] reg_sprite_attribute_table_base;
wire [17:11] reg_sprite_pattern_generator_table_base;
wire [7:0] reg_backdrop_color;
wire [7:0] reg_text_back_color;
wire [7:0] reg_blink_period;
wire [3:0] ff_status_register_pointer;
wire [7:0] reg_display_adjust;
wire [7:0] reg_vertical_offset;
wire [2:0] reg_horizontal_offset_l;
wire [8:3] reg_horizontal_offset_h;
wire [4:0] w_palette_r;
wire [4:0] w_palette_g;
wire [4:0] w_palette_b;
wire [17:0] w_cpu_vram_address;
wire [7:0] w_palette_num;
wire [11:0] w_h_count;
wire [12:0] ff_half_count;
wire [9:0] w_v_count;
wire [13:0] w_screen_pos_x_Z;
wire [7:0] w_screen_pos_y;
wire [17:0] w_screen_mode_vram_address;
wire [7:0] w_screen_mode_display_color;
wire [1:0] w_pixel_phase_x;
wire [4:0] w_selected_plane_num;
wire [17:0] ff_vram_address;
wire [8:0] w_sprite_collision_x;
wire [8:0] w_sprite_collision_y;
wire [3:0] w_sprite_display_color;
wire [8:0] w_status_border_position;
wire [7:0] w_status_color;
wire [17:2] w_command_vram_address;
wire [31:0] w_command_vram_wdata;
wire [3:0] w_command_vram_wdata_mask;
wire [31:0] w_screen_mode_vram_rdata;
wire [31:0] w_sprite_vram_rdata;
wire [7:0] w_cpu_vram_rdata;
wire [31:0] w_command_vram_rdata;
wire [7:0] w_sprite_vram_rdata8;
wire [7:0] w_vdp_r;
wire [7:0] w_vdp_g;
wire [7:0] w_vdp_b;
wire [7:0] w_upscan_r;
wire [7:0] w_upscan_g;
wire [7:0] w_upscan_b;
wire VCC;
wire GND;
  vdp_cpu_interface u_cpu_interface (
    .w_bus_write(w_bus_write),
    .clk85m(clk85m),
    .n36_6(n36_6),
    .ff_reset_n2_1(ff_reset_n2_1),
    .w_bus_valid(w_bus_valid),
    .w_cpu_vram_rdata_en(w_cpu_vram_rdata_en),
    .w_status_command_execute(w_status_command_execute),
    .n1199_9(n1199_9),
    .w_sprite_collision(w_sprite_collision),
    .w_status_border_detect(w_status_border_detect),
    .ff_border_detect_9(ff_border_detect_9),
    .w_pre_vram_refresh(w_pre_vram_refresh),
    .ff_vram_refresh(ff_vram_refresh),
    .n198_6(n198_6),
    .ff_v_active_8(ff_v_active_8),
    .w_status_transfer_ready(w_status_transfer_ready),
    .w_bus_ioreq(w_bus_ioreq),
    .w_bus_wdata(w_bus_wdata[7:0]),
    .w_sprite_collision_x(w_sprite_collision_x[8:0]),
    .w_sprite_collision_y(w_sprite_collision_y[8:0]),
    .w_status_color(w_status_color[7:0]),
    .w_bus_address(w_bus_address[1:0]),
    .w_cpu_vram_rdata(w_cpu_vram_rdata[7:0]),
    .w_status_border_position(w_status_border_position[8:0]),
    .w_screen_pos_y(w_screen_pos_y[7:0]),
    .ff_half_count(ff_half_count[12:0]),
    .w_register_write(w_register_write),
    .w_pulse1(w_pulse1),
    .w_cpu_vram_write(w_cpu_vram_write),
    .reg_sprite_magify(reg_sprite_magify),
    .reg_sprite_16x16(reg_sprite_16x16),
    .reg_display_on(reg_display_on),
    .reg_sprite_disable(reg_sprite_disable),
    .reg_color0_opaque(reg_color0_opaque),
    .reg_50hz_mode(reg_50hz_mode),
    .reg_interleaving_mode(reg_interleaving_mode),
    .reg_interlace_mode(reg_interlace_mode),
    .reg_212lines_mode(reg_212lines_mode),
    .reg_scroll_planes(reg_scroll_planes),
    .reg_left_mask(reg_left_mask),
    .reg_yjk_mode(reg_yjk_mode),
    .reg_yae_mode(reg_yae_mode),
    .reg_command_high_speed_mode(reg_command_high_speed_mode),
    .reg_ext_palette_mode(reg_ext_palette_mode),
    .reg_ext_command_mode(reg_ext_command_mode),
    .reg_vram256k_mode(reg_vram256k_mode),
    .w_palette_valid(w_palette_valid),
    .w_bus_vdp_rdata_en(w_bus_vdp_rdata_en),
    .ff_bus_ready(ff_bus_ready),
    .n28_4(n28_4),
    .n31_3(n31_3),
    .n1131_38(n1131_38),
    .ff_vram_valid_8(ff_vram_valid_8),
    .ff_vram_address_17_7(ff_vram_address_17_7),
    .n1232_14(n1232_14),
    .n1130_48(n1130_48),
    .n1130_50(n1130_50),
    .ff_busy(ff_busy),
    .w_pulse2(w_pulse2),
    .n1232_20(n1232_20),
    .w_register_data(w_register_data[7:0]),
    .w_register_num(w_register_num[5:0]),
    .w_cpu_vram_wdata(w_cpu_vram_wdata[7:0]),
    .reg_screen_mode(reg_screen_mode[4:0]),
    .reg_pattern_name_table_base(reg_pattern_name_table_base[17:10]),
    .reg_color_table_base(reg_color_table_base[17:6]),
    .reg_pattern_generator_table_base(reg_pattern_generator_table_base[17:11]),
    .reg_sprite_attribute_table_base(reg_sprite_attribute_table_base[17:7]),
    .reg_sprite_pattern_generator_table_base(reg_sprite_pattern_generator_table_base[17:11]),
    .reg_backdrop_color(reg_backdrop_color[7:0]),
    .reg_text_back_color(reg_text_back_color[7:0]),
    .reg_blink_period(reg_blink_period[7:0]),
    .ff_status_register_pointer(ff_status_register_pointer[3:0]),
    .reg_display_adjust(reg_display_adjust[7:0]),
    .reg_vertical_offset(reg_vertical_offset[7:0]),
    .reg_horizontal_offset_l(reg_horizontal_offset_l[2:0]),
    .reg_horizontal_offset_h(reg_horizontal_offset_h[8:3]),
    .w_palette_r(w_palette_r[4:0]),
    .w_palette_g(w_palette_g[4:0]),
    .w_palette_b(w_palette_b[4:0]),
    .w_bus_vdp_rdata(w_bus_vdp_rdata[7:0]),
    .w_cpu_vram_address(w_cpu_vram_address[17:0]),
    .w_palette_num(w_palette_num[7:0])
);
  vdp_timing_control u_timing_control (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .reg_212lines_mode(reg_212lines_mode),
    .n103_7(n103_7),
    .n1232_14(n1232_14),
    .reg_50hz_mode(reg_50hz_mode),
    .reg_interlace_mode(reg_interlace_mode),
    .n103_8(n103_8),
    .n62_8(n62_8),
    .reg_display_on(reg_display_on),
    .n547_4(n547_4),
    .w_address_s_pre_17_5(w_address_s_pre_17_5),
    .w_next_0_9(w_next_0_9),
    .w_next_0_6(w_next_0_6),
    .ff_vram_address_17_7(ff_vram_address_17_7),
    .w_next_0_7(w_next_0_7),
    .reg_scroll_planes(reg_scroll_planes),
    .reg_interleaving_mode(reg_interleaving_mode),
    .reg_left_mask(reg_left_mask),
    .n3014_140(n3014_140),
    .reg_sprite_magify(reg_sprite_magify),
    .reg_sprite_16x16(reg_sprite_16x16),
    .reg_sprite_disable(reg_sprite_disable),
    .ff_reset_n2_1(ff_reset_n2_1),
    .n1130_48(n1130_48),
    .n1232_20(n1232_20),
    .n373_6(n373_6),
    .reg_color0_opaque(reg_color0_opaque),
    .n1131_38(n1131_38),
    .reg_horizontal_offset_l(reg_horizontal_offset_l[2:0]),
    .reg_horizontal_offset_h(reg_horizontal_offset_h[8:3]),
    .reg_display_adjust(reg_display_adjust[7:4]),
    .reg_vertical_offset(reg_vertical_offset[7:0]),
    .reg_blink_period(reg_blink_period[7:0]),
    .w_screen_mode_vram_rdata(w_screen_mode_vram_rdata[31:0]),
    .reg_screen_mode(reg_screen_mode[4:0]),
    .reg_backdrop_color(reg_backdrop_color[7:0]),
    .reg_pattern_generator_table_base(reg_pattern_generator_table_base[17:11]),
    .reg_color_table_base(reg_color_table_base[17:6]),
    .reg_text_back_color(reg_text_back_color[7:0]),
    .reg_pattern_name_table_base(reg_pattern_name_table_base[17:10]),
    .w_sprite_vram_rdata_0(w_sprite_vram_rdata[0]),
    .w_sprite_vram_rdata_1(w_sprite_vram_rdata[1]),
    .w_sprite_vram_rdata_2(w_sprite_vram_rdata[2]),
    .w_sprite_vram_rdata_3(w_sprite_vram_rdata[3]),
    .w_sprite_vram_rdata_4(w_sprite_vram_rdata[4]),
    .w_sprite_vram_rdata_5(w_sprite_vram_rdata[5]),
    .w_sprite_vram_rdata_6(w_sprite_vram_rdata[6]),
    .w_sprite_vram_rdata_7(w_sprite_vram_rdata[7]),
    .w_sprite_vram_rdata_8(w_sprite_vram_rdata[8]),
    .w_sprite_vram_rdata_9(w_sprite_vram_rdata[9]),
    .w_sprite_vram_rdata_10(w_sprite_vram_rdata[10]),
    .w_sprite_vram_rdata_11(w_sprite_vram_rdata[11]),
    .w_sprite_vram_rdata_12(w_sprite_vram_rdata[12]),
    .w_sprite_vram_rdata_13(w_sprite_vram_rdata[13]),
    .w_sprite_vram_rdata_14(w_sprite_vram_rdata[14]),
    .w_sprite_vram_rdata_15(w_sprite_vram_rdata[15]),
    .w_sprite_vram_rdata_16(w_sprite_vram_rdata[16]),
    .w_sprite_vram_rdata_17(w_sprite_vram_rdata[17]),
    .w_sprite_vram_rdata_18(w_sprite_vram_rdata[18]),
    .w_sprite_vram_rdata_19(w_sprite_vram_rdata[19]),
    .w_sprite_vram_rdata_20(w_sprite_vram_rdata[20]),
    .w_sprite_vram_rdata_21(w_sprite_vram_rdata[21]),
    .w_sprite_vram_rdata_22(w_sprite_vram_rdata[22]),
    .w_sprite_vram_rdata_23(w_sprite_vram_rdata[23]),
    .w_sprite_vram_rdata_24(w_sprite_vram_rdata[24]),
    .w_sprite_vram_rdata_25(w_sprite_vram_rdata[25]),
    .w_sprite_vram_rdata_26(w_sprite_vram_rdata[26]),
    .w_sprite_vram_rdata_27(w_sprite_vram_rdata[27]),
    .w_sprite_vram_rdata_31(w_sprite_vram_rdata[31]),
    .w_sprite_vram_rdata8(w_sprite_vram_rdata8[7:0]),
    .reg_sprite_attribute_table_base_7(reg_sprite_attribute_table_base[7]),
    .reg_sprite_attribute_table_base_8(reg_sprite_attribute_table_base[8]),
    .reg_sprite_attribute_table_base_10(reg_sprite_attribute_table_base[10]),
    .reg_sprite_attribute_table_base_11(reg_sprite_attribute_table_base[11]),
    .reg_sprite_attribute_table_base_12(reg_sprite_attribute_table_base[12]),
    .reg_sprite_attribute_table_base_13(reg_sprite_attribute_table_base[13]),
    .reg_sprite_attribute_table_base_14(reg_sprite_attribute_table_base[14]),
    .reg_sprite_attribute_table_base_15(reg_sprite_attribute_table_base[15]),
    .reg_sprite_attribute_table_base_16(reg_sprite_attribute_table_base[16]),
    .reg_sprite_pattern_generator_table_base(reg_sprite_pattern_generator_table_base[17:11]),
    .ff_status_register_pointer(ff_status_register_pointer[1:0]),
    .w_pre_vram_refresh(w_pre_vram_refresh),
    .w_h_count_end(w_h_count_end),
    .w_h_count_end_13(w_h_count_end_13),
    .w_h_count_end_14(w_h_count_end_14),
    .ff_v_active_8(ff_v_active_8),
    .w_screen_mode_vram_valid(w_screen_mode_vram_valid),
    .w_screen_mode_display_color_en(w_screen_mode_display_color_en),
    .n156_2(n156_2),
    .n566_31(n566_31),
    .w_screen_mode_3_3(w_screen_mode_3_3),
    .n2043_5(n2043_5),
    .ff_next_vram6_7_8(ff_next_vram6_7_8),
    .ff_next_vram2_7_10(ff_next_vram2_7_10),
    .n2043_7(n2043_7),
    .n2043_9(n2043_9),
    .w_sprite_mode2(w_sprite_mode2),
    .w_sprite_mode2_4(w_sprite_mode2_4),
    .ff_vram_valid(ff_vram_valid),
    .w_ic_vram_valid(w_ic_vram_valid),
    .n1333_21(n1333_21),
    .w_sprite_display_color_en(w_sprite_display_color_en),
    .w_sprite_collision(w_sprite_collision),
    .n1199_9(n1199_9),
    .w_h_count(w_h_count[11:0]),
    .ff_half_count(ff_half_count[12:0]),
    .w_v_count(w_v_count[9:0]),
    .w_screen_pos_x_Z(w_screen_pos_x_Z[13:0]),
    .w_screen_pos_y(w_screen_pos_y[7:0]),
    .w_screen_mode_vram_address(w_screen_mode_vram_address[17:0]),
    .w_screen_mode_display_color(w_screen_mode_display_color[7:0]),
    .w_pixel_phase_x(w_pixel_phase_x[1:0]),
    .w_selected_plane_num(w_selected_plane_num[4:0]),
    .ff_vram_address(ff_vram_address[17:0]),
    .w_sprite_collision_x(w_sprite_collision_x[8:0]),
    .w_sprite_collision_y(w_sprite_collision_y[8:0]),
    .w_sprite_display_color(w_sprite_display_color[3:0])
);
  vdp_command u_command (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .reg_vram256k_mode(reg_vram256k_mode),
    .n566_31(n566_31),
    .w_sprite_mode2_4(w_sprite_mode2_4),
    .ff_reset_n2_1(ff_reset_n2_1),
    .n1232_20(n1232_20),
    .w_register_write(w_register_write),
    .reg_ext_command_mode(reg_ext_command_mode),
    .reg_command_high_speed_mode(reg_command_high_speed_mode),
    .n1130_50(n1130_50),
    .n2043_7(n2043_7),
    .n547_4(n547_4),
    .n386_7(n386_7),
    .w_pulse1(w_pulse1),
    .ff_vram_valid_8(ff_vram_valid_8_39),
    .w_command_vram_rdata_en(w_command_vram_rdata_en),
    .w_register_data(w_register_data[7:0]),
    .reg_text_back_color(reg_text_back_color[7:0]),
    .reg_screen_mode(reg_screen_mode[4:0]),
    .w_register_num(w_register_num[5:0]),
    .ff_status_register_pointer(ff_status_register_pointer[3:0]),
    .w_command_vram_rdata(w_command_vram_rdata[31:0]),
    .w_screen_pos_x_Z(w_screen_pos_x_Z[3]),
    .w_status_transfer_ready(w_status_transfer_ready),
    .w_status_command_execute(w_status_command_execute),
    .w_status_border_detect(w_status_border_detect),
    .w_address_s_pre_17_5(w_address_s_pre_17_5),
    .w_next_0_6(w_next_0_6),
    .w_next_0_7(w_next_0_7),
    .n3014_140(n3014_140),
    .w_next_0_9(w_next_0_9),
    .ff_border_detect_9(ff_border_detect_9),
    .w_command_vram_write(w_command_vram_write),
    .w_command_vram_valid(w_command_vram_valid),
    .w_status_border_position(w_status_border_position[8:0]),
    .w_status_color(w_status_color[7:0]),
    .w_command_vram_address(w_command_vram_address[17:2]),
    .w_command_vram_wdata(w_command_vram_wdata[31:0]),
    .w_command_vram_wdata_mask(w_command_vram_wdata_mask[3:0])
);
  vdp_vram_interface u_vram_interface (
    .w_pre_vram_refresh(w_pre_vram_refresh),
    .clk85m(clk85m),
    .n36_6(n36_6),
    .w_sdram_rdata_en(w_sdram_rdata_en),
    .w_ic_vram_valid(w_ic_vram_valid),
    .ff_reset_n2_1(ff_reset_n2_1),
    .n373_6(n373_6),
    .ff_sdr_ready(ff_sdr_ready),
    .ff_vram_valid_8(ff_vram_valid_8),
    .w_screen_mode_vram_valid(w_screen_mode_vram_valid),
    .w_cpu_vram_write(w_cpu_vram_write),
    .w_command_vram_write(w_command_vram_write),
    .n566_31(n566_31),
    .w_pulse1(w_pulse1),
    .ff_vram_valid(ff_vram_valid),
    .w_screen_mode_3_3(w_screen_mode_3_3),
    .ff_next_vram2_7_10(ff_next_vram2_7_10),
    .w_sprite_mode2(w_sprite_mode2),
    .reg_sprite_disable(reg_sprite_disable),
    .w_command_vram_valid(w_command_vram_valid),
    .w_sdram_rdata(w_sdram_rdata[31:0]),
    .w_screen_pos_x_Z(w_screen_pos_x_Z[3:0]),
    .w_command_vram_wdata_mask(w_command_vram_wdata_mask[3:0]),
    .w_cpu_vram_wdata(w_cpu_vram_wdata[7:0]),
    .w_command_vram_wdata(w_command_vram_wdata[31:0]),
    .w_cpu_vram_address(w_cpu_vram_address[17:0]),
    .reg_sprite_attribute_table_base(reg_sprite_attribute_table_base[17:7]),
    .ff_vram_address(ff_vram_address[17:0]),
    .w_screen_mode_vram_address(w_screen_mode_vram_address[17:0]),
    .w_command_vram_address(w_command_vram_address[17:2]),
    .reg_screen_mode(reg_screen_mode[0]),
    .w_selected_plane_num(w_selected_plane_num[4:0]),
    .w_sdram_refresh(w_sdram_refresh),
    .w_sdram_write(w_sdram_write),
    .ff_vram_refresh(ff_vram_refresh),
    .w_cpu_vram_rdata_en(w_cpu_vram_rdata_en),
    .w_command_vram_rdata_en(w_command_vram_rdata_en),
    .n198_6(n198_6),
    .n386_7(n386_7),
    .ff_vram_valid_8_36(ff_vram_valid_8_39),
    .w_sdram_valid(w_sdram_valid),
    .w_sdram_address(w_sdram_address[17:2]),
    .w_sdram_wdata(w_sdram_wdata[31:0]),
    .w_sdram_wdata_mask(w_sdram_wdata_mask[3:0]),
    .w_screen_mode_vram_rdata(w_screen_mode_vram_rdata[31:0]),
    .w_sprite_vram_rdata_0(w_sprite_vram_rdata[0]),
    .w_sprite_vram_rdata_1(w_sprite_vram_rdata[1]),
    .w_sprite_vram_rdata_2(w_sprite_vram_rdata[2]),
    .w_sprite_vram_rdata_3(w_sprite_vram_rdata[3]),
    .w_sprite_vram_rdata_4(w_sprite_vram_rdata[4]),
    .w_sprite_vram_rdata_5(w_sprite_vram_rdata[5]),
    .w_sprite_vram_rdata_6(w_sprite_vram_rdata[6]),
    .w_sprite_vram_rdata_7(w_sprite_vram_rdata[7]),
    .w_sprite_vram_rdata_8(w_sprite_vram_rdata[8]),
    .w_sprite_vram_rdata_9(w_sprite_vram_rdata[9]),
    .w_sprite_vram_rdata_10(w_sprite_vram_rdata[10]),
    .w_sprite_vram_rdata_11(w_sprite_vram_rdata[11]),
    .w_sprite_vram_rdata_12(w_sprite_vram_rdata[12]),
    .w_sprite_vram_rdata_13(w_sprite_vram_rdata[13]),
    .w_sprite_vram_rdata_14(w_sprite_vram_rdata[14]),
    .w_sprite_vram_rdata_15(w_sprite_vram_rdata[15]),
    .w_sprite_vram_rdata_16(w_sprite_vram_rdata[16]),
    .w_sprite_vram_rdata_17(w_sprite_vram_rdata[17]),
    .w_sprite_vram_rdata_18(w_sprite_vram_rdata[18]),
    .w_sprite_vram_rdata_19(w_sprite_vram_rdata[19]),
    .w_sprite_vram_rdata_20(w_sprite_vram_rdata[20]),
    .w_sprite_vram_rdata_21(w_sprite_vram_rdata[21]),
    .w_sprite_vram_rdata_22(w_sprite_vram_rdata[22]),
    .w_sprite_vram_rdata_23(w_sprite_vram_rdata[23]),
    .w_sprite_vram_rdata_24(w_sprite_vram_rdata[24]),
    .w_sprite_vram_rdata_25(w_sprite_vram_rdata[25]),
    .w_sprite_vram_rdata_26(w_sprite_vram_rdata[26]),
    .w_sprite_vram_rdata_27(w_sprite_vram_rdata[27]),
    .w_sprite_vram_rdata_31(w_sprite_vram_rdata[31]),
    .w_cpu_vram_rdata(w_cpu_vram_rdata[7:0]),
    .w_command_vram_rdata(w_command_vram_rdata[31:0]),
    .w_sprite_vram_rdata8(w_sprite_vram_rdata8[7:0])
);
  vdp_color_palette u_color_palette (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .n156_2(n156_2),
    .w_screen_mode_display_color_en(w_screen_mode_display_color_en),
    .reg_yjk_mode(reg_yjk_mode),
    .reg_yae_mode(reg_yae_mode),
    .w_sprite_display_color_en(w_sprite_display_color_en),
    .n2043_9(n2043_9),
    .n2043_5(n2043_5),
    .reg_ext_palette_mode(reg_ext_palette_mode),
    .w_next_0_9(w_next_0_9),
    .w_palette_valid(w_palette_valid),
    .n2043_7(n2043_7),
    .ff_next_vram6_7_8(ff_next_vram6_7_8),
    .reg_color0_opaque(reg_color0_opaque),
    .w_next_0_6(w_next_0_6),
    .w_palette_num(w_palette_num[7:0]),
    .w_palette_r(w_palette_r[4:0]),
    .w_palette_g(w_palette_g[4:0]),
    .w_palette_b(w_palette_b[4:0]),
    .w_screen_pos_x_Z(w_screen_pos_x_Z[3:0]),
    .w_screen_mode_display_color(w_screen_mode_display_color[7:0]),
    .reg_backdrop_color(reg_backdrop_color[7:0]),
    .w_pixel_phase_x(w_pixel_phase_x[1:0]),
    .reg_screen_mode(reg_screen_mode[4:2]),
    .w_sprite_display_color(w_sprite_display_color[3:0]),
    .n547_4(n547_4),
    .n373_6(n373_6),
    .w_vdp_r(w_vdp_r[7:0]),
    .w_vdp_g(w_vdp_g[7:0]),
    .w_vdp_b(w_vdp_b[7:0])
);
  vdp_upscan u_upscan (
    .w_h_count_end_13(w_h_count_end_13),
    .n1333_21(n1333_21),
    .clk85m(clk85m),
    .w_screen_pos_x_Z(w_screen_pos_x_Z[13:3]),
    .reg_display_adjust(reg_display_adjust[3:0]),
    .w_h_count_0(w_h_count[0]),
    .w_h_count_2(w_h_count[2]),
    .w_h_count_3(w_h_count[3]),
    .w_h_count_4(w_h_count[4]),
    .w_h_count_5(w_h_count[5]),
    .w_h_count_6(w_h_count[6]),
    .w_h_count_7(w_h_count[7]),
    .w_h_count_8(w_h_count[8]),
    .w_h_count_9(w_h_count[9]),
    .w_h_count_10(w_h_count[10]),
    .w_h_count_11(w_h_count[11]),
    .w_v_count(w_v_count[1]),
    .w_vdp_b(w_vdp_b[7:0]),
    .w_vdp_g(w_vdp_g[7:0]),
    .w_vdp_r(w_vdp_r[7:0]),
    .w_upscan_r(w_upscan_r[7:0]),
    .w_upscan_g(w_upscan_g[7:0]),
    .w_upscan_b(w_upscan_b[7:0])
);
  vdp_video_out u_video_out (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .w_h_count_end_13(w_h_count_end_13),
    .w_h_count_end(w_h_count_end),
    .w_h_count_end_14(w_h_count_end_14),
    .w_h_count(w_h_count[11:0]),
    .w_v_count(w_v_count[9:0]),
    .w_upscan_r(w_upscan_r[7:0]),
    .w_upscan_g(w_upscan_g[7:0]),
    .w_upscan_b(w_upscan_b[7:0]),
    .w_video_vs(w_video_vs),
    .w_video_hs(w_video_hs),
    .w_video_de(w_video_de),
    .n103_7(n103_7),
    .n103_8(n103_8),
    .n62_8(n62_8),
    .w_video_r(w_video_r[7:0]),
    .w_video_g(w_video_g[7:0]),
    .w_video_b(w_video_b[7:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp */
`pragma protect begin_protected
`pragma protect version="2.3"
`pragma protect author="default"
`pragma protect author_info="default"
`pragma protect encrypt_agent="GOWIN"
`pragma protect encrypt_agent_info="GOWIN Encrypt Version 2.3"

`pragma protect encoding=(enctype="base64", line_length=76, bytes=256)
`pragma protect key_keyowner="GOWIN",key_keyname="GWK2023-09",key_method="rsa"
`pragma protect key_block
bEexYTM3c0rcFTqJvOT61BQ/8kqPqp+jhfgBLXI+rU4HV5CjxIJ+R2Zm0PopHO/CkmysMdJdNKW6
bv0oJsWOfZujf/itngWOcrDmmKP/S+0+/0OStONZ92pGY67yaTBpL1dbR2ffOemjDh8PYcTyFL9F
FLIh89kNQvHiKUdqSp7dJY9v2QmskUDFHVYpUYQTpLikYbrAUbM76d1KysFZ7KOYAz1ZnWa0czs4
dsk7H4Dfgx4E8OmCwxAwNmExjF5YZhDX1Wlb1LJW08BknPkDjs4EbRIU1E3B0T6Ys0yxjdEW05P9
mwkbzo9qsy6a8K1RLS6QSUjlF8fLazuzyPqEpg==

`pragma protect encoding=(enctype="base64", line_length=76, bytes=59184)
`pragma protect data_keyowner="default-ip-vendor"
`pragma protect data_keyname="default-ip-key"
`pragma protect data_method="aes128-cfb"
`pragma protect data_block
hlNMtDpaDyICBzw9CiOLrDb/YQGj2KtJdt+q9ENnh7Blwy7oAuyFXqlAoWCzX8VpPW8uMrcIvJwZ
cvPowwaJHMHoAUs4wMpIqRCsyH28S9kACwvSgrIWlxH/+0hsiicU/VNrWmVE3yWlWI8vd1ouBuuM
fU7ec+Qmc+XDre1siBJJvqEVVl0djhnRmyzJfvhZFOXSFAtR0DEbbS8l0sawP+dp2+q+MYHHkYlO
IU3tsIsOjFEywsQ5p8EuWtKLKToHgGTTHoYoOJcWiGMsDOzvpVIyAvJE8GSqF3/EaDy5YyO1nTh9
dxX3E2bv+Uy1ms1xb+h65djRmljEcY0UKMxUarXX+PtO61hhCbngfsFyJodt/TJLbPozuK+FVdeV
UdojaT7P1IVq4icsTz1NVusg1xc+HeGuOU9jC9SmM2IqQz+2pSMrEhheG3KMglzEItZX6j5DEXlO
pUgQd1FunJ5/N6kC4n2Ize66h4XL/eex4VbtqImoDhTpZ3aU/gKQmZxlBVT5z+wTgdkEMb3o/Iur
8UHR4nFmGdg5Tvy0il7Cq7UmC2ENnkCxYT60IGUPModciu7JPm/7FAPMWKoJxVbv3LTTw9yUXmSZ
fcw2IpiLz1ZfRLvPCoKpJ05L9va1Y7vj8hD5Xlju59F2TlVb89er+6ZMc1oSvnwVTbbHIArmqZQP
9HNDFzlwuOEl92LLPHZZDae90Cwav6nAJweSqFHHiB+GgkTggWFV+1FdH5iff+PFV7wklLTqzYqW
NLht2HTyM89VKZl3UXu/ncOdPCvoIybPcasNk8T1D1UmT2DjrFamFU3MUDea2kyNpBZjmYmrgokK
UeWirCvElXAnEyUrYI0o+iv7PFLw3DK9mz5a9AGHeT1FKzb/b0/26QkyxXVR+CG5ie8QIVym+ICO
RTFh1mYpjzhtKbPo+wQGvem4pEBVOxATop2XmGHtwlbUvBjX9hrtZCO0tIiFBwD7FCJ/Sqjr0NFj
gM+jw0hnFpPfHWm0Q3iJsUd+vhUXQXqp35X0qw0AV23iYBAHtWaD3BJD/VJkFIJY7bACqA8ySPt4
FF9OUkQZ3mYQn5pW1ARym3YA+E+B0EGRvUlSjJ12KYvukfjL0tvYWh36BSffm1ADOqXnp7t7QpQx
XgI3P1U4d6Jx3UJf0PSwjz6ZP6feu441dioh4M0GuGxR+2UhVWmNm515afGcOFpbe1ZgXHmlQSMM
aqSVPT6IFiAHJnXRa7TkjUYtAG4QJt7gd9oSIqSuSlVz14Gmfz4tfnBn/xxtnGVuYiOELKALFcy3
o2Yt0krMM6rXiVoWhaLNMHG8QIZwGZqdzHL5oMRaCdtLX50+FllJoiHM8GWzyVQ3vh+bEQVwJPRd
I9Wg/y/4uEqmtroXcPriwRu52/3oYobvnW7BeL02nd+642E5m7SokveGhiQuGfv1sJYiY57ZELd9
BpBg3ZOoUepPi4otO2Q1SvHA/GzEEYDBl+WLoq/Cu4siYKOtjhWWtmC9fO+ZXC1Qn0sC4F42rsBe
ZFQbmgSobv71cRrxYtqHKfVImv+ZMBK/lrR4P7LM/UW3Vb4r08RD135dy0igx9/iq/j8oXCzrlEj
i30aCR/jn2+V6wkpT8D0erL1qemoX4+Pf1liIv6xsO95pk3bzG9VTvaC9/XHcANMRZ79SxTiwDt/
fC2Vnw4yx+AX5aEX85bQvwbP6Yzfnw2A6lbOKDA98wpbXTwK5C35a75MPSPhKY2o6cF2LfKP+V2F
0gPp06rfCrTe5V3RpvOIrutP7DuvEEs5p1OkoQtKAPDS1bZP6X7pckvhA5z32/I8T/Abg2vDSllW
xJfmQ+2ph9f7+pfd4+B0moR6hD1e/2cIXuq/PAozL+gk8j9JqZRdlyezf8Aytx/kSyOPPJrCA4s8
IEoik6R6ndjbF+ZrM7A7xNlfmxGM8xLwQJoQXJ9JP/LZWEtPWPhsgjz4Sc2rxi1UlPb6HcfWl+sc
LLe3t1Hf0HWZsLUzOeOKWH9hYxGviUL9u8nJNrjRbDFzd9mFrE5CQulL8ICPIIkTo0K/YbX/tJQT
aKB47nT28BJV+dFDTom6tPVQMNjsFQctRxjI/Pll/ryb1v/zeUFf6r4MDsjZz+tQgBPtIJnmp7Tb
PCRsoef+wqxqsLTkmrcNwnD1lfAyY3MJQ8dtBmgi4BhOzlBm3ckrdQ495mQLHTed04HCqnRAIv4a
hp+ZWAh/clRVk98YVMlOklimyHfxEdQWYg0f46yAhuyRdo3rbieJ/RmSa5YNSLhUn/qGBBOKDNQY
Y5a3ttmp5abhQtVO9wPx4bAR03TYQ27sJ3HEKuwql88KHvLI5wXxGFIbGn6kAYFXXu9YwAYne4kB
gtemy+0kmMyVWft2H9U/wvGDYWycEhs0Swvz8zP3XLQe/O/F0B4chcLd0Qig40TIkwlo5ZmIbqQe
CAbyZ3FA75YAMpUHBWe9/cwZRpL5mVUN2SkXKZzz3EPzsNl9QFxV4vQfYL0CpLdEnrChG7nTgu6w
fNm9YftP/YVpxBccsBFaF966ImhAKcDGZfyWr0JmwXlrs+xBHE54+qjfkfEOGeoCNBXrsEX+Giof
5CUm31Z0UXKTs3e+K9p6FkD/qug8pNVvm1YqrEy4y0grnBwlfLm5EFsjYKGeCfE3HBoWTn4OlFZO
Kqk/oswaTeIRtfGzGHGdyh2C+k+H15G+AKOemkg4nJIHLoT4O4ax4evCzqxjJBsu0+QgALFVD0oE
IXoWeONC8QhYKrYf1gAgYOZa4qqpZ296GRQVVs6do/E0TbesxTFbCyXx95/Oran+fuunAqJEoqmL
Rs2SNZEnBNaFw7omQgF30X0SJjYtW7fKuUtBu5l37pGIyYtZxbVsbSVyqVbPZHofWcF+5w9JbUjn
EaL49OEAjK2SfGv8lKtnh7pCL+NssdmyXKmDL6CDXWSqhZsmEddt6PLoAYw/5c294ToHIJWo8va6
xawbbBpVrTS/+Hvz77ZSpLvOEahZLjmo9oUR2pxaAL8ib/TefAApTazpcKQ8XnVz/rZ2pmu4z09M
FvYhSRtLCM/KGElIlGyztFzO7PqgBJzzScKAtwHcpk4+K4JarM8UIlBdqf0z8Q0+Io8NNIx++9H0
YftANwK+zNhG1yL0beVXAg7Mrzp/EmtP9KCClzXuJUI4so4Ee7dHqAw/skmIcIFth1zWiSgyAnLT
Tn1xOkxZz6oR+8jLsWatsgI/Yu4iiuRnObueJNQw0tRiYx2QNEVXoeSf7qzcNS5JHmu1NUTEa+vL
Dn1aK69cvzp+aR+JiwmEDBltltVICCKNrWeRhk2n70YOyBQDZDkZEl2sha+CDGiIOva/Nf8kJoms
uHygeRcH4itgkkUfAs9zfWtZX69XQfpi7WNI7j5mT1qgnIyqW0jH/lFgLXFNGtf+PKJuUAQAgYJ3
T26ncSCsc3lp23m0sMy2nVB71riVk6wGwXxDhBoZNs8jbj7pOGnmB5OyRXDWM2tWKu8kCD5/8ZQ7
K7nMlVTWVXdLZIJGr+AKedmPQWOcQHDTG4HpcOU+H7vjC97Ha2TzbmwZQM0ymvT355HTgmMtDkeF
LojnTYVdqzY7oJMIQxeHm99GNZBgbN45z/8WmDXN77w4FuLI3zRg+ndjcGfEbhSBo2U8zavP8Qw7
Fxcm+nALhGKTJZ2yLcl7nkHLSROS3IVVdb60si7ibvj1gfQDE7u2B0JEIaxE+IbjX6NEECo8dJ+h
fm3RPpa3ARd/4SS8aEvt6Ufz3t5vC8bvNNEUirVkuBAj5YRjF3NuDUqdZKfJOUxtOyz1DhbF5eKC
fDw9u6AI4aS9fCL+3mstvlIEk9yVDphEzBkwoMmqgkdOo4G99vi0dtw7hJYDuYSScdAg7anYSkL/
pUyL6obngFDQxU+kpt2C5Io1c22kitenfyRJDa0f+pTn9Own17i23jcK08mjMs3jySPzurEA9NiE
tsI7BZQ9RNQmyBxAJrkqcfDDB8oM/it6DtE9YMGKfNQyVLXpDEJfxLQ5/1x13c6kONntALYnqV9x
CsqjvrOvpQgzPeD6aGvmfJ+OQJtu5nSWiLTZjme/zXQAmt1NeRuhmv8nXATUFhO6IjIsFJUb7vxh
6aEZu7621zwRGxTUcSXd1wd1Is93NTIv5qPPCcSw8Bj/RjlBuPRsUIUoU8Y56EsB4A6P93Qq72c2
zm/T1o0qRSglxzvtQrpQ8UBcAPXYVyh2ylD86cjAGx9t4CHPq0qUr3ZGLr1bSnAmUxosGtEZ5z0F
sy9k9uFZEdfAy2ylDTGQxIioZ3zOjK84aTUInLO2iStX9qFiCONIcSZkkDVx7Cu++GczQi+Uis8E
3FsIdXLRT2gPTgjp10I7+rYsqD+xKujhgdal2OGTOYfREUhP7cbm/lYU329wP7YdpbWpMI+xw8Qy
gAkJ8fLKhiCS8g+F1jl115QIEaNki/dKjo4WVRerwkgEvbulBeJh8nF+uOTrD/2qEv83pc+H4UCH
bexEV6cb5aYtwxJZNoDyDRm3o9/gyIDbC7G5N70vMbadlNB8nYmmsDanE7/Rv/imL1X8JvKpBgd5
mvzjey2T0l3kKJ1IfJtercFbhdlsozWgZcufZojy3mMpbUasexQB2VOD9qiPj85gwgPZ67I3KqvE
pEwWhav2TtRU5LZBG7GNHjIG/qx1TrK3gm41mBIWTgjEgWjUjuyGSnoSfMHbwHy1R+ich0T4SQL1
lplSXWL/7UQJes6ko2gOLzWmTUIspeevvk0hOM/57a+TRfZ+wjUG7AFCP/IUDlj/Z91iqsHgy/ba
Jtl5C5OnOJNmD9+9867vlWlvXXoVskmkrOFoXd0NzvXY8xxXbmVHWN5tKJK1U/60OkeAvnr/6HcK
BelRKr8+PEc4mnhNsLqzD9Hpjml10e9UW1ZBIm4Gb/Ur8ub2uypesgLbQmcYQIJt3ybDT7jvyxwV
8MEihuxu9JmPZJbjOnOOO4dJmyJCnr6GzzVCGMAsGJGDz5CJo/7wdqtIeb6dGosJJOZmm1xC9SHr
OPDYFE0ouA3XC2XO/Ark/gUEJJItLnQ6cpWN6ep6E9rfw+f9pavfuFtT+fwqY/KYoyp6MlMLiCU2
0lBrNhRlES3TRKRbHXEiKxxd/neOuMyqt7okv0BHtpsEe8ikF/k09Y223yMbqQ5N9syKslcyzs1A
kffWnvHHIha8+zw0RgtsgLWPaIWiwhfR+x1POhDGSiCFx+tQS98qKXKDUBnDjri+nX2ZH5uJ96jd
SYAjcwHCsK58RJfHHJSSB4BsSbALajWaKBmUoNLFnV6By4aaU8GBOe+qwZsXd+/50k8fSWNcTMQQ
qVz2ejhT19K8MjZbiV+c59ZbN+PErkuzeRIvkFk5Y8lafwv9cpAPvUO+MBnxJX60sa+4x1SLkmne
XGFwWZoPMgfOw5nNpU2niZIqf6K70j1IjbwLZGB88ff5on+T/rLaIXW9mAY6ZO8++rTrjpwJ+ZFG
8ecBfI1XkDzKkPZwsJ26I2b2qDr0qmCAnqJB+R3WJGaQGEzLzlqoewUYBQrtLnAoBOqFxa1vBrMl
D64cwqZ/GqUAXqEwxxg4SDSkNWPAyzjIuj/ix2OEKVRfpC1W6MEEPbY8y7/14XLxg2yDupFAQaEz
n+Xb5pdOgpXhNFbHL+xLfZ5e5p/f5Bd4a1vIJPanSHDPvPWgA7WHfehC92U7Kh5+5g+7oRa6rUPf
hIZQinw/in+seKZEMwy3Iz9ABw5epNQQExNVrObKdcWBre5II3BZAUNXDTCmD92+X3Dqx6g8GEeH
oHTtc7wptVKZOT0JnA8eMcRSvlq7URKgWPs5eziygAMvlWPTHUGU97fXxfoCAxytyB0yb03cmrpH
AteJYWGblmvJgZ9mg0BSwJtkRqH+6i/ImgvDUbR1I7C5NOq7dmGSN7PXTlYxMcBSYNvmbbnnoZEJ
oQiz4TzvLCDjJE7TP+Lm/hBwvHs7cJzn7muJGDZzOQbR/9FtUnxVdpDDEGPnBud7HWL7eqcTf5Or
q+mVGZyTeEHrY/sMv+kgZRDJjAkqrII23sMeVOOfILh//pYcZzhyLVQPrqXDBC86RPLXQ1TTfVmR
4KIbyYpDoofJz12cgAlf1kCgZjGGBlySAt3ZHMKnVfrZ0jJi8/NxvdFk+LI5ywORcr2qrweC/csK
KZ8yTCK8DMhKl1ETtpEGvfSA/kYFuhChKJ8SAbcGd62WgQmZULRlLDlsKO1BY8t+5kzAIW/9ZAe0
f5IPkrQhfq01KQ/jYfN1AeARQUBXIWh5FAmMyqqYuxAdkKWTtq5sRlhIOtJtLBMZugGgodcweOYU
gBgibE8Xxdd/qqVjKeCg4YkP8I344cGRQiNUDHNa+g64jZROyasGg/M7Tozulny7hSJXTj97pZDO
OjkJPYMqzSLQz5aHrItI2KVIyYomcMJZe4pEnnYlpbOz+oRgjYDOcq7vNz2pEIQ1dx5zyZjyK/4f
fbvbdJKhzYZyrtlzS0AiH0gphVh66fl3ehWHERi0PJlq9Gt5DQWZuqLcix6Pf17pnFlwxByJI3Fr
14B8+erUzMB1H+oKpVB5hVPLHxm/ftBMEY1NZPq1RapUAEOPfSCeHsRQffJs/WHQ7If5HVIAz5Rc
D0fjpy0OeD501rJAf/r8HDjw1IZEKTPD/XEbzlkrCJGCkcjQ6mZ5HAV1JZP80AYPuxL3p/5/h3wt
osVWXCupsCTJ2Jw70mFgp6jRe0RSJhZVErTqh0nf85WexdA9NoNuFk1oPY2dw/SFUgd5BSmhx9/T
LwT1DezOwBPucSDLxOT/qA2rMSfCD7EiHnxUbKd75tKk7K8zidBvcMZ6VBQMTnTJL+d1g3foh6XP
Y+uzTB6Br71qNDneq8h1F7VP5G4OqC4twitIMFP0264OMtQELT/3UAf4gb+lCKrOLmSwy24j+bTh
oByQt6QMQHVDYp3HN33bXow399dsE24Aqh91836vGn63iuhFqSh6YLuth+HzElnOhnN640CeztAB
rO4fbalw11FH/z4ABQqanE/CHiTlev+Ox6Owg5+7qSOmulnUEM+V0vpdkwA4viF+FWPO0xCiPnaq
jYM1MGur8ZJfwXKXso80pvOGmioBXcT6p+B8Xe7yLI3U3Q1tmyyknOkD1i/rQWEgDVN7mqwX+izf
8NGypKznTb68KB6jVCrhlwI/En2hZZ6dgIBGbW5IMpXHg6E68lMNiv+35hLxS52rR7D2/eIWLnCX
dCqKeCySkOBZGipl7EblWwKeB5someVGLjZRQ+nGRiK3rfDkWOwvhGAn1ogS4GPU869zTUx+TrBP
6bKuhHXmNQMZubv7vnTPolQyhC/kamWXMigd5zrt1Un0mYHnmrcTiMiWkGKzhPMOoFYiq8yAdn7N
sKKEAa2moa/rOgViE8CoM1jo+KFJOGmQAuhLie45xRDQ3l3fXrbI3S/crYc2NIBKks08EncxQx7S
D1kY8FFjTvMM3z2GD93tjxgn3t8phiQrasvAGtjtH9Rsuc7YqxlMOCFwz9y6Qk66JG4kG5//5M7k
JTU8MpaD7mj05E/pdm2TPReJYlb41reWlMrjQOIe9tU4vxzmFKW3M3gHI5qFH7T+jrv9NRXlmBTU
zxBThYZZpieR5jAlG8w1mDpBq3bdAU1pG9KitkhTXJmCRTv4Mn6k0blXbO5GS3nU6goBFE26pTMc
k4NeXTSO64Pmyt93F64qiOfHja4OCSK+lYhm5h9gkMJCcnXSaeC8rSGnQBtSUiYqtMMuLjXU0xDz
idAmDYDmpQaEP41LM7FZFA9OOovparCIoaEcYC7ITRNYmD3+yAhd6AwZ9+21u3ntEG0pNzuZWg1C
4Vqo9m6gcLQivRGTwrH2eV6EDZLPso8C4h4O6JuiXdcR6zsIOircq6mP18M32eJWfHTWDdebk/OO
gxJ+5RAHONUk8cav7n498qjokYZXQQnqUfBxZWiXsvavKdcZaNTViS64iGOvIQ9f7HOvSyyz2X6H
M7hRoaGCGFQhNVvEKRBmzaj8aOhD4otZF04yd3po+4rKrEDiOKQm3UFhJ41TAheps5f6nckjCqZg
4IWxZjzxFhx5JtWlw+z1/pR5cRH5P2dqt0jAaU9V7hAM6P8Tm7xdYgK0Eg//jPizWiI6jO3vNpLj
NEjPArBHyxVf/NFTF9ae7T/6xQoehSECG533y0I6KZ/05t3IcP5O59IW6jLrvOLz7D/KFn7zDm4A
IbYOQNz72XZjb/F7v9siW7d+zKy7TuUqzinGwxSPM86HiQuurP5mBRcT7Q5Kq/PXEm8NbOuCqPaM
s0AgbRFGDK+6B/CnVsRGe8ul/kx2/JFq0Dx0B78M2ApVUrcN4FKyFUJ9BleTuRA29YMV4RS1ktuZ
7rNGqgCD8/2SQMcVjqRmaZuXeEbFvEGryN9MfU1oKr+TVjQd6m/slTWGdOOu1myjzXd5pIQMZwQ5
Z+XE6MusgLJHWUy530fsBd4FBj+b0wGb1zHyT5/16V5lXw9MTYYKAEIeszIOpQw4gc1atD7/jyJT
tY4CvZbYx7nGtcvSiArpPGMBlYbIOAC3MOzZ6E5EnLNhzK1CKOR0jSlTnCzGsWkSpdLW0K0UWqWl
ndOqsAOZt0bB6BkgQAPj1K8c2qyXJAtbcNM9HwgzbgXZ+B2QGFSWMJFUrTofFCchNvhNXAaNBGgB
NS9O+A90skQWQvSmDjZRh9Z7CVntFja/nSiVVkOfpYDw3NMwj8EC1K6YW9IxF+kDqkKTkStGr3Z4
VdvZhWMDMsbSFeHQ7EZO5xvaWk0SK2Lg+o7E1CVa59wD9bQpeUprXU2pDkUZ/HQOUD2dcBxxCEpb
sQpQhIK8xyVvOrvUzv/l82oCfJTlv6kzT6asTzymczy6DoSnly+G9DpKk31YlFX8BPTSveDfinhP
NmrAKuTLW9uOyyaIB0dVrXuJsLwBcDJX+LumKsUlXZqEhw/2LU0H5NXJ0/2abqjfxgrJxFfLw++r
nVKZTRoFFMzQgr9DpZw0OtNd/+rCD3hncGL18wkeaSYKOutqfSwdq0bidZR6BcGDuaZkHs5MjaMm
RwEuXtHlrghzIeeF/xSeOLBrG6rN/qsvzgwbvwtrYYJwxf1a5oBFxzTmUHmx1lhF9aCsggC//2pl
rpXqcWx4UwwNxQP3v1JAXVQ6AF7RPlvqcdU3x27EfctTpBrfDCJcBVZWJm5yNig1SEols1T5qt4o
1lq8K6G3sdeIxLfZkP4SuG/6i7UCw0B9a16U+HXauaAx0niQp5HRWWoiV7MkxPMuSiAu9AsAP0mQ
5J14092uPJEssMjgU76Et0hTxuc3e6nAD64ki33eLoiVZXPk1Ten2ku8wstYYvBZGbP9vsT0FWCF
VpM2qFg83YxU6SoS2Wde2Bla6iKUNASsHrOMExSG1Ejl+OOJq/tv/qexBE0jQv+ky/ohYayjrql4
t3njAmWMCiZpa/FQYTB4IzBvT4tq7PAtADTzSK/yer0GmuNXjbCMtMuySCp+FYOGklU+B/e8ZKsY
xhvO8783bCZ7H2BdGYJXv3g5XcZyLe2nSD1qAaUXxgOYXyJASp2x30Xcway8T5lOOzoIejZIkm38
X78+zaLhxwWKyCPyrcyV7vJtmAaq/TWe3zunImQfEv1TAKzQEpbY0+k3LaWyahveo86hz4N4/ZEs
A1UxiOMxgJpqDEFgnQijku7sENg1i0ViEz9LuqNwKY64NV00LL+yU8Zh/Tiu6J3vRx6FCPoRs5+2
s6X/e/tzae2RQmqwriJpvf4mUT2yv1Ny7JyOpNjKu+d5Q/JiJ0+tVEjr52imKhkm0iEe+h8z77Dx
XDqThExkXeerjVAKhwe2q3lAnuDixUQ2KBcFJQAx9BwwWZhgIj/oN+M99GYHirgLpK4x9FhHwTRT
hVJw6594N0D67+bANL5FSpKH/b4rkWXuuZz6+hbHxhqZqh8vbCqMusPxqp/fNyTlO5PNqhdg9Tmp
scv0OsqAGgOsAr0lV0vqNQjtTieCmmf2lDDrSujhuXuTD8joxcDhTptZlhBlJZKuAJZohVfplkpN
08nu9hhF7UYOjZjs+B20ccNpfdpn38tj9OZyRc7/Oh7BwQA3afRIqZEP1u0TywzgpAzbJNftOgEn
WmgxpwG0iP0fI+dd74VL7ZqVtPuzDJaNByVC9C/jcMfMkqLBznm39Mp76XQGlc9yS4hwqg4CL0fo
dB1Fl9gHpVrGU0UBrHFWl7wgg1hH8I7Y5fGf3yv9KMDRCv7zi2nprS3p+ROAK29SkDSYbffLcCJC
DpMWJ/otGQS3pjE35+R8QzB+5b4gFS1gVnJ72Sjkq0vnkcyVmGZPhjp5Q5+ckFRHKyciYtJxHJNi
bsSpetdVvpJK/c20g4ZnhReOljv4w3PG1shG5btN24V/5z1di7sokF4thyaSpn9v0c3KmyqfXKIg
TgjPgBLSc92VtEVZbEZttP9RzEGpp4JOR6E/D0mbQy32lalMtSiL1cBpsHapcZxBpylgb4hYyHME
IQxP7s9dzcEAYWRPq6FdQOEUP6dkQUsqfREeUXsYGsOxFhqpHJrDyrDvJfNzot7lglj2QbsOOSfo
VSWZLTKEIQvwtVX5MRFKdrH9nfsiGhdYE2tOTKilJu9Pe14ZfnZ6bocL6tUzUpJTYGFpkbQ4eO9R
R0Vt9v19VDtz84PqTwGqWTykOp0cVebEG0NWL5AqbeX5hLHVzGPn6jRqntgMlSVk7Ejhv256FbZF
mecdzKvIg36TaxCcCJB+Yh5eTlryK6eQoHMil4HdgnpWH7wcW6wFNtub9uzOOTxiopxd46Nrhe22
gZ16sTemcsEF4rZe3AOvCKvZFg5oIr3Obexvp8HJRXUywSkRMcNAJ/HnTvkY7HaO5XB0h1IZwqbi
nEbW0PrKGoOzWQp9URWrTOLZeGfboKUv8BEz3OplVhrtdG2FX7VUrTixmt3La8uy8ZSFsVh6gADI
bZDMjmj2vzs2qaf994aZmOF3G2oKXfuMJbrksvS4rNK0MpZMG0BCAv6pKPZaPZ0pgzOBcAFQVntn
HvZ0eXsF4YOkTdhngDK2eZHibEnYEbdN84oqtfudI/bdHochnz62bERLnxZWR9p6BNHy1ITKoium
33ptRzEn2InVrb+r1F+R0dWPKBIT0jQaEDEBY2JJ9YQb7VgMknPSJlg+W9mk8KAANrHxx399x96I
+67XFpVAeYoKm/pU/wmTYeYfX6tKOkKP07f27NcjbE9ObOaXiBIYTnLn3C82g7W0RGbJz5lBZIO9
RHn+TjQjMYWQttpkHzQZFjCSy6lHtPyQR8L77l85xmfi+mnEeUoKpYE/5r0nuf1hC7kkskQFAKf3
+RLINEHD6ZWsvtMzPDOSzbOYSCmSFi2aj7/ue68fsmsYM9qztH8raVHc4wezk8Jd4KWOchQYfSiM
YlMnjfBOBLZ/vyo/zokYx3kp4MeYL6obq8O+dasA4l5sNLtVQr9OsbrVa18Xfsi+5wb+XXh/OeRn
/m8Hs8ZRg1fiQLgKF6FTX1ElHJauPIsEe6gyrY4ZEpbk2+QfD0HjJkmzY8bhU4ieSVftY6FSG+eG
gws9lClDd+k32ci6R5BoZOzUhzuT5rtx13UEPoE/D67Bt56FU8ZJdCF4TAbAIh17fjwUuVg/zp11
sJcFuYThsjvCLpUUWL4yz6lvveTgWg0t3FV6Am3KGeXxCbpQzYJhlNhjwqFWP1rmM+c3/tEbwX26
uYEANugNIBb55az/xKuyLwEXLPNMCCKSAxqk8bA7Ki4OarFl90ISwNN1gzGSC5nk+E+MrpWrffPS
lM5HGkPgA++zleukArj99lUkzD6SOjKukqTByHIJ7/WMEDEhZjY2BNIHFfiJjv5YQ2SlJfIQ5e+D
I/p4dA/pap3cPH8J6FdCQsw7W2BiSdxRiWF+pMBXoOBM02v6riX1sm7i4eVQtezlMXUl2U8t5tQw
0mnHMZ6xN+7rlLC+Yu60VOwVTmui7eQuY4pqfVgIez3Nbow94Y79ULqVlrZ21yAyHuLfTz8YIDjv
HR7sxRmtzVor0uZC++UL/1cSXy1rHazSKmCZwp3tjY9qOmOPrl9LDnG0LUXFhzmJ70eeRk+aCdj1
eq8Z8SjbBMsbK3FssdofkM10VQdXkKVaiHs9KdDe0UiidA81LrnztoYE/iuZvdh5PArp0Ilw2eif
Fc3VNejYxwyALPxwE2G/N0whebuDSYQskw5pSM+dYenPc/FOEishhtPuMOnfkYWqsqq0ub1x2II6
dB+weEy3OTo2rgl2ZVPn59XYjd39Y74ZsnHjWWIE2Yb8HHjgP/CXER35IkEsYvlawlImp9Wi9wcT
5OQeVzynnBdBHZDnDdR+uBkn0j0yjtVWAHQTMjATXu7j2D5py3fL9QQzR9pRu9vE0vpB/7OUdDOp
Fv+34YkLRhTnYhGoKPZWfKlYoiuYRu+opEhuUMoEmTIq7lFlHXMT5ckjZPPzRg+eRJHgY+tPY3p3
nTQnHATgNPPQh8IfQTXUI9JsAC/sloPZI/t1rzY64iyNSPnoRpHOZDetW+aGT4EGoHiuj+F7WZoM
3AGvIxY5V4LhWBDBsh5bLDBXnGuXMwnY4+3xmYck5NoBHnjgsqnHatXwtsag3ClnMniE4AaSU1+u
e5XdCuYxO4TxxxxXqIWYwY1XmlCr4BcFfq6ih0hHhlHvYAV7VABYF9c6Ub/9bOrjmJRm0n7zvFjj
fbhMmOWE9bHw2IoncvB/lCd4ixDHrolWmVxBYp7SXCwjAR/k3yobACQCyAC3QmRh61Id5JHXQgtf
xmRE7xACgJM0CDo30G/WuSz98G+VQdKSLeboeezQ+wg+yHNSk1Tj7NxUTImaKsx4d8kSmwVSQtxF
A9mV7nTOAfLll8rHD/sbKFcUmWCdF+iJsO4r7G0ZSuxPlRrIRLRyB2CKwdECIRa/sIMMcGtnjEkz
MDG935dGPUiUHBOAy93/pCnq5dhfNpBkKccuJnure/8X66UsBcpOFoFhEyr7aR0bqC9rM/NB29Y1
BCNOolkY8xeMNhdw6l3R1QeUTW8E4qvtpM6xW+VR9PtfAHsPQ8xJ4NOJXhNyeYIRiNTHqOhfu5Wl
X9TizwYg0qosHpW1ud/jSRxpztv8J/QgswJG5hTDGGn5j8CSaTxo7ZsRi0OxaqM25qhNGpjtjcBU
wXdHA5VGlqlZgf0Xwhc5ujABDsdjj0cObLmNsvs7H4xDNqEOICbxKGOPgD2FkEZZZHACi1NojFSM
47S3ebp19/hXuZCZWfJEQ5u2A1tdvi6IvanOixgXdsXkn5FIHwD58XqsGKSw9bv0wjoetgct8hQc
zEBrfqEPLMb5bYuGG9BC2MeMHQrUCxBf77Dbd0/CCUooYA/ZhroD4UjS/aPGN81o7VsZeQ+X9ax6
ZXSZRGFuqHR85YoOsSt3yhWvc6qdR0zjgMSnjdRVGeWtM7coU03Elbsc6MrYNmsBjRqen4ykQwHV
NkYJVgdkcBTILzujCpTWpir6ndDmzJoDABlBJmZAWDN2CkVTfk8wpQuk6e5yUpoIXJdfeCNfCK06
Js1K1fv19SIF8uFqVSQ3QnMQdUES1A2K0UFXfH9m3qzky8Z5Q5GpPoY3Da61tPoZwLN1KDafI/SH
IV0mpVYIAg//jVlp+un0diOMdBoy2G0Yrm+GspCKFkoGiJYXInnyJqrju/vU+uIgaY9vYZz3EDl2
8nbS5OXkfEXWeit+dsPWBIbNWtCghedl0QC7Il1HcodGDvKjGoXPlPHwSKWxoE1FXKuX5YnBoyTU
pmJ1NdkASM20v6HC4RoULAlAoo2PxwvvZyGJpVpYpDIcPbaG9viZdCh4jIpjoWBHZrQpnuQUOL/r
AlFcTv0tgMEXGq3XGnArjK0iktyo4EvkpLp55ZTVEAWray9gLf5iDiv/zOVWsA33Z+f3djIXyxX9
eSt/IoHjy54eze4ETqc+YXCT7JuFfksXMPhoqDsAbdebCArG9+Emg2KPx99Ug94SuHwlcfhh2UMC
GURAYtH8rdYnkldrtrQFUZoIZtvww4L8J0iyZAhZVb9smbzLHlxFTymff6nc0R+X14hHFy/3/tQD
XC+F/GV6STws/4plCDGDB1pbJaFD1M6ohbLQcf/P8QsV0eh7MbE8WwRLSMcgqhq1yLY5IjBZjRHa
+fWMn2sBDpwLgZ+rLyMJrn+QdZhu3dhO7e0nsoMRyQfjqSn5Pgyf1pK7z8Q57vhNZ5P+QahY8tbh
nbjKLQ9cyBE/sPsMJsS0faQiBA6JgN6NMoAwFh1gcgKEXrD4QhZBbLaZs584SMLvhNdExz6czOtS
ux5vn15yvIc6RMjQW93WIA5vw/W1Nndp+6SmWtAkKxLPFkLyKMG+W3Jc7SAjE6vgHR/qXeAOZ/AC
B8DjP3pWQcQ6PREwdpii++Wp3leVTSHyQ3+0IcKwkQezYUsQdPBTR6ROjKOMPon/LLqSSNpk9d7B
lJJXZ/BdZ3phrwyYjh5QPdxwLEc/KE+1nctVEiDD+d/tMb7h36AsZ10+FFIuXVOUUBGjj+/yBpAL
7hOYtozTRwtuiCA0QrKE2xSaqUvuEje+RTY3zGarMvuEH+lVxgLhIZkFxSJV/FdAPfxevAZEdtPj
sx4Fr6ZgAdpLVy4OPS8up70K0XRmBHQLTX+gFGtmyxJeACsOkDmlA0yA2Jb3DVUS5uFJybKJOPbZ
Zc3s1O4lmdnGBFk/99Iquvu6l82drH2dPD8E9bkL1NKem9TlfbgQ22bwPCOgjvb69+mbFzgzlGMF
xRYXk/cHYsjNJcbQ48g5zrBdqYvf5A7JH2YYJ1npre6zAAGp1/jxRFLRRMtHrggATy0mwsxQ9PJu
WcbbBTm2hJJ3Yl5jqly2n6X8mafN/iusFmEDT4aQGeTUiuN502CFGbdNyqRJrvoGUWt0LtGu8SDE
8899jSisoBRAvTzufh0PKOc2OXxfybd0y+uo4nwxqfFXMSdK3PaUh5JIcMeweCXMGAgSTqODpnBn
8QnzhmqVYlgVsSsHMRtTkbsFMsrsfBhug1ki/O4EsA7rEwjBsZIUGmAB9guf5+RQ1ON9Ndt1ZNKd
jHuN/qaK7mfcLkpIsjzyZ/M4SaQi/Ly964/1S+4fq667pi3S4aaW6e7FiHplDzdH1IKfyvMQ+CB9
0TqeQ1eX/abxlRUmOlHH1rSrzs1xPqEaEUajy0ZhA7ZqLHjkc28rA+L3BCZdU9RR82iOoMj7f7EN
AH8IM5RCZmC+QMZiBAyPS+Or0t6c0Iz99ZBYcmrAge2J0edKyViTDEtJvxAoGQ4b7lzMTLHVZgyg
qdxAF+4cZDSBdyEHqNIgcjhxjlfhYxbxyf4nL7Zlt4TNyoLtfpqt/1eIqhSdsqEK0/gI9FtH6uYH
0k2LUIzLmtICvKgXOpdFtRi/zYJBG/Ya6lL8D4OO2YiRTtKHczqoSd9kif4669ILn0rL33NaGNnB
awE9f8ymGbSFA1GB/MBfaaJfepxXJCNUPrCV9HJ6gEAEej1fQN2j50rZr74Agp5MmXOKFZjUhPuq
quI1zh1uW/4zRQkEVY3RWEQSYoRUPBcxtXbw4B/VzIFLaRVFO1F/I3Ke5S4+50P8E8ppDV/bUsg8
P/2JxXCINuWOuii4v9/drki1DD52TQDDBJUCORMYvGL3BzU2GPp7UrwN7i9f3V5Ygqleo6kiC25Y
YyQKMo/kQ2wyhayK6q9dpHKuz4er2WzZIppsRLTXs05mNdVXfAEo1f9rfQhO/px/unVwn5wbHgCP
Decl4RxWi6DJd0EcVooTurqSVV9e7KdNv59LxViagtmaYkJacur5GB5p3JbJJstAjrU0/FXj6xlh
JhfVrgw6d6UYnaPeVgHF4Qy3piC9FJaUs/bcR24WDmM7FzcSkrTJfjhABbnpA3VPbcDpQkN8InHV
Ak3PCU1iV9ADJ0TT52+ttsjtJzGz4Ew4DRG41v5ZxItIOJ69srbrwPJnkycNwv/8Ax01r+M24ahw
qhbch4ntZzMELGa6tPElpein06ZU4YNWcosy5aMlEBVUHNO0AHewP8Q57yS1OTDkh3qMTiM+R3pc
7eQchBNkzfaQYwC41AZHr0TohgXEMNK6sJolzUwk67gpX4lvS0n+feY0DjjtFis+G1q7sXrHgk+0
vr+0UTzX7O3gF+MLB5Q0Np2zbmUWeycMeV7SwlxySigy4wyiSxjXaq7wZaYVkRRZ2yiXPXt4EB8r
KOzKgb2BIE02u2F/wb8X8SD9etrKOYmLrrzWQw5JnX4v7NX/fCcDo0aZoDYOAXiX2YpvzLWPeEIF
TuempR48Kyp5DYFowHYAY2LZWKMxN+ovJfbpnVIJ3Jh4/sWRwBVXLLqNMyVz6R1ivfoMopGPCGUa
D5G18EvGbEqy+je/ENE7k4SszPsO9Z48W2QQxTTi8YGGxWyzqhxsRxN1mg4U+ABh6fLlb9INwPoM
hH81KWN3gHf0OL3pf8aIIBrCoFQdpTFQ4HYCZSL5/V2muvGA286v0XG0biLqIkjVYqA9Zd6r93Y4
910CxAaHRqe/wRxMPx/kBdpmobHy2HPTE+E82TpNnH780jgk3FvpGOpsqZ/Suv3Avghc8G5Pzz/Q
7Q6eHDOvbNSeIELgzopc/GR5KXLkpannvTB4xY1PTSO+3N5iEUGrfbwn96aWUGmut2q4VJ6EVEYK
CwwDSWqrDuB1Axo+NqsgMeTqXUmugyVRsHcBgjyVl7QSND3T6UP5NSv4xmA+6wrJDuC3wAhHfvhc
eY62mFKSa5QpadrgV2e2owQ5IntTxyIUqRAEspiOEa2swGOFW2PSSwRl4cg0V4pi95a4Y4RGbxTN
OnTMU1prPYR57GufyxauVIpDnrtEoB52vnsL4rPfdyMajiyncr3WdQg2CZQypT1oIBKHVTadtruD
dGi7rmcOEoDRttd0gVQuAbT7h6a+VgFEYEC+NcsOA2lLt5+HoDb23D34LXgcKF12ZR6NzENMxNs1
eHhCOPuD4W5bwdjkQL7Ivx4aCZu01kgQHcpmFyrP3D5BMVnEcmKXDhGgHs/7UmGUjEFiy26LbBls
OLH8+KxBXMQVS4Pyowg6zRhrmuTYn5EBte6nt+i/UX0CwJ2tBePErDOTYSDv2APEYxhtDEW/3e8D
74UrcKC9659TSXbUIFEWID1ZQo/hSACHRrvafdV0thrmFxlD4ydb6LGRuN9cWffGv51ECLeuqRfn
gFpiIdjNyVj3F+7kbo5h+PEtFtC2Su/396fZTg+eSzeRoUaOWirfS2QgnBfx3/l7YSpsxCq1Vccv
gmKn670XfW5kms3ViJAGGboB/E7Ylr1Hxid2AssOB8P2QIB3jFbIVJuYcgA3CiVcrkrr7oqZB96j
5dmS6swiCVhkjCiMI5BjZyRul0h4zh9vDefl13H22TGXD4X4SYfiJEzcM/Kg0I699bHdicAarvmF
tA90v9z7r1xo0mAo5ao8Ehey2nFnLV5tS2Ot0/BquIv7P/Hgkmen5KcWHhDlKG9S9vQqtJ9uKuR1
k7TkEeXZ9gLu4Fqt1XWVFx1YhehL76OjgsK2XaE6FMSORAyD3M1fygGhOhZiUUIXpClDB7Vi+Tsr
CvINb2DOz2O/2kmbdxHdFFkDuL0gg3w+jtR1ETug9fZ9leaQGe1qzpZ3v07ELBMZwv8nYul8i9yC
iP8Lr9LmzP5XJAD3Ul47+4OQMCF+DkVRSxzr6BzVXaFTCEF3TqtwTZ2X4d8Ede93kZ0pQCeroDaH
3GeoLASPvgGoiLmg2jtQKa7R11rL3WfXX6t9JJhjoq1PljdKXsXdpvqdMoWxqSHMwAvUAXjDTj6e
3/ezRVGvbVh7iCOmrGxH4/rREbZMfz6tx11pzSxAUbqO2fPNNxVzx51NknWxP5Q4ld+M3GUtna8z
Toh4F6jrjIjn5yt8f8IZCGkgTZ/4xCic+G8cjbarxphUucd8Kvlc08nIuTxtIuXGwWZalCvbePzn
i9ZNa4LhNQsWeDQa/n8o9bB5asxPOh37dBR3lqnxybsxmhHdXizC0ter0laKEvFl4SvgorTxicn6
e45+awKiVgevCZ+RxLEF7nH7/H3+kTe8LifJsOKQYgEeQYIf76spHVnmUAJsyksUQdKv67ZVtcKn
QNMY0iW2xthjk4DIQZAcHqi8QuNm7ksuQBFtD0CVMFkqMYLgFjZe0/CousUlfb4RKZ5SkNu8TDhW
y+X3RjHy4pI45Q1wPJduaRM2VC1tE7qfuxFPzxQZ91XvBFz9s45R9KNfKY06f5iy5RYs2SQTdmAe
N2EIRGWwxaMfNQI3oePqaABqVQ89rw5ngYXP2ibyilhH2UthjpIeLqPVY43waPDyFQjJsMt74gDa
0WSKXgcb/xbNolsSRR0TQ4Oe0/7UBnY32qEcvrNX1Yi8dVmdU2UDW1/FICBNVFIXQonrG7dFFx70
3S5FBrUfxFoClGlmK8yDoQIAC9Dts23YVZER1pDGzhU0q3MeEfld/Hu2gvcH6dxvbfu0fmwV3xCj
bzLUw4rA7bNQRIXaXFiGXYx6DGavmu1tQzP69fzloINy6Twq84dfn1T+ryl8uyjLFsd5ZTuTTB9K
J5QsGjOwp6D4TD8ae7WAS4DoQrH6/zF1ghdR5GYJza37QWO4mrRVarPd8lNh4kL75bnwvj1/GHdt
I0uO7Uda8hj4VOKslzOdB701HInQ4182V+es9olkeqfIVwoEMN7oW/pD/wyQ2lPEHybJBZp0C+0g
nNDlEzW6eAs7BgusycSoBFougvZJbSrG00ukAR30O3nZgIzarjEJyXCGXWxXYkcK7oe7g5vyDEbP
qrA3tHA00T/cMR6hwpoq1I7K9uMqsdEeo/VCgAS7z80aktWwMFAOjQCuY0+kv88bgs2eatyYhWSV
A49pZ8o+nnWe7CqGe6+02COyUhHMjnXA/wdLQObFHgu2C4fir7iLm2Hl09ViLKyiCDCyV4w+V1ak
gcum+Cr/JiLEPc+VBSn02VgtJPXNr6gHkY8jEK04f0AkKqlD16a+EqRyBwBtcCd0TiSUJ2qnYdMz
pCHZpfHZBnRhOb0TiMIMUTlt4wvrKOIRaIVOYTS4uH2CJPEAD3VLrTITQzL9ydfJdAOfa6Oxs4LU
WgUxpIx3HOgE3K4izGU4jpIshkpNcJGJI8HRKV+ziDF3NDZKt9A+Eyvr2YErlZ4bf++FQJ+6/ZZM
CZ6/31O22wkAWdf/r5a7qgJYExWUIOCoXPU1YpGFu1UZ/O5i78zQZdQfZ8QI61UNk+rqiejkeTgO
4rGzmGGcqYaPMHga3VH5OfmY5Xdjxe3RbtQhSLMKgtGqJJ55mh4U61sGGOgqE1kwYHbmrQKepmay
YL2TRS4uH4A51Gz3AUFpsbn7NZgNHZFtNEXRqzmZMx/2KOjEBy5k0F3K7C6DgZpcYtl51+7mtUAo
/t0x2VQI1iH/nccU7foLYkikdrIbMOGhhnNvBgRDoP+Nvimr+mX65Ba5alYkQzcfG3LTw8CuoFE3
JmHz6PqnZog41STR9soPlmQhqJO3qwqxtFVBIxHtswZs9f4XvJbBni/7hx1jLa+sEqykOb1YV1AH
KsHLgoI6VsGXv5HflyNmzr8Fc48J4LvNqUHUHKjBI4i6dI5/zYBIuh/BGzrEo5E+qMXDVKI05vyC
spISVvQ/pJbj+yTxxUS+nkpQCfNDmbYpBim0yWbNHhNN5C1kwuvexY7Ab2j+VGSZ46kmAgnHBIm1
sJLlGpe0wzc9ewPMneYgzetcfkLWN0PZK+DlFQnfeUV9c+DbKp8PHMEYO75MPJS1ma7QyprSdy2T
NYqfNj8pRP0SciTbQqmrElPp9oK0T35/grKKLAi4acP1eAyx/8OJAhag5ltADficfteM5Lxkv9Ev
UV7G9z3aUThNUg0loRHyms9DEuQM4/gfZuIwZfdfcTR22y3l2cvEmZmG2s3qddMNqV6j4rUp2xRO
VWOD+e84oW5JVMd4lCPyBEuON+k5enpMiQX/nxWfeJv2VY2ZVQgE18+MQ90jQ47ewbZxgAqq33ph
VhrS0rCdr28ueG9R7QFbwSzuTIrg7jf4LgBGJm2H7Q90vsqaCI2I1SeIlj/ZaaY5VVV51i5tTO0w
XbgFEKOV30DP/Hr4r4nCfhZ4/JHrIJjQd2bAn7dztiZ4rDYnVSHrricMkmEw7nY+L3cyS6B8wtpX
FU7iCn2yohoiiLSkAIyiWN7chswbhlOOUu8qbRNoMNgcOG47n50PayporfvTin9rXx5GnpvonRx+
2/dnbXMP1aS3jiq+6fZr0CyRsRX7h5Sot5iMvSIa7erKpbzrQ7Pj2pkY4woOK0h/oKe/nCDrPCAB
1t+vNXimqmCjGZ73h1Gd8cDPBU9RGToxmMMZGAYo1IgUdfXAVxv4MvAqHH1dke45v7WsPCytvBOY
uTm6ua6LqtFaNFBVD1lJqvjgCVUlSMP94T8NUPWVK+Zzak93dZe8YCqGPTtw/9wG/sdLauicbGgG
nmAedavOycc6dnS3J+/cSHsCLkAxyh3od2+hPfkXnBzZ9BANwHyR5Lel9tDmc06z82mfeo2HVQ4D
vRB7jegouSUMfsHyRnv+dRqpeM0XZv1XEo//PUqa729Wb90nn9cTkYUb9YCuiQjZ81bDyo06FF+9
L2sakprFO2EvocgMw6Q6315kiC6SLWNuFeHB+0rHmx9ZNqTTafN8cHlsPlsn+3olSs9Ffi4oxWdr
0xajuBRJYdpzpteaecuDl2Ls2+XextpDraExEwbQUoCnQYU9ecVGvpFYLZKH17RSEv3AJAEdbGuH
9jycV2kJ4Q9AZtfUUmjLU9wMBfDSho3eDJMm6n2PHaBuUg4Df4s5PW+nw9j5WopmAfl5XM+0lmiw
aH4NhR9UftXZ/pUtvllk4SrhH40OdNTSbm+5IoTYaM5ZCU8cOtO0o/LhBT+hK9RXZ+SXvOPMK3DG
doyDwIRuaAWChSTBb/zcNwV6fk7k0KyU2erRnnv+5xVr+y24nufqVEGoDvhXprXPi4v8LEslQik4
1CCoBvLfZQ70etcTkEn8HBdNnlp9AbRFhxwGg1wsv1hooN78bK3Ph30yb6+Ei4lWlcezlg6bwaZn
SqUME/s6IWcpRU5Ds0TFVYxjTOACLRwTSfIvIVLwQkesYmrpsc1YGJyV6ygPl6MUUvcPGoRhRDsL
oG07+ycgmm03jhpdvGWmbnNYul+5ozpjtoyDAqp4/hubuWvWd4+qXVvt0yG+9aYa3orMEy1de74Q
oQwoyDIN0HTqh/XVGgS4rbStLDTOMK44YOvFIvL/H15bHCYrK/fZ9nww2VK+YHD4P3jUIqVcDb2u
JmXUNcOL7spKZVyoXhNDLHvhSEANWv7/mHnozFuN6SDk3XHUGqXihA3ql0IVY/1dgSsgxuEdtWP3
P8dOZ5EGxYXHTwemoSez49YEmftISFVkGmgq9Yt5FagD5TP9GA2YO6rqH+CWKUnQ9464dFvOCQDf
lVQzl7XEOf9SAAy5ioPQu3oTCxKNe2HhFt3RDylesWI6gUpHvKTF9H4/lLqHSJybvh1YVJeAw/ut
jhl5LrbAWHX8MH18NuUbZFVa5U5WuVSWBs4URl5odxyOJgOmN3++9xhr1w3mZcnbT/dusxJpLiJ5
9a0DH1uNAnfOAXdD2ZJqIv+9a9G8a1VNOGnjlPQa6J/kaneAED1eenyfRwYYNkM46foPDpzxC6iD
vbORAtPAJUo6+Io4xCCV7AwhODrGbN5miub65UPSj9kHLqF4c1WQa0MEbIN1CQKBxXNCoPP/vqv8
yQTAobS75wmGLq78YYPtzTOy7pTe5OO/53FNOeULbIso3GnqUeEPE04HsL9PH47fxIRv2FOh1Is/
2wM/hI+WhnjrmUY5XZvMQbY/Hpb+/YSn1Kgeql+1ryLopfcIdxLhIp90k2FRu+/tP8LHx+kGAoR7
hh54R3BVq51N+XxcuJ5qAhk3xm39rKt8DX2/smuWEU2hPVgAsToy1zS99iTHxhoyeFvzq35a+5WQ
aWpagZCgwsOarXLnW3BWLWwu01n/D/taU2OlNd9pEaRkgZkU0OVs9ZaAyYzFv/MwCPjMXr6r9b7X
buTFcISWBM60vFQKNLmJEey5/h4UxQ8D7f60QhuhwEEeXQhoUbTrSd05wTJk0oM5UXW1ih8AK4q5
z07ilTgKXNTQEH1N+GsLJ8h9DqmqXoIqOBha7kL5Cg8bE5u1ItyQN+OLgeNtFwq0kQJad1PkBrvO
1X+NmgrX+OhZwe51Z8naU4wS2uREvXE1Cy+me+bdEmhIQ7qTIqgb1D+kdniVRxbp+LjPDZ2a0bF+
34GmrrxHXBxP7cQJIqq8577Xi97O7blk8H/i7rFuDWTRHhb81eGFZx3u/C0UbYi6ssZbQ1zveth4
DatCEEYrpAVhuN4gOaliOK2F9+v/63hkeS4ESjG9a4aJQDGlLy+z5NQoupu1W24dZC8GY99rI9UC
qK/+qR3c2ceCCD6lPs4iiTuEU+tOIkwujsTR5xRkU1xMYErf6Gc89D5nB0gurJGV0u01K4+mZYWu
5eE48ia5xb9t12b5xT45MqZZJ85uCL8ViAPJCMNx17CdhkBKinWVzK5ZWBjznZqywWiz0IIpR+Rx
4ygJesfihQDoMfvHFvzb7NRXQLUrVP8xmaQ0KO8xWJ0qydZntFKpsFEbBiq22GDqRKpBlutR4MR2
vZGNz6YovzddeJ80RuWzhrR3Lr29IJgFw+SQVEionzy2Mf0qC2zh5dxysmx1YZGMNNhQh9wE0GOz
4D/mZXUEqJdYsCHARh5lW7a24rgVhszS4DHoeNZRxGNk2IyUxrMDqhAEQMB+qqwhErekM49Pgka+
W3XTNmU22hZIBKpSE7lGv9JyV9bS+4sOtssgb+NHWyCyl9JkkLFqMt5UZKrKp6S+O9+4OLiw+fLZ
ohPa4D9WAMp9mUxG4Yh92VNlm6WtS5Yq10Fq6sFL8NgJUc+4Ybvxgi+/JCcC8viD+Hp93maA8Xx3
8wcpqaFPMrtKXoDLabU2sJ2B4RW9uCsixgJaklqBHYXlWPbU8gMg9NQ/PbSgZcTD5gvJv+Use9tH
SWL33AiknyXeJSgF7rW40XJwUxVBLhlKl5SVUCoGx6TVBQlj8eZScPPi/90vowG/c9ekGbutLsY4
+s8C1TkL0TM/i+EOW/JloIrmDfGXaY1vWUMjE0Dmf1jmfk1gBph6+RpVQHZbK9XbthIj5OG6nMY7
bkH1EeOkTpM11NYr/VGrxieih8CM6RX2U3bBTAtmtXO9dTa3rEU0i8FdnEJ8Z2No0nW5ImDIP8a2
6yzl17SVb8PvHdMLAaffhKLJWQoC/dv7p5Q35VPT6J/S7IDAnb6mZyEzuJYhV8VQyJfz13tid4jG
ZCubROxxke/qS3VwKytwBFX2ffXThme2Eo4xIqJ3VOb/Pxz54yxQzdiQTQvp7mtemb7QLKjvXutx
HD1SUkW/+8vxNp70E2DxXQYV3dM/8zX5I+kj/HDsQSQa8yLCC+/keGZcZ6depJf364JMHmWTMEec
D1wk3nhVXAUK1Mqx0E9OBoBe5aVFnG6hst9Uy1AG4e6E19iTe/ur3Ofb/UKmUXIkbdyEqpjRNZj2
tYKapU5ancAPej+BafRT3xwmOqN7/DPTCX885Imy/QCBDADe8IRkOnkukyfVtQAYTrl+exd9FWxf
ztOHyjexiQfb99rbyyZ1xkec0HWFz2yGhLUxUIAHyCNdgjbfUKzMfBfe0og4vd48VFii+UAV4JIU
ETQioMdMQ0Pgvxk4+AnD+HqO5qbLpIQ+Y4BYVgxcRlf8G0jHfTnneZBpcOGOAQR2M703HQgYXewv
aP1/DoM1kCC2Qf+MaZqWfuCFnkEE6oLNailvLlTZyFABSLwEky2ok5Fu3eoDcBP032j2hPcJoeNV
9OZ2zRt38VQxzxV/9MPypNdQXjIPbxRSO9lfHEQL/EJLOwYGllxAMxWLJrfDS9Fsa9uZTga1zZAq
es6AG+faK4zZuQjWiAfgeO1raOhE9dBEm5fPk/npXhQyyJuvhZfROb73go3ysgzAF9G+t5eDDjjt
Nv6uXI8aG9OaCdwHRQBq6VWhdaXL2IW7fGoZGl54DxbgBPdR2NCiSum4Pw6BsHJz2biQ5R31aFqk
cJrVwDKpG0cg7FJa61RKHRMAmnEL8rgyiMGl68xsJKqzyLIRTwi8QM/qwVELffpkKUNxAqOznT6K
Fvbx26d+9m//H6VKF8Szfc3JQVwhXUeLKlzYR1S7Eqq4CPi+0tfqJxwJXZ0hHLsVVFNsIUCI/L4p
TJNzZ6Tzv5lokBD3mK64u0KSazi6Dg/2s20r7oasOrNy0gynzrp2ZwQogWvz3W31joXoWwIrFptn
HShGX1jxgKbgKuKgmBmA3L2R3sgiUQPUERGHgqjl2gOBtkTWg3OGbuYWehJPKuHqqkdUumtrACmJ
DmYbKxeHAxRsMGF6W+/K5l1shiG58PjFWnjgfFTO29+M/pKWX1oqieFsZKdtYeFyZn+s8D8ZDnuw
y5jzx6TftszWT78Li3rV36TyPBKcwzKAG2It/IIG3hy9GcIFjT4cqRjd39r+IXU6JpqH10cegmlA
OWMkC4FMC2qNtuMsmx9JefFp/L//gqNBT5aTxQOYUwnAhRuNNt58hxFS9DGQk7LgCOhCM/Br0q3M
t3mqERbOxvjF9zP0TSMQ3ggojf7bMDzFyivBUZsg1hJeNgRapa5CsSi0kF1Fk6WF3oFjG8SW/Z7h
nO6z3jrIq6xiXx6tY0AM6wbIiv9uP6uAJ/2f1dR3OQvStp9iKBwIlraNbjWdz29YI5i6mS/kUfv+
UWZBhVLxffwrLBHcCdk3aqp/qQeKghPvzbOrl0NpTMuWibCJuyY61da8gLaWAs9RDAbxXvG9ez+K
10qNA3ukpLLMiTuY6IY5jTdlJlZGJFXuc2152kTdv71poUHe3eoiJAv3DeHfSkMQgNgZxHblDOwe
00EwUwCy0Tc6SxlwUKogHTOHN8tI7RNGZYUmiqAmdv04s4WtOV1NbxUhci3dnwrzfhZY9hu1gJY0
1oc4hSOpP4mAJw+KtPWEr4sAWTbSjqREkc0GZvzp2VEkDQ9W+b7HnAyTKVsiNITaPde5fJ1AuNzx
6MbbZOkufUQ9pqJSzhSnAkO5G9fzN1klG5AuRfOLm0GV/jZrNcG/vjcYALZtoybq9HhuXnzMq/Y/
GySzRi/6x4i2nviRc+EO/avn2YXB8orNFkdBFEQgUK/m30qO0aveBLg2RVbpAJglHv+Lg98ebK6M
mJdTszpCejqy9PmAyFO6uTaVjniqzmr26eX5Q9QpsiyLKAevp7IsVer2iPgc/T3JGLrSZF3Qxp2f
/RueWXzSiNHmlHRqMHCd615J9mnYL70WelMxkcMs7T5WoJLh4XI/blyueTsuXohgbqve+vhe4JXR
SX+QRKwRA0XCjKd7KstBC5k6IdVHTEgyEQP70FeAqQfVT7A8r/wuInMiG0L9D0dDfRpNfVCWTetE
ZVra3miZ3zSvapKrBZkK9gFgPCsBQ3fv9NR/n9bBcRdU5aIW20dpivwRNvBiWIrgsZ26ah2CO/Li
XzUh7npFePDSEIfyy0fWuZKwk3zSlQd1bHNSOQCGO0Dd9djkiIa8vARCENl/mek5hGmJKcwe/DAA
b5gzEvMsX1qT9B1Nd7l084INzmQRQtTClJgNT+2vIBcnJOlpRiajiNfujzt0vIb+BKIMvwmmn2/i
sunIGC/GzIwA0ZcpLhpbXsHNjQia00S8/PMZkOJKfOpIjS/Gsfqnlsb42KSx6BScrkCrsI554F5J
HT/erhXf0kIf3UaS6+9GI/fuJyktXhlM0Mr8U2vHZwp9sDC6Tbr4xA03xVhnA0/kbw0Htb3LgCzS
+xcHS2ps1UolNTJlVBwrhYpXDhwYyivgMk7iVqZho4kOIrqn1lhNB1xT/TQs7cnbZuXjVX+rxsbT
Lc87bwMc01+rHem1sh99Cb6R4F3J7pQo2racn9mqTq2pIJDLakpiuizWZixjbjg+Kjrjr4Qzc+Mh
fb7fHY9nr+39fZzQBIUiDoJ5DngYrcY20NInQxLh0BQnytyRR/8RNG/Y17uyJvfU+n3C33HYuzUO
A4rA5JDca13onOy7pIRedCbfHLr7neCgx1IYrih+LEfcrZRFpybukXUtYsG9FdY/MtlHEti5XriQ
vfsoWxWeEsWuFgsuYLTegndL5Wp3BFvWhS/wthLpTXLA8NQRZ2tmHo37SlDUJrWoLcgtS4jeBIYB
Bei3or44IzbRMMr0/5ArBoxAt7swNX6XMb3Zi3VQaikQWA5Oi6djc1BdAOGgkHg0iU5LL6t8Ih0e
mMEG08in9lB4Tbzp8BMyKPvhHN+fo8SAFqG2fWupHPMw2MydtUVOhO4hkHwEv70y0r4ipXrtBTTf
ErjixXw3bd8T1YF7qaw/iVN5EiTje6pwZROfpM3MOe6l/S3rGM1fnR9yyfC+2JNdvC78ykAWLWo1
814lcOHBWPO4p1YisNtmGCIrtZTJeeQzGZhD0/6s+DhqUIauaaKlsJKBK3G5ICJzsjt6DFSGRW4g
Y1eVVHwRcnpt2Ls8/9uHVuMZyj0hfePkdXmAns2jH+u2eJyJI2kWuJnyfSjhrCtJssVAHckSkIUA
E178ZYVKJ9QnlBDBI7Lao3NHzgAMNKMlHX6ItwX518LsE/0k2iLpK/KD8pncQicsonOMIn6pfkvI
WV8GUD6cSIKFjczm3R9pqqRK3qiFTjbjRgfKAwzgWRvoZ22N6q7knuGJd5rlhUQA3GIDIs2DoJmX
7hAkiqYy955hKYL3UFm4Y1qKlZ6dVWO3nXNjCjgb7C0n7IEbKnZtNp3NotdihT1WCrqjucK0uIDu
4n2Q0Zy1GQ/t0DR9kkpWzRQWGgnu+wO/NeafZ9sBvPygphJZfNO2Cj2GG4nyesfWG2zCezRjGqOX
KaVFDkiEEOzolqf+1qeKJNmElfieKMpRLhZ2SqOmHZmbI9EgFiP+qnE3wf+JQPZ3OwDsthnt/79f
3VkGD/HkqW0+MJIE5dX/sNngn8qKKB1kt2uV4O8xhgrnVS+Mray2kJ/+3EQqm2PprqJ41Klpc2zc
e/ePIPz3025feQ+eYAZu8uO1GsLT/3P5XK+gUQVawKyYTxCtpf+4J88Q1laPQseAVYvuYdHSmNip
2ClOxoEmxW0zmiv0g1WeI/O6NOjhwuJJWrkwXZh45Vip8NptsMrOgtNlpk4mUPEjzYTP+hB6PCam
mrWeEcad8RKMtUtmJaYktcWzKFxU7NTE/H/fPeMQyUJEw9/Wgy2xrM27epQ5YTeHXW9GhD7ZceVf
CBRGAAGMaNvWoZSsnfuPLXYawL24h4RAQCC/Ds6LN8tdncpZKCIQpS9uC3kSn/YEDH3/Kw+cPZ9n
Evux+bPuOaNAaxhedF0PtVy6H3pgDhVhaLY/X2pkraEHs51akZp+UWVg1nN9LpIwB4Q9Hj7bKbL5
7ttJL4nXfKBUyHtfYtw74t7wW/3pMBVoZN1pa1K/CiqgGI3YULUKVYBFMsiijbHEcgajC09BQiJ4
IvcZHLTUuoKzqpVsh6HWPyWD6mv9UEnYpKM+G/xUsi39TPJCEgoRS7EepGlS3IX0BTSrxwHD3VXK
FAP14Je4vj2K9Vu3kgU6t6TbTC65OcdBkC+3i252omzmhFna9hAphvzYjw7q3Vmt/hJcpT091K/s
pfCMtHdq6ZuBm+OAA+xNpUfR9SGyVXdxrz+cmUkRMDPxxtjXi0OG+dtEF7hybWK1rsFPxxMDkf9q
BvqGoOHYn7CBAJfdYinwdUGrH1XB+wLIiOMap+ZSfblaXVJIZD0lMHtqAyH9BUv3k5mika6i1tqm
3eB+NgHyktGGLJxjwimH5tdk96nzR3Zi+c6Sn0435LONZuWfxSHRE9lBMbLx2PJuEA/0LnoiMII9
EZ5+WDzLgu5Ktvg13N7b//aVt1lt/KNBB/eSVWGK+YYuWc0TcSMTLDIE5ODXK7P9c5BlQmcwvYFy
c6Pm4X7mmNJoLmx2GyXPUELLH0eiPkhIegYykLV+rpchj4flcCph3XXW+bahIPwRVYdCATDzve8M
6pqP2WwDLGLBR4bbhH0hKL3RHl962mlP9TLvCA4WW2ZPi5150FKgOj4eX1sEGfDz2SsTQHIkQDou
pNiXb/4vfrr6Aa9If77j6rGv/S6Pi7JlZVRqaUQ4iZRH4xjJ5iP5huww/2qefB+lwBy7GPvEMbzg
w/OtNDcMc+S7q2it4ObdCNcmi0c7Wvhng4jypp3h40GSZFZ7TWdRW0w6LLCqSYQ7a7MGsSXi9BvK
kkArzKcc7uXyLZYxlS6M4fxp2UF/mHg9sOCBydHQuSoTc+lx3gStOSkzltUsNn8KSlJjpfbOiDoG
Ah/zOV4/k1+gFSgvFgit4xW9ESvRNc/mGwcbztQkHp6T31GosoVmQbkwTasZJ5O/H+Xe29eU+kAm
8cvygm/nuF3WUCH72bV69Xqp0FF4FOYiAplOHAcgLMrx5d8e7BEcjZ3p+CZYXEQHXr0JhVZcBJsK
xQPC8O28NtVjOg3ss7kBShO+FXU261ILVaY5Dnn2YH2u33EIA2GwPH7446nrTEyD0x0Rl786pb1o
d5XeRL/++yxnFaEuKLJKs2X2kTm/U+bEuJ3KyeNcssJ0UfMDmIwTV7ElIQzeIjDUOXM56D4niaG3
xkZa8uDwc0trM65+yyCBziaUrZ2JR7mDhcbkEXCBOKXEAWKs+R98k+COwM3hgmHpEKYdiROf4ZwH
DFXCbR3C0uEYsmOC9OPxzBoJy5VALJWJEUav9GZJhDyojaN8ThW5NGZ+HbiTxejnkxiQ5tCYQ6i+
hiAeABb21YPYdRYeNWtJpvOXttUrF8oYyEB5Vyqa6lqXjzKsBZWMIR2DgWNCX1sndjym7uPWtXrR
YyykFpk347YZKAUfRbjWanP5ay1CrzcN4fCcbN9iIbWC3kbjI/hrOXp3t/eaJB5vL98i2YTT5FUE
HeZ7tsdIZChXiZLuid41Qo9Lpx5CbRE9QmojH1NbgVvwl2xW4b9lEukppjaqxiZp0tvceCLcFd/7
NXmN0xIkI/WGlXINJLv6rI4P6MN0Nfvk+fYb+yk6ud7biVu7DNwRjxNYtu87ghuMZu/xiB//wE+5
h2kuFWLP8QsG3pkQRZrFPjgWVvMcJbEpbZKdfKqbyZsmOFiCwvGpErJ40hzQr/lbZWHzemLPeVId
ZalRyzHgPL+4z4HNlO72yTStieFl2XybuJtqiVre6TdSBTGtYTchoYkZJVDBkRTXmnY45t8Cln4V
GAoDVppWDWJGH01AbW5vHWHLGFJ2lVKUnc2OUYin6u7U/MScVx4aFCmvrWoE/9Zxpmu8u9AdZAUC
5SHJ3d+bkl5prBQ5NCVGW0k8D9twvaXw1IKzY7gurYXDrE/U/vNX+Io6L+d1Ofs/AAVGSp7WFty8
ap8DkiYcQRlP4n5XBFilrBLIdI+5Yd1B+STrbcXr4kH2YL3OBuZ8sD0Dhr3J5bfJHnay3UqtaRYF
McOM14wqHmZaX/Na7k3g1EEFWmPuq0lmH+SpU7+OG43Jp1tftfx1ogPMtBgF+jwZNcg3T9xnZCSa
OdrQpxXSbupq9t83B3uEuSAvk4skKjgS3YtbjHMlJo7Lom0ARH7pFTGkn/73GSmbcB4pSC9glZyC
vsO2QQ4bIrBIAZ3725dUGHltiqYCfzvaeU+EMSJamfLtzSJkUlYaApVSz0cG6eRLsVt/T5KNmwxL
pOG5+4XQ6/GHv4Ml49Qp1W3hb41aGrlSsaf7P0vXoFizv99OXcmtoN0tXM8gbxp6TLy1t+6PhMrE
Rq2PdArU2UiNSXDFWJay6v7Rk/jVQDIGtU6xsusjsFlvhwnd0Kvx/y8xlE0Hh87MVKZDGa5ky4RK
6JKzNTg2GiB/pgNrsfGMyAKEsnYm0OrnpiHir+1dZkUFm4wbwy12cYD1Jm2ZA+eknF16iEkf3NC6
W0ejuKzrR6BzXKEfcfINch4YUxc76BNKxqx3K7aiwr10and6K9oXyVeobitnRdEsNt2rlec9b+J4
lGCksqdqLeyIeGjAXUITa+fWnW25wJwG2QfcOhwshwNvHIta4no0G61fUNFTl4B00VQ1Pb8olIVx
YXwIhvBAunvc49nqq0ZKDm47APIDDg38DGI2Yl6dO8OwGjE9jweXZCFfXCTzNHDb1w+B32m6dBMH
mC7xfvt6StGnQo5dU2JA3J7utR3fas00l0nXJhhvYV5JIRQGYsRgVZjq6hNcROmTu3+j3hzs20sH
azCEUbN1M0iQZ4MilfCbBzXYVMUMvuz4cez59VBr1KaxWfZo0vNyGNyjhcV2sHsFtCydl3xFNTKt
0OItuptwrv8m9/nPuJMgJalSI01Y5yYprWrwiRUkzKfhfiuP6K8U4OgJ/sDD4rkHcrboid2gmpJU
07yH9hluLJILQUCnq3DueNgubi/2Y/rfFrBLJrx2c6LgFANxE2BkF177WAx1MLDsaMG2driHo8ZI
yh3gCFZH89vneCxLrkonLBqL9V5QbmkZx4vF6aC6T7UNFUBotQTkf0+V5oOwpjLUaCMsDm5C9w23
xjdmkYX9G10YrzXFMFfJrzyG+RuT6Gx9hwDJO90FK0E2xQkQZ7QWf5abi9CUThP0MEh5Mc/Pk2Ed
sl32C8hsu7LtwXNop+JTsXevl37tX7pGIqD42KaTaKC+ERRoZlhFFuRZxN7JtJmsM/SmCZnRhI1e
OVfLbvr/hsgqDM1oy+YR1ykbVwa0deYUBxO9L7Jyilqg/vI/X2Vs0+br7gbAxHV2hxIni7bdymmV
pOb0O1OCweOW5nvQmFJuZG3wBAYx8O1MW5r9f64ejm8hjbxIYvuoPbtmzxAnP8AaX73hXU0hvjM7
wGNZai55FDVScqbuq6pFLGfz3iC67HygyF9j8aDq+t+dHGXhadkpMr0doM9/Ff6IUH57MzaGk8gf
o0Qzd1KjXWI++Dgne9iBNhJ8GNAn5Tca27kSzmL4hI7wqDuG84GHeaJS+1/MCeQWi9Y4ZUxtnGQc
03wPa8WzIYmfS7ICVgpul89Q56kKN6y2y76G4/AOFboyvOf2LEZ+RdVVxzjKbzy8Eet4TSCe9hzV
drIUNOZzZy98pcEdz2wV5YuoElBShcktzj7GbnljG+rSZHxIdEzdXXCYpYnPUBV+bGqhCPrfbzs/
9AG6nSeSh+nPuGQI4xUiwzlKLq+cHC6RjrW5igouJDEa5S7Fb/qZIvAOeGN55mj929hpNb1jCDVN
phidjPmaG8DWIWqVxTv7MNcgHt2q5W4L4gXlCd1pb4WkDdwGL3sRZ8iXSVzFcUywoZGSrKwL6ZCd
z1Mwigih4/96Hsbo5LQ2UihAtUlTORcYpHwY2MoyhoixAwBMXFTQVj45uzNWpgJHaSqnzK2pmr/b
ebR3ytLMxFdSZ9M6G6l0uP3Law9uXi7p6hS2PC/nTSw+6melfOB1dLjgEF/p3leYXTTQES/YyceH
CsBKb6my2ghefTNxdU0Qhc8xz9fYAVdZJdQrixTlnMIY6Vguob0EPrALKG2RbWxGQqdJ8CTSDnv8
GnIOhPO1YS5dgt6TCNBNLr0siWKp5VWBGhjxPEILh2q1HaKsSTt/baBL4c4IVF0WRRFlO3qlwH28
Ncna5SS07H9ccl8pNwQ1oAVCiBkR9RNIehAwQ5bV6n0mnRKUHPqCz1zZ8URaC79/JebrGm9W55nB
MxCZF3V3p2zFMZtxL/4bmdqNT6sFspblCg9yP4m1vLy4i13kWNeucfQ7rFLSPxFf/oPqizJMgodo
0vQERcFNaqIamvA2zSm76ffuMLLPf4+oQTZOe57Qg+Pa9sqchuBA1WBrSPjdp27Q05WMt9xWx9ri
rgz2+DRNwR6AoY2qndhzSdDgfMMsIX8RYfyVAr1JrXTvHQTXOyIUydfmZDanaysoX3OCrjZUE78o
qRFIBaF8TDaevS0tNFnVY8ouuK6MAD9u0ywP6PbbCmwADvuUBXOfP1o65Wx4DayaDwT6kngS54+q
d5ehQx1iMa7bykla4CGYfDaxQ27D5a2UltQd39fQoGoIiJcOi1T9IZ1Va4tu3WANE0zcwsoXYjjW
6Yv8WgYMiTOXB+LrBkVGfzkfUkPFXo5ZfKBOu9J5jX6cRBlVpzKvV8Y0ZOkPMPlmlIzZvEk9IDkk
DhSm/K3dwTGT3FeWDZvLfSyWrv6R8PrbF37C9KAE5iftEcjJcICx4OnweOhLLLomAk0U/U6eFhDw
kd//2L6+8581VkUIBfy4aq3v1rPt96coKf3amZagO/sicc9ZRHGR5f5BSj44vHy4RSpUV1SgSOb5
Kr5kDxNcslDjp1q9+6CVs5mYlFOuviCe8AbuGjyq4T/IpjjgmDFdoHxpRekvv9kbohkdsKzs4w1u
UUd3EqPCZa1Qtw7DEweaeXLkPG/+JKU6TZXSNFDHRU5PQ311izWS1v3QIb1QehwQJ7mGer/PHSo0
qqPkUZB+NPfa7y8JVY6yP/XKswa/Vf1jOGMl1nCayENHgJCyvqcpDZ5enxj2FyiXFfbe3kLPjrBr
czCjI2doTyJMuJEHcY73UOXF8jzv89lwV+eUr71DKpd/0sIQSWn789HRFFHvrv9OErNXJsAsE+ax
hbU7U8DAHVrFBraNa/6DoJRteBuJVMcX3kg6/VPSGVQxiT7vrqaqbR4V9oDs58DHz3BjC0O0EvyG
/MrvfyEWDqMn3/+NFNPR0tnG46ScXEaZZJA5jbwUVjh+qDx31sblopmYqHl1Q6OCMQEeEqgBJdma
7rBowJ3WjgrobE3fVLBVd2F3zZC4xhWRKEukywJ5Khcp09plKj2A0MR72Saw8Jt6wJM5AcbMbBNj
ZXRF+Rlb0rCMNdZKqrpQBcmM7M3RsN7SOErQ3CA7uNu/sLNV3dWiz6LOsVcKwcCjIG2Ak9GrXQff
zskTsLg23QtH11tTua7Sp+DFQ7D3RYYSqkiKGwdHQMBdzPisbHA0VqAGVyb0N3c9Tff7wkUVL1/q
SRWP/4Rb6uML2EYeO6GmCt3hFtEtS/so3PIPNjyogFKhT2lfYf3nZ9y2Fk1a9UCy868mLChBgtc4
x6oFcvXHGnsTnhwZauo6WwSrh8dvPC5KybJ8LFwp6Kjrh5hK5Nfv9sJF+zVvsuBbYMXunzWE/6k5
dk7NElWE7LugwtenoHxfW3m1xnigonFH9+xX/FSDuhkEkScQTbXOKslZsRu0DaS/v13hiuogq4sF
8uSkbwofjqEX0+zSKQ2iDturKeYPeU43rgoTZnr6hWAO5135i/FQDpLyTAa9c0HheTMfRIpa0Cmp
bhNCEYsO+6/+guy0se2fnyV4MkNsSXxjnHl2+ESDtrZZWUmQ3LWc6jaio2Rwxn8DgXurv4zQDE0L
+u+WKlaaziThOS0LtfMHGvf+jBrbLmp0aQbPpEa9csu2yHd4yqghokFp2SsyhPvfN7USjNm25nFr
vTQ7RX9pJlajJOKvHofALZIvMJyL/3t12y1q3sBLNISxO+rnUlZLuPFNBlN+G3vXDyQ8F/ofcLt+
CWGzaBO/1J23TVDeHGoGBk+y+/D1dYzWtixTrBPJjRbhhs2dAo+n2OgyJHn4UxLLl5WH33uY52g9
lARZmLhJy2Q8RBsriigI+jy38c0bF8BqqPPQ4ud1DgltFRrKfBHfNJnGYwrlsbtBKpOt7a2OlJMt
VdKCBgXI0OGP9LZwYlv2RU1bvhZT1eZXGX+bRswgiM7MutcuVZxpr09QSeoEWuzzfyealXS8f39G
9DHJO0j3zTrfuPrC3gepl/knziGSaTg8q61otR1/t9ycG0AIQjQdEs3JOkIK3VllY8vbiXfTcMOg
TdAffdtstl04dmHEWgEFBBAc1NyKXzsZWTz8DFB4GD7bOCWlfjvTavTC4PSZid30kUIkg0+NzriN
lqa8D++P0iJ4GwefLsRdjBf/LnJSTHlFVpMGMfAfXMUyQsBgHUPOM2fSNm93M/eJJNKUxRfdkf1s
ed4VoMtcH1JlNn6oZLnVOpfle7772tR+SlvDL/8D3jfJwjdnoQTN/ElUzd+GdUt1t0DaegVNOiz5
pSLZ5F23UlUeinJhh8/Gzq0WFzMUQRHqcWwEjH8Cf5i5duh7EwSd2sbkKElb4GSsv2yt7DN4WaDN
TxZYXuznnl3IOdegV+siprNYc9kBfpWWTEtdoiCdulkI6AFvMNX4Y82ie5svS3vxrE2iOgdzj6eA
s2xa+UlhBZkcwSdpElAse64QRZBEIZ4jZ8Xvh/RrV7vOf4ZrnIhFNWScG1zi6y3nrdB17IZ/Ml43
4bAhk9Nc6YpbKUHIUkd4RC/wuo+jAJTfLc+itOAyNL6VOAj7SNPBHfwDaI3HVzJdYvwqscuu7Zy9
mm3Qtze8zKV0C0UXGPrncGY5Qa+jEFx71k4i7mhta1QPCZisEPWATOLY+xWgSUZGDUTWbkVOWGl3
4Qq6xXw26/DGxir0/XqZLpkDjrhh/q7KVkI6TKQ/OAQcf9T3NhKmPSYUxg7sWMfEZYt5eWhjOP5P
4+c4sBwXLvJf4gfugl7u9UJYuvW9aXGs9JaMJf/0j4PXfRlvuodVzmU5/nhXset13dX6xBUIVfqh
Z9qkBhBv7zGRxL8hP091VIO8ti8ioV0TYP7g/8Tx7x888QPJe/4LAXZwZ2w3bQphafpWz0XKgt8s
l0ZPC4jMxmGwmQaO8Twy/LYmFKYW8tEcgHanIiNQEaJNg2iu1YVvc+KwQ3e83aor1z43pBZt2A2r
OKZWCxraJNAmqmBef33Lltpo3s+Atzxfz8gfiB+jmmVUco6bEKdDV9SnQnJCE2wUGnIOXs9beBG3
vrP5ROmfkwAXJyej6t5r2kBJ4kszyfYggMEbCghz0fvN+jW/mr30/n2glszK2RFhmIFoGS/IxVLh
XUhmyA/gwCp9pcXwRyEopmkHGlTuG5jCMNlHT9AelVOkw5+f5KJ3sHFoZGME8n0Bzx9fOaZcrCqS
xE5/+68nC25GKZPHaWK05eSFNyEnvT86366K+XRa5LVT+LsaNrlngtUNgczjjCota2ggG401xwiq
yg+CBjjrd5EYDZDtS1n1ZuWe3/qxfSArGclHvgsBmLX60eme6Szmyy6ptuNo2aAzd7oF1Nz0UAj0
FHdAzGUpXLRSr5u29D7FSvhf3pZ9hMdZbxYwZ3gRmm+j5+V8CakDeNeXjvAhg2HPRd0nuytS78k3
irm6zuPSLxIUwjZuQeyiHcFlQ25Kcom5nGj2ynWbeYZimRViGSuI9SZK3/L1kc0b0+DFWIKvAEsG
QmGFCUnrjSdtt3HkR5yUXf3NsupgvGT1ulIGlVBYfYZyVTDLNv30lP26veD+MznyViqYQ8DID572
Mt0lR0J0xuYE75nWIxcPTTaZd8IanSU/eArnliTWzN1Gu70yNTbM9hZSLUuSsHa0oHi6kMSaPvqk
X+zH7bc4JQ4JTpd8DJV4P8QT1WkgEbJ+OCPArIDqXhqpuPrs5MeupjWQtXHoW0Iumv02dY3KvGZe
+nEPWIXhx9CeGSIotBRDTciqPeH2o2yI1cEhHBBr1FiDYR8aPDDEhpIYNytyG6Xq/dLFdP0nWXcZ
igL6/Ed5g14UwBzyzvAGvE0akBiULdnqenTe/btLrvBRYAewuBUXfgawcmt5OHMFptsK/K7vFsvn
poajzJRB0U9uCyEZ0zAgVp6kxZIJCIpbFEBZdcpH5dJzS2wV1NoZS+99yuQi0W515PB/olPet1FA
FHHqImnvPTtViL5he9gUn1V4j5r6WWg5WwpcQbKFxB1Iv2OUVsNC8dufr9Iv/MbnvEYY/Ax1ov0F
xQwmp+o0p1OcrbxwPeSOVnbj50xR6A95mTyLWoiYPENA46Gd0s6qdsSefsmkqQMmJ/Zy3a1pk/DT
TId+4kJCqsCIBYam4fpKdvXk9MYmGCDLu3U3/99awdg69EvQ2C4vY4gr5mBZxdvMGqc0TjESfH98
2XRobgJd7wlICeWJ1Y6Z0MTGFayBdkByTulkj9ZzGk4sNbcsf15jXhTVO2GtKRT/9vHULdsqaMkT
NzDCuo4QupnybyH2UPKeyIk8Cx6cYEWC0ZzpbxCuK25Lsnw+1hkT+4hf3l6r9H+WCgWvJfKrGHFB
A/SFLugB/UQe/Y7k1nv0T15Vx34D/xmjlIVOimkMrZKgn3aQxWvrZyoYbHUzpdbsGeZF9649ZZWW
VS7SbfrKbvAR9eamy4r0y6OgEj4BHfTbYbDmV4NmdBCjlvv2YIC2t/vzzeNMC5avLcBFLag2tl9+
BKz7wCY+zkIEgkBNKyoYLSw20UElcvaai1BqoNjaOEFb4S+zcdMqIvYdse6RRqnOOAXvvnFZQxsW
fnIJSmO+LBmdYp8PInb+mLiRCnmRudCw8lKa+cN1FQc/ekDmEGXyYpjUh7pMnsieuUKwTdxGoItF
NZEXEldqgJZOZj5ePoZW+mTND41vW9qmRLmCzBxMQelxyW2aNcgJ0hYBdN5/UDx8supN/yLrJk3E
OlkLIEiQM+1JHZGKBnY/YdCZ/kVtmatH0fCnL6UHHz+VPH/xHDvKzo6zT2KOgGqf7+MYT2VvTda1
Cpd81wEkUjv9LzLP+k6EgbQBaBnq6yz0fBcX9MUNsi6cjyi8sZ+zD0kjNvTO1u/19IHqcBX05OK5
l2qqFIlGDRXSYdG+0PEHFPJzlj3jF9HAG5Ih26BbEGqyZ+p6ezBqkPbBP2zMn8enZwpoQyuCNnGk
07cQDw5yIMG/VdCzh8HAI1S4SObeDcEvI0nSnh68uKk79sZlfZ3XUcivnlK+8ERz2vGRz3B2YDSf
ozMpO+0yOEkqcl4bLArjtdskw8fsHK1sGS6SVy/VJ3sRe7q5+f02anm3DhL2aE1xbp+Oi1uDzzJ+
h+1svEtbinwbG1ZAWoq2WUcIimZ57TXz5zQaQMZ+NN5Dcqt/2R88F8mp4eW+o2tDDd+gaC75JfwP
LH0ZzgFg56iVxWzKbydXnrkFSBd+u5J+iqm8AEqKNMmNyBqXzpOL5mOwj7/uJxqCq0Hx3uPxpl3T
w3IJF8FMkRFwHzRvmyKdzxc883nSwYd9QqsKQm2/KoLRmNAEqZYW2OavLzVk9O8q0DO4qa/8+WTT
Zsk0fw95Y1+VZQSOyU3zYNk5tdvNP2wPSncmjQa7v0aTR0mdWVaOSW7IiE+2RwvkowsDzNFIRjg6
jUWoLxGcV18oT+no4snfnv1jTOKrSqc/hcYKufkX31u6mZMHtQBJCce7o8BHo3dm1EtZwu84xeLa
HRQXJ5PPZhEyrOiwBZSnR639/9vRrgrGK4OufSM/TXAI0gkYovrIRIqeACGsanLQT097Ok7AvZje
7+zs/6sYMlbSIA/a5NFCfxJjomVsqQLqDpqQ6cWhI0svDIrQtcYDCAZ1AGwk5VAvq+xMWRlNRviY
42hY5Hb3N+W/tTwPm9IpTWi8ZWuUO+ze3Y4REOlJT9CiEdWkN+K6e4Fu71iLfaViqeS2Gsggg3co
6w7h4Ly44xtMte7eH/mQzRrxNOIp4Zz/c70iKG4hdHYv9pd005aqeJ1dxATC8xQA1qls6E7vO2xg
ik5g5fPck7hhtFLeLMIYzKSJyYbdRnBJRAGT35HJiG4E7wdF+E61BJQaHip8nUFpNvczr/ybxatb
n/RtFwpaVEHtV64wFEfQXrgzmsInTMSXVMRCQMeNqPNkfrv/A3ECqWKj2PzKRslL+igNsLSM5Wos
dE7Gu3vTlrHz6TFLx9Ag/NpMZtwLNri/wKfV+TR4njmkDfuX3DBLeQTuZ38ZrRKaiO+Da9MMWYLP
ojiB3/JQ3kNHudobOPfhR3yuIBa+XvYtxV/7oFc/6T3nfG0vXMc+zlpHM0HpGv+8ftyYfARVzTFG
Gf5xnrmSdl56ySXrQZtsmkuueCOPkym0RatI6DMio5BiBl77Wrs9VTJKPVoAX8A4l4y6HWMgSQNQ
uL4kNKZ9yL5gjdoWtZzqkb/MX+ZBgtOQEdfSbF8gCUd46Vc39x2/lCMTVNM7saKs4td0MlIhJkyI
iQXEMY0VhMT+N0djts0ym8FIW6QrV+5DduNNlIgCAYQ26iKpkeHLHCuXz3/phYuEVAk8HQD1j9bo
0QCFEa/3TAA+BHjC0qU2YDp4y5U+W4wS1q5q+k/4rwqHxEhsKAmj+fD47P/wYeLfTnOVYF16cWA8
4iIvfJFTkFrdGk4vo/VHVagkVdixX0h1VI/5njrGOqicr7o3u63BNrjl5LDWQbAtOXRAzsJ4JnWT
hTaXLacTAPRFcDh97zC7s1qDcFc6HzidYUWsAhC+GfWnP+OP8LRIaqb5AseUy/m1eH0nomi9BToI
EclCz5YTzjvnlZOS6knsbCvhCLWO3a+5HIEvmb8h2J4+1X7S16/RUbSDPgp+otj+wyDw3+149M4J
2NgDHwmaSO0RvhuVsvTnARDJuVcIR3h2MkZARTaqo9uSIPV0y0BYNrQdyOODcs37iqo1/PvTkaaE
2D0/ZfE72oblvBg3UMHr98/ZJUcwSOew5toyTdLtfMCV5/rvFOucItMD90fCSaJCYObAmNA6Ycjr
1BRTdu5X+vy5Di2t+XdX6uTFaVieibHoQHEhQU8djwa23n/M1U8Kt4rOZTlveYjvK3qfiGLtNT+r
vipfu+KWVftwmz8RLrAU+ILQSOYkS6lh+lXotEPWDbQOI8ucGYzlZLBaxFH52OZ5RNZrKVC7lbDJ
hgTScSw2CVF8vMD0hWjroh74JFmhAexqU+ocQIVUDNbZYhSqFGsD2NGCh0Cdjxw5dfId19r0jnjo
9kbiviPZSMw5D08MR81DgKohts2nTM6+/LiExlbYpmcXKCFNXDmYr5tKuzifslrQNtwBigVJ2L4K
cwhXr4xcWVEx9wQ2xAxiJFPBuMsHJ000Wm6fVyEk3pn6ONrDkogzeK7XEILlQ6Ji779z8nF7YaYC
V/uICQ0u9zbEuuODpvJgAH9DCXRnBnk+s3olZhfUGDdrJlMAktagH4uopoAX/JQkgzCsP86RyAmA
jwPxNH3gcyHXZFqoy8294vFksR7qRqXu1opX9Cjpb/lzzeYdvlnZmUZ9W/a5PF83Ey3/9armeDM3
IyExoU8Tht0BFBPhm1C4dKIVCDw7Vy74sthApxSXGOxKcOd4NFv7SB4ogTzjsJQ7LkeWqGEV8Sh6
SBHXuh4S9rs6WGPNOxzvDlI3ftAzuAxPLxc0WFAsGZBW1mSGzQiW8V29/LTzGwpjr7ZOe3xzfUSs
Ru1oOa6YduIuMvthUcTlWeVjncSQeWqxkUuFkA8rvUmRuR5MPkUeHsGOXMTdQwUhyjkVh5hMNYNr
6SSTjUx+5lfUHP1Mwlj7eA1iXbhQFnJFogDfH6OgTTxgNCzVPsRPZ/xVJQ3GDiZqqp3Y0fbPHCln
qwYXrrZ3giut/K6wiUVu/NV3XUKMg6bT0frwTR0gyMBL/NI2nX6WeTKrGKllyxkegz02UkpPZ87Z
MWpgIRcf9LIeNenHTLxLEi/brEF+hWv2wGGs1Oia/nLSDMnt+iop59R6wGGXL/T4eAv1kNNFulB6
2bsRPYqcWBA9v2p8Nstw5B1YRFHLw71bbuBrSi+J0zdg5iGZpsO06ZznU0XoZ2VLi2BgRbCwUa3y
Eep+v/ZmI1tdHUTzrk81kv3UNFy+y4FpFibFhvYHNzLd24EaVfzfC4uxdt7WBTb4sbdtW3QpkzrP
j//kRJ0OhyZjriBkOBe0alhNwAwzc2sPIrPZjpADEdjlijZf1AJ979eKBe1J+SJQOvKt1YocCCNN
cljk1JT5BpWdiiLbv11pROWrbq23ZYN56uxtvPcaSuiEdXOCUIQG7UsBslXUi3P3NsDuwTHITcAg
867vClMfO/kHwfSXHR/ScmnLqG8/jOg3rD2u0bD8rsRzHKdnR7xldKjPe2cN0NLraBRAEu5qlKQ/
1KaStAc6sBFGn9x9s12Ru2koCFph90ew2tNC8AkbLQi5r04D3jBfBlsLawM4N2OBuRy3pXySIZ6z
kQFfFuuiDS2VWvHzsINtamLaVeUMQ4rjFSv0a085IEbse8xK6OlFnGHQZ/2Wg4Pg56lZG1QlbaGy
ceXLlPxh52Mjup6RGCtynSzEBcMmQiUkebQubOYGV76bbUtZLCNfPLKqIashMVk+7++m+HhER/RJ
A1/I05dSxKdMPXmwI1owdFyrY9VHlfHc+CEXcvVsPoqNjBOXyzglljbdQd05Q1U2IeVPP15sNShi
wSyEldUOSGwgbX1GIY7Q6ATHO94uNHY2jbJ6gvcxMONw4iHfuP/5v6xlxm0nq+AjO/Jn5/wm9FDX
PfwDcPY2MZUuxNZO7Vz8PMuzREW/QljDU57J5N5/NmMPMI8YYgsN4y9YS6ONAPMpW78HvoKIkNgQ
bVkw3CcgnwDAJkwRQsZnDfhaE5QxcvZZL95P+M20f1ZI3iGciFz1CT7hG8B2Vpj0YIgGlw0JFgy2
iriEm1We7+D86/u72dS3CpWhZsheZtrWFsfn/7pKcOnoemkGp81l9AouTbNlWOz3SWSwXxmzNZsn
mRp0gh+GcgA7m200e6pYZAHb8twziPdiIBuptWRZA2FSsofvmeF1z7W0EmJRQ/wJlKggxGR+2d6i
OVLaUemse8s0/EdVYTnrq9f1uC2kunCJVkdVPmGlEiYDTt7C9oJyeH2USwIvPUlP0ftnyBq0xyMV
Nj0GHPnAeuyiV90xpHGFYc1JbFjDxxqGv5UZ9BzMYjTbJ8ZPsCJ8rEUZChmXsjmJyvY2uUre63RT
RAq7JYbV5tqVAGzUPY1CO/WWt5y0rO52XoI/f+kHtgQxZiuXEd67aRl9pGjqHhVQdS7AltyST0Z6
G4LqwpPyPV8lzEx5FQGqahSIJSs41X8DaLisB+bzmgU9ODckmEnEsvuwJ5ofr5Ojiipl6jYeZvEv
fZkoJtI7JRTPEaNtICFlBySVFEXsWlS3pELL1ZPgI15zKx3L8OgPxHOv2OFAepjFTdehDpA71oKX
pemqrbjACRQlB0R+E0z2iyZxXcvDZwRGqQViK7Biya62lhVTyGezGbyZhQW1cuYtM+Q8vxEsklf5
2sOBSHvP4tuRumprNTRvzyN/ntakpr0YRXFhh6Y3GZIaTnpAUFrT6Y4eXz0npuzOwjctdrRNpwEV
Gz46R5oxQTQnHt2WzWTW0rKc4lApPFRxL+U+Rqbvh1G35+azfS26L+tGS4uXLsibPdzwfQqAeIjS
AqKxrxevKps2d/auiwU9Mx++d8zw/32nZ/rJqI7YDN6cDkT8q+7F4ch2Tn0X4/f7mhLUSu260yaj
2s1sS9l85Ia9pb9GM0FabcvIk9JpHR6V9ymHW9lzoJQWl3akyWcnZ4rWoGjH40w2hZSSuuxszCbI
MKSZXmf/1dMctpzBXJaoobdKswTMAR8ozbJtlQUrflSniQ46/GrcxFqr4vBlTLLr6bBtF9L8m2eN
JiZfOBIlIAqiFD6I1IVSE/AtKbDPQcO28Pw4MtPFpvs6aqjHXmdBinm5PXzo2iniLJn98CfS4FX6
qex/Pem+R8iuKLbE6gLcOA6PO5aEVlisOWB0W7KZt8fY23MfX3T+FZroYRbMa2059cl18avmZODt
0RUjakDyJhtYIdWNNsn831DHHJmhXbzeggnuG5uVTa0NeB8eqGZrvlXchJkgAwXAaufA0IbzQweP
vIWWUHLh+wUogzGjtL6FyKceMngPLMhBl2GzJamdi8uZNWjszYlUiZbgD4emgJ3UdVm0GyqF2v1d
OaijdnkuPKAGNqxx1h5LTdE+9qcRiI4BTxSdGhWhAsg4jojr5IRzn+m9OGjH6X2GqJWcgbZyawCg
gjXXF+tryxMDD8rLsl14l2jPM0BCZXMJtQCsfcvvv0g83BlFzm1tEmaE5oAwiBYGg5v9Cg6GW6xk
y+GK6Lmf/M2sAVqWnqZKJB7jHh/l0LQLX7Y9AmmUCdI65Oo3kMwySvY6RAJAIMZtH4lRacnQYZSZ
rgqejknAGcy8asCpMNAHblb0sxRxv7Wq9oIe1KJFOHM3fbRNev8Z4Hm3YHzG8V7HJmMfMuTWKC2j
nfSpMdrwSS0rwAaFAqDLrxchZrADm5flnA1VqwoEQDrxAx+v4y8KpaK91GvUXf85ZGTtb41xZ0BH
BX/rzfoXU6Vi2znx1tmp8Z0DD651lXrV49t8h+4++fAX2s8AomWCyoJy2q3aZ60pnMQk3tbqkWmN
qDd72Xw1AoMZZa7uXZEAU9RHGH11s/r3cUkWkz8E+1sp8Lh0mXnqTyQ364o0Geq3o41bytitBm4f
WEyLN4qexiyzfiqWsp4BGxGQv1d7X09akxCbv/DTXgh3dGeCWrktm3vO2G9tR8iA9FglTDD5T7pJ
lxVRWR9+zD2bAf0Wv2aLC+wKtBibPLd+cEp0FAPq060X1R6h4vwTO/ACUE+OeJp52TGlRJ/q7Y5k
IkhMezcrGL9I5HlVMfAdFFhs4KRlYCxYkdJMjqMLEdcjjoB1bS9tqhlyS+iSP5hCsU0RU/Vk7UKV
Ic285WujfAtI3m/jMgNKRmOj5/3ZzPVMNCNRzVD8s4F7W87YrTUXqA15w/BaP32krOuoItgt3BVm
x2go2gWFF+Mj1fgF3hJEV76/CFPvmnymPQsJex0Ou8ME/n6BBmRIKKv1UUtyj5X2rlsYWD7JPaIJ
LExC3MZU1dcX4LZ1F84jQIkdW1/woMzZ1EGdSrdE0dJ42tPH/hkVgTsp6QOAqeRIyeJfMRnNlLzO
2sejufbu5ik2p/Oi5DVzi+vOCGNEQU/9Fk6yZ8pWy6uCB/4TFrcSh1JK7lQaOuf2k1aqDizuahwP
KqUNCcP1AtmLdnfbj8uMX8ebSIXR+neoE8XqqYZa8z9LmEQpQGdCwDXN8Ffyeq5BFQlVKDUuZI1G
TUntyGV1gR21hQUnmtyRgp2v6/dVG+bLXoT0eCSzOA5dvc7nhV0GEJGnPorPtMuEPsgXma18UwZa
VWSdSZW2IeTh60ruZu0FPlSUZtu5dCkzTVYUzfUCZEG4aY8zLZ5T9kU3ftV2JPrIP9tm35+gkGk5
yNjBKSBSzkv4V7ixU1/UDd/ushKNRo9J1yD+mcSLVMRDcHUQppARu5ivhdONsv/cR5Bopo0OOnmn
3vShxBosvhUuEyP8/TBscKpl/CAmYvWFy1R6B5rgUHyRV1tOFTrM2L1Som/IwTX34SZsB15rSUbJ
3iOh+eHEtJ2zKBXclQ2EdmN9ikV2IRP//Uf/OHyR8RMkLqpiQuJ34YjdThibXq2kLTAJqES6vuPw
H/zyPGH14GmasU0AuqO4wJqXzmNFqog0UshH8EDhCWtttztkkthSBbUlpRWtznjllEwaI0tY664R
VVKVFcTY93gkFyKZ+z9sMpDjIAJdewMdHRGs9FvowAAgbrZQXDi/6bliFjeeRn+c6+JrD7W07Zm7
JPrTEUQcHcGAzRGnlCbc8IfN3F1MxBt8flKYLxN/cUqa/l/bQBUZKmkl9rs4QgTUNOiqwpCVW+Dp
SeM0gpjtqMpDQlbuilez+xnP2WnB6OGknWw7iacQpQJkV5PpAtAglHsjJToSFu9LIiIUReLb9Tjt
vc6FCA4UTaMwMm5txkE8P7HqV4ac5QdLMTjg0J7bPG9ewoRlcGXIANAu+JdWfw7gMnwKAyCNwyJ6
0OYC6R6Hwed7tOUXd5zlhwdt5O22RPvpM5hDDSnDsPuUI2MwePodS25vzTUuc7jVujv7e0eOFj0C
X+ozQyzvJZjh/L+yGdeX4Z3cFKLj9ZECEHf9XEqA1k8AREV6FhV5Kgn5tm6qE8k95i7xS1gyqxqC
yyRV/0EhTCgdU133D1YpYqO/8P9e/Mh1O8m5XKG3g+QdhrbIgIlYkyUnQ2KZHpsWX777IzJJzN8E
erTZ+KwPOcpfz9TMCFuUbO5I/QDfV8xuT0P43ATxAdPob27bc92gxWawA2G8SwiEkWthy2ONYRN2
JN7YuD54rPQsoCkWN4Jpg4wSXeheOmfNNlmLGwQVLobcLTEewuPryKFBYMCr6s6duxFGQwWjqlTX
6yye6fk+c4tnyzJSfayXx+HdQFE/rgh6TgdMKxVP+rq3WIJlngNkA1nypAvMHS8vwz9vBr2YrgkI
9XGxD43/Yl9u0xjPNJp8wbJ3hPCI7B11wTsBaE/SgzZ9hSa7O4YnlZCuN9B/cr4vxO/FBnzqF7mW
HNsct7Aa3e0xvVKENZ5t+mXQpuMgHTDuXRzRgZyBzyHFicKwwAB4EUC68YUd5Ixj/KEDwZkP7mMi
ekPzB+buL5tSHCp+3qsCeC99dccw86n1uUPgqykLN2nfdkjENrXUHt1Wy9qI/n9KJnEEiboI+iF7
CnO5CIe7pIw7YInk66xdvv53tCsAVFaXCklLN8kHhZakU4htBkqzRk7X8nh8ixCHukxXmBPZUXAt
Oo390+elMrq7lnrb/mW7ZzHhp/u7ZyH3DxwVJRAaHiMy328zZMiEZGto12JDu7UzlMEAJPXu0yom
YENRstdIgnb/U3Dcmw+MuvcCnlKDnl+owKjoClAcJlQ5OhwRC95xsuStuo1o1L7ysYUCXgGrG+oS
H0lE+OjRvY/TnzIrwwLOqVe9zz0nnH9Zq4m07pgIgfra1ZVhi1+qSsUarbNcPz+r2+IdATN+SC+a
weqZi4JigRkPVGo82z+WwHsGiL7Ti4d/4ls/TAg7n2O+QuONwG76GobgJf1CjxNBM3FojuWFtUu2
oo2LTjoe85q7g4CC11WkiIj587univn0laoC09TEgp9GQz+hwcDIRY2JV/CdBplC41wUtkLQOlj6
9I/DXdGyNlBACgSD12Ek4u+lj0p/d1cS41gDqYu1nhT8yAfPT/HGWOU836bI+sW5VCBxw1RsUpRF
AGBxd5RqsskQjOFvyldzIX1jH5uc4NmhwoZ0YRw8t0W2tTB4YOBpSJVXoQHVIhUz/J7TMVQ4bhkJ
ax0hA5zdA+Gfr9YMDNkjuvGWb1YQENughdxR0NIeKzVr+iZR2vb0wmvtMtQVw/ocXZp6BFZpfsnE
nvMtY4u9CaoDe9IX7gNgj72IrbgcegfqFihoeq2sCxMhjOw4rf9TeAL9nQLccEuRmc87HgWbefrO
cVofF2/iEBDCk14g2qD3CDc0n8+7SFF1xSZ5p4Jjo44rGmVTGt2O9J3Ay28ABuKjLx+4NrO5ONWX
4vHzzOFN65t4aYz1R0qy4KNSOMoHMmWFexdLnUBLG+KLOVXQVcWWlAif0Xe9hDp20TfFynfv/tdr
C4X/FYQPsTyo0zBTChqgoXDVZ+ze3WbzBVKbWEjvpHkP8gc5l9FUGp+y5sigARJI3B/YVi8wJ1xq
3XJ6KcSKw0SpFbvnTe/rI89P4VZL8Z4ZLbgFupdLptJ6dMICuFDrPz0nzrjd1eKhdBCShFpLfZnt
DdlZFr03H6GEiOjZnOUENS+9viMrc4jkIpjz7oRyvKrrZ9twKLPLM4Enfog4wdpnEQpSRYiyYH8J
cj6zsjvdHrCDi7iBGAjMTAkSjQi0cZohxSHli/t10E8kREh5hddMLbspUoTmjdzVilwZPCI+qI1T
Ccv5rLlpviZmW2oGysw5/zYYB+7O1q5sTV+/3v2y6W5KTUniFKxTcKHiWhxC9aRscs+HNDJFRipY
N/1misjzBkyhZZ2O6/BK3gMYFoKhUdcpnFiyIWV7oziAbBo1wPip0c6ngrsnIvurcsVMnH3WckWp
c0iCnuX3zPhjzZR1jsF6SH+K+TmYHaLAc48KaNDO6+1afPjiwz204utkYr8UjVWEcoWUSGgP7dlF
CFDESivHP5j6qQ8l24ycahSH7gB5SVtINeqCch4V4CkfjPqTHqFdAVYfpY6DzCblz3Qjf3WTC/rw
XZMIgtLY5z4rj2b+iIivS0LjcUMbpk6mljcqxbxXWgFFs+o7e6Kerc8pwR8u6w/U08MPEDg2SF2w
377HhvdndCiUModp7uHnZ0dp3btaMgrILjHCx45BUPCfvGXnUH4u28lN6EUqU1UbDwQR1iXmhJiW
3i+EVqAPoap0eYKX+L1XVdV3UL2/KS4gNYv3S1dkpibKs2fmVnC/DjxYiN8WtHocjnQl4eaZLWAC
Llsd/oOOGzR6WIAErLm6VxjnZLNjyY3R0vDpiATRFLg96ouhKYCl0+N+tTYuK6oje9VEqsO5TqHb
CAKabhp6rrCfKRbcJ1z/97o5DJeZXBfujKxlMPZ7Yi/Tqtgq89J2ohZnMdtyokY73NwLGbrSfF2H
U7hgQNYMeVsEbFe8gR1S5wzU+TyOsfoqHBVlrmDzKQGoGI2UWLhqLElwy0rld55q4hisl3tqaEsv
yNKrzsuX6KJB20kH/xZy1IDEGFG8yQ0Bn5wBbt1nUh5+HS+xEjKdTFS3ggnX0Iwr6NbSya/l5rD4
jniiE+Gbc+NYSWMwlupvxciWkzqc4neLLMfOJJoq38otADBRN9Qedb5YdAUlFaPhR3MWV7eXm1S4
31/Tt666MYIfHDcGlfxUz3OsY8WWmUyzMwLHz3IHNLRwU9ybWh0Zq/yoneJLAFTgW7zEGJ+3AHbm
GLzYE50m4a7OWj4Syta2CgCt8nkQWBb9HubVzrRuPj48OMXAb+junjsHtuFSe06MdbyGD+akTr6c
T1Kl5G8+Ol84zWkSUc4I9AHwa/rJ2xVXcLM/5XOqBf5Uow9rSn6/C6OeUbECxJvPXSG/Gbt2zKDi
cFgMYUcOsSxapSV7mRvoD0pQ2v9jxpHQ0ElWP8ch7gfr2YDY79DcKcFfAcxZkh/7gqJ9MS6FgIX5
zzF30sbbyKrKLRPt6JmrK4S8G/etoEBibzpoocFvPH3TPXszkjBYotaEQZ7NHQXBJ5EwNzJq7S8E
yNQAEM9PBTa3domUXD1eTLzRBsrk6reufdVHHo7CY9AGhhXeoMyH/MkDzaWfg6odONCLcKGoKAuo
nK3Uye5KLyOkU3TtjwE8NZycqCyvPfstyMjV44id7t0S4Fr7Ohrkw3UnQtn451Jmtdg04D4+bZdY
a3oXA/9AA9oQYU+AyFStp/wxXcXuHYEcFuhSBYBcw8/J9qMmqAGFb0b1FhJYSNCyoR3kphs2o/23
jkh8LA+aBATCjO5y2oOsTXNVLVjiGQkotBKzCNwQXRyU889lG26vL3jnr3hU3gzaZeTfmkaUviVG
M43xOOLLXOWoNMepBjT7rT5EW6fsgBeOjxQML6gfXReO2XUHcsiw796aEzZS+l/FDR3rNyolpO8H
JCu6K05+LBhjq2djOx1EIFMIasyZ+HT1C/xdb3xid3T/1TXWVUSetgBppXepzEEZZZdf44O9z+nf
w/KQUvPbQhZYd8G3MDdwN92DqQzy7upZVY7X63KqCtVuYVspUapzpZIajMPTmGbJbnO47JoXcxZT
3RYB3f2qe/xAT3/t6FRz4vrOTLkNExJiiDsp7Ed4JVpsY+IeOUUImNiKsomQkwjnFZL3m3qoFWv/
DaJLURMk808zl4kEsl8UlZRY+uWbxms0dXp4Dmk8oLNfjOXkXl8t2eiFLtfYbGH0zpig+IFU9r3t
cSuQ/BYPdfGMaru0LR6ssHo5VZ4VoBvyYDnwBUiXZoHOYuPluFpEABljIOZW/ONa0tvYer4YDjXw
0ewbrMZGFcRV2kzHvjPTlOPs9oWrf806dA3nWIRwh3GnD/5DmDC0yIalp1ZNURuwMfGw+t30Eicd
QqtV4RzwHiXcUT82CxINV8rCxkBp+g8JRh84St25L1IV/CwYjpwAOdbLNpZPll5Qg3f0HVlHmiUT
tiko3bpZEVjJgKXdIf+7s9Sw+fQIOpgGDAt1AbPW+m0XjS6k0qMXy2M1Sg2EUSUF+b9jRXYBzFhB
skaj9wvQUojzVeDG0dEVuyjVbbW53Y7K/jeNU+GCP4O/57N8ymH1PQsYnDk7v50u4uN5l0dgaRSu
Yn4tEBgn+ha6cmrZCLPVuKRODHpXixgomjv+hV9suMu+bJ4dQF+LSoSdWDtO6snjWkSlYZA9mi4l
n/47+qv4J1V5L4Ip/qal/NTM+4//+uMRKq+1Ii8L3Iz8NB+6KMktDz4wKrtwyTSbJfRO5IeV5ipy
F+DC2tj+xGNH2PJyLmw4v37hKE4Legl0cdqqfSn5LOyU68IHQZ2T1JMotxhM1GYG0+3JMFhMR/Q8
B0WJ0ETOS7w95DpdRxONdJY4D5oxDIRHH57lDQM8y1mk+jO7pHkw3MwOjBV0sD8+fagwWn3uVTLM
tvICo854F4Tw5XYLzMSN+AKOIKwCb3V7TMXjElnXIZpYsfu53wCaKAgQgZoZeCGAHXa/NmCVkEiX
voxB6SHhom6W7YCCABk/CDfxJIZQG4qBDDQZpawijA4+9ZTXXW4trVcny9lWCIMQ10Cdf16ZhZBQ
rAE+raASir/6nTat0vK/JSOkJnrEhGsAZNlFL4pVsCMFnC7yI5W7S0pyhfUOeiun1DouD3X9WExi
m+my66rtfZBFseC/55AVII9D4TKUwi8i+vErIo89nnVt4SeK5E0KD14/5S6P1cb/0YH5fL+oehcJ
0Avblwesh5i1ucJ6O8HY0oYbcbTzugw/cQBbxLHUA+ubFA0uuwZ157P9+Y7eJeWnXxws6IikIXC6
YOzY6vdB4mPephKTDcUdceH7Rsy+WbREFSCBs5NAXVb++vc2GaEf6nlna/Lt200bkp4r79Anflk5
VIAWp/fBlYT6r1en/JuVdyre671XBdOx3ddWSEvVJI/DvKqn3HZ7y+wwIe6w5LsfT1O1FjcTHUIx
1fkODPi80ucxH173+WRbavf6mVYI455YgPtZ+YvZqSEBR+LgS9ehW2lFm/m6ABQvvW+T5mgG4Vrm
XVWWrTpRusU6SdIKATX4YgUll+P8dkM+TJ6xwJkcbbQ4lJL6F/lppEj3TNQ5qb9z1jFOzHx6nPIQ
0JP+WsgvS6kv7PkPXM75oneNFUSX1shybEFBfHrS5T3kg3CMiHzJlDhDXilDDNEOqK+Dx8MH3zAZ
UZutSKuZpTWAMc4/1KEcdUx7VSeR7oJPYBoYaLiq+p+bj02tiNAOf7L9byzujzt+Ike3XXsKceQc
bZrCxEyHIG1AFS/52koopE4Fks0ioOKXFZ1UdUJRSRE8Z1d7pUheyWm46JMJq7hp+SsxovMFTWxf
ckqDTaSMfNzjs2vOkV1VRv2+g8m13fg4u+6GSo+udJXrZXBHXpp8gvPTYXRtdUCL8kMg3Ka/tjaQ
KFgUQwiMJl+ZztHWcVSoCvnDQSPC+Q770B+OWFnwxLKa+VG9ahWdCDLdhSS2QUj2P2cAULHY0E2T
IYoWi/tYHvwMeVNFX9Ye7ex4xgEZP/N8KYEKZVLKD9LZ1NBpczjBZ6e+d/hbGHzClISZOP9iAT75
7NpV4xVOYGo2F2f7aLqEwEP04N55PuGDyaQ87sBsbOoWqb9TW61SntOktakW5GBGMhQHibWotmme
RmhbGemR7+HHbzgbod9+AIWfCFXlX7b+TjSEU/uxIZGyGB+8NLWpQd4FxP67uhKezYxitVRXmDX2
mXZl54X2Z4iF4nlDqvs2urI7jVhKUl0foopPwYv55iVVTKVFVhZCJFeSkkAxNTWpzWjsn3gM7R9z
cWanrTh55cMyvxoJ2lBkkO6tBKDjjmqTiNyOKD7J7/NzqWnsZD06xwr7Knpf3Z971JCr4UY9L1NF
w13IlKKohBDXbONUBmGQmQn3CIuPd4efdHed4OISJNREMCe6/xYBv82oOuYozxTtF379e39f8bBF
TxShigEqoYu/xMUp1un4uQBDtrCiHM8GSGssxwyyJIv0mUCWSRmjLx9iDHtY1bX5H3Q7OIPQrE83
hLDosM9Ar8sAgDayhH6yql9DDE0D+JerbAZ7SIR0wrUHWTB5Bk68rlnXRND/3FNVrTGA9Y/LhaS5
ROJazubxoDuQDDpuzcWDvq1xYb1e/t0O27UgOo0RoPAw2MXpv+MTZCUGyfZRCwbFMkRXf3+nEkrI
/NroRYzpqoIWdBuM6fPJv8/JFzefk6v5oNDlpzgpM/GeJ3bE+xKhzlZgaj6l34hA5wEI/rx0C+y7
m/uOxxcqRViiaXSh2hC4NQBHlPaW7+00HLP5jN9qk02RdBNo0d5xMVXbzgDypcwjS0PWZ7WqIc4D
I/Qd/72hHeg/A3I+yo3k+GKWgkFt0CCn7yX6RHftuKYwDV/L0x/hFAVzsxUN5D0bhWQTalPz40jm
3ZSlrNVAlTCuC+PppOXFaxPcSBK2cIsIgyOU+rHEiEd6LyGTfVuuUIbCkDSk0hwY3XNGT0G0ctZI
DRQGWN2qhiOmobur1WYJvx5eWDx3uYiy1uRAo+UT/04Hq++/1mwYQYemPwLGXItSCZAB9seEXcEr
eIejFKlR56yt0iq7La7pY5eMCHfRRkyV/Ob/CDsPE3haNobEWcSd+gthQNiz8tUxmSPl5MWY3nDm
xInjhkyhJVhtYUGk07W+qhGOOJ5pnIqZaE4X+AyTsuA5KGFx7K6a4lNCKiD5CVC0JaOk22T9C+15
j4cJIgnSo7OKHfV19a1/+K/6q6tya+/0SzQKgOIhez0xu0xhfxgs/Vf9VQQuLaNTyVF4r/o94CHx
P6b1skCOrOwQ11bmfzpT/f9h3Gibut3V40wLKWNFDPd+su3vc40iL1QIIqmFcYHiLzXmvSL+fKPz
J09+ci1B2PoVxU9rCM9/annvlM0yPet/ul1Z2Pl842dLqWFhHcL7hXmL3NKVCtoNG9tuMJl9uhPG
l2bhHkdKLeckWfgpGp9qFurAoB8Qjxy94Zqujua0VaoJ5uVfN6a3k6X8IJEXrYS+1hIOD+pdarCK
lLKjXjeWH3d90jkAcjLUZHXNL90HmAnHfgkAkbpHSv8thAUbk2yBYHhJwil50vc/XAuV2X2RjzCa
bFJK5PMvNIi0FDaTbhdJoEeq5hjfcXIzsrPJ0c7q7s1eTzOjR1lXaybluVaiXiMYc4JYC6oqtzTI
kECUblc1kiGwq7HLE/bEau6ArxdRpdroQfXqfFR25o2E3/yPL4yKl1/BMBLtS/m0zQnSK2v9HpEo
8uIpAwrTQDWfXCfeckRTBYiAay01KuFwc8/+36n5SahSpz5YJr/NPkviefSZhbBHEH5aNbVLMWNw
/Upqw4zgEFEYuD98vUyQEemss0Z7eFPJQqEiuFt4h9AvfpELnptdMvNhQgvN9C1dy7VFcbIxuy2N
wyL3DBbLmSqEusNLy9gCRqn90DH29TI88lP4gHMtpmIGBZ1QRF1gUhg9YybyckMWoQKyqUSGN3D3
z0fXa1y4wXlOw5/kSr+Ke2gAwR+pWO+mYCu31XI/lIectQ5N0m/DWsQ24AuEt9mO9nvFyEB2yzUC
X5VM53Iu1nWNxbDIdt+Lyun/mnSJmLfLlS5TaA/WKjM6YyzzGEJjcemEKYnChWOKpxnC7wlxbWUP
W4YB67NCfqXKQ+AOPDio9BaGnLyCSqP0PdOR/nfO0FBI04JBYZVRcWPiiA4tcsGa4vmMKEzKGazR
WMAxjTwlqzWCVJyuTLcdbsBdk0L6VTwnIlObxMSQ4HWJo6iPzPrsMX9+cHooRz7zoGzxqR9bEQ9N
6noKkw3JFE0+knwrwNx7b7Hct9Mh0iUURLY4imXfdxj1Exszwg+ktQKUGP/9Iu6buHmwRK7z4MBj
G9Cy6rcpgPZm/rf2uiNCZiQQ0REETETbkKUpYxooFwZMX1gbVx4NGaoG/D7sVnCrfOlKYPRT6/CU
nU9UV1K8TAoldjwGsGYm2+NdjuJlzDzVdMnBzCXwpfp7mcHy3KBrMQnvjrDwW1qAGh6hDuN+Ya2V
7aiqM7fclYkHG53/hZ3B78qa/UROx47RaOlxmfPMkLNfNyaapCmvcPDNI8LqFdYg6So3Ji+r8f1P
M8YbOV4lhXdybAW2g9n7I35A0BQ7/O9pjxh8615tA/SLL2uoaqG/jMmSDIFwsGJDlC6BEyqPOOCE
2JKltNdepDbmvwOFTZu+og/u71Ol7I1LUIScA3t096mGlMKfy27VS6gae/jOdGDA5ECBOrR2h0eH
5TkvCdTMPtVwwIABE7PeWyYkYUzxwjP7QowrsvkpukJCDue04wjW3qs+gTB+7cKyU4gGu1X7YwrF
OCZh+8htHz31c0RGR7p+sbfZjUvV1l5ChxaWLgUVGggemkRiWT1bgaRjmkFPsWDzeCNy67lnQMai
ah57xdHtW2grpwnw1sUROEkw8lKTuZDS6/P4Pob5KIHY1ilA3OZCLJlAoIhFDKIenRwTevlWwfM/
Zt24cn4d0UE2ZI1zX+SAlBOp+oKCI65Z9QGaISgB6usIxidFdxcd28wHlQU37RlSvYHzdQ38klVi
fYapIIYPtfIWrVH7yOFd0YLhxZw+XTGEJJJhTTesKdRmpWUEgsYpa1ZbnfEJJcQlYCdasDxcvnrc
gT4x82Li21D+9oZHwpBgnyAkWPw1PwBogGCidY6BOMwDxMkSzTzzPrhWiKaWXRJFIXWxEjqzCmQV
NXwtSb4KAldkDoniZBDw2z2psvR6bn2ZVhXIX/NPogQcuBRgjOVyxmWICpRRRxIwdW4okxAZcki2
FyxqSZ1exdjw89hWfAe98ps/oGfMXXL3US/RAAwLQjBykV72n6/nuypTVEXGBIsUmIyGpy3k9DF0
28wNgpkclPviPKNvoHd1S/bwCJARrhqPzBGe0lclyFGQt0uU7Ez1nzG6JlnS9mt9N6tg0/utpEh7
o/PwKXamLDpnf5gjQMSazWHo0JjGErjaNqGhv21W+7UT16G3C24CjKdFooRqLf0PyhrIB9maru0j
rGBoCDtrYjqQUaYlZl2bwyT9CiXm1g68b4KSapOQ+LvR2WrEQu8poKLq+k7rUd7DqjcMZpKiunEi
Chksps1hdi/nsOc9Zx+GNpiO3c3B7+++BcZsIGboXOQPsI1wNSjnfQD/IcxAJWSDWDaVh9BMMroh
rahUqkyfi5wfB+Lkgwe+sy8Az68zN4kiEZR539ZMR6TC/jWOjtV9hm6SGzXqLy7jNT70J3NOkhxv
CYN1CXj5h8LxQ1cNZj1hMjKzjQgAPFNw7XrNALsChfCWkLqj+6MAo8Ajy9aN4Bzdym3b4ugugU2W
QZGVT1Ty0djIAPnt3ZBUMW4EgDUPsdLMBlVT/c7iQjJiZyNj/FjvUAO3qoWXbzFFjdSgPhYYq2BN
oDPQk680fd39KXIn9KQv593nZmAa8VtVR7dvb4Md/nlCfm3DxB5CeaNhSa9i07rWZFK1mHC6Uxl3
IpRTBG5ZbU7zjDHzMitJks8IuPRyi+DUxwYSFBU1wiHOoq5fWbjE86HERPIHLs62x4/4RknDd+2a
XXhY3TkG0ZAQVATjbRcVAxKc/EHFcIUfSdIlEQ2pRmM6rOm8q6dr5Wz7R1FC+z5Q2/Ipsghd1Y9z
MzaMjd+CzVhUkuTJLA1j3jajKNw3mU1uJepEuJfyverPL6nGNgHlLxeuoZglP4az3Ue03nGUbN1H
NCFiq9BVUOcdkO2G8C3gVx33N2Ya+p4xUdBye2qiKUqDFzP24yIdoe/+8g+SNWu+oCrKkwYN/P1F
c6qetFeMUvRTFPafvRdbUYo8y4TnqfYiGH/ikp8gRd8r/mTVOrWq+bhhjM8HDCBI1tuds4EgLy9u
bb5n0xpGYkv0Axwj2yvyfweNoye0JMmJetoT93J2JI6fIuj1lDpm3cVYmf1vDkhpH1skBTNIAWbi
i4Jw4uLk0mgQ+oVpGi7QpaoZGHfafPaxnoCCBJUrhkOeAyp69ARXtx9aRCVLGtk4pZmN7HtBQCPs
0gvXCcUnmZ0K/qDujyvMtH4NaHP8dQycPvaCi+ZLDUz+jqe1+Cp+t+jM5mskPqMyJhmpnjpOshu8
PhheO/Pzb979HUGnvNfpyHi5TsAawksF+CtuBd1hEIjS3fysokZQl/UykjUpHFZmmNTzHsKu25JT
i5CEdoUzsxsEfY+e7ngICayrqOJfUNQUom/8OMgC8LNIPDwNhRVOCf98flyXl0xlNHyAoPUuv39t
sMeY4zBelHHzCyKsriEtZlt1HKwBSqjXwjXZUc8/xZeEqABP09MFM79Znhn5QmOJpcgCW/go6Hmm
oFcAXpQbO36UIlfu/xAN0jEU+1ODiuqYqPrAtl9dxvFW98e/d/zwiQzaXtuX7Wy5VNiV5k+fyOAc
n1S1ETrwNkFGF+5haLMdJiZohwmoaiXl6PLWu3qbuDB5cqrc8YRxL7GDV5dElet5bs9wCRfo/p/S
1KYaXq70M1GDnMDY+3AH4exV7XOpai2JCCm5EWoNdSrjjqGsFEdWnLGGDVyq1tLmkHVvg0ccu/i9
z+grslBl+YdZdw68uB81IsFI0DRVkwdEdXCGGm0RStmDg+hJWb/+jCoaUzXQ0Un3Gp8h0YqoOK3p
aSu4p2KYIjJVQ9jUeslxLJOqKlSfHuqm2taZmknXrjfQp1gEMts8ELn6pP/BJkR8VH2HrJXU9evg
SFZPpLPQKbybtpbzNvQ6hqdxqNfN7ersime43F9c1Go/GAvJ/CfYwUViP2/lR+GQnbg9cRNX5PDB
j0LRPqmookzcX33w8H5gQukUFEWO9tcbflAJgkbX9SHm5oxKqNKtLyhPO03VQFcLPEaxsuq2dX15
XZxqEUEJWLuuFseTTcr89foEVQTp1/gM+1pXOH7kHDLEOxQ82pRdXNT0icqULZdvngPKIhcDnP8K
DC48vWZIMnWAEdd5xfs7Df/WjBsZc+qPiiAaIj7FiDglO/94owHE0WS4OmQsAnR0bjbO8YtijK6/
SoNCwWhlwigxLSeLJBUuX1JH4NLjfV88qQW05RMUtQxCvTpc8orx0EHSs96l8xDbMAoRrLGQcAOJ
bctzCKhmpw0NhkHOzESI0YAU9bouHLtrEwdmOfe9aiRszd0P3HR6CTiODcblG/fjjbDSPXnzFdtY
HGMddF9Sm+wS6cGOhMdU0irULnWyi87rY2SjHcppWkIPcdeldx4JPOtvy1X4PmUial5/LThbj/DV
5Fco+ZJ8Y0iX6+K5HabSWSF21zitj4HTMr/diHQzcbU6CRWQeeLnkQ5owsQo90jU0Mvnm+3MVEBj
eDrIT4x03MqnM73GsJuj7LozBy2bTTUoddgwgxNbY7MagP3MY9U/dyu198tI+hJRDPEm5zHvSSdK
/HyvSHCD0ZC4tXVcAj3Z11e6/6bYmVY4jzuCU8esAhQa7fy8QYRduDeejzqBZndNRRhza1vU/8Qn
XZWpsQpsKLsxp9E4TFgMy+7TaT4icfZ4C6bSVhSI3Lne2afCqB+cmslPunk/7DX/UJTHvV5IXzjm
0OWiWGxaBwlvO5jArkO1/XXVcA6hJqh+Vlk/tDyHVnff+wzRy4AP+OJjuKBHtM35wc7hxoBQBgps
bI8A4qknVtQXILdWlzyLiAWE97gPQ2/MMEJx+KgRDWk1FHqV33WgnbST2Bvq3/BL0UiSGoWN9gX2
c05VyGUbbAgbdPCq53FgLsqD6N7bbdywEWBVxQdtvHLue1yYyzcVMktWcVKYZ0rGeuvdnz4CBQFP
f/42804UhEdGtVcdnfr2eh8/FevUlKX0bVYwRNR+3T3BAdKeH94vJn94pXRMSwT69cEsegLfzYA5
mGVsURzxKxwEumdFqV0u4CfQjKSOo6WVQQsmE5MMm5lteKrU9QGUL8GtDjaTnYzUnpQC8B4IoNDQ
oZr7Egn0r7HHDB13p6/vU0ibxz6DYkKRR4ZnsPK0jVO23CyFTRJutTzUI3Z4LWsdlLKp/qVHJP49
Ej7pM8QAb2Hym0PsrP+1XQvk+BEzD2xNiOn04A9+38NafGW83BOnUfOhERKB7hIvZhTVhNQyZxj/
MDCBZdD7xyk7IeICYDAj1GrdOh2XpVlC8l+ccJexMEpg2e9nMInaGqnJlWZk17M+paEG2oTgqxBb
fRewnr3V9C+7J1anBV6nrcAXhcfMHWA6HWw9Kj1O0YHsv2AsqBTF/H4ZDWO1qPgK2yIkcocGF2qt
1TbVZ0MmYWCfojaXf7KrxySlI2ZK248ZMfsbhYF/ioO7aDNaaFdqWZo5Dcp6io6TT8lm1sghRbfi
Yn544/4okfYHKVPhHH5YVMwnDAkrw1Jf/kkPxwv5VhWc8GTvAv7e79O7Kn0HSpNcFJyP8WMT5J4M
mRYC9i66LD3KLURRzM2l/O2qhyzF+9CjMX5HZkX29BXSX9uI05DEZsweL8xIaHzYulfh8j7vKhkN
TDBJlEwYpI2b/nIDgZ/betFOtwmLi2kmu0DrvyFHCPWPb7o/OudWtPD1naQzzCzAurgfSpwGBFoQ
OXZ4n0r7gqkxMnbJURU/Onjezo8bU7O1QfsIm6XopZvs/gGpbRuQdFrOCUBCSF/a2L4uI1xjAUcE
FYJJP5fMYTHuYWjVWQeFQfQXQvG6B03Xd+KuNFuLDyJB+Q16LE064r9JJWEKKke+4BbK3RjUUzbA
BFNPEa75j1EwrHoL8dL50izEZjGP+zLsI6pCRX5G688CmS1Ycqj7A8Q/en3xSXPCB9saK8yuxnI+
VpsgGC8GQU+FX3kuYOXHTT3QvTzseSzJCHOHycOegQG/A/VsyKSdeoSdGDftwGlUSi8R2x1p2O6I
p5jMxd7CCJ25Y9J6rkWvH7FAMBGzmE4aQbtpxmGldXMO8Zi/Yka05wBOZTf5nSB21tdOAmYBkWQq
KG7JQa+0yZy5TNvGOEx04EyyhtQaJZaFyJE6itpm4LiJA2UrckG6vEMlnUglfv7Mj7m3o0WD7AgQ
4b3M+FVBY5Oem3u5UJpVyXHul/VNGTl539d7OaBkHTmk6uUB/U0BXE3VPfybReH/Svlr3XlX/22s
jjFC9qmlji9GYmboZRIrXhrBMk+PU/vZ6jVA3TXsYzSWIdZMNaAQEXsFzLqSwOyYmzMtBzDtyfAn
r4xOpZqpt/YWTwovpbBWrWUweFCxWcr7OBlxfxgTKP2Nsp8pOXqjBJMQdwIlC1Vd80GUW0F1zydV
t8GkZdDbF4GwYdeFyRzyxrpTFmzA6xLm7JTL6Q9Ok8MW1FFEFBG41iQR6/wVdEK/y90xxctqANyC
wA9QAoNe6TUB9ksFdsNvonJ4MVSHyIBR9LD9o23V4FZnGkKArloRfGpFe4W0892Ghh5Z3l/ZAHNL
kxFa0WZklTp+ShTKMxvdl8ZlpacIUwmNo0IRRINgfTTlk14SVY1wmnEmeR4CdDV98ZOPjY6Y+1hg
iGdt0iE5D9dG1FB1yvBJnQFLJRbi3GNe88dXeidBE35k1G0KeIbnoXa2VM7DSpdkfLdH9Q5xV69g
6ZiRmtFssZiwyXsLPJpqedbE/5Y5xxj0tad6fONe/JBNVSe0qqBLx6QVt1C5jibaTSZ7IOOw22m0
wZLKjGeIMozenb+TLbpwiHOuJrQ1RhF2zofeAL5cgZ83uyvVq2Q9Hfl3j12OpyXzw/Eq2SR1mp6Q
gdbxJ/h2ERlh6REUfcm74iOFe7cPE1Xe3LfeoX746jaC7z0aSaZOSHs4XLJAbKTXiPhu7dac6arr
FkXiaMUHHkAingTgxD4o04jEX+vpnelsDykYTOTYH0v7wgQvgBnXExUzLAJ4riwFdvHxv/HWEQ8n
0POnrMqbA8c6ffSRFXwJQhMCI6uiVYaG88fArDBNuaWtPAbsyTkg5PWWoF+TBQcP5oBmuSCXCluS
bWJoryzErvnIMZDrc9E1qyXmB6MzJJeO8UfEG9Vm7cyNxt5TPKemAsJPry0/qqMMtuYceUEKrGqp
CO2Vng4csONtY6sVXE0wSr6TABQWs9fxSoNCUylrsw28E8N/rwH5kMTKLkPszRod63DAc2cnbdhd
nZI7zB4ypKrYruhIOJqSPZVY4UN+7HEwup5o2T0D/OkB/1+oPO76WtiXTjmn4MG4QEKyBX73+8aY
LWl3aPzoTt47u98Njo8fI/E5MOLd0mhJ5Zlxg6nSxor62w4DjV3UubJATfXQokBJcPsG0K3wgpm7
9wMejVAeFv7iyD2YBI77G8XvzBOISRNWbnWq37tFZspad7rgXMDA90E6zRfvz2vfX5xkhN0CjhdC
OlUGTMgiNzizXjDrbh0fm7Wwa1CZA3YI/nv8FsMvMNPOWmPZ+TqINcy29GyI7T6JWBqWbL38DFMu
Q4dBRY+fD9PHFcqFmS2GZrXaRF/q0e3tw5X5UYpQXVxLOu7EiIgQaPdkdIcDCYyw20cn9fYCpW4Z
JU3Q6plJWltq/5oPCHPzZ33mUyz1P1cFmJ5ep73T5aZ+HOXzKE0DpbH1P8m91gfCt75pc4YWP+/o
LNVmFUeJzrAErKSg8Q6KDvB0QlgDQJNi9WCNNFCHpx6oF6s+pDYuX8SDxkWuXN6PMQGMWi2vNo35
yHkWBjq7pmAsXuxKDETeWwnf3Ddvlay2bo3yZ02TlrcKiFbL6AyjEw6aQjzt4aUg1Q9JSEpefrHC
Q1c3roUTC1Y9Bf52kkVDppmM7zTjBrH4qSo8DtSHCmbjr8a8RokmeQu6aCN4VcVfk7GoQw901ENd
p7gATue43me0MxPdEyRbnnJCMgLEuVtoSlSlHXzLz3rJw3ohVIwKP4MHZcVxo3GysXwVTl/iI/AM
owpTiPKc3BTTLPQkPrEAgDD5655O6SRk56HmZGx8MuVpLNO1xNq498Jp8tUhfVaN4760jshflNRp
/CgZfQghffn6UHA2DgWwQWcZg6BgNkqI2bmMCeSjkxmcVF0PT+aNNzu9GQlZCH8NRQTdJhBMd2cJ
XU7X9NpzGCYrG1gVCewBj0xBN90WhsJHsqrdZJhTuRJD1kD3bdqEjP37shA860ffui2IGdaUqAuy
97LJQer7djvAx1pSOrYf7InpifX+jYQfMfn/qRWF3cVn3A7F/rFMFlwIKm+gijcX/+wUVF4hbscp
hWJAX+Ez2R6gEq/uLfr+65CbHGMf0y9xYQdSpt3b5h0X8jMobjXqnSR2YKxVzQK04a7eF5rNUuj9
Leg9dF4m42dx7yCTLDrl1LbsZpN7Xqu01qvijDvwvM+eecNYF+WVA6s6v1/H+GJcGYZ8XYAQ+HM1
tgvpTHQ2f/rx6u/xH4scXaGx9EEvmBrkxYoscYKdTaAkevroe80xAY5WkUOJXOabfWMI4pwYhV5i
Sf8lJlT80+7AqeDtnaX9xxMXbUdU/0qa+ORMaTXHwjZd/L7p2eW7aoXN6u1juIigwFoFDCD4wvZY
ZEB9cT+YVPN7Fk3dZyD+O+I3cLTZAmj5slOnELkK6DS38Kezs3uqde4KXnALe90GlNOiShIqVbiC
nioI+YN2piX64YqKQlR1g5QzogjhGSYE+aLCNN7rMZj4rEL0e83mlBgaK1fMBIIeDXnTQ0Xm85UL
ZFx/sBHalKQRcLI1Udx9m7WTIeGHrQ6iM0oO9bDsyFGHNDleelkwXS7+nCs3pFfj73vt9SN3Keqk
AonN7ozlSPfYJV35mSJGQfxwMG9N92nYv6lVMZv6hjM9svLKCIFKEmFZEOL/IvBPIw2E3k0KqyXJ
116l+FPLtqJQikjQEyPI4V61DMlVcaj+XXk6ZysqIAXsIxEnN4mlGDz4UA2c2ds+eruLIIGyHEHo
6xqGUgf8ddvsrq1WZR8hfy3YZN6htry7bChb/C26qi1fNMWkzTxu7KL9UVz64c1C8SiOvBFFISGy
FirKaHxMP9Op5XQfF6ovEnfcQwAaNIrt1Ky+tls3MQTAv2rrflQwz5Hb/y9J1BLwhJzd8xPuHV0I
fJCm1V2U6a+70iII+iw/RicHygOQL9E+2+a4Oi2rGk/+kesx4SNK93HNdluX+Q4RNBmIJPmyzpOB
q4NRtfAXbrsB1fPkz/9ZubnRzggkB/N65WWEJWFnelvbKsbVab9xA6Sy/W2EwQ7wJElHP+4lg6i4
GgMHWWfnVPqg6uN34o+zce89FNlX5tCmorod6VSQXMB6M4lc0POaugMsMZTDIE6MlY6yP80cj98d
YE/Tknl/kAgvGL/vOdZeRWM2a565wEofRito1lgoD3e0oVK1n63luDNxkZhdF0JgLxPs4kyZGtvo
/eMvj+K+PFs08JTrNgp7zpnah6T3qPFDhhc50uOSyH3H9f45yd/ZyP84t3VIWSsVzLt4P3G6MCE0
u6BJrvN/M2mcCmynbzesMxZqnp62oDIz3iuUrq7CKSYSmG7DxQF39e+oRg/HFYxlOkiM50lHImMA
q2tV60CcHTOnq34YuShJjFSJ9AGJOtUHGl9PXvC0RromzAcpSXbUqLxrsSRIau49L68pLWcjoMUP
41GuM4+uLamklZsM/bZ2p1yZzLVchSerf+F5k2JrioNAaOJ9vCcnnKBiV6OFunD/HVM+6tPiQ6AR
XekBFK8yys8OjldRJ5l2hC28Ij3HGcL84wr/4+u1Jya+4vcUVDKs56K+3x2ZX63yA0Ot+kHZM7JH
lbsMzC7GRswvHl53A/Ryi+3p9oW3lvhiGatZiRkHrtrEIzKr72B1ZYXPH5NGpjOaon8tLwGnCUls
BUya2CthAnL/CTRJ3iwrudfyJn2CDWehJPoSGUyhLsJsQrU0X3W/rEcAbEWwj9RlY67Zbps/4N86
ewfjPygJ9TEYmBQVTeFgxAGnTtzwXpZ1zweMozJmCYm7yRptgoGKlr1nZbdcFvZ2rgh1uLXPOd8B
9k71v/WNmGrwG8eyfTE78055XSBvtvLy7tOjSneEeH2lZV+ZasY8hRNLgPHWDrEP0wU2bdyCspNT
AFp0WgI5OCIjys6/c/lpHsL1CcAyRDRa4ziP4iGxM8CwQOZor8FQuNA8t88TeZXABh2QIxEdQta2
fpnr9G0ZOvBsW0q+8fGJpLKAWmxHvyU4OtyRbO/vDVXooEWtGDJSBCT+FEr3ajT8PotDCxaXVEb3
D97ILZrv0NG54lQ4tedEOhk4XndJ4yd686G4k5TzeAJ+J6qg1bvbutp6+ccbV13P8HSGjgLnjJv+
T77QSyUz0dI0IB+yUP6hmbdyjCgrU8lj9Dyj9McWJzJE0pW5P4mvpGZFxlIX4U3QsE9Usv7l8yvA
yVSJwWTuKZO+VdlHDJrPE9HeKaXOVBoQD0b9TL5DYOtouaTNvH2iO6WPquKOFV1Aqv4eVeok6BAo
6/Wg2P2dGRi7L5YrasVo6Fmkgg6uNpImVn5AdTAggkc57ILGDl/V4e8fvgaWP2I7rfCcmOMwYCBi
EAmYO5g5/EJwR/zFICkuS2l1sD7zXw9pGswqG80BQfKLR/+fSuVHX/ZgQJwd8d3gjO/IGFhpvGoO
7SnRMT5FJUd23xY7YLsPjXtS9W/afYPL76Z267batMRYPAgcBttiqAoj8bqY9RsVP9sjNIet/GVJ
YI8dYF+nFk/pQZrnoMvKM7rJaszeQB85TExAWv6AnY9J+S25hl37QpMN7jNW1joxlHTz019C7gox
v098G0DbgWD7PyrazdldQbbWpgcYS4tSS4Xg/YFIUbdlIumIti3KEMKgoL29QYQ88VgXXmxkCNwF
kU4zhL9339jEfn/sSg/4ancKdp+Ej5UYFoBZjAdfkwcz2n43V+w87ZPhyAc2secBMz910mX5yw4C
dksIh41JrfKjsfddVcyQ9egFhAYkOwVHgTg6EabpBYqI51ZZjx5Xz6myr+Cb1IIUE60yACNYeoCY
5T2cCMOdW4F0m/qPAHJUOmHI/RMuZTbjus5Sa0f63ko/UbysAvb0eZ3uOtq9ZegxCeZEGlqDYUyn
m6Nn0WBSUjeNcMBejxNFz9Mr9iPRbcqlVEpHj+SJ4CguGVL+rEXloe6QVo3smNKJyR4Lni2fiKwT
fXt0DSYDfDq2aRPbpBawEnafYcONFy5g6NlNlQU4BR9/hSzTJS4yot9DeDo16mSzsjcsSn+m4s0b
3r/qRhRX1icbWFfRoTaTGwxQIfaY/jzLsSDmUMpsQAb2aWi65g5Je1OKkalpQ+sQb6ke0tQ2/xDj
8LoEzQlmmkIKuDlnSUeE3EjXIKS0xW+p18vWb5CWw3Orq+Rpm1KuYe0eegLVkU5v9eWinTcYkFce
ZTh6YV8lDqJQxFOaKBVrgzZQipLuOv8hc8ktRV+3QGUZplzyzS90fK6KrfWO390Ph56lbrudUbcN
3y2Zz7N+UKszEVdOWGygHBBHLjd085KWhSgtRiMDogfurvDKtihw4K5AnRP5y4xoU6reO6VGkGow
YxSo0AFZa+NHz0DewJmc1gy/K1gDEOszG0TpIcNzcFZdEVBAG24csnzTSmuepz354halmUiVqiU4
OWMnPV5vj2nDIBsYVfLK2eps4u+D6mYe5ixrMjTh7JMhDAgyWxRylFl4IzVHOFHoZxF+erbrRlZR
KggYBD6FujaJnAs+6JysSz9V0GLiyU/7bWOYQIm8yhNIlhAhT5DnQVM5o1o4+waEDduWXnEFyk8d
jrB6pGqZcHpEBsO7vFLD5DM6+Qm/f/XV6cEmAYauv2mAQg/YkJFSJ31vCOTXz1tV1iE1ybgpEmGi
U/nVThtWplmMZtxdafgPIYeL8kHF/HeMFnLj6PipCj33HUzasiZoNsbejLZmxuvjX1Dx4JheuTRa
LU80uISGza24OyufLIcpnDvDXOe8H87Fs99QaPOp02V9sG9W3KgXlaadnainJBJtaCU74vD7ubEA
6LntrJ6V1XwAEWTI6Y9Q3xV51acltOL6z7CUx4SM4iauRcbdk44UFY6+7Lip6N8/wb91Oo2OA0GN
Kn5RCl68KaH+6mJRWN2tBcHvlRP2Fw8Cgxpfp/4i0kO3nZNl+7P9ztnN9XO7Q5px0DucTO/laTat
P0eywhmSYrbdn7rEF8+8RYynbebhjdjC8sekHOlj6PZ+zgp9g7PcWtYabKB8sUmy5xgz6kYJvmeF
17XpNRds0ZS31qpfvnXEYcXSVdNRiH3ppB5QFnTNp1NgsE7CRG7ELNG+x1O1DGdK7OjIQ+nqI143
aDsSKsY0+7ZL4gdKprnvq6VqSK7ro8OxDLTAWxi5x2aBW8pxIQI58m9D0Eopa5FyrdJORZF4tIif
OqWo2o7l0RvvAO0SRrC3Ao8tbmtCr5vHUTvNTeGNjgXXzUHa3U9l4/SBX7u1QIJDpSIfJrwynjtR
TWMx0qhCV+HIY7QhG+aCdS/uT5FHqm+ZQMzca0Rmi4LQ/tJsO+R1BMcDbgwBeNuGvU+cG/ktKZ62
3Fdt7E96bfz+6YozhW4KUYOGKUVAJR0ELK10nZ9HRc+SS9L3jkyYs0rq9lDeWv4WdPEKD/0e/GcG
IRYTVYZmkGDnTH+8OZ4AwdelKeb11joSmajo3kGMwJbgVHzLqygqHAhdlL9RdOHoGDA2hpEldiXC
7VdxnyTAvvjCc5I2Y6te45vgFXGcoGvCldySoROixQo1V2l+DyRuyUkIB73kWLx5qfiBUs1m3srz
hDN3/2aGx2jmUtFAQyg55MM3V/ncUyYOWFMGg0AXXprrFLFo6mganaN2DwWyIFV7g1EGmZITFZ3g
N5k8lMz7zYNWfFGxjlvG5ZKzjqwruYHFMV/QTOIEj7VoGjscYUChwPPQLGmdEKiCX/ndyi/hnQSQ
qHlYoadCPEbX+80X62jQeuZpg8rERXKZNu05l3+VSIhOzeN4M/JnxJqKAIMTrAbZsoif0fjYw+ps
2MkBZbcASssdj1bsR8opWxajyrRJZxrHVFPdjtN5MNqAMKM4/R/SnK1os6wkEVHDsJIc75BM2SvL
fgiC3DLjyWRMO2XioIOFyhCWAYWwVjfssnED8o7hKoTi2ErviZA32G0ywqrOwfSYX+Zf2FNZQn8h
MVX2a21N4oZlPi1EK9+RM5JLpBugkm43lsV//msWuPEx5K6EinPv7F9g0PBOKI1pTabdIvv/lvCk
rBGFfyJidg9T2XIu7betrMsNG3+ZzMkvKuj7GSGlJ1dJEt8lVMnzodGvevMG20EzgCW80YRR/4XT
WmdcD9enNYJx3QfE9Bib9+/57bImg6rUGQB8M1PKR1ZwFduO9ZwkXj9ite8CGe+Qmz3JiC4Qdgu9
5X9h1FwSgsG7N1MR+/DV9GNflgkT34mXui8F5uHEWaHBdxJJvTl41hqGXdo/POMrQcJotXgMxE0N
ZkTitg7Lm1IJXNIzoAkKLeSJSOpNEKXDJOoLHFUsmDF2p9zaJGyCB/HZKt1YGB0v7e+0cqLYPf5O
euJ85yCr/nqjtdMKCALeQ1lq6n+9b9MgaLDrey9dh/3jEFSDpjBHS5eFZSJsARdoRiDWOxhRDmb9
yNPYLkJy34WvPg4y9t0OePAjKqqs7/mupggZGEbCHD2vzPv42L/2i9zXkXv/oaOg4ri/khgElH5o
bej1yEtQka5fBqTW9oFeE6OCVHT149/cG3z6CkY1wPvyFHOPoz9ed4uWyLP3ts6dsPUmmc3iEiEd
LB0fm3bN9Ep2WN9DHwZP+Pxw9rER03oyDzDVO32+K2+0W7vPHvFeSBxQiSq1Potq+qxXMBrkCrHX
miVAAExdBwnkO/1our4h9cbZdevuLRvL8CbC6UgXsofqW2lgIE2JVuumD9PyOqWXo/3ea0c0fjwR
kD+DmIfRe73XnZLo3Q+7TPNGOhxDo+/Q3XXTHMhPnITiFn+k4XPHR7bOc4/LO5HjEyglZ9rYb0rF
+VbN5n5M+zrNtIXk813XlO0dXpLK9QT+j6l7xl6BsEDTG8gK4E9nCIthO19ZfE2Nduce4VOn8mT6
6eJbuomaCOB9LJFLsF6rwp7GEJadHnqOz9at2pea/63jTQBlE3jjcb09FF/rRrFMI+mwauQdKXOG
B+u+FQFfPD9CLExY1yVqopufnsfamiHg4ZD22e8IChX0rwKa7i/HdtrU4mgun/oFgRdllqznK6wx
LrMwtgXtj6UvjA7jAq/4f43+uNiBkPN8mBfAWBjDw3HbD4TbbNguOUdz5Cr/eGfLm4+jQgklSGps
yTeWPF7AMl0z2NsMuaO4rO+AOpFn8Ks4XwzjsJ12qogiyjw4+GIvSI3S9FX2Vm99px6TUX1tbdni
k1Vu9PiBSkgBD7uDy3B+31hAs3ABe+dA+Ilygo95RMU+K3KtIXuZoXUCGNe/RoiP3dkq4OURBEiq
HJ9javjKH80RVTZnSJgyzsdkl+wJKIhPjF4wOZPapef3vrlmpTziA/b/M979QFAsw2DcMAp8PXTB
zV9ozngoqGJe23tYh6U5fyRX9joyUsA++smeXfXyhFTt4k6WDQyP2181FCOG8kqk2OqGhQUZIQVO
0C3FPlYuRbEc/u4c97jeQytzk2bGaFinuqZoKlNjNhoQsaUqarOd/ZdXPEumXMZt6AsjCc6Y+Ezc
a9fB0K9DAjwq4KJ/r3FdVVFErbosv8UaSVDCWC0WYgehg+pq8e6aTxUNjYJCcleD+0geg3Rm0fge
Ktm2mXsrrGQXLqcNrNXQIJsAgsunaFfK9BcC5oSyxiBPcRcUXbP7HxFE+1Ujf0hdHEyyFy8Iy11w
HXbhUoVtsDGmC8esU+OkeC3xCLJ7I7J5YLL8aOxniEuZGFj0Kx0JtGj0R4ElfDBTlawKBxslKM+6
LQxc66sh5Og6uBTcM3yKDM/Kp88/RpNdw6xt3yyEmxe7NlXKQxwl7UwCEKQvKTFAxIVaUNVj15dE
sA4IKzaTyIpUdCxibLx34c/Jty0ovs20OhjzhfZ5CKVykR7MnvQHCT/sElxpxuy/GtREeQ2KeYuX
x7L9TQTfSLbrWiJtnmE1V+ssiBizHCbMgY+ajAUTMNXGlJf/1bVfUVL14RvviCGfk2UsAKO8xGas
04Hxzzt7vaUaqI+27ReDuNvQkK7szY21M0Bdpa2PFPPHo4uBHXAfToin1AN98wFr5GJ8nZk4AbjU
NQY0HRClNPwCDcL9t0pzNbocUfj+VZ9ay1PKiRdRDjELQNS/GxkTSUdPsp9E5DVGXQcA+TMGTKSL
KQ+4u780xyh0xIgUDV2Lcdh0kdNA713N5LHu5cGwjWUSa3L2ydv/SfHEg436JCEb0L6t4iECepb1
KkCf0rO60YrYAkqNamtSYgpxrQuAL5hzqGRYJvxgG7whLsIrgNAkYkG5WnZjzmPDI8khtJyod5hL
d7OwxeA/ZJMkoPZxr8FxskDKyxnnNFh5nWNX3w0zTbyaqJCR4fFNQXilCV9GnssVZOr+9VlVImSo
mujlXv5pg5fspPyVs1A9FGDa5Iu3p1CRMGq/ftx44ALJZ1+/kRMqRq2Ip2Yl0JjID7ZsnXtMhh5i
Diiup8fAR37rKWvyKkGR7wcoy6GDU4Ah93HYtMFh9auYW8S9KPrjmnfErIFogTQaJESiD8kFFKcF
QHBfR3vKAb1WqY62fKp4p1iZvu+TvOJvFsU39/1GPho1k0BQZ/09mLkRJUcxa3CTLbBF7n+MbF/y
dDLiZElw4IMdIgk0ZAZm6j0SMYUbT/fAm+BKMzWoDwe4+h/qRYz9IwvxvkOVE/VqE74bAO70Zcrj
kM4GlTyXj1YgcoDa3tJhcGaj2WLV4xf1Uo0Ez0yedwnoUUh6341+01UwBvGTLBrJerA3wNzTLmzl
x9DfE+aoziM1mCaFdax48sX/PFKUmF7nDaNrDGD1l2bNswiCsZKo4XvEFPh+ZLp6VjxTr9fVO2T6
D2YEZae3rrqVK4Y9zEqnHYjbE5Kf9iwZGZWRoCyBXqOuGCZcna9SSWNGalyHqslcVI7AOaK22daU
P1IPrxCTfryW5ZrU531zHVaSR9h5MfEjDkmDtX/Pm4ATsLg5Q7cJhInmlQBwDaF9FnIzcFBbIg4u
vhDPf2b7QYwPJHys2x7Satt3i4ew97Bh8QLctmWwyBqP8BCvaBsSJG2eBPhoXEs0dihQ7JBOmfrx
VwaPacrMvke+LTrmYvhrAtLv7tXSq6o+qyyj6kLWMiW1Vw+ouyx7yKNKT6ubGZzy2zCOWFkqodnt
IFrStUXRmjmKHWbMvfBCqZvUy2uRDYi0R1maHua3mzA8/dFGCd7HL6lr5+9DYkQ4k9huQN4QT34J
17o+ZOwkXvpuqGYokqakjU1m2etEfhtpx6UkN7vZIvKZqBme+JyMbZFZN+/ZZ+XX+gwrL2Y4zAqv
ffsQ4DV9jaPchOczA4Eag0IC+pL5vCXeYDbIMfQ2c7HGd7vUpDgayxtSqFEH/174A1iTmPCC3L8/
jSwfyS8G9tTDpQ/qsZbt20NtKgNhrfq4Eksp0YMeQVr1w54qiREE0uMOFpxuRNDrPCcSEeEzgzcF
zzRLS3L8TF11eLW0WkY4eFCNqG4fGnkElQlr9JaKv9gCzo7iYkF0dddJsHrB56QtwaJJFmNWUsaT
CBFuLvXgsv+fIghQOyFAI2bIEkKcWGwAaGNEd5E7G8It/oNLqGdo71r8IyR6CH2Yyf8pQEhSUclS
6vEkzwseFalrCbo8cUGyPZDjhlDLV1/c86RWQZamSVOCxbHXRrv9ff3BsA1FVRe1eF7+FHZkEgZ6
23qRP3s9B7MDo3Lu9I9qJhsa/JBqRTnD+D7G39DDzPda6OuhH+5qUfItUfbpsltZJZMuUAno/jJ8
arKVwZI4Pf4t96blbeW4fbqT8RGCbMK0P/l24qvBk5nbdifuWqTF3NNFEQMMRUEZ/k3VyFCCY0ss
1QjwzmSrtLPnopE7v6yXRElI1dp0DUK7FcA1IL+LnjdVOW0CPN4EySmM2SZE5+hXkMfugqVf9l3l
JuVFZt2c1wZhwjWC3psJKO1bLFFolBNc8Er326pRI8JeB3ZIA+mxQBZoZRP08tSQ05Z31HTGz4jK
7SNJaaapdqidM/7U6sx/mMuwas9gV1BI6VePUZ2YN2zQ6RNp4W91cjJBbPsYwVs+AjxkOE9eInkI
gHUb9kJ5MSoOikMtGu7t+pOeT6eYOcRoT2c1MEyCqzVXkCguA61dkJjztPaL7TRw+EG1JCB4jKIy
GwsM69B5OxdxzhnTJm7mHcXLS+cd/DthmjYre/S3EXmd+cQ0WYgTLWYxX5zMfZgoOvmQrlB/4zon
BfAlgFEuVgazVHJ6QeJf58L+rr9sdClfVnN75qpp7+HTYhFFr13oD4yBz71JoYC5xJs8COxX6/gA
7aZ1v0foXEba7rQbZOKwChuoZqJXwHDQKhs3A5NOHpoXmbUmduzHb04B+NIDuMybFlGqDo/NTbyU
sXHFChn0xAEwVaxjM7gq9oRgWIDRt6lx7suJUWcM+b+yAZbgKcG0NjxH5yua4TqnwSI2K6odpTSX
r5AYpzR8dSiHARayUAna8kOzBmyowhFGp8EDH2pjaEn44WmZ92HR4dIz53cVg4QL/5q7ZrxamB7f
Cv9axO9vEdbc5fiRm/rLqWWagn/Ub8vt4eoIVXkPWhsEc1d/fs1BuAfZ6w9VdKV8QjzMUxQuyhjw
KM6L+1VHfG+A/rSpbFcVi1JGK4msPt6iS51cHpyw5DhUv/FcD9SiOQGkvbWom/rUsbF8aOXnqnS2
dp8z4RHMYKmSTKC5YptKt899DvIngp0XVPcTllQ9MWEXWr3lAS63kAt9+pkoQ+Od+33To7s0eOn1
/KeRwebZ/+nN+kFKkmRDGuqQqZ/dAdOF/GJKpzNPElTqbdd84lZLdW/WATPC70b9t9vJrs6zRJ3X
Pcn02DQ7vUItZUFCVp6V+QZpguc+GXCms6S0+k4TQYpKt4E+VryXmgkcYb9981nAvqRSCdAG23YL
zUSxOXUlr9wc/lDcQht2js+I/bl/EQcujKzmmLJX1B92NAHZR6oeMVVVT/6VhiOeHS5Ub2LuyTY/
dQsERvm3gEiQ1yTfhI5s820kse9y8hEQ2mHJnFXamYWZwPZppdiKgyVzzQ1wOCdDGWzVpDVCQb5+
JyuEgmNPE0m10db6BAiLx03A5n3RaZPc7ob0lRLcpCFzhgTU9WraPDBqrtmln3oHBC3SBWBbHubz
gdacB0IZHN9p2rbs65iH7Cy3S2dDDsoSMEfUA3zCP4kKgIveAfWLH0o9eDBXBBNkRL7MLnNwbYvb
kRfYZK6b6wAvn761JPUQEXgV1M3ymY8fL0DtXsC4vERMuetbHyNXzjBLE6caFGoo+4rnVS68eHFk
Wr1TNSemw54gwm0GyKDD1MYoUKUNjRClkLIkWy9q4jL1+wv1ads03oPFJQEV7FDF4iaZ6VPreq1W
Twb9WWqJnEWjYkZnCJvew+ZVjaLDQoYqzJtN6Knb0K9xs+jpQugk4TiDoG3Tld2kmHNsgV3h6sgo
YtuJyNyg5hVUN+oEh35zu+90RkwKWGF+b3CWrAV7TLJt2DiToy0xHjuuU/iEOpie4GxDuFkddnzm
RcO35FAMuxlwvRMNQ9Kb6RaPyFKtc13sS2CBVlqXRe5ipLruWqcwN7b/r/q9Id4OWTy2+HGwGuQW
mYahlFZ2XzK0aTCwSzFu5Q22P8tHNz/vuaWkzL3d0d7mmMKvTZfhl92g/7Z9fov2HY6x3OiZzMbf
kBn0CU7nGE14KY54tzoD+Jac21dtqv2Oo/I6vv1lFV4nY5x7s1l7N1aXmT76fKpjeCspCo3p9JIk
elSqwC4Pn8hClF+nxjnSddd4yeWglPyNDEWD960bhjPi3zjlWOFnKBfxRMtLK6fV6NP6Vtck0woj
2DMclToToSSywg0+toaekh5T7FZ0dLojmcQXQFYwcSlV/hP6LW6P23I4fpWwuSneFaE1/minnzcE
Kq44DoEe0qcH3FLXOH6uDopURk+DpMLm9KzA7+epPFUV2PYIAC/CoFbWuqEQAgiQushd5Eam+6cI
TBbrTY7PD0MfT3JfFRwXs4eV6/iwwtg16qXlZwDgLlv3oRFbdAgTBXy+EZb2XM6j2AhZdPZwZZeT
I5rW1lVXEFlbKSwt9KQl1FmeRmn9L0z494l6uJ467UvdmK/xLxHpCogjnp5lMrY7kvVnVY/eWJzg
ZEnUvaRCwxft3nBMtKhEMypK5Vqkqs/dvYZgFO1TobKcXMyUtAo/3CourGV2FocTJDw8RGhX42IA
zdTajRc/Q5vH2a2zzHM4IU5saVYCnF5165rEH3J2J5xTsZ864rsbz2hqrOHiMcuayE6aTEs3KZFz
LdBl2toT8RBrBaaxxP1mL+w6CaFp+2a/L2FPXwcvXz0OBVu46nHydyFaNaWF90JfFS3bpsXVoa7G
frDM7bU9Ze6s7os1M3hqf6HwBbcU/wDb0geA9th+7bD+sbJqXENmRr7phDENWfHEG96K9rO+8utI
pFSkJW7NR6dE1EkbJtNcboA34UGmdMuHa1EtIrQMtWJHm6szVzizbbhBp9vhD36vUHKrYfpPnYcx
/QrU/Tq2afaez0B7VDjMNWuloFzkm9yiIudoMxO3dm3IOyKtBiJdpmyocJoU3L9knku/J3AedbNo
08AirZJeNw4PGRi9aZQai/a6fKs7DX7K12IHsS0gcpySPfO3R9DRH0kBvZYNtjNOoFxGHoNxATgz
3S+1yad8iVBREJ9l0zm2xNZ/sGxtL2CLCefDY6R+gV0XBjGHst5MEfnSbNq0L8GELn9fA25+cqIh
b9vFr+lqUmAziqbWaX7rRqOJ7Iej7B5bD+17m/UC2uLZm5NJY94hCGKtBda4tMuCz5l6YEj23kJB
MjoRjSvI0+q4TA54uALclH2nW8tiX2Mb+Ld5sOGG2dTREj7eZr52XIHv4080A9DnV/YU1DFGNO81
jTikBuVAlcWOOOZmPUOKvaDYk5KJ16CokMttvq6KEHjT+7YWP8OeDWA113NwLYp7jmYfE/plrN70
FX83WXDVtBHil6JNsK4+U0cl5+McXxBrXjTvHT8oGZDBw8l6963zdicndvQQrCGR0hB11kRm0BzG
q5YtLmXj5sWqI3lTYy0hl7SCKfEBD/F4qzZ4t8OYUT03ZXGpN0VjUfyjk/yy2ltdpZkPTwK0as8y
UZMLRvw9gDbAiBBr5gPSvX/Nt6n06bXd1uaDkMkD6IQCu9VxRAZuI1GwkbpwchMhNNoVGYBxNsmL
UIN6l74ZyMP30fC3botqaaQwbDBRHfD/a6J3RiSR6UNXwf0ci4pBpvn9H/eq0DT2CuVikq/3pxSI
PMNSjAS8EktfBAp3euav7kTQeuPgDkJgcXfORd4yCzv4RoqlbHIr7Y8GvIfZ7jJjnyoUw3aaZAS1
QY+zcpwAWKNOqI1esZ7tMaHQuV3qksUj67+oRDTOsPHe88xE86ENjQW9G8+pwhrjhsyQHB0uNcOG
aeZVMReifWxe5088fU63mw5zw9CpCBAOXL9tqq+fzHxARhja6QTQV/fEPXOi+IxpOFbcCzk1NBCd
ijYYck0TpubX324DVZFOgcqIaptrCRc6lj5oco5h83WP2u5o5gb8tuiDH5l5rloPE33nsorBx+4y
MSFYeXoeLoXvdIvs9YZWzXRe1+R0u2/BrZZWKcHawWlh2C3SX/uBxnuLMe7+pULg/K0RYMV6dk/U
4k8JgFIVNWjUriCuaEZgyN0MdnrmWF2z9qHARHKS4LXsN3fCOyjGTcczxxJ6kKJVDEuQettFj6pk
RuXgNSfQH2g36NVjN6OjUBOfO7NseMWEjpY+vnYATUY6Fnayy2XLS7U0SDSOFCrJ8+WG/+/KzvAY
IcqRIvqI0oD+vpuPokr1Hw1RvxR6DC2NZYE9EqvcQr7E++onSYjW25PST9mibUwE79b+2DouxXs1
363no1zXk7XYxF1mrxhQyslar4DrM8f8ICi7Suneyk/vZZ8LQJ8KQbQqbzBGjHKGi5MCFrrhJ4e4
KL7yv53BAR/vhCPiiMHYZfzzfFkYv/vUhq7ZcYHp/2tuBbrjjTw2IhUBq0FICAfi9zuCUlfEnJeA
UJsM1a2MoJ+Zvp048vprSd8BgF2+gKrHK4Ou9leOD/bu5upJI8j6TXahjq13n5SaaNPwYGmlnT0s
DlT6VL2aHJ71hJ7mwIa4hPaALsdjRoBRzQS13aZNQhS26KYnF66yt4npO7QV5xoct77JhhFvEn39
0YlSzz618a0a09LffVUwObJF4x9MS732ri0psiUl8/PChOAZFHnED+bEsT0V0JafV4xGF4+SmUQp
6fLFt+Hsqtp0cTcyYnbdXzGA/D91NHCG3eoo78vrmYCAIcqbQEb6EXnYTD/nyf+AbWd/7leU3A7N
Tm1C0TTnglf1ykhfn8vwFy/JKre0fg7SFSOv9o7akBWWiopkKZFxcgetwu4RnHo5l18BOJ6/CRFc
gZ9ocwwXxTnWBZ7e7xzcw1GzfOgPcO/29UuRz7hLKT8/mN7BhkbPxw22Ch5006h3QCdsPlp9isGe
G05fnW6rCvFsyuY4lpm3b11uP7TiZjOWsAr8CvPkc3hLzF6H8JolvXcq+cFrP6Aqx5Wum2jvijWi
fhtXNhpXSSC5f7wHw1bvee6geZ/X3YRmXpwQlmnBt45EqlgklK7hya7ejWBCAz6SCHHMeDuvlQc2
QomZk3KBU8VpN9zOaZpP8ZsbTmuI6OGRpVbId46sIX302QlPM1ic/oyIYfKy/TJostkql28kAkHQ
ClEM/wO4WpxvvQBdrOGUdXw7qsiGGiPYVko62WQP08nBludg3AslZoMv4nQJYBi0lnNB7UJ70SZ/
5blXmE+redPN19B21+NFdXxBhBXeZqMK+HL2RkDSOA739talyL/vfT2yazEoWv1PTWf0TkvQooO7
j8Ym0vX8FECBoWHY+nRLvb5VSnN2AEZ1HEPH3Z3SDMb3zKxnYYuKJvkMZW+AmIPRi6UANYB8CFDs
NpBZx4PA1TE1zZShdiMSqVzFfu4UbPkL5R3iqwm8u63HsybLvwBFmVNTnEthD1L4Tx7EzECTMDSM
i08BdsneyQDcP0VUh9gc50gnjU2YfO0U0pXWZ+KbvrW/y4qiDPL4BN4cuEe/dxmQsXyMY6LJburQ
4i9IEmoMV7Z81+wU8/nhPCb4OwtvW6lX5nr4qgme+WqE0avml3pF5MNUOErD/RJQ9jkFIhnoSich
ImqNhpC0IkyjrjUx/OS4S0c4M6X4K7jvIZRFuuGKLDIeQu0b8UgCD+371KjDaUCmFTP96XDgw0+F
IydS5zH3mf4rb/qsYtRzrmb0rlYYF1AG3QNgMELfUM6ZZ6zluPWqCb6MLMUN4SO8QBPidevx5TjA
WtLZZ4dsd9S8UQuk+ZeIHryFSmH/BTvnpxdMScjq+fpWhD0zMOqZGvDbJCRUsvTgV25thyjIrbe1
5Dnik2b4YCX+zhuZfQWWy9XxIfKbZPWHeC+PIt2R/pEHedgDpanaoMG9K+Df0pZE5uxyb7GrlvZX
G9uVnzgEmDsNG9Mxv7jgekJG4FzutpoNHVC6kYxx7OsBG44EaT2wXV0AhCFqxTKqo4lV2RkpcluK
KsW91HQX3SbLfG4kA3dvotwGibuwoCZJuClWyDexMsxemKvIk+MpJjOYDL/yHGpnElN94YI954b2
jtex8xiuR20UkciGYLOCZmd1l/9GmeA6KjXKjCJJnFRHF1kRzX6A8WYMKCTP31emdnwqQHvvy1TM
xwdIfhaJQjcdd/zIOo0YV7iv24knl83iz1VAHRIa3URiNAUfNE0TogPVZdF0rgLIy5YYU3wbHSUa
uwu6IAPGkQje84MmTrWkEiIqEhdoNM+sjYB3e5KoyH1aSseZdYglnHYwDxO7leJNS7CBFbLuMfkQ
xLqGwlV/GaHLQMivGYqAv8EkgCi0CcFVikCjPzkzCC9KOGOJh8EsZi0i8v4xN+2+ZFnWLaT0pICG
ukifd1Wz/PeHxJYCO0hqfRbFsGZE33s9JB6nzuOcxZJ6pVGZF6qgVVN3VB0FbImQn2wQlJ+jZWOH
bdh0DaY/I9V21WVEBN/LWfhotiZzjyAfTDNyPiDldkMfGNLd3F/U7Rv4zBZmtN/xT6DkOpSd0nl+
XRpX+XJ/vJCeMG95kk28WHkuwYf1cPHsf4PcRBvu7qXaMJEYORCtFOQLjOKPjdnF/9GPX+MaQnUd
h09VcWIArocoHGf27toWjpmAcTs9fgdfmWsD1xOcQB/xBjCLn4MpAu+EpM/IURVwQ7AYCA09ytMc
1jS3effrMR8NgTqlHOAhjVhwmjd7ei3YiygYMeVLwZ7x9EO/MTVeLap2mWZHyV4bVuXV79zptxQZ
NzcJUm/2piqCwVDViC3CQDyGy6YKD4O/MCFM/vuRnnii57jlHi4REgXVgUhdXAQiFMlvBcI6T/+5
DAz8mK7HR0c1fNqTUUNTQ92th5BPmEn5BVgbpmlo+ngylftppJn9TRrwBnTWAmydnl+QlgQt62C8
dvnw2X8SdH4grdVBm3ZCJX9caEDRHeBB7IOltOoUteRX/RcqNYf9sVBHmp1/qA//MPIWAhTleCzc
JJHUC9vl5STgG9cb9JMWBR5we5ppzlwMAqEFPUqr0vYdjq1uxxmuqlm1WvghQhqyDEvE0ONxHPjt
/cyb5iXnE3FX+XvK2thJyCIxwgvFfOeI7iJ4aEesIpKMtQtm0zhwcq7iSegpeUEvHG95KVh2uPTz
N//65loYl7bSvkuReA9dPSJV5JKMAdt4E8Zd88u/FPB1GrhHRRZ3IcWpknC0Xqb8LiP6sXaiPxwN
gKV5CQkCBwyo7SIyZsGpRXU4TmfxLE1s9Z81lfZe4q3pzqhBLo16l22/urWNLrYp264RDYdislOQ
0EbP9bdLINQ8x6CKw9j16GKSEG7dxO1b8HY7hZYefuam8YF0bvoFzIOdufDpkrJJbyhEnerCJCsf
81O1RLJIO3Uyke2zBjLpKLnF+82lCEeOnVmTz/2VDYeGl5yyNKl0AWD5g4Vm0RYzkDmFDnNK3P7F
66CWi5rfkzGRXPBDat6sJOyW4fIGY+0kVCivV50LCF5gDXS2V9aTjoAwvTg/f2oj5xZkyG/xVJyq
jbTUkeLx5sPbwirq2spkmTCugK7ExaBUWqFPjHN+Lul2B/YlgW0JQM+53rkEBch5Gdey8Tfej40Q
JqySqZUBWkNhtHNoK4LZsXwYl+VkQ/dgk599BKlJLyjkSTzXm3aMfqp4cDLP0U9abuY+wvzhFjrr
UVPR2i+kbVcLzLlFs4tC9Nq1ESJukCes3fi+xm2IBiOmgtz+YJ9IQtZwKPdtbiapGOQCENySiBob
ZPrFnp8DCXVZq8BYn3TSEKx3xOcEO+o4aJKp4Gi/bipu0LYGtUn00VvtRetKBNVjz8nVLiUwlQYN
czvIHgrmZ+li6vHJhC5vLJBltNB9UWYBcPq2+Np7wTeRGMHzbe/u/6H4h3W0gS/lKMAQHnaguMIa
vBdHp1B3hZb/g6+1FxpNGFRxlYikVBA1CS1ICzRDybuOXRxeUU2yhVUIAEc53RnQkjuUmcIdl5yF
FmSh5ajRqzi4419yW1A3FphhnKR8P88lK82xQmQo7JQ7Hq/n+bRKIZlftp6E/GWYzy1hltdPXHA9
EMQOPpcwNVMVKDuVQNv8w6qfRJf+4CdUJRLAqcrBtWmLUlJkspbME5DjMHPQSCyAXD7aUk2iQ9Pr
kbzsuqtM0J02xZ2TsTesw45JlAbuL3klJbxV8hl7jsoghuFbcfaW/DgDm39ZC3xmjTSuDUisZkTk
ktrKO2pugSvkk4A4KHsRRTURkJLEQBwa+4BTOJxAhMAtx81iiO/ayLt1wXY6P7/NbqjPmeHULkNi
M1Grw3Y6rsRcjcPCW5BI/KQR2LsKOJrwCSFM5xzR6i+TwtO8NxoEZeIXHCJEXqTRckLUvpxjLhZz
1aLHA8yWhS5VunleruMqC24MUtiYsPzyOW9Jmkh+AUTN2lkGb/VJjXza1mlVtvpPPw5KWDEvmgu8
2qyrE7HFA4LV+Qp7Pg3nPdC7uTWi89+Smc0sxAnJvK3G1W1WS3x3VSl6Q1KJ/Hko4vHeBmT6aRtV
iPVhZGyx6DFJVZj6OzTy0u9IJRwwOX09eE4H3qZqyQIlQpDxgjcmwDg1eHDLNCecpq7mpuulPLlE
ftEp2dAFnkTMbK1d7vTFhpCauofRD3IGag6UBQ73/LMeZuY4ddCQ5G9UQMMp0n3uum5x401QN4kw
ybdUQ+RH1PnMrkf1joMVgXPHhmwn4JzngcAoI+wNXzG/EKOVfO9q5NnLUVlWSRm7gey4TzUpFDdj
Tu/J/sQwhDANY2ykGhQhiiCagRqiHu9L1G+JNSn7wT6JUrGTOyJ/Uk3WVadCYMQ5V8cIR4TauQo/
pcqhZCEGSLsBBKRsc9EyXUutVG2/yZcFskVDtkx7as6EU4t79pqhJ+SqoaEfGF64bWyiI8u27VOO
ZDgYUTonG6sOVzyT7ZPuKCPtTCiwJvY3jaN6iyqsmmIblK9hdW/z+EGQUTXDtizok13I4j+IGMuV
Ehl7aFwrVSSOwzfanu9uL6wOTvqjNUp02D1lruUyQuIoBZHcw12IF+lXsdn+RfRT1TnlLEnaOpN+
wgeJQiVZL4ugyE3xKP+gTkP/IFXKDf9WgekqtGixdt48A7eyi/GL8O35kq7YQg6I/1Kfy24NaWY9
6peyw7S/v4wDtP3kQ/AzEIT2/Eju26X2EMt0U9YEs/PY9S+/WxRlaQ5lMkVKERx0Aa4yD/WmogLi
TEfRhl8Vs6GUqt4EmU6/pvcsiDGlHHWfsgb5W/yH51weYEU80SFuzzF6UkbtIKgLVLqk9Bgymghi
xVBwGCPraLxlWNURMgJsDQOmNEozkU9j94QCXskPuVOSSKm9vfEMzTQb6jZav5lfR71Oy2E2z4g2
/BZMcLjH0UQXOwmppVTsnffySG0dpW9axg3u/1kzYYQhYIK326/n0BYJERgQ5Sogo/y9Zq8P9n8W
4NEGS82Td+auhzqhS1GweMfMSeiG4VxIqtN6GXh6Qh8wWNADeiuXXFOTvvC0dUclG52avGeqgTRV
HKEqiJI4G0EAve28OvhEgcfqsZhAMeu7KAhzrNNr81h59fVkAlWG9auExbJVf9fycQTZb+rFs3m9
3v3UKxCdUiGOmCsFVnGgNm6T/6V9RZB11S6POPtlfhIeRJaVBPBxuJmK3xzIRlFxmMyEqVGszmbF
r3+z08kqJk6mDrH6LxrF0oKm264CNsa3ES0GIngO6DSq2SXdPVdIOAgG6bQYF2FLDJceQJBkmK8k
WpylUQlrgDwc9NtRUodh2BBMOfhRCDNSI6mvjXcUT8lHA6sDWeidFcy2Znb06bfBwmZx5HnDLvWC
9VNbwUaX3uh5vv3NPCRE3p49Vydp2JpkDxpBRgsjTVW01hl9XKnY0B6BHLB4MH+s+dqnbwTepgsp
jewEj7bTDc1/30zzrcf6+TPdqDWoIRhbiAnX3YyGYCzivD0oSl7jdjVP16LzCg9b004DBmr+TdaL
8Ap3FO4+FkgdRZqizaHIf01Eba8DKza8VoFJFmbm3t4wmVXO6N6Me2RQcdllA2VAZtxuJl+Of083
Qq9x52hxiU+qnkdXWDnyvxHinBmCZiBcJqCLUVt4Mapfj2Rx0ufcRMOlIOGJAto3YQlf3LMB6fZ6
avSBfNEkvVyWiMJolDx3iB3WT/UxR4nOKwc4po1JgX6+KkrvgQHy0FBbDxOCi4XKvw6VtRL+feaY
2fCEEOLUpe74/m9YoLWFBxFUElA8jGCOr8Ou7pAkV7IqTumpjWIieAs+0a8NZ+imMWDhJWEgDY0a
zGVsE1tHr1wbuis47nnqZAES3C5uC0Yg6CF/sT6OkfjNdqJSypuyITTwzfaJGoJtJ1oAdErsd3G3
n/a0qqI/un4cvdVaz3yN50Hv3eScdOct67zlyOr8rsSEmTf0Ru+gukIpsnguIa6UskjufMhbgKkf
lBsTmJ3Ho/TzvTq6TePjmAP3yWzUsZT6wLeeVm8HNMGHddiqkQq2QDyMCj9+waKAaFYbnCoAl2CQ
iJR+eqAQcmj0vaMj2ZykHZDf+YQZoeum+Kw4Cj4+rKs8Ixax6nsIxmzegpMjMPwZTNOgWHgkUeQw
mWq3pvZ8DwbBm2/LuqZge0y2rT5Gn3Yz0/TTjqg0tncPDPOsGnqQdPuPxKYA4DrJuB47I8dQnVTh
2jGRn4xxP9w0VnRbUMyExdPOhDsDLVuDEWjUae8eHClvxrYoZGjhpQnJy0t3AdiFhM/jw8OkGnmB
2nwXjxP5YRUSM7oXM88untshrNjplvrrIdkq0BPWoSGLZU1KwWo5NW/60hB0IopRJ2vSlvmMTcGD
9J/mx24s5cZ8OJgAGG/qDWkah2LRUMxKvxTrEcAbgfF2oVNkxAsXoewULWq2XyR1U0fQhRG39g60
ZE0OpADiQ9zOeSeGfdtgelN+mbb/3+5mrcqHniVy/WqlrNkU8Ph+DHWGUm8ghd8CLjloVl5xc+rr
hpBrSWN+D8PWvJ5SJuTg7JkLoKH+GHTS8hG4V1xSK6x+TL64Lnih7+MtNXD4DKijYHmB/CxKDMKR
YfYDDU6/HedB88QfDHjT3waUHTQspTKCev/Y9TXShyX+x2hwd2svIglY73vTNNbQFIW4PLcjBsbI
t+3MuLcndtrNGXsBacouc6aL0n6qdUFkQrV6xHxwV1nciGd2k+7borWjUwOsn89CQt/PG72st3tu
oPiDc8qnmwFr4V+a0kaDCJslVgxaUrHpo7gjIusf3j1tZVPnY8jcMwPICJQIUtRUTbjdrMQa9EQv
5tpsFuj5ezTpFPZIglau1PfgZ+r0gJ15ffMfdERA5TwBZlRbYJl57bINl3oLiIsHLuVGL6H/Xw6r
koOLqBUlvEE4sCDaz9lDBkIcHj5cmlF0mt1Z979vnpk5ZHVJBL8IUQkmUiwTMoGWUIcfHzj0DyEY
yebQcCu/FNCvZ0CoDRo09yXnB63mVKgSvnR5PMM83QbCOWZ/mfZkNWSg4Idr4ZTYPFsEYKHCkfZl
Llnor2lY7Ux5at0X3vnBf8iIXgxgTK/sLKmvcvy1CnVDpmSzmEeL/waEI0EQtxpqSTK9zLNgP94I
qqoLqhvGN/VIsqpPvz89ns/5NBRvKB/HET0mjktiJNiNpE+h6kWLdNE0eZfpCiaCdm1NJHQruMto
DMu8gJeLyHeZQ1078mCCi04N9vv1FF01Mo0A4af9OPlxxHAqmyn4h5cXXvn71VvZSgS21mJAhTV+
ZeoKKukhiEhz6e3jgH2QeO0L
`pragma protect end_protected
module DVI_TX_Top (
  clk42m,
  clk215m,
  ff_reset_n2_1,
  w_video_de,
  w_video_vs,
  w_video_hs,
  w_video_r,
  w_video_g,
  w_video_b,
  tmds_clk_p,
  tmds_clk_n,
  n36_6,
  tmds_d_p,
  tmds_d_n
)
;
input clk42m;
input clk215m;
input ff_reset_n2_1;
input w_video_de;
input w_video_vs;
input w_video_hs;
input [7:0] w_video_r;
input [7:0] w_video_g;
input [7:0] w_video_b;
output tmds_clk_p;
output tmds_clk_n;
output n36_6;
output [2:0] tmds_d_p;
output [2:0] tmds_d_n;
wire VCC;
wire GND;
  \~rgb2dvi.DVI_TX_Top  rgb2dvi_inst (
    .clk42m(clk42m),
    .clk215m(clk215m),
    .ff_reset_n2_1(ff_reset_n2_1),
    .w_video_de(w_video_de),
    .w_video_vs(w_video_vs),
    .w_video_hs(w_video_hs),
    .w_video_r(w_video_r[7:0]),
    .w_video_g(w_video_g[7:0]),
    .w_video_b(w_video_b[7:0]),
    .tmds_clk_p(tmds_clk_p),
    .tmds_clk_n(tmds_clk_n),
    .n36_6(n36_6),
    .tmds_d_p(tmds_d_p[2:0]),
    .tmds_d_n(tmds_d_n[2:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* DVI_TX_Top */
module ip_sdram (
  clk85m,
  n36_6,
  O_sdram_clk_d,
  w_sdram_valid,
  w_sdram_refresh,
  ff_reset_n2_1,
  w_sdram_write,
  w_sdram_wdata,
  w_sdram_wdata_mask,
  w_sdram_address,
  IO_sdram_dq_in,
  O_sdram_cke_d,
  ff_sdr_ready,
  O_sdram_ras_n_d,
  O_sdram_cas_n_d,
  O_sdram_wen_n_d,
  n646_3,
  n647_3,
  n648_3,
  n649_3,
  n650_3,
  n651_3,
  n652_3,
  n653_3,
  n654_3,
  n655_3,
  n656_3,
  n657_3,
  n658_3,
  n659_3,
  n660_3,
  n661_3,
  n662_3,
  n663_3,
  n664_3,
  n665_3,
  n666_3,
  n667_3,
  n668_3,
  n669_3,
  n670_3,
  n671_3,
  n672_3,
  n673_3,
  n674_3,
  n675_3,
  n676_3,
  n677_3,
  n680_4,
  w_sdram_rdata_en,
  slot_wait_d_4,
  O_sdram_dqm_d,
  O_sdram_addr_d_0,
  O_sdram_addr_d_1,
  O_sdram_addr_d_2,
  O_sdram_addr_d_3,
  O_sdram_addr_d_4,
  O_sdram_addr_d_5,
  O_sdram_addr_d_6,
  O_sdram_addr_d_7,
  O_sdram_addr_d_9,
  O_sdram_addr_d_10,
  w_sdram_rdata
)
;
input clk85m;
input n36_6;
input O_sdram_clk_d;
input w_sdram_valid;
input w_sdram_refresh;
input ff_reset_n2_1;
input w_sdram_write;
input [31:0] w_sdram_wdata;
input [3:0] w_sdram_wdata_mask;
input [17:2] w_sdram_address;
input [31:0] IO_sdram_dq_in;
output O_sdram_cke_d;
output ff_sdr_ready;
output O_sdram_ras_n_d;
output O_sdram_cas_n_d;
output O_sdram_wen_n_d;
output n646_3;
output n647_3;
output n648_3;
output n649_3;
output n650_3;
output n651_3;
output n652_3;
output n653_3;
output n654_3;
output n655_3;
output n656_3;
output n657_3;
output n658_3;
output n659_3;
output n660_3;
output n661_3;
output n662_3;
output n663_3;
output n664_3;
output n665_3;
output n666_3;
output n667_3;
output n668_3;
output n669_3;
output n670_3;
output n671_3;
output n672_3;
output n673_3;
output n674_3;
output n675_3;
output n676_3;
output n677_3;
output n680_4;
output w_sdram_rdata_en;
output slot_wait_d_4;
output [3:0] O_sdram_dqm_d;
output O_sdram_addr_d_0;
output O_sdram_addr_d_1;
output O_sdram_addr_d_2;
output O_sdram_addr_d_3;
output O_sdram_addr_d_4;
output O_sdram_addr_d_5;
output O_sdram_addr_d_6;
output O_sdram_addr_d_7;
output O_sdram_addr_d_9;
output O_sdram_addr_d_10;
output [31:0] w_sdram_rdata;
wire n10_3;
wire n810_5;
wire n581_6;
wire n291_3;
wire n390_3;
wire n1223_5;
wire n544_4;
wire n914_5;
wire n523_24;
wire ff_main_timer_12_6;
wire ff_write_8;
wire n274_9;
wire n259_11;
wire n268_11;
wire n271_12;
wire n394_11;
wire n468_10;
wire n471_10;
wire n474_10;
wire n477_10;
wire n480_10;
wire n529_11;
wire n530_11;
wire n532_11;
wire n533_11;
wire n534_11;
wire n535_11;
wire n536_11;
wire n20_6;
wire n463_6;
wire n320_10;
wire n319_10;
wire n318_10;
wire n316_10;
wire n314_10;
wire n312_10;
wire n526_17;
wire n354_6;
wire n352_6;
wire n348_6;
wire n346_6;
wire n344_6;
wire n356_5;
wire n245_7;
wire n245_8;
wire n544_5;
wire n544_6;
wire ff_main_timer_12_7;
wire ff_write_9;
wire n259_12;
wire n259_13;
wire n262_14;
wire n265_13;
wire n265_14;
wire n268_12;
wire n468_11;
wire n468_12;
wire n320_11;
wire n314_11;
wire n312_11;
wire n353_7;
wire n10_5;
wire n544_7;
wire ff_main_timer_12_8;
wire ff_main_timer_12_9;
wire ff_write_10;
wire n316_13;
wire n10_7;
wire n262_16;
wire n353_9;
wire n245_10;
wire n390_6;
wire n810_8;
wire n387_5;
wire n356_7;
wire n527_15;
wire n302_5;
wire n383_6;
wire n371_6;
wire ff_sdr_address_9_7;
wire n471_13;
wire n271_15;
wire n265_16;
wire n917_6;
wire n21_8;
wire n341_9;
wire ff_main_timer_14_18;
wire n342_9;
wire n465_12;
wire n463_9;
wire n383_8;
wire ff_write;
wire ff_do_refresh;
wire ff_do_main_state;
wire [31:0] ff_wdata;
wire [3:0] ff_wdata_mask;
wire [7:0] ff_row_address;
wire [7:0] ff_col_address;
wire [4:0] ff_main_state;
wire [14:0] ff_main_timer;
wire VCC;
wire GND;
  LUT3 n10_s0 (
    .F(n10_3),
    .I0(w_sdram_valid),
    .I1(w_sdram_refresh),
    .I2(n10_7) 
);
defparam n10_s0.INIT=8'hE0;
  LUT3 n810_s2 (
    .F(n810_5),
    .I0(ff_main_state[3]),
    .I1(ff_main_state[4]),
    .I2(n810_8) 
);
defparam n810_s2.INIT=8'h40;
  LUT4 n581_s3 (
    .F(n581_6),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[1]),
    .I2(ff_main_state[2]),
    .I3(n245_7) 
);
defparam n581_s3.INIT=16'h4000;
  LUT4 n291_s0 (
    .F(n291_3),
    .I0(ff_main_state[3]),
    .I1(ff_main_state[4]),
    .I2(ff_main_timer_12_6),
    .I3(n810_8) 
);
defparam n291_s0.INIT=16'h0100;
  LUT2 n390_s0 (
    .F(n390_3),
    .I0(n383_6),
    .I1(n390_6) 
);
defparam n390_s0.INIT=4'hE;
  LUT2 n1223_s2 (
    .F(n1223_5),
    .I0(ff_reset_n2_1),
    .I1(ff_sdr_ready) 
);
defparam n1223_s2.INIT=4'h7;
  LUT3 n544_s1 (
    .F(n544_4),
    .I0(n544_5),
    .I1(n544_6),
    .I2(ff_sdr_ready) 
);
defparam n544_s1.INIT=8'hC5;
  LUT2 n914_s2 (
    .F(n914_5),
    .I0(ff_do_refresh),
    .I1(ff_write) 
);
defparam n914_s2.INIT=4'h1;
  LUT2 n523_s20 (
    .F(n523_24),
    .I0(n245_10),
    .I1(n581_6) 
);
defparam n523_s20.INIT=4'hE;
  LUT3 ff_main_timer_12_s2 (
    .F(ff_main_timer_12_6),
    .I0(ff_main_timer[13]),
    .I1(ff_main_timer[14]),
    .I2(ff_main_timer_12_7) 
);
defparam ff_main_timer_12_s2.INIT=8'hEF;
  LUT3 ff_write_s3 (
    .F(ff_write_8),
    .I0(ff_main_state[4]),
    .I1(ff_write_9),
    .I2(n10_3) 
);
defparam ff_write_s3.INIT=8'hF8;
  LUT3 n274_s5 (
    .F(n274_9),
    .I0(ff_main_state[4]),
    .I1(ff_write_9),
    .I2(n245_10) 
);
defparam n274_s5.INIT=8'hF8;
  LUT4 n259_s7 (
    .F(n259_11),
    .I0(n259_12),
    .I1(ff_write_9),
    .I2(ff_main_state[4]),
    .I3(n259_13) 
);
defparam n259_s7.INIT=16'hABBA;
  LUT4 n268_s7 (
    .F(n268_11),
    .I0(ff_main_state[0]),
    .I1(ff_write_9),
    .I2(n268_12),
    .I3(ff_main_state[1]) 
);
defparam n268_s7.INIT=16'h57EC;
  LUT4 n271_s8 (
    .F(n271_12),
    .I0(n271_15),
    .I1(ff_write_9),
    .I2(n268_12),
    .I3(ff_main_state[0]) 
);
defparam n271_s8.INIT=16'h5775;
  LUT3 n394_s6 (
    .F(n394_11),
    .I0(ff_main_timer[0]),
    .I1(n371_6),
    .I2(ff_main_timer_12_6) 
);
defparam n394_s6.INIT=8'h10;
  LUT4 n468_s5 (
    .F(n468_10),
    .I0(n468_11),
    .I1(n468_12),
    .I2(n390_6),
    .I3(n544_5) 
);
defparam n468_s5.INIT=16'h000B;
  LUT4 n471_s5 (
    .F(n471_10),
    .I0(ff_wdata_mask[3]),
    .I1(n471_13),
    .I2(n468_12),
    .I3(n383_6) 
);
defparam n471_s5.INIT=16'h008F;
  LUT4 n474_s5 (
    .F(n474_10),
    .I0(ff_wdata_mask[2]),
    .I1(n471_13),
    .I2(n468_12),
    .I3(n383_6) 
);
defparam n474_s5.INIT=16'h008F;
  LUT4 n477_s5 (
    .F(n477_10),
    .I0(ff_wdata_mask[1]),
    .I1(n471_13),
    .I2(n468_12),
    .I3(n383_6) 
);
defparam n477_s5.INIT=16'h008F;
  LUT4 n480_s5 (
    .F(n480_10),
    .I0(ff_wdata_mask[0]),
    .I1(n471_13),
    .I2(n468_12),
    .I3(n383_6) 
);
defparam n480_s5.INIT=16'h008F;
  LUT4 n529_s6 (
    .F(n529_11),
    .I0(ff_col_address[7]),
    .I1(n265_13),
    .I2(ff_row_address[7]),
    .I3(n245_10) 
);
defparam n529_s6.INIT=16'hF888;
  LUT4 n530_s6 (
    .F(n530_11),
    .I0(ff_col_address[6]),
    .I1(n265_13),
    .I2(ff_row_address[6]),
    .I3(n245_10) 
);
defparam n530_s6.INIT=16'hF888;
  LUT4 n532_s6 (
    .F(n532_11),
    .I0(ff_col_address[4]),
    .I1(n265_13),
    .I2(ff_row_address[4]),
    .I3(n245_10) 
);
defparam n532_s6.INIT=16'hF888;
  LUT4 n533_s6 (
    .F(n533_11),
    .I0(ff_col_address[3]),
    .I1(n265_13),
    .I2(ff_row_address[3]),
    .I3(n245_10) 
);
defparam n533_s6.INIT=16'hF888;
  LUT4 n534_s6 (
    .F(n534_11),
    .I0(ff_col_address[2]),
    .I1(n265_13),
    .I2(ff_row_address[2]),
    .I3(n245_10) 
);
defparam n534_s6.INIT=16'hF888;
  LUT4 n535_s6 (
    .F(n535_11),
    .I0(ff_col_address[1]),
    .I1(n265_13),
    .I2(ff_row_address[1]),
    .I3(n245_10) 
);
defparam n535_s6.INIT=16'hF888;
  LUT4 n536_s6 (
    .F(n536_11),
    .I0(ff_col_address[0]),
    .I1(n265_13),
    .I2(ff_row_address[0]),
    .I3(n245_10) 
);
defparam n536_s6.INIT=16'hF888;
  LUT2 n20_s1 (
    .F(n20_6),
    .I0(w_sdram_refresh),
    .I1(n10_7) 
);
defparam n20_s1.INIT=4'h8;
  LUT4 n463_s1 (
    .F(n463_6),
    .I0(n265_13),
    .I1(n523_24),
    .I2(ff_sdr_ready),
    .I3(n463_9) 
);
defparam n463_s1.INIT=16'hBF00;
  LUT2 n320_s4 (
    .F(n320_10),
    .I0(ff_main_timer[4]),
    .I1(n320_11) 
);
defparam n320_s4.INIT=4'h6;
  LUT3 n319_s4 (
    .F(n319_10),
    .I0(ff_main_timer[4]),
    .I1(n320_11),
    .I2(ff_main_timer[5]) 
);
defparam n319_s4.INIT=8'hB4;
  LUT4 n318_s4 (
    .F(n318_10),
    .I0(ff_main_timer[4]),
    .I1(ff_main_timer[5]),
    .I2(n320_11),
    .I3(ff_main_timer[6]) 
);
defparam n318_s4.INIT=16'hEF10;
  LUT3 n316_s4 (
    .F(n316_10),
    .I0(ff_main_timer[7]),
    .I1(n316_13),
    .I2(ff_main_timer[8]) 
);
defparam n316_s4.INIT=8'hB4;
  LUT4 n314_s4 (
    .F(n314_10),
    .I0(ff_main_timer[9]),
    .I1(n314_11),
    .I2(n316_13),
    .I3(ff_main_timer[10]) 
);
defparam n314_s4.INIT=16'hBF40;
  LUT4 n312_s4 (
    .F(n312_10),
    .I0(ff_main_timer[11]),
    .I1(n312_11),
    .I2(n316_13),
    .I3(ff_main_timer[12]) 
);
defparam n312_s4.INIT=16'hBF40;
  LUT3 n526_s10 (
    .F(n526_17),
    .I0(n544_5),
    .I1(n581_6),
    .I2(ff_sdr_ready) 
);
defparam n526_s10.INIT=8'hCA;
  LUT3 n354_s1 (
    .F(n354_6),
    .I0(n371_6),
    .I1(ff_main_timer[1]),
    .I2(ff_main_timer[0]) 
);
defparam n354_s1.INIT=8'h41;
  LUT4 n352_s1 (
    .F(n352_6),
    .I0(ff_main_timer[2]),
    .I1(n353_7),
    .I2(n371_6),
    .I3(ff_main_timer[3]) 
);
defparam n352_s1.INIT=16'h0B04;
  LUT3 n348_s1 (
    .F(n348_6),
    .I0(n371_6),
    .I1(ff_main_timer[7]),
    .I2(n316_13) 
);
defparam n348_s1.INIT=8'h14;
  LUT4 n346_s1 (
    .F(n346_6),
    .I0(n314_11),
    .I1(n316_13),
    .I2(n371_6),
    .I3(ff_main_timer[9]) 
);
defparam n346_s1.INIT=16'h0708;
  LUT4 n344_s1 (
    .F(n344_6),
    .I0(n312_11),
    .I1(n316_13),
    .I2(n371_6),
    .I3(ff_main_timer[11]) 
);
defparam n344_s1.INIT=16'h0708;
  LUT3 n356_s2 (
    .F(n356_5),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[3]),
    .I2(ff_main_state[4]) 
);
defparam n356_s2.INIT=8'h01;
  LUT2 n245_s4 (
    .F(n245_7),
    .I0(ff_main_state[4]),
    .I1(ff_main_state[3]) 
);
defparam n245_s4.INIT=4'h4;
  LUT2 n245_s5 (
    .F(n245_8),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[1]) 
);
defparam n245_s5.INIT=4'h8;
  LUT3 n544_s2 (
    .F(n544_5),
    .I0(ff_main_state[2]),
    .I1(ff_main_state[1]),
    .I2(n356_5) 
);
defparam n544_s2.INIT=8'h40;
  LUT3 n544_s3 (
    .F(n544_6),
    .I0(n544_7),
    .I1(ff_row_address[5]),
    .I2(n245_10) 
);
defparam n544_s3.INIT=8'hC5;
  LUT4 ff_main_timer_12_s3 (
    .F(ff_main_timer_12_7),
    .I0(n320_11),
    .I1(ff_main_timer_12_8),
    .I2(n312_11),
    .I3(ff_main_timer_12_9) 
);
defparam ff_main_timer_12_s3.INIT=16'h8000;
  LUT4 ff_write_s4 (
    .F(ff_write_9),
    .I0(n10_5),
    .I1(ff_write_10),
    .I2(ff_main_state[3]),
    .I3(ff_main_state[4]) 
);
defparam ff_write_s4.INIT=16'h0130;
  LUT2 n259_s8 (
    .F(n259_12),
    .I0(ff_do_refresh),
    .I1(n581_6) 
);
defparam n259_s8.INIT=4'h8;
  LUT4 n259_s9 (
    .F(n259_13),
    .I0(n268_12),
    .I1(ff_main_state[3]),
    .I2(n245_8),
    .I3(ff_main_state[2]) 
);
defparam n259_s9.INIT=16'h8000;
  LUT4 n262_s10 (
    .F(n262_14),
    .I0(n268_12),
    .I1(ff_main_state[2]),
    .I2(n245_8),
    .I3(ff_main_state[3]) 
);
defparam n262_s10.INIT=16'h7F80;
  LUT2 n265_s9 (
    .F(n265_13),
    .I0(ff_do_refresh),
    .I1(n581_6) 
);
defparam n265_s9.INIT=4'h4;
  LUT4 n265_s10 (
    .F(n265_14),
    .I0(n268_12),
    .I1(n245_8),
    .I2(ff_write_9),
    .I3(ff_main_state[2]) 
);
defparam n265_s10.INIT=16'h0708;
  LUT3 n268_s8 (
    .F(n268_12),
    .I0(ff_main_timer_12_6),
    .I1(ff_do_main_state),
    .I2(ff_sdr_ready) 
);
defparam n268_s8.INIT=8'hC5;
  LUT3 n468_s6 (
    .F(n468_11),
    .I0(ff_write),
    .I1(ff_do_refresh),
    .I2(n581_6) 
);
defparam n468_s6.INIT=8'hD0;
  LUT4 n468_s7 (
    .F(n468_12),
    .I0(ff_do_refresh),
    .I1(n245_10),
    .I2(n581_6),
    .I3(ff_sdr_ready) 
);
defparam n468_s7.INIT=16'hF800;
  LUT4 n320_s5 (
    .F(n320_11),
    .I0(ff_main_timer[0]),
    .I1(ff_main_timer[1]),
    .I2(ff_main_timer[2]),
    .I3(ff_main_timer[3]) 
);
defparam n320_s5.INIT=16'h0001;
  LUT2 n314_s5 (
    .F(n314_11),
    .I0(ff_main_timer[7]),
    .I1(ff_main_timer[8]) 
);
defparam n314_s5.INIT=4'h1;
  LUT4 n312_s5 (
    .F(n312_11),
    .I0(ff_main_timer[7]),
    .I1(ff_main_timer[8]),
    .I2(ff_main_timer[9]),
    .I3(ff_main_timer[10]) 
);
defparam n312_s5.INIT=16'h0001;
  LUT2 n353_s2 (
    .F(n353_7),
    .I0(ff_main_timer[0]),
    .I1(ff_main_timer[1]) 
);
defparam n353_s2.INIT=4'h1;
  LUT2 n10_s2 (
    .F(n10_5),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[2]) 
);
defparam n10_s2.INIT=4'h1;
  LUT4 n544_s4 (
    .F(n544_7),
    .I0(ff_do_refresh),
    .I1(ff_col_address[5]),
    .I2(O_sdram_addr_d_5),
    .I3(n581_6) 
);
defparam n544_s4.INIT=16'hBB0F;
  LUT3 ff_main_timer_12_s4 (
    .F(ff_main_timer_12_8),
    .I0(ff_main_timer[4]),
    .I1(ff_main_timer[5]),
    .I2(ff_main_timer[6]) 
);
defparam ff_main_timer_12_s4.INIT=8'h01;
  LUT2 ff_main_timer_12_s5 (
    .F(ff_main_timer_12_9),
    .I0(ff_main_timer[11]),
    .I1(ff_main_timer[12]) 
);
defparam ff_main_timer_12_s5.INIT=4'h1;
  LUT4 ff_write_s5 (
    .F(ff_write_10),
    .I0(ff_main_state[2]),
    .I1(ff_main_state[0]),
    .I2(ff_main_state[4]),
    .I3(ff_main_state[1]) 
);
defparam ff_write_s5.INIT=16'hC8BF;
  LUT4 n316_s6 (
    .F(n316_13),
    .I0(n320_11),
    .I1(ff_main_timer[4]),
    .I2(ff_main_timer[5]),
    .I3(ff_main_timer[6]) 
);
defparam n316_s6.INIT=16'h0002;
  LUT4 n10_s3 (
    .F(n10_7),
    .I0(ff_main_state[1]),
    .I1(n245_7),
    .I2(ff_main_state[0]),
    .I3(ff_main_state[2]) 
);
defparam n10_s3.INIT=16'h0008;
  LUT4 n262_s11 (
    .F(n262_16),
    .I0(ff_do_refresh),
    .I1(n581_6),
    .I2(ff_write_9),
    .I3(n262_14) 
);
defparam n262_s11.INIT=16'h77F0;
  LUT4 n353_s3 (
    .F(n353_9),
    .I0(n371_6),
    .I1(ff_main_timer[2]),
    .I2(ff_main_timer[0]),
    .I3(ff_main_timer[1]) 
);
defparam n353_s3.INIT=16'h4441;
  LUT4 n245_s6 (
    .F(n245_10),
    .I0(ff_main_state[2]),
    .I1(n245_7),
    .I2(ff_main_state[0]),
    .I3(ff_main_state[1]) 
);
defparam n245_s6.INIT=16'h4000;
  LUT4 n390_s2 (
    .F(n390_6),
    .I0(ff_main_state[0]),
    .I1(n245_7),
    .I2(ff_main_state[1]),
    .I3(ff_main_state[2]) 
);
defparam n390_s2.INIT=16'h0004;
  LUT3 n810_s4 (
    .F(n810_8),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[1]),
    .I2(ff_main_state[2]) 
);
defparam n810_s4.INIT=8'h02;
  LUT3 n387_s1 (
    .F(n387_5),
    .I0(ff_main_state[1]),
    .I1(ff_main_state[2]),
    .I2(n356_5) 
);
defparam n387_s1.INIT=8'hE0;
  LUT3 n356_s3 (
    .F(n356_7),
    .I0(ff_main_state[1]),
    .I1(ff_main_state[2]),
    .I2(n356_5) 
);
defparam n356_s3.INIT=8'h10;
  LUT4 n527_s8 (
    .F(n527_15),
    .I0(ff_sdr_ready),
    .I1(ff_main_state[2]),
    .I2(ff_main_state[1]),
    .I3(n356_5) 
);
defparam n527_s8.INIT=16'h4555;
  LUT4 n302_s1 (
    .F(n302_5),
    .I0(ff_main_timer_12_6),
    .I1(n810_8),
    .I2(ff_main_state[4]),
    .I3(ff_main_state[3]) 
);
defparam n302_s1.INIT=16'h0400;
  LUT4 n383_s2 (
    .F(n383_6),
    .I0(ff_main_state[2]),
    .I1(ff_main_state[0]),
    .I2(ff_main_state[3]),
    .I3(ff_main_state[4]) 
);
defparam n383_s2.INIT=16'h0002;
  LUT4 n371_s2 (
    .F(n371_6),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[3]),
    .I2(ff_main_state[4]),
    .I3(n390_6) 
);
defparam n371_s2.INIT=16'hFF01;
  LUT3 ff_sdr_address_9_s3 (
    .F(ff_sdr_address_9_7),
    .I0(n245_10),
    .I1(n581_6),
    .I2(ff_sdr_ready) 
);
defparam ff_sdr_address_9_s3.INIT=8'hEF;
  LUT3 n471_s7 (
    .F(n471_13),
    .I0(ff_write),
    .I1(ff_do_refresh),
    .I2(n581_6) 
);
defparam n471_s7.INIT=8'h20;
  LUT4 n271_s10 (
    .F(n271_15),
    .I0(n10_3),
    .I1(n371_6),
    .I2(ff_do_refresh),
    .I3(n581_6) 
);
defparam n271_s10.INIT=16'h1011;
  LUT4 n265_s11 (
    .F(n265_16),
    .I0(n245_10),
    .I1(ff_do_refresh),
    .I2(n581_6),
    .I3(n265_14) 
);
defparam n265_s11.INIT=16'hFFBA;
  LUT4 n917_s2 (
    .F(n917_6),
    .I0(ff_reset_n2_1),
    .I1(ff_main_state[3]),
    .I2(ff_main_state[4]),
    .I3(n810_8) 
);
defparam n917_s2.INIT=16'hDFFF;
  LUT4 n21_s2 (
    .F(n21_8),
    .I0(w_sdram_write),
    .I1(w_sdram_valid),
    .I2(w_sdram_refresh),
    .I3(n10_7) 
);
defparam n21_s2.INIT=16'hA800;
  LUT4 n341_s3 (
    .F(n341_9),
    .I0(ff_main_timer_12_7),
    .I1(ff_main_timer[13]),
    .I2(n371_6),
    .I3(ff_main_timer[14]) 
);
defparam n341_s3.INIT=16'h0D00;
  LUT4 ff_main_timer_14_s8 (
    .F(ff_main_timer_14_18),
    .I0(ff_main_timer[14]),
    .I1(ff_main_timer[13]),
    .I2(n371_6),
    .I3(ff_main_timer_12_7) 
);
defparam ff_main_timer_14_s8.INIT=16'hFEFF;
  LUT4 n342_s3 (
    .F(n342_9),
    .I0(ff_main_timer[14]),
    .I1(n371_6),
    .I2(ff_main_timer[13]),
    .I3(ff_main_timer_12_7) 
);
defparam n342_s3.INIT=16'h0230;
  LUT4 n465_s6 (
    .F(n465_12),
    .I0(n581_6),
    .I1(ff_sdr_ready),
    .I2(n383_6),
    .I3(n390_6) 
);
defparam n465_s6.INIT=16'h0007;
  LUT4 n463_s3 (
    .F(n463_9),
    .I0(ff_main_state[1]),
    .I1(ff_main_state[2]),
    .I2(n356_5),
    .I3(n390_6) 
);
defparam n463_s3.INIT=16'h001F;
  LUT4 n383_s3 (
    .F(n383_8),
    .I0(ff_main_state[1]),
    .I1(ff_main_state[2]),
    .I2(n356_5),
    .I3(n383_6) 
);
defparam n383_s3.INIT=16'hFF10;
  DFFRE ff_wdata_31_s0 (
    .Q(ff_wdata[31]),
    .D(w_sdram_wdata[31]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_30_s0 (
    .Q(ff_wdata[30]),
    .D(w_sdram_wdata[30]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_29_s0 (
    .Q(ff_wdata[29]),
    .D(w_sdram_wdata[29]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_28_s0 (
    .Q(ff_wdata[28]),
    .D(w_sdram_wdata[28]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_27_s0 (
    .Q(ff_wdata[27]),
    .D(w_sdram_wdata[27]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_26_s0 (
    .Q(ff_wdata[26]),
    .D(w_sdram_wdata[26]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_25_s0 (
    .Q(ff_wdata[25]),
    .D(w_sdram_wdata[25]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_24_s0 (
    .Q(ff_wdata[24]),
    .D(w_sdram_wdata[24]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_23_s0 (
    .Q(ff_wdata[23]),
    .D(w_sdram_wdata[23]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_22_s0 (
    .Q(ff_wdata[22]),
    .D(w_sdram_wdata[22]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_21_s0 (
    .Q(ff_wdata[21]),
    .D(w_sdram_wdata[21]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_20_s0 (
    .Q(ff_wdata[20]),
    .D(w_sdram_wdata[20]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_19_s0 (
    .Q(ff_wdata[19]),
    .D(w_sdram_wdata[19]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_18_s0 (
    .Q(ff_wdata[18]),
    .D(w_sdram_wdata[18]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_17_s0 (
    .Q(ff_wdata[17]),
    .D(w_sdram_wdata[17]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_16_s0 (
    .Q(ff_wdata[16]),
    .D(w_sdram_wdata[16]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_15_s0 (
    .Q(ff_wdata[15]),
    .D(w_sdram_wdata[15]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_14_s0 (
    .Q(ff_wdata[14]),
    .D(w_sdram_wdata[14]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_13_s0 (
    .Q(ff_wdata[13]),
    .D(w_sdram_wdata[13]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_12_s0 (
    .Q(ff_wdata[12]),
    .D(w_sdram_wdata[12]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_11_s0 (
    .Q(ff_wdata[11]),
    .D(w_sdram_wdata[11]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_10_s0 (
    .Q(ff_wdata[10]),
    .D(w_sdram_wdata[10]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_9_s0 (
    .Q(ff_wdata[9]),
    .D(w_sdram_wdata[9]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_8_s0 (
    .Q(ff_wdata[8]),
    .D(w_sdram_wdata[8]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_7_s0 (
    .Q(ff_wdata[7]),
    .D(w_sdram_wdata[7]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_6_s0 (
    .Q(ff_wdata[6]),
    .D(w_sdram_wdata[6]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_5_s0 (
    .Q(ff_wdata[5]),
    .D(w_sdram_wdata[5]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_4_s0 (
    .Q(ff_wdata[4]),
    .D(w_sdram_wdata[4]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_3_s0 (
    .Q(ff_wdata[3]),
    .D(w_sdram_wdata[3]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_2_s0 (
    .Q(ff_wdata[2]),
    .D(w_sdram_wdata[2]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_1_s0 (
    .Q(ff_wdata[1]),
    .D(w_sdram_wdata[1]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_0_s0 (
    .Q(ff_wdata[0]),
    .D(w_sdram_wdata[0]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_mask_3_s0 (
    .Q(ff_wdata_mask[3]),
    .D(w_sdram_wdata_mask[3]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_mask_2_s0 (
    .Q(ff_wdata_mask[2]),
    .D(w_sdram_wdata_mask[2]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_mask_1_s0 (
    .Q(ff_wdata_mask[1]),
    .D(w_sdram_wdata_mask[1]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_mask_0_s0 (
    .Q(ff_wdata_mask[0]),
    .D(w_sdram_wdata_mask[0]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_row_address_7_s0 (
    .Q(ff_row_address[7]),
    .D(w_sdram_address[17]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_row_address_6_s0 (
    .Q(ff_row_address[6]),
    .D(w_sdram_address[16]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_row_address_5_s0 (
    .Q(ff_row_address[5]),
    .D(w_sdram_address[15]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_row_address_4_s0 (
    .Q(ff_row_address[4]),
    .D(w_sdram_address[14]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_row_address_3_s0 (
    .Q(ff_row_address[3]),
    .D(w_sdram_address[13]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_row_address_2_s0 (
    .Q(ff_row_address[2]),
    .D(w_sdram_address[12]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_row_address_1_s0 (
    .Q(ff_row_address[1]),
    .D(w_sdram_address[11]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_row_address_0_s0 (
    .Q(ff_row_address[0]),
    .D(w_sdram_address[10]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_col_address_7_s0 (
    .Q(ff_col_address[7]),
    .D(w_sdram_address[9]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_col_address_6_s0 (
    .Q(ff_col_address[6]),
    .D(w_sdram_address[8]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_col_address_5_s0 (
    .Q(ff_col_address[5]),
    .D(w_sdram_address[7]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_col_address_4_s0 (
    .Q(ff_col_address[4]),
    .D(w_sdram_address[6]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_col_address_3_s0 (
    .Q(ff_col_address[3]),
    .D(w_sdram_address[5]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_col_address_2_s0 (
    .Q(ff_col_address[2]),
    .D(w_sdram_address[4]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_col_address_1_s0 (
    .Q(ff_col_address[1]),
    .D(w_sdram_address[3]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_col_address_0_s0 (
    .Q(ff_col_address[0]),
    .D(w_sdram_address[2]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFR ff_main_state_4_s0 (
    .Q(ff_main_state[4]),
    .D(n259_11),
    .CLK(clk85m),
    .RESET(n36_6) 
);
  DFFR ff_main_state_3_s0 (
    .Q(ff_main_state[3]),
    .D(n262_16),
    .CLK(clk85m),
    .RESET(n36_6) 
);
  DFFR ff_main_state_2_s0 (
    .Q(ff_main_state[2]),
    .D(n265_16),
    .CLK(clk85m),
    .RESET(n36_6) 
);
  DFFR ff_main_state_1_s0 (
    .Q(ff_main_state[1]),
    .D(n268_11),
    .CLK(clk85m),
    .RESET(n36_6) 
);
  DFFR ff_main_state_0_s0 (
    .Q(ff_main_state[0]),
    .D(n271_12),
    .CLK(clk85m),
    .RESET(n36_6) 
);
  DFFRE ff_initial_finish_s0 (
    .Q(O_sdram_cke_d),
    .D(VCC),
    .CLK(clk85m),
    .CE(n291_3),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_ready_s0 (
    .Q(ff_sdr_ready),
    .D(VCC),
    .CLK(clk85m),
    .CE(n302_5),
    .RESET(n36_6) 
);
  DFFRE ff_main_timer_12_s0 (
    .Q(ff_main_timer[12]),
    .D(n312_10),
    .CLK(clk85m),
    .CE(ff_main_timer_12_6),
    .RESET(n371_6) 
);
  DFFRE ff_main_timer_10_s0 (
    .Q(ff_main_timer[10]),
    .D(n314_10),
    .CLK(clk85m),
    .CE(ff_main_timer_12_6),
    .RESET(n371_6) 
);
  DFFRE ff_main_timer_8_s0 (
    .Q(ff_main_timer[8]),
    .D(n316_10),
    .CLK(clk85m),
    .CE(ff_main_timer_12_6),
    .RESET(n371_6) 
);
  DFFRE ff_main_timer_6_s0 (
    .Q(ff_main_timer[6]),
    .D(n318_10),
    .CLK(clk85m),
    .CE(ff_main_timer_12_6),
    .RESET(n371_6) 
);
  DFFRE ff_main_timer_5_s0 (
    .Q(ff_main_timer[5]),
    .D(n319_10),
    .CLK(clk85m),
    .CE(ff_main_timer_12_6),
    .RESET(n371_6) 
);
  DFFRE ff_main_timer_4_s0 (
    .Q(ff_main_timer[4]),
    .D(n320_10),
    .CLK(clk85m),
    .CE(ff_main_timer_12_6),
    .RESET(n371_6) 
);
  DFFS ff_sdr_command_2_s0 (
    .Q(O_sdram_ras_n_d),
    .D(n463_6),
    .CLK(clk85m),
    .SET(n36_6) 
);
  DFFS ff_sdr_command_1_s0 (
    .Q(O_sdram_cas_n_d),
    .D(n465_12),
    .CLK(clk85m),
    .SET(n36_6) 
);
  DFFS ff_sdr_command_0_s0 (
    .Q(O_sdram_wen_n_d),
    .D(n468_10),
    .CLK(clk85m),
    .SET(n36_6) 
);
  DFFS ff_sdr_dq_mask_3_s0 (
    .Q(O_sdram_dqm_d[3]),
    .D(n471_10),
    .CLK(clk85m),
    .SET(n36_6) 
);
  DFFS ff_sdr_dq_mask_2_s0 (
    .Q(O_sdram_dqm_d[2]),
    .D(n474_10),
    .CLK(clk85m),
    .SET(n36_6) 
);
  DFFS ff_sdr_dq_mask_1_s0 (
    .Q(O_sdram_dqm_d[1]),
    .D(n477_10),
    .CLK(clk85m),
    .SET(n36_6) 
);
  DFFS ff_sdr_dq_mask_0_s0 (
    .Q(O_sdram_dqm_d[0]),
    .D(n480_10),
    .CLK(clk85m),
    .SET(n36_6) 
);
  DFFR ff_sdr_address_5_s0 (
    .Q(O_sdram_addr_d_5),
    .D(n544_4),
    .CLK(clk85m),
    .RESET(n36_6) 
);
  DFF n646_s0 (
    .Q(n646_3),
    .D(ff_wdata[31]),
    .CLK(clk85m) 
);
  DFF n647_s0 (
    .Q(n647_3),
    .D(ff_wdata[30]),
    .CLK(clk85m) 
);
  DFF n648_s0 (
    .Q(n648_3),
    .D(ff_wdata[29]),
    .CLK(clk85m) 
);
  DFF n649_s0 (
    .Q(n649_3),
    .D(ff_wdata[28]),
    .CLK(clk85m) 
);
  DFF n650_s0 (
    .Q(n650_3),
    .D(ff_wdata[27]),
    .CLK(clk85m) 
);
  DFF n651_s0 (
    .Q(n651_3),
    .D(ff_wdata[26]),
    .CLK(clk85m) 
);
  DFF n652_s0 (
    .Q(n652_3),
    .D(ff_wdata[25]),
    .CLK(clk85m) 
);
  DFF n653_s0 (
    .Q(n653_3),
    .D(ff_wdata[24]),
    .CLK(clk85m) 
);
  DFF n654_s0 (
    .Q(n654_3),
    .D(ff_wdata[23]),
    .CLK(clk85m) 
);
  DFF n655_s0 (
    .Q(n655_3),
    .D(ff_wdata[22]),
    .CLK(clk85m) 
);
  DFF n656_s0 (
    .Q(n656_3),
    .D(ff_wdata[21]),
    .CLK(clk85m) 
);
  DFF n657_s0 (
    .Q(n657_3),
    .D(ff_wdata[20]),
    .CLK(clk85m) 
);
  DFF n658_s0 (
    .Q(n658_3),
    .D(ff_wdata[19]),
    .CLK(clk85m) 
);
  DFF n659_s0 (
    .Q(n659_3),
    .D(ff_wdata[18]),
    .CLK(clk85m) 
);
  DFF n660_s0 (
    .Q(n660_3),
    .D(ff_wdata[17]),
    .CLK(clk85m) 
);
  DFF n661_s0 (
    .Q(n661_3),
    .D(ff_wdata[16]),
    .CLK(clk85m) 
);
  DFF n662_s0 (
    .Q(n662_3),
    .D(ff_wdata[15]),
    .CLK(clk85m) 
);
  DFF n663_s0 (
    .Q(n663_3),
    .D(ff_wdata[14]),
    .CLK(clk85m) 
);
  DFF n664_s0 (
    .Q(n664_3),
    .D(ff_wdata[13]),
    .CLK(clk85m) 
);
  DFF n665_s0 (
    .Q(n665_3),
    .D(ff_wdata[12]),
    .CLK(clk85m) 
);
  DFF n666_s0 (
    .Q(n666_3),
    .D(ff_wdata[11]),
    .CLK(clk85m) 
);
  DFF n667_s0 (
    .Q(n667_3),
    .D(ff_wdata[10]),
    .CLK(clk85m) 
);
  DFF n668_s0 (
    .Q(n668_3),
    .D(ff_wdata[9]),
    .CLK(clk85m) 
);
  DFF n669_s0 (
    .Q(n669_3),
    .D(ff_wdata[8]),
    .CLK(clk85m) 
);
  DFF n670_s0 (
    .Q(n670_3),
    .D(ff_wdata[7]),
    .CLK(clk85m) 
);
  DFF n671_s0 (
    .Q(n671_3),
    .D(ff_wdata[6]),
    .CLK(clk85m) 
);
  DFF n672_s0 (
    .Q(n672_3),
    .D(ff_wdata[5]),
    .CLK(clk85m) 
);
  DFF n673_s0 (
    .Q(n673_3),
    .D(ff_wdata[4]),
    .CLK(clk85m) 
);
  DFF n674_s0 (
    .Q(n674_3),
    .D(ff_wdata[3]),
    .CLK(clk85m) 
);
  DFF n675_s0 (
    .Q(n675_3),
    .D(ff_wdata[2]),
    .CLK(clk85m) 
);
  DFF n676_s0 (
    .Q(n676_3),
    .D(ff_wdata[1]),
    .CLK(clk85m) 
);
  DFF n677_s0 (
    .Q(n677_3),
    .D(ff_wdata[0]),
    .CLK(clk85m) 
);
  DFFR n680_s0 (
    .Q(n680_4),
    .D(n581_6),
    .CLK(clk85m),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_31_s0 (
    .Q(w_sdram_rdata[31]),
    .D(IO_sdram_dq_in[31]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_30_s0 (
    .Q(w_sdram_rdata[30]),
    .D(IO_sdram_dq_in[30]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_29_s0 (
    .Q(w_sdram_rdata[29]),
    .D(IO_sdram_dq_in[29]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_28_s0 (
    .Q(w_sdram_rdata[28]),
    .D(IO_sdram_dq_in[28]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_27_s0 (
    .Q(w_sdram_rdata[27]),
    .D(IO_sdram_dq_in[27]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_26_s0 (
    .Q(w_sdram_rdata[26]),
    .D(IO_sdram_dq_in[26]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_25_s0 (
    .Q(w_sdram_rdata[25]),
    .D(IO_sdram_dq_in[25]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_24_s0 (
    .Q(w_sdram_rdata[24]),
    .D(IO_sdram_dq_in[24]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_23_s0 (
    .Q(w_sdram_rdata[23]),
    .D(IO_sdram_dq_in[23]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_22_s0 (
    .Q(w_sdram_rdata[22]),
    .D(IO_sdram_dq_in[22]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_21_s0 (
    .Q(w_sdram_rdata[21]),
    .D(IO_sdram_dq_in[21]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_20_s0 (
    .Q(w_sdram_rdata[20]),
    .D(IO_sdram_dq_in[20]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_19_s0 (
    .Q(w_sdram_rdata[19]),
    .D(IO_sdram_dq_in[19]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_18_s0 (
    .Q(w_sdram_rdata[18]),
    .D(IO_sdram_dq_in[18]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_17_s0 (
    .Q(w_sdram_rdata[17]),
    .D(IO_sdram_dq_in[17]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_16_s0 (
    .Q(w_sdram_rdata[16]),
    .D(IO_sdram_dq_in[16]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_15_s0 (
    .Q(w_sdram_rdata[15]),
    .D(IO_sdram_dq_in[15]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_14_s0 (
    .Q(w_sdram_rdata[14]),
    .D(IO_sdram_dq_in[14]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_13_s0 (
    .Q(w_sdram_rdata[13]),
    .D(IO_sdram_dq_in[13]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_12_s0 (
    .Q(w_sdram_rdata[12]),
    .D(IO_sdram_dq_in[12]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_11_s0 (
    .Q(w_sdram_rdata[11]),
    .D(IO_sdram_dq_in[11]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_10_s0 (
    .Q(w_sdram_rdata[10]),
    .D(IO_sdram_dq_in[10]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_9_s0 (
    .Q(w_sdram_rdata[9]),
    .D(IO_sdram_dq_in[9]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_8_s0 (
    .Q(w_sdram_rdata[8]),
    .D(IO_sdram_dq_in[8]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_7_s0 (
    .Q(w_sdram_rdata[7]),
    .D(IO_sdram_dq_in[7]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_6_s0 (
    .Q(w_sdram_rdata[6]),
    .D(IO_sdram_dq_in[6]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_5_s0 (
    .Q(w_sdram_rdata[5]),
    .D(IO_sdram_dq_in[5]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_4_s0 (
    .Q(w_sdram_rdata[4]),
    .D(IO_sdram_dq_in[4]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_3_s0 (
    .Q(w_sdram_rdata[3]),
    .D(IO_sdram_dq_in[3]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_2_s0 (
    .Q(w_sdram_rdata[2]),
    .D(IO_sdram_dq_in[2]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_1_s0 (
    .Q(w_sdram_rdata[1]),
    .D(IO_sdram_dq_in[1]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_0_s0 (
    .Q(w_sdram_rdata[0]),
    .D(IO_sdram_dq_in[0]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFR ff_sdr_read_data_en_s0 (
    .Q(w_sdram_rdata_en),
    .D(n914_5),
    .CLK(clk85m),
    .RESET(n917_6) 
);
  DFFRE ff_write_s1 (
    .Q(ff_write),
    .D(n21_8),
    .CLK(clk85m),
    .CE(ff_write_8),
    .RESET(n36_6) 
);
defparam ff_write_s1.INIT=1'b0;
  DFFRE ff_do_refresh_s1 (
    .Q(ff_do_refresh),
    .D(n20_6),
    .CLK(clk85m),
    .CE(ff_write_8),
    .RESET(n36_6) 
);
defparam ff_do_refresh_s1.INIT=1'b0;
  DFFRE ff_do_main_state_s1 (
    .Q(ff_do_main_state),
    .D(n245_10),
    .CLK(clk85m),
    .CE(n274_9),
    .RESET(n36_6) 
);
defparam ff_do_main_state_s1.INIT=1'b0;
  DFFRE ff_sdr_address_7_s1 (
    .Q(O_sdram_addr_d_7),
    .D(n529_11),
    .CLK(clk85m),
    .CE(n523_24),
    .RESET(n1223_5) 
);
defparam ff_sdr_address_7_s1.INIT=1'b0;
  DFFRE ff_sdr_address_6_s1 (
    .Q(O_sdram_addr_d_6),
    .D(n530_11),
    .CLK(clk85m),
    .CE(n523_24),
    .RESET(n1223_5) 
);
defparam ff_sdr_address_6_s1.INIT=1'b0;
  DFFRE ff_sdr_address_4_s1 (
    .Q(O_sdram_addr_d_4),
    .D(n532_11),
    .CLK(clk85m),
    .CE(n523_24),
    .RESET(n1223_5) 
);
defparam ff_sdr_address_4_s1.INIT=1'b0;
  DFFRE ff_sdr_address_3_s1 (
    .Q(O_sdram_addr_d_3),
    .D(n533_11),
    .CLK(clk85m),
    .CE(n523_24),
    .RESET(n1223_5) 
);
defparam ff_sdr_address_3_s1.INIT=1'b0;
  DFFRE ff_sdr_address_2_s1 (
    .Q(O_sdram_addr_d_2),
    .D(n534_11),
    .CLK(clk85m),
    .CE(n523_24),
    .RESET(n1223_5) 
);
defparam ff_sdr_address_2_s1.INIT=1'b0;
  DFFRE ff_sdr_address_1_s1 (
    .Q(O_sdram_addr_d_1),
    .D(n535_11),
    .CLK(clk85m),
    .CE(n523_24),
    .RESET(n1223_5) 
);
defparam ff_sdr_address_1_s1.INIT=1'b0;
  DFFRE ff_sdr_address_0_s1 (
    .Q(O_sdram_addr_d_0),
    .D(n536_11),
    .CLK(clk85m),
    .CE(n523_24),
    .RESET(n1223_5) 
);
defparam ff_sdr_address_0_s1.INIT=1'b0;
  DFFS ff_main_timer_0_s2 (
    .Q(ff_main_timer[0]),
    .D(n394_11),
    .CLK(clk85m),
    .SET(n387_5) 
);
  DFFRE ff_sdr_address_10_s1 (
    .Q(O_sdram_addr_d_10),
    .D(n526_17),
    .CLK(clk85m),
    .CE(ff_sdr_address_9_7),
    .RESET(n36_6) 
);
defparam ff_sdr_address_10_s1.INIT=1'b0;
  DFFRE ff_sdr_address_9_s1 (
    .Q(O_sdram_addr_d_9),
    .D(n527_15),
    .CLK(clk85m),
    .CE(ff_sdr_address_9_7),
    .RESET(n36_6) 
);
defparam ff_sdr_address_9_s1.INIT=1'b0;
  DFFSE ff_main_timer_11_s3 (
    .Q(ff_main_timer[11]),
    .D(n344_6),
    .CLK(clk85m),
    .CE(ff_main_timer_14_18),
    .SET(n356_7) 
);
defparam ff_main_timer_11_s3.INIT=1'b1;
  DFFSE ff_main_timer_9_s3 (
    .Q(ff_main_timer[9]),
    .D(n346_6),
    .CLK(clk85m),
    .CE(ff_main_timer_14_18),
    .SET(n356_7) 
);
defparam ff_main_timer_9_s3.INIT=1'b1;
  DFFSE ff_main_timer_7_s3 (
    .Q(ff_main_timer[7]),
    .D(n348_6),
    .CLK(clk85m),
    .CE(ff_main_timer_14_18),
    .SET(n356_7) 
);
defparam ff_main_timer_7_s3.INIT=1'b1;
  DFFSE ff_main_timer_3_s3 (
    .Q(ff_main_timer[3]),
    .D(n352_6),
    .CLK(clk85m),
    .CE(ff_main_timer_14_18),
    .SET(n383_8) 
);
defparam ff_main_timer_3_s3.INIT=1'b1;
  DFFSE ff_main_timer_2_s3 (
    .Q(ff_main_timer[2]),
    .D(n353_9),
    .CLK(clk85m),
    .CE(ff_main_timer_14_18),
    .SET(n387_5) 
);
defparam ff_main_timer_2_s3.INIT=1'b1;
  DFFSE ff_main_timer_1_s3 (
    .Q(ff_main_timer[1]),
    .D(n354_6),
    .CLK(clk85m),
    .CE(ff_main_timer_14_18),
    .SET(n390_3) 
);
defparam ff_main_timer_1_s3.INIT=1'b1;
  DFFS ff_main_timer_14_s7 (
    .Q(ff_main_timer[14]),
    .D(n341_9),
    .CLK(clk85m),
    .SET(n356_7) 
);
defparam ff_main_timer_14_s7.INIT=1'b1;
  DFFS ff_main_timer_13_s5 (
    .Q(ff_main_timer[13]),
    .D(n342_9),
    .CLK(clk85m),
    .SET(n356_7) 
);
defparam ff_main_timer_13_s5.INIT=1'b1;
  INV slot_wait_d_s0 (
    .O(slot_wait_d_4),
    .I(ff_sdr_ready) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* ip_sdram */
module ip_ws2812_led (
  clk85m,
  n36_6,
  ff_wr,
  w_green,
  w_red,
  w_blue,
  ws2812_led_d,
  w_sending
)
;
input clk85m;
input n36_6;
input ff_wr;
input [5:4] w_green;
input [5:5] w_red;
input [5:5] w_blue;
output ws2812_led_d;
output w_sending;
wire n172_3;
wire n124_5;
wire n125_5;
wire n128_5;
wire n131_5;
wire n132_5;
wire n133_5;
wire n135_5;
wire n304_3;
wire n305_3;
wire n312_3;
wire n320_3;
wire n102_92;
wire n103_90;
wire n104_90;
wire n106_90;
wire n107_93;
wire n119_85;
wire n122_86;
wire ff_send_data_23_8;
wire n111_89;
wire n112_88;
wire n114_88;
wire n115_88;
wire n172_4;
wire n124_6;
wire n128_7;
wire n131_6;
wire n131_7;
wire n132_6;
wire n132_8;
wire n133_6;
wire n102_94;
wire n104_91;
wire n104_92;
wire n121_86;
wire ff_send_data_23_9;
wire ff_sending_7;
wire ff_led_9;
wire n111_91;
wire ff_send_data_23_10;
wire ff_sending_8;
wire n111_92;
wire ff_send_data_23_11;
wire ff_state_5_10;
wire n111_94;
wire n102_96;
wire n105_92;
wire n103_93;
wire n119_88;
wire n135_8;
wire n121_88;
wire n108_84;
wire n132_10;
wire n128_9;
wire ff_count_14_9;
wire ff_sending_10;
wire n319_9;
wire n318_9;
wire n309_9;
wire n308_9;
wire n307_9;
wire n306_9;
wire n303_9;
wire n302_9;
wire n317_9;
wire n316_9;
wire n315_9;
wire n314_9;
wire n313_9;
wire n311_9;
wire n310_9;
wire n321_8;
wire n138_8;
wire [5:0] ff_state;
wire [14:0] ff_count;
wire [23:4] ff_send_data;
wire VCC;
wire GND;
  LUT3 n172_s0 (
    .F(n172_3),
    .I0(w_sending),
    .I1(ff_wr),
    .I2(n172_4) 
);
defparam n172_s0.INIT=8'h40;
  LUT4 n124_s2 (
    .F(n124_5),
    .I0(n172_4),
    .I1(ff_count[13]),
    .I2(n124_6),
    .I3(ff_count[14]) 
);
defparam n124_s2.INIT=16'hCF20;
  LUT4 n125_s2 (
    .F(n125_5),
    .I0(n172_4),
    .I1(ff_count[14]),
    .I2(ff_count[13]),
    .I3(n124_6) 
);
defparam n125_s2.INIT=16'h0EF0;
  LUT3 n128_s2 (
    .F(n128_5),
    .I0(n128_9),
    .I1(ff_count[10]),
    .I2(n128_7) 
);
defparam n128_s2.INIT=8'h14;
  LUT4 n131_s2 (
    .F(n131_5),
    .I0(n131_6),
    .I1(n172_4),
    .I2(ff_count[7]),
    .I3(n131_7) 
);
defparam n131_s2.INIT=16'h0DF0;
  LUT4 n132_s2 (
    .F(n132_5),
    .I0(n132_6),
    .I1(n172_4),
    .I2(n132_10),
    .I3(n132_8) 
);
defparam n132_s2.INIT=16'h0700;
  LUT3 n133_s2 (
    .F(n133_5),
    .I0(n128_9),
    .I1(ff_count[5]),
    .I2(n133_6) 
);
defparam n133_s2.INIT=8'h14;
  LUT4 n135_s2 (
    .F(n135_5),
    .I0(n132_10),
    .I1(n128_9),
    .I2(ff_count[3]),
    .I3(n135_8) 
);
defparam n135_s2.INIT=16'hABBA;
  LUT3 n304_s0 (
    .F(n304_3),
    .I0(w_green[5]),
    .I1(ff_send_data[20]),
    .I2(n172_3) 
);
defparam n304_s0.INIT=8'hAC;
  LUT3 n305_s0 (
    .F(n305_3),
    .I0(w_green[4]),
    .I1(ff_send_data[19]),
    .I2(n172_3) 
);
defparam n305_s0.INIT=8'hAC;
  LUT3 n312_s0 (
    .F(n312_3),
    .I0(w_red[5]),
    .I1(ff_send_data[12]),
    .I2(n172_3) 
);
defparam n312_s0.INIT=8'hAC;
  LUT3 n320_s0 (
    .F(n320_3),
    .I0(w_blue[5]),
    .I1(ff_send_data[4]),
    .I2(n172_3) 
);
defparam n320_s0.INIT=8'hAC;
  LUT4 n102_s80 (
    .F(n102_92),
    .I0(n102_96),
    .I1(n102_94),
    .I2(ff_state[4]),
    .I3(ff_state[5]) 
);
defparam n102_s80.INIT=16'hCFA0;
  LUT3 n103_s78 (
    .F(n103_90),
    .I0(n103_93),
    .I1(ff_state[4]),
    .I2(n102_96) 
);
defparam n103_s78.INIT=8'h14;
  LUT4 n104_s78 (
    .F(n104_90),
    .I0(ff_state[2]),
    .I1(n104_91),
    .I2(n104_92),
    .I3(ff_state[3]) 
);
defparam n104_s78.INIT=16'h0708;
  LUT3 n106_s78 (
    .F(n106_90),
    .I0(n103_93),
    .I1(ff_state[0]),
    .I2(ff_state[1]) 
);
defparam n106_s78.INIT=8'h14;
  LUT2 n107_s81 (
    .F(n107_93),
    .I0(ff_state[0]),
    .I1(n103_93) 
);
defparam n107_s81.INIT=4'h1;
  LUT4 n119_s79 (
    .F(n119_85),
    .I0(n132_10),
    .I1(n132_6),
    .I2(ff_count[4]),
    .I3(n119_88) 
);
defparam n119_s79.INIT=16'hABBA;
  LUT4 n122_s80 (
    .F(n122_86),
    .I0(n132_10),
    .I1(n132_6),
    .I2(ff_count[1]),
    .I3(ff_count[0]) 
);
defparam n122_s80.INIT=16'hBAAB;
  LUT3 ff_send_data_23_s3 (
    .F(ff_send_data_23_8),
    .I0(n131_6),
    .I1(ff_send_data_23_9),
    .I2(n172_3) 
);
defparam ff_send_data_23_s3.INIT=8'hF8;
  LUT4 n111_s81 (
    .F(n111_89),
    .I0(n131_6),
    .I1(n111_94),
    .I2(n111_91),
    .I3(ff_count[12]) 
);
defparam n111_s81.INIT=16'h3740;
  LUT4 n112_s80 (
    .F(n112_88),
    .I0(ff_count[10]),
    .I1(n128_7),
    .I2(n132_6),
    .I3(ff_count[11]) 
);
defparam n112_s80.INIT=16'h0B04;
  LUT4 n114_s80 (
    .F(n114_88),
    .I0(n131_6),
    .I1(ff_count[8]),
    .I2(n111_94),
    .I3(ff_count[9]) 
);
defparam n114_s80.INIT=16'h4F10;
  LUT3 n115_s80 (
    .F(n115_88),
    .I0(n131_6),
    .I1(ff_count[8]),
    .I2(n111_94) 
);
defparam n115_s80.INIT=8'h14;
  LUT4 n172_s1 (
    .F(n172_4),
    .I0(ff_state[0]),
    .I1(ff_state[4]),
    .I2(ff_state[5]),
    .I3(n102_94) 
);
defparam n172_s1.INIT=16'h0100;
  LUT3 n124_s3 (
    .F(n124_6),
    .I0(ff_count[12]),
    .I1(n111_94),
    .I2(n111_91) 
);
defparam n124_s3.INIT=8'h40;
  LUT3 n128_s4 (
    .F(n128_7),
    .I0(ff_count[8]),
    .I1(ff_count[9]),
    .I2(n111_94) 
);
defparam n128_s4.INIT=8'h10;
  LUT4 n131_s3 (
    .F(n131_6),
    .I0(ff_count[12]),
    .I1(ff_count[13]),
    .I2(ff_count[14]),
    .I3(n111_91) 
);
defparam n131_s3.INIT=16'h0100;
  LUT3 n131_s4 (
    .F(n131_7),
    .I0(ff_count[5]),
    .I1(ff_count[6]),
    .I2(n133_6) 
);
defparam n131_s4.INIT=8'h10;
  LUT2 n132_s3 (
    .F(n132_6),
    .I0(n111_94),
    .I1(n131_6) 
);
defparam n132_s3.INIT=4'h8;
  LUT3 n132_s5 (
    .F(n132_8),
    .I0(ff_count[5]),
    .I1(n133_6),
    .I2(ff_count[6]) 
);
defparam n132_s5.INIT=8'hB4;
  LUT4 n133_s3 (
    .F(n133_6),
    .I0(ff_count[2]),
    .I1(ff_count[3]),
    .I2(ff_count[4]),
    .I3(n121_86) 
);
defparam n133_s3.INIT=16'h0100;
  LUT3 n102_s82 (
    .F(n102_94),
    .I0(ff_state[1]),
    .I1(ff_state[2]),
    .I2(ff_state[3]) 
);
defparam n102_s82.INIT=8'h01;
  LUT2 n104_s79 (
    .F(n104_91),
    .I0(ff_state[0]),
    .I1(ff_state[1]) 
);
defparam n104_s79.INIT=4'h8;
  LUT2 n104_s80 (
    .F(n104_92),
    .I0(ff_state[4]),
    .I1(ff_state[5]) 
);
defparam n104_s80.INIT=4'h8;
  LUT2 n121_s80 (
    .F(n121_86),
    .I0(ff_count[0]),
    .I1(ff_count[1]) 
);
defparam n121_s80.INIT=4'h1;
  LUT4 ff_send_data_23_s4 (
    .F(ff_send_data_23_9),
    .I0(ff_send_data_23_10),
    .I1(ff_state[5]),
    .I2(ff_state[4]),
    .I3(n102_94) 
);
defparam ff_send_data_23_s4.INIT=16'hA82A;
  LUT4 ff_sending_s4 (
    .F(ff_sending_7),
    .I0(ff_state[0]),
    .I1(ff_state[1]),
    .I2(ff_sending_8),
    .I3(n104_92) 
);
defparam ff_sending_s4.INIT=16'h4000;
  LUT3 ff_led_s6 (
    .F(ff_led_9),
    .I0(w_sending),
    .I1(ff_wr),
    .I2(n172_4) 
);
defparam ff_led_s6.INIT=8'hB0;
  LUT4 n111_s83 (
    .F(n111_91),
    .I0(ff_count[8]),
    .I1(ff_count[9]),
    .I2(ff_count[10]),
    .I3(ff_count[11]) 
);
defparam n111_s83.INIT=16'h0001;
  LUT4 ff_send_data_23_s5 (
    .F(ff_send_data_23_10),
    .I0(ff_state[0]),
    .I1(ff_count[0]),
    .I2(n111_92),
    .I3(ff_send_data_23_11) 
);
defparam ff_send_data_23_s5.INIT=16'h8000;
  LUT2 ff_sending_s5 (
    .F(ff_sending_8),
    .I0(ff_state[2]),
    .I1(ff_state[3]) 
);
defparam ff_sending_s5.INIT=4'h1;
  LUT3 n111_s84 (
    .F(n111_92),
    .I0(ff_count[5]),
    .I1(ff_count[6]),
    .I2(ff_count[7]) 
);
defparam n111_s84.INIT=8'h01;
  LUT4 ff_send_data_23_s6 (
    .F(ff_send_data_23_11),
    .I0(ff_count[1]),
    .I1(ff_count[2]),
    .I2(ff_count[3]),
    .I3(ff_count[4]) 
);
defparam ff_send_data_23_s6.INIT=16'h0001;
  LUT4 ff_state_5_s5 (
    .F(ff_state_5_10),
    .I0(w_sending),
    .I1(ff_wr),
    .I2(n172_4),
    .I3(n132_6) 
);
defparam ff_state_5_s5.INIT=16'h4F00;
  LUT4 n111_s85 (
    .F(n111_94),
    .I0(n133_6),
    .I1(ff_count[5]),
    .I2(ff_count[6]),
    .I3(ff_count[7]) 
);
defparam n111_s85.INIT=16'h0002;
  LUT4 n102_s83 (
    .F(n102_96),
    .I0(ff_state[2]),
    .I1(ff_state[3]),
    .I2(ff_state[0]),
    .I3(ff_state[1]) 
);
defparam n102_s83.INIT=16'h8000;
  LUT4 n105_s79 (
    .F(n105_92),
    .I0(n104_92),
    .I1(ff_state[2]),
    .I2(ff_state[0]),
    .I3(ff_state[1]) 
);
defparam n105_s79.INIT=16'h1444;
  LUT4 n103_s80 (
    .F(n103_93),
    .I0(ff_state[1]),
    .I1(ff_state[2]),
    .I2(ff_state[3]),
    .I3(n104_92) 
);
defparam n103_s80.INIT=16'hFE00;
  LUT4 n119_s81 (
    .F(n119_88),
    .I0(ff_count[2]),
    .I1(ff_count[3]),
    .I2(ff_count[0]),
    .I3(ff_count[1]) 
);
defparam n119_s81.INIT=16'h0001;
  LUT3 n135_s4 (
    .F(n135_8),
    .I0(ff_count[2]),
    .I1(ff_count[0]),
    .I2(ff_count[1]) 
);
defparam n135_s4.INIT=8'h01;
  LUT4 n121_s81 (
    .F(n121_88),
    .I0(n132_10),
    .I1(ff_count[2]),
    .I2(ff_count[0]),
    .I3(ff_count[1]) 
);
defparam n121_s81.INIT=16'h4441;
  LUT3 n108_s77 (
    .F(n108_84),
    .I0(ff_state[4]),
    .I1(ff_state[5]),
    .I2(ff_state[0]) 
);
defparam n108_s77.INIT=8'h70;
  LUT4 n132_s6 (
    .F(n132_10),
    .I0(ff_send_data[23]),
    .I1(n111_94),
    .I2(n131_6),
    .I3(n108_84) 
);
defparam n132_s6.INIT=16'h4000;
  LUT3 n128_s5 (
    .F(n128_9),
    .I0(n172_4),
    .I1(n111_94),
    .I2(n131_6) 
);
defparam n128_s5.INIT=8'h40;
  LUT4 ff_count_14_s3 (
    .F(ff_count_14_9),
    .I0(n103_93),
    .I1(ff_led_9),
    .I2(n111_94),
    .I3(n131_6) 
);
defparam ff_count_14_s3.INIT=16'h1FFF;
  LUT4 ff_sending_s6 (
    .F(ff_sending_10),
    .I0(n111_94),
    .I1(n131_6),
    .I2(ff_sending_7),
    .I3(n172_3) 
);
defparam ff_sending_s6.INIT=16'hFF80;
  LUT4 n319_s3 (
    .F(n319_9),
    .I0(w_sending),
    .I1(ff_wr),
    .I2(n172_4),
    .I3(ff_send_data[5]) 
);
defparam n319_s3.INIT=16'hBF00;
  LUT4 n318_s3 (
    .F(n318_9),
    .I0(w_sending),
    .I1(ff_wr),
    .I2(n172_4),
    .I3(ff_send_data[6]) 
);
defparam n318_s3.INIT=16'hBF00;
  LUT4 n309_s3 (
    .F(n309_9),
    .I0(w_sending),
    .I1(ff_wr),
    .I2(n172_4),
    .I3(ff_send_data[15]) 
);
defparam n309_s3.INIT=16'hBF00;
  LUT4 n308_s3 (
    .F(n308_9),
    .I0(w_sending),
    .I1(ff_wr),
    .I2(n172_4),
    .I3(ff_send_data[16]) 
);
defparam n308_s3.INIT=16'hBF00;
  LUT4 n307_s3 (
    .F(n307_9),
    .I0(w_sending),
    .I1(ff_wr),
    .I2(n172_4),
    .I3(ff_send_data[17]) 
);
defparam n307_s3.INIT=16'hBF00;
  LUT4 n306_s3 (
    .F(n306_9),
    .I0(w_sending),
    .I1(ff_wr),
    .I2(n172_4),
    .I3(ff_send_data[18]) 
);
defparam n306_s3.INIT=16'hBF00;
  LUT4 n303_s3 (
    .F(n303_9),
    .I0(w_sending),
    .I1(ff_wr),
    .I2(n172_4),
    .I3(ff_send_data[21]) 
);
defparam n303_s3.INIT=16'hBF00;
  LUT4 n302_s3 (
    .F(n302_9),
    .I0(w_sending),
    .I1(ff_wr),
    .I2(n172_4),
    .I3(ff_send_data[22]) 
);
defparam n302_s3.INIT=16'hBF00;
  LUT4 n317_s3 (
    .F(n317_9),
    .I0(w_sending),
    .I1(ff_wr),
    .I2(n172_4),
    .I3(ff_send_data[7]) 
);
defparam n317_s3.INIT=16'hBF00;
  LUT4 n316_s3 (
    .F(n316_9),
    .I0(w_sending),
    .I1(ff_wr),
    .I2(n172_4),
    .I3(ff_send_data[8]) 
);
defparam n316_s3.INIT=16'hBF00;
  LUT4 n315_s3 (
    .F(n315_9),
    .I0(w_sending),
    .I1(ff_wr),
    .I2(n172_4),
    .I3(ff_send_data[9]) 
);
defparam n315_s3.INIT=16'hBF00;
  LUT4 n314_s3 (
    .F(n314_9),
    .I0(w_sending),
    .I1(ff_wr),
    .I2(n172_4),
    .I3(ff_send_data[10]) 
);
defparam n314_s3.INIT=16'hBF00;
  LUT4 n313_s3 (
    .F(n313_9),
    .I0(w_sending),
    .I1(ff_wr),
    .I2(n172_4),
    .I3(ff_send_data[11]) 
);
defparam n313_s3.INIT=16'hBF00;
  LUT4 n311_s3 (
    .F(n311_9),
    .I0(w_sending),
    .I1(ff_wr),
    .I2(n172_4),
    .I3(ff_send_data[13]) 
);
defparam n311_s3.INIT=16'hBF00;
  LUT4 n310_s3 (
    .F(n310_9),
    .I0(w_sending),
    .I1(ff_wr),
    .I2(n172_4),
    .I3(ff_send_data[14]) 
);
defparam n310_s3.INIT=16'hBF00;
  LUT4 n321_s2 (
    .F(n321_8),
    .I0(w_green[4]),
    .I1(w_sending),
    .I2(ff_wr),
    .I3(n172_4) 
);
defparam n321_s2.INIT=16'h2000;
  LUT4 n138_s4 (
    .F(n138_8),
    .I0(ff_count[0]),
    .I1(n172_4),
    .I2(n111_94),
    .I3(n131_6) 
);
defparam n138_s4.INIT=16'h4555;
  DFFCE ff_state_5_s0 (
    .Q(ff_state[5]),
    .D(n102_92),
    .CLK(clk85m),
    .CE(ff_state_5_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_state_4_s0 (
    .Q(ff_state[4]),
    .D(n103_90),
    .CLK(clk85m),
    .CE(ff_state_5_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_state_3_s0 (
    .Q(ff_state[3]),
    .D(n104_90),
    .CLK(clk85m),
    .CE(ff_state_5_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_state_2_s0 (
    .Q(ff_state[2]),
    .D(n105_92),
    .CLK(clk85m),
    .CE(ff_state_5_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_state_1_s0 (
    .Q(ff_state[1]),
    .D(n106_90),
    .CLK(clk85m),
    .CE(ff_state_5_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_state_0_s0 (
    .Q(ff_state[0]),
    .D(n107_93),
    .CLK(clk85m),
    .CE(ff_state_5_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_led_s0 (
    .Q(ws2812_led_d),
    .D(n108_84),
    .CLK(clk85m),
    .CE(ff_state_5_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_count_12_s1 (
    .Q(ff_count[12]),
    .D(n111_89),
    .CLK(clk85m),
    .CE(ff_count_14_9),
    .CLEAR(n36_6) 
);
defparam ff_count_12_s1.INIT=1'b0;
  DFFCE ff_count_11_s1 (
    .Q(ff_count[11]),
    .D(n112_88),
    .CLK(clk85m),
    .CE(ff_count_14_9),
    .CLEAR(n36_6) 
);
defparam ff_count_11_s1.INIT=1'b0;
  DFFCE ff_count_9_s1 (
    .Q(ff_count[9]),
    .D(n114_88),
    .CLK(clk85m),
    .CE(ff_count_14_9),
    .CLEAR(n36_6) 
);
defparam ff_count_9_s1.INIT=1'b0;
  DFFCE ff_count_8_s1 (
    .Q(ff_count[8]),
    .D(n115_88),
    .CLK(clk85m),
    .CE(ff_count_14_9),
    .CLEAR(n36_6) 
);
defparam ff_count_8_s1.INIT=1'b0;
  DFFCE ff_count_4_s1 (
    .Q(ff_count[4]),
    .D(n119_85),
    .CLK(clk85m),
    .CE(ff_count_14_9),
    .CLEAR(n36_6) 
);
defparam ff_count_4_s1.INIT=1'b0;
  DFFCE ff_count_2_s1 (
    .Q(ff_count[2]),
    .D(n121_88),
    .CLK(clk85m),
    .CE(ff_count_14_9),
    .CLEAR(n36_6) 
);
defparam ff_count_2_s1.INIT=1'b0;
  DFFCE ff_count_1_s1 (
    .Q(ff_count[1]),
    .D(n122_86),
    .CLK(clk85m),
    .CE(ff_count_14_9),
    .CLEAR(n36_6) 
);
defparam ff_count_1_s1.INIT=1'b0;
  DFFCE ff_send_data_23_s1 (
    .Q(ff_send_data[23]),
    .D(n302_9),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_23_s1.INIT=1'b0;
  DFFCE ff_send_data_22_s1 (
    .Q(ff_send_data[22]),
    .D(n303_9),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_22_s1.INIT=1'b0;
  DFFCE ff_send_data_21_s1 (
    .Q(ff_send_data[21]),
    .D(n304_3),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_21_s1.INIT=1'b0;
  DFFCE ff_send_data_20_s1 (
    .Q(ff_send_data[20]),
    .D(n305_3),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_20_s1.INIT=1'b0;
  DFFCE ff_send_data_19_s1 (
    .Q(ff_send_data[19]),
    .D(n306_9),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_19_s1.INIT=1'b0;
  DFFCE ff_send_data_18_s1 (
    .Q(ff_send_data[18]),
    .D(n307_9),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_18_s1.INIT=1'b0;
  DFFCE ff_send_data_17_s1 (
    .Q(ff_send_data[17]),
    .D(n308_9),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_17_s1.INIT=1'b0;
  DFFCE ff_send_data_16_s1 (
    .Q(ff_send_data[16]),
    .D(n309_9),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_16_s1.INIT=1'b0;
  DFFCE ff_send_data_15_s1 (
    .Q(ff_send_data[15]),
    .D(n310_9),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_15_s1.INIT=1'b0;
  DFFCE ff_send_data_14_s1 (
    .Q(ff_send_data[14]),
    .D(n311_9),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_14_s1.INIT=1'b0;
  DFFCE ff_send_data_13_s1 (
    .Q(ff_send_data[13]),
    .D(n312_3),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_13_s1.INIT=1'b0;
  DFFCE ff_send_data_12_s1 (
    .Q(ff_send_data[12]),
    .D(n313_9),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_12_s1.INIT=1'b0;
  DFFCE ff_send_data_11_s1 (
    .Q(ff_send_data[11]),
    .D(n314_9),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_11_s1.INIT=1'b0;
  DFFCE ff_send_data_10_s1 (
    .Q(ff_send_data[10]),
    .D(n315_9),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_10_s1.INIT=1'b0;
  DFFCE ff_send_data_9_s1 (
    .Q(ff_send_data[9]),
    .D(n316_9),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_9_s1.INIT=1'b0;
  DFFCE ff_send_data_8_s1 (
    .Q(ff_send_data[8]),
    .D(n317_9),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_8_s1.INIT=1'b0;
  DFFCE ff_send_data_7_s1 (
    .Q(ff_send_data[7]),
    .D(n318_9),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_7_s1.INIT=1'b0;
  DFFCE ff_send_data_6_s1 (
    .Q(ff_send_data[6]),
    .D(n319_9),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_6_s1.INIT=1'b0;
  DFFCE ff_send_data_5_s1 (
    .Q(ff_send_data[5]),
    .D(n320_3),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_5_s1.INIT=1'b0;
  DFFCE ff_send_data_4_s1 (
    .Q(ff_send_data[4]),
    .D(n321_8),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_4_s1.INIT=1'b0;
  DFFCE ff_sending_s1 (
    .Q(w_sending),
    .D(n172_3),
    .CLK(clk85m),
    .CE(ff_sending_10),
    .CLEAR(n36_6) 
);
defparam ff_sending_s1.INIT=1'b0;
  DFFCE ff_count_14_s1 (
    .Q(ff_count[14]),
    .D(n124_5),
    .CLK(clk85m),
    .CE(ff_count_14_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_count_13_s1 (
    .Q(ff_count[13]),
    .D(n125_5),
    .CLK(clk85m),
    .CE(ff_count_14_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_count_10_s1 (
    .Q(ff_count[10]),
    .D(n128_5),
    .CLK(clk85m),
    .CE(ff_count_14_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_count_7_s1 (
    .Q(ff_count[7]),
    .D(n131_5),
    .CLK(clk85m),
    .CE(ff_count_14_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_count_6_s1 (
    .Q(ff_count[6]),
    .D(n132_5),
    .CLK(clk85m),
    .CE(ff_count_14_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_count_5_s1 (
    .Q(ff_count[5]),
    .D(n133_5),
    .CLK(clk85m),
    .CE(ff_count_14_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_count_3_s1 (
    .Q(ff_count[3]),
    .D(n135_5),
    .CLK(clk85m),
    .CE(ff_count_14_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_count_0_s1 (
    .Q(ff_count[0]),
    .D(n138_8),
    .CLK(clk85m),
    .CE(ff_count_14_9),
    .CLEAR(n36_6) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* ip_ws2812_led */
module ip_debugger (
  clk85m,
  n36_6,
  w_bus_valid,
  w_pulse1,
  w_pulse2,
  n28_4,
  n31_3,
  w_sending,
  w_bus_address,
  ff_wr,
  w_red,
  w_green,
  w_blue
)
;
input clk85m;
input n36_6;
input w_bus_valid;
input w_pulse1;
input w_pulse2;
input n28_4;
input n31_3;
input w_sending;
input [1:0] w_bus_address;
output ff_wr;
output [5:5] w_red;
output [5:4] w_green;
output [5:5] w_blue;
wire ff_blue_5_5;
wire n605_3;
wire n339_9;
wire n331_8;
wire n66_6;
wire n64_6;
wire n63_6;
wire n62_6;
wire n61_6;
wire n60_6;
wire n59_6;
wire n58_6;
wire n57_6;
wire n56_6;
wire n55_6;
wire n54_6;
wire n53_6;
wire n52_6;
wire n51_6;
wire n50_6;
wire n49_6;
wire n48_6;
wire n47_6;
wire n46_6;
wire n45_6;
wire n44_6;
wire n43_6;
wire n472_5;
wire ff_counter_24_9;
wire n339_10;
wire n65_7;
wire n63_7;
wire n61_7;
wire n58_7;
wire n55_7;
wire n52_7;
wire n49_7;
wire n48_7;
wire n47_7;
wire n45_7;
wire n43_7;
wire ff_counter_24_10;
wire n298_11;
wire n240_11;
wire n46_9;
wire n472_7;
wire n57_9;
wire n60_9;
wire n65_9;
wire n51_9;
wire ff_wr_10;
wire n67_8;
wire n42_9;
wire ff_counter_24_12;
wire n50_9;
wire ff_on;
wire [25:0] ff_counter;
wire VCC;
wire GND;
  LUT3 n472_s0 (
    .F(ff_blue_5_5),
    .I0(n472_7),
    .I1(n472_5),
    .I2(n605_3) 
);
defparam n472_s0.INIT=8'hF8;
  LUT3 n605_s0 (
    .F(n605_3),
    .I0(w_bus_valid),
    .I1(w_pulse1),
    .I2(w_pulse2) 
);
defparam n605_s0.INIT=8'hFE;
  LUT2 n339_s4 (
    .F(n339_9),
    .I0(w_pulse1),
    .I1(n339_10) 
);
defparam n339_s4.INIT=4'h1;
  LUT4 n331_s3 (
    .F(n331_8),
    .I0(w_bus_address[1]),
    .I1(w_pulse2),
    .I2(w_bus_valid),
    .I3(w_pulse1) 
);
defparam n331_s3.INIT=16'hFF10;
  LUT3 n66_s1 (
    .F(n66_6),
    .I0(n605_3),
    .I1(ff_counter[0]),
    .I2(ff_counter[1]) 
);
defparam n66_s1.INIT=8'hEB;
  LUT4 n64_s1 (
    .F(n64_6),
    .I0(ff_counter[2]),
    .I1(n65_7),
    .I2(n605_3),
    .I3(ff_counter[3]) 
);
defparam n64_s1.INIT=16'hFBF4;
  LUT3 n63_s1 (
    .F(n63_6),
    .I0(n605_3),
    .I1(n63_7),
    .I2(ff_counter[4]) 
);
defparam n63_s1.INIT=8'hBE;
  LUT4 n62_s1 (
    .F(n62_6),
    .I0(ff_counter[4]),
    .I1(n63_7),
    .I2(n605_3),
    .I3(ff_counter[5]) 
);
defparam n62_s1.INIT=16'hFBF4;
  LUT4 n61_s1 (
    .F(n61_6),
    .I0(n63_7),
    .I1(n61_7),
    .I2(n605_3),
    .I3(ff_counter[6]) 
);
defparam n61_s1.INIT=16'hF7F8;
  LUT3 n60_s1 (
    .F(n60_6),
    .I0(n605_3),
    .I1(n60_9),
    .I2(ff_counter[7]) 
);
defparam n60_s1.INIT=8'hBE;
  LUT4 n59_s1 (
    .F(n59_6),
    .I0(ff_counter[7]),
    .I1(n60_9),
    .I2(n605_3),
    .I3(ff_counter[8]) 
);
defparam n59_s1.INIT=16'hFBF4;
  LUT4 n58_s1 (
    .F(n58_6),
    .I0(n60_9),
    .I1(n58_7),
    .I2(n605_3),
    .I3(ff_counter[9]) 
);
defparam n58_s1.INIT=16'hF7F8;
  LUT3 n57_s1 (
    .F(n57_6),
    .I0(n605_3),
    .I1(n57_9),
    .I2(ff_counter[10]) 
);
defparam n57_s1.INIT=8'hBE;
  LUT4 n56_s1 (
    .F(n56_6),
    .I0(ff_counter[10]),
    .I1(n57_9),
    .I2(n605_3),
    .I3(ff_counter[11]) 
);
defparam n56_s1.INIT=16'hFBF4;
  LUT4 n55_s1 (
    .F(n55_6),
    .I0(n57_9),
    .I1(n55_7),
    .I2(n605_3),
    .I3(ff_counter[12]) 
);
defparam n55_s1.INIT=16'hF7F8;
  LUT3 n54_s1 (
    .F(n54_6),
    .I0(n605_3),
    .I1(n472_7),
    .I2(ff_counter[13]) 
);
defparam n54_s1.INIT=8'hBE;
  LUT4 n53_s1 (
    .F(n53_6),
    .I0(ff_counter[13]),
    .I1(n472_7),
    .I2(n605_3),
    .I3(ff_counter[14]) 
);
defparam n53_s1.INIT=16'hFBF4;
  LUT4 n52_s1 (
    .F(n52_6),
    .I0(n472_7),
    .I1(n52_7),
    .I2(n605_3),
    .I3(ff_counter[15]) 
);
defparam n52_s1.INIT=16'hF7F8;
  LUT4 n51_s1 (
    .F(n51_6),
    .I0(n472_7),
    .I1(n51_9),
    .I2(n605_3),
    .I3(ff_counter[16]) 
);
defparam n51_s1.INIT=16'hF7F8;
  LUT4 n50_s1 (
    .F(n50_6),
    .I0(n472_7),
    .I1(n50_9),
    .I2(n605_3),
    .I3(ff_counter[17]) 
);
defparam n50_s1.INIT=16'hF7F8;
  LUT4 n49_s1 (
    .F(n49_6),
    .I0(n472_7),
    .I1(n49_7),
    .I2(n605_3),
    .I3(ff_counter[18]) 
);
defparam n49_s1.INIT=16'hF7F8;
  LUT4 n48_s1 (
    .F(n48_6),
    .I0(n472_7),
    .I1(n48_7),
    .I2(n605_3),
    .I3(ff_counter[19]) 
);
defparam n48_s1.INIT=16'hF7F8;
  LUT4 n47_s1 (
    .F(n47_6),
    .I0(n472_7),
    .I1(n47_7),
    .I2(n605_3),
    .I3(ff_counter[20]) 
);
defparam n47_s1.INIT=16'hF7F8;
  LUT4 n46_s1 (
    .F(n46_6),
    .I0(n472_7),
    .I1(n46_9),
    .I2(n605_3),
    .I3(ff_counter[21]) 
);
defparam n46_s1.INIT=16'hF7F8;
  LUT3 n45_s1 (
    .F(n45_6),
    .I0(n605_3),
    .I1(ff_counter[22]),
    .I2(n45_7) 
);
defparam n45_s1.INIT=8'hBE;
  LUT4 n44_s1 (
    .F(n44_6),
    .I0(ff_counter[22]),
    .I1(n45_7),
    .I2(n605_3),
    .I3(ff_counter[23]) 
);
defparam n44_s1.INIT=16'hFBF4;
  LUT4 n43_s1 (
    .F(n43_6),
    .I0(n43_7),
    .I1(n45_7),
    .I2(n605_3),
    .I3(ff_counter[24]) 
);
defparam n43_s1.INIT=16'hF7F8;
  LUT3 n472_s2 (
    .F(n472_5),
    .I0(ff_counter[25]),
    .I1(ff_on),
    .I2(ff_counter_24_9) 
);
defparam n472_s2.INIT=8'h40;
  LUT4 ff_counter_24_s4 (
    .F(ff_counter_24_9),
    .I0(ff_counter[24]),
    .I1(n43_7),
    .I2(n49_7),
    .I3(ff_counter_24_10) 
);
defparam ff_counter_24_s4.INIT=16'h4000;
  LUT4 n339_s5 (
    .F(n339_10),
    .I0(w_bus_valid),
    .I1(w_bus_address[1]),
    .I2(w_bus_address[0]),
    .I3(w_pulse2) 
);
defparam n339_s5.INIT=16'h00D7;
  LUT2 n65_s2 (
    .F(n65_7),
    .I0(ff_counter[0]),
    .I1(ff_counter[1]) 
);
defparam n65_s2.INIT=4'h1;
  LUT4 n63_s2 (
    .F(n63_7),
    .I0(ff_counter[0]),
    .I1(ff_counter[1]),
    .I2(ff_counter[2]),
    .I3(ff_counter[3]) 
);
defparam n63_s2.INIT=16'h0001;
  LUT2 n61_s2 (
    .F(n61_7),
    .I0(ff_counter[4]),
    .I1(ff_counter[5]) 
);
defparam n61_s2.INIT=4'h1;
  LUT2 n58_s2 (
    .F(n58_7),
    .I0(ff_counter[7]),
    .I1(ff_counter[8]) 
);
defparam n58_s2.INIT=4'h1;
  LUT2 n55_s2 (
    .F(n55_7),
    .I0(ff_counter[10]),
    .I1(ff_counter[11]) 
);
defparam n55_s2.INIT=4'h1;
  LUT2 n52_s2 (
    .F(n52_7),
    .I0(ff_counter[13]),
    .I1(ff_counter[14]) 
);
defparam n52_s2.INIT=4'h1;
  LUT4 n49_s2 (
    .F(n49_7),
    .I0(ff_counter[15]),
    .I1(ff_counter[16]),
    .I2(ff_counter[17]),
    .I3(n52_7) 
);
defparam n49_s2.INIT=16'h0100;
  LUT2 n48_s2 (
    .F(n48_7),
    .I0(ff_counter[18]),
    .I1(n49_7) 
);
defparam n48_s2.INIT=4'h4;
  LUT3 n47_s2 (
    .F(n47_7),
    .I0(ff_counter[18]),
    .I1(ff_counter[19]),
    .I2(n49_7) 
);
defparam n47_s2.INIT=8'h10;
  LUT3 n45_s2 (
    .F(n45_7),
    .I0(n472_7),
    .I1(n49_7),
    .I2(ff_counter_24_10) 
);
defparam n45_s2.INIT=8'h80;
  LUT2 n43_s2 (
    .F(n43_7),
    .I0(ff_counter[22]),
    .I1(ff_counter[23]) 
);
defparam n43_s2.INIT=4'h1;
  LUT4 ff_counter_24_s5 (
    .F(ff_counter_24_10),
    .I0(ff_counter[18]),
    .I1(ff_counter[19]),
    .I2(ff_counter[20]),
    .I3(ff_counter[21]) 
);
defparam ff_counter_24_s5.INIT=16'h0001;
  LUT4 n298_s5 (
    .F(n298_11),
    .I0(n28_4),
    .I1(w_pulse1),
    .I2(w_pulse2),
    .I3(w_bus_valid) 
);
defparam n298_s5.INIT=16'h0100;
  LUT4 n240_s5 (
    .F(n240_11),
    .I0(n31_3),
    .I1(w_pulse1),
    .I2(w_pulse2),
    .I3(w_bus_valid) 
);
defparam n240_s5.INIT=16'h0200;
  LUT4 n46_s3 (
    .F(n46_9),
    .I0(ff_counter[20]),
    .I1(ff_counter[18]),
    .I2(ff_counter[19]),
    .I3(n49_7) 
);
defparam n46_s3.INIT=16'h0100;
  LUT4 n472_s3 (
    .F(n472_7),
    .I0(ff_counter[12]),
    .I1(n57_9),
    .I2(ff_counter[10]),
    .I3(ff_counter[11]) 
);
defparam n472_s3.INIT=16'h0004;
  LUT4 n57_s3 (
    .F(n57_9),
    .I0(ff_counter[9]),
    .I1(n60_9),
    .I2(ff_counter[7]),
    .I3(ff_counter[8]) 
);
defparam n57_s3.INIT=16'h0004;
  LUT4 n60_s3 (
    .F(n60_9),
    .I0(ff_counter[6]),
    .I1(n63_7),
    .I2(ff_counter[4]),
    .I3(ff_counter[5]) 
);
defparam n60_s3.INIT=16'h0004;
  LUT4 n65_s3 (
    .F(n65_9),
    .I0(n605_3),
    .I1(ff_counter[0]),
    .I2(ff_counter[1]),
    .I3(ff_counter[2]) 
);
defparam n65_s3.INIT=16'hFEAB;
  LUT3 n51_s3 (
    .F(n51_9),
    .I0(ff_counter[15]),
    .I1(ff_counter[13]),
    .I2(ff_counter[14]) 
);
defparam n51_s3.INIT=8'h01;
  LUT4 ff_wr_s4 (
    .F(ff_wr_10),
    .I0(n472_7),
    .I1(n472_5),
    .I2(n605_3),
    .I3(w_sending) 
);
defparam ff_wr_s4.INIT=16'hF8FF;
  LUT4 n67_s2 (
    .F(n67_8),
    .I0(w_bus_valid),
    .I1(w_pulse1),
    .I2(w_pulse2),
    .I3(ff_counter[0]) 
);
defparam n67_s2.INIT=16'hFEFF;
  LUT4 n42_s3 (
    .F(n42_9),
    .I0(n472_7),
    .I1(ff_counter_24_9),
    .I2(ff_counter[25]),
    .I3(n605_3) 
);
defparam n42_s3.INIT=16'hFF70;
  LUT4 ff_counter_24_s6 (
    .F(ff_counter_24_12),
    .I0(ff_counter[25]),
    .I1(n605_3),
    .I2(ff_counter_24_9),
    .I3(n472_7) 
);
defparam ff_counter_24_s6.INIT=16'hEFFF;
  LUT4 n50_s3 (
    .F(n50_9),
    .I0(ff_counter[16]),
    .I1(ff_counter[15]),
    .I2(ff_counter[13]),
    .I3(ff_counter[14]) 
);
defparam n50_s3.INIT=16'h0001;
  DFFCE ff_counter_24_s1 (
    .Q(ff_counter[24]),
    .D(n43_6),
    .CLK(clk85m),
    .CE(ff_counter_24_12),
    .CLEAR(n36_6) 
);
defparam ff_counter_24_s1.INIT=1'b0;
  DFFCE ff_counter_23_s1 (
    .Q(ff_counter[23]),
    .D(n44_6),
    .CLK(clk85m),
    .CE(ff_counter_24_12),
    .CLEAR(n36_6) 
);
defparam ff_counter_23_s1.INIT=1'b0;
  DFFCE ff_counter_22_s1 (
    .Q(ff_counter[22]),
    .D(n45_6),
    .CLK(clk85m),
    .CE(ff_counter_24_12),
    .CLEAR(n36_6) 
);
defparam ff_counter_22_s1.INIT=1'b0;
  DFFCE ff_counter_21_s1 (
    .Q(ff_counter[21]),
    .D(n46_6),
    .CLK(clk85m),
    .CE(ff_counter_24_12),
    .CLEAR(n36_6) 
);
defparam ff_counter_21_s1.INIT=1'b0;
  DFFCE ff_counter_20_s1 (
    .Q(ff_counter[20]),
    .D(n47_6),
    .CLK(clk85m),
    .CE(ff_counter_24_12),
    .CLEAR(n36_6) 
);
defparam ff_counter_20_s1.INIT=1'b0;
  DFFCE ff_counter_19_s1 (
    .Q(ff_counter[19]),
    .D(n48_6),
    .CLK(clk85m),
    .CE(ff_counter_24_12),
    .CLEAR(n36_6) 
);
defparam ff_counter_19_s1.INIT=1'b0;
  DFFCE ff_counter_18_s1 (
    .Q(ff_counter[18]),
    .D(n49_6),
    .CLK(clk85m),
    .CE(ff_counter_24_12),
    .CLEAR(n36_6) 
);
defparam ff_counter_18_s1.INIT=1'b0;
  DFFCE ff_counter_17_s1 (
    .Q(ff_counter[17]),
    .D(n50_6),
    .CLK(clk85m),
    .CE(ff_counter_24_12),
    .CLEAR(n36_6) 
);
defparam ff_counter_17_s1.INIT=1'b0;
  DFFCE ff_counter_16_s1 (
    .Q(ff_counter[16]),
    .D(n51_6),
    .CLK(clk85m),
    .CE(ff_counter_24_12),
    .CLEAR(n36_6) 
);
defparam ff_counter_16_s1.INIT=1'b0;
  DFFCE ff_counter_15_s1 (
    .Q(ff_counter[15]),
    .D(n52_6),
    .CLK(clk85m),
    .CE(ff_counter_24_12),
    .CLEAR(n36_6) 
);
defparam ff_counter_15_s1.INIT=1'b0;
  DFFCE ff_counter_14_s1 (
    .Q(ff_counter[14]),
    .D(n53_6),
    .CLK(clk85m),
    .CE(ff_counter_24_12),
    .CLEAR(n36_6) 
);
defparam ff_counter_14_s1.INIT=1'b0;
  DFFCE ff_counter_13_s1 (
    .Q(ff_counter[13]),
    .D(n54_6),
    .CLK(clk85m),
    .CE(ff_counter_24_12),
    .CLEAR(n36_6) 
);
defparam ff_counter_13_s1.INIT=1'b0;
  DFFCE ff_counter_12_s1 (
    .Q(ff_counter[12]),
    .D(n55_6),
    .CLK(clk85m),
    .CE(ff_counter_24_12),
    .CLEAR(n36_6) 
);
defparam ff_counter_12_s1.INIT=1'b0;
  DFFCE ff_counter_11_s1 (
    .Q(ff_counter[11]),
    .D(n56_6),
    .CLK(clk85m),
    .CE(ff_counter_24_12),
    .CLEAR(n36_6) 
);
defparam ff_counter_11_s1.INIT=1'b0;
  DFFCE ff_counter_10_s1 (
    .Q(ff_counter[10]),
    .D(n57_6),
    .CLK(clk85m),
    .CE(ff_counter_24_12),
    .CLEAR(n36_6) 
);
defparam ff_counter_10_s1.INIT=1'b0;
  DFFCE ff_counter_9_s1 (
    .Q(ff_counter[9]),
    .D(n58_6),
    .CLK(clk85m),
    .CE(ff_counter_24_12),
    .CLEAR(n36_6) 
);
defparam ff_counter_9_s1.INIT=1'b0;
  DFFCE ff_counter_8_s1 (
    .Q(ff_counter[8]),
    .D(n59_6),
    .CLK(clk85m),
    .CE(ff_counter_24_12),
    .CLEAR(n36_6) 
);
defparam ff_counter_8_s1.INIT=1'b0;
  DFFCE ff_counter_7_s1 (
    .Q(ff_counter[7]),
    .D(n60_6),
    .CLK(clk85m),
    .CE(ff_counter_24_12),
    .CLEAR(n36_6) 
);
defparam ff_counter_7_s1.INIT=1'b0;
  DFFCE ff_counter_6_s1 (
    .Q(ff_counter[6]),
    .D(n61_6),
    .CLK(clk85m),
    .CE(ff_counter_24_12),
    .CLEAR(n36_6) 
);
defparam ff_counter_6_s1.INIT=1'b0;
  DFFCE ff_counter_5_s1 (
    .Q(ff_counter[5]),
    .D(n62_6),
    .CLK(clk85m),
    .CE(ff_counter_24_12),
    .CLEAR(n36_6) 
);
defparam ff_counter_5_s1.INIT=1'b0;
  DFFCE ff_counter_4_s1 (
    .Q(ff_counter[4]),
    .D(n63_6),
    .CLK(clk85m),
    .CE(ff_counter_24_12),
    .CLEAR(n36_6) 
);
defparam ff_counter_4_s1.INIT=1'b0;
  DFFCE ff_counter_3_s1 (
    .Q(ff_counter[3]),
    .D(n64_6),
    .CLK(clk85m),
    .CE(ff_counter_24_12),
    .CLEAR(n36_6) 
);
defparam ff_counter_3_s1.INIT=1'b0;
  DFFCE ff_counter_2_s1 (
    .Q(ff_counter[2]),
    .D(n65_9),
    .CLK(clk85m),
    .CE(ff_counter_24_12),
    .CLEAR(n36_6) 
);
defparam ff_counter_2_s1.INIT=1'b0;
  DFFCE ff_counter_1_s1 (
    .Q(ff_counter[1]),
    .D(n66_6),
    .CLK(clk85m),
    .CE(ff_counter_24_12),
    .CLEAR(n36_6) 
);
defparam ff_counter_1_s1.INIT=1'b0;
  DFFCE ff_counter_0_s1 (
    .Q(ff_counter[0]),
    .D(n67_8),
    .CLK(clk85m),
    .CE(ff_counter_24_12),
    .CLEAR(n36_6) 
);
defparam ff_counter_0_s1.INIT=1'b0;
  DFFCE ff_wr_s1 (
    .Q(ff_wr),
    .D(ff_blue_5_5),
    .CLK(clk85m),
    .CE(ff_wr_10),
    .CLEAR(n36_6) 
);
defparam ff_wr_s1.INIT=1'b0;
  DFFCE ff_on_s1 (
    .Q(ff_on),
    .D(n605_3),
    .CLK(clk85m),
    .CE(ff_blue_5_5),
    .CLEAR(n36_6) 
);
defparam ff_on_s1.INIT=1'b0;
  DFFCE ff_red_5_s1 (
    .Q(w_red[5]),
    .D(n298_11),
    .CLK(clk85m),
    .CE(ff_blue_5_5),
    .CLEAR(n36_6) 
);
defparam ff_red_5_s1.INIT=1'b0;
  DFFCE ff_green_5_s1 (
    .Q(w_green[5]),
    .D(n331_8),
    .CLK(clk85m),
    .CE(ff_blue_5_5),
    .CLEAR(n36_6) 
);
defparam ff_green_5_s1.INIT=1'b0;
  DFFCE ff_green_4_s1 (
    .Q(w_green[4]),
    .D(n240_11),
    .CLK(clk85m),
    .CE(ff_blue_5_5),
    .CLEAR(n36_6) 
);
defparam ff_green_4_s1.INIT=1'b0;
  DFFCE ff_blue_5_s1 (
    .Q(w_blue[5]),
    .D(n339_9),
    .CLK(clk85m),
    .CE(ff_blue_5_5),
    .CLEAR(n36_6) 
);
defparam ff_blue_5_s1.INIT=1'b0;
  DFFC ff_counter_25_s3 (
    .Q(ff_counter[25]),
    .D(n42_9),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_counter_25_s3.INIT=1'b0;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* ip_debugger */
module tangnano20k_vdp_cartridge (
  clk,
  clk14m,
  slot_reset_n,
  slot_iorq_n,
  slot_rd_n,
  slot_wr_n,
  slot_wait,
  slot_intr,
  slot_data_dir,
  slot_a,
  slot_d,
  busdir,
  oe_n,
  dipsw,
  ws2812_led,
  button,
  tmds_clk_p,
  tmds_clk_n,
  tmds_d_p,
  tmds_d_n,
  O_sdram_clk,
  O_sdram_cke,
  O_sdram_cs_n,
  O_sdram_ras_n,
  O_sdram_cas_n,
  O_sdram_wen_n,
  IO_sdram_dq,
  O_sdram_addr,
  O_sdram_ba,
  O_sdram_dqm
)
;
input clk;
input clk14m;
input slot_reset_n;
input slot_iorq_n;
input slot_rd_n;
input slot_wr_n;
output slot_wait;
output slot_intr;
output slot_data_dir;
input [7:0] slot_a;
inout [7:0] slot_d;
output busdir;
output oe_n;
input dipsw;
output ws2812_led;
input [1:0] button;
output tmds_clk_p;
output tmds_clk_n;
output [2:0] tmds_d_p;
output [2:0] tmds_d_n;
output O_sdram_clk;
output O_sdram_cke;
output O_sdram_cs_n;
output O_sdram_ras_n;
output O_sdram_cas_n;
output O_sdram_wen_n;
inout [31:0] IO_sdram_dq;
output [10:0] O_sdram_addr;
output [1:0] O_sdram_ba;
output [3:0] O_sdram_dqm;
wire clk14m_d;
wire slot_reset_n_d;
wire slot_iorq_n_d;
wire slot_rd_n_d;
wire slot_wr_n_d;
wire ff_reset_n1;
wire ff_reset_n2_1;
wire ff_reset_n0;
wire IO_sdram_dq_31_101;
wire clk215m;
wire clk85m;
wire O_sdram_clk_d;
wire pll_lock85;
wire clk42m;
wire w_bus_ioreq;
wire w_bus_write;
wire slot_data_dir_d;
wire p_slot_data_0_7;
wire w_bus_valid;
wire w_pulse1;
wire w_bus_vdp_rdata_en;
wire ff_bus_ready;
wire n28_4;
wire n31_3;
wire ff_busy;
wire w_pulse2;
wire w_sdram_refresh;
wire w_sdram_write;
wire w_sdram_valid;
wire w_video_vs;
wire w_video_hs;
wire w_video_de;
wire n36_6;
wire O_sdram_cke_d;
wire ff_sdr_ready;
wire O_sdram_ras_n_d;
wire O_sdram_cas_n_d;
wire O_sdram_wen_n_d;
wire n646_3;
wire n647_3;
wire n648_3;
wire n649_3;
wire n650_3;
wire n651_3;
wire n652_3;
wire n653_3;
wire n654_3;
wire n655_3;
wire n656_3;
wire n657_3;
wire n658_3;
wire n659_3;
wire n660_3;
wire n661_3;
wire n662_3;
wire n663_3;
wire n664_3;
wire n665_3;
wire n666_3;
wire n667_3;
wire n668_3;
wire n669_3;
wire n670_3;
wire n671_3;
wire n672_3;
wire n673_3;
wire n674_3;
wire n675_3;
wire n676_3;
wire n677_3;
wire n680_4;
wire w_sdram_rdata_en;
wire slot_wait_d_4;
wire ws2812_led_d;
wire w_sending;
wire ff_wr;
wire [7:0] slot_a_d;
wire [7:0] slot_d_in;
wire [31:0] IO_sdram_dq_in;
wire [7:0] w_bus_wdata;
wire [1:0] w_bus_address;
wire [7:0] ff_rdata;
wire [7:0] w_bus_vdp_rdata;
wire [17:2] w_sdram_address;
wire [31:0] w_sdram_wdata;
wire [3:0] w_sdram_wdata_mask;
wire [7:0] w_video_r;
wire [7:0] w_video_g;
wire [7:0] w_video_b;
wire [3:0] O_sdram_dqm_d;
wire [10:0] O_sdram_addr_d;
wire [31:0] w_sdram_rdata;
wire [5:5] w_red;
wire [5:4] w_green;
wire [5:5] w_blue;
wire VCC;
wire GND;
  IBUF clk14m_ibuf (
    .O(clk14m_d),
    .I(clk14m) 
);
  IBUF slot_reset_n_ibuf (
    .O(slot_reset_n_d),
    .I(slot_reset_n) 
);
  IBUF slot_iorq_n_ibuf (
    .O(slot_iorq_n_d),
    .I(slot_iorq_n) 
);
  IBUF slot_rd_n_ibuf (
    .O(slot_rd_n_d),
    .I(slot_rd_n) 
);
  IBUF slot_wr_n_ibuf (
    .O(slot_wr_n_d),
    .I(slot_wr_n) 
);
  IBUF slot_a_0_ibuf (
    .O(slot_a_d[0]),
    .I(slot_a[0]) 
);
  IBUF slot_a_1_ibuf (
    .O(slot_a_d[1]),
    .I(slot_a[1]) 
);
  IBUF slot_a_2_ibuf (
    .O(slot_a_d[2]),
    .I(slot_a[2]) 
);
  IBUF slot_a_3_ibuf (
    .O(slot_a_d[3]),
    .I(slot_a[3]) 
);
  IBUF slot_a_4_ibuf (
    .O(slot_a_d[4]),
    .I(slot_a[4]) 
);
  IBUF slot_a_5_ibuf (
    .O(slot_a_d[5]),
    .I(slot_a[5]) 
);
  IBUF slot_a_6_ibuf (
    .O(slot_a_d[6]),
    .I(slot_a[6]) 
);
  IBUF slot_a_7_ibuf (
    .O(slot_a_d[7]),
    .I(slot_a[7]) 
);
  IOBUF slot_d_0_iobuf (
    .O(slot_d_in[0]),
    .IO(slot_d[0]),
    .I(ff_rdata[0]),
    .OEN(p_slot_data_0_7) 
);
  IOBUF slot_d_1_iobuf (
    .O(slot_d_in[1]),
    .IO(slot_d[1]),
    .I(ff_rdata[1]),
    .OEN(p_slot_data_0_7) 
);
  IOBUF slot_d_2_iobuf (
    .O(slot_d_in[2]),
    .IO(slot_d[2]),
    .I(ff_rdata[2]),
    .OEN(p_slot_data_0_7) 
);
  IOBUF slot_d_3_iobuf (
    .O(slot_d_in[3]),
    .IO(slot_d[3]),
    .I(ff_rdata[3]),
    .OEN(p_slot_data_0_7) 
);
  IOBUF slot_d_4_iobuf (
    .O(slot_d_in[4]),
    .IO(slot_d[4]),
    .I(ff_rdata[4]),
    .OEN(p_slot_data_0_7) 
);
  IOBUF slot_d_5_iobuf (
    .O(slot_d_in[5]),
    .IO(slot_d[5]),
    .I(ff_rdata[5]),
    .OEN(p_slot_data_0_7) 
);
  IOBUF slot_d_6_iobuf (
    .O(slot_d_in[6]),
    .IO(slot_d[6]),
    .I(ff_rdata[6]),
    .OEN(p_slot_data_0_7) 
);
  IOBUF slot_d_7_iobuf (
    .O(slot_d_in[7]),
    .IO(slot_d[7]),
    .I(ff_rdata[7]),
    .OEN(p_slot_data_0_7) 
);
  IOBUF IO_sdram_dq_0_iobuf (
    .O(IO_sdram_dq_in[0]),
    .IO(IO_sdram_dq[0]),
    .I(n677_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_1_iobuf (
    .O(IO_sdram_dq_in[1]),
    .IO(IO_sdram_dq[1]),
    .I(n676_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_2_iobuf (
    .O(IO_sdram_dq_in[2]),
    .IO(IO_sdram_dq[2]),
    .I(n675_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_3_iobuf (
    .O(IO_sdram_dq_in[3]),
    .IO(IO_sdram_dq[3]),
    .I(n674_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_4_iobuf (
    .O(IO_sdram_dq_in[4]),
    .IO(IO_sdram_dq[4]),
    .I(n673_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_5_iobuf (
    .O(IO_sdram_dq_in[5]),
    .IO(IO_sdram_dq[5]),
    .I(n672_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_6_iobuf (
    .O(IO_sdram_dq_in[6]),
    .IO(IO_sdram_dq[6]),
    .I(n671_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_7_iobuf (
    .O(IO_sdram_dq_in[7]),
    .IO(IO_sdram_dq[7]),
    .I(n670_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_8_iobuf (
    .O(IO_sdram_dq_in[8]),
    .IO(IO_sdram_dq[8]),
    .I(n669_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_9_iobuf (
    .O(IO_sdram_dq_in[9]),
    .IO(IO_sdram_dq[9]),
    .I(n668_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_10_iobuf (
    .O(IO_sdram_dq_in[10]),
    .IO(IO_sdram_dq[10]),
    .I(n667_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_11_iobuf (
    .O(IO_sdram_dq_in[11]),
    .IO(IO_sdram_dq[11]),
    .I(n666_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_12_iobuf (
    .O(IO_sdram_dq_in[12]),
    .IO(IO_sdram_dq[12]),
    .I(n665_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_13_iobuf (
    .O(IO_sdram_dq_in[13]),
    .IO(IO_sdram_dq[13]),
    .I(n664_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_14_iobuf (
    .O(IO_sdram_dq_in[14]),
    .IO(IO_sdram_dq[14]),
    .I(n663_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_15_iobuf (
    .O(IO_sdram_dq_in[15]),
    .IO(IO_sdram_dq[15]),
    .I(n662_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_16_iobuf (
    .O(IO_sdram_dq_in[16]),
    .IO(IO_sdram_dq[16]),
    .I(n661_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_17_iobuf (
    .O(IO_sdram_dq_in[17]),
    .IO(IO_sdram_dq[17]),
    .I(n660_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_18_iobuf (
    .O(IO_sdram_dq_in[18]),
    .IO(IO_sdram_dq[18]),
    .I(n659_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_19_iobuf (
    .O(IO_sdram_dq_in[19]),
    .IO(IO_sdram_dq[19]),
    .I(n658_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_20_iobuf (
    .O(IO_sdram_dq_in[20]),
    .IO(IO_sdram_dq[20]),
    .I(n657_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_21_iobuf (
    .O(IO_sdram_dq_in[21]),
    .IO(IO_sdram_dq[21]),
    .I(n656_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_22_iobuf (
    .O(IO_sdram_dq_in[22]),
    .IO(IO_sdram_dq[22]),
    .I(n655_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_23_iobuf (
    .O(IO_sdram_dq_in[23]),
    .IO(IO_sdram_dq[23]),
    .I(n654_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_24_iobuf (
    .O(IO_sdram_dq_in[24]),
    .IO(IO_sdram_dq[24]),
    .I(n653_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_25_iobuf (
    .O(IO_sdram_dq_in[25]),
    .IO(IO_sdram_dq[25]),
    .I(n652_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_26_iobuf (
    .O(IO_sdram_dq_in[26]),
    .IO(IO_sdram_dq[26]),
    .I(n651_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_27_iobuf (
    .O(IO_sdram_dq_in[27]),
    .IO(IO_sdram_dq[27]),
    .I(n650_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_28_iobuf (
    .O(IO_sdram_dq_in[28]),
    .IO(IO_sdram_dq[28]),
    .I(n649_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_29_iobuf (
    .O(IO_sdram_dq_in[29]),
    .IO(IO_sdram_dq[29]),
    .I(n648_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_30_iobuf (
    .O(IO_sdram_dq_in[30]),
    .IO(IO_sdram_dq[30]),
    .I(n647_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_31_iobuf (
    .O(IO_sdram_dq_in[31]),
    .IO(IO_sdram_dq[31]),
    .I(n646_3),
    .OEN(IO_sdram_dq_31_101) 
);
  OBUF slot_wait_obuf (
    .O(slot_wait),
    .I(slot_wait_d_4) 
);
  OBUF slot_intr_obuf (
    .O(slot_intr),
    .I(GND) 
);
  OBUF slot_data_dir_obuf (
    .O(slot_data_dir),
    .I(slot_data_dir_d) 
);
  OBUF busdir_obuf (
    .O(busdir),
    .I(slot_data_dir_d) 
);
  OBUF oe_n_obuf (
    .O(oe_n),
    .I(GND) 
);
  OBUF ws2812_led_obuf (
    .O(ws2812_led),
    .I(ws2812_led_d) 
);
  OBUF O_sdram_clk_obuf (
    .O(O_sdram_clk),
    .I(O_sdram_clk_d) 
);
  OBUF O_sdram_cke_obuf (
    .O(O_sdram_cke),
    .I(O_sdram_cke_d) 
);
  OBUF O_sdram_cs_n_obuf (
    .O(O_sdram_cs_n),
    .I(GND) 
);
  OBUF O_sdram_ras_n_obuf (
    .O(O_sdram_ras_n),
    .I(O_sdram_ras_n_d) 
);
  OBUF O_sdram_cas_n_obuf (
    .O(O_sdram_cas_n),
    .I(O_sdram_cas_n_d) 
);
  OBUF O_sdram_wen_n_obuf (
    .O(O_sdram_wen_n),
    .I(O_sdram_wen_n_d) 
);
  OBUF O_sdram_addr_0_obuf (
    .O(O_sdram_addr[0]),
    .I(O_sdram_addr_d[0]) 
);
  OBUF O_sdram_addr_1_obuf (
    .O(O_sdram_addr[1]),
    .I(O_sdram_addr_d[1]) 
);
  OBUF O_sdram_addr_2_obuf (
    .O(O_sdram_addr[2]),
    .I(O_sdram_addr_d[2]) 
);
  OBUF O_sdram_addr_3_obuf (
    .O(O_sdram_addr[3]),
    .I(O_sdram_addr_d[3]) 
);
  OBUF O_sdram_addr_4_obuf (
    .O(O_sdram_addr[4]),
    .I(O_sdram_addr_d[4]) 
);
  OBUF O_sdram_addr_5_obuf (
    .O(O_sdram_addr[5]),
    .I(O_sdram_addr_d[5]) 
);
  OBUF O_sdram_addr_6_obuf (
    .O(O_sdram_addr[6]),
    .I(O_sdram_addr_d[6]) 
);
  OBUF O_sdram_addr_7_obuf (
    .O(O_sdram_addr[7]),
    .I(O_sdram_addr_d[7]) 
);
  OBUF O_sdram_addr_8_obuf (
    .O(O_sdram_addr[8]),
    .I(GND) 
);
  OBUF O_sdram_addr_9_obuf (
    .O(O_sdram_addr[9]),
    .I(O_sdram_addr_d[9]) 
);
  OBUF O_sdram_addr_10_obuf (
    .O(O_sdram_addr[10]),
    .I(O_sdram_addr_d[10]) 
);
  OBUF O_sdram_ba_0_obuf (
    .O(O_sdram_ba[0]),
    .I(GND) 
);
  OBUF O_sdram_ba_1_obuf (
    .O(O_sdram_ba[1]),
    .I(GND) 
);
  OBUF O_sdram_dqm_0_obuf (
    .O(O_sdram_dqm[0]),
    .I(O_sdram_dqm_d[0]) 
);
  OBUF O_sdram_dqm_1_obuf (
    .O(O_sdram_dqm[1]),
    .I(O_sdram_dqm_d[1]) 
);
  OBUF O_sdram_dqm_2_obuf (
    .O(O_sdram_dqm[2]),
    .I(O_sdram_dqm_d[2]) 
);
  OBUF O_sdram_dqm_3_obuf (
    .O(O_sdram_dqm[3]),
    .I(O_sdram_dqm_d[3]) 
);
  DFF ff_reset_n1_s0 (
    .Q(ff_reset_n1),
    .D(ff_reset_n0),
    .CLK(clk85m) 
);
defparam ff_reset_n1_s0.INIT=1'b0;
  DFF ff_reset_n2_1_s0 (
    .Q(ff_reset_n2_1),
    .D(ff_reset_n1),
    .CLK(clk85m) 
);
defparam ff_reset_n2_1_s0.INIT=1'b0;
  DFF ff_reset_n0_s0 (
    .Q(ff_reset_n0),
    .D(slot_reset_n_d),
    .CLK(clk85m) 
);
defparam ff_reset_n0_s0.INIT=1'b0;
  INV IO_sdram_dq_31_s66 (
    .O(IO_sdram_dq_31_101),
    .I(n680_4) 
);
  Gowin_rPLL u_pll (
    .clk14m_d(clk14m_d),
    .clk215m(clk215m)
);
  Gowin_rPLL2 u_pll2 (
    .clk14m_d(clk14m_d),
    .clk85m(clk85m),
    .O_sdram_clk_d(O_sdram_clk_d),
    .pll_lock85(pll_lock85)
);
  Gowin_CLKDIV u_clkdiv (
    .clk85m(clk85m),
    .pll_lock85(pll_lock85),
    .clk42m(clk42m)
);
  msx_slot u_msx_slot (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .w_bus_vdp_rdata_en(w_bus_vdp_rdata_en),
    .slot_wait_d_4(slot_wait_d_4),
    .slot_rd_n_d(slot_rd_n_d),
    .slot_wr_n_d(slot_wr_n_d),
    .slot_iorq_n_d(slot_iorq_n_d),
    .ff_reset_n2_1(ff_reset_n2_1),
    .ff_busy(ff_busy),
    .ff_bus_ready(ff_bus_ready),
    .slot_a_d(slot_a_d[7:0]),
    .slot_d_in(slot_d_in[7:0]),
    .w_bus_vdp_rdata(w_bus_vdp_rdata[7:0]),
    .w_bus_ioreq(w_bus_ioreq),
    .w_bus_write(w_bus_write),
    .slot_data_dir_d(slot_data_dir_d),
    .p_slot_data_0_7(p_slot_data_0_7),
    .w_bus_valid(w_bus_valid),
    .w_bus_wdata(w_bus_wdata[7:0]),
    .w_bus_address(w_bus_address[1:0]),
    .ff_rdata(ff_rdata[7:0])
);
  vdp u_v9958 (
    .w_bus_write(w_bus_write),
    .clk85m(clk85m),
    .n36_6(n36_6),
    .ff_reset_n2_1(ff_reset_n2_1),
    .w_bus_valid(w_bus_valid),
    .w_bus_ioreq(w_bus_ioreq),
    .w_sdram_rdata_en(w_sdram_rdata_en),
    .ff_sdr_ready(ff_sdr_ready),
    .w_bus_wdata(w_bus_wdata[7:0]),
    .w_bus_address(w_bus_address[1:0]),
    .w_sdram_rdata(w_sdram_rdata[31:0]),
    .w_pulse1(w_pulse1),
    .w_bus_vdp_rdata_en(w_bus_vdp_rdata_en),
    .ff_bus_ready(ff_bus_ready),
    .n28_4(n28_4),
    .n31_3(n31_3),
    .ff_busy(ff_busy),
    .w_pulse2(w_pulse2),
    .w_sdram_refresh(w_sdram_refresh),
    .w_sdram_write(w_sdram_write),
    .w_sdram_valid(w_sdram_valid),
    .w_video_vs(w_video_vs),
    .w_video_hs(w_video_hs),
    .w_video_de(w_video_de),
    .w_bus_vdp_rdata(w_bus_vdp_rdata[7:0]),
    .w_sdram_address(w_sdram_address[17:2]),
    .w_sdram_wdata(w_sdram_wdata[31:0]),
    .w_sdram_wdata_mask(w_sdram_wdata_mask[3:0]),
    .w_video_r(w_video_r[7:0]),
    .w_video_g(w_video_g[7:0]),
    .w_video_b(w_video_b[7:0])
);
  DVI_TX_Top u_dvi (
    .clk42m(clk42m),
    .clk215m(clk215m),
    .ff_reset_n2_1(ff_reset_n2_1),
    .w_video_de(w_video_de),
    .w_video_vs(w_video_vs),
    .w_video_hs(w_video_hs),
    .w_video_r(w_video_r[7:0]),
    .w_video_g(w_video_g[7:0]),
    .w_video_b(w_video_b[7:0]),
    .tmds_clk_p(tmds_clk_p),
    .tmds_clk_n(tmds_clk_n),
    .n36_6(n36_6),
    .tmds_d_p(tmds_d_p[2:0]),
    .tmds_d_n(tmds_d_n[2:0])
);
  ip_sdram u_sdram (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .O_sdram_clk_d(O_sdram_clk_d),
    .w_sdram_valid(w_sdram_valid),
    .w_sdram_refresh(w_sdram_refresh),
    .ff_reset_n2_1(ff_reset_n2_1),
    .w_sdram_write(w_sdram_write),
    .w_sdram_wdata(w_sdram_wdata[31:0]),
    .w_sdram_wdata_mask(w_sdram_wdata_mask[3:0]),
    .w_sdram_address(w_sdram_address[17:2]),
    .IO_sdram_dq_in(IO_sdram_dq_in[31:0]),
    .O_sdram_cke_d(O_sdram_cke_d),
    .ff_sdr_ready(ff_sdr_ready),
    .O_sdram_ras_n_d(O_sdram_ras_n_d),
    .O_sdram_cas_n_d(O_sdram_cas_n_d),
    .O_sdram_wen_n_d(O_sdram_wen_n_d),
    .n646_3(n646_3),
    .n647_3(n647_3),
    .n648_3(n648_3),
    .n649_3(n649_3),
    .n650_3(n650_3),
    .n651_3(n651_3),
    .n652_3(n652_3),
    .n653_3(n653_3),
    .n654_3(n654_3),
    .n655_3(n655_3),
    .n656_3(n656_3),
    .n657_3(n657_3),
    .n658_3(n658_3),
    .n659_3(n659_3),
    .n660_3(n660_3),
    .n661_3(n661_3),
    .n662_3(n662_3),
    .n663_3(n663_3),
    .n664_3(n664_3),
    .n665_3(n665_3),
    .n666_3(n666_3),
    .n667_3(n667_3),
    .n668_3(n668_3),
    .n669_3(n669_3),
    .n670_3(n670_3),
    .n671_3(n671_3),
    .n672_3(n672_3),
    .n673_3(n673_3),
    .n674_3(n674_3),
    .n675_3(n675_3),
    .n676_3(n676_3),
    .n677_3(n677_3),
    .n680_4(n680_4),
    .w_sdram_rdata_en(w_sdram_rdata_en),
    .slot_wait_d_4(slot_wait_d_4),
    .O_sdram_dqm_d(O_sdram_dqm_d[3:0]),
    .O_sdram_addr_d_0(O_sdram_addr_d[0]),
    .O_sdram_addr_d_1(O_sdram_addr_d[1]),
    .O_sdram_addr_d_2(O_sdram_addr_d[2]),
    .O_sdram_addr_d_3(O_sdram_addr_d[3]),
    .O_sdram_addr_d_4(O_sdram_addr_d[4]),
    .O_sdram_addr_d_5(O_sdram_addr_d[5]),
    .O_sdram_addr_d_6(O_sdram_addr_d[6]),
    .O_sdram_addr_d_7(O_sdram_addr_d[7]),
    .O_sdram_addr_d_9(O_sdram_addr_d[9]),
    .O_sdram_addr_d_10(O_sdram_addr_d[10]),
    .w_sdram_rdata(w_sdram_rdata[31:0])
);
  ip_ws2812_led u_led (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .ff_wr(ff_wr),
    .w_green(w_green[5:4]),
    .w_red(w_red[5]),
    .w_blue(w_blue[5]),
    .ws2812_led_d(ws2812_led_d),
    .w_sending(w_sending)
);
  ip_debugger u_debugger (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .w_bus_valid(w_bus_valid),
    .w_pulse1(w_pulse1),
    .w_pulse2(w_pulse2),
    .n28_4(n28_4),
    .n31_3(n31_3),
    .w_sending(w_sending),
    .w_bus_address(w_bus_address[1:0]),
    .ff_wr(ff_wr),
    .w_red(w_red[5]),
    .w_green(w_green[5:4]),
    .w_blue(w_blue[5])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
  GSR GSR (
    .GSRI(VCC) 
);
endmodule /* tangnano20k_vdp_cartridge */
