User-defined configuration file (/Users/sudo/CodeProjects/Tufts/EECE0193/Final_Project/EXPERIMENTS/Input/NVSim/WriteLatency/STTRAM/1024KB/1024KB.cfg) is loaded

Memory Cell: MRAM (Magnetoresistive)
Cell Area (F^2)    : 54.000 (5.400Fx10.000F)
Cell Aspect Ratio  : 0.540
Cell Turned-On Resistance : 3.000Kohm
Cell Turned-Off Resistance: 6.000Kohm
Read Mode: Current-Sensing
  - Read Voltage: 0.250V
Reset Mode: Current
  - Reset Current: 80.000uA
  - Reset Pulse: 10.000ns
Set Mode: Current
  - Set Current: 80.000uA
  - Set Pulse: 10.000ns
Access Type: CMOS

====================
DESIGN SPECIFICATION
====================
Design Target: Random Access Memory
Capacity   : 1MB
Data Width : 128Bits (16Bytes)

Searching for the best solution that is optimized for write latency ...

=============
CONFIGURATION
=============
Bank Organization: 32 x 16
 - Row Activation   : 1 / 32
 - Column Activation: 16 / 16
Mat Organization: 2 x 2
 - Row Activation   : 2 / 2
 - Column Activation: 2 / 2
 - Subarray Size    : 64 Rows x 64 Columns
Mux Level:
 - Senseamp Mux      : 32
 - Output Level-1 Mux: 1
 - Output Level-2 Mux: 1
Local Wire:
 - Wire Type : Local Aggressive
 - Repeater Type: No Repeaters
 - Low Swing : No
Global Wire:
 - Wire Type : Global Aggressive
 - Repeater Type: No Repeaters
 - Low Swing : No
Buffer Design Style: Latency-Optimized
=============
   RESULT
=============
Area:
 - Total Area = 827.297um x 787.455um = 651458.769um^2
 |--- Mat Area      = 25.853um x 49.216um = 1272.380um^2   (33.654%)
 |--- Subarray Area = 12.927um x 22.595um = 292.072um^2   (36.653%)
 - Area Efficiency = 33.654%
Timing:
 -  Read Latency = 2.102ns
 |--- H-Tree Latency = 360.255ps
 |--- Mat Latency    = 1.742ns
    |--- Predecoder Latency = 113.503ps
    |--- Subarray Latency   = 1.629ns
       |--- Row Decoder Latency = 138.751ps
       |--- Bitline Latency     = 0.913ps
       |--- Senseamp Latency    = 1.456ns
       |--- Mux Latency         = 32.891ps
       |--- Precharge Latency   = 115.430ps
 - Write Latency = 10.432ns
 |--- H-Tree Latency = 180.128ps
 |--- Mat Latency    = 10.252ns
    |--- Predecoder Latency = 113.503ps
    |--- Subarray Latency   = 10.139ns
       |--- Write Pulse Duration = 10.000ns
       |--- Row Decoder Latency = 138.751ps
       |--- Charge Latency      = 4.429ps
 - Read Bandwidth  = 9.967GB/s
 - Write Bandwidth = 1.578GB/s
Power:
 -  Read Dynamic Energy = 69.456pJ
 |--- H-Tree Dynamic Energy = 33.114pJ
 |--- Mat Dynamic Energy    = 2.271pJ per mat
    |--- Predecoder Dynamic Energy = 0.021pJ
    |--- Subarray Dynamic Energy   = 0.563pJ per active subarray
       |--- Row Decoder Dynamic Energy = 0.016pJ
       |--- Mux Decoder Dynamic Energy = 0.036pJ
       |--- Bitline & Cell Read Energy = 0.175pJ
       |--- Senseamp Dynamic Energy    = 0.301pJ
       |--- Mux Dynamic Energy         = 0.008pJ
       |--- Precharge Dynamic Energy   = 0.028pJ
 - Write Dynamic Energy = 165.642pJ
 |--- H-Tree Dynamic Energy = 33.114pJ
 |--- Mat Dynamic Energy    = 8.283pJ per mat
    |--- Predecoder Dynamic Energy = 0.021pJ
    |--- Subarray Dynamic Energy   = 2.066pJ per active subarray
       |--- Row Decoder Dynamic Energy = 0.016pJ
       |--- Mux Decoder Dynamic Energy = 0.036pJ
       |--- Mux Dynamic Energy         = 0.008pJ
       |--- Bitline & Cell Write Energy= 2.006pJ
 - Leakage Power = 679.355uW
 |--- H-Tree Leakage Power = 0.000pW
 |--- Mat Leakage Power    = 1.327uW per mat

Finished!
