// Seed: 920510566
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_6;
  assign id_4 = 1'b0 - id_1;
  wire id_7;
  assign id_7 = (id_5);
endmodule
module module_1 (
    output tri id_0,
    output supply1 id_1,
    output tri0 id_2,
    input tri0 id_3,
    input wor id_4
);
  wire id_6, id_7, id_8, id_9, id_10 = id_8, id_11 = id_7, id_12, id_13, id_14;
  module_0 modCall_1 (
      id_8,
      id_10,
      id_6,
      id_9,
      id_9
  );
  assign modCall_1.id_1 = 0;
  wire id_15;
  wire id_16;
endmodule
