// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.1.0 Build 162 10/23/2013 SJ Full Version"

// DATE "08/08/2019 00:40:29"

// 
// Device: Altera EP4CE6F17C8 Package FBGA256
// 

// 
// This Verilog file should be used for ModelSim (Verilog) only
// 

`timescale 1 ps/ 1 ps

module vga_demo (
	clk,
	rst_n,
	VGA_HSYNC,
	VGA_VSYNC,
	VGAD);
input 	clk;
input 	rst_n;
output 	VGA_HSYNC;
output 	VGA_VSYNC;
output 	[15:0] VGAD;

// Design Ports Information
// VGA_HSYNC	=>  Location: PIN_C16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_VSYNC	=>  Location: PIN_D15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGAD[0]	=>  Location: PIN_C15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGAD[1]	=>  Location: PIN_B16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGAD[2]	=>  Location: PIN_A15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGAD[3]	=>  Location: PIN_B14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGAD[4]	=>  Location: PIN_A14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGAD[5]	=>  Location: PIN_B13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGAD[6]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGAD[7]	=>  Location: PIN_B12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGAD[8]	=>  Location: PIN_A12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGAD[9]	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGAD[10]	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGAD[11]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGAD[12]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGAD[13]	=>  Location: PIN_B9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGAD[14]	=>  Location: PIN_A9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGAD[15]	=>  Location: PIN_C8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rst_n	=>  Location: PIN_E15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_E1,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("vga_v2_v.sdo");
// synopsys translate_on

wire \clk~input_o ;
wire \U0|altpll_component|auto_generated|wire_pll1_fbout ;
wire \U0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ;
wire \U1|U2|Add1~0_combout ;
wire \rst_n~input_o ;
wire \rst_n~inputclkctrl_outclk ;
wire \U1|U2|Add1~1 ;
wire \U1|U2|Add1~2_combout ;
wire \U1|U2|Add1~3 ;
wire \U1|U2|Add1~4_combout ;
wire \U1|U2|Add1~5 ;
wire \U1|U2|Add1~6_combout ;
wire \U1|U2|Add1~7 ;
wire \U1|U2|Add1~8_combout ;
wire \U1|U2|LessThan0~0_combout ;
wire \U1|U2|Equal1~0_combout ;
wire \U1|U2|Add1~17 ;
wire \U1|U2|Add1~18_combout ;
wire \U1|U2|CH~1_combout ;
wire \U1|U2|Equal2~0_combout ;
wire \U1|U2|Add1~9 ;
wire \U1|U2|Add1~10_combout ;
wire \U1|U2|CH~0_combout ;
wire \U1|U2|Add1~11 ;
wire \U1|U2|Add1~12_combout ;
wire \U1|U2|Add1~13 ;
wire \U1|U2|Add1~14_combout ;
wire \U1|U2|Add1~15 ;
wire \U1|U2|Add1~16_combout ;
wire \U1|U2|CH~2_combout ;
wire \U1|U2|Equal1~1_combout ;
wire \U1|U2|H~0_combout ;
wire \U1|U2|H~q ;
wire \U1|U2|Add2~0_combout ;
wire \U1|U2|Add2~7 ;
wire \U1|U2|Add2~8_combout ;
wire \U1|U2|CV[4]~3_combout ;
wire \U1|U2|comb~1_combout ;
wire \U1|U2|Add2~9 ;
wire \U1|U2|Add2~10_combout ;
wire \U1|U2|CV[5]~5_combout ;
wire \U1|U2|Add2~11 ;
wire \U1|U2|Add2~12_combout ;
wire \U1|U2|CV[6]~2_combout ;
wire \U1|U2|Add2~13 ;
wire \U1|U2|Add2~14_combout ;
wire \U1|U2|CV[7]~1_combout ;
wire \U1|U2|Add2~15 ;
wire \U1|U2|Add2~16_combout ;
wire \U1|U2|CV[8]~0_combout ;
wire \U1|U2|Add2~17 ;
wire \U1|U2|Add2~18_combout ;
wire \U1|U2|CV[9]~7_combout ;
wire \U1|U2|Equal4~0_combout ;
wire \U1|U2|comb~0_combout ;
wire \U1|U2|Equal4~1_combout ;
wire \U1|U2|CV[0]~6_combout ;
wire \U1|U2|Add2~1 ;
wire \U1|U2|Add2~2_combout ;
wire \U1|U2|CV[1]~4_combout ;
wire \U1|U2|Add2~3 ;
wire \U1|U2|Add2~4_combout ;
wire \U1|U2|CV[2]~9_combout ;
wire \U1|U2|Add2~5 ;
wire \U1|U2|Add2~6_combout ;
wire \U1|U2|CV[3]~8_combout ;
wire \U1|U2|Equal3~1_combout ;
wire \U1|U2|Equal3~0_combout ;
wire \U1|U2|V~0_combout ;
wire \U1|U2|V~q ;
wire clk_100mhz;
wire \clk_100mhz~clkctrl_outclk ;
wire \C1[0]~12_combout ;
wire \Equal0~0_combout ;
wire \Equal0~1_combout ;
wire \C1[7]~31 ;
wire \C1[8]~32_combout ;
wire \Mux3~5_combout ;
wire \C1[8]~33 ;
wire \C1[9]~34_combout ;
wire \Equal0~2_combout ;
wire \clk~inputclkctrl_outclk ;
wire \U1|U2|CY[2]~9_cout ;
wire \U1|U2|CY[2]~11 ;
wire \U1|U2|CY[3]~13 ;
wire \U1|U2|CY[4]~15 ;
wire \U1|U2|CY[5]~17 ;
wire \U1|U2|CY[6]~19 ;
wire \U1|U2|CY[7]~21 ;
wire \U1|U2|CY[8]~22_combout ;
wire \U1|U2|always6~0_combout ;
wire \U1|U2|comb~4_combout ;
wire \U1|U2|comb~3_combout ;
wire \U1|U2|comb~5_combout ;
wire \U1|U2|comb~2_combout ;
wire \U1|U2|CF[7]~1_combout ;
wire \U1|U2|Add0~7 ;
wire \U1|U2|Add0~8_combout ;
wire \U1|U2|CF[4]~4_combout ;
wire \U1|U2|Add0~9 ;
wire \U1|U2|Add0~10_combout ;
wire \U1|U2|CF[5]~3_combout ;
wire \U1|U2|Add0~11 ;
wire \U1|U2|Add0~12_combout ;
wire \U1|U2|CF[6]~6_combout ;
wire \U1|U2|Add0~13 ;
wire \U1|U2|Add0~14_combout ;
wire \U1|U2|CF[7]~5_combout ;
wire \U1|U2|Equal0~0_combout ;
wire \U1|U2|CF[7]~2_combout ;
wire \U1|U2|Add0~0_combout ;
wire \U1|U2|CF[0]~9_combout ;
wire \U1|U2|Add0~1 ;
wire \U1|U2|Add0~2_combout ;
wire \U1|U2|CF[1]~8_combout ;
wire \U1|U2|Add0~3 ;
wire \U1|U2|Add0~4_combout ;
wire \U1|U2|CF[2]~10_combout ;
wire \U1|U2|Add0~5 ;
wire \U1|U2|Add0~6_combout ;
wire \U1|U2|CF[3]~7_combout ;
wire \U1|U2|Equal0~1_combout ;
wire \U1|U2|CF[7]~0_combout ;
wire \U1|U2|isON~q ;
wire \U1|U2|D1~0_combout ;
wire \U1|U2|D1~1_combout ;
wire \U1|U2|D1~2_combout ;
wire \U1|U2|always5~0_combout ;
wire \U1|U2|always6~1_combout ;
wire \CV[8]~feeder_combout ;
wire \U1|U2|isUpdate~q ;
wire \U1|U2|CY[8]~23 ;
wire \U1|U2|CY[9]~24_combout ;
wire \CV[9]~feeder_combout ;
wire \Mux1~0_combout ;
wire \CV[0]~feeder_combout ;
wire \U1|U2|CY[1]~26_combout ;
wire \CV[1]~feeder_combout ;
wire \U1|U2|CY[2]~10_combout ;
wire \CV[2]~feeder_combout ;
wire \U1|U2|CY[3]~12_combout ;
wire \CV[3]~feeder_combout ;
wire \LessThan1~0_combout ;
wire \U1|U2|CY[7]~20_combout ;
wire \U1|U2|CY[5]~16_combout ;
wire \CV[5]~feeder_combout ;
wire \U1|U2|CY[4]~14_combout ;
wire \U1|U2|CY[6]~18_combout ;
wire \CV[6]~feeder_combout ;
wire \LessThan0~0_combout ;
wire \Mux3~3_combout ;
wire \Mux3~4_combout ;
wire \Mux3~6_combout ;
wire \Mux3~9_combout ;
wire \Mux3~7_combout ;
wire \Mux3~8_combout ;
wire \Mux1~2_combout ;
wire \LessThan0~1_combout ;
wire \always1~0_combout ;
wire \Mux18~0_combout ;
wire \Mux1~1_combout ;
wire \Mux1~3_combout ;
wire \Mux1~4_combout ;
wire \D1[11]~0_combout ;
wire \C1[0]~14_combout ;
wire \C1[0]~15_combout ;
wire \C1[0]~10_combout ;
wire \Mux3~2_combout ;
wire \C1[0]~16_combout ;
wire \C1[0]~11_combout ;
wire \C1[0]~17_combout ;
wire \C1[0]~13 ;
wire \C1[1]~18_combout ;
wire \C1[1]~19 ;
wire \C1[2]~20_combout ;
wire \C1[2]~21 ;
wire \C1[3]~22_combout ;
wire \C1[3]~23 ;
wire \C1[4]~24_combout ;
wire \C1[4]~25 ;
wire \C1[5]~26_combout ;
wire \C1[5]~27 ;
wire \C1[6]~28_combout ;
wire \C1[6]~29 ;
wire \C1[7]~30_combout ;
wire \Equal1~0_combout ;
wire \Equal1~1_combout ;
wire \Mux2~3_combout ;
wire \Mux2~2_combout ;
wire \Mux2~1_combout ;
wire \Mux2~4_combout ;
wire \Mux2~0_combout ;
wire \Mux2~5_combout ;
wire \Mux0~0_combout ;
wire \Mux0~1_combout ;
wire \isEn~0_combout ;
wire \isEn~1_combout ;
wire \isEn~q ;
wire \U1|U1|comb~0_combout ;
wire \U1|U1|Add1~0_combout ;
wire \U1|U1|Add1~1 ;
wire \U1|U1|Add1~2_combout ;
wire \U1|U1|Add1~3 ;
wire \U1|U1|Add1~4_combout ;
wire \U1|U1|Add1~5 ;
wire \U1|U1|Add1~6_combout ;
wire \U1|U1|Add1~7 ;
wire \U1|U1|Add1~8_combout ;
wire \U1|U1|Add1~9 ;
wire \U1|U1|Add1~10_combout ;
wire \U1|U1|Add1~11 ;
wire \U1|U1|Add1~12_combout ;
wire \U1|U1|Add1~13 ;
wire \U1|U1|Add1~14_combout ;
wire \U1|U1|Add1~15 ;
wire \U1|U1|Add1~16_combout ;
wire \U1|U1|Equal0~2_combout ;
wire \U1|U1|Equal0~0_combout ;
wire \U1|U1|Add1~17 ;
wire \U1|U1|Add1~18_combout ;
wire \U1|U1|Equal0~1_combout ;
wire \U1|U1|WP~0_combout ;
wire \U1|U1|Add0~0_combout ;
wire \U1|U2|always5~1_combout ;
wire \U1|U2|isEn~0_combout ;
wire \U1|U2|isEn~q ;
wire \U1|U1|Add0~2_combout ;
wire \U1|U1|Add0~1 ;
wire \U1|U1|Add0~3_combout ;
wire \U1|U1|Add0~5_combout ;
wire \U1|U1|Add0~4 ;
wire \U1|U1|Add0~6_combout ;
wire \U1|U1|Add0~8_combout ;
wire \U1|U1|Add0~7 ;
wire \U1|U1|Add0~9_combout ;
wire \U1|U1|Add0~11_combout ;
wire \U1|U1|Add0~10 ;
wire \U1|U1|Add0~12_combout ;
wire \U1|U1|Add0~14_combout ;
wire \U1|U1|Add0~13 ;
wire \U1|U1|Add0~15_combout ;
wire \U1|U1|Add0~17_combout ;
wire \U1|U1|Add0~16 ;
wire \U1|U1|Add0~18_combout ;
wire \U1|U1|Add0~20_combout ;
wire \U1|U1|Add0~19 ;
wire \U1|U1|Add0~21_combout ;
wire \U1|U1|Add0~23_combout ;
wire \U1|U1|Add0~22 ;
wire \U1|U1|Add0~24_combout ;
wire \U1|U1|Add0~26_combout ;
wire \U1|U1|Add0~25 ;
wire \U1|U1|Add0~27_combout ;
wire \U1|U1|Add0~29_combout ;
wire \Mux13~0_combout ;
wire \U1|U1|RAM_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \U1|U1|RAM~0feeder_combout ;
wire \U1|U1|RAM~0_q ;
wire \U1|U1|RAM~1feeder_combout ;
wire \U1|U1|RAM~17_combout ;
wire \U1|U1|RAM~18_combout ;
wire \U1|U1|RAM~16_combout ;
wire \U1|U1|RAM~19_combout ;
wire \U1|U1|RAM~1_q ;
wire \U1|U1|D1~0_combout ;
wire \U1|U2|D1~3_combout ;
wire \U1|U2|D1~4_combout ;
wire \U1|U2|D1~5_combout ;
wire \U1|U1|RAM_rtl_0|auto_generated|ram_block1a1 ;
wire \U1|U1|RAM~2feeder_combout ;
wire \U1|U1|RAM~2_q ;
wire \U1|U1|D1~1_combout ;
wire \U1|U2|D1~6_combout ;
wire \U1|U1|RAM_rtl_0|auto_generated|ram_block1a2 ;
wire \U1|U1|RAM~3feeder_combout ;
wire \U1|U1|RAM~3_q ;
wire \U1|U1|D1~2_combout ;
wire \U1|U2|D1~7_combout ;
wire \U1|U1|RAM_rtl_0|auto_generated|ram_block1a3 ;
wire \U1|U1|RAM~4feeder_combout ;
wire \U1|U1|RAM~4_q ;
wire \U1|U1|D1~3_combout ;
wire \U1|U2|D1~8_combout ;
wire \U1|U1|RAM~5feeder_combout ;
wire \U1|U1|RAM~5_q ;
wire \U1|U1|RAM_rtl_0|auto_generated|ram_block1a4 ;
wire \U1|U1|D1~4_combout ;
wire \U1|U2|D1~9_combout ;
wire \U1|U1|RAM_rtl_0|auto_generated|ram_block1a5 ;
wire \U1|U1|RAM~6feeder_combout ;
wire \U1|U1|RAM~6_q ;
wire \U1|U1|D1~5_combout ;
wire \U1|U2|D1~10_combout ;
wire \U1|U1|RAM_rtl_0|auto_generated|ram_block1a6 ;
wire \U1|U1|RAM~7feeder_combout ;
wire \U1|U1|RAM~7_q ;
wire \U1|U1|D1~6_combout ;
wire \U1|U2|D1~11_combout ;
wire \U1|U1|RAM~8feeder_combout ;
wire \U1|U1|RAM~8_q ;
wire \U1|U1|RAM_rtl_0|auto_generated|ram_block1a7 ;
wire \U1|U1|D1~7_combout ;
wire \U1|U2|D1~12_combout ;
wire \U1|U1|RAM~9feeder_combout ;
wire \U1|U1|RAM~9_q ;
wire \U1|U1|RAM_rtl_0|auto_generated|ram_block1a8 ;
wire \U1|U1|D1~8_combout ;
wire \U1|U2|D1~13_combout ;
wire \U1|U1|RAM~10feeder_combout ;
wire \U1|U1|RAM~10_q ;
wire \Mux8~0_combout ;
wire \U1|U1|RAM_rtl_0|auto_generated|ram_block1a9~portbdataout ;
wire \U1|U1|D1~9_combout ;
wire \U1|U2|D1~14_combout ;
wire \U1|U1|RAM~11feeder_combout ;
wire \U1|U1|RAM~11_q ;
wire \U1|U1|RAM_rtl_0|auto_generated|ram_block1a10 ;
wire \U1|U1|D1~10_combout ;
wire \U1|U2|D1~15_combout ;
wire \U1|U1|RAM_rtl_0|auto_generated|ram_block1a11 ;
wire \U1|U1|RAM~12feeder_combout ;
wire \U1|U1|RAM~12_q ;
wire \U1|U1|D1~11_combout ;
wire \U1|U2|D1~16_combout ;
wire \U1|U1|RAM~13feeder_combout ;
wire \U1|U1|RAM~13_q ;
wire \U1|U1|RAM_rtl_0|auto_generated|ram_block1a12 ;
wire \U1|U1|D1~12_combout ;
wire \U1|U2|D1~17_combout ;
wire \U1|U1|RAM_rtl_0|auto_generated|ram_block1a13 ;
wire \U1|U1|RAM~14feeder_combout ;
wire \U1|U1|RAM~14_q ;
wire \U1|U1|D1~13_combout ;
wire \U1|U2|D1~18_combout ;
wire \U1|U1|RAM_rtl_0|auto_generated|ram_block1a14 ;
wire \U1|U1|RAM~15feeder_combout ;
wire \U1|U1|RAM~15_q ;
wire \U1|U1|D1~14_combout ;
wire \U1|U2|D1~19_combout ;
wire [10:0] F2;
wire [3:0] i;
wire [9:0] CV;
wire [10:0] F1;
wire [15:0] D1;
wire [9:0] C1;
wire [4:0] \U0|altpll_component|auto_generated|wire_pll1_clk ;
wire [9:0] \U1|U1|WP ;
wire [9:0] \U1|U1|RP ;
wire [15:0] \U1|U1|D1 ;
wire [15:0] \U1|U2|D1 ;
wire [9:0] \U1|U2|CY ;
wire [9:0] \U1|U2|CV ;
wire [9:0] \U1|U2|CH ;
wire [7:0] \U1|U2|CF ;

wire [4:0] \U0|altpll_component|auto_generated|pll1_CLK_bus ;
wire [8:0] \U1|U1|RAM_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [8:0] \U1|U1|RAM_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus ;

assign clk_100mhz = \U0|altpll_component|auto_generated|pll1_CLK_bus [0];
assign \U0|altpll_component|auto_generated|wire_pll1_clk [1] = \U0|altpll_component|auto_generated|pll1_CLK_bus [1];
assign \U0|altpll_component|auto_generated|wire_pll1_clk [2] = \U0|altpll_component|auto_generated|pll1_CLK_bus [2];
assign \U0|altpll_component|auto_generated|wire_pll1_clk [3] = \U0|altpll_component|auto_generated|pll1_CLK_bus [3];
assign \U0|altpll_component|auto_generated|wire_pll1_clk [4] = \U0|altpll_component|auto_generated|pll1_CLK_bus [4];

assign \U1|U1|RAM_rtl_0|auto_generated|ram_block1a0~portbdataout  = \U1|U1|RAM_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \U1|U1|RAM_rtl_0|auto_generated|ram_block1a1  = \U1|U1|RAM_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \U1|U1|RAM_rtl_0|auto_generated|ram_block1a2  = \U1|U1|RAM_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \U1|U1|RAM_rtl_0|auto_generated|ram_block1a3  = \U1|U1|RAM_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \U1|U1|RAM_rtl_0|auto_generated|ram_block1a4  = \U1|U1|RAM_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \U1|U1|RAM_rtl_0|auto_generated|ram_block1a5  = \U1|U1|RAM_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \U1|U1|RAM_rtl_0|auto_generated|ram_block1a6  = \U1|U1|RAM_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \U1|U1|RAM_rtl_0|auto_generated|ram_block1a7  = \U1|U1|RAM_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];
assign \U1|U1|RAM_rtl_0|auto_generated|ram_block1a8  = \U1|U1|RAM_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [8];

assign \U1|U1|RAM_rtl_0|auto_generated|ram_block1a9~portbdataout  = \U1|U1|RAM_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus [0];
assign \U1|U1|RAM_rtl_0|auto_generated|ram_block1a10  = \U1|U1|RAM_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus [1];
assign \U1|U1|RAM_rtl_0|auto_generated|ram_block1a11  = \U1|U1|RAM_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus [2];
assign \U1|U1|RAM_rtl_0|auto_generated|ram_block1a12  = \U1|U1|RAM_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus [3];
assign \U1|U1|RAM_rtl_0|auto_generated|ram_block1a13  = \U1|U1|RAM_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus [4];
assign \U1|U1|RAM_rtl_0|auto_generated|ram_block1a14  = \U1|U1|RAM_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus [5];

// Location: IOOBUF_X34_Y20_N9
cycloneive_io_obuf \VGA_HSYNC~output (
	.i(\U1|U2|H~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_HSYNC),
	.obar());
// synopsys translate_off
defparam \VGA_HSYNC~output .bus_hold = "false";
defparam \VGA_HSYNC~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y19_N2
cycloneive_io_obuf \VGA_VSYNC~output (
	.i(\U1|U2|V~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_VSYNC),
	.obar());
// synopsys translate_off
defparam \VGA_VSYNC~output .bus_hold = "false";
defparam \VGA_VSYNC~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y20_N2
cycloneive_io_obuf \VGAD[0]~output (
	.i(\U1|U2|D1 [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGAD[0]),
	.obar());
// synopsys translate_off
defparam \VGAD[0]~output .bus_hold = "false";
defparam \VGAD[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y18_N2
cycloneive_io_obuf \VGAD[1]~output (
	.i(\U1|U2|D1 [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGAD[1]),
	.obar());
// synopsys translate_off
defparam \VGAD[1]~output .bus_hold = "false";
defparam \VGAD[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y24_N2
cycloneive_io_obuf \VGAD[2]~output (
	.i(\U1|U2|D1 [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGAD[2]),
	.obar());
// synopsys translate_off
defparam \VGAD[2]~output .bus_hold = "false";
defparam \VGAD[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y24_N9
cycloneive_io_obuf \VGAD[3]~output (
	.i(\U1|U2|D1 [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGAD[3]),
	.obar());
// synopsys translate_off
defparam \VGAD[3]~output .bus_hold = "false";
defparam \VGAD[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y24_N2
cycloneive_io_obuf \VGAD[4]~output (
	.i(\U1|U2|D1 [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGAD[4]),
	.obar());
// synopsys translate_off
defparam \VGAD[4]~output .bus_hold = "false";
defparam \VGAD[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y24_N23
cycloneive_io_obuf \VGAD[5]~output (
	.i(\U1|U2|D1 [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGAD[5]),
	.obar());
// synopsys translate_off
defparam \VGAD[5]~output .bus_hold = "false";
defparam \VGAD[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y24_N9
cycloneive_io_obuf \VGAD[6]~output (
	.i(\U1|U2|D1 [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGAD[6]),
	.obar());
// synopsys translate_off
defparam \VGAD[6]~output .bus_hold = "false";
defparam \VGAD[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y24_N9
cycloneive_io_obuf \VGAD[7]~output (
	.i(\U1|U2|D1 [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGAD[7]),
	.obar());
// synopsys translate_off
defparam \VGAD[7]~output .bus_hold = "false";
defparam \VGAD[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y24_N2
cycloneive_io_obuf \VGAD[8]~output (
	.i(\U1|U2|D1 [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGAD[8]),
	.obar());
// synopsys translate_off
defparam \VGAD[8]~output .bus_hold = "false";
defparam \VGAD[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y24_N23
cycloneive_io_obuf \VGAD[9]~output (
	.i(\U1|U2|D1 [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGAD[9]),
	.obar());
// synopsys translate_off
defparam \VGAD[9]~output .bus_hold = "false";
defparam \VGAD[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y24_N16
cycloneive_io_obuf \VGAD[10]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGAD[10]),
	.obar());
// synopsys translate_off
defparam \VGAD[10]~output .bus_hold = "false";
defparam \VGAD[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y24_N16
cycloneive_io_obuf \VGAD[11]~output (
	.i(\U1|U2|D1 [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGAD[11]),
	.obar());
// synopsys translate_off
defparam \VGAD[11]~output .bus_hold = "false";
defparam \VGAD[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y24_N9
cycloneive_io_obuf \VGAD[12]~output (
	.i(\U1|U2|D1 [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGAD[12]),
	.obar());
// synopsys translate_off
defparam \VGAD[12]~output .bus_hold = "false";
defparam \VGAD[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y24_N9
cycloneive_io_obuf \VGAD[13]~output (
	.i(\U1|U2|D1 [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGAD[13]),
	.obar());
// synopsys translate_off
defparam \VGAD[13]~output .bus_hold = "false";
defparam \VGAD[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y24_N2
cycloneive_io_obuf \VGAD[14]~output (
	.i(\U1|U2|D1 [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGAD[14]),
	.obar());
// synopsys translate_off
defparam \VGAD[14]~output .bus_hold = "false";
defparam \VGAD[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y24_N2
cycloneive_io_obuf \VGAD[15]~output (
	.i(\U1|U2|D1 [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGAD[15]),
	.obar());
// synopsys translate_off
defparam \VGAD[15]~output .bus_hold = "false";
defparam \VGAD[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y11_N8
cycloneive_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: PLL_1
cycloneive_pll \U0|altpll_component|auto_generated|pll1 (
	.areset(gnd),
	.pfdena(vcc),
	.fbin(\U0|altpll_component|auto_generated|wire_pll1_fbout ),
	.phaseupdown(gnd),
	.phasestep(gnd),
	.scandata(gnd),
	.scanclk(gnd),
	.scanclkena(vcc),
	.configupdate(gnd),
	.clkswitch(gnd),
	.inclk({gnd,\clk~input_o }),
	.phasecounterselect(3'b000),
	.phasedone(),
	.scandataout(),
	.scandone(),
	.activeclock(),
	.locked(),
	.vcooverrange(),
	.vcounderrange(),
	.fbout(\U0|altpll_component|auto_generated|wire_pll1_fbout ),
	.clk(\U0|altpll_component|auto_generated|pll1_CLK_bus ),
	.clkbad());
// synopsys translate_off
defparam \U0|altpll_component|auto_generated|pll1 .auto_settings = "false";
defparam \U0|altpll_component|auto_generated|pll1 .bandwidth_type = "medium";
defparam \U0|altpll_component|auto_generated|pll1 .c0_high = 3;
defparam \U0|altpll_component|auto_generated|pll1 .c0_initial = 1;
defparam \U0|altpll_component|auto_generated|pll1 .c0_low = 3;
defparam \U0|altpll_component|auto_generated|pll1 .c0_mode = "even";
defparam \U0|altpll_component|auto_generated|pll1 .c0_ph = 0;
defparam \U0|altpll_component|auto_generated|pll1 .c1_high = 12;
defparam \U0|altpll_component|auto_generated|pll1 .c1_initial = 1;
defparam \U0|altpll_component|auto_generated|pll1 .c1_low = 12;
defparam \U0|altpll_component|auto_generated|pll1 .c1_mode = "even";
defparam \U0|altpll_component|auto_generated|pll1 .c1_ph = 0;
defparam \U0|altpll_component|auto_generated|pll1 .c1_use_casc_in = "off";
defparam \U0|altpll_component|auto_generated|pll1 .c2_high = 0;
defparam \U0|altpll_component|auto_generated|pll1 .c2_initial = 0;
defparam \U0|altpll_component|auto_generated|pll1 .c2_low = 0;
defparam \U0|altpll_component|auto_generated|pll1 .c2_mode = "bypass";
defparam \U0|altpll_component|auto_generated|pll1 .c2_ph = 0;
defparam \U0|altpll_component|auto_generated|pll1 .c2_use_casc_in = "off";
defparam \U0|altpll_component|auto_generated|pll1 .c3_high = 0;
defparam \U0|altpll_component|auto_generated|pll1 .c3_initial = 0;
defparam \U0|altpll_component|auto_generated|pll1 .c3_low = 0;
defparam \U0|altpll_component|auto_generated|pll1 .c3_mode = "bypass";
defparam \U0|altpll_component|auto_generated|pll1 .c3_ph = 0;
defparam \U0|altpll_component|auto_generated|pll1 .c3_use_casc_in = "off";
defparam \U0|altpll_component|auto_generated|pll1 .c4_high = 0;
defparam \U0|altpll_component|auto_generated|pll1 .c4_initial = 0;
defparam \U0|altpll_component|auto_generated|pll1 .c4_low = 0;
defparam \U0|altpll_component|auto_generated|pll1 .c4_mode = "bypass";
defparam \U0|altpll_component|auto_generated|pll1 .c4_ph = 0;
defparam \U0|altpll_component|auto_generated|pll1 .c4_use_casc_in = "off";
defparam \U0|altpll_component|auto_generated|pll1 .charge_pump_current_bits = 1;
defparam \U0|altpll_component|auto_generated|pll1 .clk0_counter = "c0";
defparam \U0|altpll_component|auto_generated|pll1 .clk0_divide_by = 1;
defparam \U0|altpll_component|auto_generated|pll1 .clk0_duty_cycle = 50;
defparam \U0|altpll_component|auto_generated|pll1 .clk0_multiply_by = 2;
defparam \U0|altpll_component|auto_generated|pll1 .clk0_phase_shift = "0";
defparam \U0|altpll_component|auto_generated|pll1 .clk1_counter = "c1";
defparam \U0|altpll_component|auto_generated|pll1 .clk1_divide_by = 2;
defparam \U0|altpll_component|auto_generated|pll1 .clk1_duty_cycle = 50;
defparam \U0|altpll_component|auto_generated|pll1 .clk1_multiply_by = 1;
defparam \U0|altpll_component|auto_generated|pll1 .clk1_phase_shift = "0";
defparam \U0|altpll_component|auto_generated|pll1 .clk2_counter = "unused";
defparam \U0|altpll_component|auto_generated|pll1 .clk2_divide_by = 0;
defparam \U0|altpll_component|auto_generated|pll1 .clk2_duty_cycle = 50;
defparam \U0|altpll_component|auto_generated|pll1 .clk2_multiply_by = 0;
defparam \U0|altpll_component|auto_generated|pll1 .clk2_phase_shift = "0";
defparam \U0|altpll_component|auto_generated|pll1 .clk3_counter = "unused";
defparam \U0|altpll_component|auto_generated|pll1 .clk3_divide_by = 0;
defparam \U0|altpll_component|auto_generated|pll1 .clk3_duty_cycle = 50;
defparam \U0|altpll_component|auto_generated|pll1 .clk3_multiply_by = 0;
defparam \U0|altpll_component|auto_generated|pll1 .clk3_phase_shift = "0";
defparam \U0|altpll_component|auto_generated|pll1 .clk4_counter = "unused";
defparam \U0|altpll_component|auto_generated|pll1 .clk4_divide_by = 0;
defparam \U0|altpll_component|auto_generated|pll1 .clk4_duty_cycle = 50;
defparam \U0|altpll_component|auto_generated|pll1 .clk4_multiply_by = 0;
defparam \U0|altpll_component|auto_generated|pll1 .clk4_phase_shift = "0";
defparam \U0|altpll_component|auto_generated|pll1 .compensate_clock = "clock0";
defparam \U0|altpll_component|auto_generated|pll1 .inclk0_input_frequency = 20000;
defparam \U0|altpll_component|auto_generated|pll1 .inclk1_input_frequency = 0;
defparam \U0|altpll_component|auto_generated|pll1 .loop_filter_c_bits = 0;
defparam \U0|altpll_component|auto_generated|pll1 .loop_filter_r_bits = 27;
defparam \U0|altpll_component|auto_generated|pll1 .m = 12;
defparam \U0|altpll_component|auto_generated|pll1 .m_initial = 1;
defparam \U0|altpll_component|auto_generated|pll1 .m_ph = 0;
defparam \U0|altpll_component|auto_generated|pll1 .n = 1;
defparam \U0|altpll_component|auto_generated|pll1 .operation_mode = "normal";
defparam \U0|altpll_component|auto_generated|pll1 .pfd_max = 200000;
defparam \U0|altpll_component|auto_generated|pll1 .pfd_min = 3076;
defparam \U0|altpll_component|auto_generated|pll1 .pll_compensation_delay = 6749;
defparam \U0|altpll_component|auto_generated|pll1 .self_reset_on_loss_lock = "off";
defparam \U0|altpll_component|auto_generated|pll1 .simulation_type = "timing";
defparam \U0|altpll_component|auto_generated|pll1 .switch_over_type = "auto";
defparam \U0|altpll_component|auto_generated|pll1 .vco_center = 1538;
defparam \U0|altpll_component|auto_generated|pll1 .vco_divide_by = 0;
defparam \U0|altpll_component|auto_generated|pll1 .vco_frequency_control = "auto";
defparam \U0|altpll_component|auto_generated|pll1 .vco_max = 3333;
defparam \U0|altpll_component|auto_generated|pll1 .vco_min = 1538;
defparam \U0|altpll_component|auto_generated|pll1 .vco_multiply_by = 0;
defparam \U0|altpll_component|auto_generated|pll1 .vco_phase_shift_step = 208;
defparam \U0|altpll_component|auto_generated|pll1 .vco_post_scale = 2;
// synopsys translate_on

// Location: CLKCTRL_G4
cycloneive_clkctrl \U0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\U0|altpll_component|auto_generated|wire_pll1_clk [1]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\U0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ));
// synopsys translate_off
defparam \U0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl .clock_type = "global clock";
defparam \U0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N8
cycloneive_lcell_comb \U1|U2|Add1~0 (
// Equation(s):
// \U1|U2|Add1~0_combout  = \U1|U2|CH [0] $ (VCC)
// \U1|U2|Add1~1  = CARRY(\U1|U2|CH [0])

	.dataa(gnd),
	.datab(\U1|U2|CH [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\U1|U2|Add1~0_combout ),
	.cout(\U1|U2|Add1~1 ));
// synopsys translate_off
defparam \U1|U2|Add1~0 .lut_mask = 16'h33CC;
defparam \U1|U2|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X34_Y12_N1
cycloneive_io_ibuf \rst_n~input (
	.i(rst_n),
	.ibar(gnd),
	.o(\rst_n~input_o ));
// synopsys translate_off
defparam \rst_n~input .bus_hold = "false";
defparam \rst_n~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G9
cycloneive_clkctrl \rst_n~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\rst_n~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\rst_n~inputclkctrl_outclk ));
// synopsys translate_off
defparam \rst_n~inputclkctrl .clock_type = "global clock";
defparam \rst_n~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: FF_X28_Y19_N9
dffeas \U1|U2|CH[0] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\U1|U2|Add1~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|U2|CH [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|U2|CH[0] .is_wysiwyg = "true";
defparam \U1|U2|CH[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N10
cycloneive_lcell_comb \U1|U2|Add1~2 (
// Equation(s):
// \U1|U2|Add1~2_combout  = (\U1|U2|CH [1] & (!\U1|U2|Add1~1 )) # (!\U1|U2|CH [1] & ((\U1|U2|Add1~1 ) # (GND)))
// \U1|U2|Add1~3  = CARRY((!\U1|U2|Add1~1 ) # (!\U1|U2|CH [1]))

	.dataa(\U1|U2|CH [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|U2|Add1~1 ),
	.combout(\U1|U2|Add1~2_combout ),
	.cout(\U1|U2|Add1~3 ));
// synopsys translate_off
defparam \U1|U2|Add1~2 .lut_mask = 16'h5A5F;
defparam \U1|U2|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y19_N11
dffeas \U1|U2|CH[1] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\U1|U2|Add1~2_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|U2|CH [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|U2|CH[1] .is_wysiwyg = "true";
defparam \U1|U2|CH[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N12
cycloneive_lcell_comb \U1|U2|Add1~4 (
// Equation(s):
// \U1|U2|Add1~4_combout  = (\U1|U2|CH [2] & (\U1|U2|Add1~3  $ (GND))) # (!\U1|U2|CH [2] & (!\U1|U2|Add1~3  & VCC))
// \U1|U2|Add1~5  = CARRY((\U1|U2|CH [2] & !\U1|U2|Add1~3 ))

	.dataa(\U1|U2|CH [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|U2|Add1~3 ),
	.combout(\U1|U2|Add1~4_combout ),
	.cout(\U1|U2|Add1~5 ));
// synopsys translate_off
defparam \U1|U2|Add1~4 .lut_mask = 16'hA50A;
defparam \U1|U2|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y19_N13
dffeas \U1|U2|CH[2] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\U1|U2|Add1~4_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|U2|CH [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|U2|CH[2] .is_wysiwyg = "true";
defparam \U1|U2|CH[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N14
cycloneive_lcell_comb \U1|U2|Add1~6 (
// Equation(s):
// \U1|U2|Add1~6_combout  = (\U1|U2|CH [3] & (!\U1|U2|Add1~5 )) # (!\U1|U2|CH [3] & ((\U1|U2|Add1~5 ) # (GND)))
// \U1|U2|Add1~7  = CARRY((!\U1|U2|Add1~5 ) # (!\U1|U2|CH [3]))

	.dataa(gnd),
	.datab(\U1|U2|CH [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|U2|Add1~5 ),
	.combout(\U1|U2|Add1~6_combout ),
	.cout(\U1|U2|Add1~7 ));
// synopsys translate_off
defparam \U1|U2|Add1~6 .lut_mask = 16'h3C3F;
defparam \U1|U2|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y19_N15
dffeas \U1|U2|CH[3] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\U1|U2|Add1~6_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|U2|CH [3]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|U2|CH[3] .is_wysiwyg = "true";
defparam \U1|U2|CH[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N16
cycloneive_lcell_comb \U1|U2|Add1~8 (
// Equation(s):
// \U1|U2|Add1~8_combout  = (\U1|U2|CH [4] & (\U1|U2|Add1~7  $ (GND))) # (!\U1|U2|CH [4] & (!\U1|U2|Add1~7  & VCC))
// \U1|U2|Add1~9  = CARRY((\U1|U2|CH [4] & !\U1|U2|Add1~7 ))

	.dataa(gnd),
	.datab(\U1|U2|CH [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|U2|Add1~7 ),
	.combout(\U1|U2|Add1~8_combout ),
	.cout(\U1|U2|Add1~9 ));
// synopsys translate_off
defparam \U1|U2|Add1~8 .lut_mask = 16'hC30C;
defparam \U1|U2|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y19_N17
dffeas \U1|U2|CH[4] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\U1|U2|Add1~8_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|U2|CH [4]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|U2|CH[4] .is_wysiwyg = "true";
defparam \U1|U2|CH[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N0
cycloneive_lcell_comb \U1|U2|LessThan0~0 (
// Equation(s):
// \U1|U2|LessThan0~0_combout  = (\U1|U2|CH [1] & (\U1|U2|CH [0] & (\U1|U2|CH [3] & \U1|U2|CH [2])))

	.dataa(\U1|U2|CH [1]),
	.datab(\U1|U2|CH [0]),
	.datac(\U1|U2|CH [3]),
	.datad(\U1|U2|CH [2]),
	.cin(gnd),
	.combout(\U1|U2|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \U1|U2|LessThan0~0 .lut_mask = 16'h8000;
defparam \U1|U2|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N2
cycloneive_lcell_comb \U1|U2|Equal1~0 (
// Equation(s):
// \U1|U2|Equal1~0_combout  = (!\U1|U2|CH [5] & (\U1|U2|CH [4] & (!\U1|U2|CH [7] & \U1|U2|LessThan0~0_combout )))

	.dataa(\U1|U2|CH [5]),
	.datab(\U1|U2|CH [4]),
	.datac(\U1|U2|CH [7]),
	.datad(\U1|U2|LessThan0~0_combout ),
	.cin(gnd),
	.combout(\U1|U2|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \U1|U2|Equal1~0 .lut_mask = 16'h0400;
defparam \U1|U2|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N24
cycloneive_lcell_comb \U1|U2|Add1~16 (
// Equation(s):
// \U1|U2|Add1~16_combout  = (\U1|U2|CH [8] & (\U1|U2|Add1~15  $ (GND))) # (!\U1|U2|CH [8] & (!\U1|U2|Add1~15  & VCC))
// \U1|U2|Add1~17  = CARRY((\U1|U2|CH [8] & !\U1|U2|Add1~15 ))

	.dataa(\U1|U2|CH [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|U2|Add1~15 ),
	.combout(\U1|U2|Add1~16_combout ),
	.cout(\U1|U2|Add1~17 ));
// synopsys translate_off
defparam \U1|U2|Add1~16 .lut_mask = 16'hA50A;
defparam \U1|U2|Add1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N26
cycloneive_lcell_comb \U1|U2|Add1~18 (
// Equation(s):
// \U1|U2|Add1~18_combout  = \U1|U2|Add1~17  $ (\U1|U2|CH [9])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U1|U2|CH [9]),
	.cin(\U1|U2|Add1~17 ),
	.combout(\U1|U2|Add1~18_combout ),
	.cout());
// synopsys translate_off
defparam \U1|U2|Add1~18 .lut_mask = 16'h0FF0;
defparam \U1|U2|Add1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N18
cycloneive_lcell_comb \U1|U2|CH~1 (
// Equation(s):
// \U1|U2|CH~1_combout  = (\U1|U2|Equal2~0_combout  & \U1|U2|Add1~18_combout )

	.dataa(gnd),
	.datab(\U1|U2|Equal2~0_combout ),
	.datac(\U1|U2|Add1~18_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\U1|U2|CH~1_combout ),
	.cout());
// synopsys translate_off
defparam \U1|U2|CH~1 .lut_mask = 16'hC0C0;
defparam \U1|U2|CH~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y14_N19
dffeas \U1|U2|CH[9] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\U1|U2|CH~1_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|U2|CH [9]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|U2|CH[9] .is_wysiwyg = "true";
defparam \U1|U2|CH[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N0
cycloneive_lcell_comb \U1|U2|Equal2~0 (
// Equation(s):
// \U1|U2|Equal2~0_combout  = (((\U1|U2|CH [6]) # (!\U1|U2|CH [9])) # (!\U1|U2|Equal1~0_combout )) # (!\U1|U2|CH [8])

	.dataa(\U1|U2|CH [8]),
	.datab(\U1|U2|Equal1~0_combout ),
	.datac(\U1|U2|CH [9]),
	.datad(\U1|U2|CH [6]),
	.cin(gnd),
	.combout(\U1|U2|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \U1|U2|Equal2~0 .lut_mask = 16'hFF7F;
defparam \U1|U2|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N18
cycloneive_lcell_comb \U1|U2|Add1~10 (
// Equation(s):
// \U1|U2|Add1~10_combout  = (\U1|U2|CH [5] & (!\U1|U2|Add1~9 )) # (!\U1|U2|CH [5] & ((\U1|U2|Add1~9 ) # (GND)))
// \U1|U2|Add1~11  = CARRY((!\U1|U2|Add1~9 ) # (!\U1|U2|CH [5]))

	.dataa(\U1|U2|CH [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|U2|Add1~9 ),
	.combout(\U1|U2|Add1~10_combout ),
	.cout(\U1|U2|Add1~11 ));
// synopsys translate_off
defparam \U1|U2|Add1~10 .lut_mask = 16'h5A5F;
defparam \U1|U2|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y22_N2
cycloneive_lcell_comb \U1|U2|CH~0 (
// Equation(s):
// \U1|U2|CH~0_combout  = (\U1|U2|Equal2~0_combout  & \U1|U2|Add1~10_combout )

	.dataa(\U1|U2|Equal2~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\U1|U2|Add1~10_combout ),
	.cin(gnd),
	.combout(\U1|U2|CH~0_combout ),
	.cout());
// synopsys translate_off
defparam \U1|U2|CH~0 .lut_mask = 16'hAA00;
defparam \U1|U2|CH~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y22_N3
dffeas \U1|U2|CH[5] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\U1|U2|CH~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|U2|CH [5]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|U2|CH[5] .is_wysiwyg = "true";
defparam \U1|U2|CH[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N20
cycloneive_lcell_comb \U1|U2|Add1~12 (
// Equation(s):
// \U1|U2|Add1~12_combout  = (\U1|U2|CH [6] & (\U1|U2|Add1~11  $ (GND))) # (!\U1|U2|CH [6] & (!\U1|U2|Add1~11  & VCC))
// \U1|U2|Add1~13  = CARRY((\U1|U2|CH [6] & !\U1|U2|Add1~11 ))

	.dataa(gnd),
	.datab(\U1|U2|CH [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|U2|Add1~11 ),
	.combout(\U1|U2|Add1~12_combout ),
	.cout(\U1|U2|Add1~13 ));
// synopsys translate_off
defparam \U1|U2|Add1~12 .lut_mask = 16'hC30C;
defparam \U1|U2|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y19_N21
dffeas \U1|U2|CH[6] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\U1|U2|Add1~12_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|U2|CH [6]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|U2|CH[6] .is_wysiwyg = "true";
defparam \U1|U2|CH[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N22
cycloneive_lcell_comb \U1|U2|Add1~14 (
// Equation(s):
// \U1|U2|Add1~14_combout  = (\U1|U2|CH [7] & (!\U1|U2|Add1~13 )) # (!\U1|U2|CH [7] & ((\U1|U2|Add1~13 ) # (GND)))
// \U1|U2|Add1~15  = CARRY((!\U1|U2|Add1~13 ) # (!\U1|U2|CH [7]))

	.dataa(\U1|U2|CH [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|U2|Add1~13 ),
	.combout(\U1|U2|Add1~14_combout ),
	.cout(\U1|U2|Add1~15 ));
// synopsys translate_off
defparam \U1|U2|Add1~14 .lut_mask = 16'h5A5F;
defparam \U1|U2|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y19_N23
dffeas \U1|U2|CH[7] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\U1|U2|Add1~14_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|U2|CH [7]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|U2|CH[7] .is_wysiwyg = "true";
defparam \U1|U2|CH[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N12
cycloneive_lcell_comb \U1|U2|CH~2 (
// Equation(s):
// \U1|U2|CH~2_combout  = (\U1|U2|Add1~16_combout  & \U1|U2|Equal2~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\U1|U2|Add1~16_combout ),
	.datad(\U1|U2|Equal2~0_combout ),
	.cin(gnd),
	.combout(\U1|U2|CH~2_combout ),
	.cout());
// synopsys translate_off
defparam \U1|U2|CH~2 .lut_mask = 16'hF000;
defparam \U1|U2|CH~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y14_N13
dffeas \U1|U2|CH[8] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\U1|U2|CH~2_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|U2|CH [8]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|U2|CH[8] .is_wysiwyg = "true";
defparam \U1|U2|CH[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N30
cycloneive_lcell_comb \U1|U2|Equal1~1 (
// Equation(s):
// \U1|U2|Equal1~1_combout  = (!\U1|U2|CH [8] & (!\U1|U2|CH [9] & \U1|U2|CH [6]))

	.dataa(\U1|U2|CH [8]),
	.datab(gnd),
	.datac(\U1|U2|CH [9]),
	.datad(\U1|U2|CH [6]),
	.cin(gnd),
	.combout(\U1|U2|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \U1|U2|Equal1~1 .lut_mask = 16'h0500;
defparam \U1|U2|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N24
cycloneive_lcell_comb \U1|U2|H~0 (
// Equation(s):
// \U1|U2|H~0_combout  = (\U1|U2|Equal1~1_combout  & ((\U1|U2|Equal1~0_combout ) # ((\U1|U2|Equal2~0_combout  & \U1|U2|H~q )))) # (!\U1|U2|Equal1~1_combout  & (\U1|U2|Equal2~0_combout  & (\U1|U2|H~q )))

	.dataa(\U1|U2|Equal1~1_combout ),
	.datab(\U1|U2|Equal2~0_combout ),
	.datac(\U1|U2|H~q ),
	.datad(\U1|U2|Equal1~0_combout ),
	.cin(gnd),
	.combout(\U1|U2|H~0_combout ),
	.cout());
// synopsys translate_off
defparam \U1|U2|H~0 .lut_mask = 16'hEAC0;
defparam \U1|U2|H~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y14_N25
dffeas \U1|U2|H (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\U1|U2|H~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|U2|H~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|U2|H .is_wysiwyg = "true";
defparam \U1|U2|H .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y22_N8
cycloneive_lcell_comb \U1|U2|Add2~0 (
// Equation(s):
// \U1|U2|Add2~0_combout  = \U1|U2|CV [0] $ (VCC)
// \U1|U2|Add2~1  = CARRY(\U1|U2|CV [0])

	.dataa(gnd),
	.datab(\U1|U2|CV [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\U1|U2|Add2~0_combout ),
	.cout(\U1|U2|Add2~1 ));
// synopsys translate_off
defparam \U1|U2|Add2~0 .lut_mask = 16'h33CC;
defparam \U1|U2|Add2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y22_N14
cycloneive_lcell_comb \U1|U2|Add2~6 (
// Equation(s):
// \U1|U2|Add2~6_combout  = (\U1|U2|CV [3] & (!\U1|U2|Add2~5 )) # (!\U1|U2|CV [3] & ((\U1|U2|Add2~5 ) # (GND)))
// \U1|U2|Add2~7  = CARRY((!\U1|U2|Add2~5 ) # (!\U1|U2|CV [3]))

	.dataa(\U1|U2|CV [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|U2|Add2~5 ),
	.combout(\U1|U2|Add2~6_combout ),
	.cout(\U1|U2|Add2~7 ));
// synopsys translate_off
defparam \U1|U2|Add2~6 .lut_mask = 16'h5A5F;
defparam \U1|U2|Add2~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y22_N16
cycloneive_lcell_comb \U1|U2|Add2~8 (
// Equation(s):
// \U1|U2|Add2~8_combout  = (\U1|U2|CV [4] & (\U1|U2|Add2~7  $ (GND))) # (!\U1|U2|CV [4] & (!\U1|U2|Add2~7  & VCC))
// \U1|U2|Add2~9  = CARRY((\U1|U2|CV [4] & !\U1|U2|Add2~7 ))

	.dataa(gnd),
	.datab(\U1|U2|CV [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|U2|Add2~7 ),
	.combout(\U1|U2|Add2~8_combout ),
	.cout(\U1|U2|Add2~9 ));
// synopsys translate_off
defparam \U1|U2|Add2~8 .lut_mask = 16'hC30C;
defparam \U1|U2|Add2~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y22_N28
cycloneive_lcell_comb \U1|U2|CV[4]~3 (
// Equation(s):
// \U1|U2|CV[4]~3_combout  = (!\U1|U2|Equal4~1_combout  & ((\U1|U2|Equal2~0_combout  & ((\U1|U2|CV [4]))) # (!\U1|U2|Equal2~0_combout  & (\U1|U2|Add2~8_combout ))))

	.dataa(\U1|U2|Add2~8_combout ),
	.datab(\U1|U2|Equal4~1_combout ),
	.datac(\U1|U2|CV [4]),
	.datad(\U1|U2|Equal2~0_combout ),
	.cin(gnd),
	.combout(\U1|U2|CV[4]~3_combout ),
	.cout());
// synopsys translate_off
defparam \U1|U2|CV[4]~3 .lut_mask = 16'h3022;
defparam \U1|U2|CV[4]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y22_N29
dffeas \U1|U2|CV[4] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\U1|U2|CV[4]~3_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|U2|CV [4]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|U2|CV[4] .is_wysiwyg = "true";
defparam \U1|U2|CV[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y22_N12
cycloneive_lcell_comb \U1|U2|comb~1 (
// Equation(s):
// \U1|U2|comb~1_combout  = (!\U1|U2|CV [1] & !\U1|U2|CV [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(\U1|U2|CV [1]),
	.datad(\U1|U2|CV [4]),
	.cin(gnd),
	.combout(\U1|U2|comb~1_combout ),
	.cout());
// synopsys translate_off
defparam \U1|U2|comb~1 .lut_mask = 16'h000F;
defparam \U1|U2|comb~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y22_N18
cycloneive_lcell_comb \U1|U2|Add2~10 (
// Equation(s):
// \U1|U2|Add2~10_combout  = (\U1|U2|CV [5] & (!\U1|U2|Add2~9 )) # (!\U1|U2|CV [5] & ((\U1|U2|Add2~9 ) # (GND)))
// \U1|U2|Add2~11  = CARRY((!\U1|U2|Add2~9 ) # (!\U1|U2|CV [5]))

	.dataa(\U1|U2|CV [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|U2|Add2~9 ),
	.combout(\U1|U2|Add2~10_combout ),
	.cout(\U1|U2|Add2~11 ));
// synopsys translate_off
defparam \U1|U2|Add2~10 .lut_mask = 16'h5A5F;
defparam \U1|U2|Add2~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y22_N30
cycloneive_lcell_comb \U1|U2|CV[5]~5 (
// Equation(s):
// \U1|U2|CV[5]~5_combout  = (!\U1|U2|Equal4~1_combout  & ((\U1|U2|Equal2~0_combout  & ((\U1|U2|CV [5]))) # (!\U1|U2|Equal2~0_combout  & (\U1|U2|Add2~10_combout ))))

	.dataa(\U1|U2|Add2~10_combout ),
	.datab(\U1|U2|Equal2~0_combout ),
	.datac(\U1|U2|CV [5]),
	.datad(\U1|U2|Equal4~1_combout ),
	.cin(gnd),
	.combout(\U1|U2|CV[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \U1|U2|CV[5]~5 .lut_mask = 16'h00E2;
defparam \U1|U2|CV[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y22_N31
dffeas \U1|U2|CV[5] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\U1|U2|CV[5]~5_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|U2|CV [5]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|U2|CV[5] .is_wysiwyg = "true";
defparam \U1|U2|CV[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y22_N20
cycloneive_lcell_comb \U1|U2|Add2~12 (
// Equation(s):
// \U1|U2|Add2~12_combout  = (\U1|U2|CV [6] & (\U1|U2|Add2~11  $ (GND))) # (!\U1|U2|CV [6] & (!\U1|U2|Add2~11  & VCC))
// \U1|U2|Add2~13  = CARRY((\U1|U2|CV [6] & !\U1|U2|Add2~11 ))

	.dataa(gnd),
	.datab(\U1|U2|CV [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|U2|Add2~11 ),
	.combout(\U1|U2|Add2~12_combout ),
	.cout(\U1|U2|Add2~13 ));
// synopsys translate_off
defparam \U1|U2|Add2~12 .lut_mask = 16'hC30C;
defparam \U1|U2|Add2~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y22_N4
cycloneive_lcell_comb \U1|U2|CV[6]~2 (
// Equation(s):
// \U1|U2|CV[6]~2_combout  = (!\U1|U2|Equal4~1_combout  & ((\U1|U2|Equal2~0_combout  & ((\U1|U2|CV [6]))) # (!\U1|U2|Equal2~0_combout  & (\U1|U2|Add2~12_combout ))))

	.dataa(\U1|U2|Add2~12_combout ),
	.datab(\U1|U2|Equal2~0_combout ),
	.datac(\U1|U2|CV [6]),
	.datad(\U1|U2|Equal4~1_combout ),
	.cin(gnd),
	.combout(\U1|U2|CV[6]~2_combout ),
	.cout());
// synopsys translate_off
defparam \U1|U2|CV[6]~2 .lut_mask = 16'h00E2;
defparam \U1|U2|CV[6]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y22_N5
dffeas \U1|U2|CV[6] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\U1|U2|CV[6]~2_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|U2|CV [6]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|U2|CV[6] .is_wysiwyg = "true";
defparam \U1|U2|CV[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y22_N22
cycloneive_lcell_comb \U1|U2|Add2~14 (
// Equation(s):
// \U1|U2|Add2~14_combout  = (\U1|U2|CV [7] & (!\U1|U2|Add2~13 )) # (!\U1|U2|CV [7] & ((\U1|U2|Add2~13 ) # (GND)))
// \U1|U2|Add2~15  = CARRY((!\U1|U2|Add2~13 ) # (!\U1|U2|CV [7]))

	.dataa(gnd),
	.datab(\U1|U2|CV [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|U2|Add2~13 ),
	.combout(\U1|U2|Add2~14_combout ),
	.cout(\U1|U2|Add2~15 ));
// synopsys translate_off
defparam \U1|U2|Add2~14 .lut_mask = 16'h3C3F;
defparam \U1|U2|Add2~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y22_N2
cycloneive_lcell_comb \U1|U2|CV[7]~1 (
// Equation(s):
// \U1|U2|CV[7]~1_combout  = (!\U1|U2|Equal4~1_combout  & ((\U1|U2|Equal2~0_combout  & ((\U1|U2|CV [7]))) # (!\U1|U2|Equal2~0_combout  & (\U1|U2|Add2~14_combout ))))

	.dataa(\U1|U2|Add2~14_combout ),
	.datab(\U1|U2|Equal2~0_combout ),
	.datac(\U1|U2|CV [7]),
	.datad(\U1|U2|Equal4~1_combout ),
	.cin(gnd),
	.combout(\U1|U2|CV[7]~1_combout ),
	.cout());
// synopsys translate_off
defparam \U1|U2|CV[7]~1 .lut_mask = 16'h00E2;
defparam \U1|U2|CV[7]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y22_N3
dffeas \U1|U2|CV[7] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\U1|U2|CV[7]~1_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|U2|CV [7]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|U2|CV[7] .is_wysiwyg = "true";
defparam \U1|U2|CV[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y22_N24
cycloneive_lcell_comb \U1|U2|Add2~16 (
// Equation(s):
// \U1|U2|Add2~16_combout  = (\U1|U2|CV [8] & (\U1|U2|Add2~15  $ (GND))) # (!\U1|U2|CV [8] & (!\U1|U2|Add2~15  & VCC))
// \U1|U2|Add2~17  = CARRY((\U1|U2|CV [8] & !\U1|U2|Add2~15 ))

	.dataa(gnd),
	.datab(\U1|U2|CV [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|U2|Add2~15 ),
	.combout(\U1|U2|Add2~16_combout ),
	.cout(\U1|U2|Add2~17 ));
// synopsys translate_off
defparam \U1|U2|Add2~16 .lut_mask = 16'hC30C;
defparam \U1|U2|Add2~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y22_N0
cycloneive_lcell_comb \U1|U2|CV[8]~0 (
// Equation(s):
// \U1|U2|CV[8]~0_combout  = (!\U1|U2|Equal4~1_combout  & ((\U1|U2|Equal2~0_combout  & ((\U1|U2|CV [8]))) # (!\U1|U2|Equal2~0_combout  & (\U1|U2|Add2~16_combout ))))

	.dataa(\U1|U2|Add2~16_combout ),
	.datab(\U1|U2|Equal2~0_combout ),
	.datac(\U1|U2|CV [8]),
	.datad(\U1|U2|Equal4~1_combout ),
	.cin(gnd),
	.combout(\U1|U2|CV[8]~0_combout ),
	.cout());
// synopsys translate_off
defparam \U1|U2|CV[8]~0 .lut_mask = 16'h00E2;
defparam \U1|U2|CV[8]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y22_N1
dffeas \U1|U2|CV[8] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\U1|U2|CV[8]~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|U2|CV [8]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|U2|CV[8] .is_wysiwyg = "true";
defparam \U1|U2|CV[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y22_N26
cycloneive_lcell_comb \U1|U2|Add2~18 (
// Equation(s):
// \U1|U2|Add2~18_combout  = \U1|U2|CV [9] $ (\U1|U2|Add2~17 )

	.dataa(\U1|U2|CV [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\U1|U2|Add2~17 ),
	.combout(\U1|U2|Add2~18_combout ),
	.cout());
// synopsys translate_off
defparam \U1|U2|Add2~18 .lut_mask = 16'h5A5A;
defparam \U1|U2|Add2~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y22_N20
cycloneive_lcell_comb \U1|U2|CV[9]~7 (
// Equation(s):
// \U1|U2|CV[9]~7_combout  = (!\U1|U2|Equal4~1_combout  & ((\U1|U2|Equal2~0_combout  & ((\U1|U2|CV [9]))) # (!\U1|U2|Equal2~0_combout  & (\U1|U2|Add2~18_combout ))))

	.dataa(\U1|U2|Add2~18_combout ),
	.datab(\U1|U2|Equal4~1_combout ),
	.datac(\U1|U2|CV [9]),
	.datad(\U1|U2|Equal2~0_combout ),
	.cin(gnd),
	.combout(\U1|U2|CV[9]~7_combout ),
	.cout());
// synopsys translate_off
defparam \U1|U2|CV[9]~7 .lut_mask = 16'h3022;
defparam \U1|U2|CV[9]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y22_N21
dffeas \U1|U2|CV[9] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\U1|U2|CV[9]~7_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|U2|CV [9]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|U2|CV[9] .is_wysiwyg = "true";
defparam \U1|U2|CV[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y22_N22
cycloneive_lcell_comb \U1|U2|Equal4~0 (
// Equation(s):
// \U1|U2|Equal4~0_combout  = (\U1|U2|CV [3] & (\U1|U2|CV [9] & (\U1|U2|CV [2] & !\U1|U2|CV [0])))

	.dataa(\U1|U2|CV [3]),
	.datab(\U1|U2|CV [9]),
	.datac(\U1|U2|CV [2]),
	.datad(\U1|U2|CV [0]),
	.cin(gnd),
	.combout(\U1|U2|Equal4~0_combout ),
	.cout());
// synopsys translate_off
defparam \U1|U2|Equal4~0 .lut_mask = 16'h0080;
defparam \U1|U2|Equal4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N8
cycloneive_lcell_comb \U1|U2|comb~0 (
// Equation(s):
// \U1|U2|comb~0_combout  = (!\U1|U2|CV [6] & (!\U1|U2|CV [7] & !\U1|U2|CV [8]))

	.dataa(\U1|U2|CV [6]),
	.datab(\U1|U2|CV [7]),
	.datac(gnd),
	.datad(\U1|U2|CV [8]),
	.cin(gnd),
	.combout(\U1|U2|comb~0_combout ),
	.cout());
// synopsys translate_off
defparam \U1|U2|comb~0 .lut_mask = 16'h0011;
defparam \U1|U2|comb~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y22_N24
cycloneive_lcell_comb \U1|U2|Equal4~1 (
// Equation(s):
// \U1|U2|Equal4~1_combout  = (\U1|U2|comb~1_combout  & (!\U1|U2|CV [5] & (\U1|U2|Equal4~0_combout  & \U1|U2|comb~0_combout )))

	.dataa(\U1|U2|comb~1_combout ),
	.datab(\U1|U2|CV [5]),
	.datac(\U1|U2|Equal4~0_combout ),
	.datad(\U1|U2|comb~0_combout ),
	.cin(gnd),
	.combout(\U1|U2|Equal4~1_combout ),
	.cout());
// synopsys translate_off
defparam \U1|U2|Equal4~1 .lut_mask = 16'h2000;
defparam \U1|U2|Equal4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y22_N10
cycloneive_lcell_comb \U1|U2|CV[0]~6 (
// Equation(s):
// \U1|U2|CV[0]~6_combout  = (!\U1|U2|Equal4~1_combout  & ((\U1|U2|Equal2~0_combout  & ((\U1|U2|CV [0]))) # (!\U1|U2|Equal2~0_combout  & (\U1|U2|Add2~0_combout ))))

	.dataa(\U1|U2|Add2~0_combout ),
	.datab(\U1|U2|Equal4~1_combout ),
	.datac(\U1|U2|CV [0]),
	.datad(\U1|U2|Equal2~0_combout ),
	.cin(gnd),
	.combout(\U1|U2|CV[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \U1|U2|CV[0]~6 .lut_mask = 16'h3022;
defparam \U1|U2|CV[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y22_N11
dffeas \U1|U2|CV[0] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\U1|U2|CV[0]~6_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|U2|CV [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|U2|CV[0] .is_wysiwyg = "true";
defparam \U1|U2|CV[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y22_N10
cycloneive_lcell_comb \U1|U2|Add2~2 (
// Equation(s):
// \U1|U2|Add2~2_combout  = (\U1|U2|CV [1] & (!\U1|U2|Add2~1 )) # (!\U1|U2|CV [1] & ((\U1|U2|Add2~1 ) # (GND)))
// \U1|U2|Add2~3  = CARRY((!\U1|U2|Add2~1 ) # (!\U1|U2|CV [1]))

	.dataa(gnd),
	.datab(\U1|U2|CV [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|U2|Add2~1 ),
	.combout(\U1|U2|Add2~2_combout ),
	.cout(\U1|U2|Add2~3 ));
// synopsys translate_off
defparam \U1|U2|Add2~2 .lut_mask = 16'h3C3F;
defparam \U1|U2|Add2~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y22_N14
cycloneive_lcell_comb \U1|U2|CV[1]~4 (
// Equation(s):
// \U1|U2|CV[1]~4_combout  = (!\U1|U2|Equal4~1_combout  & ((\U1|U2|Equal2~0_combout  & ((\U1|U2|CV [1]))) # (!\U1|U2|Equal2~0_combout  & (\U1|U2|Add2~2_combout ))))

	.dataa(\U1|U2|Add2~2_combout ),
	.datab(\U1|U2|Equal4~1_combout ),
	.datac(\U1|U2|CV [1]),
	.datad(\U1|U2|Equal2~0_combout ),
	.cin(gnd),
	.combout(\U1|U2|CV[1]~4_combout ),
	.cout());
// synopsys translate_off
defparam \U1|U2|CV[1]~4 .lut_mask = 16'h3022;
defparam \U1|U2|CV[1]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y22_N15
dffeas \U1|U2|CV[1] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\U1|U2|CV[1]~4_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|U2|CV [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|U2|CV[1] .is_wysiwyg = "true";
defparam \U1|U2|CV[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y22_N12
cycloneive_lcell_comb \U1|U2|Add2~4 (
// Equation(s):
// \U1|U2|Add2~4_combout  = (\U1|U2|CV [2] & (\U1|U2|Add2~3  $ (GND))) # (!\U1|U2|CV [2] & (!\U1|U2|Add2~3  & VCC))
// \U1|U2|Add2~5  = CARRY((\U1|U2|CV [2] & !\U1|U2|Add2~3 ))

	.dataa(gnd),
	.datab(\U1|U2|CV [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|U2|Add2~3 ),
	.combout(\U1|U2|Add2~4_combout ),
	.cout(\U1|U2|Add2~5 ));
// synopsys translate_off
defparam \U1|U2|Add2~4 .lut_mask = 16'hC30C;
defparam \U1|U2|Add2~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y22_N8
cycloneive_lcell_comb \U1|U2|CV[2]~9 (
// Equation(s):
// \U1|U2|CV[2]~9_combout  = (!\U1|U2|Equal4~1_combout  & ((\U1|U2|Equal2~0_combout  & ((\U1|U2|CV [2]))) # (!\U1|U2|Equal2~0_combout  & (\U1|U2|Add2~4_combout ))))

	.dataa(\U1|U2|Add2~4_combout ),
	.datab(\U1|U2|Equal4~1_combout ),
	.datac(\U1|U2|CV [2]),
	.datad(\U1|U2|Equal2~0_combout ),
	.cin(gnd),
	.combout(\U1|U2|CV[2]~9_combout ),
	.cout());
// synopsys translate_off
defparam \U1|U2|CV[2]~9 .lut_mask = 16'h3022;
defparam \U1|U2|CV[2]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y22_N9
dffeas \U1|U2|CV[2] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\U1|U2|CV[2]~9_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|U2|CV [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|U2|CV[2] .is_wysiwyg = "true";
defparam \U1|U2|CV[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y22_N6
cycloneive_lcell_comb \U1|U2|CV[3]~8 (
// Equation(s):
// \U1|U2|CV[3]~8_combout  = (!\U1|U2|Equal4~1_combout  & ((\U1|U2|Equal2~0_combout  & ((\U1|U2|CV [3]))) # (!\U1|U2|Equal2~0_combout  & (\U1|U2|Add2~6_combout ))))

	.dataa(\U1|U2|Add2~6_combout ),
	.datab(\U1|U2|Equal4~1_combout ),
	.datac(\U1|U2|CV [3]),
	.datad(\U1|U2|Equal2~0_combout ),
	.cin(gnd),
	.combout(\U1|U2|CV[3]~8_combout ),
	.cout());
// synopsys translate_off
defparam \U1|U2|CV[3]~8 .lut_mask = 16'h3022;
defparam \U1|U2|CV[3]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y22_N7
dffeas \U1|U2|CV[3] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\U1|U2|CV[3]~8_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|U2|CV [3]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|U2|CV[3] .is_wysiwyg = "true";
defparam \U1|U2|CV[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y22_N18
cycloneive_lcell_comb \U1|U2|Equal3~1 (
// Equation(s):
// \U1|U2|Equal3~1_combout  = (!\U1|U2|CV [3] & (!\U1|U2|CV [9] & (!\U1|U2|CV [2] & \U1|U2|CV [0])))

	.dataa(\U1|U2|CV [3]),
	.datab(\U1|U2|CV [9]),
	.datac(\U1|U2|CV [2]),
	.datad(\U1|U2|CV [0]),
	.cin(gnd),
	.combout(\U1|U2|Equal3~1_combout ),
	.cout());
// synopsys translate_off
defparam \U1|U2|Equal3~1 .lut_mask = 16'h0100;
defparam \U1|U2|Equal3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y22_N0
cycloneive_lcell_comb \U1|U2|Equal3~0 (
// Equation(s):
// \U1|U2|Equal3~0_combout  = (!\U1|U2|CV [4] & (!\U1|U2|CV [5] & (!\U1|U2|CV [1] & \U1|U2|comb~0_combout )))

	.dataa(\U1|U2|CV [4]),
	.datab(\U1|U2|CV [5]),
	.datac(\U1|U2|CV [1]),
	.datad(\U1|U2|comb~0_combout ),
	.cin(gnd),
	.combout(\U1|U2|Equal3~0_combout ),
	.cout());
// synopsys translate_off
defparam \U1|U2|Equal3~0 .lut_mask = 16'h0100;
defparam \U1|U2|Equal3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y22_N16
cycloneive_lcell_comb \U1|U2|V~0 (
// Equation(s):
// \U1|U2|V~0_combout  = (\U1|U2|Equal3~1_combout  & ((\U1|U2|Equal3~0_combout ) # ((\U1|U2|V~q  & !\U1|U2|Equal4~1_combout )))) # (!\U1|U2|Equal3~1_combout  & (((\U1|U2|V~q  & !\U1|U2|Equal4~1_combout ))))

	.dataa(\U1|U2|Equal3~1_combout ),
	.datab(\U1|U2|Equal3~0_combout ),
	.datac(\U1|U2|V~q ),
	.datad(\U1|U2|Equal4~1_combout ),
	.cin(gnd),
	.combout(\U1|U2|V~0_combout ),
	.cout());
// synopsys translate_off
defparam \U1|U2|V~0 .lut_mask = 16'h88F8;
defparam \U1|U2|V~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y22_N17
dffeas \U1|U2|V (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\U1|U2|V~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|U2|V~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|U2|V .is_wysiwyg = "true";
defparam \U1|U2|V .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G3
cycloneive_clkctrl \clk_100mhz~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,clk_100mhz}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk_100mhz~clkctrl_outclk ));
// synopsys translate_off
defparam \clk_100mhz~clkctrl .clock_type = "global clock";
defparam \clk_100mhz~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N6
cycloneive_lcell_comb \C1[0]~12 (
// Equation(s):
// \C1[0]~12_combout  = C1[0] $ (VCC)
// \C1[0]~13  = CARRY(C1[0])

	.dataa(C1[0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\C1[0]~12_combout ),
	.cout(\C1[0]~13 ));
// synopsys translate_off
defparam \C1[0]~12 .lut_mask = 16'h55AA;
defparam \C1[0]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N0
cycloneive_lcell_comb \Equal0~0 (
// Equation(s):
// \Equal0~0_combout  = (C1[2] & (C1[3] & (C1[1] & C1[0])))

	.dataa(C1[2]),
	.datab(C1[3]),
	.datac(C1[1]),
	.datad(C1[0]),
	.cin(gnd),
	.combout(\Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~0 .lut_mask = 16'h8000;
defparam \Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N2
cycloneive_lcell_comb \Equal0~1 (
// Equation(s):
// \Equal0~1_combout  = (!C1[7] & (C1[6] & (!C1[4] & !C1[5])))

	.dataa(C1[7]),
	.datab(C1[6]),
	.datac(C1[4]),
	.datad(C1[5]),
	.cin(gnd),
	.combout(\Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~1 .lut_mask = 16'h0004;
defparam \Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N20
cycloneive_lcell_comb \C1[7]~30 (
// Equation(s):
// \C1[7]~30_combout  = (C1[7] & (!\C1[6]~29 )) # (!C1[7] & ((\C1[6]~29 ) # (GND)))
// \C1[7]~31  = CARRY((!\C1[6]~29 ) # (!C1[7]))

	.dataa(gnd),
	.datab(C1[7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\C1[6]~29 ),
	.combout(\C1[7]~30_combout ),
	.cout(\C1[7]~31 ));
// synopsys translate_off
defparam \C1[7]~30 .lut_mask = 16'h3C3F;
defparam \C1[7]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N22
cycloneive_lcell_comb \C1[8]~32 (
// Equation(s):
// \C1[8]~32_combout  = (C1[8] & (\C1[7]~31  $ (GND))) # (!C1[8] & (!\C1[7]~31  & VCC))
// \C1[8]~33  = CARRY((C1[8] & !\C1[7]~31 ))

	.dataa(C1[8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\C1[7]~31 ),
	.combout(\C1[8]~32_combout ),
	.cout(\C1[8]~33 ));
// synopsys translate_off
defparam \C1[8]~32 .lut_mask = 16'hA50A;
defparam \C1[8]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N28
cycloneive_lcell_comb \Mux3~5 (
// Equation(s):
// \Mux3~5_combout  = (i[2] & (((i[0])))) # (!i[2] & (!i[1] & (!i[3] & !i[0])))

	.dataa(i[1]),
	.datab(i[3]),
	.datac(i[2]),
	.datad(i[0]),
	.cin(gnd),
	.combout(\Mux3~5_combout ),
	.cout());
// synopsys translate_off
defparam \Mux3~5 .lut_mask = 16'hF001;
defparam \Mux3~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N24
cycloneive_lcell_comb \C1[9]~34 (
// Equation(s):
// \C1[9]~34_combout  = C1[9] $ (\C1[8]~33 )

	.dataa(gnd),
	.datab(C1[9]),
	.datac(gnd),
	.datad(gnd),
	.cin(\C1[8]~33 ),
	.combout(\C1[9]~34_combout ),
	.cout());
// synopsys translate_off
defparam \C1[9]~34 .lut_mask = 16'h3C3C;
defparam \C1[9]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y23_N25
dffeas \C1[9] (
	.clk(\clk_100mhz~clkctrl_outclk ),
	.d(\C1[9]~34_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\C1[0]~17_combout ),
	.sload(gnd),
	.ena(\D1[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(C1[9]),
	.prn(vcc));
// synopsys translate_off
defparam \C1[9] .is_wysiwyg = "true";
defparam \C1[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N4
cycloneive_lcell_comb \Equal0~2 (
// Equation(s):
// \Equal0~2_combout  = (\Equal0~1_combout  & (!C1[9] & (!C1[8] & \Equal0~0_combout )))

	.dataa(\Equal0~1_combout ),
	.datab(C1[9]),
	.datac(C1[8]),
	.datad(\Equal0~0_combout ),
	.cin(gnd),
	.combout(\Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~2 .lut_mask = 16'h0200;
defparam \Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneive_clkctrl \clk~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clk~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clk~inputclkctrl .clock_type = "global clock";
defparam \clk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N12
cycloneive_lcell_comb \U1|U2|CY[2]~9 (
// Equation(s):
// \U1|U2|CY[2]~9_cout  = CARRY(\U1|U2|CV [1])

	.dataa(gnd),
	.datab(\U1|U2|CV [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\U1|U2|CY[2]~9_cout ));
// synopsys translate_off
defparam \U1|U2|CY[2]~9 .lut_mask = 16'h00CC;
defparam \U1|U2|CY[2]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N14
cycloneive_lcell_comb \U1|U2|CY[2]~10 (
// Equation(s):
// \U1|U2|CY[2]~10_combout  = (\U1|U2|CV [2] & (\U1|U2|CY[2]~9_cout  & VCC)) # (!\U1|U2|CV [2] & (!\U1|U2|CY[2]~9_cout ))
// \U1|U2|CY[2]~11  = CARRY((!\U1|U2|CV [2] & !\U1|U2|CY[2]~9_cout ))

	.dataa(\U1|U2|CV [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|U2|CY[2]~9_cout ),
	.combout(\U1|U2|CY[2]~10_combout ),
	.cout(\U1|U2|CY[2]~11 ));
// synopsys translate_off
defparam \U1|U2|CY[2]~10 .lut_mask = 16'hA505;
defparam \U1|U2|CY[2]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N16
cycloneive_lcell_comb \U1|U2|CY[3]~12 (
// Equation(s):
// \U1|U2|CY[3]~12_combout  = (\U1|U2|CV [3] & ((GND) # (!\U1|U2|CY[2]~11 ))) # (!\U1|U2|CV [3] & (\U1|U2|CY[2]~11  $ (GND)))
// \U1|U2|CY[3]~13  = CARRY((\U1|U2|CV [3]) # (!\U1|U2|CY[2]~11 ))

	.dataa(\U1|U2|CV [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|U2|CY[2]~11 ),
	.combout(\U1|U2|CY[3]~12_combout ),
	.cout(\U1|U2|CY[3]~13 ));
// synopsys translate_off
defparam \U1|U2|CY[3]~12 .lut_mask = 16'h5AAF;
defparam \U1|U2|CY[3]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N18
cycloneive_lcell_comb \U1|U2|CY[4]~14 (
// Equation(s):
// \U1|U2|CY[4]~14_combout  = (\U1|U2|CV [4] & (\U1|U2|CY[3]~13  & VCC)) # (!\U1|U2|CV [4] & (!\U1|U2|CY[3]~13 ))
// \U1|U2|CY[4]~15  = CARRY((!\U1|U2|CV [4] & !\U1|U2|CY[3]~13 ))

	.dataa(\U1|U2|CV [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|U2|CY[3]~13 ),
	.combout(\U1|U2|CY[4]~14_combout ),
	.cout(\U1|U2|CY[4]~15 ));
// synopsys translate_off
defparam \U1|U2|CY[4]~14 .lut_mask = 16'hA505;
defparam \U1|U2|CY[4]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N20
cycloneive_lcell_comb \U1|U2|CY[5]~16 (
// Equation(s):
// \U1|U2|CY[5]~16_combout  = (\U1|U2|CV [5] & (\U1|U2|CY[4]~15  $ (GND))) # (!\U1|U2|CV [5] & (!\U1|U2|CY[4]~15  & VCC))
// \U1|U2|CY[5]~17  = CARRY((\U1|U2|CV [5] & !\U1|U2|CY[4]~15 ))

	.dataa(\U1|U2|CV [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|U2|CY[4]~15 ),
	.combout(\U1|U2|CY[5]~16_combout ),
	.cout(\U1|U2|CY[5]~17 ));
// synopsys translate_off
defparam \U1|U2|CY[5]~16 .lut_mask = 16'hA50A;
defparam \U1|U2|CY[5]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N22
cycloneive_lcell_comb \U1|U2|CY[6]~18 (
// Equation(s):
// \U1|U2|CY[6]~18_combout  = (\U1|U2|CV [6] & (\U1|U2|CY[5]~17  & VCC)) # (!\U1|U2|CV [6] & (!\U1|U2|CY[5]~17 ))
// \U1|U2|CY[6]~19  = CARRY((!\U1|U2|CV [6] & !\U1|U2|CY[5]~17 ))

	.dataa(\U1|U2|CV [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|U2|CY[5]~17 ),
	.combout(\U1|U2|CY[6]~18_combout ),
	.cout(\U1|U2|CY[6]~19 ));
// synopsys translate_off
defparam \U1|U2|CY[6]~18 .lut_mask = 16'hA505;
defparam \U1|U2|CY[6]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N24
cycloneive_lcell_comb \U1|U2|CY[7]~20 (
// Equation(s):
// \U1|U2|CY[7]~20_combout  = (\U1|U2|CV [7] & ((GND) # (!\U1|U2|CY[6]~19 ))) # (!\U1|U2|CV [7] & (\U1|U2|CY[6]~19  $ (GND)))
// \U1|U2|CY[7]~21  = CARRY((\U1|U2|CV [7]) # (!\U1|U2|CY[6]~19 ))

	.dataa(gnd),
	.datab(\U1|U2|CV [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|U2|CY[6]~19 ),
	.combout(\U1|U2|CY[7]~20_combout ),
	.cout(\U1|U2|CY[7]~21 ));
// synopsys translate_off
defparam \U1|U2|CY[7]~20 .lut_mask = 16'h3CCF;
defparam \U1|U2|CY[7]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N26
cycloneive_lcell_comb \U1|U2|CY[8]~22 (
// Equation(s):
// \U1|U2|CY[8]~22_combout  = (\U1|U2|CV [8] & (\U1|U2|CY[7]~21  & VCC)) # (!\U1|U2|CV [8] & (!\U1|U2|CY[7]~21 ))
// \U1|U2|CY[8]~23  = CARRY((!\U1|U2|CV [8] & !\U1|U2|CY[7]~21 ))

	.dataa(\U1|U2|CV [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|U2|CY[7]~21 ),
	.combout(\U1|U2|CY[8]~22_combout ),
	.cout(\U1|U2|CY[8]~23 ));
// synopsys translate_off
defparam \U1|U2|CY[8]~22 .lut_mask = 16'hA505;
defparam \U1|U2|CY[8]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N30
cycloneive_lcell_comb \U1|U2|always6~0 (
// Equation(s):
// \U1|U2|always6~0_combout  = (!\U1|U2|CH [8] & (!\U1|U2|CH [3] & (!\U1|U2|CH [7] & !\U1|U2|CH [6])))

	.dataa(\U1|U2|CH [8]),
	.datab(\U1|U2|CH [3]),
	.datac(\U1|U2|CH [7]),
	.datad(\U1|U2|CH [6]),
	.cin(gnd),
	.combout(\U1|U2|always6~0_combout ),
	.cout());
// synopsys translate_off
defparam \U1|U2|always6~0 .lut_mask = 16'h0001;
defparam \U1|U2|always6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y22_N4
cycloneive_lcell_comb \U1|U2|comb~4 (
// Equation(s):
// \U1|U2|comb~4_combout  = (\U1|U2|CV [3]) # ((\U1|U2|CV [2]) # ((\U1|U2|CV [1] & \U1|U2|CV [0])))

	.dataa(\U1|U2|CV [3]),
	.datab(\U1|U2|CV [2]),
	.datac(\U1|U2|CV [1]),
	.datad(\U1|U2|CV [0]),
	.cin(gnd),
	.combout(\U1|U2|comb~4_combout ),
	.cout());
// synopsys translate_off
defparam \U1|U2|comb~4 .lut_mask = 16'hFEEE;
defparam \U1|U2|comb~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y22_N28
cycloneive_lcell_comb \U1|U2|comb~3 (
// Equation(s):
// \U1|U2|comb~3_combout  = (\U1|U2|CV [6]) # ((\U1|U2|CV [5]) # (\U1|U2|CV [7]))

	.dataa(gnd),
	.datab(\U1|U2|CV [6]),
	.datac(\U1|U2|CV [5]),
	.datad(\U1|U2|CV [7]),
	.cin(gnd),
	.combout(\U1|U2|comb~3_combout ),
	.cout());
// synopsys translate_off
defparam \U1|U2|comb~3 .lut_mask = 16'hFFFC;
defparam \U1|U2|comb~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y22_N6
cycloneive_lcell_comb \U1|U2|comb~5 (
// Equation(s):
// \U1|U2|comb~5_combout  = (\U1|U2|CV [8] & ((\U1|U2|comb~3_combout ) # ((\U1|U2|comb~4_combout  & \U1|U2|CV [4]))))

	.dataa(\U1|U2|comb~4_combout ),
	.datab(\U1|U2|CV [8]),
	.datac(\U1|U2|comb~3_combout ),
	.datad(\U1|U2|CV [4]),
	.cin(gnd),
	.combout(\U1|U2|comb~5_combout ),
	.cout());
// synopsys translate_off
defparam \U1|U2|comb~5 .lut_mask = 16'hC8C0;
defparam \U1|U2|comb~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y22_N26
cycloneive_lcell_comb \U1|U2|comb~2 (
// Equation(s):
// \U1|U2|comb~2_combout  = ((\U1|U2|comb~1_combout  & (!\U1|U2|CV [2] & !\U1|U2|CV [3]))) # (!\U1|U2|CV [5])

	.dataa(\U1|U2|comb~1_combout ),
	.datab(\U1|U2|CV [5]),
	.datac(\U1|U2|CV [2]),
	.datad(\U1|U2|CV [3]),
	.cin(gnd),
	.combout(\U1|U2|comb~2_combout ),
	.cout());
// synopsys translate_off
defparam \U1|U2|comb~2 .lut_mask = 16'h333B;
defparam \U1|U2|comb~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N26
cycloneive_lcell_comb \U1|U2|CF[7]~1 (
// Equation(s):
// \U1|U2|CF[7]~1_combout  = (\U1|U2|Equal0~1_combout  & (!\U1|U2|Equal0~0_combout  & ((\U1|U2|isON~q ) # (!\U1|U2|Equal4~1_combout )))) # (!\U1|U2|Equal0~1_combout  & ((\U1|U2|isON~q ) # ((!\U1|U2|Equal4~1_combout ))))

	.dataa(\U1|U2|Equal0~1_combout ),
	.datab(\U1|U2|isON~q ),
	.datac(\U1|U2|Equal0~0_combout ),
	.datad(\U1|U2|Equal4~1_combout ),
	.cin(gnd),
	.combout(\U1|U2|CF[7]~1_combout ),
	.cout());
// synopsys translate_off
defparam \U1|U2|CF[7]~1 .lut_mask = 16'h4C5F;
defparam \U1|U2|CF[7]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N10
cycloneive_lcell_comb \U1|U2|Add0~6 (
// Equation(s):
// \U1|U2|Add0~6_combout  = (\U1|U2|CF [3] & (!\U1|U2|Add0~5 )) # (!\U1|U2|CF [3] & ((\U1|U2|Add0~5 ) # (GND)))
// \U1|U2|Add0~7  = CARRY((!\U1|U2|Add0~5 ) # (!\U1|U2|CF [3]))

	.dataa(\U1|U2|CF [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|U2|Add0~5 ),
	.combout(\U1|U2|Add0~6_combout ),
	.cout(\U1|U2|Add0~7 ));
// synopsys translate_off
defparam \U1|U2|Add0~6 .lut_mask = 16'h5A5F;
defparam \U1|U2|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N12
cycloneive_lcell_comb \U1|U2|Add0~8 (
// Equation(s):
// \U1|U2|Add0~8_combout  = (\U1|U2|CF [4] & (\U1|U2|Add0~7  $ (GND))) # (!\U1|U2|CF [4] & (!\U1|U2|Add0~7  & VCC))
// \U1|U2|Add0~9  = CARRY((\U1|U2|CF [4] & !\U1|U2|Add0~7 ))

	.dataa(gnd),
	.datab(\U1|U2|CF [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|U2|Add0~7 ),
	.combout(\U1|U2|Add0~8_combout ),
	.cout(\U1|U2|Add0~9 ));
// synopsys translate_off
defparam \U1|U2|Add0~8 .lut_mask = 16'hC30C;
defparam \U1|U2|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N24
cycloneive_lcell_comb \U1|U2|CF[4]~4 (
// Equation(s):
// \U1|U2|CF[4]~4_combout  = (\U1|U2|Add0~8_combout  & (((\U1|U2|CF[7]~1_combout  & \U1|U2|CF [4])) # (!\U1|U2|CF[7]~2_combout ))) # (!\U1|U2|Add0~8_combout  & (\U1|U2|CF[7]~1_combout  & (\U1|U2|CF [4])))

	.dataa(\U1|U2|Add0~8_combout ),
	.datab(\U1|U2|CF[7]~1_combout ),
	.datac(\U1|U2|CF [4]),
	.datad(\U1|U2|CF[7]~2_combout ),
	.cin(gnd),
	.combout(\U1|U2|CF[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \U1|U2|CF[4]~4 .lut_mask = 16'hC0EA;
defparam \U1|U2|CF[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y14_N25
dffeas \U1|U2|CF[4] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\U1|U2|CF[4]~4_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|U2|CF [4]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|U2|CF[4] .is_wysiwyg = "true";
defparam \U1|U2|CF[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N14
cycloneive_lcell_comb \U1|U2|Add0~10 (
// Equation(s):
// \U1|U2|Add0~10_combout  = (\U1|U2|CF [5] & (!\U1|U2|Add0~9 )) # (!\U1|U2|CF [5] & ((\U1|U2|Add0~9 ) # (GND)))
// \U1|U2|Add0~11  = CARRY((!\U1|U2|Add0~9 ) # (!\U1|U2|CF [5]))

	.dataa(\U1|U2|CF [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|U2|Add0~9 ),
	.combout(\U1|U2|Add0~10_combout ),
	.cout(\U1|U2|Add0~11 ));
// synopsys translate_off
defparam \U1|U2|Add0~10 .lut_mask = 16'h5A5F;
defparam \U1|U2|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N6
cycloneive_lcell_comb \U1|U2|CF[5]~3 (
// Equation(s):
// \U1|U2|CF[5]~3_combout  = (\U1|U2|CF[7]~1_combout  & ((\U1|U2|CF [5]) # ((\U1|U2|Add0~10_combout  & !\U1|U2|CF[7]~2_combout )))) # (!\U1|U2|CF[7]~1_combout  & (\U1|U2|Add0~10_combout  & ((!\U1|U2|CF[7]~2_combout ))))

	.dataa(\U1|U2|CF[7]~1_combout ),
	.datab(\U1|U2|Add0~10_combout ),
	.datac(\U1|U2|CF [5]),
	.datad(\U1|U2|CF[7]~2_combout ),
	.cin(gnd),
	.combout(\U1|U2|CF[5]~3_combout ),
	.cout());
// synopsys translate_off
defparam \U1|U2|CF[5]~3 .lut_mask = 16'hA0EC;
defparam \U1|U2|CF[5]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y14_N7
dffeas \U1|U2|CF[5] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\U1|U2|CF[5]~3_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|U2|CF [5]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|U2|CF[5] .is_wysiwyg = "true";
defparam \U1|U2|CF[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N16
cycloneive_lcell_comb \U1|U2|Add0~12 (
// Equation(s):
// \U1|U2|Add0~12_combout  = (\U1|U2|CF [6] & (\U1|U2|Add0~11  $ (GND))) # (!\U1|U2|CF [6] & (!\U1|U2|Add0~11  & VCC))
// \U1|U2|Add0~13  = CARRY((\U1|U2|CF [6] & !\U1|U2|Add0~11 ))

	.dataa(gnd),
	.datab(\U1|U2|CF [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|U2|Add0~11 ),
	.combout(\U1|U2|Add0~12_combout ),
	.cout(\U1|U2|Add0~13 ));
// synopsys translate_off
defparam \U1|U2|Add0~12 .lut_mask = 16'hC30C;
defparam \U1|U2|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N20
cycloneive_lcell_comb \U1|U2|CF[6]~6 (
// Equation(s):
// \U1|U2|CF[6]~6_combout  = (\U1|U2|CF[7]~1_combout  & ((\U1|U2|CF [6]) # ((!\U1|U2|CF[7]~2_combout  & \U1|U2|Add0~12_combout )))) # (!\U1|U2|CF[7]~1_combout  & (!\U1|U2|CF[7]~2_combout  & ((\U1|U2|Add0~12_combout ))))

	.dataa(\U1|U2|CF[7]~1_combout ),
	.datab(\U1|U2|CF[7]~2_combout ),
	.datac(\U1|U2|CF [6]),
	.datad(\U1|U2|Add0~12_combout ),
	.cin(gnd),
	.combout(\U1|U2|CF[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \U1|U2|CF[6]~6 .lut_mask = 16'hB3A0;
defparam \U1|U2|CF[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y14_N21
dffeas \U1|U2|CF[6] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\U1|U2|CF[6]~6_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|U2|CF [6]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|U2|CF[6] .is_wysiwyg = "true";
defparam \U1|U2|CF[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N18
cycloneive_lcell_comb \U1|U2|Add0~14 (
// Equation(s):
// \U1|U2|Add0~14_combout  = \U1|U2|Add0~13  $ (\U1|U2|CF [7])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U1|U2|CF [7]),
	.cin(\U1|U2|Add0~13 ),
	.combout(\U1|U2|Add0~14_combout ),
	.cout());
// synopsys translate_off
defparam \U1|U2|Add0~14 .lut_mask = 16'h0FF0;
defparam \U1|U2|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N2
cycloneive_lcell_comb \U1|U2|CF[7]~5 (
// Equation(s):
// \U1|U2|CF[7]~5_combout  = (\U1|U2|CF[7]~2_combout  & (\U1|U2|CF[7]~1_combout  & (\U1|U2|CF [7]))) # (!\U1|U2|CF[7]~2_combout  & ((\U1|U2|Add0~14_combout ) # ((\U1|U2|CF[7]~1_combout  & \U1|U2|CF [7]))))

	.dataa(\U1|U2|CF[7]~2_combout ),
	.datab(\U1|U2|CF[7]~1_combout ),
	.datac(\U1|U2|CF [7]),
	.datad(\U1|U2|Add0~14_combout ),
	.cin(gnd),
	.combout(\U1|U2|CF[7]~5_combout ),
	.cout());
// synopsys translate_off
defparam \U1|U2|CF[7]~5 .lut_mask = 16'hD5C0;
defparam \U1|U2|CF[7]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y14_N3
dffeas \U1|U2|CF[7] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\U1|U2|CF[7]~5_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|U2|CF [7]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|U2|CF[7] .is_wysiwyg = "true";
defparam \U1|U2|CF[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N8
cycloneive_lcell_comb \U1|U2|Equal0~0 (
// Equation(s):
// \U1|U2|Equal0~0_combout  = (\U1|U2|CF [5] & (!\U1|U2|CF [6] & (\U1|U2|CF [4] & !\U1|U2|CF [7])))

	.dataa(\U1|U2|CF [5]),
	.datab(\U1|U2|CF [6]),
	.datac(\U1|U2|CF [4]),
	.datad(\U1|U2|CF [7]),
	.cin(gnd),
	.combout(\U1|U2|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \U1|U2|Equal0~0 .lut_mask = 16'h0020;
defparam \U1|U2|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N28
cycloneive_lcell_comb \U1|U2|CF[7]~2 (
// Equation(s):
// \U1|U2|CF[7]~2_combout  = (\U1|U2|isON~q ) # (((\U1|U2|Equal0~1_combout  & \U1|U2|Equal0~0_combout )) # (!\U1|U2|Equal4~1_combout ))

	.dataa(\U1|U2|Equal0~1_combout ),
	.datab(\U1|U2|isON~q ),
	.datac(\U1|U2|Equal0~0_combout ),
	.datad(\U1|U2|Equal4~1_combout ),
	.cin(gnd),
	.combout(\U1|U2|CF[7]~2_combout ),
	.cout());
// synopsys translate_off
defparam \U1|U2|CF[7]~2 .lut_mask = 16'hECFF;
defparam \U1|U2|CF[7]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N4
cycloneive_lcell_comb \U1|U2|Add0~0 (
// Equation(s):
// \U1|U2|Add0~0_combout  = \U1|U2|CF [0] $ (VCC)
// \U1|U2|Add0~1  = CARRY(\U1|U2|CF [0])

	.dataa(\U1|U2|CF [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\U1|U2|Add0~0_combout ),
	.cout(\U1|U2|Add0~1 ));
// synopsys translate_off
defparam \U1|U2|Add0~0 .lut_mask = 16'h55AA;
defparam \U1|U2|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N26
cycloneive_lcell_comb \U1|U2|CF[0]~9 (
// Equation(s):
// \U1|U2|CF[0]~9_combout  = (\U1|U2|CF[7]~2_combout  & (((\U1|U2|CF [0] & \U1|U2|CF[7]~1_combout )))) # (!\U1|U2|CF[7]~2_combout  & ((\U1|U2|Add0~0_combout ) # ((\U1|U2|CF [0] & \U1|U2|CF[7]~1_combout ))))

	.dataa(\U1|U2|CF[7]~2_combout ),
	.datab(\U1|U2|Add0~0_combout ),
	.datac(\U1|U2|CF [0]),
	.datad(\U1|U2|CF[7]~1_combout ),
	.cin(gnd),
	.combout(\U1|U2|CF[0]~9_combout ),
	.cout());
// synopsys translate_off
defparam \U1|U2|CF[0]~9 .lut_mask = 16'hF444;
defparam \U1|U2|CF[0]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y14_N27
dffeas \U1|U2|CF[0] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\U1|U2|CF[0]~9_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|U2|CF [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|U2|CF[0] .is_wysiwyg = "true";
defparam \U1|U2|CF[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N6
cycloneive_lcell_comb \U1|U2|Add0~2 (
// Equation(s):
// \U1|U2|Add0~2_combout  = (\U1|U2|CF [1] & (!\U1|U2|Add0~1 )) # (!\U1|U2|CF [1] & ((\U1|U2|Add0~1 ) # (GND)))
// \U1|U2|Add0~3  = CARRY((!\U1|U2|Add0~1 ) # (!\U1|U2|CF [1]))

	.dataa(gnd),
	.datab(\U1|U2|CF [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|U2|Add0~1 ),
	.combout(\U1|U2|Add0~2_combout ),
	.cout(\U1|U2|Add0~3 ));
// synopsys translate_off
defparam \U1|U2|Add0~2 .lut_mask = 16'h3C3F;
defparam \U1|U2|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N0
cycloneive_lcell_comb \U1|U2|CF[1]~8 (
// Equation(s):
// \U1|U2|CF[1]~8_combout  = (\U1|U2|Add0~2_combout  & (((\U1|U2|CF[7]~1_combout  & \U1|U2|CF [1])) # (!\U1|U2|CF[7]~2_combout ))) # (!\U1|U2|Add0~2_combout  & (\U1|U2|CF[7]~1_combout  & (\U1|U2|CF [1])))

	.dataa(\U1|U2|Add0~2_combout ),
	.datab(\U1|U2|CF[7]~1_combout ),
	.datac(\U1|U2|CF [1]),
	.datad(\U1|U2|CF[7]~2_combout ),
	.cin(gnd),
	.combout(\U1|U2|CF[1]~8_combout ),
	.cout());
// synopsys translate_off
defparam \U1|U2|CF[1]~8 .lut_mask = 16'hC0EA;
defparam \U1|U2|CF[1]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y14_N1
dffeas \U1|U2|CF[1] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\U1|U2|CF[1]~8_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|U2|CF [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|U2|CF[1] .is_wysiwyg = "true";
defparam \U1|U2|CF[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N8
cycloneive_lcell_comb \U1|U2|Add0~4 (
// Equation(s):
// \U1|U2|Add0~4_combout  = (\U1|U2|CF [2] & (\U1|U2|Add0~3  $ (GND))) # (!\U1|U2|CF [2] & (!\U1|U2|Add0~3  & VCC))
// \U1|U2|Add0~5  = CARRY((\U1|U2|CF [2] & !\U1|U2|Add0~3 ))

	.dataa(gnd),
	.datab(\U1|U2|CF [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|U2|Add0~3 ),
	.combout(\U1|U2|Add0~4_combout ),
	.cout(\U1|U2|Add0~5 ));
// synopsys translate_off
defparam \U1|U2|Add0~4 .lut_mask = 16'hC30C;
defparam \U1|U2|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N28
cycloneive_lcell_comb \U1|U2|CF[2]~10 (
// Equation(s):
// \U1|U2|CF[2]~10_combout  = (\U1|U2|CF[7]~2_combout  & (((\U1|U2|CF [2] & \U1|U2|CF[7]~1_combout )))) # (!\U1|U2|CF[7]~2_combout  & ((\U1|U2|Add0~4_combout ) # ((\U1|U2|CF [2] & \U1|U2|CF[7]~1_combout ))))

	.dataa(\U1|U2|CF[7]~2_combout ),
	.datab(\U1|U2|Add0~4_combout ),
	.datac(\U1|U2|CF [2]),
	.datad(\U1|U2|CF[7]~1_combout ),
	.cin(gnd),
	.combout(\U1|U2|CF[2]~10_combout ),
	.cout());
// synopsys translate_off
defparam \U1|U2|CF[2]~10 .lut_mask = 16'hF444;
defparam \U1|U2|CF[2]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y14_N29
dffeas \U1|U2|CF[2] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\U1|U2|CF[2]~10_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|U2|CF [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|U2|CF[2] .is_wysiwyg = "true";
defparam \U1|U2|CF[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N22
cycloneive_lcell_comb \U1|U2|CF[3]~7 (
// Equation(s):
// \U1|U2|CF[3]~7_combout  = (\U1|U2|Add0~6_combout  & (((\U1|U2|CF[7]~1_combout  & \U1|U2|CF [3])) # (!\U1|U2|CF[7]~2_combout ))) # (!\U1|U2|Add0~6_combout  & (\U1|U2|CF[7]~1_combout  & (\U1|U2|CF [3])))

	.dataa(\U1|U2|Add0~6_combout ),
	.datab(\U1|U2|CF[7]~1_combout ),
	.datac(\U1|U2|CF [3]),
	.datad(\U1|U2|CF[7]~2_combout ),
	.cin(gnd),
	.combout(\U1|U2|CF[3]~7_combout ),
	.cout());
// synopsys translate_off
defparam \U1|U2|CF[3]~7 .lut_mask = 16'hC0EA;
defparam \U1|U2|CF[3]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y14_N23
dffeas \U1|U2|CF[3] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\U1|U2|CF[3]~7_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|U2|CF [3]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|U2|CF[3] .is_wysiwyg = "true";
defparam \U1|U2|CF[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N30
cycloneive_lcell_comb \U1|U2|Equal0~1 (
// Equation(s):
// \U1|U2|Equal0~1_combout  = (\U1|U2|CF [3] & (\U1|U2|CF [1] & (\U1|U2|CF [0] & !\U1|U2|CF [2])))

	.dataa(\U1|U2|CF [3]),
	.datab(\U1|U2|CF [1]),
	.datac(\U1|U2|CF [0]),
	.datad(\U1|U2|CF [2]),
	.cin(gnd),
	.combout(\U1|U2|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \U1|U2|Equal0~1 .lut_mask = 16'h0080;
defparam \U1|U2|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N2
cycloneive_lcell_comb \U1|U2|CF[7]~0 (
// Equation(s):
// \U1|U2|CF[7]~0_combout  = (\U1|U2|isON~q ) # ((\U1|U2|Equal0~1_combout  & \U1|U2|Equal0~0_combout ))

	.dataa(\U1|U2|Equal0~1_combout ),
	.datab(\U1|U2|Equal0~0_combout ),
	.datac(\U1|U2|isON~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\U1|U2|CF[7]~0_combout ),
	.cout());
// synopsys translate_off
defparam \U1|U2|CF[7]~0 .lut_mask = 16'hF8F8;
defparam \U1|U2|CF[7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y14_N3
dffeas \U1|U2|isON (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\U1|U2|CF[7]~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|U2|isON~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|U2|isON .is_wysiwyg = "true";
defparam \U1|U2|isON .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N20
cycloneive_lcell_comb \U1|U2|D1~0 (
// Equation(s):
// \U1|U2|D1~0_combout  = (!\U1|U2|CV [9] & (!\U1|U2|CH [9] & \U1|U2|isON~q ))

	.dataa(\U1|U2|CV [9]),
	.datab(gnd),
	.datac(\U1|U2|CH [9]),
	.datad(\U1|U2|isON~q ),
	.cin(gnd),
	.combout(\U1|U2|D1~0_combout ),
	.cout());
// synopsys translate_off
defparam \U1|U2|D1~0 .lut_mask = 16'h0500;
defparam \U1|U2|D1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N14
cycloneive_lcell_comb \U1|U2|D1~1 (
// Equation(s):
// \U1|U2|D1~1_combout  = (!\U1|U2|comb~5_combout  & (\U1|U2|D1~0_combout  & ((!\U1|U2|comb~0_combout ) # (!\U1|U2|comb~2_combout ))))

	.dataa(\U1|U2|comb~5_combout ),
	.datab(\U1|U2|comb~2_combout ),
	.datac(\U1|U2|comb~0_combout ),
	.datad(\U1|U2|D1~0_combout ),
	.cin(gnd),
	.combout(\U1|U2|D1~1_combout ),
	.cout());
// synopsys translate_off
defparam \U1|U2|D1~1 .lut_mask = 16'h1500;
defparam \U1|U2|D1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N28
cycloneive_lcell_comb \U1|U2|D1~2 (
// Equation(s):
// \U1|U2|D1~2_combout  = (!\U1|U2|CH [5] & !\U1|U2|CH [4])

	.dataa(\U1|U2|CH [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(\U1|U2|CH [4]),
	.cin(gnd),
	.combout(\U1|U2|D1~2_combout ),
	.cout());
// synopsys translate_off
defparam \U1|U2|D1~2 .lut_mask = 16'h0055;
defparam \U1|U2|D1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N6
cycloneive_lcell_comb \U1|U2|always5~0 (
// Equation(s):
// \U1|U2|always5~0_combout  = (!\U1|U2|CH [1] & (\U1|U2|D1~1_combout  & (\U1|U2|CH [0] & \U1|U2|D1~2_combout )))

	.dataa(\U1|U2|CH [1]),
	.datab(\U1|U2|D1~1_combout ),
	.datac(\U1|U2|CH [0]),
	.datad(\U1|U2|D1~2_combout ),
	.cin(gnd),
	.combout(\U1|U2|always5~0_combout ),
	.cout());
// synopsys translate_off
defparam \U1|U2|always5~0 .lut_mask = 16'h4000;
defparam \U1|U2|always5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N10
cycloneive_lcell_comb \U1|U2|always6~1 (
// Equation(s):
// \U1|U2|always6~1_combout  = (\U1|U2|always6~0_combout  & (\U1|U2|always5~0_combout  & !\U1|U2|CH [2]))

	.dataa(gnd),
	.datab(\U1|U2|always6~0_combout ),
	.datac(\U1|U2|always5~0_combout ),
	.datad(\U1|U2|CH [2]),
	.cin(gnd),
	.combout(\U1|U2|always6~1_combout ),
	.cout());
// synopsys translate_off
defparam \U1|U2|always6~1 .lut_mask = 16'h00C0;
defparam \U1|U2|always6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y22_N27
dffeas \U1|U2|CY[8] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\U1|U2|CY[8]~22_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|U2|always6~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|U2|CY [8]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|U2|CY[8] .is_wysiwyg = "true";
defparam \U1|U2|CY[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N6
cycloneive_lcell_comb \CV[8]~feeder (
// Equation(s):
// \CV[8]~feeder_combout  = \U1|U2|CY [8]

	.dataa(gnd),
	.datab(\U1|U2|CY [8]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\CV[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CV[8]~feeder .lut_mask = 16'hCCCC;
defparam \CV[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y22_N7
dffeas \CV[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CV[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(CV[8]),
	.prn(vcc));
// synopsys translate_off
defparam \CV[8] .is_wysiwyg = "true";
defparam \CV[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y22_N11
dffeas \U1|U2|isUpdate (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\U1|U2|always6~1_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|U2|isUpdate~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|U2|isUpdate .is_wysiwyg = "true";
defparam \U1|U2|isUpdate .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y22_N9
dffeas \F1[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\U1|U2|isUpdate~q ),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(F1[10]),
	.prn(vcc));
// synopsys translate_off
defparam \F1[10] .is_wysiwyg = "true";
defparam \F1[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y22_N3
dffeas \F2[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(F1[10]),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(F2[10]),
	.prn(vcc));
// synopsys translate_off
defparam \F2[10] .is_wysiwyg = "true";
defparam \F2[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N28
cycloneive_lcell_comb \U1|U2|CY[9]~24 (
// Equation(s):
// \U1|U2|CY[9]~24_combout  = \U1|U2|CY[8]~23  $ (\U1|U2|CV [9])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U1|U2|CV [9]),
	.cin(\U1|U2|CY[8]~23 ),
	.combout(\U1|U2|CY[9]~24_combout ),
	.cout());
// synopsys translate_off
defparam \U1|U2|CY[9]~24 .lut_mask = 16'h0FF0;
defparam \U1|U2|CY[9]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y22_N29
dffeas \U1|U2|CY[9] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\U1|U2|CY[9]~24_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|U2|always6~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|U2|CY [9]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|U2|CY[9] .is_wysiwyg = "true";
defparam \U1|U2|CY[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N20
cycloneive_lcell_comb \CV[9]~feeder (
// Equation(s):
// \CV[9]~feeder_combout  = \U1|U2|CY [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(\U1|U2|CY [9]),
	.datad(gnd),
	.cin(gnd),
	.combout(\CV[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CV[9]~feeder .lut_mask = 16'hF0F0;
defparam \CV[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y22_N21
dffeas \CV[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CV[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(CV[9]),
	.prn(vcc));
// synopsys translate_off
defparam \CV[9] .is_wysiwyg = "true";
defparam \CV[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N2
cycloneive_lcell_comb \Mux1~0 (
// Equation(s):
// \Mux1~0_combout  = (!CV[8] & (F1[10] & (!F2[10] & !CV[9])))

	.dataa(CV[8]),
	.datab(F1[10]),
	.datac(F2[10]),
	.datad(CV[9]),
	.cin(gnd),
	.combout(\Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux1~0 .lut_mask = 16'h0004;
defparam \Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y22_N31
dffeas \U1|U2|CY[0] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U1|U2|CV [0]),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U1|U2|always6~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|U2|CY [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|U2|CY[0] .is_wysiwyg = "true";
defparam \U1|U2|CY[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N22
cycloneive_lcell_comb \CV[0]~feeder (
// Equation(s):
// \CV[0]~feeder_combout  = \U1|U2|CY [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\U1|U2|CY [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\CV[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CV[0]~feeder .lut_mask = 16'hF0F0;
defparam \CV[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y22_N23
dffeas \CV[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CV[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(CV[0]),
	.prn(vcc));
// synopsys translate_off
defparam \CV[0] .is_wysiwyg = "true";
defparam \CV[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N4
cycloneive_lcell_comb \U1|U2|CY[1]~26 (
// Equation(s):
// \U1|U2|CY[1]~26_combout  = !\U1|U2|CV [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(\U1|U2|CV [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\U1|U2|CY[1]~26_combout ),
	.cout());
// synopsys translate_off
defparam \U1|U2|CY[1]~26 .lut_mask = 16'h0F0F;
defparam \U1|U2|CY[1]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y22_N5
dffeas \U1|U2|CY[1] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\U1|U2|CY[1]~26_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|U2|always6~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|U2|CY [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|U2|CY[1] .is_wysiwyg = "true";
defparam \U1|U2|CY[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N28
cycloneive_lcell_comb \CV[1]~feeder (
// Equation(s):
// \CV[1]~feeder_combout  = \U1|U2|CY [1]

	.dataa(gnd),
	.datab(\U1|U2|CY [1]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\CV[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CV[1]~feeder .lut_mask = 16'hCCCC;
defparam \CV[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y22_N29
dffeas \CV[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CV[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(CV[1]),
	.prn(vcc));
// synopsys translate_off
defparam \CV[1] .is_wysiwyg = "true";
defparam \CV[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y22_N15
dffeas \U1|U2|CY[2] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\U1|U2|CY[2]~10_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|U2|always6~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|U2|CY [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|U2|CY[2] .is_wysiwyg = "true";
defparam \U1|U2|CY[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N26
cycloneive_lcell_comb \CV[2]~feeder (
// Equation(s):
// \CV[2]~feeder_combout  = \U1|U2|CY [2]

	.dataa(\U1|U2|CY [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\CV[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CV[2]~feeder .lut_mask = 16'hAAAA;
defparam \CV[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y22_N27
dffeas \CV[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CV[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(CV[2]),
	.prn(vcc));
// synopsys translate_off
defparam \CV[2] .is_wysiwyg = "true";
defparam \CV[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y22_N17
dffeas \U1|U2|CY[3] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\U1|U2|CY[3]~12_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|U2|always6~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|U2|CY [3]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|U2|CY[3] .is_wysiwyg = "true";
defparam \U1|U2|CY[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N0
cycloneive_lcell_comb \CV[3]~feeder (
// Equation(s):
// \CV[3]~feeder_combout  = \U1|U2|CY [3]

	.dataa(gnd),
	.datab(\U1|U2|CY [3]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\CV[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CV[3]~feeder .lut_mask = 16'hCCCC;
defparam \CV[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y22_N1
dffeas \CV[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CV[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(CV[3]),
	.prn(vcc));
// synopsys translate_off
defparam \CV[3] .is_wysiwyg = "true";
defparam \CV[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N24
cycloneive_lcell_comb \LessThan1~0 (
// Equation(s):
// \LessThan1~0_combout  = (CV[0]) # ((CV[1]) # ((CV[2]) # (CV[3])))

	.dataa(CV[0]),
	.datab(CV[1]),
	.datac(CV[2]),
	.datad(CV[3]),
	.cin(gnd),
	.combout(\LessThan1~0_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan1~0 .lut_mask = 16'hFFFE;
defparam \LessThan1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y22_N25
dffeas \U1|U2|CY[7] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\U1|U2|CY[7]~20_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|U2|always6~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|U2|CY [7]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|U2|CY[7] .is_wysiwyg = "true";
defparam \U1|U2|CY[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y22_N11
dffeas \CV[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\U1|U2|CY [7]),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(CV[7]),
	.prn(vcc));
// synopsys translate_off
defparam \CV[7] .is_wysiwyg = "true";
defparam \CV[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y22_N21
dffeas \U1|U2|CY[5] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\U1|U2|CY[5]~16_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|U2|always6~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|U2|CY [5]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|U2|CY[5] .is_wysiwyg = "true";
defparam \U1|U2|CY[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N30
cycloneive_lcell_comb \CV[5]~feeder (
// Equation(s):
// \CV[5]~feeder_combout  = \U1|U2|CY [5]

	.dataa(gnd),
	.datab(\U1|U2|CY [5]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\CV[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CV[5]~feeder .lut_mask = 16'hCCCC;
defparam \CV[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y22_N31
dffeas \CV[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CV[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(CV[5]),
	.prn(vcc));
// synopsys translate_off
defparam \CV[5] .is_wysiwyg = "true";
defparam \CV[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y22_N19
dffeas \U1|U2|CY[4] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\U1|U2|CY[4]~14_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|U2|always6~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|U2|CY [4]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|U2|CY[4] .is_wysiwyg = "true";
defparam \U1|U2|CY[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y22_N17
dffeas \CV[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\U1|U2|CY [4]),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(CV[4]),
	.prn(vcc));
// synopsys translate_off
defparam \CV[4] .is_wysiwyg = "true";
defparam \CV[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y22_N23
dffeas \U1|U2|CY[6] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\U1|U2|CY[6]~18_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|U2|always6~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|U2|CY [6]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|U2|CY[6] .is_wysiwyg = "true";
defparam \U1|U2|CY[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N12
cycloneive_lcell_comb \CV[6]~feeder (
// Equation(s):
// \CV[6]~feeder_combout  = \U1|U2|CY [6]

	.dataa(\U1|U2|CY [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\CV[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CV[6]~feeder .lut_mask = 16'hAAAA;
defparam \CV[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y22_N13
dffeas \CV[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CV[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(CV[6]),
	.prn(vcc));
// synopsys translate_off
defparam \CV[6] .is_wysiwyg = "true";
defparam \CV[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N16
cycloneive_lcell_comb \LessThan0~0 (
// Equation(s):
// \LessThan0~0_combout  = (CV[5] & (CV[4] & CV[6]))

	.dataa(CV[5]),
	.datab(gnd),
	.datac(CV[4]),
	.datad(CV[6]),
	.cin(gnd),
	.combout(\LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan0~0 .lut_mask = 16'hA000;
defparam \LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N10
cycloneive_lcell_comb \Mux3~3 (
// Equation(s):
// \Mux3~3_combout  = (\Mux1~0_combout  & (((!\LessThan0~0_combout ) # (!CV[7])) # (!\LessThan1~0_combout )))

	.dataa(\Mux1~0_combout ),
	.datab(\LessThan1~0_combout ),
	.datac(CV[7]),
	.datad(\LessThan0~0_combout ),
	.cin(gnd),
	.combout(\Mux3~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux3~3 .lut_mask = 16'h2AAA;
defparam \Mux3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N18
cycloneive_lcell_comb \Mux3~4 (
// Equation(s):
// \Mux3~4_combout  = (i[2] & (!i[3] & (!i[1]))) # (!i[2] & ((i[3]) # ((i[1]) # (\Mux3~3_combout ))))

	.dataa(i[2]),
	.datab(i[3]),
	.datac(i[1]),
	.datad(\Mux3~3_combout ),
	.cin(gnd),
	.combout(\Mux3~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux3~4 .lut_mask = 16'h5756;
defparam \Mux3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N30
cycloneive_lcell_comb \Mux3~6 (
// Equation(s):
// \Mux3~6_combout  = (i[0] & (\Mux3~5_combout )) # (!i[0] & (\Mux3~4_combout  & ((\Mux3~5_combout ) # (\Equal0~2_combout ))))

	.dataa(i[0]),
	.datab(\Mux3~5_combout ),
	.datac(\Equal0~2_combout ),
	.datad(\Mux3~4_combout ),
	.cin(gnd),
	.combout(\Mux3~6_combout ),
	.cout());
// synopsys translate_off
defparam \Mux3~6 .lut_mask = 16'hDC88;
defparam \Mux3~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N6
cycloneive_lcell_comb \Mux3~9 (
// Equation(s):
// \Mux3~9_combout  = (i[1] & ((i[3] & ((\Equal1~1_combout ))) # (!i[3] & (\Equal0~2_combout )))) # (!i[1] & (((\Equal0~2_combout ))))

	.dataa(i[1]),
	.datab(i[3]),
	.datac(\Equal0~2_combout ),
	.datad(\Equal1~1_combout ),
	.cin(gnd),
	.combout(\Mux3~9_combout ),
	.cout());
// synopsys translate_off
defparam \Mux3~9 .lut_mask = 16'hF870;
defparam \Mux3~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y23_N10
cycloneive_lcell_comb \Mux3~7 (
// Equation(s):
// \Mux3~7_combout  = (i[3]) # ((i[1] & (!\Equal0~2_combout )) # (!i[1] & ((!\Equal1~1_combout ))))

	.dataa(i[3]),
	.datab(i[1]),
	.datac(\Equal0~2_combout ),
	.datad(\Equal1~1_combout ),
	.cin(gnd),
	.combout(\Mux3~7_combout ),
	.cout());
// synopsys translate_off
defparam \Mux3~7 .lut_mask = 16'hAEBF;
defparam \Mux3~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N12
cycloneive_lcell_comb \Mux3~8 (
// Equation(s):
// \Mux3~8_combout  = (\Mux3~6_combout  & (((\Mux3~7_combout ) # (!i[0])))) # (!\Mux3~6_combout  & (!\Mux3~9_combout  & (i[0])))

	.dataa(\Mux3~6_combout ),
	.datab(\Mux3~9_combout ),
	.datac(i[0]),
	.datad(\Mux3~7_combout ),
	.cin(gnd),
	.combout(\Mux3~8_combout ),
	.cout());
// synopsys translate_off
defparam \Mux3~8 .lut_mask = 16'hBA1A;
defparam \Mux3~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y23_N13
dffeas \i[0] (
	.clk(\clk_100mhz~clkctrl_outclk ),
	.d(\Mux3~8_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(i[0]),
	.prn(vcc));
// synopsys translate_off
defparam \i[0] .is_wysiwyg = "true";
defparam \i[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N20
cycloneive_lcell_comb \Mux1~2 (
// Equation(s):
// \Mux1~2_combout  = (i[3] & (!i[2] & ((\Equal1~1_combout )))) # (!i[3] & (((\Equal0~2_combout ))))

	.dataa(i[2]),
	.datab(i[3]),
	.datac(\Equal0~2_combout ),
	.datad(\Equal1~1_combout ),
	.cin(gnd),
	.combout(\Mux1~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux1~2 .lut_mask = 16'h7430;
defparam \Mux1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N18
cycloneive_lcell_comb \LessThan0~1 (
// Equation(s):
// \LessThan0~1_combout  = (CV[3] & ((CV[0]) # ((CV[1]) # (CV[2]))))

	.dataa(CV[0]),
	.datab(CV[1]),
	.datac(CV[2]),
	.datad(CV[3]),
	.cin(gnd),
	.combout(\LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan0~1 .lut_mask = 16'hFE00;
defparam \LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N4
cycloneive_lcell_comb \always1~0 (
// Equation(s):
// \always1~0_combout  = (CV[7]) # (((\LessThan0~0_combout  & \LessThan0~1_combout )) # (!\Mux1~0_combout ))

	.dataa(CV[7]),
	.datab(\LessThan0~0_combout ),
	.datac(\Mux1~0_combout ),
	.datad(\LessThan0~1_combout ),
	.cin(gnd),
	.combout(\always1~0_combout ),
	.cout());
// synopsys translate_off
defparam \always1~0 .lut_mask = 16'hEFAF;
defparam \always1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N0
cycloneive_lcell_comb \Mux18~0 (
// Equation(s):
// \Mux18~0_combout  = i[3] $ (i[1])

	.dataa(gnd),
	.datab(i[3]),
	.datac(i[1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\Mux18~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux18~0 .lut_mask = 16'h3C3C;
defparam \Mux18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N2
cycloneive_lcell_comb \Mux1~1 (
// Equation(s):
// \Mux1~1_combout  = (i[2] & (((\Mux18~0_combout )))) # (!i[2] & (\always1~0_combout  & (\Mux3~3_combout  & !\Mux18~0_combout )))

	.dataa(\always1~0_combout ),
	.datab(\Mux3~3_combout ),
	.datac(i[2]),
	.datad(\Mux18~0_combout ),
	.cin(gnd),
	.combout(\Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux1~1 .lut_mask = 16'hF008;
defparam \Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N14
cycloneive_lcell_comb \Mux1~3 (
// Equation(s):
// \Mux1~3_combout  = (i[0] & (\Mux1~2_combout )) # (!i[0] & ((\Mux1~1_combout )))

	.dataa(i[0]),
	.datab(\Mux1~2_combout ),
	.datac(gnd),
	.datad(\Mux1~1_combout ),
	.cin(gnd),
	.combout(\Mux1~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux1~3 .lut_mask = 16'hDD88;
defparam \Mux1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N22
cycloneive_lcell_comb \Mux1~4 (
// Equation(s):
// \Mux1~4_combout  = (\Mux1~3_combout  & ((i[1] & (!i[2] & i[0])) # (!i[1] & (i[2] $ (!i[0]))))) # (!\Mux1~3_combout  & (((i[2]))))

	.dataa(i[1]),
	.datab(\Mux1~3_combout ),
	.datac(i[2]),
	.datad(i[0]),
	.cin(gnd),
	.combout(\Mux1~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux1~4 .lut_mask = 16'h7834;
defparam \Mux1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y23_N23
dffeas \i[2] (
	.clk(\clk_100mhz~clkctrl_outclk ),
	.d(\Mux1~4_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(i[2]),
	.prn(vcc));
// synopsys translate_off
defparam \i[2] .is_wysiwyg = "true";
defparam \i[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N24
cycloneive_lcell_comb \D1[11]~0 (
// Equation(s):
// \D1[11]~0_combout  = (i[3] & (((!i[2])))) # (!i[3] & ((i[0]) # (i[1] $ (i[2]))))

	.dataa(i[1]),
	.datab(i[3]),
	.datac(i[2]),
	.datad(i[0]),
	.cin(gnd),
	.combout(\D1[11]~0_combout ),
	.cout());
// synopsys translate_off
defparam \D1[11]~0 .lut_mask = 16'h3F1E;
defparam \D1[11]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y23_N23
dffeas \C1[8] (
	.clk(\clk_100mhz~clkctrl_outclk ),
	.d(\C1[8]~32_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\C1[0]~17_combout ),
	.sload(gnd),
	.ena(\D1[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(C1[8]),
	.prn(vcc));
// synopsys translate_off
defparam \C1[8] .is_wysiwyg = "true";
defparam \C1[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N10
cycloneive_lcell_comb \C1[0]~14 (
// Equation(s):
// \C1[0]~14_combout  = (!C1[9] & !i[0])

	.dataa(gnd),
	.datab(gnd),
	.datac(C1[9]),
	.datad(i[0]),
	.cin(gnd),
	.combout(\C1[0]~14_combout ),
	.cout());
// synopsys translate_off
defparam \C1[0]~14 .lut_mask = 16'h000F;
defparam \C1[0]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N4
cycloneive_lcell_comb \C1[0]~15 (
// Equation(s):
// \C1[0]~15_combout  = (\Equal0~0_combout  & (\Equal0~1_combout  & (!C1[8] & \C1[0]~14_combout )))

	.dataa(\Equal0~0_combout ),
	.datab(\Equal0~1_combout ),
	.datac(C1[8]),
	.datad(\C1[0]~14_combout ),
	.cin(gnd),
	.combout(\C1[0]~15_combout ),
	.cout());
// synopsys translate_off
defparam \C1[0]~15 .lut_mask = 16'h0800;
defparam \C1[0]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N8
cycloneive_lcell_comb \C1[0]~10 (
// Equation(s):
// \C1[0]~10_combout  = (i[0] & !i[2])

	.dataa(i[0]),
	.datab(gnd),
	.datac(i[2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\C1[0]~10_combout ),
	.cout());
// synopsys translate_off
defparam \C1[0]~10 .lut_mask = 16'h0A0A;
defparam \C1[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y23_N0
cycloneive_lcell_comb \Mux3~2 (
// Equation(s):
// \Mux3~2_combout  = (i[1] & i[3])

	.dataa(gnd),
	.datab(i[1]),
	.datac(gnd),
	.datad(i[3]),
	.cin(gnd),
	.combout(\Mux3~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux3~2 .lut_mask = 16'hCC00;
defparam \Mux3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y23_N24
cycloneive_lcell_comb \C1[0]~16 (
// Equation(s):
// \C1[0]~16_combout  = (\C1[0]~10_combout  & ((\Mux3~2_combout  & ((\Equal1~1_combout ))) # (!\Mux3~2_combout  & (\Equal0~2_combout ))))

	.dataa(\C1[0]~10_combout ),
	.datab(\Mux3~2_combout ),
	.datac(\Equal0~2_combout ),
	.datad(\Equal1~1_combout ),
	.cin(gnd),
	.combout(\C1[0]~16_combout ),
	.cout());
// synopsys translate_off
defparam \C1[0]~16 .lut_mask = 16'hA820;
defparam \C1[0]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N16
cycloneive_lcell_comb \C1[0]~11 (
// Equation(s):
// \C1[0]~11_combout  = (i[0] & i[2])

	.dataa(i[0]),
	.datab(gnd),
	.datac(i[2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\C1[0]~11_combout ),
	.cout());
// synopsys translate_off
defparam \C1[0]~11 .lut_mask = 16'hA0A0;
defparam \C1[0]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N30
cycloneive_lcell_comb \C1[0]~17 (
// Equation(s):
// \C1[0]~17_combout  = (\C1[0]~15_combout ) # ((\C1[0]~16_combout ) # ((!\Mux3~7_combout  & \C1[0]~11_combout )))

	.dataa(\C1[0]~15_combout ),
	.datab(\Mux3~7_combout ),
	.datac(\C1[0]~16_combout ),
	.datad(\C1[0]~11_combout ),
	.cin(gnd),
	.combout(\C1[0]~17_combout ),
	.cout());
// synopsys translate_off
defparam \C1[0]~17 .lut_mask = 16'hFBFA;
defparam \C1[0]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y23_N7
dffeas \C1[0] (
	.clk(\clk_100mhz~clkctrl_outclk ),
	.d(\C1[0]~12_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\C1[0]~17_combout ),
	.sload(gnd),
	.ena(\D1[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(C1[0]),
	.prn(vcc));
// synopsys translate_off
defparam \C1[0] .is_wysiwyg = "true";
defparam \C1[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N8
cycloneive_lcell_comb \C1[1]~18 (
// Equation(s):
// \C1[1]~18_combout  = (C1[1] & (!\C1[0]~13 )) # (!C1[1] & ((\C1[0]~13 ) # (GND)))
// \C1[1]~19  = CARRY((!\C1[0]~13 ) # (!C1[1]))

	.dataa(gnd),
	.datab(C1[1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\C1[0]~13 ),
	.combout(\C1[1]~18_combout ),
	.cout(\C1[1]~19 ));
// synopsys translate_off
defparam \C1[1]~18 .lut_mask = 16'h3C3F;
defparam \C1[1]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y23_N9
dffeas \C1[1] (
	.clk(\clk_100mhz~clkctrl_outclk ),
	.d(\C1[1]~18_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\C1[0]~17_combout ),
	.sload(gnd),
	.ena(\D1[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(C1[1]),
	.prn(vcc));
// synopsys translate_off
defparam \C1[1] .is_wysiwyg = "true";
defparam \C1[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N10
cycloneive_lcell_comb \C1[2]~20 (
// Equation(s):
// \C1[2]~20_combout  = (C1[2] & (\C1[1]~19  $ (GND))) # (!C1[2] & (!\C1[1]~19  & VCC))
// \C1[2]~21  = CARRY((C1[2] & !\C1[1]~19 ))

	.dataa(C1[2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\C1[1]~19 ),
	.combout(\C1[2]~20_combout ),
	.cout(\C1[2]~21 ));
// synopsys translate_off
defparam \C1[2]~20 .lut_mask = 16'hA50A;
defparam \C1[2]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y23_N11
dffeas \C1[2] (
	.clk(\clk_100mhz~clkctrl_outclk ),
	.d(\C1[2]~20_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\C1[0]~17_combout ),
	.sload(gnd),
	.ena(\D1[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(C1[2]),
	.prn(vcc));
// synopsys translate_off
defparam \C1[2] .is_wysiwyg = "true";
defparam \C1[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N12
cycloneive_lcell_comb \C1[3]~22 (
// Equation(s):
// \C1[3]~22_combout  = (C1[3] & (!\C1[2]~21 )) # (!C1[3] & ((\C1[2]~21 ) # (GND)))
// \C1[3]~23  = CARRY((!\C1[2]~21 ) # (!C1[3]))

	.dataa(C1[3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\C1[2]~21 ),
	.combout(\C1[3]~22_combout ),
	.cout(\C1[3]~23 ));
// synopsys translate_off
defparam \C1[3]~22 .lut_mask = 16'h5A5F;
defparam \C1[3]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y23_N13
dffeas \C1[3] (
	.clk(\clk_100mhz~clkctrl_outclk ),
	.d(\C1[3]~22_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\C1[0]~17_combout ),
	.sload(gnd),
	.ena(\D1[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(C1[3]),
	.prn(vcc));
// synopsys translate_off
defparam \C1[3] .is_wysiwyg = "true";
defparam \C1[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N14
cycloneive_lcell_comb \C1[4]~24 (
// Equation(s):
// \C1[4]~24_combout  = (C1[4] & (\C1[3]~23  $ (GND))) # (!C1[4] & (!\C1[3]~23  & VCC))
// \C1[4]~25  = CARRY((C1[4] & !\C1[3]~23 ))

	.dataa(gnd),
	.datab(C1[4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\C1[3]~23 ),
	.combout(\C1[4]~24_combout ),
	.cout(\C1[4]~25 ));
// synopsys translate_off
defparam \C1[4]~24 .lut_mask = 16'hC30C;
defparam \C1[4]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y23_N15
dffeas \C1[4] (
	.clk(\clk_100mhz~clkctrl_outclk ),
	.d(\C1[4]~24_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\C1[0]~17_combout ),
	.sload(gnd),
	.ena(\D1[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(C1[4]),
	.prn(vcc));
// synopsys translate_off
defparam \C1[4] .is_wysiwyg = "true";
defparam \C1[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N16
cycloneive_lcell_comb \C1[5]~26 (
// Equation(s):
// \C1[5]~26_combout  = (C1[5] & (!\C1[4]~25 )) # (!C1[5] & ((\C1[4]~25 ) # (GND)))
// \C1[5]~27  = CARRY((!\C1[4]~25 ) # (!C1[5]))

	.dataa(gnd),
	.datab(C1[5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\C1[4]~25 ),
	.combout(\C1[5]~26_combout ),
	.cout(\C1[5]~27 ));
// synopsys translate_off
defparam \C1[5]~26 .lut_mask = 16'h3C3F;
defparam \C1[5]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y23_N17
dffeas \C1[5] (
	.clk(\clk_100mhz~clkctrl_outclk ),
	.d(\C1[5]~26_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\C1[0]~17_combout ),
	.sload(gnd),
	.ena(\D1[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(C1[5]),
	.prn(vcc));
// synopsys translate_off
defparam \C1[5] .is_wysiwyg = "true";
defparam \C1[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N18
cycloneive_lcell_comb \C1[6]~28 (
// Equation(s):
// \C1[6]~28_combout  = (C1[6] & (\C1[5]~27  $ (GND))) # (!C1[6] & (!\C1[5]~27  & VCC))
// \C1[6]~29  = CARRY((C1[6] & !\C1[5]~27 ))

	.dataa(gnd),
	.datab(C1[6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\C1[5]~27 ),
	.combout(\C1[6]~28_combout ),
	.cout(\C1[6]~29 ));
// synopsys translate_off
defparam \C1[6]~28 .lut_mask = 16'hC30C;
defparam \C1[6]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y23_N19
dffeas \C1[6] (
	.clk(\clk_100mhz~clkctrl_outclk ),
	.d(\C1[6]~28_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\C1[0]~17_combout ),
	.sload(gnd),
	.ena(\D1[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(C1[6]),
	.prn(vcc));
// synopsys translate_off
defparam \C1[6] .is_wysiwyg = "true";
defparam \C1[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y23_N21
dffeas \C1[7] (
	.clk(\clk_100mhz~clkctrl_outclk ),
	.d(\C1[7]~30_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\C1[0]~17_combout ),
	.sload(gnd),
	.ena(\D1[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(C1[7]),
	.prn(vcc));
// synopsys translate_off
defparam \C1[7] .is_wysiwyg = "true";
defparam \C1[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N26
cycloneive_lcell_comb \Equal1~0 (
// Equation(s):
// \Equal1~0_combout  = (C1[7] & (!C1[6] & (C1[4] & C1[5])))

	.dataa(C1[7]),
	.datab(C1[6]),
	.datac(C1[4]),
	.datad(C1[5]),
	.cin(gnd),
	.combout(\Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal1~0 .lut_mask = 16'h2000;
defparam \Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N28
cycloneive_lcell_comb \Equal1~1 (
// Equation(s):
// \Equal1~1_combout  = (\Equal1~0_combout  & (!C1[9] & (!C1[8] & \Equal0~0_combout )))

	.dataa(\Equal1~0_combout ),
	.datab(C1[9]),
	.datac(C1[8]),
	.datad(\Equal0~0_combout ),
	.cin(gnd),
	.combout(\Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \Equal1~1 .lut_mask = 16'h0200;
defparam \Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y23_N26
cycloneive_lcell_comb \Mux2~3 (
// Equation(s):
// \Mux2~3_combout  = (i[1]) # (\Equal1~1_combout )

	.dataa(gnd),
	.datab(i[1]),
	.datac(gnd),
	.datad(\Equal1~1_combout ),
	.cin(gnd),
	.combout(\Mux2~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~3 .lut_mask = 16'hFFCC;
defparam \Mux2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y23_N8
cycloneive_lcell_comb \Mux2~2 (
// Equation(s):
// \Mux2~2_combout  = (\always1~0_combout  & (!i[0] & \Mux3~3_combout ))

	.dataa(\always1~0_combout ),
	.datab(gnd),
	.datac(i[0]),
	.datad(\Mux3~3_combout ),
	.cin(gnd),
	.combout(\Mux2~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~2 .lut_mask = 16'h0A00;
defparam \Mux2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y23_N22
cycloneive_lcell_comb \Mux2~1 (
// Equation(s):
// \Mux2~1_combout  = (i[1] & ((i[0] & (!\Equal0~2_combout )) # (!i[0] & ((!i[2]))))) # (!i[1] & (i[0] & ((\Equal0~2_combout ) # (i[2]))))

	.dataa(i[1]),
	.datab(\Equal0~2_combout ),
	.datac(i[0]),
	.datad(i[2]),
	.cin(gnd),
	.combout(\Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~1 .lut_mask = 16'h706A;
defparam \Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y23_N12
cycloneive_lcell_comb \Mux2~4 (
// Equation(s):
// \Mux2~4_combout  = (\Mux2~1_combout  & ((\Mux2~3_combout ) # ((!i[2])))) # (!\Mux2~1_combout  & (((\Mux2~2_combout  & !i[2]))))

	.dataa(\Mux2~3_combout ),
	.datab(\Mux2~2_combout ),
	.datac(\Mux2~1_combout ),
	.datad(i[2]),
	.cin(gnd),
	.combout(\Mux2~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~4 .lut_mask = 16'hA0FC;
defparam \Mux2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y23_N28
cycloneive_lcell_comb \Mux2~0 (
// Equation(s):
// \Mux2~0_combout  = (i[1] & (((!\Equal1~1_combout ) # (!\C1[0]~10_combout )))) # (!i[1] & (\Equal0~2_combout  & (\C1[0]~10_combout )))

	.dataa(i[1]),
	.datab(\Equal0~2_combout ),
	.datac(\C1[0]~10_combout ),
	.datad(\Equal1~1_combout ),
	.cin(gnd),
	.combout(\Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~0 .lut_mask = 16'h4AEA;
defparam \Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y23_N20
cycloneive_lcell_comb \Mux2~5 (
// Equation(s):
// \Mux2~5_combout  = (i[3] & ((\Mux2~0_combout ))) # (!i[3] & (\Mux2~4_combout ))

	.dataa(\Mux2~4_combout ),
	.datab(\Mux2~0_combout ),
	.datac(gnd),
	.datad(i[3]),
	.cin(gnd),
	.combout(\Mux2~5_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~5 .lut_mask = 16'hCCAA;
defparam \Mux2~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y23_N21
dffeas \i[1] (
	.clk(\clk_100mhz~clkctrl_outclk ),
	.d(\Mux2~5_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(i[1]),
	.prn(vcc));
// synopsys translate_off
defparam \i[1] .is_wysiwyg = "true";
defparam \i[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y23_N30
cycloneive_lcell_comb \Mux0~0 (
// Equation(s):
// \Mux0~0_combout  = (i[3] & ((i[1]) # ((i[0]) # (!i[2]))))

	.dataa(i[3]),
	.datab(i[1]),
	.datac(i[0]),
	.datad(i[2]),
	.cin(gnd),
	.combout(\Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~0 .lut_mask = 16'hA8AA;
defparam \Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y23_N6
cycloneive_lcell_comb \Mux0~1 (
// Equation(s):
// \Mux0~1_combout  = (\Mux0~0_combout ) # ((\Equal0~2_combout  & (i[1] & \C1[0]~11_combout )))

	.dataa(\Mux0~0_combout ),
	.datab(\Equal0~2_combout ),
	.datac(i[1]),
	.datad(\C1[0]~11_combout ),
	.cin(gnd),
	.combout(\Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~1 .lut_mask = 16'hEAAA;
defparam \Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y23_N7
dffeas \i[3] (
	.clk(\clk_100mhz~clkctrl_outclk ),
	.d(\Mux0~1_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(i[3]),
	.prn(vcc));
// synopsys translate_off
defparam \i[3] .is_wysiwyg = "true";
defparam \i[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y23_N2
cycloneive_lcell_comb \isEn~0 (
// Equation(s):
// \isEn~0_combout  = (i[0]) # ((i[3] & ((i[1]) # (!i[2]))) # (!i[3] & (i[1] $ (i[2]))))

	.dataa(i[3]),
	.datab(i[1]),
	.datac(i[0]),
	.datad(i[2]),
	.cin(gnd),
	.combout(\isEn~0_combout ),
	.cout());
// synopsys translate_off
defparam \isEn~0 .lut_mask = 16'hF9FE;
defparam \isEn~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y23_N18
cycloneive_lcell_comb \isEn~1 (
// Equation(s):
// \isEn~1_combout  = (i[3] & (\isEn~0_combout  & ((\isEn~q ) # (!i[2])))) # (!i[3] & ((\isEn~0_combout ) # ((\isEn~q  & !i[2]))))

	.dataa(i[3]),
	.datab(\isEn~0_combout ),
	.datac(\isEn~q ),
	.datad(i[2]),
	.cin(gnd),
	.combout(\isEn~1_combout ),
	.cout());
// synopsys translate_off
defparam \isEn~1 .lut_mask = 16'hC4DC;
defparam \isEn~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y23_N19
dffeas isEn(
	.clk(\clk_100mhz~clkctrl_outclk ),
	.d(\isEn~1_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\isEn~q ),
	.prn(vcc));
// synopsys translate_off
defparam isEn.is_wysiwyg = "true";
defparam isEn.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N16
cycloneive_lcell_comb \U1|U1|comb~0 (
// Equation(s):
// \U1|U1|comb~0_combout  = (\rst_n~input_o  & \isEn~q )

	.dataa(\rst_n~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\isEn~q ),
	.cin(gnd),
	.combout(\U1|U1|comb~0_combout ),
	.cout());
// synopsys translate_off
defparam \U1|U1|comb~0 .lut_mask = 16'hAA00;
defparam \U1|U1|comb~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y23_N1
dffeas \D1[0] (
	.clk(\clk_100mhz~clkctrl_outclk ),
	.d(\Mux18~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(i[2]),
	.sload(gnd),
	.ena(\D1[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(D1[0]),
	.prn(vcc));
// synopsys translate_off
defparam \D1[0] .is_wysiwyg = "true";
defparam \D1[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N4
cycloneive_lcell_comb \U1|U1|Add1~0 (
// Equation(s):
// \U1|U1|Add1~0_combout  = \U1|U1|WP [0] $ (VCC)
// \U1|U1|Add1~1  = CARRY(\U1|U1|WP [0])

	.dataa(gnd),
	.datab(\U1|U1|WP [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\U1|U1|Add1~0_combout ),
	.cout(\U1|U1|Add1~1 ));
// synopsys translate_off
defparam \U1|U1|Add1~0 .lut_mask = 16'h33CC;
defparam \U1|U1|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y14_N5
dffeas \U1|U1|WP[0] (
	.clk(\clk_100mhz~clkctrl_outclk ),
	.d(\U1|U1|Add1~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\isEn~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|U1|WP [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|U1|WP[0] .is_wysiwyg = "true";
defparam \U1|U1|WP[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N6
cycloneive_lcell_comb \U1|U1|Add1~2 (
// Equation(s):
// \U1|U1|Add1~2_combout  = (\U1|U1|WP [1] & (!\U1|U1|Add1~1 )) # (!\U1|U1|WP [1] & ((\U1|U1|Add1~1 ) # (GND)))
// \U1|U1|Add1~3  = CARRY((!\U1|U1|Add1~1 ) # (!\U1|U1|WP [1]))

	.dataa(\U1|U1|WP [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|U1|Add1~1 ),
	.combout(\U1|U1|Add1~2_combout ),
	.cout(\U1|U1|Add1~3 ));
// synopsys translate_off
defparam \U1|U1|Add1~2 .lut_mask = 16'h5A5F;
defparam \U1|U1|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y14_N7
dffeas \U1|U1|WP[1] (
	.clk(\clk_100mhz~clkctrl_outclk ),
	.d(\U1|U1|Add1~2_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\isEn~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|U1|WP [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|U1|WP[1] .is_wysiwyg = "true";
defparam \U1|U1|WP[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N8
cycloneive_lcell_comb \U1|U1|Add1~4 (
// Equation(s):
// \U1|U1|Add1~4_combout  = (\U1|U1|WP [2] & (\U1|U1|Add1~3  $ (GND))) # (!\U1|U1|WP [2] & (!\U1|U1|Add1~3  & VCC))
// \U1|U1|Add1~5  = CARRY((\U1|U1|WP [2] & !\U1|U1|Add1~3 ))

	.dataa(gnd),
	.datab(\U1|U1|WP [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|U1|Add1~3 ),
	.combout(\U1|U1|Add1~4_combout ),
	.cout(\U1|U1|Add1~5 ));
// synopsys translate_off
defparam \U1|U1|Add1~4 .lut_mask = 16'hC30C;
defparam \U1|U1|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y14_N9
dffeas \U1|U1|WP[2] (
	.clk(\clk_100mhz~clkctrl_outclk ),
	.d(\U1|U1|Add1~4_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\isEn~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|U1|WP [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|U1|WP[2] .is_wysiwyg = "true";
defparam \U1|U1|WP[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N10
cycloneive_lcell_comb \U1|U1|Add1~6 (
// Equation(s):
// \U1|U1|Add1~6_combout  = (\U1|U1|WP [3] & (!\U1|U1|Add1~5 )) # (!\U1|U1|WP [3] & ((\U1|U1|Add1~5 ) # (GND)))
// \U1|U1|Add1~7  = CARRY((!\U1|U1|Add1~5 ) # (!\U1|U1|WP [3]))

	.dataa(\U1|U1|WP [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|U1|Add1~5 ),
	.combout(\U1|U1|Add1~6_combout ),
	.cout(\U1|U1|Add1~7 ));
// synopsys translate_off
defparam \U1|U1|Add1~6 .lut_mask = 16'h5A5F;
defparam \U1|U1|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y14_N11
dffeas \U1|U1|WP[3] (
	.clk(\clk_100mhz~clkctrl_outclk ),
	.d(\U1|U1|Add1~6_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\isEn~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|U1|WP [3]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|U1|WP[3] .is_wysiwyg = "true";
defparam \U1|U1|WP[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N12
cycloneive_lcell_comb \U1|U1|Add1~8 (
// Equation(s):
// \U1|U1|Add1~8_combout  = (\U1|U1|WP [4] & (\U1|U1|Add1~7  $ (GND))) # (!\U1|U1|WP [4] & (!\U1|U1|Add1~7  & VCC))
// \U1|U1|Add1~9  = CARRY((\U1|U1|WP [4] & !\U1|U1|Add1~7 ))

	.dataa(\U1|U1|WP [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|U1|Add1~7 ),
	.combout(\U1|U1|Add1~8_combout ),
	.cout(\U1|U1|Add1~9 ));
// synopsys translate_off
defparam \U1|U1|Add1~8 .lut_mask = 16'hA50A;
defparam \U1|U1|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y14_N13
dffeas \U1|U1|WP[4] (
	.clk(\clk_100mhz~clkctrl_outclk ),
	.d(\U1|U1|Add1~8_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\isEn~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|U1|WP [4]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|U1|WP[4] .is_wysiwyg = "true";
defparam \U1|U1|WP[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N14
cycloneive_lcell_comb \U1|U1|Add1~10 (
// Equation(s):
// \U1|U1|Add1~10_combout  = (\U1|U1|WP [5] & (!\U1|U1|Add1~9 )) # (!\U1|U1|WP [5] & ((\U1|U1|Add1~9 ) # (GND)))
// \U1|U1|Add1~11  = CARRY((!\U1|U1|Add1~9 ) # (!\U1|U1|WP [5]))

	.dataa(gnd),
	.datab(\U1|U1|WP [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|U1|Add1~9 ),
	.combout(\U1|U1|Add1~10_combout ),
	.cout(\U1|U1|Add1~11 ));
// synopsys translate_off
defparam \U1|U1|Add1~10 .lut_mask = 16'h3C3F;
defparam \U1|U1|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y14_N15
dffeas \U1|U1|WP[5] (
	.clk(\clk_100mhz~clkctrl_outclk ),
	.d(\U1|U1|Add1~10_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\isEn~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|U1|WP [5]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|U1|WP[5] .is_wysiwyg = "true";
defparam \U1|U1|WP[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N16
cycloneive_lcell_comb \U1|U1|Add1~12 (
// Equation(s):
// \U1|U1|Add1~12_combout  = (\U1|U1|WP [6] & (\U1|U1|Add1~11  $ (GND))) # (!\U1|U1|WP [6] & (!\U1|U1|Add1~11  & VCC))
// \U1|U1|Add1~13  = CARRY((\U1|U1|WP [6] & !\U1|U1|Add1~11 ))

	.dataa(gnd),
	.datab(\U1|U1|WP [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|U1|Add1~11 ),
	.combout(\U1|U1|Add1~12_combout ),
	.cout(\U1|U1|Add1~13 ));
// synopsys translate_off
defparam \U1|U1|Add1~12 .lut_mask = 16'hC30C;
defparam \U1|U1|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y14_N17
dffeas \U1|U1|WP[6] (
	.clk(\clk_100mhz~clkctrl_outclk ),
	.d(\U1|U1|Add1~12_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\isEn~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|U1|WP [6]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|U1|WP[6] .is_wysiwyg = "true";
defparam \U1|U1|WP[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N18
cycloneive_lcell_comb \U1|U1|Add1~14 (
// Equation(s):
// \U1|U1|Add1~14_combout  = (\U1|U1|WP [7] & (!\U1|U1|Add1~13 )) # (!\U1|U1|WP [7] & ((\U1|U1|Add1~13 ) # (GND)))
// \U1|U1|Add1~15  = CARRY((!\U1|U1|Add1~13 ) # (!\U1|U1|WP [7]))

	.dataa(gnd),
	.datab(\U1|U1|WP [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|U1|Add1~13 ),
	.combout(\U1|U1|Add1~14_combout ),
	.cout(\U1|U1|Add1~15 ));
// synopsys translate_off
defparam \U1|U1|Add1~14 .lut_mask = 16'h3C3F;
defparam \U1|U1|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y14_N19
dffeas \U1|U1|WP[7] (
	.clk(\clk_100mhz~clkctrl_outclk ),
	.d(\U1|U1|Add1~14_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\isEn~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|U1|WP [7]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|U1|WP[7] .is_wysiwyg = "true";
defparam \U1|U1|WP[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N20
cycloneive_lcell_comb \U1|U1|Add1~16 (
// Equation(s):
// \U1|U1|Add1~16_combout  = (\U1|U1|WP [8] & (\U1|U1|Add1~15  $ (GND))) # (!\U1|U1|WP [8] & (!\U1|U1|Add1~15  & VCC))
// \U1|U1|Add1~17  = CARRY((\U1|U1|WP [8] & !\U1|U1|Add1~15 ))

	.dataa(gnd),
	.datab(\U1|U1|WP [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|U1|Add1~15 ),
	.combout(\U1|U1|Add1~16_combout ),
	.cout(\U1|U1|Add1~17 ));
// synopsys translate_off
defparam \U1|U1|Add1~16 .lut_mask = 16'hC30C;
defparam \U1|U1|Add1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y14_N21
dffeas \U1|U1|WP[8] (
	.clk(\clk_100mhz~clkctrl_outclk ),
	.d(\U1|U1|Add1~16_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\isEn~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|U1|WP [8]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|U1|WP[8] .is_wysiwyg = "true";
defparam \U1|U1|WP[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N30
cycloneive_lcell_comb \U1|U1|Equal0~2 (
// Equation(s):
// \U1|U1|Equal0~2_combout  = (\U1|U1|WP [2] & \U1|U1|WP [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\U1|U1|WP [2]),
	.datad(\U1|U1|WP [1]),
	.cin(gnd),
	.combout(\U1|U1|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \U1|U1|Equal0~2 .lut_mask = 16'hF000;
defparam \U1|U1|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N2
cycloneive_lcell_comb \U1|U1|Equal0~0 (
// Equation(s):
// \U1|U1|Equal0~0_combout  = (!\U1|U1|WP [9] & (\U1|U1|WP [8] & (\U1|U1|WP [0] & \U1|U1|WP [7])))

	.dataa(\U1|U1|WP [9]),
	.datab(\U1|U1|WP [8]),
	.datac(\U1|U1|WP [0]),
	.datad(\U1|U1|WP [7]),
	.cin(gnd),
	.combout(\U1|U1|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \U1|U1|Equal0~0 .lut_mask = 16'h4000;
defparam \U1|U1|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N22
cycloneive_lcell_comb \U1|U1|Add1~18 (
// Equation(s):
// \U1|U1|Add1~18_combout  = \U1|U1|Add1~17  $ (\U1|U1|WP [9])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U1|U1|WP [9]),
	.cin(\U1|U1|Add1~17 ),
	.combout(\U1|U1|Add1~18_combout ),
	.cout());
// synopsys translate_off
defparam \U1|U1|Add1~18 .lut_mask = 16'h0FF0;
defparam \U1|U1|Add1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N28
cycloneive_lcell_comb \U1|U1|Equal0~1 (
// Equation(s):
// \U1|U1|Equal0~1_combout  = (\U1|U1|WP [3] & (\U1|U1|WP [6] & (\U1|U1|WP [5] & \U1|U1|WP [4])))

	.dataa(\U1|U1|WP [3]),
	.datab(\U1|U1|WP [6]),
	.datac(\U1|U1|WP [5]),
	.datad(\U1|U1|WP [4]),
	.cin(gnd),
	.combout(\U1|U1|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \U1|U1|Equal0~1 .lut_mask = 16'h8000;
defparam \U1|U1|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N0
cycloneive_lcell_comb \U1|U1|WP~0 (
// Equation(s):
// \U1|U1|WP~0_combout  = (\U1|U1|Add1~18_combout  & (((!\U1|U1|Equal0~1_combout ) # (!\U1|U1|Equal0~0_combout )) # (!\U1|U1|Equal0~2_combout )))

	.dataa(\U1|U1|Equal0~2_combout ),
	.datab(\U1|U1|Equal0~0_combout ),
	.datac(\U1|U1|Add1~18_combout ),
	.datad(\U1|U1|Equal0~1_combout ),
	.cin(gnd),
	.combout(\U1|U1|WP~0_combout ),
	.cout());
// synopsys translate_off
defparam \U1|U1|WP~0 .lut_mask = 16'h70F0;
defparam \U1|U1|WP~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y14_N1
dffeas \U1|U1|WP[9] (
	.clk(\clk_100mhz~clkctrl_outclk ),
	.d(\U1|U1|WP~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\isEn~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|U1|WP [9]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|U1|WP[9] .is_wysiwyg = "true";
defparam \U1|U1|WP[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y7_N25
dffeas \U1|U1|RP[0] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\U1|U1|Add0~2_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|U1|RP [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|U1|RP[0] .is_wysiwyg = "true";
defparam \U1|U1|RP[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N8
cycloneive_lcell_comb \U1|U1|Add0~0 (
// Equation(s):
// \U1|U1|Add0~0_combout  = \U1|U1|RP [0] $ (VCC)
// \U1|U1|Add0~1  = CARRY(\U1|U1|RP [0])

	.dataa(\U1|U1|RP [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\U1|U1|Add0~0_combout ),
	.cout(\U1|U1|Add0~1 ));
// synopsys translate_off
defparam \U1|U1|Add0~0 .lut_mask = 16'h55AA;
defparam \U1|U1|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N4
cycloneive_lcell_comb \U1|U2|always5~1 (
// Equation(s):
// \U1|U2|always5~1_combout  = (\U1|U2|always5~0_combout  & (\U1|U2|CH [3] & (\U1|U2|CH [7] & \U1|U2|CH [2])))

	.dataa(\U1|U2|always5~0_combout ),
	.datab(\U1|U2|CH [3]),
	.datac(\U1|U2|CH [7]),
	.datad(\U1|U2|CH [2]),
	.cin(gnd),
	.combout(\U1|U2|always5~1_combout ),
	.cout());
// synopsys translate_off
defparam \U1|U2|always5~1 .lut_mask = 16'h8000;
defparam \U1|U2|always5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N4
cycloneive_lcell_comb \U1|U2|isEn~0 (
// Equation(s):
// \U1|U2|isEn~0_combout  = (\U1|U2|CH [8] & (\U1|U2|isEn~q  & ((!\U1|U2|CH [6]) # (!\U1|U2|always5~1_combout )))) # (!\U1|U2|CH [8] & ((\U1|U2|isEn~q ) # ((\U1|U2|always5~1_combout  & !\U1|U2|CH [6]))))

	.dataa(\U1|U2|CH [8]),
	.datab(\U1|U2|always5~1_combout ),
	.datac(\U1|U2|isEn~q ),
	.datad(\U1|U2|CH [6]),
	.cin(gnd),
	.combout(\U1|U2|isEn~0_combout ),
	.cout());
// synopsys translate_off
defparam \U1|U2|isEn~0 .lut_mask = 16'h70F4;
defparam \U1|U2|isEn~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y14_N5
dffeas \U1|U2|isEn (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\U1|U2|isEn~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|U2|isEn~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|U2|isEn .is_wysiwyg = "true";
defparam \U1|U2|isEn .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y7_N24
cycloneive_lcell_comb \U1|U1|Add0~2 (
// Equation(s):
// \U1|U1|Add0~2_combout  = (\U1|U1|Add0~0_combout  & \U1|U2|isEn~q )

	.dataa(gnd),
	.datab(\U1|U1|Add0~0_combout ),
	.datac(gnd),
	.datad(\U1|U2|isEn~q ),
	.cin(gnd),
	.combout(\U1|U1|Add0~2_combout ),
	.cout());
// synopsys translate_off
defparam \U1|U1|Add0~2 .lut_mask = 16'hCC00;
defparam \U1|U1|Add0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y8_N1
dffeas \U1|U1|RP[1] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\U1|U1|Add0~5_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|U1|RP [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|U1|RP[1] .is_wysiwyg = "true";
defparam \U1|U1|RP[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N10
cycloneive_lcell_comb \U1|U1|Add0~3 (
// Equation(s):
// \U1|U1|Add0~3_combout  = (\U1|U1|RP [1] & (!\U1|U1|Add0~1 )) # (!\U1|U1|RP [1] & ((\U1|U1|Add0~1 ) # (GND)))
// \U1|U1|Add0~4  = CARRY((!\U1|U1|Add0~1 ) # (!\U1|U1|RP [1]))

	.dataa(gnd),
	.datab(\U1|U1|RP [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|U1|Add0~1 ),
	.combout(\U1|U1|Add0~3_combout ),
	.cout(\U1|U1|Add0~4 ));
// synopsys translate_off
defparam \U1|U1|Add0~3 .lut_mask = 16'h3C3F;
defparam \U1|U1|Add0~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N0
cycloneive_lcell_comb \U1|U1|Add0~5 (
// Equation(s):
// \U1|U1|Add0~5_combout  = (\U1|U1|Add0~3_combout  & \U1|U2|isEn~q )

	.dataa(\U1|U1|Add0~3_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\U1|U2|isEn~q ),
	.cin(gnd),
	.combout(\U1|U1|Add0~5_combout ),
	.cout());
// synopsys translate_off
defparam \U1|U1|Add0~5 .lut_mask = 16'hAA00;
defparam \U1|U1|Add0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y7_N3
dffeas \U1|U1|RP[2] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\U1|U1|Add0~8_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|U1|RP [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|U1|RP[2] .is_wysiwyg = "true";
defparam \U1|U1|RP[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N12
cycloneive_lcell_comb \U1|U1|Add0~6 (
// Equation(s):
// \U1|U1|Add0~6_combout  = (\U1|U1|RP [2] & (\U1|U1|Add0~4  $ (GND))) # (!\U1|U1|RP [2] & (!\U1|U1|Add0~4  & VCC))
// \U1|U1|Add0~7  = CARRY((\U1|U1|RP [2] & !\U1|U1|Add0~4 ))

	.dataa(gnd),
	.datab(\U1|U1|RP [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|U1|Add0~4 ),
	.combout(\U1|U1|Add0~6_combout ),
	.cout(\U1|U1|Add0~7 ));
// synopsys translate_off
defparam \U1|U1|Add0~6 .lut_mask = 16'hC30C;
defparam \U1|U1|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y7_N2
cycloneive_lcell_comb \U1|U1|Add0~8 (
// Equation(s):
// \U1|U1|Add0~8_combout  = (\U1|U1|Add0~6_combout  & \U1|U2|isEn~q )

	.dataa(gnd),
	.datab(\U1|U1|Add0~6_combout ),
	.datac(gnd),
	.datad(\U1|U2|isEn~q ),
	.cin(gnd),
	.combout(\U1|U1|Add0~8_combout ),
	.cout());
// synopsys translate_off
defparam \U1|U1|Add0~8 .lut_mask = 16'hCC00;
defparam \U1|U1|Add0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y8_N3
dffeas \U1|U1|RP[3] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\U1|U1|Add0~11_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|U1|RP [3]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|U1|RP[3] .is_wysiwyg = "true";
defparam \U1|U1|RP[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N14
cycloneive_lcell_comb \U1|U1|Add0~9 (
// Equation(s):
// \U1|U1|Add0~9_combout  = (\U1|U1|RP [3] & (!\U1|U1|Add0~7 )) # (!\U1|U1|RP [3] & ((\U1|U1|Add0~7 ) # (GND)))
// \U1|U1|Add0~10  = CARRY((!\U1|U1|Add0~7 ) # (!\U1|U1|RP [3]))

	.dataa(gnd),
	.datab(\U1|U1|RP [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|U1|Add0~7 ),
	.combout(\U1|U1|Add0~9_combout ),
	.cout(\U1|U1|Add0~10 ));
// synopsys translate_off
defparam \U1|U1|Add0~9 .lut_mask = 16'h3C3F;
defparam \U1|U1|Add0~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N2
cycloneive_lcell_comb \U1|U1|Add0~11 (
// Equation(s):
// \U1|U1|Add0~11_combout  = (\U1|U1|Add0~9_combout  & \U1|U2|isEn~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\U1|U1|Add0~9_combout ),
	.datad(\U1|U2|isEn~q ),
	.cin(gnd),
	.combout(\U1|U1|Add0~11_combout ),
	.cout());
// synopsys translate_off
defparam \U1|U1|Add0~11 .lut_mask = 16'hF000;
defparam \U1|U1|Add0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y8_N5
dffeas \U1|U1|RP[4] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\U1|U1|Add0~14_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|U1|RP [4]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|U1|RP[4] .is_wysiwyg = "true";
defparam \U1|U1|RP[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N16
cycloneive_lcell_comb \U1|U1|Add0~12 (
// Equation(s):
// \U1|U1|Add0~12_combout  = (\U1|U1|RP [4] & (\U1|U1|Add0~10  $ (GND))) # (!\U1|U1|RP [4] & (!\U1|U1|Add0~10  & VCC))
// \U1|U1|Add0~13  = CARRY((\U1|U1|RP [4] & !\U1|U1|Add0~10 ))

	.dataa(gnd),
	.datab(\U1|U1|RP [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|U1|Add0~10 ),
	.combout(\U1|U1|Add0~12_combout ),
	.cout(\U1|U1|Add0~13 ));
// synopsys translate_off
defparam \U1|U1|Add0~12 .lut_mask = 16'hC30C;
defparam \U1|U1|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N4
cycloneive_lcell_comb \U1|U1|Add0~14 (
// Equation(s):
// \U1|U1|Add0~14_combout  = (\U1|U1|Add0~12_combout  & \U1|U2|isEn~q )

	.dataa(gnd),
	.datab(\U1|U1|Add0~12_combout ),
	.datac(gnd),
	.datad(\U1|U2|isEn~q ),
	.cin(gnd),
	.combout(\U1|U1|Add0~14_combout ),
	.cout());
// synopsys translate_off
defparam \U1|U1|Add0~14 .lut_mask = 16'hCC00;
defparam \U1|U1|Add0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y7_N29
dffeas \U1|U1|RP[5] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\U1|U1|Add0~17_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|U1|RP [5]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|U1|RP[5] .is_wysiwyg = "true";
defparam \U1|U1|RP[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N18
cycloneive_lcell_comb \U1|U1|Add0~15 (
// Equation(s):
// \U1|U1|Add0~15_combout  = (\U1|U1|RP [5] & (!\U1|U1|Add0~13 )) # (!\U1|U1|RP [5] & ((\U1|U1|Add0~13 ) # (GND)))
// \U1|U1|Add0~16  = CARRY((!\U1|U1|Add0~13 ) # (!\U1|U1|RP [5]))

	.dataa(gnd),
	.datab(\U1|U1|RP [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|U1|Add0~13 ),
	.combout(\U1|U1|Add0~15_combout ),
	.cout(\U1|U1|Add0~16 ));
// synopsys translate_off
defparam \U1|U1|Add0~15 .lut_mask = 16'h3C3F;
defparam \U1|U1|Add0~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y7_N28
cycloneive_lcell_comb \U1|U1|Add0~17 (
// Equation(s):
// \U1|U1|Add0~17_combout  = (\U1|U1|Add0~15_combout  & \U1|U2|isEn~q )

	.dataa(gnd),
	.datab(\U1|U1|Add0~15_combout ),
	.datac(gnd),
	.datad(\U1|U2|isEn~q ),
	.cin(gnd),
	.combout(\U1|U1|Add0~17_combout ),
	.cout());
// synopsys translate_off
defparam \U1|U1|Add0~17 .lut_mask = 16'hCC00;
defparam \U1|U1|Add0~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y7_N7
dffeas \U1|U1|RP[6] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\U1|U1|Add0~20_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|U1|RP [6]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|U1|RP[6] .is_wysiwyg = "true";
defparam \U1|U1|RP[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N20
cycloneive_lcell_comb \U1|U1|Add0~18 (
// Equation(s):
// \U1|U1|Add0~18_combout  = (\U1|U1|RP [6] & (\U1|U1|Add0~16  $ (GND))) # (!\U1|U1|RP [6] & (!\U1|U1|Add0~16  & VCC))
// \U1|U1|Add0~19  = CARRY((\U1|U1|RP [6] & !\U1|U1|Add0~16 ))

	.dataa(\U1|U1|RP [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|U1|Add0~16 ),
	.combout(\U1|U1|Add0~18_combout ),
	.cout(\U1|U1|Add0~19 ));
// synopsys translate_off
defparam \U1|U1|Add0~18 .lut_mask = 16'hA50A;
defparam \U1|U1|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y7_N6
cycloneive_lcell_comb \U1|U1|Add0~20 (
// Equation(s):
// \U1|U1|Add0~20_combout  = (\U1|U1|Add0~18_combout  & \U1|U2|isEn~q )

	.dataa(gnd),
	.datab(\U1|U1|Add0~18_combout ),
	.datac(gnd),
	.datad(\U1|U2|isEn~q ),
	.cin(gnd),
	.combout(\U1|U1|Add0~20_combout ),
	.cout());
// synopsys translate_off
defparam \U1|U1|Add0~20 .lut_mask = 16'hCC00;
defparam \U1|U1|Add0~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y8_N7
dffeas \U1|U1|RP[7] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\U1|U1|Add0~23_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|U1|RP [7]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|U1|RP[7] .is_wysiwyg = "true";
defparam \U1|U1|RP[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N22
cycloneive_lcell_comb \U1|U1|Add0~21 (
// Equation(s):
// \U1|U1|Add0~21_combout  = (\U1|U1|RP [7] & (!\U1|U1|Add0~19 )) # (!\U1|U1|RP [7] & ((\U1|U1|Add0~19 ) # (GND)))
// \U1|U1|Add0~22  = CARRY((!\U1|U1|Add0~19 ) # (!\U1|U1|RP [7]))

	.dataa(\U1|U1|RP [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|U1|Add0~19 ),
	.combout(\U1|U1|Add0~21_combout ),
	.cout(\U1|U1|Add0~22 ));
// synopsys translate_off
defparam \U1|U1|Add0~21 .lut_mask = 16'h5A5F;
defparam \U1|U1|Add0~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N6
cycloneive_lcell_comb \U1|U1|Add0~23 (
// Equation(s):
// \U1|U1|Add0~23_combout  = (\U1|U1|Add0~21_combout  & \U1|U2|isEn~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\U1|U1|Add0~21_combout ),
	.datad(\U1|U2|isEn~q ),
	.cin(gnd),
	.combout(\U1|U1|Add0~23_combout ),
	.cout());
// synopsys translate_off
defparam \U1|U1|Add0~23 .lut_mask = 16'hF000;
defparam \U1|U1|Add0~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y8_N29
dffeas \U1|U1|RP[8] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\U1|U1|Add0~26_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|U1|RP [8]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|U1|RP[8] .is_wysiwyg = "true";
defparam \U1|U1|RP[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N24
cycloneive_lcell_comb \U1|U1|Add0~24 (
// Equation(s):
// \U1|U1|Add0~24_combout  = (\U1|U1|RP [8] & (\U1|U1|Add0~22  $ (GND))) # (!\U1|U1|RP [8] & (!\U1|U1|Add0~22  & VCC))
// \U1|U1|Add0~25  = CARRY((\U1|U1|RP [8] & !\U1|U1|Add0~22 ))

	.dataa(gnd),
	.datab(\U1|U1|RP [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|U1|Add0~22 ),
	.combout(\U1|U1|Add0~24_combout ),
	.cout(\U1|U1|Add0~25 ));
// synopsys translate_off
defparam \U1|U1|Add0~24 .lut_mask = 16'hC30C;
defparam \U1|U1|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N28
cycloneive_lcell_comb \U1|U1|Add0~26 (
// Equation(s):
// \U1|U1|Add0~26_combout  = (\U1|U1|Add0~24_combout  & \U1|U2|isEn~q )

	.dataa(gnd),
	.datab(\U1|U1|Add0~24_combout ),
	.datac(gnd),
	.datad(\U1|U2|isEn~q ),
	.cin(gnd),
	.combout(\U1|U1|Add0~26_combout ),
	.cout());
// synopsys translate_off
defparam \U1|U1|Add0~26 .lut_mask = 16'hCC00;
defparam \U1|U1|Add0~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y8_N31
dffeas \U1|U1|RP[9] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\U1|U1|Add0~29_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|U1|RP [9]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|U1|RP[9] .is_wysiwyg = "true";
defparam \U1|U1|RP[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N26
cycloneive_lcell_comb \U1|U1|Add0~27 (
// Equation(s):
// \U1|U1|Add0~27_combout  = \U1|U1|RP [9] $ (\U1|U1|Add0~25 )

	.dataa(\U1|U1|RP [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\U1|U1|Add0~25 ),
	.combout(\U1|U1|Add0~27_combout ),
	.cout());
// synopsys translate_off
defparam \U1|U1|Add0~27 .lut_mask = 16'h5A5A;
defparam \U1|U1|Add0~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N30
cycloneive_lcell_comb \U1|U1|Add0~29 (
// Equation(s):
// \U1|U1|Add0~29_combout  = (\U1|U1|Add0~27_combout  & \U1|U2|isEn~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\U1|U1|Add0~27_combout ),
	.datad(\U1|U2|isEn~q ),
	.cin(gnd),
	.combout(\U1|U1|Add0~29_combout ),
	.cout());
// synopsys translate_off
defparam \U1|U1|Add0~29 .lut_mask = 16'hF000;
defparam \U1|U1|Add0~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y23_N16
cycloneive_lcell_comb \Mux13~0 (
// Equation(s):
// \Mux13~0_combout  = (i[1]) # (!i[0])

	.dataa(gnd),
	.datab(i[0]),
	.datac(i[1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux13~0 .lut_mask = 16'hF3F3;
defparam \Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y23_N17
dffeas \D1[5] (
	.clk(\clk_100mhz~clkctrl_outclk ),
	.d(\Mux13~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!i[2]),
	.sload(gnd),
	.ena(\D1[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(D1[5]),
	.prn(vcc));
// synopsys translate_off
defparam \D1[5] .is_wysiwyg = "true";
defparam \D1[5] .power_up = "low";
// synopsys translate_on

// Location: M9K_X15_Y5_N0
cycloneive_ram_block \U1|U1|RAM_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\U1|U1|comb~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_100mhz~clkctrl_outclk ),
	.clk1(\U0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.ena0(\U1|U1|comb~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({D1[5],D1[5],D1[5],D1[5],D1[0],D1[0],D1[0],D1[0],D1[0]}),
	.portaaddr({\U1|U1|WP [9],\U1|U1|WP [8],\U1|U1|WP [7],\U1|U1|WP [6],\U1|U1|WP [5],\U1|U1|WP [4],\U1|U1|WP [3],\U1|U1|WP [2],\U1|U1|WP [1],\U1|U1|WP [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(9'b000000000),
	.portbaddr({\U1|U1|Add0~29_combout ,\U1|U1|Add0~26_combout ,\U1|U1|Add0~23_combout ,\U1|U1|Add0~20_combout ,\U1|U1|Add0~17_combout ,\U1|U1|Add0~14_combout ,\U1|U1|Add0~11_combout ,\U1|U1|Add0~8_combout ,\U1|U1|Add0~5_combout ,\U1|U1|Add0~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U1|U1|RAM_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \U1|U1|RAM_rtl_0|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \U1|U1|RAM_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \U1|U1|RAM_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \U1|U1|RAM_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "vga_base_module:U1|vga_ram_module:U1|altsyncram:RAM_rtl_0|altsyncram_f4f1:auto_generated|ALTSYNCRAM";
defparam \U1|U1|RAM_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \U1|U1|RAM_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \U1|U1|RAM_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \U1|U1|RAM_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 10;
defparam \U1|U1|RAM_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \U1|U1|RAM_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \U1|U1|RAM_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \U1|U1|RAM_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 9;
defparam \U1|U1|RAM_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \U1|U1|RAM_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \U1|U1|RAM_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 1023;
defparam \U1|U1|RAM_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 1024;
defparam \U1|U1|RAM_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 15;
defparam \U1|U1|RAM_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U1|U1|RAM_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \U1|U1|RAM_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \U1|U1|RAM_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 10;
defparam \U1|U1|RAM_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \U1|U1|RAM_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \U1|U1|RAM_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 9;
defparam \U1|U1|RAM_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \U1|U1|RAM_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \U1|U1|RAM_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 1023;
defparam \U1|U1|RAM_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 1024;
defparam \U1|U1|RAM_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 15;
defparam \U1|U1|RAM_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \U1|U1|RAM_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \U1|U1|RAM_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N4
cycloneive_lcell_comb \U1|U1|RAM~0feeder (
// Equation(s):
// \U1|U1|RAM~0feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\U1|U1|RAM~0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U1|U1|RAM~0feeder .lut_mask = 16'hFFFF;
defparam \U1|U1|RAM~0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y15_N5
dffeas \U1|U1|RAM~0 (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\U1|U1|RAM~0feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|U1|RAM~0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|U1|RAM~0 .is_wysiwyg = "true";
defparam \U1|U1|RAM~0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N26
cycloneive_lcell_comb \U1|U1|RAM~1feeder (
// Equation(s):
// \U1|U1|RAM~1feeder_combout  = D1[0]

	.dataa(gnd),
	.datab(gnd),
	.datac(D1[0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\U1|U1|RAM~1feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U1|U1|RAM~1feeder .lut_mask = 16'hF0F0;
defparam \U1|U1|RAM~1feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N26
cycloneive_lcell_comb \U1|U1|RAM~17 (
// Equation(s):
// \U1|U1|RAM~17_combout  = (!\U1|U1|WP [7] & (!\U1|U1|WP [8] & (!\U1|U1|WP [5] & !\U1|U1|WP [6])))

	.dataa(\U1|U1|WP [7]),
	.datab(\U1|U1|WP [8]),
	.datac(\U1|U1|WP [5]),
	.datad(\U1|U1|WP [6]),
	.cin(gnd),
	.combout(\U1|U1|RAM~17_combout ),
	.cout());
// synopsys translate_off
defparam \U1|U1|RAM~17 .lut_mask = 16'h0001;
defparam \U1|U1|RAM~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N24
cycloneive_lcell_comb \U1|U1|RAM~18 (
// Equation(s):
// \U1|U1|RAM~18_combout  = (!\U1|U1|WP [1] & (!\U1|U1|WP [4] & (!\U1|U1|WP [2] & !\U1|U1|WP [3])))

	.dataa(\U1|U1|WP [1]),
	.datab(\U1|U1|WP [4]),
	.datac(\U1|U1|WP [2]),
	.datad(\U1|U1|WP [3]),
	.cin(gnd),
	.combout(\U1|U1|RAM~18_combout ),
	.cout());
// synopsys translate_off
defparam \U1|U1|RAM~18 .lut_mask = 16'h0001;
defparam \U1|U1|RAM~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N12
cycloneive_lcell_comb \U1|U1|RAM~16 (
// Equation(s):
// \U1|U1|RAM~16_combout  = (\isEn~q  & (!\U1|U1|WP [9] & (!\U1|U1|WP [0] & \rst_n~input_o )))

	.dataa(\isEn~q ),
	.datab(\U1|U1|WP [9]),
	.datac(\U1|U1|WP [0]),
	.datad(\rst_n~input_o ),
	.cin(gnd),
	.combout(\U1|U1|RAM~16_combout ),
	.cout());
// synopsys translate_off
defparam \U1|U1|RAM~16 .lut_mask = 16'h0200;
defparam \U1|U1|RAM~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N6
cycloneive_lcell_comb \U1|U1|RAM~19 (
// Equation(s):
// \U1|U1|RAM~19_combout  = (\U1|U1|RAM~17_combout  & (\U1|U1|RAM~18_combout  & \U1|U1|RAM~16_combout ))

	.dataa(\U1|U1|RAM~17_combout ),
	.datab(gnd),
	.datac(\U1|U1|RAM~18_combout ),
	.datad(\U1|U1|RAM~16_combout ),
	.cin(gnd),
	.combout(\U1|U1|RAM~19_combout ),
	.cout());
// synopsys translate_off
defparam \U1|U1|RAM~19 .lut_mask = 16'hA000;
defparam \U1|U1|RAM~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y13_N27
dffeas \U1|U1|RAM~1 (
	.clk(\clk_100mhz~clkctrl_outclk ),
	.d(\U1|U1|RAM~1feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|U1|RAM~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|U1|RAM~1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|U1|RAM~1 .is_wysiwyg = "true";
defparam \U1|U1|RAM~1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N0
cycloneive_lcell_comb \U1|U1|D1~0 (
// Equation(s):
// \U1|U1|D1~0_combout  = (\U1|U1|RAM~0_q  & (\U1|U1|RAM_rtl_0|auto_generated|ram_block1a0~portbdataout )) # (!\U1|U1|RAM~0_q  & ((\U1|U1|RAM~1_q )))

	.dataa(gnd),
	.datab(\U1|U1|RAM_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.datac(\U1|U1|RAM~0_q ),
	.datad(\U1|U1|RAM~1_q ),
	.cin(gnd),
	.combout(\U1|U1|D1~0_combout ),
	.cout());
// synopsys translate_off
defparam \U1|U1|D1~0 .lut_mask = 16'hCFC0;
defparam \U1|U1|D1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y13_N1
dffeas \U1|U1|D1[0] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\U1|U1|D1~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\U1|U2|isEn~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|U1|D1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|U1|D1[0] .is_wysiwyg = "true";
defparam \U1|U1|D1[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N16
cycloneive_lcell_comb \U1|U2|D1~3 (
// Equation(s):
// \U1|U2|D1~3_combout  = (\U1|U2|CH [8] & (((!\U1|U2|D1~2_combout  & \U1|U2|CH [6])))) # (!\U1|U2|CH [8] & (!\U1|U2|LessThan0~0_combout  & (\U1|U2|D1~2_combout  & !\U1|U2|CH [6])))

	.dataa(\U1|U2|CH [8]),
	.datab(\U1|U2|LessThan0~0_combout ),
	.datac(\U1|U2|D1~2_combout ),
	.datad(\U1|U2|CH [6]),
	.cin(gnd),
	.combout(\U1|U2|D1~3_combout ),
	.cout());
// synopsys translate_off
defparam \U1|U2|D1~3 .lut_mask = 16'h0A10;
defparam \U1|U2|D1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N10
cycloneive_lcell_comb \U1|U2|D1~4 (
// Equation(s):
// \U1|U2|D1~4_combout  = ((\U1|U2|CH [7] & ((\U1|U2|D1~3_combout ))) # (!\U1|U2|CH [7] & (!\U1|U2|CH [8]))) # (!\U1|U2|D1~1_combout )

	.dataa(\U1|U2|CH [8]),
	.datab(\U1|U2|D1~3_combout ),
	.datac(\U1|U2|D1~1_combout ),
	.datad(\U1|U2|CH [7]),
	.cin(gnd),
	.combout(\U1|U2|D1~4_combout ),
	.cout());
// synopsys translate_off
defparam \U1|U2|D1~4 .lut_mask = 16'hCF5F;
defparam \U1|U2|D1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N10
cycloneive_lcell_comb \U1|U2|D1~5 (
// Equation(s):
// \U1|U2|D1~5_combout  = (\U1|U1|D1 [0] & !\U1|U2|D1~4_combout )

	.dataa(gnd),
	.datab(\U1|U1|D1 [0]),
	.datac(\U1|U2|D1~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\U1|U2|D1~5_combout ),
	.cout());
// synopsys translate_off
defparam \U1|U2|D1~5 .lut_mask = 16'h0C0C;
defparam \U1|U2|D1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y13_N11
dffeas \U1|U2|D1[0] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\U1|U2|D1~5_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|U2|D1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|U2|D1[0] .is_wysiwyg = "true";
defparam \U1|U2|D1[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N28
cycloneive_lcell_comb \U1|U1|RAM~2feeder (
// Equation(s):
// \U1|U1|RAM~2feeder_combout  = D1[0]

	.dataa(gnd),
	.datab(gnd),
	.datac(D1[0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\U1|U1|RAM~2feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U1|U1|RAM~2feeder .lut_mask = 16'hF0F0;
defparam \U1|U1|RAM~2feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y13_N29
dffeas \U1|U1|RAM~2 (
	.clk(\clk_100mhz~clkctrl_outclk ),
	.d(\U1|U1|RAM~2feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|U1|RAM~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|U1|RAM~2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|U1|RAM~2 .is_wysiwyg = "true";
defparam \U1|U1|RAM~2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N18
cycloneive_lcell_comb \U1|U1|D1~1 (
// Equation(s):
// \U1|U1|D1~1_combout  = (\U1|U1|RAM~0_q  & (\U1|U1|RAM_rtl_0|auto_generated|ram_block1a1 )) # (!\U1|U1|RAM~0_q  & ((\U1|U1|RAM~2_q )))

	.dataa(\U1|U1|RAM_rtl_0|auto_generated|ram_block1a1 ),
	.datab(gnd),
	.datac(\U1|U1|RAM~0_q ),
	.datad(\U1|U1|RAM~2_q ),
	.cin(gnd),
	.combout(\U1|U1|D1~1_combout ),
	.cout());
// synopsys translate_off
defparam \U1|U1|D1~1 .lut_mask = 16'hAFA0;
defparam \U1|U1|D1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y13_N19
dffeas \U1|U1|D1[1] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\U1|U1|D1~1_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\U1|U2|isEn~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|U1|D1 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|U1|D1[1] .is_wysiwyg = "true";
defparam \U1|U1|D1[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N4
cycloneive_lcell_comb \U1|U2|D1~6 (
// Equation(s):
// \U1|U2|D1~6_combout  = (\U1|U1|D1 [1] & !\U1|U2|D1~4_combout )

	.dataa(gnd),
	.datab(\U1|U1|D1 [1]),
	.datac(\U1|U2|D1~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\U1|U2|D1~6_combout ),
	.cout());
// synopsys translate_off
defparam \U1|U2|D1~6 .lut_mask = 16'h0C0C;
defparam \U1|U2|D1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y13_N5
dffeas \U1|U2|D1[1] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\U1|U2|D1~6_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|U2|D1 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|U2|D1[1] .is_wysiwyg = "true";
defparam \U1|U2|D1[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N14
cycloneive_lcell_comb \U1|U1|RAM~3feeder (
// Equation(s):
// \U1|U1|RAM~3feeder_combout  = D1[0]

	.dataa(gnd),
	.datab(gnd),
	.datac(D1[0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\U1|U1|RAM~3feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U1|U1|RAM~3feeder .lut_mask = 16'hF0F0;
defparam \U1|U1|RAM~3feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y13_N15
dffeas \U1|U1|RAM~3 (
	.clk(\clk_100mhz~clkctrl_outclk ),
	.d(\U1|U1|RAM~3feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|U1|RAM~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|U1|RAM~3_q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|U1|RAM~3 .is_wysiwyg = "true";
defparam \U1|U1|RAM~3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N20
cycloneive_lcell_comb \U1|U1|D1~2 (
// Equation(s):
// \U1|U1|D1~2_combout  = (\U1|U1|RAM~0_q  & (\U1|U1|RAM_rtl_0|auto_generated|ram_block1a2 )) # (!\U1|U1|RAM~0_q  & ((\U1|U1|RAM~3_q )))

	.dataa(\U1|U1|RAM_rtl_0|auto_generated|ram_block1a2 ),
	.datab(gnd),
	.datac(\U1|U1|RAM~0_q ),
	.datad(\U1|U1|RAM~3_q ),
	.cin(gnd),
	.combout(\U1|U1|D1~2_combout ),
	.cout());
// synopsys translate_off
defparam \U1|U1|D1~2 .lut_mask = 16'hAFA0;
defparam \U1|U1|D1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y13_N21
dffeas \U1|U1|D1[2] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\U1|U1|D1~2_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\U1|U2|isEn~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|U1|D1 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|U1|D1[2] .is_wysiwyg = "true";
defparam \U1|U1|D1[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N2
cycloneive_lcell_comb \U1|U2|D1~7 (
// Equation(s):
// \U1|U2|D1~7_combout  = (\U1|U1|D1 [2] & !\U1|U2|D1~4_combout )

	.dataa(gnd),
	.datab(\U1|U1|D1 [2]),
	.datac(\U1|U2|D1~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\U1|U2|D1~7_combout ),
	.cout());
// synopsys translate_off
defparam \U1|U2|D1~7 .lut_mask = 16'h0C0C;
defparam \U1|U2|D1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y14_N3
dffeas \U1|U2|D1[2] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\U1|U2|D1~7_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|U2|D1 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|U2|D1[2] .is_wysiwyg = "true";
defparam \U1|U2|D1[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N8
cycloneive_lcell_comb \U1|U1|RAM~4feeder (
// Equation(s):
// \U1|U1|RAM~4feeder_combout  = D1[0]

	.dataa(gnd),
	.datab(gnd),
	.datac(D1[0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\U1|U1|RAM~4feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U1|U1|RAM~4feeder .lut_mask = 16'hF0F0;
defparam \U1|U1|RAM~4feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y13_N9
dffeas \U1|U1|RAM~4 (
	.clk(\clk_100mhz~clkctrl_outclk ),
	.d(\U1|U1|RAM~4feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|U1|RAM~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|U1|RAM~4_q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|U1|RAM~4 .is_wysiwyg = "true";
defparam \U1|U1|RAM~4 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N30
cycloneive_lcell_comb \U1|U1|D1~3 (
// Equation(s):
// \U1|U1|D1~3_combout  = (\U1|U1|RAM~0_q  & (\U1|U1|RAM_rtl_0|auto_generated|ram_block1a3 )) # (!\U1|U1|RAM~0_q  & ((\U1|U1|RAM~4_q )))

	.dataa(gnd),
	.datab(\U1|U1|RAM_rtl_0|auto_generated|ram_block1a3 ),
	.datac(\U1|U1|RAM~0_q ),
	.datad(\U1|U1|RAM~4_q ),
	.cin(gnd),
	.combout(\U1|U1|D1~3_combout ),
	.cout());
// synopsys translate_off
defparam \U1|U1|D1~3 .lut_mask = 16'hCFC0;
defparam \U1|U1|D1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y13_N31
dffeas \U1|U1|D1[3] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\U1|U1|D1~3_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\U1|U2|isEn~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|U1|D1 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|U1|D1[3] .is_wysiwyg = "true";
defparam \U1|U1|D1[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N22
cycloneive_lcell_comb \U1|U2|D1~8 (
// Equation(s):
// \U1|U2|D1~8_combout  = (!\U1|U2|D1~4_combout  & \U1|U1|D1 [3])

	.dataa(\U1|U2|D1~4_combout ),
	.datab(gnd),
	.datac(\U1|U1|D1 [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\U1|U2|D1~8_combout ),
	.cout());
// synopsys translate_off
defparam \U1|U2|D1~8 .lut_mask = 16'h5050;
defparam \U1|U2|D1~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y13_N23
dffeas \U1|U2|D1[3] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\U1|U2|D1~8_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|U2|D1 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|U2|D1[3] .is_wysiwyg = "true";
defparam \U1|U2|D1[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N2
cycloneive_lcell_comb \U1|U1|RAM~5feeder (
// Equation(s):
// \U1|U1|RAM~5feeder_combout  = D1[0]

	.dataa(gnd),
	.datab(gnd),
	.datac(D1[0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\U1|U1|RAM~5feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U1|U1|RAM~5feeder .lut_mask = 16'hF0F0;
defparam \U1|U1|RAM~5feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y13_N3
dffeas \U1|U1|RAM~5 (
	.clk(\clk_100mhz~clkctrl_outclk ),
	.d(\U1|U1|RAM~5feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|U1|RAM~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|U1|RAM~5_q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|U1|RAM~5 .is_wysiwyg = "true";
defparam \U1|U1|RAM~5 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N16
cycloneive_lcell_comb \U1|U1|D1~4 (
// Equation(s):
// \U1|U1|D1~4_combout  = (\U1|U1|RAM~0_q  & ((\U1|U1|RAM_rtl_0|auto_generated|ram_block1a4 ))) # (!\U1|U1|RAM~0_q  & (\U1|U1|RAM~5_q ))

	.dataa(gnd),
	.datab(\U1|U1|RAM~5_q ),
	.datac(\U1|U1|RAM~0_q ),
	.datad(\U1|U1|RAM_rtl_0|auto_generated|ram_block1a4 ),
	.cin(gnd),
	.combout(\U1|U1|D1~4_combout ),
	.cout());
// synopsys translate_off
defparam \U1|U1|D1~4 .lut_mask = 16'hFC0C;
defparam \U1|U1|D1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y13_N17
dffeas \U1|U1|D1[4] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\U1|U1|D1~4_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\U1|U2|isEn~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|U1|D1 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|U1|D1[4] .is_wysiwyg = "true";
defparam \U1|U1|D1[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N24
cycloneive_lcell_comb \U1|U2|D1~9 (
// Equation(s):
// \U1|U2|D1~9_combout  = (\U1|U1|D1 [4] & !\U1|U2|D1~4_combout )

	.dataa(gnd),
	.datab(\U1|U1|D1 [4]),
	.datac(\U1|U2|D1~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\U1|U2|D1~9_combout ),
	.cout());
// synopsys translate_off
defparam \U1|U2|D1~9 .lut_mask = 16'h0C0C;
defparam \U1|U2|D1~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y13_N25
dffeas \U1|U2|D1[4] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\U1|U2|D1~9_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|U2|D1 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|U2|D1[4] .is_wysiwyg = "true";
defparam \U1|U2|D1[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N22
cycloneive_lcell_comb \U1|U1|RAM~6feeder (
// Equation(s):
// \U1|U1|RAM~6feeder_combout  = D1[5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(D1[5]),
	.cin(gnd),
	.combout(\U1|U1|RAM~6feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U1|U1|RAM~6feeder .lut_mask = 16'hFF00;
defparam \U1|U1|RAM~6feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y14_N23
dffeas \U1|U1|RAM~6 (
	.clk(\clk_100mhz~clkctrl_outclk ),
	.d(\U1|U1|RAM~6feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|U1|RAM~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|U1|RAM~6_q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|U1|RAM~6 .is_wysiwyg = "true";
defparam \U1|U1|RAM~6 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N24
cycloneive_lcell_comb \U1|U1|D1~5 (
// Equation(s):
// \U1|U1|D1~5_combout  = (\U1|U1|RAM~0_q  & (\U1|U1|RAM_rtl_0|auto_generated|ram_block1a5 )) # (!\U1|U1|RAM~0_q  & ((\U1|U1|RAM~6_q )))

	.dataa(gnd),
	.datab(\U1|U1|RAM~0_q ),
	.datac(\U1|U1|RAM_rtl_0|auto_generated|ram_block1a5 ),
	.datad(\U1|U1|RAM~6_q ),
	.cin(gnd),
	.combout(\U1|U1|D1~5_combout ),
	.cout());
// synopsys translate_off
defparam \U1|U1|D1~5 .lut_mask = 16'hF3C0;
defparam \U1|U1|D1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y14_N25
dffeas \U1|U1|D1[5] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\U1|U1|D1~5_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\U1|U2|isEn~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|U1|D1 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|U1|D1[5] .is_wysiwyg = "true";
defparam \U1|U1|D1[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N4
cycloneive_lcell_comb \U1|U2|D1~10 (
// Equation(s):
// \U1|U2|D1~10_combout  = (\U1|U1|D1 [5] & !\U1|U2|D1~4_combout )

	.dataa(gnd),
	.datab(\U1|U1|D1 [5]),
	.datac(\U1|U2|D1~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\U1|U2|D1~10_combout ),
	.cout());
// synopsys translate_off
defparam \U1|U2|D1~10 .lut_mask = 16'h0C0C;
defparam \U1|U2|D1~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y14_N5
dffeas \U1|U2|D1[5] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\U1|U2|D1~10_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|U2|D1 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|U2|D1[5] .is_wysiwyg = "true";
defparam \U1|U2|D1[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N0
cycloneive_lcell_comb \U1|U1|RAM~7feeder (
// Equation(s):
// \U1|U1|RAM~7feeder_combout  = D1[5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(D1[5]),
	.cin(gnd),
	.combout(\U1|U1|RAM~7feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U1|U1|RAM~7feeder .lut_mask = 16'hFF00;
defparam \U1|U1|RAM~7feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y14_N1
dffeas \U1|U1|RAM~7 (
	.clk(\clk_100mhz~clkctrl_outclk ),
	.d(\U1|U1|RAM~7feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|U1|RAM~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|U1|RAM~7_q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|U1|RAM~7 .is_wysiwyg = "true";
defparam \U1|U1|RAM~7 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N10
cycloneive_lcell_comb \U1|U1|D1~6 (
// Equation(s):
// \U1|U1|D1~6_combout  = (\U1|U1|RAM~0_q  & (\U1|U1|RAM_rtl_0|auto_generated|ram_block1a6 )) # (!\U1|U1|RAM~0_q  & ((\U1|U1|RAM~7_q )))

	.dataa(\U1|U1|RAM_rtl_0|auto_generated|ram_block1a6 ),
	.datab(\U1|U1|RAM~7_q ),
	.datac(gnd),
	.datad(\U1|U1|RAM~0_q ),
	.cin(gnd),
	.combout(\U1|U1|D1~6_combout ),
	.cout());
// synopsys translate_off
defparam \U1|U1|D1~6 .lut_mask = 16'hAACC;
defparam \U1|U1|D1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y14_N11
dffeas \U1|U1|D1[6] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\U1|U1|D1~6_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\U1|U2|isEn~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|U1|D1 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|U1|D1[6] .is_wysiwyg = "true";
defparam \U1|U1|D1[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N6
cycloneive_lcell_comb \U1|U2|D1~11 (
// Equation(s):
// \U1|U2|D1~11_combout  = (\U1|U1|D1 [6] & !\U1|U2|D1~4_combout )

	.dataa(\U1|U1|D1 [6]),
	.datab(gnd),
	.datac(\U1|U2|D1~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\U1|U2|D1~11_combout ),
	.cout());
// synopsys translate_off
defparam \U1|U2|D1~11 .lut_mask = 16'h0A0A;
defparam \U1|U2|D1~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y14_N7
dffeas \U1|U2|D1[6] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\U1|U2|D1~11_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|U2|D1 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|U2|D1[6] .is_wysiwyg = "true";
defparam \U1|U2|D1[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N18
cycloneive_lcell_comb \U1|U1|RAM~8feeder (
// Equation(s):
// \U1|U1|RAM~8feeder_combout  = D1[5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(D1[5]),
	.cin(gnd),
	.combout(\U1|U1|RAM~8feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U1|U1|RAM~8feeder .lut_mask = 16'hFF00;
defparam \U1|U1|RAM~8feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y14_N19
dffeas \U1|U1|RAM~8 (
	.clk(\clk_100mhz~clkctrl_outclk ),
	.d(\U1|U1|RAM~8feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|U1|RAM~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|U1|RAM~8_q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|U1|RAM~8 .is_wysiwyg = "true";
defparam \U1|U1|RAM~8 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N28
cycloneive_lcell_comb \U1|U1|D1~7 (
// Equation(s):
// \U1|U1|D1~7_combout  = (\U1|U1|RAM~0_q  & ((\U1|U1|RAM_rtl_0|auto_generated|ram_block1a7 ))) # (!\U1|U1|RAM~0_q  & (\U1|U1|RAM~8_q ))

	.dataa(gnd),
	.datab(\U1|U1|RAM~8_q ),
	.datac(\U1|U1|RAM_rtl_0|auto_generated|ram_block1a7 ),
	.datad(\U1|U1|RAM~0_q ),
	.cin(gnd),
	.combout(\U1|U1|D1~7_combout ),
	.cout());
// synopsys translate_off
defparam \U1|U1|D1~7 .lut_mask = 16'hF0CC;
defparam \U1|U1|D1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y14_N29
dffeas \U1|U1|D1[7] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\U1|U1|D1~7_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\U1|U2|isEn~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|U1|D1 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|U1|D1[7] .is_wysiwyg = "true";
defparam \U1|U1|D1[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N8
cycloneive_lcell_comb \U1|U2|D1~12 (
// Equation(s):
// \U1|U2|D1~12_combout  = (\U1|U1|D1 [7] & !\U1|U2|D1~4_combout )

	.dataa(gnd),
	.datab(\U1|U1|D1 [7]),
	.datac(\U1|U2|D1~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\U1|U2|D1~12_combout ),
	.cout());
// synopsys translate_off
defparam \U1|U2|D1~12 .lut_mask = 16'h0C0C;
defparam \U1|U2|D1~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y14_N9
dffeas \U1|U2|D1[7] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\U1|U2|D1~12_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|U2|D1 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|U2|D1[7] .is_wysiwyg = "true";
defparam \U1|U2|D1[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N20
cycloneive_lcell_comb \U1|U1|RAM~9feeder (
// Equation(s):
// \U1|U1|RAM~9feeder_combout  = D1[5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(D1[5]),
	.cin(gnd),
	.combout(\U1|U1|RAM~9feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U1|U1|RAM~9feeder .lut_mask = 16'hFF00;
defparam \U1|U1|RAM~9feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y14_N21
dffeas \U1|U1|RAM~9 (
	.clk(\clk_100mhz~clkctrl_outclk ),
	.d(\U1|U1|RAM~9feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|U1|RAM~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|U1|RAM~9_q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|U1|RAM~9 .is_wysiwyg = "true";
defparam \U1|U1|RAM~9 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N14
cycloneive_lcell_comb \U1|U1|D1~8 (
// Equation(s):
// \U1|U1|D1~8_combout  = (\U1|U1|RAM~0_q  & ((\U1|U1|RAM_rtl_0|auto_generated|ram_block1a8 ))) # (!\U1|U1|RAM~0_q  & (\U1|U1|RAM~9_q ))

	.dataa(gnd),
	.datab(\U1|U1|RAM~9_q ),
	.datac(\U1|U1|RAM_rtl_0|auto_generated|ram_block1a8 ),
	.datad(\U1|U1|RAM~0_q ),
	.cin(gnd),
	.combout(\U1|U1|D1~8_combout ),
	.cout());
// synopsys translate_off
defparam \U1|U1|D1~8 .lut_mask = 16'hF0CC;
defparam \U1|U1|D1~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y14_N15
dffeas \U1|U1|D1[8] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\U1|U1|D1~8_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\U1|U2|isEn~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|U1|D1 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|U1|D1[8] .is_wysiwyg = "true";
defparam \U1|U1|D1[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N26
cycloneive_lcell_comb \U1|U2|D1~13 (
// Equation(s):
// \U1|U2|D1~13_combout  = (!\U1|U2|D1~4_combout  & \U1|U1|D1 [8])

	.dataa(gnd),
	.datab(\U1|U2|D1~4_combout ),
	.datac(\U1|U1|D1 [8]),
	.datad(gnd),
	.cin(gnd),
	.combout(\U1|U2|D1~13_combout ),
	.cout());
// synopsys translate_off
defparam \U1|U2|D1~13 .lut_mask = 16'h3030;
defparam \U1|U2|D1~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y14_N27
dffeas \U1|U2|D1[8] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\U1|U2|D1~13_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|U2|D1 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|U2|D1[8] .is_wysiwyg = "true";
defparam \U1|U2|D1[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N30
cycloneive_lcell_comb \U1|U1|RAM~10feeder (
// Equation(s):
// \U1|U1|RAM~10feeder_combout  = D1[5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(D1[5]),
	.cin(gnd),
	.combout(\U1|U1|RAM~10feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U1|U1|RAM~10feeder .lut_mask = 16'hFF00;
defparam \U1|U1|RAM~10feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y14_N31
dffeas \U1|U1|RAM~10 (
	.clk(\clk_100mhz~clkctrl_outclk ),
	.d(\U1|U1|RAM~10feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|U1|RAM~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|U1|RAM~10_q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|U1|RAM~10 .is_wysiwyg = "true";
defparam \U1|U1|RAM~10 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N26
cycloneive_lcell_comb \Mux8~0 (
// Equation(s):
// \Mux8~0_combout  = (i[3] & ((!i[0]))) # (!i[3] & ((i[0]) # (!i[1])))

	.dataa(gnd),
	.datab(i[3]),
	.datac(i[1]),
	.datad(i[0]),
	.cin(gnd),
	.combout(\Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux8~0 .lut_mask = 16'h33CF;
defparam \Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y23_N27
dffeas \D1[11] (
	.clk(\clk_100mhz~clkctrl_outclk ),
	.d(\Mux8~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(i[2]),
	.sload(gnd),
	.ena(\D1[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(D1[11]),
	.prn(vcc));
// synopsys translate_off
defparam \D1[11] .is_wysiwyg = "true";
defparam \D1[11] .power_up = "low";
// synopsys translate_on

// Location: M9K_X27_Y9_N0
cycloneive_ram_block \U1|U1|RAM_rtl_0|auto_generated|ram_block1a9 (
	.portawe(\U1|U1|comb~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_100mhz~clkctrl_outclk ),
	.clk1(\U0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.ena0(\U1|U1|comb~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,D1[11],D1[11],D1[11],D1[11],D1[11],D1[5]}),
	.portaaddr({\U1|U1|WP [9],\U1|U1|WP [8],\U1|U1|WP [7],\U1|U1|WP [6],\U1|U1|WP [5],\U1|U1|WP [4],\U1|U1|WP [3],\U1|U1|WP [2],\U1|U1|WP [1],\U1|U1|WP [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(9'b000000000),
	.portbaddr({\U1|U1|Add0~29_combout ,\U1|U1|Add0~26_combout ,\U1|U1|Add0~23_combout ,\U1|U1|Add0~20_combout ,\U1|U1|Add0~17_combout ,\U1|U1|Add0~14_combout ,\U1|U1|Add0~11_combout ,\U1|U1|Add0~8_combout ,\U1|U1|Add0~5_combout ,\U1|U1|Add0~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U1|U1|RAM_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \U1|U1|RAM_rtl_0|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \U1|U1|RAM_rtl_0|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \U1|U1|RAM_rtl_0|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \U1|U1|RAM_rtl_0|auto_generated|ram_block1a9 .logical_ram_name = "vga_base_module:U1|vga_ram_module:U1|altsyncram:RAM_rtl_0|altsyncram_f4f1:auto_generated|ALTSYNCRAM";
defparam \U1|U1|RAM_rtl_0|auto_generated|ram_block1a9 .mixed_port_feed_through_mode = "dont_care";
defparam \U1|U1|RAM_rtl_0|auto_generated|ram_block1a9 .operation_mode = "dual_port";
defparam \U1|U1|RAM_rtl_0|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \U1|U1|RAM_rtl_0|auto_generated|ram_block1a9 .port_a_address_width = 10;
defparam \U1|U1|RAM_rtl_0|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \U1|U1|RAM_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \U1|U1|RAM_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \U1|U1|RAM_rtl_0|auto_generated|ram_block1a9 .port_a_data_width = 9;
defparam \U1|U1|RAM_rtl_0|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \U1|U1|RAM_rtl_0|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \U1|U1|RAM_rtl_0|auto_generated|ram_block1a9 .port_a_last_address = 1023;
defparam \U1|U1|RAM_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 1024;
defparam \U1|U1|RAM_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_width = 15;
defparam \U1|U1|RAM_rtl_0|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U1|U1|RAM_rtl_0|auto_generated|ram_block1a9 .port_b_address_clear = "none";
defparam \U1|U1|RAM_rtl_0|auto_generated|ram_block1a9 .port_b_address_clock = "clock1";
defparam \U1|U1|RAM_rtl_0|auto_generated|ram_block1a9 .port_b_address_width = 10;
defparam \U1|U1|RAM_rtl_0|auto_generated|ram_block1a9 .port_b_data_out_clear = "none";
defparam \U1|U1|RAM_rtl_0|auto_generated|ram_block1a9 .port_b_data_out_clock = "none";
defparam \U1|U1|RAM_rtl_0|auto_generated|ram_block1a9 .port_b_data_width = 9;
defparam \U1|U1|RAM_rtl_0|auto_generated|ram_block1a9 .port_b_first_address = 0;
defparam \U1|U1|RAM_rtl_0|auto_generated|ram_block1a9 .port_b_first_bit_number = 9;
defparam \U1|U1|RAM_rtl_0|auto_generated|ram_block1a9 .port_b_last_address = 1023;
defparam \U1|U1|RAM_rtl_0|auto_generated|ram_block1a9 .port_b_logical_ram_depth = 1024;
defparam \U1|U1|RAM_rtl_0|auto_generated|ram_block1a9 .port_b_logical_ram_width = 15;
defparam \U1|U1|RAM_rtl_0|auto_generated|ram_block1a9 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \U1|U1|RAM_rtl_0|auto_generated|ram_block1a9 .port_b_read_enable_clock = "clock1";
defparam \U1|U1|RAM_rtl_0|auto_generated|ram_block1a9 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N16
cycloneive_lcell_comb \U1|U1|D1~9 (
// Equation(s):
// \U1|U1|D1~9_combout  = (\U1|U1|RAM~0_q  & ((\U1|U1|RAM_rtl_0|auto_generated|ram_block1a9~portbdataout ))) # (!\U1|U1|RAM~0_q  & (\U1|U1|RAM~10_q ))

	.dataa(\U1|U1|RAM~10_q ),
	.datab(\U1|U1|RAM~0_q ),
	.datac(\U1|U1|RAM_rtl_0|auto_generated|ram_block1a9~portbdataout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\U1|U1|D1~9_combout ),
	.cout());
// synopsys translate_off
defparam \U1|U1|D1~9 .lut_mask = 16'hE2E2;
defparam \U1|U1|D1~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y14_N17
dffeas \U1|U1|D1[9] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\U1|U1|D1~9_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\U1|U2|isEn~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|U1|D1 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|U1|D1[9] .is_wysiwyg = "true";
defparam \U1|U1|D1[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N12
cycloneive_lcell_comb \U1|U2|D1~14 (
// Equation(s):
// \U1|U2|D1~14_combout  = (\U1|U1|D1 [9] & !\U1|U2|D1~4_combout )

	.dataa(gnd),
	.datab(\U1|U1|D1 [9]),
	.datac(\U1|U2|D1~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\U1|U2|D1~14_combout ),
	.cout());
// synopsys translate_off
defparam \U1|U2|D1~14 .lut_mask = 16'h0C0C;
defparam \U1|U2|D1~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y14_N13
dffeas \U1|U2|D1[9] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\U1|U2|D1~14_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|U2|D1 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|U2|D1[9] .is_wysiwyg = "true";
defparam \U1|U2|D1[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N30
cycloneive_lcell_comb \U1|U1|RAM~11feeder (
// Equation(s):
// \U1|U1|RAM~11feeder_combout  = D1[11]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(D1[11]),
	.cin(gnd),
	.combout(\U1|U1|RAM~11feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U1|U1|RAM~11feeder .lut_mask = 16'hFF00;
defparam \U1|U1|RAM~11feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y15_N31
dffeas \U1|U1|RAM~11 (
	.clk(\clk_100mhz~clkctrl_outclk ),
	.d(\U1|U1|RAM~11feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|U1|RAM~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|U1|RAM~11_q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|U1|RAM~11 .is_wysiwyg = "true";
defparam \U1|U1|RAM~11 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N24
cycloneive_lcell_comb \U1|U1|D1~10 (
// Equation(s):
// \U1|U1|D1~10_combout  = (\U1|U1|RAM~0_q  & ((\U1|U1|RAM_rtl_0|auto_generated|ram_block1a10 ))) # (!\U1|U1|RAM~0_q  & (\U1|U1|RAM~11_q ))

	.dataa(\U1|U1|RAM~11_q ),
	.datab(gnd),
	.datac(\U1|U1|RAM~0_q ),
	.datad(\U1|U1|RAM_rtl_0|auto_generated|ram_block1a10 ),
	.cin(gnd),
	.combout(\U1|U1|D1~10_combout ),
	.cout());
// synopsys translate_off
defparam \U1|U1|D1~10 .lut_mask = 16'hFA0A;
defparam \U1|U1|D1~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y15_N25
dffeas \U1|U1|D1[11] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\U1|U1|D1~10_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\U1|U2|isEn~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|U1|D1 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|U1|D1[11] .is_wysiwyg = "true";
defparam \U1|U1|D1[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N2
cycloneive_lcell_comb \U1|U2|D1~15 (
// Equation(s):
// \U1|U2|D1~15_combout  = (\U1|U1|D1 [11] & !\U1|U2|D1~4_combout )

	.dataa(gnd),
	.datab(\U1|U1|D1 [11]),
	.datac(gnd),
	.datad(\U1|U2|D1~4_combout ),
	.cin(gnd),
	.combout(\U1|U2|D1~15_combout ),
	.cout());
// synopsys translate_off
defparam \U1|U2|D1~15 .lut_mask = 16'h00CC;
defparam \U1|U2|D1~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y15_N3
dffeas \U1|U2|D1[11] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\U1|U2|D1~15_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|U2|D1 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|U2|D1[11] .is_wysiwyg = "true";
defparam \U1|U2|D1[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N16
cycloneive_lcell_comb \U1|U1|RAM~12feeder (
// Equation(s):
// \U1|U1|RAM~12feeder_combout  = D1[11]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(D1[11]),
	.cin(gnd),
	.combout(\U1|U1|RAM~12feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U1|U1|RAM~12feeder .lut_mask = 16'hFF00;
defparam \U1|U1|RAM~12feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y15_N17
dffeas \U1|U1|RAM~12 (
	.clk(\clk_100mhz~clkctrl_outclk ),
	.d(\U1|U1|RAM~12feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|U1|RAM~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|U1|RAM~12_q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|U1|RAM~12 .is_wysiwyg = "true";
defparam \U1|U1|RAM~12 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N10
cycloneive_lcell_comb \U1|U1|D1~11 (
// Equation(s):
// \U1|U1|D1~11_combout  = (\U1|U1|RAM~0_q  & (\U1|U1|RAM_rtl_0|auto_generated|ram_block1a11 )) # (!\U1|U1|RAM~0_q  & ((\U1|U1|RAM~12_q )))

	.dataa(\U1|U1|RAM_rtl_0|auto_generated|ram_block1a11 ),
	.datab(\U1|U1|RAM~12_q ),
	.datac(\U1|U1|RAM~0_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\U1|U1|D1~11_combout ),
	.cout());
// synopsys translate_off
defparam \U1|U1|D1~11 .lut_mask = 16'hACAC;
defparam \U1|U1|D1~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y15_N11
dffeas \U1|U1|D1[12] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\U1|U1|D1~11_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\U1|U2|isEn~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|U1|D1 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|U1|D1[12] .is_wysiwyg = "true";
defparam \U1|U1|D1[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N12
cycloneive_lcell_comb \U1|U2|D1~16 (
// Equation(s):
// \U1|U2|D1~16_combout  = (\U1|U1|D1 [12] & !\U1|U2|D1~4_combout )

	.dataa(\U1|U1|D1 [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(\U1|U2|D1~4_combout ),
	.cin(gnd),
	.combout(\U1|U2|D1~16_combout ),
	.cout());
// synopsys translate_off
defparam \U1|U2|D1~16 .lut_mask = 16'h00AA;
defparam \U1|U2|D1~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y15_N13
dffeas \U1|U2|D1[12] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\U1|U2|D1~16_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|U2|D1 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|U2|D1[12] .is_wysiwyg = "true";
defparam \U1|U2|D1[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N26
cycloneive_lcell_comb \U1|U1|RAM~13feeder (
// Equation(s):
// \U1|U1|RAM~13feeder_combout  = D1[11]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(D1[11]),
	.cin(gnd),
	.combout(\U1|U1|RAM~13feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U1|U1|RAM~13feeder .lut_mask = 16'hFF00;
defparam \U1|U1|RAM~13feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y15_N27
dffeas \U1|U1|RAM~13 (
	.clk(\clk_100mhz~clkctrl_outclk ),
	.d(\U1|U1|RAM~13feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|U1|RAM~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|U1|RAM~13_q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|U1|RAM~13 .is_wysiwyg = "true";
defparam \U1|U1|RAM~13 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N20
cycloneive_lcell_comb \U1|U1|D1~12 (
// Equation(s):
// \U1|U1|D1~12_combout  = (\U1|U1|RAM~0_q  & ((\U1|U1|RAM_rtl_0|auto_generated|ram_block1a12 ))) # (!\U1|U1|RAM~0_q  & (\U1|U1|RAM~13_q ))

	.dataa(\U1|U1|RAM~13_q ),
	.datab(\U1|U1|RAM_rtl_0|auto_generated|ram_block1a12 ),
	.datac(\U1|U1|RAM~0_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\U1|U1|D1~12_combout ),
	.cout());
// synopsys translate_off
defparam \U1|U1|D1~12 .lut_mask = 16'hCACA;
defparam \U1|U1|D1~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y15_N21
dffeas \U1|U1|D1[13] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\U1|U1|D1~12_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\U1|U2|isEn~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|U1|D1 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|U1|D1[13] .is_wysiwyg = "true";
defparam \U1|U1|D1[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N14
cycloneive_lcell_comb \U1|U2|D1~17 (
// Equation(s):
// \U1|U2|D1~17_combout  = (\U1|U1|D1 [13] & !\U1|U2|D1~4_combout )

	.dataa(gnd),
	.datab(\U1|U1|D1 [13]),
	.datac(gnd),
	.datad(\U1|U2|D1~4_combout ),
	.cin(gnd),
	.combout(\U1|U2|D1~17_combout ),
	.cout());
// synopsys translate_off
defparam \U1|U2|D1~17 .lut_mask = 16'h00CC;
defparam \U1|U2|D1~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y15_N15
dffeas \U1|U2|D1[13] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\U1|U2|D1~17_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|U2|D1 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|U2|D1[13] .is_wysiwyg = "true";
defparam \U1|U2|D1[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N28
cycloneive_lcell_comb \U1|U1|RAM~14feeder (
// Equation(s):
// \U1|U1|RAM~14feeder_combout  = D1[11]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(D1[11]),
	.cin(gnd),
	.combout(\U1|U1|RAM~14feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U1|U1|RAM~14feeder .lut_mask = 16'hFF00;
defparam \U1|U1|RAM~14feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y15_N29
dffeas \U1|U1|RAM~14 (
	.clk(\clk_100mhz~clkctrl_outclk ),
	.d(\U1|U1|RAM~14feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|U1|RAM~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|U1|RAM~14_q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|U1|RAM~14 .is_wysiwyg = "true";
defparam \U1|U1|RAM~14 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N6
cycloneive_lcell_comb \U1|U1|D1~13 (
// Equation(s):
// \U1|U1|D1~13_combout  = (\U1|U1|RAM~0_q  & (\U1|U1|RAM_rtl_0|auto_generated|ram_block1a13 )) # (!\U1|U1|RAM~0_q  & ((\U1|U1|RAM~14_q )))

	.dataa(\U1|U1|RAM_rtl_0|auto_generated|ram_block1a13 ),
	.datab(\U1|U1|RAM~0_q ),
	.datac(gnd),
	.datad(\U1|U1|RAM~14_q ),
	.cin(gnd),
	.combout(\U1|U1|D1~13_combout ),
	.cout());
// synopsys translate_off
defparam \U1|U1|D1~13 .lut_mask = 16'hBB88;
defparam \U1|U1|D1~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y15_N7
dffeas \U1|U1|D1[14] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\U1|U1|D1~13_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\U1|U2|isEn~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|U1|D1 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|U1|D1[14] .is_wysiwyg = "true";
defparam \U1|U1|D1[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N0
cycloneive_lcell_comb \U1|U2|D1~18 (
// Equation(s):
// \U1|U2|D1~18_combout  = (\U1|U1|D1 [14] & !\U1|U2|D1~4_combout )

	.dataa(\U1|U1|D1 [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(\U1|U2|D1~4_combout ),
	.cin(gnd),
	.combout(\U1|U2|D1~18_combout ),
	.cout());
// synopsys translate_off
defparam \U1|U2|D1~18 .lut_mask = 16'h00AA;
defparam \U1|U2|D1~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y15_N1
dffeas \U1|U2|D1[14] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\U1|U2|D1~18_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|U2|D1 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|U2|D1[14] .is_wysiwyg = "true";
defparam \U1|U2|D1[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N22
cycloneive_lcell_comb \U1|U1|RAM~15feeder (
// Equation(s):
// \U1|U1|RAM~15feeder_combout  = D1[11]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(D1[11]),
	.cin(gnd),
	.combout(\U1|U1|RAM~15feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U1|U1|RAM~15feeder .lut_mask = 16'hFF00;
defparam \U1|U1|RAM~15feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y15_N23
dffeas \U1|U1|RAM~15 (
	.clk(\clk_100mhz~clkctrl_outclk ),
	.d(\U1|U1|RAM~15feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|U1|RAM~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|U1|RAM~15_q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|U1|RAM~15 .is_wysiwyg = "true";
defparam \U1|U1|RAM~15 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N8
cycloneive_lcell_comb \U1|U1|D1~14 (
// Equation(s):
// \U1|U1|D1~14_combout  = (\U1|U1|RAM~0_q  & (\U1|U1|RAM_rtl_0|auto_generated|ram_block1a14 )) # (!\U1|U1|RAM~0_q  & ((\U1|U1|RAM~15_q )))

	.dataa(gnd),
	.datab(\U1|U1|RAM~0_q ),
	.datac(\U1|U1|RAM_rtl_0|auto_generated|ram_block1a14 ),
	.datad(\U1|U1|RAM~15_q ),
	.cin(gnd),
	.combout(\U1|U1|D1~14_combout ),
	.cout());
// synopsys translate_off
defparam \U1|U1|D1~14 .lut_mask = 16'hF3C0;
defparam \U1|U1|D1~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y15_N9
dffeas \U1|U1|D1[15] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\U1|U1|D1~14_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\U1|U2|isEn~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|U1|D1 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|U1|D1[15] .is_wysiwyg = "true";
defparam \U1|U1|D1[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N18
cycloneive_lcell_comb \U1|U2|D1~19 (
// Equation(s):
// \U1|U2|D1~19_combout  = (\U1|U1|D1 [15] & !\U1|U2|D1~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\U1|U1|D1 [15]),
	.datad(\U1|U2|D1~4_combout ),
	.cin(gnd),
	.combout(\U1|U2|D1~19_combout ),
	.cout());
// synopsys translate_off
defparam \U1|U2|D1~19 .lut_mask = 16'h00F0;
defparam \U1|U2|D1~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y15_N19
dffeas \U1|U2|D1[15] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\U1|U2|D1~19_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|U2|D1 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|U2|D1[15] .is_wysiwyg = "true";
defparam \U1|U2|D1[15] .power_up = "low";
// synopsys translate_on

endmodule
