$date
	Sat Jan 11 21:51:11 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module TestAND4Input $end
$var wire 1 ! Y $end
$var reg 4 " A [3:0] $end
$scope module uut $end
$var wire 4 # A [3:0] $end
$var reg 1 ! Y $end
$var integer 32 $ i [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b100 $
b0 #
b0 "
0!
$end
#10
b100 $
0!
b1 "
b1 #
#20
b100 $
0!
b10 "
b10 #
#30
b100 $
0!
b11 "
b11 #
#40
b100 $
0!
b100 "
b100 #
#50
b100 $
0!
b101 "
b101 #
#60
b100 $
0!
b110 "
b110 #
#70
b100 $
0!
b111 "
b111 #
#80
b100 $
0!
b1000 "
b1000 #
#90
b100 $
0!
b1001 "
b1001 #
#100
b100 $
0!
b1010 "
b1010 #
#110
b100 $
0!
b1011 "
b1011 #
#120
b100 $
0!
b1100 "
b1100 #
#130
b100 $
0!
b1101 "
b1101 #
#140
b100 $
0!
b1110 "
b1110 #
#150
b100 $
1!
b1111 "
b1111 #
#160
