#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Sat Apr  1 23:19:47 2023
# Process ID: 12714
# Current directory: /home/nhatvan1561/Desktop/senior_design/src/fpga_practice/project_6/project_6.runs/synth_1
# Command line: vivado -log simple_rx.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source simple_rx.tcl
# Log file: /home/nhatvan1561/Desktop/senior_design/src/fpga_practice/project_6/project_6.runs/synth_1/simple_rx.vds
# Journal file: /home/nhatvan1561/Desktop/senior_design/src/fpga_practice/project_6/project_6.runs/synth_1/vivado.jou
# Running On: Deez, OS: Linux, CPU Frequency: 2000.000 MHz, CPU Physical cores: 8, Host memory: 7666 MB
#-----------------------------------------------------------
source simple_rx.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental /home/nhatvan1561/Desktop/senior_design/src/fpga_practice/project_6/project_6.srcs/utils_1/imports/synth_1/simple_rx.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from /home/nhatvan1561/Desktop/senior_design/src/fpga_practice/project_6/project_6.srcs/utils_1/imports/synth_1/simple_rx.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top simple_rx -part xc7a100tcsg324-3
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-3
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 12762
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of interface 'uart_if' [/home/nhatvan1561/Desktop/senior_design/src/fpga_practice/project_6/project_6.srcs/sources_1/imports/testbench/../rtl/if/uart_if.sv:44]
INFO: [Synth 8-9937] previous definition of design element 'uart_if' is here [/home/nhatvan1561/Desktop/senior_design/src/fpga_practice/project_6/project_6.srcs/sources_1/imports/testbench/../rtl/if/uart_if.sv:44]
ERROR: [Synth 8-9121] an always_ff block must have one and only one event control [/home/nhatvan1561/Desktop/senior_design/src/fpga_practice/project_6/project_6.srcs/sources_1/imports/testbench/uart_tx_tb.sv:48]
WARNING: [Synth 8-982] timing control in always_comb/always_latch/always_ff is not allowed [/home/nhatvan1561/Desktop/senior_design/src/fpga_practice/project_6/project_6.srcs/sources_1/imports/testbench/uart_tx_tb.sv:48]
ERROR: [Synth 8-36] 'in' is not declared [/home/nhatvan1561/Desktop/senior_design/src/fpga_practice/project_6/project_6.srcs/sources_1/imports/testbench/uart_tx_tb.sv:68]
ERROR: [Synth 8-36] 'valid' is not declared [/home/nhatvan1561/Desktop/senior_design/src/fpga_practice/project_6/project_6.srcs/sources_1/imports/testbench/uart_tx_tb.sv:69]
ERROR: [Synth 8-36] 'ready' is not declared [/home/nhatvan1561/Desktop/senior_design/src/fpga_practice/project_6/project_6.srcs/sources_1/imports/testbench/uart_tx_tb.sv:77]
ERROR: [Synth 8-36] 'ready' is not declared [/home/nhatvan1561/Desktop/senior_design/src/fpga_practice/project_6/project_6.srcs/sources_1/imports/testbench/uart_tx_tb.sv:81]
INFO: [Synth 8-10285] module 'uart_tx_tb' is ignored due to previous errors [/home/nhatvan1561/Desktop/senior_design/src/fpga_practice/project_6/project_6.srcs/sources_1/imports/testbench/uart_tx_tb.sv:113]
INFO: [Synth 8-9084] Verilog file '/home/nhatvan1561/Desktop/senior_design/src/fpga_practice/project_6/project_6.srcs/sources_1/imports/testbench/uart_tx_tb.sv' ignored due to errors
Failed to read verilog '/home/nhatvan1561/Desktop/senior_design/src/fpga_practice/project_6/project_6.srcs/sources_1/imports/testbench/uart_tx_tb.sv'
INFO: [Common 17-83] Releasing license: Synthesis
14 Infos, 1 Warnings, 1 Critical Warnings and 6 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details
INFO: [Common 17-206] Exiting Vivado at Sat Apr  1 23:20:02 2023...
