@misc{moniere:hal-03880799,
  title = {Real-Time {{QCSP}} Communication System Prototyping},
  author = {Monière, Camille and Le Gal, Bertrand and Boutillon, Emmanuel},
  date = {2022},
  url = {https://hal.archives-ouvertes.fr/hal-03880799},
  abstract = {Dans les communications sans fil, la détection et la synchronisation des trames sont généralement effectuées à l'aide d'un préambule, ce qui consomme de la bande passante et des ressources qui ne sont pas négligeables pour les petits paquets. Récemment, un nouveau type de trame sans préambule appelé Quasi Cyclic Small Packet (QCSP) a été proposé. Cet article présente une mise en œuvre en temps réel d'une transmission QCSP, tant du côté émetteur que récepteur. Un cas d'utilisation crédible de QCSP est décrit. Une expérimentation dans le monde réel est également détaillée et démontre que le processus d'émission/réception d'une trame QCSP est réalisable à un faible coût matériel, ce qui rend la trame QCSP très attrayante pour les réseaux étendus à faible puissance.},
  hal_id = {hal-03880799},
  hal_version = {v1},
  howpublished = {Colloque GDR SoC²},
  organization = {{GDR SoC²}},
  pdf = {https://hal.archives-ouvertes.fr/hal-03880799/file/SOC2₂022ₚaper₃227.pdf},
  keywords = {nationale,  ownpub}
}

@inproceedings{moniereCOMPAS2022,
  title = {Implémentations Logicielles et Matérielles Efficientes d'une Chaîne de Communications {{QCSP}}},
  booktitle = {Conférence Francophone d'informatique En {{Parallélisme}}, {{Architecture}} et {{Système}}, {{comPAS}}'2022},
  author = {Monière, Camille and Le Gal, Bertrand and Boutillon, Emmanuel},
  date = {2022-07},
  location = {{Amiens, France}},
  url = {https://hal.archives-ouvertes.fr/hal-03699091},
  urldate = {2022-11-30},
  abstract = {Dans les communications sans-fil classiques, des préambules sont utilisés pour aider le récepteur à détecter et synchroniser les trames. Cependant, ceux-ci entraînent une surconsommation de bande passante et de ressources non négligeables pour les paquets courts. Récemment, un nouveau type de trame sans préambule appelé Quasi Cyclic Small Packet (QCSP) a été proposé. Les travaux actuels étudient la mise en oeuvre de la chaîne de communication associée. Dans cet article, seule le processus de complexité calculatoire la plus élevée, la détection coté récepteur, est détaillé. Différents niveaux de parallélisme et stratégies d'implémentation sont détaillés en logiciel (CPU) et matériel (FPGA). Un comparatif des performances atteignables est réalisé sur des cibles multicoeurs et FPGA.},
  hal_id = {hal-03699091},
  keywords = {nationale, ownpub}
}

@inproceedings{moniereDASIP22,
  title = {Efficient {{Software}} and {{Hardware Implementations}} of a {{QCSP Communication System}}},
  booktitle = {Design and {{Architecture}} for {{Signal}} and {{Image Processing}}},
  author = {Monière, Camille and Le Gal, Bertrand and Boutillon, Emmanuel},
  editor = {Desnos, Karol and Pertuz, Sergio},
  date = {2022-06},
  series = {Lecture {{Notes}} in {{Computer Science}}},
  volume = {13425},
  pages = {29--41},
  publisher = {{Springer International Publishing}},
  location = {{Cham}},
  doi = {10.1007/978-3-031-12748-9_3},
  abstract = {In wireless communications, frame detection and synchronization are usually performed using a preamble, consuming bandwidth and resources that are not negligible for small packets. Recently, a new kind of preamble-free frame called Quasi Cyclic Small Packet (QCSP) have been proposed. This paper studies the implementation of QCSP transmission, both at the transmitter side and the receiver side. For the latter, only detection, the most consuming task, is considered. Different parallelism levels and implementation strategies are detailed for both software and hardware implementations. Several trade-offs between throughput and resource usage are also discussed. Finally, the paper demonstrates that the emission/reception process of a QCSP frame is feasible at low hardware cost, which make the QCSP frame very attractive for Low Power Wide Area Networks (LPWAN).},
  isbn = {978-3-031-12747-2 978-3-031-12748-9},
  langid = {english},
  keywords = {inter, ownpub},
  note = {Best Paper Award}
}

@unpublished{moniereDemoQCSP2021,
  type = {Démonstration},
  title = {Présentation du démonstrateur temps réel de la chaine QCSP},
  author = {Monière, Camille},
  date = {2021-11-24},
  eventtitle = {GDR ISIS - Short packet transmission for wireless communications},
  langid = {french},
  venue = {{ISEP, Issy Les Moulineaux, France}},
  keywords = {nationale, ownpub}
}

@article{moniereJSA2023,
  title = {Real-{{Time Energy Efficient Software}} and {{Hardware Implementations}} of a {{QCSP Communication System}} (in Reviews)},
  author = {Monière, Camille and Le Gal, Bertrand and Boutillon, Emmanuel},
  date = {2023},
  journaltitle = {Journal of System Architecture},
  shortjournal = {JSA},
  abstract = {In wireless communications, frame detection and synchronization are usually performed using a preamble. This consumes bandwidth and resource amounts that are significant for small packets. Recently, a new kind of preamble-less physical layer called Quasi Cyclic Small Packet (QCSP) has been proposed. This paper studies the implementation of the QCSP communication chain, both at the transmitter side and the receiver side. For the receiver side, the focus is put on the detection stage, which is the most computationally complex. Indeed, it requires a relatively high throughput considering the resource usage constraint of the context, around few hundreds of kilo-bits per second of information bit rate, which is equivalent to around ten mega-samples per second of input sample rate. Moreover, while synchronization and error correction run occasionally when a detection occurs, detection has to run continuously. Different parallelism levels and implementation strategies are detailed for both software and hardware implementations. We also discuss several trade-offs between throughput and resource usage. Finally, the paper demonstrates that the transmission and reception process of a QCSP frame is feasible at a low hardware cost, which makes the QCSP frame very attractive for LPWANs, and for Internet of Things (IoT) in general.},
  langid = {english},
  keywords = {inter, ownpub}
}

@unpublished{monierePresSDR2022,
  type = {Présentation},
  title = {Démonstrateur Temps Réel de Transmission de Trames Courtes {{QCSP}} Sur La Bande {{ISM}}},
  author = {Monière, Camille},
  date = {2022-04-07},
  eventtitle = {{{GDR ISIS}} - {{Journée}} Thématique Radio Logicielle},
  venue = {{LIP6, Paris, France}},
  keywords = {nationale, ownpub}
}

@unpublished{moniereRealtimeQCSPCommunication2022,
  type = {Poster},
  title = {Real-time QCSP communication system prototyping},
  author = {Monière, Camille},
  date = {2022},
  eventtitle = {Colloque du GDR SoC²},
  langid = {french},
  venue = {{Université de Strasbourg, France}},
  keywords = {nationale, ownpub}
}

@inproceedings{moniereTimeSlidingWindow2021,
  title = {Time Sliding Window for the Detection of {{CCSK}} Frames},
  booktitle = {{{IEEE Workshop}} on {{Signal Processing Systems}} ({{SiPS}}'2021)},
  author = {Monière, Camille and Saied, Kassem and Le Gal, Bertrand and Boutillon, Emmanuel},
  date = {2021-10},
  pages = {99--104},
  publisher = {{IEEE}},
  location = {{Combria, Portugal}},
  doi = {10.1109/SiPS52927.2021.00026},
  abstract = {In wireless communications, frame detection and synchronization are usually performed using a preamble that consumes bandwidth and resources. A new type of frame called Quasi Cyclic Short Packet offers the advantage of avoiding preamble (thus saving resource) while allowing simple detection algorithm. The paper presents a time method to simplify the proposed detection algorithm and makes it robust to channel gain variation. First results show that a receiver can detect reliably short packet transmitted at few 100 Kbits/s at very low signalto-noise ratio (-10 dB, typically).},
  eventtitle = {2021 {{IEEE Workshop}} on {{Signal Processing Systems}} ({{SiPS}})},
  isbn = {978-1-66540-144-9},
  keywords = {inter, ownpub}
}
