# ECE152A-Lab3
Provided with a basic shift_register System Verilog file with right-shift implemented only, I added support for the load and left-shift operation using concatenation.
