/*
** ###################################################################
**     Processors:          MIMX94398AVKE_ca55
**                          MIMX94398AVKE_cm33_core0
**                          MIMX94398AVKE_cm33_core1
**                          MIMX94398AVKE_cm7_core0
**                          MIMX94398AVKE_cm7_core1
**                          MIMX94398AVKJ_ca55
**                          MIMX94398AVKJ_cm33_core0
**                          MIMX94398AVKJ_cm33_core1
**                          MIMX94398AVKJ_cm7_core0
**                          MIMX94398AVKJ_cm7_core1
**                          MIMX94398AVKM_ca55
**                          MIMX94398AVKM_cm33_core0
**                          MIMX94398AVKM_cm33_core1
**                          MIMX94398AVKM_cm7_core0
**                          MIMX94398AVKM_cm7_core1
**                          MIMX94398AVME_ca55
**                          MIMX94398AVME_cm33_core0
**                          MIMX94398AVME_cm33_core1
**                          MIMX94398AVME_cm7_core0
**                          MIMX94398AVME_cm7_core1
**                          MIMX94398AVMJ_ca55
**                          MIMX94398AVMJ_cm33_core0
**                          MIMX94398AVMJ_cm33_core1
**                          MIMX94398AVMJ_cm7_core0
**                          MIMX94398AVMJ_cm7_core1
**                          MIMX94398AVMM_ca55
**                          MIMX94398AVMM_cm33_core0
**                          MIMX94398AVMM_cm33_core1
**                          MIMX94398AVMM_cm7_core0
**                          MIMX94398AVMM_cm7_core1
**                          MIMX94398CVKE_ca55
**                          MIMX94398CVKE_cm33_core0
**                          MIMX94398CVKE_cm33_core1
**                          MIMX94398CVKE_cm7_core0
**                          MIMX94398CVKE_cm7_core1
**                          MIMX94398CVKJ_ca55
**                          MIMX94398CVKJ_cm33_core0
**                          MIMX94398CVKJ_cm33_core1
**                          MIMX94398CVKJ_cm7_core0
**                          MIMX94398CVKJ_cm7_core1
**                          MIMX94398CVKM_ca55
**                          MIMX94398CVKM_cm33_core0
**                          MIMX94398CVKM_cm33_core1
**                          MIMX94398CVKM_cm7_core0
**                          MIMX94398CVKM_cm7_core1
**                          MIMX94398CVME_ca55
**                          MIMX94398CVME_cm33_core0
**                          MIMX94398CVME_cm33_core1
**                          MIMX94398CVME_cm7_core0
**                          MIMX94398CVME_cm7_core1
**                          MIMX94398CVMJ_ca55
**                          MIMX94398CVMJ_cm33_core0
**                          MIMX94398CVMJ_cm33_core1
**                          MIMX94398CVMJ_cm7_core0
**                          MIMX94398CVMJ_cm7_core1
**                          MIMX94398CVMM_ca55
**                          MIMX94398CVMM_cm33_core0
**                          MIMX94398CVMM_cm33_core1
**                          MIMX94398CVMM_cm7_core0
**                          MIMX94398CVMM_cm7_core1
**                          MIMX94398DVKE_ca55
**                          MIMX94398DVKE_cm33_core0
**                          MIMX94398DVKE_cm33_core1
**                          MIMX94398DVKE_cm7_core0
**                          MIMX94398DVKE_cm7_core1
**                          MIMX94398DVKJ_ca55
**                          MIMX94398DVKJ_cm33_core0
**                          MIMX94398DVKJ_cm33_core1
**                          MIMX94398DVKJ_cm7_core0
**                          MIMX94398DVKJ_cm7_core1
**                          MIMX94398DVKM_ca55
**                          MIMX94398DVKM_cm33_core0
**                          MIMX94398DVKM_cm33_core1
**                          MIMX94398DVKM_cm7_core0
**                          MIMX94398DVKM_cm7_core1
**                          MIMX94398DVME_ca55
**                          MIMX94398DVME_cm33_core0
**                          MIMX94398DVME_cm33_core1
**                          MIMX94398DVME_cm7_core0
**                          MIMX94398DVME_cm7_core1
**                          MIMX94398DVMJ_ca55
**                          MIMX94398DVMJ_cm33_core0
**                          MIMX94398DVMJ_cm33_core1
**                          MIMX94398DVMJ_cm7_core0
**                          MIMX94398DVMJ_cm7_core1
**                          MIMX94398DVMM_ca55
**                          MIMX94398DVMM_cm33_core0
**                          MIMX94398DVMM_cm33_core1
**                          MIMX94398DVMM_cm7_core0
**                          MIMX94398DVMM_cm7_core1
**                          MIMX94398XVKE_ca55
**                          MIMX94398XVKE_cm33_core0
**                          MIMX94398XVKE_cm33_core1
**                          MIMX94398XVKE_cm7_core0
**                          MIMX94398XVKE_cm7_core1
**                          MIMX94398XVKJ_ca55
**                          MIMX94398XVKJ_cm33_core0
**                          MIMX94398XVKJ_cm33_core1
**                          MIMX94398XVKJ_cm7_core0
**                          MIMX94398XVKJ_cm7_core1
**                          MIMX94398XVKM_ca55
**                          MIMX94398XVKM_cm33_core0
**                          MIMX94398XVKM_cm33_core1
**                          MIMX94398XVKM_cm7_core0
**                          MIMX94398XVKM_cm7_core1
**                          MIMX94398XVME_ca55
**                          MIMX94398XVME_cm33_core0
**                          MIMX94398XVME_cm33_core1
**                          MIMX94398XVME_cm7_core0
**                          MIMX94398XVME_cm7_core1
**                          MIMX94398XVMJ_ca55
**                          MIMX94398XVMJ_cm33_core0
**                          MIMX94398XVMJ_cm33_core1
**                          MIMX94398XVMJ_cm7_core0
**                          MIMX94398XVMJ_cm7_core1
**                          MIMX94398XVMM_ca55
**                          MIMX94398XVMM_cm33_core0
**                          MIMX94398XVMM_cm33_core1
**                          MIMX94398XVMM_cm7_core0
**                          MIMX94398XVMM_cm7_core1
**
**     Version:             rev. 1.0, 2023-11-01
**     Build:               b250109
**
**     Abstract:
**         CMSIS Peripheral Access Layer for DISPLAY_BLK_CTRL_LVDS
**
**     Copyright 1997-2016 Freescale Semiconductor, Inc.
**     Copyright 2016-2025 NXP
**     SPDX-License-Identifier: BSD-3-Clause
**
**     http:                 www.nxp.com
**     mail:                 support@nxp.com
**
**     Revisions:
**     - rev. 1.0 (2023-11-01)
**         Initial version.
**         core name and core alias name
**         +---------------------------------------------------------------------+
**         | core name  |                  core alias name                       |
**         +---------------------------------------------------------------------+
**         | cm33_core0 | m33, cm33                                              |
**         +---------------------------------------------------------------------+
**         | cm33_core1 | m33_2, cm33_2, cm33_sync, netcmix_cm33                 |
**         +---------------------------------------------------------------------+
**         | cm7_core0  | m7, cm7                                                |
**         +---------------------------------------------------------------------+
**         | cm7_core1  | m7_2, cm7_2                                            |
**         +---------------------------------------------------------------------+
**         | ca55_core0 | a55, ca55, a55_0, ca55_0                               |
**         +---------------------------------------------------------------------+
**         | ca55_core1 | a55, ca55, a55_1, ca55_1                               |
**         +---------------------------------------------------------------------+
**         | ca55_core2 | a55, ca55, a55_2, ca55_2                               |
**         +---------------------------------------------------------------------+
**         | ca55_core3 | a55, ca55, a55_3, ca55_3                               |
**         +---------------------------------------------------------------------+
**
** ###################################################################
*/

/*!
 * @file DISPLAY_BLK_CTRL_LVDS.h
 * @version 1.0
 * @date 2023-11-01
 * @brief CMSIS Peripheral Access Layer for DISPLAY_BLK_CTRL_LVDS
 *
 * CMSIS Peripheral Access Layer for DISPLAY_BLK_CTRL_LVDS
 */

#if !defined(DISPLAY_BLK_CTRL_LVDS_H_)
#define DISPLAY_BLK_CTRL_LVDS_H_                 /**< Symbol preventing repeated inclusion */

#if (defined(CPU_MIMX94398AVKE_ca55) || defined(CPU_MIMX94398AVKJ_ca55) || defined(CPU_MIMX94398AVKM_ca55) || defined(CPU_MIMX94398AVME_ca55) || defined(CPU_MIMX94398AVMJ_ca55) || defined(CPU_MIMX94398AVMM_ca55) || defined(CPU_MIMX94398CVKE_ca55) || defined(CPU_MIMX94398CVKJ_ca55) || defined(CPU_MIMX94398CVKM_ca55) || defined(CPU_MIMX94398CVME_ca55) || defined(CPU_MIMX94398CVMJ_ca55) || defined(CPU_MIMX94398CVMM_ca55) || defined(CPU_MIMX94398DVKE_ca55) || defined(CPU_MIMX94398DVKJ_ca55) || defined(CPU_MIMX94398DVKM_ca55) || defined(CPU_MIMX94398DVME_ca55) || defined(CPU_MIMX94398DVMJ_ca55) || defined(CPU_MIMX94398DVMM_ca55) || defined(CPU_MIMX94398XVKE_ca55) || defined(CPU_MIMX94398XVKJ_ca55) || defined(CPU_MIMX94398XVKM_ca55) || defined(CPU_MIMX94398XVME_ca55) || defined(CPU_MIMX94398XVMJ_ca55) || defined(CPU_MIMX94398XVMM_ca55))
#include "MIMX94398_ca55_COMMON.h"
#elif (defined(CPU_MIMX94398AVKE_cm33_core0) || defined(CPU_MIMX94398AVKJ_cm33_core0) || defined(CPU_MIMX94398AVKM_cm33_core0) || defined(CPU_MIMX94398AVME_cm33_core0) || defined(CPU_MIMX94398AVMJ_cm33_core0) || defined(CPU_MIMX94398AVMM_cm33_core0) || defined(CPU_MIMX94398CVKE_cm33_core0) || defined(CPU_MIMX94398CVKJ_cm33_core0) || defined(CPU_MIMX94398CVKM_cm33_core0) || defined(CPU_MIMX94398CVME_cm33_core0) || defined(CPU_MIMX94398CVMJ_cm33_core0) || defined(CPU_MIMX94398CVMM_cm33_core0) || defined(CPU_MIMX94398DVKE_cm33_core0) || defined(CPU_MIMX94398DVKJ_cm33_core0) || defined(CPU_MIMX94398DVKM_cm33_core0) || defined(CPU_MIMX94398DVME_cm33_core0) || defined(CPU_MIMX94398DVMJ_cm33_core0) || defined(CPU_MIMX94398DVMM_cm33_core0) || defined(CPU_MIMX94398XVKE_cm33_core0) || defined(CPU_MIMX94398XVKJ_cm33_core0) || defined(CPU_MIMX94398XVKM_cm33_core0) || defined(CPU_MIMX94398XVME_cm33_core0) || defined(CPU_MIMX94398XVMJ_cm33_core0) || defined(CPU_MIMX94398XVMM_cm33_core0))
#include "MIMX94398_cm33_core0_COMMON.h"
#elif (defined(CPU_MIMX94398AVKE_cm33_core1) || defined(CPU_MIMX94398AVKJ_cm33_core1) || defined(CPU_MIMX94398AVKM_cm33_core1) || defined(CPU_MIMX94398AVME_cm33_core1) || defined(CPU_MIMX94398AVMJ_cm33_core1) || defined(CPU_MIMX94398AVMM_cm33_core1) || defined(CPU_MIMX94398CVKE_cm33_core1) || defined(CPU_MIMX94398CVKJ_cm33_core1) || defined(CPU_MIMX94398CVKM_cm33_core1) || defined(CPU_MIMX94398CVME_cm33_core1) || defined(CPU_MIMX94398CVMJ_cm33_core1) || defined(CPU_MIMX94398CVMM_cm33_core1) || defined(CPU_MIMX94398DVKE_cm33_core1) || defined(CPU_MIMX94398DVKJ_cm33_core1) || defined(CPU_MIMX94398DVKM_cm33_core1) || defined(CPU_MIMX94398DVME_cm33_core1) || defined(CPU_MIMX94398DVMJ_cm33_core1) || defined(CPU_MIMX94398DVMM_cm33_core1) || defined(CPU_MIMX94398XVKE_cm33_core1) || defined(CPU_MIMX94398XVKJ_cm33_core1) || defined(CPU_MIMX94398XVKM_cm33_core1) || defined(CPU_MIMX94398XVME_cm33_core1) || defined(CPU_MIMX94398XVMJ_cm33_core1) || defined(CPU_MIMX94398XVMM_cm33_core1))
#include "MIMX94398_cm33_core1_COMMON.h"
#elif (defined(CPU_MIMX94398AVKE_cm7_core0) || defined(CPU_MIMX94398AVKJ_cm7_core0) || defined(CPU_MIMX94398AVKM_cm7_core0) || defined(CPU_MIMX94398AVME_cm7_core0) || defined(CPU_MIMX94398AVMJ_cm7_core0) || defined(CPU_MIMX94398AVMM_cm7_core0) || defined(CPU_MIMX94398CVKE_cm7_core0) || defined(CPU_MIMX94398CVKJ_cm7_core0) || defined(CPU_MIMX94398CVKM_cm7_core0) || defined(CPU_MIMX94398CVME_cm7_core0) || defined(CPU_MIMX94398CVMJ_cm7_core0) || defined(CPU_MIMX94398CVMM_cm7_core0) || defined(CPU_MIMX94398DVKE_cm7_core0) || defined(CPU_MIMX94398DVKJ_cm7_core0) || defined(CPU_MIMX94398DVKM_cm7_core0) || defined(CPU_MIMX94398DVME_cm7_core0) || defined(CPU_MIMX94398DVMJ_cm7_core0) || defined(CPU_MIMX94398DVMM_cm7_core0) || defined(CPU_MIMX94398XVKE_cm7_core0) || defined(CPU_MIMX94398XVKJ_cm7_core0) || defined(CPU_MIMX94398XVKM_cm7_core0) || defined(CPU_MIMX94398XVME_cm7_core0) || defined(CPU_MIMX94398XVMJ_cm7_core0) || defined(CPU_MIMX94398XVMM_cm7_core0))
#include "MIMX94398_cm7_core0_COMMON.h"
#elif (defined(CPU_MIMX94398AVKE_cm7_core1) || defined(CPU_MIMX94398AVKJ_cm7_core1) || defined(CPU_MIMX94398AVKM_cm7_core1) || defined(CPU_MIMX94398AVME_cm7_core1) || defined(CPU_MIMX94398AVMJ_cm7_core1) || defined(CPU_MIMX94398AVMM_cm7_core1) || defined(CPU_MIMX94398CVKE_cm7_core1) || defined(CPU_MIMX94398CVKJ_cm7_core1) || defined(CPU_MIMX94398CVKM_cm7_core1) || defined(CPU_MIMX94398CVME_cm7_core1) || defined(CPU_MIMX94398CVMJ_cm7_core1) || defined(CPU_MIMX94398CVMM_cm7_core1) || defined(CPU_MIMX94398DVKE_cm7_core1) || defined(CPU_MIMX94398DVKJ_cm7_core1) || defined(CPU_MIMX94398DVKM_cm7_core1) || defined(CPU_MIMX94398DVME_cm7_core1) || defined(CPU_MIMX94398DVMJ_cm7_core1) || defined(CPU_MIMX94398DVMM_cm7_core1) || defined(CPU_MIMX94398XVKE_cm7_core1) || defined(CPU_MIMX94398XVKJ_cm7_core1) || defined(CPU_MIMX94398XVKM_cm7_core1) || defined(CPU_MIMX94398XVME_cm7_core1) || defined(CPU_MIMX94398XVMJ_cm7_core1) || defined(CPU_MIMX94398XVMM_cm7_core1))
#include "MIMX94398_cm7_core1_COMMON.h"
#else
  #error "No valid CPU defined!"
#endif

/* ----------------------------------------------------------------------------
   -- Device Peripheral Access Layer
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup Peripheral_access_layer Device Peripheral Access Layer
 * @{
 */


/*
** Start of section using anonymous unions
*/

#if defined(__ARMCC_VERSION)
  #if (__ARMCC_VERSION >= 6010050)
    #pragma clang diagnostic push
  #else
    #pragma push
    #pragma anon_unions
  #endif
#elif defined(__GNUC__)
  /* anonymous unions are enabled by default */
#elif defined(__IAR_SYSTEMS_ICC__)
  #pragma language=extended
#else
  #error Not supported compiler type
#endif

/* ----------------------------------------------------------------------------
   -- DISPLAY_BLK_CTRL_LVDS Peripheral Access Layer
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup DISPLAY_BLK_CTRL_LVDS_Peripheral_Access_Layer DISPLAY_BLK_CTRL_LVDS Peripheral Access Layer
 * @{
 */

/** DISPLAY_BLK_CTRL_LVDS - Register Layout Typedef */
typedef struct {
  __IO uint32_t LVDS_PHY_CLOCK_CONTROL;            /**< LVDS PHY Clock Control, offset: 0x0 */
  __IO uint32_t PIXEL_MAPPER_CONTROL;              /**< Pixel mapper control, offset: 0x4 */
  __IO uint32_t LVDS0_CONTROL;                     /**< LVDS0 control, offset: 0x8 */
} DISPLAY_BLK_CTRL_LVDS_Type;

/* ----------------------------------------------------------------------------
   -- DISPLAY_BLK_CTRL_LVDS Register Masks
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup DISPLAY_BLK_CTRL_LVDS_Register_Masks DISPLAY_BLK_CTRL_LVDS Register Masks
 * @{
 */

/*! @name LVDS_PHY_CLOCK_CONTROL - LVDS PHY Clock Control */
/*! @{ */

#define DISPLAY_BLK_CTRL_LVDS_LVDS_PHY_CLOCK_CONTROL_LVDS_PHY_DIV_MASK (0x1U)
#define DISPLAY_BLK_CTRL_LVDS_LVDS_PHY_CLOCK_CONTROL_LVDS_PHY_DIV_SHIFT (0U)
/*! LVDS_PHY_DIV - Reserved.
 *  0b0..Reserved
 *  0b1..Reserved
 */
#define DISPLAY_BLK_CTRL_LVDS_LVDS_PHY_CLOCK_CONTROL_LVDS_PHY_DIV(x) (((uint32_t)(((uint32_t)(x)) << DISPLAY_BLK_CTRL_LVDS_LVDS_PHY_CLOCK_CONTROL_LVDS_PHY_DIV_SHIFT)) & DISPLAY_BLK_CTRL_LVDS_LVDS_PHY_CLOCK_CONTROL_LVDS_PHY_DIV_MASK)

#define DISPLAY_BLK_CTRL_LVDS_LVDS_PHY_CLOCK_CONTROL_LVDS_CLOCK_GATE_CTRL_MASK (0x2U)
#define DISPLAY_BLK_CTRL_LVDS_LVDS_PHY_CLOCK_CONTROL_LVDS_CLOCK_GATE_CTRL_SHIFT (1U)
/*! LVDS_CLOCK_GATE_CTRL - LVDS clock gate control
 *  0b0..LVDS 0 are clocked
 *  0b1..LVDS 0 are not clocked
 */
#define DISPLAY_BLK_CTRL_LVDS_LVDS_PHY_CLOCK_CONTROL_LVDS_CLOCK_GATE_CTRL(x) (((uint32_t)(((uint32_t)(x)) << DISPLAY_BLK_CTRL_LVDS_LVDS_PHY_CLOCK_CONTROL_LVDS_CLOCK_GATE_CTRL_SHIFT)) & DISPLAY_BLK_CTRL_LVDS_LVDS_PHY_CLOCK_CONTROL_LVDS_CLOCK_GATE_CTRL_MASK)
/*! @} */

/*! @name PIXEL_MAPPER_CONTROL - Pixel mapper control */
/*! @{ */

#define DISPLAY_BLK_CTRL_LVDS_PIXEL_MAPPER_CONTROL_CH0_MODE_MASK (0x1U)
#define DISPLAY_BLK_CTRL_LVDS_PIXEL_MAPPER_CONTROL_CH0_MODE_SHIFT (0U)
/*! CH0_MODE - LVDS channel 0 operation mode
 *  0b0..Channel disabled
 *  0b1..Channel enabled, routed to DI0
 */
#define DISPLAY_BLK_CTRL_LVDS_PIXEL_MAPPER_CONTROL_CH0_MODE(x) (((uint32_t)(((uint32_t)(x)) << DISPLAY_BLK_CTRL_LVDS_PIXEL_MAPPER_CONTROL_CH0_MODE_SHIFT)) & DISPLAY_BLK_CTRL_LVDS_PIXEL_MAPPER_CONTROL_CH0_MODE_MASK)

#define DISPLAY_BLK_CTRL_LVDS_PIXEL_MAPPER_CONTROL_CH0_DATA_WIDTH_MASK (0x20U)
#define DISPLAY_BLK_CTRL_LVDS_PIXEL_MAPPER_CONTROL_CH0_DATA_WIDTH_SHIFT (5U)
/*! CH0_DATA_WIDTH - Data width for LVDS channel 0
 *  0b0..Data width is 18 bits wide
 *  0b1..Data width is 24 bits wide
 */
#define DISPLAY_BLK_CTRL_LVDS_PIXEL_MAPPER_CONTROL_CH0_DATA_WIDTH(x) (((uint32_t)(((uint32_t)(x)) << DISPLAY_BLK_CTRL_LVDS_PIXEL_MAPPER_CONTROL_CH0_DATA_WIDTH_SHIFT)) & DISPLAY_BLK_CTRL_LVDS_PIXEL_MAPPER_CONTROL_CH0_DATA_WIDTH_MASK)

#define DISPLAY_BLK_CTRL_LVDS_PIXEL_MAPPER_CONTROL_CH0_BIT_MAPPING_MASK (0x40U)
#define DISPLAY_BLK_CTRL_LVDS_PIXEL_MAPPER_CONTROL_CH0_BIT_MAPPING_SHIFT (6U)
/*! CH0_BIT_MAPPING - Data mapping for LVDS channel 0
 *  0b0..Use SPWG standard
 *  0b1..Use JEIDA standard
 */
#define DISPLAY_BLK_CTRL_LVDS_PIXEL_MAPPER_CONTROL_CH0_BIT_MAPPING(x) (((uint32_t)(((uint32_t)(x)) << DISPLAY_BLK_CTRL_LVDS_PIXEL_MAPPER_CONTROL_CH0_BIT_MAPPING_SHIFT)) & DISPLAY_BLK_CTRL_LVDS_PIXEL_MAPPER_CONTROL_CH0_BIT_MAPPING_MASK)

#define DISPLAY_BLK_CTRL_LVDS_PIXEL_MAPPER_CONTROL_DI0_VSYNC_POLARITY_MASK (0x200U)
#define DISPLAY_BLK_CTRL_LVDS_PIXEL_MAPPER_CONTROL_DI0_VSYNC_POLARITY_SHIFT (9U)
/*! DI0_VSYNC_POLARITY - VSYNC polarity select for DI0
 *  0b0..VSYNC is active low
 *  0b1..VSYNC is active high
 */
#define DISPLAY_BLK_CTRL_LVDS_PIXEL_MAPPER_CONTROL_DI0_VSYNC_POLARITY(x) (((uint32_t)(((uint32_t)(x)) << DISPLAY_BLK_CTRL_LVDS_PIXEL_MAPPER_CONTROL_DI0_VSYNC_POLARITY_SHIFT)) & DISPLAY_BLK_CTRL_LVDS_PIXEL_MAPPER_CONTROL_DI0_VSYNC_POLARITY_MASK)

#define DISPLAY_BLK_CTRL_LVDS_PIXEL_MAPPER_CONTROL_CH0_ASYNC_FIFO_RESET_MASK (0x800U)
#define DISPLAY_BLK_CTRL_LVDS_PIXEL_MAPPER_CONTROL_CH0_ASYNC_FIFO_RESET_SHIFT (11U)
/*! CH0_ASYNC_FIFO_RESET - LVDS channel 0 async FIFO software reset
 *  0b0..No action
 *  0b1..Software reset
 */
#define DISPLAY_BLK_CTRL_LVDS_PIXEL_MAPPER_CONTROL_CH0_ASYNC_FIFO_RESET(x) (((uint32_t)(((uint32_t)(x)) << DISPLAY_BLK_CTRL_LVDS_PIXEL_MAPPER_CONTROL_CH0_ASYNC_FIFO_RESET_SHIFT)) & DISPLAY_BLK_CTRL_LVDS_PIXEL_MAPPER_CONTROL_CH0_ASYNC_FIFO_RESET_MASK)

#define DISPLAY_BLK_CTRL_LVDS_PIXEL_MAPPER_CONTROL_ASYNC_FIFO_ENABLE_MASK (0x1000000U)
#define DISPLAY_BLK_CTRL_LVDS_PIXEL_MAPPER_CONTROL_ASYNC_FIFO_ENABLE_SHIFT (24U)
/*! ASYNC_FIFO_ENABLE - Channel 0 and channel 1 a sync FIFO enable
 *  0b0..Disable
 *  0b1..Enable async FIFO to buffer RGB data
 */
#define DISPLAY_BLK_CTRL_LVDS_PIXEL_MAPPER_CONTROL_ASYNC_FIFO_ENABLE(x) (((uint32_t)(((uint32_t)(x)) << DISPLAY_BLK_CTRL_LVDS_PIXEL_MAPPER_CONTROL_ASYNC_FIFO_ENABLE_SHIFT)) & DISPLAY_BLK_CTRL_LVDS_PIXEL_MAPPER_CONTROL_ASYNC_FIFO_ENABLE_MASK)

#define DISPLAY_BLK_CTRL_LVDS_PIXEL_MAPPER_CONTROL_ASYNC_FIFO_THRESHOLD_MASK (0xE000000U)
#define DISPLAY_BLK_CTRL_LVDS_PIXEL_MAPPER_CONTROL_ASYNC_FIFO_THRESHOLD_SHIFT (25U)
/*! ASYNC_FIFO_THRESHOLD - Reset value for the LDB counter which determines when the shift registers are loaded with data. */
#define DISPLAY_BLK_CTRL_LVDS_PIXEL_MAPPER_CONTROL_ASYNC_FIFO_THRESHOLD(x) (((uint32_t)(((uint32_t)(x)) << DISPLAY_BLK_CTRL_LVDS_PIXEL_MAPPER_CONTROL_ASYNC_FIFO_THRESHOLD_SHIFT)) & DISPLAY_BLK_CTRL_LVDS_PIXEL_MAPPER_CONTROL_ASYNC_FIFO_THRESHOLD_MASK)
/*! @} */

/*! @name LVDS0_CONTROL - LVDS0 control */
/*! @{ */

#define DISPLAY_BLK_CTRL_LVDS_LVDS0_CONTROL_CH0_EN_MASK (0x1U)
#define DISPLAY_BLK_CTRL_LVDS_LVDS0_CONTROL_CH0_EN_SHIFT (0U)
/*! CH0_EN - Channel 0 enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define DISPLAY_BLK_CTRL_LVDS_LVDS0_CONTROL_CH0_EN(x) (((uint32_t)(((uint32_t)(x)) << DISPLAY_BLK_CTRL_LVDS_LVDS0_CONTROL_CH0_EN_SHIFT)) & DISPLAY_BLK_CTRL_LVDS_LVDS0_CONTROL_CH0_EN_MASK)

#define DISPLAY_BLK_CTRL_LVDS_LVDS0_CONTROL_LVDS_EN_MASK (0x2U)
#define DISPLAY_BLK_CTRL_LVDS_LVDS0_CONTROL_LVDS_EN_SHIFT (1U)
/*! LVDS_EN - LVDS PHY enable
 *  0b0..Enable. LVDS function is normal.
 *  0b1..Disable
 */
#define DISPLAY_BLK_CTRL_LVDS_LVDS0_CONTROL_LVDS_EN(x) (((uint32_t)(((uint32_t)(x)) << DISPLAY_BLK_CTRL_LVDS_LVDS0_CONTROL_LVDS_EN_SHIFT)) & DISPLAY_BLK_CTRL_LVDS_LVDS0_CONTROL_LVDS_EN_MASK)

#define DISPLAY_BLK_CTRL_LVDS_LVDS0_CONTROL_BG_EN_MASK (0x4U)
#define DISPLAY_BLK_CTRL_LVDS_LVDS0_CONTROL_BG_EN_SHIFT (2U)
/*! BG_EN - Bandgap enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define DISPLAY_BLK_CTRL_LVDS_LVDS0_CONTROL_BG_EN(x) (((uint32_t)(((uint32_t)(x)) << DISPLAY_BLK_CTRL_LVDS_LVDS0_CONTROL_BG_EN_SHIFT)) & DISPLAY_BLK_CTRL_LVDS_LVDS0_CONTROL_BG_EN_MASK)

#define DISPLAY_BLK_CTRL_LVDS_LVDS0_CONTROL_HS_EN_MASK (0x8U)
#define DISPLAY_BLK_CTRL_LVDS_LVDS0_CONTROL_HS_EN_SHIFT (3U)
/*! HS_EN - Enable 100 ohm termination in the chip enable which also doubles power dissipation.
 *  0b0..Disable
 *  0b1..Enable
 */
#define DISPLAY_BLK_CTRL_LVDS_LVDS0_CONTROL_HS_EN(x) (((uint32_t)(((uint32_t)(x)) << DISPLAY_BLK_CTRL_LVDS_LVDS0_CONTROL_HS_EN_SHIFT)) & DISPLAY_BLK_CTRL_LVDS_LVDS0_CONTROL_HS_EN_MASK)

#define DISPLAY_BLK_CTRL_LVDS_LVDS0_CONTROL_PRE_EMPH_EN_MASK (0x10U)
#define DISPLAY_BLK_CTRL_LVDS_LVDS0_CONTROL_PRE_EMPH_EN_SHIFT (4U)
/*! PRE_EMPH_EN - Enable pre-emphasis
 *  0b0..Disable
 *  0b1..Enable
 */
#define DISPLAY_BLK_CTRL_LVDS_LVDS0_CONTROL_PRE_EMPH_EN(x) (((uint32_t)(((uint32_t)(x)) << DISPLAY_BLK_CTRL_LVDS_LVDS0_CONTROL_PRE_EMPH_EN_SHIFT)) & DISPLAY_BLK_CTRL_LVDS_LVDS0_CONTROL_PRE_EMPH_EN_MASK)

#define DISPLAY_BLK_CTRL_LVDS_LVDS0_CONTROL_PRE_EMPH_ADJ_MASK (0xE0U)
#define DISPLAY_BLK_CTRL_LVDS_LVDS0_CONTROL_PRE_EMPH_ADJ_SHIFT (5U)
/*! PRE_EMPH_ADJ - Pre-emphasis adjustment. */
#define DISPLAY_BLK_CTRL_LVDS_LVDS0_CONTROL_PRE_EMPH_ADJ(x) (((uint32_t)(((uint32_t)(x)) << DISPLAY_BLK_CTRL_LVDS_LVDS0_CONTROL_PRE_EMPH_ADJ_SHIFT)) & DISPLAY_BLK_CTRL_LVDS_LVDS0_CONTROL_PRE_EMPH_ADJ_MASK)

#define DISPLAY_BLK_CTRL_LVDS_LVDS0_CONTROL_CM_ADJ_MASK (0x700U)
#define DISPLAY_BLK_CTRL_LVDS_LVDS0_CONTROL_CM_ADJ_SHIFT (8U)
/*! CM_ADJ - Output common mode (Vos) adjustment */
#define DISPLAY_BLK_CTRL_LVDS_LVDS0_CONTROL_CM_ADJ(x) (((uint32_t)(((uint32_t)(x)) << DISPLAY_BLK_CTRL_LVDS_LVDS0_CONTROL_CM_ADJ_SHIFT)) & DISPLAY_BLK_CTRL_LVDS_LVDS0_CONTROL_CM_ADJ_MASK)

#define DISPLAY_BLK_CTRL_LVDS_LVDS0_CONTROL_CC_ADJ_MASK (0x3800U)
#define DISPLAY_BLK_CTRL_LVDS_LVDS0_CONTROL_CC_ADJ_SHIFT (11U)
/*! CC_ADJ - Output current adjustment */
#define DISPLAY_BLK_CTRL_LVDS_LVDS0_CONTROL_CC_ADJ(x) (((uint32_t)(((uint32_t)(x)) << DISPLAY_BLK_CTRL_LVDS_LVDS0_CONTROL_CC_ADJ_SHIFT)) & DISPLAY_BLK_CTRL_LVDS_LVDS0_CONTROL_CC_ADJ_MASK)

#define DISPLAY_BLK_CTRL_LVDS_LVDS0_CONTROL_SLEW_ADJ_MASK (0x1C000U)
#define DISPLAY_BLK_CTRL_LVDS_LVDS0_CONTROL_SLEW_ADJ_SHIFT (14U)
/*! SLEW_ADJ - Output transition time adjustment */
#define DISPLAY_BLK_CTRL_LVDS_LVDS0_CONTROL_SLEW_ADJ(x) (((uint32_t)(((uint32_t)(x)) << DISPLAY_BLK_CTRL_LVDS_LVDS0_CONTROL_SLEW_ADJ_SHIFT)) & DISPLAY_BLK_CTRL_LVDS_LVDS0_CONTROL_SLEW_ADJ_MASK)

#define DISPLAY_BLK_CTRL_LVDS_LVDS0_CONTROL_VBG_ADJ_MASK (0xE0000U)
#define DISPLAY_BLK_CTRL_LVDS_LVDS0_CONTROL_VBG_ADJ_SHIFT (17U)
/*! VBG_ADJ - Bandgap adjustment */
#define DISPLAY_BLK_CTRL_LVDS_LVDS0_CONTROL_VBG_ADJ(x) (((uint32_t)(((uint32_t)(x)) << DISPLAY_BLK_CTRL_LVDS_LVDS0_CONTROL_VBG_ADJ_SHIFT)) & DISPLAY_BLK_CTRL_LVDS_LVDS0_CONTROL_VBG_ADJ_MASK)

#define DISPLAY_BLK_CTRL_LVDS_LVDS0_CONTROL_TEST_DIV4_MASK (0x100000U)
#define DISPLAY_BLK_CTRL_LVDS_LVDS0_CONTROL_TEST_DIV4_SHIFT (20U)
/*! TEST_DIV4 - Divide the input signal/clock by 4.
 *  0b0..Disable
 *  0b1..Enable
 */
#define DISPLAY_BLK_CTRL_LVDS_LVDS0_CONTROL_TEST_DIV4(x) (((uint32_t)(((uint32_t)(x)) << DISPLAY_BLK_CTRL_LVDS_LVDS0_CONTROL_TEST_DIV4_SHIFT)) & DISPLAY_BLK_CTRL_LVDS_LVDS0_CONTROL_TEST_DIV4_MASK)

#define DISPLAY_BLK_CTRL_LVDS_LVDS0_CONTROL_TEST_EN_MASK (0x200000U)
#define DISPLAY_BLK_CTRL_LVDS_LVDS0_CONTROL_TEST_EN_SHIFT (21U)
/*! TEST_EN - Test enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define DISPLAY_BLK_CTRL_LVDS_LVDS0_CONTROL_TEST_EN(x) (((uint32_t)(((uint32_t)(x)) << DISPLAY_BLK_CTRL_LVDS_LVDS0_CONTROL_TEST_EN_SHIFT)) & DISPLAY_BLK_CTRL_LVDS_LVDS0_CONTROL_TEST_EN_MASK)

#define DISPLAY_BLK_CTRL_LVDS_LVDS0_CONTROL_TEST_MUX_SRC_MASK (0xC00000U)
#define DISPLAY_BLK_CTRL_LVDS_LVDS0_CONTROL_TEST_MUX_SRC_SHIFT (22U)
/*! TEST_MUX_SRC - Select which signals to test
 *  0b00..test_do[0]
 *  0b01..test_do[1]
 *  0b10..test_do[2]
 *  0b11..test_do[3]
 */
#define DISPLAY_BLK_CTRL_LVDS_LVDS0_CONTROL_TEST_MUX_SRC(x) (((uint32_t)(((uint32_t)(x)) << DISPLAY_BLK_CTRL_LVDS_LVDS0_CONTROL_TEST_MUX_SRC_SHIFT)) & DISPLAY_BLK_CTRL_LVDS_LVDS0_CONTROL_TEST_MUX_SRC_MASK)

#define DISPLAY_BLK_CTRL_LVDS_LVDS0_CONTROL_TEST_RANDOM_NUM_EN_MASK (0x1000000U)
#define DISPLAY_BLK_CTRL_LVDS_LVDS0_CONTROL_TEST_RANDOM_NUM_EN_SHIFT (24U)
/*! TEST_RANDOM_NUM_EN - Random number generator enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define DISPLAY_BLK_CTRL_LVDS_LVDS0_CONTROL_TEST_RANDOM_NUM_EN(x) (((uint32_t)(((uint32_t)(x)) << DISPLAY_BLK_CTRL_LVDS_LVDS0_CONTROL_TEST_RANDOM_NUM_EN_SHIFT)) & DISPLAY_BLK_CTRL_LVDS_LVDS0_CONTROL_TEST_RANDOM_NUM_EN_MASK)

#define DISPLAY_BLK_CTRL_LVDS_LVDS0_CONTROL_SPARE_IN_MASK (0xE000000U)
#define DISPLAY_BLK_CTRL_LVDS_LVDS0_CONTROL_SPARE_IN_SHIFT (25U)
/*! SPARE_IN - Spare ports */
#define DISPLAY_BLK_CTRL_LVDS_LVDS0_CONTROL_SPARE_IN(x) (((uint32_t)(((uint32_t)(x)) << DISPLAY_BLK_CTRL_LVDS_LVDS0_CONTROL_SPARE_IN_SHIFT)) & DISPLAY_BLK_CTRL_LVDS_LVDS0_CONTROL_SPARE_IN_MASK)
/*! @} */


/*!
 * @}
 */ /* end of group DISPLAY_BLK_CTRL_LVDS_Register_Masks */


/*!
 * @}
 */ /* end of group DISPLAY_BLK_CTRL_LVDS_Peripheral_Access_Layer */


/*
** End of section using anonymous unions
*/

#if defined(__ARMCC_VERSION)
  #if (__ARMCC_VERSION >= 6010050)
    #pragma clang diagnostic pop
  #else
    #pragma pop
  #endif
#elif defined(__GNUC__)
  /* leave anonymous unions enabled */
#elif defined(__IAR_SYSTEMS_ICC__)
  #pragma language=default
#else
  #error Not supported compiler type
#endif

/*!
 * @}
 */ /* end of group Peripheral_access_layer */


#endif  /* DISPLAY_BLK_CTRL_LVDS_H_ */

