0.6
2019.1
May 24 2019
15:06:07
C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/tutorial/tutorial/tutorial.sim/sim_1/synth/timing/xsim/tutorial_tb_time_synth.v,1645603179,verilog,,C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/tutorial/tutorial_tb.v,,glbl;tutorial,,,,,,,,
C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/tutorial/tutorial_tb.v,1645602241,verilog,,,,tutorial_tb,,,,,,,,
