
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN"
  "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">

<html xmlns="http://www.w3.org/1999/xhtml">
  <head>
    <meta http-equiv="X-UA-Compatible" content="IE=Edge" />
    <meta http-equiv="Content-Type" content="text/html; charset=utf-8" />
    <title>Laygo Template Library Setup Guide &#8212; laygo_documentation 1.0 documentation</title>
    <link rel="stylesheet" href="../_static/alabaster.css" type="text/css" />
    <link rel="stylesheet" href="../_static/pygments.css" type="text/css" />
    <script type="text/javascript" src="../_static/documentation_options.js"></script>
    <script type="text/javascript" src="../_static/jquery.js"></script>
    <script type="text/javascript" src="../_static/underscore.js"></script>
    <script type="text/javascript" src="../_static/doctools.js"></script>
    <link rel="index" title="Index" href="../genindex.html" />
    <link rel="search" title="Search" href="../search.html" />
    <link rel="next" title="laygo" href="../api/modules.html" />
    <link rel="prev" title="Laygo setup for new technologies" href="tech.html" />
   
  <link rel="stylesheet" href="../_static/custom.css" type="text/css" />
  
  
  <meta name="viewport" content="width=device-width, initial-scale=0.9, maximum-scale=0.9" />

  </head><body>
  

    <div class="document">
      <div class="documentwrapper">
        <div class="bodywrapper">
          <div class="body" role="main">
            
  <div class="section" id="laygo-template-library-setup-guide">
<span id="laygo-template-library-setup-guide"></span><h1>Laygo Template Library Setup Guide<a class="headerlink" href="#laygo-template-library-setup-guide" title="Permalink to this headline">¶</a></h1>
<p>This section describes how to construct microtemplates_dense library.</p>
<div class="section" id="introduction">
<span id="introduction"></span><h2>Introduction<a class="headerlink" href="#introduction" title="Permalink to this headline">¶</a></h2>
<p>The guideline provided in this section is not a golden flow; It is based on my (Woorham Bae’s) limited experience, so there must be better solutions.
The intend is just to provide some tips that can reduce number of trials and errors I did.
Just refer and do not rely!</p>
<ul class="simple">
<li>For now, Laygo does not support ‘path’ drawing, so please use ‘rectangle’ for all routings</li>
<li>It is hard to get a perfect templates in your first trial. Don’t be frustrated if you cannot make it.</li>
<li>Best idea is to refer microtemplates_dense library for other technologies if you can access to.
But you need to understand some basics of template library before you replicate.</li>
</ul>
</div>
<div class="section" id="let-s-start-with-via-wire-template">
<span id="let-s-start-with-via-wire-template"></span><h2>Let’s start with via(wire) template<a class="headerlink" href="#let-s-start-with-via-wire-template" title="Permalink to this headline">¶</a></h2>
<ol>
<li><p class="first">Draw horizontal/vertical metals with minimum width</p>
<ul class="simple">
<li>Create =&gt; Via =&gt; Auto for creating via</li>
</ul>
<p><img alt="template" src="../_images/1_via.png" /></p>
</li>
<li><p class="first">Make the via object a separate instance</p>
<ul class="simple">
<li>Edit =&gt; Hierarchy =&gt; Make cell (ex. via_M1_M2_0)</li>
</ul>
<p><img alt="template" src="../_images/2_via_instance.png" /></p>
</li>
<li><p class="first">Draw other via templates</p>
<ul class="simple">
<li>There are various via templates for each layer</li>
</ul>
<p><img alt="template" src="../_images/3_via_templates.png" /></p>
</li>
</ol>
</div>
<div class="section" id="transistor-template">
<span id="transistor-template"></span><h2>Transistor template<a class="headerlink" href="#transistor-template" title="Permalink to this headline">¶</a></h2>
<ul class="simple">
<li><strong>Nmos4_fast_center_nf2</strong>: Most important templates!</li>
</ul>
<p><img alt="template" src="../_images/4_nmos4_fast_center_nf2.png" /></p>
<ul class="simple">
<li>Before placing an NMOS, we have to decide width (or number of fin) per finger</li>
<li>Note that two M2 routing can be placed within S/D area</li>
</ul>
<ol class="simple">
<li>Check M2 spacing rule</li>
</ol>
<ul class="simple">
<li>With whatever you can do (Options =&gt; DRD Options =&gt; Enabling DRD Mode is useful)
<img alt="template" src="../_images/5_M2_spacing.png" /></li>
</ul>
<ol class="simple">
<li>Check V1 spacing rule as well</li>
</ol>
<ul class="simple">
<li>Generally it is wider than M1 spacing</li>
<li>It is not required, just suggested</li>
</ul>
<p><img alt="template" src="../_images/6_V1_spacing.png" /></p>
<ol class="simple">
<li>Choose number</li>
</ol>
<ul class="simple">
<li>Choose a proper number of fins which is available to include two M2 routings/vias and place NMOS</li>
<li>Turn off poly dummy options: it will be handled later</li>
</ul>
<p><img alt="template" src="../_images/7_unit_width.png" /></p>
<ol class="simple">
<li>Adjust coordinate of NMOS</li>
</ol>
<ul class="simple">
<li>x: Center of left source should be at x=0</li>
<li>y: Set intuitively(?). Consider a VSS rail will be placed at the bottom. We may modify it later.</li>
</ul>
<p><img alt="template" src="../_images/8_coordinate.png" /></p>
<ol class="simple">
<li>Draw gate contact</li>
</ol>
<ul class="simple">
<li>One of the hardest part</li>
<li>Best way is to refer standard cells</li>
<li>You can activate poly connect option, but…</li>
</ul>
<p><img alt="template" src="../_images/9_gate_contact.png" /></p>
<ul class="simple">
<li>Note that it will be placed in array</li>
<li>If poly connect option gives a horizontally long M1 connection, you’d better to find an alternate way</li>
</ul>
<p><img alt="template" src="../_images/10_gate_contact_array.png" /></p>
<ol class="simple">
<li>Draw additional M1 rectangle</li>
</ol>
<ul class="simple">
<li>To meet minimum area requirement for M1</li>
<li>and to avoid ‘+’ shape when a M1_M2 via is placed</li>
<li>Again, note that it will be placed in array</li>
</ul>
<p><img alt="template" src="../_images/11_gate_contact_M1.png" /></p>
<ol class="simple">
<li>Draw some layers (technology dependent)</li>
</ol>
<ul class="simple">
<li>Draw some other layers such as finfet and CPO if needed, refer related options embedded in pcell</li>
</ul>
<p>![template](images/12_final touch.png)</p>
<ol class="simple">
<li>Attach pin/label on M1</li>
</ol>
<ul class="simple">
<li>Draw M1 pin or label layer on existing M1 drawing layers<ul>
<li>On gate and every source/drain</li>
<li>Choice of pin/label layer depends on technology</li>
</ul>
</li>
<li>Attach label at the middle of each pin/label layer<ul>
<li>S0, D0, S1, and G0</li>
</ul>
</li>
</ul>
<p><img alt="template" src="../_images/13_attach_label.png" /></p>
<ul class="simple">
<li>You can specify the pin area with a rectangle of [M1, pin] and net name with a label of [M1, pin]</li>
<li>Optionally, you can specify the pin name with a label of &nbsp;[text, drawing]. This is useful if you want to assign multi pins for same nets.</li>
</ul>
<ol class="simple">
<li>Set boundary</li>
</ol>
<ul class="simple">
<li>Use prboundary layer (or corresponding layer) to define the placement boundary of the cell</li>
<li>Note that one M2 routing will be placed at the top</li>
</ul>
<p><img alt="template" src="../_images/14_set_boundary.png" /></p>
<ul class="simple">
<li>It is recommended to set the height of the template as a common multiples of variety of numbers (i.e. 0.48um, 0.6um…)</li>
<li>To be compatible with all the routing grids, all placement will be done based on prboundary!</li>
</ul>
<p><img alt="template" src="../_images/15_grid_mismatch.png" /></p>
<ol class="simple">
<li>Draw pmos4_fast_center_nf2</li>
</ol>
<ul class="simple">
<li>It should be very easy if you have drawn nmos4_fast_center_nf2</li>
</ul>
<p><img alt="template" src="../_images/16_pmos4_fast_center_nf2.png" /></p>
<ol class="simple">
<li>Draw placement_basic</li>
</ol>
<ul class="simple">
<li>There is only a prboundary rectangle</li>
<li>xy0 = (0,0), xy1 = (poly pitch, one of divisions of height of nmos_fast_center_nf2)<ul>
<li>All x coordinates should be multiples of poly pitch</li>
</ul>
</li>
</ul>
<p><img alt="template" src="../_images/17_placement_basic.png" /></p>
</div>
<div class="section" id="routing-grids">
<span id="routing-grids"></span><h2>Routing grids<a class="headerlink" href="#routing-grids" title="Permalink to this headline">¶</a></h2>
<p><strong>Draw route_M1_M2_cmos</strong></p>
<ul class="simple">
<li>Most important routing grid</li>
<li>Before drawing that, place nmos and pmos templates</li>
</ul>
<p><img alt="template" src="../_images/18_route_M1_M2_cmos.png" /></p>
<ul class="simple">
<li>8 horizontal routings within the CMOS template<ul>
<li>1 for VDD/VSS rail, 2 for NMOS S/D, 2 for PMOS S/D, 2 for CMOS gate, and 1 for additional gate routing</li>
</ul>
</li>
</ul>
<p><img alt="template" src="../_images/19_route_M1_M2_cmos.png" /></p>
<ol class="simple">
<li>Draw prboundary</li>
</ol>
<ul class="simple">
<li>xy0 = (0,0), xy1 = (poly pitch, height of cmos)</li>
</ul>
<p><img alt="template" src="../_images/20_prboundary.png" /></p>
<ol class="simple">
<li>Place M1_M2 vias</li>
</ol>
<ul class="simple">
<li>x=0 for all vias, so what you have to do is to set y</li>
<li>We have already considered that when we drawn nmos, so we can easily find proper y coordinates</li>
</ul>
<p><img alt="template" src="../_images/21_place_M1_M2_vias.png" /></p>
<ol class="simple">
<li>Draw M1/M2 wires</li>
</ol>
<ul class="simple">
<li>Make sure your routing grid is compatible with CMOS template</li>
<li>After that, delete nmos/pmos templates</li>
</ul>
<p><img alt="template" src="../_images/22_draw_M1M2_wires.png" /></p>
<ol class="simple">
<li>Draw route_M2_M3_cmos</li>
</ol>
<ul class="simple">
<li>CMOS-compatible M2_M3 grid is also required</li>
<li>Just modify M1_M2 vias and M1 rectangle with M2_M3 vias and M3 rectangle from route_M1_M2</li>
</ul>
<p><img alt="template" src="../_images/23_route_M2_M3_cmos.png" /></p>
<ol class="simple">
<li>Define rest of routing grids</li>
</ol>
<ul class="simple">
<li>Draw prboundary: if min. pitch of vertical layer is narrower than PC pitch, x=PC pitch</li>
<li>else, x=N x PC pitch, where N x PC pitch &gt; min. pitch</li>
</ul>
<p><img alt="template" src="../_images/24_routing_grids.png" /></p>
<ul class="simple">
<li>When we define y grid, we have to consider spacing rule for horizontal layer and height of MOS template</li>
<li>So basically, y of prboundary is height of MOS</li>
</ul>
<p><img alt="template" src="../_images/25_routing_grids.png" /></p>
<ul class="simple">
<li>After that, all the horizontal routing grid within prboundary should be defined as follows<ul>
<li>If you want to utilize existing generators, set the number of horizontal wires be the same as tsmc16n</li>
</ul>
</li>
</ul>
<p><img alt="template" src="../_images/26_routing_grids.png" /></p>
<ul class="simple">
<li>However, if y grid is one of divisions of height of MOS and also meets the spacing rule, a simple template shown below is sufficient</li>
</ul>
<p><img alt="template" src="../_images/27_routing_grids.png" /></p>
</div>
<div class="section" id="draw-rest-of-transistor-templates">
<span id="draw-rest-of-transistor-templates"></span><h2>Draw rest of transistor templates<a class="headerlink" href="#draw-rest-of-transistor-templates" title="Permalink to this headline">¶</a></h2>
<ul class="simple">
<li>nf1, stack, dummy, filler, boundary, and tap</li>
</ul>
<p><img alt="template" src="../_images/28_transistor_templates.png" /></p>
<ol class="simple">
<li>nf1</li>
</ol>
<ul class="simple">
<li>nf1_left and nf1_right according to the direction of gate contact</li>
<li>Consider DRCs for gate connection</li>
</ul>
<p><img alt="template" src="../_images/29_nf1.png" /></p>
<ol class="simple">
<li>2stack</li>
</ol>
<ul class="simple">
<li>Used for NAND_1x, TINV_1x…</li>
<li>Utilize gate connection technique you found in nf1 template</li>
</ul>
<p><img alt="template" src="../_images/30_2stack.png" /></p>
<ol class="simple">
<li>Dummy</li>
</ol>
<ul class="simple">
<li>Use center_nf2 template</li>
<li>Just connect gate-drain and remove pin on the gate</li>
</ul>
<p><img alt="template" src="../_images/31_dummy.png" /></p>
<ol class="simple">
<li>Space</li>
</ol>
<ul class="simple">
<li>For filling space</li>
<li>Note that RX layer might be included in 4x cell, in order to satisfy RX density rule (not in this layout)</li>
</ul>
<p><img alt="template" src="../_images/32_space.png" /></p>
<ol class="simple">
<li>Boundary</li>
</ol>
<ul class="simple">
<li>Usually, nmos_fast_boundary == space_1x</li>
<li>boundary_left/right should resolve design rules regarding poly dummy</li>
</ul>
<p><img alt="template" src="../_images/33_boundary.png" /></p>
<ul class="simple">
<li>Number and pattern of poly dummy depends on technology</li>
<li>Refer dummy option in pcell</li>
</ul>
<p><img alt="template" src="../_images/34_boundary_example.png" /></p>
<ol class="simple">
<li>Tap</li>
</ol>
<ul class="simple">
<li>For connecting body to VDD/VSS</li>
</ul>
<p><img alt="template" src="../_images/35_tap.png" /></p>
<ul class="simple">
<li>Refer to psub/nwell contact provided by foundry<ul>
<li>Create =&gt; Via =&gt; Via Definition</li>
</ul>
</li>
</ul>
<p><img alt="template" src="../_images/36_psub_contact.png" /></p>
<ul class="simple">
<li>Two M1s in tap cell<ul>
<li>VSS M1-pin to both of them</li>
<li>TAP0/TAP1 pin using text drawing</li>
</ul>
</li>
</ul>
<p><img alt="template" src="../_images/37_tap_pin.png" /></p>
</div>
</div>


          </div>
        </div>
      </div>
      <div class="sphinxsidebar" role="navigation" aria-label="main navigation">
        <div class="sphinxsidebarwrapper">
  <h3><a href="../index.html">Table Of Contents</a></h3>
  <ul>
<li><a class="reference internal" href="#">Laygo Template Library Setup Guide</a><ul>
<li><a class="reference internal" href="#introduction">Introduction</a></li>
<li><a class="reference internal" href="#let-s-start-with-via-wire-template">Let’s start with via(wire) template</a></li>
<li><a class="reference internal" href="#transistor-template">Transistor template</a></li>
<li><a class="reference internal" href="#routing-grids">Routing grids</a></li>
<li><a class="reference internal" href="#draw-rest-of-transistor-templates">Draw rest of transistor templates</a></li>
</ul>
</li>
</ul>
<div class="relations">
<h3>Related Topics</h3>
<ul>
  <li><a href="../index.html">Documentation overview</a><ul>
      <li>Previous: <a href="tech.html" title="previous chapter">Laygo setup for new technologies</a></li>
      <li>Next: <a href="../api/modules.html" title="next chapter">laygo</a></li>
  </ul></li>
</ul>
</div>
  <div role="note" aria-label="source link">
    <h3>This Page</h3>
    <ul class="this-page-menu">
      <li><a href="../_sources/tech/Laygo_templates_guide.md.txt"
            rel="nofollow">Show Source</a></li>
    </ul>
   </div>
<div id="searchbox" style="display: none" role="search">
  <h3>Quick search</h3>
    <div class="searchformwrapper">
    <form class="search" action="../search.html" method="get">
      <input type="text" name="q" />
      <input type="submit" value="Go" />
      <input type="hidden" name="check_keywords" value="yes" />
      <input type="hidden" name="area" value="default" />
    </form>
    </div>
</div>
<script type="text/javascript">$('#searchbox').show(0);</script>
        </div>
      </div>
      <div class="clearer"></div>
    </div>
    <div class="footer">
      &copy;2017, Jaeduk Han.
      
      |
      Powered by <a href="http://sphinx-doc.org/">Sphinx 1.7.4</a>
      &amp; <a href="https://github.com/bitprophet/alabaster">Alabaster 0.7.10</a>
      
      |
      <a href="../_sources/tech/Laygo_templates_guide.md.txt"
          rel="nofollow">Page source</a>
    </div>

    

    
  </body>
</html>