
# RISC V RV32I implemented in verilog with DMA implementation. 

## Team 

Rathish A T(PES1201801532)
Giridhar N Prabhu(PES1201801695)
Thimaya P R (PES1201801484)
G N Suhaas(PES1201801756)

## under the guidance of
Hema N 
Asst. Professor
Department of ECE 
PES University

