// Seed: 2786391021
module module_0 (
    input  wire id_0,
    input  wire id_1
    , id_4,
    output wire id_2
    , id_5
);
  wire id_6;
endmodule
module module_1 (
    output uwire id_0,
    output wand  id_1,
    output logic id_2,
    input  tri1  id_3
);
  always @(1'b0 + id_3 or posedge id_3) begin : LABEL_0
    id_2 <= 1 == (1);
  end
  module_0 modCall_1 (
      id_3,
      id_3,
      id_0
  );
endmodule
module module_2;
  wire id_2;
  wire id_3;
  wire id_4;
  assign id_3 = 1;
  wire id_5;
endmodule
module module_3;
  wire id_1;
  module_2 modCall_1 ();
endmodule
