module jkff(clk,rst,j,k,q,qb); 
input clk,rst,j,k; 
output q,qb; 
reg q; 
always@(posedge clk) 
begin 
if(rst) 
q<=1'b0; 
else 
case({j,k}) 
2'b00:q<=q; 
2'b01:q<=0; 
2'b10:q<=1; 
2'b11:q<=~q; 
endcase 
end 
assign qb=~q; 
endmodule 
testbench 
module jkff_tb; 
reg clk,rst,j,k; 
wire q,qb; 
jkff c1 (clk,rst,j,k,q,qb); 
initial begin 
clk=0; 
rst = 1;j=0;k=0;#10; 
rst=0;j=0;k=0;#10; 
j=0; k=1; #10; 
j=1; k=0; #10; 
j=1; k=1; #30; 
j=0; k=0; #10;$finish; 
end 
always #5 clk=~clk; 
endmodule
