
stm-wheel.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000044a0  0800010c  0800010c  0000110c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000114  080045ac  080045ac  000055ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080046c0  080046c0  00006070  2**0
                  CONTENTS
  4 .ARM          00000008  080046c0  080046c0  000056c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080046c8  080046c8  00006070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080046c8  080046c8  000056c8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080046cc  080046cc  000056cc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000070  20000000  080046d0  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000022c  20000070  08004740  00006070  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000029c  08004740  0000629c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00006070  2**0
                  CONTENTS, READONLY
 12 .debug_info   00009a06  00000000  00000000  00006099  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001c14  00000000  00000000  0000fa9f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000008e0  00000000  00000000  000116b8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000006bd  00000000  00000000  00011f98  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00017f52  00000000  00000000  00012655  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000a55e  00000000  00000000  0002a5a7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000867dc  00000000  00000000  00034b05  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000bb2e1  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002cd8  00000000  00000000  000bb324  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000004c  00000000  00000000  000bdffc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	@ (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	@ (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000070 	.word	0x20000070
 8000128:	00000000 	.word	0x00000000
 800012c:	08004594 	.word	0x08004594

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	@ (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	@ (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	@ (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000074 	.word	0x20000074
 8000148:	08004594 	.word	0x08004594

0800014c <strlen>:
 800014c:	4603      	mov	r3, r0
 800014e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000152:	2a00      	cmp	r2, #0
 8000154:	d1fb      	bne.n	800014e <strlen+0x2>
 8000156:	1a18      	subs	r0, r3, r0
 8000158:	3801      	subs	r0, #1
 800015a:	4770      	bx	lr

0800015c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800015c:	b580      	push	{r7, lr}
 800015e:	b08a      	sub	sp, #40	@ 0x28
 8000160:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000162:	f000 fc65 	bl	8000a30 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000166:	f000 f82d 	bl	80001c4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800016a:	f000 f8e5 	bl	8000338 <MX_GPIO_Init>
  MX_CAN_Init();
 800016e:	f000 f869 	bl	8000244 <MX_CAN_Init>
  MX_USART1_UART_Init();
 8000172:	f000 f8b7 	bl	80002e4 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  HAL_CAN_Start(&hcan);
 8000176:	480f      	ldr	r0, [pc, #60]	@ (80001b4 <main+0x58>)
 8000178:	f000 fe80 	bl	8000e7c <HAL_CAN_Start>
  HAL_CAN_ActivateNotification(&hcan, CAN_IT_RX_FIFO1_MSG_PENDING);
 800017c:	2110      	movs	r1, #16
 800017e:	480d      	ldr	r0, [pc, #52]	@ (80001b4 <main+0x58>)
 8000180:	f001 f8b0 	bl	80012e4 <HAL_CAN_ActivateNotification>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_SET);   // Turn LED off
 8000184:	2201      	movs	r2, #1
 8000186:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800018a:	480b      	ldr	r0, [pc, #44]	@ (80001b8 <main+0x5c>)
 800018c:	f001 fe42 	bl	8001e14 <HAL_GPIO_WritePin>
  while (1)
  {

	  int oscillated_value = oscillate_value();
 8000190:	f000 f946 	bl	8000420 <oscillate_value>
 8000194:	6278      	str	r0, [r7, #36]	@ 0x24

	  char command[32];
	  snprintf(command, sizeof(command), "rpmbar.val=%d", gSteering);
 8000196:	4b09      	ldr	r3, [pc, #36]	@ (80001bc <main+0x60>)
 8000198:	681b      	ldr	r3, [r3, #0]
 800019a:	1d38      	adds	r0, r7, #4
 800019c:	4a08      	ldr	r2, [pc, #32]	@ (80001c0 <main+0x64>)
 800019e:	2120      	movs	r1, #32
 80001a0:	f003 f9a8 	bl	80034f4 <sniprintf>

	  // Send the command to the Nextion display
	  send_to_nextion(command);
 80001a4:	1d3b      	adds	r3, r7, #4
 80001a6:	4618      	mov	r0, r3
 80001a8:	f000 f912 	bl	80003d0 <send_to_nextion>

	  CAN_Transmit();
 80001ac:	f000 f95e 	bl	800046c <CAN_Transmit>
  {
 80001b0:	bf00      	nop
 80001b2:	e7ed      	b.n	8000190 <main+0x34>
 80001b4:	2000008c 	.word	0x2000008c
 80001b8:	40011000 	.word	0x40011000
 80001bc:	20000120 	.word	0x20000120
 80001c0:	080045ac 	.word	0x080045ac

080001c4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80001c4:	b580      	push	{r7, lr}
 80001c6:	b090      	sub	sp, #64	@ 0x40
 80001c8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80001ca:	f107 0318 	add.w	r3, r7, #24
 80001ce:	2228      	movs	r2, #40	@ 0x28
 80001d0:	2100      	movs	r1, #0
 80001d2:	4618      	mov	r0, r3
 80001d4:	f003 fa9a 	bl	800370c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80001d8:	1d3b      	adds	r3, r7, #4
 80001da:	2200      	movs	r2, #0
 80001dc:	601a      	str	r2, [r3, #0]
 80001de:	605a      	str	r2, [r3, #4]
 80001e0:	609a      	str	r2, [r3, #8]
 80001e2:	60da      	str	r2, [r3, #12]
 80001e4:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80001e6:	2302      	movs	r3, #2
 80001e8:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80001ea:	2301      	movs	r3, #1
 80001ec:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80001ee:	2310      	movs	r3, #16
 80001f0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80001f2:	2302      	movs	r3, #2
 80001f4:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 80001f6:	2300      	movs	r3, #0
 80001f8:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80001fa:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 80001fe:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000200:	f107 0318 	add.w	r3, r7, #24
 8000204:	4618      	mov	r0, r3
 8000206:	f001 fe1d 	bl	8001e44 <HAL_RCC_OscConfig>
 800020a:	4603      	mov	r3, r0
 800020c:	2b00      	cmp	r3, #0
 800020e:	d001      	beq.n	8000214 <SystemClock_Config+0x50>
  {
    Error_Handler();
 8000210:	f000 f9ec 	bl	80005ec <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000214:	230f      	movs	r3, #15
 8000216:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000218:	2302      	movs	r3, #2
 800021a:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800021c:	2300      	movs	r3, #0
 800021e:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000220:	2300      	movs	r3, #0
 8000222:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000224:	2300      	movs	r3, #0
 8000226:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000228:	1d3b      	adds	r3, r7, #4
 800022a:	2101      	movs	r1, #1
 800022c:	4618      	mov	r0, r3
 800022e:	f002 f88b 	bl	8002348 <HAL_RCC_ClockConfig>
 8000232:	4603      	mov	r3, r0
 8000234:	2b00      	cmp	r3, #0
 8000236:	d001      	beq.n	800023c <SystemClock_Config+0x78>
  {
    Error_Handler();
 8000238:	f000 f9d8 	bl	80005ec <Error_Handler>
  }
}
 800023c:	bf00      	nop
 800023e:	3740      	adds	r7, #64	@ 0x40
 8000240:	46bd      	mov	sp, r7
 8000242:	bd80      	pop	{r7, pc}

08000244 <MX_CAN_Init>:
  * @brief CAN Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN_Init(void)
{
 8000244:	b580      	push	{r7, lr}
 8000246:	b08a      	sub	sp, #40	@ 0x28
 8000248:	af00      	add	r7, sp, #0
  /* USER CODE END CAN_Init 0 */

  /* USER CODE BEGIN CAN_Init 1 */

  /* USER CODE END CAN_Init 1 */
  hcan.Instance = CAN1;
 800024a:	4b24      	ldr	r3, [pc, #144]	@ (80002dc <MX_CAN_Init+0x98>)
 800024c:	4a24      	ldr	r2, [pc, #144]	@ (80002e0 <MX_CAN_Init+0x9c>)
 800024e:	601a      	str	r2, [r3, #0]
  hcan.Init.Prescaler = 3;
 8000250:	4b22      	ldr	r3, [pc, #136]	@ (80002dc <MX_CAN_Init+0x98>)
 8000252:	2203      	movs	r2, #3
 8000254:	605a      	str	r2, [r3, #4]
  hcan.Init.Mode = CAN_MODE_NORMAL;
 8000256:	4b21      	ldr	r3, [pc, #132]	@ (80002dc <MX_CAN_Init+0x98>)
 8000258:	2200      	movs	r2, #0
 800025a:	609a      	str	r2, [r3, #8]
  hcan.Init.SyncJumpWidth = CAN_SJW_1TQ;
 800025c:	4b1f      	ldr	r3, [pc, #124]	@ (80002dc <MX_CAN_Init+0x98>)
 800025e:	2200      	movs	r2, #0
 8000260:	60da      	str	r2, [r3, #12]
  hcan.Init.TimeSeg1 = CAN_BS1_8TQ;
 8000262:	4b1e      	ldr	r3, [pc, #120]	@ (80002dc <MX_CAN_Init+0x98>)
 8000264:	f44f 22e0 	mov.w	r2, #458752	@ 0x70000
 8000268:	611a      	str	r2, [r3, #16]
  hcan.Init.TimeSeg2 = CAN_BS2_3TQ;
 800026a:	4b1c      	ldr	r3, [pc, #112]	@ (80002dc <MX_CAN_Init+0x98>)
 800026c:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 8000270:	615a      	str	r2, [r3, #20]
  hcan.Init.TimeTriggeredMode = DISABLE;
 8000272:	4b1a      	ldr	r3, [pc, #104]	@ (80002dc <MX_CAN_Init+0x98>)
 8000274:	2200      	movs	r2, #0
 8000276:	761a      	strb	r2, [r3, #24]
  hcan.Init.AutoBusOff = DISABLE;
 8000278:	4b18      	ldr	r3, [pc, #96]	@ (80002dc <MX_CAN_Init+0x98>)
 800027a:	2200      	movs	r2, #0
 800027c:	765a      	strb	r2, [r3, #25]
  hcan.Init.AutoWakeUp = DISABLE;
 800027e:	4b17      	ldr	r3, [pc, #92]	@ (80002dc <MX_CAN_Init+0x98>)
 8000280:	2200      	movs	r2, #0
 8000282:	769a      	strb	r2, [r3, #26]
  hcan.Init.AutoRetransmission = DISABLE;
 8000284:	4b15      	ldr	r3, [pc, #84]	@ (80002dc <MX_CAN_Init+0x98>)
 8000286:	2200      	movs	r2, #0
 8000288:	76da      	strb	r2, [r3, #27]
  hcan.Init.ReceiveFifoLocked = DISABLE;
 800028a:	4b14      	ldr	r3, [pc, #80]	@ (80002dc <MX_CAN_Init+0x98>)
 800028c:	2200      	movs	r2, #0
 800028e:	771a      	strb	r2, [r3, #28]
  hcan.Init.TransmitFifoPriority = DISABLE;
 8000290:	4b12      	ldr	r3, [pc, #72]	@ (80002dc <MX_CAN_Init+0x98>)
 8000292:	2200      	movs	r2, #0
 8000294:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan) != HAL_OK)
 8000296:	4811      	ldr	r0, [pc, #68]	@ (80002dc <MX_CAN_Init+0x98>)
 8000298:	f000 fc2c 	bl	8000af4 <HAL_CAN_Init>
 800029c:	4603      	mov	r3, r0
 800029e:	2b00      	cmp	r3, #0
 80002a0:	d001      	beq.n	80002a6 <MX_CAN_Init+0x62>
  {
    Error_Handler();
 80002a2:	f000 f9a3 	bl	80005ec <Error_Handler>
  }
  /* USER CODE BEGIN CAN_Init 2 */
  CAN_FilterTypeDef filterConfig;

  filterConfig.FilterBank = 0;
 80002a6:	2300      	movs	r3, #0
 80002a8:	617b      	str	r3, [r7, #20]
  filterConfig.FilterMode = CAN_FILTERMODE_IDMASK;
 80002aa:	2300      	movs	r3, #0
 80002ac:	61bb      	str	r3, [r7, #24]
  filterConfig.FilterScale = CAN_FILTERSCALE_32BIT;
 80002ae:	2301      	movs	r3, #1
 80002b0:	61fb      	str	r3, [r7, #28]
  filterConfig.FilterIdHigh = 0x0000;       // Accept all IDs
 80002b2:	2300      	movs	r3, #0
 80002b4:	603b      	str	r3, [r7, #0]
  filterConfig.FilterIdLow = 0x0000;
 80002b6:	2300      	movs	r3, #0
 80002b8:	607b      	str	r3, [r7, #4]
  filterConfig.FilterMaskIdHigh = 0x0000;   // Accept all IDs
 80002ba:	2300      	movs	r3, #0
 80002bc:	60bb      	str	r3, [r7, #8]
  filterConfig.FilterMaskIdLow = 0x0000;
 80002be:	2300      	movs	r3, #0
 80002c0:	60fb      	str	r3, [r7, #12]
  filterConfig.FilterFIFOAssignment = CAN_RX_FIFO1;  // Assign to FIFO 1
 80002c2:	2301      	movs	r3, #1
 80002c4:	613b      	str	r3, [r7, #16]
  filterConfig.FilterActivation = ENABLE;
 80002c6:	2301      	movs	r3, #1
 80002c8:	623b      	str	r3, [r7, #32]

  HAL_CAN_ConfigFilter(&hcan, &filterConfig);
 80002ca:	463b      	mov	r3, r7
 80002cc:	4619      	mov	r1, r3
 80002ce:	4803      	ldr	r0, [pc, #12]	@ (80002dc <MX_CAN_Init+0x98>)
 80002d0:	f000 fd0b 	bl	8000cea <HAL_CAN_ConfigFilter>
  /* USER CODE END CAN_Init 2 */

}
 80002d4:	bf00      	nop
 80002d6:	3728      	adds	r7, #40	@ 0x28
 80002d8:	46bd      	mov	sp, r7
 80002da:	bd80      	pop	{r7, pc}
 80002dc:	2000008c 	.word	0x2000008c
 80002e0:	40006400 	.word	0x40006400

080002e4 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80002e4:	b580      	push	{r7, lr}
 80002e6:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80002e8:	4b11      	ldr	r3, [pc, #68]	@ (8000330 <MX_USART1_UART_Init+0x4c>)
 80002ea:	4a12      	ldr	r2, [pc, #72]	@ (8000334 <MX_USART1_UART_Init+0x50>)
 80002ec:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 80002ee:	4b10      	ldr	r3, [pc, #64]	@ (8000330 <MX_USART1_UART_Init+0x4c>)
 80002f0:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 80002f4:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80002f6:	4b0e      	ldr	r3, [pc, #56]	@ (8000330 <MX_USART1_UART_Init+0x4c>)
 80002f8:	2200      	movs	r2, #0
 80002fa:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80002fc:	4b0c      	ldr	r3, [pc, #48]	@ (8000330 <MX_USART1_UART_Init+0x4c>)
 80002fe:	2200      	movs	r2, #0
 8000300:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000302:	4b0b      	ldr	r3, [pc, #44]	@ (8000330 <MX_USART1_UART_Init+0x4c>)
 8000304:	2200      	movs	r2, #0
 8000306:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000308:	4b09      	ldr	r3, [pc, #36]	@ (8000330 <MX_USART1_UART_Init+0x4c>)
 800030a:	220c      	movs	r2, #12
 800030c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800030e:	4b08      	ldr	r3, [pc, #32]	@ (8000330 <MX_USART1_UART_Init+0x4c>)
 8000310:	2200      	movs	r2, #0
 8000312:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000314:	4b06      	ldr	r3, [pc, #24]	@ (8000330 <MX_USART1_UART_Init+0x4c>)
 8000316:	2200      	movs	r2, #0
 8000318:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800031a:	4805      	ldr	r0, [pc, #20]	@ (8000330 <MX_USART1_UART_Init+0x4c>)
 800031c:	f002 f9a2 	bl	8002664 <HAL_UART_Init>
 8000320:	4603      	mov	r3, r0
 8000322:	2b00      	cmp	r3, #0
 8000324:	d001      	beq.n	800032a <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8000326:	f000 f961 	bl	80005ec <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800032a:	bf00      	nop
 800032c:	bd80      	pop	{r7, pc}
 800032e:	bf00      	nop
 8000330:	200000b4 	.word	0x200000b4
 8000334:	40013800 	.word	0x40013800

08000338 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000338:	b580      	push	{r7, lr}
 800033a:	b088      	sub	sp, #32
 800033c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800033e:	f107 0310 	add.w	r3, r7, #16
 8000342:	2200      	movs	r2, #0
 8000344:	601a      	str	r2, [r3, #0]
 8000346:	605a      	str	r2, [r3, #4]
 8000348:	609a      	str	r2, [r3, #8]
 800034a:	60da      	str	r2, [r3, #12]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800034c:	4b1e      	ldr	r3, [pc, #120]	@ (80003c8 <MX_GPIO_Init+0x90>)
 800034e:	699b      	ldr	r3, [r3, #24]
 8000350:	4a1d      	ldr	r2, [pc, #116]	@ (80003c8 <MX_GPIO_Init+0x90>)
 8000352:	f043 0310 	orr.w	r3, r3, #16
 8000356:	6193      	str	r3, [r2, #24]
 8000358:	4b1b      	ldr	r3, [pc, #108]	@ (80003c8 <MX_GPIO_Init+0x90>)
 800035a:	699b      	ldr	r3, [r3, #24]
 800035c:	f003 0310 	and.w	r3, r3, #16
 8000360:	60fb      	str	r3, [r7, #12]
 8000362:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000364:	4b18      	ldr	r3, [pc, #96]	@ (80003c8 <MX_GPIO_Init+0x90>)
 8000366:	699b      	ldr	r3, [r3, #24]
 8000368:	4a17      	ldr	r2, [pc, #92]	@ (80003c8 <MX_GPIO_Init+0x90>)
 800036a:	f043 0320 	orr.w	r3, r3, #32
 800036e:	6193      	str	r3, [r2, #24]
 8000370:	4b15      	ldr	r3, [pc, #84]	@ (80003c8 <MX_GPIO_Init+0x90>)
 8000372:	699b      	ldr	r3, [r3, #24]
 8000374:	f003 0320 	and.w	r3, r3, #32
 8000378:	60bb      	str	r3, [r7, #8]
 800037a:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800037c:	4b12      	ldr	r3, [pc, #72]	@ (80003c8 <MX_GPIO_Init+0x90>)
 800037e:	699b      	ldr	r3, [r3, #24]
 8000380:	4a11      	ldr	r2, [pc, #68]	@ (80003c8 <MX_GPIO_Init+0x90>)
 8000382:	f043 0304 	orr.w	r3, r3, #4
 8000386:	6193      	str	r3, [r2, #24]
 8000388:	4b0f      	ldr	r3, [pc, #60]	@ (80003c8 <MX_GPIO_Init+0x90>)
 800038a:	699b      	ldr	r3, [r3, #24]
 800038c:	f003 0304 	and.w	r3, r3, #4
 8000390:	607b      	str	r3, [r7, #4]
 8000392:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 8000394:	2200      	movs	r2, #0
 8000396:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800039a:	480c      	ldr	r0, [pc, #48]	@ (80003cc <MX_GPIO_Init+0x94>)
 800039c:	f001 fd3a 	bl	8001e14 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 80003a0:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80003a4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80003a6:	2301      	movs	r3, #1
 80003a8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80003aa:	2300      	movs	r3, #0
 80003ac:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80003ae:	2302      	movs	r3, #2
 80003b0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80003b2:	f107 0310 	add.w	r3, r7, #16
 80003b6:	4619      	mov	r1, r3
 80003b8:	4804      	ldr	r0, [pc, #16]	@ (80003cc <MX_GPIO_Init+0x94>)
 80003ba:	f001 fba7 	bl	8001b0c <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80003be:	bf00      	nop
 80003c0:	3720      	adds	r7, #32
 80003c2:	46bd      	mov	sp, r7
 80003c4:	bd80      	pop	{r7, pc}
 80003c6:	bf00      	nop
 80003c8:	40021000 	.word	0x40021000
 80003cc:	40011000 	.word	0x40011000

080003d0 <send_to_nextion>:
}

/*
 * NEXTION UART FUNCTIONS
 */
void send_to_nextion(const char *command) {
 80003d0:	b580      	push	{r7, lr}
 80003d2:	b084      	sub	sp, #16
 80003d4:	af00      	add	r7, sp, #0
 80003d6:	6078      	str	r0, [r7, #4]
	// Send the command string
	HAL_UART_Transmit(&huart1, (uint8_t *)command, strlen(command), HAL_MAX_DELAY);
 80003d8:	6878      	ldr	r0, [r7, #4]
 80003da:	f7ff feb7 	bl	800014c <strlen>
 80003de:	4603      	mov	r3, r0
 80003e0:	b29a      	uxth	r2, r3
 80003e2:	f04f 33ff 	mov.w	r3, #4294967295
 80003e6:	6879      	ldr	r1, [r7, #4]
 80003e8:	480b      	ldr	r0, [pc, #44]	@ (8000418 <send_to_nextion+0x48>)
 80003ea:	f002 f98b 	bl	8002704 <HAL_UART_Transmit>

	// Send the termination bytes (0xFF 0xFF 0xFF)
	uint8_t termination_bytes[3] = {0xFF, 0xFF, 0xFF};
 80003ee:	4a0b      	ldr	r2, [pc, #44]	@ (800041c <send_to_nextion+0x4c>)
 80003f0:	f107 030c 	add.w	r3, r7, #12
 80003f4:	6812      	ldr	r2, [r2, #0]
 80003f6:	4611      	mov	r1, r2
 80003f8:	8019      	strh	r1, [r3, #0]
 80003fa:	3302      	adds	r3, #2
 80003fc:	0c12      	lsrs	r2, r2, #16
 80003fe:	701a      	strb	r2, [r3, #0]
	HAL_UART_Transmit(&huart1, termination_bytes, sizeof(termination_bytes), HAL_MAX_DELAY);
 8000400:	f107 010c 	add.w	r1, r7, #12
 8000404:	f04f 33ff 	mov.w	r3, #4294967295
 8000408:	2203      	movs	r2, #3
 800040a:	4803      	ldr	r0, [pc, #12]	@ (8000418 <send_to_nextion+0x48>)
 800040c:	f002 f97a 	bl	8002704 <HAL_UART_Transmit>
}
 8000410:	bf00      	nop
 8000412:	3710      	adds	r7, #16
 8000414:	46bd      	mov	sp, r7
 8000416:	bd80      	pop	{r7, pc}
 8000418:	200000b4 	.word	0x200000b4
 800041c:	080045bc 	.word	0x080045bc

08000420 <oscillate_value>:

int oscillate_value() {
 8000420:	b480      	push	{r7}
 8000422:	af00      	add	r7, sp, #0
    // Update value based on direction
    value += direction * step;
 8000424:	4b0e      	ldr	r3, [pc, #56]	@ (8000460 <oscillate_value+0x40>)
 8000426:	681b      	ldr	r3, [r3, #0]
 8000428:	4a0e      	ldr	r2, [pc, #56]	@ (8000464 <oscillate_value+0x44>)
 800042a:	6812      	ldr	r2, [r2, #0]
 800042c:	fb03 f202 	mul.w	r2, r3, r2
 8000430:	4b0d      	ldr	r3, [pc, #52]	@ (8000468 <oscillate_value+0x48>)
 8000432:	681b      	ldr	r3, [r3, #0]
 8000434:	4413      	add	r3, r2
 8000436:	4a0c      	ldr	r2, [pc, #48]	@ (8000468 <oscillate_value+0x48>)
 8000438:	6013      	str	r3, [r2, #0]

    // Reverse direction at boundaries
    if (value >= 100 || value <= 0) {
 800043a:	4b0b      	ldr	r3, [pc, #44]	@ (8000468 <oscillate_value+0x48>)
 800043c:	681b      	ldr	r3, [r3, #0]
 800043e:	2b63      	cmp	r3, #99	@ 0x63
 8000440:	dc03      	bgt.n	800044a <oscillate_value+0x2a>
 8000442:	4b09      	ldr	r3, [pc, #36]	@ (8000468 <oscillate_value+0x48>)
 8000444:	681b      	ldr	r3, [r3, #0]
 8000446:	2b00      	cmp	r3, #0
 8000448:	dc04      	bgt.n	8000454 <oscillate_value+0x34>
        direction *= -1;
 800044a:	4b05      	ldr	r3, [pc, #20]	@ (8000460 <oscillate_value+0x40>)
 800044c:	681b      	ldr	r3, [r3, #0]
 800044e:	425b      	negs	r3, r3
 8000450:	4a03      	ldr	r2, [pc, #12]	@ (8000460 <oscillate_value+0x40>)
 8000452:	6013      	str	r3, [r2, #0]
    }

    return value;
 8000454:	4b04      	ldr	r3, [pc, #16]	@ (8000468 <oscillate_value+0x48>)
 8000456:	681b      	ldr	r3, [r3, #0]
}
 8000458:	4618      	mov	r0, r3
 800045a:	46bd      	mov	sp, r7
 800045c:	bc80      	pop	{r7}
 800045e:	4770      	bx	lr
 8000460:	20000000 	.word	0x20000000
 8000464:	20000004 	.word	0x20000004
 8000468:	2000011c 	.word	0x2000011c

0800046c <CAN_Transmit>:

/*
 * CAN BUS FUNCTIONS
 */
void CAN_Transmit() {
 800046c:	b580      	push	{r7, lr}
 800046e:	b08c      	sub	sp, #48	@ 0x30
 8000470:	af00      	add	r7, sp, #0
	CAN_TxHeaderTypeDef txHeader;
	uint32_t txMailbox;
	uint8_t data[8] = {100, 101, 102, 103, 104, 105, 106, 107};
 8000472:	4a21      	ldr	r2, [pc, #132]	@ (80004f8 <CAN_Transmit+0x8c>)
 8000474:	1d3b      	adds	r3, r7, #4
 8000476:	e892 0003 	ldmia.w	r2, {r0, r1}
 800047a:	e883 0003 	stmia.w	r3, {r0, r1}

	txHeader.StdId = 0x001;
 800047e:	2301      	movs	r3, #1
 8000480:	613b      	str	r3, [r7, #16]
	txHeader.ExtId = 0;
 8000482:	2300      	movs	r3, #0
 8000484:	617b      	str	r3, [r7, #20]
	txHeader.IDE = CAN_ID_STD;
 8000486:	2300      	movs	r3, #0
 8000488:	61bb      	str	r3, [r7, #24]
	txHeader.RTR = CAN_RTR_DATA;
 800048a:	2300      	movs	r3, #0
 800048c:	61fb      	str	r3, [r7, #28]
	txHeader.DLC = 8;
 800048e:	2308      	movs	r3, #8
 8000490:	623b      	str	r3, [r7, #32]

	HAL_StatusTypeDef status = HAL_CAN_AddTxMessage(&hcan, &txHeader, data, &txMailbox);
 8000492:	f107 030c 	add.w	r3, r7, #12
 8000496:	1d3a      	adds	r2, r7, #4
 8000498:	f107 0110 	add.w	r1, r7, #16
 800049c:	4817      	ldr	r0, [pc, #92]	@ (80004fc <CAN_Transmit+0x90>)
 800049e:	f000 fd31 	bl	8000f04 <HAL_CAN_AddTxMessage>
 80004a2:	4603      	mov	r3, r0
 80004a4:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
	if (status != HAL_OK) {
 80004a8:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80004ac:	2b00      	cmp	r3, #0
 80004ae:	d01e      	beq.n	80004ee <CAN_Transmit+0x82>
		if (status == HAL_ERROR) {
 80004b0:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80004b4:	2b01      	cmp	r3, #1
 80004b6:	d103      	bne.n	80004c0 <CAN_Transmit+0x54>
			printf("HAL_CAN_AddTxMessage failed: HAL_ERROR\n");
 80004b8:	4811      	ldr	r0, [pc, #68]	@ (8000500 <CAN_Transmit+0x94>)
 80004ba:	f003 f813 	bl	80034e4 <puts>
 80004be:	e00e      	b.n	80004de <CAN_Transmit+0x72>
		} else if (status == HAL_BUSY) {
 80004c0:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80004c4:	2b02      	cmp	r3, #2
 80004c6:	d103      	bne.n	80004d0 <CAN_Transmit+0x64>
			printf("HAL_CAN_AddTxMessage failed: HAL_BUSY\n");
 80004c8:	480e      	ldr	r0, [pc, #56]	@ (8000504 <CAN_Transmit+0x98>)
 80004ca:	f003 f80b 	bl	80034e4 <puts>
 80004ce:	e006      	b.n	80004de <CAN_Transmit+0x72>
		} else if (status == HAL_TIMEOUT) {
 80004d0:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80004d4:	2b03      	cmp	r3, #3
 80004d6:	d102      	bne.n	80004de <CAN_Transmit+0x72>
			printf("HAL_CAN_AddTxMessage failed: HAL_TIMEOUT\n");
 80004d8:	480b      	ldr	r0, [pc, #44]	@ (8000508 <CAN_Transmit+0x9c>)
 80004da:	f003 f803 	bl	80034e4 <puts>
		}

		uint32_t error = HAL_CAN_GetError(&hcan);
 80004de:	4807      	ldr	r0, [pc, #28]	@ (80004fc <CAN_Transmit+0x90>)
 80004e0:	f001 f948 	bl	8001774 <HAL_CAN_GetError>
 80004e4:	62b8      	str	r0, [r7, #40]	@ 0x28
		printf("CAN Error Code: 0x%08lx\n", error);
 80004e6:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80004e8:	4808      	ldr	r0, [pc, #32]	@ (800050c <CAN_Transmit+0xa0>)
 80004ea:	f002 ff93 	bl	8003414 <iprintf>
	}
}
 80004ee:	bf00      	nop
 80004f0:	3730      	adds	r7, #48	@ 0x30
 80004f2:	46bd      	mov	sp, r7
 80004f4:	bd80      	pop	{r7, pc}
 80004f6:	bf00      	nop
 80004f8:	08004658 	.word	0x08004658
 80004fc:	2000008c 	.word	0x2000008c
 8000500:	080045c0 	.word	0x080045c0
 8000504:	080045e8 	.word	0x080045e8
 8000508:	08004610 	.word	0x08004610
 800050c:	0800463c 	.word	0x0800463c

08000510 <HAL_CAN_RxFifo1MsgPendingCallback>:

// CAN receive interrupt callback
void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan) {
 8000510:	b5b0      	push	{r4, r5, r7, lr}
 8000512:	b08c      	sub	sp, #48	@ 0x30
 8000514:	af00      	add	r7, sp, #0
 8000516:	6078      	str	r0, [r7, #4]

	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 8000518:	2200      	movs	r2, #0
 800051a:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800051e:	4827      	ldr	r0, [pc, #156]	@ (80005bc <HAL_CAN_RxFifo1MsgPendingCallback+0xac>)
 8000520:	f001 fc78 	bl	8001e14 <HAL_GPIO_WritePin>
    CAN_RxHeaderTypeDef rxHeader;
    uint8_t rxData[8]; // Max CAN frame size is 8 bytes

    // Receive the message
    if (HAL_CAN_GetRxMessage(hcan, CAN_RX_FIFO1, &rxHeader, rxData) == HAL_OK) {
 8000524:	f107 0308 	add.w	r3, r7, #8
 8000528:	f107 0210 	add.w	r2, r7, #16
 800052c:	2101      	movs	r1, #1
 800052e:	6878      	ldr	r0, [r7, #4]
 8000530:	f000 fdb7 	bl	80010a2 <HAL_CAN_GetRxMessage>
 8000534:	4603      	mov	r3, r0
 8000536:	2b00      	cmp	r3, #0
 8000538:	d135      	bne.n	80005a6 <HAL_CAN_RxFifo1MsgPendingCallback+0x96>
    	 // Check if the message ID matches 0x100
		if (rxHeader.StdId == 0x100) {
 800053a:	693b      	ldr	r3, [r7, #16]
 800053c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8000540:	d131      	bne.n	80005a6 <HAL_CAN_RxFifo1MsgPendingCallback+0x96>
			static uint8_t buffer[sizeof(telemetry_packet)];
			static uint8_t offset = 0;

			// Copy received data into buffer
			uint8_t bytesToCopy = (rxHeader.DLC < sizeof(telemetry_packet) - offset) ? rxHeader.DLC : sizeof(telemetry_packet) - offset;
 8000542:	4b1f      	ldr	r3, [pc, #124]	@ (80005c0 <HAL_CAN_RxFifo1MsgPendingCallback+0xb0>)
 8000544:	781b      	ldrb	r3, [r3, #0]
 8000546:	f1c3 0220 	rsb	r2, r3, #32
 800054a:	6a3b      	ldr	r3, [r7, #32]
 800054c:	4293      	cmp	r3, r2
 800054e:	bf28      	it	cs
 8000550:	4613      	movcs	r3, r2
 8000552:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
			memcpy(&buffer[offset], rxData, bytesToCopy);
 8000556:	4b1a      	ldr	r3, [pc, #104]	@ (80005c0 <HAL_CAN_RxFifo1MsgPendingCallback+0xb0>)
 8000558:	781b      	ldrb	r3, [r3, #0]
 800055a:	461a      	mov	r2, r3
 800055c:	4b19      	ldr	r3, [pc, #100]	@ (80005c4 <HAL_CAN_RxFifo1MsgPendingCallback+0xb4>)
 800055e:	4413      	add	r3, r2
 8000560:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 8000564:	f107 0108 	add.w	r1, r7, #8
 8000568:	4618      	mov	r0, r3
 800056a:	f003 f94a 	bl	8003802 <memcpy>
			offset += bytesToCopy;
 800056e:	4b14      	ldr	r3, [pc, #80]	@ (80005c0 <HAL_CAN_RxFifo1MsgPendingCallback+0xb0>)
 8000570:	781a      	ldrb	r2, [r3, #0]
 8000572:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8000576:	4413      	add	r3, r2
 8000578:	b2da      	uxtb	r2, r3
 800057a:	4b11      	ldr	r3, [pc, #68]	@ (80005c0 <HAL_CAN_RxFifo1MsgPendingCallback+0xb0>)
 800057c:	701a      	strb	r2, [r3, #0]

			// Check if the entire packet has been received
			if (offset >= sizeof(telemetry_packet)) {
 800057e:	4b10      	ldr	r3, [pc, #64]	@ (80005c0 <HAL_CAN_RxFifo1MsgPendingCallback+0xb0>)
 8000580:	781b      	ldrb	r3, [r3, #0]
 8000582:	2b1f      	cmp	r3, #31
 8000584:	d90f      	bls.n	80005a6 <HAL_CAN_RxFifo1MsgPendingCallback+0x96>
				// Copy buffer into the telemetry_packet struct
				memcpy(&gReceivedTelemetry, buffer, sizeof(telemetry_packet));
 8000586:	4a10      	ldr	r2, [pc, #64]	@ (80005c8 <HAL_CAN_RxFifo1MsgPendingCallback+0xb8>)
 8000588:	4b0e      	ldr	r3, [pc, #56]	@ (80005c4 <HAL_CAN_RxFifo1MsgPendingCallback+0xb4>)
 800058a:	4614      	mov	r4, r2
 800058c:	461d      	mov	r5, r3
 800058e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000590:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000592:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8000596:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
				offset = 0; // Reset offset for the next packet
 800059a:	4b09      	ldr	r3, [pc, #36]	@ (80005c0 <HAL_CAN_RxFifo1MsgPendingCallback+0xb0>)
 800059c:	2200      	movs	r2, #0
 800059e:	701a      	strb	r2, [r3, #0]

				// Process the received telemetry data
				ProcessTelemetryData(&gReceivedTelemetry);
 80005a0:	4809      	ldr	r0, [pc, #36]	@ (80005c8 <HAL_CAN_RxFifo1MsgPendingCallback+0xb8>)
 80005a2:	f000 f813 	bl	80005cc <ProcessTelemetryData>
			}
		}
    }

    HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_SET);
 80005a6:	2201      	movs	r2, #1
 80005a8:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80005ac:	4803      	ldr	r0, [pc, #12]	@ (80005bc <HAL_CAN_RxFifo1MsgPendingCallback+0xac>)
 80005ae:	f001 fc31 	bl	8001e14 <HAL_GPIO_WritePin>
}
 80005b2:	bf00      	nop
 80005b4:	3730      	adds	r7, #48	@ 0x30
 80005b6:	46bd      	mov	sp, r7
 80005b8:	bdb0      	pop	{r4, r5, r7, pc}
 80005ba:	bf00      	nop
 80005bc:	40011000 	.word	0x40011000
 80005c0:	20000124 	.word	0x20000124
 80005c4:	20000128 	.word	0x20000128
 80005c8:	200000fc 	.word	0x200000fc

080005cc <ProcessTelemetryData>:

void ProcessTelemetryData(const telemetry_packet *data) {
 80005cc:	b480      	push	{r7}
 80005ce:	b083      	sub	sp, #12
 80005d0:	af00      	add	r7, sp, #0
 80005d2:	6078      	str	r0, [r7, #4]
    // Example: Log or handle telemetry values
    gSteering = data->tSpeedKmh;
 80005d4:	687b      	ldr	r3, [r7, #4]
 80005d6:	689b      	ldr	r3, [r3, #8]
 80005d8:	4a03      	ldr	r2, [pc, #12]	@ (80005e8 <ProcessTelemetryData+0x1c>)
 80005da:	6013      	str	r3, [r2, #0]


    // Handle the telemetry data as needed
    // For example, update a display, store in memory, or take action
}
 80005dc:	bf00      	nop
 80005de:	370c      	adds	r7, #12
 80005e0:	46bd      	mov	sp, r7
 80005e2:	bc80      	pop	{r7}
 80005e4:	4770      	bx	lr
 80005e6:	bf00      	nop
 80005e8:	20000120 	.word	0x20000120

080005ec <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80005ec:	b480      	push	{r7}
 80005ee:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80005f0:	b672      	cpsid	i
}
 80005f2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80005f4:	bf00      	nop
 80005f6:	e7fd      	b.n	80005f4 <Error_Handler+0x8>

080005f8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80005f8:	b480      	push	{r7}
 80005fa:	b085      	sub	sp, #20
 80005fc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80005fe:	4b15      	ldr	r3, [pc, #84]	@ (8000654 <HAL_MspInit+0x5c>)
 8000600:	699b      	ldr	r3, [r3, #24]
 8000602:	4a14      	ldr	r2, [pc, #80]	@ (8000654 <HAL_MspInit+0x5c>)
 8000604:	f043 0301 	orr.w	r3, r3, #1
 8000608:	6193      	str	r3, [r2, #24]
 800060a:	4b12      	ldr	r3, [pc, #72]	@ (8000654 <HAL_MspInit+0x5c>)
 800060c:	699b      	ldr	r3, [r3, #24]
 800060e:	f003 0301 	and.w	r3, r3, #1
 8000612:	60bb      	str	r3, [r7, #8]
 8000614:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000616:	4b0f      	ldr	r3, [pc, #60]	@ (8000654 <HAL_MspInit+0x5c>)
 8000618:	69db      	ldr	r3, [r3, #28]
 800061a:	4a0e      	ldr	r2, [pc, #56]	@ (8000654 <HAL_MspInit+0x5c>)
 800061c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000620:	61d3      	str	r3, [r2, #28]
 8000622:	4b0c      	ldr	r3, [pc, #48]	@ (8000654 <HAL_MspInit+0x5c>)
 8000624:	69db      	ldr	r3, [r3, #28]
 8000626:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800062a:	607b      	str	r3, [r7, #4]
 800062c:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 800062e:	4b0a      	ldr	r3, [pc, #40]	@ (8000658 <HAL_MspInit+0x60>)
 8000630:	685b      	ldr	r3, [r3, #4]
 8000632:	60fb      	str	r3, [r7, #12]
 8000634:	68fb      	ldr	r3, [r7, #12]
 8000636:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 800063a:	60fb      	str	r3, [r7, #12]
 800063c:	68fb      	ldr	r3, [r7, #12]
 800063e:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8000642:	60fb      	str	r3, [r7, #12]
 8000644:	4a04      	ldr	r2, [pc, #16]	@ (8000658 <HAL_MspInit+0x60>)
 8000646:	68fb      	ldr	r3, [r7, #12]
 8000648:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800064a:	bf00      	nop
 800064c:	3714      	adds	r7, #20
 800064e:	46bd      	mov	sp, r7
 8000650:	bc80      	pop	{r7}
 8000652:	4770      	bx	lr
 8000654:	40021000 	.word	0x40021000
 8000658:	40010000 	.word	0x40010000

0800065c <HAL_CAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hcan: CAN handle pointer
* @retval None
*/
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 800065c:	b580      	push	{r7, lr}
 800065e:	b088      	sub	sp, #32
 8000660:	af00      	add	r7, sp, #0
 8000662:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000664:	f107 0310 	add.w	r3, r7, #16
 8000668:	2200      	movs	r2, #0
 800066a:	601a      	str	r2, [r3, #0]
 800066c:	605a      	str	r2, [r3, #4]
 800066e:	609a      	str	r2, [r3, #8]
 8000670:	60da      	str	r2, [r3, #12]
  if(hcan->Instance==CAN1)
 8000672:	687b      	ldr	r3, [r7, #4]
 8000674:	681b      	ldr	r3, [r3, #0]
 8000676:	4a2c      	ldr	r2, [pc, #176]	@ (8000728 <HAL_CAN_MspInit+0xcc>)
 8000678:	4293      	cmp	r3, r2
 800067a:	d151      	bne.n	8000720 <HAL_CAN_MspInit+0xc4>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 800067c:	4b2b      	ldr	r3, [pc, #172]	@ (800072c <HAL_CAN_MspInit+0xd0>)
 800067e:	69db      	ldr	r3, [r3, #28]
 8000680:	4a2a      	ldr	r2, [pc, #168]	@ (800072c <HAL_CAN_MspInit+0xd0>)
 8000682:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8000686:	61d3      	str	r3, [r2, #28]
 8000688:	4b28      	ldr	r3, [pc, #160]	@ (800072c <HAL_CAN_MspInit+0xd0>)
 800068a:	69db      	ldr	r3, [r3, #28]
 800068c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8000690:	60fb      	str	r3, [r7, #12]
 8000692:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000694:	4b25      	ldr	r3, [pc, #148]	@ (800072c <HAL_CAN_MspInit+0xd0>)
 8000696:	699b      	ldr	r3, [r3, #24]
 8000698:	4a24      	ldr	r2, [pc, #144]	@ (800072c <HAL_CAN_MspInit+0xd0>)
 800069a:	f043 0304 	orr.w	r3, r3, #4
 800069e:	6193      	str	r3, [r2, #24]
 80006a0:	4b22      	ldr	r3, [pc, #136]	@ (800072c <HAL_CAN_MspInit+0xd0>)
 80006a2:	699b      	ldr	r3, [r3, #24]
 80006a4:	f003 0304 	and.w	r3, r3, #4
 80006a8:	60bb      	str	r3, [r7, #8]
 80006aa:	68bb      	ldr	r3, [r7, #8]
    /**CAN GPIO Configuration
    PA11     ------> CAN_RX
    PA12     ------> CAN_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 80006ac:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80006b0:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80006b2:	2300      	movs	r3, #0
 80006b4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80006b6:	2301      	movs	r3, #1
 80006b8:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80006ba:	f107 0310 	add.w	r3, r7, #16
 80006be:	4619      	mov	r1, r3
 80006c0:	481b      	ldr	r0, [pc, #108]	@ (8000730 <HAL_CAN_MspInit+0xd4>)
 80006c2:	f001 fa23 	bl	8001b0c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_12;
 80006c6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80006ca:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80006cc:	2302      	movs	r3, #2
 80006ce:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80006d0:	2303      	movs	r3, #3
 80006d2:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80006d4:	f107 0310 	add.w	r3, r7, #16
 80006d8:	4619      	mov	r1, r3
 80006da:	4815      	ldr	r0, [pc, #84]	@ (8000730 <HAL_CAN_MspInit+0xd4>)
 80006dc:	f001 fa16 	bl	8001b0c <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(USB_HP_CAN1_TX_IRQn, 0, 0);
 80006e0:	2200      	movs	r2, #0
 80006e2:	2100      	movs	r1, #0
 80006e4:	2013      	movs	r0, #19
 80006e6:	f001 f928 	bl	800193a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_HP_CAN1_TX_IRQn);
 80006ea:	2013      	movs	r0, #19
 80006ec:	f001 f941 	bl	8001972 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(USB_LP_CAN1_RX0_IRQn, 0, 0);
 80006f0:	2200      	movs	r2, #0
 80006f2:	2100      	movs	r1, #0
 80006f4:	2014      	movs	r0, #20
 80006f6:	f001 f920 	bl	800193a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_CAN1_RX0_IRQn);
 80006fa:	2014      	movs	r0, #20
 80006fc:	f001 f939 	bl	8001972 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_RX1_IRQn, 0, 0);
 8000700:	2200      	movs	r2, #0
 8000702:	2100      	movs	r1, #0
 8000704:	2015      	movs	r0, #21
 8000706:	f001 f918 	bl	800193a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX1_IRQn);
 800070a:	2015      	movs	r0, #21
 800070c:	f001 f931 	bl	8001972 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_SCE_IRQn, 0, 0);
 8000710:	2200      	movs	r2, #0
 8000712:	2100      	movs	r1, #0
 8000714:	2016      	movs	r0, #22
 8000716:	f001 f910 	bl	800193a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_SCE_IRQn);
 800071a:	2016      	movs	r0, #22
 800071c:	f001 f929 	bl	8001972 <HAL_NVIC_EnableIRQ>

  /* USER CODE END CAN1_MspInit 1 */

  }

}
 8000720:	bf00      	nop
 8000722:	3720      	adds	r7, #32
 8000724:	46bd      	mov	sp, r7
 8000726:	bd80      	pop	{r7, pc}
 8000728:	40006400 	.word	0x40006400
 800072c:	40021000 	.word	0x40021000
 8000730:	40010800 	.word	0x40010800

08000734 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000734:	b580      	push	{r7, lr}
 8000736:	b088      	sub	sp, #32
 8000738:	af00      	add	r7, sp, #0
 800073a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800073c:	f107 0310 	add.w	r3, r7, #16
 8000740:	2200      	movs	r2, #0
 8000742:	601a      	str	r2, [r3, #0]
 8000744:	605a      	str	r2, [r3, #4]
 8000746:	609a      	str	r2, [r3, #8]
 8000748:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 800074a:	687b      	ldr	r3, [r7, #4]
 800074c:	681b      	ldr	r3, [r3, #0]
 800074e:	4a20      	ldr	r2, [pc, #128]	@ (80007d0 <HAL_UART_MspInit+0x9c>)
 8000750:	4293      	cmp	r3, r2
 8000752:	d139      	bne.n	80007c8 <HAL_UART_MspInit+0x94>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000754:	4b1f      	ldr	r3, [pc, #124]	@ (80007d4 <HAL_UART_MspInit+0xa0>)
 8000756:	699b      	ldr	r3, [r3, #24]
 8000758:	4a1e      	ldr	r2, [pc, #120]	@ (80007d4 <HAL_UART_MspInit+0xa0>)
 800075a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800075e:	6193      	str	r3, [r2, #24]
 8000760:	4b1c      	ldr	r3, [pc, #112]	@ (80007d4 <HAL_UART_MspInit+0xa0>)
 8000762:	699b      	ldr	r3, [r3, #24]
 8000764:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000768:	60fb      	str	r3, [r7, #12]
 800076a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800076c:	4b19      	ldr	r3, [pc, #100]	@ (80007d4 <HAL_UART_MspInit+0xa0>)
 800076e:	699b      	ldr	r3, [r3, #24]
 8000770:	4a18      	ldr	r2, [pc, #96]	@ (80007d4 <HAL_UART_MspInit+0xa0>)
 8000772:	f043 0304 	orr.w	r3, r3, #4
 8000776:	6193      	str	r3, [r2, #24]
 8000778:	4b16      	ldr	r3, [pc, #88]	@ (80007d4 <HAL_UART_MspInit+0xa0>)
 800077a:	699b      	ldr	r3, [r3, #24]
 800077c:	f003 0304 	and.w	r3, r3, #4
 8000780:	60bb      	str	r3, [r7, #8]
 8000782:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8000784:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000788:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800078a:	2302      	movs	r3, #2
 800078c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800078e:	2303      	movs	r3, #3
 8000790:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000792:	f107 0310 	add.w	r3, r7, #16
 8000796:	4619      	mov	r1, r3
 8000798:	480f      	ldr	r0, [pc, #60]	@ (80007d8 <HAL_UART_MspInit+0xa4>)
 800079a:	f001 f9b7 	bl	8001b0c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 800079e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80007a2:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80007a4:	2300      	movs	r3, #0
 80007a6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007a8:	2300      	movs	r3, #0
 80007aa:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80007ac:	f107 0310 	add.w	r3, r7, #16
 80007b0:	4619      	mov	r1, r3
 80007b2:	4809      	ldr	r0, [pc, #36]	@ (80007d8 <HAL_UART_MspInit+0xa4>)
 80007b4:	f001 f9aa 	bl	8001b0c <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 80007b8:	2200      	movs	r2, #0
 80007ba:	2100      	movs	r1, #0
 80007bc:	2025      	movs	r0, #37	@ 0x25
 80007be:	f001 f8bc 	bl	800193a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80007c2:	2025      	movs	r0, #37	@ 0x25
 80007c4:	f001 f8d5 	bl	8001972 <HAL_NVIC_EnableIRQ>

  /* USER CODE END USART1_MspInit 1 */

  }

}
 80007c8:	bf00      	nop
 80007ca:	3720      	adds	r7, #32
 80007cc:	46bd      	mov	sp, r7
 80007ce:	bd80      	pop	{r7, pc}
 80007d0:	40013800 	.word	0x40013800
 80007d4:	40021000 	.word	0x40021000
 80007d8:	40010800 	.word	0x40010800

080007dc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80007dc:	b480      	push	{r7}
 80007de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80007e0:	bf00      	nop
 80007e2:	e7fd      	b.n	80007e0 <NMI_Handler+0x4>

080007e4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80007e4:	b480      	push	{r7}
 80007e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80007e8:	bf00      	nop
 80007ea:	e7fd      	b.n	80007e8 <HardFault_Handler+0x4>

080007ec <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80007ec:	b480      	push	{r7}
 80007ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80007f0:	bf00      	nop
 80007f2:	e7fd      	b.n	80007f0 <MemManage_Handler+0x4>

080007f4 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80007f4:	b480      	push	{r7}
 80007f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80007f8:	bf00      	nop
 80007fa:	e7fd      	b.n	80007f8 <BusFault_Handler+0x4>

080007fc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80007fc:	b480      	push	{r7}
 80007fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000800:	bf00      	nop
 8000802:	e7fd      	b.n	8000800 <UsageFault_Handler+0x4>

08000804 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000804:	b480      	push	{r7}
 8000806:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000808:	bf00      	nop
 800080a:	46bd      	mov	sp, r7
 800080c:	bc80      	pop	{r7}
 800080e:	4770      	bx	lr

08000810 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000810:	b480      	push	{r7}
 8000812:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000814:	bf00      	nop
 8000816:	46bd      	mov	sp, r7
 8000818:	bc80      	pop	{r7}
 800081a:	4770      	bx	lr

0800081c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800081c:	b480      	push	{r7}
 800081e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000820:	bf00      	nop
 8000822:	46bd      	mov	sp, r7
 8000824:	bc80      	pop	{r7}
 8000826:	4770      	bx	lr

08000828 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000828:	b580      	push	{r7, lr}
 800082a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800082c:	f000 f946 	bl	8000abc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000830:	bf00      	nop
 8000832:	bd80      	pop	{r7, pc}

08000834 <USB_HP_CAN1_TX_IRQHandler>:

/**
  * @brief This function handles USB high priority or CAN TX interrupts.
  */
void USB_HP_CAN1_TX_IRQHandler(void)
{
 8000834:	b580      	push	{r7, lr}
 8000836:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_HP_CAN1_TX_IRQn 0 */

  /* USER CODE END USB_HP_CAN1_TX_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan);
 8000838:	4802      	ldr	r0, [pc, #8]	@ (8000844 <USB_HP_CAN1_TX_IRQHandler+0x10>)
 800083a:	f000 fd78 	bl	800132e <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN USB_HP_CAN1_TX_IRQn 1 */

  /* USER CODE END USB_HP_CAN1_TX_IRQn 1 */
}
 800083e:	bf00      	nop
 8000840:	bd80      	pop	{r7, pc}
 8000842:	bf00      	nop
 8000844:	2000008c 	.word	0x2000008c

08000848 <USB_LP_CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles USB low priority or CAN RX0 interrupts.
  */
void USB_LP_CAN1_RX0_IRQHandler(void)
{
 8000848:	b580      	push	{r7, lr}
 800084a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 0 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan);
 800084c:	4802      	ldr	r0, [pc, #8]	@ (8000858 <USB_LP_CAN1_RX0_IRQHandler+0x10>)
 800084e:	f000 fd6e 	bl	800132e <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 1 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 1 */
}
 8000852:	bf00      	nop
 8000854:	bd80      	pop	{r7, pc}
 8000856:	bf00      	nop
 8000858:	2000008c 	.word	0x2000008c

0800085c <CAN1_RX1_IRQHandler>:

/**
  * @brief This function handles CAN RX1 interrupt.
  */
void CAN1_RX1_IRQHandler(void)
{
 800085c:	b580      	push	{r7, lr}
 800085e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX1_IRQn 0 */

  /* USER CODE END CAN1_RX1_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan);
 8000860:	4802      	ldr	r0, [pc, #8]	@ (800086c <CAN1_RX1_IRQHandler+0x10>)
 8000862:	f000 fd64 	bl	800132e <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX1_IRQn 1 */

  /* USER CODE END CAN1_RX1_IRQn 1 */
}
 8000866:	bf00      	nop
 8000868:	bd80      	pop	{r7, pc}
 800086a:	bf00      	nop
 800086c:	2000008c 	.word	0x2000008c

08000870 <CAN1_SCE_IRQHandler>:

/**
  * @brief This function handles CAN SCE interrupt.
  */
void CAN1_SCE_IRQHandler(void)
{
 8000870:	b580      	push	{r7, lr}
 8000872:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_SCE_IRQn 0 */

  /* USER CODE END CAN1_SCE_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan);
 8000874:	4802      	ldr	r0, [pc, #8]	@ (8000880 <CAN1_SCE_IRQHandler+0x10>)
 8000876:	f000 fd5a 	bl	800132e <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_SCE_IRQn 1 */

  /* USER CODE END CAN1_SCE_IRQn 1 */
}
 800087a:	bf00      	nop
 800087c:	bd80      	pop	{r7, pc}
 800087e:	bf00      	nop
 8000880:	2000008c 	.word	0x2000008c

08000884 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8000884:	b580      	push	{r7, lr}
 8000886:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8000888:	4802      	ldr	r0, [pc, #8]	@ (8000894 <USART1_IRQHandler+0x10>)
 800088a:	f001 ffc7 	bl	800281c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 800088e:	bf00      	nop
 8000890:	bd80      	pop	{r7, pc}
 8000892:	bf00      	nop
 8000894:	200000b4 	.word	0x200000b4

08000898 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000898:	b580      	push	{r7, lr}
 800089a:	b086      	sub	sp, #24
 800089c:	af00      	add	r7, sp, #0
 800089e:	60f8      	str	r0, [r7, #12]
 80008a0:	60b9      	str	r1, [r7, #8]
 80008a2:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80008a4:	2300      	movs	r3, #0
 80008a6:	617b      	str	r3, [r7, #20]
 80008a8:	e00a      	b.n	80008c0 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80008aa:	f3af 8000 	nop.w
 80008ae:	4601      	mov	r1, r0
 80008b0:	68bb      	ldr	r3, [r7, #8]
 80008b2:	1c5a      	adds	r2, r3, #1
 80008b4:	60ba      	str	r2, [r7, #8]
 80008b6:	b2ca      	uxtb	r2, r1
 80008b8:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80008ba:	697b      	ldr	r3, [r7, #20]
 80008bc:	3301      	adds	r3, #1
 80008be:	617b      	str	r3, [r7, #20]
 80008c0:	697a      	ldr	r2, [r7, #20]
 80008c2:	687b      	ldr	r3, [r7, #4]
 80008c4:	429a      	cmp	r2, r3
 80008c6:	dbf0      	blt.n	80008aa <_read+0x12>
  }

  return len;
 80008c8:	687b      	ldr	r3, [r7, #4]
}
 80008ca:	4618      	mov	r0, r3
 80008cc:	3718      	adds	r7, #24
 80008ce:	46bd      	mov	sp, r7
 80008d0:	bd80      	pop	{r7, pc}

080008d2 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80008d2:	b580      	push	{r7, lr}
 80008d4:	b086      	sub	sp, #24
 80008d6:	af00      	add	r7, sp, #0
 80008d8:	60f8      	str	r0, [r7, #12]
 80008da:	60b9      	str	r1, [r7, #8]
 80008dc:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80008de:	2300      	movs	r3, #0
 80008e0:	617b      	str	r3, [r7, #20]
 80008e2:	e009      	b.n	80008f8 <_write+0x26>
  {
    __io_putchar(*ptr++);
 80008e4:	68bb      	ldr	r3, [r7, #8]
 80008e6:	1c5a      	adds	r2, r3, #1
 80008e8:	60ba      	str	r2, [r7, #8]
 80008ea:	781b      	ldrb	r3, [r3, #0]
 80008ec:	4618      	mov	r0, r3
 80008ee:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80008f2:	697b      	ldr	r3, [r7, #20]
 80008f4:	3301      	adds	r3, #1
 80008f6:	617b      	str	r3, [r7, #20]
 80008f8:	697a      	ldr	r2, [r7, #20]
 80008fa:	687b      	ldr	r3, [r7, #4]
 80008fc:	429a      	cmp	r2, r3
 80008fe:	dbf1      	blt.n	80008e4 <_write+0x12>
  }
  return len;
 8000900:	687b      	ldr	r3, [r7, #4]
}
 8000902:	4618      	mov	r0, r3
 8000904:	3718      	adds	r7, #24
 8000906:	46bd      	mov	sp, r7
 8000908:	bd80      	pop	{r7, pc}

0800090a <_close>:

int _close(int file)
{
 800090a:	b480      	push	{r7}
 800090c:	b083      	sub	sp, #12
 800090e:	af00      	add	r7, sp, #0
 8000910:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000912:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000916:	4618      	mov	r0, r3
 8000918:	370c      	adds	r7, #12
 800091a:	46bd      	mov	sp, r7
 800091c:	bc80      	pop	{r7}
 800091e:	4770      	bx	lr

08000920 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000920:	b480      	push	{r7}
 8000922:	b083      	sub	sp, #12
 8000924:	af00      	add	r7, sp, #0
 8000926:	6078      	str	r0, [r7, #4]
 8000928:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800092a:	683b      	ldr	r3, [r7, #0]
 800092c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000930:	605a      	str	r2, [r3, #4]
  return 0;
 8000932:	2300      	movs	r3, #0
}
 8000934:	4618      	mov	r0, r3
 8000936:	370c      	adds	r7, #12
 8000938:	46bd      	mov	sp, r7
 800093a:	bc80      	pop	{r7}
 800093c:	4770      	bx	lr

0800093e <_isatty>:

int _isatty(int file)
{
 800093e:	b480      	push	{r7}
 8000940:	b083      	sub	sp, #12
 8000942:	af00      	add	r7, sp, #0
 8000944:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000946:	2301      	movs	r3, #1
}
 8000948:	4618      	mov	r0, r3
 800094a:	370c      	adds	r7, #12
 800094c:	46bd      	mov	sp, r7
 800094e:	bc80      	pop	{r7}
 8000950:	4770      	bx	lr

08000952 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000952:	b480      	push	{r7}
 8000954:	b085      	sub	sp, #20
 8000956:	af00      	add	r7, sp, #0
 8000958:	60f8      	str	r0, [r7, #12]
 800095a:	60b9      	str	r1, [r7, #8]
 800095c:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800095e:	2300      	movs	r3, #0
}
 8000960:	4618      	mov	r0, r3
 8000962:	3714      	adds	r7, #20
 8000964:	46bd      	mov	sp, r7
 8000966:	bc80      	pop	{r7}
 8000968:	4770      	bx	lr
	...

0800096c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800096c:	b580      	push	{r7, lr}
 800096e:	b086      	sub	sp, #24
 8000970:	af00      	add	r7, sp, #0
 8000972:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000974:	4a14      	ldr	r2, [pc, #80]	@ (80009c8 <_sbrk+0x5c>)
 8000976:	4b15      	ldr	r3, [pc, #84]	@ (80009cc <_sbrk+0x60>)
 8000978:	1ad3      	subs	r3, r2, r3
 800097a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800097c:	697b      	ldr	r3, [r7, #20]
 800097e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000980:	4b13      	ldr	r3, [pc, #76]	@ (80009d0 <_sbrk+0x64>)
 8000982:	681b      	ldr	r3, [r3, #0]
 8000984:	2b00      	cmp	r3, #0
 8000986:	d102      	bne.n	800098e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000988:	4b11      	ldr	r3, [pc, #68]	@ (80009d0 <_sbrk+0x64>)
 800098a:	4a12      	ldr	r2, [pc, #72]	@ (80009d4 <_sbrk+0x68>)
 800098c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800098e:	4b10      	ldr	r3, [pc, #64]	@ (80009d0 <_sbrk+0x64>)
 8000990:	681a      	ldr	r2, [r3, #0]
 8000992:	687b      	ldr	r3, [r7, #4]
 8000994:	4413      	add	r3, r2
 8000996:	693a      	ldr	r2, [r7, #16]
 8000998:	429a      	cmp	r2, r3
 800099a:	d207      	bcs.n	80009ac <_sbrk+0x40>
  {
    errno = ENOMEM;
 800099c:	f002 ff04 	bl	80037a8 <__errno>
 80009a0:	4603      	mov	r3, r0
 80009a2:	220c      	movs	r2, #12
 80009a4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80009a6:	f04f 33ff 	mov.w	r3, #4294967295
 80009aa:	e009      	b.n	80009c0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80009ac:	4b08      	ldr	r3, [pc, #32]	@ (80009d0 <_sbrk+0x64>)
 80009ae:	681b      	ldr	r3, [r3, #0]
 80009b0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80009b2:	4b07      	ldr	r3, [pc, #28]	@ (80009d0 <_sbrk+0x64>)
 80009b4:	681a      	ldr	r2, [r3, #0]
 80009b6:	687b      	ldr	r3, [r7, #4]
 80009b8:	4413      	add	r3, r2
 80009ba:	4a05      	ldr	r2, [pc, #20]	@ (80009d0 <_sbrk+0x64>)
 80009bc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80009be:	68fb      	ldr	r3, [r7, #12]
}
 80009c0:	4618      	mov	r0, r3
 80009c2:	3718      	adds	r7, #24
 80009c4:	46bd      	mov	sp, r7
 80009c6:	bd80      	pop	{r7, pc}
 80009c8:	20005000 	.word	0x20005000
 80009cc:	00000400 	.word	0x00000400
 80009d0:	20000148 	.word	0x20000148
 80009d4:	200002a0 	.word	0x200002a0

080009d8 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80009d8:	b480      	push	{r7}
 80009da:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80009dc:	bf00      	nop
 80009de:	46bd      	mov	sp, r7
 80009e0:	bc80      	pop	{r7}
 80009e2:	4770      	bx	lr

080009e4 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 80009e4:	f7ff fff8 	bl	80009d8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80009e8:	480b      	ldr	r0, [pc, #44]	@ (8000a18 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 80009ea:	490c      	ldr	r1, [pc, #48]	@ (8000a1c <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 80009ec:	4a0c      	ldr	r2, [pc, #48]	@ (8000a20 <LoopFillZerobss+0x16>)
  movs r3, #0
 80009ee:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80009f0:	e002      	b.n	80009f8 <LoopCopyDataInit>

080009f2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80009f2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80009f4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80009f6:	3304      	adds	r3, #4

080009f8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80009f8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80009fa:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80009fc:	d3f9      	bcc.n	80009f2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80009fe:	4a09      	ldr	r2, [pc, #36]	@ (8000a24 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8000a00:	4c09      	ldr	r4, [pc, #36]	@ (8000a28 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000a02:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000a04:	e001      	b.n	8000a0a <LoopFillZerobss>

08000a06 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000a06:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000a08:	3204      	adds	r2, #4

08000a0a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000a0a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000a0c:	d3fb      	bcc.n	8000a06 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000a0e:	f002 fed1 	bl	80037b4 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000a12:	f7ff fba3 	bl	800015c <main>
  bx lr
 8000a16:	4770      	bx	lr
  ldr r0, =_sdata
 8000a18:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000a1c:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 8000a20:	080046d0 	.word	0x080046d0
  ldr r2, =_sbss
 8000a24:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 8000a28:	2000029c 	.word	0x2000029c

08000a2c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000a2c:	e7fe      	b.n	8000a2c <ADC1_2_IRQHandler>
	...

08000a30 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000a30:	b580      	push	{r7, lr}
 8000a32:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000a34:	4b08      	ldr	r3, [pc, #32]	@ (8000a58 <HAL_Init+0x28>)
 8000a36:	681b      	ldr	r3, [r3, #0]
 8000a38:	4a07      	ldr	r2, [pc, #28]	@ (8000a58 <HAL_Init+0x28>)
 8000a3a:	f043 0310 	orr.w	r3, r3, #16
 8000a3e:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000a40:	2003      	movs	r0, #3
 8000a42:	f000 ff6f 	bl	8001924 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000a46:	200f      	movs	r0, #15
 8000a48:	f000 f808 	bl	8000a5c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000a4c:	f7ff fdd4 	bl	80005f8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000a50:	2300      	movs	r3, #0
}
 8000a52:	4618      	mov	r0, r3
 8000a54:	bd80      	pop	{r7, pc}
 8000a56:	bf00      	nop
 8000a58:	40022000 	.word	0x40022000

08000a5c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000a5c:	b580      	push	{r7, lr}
 8000a5e:	b082      	sub	sp, #8
 8000a60:	af00      	add	r7, sp, #0
 8000a62:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000a64:	4b12      	ldr	r3, [pc, #72]	@ (8000ab0 <HAL_InitTick+0x54>)
 8000a66:	681a      	ldr	r2, [r3, #0]
 8000a68:	4b12      	ldr	r3, [pc, #72]	@ (8000ab4 <HAL_InitTick+0x58>)
 8000a6a:	781b      	ldrb	r3, [r3, #0]
 8000a6c:	4619      	mov	r1, r3
 8000a6e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000a72:	fbb3 f3f1 	udiv	r3, r3, r1
 8000a76:	fbb2 f3f3 	udiv	r3, r2, r3
 8000a7a:	4618      	mov	r0, r3
 8000a7c:	f000 ff87 	bl	800198e <HAL_SYSTICK_Config>
 8000a80:	4603      	mov	r3, r0
 8000a82:	2b00      	cmp	r3, #0
 8000a84:	d001      	beq.n	8000a8a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000a86:	2301      	movs	r3, #1
 8000a88:	e00e      	b.n	8000aa8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000a8a:	687b      	ldr	r3, [r7, #4]
 8000a8c:	2b0f      	cmp	r3, #15
 8000a8e:	d80a      	bhi.n	8000aa6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000a90:	2200      	movs	r2, #0
 8000a92:	6879      	ldr	r1, [r7, #4]
 8000a94:	f04f 30ff 	mov.w	r0, #4294967295
 8000a98:	f000 ff4f 	bl	800193a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000a9c:	4a06      	ldr	r2, [pc, #24]	@ (8000ab8 <HAL_InitTick+0x5c>)
 8000a9e:	687b      	ldr	r3, [r7, #4]
 8000aa0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000aa2:	2300      	movs	r3, #0
 8000aa4:	e000      	b.n	8000aa8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000aa6:	2301      	movs	r3, #1
}
 8000aa8:	4618      	mov	r0, r3
 8000aaa:	3708      	adds	r7, #8
 8000aac:	46bd      	mov	sp, r7
 8000aae:	bd80      	pop	{r7, pc}
 8000ab0:	20000008 	.word	0x20000008
 8000ab4:	20000010 	.word	0x20000010
 8000ab8:	2000000c 	.word	0x2000000c

08000abc <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000abc:	b480      	push	{r7}
 8000abe:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000ac0:	4b05      	ldr	r3, [pc, #20]	@ (8000ad8 <HAL_IncTick+0x1c>)
 8000ac2:	781b      	ldrb	r3, [r3, #0]
 8000ac4:	461a      	mov	r2, r3
 8000ac6:	4b05      	ldr	r3, [pc, #20]	@ (8000adc <HAL_IncTick+0x20>)
 8000ac8:	681b      	ldr	r3, [r3, #0]
 8000aca:	4413      	add	r3, r2
 8000acc:	4a03      	ldr	r2, [pc, #12]	@ (8000adc <HAL_IncTick+0x20>)
 8000ace:	6013      	str	r3, [r2, #0]
}
 8000ad0:	bf00      	nop
 8000ad2:	46bd      	mov	sp, r7
 8000ad4:	bc80      	pop	{r7}
 8000ad6:	4770      	bx	lr
 8000ad8:	20000010 	.word	0x20000010
 8000adc:	2000014c 	.word	0x2000014c

08000ae0 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000ae0:	b480      	push	{r7}
 8000ae2:	af00      	add	r7, sp, #0
  return uwTick;
 8000ae4:	4b02      	ldr	r3, [pc, #8]	@ (8000af0 <HAL_GetTick+0x10>)
 8000ae6:	681b      	ldr	r3, [r3, #0]
}
 8000ae8:	4618      	mov	r0, r3
 8000aea:	46bd      	mov	sp, r7
 8000aec:	bc80      	pop	{r7}
 8000aee:	4770      	bx	lr
 8000af0:	2000014c 	.word	0x2000014c

08000af4 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8000af4:	b580      	push	{r7, lr}
 8000af6:	b084      	sub	sp, #16
 8000af8:	af00      	add	r7, sp, #0
 8000afa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8000afc:	687b      	ldr	r3, [r7, #4]
 8000afe:	2b00      	cmp	r3, #0
 8000b00:	d101      	bne.n	8000b06 <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8000b02:	2301      	movs	r3, #1
 8000b04:	e0ed      	b.n	8000ce2 <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8000b06:	687b      	ldr	r3, [r7, #4]
 8000b08:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000b0c:	b2db      	uxtb	r3, r3
 8000b0e:	2b00      	cmp	r3, #0
 8000b10:	d102      	bne.n	8000b18 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8000b12:	6878      	ldr	r0, [r7, #4]
 8000b14:	f7ff fda2 	bl	800065c <HAL_CAN_MspInit>
  }
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8000b18:	687b      	ldr	r3, [r7, #4]
 8000b1a:	681b      	ldr	r3, [r3, #0]
 8000b1c:	681a      	ldr	r2, [r3, #0]
 8000b1e:	687b      	ldr	r3, [r7, #4]
 8000b20:	681b      	ldr	r3, [r3, #0]
 8000b22:	f042 0201 	orr.w	r2, r2, #1
 8000b26:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8000b28:	f7ff ffda 	bl	8000ae0 <HAL_GetTick>
 8000b2c:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8000b2e:	e012      	b.n	8000b56 <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8000b30:	f7ff ffd6 	bl	8000ae0 <HAL_GetTick>
 8000b34:	4602      	mov	r2, r0
 8000b36:	68fb      	ldr	r3, [r7, #12]
 8000b38:	1ad3      	subs	r3, r2, r3
 8000b3a:	2b0a      	cmp	r3, #10
 8000b3c:	d90b      	bls.n	8000b56 <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8000b3e:	687b      	ldr	r3, [r7, #4]
 8000b40:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000b42:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8000b46:	687b      	ldr	r3, [r7, #4]
 8000b48:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8000b4a:	687b      	ldr	r3, [r7, #4]
 8000b4c:	2205      	movs	r2, #5
 8000b4e:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8000b52:	2301      	movs	r3, #1
 8000b54:	e0c5      	b.n	8000ce2 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8000b56:	687b      	ldr	r3, [r7, #4]
 8000b58:	681b      	ldr	r3, [r3, #0]
 8000b5a:	685b      	ldr	r3, [r3, #4]
 8000b5c:	f003 0301 	and.w	r3, r3, #1
 8000b60:	2b00      	cmp	r3, #0
 8000b62:	d0e5      	beq.n	8000b30 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8000b64:	687b      	ldr	r3, [r7, #4]
 8000b66:	681b      	ldr	r3, [r3, #0]
 8000b68:	681a      	ldr	r2, [r3, #0]
 8000b6a:	687b      	ldr	r3, [r7, #4]
 8000b6c:	681b      	ldr	r3, [r3, #0]
 8000b6e:	f022 0202 	bic.w	r2, r2, #2
 8000b72:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8000b74:	f7ff ffb4 	bl	8000ae0 <HAL_GetTick>
 8000b78:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8000b7a:	e012      	b.n	8000ba2 <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8000b7c:	f7ff ffb0 	bl	8000ae0 <HAL_GetTick>
 8000b80:	4602      	mov	r2, r0
 8000b82:	68fb      	ldr	r3, [r7, #12]
 8000b84:	1ad3      	subs	r3, r2, r3
 8000b86:	2b0a      	cmp	r3, #10
 8000b88:	d90b      	bls.n	8000ba2 <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8000b8a:	687b      	ldr	r3, [r7, #4]
 8000b8c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000b8e:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8000b92:	687b      	ldr	r3, [r7, #4]
 8000b94:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8000b96:	687b      	ldr	r3, [r7, #4]
 8000b98:	2205      	movs	r2, #5
 8000b9a:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8000b9e:	2301      	movs	r3, #1
 8000ba0:	e09f      	b.n	8000ce2 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8000ba2:	687b      	ldr	r3, [r7, #4]
 8000ba4:	681b      	ldr	r3, [r3, #0]
 8000ba6:	685b      	ldr	r3, [r3, #4]
 8000ba8:	f003 0302 	and.w	r3, r3, #2
 8000bac:	2b00      	cmp	r3, #0
 8000bae:	d1e5      	bne.n	8000b7c <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8000bb0:	687b      	ldr	r3, [r7, #4]
 8000bb2:	7e1b      	ldrb	r3, [r3, #24]
 8000bb4:	2b01      	cmp	r3, #1
 8000bb6:	d108      	bne.n	8000bca <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8000bb8:	687b      	ldr	r3, [r7, #4]
 8000bba:	681b      	ldr	r3, [r3, #0]
 8000bbc:	681a      	ldr	r2, [r3, #0]
 8000bbe:	687b      	ldr	r3, [r7, #4]
 8000bc0:	681b      	ldr	r3, [r3, #0]
 8000bc2:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8000bc6:	601a      	str	r2, [r3, #0]
 8000bc8:	e007      	b.n	8000bda <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8000bca:	687b      	ldr	r3, [r7, #4]
 8000bcc:	681b      	ldr	r3, [r3, #0]
 8000bce:	681a      	ldr	r2, [r3, #0]
 8000bd0:	687b      	ldr	r3, [r7, #4]
 8000bd2:	681b      	ldr	r3, [r3, #0]
 8000bd4:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8000bd8:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8000bda:	687b      	ldr	r3, [r7, #4]
 8000bdc:	7e5b      	ldrb	r3, [r3, #25]
 8000bde:	2b01      	cmp	r3, #1
 8000be0:	d108      	bne.n	8000bf4 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8000be2:	687b      	ldr	r3, [r7, #4]
 8000be4:	681b      	ldr	r3, [r3, #0]
 8000be6:	681a      	ldr	r2, [r3, #0]
 8000be8:	687b      	ldr	r3, [r7, #4]
 8000bea:	681b      	ldr	r3, [r3, #0]
 8000bec:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8000bf0:	601a      	str	r2, [r3, #0]
 8000bf2:	e007      	b.n	8000c04 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8000bf4:	687b      	ldr	r3, [r7, #4]
 8000bf6:	681b      	ldr	r3, [r3, #0]
 8000bf8:	681a      	ldr	r2, [r3, #0]
 8000bfa:	687b      	ldr	r3, [r7, #4]
 8000bfc:	681b      	ldr	r3, [r3, #0]
 8000bfe:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8000c02:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8000c04:	687b      	ldr	r3, [r7, #4]
 8000c06:	7e9b      	ldrb	r3, [r3, #26]
 8000c08:	2b01      	cmp	r3, #1
 8000c0a:	d108      	bne.n	8000c1e <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8000c0c:	687b      	ldr	r3, [r7, #4]
 8000c0e:	681b      	ldr	r3, [r3, #0]
 8000c10:	681a      	ldr	r2, [r3, #0]
 8000c12:	687b      	ldr	r3, [r7, #4]
 8000c14:	681b      	ldr	r3, [r3, #0]
 8000c16:	f042 0220 	orr.w	r2, r2, #32
 8000c1a:	601a      	str	r2, [r3, #0]
 8000c1c:	e007      	b.n	8000c2e <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8000c1e:	687b      	ldr	r3, [r7, #4]
 8000c20:	681b      	ldr	r3, [r3, #0]
 8000c22:	681a      	ldr	r2, [r3, #0]
 8000c24:	687b      	ldr	r3, [r7, #4]
 8000c26:	681b      	ldr	r3, [r3, #0]
 8000c28:	f022 0220 	bic.w	r2, r2, #32
 8000c2c:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8000c2e:	687b      	ldr	r3, [r7, #4]
 8000c30:	7edb      	ldrb	r3, [r3, #27]
 8000c32:	2b01      	cmp	r3, #1
 8000c34:	d108      	bne.n	8000c48 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8000c36:	687b      	ldr	r3, [r7, #4]
 8000c38:	681b      	ldr	r3, [r3, #0]
 8000c3a:	681a      	ldr	r2, [r3, #0]
 8000c3c:	687b      	ldr	r3, [r7, #4]
 8000c3e:	681b      	ldr	r3, [r3, #0]
 8000c40:	f022 0210 	bic.w	r2, r2, #16
 8000c44:	601a      	str	r2, [r3, #0]
 8000c46:	e007      	b.n	8000c58 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8000c48:	687b      	ldr	r3, [r7, #4]
 8000c4a:	681b      	ldr	r3, [r3, #0]
 8000c4c:	681a      	ldr	r2, [r3, #0]
 8000c4e:	687b      	ldr	r3, [r7, #4]
 8000c50:	681b      	ldr	r3, [r3, #0]
 8000c52:	f042 0210 	orr.w	r2, r2, #16
 8000c56:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8000c58:	687b      	ldr	r3, [r7, #4]
 8000c5a:	7f1b      	ldrb	r3, [r3, #28]
 8000c5c:	2b01      	cmp	r3, #1
 8000c5e:	d108      	bne.n	8000c72 <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8000c60:	687b      	ldr	r3, [r7, #4]
 8000c62:	681b      	ldr	r3, [r3, #0]
 8000c64:	681a      	ldr	r2, [r3, #0]
 8000c66:	687b      	ldr	r3, [r7, #4]
 8000c68:	681b      	ldr	r3, [r3, #0]
 8000c6a:	f042 0208 	orr.w	r2, r2, #8
 8000c6e:	601a      	str	r2, [r3, #0]
 8000c70:	e007      	b.n	8000c82 <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8000c72:	687b      	ldr	r3, [r7, #4]
 8000c74:	681b      	ldr	r3, [r3, #0]
 8000c76:	681a      	ldr	r2, [r3, #0]
 8000c78:	687b      	ldr	r3, [r7, #4]
 8000c7a:	681b      	ldr	r3, [r3, #0]
 8000c7c:	f022 0208 	bic.w	r2, r2, #8
 8000c80:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8000c82:	687b      	ldr	r3, [r7, #4]
 8000c84:	7f5b      	ldrb	r3, [r3, #29]
 8000c86:	2b01      	cmp	r3, #1
 8000c88:	d108      	bne.n	8000c9c <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8000c8a:	687b      	ldr	r3, [r7, #4]
 8000c8c:	681b      	ldr	r3, [r3, #0]
 8000c8e:	681a      	ldr	r2, [r3, #0]
 8000c90:	687b      	ldr	r3, [r7, #4]
 8000c92:	681b      	ldr	r3, [r3, #0]
 8000c94:	f042 0204 	orr.w	r2, r2, #4
 8000c98:	601a      	str	r2, [r3, #0]
 8000c9a:	e007      	b.n	8000cac <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8000c9c:	687b      	ldr	r3, [r7, #4]
 8000c9e:	681b      	ldr	r3, [r3, #0]
 8000ca0:	681a      	ldr	r2, [r3, #0]
 8000ca2:	687b      	ldr	r3, [r7, #4]
 8000ca4:	681b      	ldr	r3, [r3, #0]
 8000ca6:	f022 0204 	bic.w	r2, r2, #4
 8000caa:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8000cac:	687b      	ldr	r3, [r7, #4]
 8000cae:	689a      	ldr	r2, [r3, #8]
 8000cb0:	687b      	ldr	r3, [r7, #4]
 8000cb2:	68db      	ldr	r3, [r3, #12]
 8000cb4:	431a      	orrs	r2, r3
 8000cb6:	687b      	ldr	r3, [r7, #4]
 8000cb8:	691b      	ldr	r3, [r3, #16]
 8000cba:	431a      	orrs	r2, r3
 8000cbc:	687b      	ldr	r3, [r7, #4]
 8000cbe:	695b      	ldr	r3, [r3, #20]
 8000cc0:	ea42 0103 	orr.w	r1, r2, r3
 8000cc4:	687b      	ldr	r3, [r7, #4]
 8000cc6:	685b      	ldr	r3, [r3, #4]
 8000cc8:	1e5a      	subs	r2, r3, #1
 8000cca:	687b      	ldr	r3, [r7, #4]
 8000ccc:	681b      	ldr	r3, [r3, #0]
 8000cce:	430a      	orrs	r2, r1
 8000cd0:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8000cd2:	687b      	ldr	r3, [r7, #4]
 8000cd4:	2200      	movs	r2, #0
 8000cd6:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8000cd8:	687b      	ldr	r3, [r7, #4]
 8000cda:	2201      	movs	r2, #1
 8000cdc:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8000ce0:	2300      	movs	r3, #0
}
 8000ce2:	4618      	mov	r0, r3
 8000ce4:	3710      	adds	r7, #16
 8000ce6:	46bd      	mov	sp, r7
 8000ce8:	bd80      	pop	{r7, pc}

08000cea <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, const CAN_FilterTypeDef *sFilterConfig)
{
 8000cea:	b480      	push	{r7}
 8000cec:	b087      	sub	sp, #28
 8000cee:	af00      	add	r7, sp, #0
 8000cf0:	6078      	str	r0, [r7, #4]
 8000cf2:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 8000cf4:	687b      	ldr	r3, [r7, #4]
 8000cf6:	681b      	ldr	r3, [r3, #0]
 8000cf8:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 8000cfa:	687b      	ldr	r3, [r7, #4]
 8000cfc:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000d00:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 8000d02:	7cfb      	ldrb	r3, [r7, #19]
 8000d04:	2b01      	cmp	r3, #1
 8000d06:	d003      	beq.n	8000d10 <HAL_CAN_ConfigFilter+0x26>
 8000d08:	7cfb      	ldrb	r3, [r7, #19]
 8000d0a:	2b02      	cmp	r3, #2
 8000d0c:	f040 80aa 	bne.w	8000e64 <HAL_CAN_ConfigFilter+0x17a>
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif /* CAN3 */

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8000d10:	697b      	ldr	r3, [r7, #20]
 8000d12:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8000d16:	f043 0201 	orr.w	r2, r3, #1
 8000d1a:	697b      	ldr	r3, [r7, #20]
 8000d1c:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);

#endif /* CAN3 */
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8000d20:	683b      	ldr	r3, [r7, #0]
 8000d22:	695b      	ldr	r3, [r3, #20]
 8000d24:	f003 031f 	and.w	r3, r3, #31
 8000d28:	2201      	movs	r2, #1
 8000d2a:	fa02 f303 	lsl.w	r3, r2, r3
 8000d2e:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8000d30:	697b      	ldr	r3, [r7, #20]
 8000d32:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 8000d36:	68fb      	ldr	r3, [r7, #12]
 8000d38:	43db      	mvns	r3, r3
 8000d3a:	401a      	ands	r2, r3
 8000d3c:	697b      	ldr	r3, [r7, #20]
 8000d3e:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8000d42:	683b      	ldr	r3, [r7, #0]
 8000d44:	69db      	ldr	r3, [r3, #28]
 8000d46:	2b00      	cmp	r3, #0
 8000d48:	d123      	bne.n	8000d92 <HAL_CAN_ConfigFilter+0xa8>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8000d4a:	697b      	ldr	r3, [r7, #20]
 8000d4c:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 8000d50:	68fb      	ldr	r3, [r7, #12]
 8000d52:	43db      	mvns	r3, r3
 8000d54:	401a      	ands	r2, r3
 8000d56:	697b      	ldr	r3, [r7, #20]
 8000d58:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8000d5c:	683b      	ldr	r3, [r7, #0]
 8000d5e:	68db      	ldr	r3, [r3, #12]
 8000d60:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8000d62:	683b      	ldr	r3, [r7, #0]
 8000d64:	685b      	ldr	r3, [r3, #4]
 8000d66:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8000d68:	683a      	ldr	r2, [r7, #0]
 8000d6a:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8000d6c:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8000d6e:	697b      	ldr	r3, [r7, #20]
 8000d70:	3248      	adds	r2, #72	@ 0x48
 8000d72:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8000d76:	683b      	ldr	r3, [r7, #0]
 8000d78:	689b      	ldr	r3, [r3, #8]
 8000d7a:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 8000d7c:	683b      	ldr	r3, [r7, #0]
 8000d7e:	681b      	ldr	r3, [r3, #0]
 8000d80:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8000d82:	683b      	ldr	r3, [r7, #0]
 8000d84:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8000d86:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8000d88:	6979      	ldr	r1, [r7, #20]
 8000d8a:	3348      	adds	r3, #72	@ 0x48
 8000d8c:	00db      	lsls	r3, r3, #3
 8000d8e:	440b      	add	r3, r1
 8000d90:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 8000d92:	683b      	ldr	r3, [r7, #0]
 8000d94:	69db      	ldr	r3, [r3, #28]
 8000d96:	2b01      	cmp	r3, #1
 8000d98:	d122      	bne.n	8000de0 <HAL_CAN_ConfigFilter+0xf6>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 8000d9a:	697b      	ldr	r3, [r7, #20]
 8000d9c:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 8000da0:	68fb      	ldr	r3, [r7, #12]
 8000da2:	431a      	orrs	r2, r3
 8000da4:	697b      	ldr	r3, [r7, #20]
 8000da6:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8000daa:	683b      	ldr	r3, [r7, #0]
 8000dac:	681b      	ldr	r3, [r3, #0]
 8000dae:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8000db0:	683b      	ldr	r3, [r7, #0]
 8000db2:	685b      	ldr	r3, [r3, #4]
 8000db4:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8000db6:	683a      	ldr	r2, [r7, #0]
 8000db8:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8000dba:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8000dbc:	697b      	ldr	r3, [r7, #20]
 8000dbe:	3248      	adds	r2, #72	@ 0x48
 8000dc0:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8000dc4:	683b      	ldr	r3, [r7, #0]
 8000dc6:	689b      	ldr	r3, [r3, #8]
 8000dc8:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 8000dca:	683b      	ldr	r3, [r7, #0]
 8000dcc:	68db      	ldr	r3, [r3, #12]
 8000dce:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8000dd0:	683b      	ldr	r3, [r7, #0]
 8000dd2:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8000dd4:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8000dd6:	6979      	ldr	r1, [r7, #20]
 8000dd8:	3348      	adds	r3, #72	@ 0x48
 8000dda:	00db      	lsls	r3, r3, #3
 8000ddc:	440b      	add	r3, r1
 8000dde:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 8000de0:	683b      	ldr	r3, [r7, #0]
 8000de2:	699b      	ldr	r3, [r3, #24]
 8000de4:	2b00      	cmp	r3, #0
 8000de6:	d109      	bne.n	8000dfc <HAL_CAN_ConfigFilter+0x112>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 8000de8:	697b      	ldr	r3, [r7, #20]
 8000dea:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8000dee:	68fb      	ldr	r3, [r7, #12]
 8000df0:	43db      	mvns	r3, r3
 8000df2:	401a      	ands	r2, r3
 8000df4:	697b      	ldr	r3, [r7, #20]
 8000df6:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
 8000dfa:	e007      	b.n	8000e0c <HAL_CAN_ConfigFilter+0x122>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 8000dfc:	697b      	ldr	r3, [r7, #20]
 8000dfe:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8000e02:	68fb      	ldr	r3, [r7, #12]
 8000e04:	431a      	orrs	r2, r3
 8000e06:	697b      	ldr	r3, [r7, #20]
 8000e08:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8000e0c:	683b      	ldr	r3, [r7, #0]
 8000e0e:	691b      	ldr	r3, [r3, #16]
 8000e10:	2b00      	cmp	r3, #0
 8000e12:	d109      	bne.n	8000e28 <HAL_CAN_ConfigFilter+0x13e>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 8000e14:	697b      	ldr	r3, [r7, #20]
 8000e16:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 8000e1a:	68fb      	ldr	r3, [r7, #12]
 8000e1c:	43db      	mvns	r3, r3
 8000e1e:	401a      	ands	r2, r3
 8000e20:	697b      	ldr	r3, [r7, #20]
 8000e22:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
 8000e26:	e007      	b.n	8000e38 <HAL_CAN_ConfigFilter+0x14e>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 8000e28:	697b      	ldr	r3, [r7, #20]
 8000e2a:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 8000e2e:	68fb      	ldr	r3, [r7, #12]
 8000e30:	431a      	orrs	r2, r3
 8000e32:	697b      	ldr	r3, [r7, #20]
 8000e34:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 8000e38:	683b      	ldr	r3, [r7, #0]
 8000e3a:	6a1b      	ldr	r3, [r3, #32]
 8000e3c:	2b01      	cmp	r3, #1
 8000e3e:	d107      	bne.n	8000e50 <HAL_CAN_ConfigFilter+0x166>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 8000e40:	697b      	ldr	r3, [r7, #20]
 8000e42:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 8000e46:	68fb      	ldr	r3, [r7, #12]
 8000e48:	431a      	orrs	r2, r3
 8000e4a:	697b      	ldr	r3, [r7, #20]
 8000e4c:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8000e50:	697b      	ldr	r3, [r7, #20]
 8000e52:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8000e56:	f023 0201 	bic.w	r2, r3, #1
 8000e5a:	697b      	ldr	r3, [r7, #20]
 8000e5c:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200

    /* Return function status */
    return HAL_OK;
 8000e60:	2300      	movs	r3, #0
 8000e62:	e006      	b.n	8000e72 <HAL_CAN_ConfigFilter+0x188>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8000e64:	687b      	ldr	r3, [r7, #4]
 8000e66:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000e68:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8000e6c:	687b      	ldr	r3, [r7, #4]
 8000e6e:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8000e70:	2301      	movs	r3, #1
  }
}
 8000e72:	4618      	mov	r0, r3
 8000e74:	371c      	adds	r7, #28
 8000e76:	46bd      	mov	sp, r7
 8000e78:	bc80      	pop	{r7}
 8000e7a:	4770      	bx	lr

08000e7c <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8000e7c:	b580      	push	{r7, lr}
 8000e7e:	b084      	sub	sp, #16
 8000e80:	af00      	add	r7, sp, #0
 8000e82:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8000e84:	687b      	ldr	r3, [r7, #4]
 8000e86:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000e8a:	b2db      	uxtb	r3, r3
 8000e8c:	2b01      	cmp	r3, #1
 8000e8e:	d12e      	bne.n	8000eee <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8000e90:	687b      	ldr	r3, [r7, #4]
 8000e92:	2202      	movs	r2, #2
 8000e94:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8000e98:	687b      	ldr	r3, [r7, #4]
 8000e9a:	681b      	ldr	r3, [r3, #0]
 8000e9c:	681a      	ldr	r2, [r3, #0]
 8000e9e:	687b      	ldr	r3, [r7, #4]
 8000ea0:	681b      	ldr	r3, [r3, #0]
 8000ea2:	f022 0201 	bic.w	r2, r2, #1
 8000ea6:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8000ea8:	f7ff fe1a 	bl	8000ae0 <HAL_GetTick>
 8000eac:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8000eae:	e012      	b.n	8000ed6 <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8000eb0:	f7ff fe16 	bl	8000ae0 <HAL_GetTick>
 8000eb4:	4602      	mov	r2, r0
 8000eb6:	68fb      	ldr	r3, [r7, #12]
 8000eb8:	1ad3      	subs	r3, r2, r3
 8000eba:	2b0a      	cmp	r3, #10
 8000ebc:	d90b      	bls.n	8000ed6 <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8000ebe:	687b      	ldr	r3, [r7, #4]
 8000ec0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000ec2:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8000ec6:	687b      	ldr	r3, [r7, #4]
 8000ec8:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 8000eca:	687b      	ldr	r3, [r7, #4]
 8000ecc:	2205      	movs	r2, #5
 8000ece:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8000ed2:	2301      	movs	r3, #1
 8000ed4:	e012      	b.n	8000efc <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8000ed6:	687b      	ldr	r3, [r7, #4]
 8000ed8:	681b      	ldr	r3, [r3, #0]
 8000eda:	685b      	ldr	r3, [r3, #4]
 8000edc:	f003 0301 	and.w	r3, r3, #1
 8000ee0:	2b00      	cmp	r3, #0
 8000ee2:	d1e5      	bne.n	8000eb0 <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8000ee4:	687b      	ldr	r3, [r7, #4]
 8000ee6:	2200      	movs	r2, #0
 8000ee8:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Return function status */
    return HAL_OK;
 8000eea:	2300      	movs	r3, #0
 8000eec:	e006      	b.n	8000efc <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 8000eee:	687b      	ldr	r3, [r7, #4]
 8000ef0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000ef2:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 8000ef6:	687b      	ldr	r3, [r7, #4]
 8000ef8:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8000efa:	2301      	movs	r3, #1
  }
}
 8000efc:	4618      	mov	r0, r3
 8000efe:	3710      	adds	r7, #16
 8000f00:	46bd      	mov	sp, r7
 8000f02:	bd80      	pop	{r7, pc}

08000f04 <HAL_CAN_AddTxMessage>:
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, const CAN_TxHeaderTypeDef *pHeader,
                                       const uint8_t aData[], uint32_t *pTxMailbox)
{
 8000f04:	b480      	push	{r7}
 8000f06:	b089      	sub	sp, #36	@ 0x24
 8000f08:	af00      	add	r7, sp, #0
 8000f0a:	60f8      	str	r0, [r7, #12]
 8000f0c:	60b9      	str	r1, [r7, #8]
 8000f0e:	607a      	str	r2, [r7, #4]
 8000f10:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 8000f12:	68fb      	ldr	r3, [r7, #12]
 8000f14:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000f18:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 8000f1a:	68fb      	ldr	r3, [r7, #12]
 8000f1c:	681b      	ldr	r3, [r3, #0]
 8000f1e:	689b      	ldr	r3, [r3, #8]
 8000f20:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 8000f22:	7ffb      	ldrb	r3, [r7, #31]
 8000f24:	2b01      	cmp	r3, #1
 8000f26:	d003      	beq.n	8000f30 <HAL_CAN_AddTxMessage+0x2c>
 8000f28:	7ffb      	ldrb	r3, [r7, #31]
 8000f2a:	2b02      	cmp	r3, #2
 8000f2c:	f040 80ad 	bne.w	800108a <HAL_CAN_AddTxMessage+0x186>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8000f30:	69bb      	ldr	r3, [r7, #24]
 8000f32:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8000f36:	2b00      	cmp	r3, #0
 8000f38:	d10a      	bne.n	8000f50 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8000f3a:	69bb      	ldr	r3, [r7, #24]
 8000f3c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8000f40:	2b00      	cmp	r3, #0
 8000f42:	d105      	bne.n	8000f50 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 8000f44:	69bb      	ldr	r3, [r7, #24]
 8000f46:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8000f4a:	2b00      	cmp	r3, #0
 8000f4c:	f000 8095 	beq.w	800107a <HAL_CAN_AddTxMessage+0x176>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 8000f50:	69bb      	ldr	r3, [r7, #24]
 8000f52:	0e1b      	lsrs	r3, r3, #24
 8000f54:	f003 0303 	and.w	r3, r3, #3
 8000f58:	617b      	str	r3, [r7, #20]

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 8000f5a:	2201      	movs	r2, #1
 8000f5c:	697b      	ldr	r3, [r7, #20]
 8000f5e:	409a      	lsls	r2, r3
 8000f60:	683b      	ldr	r3, [r7, #0]
 8000f62:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 8000f64:	68bb      	ldr	r3, [r7, #8]
 8000f66:	689b      	ldr	r3, [r3, #8]
 8000f68:	2b00      	cmp	r3, #0
 8000f6a:	d10d      	bne.n	8000f88 <HAL_CAN_AddTxMessage+0x84>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8000f6c:	68bb      	ldr	r3, [r7, #8]
 8000f6e:	681b      	ldr	r3, [r3, #0]
 8000f70:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 8000f72:	68bb      	ldr	r3, [r7, #8]
 8000f74:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8000f76:	68f9      	ldr	r1, [r7, #12]
 8000f78:	6809      	ldr	r1, [r1, #0]
 8000f7a:	431a      	orrs	r2, r3
 8000f7c:	697b      	ldr	r3, [r7, #20]
 8000f7e:	3318      	adds	r3, #24
 8000f80:	011b      	lsls	r3, r3, #4
 8000f82:	440b      	add	r3, r1
 8000f84:	601a      	str	r2, [r3, #0]
 8000f86:	e00f      	b.n	8000fa8 <HAL_CAN_AddTxMessage+0xa4>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8000f88:	68bb      	ldr	r3, [r7, #8]
 8000f8a:	685b      	ldr	r3, [r3, #4]
 8000f8c:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 8000f8e:	68bb      	ldr	r3, [r7, #8]
 8000f90:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8000f92:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 8000f94:	68bb      	ldr	r3, [r7, #8]
 8000f96:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8000f98:	68f9      	ldr	r1, [r7, #12]
 8000f9a:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 8000f9c:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8000f9e:	697b      	ldr	r3, [r7, #20]
 8000fa0:	3318      	adds	r3, #24
 8000fa2:	011b      	lsls	r3, r3, #4
 8000fa4:	440b      	add	r3, r1
 8000fa6:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 8000fa8:	68fb      	ldr	r3, [r7, #12]
 8000faa:	6819      	ldr	r1, [r3, #0]
 8000fac:	68bb      	ldr	r3, [r7, #8]
 8000fae:	691a      	ldr	r2, [r3, #16]
 8000fb0:	697b      	ldr	r3, [r7, #20]
 8000fb2:	3318      	adds	r3, #24
 8000fb4:	011b      	lsls	r3, r3, #4
 8000fb6:	440b      	add	r3, r1
 8000fb8:	3304      	adds	r3, #4
 8000fba:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 8000fbc:	68bb      	ldr	r3, [r7, #8]
 8000fbe:	7d1b      	ldrb	r3, [r3, #20]
 8000fc0:	2b01      	cmp	r3, #1
 8000fc2:	d111      	bne.n	8000fe8 <HAL_CAN_AddTxMessage+0xe4>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 8000fc4:	68fb      	ldr	r3, [r7, #12]
 8000fc6:	681a      	ldr	r2, [r3, #0]
 8000fc8:	697b      	ldr	r3, [r7, #20]
 8000fca:	3318      	adds	r3, #24
 8000fcc:	011b      	lsls	r3, r3, #4
 8000fce:	4413      	add	r3, r2
 8000fd0:	3304      	adds	r3, #4
 8000fd2:	681b      	ldr	r3, [r3, #0]
 8000fd4:	68fa      	ldr	r2, [r7, #12]
 8000fd6:	6811      	ldr	r1, [r2, #0]
 8000fd8:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8000fdc:	697b      	ldr	r3, [r7, #20]
 8000fde:	3318      	adds	r3, #24
 8000fe0:	011b      	lsls	r3, r3, #4
 8000fe2:	440b      	add	r3, r1
 8000fe4:	3304      	adds	r3, #4
 8000fe6:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 8000fe8:	687b      	ldr	r3, [r7, #4]
 8000fea:	3307      	adds	r3, #7
 8000fec:	781b      	ldrb	r3, [r3, #0]
 8000fee:	061a      	lsls	r2, r3, #24
 8000ff0:	687b      	ldr	r3, [r7, #4]
 8000ff2:	3306      	adds	r3, #6
 8000ff4:	781b      	ldrb	r3, [r3, #0]
 8000ff6:	041b      	lsls	r3, r3, #16
 8000ff8:	431a      	orrs	r2, r3
 8000ffa:	687b      	ldr	r3, [r7, #4]
 8000ffc:	3305      	adds	r3, #5
 8000ffe:	781b      	ldrb	r3, [r3, #0]
 8001000:	021b      	lsls	r3, r3, #8
 8001002:	4313      	orrs	r3, r2
 8001004:	687a      	ldr	r2, [r7, #4]
 8001006:	3204      	adds	r2, #4
 8001008:	7812      	ldrb	r2, [r2, #0]
 800100a:	4610      	mov	r0, r2
 800100c:	68fa      	ldr	r2, [r7, #12]
 800100e:	6811      	ldr	r1, [r2, #0]
 8001010:	ea43 0200 	orr.w	r2, r3, r0
 8001014:	697b      	ldr	r3, [r7, #20]
 8001016:	011b      	lsls	r3, r3, #4
 8001018:	440b      	add	r3, r1
 800101a:	f503 73c6 	add.w	r3, r3, #396	@ 0x18c
 800101e:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 8001020:	687b      	ldr	r3, [r7, #4]
 8001022:	3303      	adds	r3, #3
 8001024:	781b      	ldrb	r3, [r3, #0]
 8001026:	061a      	lsls	r2, r3, #24
 8001028:	687b      	ldr	r3, [r7, #4]
 800102a:	3302      	adds	r3, #2
 800102c:	781b      	ldrb	r3, [r3, #0]
 800102e:	041b      	lsls	r3, r3, #16
 8001030:	431a      	orrs	r2, r3
 8001032:	687b      	ldr	r3, [r7, #4]
 8001034:	3301      	adds	r3, #1
 8001036:	781b      	ldrb	r3, [r3, #0]
 8001038:	021b      	lsls	r3, r3, #8
 800103a:	4313      	orrs	r3, r2
 800103c:	687a      	ldr	r2, [r7, #4]
 800103e:	7812      	ldrb	r2, [r2, #0]
 8001040:	4610      	mov	r0, r2
 8001042:	68fa      	ldr	r2, [r7, #12]
 8001044:	6811      	ldr	r1, [r2, #0]
 8001046:	ea43 0200 	orr.w	r2, r3, r0
 800104a:	697b      	ldr	r3, [r7, #20]
 800104c:	011b      	lsls	r3, r3, #4
 800104e:	440b      	add	r3, r1
 8001050:	f503 73c4 	add.w	r3, r3, #392	@ 0x188
 8001054:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 8001056:	68fb      	ldr	r3, [r7, #12]
 8001058:	681a      	ldr	r2, [r3, #0]
 800105a:	697b      	ldr	r3, [r7, #20]
 800105c:	3318      	adds	r3, #24
 800105e:	011b      	lsls	r3, r3, #4
 8001060:	4413      	add	r3, r2
 8001062:	681b      	ldr	r3, [r3, #0]
 8001064:	68fa      	ldr	r2, [r7, #12]
 8001066:	6811      	ldr	r1, [r2, #0]
 8001068:	f043 0201 	orr.w	r2, r3, #1
 800106c:	697b      	ldr	r3, [r7, #20]
 800106e:	3318      	adds	r3, #24
 8001070:	011b      	lsls	r3, r3, #4
 8001072:	440b      	add	r3, r1
 8001074:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 8001076:	2300      	movs	r3, #0
 8001078:	e00e      	b.n	8001098 <HAL_CAN_AddTxMessage+0x194>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 800107a:	68fb      	ldr	r3, [r7, #12]
 800107c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800107e:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8001082:	68fb      	ldr	r3, [r7, #12]
 8001084:	625a      	str	r2, [r3, #36]	@ 0x24

      return HAL_ERROR;
 8001086:	2301      	movs	r3, #1
 8001088:	e006      	b.n	8001098 <HAL_CAN_AddTxMessage+0x194>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800108a:	68fb      	ldr	r3, [r7, #12]
 800108c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800108e:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8001092:	68fb      	ldr	r3, [r7, #12]
 8001094:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8001096:	2301      	movs	r3, #1
  }
}
 8001098:	4618      	mov	r0, r3
 800109a:	3724      	adds	r7, #36	@ 0x24
 800109c:	46bd      	mov	sp, r7
 800109e:	bc80      	pop	{r7}
 80010a0:	4770      	bx	lr

080010a2 <HAL_CAN_GetRxMessage>:
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo,
                                       CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 80010a2:	b480      	push	{r7}
 80010a4:	b087      	sub	sp, #28
 80010a6:	af00      	add	r7, sp, #0
 80010a8:	60f8      	str	r0, [r7, #12]
 80010aa:	60b9      	str	r1, [r7, #8]
 80010ac:	607a      	str	r2, [r7, #4]
 80010ae:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 80010b0:	68fb      	ldr	r3, [r7, #12]
 80010b2:	f893 3020 	ldrb.w	r3, [r3, #32]
 80010b6:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 80010b8:	7dfb      	ldrb	r3, [r7, #23]
 80010ba:	2b01      	cmp	r3, #1
 80010bc:	d003      	beq.n	80010c6 <HAL_CAN_GetRxMessage+0x24>
 80010be:	7dfb      	ldrb	r3, [r7, #23]
 80010c0:	2b02      	cmp	r3, #2
 80010c2:	f040 8103 	bne.w	80012cc <HAL_CAN_GetRxMessage+0x22a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 80010c6:	68bb      	ldr	r3, [r7, #8]
 80010c8:	2b00      	cmp	r3, #0
 80010ca:	d10e      	bne.n	80010ea <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 80010cc:	68fb      	ldr	r3, [r7, #12]
 80010ce:	681b      	ldr	r3, [r3, #0]
 80010d0:	68db      	ldr	r3, [r3, #12]
 80010d2:	f003 0303 	and.w	r3, r3, #3
 80010d6:	2b00      	cmp	r3, #0
 80010d8:	d116      	bne.n	8001108 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 80010da:	68fb      	ldr	r3, [r7, #12]
 80010dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80010de:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 80010e2:	68fb      	ldr	r3, [r7, #12]
 80010e4:	625a      	str	r2, [r3, #36]	@ 0x24

        return HAL_ERROR;
 80010e6:	2301      	movs	r3, #1
 80010e8:	e0f7      	b.n	80012da <HAL_CAN_GetRxMessage+0x238>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 80010ea:	68fb      	ldr	r3, [r7, #12]
 80010ec:	681b      	ldr	r3, [r3, #0]
 80010ee:	691b      	ldr	r3, [r3, #16]
 80010f0:	f003 0303 	and.w	r3, r3, #3
 80010f4:	2b00      	cmp	r3, #0
 80010f6:	d107      	bne.n	8001108 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 80010f8:	68fb      	ldr	r3, [r7, #12]
 80010fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80010fc:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8001100:	68fb      	ldr	r3, [r7, #12]
 8001102:	625a      	str	r2, [r3, #36]	@ 0x24

        return HAL_ERROR;
 8001104:	2301      	movs	r3, #1
 8001106:	e0e8      	b.n	80012da <HAL_CAN_GetRxMessage+0x238>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 8001108:	68fb      	ldr	r3, [r7, #12]
 800110a:	681a      	ldr	r2, [r3, #0]
 800110c:	68bb      	ldr	r3, [r7, #8]
 800110e:	331b      	adds	r3, #27
 8001110:	011b      	lsls	r3, r3, #4
 8001112:	4413      	add	r3, r2
 8001114:	681b      	ldr	r3, [r3, #0]
 8001116:	f003 0204 	and.w	r2, r3, #4
 800111a:	687b      	ldr	r3, [r7, #4]
 800111c:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 800111e:	687b      	ldr	r3, [r7, #4]
 8001120:	689b      	ldr	r3, [r3, #8]
 8001122:	2b00      	cmp	r3, #0
 8001124:	d10c      	bne.n	8001140 <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 8001126:	68fb      	ldr	r3, [r7, #12]
 8001128:	681a      	ldr	r2, [r3, #0]
 800112a:	68bb      	ldr	r3, [r7, #8]
 800112c:	331b      	adds	r3, #27
 800112e:	011b      	lsls	r3, r3, #4
 8001130:	4413      	add	r3, r2
 8001132:	681b      	ldr	r3, [r3, #0]
 8001134:	0d5b      	lsrs	r3, r3, #21
 8001136:	f3c3 020a 	ubfx	r2, r3, #0, #11
 800113a:	687b      	ldr	r3, [r7, #4]
 800113c:	601a      	str	r2, [r3, #0]
 800113e:	e00b      	b.n	8001158 <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
                        hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 8001140:	68fb      	ldr	r3, [r7, #12]
 8001142:	681a      	ldr	r2, [r3, #0]
 8001144:	68bb      	ldr	r3, [r7, #8]
 8001146:	331b      	adds	r3, #27
 8001148:	011b      	lsls	r3, r3, #4
 800114a:	4413      	add	r3, r2
 800114c:	681b      	ldr	r3, [r3, #0]
 800114e:	08db      	lsrs	r3, r3, #3
 8001150:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
 8001154:	687b      	ldr	r3, [r7, #4]
 8001156:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 8001158:	68fb      	ldr	r3, [r7, #12]
 800115a:	681a      	ldr	r2, [r3, #0]
 800115c:	68bb      	ldr	r3, [r7, #8]
 800115e:	331b      	adds	r3, #27
 8001160:	011b      	lsls	r3, r3, #4
 8001162:	4413      	add	r3, r2
 8001164:	681b      	ldr	r3, [r3, #0]
 8001166:	f003 0202 	and.w	r2, r3, #2
 800116a:	687b      	ldr	r3, [r7, #4]
 800116c:	60da      	str	r2, [r3, #12]
    if (((CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos) >= 8U)
 800116e:	68fb      	ldr	r3, [r7, #12]
 8001170:	681a      	ldr	r2, [r3, #0]
 8001172:	68bb      	ldr	r3, [r7, #8]
 8001174:	331b      	adds	r3, #27
 8001176:	011b      	lsls	r3, r3, #4
 8001178:	4413      	add	r3, r2
 800117a:	3304      	adds	r3, #4
 800117c:	681b      	ldr	r3, [r3, #0]
 800117e:	f003 0308 	and.w	r3, r3, #8
 8001182:	2b00      	cmp	r3, #0
 8001184:	d003      	beq.n	800118e <HAL_CAN_GetRxMessage+0xec>
    {
      /* Truncate DLC to 8 if received field is over range */
      pHeader->DLC = 8U;
 8001186:	687b      	ldr	r3, [r7, #4]
 8001188:	2208      	movs	r2, #8
 800118a:	611a      	str	r2, [r3, #16]
 800118c:	e00b      	b.n	80011a6 <HAL_CAN_GetRxMessage+0x104>
    }
    else
    {
      pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 800118e:	68fb      	ldr	r3, [r7, #12]
 8001190:	681a      	ldr	r2, [r3, #0]
 8001192:	68bb      	ldr	r3, [r7, #8]
 8001194:	331b      	adds	r3, #27
 8001196:	011b      	lsls	r3, r3, #4
 8001198:	4413      	add	r3, r2
 800119a:	3304      	adds	r3, #4
 800119c:	681b      	ldr	r3, [r3, #0]
 800119e:	f003 020f 	and.w	r2, r3, #15
 80011a2:	687b      	ldr	r3, [r7, #4]
 80011a4:	611a      	str	r2, [r3, #16]
    }
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 80011a6:	68fb      	ldr	r3, [r7, #12]
 80011a8:	681a      	ldr	r2, [r3, #0]
 80011aa:	68bb      	ldr	r3, [r7, #8]
 80011ac:	331b      	adds	r3, #27
 80011ae:	011b      	lsls	r3, r3, #4
 80011b0:	4413      	add	r3, r2
 80011b2:	3304      	adds	r3, #4
 80011b4:	681b      	ldr	r3, [r3, #0]
 80011b6:	0a1b      	lsrs	r3, r3, #8
 80011b8:	b2da      	uxtb	r2, r3
 80011ba:	687b      	ldr	r3, [r7, #4]
 80011bc:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 80011be:	68fb      	ldr	r3, [r7, #12]
 80011c0:	681a      	ldr	r2, [r3, #0]
 80011c2:	68bb      	ldr	r3, [r7, #8]
 80011c4:	331b      	adds	r3, #27
 80011c6:	011b      	lsls	r3, r3, #4
 80011c8:	4413      	add	r3, r2
 80011ca:	3304      	adds	r3, #4
 80011cc:	681b      	ldr	r3, [r3, #0]
 80011ce:	0c1b      	lsrs	r3, r3, #16
 80011d0:	b29a      	uxth	r2, r3
 80011d2:	687b      	ldr	r3, [r7, #4]
 80011d4:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 80011d6:	68fb      	ldr	r3, [r7, #12]
 80011d8:	681a      	ldr	r2, [r3, #0]
 80011da:	68bb      	ldr	r3, [r7, #8]
 80011dc:	011b      	lsls	r3, r3, #4
 80011de:	4413      	add	r3, r2
 80011e0:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 80011e4:	681b      	ldr	r3, [r3, #0]
 80011e6:	b2da      	uxtb	r2, r3
 80011e8:	683b      	ldr	r3, [r7, #0]
 80011ea:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 80011ec:	68fb      	ldr	r3, [r7, #12]
 80011ee:	681a      	ldr	r2, [r3, #0]
 80011f0:	68bb      	ldr	r3, [r7, #8]
 80011f2:	011b      	lsls	r3, r3, #4
 80011f4:	4413      	add	r3, r2
 80011f6:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 80011fa:	681b      	ldr	r3, [r3, #0]
 80011fc:	0a1a      	lsrs	r2, r3, #8
 80011fe:	683b      	ldr	r3, [r7, #0]
 8001200:	3301      	adds	r3, #1
 8001202:	b2d2      	uxtb	r2, r2
 8001204:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 8001206:	68fb      	ldr	r3, [r7, #12]
 8001208:	681a      	ldr	r2, [r3, #0]
 800120a:	68bb      	ldr	r3, [r7, #8]
 800120c:	011b      	lsls	r3, r3, #4
 800120e:	4413      	add	r3, r2
 8001210:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8001214:	681b      	ldr	r3, [r3, #0]
 8001216:	0c1a      	lsrs	r2, r3, #16
 8001218:	683b      	ldr	r3, [r7, #0]
 800121a:	3302      	adds	r3, #2
 800121c:	b2d2      	uxtb	r2, r2
 800121e:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 8001220:	68fb      	ldr	r3, [r7, #12]
 8001222:	681a      	ldr	r2, [r3, #0]
 8001224:	68bb      	ldr	r3, [r7, #8]
 8001226:	011b      	lsls	r3, r3, #4
 8001228:	4413      	add	r3, r2
 800122a:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 800122e:	681b      	ldr	r3, [r3, #0]
 8001230:	0e1a      	lsrs	r2, r3, #24
 8001232:	683b      	ldr	r3, [r7, #0]
 8001234:	3303      	adds	r3, #3
 8001236:	b2d2      	uxtb	r2, r2
 8001238:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 800123a:	68fb      	ldr	r3, [r7, #12]
 800123c:	681a      	ldr	r2, [r3, #0]
 800123e:	68bb      	ldr	r3, [r7, #8]
 8001240:	011b      	lsls	r3, r3, #4
 8001242:	4413      	add	r3, r2
 8001244:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8001248:	681a      	ldr	r2, [r3, #0]
 800124a:	683b      	ldr	r3, [r7, #0]
 800124c:	3304      	adds	r3, #4
 800124e:	b2d2      	uxtb	r2, r2
 8001250:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 8001252:	68fb      	ldr	r3, [r7, #12]
 8001254:	681a      	ldr	r2, [r3, #0]
 8001256:	68bb      	ldr	r3, [r7, #8]
 8001258:	011b      	lsls	r3, r3, #4
 800125a:	4413      	add	r3, r2
 800125c:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8001260:	681b      	ldr	r3, [r3, #0]
 8001262:	0a1a      	lsrs	r2, r3, #8
 8001264:	683b      	ldr	r3, [r7, #0]
 8001266:	3305      	adds	r3, #5
 8001268:	b2d2      	uxtb	r2, r2
 800126a:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 800126c:	68fb      	ldr	r3, [r7, #12]
 800126e:	681a      	ldr	r2, [r3, #0]
 8001270:	68bb      	ldr	r3, [r7, #8]
 8001272:	011b      	lsls	r3, r3, #4
 8001274:	4413      	add	r3, r2
 8001276:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 800127a:	681b      	ldr	r3, [r3, #0]
 800127c:	0c1a      	lsrs	r2, r3, #16
 800127e:	683b      	ldr	r3, [r7, #0]
 8001280:	3306      	adds	r3, #6
 8001282:	b2d2      	uxtb	r2, r2
 8001284:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 8001286:	68fb      	ldr	r3, [r7, #12]
 8001288:	681a      	ldr	r2, [r3, #0]
 800128a:	68bb      	ldr	r3, [r7, #8]
 800128c:	011b      	lsls	r3, r3, #4
 800128e:	4413      	add	r3, r2
 8001290:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8001294:	681b      	ldr	r3, [r3, #0]
 8001296:	0e1a      	lsrs	r2, r3, #24
 8001298:	683b      	ldr	r3, [r7, #0]
 800129a:	3307      	adds	r3, #7
 800129c:	b2d2      	uxtb	r2, r2
 800129e:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 80012a0:	68bb      	ldr	r3, [r7, #8]
 80012a2:	2b00      	cmp	r3, #0
 80012a4:	d108      	bne.n	80012b8 <HAL_CAN_GetRxMessage+0x216>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 80012a6:	68fb      	ldr	r3, [r7, #12]
 80012a8:	681b      	ldr	r3, [r3, #0]
 80012aa:	68da      	ldr	r2, [r3, #12]
 80012ac:	68fb      	ldr	r3, [r7, #12]
 80012ae:	681b      	ldr	r3, [r3, #0]
 80012b0:	f042 0220 	orr.w	r2, r2, #32
 80012b4:	60da      	str	r2, [r3, #12]
 80012b6:	e007      	b.n	80012c8 <HAL_CAN_GetRxMessage+0x226>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 80012b8:	68fb      	ldr	r3, [r7, #12]
 80012ba:	681b      	ldr	r3, [r3, #0]
 80012bc:	691a      	ldr	r2, [r3, #16]
 80012be:	68fb      	ldr	r3, [r7, #12]
 80012c0:	681b      	ldr	r3, [r3, #0]
 80012c2:	f042 0220 	orr.w	r2, r2, #32
 80012c6:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 80012c8:	2300      	movs	r3, #0
 80012ca:	e006      	b.n	80012da <HAL_CAN_GetRxMessage+0x238>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80012cc:	68fb      	ldr	r3, [r7, #12]
 80012ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80012d0:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 80012d4:	68fb      	ldr	r3, [r7, #12]
 80012d6:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 80012d8:	2301      	movs	r3, #1
  }
}
 80012da:	4618      	mov	r0, r3
 80012dc:	371c      	adds	r7, #28
 80012de:	46bd      	mov	sp, r7
 80012e0:	bc80      	pop	{r7}
 80012e2:	4770      	bx	lr

080012e4 <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 80012e4:	b480      	push	{r7}
 80012e6:	b085      	sub	sp, #20
 80012e8:	af00      	add	r7, sp, #0
 80012ea:	6078      	str	r0, [r7, #4]
 80012ec:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 80012ee:	687b      	ldr	r3, [r7, #4]
 80012f0:	f893 3020 	ldrb.w	r3, [r3, #32]
 80012f4:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 80012f6:	7bfb      	ldrb	r3, [r7, #15]
 80012f8:	2b01      	cmp	r3, #1
 80012fa:	d002      	beq.n	8001302 <HAL_CAN_ActivateNotification+0x1e>
 80012fc:	7bfb      	ldrb	r3, [r7, #15]
 80012fe:	2b02      	cmp	r3, #2
 8001300:	d109      	bne.n	8001316 <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 8001302:	687b      	ldr	r3, [r7, #4]
 8001304:	681b      	ldr	r3, [r3, #0]
 8001306:	6959      	ldr	r1, [r3, #20]
 8001308:	687b      	ldr	r3, [r7, #4]
 800130a:	681b      	ldr	r3, [r3, #0]
 800130c:	683a      	ldr	r2, [r7, #0]
 800130e:	430a      	orrs	r2, r1
 8001310:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 8001312:	2300      	movs	r3, #0
 8001314:	e006      	b.n	8001324 <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8001316:	687b      	ldr	r3, [r7, #4]
 8001318:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800131a:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 800131e:	687b      	ldr	r3, [r7, #4]
 8001320:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8001322:	2301      	movs	r3, #1
  }
}
 8001324:	4618      	mov	r0, r3
 8001326:	3714      	adds	r7, #20
 8001328:	46bd      	mov	sp, r7
 800132a:	bc80      	pop	{r7}
 800132c:	4770      	bx	lr

0800132e <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 800132e:	b580      	push	{r7, lr}
 8001330:	b08a      	sub	sp, #40	@ 0x28
 8001332:	af00      	add	r7, sp, #0
 8001334:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 8001336:	2300      	movs	r3, #0
 8001338:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 800133a:	687b      	ldr	r3, [r7, #4]
 800133c:	681b      	ldr	r3, [r3, #0]
 800133e:	695b      	ldr	r3, [r3, #20]
 8001340:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 8001342:	687b      	ldr	r3, [r7, #4]
 8001344:	681b      	ldr	r3, [r3, #0]
 8001346:	685b      	ldr	r3, [r3, #4]
 8001348:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 800134a:	687b      	ldr	r3, [r7, #4]
 800134c:	681b      	ldr	r3, [r3, #0]
 800134e:	689b      	ldr	r3, [r3, #8]
 8001350:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 8001352:	687b      	ldr	r3, [r7, #4]
 8001354:	681b      	ldr	r3, [r3, #0]
 8001356:	68db      	ldr	r3, [r3, #12]
 8001358:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 800135a:	687b      	ldr	r3, [r7, #4]
 800135c:	681b      	ldr	r3, [r3, #0]
 800135e:	691b      	ldr	r3, [r3, #16]
 8001360:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 8001362:	687b      	ldr	r3, [r7, #4]
 8001364:	681b      	ldr	r3, [r3, #0]
 8001366:	699b      	ldr	r3, [r3, #24]
 8001368:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 800136a:	6a3b      	ldr	r3, [r7, #32]
 800136c:	f003 0301 	and.w	r3, r3, #1
 8001370:	2b00      	cmp	r3, #0
 8001372:	d07c      	beq.n	800146e <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 8001374:	69bb      	ldr	r3, [r7, #24]
 8001376:	f003 0301 	and.w	r3, r3, #1
 800137a:	2b00      	cmp	r3, #0
 800137c:	d023      	beq.n	80013c6 <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 800137e:	687b      	ldr	r3, [r7, #4]
 8001380:	681b      	ldr	r3, [r3, #0]
 8001382:	2201      	movs	r2, #1
 8001384:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 8001386:	69bb      	ldr	r3, [r7, #24]
 8001388:	f003 0302 	and.w	r3, r3, #2
 800138c:	2b00      	cmp	r3, #0
 800138e:	d003      	beq.n	8001398 <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 8001390:	6878      	ldr	r0, [r7, #4]
 8001392:	f000 f983 	bl	800169c <HAL_CAN_TxMailbox0CompleteCallback>
 8001396:	e016      	b.n	80013c6 <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 8001398:	69bb      	ldr	r3, [r7, #24]
 800139a:	f003 0304 	and.w	r3, r3, #4
 800139e:	2b00      	cmp	r3, #0
 80013a0:	d004      	beq.n	80013ac <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 80013a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80013a4:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80013a8:	627b      	str	r3, [r7, #36]	@ 0x24
 80013aa:	e00c      	b.n	80013c6 <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 80013ac:	69bb      	ldr	r3, [r7, #24]
 80013ae:	f003 0308 	and.w	r3, r3, #8
 80013b2:	2b00      	cmp	r3, #0
 80013b4:	d004      	beq.n	80013c0 <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 80013b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80013b8:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80013bc:	627b      	str	r3, [r7, #36]	@ 0x24
 80013be:	e002      	b.n	80013c6 <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 80013c0:	6878      	ldr	r0, [r7, #4]
 80013c2:	f000 f986 	bl	80016d2 <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 80013c6:	69bb      	ldr	r3, [r7, #24]
 80013c8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80013cc:	2b00      	cmp	r3, #0
 80013ce:	d024      	beq.n	800141a <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 80013d0:	687b      	ldr	r3, [r7, #4]
 80013d2:	681b      	ldr	r3, [r3, #0]
 80013d4:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80013d8:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 80013da:	69bb      	ldr	r3, [r7, #24]
 80013dc:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80013e0:	2b00      	cmp	r3, #0
 80013e2:	d003      	beq.n	80013ec <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 80013e4:	6878      	ldr	r0, [r7, #4]
 80013e6:	f000 f962 	bl	80016ae <HAL_CAN_TxMailbox1CompleteCallback>
 80013ea:	e016      	b.n	800141a <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 80013ec:	69bb      	ldr	r3, [r7, #24]
 80013ee:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80013f2:	2b00      	cmp	r3, #0
 80013f4:	d004      	beq.n	8001400 <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 80013f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80013f8:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80013fc:	627b      	str	r3, [r7, #36]	@ 0x24
 80013fe:	e00c      	b.n	800141a <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 8001400:	69bb      	ldr	r3, [r7, #24]
 8001402:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001406:	2b00      	cmp	r3, #0
 8001408:	d004      	beq.n	8001414 <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 800140a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800140c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001410:	627b      	str	r3, [r7, #36]	@ 0x24
 8001412:	e002      	b.n	800141a <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 8001414:	6878      	ldr	r0, [r7, #4]
 8001416:	f000 f965 	bl	80016e4 <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 800141a:	69bb      	ldr	r3, [r7, #24]
 800141c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001420:	2b00      	cmp	r3, #0
 8001422:	d024      	beq.n	800146e <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 8001424:	687b      	ldr	r3, [r7, #4]
 8001426:	681b      	ldr	r3, [r3, #0]
 8001428:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 800142c:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 800142e:	69bb      	ldr	r3, [r7, #24]
 8001430:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001434:	2b00      	cmp	r3, #0
 8001436:	d003      	beq.n	8001440 <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 8001438:	6878      	ldr	r0, [r7, #4]
 800143a:	f000 f941 	bl	80016c0 <HAL_CAN_TxMailbox2CompleteCallback>
 800143e:	e016      	b.n	800146e <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 8001440:	69bb      	ldr	r3, [r7, #24]
 8001442:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001446:	2b00      	cmp	r3, #0
 8001448:	d004      	beq.n	8001454 <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 800144a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800144c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001450:	627b      	str	r3, [r7, #36]	@ 0x24
 8001452:	e00c      	b.n	800146e <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 8001454:	69bb      	ldr	r3, [r7, #24]
 8001456:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800145a:	2b00      	cmp	r3, #0
 800145c:	d004      	beq.n	8001468 <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 800145e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001460:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001464:	627b      	str	r3, [r7, #36]	@ 0x24
 8001466:	e002      	b.n	800146e <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 8001468:	6878      	ldr	r0, [r7, #4]
 800146a:	f000 f944 	bl	80016f6 <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 800146e:	6a3b      	ldr	r3, [r7, #32]
 8001470:	f003 0308 	and.w	r3, r3, #8
 8001474:	2b00      	cmp	r3, #0
 8001476:	d00c      	beq.n	8001492 <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 8001478:	697b      	ldr	r3, [r7, #20]
 800147a:	f003 0310 	and.w	r3, r3, #16
 800147e:	2b00      	cmp	r3, #0
 8001480:	d007      	beq.n	8001492 <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 8001482:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001484:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001488:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 800148a:	687b      	ldr	r3, [r7, #4]
 800148c:	681b      	ldr	r3, [r3, #0]
 800148e:	2210      	movs	r2, #16
 8001490:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 8001492:	6a3b      	ldr	r3, [r7, #32]
 8001494:	f003 0304 	and.w	r3, r3, #4
 8001498:	2b00      	cmp	r3, #0
 800149a:	d00b      	beq.n	80014b4 <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 800149c:	697b      	ldr	r3, [r7, #20]
 800149e:	f003 0308 	and.w	r3, r3, #8
 80014a2:	2b00      	cmp	r3, #0
 80014a4:	d006      	beq.n	80014b4 <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 80014a6:	687b      	ldr	r3, [r7, #4]
 80014a8:	681b      	ldr	r3, [r3, #0]
 80014aa:	2208      	movs	r2, #8
 80014ac:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 80014ae:	6878      	ldr	r0, [r7, #4]
 80014b0:	f000 f933 	bl	800171a <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 80014b4:	6a3b      	ldr	r3, [r7, #32]
 80014b6:	f003 0302 	and.w	r3, r3, #2
 80014ba:	2b00      	cmp	r3, #0
 80014bc:	d009      	beq.n	80014d2 <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 80014be:	687b      	ldr	r3, [r7, #4]
 80014c0:	681b      	ldr	r3, [r3, #0]
 80014c2:	68db      	ldr	r3, [r3, #12]
 80014c4:	f003 0303 	and.w	r3, r3, #3
 80014c8:	2b00      	cmp	r3, #0
 80014ca:	d002      	beq.n	80014d2 <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 80014cc:	6878      	ldr	r0, [r7, #4]
 80014ce:	f000 f91b 	bl	8001708 <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 80014d2:	6a3b      	ldr	r3, [r7, #32]
 80014d4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80014d8:	2b00      	cmp	r3, #0
 80014da:	d00c      	beq.n	80014f6 <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 80014dc:	693b      	ldr	r3, [r7, #16]
 80014de:	f003 0310 	and.w	r3, r3, #16
 80014e2:	2b00      	cmp	r3, #0
 80014e4:	d007      	beq.n	80014f6 <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 80014e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80014e8:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80014ec:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 80014ee:	687b      	ldr	r3, [r7, #4]
 80014f0:	681b      	ldr	r3, [r3, #0]
 80014f2:	2210      	movs	r2, #16
 80014f4:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 80014f6:	6a3b      	ldr	r3, [r7, #32]
 80014f8:	f003 0320 	and.w	r3, r3, #32
 80014fc:	2b00      	cmp	r3, #0
 80014fe:	d00b      	beq.n	8001518 <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 8001500:	693b      	ldr	r3, [r7, #16]
 8001502:	f003 0308 	and.w	r3, r3, #8
 8001506:	2b00      	cmp	r3, #0
 8001508:	d006      	beq.n	8001518 <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 800150a:	687b      	ldr	r3, [r7, #4]
 800150c:	681b      	ldr	r3, [r3, #0]
 800150e:	2208      	movs	r2, #8
 8001510:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 8001512:	6878      	ldr	r0, [r7, #4]
 8001514:	f000 f90a 	bl	800172c <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 8001518:	6a3b      	ldr	r3, [r7, #32]
 800151a:	f003 0310 	and.w	r3, r3, #16
 800151e:	2b00      	cmp	r3, #0
 8001520:	d009      	beq.n	8001536 <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 8001522:	687b      	ldr	r3, [r7, #4]
 8001524:	681b      	ldr	r3, [r3, #0]
 8001526:	691b      	ldr	r3, [r3, #16]
 8001528:	f003 0303 	and.w	r3, r3, #3
 800152c:	2b00      	cmp	r3, #0
 800152e:	d002      	beq.n	8001536 <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 8001530:	6878      	ldr	r0, [r7, #4]
 8001532:	f7fe ffed 	bl	8000510 <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 8001536:	6a3b      	ldr	r3, [r7, #32]
 8001538:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800153c:	2b00      	cmp	r3, #0
 800153e:	d00b      	beq.n	8001558 <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 8001540:	69fb      	ldr	r3, [r7, #28]
 8001542:	f003 0310 	and.w	r3, r3, #16
 8001546:	2b00      	cmp	r3, #0
 8001548:	d006      	beq.n	8001558 <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 800154a:	687b      	ldr	r3, [r7, #4]
 800154c:	681b      	ldr	r3, [r3, #0]
 800154e:	2210      	movs	r2, #16
 8001550:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 8001552:	6878      	ldr	r0, [r7, #4]
 8001554:	f000 f8f3 	bl	800173e <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 8001558:	6a3b      	ldr	r3, [r7, #32]
 800155a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800155e:	2b00      	cmp	r3, #0
 8001560:	d00b      	beq.n	800157a <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 8001562:	69fb      	ldr	r3, [r7, #28]
 8001564:	f003 0308 	and.w	r3, r3, #8
 8001568:	2b00      	cmp	r3, #0
 800156a:	d006      	beq.n	800157a <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 800156c:	687b      	ldr	r3, [r7, #4]
 800156e:	681b      	ldr	r3, [r3, #0]
 8001570:	2208      	movs	r2, #8
 8001572:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 8001574:	6878      	ldr	r0, [r7, #4]
 8001576:	f000 f8eb 	bl	8001750 <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 800157a:	6a3b      	ldr	r3, [r7, #32]
 800157c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001580:	2b00      	cmp	r3, #0
 8001582:	d07b      	beq.n	800167c <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 8001584:	69fb      	ldr	r3, [r7, #28]
 8001586:	f003 0304 	and.w	r3, r3, #4
 800158a:	2b00      	cmp	r3, #0
 800158c:	d072      	beq.n	8001674 <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 800158e:	6a3b      	ldr	r3, [r7, #32]
 8001590:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001594:	2b00      	cmp	r3, #0
 8001596:	d008      	beq.n	80015aa <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 8001598:	68fb      	ldr	r3, [r7, #12]
 800159a:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 800159e:	2b00      	cmp	r3, #0
 80015a0:	d003      	beq.n	80015aa <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 80015a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80015a4:	f043 0301 	orr.w	r3, r3, #1
 80015a8:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 80015aa:	6a3b      	ldr	r3, [r7, #32]
 80015ac:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80015b0:	2b00      	cmp	r3, #0
 80015b2:	d008      	beq.n	80015c6 <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 80015b4:	68fb      	ldr	r3, [r7, #12]
 80015b6:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 80015ba:	2b00      	cmp	r3, #0
 80015bc:	d003      	beq.n	80015c6 <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 80015be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80015c0:	f043 0302 	orr.w	r3, r3, #2
 80015c4:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 80015c6:	6a3b      	ldr	r3, [r7, #32]
 80015c8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80015cc:	2b00      	cmp	r3, #0
 80015ce:	d008      	beq.n	80015e2 <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 80015d0:	68fb      	ldr	r3, [r7, #12]
 80015d2:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 80015d6:	2b00      	cmp	r3, #0
 80015d8:	d003      	beq.n	80015e2 <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 80015da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80015dc:	f043 0304 	orr.w	r3, r3, #4
 80015e0:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 80015e2:	6a3b      	ldr	r3, [r7, #32]
 80015e4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80015e8:	2b00      	cmp	r3, #0
 80015ea:	d043      	beq.n	8001674 <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 80015ec:	68fb      	ldr	r3, [r7, #12]
 80015ee:	f003 0370 	and.w	r3, r3, #112	@ 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 80015f2:	2b00      	cmp	r3, #0
 80015f4:	d03e      	beq.n	8001674 <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 80015f6:	68fb      	ldr	r3, [r7, #12]
 80015f8:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80015fc:	2b60      	cmp	r3, #96	@ 0x60
 80015fe:	d02b      	beq.n	8001658 <HAL_CAN_IRQHandler+0x32a>
 8001600:	2b60      	cmp	r3, #96	@ 0x60
 8001602:	d82e      	bhi.n	8001662 <HAL_CAN_IRQHandler+0x334>
 8001604:	2b50      	cmp	r3, #80	@ 0x50
 8001606:	d022      	beq.n	800164e <HAL_CAN_IRQHandler+0x320>
 8001608:	2b50      	cmp	r3, #80	@ 0x50
 800160a:	d82a      	bhi.n	8001662 <HAL_CAN_IRQHandler+0x334>
 800160c:	2b40      	cmp	r3, #64	@ 0x40
 800160e:	d019      	beq.n	8001644 <HAL_CAN_IRQHandler+0x316>
 8001610:	2b40      	cmp	r3, #64	@ 0x40
 8001612:	d826      	bhi.n	8001662 <HAL_CAN_IRQHandler+0x334>
 8001614:	2b30      	cmp	r3, #48	@ 0x30
 8001616:	d010      	beq.n	800163a <HAL_CAN_IRQHandler+0x30c>
 8001618:	2b30      	cmp	r3, #48	@ 0x30
 800161a:	d822      	bhi.n	8001662 <HAL_CAN_IRQHandler+0x334>
 800161c:	2b10      	cmp	r3, #16
 800161e:	d002      	beq.n	8001626 <HAL_CAN_IRQHandler+0x2f8>
 8001620:	2b20      	cmp	r3, #32
 8001622:	d005      	beq.n	8001630 <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 8001624:	e01d      	b.n	8001662 <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 8001626:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001628:	f043 0308 	orr.w	r3, r3, #8
 800162c:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 800162e:	e019      	b.n	8001664 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 8001630:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001632:	f043 0310 	orr.w	r3, r3, #16
 8001636:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8001638:	e014      	b.n	8001664 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 800163a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800163c:	f043 0320 	orr.w	r3, r3, #32
 8001640:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8001642:	e00f      	b.n	8001664 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 8001644:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001646:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800164a:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 800164c:	e00a      	b.n	8001664 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 800164e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001650:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001654:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8001656:	e005      	b.n	8001664 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 8001658:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800165a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800165e:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8001660:	e000      	b.n	8001664 <HAL_CAN_IRQHandler+0x336>
            break;
 8001662:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 8001664:	687b      	ldr	r3, [r7, #4]
 8001666:	681b      	ldr	r3, [r3, #0]
 8001668:	699a      	ldr	r2, [r3, #24]
 800166a:	687b      	ldr	r3, [r7, #4]
 800166c:	681b      	ldr	r3, [r3, #0]
 800166e:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 8001672:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	681b      	ldr	r3, [r3, #0]
 8001678:	2204      	movs	r2, #4
 800167a:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 800167c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800167e:	2b00      	cmp	r3, #0
 8001680:	d008      	beq.n	8001694 <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 8001682:	687b      	ldr	r3, [r7, #4]
 8001684:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001686:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001688:	431a      	orrs	r2, r3
 800168a:	687b      	ldr	r3, [r7, #4]
 800168c:	625a      	str	r2, [r3, #36]	@ 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 800168e:	6878      	ldr	r0, [r7, #4]
 8001690:	f000 f867 	bl	8001762 <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 8001694:	bf00      	nop
 8001696:	3728      	adds	r7, #40	@ 0x28
 8001698:	46bd      	mov	sp, r7
 800169a:	bd80      	pop	{r7, pc}

0800169c <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 800169c:	b480      	push	{r7}
 800169e:	b083      	sub	sp, #12
 80016a0:	af00      	add	r7, sp, #0
 80016a2:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 80016a4:	bf00      	nop
 80016a6:	370c      	adds	r7, #12
 80016a8:	46bd      	mov	sp, r7
 80016aa:	bc80      	pop	{r7}
 80016ac:	4770      	bx	lr

080016ae <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 80016ae:	b480      	push	{r7}
 80016b0:	b083      	sub	sp, #12
 80016b2:	af00      	add	r7, sp, #0
 80016b4:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 80016b6:	bf00      	nop
 80016b8:	370c      	adds	r7, #12
 80016ba:	46bd      	mov	sp, r7
 80016bc:	bc80      	pop	{r7}
 80016be:	4770      	bx	lr

080016c0 <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 80016c0:	b480      	push	{r7}
 80016c2:	b083      	sub	sp, #12
 80016c4:	af00      	add	r7, sp, #0
 80016c6:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 80016c8:	bf00      	nop
 80016ca:	370c      	adds	r7, #12
 80016cc:	46bd      	mov	sp, r7
 80016ce:	bc80      	pop	{r7}
 80016d0:	4770      	bx	lr

080016d2 <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 80016d2:	b480      	push	{r7}
 80016d4:	b083      	sub	sp, #12
 80016d6:	af00      	add	r7, sp, #0
 80016d8:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 80016da:	bf00      	nop
 80016dc:	370c      	adds	r7, #12
 80016de:	46bd      	mov	sp, r7
 80016e0:	bc80      	pop	{r7}
 80016e2:	4770      	bx	lr

080016e4 <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 80016e4:	b480      	push	{r7}
 80016e6:	b083      	sub	sp, #12
 80016e8:	af00      	add	r7, sp, #0
 80016ea:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 80016ec:	bf00      	nop
 80016ee:	370c      	adds	r7, #12
 80016f0:	46bd      	mov	sp, r7
 80016f2:	bc80      	pop	{r7}
 80016f4:	4770      	bx	lr

080016f6 <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 80016f6:	b480      	push	{r7}
 80016f8:	b083      	sub	sp, #12
 80016fa:	af00      	add	r7, sp, #0
 80016fc:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 80016fe:	bf00      	nop
 8001700:	370c      	adds	r7, #12
 8001702:	46bd      	mov	sp, r7
 8001704:	bc80      	pop	{r7}
 8001706:	4770      	bx	lr

08001708 <HAL_CAN_RxFifo0MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8001708:	b480      	push	{r7}
 800170a:	b083      	sub	sp, #12
 800170c:	af00      	add	r7, sp, #0
 800170e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0MsgPendingCallback could be implemented in the
            user file
   */
}
 8001710:	bf00      	nop
 8001712:	370c      	adds	r7, #12
 8001714:	46bd      	mov	sp, r7
 8001716:	bc80      	pop	{r7}
 8001718:	4770      	bx	lr

0800171a <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 800171a:	b480      	push	{r7}
 800171c:	b083      	sub	sp, #12
 800171e:	af00      	add	r7, sp, #0
 8001720:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 8001722:	bf00      	nop
 8001724:	370c      	adds	r7, #12
 8001726:	46bd      	mov	sp, r7
 8001728:	bc80      	pop	{r7}
 800172a:	4770      	bx	lr

0800172c <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 800172c:	b480      	push	{r7}
 800172e:	b083      	sub	sp, #12
 8001730:	af00      	add	r7, sp, #0
 8001732:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 8001734:	bf00      	nop
 8001736:	370c      	adds	r7, #12
 8001738:	46bd      	mov	sp, r7
 800173a:	bc80      	pop	{r7}
 800173c:	4770      	bx	lr

0800173e <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 800173e:	b480      	push	{r7}
 8001740:	b083      	sub	sp, #12
 8001742:	af00      	add	r7, sp, #0
 8001744:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 8001746:	bf00      	nop
 8001748:	370c      	adds	r7, #12
 800174a:	46bd      	mov	sp, r7
 800174c:	bc80      	pop	{r7}
 800174e:	4770      	bx	lr

08001750 <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 8001750:	b480      	push	{r7}
 8001752:	b083      	sub	sp, #12
 8001754:	af00      	add	r7, sp, #0
 8001756:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 8001758:	bf00      	nop
 800175a:	370c      	adds	r7, #12
 800175c:	46bd      	mov	sp, r7
 800175e:	bc80      	pop	{r7}
 8001760:	4770      	bx	lr

08001762 <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 8001762:	b480      	push	{r7}
 8001764:	b083      	sub	sp, #12
 8001766:	af00      	add	r7, sp, #0
 8001768:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 800176a:	bf00      	nop
 800176c:	370c      	adds	r7, #12
 800176e:	46bd      	mov	sp, r7
 8001770:	bc80      	pop	{r7}
 8001772:	4770      	bx	lr

08001774 <HAL_CAN_GetError>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval CAN Error Code
  */
uint32_t HAL_CAN_GetError(const CAN_HandleTypeDef *hcan)
{
 8001774:	b480      	push	{r7}
 8001776:	b083      	sub	sp, #12
 8001778:	af00      	add	r7, sp, #0
 800177a:	6078      	str	r0, [r7, #4]
  /* Return CAN error code */
  return hcan->ErrorCode;
 800177c:	687b      	ldr	r3, [r7, #4]
 800177e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
}
 8001780:	4618      	mov	r0, r3
 8001782:	370c      	adds	r7, #12
 8001784:	46bd      	mov	sp, r7
 8001786:	bc80      	pop	{r7}
 8001788:	4770      	bx	lr
	...

0800178c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800178c:	b480      	push	{r7}
 800178e:	b085      	sub	sp, #20
 8001790:	af00      	add	r7, sp, #0
 8001792:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001794:	687b      	ldr	r3, [r7, #4]
 8001796:	f003 0307 	and.w	r3, r3, #7
 800179a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800179c:	4b0c      	ldr	r3, [pc, #48]	@ (80017d0 <__NVIC_SetPriorityGrouping+0x44>)
 800179e:	68db      	ldr	r3, [r3, #12]
 80017a0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80017a2:	68ba      	ldr	r2, [r7, #8]
 80017a4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80017a8:	4013      	ands	r3, r2
 80017aa:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80017ac:	68fb      	ldr	r3, [r7, #12]
 80017ae:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80017b0:	68bb      	ldr	r3, [r7, #8]
 80017b2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80017b4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80017b8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80017bc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80017be:	4a04      	ldr	r2, [pc, #16]	@ (80017d0 <__NVIC_SetPriorityGrouping+0x44>)
 80017c0:	68bb      	ldr	r3, [r7, #8]
 80017c2:	60d3      	str	r3, [r2, #12]
}
 80017c4:	bf00      	nop
 80017c6:	3714      	adds	r7, #20
 80017c8:	46bd      	mov	sp, r7
 80017ca:	bc80      	pop	{r7}
 80017cc:	4770      	bx	lr
 80017ce:	bf00      	nop
 80017d0:	e000ed00 	.word	0xe000ed00

080017d4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80017d4:	b480      	push	{r7}
 80017d6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80017d8:	4b04      	ldr	r3, [pc, #16]	@ (80017ec <__NVIC_GetPriorityGrouping+0x18>)
 80017da:	68db      	ldr	r3, [r3, #12]
 80017dc:	0a1b      	lsrs	r3, r3, #8
 80017de:	f003 0307 	and.w	r3, r3, #7
}
 80017e2:	4618      	mov	r0, r3
 80017e4:	46bd      	mov	sp, r7
 80017e6:	bc80      	pop	{r7}
 80017e8:	4770      	bx	lr
 80017ea:	bf00      	nop
 80017ec:	e000ed00 	.word	0xe000ed00

080017f0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80017f0:	b480      	push	{r7}
 80017f2:	b083      	sub	sp, #12
 80017f4:	af00      	add	r7, sp, #0
 80017f6:	4603      	mov	r3, r0
 80017f8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80017fa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017fe:	2b00      	cmp	r3, #0
 8001800:	db0b      	blt.n	800181a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001802:	79fb      	ldrb	r3, [r7, #7]
 8001804:	f003 021f 	and.w	r2, r3, #31
 8001808:	4906      	ldr	r1, [pc, #24]	@ (8001824 <__NVIC_EnableIRQ+0x34>)
 800180a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800180e:	095b      	lsrs	r3, r3, #5
 8001810:	2001      	movs	r0, #1
 8001812:	fa00 f202 	lsl.w	r2, r0, r2
 8001816:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800181a:	bf00      	nop
 800181c:	370c      	adds	r7, #12
 800181e:	46bd      	mov	sp, r7
 8001820:	bc80      	pop	{r7}
 8001822:	4770      	bx	lr
 8001824:	e000e100 	.word	0xe000e100

08001828 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001828:	b480      	push	{r7}
 800182a:	b083      	sub	sp, #12
 800182c:	af00      	add	r7, sp, #0
 800182e:	4603      	mov	r3, r0
 8001830:	6039      	str	r1, [r7, #0]
 8001832:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001834:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001838:	2b00      	cmp	r3, #0
 800183a:	db0a      	blt.n	8001852 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800183c:	683b      	ldr	r3, [r7, #0]
 800183e:	b2da      	uxtb	r2, r3
 8001840:	490c      	ldr	r1, [pc, #48]	@ (8001874 <__NVIC_SetPriority+0x4c>)
 8001842:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001846:	0112      	lsls	r2, r2, #4
 8001848:	b2d2      	uxtb	r2, r2
 800184a:	440b      	add	r3, r1
 800184c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001850:	e00a      	b.n	8001868 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001852:	683b      	ldr	r3, [r7, #0]
 8001854:	b2da      	uxtb	r2, r3
 8001856:	4908      	ldr	r1, [pc, #32]	@ (8001878 <__NVIC_SetPriority+0x50>)
 8001858:	79fb      	ldrb	r3, [r7, #7]
 800185a:	f003 030f 	and.w	r3, r3, #15
 800185e:	3b04      	subs	r3, #4
 8001860:	0112      	lsls	r2, r2, #4
 8001862:	b2d2      	uxtb	r2, r2
 8001864:	440b      	add	r3, r1
 8001866:	761a      	strb	r2, [r3, #24]
}
 8001868:	bf00      	nop
 800186a:	370c      	adds	r7, #12
 800186c:	46bd      	mov	sp, r7
 800186e:	bc80      	pop	{r7}
 8001870:	4770      	bx	lr
 8001872:	bf00      	nop
 8001874:	e000e100 	.word	0xe000e100
 8001878:	e000ed00 	.word	0xe000ed00

0800187c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800187c:	b480      	push	{r7}
 800187e:	b089      	sub	sp, #36	@ 0x24
 8001880:	af00      	add	r7, sp, #0
 8001882:	60f8      	str	r0, [r7, #12]
 8001884:	60b9      	str	r1, [r7, #8]
 8001886:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001888:	68fb      	ldr	r3, [r7, #12]
 800188a:	f003 0307 	and.w	r3, r3, #7
 800188e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001890:	69fb      	ldr	r3, [r7, #28]
 8001892:	f1c3 0307 	rsb	r3, r3, #7
 8001896:	2b04      	cmp	r3, #4
 8001898:	bf28      	it	cs
 800189a:	2304      	movcs	r3, #4
 800189c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800189e:	69fb      	ldr	r3, [r7, #28]
 80018a0:	3304      	adds	r3, #4
 80018a2:	2b06      	cmp	r3, #6
 80018a4:	d902      	bls.n	80018ac <NVIC_EncodePriority+0x30>
 80018a6:	69fb      	ldr	r3, [r7, #28]
 80018a8:	3b03      	subs	r3, #3
 80018aa:	e000      	b.n	80018ae <NVIC_EncodePriority+0x32>
 80018ac:	2300      	movs	r3, #0
 80018ae:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80018b0:	f04f 32ff 	mov.w	r2, #4294967295
 80018b4:	69bb      	ldr	r3, [r7, #24]
 80018b6:	fa02 f303 	lsl.w	r3, r2, r3
 80018ba:	43da      	mvns	r2, r3
 80018bc:	68bb      	ldr	r3, [r7, #8]
 80018be:	401a      	ands	r2, r3
 80018c0:	697b      	ldr	r3, [r7, #20]
 80018c2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80018c4:	f04f 31ff 	mov.w	r1, #4294967295
 80018c8:	697b      	ldr	r3, [r7, #20]
 80018ca:	fa01 f303 	lsl.w	r3, r1, r3
 80018ce:	43d9      	mvns	r1, r3
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80018d4:	4313      	orrs	r3, r2
         );
}
 80018d6:	4618      	mov	r0, r3
 80018d8:	3724      	adds	r7, #36	@ 0x24
 80018da:	46bd      	mov	sp, r7
 80018dc:	bc80      	pop	{r7}
 80018de:	4770      	bx	lr

080018e0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80018e0:	b580      	push	{r7, lr}
 80018e2:	b082      	sub	sp, #8
 80018e4:	af00      	add	r7, sp, #0
 80018e6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80018e8:	687b      	ldr	r3, [r7, #4]
 80018ea:	3b01      	subs	r3, #1
 80018ec:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80018f0:	d301      	bcc.n	80018f6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80018f2:	2301      	movs	r3, #1
 80018f4:	e00f      	b.n	8001916 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80018f6:	4a0a      	ldr	r2, [pc, #40]	@ (8001920 <SysTick_Config+0x40>)
 80018f8:	687b      	ldr	r3, [r7, #4]
 80018fa:	3b01      	subs	r3, #1
 80018fc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80018fe:	210f      	movs	r1, #15
 8001900:	f04f 30ff 	mov.w	r0, #4294967295
 8001904:	f7ff ff90 	bl	8001828 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001908:	4b05      	ldr	r3, [pc, #20]	@ (8001920 <SysTick_Config+0x40>)
 800190a:	2200      	movs	r2, #0
 800190c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800190e:	4b04      	ldr	r3, [pc, #16]	@ (8001920 <SysTick_Config+0x40>)
 8001910:	2207      	movs	r2, #7
 8001912:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001914:	2300      	movs	r3, #0
}
 8001916:	4618      	mov	r0, r3
 8001918:	3708      	adds	r7, #8
 800191a:	46bd      	mov	sp, r7
 800191c:	bd80      	pop	{r7, pc}
 800191e:	bf00      	nop
 8001920:	e000e010 	.word	0xe000e010

08001924 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001924:	b580      	push	{r7, lr}
 8001926:	b082      	sub	sp, #8
 8001928:	af00      	add	r7, sp, #0
 800192a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800192c:	6878      	ldr	r0, [r7, #4]
 800192e:	f7ff ff2d 	bl	800178c <__NVIC_SetPriorityGrouping>
}
 8001932:	bf00      	nop
 8001934:	3708      	adds	r7, #8
 8001936:	46bd      	mov	sp, r7
 8001938:	bd80      	pop	{r7, pc}

0800193a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800193a:	b580      	push	{r7, lr}
 800193c:	b086      	sub	sp, #24
 800193e:	af00      	add	r7, sp, #0
 8001940:	4603      	mov	r3, r0
 8001942:	60b9      	str	r1, [r7, #8]
 8001944:	607a      	str	r2, [r7, #4]
 8001946:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001948:	2300      	movs	r3, #0
 800194a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800194c:	f7ff ff42 	bl	80017d4 <__NVIC_GetPriorityGrouping>
 8001950:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001952:	687a      	ldr	r2, [r7, #4]
 8001954:	68b9      	ldr	r1, [r7, #8]
 8001956:	6978      	ldr	r0, [r7, #20]
 8001958:	f7ff ff90 	bl	800187c <NVIC_EncodePriority>
 800195c:	4602      	mov	r2, r0
 800195e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001962:	4611      	mov	r1, r2
 8001964:	4618      	mov	r0, r3
 8001966:	f7ff ff5f 	bl	8001828 <__NVIC_SetPriority>
}
 800196a:	bf00      	nop
 800196c:	3718      	adds	r7, #24
 800196e:	46bd      	mov	sp, r7
 8001970:	bd80      	pop	{r7, pc}

08001972 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001972:	b580      	push	{r7, lr}
 8001974:	b082      	sub	sp, #8
 8001976:	af00      	add	r7, sp, #0
 8001978:	4603      	mov	r3, r0
 800197a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800197c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001980:	4618      	mov	r0, r3
 8001982:	f7ff ff35 	bl	80017f0 <__NVIC_EnableIRQ>
}
 8001986:	bf00      	nop
 8001988:	3708      	adds	r7, #8
 800198a:	46bd      	mov	sp, r7
 800198c:	bd80      	pop	{r7, pc}

0800198e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800198e:	b580      	push	{r7, lr}
 8001990:	b082      	sub	sp, #8
 8001992:	af00      	add	r7, sp, #0
 8001994:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001996:	6878      	ldr	r0, [r7, #4]
 8001998:	f7ff ffa2 	bl	80018e0 <SysTick_Config>
 800199c:	4603      	mov	r3, r0
}
 800199e:	4618      	mov	r0, r3
 80019a0:	3708      	adds	r7, #8
 80019a2:	46bd      	mov	sp, r7
 80019a4:	bd80      	pop	{r7, pc}

080019a6 <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80019a6:	b480      	push	{r7}
 80019a8:	b085      	sub	sp, #20
 80019aa:	af00      	add	r7, sp, #0
 80019ac:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80019ae:	2300      	movs	r3, #0
 80019b0:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80019b2:	687b      	ldr	r3, [r7, #4]
 80019b4:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 80019b8:	b2db      	uxtb	r3, r3
 80019ba:	2b02      	cmp	r3, #2
 80019bc:	d008      	beq.n	80019d0 <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80019be:	687b      	ldr	r3, [r7, #4]
 80019c0:	2204      	movs	r2, #4
 80019c2:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	2200      	movs	r2, #0
 80019c8:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 80019cc:	2301      	movs	r3, #1
 80019ce:	e020      	b.n	8001a12 <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80019d0:	687b      	ldr	r3, [r7, #4]
 80019d2:	681b      	ldr	r3, [r3, #0]
 80019d4:	681a      	ldr	r2, [r3, #0]
 80019d6:	687b      	ldr	r3, [r7, #4]
 80019d8:	681b      	ldr	r3, [r3, #0]
 80019da:	f022 020e 	bic.w	r2, r2, #14
 80019de:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80019e0:	687b      	ldr	r3, [r7, #4]
 80019e2:	681b      	ldr	r3, [r3, #0]
 80019e4:	681a      	ldr	r2, [r3, #0]
 80019e6:	687b      	ldr	r3, [r7, #4]
 80019e8:	681b      	ldr	r3, [r3, #0]
 80019ea:	f022 0201 	bic.w	r2, r2, #1
 80019ee:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80019f0:	687b      	ldr	r3, [r7, #4]
 80019f2:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80019f4:	687b      	ldr	r3, [r7, #4]
 80019f6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80019f8:	2101      	movs	r1, #1
 80019fa:	fa01 f202 	lsl.w	r2, r1, r2
 80019fe:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8001a00:	687b      	ldr	r3, [r7, #4]
 8001a02:	2201      	movs	r2, #1
 8001a04:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 8001a08:	687b      	ldr	r3, [r7, #4]
 8001a0a:	2200      	movs	r2, #0
 8001a0c:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 8001a10:	7bfb      	ldrb	r3, [r7, #15]
}
 8001a12:	4618      	mov	r0, r3
 8001a14:	3714      	adds	r7, #20
 8001a16:	46bd      	mov	sp, r7
 8001a18:	bc80      	pop	{r7}
 8001a1a:	4770      	bx	lr

08001a1c <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8001a1c:	b580      	push	{r7, lr}
 8001a1e:	b084      	sub	sp, #16
 8001a20:	af00      	add	r7, sp, #0
 8001a22:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001a24:	2300      	movs	r3, #0
 8001a26:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8001a28:	687b      	ldr	r3, [r7, #4]
 8001a2a:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8001a2e:	b2db      	uxtb	r3, r3
 8001a30:	2b02      	cmp	r3, #2
 8001a32:	d005      	beq.n	8001a40 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001a34:	687b      	ldr	r3, [r7, #4]
 8001a36:	2204      	movs	r2, #4
 8001a38:	639a      	str	r2, [r3, #56]	@ 0x38
        
    status = HAL_ERROR;
 8001a3a:	2301      	movs	r3, #1
 8001a3c:	73fb      	strb	r3, [r7, #15]
 8001a3e:	e051      	b.n	8001ae4 <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	681b      	ldr	r3, [r3, #0]
 8001a44:	681a      	ldr	r2, [r3, #0]
 8001a46:	687b      	ldr	r3, [r7, #4]
 8001a48:	681b      	ldr	r3, [r3, #0]
 8001a4a:	f022 020e 	bic.w	r2, r2, #14
 8001a4e:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	681b      	ldr	r3, [r3, #0]
 8001a54:	681a      	ldr	r2, [r3, #0]
 8001a56:	687b      	ldr	r3, [r7, #4]
 8001a58:	681b      	ldr	r3, [r3, #0]
 8001a5a:	f022 0201 	bic.w	r2, r2, #1
 8001a5e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8001a60:	687b      	ldr	r3, [r7, #4]
 8001a62:	681b      	ldr	r3, [r3, #0]
 8001a64:	4a22      	ldr	r2, [pc, #136]	@ (8001af0 <HAL_DMA_Abort_IT+0xd4>)
 8001a66:	4293      	cmp	r3, r2
 8001a68:	d029      	beq.n	8001abe <HAL_DMA_Abort_IT+0xa2>
 8001a6a:	687b      	ldr	r3, [r7, #4]
 8001a6c:	681b      	ldr	r3, [r3, #0]
 8001a6e:	4a21      	ldr	r2, [pc, #132]	@ (8001af4 <HAL_DMA_Abort_IT+0xd8>)
 8001a70:	4293      	cmp	r3, r2
 8001a72:	d022      	beq.n	8001aba <HAL_DMA_Abort_IT+0x9e>
 8001a74:	687b      	ldr	r3, [r7, #4]
 8001a76:	681b      	ldr	r3, [r3, #0]
 8001a78:	4a1f      	ldr	r2, [pc, #124]	@ (8001af8 <HAL_DMA_Abort_IT+0xdc>)
 8001a7a:	4293      	cmp	r3, r2
 8001a7c:	d01a      	beq.n	8001ab4 <HAL_DMA_Abort_IT+0x98>
 8001a7e:	687b      	ldr	r3, [r7, #4]
 8001a80:	681b      	ldr	r3, [r3, #0]
 8001a82:	4a1e      	ldr	r2, [pc, #120]	@ (8001afc <HAL_DMA_Abort_IT+0xe0>)
 8001a84:	4293      	cmp	r3, r2
 8001a86:	d012      	beq.n	8001aae <HAL_DMA_Abort_IT+0x92>
 8001a88:	687b      	ldr	r3, [r7, #4]
 8001a8a:	681b      	ldr	r3, [r3, #0]
 8001a8c:	4a1c      	ldr	r2, [pc, #112]	@ (8001b00 <HAL_DMA_Abort_IT+0xe4>)
 8001a8e:	4293      	cmp	r3, r2
 8001a90:	d00a      	beq.n	8001aa8 <HAL_DMA_Abort_IT+0x8c>
 8001a92:	687b      	ldr	r3, [r7, #4]
 8001a94:	681b      	ldr	r3, [r3, #0]
 8001a96:	4a1b      	ldr	r2, [pc, #108]	@ (8001b04 <HAL_DMA_Abort_IT+0xe8>)
 8001a98:	4293      	cmp	r3, r2
 8001a9a:	d102      	bne.n	8001aa2 <HAL_DMA_Abort_IT+0x86>
 8001a9c:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8001aa0:	e00e      	b.n	8001ac0 <HAL_DMA_Abort_IT+0xa4>
 8001aa2:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8001aa6:	e00b      	b.n	8001ac0 <HAL_DMA_Abort_IT+0xa4>
 8001aa8:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001aac:	e008      	b.n	8001ac0 <HAL_DMA_Abort_IT+0xa4>
 8001aae:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001ab2:	e005      	b.n	8001ac0 <HAL_DMA_Abort_IT+0xa4>
 8001ab4:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001ab8:	e002      	b.n	8001ac0 <HAL_DMA_Abort_IT+0xa4>
 8001aba:	2310      	movs	r3, #16
 8001abc:	e000      	b.n	8001ac0 <HAL_DMA_Abort_IT+0xa4>
 8001abe:	2301      	movs	r3, #1
 8001ac0:	4a11      	ldr	r2, [pc, #68]	@ (8001b08 <HAL_DMA_Abort_IT+0xec>)
 8001ac2:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	2201      	movs	r2, #1
 8001ac8:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	2200      	movs	r2, #0
 8001ad0:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8001ad4:	687b      	ldr	r3, [r7, #4]
 8001ad6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001ad8:	2b00      	cmp	r3, #0
 8001ada:	d003      	beq.n	8001ae4 <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001ae0:	6878      	ldr	r0, [r7, #4]
 8001ae2:	4798      	blx	r3
    } 
  }
  return status;
 8001ae4:	7bfb      	ldrb	r3, [r7, #15]
}
 8001ae6:	4618      	mov	r0, r3
 8001ae8:	3710      	adds	r7, #16
 8001aea:	46bd      	mov	sp, r7
 8001aec:	bd80      	pop	{r7, pc}
 8001aee:	bf00      	nop
 8001af0:	40020008 	.word	0x40020008
 8001af4:	4002001c 	.word	0x4002001c
 8001af8:	40020030 	.word	0x40020030
 8001afc:	40020044 	.word	0x40020044
 8001b00:	40020058 	.word	0x40020058
 8001b04:	4002006c 	.word	0x4002006c
 8001b08:	40020000 	.word	0x40020000

08001b0c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001b0c:	b480      	push	{r7}
 8001b0e:	b08b      	sub	sp, #44	@ 0x2c
 8001b10:	af00      	add	r7, sp, #0
 8001b12:	6078      	str	r0, [r7, #4]
 8001b14:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001b16:	2300      	movs	r3, #0
 8001b18:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001b1a:	2300      	movs	r3, #0
 8001b1c:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001b1e:	e169      	b.n	8001df4 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001b20:	2201      	movs	r2, #1
 8001b22:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001b24:	fa02 f303 	lsl.w	r3, r2, r3
 8001b28:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001b2a:	683b      	ldr	r3, [r7, #0]
 8001b2c:	681b      	ldr	r3, [r3, #0]
 8001b2e:	69fa      	ldr	r2, [r7, #28]
 8001b30:	4013      	ands	r3, r2
 8001b32:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001b34:	69ba      	ldr	r2, [r7, #24]
 8001b36:	69fb      	ldr	r3, [r7, #28]
 8001b38:	429a      	cmp	r2, r3
 8001b3a:	f040 8158 	bne.w	8001dee <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001b3e:	683b      	ldr	r3, [r7, #0]
 8001b40:	685b      	ldr	r3, [r3, #4]
 8001b42:	4a9a      	ldr	r2, [pc, #616]	@ (8001dac <HAL_GPIO_Init+0x2a0>)
 8001b44:	4293      	cmp	r3, r2
 8001b46:	d05e      	beq.n	8001c06 <HAL_GPIO_Init+0xfa>
 8001b48:	4a98      	ldr	r2, [pc, #608]	@ (8001dac <HAL_GPIO_Init+0x2a0>)
 8001b4a:	4293      	cmp	r3, r2
 8001b4c:	d875      	bhi.n	8001c3a <HAL_GPIO_Init+0x12e>
 8001b4e:	4a98      	ldr	r2, [pc, #608]	@ (8001db0 <HAL_GPIO_Init+0x2a4>)
 8001b50:	4293      	cmp	r3, r2
 8001b52:	d058      	beq.n	8001c06 <HAL_GPIO_Init+0xfa>
 8001b54:	4a96      	ldr	r2, [pc, #600]	@ (8001db0 <HAL_GPIO_Init+0x2a4>)
 8001b56:	4293      	cmp	r3, r2
 8001b58:	d86f      	bhi.n	8001c3a <HAL_GPIO_Init+0x12e>
 8001b5a:	4a96      	ldr	r2, [pc, #600]	@ (8001db4 <HAL_GPIO_Init+0x2a8>)
 8001b5c:	4293      	cmp	r3, r2
 8001b5e:	d052      	beq.n	8001c06 <HAL_GPIO_Init+0xfa>
 8001b60:	4a94      	ldr	r2, [pc, #592]	@ (8001db4 <HAL_GPIO_Init+0x2a8>)
 8001b62:	4293      	cmp	r3, r2
 8001b64:	d869      	bhi.n	8001c3a <HAL_GPIO_Init+0x12e>
 8001b66:	4a94      	ldr	r2, [pc, #592]	@ (8001db8 <HAL_GPIO_Init+0x2ac>)
 8001b68:	4293      	cmp	r3, r2
 8001b6a:	d04c      	beq.n	8001c06 <HAL_GPIO_Init+0xfa>
 8001b6c:	4a92      	ldr	r2, [pc, #584]	@ (8001db8 <HAL_GPIO_Init+0x2ac>)
 8001b6e:	4293      	cmp	r3, r2
 8001b70:	d863      	bhi.n	8001c3a <HAL_GPIO_Init+0x12e>
 8001b72:	4a92      	ldr	r2, [pc, #584]	@ (8001dbc <HAL_GPIO_Init+0x2b0>)
 8001b74:	4293      	cmp	r3, r2
 8001b76:	d046      	beq.n	8001c06 <HAL_GPIO_Init+0xfa>
 8001b78:	4a90      	ldr	r2, [pc, #576]	@ (8001dbc <HAL_GPIO_Init+0x2b0>)
 8001b7a:	4293      	cmp	r3, r2
 8001b7c:	d85d      	bhi.n	8001c3a <HAL_GPIO_Init+0x12e>
 8001b7e:	2b12      	cmp	r3, #18
 8001b80:	d82a      	bhi.n	8001bd8 <HAL_GPIO_Init+0xcc>
 8001b82:	2b12      	cmp	r3, #18
 8001b84:	d859      	bhi.n	8001c3a <HAL_GPIO_Init+0x12e>
 8001b86:	a201      	add	r2, pc, #4	@ (adr r2, 8001b8c <HAL_GPIO_Init+0x80>)
 8001b88:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001b8c:	08001c07 	.word	0x08001c07
 8001b90:	08001be1 	.word	0x08001be1
 8001b94:	08001bf3 	.word	0x08001bf3
 8001b98:	08001c35 	.word	0x08001c35
 8001b9c:	08001c3b 	.word	0x08001c3b
 8001ba0:	08001c3b 	.word	0x08001c3b
 8001ba4:	08001c3b 	.word	0x08001c3b
 8001ba8:	08001c3b 	.word	0x08001c3b
 8001bac:	08001c3b 	.word	0x08001c3b
 8001bb0:	08001c3b 	.word	0x08001c3b
 8001bb4:	08001c3b 	.word	0x08001c3b
 8001bb8:	08001c3b 	.word	0x08001c3b
 8001bbc:	08001c3b 	.word	0x08001c3b
 8001bc0:	08001c3b 	.word	0x08001c3b
 8001bc4:	08001c3b 	.word	0x08001c3b
 8001bc8:	08001c3b 	.word	0x08001c3b
 8001bcc:	08001c3b 	.word	0x08001c3b
 8001bd0:	08001be9 	.word	0x08001be9
 8001bd4:	08001bfd 	.word	0x08001bfd
 8001bd8:	4a79      	ldr	r2, [pc, #484]	@ (8001dc0 <HAL_GPIO_Init+0x2b4>)
 8001bda:	4293      	cmp	r3, r2
 8001bdc:	d013      	beq.n	8001c06 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001bde:	e02c      	b.n	8001c3a <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001be0:	683b      	ldr	r3, [r7, #0]
 8001be2:	68db      	ldr	r3, [r3, #12]
 8001be4:	623b      	str	r3, [r7, #32]
          break;
 8001be6:	e029      	b.n	8001c3c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001be8:	683b      	ldr	r3, [r7, #0]
 8001bea:	68db      	ldr	r3, [r3, #12]
 8001bec:	3304      	adds	r3, #4
 8001bee:	623b      	str	r3, [r7, #32]
          break;
 8001bf0:	e024      	b.n	8001c3c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001bf2:	683b      	ldr	r3, [r7, #0]
 8001bf4:	68db      	ldr	r3, [r3, #12]
 8001bf6:	3308      	adds	r3, #8
 8001bf8:	623b      	str	r3, [r7, #32]
          break;
 8001bfa:	e01f      	b.n	8001c3c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001bfc:	683b      	ldr	r3, [r7, #0]
 8001bfe:	68db      	ldr	r3, [r3, #12]
 8001c00:	330c      	adds	r3, #12
 8001c02:	623b      	str	r3, [r7, #32]
          break;
 8001c04:	e01a      	b.n	8001c3c <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001c06:	683b      	ldr	r3, [r7, #0]
 8001c08:	689b      	ldr	r3, [r3, #8]
 8001c0a:	2b00      	cmp	r3, #0
 8001c0c:	d102      	bne.n	8001c14 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001c0e:	2304      	movs	r3, #4
 8001c10:	623b      	str	r3, [r7, #32]
          break;
 8001c12:	e013      	b.n	8001c3c <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001c14:	683b      	ldr	r3, [r7, #0]
 8001c16:	689b      	ldr	r3, [r3, #8]
 8001c18:	2b01      	cmp	r3, #1
 8001c1a:	d105      	bne.n	8001c28 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001c1c:	2308      	movs	r3, #8
 8001c1e:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	69fa      	ldr	r2, [r7, #28]
 8001c24:	611a      	str	r2, [r3, #16]
          break;
 8001c26:	e009      	b.n	8001c3c <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001c28:	2308      	movs	r3, #8
 8001c2a:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	69fa      	ldr	r2, [r7, #28]
 8001c30:	615a      	str	r2, [r3, #20]
          break;
 8001c32:	e003      	b.n	8001c3c <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001c34:	2300      	movs	r3, #0
 8001c36:	623b      	str	r3, [r7, #32]
          break;
 8001c38:	e000      	b.n	8001c3c <HAL_GPIO_Init+0x130>
          break;
 8001c3a:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001c3c:	69bb      	ldr	r3, [r7, #24]
 8001c3e:	2bff      	cmp	r3, #255	@ 0xff
 8001c40:	d801      	bhi.n	8001c46 <HAL_GPIO_Init+0x13a>
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	e001      	b.n	8001c4a <HAL_GPIO_Init+0x13e>
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	3304      	adds	r3, #4
 8001c4a:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001c4c:	69bb      	ldr	r3, [r7, #24]
 8001c4e:	2bff      	cmp	r3, #255	@ 0xff
 8001c50:	d802      	bhi.n	8001c58 <HAL_GPIO_Init+0x14c>
 8001c52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c54:	009b      	lsls	r3, r3, #2
 8001c56:	e002      	b.n	8001c5e <HAL_GPIO_Init+0x152>
 8001c58:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c5a:	3b08      	subs	r3, #8
 8001c5c:	009b      	lsls	r3, r3, #2
 8001c5e:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001c60:	697b      	ldr	r3, [r7, #20]
 8001c62:	681a      	ldr	r2, [r3, #0]
 8001c64:	210f      	movs	r1, #15
 8001c66:	693b      	ldr	r3, [r7, #16]
 8001c68:	fa01 f303 	lsl.w	r3, r1, r3
 8001c6c:	43db      	mvns	r3, r3
 8001c6e:	401a      	ands	r2, r3
 8001c70:	6a39      	ldr	r1, [r7, #32]
 8001c72:	693b      	ldr	r3, [r7, #16]
 8001c74:	fa01 f303 	lsl.w	r3, r1, r3
 8001c78:	431a      	orrs	r2, r3
 8001c7a:	697b      	ldr	r3, [r7, #20]
 8001c7c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001c7e:	683b      	ldr	r3, [r7, #0]
 8001c80:	685b      	ldr	r3, [r3, #4]
 8001c82:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001c86:	2b00      	cmp	r3, #0
 8001c88:	f000 80b1 	beq.w	8001dee <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001c8c:	4b4d      	ldr	r3, [pc, #308]	@ (8001dc4 <HAL_GPIO_Init+0x2b8>)
 8001c8e:	699b      	ldr	r3, [r3, #24]
 8001c90:	4a4c      	ldr	r2, [pc, #304]	@ (8001dc4 <HAL_GPIO_Init+0x2b8>)
 8001c92:	f043 0301 	orr.w	r3, r3, #1
 8001c96:	6193      	str	r3, [r2, #24]
 8001c98:	4b4a      	ldr	r3, [pc, #296]	@ (8001dc4 <HAL_GPIO_Init+0x2b8>)
 8001c9a:	699b      	ldr	r3, [r3, #24]
 8001c9c:	f003 0301 	and.w	r3, r3, #1
 8001ca0:	60bb      	str	r3, [r7, #8]
 8001ca2:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001ca4:	4a48      	ldr	r2, [pc, #288]	@ (8001dc8 <HAL_GPIO_Init+0x2bc>)
 8001ca6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ca8:	089b      	lsrs	r3, r3, #2
 8001caa:	3302      	adds	r3, #2
 8001cac:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001cb0:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001cb2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001cb4:	f003 0303 	and.w	r3, r3, #3
 8001cb8:	009b      	lsls	r3, r3, #2
 8001cba:	220f      	movs	r2, #15
 8001cbc:	fa02 f303 	lsl.w	r3, r2, r3
 8001cc0:	43db      	mvns	r3, r3
 8001cc2:	68fa      	ldr	r2, [r7, #12]
 8001cc4:	4013      	ands	r3, r2
 8001cc6:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	4a40      	ldr	r2, [pc, #256]	@ (8001dcc <HAL_GPIO_Init+0x2c0>)
 8001ccc:	4293      	cmp	r3, r2
 8001cce:	d013      	beq.n	8001cf8 <HAL_GPIO_Init+0x1ec>
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	4a3f      	ldr	r2, [pc, #252]	@ (8001dd0 <HAL_GPIO_Init+0x2c4>)
 8001cd4:	4293      	cmp	r3, r2
 8001cd6:	d00d      	beq.n	8001cf4 <HAL_GPIO_Init+0x1e8>
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	4a3e      	ldr	r2, [pc, #248]	@ (8001dd4 <HAL_GPIO_Init+0x2c8>)
 8001cdc:	4293      	cmp	r3, r2
 8001cde:	d007      	beq.n	8001cf0 <HAL_GPIO_Init+0x1e4>
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	4a3d      	ldr	r2, [pc, #244]	@ (8001dd8 <HAL_GPIO_Init+0x2cc>)
 8001ce4:	4293      	cmp	r3, r2
 8001ce6:	d101      	bne.n	8001cec <HAL_GPIO_Init+0x1e0>
 8001ce8:	2303      	movs	r3, #3
 8001cea:	e006      	b.n	8001cfa <HAL_GPIO_Init+0x1ee>
 8001cec:	2304      	movs	r3, #4
 8001cee:	e004      	b.n	8001cfa <HAL_GPIO_Init+0x1ee>
 8001cf0:	2302      	movs	r3, #2
 8001cf2:	e002      	b.n	8001cfa <HAL_GPIO_Init+0x1ee>
 8001cf4:	2301      	movs	r3, #1
 8001cf6:	e000      	b.n	8001cfa <HAL_GPIO_Init+0x1ee>
 8001cf8:	2300      	movs	r3, #0
 8001cfa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001cfc:	f002 0203 	and.w	r2, r2, #3
 8001d00:	0092      	lsls	r2, r2, #2
 8001d02:	4093      	lsls	r3, r2
 8001d04:	68fa      	ldr	r2, [r7, #12]
 8001d06:	4313      	orrs	r3, r2
 8001d08:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001d0a:	492f      	ldr	r1, [pc, #188]	@ (8001dc8 <HAL_GPIO_Init+0x2bc>)
 8001d0c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d0e:	089b      	lsrs	r3, r3, #2
 8001d10:	3302      	adds	r3, #2
 8001d12:	68fa      	ldr	r2, [r7, #12]
 8001d14:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001d18:	683b      	ldr	r3, [r7, #0]
 8001d1a:	685b      	ldr	r3, [r3, #4]
 8001d1c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001d20:	2b00      	cmp	r3, #0
 8001d22:	d006      	beq.n	8001d32 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001d24:	4b2d      	ldr	r3, [pc, #180]	@ (8001ddc <HAL_GPIO_Init+0x2d0>)
 8001d26:	689a      	ldr	r2, [r3, #8]
 8001d28:	492c      	ldr	r1, [pc, #176]	@ (8001ddc <HAL_GPIO_Init+0x2d0>)
 8001d2a:	69bb      	ldr	r3, [r7, #24]
 8001d2c:	4313      	orrs	r3, r2
 8001d2e:	608b      	str	r3, [r1, #8]
 8001d30:	e006      	b.n	8001d40 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001d32:	4b2a      	ldr	r3, [pc, #168]	@ (8001ddc <HAL_GPIO_Init+0x2d0>)
 8001d34:	689a      	ldr	r2, [r3, #8]
 8001d36:	69bb      	ldr	r3, [r7, #24]
 8001d38:	43db      	mvns	r3, r3
 8001d3a:	4928      	ldr	r1, [pc, #160]	@ (8001ddc <HAL_GPIO_Init+0x2d0>)
 8001d3c:	4013      	ands	r3, r2
 8001d3e:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001d40:	683b      	ldr	r3, [r7, #0]
 8001d42:	685b      	ldr	r3, [r3, #4]
 8001d44:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001d48:	2b00      	cmp	r3, #0
 8001d4a:	d006      	beq.n	8001d5a <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001d4c:	4b23      	ldr	r3, [pc, #140]	@ (8001ddc <HAL_GPIO_Init+0x2d0>)
 8001d4e:	68da      	ldr	r2, [r3, #12]
 8001d50:	4922      	ldr	r1, [pc, #136]	@ (8001ddc <HAL_GPIO_Init+0x2d0>)
 8001d52:	69bb      	ldr	r3, [r7, #24]
 8001d54:	4313      	orrs	r3, r2
 8001d56:	60cb      	str	r3, [r1, #12]
 8001d58:	e006      	b.n	8001d68 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001d5a:	4b20      	ldr	r3, [pc, #128]	@ (8001ddc <HAL_GPIO_Init+0x2d0>)
 8001d5c:	68da      	ldr	r2, [r3, #12]
 8001d5e:	69bb      	ldr	r3, [r7, #24]
 8001d60:	43db      	mvns	r3, r3
 8001d62:	491e      	ldr	r1, [pc, #120]	@ (8001ddc <HAL_GPIO_Init+0x2d0>)
 8001d64:	4013      	ands	r3, r2
 8001d66:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001d68:	683b      	ldr	r3, [r7, #0]
 8001d6a:	685b      	ldr	r3, [r3, #4]
 8001d6c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001d70:	2b00      	cmp	r3, #0
 8001d72:	d006      	beq.n	8001d82 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001d74:	4b19      	ldr	r3, [pc, #100]	@ (8001ddc <HAL_GPIO_Init+0x2d0>)
 8001d76:	685a      	ldr	r2, [r3, #4]
 8001d78:	4918      	ldr	r1, [pc, #96]	@ (8001ddc <HAL_GPIO_Init+0x2d0>)
 8001d7a:	69bb      	ldr	r3, [r7, #24]
 8001d7c:	4313      	orrs	r3, r2
 8001d7e:	604b      	str	r3, [r1, #4]
 8001d80:	e006      	b.n	8001d90 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001d82:	4b16      	ldr	r3, [pc, #88]	@ (8001ddc <HAL_GPIO_Init+0x2d0>)
 8001d84:	685a      	ldr	r2, [r3, #4]
 8001d86:	69bb      	ldr	r3, [r7, #24]
 8001d88:	43db      	mvns	r3, r3
 8001d8a:	4914      	ldr	r1, [pc, #80]	@ (8001ddc <HAL_GPIO_Init+0x2d0>)
 8001d8c:	4013      	ands	r3, r2
 8001d8e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001d90:	683b      	ldr	r3, [r7, #0]
 8001d92:	685b      	ldr	r3, [r3, #4]
 8001d94:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001d98:	2b00      	cmp	r3, #0
 8001d9a:	d021      	beq.n	8001de0 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001d9c:	4b0f      	ldr	r3, [pc, #60]	@ (8001ddc <HAL_GPIO_Init+0x2d0>)
 8001d9e:	681a      	ldr	r2, [r3, #0]
 8001da0:	490e      	ldr	r1, [pc, #56]	@ (8001ddc <HAL_GPIO_Init+0x2d0>)
 8001da2:	69bb      	ldr	r3, [r7, #24]
 8001da4:	4313      	orrs	r3, r2
 8001da6:	600b      	str	r3, [r1, #0]
 8001da8:	e021      	b.n	8001dee <HAL_GPIO_Init+0x2e2>
 8001daa:	bf00      	nop
 8001dac:	10320000 	.word	0x10320000
 8001db0:	10310000 	.word	0x10310000
 8001db4:	10220000 	.word	0x10220000
 8001db8:	10210000 	.word	0x10210000
 8001dbc:	10120000 	.word	0x10120000
 8001dc0:	10110000 	.word	0x10110000
 8001dc4:	40021000 	.word	0x40021000
 8001dc8:	40010000 	.word	0x40010000
 8001dcc:	40010800 	.word	0x40010800
 8001dd0:	40010c00 	.word	0x40010c00
 8001dd4:	40011000 	.word	0x40011000
 8001dd8:	40011400 	.word	0x40011400
 8001ddc:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001de0:	4b0b      	ldr	r3, [pc, #44]	@ (8001e10 <HAL_GPIO_Init+0x304>)
 8001de2:	681a      	ldr	r2, [r3, #0]
 8001de4:	69bb      	ldr	r3, [r7, #24]
 8001de6:	43db      	mvns	r3, r3
 8001de8:	4909      	ldr	r1, [pc, #36]	@ (8001e10 <HAL_GPIO_Init+0x304>)
 8001dea:	4013      	ands	r3, r2
 8001dec:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8001dee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001df0:	3301      	adds	r3, #1
 8001df2:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001df4:	683b      	ldr	r3, [r7, #0]
 8001df6:	681a      	ldr	r2, [r3, #0]
 8001df8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001dfa:	fa22 f303 	lsr.w	r3, r2, r3
 8001dfe:	2b00      	cmp	r3, #0
 8001e00:	f47f ae8e 	bne.w	8001b20 <HAL_GPIO_Init+0x14>
  }
}
 8001e04:	bf00      	nop
 8001e06:	bf00      	nop
 8001e08:	372c      	adds	r7, #44	@ 0x2c
 8001e0a:	46bd      	mov	sp, r7
 8001e0c:	bc80      	pop	{r7}
 8001e0e:	4770      	bx	lr
 8001e10:	40010400 	.word	0x40010400

08001e14 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001e14:	b480      	push	{r7}
 8001e16:	b083      	sub	sp, #12
 8001e18:	af00      	add	r7, sp, #0
 8001e1a:	6078      	str	r0, [r7, #4]
 8001e1c:	460b      	mov	r3, r1
 8001e1e:	807b      	strh	r3, [r7, #2]
 8001e20:	4613      	mov	r3, r2
 8001e22:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001e24:	787b      	ldrb	r3, [r7, #1]
 8001e26:	2b00      	cmp	r3, #0
 8001e28:	d003      	beq.n	8001e32 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001e2a:	887a      	ldrh	r2, [r7, #2]
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8001e30:	e003      	b.n	8001e3a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8001e32:	887b      	ldrh	r3, [r7, #2]
 8001e34:	041a      	lsls	r2, r3, #16
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	611a      	str	r2, [r3, #16]
}
 8001e3a:	bf00      	nop
 8001e3c:	370c      	adds	r7, #12
 8001e3e:	46bd      	mov	sp, r7
 8001e40:	bc80      	pop	{r7}
 8001e42:	4770      	bx	lr

08001e44 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001e44:	b580      	push	{r7, lr}
 8001e46:	b086      	sub	sp, #24
 8001e48:	af00      	add	r7, sp, #0
 8001e4a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	2b00      	cmp	r3, #0
 8001e50:	d101      	bne.n	8001e56 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001e52:	2301      	movs	r3, #1
 8001e54:	e272      	b.n	800233c <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	681b      	ldr	r3, [r3, #0]
 8001e5a:	f003 0301 	and.w	r3, r3, #1
 8001e5e:	2b00      	cmp	r3, #0
 8001e60:	f000 8087 	beq.w	8001f72 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001e64:	4b92      	ldr	r3, [pc, #584]	@ (80020b0 <HAL_RCC_OscConfig+0x26c>)
 8001e66:	685b      	ldr	r3, [r3, #4]
 8001e68:	f003 030c 	and.w	r3, r3, #12
 8001e6c:	2b04      	cmp	r3, #4
 8001e6e:	d00c      	beq.n	8001e8a <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001e70:	4b8f      	ldr	r3, [pc, #572]	@ (80020b0 <HAL_RCC_OscConfig+0x26c>)
 8001e72:	685b      	ldr	r3, [r3, #4]
 8001e74:	f003 030c 	and.w	r3, r3, #12
 8001e78:	2b08      	cmp	r3, #8
 8001e7a:	d112      	bne.n	8001ea2 <HAL_RCC_OscConfig+0x5e>
 8001e7c:	4b8c      	ldr	r3, [pc, #560]	@ (80020b0 <HAL_RCC_OscConfig+0x26c>)
 8001e7e:	685b      	ldr	r3, [r3, #4]
 8001e80:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001e84:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001e88:	d10b      	bne.n	8001ea2 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001e8a:	4b89      	ldr	r3, [pc, #548]	@ (80020b0 <HAL_RCC_OscConfig+0x26c>)
 8001e8c:	681b      	ldr	r3, [r3, #0]
 8001e8e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001e92:	2b00      	cmp	r3, #0
 8001e94:	d06c      	beq.n	8001f70 <HAL_RCC_OscConfig+0x12c>
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	685b      	ldr	r3, [r3, #4]
 8001e9a:	2b00      	cmp	r3, #0
 8001e9c:	d168      	bne.n	8001f70 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8001e9e:	2301      	movs	r3, #1
 8001ea0:	e24c      	b.n	800233c <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	685b      	ldr	r3, [r3, #4]
 8001ea6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001eaa:	d106      	bne.n	8001eba <HAL_RCC_OscConfig+0x76>
 8001eac:	4b80      	ldr	r3, [pc, #512]	@ (80020b0 <HAL_RCC_OscConfig+0x26c>)
 8001eae:	681b      	ldr	r3, [r3, #0]
 8001eb0:	4a7f      	ldr	r2, [pc, #508]	@ (80020b0 <HAL_RCC_OscConfig+0x26c>)
 8001eb2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001eb6:	6013      	str	r3, [r2, #0]
 8001eb8:	e02e      	b.n	8001f18 <HAL_RCC_OscConfig+0xd4>
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	685b      	ldr	r3, [r3, #4]
 8001ebe:	2b00      	cmp	r3, #0
 8001ec0:	d10c      	bne.n	8001edc <HAL_RCC_OscConfig+0x98>
 8001ec2:	4b7b      	ldr	r3, [pc, #492]	@ (80020b0 <HAL_RCC_OscConfig+0x26c>)
 8001ec4:	681b      	ldr	r3, [r3, #0]
 8001ec6:	4a7a      	ldr	r2, [pc, #488]	@ (80020b0 <HAL_RCC_OscConfig+0x26c>)
 8001ec8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001ecc:	6013      	str	r3, [r2, #0]
 8001ece:	4b78      	ldr	r3, [pc, #480]	@ (80020b0 <HAL_RCC_OscConfig+0x26c>)
 8001ed0:	681b      	ldr	r3, [r3, #0]
 8001ed2:	4a77      	ldr	r2, [pc, #476]	@ (80020b0 <HAL_RCC_OscConfig+0x26c>)
 8001ed4:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001ed8:	6013      	str	r3, [r2, #0]
 8001eda:	e01d      	b.n	8001f18 <HAL_RCC_OscConfig+0xd4>
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	685b      	ldr	r3, [r3, #4]
 8001ee0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001ee4:	d10c      	bne.n	8001f00 <HAL_RCC_OscConfig+0xbc>
 8001ee6:	4b72      	ldr	r3, [pc, #456]	@ (80020b0 <HAL_RCC_OscConfig+0x26c>)
 8001ee8:	681b      	ldr	r3, [r3, #0]
 8001eea:	4a71      	ldr	r2, [pc, #452]	@ (80020b0 <HAL_RCC_OscConfig+0x26c>)
 8001eec:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001ef0:	6013      	str	r3, [r2, #0]
 8001ef2:	4b6f      	ldr	r3, [pc, #444]	@ (80020b0 <HAL_RCC_OscConfig+0x26c>)
 8001ef4:	681b      	ldr	r3, [r3, #0]
 8001ef6:	4a6e      	ldr	r2, [pc, #440]	@ (80020b0 <HAL_RCC_OscConfig+0x26c>)
 8001ef8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001efc:	6013      	str	r3, [r2, #0]
 8001efe:	e00b      	b.n	8001f18 <HAL_RCC_OscConfig+0xd4>
 8001f00:	4b6b      	ldr	r3, [pc, #428]	@ (80020b0 <HAL_RCC_OscConfig+0x26c>)
 8001f02:	681b      	ldr	r3, [r3, #0]
 8001f04:	4a6a      	ldr	r2, [pc, #424]	@ (80020b0 <HAL_RCC_OscConfig+0x26c>)
 8001f06:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001f0a:	6013      	str	r3, [r2, #0]
 8001f0c:	4b68      	ldr	r3, [pc, #416]	@ (80020b0 <HAL_RCC_OscConfig+0x26c>)
 8001f0e:	681b      	ldr	r3, [r3, #0]
 8001f10:	4a67      	ldr	r2, [pc, #412]	@ (80020b0 <HAL_RCC_OscConfig+0x26c>)
 8001f12:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001f16:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	685b      	ldr	r3, [r3, #4]
 8001f1c:	2b00      	cmp	r3, #0
 8001f1e:	d013      	beq.n	8001f48 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f20:	f7fe fdde 	bl	8000ae0 <HAL_GetTick>
 8001f24:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001f26:	e008      	b.n	8001f3a <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001f28:	f7fe fdda 	bl	8000ae0 <HAL_GetTick>
 8001f2c:	4602      	mov	r2, r0
 8001f2e:	693b      	ldr	r3, [r7, #16]
 8001f30:	1ad3      	subs	r3, r2, r3
 8001f32:	2b64      	cmp	r3, #100	@ 0x64
 8001f34:	d901      	bls.n	8001f3a <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8001f36:	2303      	movs	r3, #3
 8001f38:	e200      	b.n	800233c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001f3a:	4b5d      	ldr	r3, [pc, #372]	@ (80020b0 <HAL_RCC_OscConfig+0x26c>)
 8001f3c:	681b      	ldr	r3, [r3, #0]
 8001f3e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001f42:	2b00      	cmp	r3, #0
 8001f44:	d0f0      	beq.n	8001f28 <HAL_RCC_OscConfig+0xe4>
 8001f46:	e014      	b.n	8001f72 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f48:	f7fe fdca 	bl	8000ae0 <HAL_GetTick>
 8001f4c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001f4e:	e008      	b.n	8001f62 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001f50:	f7fe fdc6 	bl	8000ae0 <HAL_GetTick>
 8001f54:	4602      	mov	r2, r0
 8001f56:	693b      	ldr	r3, [r7, #16]
 8001f58:	1ad3      	subs	r3, r2, r3
 8001f5a:	2b64      	cmp	r3, #100	@ 0x64
 8001f5c:	d901      	bls.n	8001f62 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8001f5e:	2303      	movs	r3, #3
 8001f60:	e1ec      	b.n	800233c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001f62:	4b53      	ldr	r3, [pc, #332]	@ (80020b0 <HAL_RCC_OscConfig+0x26c>)
 8001f64:	681b      	ldr	r3, [r3, #0]
 8001f66:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001f6a:	2b00      	cmp	r3, #0
 8001f6c:	d1f0      	bne.n	8001f50 <HAL_RCC_OscConfig+0x10c>
 8001f6e:	e000      	b.n	8001f72 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001f70:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	681b      	ldr	r3, [r3, #0]
 8001f76:	f003 0302 	and.w	r3, r3, #2
 8001f7a:	2b00      	cmp	r3, #0
 8001f7c:	d063      	beq.n	8002046 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001f7e:	4b4c      	ldr	r3, [pc, #304]	@ (80020b0 <HAL_RCC_OscConfig+0x26c>)
 8001f80:	685b      	ldr	r3, [r3, #4]
 8001f82:	f003 030c 	and.w	r3, r3, #12
 8001f86:	2b00      	cmp	r3, #0
 8001f88:	d00b      	beq.n	8001fa2 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8001f8a:	4b49      	ldr	r3, [pc, #292]	@ (80020b0 <HAL_RCC_OscConfig+0x26c>)
 8001f8c:	685b      	ldr	r3, [r3, #4]
 8001f8e:	f003 030c 	and.w	r3, r3, #12
 8001f92:	2b08      	cmp	r3, #8
 8001f94:	d11c      	bne.n	8001fd0 <HAL_RCC_OscConfig+0x18c>
 8001f96:	4b46      	ldr	r3, [pc, #280]	@ (80020b0 <HAL_RCC_OscConfig+0x26c>)
 8001f98:	685b      	ldr	r3, [r3, #4]
 8001f9a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001f9e:	2b00      	cmp	r3, #0
 8001fa0:	d116      	bne.n	8001fd0 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001fa2:	4b43      	ldr	r3, [pc, #268]	@ (80020b0 <HAL_RCC_OscConfig+0x26c>)
 8001fa4:	681b      	ldr	r3, [r3, #0]
 8001fa6:	f003 0302 	and.w	r3, r3, #2
 8001faa:	2b00      	cmp	r3, #0
 8001fac:	d005      	beq.n	8001fba <HAL_RCC_OscConfig+0x176>
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	691b      	ldr	r3, [r3, #16]
 8001fb2:	2b01      	cmp	r3, #1
 8001fb4:	d001      	beq.n	8001fba <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8001fb6:	2301      	movs	r3, #1
 8001fb8:	e1c0      	b.n	800233c <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001fba:	4b3d      	ldr	r3, [pc, #244]	@ (80020b0 <HAL_RCC_OscConfig+0x26c>)
 8001fbc:	681b      	ldr	r3, [r3, #0]
 8001fbe:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	695b      	ldr	r3, [r3, #20]
 8001fc6:	00db      	lsls	r3, r3, #3
 8001fc8:	4939      	ldr	r1, [pc, #228]	@ (80020b0 <HAL_RCC_OscConfig+0x26c>)
 8001fca:	4313      	orrs	r3, r2
 8001fcc:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001fce:	e03a      	b.n	8002046 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	691b      	ldr	r3, [r3, #16]
 8001fd4:	2b00      	cmp	r3, #0
 8001fd6:	d020      	beq.n	800201a <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001fd8:	4b36      	ldr	r3, [pc, #216]	@ (80020b4 <HAL_RCC_OscConfig+0x270>)
 8001fda:	2201      	movs	r2, #1
 8001fdc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001fde:	f7fe fd7f 	bl	8000ae0 <HAL_GetTick>
 8001fe2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001fe4:	e008      	b.n	8001ff8 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001fe6:	f7fe fd7b 	bl	8000ae0 <HAL_GetTick>
 8001fea:	4602      	mov	r2, r0
 8001fec:	693b      	ldr	r3, [r7, #16]
 8001fee:	1ad3      	subs	r3, r2, r3
 8001ff0:	2b02      	cmp	r3, #2
 8001ff2:	d901      	bls.n	8001ff8 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8001ff4:	2303      	movs	r3, #3
 8001ff6:	e1a1      	b.n	800233c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001ff8:	4b2d      	ldr	r3, [pc, #180]	@ (80020b0 <HAL_RCC_OscConfig+0x26c>)
 8001ffa:	681b      	ldr	r3, [r3, #0]
 8001ffc:	f003 0302 	and.w	r3, r3, #2
 8002000:	2b00      	cmp	r3, #0
 8002002:	d0f0      	beq.n	8001fe6 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002004:	4b2a      	ldr	r3, [pc, #168]	@ (80020b0 <HAL_RCC_OscConfig+0x26c>)
 8002006:	681b      	ldr	r3, [r3, #0]
 8002008:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	695b      	ldr	r3, [r3, #20]
 8002010:	00db      	lsls	r3, r3, #3
 8002012:	4927      	ldr	r1, [pc, #156]	@ (80020b0 <HAL_RCC_OscConfig+0x26c>)
 8002014:	4313      	orrs	r3, r2
 8002016:	600b      	str	r3, [r1, #0]
 8002018:	e015      	b.n	8002046 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800201a:	4b26      	ldr	r3, [pc, #152]	@ (80020b4 <HAL_RCC_OscConfig+0x270>)
 800201c:	2200      	movs	r2, #0
 800201e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002020:	f7fe fd5e 	bl	8000ae0 <HAL_GetTick>
 8002024:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002026:	e008      	b.n	800203a <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002028:	f7fe fd5a 	bl	8000ae0 <HAL_GetTick>
 800202c:	4602      	mov	r2, r0
 800202e:	693b      	ldr	r3, [r7, #16]
 8002030:	1ad3      	subs	r3, r2, r3
 8002032:	2b02      	cmp	r3, #2
 8002034:	d901      	bls.n	800203a <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8002036:	2303      	movs	r3, #3
 8002038:	e180      	b.n	800233c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800203a:	4b1d      	ldr	r3, [pc, #116]	@ (80020b0 <HAL_RCC_OscConfig+0x26c>)
 800203c:	681b      	ldr	r3, [r3, #0]
 800203e:	f003 0302 	and.w	r3, r3, #2
 8002042:	2b00      	cmp	r3, #0
 8002044:	d1f0      	bne.n	8002028 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	681b      	ldr	r3, [r3, #0]
 800204a:	f003 0308 	and.w	r3, r3, #8
 800204e:	2b00      	cmp	r3, #0
 8002050:	d03a      	beq.n	80020c8 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	699b      	ldr	r3, [r3, #24]
 8002056:	2b00      	cmp	r3, #0
 8002058:	d019      	beq.n	800208e <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800205a:	4b17      	ldr	r3, [pc, #92]	@ (80020b8 <HAL_RCC_OscConfig+0x274>)
 800205c:	2201      	movs	r2, #1
 800205e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002060:	f7fe fd3e 	bl	8000ae0 <HAL_GetTick>
 8002064:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002066:	e008      	b.n	800207a <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002068:	f7fe fd3a 	bl	8000ae0 <HAL_GetTick>
 800206c:	4602      	mov	r2, r0
 800206e:	693b      	ldr	r3, [r7, #16]
 8002070:	1ad3      	subs	r3, r2, r3
 8002072:	2b02      	cmp	r3, #2
 8002074:	d901      	bls.n	800207a <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8002076:	2303      	movs	r3, #3
 8002078:	e160      	b.n	800233c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800207a:	4b0d      	ldr	r3, [pc, #52]	@ (80020b0 <HAL_RCC_OscConfig+0x26c>)
 800207c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800207e:	f003 0302 	and.w	r3, r3, #2
 8002082:	2b00      	cmp	r3, #0
 8002084:	d0f0      	beq.n	8002068 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8002086:	2001      	movs	r0, #1
 8002088:	f000 face 	bl	8002628 <RCC_Delay>
 800208c:	e01c      	b.n	80020c8 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800208e:	4b0a      	ldr	r3, [pc, #40]	@ (80020b8 <HAL_RCC_OscConfig+0x274>)
 8002090:	2200      	movs	r2, #0
 8002092:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002094:	f7fe fd24 	bl	8000ae0 <HAL_GetTick>
 8002098:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800209a:	e00f      	b.n	80020bc <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800209c:	f7fe fd20 	bl	8000ae0 <HAL_GetTick>
 80020a0:	4602      	mov	r2, r0
 80020a2:	693b      	ldr	r3, [r7, #16]
 80020a4:	1ad3      	subs	r3, r2, r3
 80020a6:	2b02      	cmp	r3, #2
 80020a8:	d908      	bls.n	80020bc <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80020aa:	2303      	movs	r3, #3
 80020ac:	e146      	b.n	800233c <HAL_RCC_OscConfig+0x4f8>
 80020ae:	bf00      	nop
 80020b0:	40021000 	.word	0x40021000
 80020b4:	42420000 	.word	0x42420000
 80020b8:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80020bc:	4b92      	ldr	r3, [pc, #584]	@ (8002308 <HAL_RCC_OscConfig+0x4c4>)
 80020be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80020c0:	f003 0302 	and.w	r3, r3, #2
 80020c4:	2b00      	cmp	r3, #0
 80020c6:	d1e9      	bne.n	800209c <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	681b      	ldr	r3, [r3, #0]
 80020cc:	f003 0304 	and.w	r3, r3, #4
 80020d0:	2b00      	cmp	r3, #0
 80020d2:	f000 80a6 	beq.w	8002222 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80020d6:	2300      	movs	r3, #0
 80020d8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80020da:	4b8b      	ldr	r3, [pc, #556]	@ (8002308 <HAL_RCC_OscConfig+0x4c4>)
 80020dc:	69db      	ldr	r3, [r3, #28]
 80020de:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80020e2:	2b00      	cmp	r3, #0
 80020e4:	d10d      	bne.n	8002102 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80020e6:	4b88      	ldr	r3, [pc, #544]	@ (8002308 <HAL_RCC_OscConfig+0x4c4>)
 80020e8:	69db      	ldr	r3, [r3, #28]
 80020ea:	4a87      	ldr	r2, [pc, #540]	@ (8002308 <HAL_RCC_OscConfig+0x4c4>)
 80020ec:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80020f0:	61d3      	str	r3, [r2, #28]
 80020f2:	4b85      	ldr	r3, [pc, #532]	@ (8002308 <HAL_RCC_OscConfig+0x4c4>)
 80020f4:	69db      	ldr	r3, [r3, #28]
 80020f6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80020fa:	60bb      	str	r3, [r7, #8]
 80020fc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80020fe:	2301      	movs	r3, #1
 8002100:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002102:	4b82      	ldr	r3, [pc, #520]	@ (800230c <HAL_RCC_OscConfig+0x4c8>)
 8002104:	681b      	ldr	r3, [r3, #0]
 8002106:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800210a:	2b00      	cmp	r3, #0
 800210c:	d118      	bne.n	8002140 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800210e:	4b7f      	ldr	r3, [pc, #508]	@ (800230c <HAL_RCC_OscConfig+0x4c8>)
 8002110:	681b      	ldr	r3, [r3, #0]
 8002112:	4a7e      	ldr	r2, [pc, #504]	@ (800230c <HAL_RCC_OscConfig+0x4c8>)
 8002114:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002118:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800211a:	f7fe fce1 	bl	8000ae0 <HAL_GetTick>
 800211e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002120:	e008      	b.n	8002134 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002122:	f7fe fcdd 	bl	8000ae0 <HAL_GetTick>
 8002126:	4602      	mov	r2, r0
 8002128:	693b      	ldr	r3, [r7, #16]
 800212a:	1ad3      	subs	r3, r2, r3
 800212c:	2b64      	cmp	r3, #100	@ 0x64
 800212e:	d901      	bls.n	8002134 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8002130:	2303      	movs	r3, #3
 8002132:	e103      	b.n	800233c <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002134:	4b75      	ldr	r3, [pc, #468]	@ (800230c <HAL_RCC_OscConfig+0x4c8>)
 8002136:	681b      	ldr	r3, [r3, #0]
 8002138:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800213c:	2b00      	cmp	r3, #0
 800213e:	d0f0      	beq.n	8002122 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	68db      	ldr	r3, [r3, #12]
 8002144:	2b01      	cmp	r3, #1
 8002146:	d106      	bne.n	8002156 <HAL_RCC_OscConfig+0x312>
 8002148:	4b6f      	ldr	r3, [pc, #444]	@ (8002308 <HAL_RCC_OscConfig+0x4c4>)
 800214a:	6a1b      	ldr	r3, [r3, #32]
 800214c:	4a6e      	ldr	r2, [pc, #440]	@ (8002308 <HAL_RCC_OscConfig+0x4c4>)
 800214e:	f043 0301 	orr.w	r3, r3, #1
 8002152:	6213      	str	r3, [r2, #32]
 8002154:	e02d      	b.n	80021b2 <HAL_RCC_OscConfig+0x36e>
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	68db      	ldr	r3, [r3, #12]
 800215a:	2b00      	cmp	r3, #0
 800215c:	d10c      	bne.n	8002178 <HAL_RCC_OscConfig+0x334>
 800215e:	4b6a      	ldr	r3, [pc, #424]	@ (8002308 <HAL_RCC_OscConfig+0x4c4>)
 8002160:	6a1b      	ldr	r3, [r3, #32]
 8002162:	4a69      	ldr	r2, [pc, #420]	@ (8002308 <HAL_RCC_OscConfig+0x4c4>)
 8002164:	f023 0301 	bic.w	r3, r3, #1
 8002168:	6213      	str	r3, [r2, #32]
 800216a:	4b67      	ldr	r3, [pc, #412]	@ (8002308 <HAL_RCC_OscConfig+0x4c4>)
 800216c:	6a1b      	ldr	r3, [r3, #32]
 800216e:	4a66      	ldr	r2, [pc, #408]	@ (8002308 <HAL_RCC_OscConfig+0x4c4>)
 8002170:	f023 0304 	bic.w	r3, r3, #4
 8002174:	6213      	str	r3, [r2, #32]
 8002176:	e01c      	b.n	80021b2 <HAL_RCC_OscConfig+0x36e>
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	68db      	ldr	r3, [r3, #12]
 800217c:	2b05      	cmp	r3, #5
 800217e:	d10c      	bne.n	800219a <HAL_RCC_OscConfig+0x356>
 8002180:	4b61      	ldr	r3, [pc, #388]	@ (8002308 <HAL_RCC_OscConfig+0x4c4>)
 8002182:	6a1b      	ldr	r3, [r3, #32]
 8002184:	4a60      	ldr	r2, [pc, #384]	@ (8002308 <HAL_RCC_OscConfig+0x4c4>)
 8002186:	f043 0304 	orr.w	r3, r3, #4
 800218a:	6213      	str	r3, [r2, #32]
 800218c:	4b5e      	ldr	r3, [pc, #376]	@ (8002308 <HAL_RCC_OscConfig+0x4c4>)
 800218e:	6a1b      	ldr	r3, [r3, #32]
 8002190:	4a5d      	ldr	r2, [pc, #372]	@ (8002308 <HAL_RCC_OscConfig+0x4c4>)
 8002192:	f043 0301 	orr.w	r3, r3, #1
 8002196:	6213      	str	r3, [r2, #32]
 8002198:	e00b      	b.n	80021b2 <HAL_RCC_OscConfig+0x36e>
 800219a:	4b5b      	ldr	r3, [pc, #364]	@ (8002308 <HAL_RCC_OscConfig+0x4c4>)
 800219c:	6a1b      	ldr	r3, [r3, #32]
 800219e:	4a5a      	ldr	r2, [pc, #360]	@ (8002308 <HAL_RCC_OscConfig+0x4c4>)
 80021a0:	f023 0301 	bic.w	r3, r3, #1
 80021a4:	6213      	str	r3, [r2, #32]
 80021a6:	4b58      	ldr	r3, [pc, #352]	@ (8002308 <HAL_RCC_OscConfig+0x4c4>)
 80021a8:	6a1b      	ldr	r3, [r3, #32]
 80021aa:	4a57      	ldr	r2, [pc, #348]	@ (8002308 <HAL_RCC_OscConfig+0x4c4>)
 80021ac:	f023 0304 	bic.w	r3, r3, #4
 80021b0:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	68db      	ldr	r3, [r3, #12]
 80021b6:	2b00      	cmp	r3, #0
 80021b8:	d015      	beq.n	80021e6 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80021ba:	f7fe fc91 	bl	8000ae0 <HAL_GetTick>
 80021be:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80021c0:	e00a      	b.n	80021d8 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80021c2:	f7fe fc8d 	bl	8000ae0 <HAL_GetTick>
 80021c6:	4602      	mov	r2, r0
 80021c8:	693b      	ldr	r3, [r7, #16]
 80021ca:	1ad3      	subs	r3, r2, r3
 80021cc:	f241 3288 	movw	r2, #5000	@ 0x1388
 80021d0:	4293      	cmp	r3, r2
 80021d2:	d901      	bls.n	80021d8 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80021d4:	2303      	movs	r3, #3
 80021d6:	e0b1      	b.n	800233c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80021d8:	4b4b      	ldr	r3, [pc, #300]	@ (8002308 <HAL_RCC_OscConfig+0x4c4>)
 80021da:	6a1b      	ldr	r3, [r3, #32]
 80021dc:	f003 0302 	and.w	r3, r3, #2
 80021e0:	2b00      	cmp	r3, #0
 80021e2:	d0ee      	beq.n	80021c2 <HAL_RCC_OscConfig+0x37e>
 80021e4:	e014      	b.n	8002210 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80021e6:	f7fe fc7b 	bl	8000ae0 <HAL_GetTick>
 80021ea:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80021ec:	e00a      	b.n	8002204 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80021ee:	f7fe fc77 	bl	8000ae0 <HAL_GetTick>
 80021f2:	4602      	mov	r2, r0
 80021f4:	693b      	ldr	r3, [r7, #16]
 80021f6:	1ad3      	subs	r3, r2, r3
 80021f8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80021fc:	4293      	cmp	r3, r2
 80021fe:	d901      	bls.n	8002204 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8002200:	2303      	movs	r3, #3
 8002202:	e09b      	b.n	800233c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002204:	4b40      	ldr	r3, [pc, #256]	@ (8002308 <HAL_RCC_OscConfig+0x4c4>)
 8002206:	6a1b      	ldr	r3, [r3, #32]
 8002208:	f003 0302 	and.w	r3, r3, #2
 800220c:	2b00      	cmp	r3, #0
 800220e:	d1ee      	bne.n	80021ee <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002210:	7dfb      	ldrb	r3, [r7, #23]
 8002212:	2b01      	cmp	r3, #1
 8002214:	d105      	bne.n	8002222 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002216:	4b3c      	ldr	r3, [pc, #240]	@ (8002308 <HAL_RCC_OscConfig+0x4c4>)
 8002218:	69db      	ldr	r3, [r3, #28]
 800221a:	4a3b      	ldr	r2, [pc, #236]	@ (8002308 <HAL_RCC_OscConfig+0x4c4>)
 800221c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002220:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	69db      	ldr	r3, [r3, #28]
 8002226:	2b00      	cmp	r3, #0
 8002228:	f000 8087 	beq.w	800233a <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800222c:	4b36      	ldr	r3, [pc, #216]	@ (8002308 <HAL_RCC_OscConfig+0x4c4>)
 800222e:	685b      	ldr	r3, [r3, #4]
 8002230:	f003 030c 	and.w	r3, r3, #12
 8002234:	2b08      	cmp	r3, #8
 8002236:	d061      	beq.n	80022fc <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	69db      	ldr	r3, [r3, #28]
 800223c:	2b02      	cmp	r3, #2
 800223e:	d146      	bne.n	80022ce <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002240:	4b33      	ldr	r3, [pc, #204]	@ (8002310 <HAL_RCC_OscConfig+0x4cc>)
 8002242:	2200      	movs	r2, #0
 8002244:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002246:	f7fe fc4b 	bl	8000ae0 <HAL_GetTick>
 800224a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800224c:	e008      	b.n	8002260 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800224e:	f7fe fc47 	bl	8000ae0 <HAL_GetTick>
 8002252:	4602      	mov	r2, r0
 8002254:	693b      	ldr	r3, [r7, #16]
 8002256:	1ad3      	subs	r3, r2, r3
 8002258:	2b02      	cmp	r3, #2
 800225a:	d901      	bls.n	8002260 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 800225c:	2303      	movs	r3, #3
 800225e:	e06d      	b.n	800233c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002260:	4b29      	ldr	r3, [pc, #164]	@ (8002308 <HAL_RCC_OscConfig+0x4c4>)
 8002262:	681b      	ldr	r3, [r3, #0]
 8002264:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002268:	2b00      	cmp	r3, #0
 800226a:	d1f0      	bne.n	800224e <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	6a1b      	ldr	r3, [r3, #32]
 8002270:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002274:	d108      	bne.n	8002288 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8002276:	4b24      	ldr	r3, [pc, #144]	@ (8002308 <HAL_RCC_OscConfig+0x4c4>)
 8002278:	685b      	ldr	r3, [r3, #4]
 800227a:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	689b      	ldr	r3, [r3, #8]
 8002282:	4921      	ldr	r1, [pc, #132]	@ (8002308 <HAL_RCC_OscConfig+0x4c4>)
 8002284:	4313      	orrs	r3, r2
 8002286:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002288:	4b1f      	ldr	r3, [pc, #124]	@ (8002308 <HAL_RCC_OscConfig+0x4c4>)
 800228a:	685b      	ldr	r3, [r3, #4]
 800228c:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	6a19      	ldr	r1, [r3, #32]
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002298:	430b      	orrs	r3, r1
 800229a:	491b      	ldr	r1, [pc, #108]	@ (8002308 <HAL_RCC_OscConfig+0x4c4>)
 800229c:	4313      	orrs	r3, r2
 800229e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80022a0:	4b1b      	ldr	r3, [pc, #108]	@ (8002310 <HAL_RCC_OscConfig+0x4cc>)
 80022a2:	2201      	movs	r2, #1
 80022a4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80022a6:	f7fe fc1b 	bl	8000ae0 <HAL_GetTick>
 80022aa:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80022ac:	e008      	b.n	80022c0 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80022ae:	f7fe fc17 	bl	8000ae0 <HAL_GetTick>
 80022b2:	4602      	mov	r2, r0
 80022b4:	693b      	ldr	r3, [r7, #16]
 80022b6:	1ad3      	subs	r3, r2, r3
 80022b8:	2b02      	cmp	r3, #2
 80022ba:	d901      	bls.n	80022c0 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80022bc:	2303      	movs	r3, #3
 80022be:	e03d      	b.n	800233c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80022c0:	4b11      	ldr	r3, [pc, #68]	@ (8002308 <HAL_RCC_OscConfig+0x4c4>)
 80022c2:	681b      	ldr	r3, [r3, #0]
 80022c4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80022c8:	2b00      	cmp	r3, #0
 80022ca:	d0f0      	beq.n	80022ae <HAL_RCC_OscConfig+0x46a>
 80022cc:	e035      	b.n	800233a <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80022ce:	4b10      	ldr	r3, [pc, #64]	@ (8002310 <HAL_RCC_OscConfig+0x4cc>)
 80022d0:	2200      	movs	r2, #0
 80022d2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80022d4:	f7fe fc04 	bl	8000ae0 <HAL_GetTick>
 80022d8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80022da:	e008      	b.n	80022ee <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80022dc:	f7fe fc00 	bl	8000ae0 <HAL_GetTick>
 80022e0:	4602      	mov	r2, r0
 80022e2:	693b      	ldr	r3, [r7, #16]
 80022e4:	1ad3      	subs	r3, r2, r3
 80022e6:	2b02      	cmp	r3, #2
 80022e8:	d901      	bls.n	80022ee <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80022ea:	2303      	movs	r3, #3
 80022ec:	e026      	b.n	800233c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80022ee:	4b06      	ldr	r3, [pc, #24]	@ (8002308 <HAL_RCC_OscConfig+0x4c4>)
 80022f0:	681b      	ldr	r3, [r3, #0]
 80022f2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80022f6:	2b00      	cmp	r3, #0
 80022f8:	d1f0      	bne.n	80022dc <HAL_RCC_OscConfig+0x498>
 80022fa:	e01e      	b.n	800233a <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	69db      	ldr	r3, [r3, #28]
 8002300:	2b01      	cmp	r3, #1
 8002302:	d107      	bne.n	8002314 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8002304:	2301      	movs	r3, #1
 8002306:	e019      	b.n	800233c <HAL_RCC_OscConfig+0x4f8>
 8002308:	40021000 	.word	0x40021000
 800230c:	40007000 	.word	0x40007000
 8002310:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002314:	4b0b      	ldr	r3, [pc, #44]	@ (8002344 <HAL_RCC_OscConfig+0x500>)
 8002316:	685b      	ldr	r3, [r3, #4]
 8002318:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800231a:	68fb      	ldr	r3, [r7, #12]
 800231c:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	6a1b      	ldr	r3, [r3, #32]
 8002324:	429a      	cmp	r2, r3
 8002326:	d106      	bne.n	8002336 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8002328:	68fb      	ldr	r3, [r7, #12]
 800232a:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002332:	429a      	cmp	r2, r3
 8002334:	d001      	beq.n	800233a <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8002336:	2301      	movs	r3, #1
 8002338:	e000      	b.n	800233c <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 800233a:	2300      	movs	r3, #0
}
 800233c:	4618      	mov	r0, r3
 800233e:	3718      	adds	r7, #24
 8002340:	46bd      	mov	sp, r7
 8002342:	bd80      	pop	{r7, pc}
 8002344:	40021000 	.word	0x40021000

08002348 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002348:	b580      	push	{r7, lr}
 800234a:	b084      	sub	sp, #16
 800234c:	af00      	add	r7, sp, #0
 800234e:	6078      	str	r0, [r7, #4]
 8002350:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	2b00      	cmp	r3, #0
 8002356:	d101      	bne.n	800235c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002358:	2301      	movs	r3, #1
 800235a:	e0d0      	b.n	80024fe <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800235c:	4b6a      	ldr	r3, [pc, #424]	@ (8002508 <HAL_RCC_ClockConfig+0x1c0>)
 800235e:	681b      	ldr	r3, [r3, #0]
 8002360:	f003 0307 	and.w	r3, r3, #7
 8002364:	683a      	ldr	r2, [r7, #0]
 8002366:	429a      	cmp	r2, r3
 8002368:	d910      	bls.n	800238c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800236a:	4b67      	ldr	r3, [pc, #412]	@ (8002508 <HAL_RCC_ClockConfig+0x1c0>)
 800236c:	681b      	ldr	r3, [r3, #0]
 800236e:	f023 0207 	bic.w	r2, r3, #7
 8002372:	4965      	ldr	r1, [pc, #404]	@ (8002508 <HAL_RCC_ClockConfig+0x1c0>)
 8002374:	683b      	ldr	r3, [r7, #0]
 8002376:	4313      	orrs	r3, r2
 8002378:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800237a:	4b63      	ldr	r3, [pc, #396]	@ (8002508 <HAL_RCC_ClockConfig+0x1c0>)
 800237c:	681b      	ldr	r3, [r3, #0]
 800237e:	f003 0307 	and.w	r3, r3, #7
 8002382:	683a      	ldr	r2, [r7, #0]
 8002384:	429a      	cmp	r2, r3
 8002386:	d001      	beq.n	800238c <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8002388:	2301      	movs	r3, #1
 800238a:	e0b8      	b.n	80024fe <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	681b      	ldr	r3, [r3, #0]
 8002390:	f003 0302 	and.w	r3, r3, #2
 8002394:	2b00      	cmp	r3, #0
 8002396:	d020      	beq.n	80023da <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	681b      	ldr	r3, [r3, #0]
 800239c:	f003 0304 	and.w	r3, r3, #4
 80023a0:	2b00      	cmp	r3, #0
 80023a2:	d005      	beq.n	80023b0 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80023a4:	4b59      	ldr	r3, [pc, #356]	@ (800250c <HAL_RCC_ClockConfig+0x1c4>)
 80023a6:	685b      	ldr	r3, [r3, #4]
 80023a8:	4a58      	ldr	r2, [pc, #352]	@ (800250c <HAL_RCC_ClockConfig+0x1c4>)
 80023aa:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 80023ae:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	681b      	ldr	r3, [r3, #0]
 80023b4:	f003 0308 	and.w	r3, r3, #8
 80023b8:	2b00      	cmp	r3, #0
 80023ba:	d005      	beq.n	80023c8 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80023bc:	4b53      	ldr	r3, [pc, #332]	@ (800250c <HAL_RCC_ClockConfig+0x1c4>)
 80023be:	685b      	ldr	r3, [r3, #4]
 80023c0:	4a52      	ldr	r2, [pc, #328]	@ (800250c <HAL_RCC_ClockConfig+0x1c4>)
 80023c2:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 80023c6:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80023c8:	4b50      	ldr	r3, [pc, #320]	@ (800250c <HAL_RCC_ClockConfig+0x1c4>)
 80023ca:	685b      	ldr	r3, [r3, #4]
 80023cc:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	689b      	ldr	r3, [r3, #8]
 80023d4:	494d      	ldr	r1, [pc, #308]	@ (800250c <HAL_RCC_ClockConfig+0x1c4>)
 80023d6:	4313      	orrs	r3, r2
 80023d8:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	681b      	ldr	r3, [r3, #0]
 80023de:	f003 0301 	and.w	r3, r3, #1
 80023e2:	2b00      	cmp	r3, #0
 80023e4:	d040      	beq.n	8002468 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	685b      	ldr	r3, [r3, #4]
 80023ea:	2b01      	cmp	r3, #1
 80023ec:	d107      	bne.n	80023fe <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80023ee:	4b47      	ldr	r3, [pc, #284]	@ (800250c <HAL_RCC_ClockConfig+0x1c4>)
 80023f0:	681b      	ldr	r3, [r3, #0]
 80023f2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80023f6:	2b00      	cmp	r3, #0
 80023f8:	d115      	bne.n	8002426 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80023fa:	2301      	movs	r3, #1
 80023fc:	e07f      	b.n	80024fe <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	685b      	ldr	r3, [r3, #4]
 8002402:	2b02      	cmp	r3, #2
 8002404:	d107      	bne.n	8002416 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002406:	4b41      	ldr	r3, [pc, #260]	@ (800250c <HAL_RCC_ClockConfig+0x1c4>)
 8002408:	681b      	ldr	r3, [r3, #0]
 800240a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800240e:	2b00      	cmp	r3, #0
 8002410:	d109      	bne.n	8002426 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002412:	2301      	movs	r3, #1
 8002414:	e073      	b.n	80024fe <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002416:	4b3d      	ldr	r3, [pc, #244]	@ (800250c <HAL_RCC_ClockConfig+0x1c4>)
 8002418:	681b      	ldr	r3, [r3, #0]
 800241a:	f003 0302 	and.w	r3, r3, #2
 800241e:	2b00      	cmp	r3, #0
 8002420:	d101      	bne.n	8002426 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002422:	2301      	movs	r3, #1
 8002424:	e06b      	b.n	80024fe <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002426:	4b39      	ldr	r3, [pc, #228]	@ (800250c <HAL_RCC_ClockConfig+0x1c4>)
 8002428:	685b      	ldr	r3, [r3, #4]
 800242a:	f023 0203 	bic.w	r2, r3, #3
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	685b      	ldr	r3, [r3, #4]
 8002432:	4936      	ldr	r1, [pc, #216]	@ (800250c <HAL_RCC_ClockConfig+0x1c4>)
 8002434:	4313      	orrs	r3, r2
 8002436:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002438:	f7fe fb52 	bl	8000ae0 <HAL_GetTick>
 800243c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800243e:	e00a      	b.n	8002456 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002440:	f7fe fb4e 	bl	8000ae0 <HAL_GetTick>
 8002444:	4602      	mov	r2, r0
 8002446:	68fb      	ldr	r3, [r7, #12]
 8002448:	1ad3      	subs	r3, r2, r3
 800244a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800244e:	4293      	cmp	r3, r2
 8002450:	d901      	bls.n	8002456 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002452:	2303      	movs	r3, #3
 8002454:	e053      	b.n	80024fe <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002456:	4b2d      	ldr	r3, [pc, #180]	@ (800250c <HAL_RCC_ClockConfig+0x1c4>)
 8002458:	685b      	ldr	r3, [r3, #4]
 800245a:	f003 020c 	and.w	r2, r3, #12
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	685b      	ldr	r3, [r3, #4]
 8002462:	009b      	lsls	r3, r3, #2
 8002464:	429a      	cmp	r2, r3
 8002466:	d1eb      	bne.n	8002440 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002468:	4b27      	ldr	r3, [pc, #156]	@ (8002508 <HAL_RCC_ClockConfig+0x1c0>)
 800246a:	681b      	ldr	r3, [r3, #0]
 800246c:	f003 0307 	and.w	r3, r3, #7
 8002470:	683a      	ldr	r2, [r7, #0]
 8002472:	429a      	cmp	r2, r3
 8002474:	d210      	bcs.n	8002498 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002476:	4b24      	ldr	r3, [pc, #144]	@ (8002508 <HAL_RCC_ClockConfig+0x1c0>)
 8002478:	681b      	ldr	r3, [r3, #0]
 800247a:	f023 0207 	bic.w	r2, r3, #7
 800247e:	4922      	ldr	r1, [pc, #136]	@ (8002508 <HAL_RCC_ClockConfig+0x1c0>)
 8002480:	683b      	ldr	r3, [r7, #0]
 8002482:	4313      	orrs	r3, r2
 8002484:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002486:	4b20      	ldr	r3, [pc, #128]	@ (8002508 <HAL_RCC_ClockConfig+0x1c0>)
 8002488:	681b      	ldr	r3, [r3, #0]
 800248a:	f003 0307 	and.w	r3, r3, #7
 800248e:	683a      	ldr	r2, [r7, #0]
 8002490:	429a      	cmp	r2, r3
 8002492:	d001      	beq.n	8002498 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8002494:	2301      	movs	r3, #1
 8002496:	e032      	b.n	80024fe <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	681b      	ldr	r3, [r3, #0]
 800249c:	f003 0304 	and.w	r3, r3, #4
 80024a0:	2b00      	cmp	r3, #0
 80024a2:	d008      	beq.n	80024b6 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80024a4:	4b19      	ldr	r3, [pc, #100]	@ (800250c <HAL_RCC_ClockConfig+0x1c4>)
 80024a6:	685b      	ldr	r3, [r3, #4]
 80024a8:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	68db      	ldr	r3, [r3, #12]
 80024b0:	4916      	ldr	r1, [pc, #88]	@ (800250c <HAL_RCC_ClockConfig+0x1c4>)
 80024b2:	4313      	orrs	r3, r2
 80024b4:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	681b      	ldr	r3, [r3, #0]
 80024ba:	f003 0308 	and.w	r3, r3, #8
 80024be:	2b00      	cmp	r3, #0
 80024c0:	d009      	beq.n	80024d6 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80024c2:	4b12      	ldr	r3, [pc, #72]	@ (800250c <HAL_RCC_ClockConfig+0x1c4>)
 80024c4:	685b      	ldr	r3, [r3, #4]
 80024c6:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	691b      	ldr	r3, [r3, #16]
 80024ce:	00db      	lsls	r3, r3, #3
 80024d0:	490e      	ldr	r1, [pc, #56]	@ (800250c <HAL_RCC_ClockConfig+0x1c4>)
 80024d2:	4313      	orrs	r3, r2
 80024d4:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80024d6:	f000 f821 	bl	800251c <HAL_RCC_GetSysClockFreq>
 80024da:	4602      	mov	r2, r0
 80024dc:	4b0b      	ldr	r3, [pc, #44]	@ (800250c <HAL_RCC_ClockConfig+0x1c4>)
 80024de:	685b      	ldr	r3, [r3, #4]
 80024e0:	091b      	lsrs	r3, r3, #4
 80024e2:	f003 030f 	and.w	r3, r3, #15
 80024e6:	490a      	ldr	r1, [pc, #40]	@ (8002510 <HAL_RCC_ClockConfig+0x1c8>)
 80024e8:	5ccb      	ldrb	r3, [r1, r3]
 80024ea:	fa22 f303 	lsr.w	r3, r2, r3
 80024ee:	4a09      	ldr	r2, [pc, #36]	@ (8002514 <HAL_RCC_ClockConfig+0x1cc>)
 80024f0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80024f2:	4b09      	ldr	r3, [pc, #36]	@ (8002518 <HAL_RCC_ClockConfig+0x1d0>)
 80024f4:	681b      	ldr	r3, [r3, #0]
 80024f6:	4618      	mov	r0, r3
 80024f8:	f7fe fab0 	bl	8000a5c <HAL_InitTick>

  return HAL_OK;
 80024fc:	2300      	movs	r3, #0
}
 80024fe:	4618      	mov	r0, r3
 8002500:	3710      	adds	r7, #16
 8002502:	46bd      	mov	sp, r7
 8002504:	bd80      	pop	{r7, pc}
 8002506:	bf00      	nop
 8002508:	40022000 	.word	0x40022000
 800250c:	40021000 	.word	0x40021000
 8002510:	08004660 	.word	0x08004660
 8002514:	20000008 	.word	0x20000008
 8002518:	2000000c 	.word	0x2000000c

0800251c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800251c:	b480      	push	{r7}
 800251e:	b087      	sub	sp, #28
 8002520:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002522:	2300      	movs	r3, #0
 8002524:	60fb      	str	r3, [r7, #12]
 8002526:	2300      	movs	r3, #0
 8002528:	60bb      	str	r3, [r7, #8]
 800252a:	2300      	movs	r3, #0
 800252c:	617b      	str	r3, [r7, #20]
 800252e:	2300      	movs	r3, #0
 8002530:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8002532:	2300      	movs	r3, #0
 8002534:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8002536:	4b1e      	ldr	r3, [pc, #120]	@ (80025b0 <HAL_RCC_GetSysClockFreq+0x94>)
 8002538:	685b      	ldr	r3, [r3, #4]
 800253a:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800253c:	68fb      	ldr	r3, [r7, #12]
 800253e:	f003 030c 	and.w	r3, r3, #12
 8002542:	2b04      	cmp	r3, #4
 8002544:	d002      	beq.n	800254c <HAL_RCC_GetSysClockFreq+0x30>
 8002546:	2b08      	cmp	r3, #8
 8002548:	d003      	beq.n	8002552 <HAL_RCC_GetSysClockFreq+0x36>
 800254a:	e027      	b.n	800259c <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800254c:	4b19      	ldr	r3, [pc, #100]	@ (80025b4 <HAL_RCC_GetSysClockFreq+0x98>)
 800254e:	613b      	str	r3, [r7, #16]
      break;
 8002550:	e027      	b.n	80025a2 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8002552:	68fb      	ldr	r3, [r7, #12]
 8002554:	0c9b      	lsrs	r3, r3, #18
 8002556:	f003 030f 	and.w	r3, r3, #15
 800255a:	4a17      	ldr	r2, [pc, #92]	@ (80025b8 <HAL_RCC_GetSysClockFreq+0x9c>)
 800255c:	5cd3      	ldrb	r3, [r2, r3]
 800255e:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002560:	68fb      	ldr	r3, [r7, #12]
 8002562:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002566:	2b00      	cmp	r3, #0
 8002568:	d010      	beq.n	800258c <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800256a:	4b11      	ldr	r3, [pc, #68]	@ (80025b0 <HAL_RCC_GetSysClockFreq+0x94>)
 800256c:	685b      	ldr	r3, [r3, #4]
 800256e:	0c5b      	lsrs	r3, r3, #17
 8002570:	f003 0301 	and.w	r3, r3, #1
 8002574:	4a11      	ldr	r2, [pc, #68]	@ (80025bc <HAL_RCC_GetSysClockFreq+0xa0>)
 8002576:	5cd3      	ldrb	r3, [r2, r3]
 8002578:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	4a0d      	ldr	r2, [pc, #52]	@ (80025b4 <HAL_RCC_GetSysClockFreq+0x98>)
 800257e:	fb03 f202 	mul.w	r2, r3, r2
 8002582:	68bb      	ldr	r3, [r7, #8]
 8002584:	fbb2 f3f3 	udiv	r3, r2, r3
 8002588:	617b      	str	r3, [r7, #20]
 800258a:	e004      	b.n	8002596 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	4a0c      	ldr	r2, [pc, #48]	@ (80025c0 <HAL_RCC_GetSysClockFreq+0xa4>)
 8002590:	fb02 f303 	mul.w	r3, r2, r3
 8002594:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8002596:	697b      	ldr	r3, [r7, #20]
 8002598:	613b      	str	r3, [r7, #16]
      break;
 800259a:	e002      	b.n	80025a2 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800259c:	4b05      	ldr	r3, [pc, #20]	@ (80025b4 <HAL_RCC_GetSysClockFreq+0x98>)
 800259e:	613b      	str	r3, [r7, #16]
      break;
 80025a0:	bf00      	nop
    }
  }
  return sysclockfreq;
 80025a2:	693b      	ldr	r3, [r7, #16]
}
 80025a4:	4618      	mov	r0, r3
 80025a6:	371c      	adds	r7, #28
 80025a8:	46bd      	mov	sp, r7
 80025aa:	bc80      	pop	{r7}
 80025ac:	4770      	bx	lr
 80025ae:	bf00      	nop
 80025b0:	40021000 	.word	0x40021000
 80025b4:	007a1200 	.word	0x007a1200
 80025b8:	08004678 	.word	0x08004678
 80025bc:	08004688 	.word	0x08004688
 80025c0:	003d0900 	.word	0x003d0900

080025c4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80025c4:	b480      	push	{r7}
 80025c6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80025c8:	4b02      	ldr	r3, [pc, #8]	@ (80025d4 <HAL_RCC_GetHCLKFreq+0x10>)
 80025ca:	681b      	ldr	r3, [r3, #0]
}
 80025cc:	4618      	mov	r0, r3
 80025ce:	46bd      	mov	sp, r7
 80025d0:	bc80      	pop	{r7}
 80025d2:	4770      	bx	lr
 80025d4:	20000008 	.word	0x20000008

080025d8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80025d8:	b580      	push	{r7, lr}
 80025da:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80025dc:	f7ff fff2 	bl	80025c4 <HAL_RCC_GetHCLKFreq>
 80025e0:	4602      	mov	r2, r0
 80025e2:	4b05      	ldr	r3, [pc, #20]	@ (80025f8 <HAL_RCC_GetPCLK1Freq+0x20>)
 80025e4:	685b      	ldr	r3, [r3, #4]
 80025e6:	0a1b      	lsrs	r3, r3, #8
 80025e8:	f003 0307 	and.w	r3, r3, #7
 80025ec:	4903      	ldr	r1, [pc, #12]	@ (80025fc <HAL_RCC_GetPCLK1Freq+0x24>)
 80025ee:	5ccb      	ldrb	r3, [r1, r3]
 80025f0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80025f4:	4618      	mov	r0, r3
 80025f6:	bd80      	pop	{r7, pc}
 80025f8:	40021000 	.word	0x40021000
 80025fc:	08004670 	.word	0x08004670

08002600 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002600:	b580      	push	{r7, lr}
 8002602:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002604:	f7ff ffde 	bl	80025c4 <HAL_RCC_GetHCLKFreq>
 8002608:	4602      	mov	r2, r0
 800260a:	4b05      	ldr	r3, [pc, #20]	@ (8002620 <HAL_RCC_GetPCLK2Freq+0x20>)
 800260c:	685b      	ldr	r3, [r3, #4]
 800260e:	0adb      	lsrs	r3, r3, #11
 8002610:	f003 0307 	and.w	r3, r3, #7
 8002614:	4903      	ldr	r1, [pc, #12]	@ (8002624 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002616:	5ccb      	ldrb	r3, [r1, r3]
 8002618:	fa22 f303 	lsr.w	r3, r2, r3
}
 800261c:	4618      	mov	r0, r3
 800261e:	bd80      	pop	{r7, pc}
 8002620:	40021000 	.word	0x40021000
 8002624:	08004670 	.word	0x08004670

08002628 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8002628:	b480      	push	{r7}
 800262a:	b085      	sub	sp, #20
 800262c:	af00      	add	r7, sp, #0
 800262e:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8002630:	4b0a      	ldr	r3, [pc, #40]	@ (800265c <RCC_Delay+0x34>)
 8002632:	681b      	ldr	r3, [r3, #0]
 8002634:	4a0a      	ldr	r2, [pc, #40]	@ (8002660 <RCC_Delay+0x38>)
 8002636:	fba2 2303 	umull	r2, r3, r2, r3
 800263a:	0a5b      	lsrs	r3, r3, #9
 800263c:	687a      	ldr	r2, [r7, #4]
 800263e:	fb02 f303 	mul.w	r3, r2, r3
 8002642:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8002644:	bf00      	nop
  }
  while (Delay --);
 8002646:	68fb      	ldr	r3, [r7, #12]
 8002648:	1e5a      	subs	r2, r3, #1
 800264a:	60fa      	str	r2, [r7, #12]
 800264c:	2b00      	cmp	r3, #0
 800264e:	d1f9      	bne.n	8002644 <RCC_Delay+0x1c>
}
 8002650:	bf00      	nop
 8002652:	bf00      	nop
 8002654:	3714      	adds	r7, #20
 8002656:	46bd      	mov	sp, r7
 8002658:	bc80      	pop	{r7}
 800265a:	4770      	bx	lr
 800265c:	20000008 	.word	0x20000008
 8002660:	10624dd3 	.word	0x10624dd3

08002664 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002664:	b580      	push	{r7, lr}
 8002666:	b082      	sub	sp, #8
 8002668:	af00      	add	r7, sp, #0
 800266a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	2b00      	cmp	r3, #0
 8002670:	d101      	bne.n	8002676 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002672:	2301      	movs	r3, #1
 8002674:	e042      	b.n	80026fc <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800267c:	b2db      	uxtb	r3, r3
 800267e:	2b00      	cmp	r3, #0
 8002680:	d106      	bne.n	8002690 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	2200      	movs	r2, #0
 8002686:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800268a:	6878      	ldr	r0, [r7, #4]
 800268c:	f7fe f852 	bl	8000734 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	2224      	movs	r2, #36	@ 0x24
 8002694:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	681b      	ldr	r3, [r3, #0]
 800269c:	68da      	ldr	r2, [r3, #12]
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	681b      	ldr	r3, [r3, #0]
 80026a2:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80026a6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80026a8:	6878      	ldr	r0, [r7, #4]
 80026aa:	f000 fd63 	bl	8003174 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	681b      	ldr	r3, [r3, #0]
 80026b2:	691a      	ldr	r2, [r3, #16]
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	681b      	ldr	r3, [r3, #0]
 80026b8:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80026bc:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	681b      	ldr	r3, [r3, #0]
 80026c2:	695a      	ldr	r2, [r3, #20]
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	681b      	ldr	r3, [r3, #0]
 80026c8:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80026cc:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	681b      	ldr	r3, [r3, #0]
 80026d2:	68da      	ldr	r2, [r3, #12]
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	681b      	ldr	r3, [r3, #0]
 80026d8:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80026dc:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	2200      	movs	r2, #0
 80026e2:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	2220      	movs	r2, #32
 80026e8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	2220      	movs	r2, #32
 80026f0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	2200      	movs	r2, #0
 80026f8:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80026fa:	2300      	movs	r3, #0
}
 80026fc:	4618      	mov	r0, r3
 80026fe:	3708      	adds	r7, #8
 8002700:	46bd      	mov	sp, r7
 8002702:	bd80      	pop	{r7, pc}

08002704 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002704:	b580      	push	{r7, lr}
 8002706:	b08a      	sub	sp, #40	@ 0x28
 8002708:	af02      	add	r7, sp, #8
 800270a:	60f8      	str	r0, [r7, #12]
 800270c:	60b9      	str	r1, [r7, #8]
 800270e:	603b      	str	r3, [r7, #0]
 8002710:	4613      	mov	r3, r2
 8002712:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8002714:	2300      	movs	r3, #0
 8002716:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002718:	68fb      	ldr	r3, [r7, #12]
 800271a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800271e:	b2db      	uxtb	r3, r3
 8002720:	2b20      	cmp	r3, #32
 8002722:	d175      	bne.n	8002810 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8002724:	68bb      	ldr	r3, [r7, #8]
 8002726:	2b00      	cmp	r3, #0
 8002728:	d002      	beq.n	8002730 <HAL_UART_Transmit+0x2c>
 800272a:	88fb      	ldrh	r3, [r7, #6]
 800272c:	2b00      	cmp	r3, #0
 800272e:	d101      	bne.n	8002734 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8002730:	2301      	movs	r3, #1
 8002732:	e06e      	b.n	8002812 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002734:	68fb      	ldr	r3, [r7, #12]
 8002736:	2200      	movs	r2, #0
 8002738:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800273a:	68fb      	ldr	r3, [r7, #12]
 800273c:	2221      	movs	r2, #33	@ 0x21
 800273e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002742:	f7fe f9cd 	bl	8000ae0 <HAL_GetTick>
 8002746:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8002748:	68fb      	ldr	r3, [r7, #12]
 800274a:	88fa      	ldrh	r2, [r7, #6]
 800274c:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 800274e:	68fb      	ldr	r3, [r7, #12]
 8002750:	88fa      	ldrh	r2, [r7, #6]
 8002752:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002754:	68fb      	ldr	r3, [r7, #12]
 8002756:	689b      	ldr	r3, [r3, #8]
 8002758:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800275c:	d108      	bne.n	8002770 <HAL_UART_Transmit+0x6c>
 800275e:	68fb      	ldr	r3, [r7, #12]
 8002760:	691b      	ldr	r3, [r3, #16]
 8002762:	2b00      	cmp	r3, #0
 8002764:	d104      	bne.n	8002770 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8002766:	2300      	movs	r3, #0
 8002768:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800276a:	68bb      	ldr	r3, [r7, #8]
 800276c:	61bb      	str	r3, [r7, #24]
 800276e:	e003      	b.n	8002778 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8002770:	68bb      	ldr	r3, [r7, #8]
 8002772:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002774:	2300      	movs	r3, #0
 8002776:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8002778:	e02e      	b.n	80027d8 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800277a:	683b      	ldr	r3, [r7, #0]
 800277c:	9300      	str	r3, [sp, #0]
 800277e:	697b      	ldr	r3, [r7, #20]
 8002780:	2200      	movs	r2, #0
 8002782:	2180      	movs	r1, #128	@ 0x80
 8002784:	68f8      	ldr	r0, [r7, #12]
 8002786:	f000 fb01 	bl	8002d8c <UART_WaitOnFlagUntilTimeout>
 800278a:	4603      	mov	r3, r0
 800278c:	2b00      	cmp	r3, #0
 800278e:	d005      	beq.n	800279c <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8002790:	68fb      	ldr	r3, [r7, #12]
 8002792:	2220      	movs	r2, #32
 8002794:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8002798:	2303      	movs	r3, #3
 800279a:	e03a      	b.n	8002812 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 800279c:	69fb      	ldr	r3, [r7, #28]
 800279e:	2b00      	cmp	r3, #0
 80027a0:	d10b      	bne.n	80027ba <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80027a2:	69bb      	ldr	r3, [r7, #24]
 80027a4:	881b      	ldrh	r3, [r3, #0]
 80027a6:	461a      	mov	r2, r3
 80027a8:	68fb      	ldr	r3, [r7, #12]
 80027aa:	681b      	ldr	r3, [r3, #0]
 80027ac:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80027b0:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80027b2:	69bb      	ldr	r3, [r7, #24]
 80027b4:	3302      	adds	r3, #2
 80027b6:	61bb      	str	r3, [r7, #24]
 80027b8:	e007      	b.n	80027ca <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80027ba:	69fb      	ldr	r3, [r7, #28]
 80027bc:	781a      	ldrb	r2, [r3, #0]
 80027be:	68fb      	ldr	r3, [r7, #12]
 80027c0:	681b      	ldr	r3, [r3, #0]
 80027c2:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80027c4:	69fb      	ldr	r3, [r7, #28]
 80027c6:	3301      	adds	r3, #1
 80027c8:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80027ca:	68fb      	ldr	r3, [r7, #12]
 80027cc:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80027ce:	b29b      	uxth	r3, r3
 80027d0:	3b01      	subs	r3, #1
 80027d2:	b29a      	uxth	r2, r3
 80027d4:	68fb      	ldr	r3, [r7, #12]
 80027d6:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 80027d8:	68fb      	ldr	r3, [r7, #12]
 80027da:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80027dc:	b29b      	uxth	r3, r3
 80027de:	2b00      	cmp	r3, #0
 80027e0:	d1cb      	bne.n	800277a <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80027e2:	683b      	ldr	r3, [r7, #0]
 80027e4:	9300      	str	r3, [sp, #0]
 80027e6:	697b      	ldr	r3, [r7, #20]
 80027e8:	2200      	movs	r2, #0
 80027ea:	2140      	movs	r1, #64	@ 0x40
 80027ec:	68f8      	ldr	r0, [r7, #12]
 80027ee:	f000 facd 	bl	8002d8c <UART_WaitOnFlagUntilTimeout>
 80027f2:	4603      	mov	r3, r0
 80027f4:	2b00      	cmp	r3, #0
 80027f6:	d005      	beq.n	8002804 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 80027f8:	68fb      	ldr	r3, [r7, #12]
 80027fa:	2220      	movs	r2, #32
 80027fc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8002800:	2303      	movs	r3, #3
 8002802:	e006      	b.n	8002812 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002804:	68fb      	ldr	r3, [r7, #12]
 8002806:	2220      	movs	r2, #32
 8002808:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 800280c:	2300      	movs	r3, #0
 800280e:	e000      	b.n	8002812 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8002810:	2302      	movs	r3, #2
  }
}
 8002812:	4618      	mov	r0, r3
 8002814:	3720      	adds	r7, #32
 8002816:	46bd      	mov	sp, r7
 8002818:	bd80      	pop	{r7, pc}
	...

0800281c <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800281c:	b580      	push	{r7, lr}
 800281e:	b0ba      	sub	sp, #232	@ 0xe8
 8002820:	af00      	add	r7, sp, #0
 8002822:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	681b      	ldr	r3, [r3, #0]
 8002828:	681b      	ldr	r3, [r3, #0]
 800282a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	681b      	ldr	r3, [r3, #0]
 8002832:	68db      	ldr	r3, [r3, #12]
 8002834:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	681b      	ldr	r3, [r3, #0]
 800283c:	695b      	ldr	r3, [r3, #20]
 800283e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8002842:	2300      	movs	r3, #0
 8002844:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8002848:	2300      	movs	r3, #0
 800284a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800284e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002852:	f003 030f 	and.w	r3, r3, #15
 8002856:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 800285a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800285e:	2b00      	cmp	r3, #0
 8002860:	d10f      	bne.n	8002882 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8002862:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002866:	f003 0320 	and.w	r3, r3, #32
 800286a:	2b00      	cmp	r3, #0
 800286c:	d009      	beq.n	8002882 <HAL_UART_IRQHandler+0x66>
 800286e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002872:	f003 0320 	and.w	r3, r3, #32
 8002876:	2b00      	cmp	r3, #0
 8002878:	d003      	beq.n	8002882 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800287a:	6878      	ldr	r0, [r7, #4]
 800287c:	f000 fbbc 	bl	8002ff8 <UART_Receive_IT>
      return;
 8002880:	e25b      	b.n	8002d3a <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8002882:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8002886:	2b00      	cmp	r3, #0
 8002888:	f000 80de 	beq.w	8002a48 <HAL_UART_IRQHandler+0x22c>
 800288c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8002890:	f003 0301 	and.w	r3, r3, #1
 8002894:	2b00      	cmp	r3, #0
 8002896:	d106      	bne.n	80028a6 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8002898:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800289c:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 80028a0:	2b00      	cmp	r3, #0
 80028a2:	f000 80d1 	beq.w	8002a48 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80028a6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80028aa:	f003 0301 	and.w	r3, r3, #1
 80028ae:	2b00      	cmp	r3, #0
 80028b0:	d00b      	beq.n	80028ca <HAL_UART_IRQHandler+0xae>
 80028b2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80028b6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80028ba:	2b00      	cmp	r3, #0
 80028bc:	d005      	beq.n	80028ca <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80028c2:	f043 0201 	orr.w	r2, r3, #1
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80028ca:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80028ce:	f003 0304 	and.w	r3, r3, #4
 80028d2:	2b00      	cmp	r3, #0
 80028d4:	d00b      	beq.n	80028ee <HAL_UART_IRQHandler+0xd2>
 80028d6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80028da:	f003 0301 	and.w	r3, r3, #1
 80028de:	2b00      	cmp	r3, #0
 80028e0:	d005      	beq.n	80028ee <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80028e6:	f043 0202 	orr.w	r2, r3, #2
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80028ee:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80028f2:	f003 0302 	and.w	r3, r3, #2
 80028f6:	2b00      	cmp	r3, #0
 80028f8:	d00b      	beq.n	8002912 <HAL_UART_IRQHandler+0xf6>
 80028fa:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80028fe:	f003 0301 	and.w	r3, r3, #1
 8002902:	2b00      	cmp	r3, #0
 8002904:	d005      	beq.n	8002912 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800290a:	f043 0204 	orr.w	r2, r3, #4
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8002912:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002916:	f003 0308 	and.w	r3, r3, #8
 800291a:	2b00      	cmp	r3, #0
 800291c:	d011      	beq.n	8002942 <HAL_UART_IRQHandler+0x126>
 800291e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002922:	f003 0320 	and.w	r3, r3, #32
 8002926:	2b00      	cmp	r3, #0
 8002928:	d105      	bne.n	8002936 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800292a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800292e:	f003 0301 	and.w	r3, r3, #1
 8002932:	2b00      	cmp	r3, #0
 8002934:	d005      	beq.n	8002942 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800293a:	f043 0208 	orr.w	r2, r3, #8
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002946:	2b00      	cmp	r3, #0
 8002948:	f000 81f2 	beq.w	8002d30 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800294c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002950:	f003 0320 	and.w	r3, r3, #32
 8002954:	2b00      	cmp	r3, #0
 8002956:	d008      	beq.n	800296a <HAL_UART_IRQHandler+0x14e>
 8002958:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800295c:	f003 0320 	and.w	r3, r3, #32
 8002960:	2b00      	cmp	r3, #0
 8002962:	d002      	beq.n	800296a <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8002964:	6878      	ldr	r0, [r7, #4]
 8002966:	f000 fb47 	bl	8002ff8 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	681b      	ldr	r3, [r3, #0]
 800296e:	695b      	ldr	r3, [r3, #20]
 8002970:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002974:	2b00      	cmp	r3, #0
 8002976:	bf14      	ite	ne
 8002978:	2301      	movne	r3, #1
 800297a:	2300      	moveq	r3, #0
 800297c:	b2db      	uxtb	r3, r3
 800297e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002986:	f003 0308 	and.w	r3, r3, #8
 800298a:	2b00      	cmp	r3, #0
 800298c:	d103      	bne.n	8002996 <HAL_UART_IRQHandler+0x17a>
 800298e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8002992:	2b00      	cmp	r3, #0
 8002994:	d04f      	beq.n	8002a36 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8002996:	6878      	ldr	r0, [r7, #4]
 8002998:	f000 fa51 	bl	8002e3e <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	681b      	ldr	r3, [r3, #0]
 80029a0:	695b      	ldr	r3, [r3, #20]
 80029a2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80029a6:	2b00      	cmp	r3, #0
 80029a8:	d041      	beq.n	8002a2e <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	681b      	ldr	r3, [r3, #0]
 80029ae:	3314      	adds	r3, #20
 80029b0:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80029b4:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80029b8:	e853 3f00 	ldrex	r3, [r3]
 80029bc:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 80029c0:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80029c4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80029c8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	681b      	ldr	r3, [r3, #0]
 80029d0:	3314      	adds	r3, #20
 80029d2:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 80029d6:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 80029da:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80029de:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 80029e2:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 80029e6:	e841 2300 	strex	r3, r2, [r1]
 80029ea:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 80029ee:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80029f2:	2b00      	cmp	r3, #0
 80029f4:	d1d9      	bne.n	80029aa <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80029fa:	2b00      	cmp	r3, #0
 80029fc:	d013      	beq.n	8002a26 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002a02:	4a7e      	ldr	r2, [pc, #504]	@ (8002bfc <HAL_UART_IRQHandler+0x3e0>)
 8002a04:	635a      	str	r2, [r3, #52]	@ 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002a0a:	4618      	mov	r0, r3
 8002a0c:	f7ff f806 	bl	8001a1c <HAL_DMA_Abort_IT>
 8002a10:	4603      	mov	r3, r0
 8002a12:	2b00      	cmp	r3, #0
 8002a14:	d016      	beq.n	8002a44 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002a1a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002a1c:	687a      	ldr	r2, [r7, #4]
 8002a1e:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8002a20:	4610      	mov	r0, r2
 8002a22:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002a24:	e00e      	b.n	8002a44 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8002a26:	6878      	ldr	r0, [r7, #4]
 8002a28:	f000 f99c 	bl	8002d64 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002a2c:	e00a      	b.n	8002a44 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8002a2e:	6878      	ldr	r0, [r7, #4]
 8002a30:	f000 f998 	bl	8002d64 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002a34:	e006      	b.n	8002a44 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8002a36:	6878      	ldr	r0, [r7, #4]
 8002a38:	f000 f994 	bl	8002d64 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	2200      	movs	r2, #0
 8002a40:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8002a42:	e175      	b.n	8002d30 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002a44:	bf00      	nop
    return;
 8002a46:	e173      	b.n	8002d30 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a4c:	2b01      	cmp	r3, #1
 8002a4e:	f040 814f 	bne.w	8002cf0 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8002a52:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002a56:	f003 0310 	and.w	r3, r3, #16
 8002a5a:	2b00      	cmp	r3, #0
 8002a5c:	f000 8148 	beq.w	8002cf0 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8002a60:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002a64:	f003 0310 	and.w	r3, r3, #16
 8002a68:	2b00      	cmp	r3, #0
 8002a6a:	f000 8141 	beq.w	8002cf0 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8002a6e:	2300      	movs	r3, #0
 8002a70:	60bb      	str	r3, [r7, #8]
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	681b      	ldr	r3, [r3, #0]
 8002a76:	681b      	ldr	r3, [r3, #0]
 8002a78:	60bb      	str	r3, [r7, #8]
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	681b      	ldr	r3, [r3, #0]
 8002a7e:	685b      	ldr	r3, [r3, #4]
 8002a80:	60bb      	str	r3, [r7, #8]
 8002a82:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	681b      	ldr	r3, [r3, #0]
 8002a88:	695b      	ldr	r3, [r3, #20]
 8002a8a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002a8e:	2b00      	cmp	r3, #0
 8002a90:	f000 80b6 	beq.w	8002c00 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002a98:	681b      	ldr	r3, [r3, #0]
 8002a9a:	685b      	ldr	r3, [r3, #4]
 8002a9c:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8002aa0:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8002aa4:	2b00      	cmp	r3, #0
 8002aa6:	f000 8145 	beq.w	8002d34 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8002aae:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8002ab2:	429a      	cmp	r2, r3
 8002ab4:	f080 813e 	bcs.w	8002d34 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8002abe:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002ac4:	699b      	ldr	r3, [r3, #24]
 8002ac6:	2b20      	cmp	r3, #32
 8002ac8:	f000 8088 	beq.w	8002bdc <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	681b      	ldr	r3, [r3, #0]
 8002ad0:	330c      	adds	r3, #12
 8002ad2:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002ad6:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8002ada:	e853 3f00 	ldrex	r3, [r3]
 8002ade:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8002ae2:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8002ae6:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002aea:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	681b      	ldr	r3, [r3, #0]
 8002af2:	330c      	adds	r3, #12
 8002af4:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8002af8:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8002afc:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002b00:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8002b04:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8002b08:	e841 2300 	strex	r3, r2, [r1]
 8002b0c:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8002b10:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002b14:	2b00      	cmp	r3, #0
 8002b16:	d1d9      	bne.n	8002acc <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	681b      	ldr	r3, [r3, #0]
 8002b1c:	3314      	adds	r3, #20
 8002b1e:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002b20:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002b22:	e853 3f00 	ldrex	r3, [r3]
 8002b26:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8002b28:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8002b2a:	f023 0301 	bic.w	r3, r3, #1
 8002b2e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	681b      	ldr	r3, [r3, #0]
 8002b36:	3314      	adds	r3, #20
 8002b38:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8002b3c:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8002b40:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002b42:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8002b44:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8002b48:	e841 2300 	strex	r3, r2, [r1]
 8002b4c:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8002b4e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8002b50:	2b00      	cmp	r3, #0
 8002b52:	d1e1      	bne.n	8002b18 <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	681b      	ldr	r3, [r3, #0]
 8002b58:	3314      	adds	r3, #20
 8002b5a:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002b5c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8002b5e:	e853 3f00 	ldrex	r3, [r3]
 8002b62:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8002b64:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002b66:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8002b6a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	681b      	ldr	r3, [r3, #0]
 8002b72:	3314      	adds	r3, #20
 8002b74:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8002b78:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8002b7a:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002b7c:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8002b7e:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8002b80:	e841 2300 	strex	r3, r2, [r1]
 8002b84:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8002b86:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8002b88:	2b00      	cmp	r3, #0
 8002b8a:	d1e3      	bne.n	8002b54 <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	2220      	movs	r2, #32
 8002b90:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	2200      	movs	r2, #0
 8002b98:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	681b      	ldr	r3, [r3, #0]
 8002b9e:	330c      	adds	r3, #12
 8002ba0:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002ba2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002ba4:	e853 3f00 	ldrex	r3, [r3]
 8002ba8:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8002baa:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002bac:	f023 0310 	bic.w	r3, r3, #16
 8002bb0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	681b      	ldr	r3, [r3, #0]
 8002bb8:	330c      	adds	r3, #12
 8002bba:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8002bbe:	65ba      	str	r2, [r7, #88]	@ 0x58
 8002bc0:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002bc2:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8002bc4:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8002bc6:	e841 2300 	strex	r3, r2, [r1]
 8002bca:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8002bcc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002bce:	2b00      	cmp	r3, #0
 8002bd0:	d1e3      	bne.n	8002b9a <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002bd6:	4618      	mov	r0, r3
 8002bd8:	f7fe fee5 	bl	80019a6 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	2202      	movs	r2, #2
 8002be0:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8002bea:	b29b      	uxth	r3, r3
 8002bec:	1ad3      	subs	r3, r2, r3
 8002bee:	b29b      	uxth	r3, r3
 8002bf0:	4619      	mov	r1, r3
 8002bf2:	6878      	ldr	r0, [r7, #4]
 8002bf4:	f000 f8bf 	bl	8002d76 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8002bf8:	e09c      	b.n	8002d34 <HAL_UART_IRQHandler+0x518>
 8002bfa:	bf00      	nop
 8002bfc:	08002f03 	.word	0x08002f03
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8002c08:	b29b      	uxth	r3, r3
 8002c0a:	1ad3      	subs	r3, r2, r3
 8002c0c:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8002c14:	b29b      	uxth	r3, r3
 8002c16:	2b00      	cmp	r3, #0
 8002c18:	f000 808e 	beq.w	8002d38 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8002c1c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8002c20:	2b00      	cmp	r3, #0
 8002c22:	f000 8089 	beq.w	8002d38 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	681b      	ldr	r3, [r3, #0]
 8002c2a:	330c      	adds	r3, #12
 8002c2c:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002c2e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002c30:	e853 3f00 	ldrex	r3, [r3]
 8002c34:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8002c36:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002c38:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8002c3c:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	681b      	ldr	r3, [r3, #0]
 8002c44:	330c      	adds	r3, #12
 8002c46:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8002c4a:	647a      	str	r2, [r7, #68]	@ 0x44
 8002c4c:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002c4e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8002c50:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8002c52:	e841 2300 	strex	r3, r2, [r1]
 8002c56:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8002c58:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002c5a:	2b00      	cmp	r3, #0
 8002c5c:	d1e3      	bne.n	8002c26 <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	681b      	ldr	r3, [r3, #0]
 8002c62:	3314      	adds	r3, #20
 8002c64:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002c66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c68:	e853 3f00 	ldrex	r3, [r3]
 8002c6c:	623b      	str	r3, [r7, #32]
   return(result);
 8002c6e:	6a3b      	ldr	r3, [r7, #32]
 8002c70:	f023 0301 	bic.w	r3, r3, #1
 8002c74:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	681b      	ldr	r3, [r3, #0]
 8002c7c:	3314      	adds	r3, #20
 8002c7e:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8002c82:	633a      	str	r2, [r7, #48]	@ 0x30
 8002c84:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002c86:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8002c88:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002c8a:	e841 2300 	strex	r3, r2, [r1]
 8002c8e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8002c90:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002c92:	2b00      	cmp	r3, #0
 8002c94:	d1e3      	bne.n	8002c5e <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	2220      	movs	r2, #32
 8002c9a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	2200      	movs	r2, #0
 8002ca2:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	681b      	ldr	r3, [r3, #0]
 8002ca8:	330c      	adds	r3, #12
 8002caa:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002cac:	693b      	ldr	r3, [r7, #16]
 8002cae:	e853 3f00 	ldrex	r3, [r3]
 8002cb2:	60fb      	str	r3, [r7, #12]
   return(result);
 8002cb4:	68fb      	ldr	r3, [r7, #12]
 8002cb6:	f023 0310 	bic.w	r3, r3, #16
 8002cba:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	681b      	ldr	r3, [r3, #0]
 8002cc2:	330c      	adds	r3, #12
 8002cc4:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8002cc8:	61fa      	str	r2, [r7, #28]
 8002cca:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002ccc:	69b9      	ldr	r1, [r7, #24]
 8002cce:	69fa      	ldr	r2, [r7, #28]
 8002cd0:	e841 2300 	strex	r3, r2, [r1]
 8002cd4:	617b      	str	r3, [r7, #20]
   return(result);
 8002cd6:	697b      	ldr	r3, [r7, #20]
 8002cd8:	2b00      	cmp	r3, #0
 8002cda:	d1e3      	bne.n	8002ca4 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	2202      	movs	r2, #2
 8002ce0:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8002ce2:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8002ce6:	4619      	mov	r1, r3
 8002ce8:	6878      	ldr	r0, [r7, #4]
 8002cea:	f000 f844 	bl	8002d76 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8002cee:	e023      	b.n	8002d38 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8002cf0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002cf4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002cf8:	2b00      	cmp	r3, #0
 8002cfa:	d009      	beq.n	8002d10 <HAL_UART_IRQHandler+0x4f4>
 8002cfc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002d00:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002d04:	2b00      	cmp	r3, #0
 8002d06:	d003      	beq.n	8002d10 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8002d08:	6878      	ldr	r0, [r7, #4]
 8002d0a:	f000 f90e 	bl	8002f2a <UART_Transmit_IT>
    return;
 8002d0e:	e014      	b.n	8002d3a <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8002d10:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002d14:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002d18:	2b00      	cmp	r3, #0
 8002d1a:	d00e      	beq.n	8002d3a <HAL_UART_IRQHandler+0x51e>
 8002d1c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002d20:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002d24:	2b00      	cmp	r3, #0
 8002d26:	d008      	beq.n	8002d3a <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8002d28:	6878      	ldr	r0, [r7, #4]
 8002d2a:	f000 f94d 	bl	8002fc8 <UART_EndTransmit_IT>
    return;
 8002d2e:	e004      	b.n	8002d3a <HAL_UART_IRQHandler+0x51e>
    return;
 8002d30:	bf00      	nop
 8002d32:	e002      	b.n	8002d3a <HAL_UART_IRQHandler+0x51e>
      return;
 8002d34:	bf00      	nop
 8002d36:	e000      	b.n	8002d3a <HAL_UART_IRQHandler+0x51e>
      return;
 8002d38:	bf00      	nop
  }
}
 8002d3a:	37e8      	adds	r7, #232	@ 0xe8
 8002d3c:	46bd      	mov	sp, r7
 8002d3e:	bd80      	pop	{r7, pc}

08002d40 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8002d40:	b480      	push	{r7}
 8002d42:	b083      	sub	sp, #12
 8002d44:	af00      	add	r7, sp, #0
 8002d46:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8002d48:	bf00      	nop
 8002d4a:	370c      	adds	r7, #12
 8002d4c:	46bd      	mov	sp, r7
 8002d4e:	bc80      	pop	{r7}
 8002d50:	4770      	bx	lr

08002d52 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8002d52:	b480      	push	{r7}
 8002d54:	b083      	sub	sp, #12
 8002d56:	af00      	add	r7, sp, #0
 8002d58:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8002d5a:	bf00      	nop
 8002d5c:	370c      	adds	r7, #12
 8002d5e:	46bd      	mov	sp, r7
 8002d60:	bc80      	pop	{r7}
 8002d62:	4770      	bx	lr

08002d64 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8002d64:	b480      	push	{r7}
 8002d66:	b083      	sub	sp, #12
 8002d68:	af00      	add	r7, sp, #0
 8002d6a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8002d6c:	bf00      	nop
 8002d6e:	370c      	adds	r7, #12
 8002d70:	46bd      	mov	sp, r7
 8002d72:	bc80      	pop	{r7}
 8002d74:	4770      	bx	lr

08002d76 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8002d76:	b480      	push	{r7}
 8002d78:	b083      	sub	sp, #12
 8002d7a:	af00      	add	r7, sp, #0
 8002d7c:	6078      	str	r0, [r7, #4]
 8002d7e:	460b      	mov	r3, r1
 8002d80:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8002d82:	bf00      	nop
 8002d84:	370c      	adds	r7, #12
 8002d86:	46bd      	mov	sp, r7
 8002d88:	bc80      	pop	{r7}
 8002d8a:	4770      	bx	lr

08002d8c <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8002d8c:	b580      	push	{r7, lr}
 8002d8e:	b086      	sub	sp, #24
 8002d90:	af00      	add	r7, sp, #0
 8002d92:	60f8      	str	r0, [r7, #12]
 8002d94:	60b9      	str	r1, [r7, #8]
 8002d96:	603b      	str	r3, [r7, #0]
 8002d98:	4613      	mov	r3, r2
 8002d9a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002d9c:	e03b      	b.n	8002e16 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002d9e:	6a3b      	ldr	r3, [r7, #32]
 8002da0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002da4:	d037      	beq.n	8002e16 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002da6:	f7fd fe9b 	bl	8000ae0 <HAL_GetTick>
 8002daa:	4602      	mov	r2, r0
 8002dac:	683b      	ldr	r3, [r7, #0]
 8002dae:	1ad3      	subs	r3, r2, r3
 8002db0:	6a3a      	ldr	r2, [r7, #32]
 8002db2:	429a      	cmp	r2, r3
 8002db4:	d302      	bcc.n	8002dbc <UART_WaitOnFlagUntilTimeout+0x30>
 8002db6:	6a3b      	ldr	r3, [r7, #32]
 8002db8:	2b00      	cmp	r3, #0
 8002dba:	d101      	bne.n	8002dc0 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8002dbc:	2303      	movs	r3, #3
 8002dbe:	e03a      	b.n	8002e36 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8002dc0:	68fb      	ldr	r3, [r7, #12]
 8002dc2:	681b      	ldr	r3, [r3, #0]
 8002dc4:	68db      	ldr	r3, [r3, #12]
 8002dc6:	f003 0304 	and.w	r3, r3, #4
 8002dca:	2b00      	cmp	r3, #0
 8002dcc:	d023      	beq.n	8002e16 <UART_WaitOnFlagUntilTimeout+0x8a>
 8002dce:	68bb      	ldr	r3, [r7, #8]
 8002dd0:	2b80      	cmp	r3, #128	@ 0x80
 8002dd2:	d020      	beq.n	8002e16 <UART_WaitOnFlagUntilTimeout+0x8a>
 8002dd4:	68bb      	ldr	r3, [r7, #8]
 8002dd6:	2b40      	cmp	r3, #64	@ 0x40
 8002dd8:	d01d      	beq.n	8002e16 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8002dda:	68fb      	ldr	r3, [r7, #12]
 8002ddc:	681b      	ldr	r3, [r3, #0]
 8002dde:	681b      	ldr	r3, [r3, #0]
 8002de0:	f003 0308 	and.w	r3, r3, #8
 8002de4:	2b08      	cmp	r3, #8
 8002de6:	d116      	bne.n	8002e16 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8002de8:	2300      	movs	r3, #0
 8002dea:	617b      	str	r3, [r7, #20]
 8002dec:	68fb      	ldr	r3, [r7, #12]
 8002dee:	681b      	ldr	r3, [r3, #0]
 8002df0:	681b      	ldr	r3, [r3, #0]
 8002df2:	617b      	str	r3, [r7, #20]
 8002df4:	68fb      	ldr	r3, [r7, #12]
 8002df6:	681b      	ldr	r3, [r3, #0]
 8002df8:	685b      	ldr	r3, [r3, #4]
 8002dfa:	617b      	str	r3, [r7, #20]
 8002dfc:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8002dfe:	68f8      	ldr	r0, [r7, #12]
 8002e00:	f000 f81d 	bl	8002e3e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8002e04:	68fb      	ldr	r3, [r7, #12]
 8002e06:	2208      	movs	r2, #8
 8002e08:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8002e0a:	68fb      	ldr	r3, [r7, #12]
 8002e0c:	2200      	movs	r2, #0
 8002e0e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8002e12:	2301      	movs	r3, #1
 8002e14:	e00f      	b.n	8002e36 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002e16:	68fb      	ldr	r3, [r7, #12]
 8002e18:	681b      	ldr	r3, [r3, #0]
 8002e1a:	681a      	ldr	r2, [r3, #0]
 8002e1c:	68bb      	ldr	r3, [r7, #8]
 8002e1e:	4013      	ands	r3, r2
 8002e20:	68ba      	ldr	r2, [r7, #8]
 8002e22:	429a      	cmp	r2, r3
 8002e24:	bf0c      	ite	eq
 8002e26:	2301      	moveq	r3, #1
 8002e28:	2300      	movne	r3, #0
 8002e2a:	b2db      	uxtb	r3, r3
 8002e2c:	461a      	mov	r2, r3
 8002e2e:	79fb      	ldrb	r3, [r7, #7]
 8002e30:	429a      	cmp	r2, r3
 8002e32:	d0b4      	beq.n	8002d9e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002e34:	2300      	movs	r3, #0
}
 8002e36:	4618      	mov	r0, r3
 8002e38:	3718      	adds	r7, #24
 8002e3a:	46bd      	mov	sp, r7
 8002e3c:	bd80      	pop	{r7, pc}

08002e3e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8002e3e:	b480      	push	{r7}
 8002e40:	b095      	sub	sp, #84	@ 0x54
 8002e42:	af00      	add	r7, sp, #0
 8002e44:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	681b      	ldr	r3, [r3, #0]
 8002e4a:	330c      	adds	r3, #12
 8002e4c:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002e4e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002e50:	e853 3f00 	ldrex	r3, [r3]
 8002e54:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8002e56:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002e58:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8002e5c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	681b      	ldr	r3, [r3, #0]
 8002e62:	330c      	adds	r3, #12
 8002e64:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8002e66:	643a      	str	r2, [r7, #64]	@ 0x40
 8002e68:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002e6a:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8002e6c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8002e6e:	e841 2300 	strex	r3, r2, [r1]
 8002e72:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8002e74:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002e76:	2b00      	cmp	r3, #0
 8002e78:	d1e5      	bne.n	8002e46 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	681b      	ldr	r3, [r3, #0]
 8002e7e:	3314      	adds	r3, #20
 8002e80:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002e82:	6a3b      	ldr	r3, [r7, #32]
 8002e84:	e853 3f00 	ldrex	r3, [r3]
 8002e88:	61fb      	str	r3, [r7, #28]
   return(result);
 8002e8a:	69fb      	ldr	r3, [r7, #28]
 8002e8c:	f023 0301 	bic.w	r3, r3, #1
 8002e90:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	681b      	ldr	r3, [r3, #0]
 8002e96:	3314      	adds	r3, #20
 8002e98:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8002e9a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002e9c:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002e9e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002ea0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002ea2:	e841 2300 	strex	r3, r2, [r1]
 8002ea6:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8002ea8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002eaa:	2b00      	cmp	r3, #0
 8002eac:	d1e5      	bne.n	8002e7a <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002eb2:	2b01      	cmp	r3, #1
 8002eb4:	d119      	bne.n	8002eea <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	681b      	ldr	r3, [r3, #0]
 8002eba:	330c      	adds	r3, #12
 8002ebc:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002ebe:	68fb      	ldr	r3, [r7, #12]
 8002ec0:	e853 3f00 	ldrex	r3, [r3]
 8002ec4:	60bb      	str	r3, [r7, #8]
   return(result);
 8002ec6:	68bb      	ldr	r3, [r7, #8]
 8002ec8:	f023 0310 	bic.w	r3, r3, #16
 8002ecc:	647b      	str	r3, [r7, #68]	@ 0x44
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	681b      	ldr	r3, [r3, #0]
 8002ed2:	330c      	adds	r3, #12
 8002ed4:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8002ed6:	61ba      	str	r2, [r7, #24]
 8002ed8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002eda:	6979      	ldr	r1, [r7, #20]
 8002edc:	69ba      	ldr	r2, [r7, #24]
 8002ede:	e841 2300 	strex	r3, r2, [r1]
 8002ee2:	613b      	str	r3, [r7, #16]
   return(result);
 8002ee4:	693b      	ldr	r3, [r7, #16]
 8002ee6:	2b00      	cmp	r3, #0
 8002ee8:	d1e5      	bne.n	8002eb6 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	2220      	movs	r2, #32
 8002eee:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	2200      	movs	r2, #0
 8002ef6:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8002ef8:	bf00      	nop
 8002efa:	3754      	adds	r7, #84	@ 0x54
 8002efc:	46bd      	mov	sp, r7
 8002efe:	bc80      	pop	{r7}
 8002f00:	4770      	bx	lr

08002f02 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8002f02:	b580      	push	{r7, lr}
 8002f04:	b084      	sub	sp, #16
 8002f06:	af00      	add	r7, sp, #0
 8002f08:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f0e:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8002f10:	68fb      	ldr	r3, [r7, #12]
 8002f12:	2200      	movs	r2, #0
 8002f14:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 8002f16:	68fb      	ldr	r3, [r7, #12]
 8002f18:	2200      	movs	r2, #0
 8002f1a:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8002f1c:	68f8      	ldr	r0, [r7, #12]
 8002f1e:	f7ff ff21 	bl	8002d64 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8002f22:	bf00      	nop
 8002f24:	3710      	adds	r7, #16
 8002f26:	46bd      	mov	sp, r7
 8002f28:	bd80      	pop	{r7, pc}

08002f2a <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8002f2a:	b480      	push	{r7}
 8002f2c:	b085      	sub	sp, #20
 8002f2e:	af00      	add	r7, sp, #0
 8002f30:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002f38:	b2db      	uxtb	r3, r3
 8002f3a:	2b21      	cmp	r3, #33	@ 0x21
 8002f3c:	d13e      	bne.n	8002fbc <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	689b      	ldr	r3, [r3, #8]
 8002f42:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002f46:	d114      	bne.n	8002f72 <UART_Transmit_IT+0x48>
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	691b      	ldr	r3, [r3, #16]
 8002f4c:	2b00      	cmp	r3, #0
 8002f4e:	d110      	bne.n	8002f72 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	6a1b      	ldr	r3, [r3, #32]
 8002f54:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8002f56:	68fb      	ldr	r3, [r7, #12]
 8002f58:	881b      	ldrh	r3, [r3, #0]
 8002f5a:	461a      	mov	r2, r3
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	681b      	ldr	r3, [r3, #0]
 8002f60:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002f64:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	6a1b      	ldr	r3, [r3, #32]
 8002f6a:	1c9a      	adds	r2, r3, #2
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	621a      	str	r2, [r3, #32]
 8002f70:	e008      	b.n	8002f84 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	6a1b      	ldr	r3, [r3, #32]
 8002f76:	1c59      	adds	r1, r3, #1
 8002f78:	687a      	ldr	r2, [r7, #4]
 8002f7a:	6211      	str	r1, [r2, #32]
 8002f7c:	781a      	ldrb	r2, [r3, #0]
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	681b      	ldr	r3, [r3, #0]
 8002f82:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8002f88:	b29b      	uxth	r3, r3
 8002f8a:	3b01      	subs	r3, #1
 8002f8c:	b29b      	uxth	r3, r3
 8002f8e:	687a      	ldr	r2, [r7, #4]
 8002f90:	4619      	mov	r1, r3
 8002f92:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8002f94:	2b00      	cmp	r3, #0
 8002f96:	d10f      	bne.n	8002fb8 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	681b      	ldr	r3, [r3, #0]
 8002f9c:	68da      	ldr	r2, [r3, #12]
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	681b      	ldr	r3, [r3, #0]
 8002fa2:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002fa6:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	681b      	ldr	r3, [r3, #0]
 8002fac:	68da      	ldr	r2, [r3, #12]
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	681b      	ldr	r3, [r3, #0]
 8002fb2:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002fb6:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8002fb8:	2300      	movs	r3, #0
 8002fba:	e000      	b.n	8002fbe <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8002fbc:	2302      	movs	r3, #2
  }
}
 8002fbe:	4618      	mov	r0, r3
 8002fc0:	3714      	adds	r7, #20
 8002fc2:	46bd      	mov	sp, r7
 8002fc4:	bc80      	pop	{r7}
 8002fc6:	4770      	bx	lr

08002fc8 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8002fc8:	b580      	push	{r7, lr}
 8002fca:	b082      	sub	sp, #8
 8002fcc:	af00      	add	r7, sp, #0
 8002fce:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	681b      	ldr	r3, [r3, #0]
 8002fd4:	68da      	ldr	r2, [r3, #12]
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	681b      	ldr	r3, [r3, #0]
 8002fda:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002fde:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	2220      	movs	r2, #32
 8002fe4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8002fe8:	6878      	ldr	r0, [r7, #4]
 8002fea:	f7ff fea9 	bl	8002d40 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8002fee:	2300      	movs	r3, #0
}
 8002ff0:	4618      	mov	r0, r3
 8002ff2:	3708      	adds	r7, #8
 8002ff4:	46bd      	mov	sp, r7
 8002ff6:	bd80      	pop	{r7, pc}

08002ff8 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8002ff8:	b580      	push	{r7, lr}
 8002ffa:	b08c      	sub	sp, #48	@ 0x30
 8002ffc:	af00      	add	r7, sp, #0
 8002ffe:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8003006:	b2db      	uxtb	r3, r3
 8003008:	2b22      	cmp	r3, #34	@ 0x22
 800300a:	f040 80ae 	bne.w	800316a <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	689b      	ldr	r3, [r3, #8]
 8003012:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003016:	d117      	bne.n	8003048 <UART_Receive_IT+0x50>
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	691b      	ldr	r3, [r3, #16]
 800301c:	2b00      	cmp	r3, #0
 800301e:	d113      	bne.n	8003048 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8003020:	2300      	movs	r3, #0
 8003022:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003028:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	681b      	ldr	r3, [r3, #0]
 800302e:	685b      	ldr	r3, [r3, #4]
 8003030:	b29b      	uxth	r3, r3
 8003032:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003036:	b29a      	uxth	r2, r3
 8003038:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800303a:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003040:	1c9a      	adds	r2, r3, #2
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	629a      	str	r2, [r3, #40]	@ 0x28
 8003046:	e026      	b.n	8003096 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800304c:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 800304e:	2300      	movs	r3, #0
 8003050:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	689b      	ldr	r3, [r3, #8]
 8003056:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800305a:	d007      	beq.n	800306c <UART_Receive_IT+0x74>
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	689b      	ldr	r3, [r3, #8]
 8003060:	2b00      	cmp	r3, #0
 8003062:	d10a      	bne.n	800307a <UART_Receive_IT+0x82>
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	691b      	ldr	r3, [r3, #16]
 8003068:	2b00      	cmp	r3, #0
 800306a:	d106      	bne.n	800307a <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	681b      	ldr	r3, [r3, #0]
 8003070:	685b      	ldr	r3, [r3, #4]
 8003072:	b2da      	uxtb	r2, r3
 8003074:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003076:	701a      	strb	r2, [r3, #0]
 8003078:	e008      	b.n	800308c <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	681b      	ldr	r3, [r3, #0]
 800307e:	685b      	ldr	r3, [r3, #4]
 8003080:	b2db      	uxtb	r3, r3
 8003082:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003086:	b2da      	uxtb	r2, r3
 8003088:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800308a:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003090:	1c5a      	adds	r2, r3, #1
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800309a:	b29b      	uxth	r3, r3
 800309c:	3b01      	subs	r3, #1
 800309e:	b29b      	uxth	r3, r3
 80030a0:	687a      	ldr	r2, [r7, #4]
 80030a2:	4619      	mov	r1, r3
 80030a4:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 80030a6:	2b00      	cmp	r3, #0
 80030a8:	d15d      	bne.n	8003166 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	681b      	ldr	r3, [r3, #0]
 80030ae:	68da      	ldr	r2, [r3, #12]
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	681b      	ldr	r3, [r3, #0]
 80030b4:	f022 0220 	bic.w	r2, r2, #32
 80030b8:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	681b      	ldr	r3, [r3, #0]
 80030be:	68da      	ldr	r2, [r3, #12]
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80030c8:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	681b      	ldr	r3, [r3, #0]
 80030ce:	695a      	ldr	r2, [r3, #20]
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	681b      	ldr	r3, [r3, #0]
 80030d4:	f022 0201 	bic.w	r2, r2, #1
 80030d8:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	2220      	movs	r2, #32
 80030de:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	2200      	movs	r2, #0
 80030e6:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80030ec:	2b01      	cmp	r3, #1
 80030ee:	d135      	bne.n	800315c <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	2200      	movs	r2, #0
 80030f4:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	681b      	ldr	r3, [r3, #0]
 80030fa:	330c      	adds	r3, #12
 80030fc:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80030fe:	697b      	ldr	r3, [r7, #20]
 8003100:	e853 3f00 	ldrex	r3, [r3]
 8003104:	613b      	str	r3, [r7, #16]
   return(result);
 8003106:	693b      	ldr	r3, [r7, #16]
 8003108:	f023 0310 	bic.w	r3, r3, #16
 800310c:	627b      	str	r3, [r7, #36]	@ 0x24
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	681b      	ldr	r3, [r3, #0]
 8003112:	330c      	adds	r3, #12
 8003114:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003116:	623a      	str	r2, [r7, #32]
 8003118:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800311a:	69f9      	ldr	r1, [r7, #28]
 800311c:	6a3a      	ldr	r2, [r7, #32]
 800311e:	e841 2300 	strex	r3, r2, [r1]
 8003122:	61bb      	str	r3, [r7, #24]
   return(result);
 8003124:	69bb      	ldr	r3, [r7, #24]
 8003126:	2b00      	cmp	r3, #0
 8003128:	d1e5      	bne.n	80030f6 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	681b      	ldr	r3, [r3, #0]
 800312e:	681b      	ldr	r3, [r3, #0]
 8003130:	f003 0310 	and.w	r3, r3, #16
 8003134:	2b10      	cmp	r3, #16
 8003136:	d10a      	bne.n	800314e <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8003138:	2300      	movs	r3, #0
 800313a:	60fb      	str	r3, [r7, #12]
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	681b      	ldr	r3, [r3, #0]
 8003140:	681b      	ldr	r3, [r3, #0]
 8003142:	60fb      	str	r3, [r7, #12]
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	681b      	ldr	r3, [r3, #0]
 8003148:	685b      	ldr	r3, [r3, #4]
 800314a:	60fb      	str	r3, [r7, #12]
 800314c:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8003152:	4619      	mov	r1, r3
 8003154:	6878      	ldr	r0, [r7, #4]
 8003156:	f7ff fe0e 	bl	8002d76 <HAL_UARTEx_RxEventCallback>
 800315a:	e002      	b.n	8003162 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800315c:	6878      	ldr	r0, [r7, #4]
 800315e:	f7ff fdf8 	bl	8002d52 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8003162:	2300      	movs	r3, #0
 8003164:	e002      	b.n	800316c <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8003166:	2300      	movs	r3, #0
 8003168:	e000      	b.n	800316c <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 800316a:	2302      	movs	r3, #2
  }
}
 800316c:	4618      	mov	r0, r3
 800316e:	3730      	adds	r7, #48	@ 0x30
 8003170:	46bd      	mov	sp, r7
 8003172:	bd80      	pop	{r7, pc}

08003174 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003174:	b580      	push	{r7, lr}
 8003176:	b084      	sub	sp, #16
 8003178:	af00      	add	r7, sp, #0
 800317a:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	681b      	ldr	r3, [r3, #0]
 8003180:	691b      	ldr	r3, [r3, #16]
 8003182:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	68da      	ldr	r2, [r3, #12]
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	681b      	ldr	r3, [r3, #0]
 800318e:	430a      	orrs	r2, r1
 8003190:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	689a      	ldr	r2, [r3, #8]
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	691b      	ldr	r3, [r3, #16]
 800319a:	431a      	orrs	r2, r3
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	695b      	ldr	r3, [r3, #20]
 80031a0:	4313      	orrs	r3, r2
 80031a2:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	68db      	ldr	r3, [r3, #12]
 80031aa:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 80031ae:	f023 030c 	bic.w	r3, r3, #12
 80031b2:	687a      	ldr	r2, [r7, #4]
 80031b4:	6812      	ldr	r2, [r2, #0]
 80031b6:	68b9      	ldr	r1, [r7, #8]
 80031b8:	430b      	orrs	r3, r1
 80031ba:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	681b      	ldr	r3, [r3, #0]
 80031c0:	695b      	ldr	r3, [r3, #20]
 80031c2:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	699a      	ldr	r2, [r3, #24]
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	681b      	ldr	r3, [r3, #0]
 80031ce:	430a      	orrs	r2, r1
 80031d0:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	681b      	ldr	r3, [r3, #0]
 80031d6:	4a2c      	ldr	r2, [pc, #176]	@ (8003288 <UART_SetConfig+0x114>)
 80031d8:	4293      	cmp	r3, r2
 80031da:	d103      	bne.n	80031e4 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 80031dc:	f7ff fa10 	bl	8002600 <HAL_RCC_GetPCLK2Freq>
 80031e0:	60f8      	str	r0, [r7, #12]
 80031e2:	e002      	b.n	80031ea <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 80031e4:	f7ff f9f8 	bl	80025d8 <HAL_RCC_GetPCLK1Freq>
 80031e8:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80031ea:	68fa      	ldr	r2, [r7, #12]
 80031ec:	4613      	mov	r3, r2
 80031ee:	009b      	lsls	r3, r3, #2
 80031f0:	4413      	add	r3, r2
 80031f2:	009a      	lsls	r2, r3, #2
 80031f4:	441a      	add	r2, r3
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	685b      	ldr	r3, [r3, #4]
 80031fa:	009b      	lsls	r3, r3, #2
 80031fc:	fbb2 f3f3 	udiv	r3, r2, r3
 8003200:	4a22      	ldr	r2, [pc, #136]	@ (800328c <UART_SetConfig+0x118>)
 8003202:	fba2 2303 	umull	r2, r3, r2, r3
 8003206:	095b      	lsrs	r3, r3, #5
 8003208:	0119      	lsls	r1, r3, #4
 800320a:	68fa      	ldr	r2, [r7, #12]
 800320c:	4613      	mov	r3, r2
 800320e:	009b      	lsls	r3, r3, #2
 8003210:	4413      	add	r3, r2
 8003212:	009a      	lsls	r2, r3, #2
 8003214:	441a      	add	r2, r3
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	685b      	ldr	r3, [r3, #4]
 800321a:	009b      	lsls	r3, r3, #2
 800321c:	fbb2 f2f3 	udiv	r2, r2, r3
 8003220:	4b1a      	ldr	r3, [pc, #104]	@ (800328c <UART_SetConfig+0x118>)
 8003222:	fba3 0302 	umull	r0, r3, r3, r2
 8003226:	095b      	lsrs	r3, r3, #5
 8003228:	2064      	movs	r0, #100	@ 0x64
 800322a:	fb00 f303 	mul.w	r3, r0, r3
 800322e:	1ad3      	subs	r3, r2, r3
 8003230:	011b      	lsls	r3, r3, #4
 8003232:	3332      	adds	r3, #50	@ 0x32
 8003234:	4a15      	ldr	r2, [pc, #84]	@ (800328c <UART_SetConfig+0x118>)
 8003236:	fba2 2303 	umull	r2, r3, r2, r3
 800323a:	095b      	lsrs	r3, r3, #5
 800323c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003240:	4419      	add	r1, r3
 8003242:	68fa      	ldr	r2, [r7, #12]
 8003244:	4613      	mov	r3, r2
 8003246:	009b      	lsls	r3, r3, #2
 8003248:	4413      	add	r3, r2
 800324a:	009a      	lsls	r2, r3, #2
 800324c:	441a      	add	r2, r3
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	685b      	ldr	r3, [r3, #4]
 8003252:	009b      	lsls	r3, r3, #2
 8003254:	fbb2 f2f3 	udiv	r2, r2, r3
 8003258:	4b0c      	ldr	r3, [pc, #48]	@ (800328c <UART_SetConfig+0x118>)
 800325a:	fba3 0302 	umull	r0, r3, r3, r2
 800325e:	095b      	lsrs	r3, r3, #5
 8003260:	2064      	movs	r0, #100	@ 0x64
 8003262:	fb00 f303 	mul.w	r3, r0, r3
 8003266:	1ad3      	subs	r3, r2, r3
 8003268:	011b      	lsls	r3, r3, #4
 800326a:	3332      	adds	r3, #50	@ 0x32
 800326c:	4a07      	ldr	r2, [pc, #28]	@ (800328c <UART_SetConfig+0x118>)
 800326e:	fba2 2303 	umull	r2, r3, r2, r3
 8003272:	095b      	lsrs	r3, r3, #5
 8003274:	f003 020f 	and.w	r2, r3, #15
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	681b      	ldr	r3, [r3, #0]
 800327c:	440a      	add	r2, r1
 800327e:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8003280:	bf00      	nop
 8003282:	3710      	adds	r7, #16
 8003284:	46bd      	mov	sp, r7
 8003286:	bd80      	pop	{r7, pc}
 8003288:	40013800 	.word	0x40013800
 800328c:	51eb851f 	.word	0x51eb851f

08003290 <std>:
 8003290:	2300      	movs	r3, #0
 8003292:	b510      	push	{r4, lr}
 8003294:	4604      	mov	r4, r0
 8003296:	e9c0 3300 	strd	r3, r3, [r0]
 800329a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800329e:	6083      	str	r3, [r0, #8]
 80032a0:	8181      	strh	r1, [r0, #12]
 80032a2:	6643      	str	r3, [r0, #100]	@ 0x64
 80032a4:	81c2      	strh	r2, [r0, #14]
 80032a6:	6183      	str	r3, [r0, #24]
 80032a8:	4619      	mov	r1, r3
 80032aa:	2208      	movs	r2, #8
 80032ac:	305c      	adds	r0, #92	@ 0x5c
 80032ae:	f000 fa2d 	bl	800370c <memset>
 80032b2:	4b0d      	ldr	r3, [pc, #52]	@ (80032e8 <std+0x58>)
 80032b4:	6224      	str	r4, [r4, #32]
 80032b6:	6263      	str	r3, [r4, #36]	@ 0x24
 80032b8:	4b0c      	ldr	r3, [pc, #48]	@ (80032ec <std+0x5c>)
 80032ba:	62a3      	str	r3, [r4, #40]	@ 0x28
 80032bc:	4b0c      	ldr	r3, [pc, #48]	@ (80032f0 <std+0x60>)
 80032be:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80032c0:	4b0c      	ldr	r3, [pc, #48]	@ (80032f4 <std+0x64>)
 80032c2:	6323      	str	r3, [r4, #48]	@ 0x30
 80032c4:	4b0c      	ldr	r3, [pc, #48]	@ (80032f8 <std+0x68>)
 80032c6:	429c      	cmp	r4, r3
 80032c8:	d006      	beq.n	80032d8 <std+0x48>
 80032ca:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80032ce:	4294      	cmp	r4, r2
 80032d0:	d002      	beq.n	80032d8 <std+0x48>
 80032d2:	33d0      	adds	r3, #208	@ 0xd0
 80032d4:	429c      	cmp	r4, r3
 80032d6:	d105      	bne.n	80032e4 <std+0x54>
 80032d8:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80032dc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80032e0:	f000 ba8c 	b.w	80037fc <__retarget_lock_init_recursive>
 80032e4:	bd10      	pop	{r4, pc}
 80032e6:	bf00      	nop
 80032e8:	0800355d 	.word	0x0800355d
 80032ec:	0800357f 	.word	0x0800357f
 80032f0:	080035b7 	.word	0x080035b7
 80032f4:	080035db 	.word	0x080035db
 80032f8:	20000150 	.word	0x20000150

080032fc <stdio_exit_handler>:
 80032fc:	4a02      	ldr	r2, [pc, #8]	@ (8003308 <stdio_exit_handler+0xc>)
 80032fe:	4903      	ldr	r1, [pc, #12]	@ (800330c <stdio_exit_handler+0x10>)
 8003300:	4803      	ldr	r0, [pc, #12]	@ (8003310 <stdio_exit_handler+0x14>)
 8003302:	f000 b869 	b.w	80033d8 <_fwalk_sglue>
 8003306:	bf00      	nop
 8003308:	20000014 	.word	0x20000014
 800330c:	08004361 	.word	0x08004361
 8003310:	20000024 	.word	0x20000024

08003314 <cleanup_stdio>:
 8003314:	6841      	ldr	r1, [r0, #4]
 8003316:	4b0c      	ldr	r3, [pc, #48]	@ (8003348 <cleanup_stdio+0x34>)
 8003318:	b510      	push	{r4, lr}
 800331a:	4299      	cmp	r1, r3
 800331c:	4604      	mov	r4, r0
 800331e:	d001      	beq.n	8003324 <cleanup_stdio+0x10>
 8003320:	f001 f81e 	bl	8004360 <_fflush_r>
 8003324:	68a1      	ldr	r1, [r4, #8]
 8003326:	4b09      	ldr	r3, [pc, #36]	@ (800334c <cleanup_stdio+0x38>)
 8003328:	4299      	cmp	r1, r3
 800332a:	d002      	beq.n	8003332 <cleanup_stdio+0x1e>
 800332c:	4620      	mov	r0, r4
 800332e:	f001 f817 	bl	8004360 <_fflush_r>
 8003332:	68e1      	ldr	r1, [r4, #12]
 8003334:	4b06      	ldr	r3, [pc, #24]	@ (8003350 <cleanup_stdio+0x3c>)
 8003336:	4299      	cmp	r1, r3
 8003338:	d004      	beq.n	8003344 <cleanup_stdio+0x30>
 800333a:	4620      	mov	r0, r4
 800333c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003340:	f001 b80e 	b.w	8004360 <_fflush_r>
 8003344:	bd10      	pop	{r4, pc}
 8003346:	bf00      	nop
 8003348:	20000150 	.word	0x20000150
 800334c:	200001b8 	.word	0x200001b8
 8003350:	20000220 	.word	0x20000220

08003354 <global_stdio_init.part.0>:
 8003354:	b510      	push	{r4, lr}
 8003356:	4b0b      	ldr	r3, [pc, #44]	@ (8003384 <global_stdio_init.part.0+0x30>)
 8003358:	4c0b      	ldr	r4, [pc, #44]	@ (8003388 <global_stdio_init.part.0+0x34>)
 800335a:	4a0c      	ldr	r2, [pc, #48]	@ (800338c <global_stdio_init.part.0+0x38>)
 800335c:	4620      	mov	r0, r4
 800335e:	601a      	str	r2, [r3, #0]
 8003360:	2104      	movs	r1, #4
 8003362:	2200      	movs	r2, #0
 8003364:	f7ff ff94 	bl	8003290 <std>
 8003368:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800336c:	2201      	movs	r2, #1
 800336e:	2109      	movs	r1, #9
 8003370:	f7ff ff8e 	bl	8003290 <std>
 8003374:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8003378:	2202      	movs	r2, #2
 800337a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800337e:	2112      	movs	r1, #18
 8003380:	f7ff bf86 	b.w	8003290 <std>
 8003384:	20000288 	.word	0x20000288
 8003388:	20000150 	.word	0x20000150
 800338c:	080032fd 	.word	0x080032fd

08003390 <__sfp_lock_acquire>:
 8003390:	4801      	ldr	r0, [pc, #4]	@ (8003398 <__sfp_lock_acquire+0x8>)
 8003392:	f000 ba34 	b.w	80037fe <__retarget_lock_acquire_recursive>
 8003396:	bf00      	nop
 8003398:	20000291 	.word	0x20000291

0800339c <__sfp_lock_release>:
 800339c:	4801      	ldr	r0, [pc, #4]	@ (80033a4 <__sfp_lock_release+0x8>)
 800339e:	f000 ba2f 	b.w	8003800 <__retarget_lock_release_recursive>
 80033a2:	bf00      	nop
 80033a4:	20000291 	.word	0x20000291

080033a8 <__sinit>:
 80033a8:	b510      	push	{r4, lr}
 80033aa:	4604      	mov	r4, r0
 80033ac:	f7ff fff0 	bl	8003390 <__sfp_lock_acquire>
 80033b0:	6a23      	ldr	r3, [r4, #32]
 80033b2:	b11b      	cbz	r3, 80033bc <__sinit+0x14>
 80033b4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80033b8:	f7ff bff0 	b.w	800339c <__sfp_lock_release>
 80033bc:	4b04      	ldr	r3, [pc, #16]	@ (80033d0 <__sinit+0x28>)
 80033be:	6223      	str	r3, [r4, #32]
 80033c0:	4b04      	ldr	r3, [pc, #16]	@ (80033d4 <__sinit+0x2c>)
 80033c2:	681b      	ldr	r3, [r3, #0]
 80033c4:	2b00      	cmp	r3, #0
 80033c6:	d1f5      	bne.n	80033b4 <__sinit+0xc>
 80033c8:	f7ff ffc4 	bl	8003354 <global_stdio_init.part.0>
 80033cc:	e7f2      	b.n	80033b4 <__sinit+0xc>
 80033ce:	bf00      	nop
 80033d0:	08003315 	.word	0x08003315
 80033d4:	20000288 	.word	0x20000288

080033d8 <_fwalk_sglue>:
 80033d8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80033dc:	4607      	mov	r7, r0
 80033de:	4688      	mov	r8, r1
 80033e0:	4614      	mov	r4, r2
 80033e2:	2600      	movs	r6, #0
 80033e4:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80033e8:	f1b9 0901 	subs.w	r9, r9, #1
 80033ec:	d505      	bpl.n	80033fa <_fwalk_sglue+0x22>
 80033ee:	6824      	ldr	r4, [r4, #0]
 80033f0:	2c00      	cmp	r4, #0
 80033f2:	d1f7      	bne.n	80033e4 <_fwalk_sglue+0xc>
 80033f4:	4630      	mov	r0, r6
 80033f6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80033fa:	89ab      	ldrh	r3, [r5, #12]
 80033fc:	2b01      	cmp	r3, #1
 80033fe:	d907      	bls.n	8003410 <_fwalk_sglue+0x38>
 8003400:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8003404:	3301      	adds	r3, #1
 8003406:	d003      	beq.n	8003410 <_fwalk_sglue+0x38>
 8003408:	4629      	mov	r1, r5
 800340a:	4638      	mov	r0, r7
 800340c:	47c0      	blx	r8
 800340e:	4306      	orrs	r6, r0
 8003410:	3568      	adds	r5, #104	@ 0x68
 8003412:	e7e9      	b.n	80033e8 <_fwalk_sglue+0x10>

08003414 <iprintf>:
 8003414:	b40f      	push	{r0, r1, r2, r3}
 8003416:	b507      	push	{r0, r1, r2, lr}
 8003418:	4906      	ldr	r1, [pc, #24]	@ (8003434 <iprintf+0x20>)
 800341a:	ab04      	add	r3, sp, #16
 800341c:	6808      	ldr	r0, [r1, #0]
 800341e:	f853 2b04 	ldr.w	r2, [r3], #4
 8003422:	6881      	ldr	r1, [r0, #8]
 8003424:	9301      	str	r3, [sp, #4]
 8003426:	f000 fc71 	bl	8003d0c <_vfiprintf_r>
 800342a:	b003      	add	sp, #12
 800342c:	f85d eb04 	ldr.w	lr, [sp], #4
 8003430:	b004      	add	sp, #16
 8003432:	4770      	bx	lr
 8003434:	20000020 	.word	0x20000020

08003438 <_puts_r>:
 8003438:	6a03      	ldr	r3, [r0, #32]
 800343a:	b570      	push	{r4, r5, r6, lr}
 800343c:	4605      	mov	r5, r0
 800343e:	460e      	mov	r6, r1
 8003440:	6884      	ldr	r4, [r0, #8]
 8003442:	b90b      	cbnz	r3, 8003448 <_puts_r+0x10>
 8003444:	f7ff ffb0 	bl	80033a8 <__sinit>
 8003448:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800344a:	07db      	lsls	r3, r3, #31
 800344c:	d405      	bmi.n	800345a <_puts_r+0x22>
 800344e:	89a3      	ldrh	r3, [r4, #12]
 8003450:	0598      	lsls	r0, r3, #22
 8003452:	d402      	bmi.n	800345a <_puts_r+0x22>
 8003454:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8003456:	f000 f9d2 	bl	80037fe <__retarget_lock_acquire_recursive>
 800345a:	89a3      	ldrh	r3, [r4, #12]
 800345c:	0719      	lsls	r1, r3, #28
 800345e:	d502      	bpl.n	8003466 <_puts_r+0x2e>
 8003460:	6923      	ldr	r3, [r4, #16]
 8003462:	2b00      	cmp	r3, #0
 8003464:	d135      	bne.n	80034d2 <_puts_r+0x9a>
 8003466:	4621      	mov	r1, r4
 8003468:	4628      	mov	r0, r5
 800346a:	f000 f8f9 	bl	8003660 <__swsetup_r>
 800346e:	b380      	cbz	r0, 80034d2 <_puts_r+0x9a>
 8003470:	f04f 35ff 	mov.w	r5, #4294967295
 8003474:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8003476:	07da      	lsls	r2, r3, #31
 8003478:	d405      	bmi.n	8003486 <_puts_r+0x4e>
 800347a:	89a3      	ldrh	r3, [r4, #12]
 800347c:	059b      	lsls	r3, r3, #22
 800347e:	d402      	bmi.n	8003486 <_puts_r+0x4e>
 8003480:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8003482:	f000 f9bd 	bl	8003800 <__retarget_lock_release_recursive>
 8003486:	4628      	mov	r0, r5
 8003488:	bd70      	pop	{r4, r5, r6, pc}
 800348a:	2b00      	cmp	r3, #0
 800348c:	da04      	bge.n	8003498 <_puts_r+0x60>
 800348e:	69a2      	ldr	r2, [r4, #24]
 8003490:	429a      	cmp	r2, r3
 8003492:	dc17      	bgt.n	80034c4 <_puts_r+0x8c>
 8003494:	290a      	cmp	r1, #10
 8003496:	d015      	beq.n	80034c4 <_puts_r+0x8c>
 8003498:	6823      	ldr	r3, [r4, #0]
 800349a:	1c5a      	adds	r2, r3, #1
 800349c:	6022      	str	r2, [r4, #0]
 800349e:	7019      	strb	r1, [r3, #0]
 80034a0:	68a3      	ldr	r3, [r4, #8]
 80034a2:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80034a6:	3b01      	subs	r3, #1
 80034a8:	60a3      	str	r3, [r4, #8]
 80034aa:	2900      	cmp	r1, #0
 80034ac:	d1ed      	bne.n	800348a <_puts_r+0x52>
 80034ae:	2b00      	cmp	r3, #0
 80034b0:	da11      	bge.n	80034d6 <_puts_r+0x9e>
 80034b2:	4622      	mov	r2, r4
 80034b4:	210a      	movs	r1, #10
 80034b6:	4628      	mov	r0, r5
 80034b8:	f000 f893 	bl	80035e2 <__swbuf_r>
 80034bc:	3001      	adds	r0, #1
 80034be:	d0d7      	beq.n	8003470 <_puts_r+0x38>
 80034c0:	250a      	movs	r5, #10
 80034c2:	e7d7      	b.n	8003474 <_puts_r+0x3c>
 80034c4:	4622      	mov	r2, r4
 80034c6:	4628      	mov	r0, r5
 80034c8:	f000 f88b 	bl	80035e2 <__swbuf_r>
 80034cc:	3001      	adds	r0, #1
 80034ce:	d1e7      	bne.n	80034a0 <_puts_r+0x68>
 80034d0:	e7ce      	b.n	8003470 <_puts_r+0x38>
 80034d2:	3e01      	subs	r6, #1
 80034d4:	e7e4      	b.n	80034a0 <_puts_r+0x68>
 80034d6:	6823      	ldr	r3, [r4, #0]
 80034d8:	1c5a      	adds	r2, r3, #1
 80034da:	6022      	str	r2, [r4, #0]
 80034dc:	220a      	movs	r2, #10
 80034de:	701a      	strb	r2, [r3, #0]
 80034e0:	e7ee      	b.n	80034c0 <_puts_r+0x88>
	...

080034e4 <puts>:
 80034e4:	4b02      	ldr	r3, [pc, #8]	@ (80034f0 <puts+0xc>)
 80034e6:	4601      	mov	r1, r0
 80034e8:	6818      	ldr	r0, [r3, #0]
 80034ea:	f7ff bfa5 	b.w	8003438 <_puts_r>
 80034ee:	bf00      	nop
 80034f0:	20000020 	.word	0x20000020

080034f4 <sniprintf>:
 80034f4:	b40c      	push	{r2, r3}
 80034f6:	b530      	push	{r4, r5, lr}
 80034f8:	4b17      	ldr	r3, [pc, #92]	@ (8003558 <sniprintf+0x64>)
 80034fa:	1e0c      	subs	r4, r1, #0
 80034fc:	681d      	ldr	r5, [r3, #0]
 80034fe:	b09d      	sub	sp, #116	@ 0x74
 8003500:	da08      	bge.n	8003514 <sniprintf+0x20>
 8003502:	238b      	movs	r3, #139	@ 0x8b
 8003504:	f04f 30ff 	mov.w	r0, #4294967295
 8003508:	602b      	str	r3, [r5, #0]
 800350a:	b01d      	add	sp, #116	@ 0x74
 800350c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8003510:	b002      	add	sp, #8
 8003512:	4770      	bx	lr
 8003514:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8003518:	f8ad 3014 	strh.w	r3, [sp, #20]
 800351c:	bf0c      	ite	eq
 800351e:	4623      	moveq	r3, r4
 8003520:	f104 33ff 	addne.w	r3, r4, #4294967295
 8003524:	9304      	str	r3, [sp, #16]
 8003526:	9307      	str	r3, [sp, #28]
 8003528:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800352c:	9002      	str	r0, [sp, #8]
 800352e:	9006      	str	r0, [sp, #24]
 8003530:	f8ad 3016 	strh.w	r3, [sp, #22]
 8003534:	4628      	mov	r0, r5
 8003536:	ab21      	add	r3, sp, #132	@ 0x84
 8003538:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800353a:	a902      	add	r1, sp, #8
 800353c:	9301      	str	r3, [sp, #4]
 800353e:	f000 fac1 	bl	8003ac4 <_svfiprintf_r>
 8003542:	1c43      	adds	r3, r0, #1
 8003544:	bfbc      	itt	lt
 8003546:	238b      	movlt	r3, #139	@ 0x8b
 8003548:	602b      	strlt	r3, [r5, #0]
 800354a:	2c00      	cmp	r4, #0
 800354c:	d0dd      	beq.n	800350a <sniprintf+0x16>
 800354e:	2200      	movs	r2, #0
 8003550:	9b02      	ldr	r3, [sp, #8]
 8003552:	701a      	strb	r2, [r3, #0]
 8003554:	e7d9      	b.n	800350a <sniprintf+0x16>
 8003556:	bf00      	nop
 8003558:	20000020 	.word	0x20000020

0800355c <__sread>:
 800355c:	b510      	push	{r4, lr}
 800355e:	460c      	mov	r4, r1
 8003560:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003564:	f000 f8fc 	bl	8003760 <_read_r>
 8003568:	2800      	cmp	r0, #0
 800356a:	bfab      	itete	ge
 800356c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800356e:	89a3      	ldrhlt	r3, [r4, #12]
 8003570:	181b      	addge	r3, r3, r0
 8003572:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8003576:	bfac      	ite	ge
 8003578:	6563      	strge	r3, [r4, #84]	@ 0x54
 800357a:	81a3      	strhlt	r3, [r4, #12]
 800357c:	bd10      	pop	{r4, pc}

0800357e <__swrite>:
 800357e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003582:	461f      	mov	r7, r3
 8003584:	898b      	ldrh	r3, [r1, #12]
 8003586:	4605      	mov	r5, r0
 8003588:	05db      	lsls	r3, r3, #23
 800358a:	460c      	mov	r4, r1
 800358c:	4616      	mov	r6, r2
 800358e:	d505      	bpl.n	800359c <__swrite+0x1e>
 8003590:	2302      	movs	r3, #2
 8003592:	2200      	movs	r2, #0
 8003594:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003598:	f000 f8d0 	bl	800373c <_lseek_r>
 800359c:	89a3      	ldrh	r3, [r4, #12]
 800359e:	4632      	mov	r2, r6
 80035a0:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80035a4:	81a3      	strh	r3, [r4, #12]
 80035a6:	4628      	mov	r0, r5
 80035a8:	463b      	mov	r3, r7
 80035aa:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80035ae:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80035b2:	f000 b8e7 	b.w	8003784 <_write_r>

080035b6 <__sseek>:
 80035b6:	b510      	push	{r4, lr}
 80035b8:	460c      	mov	r4, r1
 80035ba:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80035be:	f000 f8bd 	bl	800373c <_lseek_r>
 80035c2:	1c43      	adds	r3, r0, #1
 80035c4:	89a3      	ldrh	r3, [r4, #12]
 80035c6:	bf15      	itete	ne
 80035c8:	6560      	strne	r0, [r4, #84]	@ 0x54
 80035ca:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80035ce:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80035d2:	81a3      	strheq	r3, [r4, #12]
 80035d4:	bf18      	it	ne
 80035d6:	81a3      	strhne	r3, [r4, #12]
 80035d8:	bd10      	pop	{r4, pc}

080035da <__sclose>:
 80035da:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80035de:	f000 b89d 	b.w	800371c <_close_r>

080035e2 <__swbuf_r>:
 80035e2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80035e4:	460e      	mov	r6, r1
 80035e6:	4614      	mov	r4, r2
 80035e8:	4605      	mov	r5, r0
 80035ea:	b118      	cbz	r0, 80035f4 <__swbuf_r+0x12>
 80035ec:	6a03      	ldr	r3, [r0, #32]
 80035ee:	b90b      	cbnz	r3, 80035f4 <__swbuf_r+0x12>
 80035f0:	f7ff feda 	bl	80033a8 <__sinit>
 80035f4:	69a3      	ldr	r3, [r4, #24]
 80035f6:	60a3      	str	r3, [r4, #8]
 80035f8:	89a3      	ldrh	r3, [r4, #12]
 80035fa:	071a      	lsls	r2, r3, #28
 80035fc:	d501      	bpl.n	8003602 <__swbuf_r+0x20>
 80035fe:	6923      	ldr	r3, [r4, #16]
 8003600:	b943      	cbnz	r3, 8003614 <__swbuf_r+0x32>
 8003602:	4621      	mov	r1, r4
 8003604:	4628      	mov	r0, r5
 8003606:	f000 f82b 	bl	8003660 <__swsetup_r>
 800360a:	b118      	cbz	r0, 8003614 <__swbuf_r+0x32>
 800360c:	f04f 37ff 	mov.w	r7, #4294967295
 8003610:	4638      	mov	r0, r7
 8003612:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003614:	6823      	ldr	r3, [r4, #0]
 8003616:	6922      	ldr	r2, [r4, #16]
 8003618:	b2f6      	uxtb	r6, r6
 800361a:	1a98      	subs	r0, r3, r2
 800361c:	6963      	ldr	r3, [r4, #20]
 800361e:	4637      	mov	r7, r6
 8003620:	4283      	cmp	r3, r0
 8003622:	dc05      	bgt.n	8003630 <__swbuf_r+0x4e>
 8003624:	4621      	mov	r1, r4
 8003626:	4628      	mov	r0, r5
 8003628:	f000 fe9a 	bl	8004360 <_fflush_r>
 800362c:	2800      	cmp	r0, #0
 800362e:	d1ed      	bne.n	800360c <__swbuf_r+0x2a>
 8003630:	68a3      	ldr	r3, [r4, #8]
 8003632:	3b01      	subs	r3, #1
 8003634:	60a3      	str	r3, [r4, #8]
 8003636:	6823      	ldr	r3, [r4, #0]
 8003638:	1c5a      	adds	r2, r3, #1
 800363a:	6022      	str	r2, [r4, #0]
 800363c:	701e      	strb	r6, [r3, #0]
 800363e:	6962      	ldr	r2, [r4, #20]
 8003640:	1c43      	adds	r3, r0, #1
 8003642:	429a      	cmp	r2, r3
 8003644:	d004      	beq.n	8003650 <__swbuf_r+0x6e>
 8003646:	89a3      	ldrh	r3, [r4, #12]
 8003648:	07db      	lsls	r3, r3, #31
 800364a:	d5e1      	bpl.n	8003610 <__swbuf_r+0x2e>
 800364c:	2e0a      	cmp	r6, #10
 800364e:	d1df      	bne.n	8003610 <__swbuf_r+0x2e>
 8003650:	4621      	mov	r1, r4
 8003652:	4628      	mov	r0, r5
 8003654:	f000 fe84 	bl	8004360 <_fflush_r>
 8003658:	2800      	cmp	r0, #0
 800365a:	d0d9      	beq.n	8003610 <__swbuf_r+0x2e>
 800365c:	e7d6      	b.n	800360c <__swbuf_r+0x2a>
	...

08003660 <__swsetup_r>:
 8003660:	b538      	push	{r3, r4, r5, lr}
 8003662:	4b29      	ldr	r3, [pc, #164]	@ (8003708 <__swsetup_r+0xa8>)
 8003664:	4605      	mov	r5, r0
 8003666:	6818      	ldr	r0, [r3, #0]
 8003668:	460c      	mov	r4, r1
 800366a:	b118      	cbz	r0, 8003674 <__swsetup_r+0x14>
 800366c:	6a03      	ldr	r3, [r0, #32]
 800366e:	b90b      	cbnz	r3, 8003674 <__swsetup_r+0x14>
 8003670:	f7ff fe9a 	bl	80033a8 <__sinit>
 8003674:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003678:	0719      	lsls	r1, r3, #28
 800367a:	d422      	bmi.n	80036c2 <__swsetup_r+0x62>
 800367c:	06da      	lsls	r2, r3, #27
 800367e:	d407      	bmi.n	8003690 <__swsetup_r+0x30>
 8003680:	2209      	movs	r2, #9
 8003682:	602a      	str	r2, [r5, #0]
 8003684:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003688:	f04f 30ff 	mov.w	r0, #4294967295
 800368c:	81a3      	strh	r3, [r4, #12]
 800368e:	e033      	b.n	80036f8 <__swsetup_r+0x98>
 8003690:	0758      	lsls	r0, r3, #29
 8003692:	d512      	bpl.n	80036ba <__swsetup_r+0x5a>
 8003694:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8003696:	b141      	cbz	r1, 80036aa <__swsetup_r+0x4a>
 8003698:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800369c:	4299      	cmp	r1, r3
 800369e:	d002      	beq.n	80036a6 <__swsetup_r+0x46>
 80036a0:	4628      	mov	r0, r5
 80036a2:	f000 f8bd 	bl	8003820 <_free_r>
 80036a6:	2300      	movs	r3, #0
 80036a8:	6363      	str	r3, [r4, #52]	@ 0x34
 80036aa:	89a3      	ldrh	r3, [r4, #12]
 80036ac:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80036b0:	81a3      	strh	r3, [r4, #12]
 80036b2:	2300      	movs	r3, #0
 80036b4:	6063      	str	r3, [r4, #4]
 80036b6:	6923      	ldr	r3, [r4, #16]
 80036b8:	6023      	str	r3, [r4, #0]
 80036ba:	89a3      	ldrh	r3, [r4, #12]
 80036bc:	f043 0308 	orr.w	r3, r3, #8
 80036c0:	81a3      	strh	r3, [r4, #12]
 80036c2:	6923      	ldr	r3, [r4, #16]
 80036c4:	b94b      	cbnz	r3, 80036da <__swsetup_r+0x7a>
 80036c6:	89a3      	ldrh	r3, [r4, #12]
 80036c8:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80036cc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80036d0:	d003      	beq.n	80036da <__swsetup_r+0x7a>
 80036d2:	4621      	mov	r1, r4
 80036d4:	4628      	mov	r0, r5
 80036d6:	f000 fe90 	bl	80043fa <__smakebuf_r>
 80036da:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80036de:	f013 0201 	ands.w	r2, r3, #1
 80036e2:	d00a      	beq.n	80036fa <__swsetup_r+0x9a>
 80036e4:	2200      	movs	r2, #0
 80036e6:	60a2      	str	r2, [r4, #8]
 80036e8:	6962      	ldr	r2, [r4, #20]
 80036ea:	4252      	negs	r2, r2
 80036ec:	61a2      	str	r2, [r4, #24]
 80036ee:	6922      	ldr	r2, [r4, #16]
 80036f0:	b942      	cbnz	r2, 8003704 <__swsetup_r+0xa4>
 80036f2:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80036f6:	d1c5      	bne.n	8003684 <__swsetup_r+0x24>
 80036f8:	bd38      	pop	{r3, r4, r5, pc}
 80036fa:	0799      	lsls	r1, r3, #30
 80036fc:	bf58      	it	pl
 80036fe:	6962      	ldrpl	r2, [r4, #20]
 8003700:	60a2      	str	r2, [r4, #8]
 8003702:	e7f4      	b.n	80036ee <__swsetup_r+0x8e>
 8003704:	2000      	movs	r0, #0
 8003706:	e7f7      	b.n	80036f8 <__swsetup_r+0x98>
 8003708:	20000020 	.word	0x20000020

0800370c <memset>:
 800370c:	4603      	mov	r3, r0
 800370e:	4402      	add	r2, r0
 8003710:	4293      	cmp	r3, r2
 8003712:	d100      	bne.n	8003716 <memset+0xa>
 8003714:	4770      	bx	lr
 8003716:	f803 1b01 	strb.w	r1, [r3], #1
 800371a:	e7f9      	b.n	8003710 <memset+0x4>

0800371c <_close_r>:
 800371c:	b538      	push	{r3, r4, r5, lr}
 800371e:	2300      	movs	r3, #0
 8003720:	4d05      	ldr	r5, [pc, #20]	@ (8003738 <_close_r+0x1c>)
 8003722:	4604      	mov	r4, r0
 8003724:	4608      	mov	r0, r1
 8003726:	602b      	str	r3, [r5, #0]
 8003728:	f7fd f8ef 	bl	800090a <_close>
 800372c:	1c43      	adds	r3, r0, #1
 800372e:	d102      	bne.n	8003736 <_close_r+0x1a>
 8003730:	682b      	ldr	r3, [r5, #0]
 8003732:	b103      	cbz	r3, 8003736 <_close_r+0x1a>
 8003734:	6023      	str	r3, [r4, #0]
 8003736:	bd38      	pop	{r3, r4, r5, pc}
 8003738:	2000028c 	.word	0x2000028c

0800373c <_lseek_r>:
 800373c:	b538      	push	{r3, r4, r5, lr}
 800373e:	4604      	mov	r4, r0
 8003740:	4608      	mov	r0, r1
 8003742:	4611      	mov	r1, r2
 8003744:	2200      	movs	r2, #0
 8003746:	4d05      	ldr	r5, [pc, #20]	@ (800375c <_lseek_r+0x20>)
 8003748:	602a      	str	r2, [r5, #0]
 800374a:	461a      	mov	r2, r3
 800374c:	f7fd f901 	bl	8000952 <_lseek>
 8003750:	1c43      	adds	r3, r0, #1
 8003752:	d102      	bne.n	800375a <_lseek_r+0x1e>
 8003754:	682b      	ldr	r3, [r5, #0]
 8003756:	b103      	cbz	r3, 800375a <_lseek_r+0x1e>
 8003758:	6023      	str	r3, [r4, #0]
 800375a:	bd38      	pop	{r3, r4, r5, pc}
 800375c:	2000028c 	.word	0x2000028c

08003760 <_read_r>:
 8003760:	b538      	push	{r3, r4, r5, lr}
 8003762:	4604      	mov	r4, r0
 8003764:	4608      	mov	r0, r1
 8003766:	4611      	mov	r1, r2
 8003768:	2200      	movs	r2, #0
 800376a:	4d05      	ldr	r5, [pc, #20]	@ (8003780 <_read_r+0x20>)
 800376c:	602a      	str	r2, [r5, #0]
 800376e:	461a      	mov	r2, r3
 8003770:	f7fd f892 	bl	8000898 <_read>
 8003774:	1c43      	adds	r3, r0, #1
 8003776:	d102      	bne.n	800377e <_read_r+0x1e>
 8003778:	682b      	ldr	r3, [r5, #0]
 800377a:	b103      	cbz	r3, 800377e <_read_r+0x1e>
 800377c:	6023      	str	r3, [r4, #0]
 800377e:	bd38      	pop	{r3, r4, r5, pc}
 8003780:	2000028c 	.word	0x2000028c

08003784 <_write_r>:
 8003784:	b538      	push	{r3, r4, r5, lr}
 8003786:	4604      	mov	r4, r0
 8003788:	4608      	mov	r0, r1
 800378a:	4611      	mov	r1, r2
 800378c:	2200      	movs	r2, #0
 800378e:	4d05      	ldr	r5, [pc, #20]	@ (80037a4 <_write_r+0x20>)
 8003790:	602a      	str	r2, [r5, #0]
 8003792:	461a      	mov	r2, r3
 8003794:	f7fd f89d 	bl	80008d2 <_write>
 8003798:	1c43      	adds	r3, r0, #1
 800379a:	d102      	bne.n	80037a2 <_write_r+0x1e>
 800379c:	682b      	ldr	r3, [r5, #0]
 800379e:	b103      	cbz	r3, 80037a2 <_write_r+0x1e>
 80037a0:	6023      	str	r3, [r4, #0]
 80037a2:	bd38      	pop	{r3, r4, r5, pc}
 80037a4:	2000028c 	.word	0x2000028c

080037a8 <__errno>:
 80037a8:	4b01      	ldr	r3, [pc, #4]	@ (80037b0 <__errno+0x8>)
 80037aa:	6818      	ldr	r0, [r3, #0]
 80037ac:	4770      	bx	lr
 80037ae:	bf00      	nop
 80037b0:	20000020 	.word	0x20000020

080037b4 <__libc_init_array>:
 80037b4:	b570      	push	{r4, r5, r6, lr}
 80037b6:	2600      	movs	r6, #0
 80037b8:	4d0c      	ldr	r5, [pc, #48]	@ (80037ec <__libc_init_array+0x38>)
 80037ba:	4c0d      	ldr	r4, [pc, #52]	@ (80037f0 <__libc_init_array+0x3c>)
 80037bc:	1b64      	subs	r4, r4, r5
 80037be:	10a4      	asrs	r4, r4, #2
 80037c0:	42a6      	cmp	r6, r4
 80037c2:	d109      	bne.n	80037d8 <__libc_init_array+0x24>
 80037c4:	f000 fee6 	bl	8004594 <_init>
 80037c8:	2600      	movs	r6, #0
 80037ca:	4d0a      	ldr	r5, [pc, #40]	@ (80037f4 <__libc_init_array+0x40>)
 80037cc:	4c0a      	ldr	r4, [pc, #40]	@ (80037f8 <__libc_init_array+0x44>)
 80037ce:	1b64      	subs	r4, r4, r5
 80037d0:	10a4      	asrs	r4, r4, #2
 80037d2:	42a6      	cmp	r6, r4
 80037d4:	d105      	bne.n	80037e2 <__libc_init_array+0x2e>
 80037d6:	bd70      	pop	{r4, r5, r6, pc}
 80037d8:	f855 3b04 	ldr.w	r3, [r5], #4
 80037dc:	4798      	blx	r3
 80037de:	3601      	adds	r6, #1
 80037e0:	e7ee      	b.n	80037c0 <__libc_init_array+0xc>
 80037e2:	f855 3b04 	ldr.w	r3, [r5], #4
 80037e6:	4798      	blx	r3
 80037e8:	3601      	adds	r6, #1
 80037ea:	e7f2      	b.n	80037d2 <__libc_init_array+0x1e>
 80037ec:	080046c8 	.word	0x080046c8
 80037f0:	080046c8 	.word	0x080046c8
 80037f4:	080046c8 	.word	0x080046c8
 80037f8:	080046cc 	.word	0x080046cc

080037fc <__retarget_lock_init_recursive>:
 80037fc:	4770      	bx	lr

080037fe <__retarget_lock_acquire_recursive>:
 80037fe:	4770      	bx	lr

08003800 <__retarget_lock_release_recursive>:
 8003800:	4770      	bx	lr

08003802 <memcpy>:
 8003802:	440a      	add	r2, r1
 8003804:	4291      	cmp	r1, r2
 8003806:	f100 33ff 	add.w	r3, r0, #4294967295
 800380a:	d100      	bne.n	800380e <memcpy+0xc>
 800380c:	4770      	bx	lr
 800380e:	b510      	push	{r4, lr}
 8003810:	f811 4b01 	ldrb.w	r4, [r1], #1
 8003814:	4291      	cmp	r1, r2
 8003816:	f803 4f01 	strb.w	r4, [r3, #1]!
 800381a:	d1f9      	bne.n	8003810 <memcpy+0xe>
 800381c:	bd10      	pop	{r4, pc}
	...

08003820 <_free_r>:
 8003820:	b538      	push	{r3, r4, r5, lr}
 8003822:	4605      	mov	r5, r0
 8003824:	2900      	cmp	r1, #0
 8003826:	d040      	beq.n	80038aa <_free_r+0x8a>
 8003828:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800382c:	1f0c      	subs	r4, r1, #4
 800382e:	2b00      	cmp	r3, #0
 8003830:	bfb8      	it	lt
 8003832:	18e4      	addlt	r4, r4, r3
 8003834:	f000 f8de 	bl	80039f4 <__malloc_lock>
 8003838:	4a1c      	ldr	r2, [pc, #112]	@ (80038ac <_free_r+0x8c>)
 800383a:	6813      	ldr	r3, [r2, #0]
 800383c:	b933      	cbnz	r3, 800384c <_free_r+0x2c>
 800383e:	6063      	str	r3, [r4, #4]
 8003840:	6014      	str	r4, [r2, #0]
 8003842:	4628      	mov	r0, r5
 8003844:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8003848:	f000 b8da 	b.w	8003a00 <__malloc_unlock>
 800384c:	42a3      	cmp	r3, r4
 800384e:	d908      	bls.n	8003862 <_free_r+0x42>
 8003850:	6820      	ldr	r0, [r4, #0]
 8003852:	1821      	adds	r1, r4, r0
 8003854:	428b      	cmp	r3, r1
 8003856:	bf01      	itttt	eq
 8003858:	6819      	ldreq	r1, [r3, #0]
 800385a:	685b      	ldreq	r3, [r3, #4]
 800385c:	1809      	addeq	r1, r1, r0
 800385e:	6021      	streq	r1, [r4, #0]
 8003860:	e7ed      	b.n	800383e <_free_r+0x1e>
 8003862:	461a      	mov	r2, r3
 8003864:	685b      	ldr	r3, [r3, #4]
 8003866:	b10b      	cbz	r3, 800386c <_free_r+0x4c>
 8003868:	42a3      	cmp	r3, r4
 800386a:	d9fa      	bls.n	8003862 <_free_r+0x42>
 800386c:	6811      	ldr	r1, [r2, #0]
 800386e:	1850      	adds	r0, r2, r1
 8003870:	42a0      	cmp	r0, r4
 8003872:	d10b      	bne.n	800388c <_free_r+0x6c>
 8003874:	6820      	ldr	r0, [r4, #0]
 8003876:	4401      	add	r1, r0
 8003878:	1850      	adds	r0, r2, r1
 800387a:	4283      	cmp	r3, r0
 800387c:	6011      	str	r1, [r2, #0]
 800387e:	d1e0      	bne.n	8003842 <_free_r+0x22>
 8003880:	6818      	ldr	r0, [r3, #0]
 8003882:	685b      	ldr	r3, [r3, #4]
 8003884:	4408      	add	r0, r1
 8003886:	6010      	str	r0, [r2, #0]
 8003888:	6053      	str	r3, [r2, #4]
 800388a:	e7da      	b.n	8003842 <_free_r+0x22>
 800388c:	d902      	bls.n	8003894 <_free_r+0x74>
 800388e:	230c      	movs	r3, #12
 8003890:	602b      	str	r3, [r5, #0]
 8003892:	e7d6      	b.n	8003842 <_free_r+0x22>
 8003894:	6820      	ldr	r0, [r4, #0]
 8003896:	1821      	adds	r1, r4, r0
 8003898:	428b      	cmp	r3, r1
 800389a:	bf01      	itttt	eq
 800389c:	6819      	ldreq	r1, [r3, #0]
 800389e:	685b      	ldreq	r3, [r3, #4]
 80038a0:	1809      	addeq	r1, r1, r0
 80038a2:	6021      	streq	r1, [r4, #0]
 80038a4:	6063      	str	r3, [r4, #4]
 80038a6:	6054      	str	r4, [r2, #4]
 80038a8:	e7cb      	b.n	8003842 <_free_r+0x22>
 80038aa:	bd38      	pop	{r3, r4, r5, pc}
 80038ac:	20000298 	.word	0x20000298

080038b0 <sbrk_aligned>:
 80038b0:	b570      	push	{r4, r5, r6, lr}
 80038b2:	4e0f      	ldr	r6, [pc, #60]	@ (80038f0 <sbrk_aligned+0x40>)
 80038b4:	460c      	mov	r4, r1
 80038b6:	6831      	ldr	r1, [r6, #0]
 80038b8:	4605      	mov	r5, r0
 80038ba:	b911      	cbnz	r1, 80038c2 <sbrk_aligned+0x12>
 80038bc:	f000 fe16 	bl	80044ec <_sbrk_r>
 80038c0:	6030      	str	r0, [r6, #0]
 80038c2:	4621      	mov	r1, r4
 80038c4:	4628      	mov	r0, r5
 80038c6:	f000 fe11 	bl	80044ec <_sbrk_r>
 80038ca:	1c43      	adds	r3, r0, #1
 80038cc:	d103      	bne.n	80038d6 <sbrk_aligned+0x26>
 80038ce:	f04f 34ff 	mov.w	r4, #4294967295
 80038d2:	4620      	mov	r0, r4
 80038d4:	bd70      	pop	{r4, r5, r6, pc}
 80038d6:	1cc4      	adds	r4, r0, #3
 80038d8:	f024 0403 	bic.w	r4, r4, #3
 80038dc:	42a0      	cmp	r0, r4
 80038de:	d0f8      	beq.n	80038d2 <sbrk_aligned+0x22>
 80038e0:	1a21      	subs	r1, r4, r0
 80038e2:	4628      	mov	r0, r5
 80038e4:	f000 fe02 	bl	80044ec <_sbrk_r>
 80038e8:	3001      	adds	r0, #1
 80038ea:	d1f2      	bne.n	80038d2 <sbrk_aligned+0x22>
 80038ec:	e7ef      	b.n	80038ce <sbrk_aligned+0x1e>
 80038ee:	bf00      	nop
 80038f0:	20000294 	.word	0x20000294

080038f4 <_malloc_r>:
 80038f4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80038f8:	1ccd      	adds	r5, r1, #3
 80038fa:	f025 0503 	bic.w	r5, r5, #3
 80038fe:	3508      	adds	r5, #8
 8003900:	2d0c      	cmp	r5, #12
 8003902:	bf38      	it	cc
 8003904:	250c      	movcc	r5, #12
 8003906:	2d00      	cmp	r5, #0
 8003908:	4606      	mov	r6, r0
 800390a:	db01      	blt.n	8003910 <_malloc_r+0x1c>
 800390c:	42a9      	cmp	r1, r5
 800390e:	d904      	bls.n	800391a <_malloc_r+0x26>
 8003910:	230c      	movs	r3, #12
 8003912:	6033      	str	r3, [r6, #0]
 8003914:	2000      	movs	r0, #0
 8003916:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800391a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80039f0 <_malloc_r+0xfc>
 800391e:	f000 f869 	bl	80039f4 <__malloc_lock>
 8003922:	f8d8 3000 	ldr.w	r3, [r8]
 8003926:	461c      	mov	r4, r3
 8003928:	bb44      	cbnz	r4, 800397c <_malloc_r+0x88>
 800392a:	4629      	mov	r1, r5
 800392c:	4630      	mov	r0, r6
 800392e:	f7ff ffbf 	bl	80038b0 <sbrk_aligned>
 8003932:	1c43      	adds	r3, r0, #1
 8003934:	4604      	mov	r4, r0
 8003936:	d158      	bne.n	80039ea <_malloc_r+0xf6>
 8003938:	f8d8 4000 	ldr.w	r4, [r8]
 800393c:	4627      	mov	r7, r4
 800393e:	2f00      	cmp	r7, #0
 8003940:	d143      	bne.n	80039ca <_malloc_r+0xd6>
 8003942:	2c00      	cmp	r4, #0
 8003944:	d04b      	beq.n	80039de <_malloc_r+0xea>
 8003946:	6823      	ldr	r3, [r4, #0]
 8003948:	4639      	mov	r1, r7
 800394a:	4630      	mov	r0, r6
 800394c:	eb04 0903 	add.w	r9, r4, r3
 8003950:	f000 fdcc 	bl	80044ec <_sbrk_r>
 8003954:	4581      	cmp	r9, r0
 8003956:	d142      	bne.n	80039de <_malloc_r+0xea>
 8003958:	6821      	ldr	r1, [r4, #0]
 800395a:	4630      	mov	r0, r6
 800395c:	1a6d      	subs	r5, r5, r1
 800395e:	4629      	mov	r1, r5
 8003960:	f7ff ffa6 	bl	80038b0 <sbrk_aligned>
 8003964:	3001      	adds	r0, #1
 8003966:	d03a      	beq.n	80039de <_malloc_r+0xea>
 8003968:	6823      	ldr	r3, [r4, #0]
 800396a:	442b      	add	r3, r5
 800396c:	6023      	str	r3, [r4, #0]
 800396e:	f8d8 3000 	ldr.w	r3, [r8]
 8003972:	685a      	ldr	r2, [r3, #4]
 8003974:	bb62      	cbnz	r2, 80039d0 <_malloc_r+0xdc>
 8003976:	f8c8 7000 	str.w	r7, [r8]
 800397a:	e00f      	b.n	800399c <_malloc_r+0xa8>
 800397c:	6822      	ldr	r2, [r4, #0]
 800397e:	1b52      	subs	r2, r2, r5
 8003980:	d420      	bmi.n	80039c4 <_malloc_r+0xd0>
 8003982:	2a0b      	cmp	r2, #11
 8003984:	d917      	bls.n	80039b6 <_malloc_r+0xc2>
 8003986:	1961      	adds	r1, r4, r5
 8003988:	42a3      	cmp	r3, r4
 800398a:	6025      	str	r5, [r4, #0]
 800398c:	bf18      	it	ne
 800398e:	6059      	strne	r1, [r3, #4]
 8003990:	6863      	ldr	r3, [r4, #4]
 8003992:	bf08      	it	eq
 8003994:	f8c8 1000 	streq.w	r1, [r8]
 8003998:	5162      	str	r2, [r4, r5]
 800399a:	604b      	str	r3, [r1, #4]
 800399c:	4630      	mov	r0, r6
 800399e:	f000 f82f 	bl	8003a00 <__malloc_unlock>
 80039a2:	f104 000b 	add.w	r0, r4, #11
 80039a6:	1d23      	adds	r3, r4, #4
 80039a8:	f020 0007 	bic.w	r0, r0, #7
 80039ac:	1ac2      	subs	r2, r0, r3
 80039ae:	bf1c      	itt	ne
 80039b0:	1a1b      	subne	r3, r3, r0
 80039b2:	50a3      	strne	r3, [r4, r2]
 80039b4:	e7af      	b.n	8003916 <_malloc_r+0x22>
 80039b6:	6862      	ldr	r2, [r4, #4]
 80039b8:	42a3      	cmp	r3, r4
 80039ba:	bf0c      	ite	eq
 80039bc:	f8c8 2000 	streq.w	r2, [r8]
 80039c0:	605a      	strne	r2, [r3, #4]
 80039c2:	e7eb      	b.n	800399c <_malloc_r+0xa8>
 80039c4:	4623      	mov	r3, r4
 80039c6:	6864      	ldr	r4, [r4, #4]
 80039c8:	e7ae      	b.n	8003928 <_malloc_r+0x34>
 80039ca:	463c      	mov	r4, r7
 80039cc:	687f      	ldr	r7, [r7, #4]
 80039ce:	e7b6      	b.n	800393e <_malloc_r+0x4a>
 80039d0:	461a      	mov	r2, r3
 80039d2:	685b      	ldr	r3, [r3, #4]
 80039d4:	42a3      	cmp	r3, r4
 80039d6:	d1fb      	bne.n	80039d0 <_malloc_r+0xdc>
 80039d8:	2300      	movs	r3, #0
 80039da:	6053      	str	r3, [r2, #4]
 80039dc:	e7de      	b.n	800399c <_malloc_r+0xa8>
 80039de:	230c      	movs	r3, #12
 80039e0:	4630      	mov	r0, r6
 80039e2:	6033      	str	r3, [r6, #0]
 80039e4:	f000 f80c 	bl	8003a00 <__malloc_unlock>
 80039e8:	e794      	b.n	8003914 <_malloc_r+0x20>
 80039ea:	6005      	str	r5, [r0, #0]
 80039ec:	e7d6      	b.n	800399c <_malloc_r+0xa8>
 80039ee:	bf00      	nop
 80039f0:	20000298 	.word	0x20000298

080039f4 <__malloc_lock>:
 80039f4:	4801      	ldr	r0, [pc, #4]	@ (80039fc <__malloc_lock+0x8>)
 80039f6:	f7ff bf02 	b.w	80037fe <__retarget_lock_acquire_recursive>
 80039fa:	bf00      	nop
 80039fc:	20000290 	.word	0x20000290

08003a00 <__malloc_unlock>:
 8003a00:	4801      	ldr	r0, [pc, #4]	@ (8003a08 <__malloc_unlock+0x8>)
 8003a02:	f7ff befd 	b.w	8003800 <__retarget_lock_release_recursive>
 8003a06:	bf00      	nop
 8003a08:	20000290 	.word	0x20000290

08003a0c <__ssputs_r>:
 8003a0c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003a10:	461f      	mov	r7, r3
 8003a12:	688e      	ldr	r6, [r1, #8]
 8003a14:	4682      	mov	sl, r0
 8003a16:	42be      	cmp	r6, r7
 8003a18:	460c      	mov	r4, r1
 8003a1a:	4690      	mov	r8, r2
 8003a1c:	680b      	ldr	r3, [r1, #0]
 8003a1e:	d82d      	bhi.n	8003a7c <__ssputs_r+0x70>
 8003a20:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8003a24:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8003a28:	d026      	beq.n	8003a78 <__ssputs_r+0x6c>
 8003a2a:	6965      	ldr	r5, [r4, #20]
 8003a2c:	6909      	ldr	r1, [r1, #16]
 8003a2e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8003a32:	eba3 0901 	sub.w	r9, r3, r1
 8003a36:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8003a3a:	1c7b      	adds	r3, r7, #1
 8003a3c:	444b      	add	r3, r9
 8003a3e:	106d      	asrs	r5, r5, #1
 8003a40:	429d      	cmp	r5, r3
 8003a42:	bf38      	it	cc
 8003a44:	461d      	movcc	r5, r3
 8003a46:	0553      	lsls	r3, r2, #21
 8003a48:	d527      	bpl.n	8003a9a <__ssputs_r+0x8e>
 8003a4a:	4629      	mov	r1, r5
 8003a4c:	f7ff ff52 	bl	80038f4 <_malloc_r>
 8003a50:	4606      	mov	r6, r0
 8003a52:	b360      	cbz	r0, 8003aae <__ssputs_r+0xa2>
 8003a54:	464a      	mov	r2, r9
 8003a56:	6921      	ldr	r1, [r4, #16]
 8003a58:	f7ff fed3 	bl	8003802 <memcpy>
 8003a5c:	89a3      	ldrh	r3, [r4, #12]
 8003a5e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8003a62:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003a66:	81a3      	strh	r3, [r4, #12]
 8003a68:	6126      	str	r6, [r4, #16]
 8003a6a:	444e      	add	r6, r9
 8003a6c:	6026      	str	r6, [r4, #0]
 8003a6e:	463e      	mov	r6, r7
 8003a70:	6165      	str	r5, [r4, #20]
 8003a72:	eba5 0509 	sub.w	r5, r5, r9
 8003a76:	60a5      	str	r5, [r4, #8]
 8003a78:	42be      	cmp	r6, r7
 8003a7a:	d900      	bls.n	8003a7e <__ssputs_r+0x72>
 8003a7c:	463e      	mov	r6, r7
 8003a7e:	4632      	mov	r2, r6
 8003a80:	4641      	mov	r1, r8
 8003a82:	6820      	ldr	r0, [r4, #0]
 8003a84:	f000 fcf5 	bl	8004472 <memmove>
 8003a88:	2000      	movs	r0, #0
 8003a8a:	68a3      	ldr	r3, [r4, #8]
 8003a8c:	1b9b      	subs	r3, r3, r6
 8003a8e:	60a3      	str	r3, [r4, #8]
 8003a90:	6823      	ldr	r3, [r4, #0]
 8003a92:	4433      	add	r3, r6
 8003a94:	6023      	str	r3, [r4, #0]
 8003a96:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003a9a:	462a      	mov	r2, r5
 8003a9c:	f000 fd44 	bl	8004528 <_realloc_r>
 8003aa0:	4606      	mov	r6, r0
 8003aa2:	2800      	cmp	r0, #0
 8003aa4:	d1e0      	bne.n	8003a68 <__ssputs_r+0x5c>
 8003aa6:	4650      	mov	r0, sl
 8003aa8:	6921      	ldr	r1, [r4, #16]
 8003aaa:	f7ff feb9 	bl	8003820 <_free_r>
 8003aae:	230c      	movs	r3, #12
 8003ab0:	f8ca 3000 	str.w	r3, [sl]
 8003ab4:	89a3      	ldrh	r3, [r4, #12]
 8003ab6:	f04f 30ff 	mov.w	r0, #4294967295
 8003aba:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003abe:	81a3      	strh	r3, [r4, #12]
 8003ac0:	e7e9      	b.n	8003a96 <__ssputs_r+0x8a>
	...

08003ac4 <_svfiprintf_r>:
 8003ac4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003ac8:	4698      	mov	r8, r3
 8003aca:	898b      	ldrh	r3, [r1, #12]
 8003acc:	4607      	mov	r7, r0
 8003ace:	061b      	lsls	r3, r3, #24
 8003ad0:	460d      	mov	r5, r1
 8003ad2:	4614      	mov	r4, r2
 8003ad4:	b09d      	sub	sp, #116	@ 0x74
 8003ad6:	d510      	bpl.n	8003afa <_svfiprintf_r+0x36>
 8003ad8:	690b      	ldr	r3, [r1, #16]
 8003ada:	b973      	cbnz	r3, 8003afa <_svfiprintf_r+0x36>
 8003adc:	2140      	movs	r1, #64	@ 0x40
 8003ade:	f7ff ff09 	bl	80038f4 <_malloc_r>
 8003ae2:	6028      	str	r0, [r5, #0]
 8003ae4:	6128      	str	r0, [r5, #16]
 8003ae6:	b930      	cbnz	r0, 8003af6 <_svfiprintf_r+0x32>
 8003ae8:	230c      	movs	r3, #12
 8003aea:	603b      	str	r3, [r7, #0]
 8003aec:	f04f 30ff 	mov.w	r0, #4294967295
 8003af0:	b01d      	add	sp, #116	@ 0x74
 8003af2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003af6:	2340      	movs	r3, #64	@ 0x40
 8003af8:	616b      	str	r3, [r5, #20]
 8003afa:	2300      	movs	r3, #0
 8003afc:	9309      	str	r3, [sp, #36]	@ 0x24
 8003afe:	2320      	movs	r3, #32
 8003b00:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8003b04:	2330      	movs	r3, #48	@ 0x30
 8003b06:	f04f 0901 	mov.w	r9, #1
 8003b0a:	f8cd 800c 	str.w	r8, [sp, #12]
 8003b0e:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 8003ca8 <_svfiprintf_r+0x1e4>
 8003b12:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8003b16:	4623      	mov	r3, r4
 8003b18:	469a      	mov	sl, r3
 8003b1a:	f813 2b01 	ldrb.w	r2, [r3], #1
 8003b1e:	b10a      	cbz	r2, 8003b24 <_svfiprintf_r+0x60>
 8003b20:	2a25      	cmp	r2, #37	@ 0x25
 8003b22:	d1f9      	bne.n	8003b18 <_svfiprintf_r+0x54>
 8003b24:	ebba 0b04 	subs.w	fp, sl, r4
 8003b28:	d00b      	beq.n	8003b42 <_svfiprintf_r+0x7e>
 8003b2a:	465b      	mov	r3, fp
 8003b2c:	4622      	mov	r2, r4
 8003b2e:	4629      	mov	r1, r5
 8003b30:	4638      	mov	r0, r7
 8003b32:	f7ff ff6b 	bl	8003a0c <__ssputs_r>
 8003b36:	3001      	adds	r0, #1
 8003b38:	f000 80a7 	beq.w	8003c8a <_svfiprintf_r+0x1c6>
 8003b3c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8003b3e:	445a      	add	r2, fp
 8003b40:	9209      	str	r2, [sp, #36]	@ 0x24
 8003b42:	f89a 3000 	ldrb.w	r3, [sl]
 8003b46:	2b00      	cmp	r3, #0
 8003b48:	f000 809f 	beq.w	8003c8a <_svfiprintf_r+0x1c6>
 8003b4c:	2300      	movs	r3, #0
 8003b4e:	f04f 32ff 	mov.w	r2, #4294967295
 8003b52:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8003b56:	f10a 0a01 	add.w	sl, sl, #1
 8003b5a:	9304      	str	r3, [sp, #16]
 8003b5c:	9307      	str	r3, [sp, #28]
 8003b5e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8003b62:	931a      	str	r3, [sp, #104]	@ 0x68
 8003b64:	4654      	mov	r4, sl
 8003b66:	2205      	movs	r2, #5
 8003b68:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003b6c:	484e      	ldr	r0, [pc, #312]	@ (8003ca8 <_svfiprintf_r+0x1e4>)
 8003b6e:	f000 fccd 	bl	800450c <memchr>
 8003b72:	9a04      	ldr	r2, [sp, #16]
 8003b74:	b9d8      	cbnz	r0, 8003bae <_svfiprintf_r+0xea>
 8003b76:	06d0      	lsls	r0, r2, #27
 8003b78:	bf44      	itt	mi
 8003b7a:	2320      	movmi	r3, #32
 8003b7c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8003b80:	0711      	lsls	r1, r2, #28
 8003b82:	bf44      	itt	mi
 8003b84:	232b      	movmi	r3, #43	@ 0x2b
 8003b86:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8003b8a:	f89a 3000 	ldrb.w	r3, [sl]
 8003b8e:	2b2a      	cmp	r3, #42	@ 0x2a
 8003b90:	d015      	beq.n	8003bbe <_svfiprintf_r+0xfa>
 8003b92:	4654      	mov	r4, sl
 8003b94:	2000      	movs	r0, #0
 8003b96:	f04f 0c0a 	mov.w	ip, #10
 8003b9a:	9a07      	ldr	r2, [sp, #28]
 8003b9c:	4621      	mov	r1, r4
 8003b9e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8003ba2:	3b30      	subs	r3, #48	@ 0x30
 8003ba4:	2b09      	cmp	r3, #9
 8003ba6:	d94b      	bls.n	8003c40 <_svfiprintf_r+0x17c>
 8003ba8:	b1b0      	cbz	r0, 8003bd8 <_svfiprintf_r+0x114>
 8003baa:	9207      	str	r2, [sp, #28]
 8003bac:	e014      	b.n	8003bd8 <_svfiprintf_r+0x114>
 8003bae:	eba0 0308 	sub.w	r3, r0, r8
 8003bb2:	fa09 f303 	lsl.w	r3, r9, r3
 8003bb6:	4313      	orrs	r3, r2
 8003bb8:	46a2      	mov	sl, r4
 8003bba:	9304      	str	r3, [sp, #16]
 8003bbc:	e7d2      	b.n	8003b64 <_svfiprintf_r+0xa0>
 8003bbe:	9b03      	ldr	r3, [sp, #12]
 8003bc0:	1d19      	adds	r1, r3, #4
 8003bc2:	681b      	ldr	r3, [r3, #0]
 8003bc4:	9103      	str	r1, [sp, #12]
 8003bc6:	2b00      	cmp	r3, #0
 8003bc8:	bfbb      	ittet	lt
 8003bca:	425b      	neglt	r3, r3
 8003bcc:	f042 0202 	orrlt.w	r2, r2, #2
 8003bd0:	9307      	strge	r3, [sp, #28]
 8003bd2:	9307      	strlt	r3, [sp, #28]
 8003bd4:	bfb8      	it	lt
 8003bd6:	9204      	strlt	r2, [sp, #16]
 8003bd8:	7823      	ldrb	r3, [r4, #0]
 8003bda:	2b2e      	cmp	r3, #46	@ 0x2e
 8003bdc:	d10a      	bne.n	8003bf4 <_svfiprintf_r+0x130>
 8003bde:	7863      	ldrb	r3, [r4, #1]
 8003be0:	2b2a      	cmp	r3, #42	@ 0x2a
 8003be2:	d132      	bne.n	8003c4a <_svfiprintf_r+0x186>
 8003be4:	9b03      	ldr	r3, [sp, #12]
 8003be6:	3402      	adds	r4, #2
 8003be8:	1d1a      	adds	r2, r3, #4
 8003bea:	681b      	ldr	r3, [r3, #0]
 8003bec:	9203      	str	r2, [sp, #12]
 8003bee:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8003bf2:	9305      	str	r3, [sp, #20]
 8003bf4:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 8003cac <_svfiprintf_r+0x1e8>
 8003bf8:	2203      	movs	r2, #3
 8003bfa:	4650      	mov	r0, sl
 8003bfc:	7821      	ldrb	r1, [r4, #0]
 8003bfe:	f000 fc85 	bl	800450c <memchr>
 8003c02:	b138      	cbz	r0, 8003c14 <_svfiprintf_r+0x150>
 8003c04:	2240      	movs	r2, #64	@ 0x40
 8003c06:	9b04      	ldr	r3, [sp, #16]
 8003c08:	eba0 000a 	sub.w	r0, r0, sl
 8003c0c:	4082      	lsls	r2, r0
 8003c0e:	4313      	orrs	r3, r2
 8003c10:	3401      	adds	r4, #1
 8003c12:	9304      	str	r3, [sp, #16]
 8003c14:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003c18:	2206      	movs	r2, #6
 8003c1a:	4825      	ldr	r0, [pc, #148]	@ (8003cb0 <_svfiprintf_r+0x1ec>)
 8003c1c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8003c20:	f000 fc74 	bl	800450c <memchr>
 8003c24:	2800      	cmp	r0, #0
 8003c26:	d036      	beq.n	8003c96 <_svfiprintf_r+0x1d2>
 8003c28:	4b22      	ldr	r3, [pc, #136]	@ (8003cb4 <_svfiprintf_r+0x1f0>)
 8003c2a:	bb1b      	cbnz	r3, 8003c74 <_svfiprintf_r+0x1b0>
 8003c2c:	9b03      	ldr	r3, [sp, #12]
 8003c2e:	3307      	adds	r3, #7
 8003c30:	f023 0307 	bic.w	r3, r3, #7
 8003c34:	3308      	adds	r3, #8
 8003c36:	9303      	str	r3, [sp, #12]
 8003c38:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003c3a:	4433      	add	r3, r6
 8003c3c:	9309      	str	r3, [sp, #36]	@ 0x24
 8003c3e:	e76a      	b.n	8003b16 <_svfiprintf_r+0x52>
 8003c40:	460c      	mov	r4, r1
 8003c42:	2001      	movs	r0, #1
 8003c44:	fb0c 3202 	mla	r2, ip, r2, r3
 8003c48:	e7a8      	b.n	8003b9c <_svfiprintf_r+0xd8>
 8003c4a:	2300      	movs	r3, #0
 8003c4c:	f04f 0c0a 	mov.w	ip, #10
 8003c50:	4619      	mov	r1, r3
 8003c52:	3401      	adds	r4, #1
 8003c54:	9305      	str	r3, [sp, #20]
 8003c56:	4620      	mov	r0, r4
 8003c58:	f810 2b01 	ldrb.w	r2, [r0], #1
 8003c5c:	3a30      	subs	r2, #48	@ 0x30
 8003c5e:	2a09      	cmp	r2, #9
 8003c60:	d903      	bls.n	8003c6a <_svfiprintf_r+0x1a6>
 8003c62:	2b00      	cmp	r3, #0
 8003c64:	d0c6      	beq.n	8003bf4 <_svfiprintf_r+0x130>
 8003c66:	9105      	str	r1, [sp, #20]
 8003c68:	e7c4      	b.n	8003bf4 <_svfiprintf_r+0x130>
 8003c6a:	4604      	mov	r4, r0
 8003c6c:	2301      	movs	r3, #1
 8003c6e:	fb0c 2101 	mla	r1, ip, r1, r2
 8003c72:	e7f0      	b.n	8003c56 <_svfiprintf_r+0x192>
 8003c74:	ab03      	add	r3, sp, #12
 8003c76:	9300      	str	r3, [sp, #0]
 8003c78:	462a      	mov	r2, r5
 8003c7a:	4638      	mov	r0, r7
 8003c7c:	4b0e      	ldr	r3, [pc, #56]	@ (8003cb8 <_svfiprintf_r+0x1f4>)
 8003c7e:	a904      	add	r1, sp, #16
 8003c80:	f3af 8000 	nop.w
 8003c84:	1c42      	adds	r2, r0, #1
 8003c86:	4606      	mov	r6, r0
 8003c88:	d1d6      	bne.n	8003c38 <_svfiprintf_r+0x174>
 8003c8a:	89ab      	ldrh	r3, [r5, #12]
 8003c8c:	065b      	lsls	r3, r3, #25
 8003c8e:	f53f af2d 	bmi.w	8003aec <_svfiprintf_r+0x28>
 8003c92:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8003c94:	e72c      	b.n	8003af0 <_svfiprintf_r+0x2c>
 8003c96:	ab03      	add	r3, sp, #12
 8003c98:	9300      	str	r3, [sp, #0]
 8003c9a:	462a      	mov	r2, r5
 8003c9c:	4638      	mov	r0, r7
 8003c9e:	4b06      	ldr	r3, [pc, #24]	@ (8003cb8 <_svfiprintf_r+0x1f4>)
 8003ca0:	a904      	add	r1, sp, #16
 8003ca2:	f000 f9bd 	bl	8004020 <_printf_i>
 8003ca6:	e7ed      	b.n	8003c84 <_svfiprintf_r+0x1c0>
 8003ca8:	0800468a 	.word	0x0800468a
 8003cac:	08004690 	.word	0x08004690
 8003cb0:	08004694 	.word	0x08004694
 8003cb4:	00000000 	.word	0x00000000
 8003cb8:	08003a0d 	.word	0x08003a0d

08003cbc <__sfputc_r>:
 8003cbc:	6893      	ldr	r3, [r2, #8]
 8003cbe:	b410      	push	{r4}
 8003cc0:	3b01      	subs	r3, #1
 8003cc2:	2b00      	cmp	r3, #0
 8003cc4:	6093      	str	r3, [r2, #8]
 8003cc6:	da07      	bge.n	8003cd8 <__sfputc_r+0x1c>
 8003cc8:	6994      	ldr	r4, [r2, #24]
 8003cca:	42a3      	cmp	r3, r4
 8003ccc:	db01      	blt.n	8003cd2 <__sfputc_r+0x16>
 8003cce:	290a      	cmp	r1, #10
 8003cd0:	d102      	bne.n	8003cd8 <__sfputc_r+0x1c>
 8003cd2:	bc10      	pop	{r4}
 8003cd4:	f7ff bc85 	b.w	80035e2 <__swbuf_r>
 8003cd8:	6813      	ldr	r3, [r2, #0]
 8003cda:	1c58      	adds	r0, r3, #1
 8003cdc:	6010      	str	r0, [r2, #0]
 8003cde:	7019      	strb	r1, [r3, #0]
 8003ce0:	4608      	mov	r0, r1
 8003ce2:	bc10      	pop	{r4}
 8003ce4:	4770      	bx	lr

08003ce6 <__sfputs_r>:
 8003ce6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003ce8:	4606      	mov	r6, r0
 8003cea:	460f      	mov	r7, r1
 8003cec:	4614      	mov	r4, r2
 8003cee:	18d5      	adds	r5, r2, r3
 8003cf0:	42ac      	cmp	r4, r5
 8003cf2:	d101      	bne.n	8003cf8 <__sfputs_r+0x12>
 8003cf4:	2000      	movs	r0, #0
 8003cf6:	e007      	b.n	8003d08 <__sfputs_r+0x22>
 8003cf8:	463a      	mov	r2, r7
 8003cfa:	4630      	mov	r0, r6
 8003cfc:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003d00:	f7ff ffdc 	bl	8003cbc <__sfputc_r>
 8003d04:	1c43      	adds	r3, r0, #1
 8003d06:	d1f3      	bne.n	8003cf0 <__sfputs_r+0xa>
 8003d08:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08003d0c <_vfiprintf_r>:
 8003d0c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003d10:	460d      	mov	r5, r1
 8003d12:	4614      	mov	r4, r2
 8003d14:	4698      	mov	r8, r3
 8003d16:	4606      	mov	r6, r0
 8003d18:	b09d      	sub	sp, #116	@ 0x74
 8003d1a:	b118      	cbz	r0, 8003d24 <_vfiprintf_r+0x18>
 8003d1c:	6a03      	ldr	r3, [r0, #32]
 8003d1e:	b90b      	cbnz	r3, 8003d24 <_vfiprintf_r+0x18>
 8003d20:	f7ff fb42 	bl	80033a8 <__sinit>
 8003d24:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8003d26:	07d9      	lsls	r1, r3, #31
 8003d28:	d405      	bmi.n	8003d36 <_vfiprintf_r+0x2a>
 8003d2a:	89ab      	ldrh	r3, [r5, #12]
 8003d2c:	059a      	lsls	r2, r3, #22
 8003d2e:	d402      	bmi.n	8003d36 <_vfiprintf_r+0x2a>
 8003d30:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8003d32:	f7ff fd64 	bl	80037fe <__retarget_lock_acquire_recursive>
 8003d36:	89ab      	ldrh	r3, [r5, #12]
 8003d38:	071b      	lsls	r3, r3, #28
 8003d3a:	d501      	bpl.n	8003d40 <_vfiprintf_r+0x34>
 8003d3c:	692b      	ldr	r3, [r5, #16]
 8003d3e:	b99b      	cbnz	r3, 8003d68 <_vfiprintf_r+0x5c>
 8003d40:	4629      	mov	r1, r5
 8003d42:	4630      	mov	r0, r6
 8003d44:	f7ff fc8c 	bl	8003660 <__swsetup_r>
 8003d48:	b170      	cbz	r0, 8003d68 <_vfiprintf_r+0x5c>
 8003d4a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8003d4c:	07dc      	lsls	r4, r3, #31
 8003d4e:	d504      	bpl.n	8003d5a <_vfiprintf_r+0x4e>
 8003d50:	f04f 30ff 	mov.w	r0, #4294967295
 8003d54:	b01d      	add	sp, #116	@ 0x74
 8003d56:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003d5a:	89ab      	ldrh	r3, [r5, #12]
 8003d5c:	0598      	lsls	r0, r3, #22
 8003d5e:	d4f7      	bmi.n	8003d50 <_vfiprintf_r+0x44>
 8003d60:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8003d62:	f7ff fd4d 	bl	8003800 <__retarget_lock_release_recursive>
 8003d66:	e7f3      	b.n	8003d50 <_vfiprintf_r+0x44>
 8003d68:	2300      	movs	r3, #0
 8003d6a:	9309      	str	r3, [sp, #36]	@ 0x24
 8003d6c:	2320      	movs	r3, #32
 8003d6e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8003d72:	2330      	movs	r3, #48	@ 0x30
 8003d74:	f04f 0901 	mov.w	r9, #1
 8003d78:	f8cd 800c 	str.w	r8, [sp, #12]
 8003d7c:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 8003f28 <_vfiprintf_r+0x21c>
 8003d80:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8003d84:	4623      	mov	r3, r4
 8003d86:	469a      	mov	sl, r3
 8003d88:	f813 2b01 	ldrb.w	r2, [r3], #1
 8003d8c:	b10a      	cbz	r2, 8003d92 <_vfiprintf_r+0x86>
 8003d8e:	2a25      	cmp	r2, #37	@ 0x25
 8003d90:	d1f9      	bne.n	8003d86 <_vfiprintf_r+0x7a>
 8003d92:	ebba 0b04 	subs.w	fp, sl, r4
 8003d96:	d00b      	beq.n	8003db0 <_vfiprintf_r+0xa4>
 8003d98:	465b      	mov	r3, fp
 8003d9a:	4622      	mov	r2, r4
 8003d9c:	4629      	mov	r1, r5
 8003d9e:	4630      	mov	r0, r6
 8003da0:	f7ff ffa1 	bl	8003ce6 <__sfputs_r>
 8003da4:	3001      	adds	r0, #1
 8003da6:	f000 80a7 	beq.w	8003ef8 <_vfiprintf_r+0x1ec>
 8003daa:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8003dac:	445a      	add	r2, fp
 8003dae:	9209      	str	r2, [sp, #36]	@ 0x24
 8003db0:	f89a 3000 	ldrb.w	r3, [sl]
 8003db4:	2b00      	cmp	r3, #0
 8003db6:	f000 809f 	beq.w	8003ef8 <_vfiprintf_r+0x1ec>
 8003dba:	2300      	movs	r3, #0
 8003dbc:	f04f 32ff 	mov.w	r2, #4294967295
 8003dc0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8003dc4:	f10a 0a01 	add.w	sl, sl, #1
 8003dc8:	9304      	str	r3, [sp, #16]
 8003dca:	9307      	str	r3, [sp, #28]
 8003dcc:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8003dd0:	931a      	str	r3, [sp, #104]	@ 0x68
 8003dd2:	4654      	mov	r4, sl
 8003dd4:	2205      	movs	r2, #5
 8003dd6:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003dda:	4853      	ldr	r0, [pc, #332]	@ (8003f28 <_vfiprintf_r+0x21c>)
 8003ddc:	f000 fb96 	bl	800450c <memchr>
 8003de0:	9a04      	ldr	r2, [sp, #16]
 8003de2:	b9d8      	cbnz	r0, 8003e1c <_vfiprintf_r+0x110>
 8003de4:	06d1      	lsls	r1, r2, #27
 8003de6:	bf44      	itt	mi
 8003de8:	2320      	movmi	r3, #32
 8003dea:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8003dee:	0713      	lsls	r3, r2, #28
 8003df0:	bf44      	itt	mi
 8003df2:	232b      	movmi	r3, #43	@ 0x2b
 8003df4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8003df8:	f89a 3000 	ldrb.w	r3, [sl]
 8003dfc:	2b2a      	cmp	r3, #42	@ 0x2a
 8003dfe:	d015      	beq.n	8003e2c <_vfiprintf_r+0x120>
 8003e00:	4654      	mov	r4, sl
 8003e02:	2000      	movs	r0, #0
 8003e04:	f04f 0c0a 	mov.w	ip, #10
 8003e08:	9a07      	ldr	r2, [sp, #28]
 8003e0a:	4621      	mov	r1, r4
 8003e0c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8003e10:	3b30      	subs	r3, #48	@ 0x30
 8003e12:	2b09      	cmp	r3, #9
 8003e14:	d94b      	bls.n	8003eae <_vfiprintf_r+0x1a2>
 8003e16:	b1b0      	cbz	r0, 8003e46 <_vfiprintf_r+0x13a>
 8003e18:	9207      	str	r2, [sp, #28]
 8003e1a:	e014      	b.n	8003e46 <_vfiprintf_r+0x13a>
 8003e1c:	eba0 0308 	sub.w	r3, r0, r8
 8003e20:	fa09 f303 	lsl.w	r3, r9, r3
 8003e24:	4313      	orrs	r3, r2
 8003e26:	46a2      	mov	sl, r4
 8003e28:	9304      	str	r3, [sp, #16]
 8003e2a:	e7d2      	b.n	8003dd2 <_vfiprintf_r+0xc6>
 8003e2c:	9b03      	ldr	r3, [sp, #12]
 8003e2e:	1d19      	adds	r1, r3, #4
 8003e30:	681b      	ldr	r3, [r3, #0]
 8003e32:	9103      	str	r1, [sp, #12]
 8003e34:	2b00      	cmp	r3, #0
 8003e36:	bfbb      	ittet	lt
 8003e38:	425b      	neglt	r3, r3
 8003e3a:	f042 0202 	orrlt.w	r2, r2, #2
 8003e3e:	9307      	strge	r3, [sp, #28]
 8003e40:	9307      	strlt	r3, [sp, #28]
 8003e42:	bfb8      	it	lt
 8003e44:	9204      	strlt	r2, [sp, #16]
 8003e46:	7823      	ldrb	r3, [r4, #0]
 8003e48:	2b2e      	cmp	r3, #46	@ 0x2e
 8003e4a:	d10a      	bne.n	8003e62 <_vfiprintf_r+0x156>
 8003e4c:	7863      	ldrb	r3, [r4, #1]
 8003e4e:	2b2a      	cmp	r3, #42	@ 0x2a
 8003e50:	d132      	bne.n	8003eb8 <_vfiprintf_r+0x1ac>
 8003e52:	9b03      	ldr	r3, [sp, #12]
 8003e54:	3402      	adds	r4, #2
 8003e56:	1d1a      	adds	r2, r3, #4
 8003e58:	681b      	ldr	r3, [r3, #0]
 8003e5a:	9203      	str	r2, [sp, #12]
 8003e5c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8003e60:	9305      	str	r3, [sp, #20]
 8003e62:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 8003f2c <_vfiprintf_r+0x220>
 8003e66:	2203      	movs	r2, #3
 8003e68:	4650      	mov	r0, sl
 8003e6a:	7821      	ldrb	r1, [r4, #0]
 8003e6c:	f000 fb4e 	bl	800450c <memchr>
 8003e70:	b138      	cbz	r0, 8003e82 <_vfiprintf_r+0x176>
 8003e72:	2240      	movs	r2, #64	@ 0x40
 8003e74:	9b04      	ldr	r3, [sp, #16]
 8003e76:	eba0 000a 	sub.w	r0, r0, sl
 8003e7a:	4082      	lsls	r2, r0
 8003e7c:	4313      	orrs	r3, r2
 8003e7e:	3401      	adds	r4, #1
 8003e80:	9304      	str	r3, [sp, #16]
 8003e82:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003e86:	2206      	movs	r2, #6
 8003e88:	4829      	ldr	r0, [pc, #164]	@ (8003f30 <_vfiprintf_r+0x224>)
 8003e8a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8003e8e:	f000 fb3d 	bl	800450c <memchr>
 8003e92:	2800      	cmp	r0, #0
 8003e94:	d03f      	beq.n	8003f16 <_vfiprintf_r+0x20a>
 8003e96:	4b27      	ldr	r3, [pc, #156]	@ (8003f34 <_vfiprintf_r+0x228>)
 8003e98:	bb1b      	cbnz	r3, 8003ee2 <_vfiprintf_r+0x1d6>
 8003e9a:	9b03      	ldr	r3, [sp, #12]
 8003e9c:	3307      	adds	r3, #7
 8003e9e:	f023 0307 	bic.w	r3, r3, #7
 8003ea2:	3308      	adds	r3, #8
 8003ea4:	9303      	str	r3, [sp, #12]
 8003ea6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003ea8:	443b      	add	r3, r7
 8003eaa:	9309      	str	r3, [sp, #36]	@ 0x24
 8003eac:	e76a      	b.n	8003d84 <_vfiprintf_r+0x78>
 8003eae:	460c      	mov	r4, r1
 8003eb0:	2001      	movs	r0, #1
 8003eb2:	fb0c 3202 	mla	r2, ip, r2, r3
 8003eb6:	e7a8      	b.n	8003e0a <_vfiprintf_r+0xfe>
 8003eb8:	2300      	movs	r3, #0
 8003eba:	f04f 0c0a 	mov.w	ip, #10
 8003ebe:	4619      	mov	r1, r3
 8003ec0:	3401      	adds	r4, #1
 8003ec2:	9305      	str	r3, [sp, #20]
 8003ec4:	4620      	mov	r0, r4
 8003ec6:	f810 2b01 	ldrb.w	r2, [r0], #1
 8003eca:	3a30      	subs	r2, #48	@ 0x30
 8003ecc:	2a09      	cmp	r2, #9
 8003ece:	d903      	bls.n	8003ed8 <_vfiprintf_r+0x1cc>
 8003ed0:	2b00      	cmp	r3, #0
 8003ed2:	d0c6      	beq.n	8003e62 <_vfiprintf_r+0x156>
 8003ed4:	9105      	str	r1, [sp, #20]
 8003ed6:	e7c4      	b.n	8003e62 <_vfiprintf_r+0x156>
 8003ed8:	4604      	mov	r4, r0
 8003eda:	2301      	movs	r3, #1
 8003edc:	fb0c 2101 	mla	r1, ip, r1, r2
 8003ee0:	e7f0      	b.n	8003ec4 <_vfiprintf_r+0x1b8>
 8003ee2:	ab03      	add	r3, sp, #12
 8003ee4:	9300      	str	r3, [sp, #0]
 8003ee6:	462a      	mov	r2, r5
 8003ee8:	4630      	mov	r0, r6
 8003eea:	4b13      	ldr	r3, [pc, #76]	@ (8003f38 <_vfiprintf_r+0x22c>)
 8003eec:	a904      	add	r1, sp, #16
 8003eee:	f3af 8000 	nop.w
 8003ef2:	4607      	mov	r7, r0
 8003ef4:	1c78      	adds	r0, r7, #1
 8003ef6:	d1d6      	bne.n	8003ea6 <_vfiprintf_r+0x19a>
 8003ef8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8003efa:	07d9      	lsls	r1, r3, #31
 8003efc:	d405      	bmi.n	8003f0a <_vfiprintf_r+0x1fe>
 8003efe:	89ab      	ldrh	r3, [r5, #12]
 8003f00:	059a      	lsls	r2, r3, #22
 8003f02:	d402      	bmi.n	8003f0a <_vfiprintf_r+0x1fe>
 8003f04:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8003f06:	f7ff fc7b 	bl	8003800 <__retarget_lock_release_recursive>
 8003f0a:	89ab      	ldrh	r3, [r5, #12]
 8003f0c:	065b      	lsls	r3, r3, #25
 8003f0e:	f53f af1f 	bmi.w	8003d50 <_vfiprintf_r+0x44>
 8003f12:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8003f14:	e71e      	b.n	8003d54 <_vfiprintf_r+0x48>
 8003f16:	ab03      	add	r3, sp, #12
 8003f18:	9300      	str	r3, [sp, #0]
 8003f1a:	462a      	mov	r2, r5
 8003f1c:	4630      	mov	r0, r6
 8003f1e:	4b06      	ldr	r3, [pc, #24]	@ (8003f38 <_vfiprintf_r+0x22c>)
 8003f20:	a904      	add	r1, sp, #16
 8003f22:	f000 f87d 	bl	8004020 <_printf_i>
 8003f26:	e7e4      	b.n	8003ef2 <_vfiprintf_r+0x1e6>
 8003f28:	0800468a 	.word	0x0800468a
 8003f2c:	08004690 	.word	0x08004690
 8003f30:	08004694 	.word	0x08004694
 8003f34:	00000000 	.word	0x00000000
 8003f38:	08003ce7 	.word	0x08003ce7

08003f3c <_printf_common>:
 8003f3c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003f40:	4616      	mov	r6, r2
 8003f42:	4698      	mov	r8, r3
 8003f44:	688a      	ldr	r2, [r1, #8]
 8003f46:	690b      	ldr	r3, [r1, #16]
 8003f48:	4607      	mov	r7, r0
 8003f4a:	4293      	cmp	r3, r2
 8003f4c:	bfb8      	it	lt
 8003f4e:	4613      	movlt	r3, r2
 8003f50:	6033      	str	r3, [r6, #0]
 8003f52:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8003f56:	460c      	mov	r4, r1
 8003f58:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8003f5c:	b10a      	cbz	r2, 8003f62 <_printf_common+0x26>
 8003f5e:	3301      	adds	r3, #1
 8003f60:	6033      	str	r3, [r6, #0]
 8003f62:	6823      	ldr	r3, [r4, #0]
 8003f64:	0699      	lsls	r1, r3, #26
 8003f66:	bf42      	ittt	mi
 8003f68:	6833      	ldrmi	r3, [r6, #0]
 8003f6a:	3302      	addmi	r3, #2
 8003f6c:	6033      	strmi	r3, [r6, #0]
 8003f6e:	6825      	ldr	r5, [r4, #0]
 8003f70:	f015 0506 	ands.w	r5, r5, #6
 8003f74:	d106      	bne.n	8003f84 <_printf_common+0x48>
 8003f76:	f104 0a19 	add.w	sl, r4, #25
 8003f7a:	68e3      	ldr	r3, [r4, #12]
 8003f7c:	6832      	ldr	r2, [r6, #0]
 8003f7e:	1a9b      	subs	r3, r3, r2
 8003f80:	42ab      	cmp	r3, r5
 8003f82:	dc2b      	bgt.n	8003fdc <_printf_common+0xa0>
 8003f84:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8003f88:	6822      	ldr	r2, [r4, #0]
 8003f8a:	3b00      	subs	r3, #0
 8003f8c:	bf18      	it	ne
 8003f8e:	2301      	movne	r3, #1
 8003f90:	0692      	lsls	r2, r2, #26
 8003f92:	d430      	bmi.n	8003ff6 <_printf_common+0xba>
 8003f94:	4641      	mov	r1, r8
 8003f96:	4638      	mov	r0, r7
 8003f98:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8003f9c:	47c8      	blx	r9
 8003f9e:	3001      	adds	r0, #1
 8003fa0:	d023      	beq.n	8003fea <_printf_common+0xae>
 8003fa2:	6823      	ldr	r3, [r4, #0]
 8003fa4:	6922      	ldr	r2, [r4, #16]
 8003fa6:	f003 0306 	and.w	r3, r3, #6
 8003faa:	2b04      	cmp	r3, #4
 8003fac:	bf14      	ite	ne
 8003fae:	2500      	movne	r5, #0
 8003fb0:	6833      	ldreq	r3, [r6, #0]
 8003fb2:	f04f 0600 	mov.w	r6, #0
 8003fb6:	bf08      	it	eq
 8003fb8:	68e5      	ldreq	r5, [r4, #12]
 8003fba:	f104 041a 	add.w	r4, r4, #26
 8003fbe:	bf08      	it	eq
 8003fc0:	1aed      	subeq	r5, r5, r3
 8003fc2:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8003fc6:	bf08      	it	eq
 8003fc8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003fcc:	4293      	cmp	r3, r2
 8003fce:	bfc4      	itt	gt
 8003fd0:	1a9b      	subgt	r3, r3, r2
 8003fd2:	18ed      	addgt	r5, r5, r3
 8003fd4:	42b5      	cmp	r5, r6
 8003fd6:	d11a      	bne.n	800400e <_printf_common+0xd2>
 8003fd8:	2000      	movs	r0, #0
 8003fda:	e008      	b.n	8003fee <_printf_common+0xb2>
 8003fdc:	2301      	movs	r3, #1
 8003fde:	4652      	mov	r2, sl
 8003fe0:	4641      	mov	r1, r8
 8003fe2:	4638      	mov	r0, r7
 8003fe4:	47c8      	blx	r9
 8003fe6:	3001      	adds	r0, #1
 8003fe8:	d103      	bne.n	8003ff2 <_printf_common+0xb6>
 8003fea:	f04f 30ff 	mov.w	r0, #4294967295
 8003fee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003ff2:	3501      	adds	r5, #1
 8003ff4:	e7c1      	b.n	8003f7a <_printf_common+0x3e>
 8003ff6:	2030      	movs	r0, #48	@ 0x30
 8003ff8:	18e1      	adds	r1, r4, r3
 8003ffa:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8003ffe:	1c5a      	adds	r2, r3, #1
 8004000:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8004004:	4422      	add	r2, r4
 8004006:	3302      	adds	r3, #2
 8004008:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800400c:	e7c2      	b.n	8003f94 <_printf_common+0x58>
 800400e:	2301      	movs	r3, #1
 8004010:	4622      	mov	r2, r4
 8004012:	4641      	mov	r1, r8
 8004014:	4638      	mov	r0, r7
 8004016:	47c8      	blx	r9
 8004018:	3001      	adds	r0, #1
 800401a:	d0e6      	beq.n	8003fea <_printf_common+0xae>
 800401c:	3601      	adds	r6, #1
 800401e:	e7d9      	b.n	8003fd4 <_printf_common+0x98>

08004020 <_printf_i>:
 8004020:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004024:	7e0f      	ldrb	r7, [r1, #24]
 8004026:	4691      	mov	r9, r2
 8004028:	2f78      	cmp	r7, #120	@ 0x78
 800402a:	4680      	mov	r8, r0
 800402c:	460c      	mov	r4, r1
 800402e:	469a      	mov	sl, r3
 8004030:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8004032:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8004036:	d807      	bhi.n	8004048 <_printf_i+0x28>
 8004038:	2f62      	cmp	r7, #98	@ 0x62
 800403a:	d80a      	bhi.n	8004052 <_printf_i+0x32>
 800403c:	2f00      	cmp	r7, #0
 800403e:	f000 80d3 	beq.w	80041e8 <_printf_i+0x1c8>
 8004042:	2f58      	cmp	r7, #88	@ 0x58
 8004044:	f000 80ba 	beq.w	80041bc <_printf_i+0x19c>
 8004048:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800404c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8004050:	e03a      	b.n	80040c8 <_printf_i+0xa8>
 8004052:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8004056:	2b15      	cmp	r3, #21
 8004058:	d8f6      	bhi.n	8004048 <_printf_i+0x28>
 800405a:	a101      	add	r1, pc, #4	@ (adr r1, 8004060 <_printf_i+0x40>)
 800405c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004060:	080040b9 	.word	0x080040b9
 8004064:	080040cd 	.word	0x080040cd
 8004068:	08004049 	.word	0x08004049
 800406c:	08004049 	.word	0x08004049
 8004070:	08004049 	.word	0x08004049
 8004074:	08004049 	.word	0x08004049
 8004078:	080040cd 	.word	0x080040cd
 800407c:	08004049 	.word	0x08004049
 8004080:	08004049 	.word	0x08004049
 8004084:	08004049 	.word	0x08004049
 8004088:	08004049 	.word	0x08004049
 800408c:	080041cf 	.word	0x080041cf
 8004090:	080040f7 	.word	0x080040f7
 8004094:	08004189 	.word	0x08004189
 8004098:	08004049 	.word	0x08004049
 800409c:	08004049 	.word	0x08004049
 80040a0:	080041f1 	.word	0x080041f1
 80040a4:	08004049 	.word	0x08004049
 80040a8:	080040f7 	.word	0x080040f7
 80040ac:	08004049 	.word	0x08004049
 80040b0:	08004049 	.word	0x08004049
 80040b4:	08004191 	.word	0x08004191
 80040b8:	6833      	ldr	r3, [r6, #0]
 80040ba:	1d1a      	adds	r2, r3, #4
 80040bc:	681b      	ldr	r3, [r3, #0]
 80040be:	6032      	str	r2, [r6, #0]
 80040c0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80040c4:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80040c8:	2301      	movs	r3, #1
 80040ca:	e09e      	b.n	800420a <_printf_i+0x1ea>
 80040cc:	6833      	ldr	r3, [r6, #0]
 80040ce:	6820      	ldr	r0, [r4, #0]
 80040d0:	1d19      	adds	r1, r3, #4
 80040d2:	6031      	str	r1, [r6, #0]
 80040d4:	0606      	lsls	r6, r0, #24
 80040d6:	d501      	bpl.n	80040dc <_printf_i+0xbc>
 80040d8:	681d      	ldr	r5, [r3, #0]
 80040da:	e003      	b.n	80040e4 <_printf_i+0xc4>
 80040dc:	0645      	lsls	r5, r0, #25
 80040de:	d5fb      	bpl.n	80040d8 <_printf_i+0xb8>
 80040e0:	f9b3 5000 	ldrsh.w	r5, [r3]
 80040e4:	2d00      	cmp	r5, #0
 80040e6:	da03      	bge.n	80040f0 <_printf_i+0xd0>
 80040e8:	232d      	movs	r3, #45	@ 0x2d
 80040ea:	426d      	negs	r5, r5
 80040ec:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80040f0:	230a      	movs	r3, #10
 80040f2:	4859      	ldr	r0, [pc, #356]	@ (8004258 <_printf_i+0x238>)
 80040f4:	e011      	b.n	800411a <_printf_i+0xfa>
 80040f6:	6821      	ldr	r1, [r4, #0]
 80040f8:	6833      	ldr	r3, [r6, #0]
 80040fa:	0608      	lsls	r0, r1, #24
 80040fc:	f853 5b04 	ldr.w	r5, [r3], #4
 8004100:	d402      	bmi.n	8004108 <_printf_i+0xe8>
 8004102:	0649      	lsls	r1, r1, #25
 8004104:	bf48      	it	mi
 8004106:	b2ad      	uxthmi	r5, r5
 8004108:	2f6f      	cmp	r7, #111	@ 0x6f
 800410a:	6033      	str	r3, [r6, #0]
 800410c:	bf14      	ite	ne
 800410e:	230a      	movne	r3, #10
 8004110:	2308      	moveq	r3, #8
 8004112:	4851      	ldr	r0, [pc, #324]	@ (8004258 <_printf_i+0x238>)
 8004114:	2100      	movs	r1, #0
 8004116:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800411a:	6866      	ldr	r6, [r4, #4]
 800411c:	2e00      	cmp	r6, #0
 800411e:	bfa8      	it	ge
 8004120:	6821      	ldrge	r1, [r4, #0]
 8004122:	60a6      	str	r6, [r4, #8]
 8004124:	bfa4      	itt	ge
 8004126:	f021 0104 	bicge.w	r1, r1, #4
 800412a:	6021      	strge	r1, [r4, #0]
 800412c:	b90d      	cbnz	r5, 8004132 <_printf_i+0x112>
 800412e:	2e00      	cmp	r6, #0
 8004130:	d04b      	beq.n	80041ca <_printf_i+0x1aa>
 8004132:	4616      	mov	r6, r2
 8004134:	fbb5 f1f3 	udiv	r1, r5, r3
 8004138:	fb03 5711 	mls	r7, r3, r1, r5
 800413c:	5dc7      	ldrb	r7, [r0, r7]
 800413e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8004142:	462f      	mov	r7, r5
 8004144:	42bb      	cmp	r3, r7
 8004146:	460d      	mov	r5, r1
 8004148:	d9f4      	bls.n	8004134 <_printf_i+0x114>
 800414a:	2b08      	cmp	r3, #8
 800414c:	d10b      	bne.n	8004166 <_printf_i+0x146>
 800414e:	6823      	ldr	r3, [r4, #0]
 8004150:	07df      	lsls	r7, r3, #31
 8004152:	d508      	bpl.n	8004166 <_printf_i+0x146>
 8004154:	6923      	ldr	r3, [r4, #16]
 8004156:	6861      	ldr	r1, [r4, #4]
 8004158:	4299      	cmp	r1, r3
 800415a:	bfde      	ittt	le
 800415c:	2330      	movle	r3, #48	@ 0x30
 800415e:	f806 3c01 	strble.w	r3, [r6, #-1]
 8004162:	f106 36ff 	addle.w	r6, r6, #4294967295
 8004166:	1b92      	subs	r2, r2, r6
 8004168:	6122      	str	r2, [r4, #16]
 800416a:	464b      	mov	r3, r9
 800416c:	4621      	mov	r1, r4
 800416e:	4640      	mov	r0, r8
 8004170:	f8cd a000 	str.w	sl, [sp]
 8004174:	aa03      	add	r2, sp, #12
 8004176:	f7ff fee1 	bl	8003f3c <_printf_common>
 800417a:	3001      	adds	r0, #1
 800417c:	d14a      	bne.n	8004214 <_printf_i+0x1f4>
 800417e:	f04f 30ff 	mov.w	r0, #4294967295
 8004182:	b004      	add	sp, #16
 8004184:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004188:	6823      	ldr	r3, [r4, #0]
 800418a:	f043 0320 	orr.w	r3, r3, #32
 800418e:	6023      	str	r3, [r4, #0]
 8004190:	2778      	movs	r7, #120	@ 0x78
 8004192:	4832      	ldr	r0, [pc, #200]	@ (800425c <_printf_i+0x23c>)
 8004194:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8004198:	6823      	ldr	r3, [r4, #0]
 800419a:	6831      	ldr	r1, [r6, #0]
 800419c:	061f      	lsls	r7, r3, #24
 800419e:	f851 5b04 	ldr.w	r5, [r1], #4
 80041a2:	d402      	bmi.n	80041aa <_printf_i+0x18a>
 80041a4:	065f      	lsls	r7, r3, #25
 80041a6:	bf48      	it	mi
 80041a8:	b2ad      	uxthmi	r5, r5
 80041aa:	6031      	str	r1, [r6, #0]
 80041ac:	07d9      	lsls	r1, r3, #31
 80041ae:	bf44      	itt	mi
 80041b0:	f043 0320 	orrmi.w	r3, r3, #32
 80041b4:	6023      	strmi	r3, [r4, #0]
 80041b6:	b11d      	cbz	r5, 80041c0 <_printf_i+0x1a0>
 80041b8:	2310      	movs	r3, #16
 80041ba:	e7ab      	b.n	8004114 <_printf_i+0xf4>
 80041bc:	4826      	ldr	r0, [pc, #152]	@ (8004258 <_printf_i+0x238>)
 80041be:	e7e9      	b.n	8004194 <_printf_i+0x174>
 80041c0:	6823      	ldr	r3, [r4, #0]
 80041c2:	f023 0320 	bic.w	r3, r3, #32
 80041c6:	6023      	str	r3, [r4, #0]
 80041c8:	e7f6      	b.n	80041b8 <_printf_i+0x198>
 80041ca:	4616      	mov	r6, r2
 80041cc:	e7bd      	b.n	800414a <_printf_i+0x12a>
 80041ce:	6833      	ldr	r3, [r6, #0]
 80041d0:	6825      	ldr	r5, [r4, #0]
 80041d2:	1d18      	adds	r0, r3, #4
 80041d4:	6961      	ldr	r1, [r4, #20]
 80041d6:	6030      	str	r0, [r6, #0]
 80041d8:	062e      	lsls	r6, r5, #24
 80041da:	681b      	ldr	r3, [r3, #0]
 80041dc:	d501      	bpl.n	80041e2 <_printf_i+0x1c2>
 80041de:	6019      	str	r1, [r3, #0]
 80041e0:	e002      	b.n	80041e8 <_printf_i+0x1c8>
 80041e2:	0668      	lsls	r0, r5, #25
 80041e4:	d5fb      	bpl.n	80041de <_printf_i+0x1be>
 80041e6:	8019      	strh	r1, [r3, #0]
 80041e8:	2300      	movs	r3, #0
 80041ea:	4616      	mov	r6, r2
 80041ec:	6123      	str	r3, [r4, #16]
 80041ee:	e7bc      	b.n	800416a <_printf_i+0x14a>
 80041f0:	6833      	ldr	r3, [r6, #0]
 80041f2:	2100      	movs	r1, #0
 80041f4:	1d1a      	adds	r2, r3, #4
 80041f6:	6032      	str	r2, [r6, #0]
 80041f8:	681e      	ldr	r6, [r3, #0]
 80041fa:	6862      	ldr	r2, [r4, #4]
 80041fc:	4630      	mov	r0, r6
 80041fe:	f000 f985 	bl	800450c <memchr>
 8004202:	b108      	cbz	r0, 8004208 <_printf_i+0x1e8>
 8004204:	1b80      	subs	r0, r0, r6
 8004206:	6060      	str	r0, [r4, #4]
 8004208:	6863      	ldr	r3, [r4, #4]
 800420a:	6123      	str	r3, [r4, #16]
 800420c:	2300      	movs	r3, #0
 800420e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004212:	e7aa      	b.n	800416a <_printf_i+0x14a>
 8004214:	4632      	mov	r2, r6
 8004216:	4649      	mov	r1, r9
 8004218:	4640      	mov	r0, r8
 800421a:	6923      	ldr	r3, [r4, #16]
 800421c:	47d0      	blx	sl
 800421e:	3001      	adds	r0, #1
 8004220:	d0ad      	beq.n	800417e <_printf_i+0x15e>
 8004222:	6823      	ldr	r3, [r4, #0]
 8004224:	079b      	lsls	r3, r3, #30
 8004226:	d413      	bmi.n	8004250 <_printf_i+0x230>
 8004228:	68e0      	ldr	r0, [r4, #12]
 800422a:	9b03      	ldr	r3, [sp, #12]
 800422c:	4298      	cmp	r0, r3
 800422e:	bfb8      	it	lt
 8004230:	4618      	movlt	r0, r3
 8004232:	e7a6      	b.n	8004182 <_printf_i+0x162>
 8004234:	2301      	movs	r3, #1
 8004236:	4632      	mov	r2, r6
 8004238:	4649      	mov	r1, r9
 800423a:	4640      	mov	r0, r8
 800423c:	47d0      	blx	sl
 800423e:	3001      	adds	r0, #1
 8004240:	d09d      	beq.n	800417e <_printf_i+0x15e>
 8004242:	3501      	adds	r5, #1
 8004244:	68e3      	ldr	r3, [r4, #12]
 8004246:	9903      	ldr	r1, [sp, #12]
 8004248:	1a5b      	subs	r3, r3, r1
 800424a:	42ab      	cmp	r3, r5
 800424c:	dcf2      	bgt.n	8004234 <_printf_i+0x214>
 800424e:	e7eb      	b.n	8004228 <_printf_i+0x208>
 8004250:	2500      	movs	r5, #0
 8004252:	f104 0619 	add.w	r6, r4, #25
 8004256:	e7f5      	b.n	8004244 <_printf_i+0x224>
 8004258:	0800469b 	.word	0x0800469b
 800425c:	080046ac 	.word	0x080046ac

08004260 <__sflush_r>:
 8004260:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8004264:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004266:	0716      	lsls	r6, r2, #28
 8004268:	4605      	mov	r5, r0
 800426a:	460c      	mov	r4, r1
 800426c:	d454      	bmi.n	8004318 <__sflush_r+0xb8>
 800426e:	684b      	ldr	r3, [r1, #4]
 8004270:	2b00      	cmp	r3, #0
 8004272:	dc02      	bgt.n	800427a <__sflush_r+0x1a>
 8004274:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8004276:	2b00      	cmp	r3, #0
 8004278:	dd48      	ble.n	800430c <__sflush_r+0xac>
 800427a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800427c:	2e00      	cmp	r6, #0
 800427e:	d045      	beq.n	800430c <__sflush_r+0xac>
 8004280:	2300      	movs	r3, #0
 8004282:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8004286:	682f      	ldr	r7, [r5, #0]
 8004288:	6a21      	ldr	r1, [r4, #32]
 800428a:	602b      	str	r3, [r5, #0]
 800428c:	d030      	beq.n	80042f0 <__sflush_r+0x90>
 800428e:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8004290:	89a3      	ldrh	r3, [r4, #12]
 8004292:	0759      	lsls	r1, r3, #29
 8004294:	d505      	bpl.n	80042a2 <__sflush_r+0x42>
 8004296:	6863      	ldr	r3, [r4, #4]
 8004298:	1ad2      	subs	r2, r2, r3
 800429a:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800429c:	b10b      	cbz	r3, 80042a2 <__sflush_r+0x42>
 800429e:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80042a0:	1ad2      	subs	r2, r2, r3
 80042a2:	2300      	movs	r3, #0
 80042a4:	4628      	mov	r0, r5
 80042a6:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80042a8:	6a21      	ldr	r1, [r4, #32]
 80042aa:	47b0      	blx	r6
 80042ac:	1c43      	adds	r3, r0, #1
 80042ae:	89a3      	ldrh	r3, [r4, #12]
 80042b0:	d106      	bne.n	80042c0 <__sflush_r+0x60>
 80042b2:	6829      	ldr	r1, [r5, #0]
 80042b4:	291d      	cmp	r1, #29
 80042b6:	d82b      	bhi.n	8004310 <__sflush_r+0xb0>
 80042b8:	4a28      	ldr	r2, [pc, #160]	@ (800435c <__sflush_r+0xfc>)
 80042ba:	410a      	asrs	r2, r1
 80042bc:	07d6      	lsls	r6, r2, #31
 80042be:	d427      	bmi.n	8004310 <__sflush_r+0xb0>
 80042c0:	2200      	movs	r2, #0
 80042c2:	6062      	str	r2, [r4, #4]
 80042c4:	6922      	ldr	r2, [r4, #16]
 80042c6:	04d9      	lsls	r1, r3, #19
 80042c8:	6022      	str	r2, [r4, #0]
 80042ca:	d504      	bpl.n	80042d6 <__sflush_r+0x76>
 80042cc:	1c42      	adds	r2, r0, #1
 80042ce:	d101      	bne.n	80042d4 <__sflush_r+0x74>
 80042d0:	682b      	ldr	r3, [r5, #0]
 80042d2:	b903      	cbnz	r3, 80042d6 <__sflush_r+0x76>
 80042d4:	6560      	str	r0, [r4, #84]	@ 0x54
 80042d6:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80042d8:	602f      	str	r7, [r5, #0]
 80042da:	b1b9      	cbz	r1, 800430c <__sflush_r+0xac>
 80042dc:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80042e0:	4299      	cmp	r1, r3
 80042e2:	d002      	beq.n	80042ea <__sflush_r+0x8a>
 80042e4:	4628      	mov	r0, r5
 80042e6:	f7ff fa9b 	bl	8003820 <_free_r>
 80042ea:	2300      	movs	r3, #0
 80042ec:	6363      	str	r3, [r4, #52]	@ 0x34
 80042ee:	e00d      	b.n	800430c <__sflush_r+0xac>
 80042f0:	2301      	movs	r3, #1
 80042f2:	4628      	mov	r0, r5
 80042f4:	47b0      	blx	r6
 80042f6:	4602      	mov	r2, r0
 80042f8:	1c50      	adds	r0, r2, #1
 80042fa:	d1c9      	bne.n	8004290 <__sflush_r+0x30>
 80042fc:	682b      	ldr	r3, [r5, #0]
 80042fe:	2b00      	cmp	r3, #0
 8004300:	d0c6      	beq.n	8004290 <__sflush_r+0x30>
 8004302:	2b1d      	cmp	r3, #29
 8004304:	d001      	beq.n	800430a <__sflush_r+0xaa>
 8004306:	2b16      	cmp	r3, #22
 8004308:	d11d      	bne.n	8004346 <__sflush_r+0xe6>
 800430a:	602f      	str	r7, [r5, #0]
 800430c:	2000      	movs	r0, #0
 800430e:	e021      	b.n	8004354 <__sflush_r+0xf4>
 8004310:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004314:	b21b      	sxth	r3, r3
 8004316:	e01a      	b.n	800434e <__sflush_r+0xee>
 8004318:	690f      	ldr	r7, [r1, #16]
 800431a:	2f00      	cmp	r7, #0
 800431c:	d0f6      	beq.n	800430c <__sflush_r+0xac>
 800431e:	0793      	lsls	r3, r2, #30
 8004320:	bf18      	it	ne
 8004322:	2300      	movne	r3, #0
 8004324:	680e      	ldr	r6, [r1, #0]
 8004326:	bf08      	it	eq
 8004328:	694b      	ldreq	r3, [r1, #20]
 800432a:	1bf6      	subs	r6, r6, r7
 800432c:	600f      	str	r7, [r1, #0]
 800432e:	608b      	str	r3, [r1, #8]
 8004330:	2e00      	cmp	r6, #0
 8004332:	ddeb      	ble.n	800430c <__sflush_r+0xac>
 8004334:	4633      	mov	r3, r6
 8004336:	463a      	mov	r2, r7
 8004338:	4628      	mov	r0, r5
 800433a:	6a21      	ldr	r1, [r4, #32]
 800433c:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 8004340:	47e0      	blx	ip
 8004342:	2800      	cmp	r0, #0
 8004344:	dc07      	bgt.n	8004356 <__sflush_r+0xf6>
 8004346:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800434a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800434e:	f04f 30ff 	mov.w	r0, #4294967295
 8004352:	81a3      	strh	r3, [r4, #12]
 8004354:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004356:	4407      	add	r7, r0
 8004358:	1a36      	subs	r6, r6, r0
 800435a:	e7e9      	b.n	8004330 <__sflush_r+0xd0>
 800435c:	dfbffffe 	.word	0xdfbffffe

08004360 <_fflush_r>:
 8004360:	b538      	push	{r3, r4, r5, lr}
 8004362:	690b      	ldr	r3, [r1, #16]
 8004364:	4605      	mov	r5, r0
 8004366:	460c      	mov	r4, r1
 8004368:	b913      	cbnz	r3, 8004370 <_fflush_r+0x10>
 800436a:	2500      	movs	r5, #0
 800436c:	4628      	mov	r0, r5
 800436e:	bd38      	pop	{r3, r4, r5, pc}
 8004370:	b118      	cbz	r0, 800437a <_fflush_r+0x1a>
 8004372:	6a03      	ldr	r3, [r0, #32]
 8004374:	b90b      	cbnz	r3, 800437a <_fflush_r+0x1a>
 8004376:	f7ff f817 	bl	80033a8 <__sinit>
 800437a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800437e:	2b00      	cmp	r3, #0
 8004380:	d0f3      	beq.n	800436a <_fflush_r+0xa>
 8004382:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8004384:	07d0      	lsls	r0, r2, #31
 8004386:	d404      	bmi.n	8004392 <_fflush_r+0x32>
 8004388:	0599      	lsls	r1, r3, #22
 800438a:	d402      	bmi.n	8004392 <_fflush_r+0x32>
 800438c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800438e:	f7ff fa36 	bl	80037fe <__retarget_lock_acquire_recursive>
 8004392:	4628      	mov	r0, r5
 8004394:	4621      	mov	r1, r4
 8004396:	f7ff ff63 	bl	8004260 <__sflush_r>
 800439a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800439c:	4605      	mov	r5, r0
 800439e:	07da      	lsls	r2, r3, #31
 80043a0:	d4e4      	bmi.n	800436c <_fflush_r+0xc>
 80043a2:	89a3      	ldrh	r3, [r4, #12]
 80043a4:	059b      	lsls	r3, r3, #22
 80043a6:	d4e1      	bmi.n	800436c <_fflush_r+0xc>
 80043a8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80043aa:	f7ff fa29 	bl	8003800 <__retarget_lock_release_recursive>
 80043ae:	e7dd      	b.n	800436c <_fflush_r+0xc>

080043b0 <__swhatbuf_r>:
 80043b0:	b570      	push	{r4, r5, r6, lr}
 80043b2:	460c      	mov	r4, r1
 80043b4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80043b8:	4615      	mov	r5, r2
 80043ba:	2900      	cmp	r1, #0
 80043bc:	461e      	mov	r6, r3
 80043be:	b096      	sub	sp, #88	@ 0x58
 80043c0:	da0c      	bge.n	80043dc <__swhatbuf_r+0x2c>
 80043c2:	89a3      	ldrh	r3, [r4, #12]
 80043c4:	2100      	movs	r1, #0
 80043c6:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80043ca:	bf14      	ite	ne
 80043cc:	2340      	movne	r3, #64	@ 0x40
 80043ce:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 80043d2:	2000      	movs	r0, #0
 80043d4:	6031      	str	r1, [r6, #0]
 80043d6:	602b      	str	r3, [r5, #0]
 80043d8:	b016      	add	sp, #88	@ 0x58
 80043da:	bd70      	pop	{r4, r5, r6, pc}
 80043dc:	466a      	mov	r2, sp
 80043de:	f000 f863 	bl	80044a8 <_fstat_r>
 80043e2:	2800      	cmp	r0, #0
 80043e4:	dbed      	blt.n	80043c2 <__swhatbuf_r+0x12>
 80043e6:	9901      	ldr	r1, [sp, #4]
 80043e8:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80043ec:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80043f0:	4259      	negs	r1, r3
 80043f2:	4159      	adcs	r1, r3
 80043f4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80043f8:	e7eb      	b.n	80043d2 <__swhatbuf_r+0x22>

080043fa <__smakebuf_r>:
 80043fa:	898b      	ldrh	r3, [r1, #12]
 80043fc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80043fe:	079d      	lsls	r5, r3, #30
 8004400:	4606      	mov	r6, r0
 8004402:	460c      	mov	r4, r1
 8004404:	d507      	bpl.n	8004416 <__smakebuf_r+0x1c>
 8004406:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800440a:	6023      	str	r3, [r4, #0]
 800440c:	6123      	str	r3, [r4, #16]
 800440e:	2301      	movs	r3, #1
 8004410:	6163      	str	r3, [r4, #20]
 8004412:	b003      	add	sp, #12
 8004414:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004416:	466a      	mov	r2, sp
 8004418:	ab01      	add	r3, sp, #4
 800441a:	f7ff ffc9 	bl	80043b0 <__swhatbuf_r>
 800441e:	9f00      	ldr	r7, [sp, #0]
 8004420:	4605      	mov	r5, r0
 8004422:	4639      	mov	r1, r7
 8004424:	4630      	mov	r0, r6
 8004426:	f7ff fa65 	bl	80038f4 <_malloc_r>
 800442a:	b948      	cbnz	r0, 8004440 <__smakebuf_r+0x46>
 800442c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004430:	059a      	lsls	r2, r3, #22
 8004432:	d4ee      	bmi.n	8004412 <__smakebuf_r+0x18>
 8004434:	f023 0303 	bic.w	r3, r3, #3
 8004438:	f043 0302 	orr.w	r3, r3, #2
 800443c:	81a3      	strh	r3, [r4, #12]
 800443e:	e7e2      	b.n	8004406 <__smakebuf_r+0xc>
 8004440:	89a3      	ldrh	r3, [r4, #12]
 8004442:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8004446:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800444a:	81a3      	strh	r3, [r4, #12]
 800444c:	9b01      	ldr	r3, [sp, #4]
 800444e:	6020      	str	r0, [r4, #0]
 8004450:	b15b      	cbz	r3, 800446a <__smakebuf_r+0x70>
 8004452:	4630      	mov	r0, r6
 8004454:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004458:	f000 f838 	bl	80044cc <_isatty_r>
 800445c:	b128      	cbz	r0, 800446a <__smakebuf_r+0x70>
 800445e:	89a3      	ldrh	r3, [r4, #12]
 8004460:	f023 0303 	bic.w	r3, r3, #3
 8004464:	f043 0301 	orr.w	r3, r3, #1
 8004468:	81a3      	strh	r3, [r4, #12]
 800446a:	89a3      	ldrh	r3, [r4, #12]
 800446c:	431d      	orrs	r5, r3
 800446e:	81a5      	strh	r5, [r4, #12]
 8004470:	e7cf      	b.n	8004412 <__smakebuf_r+0x18>

08004472 <memmove>:
 8004472:	4288      	cmp	r0, r1
 8004474:	b510      	push	{r4, lr}
 8004476:	eb01 0402 	add.w	r4, r1, r2
 800447a:	d902      	bls.n	8004482 <memmove+0x10>
 800447c:	4284      	cmp	r4, r0
 800447e:	4623      	mov	r3, r4
 8004480:	d807      	bhi.n	8004492 <memmove+0x20>
 8004482:	1e43      	subs	r3, r0, #1
 8004484:	42a1      	cmp	r1, r4
 8004486:	d008      	beq.n	800449a <memmove+0x28>
 8004488:	f811 2b01 	ldrb.w	r2, [r1], #1
 800448c:	f803 2f01 	strb.w	r2, [r3, #1]!
 8004490:	e7f8      	b.n	8004484 <memmove+0x12>
 8004492:	4601      	mov	r1, r0
 8004494:	4402      	add	r2, r0
 8004496:	428a      	cmp	r2, r1
 8004498:	d100      	bne.n	800449c <memmove+0x2a>
 800449a:	bd10      	pop	{r4, pc}
 800449c:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80044a0:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80044a4:	e7f7      	b.n	8004496 <memmove+0x24>
	...

080044a8 <_fstat_r>:
 80044a8:	b538      	push	{r3, r4, r5, lr}
 80044aa:	2300      	movs	r3, #0
 80044ac:	4d06      	ldr	r5, [pc, #24]	@ (80044c8 <_fstat_r+0x20>)
 80044ae:	4604      	mov	r4, r0
 80044b0:	4608      	mov	r0, r1
 80044b2:	4611      	mov	r1, r2
 80044b4:	602b      	str	r3, [r5, #0]
 80044b6:	f7fc fa33 	bl	8000920 <_fstat>
 80044ba:	1c43      	adds	r3, r0, #1
 80044bc:	d102      	bne.n	80044c4 <_fstat_r+0x1c>
 80044be:	682b      	ldr	r3, [r5, #0]
 80044c0:	b103      	cbz	r3, 80044c4 <_fstat_r+0x1c>
 80044c2:	6023      	str	r3, [r4, #0]
 80044c4:	bd38      	pop	{r3, r4, r5, pc}
 80044c6:	bf00      	nop
 80044c8:	2000028c 	.word	0x2000028c

080044cc <_isatty_r>:
 80044cc:	b538      	push	{r3, r4, r5, lr}
 80044ce:	2300      	movs	r3, #0
 80044d0:	4d05      	ldr	r5, [pc, #20]	@ (80044e8 <_isatty_r+0x1c>)
 80044d2:	4604      	mov	r4, r0
 80044d4:	4608      	mov	r0, r1
 80044d6:	602b      	str	r3, [r5, #0]
 80044d8:	f7fc fa31 	bl	800093e <_isatty>
 80044dc:	1c43      	adds	r3, r0, #1
 80044de:	d102      	bne.n	80044e6 <_isatty_r+0x1a>
 80044e0:	682b      	ldr	r3, [r5, #0]
 80044e2:	b103      	cbz	r3, 80044e6 <_isatty_r+0x1a>
 80044e4:	6023      	str	r3, [r4, #0]
 80044e6:	bd38      	pop	{r3, r4, r5, pc}
 80044e8:	2000028c 	.word	0x2000028c

080044ec <_sbrk_r>:
 80044ec:	b538      	push	{r3, r4, r5, lr}
 80044ee:	2300      	movs	r3, #0
 80044f0:	4d05      	ldr	r5, [pc, #20]	@ (8004508 <_sbrk_r+0x1c>)
 80044f2:	4604      	mov	r4, r0
 80044f4:	4608      	mov	r0, r1
 80044f6:	602b      	str	r3, [r5, #0]
 80044f8:	f7fc fa38 	bl	800096c <_sbrk>
 80044fc:	1c43      	adds	r3, r0, #1
 80044fe:	d102      	bne.n	8004506 <_sbrk_r+0x1a>
 8004500:	682b      	ldr	r3, [r5, #0]
 8004502:	b103      	cbz	r3, 8004506 <_sbrk_r+0x1a>
 8004504:	6023      	str	r3, [r4, #0]
 8004506:	bd38      	pop	{r3, r4, r5, pc}
 8004508:	2000028c 	.word	0x2000028c

0800450c <memchr>:
 800450c:	4603      	mov	r3, r0
 800450e:	b510      	push	{r4, lr}
 8004510:	b2c9      	uxtb	r1, r1
 8004512:	4402      	add	r2, r0
 8004514:	4293      	cmp	r3, r2
 8004516:	4618      	mov	r0, r3
 8004518:	d101      	bne.n	800451e <memchr+0x12>
 800451a:	2000      	movs	r0, #0
 800451c:	e003      	b.n	8004526 <memchr+0x1a>
 800451e:	7804      	ldrb	r4, [r0, #0]
 8004520:	3301      	adds	r3, #1
 8004522:	428c      	cmp	r4, r1
 8004524:	d1f6      	bne.n	8004514 <memchr+0x8>
 8004526:	bd10      	pop	{r4, pc}

08004528 <_realloc_r>:
 8004528:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800452c:	4680      	mov	r8, r0
 800452e:	4615      	mov	r5, r2
 8004530:	460c      	mov	r4, r1
 8004532:	b921      	cbnz	r1, 800453e <_realloc_r+0x16>
 8004534:	4611      	mov	r1, r2
 8004536:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800453a:	f7ff b9db 	b.w	80038f4 <_malloc_r>
 800453e:	b92a      	cbnz	r2, 800454c <_realloc_r+0x24>
 8004540:	f7ff f96e 	bl	8003820 <_free_r>
 8004544:	2400      	movs	r4, #0
 8004546:	4620      	mov	r0, r4
 8004548:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800454c:	f000 f81a 	bl	8004584 <_malloc_usable_size_r>
 8004550:	4285      	cmp	r5, r0
 8004552:	4606      	mov	r6, r0
 8004554:	d802      	bhi.n	800455c <_realloc_r+0x34>
 8004556:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 800455a:	d8f4      	bhi.n	8004546 <_realloc_r+0x1e>
 800455c:	4629      	mov	r1, r5
 800455e:	4640      	mov	r0, r8
 8004560:	f7ff f9c8 	bl	80038f4 <_malloc_r>
 8004564:	4607      	mov	r7, r0
 8004566:	2800      	cmp	r0, #0
 8004568:	d0ec      	beq.n	8004544 <_realloc_r+0x1c>
 800456a:	42b5      	cmp	r5, r6
 800456c:	462a      	mov	r2, r5
 800456e:	4621      	mov	r1, r4
 8004570:	bf28      	it	cs
 8004572:	4632      	movcs	r2, r6
 8004574:	f7ff f945 	bl	8003802 <memcpy>
 8004578:	4621      	mov	r1, r4
 800457a:	4640      	mov	r0, r8
 800457c:	f7ff f950 	bl	8003820 <_free_r>
 8004580:	463c      	mov	r4, r7
 8004582:	e7e0      	b.n	8004546 <_realloc_r+0x1e>

08004584 <_malloc_usable_size_r>:
 8004584:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004588:	1f18      	subs	r0, r3, #4
 800458a:	2b00      	cmp	r3, #0
 800458c:	bfbc      	itt	lt
 800458e:	580b      	ldrlt	r3, [r1, r0]
 8004590:	18c0      	addlt	r0, r0, r3
 8004592:	4770      	bx	lr

08004594 <_init>:
 8004594:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004596:	bf00      	nop
 8004598:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800459a:	bc08      	pop	{r3}
 800459c:	469e      	mov	lr, r3
 800459e:	4770      	bx	lr

080045a0 <_fini>:
 80045a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80045a2:	bf00      	nop
 80045a4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80045a6:	bc08      	pop	{r3}
 80045a8:	469e      	mov	lr, r3
 80045aa:	4770      	bx	lr
