Timing Analyzer report for LED_Clock
Sat Jul  6 13:48:56 2024
Quartus Prime Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'FPGA_clk'
 13. Slow 1200mV 85C Model Setup: 'clk_divider:clk_divisor_1|clk_div'
 14. Slow 1200mV 85C Model Hold: 'clk_divider:clk_divisor_1|clk_div'
 15. Slow 1200mV 85C Model Hold: 'FPGA_clk'
 16. Slow 1200mV 85C Model Metastability Summary
 17. Slow 1200mV 0C Model Fmax Summary
 18. Slow 1200mV 0C Model Setup Summary
 19. Slow 1200mV 0C Model Hold Summary
 20. Slow 1200mV 0C Model Recovery Summary
 21. Slow 1200mV 0C Model Removal Summary
 22. Slow 1200mV 0C Model Minimum Pulse Width Summary
 23. Slow 1200mV 0C Model Setup: 'FPGA_clk'
 24. Slow 1200mV 0C Model Setup: 'clk_divider:clk_divisor_1|clk_div'
 25. Slow 1200mV 0C Model Hold: 'clk_divider:clk_divisor_1|clk_div'
 26. Slow 1200mV 0C Model Hold: 'FPGA_clk'
 27. Slow 1200mV 0C Model Metastability Summary
 28. Fast 1200mV 0C Model Setup Summary
 29. Fast 1200mV 0C Model Hold Summary
 30. Fast 1200mV 0C Model Recovery Summary
 31. Fast 1200mV 0C Model Removal Summary
 32. Fast 1200mV 0C Model Minimum Pulse Width Summary
 33. Fast 1200mV 0C Model Setup: 'FPGA_clk'
 34. Fast 1200mV 0C Model Setup: 'clk_divider:clk_divisor_1|clk_div'
 35. Fast 1200mV 0C Model Hold: 'clk_divider:clk_divisor_1|clk_div'
 36. Fast 1200mV 0C Model Hold: 'FPGA_clk'
 37. Fast 1200mV 0C Model Metastability Summary
 38. Multicorner Timing Analysis Summary
 39. Board Trace Model Assignments
 40. Input Transition Times
 41. Signal Integrity Metrics (Slow 1200mv 0c Model)
 42. Signal Integrity Metrics (Slow 1200mv 85c Model)
 43. Signal Integrity Metrics (Fast 1200mv 0c Model)
 44. Setup Transfers
 45. Hold Transfers
 46. Report TCCS
 47. Report RSKM
 48. Unconstrained Paths Summary
 49. Clock Status Summary
 50. Unconstrained Input Ports
 51. Unconstrained Output Ports
 52. Unconstrained Input Ports
 53. Unconstrained Output Ports
 54. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2024  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+--------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                        ;
+-----------------------+--------------------------------------------------------+
; Quartus Prime Version ; Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                                 ;
; Revision Name         ; LED_Clock                                              ;
; Device Family         ; Cyclone IV E                                           ;
; Device Name           ; EP4CE6E22C8                                            ;
; Timing Models         ; Final                                                  ;
; Delay Model           ; Combined                                               ;
; Rise/Fall Delays      ; Enabled                                                ;
+-----------------------+--------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.03        ;
; Maximum used               ; 8           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-8         ;   0.4%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                               ;
+-----------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------------------------------+
; Clock Name                        ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                               ;
+-----------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------------------------------+
; clk_divider:clk_divisor_1|clk_div ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk_divider:clk_divisor_1|clk_div } ;
; FPGA_clk                          ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { FPGA_clk }                          ;
+-----------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                ;
+------------+-----------------+-----------------------------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                        ; Note                                           ;
+------------+-----------------+-----------------------------------+------------------------------------------------+
; 197.59 MHz ; 197.59 MHz      ; FPGA_clk                          ;                                                ;
; 746.83 MHz ; 402.09 MHz      ; clk_divider:clk_divisor_1|clk_div ; limit due to minimum period restriction (tmin) ;
+------------+-----------------+-----------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                        ;
+-----------------------------------+--------+---------------+
; Clock                             ; Slack  ; End Point TNS ;
+-----------------------------------+--------+---------------+
; FPGA_clk                          ; -4.061 ; -109.645      ;
; clk_divider:clk_divisor_1|clk_div ; -0.339 ; -0.711        ;
+-----------------------------------+--------+---------------+


+-----------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                        ;
+-----------------------------------+-------+---------------+
; Clock                             ; Slack ; End Point TNS ;
+-----------------------------------+-------+---------------+
; clk_divider:clk_divisor_1|clk_div ; 0.453 ; 0.000         ;
; FPGA_clk                          ; 0.761 ; 0.000         ;
+-----------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary          ;
+-----------------------------------+--------+---------------+
; Clock                             ; Slack  ; End Point TNS ;
+-----------------------------------+--------+---------------+
; FPGA_clk                          ; -3.000 ; -52.071       ;
; clk_divider:clk_divisor_1|clk_div ; -1.487 ; -5.948        ;
+-----------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'FPGA_clk'                                                                                                                      ;
+--------+---------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; -4.061 ; clk_divider:clk_divisor_1|counter[19] ; clk_divider:clk_divisor_1|clk_div     ; FPGA_clk     ; FPGA_clk    ; 1.000        ; -0.085     ; 4.977      ;
; -4.051 ; clk_divider:clk_divisor_1|counter[6]  ; clk_divider:clk_divisor_1|clk_div     ; FPGA_clk     ; FPGA_clk    ; 1.000        ; -0.080     ; 4.972      ;
; -3.989 ; clk_divider:clk_divisor_1|counter[17] ; clk_divider:clk_divisor_1|clk_div     ; FPGA_clk     ; FPGA_clk    ; 1.000        ; -0.085     ; 4.905      ;
; -3.973 ; clk_divider:clk_divisor_1|counter[15] ; clk_divider:clk_divisor_1|clk_div     ; FPGA_clk     ; FPGA_clk    ; 1.000        ; -0.080     ; 4.894      ;
; -3.947 ; clk_divider:clk_divisor_1|counter[16] ; clk_divider:clk_divisor_1|clk_div     ; FPGA_clk     ; FPGA_clk    ; 1.000        ; -0.085     ; 4.863      ;
; -3.944 ; clk_divider:clk_divisor_1|counter[7]  ; clk_divider:clk_divisor_1|clk_div     ; FPGA_clk     ; FPGA_clk    ; 1.000        ; -0.080     ; 4.865      ;
; -3.932 ; clk_divider:clk_divisor_1|counter[3]  ; clk_divider:clk_divisor_1|clk_div     ; FPGA_clk     ; FPGA_clk    ; 1.000        ; -0.080     ; 4.853      ;
; -3.918 ; clk_divider:clk_divisor_1|counter[18] ; clk_divider:clk_divisor_1|clk_div     ; FPGA_clk     ; FPGA_clk    ; 1.000        ; -0.085     ; 4.834      ;
; -3.913 ; clk_divider:clk_divisor_1|counter[24] ; clk_divider:clk_divisor_1|clk_div     ; FPGA_clk     ; FPGA_clk    ; 1.000        ; -0.085     ; 4.829      ;
; -3.881 ; clk_divider:clk_divisor_1|counter[8]  ; clk_divider:clk_divisor_1|clk_div     ; FPGA_clk     ; FPGA_clk    ; 1.000        ; -0.080     ; 4.802      ;
; -3.880 ; clk_divider:clk_divisor_1|counter[30] ; clk_divider:clk_divisor_1|clk_div     ; FPGA_clk     ; FPGA_clk    ; 1.000        ; -0.085     ; 4.796      ;
; -3.873 ; clk_divider:clk_divisor_1|counter[25] ; clk_divider:clk_divisor_1|clk_div     ; FPGA_clk     ; FPGA_clk    ; 1.000        ; -0.085     ; 4.789      ;
; -3.870 ; clk_divider:clk_divisor_1|counter[0]  ; clk_divider:clk_divisor_1|clk_div     ; FPGA_clk     ; FPGA_clk    ; 1.000        ; -0.080     ; 4.791      ;
; -3.829 ; clk_divider:clk_divisor_1|counter[26] ; clk_divider:clk_divisor_1|clk_div     ; FPGA_clk     ; FPGA_clk    ; 1.000        ; -0.085     ; 4.745      ;
; -3.783 ; clk_divider:clk_divisor_1|counter[20] ; clk_divider:clk_divisor_1|clk_div     ; FPGA_clk     ; FPGA_clk    ; 1.000        ; -0.085     ; 4.699      ;
; -3.755 ; clk_divider:clk_divisor_1|counter[4]  ; clk_divider:clk_divisor_1|clk_div     ; FPGA_clk     ; FPGA_clk    ; 1.000        ; -0.080     ; 4.676      ;
; -3.737 ; clk_divider:clk_divisor_1|counter[21] ; clk_divider:clk_divisor_1|clk_div     ; FPGA_clk     ; FPGA_clk    ; 1.000        ; -0.085     ; 4.653      ;
; -3.732 ; clk_divider:clk_divisor_1|counter[22] ; clk_divider:clk_divisor_1|clk_div     ; FPGA_clk     ; FPGA_clk    ; 1.000        ; -0.085     ; 4.648      ;
; -3.724 ; clk_divider:clk_divisor_1|counter[12] ; clk_divider:clk_divisor_1|clk_div     ; FPGA_clk     ; FPGA_clk    ; 1.000        ; -0.080     ; 4.645      ;
; -3.707 ; clk_divider:clk_divisor_1|counter[13] ; clk_divider:clk_divisor_1|clk_div     ; FPGA_clk     ; FPGA_clk    ; 1.000        ; -0.080     ; 4.628      ;
; -3.702 ; clk_divider:clk_divisor_1|counter[31] ; clk_divider:clk_divisor_1|clk_div     ; FPGA_clk     ; FPGA_clk    ; 1.000        ; -0.085     ; 4.618      ;
; -3.699 ; clk_divider:clk_divisor_1|counter[14] ; clk_divider:clk_divisor_1|clk_div     ; FPGA_clk     ; FPGA_clk    ; 1.000        ; -0.080     ; 4.620      ;
; -3.694 ; clk_divider:clk_divisor_1|counter[2]  ; clk_divider:clk_divisor_1|clk_div     ; FPGA_clk     ; FPGA_clk    ; 1.000        ; -0.080     ; 4.615      ;
; -3.650 ; clk_divider:clk_divisor_1|counter[27] ; clk_divider:clk_divisor_1|clk_div     ; FPGA_clk     ; FPGA_clk    ; 1.000        ; -0.085     ; 4.566      ;
; -3.639 ; clk_divider:clk_divisor_1|counter[29] ; clk_divider:clk_divisor_1|clk_div     ; FPGA_clk     ; FPGA_clk    ; 1.000        ; -0.085     ; 4.555      ;
; -3.586 ; clk_divider:clk_divisor_1|counter[1]  ; clk_divider:clk_divisor_1|clk_div     ; FPGA_clk     ; FPGA_clk    ; 1.000        ; -0.080     ; 4.507      ;
; -3.563 ; clk_divider:clk_divisor_1|counter[28] ; clk_divider:clk_divisor_1|clk_div     ; FPGA_clk     ; FPGA_clk    ; 1.000        ; -0.085     ; 4.479      ;
; -3.461 ; clk_divider:clk_divisor_1|counter[5]  ; clk_divider:clk_divisor_1|clk_div     ; FPGA_clk     ; FPGA_clk    ; 1.000        ; -0.080     ; 4.382      ;
; -3.453 ; clk_divider:clk_divisor_1|counter[19] ; clk_divider:clk_divisor_1|counter[23] ; FPGA_clk     ; FPGA_clk    ; 1.000        ; -0.081     ; 4.373      ;
; -3.453 ; clk_divider:clk_divisor_1|counter[19] ; clk_divider:clk_divisor_1|counter[16] ; FPGA_clk     ; FPGA_clk    ; 1.000        ; -0.081     ; 4.373      ;
; -3.453 ; clk_divider:clk_divisor_1|counter[19] ; clk_divider:clk_divisor_1|counter[17] ; FPGA_clk     ; FPGA_clk    ; 1.000        ; -0.081     ; 4.373      ;
; -3.453 ; clk_divider:clk_divisor_1|counter[19] ; clk_divider:clk_divisor_1|counter[18] ; FPGA_clk     ; FPGA_clk    ; 1.000        ; -0.081     ; 4.373      ;
; -3.453 ; clk_divider:clk_divisor_1|counter[19] ; clk_divider:clk_divisor_1|counter[19] ; FPGA_clk     ; FPGA_clk    ; 1.000        ; -0.081     ; 4.373      ;
; -3.453 ; clk_divider:clk_divisor_1|counter[19] ; clk_divider:clk_divisor_1|counter[20] ; FPGA_clk     ; FPGA_clk    ; 1.000        ; -0.081     ; 4.373      ;
; -3.453 ; clk_divider:clk_divisor_1|counter[19] ; clk_divider:clk_divisor_1|counter[21] ; FPGA_clk     ; FPGA_clk    ; 1.000        ; -0.081     ; 4.373      ;
; -3.453 ; clk_divider:clk_divisor_1|counter[19] ; clk_divider:clk_divisor_1|counter[22] ; FPGA_clk     ; FPGA_clk    ; 1.000        ; -0.081     ; 4.373      ;
; -3.453 ; clk_divider:clk_divisor_1|counter[19] ; clk_divider:clk_divisor_1|counter[26] ; FPGA_clk     ; FPGA_clk    ; 1.000        ; -0.081     ; 4.373      ;
; -3.453 ; clk_divider:clk_divisor_1|counter[19] ; clk_divider:clk_divisor_1|counter[24] ; FPGA_clk     ; FPGA_clk    ; 1.000        ; -0.081     ; 4.373      ;
; -3.453 ; clk_divider:clk_divisor_1|counter[19] ; clk_divider:clk_divisor_1|counter[25] ; FPGA_clk     ; FPGA_clk    ; 1.000        ; -0.081     ; 4.373      ;
; -3.453 ; clk_divider:clk_divisor_1|counter[19] ; clk_divider:clk_divisor_1|counter[27] ; FPGA_clk     ; FPGA_clk    ; 1.000        ; -0.081     ; 4.373      ;
; -3.453 ; clk_divider:clk_divisor_1|counter[19] ; clk_divider:clk_divisor_1|counter[28] ; FPGA_clk     ; FPGA_clk    ; 1.000        ; -0.081     ; 4.373      ;
; -3.453 ; clk_divider:clk_divisor_1|counter[19] ; clk_divider:clk_divisor_1|counter[31] ; FPGA_clk     ; FPGA_clk    ; 1.000        ; -0.081     ; 4.373      ;
; -3.453 ; clk_divider:clk_divisor_1|counter[19] ; clk_divider:clk_divisor_1|counter[29] ; FPGA_clk     ; FPGA_clk    ; 1.000        ; -0.081     ; 4.373      ;
; -3.453 ; clk_divider:clk_divisor_1|counter[19] ; clk_divider:clk_divisor_1|counter[30] ; FPGA_clk     ; FPGA_clk    ; 1.000        ; -0.081     ; 4.373      ;
; -3.443 ; clk_divider:clk_divisor_1|counter[6]  ; clk_divider:clk_divisor_1|counter[23] ; FPGA_clk     ; FPGA_clk    ; 1.000        ; -0.076     ; 4.368      ;
; -3.443 ; clk_divider:clk_divisor_1|counter[6]  ; clk_divider:clk_divisor_1|counter[16] ; FPGA_clk     ; FPGA_clk    ; 1.000        ; -0.076     ; 4.368      ;
; -3.443 ; clk_divider:clk_divisor_1|counter[6]  ; clk_divider:clk_divisor_1|counter[17] ; FPGA_clk     ; FPGA_clk    ; 1.000        ; -0.076     ; 4.368      ;
; -3.443 ; clk_divider:clk_divisor_1|counter[6]  ; clk_divider:clk_divisor_1|counter[18] ; FPGA_clk     ; FPGA_clk    ; 1.000        ; -0.076     ; 4.368      ;
; -3.443 ; clk_divider:clk_divisor_1|counter[6]  ; clk_divider:clk_divisor_1|counter[19] ; FPGA_clk     ; FPGA_clk    ; 1.000        ; -0.076     ; 4.368      ;
; -3.443 ; clk_divider:clk_divisor_1|counter[6]  ; clk_divider:clk_divisor_1|counter[20] ; FPGA_clk     ; FPGA_clk    ; 1.000        ; -0.076     ; 4.368      ;
; -3.443 ; clk_divider:clk_divisor_1|counter[6]  ; clk_divider:clk_divisor_1|counter[21] ; FPGA_clk     ; FPGA_clk    ; 1.000        ; -0.076     ; 4.368      ;
; -3.443 ; clk_divider:clk_divisor_1|counter[6]  ; clk_divider:clk_divisor_1|counter[22] ; FPGA_clk     ; FPGA_clk    ; 1.000        ; -0.076     ; 4.368      ;
; -3.443 ; clk_divider:clk_divisor_1|counter[6]  ; clk_divider:clk_divisor_1|counter[26] ; FPGA_clk     ; FPGA_clk    ; 1.000        ; -0.076     ; 4.368      ;
; -3.443 ; clk_divider:clk_divisor_1|counter[6]  ; clk_divider:clk_divisor_1|counter[24] ; FPGA_clk     ; FPGA_clk    ; 1.000        ; -0.076     ; 4.368      ;
; -3.443 ; clk_divider:clk_divisor_1|counter[6]  ; clk_divider:clk_divisor_1|counter[25] ; FPGA_clk     ; FPGA_clk    ; 1.000        ; -0.076     ; 4.368      ;
; -3.443 ; clk_divider:clk_divisor_1|counter[6]  ; clk_divider:clk_divisor_1|counter[27] ; FPGA_clk     ; FPGA_clk    ; 1.000        ; -0.076     ; 4.368      ;
; -3.443 ; clk_divider:clk_divisor_1|counter[6]  ; clk_divider:clk_divisor_1|counter[28] ; FPGA_clk     ; FPGA_clk    ; 1.000        ; -0.076     ; 4.368      ;
; -3.443 ; clk_divider:clk_divisor_1|counter[6]  ; clk_divider:clk_divisor_1|counter[31] ; FPGA_clk     ; FPGA_clk    ; 1.000        ; -0.076     ; 4.368      ;
; -3.443 ; clk_divider:clk_divisor_1|counter[6]  ; clk_divider:clk_divisor_1|counter[29] ; FPGA_clk     ; FPGA_clk    ; 1.000        ; -0.076     ; 4.368      ;
; -3.443 ; clk_divider:clk_divisor_1|counter[6]  ; clk_divider:clk_divisor_1|counter[30] ; FPGA_clk     ; FPGA_clk    ; 1.000        ; -0.076     ; 4.368      ;
; -3.381 ; clk_divider:clk_divisor_1|counter[17] ; clk_divider:clk_divisor_1|counter[23] ; FPGA_clk     ; FPGA_clk    ; 1.000        ; -0.081     ; 4.301      ;
; -3.381 ; clk_divider:clk_divisor_1|counter[17] ; clk_divider:clk_divisor_1|counter[16] ; FPGA_clk     ; FPGA_clk    ; 1.000        ; -0.081     ; 4.301      ;
; -3.381 ; clk_divider:clk_divisor_1|counter[17] ; clk_divider:clk_divisor_1|counter[17] ; FPGA_clk     ; FPGA_clk    ; 1.000        ; -0.081     ; 4.301      ;
; -3.381 ; clk_divider:clk_divisor_1|counter[17] ; clk_divider:clk_divisor_1|counter[18] ; FPGA_clk     ; FPGA_clk    ; 1.000        ; -0.081     ; 4.301      ;
; -3.381 ; clk_divider:clk_divisor_1|counter[17] ; clk_divider:clk_divisor_1|counter[19] ; FPGA_clk     ; FPGA_clk    ; 1.000        ; -0.081     ; 4.301      ;
; -3.381 ; clk_divider:clk_divisor_1|counter[17] ; clk_divider:clk_divisor_1|counter[20] ; FPGA_clk     ; FPGA_clk    ; 1.000        ; -0.081     ; 4.301      ;
; -3.381 ; clk_divider:clk_divisor_1|counter[17] ; clk_divider:clk_divisor_1|counter[21] ; FPGA_clk     ; FPGA_clk    ; 1.000        ; -0.081     ; 4.301      ;
; -3.381 ; clk_divider:clk_divisor_1|counter[17] ; clk_divider:clk_divisor_1|counter[22] ; FPGA_clk     ; FPGA_clk    ; 1.000        ; -0.081     ; 4.301      ;
; -3.381 ; clk_divider:clk_divisor_1|counter[17] ; clk_divider:clk_divisor_1|counter[26] ; FPGA_clk     ; FPGA_clk    ; 1.000        ; -0.081     ; 4.301      ;
; -3.381 ; clk_divider:clk_divisor_1|counter[17] ; clk_divider:clk_divisor_1|counter[24] ; FPGA_clk     ; FPGA_clk    ; 1.000        ; -0.081     ; 4.301      ;
; -3.381 ; clk_divider:clk_divisor_1|counter[17] ; clk_divider:clk_divisor_1|counter[25] ; FPGA_clk     ; FPGA_clk    ; 1.000        ; -0.081     ; 4.301      ;
; -3.381 ; clk_divider:clk_divisor_1|counter[17] ; clk_divider:clk_divisor_1|counter[27] ; FPGA_clk     ; FPGA_clk    ; 1.000        ; -0.081     ; 4.301      ;
; -3.381 ; clk_divider:clk_divisor_1|counter[17] ; clk_divider:clk_divisor_1|counter[28] ; FPGA_clk     ; FPGA_clk    ; 1.000        ; -0.081     ; 4.301      ;
; -3.381 ; clk_divider:clk_divisor_1|counter[17] ; clk_divider:clk_divisor_1|counter[31] ; FPGA_clk     ; FPGA_clk    ; 1.000        ; -0.081     ; 4.301      ;
; -3.381 ; clk_divider:clk_divisor_1|counter[17] ; clk_divider:clk_divisor_1|counter[29] ; FPGA_clk     ; FPGA_clk    ; 1.000        ; -0.081     ; 4.301      ;
; -3.381 ; clk_divider:clk_divisor_1|counter[17] ; clk_divider:clk_divisor_1|counter[30] ; FPGA_clk     ; FPGA_clk    ; 1.000        ; -0.081     ; 4.301      ;
; -3.365 ; clk_divider:clk_divisor_1|counter[15] ; clk_divider:clk_divisor_1|counter[23] ; FPGA_clk     ; FPGA_clk    ; 1.000        ; -0.076     ; 4.290      ;
; -3.365 ; clk_divider:clk_divisor_1|counter[15] ; clk_divider:clk_divisor_1|counter[16] ; FPGA_clk     ; FPGA_clk    ; 1.000        ; -0.076     ; 4.290      ;
; -3.365 ; clk_divider:clk_divisor_1|counter[15] ; clk_divider:clk_divisor_1|counter[17] ; FPGA_clk     ; FPGA_clk    ; 1.000        ; -0.076     ; 4.290      ;
; -3.365 ; clk_divider:clk_divisor_1|counter[15] ; clk_divider:clk_divisor_1|counter[18] ; FPGA_clk     ; FPGA_clk    ; 1.000        ; -0.076     ; 4.290      ;
; -3.365 ; clk_divider:clk_divisor_1|counter[15] ; clk_divider:clk_divisor_1|counter[19] ; FPGA_clk     ; FPGA_clk    ; 1.000        ; -0.076     ; 4.290      ;
; -3.365 ; clk_divider:clk_divisor_1|counter[15] ; clk_divider:clk_divisor_1|counter[20] ; FPGA_clk     ; FPGA_clk    ; 1.000        ; -0.076     ; 4.290      ;
; -3.365 ; clk_divider:clk_divisor_1|counter[15] ; clk_divider:clk_divisor_1|counter[21] ; FPGA_clk     ; FPGA_clk    ; 1.000        ; -0.076     ; 4.290      ;
; -3.365 ; clk_divider:clk_divisor_1|counter[15] ; clk_divider:clk_divisor_1|counter[22] ; FPGA_clk     ; FPGA_clk    ; 1.000        ; -0.076     ; 4.290      ;
; -3.365 ; clk_divider:clk_divisor_1|counter[15] ; clk_divider:clk_divisor_1|counter[26] ; FPGA_clk     ; FPGA_clk    ; 1.000        ; -0.076     ; 4.290      ;
; -3.365 ; clk_divider:clk_divisor_1|counter[15] ; clk_divider:clk_divisor_1|counter[24] ; FPGA_clk     ; FPGA_clk    ; 1.000        ; -0.076     ; 4.290      ;
; -3.365 ; clk_divider:clk_divisor_1|counter[15] ; clk_divider:clk_divisor_1|counter[25] ; FPGA_clk     ; FPGA_clk    ; 1.000        ; -0.076     ; 4.290      ;
; -3.365 ; clk_divider:clk_divisor_1|counter[15] ; clk_divider:clk_divisor_1|counter[27] ; FPGA_clk     ; FPGA_clk    ; 1.000        ; -0.076     ; 4.290      ;
; -3.365 ; clk_divider:clk_divisor_1|counter[15] ; clk_divider:clk_divisor_1|counter[28] ; FPGA_clk     ; FPGA_clk    ; 1.000        ; -0.076     ; 4.290      ;
; -3.365 ; clk_divider:clk_divisor_1|counter[15] ; clk_divider:clk_divisor_1|counter[31] ; FPGA_clk     ; FPGA_clk    ; 1.000        ; -0.076     ; 4.290      ;
; -3.365 ; clk_divider:clk_divisor_1|counter[15] ; clk_divider:clk_divisor_1|counter[29] ; FPGA_clk     ; FPGA_clk    ; 1.000        ; -0.076     ; 4.290      ;
; -3.365 ; clk_divider:clk_divisor_1|counter[15] ; clk_divider:clk_divisor_1|counter[30] ; FPGA_clk     ; FPGA_clk    ; 1.000        ; -0.076     ; 4.290      ;
; -3.353 ; clk_divider:clk_divisor_1|counter[23] ; clk_divider:clk_divisor_1|clk_div     ; FPGA_clk     ; FPGA_clk    ; 1.000        ; -0.085     ; 4.269      ;
; -3.340 ; clk_divider:clk_divisor_1|counter[7]  ; clk_divider:clk_divisor_1|counter[23] ; FPGA_clk     ; FPGA_clk    ; 1.000        ; -0.076     ; 4.265      ;
; -3.340 ; clk_divider:clk_divisor_1|counter[7]  ; clk_divider:clk_divisor_1|counter[16] ; FPGA_clk     ; FPGA_clk    ; 1.000        ; -0.076     ; 4.265      ;
; -3.340 ; clk_divider:clk_divisor_1|counter[7]  ; clk_divider:clk_divisor_1|counter[17] ; FPGA_clk     ; FPGA_clk    ; 1.000        ; -0.076     ; 4.265      ;
; -3.340 ; clk_divider:clk_divisor_1|counter[7]  ; clk_divider:clk_divisor_1|counter[18] ; FPGA_clk     ; FPGA_clk    ; 1.000        ; -0.076     ; 4.265      ;
; -3.340 ; clk_divider:clk_divisor_1|counter[7]  ; clk_divider:clk_divisor_1|counter[19] ; FPGA_clk     ; FPGA_clk    ; 1.000        ; -0.076     ; 4.265      ;
; -3.340 ; clk_divider:clk_divisor_1|counter[7]  ; clk_divider:clk_divisor_1|counter[20] ; FPGA_clk     ; FPGA_clk    ; 1.000        ; -0.076     ; 4.265      ;
; -3.340 ; clk_divider:clk_divisor_1|counter[7]  ; clk_divider:clk_divisor_1|counter[21] ; FPGA_clk     ; FPGA_clk    ; 1.000        ; -0.076     ; 4.265      ;
+--------+---------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk_divider:clk_divisor_1|clk_div'                                                                                  ;
+--------+------------+------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack  ; From Node  ; To Node    ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------+------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; -0.339 ; counter[0] ; counter[3] ; clk_divider:clk_divisor_1|clk_div ; clk_divider:clk_divisor_1|clk_div ; 1.000        ; -0.081     ; 1.259      ;
; -0.339 ; counter[0] ; counter[2] ; clk_divider:clk_divisor_1|clk_div ; clk_divider:clk_divisor_1|clk_div ; 1.000        ; -0.081     ; 1.259      ;
; -0.325 ; counter[1] ; counter[3] ; clk_divider:clk_divisor_1|clk_div ; clk_divider:clk_divisor_1|clk_div ; 1.000        ; -0.081     ; 1.245      ;
; -0.033 ; counter[0] ; counter[1] ; clk_divider:clk_divisor_1|clk_div ; clk_divider:clk_divisor_1|clk_div ; 1.000        ; -0.081     ; 0.953      ;
; -0.017 ; counter[1] ; counter[2] ; clk_divider:clk_divisor_1|clk_div ; clk_divider:clk_divisor_1|clk_div ; 1.000        ; -0.081     ; 0.937      ;
; 0.000  ; counter[2] ; counter[3] ; clk_divider:clk_divisor_1|clk_div ; clk_divider:clk_divisor_1|clk_div ; 1.000        ; -0.081     ; 0.920      ;
; 0.062  ; counter[0] ; counter[0] ; clk_divider:clk_divisor_1|clk_div ; clk_divider:clk_divisor_1|clk_div ; 1.000        ; -0.081     ; 0.858      ;
; 0.062  ; counter[3] ; counter[3] ; clk_divider:clk_divisor_1|clk_div ; clk_divider:clk_divisor_1|clk_div ; 1.000        ; -0.081     ; 0.858      ;
; 0.062  ; counter[2] ; counter[2] ; clk_divider:clk_divisor_1|clk_div ; clk_divider:clk_divisor_1|clk_div ; 1.000        ; -0.081     ; 0.858      ;
; 0.062  ; counter[1] ; counter[1] ; clk_divider:clk_divisor_1|clk_div ; clk_divider:clk_divisor_1|clk_div ; 1.000        ; -0.081     ; 0.858      ;
+--------+------------+------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk_divider:clk_divisor_1|clk_div'                                                                                  ;
+-------+------------+------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node  ; To Node    ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------+------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; 0.453 ; counter[3] ; counter[3] ; clk_divider:clk_divisor_1|clk_div ; clk_divider:clk_divisor_1|clk_div ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; counter[2] ; counter[2] ; clk_divider:clk_divisor_1|clk_div ; clk_divider:clk_divisor_1|clk_div ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; counter[1] ; counter[1] ; clk_divider:clk_divisor_1|clk_div ; clk_divider:clk_divisor_1|clk_div ; 0.000        ; 0.081      ; 0.746      ;
; 0.465 ; counter[0] ; counter[0] ; clk_divider:clk_divisor_1|clk_div ; clk_divider:clk_divisor_1|clk_div ; 0.000        ; 0.081      ; 0.758      ;
; 0.508 ; counter[2] ; counter[3] ; clk_divider:clk_divisor_1|clk_div ; clk_divider:clk_divisor_1|clk_div ; 0.000        ; 0.081      ; 0.801      ;
; 0.518 ; counter[1] ; counter[2] ; clk_divider:clk_divisor_1|clk_div ; clk_divider:clk_divisor_1|clk_div ; 0.000        ; 0.081      ; 0.811      ;
; 0.526 ; counter[0] ; counter[1] ; clk_divider:clk_divisor_1|clk_div ; clk_divider:clk_divisor_1|clk_div ; 0.000        ; 0.081      ; 0.819      ;
; 0.775 ; counter[1] ; counter[3] ; clk_divider:clk_divisor_1|clk_div ; clk_divider:clk_divisor_1|clk_div ; 0.000        ; 0.081      ; 1.068      ;
; 0.783 ; counter[0] ; counter[3] ; clk_divider:clk_divisor_1|clk_div ; clk_divider:clk_divisor_1|clk_div ; 0.000        ; 0.081      ; 1.076      ;
; 0.783 ; counter[0] ; counter[2] ; clk_divider:clk_divisor_1|clk_div ; clk_divider:clk_divisor_1|clk_div ; 0.000        ; 0.081      ; 1.076      ;
+-------+------------+------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'FPGA_clk'                                                                                                                                           ;
+-------+---------------------------------------+---------------------------------------+-----------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                               ; Launch Clock                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+---------------------------------------+-----------------------------------+-------------+--------------+------------+------------+
; 0.761 ; clk_divider:clk_divisor_1|counter[3]  ; clk_divider:clk_divisor_1|counter[3]  ; FPGA_clk                          ; FPGA_clk    ; 0.000        ; 0.080      ; 1.053      ;
; 0.761 ; clk_divider:clk_divisor_1|counter[15] ; clk_divider:clk_divisor_1|counter[15] ; FPGA_clk                          ; FPGA_clk    ; 0.000        ; 0.080      ; 1.053      ;
; 0.761 ; clk_divider:clk_divisor_1|counter[19] ; clk_divider:clk_divisor_1|counter[19] ; FPGA_clk                          ; FPGA_clk    ; 0.000        ; 0.081      ; 1.054      ;
; 0.762 ; clk_divider:clk_divisor_1|counter[1]  ; clk_divider:clk_divisor_1|counter[1]  ; FPGA_clk                          ; FPGA_clk    ; 0.000        ; 0.080      ; 1.054      ;
; 0.762 ; clk_divider:clk_divisor_1|counter[5]  ; clk_divider:clk_divisor_1|counter[5]  ; FPGA_clk                          ; FPGA_clk    ; 0.000        ; 0.080      ; 1.054      ;
; 0.762 ; clk_divider:clk_divisor_1|counter[11] ; clk_divider:clk_divisor_1|counter[11] ; FPGA_clk                          ; FPGA_clk    ; 0.000        ; 0.080      ; 1.054      ;
; 0.762 ; clk_divider:clk_divisor_1|counter[13] ; clk_divider:clk_divisor_1|counter[13] ; FPGA_clk                          ; FPGA_clk    ; 0.000        ; 0.080      ; 1.054      ;
; 0.762 ; clk_divider:clk_divisor_1|counter[17] ; clk_divider:clk_divisor_1|counter[17] ; FPGA_clk                          ; FPGA_clk    ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; clk_divider:clk_divisor_1|counter[21] ; clk_divider:clk_divisor_1|counter[21] ; FPGA_clk                          ; FPGA_clk    ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; clk_divider:clk_divisor_1|counter[27] ; clk_divider:clk_divisor_1|counter[27] ; FPGA_clk                          ; FPGA_clk    ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; clk_divider:clk_divisor_1|counter[29] ; clk_divider:clk_divisor_1|counter[29] ; FPGA_clk                          ; FPGA_clk    ; 0.000        ; 0.081      ; 1.055      ;
; 0.763 ; clk_divider:clk_divisor_1|counter[16] ; clk_divider:clk_divisor_1|counter[16] ; FPGA_clk                          ; FPGA_clk    ; 0.000        ; 0.081      ; 1.056      ;
; 0.763 ; clk_divider:clk_divisor_1|counter[31] ; clk_divider:clk_divisor_1|counter[31] ; FPGA_clk                          ; FPGA_clk    ; 0.000        ; 0.081      ; 1.056      ;
; 0.764 ; clk_divider:clk_divisor_1|counter[6]  ; clk_divider:clk_divisor_1|counter[6]  ; FPGA_clk                          ; FPGA_clk    ; 0.000        ; 0.080      ; 1.056      ;
; 0.764 ; clk_divider:clk_divisor_1|counter[23] ; clk_divider:clk_divisor_1|counter[23] ; FPGA_clk                          ; FPGA_clk    ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; clk_divider:clk_divisor_1|counter[2]  ; clk_divider:clk_divisor_1|counter[2]  ; FPGA_clk                          ; FPGA_clk    ; 0.000        ; 0.080      ; 1.056      ;
; 0.764 ; clk_divider:clk_divisor_1|counter[7]  ; clk_divider:clk_divisor_1|counter[7]  ; FPGA_clk                          ; FPGA_clk    ; 0.000        ; 0.080      ; 1.056      ;
; 0.764 ; clk_divider:clk_divisor_1|counter[9]  ; clk_divider:clk_divisor_1|counter[9]  ; FPGA_clk                          ; FPGA_clk    ; 0.000        ; 0.080      ; 1.056      ;
; 0.764 ; clk_divider:clk_divisor_1|counter[18] ; clk_divider:clk_divisor_1|counter[18] ; FPGA_clk                          ; FPGA_clk    ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; clk_divider:clk_divisor_1|counter[22] ; clk_divider:clk_divisor_1|counter[22] ; FPGA_clk                          ; FPGA_clk    ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; clk_divider:clk_divisor_1|counter[25] ; clk_divider:clk_divisor_1|counter[25] ; FPGA_clk                          ; FPGA_clk    ; 0.000        ; 0.081      ; 1.057      ;
; 0.765 ; clk_divider:clk_divisor_1|counter[4]  ; clk_divider:clk_divisor_1|counter[4]  ; FPGA_clk                          ; FPGA_clk    ; 0.000        ; 0.080      ; 1.057      ;
; 0.765 ; clk_divider:clk_divisor_1|counter[12] ; clk_divider:clk_divisor_1|counter[12] ; FPGA_clk                          ; FPGA_clk    ; 0.000        ; 0.080      ; 1.057      ;
; 0.765 ; clk_divider:clk_divisor_1|counter[14] ; clk_divider:clk_divisor_1|counter[14] ; FPGA_clk                          ; FPGA_clk    ; 0.000        ; 0.080      ; 1.057      ;
; 0.765 ; clk_divider:clk_divisor_1|counter[20] ; clk_divider:clk_divisor_1|counter[20] ; FPGA_clk                          ; FPGA_clk    ; 0.000        ; 0.081      ; 1.058      ;
; 0.765 ; clk_divider:clk_divisor_1|counter[30] ; clk_divider:clk_divisor_1|counter[30] ; FPGA_clk                          ; FPGA_clk    ; 0.000        ; 0.081      ; 1.058      ;
; 0.766 ; clk_divider:clk_divisor_1|counter[8]  ; clk_divider:clk_divisor_1|counter[8]  ; FPGA_clk                          ; FPGA_clk    ; 0.000        ; 0.080      ; 1.058      ;
; 0.766 ; clk_divider:clk_divisor_1|counter[10] ; clk_divider:clk_divisor_1|counter[10] ; FPGA_clk                          ; FPGA_clk    ; 0.000        ; 0.080      ; 1.058      ;
; 0.766 ; clk_divider:clk_divisor_1|counter[26] ; clk_divider:clk_divisor_1|counter[26] ; FPGA_clk                          ; FPGA_clk    ; 0.000        ; 0.081      ; 1.059      ;
; 0.766 ; clk_divider:clk_divisor_1|counter[24] ; clk_divider:clk_divisor_1|counter[24] ; FPGA_clk                          ; FPGA_clk    ; 0.000        ; 0.081      ; 1.059      ;
; 0.766 ; clk_divider:clk_divisor_1|counter[28] ; clk_divider:clk_divisor_1|counter[28] ; FPGA_clk                          ; FPGA_clk    ; 0.000        ; 0.081      ; 1.059      ;
; 0.787 ; clk_divider:clk_divisor_1|counter[0]  ; clk_divider:clk_divisor_1|counter[0]  ; FPGA_clk                          ; FPGA_clk    ; 0.000        ; 0.080      ; 1.079      ;
; 1.111 ; clk_divider:clk_divisor_1|counter[15] ; clk_divider:clk_divisor_1|counter[16] ; FPGA_clk                          ; FPGA_clk    ; 0.000        ; 0.085      ; 1.408      ;
; 1.116 ; clk_divider:clk_divisor_1|counter[1]  ; clk_divider:clk_divisor_1|counter[2]  ; FPGA_clk                          ; FPGA_clk    ; 0.000        ; 0.080      ; 1.408      ;
; 1.116 ; clk_divider:clk_divisor_1|counter[17] ; clk_divider:clk_divisor_1|counter[18] ; FPGA_clk                          ; FPGA_clk    ; 0.000        ; 0.081      ; 1.409      ;
; 1.116 ; clk_divider:clk_divisor_1|counter[3]  ; clk_divider:clk_divisor_1|counter[4]  ; FPGA_clk                          ; FPGA_clk    ; 0.000        ; 0.080      ; 1.408      ;
; 1.116 ; clk_divider:clk_divisor_1|counter[19] ; clk_divider:clk_divisor_1|counter[20] ; FPGA_clk                          ; FPGA_clk    ; 0.000        ; 0.081      ; 1.409      ;
; 1.117 ; clk_divider:clk_divisor_1|counter[5]  ; clk_divider:clk_divisor_1|counter[6]  ; FPGA_clk                          ; FPGA_clk    ; 0.000        ; 0.080      ; 1.409      ;
; 1.117 ; clk_divider:clk_divisor_1|counter[21] ; clk_divider:clk_divisor_1|counter[22] ; FPGA_clk                          ; FPGA_clk    ; 0.000        ; 0.081      ; 1.410      ;
; 1.117 ; clk_divider:clk_divisor_1|counter[11] ; clk_divider:clk_divisor_1|counter[12] ; FPGA_clk                          ; FPGA_clk    ; 0.000        ; 0.080      ; 1.409      ;
; 1.117 ; clk_divider:clk_divisor_1|counter[13] ; clk_divider:clk_divisor_1|counter[14] ; FPGA_clk                          ; FPGA_clk    ; 0.000        ; 0.080      ; 1.409      ;
; 1.117 ; clk_divider:clk_divisor_1|counter[29] ; clk_divider:clk_divisor_1|counter[30] ; FPGA_clk                          ; FPGA_clk    ; 0.000        ; 0.081      ; 1.410      ;
; 1.117 ; clk_divider:clk_divisor_1|counter[27] ; clk_divider:clk_divisor_1|counter[28] ; FPGA_clk                          ; FPGA_clk    ; 0.000        ; 0.081      ; 1.410      ;
; 1.118 ; clk_divider:clk_divisor_1|counter[7]  ; clk_divider:clk_divisor_1|counter[8]  ; FPGA_clk                          ; FPGA_clk    ; 0.000        ; 0.080      ; 1.410      ;
; 1.118 ; clk_divider:clk_divisor_1|counter[9]  ; clk_divider:clk_divisor_1|counter[10] ; FPGA_clk                          ; FPGA_clk    ; 0.000        ; 0.080      ; 1.410      ;
; 1.118 ; clk_divider:clk_divisor_1|counter[25] ; clk_divider:clk_divisor_1|counter[26] ; FPGA_clk                          ; FPGA_clk    ; 0.000        ; 0.081      ; 1.411      ;
; 1.118 ; clk_divider:clk_divisor_1|counter[23] ; clk_divider:clk_divisor_1|counter[24] ; FPGA_clk                          ; FPGA_clk    ; 0.000        ; 0.081      ; 1.411      ;
; 1.124 ; clk_divider:clk_divisor_1|counter[16] ; clk_divider:clk_divisor_1|counter[17] ; FPGA_clk                          ; FPGA_clk    ; 0.000        ; 0.081      ; 1.417      ;
; 1.125 ; clk_divider:clk_divisor_1|counter[2]  ; clk_divider:clk_divisor_1|counter[3]  ; FPGA_clk                          ; FPGA_clk    ; 0.000        ; 0.080      ; 1.417      ;
; 1.125 ; clk_divider:clk_divisor_1|counter[18] ; clk_divider:clk_divisor_1|counter[19] ; FPGA_clk                          ; FPGA_clk    ; 0.000        ; 0.081      ; 1.418      ;
; 1.125 ; clk_divider:clk_divisor_1|counter[0]  ; clk_divider:clk_divisor_1|counter[1]  ; FPGA_clk                          ; FPGA_clk    ; 0.000        ; 0.080      ; 1.417      ;
; 1.125 ; clk_divider:clk_divisor_1|counter[22] ; clk_divider:clk_divisor_1|counter[23] ; FPGA_clk                          ; FPGA_clk    ; 0.000        ; 0.081      ; 1.418      ;
; 1.125 ; clk_divider:clk_divisor_1|counter[6]  ; clk_divider:clk_divisor_1|counter[7]  ; FPGA_clk                          ; FPGA_clk    ; 0.000        ; 0.080      ; 1.417      ;
; 1.126 ; clk_divider:clk_divisor_1|counter[14] ; clk_divider:clk_divisor_1|counter[15] ; FPGA_clk                          ; FPGA_clk    ; 0.000        ; 0.080      ; 1.418      ;
; 1.126 ; clk_divider:clk_divisor_1|counter[4]  ; clk_divider:clk_divisor_1|counter[5]  ; FPGA_clk                          ; FPGA_clk    ; 0.000        ; 0.080      ; 1.418      ;
; 1.126 ; clk_divider:clk_divisor_1|counter[12] ; clk_divider:clk_divisor_1|counter[13] ; FPGA_clk                          ; FPGA_clk    ; 0.000        ; 0.080      ; 1.418      ;
; 1.126 ; clk_divider:clk_divisor_1|counter[20] ; clk_divider:clk_divisor_1|counter[21] ; FPGA_clk                          ; FPGA_clk    ; 0.000        ; 0.081      ; 1.419      ;
; 1.126 ; clk_divider:clk_divisor_1|counter[30] ; clk_divider:clk_divisor_1|counter[31] ; FPGA_clk                          ; FPGA_clk    ; 0.000        ; 0.081      ; 1.419      ;
; 1.127 ; clk_divider:clk_divisor_1|counter[10] ; clk_divider:clk_divisor_1|counter[11] ; FPGA_clk                          ; FPGA_clk    ; 0.000        ; 0.080      ; 1.419      ;
; 1.127 ; clk_divider:clk_divisor_1|counter[26] ; clk_divider:clk_divisor_1|counter[27] ; FPGA_clk                          ; FPGA_clk    ; 0.000        ; 0.081      ; 1.420      ;
; 1.127 ; clk_divider:clk_divisor_1|counter[28] ; clk_divider:clk_divisor_1|counter[29] ; FPGA_clk                          ; FPGA_clk    ; 0.000        ; 0.081      ; 1.420      ;
; 1.127 ; clk_divider:clk_divisor_1|counter[8]  ; clk_divider:clk_divisor_1|counter[9]  ; FPGA_clk                          ; FPGA_clk    ; 0.000        ; 0.080      ; 1.419      ;
; 1.127 ; clk_divider:clk_divisor_1|counter[24] ; clk_divider:clk_divisor_1|counter[25] ; FPGA_clk                          ; FPGA_clk    ; 0.000        ; 0.081      ; 1.420      ;
; 1.130 ; clk_divider:clk_divisor_1|counter[14] ; clk_divider:clk_divisor_1|counter[16] ; FPGA_clk                          ; FPGA_clk    ; 0.000        ; 0.085      ; 1.427      ;
; 1.133 ; clk_divider:clk_divisor_1|counter[16] ; clk_divider:clk_divisor_1|counter[18] ; FPGA_clk                          ; FPGA_clk    ; 0.000        ; 0.081      ; 1.426      ;
; 1.134 ; clk_divider:clk_divisor_1|counter[0]  ; clk_divider:clk_divisor_1|counter[2]  ; FPGA_clk                          ; FPGA_clk    ; 0.000        ; 0.080      ; 1.426      ;
; 1.134 ; clk_divider:clk_divisor_1|counter[2]  ; clk_divider:clk_divisor_1|counter[4]  ; FPGA_clk                          ; FPGA_clk    ; 0.000        ; 0.080      ; 1.426      ;
; 1.134 ; clk_divider:clk_divisor_1|counter[18] ; clk_divider:clk_divisor_1|counter[20] ; FPGA_clk                          ; FPGA_clk    ; 0.000        ; 0.081      ; 1.427      ;
; 1.134 ; clk_divider:clk_divisor_1|counter[6]  ; clk_divider:clk_divisor_1|counter[8]  ; FPGA_clk                          ; FPGA_clk    ; 0.000        ; 0.080      ; 1.426      ;
; 1.134 ; clk_divider:clk_divisor_1|counter[22] ; clk_divider:clk_divisor_1|counter[24] ; FPGA_clk                          ; FPGA_clk    ; 0.000        ; 0.081      ; 1.427      ;
; 1.135 ; clk_divider:clk_divisor_1|counter[4]  ; clk_divider:clk_divisor_1|counter[6]  ; FPGA_clk                          ; FPGA_clk    ; 0.000        ; 0.080      ; 1.427      ;
; 1.135 ; clk_divider:clk_divisor_1|counter[20] ; clk_divider:clk_divisor_1|counter[22] ; FPGA_clk                          ; FPGA_clk    ; 0.000        ; 0.081      ; 1.428      ;
; 1.135 ; clk_divider:clk_divisor_1|counter[12] ; clk_divider:clk_divisor_1|counter[14] ; FPGA_clk                          ; FPGA_clk    ; 0.000        ; 0.080      ; 1.427      ;
; 1.136 ; clk_divider:clk_divisor_1|counter[10] ; clk_divider:clk_divisor_1|counter[12] ; FPGA_clk                          ; FPGA_clk    ; 0.000        ; 0.080      ; 1.428      ;
; 1.136 ; clk_divider:clk_divisor_1|counter[28] ; clk_divider:clk_divisor_1|counter[30] ; FPGA_clk                          ; FPGA_clk    ; 0.000        ; 0.081      ; 1.429      ;
; 1.136 ; clk_divider:clk_divisor_1|counter[26] ; clk_divider:clk_divisor_1|counter[28] ; FPGA_clk                          ; FPGA_clk    ; 0.000        ; 0.081      ; 1.429      ;
; 1.136 ; clk_divider:clk_divisor_1|counter[8]  ; clk_divider:clk_divisor_1|counter[10] ; FPGA_clk                          ; FPGA_clk    ; 0.000        ; 0.080      ; 1.428      ;
; 1.136 ; clk_divider:clk_divisor_1|counter[24] ; clk_divider:clk_divisor_1|counter[26] ; FPGA_clk                          ; FPGA_clk    ; 0.000        ; 0.081      ; 1.429      ;
; 1.158 ; clk_divider:clk_divisor_1|clk_div     ; clk_divider:clk_divisor_1|clk_div     ; clk_divider:clk_divisor_1|clk_div ; FPGA_clk    ; 0.000        ; 2.598      ; 4.259      ;
; 1.242 ; clk_divider:clk_divisor_1|counter[15] ; clk_divider:clk_divisor_1|counter[17] ; FPGA_clk                          ; FPGA_clk    ; 0.000        ; 0.085      ; 1.539      ;
; 1.247 ; clk_divider:clk_divisor_1|counter[1]  ; clk_divider:clk_divisor_1|counter[3]  ; FPGA_clk                          ; FPGA_clk    ; 0.000        ; 0.080      ; 1.539      ;
; 1.247 ; clk_divider:clk_divisor_1|counter[17] ; clk_divider:clk_divisor_1|counter[19] ; FPGA_clk                          ; FPGA_clk    ; 0.000        ; 0.081      ; 1.540      ;
; 1.247 ; clk_divider:clk_divisor_1|counter[3]  ; clk_divider:clk_divisor_1|counter[5]  ; FPGA_clk                          ; FPGA_clk    ; 0.000        ; 0.080      ; 1.539      ;
; 1.247 ; clk_divider:clk_divisor_1|counter[19] ; clk_divider:clk_divisor_1|counter[21] ; FPGA_clk                          ; FPGA_clk    ; 0.000        ; 0.081      ; 1.540      ;
; 1.248 ; clk_divider:clk_divisor_1|counter[21] ; clk_divider:clk_divisor_1|counter[23] ; FPGA_clk                          ; FPGA_clk    ; 0.000        ; 0.081      ; 1.541      ;
; 1.248 ; clk_divider:clk_divisor_1|counter[5]  ; clk_divider:clk_divisor_1|counter[7]  ; FPGA_clk                          ; FPGA_clk    ; 0.000        ; 0.080      ; 1.540      ;
; 1.248 ; clk_divider:clk_divisor_1|counter[13] ; clk_divider:clk_divisor_1|counter[15] ; FPGA_clk                          ; FPGA_clk    ; 0.000        ; 0.080      ; 1.540      ;
; 1.248 ; clk_divider:clk_divisor_1|counter[11] ; clk_divider:clk_divisor_1|counter[13] ; FPGA_clk                          ; FPGA_clk    ; 0.000        ; 0.080      ; 1.540      ;
; 1.248 ; clk_divider:clk_divisor_1|counter[29] ; clk_divider:clk_divisor_1|counter[31] ; FPGA_clk                          ; FPGA_clk    ; 0.000        ; 0.081      ; 1.541      ;
; 1.248 ; clk_divider:clk_divisor_1|counter[27] ; clk_divider:clk_divisor_1|counter[29] ; FPGA_clk                          ; FPGA_clk    ; 0.000        ; 0.081      ; 1.541      ;
; 1.249 ; clk_divider:clk_divisor_1|counter[9]  ; clk_divider:clk_divisor_1|counter[11] ; FPGA_clk                          ; FPGA_clk    ; 0.000        ; 0.080      ; 1.541      ;
; 1.249 ; clk_divider:clk_divisor_1|counter[25] ; clk_divider:clk_divisor_1|counter[27] ; FPGA_clk                          ; FPGA_clk    ; 0.000        ; 0.081      ; 1.542      ;
; 1.249 ; clk_divider:clk_divisor_1|counter[7]  ; clk_divider:clk_divisor_1|counter[9]  ; FPGA_clk                          ; FPGA_clk    ; 0.000        ; 0.080      ; 1.541      ;
; 1.249 ; clk_divider:clk_divisor_1|counter[23] ; clk_divider:clk_divisor_1|counter[25] ; FPGA_clk                          ; FPGA_clk    ; 0.000        ; 0.081      ; 1.542      ;
; 1.251 ; clk_divider:clk_divisor_1|counter[15] ; clk_divider:clk_divisor_1|counter[18] ; FPGA_clk                          ; FPGA_clk    ; 0.000        ; 0.085      ; 1.548      ;
; 1.252 ; clk_divider:clk_divisor_1|counter[13] ; clk_divider:clk_divisor_1|counter[16] ; FPGA_clk                          ; FPGA_clk    ; 0.000        ; 0.085      ; 1.549      ;
; 1.256 ; clk_divider:clk_divisor_1|counter[1]  ; clk_divider:clk_divisor_1|counter[4]  ; FPGA_clk                          ; FPGA_clk    ; 0.000        ; 0.080      ; 1.548      ;
; 1.256 ; clk_divider:clk_divisor_1|counter[17] ; clk_divider:clk_divisor_1|counter[20] ; FPGA_clk                          ; FPGA_clk    ; 0.000        ; 0.081      ; 1.549      ;
; 1.256 ; clk_divider:clk_divisor_1|counter[3]  ; clk_divider:clk_divisor_1|counter[6]  ; FPGA_clk                          ; FPGA_clk    ; 0.000        ; 0.080      ; 1.548      ;
; 1.256 ; clk_divider:clk_divisor_1|counter[19] ; clk_divider:clk_divisor_1|counter[22] ; FPGA_clk                          ; FPGA_clk    ; 0.000        ; 0.081      ; 1.549      ;
+-------+---------------------------------------+---------------------------------------+-----------------------------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                 ;
+------------+-----------------+-----------------------------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                        ; Note                                           ;
+------------+-----------------+-----------------------------------+------------------------------------------------+
; 210.17 MHz ; 210.17 MHz      ; FPGA_clk                          ;                                                ;
; 828.5 MHz  ; 402.09 MHz      ; clk_divider:clk_divisor_1|clk_div ; limit due to minimum period restriction (tmin) ;
+------------+-----------------+-----------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                         ;
+-----------------------------------+--------+---------------+
; Clock                             ; Slack  ; End Point TNS ;
+-----------------------------------+--------+---------------+
; FPGA_clk                          ; -3.758 ; -100.766      ;
; clk_divider:clk_divisor_1|clk_div ; -0.207 ; -0.413        ;
+-----------------------------------+--------+---------------+


+-----------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                         ;
+-----------------------------------+-------+---------------+
; Clock                             ; Slack ; End Point TNS ;
+-----------------------------------+-------+---------------+
; clk_divider:clk_divisor_1|clk_div ; 0.401 ; 0.000         ;
; FPGA_clk                          ; 0.705 ; 0.000         ;
+-----------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary           ;
+-----------------------------------+--------+---------------+
; Clock                             ; Slack  ; End Point TNS ;
+-----------------------------------+--------+---------------+
; FPGA_clk                          ; -3.000 ; -52.071       ;
; clk_divider:clk_divisor_1|clk_div ; -1.487 ; -5.948        ;
+-----------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'FPGA_clk'                                                                                                                       ;
+--------+---------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.758 ; clk_divider:clk_divisor_1|counter[19] ; clk_divider:clk_divisor_1|clk_div     ; FPGA_clk     ; FPGA_clk    ; 1.000        ; -0.073     ; 4.687      ;
; -3.734 ; clk_divider:clk_divisor_1|counter[6]  ; clk_divider:clk_divisor_1|clk_div     ; FPGA_clk     ; FPGA_clk    ; 1.000        ; -0.072     ; 4.664      ;
; -3.687 ; clk_divider:clk_divisor_1|counter[17] ; clk_divider:clk_divisor_1|clk_div     ; FPGA_clk     ; FPGA_clk    ; 1.000        ; -0.073     ; 4.616      ;
; -3.685 ; clk_divider:clk_divisor_1|counter[15] ; clk_divider:clk_divisor_1|clk_div     ; FPGA_clk     ; FPGA_clk    ; 1.000        ; -0.072     ; 4.615      ;
; -3.654 ; clk_divider:clk_divisor_1|counter[16] ; clk_divider:clk_divisor_1|clk_div     ; FPGA_clk     ; FPGA_clk    ; 1.000        ; -0.073     ; 4.583      ;
; -3.643 ; clk_divider:clk_divisor_1|counter[7]  ; clk_divider:clk_divisor_1|clk_div     ; FPGA_clk     ; FPGA_clk    ; 1.000        ; -0.072     ; 4.573      ;
; -3.629 ; clk_divider:clk_divisor_1|counter[18] ; clk_divider:clk_divisor_1|clk_div     ; FPGA_clk     ; FPGA_clk    ; 1.000        ; -0.073     ; 4.558      ;
; -3.622 ; clk_divider:clk_divisor_1|counter[24] ; clk_divider:clk_divisor_1|clk_div     ; FPGA_clk     ; FPGA_clk    ; 1.000        ; -0.073     ; 4.551      ;
; -3.618 ; clk_divider:clk_divisor_1|counter[3]  ; clk_divider:clk_divisor_1|clk_div     ; FPGA_clk     ; FPGA_clk    ; 1.000        ; -0.072     ; 4.548      ;
; -3.605 ; clk_divider:clk_divisor_1|counter[30] ; clk_divider:clk_divisor_1|clk_div     ; FPGA_clk     ; FPGA_clk    ; 1.000        ; -0.073     ; 4.534      ;
; -3.587 ; clk_divider:clk_divisor_1|counter[25] ; clk_divider:clk_divisor_1|clk_div     ; FPGA_clk     ; FPGA_clk    ; 1.000        ; -0.073     ; 4.516      ;
; -3.581 ; clk_divider:clk_divisor_1|counter[8]  ; clk_divider:clk_divisor_1|clk_div     ; FPGA_clk     ; FPGA_clk    ; 1.000        ; -0.072     ; 4.511      ;
; -3.562 ; clk_divider:clk_divisor_1|counter[26] ; clk_divider:clk_divisor_1|clk_div     ; FPGA_clk     ; FPGA_clk    ; 1.000        ; -0.073     ; 4.491      ;
; -3.559 ; clk_divider:clk_divisor_1|counter[0]  ; clk_divider:clk_divisor_1|clk_div     ; FPGA_clk     ; FPGA_clk    ; 1.000        ; -0.072     ; 4.489      ;
; -3.517 ; clk_divider:clk_divisor_1|counter[20] ; clk_divider:clk_divisor_1|clk_div     ; FPGA_clk     ; FPGA_clk    ; 1.000        ; -0.073     ; 4.446      ;
; -3.494 ; clk_divider:clk_divisor_1|counter[4]  ; clk_divider:clk_divisor_1|clk_div     ; FPGA_clk     ; FPGA_clk    ; 1.000        ; -0.072     ; 4.424      ;
; -3.467 ; clk_divider:clk_divisor_1|counter[21] ; clk_divider:clk_divisor_1|clk_div     ; FPGA_clk     ; FPGA_clk    ; 1.000        ; -0.073     ; 4.396      ;
; -3.463 ; clk_divider:clk_divisor_1|counter[22] ; clk_divider:clk_divisor_1|clk_div     ; FPGA_clk     ; FPGA_clk    ; 1.000        ; -0.073     ; 4.392      ;
; -3.445 ; clk_divider:clk_divisor_1|counter[12] ; clk_divider:clk_divisor_1|clk_div     ; FPGA_clk     ; FPGA_clk    ; 1.000        ; -0.072     ; 4.375      ;
; -3.440 ; clk_divider:clk_divisor_1|counter[31] ; clk_divider:clk_divisor_1|clk_div     ; FPGA_clk     ; FPGA_clk    ; 1.000        ; -0.073     ; 4.369      ;
; -3.420 ; clk_divider:clk_divisor_1|counter[13] ; clk_divider:clk_divisor_1|clk_div     ; FPGA_clk     ; FPGA_clk    ; 1.000        ; -0.072     ; 4.350      ;
; -3.416 ; clk_divider:clk_divisor_1|counter[2]  ; clk_divider:clk_divisor_1|clk_div     ; FPGA_clk     ; FPGA_clk    ; 1.000        ; -0.072     ; 4.346      ;
; -3.413 ; clk_divider:clk_divisor_1|counter[14] ; clk_divider:clk_divisor_1|clk_div     ; FPGA_clk     ; FPGA_clk    ; 1.000        ; -0.072     ; 4.343      ;
; -3.374 ; clk_divider:clk_divisor_1|counter[27] ; clk_divider:clk_divisor_1|clk_div     ; FPGA_clk     ; FPGA_clk    ; 1.000        ; -0.073     ; 4.303      ;
; -3.373 ; clk_divider:clk_divisor_1|counter[29] ; clk_divider:clk_divisor_1|clk_div     ; FPGA_clk     ; FPGA_clk    ; 1.000        ; -0.073     ; 4.302      ;
; -3.324 ; clk_divider:clk_divisor_1|counter[28] ; clk_divider:clk_divisor_1|clk_div     ; FPGA_clk     ; FPGA_clk    ; 1.000        ; -0.073     ; 4.253      ;
; -3.311 ; clk_divider:clk_divisor_1|counter[1]  ; clk_divider:clk_divisor_1|clk_div     ; FPGA_clk     ; FPGA_clk    ; 1.000        ; -0.072     ; 4.241      ;
; -3.194 ; clk_divider:clk_divisor_1|counter[5]  ; clk_divider:clk_divisor_1|clk_div     ; FPGA_clk     ; FPGA_clk    ; 1.000        ; -0.072     ; 4.124      ;
; -3.185 ; clk_divider:clk_divisor_1|counter[19] ; clk_divider:clk_divisor_1|counter[23] ; FPGA_clk     ; FPGA_clk    ; 1.000        ; -0.072     ; 4.115      ;
; -3.185 ; clk_divider:clk_divisor_1|counter[19] ; clk_divider:clk_divisor_1|counter[16] ; FPGA_clk     ; FPGA_clk    ; 1.000        ; -0.072     ; 4.115      ;
; -3.185 ; clk_divider:clk_divisor_1|counter[19] ; clk_divider:clk_divisor_1|counter[17] ; FPGA_clk     ; FPGA_clk    ; 1.000        ; -0.072     ; 4.115      ;
; -3.185 ; clk_divider:clk_divisor_1|counter[19] ; clk_divider:clk_divisor_1|counter[18] ; FPGA_clk     ; FPGA_clk    ; 1.000        ; -0.072     ; 4.115      ;
; -3.185 ; clk_divider:clk_divisor_1|counter[19] ; clk_divider:clk_divisor_1|counter[19] ; FPGA_clk     ; FPGA_clk    ; 1.000        ; -0.072     ; 4.115      ;
; -3.185 ; clk_divider:clk_divisor_1|counter[19] ; clk_divider:clk_divisor_1|counter[20] ; FPGA_clk     ; FPGA_clk    ; 1.000        ; -0.072     ; 4.115      ;
; -3.185 ; clk_divider:clk_divisor_1|counter[19] ; clk_divider:clk_divisor_1|counter[21] ; FPGA_clk     ; FPGA_clk    ; 1.000        ; -0.072     ; 4.115      ;
; -3.185 ; clk_divider:clk_divisor_1|counter[19] ; clk_divider:clk_divisor_1|counter[22] ; FPGA_clk     ; FPGA_clk    ; 1.000        ; -0.072     ; 4.115      ;
; -3.185 ; clk_divider:clk_divisor_1|counter[19] ; clk_divider:clk_divisor_1|counter[26] ; FPGA_clk     ; FPGA_clk    ; 1.000        ; -0.072     ; 4.115      ;
; -3.185 ; clk_divider:clk_divisor_1|counter[19] ; clk_divider:clk_divisor_1|counter[24] ; FPGA_clk     ; FPGA_clk    ; 1.000        ; -0.072     ; 4.115      ;
; -3.185 ; clk_divider:clk_divisor_1|counter[19] ; clk_divider:clk_divisor_1|counter[25] ; FPGA_clk     ; FPGA_clk    ; 1.000        ; -0.072     ; 4.115      ;
; -3.185 ; clk_divider:clk_divisor_1|counter[19] ; clk_divider:clk_divisor_1|counter[27] ; FPGA_clk     ; FPGA_clk    ; 1.000        ; -0.072     ; 4.115      ;
; -3.185 ; clk_divider:clk_divisor_1|counter[19] ; clk_divider:clk_divisor_1|counter[28] ; FPGA_clk     ; FPGA_clk    ; 1.000        ; -0.072     ; 4.115      ;
; -3.185 ; clk_divider:clk_divisor_1|counter[19] ; clk_divider:clk_divisor_1|counter[31] ; FPGA_clk     ; FPGA_clk    ; 1.000        ; -0.072     ; 4.115      ;
; -3.185 ; clk_divider:clk_divisor_1|counter[19] ; clk_divider:clk_divisor_1|counter[29] ; FPGA_clk     ; FPGA_clk    ; 1.000        ; -0.072     ; 4.115      ;
; -3.185 ; clk_divider:clk_divisor_1|counter[19] ; clk_divider:clk_divisor_1|counter[30] ; FPGA_clk     ; FPGA_clk    ; 1.000        ; -0.072     ; 4.115      ;
; -3.164 ; clk_divider:clk_divisor_1|counter[6]  ; clk_divider:clk_divisor_1|counter[23] ; FPGA_clk     ; FPGA_clk    ; 1.000        ; -0.071     ; 4.095      ;
; -3.164 ; clk_divider:clk_divisor_1|counter[6]  ; clk_divider:clk_divisor_1|counter[16] ; FPGA_clk     ; FPGA_clk    ; 1.000        ; -0.071     ; 4.095      ;
; -3.164 ; clk_divider:clk_divisor_1|counter[6]  ; clk_divider:clk_divisor_1|counter[17] ; FPGA_clk     ; FPGA_clk    ; 1.000        ; -0.071     ; 4.095      ;
; -3.164 ; clk_divider:clk_divisor_1|counter[6]  ; clk_divider:clk_divisor_1|counter[18] ; FPGA_clk     ; FPGA_clk    ; 1.000        ; -0.071     ; 4.095      ;
; -3.164 ; clk_divider:clk_divisor_1|counter[6]  ; clk_divider:clk_divisor_1|counter[19] ; FPGA_clk     ; FPGA_clk    ; 1.000        ; -0.071     ; 4.095      ;
; -3.164 ; clk_divider:clk_divisor_1|counter[6]  ; clk_divider:clk_divisor_1|counter[20] ; FPGA_clk     ; FPGA_clk    ; 1.000        ; -0.071     ; 4.095      ;
; -3.164 ; clk_divider:clk_divisor_1|counter[6]  ; clk_divider:clk_divisor_1|counter[21] ; FPGA_clk     ; FPGA_clk    ; 1.000        ; -0.071     ; 4.095      ;
; -3.164 ; clk_divider:clk_divisor_1|counter[6]  ; clk_divider:clk_divisor_1|counter[22] ; FPGA_clk     ; FPGA_clk    ; 1.000        ; -0.071     ; 4.095      ;
; -3.164 ; clk_divider:clk_divisor_1|counter[6]  ; clk_divider:clk_divisor_1|counter[26] ; FPGA_clk     ; FPGA_clk    ; 1.000        ; -0.071     ; 4.095      ;
; -3.164 ; clk_divider:clk_divisor_1|counter[6]  ; clk_divider:clk_divisor_1|counter[24] ; FPGA_clk     ; FPGA_clk    ; 1.000        ; -0.071     ; 4.095      ;
; -3.164 ; clk_divider:clk_divisor_1|counter[6]  ; clk_divider:clk_divisor_1|counter[25] ; FPGA_clk     ; FPGA_clk    ; 1.000        ; -0.071     ; 4.095      ;
; -3.164 ; clk_divider:clk_divisor_1|counter[6]  ; clk_divider:clk_divisor_1|counter[27] ; FPGA_clk     ; FPGA_clk    ; 1.000        ; -0.071     ; 4.095      ;
; -3.164 ; clk_divider:clk_divisor_1|counter[6]  ; clk_divider:clk_divisor_1|counter[28] ; FPGA_clk     ; FPGA_clk    ; 1.000        ; -0.071     ; 4.095      ;
; -3.164 ; clk_divider:clk_divisor_1|counter[6]  ; clk_divider:clk_divisor_1|counter[31] ; FPGA_clk     ; FPGA_clk    ; 1.000        ; -0.071     ; 4.095      ;
; -3.164 ; clk_divider:clk_divisor_1|counter[6]  ; clk_divider:clk_divisor_1|counter[29] ; FPGA_clk     ; FPGA_clk    ; 1.000        ; -0.071     ; 4.095      ;
; -3.164 ; clk_divider:clk_divisor_1|counter[6]  ; clk_divider:clk_divisor_1|counter[30] ; FPGA_clk     ; FPGA_clk    ; 1.000        ; -0.071     ; 4.095      ;
; -3.114 ; clk_divider:clk_divisor_1|counter[17] ; clk_divider:clk_divisor_1|counter[23] ; FPGA_clk     ; FPGA_clk    ; 1.000        ; -0.072     ; 4.044      ;
; -3.114 ; clk_divider:clk_divisor_1|counter[17] ; clk_divider:clk_divisor_1|counter[16] ; FPGA_clk     ; FPGA_clk    ; 1.000        ; -0.072     ; 4.044      ;
; -3.114 ; clk_divider:clk_divisor_1|counter[17] ; clk_divider:clk_divisor_1|counter[17] ; FPGA_clk     ; FPGA_clk    ; 1.000        ; -0.072     ; 4.044      ;
; -3.114 ; clk_divider:clk_divisor_1|counter[17] ; clk_divider:clk_divisor_1|counter[18] ; FPGA_clk     ; FPGA_clk    ; 1.000        ; -0.072     ; 4.044      ;
; -3.114 ; clk_divider:clk_divisor_1|counter[17] ; clk_divider:clk_divisor_1|counter[19] ; FPGA_clk     ; FPGA_clk    ; 1.000        ; -0.072     ; 4.044      ;
; -3.114 ; clk_divider:clk_divisor_1|counter[17] ; clk_divider:clk_divisor_1|counter[20] ; FPGA_clk     ; FPGA_clk    ; 1.000        ; -0.072     ; 4.044      ;
; -3.114 ; clk_divider:clk_divisor_1|counter[17] ; clk_divider:clk_divisor_1|counter[21] ; FPGA_clk     ; FPGA_clk    ; 1.000        ; -0.072     ; 4.044      ;
; -3.114 ; clk_divider:clk_divisor_1|counter[17] ; clk_divider:clk_divisor_1|counter[22] ; FPGA_clk     ; FPGA_clk    ; 1.000        ; -0.072     ; 4.044      ;
; -3.114 ; clk_divider:clk_divisor_1|counter[17] ; clk_divider:clk_divisor_1|counter[26] ; FPGA_clk     ; FPGA_clk    ; 1.000        ; -0.072     ; 4.044      ;
; -3.114 ; clk_divider:clk_divisor_1|counter[17] ; clk_divider:clk_divisor_1|counter[24] ; FPGA_clk     ; FPGA_clk    ; 1.000        ; -0.072     ; 4.044      ;
; -3.114 ; clk_divider:clk_divisor_1|counter[17] ; clk_divider:clk_divisor_1|counter[25] ; FPGA_clk     ; FPGA_clk    ; 1.000        ; -0.072     ; 4.044      ;
; -3.114 ; clk_divider:clk_divisor_1|counter[17] ; clk_divider:clk_divisor_1|counter[27] ; FPGA_clk     ; FPGA_clk    ; 1.000        ; -0.072     ; 4.044      ;
; -3.114 ; clk_divider:clk_divisor_1|counter[17] ; clk_divider:clk_divisor_1|counter[28] ; FPGA_clk     ; FPGA_clk    ; 1.000        ; -0.072     ; 4.044      ;
; -3.114 ; clk_divider:clk_divisor_1|counter[17] ; clk_divider:clk_divisor_1|counter[31] ; FPGA_clk     ; FPGA_clk    ; 1.000        ; -0.072     ; 4.044      ;
; -3.114 ; clk_divider:clk_divisor_1|counter[17] ; clk_divider:clk_divisor_1|counter[29] ; FPGA_clk     ; FPGA_clk    ; 1.000        ; -0.072     ; 4.044      ;
; -3.114 ; clk_divider:clk_divisor_1|counter[17] ; clk_divider:clk_divisor_1|counter[30] ; FPGA_clk     ; FPGA_clk    ; 1.000        ; -0.072     ; 4.044      ;
; -3.112 ; clk_divider:clk_divisor_1|counter[15] ; clk_divider:clk_divisor_1|counter[23] ; FPGA_clk     ; FPGA_clk    ; 1.000        ; -0.071     ; 4.043      ;
; -3.112 ; clk_divider:clk_divisor_1|counter[15] ; clk_divider:clk_divisor_1|counter[16] ; FPGA_clk     ; FPGA_clk    ; 1.000        ; -0.071     ; 4.043      ;
; -3.112 ; clk_divider:clk_divisor_1|counter[15] ; clk_divider:clk_divisor_1|counter[17] ; FPGA_clk     ; FPGA_clk    ; 1.000        ; -0.071     ; 4.043      ;
; -3.112 ; clk_divider:clk_divisor_1|counter[15] ; clk_divider:clk_divisor_1|counter[18] ; FPGA_clk     ; FPGA_clk    ; 1.000        ; -0.071     ; 4.043      ;
; -3.112 ; clk_divider:clk_divisor_1|counter[15] ; clk_divider:clk_divisor_1|counter[19] ; FPGA_clk     ; FPGA_clk    ; 1.000        ; -0.071     ; 4.043      ;
; -3.112 ; clk_divider:clk_divisor_1|counter[15] ; clk_divider:clk_divisor_1|counter[20] ; FPGA_clk     ; FPGA_clk    ; 1.000        ; -0.071     ; 4.043      ;
; -3.112 ; clk_divider:clk_divisor_1|counter[15] ; clk_divider:clk_divisor_1|counter[21] ; FPGA_clk     ; FPGA_clk    ; 1.000        ; -0.071     ; 4.043      ;
; -3.112 ; clk_divider:clk_divisor_1|counter[15] ; clk_divider:clk_divisor_1|counter[22] ; FPGA_clk     ; FPGA_clk    ; 1.000        ; -0.071     ; 4.043      ;
; -3.112 ; clk_divider:clk_divisor_1|counter[15] ; clk_divider:clk_divisor_1|counter[26] ; FPGA_clk     ; FPGA_clk    ; 1.000        ; -0.071     ; 4.043      ;
; -3.112 ; clk_divider:clk_divisor_1|counter[15] ; clk_divider:clk_divisor_1|counter[24] ; FPGA_clk     ; FPGA_clk    ; 1.000        ; -0.071     ; 4.043      ;
; -3.112 ; clk_divider:clk_divisor_1|counter[15] ; clk_divider:clk_divisor_1|counter[25] ; FPGA_clk     ; FPGA_clk    ; 1.000        ; -0.071     ; 4.043      ;
; -3.112 ; clk_divider:clk_divisor_1|counter[15] ; clk_divider:clk_divisor_1|counter[27] ; FPGA_clk     ; FPGA_clk    ; 1.000        ; -0.071     ; 4.043      ;
; -3.112 ; clk_divider:clk_divisor_1|counter[15] ; clk_divider:clk_divisor_1|counter[28] ; FPGA_clk     ; FPGA_clk    ; 1.000        ; -0.071     ; 4.043      ;
; -3.112 ; clk_divider:clk_divisor_1|counter[15] ; clk_divider:clk_divisor_1|counter[31] ; FPGA_clk     ; FPGA_clk    ; 1.000        ; -0.071     ; 4.043      ;
; -3.112 ; clk_divider:clk_divisor_1|counter[15] ; clk_divider:clk_divisor_1|counter[29] ; FPGA_clk     ; FPGA_clk    ; 1.000        ; -0.071     ; 4.043      ;
; -3.112 ; clk_divider:clk_divisor_1|counter[15] ; clk_divider:clk_divisor_1|counter[30] ; FPGA_clk     ; FPGA_clk    ; 1.000        ; -0.071     ; 4.043      ;
; -3.093 ; clk_divider:clk_divisor_1|counter[23] ; clk_divider:clk_divisor_1|clk_div     ; FPGA_clk     ; FPGA_clk    ; 1.000        ; -0.073     ; 4.022      ;
; -3.089 ; clk_divider:clk_divisor_1|counter[9]  ; clk_divider:clk_divisor_1|clk_div     ; FPGA_clk     ; FPGA_clk    ; 1.000        ; -0.072     ; 4.019      ;
; -3.081 ; clk_divider:clk_divisor_1|counter[16] ; clk_divider:clk_divisor_1|counter[23] ; FPGA_clk     ; FPGA_clk    ; 1.000        ; -0.072     ; 4.011      ;
; -3.081 ; clk_divider:clk_divisor_1|counter[16] ; clk_divider:clk_divisor_1|counter[16] ; FPGA_clk     ; FPGA_clk    ; 1.000        ; -0.072     ; 4.011      ;
; -3.081 ; clk_divider:clk_divisor_1|counter[16] ; clk_divider:clk_divisor_1|counter[17] ; FPGA_clk     ; FPGA_clk    ; 1.000        ; -0.072     ; 4.011      ;
; -3.081 ; clk_divider:clk_divisor_1|counter[16] ; clk_divider:clk_divisor_1|counter[18] ; FPGA_clk     ; FPGA_clk    ; 1.000        ; -0.072     ; 4.011      ;
; -3.081 ; clk_divider:clk_divisor_1|counter[16] ; clk_divider:clk_divisor_1|counter[19] ; FPGA_clk     ; FPGA_clk    ; 1.000        ; -0.072     ; 4.011      ;
; -3.081 ; clk_divider:clk_divisor_1|counter[16] ; clk_divider:clk_divisor_1|counter[20] ; FPGA_clk     ; FPGA_clk    ; 1.000        ; -0.072     ; 4.011      ;
+--------+---------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk_divider:clk_divisor_1|clk_div'                                                                                   ;
+--------+------------+------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack  ; From Node  ; To Node    ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------+------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; -0.207 ; counter[0] ; counter[2] ; clk_divider:clk_divisor_1|clk_div ; clk_divider:clk_divisor_1|clk_div ; 1.000        ; -0.073     ; 1.136      ;
; -0.206 ; counter[0] ; counter[3] ; clk_divider:clk_divisor_1|clk_div ; clk_divider:clk_divisor_1|clk_div ; 1.000        ; -0.073     ; 1.135      ;
; -0.194 ; counter[1] ; counter[3] ; clk_divider:clk_divisor_1|clk_div ; clk_divider:clk_divisor_1|clk_div ; 1.000        ; -0.073     ; 1.123      ;
; 0.062  ; counter[0] ; counter[1] ; clk_divider:clk_divisor_1|clk_div ; clk_divider:clk_divisor_1|clk_div ; 1.000        ; -0.073     ; 0.867      ;
; 0.079  ; counter[1] ; counter[2] ; clk_divider:clk_divisor_1|clk_div ; clk_divider:clk_divisor_1|clk_div ; 1.000        ; -0.073     ; 0.850      ;
; 0.093  ; counter[2] ; counter[3] ; clk_divider:clk_divisor_1|clk_div ; clk_divider:clk_divisor_1|clk_div ; 1.000        ; -0.073     ; 0.836      ;
; 0.159  ; counter[0] ; counter[0] ; clk_divider:clk_divisor_1|clk_div ; clk_divider:clk_divisor_1|clk_div ; 1.000        ; -0.073     ; 0.770      ;
; 0.159  ; counter[2] ; counter[2] ; clk_divider:clk_divisor_1|clk_div ; clk_divider:clk_divisor_1|clk_div ; 1.000        ; -0.073     ; 0.770      ;
; 0.159  ; counter[3] ; counter[3] ; clk_divider:clk_divisor_1|clk_div ; clk_divider:clk_divisor_1|clk_div ; 1.000        ; -0.073     ; 0.770      ;
; 0.159  ; counter[1] ; counter[1] ; clk_divider:clk_divisor_1|clk_div ; clk_divider:clk_divisor_1|clk_div ; 1.000        ; -0.073     ; 0.770      ;
+--------+------------+------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk_divider:clk_divisor_1|clk_div'                                                                                   ;
+-------+------------+------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node  ; To Node    ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------+------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; 0.401 ; counter[3] ; counter[3] ; clk_divider:clk_divisor_1|clk_div ; clk_divider:clk_divisor_1|clk_div ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; counter[2] ; counter[2] ; clk_divider:clk_divisor_1|clk_div ; clk_divider:clk_divisor_1|clk_div ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; counter[1] ; counter[1] ; clk_divider:clk_divisor_1|clk_div ; clk_divider:clk_divisor_1|clk_div ; 0.000        ; 0.073      ; 0.669      ;
; 0.416 ; counter[0] ; counter[0] ; clk_divider:clk_divisor_1|clk_div ; clk_divider:clk_divisor_1|clk_div ; 0.000        ; 0.073      ; 0.684      ;
; 0.468 ; counter[2] ; counter[3] ; clk_divider:clk_divisor_1|clk_div ; clk_divider:clk_divisor_1|clk_div ; 0.000        ; 0.073      ; 0.736      ;
; 0.478 ; counter[1] ; counter[2] ; clk_divider:clk_divisor_1|clk_div ; clk_divider:clk_divisor_1|clk_div ; 0.000        ; 0.073      ; 0.746      ;
; 0.488 ; counter[0] ; counter[1] ; clk_divider:clk_divisor_1|clk_div ; clk_divider:clk_divisor_1|clk_div ; 0.000        ; 0.073      ; 0.756      ;
; 0.719 ; counter[1] ; counter[3] ; clk_divider:clk_divisor_1|clk_div ; clk_divider:clk_divisor_1|clk_div ; 0.000        ; 0.073      ; 0.987      ;
; 0.726 ; counter[0] ; counter[3] ; clk_divider:clk_divisor_1|clk_div ; clk_divider:clk_divisor_1|clk_div ; 0.000        ; 0.073      ; 0.994      ;
; 0.726 ; counter[0] ; counter[2] ; clk_divider:clk_divisor_1|clk_div ; clk_divider:clk_divisor_1|clk_div ; 0.000        ; 0.073      ; 0.994      ;
+-------+------------+------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'FPGA_clk'                                                                                                                                            ;
+-------+---------------------------------------+---------------------------------------+-----------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                               ; Launch Clock                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+---------------------------------------+-----------------------------------+-------------+--------------+------------+------------+
; 0.705 ; clk_divider:clk_divisor_1|counter[3]  ; clk_divider:clk_divisor_1|counter[3]  ; FPGA_clk                          ; FPGA_clk    ; 0.000        ; 0.072      ; 0.972      ;
; 0.705 ; clk_divider:clk_divisor_1|counter[5]  ; clk_divider:clk_divisor_1|counter[5]  ; FPGA_clk                          ; FPGA_clk    ; 0.000        ; 0.072      ; 0.972      ;
; 0.705 ; clk_divider:clk_divisor_1|counter[13] ; clk_divider:clk_divisor_1|counter[13] ; FPGA_clk                          ; FPGA_clk    ; 0.000        ; 0.072      ; 0.972      ;
; 0.705 ; clk_divider:clk_divisor_1|counter[15] ; clk_divider:clk_divisor_1|counter[15] ; FPGA_clk                          ; FPGA_clk    ; 0.000        ; 0.072      ; 0.972      ;
; 0.706 ; clk_divider:clk_divisor_1|counter[11] ; clk_divider:clk_divisor_1|counter[11] ; FPGA_clk                          ; FPGA_clk    ; 0.000        ; 0.072      ; 0.973      ;
; 0.706 ; clk_divider:clk_divisor_1|counter[19] ; clk_divider:clk_divisor_1|counter[19] ; FPGA_clk                          ; FPGA_clk    ; 0.000        ; 0.072      ; 0.973      ;
; 0.706 ; clk_divider:clk_divisor_1|counter[21] ; clk_divider:clk_divisor_1|counter[21] ; FPGA_clk                          ; FPGA_clk    ; 0.000        ; 0.072      ; 0.973      ;
; 0.706 ; clk_divider:clk_divisor_1|counter[29] ; clk_divider:clk_divisor_1|counter[29] ; FPGA_clk                          ; FPGA_clk    ; 0.000        ; 0.072      ; 0.973      ;
; 0.707 ; clk_divider:clk_divisor_1|counter[1]  ; clk_divider:clk_divisor_1|counter[1]  ; FPGA_clk                          ; FPGA_clk    ; 0.000        ; 0.072      ; 0.974      ;
; 0.707 ; clk_divider:clk_divisor_1|counter[17] ; clk_divider:clk_divisor_1|counter[17] ; FPGA_clk                          ; FPGA_clk    ; 0.000        ; 0.072      ; 0.974      ;
; 0.707 ; clk_divider:clk_divisor_1|counter[27] ; clk_divider:clk_divisor_1|counter[27] ; FPGA_clk                          ; FPGA_clk    ; 0.000        ; 0.072      ; 0.974      ;
; 0.708 ; clk_divider:clk_divisor_1|counter[6]  ; clk_divider:clk_divisor_1|counter[6]  ; FPGA_clk                          ; FPGA_clk    ; 0.000        ; 0.072      ; 0.975      ;
; 0.708 ; clk_divider:clk_divisor_1|counter[9]  ; clk_divider:clk_divisor_1|counter[9]  ; FPGA_clk                          ; FPGA_clk    ; 0.000        ; 0.072      ; 0.975      ;
; 0.708 ; clk_divider:clk_divisor_1|counter[22] ; clk_divider:clk_divisor_1|counter[22] ; FPGA_clk                          ; FPGA_clk    ; 0.000        ; 0.072      ; 0.975      ;
; 0.708 ; clk_divider:clk_divisor_1|counter[31] ; clk_divider:clk_divisor_1|counter[31] ; FPGA_clk                          ; FPGA_clk    ; 0.000        ; 0.072      ; 0.975      ;
; 0.709 ; clk_divider:clk_divisor_1|counter[23] ; clk_divider:clk_divisor_1|counter[23] ; FPGA_clk                          ; FPGA_clk    ; 0.000        ; 0.072      ; 0.976      ;
; 0.709 ; clk_divider:clk_divisor_1|counter[7]  ; clk_divider:clk_divisor_1|counter[7]  ; FPGA_clk                          ; FPGA_clk    ; 0.000        ; 0.072      ; 0.976      ;
; 0.709 ; clk_divider:clk_divisor_1|counter[25] ; clk_divider:clk_divisor_1|counter[25] ; FPGA_clk                          ; FPGA_clk    ; 0.000        ; 0.072      ; 0.976      ;
; 0.710 ; clk_divider:clk_divisor_1|counter[2]  ; clk_divider:clk_divisor_1|counter[2]  ; FPGA_clk                          ; FPGA_clk    ; 0.000        ; 0.072      ; 0.977      ;
; 0.710 ; clk_divider:clk_divisor_1|counter[14] ; clk_divider:clk_divisor_1|counter[14] ; FPGA_clk                          ; FPGA_clk    ; 0.000        ; 0.072      ; 0.977      ;
; 0.710 ; clk_divider:clk_divisor_1|counter[16] ; clk_divider:clk_divisor_1|counter[16] ; FPGA_clk                          ; FPGA_clk    ; 0.000        ; 0.072      ; 0.977      ;
; 0.711 ; clk_divider:clk_divisor_1|counter[4]  ; clk_divider:clk_divisor_1|counter[4]  ; FPGA_clk                          ; FPGA_clk    ; 0.000        ; 0.072      ; 0.978      ;
; 0.711 ; clk_divider:clk_divisor_1|counter[10] ; clk_divider:clk_divisor_1|counter[10] ; FPGA_clk                          ; FPGA_clk    ; 0.000        ; 0.072      ; 0.978      ;
; 0.711 ; clk_divider:clk_divisor_1|counter[12] ; clk_divider:clk_divisor_1|counter[12] ; FPGA_clk                          ; FPGA_clk    ; 0.000        ; 0.072      ; 0.978      ;
; 0.711 ; clk_divider:clk_divisor_1|counter[18] ; clk_divider:clk_divisor_1|counter[18] ; FPGA_clk                          ; FPGA_clk    ; 0.000        ; 0.072      ; 0.978      ;
; 0.712 ; clk_divider:clk_divisor_1|counter[8]  ; clk_divider:clk_divisor_1|counter[8]  ; FPGA_clk                          ; FPGA_clk    ; 0.000        ; 0.072      ; 0.979      ;
; 0.712 ; clk_divider:clk_divisor_1|counter[20] ; clk_divider:clk_divisor_1|counter[20] ; FPGA_clk                          ; FPGA_clk    ; 0.000        ; 0.072      ; 0.979      ;
; 0.712 ; clk_divider:clk_divisor_1|counter[26] ; clk_divider:clk_divisor_1|counter[26] ; FPGA_clk                          ; FPGA_clk    ; 0.000        ; 0.072      ; 0.979      ;
; 0.712 ; clk_divider:clk_divisor_1|counter[28] ; clk_divider:clk_divisor_1|counter[28] ; FPGA_clk                          ; FPGA_clk    ; 0.000        ; 0.072      ; 0.979      ;
; 0.712 ; clk_divider:clk_divisor_1|counter[30] ; clk_divider:clk_divisor_1|counter[30] ; FPGA_clk                          ; FPGA_clk    ; 0.000        ; 0.072      ; 0.979      ;
; 0.713 ; clk_divider:clk_divisor_1|counter[24] ; clk_divider:clk_divisor_1|counter[24] ; FPGA_clk                          ; FPGA_clk    ; 0.000        ; 0.072      ; 0.980      ;
; 0.733 ; clk_divider:clk_divisor_1|counter[0]  ; clk_divider:clk_divisor_1|counter[0]  ; FPGA_clk                          ; FPGA_clk    ; 0.000        ; 0.072      ; 1.000      ;
; 1.026 ; clk_divider:clk_divisor_1|counter[15] ; clk_divider:clk_divisor_1|counter[16] ; FPGA_clk                          ; FPGA_clk    ; 0.000        ; 0.073      ; 1.294      ;
; 1.027 ; clk_divider:clk_divisor_1|counter[0]  ; clk_divider:clk_divisor_1|counter[1]  ; FPGA_clk                          ; FPGA_clk    ; 0.000        ; 0.072      ; 1.294      ;
; 1.027 ; clk_divider:clk_divisor_1|counter[5]  ; clk_divider:clk_divisor_1|counter[6]  ; FPGA_clk                          ; FPGA_clk    ; 0.000        ; 0.072      ; 1.294      ;
; 1.027 ; clk_divider:clk_divisor_1|counter[13] ; clk_divider:clk_divisor_1|counter[14] ; FPGA_clk                          ; FPGA_clk    ; 0.000        ; 0.072      ; 1.294      ;
; 1.027 ; clk_divider:clk_divisor_1|counter[3]  ; clk_divider:clk_divisor_1|counter[4]  ; FPGA_clk                          ; FPGA_clk    ; 0.000        ; 0.072      ; 1.294      ;
; 1.027 ; clk_divider:clk_divisor_1|counter[22] ; clk_divider:clk_divisor_1|counter[23] ; FPGA_clk                          ; FPGA_clk    ; 0.000        ; 0.072      ; 1.294      ;
; 1.027 ; clk_divider:clk_divisor_1|counter[6]  ; clk_divider:clk_divisor_1|counter[7]  ; FPGA_clk                          ; FPGA_clk    ; 0.000        ; 0.072      ; 1.294      ;
; 1.028 ; clk_divider:clk_divisor_1|counter[2]  ; clk_divider:clk_divisor_1|counter[3]  ; FPGA_clk                          ; FPGA_clk    ; 0.000        ; 0.072      ; 1.295      ;
; 1.028 ; clk_divider:clk_divisor_1|counter[14] ; clk_divider:clk_divisor_1|counter[15] ; FPGA_clk                          ; FPGA_clk    ; 0.000        ; 0.072      ; 1.295      ;
; 1.028 ; clk_divider:clk_divisor_1|counter[16] ; clk_divider:clk_divisor_1|counter[17] ; FPGA_clk                          ; FPGA_clk    ; 0.000        ; 0.072      ; 1.295      ;
; 1.028 ; clk_divider:clk_divisor_1|counter[21] ; clk_divider:clk_divisor_1|counter[22] ; FPGA_clk                          ; FPGA_clk    ; 0.000        ; 0.072      ; 1.295      ;
; 1.028 ; clk_divider:clk_divisor_1|counter[11] ; clk_divider:clk_divisor_1|counter[12] ; FPGA_clk                          ; FPGA_clk    ; 0.000        ; 0.072      ; 1.295      ;
; 1.028 ; clk_divider:clk_divisor_1|counter[19] ; clk_divider:clk_divisor_1|counter[20] ; FPGA_clk                          ; FPGA_clk    ; 0.000        ; 0.072      ; 1.295      ;
; 1.028 ; clk_divider:clk_divisor_1|counter[29] ; clk_divider:clk_divisor_1|counter[30] ; FPGA_clk                          ; FPGA_clk    ; 0.000        ; 0.072      ; 1.295      ;
; 1.029 ; clk_divider:clk_divisor_1|counter[4]  ; clk_divider:clk_divisor_1|counter[5]  ; FPGA_clk                          ; FPGA_clk    ; 0.000        ; 0.072      ; 1.296      ;
; 1.029 ; clk_divider:clk_divisor_1|counter[12] ; clk_divider:clk_divisor_1|counter[13] ; FPGA_clk                          ; FPGA_clk    ; 0.000        ; 0.072      ; 1.296      ;
; 1.029 ; clk_divider:clk_divisor_1|counter[10] ; clk_divider:clk_divisor_1|counter[11] ; FPGA_clk                          ; FPGA_clk    ; 0.000        ; 0.072      ; 1.296      ;
; 1.029 ; clk_divider:clk_divisor_1|counter[18] ; clk_divider:clk_divisor_1|counter[19] ; FPGA_clk                          ; FPGA_clk    ; 0.000        ; 0.072      ; 1.296      ;
; 1.029 ; clk_divider:clk_divisor_1|counter[20] ; clk_divider:clk_divisor_1|counter[21] ; FPGA_clk                          ; FPGA_clk    ; 0.000        ; 0.072      ; 1.296      ;
; 1.029 ; clk_divider:clk_divisor_1|counter[27] ; clk_divider:clk_divisor_1|counter[28] ; FPGA_clk                          ; FPGA_clk    ; 0.000        ; 0.072      ; 1.296      ;
; 1.030 ; clk_divider:clk_divisor_1|counter[28] ; clk_divider:clk_divisor_1|counter[29] ; FPGA_clk                          ; FPGA_clk    ; 0.000        ; 0.072      ; 1.297      ;
; 1.030 ; clk_divider:clk_divisor_1|counter[26] ; clk_divider:clk_divisor_1|counter[27] ; FPGA_clk                          ; FPGA_clk    ; 0.000        ; 0.072      ; 1.297      ;
; 1.030 ; clk_divider:clk_divisor_1|counter[8]  ; clk_divider:clk_divisor_1|counter[9]  ; FPGA_clk                          ; FPGA_clk    ; 0.000        ; 0.072      ; 1.297      ;
; 1.030 ; clk_divider:clk_divisor_1|counter[30] ; clk_divider:clk_divisor_1|counter[31] ; FPGA_clk                          ; FPGA_clk    ; 0.000        ; 0.072      ; 1.297      ;
; 1.031 ; clk_divider:clk_divisor_1|counter[24] ; clk_divider:clk_divisor_1|counter[25] ; FPGA_clk                          ; FPGA_clk    ; 0.000        ; 0.072      ; 1.298      ;
; 1.031 ; clk_divider:clk_divisor_1|counter[1]  ; clk_divider:clk_divisor_1|counter[2]  ; FPGA_clk                          ; FPGA_clk    ; 0.000        ; 0.072      ; 1.298      ;
; 1.031 ; clk_divider:clk_divisor_1|counter[17] ; clk_divider:clk_divisor_1|counter[18] ; FPGA_clk                          ; FPGA_clk    ; 0.000        ; 0.072      ; 1.298      ;
; 1.032 ; clk_divider:clk_divisor_1|counter[9]  ; clk_divider:clk_divisor_1|counter[10] ; FPGA_clk                          ; FPGA_clk    ; 0.000        ; 0.072      ; 1.299      ;
; 1.033 ; clk_divider:clk_divisor_1|counter[7]  ; clk_divider:clk_divisor_1|counter[8]  ; FPGA_clk                          ; FPGA_clk    ; 0.000        ; 0.072      ; 1.300      ;
; 1.033 ; clk_divider:clk_divisor_1|counter[25] ; clk_divider:clk_divisor_1|counter[26] ; FPGA_clk                          ; FPGA_clk    ; 0.000        ; 0.072      ; 1.300      ;
; 1.033 ; clk_divider:clk_divisor_1|counter[23] ; clk_divider:clk_divisor_1|counter[24] ; FPGA_clk                          ; FPGA_clk    ; 0.000        ; 0.072      ; 1.300      ;
; 1.042 ; clk_divider:clk_divisor_1|counter[6]  ; clk_divider:clk_divisor_1|counter[8]  ; FPGA_clk                          ; FPGA_clk    ; 0.000        ; 0.072      ; 1.309      ;
; 1.042 ; clk_divider:clk_divisor_1|counter[22] ; clk_divider:clk_divisor_1|counter[24] ; FPGA_clk                          ; FPGA_clk    ; 0.000        ; 0.072      ; 1.309      ;
; 1.043 ; clk_divider:clk_divisor_1|counter[14] ; clk_divider:clk_divisor_1|counter[16] ; FPGA_clk                          ; FPGA_clk    ; 0.000        ; 0.073      ; 1.311      ;
; 1.043 ; clk_divider:clk_divisor_1|counter[0]  ; clk_divider:clk_divisor_1|counter[2]  ; FPGA_clk                          ; FPGA_clk    ; 0.000        ; 0.072      ; 1.310      ;
; 1.044 ; clk_divider:clk_divisor_1|counter[2]  ; clk_divider:clk_divisor_1|counter[4]  ; FPGA_clk                          ; FPGA_clk    ; 0.000        ; 0.072      ; 1.311      ;
; 1.044 ; clk_divider:clk_divisor_1|counter[16] ; clk_divider:clk_divisor_1|counter[18] ; FPGA_clk                          ; FPGA_clk    ; 0.000        ; 0.072      ; 1.311      ;
; 1.045 ; clk_divider:clk_divisor_1|counter[4]  ; clk_divider:clk_divisor_1|counter[6]  ; FPGA_clk                          ; FPGA_clk    ; 0.000        ; 0.072      ; 1.312      ;
; 1.045 ; clk_divider:clk_divisor_1|counter[12] ; clk_divider:clk_divisor_1|counter[14] ; FPGA_clk                          ; FPGA_clk    ; 0.000        ; 0.072      ; 1.312      ;
; 1.045 ; clk_divider:clk_divisor_1|counter[10] ; clk_divider:clk_divisor_1|counter[12] ; FPGA_clk                          ; FPGA_clk    ; 0.000        ; 0.072      ; 1.312      ;
; 1.045 ; clk_divider:clk_divisor_1|counter[18] ; clk_divider:clk_divisor_1|counter[20] ; FPGA_clk                          ; FPGA_clk    ; 0.000        ; 0.072      ; 1.312      ;
; 1.046 ; clk_divider:clk_divisor_1|counter[20] ; clk_divider:clk_divisor_1|counter[22] ; FPGA_clk                          ; FPGA_clk    ; 0.000        ; 0.072      ; 1.313      ;
; 1.046 ; clk_divider:clk_divisor_1|counter[28] ; clk_divider:clk_divisor_1|counter[30] ; FPGA_clk                          ; FPGA_clk    ; 0.000        ; 0.072      ; 1.313      ;
; 1.046 ; clk_divider:clk_divisor_1|counter[26] ; clk_divider:clk_divisor_1|counter[28] ; FPGA_clk                          ; FPGA_clk    ; 0.000        ; 0.072      ; 1.313      ;
; 1.046 ; clk_divider:clk_divisor_1|counter[8]  ; clk_divider:clk_divisor_1|counter[10] ; FPGA_clk                          ; FPGA_clk    ; 0.000        ; 0.072      ; 1.313      ;
; 1.047 ; clk_divider:clk_divisor_1|counter[24] ; clk_divider:clk_divisor_1|counter[26] ; FPGA_clk                          ; FPGA_clk    ; 0.000        ; 0.072      ; 1.314      ;
; 1.111 ; clk_divider:clk_divisor_1|clk_div     ; clk_divider:clk_divisor_1|clk_div     ; clk_divider:clk_divisor_1|clk_div ; FPGA_clk    ; 0.000        ; 2.390      ; 3.966      ;
; 1.119 ; clk_divider:clk_divisor_1|counter[15] ; clk_divider:clk_divisor_1|counter[17] ; FPGA_clk                          ; FPGA_clk    ; 0.000        ; 0.073      ; 1.387      ;
; 1.120 ; clk_divider:clk_divisor_1|counter[13] ; clk_divider:clk_divisor_1|counter[15] ; FPGA_clk                          ; FPGA_clk    ; 0.000        ; 0.072      ; 1.387      ;
; 1.120 ; clk_divider:clk_divisor_1|counter[3]  ; clk_divider:clk_divisor_1|counter[5]  ; FPGA_clk                          ; FPGA_clk    ; 0.000        ; 0.072      ; 1.387      ;
; 1.121 ; clk_divider:clk_divisor_1|counter[11] ; clk_divider:clk_divisor_1|counter[13] ; FPGA_clk                          ; FPGA_clk    ; 0.000        ; 0.072      ; 1.388      ;
; 1.121 ; clk_divider:clk_divisor_1|counter[19] ; clk_divider:clk_divisor_1|counter[21] ; FPGA_clk                          ; FPGA_clk    ; 0.000        ; 0.072      ; 1.388      ;
; 1.121 ; clk_divider:clk_divisor_1|counter[5]  ; clk_divider:clk_divisor_1|counter[7]  ; FPGA_clk                          ; FPGA_clk    ; 0.000        ; 0.072      ; 1.388      ;
; 1.122 ; clk_divider:clk_divisor_1|counter[27] ; clk_divider:clk_divisor_1|counter[29] ; FPGA_clk                          ; FPGA_clk    ; 0.000        ; 0.072      ; 1.389      ;
; 1.122 ; clk_divider:clk_divisor_1|counter[29] ; clk_divider:clk_divisor_1|counter[31] ; FPGA_clk                          ; FPGA_clk    ; 0.000        ; 0.072      ; 1.389      ;
; 1.122 ; clk_divider:clk_divisor_1|counter[21] ; clk_divider:clk_divisor_1|counter[23] ; FPGA_clk                          ; FPGA_clk    ; 0.000        ; 0.072      ; 1.389      ;
; 1.125 ; clk_divider:clk_divisor_1|counter[1]  ; clk_divider:clk_divisor_1|counter[3]  ; FPGA_clk                          ; FPGA_clk    ; 0.000        ; 0.072      ; 1.392      ;
; 1.126 ; clk_divider:clk_divisor_1|counter[17] ; clk_divider:clk_divisor_1|counter[19] ; FPGA_clk                          ; FPGA_clk    ; 0.000        ; 0.072      ; 1.393      ;
; 1.127 ; clk_divider:clk_divisor_1|counter[9]  ; clk_divider:clk_divisor_1|counter[11] ; FPGA_clk                          ; FPGA_clk    ; 0.000        ; 0.072      ; 1.394      ;
; 1.127 ; clk_divider:clk_divisor_1|counter[7]  ; clk_divider:clk_divisor_1|counter[9]  ; FPGA_clk                          ; FPGA_clk    ; 0.000        ; 0.072      ; 1.394      ;
; 1.128 ; clk_divider:clk_divisor_1|counter[25] ; clk_divider:clk_divisor_1|counter[27] ; FPGA_clk                          ; FPGA_clk    ; 0.000        ; 0.072      ; 1.395      ;
; 1.129 ; clk_divider:clk_divisor_1|counter[23] ; clk_divider:clk_divisor_1|counter[25] ; FPGA_clk                          ; FPGA_clk    ; 0.000        ; 0.072      ; 1.396      ;
; 1.148 ; clk_divider:clk_divisor_1|counter[13] ; clk_divider:clk_divisor_1|counter[16] ; FPGA_clk                          ; FPGA_clk    ; 0.000        ; 0.073      ; 1.416      ;
; 1.148 ; clk_divider:clk_divisor_1|counter[15] ; clk_divider:clk_divisor_1|counter[18] ; FPGA_clk                          ; FPGA_clk    ; 0.000        ; 0.073      ; 1.416      ;
; 1.149 ; clk_divider:clk_divisor_1|counter[5]  ; clk_divider:clk_divisor_1|counter[8]  ; FPGA_clk                          ; FPGA_clk    ; 0.000        ; 0.072      ; 1.416      ;
; 1.149 ; clk_divider:clk_divisor_1|counter[3]  ; clk_divider:clk_divisor_1|counter[6]  ; FPGA_clk                          ; FPGA_clk    ; 0.000        ; 0.072      ; 1.416      ;
; 1.149 ; clk_divider:clk_divisor_1|counter[14] ; clk_divider:clk_divisor_1|counter[17] ; FPGA_clk                          ; FPGA_clk    ; 0.000        ; 0.073      ; 1.417      ;
; 1.149 ; clk_divider:clk_divisor_1|counter[0]  ; clk_divider:clk_divisor_1|counter[3]  ; FPGA_clk                          ; FPGA_clk    ; 0.000        ; 0.072      ; 1.416      ;
+-------+---------------------------------------+---------------------------------------+-----------------------------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                         ;
+-----------------------------------+--------+---------------+
; Clock                             ; Slack  ; End Point TNS ;
+-----------------------------------+--------+---------------+
; FPGA_clk                          ; -1.180 ; -25.578       ;
; clk_divider:clk_divisor_1|clk_div ; 0.412  ; 0.000         ;
+-----------------------------------+--------+---------------+


+-----------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                         ;
+-----------------------------------+-------+---------------+
; Clock                             ; Slack ; End Point TNS ;
+-----------------------------------+-------+---------------+
; clk_divider:clk_divisor_1|clk_div ; 0.187 ; 0.000         ;
; FPGA_clk                          ; 0.302 ; 0.000         ;
+-----------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary           ;
+-----------------------------------+--------+---------------+
; Clock                             ; Slack  ; End Point TNS ;
+-----------------------------------+--------+---------------+
; FPGA_clk                          ; -3.000 ; -38.129       ;
; clk_divider:clk_divisor_1|clk_div ; -1.000 ; -4.000        ;
+-----------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'FPGA_clk'                                                                                                                       ;
+--------+---------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.180 ; clk_divider:clk_divisor_1|counter[6]  ; clk_divider:clk_divisor_1|clk_div     ; FPGA_clk     ; FPGA_clk    ; 1.000        ; -0.037     ; 2.130      ;
; -1.175 ; clk_divider:clk_divisor_1|counter[19] ; clk_divider:clk_divisor_1|clk_div     ; FPGA_clk     ; FPGA_clk    ; 1.000        ; -0.037     ; 2.125      ;
; -1.154 ; clk_divider:clk_divisor_1|counter[17] ; clk_divider:clk_divisor_1|clk_div     ; FPGA_clk     ; FPGA_clk    ; 1.000        ; -0.037     ; 2.104      ;
; -1.142 ; clk_divider:clk_divisor_1|counter[15] ; clk_divider:clk_divisor_1|clk_div     ; FPGA_clk     ; FPGA_clk    ; 1.000        ; -0.037     ; 2.092      ;
; -1.137 ; clk_divider:clk_divisor_1|counter[7]  ; clk_divider:clk_divisor_1|clk_div     ; FPGA_clk     ; FPGA_clk    ; 1.000        ; -0.037     ; 2.087      ;
; -1.129 ; clk_divider:clk_divisor_1|counter[18] ; clk_divider:clk_divisor_1|clk_div     ; FPGA_clk     ; FPGA_clk    ; 1.000        ; -0.037     ; 2.079      ;
; -1.124 ; clk_divider:clk_divisor_1|counter[30] ; clk_divider:clk_divisor_1|clk_div     ; FPGA_clk     ; FPGA_clk    ; 1.000        ; -0.037     ; 2.074      ;
; -1.124 ; clk_divider:clk_divisor_1|counter[24] ; clk_divider:clk_divisor_1|clk_div     ; FPGA_clk     ; FPGA_clk    ; 1.000        ; -0.037     ; 2.074      ;
; -1.123 ; clk_divider:clk_divisor_1|counter[3]  ; clk_divider:clk_divisor_1|clk_div     ; FPGA_clk     ; FPGA_clk    ; 1.000        ; -0.037     ; 2.073      ;
; -1.114 ; clk_divider:clk_divisor_1|counter[25] ; clk_divider:clk_divisor_1|clk_div     ; FPGA_clk     ; FPGA_clk    ; 1.000        ; -0.037     ; 2.064      ;
; -1.109 ; clk_divider:clk_divisor_1|counter[8]  ; clk_divider:clk_divisor_1|clk_div     ; FPGA_clk     ; FPGA_clk    ; 1.000        ; -0.037     ; 2.059      ;
; -1.109 ; clk_divider:clk_divisor_1|counter[16] ; clk_divider:clk_divisor_1|clk_div     ; FPGA_clk     ; FPGA_clk    ; 1.000        ; -0.037     ; 2.059      ;
; -1.090 ; clk_divider:clk_divisor_1|counter[26] ; clk_divider:clk_divisor_1|clk_div     ; FPGA_clk     ; FPGA_clk    ; 1.000        ; -0.037     ; 2.040      ;
; -1.090 ; clk_divider:clk_divisor_1|counter[0]  ; clk_divider:clk_divisor_1|clk_div     ; FPGA_clk     ; FPGA_clk    ; 1.000        ; -0.037     ; 2.040      ;
; -1.070 ; clk_divider:clk_divisor_1|counter[20] ; clk_divider:clk_divisor_1|clk_div     ; FPGA_clk     ; FPGA_clk    ; 1.000        ; -0.037     ; 2.020      ;
; -1.065 ; clk_divider:clk_divisor_1|counter[21] ; clk_divider:clk_divisor_1|clk_div     ; FPGA_clk     ; FPGA_clk    ; 1.000        ; -0.037     ; 2.015      ;
; -1.056 ; clk_divider:clk_divisor_1|counter[22] ; clk_divider:clk_divisor_1|clk_div     ; FPGA_clk     ; FPGA_clk    ; 1.000        ; -0.037     ; 2.006      ;
; -1.050 ; clk_divider:clk_divisor_1|counter[4]  ; clk_divider:clk_divisor_1|clk_div     ; FPGA_clk     ; FPGA_clk    ; 1.000        ; -0.037     ; 2.000      ;
; -1.041 ; clk_divider:clk_divisor_1|counter[31] ; clk_divider:clk_divisor_1|clk_div     ; FPGA_clk     ; FPGA_clk    ; 1.000        ; -0.037     ; 1.991      ;
; -1.023 ; clk_divider:clk_divisor_1|counter[12] ; clk_divider:clk_divisor_1|clk_div     ; FPGA_clk     ; FPGA_clk    ; 1.000        ; -0.037     ; 1.973      ;
; -1.019 ; clk_divider:clk_divisor_1|counter[2]  ; clk_divider:clk_divisor_1|clk_div     ; FPGA_clk     ; FPGA_clk    ; 1.000        ; -0.037     ; 1.969      ;
; -1.017 ; clk_divider:clk_divisor_1|counter[29] ; clk_divider:clk_divisor_1|clk_div     ; FPGA_clk     ; FPGA_clk    ; 1.000        ; -0.037     ; 1.967      ;
; -1.014 ; clk_divider:clk_divisor_1|counter[13] ; clk_divider:clk_divisor_1|clk_div     ; FPGA_clk     ; FPGA_clk    ; 1.000        ; -0.037     ; 1.964      ;
; -1.011 ; clk_divider:clk_divisor_1|counter[14] ; clk_divider:clk_divisor_1|clk_div     ; FPGA_clk     ; FPGA_clk    ; 1.000        ; -0.037     ; 1.961      ;
; -1.005 ; clk_divider:clk_divisor_1|counter[27] ; clk_divider:clk_divisor_1|clk_div     ; FPGA_clk     ; FPGA_clk    ; 1.000        ; -0.037     ; 1.955      ;
; -0.992 ; clk_divider:clk_divisor_1|counter[28] ; clk_divider:clk_divisor_1|clk_div     ; FPGA_clk     ; FPGA_clk    ; 1.000        ; -0.037     ; 1.942      ;
; -0.970 ; clk_divider:clk_divisor_1|counter[1]  ; clk_divider:clk_divisor_1|clk_div     ; FPGA_clk     ; FPGA_clk    ; 1.000        ; -0.037     ; 1.920      ;
; -0.935 ; clk_divider:clk_divisor_1|counter[5]  ; clk_divider:clk_divisor_1|clk_div     ; FPGA_clk     ; FPGA_clk    ; 1.000        ; -0.037     ; 1.885      ;
; -0.910 ; clk_divider:clk_divisor_1|counter[23] ; clk_divider:clk_divisor_1|clk_div     ; FPGA_clk     ; FPGA_clk    ; 1.000        ; -0.037     ; 1.860      ;
; -0.895 ; clk_divider:clk_divisor_1|counter[9]  ; clk_divider:clk_divisor_1|clk_div     ; FPGA_clk     ; FPGA_clk    ; 1.000        ; -0.037     ; 1.845      ;
; -0.840 ; clk_divider:clk_divisor_1|counter[1]  ; clk_divider:clk_divisor_1|counter[31] ; FPGA_clk     ; FPGA_clk    ; 1.000        ; -0.037     ; 1.790      ;
; -0.836 ; clk_divider:clk_divisor_1|counter[1]  ; clk_divider:clk_divisor_1|counter[30] ; FPGA_clk     ; FPGA_clk    ; 1.000        ; -0.037     ; 1.786      ;
; -0.826 ; clk_divider:clk_divisor_1|counter[0]  ; clk_divider:clk_divisor_1|counter[31] ; FPGA_clk     ; FPGA_clk    ; 1.000        ; -0.037     ; 1.776      ;
; -0.823 ; clk_divider:clk_divisor_1|counter[19] ; clk_divider:clk_divisor_1|counter[23] ; FPGA_clk     ; FPGA_clk    ; 1.000        ; -0.037     ; 1.773      ;
; -0.823 ; clk_divider:clk_divisor_1|counter[19] ; clk_divider:clk_divisor_1|counter[16] ; FPGA_clk     ; FPGA_clk    ; 1.000        ; -0.037     ; 1.773      ;
; -0.823 ; clk_divider:clk_divisor_1|counter[19] ; clk_divider:clk_divisor_1|counter[17] ; FPGA_clk     ; FPGA_clk    ; 1.000        ; -0.037     ; 1.773      ;
; -0.823 ; clk_divider:clk_divisor_1|counter[19] ; clk_divider:clk_divisor_1|counter[18] ; FPGA_clk     ; FPGA_clk    ; 1.000        ; -0.037     ; 1.773      ;
; -0.823 ; clk_divider:clk_divisor_1|counter[19] ; clk_divider:clk_divisor_1|counter[19] ; FPGA_clk     ; FPGA_clk    ; 1.000        ; -0.037     ; 1.773      ;
; -0.823 ; clk_divider:clk_divisor_1|counter[19] ; clk_divider:clk_divisor_1|counter[20] ; FPGA_clk     ; FPGA_clk    ; 1.000        ; -0.037     ; 1.773      ;
; -0.823 ; clk_divider:clk_divisor_1|counter[19] ; clk_divider:clk_divisor_1|counter[21] ; FPGA_clk     ; FPGA_clk    ; 1.000        ; -0.037     ; 1.773      ;
; -0.823 ; clk_divider:clk_divisor_1|counter[19] ; clk_divider:clk_divisor_1|counter[22] ; FPGA_clk     ; FPGA_clk    ; 1.000        ; -0.037     ; 1.773      ;
; -0.823 ; clk_divider:clk_divisor_1|counter[19] ; clk_divider:clk_divisor_1|counter[26] ; FPGA_clk     ; FPGA_clk    ; 1.000        ; -0.037     ; 1.773      ;
; -0.823 ; clk_divider:clk_divisor_1|counter[19] ; clk_divider:clk_divisor_1|counter[24] ; FPGA_clk     ; FPGA_clk    ; 1.000        ; -0.037     ; 1.773      ;
; -0.823 ; clk_divider:clk_divisor_1|counter[19] ; clk_divider:clk_divisor_1|counter[25] ; FPGA_clk     ; FPGA_clk    ; 1.000        ; -0.037     ; 1.773      ;
; -0.823 ; clk_divider:clk_divisor_1|counter[19] ; clk_divider:clk_divisor_1|counter[27] ; FPGA_clk     ; FPGA_clk    ; 1.000        ; -0.037     ; 1.773      ;
; -0.823 ; clk_divider:clk_divisor_1|counter[19] ; clk_divider:clk_divisor_1|counter[28] ; FPGA_clk     ; FPGA_clk    ; 1.000        ; -0.037     ; 1.773      ;
; -0.823 ; clk_divider:clk_divisor_1|counter[19] ; clk_divider:clk_divisor_1|counter[31] ; FPGA_clk     ; FPGA_clk    ; 1.000        ; -0.037     ; 1.773      ;
; -0.823 ; clk_divider:clk_divisor_1|counter[19] ; clk_divider:clk_divisor_1|counter[29] ; FPGA_clk     ; FPGA_clk    ; 1.000        ; -0.037     ; 1.773      ;
; -0.823 ; clk_divider:clk_divisor_1|counter[19] ; clk_divider:clk_divisor_1|counter[30] ; FPGA_clk     ; FPGA_clk    ; 1.000        ; -0.037     ; 1.773      ;
; -0.820 ; clk_divider:clk_divisor_1|counter[6]  ; clk_divider:clk_divisor_1|counter[23] ; FPGA_clk     ; FPGA_clk    ; 1.000        ; -0.037     ; 1.770      ;
; -0.820 ; clk_divider:clk_divisor_1|counter[6]  ; clk_divider:clk_divisor_1|counter[16] ; FPGA_clk     ; FPGA_clk    ; 1.000        ; -0.037     ; 1.770      ;
; -0.820 ; clk_divider:clk_divisor_1|counter[6]  ; clk_divider:clk_divisor_1|counter[17] ; FPGA_clk     ; FPGA_clk    ; 1.000        ; -0.037     ; 1.770      ;
; -0.820 ; clk_divider:clk_divisor_1|counter[6]  ; clk_divider:clk_divisor_1|counter[18] ; FPGA_clk     ; FPGA_clk    ; 1.000        ; -0.037     ; 1.770      ;
; -0.820 ; clk_divider:clk_divisor_1|counter[6]  ; clk_divider:clk_divisor_1|counter[19] ; FPGA_clk     ; FPGA_clk    ; 1.000        ; -0.037     ; 1.770      ;
; -0.820 ; clk_divider:clk_divisor_1|counter[6]  ; clk_divider:clk_divisor_1|counter[20] ; FPGA_clk     ; FPGA_clk    ; 1.000        ; -0.037     ; 1.770      ;
; -0.820 ; clk_divider:clk_divisor_1|counter[6]  ; clk_divider:clk_divisor_1|counter[21] ; FPGA_clk     ; FPGA_clk    ; 1.000        ; -0.037     ; 1.770      ;
; -0.820 ; clk_divider:clk_divisor_1|counter[6]  ; clk_divider:clk_divisor_1|counter[22] ; FPGA_clk     ; FPGA_clk    ; 1.000        ; -0.037     ; 1.770      ;
; -0.820 ; clk_divider:clk_divisor_1|counter[6]  ; clk_divider:clk_divisor_1|counter[26] ; FPGA_clk     ; FPGA_clk    ; 1.000        ; -0.037     ; 1.770      ;
; -0.820 ; clk_divider:clk_divisor_1|counter[6]  ; clk_divider:clk_divisor_1|counter[24] ; FPGA_clk     ; FPGA_clk    ; 1.000        ; -0.037     ; 1.770      ;
; -0.820 ; clk_divider:clk_divisor_1|counter[6]  ; clk_divider:clk_divisor_1|counter[25] ; FPGA_clk     ; FPGA_clk    ; 1.000        ; -0.037     ; 1.770      ;
; -0.820 ; clk_divider:clk_divisor_1|counter[6]  ; clk_divider:clk_divisor_1|counter[27] ; FPGA_clk     ; FPGA_clk    ; 1.000        ; -0.037     ; 1.770      ;
; -0.820 ; clk_divider:clk_divisor_1|counter[6]  ; clk_divider:clk_divisor_1|counter[28] ; FPGA_clk     ; FPGA_clk    ; 1.000        ; -0.037     ; 1.770      ;
; -0.820 ; clk_divider:clk_divisor_1|counter[6]  ; clk_divider:clk_divisor_1|counter[31] ; FPGA_clk     ; FPGA_clk    ; 1.000        ; -0.037     ; 1.770      ;
; -0.820 ; clk_divider:clk_divisor_1|counter[6]  ; clk_divider:clk_divisor_1|counter[29] ; FPGA_clk     ; FPGA_clk    ; 1.000        ; -0.037     ; 1.770      ;
; -0.820 ; clk_divider:clk_divisor_1|counter[6]  ; clk_divider:clk_divisor_1|counter[30] ; FPGA_clk     ; FPGA_clk    ; 1.000        ; -0.037     ; 1.770      ;
; -0.808 ; clk_divider:clk_divisor_1|counter[11] ; clk_divider:clk_divisor_1|clk_div     ; FPGA_clk     ; FPGA_clk    ; 1.000        ; -0.037     ; 1.758      ;
; -0.802 ; clk_divider:clk_divisor_1|counter[17] ; clk_divider:clk_divisor_1|counter[23] ; FPGA_clk     ; FPGA_clk    ; 1.000        ; -0.037     ; 1.752      ;
; -0.802 ; clk_divider:clk_divisor_1|counter[17] ; clk_divider:clk_divisor_1|counter[16] ; FPGA_clk     ; FPGA_clk    ; 1.000        ; -0.037     ; 1.752      ;
; -0.802 ; clk_divider:clk_divisor_1|counter[17] ; clk_divider:clk_divisor_1|counter[17] ; FPGA_clk     ; FPGA_clk    ; 1.000        ; -0.037     ; 1.752      ;
; -0.802 ; clk_divider:clk_divisor_1|counter[17] ; clk_divider:clk_divisor_1|counter[18] ; FPGA_clk     ; FPGA_clk    ; 1.000        ; -0.037     ; 1.752      ;
; -0.802 ; clk_divider:clk_divisor_1|counter[17] ; clk_divider:clk_divisor_1|counter[19] ; FPGA_clk     ; FPGA_clk    ; 1.000        ; -0.037     ; 1.752      ;
; -0.802 ; clk_divider:clk_divisor_1|counter[17] ; clk_divider:clk_divisor_1|counter[20] ; FPGA_clk     ; FPGA_clk    ; 1.000        ; -0.037     ; 1.752      ;
; -0.802 ; clk_divider:clk_divisor_1|counter[17] ; clk_divider:clk_divisor_1|counter[21] ; FPGA_clk     ; FPGA_clk    ; 1.000        ; -0.037     ; 1.752      ;
; -0.802 ; clk_divider:clk_divisor_1|counter[17] ; clk_divider:clk_divisor_1|counter[22] ; FPGA_clk     ; FPGA_clk    ; 1.000        ; -0.037     ; 1.752      ;
; -0.802 ; clk_divider:clk_divisor_1|counter[17] ; clk_divider:clk_divisor_1|counter[26] ; FPGA_clk     ; FPGA_clk    ; 1.000        ; -0.037     ; 1.752      ;
; -0.802 ; clk_divider:clk_divisor_1|counter[17] ; clk_divider:clk_divisor_1|counter[24] ; FPGA_clk     ; FPGA_clk    ; 1.000        ; -0.037     ; 1.752      ;
; -0.802 ; clk_divider:clk_divisor_1|counter[17] ; clk_divider:clk_divisor_1|counter[25] ; FPGA_clk     ; FPGA_clk    ; 1.000        ; -0.037     ; 1.752      ;
; -0.802 ; clk_divider:clk_divisor_1|counter[17] ; clk_divider:clk_divisor_1|counter[27] ; FPGA_clk     ; FPGA_clk    ; 1.000        ; -0.037     ; 1.752      ;
; -0.802 ; clk_divider:clk_divisor_1|counter[17] ; clk_divider:clk_divisor_1|counter[28] ; FPGA_clk     ; FPGA_clk    ; 1.000        ; -0.037     ; 1.752      ;
; -0.802 ; clk_divider:clk_divisor_1|counter[17] ; clk_divider:clk_divisor_1|counter[31] ; FPGA_clk     ; FPGA_clk    ; 1.000        ; -0.037     ; 1.752      ;
; -0.802 ; clk_divider:clk_divisor_1|counter[17] ; clk_divider:clk_divisor_1|counter[29] ; FPGA_clk     ; FPGA_clk    ; 1.000        ; -0.037     ; 1.752      ;
; -0.802 ; clk_divider:clk_divisor_1|counter[17] ; clk_divider:clk_divisor_1|counter[30] ; FPGA_clk     ; FPGA_clk    ; 1.000        ; -0.037     ; 1.752      ;
; -0.799 ; clk_divider:clk_divisor_1|counter[10] ; clk_divider:clk_divisor_1|clk_div     ; FPGA_clk     ; FPGA_clk    ; 1.000        ; -0.037     ; 1.749      ;
; -0.790 ; clk_divider:clk_divisor_1|counter[15] ; clk_divider:clk_divisor_1|counter[23] ; FPGA_clk     ; FPGA_clk    ; 1.000        ; -0.037     ; 1.740      ;
; -0.790 ; clk_divider:clk_divisor_1|counter[15] ; clk_divider:clk_divisor_1|counter[16] ; FPGA_clk     ; FPGA_clk    ; 1.000        ; -0.037     ; 1.740      ;
; -0.790 ; clk_divider:clk_divisor_1|counter[15] ; clk_divider:clk_divisor_1|counter[17] ; FPGA_clk     ; FPGA_clk    ; 1.000        ; -0.037     ; 1.740      ;
; -0.790 ; clk_divider:clk_divisor_1|counter[15] ; clk_divider:clk_divisor_1|counter[18] ; FPGA_clk     ; FPGA_clk    ; 1.000        ; -0.037     ; 1.740      ;
; -0.790 ; clk_divider:clk_divisor_1|counter[15] ; clk_divider:clk_divisor_1|counter[19] ; FPGA_clk     ; FPGA_clk    ; 1.000        ; -0.037     ; 1.740      ;
; -0.790 ; clk_divider:clk_divisor_1|counter[15] ; clk_divider:clk_divisor_1|counter[20] ; FPGA_clk     ; FPGA_clk    ; 1.000        ; -0.037     ; 1.740      ;
; -0.790 ; clk_divider:clk_divisor_1|counter[15] ; clk_divider:clk_divisor_1|counter[21] ; FPGA_clk     ; FPGA_clk    ; 1.000        ; -0.037     ; 1.740      ;
; -0.790 ; clk_divider:clk_divisor_1|counter[15] ; clk_divider:clk_divisor_1|counter[22] ; FPGA_clk     ; FPGA_clk    ; 1.000        ; -0.037     ; 1.740      ;
; -0.790 ; clk_divider:clk_divisor_1|counter[15] ; clk_divider:clk_divisor_1|counter[26] ; FPGA_clk     ; FPGA_clk    ; 1.000        ; -0.037     ; 1.740      ;
; -0.790 ; clk_divider:clk_divisor_1|counter[15] ; clk_divider:clk_divisor_1|counter[24] ; FPGA_clk     ; FPGA_clk    ; 1.000        ; -0.037     ; 1.740      ;
; -0.790 ; clk_divider:clk_divisor_1|counter[15] ; clk_divider:clk_divisor_1|counter[25] ; FPGA_clk     ; FPGA_clk    ; 1.000        ; -0.037     ; 1.740      ;
; -0.790 ; clk_divider:clk_divisor_1|counter[15] ; clk_divider:clk_divisor_1|counter[27] ; FPGA_clk     ; FPGA_clk    ; 1.000        ; -0.037     ; 1.740      ;
; -0.790 ; clk_divider:clk_divisor_1|counter[15] ; clk_divider:clk_divisor_1|counter[28] ; FPGA_clk     ; FPGA_clk    ; 1.000        ; -0.037     ; 1.740      ;
; -0.790 ; clk_divider:clk_divisor_1|counter[15] ; clk_divider:clk_divisor_1|counter[31] ; FPGA_clk     ; FPGA_clk    ; 1.000        ; -0.037     ; 1.740      ;
; -0.790 ; clk_divider:clk_divisor_1|counter[15] ; clk_divider:clk_divisor_1|counter[29] ; FPGA_clk     ; FPGA_clk    ; 1.000        ; -0.037     ; 1.740      ;
; -0.790 ; clk_divider:clk_divisor_1|counter[15] ; clk_divider:clk_divisor_1|counter[30] ; FPGA_clk     ; FPGA_clk    ; 1.000        ; -0.037     ; 1.740      ;
; -0.789 ; clk_divider:clk_divisor_1|counter[30] ; clk_divider:clk_divisor_1|counter[23] ; FPGA_clk     ; FPGA_clk    ; 1.000        ; -0.037     ; 1.739      ;
+--------+---------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk_divider:clk_divisor_1|clk_div'                                                                                  ;
+-------+------------+------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node  ; To Node    ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------+------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; 0.412 ; counter[0] ; counter[3] ; clk_divider:clk_divisor_1|clk_div ; clk_divider:clk_divisor_1|clk_div ; 1.000        ; -0.036     ; 0.539      ;
; 0.412 ; counter[0] ; counter[2] ; clk_divider:clk_divisor_1|clk_div ; clk_divider:clk_divisor_1|clk_div ; 1.000        ; -0.036     ; 0.539      ;
; 0.421 ; counter[1] ; counter[3] ; clk_divider:clk_divisor_1|clk_div ; clk_divider:clk_divisor_1|clk_div ; 1.000        ; -0.036     ; 0.530      ;
; 0.550 ; counter[0] ; counter[1] ; clk_divider:clk_divisor_1|clk_div ; clk_divider:clk_divisor_1|clk_div ; 1.000        ; -0.036     ; 0.401      ;
; 0.559 ; counter[1] ; counter[2] ; clk_divider:clk_divisor_1|clk_div ; clk_divider:clk_divisor_1|clk_div ; 1.000        ; -0.036     ; 0.392      ;
; 0.567 ; counter[2] ; counter[3] ; clk_divider:clk_divisor_1|clk_div ; clk_divider:clk_divisor_1|clk_div ; 1.000        ; -0.036     ; 0.384      ;
; 0.592 ; counter[0] ; counter[0] ; clk_divider:clk_divisor_1|clk_div ; clk_divider:clk_divisor_1|clk_div ; 1.000        ; -0.036     ; 0.359      ;
; 0.592 ; counter[3] ; counter[3] ; clk_divider:clk_divisor_1|clk_div ; clk_divider:clk_divisor_1|clk_div ; 1.000        ; -0.036     ; 0.359      ;
; 0.592 ; counter[2] ; counter[2] ; clk_divider:clk_divisor_1|clk_div ; clk_divider:clk_divisor_1|clk_div ; 1.000        ; -0.036     ; 0.359      ;
; 0.592 ; counter[1] ; counter[1] ; clk_divider:clk_divisor_1|clk_div ; clk_divider:clk_divisor_1|clk_div ; 1.000        ; -0.036     ; 0.359      ;
+-------+------------+------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk_divider:clk_divisor_1|clk_div'                                                                                   ;
+-------+------------+------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node  ; To Node    ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------+------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; 0.187 ; counter[3] ; counter[3] ; clk_divider:clk_divisor_1|clk_div ; clk_divider:clk_divisor_1|clk_div ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; counter[2] ; counter[2] ; clk_divider:clk_divisor_1|clk_div ; clk_divider:clk_divisor_1|clk_div ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; counter[1] ; counter[1] ; clk_divider:clk_divisor_1|clk_div ; clk_divider:clk_divisor_1|clk_div ; 0.000        ; 0.036      ; 0.307      ;
; 0.194 ; counter[0] ; counter[0] ; clk_divider:clk_divisor_1|clk_div ; clk_divider:clk_divisor_1|clk_div ; 0.000        ; 0.036      ; 0.314      ;
; 0.205 ; counter[2] ; counter[3] ; clk_divider:clk_divisor_1|clk_div ; clk_divider:clk_divisor_1|clk_div ; 0.000        ; 0.036      ; 0.325      ;
; 0.210 ; counter[1] ; counter[2] ; clk_divider:clk_divisor_1|clk_div ; clk_divider:clk_divisor_1|clk_div ; 0.000        ; 0.036      ; 0.330      ;
; 0.215 ; counter[0] ; counter[1] ; clk_divider:clk_divisor_1|clk_div ; clk_divider:clk_divisor_1|clk_div ; 0.000        ; 0.036      ; 0.335      ;
; 0.311 ; counter[1] ; counter[3] ; clk_divider:clk_divisor_1|clk_div ; clk_divider:clk_divisor_1|clk_div ; 0.000        ; 0.036      ; 0.431      ;
; 0.317 ; counter[0] ; counter[3] ; clk_divider:clk_divisor_1|clk_div ; clk_divider:clk_divisor_1|clk_div ; 0.000        ; 0.036      ; 0.437      ;
; 0.317 ; counter[0] ; counter[2] ; clk_divider:clk_divisor_1|clk_div ; clk_divider:clk_divisor_1|clk_div ; 0.000        ; 0.036      ; 0.437      ;
+-------+------------+------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'FPGA_clk'                                                                                                                                            ;
+-------+---------------------------------------+---------------------------------------+-----------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                               ; Launch Clock                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+---------------------------------------+-----------------------------------+-------------+--------------+------------+------------+
; 0.302 ; clk_divider:clk_divisor_1|counter[15] ; clk_divider:clk_divisor_1|counter[15] ; FPGA_clk                          ; FPGA_clk    ; 0.000        ; 0.037      ; 0.423      ;
; 0.303 ; clk_divider:clk_divisor_1|counter[3]  ; clk_divider:clk_divisor_1|counter[3]  ; FPGA_clk                          ; FPGA_clk    ; 0.000        ; 0.037      ; 0.424      ;
; 0.303 ; clk_divider:clk_divisor_1|counter[5]  ; clk_divider:clk_divisor_1|counter[5]  ; FPGA_clk                          ; FPGA_clk    ; 0.000        ; 0.037      ; 0.424      ;
; 0.303 ; clk_divider:clk_divisor_1|counter[13] ; clk_divider:clk_divisor_1|counter[13] ; FPGA_clk                          ; FPGA_clk    ; 0.000        ; 0.037      ; 0.424      ;
; 0.303 ; clk_divider:clk_divisor_1|counter[31] ; clk_divider:clk_divisor_1|counter[31] ; FPGA_clk                          ; FPGA_clk    ; 0.000        ; 0.037      ; 0.424      ;
; 0.304 ; clk_divider:clk_divisor_1|counter[6]  ; clk_divider:clk_divisor_1|counter[6]  ; FPGA_clk                          ; FPGA_clk    ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; clk_divider:clk_divisor_1|counter[1]  ; clk_divider:clk_divisor_1|counter[1]  ; FPGA_clk                          ; FPGA_clk    ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; clk_divider:clk_divisor_1|counter[7]  ; clk_divider:clk_divisor_1|counter[7]  ; FPGA_clk                          ; FPGA_clk    ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; clk_divider:clk_divisor_1|counter[11] ; clk_divider:clk_divisor_1|counter[11] ; FPGA_clk                          ; FPGA_clk    ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; clk_divider:clk_divisor_1|counter[17] ; clk_divider:clk_divisor_1|counter[17] ; FPGA_clk                          ; FPGA_clk    ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; clk_divider:clk_divisor_1|counter[19] ; clk_divider:clk_divisor_1|counter[19] ; FPGA_clk                          ; FPGA_clk    ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; clk_divider:clk_divisor_1|counter[21] ; clk_divider:clk_divisor_1|counter[21] ; FPGA_clk                          ; FPGA_clk    ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; clk_divider:clk_divisor_1|counter[27] ; clk_divider:clk_divisor_1|counter[27] ; FPGA_clk                          ; FPGA_clk    ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; clk_divider:clk_divisor_1|counter[29] ; clk_divider:clk_divisor_1|counter[29] ; FPGA_clk                          ; FPGA_clk    ; 0.000        ; 0.037      ; 0.425      ;
; 0.305 ; clk_divider:clk_divisor_1|counter[23] ; clk_divider:clk_divisor_1|counter[23] ; FPGA_clk                          ; FPGA_clk    ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; clk_divider:clk_divisor_1|counter[2]  ; clk_divider:clk_divisor_1|counter[2]  ; FPGA_clk                          ; FPGA_clk    ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; clk_divider:clk_divisor_1|counter[8]  ; clk_divider:clk_divisor_1|counter[8]  ; FPGA_clk                          ; FPGA_clk    ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; clk_divider:clk_divisor_1|counter[9]  ; clk_divider:clk_divisor_1|counter[9]  ; FPGA_clk                          ; FPGA_clk    ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; clk_divider:clk_divisor_1|counter[14] ; clk_divider:clk_divisor_1|counter[14] ; FPGA_clk                          ; FPGA_clk    ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; clk_divider:clk_divisor_1|counter[16] ; clk_divider:clk_divisor_1|counter[16] ; FPGA_clk                          ; FPGA_clk    ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; clk_divider:clk_divisor_1|counter[22] ; clk_divider:clk_divisor_1|counter[22] ; FPGA_clk                          ; FPGA_clk    ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; clk_divider:clk_divisor_1|counter[25] ; clk_divider:clk_divisor_1|counter[25] ; FPGA_clk                          ; FPGA_clk    ; 0.000        ; 0.037      ; 0.426      ;
; 0.306 ; clk_divider:clk_divisor_1|counter[4]  ; clk_divider:clk_divisor_1|counter[4]  ; FPGA_clk                          ; FPGA_clk    ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; clk_divider:clk_divisor_1|counter[10] ; clk_divider:clk_divisor_1|counter[10] ; FPGA_clk                          ; FPGA_clk    ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; clk_divider:clk_divisor_1|counter[12] ; clk_divider:clk_divisor_1|counter[12] ; FPGA_clk                          ; FPGA_clk    ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; clk_divider:clk_divisor_1|counter[18] ; clk_divider:clk_divisor_1|counter[18] ; FPGA_clk                          ; FPGA_clk    ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; clk_divider:clk_divisor_1|counter[20] ; clk_divider:clk_divisor_1|counter[20] ; FPGA_clk                          ; FPGA_clk    ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; clk_divider:clk_divisor_1|counter[24] ; clk_divider:clk_divisor_1|counter[24] ; FPGA_clk                          ; FPGA_clk    ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; clk_divider:clk_divisor_1|counter[30] ; clk_divider:clk_divisor_1|counter[30] ; FPGA_clk                          ; FPGA_clk    ; 0.000        ; 0.037      ; 0.427      ;
; 0.307 ; clk_divider:clk_divisor_1|counter[26] ; clk_divider:clk_divisor_1|counter[26] ; FPGA_clk                          ; FPGA_clk    ; 0.000        ; 0.037      ; 0.428      ;
; 0.307 ; clk_divider:clk_divisor_1|counter[28] ; clk_divider:clk_divisor_1|counter[28] ; FPGA_clk                          ; FPGA_clk    ; 0.000        ; 0.037      ; 0.428      ;
; 0.315 ; clk_divider:clk_divisor_1|counter[0]  ; clk_divider:clk_divisor_1|counter[0]  ; FPGA_clk                          ; FPGA_clk    ; 0.000        ; 0.037      ; 0.436      ;
; 0.331 ; clk_divider:clk_divisor_1|clk_div     ; clk_divider:clk_divisor_1|clk_div     ; clk_divider:clk_divisor_1|clk_div ; FPGA_clk    ; 0.000        ; 1.180      ; 1.730      ;
; 0.451 ; clk_divider:clk_divisor_1|counter[15] ; clk_divider:clk_divisor_1|counter[16] ; FPGA_clk                          ; FPGA_clk    ; 0.000        ; 0.037      ; 0.572      ;
; 0.452 ; clk_divider:clk_divisor_1|counter[5]  ; clk_divider:clk_divisor_1|counter[6]  ; FPGA_clk                          ; FPGA_clk    ; 0.000        ; 0.037      ; 0.573      ;
; 0.452 ; clk_divider:clk_divisor_1|counter[13] ; clk_divider:clk_divisor_1|counter[14] ; FPGA_clk                          ; FPGA_clk    ; 0.000        ; 0.037      ; 0.573      ;
; 0.452 ; clk_divider:clk_divisor_1|counter[3]  ; clk_divider:clk_divisor_1|counter[4]  ; FPGA_clk                          ; FPGA_clk    ; 0.000        ; 0.037      ; 0.573      ;
; 0.453 ; clk_divider:clk_divisor_1|counter[1]  ; clk_divider:clk_divisor_1|counter[2]  ; FPGA_clk                          ; FPGA_clk    ; 0.000        ; 0.037      ; 0.574      ;
; 0.453 ; clk_divider:clk_divisor_1|counter[7]  ; clk_divider:clk_divisor_1|counter[8]  ; FPGA_clk                          ; FPGA_clk    ; 0.000        ; 0.037      ; 0.574      ;
; 0.453 ; clk_divider:clk_divisor_1|counter[21] ; clk_divider:clk_divisor_1|counter[22] ; FPGA_clk                          ; FPGA_clk    ; 0.000        ; 0.037      ; 0.574      ;
; 0.453 ; clk_divider:clk_divisor_1|counter[11] ; clk_divider:clk_divisor_1|counter[12] ; FPGA_clk                          ; FPGA_clk    ; 0.000        ; 0.037      ; 0.574      ;
; 0.453 ; clk_divider:clk_divisor_1|counter[17] ; clk_divider:clk_divisor_1|counter[18] ; FPGA_clk                          ; FPGA_clk    ; 0.000        ; 0.037      ; 0.574      ;
; 0.453 ; clk_divider:clk_divisor_1|counter[19] ; clk_divider:clk_divisor_1|counter[20] ; FPGA_clk                          ; FPGA_clk    ; 0.000        ; 0.037      ; 0.574      ;
; 0.453 ; clk_divider:clk_divisor_1|counter[29] ; clk_divider:clk_divisor_1|counter[30] ; FPGA_clk                          ; FPGA_clk    ; 0.000        ; 0.037      ; 0.574      ;
; 0.453 ; clk_divider:clk_divisor_1|counter[27] ; clk_divider:clk_divisor_1|counter[28] ; FPGA_clk                          ; FPGA_clk    ; 0.000        ; 0.037      ; 0.574      ;
; 0.454 ; clk_divider:clk_divisor_1|counter[9]  ; clk_divider:clk_divisor_1|counter[10] ; FPGA_clk                          ; FPGA_clk    ; 0.000        ; 0.037      ; 0.575      ;
; 0.454 ; clk_divider:clk_divisor_1|counter[23] ; clk_divider:clk_divisor_1|counter[24] ; FPGA_clk                          ; FPGA_clk    ; 0.000        ; 0.037      ; 0.575      ;
; 0.454 ; clk_divider:clk_divisor_1|counter[25] ; clk_divider:clk_divisor_1|counter[26] ; FPGA_clk                          ; FPGA_clk    ; 0.000        ; 0.037      ; 0.575      ;
; 0.462 ; clk_divider:clk_divisor_1|counter[0]  ; clk_divider:clk_divisor_1|counter[1]  ; FPGA_clk                          ; FPGA_clk    ; 0.000        ; 0.037      ; 0.583      ;
; 0.462 ; clk_divider:clk_divisor_1|counter[6]  ; clk_divider:clk_divisor_1|counter[7]  ; FPGA_clk                          ; FPGA_clk    ; 0.000        ; 0.037      ; 0.583      ;
; 0.463 ; clk_divider:clk_divisor_1|counter[14] ; clk_divider:clk_divisor_1|counter[15] ; FPGA_clk                          ; FPGA_clk    ; 0.000        ; 0.037      ; 0.584      ;
; 0.463 ; clk_divider:clk_divisor_1|counter[2]  ; clk_divider:clk_divisor_1|counter[3]  ; FPGA_clk                          ; FPGA_clk    ; 0.000        ; 0.037      ; 0.584      ;
; 0.463 ; clk_divider:clk_divisor_1|counter[16] ; clk_divider:clk_divisor_1|counter[17] ; FPGA_clk                          ; FPGA_clk    ; 0.000        ; 0.037      ; 0.584      ;
; 0.463 ; clk_divider:clk_divisor_1|counter[22] ; clk_divider:clk_divisor_1|counter[23] ; FPGA_clk                          ; FPGA_clk    ; 0.000        ; 0.037      ; 0.584      ;
; 0.463 ; clk_divider:clk_divisor_1|counter[8]  ; clk_divider:clk_divisor_1|counter[9]  ; FPGA_clk                          ; FPGA_clk    ; 0.000        ; 0.037      ; 0.584      ;
; 0.464 ; clk_divider:clk_divisor_1|counter[4]  ; clk_divider:clk_divisor_1|counter[5]  ; FPGA_clk                          ; FPGA_clk    ; 0.000        ; 0.037      ; 0.585      ;
; 0.464 ; clk_divider:clk_divisor_1|counter[12] ; clk_divider:clk_divisor_1|counter[13] ; FPGA_clk                          ; FPGA_clk    ; 0.000        ; 0.037      ; 0.585      ;
; 0.464 ; clk_divider:clk_divisor_1|counter[30] ; clk_divider:clk_divisor_1|counter[31] ; FPGA_clk                          ; FPGA_clk    ; 0.000        ; 0.037      ; 0.585      ;
; 0.464 ; clk_divider:clk_divisor_1|counter[10] ; clk_divider:clk_divisor_1|counter[11] ; FPGA_clk                          ; FPGA_clk    ; 0.000        ; 0.037      ; 0.585      ;
; 0.464 ; clk_divider:clk_divisor_1|counter[18] ; clk_divider:clk_divisor_1|counter[19] ; FPGA_clk                          ; FPGA_clk    ; 0.000        ; 0.037      ; 0.585      ;
; 0.464 ; clk_divider:clk_divisor_1|counter[20] ; clk_divider:clk_divisor_1|counter[21] ; FPGA_clk                          ; FPGA_clk    ; 0.000        ; 0.037      ; 0.585      ;
; 0.464 ; clk_divider:clk_divisor_1|counter[24] ; clk_divider:clk_divisor_1|counter[25] ; FPGA_clk                          ; FPGA_clk    ; 0.000        ; 0.037      ; 0.585      ;
; 0.465 ; clk_divider:clk_divisor_1|counter[26] ; clk_divider:clk_divisor_1|counter[27] ; FPGA_clk                          ; FPGA_clk    ; 0.000        ; 0.037      ; 0.586      ;
; 0.465 ; clk_divider:clk_divisor_1|counter[28] ; clk_divider:clk_divisor_1|counter[29] ; FPGA_clk                          ; FPGA_clk    ; 0.000        ; 0.037      ; 0.586      ;
; 0.465 ; clk_divider:clk_divisor_1|counter[0]  ; clk_divider:clk_divisor_1|counter[2]  ; FPGA_clk                          ; FPGA_clk    ; 0.000        ; 0.037      ; 0.586      ;
; 0.465 ; clk_divider:clk_divisor_1|counter[6]  ; clk_divider:clk_divisor_1|counter[8]  ; FPGA_clk                          ; FPGA_clk    ; 0.000        ; 0.037      ; 0.586      ;
; 0.466 ; clk_divider:clk_divisor_1|counter[14] ; clk_divider:clk_divisor_1|counter[16] ; FPGA_clk                          ; FPGA_clk    ; 0.000        ; 0.037      ; 0.587      ;
; 0.466 ; clk_divider:clk_divisor_1|counter[2]  ; clk_divider:clk_divisor_1|counter[4]  ; FPGA_clk                          ; FPGA_clk    ; 0.000        ; 0.037      ; 0.587      ;
; 0.466 ; clk_divider:clk_divisor_1|counter[16] ; clk_divider:clk_divisor_1|counter[18] ; FPGA_clk                          ; FPGA_clk    ; 0.000        ; 0.037      ; 0.587      ;
; 0.466 ; clk_divider:clk_divisor_1|counter[8]  ; clk_divider:clk_divisor_1|counter[10] ; FPGA_clk                          ; FPGA_clk    ; 0.000        ; 0.037      ; 0.587      ;
; 0.466 ; clk_divider:clk_divisor_1|counter[22] ; clk_divider:clk_divisor_1|counter[24] ; FPGA_clk                          ; FPGA_clk    ; 0.000        ; 0.037      ; 0.587      ;
; 0.467 ; clk_divider:clk_divisor_1|counter[4]  ; clk_divider:clk_divisor_1|counter[6]  ; FPGA_clk                          ; FPGA_clk    ; 0.000        ; 0.037      ; 0.588      ;
; 0.467 ; clk_divider:clk_divisor_1|counter[12] ; clk_divider:clk_divisor_1|counter[14] ; FPGA_clk                          ; FPGA_clk    ; 0.000        ; 0.037      ; 0.588      ;
; 0.467 ; clk_divider:clk_divisor_1|counter[20] ; clk_divider:clk_divisor_1|counter[22] ; FPGA_clk                          ; FPGA_clk    ; 0.000        ; 0.037      ; 0.588      ;
; 0.467 ; clk_divider:clk_divisor_1|counter[10] ; clk_divider:clk_divisor_1|counter[12] ; FPGA_clk                          ; FPGA_clk    ; 0.000        ; 0.037      ; 0.588      ;
; 0.467 ; clk_divider:clk_divisor_1|counter[18] ; clk_divider:clk_divisor_1|counter[20] ; FPGA_clk                          ; FPGA_clk    ; 0.000        ; 0.037      ; 0.588      ;
; 0.467 ; clk_divider:clk_divisor_1|counter[24] ; clk_divider:clk_divisor_1|counter[26] ; FPGA_clk                          ; FPGA_clk    ; 0.000        ; 0.037      ; 0.588      ;
; 0.468 ; clk_divider:clk_divisor_1|counter[28] ; clk_divider:clk_divisor_1|counter[30] ; FPGA_clk                          ; FPGA_clk    ; 0.000        ; 0.037      ; 0.589      ;
; 0.468 ; clk_divider:clk_divisor_1|counter[26] ; clk_divider:clk_divisor_1|counter[28] ; FPGA_clk                          ; FPGA_clk    ; 0.000        ; 0.037      ; 0.589      ;
; 0.514 ; clk_divider:clk_divisor_1|counter[15] ; clk_divider:clk_divisor_1|counter[17] ; FPGA_clk                          ; FPGA_clk    ; 0.000        ; 0.037      ; 0.635      ;
; 0.515 ; clk_divider:clk_divisor_1|counter[5]  ; clk_divider:clk_divisor_1|counter[7]  ; FPGA_clk                          ; FPGA_clk    ; 0.000        ; 0.037      ; 0.636      ;
; 0.515 ; clk_divider:clk_divisor_1|counter[13] ; clk_divider:clk_divisor_1|counter[15] ; FPGA_clk                          ; FPGA_clk    ; 0.000        ; 0.037      ; 0.636      ;
; 0.515 ; clk_divider:clk_divisor_1|counter[3]  ; clk_divider:clk_divisor_1|counter[5]  ; FPGA_clk                          ; FPGA_clk    ; 0.000        ; 0.037      ; 0.636      ;
; 0.516 ; clk_divider:clk_divisor_1|counter[1]  ; clk_divider:clk_divisor_1|counter[3]  ; FPGA_clk                          ; FPGA_clk    ; 0.000        ; 0.037      ; 0.637      ;
; 0.516 ; clk_divider:clk_divisor_1|counter[21] ; clk_divider:clk_divisor_1|counter[23] ; FPGA_clk                          ; FPGA_clk    ; 0.000        ; 0.037      ; 0.637      ;
; 0.516 ; clk_divider:clk_divisor_1|counter[7]  ; clk_divider:clk_divisor_1|counter[9]  ; FPGA_clk                          ; FPGA_clk    ; 0.000        ; 0.037      ; 0.637      ;
; 0.516 ; clk_divider:clk_divisor_1|counter[11] ; clk_divider:clk_divisor_1|counter[13] ; FPGA_clk                          ; FPGA_clk    ; 0.000        ; 0.037      ; 0.637      ;
; 0.516 ; clk_divider:clk_divisor_1|counter[29] ; clk_divider:clk_divisor_1|counter[31] ; FPGA_clk                          ; FPGA_clk    ; 0.000        ; 0.037      ; 0.637      ;
; 0.516 ; clk_divider:clk_divisor_1|counter[17] ; clk_divider:clk_divisor_1|counter[19] ; FPGA_clk                          ; FPGA_clk    ; 0.000        ; 0.037      ; 0.637      ;
; 0.516 ; clk_divider:clk_divisor_1|counter[19] ; clk_divider:clk_divisor_1|counter[21] ; FPGA_clk                          ; FPGA_clk    ; 0.000        ; 0.037      ; 0.637      ;
; 0.516 ; clk_divider:clk_divisor_1|counter[27] ; clk_divider:clk_divisor_1|counter[29] ; FPGA_clk                          ; FPGA_clk    ; 0.000        ; 0.037      ; 0.637      ;
; 0.517 ; clk_divider:clk_divisor_1|counter[9]  ; clk_divider:clk_divisor_1|counter[11] ; FPGA_clk                          ; FPGA_clk    ; 0.000        ; 0.037      ; 0.638      ;
; 0.517 ; clk_divider:clk_divisor_1|counter[23] ; clk_divider:clk_divisor_1|counter[25] ; FPGA_clk                          ; FPGA_clk    ; 0.000        ; 0.037      ; 0.638      ;
; 0.517 ; clk_divider:clk_divisor_1|counter[25] ; clk_divider:clk_divisor_1|counter[27] ; FPGA_clk                          ; FPGA_clk    ; 0.000        ; 0.037      ; 0.638      ;
; 0.517 ; clk_divider:clk_divisor_1|counter[15] ; clk_divider:clk_divisor_1|counter[18] ; FPGA_clk                          ; FPGA_clk    ; 0.000        ; 0.037      ; 0.638      ;
; 0.518 ; clk_divider:clk_divisor_1|counter[5]  ; clk_divider:clk_divisor_1|counter[8]  ; FPGA_clk                          ; FPGA_clk    ; 0.000        ; 0.037      ; 0.639      ;
; 0.518 ; clk_divider:clk_divisor_1|counter[13] ; clk_divider:clk_divisor_1|counter[16] ; FPGA_clk                          ; FPGA_clk    ; 0.000        ; 0.037      ; 0.639      ;
; 0.518 ; clk_divider:clk_divisor_1|counter[3]  ; clk_divider:clk_divisor_1|counter[6]  ; FPGA_clk                          ; FPGA_clk    ; 0.000        ; 0.037      ; 0.639      ;
; 0.519 ; clk_divider:clk_divisor_1|counter[1]  ; clk_divider:clk_divisor_1|counter[4]  ; FPGA_clk                          ; FPGA_clk    ; 0.000        ; 0.037      ; 0.640      ;
; 0.519 ; clk_divider:clk_divisor_1|counter[7]  ; clk_divider:clk_divisor_1|counter[10] ; FPGA_clk                          ; FPGA_clk    ; 0.000        ; 0.037      ; 0.640      ;
+-------+---------------------------------------+---------------------------------------+-----------------------------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                              ;
+------------------------------------+----------+-------+----------+---------+---------------------+
; Clock                              ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack                   ; -4.061   ; 0.187 ; N/A      ; N/A     ; -3.000              ;
;  FPGA_clk                          ; -4.061   ; 0.302 ; N/A      ; N/A     ; -3.000              ;
;  clk_divider:clk_divisor_1|clk_div ; -0.339   ; 0.187 ; N/A      ; N/A     ; -1.487              ;
; Design-wide TNS                    ; -110.356 ; 0.0   ; 0.0      ; 0.0     ; -58.019             ;
;  FPGA_clk                          ; -109.645 ; 0.000 ; N/A      ; N/A     ; -52.071             ;
;  clk_divider:clk_divisor_1|clk_div ; -0.711   ; 0.000 ; N/A      ; N/A     ; -5.948              ;
+------------------------------------+----------+-------+----------+---------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin            ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; LED_7Seg[0]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED_7Seg[1]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED_7Seg[2]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED_7Seg[3]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED_7Seg[4]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED_7Seg[5]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED_7Seg[6]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED_7Seg[7]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EN_LED_7Seg[0] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EN_LED_7Seg[1] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EN_LED_7Seg[2] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EN_LED_7Seg[3] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; rst                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FPGA_clk                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED_7Seg[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; LED_7Seg[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; LED_7Seg[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; LED_7Seg[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; LED_7Seg[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; LED_7Seg[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; LED_7Seg[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; LED_7Seg[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; EN_LED_7Seg[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; EN_LED_7Seg[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; EN_LED_7Seg[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.33 V              ; -0.00425 V          ; 0.168 V                              ; 0.058 V                              ; 3.12e-09 s                  ; 2.87e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.33 V             ; -0.00425 V         ; 0.168 V                             ; 0.058 V                             ; 3.12e-09 s                 ; 2.87e-09 s                 ; Yes                       ; Yes                       ;
; EN_LED_7Seg[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.37 V              ; -0.0346 V           ; 0.198 V                              ; 0.094 V                              ; 3.14e-10 s                  ; 2.92e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.37 V             ; -0.0346 V          ; 0.198 V                             ; 0.094 V                             ; 3.14e-10 s                 ; 2.92e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.57e-09 V                   ; 2.37 V              ; -0.00683 V          ; 0.171 V                              ; 0.018 V                              ; 4.97e-10 s                  ; 6.66e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.57e-09 V                  ; 2.37 V             ; -0.00683 V         ; 0.171 V                             ; 0.018 V                             ; 4.97e-10 s                 ; 6.66e-10 s                 ; Yes                       ; Yes                       ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED_7Seg[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; LED_7Seg[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; LED_7Seg[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; LED_7Seg[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; LED_7Seg[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; LED_7Seg[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; LED_7Seg[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; LED_7Seg[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; EN_LED_7Seg[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; EN_LED_7Seg[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; EN_LED_7Seg[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.33 V              ; -0.00229 V          ; 0.111 V                              ; 0.057 V                              ; 3.78e-09 s                  ; 3.5e-09 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.33 V             ; -0.00229 V         ; 0.111 V                             ; 0.057 V                             ; 3.78e-09 s                 ; 3.5e-09 s                  ; Yes                       ; Yes                       ;
; EN_LED_7Seg[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.55e-07 V                   ; 2.35 V              ; -0.00221 V          ; 0.097 V                              ; 0.005 V                              ; 4.49e-10 s                  ; 3.85e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.55e-07 V                  ; 2.35 V             ; -0.00221 V         ; 0.097 V                             ; 0.005 V                             ; 4.49e-10 s                 ; 3.85e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.54e-07 V                   ; 2.34 V              ; -0.00774 V          ; 0.109 V                              ; 0.026 V                              ; 6.58e-10 s                  ; 8.24e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.54e-07 V                  ; 2.34 V             ; -0.00774 V         ; 0.109 V                             ; 0.026 V                             ; 6.58e-10 s                 ; 8.24e-10 s                 ; Yes                       ; Yes                       ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED_7Seg[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LED_7Seg[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LED_7Seg[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LED_7Seg[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LED_7Seg[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LED_7Seg[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LED_7Seg[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LED_7Seg[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; EN_LED_7Seg[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; EN_LED_7Seg[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; EN_LED_7Seg[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; EN_LED_7Seg[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                   ;
+-----------------------------------+-----------------------------------+----------+----------+----------+----------+
; From Clock                        ; To Clock                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------+-----------------------------------+----------+----------+----------+----------+
; clk_divider:clk_divisor_1|clk_div ; clk_divider:clk_divisor_1|clk_div ; 10       ; 0        ; 0        ; 0        ;
; clk_divider:clk_divisor_1|clk_div ; FPGA_clk                          ; 1        ; 1        ; 0        ; 0        ;
; FPGA_clk                          ; FPGA_clk                          ; 1584     ; 0        ; 0        ; 0        ;
+-----------------------------------+-----------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                    ;
+-----------------------------------+-----------------------------------+----------+----------+----------+----------+
; From Clock                        ; To Clock                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------+-----------------------------------+----------+----------+----------+----------+
; clk_divider:clk_divisor_1|clk_div ; clk_divider:clk_divisor_1|clk_div ; 10       ; 0        ; 0        ; 0        ;
; clk_divider:clk_divisor_1|clk_div ; FPGA_clk                          ; 1        ; 1        ; 0        ; 0        ;
; FPGA_clk                          ; FPGA_clk                          ; 1584     ; 0        ; 0        ; 0        ;
+-----------------------------------+-----------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 1     ; 1    ;
; Unconstrained Input Port Paths  ; 37    ; 37   ;
; Unconstrained Output Ports      ; 7     ; 7    ;
; Unconstrained Output Port Paths ; 28    ; 28   ;
+---------------------------------+-------+------+


+--------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                       ;
+-----------------------------------+-----------------------------------+------+-------------+
; Target                            ; Clock                             ; Type ; Status      ;
+-----------------------------------+-----------------------------------+------+-------------+
; FPGA_clk                          ; FPGA_clk                          ; Base ; Constrained ;
; clk_divider:clk_divisor_1|clk_div ; clk_divider:clk_divisor_1|clk_div ; Base ; Constrained ;
+-----------------------------------+-----------------------------------+------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; rst        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; LED_7Seg[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED_7Seg[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED_7Seg[2] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED_7Seg[3] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED_7Seg[4] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED_7Seg[5] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED_7Seg[6] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; rst        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; LED_7Seg[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED_7Seg[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED_7Seg[2] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED_7Seg[3] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED_7Seg[4] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED_7Seg[5] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED_7Seg[6] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition
    Info: Processing started: Sat Jul  6 13:48:55 2024
Info: Command: quartus_sta LED_Clock -c LED_Clock
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'LED_Clock.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name FPGA_clk FPGA_clk
    Info (332105): create_clock -period 1.000 -name clk_divider:clk_divisor_1|clk_div clk_divider:clk_divisor_1|clk_div
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -4.061
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.061            -109.645 FPGA_clk 
    Info (332119):    -0.339              -0.711 clk_divider:clk_divisor_1|clk_div 
Info (332146): Worst-case hold slack is 0.453
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.453               0.000 clk_divider:clk_divisor_1|clk_div 
    Info (332119):     0.761               0.000 FPGA_clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -52.071 FPGA_clk 
    Info (332119):    -1.487              -5.948 clk_divider:clk_divisor_1|clk_div 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -3.758
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.758            -100.766 FPGA_clk 
    Info (332119):    -0.207              -0.413 clk_divider:clk_divisor_1|clk_div 
Info (332146): Worst-case hold slack is 0.401
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.401               0.000 clk_divider:clk_divisor_1|clk_div 
    Info (332119):     0.705               0.000 FPGA_clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -52.071 FPGA_clk 
    Info (332119):    -1.487              -5.948 clk_divider:clk_divisor_1|clk_div 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -1.180
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.180             -25.578 FPGA_clk 
    Info (332119):     0.412               0.000 clk_divider:clk_divisor_1|clk_div 
Info (332146): Worst-case hold slack is 0.187
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.187               0.000 clk_divider:clk_divisor_1|clk_div 
    Info (332119):     0.302               0.000 FPGA_clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -38.129 FPGA_clk 
    Info (332119):    -1.000              -4.000 clk_divider:clk_divisor_1|clk_div 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4793 megabytes
    Info: Processing ended: Sat Jul  6 13:48:56 2024
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


