{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1715677894727 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1715677894728 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 14 19:11:34 2024 " "Processing started: Tue May 14 19:11:34 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1715677894728 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715677894728 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Watch -c Watch " "Command: quartus_map --read_settings_files=on --write_settings_files=off Watch -c Watch" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715677894728 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1715677895049 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1715677895049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file 7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 SSeg " "Found entity 1: SSeg" {  } { { "7Seg.v" "" { Text "D:/Verilog/Watch/7Seg.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715677901187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715677901187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flash.v 1 1 " "Found 1 design units, including 1 entities, in source file flash.v" { { "Info" "ISGN_ENTITY_NAME" "1 Flash " "Found entity 1: Flash" {  } { { "Flash.v" "" { Text "D:/Verilog/Watch/Flash.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715677901188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715677901188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display.v 1 1 " "Found 1 design units, including 1 entities, in source file display.v" { { "Info" "ISGN_ENTITY_NAME" "1 DisplayHMS " "Found entity 1: DisplayHMS" {  } { { "Display.v" "" { Text "D:/Verilog/Watch/Display.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715677901189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715677901189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buttoncontrol.v 7 7 " "Found 7 design units, including 7 entities, in source file buttoncontrol.v" { { "Info" "ISGN_ENTITY_NAME" "1 RisingEdgeDetector " "Found entity 1: RisingEdgeDetector" {  } { { "ButtonControl.v" "" { Text "D:/Verilog/Watch/ButtonControl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715677901190 ""} { "Info" "ISGN_ENTITY_NAME" "2 PressHold " "Found entity 2: PressHold" {  } { { "ButtonControl.v" "" { Text "D:/Verilog/Watch/ButtonControl.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715677901190 ""} { "Info" "ISGN_ENTITY_NAME" "3 ClockMode " "Found entity 3: ClockMode" {  } { { "ButtonControl.v" "" { Text "D:/Verilog/Watch/ButtonControl.v" 64 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715677901190 ""} { "Info" "ISGN_ENTITY_NAME" "4 StopWatchMode " "Found entity 4: StopWatchMode" {  } { { "ButtonControl.v" "" { Text "D:/Verilog/Watch/ButtonControl.v" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715677901190 ""} { "Info" "ISGN_ENTITY_NAME" "5 CountdownMode " "Found entity 5: CountdownMode" {  } { { "ButtonControl.v" "" { Text "D:/Verilog/Watch/ButtonControl.v" 122 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715677901190 ""} { "Info" "ISGN_ENTITY_NAME" "6 Buzzer " "Found entity 6: Buzzer" {  } { { "ButtonControl.v" "" { Text "D:/Verilog/Watch/ButtonControl.v" 141 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715677901190 ""} { "Info" "ISGN_ENTITY_NAME" "7 Mode " "Found entity 7: Mode" {  } { { "ButtonControl.v" "" { Text "D:/Verilog/Watch/ButtonControl.v" 168 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715677901190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715677901190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "time.v 4 4 " "Found 4 design units, including 4 entities, in source file time.v" { { "Info" "ISGN_ENTITY_NAME" "1 Time " "Found entity 1: Time" {  } { { "Time.v" "" { Text "D:/Verilog/Watch/Time.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715677901192 ""} { "Info" "ISGN_ENTITY_NAME" "2 StopWatchTime " "Found entity 2: StopWatchTime" {  } { { "Time.v" "" { Text "D:/Verilog/Watch/Time.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715677901192 ""} { "Info" "ISGN_ENTITY_NAME" "3 CountdownTime " "Found entity 3: CountdownTime" {  } { { "Time.v" "" { Text "D:/Verilog/Watch/Time.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715677901192 ""} { "Info" "ISGN_ENTITY_NAME" "4 Counter " "Found entity 4: Counter" {  } { { "Time.v" "" { Text "D:/Verilog/Watch/Time.v" 67 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715677901192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715677901192 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "Mux Watch.v " "Entity \"Mux\" obtained from \"Watch.v\" instead of from Quartus Prime megafunction library" {  } { { "Watch.v" "" { Text "D:/Verilog/Watch/Watch.v" 57 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1715677901193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "watch.v 5 5 " "Found 5 design units, including 5 entities, in source file watch.v" { { "Info" "ISGN_ENTITY_NAME" "1 Watch " "Found entity 1: Watch" {  } { { "Watch.v" "" { Text "D:/Verilog/Watch/Watch.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715677901193 ""} { "Info" "ISGN_ENTITY_NAME" "2 Mux " "Found entity 2: Mux" {  } { { "Watch.v" "" { Text "D:/Verilog/Watch/Watch.v" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715677901193 ""} { "Info" "ISGN_ENTITY_NAME" "3 Clock " "Found entity 3: Clock" {  } { { "Watch.v" "" { Text "D:/Verilog/Watch/Watch.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715677901193 ""} { "Info" "ISGN_ENTITY_NAME" "4 StopWatch " "Found entity 4: StopWatch" {  } { { "Watch.v" "" { Text "D:/Verilog/Watch/Watch.v" 116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715677901193 ""} { "Info" "ISGN_ENTITY_NAME" "5 CountdownTimer " "Found entity 5: CountdownTimer" {  } { { "Watch.v" "" { Text "D:/Verilog/Watch/Watch.v" 133 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715677901193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715677901193 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Watch " "Elaborating entity \"Watch\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1715677901280 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[4..1\] Watch.v(6) " "Output port \"LEDR\[4..1\]\" at Watch.v(6) has no driver" {  } { { "Watch.v" "" { Text "D:/Verilog/Watch/Watch.v" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1715677901282 "|Watch"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Flash Flash:BreathLED " "Elaborating entity \"Flash\" for hierarchy \"Flash:BreathLED\"" {  } { { "Watch.v" "BreathLED" { Text "D:/Verilog/Watch/Watch.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715677901291 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Flash.v(17) " "Verilog HDL assignment warning at Flash.v(17): truncated value with size 32 to match size of target (10)" {  } { { "Flash.v" "" { Text "D:/Verilog/Watch/Flash.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715677901291 "|Watch|Flash:BreathLED"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter Flash:BreathLED\|Counter:editpress " "Elaborating entity \"Counter\" for hierarchy \"Flash:BreathLED\|Counter:editpress\"" {  } { { "Flash.v" "editpress" { Text "D:/Verilog/Watch/Flash.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715677901292 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 Time.v(92) " "Verilog HDL assignment warning at Time.v(92): truncated value with size 32 to match size of target (19)" {  } { { "Time.v" "" { Text "D:/Verilog/Watch/Time.v" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715677901293 "|Watch|StopWatch:stw|StopWatchTime:swt|Counter:divider"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux Mux:mux " "Elaborating entity \"Mux\" for hierarchy \"Mux:mux\"" {  } { { "Watch.v" "mux" { Text "D:/Verilog/Watch/Watch.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715677901294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mode Mode:modek3 " "Elaborating entity \"Mode\" for hierarchy \"Mode:modek3\"" {  } { { "Watch.v" "modek3" { Text "D:/Verilog/Watch/Watch.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715677901300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RisingEdgeDetector Mode:modek3\|RisingEdgeDetector:editclick " "Elaborating entity \"RisingEdgeDetector\" for hierarchy \"Mode:modek3\|RisingEdgeDetector:editclick\"" {  } { { "ButtonControl.v" "editclick" { Text "D:/Verilog/Watch/ButtonControl.v" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715677901301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Clock Clock:clock " "Elaborating entity \"Clock\" for hierarchy \"Clock:clock\"" {  } { { "Watch.v" "clock" { Text "D:/Verilog/Watch/Watch.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715677901302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PressHold Clock:clock\|PressHold:pl " "Elaborating entity \"PressHold\" for hierarchy \"Clock:clock\|PressHold:pl\"" {  } { { "Watch.v" "pl" { Text "D:/Verilog/Watch/Watch.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715677901309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter Clock:clock\|PressHold:pl\|Counter:divider1 " "Elaborating entity \"Counter\" for hierarchy \"Clock:clock\|PressHold:pl\|Counter:divider1\"" {  } { { "ButtonControl.v" "divider1" { Text "D:/Verilog/Watch/ButtonControl.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715677901310 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 Time.v(92) " "Verilog HDL assignment warning at Time.v(92): truncated value with size 32 to match size of target (25)" {  } { { "Time.v" "" { Text "D:/Verilog/Watch/Time.v" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715677901312 "|Watch|Clock:clock|PressHold:pl|Counter:divider1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter Clock:clock\|PressHold:pl\|Counter:divider2 " "Elaborating entity \"Counter\" for hierarchy \"Clock:clock\|PressHold:pl\|Counter:divider2\"" {  } { { "ButtonControl.v" "divider2" { Text "D:/Verilog/Watch/ButtonControl.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715677901312 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 23 Time.v(92) " "Verilog HDL assignment warning at Time.v(92): truncated value with size 32 to match size of target (23)" {  } { { "Time.v" "" { Text "D:/Verilog/Watch/Time.v" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715677901313 "|Watch|Clock:clock|PressHold:pl|Counter:divider2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ClockMode Clock:clock\|ClockMode:keymod2 " "Elaborating entity \"ClockMode\" for hierarchy \"Clock:clock\|ClockMode:keymod2\"" {  } { { "Watch.v" "keymod2" { Text "D:/Verilog/Watch/Watch.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715677901315 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 ButtonControl.v(99) " "Verilog HDL assignment warning at ButtonControl.v(99): truncated value with size 32 to match size of target (2)" {  } { { "ButtonControl.v" "" { Text "D:/Verilog/Watch/ButtonControl.v" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715677901316 "|Watch|Clock:clock|ClockMode:keymod2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter Clock:clock\|ClockMode:keymod2\|Counter:editpress " "Elaborating entity \"Counter\" for hierarchy \"Clock:clock\|ClockMode:keymod2\|Counter:editpress\"" {  } { { "ButtonControl.v" "editpress" { Text "D:/Verilog/Watch/ButtonControl.v" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715677901316 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 Time.v(92) " "Verilog HDL assignment warning at Time.v(92): truncated value with size 32 to match size of target (26)" {  } { { "Time.v" "" { Text "D:/Verilog/Watch/Time.v" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715677901317 "|Watch|Clock:clock|ClockMode:keymod2|Counter:editpress"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Time Clock:clock\|Time:t " "Elaborating entity \"Time\" for hierarchy \"Clock:clock\|Time:t\"" {  } { { "Watch.v" "t" { Text "D:/Verilog/Watch/Watch.v" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715677901317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter Clock:clock\|Time:t\|Counter:cs " "Elaborating entity \"Counter\" for hierarchy \"Clock:clock\|Time:t\|Counter:cs\"" {  } { { "Time.v" "cs" { Text "D:/Verilog/Watch/Time.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715677901318 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Time.v(92) " "Verilog HDL assignment warning at Time.v(92): truncated value with size 32 to match size of target (6)" {  } { { "Time.v" "" { Text "D:/Verilog/Watch/Time.v" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715677901319 "|Watch|Clock:clock|Time:t|Counter:cs"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter Clock:clock\|Time:t\|Counter:ch " "Elaborating entity \"Counter\" for hierarchy \"Clock:clock\|Time:t\|Counter:ch\"" {  } { { "Time.v" "ch" { Text "D:/Verilog/Watch/Time.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715677901319 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 Time.v(92) " "Verilog HDL assignment warning at Time.v(92): truncated value with size 32 to match size of target (5)" {  } { { "Time.v" "" { Text "D:/Verilog/Watch/Time.v" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715677901320 "|Watch|Clock:clock|Time:t|Counter:ch"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Flash Clock:clock\|Flash:fla_80 " "Elaborating entity \"Flash\" for hierarchy \"Clock:clock\|Flash:fla_80\"" {  } { { "Watch.v" "fla_80" { Text "D:/Verilog/Watch/Watch.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715677901320 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Flash.v(17) " "Verilog HDL assignment warning at Flash.v(17): truncated value with size 32 to match size of target (10)" {  } { { "Flash.v" "" { Text "D:/Verilog/Watch/Flash.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715677901320 "|Watch|Clock:clock|Flash:fla_80"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "StopWatch StopWatch:stw " "Elaborating entity \"StopWatch\" for hierarchy \"StopWatch:stw\"" {  } { { "Watch.v" "stw" { Text "D:/Verilog/Watch/Watch.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715677901321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "StopWatchMode StopWatch:stw\|StopWatchMode:swm " "Elaborating entity \"StopWatchMode\" for hierarchy \"StopWatch:stw\|StopWatchMode:swm\"" {  } { { "Watch.v" "swm" { Text "D:/Verilog/Watch/Watch.v" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715677901325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "StopWatchTime StopWatch:stw\|StopWatchTime:swt " "Elaborating entity \"StopWatchTime\" for hierarchy \"StopWatch:stw\|StopWatchTime:swt\"" {  } { { "Watch.v" "swt" { Text "D:/Verilog/Watch/Watch.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715677901327 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter StopWatch:stw\|StopWatchTime:swt\|Counter:cs " "Elaborating entity \"Counter\" for hierarchy \"StopWatch:stw\|StopWatchTime:swt\|Counter:cs\"" {  } { { "Time.v" "cs" { Text "D:/Verilog/Watch/Time.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715677901328 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 Time.v(92) " "Verilog HDL assignment warning at Time.v(92): truncated value with size 32 to match size of target (7)" {  } { { "Time.v" "" { Text "D:/Verilog/Watch/Time.v" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715677901329 "|Watch|StopWatch:stw|StopWatchTime:swt|Counter:cs"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CountdownTimer CountdownTimer:cdt " "Elaborating entity \"CountdownTimer\" for hierarchy \"CountdownTimer:cdt\"" {  } { { "Watch.v" "cdt" { Text "D:/Verilog/Watch/Watch.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715677901330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PressHold CountdownTimer:cdt\|PressHold:pl " "Elaborating entity \"PressHold\" for hierarchy \"CountdownTimer:cdt\|PressHold:pl\"" {  } { { "Watch.v" "pl" { Text "D:/Verilog/Watch/Watch.v" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715677901335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CountdownMode CountdownTimer:cdt\|CountdownMode:cdmk0 " "Elaborating entity \"CountdownMode\" for hierarchy \"CountdownTimer:cdt\|CountdownMode:cdmk0\"" {  } { { "Watch.v" "cdmk0" { Text "D:/Verilog/Watch/Watch.v" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715677901337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Buzzer CountdownTimer:cdt\|Buzzer:buz " "Elaborating entity \"Buzzer\" for hierarchy \"CountdownTimer:cdt\|Buzzer:buz\"" {  } { { "Watch.v" "buz" { Text "D:/Verilog/Watch/Watch.v" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715677901338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CountdownTime CountdownTimer:cdt\|CountdownTime:cdt " "Elaborating entity \"CountdownTime\" for hierarchy \"CountdownTimer:cdt\|CountdownTime:cdt\"" {  } { { "Watch.v" "cdt" { Text "D:/Verilog/Watch/Watch.v" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715677901339 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter CountdownTimer:cdt\|CountdownTime:cdt\|Counter:cs " "Elaborating entity \"Counter\" for hierarchy \"CountdownTimer:cdt\|CountdownTime:cdt\|Counter:cs\"" {  } { { "Time.v" "cs" { Text "D:/Verilog/Watch/Time.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715677901340 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Time.v(88) " "Verilog HDL assignment warning at Time.v(88): truncated value with size 32 to match size of target (6)" {  } { { "Time.v" "" { Text "D:/Verilog/Watch/Time.v" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715677901342 "|Watch|CountdownTimer:comb_39|CountdownTime:cdt|Counter:cs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Time.v(92) " "Verilog HDL assignment warning at Time.v(92): truncated value with size 32 to match size of target (6)" {  } { { "Time.v" "" { Text "D:/Verilog/Watch/Time.v" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715677901342 "|Watch|CountdownTimer:comb_39|CountdownTime:cdt|Counter:cs"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter CountdownTimer:cdt\|CountdownTime:cdt\|Counter:ch " "Elaborating entity \"Counter\" for hierarchy \"CountdownTimer:cdt\|CountdownTime:cdt\|Counter:ch\"" {  } { { "Time.v" "ch" { Text "D:/Verilog/Watch/Time.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715677901342 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 Time.v(88) " "Verilog HDL assignment warning at Time.v(88): truncated value with size 32 to match size of target (5)" {  } { { "Time.v" "" { Text "D:/Verilog/Watch/Time.v" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715677901343 "|Watch|CountdownTimer:comb_39|CountdownTime:cdt|Counter:ch"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 Time.v(92) " "Verilog HDL assignment warning at Time.v(92): truncated value with size 32 to match size of target (5)" {  } { { "Time.v" "" { Text "D:/Verilog/Watch/Time.v" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715677901343 "|Watch|CountdownTimer:comb_39|CountdownTime:cdt|Counter:ch"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DisplayHMS DisplayHMS:disHMS " "Elaborating entity \"DisplayHMS\" for hierarchy \"DisplayHMS:disHMS\"" {  } { { "Watch.v" "disHMS" { Text "D:/Verilog/Watch/Watch.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715677901343 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 4 Display.v(15) " "Verilog HDL assignment warning at Display.v(15): truncated value with size 7 to match size of target (4)" {  } { { "Display.v" "" { Text "D:/Verilog/Watch/Display.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715677901344 "|Watch|DisplayHMS:disHMS"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 4 Display.v(16) " "Verilog HDL assignment warning at Display.v(16): truncated value with size 7 to match size of target (4)" {  } { { "Display.v" "" { Text "D:/Verilog/Watch/Display.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715677901344 "|Watch|DisplayHMS:disHMS"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 4 Display.v(17) " "Verilog HDL assignment warning at Display.v(17): truncated value with size 7 to match size of target (4)" {  } { { "Display.v" "" { Text "D:/Verilog/Watch/Display.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715677901344 "|Watch|DisplayHMS:disHMS"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 4 Display.v(18) " "Verilog HDL assignment warning at Display.v(18): truncated value with size 7 to match size of target (4)" {  } { { "Display.v" "" { Text "D:/Verilog/Watch/Display.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715677901344 "|Watch|DisplayHMS:disHMS"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 4 Display.v(19) " "Verilog HDL assignment warning at Display.v(19): truncated value with size 7 to match size of target (4)" {  } { { "Display.v" "" { Text "D:/Verilog/Watch/Display.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715677901344 "|Watch|DisplayHMS:disHMS"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 4 Display.v(20) " "Verilog HDL assignment warning at Display.v(20): truncated value with size 7 to match size of target (4)" {  } { { "Display.v" "" { Text "D:/Verilog/Watch/Display.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715677901344 "|Watch|DisplayHMS:disHMS"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SSeg DisplayHMS:disHMS\|SSeg:ss0 " "Elaborating entity \"SSeg\" for hierarchy \"DisplayHMS:disHMS\|SSeg:ss0\"" {  } { { "Display.v" "ss0" { Text "D:/Verilog/Watch/Display.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715677901345 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "8 " "Inferred 8 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "DisplayHMS:disHMS\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"DisplayHMS:disHMS\|Div2\"" {  } { { "Display.v" "Div2" { Text "D:/Verilog/Watch/Display.v" 20 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1715677901796 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "DisplayHMS:disHMS\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"DisplayHMS:disHMS\|Mod2\"" {  } { { "Display.v" "Mod2" { Text "D:/Verilog/Watch/Display.v" 19 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1715677901796 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "DisplayHMS:disHMS\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"DisplayHMS:disHMS\|Div1\"" {  } { { "Display.v" "Div1" { Text "D:/Verilog/Watch/Display.v" 18 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1715677901796 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "DisplayHMS:disHMS\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"DisplayHMS:disHMS\|Mod1\"" {  } { { "Display.v" "Mod1" { Text "D:/Verilog/Watch/Display.v" 17 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1715677901796 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "DisplayHMS:disHMS\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"DisplayHMS:disHMS\|Div0\"" {  } { { "Display.v" "Div0" { Text "D:/Verilog/Watch/Display.v" 16 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1715677901796 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "DisplayHMS:disHMS\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"DisplayHMS:disHMS\|Mod0\"" {  } { { "Display.v" "Mod0" { Text "D:/Verilog/Watch/Display.v" 15 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1715677901796 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Clock:clock\|Flash:fla_80\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Clock:clock\|Flash:fla_80\|Div0\"" {  } { { "Flash.v" "Div0" { Text "D:/Verilog/Watch/Flash.v" 17 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1715677901796 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Flash:BreathLED\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Flash:BreathLED\|Div0\"" {  } { { "Flash.v" "Div0" { Text "D:/Verilog/Watch/Flash.v" 17 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1715677901796 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1715677901796 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DisplayHMS:disHMS\|lpm_divide:Div2 " "Elaborated megafunction instantiation \"DisplayHMS:disHMS\|lpm_divide:Div2\"" {  } { { "Display.v" "" { Text "D:/Verilog/Watch/Display.v" 20 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715677901829 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DisplayHMS:disHMS\|lpm_divide:Div2 " "Instantiated megafunction \"DisplayHMS:disHMS\|lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 7 " "Parameter \"LPM_WIDTHN\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715677901829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715677901829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715677901829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715677901829 ""}  } { { "Display.v" "" { Text "D:/Verilog/Watch/Display.v" 20 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1715677901829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_4am.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_4am.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_4am " "Found entity 1: lpm_divide_4am" {  } { { "db/lpm_divide_4am.tdf" "" { Text "D:/Verilog/Watch/db/lpm_divide_4am.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715677901863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715677901863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_akh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_akh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_akh " "Found entity 1: sign_div_unsign_akh" {  } { { "db/sign_div_unsign_akh.tdf" "" { Text "D:/Verilog/Watch/db/sign_div_unsign_akh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715677901874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715677901874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_qse.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_qse.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_qse " "Found entity 1: alt_u_div_qse" {  } { { "db/alt_u_div_qse.tdf" "" { Text "D:/Verilog/Watch/db/alt_u_div_qse.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715677901886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715677901886 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DisplayHMS:disHMS\|lpm_divide:Mod2 " "Elaborated megafunction instantiation \"DisplayHMS:disHMS\|lpm_divide:Mod2\"" {  } { { "Display.v" "" { Text "D:/Verilog/Watch/Display.v" 19 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715677901892 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DisplayHMS:disHMS\|lpm_divide:Mod2 " "Instantiated megafunction \"DisplayHMS:disHMS\|lpm_divide:Mod2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 7 " "Parameter \"LPM_WIDTHN\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715677901892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715677901892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715677901892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715677901892 ""}  } { { "Display.v" "" { Text "D:/Verilog/Watch/Display.v" 19 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1715677901892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_72m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_72m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_72m " "Found entity 1: lpm_divide_72m" {  } { { "db/lpm_divide_72m.tdf" "" { Text "D:/Verilog/Watch/db/lpm_divide_72m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715677901926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715677901926 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DisplayHMS:disHMS\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"DisplayHMS:disHMS\|lpm_divide:Div0\"" {  } { { "Display.v" "" { Text "D:/Verilog/Watch/Display.v" 16 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715677901937 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DisplayHMS:disHMS\|lpm_divide:Div0 " "Instantiated megafunction \"DisplayHMS:disHMS\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 7 " "Parameter \"LPM_WIDTHN\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715677901937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715677901937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715677901937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715677901937 ""}  } { { "Display.v" "" { Text "D:/Verilog/Watch/Display.v" 16 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1715677901937 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DisplayHMS:disHMS\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"DisplayHMS:disHMS\|lpm_divide:Mod0\"" {  } { { "Display.v" "" { Text "D:/Verilog/Watch/Display.v" 15 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715677901941 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DisplayHMS:disHMS\|lpm_divide:Mod0 " "Instantiated megafunction \"DisplayHMS:disHMS\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 7 " "Parameter \"LPM_WIDTHN\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715677901941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715677901941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715677901941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715677901941 ""}  } { { "Display.v" "" { Text "D:/Verilog/Watch/Display.v" 15 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1715677901941 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Clock:clock\|Flash:fla_80\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"Clock:clock\|Flash:fla_80\|lpm_divide:Div0\"" {  } { { "Flash.v" "" { Text "D:/Verilog/Watch/Flash.v" 17 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715677901945 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Clock:clock\|Flash:fla_80\|lpm_divide:Div0 " "Instantiated megafunction \"Clock:clock\|Flash:fla_80\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 25 " "Parameter \"LPM_WIDTHN\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715677901945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 16 " "Parameter \"LPM_WIDTHD\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715677901945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715677901945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715677901945 ""}  } { { "Flash.v" "" { Text "D:/Verilog/Watch/Flash.v" 17 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1715677901945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_7dm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_7dm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_7dm " "Found entity 1: lpm_divide_7dm" {  } { { "db/lpm_divide_7dm.tdf" "" { Text "D:/Verilog/Watch/db/lpm_divide_7dm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715677901984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715677901984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_dnh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_dnh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_dnh " "Found entity 1: sign_div_unsign_dnh" {  } { { "db/sign_div_unsign_dnh.tdf" "" { Text "D:/Verilog/Watch/db/sign_div_unsign_dnh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715677901996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715677901996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_03f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_03f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_03f " "Found entity 1: alt_u_div_03f" {  } { { "db/alt_u_div_03f.tdf" "" { Text "D:/Verilog/Watch/db/alt_u_div_03f.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715677902025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715677902025 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Flash:BreathLED\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"Flash:BreathLED\|lpm_divide:Div0\"" {  } { { "Flash.v" "" { Text "D:/Verilog/Watch/Flash.v" 17 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715677902036 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Flash:BreathLED\|lpm_divide:Div0 " "Instantiated megafunction \"Flash:BreathLED\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 19 " "Parameter \"LPM_WIDTHN\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715677902036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 16 " "Parameter \"LPM_WIDTHD\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715677902036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715677902036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715677902036 ""}  } { { "Flash.v" "" { Text "D:/Verilog/Watch/Flash.v" 17 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1715677902036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_adm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_adm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_adm " "Found entity 1: lpm_divide_adm" {  } { { "db/lpm_divide_adm.tdf" "" { Text "D:/Verilog/Watch/db/lpm_divide_adm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715677902069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715677902069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_gnh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_gnh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_gnh " "Found entity 1: sign_div_unsign_gnh" {  } { { "db/sign_div_unsign_gnh.tdf" "" { Text "D:/Verilog/Watch/db/sign_div_unsign_gnh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715677902080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715677902080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_63f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_63f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_63f " "Found entity 1: alt_u_div_63f" {  } { { "db/alt_u_div_63f.tdf" "" { Text "D:/Verilog/Watch/db/alt_u_div_63f.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715677902104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715677902104 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "6 " "6 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1715677902282 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "Watch.v" "" { Text "D:/Verilog/Watch/Watch.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715677902609 "|Watch|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "Watch.v" "" { Text "D:/Verilog/Watch/Watch.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715677902609 "|Watch|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "Watch.v" "" { Text "D:/Verilog/Watch/Watch.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715677902609 "|Watch|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "Watch.v" "" { Text "D:/Verilog/Watch/Watch.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715677902609 "|Watch|LEDR[4]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1715677902609 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1715677902688 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1715677903025 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1715677903216 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715677903216 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1420 " "Implemented 1420 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1715677903307 ""} { "Info" "ICUT_CUT_TM_OPINS" "52 " "Implemented 52 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1715677903307 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1363 " "Implemented 1363 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1715677903307 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1715677903307 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 29 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 29 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4876 " "Peak virtual memory: 4876 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1715677903331 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 14 19:11:43 2024 " "Processing ended: Tue May 14 19:11:43 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1715677903331 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1715677903331 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1715677903331 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1715677903331 ""}
