{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 06 21:15:16 2015 " "Info: Processing started: Fri Mar 06 21:15:16 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab3_Quartus_16AddSub -c Lab3_Quartus_16AddSub " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Lab3_Quartus_16AddSub -c Lab3_Quartus_16AddSub" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add16.vhdl 6 3 " "Info: Found 6 design units, including 3 entities, in source file add16.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BIT_ADDER-BHV " "Info: Found design unit 1: BIT_ADDER-BHV" {  } { { "add16.vhdl" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab3 16Bit Add Sub on Quartus/add16.vhdl" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 add2-STRUCTURE " "Info: Found design unit 2: add2-STRUCTURE" {  } { { "add16.vhdl" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab3 16Bit Add Sub on Quartus/add16.vhdl" 31 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 add16-arch " "Info: Found design unit 3: add16-arch" {  } { { "add16.vhdl" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab3 16Bit Add Sub on Quartus/add16.vhdl" 58 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 BIT_ADDER " "Info: Found entity 1: BIT_ADDER" {  } { { "add16.vhdl" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab3 16Bit Add Sub on Quartus/add16.vhdl" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 add2 " "Info: Found entity 2: add2" {  } { { "add16.vhdl" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab3 16Bit Add Sub on Quartus/add16.vhdl" 24 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 add16 " "Info: Found entity 3: add16" {  } { { "add16.vhdl" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab3 16Bit Add Sub on Quartus/add16.vhdl" 50 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addsub16_7segment.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file addsub16_7segment.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 addsub16_7segment " "Info: Found entity 1: addsub16_7segment" {  } { { "addsub16_7segment.bdf" "" { Schematic "C:/Users/Stefan/Documents/CCNY CSc 343/Lab3 16Bit Add Sub on Quartus/addsub16_7segment.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dec_7seg.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file dec_7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Dec_7seg-struct " "Info: Found design unit 1: Dec_7seg-struct" {  } { { "Dec_7seg.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab3 16Bit Add Sub on Quartus/Dec_7seg.vhd" 20 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Dec_7seg " "Info: Found entity 1: Dec_7seg" {  } { { "Dec_7seg.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab3 16Bit Add Sub on Quartus/Dec_7seg.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sign_extention.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file sign_extention.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sign_extention-behavioral " "Info: Found design unit 1: sign_extention-behavioral" {  } { { "sign_extention.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab3 16Bit Add Sub on Quartus/sign_extention.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 sign_extention " "Info: Found entity 1: sign_extention" {  } { { "sign_extention.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab3 16Bit Add Sub on Quartus/sign_extention.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "addsub16_7segment " "Info: Elaborating entity \"addsub16_7segment\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add16 add16:inst " "Info: Elaborating entity \"add16\" for hierarchy \"add16:inst\"" {  } { { "addsub16_7segment.bdf" "inst" { Schematic "C:/Users/Stefan/Documents/CCNY CSc 343/Lab3 16Bit Add Sub on Quartus/addsub16_7segment.bdf" { { 200 504 648 296 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add2 add16:inst\|add2:b_adder0 " "Info: Elaborating entity \"add2\" for hierarchy \"add16:inst\|add2:b_adder0\"" {  } { { "add16.vhdl" "b_adder0" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab3 16Bit Add Sub on Quartus/add16.vhdl" 87 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BIT_ADDER add16:inst\|add2:b_adder0\|BIT_ADDER:b_adder0 " "Info: Elaborating entity \"BIT_ADDER\" for hierarchy \"add16:inst\|add2:b_adder0\|BIT_ADDER:b_adder0\"" {  } { { "add16.vhdl" "b_adder0" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab3 16Bit Add Sub on Quartus/add16.vhdl" 40 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_extention sign_extention:inst2 " "Info: Elaborating entity \"sign_extention\" for hierarchy \"sign_extention:inst2\"" {  } { { "addsub16_7segment.bdf" "inst2" { Schematic "C:/Users/Stefan/Documents/CCNY CSc 343/Lab3 16Bit Add Sub on Quartus/addsub16_7segment.bdf" { { 184 320 464 280 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Dec_7seg Dec_7seg:inst1 " "Info: Elaborating entity \"Dec_7seg\" for hierarchy \"Dec_7seg:inst1\"" {  } { { "addsub16_7segment.bdf" "inst1" { Schematic "C:/Users/Stefan/Documents/CCNY CSc 343/Lab3 16Bit Add Sub on Quartus/addsub16_7segment.bdf" { { 200 704 880 360 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "overflow GND " "Warning (13410): Pin \"overflow\" is stuck at GND" {  } { { "addsub16_7segment.bdf" "" { Schematic "C:/Users/Stefan/Documents/CCNY CSc 343/Lab3 16Bit Add Sub on Quartus/addsub16_7segment.bdf" { { 368 672 848 384 "overflow" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "seg_a\[2\] GND " "Warning (13410): Pin \"seg_a\[2\]\" is stuck at GND" {  } { { "addsub16_7segment.bdf" "" { Schematic "C:/Users/Stefan/Documents/CCNY CSc 343/Lab3 16Bit Add Sub on Quartus/addsub16_7segment.bdf" { { 224 896 1072 240 "seg_a\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "Lab3_Quartus_16AddSub " "Warning: Ignored assignments for entity \"Lab3_Quartus_16AddSub\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_ROOT_REGION ON -entity Lab3_Quartus_16AddSub -section_id \"Root Region\" " "Warning: Assignment for entity set_global_assignment -name LL_ROOT_REGION ON -entity Lab3_Quartus_16AddSub -section_id \"Root Region\" was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_MEMBER_STATE LOCKED -entity Lab3_Quartus_16AddSub -section_id \"Root Region\" " "Warning: Assignment for entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity Lab3_Quartus_16AddSub -section_id \"Root Region\" was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1}  } {  } 0 0 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "140 " "Info: Implemented 140 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "17 " "Info: Implemented 17 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "58 " "Info: Implemented 58 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "65 " "Info: Implemented 65 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "230 " "Info: Peak virtual memory: 230 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 06 21:15:23 2015 " "Info: Processing ended: Fri Mar 06 21:15:23 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Info: Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Info: Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
