-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL
-- Version: 2020.1.1
-- Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity pyr_down_accel_xFpyrDownKernel_1080u_1920u_0u_1u_1_false_s is
port (
    pyr1_in_mat_431_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    pyr1_in_mat_431_empty_n : IN STD_LOGIC;
    pyr1_in_mat_431_read : OUT STD_LOGIC;
    pyr1_out_mat_432_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    pyr1_out_mat_432_full_n : IN STD_LOGIC;
    pyr1_out_mat_432_write : OUT STD_LOGIC;
    in_rows : IN STD_LOGIC_VECTOR (15 downto 0);
    in_cols : IN STD_LOGIC_VECTOR (15 downto 0);
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    in_rows_ap_vld : IN STD_LOGIC;
    in_cols_ap_vld : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC );
end;


architecture behav of pyr_down_accel_xFpyrDownKernel_1080u_1920u_0u_1u_1_false_s is 
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_logic_1 : STD_LOGIC := '1';

attribute shreg_extract : string;
    signal xFpyrDownKernel_1080u_1920u_0u_1u_1_false_Loop_VITIS_LOOP_39_1_proc9_U0_ap_start : STD_LOGIC;
    signal xFpyrDownKernel_1080u_1920u_0u_1u_1_false_Loop_VITIS_LOOP_39_1_proc9_U0_ap_done : STD_LOGIC;
    signal xFpyrDownKernel_1080u_1920u_0u_1u_1_false_Loop_VITIS_LOOP_39_1_proc9_U0_ap_continue : STD_LOGIC;
    signal xFpyrDownKernel_1080u_1920u_0u_1u_1_false_Loop_VITIS_LOOP_39_1_proc9_U0_ap_idle : STD_LOGIC;
    signal xFpyrDownKernel_1080u_1920u_0u_1u_1_false_Loop_VITIS_LOOP_39_1_proc9_U0_ap_ready : STD_LOGIC;
    signal xFpyrDownKernel_1080u_1920u_0u_1u_1_false_Loop_VITIS_LOOP_39_1_proc9_U0_start_out : STD_LOGIC;
    signal xFpyrDownKernel_1080u_1920u_0u_1u_1_false_Loop_VITIS_LOOP_39_1_proc9_U0_start_write : STD_LOGIC;
    signal xFpyrDownKernel_1080u_1920u_0u_1u_1_false_Loop_VITIS_LOOP_39_1_proc9_U0_pyr1_in_mat_431_read : STD_LOGIC;
    signal xFpyrDownKernel_1080u_1920u_0u_1u_1_false_Loop_VITIS_LOOP_39_1_proc9_U0_p_filter_in_din : STD_LOGIC_VECTOR (7 downto 0);
    signal xFpyrDownKernel_1080u_1920u_0u_1u_1_false_Loop_VITIS_LOOP_39_1_proc9_U0_p_filter_in_write : STD_LOGIC;
    signal xFpyrDownKernel_1080u_1920u_0u_1u_1_false_Loop_VITIS_LOOP_39_1_proc9_U0_in_rows_out_din : STD_LOGIC_VECTOR (15 downto 0);
    signal xFpyrDownKernel_1080u_1920u_0u_1u_1_false_Loop_VITIS_LOOP_39_1_proc9_U0_in_rows_out_write : STD_LOGIC;
    signal xFpyrDownKernel_1080u_1920u_0u_1u_1_false_Loop_VITIS_LOOP_39_1_proc9_U0_in_cols_out_din : STD_LOGIC_VECTOR (15 downto 0);
    signal xFpyrDownKernel_1080u_1920u_0u_1u_1_false_Loop_VITIS_LOOP_39_1_proc9_U0_in_cols_out_write : STD_LOGIC;
    signal xFPyrDownGaussianBlur_1080_1920_0_1_1_0_5_25_1_U0_ap_start : STD_LOGIC;
    signal xFPyrDownGaussianBlur_1080_1920_0_1_1_0_5_25_1_U0_ap_done : STD_LOGIC;
    signal xFPyrDownGaussianBlur_1080_1920_0_1_1_0_5_25_1_U0_ap_continue : STD_LOGIC;
    signal xFPyrDownGaussianBlur_1080_1920_0_1_1_0_5_25_1_U0_ap_idle : STD_LOGIC;
    signal xFPyrDownGaussianBlur_1080_1920_0_1_1_0_5_25_1_U0_ap_ready : STD_LOGIC;
    signal xFPyrDownGaussianBlur_1080_1920_0_1_1_0_5_25_1_U0_start_out : STD_LOGIC;
    signal xFPyrDownGaussianBlur_1080_1920_0_1_1_0_5_25_1_U0_start_write : STD_LOGIC;
    signal xFPyrDownGaussianBlur_1080_1920_0_1_1_0_5_25_1_U0_p_filter_in1_read : STD_LOGIC;
    signal xFPyrDownGaussianBlur_1080_1920_0_1_1_0_5_25_1_U0_p_filter_out2_din : STD_LOGIC_VECTOR (7 downto 0);
    signal xFPyrDownGaussianBlur_1080_1920_0_1_1_0_5_25_1_U0_p_filter_out2_write : STD_LOGIC;
    signal xFPyrDownGaussianBlur_1080_1920_0_1_1_0_5_25_1_U0_imgheight_read : STD_LOGIC;
    signal xFPyrDownGaussianBlur_1080_1920_0_1_1_0_5_25_1_U0_imgwidth_read : STD_LOGIC;
    signal xFPyrDownGaussianBlur_1080_1920_0_1_1_0_5_25_1_U0_imgheight_out_din : STD_LOGIC_VECTOR (15 downto 0);
    signal xFPyrDownGaussianBlur_1080_1920_0_1_1_0_5_25_1_U0_imgheight_out_write : STD_LOGIC;
    signal xFPyrDownGaussianBlur_1080_1920_0_1_1_0_5_25_1_U0_imgwidth_out_din : STD_LOGIC_VECTOR (15 downto 0);
    signal xFPyrDownGaussianBlur_1080_1920_0_1_1_0_5_25_1_U0_imgwidth_out_write : STD_LOGIC;
    signal xFpyrDownKernel_1080u_1920u_0u_1u_1_false_Loop_VITIS_LOOP_56_3_proc10_U0_ap_start : STD_LOGIC;
    signal xFpyrDownKernel_1080u_1920u_0u_1u_1_false_Loop_VITIS_LOOP_56_3_proc10_U0_ap_done : STD_LOGIC;
    signal xFpyrDownKernel_1080u_1920u_0u_1u_1_false_Loop_VITIS_LOOP_56_3_proc10_U0_ap_continue : STD_LOGIC;
    signal xFpyrDownKernel_1080u_1920u_0u_1u_1_false_Loop_VITIS_LOOP_56_3_proc10_U0_ap_idle : STD_LOGIC;
    signal xFpyrDownKernel_1080u_1920u_0u_1u_1_false_Loop_VITIS_LOOP_56_3_proc10_U0_ap_ready : STD_LOGIC;
    signal xFpyrDownKernel_1080u_1920u_0u_1u_1_false_Loop_VITIS_LOOP_56_3_proc10_U0_in_rows_read : STD_LOGIC;
    signal xFpyrDownKernel_1080u_1920u_0u_1u_1_false_Loop_VITIS_LOOP_56_3_proc10_U0_in_cols_read : STD_LOGIC;
    signal xFpyrDownKernel_1080u_1920u_0u_1u_1_false_Loop_VITIS_LOOP_56_3_proc10_U0_pyr1_out_mat_432_din : STD_LOGIC_VECTOR (7 downto 0);
    signal xFpyrDownKernel_1080u_1920u_0u_1u_1_false_Loop_VITIS_LOOP_56_3_proc10_U0_pyr1_out_mat_432_write : STD_LOGIC;
    signal xFpyrDownKernel_1080u_1920u_0u_1u_1_false_Loop_VITIS_LOOP_56_3_proc10_U0_p_filter_out_read : STD_LOGIC;
    signal ap_sync_continue : STD_LOGIC;
    signal p_filter_in_full_n : STD_LOGIC;
    signal p_filter_in_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal p_filter_in_empty_n : STD_LOGIC;
    signal in_rows_c_full_n : STD_LOGIC;
    signal in_rows_c_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal in_rows_c_empty_n : STD_LOGIC;
    signal in_cols_c_full_n : STD_LOGIC;
    signal in_cols_c_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal in_cols_c_empty_n : STD_LOGIC;
    signal p_filter_out_full_n : STD_LOGIC;
    signal p_filter_out_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal p_filter_out_empty_n : STD_LOGIC;
    signal in_rows_c7_full_n : STD_LOGIC;
    signal in_rows_c7_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal in_rows_c7_empty_n : STD_LOGIC;
    signal in_cols_c8_full_n : STD_LOGIC;
    signal in_cols_c8_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal in_cols_c8_empty_n : STD_LOGIC;
    signal ap_sync_done : STD_LOGIC;
    signal ap_sync_ready : STD_LOGIC;
    signal start_for_xFPyrDownGaussianBlur_1080_1920_0_1_1_0_5_25_1_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_xFPyrDownGaussianBlur_1080_1920_0_1_1_0_5_25_1_U0_full_n : STD_LOGIC;
    signal start_for_xFPyrDownGaussianBlur_1080_1920_0_1_1_0_5_25_1_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_xFPyrDownGaussianBlur_1080_1920_0_1_1_0_5_25_1_U0_empty_n : STD_LOGIC;
    signal start_for_xFpyrDownKernel_1080u_1920u_0u_1u_1_false_Loop_VITIS_LOOP_56_3_proc10_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_xFpyrDownKernel_1080u_1920u_0u_1u_1_false_Loop_VITIS_LOOP_56_3_proc10_U0_full_n : STD_LOGIC;
    signal start_for_xFpyrDownKernel_1080u_1920u_0u_1u_1_false_Loop_VITIS_LOOP_56_3_proc10_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_xFpyrDownKernel_1080u_1920u_0u_1u_1_false_Loop_VITIS_LOOP_56_3_proc10_U0_empty_n : STD_LOGIC;
    signal xFpyrDownKernel_1080u_1920u_0u_1u_1_false_Loop_VITIS_LOOP_56_3_proc10_U0_start_full_n : STD_LOGIC;
    signal xFpyrDownKernel_1080u_1920u_0u_1u_1_false_Loop_VITIS_LOOP_56_3_proc10_U0_start_write : STD_LOGIC;

    component pyr_down_accel_xFpyrDownKernel_1080u_1920u_0u_1u_1_false_Loop_VITIS_LOOP_39_1_proc9 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC;
        in_rows : IN STD_LOGIC_VECTOR (15 downto 0);
        in_cols : IN STD_LOGIC_VECTOR (15 downto 0);
        pyr1_in_mat_431_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        pyr1_in_mat_431_empty_n : IN STD_LOGIC;
        pyr1_in_mat_431_read : OUT STD_LOGIC;
        p_filter_in_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        p_filter_in_full_n : IN STD_LOGIC;
        p_filter_in_write : OUT STD_LOGIC;
        in_rows_out_din : OUT STD_LOGIC_VECTOR (15 downto 0);
        in_rows_out_full_n : IN STD_LOGIC;
        in_rows_out_write : OUT STD_LOGIC;
        in_cols_out_din : OUT STD_LOGIC_VECTOR (15 downto 0);
        in_cols_out_full_n : IN STD_LOGIC;
        in_cols_out_write : OUT STD_LOGIC );
    end component;


    component pyr_down_accel_xFPyrDownGaussianBlur_1080_1920_0_1_1_0_5_25_1_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC;
        p_filter_in1_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        p_filter_in1_empty_n : IN STD_LOGIC;
        p_filter_in1_read : OUT STD_LOGIC;
        p_filter_out2_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        p_filter_out2_full_n : IN STD_LOGIC;
        p_filter_out2_write : OUT STD_LOGIC;
        imgheight_dout : IN STD_LOGIC_VECTOR (15 downto 0);
        imgheight_empty_n : IN STD_LOGIC;
        imgheight_read : OUT STD_LOGIC;
        imgwidth_dout : IN STD_LOGIC_VECTOR (15 downto 0);
        imgwidth_empty_n : IN STD_LOGIC;
        imgwidth_read : OUT STD_LOGIC;
        imgheight_out_din : OUT STD_LOGIC_VECTOR (15 downto 0);
        imgheight_out_full_n : IN STD_LOGIC;
        imgheight_out_write : OUT STD_LOGIC;
        imgwidth_out_din : OUT STD_LOGIC_VECTOR (15 downto 0);
        imgwidth_out_full_n : IN STD_LOGIC;
        imgwidth_out_write : OUT STD_LOGIC );
    end component;


    component pyr_down_accel_xFpyrDownKernel_1080u_1920u_0u_1u_1_false_Loop_VITIS_LOOP_56_3_proc10 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        in_rows_dout : IN STD_LOGIC_VECTOR (15 downto 0);
        in_rows_empty_n : IN STD_LOGIC;
        in_rows_read : OUT STD_LOGIC;
        in_cols_dout : IN STD_LOGIC_VECTOR (15 downto 0);
        in_cols_empty_n : IN STD_LOGIC;
        in_cols_read : OUT STD_LOGIC;
        pyr1_out_mat_432_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        pyr1_out_mat_432_full_n : IN STD_LOGIC;
        pyr1_out_mat_432_write : OUT STD_LOGIC;
        p_filter_out_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        p_filter_out_empty_n : IN STD_LOGIC;
        p_filter_out_read : OUT STD_LOGIC );
    end component;


    component pyr_down_accel_fifo_w8_d2_S IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component pyr_down_accel_fifo_w16_d2_S IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (15 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (15 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component pyr_down_accel_start_for_xFPyrDownGaussianBlur_1080_1920_0_1_1_0_5_25_1_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component pyr_down_accel_start_for_xFpyrDownKernel_1080u_1920u_0u_1u_1_false_Loop_VITIS_LOOP_56_3_procbkb IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;



begin
    xFpyrDownKernel_1080u_1920u_0u_1u_1_false_Loop_VITIS_LOOP_39_1_proc9_U0 : component pyr_down_accel_xFpyrDownKernel_1080u_1920u_0u_1u_1_false_Loop_VITIS_LOOP_39_1_proc9
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => xFpyrDownKernel_1080u_1920u_0u_1u_1_false_Loop_VITIS_LOOP_39_1_proc9_U0_ap_start,
        start_full_n => start_for_xFPyrDownGaussianBlur_1080_1920_0_1_1_0_5_25_1_U0_full_n,
        ap_done => xFpyrDownKernel_1080u_1920u_0u_1u_1_false_Loop_VITIS_LOOP_39_1_proc9_U0_ap_done,
        ap_continue => xFpyrDownKernel_1080u_1920u_0u_1u_1_false_Loop_VITIS_LOOP_39_1_proc9_U0_ap_continue,
        ap_idle => xFpyrDownKernel_1080u_1920u_0u_1u_1_false_Loop_VITIS_LOOP_39_1_proc9_U0_ap_idle,
        ap_ready => xFpyrDownKernel_1080u_1920u_0u_1u_1_false_Loop_VITIS_LOOP_39_1_proc9_U0_ap_ready,
        start_out => xFpyrDownKernel_1080u_1920u_0u_1u_1_false_Loop_VITIS_LOOP_39_1_proc9_U0_start_out,
        start_write => xFpyrDownKernel_1080u_1920u_0u_1u_1_false_Loop_VITIS_LOOP_39_1_proc9_U0_start_write,
        in_rows => in_rows,
        in_cols => in_cols,
        pyr1_in_mat_431_dout => pyr1_in_mat_431_dout,
        pyr1_in_mat_431_empty_n => pyr1_in_mat_431_empty_n,
        pyr1_in_mat_431_read => xFpyrDownKernel_1080u_1920u_0u_1u_1_false_Loop_VITIS_LOOP_39_1_proc9_U0_pyr1_in_mat_431_read,
        p_filter_in_din => xFpyrDownKernel_1080u_1920u_0u_1u_1_false_Loop_VITIS_LOOP_39_1_proc9_U0_p_filter_in_din,
        p_filter_in_full_n => p_filter_in_full_n,
        p_filter_in_write => xFpyrDownKernel_1080u_1920u_0u_1u_1_false_Loop_VITIS_LOOP_39_1_proc9_U0_p_filter_in_write,
        in_rows_out_din => xFpyrDownKernel_1080u_1920u_0u_1u_1_false_Loop_VITIS_LOOP_39_1_proc9_U0_in_rows_out_din,
        in_rows_out_full_n => in_rows_c_full_n,
        in_rows_out_write => xFpyrDownKernel_1080u_1920u_0u_1u_1_false_Loop_VITIS_LOOP_39_1_proc9_U0_in_rows_out_write,
        in_cols_out_din => xFpyrDownKernel_1080u_1920u_0u_1u_1_false_Loop_VITIS_LOOP_39_1_proc9_U0_in_cols_out_din,
        in_cols_out_full_n => in_cols_c_full_n,
        in_cols_out_write => xFpyrDownKernel_1080u_1920u_0u_1u_1_false_Loop_VITIS_LOOP_39_1_proc9_U0_in_cols_out_write);

    xFPyrDownGaussianBlur_1080_1920_0_1_1_0_5_25_1_U0 : component pyr_down_accel_xFPyrDownGaussianBlur_1080_1920_0_1_1_0_5_25_1_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => xFPyrDownGaussianBlur_1080_1920_0_1_1_0_5_25_1_U0_ap_start,
        start_full_n => start_for_xFpyrDownKernel_1080u_1920u_0u_1u_1_false_Loop_VITIS_LOOP_56_3_proc10_U0_full_n,
        ap_done => xFPyrDownGaussianBlur_1080_1920_0_1_1_0_5_25_1_U0_ap_done,
        ap_continue => xFPyrDownGaussianBlur_1080_1920_0_1_1_0_5_25_1_U0_ap_continue,
        ap_idle => xFPyrDownGaussianBlur_1080_1920_0_1_1_0_5_25_1_U0_ap_idle,
        ap_ready => xFPyrDownGaussianBlur_1080_1920_0_1_1_0_5_25_1_U0_ap_ready,
        start_out => xFPyrDownGaussianBlur_1080_1920_0_1_1_0_5_25_1_U0_start_out,
        start_write => xFPyrDownGaussianBlur_1080_1920_0_1_1_0_5_25_1_U0_start_write,
        p_filter_in1_dout => p_filter_in_dout,
        p_filter_in1_empty_n => p_filter_in_empty_n,
        p_filter_in1_read => xFPyrDownGaussianBlur_1080_1920_0_1_1_0_5_25_1_U0_p_filter_in1_read,
        p_filter_out2_din => xFPyrDownGaussianBlur_1080_1920_0_1_1_0_5_25_1_U0_p_filter_out2_din,
        p_filter_out2_full_n => p_filter_out_full_n,
        p_filter_out2_write => xFPyrDownGaussianBlur_1080_1920_0_1_1_0_5_25_1_U0_p_filter_out2_write,
        imgheight_dout => in_rows_c_dout,
        imgheight_empty_n => in_rows_c_empty_n,
        imgheight_read => xFPyrDownGaussianBlur_1080_1920_0_1_1_0_5_25_1_U0_imgheight_read,
        imgwidth_dout => in_cols_c_dout,
        imgwidth_empty_n => in_cols_c_empty_n,
        imgwidth_read => xFPyrDownGaussianBlur_1080_1920_0_1_1_0_5_25_1_U0_imgwidth_read,
        imgheight_out_din => xFPyrDownGaussianBlur_1080_1920_0_1_1_0_5_25_1_U0_imgheight_out_din,
        imgheight_out_full_n => in_rows_c7_full_n,
        imgheight_out_write => xFPyrDownGaussianBlur_1080_1920_0_1_1_0_5_25_1_U0_imgheight_out_write,
        imgwidth_out_din => xFPyrDownGaussianBlur_1080_1920_0_1_1_0_5_25_1_U0_imgwidth_out_din,
        imgwidth_out_full_n => in_cols_c8_full_n,
        imgwidth_out_write => xFPyrDownGaussianBlur_1080_1920_0_1_1_0_5_25_1_U0_imgwidth_out_write);

    xFpyrDownKernel_1080u_1920u_0u_1u_1_false_Loop_VITIS_LOOP_56_3_proc10_U0 : component pyr_down_accel_xFpyrDownKernel_1080u_1920u_0u_1u_1_false_Loop_VITIS_LOOP_56_3_proc10
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => xFpyrDownKernel_1080u_1920u_0u_1u_1_false_Loop_VITIS_LOOP_56_3_proc10_U0_ap_start,
        ap_done => xFpyrDownKernel_1080u_1920u_0u_1u_1_false_Loop_VITIS_LOOP_56_3_proc10_U0_ap_done,
        ap_continue => xFpyrDownKernel_1080u_1920u_0u_1u_1_false_Loop_VITIS_LOOP_56_3_proc10_U0_ap_continue,
        ap_idle => xFpyrDownKernel_1080u_1920u_0u_1u_1_false_Loop_VITIS_LOOP_56_3_proc10_U0_ap_idle,
        ap_ready => xFpyrDownKernel_1080u_1920u_0u_1u_1_false_Loop_VITIS_LOOP_56_3_proc10_U0_ap_ready,
        in_rows_dout => in_rows_c7_dout,
        in_rows_empty_n => in_rows_c7_empty_n,
        in_rows_read => xFpyrDownKernel_1080u_1920u_0u_1u_1_false_Loop_VITIS_LOOP_56_3_proc10_U0_in_rows_read,
        in_cols_dout => in_cols_c8_dout,
        in_cols_empty_n => in_cols_c8_empty_n,
        in_cols_read => xFpyrDownKernel_1080u_1920u_0u_1u_1_false_Loop_VITIS_LOOP_56_3_proc10_U0_in_cols_read,
        pyr1_out_mat_432_din => xFpyrDownKernel_1080u_1920u_0u_1u_1_false_Loop_VITIS_LOOP_56_3_proc10_U0_pyr1_out_mat_432_din,
        pyr1_out_mat_432_full_n => pyr1_out_mat_432_full_n,
        pyr1_out_mat_432_write => xFpyrDownKernel_1080u_1920u_0u_1u_1_false_Loop_VITIS_LOOP_56_3_proc10_U0_pyr1_out_mat_432_write,
        p_filter_out_dout => p_filter_out_dout,
        p_filter_out_empty_n => p_filter_out_empty_n,
        p_filter_out_read => xFpyrDownKernel_1080u_1920u_0u_1u_1_false_Loop_VITIS_LOOP_56_3_proc10_U0_p_filter_out_read);

    p_filter_in_U : component pyr_down_accel_fifo_w8_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => xFpyrDownKernel_1080u_1920u_0u_1u_1_false_Loop_VITIS_LOOP_39_1_proc9_U0_p_filter_in_din,
        if_full_n => p_filter_in_full_n,
        if_write => xFpyrDownKernel_1080u_1920u_0u_1u_1_false_Loop_VITIS_LOOP_39_1_proc9_U0_p_filter_in_write,
        if_dout => p_filter_in_dout,
        if_empty_n => p_filter_in_empty_n,
        if_read => xFPyrDownGaussianBlur_1080_1920_0_1_1_0_5_25_1_U0_p_filter_in1_read);

    in_rows_c_U : component pyr_down_accel_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => xFpyrDownKernel_1080u_1920u_0u_1u_1_false_Loop_VITIS_LOOP_39_1_proc9_U0_in_rows_out_din,
        if_full_n => in_rows_c_full_n,
        if_write => xFpyrDownKernel_1080u_1920u_0u_1u_1_false_Loop_VITIS_LOOP_39_1_proc9_U0_in_rows_out_write,
        if_dout => in_rows_c_dout,
        if_empty_n => in_rows_c_empty_n,
        if_read => xFPyrDownGaussianBlur_1080_1920_0_1_1_0_5_25_1_U0_imgheight_read);

    in_cols_c_U : component pyr_down_accel_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => xFpyrDownKernel_1080u_1920u_0u_1u_1_false_Loop_VITIS_LOOP_39_1_proc9_U0_in_cols_out_din,
        if_full_n => in_cols_c_full_n,
        if_write => xFpyrDownKernel_1080u_1920u_0u_1u_1_false_Loop_VITIS_LOOP_39_1_proc9_U0_in_cols_out_write,
        if_dout => in_cols_c_dout,
        if_empty_n => in_cols_c_empty_n,
        if_read => xFPyrDownGaussianBlur_1080_1920_0_1_1_0_5_25_1_U0_imgwidth_read);

    p_filter_out_U : component pyr_down_accel_fifo_w8_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => xFPyrDownGaussianBlur_1080_1920_0_1_1_0_5_25_1_U0_p_filter_out2_din,
        if_full_n => p_filter_out_full_n,
        if_write => xFPyrDownGaussianBlur_1080_1920_0_1_1_0_5_25_1_U0_p_filter_out2_write,
        if_dout => p_filter_out_dout,
        if_empty_n => p_filter_out_empty_n,
        if_read => xFpyrDownKernel_1080u_1920u_0u_1u_1_false_Loop_VITIS_LOOP_56_3_proc10_U0_p_filter_out_read);

    in_rows_c7_U : component pyr_down_accel_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => xFPyrDownGaussianBlur_1080_1920_0_1_1_0_5_25_1_U0_imgheight_out_din,
        if_full_n => in_rows_c7_full_n,
        if_write => xFPyrDownGaussianBlur_1080_1920_0_1_1_0_5_25_1_U0_imgheight_out_write,
        if_dout => in_rows_c7_dout,
        if_empty_n => in_rows_c7_empty_n,
        if_read => xFpyrDownKernel_1080u_1920u_0u_1u_1_false_Loop_VITIS_LOOP_56_3_proc10_U0_in_rows_read);

    in_cols_c8_U : component pyr_down_accel_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => xFPyrDownGaussianBlur_1080_1920_0_1_1_0_5_25_1_U0_imgwidth_out_din,
        if_full_n => in_cols_c8_full_n,
        if_write => xFPyrDownGaussianBlur_1080_1920_0_1_1_0_5_25_1_U0_imgwidth_out_write,
        if_dout => in_cols_c8_dout,
        if_empty_n => in_cols_c8_empty_n,
        if_read => xFpyrDownKernel_1080u_1920u_0u_1u_1_false_Loop_VITIS_LOOP_56_3_proc10_U0_in_cols_read);

    start_for_xFPyrDownGaussianBlur_1080_1920_0_1_1_0_5_25_1_U0_U : component pyr_down_accel_start_for_xFPyrDownGaussianBlur_1080_1920_0_1_1_0_5_25_1_U0
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_xFPyrDownGaussianBlur_1080_1920_0_1_1_0_5_25_1_U0_din,
        if_full_n => start_for_xFPyrDownGaussianBlur_1080_1920_0_1_1_0_5_25_1_U0_full_n,
        if_write => xFpyrDownKernel_1080u_1920u_0u_1u_1_false_Loop_VITIS_LOOP_39_1_proc9_U0_start_write,
        if_dout => start_for_xFPyrDownGaussianBlur_1080_1920_0_1_1_0_5_25_1_U0_dout,
        if_empty_n => start_for_xFPyrDownGaussianBlur_1080_1920_0_1_1_0_5_25_1_U0_empty_n,
        if_read => xFPyrDownGaussianBlur_1080_1920_0_1_1_0_5_25_1_U0_ap_ready);

    start_for_xFpyrDownKernel_1080u_1920u_0u_1u_1_false_Loop_VITIS_LOOP_56_3_procbkb_U : component pyr_down_accel_start_for_xFpyrDownKernel_1080u_1920u_0u_1u_1_false_Loop_VITIS_LOOP_56_3_procbkb
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_xFpyrDownKernel_1080u_1920u_0u_1u_1_false_Loop_VITIS_LOOP_56_3_proc10_U0_din,
        if_full_n => start_for_xFpyrDownKernel_1080u_1920u_0u_1u_1_false_Loop_VITIS_LOOP_56_3_proc10_U0_full_n,
        if_write => xFPyrDownGaussianBlur_1080_1920_0_1_1_0_5_25_1_U0_start_write,
        if_dout => start_for_xFpyrDownKernel_1080u_1920u_0u_1u_1_false_Loop_VITIS_LOOP_56_3_proc10_U0_dout,
        if_empty_n => start_for_xFpyrDownKernel_1080u_1920u_0u_1u_1_false_Loop_VITIS_LOOP_56_3_proc10_U0_empty_n,
        if_read => xFpyrDownKernel_1080u_1920u_0u_1u_1_false_Loop_VITIS_LOOP_56_3_proc10_U0_ap_ready);




    ap_done <= xFpyrDownKernel_1080u_1920u_0u_1u_1_false_Loop_VITIS_LOOP_56_3_proc10_U0_ap_done;
    ap_idle <= (xFpyrDownKernel_1080u_1920u_0u_1u_1_false_Loop_VITIS_LOOP_56_3_proc10_U0_ap_idle and xFpyrDownKernel_1080u_1920u_0u_1u_1_false_Loop_VITIS_LOOP_39_1_proc9_U0_ap_idle and xFPyrDownGaussianBlur_1080_1920_0_1_1_0_5_25_1_U0_ap_idle);
    ap_ready <= xFpyrDownKernel_1080u_1920u_0u_1u_1_false_Loop_VITIS_LOOP_39_1_proc9_U0_ap_ready;
    ap_sync_continue <= ap_continue;
    ap_sync_done <= xFpyrDownKernel_1080u_1920u_0u_1u_1_false_Loop_VITIS_LOOP_56_3_proc10_U0_ap_done;
    ap_sync_ready <= xFpyrDownKernel_1080u_1920u_0u_1u_1_false_Loop_VITIS_LOOP_39_1_proc9_U0_ap_ready;
    pyr1_in_mat_431_read <= xFpyrDownKernel_1080u_1920u_0u_1u_1_false_Loop_VITIS_LOOP_39_1_proc9_U0_pyr1_in_mat_431_read;
    pyr1_out_mat_432_din <= xFpyrDownKernel_1080u_1920u_0u_1u_1_false_Loop_VITIS_LOOP_56_3_proc10_U0_pyr1_out_mat_432_din;
    pyr1_out_mat_432_write <= xFpyrDownKernel_1080u_1920u_0u_1u_1_false_Loop_VITIS_LOOP_56_3_proc10_U0_pyr1_out_mat_432_write;
    start_for_xFPyrDownGaussianBlur_1080_1920_0_1_1_0_5_25_1_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_xFpyrDownKernel_1080u_1920u_0u_1u_1_false_Loop_VITIS_LOOP_56_3_proc10_U0_din <= (0=>ap_const_logic_1, others=>'-');
    xFPyrDownGaussianBlur_1080_1920_0_1_1_0_5_25_1_U0_ap_continue <= ap_const_logic_1;
    xFPyrDownGaussianBlur_1080_1920_0_1_1_0_5_25_1_U0_ap_start <= start_for_xFPyrDownGaussianBlur_1080_1920_0_1_1_0_5_25_1_U0_empty_n;
    xFpyrDownKernel_1080u_1920u_0u_1u_1_false_Loop_VITIS_LOOP_39_1_proc9_U0_ap_continue <= ap_const_logic_1;
    xFpyrDownKernel_1080u_1920u_0u_1u_1_false_Loop_VITIS_LOOP_39_1_proc9_U0_ap_start <= ap_start;
    xFpyrDownKernel_1080u_1920u_0u_1u_1_false_Loop_VITIS_LOOP_56_3_proc10_U0_ap_continue <= ap_continue;
    xFpyrDownKernel_1080u_1920u_0u_1u_1_false_Loop_VITIS_LOOP_56_3_proc10_U0_ap_start <= start_for_xFpyrDownKernel_1080u_1920u_0u_1u_1_false_Loop_VITIS_LOOP_56_3_proc10_U0_empty_n;
    xFpyrDownKernel_1080u_1920u_0u_1u_1_false_Loop_VITIS_LOOP_56_3_proc10_U0_start_full_n <= ap_const_logic_1;
    xFpyrDownKernel_1080u_1920u_0u_1u_1_false_Loop_VITIS_LOOP_56_3_proc10_U0_start_write <= ap_const_logic_0;
end behav;
