int\r\nF_1 ( T_1 * V_1 ,\r\nunsigned int * V_2 ,\r\nT_1 * V_3 ,\r\nunsigned int * V_4 )\r\n{\r\nregister unsigned int V_5 , V_6 ;\r\nregister int V_7 ;\r\nregister boolean V_8 = FALSE ;\r\nV_5 = * V_1 ;\r\nif ( ( V_7 = F_2 ( V_5 ) ) == V_9 ) {\r\nif ( F_3 ( V_5 ) ) {\r\nif ( F_4 () ) return ( V_10 ) ;\r\nF_5 () ;\r\nF_6 ( V_5 ) ;\r\n}\r\n* V_3 = V_5 ;\r\nreturn ( V_11 ) ;\r\n}\r\nif ( ( V_7 -= V_12 ) >= V_13 - 1 ) {\r\n* V_3 = V_5 ;\r\nreturn ( V_11 ) ;\r\n}\r\nif ( V_7 >= 0 ) {\r\nF_7 ( V_5 ) ;\r\nV_6 = V_5 ;\r\nF_8 ( V_6 , ( V_13 - 1 ) - ( V_7 ) ) ;\r\nif ( F_9 ( V_5 , V_7 ) ) {\r\nV_8 = TRUE ;\r\nswitch ( F_10 () ) {\r\ncase V_14 :\r\nif ( F_11 ( V_5 ) ) F_12 ( V_6 ) ;\r\nbreak;\r\ncase V_15 :\r\nif ( F_13 ( V_5 ) ) F_12 ( V_6 ) ;\r\nbreak;\r\ncase V_16 :\r\nif ( F_14 ( V_5 , V_7 ) )\r\nif ( F_15 ( V_5 , V_7 )\r\n|| ( F_16 ( V_6 ) ) )\r\nF_12 ( V_6 ) ;\r\n}\r\n}\r\nF_17 ( V_6 , ( V_13 - 1 ) - ( V_7 ) ) ;\r\nif ( F_18 ( V_6 ) )\r\nF_19 ( V_6 , V_7 + ( V_12 + 1 ) ) ;\r\nelse F_19 ( V_6 , V_7 + V_12 ) ;\r\n}\r\nelse {\r\nV_6 = V_5 ;\r\nF_20 ( V_6 ) ;\r\nif ( F_21 ( V_5 ) ) {\r\nV_8 = TRUE ;\r\nswitch ( F_10 () ) {\r\ncase V_14 :\r\nif ( F_11 ( V_5 ) )\r\nF_19 ( V_6 , V_12 ) ;\r\nbreak;\r\ncase V_15 :\r\nif ( F_13 ( V_5 ) )\r\nF_19 ( V_6 , V_12 ) ;\r\nbreak;\r\ncase V_16 :\r\nif ( V_7 == - 1 )\r\nif ( F_22 ( V_5 ) )\r\nF_19 ( V_6 , V_12 ) ;\r\n}\r\n}\r\n}\r\n* V_3 = V_6 ;\r\nif ( V_8 ) {\r\nif ( F_23 () ) return ( V_17 ) ;\r\nelse F_24 () ;\r\n}\r\nreturn ( V_11 ) ;\r\n}\r\nint\r\nF_25 (\r\nT_2 * V_1 ,\r\nunsigned int * V_2 ,\r\nT_2 * V_3 ,\r\nunsigned int * V_4 )\r\n{\r\nregister unsigned int V_18 , V_19 , V_20 , V_21 ;\r\nregister int V_7 ;\r\nregister boolean V_8 = FALSE ;\r\nF_26 ( V_1 , V_18 , V_19 ) ;\r\nif ( ( V_7 = F_27 ( V_18 ) ) == V_22 ) {\r\nif ( F_28 ( V_18 ) ) {\r\nif ( F_4 () ) return ( V_10 ) ;\r\nF_5 () ;\r\nF_29 ( V_18 ) ;\r\n}\r\nF_30 ( V_18 , V_19 , V_3 ) ;\r\nreturn ( V_11 ) ;\r\n}\r\nif ( ( V_7 -= V_23 ) >= V_24 - 1 ) {\r\nF_30 ( V_18 , V_19 , V_3 ) ;\r\nreturn ( V_11 ) ;\r\n}\r\nif ( V_7 >= 0 ) {\r\nF_31 ( V_18 ) ;\r\nV_20 = V_18 ;\r\nV_21 = V_19 ;\r\nF_32 ( V_20 , V_21 , ( V_24 - 1 ) - ( V_7 ) ) ;\r\nif ( F_33 ( V_18 , V_19 , V_7 ) ) {\r\nV_8 = TRUE ;\r\nswitch ( F_10 () ) {\r\ncase V_14 :\r\nif ( F_34 ( V_18 ) )\r\nF_35 ( V_20 , V_21 ) ;\r\nbreak;\r\ncase V_15 :\r\nif ( F_36 ( V_18 ) )\r\nF_35 ( V_20 , V_21 ) ;\r\nbreak;\r\ncase V_16 :\r\nif ( F_37 ( V_18 , V_19 , V_7 ) )\r\nif ( F_38 ( V_18 , V_19 , V_7 )\r\n|| ( F_39 ( V_21 ) ) )\r\nF_35 ( V_20 , V_21 ) ;\r\n}\r\n}\r\nF_40 ( V_20 , V_21 , ( V_24 - 1 ) - ( V_7 ) ) ;\r\nif ( F_41 ( V_20 ) )\r\nF_42 ( V_20 , V_7 + ( V_23 + 1 ) ) ;\r\nelse F_42 ( V_20 , V_7 + V_23 ) ;\r\n}\r\nelse {\r\nV_20 = V_18 ;\r\nF_43 ( V_20 , V_21 ) ;\r\nif ( F_44 ( V_18 , V_19 ) ) {\r\nV_8 = TRUE ;\r\nswitch ( F_10 () ) {\r\ncase V_14 :\r\nif ( F_34 ( V_18 ) )\r\nF_42 ( V_20 , V_23 ) ;\r\nbreak;\r\ncase V_15 :\r\nif ( F_36 ( V_18 ) )\r\nF_42 ( V_20 , V_23 ) ;\r\nbreak;\r\ncase V_16 :\r\nif ( V_7 == - 1 )\r\nif ( F_45 ( V_18 , V_19 ) )\r\nF_42 ( V_20 , V_23 ) ;\r\n}\r\n}\r\n}\r\nF_30 ( V_20 , V_21 , V_3 ) ;\r\nif ( V_8 ) {\r\nif ( F_23 () ) return ( V_17 ) ;\r\nelse F_24 () ;\r\n}\r\nreturn ( V_11 ) ;\r\n}
