import lc3b_types::*;

module branch_predictor #(parameter entry = 8)
(
    input clk,
    input load,
    input [1:0] in,
    input [entry-1:0] index,
    output logic [1:0] prediction_taken
);

logic [1:0] data [2**entry-1:0] /* synthesis ramstyle = "logic" */;

/* Altera device registers are 0 at power on. Specify this
 * so that Modelsim works as expected.
 */
initial
begin
    for (int i = 0; i < $size(data); i++)
    begin
        data[i] = 2'b0;
    end
end

always_ff @(negedge clk)
begin
    if (load == 1)
    begin
        data[index] = in;
    end
end

always_comb
begin
    prediction_taken = data[index];
end

endmodule : branch_predictor
