{
  "board": {
    "design_settings": {
      "defaults": {
        "board_outline_line_width": 0.049999999999999996,
        "copper_line_width": 0.19999999999999998,
        "copper_text_italic": false,
        "copper_text_size_h": 1.5,
        "copper_text_size_v": 1.5,
        "copper_text_thickness": 0.3,
        "copper_text_upright": false,
        "courtyard_line_width": 0.049999999999999996,
        "dimension_precision": 4,
        "dimension_units": 3,
        "dimensions": {
          "arrow_length": 1270000,
          "extension_offset": 500000,
          "keep_text_aligned": true,
          "suppress_zeroes": false,
          "text_position": 0,
          "units_format": 1
        },
        "fab_line_width": 0.09999999999999999,
        "fab_text_italic": false,
        "fab_text_size_h": 1.0,
        "fab_text_size_v": 1.0,
        "fab_text_thickness": 0.15,
        "fab_text_upright": false,
        "other_line_width": 0.09999999999999999,
        "other_text_italic": false,
        "other_text_size_h": 1.0,
        "other_text_size_v": 1.0,
        "other_text_thickness": 0.15,
        "other_text_upright": false,
        "pads": {
          "drill": 0.762,
          "height": 1.524,
          "width": 1.524
        },
        "silk_line_width": 0.12,
        "silk_text_italic": false,
        "silk_text_size_h": 1.0,
        "silk_text_size_v": 1.0,
        "silk_text_thickness": 0.15,
        "silk_text_upright": false,
        "zones": {
          "45_degree_only": false,
          "min_clearance": 0.11
        }
      },
      "diff_pair_dimensions": [
        {
          "gap": 0.0,
          "via_gap": 0.0,
          "width": 0.0
        }
      ],
      "drc_exclusions": [],
      "meta": {
        "filename": "board_design_settings.json",
        "version": 2
      },
      "rule_severities": {
        "annular_width": "error",
        "clearance": "error",
        "copper_edge_clearance": "error",
        "courtyards_overlap": "error",
        "diff_pair_gap_out_of_range": "error",
        "diff_pair_uncoupled_length_too_long": "error",
        "drill_out_of_range": "error",
        "duplicate_footprints": "warning",
        "extra_footprint": "warning",
        "footprint_type_mismatch": "error",
        "hole_clearance": "error",
        "hole_near_hole": "error",
        "invalid_outline": "error",
        "item_on_disabled_layer": "error",
        "items_not_allowed": "error",
        "length_out_of_range": "error",
        "malformed_courtyard": "error",
        "microvia_drill_out_of_range": "error",
        "missing_courtyard": "ignore",
        "missing_footprint": "warning",
        "net_conflict": "warning",
        "npth_inside_courtyard": "ignore",
        "padstack": "error",
        "pth_inside_courtyard": "ignore",
        "shorting_items": "error",
        "silk_over_copper": "error",
        "silk_overlap": "error",
        "skew_out_of_range": "error",
        "through_hole_pad_without_hole": "error",
        "too_many_vias": "error",
        "track_dangling": "warning",
        "track_width": "error",
        "tracks_crossing": "error",
        "unconnected_items": "error",
        "unresolved_variable": "error",
        "via_dangling": "warning",
        "zone_has_empty_net": "error",
        "zones_intersect": "error"
      },
      "rule_severitieslegacy_courtyards_overlap": true,
      "rule_severitieslegacy_no_courtyard_defined": false,
      "rules": {
        "allow_blind_buried_vias": false,
        "allow_microvias": false,
        "max_error": 0.005,
        "min_clearance": 0.0,
        "min_copper_edge_clearance": 0.024999999999999998,
        "min_hole_clearance": 0.0,
        "min_hole_to_hole": 0.25,
        "min_microvia_diameter": 0.19999999999999998,
        "min_microvia_drill": 0.09999999999999999,
        "min_silk_clearance": 0.0,
        "min_through_hole_diameter": 0.19999999999999998,
        "min_track_width": 0.09999999999999999,
        "min_via_annular_width": 0.049999999999999996,
        "min_via_diameter": 0.45999999999999996,
        "use_height_for_length_calcs": true
      },
      "track_widths": [
        0.0,
        0.1,
        0.11,
        0.13,
        0.15,
        0.2,
        0.3,
        0.5
      ],
      "via_dimensions": [
        {
          "diameter": 0.0,
          "drill": 0.0
        },
        {
          "diameter": 0.46,
          "drill": 0.2
        }
      ],
      "zones_allow_external_fillets": false,
      "zones_use_no_outline": true
    },
    "layer_presets": []
  },
  "boards": [],
  "cvpcb": {
    "equivalence_files": []
  },
  "erc": {
    "erc_exclusions": [],
    "meta": {
      "version": 0
    },
    "pin_map": [
      [
        0,
        0,
        0,
        0,
        0,
        0,
        1,
        0,
        0,
        0,
        0,
        2
      ],
      [
        0,
        2,
        0,
        1,
        0,
        0,
        1,
        0,
        2,
        2,
        2,
        2
      ],
      [
        0,
        0,
        0,
        0,
        0,
        0,
        1,
        0,
        1,
        0,
        1,
        2
      ],
      [
        0,
        1,
        0,
        0,
        0,
        0,
        1,
        1,
        2,
        1,
        1,
        2
      ],
      [
        0,
        0,
        0,
        0,
        0,
        0,
        1,
        0,
        0,
        0,
        0,
        2
      ],
      [
        0,
        0,
        0,
        0,
        0,
        0,
        0,
        0,
        0,
        0,
        0,
        2
      ],
      [
        1,
        1,
        1,
        1,
        1,
        0,
        1,
        1,
        1,
        1,
        1,
        2
      ],
      [
        0,
        0,
        0,
        1,
        0,
        0,
        1,
        0,
        0,
        0,
        0,
        2
      ],
      [
        0,
        2,
        1,
        2,
        0,
        0,
        1,
        0,
        2,
        2,
        2,
        2
      ],
      [
        0,
        2,
        0,
        1,
        0,
        0,
        1,
        0,
        2,
        0,
        0,
        2
      ],
      [
        0,
        2,
        1,
        1,
        0,
        0,
        1,
        0,
        2,
        0,
        0,
        2
      ],
      [
        2,
        2,
        2,
        2,
        2,
        2,
        2,
        2,
        2,
        2,
        2,
        2
      ]
    ],
    "rule_severities": {
      "bus_definition_conflict": "error",
      "bus_entry_needed": "error",
      "bus_label_syntax": "error",
      "bus_to_bus_conflict": "error",
      "bus_to_net_conflict": "error",
      "different_unit_footprint": "error",
      "different_unit_net": "error",
      "duplicate_reference": "error",
      "duplicate_sheet_names": "error",
      "extra_units": "error",
      "global_label_dangling": "warning",
      "hier_label_mismatch": "error",
      "label_dangling": "error",
      "lib_symbol_issues": "warning",
      "multiple_net_names": "warning",
      "net_not_bus_member": "warning",
      "no_connect_connected": "warning",
      "no_connect_dangling": "warning",
      "pin_not_connected": "error",
      "pin_not_driven": "error",
      "pin_to_pin": "warning",
      "power_pin_not_driven": "error",
      "similar_labels": "warning",
      "unannotated": "error",
      "unit_value_mismatch": "error",
      "unresolved_variable": "error",
      "wire_dangling": "error"
    }
  },
  "libraries": {
    "pinned_footprint_libs": [],
    "pinned_symbol_libs": []
  },
  "meta": {
    "filename": "pcb.kicad_pro",
    "version": 1
  },
  "net_settings": {
    "classes": [
      {
        "bus_width": 12.0,
        "clearance": 0.1,
        "diff_pair_gap": 0.25,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "Default",
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.1,
        "via_diameter": 0.46,
        "via_drill": 0.2,
        "wire_width": 6.0
      },
      {
        "bus_width": 12.0,
        "clearance": 0.1,
        "diff_pair_gap": 0.25,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "CRAM",
        "nets": [
          "CRAMA_A0",
          "CRAMA_A1",
          "CRAMA_A10",
          "CRAMA_A11",
          "CRAMA_A12",
          "CRAMA_A13",
          "CRAMA_A14",
          "CRAMA_A15",
          "CRAMA_A16",
          "CRAMA_A17",
          "CRAMA_A18",
          "CRAMA_A19",
          "CRAMA_A2",
          "CRAMA_A20",
          "CRAMA_A21",
          "CRAMA_A3",
          "CRAMA_A4",
          "CRAMA_A5",
          "CRAMA_A6",
          "CRAMA_A7",
          "CRAMA_A8",
          "CRAMA_A9",
          "CRAMA_ADVN",
          "CRAMA_CEN",
          "CRAMA_CLK",
          "CRAMA_CRE",
          "CRAMA_DQ0",
          "CRAMA_DQ1",
          "CRAMA_DQ10",
          "CRAMA_DQ11",
          "CRAMA_DQ12",
          "CRAMA_DQ13",
          "CRAMA_DQ14",
          "CRAMA_DQ15",
          "CRAMA_DQ2",
          "CRAMA_DQ3",
          "CRAMA_DQ4",
          "CRAMA_DQ5",
          "CRAMA_DQ6",
          "CRAMA_DQ7",
          "CRAMA_DQ8",
          "CRAMA_DQ9",
          "CRAMA_LBN",
          "CRAMA_OEN",
          "CRAMA_UBN",
          "CRAMA_WAIT",
          "CRAMA_WEN",
          "CRAMB_A0",
          "CRAMB_A1",
          "CRAMB_A10",
          "CRAMB_A11",
          "CRAMB_A12",
          "CRAMB_A13",
          "CRAMB_A14",
          "CRAMB_A15",
          "CRAMB_A16",
          "CRAMB_A17",
          "CRAMB_A18",
          "CRAMB_A19",
          "CRAMB_A2",
          "CRAMB_A20",
          "CRAMB_A21",
          "CRAMB_A3",
          "CRAMB_A4",
          "CRAMB_A5",
          "CRAMB_A6",
          "CRAMB_A7",
          "CRAMB_A8",
          "CRAMB_A9",
          "CRAMB_ADVN",
          "CRAMB_CEN",
          "CRAMB_CLK",
          "CRAMB_CRE",
          "CRAMB_DQ0",
          "CRAMB_DQ1",
          "CRAMB_DQ10",
          "CRAMB_DQ11",
          "CRAMB_DQ12",
          "CRAMB_DQ13",
          "CRAMB_DQ14",
          "CRAMB_DQ15",
          "CRAMB_DQ2",
          "CRAMB_DQ3",
          "CRAMB_DQ4",
          "CRAMB_DQ5",
          "CRAMB_DQ6",
          "CRAMB_DQ7",
          "CRAMB_DQ8",
          "CRAMB_DQ9",
          "CRAMB_LBN",
          "CRAMB_OEN",
          "CRAMB_UBN",
          "CRAMB_WAIT",
          "CRAMB_WEN"
        ],
        "pcb_color": "rgb(0, 212, 0)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.1,
        "via_diameter": 0.46,
        "via_drill": 0.2,
        "wire_width": 6.0
      },
      {
        "bus_width": 12.0,
        "clearance": 0.1,
        "diff_pair_gap": 0.25,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "CSI",
        "nets": [
          "CSI_D0",
          "CSI_D1",
          "CSI_D10",
          "CSI_D11",
          "CSI_D12",
          "CSI_D13",
          "CSI_D14",
          "CSI_D15",
          "CSI_D2",
          "CSI_D3",
          "CSI_D4",
          "CSI_D5",
          "CSI_D6",
          "CSI_D7",
          "CSI_D8",
          "CSI_D9",
          "CSI_HSYNC",
          "CSI_PCLK",
          "CSI_VSYNC"
        ],
        "pcb_color": "rgb(0, 255, 255)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.1,
        "via_diameter": 0.46,
        "via_drill": 0.2,
        "wire_width": 6.0
      },
      {
        "bus_width": 12.0,
        "clearance": 0.1,
        "diff_pair_gap": 0.1,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.15,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "DP",
        "nets": [
          "/usb/DP_AUXN",
          "/usb/DP_AUXP",
          "/usb/DP_N0",
          "/usb/DP_N1",
          "/usb/DP_P0",
          "/usb/DP_P1"
        ],
        "pcb_color": "rgb(0, 0, 255)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.15,
        "via_diameter": 0.46,
        "via_drill": 0.2,
        "wire_width": 6.0
      },
      {
        "bus_width": 12.0,
        "clearance": 0.1,
        "diff_pair_gap": 0.1,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.15,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "DSI",
        "nets": [
          "MIPI_CKN",
          "MIPI_CKP",
          "MIPI_D0N",
          "MIPI_D0P",
          "MIPI_D1N",
          "MIPI_D1P"
        ],
        "pcb_color": "rgb(255, 0, 0)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.15,
        "via_diameter": 0.46,
        "via_drill": 0.2,
        "wire_width": 6.0
      },
      {
        "bus_width": 12.0,
        "clearance": 0.1,
        "diff_pair_gap": 0.25,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "FPGACOM",
        "nets": [
          "FSPI_2A_CS",
          "FSPI_2A_D0",
          "FSPI_2A_D1",
          "FSPI_2A_D2",
          "FSPI_2A_D3",
          "FSPI_2A_SCK",
          "UART2_RXD",
          "UART2_TXD"
        ],
        "pcb_color": "rgb(0, 194, 194)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.1,
        "via_diameter": 0.46,
        "via_drill": 0.2,
        "wire_width": 6.0
      },
      {
        "bus_width": 12.0,
        "clearance": 0.1,
        "diff_pair_gap": 0.25,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "SD",
        "nets": [
          "SD_CLK",
          "SD_CMD",
          "SD_D0",
          "SD_D1",
          "SD_D2",
          "SD_D3"
        ],
        "pcb_color": "rgb(255, 0, 255)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.1,
        "via_diameter": 0.46,
        "via_drill": 0.2,
        "wire_width": 6.0
      },
      {
        "bus_width": 12.0,
        "clearance": 0.1,
        "diff_pair_gap": 0.25,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "SDRAM",
        "nets": [
          "SDRAM_A0",
          "SDRAM_A1",
          "SDRAM_A10",
          "SDRAM_A11",
          "SDRAM_A12",
          "SDRAM_A2",
          "SDRAM_A3",
          "SDRAM_A4",
          "SDRAM_A5",
          "SDRAM_A6",
          "SDRAM_A7",
          "SDRAM_A8",
          "SDRAM_A9",
          "SDRAM_BA0",
          "SDRAM_BA1",
          "SDRAM_CAS",
          "SDRAM_CKE",
          "SDRAM_CLK",
          "SDRAM_CS0",
          "SDRAM_D0",
          "SDRAM_D1",
          "SDRAM_D10",
          "SDRAM_D11",
          "SDRAM_D12",
          "SDRAM_D13",
          "SDRAM_D14",
          "SDRAM_D15",
          "SDRAM_D16",
          "SDRAM_D17",
          "SDRAM_D18",
          "SDRAM_D19",
          "SDRAM_D2",
          "SDRAM_D20",
          "SDRAM_D21",
          "SDRAM_D22",
          "SDRAM_D23",
          "SDRAM_D24",
          "SDRAM_D25",
          "SDRAM_D26",
          "SDRAM_D27",
          "SDRAM_D28",
          "SDRAM_D29",
          "SDRAM_D3",
          "SDRAM_D30",
          "SDRAM_D31",
          "SDRAM_D4",
          "SDRAM_D5",
          "SDRAM_D6",
          "SDRAM_D7",
          "SDRAM_D8",
          "SDRAM_D9",
          "SDRAM_DM0",
          "SDRAM_DM1",
          "SDRAM_DM2",
          "SDRAM_DM3",
          "SDRAM_RAS",
          "SDRAM_WE"
        ],
        "pcb_color": "rgb(209, 208, 0)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.1,
        "via_diameter": 0.46,
        "via_drill": 0.2,
        "wire_width": 6.0
      }
    ],
    "meta": {
      "version": 2
    },
    "net_colors": {
      "+1V0_FPGA": "rgb(255, 99, 49)",
      "+1V8": "rgb(194, 0, 194)",
      "+1V8_FPGA": "rgb(255, 231, 39)",
      "+3V3": "rgb(194, 0, 0)",
      "+RAM": "rgb(67, 255, 193)"
    }
  },
  "pcbnew": {
    "last_paths": {
      "gencad": "",
      "idf": "",
      "netlist": "",
      "specctra_dsn": "",
      "step": "",
      "vrml": ""
    },
    "page_layout_descr_file": ""
  },
  "schematic": {
    "annotate_start_num": 800,
    "drawing": {
      "default_bus_thickness": 12.0,
      "default_junction_size": 36.0,
      "default_line_thickness": 6.0,
      "default_text_size": 50.0,
      "default_wire_thickness": 6.0,
      "field_names": [],
      "intersheets_ref_own_page": false,
      "intersheets_ref_prefix": "",
      "intersheets_ref_short": false,
      "intersheets_ref_show": false,
      "intersheets_ref_suffix": "",
      "junction_size_choice": 3,
      "label_size_ratio": 0.3,
      "pin_symbol_size": 25.0,
      "text_offset_ratio": 0.3
    },
    "legacy_lib_dir": "",
    "legacy_lib_list": [],
    "meta": {
      "version": 1
    },
    "net_format_name": "",
    "ngspice": {
      "fix_include_paths": true,
      "fix_passive_vals": false,
      "meta": {
        "version": 0
      },
      "model_mode": 0,
      "workbook_filename": ""
    },
    "page_layout_descr_file": "",
    "plot_directory": "",
    "spice_adjust_passive_values": false,
    "spice_external_command": "spice \"%I\"",
    "subpart_first_id": 65,
    "subpart_id_separator": 0
  },
  "sheets": [
    [
      "0da8b2d0-0667-4bc1-8e4c-0680a229f744",
      ""
    ],
    [
      "00000000-0000-0000-0000-00005e1291bc",
      "power"
    ],
    [
      "81c8d95c-2ec3-4df7-adc0-a28a4b9f18a7",
      "mcu"
    ],
    [
      "00000000-0000-0000-0000-00005fee12c8",
      "fpga"
    ],
    [
      "00000000-0000-0000-0000-00005e129265",
      "ram"
    ],
    [
      "00000000-0000-0000-0000-00005e1292ac",
      "audio"
    ],
    [
      "00000000-0000-0000-0000-00005e1292f5",
      "lcd"
    ],
    [
      "00000000-0000-0000-0000-00005e12935c",
      "keypad"
    ],
    [
      "00000000-0000-0000-0000-00005e129394",
      "microsd"
    ],
    [
      "00000000-0000-0000-0000-00005e1293c4",
      "usb"
    ]
  ],
  "text_variables": {}
}
