`define REG_ECHO                0
`define REG_PLL_BYPASS          1
`define REG_TARGET_RESET_REG    2
`define REG_FPGA_RESET_REG      3

