/*                                                                         */
/* Generated by Semifore, Inc. csrCompile                                  */
/*    Version: 2018.12.01 Build: release Linux 64-bit                      */
/*    C Header output                                                      */
/*                                                                         */
/* Command Line:                                                           */
/*    csrCompile -w -c                                                     */
/*    /home/kalyan/elb_src1/elba/verif/common/csr_gen/ctype.css -t h       */
/*    elba/design/ms/src/elb_ms.gcsr                                       */
/*    -I/home/kalyan/elb_src1/elba/verif/common/csr_gen                    */
/*    -I/home/kalyan/elb_src1/elba/design/common -O                        */
/*                                                                         */
/* Input files:                                                            */
/*    elba/design/ms/src/elb_ms.gcsr                                       */
/*                                                                         */
/* Included files:                                                         */
/*    /home/kalyan/elb_src1/elba/design/common/csr_rdintr.csr.pp           */
/*    /home/kalyan/elb_src1/elba/design/common/csr_scratch.csr.pp          */
/*    /home/kalyan/elb_src1/elba/design/common/elb_common.csr              */
/*    elba/design/ms/src/ms_inval_filter.gcsr                              */
/*    elba/design/ms/src/mse.gcsr                                          */
/*                                                                         */
/* Configuration files:                                                    */
/*    /home/kalyan/elb_src1/elba/verif/common/csr_gen/ctype.css            */
/*                                                                         */
/* Generated on: Fri Jul 26 16:49:06 2019                                  */
/*           by: kalyan                                                    */
/*                                                                         */

#ifndef _ELB_MS_H_
#define _ELB_MS_H_



/* ####################################################################### */
/*        ADDRESS MACROS                                                   */
/* ####################################################################### */

/* Address Space for Addressmap: elb_ms_csr                                */
/* Source filename: elba/design/ms/src/elb_ms.gcsr, line: 399              */
/* Register: elb_ms_csr.base                                               */
#define ELB_MS_CSR_BASE_ADDRESS 0x0
#define ELB_MS_CSR_BASE_BYTE_ADDRESS 0x0
/* Register: elb_ms_csr.rdintr                                             */
#define ELB_MS_CSR_RDINTR_ADDRESS 0x1
#define ELB_MS_CSR_RDINTR_BYTE_ADDRESS 0x4
/* Addressmap: elb_ms_csr.mse                                              */
#define ELB_MS_CSR_MSE_ADDRESS 0x400
#define ELB_MS_CSR_MSE_BYTE_ADDRESS 0x1000
/* Register: elb_ms_csr.mse.cfg_elam_general                               */
#define ELB_MS_CSR_MSE_CFG_ELAM_GENERAL_ADDRESS 0x400
#define ELB_MS_CSR_MSE_CFG_ELAM_GENERAL_BYTE_ADDRESS 0x1000
/* Wide Memory: elb_ms_csr.mse.dhs_elam_m                                  */
#define ELB_MS_CSR_MSE_DHS_ELAM_M_ADDRESS 0x500
#define ELB_MS_CSR_MSE_DHS_ELAM_M_BYTE_ADDRESS 0x1400
/* Wide Register: elb_ms_csr.mse.dhs_elam_m.entry                          */
#define ELB_MS_CSR_MSE_DHS_ELAM_M_ENTRY_ADDRESS 0x500
#define ELB_MS_CSR_MSE_DHS_ELAM_M_ENTRY_BYTE_ADDRESS 0x1400
#define ELB_MS_CSR_MSE_DHS_ELAM_M_ENTRY_ARRAY_ELEMENT_SIZE 0x1
#define ELB_MS_CSR_MSE_DHS_ELAM_M_ENTRY_ARRAY_COUNT 0x5
#define ELB_MS_CSR_MSE_DHS_ELAM_M_ENTRY_ARRAY_INDEX_MAX 0x4
#define ELB_MS_CSR_MSE_DHS_ELAM_M_ENTRY_ARRAY_INDEX_MIN 0x0
/* Register: elb_ms_csr.mse.dhs_elam_m.entry.entry_0_32                    */
#define ELB_MS_CSR_MSE_DHS_ELAM_M_ENTRY_ENTRY_0_32_ADDRESS 0x500
#define ELB_MS_CSR_MSE_DHS_ELAM_M_ENTRY_ENTRY_0_32_BYTE_ADDRESS 0x1400
/* Register: elb_ms_csr.mse.dhs_elam_m.entry.entry_1_32                    */
#define ELB_MS_CSR_MSE_DHS_ELAM_M_ENTRY_ENTRY_1_32_ADDRESS 0x501
#define ELB_MS_CSR_MSE_DHS_ELAM_M_ENTRY_ENTRY_1_32_BYTE_ADDRESS 0x1404
/* Register: elb_ms_csr.mse.dhs_elam_m.entry.entry_2_32                    */
#define ELB_MS_CSR_MSE_DHS_ELAM_M_ENTRY_ENTRY_2_32_ADDRESS 0x502
#define ELB_MS_CSR_MSE_DHS_ELAM_M_ENTRY_ENTRY_2_32_BYTE_ADDRESS 0x1408
/* Register: elb_ms_csr.mse.dhs_elam_m.entry.entry_3_32                    */
#define ELB_MS_CSR_MSE_DHS_ELAM_M_ENTRY_ENTRY_3_32_ADDRESS 0x503
#define ELB_MS_CSR_MSE_DHS_ELAM_M_ENTRY_ENTRY_3_32_BYTE_ADDRESS 0x140c
/* Register: elb_ms_csr.mse.dhs_elam_m.entry.entry_4_32                    */
#define ELB_MS_CSR_MSE_DHS_ELAM_M_ENTRY_ENTRY_4_32_ADDRESS 0x504
#define ELB_MS_CSR_MSE_DHS_ELAM_M_ENTRY_ENTRY_4_32_BYTE_ADDRESS 0x1410
/* Register: elb_ms_csr.mse.dhs_elam_m.entry.entry_5_32                    */
#define ELB_MS_CSR_MSE_DHS_ELAM_M_ENTRY_ENTRY_5_32_ADDRESS 0x505
#define ELB_MS_CSR_MSE_DHS_ELAM_M_ENTRY_ENTRY_5_32_BYTE_ADDRESS 0x1414
/* Register: elb_ms_csr.mse.dhs_elam_m.entry.entry_6_32                    */
#define ELB_MS_CSR_MSE_DHS_ELAM_M_ENTRY_ENTRY_6_32_ADDRESS 0x506
#define ELB_MS_CSR_MSE_DHS_ELAM_M_ENTRY_ENTRY_6_32_BYTE_ADDRESS 0x1418
/* Register: elb_ms_csr.mse.dhs_elam_m.entry.entry_7_32                    */
#define ELB_MS_CSR_MSE_DHS_ELAM_M_ENTRY_ENTRY_7_32_ADDRESS 0x507
#define ELB_MS_CSR_MSE_DHS_ELAM_M_ENTRY_ENTRY_7_32_BYTE_ADDRESS 0x141c
/* Register: elb_ms_csr.mse.dhs_elam_m.entry.entry_8_32                    */
#define ELB_MS_CSR_MSE_DHS_ELAM_M_ENTRY_ENTRY_8_32_ADDRESS 0x508
#define ELB_MS_CSR_MSE_DHS_ELAM_M_ENTRY_ENTRY_8_32_BYTE_ADDRESS 0x1420
/* Register: elb_ms_csr.mse.dhs_elam_m.entry.entry_9_32                    */
#define ELB_MS_CSR_MSE_DHS_ELAM_M_ENTRY_ENTRY_9_32_ADDRESS 0x509
#define ELB_MS_CSR_MSE_DHS_ELAM_M_ENTRY_ENTRY_9_32_BYTE_ADDRESS 0x1424
/* Register: elb_ms_csr.mse.dhs_elam_m.entry.entry_10_32                   */
#define ELB_MS_CSR_MSE_DHS_ELAM_M_ENTRY_ENTRY_10_32_ADDRESS 0x50a
#define ELB_MS_CSR_MSE_DHS_ELAM_M_ENTRY_ENTRY_10_32_BYTE_ADDRESS 0x1428
/* Register: elb_ms_csr.mse.dhs_elam_m.entry.entry_11_32                   */
#define ELB_MS_CSR_MSE_DHS_ELAM_M_ENTRY_ENTRY_11_32_ADDRESS 0x50b
#define ELB_MS_CSR_MSE_DHS_ELAM_M_ENTRY_ENTRY_11_32_BYTE_ADDRESS 0x142c
/* Register: elb_ms_csr.mse.dhs_elam_m.entry.entry_12_32                   */
#define ELB_MS_CSR_MSE_DHS_ELAM_M_ENTRY_ENTRY_12_32_ADDRESS 0x50c
#define ELB_MS_CSR_MSE_DHS_ELAM_M_ENTRY_ENTRY_12_32_BYTE_ADDRESS 0x1430
/* Register: elb_ms_csr.mse.dhs_elam_m.entry.entry_13_32                   */
#define ELB_MS_CSR_MSE_DHS_ELAM_M_ENTRY_ENTRY_13_32_ADDRESS 0x50d
#define ELB_MS_CSR_MSE_DHS_ELAM_M_ENTRY_ENTRY_13_32_BYTE_ADDRESS 0x1434
/* Register: elb_ms_csr.mse.dhs_elam_m.entry.entry_14_32                   */
#define ELB_MS_CSR_MSE_DHS_ELAM_M_ENTRY_ENTRY_14_32_ADDRESS 0x50e
#define ELB_MS_CSR_MSE_DHS_ELAM_M_ENTRY_ENTRY_14_32_BYTE_ADDRESS 0x1438
/* Register: elb_ms_csr.mse.dhs_elam_m.entry.entry_15_32                   */
#define ELB_MS_CSR_MSE_DHS_ELAM_M_ENTRY_ENTRY_15_32_ADDRESS 0x50f
#define ELB_MS_CSR_MSE_DHS_ELAM_M_ENTRY_ENTRY_15_32_BYTE_ADDRESS 0x143c
/* Register: elb_ms_csr.mse.dhs_elam_m.entry.entry_16_32                   */
#define ELB_MS_CSR_MSE_DHS_ELAM_M_ENTRY_ENTRY_16_32_ADDRESS 0x510
#define ELB_MS_CSR_MSE_DHS_ELAM_M_ENTRY_ENTRY_16_32_BYTE_ADDRESS 0x1440
/* Register: elb_ms_csr.mse.dhs_elam_m.entry.entry_17_32                   */
#define ELB_MS_CSR_MSE_DHS_ELAM_M_ENTRY_ENTRY_17_32_ADDRESS 0x511
#define ELB_MS_CSR_MSE_DHS_ELAM_M_ENTRY_ENTRY_17_32_BYTE_ADDRESS 0x1444
/* Register: elb_ms_csr.mse.dhs_elam_m.entry.entry_18_32                   */
#define ELB_MS_CSR_MSE_DHS_ELAM_M_ENTRY_ENTRY_18_32_ADDRESS 0x512
#define ELB_MS_CSR_MSE_DHS_ELAM_M_ENTRY_ENTRY_18_32_BYTE_ADDRESS 0x1448
/* Register: elb_ms_csr.mse.dhs_elam_m.entry.entry_19_32                   */
#define ELB_MS_CSR_MSE_DHS_ELAM_M_ENTRY_ENTRY_19_32_ADDRESS 0x513
#define ELB_MS_CSR_MSE_DHS_ELAM_M_ENTRY_ENTRY_19_32_BYTE_ADDRESS 0x144c
/* Register: elb_ms_csr.mse.dhs_elam_m.entry.entry_20_32                   */
#define ELB_MS_CSR_MSE_DHS_ELAM_M_ENTRY_ENTRY_20_32_ADDRESS 0x514
#define ELB_MS_CSR_MSE_DHS_ELAM_M_ENTRY_ENTRY_20_32_BYTE_ADDRESS 0x1450
/* Register: elb_ms_csr.mse.dhs_elam_m.entry.entry_21_32                   */
#define ELB_MS_CSR_MSE_DHS_ELAM_M_ENTRY_ENTRY_21_32_ADDRESS 0x515
#define ELB_MS_CSR_MSE_DHS_ELAM_M_ENTRY_ENTRY_21_32_BYTE_ADDRESS 0x1454
/* Register: elb_ms_csr.mse.dhs_elam_m.entry.entry_22_32                   */
#define ELB_MS_CSR_MSE_DHS_ELAM_M_ENTRY_ENTRY_22_32_ADDRESS 0x516
#define ELB_MS_CSR_MSE_DHS_ELAM_M_ENTRY_ENTRY_22_32_BYTE_ADDRESS 0x1458
/* Register: elb_ms_csr.mse.dhs_elam_m.entry.entry_23_32                   */
#define ELB_MS_CSR_MSE_DHS_ELAM_M_ENTRY_ENTRY_23_32_ADDRESS 0x517
#define ELB_MS_CSR_MSE_DHS_ELAM_M_ENTRY_ENTRY_23_32_BYTE_ADDRESS 0x145c
/* Register: elb_ms_csr.mse.dhs_elam_m.entry.entry_24_32                   */
#define ELB_MS_CSR_MSE_DHS_ELAM_M_ENTRY_ENTRY_24_32_ADDRESS 0x518
#define ELB_MS_CSR_MSE_DHS_ELAM_M_ENTRY_ENTRY_24_32_BYTE_ADDRESS 0x1460
/* Register: elb_ms_csr.mse.dhs_elam_m.entry.entry_25_32                   */
#define ELB_MS_CSR_MSE_DHS_ELAM_M_ENTRY_ENTRY_25_32_ADDRESS 0x519
#define ELB_MS_CSR_MSE_DHS_ELAM_M_ENTRY_ENTRY_25_32_BYTE_ADDRESS 0x1464
/* Register: elb_ms_csr.mse.dhs_elam_m.entry.entry_26_32                   */
#define ELB_MS_CSR_MSE_DHS_ELAM_M_ENTRY_ENTRY_26_32_ADDRESS 0x51a
#define ELB_MS_CSR_MSE_DHS_ELAM_M_ENTRY_ENTRY_26_32_BYTE_ADDRESS 0x1468
/* Register: elb_ms_csr.mse.dhs_elam_m.entry.entry_27_32                   */
#define ELB_MS_CSR_MSE_DHS_ELAM_M_ENTRY_ENTRY_27_32_ADDRESS 0x51b
#define ELB_MS_CSR_MSE_DHS_ELAM_M_ENTRY_ENTRY_27_32_BYTE_ADDRESS 0x146c
/* Register: elb_ms_csr.mse.dhs_elam_m.entry.entry_28_32                   */
#define ELB_MS_CSR_MSE_DHS_ELAM_M_ENTRY_ENTRY_28_32_ADDRESS 0x51c
#define ELB_MS_CSR_MSE_DHS_ELAM_M_ENTRY_ENTRY_28_32_BYTE_ADDRESS 0x1470
/* Register: elb_ms_csr.mse.dhs_elam_m.entry.entry_29_32                   */
#define ELB_MS_CSR_MSE_DHS_ELAM_M_ENTRY_ENTRY_29_32_ADDRESS 0x51d
#define ELB_MS_CSR_MSE_DHS_ELAM_M_ENTRY_ENTRY_29_32_BYTE_ADDRESS 0x1474
/* Register: elb_ms_csr.mse.dhs_elam_m.entry.entry_30_32                   */
#define ELB_MS_CSR_MSE_DHS_ELAM_M_ENTRY_ENTRY_30_32_ADDRESS 0x51e
#define ELB_MS_CSR_MSE_DHS_ELAM_M_ENTRY_ENTRY_30_32_BYTE_ADDRESS 0x1478
/* Register: elb_ms_csr.mse.dhs_elam_m.entry.entry_31_32                   */
#define ELB_MS_CSR_MSE_DHS_ELAM_M_ENTRY_ENTRY_31_32_ADDRESS 0x51f
#define ELB_MS_CSR_MSE_DHS_ELAM_M_ENTRY_ENTRY_31_32_BYTE_ADDRESS 0x147c
/* Register: elb_ms_csr.mse.cfg_elam_breakout                              */
#define ELB_MS_CSR_MSE_CFG_ELAM_BREAKOUT_ADDRESS 0x600
#define ELB_MS_CSR_MSE_CFG_ELAM_BREAKOUT_BYTE_ADDRESS 0x1800
/* Memory: elb_ms_csr.mse.dhs_elam_eqt                                     */
#define ELB_MS_CSR_MSE_DHS_ELAM_EQT_ADDRESS 0x604
#define ELB_MS_CSR_MSE_DHS_ELAM_EQT_BYTE_ADDRESS 0x1810
/* Register: elb_ms_csr.mse.dhs_elam_eqt.entry                             */
#define ELB_MS_CSR_MSE_DHS_ELAM_EQT_ENTRY_ADDRESS 0x604
#define ELB_MS_CSR_MSE_DHS_ELAM_EQT_ENTRY_BYTE_ADDRESS 0x1810
#define ELB_MS_CSR_MSE_DHS_ELAM_EQT_ENTRY_ARRAY_ELEMENT_SIZE 0x1
#define ELB_MS_CSR_MSE_DHS_ELAM_EQT_ENTRY_ARRAY_COUNT 0x4
#define ELB_MS_CSR_MSE_DHS_ELAM_EQT_ENTRY_ARRAY_INDEX_MAX 0x3
#define ELB_MS_CSR_MSE_DHS_ELAM_EQT_ENTRY_ARRAY_INDEX_MIN 0x0
/* Wide Memory: elb_ms_csr.mse.dhs_elam_branch                             */
#define ELB_MS_CSR_MSE_DHS_ELAM_BRANCH_ADDRESS 0x640
#define ELB_MS_CSR_MSE_DHS_ELAM_BRANCH_BYTE_ADDRESS 0x1900
/* Wide Register: elb_ms_csr.mse.dhs_elam_branch.entry                     */
#define ELB_MS_CSR_MSE_DHS_ELAM_BRANCH_ENTRY_ADDRESS 0x640
#define ELB_MS_CSR_MSE_DHS_ELAM_BRANCH_ENTRY_BYTE_ADDRESS 0x1900
#define ELB_MS_CSR_MSE_DHS_ELAM_BRANCH_ENTRY_ARRAY_ELEMENT_SIZE 0x1
#define ELB_MS_CSR_MSE_DHS_ELAM_BRANCH_ENTRY_ARRAY_COUNT 0x18
#define ELB_MS_CSR_MSE_DHS_ELAM_BRANCH_ENTRY_ARRAY_INDEX_MAX 0x17
#define ELB_MS_CSR_MSE_DHS_ELAM_BRANCH_ENTRY_ARRAY_INDEX_MIN 0x0
/* Register: elb_ms_csr.mse.dhs_elam_branch.entry.entry_0_2                */
#define ELB_MS_CSR_MSE_DHS_ELAM_BRANCH_ENTRY_ENTRY_0_2_ADDRESS 0x640
#define ELB_MS_CSR_MSE_DHS_ELAM_BRANCH_ENTRY_ENTRY_0_2_BYTE_ADDRESS 0x1900
/* Register: elb_ms_csr.mse.dhs_elam_branch.entry.entry_1_2                */
#define ELB_MS_CSR_MSE_DHS_ELAM_BRANCH_ENTRY_ENTRY_1_2_ADDRESS 0x641
#define ELB_MS_CSR_MSE_DHS_ELAM_BRANCH_ENTRY_ENTRY_1_2_BYTE_ADDRESS 0x1904
/* Register: elb_ms_csr.mse.cfg_elam_control                               */
#define ELB_MS_CSR_MSE_CFG_ELAM_CONTROL_ADDRESS 0x680
#define ELB_MS_CSR_MSE_CFG_ELAM_CONTROL_BYTE_ADDRESS 0x1a00
/* Register: elb_ms_csr.mse.cfg_elam_ext_trig                              */
#define ELB_MS_CSR_MSE_CFG_ELAM_EXT_TRIG_ADDRESS 0x681
#define ELB_MS_CSR_MSE_CFG_ELAM_EXT_TRIG_BYTE_ADDRESS 0x1a04
/* Wide Memory: elb_ms_csr.mse.dhs_elam_capture_en                         */
#define ELB_MS_CSR_MSE_DHS_ELAM_CAPTURE_EN_ADDRESS 0x688
#define ELB_MS_CSR_MSE_DHS_ELAM_CAPTURE_EN_BYTE_ADDRESS 0x1a20
/* Wide Register: elb_ms_csr.mse.dhs_elam_capture_en.entry                 */
#define ELB_MS_CSR_MSE_DHS_ELAM_CAPTURE_EN_ENTRY_ADDRESS 0x688
#define ELB_MS_CSR_MSE_DHS_ELAM_CAPTURE_EN_ENTRY_BYTE_ADDRESS 0x1a20
#define ELB_MS_CSR_MSE_DHS_ELAM_CAPTURE_EN_ENTRY_ARRAY_ELEMENT_SIZE 0x1
#define ELB_MS_CSR_MSE_DHS_ELAM_CAPTURE_EN_ENTRY_ARRAY_COUNT 0x4
#define ELB_MS_CSR_MSE_DHS_ELAM_CAPTURE_EN_ENTRY_ARRAY_INDEX_MAX 0x3
#define ELB_MS_CSR_MSE_DHS_ELAM_CAPTURE_EN_ENTRY_ARRAY_INDEX_MIN 0x0
/* Register: elb_ms_csr.mse.dhs_elam_capture_en.entry.entry_0_2            */
#define ELB_MS_CSR_MSE_DHS_ELAM_CAPTURE_EN_ENTRY_ENTRY_0_2_ADDRESS 0x688
#define ELB_MS_CSR_MSE_DHS_ELAM_CAPTURE_EN_ENTRY_ENTRY_0_2_BYTE_ADDRESS 0x1a20
/* Register: elb_ms_csr.mse.dhs_elam_capture_en.entry.entry_1_2            */
#define ELB_MS_CSR_MSE_DHS_ELAM_CAPTURE_EN_ENTRY_ENTRY_1_2_ADDRESS 0x689
#define ELB_MS_CSR_MSE_DHS_ELAM_CAPTURE_EN_ENTRY_ENTRY_1_2_BYTE_ADDRESS 0x1a24
/* Wide Register: elb_ms_csr.mse.sta_elam                                  */
#define ELB_MS_CSR_MSE_STA_ELAM_ADDRESS 0x690
#define ELB_MS_CSR_MSE_STA_ELAM_BYTE_ADDRESS 0x1a40
/* Register: elb_ms_csr.mse.sta_elam.sta_elam_0_3                          */
#define ELB_MS_CSR_MSE_STA_ELAM_STA_ELAM_0_3_ADDRESS 0x690
#define ELB_MS_CSR_MSE_STA_ELAM_STA_ELAM_0_3_BYTE_ADDRESS 0x1a40
/* Register: elb_ms_csr.mse.sta_elam.sta_elam_1_3                          */
#define ELB_MS_CSR_MSE_STA_ELAM_STA_ELAM_1_3_ADDRESS 0x691
#define ELB_MS_CSR_MSE_STA_ELAM_STA_ELAM_1_3_BYTE_ADDRESS 0x1a44
/* Register: elb_ms_csr.mse.sta_elam.sta_elam_2_3                          */
#define ELB_MS_CSR_MSE_STA_ELAM_STA_ELAM_2_3_ADDRESS 0x692
#define ELB_MS_CSR_MSE_STA_ELAM_STA_ELAM_2_3_BYTE_ADDRESS 0x1a48
/* Wide Memory: elb_ms_csr.mse.dhs_elam_mem                                */
#define ELB_MS_CSR_MSE_DHS_ELAM_MEM_ADDRESS 0x6a0
#define ELB_MS_CSR_MSE_DHS_ELAM_MEM_BYTE_ADDRESS 0x1a80
/* Wide Register: elb_ms_csr.mse.dhs_elam_mem.entry                        */
#define ELB_MS_CSR_MSE_DHS_ELAM_MEM_ENTRY_ADDRESS 0x6a0
#define ELB_MS_CSR_MSE_DHS_ELAM_MEM_ENTRY_BYTE_ADDRESS 0x1a80
/* Register: elb_ms_csr.mse.dhs_elam_mem.entry.entry_0_16                  */
#define ELB_MS_CSR_MSE_DHS_ELAM_MEM_ENTRY_ENTRY_0_16_ADDRESS 0x6a0
#define ELB_MS_CSR_MSE_DHS_ELAM_MEM_ENTRY_ENTRY_0_16_BYTE_ADDRESS 0x1a80
/* Register: elb_ms_csr.mse.dhs_elam_mem.entry.entry_1_16                  */
#define ELB_MS_CSR_MSE_DHS_ELAM_MEM_ENTRY_ENTRY_1_16_ADDRESS 0x6a1
#define ELB_MS_CSR_MSE_DHS_ELAM_MEM_ENTRY_ENTRY_1_16_BYTE_ADDRESS 0x1a84
/* Register: elb_ms_csr.mse.dhs_elam_mem.entry.entry_2_16                  */
#define ELB_MS_CSR_MSE_DHS_ELAM_MEM_ENTRY_ENTRY_2_16_ADDRESS 0x6a2
#define ELB_MS_CSR_MSE_DHS_ELAM_MEM_ENTRY_ENTRY_2_16_BYTE_ADDRESS 0x1a88
/* Register: elb_ms_csr.mse.dhs_elam_mem.entry.entry_3_16                  */
#define ELB_MS_CSR_MSE_DHS_ELAM_MEM_ENTRY_ENTRY_3_16_ADDRESS 0x6a3
#define ELB_MS_CSR_MSE_DHS_ELAM_MEM_ENTRY_ENTRY_3_16_BYTE_ADDRESS 0x1a8c
/* Register: elb_ms_csr.mse.dhs_elam_mem.entry.entry_4_16                  */
#define ELB_MS_CSR_MSE_DHS_ELAM_MEM_ENTRY_ENTRY_4_16_ADDRESS 0x6a4
#define ELB_MS_CSR_MSE_DHS_ELAM_MEM_ENTRY_ENTRY_4_16_BYTE_ADDRESS 0x1a90
/* Register: elb_ms_csr.mse.dhs_elam_mem.entry.entry_5_16                  */
#define ELB_MS_CSR_MSE_DHS_ELAM_MEM_ENTRY_ENTRY_5_16_ADDRESS 0x6a5
#define ELB_MS_CSR_MSE_DHS_ELAM_MEM_ENTRY_ENTRY_5_16_BYTE_ADDRESS 0x1a94
/* Register: elb_ms_csr.mse.dhs_elam_mem.entry.entry_6_16                  */
#define ELB_MS_CSR_MSE_DHS_ELAM_MEM_ENTRY_ENTRY_6_16_ADDRESS 0x6a6
#define ELB_MS_CSR_MSE_DHS_ELAM_MEM_ENTRY_ENTRY_6_16_BYTE_ADDRESS 0x1a98
/* Register: elb_ms_csr.mse.dhs_elam_mem.entry.entry_7_16                  */
#define ELB_MS_CSR_MSE_DHS_ELAM_MEM_ENTRY_ENTRY_7_16_ADDRESS 0x6a7
#define ELB_MS_CSR_MSE_DHS_ELAM_MEM_ENTRY_ENTRY_7_16_BYTE_ADDRESS 0x1a9c
/* Register: elb_ms_csr.mse.dhs_elam_mem.entry.entry_8_16                  */
#define ELB_MS_CSR_MSE_DHS_ELAM_MEM_ENTRY_ENTRY_8_16_ADDRESS 0x6a8
#define ELB_MS_CSR_MSE_DHS_ELAM_MEM_ENTRY_ENTRY_8_16_BYTE_ADDRESS 0x1aa0
/* Register: elb_ms_csr.mse.dhs_elam_mem.entry.entry_9_16                  */
#define ELB_MS_CSR_MSE_DHS_ELAM_MEM_ENTRY_ENTRY_9_16_ADDRESS 0x6a9
#define ELB_MS_CSR_MSE_DHS_ELAM_MEM_ENTRY_ENTRY_9_16_BYTE_ADDRESS 0x1aa4
/* Register: elb_ms_csr.mse.dhs_elam_mem.entry.entry_10_16                 */
#define ELB_MS_CSR_MSE_DHS_ELAM_MEM_ENTRY_ENTRY_10_16_ADDRESS 0x6aa
#define ELB_MS_CSR_MSE_DHS_ELAM_MEM_ENTRY_ENTRY_10_16_BYTE_ADDRESS 0x1aa8
/* Register: elb_ms_csr.mse.dhs_elam_mem.entry.entry_11_16                 */
#define ELB_MS_CSR_MSE_DHS_ELAM_MEM_ENTRY_ENTRY_11_16_ADDRESS 0x6ab
#define ELB_MS_CSR_MSE_DHS_ELAM_MEM_ENTRY_ENTRY_11_16_BYTE_ADDRESS 0x1aac
/* Register: elb_ms_csr.mse.dhs_elam_mem.entry.entry_12_16                 */
#define ELB_MS_CSR_MSE_DHS_ELAM_MEM_ENTRY_ENTRY_12_16_ADDRESS 0x6ac
#define ELB_MS_CSR_MSE_DHS_ELAM_MEM_ENTRY_ENTRY_12_16_BYTE_ADDRESS 0x1ab0
/* Register: elb_ms_csr.mse.dhs_elam_mem.entry.entry_13_16                 */
#define ELB_MS_CSR_MSE_DHS_ELAM_MEM_ENTRY_ENTRY_13_16_ADDRESS 0x6ad
#define ELB_MS_CSR_MSE_DHS_ELAM_MEM_ENTRY_ENTRY_13_16_BYTE_ADDRESS 0x1ab4
/* Register: elb_ms_csr.mse.dhs_elam_mem.entry.entry_14_16                 */
#define ELB_MS_CSR_MSE_DHS_ELAM_MEM_ENTRY_ENTRY_14_16_ADDRESS 0x6ae
#define ELB_MS_CSR_MSE_DHS_ELAM_MEM_ENTRY_ENTRY_14_16_BYTE_ADDRESS 0x1ab8
/* Register: elb_ms_csr.mse.dhs_elam_mem.entry.entry_15_16                 */
#define ELB_MS_CSR_MSE_DHS_ELAM_MEM_ENTRY_ENTRY_15_16_ADDRESS 0x6af
#define ELB_MS_CSR_MSE_DHS_ELAM_MEM_ENTRY_ENTRY_15_16_BYTE_ADDRESS 0x1abc
/* Register: elb_ms_csr.mse.cfg_elam_mem                                   */
#define ELB_MS_CSR_MSE_CFG_ELAM_MEM_ADDRESS 0x6b0
#define ELB_MS_CSR_MSE_CFG_ELAM_MEM_BYTE_ADDRESS 0x1ac0
/* Register: elb_ms_csr.mse.sta_bist_elam_mem                              */
#define ELB_MS_CSR_MSE_STA_BIST_ELAM_MEM_ADDRESS 0x6b1
#define ELB_MS_CSR_MSE_STA_BIST_ELAM_MEM_BYTE_ADDRESS 0x1ac4
/* Register: elb_ms_csr.cfg_ms                                             */
#define ELB_MS_CSR_CFG_MS_ADDRESS 0x800
#define ELB_MS_CSR_CFG_MS_BYTE_ADDRESS 0x2000
/* Wide Register: elb_ms_csr.ms_addr_filter                                */
#define ELB_MS_CSR_MS_ADDR_FILTER_ADDRESS 0x808
#define ELB_MS_CSR_MS_ADDR_FILTER_BYTE_ADDRESS 0x2020
/* Register: elb_ms_csr.ms_addr_filter.ms_addr_filter_0_5                  */
#define ELB_MS_CSR_MS_ADDR_FILTER_MS_ADDR_FILTER_0_5_ADDRESS 0x808
#define ELB_MS_CSR_MS_ADDR_FILTER_MS_ADDR_FILTER_0_5_BYTE_ADDRESS 0x2020
/* Register: elb_ms_csr.ms_addr_filter.ms_addr_filter_1_5                  */
#define ELB_MS_CSR_MS_ADDR_FILTER_MS_ADDR_FILTER_1_5_ADDRESS 0x809
#define ELB_MS_CSR_MS_ADDR_FILTER_MS_ADDR_FILTER_1_5_BYTE_ADDRESS 0x2024
/* Register: elb_ms_csr.ms_addr_filter.ms_addr_filter_2_5                  */
#define ELB_MS_CSR_MS_ADDR_FILTER_MS_ADDR_FILTER_2_5_ADDRESS 0x80a
#define ELB_MS_CSR_MS_ADDR_FILTER_MS_ADDR_FILTER_2_5_BYTE_ADDRESS 0x2028
/* Register: elb_ms_csr.ms_addr_filter.ms_addr_filter_3_5                  */
#define ELB_MS_CSR_MS_ADDR_FILTER_MS_ADDR_FILTER_3_5_ADDRESS 0x80b
#define ELB_MS_CSR_MS_ADDR_FILTER_MS_ADDR_FILTER_3_5_BYTE_ADDRESS 0x202c
/* Register: elb_ms_csr.ms_addr_filter.ms_addr_filter_4_5                  */
#define ELB_MS_CSR_MS_ADDR_FILTER_MS_ADDR_FILTER_4_5_ADDRESS 0x80c
#define ELB_MS_CSR_MS_ADDR_FILTER_MS_ADDR_FILTER_4_5_BYTE_ADDRESS 0x2030
/* Wide Register: elb_ms_csr.ms_security_filter                            */
#define ELB_MS_CSR_MS_SECURITY_FILTER_ADDRESS 0x810
#define ELB_MS_CSR_MS_SECURITY_FILTER_BYTE_ADDRESS 0x2040
/* Register: elb_ms_csr.ms_security_filter.ms_security_filter_0_5          */
#define ELB_MS_CSR_MS_SECURITY_FILTER_MS_SECURITY_FILTER_0_5_ADDRESS 0x810
#define ELB_MS_CSR_MS_SECURITY_FILTER_MS_SECURITY_FILTER_0_5_BYTE_ADDRESS 0x2040
/* Register: elb_ms_csr.ms_security_filter.ms_security_filter_1_5          */
#define ELB_MS_CSR_MS_SECURITY_FILTER_MS_SECURITY_FILTER_1_5_ADDRESS 0x811
#define ELB_MS_CSR_MS_SECURITY_FILTER_MS_SECURITY_FILTER_1_5_BYTE_ADDRESS 0x2044
/* Register: elb_ms_csr.ms_security_filter.ms_security_filter_2_5          */
#define ELB_MS_CSR_MS_SECURITY_FILTER_MS_SECURITY_FILTER_2_5_ADDRESS 0x812
#define ELB_MS_CSR_MS_SECURITY_FILTER_MS_SECURITY_FILTER_2_5_BYTE_ADDRESS 0x2048
/* Register: elb_ms_csr.ms_security_filter.ms_security_filter_3_5          */
#define ELB_MS_CSR_MS_SECURITY_FILTER_MS_SECURITY_FILTER_3_5_ADDRESS 0x813
#define ELB_MS_CSR_MS_SECURITY_FILTER_MS_SECURITY_FILTER_3_5_BYTE_ADDRESS 0x204c
/* Register: elb_ms_csr.ms_security_filter.ms_security_filter_4_5          */
#define ELB_MS_CSR_MS_SECURITY_FILTER_MS_SECURITY_FILTER_4_5_ADDRESS 0x814
#define ELB_MS_CSR_MS_SECURITY_FILTER_MS_SECURITY_FILTER_4_5_BYTE_ADDRESS 0x2050
/* Wide Register: elb_ms_csr.ms_prp                                        */
#define ELB_MS_CSR_MS_PRP_ADDRESS 0x840
#define ELB_MS_CSR_MS_PRP_BYTE_ADDRESS 0x2100
/* Register: elb_ms_csr.ms_prp.ms_prp_0_54                                 */
#define ELB_MS_CSR_MS_PRP_MS_PRP_0_54_ADDRESS 0x840
#define ELB_MS_CSR_MS_PRP_MS_PRP_0_54_BYTE_ADDRESS 0x2100
/* Register: elb_ms_csr.ms_prp.ms_prp_1_54                                 */
#define ELB_MS_CSR_MS_PRP_MS_PRP_1_54_ADDRESS 0x841
#define ELB_MS_CSR_MS_PRP_MS_PRP_1_54_BYTE_ADDRESS 0x2104
/* Register: elb_ms_csr.ms_prp.ms_prp_2_54                                 */
#define ELB_MS_CSR_MS_PRP_MS_PRP_2_54_ADDRESS 0x842
#define ELB_MS_CSR_MS_PRP_MS_PRP_2_54_BYTE_ADDRESS 0x2108
/* Register: elb_ms_csr.ms_prp.ms_prp_3_54                                 */
#define ELB_MS_CSR_MS_PRP_MS_PRP_3_54_ADDRESS 0x843
#define ELB_MS_CSR_MS_PRP_MS_PRP_3_54_BYTE_ADDRESS 0x210c
/* Register: elb_ms_csr.ms_prp.ms_prp_4_54                                 */
#define ELB_MS_CSR_MS_PRP_MS_PRP_4_54_ADDRESS 0x844
#define ELB_MS_CSR_MS_PRP_MS_PRP_4_54_BYTE_ADDRESS 0x2110
/* Register: elb_ms_csr.ms_prp.ms_prp_5_54                                 */
#define ELB_MS_CSR_MS_PRP_MS_PRP_5_54_ADDRESS 0x845
#define ELB_MS_CSR_MS_PRP_MS_PRP_5_54_BYTE_ADDRESS 0x2114
/* Register: elb_ms_csr.ms_prp.ms_prp_6_54                                 */
#define ELB_MS_CSR_MS_PRP_MS_PRP_6_54_ADDRESS 0x846
#define ELB_MS_CSR_MS_PRP_MS_PRP_6_54_BYTE_ADDRESS 0x2118
/* Register: elb_ms_csr.ms_prp.ms_prp_7_54                                 */
#define ELB_MS_CSR_MS_PRP_MS_PRP_7_54_ADDRESS 0x847
#define ELB_MS_CSR_MS_PRP_MS_PRP_7_54_BYTE_ADDRESS 0x211c
/* Register: elb_ms_csr.ms_prp.ms_prp_8_54                                 */
#define ELB_MS_CSR_MS_PRP_MS_PRP_8_54_ADDRESS 0x848
#define ELB_MS_CSR_MS_PRP_MS_PRP_8_54_BYTE_ADDRESS 0x2120
/* Register: elb_ms_csr.ms_prp.ms_prp_9_54                                 */
#define ELB_MS_CSR_MS_PRP_MS_PRP_9_54_ADDRESS 0x849
#define ELB_MS_CSR_MS_PRP_MS_PRP_9_54_BYTE_ADDRESS 0x2124
/* Register: elb_ms_csr.ms_prp.ms_prp_10_54                                */
#define ELB_MS_CSR_MS_PRP_MS_PRP_10_54_ADDRESS 0x84a
#define ELB_MS_CSR_MS_PRP_MS_PRP_10_54_BYTE_ADDRESS 0x2128
/* Register: elb_ms_csr.ms_prp.ms_prp_11_54                                */
#define ELB_MS_CSR_MS_PRP_MS_PRP_11_54_ADDRESS 0x84b
#define ELB_MS_CSR_MS_PRP_MS_PRP_11_54_BYTE_ADDRESS 0x212c
/* Register: elb_ms_csr.ms_prp.ms_prp_12_54                                */
#define ELB_MS_CSR_MS_PRP_MS_PRP_12_54_ADDRESS 0x84c
#define ELB_MS_CSR_MS_PRP_MS_PRP_12_54_BYTE_ADDRESS 0x2130
/* Register: elb_ms_csr.ms_prp.ms_prp_13_54                                */
#define ELB_MS_CSR_MS_PRP_MS_PRP_13_54_ADDRESS 0x84d
#define ELB_MS_CSR_MS_PRP_MS_PRP_13_54_BYTE_ADDRESS 0x2134
/* Register: elb_ms_csr.ms_prp.ms_prp_14_54                                */
#define ELB_MS_CSR_MS_PRP_MS_PRP_14_54_ADDRESS 0x84e
#define ELB_MS_CSR_MS_PRP_MS_PRP_14_54_BYTE_ADDRESS 0x2138
/* Register: elb_ms_csr.ms_prp.ms_prp_15_54                                */
#define ELB_MS_CSR_MS_PRP_MS_PRP_15_54_ADDRESS 0x84f
#define ELB_MS_CSR_MS_PRP_MS_PRP_15_54_BYTE_ADDRESS 0x213c
/* Register: elb_ms_csr.ms_prp.ms_prp_16_54                                */
#define ELB_MS_CSR_MS_PRP_MS_PRP_16_54_ADDRESS 0x850
#define ELB_MS_CSR_MS_PRP_MS_PRP_16_54_BYTE_ADDRESS 0x2140
/* Register: elb_ms_csr.ms_prp.ms_prp_17_54                                */
#define ELB_MS_CSR_MS_PRP_MS_PRP_17_54_ADDRESS 0x851
#define ELB_MS_CSR_MS_PRP_MS_PRP_17_54_BYTE_ADDRESS 0x2144
/* Register: elb_ms_csr.ms_prp.ms_prp_18_54                                */
#define ELB_MS_CSR_MS_PRP_MS_PRP_18_54_ADDRESS 0x852
#define ELB_MS_CSR_MS_PRP_MS_PRP_18_54_BYTE_ADDRESS 0x2148
/* Register: elb_ms_csr.ms_prp.ms_prp_19_54                                */
#define ELB_MS_CSR_MS_PRP_MS_PRP_19_54_ADDRESS 0x853
#define ELB_MS_CSR_MS_PRP_MS_PRP_19_54_BYTE_ADDRESS 0x214c
/* Register: elb_ms_csr.ms_prp.ms_prp_20_54                                */
#define ELB_MS_CSR_MS_PRP_MS_PRP_20_54_ADDRESS 0x854
#define ELB_MS_CSR_MS_PRP_MS_PRP_20_54_BYTE_ADDRESS 0x2150
/* Register: elb_ms_csr.ms_prp.ms_prp_21_54                                */
#define ELB_MS_CSR_MS_PRP_MS_PRP_21_54_ADDRESS 0x855
#define ELB_MS_CSR_MS_PRP_MS_PRP_21_54_BYTE_ADDRESS 0x2154
/* Register: elb_ms_csr.ms_prp.ms_prp_22_54                                */
#define ELB_MS_CSR_MS_PRP_MS_PRP_22_54_ADDRESS 0x856
#define ELB_MS_CSR_MS_PRP_MS_PRP_22_54_BYTE_ADDRESS 0x2158
/* Register: elb_ms_csr.ms_prp.ms_prp_23_54                                */
#define ELB_MS_CSR_MS_PRP_MS_PRP_23_54_ADDRESS 0x857
#define ELB_MS_CSR_MS_PRP_MS_PRP_23_54_BYTE_ADDRESS 0x215c
/* Register: elb_ms_csr.ms_prp.ms_prp_24_54                                */
#define ELB_MS_CSR_MS_PRP_MS_PRP_24_54_ADDRESS 0x858
#define ELB_MS_CSR_MS_PRP_MS_PRP_24_54_BYTE_ADDRESS 0x2160
/* Register: elb_ms_csr.ms_prp.ms_prp_25_54                                */
#define ELB_MS_CSR_MS_PRP_MS_PRP_25_54_ADDRESS 0x859
#define ELB_MS_CSR_MS_PRP_MS_PRP_25_54_BYTE_ADDRESS 0x2164
/* Register: elb_ms_csr.ms_prp.ms_prp_26_54                                */
#define ELB_MS_CSR_MS_PRP_MS_PRP_26_54_ADDRESS 0x85a
#define ELB_MS_CSR_MS_PRP_MS_PRP_26_54_BYTE_ADDRESS 0x2168
/* Register: elb_ms_csr.ms_prp.ms_prp_27_54                                */
#define ELB_MS_CSR_MS_PRP_MS_PRP_27_54_ADDRESS 0x85b
#define ELB_MS_CSR_MS_PRP_MS_PRP_27_54_BYTE_ADDRESS 0x216c
/* Register: elb_ms_csr.ms_prp.ms_prp_28_54                                */
#define ELB_MS_CSR_MS_PRP_MS_PRP_28_54_ADDRESS 0x85c
#define ELB_MS_CSR_MS_PRP_MS_PRP_28_54_BYTE_ADDRESS 0x2170
/* Register: elb_ms_csr.ms_prp.ms_prp_29_54                                */
#define ELB_MS_CSR_MS_PRP_MS_PRP_29_54_ADDRESS 0x85d
#define ELB_MS_CSR_MS_PRP_MS_PRP_29_54_BYTE_ADDRESS 0x2174
/* Register: elb_ms_csr.ms_prp.ms_prp_30_54                                */
#define ELB_MS_CSR_MS_PRP_MS_PRP_30_54_ADDRESS 0x85e
#define ELB_MS_CSR_MS_PRP_MS_PRP_30_54_BYTE_ADDRESS 0x2178
/* Register: elb_ms_csr.ms_prp.ms_prp_31_54                                */
#define ELB_MS_CSR_MS_PRP_MS_PRP_31_54_ADDRESS 0x85f
#define ELB_MS_CSR_MS_PRP_MS_PRP_31_54_BYTE_ADDRESS 0x217c
/* Register: elb_ms_csr.ms_prp.ms_prp_32_54                                */
#define ELB_MS_CSR_MS_PRP_MS_PRP_32_54_ADDRESS 0x860
#define ELB_MS_CSR_MS_PRP_MS_PRP_32_54_BYTE_ADDRESS 0x2180
/* Register: elb_ms_csr.ms_prp.ms_prp_33_54                                */
#define ELB_MS_CSR_MS_PRP_MS_PRP_33_54_ADDRESS 0x861
#define ELB_MS_CSR_MS_PRP_MS_PRP_33_54_BYTE_ADDRESS 0x2184
/* Register: elb_ms_csr.ms_prp.ms_prp_34_54                                */
#define ELB_MS_CSR_MS_PRP_MS_PRP_34_54_ADDRESS 0x862
#define ELB_MS_CSR_MS_PRP_MS_PRP_34_54_BYTE_ADDRESS 0x2188
/* Register: elb_ms_csr.ms_prp.ms_prp_35_54                                */
#define ELB_MS_CSR_MS_PRP_MS_PRP_35_54_ADDRESS 0x863
#define ELB_MS_CSR_MS_PRP_MS_PRP_35_54_BYTE_ADDRESS 0x218c
/* Register: elb_ms_csr.ms_prp.ms_prp_36_54                                */
#define ELB_MS_CSR_MS_PRP_MS_PRP_36_54_ADDRESS 0x864
#define ELB_MS_CSR_MS_PRP_MS_PRP_36_54_BYTE_ADDRESS 0x2190
/* Register: elb_ms_csr.ms_prp.ms_prp_37_54                                */
#define ELB_MS_CSR_MS_PRP_MS_PRP_37_54_ADDRESS 0x865
#define ELB_MS_CSR_MS_PRP_MS_PRP_37_54_BYTE_ADDRESS 0x2194
/* Register: elb_ms_csr.ms_prp.ms_prp_38_54                                */
#define ELB_MS_CSR_MS_PRP_MS_PRP_38_54_ADDRESS 0x866
#define ELB_MS_CSR_MS_PRP_MS_PRP_38_54_BYTE_ADDRESS 0x2198
/* Register: elb_ms_csr.ms_prp.ms_prp_39_54                                */
#define ELB_MS_CSR_MS_PRP_MS_PRP_39_54_ADDRESS 0x867
#define ELB_MS_CSR_MS_PRP_MS_PRP_39_54_BYTE_ADDRESS 0x219c
/* Register: elb_ms_csr.ms_prp.ms_prp_40_54                                */
#define ELB_MS_CSR_MS_PRP_MS_PRP_40_54_ADDRESS 0x868
#define ELB_MS_CSR_MS_PRP_MS_PRP_40_54_BYTE_ADDRESS 0x21a0
/* Register: elb_ms_csr.ms_prp.ms_prp_41_54                                */
#define ELB_MS_CSR_MS_PRP_MS_PRP_41_54_ADDRESS 0x869
#define ELB_MS_CSR_MS_PRP_MS_PRP_41_54_BYTE_ADDRESS 0x21a4
/* Register: elb_ms_csr.ms_prp.ms_prp_42_54                                */
#define ELB_MS_CSR_MS_PRP_MS_PRP_42_54_ADDRESS 0x86a
#define ELB_MS_CSR_MS_PRP_MS_PRP_42_54_BYTE_ADDRESS 0x21a8
/* Register: elb_ms_csr.ms_prp.ms_prp_43_54                                */
#define ELB_MS_CSR_MS_PRP_MS_PRP_43_54_ADDRESS 0x86b
#define ELB_MS_CSR_MS_PRP_MS_PRP_43_54_BYTE_ADDRESS 0x21ac
/* Register: elb_ms_csr.ms_prp.ms_prp_44_54                                */
#define ELB_MS_CSR_MS_PRP_MS_PRP_44_54_ADDRESS 0x86c
#define ELB_MS_CSR_MS_PRP_MS_PRP_44_54_BYTE_ADDRESS 0x21b0
/* Register: elb_ms_csr.ms_prp.ms_prp_45_54                                */
#define ELB_MS_CSR_MS_PRP_MS_PRP_45_54_ADDRESS 0x86d
#define ELB_MS_CSR_MS_PRP_MS_PRP_45_54_BYTE_ADDRESS 0x21b4
/* Register: elb_ms_csr.ms_prp.ms_prp_46_54                                */
#define ELB_MS_CSR_MS_PRP_MS_PRP_46_54_ADDRESS 0x86e
#define ELB_MS_CSR_MS_PRP_MS_PRP_46_54_BYTE_ADDRESS 0x21b8
/* Register: elb_ms_csr.ms_prp.ms_prp_47_54                                */
#define ELB_MS_CSR_MS_PRP_MS_PRP_47_54_ADDRESS 0x86f
#define ELB_MS_CSR_MS_PRP_MS_PRP_47_54_BYTE_ADDRESS 0x21bc
/* Register: elb_ms_csr.ms_prp.ms_prp_48_54                                */
#define ELB_MS_CSR_MS_PRP_MS_PRP_48_54_ADDRESS 0x870
#define ELB_MS_CSR_MS_PRP_MS_PRP_48_54_BYTE_ADDRESS 0x21c0
/* Register: elb_ms_csr.ms_prp.ms_prp_49_54                                */
#define ELB_MS_CSR_MS_PRP_MS_PRP_49_54_ADDRESS 0x871
#define ELB_MS_CSR_MS_PRP_MS_PRP_49_54_BYTE_ADDRESS 0x21c4
/* Register: elb_ms_csr.ms_prp.ms_prp_50_54                                */
#define ELB_MS_CSR_MS_PRP_MS_PRP_50_54_ADDRESS 0x872
#define ELB_MS_CSR_MS_PRP_MS_PRP_50_54_BYTE_ADDRESS 0x21c8
/* Register: elb_ms_csr.ms_prp.ms_prp_51_54                                */
#define ELB_MS_CSR_MS_PRP_MS_PRP_51_54_ADDRESS 0x873
#define ELB_MS_CSR_MS_PRP_MS_PRP_51_54_BYTE_ADDRESS 0x21cc
/* Register: elb_ms_csr.ms_prp.ms_prp_52_54                                */
#define ELB_MS_CSR_MS_PRP_MS_PRP_52_54_ADDRESS 0x874
#define ELB_MS_CSR_MS_PRP_MS_PRP_52_54_BYTE_ADDRESS 0x21d0
/* Register: elb_ms_csr.ms_prp.ms_prp_53_54                                */
#define ELB_MS_CSR_MS_PRP_MS_PRP_53_54_ADDRESS 0x875
#define ELB_MS_CSR_MS_PRP_MS_PRP_53_54_BYTE_ADDRESS 0x21d4
/* Register: elb_ms_csr.cfg_c2j_general                                    */
#define ELB_MS_CSR_CFG_C2J_GENERAL_ADDRESS 0x880
#define ELB_MS_CSR_CFG_C2J_GENERAL_BYTE_ADDRESS 0x2200
/* Wide Register: elb_ms_csr.cfg_c2j_tms                                   */
#define ELB_MS_CSR_CFG_C2J_TMS_ADDRESS 0x884
#define ELB_MS_CSR_CFG_C2J_TMS_BYTE_ADDRESS 0x2210
/* Register: elb_ms_csr.cfg_c2j_tms.cfg_c2j_tms_0_3                        */
#define ELB_MS_CSR_CFG_C2J_TMS_CFG_C2J_TMS_0_3_ADDRESS 0x884
#define ELB_MS_CSR_CFG_C2J_TMS_CFG_C2J_TMS_0_3_BYTE_ADDRESS 0x2210
/* Register: elb_ms_csr.cfg_c2j_tms.cfg_c2j_tms_1_3                        */
#define ELB_MS_CSR_CFG_C2J_TMS_CFG_C2J_TMS_1_3_ADDRESS 0x885
#define ELB_MS_CSR_CFG_C2J_TMS_CFG_C2J_TMS_1_3_BYTE_ADDRESS 0x2214
/* Register: elb_ms_csr.cfg_c2j_tms.cfg_c2j_tms_2_3                        */
#define ELB_MS_CSR_CFG_C2J_TMS_CFG_C2J_TMS_2_3_ADDRESS 0x886
#define ELB_MS_CSR_CFG_C2J_TMS_CFG_C2J_TMS_2_3_BYTE_ADDRESS 0x2218
/* Wide Register: elb_ms_csr.cfg_c2j_tdi                                   */
#define ELB_MS_CSR_CFG_C2J_TDI_ADDRESS 0x888
#define ELB_MS_CSR_CFG_C2J_TDI_BYTE_ADDRESS 0x2220
/* Register: elb_ms_csr.cfg_c2j_tdi.cfg_c2j_tdi_0_3                        */
#define ELB_MS_CSR_CFG_C2J_TDI_CFG_C2J_TDI_0_3_ADDRESS 0x888
#define ELB_MS_CSR_CFG_C2J_TDI_CFG_C2J_TDI_0_3_BYTE_ADDRESS 0x2220
/* Register: elb_ms_csr.cfg_c2j_tdi.cfg_c2j_tdi_1_3                        */
#define ELB_MS_CSR_CFG_C2J_TDI_CFG_C2J_TDI_1_3_ADDRESS 0x889
#define ELB_MS_CSR_CFG_C2J_TDI_CFG_C2J_TDI_1_3_BYTE_ADDRESS 0x2224
/* Register: elb_ms_csr.cfg_c2j_tdi.cfg_c2j_tdi_2_3                        */
#define ELB_MS_CSR_CFG_C2J_TDI_CFG_C2J_TDI_2_3_ADDRESS 0x88a
#define ELB_MS_CSR_CFG_C2J_TDI_CFG_C2J_TDI_2_3_BYTE_ADDRESS 0x2228
/* Wide Register: elb_ms_csr.sta_c2j_status                                */
#define ELB_MS_CSR_STA_C2J_STATUS_ADDRESS 0x88c
#define ELB_MS_CSR_STA_C2J_STATUS_BYTE_ADDRESS 0x2230
/* Register: elb_ms_csr.sta_c2j_status.sta_c2j_status_0_3                  */
#define ELB_MS_CSR_STA_C2J_STATUS_STA_C2J_STATUS_0_3_ADDRESS 0x88c
#define ELB_MS_CSR_STA_C2J_STATUS_STA_C2J_STATUS_0_3_BYTE_ADDRESS 0x2230
/* Register: elb_ms_csr.sta_c2j_status.sta_c2j_status_1_3                  */
#define ELB_MS_CSR_STA_C2J_STATUS_STA_C2J_STATUS_1_3_ADDRESS 0x88d
#define ELB_MS_CSR_STA_C2J_STATUS_STA_C2J_STATUS_1_3_BYTE_ADDRESS 0x2234
/* Register: elb_ms_csr.sta_c2j_status.sta_c2j_status_2_3                  */
#define ELB_MS_CSR_STA_C2J_STATUS_STA_C2J_STATUS_2_3_ADDRESS 0x88e
#define ELB_MS_CSR_STA_C2J_STATUS_STA_C2J_STATUS_2_3_BYTE_ADDRESS 0x2238
/* Register: elb_ms_csr.sta_tap_chipid                                     */
#define ELB_MS_CSR_STA_TAP_CHIPID_ADDRESS 0x890
#define ELB_MS_CSR_STA_TAP_CHIPID_BYTE_ADDRESS 0x2240
/* Register: elb_ms_csr.cfg_socket                                         */
#define ELB_MS_CSR_CFG_SOCKET_ADDRESS 0x891
#define ELB_MS_CSR_CFG_SOCKET_BYTE_ADDRESS 0x2244
/* Register: elb_ms_csr.cfg_sid2uid                                        */
#define ELB_MS_CSR_CFG_SID2UID_ADDRESS 0x892
#define ELB_MS_CSR_CFG_SID2UID_BYTE_ADDRESS 0x2248
/* Register: elb_ms_csr.sta_sid2uid                                        */
#define ELB_MS_CSR_STA_SID2UID_ADDRESS 0x893
#define ELB_MS_CSR_STA_SID2UID_BYTE_ADDRESS 0x224c
/* Wide Register: elb_ms_csr.sta_sid2uid_pending                           */
#define ELB_MS_CSR_STA_SID2UID_PENDING_ADDRESS 0x894
#define ELB_MS_CSR_STA_SID2UID_PENDING_BYTE_ADDRESS 0x2250
/* Register: elb_ms_csr.sta_sid2uid_pending.sta_sid2uid_pending_0_3        */
#define ELB_MS_CSR_STA_SID2UID_PENDING_STA_SID2UID_PENDING_0_3_ADDRESS 0x894
#define ELB_MS_CSR_STA_SID2UID_PENDING_STA_SID2UID_PENDING_0_3_BYTE_ADDRESS 0x2250
/* Register: elb_ms_csr.sta_sid2uid_pending.sta_sid2uid_pending_1_3        */
#define ELB_MS_CSR_STA_SID2UID_PENDING_STA_SID2UID_PENDING_1_3_ADDRESS 0x895
#define ELB_MS_CSR_STA_SID2UID_PENDING_STA_SID2UID_PENDING_1_3_BYTE_ADDRESS 0x2254
/* Register: elb_ms_csr.sta_sid2uid_pending.sta_sid2uid_pending_2_3        */
#define ELB_MS_CSR_STA_SID2UID_PENDING_STA_SID2UID_PENDING_2_3_ADDRESS 0x896
#define ELB_MS_CSR_STA_SID2UID_PENDING_STA_SID2UID_PENDING_2_3_BYTE_ADDRESS 0x2258
/* Register: elb_ms_csr.cfg_j2c_attr                                       */
#define ELB_MS_CSR_CFG_J2C_ATTR_ADDRESS 0x898
#define ELB_MS_CSR_CFG_J2C_ATTR_BYTE_ADDRESS 0x2260
/* Register: elb_ms_csr.ms_cfg_debug                                       */
#define ELB_MS_CSR_MS_CFG_DEBUG_ADDRESS 0x899
#define ELB_MS_CSR_MS_CFG_DEBUG_BYTE_ADDRESS 0x2264
/* Wide Register: elb_ms_csr.pod_spi                                       */
#define ELB_MS_CSR_POD_SPI_ADDRESS 0x89a
#define ELB_MS_CSR_POD_SPI_BYTE_ADDRESS 0x2268
/* Register: elb_ms_csr.pod_spi.pod_spi_0_2                                */
#define ELB_MS_CSR_POD_SPI_POD_SPI_0_2_ADDRESS 0x89a
#define ELB_MS_CSR_POD_SPI_POD_SPI_0_2_BYTE_ADDRESS 0x2268
/* Register: elb_ms_csr.pod_spi.pod_spi_1_2                                */
#define ELB_MS_CSR_POD_SPI_POD_SPI_1_2_ADDRESS 0x89b
#define ELB_MS_CSR_POD_SPI_POD_SPI_1_2_BYTE_ADDRESS 0x226c
/* Memory: elb_ms_csr.filter_addr_lo                                       */
#define ELB_MS_CSR_FILTER_ADDR_LO_ADDRESS 0x8a0
#define ELB_MS_CSR_FILTER_ADDR_LO_BYTE_ADDRESS 0x2280
/* Register: elb_ms_csr.filter_addr_lo.data                                */
#define ELB_MS_CSR_FILTER_ADDR_LO_DATA_ADDRESS 0x8a0
#define ELB_MS_CSR_FILTER_ADDR_LO_DATA_BYTE_ADDRESS 0x2280
#define ELB_MS_CSR_FILTER_ADDR_LO_DATA_ARRAY_ELEMENT_SIZE 0x1
#define ELB_MS_CSR_FILTER_ADDR_LO_DATA_ARRAY_COUNT 0x20
#define ELB_MS_CSR_FILTER_ADDR_LO_DATA_ARRAY_INDEX_MAX 0x1f
#define ELB_MS_CSR_FILTER_ADDR_LO_DATA_ARRAY_INDEX_MIN 0x0
/* Memory: elb_ms_csr.filter_addr_hi                                       */
#define ELB_MS_CSR_FILTER_ADDR_HI_ADDRESS 0x8c0
#define ELB_MS_CSR_FILTER_ADDR_HI_BYTE_ADDRESS 0x2300
/* Register: elb_ms_csr.filter_addr_hi.data                                */
#define ELB_MS_CSR_FILTER_ADDR_HI_DATA_ADDRESS 0x8c0
#define ELB_MS_CSR_FILTER_ADDR_HI_DATA_BYTE_ADDRESS 0x2300
#define ELB_MS_CSR_FILTER_ADDR_HI_DATA_ARRAY_ELEMENT_SIZE 0x1
#define ELB_MS_CSR_FILTER_ADDR_HI_DATA_ARRAY_COUNT 0x20
#define ELB_MS_CSR_FILTER_ADDR_HI_DATA_ARRAY_INDEX_MAX 0x1f
#define ELB_MS_CSR_FILTER_ADDR_HI_DATA_ARRAY_INDEX_MIN 0x0
/* Memory: elb_ms_csr.filter_addr_host                                     */
#define ELB_MS_CSR_FILTER_ADDR_HOST_ADDRESS 0x8e0
#define ELB_MS_CSR_FILTER_ADDR_HOST_BYTE_ADDRESS 0x2380
/* Register: elb_ms_csr.filter_addr_host.data                              */
#define ELB_MS_CSR_FILTER_ADDR_HOST_DATA_ADDRESS 0x8e0
#define ELB_MS_CSR_FILTER_ADDR_HOST_DATA_BYTE_ADDRESS 0x2380
#define ELB_MS_CSR_FILTER_ADDR_HOST_DATA_ARRAY_ELEMENT_SIZE 0x4
#define ELB_MS_CSR_FILTER_ADDR_HOST_DATA_ARRAY_COUNT 0x20
#define ELB_MS_CSR_FILTER_ADDR_HOST_DATA_ARRAY_INDEX_MAX 0x1f
#define ELB_MS_CSR_FILTER_ADDR_HOST_DATA_ARRAY_INDEX_MIN 0x0
/* Memory: elb_ms_csr.filter_addr_pic                                      */
#define ELB_MS_CSR_FILTER_ADDR_PIC_ADDRESS 0x900
#define ELB_MS_CSR_FILTER_ADDR_PIC_BYTE_ADDRESS 0x2400
/* Register: elb_ms_csr.filter_addr_pic.data                               */
#define ELB_MS_CSR_FILTER_ADDR_PIC_DATA_ADDRESS 0x900
#define ELB_MS_CSR_FILTER_ADDR_PIC_DATA_BYTE_ADDRESS 0x2400
#define ELB_MS_CSR_FILTER_ADDR_PIC_DATA_ARRAY_ELEMENT_SIZE 0x4
#define ELB_MS_CSR_FILTER_ADDR_PIC_DATA_ARRAY_COUNT 0x20
#define ELB_MS_CSR_FILTER_ADDR_PIC_DATA_ARRAY_INDEX_MAX 0x1f
#define ELB_MS_CSR_FILTER_ADDR_PIC_DATA_ARRAY_INDEX_MIN 0x0
/* Memory: elb_ms_csr.filter_addr_lif                                      */
#define ELB_MS_CSR_FILTER_ADDR_LIF_ADDRESS 0x920
#define ELB_MS_CSR_FILTER_ADDR_LIF_BYTE_ADDRESS 0x2480
/* Register: elb_ms_csr.filter_addr_lif.data                               */
#define ELB_MS_CSR_FILTER_ADDR_LIF_DATA_ADDRESS 0x920
#define ELB_MS_CSR_FILTER_ADDR_LIF_DATA_BYTE_ADDRESS 0x2480
#define ELB_MS_CSR_FILTER_ADDR_LIF_DATA_ARRAY_ELEMENT_SIZE 0x1
#define ELB_MS_CSR_FILTER_ADDR_LIF_DATA_ARRAY_COUNT 0x20
#define ELB_MS_CSR_FILTER_ADDR_LIF_DATA_ARRAY_INDEX_MAX 0x1f
#define ELB_MS_CSR_FILTER_ADDR_LIF_DATA_ARRAY_INDEX_MIN 0x0
/* Memory: elb_ms_csr.filter_src                                           */
#define ELB_MS_CSR_FILTER_SRC_ADDRESS 0x940
#define ELB_MS_CSR_FILTER_SRC_BYTE_ADDRESS 0x2500
/* Register: elb_ms_csr.filter_src.data                                    */
#define ELB_MS_CSR_FILTER_SRC_DATA_ADDRESS 0x940
#define ELB_MS_CSR_FILTER_SRC_DATA_BYTE_ADDRESS 0x2500
#define ELB_MS_CSR_FILTER_SRC_DATA_ARRAY_ELEMENT_SIZE 0x1
#define ELB_MS_CSR_FILTER_SRC_DATA_ARRAY_COUNT 0x20
#define ELB_MS_CSR_FILTER_SRC_DATA_ARRAY_INDEX_MAX 0x1f
#define ELB_MS_CSR_FILTER_SRC_DATA_ARRAY_INDEX_MIN 0x0
/* Memory: elb_ms_csr.filter_axi_prot                                      */
#define ELB_MS_CSR_FILTER_AXI_PROT_ADDRESS 0x960
#define ELB_MS_CSR_FILTER_AXI_PROT_BYTE_ADDRESS 0x2580
/* Register: elb_ms_csr.filter_axi_prot.data                               */
#define ELB_MS_CSR_FILTER_AXI_PROT_DATA_ADDRESS 0x960
#define ELB_MS_CSR_FILTER_AXI_PROT_DATA_BYTE_ADDRESS 0x2580
#define ELB_MS_CSR_FILTER_AXI_PROT_DATA_ARRAY_ELEMENT_SIZE 0x1
#define ELB_MS_CSR_FILTER_AXI_PROT_DATA_ARRAY_COUNT 0x20
#define ELB_MS_CSR_FILTER_AXI_PROT_DATA_ARRAY_INDEX_MAX 0x1f
#define ELB_MS_CSR_FILTER_AXI_PROT_DATA_ARRAY_INDEX_MIN 0x0
/* Memory: elb_ms_csr.filter_axi_cache                                     */
#define ELB_MS_CSR_FILTER_AXI_CACHE_ADDRESS 0x980
#define ELB_MS_CSR_FILTER_AXI_CACHE_BYTE_ADDRESS 0x2600
/* Register: elb_ms_csr.filter_axi_cache.data                              */
#define ELB_MS_CSR_FILTER_AXI_CACHE_DATA_ADDRESS 0x980
#define ELB_MS_CSR_FILTER_AXI_CACHE_DATA_BYTE_ADDRESS 0x2600
#define ELB_MS_CSR_FILTER_AXI_CACHE_DATA_ARRAY_ELEMENT_SIZE 0x1
#define ELB_MS_CSR_FILTER_AXI_CACHE_DATA_ARRAY_COUNT 0x20
#define ELB_MS_CSR_FILTER_AXI_CACHE_DATA_ARRAY_INDEX_MAX 0x1f
#define ELB_MS_CSR_FILTER_AXI_CACHE_DATA_ARRAY_INDEX_MIN 0x0
/* Memory: elb_ms_csr.filter_acp                                           */
#define ELB_MS_CSR_FILTER_ACP_ADDRESS 0x9a0
#define ELB_MS_CSR_FILTER_ACP_BYTE_ADDRESS 0x2680
/* Register: elb_ms_csr.filter_acp.data                                    */
#define ELB_MS_CSR_FILTER_ACP_DATA_ADDRESS 0x9a0
#define ELB_MS_CSR_FILTER_ACP_DATA_BYTE_ADDRESS 0x2680
#define ELB_MS_CSR_FILTER_ACP_DATA_ARRAY_ELEMENT_SIZE 0x2
#define ELB_MS_CSR_FILTER_ACP_DATA_ARRAY_COUNT 0x20
#define ELB_MS_CSR_FILTER_ACP_DATA_ARRAY_INDEX_MAX 0x1f
#define ELB_MS_CSR_FILTER_ACP_DATA_ARRAY_INDEX_MIN 0x0
/* Memory: elb_ms_csr.filter_addr_ctl                                      */
#define ELB_MS_CSR_FILTER_ADDR_CTL_ADDRESS 0x9c0
#define ELB_MS_CSR_FILTER_ADDR_CTL_BYTE_ADDRESS 0x2700
/* Register: elb_ms_csr.filter_addr_ctl.value                              */
#define ELB_MS_CSR_FILTER_ADDR_CTL_VALUE_ADDRESS 0x9c0
#define ELB_MS_CSR_FILTER_ADDR_CTL_VALUE_BYTE_ADDRESS 0x2700
#define ELB_MS_CSR_FILTER_ADDR_CTL_VALUE_ARRAY_ELEMENT_SIZE 0x2
#define ELB_MS_CSR_FILTER_ADDR_CTL_VALUE_ARRAY_COUNT 0x20
#define ELB_MS_CSR_FILTER_ADDR_CTL_VALUE_ARRAY_INDEX_MAX 0x1f
#define ELB_MS_CSR_FILTER_ADDR_CTL_VALUE_ARRAY_INDEX_MIN 0x0
/* Register: elb_ms_csr.filter_freeze_ctl                                  */
#define ELB_MS_CSR_FILTER_FREEZE_CTL_ADDRESS 0x9e0
#define ELB_MS_CSR_FILTER_FREEZE_CTL_BYTE_ADDRESS 0x2780
/* Memory: elb_ms_csr.filter_hit_count                                     */
#define ELB_MS_CSR_FILTER_HIT_COUNT_ADDRESS 0xa00
#define ELB_MS_CSR_FILTER_HIT_COUNT_BYTE_ADDRESS 0x2800
/* Register: elb_ms_csr.filter_hit_count.value                             */
#define ELB_MS_CSR_FILTER_HIT_COUNT_VALUE_ADDRESS 0xa00
#define ELB_MS_CSR_FILTER_HIT_COUNT_VALUE_BYTE_ADDRESS 0x2800
#define ELB_MS_CSR_FILTER_HIT_COUNT_VALUE_ARRAY_ELEMENT_SIZE 0x1
#define ELB_MS_CSR_FILTER_HIT_COUNT_VALUE_ARRAY_COUNT 0x20
#define ELB_MS_CSR_FILTER_HIT_COUNT_VALUE_ARRAY_INDEX_MAX 0x1f
#define ELB_MS_CSR_FILTER_HIT_COUNT_VALUE_ARRAY_INDEX_MIN 0x0
/* Register: elb_ms_csr.CNT_read_deny                                      */
#define ELB_MS_CSR_CNT_READ_DENY_ADDRESS 0xa20
#define ELB_MS_CSR_CNT_READ_DENY_BYTE_ADDRESS 0x2880
/* Register: elb_ms_csr.CNT_write_deny                                     */
#define ELB_MS_CSR_CNT_WRITE_DENY_ADDRESS 0xa21
#define ELB_MS_CSR_CNT_WRITE_DENY_BYTE_ADDRESS 0x2884
/* Register: elb_ms_csr.CFG_clear_filter                                   */
#define ELB_MS_CSR_CFG_CLEAR_FILTER_ADDRESS 0xa22
#define ELB_MS_CSR_CFG_CLEAR_FILTER_BYTE_ADDRESS 0x2888
/* Register: elb_ms_csr.STA_write_deny                                     */
#define ELB_MS_CSR_STA_WRITE_DENY_ADDRESS 0xa23
#define ELB_MS_CSR_STA_WRITE_DENY_BYTE_ADDRESS 0x288c
/* Register: elb_ms_csr.STA_read_deny                                      */
#define ELB_MS_CSR_STA_READ_DENY_ADDRESS 0xa24
#define ELB_MS_CSR_STA_READ_DENY_BYTE_ADDRESS 0x2890
/* Register: elb_ms_csr.STA_reads                                          */
#define ELB_MS_CSR_STA_READS_ADDRESS 0xa25
#define ELB_MS_CSR_STA_READS_BYTE_ADDRESS 0x2894
/* Register: elb_ms_csr.STA_writes                                         */
#define ELB_MS_CSR_STA_WRITES_ADDRESS 0xa26
#define ELB_MS_CSR_STA_WRITES_BYTE_ADDRESS 0x2898
/* Wide Register: elb_ms_csr.STA_freeze                                    */
#define ELB_MS_CSR_STA_FREEZE_ADDRESS 0xa28
#define ELB_MS_CSR_STA_FREEZE_BYTE_ADDRESS 0x28a0
/* Register: elb_ms_csr.STA_freeze.STA_freeze_0_3                          */
#define ELB_MS_CSR_STA_FREEZE_STA_FREEZE_0_3_ADDRESS 0xa28
#define ELB_MS_CSR_STA_FREEZE_STA_FREEZE_0_3_BYTE_ADDRESS 0x28a0
/* Register: elb_ms_csr.STA_freeze.STA_freeze_1_3                          */
#define ELB_MS_CSR_STA_FREEZE_STA_FREEZE_1_3_ADDRESS 0xa29
#define ELB_MS_CSR_STA_FREEZE_STA_FREEZE_1_3_BYTE_ADDRESS 0x28a4
/* Register: elb_ms_csr.STA_freeze.STA_freeze_2_3                          */
#define ELB_MS_CSR_STA_FREEZE_STA_FREEZE_2_3_ADDRESS 0xa2a
#define ELB_MS_CSR_STA_FREEZE_STA_FREEZE_2_3_BYTE_ADDRESS 0x28a8
/* Wide Register: elb_ms_csr.STA_interrupt                                 */
#define ELB_MS_CSR_STA_INTERRUPT_ADDRESS 0xa2c
#define ELB_MS_CSR_STA_INTERRUPT_BYTE_ADDRESS 0x28b0
/* Register: elb_ms_csr.STA_interrupt.STA_interrupt_0_3                    */
#define ELB_MS_CSR_STA_INTERRUPT_STA_INTERRUPT_0_3_ADDRESS 0xa2c
#define ELB_MS_CSR_STA_INTERRUPT_STA_INTERRUPT_0_3_BYTE_ADDRESS 0x28b0
/* Register: elb_ms_csr.STA_interrupt.STA_interrupt_1_3                    */
#define ELB_MS_CSR_STA_INTERRUPT_STA_INTERRUPT_1_3_ADDRESS 0xa2d
#define ELB_MS_CSR_STA_INTERRUPT_STA_INTERRUPT_1_3_BYTE_ADDRESS 0x28b4
/* Register: elb_ms_csr.STA_interrupt.STA_interrupt_2_3                    */
#define ELB_MS_CSR_STA_INTERRUPT_STA_INTERRUPT_2_3_ADDRESS 0xa2e
#define ELB_MS_CSR_STA_INTERRUPT_STA_INTERRUPT_2_3_BYTE_ADDRESS 0x28b8
/* Wide Register: elb_ms_csr.filter_trace                                  */
#define ELB_MS_CSR_FILTER_TRACE_ADDRESS 0xa30
#define ELB_MS_CSR_FILTER_TRACE_BYTE_ADDRESS 0x28c0
/* Register: elb_ms_csr.filter_trace.filter_trace_0_3                      */
#define ELB_MS_CSR_FILTER_TRACE_FILTER_TRACE_0_3_ADDRESS 0xa30
#define ELB_MS_CSR_FILTER_TRACE_FILTER_TRACE_0_3_BYTE_ADDRESS 0x28c0
/* Register: elb_ms_csr.filter_trace.filter_trace_1_3                      */
#define ELB_MS_CSR_FILTER_TRACE_FILTER_TRACE_1_3_ADDRESS 0xa31
#define ELB_MS_CSR_FILTER_TRACE_FILTER_TRACE_1_3_BYTE_ADDRESS 0x28c4
/* Register: elb_ms_csr.filter_trace.filter_trace_2_3                      */
#define ELB_MS_CSR_FILTER_TRACE_FILTER_TRACE_2_3_ADDRESS 0xa32
#define ELB_MS_CSR_FILTER_TRACE_FILTER_TRACE_2_3_BYTE_ADDRESS 0x28c8
/* Register: elb_ms_csr.filter_timeout                                     */
#define ELB_MS_CSR_FILTER_TIMEOUT_ADDRESS 0xa34
#define ELB_MS_CSR_FILTER_TIMEOUT_BYTE_ADDRESS 0x28d0
/* Group: elb_ms_csr.int_filter                                            */
#define ELB_MS_CSR_INT_FILTER_ADDRESS 0xa38
#define ELB_MS_CSR_INT_FILTER_BYTE_ADDRESS 0x28e0
/* Register: elb_ms_csr.int_filter.intreg                                  */
#define ELB_MS_CSR_INT_FILTER_INTREG_ADDRESS 0xa38
#define ELB_MS_CSR_INT_FILTER_INTREG_BYTE_ADDRESS 0x28e0
/* Register: elb_ms_csr.int_filter.int_test_set                            */
#define ELB_MS_CSR_INT_FILTER_INT_TEST_SET_ADDRESS 0xa39
#define ELB_MS_CSR_INT_FILTER_INT_TEST_SET_BYTE_ADDRESS 0x28e4
/* Register: elb_ms_csr.int_filter.int_enable_set                          */
#define ELB_MS_CSR_INT_FILTER_INT_ENABLE_SET_ADDRESS 0xa3a
#define ELB_MS_CSR_INT_FILTER_INT_ENABLE_SET_BYTE_ADDRESS 0x28e8
/* Register: elb_ms_csr.int_filter.int_enable_clear                        */
#define ELB_MS_CSR_INT_FILTER_INT_ENABLE_CLEAR_ADDRESS 0xa3b
#define ELB_MS_CSR_INT_FILTER_INT_ENABLE_CLEAR_BYTE_ADDRESS 0x28ec
/* Register: elb_ms_csr.csr_intr                                           */
#define ELB_MS_CSR_CSR_INTR_ADDRESS 0xa3c
#define ELB_MS_CSR_CSR_INTR_BYTE_ADDRESS 0x28f0
/* Group: elb_ms_csr.int_groups                                            */
#define ELB_MS_CSR_INT_GROUPS_ADDRESS 0xa40
#define ELB_MS_CSR_INT_GROUPS_BYTE_ADDRESS 0x2900
/* Register: elb_ms_csr.int_groups.intreg                                  */
#define ELB_MS_CSR_INT_GROUPS_INTREG_ADDRESS 0xa40
#define ELB_MS_CSR_INT_GROUPS_INTREG_BYTE_ADDRESS 0x2900
/* Register: elb_ms_csr.int_groups.int_enable_rw_reg                       */
#define ELB_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_ADDRESS 0xa41
#define ELB_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_BYTE_ADDRESS 0x2904
/* Register: elb_ms_csr.int_groups.int_rw_reg                              */
#define ELB_MS_CSR_INT_GROUPS_INT_RW_REG_ADDRESS 0xa42
#define ELB_MS_CSR_INT_GROUPS_INT_RW_REG_BYTE_ADDRESS 0x2908
/* Group: elb_ms_csr.int_misc                                              */
#define ELB_MS_CSR_INT_MISC_ADDRESS 0xa44
#define ELB_MS_CSR_INT_MISC_BYTE_ADDRESS 0x2910
/* Register: elb_ms_csr.int_misc.intreg                                    */
#define ELB_MS_CSR_INT_MISC_INTREG_ADDRESS 0xa44
#define ELB_MS_CSR_INT_MISC_INTREG_BYTE_ADDRESS 0x2910
/* Register: elb_ms_csr.int_misc.int_test_set                              */
#define ELB_MS_CSR_INT_MISC_INT_TEST_SET_ADDRESS 0xa45
#define ELB_MS_CSR_INT_MISC_INT_TEST_SET_BYTE_ADDRESS 0x2914
/* Register: elb_ms_csr.int_misc.int_enable_set                            */
#define ELB_MS_CSR_INT_MISC_INT_ENABLE_SET_ADDRESS 0xa46
#define ELB_MS_CSR_INT_MISC_INT_ENABLE_SET_BYTE_ADDRESS 0x2918
/* Register: elb_ms_csr.int_misc.int_enable_clear                          */
#define ELB_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_ADDRESS 0xa47
#define ELB_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_BYTE_ADDRESS 0x291c
/* Group: elb_ms_csr.int_prp1                                              */
#define ELB_MS_CSR_INT_PRP1_ADDRESS 0xa48
#define ELB_MS_CSR_INT_PRP1_BYTE_ADDRESS 0x2920
/* Register: elb_ms_csr.int_prp1.intreg                                    */
#define ELB_MS_CSR_INT_PRP1_INTREG_ADDRESS 0xa48
#define ELB_MS_CSR_INT_PRP1_INTREG_BYTE_ADDRESS 0x2920
/* Register: elb_ms_csr.int_prp1.int_test_set                              */
#define ELB_MS_CSR_INT_PRP1_INT_TEST_SET_ADDRESS 0xa49
#define ELB_MS_CSR_INT_PRP1_INT_TEST_SET_BYTE_ADDRESS 0x2924
/* Register: elb_ms_csr.int_prp1.int_enable_set                            */
#define ELB_MS_CSR_INT_PRP1_INT_ENABLE_SET_ADDRESS 0xa4a
#define ELB_MS_CSR_INT_PRP1_INT_ENABLE_SET_BYTE_ADDRESS 0x2928
/* Register: elb_ms_csr.int_prp1.int_enable_clear                          */
#define ELB_MS_CSR_INT_PRP1_INT_ENABLE_CLEAR_ADDRESS 0xa4b
#define ELB_MS_CSR_INT_PRP1_INT_ENABLE_CLEAR_BYTE_ADDRESS 0x292c
/* Group: elb_ms_csr.int_prp2                                              */
#define ELB_MS_CSR_INT_PRP2_ADDRESS 0xa4c
#define ELB_MS_CSR_INT_PRP2_BYTE_ADDRESS 0x2930
/* Register: elb_ms_csr.int_prp2.intreg                                    */
#define ELB_MS_CSR_INT_PRP2_INTREG_ADDRESS 0xa4c
#define ELB_MS_CSR_INT_PRP2_INTREG_BYTE_ADDRESS 0x2930
/* Register: elb_ms_csr.int_prp2.int_test_set                              */
#define ELB_MS_CSR_INT_PRP2_INT_TEST_SET_ADDRESS 0xa4d
#define ELB_MS_CSR_INT_PRP2_INT_TEST_SET_BYTE_ADDRESS 0x2934
/* Register: elb_ms_csr.int_prp2.int_enable_set                            */
#define ELB_MS_CSR_INT_PRP2_INT_ENABLE_SET_ADDRESS 0xa4e
#define ELB_MS_CSR_INT_PRP2_INT_ENABLE_SET_BYTE_ADDRESS 0x2938
/* Register: elb_ms_csr.int_prp2.int_enable_clear                          */
#define ELB_MS_CSR_INT_PRP2_INT_ENABLE_CLEAR_ADDRESS 0xa4f
#define ELB_MS_CSR_INT_PRP2_INT_ENABLE_CLEAR_BYTE_ADDRESS 0x293c
/* Group: elb_ms_csr.int_prp3                                              */
#define ELB_MS_CSR_INT_PRP3_ADDRESS 0xa50
#define ELB_MS_CSR_INT_PRP3_BYTE_ADDRESS 0x2940
/* Register: elb_ms_csr.int_prp3.intreg                                    */
#define ELB_MS_CSR_INT_PRP3_INTREG_ADDRESS 0xa50
#define ELB_MS_CSR_INT_PRP3_INTREG_BYTE_ADDRESS 0x2940
/* Register: elb_ms_csr.int_prp3.int_test_set                              */
#define ELB_MS_CSR_INT_PRP3_INT_TEST_SET_ADDRESS 0xa51
#define ELB_MS_CSR_INT_PRP3_INT_TEST_SET_BYTE_ADDRESS 0x2944
/* Register: elb_ms_csr.int_prp3.int_enable_set                            */
#define ELB_MS_CSR_INT_PRP3_INT_ENABLE_SET_ADDRESS 0xa52
#define ELB_MS_CSR_INT_PRP3_INT_ENABLE_SET_BYTE_ADDRESS 0x2948
/* Register: elb_ms_csr.int_prp3.int_enable_clear                          */
#define ELB_MS_CSR_INT_PRP3_INT_ENABLE_CLEAR_ADDRESS 0xa53
#define ELB_MS_CSR_INT_PRP3_INT_ENABLE_CLEAR_BYTE_ADDRESS 0x294c
/* Group: elb_ms_csr.int_prp4                                              */
#define ELB_MS_CSR_INT_PRP4_ADDRESS 0xa54
#define ELB_MS_CSR_INT_PRP4_BYTE_ADDRESS 0x2950
/* Register: elb_ms_csr.int_prp4.intreg                                    */
#define ELB_MS_CSR_INT_PRP4_INTREG_ADDRESS 0xa54
#define ELB_MS_CSR_INT_PRP4_INTREG_BYTE_ADDRESS 0x2950
/* Register: elb_ms_csr.int_prp4.int_test_set                              */
#define ELB_MS_CSR_INT_PRP4_INT_TEST_SET_ADDRESS 0xa55
#define ELB_MS_CSR_INT_PRP4_INT_TEST_SET_BYTE_ADDRESS 0x2954
/* Register: elb_ms_csr.int_prp4.int_enable_set                            */
#define ELB_MS_CSR_INT_PRP4_INT_ENABLE_SET_ADDRESS 0xa56
#define ELB_MS_CSR_INT_PRP4_INT_ENABLE_SET_BYTE_ADDRESS 0x2958
/* Register: elb_ms_csr.int_prp4.int_enable_clear                          */
#define ELB_MS_CSR_INT_PRP4_INT_ENABLE_CLEAR_ADDRESS 0xa57
#define ELB_MS_CSR_INT_PRP4_INT_ENABLE_CLEAR_BYTE_ADDRESS 0x295c
/* Group: elb_ms_csr.int_prp5                                              */
#define ELB_MS_CSR_INT_PRP5_ADDRESS 0xa58
#define ELB_MS_CSR_INT_PRP5_BYTE_ADDRESS 0x2960
/* Register: elb_ms_csr.int_prp5.intreg                                    */
#define ELB_MS_CSR_INT_PRP5_INTREG_ADDRESS 0xa58
#define ELB_MS_CSR_INT_PRP5_INTREG_BYTE_ADDRESS 0x2960
/* Register: elb_ms_csr.int_prp5.int_test_set                              */
#define ELB_MS_CSR_INT_PRP5_INT_TEST_SET_ADDRESS 0xa59
#define ELB_MS_CSR_INT_PRP5_INT_TEST_SET_BYTE_ADDRESS 0x2964
/* Register: elb_ms_csr.int_prp5.int_enable_set                            */
#define ELB_MS_CSR_INT_PRP5_INT_ENABLE_SET_ADDRESS 0xa5a
#define ELB_MS_CSR_INT_PRP5_INT_ENABLE_SET_BYTE_ADDRESS 0x2968
/* Register: elb_ms_csr.int_prp5.int_enable_clear                          */
#define ELB_MS_CSR_INT_PRP5_INT_ENABLE_CLEAR_ADDRESS 0xa5b
#define ELB_MS_CSR_INT_PRP5_INT_ENABLE_CLEAR_BYTE_ADDRESS 0x296c


/* ####################################################################### */
/*        TEMPLATE MACROS                                                  */
/* ####################################################################### */

/* Addressmap type: elb_ms_csr                                             */
/* Addressmap template: elb_ms_csr                                         */
/* Source filename: elba/design/ms/src/elb_ms.gcsr, line: 3                */
#define ELB_MS_CSR_SIZE 0x1000
#define ELB_MS_CSR_BYTE_SIZE 0x4000
/* Register member: elb_ms_csr.base                                        */
/* Register type referenced: elb_ms_csr::base                              */
/* Register template referenced: elb_ms_csr::base                          */
#define ELB_MS_CSR_BASE_OFFSET 0x0
#define ELB_MS_CSR_BASE_BYTE_OFFSET 0x0
#define ELB_MS_CSR_BASE_READ_ACCESS 1
#define ELB_MS_CSR_BASE_WRITE_ACCESS 1
#define ELB_MS_CSR_BASE_RESET_VALUE 0x00000001
#define ELB_MS_CSR_BASE_RESET_MASK 0xffffffff
#define ELB_MS_CSR_BASE_READ_MASK 0xffffffff
#define ELB_MS_CSR_BASE_WRITE_MASK 0xffffffff
/* Register member: elb_ms_csr.rdintr                                      */
/* Register type referenced: elb_ms_csr::rdintr                            */
/* Register template referenced: elb_ms_csr::rdintr                        */
#define ELB_MS_CSR_RDINTR_OFFSET 0x1
#define ELB_MS_CSR_RDINTR_BYTE_OFFSET 0x4
#define ELB_MS_CSR_RDINTR_READ_ACCESS 1
#define ELB_MS_CSR_RDINTR_WRITE_ACCESS 1
#define ELB_MS_CSR_RDINTR_RESET_VALUE 0x00000000
#define ELB_MS_CSR_RDINTR_RESET_MASK 0xffffffff
#define ELB_MS_CSR_RDINTR_READ_MASK 0xffffffff
#define ELB_MS_CSR_RDINTR_WRITE_MASK 0xffffffff
/* Addressmap member: elb_ms_csr.mse                                       */
/* Addressmap type referenced: elb_mse_csr                                 */
/* Addressmap template referenced: elb_mse_csr                             */
#define ELB_MS_CSR_MSE_OFFSET 0x400
#define ELB_MS_CSR_MSE_BYTE_OFFSET 0x1000
#define ELB_MS_CSR_MSE_READ_ACCESS 1
#define ELB_MS_CSR_MSE_WRITE_ACCESS 1
/* Register member: elb_ms_csr.cfg_ms                                      */
/* Register type referenced: elb_ms_csr::cfg_ms                            */
/* Register template referenced: elb_ms_csr::cfg_ms                        */
#define ELB_MS_CSR_CFG_MS_OFFSET 0x800
#define ELB_MS_CSR_CFG_MS_BYTE_OFFSET 0x2000
#define ELB_MS_CSR_CFG_MS_READ_ACCESS 1
#define ELB_MS_CSR_CFG_MS_WRITE_ACCESS 1
#define ELB_MS_CSR_CFG_MS_RESET_VALUE 0x0000003f
#define ELB_MS_CSR_CFG_MS_RESET_MASK 0xffffffff
#define ELB_MS_CSR_CFG_MS_READ_MASK 0xffffffff
#define ELB_MS_CSR_CFG_MS_WRITE_MASK 0x0000007f
/* Wide Register member: elb_ms_csr.ms_addr_filter                         */
/* Wide Register type referenced: elb_ms_csr::ms_addr_filter               */
/* Wide Register template referenced: elb_ms_csr::ms_addr_filter           */
#define ELB_MS_CSR_MS_ADDR_FILTER_OFFSET 0x808
#define ELB_MS_CSR_MS_ADDR_FILTER_BYTE_OFFSET 0x2020
#define ELB_MS_CSR_MS_ADDR_FILTER_READ_ACCESS 1
#define ELB_MS_CSR_MS_ADDR_FILTER_WRITE_ACCESS 1
/* Register member: elb_ms_csr::ms_addr_filter.ms_addr_filter_0_5          */
/* Register type referenced: elb_ms_csr::ms_addr_filter::ms_addr_filter_0_5 */
/* Register template referenced: elb_ms_csr::ms_addr_filter::ms_addr_filter_0_5 */
#define ELB_MS_CSR_MS_ADDR_FILTER_MS_ADDR_FILTER_0_5_OFFSET 0x808
#define ELB_MS_CSR_MS_ADDR_FILTER_MS_ADDR_FILTER_0_5_BYTE_OFFSET 0x2020
#define ELB_MS_CSR_MS_ADDR_FILTER_MS_ADDR_FILTER_0_5_READ_ACCESS 1
#define ELB_MS_CSR_MS_ADDR_FILTER_MS_ADDR_FILTER_0_5_WRITE_ACCESS 1
#define ELB_MS_CSR_MS_ADDR_FILTER_MS_ADDR_FILTER_0_5_READ_MASK 0xffffffff
#define ELB_MS_CSR_MS_ADDR_FILTER_MS_ADDR_FILTER_0_5_WRITE_MASK 0xffffffff
/* Register member: elb_ms_csr::ms_addr_filter.ms_addr_filter_1_5          */
/* Register type referenced: elb_ms_csr::ms_addr_filter::ms_addr_filter_1_5 */
/* Register template referenced: elb_ms_csr::ms_addr_filter::ms_addr_filter_1_5 */
#define ELB_MS_CSR_MS_ADDR_FILTER_MS_ADDR_FILTER_1_5_OFFSET 0x809
#define ELB_MS_CSR_MS_ADDR_FILTER_MS_ADDR_FILTER_1_5_BYTE_OFFSET 0x2024
#define ELB_MS_CSR_MS_ADDR_FILTER_MS_ADDR_FILTER_1_5_READ_ACCESS 1
#define ELB_MS_CSR_MS_ADDR_FILTER_MS_ADDR_FILTER_1_5_WRITE_ACCESS 1
#define ELB_MS_CSR_MS_ADDR_FILTER_MS_ADDR_FILTER_1_5_READ_MASK 0xffffffff
#define ELB_MS_CSR_MS_ADDR_FILTER_MS_ADDR_FILTER_1_5_WRITE_MASK 0xffffffff
/* Register member: elb_ms_csr::ms_addr_filter.ms_addr_filter_2_5          */
/* Register type referenced: elb_ms_csr::ms_addr_filter::ms_addr_filter_2_5 */
/* Register template referenced: elb_ms_csr::ms_addr_filter::ms_addr_filter_2_5 */
#define ELB_MS_CSR_MS_ADDR_FILTER_MS_ADDR_FILTER_2_5_OFFSET 0x80a
#define ELB_MS_CSR_MS_ADDR_FILTER_MS_ADDR_FILTER_2_5_BYTE_OFFSET 0x2028
#define ELB_MS_CSR_MS_ADDR_FILTER_MS_ADDR_FILTER_2_5_READ_ACCESS 1
#define ELB_MS_CSR_MS_ADDR_FILTER_MS_ADDR_FILTER_2_5_WRITE_ACCESS 1
#define ELB_MS_CSR_MS_ADDR_FILTER_MS_ADDR_FILTER_2_5_READ_MASK 0xffffffff
#define ELB_MS_CSR_MS_ADDR_FILTER_MS_ADDR_FILTER_2_5_WRITE_MASK 0x00000000
/* Register member: elb_ms_csr::ms_addr_filter.ms_addr_filter_3_5          */
/* Register type referenced: elb_ms_csr::ms_addr_filter::ms_addr_filter_3_5 */
/* Register template referenced: elb_ms_csr::ms_addr_filter::ms_addr_filter_3_5 */
#define ELB_MS_CSR_MS_ADDR_FILTER_MS_ADDR_FILTER_3_5_OFFSET 0x80b
#define ELB_MS_CSR_MS_ADDR_FILTER_MS_ADDR_FILTER_3_5_BYTE_OFFSET 0x202c
#define ELB_MS_CSR_MS_ADDR_FILTER_MS_ADDR_FILTER_3_5_READ_ACCESS 1
#define ELB_MS_CSR_MS_ADDR_FILTER_MS_ADDR_FILTER_3_5_WRITE_ACCESS 1
#define ELB_MS_CSR_MS_ADDR_FILTER_MS_ADDR_FILTER_3_5_READ_MASK 0xffffffff
#define ELB_MS_CSR_MS_ADDR_FILTER_MS_ADDR_FILTER_3_5_WRITE_MASK 0x00000000
/* Register member: elb_ms_csr::ms_addr_filter.ms_addr_filter_4_5          */
/* Register type referenced: elb_ms_csr::ms_addr_filter::ms_addr_filter_4_5 */
/* Register template referenced: elb_ms_csr::ms_addr_filter::ms_addr_filter_4_5 */
#define ELB_MS_CSR_MS_ADDR_FILTER_MS_ADDR_FILTER_4_5_OFFSET 0x80c
#define ELB_MS_CSR_MS_ADDR_FILTER_MS_ADDR_FILTER_4_5_BYTE_OFFSET 0x2030
#define ELB_MS_CSR_MS_ADDR_FILTER_MS_ADDR_FILTER_4_5_READ_ACCESS 1
#define ELB_MS_CSR_MS_ADDR_FILTER_MS_ADDR_FILTER_4_5_WRITE_ACCESS 1
#define ELB_MS_CSR_MS_ADDR_FILTER_MS_ADDR_FILTER_4_5_RESET_VALUE 0x00000000
#define ELB_MS_CSR_MS_ADDR_FILTER_MS_ADDR_FILTER_4_5_RESET_MASK 0xffffffff
#define ELB_MS_CSR_MS_ADDR_FILTER_MS_ADDR_FILTER_4_5_READ_MASK 0xffffffff
#define ELB_MS_CSR_MS_ADDR_FILTER_MS_ADDR_FILTER_4_5_WRITE_MASK 0x00000001
/* Wide Register member: elb_ms_csr.ms_security_filter                     */
/* Wide Register type referenced: elb_ms_csr::ms_security_filter           */
/* Wide Register template referenced: elb_ms_csr::ms_security_filter       */
#define ELB_MS_CSR_MS_SECURITY_FILTER_OFFSET 0x810
#define ELB_MS_CSR_MS_SECURITY_FILTER_BYTE_OFFSET 0x2040
#define ELB_MS_CSR_MS_SECURITY_FILTER_READ_ACCESS 1
#define ELB_MS_CSR_MS_SECURITY_FILTER_WRITE_ACCESS 1
/* Register member: elb_ms_csr::ms_security_filter.ms_security_filter_0_5  */
/* Register type referenced: elb_ms_csr::ms_security_filter::ms_security_filter_0_5 */
/* Register template referenced: elb_ms_csr::ms_security_filter::ms_security_filter_0_5 */
#define ELB_MS_CSR_MS_SECURITY_FILTER_MS_SECURITY_FILTER_0_5_OFFSET 0x810
#define ELB_MS_CSR_MS_SECURITY_FILTER_MS_SECURITY_FILTER_0_5_BYTE_OFFSET 0x2040
#define ELB_MS_CSR_MS_SECURITY_FILTER_MS_SECURITY_FILTER_0_5_READ_ACCESS 1
#define ELB_MS_CSR_MS_SECURITY_FILTER_MS_SECURITY_FILTER_0_5_WRITE_ACCESS 1
#define ELB_MS_CSR_MS_SECURITY_FILTER_MS_SECURITY_FILTER_0_5_READ_MASK 0xffffffff
#define ELB_MS_CSR_MS_SECURITY_FILTER_MS_SECURITY_FILTER_0_5_WRITE_MASK 0xffffffff
/* Register member: elb_ms_csr::ms_security_filter.ms_security_filter_1_5  */
/* Register type referenced: elb_ms_csr::ms_security_filter::ms_security_filter_1_5 */
/* Register template referenced: elb_ms_csr::ms_security_filter::ms_security_filter_1_5 */
#define ELB_MS_CSR_MS_SECURITY_FILTER_MS_SECURITY_FILTER_1_5_OFFSET 0x811
#define ELB_MS_CSR_MS_SECURITY_FILTER_MS_SECURITY_FILTER_1_5_BYTE_OFFSET 0x2044
#define ELB_MS_CSR_MS_SECURITY_FILTER_MS_SECURITY_FILTER_1_5_READ_ACCESS 1
#define ELB_MS_CSR_MS_SECURITY_FILTER_MS_SECURITY_FILTER_1_5_WRITE_ACCESS 1
#define ELB_MS_CSR_MS_SECURITY_FILTER_MS_SECURITY_FILTER_1_5_READ_MASK 0xffffffff
#define ELB_MS_CSR_MS_SECURITY_FILTER_MS_SECURITY_FILTER_1_5_WRITE_MASK 0xffffffff
/* Register member: elb_ms_csr::ms_security_filter.ms_security_filter_2_5  */
/* Register type referenced: elb_ms_csr::ms_security_filter::ms_security_filter_2_5 */
/* Register template referenced: elb_ms_csr::ms_security_filter::ms_security_filter_2_5 */
#define ELB_MS_CSR_MS_SECURITY_FILTER_MS_SECURITY_FILTER_2_5_OFFSET 0x812
#define ELB_MS_CSR_MS_SECURITY_FILTER_MS_SECURITY_FILTER_2_5_BYTE_OFFSET 0x2048
#define ELB_MS_CSR_MS_SECURITY_FILTER_MS_SECURITY_FILTER_2_5_READ_ACCESS 1
#define ELB_MS_CSR_MS_SECURITY_FILTER_MS_SECURITY_FILTER_2_5_WRITE_ACCESS 1
#define ELB_MS_CSR_MS_SECURITY_FILTER_MS_SECURITY_FILTER_2_5_READ_MASK 0xffffffff
#define ELB_MS_CSR_MS_SECURITY_FILTER_MS_SECURITY_FILTER_2_5_WRITE_MASK 0x00000000
/* Register member: elb_ms_csr::ms_security_filter.ms_security_filter_3_5  */
/* Register type referenced: elb_ms_csr::ms_security_filter::ms_security_filter_3_5 */
/* Register template referenced: elb_ms_csr::ms_security_filter::ms_security_filter_3_5 */
#define ELB_MS_CSR_MS_SECURITY_FILTER_MS_SECURITY_FILTER_3_5_OFFSET 0x813
#define ELB_MS_CSR_MS_SECURITY_FILTER_MS_SECURITY_FILTER_3_5_BYTE_OFFSET 0x204c
#define ELB_MS_CSR_MS_SECURITY_FILTER_MS_SECURITY_FILTER_3_5_READ_ACCESS 1
#define ELB_MS_CSR_MS_SECURITY_FILTER_MS_SECURITY_FILTER_3_5_WRITE_ACCESS 1
#define ELB_MS_CSR_MS_SECURITY_FILTER_MS_SECURITY_FILTER_3_5_READ_MASK 0xffffffff
#define ELB_MS_CSR_MS_SECURITY_FILTER_MS_SECURITY_FILTER_3_5_WRITE_MASK 0x00000000
/* Register member: elb_ms_csr::ms_security_filter.ms_security_filter_4_5  */
/* Register type referenced: elb_ms_csr::ms_security_filter::ms_security_filter_4_5 */
/* Register template referenced: elb_ms_csr::ms_security_filter::ms_security_filter_4_5 */
#define ELB_MS_CSR_MS_SECURITY_FILTER_MS_SECURITY_FILTER_4_5_OFFSET 0x814
#define ELB_MS_CSR_MS_SECURITY_FILTER_MS_SECURITY_FILTER_4_5_BYTE_OFFSET 0x2050
#define ELB_MS_CSR_MS_SECURITY_FILTER_MS_SECURITY_FILTER_4_5_READ_ACCESS 1
#define ELB_MS_CSR_MS_SECURITY_FILTER_MS_SECURITY_FILTER_4_5_WRITE_ACCESS 1
#define ELB_MS_CSR_MS_SECURITY_FILTER_MS_SECURITY_FILTER_4_5_RESET_VALUE 0x00000000
#define ELB_MS_CSR_MS_SECURITY_FILTER_MS_SECURITY_FILTER_4_5_RESET_MASK 0xffffffff
#define ELB_MS_CSR_MS_SECURITY_FILTER_MS_SECURITY_FILTER_4_5_READ_MASK 0xffffffff
#define ELB_MS_CSR_MS_SECURITY_FILTER_MS_SECURITY_FILTER_4_5_WRITE_MASK 0x00000001
/* Wide Register member: elb_ms_csr.ms_prp                                 */
/* Wide Register type referenced: elb_ms_csr::ms_prp                       */
/* Wide Register template referenced: elb_ms_csr::ms_prp                   */
#define ELB_MS_CSR_MS_PRP_OFFSET 0x840
#define ELB_MS_CSR_MS_PRP_BYTE_OFFSET 0x2100
#define ELB_MS_CSR_MS_PRP_READ_ACCESS 1
#define ELB_MS_CSR_MS_PRP_WRITE_ACCESS 1
/* Register member: elb_ms_csr::ms_prp.ms_prp_0_54                         */
/* Register type referenced: elb_ms_csr::ms_prp::ms_prp_0_54               */
/* Register template referenced: elb_ms_csr::ms_prp::ms_prp_0_54           */
#define ELB_MS_CSR_MS_PRP_MS_PRP_0_54_OFFSET 0x840
#define ELB_MS_CSR_MS_PRP_MS_PRP_0_54_BYTE_OFFSET 0x2100
#define ELB_MS_CSR_MS_PRP_MS_PRP_0_54_READ_ACCESS 1
#define ELB_MS_CSR_MS_PRP_MS_PRP_0_54_WRITE_ACCESS 1
#define ELB_MS_CSR_MS_PRP_MS_PRP_0_54_READ_MASK 0xffffffff
#define ELB_MS_CSR_MS_PRP_MS_PRP_0_54_WRITE_MASK 0xffffffff
/* Register member: elb_ms_csr::ms_prp.ms_prp_1_54                         */
/* Register type referenced: elb_ms_csr::ms_prp::ms_prp_1_54               */
/* Register template referenced: elb_ms_csr::ms_prp::ms_prp_1_54           */
#define ELB_MS_CSR_MS_PRP_MS_PRP_1_54_OFFSET 0x841
#define ELB_MS_CSR_MS_PRP_MS_PRP_1_54_BYTE_OFFSET 0x2104
#define ELB_MS_CSR_MS_PRP_MS_PRP_1_54_READ_ACCESS 1
#define ELB_MS_CSR_MS_PRP_MS_PRP_1_54_WRITE_ACCESS 1
#define ELB_MS_CSR_MS_PRP_MS_PRP_1_54_READ_MASK 0xffffffff
#define ELB_MS_CSR_MS_PRP_MS_PRP_1_54_WRITE_MASK 0xffffffff
/* Register member: elb_ms_csr::ms_prp.ms_prp_2_54                         */
/* Register type referenced: elb_ms_csr::ms_prp::ms_prp_2_54               */
/* Register template referenced: elb_ms_csr::ms_prp::ms_prp_2_54           */
#define ELB_MS_CSR_MS_PRP_MS_PRP_2_54_OFFSET 0x842
#define ELB_MS_CSR_MS_PRP_MS_PRP_2_54_BYTE_OFFSET 0x2108
#define ELB_MS_CSR_MS_PRP_MS_PRP_2_54_READ_ACCESS 1
#define ELB_MS_CSR_MS_PRP_MS_PRP_2_54_WRITE_ACCESS 1
#define ELB_MS_CSR_MS_PRP_MS_PRP_2_54_READ_MASK 0xffffffff
#define ELB_MS_CSR_MS_PRP_MS_PRP_2_54_WRITE_MASK 0xffffffff
/* Register member: elb_ms_csr::ms_prp.ms_prp_3_54                         */
/* Register type referenced: elb_ms_csr::ms_prp::ms_prp_3_54               */
/* Register template referenced: elb_ms_csr::ms_prp::ms_prp_3_54           */
#define ELB_MS_CSR_MS_PRP_MS_PRP_3_54_OFFSET 0x843
#define ELB_MS_CSR_MS_PRP_MS_PRP_3_54_BYTE_OFFSET 0x210c
#define ELB_MS_CSR_MS_PRP_MS_PRP_3_54_READ_ACCESS 1
#define ELB_MS_CSR_MS_PRP_MS_PRP_3_54_WRITE_ACCESS 1
#define ELB_MS_CSR_MS_PRP_MS_PRP_3_54_READ_MASK 0xffffffff
#define ELB_MS_CSR_MS_PRP_MS_PRP_3_54_WRITE_MASK 0xffffffff
/* Register member: elb_ms_csr::ms_prp.ms_prp_4_54                         */
/* Register type referenced: elb_ms_csr::ms_prp::ms_prp_4_54               */
/* Register template referenced: elb_ms_csr::ms_prp::ms_prp_4_54           */
#define ELB_MS_CSR_MS_PRP_MS_PRP_4_54_OFFSET 0x844
#define ELB_MS_CSR_MS_PRP_MS_PRP_4_54_BYTE_OFFSET 0x2110
#define ELB_MS_CSR_MS_PRP_MS_PRP_4_54_READ_ACCESS 1
#define ELB_MS_CSR_MS_PRP_MS_PRP_4_54_WRITE_ACCESS 1
#define ELB_MS_CSR_MS_PRP_MS_PRP_4_54_READ_MASK 0xffffffff
#define ELB_MS_CSR_MS_PRP_MS_PRP_4_54_WRITE_MASK 0xffffffff
/* Register member: elb_ms_csr::ms_prp.ms_prp_5_54                         */
/* Register type referenced: elb_ms_csr::ms_prp::ms_prp_5_54               */
/* Register template referenced: elb_ms_csr::ms_prp::ms_prp_5_54           */
#define ELB_MS_CSR_MS_PRP_MS_PRP_5_54_OFFSET 0x845
#define ELB_MS_CSR_MS_PRP_MS_PRP_5_54_BYTE_OFFSET 0x2114
#define ELB_MS_CSR_MS_PRP_MS_PRP_5_54_READ_ACCESS 1
#define ELB_MS_CSR_MS_PRP_MS_PRP_5_54_WRITE_ACCESS 1
#define ELB_MS_CSR_MS_PRP_MS_PRP_5_54_READ_MASK 0xffffffff
#define ELB_MS_CSR_MS_PRP_MS_PRP_5_54_WRITE_MASK 0xffffffff
/* Register member: elb_ms_csr::ms_prp.ms_prp_6_54                         */
/* Register type referenced: elb_ms_csr::ms_prp::ms_prp_6_54               */
/* Register template referenced: elb_ms_csr::ms_prp::ms_prp_6_54           */
#define ELB_MS_CSR_MS_PRP_MS_PRP_6_54_OFFSET 0x846
#define ELB_MS_CSR_MS_PRP_MS_PRP_6_54_BYTE_OFFSET 0x2118
#define ELB_MS_CSR_MS_PRP_MS_PRP_6_54_READ_ACCESS 1
#define ELB_MS_CSR_MS_PRP_MS_PRP_6_54_WRITE_ACCESS 1
#define ELB_MS_CSR_MS_PRP_MS_PRP_6_54_READ_MASK 0xffffffff
#define ELB_MS_CSR_MS_PRP_MS_PRP_6_54_WRITE_MASK 0xffffffff
/* Register member: elb_ms_csr::ms_prp.ms_prp_7_54                         */
/* Register type referenced: elb_ms_csr::ms_prp::ms_prp_7_54               */
/* Register template referenced: elb_ms_csr::ms_prp::ms_prp_7_54           */
#define ELB_MS_CSR_MS_PRP_MS_PRP_7_54_OFFSET 0x847
#define ELB_MS_CSR_MS_PRP_MS_PRP_7_54_BYTE_OFFSET 0x211c
#define ELB_MS_CSR_MS_PRP_MS_PRP_7_54_READ_ACCESS 1
#define ELB_MS_CSR_MS_PRP_MS_PRP_7_54_WRITE_ACCESS 1
#define ELB_MS_CSR_MS_PRP_MS_PRP_7_54_READ_MASK 0xffffffff
#define ELB_MS_CSR_MS_PRP_MS_PRP_7_54_WRITE_MASK 0xffffffff
/* Register member: elb_ms_csr::ms_prp.ms_prp_8_54                         */
/* Register type referenced: elb_ms_csr::ms_prp::ms_prp_8_54               */
/* Register template referenced: elb_ms_csr::ms_prp::ms_prp_8_54           */
#define ELB_MS_CSR_MS_PRP_MS_PRP_8_54_OFFSET 0x848
#define ELB_MS_CSR_MS_PRP_MS_PRP_8_54_BYTE_OFFSET 0x2120
#define ELB_MS_CSR_MS_PRP_MS_PRP_8_54_READ_ACCESS 1
#define ELB_MS_CSR_MS_PRP_MS_PRP_8_54_WRITE_ACCESS 1
#define ELB_MS_CSR_MS_PRP_MS_PRP_8_54_READ_MASK 0xffffffff
#define ELB_MS_CSR_MS_PRP_MS_PRP_8_54_WRITE_MASK 0xffffffff
/* Register member: elb_ms_csr::ms_prp.ms_prp_9_54                         */
/* Register type referenced: elb_ms_csr::ms_prp::ms_prp_9_54               */
/* Register template referenced: elb_ms_csr::ms_prp::ms_prp_9_54           */
#define ELB_MS_CSR_MS_PRP_MS_PRP_9_54_OFFSET 0x849
#define ELB_MS_CSR_MS_PRP_MS_PRP_9_54_BYTE_OFFSET 0x2124
#define ELB_MS_CSR_MS_PRP_MS_PRP_9_54_READ_ACCESS 1
#define ELB_MS_CSR_MS_PRP_MS_PRP_9_54_WRITE_ACCESS 1
#define ELB_MS_CSR_MS_PRP_MS_PRP_9_54_READ_MASK 0xffffffff
#define ELB_MS_CSR_MS_PRP_MS_PRP_9_54_WRITE_MASK 0xffffffff
/* Register member: elb_ms_csr::ms_prp.ms_prp_10_54                        */
/* Register type referenced: elb_ms_csr::ms_prp::ms_prp_10_54              */
/* Register template referenced: elb_ms_csr::ms_prp::ms_prp_10_54          */
#define ELB_MS_CSR_MS_PRP_MS_PRP_10_54_OFFSET 0x84a
#define ELB_MS_CSR_MS_PRP_MS_PRP_10_54_BYTE_OFFSET 0x2128
#define ELB_MS_CSR_MS_PRP_MS_PRP_10_54_READ_ACCESS 1
#define ELB_MS_CSR_MS_PRP_MS_PRP_10_54_WRITE_ACCESS 1
#define ELB_MS_CSR_MS_PRP_MS_PRP_10_54_READ_MASK 0xffffffff
#define ELB_MS_CSR_MS_PRP_MS_PRP_10_54_WRITE_MASK 0xffffffff
/* Register member: elb_ms_csr::ms_prp.ms_prp_11_54                        */
/* Register type referenced: elb_ms_csr::ms_prp::ms_prp_11_54              */
/* Register template referenced: elb_ms_csr::ms_prp::ms_prp_11_54          */
#define ELB_MS_CSR_MS_PRP_MS_PRP_11_54_OFFSET 0x84b
#define ELB_MS_CSR_MS_PRP_MS_PRP_11_54_BYTE_OFFSET 0x212c
#define ELB_MS_CSR_MS_PRP_MS_PRP_11_54_READ_ACCESS 1
#define ELB_MS_CSR_MS_PRP_MS_PRP_11_54_WRITE_ACCESS 1
#define ELB_MS_CSR_MS_PRP_MS_PRP_11_54_READ_MASK 0xffffffff
#define ELB_MS_CSR_MS_PRP_MS_PRP_11_54_WRITE_MASK 0xffffffff
/* Register member: elb_ms_csr::ms_prp.ms_prp_12_54                        */
/* Register type referenced: elb_ms_csr::ms_prp::ms_prp_12_54              */
/* Register template referenced: elb_ms_csr::ms_prp::ms_prp_12_54          */
#define ELB_MS_CSR_MS_PRP_MS_PRP_12_54_OFFSET 0x84c
#define ELB_MS_CSR_MS_PRP_MS_PRP_12_54_BYTE_OFFSET 0x2130
#define ELB_MS_CSR_MS_PRP_MS_PRP_12_54_READ_ACCESS 1
#define ELB_MS_CSR_MS_PRP_MS_PRP_12_54_WRITE_ACCESS 1
#define ELB_MS_CSR_MS_PRP_MS_PRP_12_54_READ_MASK 0xffffffff
#define ELB_MS_CSR_MS_PRP_MS_PRP_12_54_WRITE_MASK 0xffffffff
/* Register member: elb_ms_csr::ms_prp.ms_prp_13_54                        */
/* Register type referenced: elb_ms_csr::ms_prp::ms_prp_13_54              */
/* Register template referenced: elb_ms_csr::ms_prp::ms_prp_13_54          */
#define ELB_MS_CSR_MS_PRP_MS_PRP_13_54_OFFSET 0x84d
#define ELB_MS_CSR_MS_PRP_MS_PRP_13_54_BYTE_OFFSET 0x2134
#define ELB_MS_CSR_MS_PRP_MS_PRP_13_54_READ_ACCESS 1
#define ELB_MS_CSR_MS_PRP_MS_PRP_13_54_WRITE_ACCESS 1
#define ELB_MS_CSR_MS_PRP_MS_PRP_13_54_READ_MASK 0xffffffff
#define ELB_MS_CSR_MS_PRP_MS_PRP_13_54_WRITE_MASK 0xffffffff
/* Register member: elb_ms_csr::ms_prp.ms_prp_14_54                        */
/* Register type referenced: elb_ms_csr::ms_prp::ms_prp_14_54              */
/* Register template referenced: elb_ms_csr::ms_prp::ms_prp_14_54          */
#define ELB_MS_CSR_MS_PRP_MS_PRP_14_54_OFFSET 0x84e
#define ELB_MS_CSR_MS_PRP_MS_PRP_14_54_BYTE_OFFSET 0x2138
#define ELB_MS_CSR_MS_PRP_MS_PRP_14_54_READ_ACCESS 1
#define ELB_MS_CSR_MS_PRP_MS_PRP_14_54_WRITE_ACCESS 1
#define ELB_MS_CSR_MS_PRP_MS_PRP_14_54_READ_MASK 0xffffffff
#define ELB_MS_CSR_MS_PRP_MS_PRP_14_54_WRITE_MASK 0xffffffff
/* Register member: elb_ms_csr::ms_prp.ms_prp_15_54                        */
/* Register type referenced: elb_ms_csr::ms_prp::ms_prp_15_54              */
/* Register template referenced: elb_ms_csr::ms_prp::ms_prp_15_54          */
#define ELB_MS_CSR_MS_PRP_MS_PRP_15_54_OFFSET 0x84f
#define ELB_MS_CSR_MS_PRP_MS_PRP_15_54_BYTE_OFFSET 0x213c
#define ELB_MS_CSR_MS_PRP_MS_PRP_15_54_READ_ACCESS 1
#define ELB_MS_CSR_MS_PRP_MS_PRP_15_54_WRITE_ACCESS 1
#define ELB_MS_CSR_MS_PRP_MS_PRP_15_54_READ_MASK 0xffffffff
#define ELB_MS_CSR_MS_PRP_MS_PRP_15_54_WRITE_MASK 0xffffffff
/* Register member: elb_ms_csr::ms_prp.ms_prp_16_54                        */
/* Register type referenced: elb_ms_csr::ms_prp::ms_prp_16_54              */
/* Register template referenced: elb_ms_csr::ms_prp::ms_prp_16_54          */
#define ELB_MS_CSR_MS_PRP_MS_PRP_16_54_OFFSET 0x850
#define ELB_MS_CSR_MS_PRP_MS_PRP_16_54_BYTE_OFFSET 0x2140
#define ELB_MS_CSR_MS_PRP_MS_PRP_16_54_READ_ACCESS 1
#define ELB_MS_CSR_MS_PRP_MS_PRP_16_54_WRITE_ACCESS 1
#define ELB_MS_CSR_MS_PRP_MS_PRP_16_54_READ_MASK 0xffffffff
#define ELB_MS_CSR_MS_PRP_MS_PRP_16_54_WRITE_MASK 0xffffffff
/* Register member: elb_ms_csr::ms_prp.ms_prp_17_54                        */
/* Register type referenced: elb_ms_csr::ms_prp::ms_prp_17_54              */
/* Register template referenced: elb_ms_csr::ms_prp::ms_prp_17_54          */
#define ELB_MS_CSR_MS_PRP_MS_PRP_17_54_OFFSET 0x851
#define ELB_MS_CSR_MS_PRP_MS_PRP_17_54_BYTE_OFFSET 0x2144
#define ELB_MS_CSR_MS_PRP_MS_PRP_17_54_READ_ACCESS 1
#define ELB_MS_CSR_MS_PRP_MS_PRP_17_54_WRITE_ACCESS 1
#define ELB_MS_CSR_MS_PRP_MS_PRP_17_54_READ_MASK 0xffffffff
#define ELB_MS_CSR_MS_PRP_MS_PRP_17_54_WRITE_MASK 0xffffffff
/* Register member: elb_ms_csr::ms_prp.ms_prp_18_54                        */
/* Register type referenced: elb_ms_csr::ms_prp::ms_prp_18_54              */
/* Register template referenced: elb_ms_csr::ms_prp::ms_prp_18_54          */
#define ELB_MS_CSR_MS_PRP_MS_PRP_18_54_OFFSET 0x852
#define ELB_MS_CSR_MS_PRP_MS_PRP_18_54_BYTE_OFFSET 0x2148
#define ELB_MS_CSR_MS_PRP_MS_PRP_18_54_READ_ACCESS 1
#define ELB_MS_CSR_MS_PRP_MS_PRP_18_54_WRITE_ACCESS 1
#define ELB_MS_CSR_MS_PRP_MS_PRP_18_54_READ_MASK 0xffffffff
#define ELB_MS_CSR_MS_PRP_MS_PRP_18_54_WRITE_MASK 0xffffffff
/* Register member: elb_ms_csr::ms_prp.ms_prp_19_54                        */
/* Register type referenced: elb_ms_csr::ms_prp::ms_prp_19_54              */
/* Register template referenced: elb_ms_csr::ms_prp::ms_prp_19_54          */
#define ELB_MS_CSR_MS_PRP_MS_PRP_19_54_OFFSET 0x853
#define ELB_MS_CSR_MS_PRP_MS_PRP_19_54_BYTE_OFFSET 0x214c
#define ELB_MS_CSR_MS_PRP_MS_PRP_19_54_READ_ACCESS 1
#define ELB_MS_CSR_MS_PRP_MS_PRP_19_54_WRITE_ACCESS 1
#define ELB_MS_CSR_MS_PRP_MS_PRP_19_54_READ_MASK 0xffffffff
#define ELB_MS_CSR_MS_PRP_MS_PRP_19_54_WRITE_MASK 0xffffffff
/* Register member: elb_ms_csr::ms_prp.ms_prp_20_54                        */
/* Register type referenced: elb_ms_csr::ms_prp::ms_prp_20_54              */
/* Register template referenced: elb_ms_csr::ms_prp::ms_prp_20_54          */
#define ELB_MS_CSR_MS_PRP_MS_PRP_20_54_OFFSET 0x854
#define ELB_MS_CSR_MS_PRP_MS_PRP_20_54_BYTE_OFFSET 0x2150
#define ELB_MS_CSR_MS_PRP_MS_PRP_20_54_READ_ACCESS 1
#define ELB_MS_CSR_MS_PRP_MS_PRP_20_54_WRITE_ACCESS 1
#define ELB_MS_CSR_MS_PRP_MS_PRP_20_54_READ_MASK 0xffffffff
#define ELB_MS_CSR_MS_PRP_MS_PRP_20_54_WRITE_MASK 0xffffffff
/* Register member: elb_ms_csr::ms_prp.ms_prp_21_54                        */
/* Register type referenced: elb_ms_csr::ms_prp::ms_prp_21_54              */
/* Register template referenced: elb_ms_csr::ms_prp::ms_prp_21_54          */
#define ELB_MS_CSR_MS_PRP_MS_PRP_21_54_OFFSET 0x855
#define ELB_MS_CSR_MS_PRP_MS_PRP_21_54_BYTE_OFFSET 0x2154
#define ELB_MS_CSR_MS_PRP_MS_PRP_21_54_READ_ACCESS 1
#define ELB_MS_CSR_MS_PRP_MS_PRP_21_54_WRITE_ACCESS 1
#define ELB_MS_CSR_MS_PRP_MS_PRP_21_54_READ_MASK 0xffffffff
#define ELB_MS_CSR_MS_PRP_MS_PRP_21_54_WRITE_MASK 0xffffffff
/* Register member: elb_ms_csr::ms_prp.ms_prp_22_54                        */
/* Register type referenced: elb_ms_csr::ms_prp::ms_prp_22_54              */
/* Register template referenced: elb_ms_csr::ms_prp::ms_prp_22_54          */
#define ELB_MS_CSR_MS_PRP_MS_PRP_22_54_OFFSET 0x856
#define ELB_MS_CSR_MS_PRP_MS_PRP_22_54_BYTE_OFFSET 0x2158
#define ELB_MS_CSR_MS_PRP_MS_PRP_22_54_READ_ACCESS 1
#define ELB_MS_CSR_MS_PRP_MS_PRP_22_54_WRITE_ACCESS 1
#define ELB_MS_CSR_MS_PRP_MS_PRP_22_54_READ_MASK 0xffffffff
#define ELB_MS_CSR_MS_PRP_MS_PRP_22_54_WRITE_MASK 0xffffffff
/* Register member: elb_ms_csr::ms_prp.ms_prp_23_54                        */
/* Register type referenced: elb_ms_csr::ms_prp::ms_prp_23_54              */
/* Register template referenced: elb_ms_csr::ms_prp::ms_prp_23_54          */
#define ELB_MS_CSR_MS_PRP_MS_PRP_23_54_OFFSET 0x857
#define ELB_MS_CSR_MS_PRP_MS_PRP_23_54_BYTE_OFFSET 0x215c
#define ELB_MS_CSR_MS_PRP_MS_PRP_23_54_READ_ACCESS 1
#define ELB_MS_CSR_MS_PRP_MS_PRP_23_54_WRITE_ACCESS 1
#define ELB_MS_CSR_MS_PRP_MS_PRP_23_54_READ_MASK 0xffffffff
#define ELB_MS_CSR_MS_PRP_MS_PRP_23_54_WRITE_MASK 0xffffffff
/* Register member: elb_ms_csr::ms_prp.ms_prp_24_54                        */
/* Register type referenced: elb_ms_csr::ms_prp::ms_prp_24_54              */
/* Register template referenced: elb_ms_csr::ms_prp::ms_prp_24_54          */
#define ELB_MS_CSR_MS_PRP_MS_PRP_24_54_OFFSET 0x858
#define ELB_MS_CSR_MS_PRP_MS_PRP_24_54_BYTE_OFFSET 0x2160
#define ELB_MS_CSR_MS_PRP_MS_PRP_24_54_READ_ACCESS 1
#define ELB_MS_CSR_MS_PRP_MS_PRP_24_54_WRITE_ACCESS 1
#define ELB_MS_CSR_MS_PRP_MS_PRP_24_54_READ_MASK 0xffffffff
#define ELB_MS_CSR_MS_PRP_MS_PRP_24_54_WRITE_MASK 0xffffffff
/* Register member: elb_ms_csr::ms_prp.ms_prp_25_54                        */
/* Register type referenced: elb_ms_csr::ms_prp::ms_prp_25_54              */
/* Register template referenced: elb_ms_csr::ms_prp::ms_prp_25_54          */
#define ELB_MS_CSR_MS_PRP_MS_PRP_25_54_OFFSET 0x859
#define ELB_MS_CSR_MS_PRP_MS_PRP_25_54_BYTE_OFFSET 0x2164
#define ELB_MS_CSR_MS_PRP_MS_PRP_25_54_READ_ACCESS 1
#define ELB_MS_CSR_MS_PRP_MS_PRP_25_54_WRITE_ACCESS 1
#define ELB_MS_CSR_MS_PRP_MS_PRP_25_54_READ_MASK 0xffffffff
#define ELB_MS_CSR_MS_PRP_MS_PRP_25_54_WRITE_MASK 0xffffffff
/* Register member: elb_ms_csr::ms_prp.ms_prp_26_54                        */
/* Register type referenced: elb_ms_csr::ms_prp::ms_prp_26_54              */
/* Register template referenced: elb_ms_csr::ms_prp::ms_prp_26_54          */
#define ELB_MS_CSR_MS_PRP_MS_PRP_26_54_OFFSET 0x85a
#define ELB_MS_CSR_MS_PRP_MS_PRP_26_54_BYTE_OFFSET 0x2168
#define ELB_MS_CSR_MS_PRP_MS_PRP_26_54_READ_ACCESS 1
#define ELB_MS_CSR_MS_PRP_MS_PRP_26_54_WRITE_ACCESS 1
#define ELB_MS_CSR_MS_PRP_MS_PRP_26_54_READ_MASK 0xffffffff
#define ELB_MS_CSR_MS_PRP_MS_PRP_26_54_WRITE_MASK 0xffffffff
/* Register member: elb_ms_csr::ms_prp.ms_prp_27_54                        */
/* Register type referenced: elb_ms_csr::ms_prp::ms_prp_27_54              */
/* Register template referenced: elb_ms_csr::ms_prp::ms_prp_27_54          */
#define ELB_MS_CSR_MS_PRP_MS_PRP_27_54_OFFSET 0x85b
#define ELB_MS_CSR_MS_PRP_MS_PRP_27_54_BYTE_OFFSET 0x216c
#define ELB_MS_CSR_MS_PRP_MS_PRP_27_54_READ_ACCESS 1
#define ELB_MS_CSR_MS_PRP_MS_PRP_27_54_WRITE_ACCESS 1
#define ELB_MS_CSR_MS_PRP_MS_PRP_27_54_READ_MASK 0xffffffff
#define ELB_MS_CSR_MS_PRP_MS_PRP_27_54_WRITE_MASK 0xffffffff
/* Register member: elb_ms_csr::ms_prp.ms_prp_28_54                        */
/* Register type referenced: elb_ms_csr::ms_prp::ms_prp_28_54              */
/* Register template referenced: elb_ms_csr::ms_prp::ms_prp_28_54          */
#define ELB_MS_CSR_MS_PRP_MS_PRP_28_54_OFFSET 0x85c
#define ELB_MS_CSR_MS_PRP_MS_PRP_28_54_BYTE_OFFSET 0x2170
#define ELB_MS_CSR_MS_PRP_MS_PRP_28_54_READ_ACCESS 1
#define ELB_MS_CSR_MS_PRP_MS_PRP_28_54_WRITE_ACCESS 1
#define ELB_MS_CSR_MS_PRP_MS_PRP_28_54_READ_MASK 0xffffffff
#define ELB_MS_CSR_MS_PRP_MS_PRP_28_54_WRITE_MASK 0xffffffff
/* Register member: elb_ms_csr::ms_prp.ms_prp_29_54                        */
/* Register type referenced: elb_ms_csr::ms_prp::ms_prp_29_54              */
/* Register template referenced: elb_ms_csr::ms_prp::ms_prp_29_54          */
#define ELB_MS_CSR_MS_PRP_MS_PRP_29_54_OFFSET 0x85d
#define ELB_MS_CSR_MS_PRP_MS_PRP_29_54_BYTE_OFFSET 0x2174
#define ELB_MS_CSR_MS_PRP_MS_PRP_29_54_READ_ACCESS 1
#define ELB_MS_CSR_MS_PRP_MS_PRP_29_54_WRITE_ACCESS 1
#define ELB_MS_CSR_MS_PRP_MS_PRP_29_54_READ_MASK 0xffffffff
#define ELB_MS_CSR_MS_PRP_MS_PRP_29_54_WRITE_MASK 0xffffffff
/* Register member: elb_ms_csr::ms_prp.ms_prp_30_54                        */
/* Register type referenced: elb_ms_csr::ms_prp::ms_prp_30_54              */
/* Register template referenced: elb_ms_csr::ms_prp::ms_prp_30_54          */
#define ELB_MS_CSR_MS_PRP_MS_PRP_30_54_OFFSET 0x85e
#define ELB_MS_CSR_MS_PRP_MS_PRP_30_54_BYTE_OFFSET 0x2178
#define ELB_MS_CSR_MS_PRP_MS_PRP_30_54_READ_ACCESS 1
#define ELB_MS_CSR_MS_PRP_MS_PRP_30_54_WRITE_ACCESS 1
#define ELB_MS_CSR_MS_PRP_MS_PRP_30_54_READ_MASK 0xffffffff
#define ELB_MS_CSR_MS_PRP_MS_PRP_30_54_WRITE_MASK 0xffffffff
/* Register member: elb_ms_csr::ms_prp.ms_prp_31_54                        */
/* Register type referenced: elb_ms_csr::ms_prp::ms_prp_31_54              */
/* Register template referenced: elb_ms_csr::ms_prp::ms_prp_31_54          */
#define ELB_MS_CSR_MS_PRP_MS_PRP_31_54_OFFSET 0x85f
#define ELB_MS_CSR_MS_PRP_MS_PRP_31_54_BYTE_OFFSET 0x217c
#define ELB_MS_CSR_MS_PRP_MS_PRP_31_54_READ_ACCESS 1
#define ELB_MS_CSR_MS_PRP_MS_PRP_31_54_WRITE_ACCESS 1
#define ELB_MS_CSR_MS_PRP_MS_PRP_31_54_READ_MASK 0xffffffff
#define ELB_MS_CSR_MS_PRP_MS_PRP_31_54_WRITE_MASK 0xffffffff
/* Register member: elb_ms_csr::ms_prp.ms_prp_32_54                        */
/* Register type referenced: elb_ms_csr::ms_prp::ms_prp_32_54              */
/* Register template referenced: elb_ms_csr::ms_prp::ms_prp_32_54          */
#define ELB_MS_CSR_MS_PRP_MS_PRP_32_54_OFFSET 0x860
#define ELB_MS_CSR_MS_PRP_MS_PRP_32_54_BYTE_OFFSET 0x2180
#define ELB_MS_CSR_MS_PRP_MS_PRP_32_54_READ_ACCESS 1
#define ELB_MS_CSR_MS_PRP_MS_PRP_32_54_WRITE_ACCESS 1
#define ELB_MS_CSR_MS_PRP_MS_PRP_32_54_READ_MASK 0xffffffff
#define ELB_MS_CSR_MS_PRP_MS_PRP_32_54_WRITE_MASK 0x0000ffff
/* Register member: elb_ms_csr::ms_prp.ms_prp_33_54                        */
/* Register type referenced: elb_ms_csr::ms_prp::ms_prp_33_54              */
/* Register template referenced: elb_ms_csr::ms_prp::ms_prp_33_54          */
#define ELB_MS_CSR_MS_PRP_MS_PRP_33_54_OFFSET 0x861
#define ELB_MS_CSR_MS_PRP_MS_PRP_33_54_BYTE_OFFSET 0x2184
#define ELB_MS_CSR_MS_PRP_MS_PRP_33_54_READ_ACCESS 1
#define ELB_MS_CSR_MS_PRP_MS_PRP_33_54_WRITE_ACCESS 1
#define ELB_MS_CSR_MS_PRP_MS_PRP_33_54_READ_MASK 0xffffffff
#define ELB_MS_CSR_MS_PRP_MS_PRP_33_54_WRITE_MASK 0x00000000
/* Register member: elb_ms_csr::ms_prp.ms_prp_34_54                        */
/* Register type referenced: elb_ms_csr::ms_prp::ms_prp_34_54              */
/* Register template referenced: elb_ms_csr::ms_prp::ms_prp_34_54          */
#define ELB_MS_CSR_MS_PRP_MS_PRP_34_54_OFFSET 0x862
#define ELB_MS_CSR_MS_PRP_MS_PRP_34_54_BYTE_OFFSET 0x2188
#define ELB_MS_CSR_MS_PRP_MS_PRP_34_54_READ_ACCESS 1
#define ELB_MS_CSR_MS_PRP_MS_PRP_34_54_WRITE_ACCESS 1
#define ELB_MS_CSR_MS_PRP_MS_PRP_34_54_READ_MASK 0xffffffff
#define ELB_MS_CSR_MS_PRP_MS_PRP_34_54_WRITE_MASK 0x00000000
/* Register member: elb_ms_csr::ms_prp.ms_prp_35_54                        */
/* Register type referenced: elb_ms_csr::ms_prp::ms_prp_35_54              */
/* Register template referenced: elb_ms_csr::ms_prp::ms_prp_35_54          */
#define ELB_MS_CSR_MS_PRP_MS_PRP_35_54_OFFSET 0x863
#define ELB_MS_CSR_MS_PRP_MS_PRP_35_54_BYTE_OFFSET 0x218c
#define ELB_MS_CSR_MS_PRP_MS_PRP_35_54_READ_ACCESS 1
#define ELB_MS_CSR_MS_PRP_MS_PRP_35_54_WRITE_ACCESS 1
#define ELB_MS_CSR_MS_PRP_MS_PRP_35_54_READ_MASK 0xffffffff
#define ELB_MS_CSR_MS_PRP_MS_PRP_35_54_WRITE_MASK 0x00000000
/* Register member: elb_ms_csr::ms_prp.ms_prp_36_54                        */
/* Register type referenced: elb_ms_csr::ms_prp::ms_prp_36_54              */
/* Register template referenced: elb_ms_csr::ms_prp::ms_prp_36_54          */
#define ELB_MS_CSR_MS_PRP_MS_PRP_36_54_OFFSET 0x864
#define ELB_MS_CSR_MS_PRP_MS_PRP_36_54_BYTE_OFFSET 0x2190
#define ELB_MS_CSR_MS_PRP_MS_PRP_36_54_READ_ACCESS 1
#define ELB_MS_CSR_MS_PRP_MS_PRP_36_54_WRITE_ACCESS 1
#define ELB_MS_CSR_MS_PRP_MS_PRP_36_54_READ_MASK 0xffffffff
#define ELB_MS_CSR_MS_PRP_MS_PRP_36_54_WRITE_MASK 0x00000000
/* Register member: elb_ms_csr::ms_prp.ms_prp_37_54                        */
/* Register type referenced: elb_ms_csr::ms_prp::ms_prp_37_54              */
/* Register template referenced: elb_ms_csr::ms_prp::ms_prp_37_54          */
#define ELB_MS_CSR_MS_PRP_MS_PRP_37_54_OFFSET 0x865
#define ELB_MS_CSR_MS_PRP_MS_PRP_37_54_BYTE_OFFSET 0x2194
#define ELB_MS_CSR_MS_PRP_MS_PRP_37_54_READ_ACCESS 1
#define ELB_MS_CSR_MS_PRP_MS_PRP_37_54_WRITE_ACCESS 1
#define ELB_MS_CSR_MS_PRP_MS_PRP_37_54_READ_MASK 0xffffffff
#define ELB_MS_CSR_MS_PRP_MS_PRP_37_54_WRITE_MASK 0x00000000
/* Register member: elb_ms_csr::ms_prp.ms_prp_38_54                        */
/* Register type referenced: elb_ms_csr::ms_prp::ms_prp_38_54              */
/* Register template referenced: elb_ms_csr::ms_prp::ms_prp_38_54          */
#define ELB_MS_CSR_MS_PRP_MS_PRP_38_54_OFFSET 0x866
#define ELB_MS_CSR_MS_PRP_MS_PRP_38_54_BYTE_OFFSET 0x2198
#define ELB_MS_CSR_MS_PRP_MS_PRP_38_54_READ_ACCESS 1
#define ELB_MS_CSR_MS_PRP_MS_PRP_38_54_WRITE_ACCESS 1
#define ELB_MS_CSR_MS_PRP_MS_PRP_38_54_READ_MASK 0xffffffff
#define ELB_MS_CSR_MS_PRP_MS_PRP_38_54_WRITE_MASK 0x00000000
/* Register member: elb_ms_csr::ms_prp.ms_prp_39_54                        */
/* Register type referenced: elb_ms_csr::ms_prp::ms_prp_39_54              */
/* Register template referenced: elb_ms_csr::ms_prp::ms_prp_39_54          */
#define ELB_MS_CSR_MS_PRP_MS_PRP_39_54_OFFSET 0x867
#define ELB_MS_CSR_MS_PRP_MS_PRP_39_54_BYTE_OFFSET 0x219c
#define ELB_MS_CSR_MS_PRP_MS_PRP_39_54_READ_ACCESS 1
#define ELB_MS_CSR_MS_PRP_MS_PRP_39_54_WRITE_ACCESS 1
#define ELB_MS_CSR_MS_PRP_MS_PRP_39_54_READ_MASK 0xffffffff
#define ELB_MS_CSR_MS_PRP_MS_PRP_39_54_WRITE_MASK 0x00000000
/* Register member: elb_ms_csr::ms_prp.ms_prp_40_54                        */
/* Register type referenced: elb_ms_csr::ms_prp::ms_prp_40_54              */
/* Register template referenced: elb_ms_csr::ms_prp::ms_prp_40_54          */
#define ELB_MS_CSR_MS_PRP_MS_PRP_40_54_OFFSET 0x868
#define ELB_MS_CSR_MS_PRP_MS_PRP_40_54_BYTE_OFFSET 0x21a0
#define ELB_MS_CSR_MS_PRP_MS_PRP_40_54_READ_ACCESS 1
#define ELB_MS_CSR_MS_PRP_MS_PRP_40_54_WRITE_ACCESS 1
#define ELB_MS_CSR_MS_PRP_MS_PRP_40_54_READ_MASK 0xffffffff
#define ELB_MS_CSR_MS_PRP_MS_PRP_40_54_WRITE_MASK 0x00000000
/* Register member: elb_ms_csr::ms_prp.ms_prp_41_54                        */
/* Register type referenced: elb_ms_csr::ms_prp::ms_prp_41_54              */
/* Register template referenced: elb_ms_csr::ms_prp::ms_prp_41_54          */
#define ELB_MS_CSR_MS_PRP_MS_PRP_41_54_OFFSET 0x869
#define ELB_MS_CSR_MS_PRP_MS_PRP_41_54_BYTE_OFFSET 0x21a4
#define ELB_MS_CSR_MS_PRP_MS_PRP_41_54_READ_ACCESS 1
#define ELB_MS_CSR_MS_PRP_MS_PRP_41_54_WRITE_ACCESS 1
#define ELB_MS_CSR_MS_PRP_MS_PRP_41_54_READ_MASK 0xffffffff
#define ELB_MS_CSR_MS_PRP_MS_PRP_41_54_WRITE_MASK 0x00000000
/* Register member: elb_ms_csr::ms_prp.ms_prp_42_54                        */
/* Register type referenced: elb_ms_csr::ms_prp::ms_prp_42_54              */
/* Register template referenced: elb_ms_csr::ms_prp::ms_prp_42_54          */
#define ELB_MS_CSR_MS_PRP_MS_PRP_42_54_OFFSET 0x86a
#define ELB_MS_CSR_MS_PRP_MS_PRP_42_54_BYTE_OFFSET 0x21a8
#define ELB_MS_CSR_MS_PRP_MS_PRP_42_54_READ_ACCESS 1
#define ELB_MS_CSR_MS_PRP_MS_PRP_42_54_WRITE_ACCESS 1
#define ELB_MS_CSR_MS_PRP_MS_PRP_42_54_READ_MASK 0xffffffff
#define ELB_MS_CSR_MS_PRP_MS_PRP_42_54_WRITE_MASK 0x00000000
/* Register member: elb_ms_csr::ms_prp.ms_prp_43_54                        */
/* Register type referenced: elb_ms_csr::ms_prp::ms_prp_43_54              */
/* Register template referenced: elb_ms_csr::ms_prp::ms_prp_43_54          */
#define ELB_MS_CSR_MS_PRP_MS_PRP_43_54_OFFSET 0x86b
#define ELB_MS_CSR_MS_PRP_MS_PRP_43_54_BYTE_OFFSET 0x21ac
#define ELB_MS_CSR_MS_PRP_MS_PRP_43_54_READ_ACCESS 1
#define ELB_MS_CSR_MS_PRP_MS_PRP_43_54_WRITE_ACCESS 1
#define ELB_MS_CSR_MS_PRP_MS_PRP_43_54_READ_MASK 0xffffffff
#define ELB_MS_CSR_MS_PRP_MS_PRP_43_54_WRITE_MASK 0x00000000
/* Register member: elb_ms_csr::ms_prp.ms_prp_44_54                        */
/* Register type referenced: elb_ms_csr::ms_prp::ms_prp_44_54              */
/* Register template referenced: elb_ms_csr::ms_prp::ms_prp_44_54          */
#define ELB_MS_CSR_MS_PRP_MS_PRP_44_54_OFFSET 0x86c
#define ELB_MS_CSR_MS_PRP_MS_PRP_44_54_BYTE_OFFSET 0x21b0
#define ELB_MS_CSR_MS_PRP_MS_PRP_44_54_READ_ACCESS 1
#define ELB_MS_CSR_MS_PRP_MS_PRP_44_54_WRITE_ACCESS 1
#define ELB_MS_CSR_MS_PRP_MS_PRP_44_54_READ_MASK 0xffffffff
#define ELB_MS_CSR_MS_PRP_MS_PRP_44_54_WRITE_MASK 0x00000000
/* Register member: elb_ms_csr::ms_prp.ms_prp_45_54                        */
/* Register type referenced: elb_ms_csr::ms_prp::ms_prp_45_54              */
/* Register template referenced: elb_ms_csr::ms_prp::ms_prp_45_54          */
#define ELB_MS_CSR_MS_PRP_MS_PRP_45_54_OFFSET 0x86d
#define ELB_MS_CSR_MS_PRP_MS_PRP_45_54_BYTE_OFFSET 0x21b4
#define ELB_MS_CSR_MS_PRP_MS_PRP_45_54_READ_ACCESS 1
#define ELB_MS_CSR_MS_PRP_MS_PRP_45_54_WRITE_ACCESS 1
#define ELB_MS_CSR_MS_PRP_MS_PRP_45_54_READ_MASK 0xffffffff
#define ELB_MS_CSR_MS_PRP_MS_PRP_45_54_WRITE_MASK 0x00000000
/* Register member: elb_ms_csr::ms_prp.ms_prp_46_54                        */
/* Register type referenced: elb_ms_csr::ms_prp::ms_prp_46_54              */
/* Register template referenced: elb_ms_csr::ms_prp::ms_prp_46_54          */
#define ELB_MS_CSR_MS_PRP_MS_PRP_46_54_OFFSET 0x86e
#define ELB_MS_CSR_MS_PRP_MS_PRP_46_54_BYTE_OFFSET 0x21b8
#define ELB_MS_CSR_MS_PRP_MS_PRP_46_54_READ_ACCESS 1
#define ELB_MS_CSR_MS_PRP_MS_PRP_46_54_WRITE_ACCESS 1
#define ELB_MS_CSR_MS_PRP_MS_PRP_46_54_READ_MASK 0xffffffff
#define ELB_MS_CSR_MS_PRP_MS_PRP_46_54_WRITE_MASK 0x00000000
/* Register member: elb_ms_csr::ms_prp.ms_prp_47_54                        */
/* Register type referenced: elb_ms_csr::ms_prp::ms_prp_47_54              */
/* Register template referenced: elb_ms_csr::ms_prp::ms_prp_47_54          */
#define ELB_MS_CSR_MS_PRP_MS_PRP_47_54_OFFSET 0x86f
#define ELB_MS_CSR_MS_PRP_MS_PRP_47_54_BYTE_OFFSET 0x21bc
#define ELB_MS_CSR_MS_PRP_MS_PRP_47_54_READ_ACCESS 1
#define ELB_MS_CSR_MS_PRP_MS_PRP_47_54_WRITE_ACCESS 1
#define ELB_MS_CSR_MS_PRP_MS_PRP_47_54_READ_MASK 0xffffffff
#define ELB_MS_CSR_MS_PRP_MS_PRP_47_54_WRITE_MASK 0x00000000
/* Register member: elb_ms_csr::ms_prp.ms_prp_48_54                        */
/* Register type referenced: elb_ms_csr::ms_prp::ms_prp_48_54              */
/* Register template referenced: elb_ms_csr::ms_prp::ms_prp_48_54          */
#define ELB_MS_CSR_MS_PRP_MS_PRP_48_54_OFFSET 0x870
#define ELB_MS_CSR_MS_PRP_MS_PRP_48_54_BYTE_OFFSET 0x21c0
#define ELB_MS_CSR_MS_PRP_MS_PRP_48_54_READ_ACCESS 1
#define ELB_MS_CSR_MS_PRP_MS_PRP_48_54_WRITE_ACCESS 1
#define ELB_MS_CSR_MS_PRP_MS_PRP_48_54_READ_MASK 0xffffffff
#define ELB_MS_CSR_MS_PRP_MS_PRP_48_54_WRITE_MASK 0x00000000
/* Register member: elb_ms_csr::ms_prp.ms_prp_49_54                        */
/* Register type referenced: elb_ms_csr::ms_prp::ms_prp_49_54              */
/* Register template referenced: elb_ms_csr::ms_prp::ms_prp_49_54          */
#define ELB_MS_CSR_MS_PRP_MS_PRP_49_54_OFFSET 0x871
#define ELB_MS_CSR_MS_PRP_MS_PRP_49_54_BYTE_OFFSET 0x21c4
#define ELB_MS_CSR_MS_PRP_MS_PRP_49_54_READ_ACCESS 1
#define ELB_MS_CSR_MS_PRP_MS_PRP_49_54_WRITE_ACCESS 1
#define ELB_MS_CSR_MS_PRP_MS_PRP_49_54_READ_MASK 0xffffffff
#define ELB_MS_CSR_MS_PRP_MS_PRP_49_54_WRITE_MASK 0x00000000
/* Register member: elb_ms_csr::ms_prp.ms_prp_50_54                        */
/* Register type referenced: elb_ms_csr::ms_prp::ms_prp_50_54              */
/* Register template referenced: elb_ms_csr::ms_prp::ms_prp_50_54          */
#define ELB_MS_CSR_MS_PRP_MS_PRP_50_54_OFFSET 0x872
#define ELB_MS_CSR_MS_PRP_MS_PRP_50_54_BYTE_OFFSET 0x21c8
#define ELB_MS_CSR_MS_PRP_MS_PRP_50_54_READ_ACCESS 1
#define ELB_MS_CSR_MS_PRP_MS_PRP_50_54_WRITE_ACCESS 1
#define ELB_MS_CSR_MS_PRP_MS_PRP_50_54_READ_MASK 0xffffffff
#define ELB_MS_CSR_MS_PRP_MS_PRP_50_54_WRITE_MASK 0x00000000
/* Register member: elb_ms_csr::ms_prp.ms_prp_51_54                        */
/* Register type referenced: elb_ms_csr::ms_prp::ms_prp_51_54              */
/* Register template referenced: elb_ms_csr::ms_prp::ms_prp_51_54          */
#define ELB_MS_CSR_MS_PRP_MS_PRP_51_54_OFFSET 0x873
#define ELB_MS_CSR_MS_PRP_MS_PRP_51_54_BYTE_OFFSET 0x21cc
#define ELB_MS_CSR_MS_PRP_MS_PRP_51_54_READ_ACCESS 1
#define ELB_MS_CSR_MS_PRP_MS_PRP_51_54_WRITE_ACCESS 1
#define ELB_MS_CSR_MS_PRP_MS_PRP_51_54_READ_MASK 0xffffffff
#define ELB_MS_CSR_MS_PRP_MS_PRP_51_54_WRITE_MASK 0x00000000
/* Register member: elb_ms_csr::ms_prp.ms_prp_52_54                        */
/* Register type referenced: elb_ms_csr::ms_prp::ms_prp_52_54              */
/* Register template referenced: elb_ms_csr::ms_prp::ms_prp_52_54          */
#define ELB_MS_CSR_MS_PRP_MS_PRP_52_54_OFFSET 0x874
#define ELB_MS_CSR_MS_PRP_MS_PRP_52_54_BYTE_OFFSET 0x21d0
#define ELB_MS_CSR_MS_PRP_MS_PRP_52_54_READ_ACCESS 1
#define ELB_MS_CSR_MS_PRP_MS_PRP_52_54_WRITE_ACCESS 1
#define ELB_MS_CSR_MS_PRP_MS_PRP_52_54_RESET_VALUE 0x00000000
#define ELB_MS_CSR_MS_PRP_MS_PRP_52_54_RESET_MASK 0x08070000
#define ELB_MS_CSR_MS_PRP_MS_PRP_52_54_READ_MASK 0xffffffff
#define ELB_MS_CSR_MS_PRP_MS_PRP_52_54_WRITE_MASK 0x08070000
/* Register member: elb_ms_csr::ms_prp.ms_prp_53_54                        */
/* Register type referenced: elb_ms_csr::ms_prp::ms_prp_53_54              */
/* Register template referenced: elb_ms_csr::ms_prp::ms_prp_53_54          */
#define ELB_MS_CSR_MS_PRP_MS_PRP_53_54_OFFSET 0x875
#define ELB_MS_CSR_MS_PRP_MS_PRP_53_54_BYTE_OFFSET 0x21d4
#define ELB_MS_CSR_MS_PRP_MS_PRP_53_54_READ_ACCESS 1
#define ELB_MS_CSR_MS_PRP_MS_PRP_53_54_WRITE_ACCESS 1
#define ELB_MS_CSR_MS_PRP_MS_PRP_53_54_RESET_VALUE 0x00000000
#define ELB_MS_CSR_MS_PRP_MS_PRP_53_54_RESET_MASK 0x80402010
#define ELB_MS_CSR_MS_PRP_MS_PRP_53_54_READ_MASK 0xffffffff
#define ELB_MS_CSR_MS_PRP_MS_PRP_53_54_WRITE_MASK 0x00402010
/* Register member: elb_ms_csr.cfg_c2j_general                             */
/* Register type referenced: elb_ms_csr::cfg_c2j_general                   */
/* Register template referenced: elb_ms_csr::cfg_c2j_general               */
#define ELB_MS_CSR_CFG_C2J_GENERAL_OFFSET 0x880
#define ELB_MS_CSR_CFG_C2J_GENERAL_BYTE_OFFSET 0x2200
#define ELB_MS_CSR_CFG_C2J_GENERAL_READ_ACCESS 1
#define ELB_MS_CSR_CFG_C2J_GENERAL_WRITE_ACCESS 1
#define ELB_MS_CSR_CFG_C2J_GENERAL_RESET_VALUE 0x00000053
#define ELB_MS_CSR_CFG_C2J_GENERAL_RESET_MASK 0xffffffff
#define ELB_MS_CSR_CFG_C2J_GENERAL_READ_MASK 0xffffffff
#define ELB_MS_CSR_CFG_C2J_GENERAL_WRITE_MASK 0x01ffffff
/* Wide Register member: elb_ms_csr.cfg_c2j_tms                            */
/* Wide Register type referenced: elb_ms_csr::cfg_c2j_tms                  */
/* Wide Register template referenced: elb_ms_csr::cfg_c2j_tms              */
#define ELB_MS_CSR_CFG_C2J_TMS_OFFSET 0x884
#define ELB_MS_CSR_CFG_C2J_TMS_BYTE_OFFSET 0x2210
#define ELB_MS_CSR_CFG_C2J_TMS_READ_ACCESS 1
#define ELB_MS_CSR_CFG_C2J_TMS_WRITE_ACCESS 1
/* Register member: elb_ms_csr::cfg_c2j_tms.cfg_c2j_tms_0_3                */
/* Register type referenced: elb_ms_csr::cfg_c2j_tms::cfg_c2j_tms_0_3      */
/* Register template referenced: elb_ms_csr::cfg_c2j_tms::cfg_c2j_tms_0_3  */
#define ELB_MS_CSR_CFG_C2J_TMS_CFG_C2J_TMS_0_3_OFFSET 0x884
#define ELB_MS_CSR_CFG_C2J_TMS_CFG_C2J_TMS_0_3_BYTE_OFFSET 0x2210
#define ELB_MS_CSR_CFG_C2J_TMS_CFG_C2J_TMS_0_3_READ_ACCESS 1
#define ELB_MS_CSR_CFG_C2J_TMS_CFG_C2J_TMS_0_3_WRITE_ACCESS 1
#define ELB_MS_CSR_CFG_C2J_TMS_CFG_C2J_TMS_0_3_RESET_VALUE 0x00000000
#define ELB_MS_CSR_CFG_C2J_TMS_CFG_C2J_TMS_0_3_RESET_MASK 0xffffffff
#define ELB_MS_CSR_CFG_C2J_TMS_CFG_C2J_TMS_0_3_READ_MASK 0xffffffff
#define ELB_MS_CSR_CFG_C2J_TMS_CFG_C2J_TMS_0_3_WRITE_MASK 0xffffffff
/* Register member: elb_ms_csr::cfg_c2j_tms.cfg_c2j_tms_1_3                */
/* Register type referenced: elb_ms_csr::cfg_c2j_tms::cfg_c2j_tms_1_3      */
/* Register template referenced: elb_ms_csr::cfg_c2j_tms::cfg_c2j_tms_1_3  */
#define ELB_MS_CSR_CFG_C2J_TMS_CFG_C2J_TMS_1_3_OFFSET 0x885
#define ELB_MS_CSR_CFG_C2J_TMS_CFG_C2J_TMS_1_3_BYTE_OFFSET 0x2214
#define ELB_MS_CSR_CFG_C2J_TMS_CFG_C2J_TMS_1_3_READ_ACCESS 1
#define ELB_MS_CSR_CFG_C2J_TMS_CFG_C2J_TMS_1_3_WRITE_ACCESS 1
#define ELB_MS_CSR_CFG_C2J_TMS_CFG_C2J_TMS_1_3_RESET_VALUE 0x00000000
#define ELB_MS_CSR_CFG_C2J_TMS_CFG_C2J_TMS_1_3_RESET_MASK 0xffffffff
#define ELB_MS_CSR_CFG_C2J_TMS_CFG_C2J_TMS_1_3_READ_MASK 0xffffffff
#define ELB_MS_CSR_CFG_C2J_TMS_CFG_C2J_TMS_1_3_WRITE_MASK 0xffffffff
/* Register member: elb_ms_csr::cfg_c2j_tms.cfg_c2j_tms_2_3                */
/* Register type referenced: elb_ms_csr::cfg_c2j_tms::cfg_c2j_tms_2_3      */
/* Register template referenced: elb_ms_csr::cfg_c2j_tms::cfg_c2j_tms_2_3  */
#define ELB_MS_CSR_CFG_C2J_TMS_CFG_C2J_TMS_2_3_OFFSET 0x886
#define ELB_MS_CSR_CFG_C2J_TMS_CFG_C2J_TMS_2_3_BYTE_OFFSET 0x2218
#define ELB_MS_CSR_CFG_C2J_TMS_CFG_C2J_TMS_2_3_READ_ACCESS 1
#define ELB_MS_CSR_CFG_C2J_TMS_CFG_C2J_TMS_2_3_WRITE_ACCESS 1
#define ELB_MS_CSR_CFG_C2J_TMS_CFG_C2J_TMS_2_3_RESET_VALUE 0x00000000
#define ELB_MS_CSR_CFG_C2J_TMS_CFG_C2J_TMS_2_3_RESET_MASK 0xffffffff
#define ELB_MS_CSR_CFG_C2J_TMS_CFG_C2J_TMS_2_3_READ_MASK 0xffffffff
#define ELB_MS_CSR_CFG_C2J_TMS_CFG_C2J_TMS_2_3_WRITE_MASK 0xffffffff
/* Wide Register member: elb_ms_csr.cfg_c2j_tdi                            */
/* Wide Register type referenced: elb_ms_csr::cfg_c2j_tdi                  */
/* Wide Register template referenced: elb_ms_csr::cfg_c2j_tdi              */
#define ELB_MS_CSR_CFG_C2J_TDI_OFFSET 0x888
#define ELB_MS_CSR_CFG_C2J_TDI_BYTE_OFFSET 0x2220
#define ELB_MS_CSR_CFG_C2J_TDI_READ_ACCESS 1
#define ELB_MS_CSR_CFG_C2J_TDI_WRITE_ACCESS 1
/* Register member: elb_ms_csr::cfg_c2j_tdi.cfg_c2j_tdi_0_3                */
/* Register type referenced: elb_ms_csr::cfg_c2j_tdi::cfg_c2j_tdi_0_3      */
/* Register template referenced: elb_ms_csr::cfg_c2j_tdi::cfg_c2j_tdi_0_3  */
#define ELB_MS_CSR_CFG_C2J_TDI_CFG_C2J_TDI_0_3_OFFSET 0x888
#define ELB_MS_CSR_CFG_C2J_TDI_CFG_C2J_TDI_0_3_BYTE_OFFSET 0x2220
#define ELB_MS_CSR_CFG_C2J_TDI_CFG_C2J_TDI_0_3_READ_ACCESS 1
#define ELB_MS_CSR_CFG_C2J_TDI_CFG_C2J_TDI_0_3_WRITE_ACCESS 1
#define ELB_MS_CSR_CFG_C2J_TDI_CFG_C2J_TDI_0_3_RESET_VALUE 0x00000000
#define ELB_MS_CSR_CFG_C2J_TDI_CFG_C2J_TDI_0_3_RESET_MASK 0xffffffff
#define ELB_MS_CSR_CFG_C2J_TDI_CFG_C2J_TDI_0_3_READ_MASK 0xffffffff
#define ELB_MS_CSR_CFG_C2J_TDI_CFG_C2J_TDI_0_3_WRITE_MASK 0xffffffff
/* Register member: elb_ms_csr::cfg_c2j_tdi.cfg_c2j_tdi_1_3                */
/* Register type referenced: elb_ms_csr::cfg_c2j_tdi::cfg_c2j_tdi_1_3      */
/* Register template referenced: elb_ms_csr::cfg_c2j_tdi::cfg_c2j_tdi_1_3  */
#define ELB_MS_CSR_CFG_C2J_TDI_CFG_C2J_TDI_1_3_OFFSET 0x889
#define ELB_MS_CSR_CFG_C2J_TDI_CFG_C2J_TDI_1_3_BYTE_OFFSET 0x2224
#define ELB_MS_CSR_CFG_C2J_TDI_CFG_C2J_TDI_1_3_READ_ACCESS 1
#define ELB_MS_CSR_CFG_C2J_TDI_CFG_C2J_TDI_1_3_WRITE_ACCESS 1
#define ELB_MS_CSR_CFG_C2J_TDI_CFG_C2J_TDI_1_3_RESET_VALUE 0x00000000
#define ELB_MS_CSR_CFG_C2J_TDI_CFG_C2J_TDI_1_3_RESET_MASK 0xffffffff
#define ELB_MS_CSR_CFG_C2J_TDI_CFG_C2J_TDI_1_3_READ_MASK 0xffffffff
#define ELB_MS_CSR_CFG_C2J_TDI_CFG_C2J_TDI_1_3_WRITE_MASK 0xffffffff
/* Register member: elb_ms_csr::cfg_c2j_tdi.cfg_c2j_tdi_2_3                */
/* Register type referenced: elb_ms_csr::cfg_c2j_tdi::cfg_c2j_tdi_2_3      */
/* Register template referenced: elb_ms_csr::cfg_c2j_tdi::cfg_c2j_tdi_2_3  */
#define ELB_MS_CSR_CFG_C2J_TDI_CFG_C2J_TDI_2_3_OFFSET 0x88a
#define ELB_MS_CSR_CFG_C2J_TDI_CFG_C2J_TDI_2_3_BYTE_OFFSET 0x2228
#define ELB_MS_CSR_CFG_C2J_TDI_CFG_C2J_TDI_2_3_READ_ACCESS 1
#define ELB_MS_CSR_CFG_C2J_TDI_CFG_C2J_TDI_2_3_WRITE_ACCESS 1
#define ELB_MS_CSR_CFG_C2J_TDI_CFG_C2J_TDI_2_3_RESET_VALUE 0x00000000
#define ELB_MS_CSR_CFG_C2J_TDI_CFG_C2J_TDI_2_3_RESET_MASK 0xffffffff
#define ELB_MS_CSR_CFG_C2J_TDI_CFG_C2J_TDI_2_3_READ_MASK 0xffffffff
#define ELB_MS_CSR_CFG_C2J_TDI_CFG_C2J_TDI_2_3_WRITE_MASK 0xffffffff
/* Wide Register member: elb_ms_csr.sta_c2j_status                         */
/* Wide Register type referenced: elb_ms_csr::sta_c2j_status               */
/* Wide Register template referenced: elb_ms_csr::sta_c2j_status           */
#define ELB_MS_CSR_STA_C2J_STATUS_OFFSET 0x88c
#define ELB_MS_CSR_STA_C2J_STATUS_BYTE_OFFSET 0x2230
#define ELB_MS_CSR_STA_C2J_STATUS_READ_ACCESS 1
#define ELB_MS_CSR_STA_C2J_STATUS_WRITE_ACCESS 0
/* Register member: elb_ms_csr::sta_c2j_status.sta_c2j_status_0_3          */
/* Register type referenced: elb_ms_csr::sta_c2j_status::sta_c2j_status_0_3 */
/* Register template referenced: elb_ms_csr::sta_c2j_status::sta_c2j_status_0_3 */
#define ELB_MS_CSR_STA_C2J_STATUS_STA_C2J_STATUS_0_3_OFFSET 0x88c
#define ELB_MS_CSR_STA_C2J_STATUS_STA_C2J_STATUS_0_3_BYTE_OFFSET 0x2230
#define ELB_MS_CSR_STA_C2J_STATUS_STA_C2J_STATUS_0_3_READ_ACCESS 1
#define ELB_MS_CSR_STA_C2J_STATUS_STA_C2J_STATUS_0_3_WRITE_ACCESS 0
#define ELB_MS_CSR_STA_C2J_STATUS_STA_C2J_STATUS_0_3_READ_MASK 0xffffffff
#define ELB_MS_CSR_STA_C2J_STATUS_STA_C2J_STATUS_0_3_WRITE_MASK 0x00000000
/* Register member: elb_ms_csr::sta_c2j_status.sta_c2j_status_1_3          */
/* Register type referenced: elb_ms_csr::sta_c2j_status::sta_c2j_status_1_3 */
/* Register template referenced: elb_ms_csr::sta_c2j_status::sta_c2j_status_1_3 */
#define ELB_MS_CSR_STA_C2J_STATUS_STA_C2J_STATUS_1_3_OFFSET 0x88d
#define ELB_MS_CSR_STA_C2J_STATUS_STA_C2J_STATUS_1_3_BYTE_OFFSET 0x2234
#define ELB_MS_CSR_STA_C2J_STATUS_STA_C2J_STATUS_1_3_READ_ACCESS 1
#define ELB_MS_CSR_STA_C2J_STATUS_STA_C2J_STATUS_1_3_WRITE_ACCESS 0
#define ELB_MS_CSR_STA_C2J_STATUS_STA_C2J_STATUS_1_3_READ_MASK 0xffffffff
#define ELB_MS_CSR_STA_C2J_STATUS_STA_C2J_STATUS_1_3_WRITE_MASK 0x00000000
/* Register member: elb_ms_csr::sta_c2j_status.sta_c2j_status_2_3          */
/* Register type referenced: elb_ms_csr::sta_c2j_status::sta_c2j_status_2_3 */
/* Register template referenced: elb_ms_csr::sta_c2j_status::sta_c2j_status_2_3 */
#define ELB_MS_CSR_STA_C2J_STATUS_STA_C2J_STATUS_2_3_OFFSET 0x88e
#define ELB_MS_CSR_STA_C2J_STATUS_STA_C2J_STATUS_2_3_BYTE_OFFSET 0x2238
#define ELB_MS_CSR_STA_C2J_STATUS_STA_C2J_STATUS_2_3_READ_ACCESS 1
#define ELB_MS_CSR_STA_C2J_STATUS_STA_C2J_STATUS_2_3_WRITE_ACCESS 0
#define ELB_MS_CSR_STA_C2J_STATUS_STA_C2J_STATUS_2_3_RESET_VALUE 0x00000000
#define ELB_MS_CSR_STA_C2J_STATUS_STA_C2J_STATUS_2_3_RESET_MASK 0xfffffffc
#define ELB_MS_CSR_STA_C2J_STATUS_STA_C2J_STATUS_2_3_READ_MASK 0xffffffff
#define ELB_MS_CSR_STA_C2J_STATUS_STA_C2J_STATUS_2_3_WRITE_MASK 0x00000000
/* Register member: elb_ms_csr.sta_tap_chipid                              */
/* Register type referenced: elb_ms_csr::sta_tap_chipid                    */
/* Register template referenced: elb_ms_csr::sta_tap_chipid                */
#define ELB_MS_CSR_STA_TAP_CHIPID_OFFSET 0x890
#define ELB_MS_CSR_STA_TAP_CHIPID_BYTE_OFFSET 0x2240
#define ELB_MS_CSR_STA_TAP_CHIPID_READ_ACCESS 1
#define ELB_MS_CSR_STA_TAP_CHIPID_WRITE_ACCESS 0
#define ELB_MS_CSR_STA_TAP_CHIPID_READ_MASK 0xffffffff
#define ELB_MS_CSR_STA_TAP_CHIPID_WRITE_MASK 0x00000000
/* Register member: elb_ms_csr.cfg_socket                                  */
/* Register type referenced: elb_ms_csr::cfg_socket                        */
/* Register template referenced: elb_ms_csr::cfg_socket                    */
#define ELB_MS_CSR_CFG_SOCKET_OFFSET 0x891
#define ELB_MS_CSR_CFG_SOCKET_BYTE_OFFSET 0x2244
#define ELB_MS_CSR_CFG_SOCKET_READ_ACCESS 1
#define ELB_MS_CSR_CFG_SOCKET_WRITE_ACCESS 1
#define ELB_MS_CSR_CFG_SOCKET_RESET_VALUE 0x00000000
#define ELB_MS_CSR_CFG_SOCKET_RESET_MASK 0xffffffff
#define ELB_MS_CSR_CFG_SOCKET_READ_MASK 0xffffffff
#define ELB_MS_CSR_CFG_SOCKET_WRITE_MASK 0x00000001
/* Register member: elb_ms_csr.cfg_sid2uid                                 */
/* Register type referenced: elb_ms_csr::cfg_sid2uid                       */
/* Register template referenced: elb_ms_csr::cfg_sid2uid                   */
#define ELB_MS_CSR_CFG_SID2UID_OFFSET 0x892
#define ELB_MS_CSR_CFG_SID2UID_BYTE_OFFSET 0x2248
#define ELB_MS_CSR_CFG_SID2UID_READ_ACCESS 1
#define ELB_MS_CSR_CFG_SID2UID_WRITE_ACCESS 1
#define ELB_MS_CSR_CFG_SID2UID_RESET_VALUE 0x07e50001
#define ELB_MS_CSR_CFG_SID2UID_RESET_MASK 0xffffffff
#define ELB_MS_CSR_CFG_SID2UID_READ_MASK 0xffffffff
#define ELB_MS_CSR_CFG_SID2UID_WRITE_MASK 0x07ffffff
/* Register member: elb_ms_csr.sta_sid2uid                                 */
/* Register type referenced: elb_ms_csr::sta_sid2uid                       */
/* Register template referenced: elb_ms_csr::sta_sid2uid                   */
#define ELB_MS_CSR_STA_SID2UID_OFFSET 0x893
#define ELB_MS_CSR_STA_SID2UID_BYTE_OFFSET 0x224c
#define ELB_MS_CSR_STA_SID2UID_READ_ACCESS 1
#define ELB_MS_CSR_STA_SID2UID_WRITE_ACCESS 0
#define ELB_MS_CSR_STA_SID2UID_RESET_VALUE 0x00000000
#define ELB_MS_CSR_STA_SID2UID_RESET_MASK 0xfffffffc
#define ELB_MS_CSR_STA_SID2UID_READ_MASK 0xffffffff
#define ELB_MS_CSR_STA_SID2UID_WRITE_MASK 0x00000000
/* Wide Register member: elb_ms_csr.sta_sid2uid_pending                    */
/* Wide Register type referenced: elb_ms_csr::sta_sid2uid_pending          */
/* Wide Register template referenced: elb_ms_csr::sta_sid2uid_pending      */
#define ELB_MS_CSR_STA_SID2UID_PENDING_OFFSET 0x894
#define ELB_MS_CSR_STA_SID2UID_PENDING_BYTE_OFFSET 0x2250
#define ELB_MS_CSR_STA_SID2UID_PENDING_READ_ACCESS 1
#define ELB_MS_CSR_STA_SID2UID_PENDING_WRITE_ACCESS 0
/* Register member: elb_ms_csr::sta_sid2uid_pending.sta_sid2uid_pending_0_3 */
/* Register type referenced: elb_ms_csr::sta_sid2uid_pending::sta_sid2uid_pending_0_3 */
/* Register template referenced: elb_ms_csr::sta_sid2uid_pending::sta_sid2uid_pending_0_3 */
#define ELB_MS_CSR_STA_SID2UID_PENDING_STA_SID2UID_PENDING_0_3_OFFSET 0x894
#define ELB_MS_CSR_STA_SID2UID_PENDING_STA_SID2UID_PENDING_0_3_BYTE_OFFSET 0x2250
#define ELB_MS_CSR_STA_SID2UID_PENDING_STA_SID2UID_PENDING_0_3_READ_ACCESS 1
#define ELB_MS_CSR_STA_SID2UID_PENDING_STA_SID2UID_PENDING_0_3_WRITE_ACCESS 0
#define ELB_MS_CSR_STA_SID2UID_PENDING_STA_SID2UID_PENDING_0_3_READ_MASK 0xffffffff
#define ELB_MS_CSR_STA_SID2UID_PENDING_STA_SID2UID_PENDING_0_3_WRITE_MASK 0x00000000
/* Register member: elb_ms_csr::sta_sid2uid_pending.sta_sid2uid_pending_1_3 */
/* Register type referenced: elb_ms_csr::sta_sid2uid_pending::sta_sid2uid_pending_1_3 */
/* Register template referenced: elb_ms_csr::sta_sid2uid_pending::sta_sid2uid_pending_1_3 */
#define ELB_MS_CSR_STA_SID2UID_PENDING_STA_SID2UID_PENDING_1_3_OFFSET 0x895
#define ELB_MS_CSR_STA_SID2UID_PENDING_STA_SID2UID_PENDING_1_3_BYTE_OFFSET 0x2254
#define ELB_MS_CSR_STA_SID2UID_PENDING_STA_SID2UID_PENDING_1_3_READ_ACCESS 1
#define ELB_MS_CSR_STA_SID2UID_PENDING_STA_SID2UID_PENDING_1_3_WRITE_ACCESS 0
#define ELB_MS_CSR_STA_SID2UID_PENDING_STA_SID2UID_PENDING_1_3_READ_MASK 0xffffffff
#define ELB_MS_CSR_STA_SID2UID_PENDING_STA_SID2UID_PENDING_1_3_WRITE_MASK 0x00000000
/* Register member: elb_ms_csr::sta_sid2uid_pending.sta_sid2uid_pending_2_3 */
/* Register type referenced: elb_ms_csr::sta_sid2uid_pending::sta_sid2uid_pending_2_3 */
/* Register template referenced: elb_ms_csr::sta_sid2uid_pending::sta_sid2uid_pending_2_3 */
#define ELB_MS_CSR_STA_SID2UID_PENDING_STA_SID2UID_PENDING_2_3_OFFSET 0x896
#define ELB_MS_CSR_STA_SID2UID_PENDING_STA_SID2UID_PENDING_2_3_BYTE_OFFSET 0x2258
#define ELB_MS_CSR_STA_SID2UID_PENDING_STA_SID2UID_PENDING_2_3_READ_ACCESS 1
#define ELB_MS_CSR_STA_SID2UID_PENDING_STA_SID2UID_PENDING_2_3_WRITE_ACCESS 0
#define ELB_MS_CSR_STA_SID2UID_PENDING_STA_SID2UID_PENDING_2_3_READ_MASK 0xffffffff
#define ELB_MS_CSR_STA_SID2UID_PENDING_STA_SID2UID_PENDING_2_3_WRITE_MASK 0x00000000
/* Register member: elb_ms_csr.cfg_j2c_attr                                */
/* Register type referenced: elb_ms_csr::cfg_j2c_attr                      */
/* Register template referenced: elb_ms_csr::cfg_j2c_attr                  */
#define ELB_MS_CSR_CFG_J2C_ATTR_OFFSET 0x898
#define ELB_MS_CSR_CFG_J2C_ATTR_BYTE_OFFSET 0x2260
#define ELB_MS_CSR_CFG_J2C_ATTR_READ_ACCESS 1
#define ELB_MS_CSR_CFG_J2C_ATTR_WRITE_ACCESS 1
#define ELB_MS_CSR_CFG_J2C_ATTR_RESET_VALUE 0x000002ff
#define ELB_MS_CSR_CFG_J2C_ATTR_RESET_MASK 0xffffffff
#define ELB_MS_CSR_CFG_J2C_ATTR_READ_MASK 0xffffffff
#define ELB_MS_CSR_CFG_J2C_ATTR_WRITE_MASK 0x0000ffff
/* Register member: elb_ms_csr.ms_cfg_debug                                */
/* Register type referenced: elb_ms_csr::ms_cfg_debug                      */
/* Register template referenced: elb_ms_csr::ms_cfg_debug                  */
#define ELB_MS_CSR_MS_CFG_DEBUG_OFFSET 0x899
#define ELB_MS_CSR_MS_CFG_DEBUG_BYTE_OFFSET 0x2264
#define ELB_MS_CSR_MS_CFG_DEBUG_READ_ACCESS 1
#define ELB_MS_CSR_MS_CFG_DEBUG_WRITE_ACCESS 1
#define ELB_MS_CSR_MS_CFG_DEBUG_RESET_VALUE 0x00000000
#define ELB_MS_CSR_MS_CFG_DEBUG_RESET_MASK 0xffffffff
#define ELB_MS_CSR_MS_CFG_DEBUG_READ_MASK 0xffffffff
#define ELB_MS_CSR_MS_CFG_DEBUG_WRITE_MASK 0x00000007
/* Wide Register member: elb_ms_csr.pod_spi                                */
/* Wide Register type referenced: elb_ms_csr::pod_spi                      */
/* Wide Register template referenced: elb_ms_csr::pod_spi                  */
#define ELB_MS_CSR_POD_SPI_OFFSET 0x89a
#define ELB_MS_CSR_POD_SPI_BYTE_OFFSET 0x2268
#define ELB_MS_CSR_POD_SPI_READ_ACCESS 1
#define ELB_MS_CSR_POD_SPI_WRITE_ACCESS 0
/* Register member: elb_ms_csr::pod_spi.pod_spi_0_2                        */
/* Register type referenced: elb_ms_csr::pod_spi::pod_spi_0_2              */
/* Register template referenced: elb_ms_csr::pod_spi::pod_spi_0_2          */
#define ELB_MS_CSR_POD_SPI_POD_SPI_0_2_OFFSET 0x89a
#define ELB_MS_CSR_POD_SPI_POD_SPI_0_2_BYTE_OFFSET 0x2268
#define ELB_MS_CSR_POD_SPI_POD_SPI_0_2_READ_ACCESS 1
#define ELB_MS_CSR_POD_SPI_POD_SPI_0_2_WRITE_ACCESS 0
#define ELB_MS_CSR_POD_SPI_POD_SPI_0_2_READ_MASK 0xffffffff
#define ELB_MS_CSR_POD_SPI_POD_SPI_0_2_WRITE_MASK 0x00000000
/* Register member: elb_ms_csr::pod_spi.pod_spi_1_2                        */
/* Register type referenced: elb_ms_csr::pod_spi::pod_spi_1_2              */
/* Register template referenced: elb_ms_csr::pod_spi::pod_spi_1_2          */
#define ELB_MS_CSR_POD_SPI_POD_SPI_1_2_OFFSET 0x89b
#define ELB_MS_CSR_POD_SPI_POD_SPI_1_2_BYTE_OFFSET 0x226c
#define ELB_MS_CSR_POD_SPI_POD_SPI_1_2_READ_ACCESS 1
#define ELB_MS_CSR_POD_SPI_POD_SPI_1_2_WRITE_ACCESS 0
#define ELB_MS_CSR_POD_SPI_POD_SPI_1_2_READ_MASK 0xffffffff
#define ELB_MS_CSR_POD_SPI_POD_SPI_1_2_WRITE_MASK 0x00000000
/* Memory member: elb_ms_csr.filter_addr_lo                                */
/* Memory type referenced: elb_ms_csr::filter_addr_lo                      */
/* Memory template referenced: elb_ms_csr::filter_addr_lo                  */
#define ELB_MS_CSR_FILTER_ADDR_LO_OFFSET 0x8a0
#define ELB_MS_CSR_FILTER_ADDR_LO_BYTE_OFFSET 0x2280
#define ELB_MS_CSR_FILTER_ADDR_LO_READ_ACCESS 1
#define ELB_MS_CSR_FILTER_ADDR_LO_WRITE_ACCESS 1
#define ELB_MS_CSR_FILTER_ADDR_LO_READ_MASK 0x7fffffff
#define ELB_MS_CSR_FILTER_ADDR_LO_WRITE_MASK 0x7fffffff
/* Memory member: elb_ms_csr.filter_addr_hi                                */
/* Memory type referenced: elb_ms_csr::filter_addr_hi                      */
/* Memory template referenced: elb_ms_csr::filter_addr_hi                  */
#define ELB_MS_CSR_FILTER_ADDR_HI_OFFSET 0x8c0
#define ELB_MS_CSR_FILTER_ADDR_HI_BYTE_OFFSET 0x2300
#define ELB_MS_CSR_FILTER_ADDR_HI_READ_ACCESS 1
#define ELB_MS_CSR_FILTER_ADDR_HI_WRITE_ACCESS 1
#define ELB_MS_CSR_FILTER_ADDR_HI_READ_MASK 0x7fffffff
#define ELB_MS_CSR_FILTER_ADDR_HI_WRITE_MASK 0x7fffffff
/* Memory member: elb_ms_csr.filter_addr_host                              */
/* Memory type referenced: elb_ms_csr::filter_addr_host                    */
/* Memory template referenced: elb_ms_csr::filter_addr_host                */
#define ELB_MS_CSR_FILTER_ADDR_HOST_OFFSET 0x8e0
#define ELB_MS_CSR_FILTER_ADDR_HOST_BYTE_OFFSET 0x2380
#define ELB_MS_CSR_FILTER_ADDR_HOST_READ_ACCESS 1
#define ELB_MS_CSR_FILTER_ADDR_HOST_WRITE_ACCESS 1
#define ELB_MS_CSR_FILTER_ADDR_HOST_READ_MASK 0x3
#define ELB_MS_CSR_FILTER_ADDR_HOST_WRITE_MASK 0x3
/* Memory member: elb_ms_csr.filter_addr_pic                               */
/* Memory type referenced: elb_ms_csr::filter_addr_pic                     */
/* Memory template referenced: elb_ms_csr::filter_addr_pic                 */
#define ELB_MS_CSR_FILTER_ADDR_PIC_OFFSET 0x900
#define ELB_MS_CSR_FILTER_ADDR_PIC_BYTE_OFFSET 0x2400
#define ELB_MS_CSR_FILTER_ADDR_PIC_READ_ACCESS 1
#define ELB_MS_CSR_FILTER_ADDR_PIC_WRITE_ACCESS 1
#define ELB_MS_CSR_FILTER_ADDR_PIC_READ_MASK 0x3
#define ELB_MS_CSR_FILTER_ADDR_PIC_WRITE_MASK 0x3
/* Memory member: elb_ms_csr.filter_addr_lif                               */
/* Memory type referenced: elb_ms_csr::filter_addr_lif                     */
/* Memory template referenced: elb_ms_csr::filter_addr_lif                 */
#define ELB_MS_CSR_FILTER_ADDR_LIF_OFFSET 0x920
#define ELB_MS_CSR_FILTER_ADDR_LIF_BYTE_OFFSET 0x2480
#define ELB_MS_CSR_FILTER_ADDR_LIF_READ_ACCESS 1
#define ELB_MS_CSR_FILTER_ADDR_LIF_WRITE_ACCESS 1
#define ELB_MS_CSR_FILTER_ADDR_LIF_READ_MASK 0x3fffff
#define ELB_MS_CSR_FILTER_ADDR_LIF_WRITE_MASK 0x3fffff
/* Memory member: elb_ms_csr.filter_src                                    */
/* Memory type referenced: elb_ms_csr::filter_src                          */
/* Memory template referenced: elb_ms_csr::filter_src                      */
#define ELB_MS_CSR_FILTER_SRC_OFFSET 0x940
#define ELB_MS_CSR_FILTER_SRC_BYTE_OFFSET 0x2500
#define ELB_MS_CSR_FILTER_SRC_READ_ACCESS 1
#define ELB_MS_CSR_FILTER_SRC_WRITE_ACCESS 1
#define ELB_MS_CSR_FILTER_SRC_READ_MASK 0x3ffff
#define ELB_MS_CSR_FILTER_SRC_WRITE_MASK 0x3ffff
/* Memory member: elb_ms_csr.filter_axi_prot                               */
/* Memory type referenced: elb_ms_csr::filter_axi_prot                     */
/* Memory template referenced: elb_ms_csr::filter_axi_prot                 */
#define ELB_MS_CSR_FILTER_AXI_PROT_OFFSET 0x960
#define ELB_MS_CSR_FILTER_AXI_PROT_BYTE_OFFSET 0x2580
#define ELB_MS_CSR_FILTER_AXI_PROT_READ_ACCESS 1
#define ELB_MS_CSR_FILTER_AXI_PROT_WRITE_ACCESS 1
#define ELB_MS_CSR_FILTER_AXI_PROT_READ_MASK 0xfffff
#define ELB_MS_CSR_FILTER_AXI_PROT_WRITE_MASK 0xfffff
/* Memory member: elb_ms_csr.filter_axi_cache                              */
/* Memory type referenced: elb_ms_csr::filter_axi_cache                    */
/* Memory template referenced: elb_ms_csr::filter_axi_cache                */
#define ELB_MS_CSR_FILTER_AXI_CACHE_OFFSET 0x980
#define ELB_MS_CSR_FILTER_AXI_CACHE_BYTE_OFFSET 0x2600
#define ELB_MS_CSR_FILTER_AXI_CACHE_READ_ACCESS 1
#define ELB_MS_CSR_FILTER_AXI_CACHE_WRITE_ACCESS 1
#define ELB_MS_CSR_FILTER_AXI_CACHE_READ_MASK 0x3ffffff
#define ELB_MS_CSR_FILTER_AXI_CACHE_WRITE_MASK 0x3ffffff
/* Memory member: elb_ms_csr.filter_acp                                    */
/* Memory type referenced: elb_ms_csr::filter_acp                          */
/* Memory template referenced: elb_ms_csr::filter_acp                      */
#define ELB_MS_CSR_FILTER_ACP_OFFSET 0x9a0
#define ELB_MS_CSR_FILTER_ACP_BYTE_OFFSET 0x2680
#define ELB_MS_CSR_FILTER_ACP_READ_ACCESS 1
#define ELB_MS_CSR_FILTER_ACP_WRITE_ACCESS 1
#define ELB_MS_CSR_FILTER_ACP_READ_MASK 0x3ff
#define ELB_MS_CSR_FILTER_ACP_WRITE_MASK 0x3ff
/* Memory member: elb_ms_csr.filter_addr_ctl                               */
/* Memory type referenced: elb_ms_csr::filter_addr_ctl                     */
/* Memory template referenced: elb_ms_csr::filter_addr_ctl                 */
#define ELB_MS_CSR_FILTER_ADDR_CTL_OFFSET 0x9c0
#define ELB_MS_CSR_FILTER_ADDR_CTL_BYTE_OFFSET 0x2700
#define ELB_MS_CSR_FILTER_ADDR_CTL_READ_ACCESS 1
#define ELB_MS_CSR_FILTER_ADDR_CTL_WRITE_ACCESS 1
#define ELB_MS_CSR_FILTER_ADDR_CTL_READ_MASK 0x3fff
#define ELB_MS_CSR_FILTER_ADDR_CTL_WRITE_MASK 0x3fff
/* Register member: elb_ms_csr.filter_freeze_ctl                           */
/* Register type referenced: elb_ms_csr::filter_freeze_ctl                 */
/* Register template referenced: elb_ms_csr::filter_freeze_ctl             */
#define ELB_MS_CSR_FILTER_FREEZE_CTL_OFFSET 0x9e0
#define ELB_MS_CSR_FILTER_FREEZE_CTL_BYTE_OFFSET 0x2780
#define ELB_MS_CSR_FILTER_FREEZE_CTL_READ_ACCESS 1
#define ELB_MS_CSR_FILTER_FREEZE_CTL_WRITE_ACCESS 1
#define ELB_MS_CSR_FILTER_FREEZE_CTL_RESET_VALUE 0x00000000
#define ELB_MS_CSR_FILTER_FREEZE_CTL_RESET_MASK 0xffffffff
#define ELB_MS_CSR_FILTER_FREEZE_CTL_READ_MASK 0xffffffff
#define ELB_MS_CSR_FILTER_FREEZE_CTL_WRITE_MASK 0x00000001
/* Memory member: elb_ms_csr.filter_hit_count                              */
/* Memory type referenced: elb_ms_csr::filter_hit_count                    */
/* Memory template referenced: elb_ms_csr::filter_hit_count                */
#define ELB_MS_CSR_FILTER_HIT_COUNT_OFFSET 0xa00
#define ELB_MS_CSR_FILTER_HIT_COUNT_BYTE_OFFSET 0x2800
#define ELB_MS_CSR_FILTER_HIT_COUNT_READ_ACCESS 1
#define ELB_MS_CSR_FILTER_HIT_COUNT_WRITE_ACCESS 1
#define ELB_MS_CSR_FILTER_HIT_COUNT_READ_MASK 0xffffffff
#define ELB_MS_CSR_FILTER_HIT_COUNT_WRITE_MASK 0xffffffff
/* Register member: elb_ms_csr.CNT_read_deny                               */
/* Register type referenced: elb_ms_csr::CNT_read_deny                     */
/* Register template referenced: elb_ms_csr::CNT_read_deny                 */
#define ELB_MS_CSR_CNT_READ_DENY_OFFSET 0xa20
#define ELB_MS_CSR_CNT_READ_DENY_BYTE_OFFSET 0x2880
#define ELB_MS_CSR_CNT_READ_DENY_READ_ACCESS 1
#define ELB_MS_CSR_CNT_READ_DENY_WRITE_ACCESS 1
#define ELB_MS_CSR_CNT_READ_DENY_RESET_VALUE 0x00000000
#define ELB_MS_CSR_CNT_READ_DENY_RESET_MASK 0xffffffff
#define ELB_MS_CSR_CNT_READ_DENY_READ_MASK 0xffffffff
#define ELB_MS_CSR_CNT_READ_DENY_WRITE_MASK 0x0000ffff
/* Register member: elb_ms_csr.CNT_write_deny                              */
/* Register type referenced: elb_ms_csr::CNT_write_deny                    */
/* Register template referenced: elb_ms_csr::CNT_write_deny                */
#define ELB_MS_CSR_CNT_WRITE_DENY_OFFSET 0xa21
#define ELB_MS_CSR_CNT_WRITE_DENY_BYTE_OFFSET 0x2884
#define ELB_MS_CSR_CNT_WRITE_DENY_READ_ACCESS 1
#define ELB_MS_CSR_CNT_WRITE_DENY_WRITE_ACCESS 1
#define ELB_MS_CSR_CNT_WRITE_DENY_RESET_VALUE 0x00000000
#define ELB_MS_CSR_CNT_WRITE_DENY_RESET_MASK 0xffffffff
#define ELB_MS_CSR_CNT_WRITE_DENY_READ_MASK 0xffffffff
#define ELB_MS_CSR_CNT_WRITE_DENY_WRITE_MASK 0x0000ffff
/* Register member: elb_ms_csr.CFG_clear_filter                            */
/* Register type referenced: elb_ms_csr::CFG_clear_filter                  */
/* Register template referenced: elb_ms_csr::CFG_clear_filter              */
#define ELB_MS_CSR_CFG_CLEAR_FILTER_OFFSET 0xa22
#define ELB_MS_CSR_CFG_CLEAR_FILTER_BYTE_OFFSET 0x2888
#define ELB_MS_CSR_CFG_CLEAR_FILTER_READ_ACCESS 1
#define ELB_MS_CSR_CFG_CLEAR_FILTER_WRITE_ACCESS 1
#define ELB_MS_CSR_CFG_CLEAR_FILTER_RESET_VALUE 0x00000000
#define ELB_MS_CSR_CFG_CLEAR_FILTER_RESET_MASK 0xffffffff
#define ELB_MS_CSR_CFG_CLEAR_FILTER_READ_MASK 0xffffffff
#define ELB_MS_CSR_CFG_CLEAR_FILTER_WRITE_MASK 0x00000001
/* Register member: elb_ms_csr.STA_write_deny                              */
/* Register type referenced: elb_ms_csr::STA_write_deny                    */
/* Register template referenced: elb_ms_csr::STA_write_deny                */
#define ELB_MS_CSR_STA_WRITE_DENY_OFFSET 0xa23
#define ELB_MS_CSR_STA_WRITE_DENY_BYTE_OFFSET 0x288c
#define ELB_MS_CSR_STA_WRITE_DENY_READ_ACCESS 1
#define ELB_MS_CSR_STA_WRITE_DENY_WRITE_ACCESS 0
#define ELB_MS_CSR_STA_WRITE_DENY_READ_MASK 0xffffffff
#define ELB_MS_CSR_STA_WRITE_DENY_WRITE_MASK 0x00000000
/* Register member: elb_ms_csr.STA_read_deny                               */
/* Register type referenced: elb_ms_csr::STA_read_deny                     */
/* Register template referenced: elb_ms_csr::STA_read_deny                 */
#define ELB_MS_CSR_STA_READ_DENY_OFFSET 0xa24
#define ELB_MS_CSR_STA_READ_DENY_BYTE_OFFSET 0x2890
#define ELB_MS_CSR_STA_READ_DENY_READ_ACCESS 1
#define ELB_MS_CSR_STA_READ_DENY_WRITE_ACCESS 0
#define ELB_MS_CSR_STA_READ_DENY_READ_MASK 0xffffffff
#define ELB_MS_CSR_STA_READ_DENY_WRITE_MASK 0x00000000
/* Register member: elb_ms_csr.STA_reads                                   */
/* Register type referenced: elb_ms_csr::STA_reads                         */
/* Register template referenced: elb_ms_csr::STA_reads                     */
#define ELB_MS_CSR_STA_READS_OFFSET 0xa25
#define ELB_MS_CSR_STA_READS_BYTE_OFFSET 0x2894
#define ELB_MS_CSR_STA_READS_READ_ACCESS 1
#define ELB_MS_CSR_STA_READS_WRITE_ACCESS 0
#define ELB_MS_CSR_STA_READS_RESET_VALUE 0x00000000
#define ELB_MS_CSR_STA_READS_RESET_MASK 0xffffff00
#define ELB_MS_CSR_STA_READS_READ_MASK 0xffffffff
#define ELB_MS_CSR_STA_READS_WRITE_MASK 0x00000000
/* Register member: elb_ms_csr.STA_writes                                  */
/* Register type referenced: elb_ms_csr::STA_writes                        */
/* Register template referenced: elb_ms_csr::STA_writes                    */
#define ELB_MS_CSR_STA_WRITES_OFFSET 0xa26
#define ELB_MS_CSR_STA_WRITES_BYTE_OFFSET 0x2898
#define ELB_MS_CSR_STA_WRITES_READ_ACCESS 1
#define ELB_MS_CSR_STA_WRITES_WRITE_ACCESS 0
#define ELB_MS_CSR_STA_WRITES_RESET_VALUE 0x00000000
#define ELB_MS_CSR_STA_WRITES_RESET_MASK 0xffffff00
#define ELB_MS_CSR_STA_WRITES_READ_MASK 0xffffffff
#define ELB_MS_CSR_STA_WRITES_WRITE_MASK 0x00000000
/* Wide Register member: elb_ms_csr.STA_freeze                             */
/* Wide Register type referenced: elb_ms_csr::STA_freeze                   */
/* Wide Register template referenced: elb_ms_csr::STA_freeze               */
#define ELB_MS_CSR_STA_FREEZE_OFFSET 0xa28
#define ELB_MS_CSR_STA_FREEZE_BYTE_OFFSET 0x28a0
#define ELB_MS_CSR_STA_FREEZE_READ_ACCESS 1
#define ELB_MS_CSR_STA_FREEZE_WRITE_ACCESS 0
/* Register member: elb_ms_csr::STA_freeze.STA_freeze_0_3                  */
/* Register type referenced: elb_ms_csr::STA_freeze::STA_freeze_0_3        */
/* Register template referenced: elb_ms_csr::STA_freeze::STA_freeze_0_3    */
#define ELB_MS_CSR_STA_FREEZE_STA_FREEZE_0_3_OFFSET 0xa28
#define ELB_MS_CSR_STA_FREEZE_STA_FREEZE_0_3_BYTE_OFFSET 0x28a0
#define ELB_MS_CSR_STA_FREEZE_STA_FREEZE_0_3_READ_ACCESS 1
#define ELB_MS_CSR_STA_FREEZE_STA_FREEZE_0_3_WRITE_ACCESS 0
#define ELB_MS_CSR_STA_FREEZE_STA_FREEZE_0_3_READ_MASK 0xffffffff
#define ELB_MS_CSR_STA_FREEZE_STA_FREEZE_0_3_WRITE_MASK 0x00000000
/* Register member: elb_ms_csr::STA_freeze.STA_freeze_1_3                  */
/* Register type referenced: elb_ms_csr::STA_freeze::STA_freeze_1_3        */
/* Register template referenced: elb_ms_csr::STA_freeze::STA_freeze_1_3    */
#define ELB_MS_CSR_STA_FREEZE_STA_FREEZE_1_3_OFFSET 0xa29
#define ELB_MS_CSR_STA_FREEZE_STA_FREEZE_1_3_BYTE_OFFSET 0x28a4
#define ELB_MS_CSR_STA_FREEZE_STA_FREEZE_1_3_READ_ACCESS 1
#define ELB_MS_CSR_STA_FREEZE_STA_FREEZE_1_3_WRITE_ACCESS 0
#define ELB_MS_CSR_STA_FREEZE_STA_FREEZE_1_3_READ_MASK 0xffffffff
#define ELB_MS_CSR_STA_FREEZE_STA_FREEZE_1_3_WRITE_MASK 0x00000000
/* Register member: elb_ms_csr::STA_freeze.STA_freeze_2_3                  */
/* Register type referenced: elb_ms_csr::STA_freeze::STA_freeze_2_3        */
/* Register template referenced: elb_ms_csr::STA_freeze::STA_freeze_2_3    */
#define ELB_MS_CSR_STA_FREEZE_STA_FREEZE_2_3_OFFSET 0xa2a
#define ELB_MS_CSR_STA_FREEZE_STA_FREEZE_2_3_BYTE_OFFSET 0x28a8
#define ELB_MS_CSR_STA_FREEZE_STA_FREEZE_2_3_READ_ACCESS 1
#define ELB_MS_CSR_STA_FREEZE_STA_FREEZE_2_3_WRITE_ACCESS 0
#define ELB_MS_CSR_STA_FREEZE_STA_FREEZE_2_3_RESET_VALUE 0x00000000
#define ELB_MS_CSR_STA_FREEZE_STA_FREEZE_2_3_RESET_MASK 0xfffffff8
#define ELB_MS_CSR_STA_FREEZE_STA_FREEZE_2_3_READ_MASK 0xffffffff
#define ELB_MS_CSR_STA_FREEZE_STA_FREEZE_2_3_WRITE_MASK 0x00000000
/* Wide Register member: elb_ms_csr.STA_interrupt                          */
/* Wide Register type referenced: elb_ms_csr::STA_interrupt                */
/* Wide Register template referenced: elb_ms_csr::STA_interrupt            */
#define ELB_MS_CSR_STA_INTERRUPT_OFFSET 0xa2c
#define ELB_MS_CSR_STA_INTERRUPT_BYTE_OFFSET 0x28b0
#define ELB_MS_CSR_STA_INTERRUPT_READ_ACCESS 1
#define ELB_MS_CSR_STA_INTERRUPT_WRITE_ACCESS 0
/* Register member: elb_ms_csr::STA_interrupt.STA_interrupt_0_3            */
/* Register type referenced: elb_ms_csr::STA_interrupt::STA_interrupt_0_3  */
/* Register template referenced: elb_ms_csr::STA_interrupt::STA_interrupt_0_3 */
#define ELB_MS_CSR_STA_INTERRUPT_STA_INTERRUPT_0_3_OFFSET 0xa2c
#define ELB_MS_CSR_STA_INTERRUPT_STA_INTERRUPT_0_3_BYTE_OFFSET 0x28b0
#define ELB_MS_CSR_STA_INTERRUPT_STA_INTERRUPT_0_3_READ_ACCESS 1
#define ELB_MS_CSR_STA_INTERRUPT_STA_INTERRUPT_0_3_WRITE_ACCESS 0
#define ELB_MS_CSR_STA_INTERRUPT_STA_INTERRUPT_0_3_READ_MASK 0xffffffff
#define ELB_MS_CSR_STA_INTERRUPT_STA_INTERRUPT_0_3_WRITE_MASK 0x00000000
/* Register member: elb_ms_csr::STA_interrupt.STA_interrupt_1_3            */
/* Register type referenced: elb_ms_csr::STA_interrupt::STA_interrupt_1_3  */
/* Register template referenced: elb_ms_csr::STA_interrupt::STA_interrupt_1_3 */
#define ELB_MS_CSR_STA_INTERRUPT_STA_INTERRUPT_1_3_OFFSET 0xa2d
#define ELB_MS_CSR_STA_INTERRUPT_STA_INTERRUPT_1_3_BYTE_OFFSET 0x28b4
#define ELB_MS_CSR_STA_INTERRUPT_STA_INTERRUPT_1_3_READ_ACCESS 1
#define ELB_MS_CSR_STA_INTERRUPT_STA_INTERRUPT_1_3_WRITE_ACCESS 0
#define ELB_MS_CSR_STA_INTERRUPT_STA_INTERRUPT_1_3_READ_MASK 0xffffffff
#define ELB_MS_CSR_STA_INTERRUPT_STA_INTERRUPT_1_3_WRITE_MASK 0x00000000
/* Register member: elb_ms_csr::STA_interrupt.STA_interrupt_2_3            */
/* Register type referenced: elb_ms_csr::STA_interrupt::STA_interrupt_2_3  */
/* Register template referenced: elb_ms_csr::STA_interrupt::STA_interrupt_2_3 */
#define ELB_MS_CSR_STA_INTERRUPT_STA_INTERRUPT_2_3_OFFSET 0xa2e
#define ELB_MS_CSR_STA_INTERRUPT_STA_INTERRUPT_2_3_BYTE_OFFSET 0x28b8
#define ELB_MS_CSR_STA_INTERRUPT_STA_INTERRUPT_2_3_READ_ACCESS 1
#define ELB_MS_CSR_STA_INTERRUPT_STA_INTERRUPT_2_3_WRITE_ACCESS 0
#define ELB_MS_CSR_STA_INTERRUPT_STA_INTERRUPT_2_3_RESET_VALUE 0x00000000
#define ELB_MS_CSR_STA_INTERRUPT_STA_INTERRUPT_2_3_RESET_MASK 0xfffffffc
#define ELB_MS_CSR_STA_INTERRUPT_STA_INTERRUPT_2_3_READ_MASK 0xffffffff
#define ELB_MS_CSR_STA_INTERRUPT_STA_INTERRUPT_2_3_WRITE_MASK 0x00000000
/* Wide Register member: elb_ms_csr.filter_trace                           */
/* Wide Register type referenced: elb_ms_csr::filter_trace                 */
/* Wide Register template referenced: elb_ms_csr::filter_trace             */
#define ELB_MS_CSR_FILTER_TRACE_OFFSET 0xa30
#define ELB_MS_CSR_FILTER_TRACE_BYTE_OFFSET 0x28c0
#define ELB_MS_CSR_FILTER_TRACE_READ_ACCESS 1
#define ELB_MS_CSR_FILTER_TRACE_WRITE_ACCESS 1
/* Register member: elb_ms_csr::filter_trace.filter_trace_0_3              */
/* Register type referenced: elb_ms_csr::filter_trace::filter_trace_0_3    */
/* Register template referenced: elb_ms_csr::filter_trace::filter_trace_0_3 */
#define ELB_MS_CSR_FILTER_TRACE_FILTER_TRACE_0_3_OFFSET 0xa30
#define ELB_MS_CSR_FILTER_TRACE_FILTER_TRACE_0_3_BYTE_OFFSET 0x28c0
#define ELB_MS_CSR_FILTER_TRACE_FILTER_TRACE_0_3_READ_ACCESS 1
#define ELB_MS_CSR_FILTER_TRACE_FILTER_TRACE_0_3_WRITE_ACCESS 1
#define ELB_MS_CSR_FILTER_TRACE_FILTER_TRACE_0_3_RESET_VALUE 0x000001e0
#define ELB_MS_CSR_FILTER_TRACE_FILTER_TRACE_0_3_RESET_MASK 0xffffffff
#define ELB_MS_CSR_FILTER_TRACE_FILTER_TRACE_0_3_READ_MASK 0xffffffff
#define ELB_MS_CSR_FILTER_TRACE_FILTER_TRACE_0_3_WRITE_MASK 0xffffffff
/* Register member: elb_ms_csr::filter_trace.filter_trace_1_3              */
/* Register type referenced: elb_ms_csr::filter_trace::filter_trace_1_3    */
/* Register template referenced: elb_ms_csr::filter_trace::filter_trace_1_3 */
#define ELB_MS_CSR_FILTER_TRACE_FILTER_TRACE_1_3_OFFSET 0xa31
#define ELB_MS_CSR_FILTER_TRACE_FILTER_TRACE_1_3_BYTE_OFFSET 0x28c4
#define ELB_MS_CSR_FILTER_TRACE_FILTER_TRACE_1_3_READ_ACCESS 1
#define ELB_MS_CSR_FILTER_TRACE_FILTER_TRACE_1_3_WRITE_ACCESS 1
#define ELB_MS_CSR_FILTER_TRACE_FILTER_TRACE_1_3_RESET_VALUE 0x00000000
#define ELB_MS_CSR_FILTER_TRACE_FILTER_TRACE_1_3_RESET_MASK 0x00001fff
#define ELB_MS_CSR_FILTER_TRACE_FILTER_TRACE_1_3_READ_MASK 0xffffffff
#define ELB_MS_CSR_FILTER_TRACE_FILTER_TRACE_1_3_WRITE_MASK 0x00001fff
/* Register member: elb_ms_csr::filter_trace.filter_trace_2_3              */
/* Register type referenced: elb_ms_csr::filter_trace::filter_trace_2_3    */
/* Register template referenced: elb_ms_csr::filter_trace::filter_trace_2_3 */
#define ELB_MS_CSR_FILTER_TRACE_FILTER_TRACE_2_3_OFFSET 0xa32
#define ELB_MS_CSR_FILTER_TRACE_FILTER_TRACE_2_3_BYTE_OFFSET 0x28c8
#define ELB_MS_CSR_FILTER_TRACE_FILTER_TRACE_2_3_READ_ACCESS 1
#define ELB_MS_CSR_FILTER_TRACE_FILTER_TRACE_2_3_WRITE_ACCESS 1
#define ELB_MS_CSR_FILTER_TRACE_FILTER_TRACE_2_3_RESET_VALUE 0x00000000
#define ELB_MS_CSR_FILTER_TRACE_FILTER_TRACE_2_3_RESET_MASK 0xfffff000
#define ELB_MS_CSR_FILTER_TRACE_FILTER_TRACE_2_3_READ_MASK 0xffffffff
#define ELB_MS_CSR_FILTER_TRACE_FILTER_TRACE_2_3_WRITE_MASK 0x00000000
/* Register member: elb_ms_csr.filter_timeout                              */
/* Register type referenced: elb_ms_csr::filter_timeout                    */
/* Register template referenced: elb_ms_csr::filter_timeout                */
#define ELB_MS_CSR_FILTER_TIMEOUT_OFFSET 0xa34
#define ELB_MS_CSR_FILTER_TIMEOUT_BYTE_OFFSET 0x28d0
#define ELB_MS_CSR_FILTER_TIMEOUT_READ_ACCESS 1
#define ELB_MS_CSR_FILTER_TIMEOUT_WRITE_ACCESS 1
#define ELB_MS_CSR_FILTER_TIMEOUT_RESET_VALUE 0x00000000
#define ELB_MS_CSR_FILTER_TIMEOUT_RESET_MASK 0xffffffff
#define ELB_MS_CSR_FILTER_TIMEOUT_READ_MASK 0xffffffff
#define ELB_MS_CSR_FILTER_TIMEOUT_WRITE_MASK 0x0000ffff
/* Group member: elb_ms_csr.int_filter                                     */
/* Group type referenced: elb_ms_csr::int_filter                           */
/* Group template referenced: elb_ms_csr::intgrp                           */
#define ELB_MS_CSR_INT_FILTER_OFFSET 0xa38
#define ELB_MS_CSR_INT_FILTER_BYTE_OFFSET 0x28e0
#define ELB_MS_CSR_INT_FILTER_READ_ACCESS 1
#define ELB_MS_CSR_INT_FILTER_WRITE_ACCESS 1
/* Register member: elb_ms_csr.csr_intr                                    */
/* Register type referenced: elb_ms_csr::csr_intr                          */
/* Register template referenced: elb_ms_csr::csr_intr                      */
#define ELB_MS_CSR_CSR_INTR_OFFSET 0xa3c
#define ELB_MS_CSR_CSR_INTR_BYTE_OFFSET 0x28f0
#define ELB_MS_CSR_CSR_INTR_READ_ACCESS 1
#define ELB_MS_CSR_CSR_INTR_WRITE_ACCESS 1
#define ELB_MS_CSR_CSR_INTR_RESET_VALUE 0x00000000
#define ELB_MS_CSR_CSR_INTR_RESET_MASK 0xfffffffe
#define ELB_MS_CSR_CSR_INTR_READ_MASK 0xffffffff
#define ELB_MS_CSR_CSR_INTR_WRITE_MASK 0x00000002
/* Group member: elb_ms_csr.int_groups                                     */
/* Group type referenced: elb_ms_csr::int_groups                           */
/* Group template referenced: elb_ms_csr::intgrp_status                    */
#define ELB_MS_CSR_INT_GROUPS_OFFSET 0xa40
#define ELB_MS_CSR_INT_GROUPS_BYTE_OFFSET 0x2900
#define ELB_MS_CSR_INT_GROUPS_READ_ACCESS 1
#define ELB_MS_CSR_INT_GROUPS_WRITE_ACCESS 1
/* Group member: elb_ms_csr.int_misc                                       */
/* Group type referenced: elb_ms_csr::int_misc                             */
/* Group template referenced: elb_ms_csr::intgrp                           */
#define ELB_MS_CSR_INT_MISC_OFFSET 0xa44
#define ELB_MS_CSR_INT_MISC_BYTE_OFFSET 0x2910
#define ELB_MS_CSR_INT_MISC_READ_ACCESS 1
#define ELB_MS_CSR_INT_MISC_WRITE_ACCESS 1
/* Group member: elb_ms_csr.int_prp1                                       */
/* Group type referenced: elb_ms_csr::int_prp1                             */
/* Group template referenced: elb_ms_csr::intgrp                           */
#define ELB_MS_CSR_INT_PRP1_OFFSET 0xa48
#define ELB_MS_CSR_INT_PRP1_BYTE_OFFSET 0x2920
#define ELB_MS_CSR_INT_PRP1_READ_ACCESS 1
#define ELB_MS_CSR_INT_PRP1_WRITE_ACCESS 1
/* Group member: elb_ms_csr.int_prp2                                       */
/* Group type referenced: elb_ms_csr::int_prp2                             */
/* Group template referenced: elb_ms_csr::intgrp                           */
#define ELB_MS_CSR_INT_PRP2_OFFSET 0xa4c
#define ELB_MS_CSR_INT_PRP2_BYTE_OFFSET 0x2930
#define ELB_MS_CSR_INT_PRP2_READ_ACCESS 1
#define ELB_MS_CSR_INT_PRP2_WRITE_ACCESS 1
/* Group member: elb_ms_csr.int_prp3                                       */
/* Group type referenced: elb_ms_csr::int_prp3                             */
/* Group template referenced: elb_ms_csr::intgrp                           */
#define ELB_MS_CSR_INT_PRP3_OFFSET 0xa50
#define ELB_MS_CSR_INT_PRP3_BYTE_OFFSET 0x2940
#define ELB_MS_CSR_INT_PRP3_READ_ACCESS 1
#define ELB_MS_CSR_INT_PRP3_WRITE_ACCESS 1
/* Group member: elb_ms_csr.int_prp4                                       */
/* Group type referenced: elb_ms_csr::int_prp4                             */
/* Group template referenced: elb_ms_csr::intgrp                           */
#define ELB_MS_CSR_INT_PRP4_OFFSET 0xa54
#define ELB_MS_CSR_INT_PRP4_BYTE_OFFSET 0x2950
#define ELB_MS_CSR_INT_PRP4_READ_ACCESS 1
#define ELB_MS_CSR_INT_PRP4_WRITE_ACCESS 1
/* Group member: elb_ms_csr.int_prp5                                       */
/* Group type referenced: elb_ms_csr::int_prp5                             */
/* Group template referenced: elb_ms_csr::intgrp                           */
#define ELB_MS_CSR_INT_PRP5_OFFSET 0xa58
#define ELB_MS_CSR_INT_PRP5_BYTE_OFFSET 0x2960
#define ELB_MS_CSR_INT_PRP5_READ_ACCESS 1
#define ELB_MS_CSR_INT_PRP5_WRITE_ACCESS 1

/* Register type: elb_ms_csr::base                                         */
/* Register template: elb_ms_csr::base                                     */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/csr_scratch.csr.pp, line: 2 */
/* Field member: elb_ms_csr::base.scratch_reg                              */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 13 */
#define ELB_MS_CSR_BASE_SCRATCH_REG_MSB 31
#define ELB_MS_CSR_BASE_SCRATCH_REG_LSB 0
#define ELB_MS_CSR_BASE_SCRATCH_REG_WIDTH 32
#define ELB_MS_CSR_BASE_SCRATCH_REG_READ_ACCESS 1
#define ELB_MS_CSR_BASE_SCRATCH_REG_WRITE_ACCESS 1
#define ELB_MS_CSR_BASE_SCRATCH_REG_RESET 0x00000001
#define ELB_MS_CSR_BASE_SCRATCH_REG_FIELD_MASK 0xffffffff
#define ELB_MS_CSR_BASE_SCRATCH_REG_GET(x) ((x) & 0xffffffff)
#define ELB_MS_CSR_BASE_SCRATCH_REG_SET(x) ((x) & 0xffffffff)
#define ELB_MS_CSR_BASE_SCRATCH_REG_MODIFY(r, x) ((x) & 0xffffffff)

/* Register type: elb_ms_csr::rdintr                                       */
/* Register template: elb_ms_csr::rdintr                                   */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/csr_rdintr.csr.pp, line: 2 */
/* Field member: elb_ms_csr::rdintr.ireg                                   */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 13 */
#define ELB_MS_CSR_RDINTR_IREG_MSB 31
#define ELB_MS_CSR_RDINTR_IREG_LSB 0
#define ELB_MS_CSR_RDINTR_IREG_WIDTH 32
#define ELB_MS_CSR_RDINTR_IREG_READ_ACCESS 1
#define ELB_MS_CSR_RDINTR_IREG_WRITE_ACCESS 1
#define ELB_MS_CSR_RDINTR_IREG_RESET 0x00000000
#define ELB_MS_CSR_RDINTR_IREG_FIELD_MASK 0xffffffff
#define ELB_MS_CSR_RDINTR_IREG_GET(x) ((x) & 0xffffffff)
#define ELB_MS_CSR_RDINTR_IREG_SET(x) ((x) & 0xffffffff)
#define ELB_MS_CSR_RDINTR_IREG_MODIFY(r, x) ((x) & 0xffffffff)

/* Addressmap type: elb_mse_csr                                            */
/* Addressmap template: elb_mse_csr                                        */
/* Source filename: elba/design/ms/src/mse.gcsr, line: 3                   */
#define ELB_MSE_CSR_SIZE 0x400
#define ELB_MSE_CSR_BYTE_SIZE 0x1000
/* Register member: elb_mse_csr.cfg_elam_general                           */
/* Register type referenced: elb_mse_csr::cfg_elam_general                 */
/* Register template referenced: elb_mse_csr::cfg_elam_general             */
#define ELB_MSE_CSR_CFG_ELAM_GENERAL_OFFSET 0x0
#define ELB_MSE_CSR_CFG_ELAM_GENERAL_BYTE_OFFSET 0x0
#define ELB_MSE_CSR_CFG_ELAM_GENERAL_READ_ACCESS 1
#define ELB_MSE_CSR_CFG_ELAM_GENERAL_WRITE_ACCESS 1
#define ELB_MSE_CSR_CFG_ELAM_GENERAL_RESET_VALUE 0x00000000
#define ELB_MSE_CSR_CFG_ELAM_GENERAL_RESET_MASK 0xffffffff
#define ELB_MSE_CSR_CFG_ELAM_GENERAL_READ_MASK 0xffffffff
#define ELB_MSE_CSR_CFG_ELAM_GENERAL_WRITE_MASK 0x00003fff
/* Wide Memory member: elb_mse_csr.dhs_elam_m                              */
/* Wide Memory type referenced: elb_mse_csr::dhs_elam_m                    */
/* Wide Memory template referenced: elb_mse_csr::dhs_elam_m                */
#define ELB_MSE_CSR_DHS_ELAM_M_OFFSET 0x100
#define ELB_MSE_CSR_DHS_ELAM_M_BYTE_OFFSET 0x400
#define ELB_MSE_CSR_DHS_ELAM_M_READ_ACCESS 1
#define ELB_MSE_CSR_DHS_ELAM_M_WRITE_ACCESS 1
/* Register member: elb_mse_csr.cfg_elam_breakout                          */
/* Register type referenced: elb_mse_csr::cfg_elam_breakout                */
/* Register template referenced: elb_mse_csr::cfg_elam_breakout            */
#define ELB_MSE_CSR_CFG_ELAM_BREAKOUT_OFFSET 0x200
#define ELB_MSE_CSR_CFG_ELAM_BREAKOUT_BYTE_OFFSET 0x800
#define ELB_MSE_CSR_CFG_ELAM_BREAKOUT_READ_ACCESS 1
#define ELB_MSE_CSR_CFG_ELAM_BREAKOUT_WRITE_ACCESS 1
#define ELB_MSE_CSR_CFG_ELAM_BREAKOUT_RESET_VALUE 0x00000000
#define ELB_MSE_CSR_CFG_ELAM_BREAKOUT_RESET_MASK 0xffffffff
#define ELB_MSE_CSR_CFG_ELAM_BREAKOUT_READ_MASK 0xffffffff
#define ELB_MSE_CSR_CFG_ELAM_BREAKOUT_WRITE_MASK 0x00000fff
/* Memory member: elb_mse_csr.dhs_elam_eqt                                 */
/* Memory type referenced: elb_mse_csr::dhs_elam_eqt                       */
/* Memory template referenced: elb_mse_csr::dhs_elam_eqt                   */
#define ELB_MSE_CSR_DHS_ELAM_EQT_OFFSET 0x204
#define ELB_MSE_CSR_DHS_ELAM_EQT_BYTE_OFFSET 0x810
#define ELB_MSE_CSR_DHS_ELAM_EQT_READ_ACCESS 1
#define ELB_MSE_CSR_DHS_ELAM_EQT_WRITE_ACCESS 1
#define ELB_MSE_CSR_DHS_ELAM_EQT_READ_MASK 0x3ffffff
#define ELB_MSE_CSR_DHS_ELAM_EQT_WRITE_MASK 0x3ffffff
/* Wide Memory member: elb_mse_csr.dhs_elam_branch                         */
/* Wide Memory type referenced: elb_mse_csr::dhs_elam_branch               */
/* Wide Memory template referenced: elb_mse_csr::dhs_elam_branch           */
#define ELB_MSE_CSR_DHS_ELAM_BRANCH_OFFSET 0x240
#define ELB_MSE_CSR_DHS_ELAM_BRANCH_BYTE_OFFSET 0x900
#define ELB_MSE_CSR_DHS_ELAM_BRANCH_READ_ACCESS 1
#define ELB_MSE_CSR_DHS_ELAM_BRANCH_WRITE_ACCESS 1
/* Register member: elb_mse_csr.cfg_elam_control                           */
/* Register type referenced: elb_mse_csr::cfg_elam_control                 */
/* Register template referenced: elb_mse_csr::cfg_elam_control             */
#define ELB_MSE_CSR_CFG_ELAM_CONTROL_OFFSET 0x280
#define ELB_MSE_CSR_CFG_ELAM_CONTROL_BYTE_OFFSET 0xa00
#define ELB_MSE_CSR_CFG_ELAM_CONTROL_READ_ACCESS 1
#define ELB_MSE_CSR_CFG_ELAM_CONTROL_WRITE_ACCESS 1
#define ELB_MSE_CSR_CFG_ELAM_CONTROL_RESET_VALUE 0x00000000
#define ELB_MSE_CSR_CFG_ELAM_CONTROL_RESET_MASK 0xffffffff
#define ELB_MSE_CSR_CFG_ELAM_CONTROL_READ_MASK 0xffffffff
#define ELB_MSE_CSR_CFG_ELAM_CONTROL_WRITE_MASK 0x0000ffff
/* Register member: elb_mse_csr.cfg_elam_ext_trig                          */
/* Register type referenced: elb_mse_csr::cfg_elam_ext_trig                */
/* Register template referenced: elb_mse_csr::cfg_elam_ext_trig            */
#define ELB_MSE_CSR_CFG_ELAM_EXT_TRIG_OFFSET 0x281
#define ELB_MSE_CSR_CFG_ELAM_EXT_TRIG_BYTE_OFFSET 0xa04
#define ELB_MSE_CSR_CFG_ELAM_EXT_TRIG_READ_ACCESS 1
#define ELB_MSE_CSR_CFG_ELAM_EXT_TRIG_WRITE_ACCESS 1
#define ELB_MSE_CSR_CFG_ELAM_EXT_TRIG_RESET_VALUE 0x00000000
#define ELB_MSE_CSR_CFG_ELAM_EXT_TRIG_RESET_MASK 0xffffffff
#define ELB_MSE_CSR_CFG_ELAM_EXT_TRIG_READ_MASK 0xffffffff
#define ELB_MSE_CSR_CFG_ELAM_EXT_TRIG_WRITE_MASK 0x0000000f
/* Wide Memory member: elb_mse_csr.dhs_elam_capture_en                     */
/* Wide Memory type referenced: elb_mse_csr::dhs_elam_capture_en           */
/* Wide Memory template referenced: elb_mse_csr::dhs_elam_capture_en       */
#define ELB_MSE_CSR_DHS_ELAM_CAPTURE_EN_OFFSET 0x288
#define ELB_MSE_CSR_DHS_ELAM_CAPTURE_EN_BYTE_OFFSET 0xa20
#define ELB_MSE_CSR_DHS_ELAM_CAPTURE_EN_READ_ACCESS 1
#define ELB_MSE_CSR_DHS_ELAM_CAPTURE_EN_WRITE_ACCESS 1
/* Wide Register member: elb_mse_csr.sta_elam                              */
/* Wide Register type referenced: elb_mse_csr::sta_elam                    */
/* Wide Register template referenced: elb_mse_csr::sta_elam                */
#define ELB_MSE_CSR_STA_ELAM_OFFSET 0x290
#define ELB_MSE_CSR_STA_ELAM_BYTE_OFFSET 0xa40
#define ELB_MSE_CSR_STA_ELAM_READ_ACCESS 1
#define ELB_MSE_CSR_STA_ELAM_WRITE_ACCESS 0
/* Register member: elb_mse_csr::sta_elam.sta_elam_0_3                     */
/* Register type referenced: elb_mse_csr::sta_elam::sta_elam_0_3           */
/* Register template referenced: elb_mse_csr::sta_elam::sta_elam_0_3       */
#define ELB_MSE_CSR_STA_ELAM_STA_ELAM_0_3_OFFSET 0x290
#define ELB_MSE_CSR_STA_ELAM_STA_ELAM_0_3_BYTE_OFFSET 0xa40
#define ELB_MSE_CSR_STA_ELAM_STA_ELAM_0_3_READ_ACCESS 1
#define ELB_MSE_CSR_STA_ELAM_STA_ELAM_0_3_WRITE_ACCESS 0
#define ELB_MSE_CSR_STA_ELAM_STA_ELAM_0_3_READ_MASK 0xffffffff
#define ELB_MSE_CSR_STA_ELAM_STA_ELAM_0_3_WRITE_MASK 0x00000000
/* Register member: elb_mse_csr::sta_elam.sta_elam_1_3                     */
/* Register type referenced: elb_mse_csr::sta_elam::sta_elam_1_3           */
/* Register template referenced: elb_mse_csr::sta_elam::sta_elam_1_3       */
#define ELB_MSE_CSR_STA_ELAM_STA_ELAM_1_3_OFFSET 0x291
#define ELB_MSE_CSR_STA_ELAM_STA_ELAM_1_3_BYTE_OFFSET 0xa44
#define ELB_MSE_CSR_STA_ELAM_STA_ELAM_1_3_READ_ACCESS 1
#define ELB_MSE_CSR_STA_ELAM_STA_ELAM_1_3_WRITE_ACCESS 0
#define ELB_MSE_CSR_STA_ELAM_STA_ELAM_1_3_READ_MASK 0xffffffff
#define ELB_MSE_CSR_STA_ELAM_STA_ELAM_1_3_WRITE_MASK 0x00000000
/* Register member: elb_mse_csr::sta_elam.sta_elam_2_3                     */
/* Register type referenced: elb_mse_csr::sta_elam::sta_elam_2_3           */
/* Register template referenced: elb_mse_csr::sta_elam::sta_elam_2_3       */
#define ELB_MSE_CSR_STA_ELAM_STA_ELAM_2_3_OFFSET 0x292
#define ELB_MSE_CSR_STA_ELAM_STA_ELAM_2_3_BYTE_OFFSET 0xa48
#define ELB_MSE_CSR_STA_ELAM_STA_ELAM_2_3_READ_ACCESS 1
#define ELB_MSE_CSR_STA_ELAM_STA_ELAM_2_3_WRITE_ACCESS 0
#define ELB_MSE_CSR_STA_ELAM_STA_ELAM_2_3_RESET_VALUE 0x00000000
#define ELB_MSE_CSR_STA_ELAM_STA_ELAM_2_3_RESET_MASK 0xffe00000
#define ELB_MSE_CSR_STA_ELAM_STA_ELAM_2_3_READ_MASK 0xffffffff
#define ELB_MSE_CSR_STA_ELAM_STA_ELAM_2_3_WRITE_MASK 0x00000000
/* Wide Memory member: elb_mse_csr.dhs_elam_mem                            */
/* Wide Memory type referenced: elb_mse_csr::dhs_elam_mem                  */
/* Wide Memory template referenced: elb_mse_csr::dhs_elam_mem              */
#define ELB_MSE_CSR_DHS_ELAM_MEM_OFFSET 0x2a0
#define ELB_MSE_CSR_DHS_ELAM_MEM_BYTE_OFFSET 0xa80
#define ELB_MSE_CSR_DHS_ELAM_MEM_READ_ACCESS 1
#define ELB_MSE_CSR_DHS_ELAM_MEM_WRITE_ACCESS 1
/* Register member: elb_mse_csr.cfg_elam_mem                               */
/* Register type referenced: elb_mse_csr::cfg_elam_mem                     */
/* Register template referenced: elb_mse_csr::cfg_elam_mem                 */
#define ELB_MSE_CSR_CFG_ELAM_MEM_OFFSET 0x2b0
#define ELB_MSE_CSR_CFG_ELAM_MEM_BYTE_OFFSET 0xac0
#define ELB_MSE_CSR_CFG_ELAM_MEM_READ_ACCESS 1
#define ELB_MSE_CSR_CFG_ELAM_MEM_WRITE_ACCESS 1
#define ELB_MSE_CSR_CFG_ELAM_MEM_RESET_VALUE 0x00000000
#define ELB_MSE_CSR_CFG_ELAM_MEM_RESET_MASK 0xffffffff
#define ELB_MSE_CSR_CFG_ELAM_MEM_READ_MASK 0xffffffff
#define ELB_MSE_CSR_CFG_ELAM_MEM_WRITE_MASK 0x000001ff
/* Register member: elb_mse_csr.sta_bist_elam_mem                          */
/* Register type referenced: elb_mse_csr::sta_bist_elam_mem                */
/* Register template referenced: elb_mse_csr::sta_bist_elam_mem            */
#define ELB_MSE_CSR_STA_BIST_ELAM_MEM_OFFSET 0x2b1
#define ELB_MSE_CSR_STA_BIST_ELAM_MEM_BYTE_OFFSET 0xac4
#define ELB_MSE_CSR_STA_BIST_ELAM_MEM_READ_ACCESS 1
#define ELB_MSE_CSR_STA_BIST_ELAM_MEM_WRITE_ACCESS 0
#define ELB_MSE_CSR_STA_BIST_ELAM_MEM_RESET_VALUE 0x00000000
#define ELB_MSE_CSR_STA_BIST_ELAM_MEM_RESET_MASK 0xfffffffc
#define ELB_MSE_CSR_STA_BIST_ELAM_MEM_READ_MASK 0xffffffff
#define ELB_MSE_CSR_STA_BIST_ELAM_MEM_WRITE_MASK 0x00000000

/* Register type: elb_mse_csr::cfg_elam_general                            */
/* Register template: elb_mse_csr::cfg_elam_general                        */
/* Source filename: elba/design/ms/src/mse.gcsr, line: 125                 */
/* Field member: elb_mse_csr::cfg_elam_general.time_mode                   */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 13 */
#define ELB_MSE_CSR_CFG_ELAM_GENERAL_TIME_MODE_MSB 13
#define ELB_MSE_CSR_CFG_ELAM_GENERAL_TIME_MODE_LSB 12
#define ELB_MSE_CSR_CFG_ELAM_GENERAL_TIME_MODE_WIDTH 2
#define ELB_MSE_CSR_CFG_ELAM_GENERAL_TIME_MODE_READ_ACCESS 1
#define ELB_MSE_CSR_CFG_ELAM_GENERAL_TIME_MODE_WRITE_ACCESS 1
#define ELB_MSE_CSR_CFG_ELAM_GENERAL_TIME_MODE_RESET 0x0
#define ELB_MSE_CSR_CFG_ELAM_GENERAL_TIME_MODE_FIELD_MASK 0x00003000
#define ELB_MSE_CSR_CFG_ELAM_GENERAL_TIME_MODE_GET(x) \
   (((x) & 0x00003000) >> 12)
#define ELB_MSE_CSR_CFG_ELAM_GENERAL_TIME_MODE_SET(x) \
   (((x) << 12) & 0x00003000)
#define ELB_MSE_CSR_CFG_ELAM_GENERAL_TIME_MODE_MODIFY(r, x) \
   ((((x) << 12) & 0x00003000) | ((r) & 0xffffcfff))
/* Field member: elb_mse_csr::cfg_elam_general.breakout_enable             */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 13 */
#define ELB_MSE_CSR_CFG_ELAM_GENERAL_BREAKOUT_ENABLE_MSB 11
#define ELB_MSE_CSR_CFG_ELAM_GENERAL_BREAKOUT_ENABLE_LSB 11
#define ELB_MSE_CSR_CFG_ELAM_GENERAL_BREAKOUT_ENABLE_WIDTH 1
#define ELB_MSE_CSR_CFG_ELAM_GENERAL_BREAKOUT_ENABLE_READ_ACCESS 1
#define ELB_MSE_CSR_CFG_ELAM_GENERAL_BREAKOUT_ENABLE_WRITE_ACCESS 1
#define ELB_MSE_CSR_CFG_ELAM_GENERAL_BREAKOUT_ENABLE_RESET 0x0
#define ELB_MSE_CSR_CFG_ELAM_GENERAL_BREAKOUT_ENABLE_FIELD_MASK 0x00000800
#define ELB_MSE_CSR_CFG_ELAM_GENERAL_BREAKOUT_ENABLE_GET(x) \
   (((x) & 0x00000800) >> 11)
#define ELB_MSE_CSR_CFG_ELAM_GENERAL_BREAKOUT_ENABLE_SET(x) \
   (((x) << 11) & 0x00000800)
#define ELB_MSE_CSR_CFG_ELAM_GENERAL_BREAKOUT_ENABLE_MODIFY(r, x) \
   ((((x) << 11) & 0x00000800) | ((r) & 0xfffff7ff))
/* Field member: elb_mse_csr::cfg_elam_general.num_post_sample             */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 13 */
#define ELB_MSE_CSR_CFG_ELAM_GENERAL_NUM_POST_SAMPLE_MSB 10
#define ELB_MSE_CSR_CFG_ELAM_GENERAL_NUM_POST_SAMPLE_LSB 3
#define ELB_MSE_CSR_CFG_ELAM_GENERAL_NUM_POST_SAMPLE_WIDTH 8
#define ELB_MSE_CSR_CFG_ELAM_GENERAL_NUM_POST_SAMPLE_READ_ACCESS 1
#define ELB_MSE_CSR_CFG_ELAM_GENERAL_NUM_POST_SAMPLE_WRITE_ACCESS 1
#define ELB_MSE_CSR_CFG_ELAM_GENERAL_NUM_POST_SAMPLE_RESET 0x00
#define ELB_MSE_CSR_CFG_ELAM_GENERAL_NUM_POST_SAMPLE_FIELD_MASK 0x000007f8
#define ELB_MSE_CSR_CFG_ELAM_GENERAL_NUM_POST_SAMPLE_GET(x) \
   (((x) & 0x000007f8) >> 3)
#define ELB_MSE_CSR_CFG_ELAM_GENERAL_NUM_POST_SAMPLE_SET(x) \
   (((x) << 3) & 0x000007f8)
#define ELB_MSE_CSR_CFG_ELAM_GENERAL_NUM_POST_SAMPLE_MODIFY(r, x) \
   ((((x) << 3) & 0x000007f8) | ((r) & 0xfffff807))
/* Field member: elb_mse_csr::cfg_elam_general.stop_sample                 */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 13 */
#define ELB_MSE_CSR_CFG_ELAM_GENERAL_STOP_SAMPLE_MSB 2
#define ELB_MSE_CSR_CFG_ELAM_GENERAL_STOP_SAMPLE_LSB 2
#define ELB_MSE_CSR_CFG_ELAM_GENERAL_STOP_SAMPLE_WIDTH 1
#define ELB_MSE_CSR_CFG_ELAM_GENERAL_STOP_SAMPLE_READ_ACCESS 1
#define ELB_MSE_CSR_CFG_ELAM_GENERAL_STOP_SAMPLE_WRITE_ACCESS 1
#define ELB_MSE_CSR_CFG_ELAM_GENERAL_STOP_SAMPLE_RESET 0x0
#define ELB_MSE_CSR_CFG_ELAM_GENERAL_STOP_SAMPLE_FIELD_MASK 0x00000004
#define ELB_MSE_CSR_CFG_ELAM_GENERAL_STOP_SAMPLE_GET(x) \
   (((x) & 0x00000004) >> 2)
#define ELB_MSE_CSR_CFG_ELAM_GENERAL_STOP_SAMPLE_SET(x) \
   (((x) << 2) & 0x00000004)
#define ELB_MSE_CSR_CFG_ELAM_GENERAL_STOP_SAMPLE_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: elb_mse_csr::cfg_elam_general.arm                         */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 13 */
#define ELB_MSE_CSR_CFG_ELAM_GENERAL_ARM_MSB 1
#define ELB_MSE_CSR_CFG_ELAM_GENERAL_ARM_LSB 1
#define ELB_MSE_CSR_CFG_ELAM_GENERAL_ARM_WIDTH 1
#define ELB_MSE_CSR_CFG_ELAM_GENERAL_ARM_READ_ACCESS 1
#define ELB_MSE_CSR_CFG_ELAM_GENERAL_ARM_WRITE_ACCESS 1
#define ELB_MSE_CSR_CFG_ELAM_GENERAL_ARM_RESET 0x0
#define ELB_MSE_CSR_CFG_ELAM_GENERAL_ARM_FIELD_MASK 0x00000002
#define ELB_MSE_CSR_CFG_ELAM_GENERAL_ARM_GET(x) (((x) & 0x00000002) >> 1)
#define ELB_MSE_CSR_CFG_ELAM_GENERAL_ARM_SET(x) (((x) << 1) & 0x00000002)
#define ELB_MSE_CSR_CFG_ELAM_GENERAL_ARM_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: elb_mse_csr::cfg_elam_general.rst                         */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 13 */
#define ELB_MSE_CSR_CFG_ELAM_GENERAL_RST_MSB 0
#define ELB_MSE_CSR_CFG_ELAM_GENERAL_RST_LSB 0
#define ELB_MSE_CSR_CFG_ELAM_GENERAL_RST_WIDTH 1
#define ELB_MSE_CSR_CFG_ELAM_GENERAL_RST_READ_ACCESS 1
#define ELB_MSE_CSR_CFG_ELAM_GENERAL_RST_WRITE_ACCESS 1
#define ELB_MSE_CSR_CFG_ELAM_GENERAL_RST_RESET 0x0
#define ELB_MSE_CSR_CFG_ELAM_GENERAL_RST_FIELD_MASK 0x00000001
#define ELB_MSE_CSR_CFG_ELAM_GENERAL_RST_GET(x) ((x) & 0x00000001)
#define ELB_MSE_CSR_CFG_ELAM_GENERAL_RST_SET(x) ((x) & 0x00000001)
#define ELB_MSE_CSR_CFG_ELAM_GENERAL_RST_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Wide Memory type: elb_mse_csr::dhs_elam_m                               */
/* Wide Memory template: elb_mse_csr::dhs_elam_m                           */
/* Source filename: elba/design/ms/src/mse.gcsr, line: 136                 */
#define ELB_MSE_CSR_DHS_ELAM_M_SIZE 0x100
#define ELB_MSE_CSR_DHS_ELAM_M_BYTE_SIZE 0x400
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRIES 0x5
#define ELB_MSE_CSR_DHS_ELAM_M_MSB 512
#define ELB_MSE_CSR_DHS_ELAM_M_LSB 0
#define ELB_MSE_CSR_DHS_ELAM_M_WIDTH 513
/* Wide Register member: elb_mse_csr::dhs_elam_m.entry                     */
/* Wide Register type referenced: elb_mse_csr::dhs_elam_m::entry           */
/* Wide Register template referenced: elb_mse_csr::dhs_elam_m::entry       */
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_OFFSET 0x0
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_BYTE_OFFSET 0x0
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_READ_ACCESS 1
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_WRITE_ACCESS 1
/* Register member: elb_mse_csr::dhs_elam_m::entry.entry_0_32              */
/* Register type referenced: elb_mse_csr::dhs_elam_m::entry::entry_0_32    */
/* Register template referenced: elb_mse_csr::dhs_elam_m::entry::entry_0_32 */
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_0_32_OFFSET 0x0
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_0_32_BYTE_OFFSET 0x0
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_0_32_READ_ACCESS 1
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_0_32_WRITE_ACCESS 1
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_0_32_READ_MASK 0xffffffff
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_0_32_WRITE_MASK 0xffffffff
/* Register member: elb_mse_csr::dhs_elam_m::entry.entry_1_32              */
/* Register type referenced: elb_mse_csr::dhs_elam_m::entry::entry_1_32    */
/* Register template referenced: elb_mse_csr::dhs_elam_m::entry::entry_1_32 */
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_1_32_OFFSET 0x1
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_1_32_BYTE_OFFSET 0x4
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_1_32_READ_ACCESS 1
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_1_32_WRITE_ACCESS 1
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_1_32_READ_MASK 0xffffffff
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_1_32_WRITE_MASK 0xffffffff
/* Register member: elb_mse_csr::dhs_elam_m::entry.entry_2_32              */
/* Register type referenced: elb_mse_csr::dhs_elam_m::entry::entry_2_32    */
/* Register template referenced: elb_mse_csr::dhs_elam_m::entry::entry_2_32 */
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_2_32_OFFSET 0x2
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_2_32_BYTE_OFFSET 0x8
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_2_32_READ_ACCESS 1
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_2_32_WRITE_ACCESS 1
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_2_32_READ_MASK 0xffffffff
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_2_32_WRITE_MASK 0xffffffff
/* Register member: elb_mse_csr::dhs_elam_m::entry.entry_3_32              */
/* Register type referenced: elb_mse_csr::dhs_elam_m::entry::entry_3_32    */
/* Register template referenced: elb_mse_csr::dhs_elam_m::entry::entry_3_32 */
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_3_32_OFFSET 0x3
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_3_32_BYTE_OFFSET 0xc
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_3_32_READ_ACCESS 1
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_3_32_WRITE_ACCESS 1
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_3_32_READ_MASK 0xffffffff
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_3_32_WRITE_MASK 0xffffffff
/* Register member: elb_mse_csr::dhs_elam_m::entry.entry_4_32              */
/* Register type referenced: elb_mse_csr::dhs_elam_m::entry::entry_4_32    */
/* Register template referenced: elb_mse_csr::dhs_elam_m::entry::entry_4_32 */
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_4_32_OFFSET 0x4
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_4_32_BYTE_OFFSET 0x10
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_4_32_READ_ACCESS 1
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_4_32_WRITE_ACCESS 1
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_4_32_READ_MASK 0xffffffff
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_4_32_WRITE_MASK 0xffffffff
/* Register member: elb_mse_csr::dhs_elam_m::entry.entry_5_32              */
/* Register type referenced: elb_mse_csr::dhs_elam_m::entry::entry_5_32    */
/* Register template referenced: elb_mse_csr::dhs_elam_m::entry::entry_5_32 */
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_5_32_OFFSET 0x5
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_5_32_BYTE_OFFSET 0x14
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_5_32_READ_ACCESS 1
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_5_32_WRITE_ACCESS 1
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_5_32_READ_MASK 0xffffffff
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_5_32_WRITE_MASK 0xffffffff
/* Register member: elb_mse_csr::dhs_elam_m::entry.entry_6_32              */
/* Register type referenced: elb_mse_csr::dhs_elam_m::entry::entry_6_32    */
/* Register template referenced: elb_mse_csr::dhs_elam_m::entry::entry_6_32 */
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_6_32_OFFSET 0x6
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_6_32_BYTE_OFFSET 0x18
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_6_32_READ_ACCESS 1
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_6_32_WRITE_ACCESS 1
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_6_32_READ_MASK 0xffffffff
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_6_32_WRITE_MASK 0xffffffff
/* Register member: elb_mse_csr::dhs_elam_m::entry.entry_7_32              */
/* Register type referenced: elb_mse_csr::dhs_elam_m::entry::entry_7_32    */
/* Register template referenced: elb_mse_csr::dhs_elam_m::entry::entry_7_32 */
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_7_32_OFFSET 0x7
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_7_32_BYTE_OFFSET 0x1c
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_7_32_READ_ACCESS 1
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_7_32_WRITE_ACCESS 1
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_7_32_READ_MASK 0xffffffff
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_7_32_WRITE_MASK 0xffffffff
/* Register member: elb_mse_csr::dhs_elam_m::entry.entry_8_32              */
/* Register type referenced: elb_mse_csr::dhs_elam_m::entry::entry_8_32    */
/* Register template referenced: elb_mse_csr::dhs_elam_m::entry::entry_8_32 */
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_8_32_OFFSET 0x8
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_8_32_BYTE_OFFSET 0x20
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_8_32_READ_ACCESS 1
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_8_32_WRITE_ACCESS 1
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_8_32_READ_MASK 0xffffffff
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_8_32_WRITE_MASK 0xffffffff
/* Register member: elb_mse_csr::dhs_elam_m::entry.entry_9_32              */
/* Register type referenced: elb_mse_csr::dhs_elam_m::entry::entry_9_32    */
/* Register template referenced: elb_mse_csr::dhs_elam_m::entry::entry_9_32 */
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_9_32_OFFSET 0x9
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_9_32_BYTE_OFFSET 0x24
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_9_32_READ_ACCESS 1
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_9_32_WRITE_ACCESS 1
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_9_32_READ_MASK 0xffffffff
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_9_32_WRITE_MASK 0xffffffff
/* Register member: elb_mse_csr::dhs_elam_m::entry.entry_10_32             */
/* Register type referenced: elb_mse_csr::dhs_elam_m::entry::entry_10_32   */
/* Register template referenced: elb_mse_csr::dhs_elam_m::entry::entry_10_32 */
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_10_32_OFFSET 0xa
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_10_32_BYTE_OFFSET 0x28
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_10_32_READ_ACCESS 1
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_10_32_WRITE_ACCESS 1
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_10_32_READ_MASK 0xffffffff
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_10_32_WRITE_MASK 0xffffffff
/* Register member: elb_mse_csr::dhs_elam_m::entry.entry_11_32             */
/* Register type referenced: elb_mse_csr::dhs_elam_m::entry::entry_11_32   */
/* Register template referenced: elb_mse_csr::dhs_elam_m::entry::entry_11_32 */
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_11_32_OFFSET 0xb
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_11_32_BYTE_OFFSET 0x2c
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_11_32_READ_ACCESS 1
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_11_32_WRITE_ACCESS 1
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_11_32_READ_MASK 0xffffffff
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_11_32_WRITE_MASK 0xffffffff
/* Register member: elb_mse_csr::dhs_elam_m::entry.entry_12_32             */
/* Register type referenced: elb_mse_csr::dhs_elam_m::entry::entry_12_32   */
/* Register template referenced: elb_mse_csr::dhs_elam_m::entry::entry_12_32 */
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_12_32_OFFSET 0xc
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_12_32_BYTE_OFFSET 0x30
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_12_32_READ_ACCESS 1
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_12_32_WRITE_ACCESS 1
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_12_32_READ_MASK 0xffffffff
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_12_32_WRITE_MASK 0xffffffff
/* Register member: elb_mse_csr::dhs_elam_m::entry.entry_13_32             */
/* Register type referenced: elb_mse_csr::dhs_elam_m::entry::entry_13_32   */
/* Register template referenced: elb_mse_csr::dhs_elam_m::entry::entry_13_32 */
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_13_32_OFFSET 0xd
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_13_32_BYTE_OFFSET 0x34
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_13_32_READ_ACCESS 1
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_13_32_WRITE_ACCESS 1
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_13_32_READ_MASK 0xffffffff
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_13_32_WRITE_MASK 0xffffffff
/* Register member: elb_mse_csr::dhs_elam_m::entry.entry_14_32             */
/* Register type referenced: elb_mse_csr::dhs_elam_m::entry::entry_14_32   */
/* Register template referenced: elb_mse_csr::dhs_elam_m::entry::entry_14_32 */
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_14_32_OFFSET 0xe
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_14_32_BYTE_OFFSET 0x38
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_14_32_READ_ACCESS 1
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_14_32_WRITE_ACCESS 1
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_14_32_READ_MASK 0xffffffff
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_14_32_WRITE_MASK 0xffffffff
/* Register member: elb_mse_csr::dhs_elam_m::entry.entry_15_32             */
/* Register type referenced: elb_mse_csr::dhs_elam_m::entry::entry_15_32   */
/* Register template referenced: elb_mse_csr::dhs_elam_m::entry::entry_15_32 */
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_15_32_OFFSET 0xf
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_15_32_BYTE_OFFSET 0x3c
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_15_32_READ_ACCESS 1
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_15_32_WRITE_ACCESS 1
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_15_32_READ_MASK 0xffffffff
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_15_32_WRITE_MASK 0xffffffff
/* Register member: elb_mse_csr::dhs_elam_m::entry.entry_16_32             */
/* Register type referenced: elb_mse_csr::dhs_elam_m::entry::entry_16_32   */
/* Register template referenced: elb_mse_csr::dhs_elam_m::entry::entry_16_32 */
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_16_32_OFFSET 0x10
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_16_32_BYTE_OFFSET 0x40
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_16_32_READ_ACCESS 1
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_16_32_WRITE_ACCESS 1
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_16_32_RESET_VALUE 0x00000000
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_16_32_RESET_MASK 0xfffffffe
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_16_32_READ_MASK 0xffffffff
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_16_32_WRITE_MASK 0x00000001
/* Register member: elb_mse_csr::dhs_elam_m::entry.entry_17_32             */
/* Register type referenced: elb_mse_csr::dhs_elam_m::entry::entry_17_32   */
/* Register template referenced: elb_mse_csr::dhs_elam_m::entry::entry_17_32 */
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_17_32_OFFSET 0x11
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_17_32_BYTE_OFFSET 0x44
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_17_32_READ_ACCESS 1
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_17_32_WRITE_ACCESS 1
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_17_32_RESET_VALUE 0x00000000
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_17_32_RESET_MASK 0xffffffff
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_17_32_READ_MASK 0xffffffff
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_17_32_WRITE_MASK 0x00000000
/* Register member: elb_mse_csr::dhs_elam_m::entry.entry_18_32             */
/* Register type referenced: elb_mse_csr::dhs_elam_m::entry::entry_18_32   */
/* Register template referenced: elb_mse_csr::dhs_elam_m::entry::entry_18_32 */
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_18_32_OFFSET 0x12
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_18_32_BYTE_OFFSET 0x48
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_18_32_READ_ACCESS 1
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_18_32_WRITE_ACCESS 1
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_18_32_RESET_VALUE 0x00000000
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_18_32_RESET_MASK 0xffffffff
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_18_32_READ_MASK 0xffffffff
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_18_32_WRITE_MASK 0x00000000
/* Register member: elb_mse_csr::dhs_elam_m::entry.entry_19_32             */
/* Register type referenced: elb_mse_csr::dhs_elam_m::entry::entry_19_32   */
/* Register template referenced: elb_mse_csr::dhs_elam_m::entry::entry_19_32 */
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_19_32_OFFSET 0x13
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_19_32_BYTE_OFFSET 0x4c
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_19_32_READ_ACCESS 1
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_19_32_WRITE_ACCESS 1
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_19_32_RESET_VALUE 0x00000000
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_19_32_RESET_MASK 0xffffffff
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_19_32_READ_MASK 0xffffffff
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_19_32_WRITE_MASK 0x00000000
/* Register member: elb_mse_csr::dhs_elam_m::entry.entry_20_32             */
/* Register type referenced: elb_mse_csr::dhs_elam_m::entry::entry_20_32   */
/* Register template referenced: elb_mse_csr::dhs_elam_m::entry::entry_20_32 */
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_20_32_OFFSET 0x14
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_20_32_BYTE_OFFSET 0x50
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_20_32_READ_ACCESS 1
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_20_32_WRITE_ACCESS 1
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_20_32_RESET_VALUE 0x00000000
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_20_32_RESET_MASK 0xffffffff
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_20_32_READ_MASK 0xffffffff
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_20_32_WRITE_MASK 0x00000000
/* Register member: elb_mse_csr::dhs_elam_m::entry.entry_21_32             */
/* Register type referenced: elb_mse_csr::dhs_elam_m::entry::entry_21_32   */
/* Register template referenced: elb_mse_csr::dhs_elam_m::entry::entry_21_32 */
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_21_32_OFFSET 0x15
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_21_32_BYTE_OFFSET 0x54
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_21_32_READ_ACCESS 1
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_21_32_WRITE_ACCESS 1
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_21_32_RESET_VALUE 0x00000000
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_21_32_RESET_MASK 0xffffffff
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_21_32_READ_MASK 0xffffffff
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_21_32_WRITE_MASK 0x00000000
/* Register member: elb_mse_csr::dhs_elam_m::entry.entry_22_32             */
/* Register type referenced: elb_mse_csr::dhs_elam_m::entry::entry_22_32   */
/* Register template referenced: elb_mse_csr::dhs_elam_m::entry::entry_22_32 */
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_22_32_OFFSET 0x16
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_22_32_BYTE_OFFSET 0x58
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_22_32_READ_ACCESS 1
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_22_32_WRITE_ACCESS 1
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_22_32_RESET_VALUE 0x00000000
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_22_32_RESET_MASK 0xffffffff
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_22_32_READ_MASK 0xffffffff
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_22_32_WRITE_MASK 0x00000000
/* Register member: elb_mse_csr::dhs_elam_m::entry.entry_23_32             */
/* Register type referenced: elb_mse_csr::dhs_elam_m::entry::entry_23_32   */
/* Register template referenced: elb_mse_csr::dhs_elam_m::entry::entry_23_32 */
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_23_32_OFFSET 0x17
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_23_32_BYTE_OFFSET 0x5c
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_23_32_READ_ACCESS 1
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_23_32_WRITE_ACCESS 1
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_23_32_RESET_VALUE 0x00000000
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_23_32_RESET_MASK 0xffffffff
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_23_32_READ_MASK 0xffffffff
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_23_32_WRITE_MASK 0x00000000
/* Register member: elb_mse_csr::dhs_elam_m::entry.entry_24_32             */
/* Register type referenced: elb_mse_csr::dhs_elam_m::entry::entry_24_32   */
/* Register template referenced: elb_mse_csr::dhs_elam_m::entry::entry_24_32 */
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_24_32_OFFSET 0x18
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_24_32_BYTE_OFFSET 0x60
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_24_32_READ_ACCESS 1
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_24_32_WRITE_ACCESS 1
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_24_32_RESET_VALUE 0x00000000
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_24_32_RESET_MASK 0xffffffff
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_24_32_READ_MASK 0xffffffff
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_24_32_WRITE_MASK 0x00000000
/* Register member: elb_mse_csr::dhs_elam_m::entry.entry_25_32             */
/* Register type referenced: elb_mse_csr::dhs_elam_m::entry::entry_25_32   */
/* Register template referenced: elb_mse_csr::dhs_elam_m::entry::entry_25_32 */
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_25_32_OFFSET 0x19
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_25_32_BYTE_OFFSET 0x64
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_25_32_READ_ACCESS 1
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_25_32_WRITE_ACCESS 1
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_25_32_RESET_VALUE 0x00000000
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_25_32_RESET_MASK 0xffffffff
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_25_32_READ_MASK 0xffffffff
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_25_32_WRITE_MASK 0x00000000
/* Register member: elb_mse_csr::dhs_elam_m::entry.entry_26_32             */
/* Register type referenced: elb_mse_csr::dhs_elam_m::entry::entry_26_32   */
/* Register template referenced: elb_mse_csr::dhs_elam_m::entry::entry_26_32 */
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_26_32_OFFSET 0x1a
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_26_32_BYTE_OFFSET 0x68
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_26_32_READ_ACCESS 1
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_26_32_WRITE_ACCESS 1
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_26_32_RESET_VALUE 0x00000000
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_26_32_RESET_MASK 0xffffffff
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_26_32_READ_MASK 0xffffffff
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_26_32_WRITE_MASK 0x00000000
/* Register member: elb_mse_csr::dhs_elam_m::entry.entry_27_32             */
/* Register type referenced: elb_mse_csr::dhs_elam_m::entry::entry_27_32   */
/* Register template referenced: elb_mse_csr::dhs_elam_m::entry::entry_27_32 */
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_27_32_OFFSET 0x1b
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_27_32_BYTE_OFFSET 0x6c
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_27_32_READ_ACCESS 1
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_27_32_WRITE_ACCESS 1
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_27_32_RESET_VALUE 0x00000000
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_27_32_RESET_MASK 0xffffffff
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_27_32_READ_MASK 0xffffffff
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_27_32_WRITE_MASK 0x00000000
/* Register member: elb_mse_csr::dhs_elam_m::entry.entry_28_32             */
/* Register type referenced: elb_mse_csr::dhs_elam_m::entry::entry_28_32   */
/* Register template referenced: elb_mse_csr::dhs_elam_m::entry::entry_28_32 */
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_28_32_OFFSET 0x1c
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_28_32_BYTE_OFFSET 0x70
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_28_32_READ_ACCESS 1
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_28_32_WRITE_ACCESS 1
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_28_32_RESET_VALUE 0x00000000
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_28_32_RESET_MASK 0xffffffff
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_28_32_READ_MASK 0xffffffff
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_28_32_WRITE_MASK 0x00000000
/* Register member: elb_mse_csr::dhs_elam_m::entry.entry_29_32             */
/* Register type referenced: elb_mse_csr::dhs_elam_m::entry::entry_29_32   */
/* Register template referenced: elb_mse_csr::dhs_elam_m::entry::entry_29_32 */
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_29_32_OFFSET 0x1d
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_29_32_BYTE_OFFSET 0x74
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_29_32_READ_ACCESS 1
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_29_32_WRITE_ACCESS 1
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_29_32_RESET_VALUE 0x00000000
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_29_32_RESET_MASK 0xffffffff
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_29_32_READ_MASK 0xffffffff
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_29_32_WRITE_MASK 0x00000000
/* Register member: elb_mse_csr::dhs_elam_m::entry.entry_30_32             */
/* Register type referenced: elb_mse_csr::dhs_elam_m::entry::entry_30_32   */
/* Register template referenced: elb_mse_csr::dhs_elam_m::entry::entry_30_32 */
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_30_32_OFFSET 0x1e
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_30_32_BYTE_OFFSET 0x78
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_30_32_READ_ACCESS 1
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_30_32_WRITE_ACCESS 1
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_30_32_RESET_VALUE 0x00000000
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_30_32_RESET_MASK 0xffffffff
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_30_32_READ_MASK 0xffffffff
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_30_32_WRITE_MASK 0x00000000
/* Register member: elb_mse_csr::dhs_elam_m::entry.entry_31_32             */
/* Register type referenced: elb_mse_csr::dhs_elam_m::entry::entry_31_32   */
/* Register template referenced: elb_mse_csr::dhs_elam_m::entry::entry_31_32 */
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_31_32_OFFSET 0x1f
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_31_32_BYTE_OFFSET 0x7c
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_31_32_READ_ACCESS 1
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_31_32_WRITE_ACCESS 1
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_31_32_RESET_VALUE 0x00000000
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_31_32_RESET_MASK 0xffffffff
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_31_32_READ_MASK 0xffffffff
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_31_32_WRITE_MASK 0x00000000

/* Wide Register type: elb_mse_csr::dhs_elam_m::entry                      */
/* Wide Register template: elb_mse_csr::dhs_elam_m::entry                  */
/* Source filename: elba/design/ms/src/mse.gcsr, line: 144                 */
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_SIZE 0x1
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_BYTE_SIZE 0x80

/* Register type: elb_mse_csr::dhs_elam_m::entry::entry_0_32               */
/* Register template: elb_mse_csr::dhs_elam_m::entry::entry_0_32           */
/* Source filename: elba/design/ms/src/mse.gcsr, line: 144                 */
/* Field member: elb_mse_csr::dhs_elam_m::entry::entry_0_32.mask_31_0      */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 112 */
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_0_32_MASK_31_0_MSB 31
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_0_32_MASK_31_0_LSB 0
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_0_32_MASK_31_0_WIDTH 32
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_0_32_MASK_31_0_READ_ACCESS 1
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_0_32_MASK_31_0_WRITE_ACCESS 1
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_0_32_MASK_31_0_FIELD_MASK 0xffffffff
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_0_32_MASK_31_0_GET(x) \
   ((x) & 0xffffffff)
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_0_32_MASK_31_0_SET(x) \
   ((x) & 0xffffffff)
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_0_32_MASK_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: elb_mse_csr::dhs_elam_m::entry::entry_1_32               */
/* Register template: elb_mse_csr::dhs_elam_m::entry::entry_1_32           */
/* Source filename: elba/design/ms/src/mse.gcsr, line: 144                 */
/* Field member: elb_mse_csr::dhs_elam_m::entry::entry_1_32.mask_63_32     */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 112 */
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_1_32_MASK_63_32_MSB 31
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_1_32_MASK_63_32_LSB 0
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_1_32_MASK_63_32_WIDTH 32
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_1_32_MASK_63_32_READ_ACCESS 1
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_1_32_MASK_63_32_WRITE_ACCESS 1
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_1_32_MASK_63_32_FIELD_MASK 0xffffffff
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_1_32_MASK_63_32_GET(x) \
   ((x) & 0xffffffff)
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_1_32_MASK_63_32_SET(x) \
   ((x) & 0xffffffff)
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_1_32_MASK_63_32_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: elb_mse_csr::dhs_elam_m::entry::entry_2_32               */
/* Register template: elb_mse_csr::dhs_elam_m::entry::entry_2_32           */
/* Source filename: elba/design/ms/src/mse.gcsr, line: 144                 */
/* Field member: elb_mse_csr::dhs_elam_m::entry::entry_2_32.mask_95_64     */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 112 */
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_2_32_MASK_95_64_MSB 31
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_2_32_MASK_95_64_LSB 0
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_2_32_MASK_95_64_WIDTH 32
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_2_32_MASK_95_64_READ_ACCESS 1
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_2_32_MASK_95_64_WRITE_ACCESS 1
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_2_32_MASK_95_64_FIELD_MASK 0xffffffff
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_2_32_MASK_95_64_GET(x) \
   ((x) & 0xffffffff)
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_2_32_MASK_95_64_SET(x) \
   ((x) & 0xffffffff)
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_2_32_MASK_95_64_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: elb_mse_csr::dhs_elam_m::entry::entry_3_32               */
/* Register template: elb_mse_csr::dhs_elam_m::entry::entry_3_32           */
/* Source filename: elba/design/ms/src/mse.gcsr, line: 144                 */
/* Field member: elb_mse_csr::dhs_elam_m::entry::entry_3_32.mask_127_96    */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 112 */
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_3_32_MASK_127_96_MSB 31
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_3_32_MASK_127_96_LSB 0
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_3_32_MASK_127_96_WIDTH 32
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_3_32_MASK_127_96_READ_ACCESS 1
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_3_32_MASK_127_96_WRITE_ACCESS 1
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_3_32_MASK_127_96_FIELD_MASK 0xffffffff
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_3_32_MASK_127_96_GET(x) \
   ((x) & 0xffffffff)
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_3_32_MASK_127_96_SET(x) \
   ((x) & 0xffffffff)
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_3_32_MASK_127_96_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: elb_mse_csr::dhs_elam_m::entry::entry_4_32               */
/* Register template: elb_mse_csr::dhs_elam_m::entry::entry_4_32           */
/* Source filename: elba/design/ms/src/mse.gcsr, line: 144                 */
/* Field member: elb_mse_csr::dhs_elam_m::entry::entry_4_32.mask_159_128   */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 112 */
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_4_32_MASK_159_128_MSB 31
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_4_32_MASK_159_128_LSB 0
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_4_32_MASK_159_128_WIDTH 32
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_4_32_MASK_159_128_READ_ACCESS 1
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_4_32_MASK_159_128_WRITE_ACCESS 1
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_4_32_MASK_159_128_FIELD_MASK 0xffffffff
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_4_32_MASK_159_128_GET(x) \
   ((x) & 0xffffffff)
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_4_32_MASK_159_128_SET(x) \
   ((x) & 0xffffffff)
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_4_32_MASK_159_128_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: elb_mse_csr::dhs_elam_m::entry::entry_5_32               */
/* Register template: elb_mse_csr::dhs_elam_m::entry::entry_5_32           */
/* Source filename: elba/design/ms/src/mse.gcsr, line: 144                 */
/* Field member: elb_mse_csr::dhs_elam_m::entry::entry_5_32.mask_191_160   */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 112 */
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_5_32_MASK_191_160_MSB 31
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_5_32_MASK_191_160_LSB 0
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_5_32_MASK_191_160_WIDTH 32
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_5_32_MASK_191_160_READ_ACCESS 1
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_5_32_MASK_191_160_WRITE_ACCESS 1
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_5_32_MASK_191_160_FIELD_MASK 0xffffffff
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_5_32_MASK_191_160_GET(x) \
   ((x) & 0xffffffff)
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_5_32_MASK_191_160_SET(x) \
   ((x) & 0xffffffff)
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_5_32_MASK_191_160_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: elb_mse_csr::dhs_elam_m::entry::entry_6_32               */
/* Register template: elb_mse_csr::dhs_elam_m::entry::entry_6_32           */
/* Source filename: elba/design/ms/src/mse.gcsr, line: 144                 */
/* Field member: elb_mse_csr::dhs_elam_m::entry::entry_6_32.mask_223_192   */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 112 */
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_6_32_MASK_223_192_MSB 31
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_6_32_MASK_223_192_LSB 0
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_6_32_MASK_223_192_WIDTH 32
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_6_32_MASK_223_192_READ_ACCESS 1
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_6_32_MASK_223_192_WRITE_ACCESS 1
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_6_32_MASK_223_192_FIELD_MASK 0xffffffff
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_6_32_MASK_223_192_GET(x) \
   ((x) & 0xffffffff)
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_6_32_MASK_223_192_SET(x) \
   ((x) & 0xffffffff)
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_6_32_MASK_223_192_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: elb_mse_csr::dhs_elam_m::entry::entry_7_32               */
/* Register template: elb_mse_csr::dhs_elam_m::entry::entry_7_32           */
/* Source filename: elba/design/ms/src/mse.gcsr, line: 144                 */
/* Field member: elb_mse_csr::dhs_elam_m::entry::entry_7_32.mask_255_224   */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 112 */
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_7_32_MASK_255_224_MSB 31
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_7_32_MASK_255_224_LSB 0
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_7_32_MASK_255_224_WIDTH 32
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_7_32_MASK_255_224_READ_ACCESS 1
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_7_32_MASK_255_224_WRITE_ACCESS 1
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_7_32_MASK_255_224_FIELD_MASK 0xffffffff
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_7_32_MASK_255_224_GET(x) \
   ((x) & 0xffffffff)
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_7_32_MASK_255_224_SET(x) \
   ((x) & 0xffffffff)
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_7_32_MASK_255_224_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: elb_mse_csr::dhs_elam_m::entry::entry_8_32               */
/* Register template: elb_mse_csr::dhs_elam_m::entry::entry_8_32           */
/* Source filename: elba/design/ms/src/mse.gcsr, line: 144                 */
/* Field member: elb_mse_csr::dhs_elam_m::entry::entry_8_32.match_31_0     */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 112 */
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_8_32_MATCH_31_0_MSB 31
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_8_32_MATCH_31_0_LSB 0
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_8_32_MATCH_31_0_WIDTH 32
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_8_32_MATCH_31_0_READ_ACCESS 1
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_8_32_MATCH_31_0_WRITE_ACCESS 1
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_8_32_MATCH_31_0_FIELD_MASK 0xffffffff
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_8_32_MATCH_31_0_GET(x) \
   ((x) & 0xffffffff)
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_8_32_MATCH_31_0_SET(x) \
   ((x) & 0xffffffff)
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_8_32_MATCH_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: elb_mse_csr::dhs_elam_m::entry::entry_9_32               */
/* Register template: elb_mse_csr::dhs_elam_m::entry::entry_9_32           */
/* Source filename: elba/design/ms/src/mse.gcsr, line: 144                 */
/* Field member: elb_mse_csr::dhs_elam_m::entry::entry_9_32.match_63_32    */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 112 */
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_9_32_MATCH_63_32_MSB 31
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_9_32_MATCH_63_32_LSB 0
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_9_32_MATCH_63_32_WIDTH 32
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_9_32_MATCH_63_32_READ_ACCESS 1
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_9_32_MATCH_63_32_WRITE_ACCESS 1
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_9_32_MATCH_63_32_FIELD_MASK 0xffffffff
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_9_32_MATCH_63_32_GET(x) \
   ((x) & 0xffffffff)
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_9_32_MATCH_63_32_SET(x) \
   ((x) & 0xffffffff)
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_9_32_MATCH_63_32_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: elb_mse_csr::dhs_elam_m::entry::entry_10_32              */
/* Register template: elb_mse_csr::dhs_elam_m::entry::entry_10_32          */
/* Source filename: elba/design/ms/src/mse.gcsr, line: 144                 */
/* Field member: elb_mse_csr::dhs_elam_m::entry::entry_10_32.match_95_64   */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 112 */
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_10_32_MATCH_95_64_MSB 31
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_10_32_MATCH_95_64_LSB 0
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_10_32_MATCH_95_64_WIDTH 32
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_10_32_MATCH_95_64_READ_ACCESS 1
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_10_32_MATCH_95_64_WRITE_ACCESS 1
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_10_32_MATCH_95_64_FIELD_MASK 0xffffffff
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_10_32_MATCH_95_64_GET(x) \
   ((x) & 0xffffffff)
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_10_32_MATCH_95_64_SET(x) \
   ((x) & 0xffffffff)
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_10_32_MATCH_95_64_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: elb_mse_csr::dhs_elam_m::entry::entry_11_32              */
/* Register template: elb_mse_csr::dhs_elam_m::entry::entry_11_32          */
/* Source filename: elba/design/ms/src/mse.gcsr, line: 144                 */
/* Field member: elb_mse_csr::dhs_elam_m::entry::entry_11_32.match_127_96  */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 112 */
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_11_32_MATCH_127_96_MSB 31
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_11_32_MATCH_127_96_LSB 0
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_11_32_MATCH_127_96_WIDTH 32
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_11_32_MATCH_127_96_READ_ACCESS 1
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_11_32_MATCH_127_96_WRITE_ACCESS 1
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_11_32_MATCH_127_96_FIELD_MASK 0xffffffff
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_11_32_MATCH_127_96_GET(x) \
   ((x) & 0xffffffff)
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_11_32_MATCH_127_96_SET(x) \
   ((x) & 0xffffffff)
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_11_32_MATCH_127_96_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: elb_mse_csr::dhs_elam_m::entry::entry_12_32              */
/* Register template: elb_mse_csr::dhs_elam_m::entry::entry_12_32          */
/* Source filename: elba/design/ms/src/mse.gcsr, line: 144                 */
/* Field member: elb_mse_csr::dhs_elam_m::entry::entry_12_32.match_159_128 */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 112 */
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_12_32_MATCH_159_128_MSB 31
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_12_32_MATCH_159_128_LSB 0
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_12_32_MATCH_159_128_WIDTH 32
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_12_32_MATCH_159_128_READ_ACCESS 1
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_12_32_MATCH_159_128_WRITE_ACCESS 1
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_12_32_MATCH_159_128_FIELD_MASK 0xffffffff
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_12_32_MATCH_159_128_GET(x) \
   ((x) & 0xffffffff)
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_12_32_MATCH_159_128_SET(x) \
   ((x) & 0xffffffff)
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_12_32_MATCH_159_128_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: elb_mse_csr::dhs_elam_m::entry::entry_13_32              */
/* Register template: elb_mse_csr::dhs_elam_m::entry::entry_13_32          */
/* Source filename: elba/design/ms/src/mse.gcsr, line: 144                 */
/* Field member: elb_mse_csr::dhs_elam_m::entry::entry_13_32.match_191_160 */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 112 */
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_13_32_MATCH_191_160_MSB 31
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_13_32_MATCH_191_160_LSB 0
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_13_32_MATCH_191_160_WIDTH 32
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_13_32_MATCH_191_160_READ_ACCESS 1
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_13_32_MATCH_191_160_WRITE_ACCESS 1
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_13_32_MATCH_191_160_FIELD_MASK 0xffffffff
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_13_32_MATCH_191_160_GET(x) \
   ((x) & 0xffffffff)
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_13_32_MATCH_191_160_SET(x) \
   ((x) & 0xffffffff)
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_13_32_MATCH_191_160_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: elb_mse_csr::dhs_elam_m::entry::entry_14_32              */
/* Register template: elb_mse_csr::dhs_elam_m::entry::entry_14_32          */
/* Source filename: elba/design/ms/src/mse.gcsr, line: 144                 */
/* Field member: elb_mse_csr::dhs_elam_m::entry::entry_14_32.match_223_192 */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 112 */
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_14_32_MATCH_223_192_MSB 31
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_14_32_MATCH_223_192_LSB 0
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_14_32_MATCH_223_192_WIDTH 32
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_14_32_MATCH_223_192_READ_ACCESS 1
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_14_32_MATCH_223_192_WRITE_ACCESS 1
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_14_32_MATCH_223_192_FIELD_MASK 0xffffffff
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_14_32_MATCH_223_192_GET(x) \
   ((x) & 0xffffffff)
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_14_32_MATCH_223_192_SET(x) \
   ((x) & 0xffffffff)
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_14_32_MATCH_223_192_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: elb_mse_csr::dhs_elam_m::entry::entry_15_32              */
/* Register template: elb_mse_csr::dhs_elam_m::entry::entry_15_32          */
/* Source filename: elba/design/ms/src/mse.gcsr, line: 144                 */
/* Field member: elb_mse_csr::dhs_elam_m::entry::entry_15_32.match_255_224 */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 112 */
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_15_32_MATCH_255_224_MSB 31
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_15_32_MATCH_255_224_LSB 0
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_15_32_MATCH_255_224_WIDTH 32
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_15_32_MATCH_255_224_READ_ACCESS 1
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_15_32_MATCH_255_224_WRITE_ACCESS 1
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_15_32_MATCH_255_224_FIELD_MASK 0xffffffff
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_15_32_MATCH_255_224_GET(x) \
   ((x) & 0xffffffff)
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_15_32_MATCH_255_224_SET(x) \
   ((x) & 0xffffffff)
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_15_32_MATCH_255_224_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: elb_mse_csr::dhs_elam_m::entry::entry_16_32              */
/* Register template: elb_mse_csr::dhs_elam_m::entry::entry_16_32          */
/* Source filename: elba/design/ms/src/mse.gcsr, line: 144                 */
/* Field member: elb_mse_csr::dhs_elam_m::entry::entry_16_32.op            */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 112 */
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_16_32_OP_MSB 0
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_16_32_OP_LSB 0
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_16_32_OP_WIDTH 1
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_16_32_OP_READ_ACCESS 1
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_16_32_OP_WRITE_ACCESS 1
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_16_32_OP_FIELD_MASK 0x00000001
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_16_32_OP_GET(x) ((x) & 0x00000001)
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_16_32_OP_SET(x) ((x) & 0x00000001)
#define ELB_MSE_CSR_DHS_ELAM_M_ENTRY_ENTRY_16_32_OP_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: elb_mse_csr::dhs_elam_m::entry::entry_17_32              */
/* Register template: elb_mse_csr::dhs_elam_m::entry::entry_17_32          */
/* Source filename: elba/design/ms/src/mse.gcsr, line: 144                 */

/* Register type: elb_mse_csr::dhs_elam_m::entry::entry_18_32              */
/* Register template: elb_mse_csr::dhs_elam_m::entry::entry_18_32          */
/* Source filename: elba/design/ms/src/mse.gcsr, line: 144                 */

/* Register type: elb_mse_csr::dhs_elam_m::entry::entry_19_32              */
/* Register template: elb_mse_csr::dhs_elam_m::entry::entry_19_32          */
/* Source filename: elba/design/ms/src/mse.gcsr, line: 144                 */

/* Register type: elb_mse_csr::dhs_elam_m::entry::entry_20_32              */
/* Register template: elb_mse_csr::dhs_elam_m::entry::entry_20_32          */
/* Source filename: elba/design/ms/src/mse.gcsr, line: 144                 */

/* Register type: elb_mse_csr::dhs_elam_m::entry::entry_21_32              */
/* Register template: elb_mse_csr::dhs_elam_m::entry::entry_21_32          */
/* Source filename: elba/design/ms/src/mse.gcsr, line: 144                 */

/* Register type: elb_mse_csr::dhs_elam_m::entry::entry_22_32              */
/* Register template: elb_mse_csr::dhs_elam_m::entry::entry_22_32          */
/* Source filename: elba/design/ms/src/mse.gcsr, line: 144                 */

/* Register type: elb_mse_csr::dhs_elam_m::entry::entry_23_32              */
/* Register template: elb_mse_csr::dhs_elam_m::entry::entry_23_32          */
/* Source filename: elba/design/ms/src/mse.gcsr, line: 144                 */

/* Register type: elb_mse_csr::dhs_elam_m::entry::entry_24_32              */
/* Register template: elb_mse_csr::dhs_elam_m::entry::entry_24_32          */
/* Source filename: elba/design/ms/src/mse.gcsr, line: 144                 */

/* Register type: elb_mse_csr::dhs_elam_m::entry::entry_25_32              */
/* Register template: elb_mse_csr::dhs_elam_m::entry::entry_25_32          */
/* Source filename: elba/design/ms/src/mse.gcsr, line: 144                 */

/* Register type: elb_mse_csr::dhs_elam_m::entry::entry_26_32              */
/* Register template: elb_mse_csr::dhs_elam_m::entry::entry_26_32          */
/* Source filename: elba/design/ms/src/mse.gcsr, line: 144                 */

/* Register type: elb_mse_csr::dhs_elam_m::entry::entry_27_32              */
/* Register template: elb_mse_csr::dhs_elam_m::entry::entry_27_32          */
/* Source filename: elba/design/ms/src/mse.gcsr, line: 144                 */

/* Register type: elb_mse_csr::dhs_elam_m::entry::entry_28_32              */
/* Register template: elb_mse_csr::dhs_elam_m::entry::entry_28_32          */
/* Source filename: elba/design/ms/src/mse.gcsr, line: 144                 */

/* Register type: elb_mse_csr::dhs_elam_m::entry::entry_29_32              */
/* Register template: elb_mse_csr::dhs_elam_m::entry::entry_29_32          */
/* Source filename: elba/design/ms/src/mse.gcsr, line: 144                 */

/* Register type: elb_mse_csr::dhs_elam_m::entry::entry_30_32              */
/* Register template: elb_mse_csr::dhs_elam_m::entry::entry_30_32          */
/* Source filename: elba/design/ms/src/mse.gcsr, line: 144                 */

/* Register type: elb_mse_csr::dhs_elam_m::entry::entry_31_32              */
/* Register template: elb_mse_csr::dhs_elam_m::entry::entry_31_32          */
/* Source filename: elba/design/ms/src/mse.gcsr, line: 144                 */

/* Register type: elb_mse_csr::cfg_elam_breakout                           */
/* Register template: elb_mse_csr::cfg_elam_breakout                       */
/* Source filename: elba/design/ms/src/mse.gcsr, line: 151                 */
/* Field member: elb_mse_csr::cfg_elam_breakout.op                         */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 13 */
#define ELB_MSE_CSR_CFG_ELAM_BREAKOUT_OP_MSB 11
#define ELB_MSE_CSR_CFG_ELAM_BREAKOUT_OP_LSB 8
#define ELB_MSE_CSR_CFG_ELAM_BREAKOUT_OP_WIDTH 4
#define ELB_MSE_CSR_CFG_ELAM_BREAKOUT_OP_READ_ACCESS 1
#define ELB_MSE_CSR_CFG_ELAM_BREAKOUT_OP_WRITE_ACCESS 1
#define ELB_MSE_CSR_CFG_ELAM_BREAKOUT_OP_RESET 0x0
#define ELB_MSE_CSR_CFG_ELAM_BREAKOUT_OP_FIELD_MASK 0x00000f00
#define ELB_MSE_CSR_CFG_ELAM_BREAKOUT_OP_GET(x) (((x) & 0x00000f00) >> 8)
#define ELB_MSE_CSR_CFG_ELAM_BREAKOUT_OP_SET(x) (((x) << 8) & 0x00000f00)
#define ELB_MSE_CSR_CFG_ELAM_BREAKOUT_OP_MODIFY(r, x) \
   ((((x) << 8) & 0x00000f00) | ((r) & 0xfffff0ff))
/* Field member: elb_mse_csr::cfg_elam_breakout.sel3                       */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 13 */
#define ELB_MSE_CSR_CFG_ELAM_BREAKOUT_SEL3_MSB 7
#define ELB_MSE_CSR_CFG_ELAM_BREAKOUT_SEL3_LSB 6
#define ELB_MSE_CSR_CFG_ELAM_BREAKOUT_SEL3_WIDTH 2
#define ELB_MSE_CSR_CFG_ELAM_BREAKOUT_SEL3_READ_ACCESS 1
#define ELB_MSE_CSR_CFG_ELAM_BREAKOUT_SEL3_WRITE_ACCESS 1
#define ELB_MSE_CSR_CFG_ELAM_BREAKOUT_SEL3_RESET 0x0
#define ELB_MSE_CSR_CFG_ELAM_BREAKOUT_SEL3_FIELD_MASK 0x000000c0
#define ELB_MSE_CSR_CFG_ELAM_BREAKOUT_SEL3_GET(x) (((x) & 0x000000c0) >> 6)
#define ELB_MSE_CSR_CFG_ELAM_BREAKOUT_SEL3_SET(x) (((x) << 6) & 0x000000c0)
#define ELB_MSE_CSR_CFG_ELAM_BREAKOUT_SEL3_MODIFY(r, x) \
   ((((x) << 6) & 0x000000c0) | ((r) & 0xffffff3f))
/* Field member: elb_mse_csr::cfg_elam_breakout.sel2                       */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 13 */
#define ELB_MSE_CSR_CFG_ELAM_BREAKOUT_SEL2_MSB 5
#define ELB_MSE_CSR_CFG_ELAM_BREAKOUT_SEL2_LSB 4
#define ELB_MSE_CSR_CFG_ELAM_BREAKOUT_SEL2_WIDTH 2
#define ELB_MSE_CSR_CFG_ELAM_BREAKOUT_SEL2_READ_ACCESS 1
#define ELB_MSE_CSR_CFG_ELAM_BREAKOUT_SEL2_WRITE_ACCESS 1
#define ELB_MSE_CSR_CFG_ELAM_BREAKOUT_SEL2_RESET 0x0
#define ELB_MSE_CSR_CFG_ELAM_BREAKOUT_SEL2_FIELD_MASK 0x00000030
#define ELB_MSE_CSR_CFG_ELAM_BREAKOUT_SEL2_GET(x) (((x) & 0x00000030) >> 4)
#define ELB_MSE_CSR_CFG_ELAM_BREAKOUT_SEL2_SET(x) (((x) << 4) & 0x00000030)
#define ELB_MSE_CSR_CFG_ELAM_BREAKOUT_SEL2_MODIFY(r, x) \
   ((((x) << 4) & 0x00000030) | ((r) & 0xffffffcf))
/* Field member: elb_mse_csr::cfg_elam_breakout.sel1                       */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 13 */
#define ELB_MSE_CSR_CFG_ELAM_BREAKOUT_SEL1_MSB 3
#define ELB_MSE_CSR_CFG_ELAM_BREAKOUT_SEL1_LSB 2
#define ELB_MSE_CSR_CFG_ELAM_BREAKOUT_SEL1_WIDTH 2
#define ELB_MSE_CSR_CFG_ELAM_BREAKOUT_SEL1_READ_ACCESS 1
#define ELB_MSE_CSR_CFG_ELAM_BREAKOUT_SEL1_WRITE_ACCESS 1
#define ELB_MSE_CSR_CFG_ELAM_BREAKOUT_SEL1_RESET 0x0
#define ELB_MSE_CSR_CFG_ELAM_BREAKOUT_SEL1_FIELD_MASK 0x0000000c
#define ELB_MSE_CSR_CFG_ELAM_BREAKOUT_SEL1_GET(x) (((x) & 0x0000000c) >> 2)
#define ELB_MSE_CSR_CFG_ELAM_BREAKOUT_SEL1_SET(x) (((x) << 2) & 0x0000000c)
#define ELB_MSE_CSR_CFG_ELAM_BREAKOUT_SEL1_MODIFY(r, x) \
   ((((x) << 2) & 0x0000000c) | ((r) & 0xfffffff3))
/* Field member: elb_mse_csr::cfg_elam_breakout.sel0                       */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 13 */
#define ELB_MSE_CSR_CFG_ELAM_BREAKOUT_SEL0_MSB 1
#define ELB_MSE_CSR_CFG_ELAM_BREAKOUT_SEL0_LSB 0
#define ELB_MSE_CSR_CFG_ELAM_BREAKOUT_SEL0_WIDTH 2
#define ELB_MSE_CSR_CFG_ELAM_BREAKOUT_SEL0_READ_ACCESS 1
#define ELB_MSE_CSR_CFG_ELAM_BREAKOUT_SEL0_WRITE_ACCESS 1
#define ELB_MSE_CSR_CFG_ELAM_BREAKOUT_SEL0_RESET 0x0
#define ELB_MSE_CSR_CFG_ELAM_BREAKOUT_SEL0_FIELD_MASK 0x00000003
#define ELB_MSE_CSR_CFG_ELAM_BREAKOUT_SEL0_GET(x) ((x) & 0x00000003)
#define ELB_MSE_CSR_CFG_ELAM_BREAKOUT_SEL0_SET(x) ((x) & 0x00000003)
#define ELB_MSE_CSR_CFG_ELAM_BREAKOUT_SEL0_MODIFY(r, x) \
   (((x) & 0x00000003) | ((r) & 0xfffffffc))

/* Memory type: elb_mse_csr::dhs_elam_eqt                                  */
/* Memory template: elb_mse_csr::dhs_elam_eqt                              */
/* Source filename: elba/design/ms/src/mse.gcsr, line: 161                 */
#define ELB_MSE_CSR_DHS_ELAM_EQT_SIZE 0x4
#define ELB_MSE_CSR_DHS_ELAM_EQT_BYTE_SIZE 0x10
#define ELB_MSE_CSR_DHS_ELAM_EQT_ENTRIES 0x4
#define ELB_MSE_CSR_DHS_ELAM_EQT_MSB 25
#define ELB_MSE_CSR_DHS_ELAM_EQT_LSB 0
#define ELB_MSE_CSR_DHS_ELAM_EQT_WIDTH 26
#define ELB_MSE_CSR_DHS_ELAM_EQT_MASK 0x03ffffff
#define ELB_MSE_CSR_DHS_ELAM_EQT_GET(x) ((x) & 0x03ffffff)
#define ELB_MSE_CSR_DHS_ELAM_EQT_SET(x) ((x) & 0x03ffffff)
/* Register member: elb_mse_csr::dhs_elam_eqt.entry                        */
/* Register type referenced: elb_mse_csr::dhs_elam_eqt::entry              */
/* Register template referenced: elb_mse_csr::dhs_elam_eqt::entry          */
#define ELB_MSE_CSR_DHS_ELAM_EQT_ENTRY_OFFSET 0x0
#define ELB_MSE_CSR_DHS_ELAM_EQT_ENTRY_BYTE_OFFSET 0x0
#define ELB_MSE_CSR_DHS_ELAM_EQT_ENTRY_READ_ACCESS 1
#define ELB_MSE_CSR_DHS_ELAM_EQT_ENTRY_WRITE_ACCESS 1
#define ELB_MSE_CSR_DHS_ELAM_EQT_ENTRY_RESET_VALUE 0x00000000
#define ELB_MSE_CSR_DHS_ELAM_EQT_ENTRY_RESET_MASK 0xfc000000
#define ELB_MSE_CSR_DHS_ELAM_EQT_ENTRY_READ_MASK 0xffffffff
#define ELB_MSE_CSR_DHS_ELAM_EQT_ENTRY_WRITE_MASK 0x03ffffff

/* Register type: elb_mse_csr::dhs_elam_eqt::entry                         */
/* Register template: elb_mse_csr::dhs_elam_eqt::entry                     */
/* Source filename: elba/design/ms/src/mse.gcsr, line: 169                 */
/* Field member: elb_mse_csr::dhs_elam_eqt::entry.match                    */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 112 */
#define ELB_MSE_CSR_DHS_ELAM_EQT_ENTRY_MATCH_MSB 25
#define ELB_MSE_CSR_DHS_ELAM_EQT_ENTRY_MATCH_LSB 14
#define ELB_MSE_CSR_DHS_ELAM_EQT_ENTRY_MATCH_WIDTH 12
#define ELB_MSE_CSR_DHS_ELAM_EQT_ENTRY_MATCH_READ_ACCESS 1
#define ELB_MSE_CSR_DHS_ELAM_EQT_ENTRY_MATCH_WRITE_ACCESS 1
#define ELB_MSE_CSR_DHS_ELAM_EQT_ENTRY_MATCH_FIELD_MASK 0x03ffc000
#define ELB_MSE_CSR_DHS_ELAM_EQT_ENTRY_MATCH_GET(x) \
   (((x) & 0x03ffc000) >> 14)
#define ELB_MSE_CSR_DHS_ELAM_EQT_ENTRY_MATCH_SET(x) \
   (((x) << 14) & 0x03ffc000)
#define ELB_MSE_CSR_DHS_ELAM_EQT_ENTRY_MATCH_MODIFY(r, x) \
   ((((x) << 14) & 0x03ffc000) | ((r) & 0xfc003fff))
/* Field member: elb_mse_csr::dhs_elam_eqt::entry.mask                     */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 112 */
#define ELB_MSE_CSR_DHS_ELAM_EQT_ENTRY_MASK_MSB 13
#define ELB_MSE_CSR_DHS_ELAM_EQT_ENTRY_MASK_LSB 2
#define ELB_MSE_CSR_DHS_ELAM_EQT_ENTRY_MASK_WIDTH 12
#define ELB_MSE_CSR_DHS_ELAM_EQT_ENTRY_MASK_READ_ACCESS 1
#define ELB_MSE_CSR_DHS_ELAM_EQT_ENTRY_MASK_WRITE_ACCESS 1
#define ELB_MSE_CSR_DHS_ELAM_EQT_ENTRY_MASK_FIELD_MASK 0x00003ffc
#define ELB_MSE_CSR_DHS_ELAM_EQT_ENTRY_MASK_GET(x) (((x) & 0x00003ffc) >> 2)
#define ELB_MSE_CSR_DHS_ELAM_EQT_ENTRY_MASK_SET(x) (((x) << 2) & 0x00003ffc)
#define ELB_MSE_CSR_DHS_ELAM_EQT_ENTRY_MASK_MODIFY(r, x) \
   ((((x) << 2) & 0x00003ffc) | ((r) & 0xffffc003))
/* Field member: elb_mse_csr::dhs_elam_eqt::entry.op                       */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 112 */
#define ELB_MSE_CSR_DHS_ELAM_EQT_ENTRY_OP_MSB 1
#define ELB_MSE_CSR_DHS_ELAM_EQT_ENTRY_OP_LSB 1
#define ELB_MSE_CSR_DHS_ELAM_EQT_ENTRY_OP_WIDTH 1
#define ELB_MSE_CSR_DHS_ELAM_EQT_ENTRY_OP_READ_ACCESS 1
#define ELB_MSE_CSR_DHS_ELAM_EQT_ENTRY_OP_WRITE_ACCESS 1
#define ELB_MSE_CSR_DHS_ELAM_EQT_ENTRY_OP_FIELD_MASK 0x00000002
#define ELB_MSE_CSR_DHS_ELAM_EQT_ENTRY_OP_GET(x) (((x) & 0x00000002) >> 1)
#define ELB_MSE_CSR_DHS_ELAM_EQT_ENTRY_OP_SET(x) (((x) << 1) & 0x00000002)
#define ELB_MSE_CSR_DHS_ELAM_EQT_ENTRY_OP_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: elb_mse_csr::dhs_elam_eqt::entry.inv                      */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 112 */
#define ELB_MSE_CSR_DHS_ELAM_EQT_ENTRY_INV_MSB 0
#define ELB_MSE_CSR_DHS_ELAM_EQT_ENTRY_INV_LSB 0
#define ELB_MSE_CSR_DHS_ELAM_EQT_ENTRY_INV_WIDTH 1
#define ELB_MSE_CSR_DHS_ELAM_EQT_ENTRY_INV_READ_ACCESS 1
#define ELB_MSE_CSR_DHS_ELAM_EQT_ENTRY_INV_WRITE_ACCESS 1
#define ELB_MSE_CSR_DHS_ELAM_EQT_ENTRY_INV_FIELD_MASK 0x00000001
#define ELB_MSE_CSR_DHS_ELAM_EQT_ENTRY_INV_GET(x) ((x) & 0x00000001)
#define ELB_MSE_CSR_DHS_ELAM_EQT_ENTRY_INV_SET(x) ((x) & 0x00000001)
#define ELB_MSE_CSR_DHS_ELAM_EQT_ENTRY_INV_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Wide Memory type: elb_mse_csr::dhs_elam_branch                          */
/* Wide Memory template: elb_mse_csr::dhs_elam_branch                      */
/* Source filename: elba/design/ms/src/mse.gcsr, line: 177                 */
#define ELB_MSE_CSR_DHS_ELAM_BRANCH_SIZE 0x40
#define ELB_MSE_CSR_DHS_ELAM_BRANCH_BYTE_SIZE 0x100
#define ELB_MSE_CSR_DHS_ELAM_BRANCH_ENTRIES 0x18
#define ELB_MSE_CSR_DHS_ELAM_BRANCH_MSB 52
#define ELB_MSE_CSR_DHS_ELAM_BRANCH_LSB 0
#define ELB_MSE_CSR_DHS_ELAM_BRANCH_WIDTH 53
#define ELB_MSE_CSR_DHS_ELAM_BRANCH_MASK 0x001fffffffffffff
#define ELB_MSE_CSR_DHS_ELAM_BRANCH_GET(x) ((x) & 0x001fffffffffffff)
#define ELB_MSE_CSR_DHS_ELAM_BRANCH_SET(x) ((x) & 0x001fffffffffffff)
/* Wide Register member: elb_mse_csr::dhs_elam_branch.entry                */
/* Wide Register type referenced: elb_mse_csr::dhs_elam_branch::entry      */
/* Wide Register template referenced: elb_mse_csr::dhs_elam_branch::entry  */
#define ELB_MSE_CSR_DHS_ELAM_BRANCH_ENTRY_OFFSET 0x0
#define ELB_MSE_CSR_DHS_ELAM_BRANCH_ENTRY_BYTE_OFFSET 0x0
#define ELB_MSE_CSR_DHS_ELAM_BRANCH_ENTRY_READ_ACCESS 1
#define ELB_MSE_CSR_DHS_ELAM_BRANCH_ENTRY_WRITE_ACCESS 1
/* Register member: elb_mse_csr::dhs_elam_branch::entry.entry_0_2          */
/* Register type referenced: elb_mse_csr::dhs_elam_branch::entry::entry_0_2 */
/* Register template referenced: elb_mse_csr::dhs_elam_branch::entry::entry_0_2 */
#define ELB_MSE_CSR_DHS_ELAM_BRANCH_ENTRY_ENTRY_0_2_OFFSET 0x0
#define ELB_MSE_CSR_DHS_ELAM_BRANCH_ENTRY_ENTRY_0_2_BYTE_OFFSET 0x0
#define ELB_MSE_CSR_DHS_ELAM_BRANCH_ENTRY_ENTRY_0_2_READ_ACCESS 1
#define ELB_MSE_CSR_DHS_ELAM_BRANCH_ENTRY_ENTRY_0_2_WRITE_ACCESS 1
#define ELB_MSE_CSR_DHS_ELAM_BRANCH_ENTRY_ENTRY_0_2_READ_MASK 0xffffffff
#define ELB_MSE_CSR_DHS_ELAM_BRANCH_ENTRY_ENTRY_0_2_WRITE_MASK 0xffffffff
/* Register member: elb_mse_csr::dhs_elam_branch::entry.entry_1_2          */
/* Register type referenced: elb_mse_csr::dhs_elam_branch::entry::entry_1_2 */
/* Register template referenced: elb_mse_csr::dhs_elam_branch::entry::entry_1_2 */
#define ELB_MSE_CSR_DHS_ELAM_BRANCH_ENTRY_ENTRY_1_2_OFFSET 0x1
#define ELB_MSE_CSR_DHS_ELAM_BRANCH_ENTRY_ENTRY_1_2_BYTE_OFFSET 0x4
#define ELB_MSE_CSR_DHS_ELAM_BRANCH_ENTRY_ENTRY_1_2_READ_ACCESS 1
#define ELB_MSE_CSR_DHS_ELAM_BRANCH_ENTRY_ENTRY_1_2_WRITE_ACCESS 1
#define ELB_MSE_CSR_DHS_ELAM_BRANCH_ENTRY_ENTRY_1_2_RESET_VALUE 0x00000000
#define ELB_MSE_CSR_DHS_ELAM_BRANCH_ENTRY_ENTRY_1_2_RESET_MASK 0xffe00000
#define ELB_MSE_CSR_DHS_ELAM_BRANCH_ENTRY_ENTRY_1_2_READ_MASK 0xffffffff
#define ELB_MSE_CSR_DHS_ELAM_BRANCH_ENTRY_ENTRY_1_2_WRITE_MASK 0x001fffff

/* Wide Register type: elb_mse_csr::dhs_elam_branch::entry                 */
/* Wide Register template: elb_mse_csr::dhs_elam_branch::entry             */
/* Source filename: elba/design/ms/src/mse.gcsr, line: 185                 */
#define ELB_MSE_CSR_DHS_ELAM_BRANCH_ENTRY_SIZE 0x1
#define ELB_MSE_CSR_DHS_ELAM_BRANCH_ENTRY_BYTE_SIZE 0x8

/* Register type: elb_mse_csr::dhs_elam_branch::entry::entry_0_2           */
/* Register template: elb_mse_csr::dhs_elam_branch::entry::entry_0_2       */
/* Source filename: elba/design/ms/src/mse.gcsr, line: 185                 */
/* Field member: elb_mse_csr::dhs_elam_branch::entry::entry_0_2.match_3_0  */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 112 */
#define ELB_MSE_CSR_DHS_ELAM_BRANCH_ENTRY_ENTRY_0_2_MATCH_3_0_MSB 31
#define ELB_MSE_CSR_DHS_ELAM_BRANCH_ENTRY_ENTRY_0_2_MATCH_3_0_LSB 28
#define ELB_MSE_CSR_DHS_ELAM_BRANCH_ENTRY_ENTRY_0_2_MATCH_3_0_WIDTH 4
#define ELB_MSE_CSR_DHS_ELAM_BRANCH_ENTRY_ENTRY_0_2_MATCH_3_0_READ_ACCESS 1
#define ELB_MSE_CSR_DHS_ELAM_BRANCH_ENTRY_ENTRY_0_2_MATCH_3_0_WRITE_ACCESS 1
#define ELB_MSE_CSR_DHS_ELAM_BRANCH_ENTRY_ENTRY_0_2_MATCH_3_0_FIELD_MASK 0xf0000000
#define ELB_MSE_CSR_DHS_ELAM_BRANCH_ENTRY_ENTRY_0_2_MATCH_3_0_GET(x) \
   (((x) & 0xf0000000) >> 28)
#define ELB_MSE_CSR_DHS_ELAM_BRANCH_ENTRY_ENTRY_0_2_MATCH_3_0_SET(x) \
   (((x) << 28) & 0xf0000000)
#define ELB_MSE_CSR_DHS_ELAM_BRANCH_ENTRY_ENTRY_0_2_MATCH_3_0_MODIFY(r, x) \
   ((((x) << 28) & 0xf0000000) | ((r) & 0x0fffffff))
/* Field member: elb_mse_csr::dhs_elam_branch::entry::entry_0_2.mask       */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 112 */
#define ELB_MSE_CSR_DHS_ELAM_BRANCH_ENTRY_ENTRY_0_2_MASK_MSB 27
#define ELB_MSE_CSR_DHS_ELAM_BRANCH_ENTRY_ENTRY_0_2_MASK_LSB 12
#define ELB_MSE_CSR_DHS_ELAM_BRANCH_ENTRY_ENTRY_0_2_MASK_WIDTH 16
#define ELB_MSE_CSR_DHS_ELAM_BRANCH_ENTRY_ENTRY_0_2_MASK_READ_ACCESS 1
#define ELB_MSE_CSR_DHS_ELAM_BRANCH_ENTRY_ENTRY_0_2_MASK_WRITE_ACCESS 1
#define ELB_MSE_CSR_DHS_ELAM_BRANCH_ENTRY_ENTRY_0_2_MASK_FIELD_MASK 0x0ffff000
#define ELB_MSE_CSR_DHS_ELAM_BRANCH_ENTRY_ENTRY_0_2_MASK_GET(x) \
   (((x) & 0x0ffff000) >> 12)
#define ELB_MSE_CSR_DHS_ELAM_BRANCH_ENTRY_ENTRY_0_2_MASK_SET(x) \
   (((x) << 12) & 0x0ffff000)
#define ELB_MSE_CSR_DHS_ELAM_BRANCH_ENTRY_ENTRY_0_2_MASK_MODIFY(r, x) \
   ((((x) << 12) & 0x0ffff000) | ((r) & 0xf0000fff))
/* Field member: elb_mse_csr::dhs_elam_branch::entry::entry_0_2.cnt        */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 112 */
#define ELB_MSE_CSR_DHS_ELAM_BRANCH_ENTRY_ENTRY_0_2_CNT_MSB 11
#define ELB_MSE_CSR_DHS_ELAM_BRANCH_ENTRY_ENTRY_0_2_CNT_LSB 4
#define ELB_MSE_CSR_DHS_ELAM_BRANCH_ENTRY_ENTRY_0_2_CNT_WIDTH 8
#define ELB_MSE_CSR_DHS_ELAM_BRANCH_ENTRY_ENTRY_0_2_CNT_READ_ACCESS 1
#define ELB_MSE_CSR_DHS_ELAM_BRANCH_ENTRY_ENTRY_0_2_CNT_WRITE_ACCESS 1
#define ELB_MSE_CSR_DHS_ELAM_BRANCH_ENTRY_ENTRY_0_2_CNT_FIELD_MASK 0x00000ff0
#define ELB_MSE_CSR_DHS_ELAM_BRANCH_ENTRY_ENTRY_0_2_CNT_GET(x) \
   (((x) & 0x00000ff0) >> 4)
#define ELB_MSE_CSR_DHS_ELAM_BRANCH_ENTRY_ENTRY_0_2_CNT_SET(x) \
   (((x) << 4) & 0x00000ff0)
#define ELB_MSE_CSR_DHS_ELAM_BRANCH_ENTRY_ENTRY_0_2_CNT_MODIFY(r, x) \
   ((((x) << 4) & 0x00000ff0) | ((r) & 0xfffff00f))
/* Field member: elb_mse_csr::dhs_elam_branch::entry::entry_0_2.cur_state  */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 112 */
#define ELB_MSE_CSR_DHS_ELAM_BRANCH_ENTRY_ENTRY_0_2_CUR_STATE_MSB 3
#define ELB_MSE_CSR_DHS_ELAM_BRANCH_ENTRY_ENTRY_0_2_CUR_STATE_LSB 0
#define ELB_MSE_CSR_DHS_ELAM_BRANCH_ENTRY_ENTRY_0_2_CUR_STATE_WIDTH 4
#define ELB_MSE_CSR_DHS_ELAM_BRANCH_ENTRY_ENTRY_0_2_CUR_STATE_READ_ACCESS 1
#define ELB_MSE_CSR_DHS_ELAM_BRANCH_ENTRY_ENTRY_0_2_CUR_STATE_WRITE_ACCESS 1
#define ELB_MSE_CSR_DHS_ELAM_BRANCH_ENTRY_ENTRY_0_2_CUR_STATE_FIELD_MASK 0x0000000f
#define ELB_MSE_CSR_DHS_ELAM_BRANCH_ENTRY_ENTRY_0_2_CUR_STATE_GET(x) \
   ((x) & 0x0000000f)
#define ELB_MSE_CSR_DHS_ELAM_BRANCH_ENTRY_ENTRY_0_2_CUR_STATE_SET(x) \
   ((x) & 0x0000000f)
#define ELB_MSE_CSR_DHS_ELAM_BRANCH_ENTRY_ENTRY_0_2_CUR_STATE_MODIFY(r, x) \
   (((x) & 0x0000000f) | ((r) & 0xfffffff0))

/* Register type: elb_mse_csr::dhs_elam_branch::entry::entry_1_2           */
/* Register template: elb_mse_csr::dhs_elam_branch::entry::entry_1_2       */
/* Source filename: elba/design/ms/src/mse.gcsr, line: 185                 */
/* Field member: elb_mse_csr::dhs_elam_branch::entry::entry_1_2.cnt_clr    */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 112 */
#define ELB_MSE_CSR_DHS_ELAM_BRANCH_ENTRY_ENTRY_1_2_CNT_CLR_MSB 20
#define ELB_MSE_CSR_DHS_ELAM_BRANCH_ENTRY_ENTRY_1_2_CNT_CLR_LSB 20
#define ELB_MSE_CSR_DHS_ELAM_BRANCH_ENTRY_ENTRY_1_2_CNT_CLR_WIDTH 1
#define ELB_MSE_CSR_DHS_ELAM_BRANCH_ENTRY_ENTRY_1_2_CNT_CLR_READ_ACCESS 1
#define ELB_MSE_CSR_DHS_ELAM_BRANCH_ENTRY_ENTRY_1_2_CNT_CLR_WRITE_ACCESS 1
#define ELB_MSE_CSR_DHS_ELAM_BRANCH_ENTRY_ENTRY_1_2_CNT_CLR_FIELD_MASK 0x00100000
#define ELB_MSE_CSR_DHS_ELAM_BRANCH_ENTRY_ENTRY_1_2_CNT_CLR_GET(x) \
   (((x) & 0x00100000) >> 20)
#define ELB_MSE_CSR_DHS_ELAM_BRANCH_ENTRY_ENTRY_1_2_CNT_CLR_SET(x) \
   (((x) << 20) & 0x00100000)
#define ELB_MSE_CSR_DHS_ELAM_BRANCH_ENTRY_ENTRY_1_2_CNT_CLR_MODIFY(r, x) \
   ((((x) << 20) & 0x00100000) | ((r) & 0xffefffff))
/* Field member: elb_mse_csr::dhs_elam_branch::entry::entry_1_2.cnt_inc    */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 112 */
#define ELB_MSE_CSR_DHS_ELAM_BRANCH_ENTRY_ENTRY_1_2_CNT_INC_MSB 19
#define ELB_MSE_CSR_DHS_ELAM_BRANCH_ENTRY_ENTRY_1_2_CNT_INC_LSB 19
#define ELB_MSE_CSR_DHS_ELAM_BRANCH_ENTRY_ENTRY_1_2_CNT_INC_WIDTH 1
#define ELB_MSE_CSR_DHS_ELAM_BRANCH_ENTRY_ENTRY_1_2_CNT_INC_READ_ACCESS 1
#define ELB_MSE_CSR_DHS_ELAM_BRANCH_ENTRY_ENTRY_1_2_CNT_INC_WRITE_ACCESS 1
#define ELB_MSE_CSR_DHS_ELAM_BRANCH_ENTRY_ENTRY_1_2_CNT_INC_FIELD_MASK 0x00080000
#define ELB_MSE_CSR_DHS_ELAM_BRANCH_ENTRY_ENTRY_1_2_CNT_INC_GET(x) \
   (((x) & 0x00080000) >> 19)
#define ELB_MSE_CSR_DHS_ELAM_BRANCH_ENTRY_ENTRY_1_2_CNT_INC_SET(x) \
   (((x) << 19) & 0x00080000)
#define ELB_MSE_CSR_DHS_ELAM_BRANCH_ENTRY_ENTRY_1_2_CNT_INC_MODIFY(r, x) \
   ((((x) << 19) & 0x00080000) | ((r) & 0xfff7ffff))
/* Field member: elb_mse_csr::dhs_elam_branch::entry::entry_1_2.trigger    */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 112 */
#define ELB_MSE_CSR_DHS_ELAM_BRANCH_ENTRY_ENTRY_1_2_TRIGGER_MSB 18
#define ELB_MSE_CSR_DHS_ELAM_BRANCH_ENTRY_ENTRY_1_2_TRIGGER_LSB 18
#define ELB_MSE_CSR_DHS_ELAM_BRANCH_ENTRY_ENTRY_1_2_TRIGGER_WIDTH 1
#define ELB_MSE_CSR_DHS_ELAM_BRANCH_ENTRY_ENTRY_1_2_TRIGGER_READ_ACCESS 1
#define ELB_MSE_CSR_DHS_ELAM_BRANCH_ENTRY_ENTRY_1_2_TRIGGER_WRITE_ACCESS 1
#define ELB_MSE_CSR_DHS_ELAM_BRANCH_ENTRY_ENTRY_1_2_TRIGGER_FIELD_MASK 0x00040000
#define ELB_MSE_CSR_DHS_ELAM_BRANCH_ENTRY_ENTRY_1_2_TRIGGER_GET(x) \
   (((x) & 0x00040000) >> 18)
#define ELB_MSE_CSR_DHS_ELAM_BRANCH_ENTRY_ENTRY_1_2_TRIGGER_SET(x) \
   (((x) << 18) & 0x00040000)
#define ELB_MSE_CSR_DHS_ELAM_BRANCH_ENTRY_ENTRY_1_2_TRIGGER_MODIFY(r, x) \
   ((((x) << 18) & 0x00040000) | ((r) & 0xfffbffff))
/* Field member: elb_mse_csr::dhs_elam_branch::entry::entry_1_2.next_state */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 112 */
#define ELB_MSE_CSR_DHS_ELAM_BRANCH_ENTRY_ENTRY_1_2_NEXT_STATE_MSB 17
#define ELB_MSE_CSR_DHS_ELAM_BRANCH_ENTRY_ENTRY_1_2_NEXT_STATE_LSB 14
#define ELB_MSE_CSR_DHS_ELAM_BRANCH_ENTRY_ENTRY_1_2_NEXT_STATE_WIDTH 4
#define ELB_MSE_CSR_DHS_ELAM_BRANCH_ENTRY_ENTRY_1_2_NEXT_STATE_READ_ACCESS 1
#define ELB_MSE_CSR_DHS_ELAM_BRANCH_ENTRY_ENTRY_1_2_NEXT_STATE_WRITE_ACCESS 1
#define ELB_MSE_CSR_DHS_ELAM_BRANCH_ENTRY_ENTRY_1_2_NEXT_STATE_FIELD_MASK 0x0003c000
#define ELB_MSE_CSR_DHS_ELAM_BRANCH_ENTRY_ENTRY_1_2_NEXT_STATE_GET(x) \
   (((x) & 0x0003c000) >> 14)
#define ELB_MSE_CSR_DHS_ELAM_BRANCH_ENTRY_ENTRY_1_2_NEXT_STATE_SET(x) \
   (((x) << 14) & 0x0003c000)
#define ELB_MSE_CSR_DHS_ELAM_BRANCH_ENTRY_ENTRY_1_2_NEXT_STATE_MODIFY(r, x) \
   ((((x) << 14) & 0x0003c000) | ((r) & 0xfffc3fff))
/* Field member: elb_mse_csr::dhs_elam_branch::entry::entry_1_2.op         */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 112 */
#define ELB_MSE_CSR_DHS_ELAM_BRANCH_ENTRY_ENTRY_1_2_OP_MSB 13
#define ELB_MSE_CSR_DHS_ELAM_BRANCH_ENTRY_ENTRY_1_2_OP_LSB 13
#define ELB_MSE_CSR_DHS_ELAM_BRANCH_ENTRY_ENTRY_1_2_OP_WIDTH 1
#define ELB_MSE_CSR_DHS_ELAM_BRANCH_ENTRY_ENTRY_1_2_OP_READ_ACCESS 1
#define ELB_MSE_CSR_DHS_ELAM_BRANCH_ENTRY_ENTRY_1_2_OP_WRITE_ACCESS 1
#define ELB_MSE_CSR_DHS_ELAM_BRANCH_ENTRY_ENTRY_1_2_OP_FIELD_MASK 0x00002000
#define ELB_MSE_CSR_DHS_ELAM_BRANCH_ENTRY_ENTRY_1_2_OP_GET(x) \
   (((x) & 0x00002000) >> 13)
#define ELB_MSE_CSR_DHS_ELAM_BRANCH_ENTRY_ENTRY_1_2_OP_SET(x) \
   (((x) << 13) & 0x00002000)
#define ELB_MSE_CSR_DHS_ELAM_BRANCH_ENTRY_ENTRY_1_2_OP_MODIFY(r, x) \
   ((((x) << 13) & 0x00002000) | ((r) & 0xffffdfff))
/* Field member: elb_mse_csr::dhs_elam_branch::entry::entry_1_2.inv        */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 112 */
#define ELB_MSE_CSR_DHS_ELAM_BRANCH_ENTRY_ENTRY_1_2_INV_MSB 12
#define ELB_MSE_CSR_DHS_ELAM_BRANCH_ENTRY_ENTRY_1_2_INV_LSB 12
#define ELB_MSE_CSR_DHS_ELAM_BRANCH_ENTRY_ENTRY_1_2_INV_WIDTH 1
#define ELB_MSE_CSR_DHS_ELAM_BRANCH_ENTRY_ENTRY_1_2_INV_READ_ACCESS 1
#define ELB_MSE_CSR_DHS_ELAM_BRANCH_ENTRY_ENTRY_1_2_INV_WRITE_ACCESS 1
#define ELB_MSE_CSR_DHS_ELAM_BRANCH_ENTRY_ENTRY_1_2_INV_FIELD_MASK 0x00001000
#define ELB_MSE_CSR_DHS_ELAM_BRANCH_ENTRY_ENTRY_1_2_INV_GET(x) \
   (((x) & 0x00001000) >> 12)
#define ELB_MSE_CSR_DHS_ELAM_BRANCH_ENTRY_ENTRY_1_2_INV_SET(x) \
   (((x) << 12) & 0x00001000)
#define ELB_MSE_CSR_DHS_ELAM_BRANCH_ENTRY_ENTRY_1_2_INV_MODIFY(r, x) \
   ((((x) << 12) & 0x00001000) | ((r) & 0xffffefff))
/* Field member: elb_mse_csr::dhs_elam_branch::entry::entry_1_2.match_15_4 */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 112 */
#define ELB_MSE_CSR_DHS_ELAM_BRANCH_ENTRY_ENTRY_1_2_MATCH_15_4_MSB 11
#define ELB_MSE_CSR_DHS_ELAM_BRANCH_ENTRY_ENTRY_1_2_MATCH_15_4_LSB 0
#define ELB_MSE_CSR_DHS_ELAM_BRANCH_ENTRY_ENTRY_1_2_MATCH_15_4_WIDTH 12
#define ELB_MSE_CSR_DHS_ELAM_BRANCH_ENTRY_ENTRY_1_2_MATCH_15_4_READ_ACCESS 1
#define ELB_MSE_CSR_DHS_ELAM_BRANCH_ENTRY_ENTRY_1_2_MATCH_15_4_WRITE_ACCESS 1
#define ELB_MSE_CSR_DHS_ELAM_BRANCH_ENTRY_ENTRY_1_2_MATCH_15_4_FIELD_MASK 0x00000fff
#define ELB_MSE_CSR_DHS_ELAM_BRANCH_ENTRY_ENTRY_1_2_MATCH_15_4_GET(x) \
   ((x) & 0x00000fff)
#define ELB_MSE_CSR_DHS_ELAM_BRANCH_ENTRY_ENTRY_1_2_MATCH_15_4_SET(x) \
   ((x) & 0x00000fff)
#define ELB_MSE_CSR_DHS_ELAM_BRANCH_ENTRY_ENTRY_1_2_MATCH_15_4_MODIFY(r, x) \
   (((x) & 0x00000fff) | ((r) & 0xfffff000))

/* Register type: elb_mse_csr::cfg_elam_control                            */
/* Register template: elb_mse_csr::cfg_elam_control                        */
/* Source filename: elba/design/ms/src/mse.gcsr, line: 199                 */
/* Field member: elb_mse_csr::cfg_elam_control.control_out                 */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 13 */
#define ELB_MSE_CSR_CFG_ELAM_CONTROL_CONTROL_OUT_MSB 15
#define ELB_MSE_CSR_CFG_ELAM_CONTROL_CONTROL_OUT_LSB 0
#define ELB_MSE_CSR_CFG_ELAM_CONTROL_CONTROL_OUT_WIDTH 16
#define ELB_MSE_CSR_CFG_ELAM_CONTROL_CONTROL_OUT_READ_ACCESS 1
#define ELB_MSE_CSR_CFG_ELAM_CONTROL_CONTROL_OUT_WRITE_ACCESS 1
#define ELB_MSE_CSR_CFG_ELAM_CONTROL_CONTROL_OUT_RESET 0x0000
#define ELB_MSE_CSR_CFG_ELAM_CONTROL_CONTROL_OUT_FIELD_MASK 0x0000ffff
#define ELB_MSE_CSR_CFG_ELAM_CONTROL_CONTROL_OUT_GET(x) ((x) & 0x0000ffff)
#define ELB_MSE_CSR_CFG_ELAM_CONTROL_CONTROL_OUT_SET(x) ((x) & 0x0000ffff)
#define ELB_MSE_CSR_CFG_ELAM_CONTROL_CONTROL_OUT_MODIFY(r, x) \
   (((x) & 0x0000ffff) | ((r) & 0xffff0000))

/* Register type: elb_mse_csr::cfg_elam_ext_trig                           */
/* Register template: elb_mse_csr::cfg_elam_ext_trig                       */
/* Source filename: elba/design/ms/src/mse.gcsr, line: 205                 */
/* Field member: elb_mse_csr::cfg_elam_ext_trig.next_state                 */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 13 */
#define ELB_MSE_CSR_CFG_ELAM_EXT_TRIG_NEXT_STATE_MSB 3
#define ELB_MSE_CSR_CFG_ELAM_EXT_TRIG_NEXT_STATE_LSB 0
#define ELB_MSE_CSR_CFG_ELAM_EXT_TRIG_NEXT_STATE_WIDTH 4
#define ELB_MSE_CSR_CFG_ELAM_EXT_TRIG_NEXT_STATE_READ_ACCESS 1
#define ELB_MSE_CSR_CFG_ELAM_EXT_TRIG_NEXT_STATE_WRITE_ACCESS 1
#define ELB_MSE_CSR_CFG_ELAM_EXT_TRIG_NEXT_STATE_RESET 0x0
#define ELB_MSE_CSR_CFG_ELAM_EXT_TRIG_NEXT_STATE_FIELD_MASK 0x0000000f
#define ELB_MSE_CSR_CFG_ELAM_EXT_TRIG_NEXT_STATE_GET(x) ((x) & 0x0000000f)
#define ELB_MSE_CSR_CFG_ELAM_EXT_TRIG_NEXT_STATE_SET(x) ((x) & 0x0000000f)
#define ELB_MSE_CSR_CFG_ELAM_EXT_TRIG_NEXT_STATE_MODIFY(r, x) \
   (((x) & 0x0000000f) | ((r) & 0xfffffff0))

/* Wide Memory type: elb_mse_csr::dhs_elam_capture_en                      */
/* Wide Memory template: elb_mse_csr::dhs_elam_capture_en                  */
/* Source filename: elba/design/ms/src/mse.gcsr, line: 211                 */
#define ELB_MSE_CSR_DHS_ELAM_CAPTURE_EN_SIZE 0x8
#define ELB_MSE_CSR_DHS_ELAM_CAPTURE_EN_BYTE_SIZE 0x20
#define ELB_MSE_CSR_DHS_ELAM_CAPTURE_EN_ENTRIES 0x4
#define ELB_MSE_CSR_DHS_ELAM_CAPTURE_EN_MSB 41
#define ELB_MSE_CSR_DHS_ELAM_CAPTURE_EN_LSB 0
#define ELB_MSE_CSR_DHS_ELAM_CAPTURE_EN_WIDTH 42
#define ELB_MSE_CSR_DHS_ELAM_CAPTURE_EN_MASK 0x000003ffffffffff
#define ELB_MSE_CSR_DHS_ELAM_CAPTURE_EN_GET(x) ((x) & 0x000003ffffffffff)
#define ELB_MSE_CSR_DHS_ELAM_CAPTURE_EN_SET(x) ((x) & 0x000003ffffffffff)
/* Wide Register member: elb_mse_csr::dhs_elam_capture_en.entry            */
/* Wide Register type referenced: elb_mse_csr::dhs_elam_capture_en::entry  */
/* Wide Register template referenced: elb_mse_csr::dhs_elam_capture_en::entry */
#define ELB_MSE_CSR_DHS_ELAM_CAPTURE_EN_ENTRY_OFFSET 0x0
#define ELB_MSE_CSR_DHS_ELAM_CAPTURE_EN_ENTRY_BYTE_OFFSET 0x0
#define ELB_MSE_CSR_DHS_ELAM_CAPTURE_EN_ENTRY_READ_ACCESS 1
#define ELB_MSE_CSR_DHS_ELAM_CAPTURE_EN_ENTRY_WRITE_ACCESS 1
/* Register member: elb_mse_csr::dhs_elam_capture_en::entry.entry_0_2      */
/* Register type referenced: elb_mse_csr::dhs_elam_capture_en::entry::entry_0_2 */
/* Register template referenced: elb_mse_csr::dhs_elam_capture_en::entry::entry_0_2 */
#define ELB_MSE_CSR_DHS_ELAM_CAPTURE_EN_ENTRY_ENTRY_0_2_OFFSET 0x0
#define ELB_MSE_CSR_DHS_ELAM_CAPTURE_EN_ENTRY_ENTRY_0_2_BYTE_OFFSET 0x0
#define ELB_MSE_CSR_DHS_ELAM_CAPTURE_EN_ENTRY_ENTRY_0_2_READ_ACCESS 1
#define ELB_MSE_CSR_DHS_ELAM_CAPTURE_EN_ENTRY_ENTRY_0_2_WRITE_ACCESS 1
#define ELB_MSE_CSR_DHS_ELAM_CAPTURE_EN_ENTRY_ENTRY_0_2_READ_MASK 0xffffffff
#define ELB_MSE_CSR_DHS_ELAM_CAPTURE_EN_ENTRY_ENTRY_0_2_WRITE_MASK 0xffffffff
/* Register member: elb_mse_csr::dhs_elam_capture_en::entry.entry_1_2      */
/* Register type referenced: elb_mse_csr::dhs_elam_capture_en::entry::entry_1_2 */
/* Register template referenced: elb_mse_csr::dhs_elam_capture_en::entry::entry_1_2 */
#define ELB_MSE_CSR_DHS_ELAM_CAPTURE_EN_ENTRY_ENTRY_1_2_OFFSET 0x1
#define ELB_MSE_CSR_DHS_ELAM_CAPTURE_EN_ENTRY_ENTRY_1_2_BYTE_OFFSET 0x4
#define ELB_MSE_CSR_DHS_ELAM_CAPTURE_EN_ENTRY_ENTRY_1_2_READ_ACCESS 1
#define ELB_MSE_CSR_DHS_ELAM_CAPTURE_EN_ENTRY_ENTRY_1_2_WRITE_ACCESS 1
#define ELB_MSE_CSR_DHS_ELAM_CAPTURE_EN_ENTRY_ENTRY_1_2_RESET_VALUE 0x00000000
#define ELB_MSE_CSR_DHS_ELAM_CAPTURE_EN_ENTRY_ENTRY_1_2_RESET_MASK 0xfffffc00
#define ELB_MSE_CSR_DHS_ELAM_CAPTURE_EN_ENTRY_ENTRY_1_2_READ_MASK 0xffffffff
#define ELB_MSE_CSR_DHS_ELAM_CAPTURE_EN_ENTRY_ENTRY_1_2_WRITE_MASK 0x000003ff

/* Wide Register type: elb_mse_csr::dhs_elam_capture_en::entry             */
/* Wide Register template: elb_mse_csr::dhs_elam_capture_en::entry         */
/* Source filename: elba/design/ms/src/mse.gcsr, line: 219                 */
#define ELB_MSE_CSR_DHS_ELAM_CAPTURE_EN_ENTRY_SIZE 0x1
#define ELB_MSE_CSR_DHS_ELAM_CAPTURE_EN_ENTRY_BYTE_SIZE 0x8

/* Register type: elb_mse_csr::dhs_elam_capture_en::entry::entry_0_2       */
/* Register template: elb_mse_csr::dhs_elam_capture_en::entry::entry_0_2   */
/* Source filename: elba/design/ms/src/mse.gcsr, line: 219                 */
/* Field member: elb_mse_csr::dhs_elam_capture_en::entry::entry_0_2.match_11_0 */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 112 */
#define ELB_MSE_CSR_DHS_ELAM_CAPTURE_EN_ENTRY_ENTRY_0_2_MATCH_11_0_MSB 31
#define ELB_MSE_CSR_DHS_ELAM_CAPTURE_EN_ENTRY_ENTRY_0_2_MATCH_11_0_LSB 20
#define ELB_MSE_CSR_DHS_ELAM_CAPTURE_EN_ENTRY_ENTRY_0_2_MATCH_11_0_WIDTH 12
#define ELB_MSE_CSR_DHS_ELAM_CAPTURE_EN_ENTRY_ENTRY_0_2_MATCH_11_0_READ_ACCESS 1
#define ELB_MSE_CSR_DHS_ELAM_CAPTURE_EN_ENTRY_ENTRY_0_2_MATCH_11_0_WRITE_ACCESS 1
#define ELB_MSE_CSR_DHS_ELAM_CAPTURE_EN_ENTRY_ENTRY_0_2_MATCH_11_0_FIELD_MASK 0xfff00000
#define ELB_MSE_CSR_DHS_ELAM_CAPTURE_EN_ENTRY_ENTRY_0_2_MATCH_11_0_GET(x) \
   (((x) & 0xfff00000) >> 20)
#define ELB_MSE_CSR_DHS_ELAM_CAPTURE_EN_ENTRY_ENTRY_0_2_MATCH_11_0_SET(x) \
   (((x) << 20) & 0xfff00000)
#define ELB_MSE_CSR_DHS_ELAM_CAPTURE_EN_ENTRY_ENTRY_0_2_MATCH_11_0_MODIFY(r, x) \
   ((((x) << 20) & 0xfff00000) | ((r) & 0x000fffff))
/* Field member: elb_mse_csr::dhs_elam_capture_en::entry::entry_0_2.mask   */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 112 */
#define ELB_MSE_CSR_DHS_ELAM_CAPTURE_EN_ENTRY_ENTRY_0_2_MASK_MSB 19
#define ELB_MSE_CSR_DHS_ELAM_CAPTURE_EN_ENTRY_ENTRY_0_2_MASK_LSB 0
#define ELB_MSE_CSR_DHS_ELAM_CAPTURE_EN_ENTRY_ENTRY_0_2_MASK_WIDTH 20
#define ELB_MSE_CSR_DHS_ELAM_CAPTURE_EN_ENTRY_ENTRY_0_2_MASK_READ_ACCESS 1
#define ELB_MSE_CSR_DHS_ELAM_CAPTURE_EN_ENTRY_ENTRY_0_2_MASK_WRITE_ACCESS 1
#define ELB_MSE_CSR_DHS_ELAM_CAPTURE_EN_ENTRY_ENTRY_0_2_MASK_FIELD_MASK 0x000fffff
#define ELB_MSE_CSR_DHS_ELAM_CAPTURE_EN_ENTRY_ENTRY_0_2_MASK_GET(x) \
   ((x) & 0x000fffff)
#define ELB_MSE_CSR_DHS_ELAM_CAPTURE_EN_ENTRY_ENTRY_0_2_MASK_SET(x) \
   ((x) & 0x000fffff)
#define ELB_MSE_CSR_DHS_ELAM_CAPTURE_EN_ENTRY_ENTRY_0_2_MASK_MODIFY(r, x) \
   (((x) & 0x000fffff) | ((r) & 0xfff00000))

/* Register type: elb_mse_csr::dhs_elam_capture_en::entry::entry_1_2       */
/* Register template: elb_mse_csr::dhs_elam_capture_en::entry::entry_1_2   */
/* Source filename: elba/design/ms/src/mse.gcsr, line: 219                 */
/* Field member: elb_mse_csr::dhs_elam_capture_en::entry::entry_1_2.op     */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 112 */
#define ELB_MSE_CSR_DHS_ELAM_CAPTURE_EN_ENTRY_ENTRY_1_2_OP_MSB 9
#define ELB_MSE_CSR_DHS_ELAM_CAPTURE_EN_ENTRY_ENTRY_1_2_OP_LSB 9
#define ELB_MSE_CSR_DHS_ELAM_CAPTURE_EN_ENTRY_ENTRY_1_2_OP_WIDTH 1
#define ELB_MSE_CSR_DHS_ELAM_CAPTURE_EN_ENTRY_ENTRY_1_2_OP_READ_ACCESS 1
#define ELB_MSE_CSR_DHS_ELAM_CAPTURE_EN_ENTRY_ENTRY_1_2_OP_WRITE_ACCESS 1
#define ELB_MSE_CSR_DHS_ELAM_CAPTURE_EN_ENTRY_ENTRY_1_2_OP_FIELD_MASK 0x00000200
#define ELB_MSE_CSR_DHS_ELAM_CAPTURE_EN_ENTRY_ENTRY_1_2_OP_GET(x) \
   (((x) & 0x00000200) >> 9)
#define ELB_MSE_CSR_DHS_ELAM_CAPTURE_EN_ENTRY_ENTRY_1_2_OP_SET(x) \
   (((x) << 9) & 0x00000200)
#define ELB_MSE_CSR_DHS_ELAM_CAPTURE_EN_ENTRY_ENTRY_1_2_OP_MODIFY(r, x) \
   ((((x) << 9) & 0x00000200) | ((r) & 0xfffffdff))
/* Field member: elb_mse_csr::dhs_elam_capture_en::entry::entry_1_2.inv    */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 112 */
#define ELB_MSE_CSR_DHS_ELAM_CAPTURE_EN_ENTRY_ENTRY_1_2_INV_MSB 8
#define ELB_MSE_CSR_DHS_ELAM_CAPTURE_EN_ENTRY_ENTRY_1_2_INV_LSB 8
#define ELB_MSE_CSR_DHS_ELAM_CAPTURE_EN_ENTRY_ENTRY_1_2_INV_WIDTH 1
#define ELB_MSE_CSR_DHS_ELAM_CAPTURE_EN_ENTRY_ENTRY_1_2_INV_READ_ACCESS 1
#define ELB_MSE_CSR_DHS_ELAM_CAPTURE_EN_ENTRY_ENTRY_1_2_INV_WRITE_ACCESS 1
#define ELB_MSE_CSR_DHS_ELAM_CAPTURE_EN_ENTRY_ENTRY_1_2_INV_FIELD_MASK 0x00000100
#define ELB_MSE_CSR_DHS_ELAM_CAPTURE_EN_ENTRY_ENTRY_1_2_INV_GET(x) \
   (((x) & 0x00000100) >> 8)
#define ELB_MSE_CSR_DHS_ELAM_CAPTURE_EN_ENTRY_ENTRY_1_2_INV_SET(x) \
   (((x) << 8) & 0x00000100)
#define ELB_MSE_CSR_DHS_ELAM_CAPTURE_EN_ENTRY_ENTRY_1_2_INV_MODIFY(r, x) \
   ((((x) << 8) & 0x00000100) | ((r) & 0xfffffeff))
/* Field member: elb_mse_csr::dhs_elam_capture_en::entry::entry_1_2.match_19_12 */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 112 */
#define ELB_MSE_CSR_DHS_ELAM_CAPTURE_EN_ENTRY_ENTRY_1_2_MATCH_19_12_MSB 7
#define ELB_MSE_CSR_DHS_ELAM_CAPTURE_EN_ENTRY_ENTRY_1_2_MATCH_19_12_LSB 0
#define ELB_MSE_CSR_DHS_ELAM_CAPTURE_EN_ENTRY_ENTRY_1_2_MATCH_19_12_WIDTH 8
#define ELB_MSE_CSR_DHS_ELAM_CAPTURE_EN_ENTRY_ENTRY_1_2_MATCH_19_12_READ_ACCESS 1
#define ELB_MSE_CSR_DHS_ELAM_CAPTURE_EN_ENTRY_ENTRY_1_2_MATCH_19_12_WRITE_ACCESS 1
#define ELB_MSE_CSR_DHS_ELAM_CAPTURE_EN_ENTRY_ENTRY_1_2_MATCH_19_12_FIELD_MASK 0x000000ff
#define ELB_MSE_CSR_DHS_ELAM_CAPTURE_EN_ENTRY_ENTRY_1_2_MATCH_19_12_GET(x) \
   ((x) & 0x000000ff)
#define ELB_MSE_CSR_DHS_ELAM_CAPTURE_EN_ENTRY_ENTRY_1_2_MATCH_19_12_SET(x) \
   ((x) & 0x000000ff)
#define ELB_MSE_CSR_DHS_ELAM_CAPTURE_EN_ENTRY_ENTRY_1_2_MATCH_19_12_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Wide Register type: elb_mse_csr::sta_elam                               */
/* Wide Register template: elb_mse_csr::sta_elam                           */
/* Source filename: elba/design/ms/src/mse.gcsr, line: 227                 */
#define ELB_MSE_CSR_STA_ELAM_SIZE 0x4
#define ELB_MSE_CSR_STA_ELAM_BYTE_SIZE 0x10

/* Register type: elb_mse_csr::sta_elam::sta_elam_0_3                      */
/* Register template: elb_mse_csr::sta_elam::sta_elam_0_3                  */
/* Source filename: elba/design/ms/src/mse.gcsr, line: 227                 */
/* Field member: elb_mse_csr::sta_elam::sta_elam_0_3.mem_wpt_1_0           */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 74 */
#define ELB_MSE_CSR_STA_ELAM_STA_ELAM_0_3_MEM_WPT_1_0_MSB 31
#define ELB_MSE_CSR_STA_ELAM_STA_ELAM_0_3_MEM_WPT_1_0_LSB 30
#define ELB_MSE_CSR_STA_ELAM_STA_ELAM_0_3_MEM_WPT_1_0_WIDTH 2
#define ELB_MSE_CSR_STA_ELAM_STA_ELAM_0_3_MEM_WPT_1_0_READ_ACCESS 1
#define ELB_MSE_CSR_STA_ELAM_STA_ELAM_0_3_MEM_WPT_1_0_WRITE_ACCESS 0
#define ELB_MSE_CSR_STA_ELAM_STA_ELAM_0_3_MEM_WPT_1_0_FIELD_MASK 0xc0000000
#define ELB_MSE_CSR_STA_ELAM_STA_ELAM_0_3_MEM_WPT_1_0_GET(x) \
   (((x) & 0xc0000000) >> 30)
#define ELB_MSE_CSR_STA_ELAM_STA_ELAM_0_3_MEM_WPT_1_0_SET(x) \
   (((x) << 30) & 0xc0000000)
#define ELB_MSE_CSR_STA_ELAM_STA_ELAM_0_3_MEM_WPT_1_0_MODIFY(r, x) \
   ((((x) << 30) & 0xc0000000) | ((r) & 0x3fffffff))
/* Field member: elb_mse_csr::sta_elam::sta_elam_0_3.num_post_sample       */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 74 */
#define ELB_MSE_CSR_STA_ELAM_STA_ELAM_0_3_NUM_POST_SAMPLE_MSB 29
#define ELB_MSE_CSR_STA_ELAM_STA_ELAM_0_3_NUM_POST_SAMPLE_LSB 22
#define ELB_MSE_CSR_STA_ELAM_STA_ELAM_0_3_NUM_POST_SAMPLE_WIDTH 8
#define ELB_MSE_CSR_STA_ELAM_STA_ELAM_0_3_NUM_POST_SAMPLE_READ_ACCESS 1
#define ELB_MSE_CSR_STA_ELAM_STA_ELAM_0_3_NUM_POST_SAMPLE_WRITE_ACCESS 0
#define ELB_MSE_CSR_STA_ELAM_STA_ELAM_0_3_NUM_POST_SAMPLE_FIELD_MASK 0x3fc00000
#define ELB_MSE_CSR_STA_ELAM_STA_ELAM_0_3_NUM_POST_SAMPLE_GET(x) \
   (((x) & 0x3fc00000) >> 22)
#define ELB_MSE_CSR_STA_ELAM_STA_ELAM_0_3_NUM_POST_SAMPLE_SET(x) \
   (((x) << 22) & 0x3fc00000)
#define ELB_MSE_CSR_STA_ELAM_STA_ELAM_0_3_NUM_POST_SAMPLE_MODIFY(r, x) \
   ((((x) << 22) & 0x3fc00000) | ((r) & 0xc03fffff))
/* Field member: elb_mse_csr::sta_elam::sta_elam_0_3.num_sample            */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 74 */
#define ELB_MSE_CSR_STA_ELAM_STA_ELAM_0_3_NUM_SAMPLE_MSB 21
#define ELB_MSE_CSR_STA_ELAM_STA_ELAM_0_3_NUM_SAMPLE_LSB 14
#define ELB_MSE_CSR_STA_ELAM_STA_ELAM_0_3_NUM_SAMPLE_WIDTH 8
#define ELB_MSE_CSR_STA_ELAM_STA_ELAM_0_3_NUM_SAMPLE_READ_ACCESS 1
#define ELB_MSE_CSR_STA_ELAM_STA_ELAM_0_3_NUM_SAMPLE_WRITE_ACCESS 0
#define ELB_MSE_CSR_STA_ELAM_STA_ELAM_0_3_NUM_SAMPLE_FIELD_MASK 0x003fc000
#define ELB_MSE_CSR_STA_ELAM_STA_ELAM_0_3_NUM_SAMPLE_GET(x) \
   (((x) & 0x003fc000) >> 14)
#define ELB_MSE_CSR_STA_ELAM_STA_ELAM_0_3_NUM_SAMPLE_SET(x) \
   (((x) << 14) & 0x003fc000)
#define ELB_MSE_CSR_STA_ELAM_STA_ELAM_0_3_NUM_SAMPLE_MODIFY(r, x) \
   ((((x) << 14) & 0x003fc000) | ((r) & 0xffc03fff))
/* Field member: elb_mse_csr::sta_elam::sta_elam_0_3.capture_stopped       */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 74 */
#define ELB_MSE_CSR_STA_ELAM_STA_ELAM_0_3_CAPTURE_STOPPED_MSB 13
#define ELB_MSE_CSR_STA_ELAM_STA_ELAM_0_3_CAPTURE_STOPPED_LSB 13
#define ELB_MSE_CSR_STA_ELAM_STA_ELAM_0_3_CAPTURE_STOPPED_WIDTH 1
#define ELB_MSE_CSR_STA_ELAM_STA_ELAM_0_3_CAPTURE_STOPPED_READ_ACCESS 1
#define ELB_MSE_CSR_STA_ELAM_STA_ELAM_0_3_CAPTURE_STOPPED_WRITE_ACCESS 0
#define ELB_MSE_CSR_STA_ELAM_STA_ELAM_0_3_CAPTURE_STOPPED_FIELD_MASK 0x00002000
#define ELB_MSE_CSR_STA_ELAM_STA_ELAM_0_3_CAPTURE_STOPPED_GET(x) \
   (((x) & 0x00002000) >> 13)
#define ELB_MSE_CSR_STA_ELAM_STA_ELAM_0_3_CAPTURE_STOPPED_SET(x) \
   (((x) << 13) & 0x00002000)
#define ELB_MSE_CSR_STA_ELAM_STA_ELAM_0_3_CAPTURE_STOPPED_MODIFY(r, x) \
   ((((x) << 13) & 0x00002000) | ((r) & 0xffffdfff))
/* Field member: elb_mse_csr::sta_elam::sta_elam_0_3.triggered             */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 74 */
#define ELB_MSE_CSR_STA_ELAM_STA_ELAM_0_3_TRIGGERED_MSB 12
#define ELB_MSE_CSR_STA_ELAM_STA_ELAM_0_3_TRIGGERED_LSB 12
#define ELB_MSE_CSR_STA_ELAM_STA_ELAM_0_3_TRIGGERED_WIDTH 1
#define ELB_MSE_CSR_STA_ELAM_STA_ELAM_0_3_TRIGGERED_READ_ACCESS 1
#define ELB_MSE_CSR_STA_ELAM_STA_ELAM_0_3_TRIGGERED_WRITE_ACCESS 0
#define ELB_MSE_CSR_STA_ELAM_STA_ELAM_0_3_TRIGGERED_FIELD_MASK 0x00001000
#define ELB_MSE_CSR_STA_ELAM_STA_ELAM_0_3_TRIGGERED_GET(x) \
   (((x) & 0x00001000) >> 12)
#define ELB_MSE_CSR_STA_ELAM_STA_ELAM_0_3_TRIGGERED_SET(x) \
   (((x) << 12) & 0x00001000)
#define ELB_MSE_CSR_STA_ELAM_STA_ELAM_0_3_TRIGGERED_MODIFY(r, x) \
   ((((x) << 12) & 0x00001000) | ((r) & 0xffffefff))
/* Field member: elb_mse_csr::sta_elam::sta_elam_0_3.cnt                   */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 74 */
#define ELB_MSE_CSR_STA_ELAM_STA_ELAM_0_3_CNT_MSB 11
#define ELB_MSE_CSR_STA_ELAM_STA_ELAM_0_3_CNT_LSB 4
#define ELB_MSE_CSR_STA_ELAM_STA_ELAM_0_3_CNT_WIDTH 8
#define ELB_MSE_CSR_STA_ELAM_STA_ELAM_0_3_CNT_READ_ACCESS 1
#define ELB_MSE_CSR_STA_ELAM_STA_ELAM_0_3_CNT_WRITE_ACCESS 0
#define ELB_MSE_CSR_STA_ELAM_STA_ELAM_0_3_CNT_FIELD_MASK 0x00000ff0
#define ELB_MSE_CSR_STA_ELAM_STA_ELAM_0_3_CNT_GET(x) \
   (((x) & 0x00000ff0) >> 4)
#define ELB_MSE_CSR_STA_ELAM_STA_ELAM_0_3_CNT_SET(x) \
   (((x) << 4) & 0x00000ff0)
#define ELB_MSE_CSR_STA_ELAM_STA_ELAM_0_3_CNT_MODIFY(r, x) \
   ((((x) << 4) & 0x00000ff0) | ((r) & 0xfffff00f))
/* Field member: elb_mse_csr::sta_elam::sta_elam_0_3.state                 */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 74 */
#define ELB_MSE_CSR_STA_ELAM_STA_ELAM_0_3_STATE_MSB 3
#define ELB_MSE_CSR_STA_ELAM_STA_ELAM_0_3_STATE_LSB 0
#define ELB_MSE_CSR_STA_ELAM_STA_ELAM_0_3_STATE_WIDTH 4
#define ELB_MSE_CSR_STA_ELAM_STA_ELAM_0_3_STATE_READ_ACCESS 1
#define ELB_MSE_CSR_STA_ELAM_STA_ELAM_0_3_STATE_WRITE_ACCESS 0
#define ELB_MSE_CSR_STA_ELAM_STA_ELAM_0_3_STATE_FIELD_MASK 0x0000000f
#define ELB_MSE_CSR_STA_ELAM_STA_ELAM_0_3_STATE_GET(x) ((x) & 0x0000000f)
#define ELB_MSE_CSR_STA_ELAM_STA_ELAM_0_3_STATE_SET(x) ((x) & 0x0000000f)
#define ELB_MSE_CSR_STA_ELAM_STA_ELAM_0_3_STATE_MODIFY(r, x) \
   (((x) & 0x0000000f) | ((r) & 0xfffffff0))

/* Register type: elb_mse_csr::sta_elam::sta_elam_1_3                      */
/* Register template: elb_mse_csr::sta_elam::sta_elam_1_3                  */
/* Source filename: elba/design/ms/src/mse.gcsr, line: 227                 */
/* Field member: elb_mse_csr::sta_elam::sta_elam_1_3.last_timestamp_26_0   */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 74 */
#define ELB_MSE_CSR_STA_ELAM_STA_ELAM_1_3_LAST_TIMESTAMP_26_0_MSB 31
#define ELB_MSE_CSR_STA_ELAM_STA_ELAM_1_3_LAST_TIMESTAMP_26_0_LSB 5
#define ELB_MSE_CSR_STA_ELAM_STA_ELAM_1_3_LAST_TIMESTAMP_26_0_WIDTH 27
#define ELB_MSE_CSR_STA_ELAM_STA_ELAM_1_3_LAST_TIMESTAMP_26_0_READ_ACCESS 1
#define ELB_MSE_CSR_STA_ELAM_STA_ELAM_1_3_LAST_TIMESTAMP_26_0_WRITE_ACCESS 0
#define ELB_MSE_CSR_STA_ELAM_STA_ELAM_1_3_LAST_TIMESTAMP_26_0_FIELD_MASK 0xffffffe0
#define ELB_MSE_CSR_STA_ELAM_STA_ELAM_1_3_LAST_TIMESTAMP_26_0_GET(x) \
   (((x) & 0xffffffe0) >> 5)
#define ELB_MSE_CSR_STA_ELAM_STA_ELAM_1_3_LAST_TIMESTAMP_26_0_SET(x) \
   (((x) << 5) & 0xffffffe0)
#define ELB_MSE_CSR_STA_ELAM_STA_ELAM_1_3_LAST_TIMESTAMP_26_0_MODIFY(r, x) \
   ((((x) << 5) & 0xffffffe0) | ((r) & 0x0000001f))
/* Field member: elb_mse_csr::sta_elam::sta_elam_1_3.mem_wpt_6_2           */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 74 */
#define ELB_MSE_CSR_STA_ELAM_STA_ELAM_1_3_MEM_WPT_6_2_MSB 4
#define ELB_MSE_CSR_STA_ELAM_STA_ELAM_1_3_MEM_WPT_6_2_LSB 0
#define ELB_MSE_CSR_STA_ELAM_STA_ELAM_1_3_MEM_WPT_6_2_WIDTH 5
#define ELB_MSE_CSR_STA_ELAM_STA_ELAM_1_3_MEM_WPT_6_2_READ_ACCESS 1
#define ELB_MSE_CSR_STA_ELAM_STA_ELAM_1_3_MEM_WPT_6_2_WRITE_ACCESS 0
#define ELB_MSE_CSR_STA_ELAM_STA_ELAM_1_3_MEM_WPT_6_2_FIELD_MASK 0x0000001f
#define ELB_MSE_CSR_STA_ELAM_STA_ELAM_1_3_MEM_WPT_6_2_GET(x) \
   ((x) & 0x0000001f)
#define ELB_MSE_CSR_STA_ELAM_STA_ELAM_1_3_MEM_WPT_6_2_SET(x) \
   ((x) & 0x0000001f)
#define ELB_MSE_CSR_STA_ELAM_STA_ELAM_1_3_MEM_WPT_6_2_MODIFY(r, x) \
   (((x) & 0x0000001f) | ((r) & 0xffffffe0))

/* Register type: elb_mse_csr::sta_elam::sta_elam_2_3                      */
/* Register template: elb_mse_csr::sta_elam::sta_elam_2_3                  */
/* Source filename: elba/design/ms/src/mse.gcsr, line: 227                 */
/* Field member: elb_mse_csr::sta_elam::sta_elam_2_3.last_timestamp_47_27  */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 74 */
#define ELB_MSE_CSR_STA_ELAM_STA_ELAM_2_3_LAST_TIMESTAMP_47_27_MSB 20
#define ELB_MSE_CSR_STA_ELAM_STA_ELAM_2_3_LAST_TIMESTAMP_47_27_LSB 0
#define ELB_MSE_CSR_STA_ELAM_STA_ELAM_2_3_LAST_TIMESTAMP_47_27_WIDTH 21
#define ELB_MSE_CSR_STA_ELAM_STA_ELAM_2_3_LAST_TIMESTAMP_47_27_READ_ACCESS 1
#define ELB_MSE_CSR_STA_ELAM_STA_ELAM_2_3_LAST_TIMESTAMP_47_27_WRITE_ACCESS 0
#define ELB_MSE_CSR_STA_ELAM_STA_ELAM_2_3_LAST_TIMESTAMP_47_27_FIELD_MASK 0x001fffff
#define ELB_MSE_CSR_STA_ELAM_STA_ELAM_2_3_LAST_TIMESTAMP_47_27_GET(x) \
   ((x) & 0x001fffff)
#define ELB_MSE_CSR_STA_ELAM_STA_ELAM_2_3_LAST_TIMESTAMP_47_27_SET(x) \
   ((x) & 0x001fffff)
#define ELB_MSE_CSR_STA_ELAM_STA_ELAM_2_3_LAST_TIMESTAMP_47_27_MODIFY(r, x) \
   (((x) & 0x001fffff) | ((r) & 0xffe00000))

/* Wide Memory type: elb_mse_csr::dhs_elam_mem                             */
/* Wide Memory template: elb_mse_csr::dhs_elam_mem                         */
/* Source filename: elba/design/ms/src/mse.gcsr, line: 239                 */
#define ELB_MSE_CSR_DHS_ELAM_MEM_SIZE 0x10
#define ELB_MSE_CSR_DHS_ELAM_MEM_BYTE_SIZE 0x40
#define ELB_MSE_CSR_DHS_ELAM_MEM_ENTRIES 0x1
#define ELB_MSE_CSR_DHS_ELAM_MEM_MSB 273
#define ELB_MSE_CSR_DHS_ELAM_MEM_LSB 0
#define ELB_MSE_CSR_DHS_ELAM_MEM_WIDTH 274
/* Wide Register member: elb_mse_csr::dhs_elam_mem.entry                   */
/* Wide Register type referenced: elb_mse_csr::dhs_elam_mem::entry         */
/* Wide Register template referenced: elb_mse_csr::dhs_elam_mem::entry     */
#define ELB_MSE_CSR_DHS_ELAM_MEM_ENTRY_OFFSET 0x0
#define ELB_MSE_CSR_DHS_ELAM_MEM_ENTRY_BYTE_OFFSET 0x0
#define ELB_MSE_CSR_DHS_ELAM_MEM_ENTRY_READ_ACCESS 1
#define ELB_MSE_CSR_DHS_ELAM_MEM_ENTRY_WRITE_ACCESS 1
/* Register member: elb_mse_csr::dhs_elam_mem::entry.entry_0_16            */
/* Register type referenced: elb_mse_csr::dhs_elam_mem::entry::entry_0_16  */
/* Register template referenced: elb_mse_csr::dhs_elam_mem::entry::entry_0_16 */
#define ELB_MSE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_0_16_OFFSET 0x0
#define ELB_MSE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_0_16_BYTE_OFFSET 0x0
#define ELB_MSE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_0_16_READ_ACCESS 1
#define ELB_MSE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_0_16_WRITE_ACCESS 1
#define ELB_MSE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_0_16_READ_MASK 0xffffffff
#define ELB_MSE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_0_16_WRITE_MASK 0xffffffff
/* Register member: elb_mse_csr::dhs_elam_mem::entry.entry_1_16            */
/* Register type referenced: elb_mse_csr::dhs_elam_mem::entry::entry_1_16  */
/* Register template referenced: elb_mse_csr::dhs_elam_mem::entry::entry_1_16 */
#define ELB_MSE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_1_16_OFFSET 0x1
#define ELB_MSE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_1_16_BYTE_OFFSET 0x4
#define ELB_MSE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_1_16_READ_ACCESS 1
#define ELB_MSE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_1_16_WRITE_ACCESS 1
#define ELB_MSE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_1_16_READ_MASK 0xffffffff
#define ELB_MSE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_1_16_WRITE_MASK 0xffffffff
/* Register member: elb_mse_csr::dhs_elam_mem::entry.entry_2_16            */
/* Register type referenced: elb_mse_csr::dhs_elam_mem::entry::entry_2_16  */
/* Register template referenced: elb_mse_csr::dhs_elam_mem::entry::entry_2_16 */
#define ELB_MSE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_2_16_OFFSET 0x2
#define ELB_MSE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_2_16_BYTE_OFFSET 0x8
#define ELB_MSE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_2_16_READ_ACCESS 1
#define ELB_MSE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_2_16_WRITE_ACCESS 1
#define ELB_MSE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_2_16_READ_MASK 0xffffffff
#define ELB_MSE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_2_16_WRITE_MASK 0xffffffff
/* Register member: elb_mse_csr::dhs_elam_mem::entry.entry_3_16            */
/* Register type referenced: elb_mse_csr::dhs_elam_mem::entry::entry_3_16  */
/* Register template referenced: elb_mse_csr::dhs_elam_mem::entry::entry_3_16 */
#define ELB_MSE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_3_16_OFFSET 0x3
#define ELB_MSE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_3_16_BYTE_OFFSET 0xc
#define ELB_MSE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_3_16_READ_ACCESS 1
#define ELB_MSE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_3_16_WRITE_ACCESS 1
#define ELB_MSE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_3_16_READ_MASK 0xffffffff
#define ELB_MSE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_3_16_WRITE_MASK 0xffffffff
/* Register member: elb_mse_csr::dhs_elam_mem::entry.entry_4_16            */
/* Register type referenced: elb_mse_csr::dhs_elam_mem::entry::entry_4_16  */
/* Register template referenced: elb_mse_csr::dhs_elam_mem::entry::entry_4_16 */
#define ELB_MSE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_4_16_OFFSET 0x4
#define ELB_MSE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_4_16_BYTE_OFFSET 0x10
#define ELB_MSE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_4_16_READ_ACCESS 1
#define ELB_MSE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_4_16_WRITE_ACCESS 1
#define ELB_MSE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_4_16_READ_MASK 0xffffffff
#define ELB_MSE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_4_16_WRITE_MASK 0xffffffff
/* Register member: elb_mse_csr::dhs_elam_mem::entry.entry_5_16            */
/* Register type referenced: elb_mse_csr::dhs_elam_mem::entry::entry_5_16  */
/* Register template referenced: elb_mse_csr::dhs_elam_mem::entry::entry_5_16 */
#define ELB_MSE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_5_16_OFFSET 0x5
#define ELB_MSE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_5_16_BYTE_OFFSET 0x14
#define ELB_MSE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_5_16_READ_ACCESS 1
#define ELB_MSE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_5_16_WRITE_ACCESS 1
#define ELB_MSE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_5_16_READ_MASK 0xffffffff
#define ELB_MSE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_5_16_WRITE_MASK 0xffffffff
/* Register member: elb_mse_csr::dhs_elam_mem::entry.entry_6_16            */
/* Register type referenced: elb_mse_csr::dhs_elam_mem::entry::entry_6_16  */
/* Register template referenced: elb_mse_csr::dhs_elam_mem::entry::entry_6_16 */
#define ELB_MSE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_6_16_OFFSET 0x6
#define ELB_MSE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_6_16_BYTE_OFFSET 0x18
#define ELB_MSE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_6_16_READ_ACCESS 1
#define ELB_MSE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_6_16_WRITE_ACCESS 1
#define ELB_MSE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_6_16_READ_MASK 0xffffffff
#define ELB_MSE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_6_16_WRITE_MASK 0xffffffff
/* Register member: elb_mse_csr::dhs_elam_mem::entry.entry_7_16            */
/* Register type referenced: elb_mse_csr::dhs_elam_mem::entry::entry_7_16  */
/* Register template referenced: elb_mse_csr::dhs_elam_mem::entry::entry_7_16 */
#define ELB_MSE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_7_16_OFFSET 0x7
#define ELB_MSE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_7_16_BYTE_OFFSET 0x1c
#define ELB_MSE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_7_16_READ_ACCESS 1
#define ELB_MSE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_7_16_WRITE_ACCESS 1
#define ELB_MSE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_7_16_READ_MASK 0xffffffff
#define ELB_MSE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_7_16_WRITE_MASK 0xffffffff
/* Register member: elb_mse_csr::dhs_elam_mem::entry.entry_8_16            */
/* Register type referenced: elb_mse_csr::dhs_elam_mem::entry::entry_8_16  */
/* Register template referenced: elb_mse_csr::dhs_elam_mem::entry::entry_8_16 */
#define ELB_MSE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_8_16_OFFSET 0x8
#define ELB_MSE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_8_16_BYTE_OFFSET 0x20
#define ELB_MSE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_8_16_READ_ACCESS 1
#define ELB_MSE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_8_16_WRITE_ACCESS 1
#define ELB_MSE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_8_16_RESET_VALUE 0x00000000
#define ELB_MSE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_8_16_RESET_MASK 0xfffc0000
#define ELB_MSE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_8_16_READ_MASK 0xffffffff
#define ELB_MSE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_8_16_WRITE_MASK 0x0003ffff
/* Register member: elb_mse_csr::dhs_elam_mem::entry.entry_9_16            */
/* Register type referenced: elb_mse_csr::dhs_elam_mem::entry::entry_9_16  */
/* Register template referenced: elb_mse_csr::dhs_elam_mem::entry::entry_9_16 */
#define ELB_MSE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_9_16_OFFSET 0x9
#define ELB_MSE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_9_16_BYTE_OFFSET 0x24
#define ELB_MSE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_9_16_READ_ACCESS 1
#define ELB_MSE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_9_16_WRITE_ACCESS 1
#define ELB_MSE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_9_16_RESET_VALUE 0x00000000
#define ELB_MSE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_9_16_RESET_MASK 0xffffffff
#define ELB_MSE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_9_16_READ_MASK 0xffffffff
#define ELB_MSE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_9_16_WRITE_MASK 0x00000000
/* Register member: elb_mse_csr::dhs_elam_mem::entry.entry_10_16           */
/* Register type referenced: elb_mse_csr::dhs_elam_mem::entry::entry_10_16 */
/* Register template referenced: elb_mse_csr::dhs_elam_mem::entry::entry_10_16 */
#define ELB_MSE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_10_16_OFFSET 0xa
#define ELB_MSE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_10_16_BYTE_OFFSET 0x28
#define ELB_MSE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_10_16_READ_ACCESS 1
#define ELB_MSE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_10_16_WRITE_ACCESS 1
#define ELB_MSE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_10_16_RESET_VALUE 0x00000000
#define ELB_MSE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_10_16_RESET_MASK 0xffffffff
#define ELB_MSE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_10_16_READ_MASK 0xffffffff
#define ELB_MSE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_10_16_WRITE_MASK 0x00000000
/* Register member: elb_mse_csr::dhs_elam_mem::entry.entry_11_16           */
/* Register type referenced: elb_mse_csr::dhs_elam_mem::entry::entry_11_16 */
/* Register template referenced: elb_mse_csr::dhs_elam_mem::entry::entry_11_16 */
#define ELB_MSE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_11_16_OFFSET 0xb
#define ELB_MSE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_11_16_BYTE_OFFSET 0x2c
#define ELB_MSE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_11_16_READ_ACCESS 1
#define ELB_MSE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_11_16_WRITE_ACCESS 1
#define ELB_MSE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_11_16_RESET_VALUE 0x00000000
#define ELB_MSE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_11_16_RESET_MASK 0xffffffff
#define ELB_MSE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_11_16_READ_MASK 0xffffffff
#define ELB_MSE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_11_16_WRITE_MASK 0x00000000
/* Register member: elb_mse_csr::dhs_elam_mem::entry.entry_12_16           */
/* Register type referenced: elb_mse_csr::dhs_elam_mem::entry::entry_12_16 */
/* Register template referenced: elb_mse_csr::dhs_elam_mem::entry::entry_12_16 */
#define ELB_MSE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_12_16_OFFSET 0xc
#define ELB_MSE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_12_16_BYTE_OFFSET 0x30
#define ELB_MSE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_12_16_READ_ACCESS 1
#define ELB_MSE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_12_16_WRITE_ACCESS 1
#define ELB_MSE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_12_16_RESET_VALUE 0x00000000
#define ELB_MSE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_12_16_RESET_MASK 0xffffffff
#define ELB_MSE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_12_16_READ_MASK 0xffffffff
#define ELB_MSE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_12_16_WRITE_MASK 0x00000000
/* Register member: elb_mse_csr::dhs_elam_mem::entry.entry_13_16           */
/* Register type referenced: elb_mse_csr::dhs_elam_mem::entry::entry_13_16 */
/* Register template referenced: elb_mse_csr::dhs_elam_mem::entry::entry_13_16 */
#define ELB_MSE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_13_16_OFFSET 0xd
#define ELB_MSE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_13_16_BYTE_OFFSET 0x34
#define ELB_MSE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_13_16_READ_ACCESS 1
#define ELB_MSE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_13_16_WRITE_ACCESS 1
#define ELB_MSE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_13_16_RESET_VALUE 0x00000000
#define ELB_MSE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_13_16_RESET_MASK 0xffffffff
#define ELB_MSE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_13_16_READ_MASK 0xffffffff
#define ELB_MSE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_13_16_WRITE_MASK 0x00000000
/* Register member: elb_mse_csr::dhs_elam_mem::entry.entry_14_16           */
/* Register type referenced: elb_mse_csr::dhs_elam_mem::entry::entry_14_16 */
/* Register template referenced: elb_mse_csr::dhs_elam_mem::entry::entry_14_16 */
#define ELB_MSE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_14_16_OFFSET 0xe
#define ELB_MSE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_14_16_BYTE_OFFSET 0x38
#define ELB_MSE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_14_16_READ_ACCESS 1
#define ELB_MSE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_14_16_WRITE_ACCESS 1
#define ELB_MSE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_14_16_RESET_VALUE 0x00000000
#define ELB_MSE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_14_16_RESET_MASK 0xffffffff
#define ELB_MSE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_14_16_READ_MASK 0xffffffff
#define ELB_MSE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_14_16_WRITE_MASK 0x00000000
/* Register member: elb_mse_csr::dhs_elam_mem::entry.entry_15_16           */
/* Register type referenced: elb_mse_csr::dhs_elam_mem::entry::entry_15_16 */
/* Register template referenced: elb_mse_csr::dhs_elam_mem::entry::entry_15_16 */
#define ELB_MSE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_15_16_OFFSET 0xf
#define ELB_MSE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_15_16_BYTE_OFFSET 0x3c
#define ELB_MSE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_15_16_READ_ACCESS 1
#define ELB_MSE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_15_16_WRITE_ACCESS 1
#define ELB_MSE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_15_16_RESET_VALUE 0x00000000
#define ELB_MSE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_15_16_RESET_MASK 0xffffffff
#define ELB_MSE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_15_16_READ_MASK 0xffffffff
#define ELB_MSE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_15_16_WRITE_MASK 0x00000000

/* Wide Register type: elb_mse_csr::dhs_elam_mem::entry                    */
/* Wide Register template: elb_mse_csr::dhs_elam_mem::entry                */
/* Source filename: elba/design/ms/src/mse.gcsr, line: 245                 */
#define ELB_MSE_CSR_DHS_ELAM_MEM_ENTRY_SIZE 0x1
#define ELB_MSE_CSR_DHS_ELAM_MEM_ENTRY_BYTE_SIZE 0x40

/* Register type: elb_mse_csr::dhs_elam_mem::entry::entry_0_16             */
/* Register template: elb_mse_csr::dhs_elam_mem::entry::entry_0_16         */
/* Source filename: elba/design/ms/src/mse.gcsr, line: 245                 */
/* Field member: elb_mse_csr::dhs_elam_mem::entry::entry_0_16.data_31_0    */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 195 */
#define ELB_MSE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_0_16_DATA_31_0_MSB 31
#define ELB_MSE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_0_16_DATA_31_0_LSB 0
#define ELB_MSE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_0_16_DATA_31_0_WIDTH 32
#define ELB_MSE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_0_16_DATA_31_0_READ_ACCESS 1
#define ELB_MSE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_0_16_DATA_31_0_WRITE_ACCESS 1
#define ELB_MSE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_0_16_DATA_31_0_FIELD_MASK 0xffffffff
#define ELB_MSE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_0_16_DATA_31_0_GET(x) \
   ((x) & 0xffffffff)
#define ELB_MSE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_0_16_DATA_31_0_SET(x) \
   ((x) & 0xffffffff)
#define ELB_MSE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_0_16_DATA_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: elb_mse_csr::dhs_elam_mem::entry::entry_1_16             */
/* Register template: elb_mse_csr::dhs_elam_mem::entry::entry_1_16         */
/* Source filename: elba/design/ms/src/mse.gcsr, line: 245                 */
/* Field member: elb_mse_csr::dhs_elam_mem::entry::entry_1_16.data_63_32   */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 195 */
#define ELB_MSE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_1_16_DATA_63_32_MSB 31
#define ELB_MSE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_1_16_DATA_63_32_LSB 0
#define ELB_MSE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_1_16_DATA_63_32_WIDTH 32
#define ELB_MSE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_1_16_DATA_63_32_READ_ACCESS 1
#define ELB_MSE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_1_16_DATA_63_32_WRITE_ACCESS 1
#define ELB_MSE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_1_16_DATA_63_32_FIELD_MASK 0xffffffff
#define ELB_MSE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_1_16_DATA_63_32_GET(x) \
   ((x) & 0xffffffff)
#define ELB_MSE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_1_16_DATA_63_32_SET(x) \
   ((x) & 0xffffffff)
#define ELB_MSE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_1_16_DATA_63_32_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: elb_mse_csr::dhs_elam_mem::entry::entry_2_16             */
/* Register template: elb_mse_csr::dhs_elam_mem::entry::entry_2_16         */
/* Source filename: elba/design/ms/src/mse.gcsr, line: 245                 */
/* Field member: elb_mse_csr::dhs_elam_mem::entry::entry_2_16.data_95_64   */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 195 */
#define ELB_MSE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_2_16_DATA_95_64_MSB 31
#define ELB_MSE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_2_16_DATA_95_64_LSB 0
#define ELB_MSE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_2_16_DATA_95_64_WIDTH 32
#define ELB_MSE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_2_16_DATA_95_64_READ_ACCESS 1
#define ELB_MSE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_2_16_DATA_95_64_WRITE_ACCESS 1
#define ELB_MSE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_2_16_DATA_95_64_FIELD_MASK 0xffffffff
#define ELB_MSE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_2_16_DATA_95_64_GET(x) \
   ((x) & 0xffffffff)
#define ELB_MSE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_2_16_DATA_95_64_SET(x) \
   ((x) & 0xffffffff)
#define ELB_MSE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_2_16_DATA_95_64_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: elb_mse_csr::dhs_elam_mem::entry::entry_3_16             */
/* Register template: elb_mse_csr::dhs_elam_mem::entry::entry_3_16         */
/* Source filename: elba/design/ms/src/mse.gcsr, line: 245                 */
/* Field member: elb_mse_csr::dhs_elam_mem::entry::entry_3_16.data_127_96  */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 195 */
#define ELB_MSE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_3_16_DATA_127_96_MSB 31
#define ELB_MSE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_3_16_DATA_127_96_LSB 0
#define ELB_MSE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_3_16_DATA_127_96_WIDTH 32
#define ELB_MSE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_3_16_DATA_127_96_READ_ACCESS 1
#define ELB_MSE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_3_16_DATA_127_96_WRITE_ACCESS 1
#define ELB_MSE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_3_16_DATA_127_96_FIELD_MASK 0xffffffff
#define ELB_MSE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_3_16_DATA_127_96_GET(x) \
   ((x) & 0xffffffff)
#define ELB_MSE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_3_16_DATA_127_96_SET(x) \
   ((x) & 0xffffffff)
#define ELB_MSE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_3_16_DATA_127_96_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: elb_mse_csr::dhs_elam_mem::entry::entry_4_16             */
/* Register template: elb_mse_csr::dhs_elam_mem::entry::entry_4_16         */
/* Source filename: elba/design/ms/src/mse.gcsr, line: 245                 */
/* Field member: elb_mse_csr::dhs_elam_mem::entry::entry_4_16.data_159_128 */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 195 */
#define ELB_MSE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_4_16_DATA_159_128_MSB 31
#define ELB_MSE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_4_16_DATA_159_128_LSB 0
#define ELB_MSE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_4_16_DATA_159_128_WIDTH 32
#define ELB_MSE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_4_16_DATA_159_128_READ_ACCESS 1
#define ELB_MSE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_4_16_DATA_159_128_WRITE_ACCESS 1
#define ELB_MSE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_4_16_DATA_159_128_FIELD_MASK 0xffffffff
#define ELB_MSE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_4_16_DATA_159_128_GET(x) \
   ((x) & 0xffffffff)
#define ELB_MSE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_4_16_DATA_159_128_SET(x) \
   ((x) & 0xffffffff)
#define ELB_MSE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_4_16_DATA_159_128_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: elb_mse_csr::dhs_elam_mem::entry::entry_5_16             */
/* Register template: elb_mse_csr::dhs_elam_mem::entry::entry_5_16         */
/* Source filename: elba/design/ms/src/mse.gcsr, line: 245                 */
/* Field member: elb_mse_csr::dhs_elam_mem::entry::entry_5_16.data_191_160 */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 195 */
#define ELB_MSE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_5_16_DATA_191_160_MSB 31
#define ELB_MSE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_5_16_DATA_191_160_LSB 0
#define ELB_MSE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_5_16_DATA_191_160_WIDTH 32
#define ELB_MSE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_5_16_DATA_191_160_READ_ACCESS 1
#define ELB_MSE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_5_16_DATA_191_160_WRITE_ACCESS 1
#define ELB_MSE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_5_16_DATA_191_160_FIELD_MASK 0xffffffff
#define ELB_MSE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_5_16_DATA_191_160_GET(x) \
   ((x) & 0xffffffff)
#define ELB_MSE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_5_16_DATA_191_160_SET(x) \
   ((x) & 0xffffffff)
#define ELB_MSE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_5_16_DATA_191_160_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: elb_mse_csr::dhs_elam_mem::entry::entry_6_16             */
/* Register template: elb_mse_csr::dhs_elam_mem::entry::entry_6_16         */
/* Source filename: elba/design/ms/src/mse.gcsr, line: 245                 */
/* Field member: elb_mse_csr::dhs_elam_mem::entry::entry_6_16.data_223_192 */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 195 */
#define ELB_MSE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_6_16_DATA_223_192_MSB 31
#define ELB_MSE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_6_16_DATA_223_192_LSB 0
#define ELB_MSE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_6_16_DATA_223_192_WIDTH 32
#define ELB_MSE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_6_16_DATA_223_192_READ_ACCESS 1
#define ELB_MSE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_6_16_DATA_223_192_WRITE_ACCESS 1
#define ELB_MSE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_6_16_DATA_223_192_FIELD_MASK 0xffffffff
#define ELB_MSE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_6_16_DATA_223_192_GET(x) \
   ((x) & 0xffffffff)
#define ELB_MSE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_6_16_DATA_223_192_SET(x) \
   ((x) & 0xffffffff)
#define ELB_MSE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_6_16_DATA_223_192_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: elb_mse_csr::dhs_elam_mem::entry::entry_7_16             */
/* Register template: elb_mse_csr::dhs_elam_mem::entry::entry_7_16         */
/* Source filename: elba/design/ms/src/mse.gcsr, line: 245                 */
/* Field member: elb_mse_csr::dhs_elam_mem::entry::entry_7_16.data_255_224 */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 195 */
#define ELB_MSE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_7_16_DATA_255_224_MSB 31
#define ELB_MSE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_7_16_DATA_255_224_LSB 0
#define ELB_MSE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_7_16_DATA_255_224_WIDTH 32
#define ELB_MSE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_7_16_DATA_255_224_READ_ACCESS 1
#define ELB_MSE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_7_16_DATA_255_224_WRITE_ACCESS 1
#define ELB_MSE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_7_16_DATA_255_224_FIELD_MASK 0xffffffff
#define ELB_MSE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_7_16_DATA_255_224_GET(x) \
   ((x) & 0xffffffff)
#define ELB_MSE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_7_16_DATA_255_224_SET(x) \
   ((x) & 0xffffffff)
#define ELB_MSE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_7_16_DATA_255_224_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: elb_mse_csr::dhs_elam_mem::entry::entry_8_16             */
/* Register template: elb_mse_csr::dhs_elam_mem::entry::entry_8_16         */
/* Source filename: elba/design/ms/src/mse.gcsr, line: 245                 */
/* Field member: elb_mse_csr::dhs_elam_mem::entry::entry_8_16.data_273_256 */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 195 */
#define ELB_MSE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_8_16_DATA_273_256_MSB 17
#define ELB_MSE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_8_16_DATA_273_256_LSB 0
#define ELB_MSE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_8_16_DATA_273_256_WIDTH 18
#define ELB_MSE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_8_16_DATA_273_256_READ_ACCESS 1
#define ELB_MSE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_8_16_DATA_273_256_WRITE_ACCESS 1
#define ELB_MSE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_8_16_DATA_273_256_FIELD_MASK 0x0003ffff
#define ELB_MSE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_8_16_DATA_273_256_GET(x) \
   ((x) & 0x0003ffff)
#define ELB_MSE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_8_16_DATA_273_256_SET(x) \
   ((x) & 0x0003ffff)
#define ELB_MSE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_8_16_DATA_273_256_MODIFY(r, x) \
   (((x) & 0x0003ffff) | ((r) & 0xfffc0000))

/* Register type: elb_mse_csr::dhs_elam_mem::entry::entry_9_16             */
/* Register template: elb_mse_csr::dhs_elam_mem::entry::entry_9_16         */
/* Source filename: elba/design/ms/src/mse.gcsr, line: 245                 */

/* Register type: elb_mse_csr::dhs_elam_mem::entry::entry_10_16            */
/* Register template: elb_mse_csr::dhs_elam_mem::entry::entry_10_16        */
/* Source filename: elba/design/ms/src/mse.gcsr, line: 245                 */

/* Register type: elb_mse_csr::dhs_elam_mem::entry::entry_11_16            */
/* Register template: elb_mse_csr::dhs_elam_mem::entry::entry_11_16        */
/* Source filename: elba/design/ms/src/mse.gcsr, line: 245                 */

/* Register type: elb_mse_csr::dhs_elam_mem::entry::entry_12_16            */
/* Register template: elb_mse_csr::dhs_elam_mem::entry::entry_12_16        */
/* Source filename: elba/design/ms/src/mse.gcsr, line: 245                 */

/* Register type: elb_mse_csr::dhs_elam_mem::entry::entry_13_16            */
/* Register template: elb_mse_csr::dhs_elam_mem::entry::entry_13_16        */
/* Source filename: elba/design/ms/src/mse.gcsr, line: 245                 */

/* Register type: elb_mse_csr::dhs_elam_mem::entry::entry_14_16            */
/* Register template: elb_mse_csr::dhs_elam_mem::entry::entry_14_16        */
/* Source filename: elba/design/ms/src/mse.gcsr, line: 245                 */

/* Register type: elb_mse_csr::dhs_elam_mem::entry::entry_15_16            */
/* Register template: elb_mse_csr::dhs_elam_mem::entry::entry_15_16        */
/* Source filename: elba/design/ms/src/mse.gcsr, line: 245                 */

/* Register type: elb_mse_csr::cfg_elam_mem                                */
/* Register template: elb_mse_csr::cfg_elam_mem                            */
/* Source filename: elba/design/ms/src/mse.gcsr, line: 250                 */
/* Field member: elb_mse_csr::cfg_elam_mem.addr                            */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 13 */
#define ELB_MSE_CSR_CFG_ELAM_MEM_ADDR_MSB 8
#define ELB_MSE_CSR_CFG_ELAM_MEM_ADDR_LSB 2
#define ELB_MSE_CSR_CFG_ELAM_MEM_ADDR_WIDTH 7
#define ELB_MSE_CSR_CFG_ELAM_MEM_ADDR_READ_ACCESS 1
#define ELB_MSE_CSR_CFG_ELAM_MEM_ADDR_WRITE_ACCESS 1
#define ELB_MSE_CSR_CFG_ELAM_MEM_ADDR_RESET 0x00
#define ELB_MSE_CSR_CFG_ELAM_MEM_ADDR_FIELD_MASK 0x000001fc
#define ELB_MSE_CSR_CFG_ELAM_MEM_ADDR_GET(x) (((x) & 0x000001fc) >> 2)
#define ELB_MSE_CSR_CFG_ELAM_MEM_ADDR_SET(x) (((x) << 2) & 0x000001fc)
#define ELB_MSE_CSR_CFG_ELAM_MEM_ADDR_MODIFY(r, x) \
   ((((x) << 2) & 0x000001fc) | ((r) & 0xfffffe03))
/* Field member: elb_mse_csr::cfg_elam_mem.eccbypass                       */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 13 */
#define ELB_MSE_CSR_CFG_ELAM_MEM_ECCBYPASS_MSB 1
#define ELB_MSE_CSR_CFG_ELAM_MEM_ECCBYPASS_LSB 1
#define ELB_MSE_CSR_CFG_ELAM_MEM_ECCBYPASS_WIDTH 1
#define ELB_MSE_CSR_CFG_ELAM_MEM_ECCBYPASS_READ_ACCESS 1
#define ELB_MSE_CSR_CFG_ELAM_MEM_ECCBYPASS_WRITE_ACCESS 1
#define ELB_MSE_CSR_CFG_ELAM_MEM_ECCBYPASS_RESET 0x0
#define ELB_MSE_CSR_CFG_ELAM_MEM_ECCBYPASS_FIELD_MASK 0x00000002
#define ELB_MSE_CSR_CFG_ELAM_MEM_ECCBYPASS_GET(x) (((x) & 0x00000002) >> 1)
#define ELB_MSE_CSR_CFG_ELAM_MEM_ECCBYPASS_SET(x) (((x) << 1) & 0x00000002)
#define ELB_MSE_CSR_CFG_ELAM_MEM_ECCBYPASS_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: elb_mse_csr::cfg_elam_mem.bist_run                        */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 13 */
#define ELB_MSE_CSR_CFG_ELAM_MEM_BIST_RUN_MSB 0
#define ELB_MSE_CSR_CFG_ELAM_MEM_BIST_RUN_LSB 0
#define ELB_MSE_CSR_CFG_ELAM_MEM_BIST_RUN_WIDTH 1
#define ELB_MSE_CSR_CFG_ELAM_MEM_BIST_RUN_READ_ACCESS 1
#define ELB_MSE_CSR_CFG_ELAM_MEM_BIST_RUN_WRITE_ACCESS 1
#define ELB_MSE_CSR_CFG_ELAM_MEM_BIST_RUN_RESET 0x0
#define ELB_MSE_CSR_CFG_ELAM_MEM_BIST_RUN_FIELD_MASK 0x00000001
#define ELB_MSE_CSR_CFG_ELAM_MEM_BIST_RUN_GET(x) ((x) & 0x00000001)
#define ELB_MSE_CSR_CFG_ELAM_MEM_BIST_RUN_SET(x) ((x) & 0x00000001)
#define ELB_MSE_CSR_CFG_ELAM_MEM_BIST_RUN_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: elb_mse_csr::sta_bist_elam_mem                           */
/* Register template: elb_mse_csr::sta_bist_elam_mem                       */
/* Source filename: elba/design/ms/src/mse.gcsr, line: 257                 */
/* Field member: elb_mse_csr::sta_bist_elam_mem.done_pass                  */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 74 */
#define ELB_MSE_CSR_STA_BIST_ELAM_MEM_DONE_PASS_MSB 1
#define ELB_MSE_CSR_STA_BIST_ELAM_MEM_DONE_PASS_LSB 1
#define ELB_MSE_CSR_STA_BIST_ELAM_MEM_DONE_PASS_WIDTH 1
#define ELB_MSE_CSR_STA_BIST_ELAM_MEM_DONE_PASS_READ_ACCESS 1
#define ELB_MSE_CSR_STA_BIST_ELAM_MEM_DONE_PASS_WRITE_ACCESS 0
#define ELB_MSE_CSR_STA_BIST_ELAM_MEM_DONE_PASS_FIELD_MASK 0x00000002
#define ELB_MSE_CSR_STA_BIST_ELAM_MEM_DONE_PASS_GET(x) \
   (((x) & 0x00000002) >> 1)
#define ELB_MSE_CSR_STA_BIST_ELAM_MEM_DONE_PASS_SET(x) \
   (((x) << 1) & 0x00000002)
#define ELB_MSE_CSR_STA_BIST_ELAM_MEM_DONE_PASS_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: elb_mse_csr::sta_bist_elam_mem.done_fail                  */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 74 */
#define ELB_MSE_CSR_STA_BIST_ELAM_MEM_DONE_FAIL_MSB 0
#define ELB_MSE_CSR_STA_BIST_ELAM_MEM_DONE_FAIL_LSB 0
#define ELB_MSE_CSR_STA_BIST_ELAM_MEM_DONE_FAIL_WIDTH 1
#define ELB_MSE_CSR_STA_BIST_ELAM_MEM_DONE_FAIL_READ_ACCESS 1
#define ELB_MSE_CSR_STA_BIST_ELAM_MEM_DONE_FAIL_WRITE_ACCESS 0
#define ELB_MSE_CSR_STA_BIST_ELAM_MEM_DONE_FAIL_FIELD_MASK 0x00000001
#define ELB_MSE_CSR_STA_BIST_ELAM_MEM_DONE_FAIL_GET(x) ((x) & 0x00000001)
#define ELB_MSE_CSR_STA_BIST_ELAM_MEM_DONE_FAIL_SET(x) ((x) & 0x00000001)
#define ELB_MSE_CSR_STA_BIST_ELAM_MEM_DONE_FAIL_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: elb_ms_csr::cfg_ms                                       */
/* Register template: elb_ms_csr::cfg_ms                                   */
/* Source filename: elba/design/ms/src/elb_ms.gcsr, line: 130              */
/* Field member: elb_ms_csr::cfg_ms.fixer_no_use_wstrb                     */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 13 */
#define ELB_MS_CSR_CFG_MS_FIXER_NO_USE_WSTRB_MSB 6
#define ELB_MS_CSR_CFG_MS_FIXER_NO_USE_WSTRB_LSB 6
#define ELB_MS_CSR_CFG_MS_FIXER_NO_USE_WSTRB_WIDTH 1
#define ELB_MS_CSR_CFG_MS_FIXER_NO_USE_WSTRB_READ_ACCESS 1
#define ELB_MS_CSR_CFG_MS_FIXER_NO_USE_WSTRB_WRITE_ACCESS 1
#define ELB_MS_CSR_CFG_MS_FIXER_NO_USE_WSTRB_RESET 0x0
#define ELB_MS_CSR_CFG_MS_FIXER_NO_USE_WSTRB_FIELD_MASK 0x00000040
#define ELB_MS_CSR_CFG_MS_FIXER_NO_USE_WSTRB_GET(x) (((x) & 0x00000040) >> 6)
#define ELB_MS_CSR_CFG_MS_FIXER_NO_USE_WSTRB_SET(x) \
   (((x) << 6) & 0x00000040)
#define ELB_MS_CSR_CFG_MS_FIXER_NO_USE_WSTRB_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040) | ((r) & 0xffffffbf))
/* Field member: elb_ms_csr::cfg_ms.mb_esec_prot_enable                    */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 13 */
#define ELB_MS_CSR_CFG_MS_MB_ESEC_PROT_ENABLE_MSB 5
#define ELB_MS_CSR_CFG_MS_MB_ESEC_PROT_ENABLE_LSB 5
#define ELB_MS_CSR_CFG_MS_MB_ESEC_PROT_ENABLE_WIDTH 1
#define ELB_MS_CSR_CFG_MS_MB_ESEC_PROT_ENABLE_READ_ACCESS 1
#define ELB_MS_CSR_CFG_MS_MB_ESEC_PROT_ENABLE_WRITE_ACCESS 1
#define ELB_MS_CSR_CFG_MS_MB_ESEC_PROT_ENABLE_RESET 0x1
#define ELB_MS_CSR_CFG_MS_MB_ESEC_PROT_ENABLE_FIELD_MASK 0x00000020
#define ELB_MS_CSR_CFG_MS_MB_ESEC_PROT_ENABLE_GET(x) \
   (((x) & 0x00000020) >> 5)
#define ELB_MS_CSR_CFG_MS_MB_ESEC_PROT_ENABLE_SET(x) \
   (((x) << 5) & 0x00000020)
#define ELB_MS_CSR_CFG_MS_MB_ESEC_PROT_ENABLE_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: elb_ms_csr::cfg_ms.prp_security_override                  */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 13 */
#define ELB_MS_CSR_CFG_MS_PRP_SECURITY_OVERRIDE_MSB 4
#define ELB_MS_CSR_CFG_MS_PRP_SECURITY_OVERRIDE_LSB 2
#define ELB_MS_CSR_CFG_MS_PRP_SECURITY_OVERRIDE_WIDTH 3
#define ELB_MS_CSR_CFG_MS_PRP_SECURITY_OVERRIDE_READ_ACCESS 1
#define ELB_MS_CSR_CFG_MS_PRP_SECURITY_OVERRIDE_WRITE_ACCESS 1
#define ELB_MS_CSR_CFG_MS_PRP_SECURITY_OVERRIDE_RESET 0x7
#define ELB_MS_CSR_CFG_MS_PRP_SECURITY_OVERRIDE_FIELD_MASK 0x0000001c
#define ELB_MS_CSR_CFG_MS_PRP_SECURITY_OVERRIDE_GET(x) \
   (((x) & 0x0000001c) >> 2)
#define ELB_MS_CSR_CFG_MS_PRP_SECURITY_OVERRIDE_SET(x) \
   (((x) << 2) & 0x0000001c)
#define ELB_MS_CSR_CFG_MS_PRP_SECURITY_OVERRIDE_MODIFY(r, x) \
   ((((x) << 2) & 0x0000001c) | ((r) & 0xffffffe3))
/* Field member: elb_ms_csr::cfg_ms.filter_enable                          */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 13 */
#define ELB_MS_CSR_CFG_MS_FILTER_ENABLE_MSB 1
#define ELB_MS_CSR_CFG_MS_FILTER_ENABLE_LSB 1
#define ELB_MS_CSR_CFG_MS_FILTER_ENABLE_WIDTH 1
#define ELB_MS_CSR_CFG_MS_FILTER_ENABLE_READ_ACCESS 1
#define ELB_MS_CSR_CFG_MS_FILTER_ENABLE_WRITE_ACCESS 1
#define ELB_MS_CSR_CFG_MS_FILTER_ENABLE_RESET 0x1
#define ELB_MS_CSR_CFG_MS_FILTER_ENABLE_FIELD_MASK 0x00000002
#define ELB_MS_CSR_CFG_MS_FILTER_ENABLE_GET(x) (((x) & 0x00000002) >> 1)
#define ELB_MS_CSR_CFG_MS_FILTER_ENABLE_SET(x) (((x) << 1) & 0x00000002)
#define ELB_MS_CSR_CFG_MS_FILTER_ENABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: elb_ms_csr::cfg_ms.fixer_enable                           */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 13 */
#define ELB_MS_CSR_CFG_MS_FIXER_ENABLE_MSB 0
#define ELB_MS_CSR_CFG_MS_FIXER_ENABLE_LSB 0
#define ELB_MS_CSR_CFG_MS_FIXER_ENABLE_WIDTH 1
#define ELB_MS_CSR_CFG_MS_FIXER_ENABLE_READ_ACCESS 1
#define ELB_MS_CSR_CFG_MS_FIXER_ENABLE_WRITE_ACCESS 1
#define ELB_MS_CSR_CFG_MS_FIXER_ENABLE_RESET 0x1
#define ELB_MS_CSR_CFG_MS_FIXER_ENABLE_FIELD_MASK 0x00000001
#define ELB_MS_CSR_CFG_MS_FIXER_ENABLE_GET(x) ((x) & 0x00000001)
#define ELB_MS_CSR_CFG_MS_FIXER_ENABLE_SET(x) ((x) & 0x00000001)
#define ELB_MS_CSR_CFG_MS_FIXER_ENABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Wide Register type: elb_ms_csr::ms_addr_filter                          */
/* Wide Register template: elb_ms_csr::ms_addr_filter                      */
/* Source filename: elba/design/ms/src/elb_ms.gcsr, line: 141              */
#define ELB_MS_CSR_MS_ADDR_FILTER_SIZE 0x8
#define ELB_MS_CSR_MS_ADDR_FILTER_BYTE_SIZE 0x20

/* Register type: elb_ms_csr::ms_addr_filter::ms_addr_filter_0_5           */
/* Register template: elb_ms_csr::ms_addr_filter::ms_addr_filter_0_5       */
/* Source filename: elba/design/ms/src/elb_ms.gcsr, line: 141              */
/* Field member: elb_ms_csr::ms_addr_filter::ms_addr_filter_0_5.read_cnt   */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 154 */
#define ELB_MS_CSR_MS_ADDR_FILTER_MS_ADDR_FILTER_0_5_READ_CNT_MSB 31
#define ELB_MS_CSR_MS_ADDR_FILTER_MS_ADDR_FILTER_0_5_READ_CNT_LSB 0
#define ELB_MS_CSR_MS_ADDR_FILTER_MS_ADDR_FILTER_0_5_READ_CNT_WIDTH 32
#define ELB_MS_CSR_MS_ADDR_FILTER_MS_ADDR_FILTER_0_5_READ_CNT_READ_ACCESS 1
#define ELB_MS_CSR_MS_ADDR_FILTER_MS_ADDR_FILTER_0_5_READ_CNT_WRITE_ACCESS 1
#define ELB_MS_CSR_MS_ADDR_FILTER_MS_ADDR_FILTER_0_5_READ_CNT_FIELD_MASK 0xffffffff
#define ELB_MS_CSR_MS_ADDR_FILTER_MS_ADDR_FILTER_0_5_READ_CNT_GET(x) \
   ((x) & 0xffffffff)
#define ELB_MS_CSR_MS_ADDR_FILTER_MS_ADDR_FILTER_0_5_READ_CNT_SET(x) \
   ((x) & 0xffffffff)
#define ELB_MS_CSR_MS_ADDR_FILTER_MS_ADDR_FILTER_0_5_READ_CNT_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: elb_ms_csr::ms_addr_filter::ms_addr_filter_1_5           */
/* Register template: elb_ms_csr::ms_addr_filter::ms_addr_filter_1_5       */
/* Source filename: elba/design/ms/src/elb_ms.gcsr, line: 141              */
/* Field member: elb_ms_csr::ms_addr_filter::ms_addr_filter_1_5.write_cnt  */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 154 */
#define ELB_MS_CSR_MS_ADDR_FILTER_MS_ADDR_FILTER_1_5_WRITE_CNT_MSB 31
#define ELB_MS_CSR_MS_ADDR_FILTER_MS_ADDR_FILTER_1_5_WRITE_CNT_LSB 0
#define ELB_MS_CSR_MS_ADDR_FILTER_MS_ADDR_FILTER_1_5_WRITE_CNT_WIDTH 32
#define ELB_MS_CSR_MS_ADDR_FILTER_MS_ADDR_FILTER_1_5_WRITE_CNT_READ_ACCESS 1
#define ELB_MS_CSR_MS_ADDR_FILTER_MS_ADDR_FILTER_1_5_WRITE_CNT_WRITE_ACCESS 1
#define ELB_MS_CSR_MS_ADDR_FILTER_MS_ADDR_FILTER_1_5_WRITE_CNT_FIELD_MASK 0xffffffff
#define ELB_MS_CSR_MS_ADDR_FILTER_MS_ADDR_FILTER_1_5_WRITE_CNT_GET(x) \
   ((x) & 0xffffffff)
#define ELB_MS_CSR_MS_ADDR_FILTER_MS_ADDR_FILTER_1_5_WRITE_CNT_SET(x) \
   ((x) & 0xffffffff)
#define ELB_MS_CSR_MS_ADDR_FILTER_MS_ADDR_FILTER_1_5_WRITE_CNT_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: elb_ms_csr::ms_addr_filter::ms_addr_filter_2_5           */
/* Register template: elb_ms_csr::ms_addr_filter::ms_addr_filter_2_5       */
/* Source filename: elba/design/ms/src/elb_ms.gcsr, line: 141              */
/* Field member: elb_ms_csr::ms_addr_filter::ms_addr_filter_2_5.error_address_read */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 74 */
#define ELB_MS_CSR_MS_ADDR_FILTER_MS_ADDR_FILTER_2_5_ERROR_ADDRESS_READ_MSB 31
#define ELB_MS_CSR_MS_ADDR_FILTER_MS_ADDR_FILTER_2_5_ERROR_ADDRESS_READ_LSB 0
#define ELB_MS_CSR_MS_ADDR_FILTER_MS_ADDR_FILTER_2_5_ERROR_ADDRESS_READ_WIDTH 32
#define ELB_MS_CSR_MS_ADDR_FILTER_MS_ADDR_FILTER_2_5_ERROR_ADDRESS_READ_READ_ACCESS 1
#define ELB_MS_CSR_MS_ADDR_FILTER_MS_ADDR_FILTER_2_5_ERROR_ADDRESS_READ_WRITE_ACCESS 0
#define ELB_MS_CSR_MS_ADDR_FILTER_MS_ADDR_FILTER_2_5_ERROR_ADDRESS_READ_FIELD_MASK 0xffffffff
#define ELB_MS_CSR_MS_ADDR_FILTER_MS_ADDR_FILTER_2_5_ERROR_ADDRESS_READ_GET(x) \
   ((x) & 0xffffffff)
#define ELB_MS_CSR_MS_ADDR_FILTER_MS_ADDR_FILTER_2_5_ERROR_ADDRESS_READ_SET(x) \
   ((x) & 0xffffffff)
#define ELB_MS_CSR_MS_ADDR_FILTER_MS_ADDR_FILTER_2_5_ERROR_ADDRESS_READ_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: elb_ms_csr::ms_addr_filter::ms_addr_filter_3_5           */
/* Register template: elb_ms_csr::ms_addr_filter::ms_addr_filter_3_5       */
/* Source filename: elba/design/ms/src/elb_ms.gcsr, line: 141              */
/* Field member: elb_ms_csr::ms_addr_filter::ms_addr_filter_3_5.error_address_write */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 74 */
#define ELB_MS_CSR_MS_ADDR_FILTER_MS_ADDR_FILTER_3_5_ERROR_ADDRESS_WRITE_MSB 31
#define ELB_MS_CSR_MS_ADDR_FILTER_MS_ADDR_FILTER_3_5_ERROR_ADDRESS_WRITE_LSB 0
#define ELB_MS_CSR_MS_ADDR_FILTER_MS_ADDR_FILTER_3_5_ERROR_ADDRESS_WRITE_WIDTH 32
#define ELB_MS_CSR_MS_ADDR_FILTER_MS_ADDR_FILTER_3_5_ERROR_ADDRESS_WRITE_READ_ACCESS 1
#define ELB_MS_CSR_MS_ADDR_FILTER_MS_ADDR_FILTER_3_5_ERROR_ADDRESS_WRITE_WRITE_ACCESS 0
#define ELB_MS_CSR_MS_ADDR_FILTER_MS_ADDR_FILTER_3_5_ERROR_ADDRESS_WRITE_FIELD_MASK 0xffffffff
#define ELB_MS_CSR_MS_ADDR_FILTER_MS_ADDR_FILTER_3_5_ERROR_ADDRESS_WRITE_GET(x) \
   ((x) & 0xffffffff)
#define ELB_MS_CSR_MS_ADDR_FILTER_MS_ADDR_FILTER_3_5_ERROR_ADDRESS_WRITE_SET(x) \
   ((x) & 0xffffffff)
#define ELB_MS_CSR_MS_ADDR_FILTER_MS_ADDR_FILTER_3_5_ERROR_ADDRESS_WRITE_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: elb_ms_csr::ms_addr_filter::ms_addr_filter_4_5           */
/* Register template: elb_ms_csr::ms_addr_filter::ms_addr_filter_4_5       */
/* Source filename: elba/design/ms/src/elb_ms.gcsr, line: 141              */
/* Field member: elb_ms_csr::ms_addr_filter::ms_addr_filter_4_5.clr_error_capture */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 13 */
#define ELB_MS_CSR_MS_ADDR_FILTER_MS_ADDR_FILTER_4_5_CLR_ERROR_CAPTURE_MSB 0
#define ELB_MS_CSR_MS_ADDR_FILTER_MS_ADDR_FILTER_4_5_CLR_ERROR_CAPTURE_LSB 0
#define ELB_MS_CSR_MS_ADDR_FILTER_MS_ADDR_FILTER_4_5_CLR_ERROR_CAPTURE_WIDTH 1
#define ELB_MS_CSR_MS_ADDR_FILTER_MS_ADDR_FILTER_4_5_CLR_ERROR_CAPTURE_READ_ACCESS 1
#define ELB_MS_CSR_MS_ADDR_FILTER_MS_ADDR_FILTER_4_5_CLR_ERROR_CAPTURE_WRITE_ACCESS 1
#define ELB_MS_CSR_MS_ADDR_FILTER_MS_ADDR_FILTER_4_5_CLR_ERROR_CAPTURE_RESET 0x0
#define ELB_MS_CSR_MS_ADDR_FILTER_MS_ADDR_FILTER_4_5_CLR_ERROR_CAPTURE_FIELD_MASK 0x00000001
#define ELB_MS_CSR_MS_ADDR_FILTER_MS_ADDR_FILTER_4_5_CLR_ERROR_CAPTURE_GET(x) \
   ((x) & 0x00000001)
#define ELB_MS_CSR_MS_ADDR_FILTER_MS_ADDR_FILTER_4_5_CLR_ERROR_CAPTURE_SET(x) \
   ((x) & 0x00000001)
#define ELB_MS_CSR_MS_ADDR_FILTER_MS_ADDR_FILTER_4_5_CLR_ERROR_CAPTURE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Wide Register type: elb_ms_csr::ms_security_filter                      */
/* Wide Register template: elb_ms_csr::ms_security_filter                  */
/* Source filename: elba/design/ms/src/elb_ms.gcsr, line: 151              */
#define ELB_MS_CSR_MS_SECURITY_FILTER_SIZE 0x8
#define ELB_MS_CSR_MS_SECURITY_FILTER_BYTE_SIZE 0x20

/* Register type: elb_ms_csr::ms_security_filter::ms_security_filter_0_5   */
/* Register template: elb_ms_csr::ms_security_filter::ms_security_filter_0_5 */
/* Source filename: elba/design/ms/src/elb_ms.gcsr, line: 151              */
/* Field member: elb_ms_csr::ms_security_filter::ms_security_filter_0_5.read_cnt */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 154 */
#define ELB_MS_CSR_MS_SECURITY_FILTER_MS_SECURITY_FILTER_0_5_READ_CNT_MSB 31
#define ELB_MS_CSR_MS_SECURITY_FILTER_MS_SECURITY_FILTER_0_5_READ_CNT_LSB 0
#define ELB_MS_CSR_MS_SECURITY_FILTER_MS_SECURITY_FILTER_0_5_READ_CNT_WIDTH 32
#define ELB_MS_CSR_MS_SECURITY_FILTER_MS_SECURITY_FILTER_0_5_READ_CNT_READ_ACCESS 1
#define ELB_MS_CSR_MS_SECURITY_FILTER_MS_SECURITY_FILTER_0_5_READ_CNT_WRITE_ACCESS 1
#define ELB_MS_CSR_MS_SECURITY_FILTER_MS_SECURITY_FILTER_0_5_READ_CNT_FIELD_MASK 0xffffffff
#define ELB_MS_CSR_MS_SECURITY_FILTER_MS_SECURITY_FILTER_0_5_READ_CNT_GET(x) \
   ((x) & 0xffffffff)
#define ELB_MS_CSR_MS_SECURITY_FILTER_MS_SECURITY_FILTER_0_5_READ_CNT_SET(x) \
   ((x) & 0xffffffff)
#define ELB_MS_CSR_MS_SECURITY_FILTER_MS_SECURITY_FILTER_0_5_READ_CNT_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: elb_ms_csr::ms_security_filter::ms_security_filter_1_5   */
/* Register template: elb_ms_csr::ms_security_filter::ms_security_filter_1_5 */
/* Source filename: elba/design/ms/src/elb_ms.gcsr, line: 151              */
/* Field member: elb_ms_csr::ms_security_filter::ms_security_filter_1_5.write_cnt */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 154 */
#define ELB_MS_CSR_MS_SECURITY_FILTER_MS_SECURITY_FILTER_1_5_WRITE_CNT_MSB 31
#define ELB_MS_CSR_MS_SECURITY_FILTER_MS_SECURITY_FILTER_1_5_WRITE_CNT_LSB 0
#define ELB_MS_CSR_MS_SECURITY_FILTER_MS_SECURITY_FILTER_1_5_WRITE_CNT_WIDTH 32
#define ELB_MS_CSR_MS_SECURITY_FILTER_MS_SECURITY_FILTER_1_5_WRITE_CNT_READ_ACCESS 1
#define ELB_MS_CSR_MS_SECURITY_FILTER_MS_SECURITY_FILTER_1_5_WRITE_CNT_WRITE_ACCESS 1
#define ELB_MS_CSR_MS_SECURITY_FILTER_MS_SECURITY_FILTER_1_5_WRITE_CNT_FIELD_MASK 0xffffffff
#define ELB_MS_CSR_MS_SECURITY_FILTER_MS_SECURITY_FILTER_1_5_WRITE_CNT_GET(x) \
   ((x) & 0xffffffff)
#define ELB_MS_CSR_MS_SECURITY_FILTER_MS_SECURITY_FILTER_1_5_WRITE_CNT_SET(x) \
   ((x) & 0xffffffff)
#define ELB_MS_CSR_MS_SECURITY_FILTER_MS_SECURITY_FILTER_1_5_WRITE_CNT_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: elb_ms_csr::ms_security_filter::ms_security_filter_2_5   */
/* Register template: elb_ms_csr::ms_security_filter::ms_security_filter_2_5 */
/* Source filename: elba/design/ms/src/elb_ms.gcsr, line: 151              */
/* Field member: elb_ms_csr::ms_security_filter::ms_security_filter_2_5.error_address_read */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 74 */
#define ELB_MS_CSR_MS_SECURITY_FILTER_MS_SECURITY_FILTER_2_5_ERROR_ADDRESS_READ_MSB 31
#define ELB_MS_CSR_MS_SECURITY_FILTER_MS_SECURITY_FILTER_2_5_ERROR_ADDRESS_READ_LSB 0
#define ELB_MS_CSR_MS_SECURITY_FILTER_MS_SECURITY_FILTER_2_5_ERROR_ADDRESS_READ_WIDTH 32
#define ELB_MS_CSR_MS_SECURITY_FILTER_MS_SECURITY_FILTER_2_5_ERROR_ADDRESS_READ_READ_ACCESS 1
#define ELB_MS_CSR_MS_SECURITY_FILTER_MS_SECURITY_FILTER_2_5_ERROR_ADDRESS_READ_WRITE_ACCESS 0
#define ELB_MS_CSR_MS_SECURITY_FILTER_MS_SECURITY_FILTER_2_5_ERROR_ADDRESS_READ_FIELD_MASK 0xffffffff
#define ELB_MS_CSR_MS_SECURITY_FILTER_MS_SECURITY_FILTER_2_5_ERROR_ADDRESS_READ_GET(x) \
   ((x) & 0xffffffff)
#define ELB_MS_CSR_MS_SECURITY_FILTER_MS_SECURITY_FILTER_2_5_ERROR_ADDRESS_READ_SET(x) \
   ((x) & 0xffffffff)
#define ELB_MS_CSR_MS_SECURITY_FILTER_MS_SECURITY_FILTER_2_5_ERROR_ADDRESS_READ_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: elb_ms_csr::ms_security_filter::ms_security_filter_3_5   */
/* Register template: elb_ms_csr::ms_security_filter::ms_security_filter_3_5 */
/* Source filename: elba/design/ms/src/elb_ms.gcsr, line: 151              */
/* Field member: elb_ms_csr::ms_security_filter::ms_security_filter_3_5.error_address_write */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 74 */
#define ELB_MS_CSR_MS_SECURITY_FILTER_MS_SECURITY_FILTER_3_5_ERROR_ADDRESS_WRITE_MSB 31
#define ELB_MS_CSR_MS_SECURITY_FILTER_MS_SECURITY_FILTER_3_5_ERROR_ADDRESS_WRITE_LSB 0
#define ELB_MS_CSR_MS_SECURITY_FILTER_MS_SECURITY_FILTER_3_5_ERROR_ADDRESS_WRITE_WIDTH 32
#define ELB_MS_CSR_MS_SECURITY_FILTER_MS_SECURITY_FILTER_3_5_ERROR_ADDRESS_WRITE_READ_ACCESS 1
#define ELB_MS_CSR_MS_SECURITY_FILTER_MS_SECURITY_FILTER_3_5_ERROR_ADDRESS_WRITE_WRITE_ACCESS 0
#define ELB_MS_CSR_MS_SECURITY_FILTER_MS_SECURITY_FILTER_3_5_ERROR_ADDRESS_WRITE_FIELD_MASK 0xffffffff
#define ELB_MS_CSR_MS_SECURITY_FILTER_MS_SECURITY_FILTER_3_5_ERROR_ADDRESS_WRITE_GET(x) \
   ((x) & 0xffffffff)
#define ELB_MS_CSR_MS_SECURITY_FILTER_MS_SECURITY_FILTER_3_5_ERROR_ADDRESS_WRITE_SET(x) \
   ((x) & 0xffffffff)
#define ELB_MS_CSR_MS_SECURITY_FILTER_MS_SECURITY_FILTER_3_5_ERROR_ADDRESS_WRITE_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: elb_ms_csr::ms_security_filter::ms_security_filter_4_5   */
/* Register template: elb_ms_csr::ms_security_filter::ms_security_filter_4_5 */
/* Source filename: elba/design/ms/src/elb_ms.gcsr, line: 151              */
/* Field member: elb_ms_csr::ms_security_filter::ms_security_filter_4_5.clr_error_capture */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 13 */
#define ELB_MS_CSR_MS_SECURITY_FILTER_MS_SECURITY_FILTER_4_5_CLR_ERROR_CAPTURE_MSB 0
#define ELB_MS_CSR_MS_SECURITY_FILTER_MS_SECURITY_FILTER_4_5_CLR_ERROR_CAPTURE_LSB 0
#define ELB_MS_CSR_MS_SECURITY_FILTER_MS_SECURITY_FILTER_4_5_CLR_ERROR_CAPTURE_WIDTH 1
#define ELB_MS_CSR_MS_SECURITY_FILTER_MS_SECURITY_FILTER_4_5_CLR_ERROR_CAPTURE_READ_ACCESS 1
#define ELB_MS_CSR_MS_SECURITY_FILTER_MS_SECURITY_FILTER_4_5_CLR_ERROR_CAPTURE_WRITE_ACCESS 1
#define ELB_MS_CSR_MS_SECURITY_FILTER_MS_SECURITY_FILTER_4_5_CLR_ERROR_CAPTURE_RESET 0x0
#define ELB_MS_CSR_MS_SECURITY_FILTER_MS_SECURITY_FILTER_4_5_CLR_ERROR_CAPTURE_FIELD_MASK 0x00000001
#define ELB_MS_CSR_MS_SECURITY_FILTER_MS_SECURITY_FILTER_4_5_CLR_ERROR_CAPTURE_GET(x) \
   ((x) & 0x00000001)
#define ELB_MS_CSR_MS_SECURITY_FILTER_MS_SECURITY_FILTER_4_5_CLR_ERROR_CAPTURE_SET(x) \
   ((x) & 0x00000001)
#define ELB_MS_CSR_MS_SECURITY_FILTER_MS_SECURITY_FILTER_4_5_CLR_ERROR_CAPTURE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Wide Register type: elb_ms_csr::ms_prp                                  */
/* Wide Register template: elb_ms_csr::ms_prp                              */
/* Source filename: elba/design/ms/src/elb_ms.gcsr, line: 160              */
#define ELB_MS_CSR_MS_PRP_SIZE 0x40
#define ELB_MS_CSR_MS_PRP_BYTE_SIZE 0x100

/* Register type: elb_ms_csr::ms_prp::ms_prp_0_54                          */
/* Register template: elb_ms_csr::ms_prp::ms_prp_0_54                      */
/* Source filename: elba/design/ms/src/elb_ms.gcsr, line: 160              */
/* Field member: elb_ms_csr::ms_prp::ms_prp_0_54.read_error1               */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 154 */
#define ELB_MS_CSR_MS_PRP_MS_PRP_0_54_READ_ERROR1_MSB 31
#define ELB_MS_CSR_MS_PRP_MS_PRP_0_54_READ_ERROR1_LSB 0
#define ELB_MS_CSR_MS_PRP_MS_PRP_0_54_READ_ERROR1_WIDTH 32
#define ELB_MS_CSR_MS_PRP_MS_PRP_0_54_READ_ERROR1_READ_ACCESS 1
#define ELB_MS_CSR_MS_PRP_MS_PRP_0_54_READ_ERROR1_WRITE_ACCESS 1
#define ELB_MS_CSR_MS_PRP_MS_PRP_0_54_READ_ERROR1_FIELD_MASK 0xffffffff
#define ELB_MS_CSR_MS_PRP_MS_PRP_0_54_READ_ERROR1_GET(x) ((x) & 0xffffffff)
#define ELB_MS_CSR_MS_PRP_MS_PRP_0_54_READ_ERROR1_SET(x) ((x) & 0xffffffff)
#define ELB_MS_CSR_MS_PRP_MS_PRP_0_54_READ_ERROR1_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: elb_ms_csr::ms_prp::ms_prp_1_54                          */
/* Register template: elb_ms_csr::ms_prp::ms_prp_1_54                      */
/* Source filename: elba/design/ms/src/elb_ms.gcsr, line: 160              */
/* Field member: elb_ms_csr::ms_prp::ms_prp_1_54.security_error1           */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 154 */
#define ELB_MS_CSR_MS_PRP_MS_PRP_1_54_SECURITY_ERROR1_MSB 31
#define ELB_MS_CSR_MS_PRP_MS_PRP_1_54_SECURITY_ERROR1_LSB 0
#define ELB_MS_CSR_MS_PRP_MS_PRP_1_54_SECURITY_ERROR1_WIDTH 32
#define ELB_MS_CSR_MS_PRP_MS_PRP_1_54_SECURITY_ERROR1_READ_ACCESS 1
#define ELB_MS_CSR_MS_PRP_MS_PRP_1_54_SECURITY_ERROR1_WRITE_ACCESS 1
#define ELB_MS_CSR_MS_PRP_MS_PRP_1_54_SECURITY_ERROR1_FIELD_MASK 0xffffffff
#define ELB_MS_CSR_MS_PRP_MS_PRP_1_54_SECURITY_ERROR1_GET(x) \
   ((x) & 0xffffffff)
#define ELB_MS_CSR_MS_PRP_MS_PRP_1_54_SECURITY_ERROR1_SET(x) \
   ((x) & 0xffffffff)
#define ELB_MS_CSR_MS_PRP_MS_PRP_1_54_SECURITY_ERROR1_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: elb_ms_csr::ms_prp::ms_prp_2_54                          */
/* Register template: elb_ms_csr::ms_prp::ms_prp_2_54                      */
/* Source filename: elba/design/ms/src/elb_ms.gcsr, line: 160              */
/* Field member: elb_ms_csr::ms_prp::ms_prp_2_54.decode_error1             */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 154 */
#define ELB_MS_CSR_MS_PRP_MS_PRP_2_54_DECODE_ERROR1_MSB 31
#define ELB_MS_CSR_MS_PRP_MS_PRP_2_54_DECODE_ERROR1_LSB 0
#define ELB_MS_CSR_MS_PRP_MS_PRP_2_54_DECODE_ERROR1_WIDTH 32
#define ELB_MS_CSR_MS_PRP_MS_PRP_2_54_DECODE_ERROR1_READ_ACCESS 1
#define ELB_MS_CSR_MS_PRP_MS_PRP_2_54_DECODE_ERROR1_WRITE_ACCESS 1
#define ELB_MS_CSR_MS_PRP_MS_PRP_2_54_DECODE_ERROR1_FIELD_MASK 0xffffffff
#define ELB_MS_CSR_MS_PRP_MS_PRP_2_54_DECODE_ERROR1_GET(x) ((x) & 0xffffffff)
#define ELB_MS_CSR_MS_PRP_MS_PRP_2_54_DECODE_ERROR1_SET(x) ((x) & 0xffffffff)
#define ELB_MS_CSR_MS_PRP_MS_PRP_2_54_DECODE_ERROR1_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: elb_ms_csr::ms_prp::ms_prp_3_54                          */
/* Register template: elb_ms_csr::ms_prp::ms_prp_3_54                      */
/* Source filename: elba/design/ms/src/elb_ms.gcsr, line: 160              */
/* Field member: elb_ms_csr::ms_prp::ms_prp_3_54.write_cnt1                */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 154 */
#define ELB_MS_CSR_MS_PRP_MS_PRP_3_54_WRITE_CNT1_MSB 31
#define ELB_MS_CSR_MS_PRP_MS_PRP_3_54_WRITE_CNT1_LSB 16
#define ELB_MS_CSR_MS_PRP_MS_PRP_3_54_WRITE_CNT1_WIDTH 16
#define ELB_MS_CSR_MS_PRP_MS_PRP_3_54_WRITE_CNT1_READ_ACCESS 1
#define ELB_MS_CSR_MS_PRP_MS_PRP_3_54_WRITE_CNT1_WRITE_ACCESS 1
#define ELB_MS_CSR_MS_PRP_MS_PRP_3_54_WRITE_CNT1_FIELD_MASK 0xffff0000
#define ELB_MS_CSR_MS_PRP_MS_PRP_3_54_WRITE_CNT1_GET(x) \
   (((x) & 0xffff0000) >> 16)
#define ELB_MS_CSR_MS_PRP_MS_PRP_3_54_WRITE_CNT1_SET(x) \
   (((x) << 16) & 0xffff0000)
#define ELB_MS_CSR_MS_PRP_MS_PRP_3_54_WRITE_CNT1_MODIFY(r, x) \
   ((((x) << 16) & 0xffff0000) | ((r) & 0x0000ffff))
/* Field member: elb_ms_csr::ms_prp::ms_prp_3_54.read_cnt1                 */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 154 */
#define ELB_MS_CSR_MS_PRP_MS_PRP_3_54_READ_CNT1_MSB 15
#define ELB_MS_CSR_MS_PRP_MS_PRP_3_54_READ_CNT1_LSB 0
#define ELB_MS_CSR_MS_PRP_MS_PRP_3_54_READ_CNT1_WIDTH 16
#define ELB_MS_CSR_MS_PRP_MS_PRP_3_54_READ_CNT1_READ_ACCESS 1
#define ELB_MS_CSR_MS_PRP_MS_PRP_3_54_READ_CNT1_WRITE_ACCESS 1
#define ELB_MS_CSR_MS_PRP_MS_PRP_3_54_READ_CNT1_FIELD_MASK 0x0000ffff
#define ELB_MS_CSR_MS_PRP_MS_PRP_3_54_READ_CNT1_GET(x) ((x) & 0x0000ffff)
#define ELB_MS_CSR_MS_PRP_MS_PRP_3_54_READ_CNT1_SET(x) ((x) & 0x0000ffff)
#define ELB_MS_CSR_MS_PRP_MS_PRP_3_54_READ_CNT1_MODIFY(r, x) \
   (((x) & 0x0000ffff) | ((r) & 0xffff0000))

/* Register type: elb_ms_csr::ms_prp::ms_prp_4_54                          */
/* Register template: elb_ms_csr::ms_prp::ms_prp_4_54                      */
/* Source filename: elba/design/ms/src/elb_ms.gcsr, line: 160              */
/* Field member: elb_ms_csr::ms_prp::ms_prp_4_54.byte_read_error1          */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 154 */
#define ELB_MS_CSR_MS_PRP_MS_PRP_4_54_BYTE_READ_ERROR1_MSB 31
#define ELB_MS_CSR_MS_PRP_MS_PRP_4_54_BYTE_READ_ERROR1_LSB 16
#define ELB_MS_CSR_MS_PRP_MS_PRP_4_54_BYTE_READ_ERROR1_WIDTH 16
#define ELB_MS_CSR_MS_PRP_MS_PRP_4_54_BYTE_READ_ERROR1_READ_ACCESS 1
#define ELB_MS_CSR_MS_PRP_MS_PRP_4_54_BYTE_READ_ERROR1_WRITE_ACCESS 1
#define ELB_MS_CSR_MS_PRP_MS_PRP_4_54_BYTE_READ_ERROR1_FIELD_MASK 0xffff0000
#define ELB_MS_CSR_MS_PRP_MS_PRP_4_54_BYTE_READ_ERROR1_GET(x) \
   (((x) & 0xffff0000) >> 16)
#define ELB_MS_CSR_MS_PRP_MS_PRP_4_54_BYTE_READ_ERROR1_SET(x) \
   (((x) << 16) & 0xffff0000)
#define ELB_MS_CSR_MS_PRP_MS_PRP_4_54_BYTE_READ_ERROR1_MODIFY(r, x) \
   ((((x) << 16) & 0xffff0000) | ((r) & 0x0000ffff))
/* Field member: elb_ms_csr::ms_prp::ms_prp_4_54.ack_cnt1                  */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 154 */
#define ELB_MS_CSR_MS_PRP_MS_PRP_4_54_ACK_CNT1_MSB 15
#define ELB_MS_CSR_MS_PRP_MS_PRP_4_54_ACK_CNT1_LSB 0
#define ELB_MS_CSR_MS_PRP_MS_PRP_4_54_ACK_CNT1_WIDTH 16
#define ELB_MS_CSR_MS_PRP_MS_PRP_4_54_ACK_CNT1_READ_ACCESS 1
#define ELB_MS_CSR_MS_PRP_MS_PRP_4_54_ACK_CNT1_WRITE_ACCESS 1
#define ELB_MS_CSR_MS_PRP_MS_PRP_4_54_ACK_CNT1_FIELD_MASK 0x0000ffff
#define ELB_MS_CSR_MS_PRP_MS_PRP_4_54_ACK_CNT1_GET(x) ((x) & 0x0000ffff)
#define ELB_MS_CSR_MS_PRP_MS_PRP_4_54_ACK_CNT1_SET(x) ((x) & 0x0000ffff)
#define ELB_MS_CSR_MS_PRP_MS_PRP_4_54_ACK_CNT1_MODIFY(r, x) \
   (((x) & 0x0000ffff) | ((r) & 0xffff0000))

/* Register type: elb_ms_csr::ms_prp::ms_prp_5_54                          */
/* Register template: elb_ms_csr::ms_prp::ms_prp_5_54                      */
/* Source filename: elba/design/ms/src/elb_ms.gcsr, line: 160              */
/* Field member: elb_ms_csr::ms_prp::ms_prp_5_54.ack_timeout_error1        */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 154 */
#define ELB_MS_CSR_MS_PRP_MS_PRP_5_54_ACK_TIMEOUT_ERROR1_MSB 31
#define ELB_MS_CSR_MS_PRP_MS_PRP_5_54_ACK_TIMEOUT_ERROR1_LSB 16
#define ELB_MS_CSR_MS_PRP_MS_PRP_5_54_ACK_TIMEOUT_ERROR1_WIDTH 16
#define ELB_MS_CSR_MS_PRP_MS_PRP_5_54_ACK_TIMEOUT_ERROR1_READ_ACCESS 1
#define ELB_MS_CSR_MS_PRP_MS_PRP_5_54_ACK_TIMEOUT_ERROR1_WRITE_ACCESS 1
#define ELB_MS_CSR_MS_PRP_MS_PRP_5_54_ACK_TIMEOUT_ERROR1_FIELD_MASK 0xffff0000
#define ELB_MS_CSR_MS_PRP_MS_PRP_5_54_ACK_TIMEOUT_ERROR1_GET(x) \
   (((x) & 0xffff0000) >> 16)
#define ELB_MS_CSR_MS_PRP_MS_PRP_5_54_ACK_TIMEOUT_ERROR1_SET(x) \
   (((x) << 16) & 0xffff0000)
#define ELB_MS_CSR_MS_PRP_MS_PRP_5_54_ACK_TIMEOUT_ERROR1_MODIFY(r, x) \
   ((((x) << 16) & 0xffff0000) | ((r) & 0x0000ffff))
/* Field member: elb_ms_csr::ms_prp::ms_prp_5_54.byte_write_error1         */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 154 */
#define ELB_MS_CSR_MS_PRP_MS_PRP_5_54_BYTE_WRITE_ERROR1_MSB 15
#define ELB_MS_CSR_MS_PRP_MS_PRP_5_54_BYTE_WRITE_ERROR1_LSB 0
#define ELB_MS_CSR_MS_PRP_MS_PRP_5_54_BYTE_WRITE_ERROR1_WIDTH 16
#define ELB_MS_CSR_MS_PRP_MS_PRP_5_54_BYTE_WRITE_ERROR1_READ_ACCESS 1
#define ELB_MS_CSR_MS_PRP_MS_PRP_5_54_BYTE_WRITE_ERROR1_WRITE_ACCESS 1
#define ELB_MS_CSR_MS_PRP_MS_PRP_5_54_BYTE_WRITE_ERROR1_FIELD_MASK 0x0000ffff
#define ELB_MS_CSR_MS_PRP_MS_PRP_5_54_BYTE_WRITE_ERROR1_GET(x) \
   ((x) & 0x0000ffff)
#define ELB_MS_CSR_MS_PRP_MS_PRP_5_54_BYTE_WRITE_ERROR1_SET(x) \
   ((x) & 0x0000ffff)
#define ELB_MS_CSR_MS_PRP_MS_PRP_5_54_BYTE_WRITE_ERROR1_MODIFY(r, x) \
   (((x) & 0x0000ffff) | ((r) & 0xffff0000))

/* Register type: elb_ms_csr::ms_prp::ms_prp_6_54                          */
/* Register template: elb_ms_csr::ms_prp::ms_prp_6_54                      */
/* Source filename: elba/design/ms/src/elb_ms.gcsr, line: 160              */
/* Field member: elb_ms_csr::ms_prp::ms_prp_6_54.read_error2_15_0          */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 154 */
#define ELB_MS_CSR_MS_PRP_MS_PRP_6_54_READ_ERROR2_15_0_MSB 31
#define ELB_MS_CSR_MS_PRP_MS_PRP_6_54_READ_ERROR2_15_0_LSB 16
#define ELB_MS_CSR_MS_PRP_MS_PRP_6_54_READ_ERROR2_15_0_WIDTH 16
#define ELB_MS_CSR_MS_PRP_MS_PRP_6_54_READ_ERROR2_15_0_READ_ACCESS 1
#define ELB_MS_CSR_MS_PRP_MS_PRP_6_54_READ_ERROR2_15_0_WRITE_ACCESS 1
#define ELB_MS_CSR_MS_PRP_MS_PRP_6_54_READ_ERROR2_15_0_FIELD_MASK 0xffff0000
#define ELB_MS_CSR_MS_PRP_MS_PRP_6_54_READ_ERROR2_15_0_GET(x) \
   (((x) & 0xffff0000) >> 16)
#define ELB_MS_CSR_MS_PRP_MS_PRP_6_54_READ_ERROR2_15_0_SET(x) \
   (((x) << 16) & 0xffff0000)
#define ELB_MS_CSR_MS_PRP_MS_PRP_6_54_READ_ERROR2_15_0_MODIFY(r, x) \
   ((((x) << 16) & 0xffff0000) | ((r) & 0x0000ffff))
/* Field member: elb_ms_csr::ms_prp::ms_prp_6_54.stall_timeout_error1      */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 154 */
#define ELB_MS_CSR_MS_PRP_MS_PRP_6_54_STALL_TIMEOUT_ERROR1_MSB 15
#define ELB_MS_CSR_MS_PRP_MS_PRP_6_54_STALL_TIMEOUT_ERROR1_LSB 0
#define ELB_MS_CSR_MS_PRP_MS_PRP_6_54_STALL_TIMEOUT_ERROR1_WIDTH 16
#define ELB_MS_CSR_MS_PRP_MS_PRP_6_54_STALL_TIMEOUT_ERROR1_READ_ACCESS 1
#define ELB_MS_CSR_MS_PRP_MS_PRP_6_54_STALL_TIMEOUT_ERROR1_WRITE_ACCESS 1
#define ELB_MS_CSR_MS_PRP_MS_PRP_6_54_STALL_TIMEOUT_ERROR1_FIELD_MASK 0x0000ffff
#define ELB_MS_CSR_MS_PRP_MS_PRP_6_54_STALL_TIMEOUT_ERROR1_GET(x) \
   ((x) & 0x0000ffff)
#define ELB_MS_CSR_MS_PRP_MS_PRP_6_54_STALL_TIMEOUT_ERROR1_SET(x) \
   ((x) & 0x0000ffff)
#define ELB_MS_CSR_MS_PRP_MS_PRP_6_54_STALL_TIMEOUT_ERROR1_MODIFY(r, x) \
   (((x) & 0x0000ffff) | ((r) & 0xffff0000))

/* Register type: elb_ms_csr::ms_prp::ms_prp_7_54                          */
/* Register template: elb_ms_csr::ms_prp::ms_prp_7_54                      */
/* Source filename: elba/design/ms/src/elb_ms.gcsr, line: 160              */
/* Field member: elb_ms_csr::ms_prp::ms_prp_7_54.security_error2_15_0      */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 154 */
#define ELB_MS_CSR_MS_PRP_MS_PRP_7_54_SECURITY_ERROR2_15_0_MSB 31
#define ELB_MS_CSR_MS_PRP_MS_PRP_7_54_SECURITY_ERROR2_15_0_LSB 16
#define ELB_MS_CSR_MS_PRP_MS_PRP_7_54_SECURITY_ERROR2_15_0_WIDTH 16
#define ELB_MS_CSR_MS_PRP_MS_PRP_7_54_SECURITY_ERROR2_15_0_READ_ACCESS 1
#define ELB_MS_CSR_MS_PRP_MS_PRP_7_54_SECURITY_ERROR2_15_0_WRITE_ACCESS 1
#define ELB_MS_CSR_MS_PRP_MS_PRP_7_54_SECURITY_ERROR2_15_0_FIELD_MASK 0xffff0000
#define ELB_MS_CSR_MS_PRP_MS_PRP_7_54_SECURITY_ERROR2_15_0_GET(x) \
   (((x) & 0xffff0000) >> 16)
#define ELB_MS_CSR_MS_PRP_MS_PRP_7_54_SECURITY_ERROR2_15_0_SET(x) \
   (((x) << 16) & 0xffff0000)
#define ELB_MS_CSR_MS_PRP_MS_PRP_7_54_SECURITY_ERROR2_15_0_MODIFY(r, x) \
   ((((x) << 16) & 0xffff0000) | ((r) & 0x0000ffff))
/* Field member: elb_ms_csr::ms_prp::ms_prp_7_54.read_error2_31_16         */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 154 */
#define ELB_MS_CSR_MS_PRP_MS_PRP_7_54_READ_ERROR2_31_16_MSB 15
#define ELB_MS_CSR_MS_PRP_MS_PRP_7_54_READ_ERROR2_31_16_LSB 0
#define ELB_MS_CSR_MS_PRP_MS_PRP_7_54_READ_ERROR2_31_16_WIDTH 16
#define ELB_MS_CSR_MS_PRP_MS_PRP_7_54_READ_ERROR2_31_16_READ_ACCESS 1
#define ELB_MS_CSR_MS_PRP_MS_PRP_7_54_READ_ERROR2_31_16_WRITE_ACCESS 1
#define ELB_MS_CSR_MS_PRP_MS_PRP_7_54_READ_ERROR2_31_16_FIELD_MASK 0x0000ffff
#define ELB_MS_CSR_MS_PRP_MS_PRP_7_54_READ_ERROR2_31_16_GET(x) \
   ((x) & 0x0000ffff)
#define ELB_MS_CSR_MS_PRP_MS_PRP_7_54_READ_ERROR2_31_16_SET(x) \
   ((x) & 0x0000ffff)
#define ELB_MS_CSR_MS_PRP_MS_PRP_7_54_READ_ERROR2_31_16_MODIFY(r, x) \
   (((x) & 0x0000ffff) | ((r) & 0xffff0000))

/* Register type: elb_ms_csr::ms_prp::ms_prp_8_54                          */
/* Register template: elb_ms_csr::ms_prp::ms_prp_8_54                      */
/* Source filename: elba/design/ms/src/elb_ms.gcsr, line: 160              */
/* Field member: elb_ms_csr::ms_prp::ms_prp_8_54.decode_error2_15_0        */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 154 */
#define ELB_MS_CSR_MS_PRP_MS_PRP_8_54_DECODE_ERROR2_15_0_MSB 31
#define ELB_MS_CSR_MS_PRP_MS_PRP_8_54_DECODE_ERROR2_15_0_LSB 16
#define ELB_MS_CSR_MS_PRP_MS_PRP_8_54_DECODE_ERROR2_15_0_WIDTH 16
#define ELB_MS_CSR_MS_PRP_MS_PRP_8_54_DECODE_ERROR2_15_0_READ_ACCESS 1
#define ELB_MS_CSR_MS_PRP_MS_PRP_8_54_DECODE_ERROR2_15_0_WRITE_ACCESS 1
#define ELB_MS_CSR_MS_PRP_MS_PRP_8_54_DECODE_ERROR2_15_0_FIELD_MASK 0xffff0000
#define ELB_MS_CSR_MS_PRP_MS_PRP_8_54_DECODE_ERROR2_15_0_GET(x) \
   (((x) & 0xffff0000) >> 16)
#define ELB_MS_CSR_MS_PRP_MS_PRP_8_54_DECODE_ERROR2_15_0_SET(x) \
   (((x) << 16) & 0xffff0000)
#define ELB_MS_CSR_MS_PRP_MS_PRP_8_54_DECODE_ERROR2_15_0_MODIFY(r, x) \
   ((((x) << 16) & 0xffff0000) | ((r) & 0x0000ffff))
/* Field member: elb_ms_csr::ms_prp::ms_prp_8_54.security_error2_31_16     */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 154 */
#define ELB_MS_CSR_MS_PRP_MS_PRP_8_54_SECURITY_ERROR2_31_16_MSB 15
#define ELB_MS_CSR_MS_PRP_MS_PRP_8_54_SECURITY_ERROR2_31_16_LSB 0
#define ELB_MS_CSR_MS_PRP_MS_PRP_8_54_SECURITY_ERROR2_31_16_WIDTH 16
#define ELB_MS_CSR_MS_PRP_MS_PRP_8_54_SECURITY_ERROR2_31_16_READ_ACCESS 1
#define ELB_MS_CSR_MS_PRP_MS_PRP_8_54_SECURITY_ERROR2_31_16_WRITE_ACCESS 1
#define ELB_MS_CSR_MS_PRP_MS_PRP_8_54_SECURITY_ERROR2_31_16_FIELD_MASK 0x0000ffff
#define ELB_MS_CSR_MS_PRP_MS_PRP_8_54_SECURITY_ERROR2_31_16_GET(x) \
   ((x) & 0x0000ffff)
#define ELB_MS_CSR_MS_PRP_MS_PRP_8_54_SECURITY_ERROR2_31_16_SET(x) \
   ((x) & 0x0000ffff)
#define ELB_MS_CSR_MS_PRP_MS_PRP_8_54_SECURITY_ERROR2_31_16_MODIFY(r, x) \
   (((x) & 0x0000ffff) | ((r) & 0xffff0000))

/* Register type: elb_ms_csr::ms_prp::ms_prp_9_54                          */
/* Register template: elb_ms_csr::ms_prp::ms_prp_9_54                      */
/* Source filename: elba/design/ms/src/elb_ms.gcsr, line: 160              */
/* Field member: elb_ms_csr::ms_prp::ms_prp_9_54.read_cnt2                 */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 154 */
#define ELB_MS_CSR_MS_PRP_MS_PRP_9_54_READ_CNT2_MSB 31
#define ELB_MS_CSR_MS_PRP_MS_PRP_9_54_READ_CNT2_LSB 16
#define ELB_MS_CSR_MS_PRP_MS_PRP_9_54_READ_CNT2_WIDTH 16
#define ELB_MS_CSR_MS_PRP_MS_PRP_9_54_READ_CNT2_READ_ACCESS 1
#define ELB_MS_CSR_MS_PRP_MS_PRP_9_54_READ_CNT2_WRITE_ACCESS 1
#define ELB_MS_CSR_MS_PRP_MS_PRP_9_54_READ_CNT2_FIELD_MASK 0xffff0000
#define ELB_MS_CSR_MS_PRP_MS_PRP_9_54_READ_CNT2_GET(x) \
   (((x) & 0xffff0000) >> 16)
#define ELB_MS_CSR_MS_PRP_MS_PRP_9_54_READ_CNT2_SET(x) \
   (((x) << 16) & 0xffff0000)
#define ELB_MS_CSR_MS_PRP_MS_PRP_9_54_READ_CNT2_MODIFY(r, x) \
   ((((x) << 16) & 0xffff0000) | ((r) & 0x0000ffff))
/* Field member: elb_ms_csr::ms_prp::ms_prp_9_54.decode_error2_31_16       */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 154 */
#define ELB_MS_CSR_MS_PRP_MS_PRP_9_54_DECODE_ERROR2_31_16_MSB 15
#define ELB_MS_CSR_MS_PRP_MS_PRP_9_54_DECODE_ERROR2_31_16_LSB 0
#define ELB_MS_CSR_MS_PRP_MS_PRP_9_54_DECODE_ERROR2_31_16_WIDTH 16
#define ELB_MS_CSR_MS_PRP_MS_PRP_9_54_DECODE_ERROR2_31_16_READ_ACCESS 1
#define ELB_MS_CSR_MS_PRP_MS_PRP_9_54_DECODE_ERROR2_31_16_WRITE_ACCESS 1
#define ELB_MS_CSR_MS_PRP_MS_PRP_9_54_DECODE_ERROR2_31_16_FIELD_MASK 0x0000ffff
#define ELB_MS_CSR_MS_PRP_MS_PRP_9_54_DECODE_ERROR2_31_16_GET(x) \
   ((x) & 0x0000ffff)
#define ELB_MS_CSR_MS_PRP_MS_PRP_9_54_DECODE_ERROR2_31_16_SET(x) \
   ((x) & 0x0000ffff)
#define ELB_MS_CSR_MS_PRP_MS_PRP_9_54_DECODE_ERROR2_31_16_MODIFY(r, x) \
   (((x) & 0x0000ffff) | ((r) & 0xffff0000))

/* Register type: elb_ms_csr::ms_prp::ms_prp_10_54                         */
/* Register template: elb_ms_csr::ms_prp::ms_prp_10_54                     */
/* Source filename: elba/design/ms/src/elb_ms.gcsr, line: 160              */
/* Field member: elb_ms_csr::ms_prp::ms_prp_10_54.ack_cnt2                 */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 154 */
#define ELB_MS_CSR_MS_PRP_MS_PRP_10_54_ACK_CNT2_MSB 31
#define ELB_MS_CSR_MS_PRP_MS_PRP_10_54_ACK_CNT2_LSB 16
#define ELB_MS_CSR_MS_PRP_MS_PRP_10_54_ACK_CNT2_WIDTH 16
#define ELB_MS_CSR_MS_PRP_MS_PRP_10_54_ACK_CNT2_READ_ACCESS 1
#define ELB_MS_CSR_MS_PRP_MS_PRP_10_54_ACK_CNT2_WRITE_ACCESS 1
#define ELB_MS_CSR_MS_PRP_MS_PRP_10_54_ACK_CNT2_FIELD_MASK 0xffff0000
#define ELB_MS_CSR_MS_PRP_MS_PRP_10_54_ACK_CNT2_GET(x) \
   (((x) & 0xffff0000) >> 16)
#define ELB_MS_CSR_MS_PRP_MS_PRP_10_54_ACK_CNT2_SET(x) \
   (((x) << 16) & 0xffff0000)
#define ELB_MS_CSR_MS_PRP_MS_PRP_10_54_ACK_CNT2_MODIFY(r, x) \
   ((((x) << 16) & 0xffff0000) | ((r) & 0x0000ffff))
/* Field member: elb_ms_csr::ms_prp::ms_prp_10_54.write_cnt2               */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 154 */
#define ELB_MS_CSR_MS_PRP_MS_PRP_10_54_WRITE_CNT2_MSB 15
#define ELB_MS_CSR_MS_PRP_MS_PRP_10_54_WRITE_CNT2_LSB 0
#define ELB_MS_CSR_MS_PRP_MS_PRP_10_54_WRITE_CNT2_WIDTH 16
#define ELB_MS_CSR_MS_PRP_MS_PRP_10_54_WRITE_CNT2_READ_ACCESS 1
#define ELB_MS_CSR_MS_PRP_MS_PRP_10_54_WRITE_CNT2_WRITE_ACCESS 1
#define ELB_MS_CSR_MS_PRP_MS_PRP_10_54_WRITE_CNT2_FIELD_MASK 0x0000ffff
#define ELB_MS_CSR_MS_PRP_MS_PRP_10_54_WRITE_CNT2_GET(x) ((x) & 0x0000ffff)
#define ELB_MS_CSR_MS_PRP_MS_PRP_10_54_WRITE_CNT2_SET(x) ((x) & 0x0000ffff)
#define ELB_MS_CSR_MS_PRP_MS_PRP_10_54_WRITE_CNT2_MODIFY(r, x) \
   (((x) & 0x0000ffff) | ((r) & 0xffff0000))

/* Register type: elb_ms_csr::ms_prp::ms_prp_11_54                         */
/* Register template: elb_ms_csr::ms_prp::ms_prp_11_54                     */
/* Source filename: elba/design/ms/src/elb_ms.gcsr, line: 160              */
/* Field member: elb_ms_csr::ms_prp::ms_prp_11_54.byte_write_error2        */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 154 */
#define ELB_MS_CSR_MS_PRP_MS_PRP_11_54_BYTE_WRITE_ERROR2_MSB 31
#define ELB_MS_CSR_MS_PRP_MS_PRP_11_54_BYTE_WRITE_ERROR2_LSB 16
#define ELB_MS_CSR_MS_PRP_MS_PRP_11_54_BYTE_WRITE_ERROR2_WIDTH 16
#define ELB_MS_CSR_MS_PRP_MS_PRP_11_54_BYTE_WRITE_ERROR2_READ_ACCESS 1
#define ELB_MS_CSR_MS_PRP_MS_PRP_11_54_BYTE_WRITE_ERROR2_WRITE_ACCESS 1
#define ELB_MS_CSR_MS_PRP_MS_PRP_11_54_BYTE_WRITE_ERROR2_FIELD_MASK 0xffff0000
#define ELB_MS_CSR_MS_PRP_MS_PRP_11_54_BYTE_WRITE_ERROR2_GET(x) \
   (((x) & 0xffff0000) >> 16)
#define ELB_MS_CSR_MS_PRP_MS_PRP_11_54_BYTE_WRITE_ERROR2_SET(x) \
   (((x) << 16) & 0xffff0000)
#define ELB_MS_CSR_MS_PRP_MS_PRP_11_54_BYTE_WRITE_ERROR2_MODIFY(r, x) \
   ((((x) << 16) & 0xffff0000) | ((r) & 0x0000ffff))
/* Field member: elb_ms_csr::ms_prp::ms_prp_11_54.byte_read_error2         */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 154 */
#define ELB_MS_CSR_MS_PRP_MS_PRP_11_54_BYTE_READ_ERROR2_MSB 15
#define ELB_MS_CSR_MS_PRP_MS_PRP_11_54_BYTE_READ_ERROR2_LSB 0
#define ELB_MS_CSR_MS_PRP_MS_PRP_11_54_BYTE_READ_ERROR2_WIDTH 16
#define ELB_MS_CSR_MS_PRP_MS_PRP_11_54_BYTE_READ_ERROR2_READ_ACCESS 1
#define ELB_MS_CSR_MS_PRP_MS_PRP_11_54_BYTE_READ_ERROR2_WRITE_ACCESS 1
#define ELB_MS_CSR_MS_PRP_MS_PRP_11_54_BYTE_READ_ERROR2_FIELD_MASK 0x0000ffff
#define ELB_MS_CSR_MS_PRP_MS_PRP_11_54_BYTE_READ_ERROR2_GET(x) \
   ((x) & 0x0000ffff)
#define ELB_MS_CSR_MS_PRP_MS_PRP_11_54_BYTE_READ_ERROR2_SET(x) \
   ((x) & 0x0000ffff)
#define ELB_MS_CSR_MS_PRP_MS_PRP_11_54_BYTE_READ_ERROR2_MODIFY(r, x) \
   (((x) & 0x0000ffff) | ((r) & 0xffff0000))

/* Register type: elb_ms_csr::ms_prp::ms_prp_12_54                         */
/* Register template: elb_ms_csr::ms_prp::ms_prp_12_54                     */
/* Source filename: elba/design/ms/src/elb_ms.gcsr, line: 160              */
/* Field member: elb_ms_csr::ms_prp::ms_prp_12_54.stall_timeout_error2     */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 154 */
#define ELB_MS_CSR_MS_PRP_MS_PRP_12_54_STALL_TIMEOUT_ERROR2_MSB 31
#define ELB_MS_CSR_MS_PRP_MS_PRP_12_54_STALL_TIMEOUT_ERROR2_LSB 16
#define ELB_MS_CSR_MS_PRP_MS_PRP_12_54_STALL_TIMEOUT_ERROR2_WIDTH 16
#define ELB_MS_CSR_MS_PRP_MS_PRP_12_54_STALL_TIMEOUT_ERROR2_READ_ACCESS 1
#define ELB_MS_CSR_MS_PRP_MS_PRP_12_54_STALL_TIMEOUT_ERROR2_WRITE_ACCESS 1
#define ELB_MS_CSR_MS_PRP_MS_PRP_12_54_STALL_TIMEOUT_ERROR2_FIELD_MASK 0xffff0000
#define ELB_MS_CSR_MS_PRP_MS_PRP_12_54_STALL_TIMEOUT_ERROR2_GET(x) \
   (((x) & 0xffff0000) >> 16)
#define ELB_MS_CSR_MS_PRP_MS_PRP_12_54_STALL_TIMEOUT_ERROR2_SET(x) \
   (((x) << 16) & 0xffff0000)
#define ELB_MS_CSR_MS_PRP_MS_PRP_12_54_STALL_TIMEOUT_ERROR2_MODIFY(r, x) \
   ((((x) << 16) & 0xffff0000) | ((r) & 0x0000ffff))
/* Field member: elb_ms_csr::ms_prp::ms_prp_12_54.ack_timeout_error2       */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 154 */
#define ELB_MS_CSR_MS_PRP_MS_PRP_12_54_ACK_TIMEOUT_ERROR2_MSB 15
#define ELB_MS_CSR_MS_PRP_MS_PRP_12_54_ACK_TIMEOUT_ERROR2_LSB 0
#define ELB_MS_CSR_MS_PRP_MS_PRP_12_54_ACK_TIMEOUT_ERROR2_WIDTH 16
#define ELB_MS_CSR_MS_PRP_MS_PRP_12_54_ACK_TIMEOUT_ERROR2_READ_ACCESS 1
#define ELB_MS_CSR_MS_PRP_MS_PRP_12_54_ACK_TIMEOUT_ERROR2_WRITE_ACCESS 1
#define ELB_MS_CSR_MS_PRP_MS_PRP_12_54_ACK_TIMEOUT_ERROR2_FIELD_MASK 0x0000ffff
#define ELB_MS_CSR_MS_PRP_MS_PRP_12_54_ACK_TIMEOUT_ERROR2_GET(x) \
   ((x) & 0x0000ffff)
#define ELB_MS_CSR_MS_PRP_MS_PRP_12_54_ACK_TIMEOUT_ERROR2_SET(x) \
   ((x) & 0x0000ffff)
#define ELB_MS_CSR_MS_PRP_MS_PRP_12_54_ACK_TIMEOUT_ERROR2_MODIFY(r, x) \
   (((x) & 0x0000ffff) | ((r) & 0xffff0000))

/* Register type: elb_ms_csr::ms_prp::ms_prp_13_54                         */
/* Register template: elb_ms_csr::ms_prp::ms_prp_13_54                     */
/* Source filename: elba/design/ms/src/elb_ms.gcsr, line: 160              */
/* Field member: elb_ms_csr::ms_prp::ms_prp_13_54.read_error3              */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 154 */
#define ELB_MS_CSR_MS_PRP_MS_PRP_13_54_READ_ERROR3_MSB 31
#define ELB_MS_CSR_MS_PRP_MS_PRP_13_54_READ_ERROR3_LSB 0
#define ELB_MS_CSR_MS_PRP_MS_PRP_13_54_READ_ERROR3_WIDTH 32
#define ELB_MS_CSR_MS_PRP_MS_PRP_13_54_READ_ERROR3_READ_ACCESS 1
#define ELB_MS_CSR_MS_PRP_MS_PRP_13_54_READ_ERROR3_WRITE_ACCESS 1
#define ELB_MS_CSR_MS_PRP_MS_PRP_13_54_READ_ERROR3_FIELD_MASK 0xffffffff
#define ELB_MS_CSR_MS_PRP_MS_PRP_13_54_READ_ERROR3_GET(x) ((x) & 0xffffffff)
#define ELB_MS_CSR_MS_PRP_MS_PRP_13_54_READ_ERROR3_SET(x) ((x) & 0xffffffff)
#define ELB_MS_CSR_MS_PRP_MS_PRP_13_54_READ_ERROR3_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: elb_ms_csr::ms_prp::ms_prp_14_54                         */
/* Register template: elb_ms_csr::ms_prp::ms_prp_14_54                     */
/* Source filename: elba/design/ms/src/elb_ms.gcsr, line: 160              */
/* Field member: elb_ms_csr::ms_prp::ms_prp_14_54.security_error3          */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 154 */
#define ELB_MS_CSR_MS_PRP_MS_PRP_14_54_SECURITY_ERROR3_MSB 31
#define ELB_MS_CSR_MS_PRP_MS_PRP_14_54_SECURITY_ERROR3_LSB 0
#define ELB_MS_CSR_MS_PRP_MS_PRP_14_54_SECURITY_ERROR3_WIDTH 32
#define ELB_MS_CSR_MS_PRP_MS_PRP_14_54_SECURITY_ERROR3_READ_ACCESS 1
#define ELB_MS_CSR_MS_PRP_MS_PRP_14_54_SECURITY_ERROR3_WRITE_ACCESS 1
#define ELB_MS_CSR_MS_PRP_MS_PRP_14_54_SECURITY_ERROR3_FIELD_MASK 0xffffffff
#define ELB_MS_CSR_MS_PRP_MS_PRP_14_54_SECURITY_ERROR3_GET(x) \
   ((x) & 0xffffffff)
#define ELB_MS_CSR_MS_PRP_MS_PRP_14_54_SECURITY_ERROR3_SET(x) \
   ((x) & 0xffffffff)
#define ELB_MS_CSR_MS_PRP_MS_PRP_14_54_SECURITY_ERROR3_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: elb_ms_csr::ms_prp::ms_prp_15_54                         */
/* Register template: elb_ms_csr::ms_prp::ms_prp_15_54                     */
/* Source filename: elba/design/ms/src/elb_ms.gcsr, line: 160              */
/* Field member: elb_ms_csr::ms_prp::ms_prp_15_54.decode_error3            */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 154 */
#define ELB_MS_CSR_MS_PRP_MS_PRP_15_54_DECODE_ERROR3_MSB 31
#define ELB_MS_CSR_MS_PRP_MS_PRP_15_54_DECODE_ERROR3_LSB 0
#define ELB_MS_CSR_MS_PRP_MS_PRP_15_54_DECODE_ERROR3_WIDTH 32
#define ELB_MS_CSR_MS_PRP_MS_PRP_15_54_DECODE_ERROR3_READ_ACCESS 1
#define ELB_MS_CSR_MS_PRP_MS_PRP_15_54_DECODE_ERROR3_WRITE_ACCESS 1
#define ELB_MS_CSR_MS_PRP_MS_PRP_15_54_DECODE_ERROR3_FIELD_MASK 0xffffffff
#define ELB_MS_CSR_MS_PRP_MS_PRP_15_54_DECODE_ERROR3_GET(x) \
   ((x) & 0xffffffff)
#define ELB_MS_CSR_MS_PRP_MS_PRP_15_54_DECODE_ERROR3_SET(x) \
   ((x) & 0xffffffff)
#define ELB_MS_CSR_MS_PRP_MS_PRP_15_54_DECODE_ERROR3_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: elb_ms_csr::ms_prp::ms_prp_16_54                         */
/* Register template: elb_ms_csr::ms_prp::ms_prp_16_54                     */
/* Source filename: elba/design/ms/src/elb_ms.gcsr, line: 160              */
/* Field member: elb_ms_csr::ms_prp::ms_prp_16_54.write_cnt3               */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 154 */
#define ELB_MS_CSR_MS_PRP_MS_PRP_16_54_WRITE_CNT3_MSB 31
#define ELB_MS_CSR_MS_PRP_MS_PRP_16_54_WRITE_CNT3_LSB 16
#define ELB_MS_CSR_MS_PRP_MS_PRP_16_54_WRITE_CNT3_WIDTH 16
#define ELB_MS_CSR_MS_PRP_MS_PRP_16_54_WRITE_CNT3_READ_ACCESS 1
#define ELB_MS_CSR_MS_PRP_MS_PRP_16_54_WRITE_CNT3_WRITE_ACCESS 1
#define ELB_MS_CSR_MS_PRP_MS_PRP_16_54_WRITE_CNT3_FIELD_MASK 0xffff0000
#define ELB_MS_CSR_MS_PRP_MS_PRP_16_54_WRITE_CNT3_GET(x) \
   (((x) & 0xffff0000) >> 16)
#define ELB_MS_CSR_MS_PRP_MS_PRP_16_54_WRITE_CNT3_SET(x) \
   (((x) << 16) & 0xffff0000)
#define ELB_MS_CSR_MS_PRP_MS_PRP_16_54_WRITE_CNT3_MODIFY(r, x) \
   ((((x) << 16) & 0xffff0000) | ((r) & 0x0000ffff))
/* Field member: elb_ms_csr::ms_prp::ms_prp_16_54.read_cnt3                */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 154 */
#define ELB_MS_CSR_MS_PRP_MS_PRP_16_54_READ_CNT3_MSB 15
#define ELB_MS_CSR_MS_PRP_MS_PRP_16_54_READ_CNT3_LSB 0
#define ELB_MS_CSR_MS_PRP_MS_PRP_16_54_READ_CNT3_WIDTH 16
#define ELB_MS_CSR_MS_PRP_MS_PRP_16_54_READ_CNT3_READ_ACCESS 1
#define ELB_MS_CSR_MS_PRP_MS_PRP_16_54_READ_CNT3_WRITE_ACCESS 1
#define ELB_MS_CSR_MS_PRP_MS_PRP_16_54_READ_CNT3_FIELD_MASK 0x0000ffff
#define ELB_MS_CSR_MS_PRP_MS_PRP_16_54_READ_CNT3_GET(x) ((x) & 0x0000ffff)
#define ELB_MS_CSR_MS_PRP_MS_PRP_16_54_READ_CNT3_SET(x) ((x) & 0x0000ffff)
#define ELB_MS_CSR_MS_PRP_MS_PRP_16_54_READ_CNT3_MODIFY(r, x) \
   (((x) & 0x0000ffff) | ((r) & 0xffff0000))

/* Register type: elb_ms_csr::ms_prp::ms_prp_17_54                         */
/* Register template: elb_ms_csr::ms_prp::ms_prp_17_54                     */
/* Source filename: elba/design/ms/src/elb_ms.gcsr, line: 160              */
/* Field member: elb_ms_csr::ms_prp::ms_prp_17_54.byte_read_error3         */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 154 */
#define ELB_MS_CSR_MS_PRP_MS_PRP_17_54_BYTE_READ_ERROR3_MSB 31
#define ELB_MS_CSR_MS_PRP_MS_PRP_17_54_BYTE_READ_ERROR3_LSB 16
#define ELB_MS_CSR_MS_PRP_MS_PRP_17_54_BYTE_READ_ERROR3_WIDTH 16
#define ELB_MS_CSR_MS_PRP_MS_PRP_17_54_BYTE_READ_ERROR3_READ_ACCESS 1
#define ELB_MS_CSR_MS_PRP_MS_PRP_17_54_BYTE_READ_ERROR3_WRITE_ACCESS 1
#define ELB_MS_CSR_MS_PRP_MS_PRP_17_54_BYTE_READ_ERROR3_FIELD_MASK 0xffff0000
#define ELB_MS_CSR_MS_PRP_MS_PRP_17_54_BYTE_READ_ERROR3_GET(x) \
   (((x) & 0xffff0000) >> 16)
#define ELB_MS_CSR_MS_PRP_MS_PRP_17_54_BYTE_READ_ERROR3_SET(x) \
   (((x) << 16) & 0xffff0000)
#define ELB_MS_CSR_MS_PRP_MS_PRP_17_54_BYTE_READ_ERROR3_MODIFY(r, x) \
   ((((x) << 16) & 0xffff0000) | ((r) & 0x0000ffff))
/* Field member: elb_ms_csr::ms_prp::ms_prp_17_54.ack_cnt3                 */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 154 */
#define ELB_MS_CSR_MS_PRP_MS_PRP_17_54_ACK_CNT3_MSB 15
#define ELB_MS_CSR_MS_PRP_MS_PRP_17_54_ACK_CNT3_LSB 0
#define ELB_MS_CSR_MS_PRP_MS_PRP_17_54_ACK_CNT3_WIDTH 16
#define ELB_MS_CSR_MS_PRP_MS_PRP_17_54_ACK_CNT3_READ_ACCESS 1
#define ELB_MS_CSR_MS_PRP_MS_PRP_17_54_ACK_CNT3_WRITE_ACCESS 1
#define ELB_MS_CSR_MS_PRP_MS_PRP_17_54_ACK_CNT3_FIELD_MASK 0x0000ffff
#define ELB_MS_CSR_MS_PRP_MS_PRP_17_54_ACK_CNT3_GET(x) ((x) & 0x0000ffff)
#define ELB_MS_CSR_MS_PRP_MS_PRP_17_54_ACK_CNT3_SET(x) ((x) & 0x0000ffff)
#define ELB_MS_CSR_MS_PRP_MS_PRP_17_54_ACK_CNT3_MODIFY(r, x) \
   (((x) & 0x0000ffff) | ((r) & 0xffff0000))

/* Register type: elb_ms_csr::ms_prp::ms_prp_18_54                         */
/* Register template: elb_ms_csr::ms_prp::ms_prp_18_54                     */
/* Source filename: elba/design/ms/src/elb_ms.gcsr, line: 160              */
/* Field member: elb_ms_csr::ms_prp::ms_prp_18_54.ack_timeout_error3       */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 154 */
#define ELB_MS_CSR_MS_PRP_MS_PRP_18_54_ACK_TIMEOUT_ERROR3_MSB 31
#define ELB_MS_CSR_MS_PRP_MS_PRP_18_54_ACK_TIMEOUT_ERROR3_LSB 16
#define ELB_MS_CSR_MS_PRP_MS_PRP_18_54_ACK_TIMEOUT_ERROR3_WIDTH 16
#define ELB_MS_CSR_MS_PRP_MS_PRP_18_54_ACK_TIMEOUT_ERROR3_READ_ACCESS 1
#define ELB_MS_CSR_MS_PRP_MS_PRP_18_54_ACK_TIMEOUT_ERROR3_WRITE_ACCESS 1
#define ELB_MS_CSR_MS_PRP_MS_PRP_18_54_ACK_TIMEOUT_ERROR3_FIELD_MASK 0xffff0000
#define ELB_MS_CSR_MS_PRP_MS_PRP_18_54_ACK_TIMEOUT_ERROR3_GET(x) \
   (((x) & 0xffff0000) >> 16)
#define ELB_MS_CSR_MS_PRP_MS_PRP_18_54_ACK_TIMEOUT_ERROR3_SET(x) \
   (((x) << 16) & 0xffff0000)
#define ELB_MS_CSR_MS_PRP_MS_PRP_18_54_ACK_TIMEOUT_ERROR3_MODIFY(r, x) \
   ((((x) << 16) & 0xffff0000) | ((r) & 0x0000ffff))
/* Field member: elb_ms_csr::ms_prp::ms_prp_18_54.byte_write_error3        */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 154 */
#define ELB_MS_CSR_MS_PRP_MS_PRP_18_54_BYTE_WRITE_ERROR3_MSB 15
#define ELB_MS_CSR_MS_PRP_MS_PRP_18_54_BYTE_WRITE_ERROR3_LSB 0
#define ELB_MS_CSR_MS_PRP_MS_PRP_18_54_BYTE_WRITE_ERROR3_WIDTH 16
#define ELB_MS_CSR_MS_PRP_MS_PRP_18_54_BYTE_WRITE_ERROR3_READ_ACCESS 1
#define ELB_MS_CSR_MS_PRP_MS_PRP_18_54_BYTE_WRITE_ERROR3_WRITE_ACCESS 1
#define ELB_MS_CSR_MS_PRP_MS_PRP_18_54_BYTE_WRITE_ERROR3_FIELD_MASK 0x0000ffff
#define ELB_MS_CSR_MS_PRP_MS_PRP_18_54_BYTE_WRITE_ERROR3_GET(x) \
   ((x) & 0x0000ffff)
#define ELB_MS_CSR_MS_PRP_MS_PRP_18_54_BYTE_WRITE_ERROR3_SET(x) \
   ((x) & 0x0000ffff)
#define ELB_MS_CSR_MS_PRP_MS_PRP_18_54_BYTE_WRITE_ERROR3_MODIFY(r, x) \
   (((x) & 0x0000ffff) | ((r) & 0xffff0000))

/* Register type: elb_ms_csr::ms_prp::ms_prp_19_54                         */
/* Register template: elb_ms_csr::ms_prp::ms_prp_19_54                     */
/* Source filename: elba/design/ms/src/elb_ms.gcsr, line: 160              */
/* Field member: elb_ms_csr::ms_prp::ms_prp_19_54.read_error4_15_0         */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 154 */
#define ELB_MS_CSR_MS_PRP_MS_PRP_19_54_READ_ERROR4_15_0_MSB 31
#define ELB_MS_CSR_MS_PRP_MS_PRP_19_54_READ_ERROR4_15_0_LSB 16
#define ELB_MS_CSR_MS_PRP_MS_PRP_19_54_READ_ERROR4_15_0_WIDTH 16
#define ELB_MS_CSR_MS_PRP_MS_PRP_19_54_READ_ERROR4_15_0_READ_ACCESS 1
#define ELB_MS_CSR_MS_PRP_MS_PRP_19_54_READ_ERROR4_15_0_WRITE_ACCESS 1
#define ELB_MS_CSR_MS_PRP_MS_PRP_19_54_READ_ERROR4_15_0_FIELD_MASK 0xffff0000
#define ELB_MS_CSR_MS_PRP_MS_PRP_19_54_READ_ERROR4_15_0_GET(x) \
   (((x) & 0xffff0000) >> 16)
#define ELB_MS_CSR_MS_PRP_MS_PRP_19_54_READ_ERROR4_15_0_SET(x) \
   (((x) << 16) & 0xffff0000)
#define ELB_MS_CSR_MS_PRP_MS_PRP_19_54_READ_ERROR4_15_0_MODIFY(r, x) \
   ((((x) << 16) & 0xffff0000) | ((r) & 0x0000ffff))
/* Field member: elb_ms_csr::ms_prp::ms_prp_19_54.stall_timeout_error3     */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 154 */
#define ELB_MS_CSR_MS_PRP_MS_PRP_19_54_STALL_TIMEOUT_ERROR3_MSB 15
#define ELB_MS_CSR_MS_PRP_MS_PRP_19_54_STALL_TIMEOUT_ERROR3_LSB 0
#define ELB_MS_CSR_MS_PRP_MS_PRP_19_54_STALL_TIMEOUT_ERROR3_WIDTH 16
#define ELB_MS_CSR_MS_PRP_MS_PRP_19_54_STALL_TIMEOUT_ERROR3_READ_ACCESS 1
#define ELB_MS_CSR_MS_PRP_MS_PRP_19_54_STALL_TIMEOUT_ERROR3_WRITE_ACCESS 1
#define ELB_MS_CSR_MS_PRP_MS_PRP_19_54_STALL_TIMEOUT_ERROR3_FIELD_MASK 0x0000ffff
#define ELB_MS_CSR_MS_PRP_MS_PRP_19_54_STALL_TIMEOUT_ERROR3_GET(x) \
   ((x) & 0x0000ffff)
#define ELB_MS_CSR_MS_PRP_MS_PRP_19_54_STALL_TIMEOUT_ERROR3_SET(x) \
   ((x) & 0x0000ffff)
#define ELB_MS_CSR_MS_PRP_MS_PRP_19_54_STALL_TIMEOUT_ERROR3_MODIFY(r, x) \
   (((x) & 0x0000ffff) | ((r) & 0xffff0000))

/* Register type: elb_ms_csr::ms_prp::ms_prp_20_54                         */
/* Register template: elb_ms_csr::ms_prp::ms_prp_20_54                     */
/* Source filename: elba/design/ms/src/elb_ms.gcsr, line: 160              */
/* Field member: elb_ms_csr::ms_prp::ms_prp_20_54.security_error4_15_0     */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 154 */
#define ELB_MS_CSR_MS_PRP_MS_PRP_20_54_SECURITY_ERROR4_15_0_MSB 31
#define ELB_MS_CSR_MS_PRP_MS_PRP_20_54_SECURITY_ERROR4_15_0_LSB 16
#define ELB_MS_CSR_MS_PRP_MS_PRP_20_54_SECURITY_ERROR4_15_0_WIDTH 16
#define ELB_MS_CSR_MS_PRP_MS_PRP_20_54_SECURITY_ERROR4_15_0_READ_ACCESS 1
#define ELB_MS_CSR_MS_PRP_MS_PRP_20_54_SECURITY_ERROR4_15_0_WRITE_ACCESS 1
#define ELB_MS_CSR_MS_PRP_MS_PRP_20_54_SECURITY_ERROR4_15_0_FIELD_MASK 0xffff0000
#define ELB_MS_CSR_MS_PRP_MS_PRP_20_54_SECURITY_ERROR4_15_0_GET(x) \
   (((x) & 0xffff0000) >> 16)
#define ELB_MS_CSR_MS_PRP_MS_PRP_20_54_SECURITY_ERROR4_15_0_SET(x) \
   (((x) << 16) & 0xffff0000)
#define ELB_MS_CSR_MS_PRP_MS_PRP_20_54_SECURITY_ERROR4_15_0_MODIFY(r, x) \
   ((((x) << 16) & 0xffff0000) | ((r) & 0x0000ffff))
/* Field member: elb_ms_csr::ms_prp::ms_prp_20_54.read_error4_31_16        */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 154 */
#define ELB_MS_CSR_MS_PRP_MS_PRP_20_54_READ_ERROR4_31_16_MSB 15
#define ELB_MS_CSR_MS_PRP_MS_PRP_20_54_READ_ERROR4_31_16_LSB 0
#define ELB_MS_CSR_MS_PRP_MS_PRP_20_54_READ_ERROR4_31_16_WIDTH 16
#define ELB_MS_CSR_MS_PRP_MS_PRP_20_54_READ_ERROR4_31_16_READ_ACCESS 1
#define ELB_MS_CSR_MS_PRP_MS_PRP_20_54_READ_ERROR4_31_16_WRITE_ACCESS 1
#define ELB_MS_CSR_MS_PRP_MS_PRP_20_54_READ_ERROR4_31_16_FIELD_MASK 0x0000ffff
#define ELB_MS_CSR_MS_PRP_MS_PRP_20_54_READ_ERROR4_31_16_GET(x) \
   ((x) & 0x0000ffff)
#define ELB_MS_CSR_MS_PRP_MS_PRP_20_54_READ_ERROR4_31_16_SET(x) \
   ((x) & 0x0000ffff)
#define ELB_MS_CSR_MS_PRP_MS_PRP_20_54_READ_ERROR4_31_16_MODIFY(r, x) \
   (((x) & 0x0000ffff) | ((r) & 0xffff0000))

/* Register type: elb_ms_csr::ms_prp::ms_prp_21_54                         */
/* Register template: elb_ms_csr::ms_prp::ms_prp_21_54                     */
/* Source filename: elba/design/ms/src/elb_ms.gcsr, line: 160              */
/* Field member: elb_ms_csr::ms_prp::ms_prp_21_54.decode_error4_15_0       */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 154 */
#define ELB_MS_CSR_MS_PRP_MS_PRP_21_54_DECODE_ERROR4_15_0_MSB 31
#define ELB_MS_CSR_MS_PRP_MS_PRP_21_54_DECODE_ERROR4_15_0_LSB 16
#define ELB_MS_CSR_MS_PRP_MS_PRP_21_54_DECODE_ERROR4_15_0_WIDTH 16
#define ELB_MS_CSR_MS_PRP_MS_PRP_21_54_DECODE_ERROR4_15_0_READ_ACCESS 1
#define ELB_MS_CSR_MS_PRP_MS_PRP_21_54_DECODE_ERROR4_15_0_WRITE_ACCESS 1
#define ELB_MS_CSR_MS_PRP_MS_PRP_21_54_DECODE_ERROR4_15_0_FIELD_MASK 0xffff0000
#define ELB_MS_CSR_MS_PRP_MS_PRP_21_54_DECODE_ERROR4_15_0_GET(x) \
   (((x) & 0xffff0000) >> 16)
#define ELB_MS_CSR_MS_PRP_MS_PRP_21_54_DECODE_ERROR4_15_0_SET(x) \
   (((x) << 16) & 0xffff0000)
#define ELB_MS_CSR_MS_PRP_MS_PRP_21_54_DECODE_ERROR4_15_0_MODIFY(r, x) \
   ((((x) << 16) & 0xffff0000) | ((r) & 0x0000ffff))
/* Field member: elb_ms_csr::ms_prp::ms_prp_21_54.security_error4_31_16    */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 154 */
#define ELB_MS_CSR_MS_PRP_MS_PRP_21_54_SECURITY_ERROR4_31_16_MSB 15
#define ELB_MS_CSR_MS_PRP_MS_PRP_21_54_SECURITY_ERROR4_31_16_LSB 0
#define ELB_MS_CSR_MS_PRP_MS_PRP_21_54_SECURITY_ERROR4_31_16_WIDTH 16
#define ELB_MS_CSR_MS_PRP_MS_PRP_21_54_SECURITY_ERROR4_31_16_READ_ACCESS 1
#define ELB_MS_CSR_MS_PRP_MS_PRP_21_54_SECURITY_ERROR4_31_16_WRITE_ACCESS 1
#define ELB_MS_CSR_MS_PRP_MS_PRP_21_54_SECURITY_ERROR4_31_16_FIELD_MASK 0x0000ffff
#define ELB_MS_CSR_MS_PRP_MS_PRP_21_54_SECURITY_ERROR4_31_16_GET(x) \
   ((x) & 0x0000ffff)
#define ELB_MS_CSR_MS_PRP_MS_PRP_21_54_SECURITY_ERROR4_31_16_SET(x) \
   ((x) & 0x0000ffff)
#define ELB_MS_CSR_MS_PRP_MS_PRP_21_54_SECURITY_ERROR4_31_16_MODIFY(r, x) \
   (((x) & 0x0000ffff) | ((r) & 0xffff0000))

/* Register type: elb_ms_csr::ms_prp::ms_prp_22_54                         */
/* Register template: elb_ms_csr::ms_prp::ms_prp_22_54                     */
/* Source filename: elba/design/ms/src/elb_ms.gcsr, line: 160              */
/* Field member: elb_ms_csr::ms_prp::ms_prp_22_54.read_cnt4                */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 154 */
#define ELB_MS_CSR_MS_PRP_MS_PRP_22_54_READ_CNT4_MSB 31
#define ELB_MS_CSR_MS_PRP_MS_PRP_22_54_READ_CNT4_LSB 16
#define ELB_MS_CSR_MS_PRP_MS_PRP_22_54_READ_CNT4_WIDTH 16
#define ELB_MS_CSR_MS_PRP_MS_PRP_22_54_READ_CNT4_READ_ACCESS 1
#define ELB_MS_CSR_MS_PRP_MS_PRP_22_54_READ_CNT4_WRITE_ACCESS 1
#define ELB_MS_CSR_MS_PRP_MS_PRP_22_54_READ_CNT4_FIELD_MASK 0xffff0000
#define ELB_MS_CSR_MS_PRP_MS_PRP_22_54_READ_CNT4_GET(x) \
   (((x) & 0xffff0000) >> 16)
#define ELB_MS_CSR_MS_PRP_MS_PRP_22_54_READ_CNT4_SET(x) \
   (((x) << 16) & 0xffff0000)
#define ELB_MS_CSR_MS_PRP_MS_PRP_22_54_READ_CNT4_MODIFY(r, x) \
   ((((x) << 16) & 0xffff0000) | ((r) & 0x0000ffff))
/* Field member: elb_ms_csr::ms_prp::ms_prp_22_54.decode_error4_31_16      */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 154 */
#define ELB_MS_CSR_MS_PRP_MS_PRP_22_54_DECODE_ERROR4_31_16_MSB 15
#define ELB_MS_CSR_MS_PRP_MS_PRP_22_54_DECODE_ERROR4_31_16_LSB 0
#define ELB_MS_CSR_MS_PRP_MS_PRP_22_54_DECODE_ERROR4_31_16_WIDTH 16
#define ELB_MS_CSR_MS_PRP_MS_PRP_22_54_DECODE_ERROR4_31_16_READ_ACCESS 1
#define ELB_MS_CSR_MS_PRP_MS_PRP_22_54_DECODE_ERROR4_31_16_WRITE_ACCESS 1
#define ELB_MS_CSR_MS_PRP_MS_PRP_22_54_DECODE_ERROR4_31_16_FIELD_MASK 0x0000ffff
#define ELB_MS_CSR_MS_PRP_MS_PRP_22_54_DECODE_ERROR4_31_16_GET(x) \
   ((x) & 0x0000ffff)
#define ELB_MS_CSR_MS_PRP_MS_PRP_22_54_DECODE_ERROR4_31_16_SET(x) \
   ((x) & 0x0000ffff)
#define ELB_MS_CSR_MS_PRP_MS_PRP_22_54_DECODE_ERROR4_31_16_MODIFY(r, x) \
   (((x) & 0x0000ffff) | ((r) & 0xffff0000))

/* Register type: elb_ms_csr::ms_prp::ms_prp_23_54                         */
/* Register template: elb_ms_csr::ms_prp::ms_prp_23_54                     */
/* Source filename: elba/design/ms/src/elb_ms.gcsr, line: 160              */
/* Field member: elb_ms_csr::ms_prp::ms_prp_23_54.ack_cnt4                 */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 154 */
#define ELB_MS_CSR_MS_PRP_MS_PRP_23_54_ACK_CNT4_MSB 31
#define ELB_MS_CSR_MS_PRP_MS_PRP_23_54_ACK_CNT4_LSB 16
#define ELB_MS_CSR_MS_PRP_MS_PRP_23_54_ACK_CNT4_WIDTH 16
#define ELB_MS_CSR_MS_PRP_MS_PRP_23_54_ACK_CNT4_READ_ACCESS 1
#define ELB_MS_CSR_MS_PRP_MS_PRP_23_54_ACK_CNT4_WRITE_ACCESS 1
#define ELB_MS_CSR_MS_PRP_MS_PRP_23_54_ACK_CNT4_FIELD_MASK 0xffff0000
#define ELB_MS_CSR_MS_PRP_MS_PRP_23_54_ACK_CNT4_GET(x) \
   (((x) & 0xffff0000) >> 16)
#define ELB_MS_CSR_MS_PRP_MS_PRP_23_54_ACK_CNT4_SET(x) \
   (((x) << 16) & 0xffff0000)
#define ELB_MS_CSR_MS_PRP_MS_PRP_23_54_ACK_CNT4_MODIFY(r, x) \
   ((((x) << 16) & 0xffff0000) | ((r) & 0x0000ffff))
/* Field member: elb_ms_csr::ms_prp::ms_prp_23_54.write_cnt4               */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 154 */
#define ELB_MS_CSR_MS_PRP_MS_PRP_23_54_WRITE_CNT4_MSB 15
#define ELB_MS_CSR_MS_PRP_MS_PRP_23_54_WRITE_CNT4_LSB 0
#define ELB_MS_CSR_MS_PRP_MS_PRP_23_54_WRITE_CNT4_WIDTH 16
#define ELB_MS_CSR_MS_PRP_MS_PRP_23_54_WRITE_CNT4_READ_ACCESS 1
#define ELB_MS_CSR_MS_PRP_MS_PRP_23_54_WRITE_CNT4_WRITE_ACCESS 1
#define ELB_MS_CSR_MS_PRP_MS_PRP_23_54_WRITE_CNT4_FIELD_MASK 0x0000ffff
#define ELB_MS_CSR_MS_PRP_MS_PRP_23_54_WRITE_CNT4_GET(x) ((x) & 0x0000ffff)
#define ELB_MS_CSR_MS_PRP_MS_PRP_23_54_WRITE_CNT4_SET(x) ((x) & 0x0000ffff)
#define ELB_MS_CSR_MS_PRP_MS_PRP_23_54_WRITE_CNT4_MODIFY(r, x) \
   (((x) & 0x0000ffff) | ((r) & 0xffff0000))

/* Register type: elb_ms_csr::ms_prp::ms_prp_24_54                         */
/* Register template: elb_ms_csr::ms_prp::ms_prp_24_54                     */
/* Source filename: elba/design/ms/src/elb_ms.gcsr, line: 160              */
/* Field member: elb_ms_csr::ms_prp::ms_prp_24_54.byte_write_error4        */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 154 */
#define ELB_MS_CSR_MS_PRP_MS_PRP_24_54_BYTE_WRITE_ERROR4_MSB 31
#define ELB_MS_CSR_MS_PRP_MS_PRP_24_54_BYTE_WRITE_ERROR4_LSB 16
#define ELB_MS_CSR_MS_PRP_MS_PRP_24_54_BYTE_WRITE_ERROR4_WIDTH 16
#define ELB_MS_CSR_MS_PRP_MS_PRP_24_54_BYTE_WRITE_ERROR4_READ_ACCESS 1
#define ELB_MS_CSR_MS_PRP_MS_PRP_24_54_BYTE_WRITE_ERROR4_WRITE_ACCESS 1
#define ELB_MS_CSR_MS_PRP_MS_PRP_24_54_BYTE_WRITE_ERROR4_FIELD_MASK 0xffff0000
#define ELB_MS_CSR_MS_PRP_MS_PRP_24_54_BYTE_WRITE_ERROR4_GET(x) \
   (((x) & 0xffff0000) >> 16)
#define ELB_MS_CSR_MS_PRP_MS_PRP_24_54_BYTE_WRITE_ERROR4_SET(x) \
   (((x) << 16) & 0xffff0000)
#define ELB_MS_CSR_MS_PRP_MS_PRP_24_54_BYTE_WRITE_ERROR4_MODIFY(r, x) \
   ((((x) << 16) & 0xffff0000) | ((r) & 0x0000ffff))
/* Field member: elb_ms_csr::ms_prp::ms_prp_24_54.byte_read_error4         */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 154 */
#define ELB_MS_CSR_MS_PRP_MS_PRP_24_54_BYTE_READ_ERROR4_MSB 15
#define ELB_MS_CSR_MS_PRP_MS_PRP_24_54_BYTE_READ_ERROR4_LSB 0
#define ELB_MS_CSR_MS_PRP_MS_PRP_24_54_BYTE_READ_ERROR4_WIDTH 16
#define ELB_MS_CSR_MS_PRP_MS_PRP_24_54_BYTE_READ_ERROR4_READ_ACCESS 1
#define ELB_MS_CSR_MS_PRP_MS_PRP_24_54_BYTE_READ_ERROR4_WRITE_ACCESS 1
#define ELB_MS_CSR_MS_PRP_MS_PRP_24_54_BYTE_READ_ERROR4_FIELD_MASK 0x0000ffff
#define ELB_MS_CSR_MS_PRP_MS_PRP_24_54_BYTE_READ_ERROR4_GET(x) \
   ((x) & 0x0000ffff)
#define ELB_MS_CSR_MS_PRP_MS_PRP_24_54_BYTE_READ_ERROR4_SET(x) \
   ((x) & 0x0000ffff)
#define ELB_MS_CSR_MS_PRP_MS_PRP_24_54_BYTE_READ_ERROR4_MODIFY(r, x) \
   (((x) & 0x0000ffff) | ((r) & 0xffff0000))

/* Register type: elb_ms_csr::ms_prp::ms_prp_25_54                         */
/* Register template: elb_ms_csr::ms_prp::ms_prp_25_54                     */
/* Source filename: elba/design/ms/src/elb_ms.gcsr, line: 160              */
/* Field member: elb_ms_csr::ms_prp::ms_prp_25_54.stall_timeout_error4     */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 154 */
#define ELB_MS_CSR_MS_PRP_MS_PRP_25_54_STALL_TIMEOUT_ERROR4_MSB 31
#define ELB_MS_CSR_MS_PRP_MS_PRP_25_54_STALL_TIMEOUT_ERROR4_LSB 16
#define ELB_MS_CSR_MS_PRP_MS_PRP_25_54_STALL_TIMEOUT_ERROR4_WIDTH 16
#define ELB_MS_CSR_MS_PRP_MS_PRP_25_54_STALL_TIMEOUT_ERROR4_READ_ACCESS 1
#define ELB_MS_CSR_MS_PRP_MS_PRP_25_54_STALL_TIMEOUT_ERROR4_WRITE_ACCESS 1
#define ELB_MS_CSR_MS_PRP_MS_PRP_25_54_STALL_TIMEOUT_ERROR4_FIELD_MASK 0xffff0000
#define ELB_MS_CSR_MS_PRP_MS_PRP_25_54_STALL_TIMEOUT_ERROR4_GET(x) \
   (((x) & 0xffff0000) >> 16)
#define ELB_MS_CSR_MS_PRP_MS_PRP_25_54_STALL_TIMEOUT_ERROR4_SET(x) \
   (((x) << 16) & 0xffff0000)
#define ELB_MS_CSR_MS_PRP_MS_PRP_25_54_STALL_TIMEOUT_ERROR4_MODIFY(r, x) \
   ((((x) << 16) & 0xffff0000) | ((r) & 0x0000ffff))
/* Field member: elb_ms_csr::ms_prp::ms_prp_25_54.ack_timeout_error4       */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 154 */
#define ELB_MS_CSR_MS_PRP_MS_PRP_25_54_ACK_TIMEOUT_ERROR4_MSB 15
#define ELB_MS_CSR_MS_PRP_MS_PRP_25_54_ACK_TIMEOUT_ERROR4_LSB 0
#define ELB_MS_CSR_MS_PRP_MS_PRP_25_54_ACK_TIMEOUT_ERROR4_WIDTH 16
#define ELB_MS_CSR_MS_PRP_MS_PRP_25_54_ACK_TIMEOUT_ERROR4_READ_ACCESS 1
#define ELB_MS_CSR_MS_PRP_MS_PRP_25_54_ACK_TIMEOUT_ERROR4_WRITE_ACCESS 1
#define ELB_MS_CSR_MS_PRP_MS_PRP_25_54_ACK_TIMEOUT_ERROR4_FIELD_MASK 0x0000ffff
#define ELB_MS_CSR_MS_PRP_MS_PRP_25_54_ACK_TIMEOUT_ERROR4_GET(x) \
   ((x) & 0x0000ffff)
#define ELB_MS_CSR_MS_PRP_MS_PRP_25_54_ACK_TIMEOUT_ERROR4_SET(x) \
   ((x) & 0x0000ffff)
#define ELB_MS_CSR_MS_PRP_MS_PRP_25_54_ACK_TIMEOUT_ERROR4_MODIFY(r, x) \
   (((x) & 0x0000ffff) | ((r) & 0xffff0000))

/* Register type: elb_ms_csr::ms_prp::ms_prp_26_54                         */
/* Register template: elb_ms_csr::ms_prp::ms_prp_26_54                     */
/* Source filename: elba/design/ms/src/elb_ms.gcsr, line: 160              */
/* Field member: elb_ms_csr::ms_prp::ms_prp_26_54.read_error5              */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 154 */
#define ELB_MS_CSR_MS_PRP_MS_PRP_26_54_READ_ERROR5_MSB 31
#define ELB_MS_CSR_MS_PRP_MS_PRP_26_54_READ_ERROR5_LSB 0
#define ELB_MS_CSR_MS_PRP_MS_PRP_26_54_READ_ERROR5_WIDTH 32
#define ELB_MS_CSR_MS_PRP_MS_PRP_26_54_READ_ERROR5_READ_ACCESS 1
#define ELB_MS_CSR_MS_PRP_MS_PRP_26_54_READ_ERROR5_WRITE_ACCESS 1
#define ELB_MS_CSR_MS_PRP_MS_PRP_26_54_READ_ERROR5_FIELD_MASK 0xffffffff
#define ELB_MS_CSR_MS_PRP_MS_PRP_26_54_READ_ERROR5_GET(x) ((x) & 0xffffffff)
#define ELB_MS_CSR_MS_PRP_MS_PRP_26_54_READ_ERROR5_SET(x) ((x) & 0xffffffff)
#define ELB_MS_CSR_MS_PRP_MS_PRP_26_54_READ_ERROR5_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: elb_ms_csr::ms_prp::ms_prp_27_54                         */
/* Register template: elb_ms_csr::ms_prp::ms_prp_27_54                     */
/* Source filename: elba/design/ms/src/elb_ms.gcsr, line: 160              */
/* Field member: elb_ms_csr::ms_prp::ms_prp_27_54.security_error5          */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 154 */
#define ELB_MS_CSR_MS_PRP_MS_PRP_27_54_SECURITY_ERROR5_MSB 31
#define ELB_MS_CSR_MS_PRP_MS_PRP_27_54_SECURITY_ERROR5_LSB 0
#define ELB_MS_CSR_MS_PRP_MS_PRP_27_54_SECURITY_ERROR5_WIDTH 32
#define ELB_MS_CSR_MS_PRP_MS_PRP_27_54_SECURITY_ERROR5_READ_ACCESS 1
#define ELB_MS_CSR_MS_PRP_MS_PRP_27_54_SECURITY_ERROR5_WRITE_ACCESS 1
#define ELB_MS_CSR_MS_PRP_MS_PRP_27_54_SECURITY_ERROR5_FIELD_MASK 0xffffffff
#define ELB_MS_CSR_MS_PRP_MS_PRP_27_54_SECURITY_ERROR5_GET(x) \
   ((x) & 0xffffffff)
#define ELB_MS_CSR_MS_PRP_MS_PRP_27_54_SECURITY_ERROR5_SET(x) \
   ((x) & 0xffffffff)
#define ELB_MS_CSR_MS_PRP_MS_PRP_27_54_SECURITY_ERROR5_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: elb_ms_csr::ms_prp::ms_prp_28_54                         */
/* Register template: elb_ms_csr::ms_prp::ms_prp_28_54                     */
/* Source filename: elba/design/ms/src/elb_ms.gcsr, line: 160              */
/* Field member: elb_ms_csr::ms_prp::ms_prp_28_54.decode_error5            */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 154 */
#define ELB_MS_CSR_MS_PRP_MS_PRP_28_54_DECODE_ERROR5_MSB 31
#define ELB_MS_CSR_MS_PRP_MS_PRP_28_54_DECODE_ERROR5_LSB 0
#define ELB_MS_CSR_MS_PRP_MS_PRP_28_54_DECODE_ERROR5_WIDTH 32
#define ELB_MS_CSR_MS_PRP_MS_PRP_28_54_DECODE_ERROR5_READ_ACCESS 1
#define ELB_MS_CSR_MS_PRP_MS_PRP_28_54_DECODE_ERROR5_WRITE_ACCESS 1
#define ELB_MS_CSR_MS_PRP_MS_PRP_28_54_DECODE_ERROR5_FIELD_MASK 0xffffffff
#define ELB_MS_CSR_MS_PRP_MS_PRP_28_54_DECODE_ERROR5_GET(x) \
   ((x) & 0xffffffff)
#define ELB_MS_CSR_MS_PRP_MS_PRP_28_54_DECODE_ERROR5_SET(x) \
   ((x) & 0xffffffff)
#define ELB_MS_CSR_MS_PRP_MS_PRP_28_54_DECODE_ERROR5_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: elb_ms_csr::ms_prp::ms_prp_29_54                         */
/* Register template: elb_ms_csr::ms_prp::ms_prp_29_54                     */
/* Source filename: elba/design/ms/src/elb_ms.gcsr, line: 160              */
/* Field member: elb_ms_csr::ms_prp::ms_prp_29_54.write_cnt5               */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 154 */
#define ELB_MS_CSR_MS_PRP_MS_PRP_29_54_WRITE_CNT5_MSB 31
#define ELB_MS_CSR_MS_PRP_MS_PRP_29_54_WRITE_CNT5_LSB 16
#define ELB_MS_CSR_MS_PRP_MS_PRP_29_54_WRITE_CNT5_WIDTH 16
#define ELB_MS_CSR_MS_PRP_MS_PRP_29_54_WRITE_CNT5_READ_ACCESS 1
#define ELB_MS_CSR_MS_PRP_MS_PRP_29_54_WRITE_CNT5_WRITE_ACCESS 1
#define ELB_MS_CSR_MS_PRP_MS_PRP_29_54_WRITE_CNT5_FIELD_MASK 0xffff0000
#define ELB_MS_CSR_MS_PRP_MS_PRP_29_54_WRITE_CNT5_GET(x) \
   (((x) & 0xffff0000) >> 16)
#define ELB_MS_CSR_MS_PRP_MS_PRP_29_54_WRITE_CNT5_SET(x) \
   (((x) << 16) & 0xffff0000)
#define ELB_MS_CSR_MS_PRP_MS_PRP_29_54_WRITE_CNT5_MODIFY(r, x) \
   ((((x) << 16) & 0xffff0000) | ((r) & 0x0000ffff))
/* Field member: elb_ms_csr::ms_prp::ms_prp_29_54.read_cnt5                */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 154 */
#define ELB_MS_CSR_MS_PRP_MS_PRP_29_54_READ_CNT5_MSB 15
#define ELB_MS_CSR_MS_PRP_MS_PRP_29_54_READ_CNT5_LSB 0
#define ELB_MS_CSR_MS_PRP_MS_PRP_29_54_READ_CNT5_WIDTH 16
#define ELB_MS_CSR_MS_PRP_MS_PRP_29_54_READ_CNT5_READ_ACCESS 1
#define ELB_MS_CSR_MS_PRP_MS_PRP_29_54_READ_CNT5_WRITE_ACCESS 1
#define ELB_MS_CSR_MS_PRP_MS_PRP_29_54_READ_CNT5_FIELD_MASK 0x0000ffff
#define ELB_MS_CSR_MS_PRP_MS_PRP_29_54_READ_CNT5_GET(x) ((x) & 0x0000ffff)
#define ELB_MS_CSR_MS_PRP_MS_PRP_29_54_READ_CNT5_SET(x) ((x) & 0x0000ffff)
#define ELB_MS_CSR_MS_PRP_MS_PRP_29_54_READ_CNT5_MODIFY(r, x) \
   (((x) & 0x0000ffff) | ((r) & 0xffff0000))

/* Register type: elb_ms_csr::ms_prp::ms_prp_30_54                         */
/* Register template: elb_ms_csr::ms_prp::ms_prp_30_54                     */
/* Source filename: elba/design/ms/src/elb_ms.gcsr, line: 160              */
/* Field member: elb_ms_csr::ms_prp::ms_prp_30_54.byte_read_error5         */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 154 */
#define ELB_MS_CSR_MS_PRP_MS_PRP_30_54_BYTE_READ_ERROR5_MSB 31
#define ELB_MS_CSR_MS_PRP_MS_PRP_30_54_BYTE_READ_ERROR5_LSB 16
#define ELB_MS_CSR_MS_PRP_MS_PRP_30_54_BYTE_READ_ERROR5_WIDTH 16
#define ELB_MS_CSR_MS_PRP_MS_PRP_30_54_BYTE_READ_ERROR5_READ_ACCESS 1
#define ELB_MS_CSR_MS_PRP_MS_PRP_30_54_BYTE_READ_ERROR5_WRITE_ACCESS 1
#define ELB_MS_CSR_MS_PRP_MS_PRP_30_54_BYTE_READ_ERROR5_FIELD_MASK 0xffff0000
#define ELB_MS_CSR_MS_PRP_MS_PRP_30_54_BYTE_READ_ERROR5_GET(x) \
   (((x) & 0xffff0000) >> 16)
#define ELB_MS_CSR_MS_PRP_MS_PRP_30_54_BYTE_READ_ERROR5_SET(x) \
   (((x) << 16) & 0xffff0000)
#define ELB_MS_CSR_MS_PRP_MS_PRP_30_54_BYTE_READ_ERROR5_MODIFY(r, x) \
   ((((x) << 16) & 0xffff0000) | ((r) & 0x0000ffff))
/* Field member: elb_ms_csr::ms_prp::ms_prp_30_54.ack_cnt5                 */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 154 */
#define ELB_MS_CSR_MS_PRP_MS_PRP_30_54_ACK_CNT5_MSB 15
#define ELB_MS_CSR_MS_PRP_MS_PRP_30_54_ACK_CNT5_LSB 0
#define ELB_MS_CSR_MS_PRP_MS_PRP_30_54_ACK_CNT5_WIDTH 16
#define ELB_MS_CSR_MS_PRP_MS_PRP_30_54_ACK_CNT5_READ_ACCESS 1
#define ELB_MS_CSR_MS_PRP_MS_PRP_30_54_ACK_CNT5_WRITE_ACCESS 1
#define ELB_MS_CSR_MS_PRP_MS_PRP_30_54_ACK_CNT5_FIELD_MASK 0x0000ffff
#define ELB_MS_CSR_MS_PRP_MS_PRP_30_54_ACK_CNT5_GET(x) ((x) & 0x0000ffff)
#define ELB_MS_CSR_MS_PRP_MS_PRP_30_54_ACK_CNT5_SET(x) ((x) & 0x0000ffff)
#define ELB_MS_CSR_MS_PRP_MS_PRP_30_54_ACK_CNT5_MODIFY(r, x) \
   (((x) & 0x0000ffff) | ((r) & 0xffff0000))

/* Register type: elb_ms_csr::ms_prp::ms_prp_31_54                         */
/* Register template: elb_ms_csr::ms_prp::ms_prp_31_54                     */
/* Source filename: elba/design/ms/src/elb_ms.gcsr, line: 160              */
/* Field member: elb_ms_csr::ms_prp::ms_prp_31_54.ack_timeout_error5       */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 154 */
#define ELB_MS_CSR_MS_PRP_MS_PRP_31_54_ACK_TIMEOUT_ERROR5_MSB 31
#define ELB_MS_CSR_MS_PRP_MS_PRP_31_54_ACK_TIMEOUT_ERROR5_LSB 16
#define ELB_MS_CSR_MS_PRP_MS_PRP_31_54_ACK_TIMEOUT_ERROR5_WIDTH 16
#define ELB_MS_CSR_MS_PRP_MS_PRP_31_54_ACK_TIMEOUT_ERROR5_READ_ACCESS 1
#define ELB_MS_CSR_MS_PRP_MS_PRP_31_54_ACK_TIMEOUT_ERROR5_WRITE_ACCESS 1
#define ELB_MS_CSR_MS_PRP_MS_PRP_31_54_ACK_TIMEOUT_ERROR5_FIELD_MASK 0xffff0000
#define ELB_MS_CSR_MS_PRP_MS_PRP_31_54_ACK_TIMEOUT_ERROR5_GET(x) \
   (((x) & 0xffff0000) >> 16)
#define ELB_MS_CSR_MS_PRP_MS_PRP_31_54_ACK_TIMEOUT_ERROR5_SET(x) \
   (((x) << 16) & 0xffff0000)
#define ELB_MS_CSR_MS_PRP_MS_PRP_31_54_ACK_TIMEOUT_ERROR5_MODIFY(r, x) \
   ((((x) << 16) & 0xffff0000) | ((r) & 0x0000ffff))
/* Field member: elb_ms_csr::ms_prp::ms_prp_31_54.byte_write_error5        */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 154 */
#define ELB_MS_CSR_MS_PRP_MS_PRP_31_54_BYTE_WRITE_ERROR5_MSB 15
#define ELB_MS_CSR_MS_PRP_MS_PRP_31_54_BYTE_WRITE_ERROR5_LSB 0
#define ELB_MS_CSR_MS_PRP_MS_PRP_31_54_BYTE_WRITE_ERROR5_WIDTH 16
#define ELB_MS_CSR_MS_PRP_MS_PRP_31_54_BYTE_WRITE_ERROR5_READ_ACCESS 1
#define ELB_MS_CSR_MS_PRP_MS_PRP_31_54_BYTE_WRITE_ERROR5_WRITE_ACCESS 1
#define ELB_MS_CSR_MS_PRP_MS_PRP_31_54_BYTE_WRITE_ERROR5_FIELD_MASK 0x0000ffff
#define ELB_MS_CSR_MS_PRP_MS_PRP_31_54_BYTE_WRITE_ERROR5_GET(x) \
   ((x) & 0x0000ffff)
#define ELB_MS_CSR_MS_PRP_MS_PRP_31_54_BYTE_WRITE_ERROR5_SET(x) \
   ((x) & 0x0000ffff)
#define ELB_MS_CSR_MS_PRP_MS_PRP_31_54_BYTE_WRITE_ERROR5_MODIFY(r, x) \
   (((x) & 0x0000ffff) | ((r) & 0xffff0000))

/* Register type: elb_ms_csr::ms_prp::ms_prp_32_54                         */
/* Register template: elb_ms_csr::ms_prp::ms_prp_32_54                     */
/* Source filename: elba/design/ms/src/elb_ms.gcsr, line: 160              */
/* Field member: elb_ms_csr::ms_prp::ms_prp_32_54.error_address_read1_15_0 */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 74 */
#define ELB_MS_CSR_MS_PRP_MS_PRP_32_54_ERROR_ADDRESS_READ1_15_0_MSB 31
#define ELB_MS_CSR_MS_PRP_MS_PRP_32_54_ERROR_ADDRESS_READ1_15_0_LSB 16
#define ELB_MS_CSR_MS_PRP_MS_PRP_32_54_ERROR_ADDRESS_READ1_15_0_WIDTH 16
#define ELB_MS_CSR_MS_PRP_MS_PRP_32_54_ERROR_ADDRESS_READ1_15_0_READ_ACCESS 1
#define ELB_MS_CSR_MS_PRP_MS_PRP_32_54_ERROR_ADDRESS_READ1_15_0_WRITE_ACCESS 0
#define ELB_MS_CSR_MS_PRP_MS_PRP_32_54_ERROR_ADDRESS_READ1_15_0_FIELD_MASK 0xffff0000
#define ELB_MS_CSR_MS_PRP_MS_PRP_32_54_ERROR_ADDRESS_READ1_15_0_GET(x) \
   (((x) & 0xffff0000) >> 16)
#define ELB_MS_CSR_MS_PRP_MS_PRP_32_54_ERROR_ADDRESS_READ1_15_0_SET(x) \
   (((x) << 16) & 0xffff0000)
#define ELB_MS_CSR_MS_PRP_MS_PRP_32_54_ERROR_ADDRESS_READ1_15_0_MODIFY(r, x) \
   ((((x) << 16) & 0xffff0000) | ((r) & 0x0000ffff))
/* Field member: elb_ms_csr::ms_prp::ms_prp_32_54.stall_timeout_error5     */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 154 */
#define ELB_MS_CSR_MS_PRP_MS_PRP_32_54_STALL_TIMEOUT_ERROR5_MSB 15
#define ELB_MS_CSR_MS_PRP_MS_PRP_32_54_STALL_TIMEOUT_ERROR5_LSB 0
#define ELB_MS_CSR_MS_PRP_MS_PRP_32_54_STALL_TIMEOUT_ERROR5_WIDTH 16
#define ELB_MS_CSR_MS_PRP_MS_PRP_32_54_STALL_TIMEOUT_ERROR5_READ_ACCESS 1
#define ELB_MS_CSR_MS_PRP_MS_PRP_32_54_STALL_TIMEOUT_ERROR5_WRITE_ACCESS 1
#define ELB_MS_CSR_MS_PRP_MS_PRP_32_54_STALL_TIMEOUT_ERROR5_FIELD_MASK 0x0000ffff
#define ELB_MS_CSR_MS_PRP_MS_PRP_32_54_STALL_TIMEOUT_ERROR5_GET(x) \
   ((x) & 0x0000ffff)
#define ELB_MS_CSR_MS_PRP_MS_PRP_32_54_STALL_TIMEOUT_ERROR5_SET(x) \
   ((x) & 0x0000ffff)
#define ELB_MS_CSR_MS_PRP_MS_PRP_32_54_STALL_TIMEOUT_ERROR5_MODIFY(r, x) \
   (((x) & 0x0000ffff) | ((r) & 0xffff0000))

/* Register type: elb_ms_csr::ms_prp::ms_prp_33_54                         */
/* Register template: elb_ms_csr::ms_prp::ms_prp_33_54                     */
/* Source filename: elba/design/ms/src/elb_ms.gcsr, line: 160              */
/* Field member: elb_ms_csr::ms_prp::ms_prp_33_54.error_address_security1_15_0 */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 74 */
#define ELB_MS_CSR_MS_PRP_MS_PRP_33_54_ERROR_ADDRESS_SECURITY1_15_0_MSB 31
#define ELB_MS_CSR_MS_PRP_MS_PRP_33_54_ERROR_ADDRESS_SECURITY1_15_0_LSB 16
#define ELB_MS_CSR_MS_PRP_MS_PRP_33_54_ERROR_ADDRESS_SECURITY1_15_0_WIDTH 16
#define ELB_MS_CSR_MS_PRP_MS_PRP_33_54_ERROR_ADDRESS_SECURITY1_15_0_READ_ACCESS 1
#define ELB_MS_CSR_MS_PRP_MS_PRP_33_54_ERROR_ADDRESS_SECURITY1_15_0_WRITE_ACCESS 0
#define ELB_MS_CSR_MS_PRP_MS_PRP_33_54_ERROR_ADDRESS_SECURITY1_15_0_FIELD_MASK 0xffff0000
#define ELB_MS_CSR_MS_PRP_MS_PRP_33_54_ERROR_ADDRESS_SECURITY1_15_0_GET(x) \
   (((x) & 0xffff0000) >> 16)
#define ELB_MS_CSR_MS_PRP_MS_PRP_33_54_ERROR_ADDRESS_SECURITY1_15_0_SET(x) \
   (((x) << 16) & 0xffff0000)
#define ELB_MS_CSR_MS_PRP_MS_PRP_33_54_ERROR_ADDRESS_SECURITY1_15_0_MODIFY(r, x) \
   ((((x) << 16) & 0xffff0000) | ((r) & 0x0000ffff))
/* Field member: elb_ms_csr::ms_prp::ms_prp_33_54.error_address_read1_31_16 */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 74 */
#define ELB_MS_CSR_MS_PRP_MS_PRP_33_54_ERROR_ADDRESS_READ1_31_16_MSB 15
#define ELB_MS_CSR_MS_PRP_MS_PRP_33_54_ERROR_ADDRESS_READ1_31_16_LSB 0
#define ELB_MS_CSR_MS_PRP_MS_PRP_33_54_ERROR_ADDRESS_READ1_31_16_WIDTH 16
#define ELB_MS_CSR_MS_PRP_MS_PRP_33_54_ERROR_ADDRESS_READ1_31_16_READ_ACCESS 1
#define ELB_MS_CSR_MS_PRP_MS_PRP_33_54_ERROR_ADDRESS_READ1_31_16_WRITE_ACCESS 0
#define ELB_MS_CSR_MS_PRP_MS_PRP_33_54_ERROR_ADDRESS_READ1_31_16_FIELD_MASK 0x0000ffff
#define ELB_MS_CSR_MS_PRP_MS_PRP_33_54_ERROR_ADDRESS_READ1_31_16_GET(x) \
   ((x) & 0x0000ffff)
#define ELB_MS_CSR_MS_PRP_MS_PRP_33_54_ERROR_ADDRESS_READ1_31_16_SET(x) \
   ((x) & 0x0000ffff)
#define ELB_MS_CSR_MS_PRP_MS_PRP_33_54_ERROR_ADDRESS_READ1_31_16_MODIFY(r, x) \
   (((x) & 0x0000ffff) | ((r) & 0xffff0000))

/* Register type: elb_ms_csr::ms_prp::ms_prp_34_54                         */
/* Register template: elb_ms_csr::ms_prp::ms_prp_34_54                     */
/* Source filename: elba/design/ms/src/elb_ms.gcsr, line: 160              */
/* Field member: elb_ms_csr::ms_prp::ms_prp_34_54.error_address_decode1_15_0 */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 74 */
#define ELB_MS_CSR_MS_PRP_MS_PRP_34_54_ERROR_ADDRESS_DECODE1_15_0_MSB 31
#define ELB_MS_CSR_MS_PRP_MS_PRP_34_54_ERROR_ADDRESS_DECODE1_15_0_LSB 16
#define ELB_MS_CSR_MS_PRP_MS_PRP_34_54_ERROR_ADDRESS_DECODE1_15_0_WIDTH 16
#define ELB_MS_CSR_MS_PRP_MS_PRP_34_54_ERROR_ADDRESS_DECODE1_15_0_READ_ACCESS 1
#define ELB_MS_CSR_MS_PRP_MS_PRP_34_54_ERROR_ADDRESS_DECODE1_15_0_WRITE_ACCESS 0
#define ELB_MS_CSR_MS_PRP_MS_PRP_34_54_ERROR_ADDRESS_DECODE1_15_0_FIELD_MASK 0xffff0000
#define ELB_MS_CSR_MS_PRP_MS_PRP_34_54_ERROR_ADDRESS_DECODE1_15_0_GET(x) \
   (((x) & 0xffff0000) >> 16)
#define ELB_MS_CSR_MS_PRP_MS_PRP_34_54_ERROR_ADDRESS_DECODE1_15_0_SET(x) \
   (((x) << 16) & 0xffff0000)
#define ELB_MS_CSR_MS_PRP_MS_PRP_34_54_ERROR_ADDRESS_DECODE1_15_0_MODIFY(r, x) \
   ((((x) << 16) & 0xffff0000) | ((r) & 0x0000ffff))
/* Field member: elb_ms_csr::ms_prp::ms_prp_34_54.error_address_security1_31_16 */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 74 */
#define ELB_MS_CSR_MS_PRP_MS_PRP_34_54_ERROR_ADDRESS_SECURITY1_31_16_MSB 15
#define ELB_MS_CSR_MS_PRP_MS_PRP_34_54_ERROR_ADDRESS_SECURITY1_31_16_LSB 0
#define ELB_MS_CSR_MS_PRP_MS_PRP_34_54_ERROR_ADDRESS_SECURITY1_31_16_WIDTH 16
#define ELB_MS_CSR_MS_PRP_MS_PRP_34_54_ERROR_ADDRESS_SECURITY1_31_16_READ_ACCESS 1
#define ELB_MS_CSR_MS_PRP_MS_PRP_34_54_ERROR_ADDRESS_SECURITY1_31_16_WRITE_ACCESS 0
#define ELB_MS_CSR_MS_PRP_MS_PRP_34_54_ERROR_ADDRESS_SECURITY1_31_16_FIELD_MASK 0x0000ffff
#define ELB_MS_CSR_MS_PRP_MS_PRP_34_54_ERROR_ADDRESS_SECURITY1_31_16_GET(x) \
   ((x) & 0x0000ffff)
#define ELB_MS_CSR_MS_PRP_MS_PRP_34_54_ERROR_ADDRESS_SECURITY1_31_16_SET(x) \
   ((x) & 0x0000ffff)
#define ELB_MS_CSR_MS_PRP_MS_PRP_34_54_ERROR_ADDRESS_SECURITY1_31_16_MODIFY(r, x) \
   (((x) & 0x0000ffff) | ((r) & 0xffff0000))

/* Register type: elb_ms_csr::ms_prp::ms_prp_35_54                         */
/* Register template: elb_ms_csr::ms_prp::ms_prp_35_54                     */
/* Source filename: elba/design/ms/src/elb_ms.gcsr, line: 160              */
/* Field member: elb_ms_csr::ms_prp::ms_prp_35_54.error_address_byte1_15_0 */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 74 */
#define ELB_MS_CSR_MS_PRP_MS_PRP_35_54_ERROR_ADDRESS_BYTE1_15_0_MSB 31
#define ELB_MS_CSR_MS_PRP_MS_PRP_35_54_ERROR_ADDRESS_BYTE1_15_0_LSB 16
#define ELB_MS_CSR_MS_PRP_MS_PRP_35_54_ERROR_ADDRESS_BYTE1_15_0_WIDTH 16
#define ELB_MS_CSR_MS_PRP_MS_PRP_35_54_ERROR_ADDRESS_BYTE1_15_0_READ_ACCESS 1
#define ELB_MS_CSR_MS_PRP_MS_PRP_35_54_ERROR_ADDRESS_BYTE1_15_0_WRITE_ACCESS 0
#define ELB_MS_CSR_MS_PRP_MS_PRP_35_54_ERROR_ADDRESS_BYTE1_15_0_FIELD_MASK 0xffff0000
#define ELB_MS_CSR_MS_PRP_MS_PRP_35_54_ERROR_ADDRESS_BYTE1_15_0_GET(x) \
   (((x) & 0xffff0000) >> 16)
#define ELB_MS_CSR_MS_PRP_MS_PRP_35_54_ERROR_ADDRESS_BYTE1_15_0_SET(x) \
   (((x) << 16) & 0xffff0000)
#define ELB_MS_CSR_MS_PRP_MS_PRP_35_54_ERROR_ADDRESS_BYTE1_15_0_MODIFY(r, x) \
   ((((x) << 16) & 0xffff0000) | ((r) & 0x0000ffff))
/* Field member: elb_ms_csr::ms_prp::ms_prp_35_54.error_address_decode1_31_16 */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 74 */
#define ELB_MS_CSR_MS_PRP_MS_PRP_35_54_ERROR_ADDRESS_DECODE1_31_16_MSB 15
#define ELB_MS_CSR_MS_PRP_MS_PRP_35_54_ERROR_ADDRESS_DECODE1_31_16_LSB 0
#define ELB_MS_CSR_MS_PRP_MS_PRP_35_54_ERROR_ADDRESS_DECODE1_31_16_WIDTH 16
#define ELB_MS_CSR_MS_PRP_MS_PRP_35_54_ERROR_ADDRESS_DECODE1_31_16_READ_ACCESS 1
#define ELB_MS_CSR_MS_PRP_MS_PRP_35_54_ERROR_ADDRESS_DECODE1_31_16_WRITE_ACCESS 0
#define ELB_MS_CSR_MS_PRP_MS_PRP_35_54_ERROR_ADDRESS_DECODE1_31_16_FIELD_MASK 0x0000ffff
#define ELB_MS_CSR_MS_PRP_MS_PRP_35_54_ERROR_ADDRESS_DECODE1_31_16_GET(x) \
   ((x) & 0x0000ffff)
#define ELB_MS_CSR_MS_PRP_MS_PRP_35_54_ERROR_ADDRESS_DECODE1_31_16_SET(x) \
   ((x) & 0x0000ffff)
#define ELB_MS_CSR_MS_PRP_MS_PRP_35_54_ERROR_ADDRESS_DECODE1_31_16_MODIFY(r, x) \
   (((x) & 0x0000ffff) | ((r) & 0xffff0000))

/* Register type: elb_ms_csr::ms_prp::ms_prp_36_54                         */
/* Register template: elb_ms_csr::ms_prp::ms_prp_36_54                     */
/* Source filename: elba/design/ms/src/elb_ms.gcsr, line: 160              */
/* Field member: elb_ms_csr::ms_prp::ms_prp_36_54.error_address_read2_15_0 */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 74 */
#define ELB_MS_CSR_MS_PRP_MS_PRP_36_54_ERROR_ADDRESS_READ2_15_0_MSB 31
#define ELB_MS_CSR_MS_PRP_MS_PRP_36_54_ERROR_ADDRESS_READ2_15_0_LSB 16
#define ELB_MS_CSR_MS_PRP_MS_PRP_36_54_ERROR_ADDRESS_READ2_15_0_WIDTH 16
#define ELB_MS_CSR_MS_PRP_MS_PRP_36_54_ERROR_ADDRESS_READ2_15_0_READ_ACCESS 1
#define ELB_MS_CSR_MS_PRP_MS_PRP_36_54_ERROR_ADDRESS_READ2_15_0_WRITE_ACCESS 0
#define ELB_MS_CSR_MS_PRP_MS_PRP_36_54_ERROR_ADDRESS_READ2_15_0_FIELD_MASK 0xffff0000
#define ELB_MS_CSR_MS_PRP_MS_PRP_36_54_ERROR_ADDRESS_READ2_15_0_GET(x) \
   (((x) & 0xffff0000) >> 16)
#define ELB_MS_CSR_MS_PRP_MS_PRP_36_54_ERROR_ADDRESS_READ2_15_0_SET(x) \
   (((x) << 16) & 0xffff0000)
#define ELB_MS_CSR_MS_PRP_MS_PRP_36_54_ERROR_ADDRESS_READ2_15_0_MODIFY(r, x) \
   ((((x) << 16) & 0xffff0000) | ((r) & 0x0000ffff))
/* Field member: elb_ms_csr::ms_prp::ms_prp_36_54.error_address_byte1_31_16 */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 74 */
#define ELB_MS_CSR_MS_PRP_MS_PRP_36_54_ERROR_ADDRESS_BYTE1_31_16_MSB 15
#define ELB_MS_CSR_MS_PRP_MS_PRP_36_54_ERROR_ADDRESS_BYTE1_31_16_LSB 0
#define ELB_MS_CSR_MS_PRP_MS_PRP_36_54_ERROR_ADDRESS_BYTE1_31_16_WIDTH 16
#define ELB_MS_CSR_MS_PRP_MS_PRP_36_54_ERROR_ADDRESS_BYTE1_31_16_READ_ACCESS 1
#define ELB_MS_CSR_MS_PRP_MS_PRP_36_54_ERROR_ADDRESS_BYTE1_31_16_WRITE_ACCESS 0
#define ELB_MS_CSR_MS_PRP_MS_PRP_36_54_ERROR_ADDRESS_BYTE1_31_16_FIELD_MASK 0x0000ffff
#define ELB_MS_CSR_MS_PRP_MS_PRP_36_54_ERROR_ADDRESS_BYTE1_31_16_GET(x) \
   ((x) & 0x0000ffff)
#define ELB_MS_CSR_MS_PRP_MS_PRP_36_54_ERROR_ADDRESS_BYTE1_31_16_SET(x) \
   ((x) & 0x0000ffff)
#define ELB_MS_CSR_MS_PRP_MS_PRP_36_54_ERROR_ADDRESS_BYTE1_31_16_MODIFY(r, x) \
   (((x) & 0x0000ffff) | ((r) & 0xffff0000))

/* Register type: elb_ms_csr::ms_prp::ms_prp_37_54                         */
/* Register template: elb_ms_csr::ms_prp::ms_prp_37_54                     */
/* Source filename: elba/design/ms/src/elb_ms.gcsr, line: 160              */
/* Field member: elb_ms_csr::ms_prp::ms_prp_37_54.error_address_security2_15_0 */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 74 */
#define ELB_MS_CSR_MS_PRP_MS_PRP_37_54_ERROR_ADDRESS_SECURITY2_15_0_MSB 31
#define ELB_MS_CSR_MS_PRP_MS_PRP_37_54_ERROR_ADDRESS_SECURITY2_15_0_LSB 16
#define ELB_MS_CSR_MS_PRP_MS_PRP_37_54_ERROR_ADDRESS_SECURITY2_15_0_WIDTH 16
#define ELB_MS_CSR_MS_PRP_MS_PRP_37_54_ERROR_ADDRESS_SECURITY2_15_0_READ_ACCESS 1
#define ELB_MS_CSR_MS_PRP_MS_PRP_37_54_ERROR_ADDRESS_SECURITY2_15_0_WRITE_ACCESS 0
#define ELB_MS_CSR_MS_PRP_MS_PRP_37_54_ERROR_ADDRESS_SECURITY2_15_0_FIELD_MASK 0xffff0000
#define ELB_MS_CSR_MS_PRP_MS_PRP_37_54_ERROR_ADDRESS_SECURITY2_15_0_GET(x) \
   (((x) & 0xffff0000) >> 16)
#define ELB_MS_CSR_MS_PRP_MS_PRP_37_54_ERROR_ADDRESS_SECURITY2_15_0_SET(x) \
   (((x) << 16) & 0xffff0000)
#define ELB_MS_CSR_MS_PRP_MS_PRP_37_54_ERROR_ADDRESS_SECURITY2_15_0_MODIFY(r, x) \
   ((((x) << 16) & 0xffff0000) | ((r) & 0x0000ffff))
/* Field member: elb_ms_csr::ms_prp::ms_prp_37_54.error_address_read2_31_16 */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 74 */
#define ELB_MS_CSR_MS_PRP_MS_PRP_37_54_ERROR_ADDRESS_READ2_31_16_MSB 15
#define ELB_MS_CSR_MS_PRP_MS_PRP_37_54_ERROR_ADDRESS_READ2_31_16_LSB 0
#define ELB_MS_CSR_MS_PRP_MS_PRP_37_54_ERROR_ADDRESS_READ2_31_16_WIDTH 16
#define ELB_MS_CSR_MS_PRP_MS_PRP_37_54_ERROR_ADDRESS_READ2_31_16_READ_ACCESS 1
#define ELB_MS_CSR_MS_PRP_MS_PRP_37_54_ERROR_ADDRESS_READ2_31_16_WRITE_ACCESS 0
#define ELB_MS_CSR_MS_PRP_MS_PRP_37_54_ERROR_ADDRESS_READ2_31_16_FIELD_MASK 0x0000ffff
#define ELB_MS_CSR_MS_PRP_MS_PRP_37_54_ERROR_ADDRESS_READ2_31_16_GET(x) \
   ((x) & 0x0000ffff)
#define ELB_MS_CSR_MS_PRP_MS_PRP_37_54_ERROR_ADDRESS_READ2_31_16_SET(x) \
   ((x) & 0x0000ffff)
#define ELB_MS_CSR_MS_PRP_MS_PRP_37_54_ERROR_ADDRESS_READ2_31_16_MODIFY(r, x) \
   (((x) & 0x0000ffff) | ((r) & 0xffff0000))

/* Register type: elb_ms_csr::ms_prp::ms_prp_38_54                         */
/* Register template: elb_ms_csr::ms_prp::ms_prp_38_54                     */
/* Source filename: elba/design/ms/src/elb_ms.gcsr, line: 160              */
/* Field member: elb_ms_csr::ms_prp::ms_prp_38_54.error_address_decode2_15_0 */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 74 */
#define ELB_MS_CSR_MS_PRP_MS_PRP_38_54_ERROR_ADDRESS_DECODE2_15_0_MSB 31
#define ELB_MS_CSR_MS_PRP_MS_PRP_38_54_ERROR_ADDRESS_DECODE2_15_0_LSB 16
#define ELB_MS_CSR_MS_PRP_MS_PRP_38_54_ERROR_ADDRESS_DECODE2_15_0_WIDTH 16
#define ELB_MS_CSR_MS_PRP_MS_PRP_38_54_ERROR_ADDRESS_DECODE2_15_0_READ_ACCESS 1
#define ELB_MS_CSR_MS_PRP_MS_PRP_38_54_ERROR_ADDRESS_DECODE2_15_0_WRITE_ACCESS 0
#define ELB_MS_CSR_MS_PRP_MS_PRP_38_54_ERROR_ADDRESS_DECODE2_15_0_FIELD_MASK 0xffff0000
#define ELB_MS_CSR_MS_PRP_MS_PRP_38_54_ERROR_ADDRESS_DECODE2_15_0_GET(x) \
   (((x) & 0xffff0000) >> 16)
#define ELB_MS_CSR_MS_PRP_MS_PRP_38_54_ERROR_ADDRESS_DECODE2_15_0_SET(x) \
   (((x) << 16) & 0xffff0000)
#define ELB_MS_CSR_MS_PRP_MS_PRP_38_54_ERROR_ADDRESS_DECODE2_15_0_MODIFY(r, x) \
   ((((x) << 16) & 0xffff0000) | ((r) & 0x0000ffff))
/* Field member: elb_ms_csr::ms_prp::ms_prp_38_54.error_address_security2_31_16 */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 74 */
#define ELB_MS_CSR_MS_PRP_MS_PRP_38_54_ERROR_ADDRESS_SECURITY2_31_16_MSB 15
#define ELB_MS_CSR_MS_PRP_MS_PRP_38_54_ERROR_ADDRESS_SECURITY2_31_16_LSB 0
#define ELB_MS_CSR_MS_PRP_MS_PRP_38_54_ERROR_ADDRESS_SECURITY2_31_16_WIDTH 16
#define ELB_MS_CSR_MS_PRP_MS_PRP_38_54_ERROR_ADDRESS_SECURITY2_31_16_READ_ACCESS 1
#define ELB_MS_CSR_MS_PRP_MS_PRP_38_54_ERROR_ADDRESS_SECURITY2_31_16_WRITE_ACCESS 0
#define ELB_MS_CSR_MS_PRP_MS_PRP_38_54_ERROR_ADDRESS_SECURITY2_31_16_FIELD_MASK 0x0000ffff
#define ELB_MS_CSR_MS_PRP_MS_PRP_38_54_ERROR_ADDRESS_SECURITY2_31_16_GET(x) \
   ((x) & 0x0000ffff)
#define ELB_MS_CSR_MS_PRP_MS_PRP_38_54_ERROR_ADDRESS_SECURITY2_31_16_SET(x) \
   ((x) & 0x0000ffff)
#define ELB_MS_CSR_MS_PRP_MS_PRP_38_54_ERROR_ADDRESS_SECURITY2_31_16_MODIFY(r, x) \
   (((x) & 0x0000ffff) | ((r) & 0xffff0000))

/* Register type: elb_ms_csr::ms_prp::ms_prp_39_54                         */
/* Register template: elb_ms_csr::ms_prp::ms_prp_39_54                     */
/* Source filename: elba/design/ms/src/elb_ms.gcsr, line: 160              */
/* Field member: elb_ms_csr::ms_prp::ms_prp_39_54.error_address_byte2_15_0 */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 74 */
#define ELB_MS_CSR_MS_PRP_MS_PRP_39_54_ERROR_ADDRESS_BYTE2_15_0_MSB 31
#define ELB_MS_CSR_MS_PRP_MS_PRP_39_54_ERROR_ADDRESS_BYTE2_15_0_LSB 16
#define ELB_MS_CSR_MS_PRP_MS_PRP_39_54_ERROR_ADDRESS_BYTE2_15_0_WIDTH 16
#define ELB_MS_CSR_MS_PRP_MS_PRP_39_54_ERROR_ADDRESS_BYTE2_15_0_READ_ACCESS 1
#define ELB_MS_CSR_MS_PRP_MS_PRP_39_54_ERROR_ADDRESS_BYTE2_15_0_WRITE_ACCESS 0
#define ELB_MS_CSR_MS_PRP_MS_PRP_39_54_ERROR_ADDRESS_BYTE2_15_0_FIELD_MASK 0xffff0000
#define ELB_MS_CSR_MS_PRP_MS_PRP_39_54_ERROR_ADDRESS_BYTE2_15_0_GET(x) \
   (((x) & 0xffff0000) >> 16)
#define ELB_MS_CSR_MS_PRP_MS_PRP_39_54_ERROR_ADDRESS_BYTE2_15_0_SET(x) \
   (((x) << 16) & 0xffff0000)
#define ELB_MS_CSR_MS_PRP_MS_PRP_39_54_ERROR_ADDRESS_BYTE2_15_0_MODIFY(r, x) \
   ((((x) << 16) & 0xffff0000) | ((r) & 0x0000ffff))
/* Field member: elb_ms_csr::ms_prp::ms_prp_39_54.error_address_decode2_31_16 */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 74 */
#define ELB_MS_CSR_MS_PRP_MS_PRP_39_54_ERROR_ADDRESS_DECODE2_31_16_MSB 15
#define ELB_MS_CSR_MS_PRP_MS_PRP_39_54_ERROR_ADDRESS_DECODE2_31_16_LSB 0
#define ELB_MS_CSR_MS_PRP_MS_PRP_39_54_ERROR_ADDRESS_DECODE2_31_16_WIDTH 16
#define ELB_MS_CSR_MS_PRP_MS_PRP_39_54_ERROR_ADDRESS_DECODE2_31_16_READ_ACCESS 1
#define ELB_MS_CSR_MS_PRP_MS_PRP_39_54_ERROR_ADDRESS_DECODE2_31_16_WRITE_ACCESS 0
#define ELB_MS_CSR_MS_PRP_MS_PRP_39_54_ERROR_ADDRESS_DECODE2_31_16_FIELD_MASK 0x0000ffff
#define ELB_MS_CSR_MS_PRP_MS_PRP_39_54_ERROR_ADDRESS_DECODE2_31_16_GET(x) \
   ((x) & 0x0000ffff)
#define ELB_MS_CSR_MS_PRP_MS_PRP_39_54_ERROR_ADDRESS_DECODE2_31_16_SET(x) \
   ((x) & 0x0000ffff)
#define ELB_MS_CSR_MS_PRP_MS_PRP_39_54_ERROR_ADDRESS_DECODE2_31_16_MODIFY(r, x) \
   (((x) & 0x0000ffff) | ((r) & 0xffff0000))

/* Register type: elb_ms_csr::ms_prp::ms_prp_40_54                         */
/* Register template: elb_ms_csr::ms_prp::ms_prp_40_54                     */
/* Source filename: elba/design/ms/src/elb_ms.gcsr, line: 160              */
/* Field member: elb_ms_csr::ms_prp::ms_prp_40_54.error_address_read3_15_0 */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 74 */
#define ELB_MS_CSR_MS_PRP_MS_PRP_40_54_ERROR_ADDRESS_READ3_15_0_MSB 31
#define ELB_MS_CSR_MS_PRP_MS_PRP_40_54_ERROR_ADDRESS_READ3_15_0_LSB 16
#define ELB_MS_CSR_MS_PRP_MS_PRP_40_54_ERROR_ADDRESS_READ3_15_0_WIDTH 16
#define ELB_MS_CSR_MS_PRP_MS_PRP_40_54_ERROR_ADDRESS_READ3_15_0_READ_ACCESS 1
#define ELB_MS_CSR_MS_PRP_MS_PRP_40_54_ERROR_ADDRESS_READ3_15_0_WRITE_ACCESS 0
#define ELB_MS_CSR_MS_PRP_MS_PRP_40_54_ERROR_ADDRESS_READ3_15_0_FIELD_MASK 0xffff0000
#define ELB_MS_CSR_MS_PRP_MS_PRP_40_54_ERROR_ADDRESS_READ3_15_0_GET(x) \
   (((x) & 0xffff0000) >> 16)
#define ELB_MS_CSR_MS_PRP_MS_PRP_40_54_ERROR_ADDRESS_READ3_15_0_SET(x) \
   (((x) << 16) & 0xffff0000)
#define ELB_MS_CSR_MS_PRP_MS_PRP_40_54_ERROR_ADDRESS_READ3_15_0_MODIFY(r, x) \
   ((((x) << 16) & 0xffff0000) | ((r) & 0x0000ffff))
/* Field member: elb_ms_csr::ms_prp::ms_prp_40_54.error_address_byte2_31_16 */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 74 */
#define ELB_MS_CSR_MS_PRP_MS_PRP_40_54_ERROR_ADDRESS_BYTE2_31_16_MSB 15
#define ELB_MS_CSR_MS_PRP_MS_PRP_40_54_ERROR_ADDRESS_BYTE2_31_16_LSB 0
#define ELB_MS_CSR_MS_PRP_MS_PRP_40_54_ERROR_ADDRESS_BYTE2_31_16_WIDTH 16
#define ELB_MS_CSR_MS_PRP_MS_PRP_40_54_ERROR_ADDRESS_BYTE2_31_16_READ_ACCESS 1
#define ELB_MS_CSR_MS_PRP_MS_PRP_40_54_ERROR_ADDRESS_BYTE2_31_16_WRITE_ACCESS 0
#define ELB_MS_CSR_MS_PRP_MS_PRP_40_54_ERROR_ADDRESS_BYTE2_31_16_FIELD_MASK 0x0000ffff
#define ELB_MS_CSR_MS_PRP_MS_PRP_40_54_ERROR_ADDRESS_BYTE2_31_16_GET(x) \
   ((x) & 0x0000ffff)
#define ELB_MS_CSR_MS_PRP_MS_PRP_40_54_ERROR_ADDRESS_BYTE2_31_16_SET(x) \
   ((x) & 0x0000ffff)
#define ELB_MS_CSR_MS_PRP_MS_PRP_40_54_ERROR_ADDRESS_BYTE2_31_16_MODIFY(r, x) \
   (((x) & 0x0000ffff) | ((r) & 0xffff0000))

/* Register type: elb_ms_csr::ms_prp::ms_prp_41_54                         */
/* Register template: elb_ms_csr::ms_prp::ms_prp_41_54                     */
/* Source filename: elba/design/ms/src/elb_ms.gcsr, line: 160              */
/* Field member: elb_ms_csr::ms_prp::ms_prp_41_54.error_address_security3_15_0 */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 74 */
#define ELB_MS_CSR_MS_PRP_MS_PRP_41_54_ERROR_ADDRESS_SECURITY3_15_0_MSB 31
#define ELB_MS_CSR_MS_PRP_MS_PRP_41_54_ERROR_ADDRESS_SECURITY3_15_0_LSB 16
#define ELB_MS_CSR_MS_PRP_MS_PRP_41_54_ERROR_ADDRESS_SECURITY3_15_0_WIDTH 16
#define ELB_MS_CSR_MS_PRP_MS_PRP_41_54_ERROR_ADDRESS_SECURITY3_15_0_READ_ACCESS 1
#define ELB_MS_CSR_MS_PRP_MS_PRP_41_54_ERROR_ADDRESS_SECURITY3_15_0_WRITE_ACCESS 0
#define ELB_MS_CSR_MS_PRP_MS_PRP_41_54_ERROR_ADDRESS_SECURITY3_15_0_FIELD_MASK 0xffff0000
#define ELB_MS_CSR_MS_PRP_MS_PRP_41_54_ERROR_ADDRESS_SECURITY3_15_0_GET(x) \
   (((x) & 0xffff0000) >> 16)
#define ELB_MS_CSR_MS_PRP_MS_PRP_41_54_ERROR_ADDRESS_SECURITY3_15_0_SET(x) \
   (((x) << 16) & 0xffff0000)
#define ELB_MS_CSR_MS_PRP_MS_PRP_41_54_ERROR_ADDRESS_SECURITY3_15_0_MODIFY(r, x) \
   ((((x) << 16) & 0xffff0000) | ((r) & 0x0000ffff))
/* Field member: elb_ms_csr::ms_prp::ms_prp_41_54.error_address_read3_31_16 */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 74 */
#define ELB_MS_CSR_MS_PRP_MS_PRP_41_54_ERROR_ADDRESS_READ3_31_16_MSB 15
#define ELB_MS_CSR_MS_PRP_MS_PRP_41_54_ERROR_ADDRESS_READ3_31_16_LSB 0
#define ELB_MS_CSR_MS_PRP_MS_PRP_41_54_ERROR_ADDRESS_READ3_31_16_WIDTH 16
#define ELB_MS_CSR_MS_PRP_MS_PRP_41_54_ERROR_ADDRESS_READ3_31_16_READ_ACCESS 1
#define ELB_MS_CSR_MS_PRP_MS_PRP_41_54_ERROR_ADDRESS_READ3_31_16_WRITE_ACCESS 0
#define ELB_MS_CSR_MS_PRP_MS_PRP_41_54_ERROR_ADDRESS_READ3_31_16_FIELD_MASK 0x0000ffff
#define ELB_MS_CSR_MS_PRP_MS_PRP_41_54_ERROR_ADDRESS_READ3_31_16_GET(x) \
   ((x) & 0x0000ffff)
#define ELB_MS_CSR_MS_PRP_MS_PRP_41_54_ERROR_ADDRESS_READ3_31_16_SET(x) \
   ((x) & 0x0000ffff)
#define ELB_MS_CSR_MS_PRP_MS_PRP_41_54_ERROR_ADDRESS_READ3_31_16_MODIFY(r, x) \
   (((x) & 0x0000ffff) | ((r) & 0xffff0000))

/* Register type: elb_ms_csr::ms_prp::ms_prp_42_54                         */
/* Register template: elb_ms_csr::ms_prp::ms_prp_42_54                     */
/* Source filename: elba/design/ms/src/elb_ms.gcsr, line: 160              */
/* Field member: elb_ms_csr::ms_prp::ms_prp_42_54.error_address_decode3_15_0 */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 74 */
#define ELB_MS_CSR_MS_PRP_MS_PRP_42_54_ERROR_ADDRESS_DECODE3_15_0_MSB 31
#define ELB_MS_CSR_MS_PRP_MS_PRP_42_54_ERROR_ADDRESS_DECODE3_15_0_LSB 16
#define ELB_MS_CSR_MS_PRP_MS_PRP_42_54_ERROR_ADDRESS_DECODE3_15_0_WIDTH 16
#define ELB_MS_CSR_MS_PRP_MS_PRP_42_54_ERROR_ADDRESS_DECODE3_15_0_READ_ACCESS 1
#define ELB_MS_CSR_MS_PRP_MS_PRP_42_54_ERROR_ADDRESS_DECODE3_15_0_WRITE_ACCESS 0
#define ELB_MS_CSR_MS_PRP_MS_PRP_42_54_ERROR_ADDRESS_DECODE3_15_0_FIELD_MASK 0xffff0000
#define ELB_MS_CSR_MS_PRP_MS_PRP_42_54_ERROR_ADDRESS_DECODE3_15_0_GET(x) \
   (((x) & 0xffff0000) >> 16)
#define ELB_MS_CSR_MS_PRP_MS_PRP_42_54_ERROR_ADDRESS_DECODE3_15_0_SET(x) \
   (((x) << 16) & 0xffff0000)
#define ELB_MS_CSR_MS_PRP_MS_PRP_42_54_ERROR_ADDRESS_DECODE3_15_0_MODIFY(r, x) \
   ((((x) << 16) & 0xffff0000) | ((r) & 0x0000ffff))
/* Field member: elb_ms_csr::ms_prp::ms_prp_42_54.error_address_security3_31_16 */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 74 */
#define ELB_MS_CSR_MS_PRP_MS_PRP_42_54_ERROR_ADDRESS_SECURITY3_31_16_MSB 15
#define ELB_MS_CSR_MS_PRP_MS_PRP_42_54_ERROR_ADDRESS_SECURITY3_31_16_LSB 0
#define ELB_MS_CSR_MS_PRP_MS_PRP_42_54_ERROR_ADDRESS_SECURITY3_31_16_WIDTH 16
#define ELB_MS_CSR_MS_PRP_MS_PRP_42_54_ERROR_ADDRESS_SECURITY3_31_16_READ_ACCESS 1
#define ELB_MS_CSR_MS_PRP_MS_PRP_42_54_ERROR_ADDRESS_SECURITY3_31_16_WRITE_ACCESS 0
#define ELB_MS_CSR_MS_PRP_MS_PRP_42_54_ERROR_ADDRESS_SECURITY3_31_16_FIELD_MASK 0x0000ffff
#define ELB_MS_CSR_MS_PRP_MS_PRP_42_54_ERROR_ADDRESS_SECURITY3_31_16_GET(x) \
   ((x) & 0x0000ffff)
#define ELB_MS_CSR_MS_PRP_MS_PRP_42_54_ERROR_ADDRESS_SECURITY3_31_16_SET(x) \
   ((x) & 0x0000ffff)
#define ELB_MS_CSR_MS_PRP_MS_PRP_42_54_ERROR_ADDRESS_SECURITY3_31_16_MODIFY(r, x) \
   (((x) & 0x0000ffff) | ((r) & 0xffff0000))

/* Register type: elb_ms_csr::ms_prp::ms_prp_43_54                         */
/* Register template: elb_ms_csr::ms_prp::ms_prp_43_54                     */
/* Source filename: elba/design/ms/src/elb_ms.gcsr, line: 160              */
/* Field member: elb_ms_csr::ms_prp::ms_prp_43_54.error_address_byte3_15_0 */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 74 */
#define ELB_MS_CSR_MS_PRP_MS_PRP_43_54_ERROR_ADDRESS_BYTE3_15_0_MSB 31
#define ELB_MS_CSR_MS_PRP_MS_PRP_43_54_ERROR_ADDRESS_BYTE3_15_0_LSB 16
#define ELB_MS_CSR_MS_PRP_MS_PRP_43_54_ERROR_ADDRESS_BYTE3_15_0_WIDTH 16
#define ELB_MS_CSR_MS_PRP_MS_PRP_43_54_ERROR_ADDRESS_BYTE3_15_0_READ_ACCESS 1
#define ELB_MS_CSR_MS_PRP_MS_PRP_43_54_ERROR_ADDRESS_BYTE3_15_0_WRITE_ACCESS 0
#define ELB_MS_CSR_MS_PRP_MS_PRP_43_54_ERROR_ADDRESS_BYTE3_15_0_FIELD_MASK 0xffff0000
#define ELB_MS_CSR_MS_PRP_MS_PRP_43_54_ERROR_ADDRESS_BYTE3_15_0_GET(x) \
   (((x) & 0xffff0000) >> 16)
#define ELB_MS_CSR_MS_PRP_MS_PRP_43_54_ERROR_ADDRESS_BYTE3_15_0_SET(x) \
   (((x) << 16) & 0xffff0000)
#define ELB_MS_CSR_MS_PRP_MS_PRP_43_54_ERROR_ADDRESS_BYTE3_15_0_MODIFY(r, x) \
   ((((x) << 16) & 0xffff0000) | ((r) & 0x0000ffff))
/* Field member: elb_ms_csr::ms_prp::ms_prp_43_54.error_address_decode3_31_16 */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 74 */
#define ELB_MS_CSR_MS_PRP_MS_PRP_43_54_ERROR_ADDRESS_DECODE3_31_16_MSB 15
#define ELB_MS_CSR_MS_PRP_MS_PRP_43_54_ERROR_ADDRESS_DECODE3_31_16_LSB 0
#define ELB_MS_CSR_MS_PRP_MS_PRP_43_54_ERROR_ADDRESS_DECODE3_31_16_WIDTH 16
#define ELB_MS_CSR_MS_PRP_MS_PRP_43_54_ERROR_ADDRESS_DECODE3_31_16_READ_ACCESS 1
#define ELB_MS_CSR_MS_PRP_MS_PRP_43_54_ERROR_ADDRESS_DECODE3_31_16_WRITE_ACCESS 0
#define ELB_MS_CSR_MS_PRP_MS_PRP_43_54_ERROR_ADDRESS_DECODE3_31_16_FIELD_MASK 0x0000ffff
#define ELB_MS_CSR_MS_PRP_MS_PRP_43_54_ERROR_ADDRESS_DECODE3_31_16_GET(x) \
   ((x) & 0x0000ffff)
#define ELB_MS_CSR_MS_PRP_MS_PRP_43_54_ERROR_ADDRESS_DECODE3_31_16_SET(x) \
   ((x) & 0x0000ffff)
#define ELB_MS_CSR_MS_PRP_MS_PRP_43_54_ERROR_ADDRESS_DECODE3_31_16_MODIFY(r, x) \
   (((x) & 0x0000ffff) | ((r) & 0xffff0000))

/* Register type: elb_ms_csr::ms_prp::ms_prp_44_54                         */
/* Register template: elb_ms_csr::ms_prp::ms_prp_44_54                     */
/* Source filename: elba/design/ms/src/elb_ms.gcsr, line: 160              */
/* Field member: elb_ms_csr::ms_prp::ms_prp_44_54.error_address_read4_15_0 */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 74 */
#define ELB_MS_CSR_MS_PRP_MS_PRP_44_54_ERROR_ADDRESS_READ4_15_0_MSB 31
#define ELB_MS_CSR_MS_PRP_MS_PRP_44_54_ERROR_ADDRESS_READ4_15_0_LSB 16
#define ELB_MS_CSR_MS_PRP_MS_PRP_44_54_ERROR_ADDRESS_READ4_15_0_WIDTH 16
#define ELB_MS_CSR_MS_PRP_MS_PRP_44_54_ERROR_ADDRESS_READ4_15_0_READ_ACCESS 1
#define ELB_MS_CSR_MS_PRP_MS_PRP_44_54_ERROR_ADDRESS_READ4_15_0_WRITE_ACCESS 0
#define ELB_MS_CSR_MS_PRP_MS_PRP_44_54_ERROR_ADDRESS_READ4_15_0_FIELD_MASK 0xffff0000
#define ELB_MS_CSR_MS_PRP_MS_PRP_44_54_ERROR_ADDRESS_READ4_15_0_GET(x) \
   (((x) & 0xffff0000) >> 16)
#define ELB_MS_CSR_MS_PRP_MS_PRP_44_54_ERROR_ADDRESS_READ4_15_0_SET(x) \
   (((x) << 16) & 0xffff0000)
#define ELB_MS_CSR_MS_PRP_MS_PRP_44_54_ERROR_ADDRESS_READ4_15_0_MODIFY(r, x) \
   ((((x) << 16) & 0xffff0000) | ((r) & 0x0000ffff))
/* Field member: elb_ms_csr::ms_prp::ms_prp_44_54.error_address_byte3_31_16 */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 74 */
#define ELB_MS_CSR_MS_PRP_MS_PRP_44_54_ERROR_ADDRESS_BYTE3_31_16_MSB 15
#define ELB_MS_CSR_MS_PRP_MS_PRP_44_54_ERROR_ADDRESS_BYTE3_31_16_LSB 0
#define ELB_MS_CSR_MS_PRP_MS_PRP_44_54_ERROR_ADDRESS_BYTE3_31_16_WIDTH 16
#define ELB_MS_CSR_MS_PRP_MS_PRP_44_54_ERROR_ADDRESS_BYTE3_31_16_READ_ACCESS 1
#define ELB_MS_CSR_MS_PRP_MS_PRP_44_54_ERROR_ADDRESS_BYTE3_31_16_WRITE_ACCESS 0
#define ELB_MS_CSR_MS_PRP_MS_PRP_44_54_ERROR_ADDRESS_BYTE3_31_16_FIELD_MASK 0x0000ffff
#define ELB_MS_CSR_MS_PRP_MS_PRP_44_54_ERROR_ADDRESS_BYTE3_31_16_GET(x) \
   ((x) & 0x0000ffff)
#define ELB_MS_CSR_MS_PRP_MS_PRP_44_54_ERROR_ADDRESS_BYTE3_31_16_SET(x) \
   ((x) & 0x0000ffff)
#define ELB_MS_CSR_MS_PRP_MS_PRP_44_54_ERROR_ADDRESS_BYTE3_31_16_MODIFY(r, x) \
   (((x) & 0x0000ffff) | ((r) & 0xffff0000))

/* Register type: elb_ms_csr::ms_prp::ms_prp_45_54                         */
/* Register template: elb_ms_csr::ms_prp::ms_prp_45_54                     */
/* Source filename: elba/design/ms/src/elb_ms.gcsr, line: 160              */
/* Field member: elb_ms_csr::ms_prp::ms_prp_45_54.error_address_security4_15_0 */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 74 */
#define ELB_MS_CSR_MS_PRP_MS_PRP_45_54_ERROR_ADDRESS_SECURITY4_15_0_MSB 31
#define ELB_MS_CSR_MS_PRP_MS_PRP_45_54_ERROR_ADDRESS_SECURITY4_15_0_LSB 16
#define ELB_MS_CSR_MS_PRP_MS_PRP_45_54_ERROR_ADDRESS_SECURITY4_15_0_WIDTH 16
#define ELB_MS_CSR_MS_PRP_MS_PRP_45_54_ERROR_ADDRESS_SECURITY4_15_0_READ_ACCESS 1
#define ELB_MS_CSR_MS_PRP_MS_PRP_45_54_ERROR_ADDRESS_SECURITY4_15_0_WRITE_ACCESS 0
#define ELB_MS_CSR_MS_PRP_MS_PRP_45_54_ERROR_ADDRESS_SECURITY4_15_0_FIELD_MASK 0xffff0000
#define ELB_MS_CSR_MS_PRP_MS_PRP_45_54_ERROR_ADDRESS_SECURITY4_15_0_GET(x) \
   (((x) & 0xffff0000) >> 16)
#define ELB_MS_CSR_MS_PRP_MS_PRP_45_54_ERROR_ADDRESS_SECURITY4_15_0_SET(x) \
   (((x) << 16) & 0xffff0000)
#define ELB_MS_CSR_MS_PRP_MS_PRP_45_54_ERROR_ADDRESS_SECURITY4_15_0_MODIFY(r, x) \
   ((((x) << 16) & 0xffff0000) | ((r) & 0x0000ffff))
/* Field member: elb_ms_csr::ms_prp::ms_prp_45_54.error_address_read4_31_16 */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 74 */
#define ELB_MS_CSR_MS_PRP_MS_PRP_45_54_ERROR_ADDRESS_READ4_31_16_MSB 15
#define ELB_MS_CSR_MS_PRP_MS_PRP_45_54_ERROR_ADDRESS_READ4_31_16_LSB 0
#define ELB_MS_CSR_MS_PRP_MS_PRP_45_54_ERROR_ADDRESS_READ4_31_16_WIDTH 16
#define ELB_MS_CSR_MS_PRP_MS_PRP_45_54_ERROR_ADDRESS_READ4_31_16_READ_ACCESS 1
#define ELB_MS_CSR_MS_PRP_MS_PRP_45_54_ERROR_ADDRESS_READ4_31_16_WRITE_ACCESS 0
#define ELB_MS_CSR_MS_PRP_MS_PRP_45_54_ERROR_ADDRESS_READ4_31_16_FIELD_MASK 0x0000ffff
#define ELB_MS_CSR_MS_PRP_MS_PRP_45_54_ERROR_ADDRESS_READ4_31_16_GET(x) \
   ((x) & 0x0000ffff)
#define ELB_MS_CSR_MS_PRP_MS_PRP_45_54_ERROR_ADDRESS_READ4_31_16_SET(x) \
   ((x) & 0x0000ffff)
#define ELB_MS_CSR_MS_PRP_MS_PRP_45_54_ERROR_ADDRESS_READ4_31_16_MODIFY(r, x) \
   (((x) & 0x0000ffff) | ((r) & 0xffff0000))

/* Register type: elb_ms_csr::ms_prp::ms_prp_46_54                         */
/* Register template: elb_ms_csr::ms_prp::ms_prp_46_54                     */
/* Source filename: elba/design/ms/src/elb_ms.gcsr, line: 160              */
/* Field member: elb_ms_csr::ms_prp::ms_prp_46_54.error_address_decode4_15_0 */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 74 */
#define ELB_MS_CSR_MS_PRP_MS_PRP_46_54_ERROR_ADDRESS_DECODE4_15_0_MSB 31
#define ELB_MS_CSR_MS_PRP_MS_PRP_46_54_ERROR_ADDRESS_DECODE4_15_0_LSB 16
#define ELB_MS_CSR_MS_PRP_MS_PRP_46_54_ERROR_ADDRESS_DECODE4_15_0_WIDTH 16
#define ELB_MS_CSR_MS_PRP_MS_PRP_46_54_ERROR_ADDRESS_DECODE4_15_0_READ_ACCESS 1
#define ELB_MS_CSR_MS_PRP_MS_PRP_46_54_ERROR_ADDRESS_DECODE4_15_0_WRITE_ACCESS 0
#define ELB_MS_CSR_MS_PRP_MS_PRP_46_54_ERROR_ADDRESS_DECODE4_15_0_FIELD_MASK 0xffff0000
#define ELB_MS_CSR_MS_PRP_MS_PRP_46_54_ERROR_ADDRESS_DECODE4_15_0_GET(x) \
   (((x) & 0xffff0000) >> 16)
#define ELB_MS_CSR_MS_PRP_MS_PRP_46_54_ERROR_ADDRESS_DECODE4_15_0_SET(x) \
   (((x) << 16) & 0xffff0000)
#define ELB_MS_CSR_MS_PRP_MS_PRP_46_54_ERROR_ADDRESS_DECODE4_15_0_MODIFY(r, x) \
   ((((x) << 16) & 0xffff0000) | ((r) & 0x0000ffff))
/* Field member: elb_ms_csr::ms_prp::ms_prp_46_54.error_address_security4_31_16 */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 74 */
#define ELB_MS_CSR_MS_PRP_MS_PRP_46_54_ERROR_ADDRESS_SECURITY4_31_16_MSB 15
#define ELB_MS_CSR_MS_PRP_MS_PRP_46_54_ERROR_ADDRESS_SECURITY4_31_16_LSB 0
#define ELB_MS_CSR_MS_PRP_MS_PRP_46_54_ERROR_ADDRESS_SECURITY4_31_16_WIDTH 16
#define ELB_MS_CSR_MS_PRP_MS_PRP_46_54_ERROR_ADDRESS_SECURITY4_31_16_READ_ACCESS 1
#define ELB_MS_CSR_MS_PRP_MS_PRP_46_54_ERROR_ADDRESS_SECURITY4_31_16_WRITE_ACCESS 0
#define ELB_MS_CSR_MS_PRP_MS_PRP_46_54_ERROR_ADDRESS_SECURITY4_31_16_FIELD_MASK 0x0000ffff
#define ELB_MS_CSR_MS_PRP_MS_PRP_46_54_ERROR_ADDRESS_SECURITY4_31_16_GET(x) \
   ((x) & 0x0000ffff)
#define ELB_MS_CSR_MS_PRP_MS_PRP_46_54_ERROR_ADDRESS_SECURITY4_31_16_SET(x) \
   ((x) & 0x0000ffff)
#define ELB_MS_CSR_MS_PRP_MS_PRP_46_54_ERROR_ADDRESS_SECURITY4_31_16_MODIFY(r, x) \
   (((x) & 0x0000ffff) | ((r) & 0xffff0000))

/* Register type: elb_ms_csr::ms_prp::ms_prp_47_54                         */
/* Register template: elb_ms_csr::ms_prp::ms_prp_47_54                     */
/* Source filename: elba/design/ms/src/elb_ms.gcsr, line: 160              */
/* Field member: elb_ms_csr::ms_prp::ms_prp_47_54.error_address_byte4_15_0 */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 74 */
#define ELB_MS_CSR_MS_PRP_MS_PRP_47_54_ERROR_ADDRESS_BYTE4_15_0_MSB 31
#define ELB_MS_CSR_MS_PRP_MS_PRP_47_54_ERROR_ADDRESS_BYTE4_15_0_LSB 16
#define ELB_MS_CSR_MS_PRP_MS_PRP_47_54_ERROR_ADDRESS_BYTE4_15_0_WIDTH 16
#define ELB_MS_CSR_MS_PRP_MS_PRP_47_54_ERROR_ADDRESS_BYTE4_15_0_READ_ACCESS 1
#define ELB_MS_CSR_MS_PRP_MS_PRP_47_54_ERROR_ADDRESS_BYTE4_15_0_WRITE_ACCESS 0
#define ELB_MS_CSR_MS_PRP_MS_PRP_47_54_ERROR_ADDRESS_BYTE4_15_0_FIELD_MASK 0xffff0000
#define ELB_MS_CSR_MS_PRP_MS_PRP_47_54_ERROR_ADDRESS_BYTE4_15_0_GET(x) \
   (((x) & 0xffff0000) >> 16)
#define ELB_MS_CSR_MS_PRP_MS_PRP_47_54_ERROR_ADDRESS_BYTE4_15_0_SET(x) \
   (((x) << 16) & 0xffff0000)
#define ELB_MS_CSR_MS_PRP_MS_PRP_47_54_ERROR_ADDRESS_BYTE4_15_0_MODIFY(r, x) \
   ((((x) << 16) & 0xffff0000) | ((r) & 0x0000ffff))
/* Field member: elb_ms_csr::ms_prp::ms_prp_47_54.error_address_decode4_31_16 */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 74 */
#define ELB_MS_CSR_MS_PRP_MS_PRP_47_54_ERROR_ADDRESS_DECODE4_31_16_MSB 15
#define ELB_MS_CSR_MS_PRP_MS_PRP_47_54_ERROR_ADDRESS_DECODE4_31_16_LSB 0
#define ELB_MS_CSR_MS_PRP_MS_PRP_47_54_ERROR_ADDRESS_DECODE4_31_16_WIDTH 16
#define ELB_MS_CSR_MS_PRP_MS_PRP_47_54_ERROR_ADDRESS_DECODE4_31_16_READ_ACCESS 1
#define ELB_MS_CSR_MS_PRP_MS_PRP_47_54_ERROR_ADDRESS_DECODE4_31_16_WRITE_ACCESS 0
#define ELB_MS_CSR_MS_PRP_MS_PRP_47_54_ERROR_ADDRESS_DECODE4_31_16_FIELD_MASK 0x0000ffff
#define ELB_MS_CSR_MS_PRP_MS_PRP_47_54_ERROR_ADDRESS_DECODE4_31_16_GET(x) \
   ((x) & 0x0000ffff)
#define ELB_MS_CSR_MS_PRP_MS_PRP_47_54_ERROR_ADDRESS_DECODE4_31_16_SET(x) \
   ((x) & 0x0000ffff)
#define ELB_MS_CSR_MS_PRP_MS_PRP_47_54_ERROR_ADDRESS_DECODE4_31_16_MODIFY(r, x) \
   (((x) & 0x0000ffff) | ((r) & 0xffff0000))

/* Register type: elb_ms_csr::ms_prp::ms_prp_48_54                         */
/* Register template: elb_ms_csr::ms_prp::ms_prp_48_54                     */
/* Source filename: elba/design/ms/src/elb_ms.gcsr, line: 160              */
/* Field member: elb_ms_csr::ms_prp::ms_prp_48_54.error_address_read5_15_0 */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 74 */
#define ELB_MS_CSR_MS_PRP_MS_PRP_48_54_ERROR_ADDRESS_READ5_15_0_MSB 31
#define ELB_MS_CSR_MS_PRP_MS_PRP_48_54_ERROR_ADDRESS_READ5_15_0_LSB 16
#define ELB_MS_CSR_MS_PRP_MS_PRP_48_54_ERROR_ADDRESS_READ5_15_0_WIDTH 16
#define ELB_MS_CSR_MS_PRP_MS_PRP_48_54_ERROR_ADDRESS_READ5_15_0_READ_ACCESS 1
#define ELB_MS_CSR_MS_PRP_MS_PRP_48_54_ERROR_ADDRESS_READ5_15_0_WRITE_ACCESS 0
#define ELB_MS_CSR_MS_PRP_MS_PRP_48_54_ERROR_ADDRESS_READ5_15_0_FIELD_MASK 0xffff0000
#define ELB_MS_CSR_MS_PRP_MS_PRP_48_54_ERROR_ADDRESS_READ5_15_0_GET(x) \
   (((x) & 0xffff0000) >> 16)
#define ELB_MS_CSR_MS_PRP_MS_PRP_48_54_ERROR_ADDRESS_READ5_15_0_SET(x) \
   (((x) << 16) & 0xffff0000)
#define ELB_MS_CSR_MS_PRP_MS_PRP_48_54_ERROR_ADDRESS_READ5_15_0_MODIFY(r, x) \
   ((((x) << 16) & 0xffff0000) | ((r) & 0x0000ffff))
/* Field member: elb_ms_csr::ms_prp::ms_prp_48_54.error_address_byte4_31_16 */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 74 */
#define ELB_MS_CSR_MS_PRP_MS_PRP_48_54_ERROR_ADDRESS_BYTE4_31_16_MSB 15
#define ELB_MS_CSR_MS_PRP_MS_PRP_48_54_ERROR_ADDRESS_BYTE4_31_16_LSB 0
#define ELB_MS_CSR_MS_PRP_MS_PRP_48_54_ERROR_ADDRESS_BYTE4_31_16_WIDTH 16
#define ELB_MS_CSR_MS_PRP_MS_PRP_48_54_ERROR_ADDRESS_BYTE4_31_16_READ_ACCESS 1
#define ELB_MS_CSR_MS_PRP_MS_PRP_48_54_ERROR_ADDRESS_BYTE4_31_16_WRITE_ACCESS 0
#define ELB_MS_CSR_MS_PRP_MS_PRP_48_54_ERROR_ADDRESS_BYTE4_31_16_FIELD_MASK 0x0000ffff
#define ELB_MS_CSR_MS_PRP_MS_PRP_48_54_ERROR_ADDRESS_BYTE4_31_16_GET(x) \
   ((x) & 0x0000ffff)
#define ELB_MS_CSR_MS_PRP_MS_PRP_48_54_ERROR_ADDRESS_BYTE4_31_16_SET(x) \
   ((x) & 0x0000ffff)
#define ELB_MS_CSR_MS_PRP_MS_PRP_48_54_ERROR_ADDRESS_BYTE4_31_16_MODIFY(r, x) \
   (((x) & 0x0000ffff) | ((r) & 0xffff0000))

/* Register type: elb_ms_csr::ms_prp::ms_prp_49_54                         */
/* Register template: elb_ms_csr::ms_prp::ms_prp_49_54                     */
/* Source filename: elba/design/ms/src/elb_ms.gcsr, line: 160              */
/* Field member: elb_ms_csr::ms_prp::ms_prp_49_54.error_address_security5_15_0 */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 74 */
#define ELB_MS_CSR_MS_PRP_MS_PRP_49_54_ERROR_ADDRESS_SECURITY5_15_0_MSB 31
#define ELB_MS_CSR_MS_PRP_MS_PRP_49_54_ERROR_ADDRESS_SECURITY5_15_0_LSB 16
#define ELB_MS_CSR_MS_PRP_MS_PRP_49_54_ERROR_ADDRESS_SECURITY5_15_0_WIDTH 16
#define ELB_MS_CSR_MS_PRP_MS_PRP_49_54_ERROR_ADDRESS_SECURITY5_15_0_READ_ACCESS 1
#define ELB_MS_CSR_MS_PRP_MS_PRP_49_54_ERROR_ADDRESS_SECURITY5_15_0_WRITE_ACCESS 0
#define ELB_MS_CSR_MS_PRP_MS_PRP_49_54_ERROR_ADDRESS_SECURITY5_15_0_FIELD_MASK 0xffff0000
#define ELB_MS_CSR_MS_PRP_MS_PRP_49_54_ERROR_ADDRESS_SECURITY5_15_0_GET(x) \
   (((x) & 0xffff0000) >> 16)
#define ELB_MS_CSR_MS_PRP_MS_PRP_49_54_ERROR_ADDRESS_SECURITY5_15_0_SET(x) \
   (((x) << 16) & 0xffff0000)
#define ELB_MS_CSR_MS_PRP_MS_PRP_49_54_ERROR_ADDRESS_SECURITY5_15_0_MODIFY(r, x) \
   ((((x) << 16) & 0xffff0000) | ((r) & 0x0000ffff))
/* Field member: elb_ms_csr::ms_prp::ms_prp_49_54.error_address_read5_31_16 */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 74 */
#define ELB_MS_CSR_MS_PRP_MS_PRP_49_54_ERROR_ADDRESS_READ5_31_16_MSB 15
#define ELB_MS_CSR_MS_PRP_MS_PRP_49_54_ERROR_ADDRESS_READ5_31_16_LSB 0
#define ELB_MS_CSR_MS_PRP_MS_PRP_49_54_ERROR_ADDRESS_READ5_31_16_WIDTH 16
#define ELB_MS_CSR_MS_PRP_MS_PRP_49_54_ERROR_ADDRESS_READ5_31_16_READ_ACCESS 1
#define ELB_MS_CSR_MS_PRP_MS_PRP_49_54_ERROR_ADDRESS_READ5_31_16_WRITE_ACCESS 0
#define ELB_MS_CSR_MS_PRP_MS_PRP_49_54_ERROR_ADDRESS_READ5_31_16_FIELD_MASK 0x0000ffff
#define ELB_MS_CSR_MS_PRP_MS_PRP_49_54_ERROR_ADDRESS_READ5_31_16_GET(x) \
   ((x) & 0x0000ffff)
#define ELB_MS_CSR_MS_PRP_MS_PRP_49_54_ERROR_ADDRESS_READ5_31_16_SET(x) \
   ((x) & 0x0000ffff)
#define ELB_MS_CSR_MS_PRP_MS_PRP_49_54_ERROR_ADDRESS_READ5_31_16_MODIFY(r, x) \
   (((x) & 0x0000ffff) | ((r) & 0xffff0000))

/* Register type: elb_ms_csr::ms_prp::ms_prp_50_54                         */
/* Register template: elb_ms_csr::ms_prp::ms_prp_50_54                     */
/* Source filename: elba/design/ms/src/elb_ms.gcsr, line: 160              */
/* Field member: elb_ms_csr::ms_prp::ms_prp_50_54.error_address_decode5_15_0 */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 74 */
#define ELB_MS_CSR_MS_PRP_MS_PRP_50_54_ERROR_ADDRESS_DECODE5_15_0_MSB 31
#define ELB_MS_CSR_MS_PRP_MS_PRP_50_54_ERROR_ADDRESS_DECODE5_15_0_LSB 16
#define ELB_MS_CSR_MS_PRP_MS_PRP_50_54_ERROR_ADDRESS_DECODE5_15_0_WIDTH 16
#define ELB_MS_CSR_MS_PRP_MS_PRP_50_54_ERROR_ADDRESS_DECODE5_15_0_READ_ACCESS 1
#define ELB_MS_CSR_MS_PRP_MS_PRP_50_54_ERROR_ADDRESS_DECODE5_15_0_WRITE_ACCESS 0
#define ELB_MS_CSR_MS_PRP_MS_PRP_50_54_ERROR_ADDRESS_DECODE5_15_0_FIELD_MASK 0xffff0000
#define ELB_MS_CSR_MS_PRP_MS_PRP_50_54_ERROR_ADDRESS_DECODE5_15_0_GET(x) \
   (((x) & 0xffff0000) >> 16)
#define ELB_MS_CSR_MS_PRP_MS_PRP_50_54_ERROR_ADDRESS_DECODE5_15_0_SET(x) \
   (((x) << 16) & 0xffff0000)
#define ELB_MS_CSR_MS_PRP_MS_PRP_50_54_ERROR_ADDRESS_DECODE5_15_0_MODIFY(r, x) \
   ((((x) << 16) & 0xffff0000) | ((r) & 0x0000ffff))
/* Field member: elb_ms_csr::ms_prp::ms_prp_50_54.error_address_security5_31_16 */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 74 */
#define ELB_MS_CSR_MS_PRP_MS_PRP_50_54_ERROR_ADDRESS_SECURITY5_31_16_MSB 15
#define ELB_MS_CSR_MS_PRP_MS_PRP_50_54_ERROR_ADDRESS_SECURITY5_31_16_LSB 0
#define ELB_MS_CSR_MS_PRP_MS_PRP_50_54_ERROR_ADDRESS_SECURITY5_31_16_WIDTH 16
#define ELB_MS_CSR_MS_PRP_MS_PRP_50_54_ERROR_ADDRESS_SECURITY5_31_16_READ_ACCESS 1
#define ELB_MS_CSR_MS_PRP_MS_PRP_50_54_ERROR_ADDRESS_SECURITY5_31_16_WRITE_ACCESS 0
#define ELB_MS_CSR_MS_PRP_MS_PRP_50_54_ERROR_ADDRESS_SECURITY5_31_16_FIELD_MASK 0x0000ffff
#define ELB_MS_CSR_MS_PRP_MS_PRP_50_54_ERROR_ADDRESS_SECURITY5_31_16_GET(x) \
   ((x) & 0x0000ffff)
#define ELB_MS_CSR_MS_PRP_MS_PRP_50_54_ERROR_ADDRESS_SECURITY5_31_16_SET(x) \
   ((x) & 0x0000ffff)
#define ELB_MS_CSR_MS_PRP_MS_PRP_50_54_ERROR_ADDRESS_SECURITY5_31_16_MODIFY(r, x) \
   (((x) & 0x0000ffff) | ((r) & 0xffff0000))

/* Register type: elb_ms_csr::ms_prp::ms_prp_51_54                         */
/* Register template: elb_ms_csr::ms_prp::ms_prp_51_54                     */
/* Source filename: elba/design/ms/src/elb_ms.gcsr, line: 160              */
/* Field member: elb_ms_csr::ms_prp::ms_prp_51_54.error_address_byte5_15_0 */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 74 */
#define ELB_MS_CSR_MS_PRP_MS_PRP_51_54_ERROR_ADDRESS_BYTE5_15_0_MSB 31
#define ELB_MS_CSR_MS_PRP_MS_PRP_51_54_ERROR_ADDRESS_BYTE5_15_0_LSB 16
#define ELB_MS_CSR_MS_PRP_MS_PRP_51_54_ERROR_ADDRESS_BYTE5_15_0_WIDTH 16
#define ELB_MS_CSR_MS_PRP_MS_PRP_51_54_ERROR_ADDRESS_BYTE5_15_0_READ_ACCESS 1
#define ELB_MS_CSR_MS_PRP_MS_PRP_51_54_ERROR_ADDRESS_BYTE5_15_0_WRITE_ACCESS 0
#define ELB_MS_CSR_MS_PRP_MS_PRP_51_54_ERROR_ADDRESS_BYTE5_15_0_FIELD_MASK 0xffff0000
#define ELB_MS_CSR_MS_PRP_MS_PRP_51_54_ERROR_ADDRESS_BYTE5_15_0_GET(x) \
   (((x) & 0xffff0000) >> 16)
#define ELB_MS_CSR_MS_PRP_MS_PRP_51_54_ERROR_ADDRESS_BYTE5_15_0_SET(x) \
   (((x) << 16) & 0xffff0000)
#define ELB_MS_CSR_MS_PRP_MS_PRP_51_54_ERROR_ADDRESS_BYTE5_15_0_MODIFY(r, x) \
   ((((x) << 16) & 0xffff0000) | ((r) & 0x0000ffff))
/* Field member: elb_ms_csr::ms_prp::ms_prp_51_54.error_address_decode5_31_16 */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 74 */
#define ELB_MS_CSR_MS_PRP_MS_PRP_51_54_ERROR_ADDRESS_DECODE5_31_16_MSB 15
#define ELB_MS_CSR_MS_PRP_MS_PRP_51_54_ERROR_ADDRESS_DECODE5_31_16_LSB 0
#define ELB_MS_CSR_MS_PRP_MS_PRP_51_54_ERROR_ADDRESS_DECODE5_31_16_WIDTH 16
#define ELB_MS_CSR_MS_PRP_MS_PRP_51_54_ERROR_ADDRESS_DECODE5_31_16_READ_ACCESS 1
#define ELB_MS_CSR_MS_PRP_MS_PRP_51_54_ERROR_ADDRESS_DECODE5_31_16_WRITE_ACCESS 0
#define ELB_MS_CSR_MS_PRP_MS_PRP_51_54_ERROR_ADDRESS_DECODE5_31_16_FIELD_MASK 0x0000ffff
#define ELB_MS_CSR_MS_PRP_MS_PRP_51_54_ERROR_ADDRESS_DECODE5_31_16_GET(x) \
   ((x) & 0x0000ffff)
#define ELB_MS_CSR_MS_PRP_MS_PRP_51_54_ERROR_ADDRESS_DECODE5_31_16_SET(x) \
   ((x) & 0x0000ffff)
#define ELB_MS_CSR_MS_PRP_MS_PRP_51_54_ERROR_ADDRESS_DECODE5_31_16_MODIFY(r, x) \
   (((x) & 0x0000ffff) | ((r) & 0xffff0000))

/* Register type: elb_ms_csr::ms_prp::ms_prp_52_54                         */
/* Register template: elb_ms_csr::ms_prp::ms_prp_52_54                     */
/* Source filename: elba/design/ms/src/elb_ms.gcsr, line: 160              */
/* Field member: elb_ms_csr::ms_prp::ms_prp_52_54.pending_depth2_3_0       */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 74 */
#define ELB_MS_CSR_MS_PRP_MS_PRP_52_54_PENDING_DEPTH2_3_0_MSB 31
#define ELB_MS_CSR_MS_PRP_MS_PRP_52_54_PENDING_DEPTH2_3_0_LSB 28
#define ELB_MS_CSR_MS_PRP_MS_PRP_52_54_PENDING_DEPTH2_3_0_WIDTH 4
#define ELB_MS_CSR_MS_PRP_MS_PRP_52_54_PENDING_DEPTH2_3_0_READ_ACCESS 1
#define ELB_MS_CSR_MS_PRP_MS_PRP_52_54_PENDING_DEPTH2_3_0_WRITE_ACCESS 0
#define ELB_MS_CSR_MS_PRP_MS_PRP_52_54_PENDING_DEPTH2_3_0_FIELD_MASK 0xf0000000
#define ELB_MS_CSR_MS_PRP_MS_PRP_52_54_PENDING_DEPTH2_3_0_GET(x) \
   (((x) & 0xf0000000) >> 28)
#define ELB_MS_CSR_MS_PRP_MS_PRP_52_54_PENDING_DEPTH2_3_0_SET(x) \
   (((x) << 28) & 0xf0000000)
#define ELB_MS_CSR_MS_PRP_MS_PRP_52_54_PENDING_DEPTH2_3_0_MODIFY(r, x) \
   ((((x) << 28) & 0xf0000000) | ((r) & 0x0fffffff))
/* Field member: elb_ms_csr::ms_prp::ms_prp_52_54.flush_pending2           */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 13 */
#define ELB_MS_CSR_MS_PRP_MS_PRP_52_54_FLUSH_PENDING2_MSB 27
#define ELB_MS_CSR_MS_PRP_MS_PRP_52_54_FLUSH_PENDING2_LSB 27
#define ELB_MS_CSR_MS_PRP_MS_PRP_52_54_FLUSH_PENDING2_WIDTH 1
#define ELB_MS_CSR_MS_PRP_MS_PRP_52_54_FLUSH_PENDING2_READ_ACCESS 1
#define ELB_MS_CSR_MS_PRP_MS_PRP_52_54_FLUSH_PENDING2_WRITE_ACCESS 1
#define ELB_MS_CSR_MS_PRP_MS_PRP_52_54_FLUSH_PENDING2_RESET 0x0
#define ELB_MS_CSR_MS_PRP_MS_PRP_52_54_FLUSH_PENDING2_FIELD_MASK 0x08000000
#define ELB_MS_CSR_MS_PRP_MS_PRP_52_54_FLUSH_PENDING2_GET(x) \
   (((x) & 0x08000000) >> 27)
#define ELB_MS_CSR_MS_PRP_MS_PRP_52_54_FLUSH_PENDING2_SET(x) \
   (((x) << 27) & 0x08000000)
#define ELB_MS_CSR_MS_PRP_MS_PRP_52_54_FLUSH_PENDING2_MODIFY(r, x) \
   ((((x) << 27) & 0x08000000) | ((r) & 0xf7ffffff))
/* Field member: elb_ms_csr::ms_prp::ms_prp_52_54.pending_depth1           */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 74 */
#define ELB_MS_CSR_MS_PRP_MS_PRP_52_54_PENDING_DEPTH1_MSB 26
#define ELB_MS_CSR_MS_PRP_MS_PRP_52_54_PENDING_DEPTH1_LSB 19
#define ELB_MS_CSR_MS_PRP_MS_PRP_52_54_PENDING_DEPTH1_WIDTH 8
#define ELB_MS_CSR_MS_PRP_MS_PRP_52_54_PENDING_DEPTH1_READ_ACCESS 1
#define ELB_MS_CSR_MS_PRP_MS_PRP_52_54_PENDING_DEPTH1_WRITE_ACCESS 0
#define ELB_MS_CSR_MS_PRP_MS_PRP_52_54_PENDING_DEPTH1_FIELD_MASK 0x07f80000
#define ELB_MS_CSR_MS_PRP_MS_PRP_52_54_PENDING_DEPTH1_GET(x) \
   (((x) & 0x07f80000) >> 19)
#define ELB_MS_CSR_MS_PRP_MS_PRP_52_54_PENDING_DEPTH1_SET(x) \
   (((x) << 19) & 0x07f80000)
#define ELB_MS_CSR_MS_PRP_MS_PRP_52_54_PENDING_DEPTH1_MODIFY(r, x) \
   ((((x) << 19) & 0x07f80000) | ((r) & 0xf807ffff))
/* Field member: elb_ms_csr::ms_prp::ms_prp_52_54.flush_pending1           */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 13 */
#define ELB_MS_CSR_MS_PRP_MS_PRP_52_54_FLUSH_PENDING1_MSB 18
#define ELB_MS_CSR_MS_PRP_MS_PRP_52_54_FLUSH_PENDING1_LSB 18
#define ELB_MS_CSR_MS_PRP_MS_PRP_52_54_FLUSH_PENDING1_WIDTH 1
#define ELB_MS_CSR_MS_PRP_MS_PRP_52_54_FLUSH_PENDING1_READ_ACCESS 1
#define ELB_MS_CSR_MS_PRP_MS_PRP_52_54_FLUSH_PENDING1_WRITE_ACCESS 1
#define ELB_MS_CSR_MS_PRP_MS_PRP_52_54_FLUSH_PENDING1_RESET 0x0
#define ELB_MS_CSR_MS_PRP_MS_PRP_52_54_FLUSH_PENDING1_FIELD_MASK 0x00040000
#define ELB_MS_CSR_MS_PRP_MS_PRP_52_54_FLUSH_PENDING1_GET(x) \
   (((x) & 0x00040000) >> 18)
#define ELB_MS_CSR_MS_PRP_MS_PRP_52_54_FLUSH_PENDING1_SET(x) \
   (((x) << 18) & 0x00040000)
#define ELB_MS_CSR_MS_PRP_MS_PRP_52_54_FLUSH_PENDING1_MODIFY(r, x) \
   ((((x) << 18) & 0x00040000) | ((r) & 0xfffbffff))
/* Field member: elb_ms_csr::ms_prp::ms_prp_52_54.cfg_writeack             */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 13 */
#define ELB_MS_CSR_MS_PRP_MS_PRP_52_54_CFG_WRITEACK_MSB 17
#define ELB_MS_CSR_MS_PRP_MS_PRP_52_54_CFG_WRITEACK_LSB 17
#define ELB_MS_CSR_MS_PRP_MS_PRP_52_54_CFG_WRITEACK_WIDTH 1
#define ELB_MS_CSR_MS_PRP_MS_PRP_52_54_CFG_WRITEACK_READ_ACCESS 1
#define ELB_MS_CSR_MS_PRP_MS_PRP_52_54_CFG_WRITEACK_WRITE_ACCESS 1
#define ELB_MS_CSR_MS_PRP_MS_PRP_52_54_CFG_WRITEACK_RESET 0x0
#define ELB_MS_CSR_MS_PRP_MS_PRP_52_54_CFG_WRITEACK_FIELD_MASK 0x00020000
#define ELB_MS_CSR_MS_PRP_MS_PRP_52_54_CFG_WRITEACK_GET(x) \
   (((x) & 0x00020000) >> 17)
#define ELB_MS_CSR_MS_PRP_MS_PRP_52_54_CFG_WRITEACK_SET(x) \
   (((x) << 17) & 0x00020000)
#define ELB_MS_CSR_MS_PRP_MS_PRP_52_54_CFG_WRITEACK_MODIFY(r, x) \
   ((((x) << 17) & 0x00020000) | ((r) & 0xfffdffff))
/* Field member: elb_ms_csr::ms_prp::ms_prp_52_54.clr_error_capture        */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 13 */
#define ELB_MS_CSR_MS_PRP_MS_PRP_52_54_CLR_ERROR_CAPTURE_MSB 16
#define ELB_MS_CSR_MS_PRP_MS_PRP_52_54_CLR_ERROR_CAPTURE_LSB 16
#define ELB_MS_CSR_MS_PRP_MS_PRP_52_54_CLR_ERROR_CAPTURE_WIDTH 1
#define ELB_MS_CSR_MS_PRP_MS_PRP_52_54_CLR_ERROR_CAPTURE_READ_ACCESS 1
#define ELB_MS_CSR_MS_PRP_MS_PRP_52_54_CLR_ERROR_CAPTURE_WRITE_ACCESS 1
#define ELB_MS_CSR_MS_PRP_MS_PRP_52_54_CLR_ERROR_CAPTURE_RESET 0x0
#define ELB_MS_CSR_MS_PRP_MS_PRP_52_54_CLR_ERROR_CAPTURE_FIELD_MASK 0x00010000
#define ELB_MS_CSR_MS_PRP_MS_PRP_52_54_CLR_ERROR_CAPTURE_GET(x) \
   (((x) & 0x00010000) >> 16)
#define ELB_MS_CSR_MS_PRP_MS_PRP_52_54_CLR_ERROR_CAPTURE_SET(x) \
   (((x) << 16) & 0x00010000)
#define ELB_MS_CSR_MS_PRP_MS_PRP_52_54_CLR_ERROR_CAPTURE_MODIFY(r, x) \
   ((((x) << 16) & 0x00010000) | ((r) & 0xfffeffff))
/* Field member: elb_ms_csr::ms_prp::ms_prp_52_54.error_address_byte5_31_16 */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 74 */
#define ELB_MS_CSR_MS_PRP_MS_PRP_52_54_ERROR_ADDRESS_BYTE5_31_16_MSB 15
#define ELB_MS_CSR_MS_PRP_MS_PRP_52_54_ERROR_ADDRESS_BYTE5_31_16_LSB 0
#define ELB_MS_CSR_MS_PRP_MS_PRP_52_54_ERROR_ADDRESS_BYTE5_31_16_WIDTH 16
#define ELB_MS_CSR_MS_PRP_MS_PRP_52_54_ERROR_ADDRESS_BYTE5_31_16_READ_ACCESS 1
#define ELB_MS_CSR_MS_PRP_MS_PRP_52_54_ERROR_ADDRESS_BYTE5_31_16_WRITE_ACCESS 0
#define ELB_MS_CSR_MS_PRP_MS_PRP_52_54_ERROR_ADDRESS_BYTE5_31_16_FIELD_MASK 0x0000ffff
#define ELB_MS_CSR_MS_PRP_MS_PRP_52_54_ERROR_ADDRESS_BYTE5_31_16_GET(x) \
   ((x) & 0x0000ffff)
#define ELB_MS_CSR_MS_PRP_MS_PRP_52_54_ERROR_ADDRESS_BYTE5_31_16_SET(x) \
   ((x) & 0x0000ffff)
#define ELB_MS_CSR_MS_PRP_MS_PRP_52_54_ERROR_ADDRESS_BYTE5_31_16_MODIFY(r, x) \
   (((x) & 0x0000ffff) | ((r) & 0xffff0000))

/* Register type: elb_ms_csr::ms_prp::ms_prp_53_54                         */
/* Register template: elb_ms_csr::ms_prp::ms_prp_53_54                     */
/* Source filename: elba/design/ms/src/elb_ms.gcsr, line: 160              */
/* Field member: elb_ms_csr::ms_prp::ms_prp_53_54.pending_depth5           */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 74 */
#define ELB_MS_CSR_MS_PRP_MS_PRP_53_54_PENDING_DEPTH5_MSB 30
#define ELB_MS_CSR_MS_PRP_MS_PRP_53_54_PENDING_DEPTH5_LSB 23
#define ELB_MS_CSR_MS_PRP_MS_PRP_53_54_PENDING_DEPTH5_WIDTH 8
#define ELB_MS_CSR_MS_PRP_MS_PRP_53_54_PENDING_DEPTH5_READ_ACCESS 1
#define ELB_MS_CSR_MS_PRP_MS_PRP_53_54_PENDING_DEPTH5_WRITE_ACCESS 0
#define ELB_MS_CSR_MS_PRP_MS_PRP_53_54_PENDING_DEPTH5_FIELD_MASK 0x7f800000
#define ELB_MS_CSR_MS_PRP_MS_PRP_53_54_PENDING_DEPTH5_GET(x) \
   (((x) & 0x7f800000) >> 23)
#define ELB_MS_CSR_MS_PRP_MS_PRP_53_54_PENDING_DEPTH5_SET(x) \
   (((x) << 23) & 0x7f800000)
#define ELB_MS_CSR_MS_PRP_MS_PRP_53_54_PENDING_DEPTH5_MODIFY(r, x) \
   ((((x) << 23) & 0x7f800000) | ((r) & 0x807fffff))
/* Field member: elb_ms_csr::ms_prp::ms_prp_53_54.flush_pending5           */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 13 */
#define ELB_MS_CSR_MS_PRP_MS_PRP_53_54_FLUSH_PENDING5_MSB 22
#define ELB_MS_CSR_MS_PRP_MS_PRP_53_54_FLUSH_PENDING5_LSB 22
#define ELB_MS_CSR_MS_PRP_MS_PRP_53_54_FLUSH_PENDING5_WIDTH 1
#define ELB_MS_CSR_MS_PRP_MS_PRP_53_54_FLUSH_PENDING5_READ_ACCESS 1
#define ELB_MS_CSR_MS_PRP_MS_PRP_53_54_FLUSH_PENDING5_WRITE_ACCESS 1
#define ELB_MS_CSR_MS_PRP_MS_PRP_53_54_FLUSH_PENDING5_RESET 0x0
#define ELB_MS_CSR_MS_PRP_MS_PRP_53_54_FLUSH_PENDING5_FIELD_MASK 0x00400000
#define ELB_MS_CSR_MS_PRP_MS_PRP_53_54_FLUSH_PENDING5_GET(x) \
   (((x) & 0x00400000) >> 22)
#define ELB_MS_CSR_MS_PRP_MS_PRP_53_54_FLUSH_PENDING5_SET(x) \
   (((x) << 22) & 0x00400000)
#define ELB_MS_CSR_MS_PRP_MS_PRP_53_54_FLUSH_PENDING5_MODIFY(r, x) \
   ((((x) << 22) & 0x00400000) | ((r) & 0xffbfffff))
/* Field member: elb_ms_csr::ms_prp::ms_prp_53_54.pending_depth4           */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 74 */
#define ELB_MS_CSR_MS_PRP_MS_PRP_53_54_PENDING_DEPTH4_MSB 21
#define ELB_MS_CSR_MS_PRP_MS_PRP_53_54_PENDING_DEPTH4_LSB 14
#define ELB_MS_CSR_MS_PRP_MS_PRP_53_54_PENDING_DEPTH4_WIDTH 8
#define ELB_MS_CSR_MS_PRP_MS_PRP_53_54_PENDING_DEPTH4_READ_ACCESS 1
#define ELB_MS_CSR_MS_PRP_MS_PRP_53_54_PENDING_DEPTH4_WRITE_ACCESS 0
#define ELB_MS_CSR_MS_PRP_MS_PRP_53_54_PENDING_DEPTH4_FIELD_MASK 0x003fc000
#define ELB_MS_CSR_MS_PRP_MS_PRP_53_54_PENDING_DEPTH4_GET(x) \
   (((x) & 0x003fc000) >> 14)
#define ELB_MS_CSR_MS_PRP_MS_PRP_53_54_PENDING_DEPTH4_SET(x) \
   (((x) << 14) & 0x003fc000)
#define ELB_MS_CSR_MS_PRP_MS_PRP_53_54_PENDING_DEPTH4_MODIFY(r, x) \
   ((((x) << 14) & 0x003fc000) | ((r) & 0xffc03fff))
/* Field member: elb_ms_csr::ms_prp::ms_prp_53_54.flush_pending4           */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 13 */
#define ELB_MS_CSR_MS_PRP_MS_PRP_53_54_FLUSH_PENDING4_MSB 13
#define ELB_MS_CSR_MS_PRP_MS_PRP_53_54_FLUSH_PENDING4_LSB 13
#define ELB_MS_CSR_MS_PRP_MS_PRP_53_54_FLUSH_PENDING4_WIDTH 1
#define ELB_MS_CSR_MS_PRP_MS_PRP_53_54_FLUSH_PENDING4_READ_ACCESS 1
#define ELB_MS_CSR_MS_PRP_MS_PRP_53_54_FLUSH_PENDING4_WRITE_ACCESS 1
#define ELB_MS_CSR_MS_PRP_MS_PRP_53_54_FLUSH_PENDING4_RESET 0x0
#define ELB_MS_CSR_MS_PRP_MS_PRP_53_54_FLUSH_PENDING4_FIELD_MASK 0x00002000
#define ELB_MS_CSR_MS_PRP_MS_PRP_53_54_FLUSH_PENDING4_GET(x) \
   (((x) & 0x00002000) >> 13)
#define ELB_MS_CSR_MS_PRP_MS_PRP_53_54_FLUSH_PENDING4_SET(x) \
   (((x) << 13) & 0x00002000)
#define ELB_MS_CSR_MS_PRP_MS_PRP_53_54_FLUSH_PENDING4_MODIFY(r, x) \
   ((((x) << 13) & 0x00002000) | ((r) & 0xffffdfff))
/* Field member: elb_ms_csr::ms_prp::ms_prp_53_54.pending_depth3           */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 74 */
#define ELB_MS_CSR_MS_PRP_MS_PRP_53_54_PENDING_DEPTH3_MSB 12
#define ELB_MS_CSR_MS_PRP_MS_PRP_53_54_PENDING_DEPTH3_LSB 5
#define ELB_MS_CSR_MS_PRP_MS_PRP_53_54_PENDING_DEPTH3_WIDTH 8
#define ELB_MS_CSR_MS_PRP_MS_PRP_53_54_PENDING_DEPTH3_READ_ACCESS 1
#define ELB_MS_CSR_MS_PRP_MS_PRP_53_54_PENDING_DEPTH3_WRITE_ACCESS 0
#define ELB_MS_CSR_MS_PRP_MS_PRP_53_54_PENDING_DEPTH3_FIELD_MASK 0x00001fe0
#define ELB_MS_CSR_MS_PRP_MS_PRP_53_54_PENDING_DEPTH3_GET(x) \
   (((x) & 0x00001fe0) >> 5)
#define ELB_MS_CSR_MS_PRP_MS_PRP_53_54_PENDING_DEPTH3_SET(x) \
   (((x) << 5) & 0x00001fe0)
#define ELB_MS_CSR_MS_PRP_MS_PRP_53_54_PENDING_DEPTH3_MODIFY(r, x) \
   ((((x) << 5) & 0x00001fe0) | ((r) & 0xffffe01f))
/* Field member: elb_ms_csr::ms_prp::ms_prp_53_54.flush_pending3           */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 13 */
#define ELB_MS_CSR_MS_PRP_MS_PRP_53_54_FLUSH_PENDING3_MSB 4
#define ELB_MS_CSR_MS_PRP_MS_PRP_53_54_FLUSH_PENDING3_LSB 4
#define ELB_MS_CSR_MS_PRP_MS_PRP_53_54_FLUSH_PENDING3_WIDTH 1
#define ELB_MS_CSR_MS_PRP_MS_PRP_53_54_FLUSH_PENDING3_READ_ACCESS 1
#define ELB_MS_CSR_MS_PRP_MS_PRP_53_54_FLUSH_PENDING3_WRITE_ACCESS 1
#define ELB_MS_CSR_MS_PRP_MS_PRP_53_54_FLUSH_PENDING3_RESET 0x0
#define ELB_MS_CSR_MS_PRP_MS_PRP_53_54_FLUSH_PENDING3_FIELD_MASK 0x00000010
#define ELB_MS_CSR_MS_PRP_MS_PRP_53_54_FLUSH_PENDING3_GET(x) \
   (((x) & 0x00000010) >> 4)
#define ELB_MS_CSR_MS_PRP_MS_PRP_53_54_FLUSH_PENDING3_SET(x) \
   (((x) << 4) & 0x00000010)
#define ELB_MS_CSR_MS_PRP_MS_PRP_53_54_FLUSH_PENDING3_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: elb_ms_csr::ms_prp::ms_prp_53_54.pending_depth2_7_4       */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 74 */
#define ELB_MS_CSR_MS_PRP_MS_PRP_53_54_PENDING_DEPTH2_7_4_MSB 3
#define ELB_MS_CSR_MS_PRP_MS_PRP_53_54_PENDING_DEPTH2_7_4_LSB 0
#define ELB_MS_CSR_MS_PRP_MS_PRP_53_54_PENDING_DEPTH2_7_4_WIDTH 4
#define ELB_MS_CSR_MS_PRP_MS_PRP_53_54_PENDING_DEPTH2_7_4_READ_ACCESS 1
#define ELB_MS_CSR_MS_PRP_MS_PRP_53_54_PENDING_DEPTH2_7_4_WRITE_ACCESS 0
#define ELB_MS_CSR_MS_PRP_MS_PRP_53_54_PENDING_DEPTH2_7_4_FIELD_MASK 0x0000000f
#define ELB_MS_CSR_MS_PRP_MS_PRP_53_54_PENDING_DEPTH2_7_4_GET(x) \
   ((x) & 0x0000000f)
#define ELB_MS_CSR_MS_PRP_MS_PRP_53_54_PENDING_DEPTH2_7_4_SET(x) \
   ((x) & 0x0000000f)
#define ELB_MS_CSR_MS_PRP_MS_PRP_53_54_PENDING_DEPTH2_7_4_MODIFY(r, x) \
   (((x) & 0x0000000f) | ((r) & 0xfffffff0))

/* Register type: elb_ms_csr::cfg_c2j_general                              */
/* Register template: elb_ms_csr::cfg_c2j_general                          */
/* Source filename: elba/design/ms/src/elb_ms.gcsr, line: 247              */
/* Field member: elb_ms_csr::cfg_c2j_general.num_shift                     */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 13 */
#define ELB_MS_CSR_CFG_C2J_GENERAL_NUM_SHIFT_MSB 24
#define ELB_MS_CSR_CFG_C2J_GENERAL_NUM_SHIFT_LSB 18
#define ELB_MS_CSR_CFG_C2J_GENERAL_NUM_SHIFT_WIDTH 7
#define ELB_MS_CSR_CFG_C2J_GENERAL_NUM_SHIFT_READ_ACCESS 1
#define ELB_MS_CSR_CFG_C2J_GENERAL_NUM_SHIFT_WRITE_ACCESS 1
#define ELB_MS_CSR_CFG_C2J_GENERAL_NUM_SHIFT_RESET 0x00
#define ELB_MS_CSR_CFG_C2J_GENERAL_NUM_SHIFT_FIELD_MASK 0x01fc0000
#define ELB_MS_CSR_CFG_C2J_GENERAL_NUM_SHIFT_GET(x) \
   (((x) & 0x01fc0000) >> 18)
#define ELB_MS_CSR_CFG_C2J_GENERAL_NUM_SHIFT_SET(x) \
   (((x) << 18) & 0x01fc0000)
#define ELB_MS_CSR_CFG_C2J_GENERAL_NUM_SHIFT_MODIFY(r, x) \
   ((((x) << 18) & 0x01fc0000) | ((r) & 0xfe03ffff))
/* Field member: elb_ms_csr::cfg_c2j_general.reset_enable                  */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 13 */
#define ELB_MS_CSR_CFG_C2J_GENERAL_RESET_ENABLE_MSB 17
#define ELB_MS_CSR_CFG_C2J_GENERAL_RESET_ENABLE_LSB 17
#define ELB_MS_CSR_CFG_C2J_GENERAL_RESET_ENABLE_WIDTH 1
#define ELB_MS_CSR_CFG_C2J_GENERAL_RESET_ENABLE_READ_ACCESS 1
#define ELB_MS_CSR_CFG_C2J_GENERAL_RESET_ENABLE_WRITE_ACCESS 1
#define ELB_MS_CSR_CFG_C2J_GENERAL_RESET_ENABLE_RESET 0x0
#define ELB_MS_CSR_CFG_C2J_GENERAL_RESET_ENABLE_FIELD_MASK 0x00020000
#define ELB_MS_CSR_CFG_C2J_GENERAL_RESET_ENABLE_GET(x) \
   (((x) & 0x00020000) >> 17)
#define ELB_MS_CSR_CFG_C2J_GENERAL_RESET_ENABLE_SET(x) \
   (((x) << 17) & 0x00020000)
#define ELB_MS_CSR_CFG_C2J_GENERAL_RESET_ENABLE_MODIFY(r, x) \
   ((((x) << 17) & 0x00020000) | ((r) & 0xfffdffff))
/* Field member: elb_ms_csr::cfg_c2j_general.shift_enable                  */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 13 */
#define ELB_MS_CSR_CFG_C2J_GENERAL_SHIFT_ENABLE_MSB 16
#define ELB_MS_CSR_CFG_C2J_GENERAL_SHIFT_ENABLE_LSB 16
#define ELB_MS_CSR_CFG_C2J_GENERAL_SHIFT_ENABLE_WIDTH 1
#define ELB_MS_CSR_CFG_C2J_GENERAL_SHIFT_ENABLE_READ_ACCESS 1
#define ELB_MS_CSR_CFG_C2J_GENERAL_SHIFT_ENABLE_WRITE_ACCESS 1
#define ELB_MS_CSR_CFG_C2J_GENERAL_SHIFT_ENABLE_RESET 0x0
#define ELB_MS_CSR_CFG_C2J_GENERAL_SHIFT_ENABLE_FIELD_MASK 0x00010000
#define ELB_MS_CSR_CFG_C2J_GENERAL_SHIFT_ENABLE_GET(x) \
   (((x) & 0x00010000) >> 16)
#define ELB_MS_CSR_CFG_C2J_GENERAL_SHIFT_ENABLE_SET(x) \
   (((x) << 16) & 0x00010000)
#define ELB_MS_CSR_CFG_C2J_GENERAL_SHIFT_ENABLE_MODIFY(r, x) \
   ((((x) << 16) & 0x00010000) | ((r) & 0xfffeffff))
/* Field member: elb_ms_csr::cfg_c2j_general.clkdiv                        */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 13 */
#define ELB_MS_CSR_CFG_C2J_GENERAL_CLKDIV_MSB 15
#define ELB_MS_CSR_CFG_C2J_GENERAL_CLKDIV_LSB 0
#define ELB_MS_CSR_CFG_C2J_GENERAL_CLKDIV_WIDTH 16
#define ELB_MS_CSR_CFG_C2J_GENERAL_CLKDIV_READ_ACCESS 1
#define ELB_MS_CSR_CFG_C2J_GENERAL_CLKDIV_WRITE_ACCESS 1
#define ELB_MS_CSR_CFG_C2J_GENERAL_CLKDIV_RESET 0x0053
#define ELB_MS_CSR_CFG_C2J_GENERAL_CLKDIV_FIELD_MASK 0x0000ffff
#define ELB_MS_CSR_CFG_C2J_GENERAL_CLKDIV_GET(x) ((x) & 0x0000ffff)
#define ELB_MS_CSR_CFG_C2J_GENERAL_CLKDIV_SET(x) ((x) & 0x0000ffff)
#define ELB_MS_CSR_CFG_C2J_GENERAL_CLKDIV_MODIFY(r, x) \
   (((x) & 0x0000ffff) | ((r) & 0xffff0000))

/* Wide Register type: elb_ms_csr::cfg_c2j_tms                             */
/* Wide Register template: elb_ms_csr::cfg_c2j_tms                         */
/* Source filename: elba/design/ms/src/elb_ms.gcsr, line: 258              */
#define ELB_MS_CSR_CFG_C2J_TMS_SIZE 0x4
#define ELB_MS_CSR_CFG_C2J_TMS_BYTE_SIZE 0x10

/* Register type: elb_ms_csr::cfg_c2j_tms::cfg_c2j_tms_0_3                 */
/* Register template: elb_ms_csr::cfg_c2j_tms::cfg_c2j_tms_0_3             */
/* Source filename: elba/design/ms/src/elb_ms.gcsr, line: 258              */
/* Field member: elb_ms_csr::cfg_c2j_tms::cfg_c2j_tms_0_3.value_31_0       */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 13 */
#define ELB_MS_CSR_CFG_C2J_TMS_CFG_C2J_TMS_0_3_VALUE_31_0_MSB 31
#define ELB_MS_CSR_CFG_C2J_TMS_CFG_C2J_TMS_0_3_VALUE_31_0_LSB 0
#define ELB_MS_CSR_CFG_C2J_TMS_CFG_C2J_TMS_0_3_VALUE_31_0_WIDTH 32
#define ELB_MS_CSR_CFG_C2J_TMS_CFG_C2J_TMS_0_3_VALUE_31_0_READ_ACCESS 1
#define ELB_MS_CSR_CFG_C2J_TMS_CFG_C2J_TMS_0_3_VALUE_31_0_WRITE_ACCESS 1
#define ELB_MS_CSR_CFG_C2J_TMS_CFG_C2J_TMS_0_3_VALUE_31_0_RESET 0x00000000
#define ELB_MS_CSR_CFG_C2J_TMS_CFG_C2J_TMS_0_3_VALUE_31_0_FIELD_MASK 0xffffffff
#define ELB_MS_CSR_CFG_C2J_TMS_CFG_C2J_TMS_0_3_VALUE_31_0_GET(x) \
   ((x) & 0xffffffff)
#define ELB_MS_CSR_CFG_C2J_TMS_CFG_C2J_TMS_0_3_VALUE_31_0_SET(x) \
   ((x) & 0xffffffff)
#define ELB_MS_CSR_CFG_C2J_TMS_CFG_C2J_TMS_0_3_VALUE_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: elb_ms_csr::cfg_c2j_tms::cfg_c2j_tms_1_3                 */
/* Register template: elb_ms_csr::cfg_c2j_tms::cfg_c2j_tms_1_3             */
/* Source filename: elba/design/ms/src/elb_ms.gcsr, line: 258              */
/* Field member: elb_ms_csr::cfg_c2j_tms::cfg_c2j_tms_1_3.value_63_32      */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 13 */
#define ELB_MS_CSR_CFG_C2J_TMS_CFG_C2J_TMS_1_3_VALUE_63_32_MSB 31
#define ELB_MS_CSR_CFG_C2J_TMS_CFG_C2J_TMS_1_3_VALUE_63_32_LSB 0
#define ELB_MS_CSR_CFG_C2J_TMS_CFG_C2J_TMS_1_3_VALUE_63_32_WIDTH 32
#define ELB_MS_CSR_CFG_C2J_TMS_CFG_C2J_TMS_1_3_VALUE_63_32_READ_ACCESS 1
#define ELB_MS_CSR_CFG_C2J_TMS_CFG_C2J_TMS_1_3_VALUE_63_32_WRITE_ACCESS 1
#define ELB_MS_CSR_CFG_C2J_TMS_CFG_C2J_TMS_1_3_VALUE_63_32_RESET 0x00000000
#define ELB_MS_CSR_CFG_C2J_TMS_CFG_C2J_TMS_1_3_VALUE_63_32_FIELD_MASK 0xffffffff
#define ELB_MS_CSR_CFG_C2J_TMS_CFG_C2J_TMS_1_3_VALUE_63_32_GET(x) \
   ((x) & 0xffffffff)
#define ELB_MS_CSR_CFG_C2J_TMS_CFG_C2J_TMS_1_3_VALUE_63_32_SET(x) \
   ((x) & 0xffffffff)
#define ELB_MS_CSR_CFG_C2J_TMS_CFG_C2J_TMS_1_3_VALUE_63_32_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: elb_ms_csr::cfg_c2j_tms::cfg_c2j_tms_2_3                 */
/* Register template: elb_ms_csr::cfg_c2j_tms::cfg_c2j_tms_2_3             */
/* Source filename: elba/design/ms/src/elb_ms.gcsr, line: 258              */
/* Field member: elb_ms_csr::cfg_c2j_tms::cfg_c2j_tms_2_3.value_95_64      */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 13 */
#define ELB_MS_CSR_CFG_C2J_TMS_CFG_C2J_TMS_2_3_VALUE_95_64_MSB 31
#define ELB_MS_CSR_CFG_C2J_TMS_CFG_C2J_TMS_2_3_VALUE_95_64_LSB 0
#define ELB_MS_CSR_CFG_C2J_TMS_CFG_C2J_TMS_2_3_VALUE_95_64_WIDTH 32
#define ELB_MS_CSR_CFG_C2J_TMS_CFG_C2J_TMS_2_3_VALUE_95_64_READ_ACCESS 1
#define ELB_MS_CSR_CFG_C2J_TMS_CFG_C2J_TMS_2_3_VALUE_95_64_WRITE_ACCESS 1
#define ELB_MS_CSR_CFG_C2J_TMS_CFG_C2J_TMS_2_3_VALUE_95_64_RESET 0x00000000
#define ELB_MS_CSR_CFG_C2J_TMS_CFG_C2J_TMS_2_3_VALUE_95_64_FIELD_MASK 0xffffffff
#define ELB_MS_CSR_CFG_C2J_TMS_CFG_C2J_TMS_2_3_VALUE_95_64_GET(x) \
   ((x) & 0xffffffff)
#define ELB_MS_CSR_CFG_C2J_TMS_CFG_C2J_TMS_2_3_VALUE_95_64_SET(x) \
   ((x) & 0xffffffff)
#define ELB_MS_CSR_CFG_C2J_TMS_CFG_C2J_TMS_2_3_VALUE_95_64_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Wide Register type: elb_ms_csr::cfg_c2j_tdi                             */
/* Wide Register template: elb_ms_csr::cfg_c2j_tdi                         */
/* Source filename: elba/design/ms/src/elb_ms.gcsr, line: 266              */
#define ELB_MS_CSR_CFG_C2J_TDI_SIZE 0x4
#define ELB_MS_CSR_CFG_C2J_TDI_BYTE_SIZE 0x10

/* Register type: elb_ms_csr::cfg_c2j_tdi::cfg_c2j_tdi_0_3                 */
/* Register template: elb_ms_csr::cfg_c2j_tdi::cfg_c2j_tdi_0_3             */
/* Source filename: elba/design/ms/src/elb_ms.gcsr, line: 266              */
/* Field member: elb_ms_csr::cfg_c2j_tdi::cfg_c2j_tdi_0_3.value_31_0       */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 13 */
#define ELB_MS_CSR_CFG_C2J_TDI_CFG_C2J_TDI_0_3_VALUE_31_0_MSB 31
#define ELB_MS_CSR_CFG_C2J_TDI_CFG_C2J_TDI_0_3_VALUE_31_0_LSB 0
#define ELB_MS_CSR_CFG_C2J_TDI_CFG_C2J_TDI_0_3_VALUE_31_0_WIDTH 32
#define ELB_MS_CSR_CFG_C2J_TDI_CFG_C2J_TDI_0_3_VALUE_31_0_READ_ACCESS 1
#define ELB_MS_CSR_CFG_C2J_TDI_CFG_C2J_TDI_0_3_VALUE_31_0_WRITE_ACCESS 1
#define ELB_MS_CSR_CFG_C2J_TDI_CFG_C2J_TDI_0_3_VALUE_31_0_RESET 0x00000000
#define ELB_MS_CSR_CFG_C2J_TDI_CFG_C2J_TDI_0_3_VALUE_31_0_FIELD_MASK 0xffffffff
#define ELB_MS_CSR_CFG_C2J_TDI_CFG_C2J_TDI_0_3_VALUE_31_0_GET(x) \
   ((x) & 0xffffffff)
#define ELB_MS_CSR_CFG_C2J_TDI_CFG_C2J_TDI_0_3_VALUE_31_0_SET(x) \
   ((x) & 0xffffffff)
#define ELB_MS_CSR_CFG_C2J_TDI_CFG_C2J_TDI_0_3_VALUE_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: elb_ms_csr::cfg_c2j_tdi::cfg_c2j_tdi_1_3                 */
/* Register template: elb_ms_csr::cfg_c2j_tdi::cfg_c2j_tdi_1_3             */
/* Source filename: elba/design/ms/src/elb_ms.gcsr, line: 266              */
/* Field member: elb_ms_csr::cfg_c2j_tdi::cfg_c2j_tdi_1_3.value_63_32      */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 13 */
#define ELB_MS_CSR_CFG_C2J_TDI_CFG_C2J_TDI_1_3_VALUE_63_32_MSB 31
#define ELB_MS_CSR_CFG_C2J_TDI_CFG_C2J_TDI_1_3_VALUE_63_32_LSB 0
#define ELB_MS_CSR_CFG_C2J_TDI_CFG_C2J_TDI_1_3_VALUE_63_32_WIDTH 32
#define ELB_MS_CSR_CFG_C2J_TDI_CFG_C2J_TDI_1_3_VALUE_63_32_READ_ACCESS 1
#define ELB_MS_CSR_CFG_C2J_TDI_CFG_C2J_TDI_1_3_VALUE_63_32_WRITE_ACCESS 1
#define ELB_MS_CSR_CFG_C2J_TDI_CFG_C2J_TDI_1_3_VALUE_63_32_RESET 0x00000000
#define ELB_MS_CSR_CFG_C2J_TDI_CFG_C2J_TDI_1_3_VALUE_63_32_FIELD_MASK 0xffffffff
#define ELB_MS_CSR_CFG_C2J_TDI_CFG_C2J_TDI_1_3_VALUE_63_32_GET(x) \
   ((x) & 0xffffffff)
#define ELB_MS_CSR_CFG_C2J_TDI_CFG_C2J_TDI_1_3_VALUE_63_32_SET(x) \
   ((x) & 0xffffffff)
#define ELB_MS_CSR_CFG_C2J_TDI_CFG_C2J_TDI_1_3_VALUE_63_32_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: elb_ms_csr::cfg_c2j_tdi::cfg_c2j_tdi_2_3                 */
/* Register template: elb_ms_csr::cfg_c2j_tdi::cfg_c2j_tdi_2_3             */
/* Source filename: elba/design/ms/src/elb_ms.gcsr, line: 266              */
/* Field member: elb_ms_csr::cfg_c2j_tdi::cfg_c2j_tdi_2_3.value_95_64      */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 13 */
#define ELB_MS_CSR_CFG_C2J_TDI_CFG_C2J_TDI_2_3_VALUE_95_64_MSB 31
#define ELB_MS_CSR_CFG_C2J_TDI_CFG_C2J_TDI_2_3_VALUE_95_64_LSB 0
#define ELB_MS_CSR_CFG_C2J_TDI_CFG_C2J_TDI_2_3_VALUE_95_64_WIDTH 32
#define ELB_MS_CSR_CFG_C2J_TDI_CFG_C2J_TDI_2_3_VALUE_95_64_READ_ACCESS 1
#define ELB_MS_CSR_CFG_C2J_TDI_CFG_C2J_TDI_2_3_VALUE_95_64_WRITE_ACCESS 1
#define ELB_MS_CSR_CFG_C2J_TDI_CFG_C2J_TDI_2_3_VALUE_95_64_RESET 0x00000000
#define ELB_MS_CSR_CFG_C2J_TDI_CFG_C2J_TDI_2_3_VALUE_95_64_FIELD_MASK 0xffffffff
#define ELB_MS_CSR_CFG_C2J_TDI_CFG_C2J_TDI_2_3_VALUE_95_64_GET(x) \
   ((x) & 0xffffffff)
#define ELB_MS_CSR_CFG_C2J_TDI_CFG_C2J_TDI_2_3_VALUE_95_64_SET(x) \
   ((x) & 0xffffffff)
#define ELB_MS_CSR_CFG_C2J_TDI_CFG_C2J_TDI_2_3_VALUE_95_64_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Wide Register type: elb_ms_csr::sta_c2j_status                          */
/* Wide Register template: elb_ms_csr::sta_c2j_status                      */
/* Source filename: elba/design/ms/src/elb_ms.gcsr, line: 274              */
#define ELB_MS_CSR_STA_C2J_STATUS_SIZE 0x4
#define ELB_MS_CSR_STA_C2J_STATUS_BYTE_SIZE 0x10

/* Register type: elb_ms_csr::sta_c2j_status::sta_c2j_status_0_3           */
/* Register template: elb_ms_csr::sta_c2j_status::sta_c2j_status_0_3       */
/* Source filename: elba/design/ms/src/elb_ms.gcsr, line: 274              */
/* Field member: elb_ms_csr::sta_c2j_status::sta_c2j_status_0_3.data_29_0  */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 74 */
#define ELB_MS_CSR_STA_C2J_STATUS_STA_C2J_STATUS_0_3_DATA_29_0_MSB 31
#define ELB_MS_CSR_STA_C2J_STATUS_STA_C2J_STATUS_0_3_DATA_29_0_LSB 2
#define ELB_MS_CSR_STA_C2J_STATUS_STA_C2J_STATUS_0_3_DATA_29_0_WIDTH 30
#define ELB_MS_CSR_STA_C2J_STATUS_STA_C2J_STATUS_0_3_DATA_29_0_READ_ACCESS 1
#define ELB_MS_CSR_STA_C2J_STATUS_STA_C2J_STATUS_0_3_DATA_29_0_WRITE_ACCESS 0
#define ELB_MS_CSR_STA_C2J_STATUS_STA_C2J_STATUS_0_3_DATA_29_0_FIELD_MASK 0xfffffffc
#define ELB_MS_CSR_STA_C2J_STATUS_STA_C2J_STATUS_0_3_DATA_29_0_GET(x) \
   (((x) & 0xfffffffc) >> 2)
#define ELB_MS_CSR_STA_C2J_STATUS_STA_C2J_STATUS_0_3_DATA_29_0_SET(x) \
   (((x) << 2) & 0xfffffffc)
#define ELB_MS_CSR_STA_C2J_STATUS_STA_C2J_STATUS_0_3_DATA_29_0_MODIFY(r, x) \
   ((((x) << 2) & 0xfffffffc) | ((r) & 0x00000003))
/* Field member: elb_ms_csr::sta_c2j_status::sta_c2j_status_0_3.reset_done */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 74 */
#define ELB_MS_CSR_STA_C2J_STATUS_STA_C2J_STATUS_0_3_RESET_DONE_MSB 1
#define ELB_MS_CSR_STA_C2J_STATUS_STA_C2J_STATUS_0_3_RESET_DONE_LSB 1
#define ELB_MS_CSR_STA_C2J_STATUS_STA_C2J_STATUS_0_3_RESET_DONE_WIDTH 1
#define ELB_MS_CSR_STA_C2J_STATUS_STA_C2J_STATUS_0_3_RESET_DONE_READ_ACCESS 1
#define ELB_MS_CSR_STA_C2J_STATUS_STA_C2J_STATUS_0_3_RESET_DONE_WRITE_ACCESS 0
#define ELB_MS_CSR_STA_C2J_STATUS_STA_C2J_STATUS_0_3_RESET_DONE_FIELD_MASK 0x00000002
#define ELB_MS_CSR_STA_C2J_STATUS_STA_C2J_STATUS_0_3_RESET_DONE_GET(x) \
   (((x) & 0x00000002) >> 1)
#define ELB_MS_CSR_STA_C2J_STATUS_STA_C2J_STATUS_0_3_RESET_DONE_SET(x) \
   (((x) << 1) & 0x00000002)
#define ELB_MS_CSR_STA_C2J_STATUS_STA_C2J_STATUS_0_3_RESET_DONE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: elb_ms_csr::sta_c2j_status::sta_c2j_status_0_3.shift_done */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 74 */
#define ELB_MS_CSR_STA_C2J_STATUS_STA_C2J_STATUS_0_3_SHIFT_DONE_MSB 0
#define ELB_MS_CSR_STA_C2J_STATUS_STA_C2J_STATUS_0_3_SHIFT_DONE_LSB 0
#define ELB_MS_CSR_STA_C2J_STATUS_STA_C2J_STATUS_0_3_SHIFT_DONE_WIDTH 1
#define ELB_MS_CSR_STA_C2J_STATUS_STA_C2J_STATUS_0_3_SHIFT_DONE_READ_ACCESS 1
#define ELB_MS_CSR_STA_C2J_STATUS_STA_C2J_STATUS_0_3_SHIFT_DONE_WRITE_ACCESS 0
#define ELB_MS_CSR_STA_C2J_STATUS_STA_C2J_STATUS_0_3_SHIFT_DONE_FIELD_MASK 0x00000001
#define ELB_MS_CSR_STA_C2J_STATUS_STA_C2J_STATUS_0_3_SHIFT_DONE_GET(x) \
   ((x) & 0x00000001)
#define ELB_MS_CSR_STA_C2J_STATUS_STA_C2J_STATUS_0_3_SHIFT_DONE_SET(x) \
   ((x) & 0x00000001)
#define ELB_MS_CSR_STA_C2J_STATUS_STA_C2J_STATUS_0_3_SHIFT_DONE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: elb_ms_csr::sta_c2j_status::sta_c2j_status_1_3           */
/* Register template: elb_ms_csr::sta_c2j_status::sta_c2j_status_1_3       */
/* Source filename: elba/design/ms/src/elb_ms.gcsr, line: 274              */
/* Field member: elb_ms_csr::sta_c2j_status::sta_c2j_status_1_3.data_61_30 */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 74 */
#define ELB_MS_CSR_STA_C2J_STATUS_STA_C2J_STATUS_1_3_DATA_61_30_MSB 31
#define ELB_MS_CSR_STA_C2J_STATUS_STA_C2J_STATUS_1_3_DATA_61_30_LSB 0
#define ELB_MS_CSR_STA_C2J_STATUS_STA_C2J_STATUS_1_3_DATA_61_30_WIDTH 32
#define ELB_MS_CSR_STA_C2J_STATUS_STA_C2J_STATUS_1_3_DATA_61_30_READ_ACCESS 1
#define ELB_MS_CSR_STA_C2J_STATUS_STA_C2J_STATUS_1_3_DATA_61_30_WRITE_ACCESS 0
#define ELB_MS_CSR_STA_C2J_STATUS_STA_C2J_STATUS_1_3_DATA_61_30_FIELD_MASK 0xffffffff
#define ELB_MS_CSR_STA_C2J_STATUS_STA_C2J_STATUS_1_3_DATA_61_30_GET(x) \
   ((x) & 0xffffffff)
#define ELB_MS_CSR_STA_C2J_STATUS_STA_C2J_STATUS_1_3_DATA_61_30_SET(x) \
   ((x) & 0xffffffff)
#define ELB_MS_CSR_STA_C2J_STATUS_STA_C2J_STATUS_1_3_DATA_61_30_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: elb_ms_csr::sta_c2j_status::sta_c2j_status_2_3           */
/* Register template: elb_ms_csr::sta_c2j_status::sta_c2j_status_2_3       */
/* Source filename: elba/design/ms/src/elb_ms.gcsr, line: 274              */
/* Field member: elb_ms_csr::sta_c2j_status::sta_c2j_status_2_3.data_63_62 */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 74 */
#define ELB_MS_CSR_STA_C2J_STATUS_STA_C2J_STATUS_2_3_DATA_63_62_MSB 1
#define ELB_MS_CSR_STA_C2J_STATUS_STA_C2J_STATUS_2_3_DATA_63_62_LSB 0
#define ELB_MS_CSR_STA_C2J_STATUS_STA_C2J_STATUS_2_3_DATA_63_62_WIDTH 2
#define ELB_MS_CSR_STA_C2J_STATUS_STA_C2J_STATUS_2_3_DATA_63_62_READ_ACCESS 1
#define ELB_MS_CSR_STA_C2J_STATUS_STA_C2J_STATUS_2_3_DATA_63_62_WRITE_ACCESS 0
#define ELB_MS_CSR_STA_C2J_STATUS_STA_C2J_STATUS_2_3_DATA_63_62_FIELD_MASK 0x00000003
#define ELB_MS_CSR_STA_C2J_STATUS_STA_C2J_STATUS_2_3_DATA_63_62_GET(x) \
   ((x) & 0x00000003)
#define ELB_MS_CSR_STA_C2J_STATUS_STA_C2J_STATUS_2_3_DATA_63_62_SET(x) \
   ((x) & 0x00000003)
#define ELB_MS_CSR_STA_C2J_STATUS_STA_C2J_STATUS_2_3_DATA_63_62_MODIFY(r, x) \
   (((x) & 0x00000003) | ((r) & 0xfffffffc))

/* Register type: elb_ms_csr::sta_tap_chipid                               */
/* Register template: elb_ms_csr::sta_tap_chipid                           */
/* Source filename: elba/design/ms/src/elb_ms.gcsr, line: 283              */
/* Field member: elb_ms_csr::sta_tap_chipid.value                          */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 74 */
#define ELB_MS_CSR_STA_TAP_CHIPID_VALUE_MSB 31
#define ELB_MS_CSR_STA_TAP_CHIPID_VALUE_LSB 0
#define ELB_MS_CSR_STA_TAP_CHIPID_VALUE_WIDTH 32
#define ELB_MS_CSR_STA_TAP_CHIPID_VALUE_READ_ACCESS 1
#define ELB_MS_CSR_STA_TAP_CHIPID_VALUE_WRITE_ACCESS 0
#define ELB_MS_CSR_STA_TAP_CHIPID_VALUE_FIELD_MASK 0xffffffff
#define ELB_MS_CSR_STA_TAP_CHIPID_VALUE_GET(x) ((x) & 0xffffffff)
#define ELB_MS_CSR_STA_TAP_CHIPID_VALUE_SET(x) ((x) & 0xffffffff)
#define ELB_MS_CSR_STA_TAP_CHIPID_VALUE_MODIFY(r, x) ((x) & 0xffffffff)

/* Register type: elb_ms_csr::cfg_socket                                   */
/* Register template: elb_ms_csr::cfg_socket                               */
/* Source filename: elba/design/ms/src/elb_ms.gcsr, line: 288              */
/* Field member: elb_ms_csr::cfg_socket.stall_on_same_id_prp               */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 13 */
#define ELB_MS_CSR_CFG_SOCKET_STALL_ON_SAME_ID_PRP_MSB 0
#define ELB_MS_CSR_CFG_SOCKET_STALL_ON_SAME_ID_PRP_LSB 0
#define ELB_MS_CSR_CFG_SOCKET_STALL_ON_SAME_ID_PRP_WIDTH 1
#define ELB_MS_CSR_CFG_SOCKET_STALL_ON_SAME_ID_PRP_READ_ACCESS 1
#define ELB_MS_CSR_CFG_SOCKET_STALL_ON_SAME_ID_PRP_WRITE_ACCESS 1
#define ELB_MS_CSR_CFG_SOCKET_STALL_ON_SAME_ID_PRP_RESET 0x0
#define ELB_MS_CSR_CFG_SOCKET_STALL_ON_SAME_ID_PRP_FIELD_MASK 0x00000001
#define ELB_MS_CSR_CFG_SOCKET_STALL_ON_SAME_ID_PRP_GET(x) ((x) & 0x00000001)
#define ELB_MS_CSR_CFG_SOCKET_STALL_ON_SAME_ID_PRP_SET(x) ((x) & 0x00000001)
#define ELB_MS_CSR_CFG_SOCKET_STALL_ON_SAME_ID_PRP_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: elb_ms_csr::cfg_sid2uid                                  */
/* Register template: elb_ms_csr::cfg_sid2uid                              */
/* Source filename: elba/design/ms/src/elb_ms.gcsr, line: 295              */
/* Field member: elb_ms_csr::cfg_sid2uid.wr_stall_en                       */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 13 */
#define ELB_MS_CSR_CFG_SID2UID_WR_STALL_EN_MSB 26
#define ELB_MS_CSR_CFG_SID2UID_WR_STALL_EN_LSB 24
#define ELB_MS_CSR_CFG_SID2UID_WR_STALL_EN_WIDTH 3
#define ELB_MS_CSR_CFG_SID2UID_WR_STALL_EN_READ_ACCESS 1
#define ELB_MS_CSR_CFG_SID2UID_WR_STALL_EN_WRITE_ACCESS 1
#define ELB_MS_CSR_CFG_SID2UID_WR_STALL_EN_RESET 0x7
#define ELB_MS_CSR_CFG_SID2UID_WR_STALL_EN_FIELD_MASK 0x07000000
#define ELB_MS_CSR_CFG_SID2UID_WR_STALL_EN_GET(x) (((x) & 0x07000000) >> 24)
#define ELB_MS_CSR_CFG_SID2UID_WR_STALL_EN_SET(x) \
   (((x) << 24) & 0x07000000)
#define ELB_MS_CSR_CFG_SID2UID_WR_STALL_EN_MODIFY(r, x) \
   ((((x) << 24) & 0x07000000) | ((r) & 0xf8ffffff))
/* Field member: elb_ms_csr::cfg_sid2uid.rd_stall_en                       */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 13 */
#define ELB_MS_CSR_CFG_SID2UID_RD_STALL_EN_MSB 23
#define ELB_MS_CSR_CFG_SID2UID_RD_STALL_EN_LSB 21
#define ELB_MS_CSR_CFG_SID2UID_RD_STALL_EN_WIDTH 3
#define ELB_MS_CSR_CFG_SID2UID_RD_STALL_EN_READ_ACCESS 1
#define ELB_MS_CSR_CFG_SID2UID_RD_STALL_EN_WRITE_ACCESS 1
#define ELB_MS_CSR_CFG_SID2UID_RD_STALL_EN_RESET 0x7
#define ELB_MS_CSR_CFG_SID2UID_RD_STALL_EN_FIELD_MASK 0x00e00000
#define ELB_MS_CSR_CFG_SID2UID_RD_STALL_EN_GET(x) (((x) & 0x00e00000) >> 21)
#define ELB_MS_CSR_CFG_SID2UID_RD_STALL_EN_SET(x) \
   (((x) << 21) & 0x00e00000)
#define ELB_MS_CSR_CFG_SID2UID_RD_STALL_EN_MODIFY(r, x) \
   ((((x) << 21) & 0x00e00000) | ((r) & 0xff1fffff))
/* Field member: elb_ms_csr::cfg_sid2uid.bist_run                          */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 13 */
#define ELB_MS_CSR_CFG_SID2UID_BIST_RUN_MSB 20
#define ELB_MS_CSR_CFG_SID2UID_BIST_RUN_LSB 20
#define ELB_MS_CSR_CFG_SID2UID_BIST_RUN_WIDTH 1
#define ELB_MS_CSR_CFG_SID2UID_BIST_RUN_READ_ACCESS 1
#define ELB_MS_CSR_CFG_SID2UID_BIST_RUN_WRITE_ACCESS 1
#define ELB_MS_CSR_CFG_SID2UID_BIST_RUN_RESET 0x0
#define ELB_MS_CSR_CFG_SID2UID_BIST_RUN_FIELD_MASK 0x00100000
#define ELB_MS_CSR_CFG_SID2UID_BIST_RUN_GET(x) (((x) & 0x00100000) >> 20)
#define ELB_MS_CSR_CFG_SID2UID_BIST_RUN_SET(x) (((x) << 20) & 0x00100000)
#define ELB_MS_CSR_CFG_SID2UID_BIST_RUN_MODIFY(r, x) \
   ((((x) << 20) & 0x00100000) | ((r) & 0xffefffff))
/* Field member: elb_ms_csr::cfg_sid2uid.passthrough                       */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 13 */
#define ELB_MS_CSR_CFG_SID2UID_PASSTHROUGH_MSB 19
#define ELB_MS_CSR_CFG_SID2UID_PASSTHROUGH_LSB 19
#define ELB_MS_CSR_CFG_SID2UID_PASSTHROUGH_WIDTH 1
#define ELB_MS_CSR_CFG_SID2UID_PASSTHROUGH_READ_ACCESS 1
#define ELB_MS_CSR_CFG_SID2UID_PASSTHROUGH_WRITE_ACCESS 1
#define ELB_MS_CSR_CFG_SID2UID_PASSTHROUGH_RESET 0x0
#define ELB_MS_CSR_CFG_SID2UID_PASSTHROUGH_FIELD_MASK 0x00080000
#define ELB_MS_CSR_CFG_SID2UID_PASSTHROUGH_GET(x) (((x) & 0x00080000) >> 19)
#define ELB_MS_CSR_CFG_SID2UID_PASSTHROUGH_SET(x) \
   (((x) << 19) & 0x00080000)
#define ELB_MS_CSR_CFG_SID2UID_PASSTHROUGH_MODIFY(r, x) \
   ((((x) << 19) & 0x00080000) | ((r) & 0xfff7ffff))
/* Field member: elb_ms_csr::cfg_sid2uid.leg_takes_same_id                 */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 13 */
#define ELB_MS_CSR_CFG_SID2UID_LEG_TAKES_SAME_ID_MSB 18
#define ELB_MS_CSR_CFG_SID2UID_LEG_TAKES_SAME_ID_LSB 11
#define ELB_MS_CSR_CFG_SID2UID_LEG_TAKES_SAME_ID_WIDTH 8
#define ELB_MS_CSR_CFG_SID2UID_LEG_TAKES_SAME_ID_READ_ACCESS 1
#define ELB_MS_CSR_CFG_SID2UID_LEG_TAKES_SAME_ID_WRITE_ACCESS 1
#define ELB_MS_CSR_CFG_SID2UID_LEG_TAKES_SAME_ID_RESET 0xa0
#define ELB_MS_CSR_CFG_SID2UID_LEG_TAKES_SAME_ID_FIELD_MASK 0x0007f800
#define ELB_MS_CSR_CFG_SID2UID_LEG_TAKES_SAME_ID_GET(x) \
   (((x) & 0x0007f800) >> 11)
#define ELB_MS_CSR_CFG_SID2UID_LEG_TAKES_SAME_ID_SET(x) \
   (((x) << 11) & 0x0007f800)
#define ELB_MS_CSR_CFG_SID2UID_LEG_TAKES_SAME_ID_MODIFY(r, x) \
   ((((x) << 11) & 0x0007f800) | ((r) & 0xfff807ff))
/* Field member: elb_ms_csr::cfg_sid2uid.leg_same_id_grp                   */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 13 */
#define ELB_MS_CSR_CFG_SID2UID_LEG_SAME_ID_GRP_MSB 10
#define ELB_MS_CSR_CFG_SID2UID_LEG_SAME_ID_GRP_LSB 3
#define ELB_MS_CSR_CFG_SID2UID_LEG_SAME_ID_GRP_WIDTH 8
#define ELB_MS_CSR_CFG_SID2UID_LEG_SAME_ID_GRP_READ_ACCESS 1
#define ELB_MS_CSR_CFG_SID2UID_LEG_SAME_ID_GRP_WRITE_ACCESS 1
#define ELB_MS_CSR_CFG_SID2UID_LEG_SAME_ID_GRP_RESET 0x00
#define ELB_MS_CSR_CFG_SID2UID_LEG_SAME_ID_GRP_FIELD_MASK 0x000007f8
#define ELB_MS_CSR_CFG_SID2UID_LEG_SAME_ID_GRP_GET(x) \
   (((x) & 0x000007f8) >> 3)
#define ELB_MS_CSR_CFG_SID2UID_LEG_SAME_ID_GRP_SET(x) \
   (((x) << 3) & 0x000007f8)
#define ELB_MS_CSR_CFG_SID2UID_LEG_SAME_ID_GRP_MODIFY(r, x) \
   ((((x) << 3) & 0x000007f8) | ((r) & 0xfffff807))
/* Field member: elb_ms_csr::cfg_sid2uid.leg_prp                           */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 13 */
#define ELB_MS_CSR_CFG_SID2UID_LEG_PRP_MSB 2
#define ELB_MS_CSR_CFG_SID2UID_LEG_PRP_LSB 0
#define ELB_MS_CSR_CFG_SID2UID_LEG_PRP_WIDTH 3
#define ELB_MS_CSR_CFG_SID2UID_LEG_PRP_READ_ACCESS 1
#define ELB_MS_CSR_CFG_SID2UID_LEG_PRP_WRITE_ACCESS 1
#define ELB_MS_CSR_CFG_SID2UID_LEG_PRP_RESET 0x1
#define ELB_MS_CSR_CFG_SID2UID_LEG_PRP_FIELD_MASK 0x00000007
#define ELB_MS_CSR_CFG_SID2UID_LEG_PRP_GET(x) ((x) & 0x00000007)
#define ELB_MS_CSR_CFG_SID2UID_LEG_PRP_SET(x) ((x) & 0x00000007)
#define ELB_MS_CSR_CFG_SID2UID_LEG_PRP_MODIFY(r, x) \
   (((x) & 0x00000007) | ((r) & 0xfffffff8))

/* Register type: elb_ms_csr::sta_sid2uid                                  */
/* Register template: elb_ms_csr::sta_sid2uid                              */
/* Source filename: elba/design/ms/src/elb_ms.gcsr, line: 309              */
/* Field member: elb_ms_csr::sta_sid2uid.bist_done_fail                    */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 74 */
#define ELB_MS_CSR_STA_SID2UID_BIST_DONE_FAIL_MSB 1
#define ELB_MS_CSR_STA_SID2UID_BIST_DONE_FAIL_LSB 1
#define ELB_MS_CSR_STA_SID2UID_BIST_DONE_FAIL_WIDTH 1
#define ELB_MS_CSR_STA_SID2UID_BIST_DONE_FAIL_READ_ACCESS 1
#define ELB_MS_CSR_STA_SID2UID_BIST_DONE_FAIL_WRITE_ACCESS 0
#define ELB_MS_CSR_STA_SID2UID_BIST_DONE_FAIL_FIELD_MASK 0x00000002
#define ELB_MS_CSR_STA_SID2UID_BIST_DONE_FAIL_GET(x) \
   (((x) & 0x00000002) >> 1)
#define ELB_MS_CSR_STA_SID2UID_BIST_DONE_FAIL_SET(x) \
   (((x) << 1) & 0x00000002)
#define ELB_MS_CSR_STA_SID2UID_BIST_DONE_FAIL_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: elb_ms_csr::sta_sid2uid.bist_done_pass                    */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 74 */
#define ELB_MS_CSR_STA_SID2UID_BIST_DONE_PASS_MSB 0
#define ELB_MS_CSR_STA_SID2UID_BIST_DONE_PASS_LSB 0
#define ELB_MS_CSR_STA_SID2UID_BIST_DONE_PASS_WIDTH 1
#define ELB_MS_CSR_STA_SID2UID_BIST_DONE_PASS_READ_ACCESS 1
#define ELB_MS_CSR_STA_SID2UID_BIST_DONE_PASS_WRITE_ACCESS 0
#define ELB_MS_CSR_STA_SID2UID_BIST_DONE_PASS_FIELD_MASK 0x00000001
#define ELB_MS_CSR_STA_SID2UID_BIST_DONE_PASS_GET(x) ((x) & 0x00000001)
#define ELB_MS_CSR_STA_SID2UID_BIST_DONE_PASS_SET(x) ((x) & 0x00000001)
#define ELB_MS_CSR_STA_SID2UID_BIST_DONE_PASS_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Wide Register type: elb_ms_csr::sta_sid2uid_pending                     */
/* Wide Register template: elb_ms_csr::sta_sid2uid_pending                 */
/* Source filename: elba/design/ms/src/elb_ms.gcsr, line: 317              */
#define ELB_MS_CSR_STA_SID2UID_PENDING_SIZE 0x4
#define ELB_MS_CSR_STA_SID2UID_PENDING_BYTE_SIZE 0x10

/* Register type: elb_ms_csr::sta_sid2uid_pending::sta_sid2uid_pending_0_3 */
/* Register template: elb_ms_csr::sta_sid2uid_pending::sta_sid2uid_pending_0_3 */
/* Source filename: elba/design/ms/src/elb_ms.gcsr, line: 317              */
/* Field member: elb_ms_csr::sta_sid2uid_pending::sta_sid2uid_pending_0_3.r_nprp_urids */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 74 */
#define ELB_MS_CSR_STA_SID2UID_PENDING_STA_SID2UID_PENDING_0_3_R_NPRP_URIDS_MSB 31
#define ELB_MS_CSR_STA_SID2UID_PENDING_STA_SID2UID_PENDING_0_3_R_NPRP_URIDS_LSB 16
#define ELB_MS_CSR_STA_SID2UID_PENDING_STA_SID2UID_PENDING_0_3_R_NPRP_URIDS_WIDTH 16
#define ELB_MS_CSR_STA_SID2UID_PENDING_STA_SID2UID_PENDING_0_3_R_NPRP_URIDS_READ_ACCESS 1
#define ELB_MS_CSR_STA_SID2UID_PENDING_STA_SID2UID_PENDING_0_3_R_NPRP_URIDS_WRITE_ACCESS 0
#define ELB_MS_CSR_STA_SID2UID_PENDING_STA_SID2UID_PENDING_0_3_R_NPRP_URIDS_FIELD_MASK 0xffff0000
#define ELB_MS_CSR_STA_SID2UID_PENDING_STA_SID2UID_PENDING_0_3_R_NPRP_URIDS_GET(x) \
   (((x) & 0xffff0000) >> 16)
#define ELB_MS_CSR_STA_SID2UID_PENDING_STA_SID2UID_PENDING_0_3_R_NPRP_URIDS_SET(x) \
   (((x) << 16) & 0xffff0000)
#define ELB_MS_CSR_STA_SID2UID_PENDING_STA_SID2UID_PENDING_0_3_R_NPRP_URIDS_MODIFY(r, x) \
   ((((x) << 16) & 0xffff0000) | ((r) & 0x0000ffff))
/* Field member: elb_ms_csr::sta_sid2uid_pending::sta_sid2uid_pending_0_3.r_nprp_srids */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 74 */
#define ELB_MS_CSR_STA_SID2UID_PENDING_STA_SID2UID_PENDING_0_3_R_NPRP_SRIDS_MSB 15
#define ELB_MS_CSR_STA_SID2UID_PENDING_STA_SID2UID_PENDING_0_3_R_NPRP_SRIDS_LSB 0
#define ELB_MS_CSR_STA_SID2UID_PENDING_STA_SID2UID_PENDING_0_3_R_NPRP_SRIDS_WIDTH 16
#define ELB_MS_CSR_STA_SID2UID_PENDING_STA_SID2UID_PENDING_0_3_R_NPRP_SRIDS_READ_ACCESS 1
#define ELB_MS_CSR_STA_SID2UID_PENDING_STA_SID2UID_PENDING_0_3_R_NPRP_SRIDS_WRITE_ACCESS 0
#define ELB_MS_CSR_STA_SID2UID_PENDING_STA_SID2UID_PENDING_0_3_R_NPRP_SRIDS_FIELD_MASK 0x0000ffff
#define ELB_MS_CSR_STA_SID2UID_PENDING_STA_SID2UID_PENDING_0_3_R_NPRP_SRIDS_GET(x) \
   ((x) & 0x0000ffff)
#define ELB_MS_CSR_STA_SID2UID_PENDING_STA_SID2UID_PENDING_0_3_R_NPRP_SRIDS_SET(x) \
   ((x) & 0x0000ffff)
#define ELB_MS_CSR_STA_SID2UID_PENDING_STA_SID2UID_PENDING_0_3_R_NPRP_SRIDS_MODIFY(r, x) \
   (((x) & 0x0000ffff) | ((r) & 0xffff0000))

/* Register type: elb_ms_csr::sta_sid2uid_pending::sta_sid2uid_pending_1_3 */
/* Register template: elb_ms_csr::sta_sid2uid_pending::sta_sid2uid_pending_1_3 */
/* Source filename: elba/design/ms/src/elb_ms.gcsr, line: 317              */
/* Field member: elb_ms_csr::sta_sid2uid_pending::sta_sid2uid_pending_1_3.w_nprp_srids */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 74 */
#define ELB_MS_CSR_STA_SID2UID_PENDING_STA_SID2UID_PENDING_1_3_W_NPRP_SRIDS_MSB 31
#define ELB_MS_CSR_STA_SID2UID_PENDING_STA_SID2UID_PENDING_1_3_W_NPRP_SRIDS_LSB 16
#define ELB_MS_CSR_STA_SID2UID_PENDING_STA_SID2UID_PENDING_1_3_W_NPRP_SRIDS_WIDTH 16
#define ELB_MS_CSR_STA_SID2UID_PENDING_STA_SID2UID_PENDING_1_3_W_NPRP_SRIDS_READ_ACCESS 1
#define ELB_MS_CSR_STA_SID2UID_PENDING_STA_SID2UID_PENDING_1_3_W_NPRP_SRIDS_WRITE_ACCESS 0
#define ELB_MS_CSR_STA_SID2UID_PENDING_STA_SID2UID_PENDING_1_3_W_NPRP_SRIDS_FIELD_MASK 0xffff0000
#define ELB_MS_CSR_STA_SID2UID_PENDING_STA_SID2UID_PENDING_1_3_W_NPRP_SRIDS_GET(x) \
   (((x) & 0xffff0000) >> 16)
#define ELB_MS_CSR_STA_SID2UID_PENDING_STA_SID2UID_PENDING_1_3_W_NPRP_SRIDS_SET(x) \
   (((x) << 16) & 0xffff0000)
#define ELB_MS_CSR_STA_SID2UID_PENDING_STA_SID2UID_PENDING_1_3_W_NPRP_SRIDS_MODIFY(r, x) \
   ((((x) << 16) & 0xffff0000) | ((r) & 0x0000ffff))
/* Field member: elb_ms_csr::sta_sid2uid_pending::sta_sid2uid_pending_1_3.r_prp_rids */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 74 */
#define ELB_MS_CSR_STA_SID2UID_PENDING_STA_SID2UID_PENDING_1_3_R_PRP_RIDS_MSB 15
#define ELB_MS_CSR_STA_SID2UID_PENDING_STA_SID2UID_PENDING_1_3_R_PRP_RIDS_LSB 0
#define ELB_MS_CSR_STA_SID2UID_PENDING_STA_SID2UID_PENDING_1_3_R_PRP_RIDS_WIDTH 16
#define ELB_MS_CSR_STA_SID2UID_PENDING_STA_SID2UID_PENDING_1_3_R_PRP_RIDS_READ_ACCESS 1
#define ELB_MS_CSR_STA_SID2UID_PENDING_STA_SID2UID_PENDING_1_3_R_PRP_RIDS_WRITE_ACCESS 0
#define ELB_MS_CSR_STA_SID2UID_PENDING_STA_SID2UID_PENDING_1_3_R_PRP_RIDS_FIELD_MASK 0x0000ffff
#define ELB_MS_CSR_STA_SID2UID_PENDING_STA_SID2UID_PENDING_1_3_R_PRP_RIDS_GET(x) \
   ((x) & 0x0000ffff)
#define ELB_MS_CSR_STA_SID2UID_PENDING_STA_SID2UID_PENDING_1_3_R_PRP_RIDS_SET(x) \
   ((x) & 0x0000ffff)
#define ELB_MS_CSR_STA_SID2UID_PENDING_STA_SID2UID_PENDING_1_3_R_PRP_RIDS_MODIFY(r, x) \
   (((x) & 0x0000ffff) | ((r) & 0xffff0000))

/* Register type: elb_ms_csr::sta_sid2uid_pending::sta_sid2uid_pending_2_3 */
/* Register template: elb_ms_csr::sta_sid2uid_pending::sta_sid2uid_pending_2_3 */
/* Source filename: elba/design/ms/src/elb_ms.gcsr, line: 317              */
/* Field member: elb_ms_csr::sta_sid2uid_pending::sta_sid2uid_pending_2_3.w_prp_rids */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 74 */
#define ELB_MS_CSR_STA_SID2UID_PENDING_STA_SID2UID_PENDING_2_3_W_PRP_RIDS_MSB 31
#define ELB_MS_CSR_STA_SID2UID_PENDING_STA_SID2UID_PENDING_2_3_W_PRP_RIDS_LSB 16
#define ELB_MS_CSR_STA_SID2UID_PENDING_STA_SID2UID_PENDING_2_3_W_PRP_RIDS_WIDTH 16
#define ELB_MS_CSR_STA_SID2UID_PENDING_STA_SID2UID_PENDING_2_3_W_PRP_RIDS_READ_ACCESS 1
#define ELB_MS_CSR_STA_SID2UID_PENDING_STA_SID2UID_PENDING_2_3_W_PRP_RIDS_WRITE_ACCESS 0
#define ELB_MS_CSR_STA_SID2UID_PENDING_STA_SID2UID_PENDING_2_3_W_PRP_RIDS_FIELD_MASK 0xffff0000
#define ELB_MS_CSR_STA_SID2UID_PENDING_STA_SID2UID_PENDING_2_3_W_PRP_RIDS_GET(x) \
   (((x) & 0xffff0000) >> 16)
#define ELB_MS_CSR_STA_SID2UID_PENDING_STA_SID2UID_PENDING_2_3_W_PRP_RIDS_SET(x) \
   (((x) << 16) & 0xffff0000)
#define ELB_MS_CSR_STA_SID2UID_PENDING_STA_SID2UID_PENDING_2_3_W_PRP_RIDS_MODIFY(r, x) \
   ((((x) << 16) & 0xffff0000) | ((r) & 0x0000ffff))
/* Field member: elb_ms_csr::sta_sid2uid_pending::sta_sid2uid_pending_2_3.w_nprp_urids */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 74 */
#define ELB_MS_CSR_STA_SID2UID_PENDING_STA_SID2UID_PENDING_2_3_W_NPRP_URIDS_MSB 15
#define ELB_MS_CSR_STA_SID2UID_PENDING_STA_SID2UID_PENDING_2_3_W_NPRP_URIDS_LSB 0
#define ELB_MS_CSR_STA_SID2UID_PENDING_STA_SID2UID_PENDING_2_3_W_NPRP_URIDS_WIDTH 16
#define ELB_MS_CSR_STA_SID2UID_PENDING_STA_SID2UID_PENDING_2_3_W_NPRP_URIDS_READ_ACCESS 1
#define ELB_MS_CSR_STA_SID2UID_PENDING_STA_SID2UID_PENDING_2_3_W_NPRP_URIDS_WRITE_ACCESS 0
#define ELB_MS_CSR_STA_SID2UID_PENDING_STA_SID2UID_PENDING_2_3_W_NPRP_URIDS_FIELD_MASK 0x0000ffff
#define ELB_MS_CSR_STA_SID2UID_PENDING_STA_SID2UID_PENDING_2_3_W_NPRP_URIDS_GET(x) \
   ((x) & 0x0000ffff)
#define ELB_MS_CSR_STA_SID2UID_PENDING_STA_SID2UID_PENDING_2_3_W_NPRP_URIDS_SET(x) \
   ((x) & 0x0000ffff)
#define ELB_MS_CSR_STA_SID2UID_PENDING_STA_SID2UID_PENDING_2_3_W_NPRP_URIDS_MODIFY(r, x) \
   (((x) & 0x0000ffff) | ((r) & 0xffff0000))

/* Register type: elb_ms_csr::cfg_j2c_attr                                 */
/* Register template: elb_ms_csr::cfg_j2c_attr                             */
/* Source filename: elba/design/ms/src/elb_ms.gcsr, line: 329              */
/* Field member: elb_ms_csr::cfg_j2c_attr.lock                             */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 13 */
#define ELB_MS_CSR_CFG_J2C_ATTR_LOCK_MSB 15
#define ELB_MS_CSR_CFG_J2C_ATTR_LOCK_LSB 15
#define ELB_MS_CSR_CFG_J2C_ATTR_LOCK_WIDTH 1
#define ELB_MS_CSR_CFG_J2C_ATTR_LOCK_READ_ACCESS 1
#define ELB_MS_CSR_CFG_J2C_ATTR_LOCK_WRITE_ACCESS 1
#define ELB_MS_CSR_CFG_J2C_ATTR_LOCK_RESET 0x0
#define ELB_MS_CSR_CFG_J2C_ATTR_LOCK_FIELD_MASK 0x00008000
#define ELB_MS_CSR_CFG_J2C_ATTR_LOCK_GET(x) (((x) & 0x00008000) >> 15)
#define ELB_MS_CSR_CFG_J2C_ATTR_LOCK_SET(x) (((x) << 15) & 0x00008000)
#define ELB_MS_CSR_CFG_J2C_ATTR_LOCK_MODIFY(r, x) \
   ((((x) << 15) & 0x00008000) | ((r) & 0xffff7fff))
/* Field member: elb_ms_csr::cfg_j2c_attr.qos                              */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 13 */
#define ELB_MS_CSR_CFG_J2C_ATTR_QOS_MSB 14
#define ELB_MS_CSR_CFG_J2C_ATTR_QOS_LSB 11
#define ELB_MS_CSR_CFG_J2C_ATTR_QOS_WIDTH 4
#define ELB_MS_CSR_CFG_J2C_ATTR_QOS_READ_ACCESS 1
#define ELB_MS_CSR_CFG_J2C_ATTR_QOS_WRITE_ACCESS 1
#define ELB_MS_CSR_CFG_J2C_ATTR_QOS_RESET 0x0
#define ELB_MS_CSR_CFG_J2C_ATTR_QOS_FIELD_MASK 0x00007800
#define ELB_MS_CSR_CFG_J2C_ATTR_QOS_GET(x) (((x) & 0x00007800) >> 11)
#define ELB_MS_CSR_CFG_J2C_ATTR_QOS_SET(x) (((x) << 11) & 0x00007800)
#define ELB_MS_CSR_CFG_J2C_ATTR_QOS_MODIFY(r, x) \
   ((((x) << 11) & 0x00007800) | ((r) & 0xffff87ff))
/* Field member: elb_ms_csr::cfg_j2c_attr.prot                             */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 13 */
#define ELB_MS_CSR_CFG_J2C_ATTR_PROT_MSB 10
#define ELB_MS_CSR_CFG_J2C_ATTR_PROT_LSB 8
#define ELB_MS_CSR_CFG_J2C_ATTR_PROT_WIDTH 3
#define ELB_MS_CSR_CFG_J2C_ATTR_PROT_READ_ACCESS 1
#define ELB_MS_CSR_CFG_J2C_ATTR_PROT_WRITE_ACCESS 1
#define ELB_MS_CSR_CFG_J2C_ATTR_PROT_RESET 0x2
#define ELB_MS_CSR_CFG_J2C_ATTR_PROT_FIELD_MASK 0x00000700
#define ELB_MS_CSR_CFG_J2C_ATTR_PROT_GET(x) (((x) & 0x00000700) >> 8)
#define ELB_MS_CSR_CFG_J2C_ATTR_PROT_SET(x) (((x) << 8) & 0x00000700)
#define ELB_MS_CSR_CFG_J2C_ATTR_PROT_MODIFY(r, x) \
   ((((x) << 8) & 0x00000700) | ((r) & 0xfffff8ff))
/* Field member: elb_ms_csr::cfg_j2c_attr.awcache                          */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 13 */
#define ELB_MS_CSR_CFG_J2C_ATTR_AWCACHE_MSB 7
#define ELB_MS_CSR_CFG_J2C_ATTR_AWCACHE_LSB 4
#define ELB_MS_CSR_CFG_J2C_ATTR_AWCACHE_WIDTH 4
#define ELB_MS_CSR_CFG_J2C_ATTR_AWCACHE_READ_ACCESS 1
#define ELB_MS_CSR_CFG_J2C_ATTR_AWCACHE_WRITE_ACCESS 1
#define ELB_MS_CSR_CFG_J2C_ATTR_AWCACHE_RESET 0xf
#define ELB_MS_CSR_CFG_J2C_ATTR_AWCACHE_FIELD_MASK 0x000000f0
#define ELB_MS_CSR_CFG_J2C_ATTR_AWCACHE_GET(x) (((x) & 0x000000f0) >> 4)
#define ELB_MS_CSR_CFG_J2C_ATTR_AWCACHE_SET(x) (((x) << 4) & 0x000000f0)
#define ELB_MS_CSR_CFG_J2C_ATTR_AWCACHE_MODIFY(r, x) \
   ((((x) << 4) & 0x000000f0) | ((r) & 0xffffff0f))
/* Field member: elb_ms_csr::cfg_j2c_attr.arcache                          */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 13 */
#define ELB_MS_CSR_CFG_J2C_ATTR_ARCACHE_MSB 3
#define ELB_MS_CSR_CFG_J2C_ATTR_ARCACHE_LSB 0
#define ELB_MS_CSR_CFG_J2C_ATTR_ARCACHE_WIDTH 4
#define ELB_MS_CSR_CFG_J2C_ATTR_ARCACHE_READ_ACCESS 1
#define ELB_MS_CSR_CFG_J2C_ATTR_ARCACHE_WRITE_ACCESS 1
#define ELB_MS_CSR_CFG_J2C_ATTR_ARCACHE_RESET 0xf
#define ELB_MS_CSR_CFG_J2C_ATTR_ARCACHE_FIELD_MASK 0x0000000f
#define ELB_MS_CSR_CFG_J2C_ATTR_ARCACHE_GET(x) ((x) & 0x0000000f)
#define ELB_MS_CSR_CFG_J2C_ATTR_ARCACHE_SET(x) ((x) & 0x0000000f)
#define ELB_MS_CSR_CFG_J2C_ATTR_ARCACHE_MODIFY(r, x) \
   (((x) & 0x0000000f) | ((r) & 0xfffffff0))

/* Register type: elb_ms_csr::ms_cfg_debug                                 */
/* Register template: elb_ms_csr::ms_cfg_debug                             */
/* Source filename: elba/design/ms/src/elb_ms.gcsr, line: 357              */
/* Field member: elb_ms_csr::ms_cfg_debug.port_select                      */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 13 */
#define ELB_MS_CSR_MS_CFG_DEBUG_PORT_SELECT_MSB 2
#define ELB_MS_CSR_MS_CFG_DEBUG_PORT_SELECT_LSB 1
#define ELB_MS_CSR_MS_CFG_DEBUG_PORT_SELECT_WIDTH 2
#define ELB_MS_CSR_MS_CFG_DEBUG_PORT_SELECT_READ_ACCESS 1
#define ELB_MS_CSR_MS_CFG_DEBUG_PORT_SELECT_WRITE_ACCESS 1
#define ELB_MS_CSR_MS_CFG_DEBUG_PORT_SELECT_RESET 0x0
#define ELB_MS_CSR_MS_CFG_DEBUG_PORT_SELECT_FIELD_MASK 0x00000006
#define ELB_MS_CSR_MS_CFG_DEBUG_PORT_SELECT_GET(x) (((x) & 0x00000006) >> 1)
#define ELB_MS_CSR_MS_CFG_DEBUG_PORT_SELECT_SET(x) (((x) << 1) & 0x00000006)
#define ELB_MS_CSR_MS_CFG_DEBUG_PORT_SELECT_MODIFY(r, x) \
   ((((x) << 1) & 0x00000006) | ((r) & 0xfffffff9))
/* Field member: elb_ms_csr::ms_cfg_debug.port_enable                      */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 13 */
#define ELB_MS_CSR_MS_CFG_DEBUG_PORT_ENABLE_MSB 0
#define ELB_MS_CSR_MS_CFG_DEBUG_PORT_ENABLE_LSB 0
#define ELB_MS_CSR_MS_CFG_DEBUG_PORT_ENABLE_WIDTH 1
#define ELB_MS_CSR_MS_CFG_DEBUG_PORT_ENABLE_READ_ACCESS 1
#define ELB_MS_CSR_MS_CFG_DEBUG_PORT_ENABLE_WRITE_ACCESS 1
#define ELB_MS_CSR_MS_CFG_DEBUG_PORT_ENABLE_RESET 0x0
#define ELB_MS_CSR_MS_CFG_DEBUG_PORT_ENABLE_FIELD_MASK 0x00000001
#define ELB_MS_CSR_MS_CFG_DEBUG_PORT_ENABLE_GET(x) ((x) & 0x00000001)
#define ELB_MS_CSR_MS_CFG_DEBUG_PORT_ENABLE_SET(x) ((x) & 0x00000001)
#define ELB_MS_CSR_MS_CFG_DEBUG_PORT_ENABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Wide Register type: elb_ms_csr::pod_spi                                 */
/* Wide Register template: elb_ms_csr::pod_spi                             */
/* Source filename: elba/design/ms/src/elb_ms.gcsr, line: 363              */
#define ELB_MS_CSR_POD_SPI_SIZE 0x2
#define ELB_MS_CSR_POD_SPI_BYTE_SIZE 0x8

/* Register type: elb_ms_csr::pod_spi::pod_spi_0_2                         */
/* Register template: elb_ms_csr::pod_spi::pod_spi_0_2                     */
/* Source filename: elba/design/ms/src/elb_ms.gcsr, line: 363              */
/* Field member: elb_ms_csr::pod_spi::pod_spi_0_2.debug_31_0               */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 74 */
#define ELB_MS_CSR_POD_SPI_POD_SPI_0_2_DEBUG_31_0_MSB 31
#define ELB_MS_CSR_POD_SPI_POD_SPI_0_2_DEBUG_31_0_LSB 0
#define ELB_MS_CSR_POD_SPI_POD_SPI_0_2_DEBUG_31_0_WIDTH 32
#define ELB_MS_CSR_POD_SPI_POD_SPI_0_2_DEBUG_31_0_READ_ACCESS 1
#define ELB_MS_CSR_POD_SPI_POD_SPI_0_2_DEBUG_31_0_WRITE_ACCESS 0
#define ELB_MS_CSR_POD_SPI_POD_SPI_0_2_DEBUG_31_0_FIELD_MASK 0xffffffff
#define ELB_MS_CSR_POD_SPI_POD_SPI_0_2_DEBUG_31_0_GET(x) ((x) & 0xffffffff)
#define ELB_MS_CSR_POD_SPI_POD_SPI_0_2_DEBUG_31_0_SET(x) ((x) & 0xffffffff)
#define ELB_MS_CSR_POD_SPI_POD_SPI_0_2_DEBUG_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: elb_ms_csr::pod_spi::pod_spi_1_2                         */
/* Register template: elb_ms_csr::pod_spi::pod_spi_1_2                     */
/* Source filename: elba/design/ms/src/elb_ms.gcsr, line: 363              */
/* Field member: elb_ms_csr::pod_spi::pod_spi_1_2.debug_63_32              */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 74 */
#define ELB_MS_CSR_POD_SPI_POD_SPI_1_2_DEBUG_63_32_MSB 31
#define ELB_MS_CSR_POD_SPI_POD_SPI_1_2_DEBUG_63_32_LSB 0
#define ELB_MS_CSR_POD_SPI_POD_SPI_1_2_DEBUG_63_32_WIDTH 32
#define ELB_MS_CSR_POD_SPI_POD_SPI_1_2_DEBUG_63_32_READ_ACCESS 1
#define ELB_MS_CSR_POD_SPI_POD_SPI_1_2_DEBUG_63_32_WRITE_ACCESS 0
#define ELB_MS_CSR_POD_SPI_POD_SPI_1_2_DEBUG_63_32_FIELD_MASK 0xffffffff
#define ELB_MS_CSR_POD_SPI_POD_SPI_1_2_DEBUG_63_32_GET(x) ((x) & 0xffffffff)
#define ELB_MS_CSR_POD_SPI_POD_SPI_1_2_DEBUG_63_32_SET(x) ((x) & 0xffffffff)
#define ELB_MS_CSR_POD_SPI_POD_SPI_1_2_DEBUG_63_32_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Memory type: elb_ms_csr::filter_addr_lo                                 */
/* Memory template: elb_ms_csr::filter_addr_lo                             */
/* Source filename: elba/design/ms/src/ms_inval_filter.gcsr, line: 1       */
#define ELB_MS_CSR_FILTER_ADDR_LO_SIZE 0x20
#define ELB_MS_CSR_FILTER_ADDR_LO_BYTE_SIZE 0x80
#define ELB_MS_CSR_FILTER_ADDR_LO_ENTRIES 0x20
#define ELB_MS_CSR_FILTER_ADDR_LO_MSB 30
#define ELB_MS_CSR_FILTER_ADDR_LO_LSB 0
#define ELB_MS_CSR_FILTER_ADDR_LO_WIDTH 31
#define ELB_MS_CSR_FILTER_ADDR_LO_MASK 0x7fffffff
#define ELB_MS_CSR_FILTER_ADDR_LO_GET(x) ((x) & 0x7fffffff)
#define ELB_MS_CSR_FILTER_ADDR_LO_SET(x) ((x) & 0x7fffffff)
/* Register member: elb_ms_csr::filter_addr_lo.data                        */
/* Register type referenced: elb_ms_csr::filter_addr_lo::data              */
/* Register template referenced: elb_ms_csr::filter_addr_lo::data          */
#define ELB_MS_CSR_FILTER_ADDR_LO_DATA_OFFSET 0x0
#define ELB_MS_CSR_FILTER_ADDR_LO_DATA_BYTE_OFFSET 0x0
#define ELB_MS_CSR_FILTER_ADDR_LO_DATA_READ_ACCESS 1
#define ELB_MS_CSR_FILTER_ADDR_LO_DATA_WRITE_ACCESS 1
#define ELB_MS_CSR_FILTER_ADDR_LO_DATA_RESET_VALUE 0x00000000
#define ELB_MS_CSR_FILTER_ADDR_LO_DATA_RESET_MASK 0x80000000
#define ELB_MS_CSR_FILTER_ADDR_LO_DATA_READ_MASK 0xffffffff
#define ELB_MS_CSR_FILTER_ADDR_LO_DATA_WRITE_MASK 0x7fffffff

/* Register type: elb_ms_csr::filter_addr_lo::data                         */
/* Register template: elb_ms_csr::filter_addr_lo::data                     */
/* Source filename: elba/design/ms/src/ms_inval_filter.gcsr, line: 10      */
/* Field member: elb_ms_csr::filter_addr_lo::data.value                    */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 112 */
#define ELB_MS_CSR_FILTER_ADDR_LO_DATA_VALUE_MSB 30
#define ELB_MS_CSR_FILTER_ADDR_LO_DATA_VALUE_LSB 0
#define ELB_MS_CSR_FILTER_ADDR_LO_DATA_VALUE_WIDTH 31
#define ELB_MS_CSR_FILTER_ADDR_LO_DATA_VALUE_READ_ACCESS 1
#define ELB_MS_CSR_FILTER_ADDR_LO_DATA_VALUE_WRITE_ACCESS 1
#define ELB_MS_CSR_FILTER_ADDR_LO_DATA_VALUE_FIELD_MASK 0x7fffffff
#define ELB_MS_CSR_FILTER_ADDR_LO_DATA_VALUE_GET(x) ((x) & 0x7fffffff)
#define ELB_MS_CSR_FILTER_ADDR_LO_DATA_VALUE_SET(x) ((x) & 0x7fffffff)
#define ELB_MS_CSR_FILTER_ADDR_LO_DATA_VALUE_MODIFY(r, x) \
   (((x) & 0x7fffffff) | ((r) & 0x80000000))

/* Memory type: elb_ms_csr::filter_addr_hi                                 */
/* Memory template: elb_ms_csr::filter_addr_hi                             */
/* Source filename: elba/design/ms/src/ms_inval_filter.gcsr, line: 16      */
#define ELB_MS_CSR_FILTER_ADDR_HI_SIZE 0x20
#define ELB_MS_CSR_FILTER_ADDR_HI_BYTE_SIZE 0x80
#define ELB_MS_CSR_FILTER_ADDR_HI_ENTRIES 0x20
#define ELB_MS_CSR_FILTER_ADDR_HI_MSB 30
#define ELB_MS_CSR_FILTER_ADDR_HI_LSB 0
#define ELB_MS_CSR_FILTER_ADDR_HI_WIDTH 31
#define ELB_MS_CSR_FILTER_ADDR_HI_MASK 0x7fffffff
#define ELB_MS_CSR_FILTER_ADDR_HI_GET(x) ((x) & 0x7fffffff)
#define ELB_MS_CSR_FILTER_ADDR_HI_SET(x) ((x) & 0x7fffffff)
/* Register member: elb_ms_csr::filter_addr_hi.data                        */
/* Register type referenced: elb_ms_csr::filter_addr_hi::data              */
/* Register template referenced: elb_ms_csr::filter_addr_hi::data          */
#define ELB_MS_CSR_FILTER_ADDR_HI_DATA_OFFSET 0x0
#define ELB_MS_CSR_FILTER_ADDR_HI_DATA_BYTE_OFFSET 0x0
#define ELB_MS_CSR_FILTER_ADDR_HI_DATA_READ_ACCESS 1
#define ELB_MS_CSR_FILTER_ADDR_HI_DATA_WRITE_ACCESS 1
#define ELB_MS_CSR_FILTER_ADDR_HI_DATA_RESET_VALUE 0x00000000
#define ELB_MS_CSR_FILTER_ADDR_HI_DATA_RESET_MASK 0x80000000
#define ELB_MS_CSR_FILTER_ADDR_HI_DATA_READ_MASK 0xffffffff
#define ELB_MS_CSR_FILTER_ADDR_HI_DATA_WRITE_MASK 0x7fffffff

/* Register type: elb_ms_csr::filter_addr_hi::data                         */
/* Register template: elb_ms_csr::filter_addr_hi::data                     */
/* Source filename: elba/design/ms/src/ms_inval_filter.gcsr, line: 25      */
/* Field member: elb_ms_csr::filter_addr_hi::data.value                    */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 112 */
#define ELB_MS_CSR_FILTER_ADDR_HI_DATA_VALUE_MSB 30
#define ELB_MS_CSR_FILTER_ADDR_HI_DATA_VALUE_LSB 0
#define ELB_MS_CSR_FILTER_ADDR_HI_DATA_VALUE_WIDTH 31
#define ELB_MS_CSR_FILTER_ADDR_HI_DATA_VALUE_READ_ACCESS 1
#define ELB_MS_CSR_FILTER_ADDR_HI_DATA_VALUE_WRITE_ACCESS 1
#define ELB_MS_CSR_FILTER_ADDR_HI_DATA_VALUE_FIELD_MASK 0x7fffffff
#define ELB_MS_CSR_FILTER_ADDR_HI_DATA_VALUE_GET(x) ((x) & 0x7fffffff)
#define ELB_MS_CSR_FILTER_ADDR_HI_DATA_VALUE_SET(x) ((x) & 0x7fffffff)
#define ELB_MS_CSR_FILTER_ADDR_HI_DATA_VALUE_MODIFY(r, x) \
   (((x) & 0x7fffffff) | ((r) & 0x80000000))

/* Memory type: elb_ms_csr::filter_addr_host                               */
/* Memory template: elb_ms_csr::filter_addr_host                           */
/* Source filename: elba/design/ms/src/ms_inval_filter.gcsr, line: 31      */
#define ELB_MS_CSR_FILTER_ADDR_HOST_SIZE 0x20
#define ELB_MS_CSR_FILTER_ADDR_HOST_BYTE_SIZE 0x80
#define ELB_MS_CSR_FILTER_ADDR_HOST_ENTRIES 0x20
#define ELB_MS_CSR_FILTER_ADDR_HOST_MSB 1
#define ELB_MS_CSR_FILTER_ADDR_HOST_LSB 0
#define ELB_MS_CSR_FILTER_ADDR_HOST_WIDTH 2
#define ELB_MS_CSR_FILTER_ADDR_HOST_MASK 0x03
#define ELB_MS_CSR_FILTER_ADDR_HOST_GET(x) ((x) & 0x03)
#define ELB_MS_CSR_FILTER_ADDR_HOST_SET(x) ((x) & 0x03)
/* Register member: elb_ms_csr::filter_addr_host.data                      */
/* Register type referenced: elb_ms_csr::filter_addr_host::data            */
/* Register template referenced: elb_ms_csr::filter_addr_host::data        */
#define ELB_MS_CSR_FILTER_ADDR_HOST_DATA_OFFSET 0x0
#define ELB_MS_CSR_FILTER_ADDR_HOST_DATA_BYTE_OFFSET 0x0
#define ELB_MS_CSR_FILTER_ADDR_HOST_DATA_READ_ACCESS 1
#define ELB_MS_CSR_FILTER_ADDR_HOST_DATA_WRITE_ACCESS 1
#define ELB_MS_CSR_FILTER_ADDR_HOST_DATA_RESET_VALUE 0x00
#define ELB_MS_CSR_FILTER_ADDR_HOST_DATA_RESET_MASK 0xfc
#define ELB_MS_CSR_FILTER_ADDR_HOST_DATA_READ_MASK 0xff
#define ELB_MS_CSR_FILTER_ADDR_HOST_DATA_WRITE_MASK 0x03

/* Register type: elb_ms_csr::filter_addr_host::data                       */
/* Register template: elb_ms_csr::filter_addr_host::data                   */
/* Source filename: elba/design/ms/src/ms_inval_filter.gcsr, line: 40      */
/* Field member: elb_ms_csr::filter_addr_host::data.match                  */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 112 */
#define ELB_MS_CSR_FILTER_ADDR_HOST_DATA_MATCH_MSB 1
#define ELB_MS_CSR_FILTER_ADDR_HOST_DATA_MATCH_LSB 1
#define ELB_MS_CSR_FILTER_ADDR_HOST_DATA_MATCH_WIDTH 1
#define ELB_MS_CSR_FILTER_ADDR_HOST_DATA_MATCH_READ_ACCESS 1
#define ELB_MS_CSR_FILTER_ADDR_HOST_DATA_MATCH_WRITE_ACCESS 1
#define ELB_MS_CSR_FILTER_ADDR_HOST_DATA_MATCH_FIELD_MASK 0x02
#define ELB_MS_CSR_FILTER_ADDR_HOST_DATA_MATCH_GET(x) (((x) & 0x02) >> 1)
#define ELB_MS_CSR_FILTER_ADDR_HOST_DATA_MATCH_SET(x) (((x) << 1) & 0x02)
#define ELB_MS_CSR_FILTER_ADDR_HOST_DATA_MATCH_MODIFY(r, x) \
   ((((x) << 1) & 0x02) | ((r) & 0xfd))
/* Field member: elb_ms_csr::filter_addr_host::data.mask                   */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 112 */
#define ELB_MS_CSR_FILTER_ADDR_HOST_DATA_MASK_MSB 0
#define ELB_MS_CSR_FILTER_ADDR_HOST_DATA_MASK_LSB 0
#define ELB_MS_CSR_FILTER_ADDR_HOST_DATA_MASK_WIDTH 1
#define ELB_MS_CSR_FILTER_ADDR_HOST_DATA_MASK_READ_ACCESS 1
#define ELB_MS_CSR_FILTER_ADDR_HOST_DATA_MASK_WRITE_ACCESS 1
#define ELB_MS_CSR_FILTER_ADDR_HOST_DATA_MASK_FIELD_MASK 0x01
#define ELB_MS_CSR_FILTER_ADDR_HOST_DATA_MASK_GET(x) ((x) & 0x01)
#define ELB_MS_CSR_FILTER_ADDR_HOST_DATA_MASK_SET(x) ((x) & 0x01)
#define ELB_MS_CSR_FILTER_ADDR_HOST_DATA_MASK_MODIFY(r, x) \
   (((x) & 0x01) | ((r) & 0xfe))

/* Memory type: elb_ms_csr::filter_addr_pic                                */
/* Memory template: elb_ms_csr::filter_addr_pic                            */
/* Source filename: elba/design/ms/src/ms_inval_filter.gcsr, line: 51      */
#define ELB_MS_CSR_FILTER_ADDR_PIC_SIZE 0x20
#define ELB_MS_CSR_FILTER_ADDR_PIC_BYTE_SIZE 0x80
#define ELB_MS_CSR_FILTER_ADDR_PIC_ENTRIES 0x20
#define ELB_MS_CSR_FILTER_ADDR_PIC_MSB 1
#define ELB_MS_CSR_FILTER_ADDR_PIC_LSB 0
#define ELB_MS_CSR_FILTER_ADDR_PIC_WIDTH 2
#define ELB_MS_CSR_FILTER_ADDR_PIC_MASK 0x03
#define ELB_MS_CSR_FILTER_ADDR_PIC_GET(x) ((x) & 0x03)
#define ELB_MS_CSR_FILTER_ADDR_PIC_SET(x) ((x) & 0x03)
/* Register member: elb_ms_csr::filter_addr_pic.data                       */
/* Register type referenced: elb_ms_csr::filter_addr_pic::data             */
/* Register template referenced: elb_ms_csr::filter_addr_pic::data         */
#define ELB_MS_CSR_FILTER_ADDR_PIC_DATA_OFFSET 0x0
#define ELB_MS_CSR_FILTER_ADDR_PIC_DATA_BYTE_OFFSET 0x0
#define ELB_MS_CSR_FILTER_ADDR_PIC_DATA_READ_ACCESS 1
#define ELB_MS_CSR_FILTER_ADDR_PIC_DATA_WRITE_ACCESS 1
#define ELB_MS_CSR_FILTER_ADDR_PIC_DATA_RESET_VALUE 0x00
#define ELB_MS_CSR_FILTER_ADDR_PIC_DATA_RESET_MASK 0xfc
#define ELB_MS_CSR_FILTER_ADDR_PIC_DATA_READ_MASK 0xff
#define ELB_MS_CSR_FILTER_ADDR_PIC_DATA_WRITE_MASK 0x03

/* Register type: elb_ms_csr::filter_addr_pic::data                        */
/* Register template: elb_ms_csr::filter_addr_pic::data                    */
/* Source filename: elba/design/ms/src/ms_inval_filter.gcsr, line: 60      */
/* Field member: elb_ms_csr::filter_addr_pic::data.match                   */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 112 */
#define ELB_MS_CSR_FILTER_ADDR_PIC_DATA_MATCH_MSB 1
#define ELB_MS_CSR_FILTER_ADDR_PIC_DATA_MATCH_LSB 1
#define ELB_MS_CSR_FILTER_ADDR_PIC_DATA_MATCH_WIDTH 1
#define ELB_MS_CSR_FILTER_ADDR_PIC_DATA_MATCH_READ_ACCESS 1
#define ELB_MS_CSR_FILTER_ADDR_PIC_DATA_MATCH_WRITE_ACCESS 1
#define ELB_MS_CSR_FILTER_ADDR_PIC_DATA_MATCH_FIELD_MASK 0x02
#define ELB_MS_CSR_FILTER_ADDR_PIC_DATA_MATCH_GET(x) (((x) & 0x02) >> 1)
#define ELB_MS_CSR_FILTER_ADDR_PIC_DATA_MATCH_SET(x) (((x) << 1) & 0x02)
#define ELB_MS_CSR_FILTER_ADDR_PIC_DATA_MATCH_MODIFY(r, x) \
   ((((x) << 1) & 0x02) | ((r) & 0xfd))
/* Field member: elb_ms_csr::filter_addr_pic::data.mask                    */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 112 */
#define ELB_MS_CSR_FILTER_ADDR_PIC_DATA_MASK_MSB 0
#define ELB_MS_CSR_FILTER_ADDR_PIC_DATA_MASK_LSB 0
#define ELB_MS_CSR_FILTER_ADDR_PIC_DATA_MASK_WIDTH 1
#define ELB_MS_CSR_FILTER_ADDR_PIC_DATA_MASK_READ_ACCESS 1
#define ELB_MS_CSR_FILTER_ADDR_PIC_DATA_MASK_WRITE_ACCESS 1
#define ELB_MS_CSR_FILTER_ADDR_PIC_DATA_MASK_FIELD_MASK 0x01
#define ELB_MS_CSR_FILTER_ADDR_PIC_DATA_MASK_GET(x) ((x) & 0x01)
#define ELB_MS_CSR_FILTER_ADDR_PIC_DATA_MASK_SET(x) ((x) & 0x01)
#define ELB_MS_CSR_FILTER_ADDR_PIC_DATA_MASK_MODIFY(r, x) \
   (((x) & 0x01) | ((r) & 0xfe))

/* Memory type: elb_ms_csr::filter_addr_lif                                */
/* Memory template: elb_ms_csr::filter_addr_lif                            */
/* Source filename: elba/design/ms/src/ms_inval_filter.gcsr, line: 71      */
#define ELB_MS_CSR_FILTER_ADDR_LIF_SIZE 0x20
#define ELB_MS_CSR_FILTER_ADDR_LIF_BYTE_SIZE 0x80
#define ELB_MS_CSR_FILTER_ADDR_LIF_ENTRIES 0x20
#define ELB_MS_CSR_FILTER_ADDR_LIF_MSB 21
#define ELB_MS_CSR_FILTER_ADDR_LIF_LSB 0
#define ELB_MS_CSR_FILTER_ADDR_LIF_WIDTH 22
#define ELB_MS_CSR_FILTER_ADDR_LIF_MASK 0x003fffff
#define ELB_MS_CSR_FILTER_ADDR_LIF_GET(x) ((x) & 0x003fffff)
#define ELB_MS_CSR_FILTER_ADDR_LIF_SET(x) ((x) & 0x003fffff)
/* Register member: elb_ms_csr::filter_addr_lif.data                       */
/* Register type referenced: elb_ms_csr::filter_addr_lif::data             */
/* Register template referenced: elb_ms_csr::filter_addr_lif::data         */
#define ELB_MS_CSR_FILTER_ADDR_LIF_DATA_OFFSET 0x0
#define ELB_MS_CSR_FILTER_ADDR_LIF_DATA_BYTE_OFFSET 0x0
#define ELB_MS_CSR_FILTER_ADDR_LIF_DATA_READ_ACCESS 1
#define ELB_MS_CSR_FILTER_ADDR_LIF_DATA_WRITE_ACCESS 1
#define ELB_MS_CSR_FILTER_ADDR_LIF_DATA_RESET_VALUE 0x00000000
#define ELB_MS_CSR_FILTER_ADDR_LIF_DATA_RESET_MASK 0xffc00000
#define ELB_MS_CSR_FILTER_ADDR_LIF_DATA_READ_MASK 0xffffffff
#define ELB_MS_CSR_FILTER_ADDR_LIF_DATA_WRITE_MASK 0x003fffff

/* Register type: elb_ms_csr::filter_addr_lif::data                        */
/* Register template: elb_ms_csr::filter_addr_lif::data                    */
/* Source filename: elba/design/ms/src/ms_inval_filter.gcsr, line: 80      */
/* Field member: elb_ms_csr::filter_addr_lif::data.match                   */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 112 */
#define ELB_MS_CSR_FILTER_ADDR_LIF_DATA_MATCH_MSB 21
#define ELB_MS_CSR_FILTER_ADDR_LIF_DATA_MATCH_LSB 11
#define ELB_MS_CSR_FILTER_ADDR_LIF_DATA_MATCH_WIDTH 11
#define ELB_MS_CSR_FILTER_ADDR_LIF_DATA_MATCH_READ_ACCESS 1
#define ELB_MS_CSR_FILTER_ADDR_LIF_DATA_MATCH_WRITE_ACCESS 1
#define ELB_MS_CSR_FILTER_ADDR_LIF_DATA_MATCH_FIELD_MASK 0x003ff800
#define ELB_MS_CSR_FILTER_ADDR_LIF_DATA_MATCH_GET(x) \
   (((x) & 0x003ff800) >> 11)
#define ELB_MS_CSR_FILTER_ADDR_LIF_DATA_MATCH_SET(x) \
   (((x) << 11) & 0x003ff800)
#define ELB_MS_CSR_FILTER_ADDR_LIF_DATA_MATCH_MODIFY(r, x) \
   ((((x) << 11) & 0x003ff800) | ((r) & 0xffc007ff))
/* Field member: elb_ms_csr::filter_addr_lif::data.mask                    */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 112 */
#define ELB_MS_CSR_FILTER_ADDR_LIF_DATA_MASK_MSB 10
#define ELB_MS_CSR_FILTER_ADDR_LIF_DATA_MASK_LSB 0
#define ELB_MS_CSR_FILTER_ADDR_LIF_DATA_MASK_WIDTH 11
#define ELB_MS_CSR_FILTER_ADDR_LIF_DATA_MASK_READ_ACCESS 1
#define ELB_MS_CSR_FILTER_ADDR_LIF_DATA_MASK_WRITE_ACCESS 1
#define ELB_MS_CSR_FILTER_ADDR_LIF_DATA_MASK_FIELD_MASK 0x000007ff
#define ELB_MS_CSR_FILTER_ADDR_LIF_DATA_MASK_GET(x) ((x) & 0x000007ff)
#define ELB_MS_CSR_FILTER_ADDR_LIF_DATA_MASK_SET(x) ((x) & 0x000007ff)
#define ELB_MS_CSR_FILTER_ADDR_LIF_DATA_MASK_MODIFY(r, x) \
   (((x) & 0x000007ff) | ((r) & 0xfffff800))

/* Memory type: elb_ms_csr::filter_src                                     */
/* Memory template: elb_ms_csr::filter_src                                 */
/* Source filename: elba/design/ms/src/ms_inval_filter.gcsr, line: 91      */
#define ELB_MS_CSR_FILTER_SRC_SIZE 0x20
#define ELB_MS_CSR_FILTER_SRC_BYTE_SIZE 0x80
#define ELB_MS_CSR_FILTER_SRC_ENTRIES 0x20
#define ELB_MS_CSR_FILTER_SRC_MSB 17
#define ELB_MS_CSR_FILTER_SRC_LSB 0
#define ELB_MS_CSR_FILTER_SRC_WIDTH 18
#define ELB_MS_CSR_FILTER_SRC_MASK 0x0003ffff
#define ELB_MS_CSR_FILTER_SRC_GET(x) ((x) & 0x0003ffff)
#define ELB_MS_CSR_FILTER_SRC_SET(x) ((x) & 0x0003ffff)
/* Register member: elb_ms_csr::filter_src.data                            */
/* Register type referenced: elb_ms_csr::filter_src::data                  */
/* Register template referenced: elb_ms_csr::filter_src::data              */
#define ELB_MS_CSR_FILTER_SRC_DATA_OFFSET 0x0
#define ELB_MS_CSR_FILTER_SRC_DATA_BYTE_OFFSET 0x0
#define ELB_MS_CSR_FILTER_SRC_DATA_READ_ACCESS 1
#define ELB_MS_CSR_FILTER_SRC_DATA_WRITE_ACCESS 1
#define ELB_MS_CSR_FILTER_SRC_DATA_RESET_VALUE 0x00000000
#define ELB_MS_CSR_FILTER_SRC_DATA_RESET_MASK 0xfffc0000
#define ELB_MS_CSR_FILTER_SRC_DATA_READ_MASK 0xffffffff
#define ELB_MS_CSR_FILTER_SRC_DATA_WRITE_MASK 0x0003ffff

/* Register type: elb_ms_csr::filter_src::data                             */
/* Register template: elb_ms_csr::filter_src::data                         */
/* Source filename: elba/design/ms/src/ms_inval_filter.gcsr, line: 100     */
/* Field member: elb_ms_csr::filter_src::data.id_match                     */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 112 */
#define ELB_MS_CSR_FILTER_SRC_DATA_ID_MATCH_MSB 17
#define ELB_MS_CSR_FILTER_SRC_DATA_ID_MATCH_LSB 9
#define ELB_MS_CSR_FILTER_SRC_DATA_ID_MATCH_WIDTH 9
#define ELB_MS_CSR_FILTER_SRC_DATA_ID_MATCH_READ_ACCESS 1
#define ELB_MS_CSR_FILTER_SRC_DATA_ID_MATCH_WRITE_ACCESS 1
#define ELB_MS_CSR_FILTER_SRC_DATA_ID_MATCH_FIELD_MASK 0x0003fe00
#define ELB_MS_CSR_FILTER_SRC_DATA_ID_MATCH_GET(x) (((x) & 0x0003fe00) >> 9)
#define ELB_MS_CSR_FILTER_SRC_DATA_ID_MATCH_SET(x) (((x) << 9) & 0x0003fe00)
#define ELB_MS_CSR_FILTER_SRC_DATA_ID_MATCH_MODIFY(r, x) \
   ((((x) << 9) & 0x0003fe00) | ((r) & 0xfffc01ff))
/* Field member: elb_ms_csr::filter_src::data.id_mask                      */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 112 */
#define ELB_MS_CSR_FILTER_SRC_DATA_ID_MASK_MSB 8
#define ELB_MS_CSR_FILTER_SRC_DATA_ID_MASK_LSB 0
#define ELB_MS_CSR_FILTER_SRC_DATA_ID_MASK_WIDTH 9
#define ELB_MS_CSR_FILTER_SRC_DATA_ID_MASK_READ_ACCESS 1
#define ELB_MS_CSR_FILTER_SRC_DATA_ID_MASK_WRITE_ACCESS 1
#define ELB_MS_CSR_FILTER_SRC_DATA_ID_MASK_FIELD_MASK 0x000001ff
#define ELB_MS_CSR_FILTER_SRC_DATA_ID_MASK_GET(x) ((x) & 0x000001ff)
#define ELB_MS_CSR_FILTER_SRC_DATA_ID_MASK_SET(x) ((x) & 0x000001ff)
#define ELB_MS_CSR_FILTER_SRC_DATA_ID_MASK_MODIFY(r, x) \
   (((x) & 0x000001ff) | ((r) & 0xfffffe00))

/* Memory type: elb_ms_csr::filter_axi_prot                                */
/* Memory template: elb_ms_csr::filter_axi_prot                            */
/* Source filename: elba/design/ms/src/ms_inval_filter.gcsr, line: 111     */
#define ELB_MS_CSR_FILTER_AXI_PROT_SIZE 0x20
#define ELB_MS_CSR_FILTER_AXI_PROT_BYTE_SIZE 0x80
#define ELB_MS_CSR_FILTER_AXI_PROT_ENTRIES 0x20
#define ELB_MS_CSR_FILTER_AXI_PROT_MSB 19
#define ELB_MS_CSR_FILTER_AXI_PROT_LSB 0
#define ELB_MS_CSR_FILTER_AXI_PROT_WIDTH 20
#define ELB_MS_CSR_FILTER_AXI_PROT_MASK 0x000fffff
#define ELB_MS_CSR_FILTER_AXI_PROT_GET(x) ((x) & 0x000fffff)
#define ELB_MS_CSR_FILTER_AXI_PROT_SET(x) ((x) & 0x000fffff)
/* Register member: elb_ms_csr::filter_axi_prot.data                       */
/* Register type referenced: elb_ms_csr::filter_axi_prot::data             */
/* Register template referenced: elb_ms_csr::filter_axi_prot::data         */
#define ELB_MS_CSR_FILTER_AXI_PROT_DATA_OFFSET 0x0
#define ELB_MS_CSR_FILTER_AXI_PROT_DATA_BYTE_OFFSET 0x0
#define ELB_MS_CSR_FILTER_AXI_PROT_DATA_READ_ACCESS 1
#define ELB_MS_CSR_FILTER_AXI_PROT_DATA_WRITE_ACCESS 1
#define ELB_MS_CSR_FILTER_AXI_PROT_DATA_RESET_VALUE 0x00000000
#define ELB_MS_CSR_FILTER_AXI_PROT_DATA_RESET_MASK 0xfff00000
#define ELB_MS_CSR_FILTER_AXI_PROT_DATA_READ_MASK 0xffffffff
#define ELB_MS_CSR_FILTER_AXI_PROT_DATA_WRITE_MASK 0x000fffff

/* Register type: elb_ms_csr::filter_axi_prot::data                        */
/* Register template: elb_ms_csr::filter_axi_prot::data                    */
/* Source filename: elba/design/ms/src/ms_inval_filter.gcsr, line: 121     */
/* Field member: elb_ms_csr::filter_axi_prot::data.arprot_overwrite        */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 112 */
#define ELB_MS_CSR_FILTER_AXI_PROT_DATA_ARPROT_OVERWRITE_MSB 19
#define ELB_MS_CSR_FILTER_AXI_PROT_DATA_ARPROT_OVERWRITE_LSB 16
#define ELB_MS_CSR_FILTER_AXI_PROT_DATA_ARPROT_OVERWRITE_WIDTH 4
#define ELB_MS_CSR_FILTER_AXI_PROT_DATA_ARPROT_OVERWRITE_READ_ACCESS 1
#define ELB_MS_CSR_FILTER_AXI_PROT_DATA_ARPROT_OVERWRITE_WRITE_ACCESS 1
#define ELB_MS_CSR_FILTER_AXI_PROT_DATA_ARPROT_OVERWRITE_FIELD_MASK 0x000f0000
#define ELB_MS_CSR_FILTER_AXI_PROT_DATA_ARPROT_OVERWRITE_GET(x) \
   (((x) & 0x000f0000) >> 16)
#define ELB_MS_CSR_FILTER_AXI_PROT_DATA_ARPROT_OVERWRITE_SET(x) \
   (((x) << 16) & 0x000f0000)
#define ELB_MS_CSR_FILTER_AXI_PROT_DATA_ARPROT_OVERWRITE_MODIFY(r, x) \
   ((((x) << 16) & 0x000f0000) | ((r) & 0xfff0ffff))
/* Field member: elb_ms_csr::filter_axi_prot::data.awprot_overwrite        */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 112 */
#define ELB_MS_CSR_FILTER_AXI_PROT_DATA_AWPROT_OVERWRITE_MSB 15
#define ELB_MS_CSR_FILTER_AXI_PROT_DATA_AWPROT_OVERWRITE_LSB 12
#define ELB_MS_CSR_FILTER_AXI_PROT_DATA_AWPROT_OVERWRITE_WIDTH 4
#define ELB_MS_CSR_FILTER_AXI_PROT_DATA_AWPROT_OVERWRITE_READ_ACCESS 1
#define ELB_MS_CSR_FILTER_AXI_PROT_DATA_AWPROT_OVERWRITE_WRITE_ACCESS 1
#define ELB_MS_CSR_FILTER_AXI_PROT_DATA_AWPROT_OVERWRITE_FIELD_MASK 0x0000f000
#define ELB_MS_CSR_FILTER_AXI_PROT_DATA_AWPROT_OVERWRITE_GET(x) \
   (((x) & 0x0000f000) >> 12)
#define ELB_MS_CSR_FILTER_AXI_PROT_DATA_AWPROT_OVERWRITE_SET(x) \
   (((x) << 12) & 0x0000f000)
#define ELB_MS_CSR_FILTER_AXI_PROT_DATA_AWPROT_OVERWRITE_MODIFY(r, x) \
   ((((x) << 12) & 0x0000f000) | ((r) & 0xffff0fff))
/* Field member: elb_ms_csr::filter_axi_prot::data.arprot_match            */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 112 */
#define ELB_MS_CSR_FILTER_AXI_PROT_DATA_ARPROT_MATCH_MSB 11
#define ELB_MS_CSR_FILTER_AXI_PROT_DATA_ARPROT_MATCH_LSB 9
#define ELB_MS_CSR_FILTER_AXI_PROT_DATA_ARPROT_MATCH_WIDTH 3
#define ELB_MS_CSR_FILTER_AXI_PROT_DATA_ARPROT_MATCH_READ_ACCESS 1
#define ELB_MS_CSR_FILTER_AXI_PROT_DATA_ARPROT_MATCH_WRITE_ACCESS 1
#define ELB_MS_CSR_FILTER_AXI_PROT_DATA_ARPROT_MATCH_FIELD_MASK 0x00000e00
#define ELB_MS_CSR_FILTER_AXI_PROT_DATA_ARPROT_MATCH_GET(x) \
   (((x) & 0x00000e00) >> 9)
#define ELB_MS_CSR_FILTER_AXI_PROT_DATA_ARPROT_MATCH_SET(x) \
   (((x) << 9) & 0x00000e00)
#define ELB_MS_CSR_FILTER_AXI_PROT_DATA_ARPROT_MATCH_MODIFY(r, x) \
   ((((x) << 9) & 0x00000e00) | ((r) & 0xfffff1ff))
/* Field member: elb_ms_csr::filter_axi_prot::data.arprot_mask             */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 112 */
#define ELB_MS_CSR_FILTER_AXI_PROT_DATA_ARPROT_MASK_MSB 8
#define ELB_MS_CSR_FILTER_AXI_PROT_DATA_ARPROT_MASK_LSB 6
#define ELB_MS_CSR_FILTER_AXI_PROT_DATA_ARPROT_MASK_WIDTH 3
#define ELB_MS_CSR_FILTER_AXI_PROT_DATA_ARPROT_MASK_READ_ACCESS 1
#define ELB_MS_CSR_FILTER_AXI_PROT_DATA_ARPROT_MASK_WRITE_ACCESS 1
#define ELB_MS_CSR_FILTER_AXI_PROT_DATA_ARPROT_MASK_FIELD_MASK 0x000001c0
#define ELB_MS_CSR_FILTER_AXI_PROT_DATA_ARPROT_MASK_GET(x) \
   (((x) & 0x000001c0) >> 6)
#define ELB_MS_CSR_FILTER_AXI_PROT_DATA_ARPROT_MASK_SET(x) \
   (((x) << 6) & 0x000001c0)
#define ELB_MS_CSR_FILTER_AXI_PROT_DATA_ARPROT_MASK_MODIFY(r, x) \
   ((((x) << 6) & 0x000001c0) | ((r) & 0xfffffe3f))
/* Field member: elb_ms_csr::filter_axi_prot::data.awprot_match            */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 112 */
#define ELB_MS_CSR_FILTER_AXI_PROT_DATA_AWPROT_MATCH_MSB 5
#define ELB_MS_CSR_FILTER_AXI_PROT_DATA_AWPROT_MATCH_LSB 3
#define ELB_MS_CSR_FILTER_AXI_PROT_DATA_AWPROT_MATCH_WIDTH 3
#define ELB_MS_CSR_FILTER_AXI_PROT_DATA_AWPROT_MATCH_READ_ACCESS 1
#define ELB_MS_CSR_FILTER_AXI_PROT_DATA_AWPROT_MATCH_WRITE_ACCESS 1
#define ELB_MS_CSR_FILTER_AXI_PROT_DATA_AWPROT_MATCH_FIELD_MASK 0x00000038
#define ELB_MS_CSR_FILTER_AXI_PROT_DATA_AWPROT_MATCH_GET(x) \
   (((x) & 0x00000038) >> 3)
#define ELB_MS_CSR_FILTER_AXI_PROT_DATA_AWPROT_MATCH_SET(x) \
   (((x) << 3) & 0x00000038)
#define ELB_MS_CSR_FILTER_AXI_PROT_DATA_AWPROT_MATCH_MODIFY(r, x) \
   ((((x) << 3) & 0x00000038) | ((r) & 0xffffffc7))
/* Field member: elb_ms_csr::filter_axi_prot::data.awprot_mask             */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 112 */
#define ELB_MS_CSR_FILTER_AXI_PROT_DATA_AWPROT_MASK_MSB 2
#define ELB_MS_CSR_FILTER_AXI_PROT_DATA_AWPROT_MASK_LSB 0
#define ELB_MS_CSR_FILTER_AXI_PROT_DATA_AWPROT_MASK_WIDTH 3
#define ELB_MS_CSR_FILTER_AXI_PROT_DATA_AWPROT_MASK_READ_ACCESS 1
#define ELB_MS_CSR_FILTER_AXI_PROT_DATA_AWPROT_MASK_WRITE_ACCESS 1
#define ELB_MS_CSR_FILTER_AXI_PROT_DATA_AWPROT_MASK_FIELD_MASK 0x00000007
#define ELB_MS_CSR_FILTER_AXI_PROT_DATA_AWPROT_MASK_GET(x) ((x) & 0x00000007)
#define ELB_MS_CSR_FILTER_AXI_PROT_DATA_AWPROT_MASK_SET(x) ((x) & 0x00000007)
#define ELB_MS_CSR_FILTER_AXI_PROT_DATA_AWPROT_MASK_MODIFY(r, x) \
   (((x) & 0x00000007) | ((r) & 0xfffffff8))

/* Memory type: elb_ms_csr::filter_axi_cache                               */
/* Memory template: elb_ms_csr::filter_axi_cache                           */
/* Source filename: elba/design/ms/src/ms_inval_filter.gcsr, line: 144     */
#define ELB_MS_CSR_FILTER_AXI_CACHE_SIZE 0x20
#define ELB_MS_CSR_FILTER_AXI_CACHE_BYTE_SIZE 0x80
#define ELB_MS_CSR_FILTER_AXI_CACHE_ENTRIES 0x20
#define ELB_MS_CSR_FILTER_AXI_CACHE_MSB 25
#define ELB_MS_CSR_FILTER_AXI_CACHE_LSB 0
#define ELB_MS_CSR_FILTER_AXI_CACHE_WIDTH 26
#define ELB_MS_CSR_FILTER_AXI_CACHE_MASK 0x03ffffff
#define ELB_MS_CSR_FILTER_AXI_CACHE_GET(x) ((x) & 0x03ffffff)
#define ELB_MS_CSR_FILTER_AXI_CACHE_SET(x) ((x) & 0x03ffffff)
/* Register member: elb_ms_csr::filter_axi_cache.data                      */
/* Register type referenced: elb_ms_csr::filter_axi_cache::data            */
/* Register template referenced: elb_ms_csr::filter_axi_cache::data        */
#define ELB_MS_CSR_FILTER_AXI_CACHE_DATA_OFFSET 0x0
#define ELB_MS_CSR_FILTER_AXI_CACHE_DATA_BYTE_OFFSET 0x0
#define ELB_MS_CSR_FILTER_AXI_CACHE_DATA_READ_ACCESS 1
#define ELB_MS_CSR_FILTER_AXI_CACHE_DATA_WRITE_ACCESS 1
#define ELB_MS_CSR_FILTER_AXI_CACHE_DATA_RESET_VALUE 0x00000000
#define ELB_MS_CSR_FILTER_AXI_CACHE_DATA_RESET_MASK 0xfc000000
#define ELB_MS_CSR_FILTER_AXI_CACHE_DATA_READ_MASK 0xffffffff
#define ELB_MS_CSR_FILTER_AXI_CACHE_DATA_WRITE_MASK 0x03ffffff

/* Register type: elb_ms_csr::filter_axi_cache::data                       */
/* Register template: elb_ms_csr::filter_axi_cache::data                   */
/* Source filename: elba/design/ms/src/ms_inval_filter.gcsr, line: 154     */
/* Field member: elb_ms_csr::filter_axi_cache::data.arcache_overwrite      */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 112 */
#define ELB_MS_CSR_FILTER_AXI_CACHE_DATA_ARCACHE_OVERWRITE_MSB 25
#define ELB_MS_CSR_FILTER_AXI_CACHE_DATA_ARCACHE_OVERWRITE_LSB 21
#define ELB_MS_CSR_FILTER_AXI_CACHE_DATA_ARCACHE_OVERWRITE_WIDTH 5
#define ELB_MS_CSR_FILTER_AXI_CACHE_DATA_ARCACHE_OVERWRITE_READ_ACCESS 1
#define ELB_MS_CSR_FILTER_AXI_CACHE_DATA_ARCACHE_OVERWRITE_WRITE_ACCESS 1
#define ELB_MS_CSR_FILTER_AXI_CACHE_DATA_ARCACHE_OVERWRITE_FIELD_MASK 0x03e00000
#define ELB_MS_CSR_FILTER_AXI_CACHE_DATA_ARCACHE_OVERWRITE_GET(x) \
   (((x) & 0x03e00000) >> 21)
#define ELB_MS_CSR_FILTER_AXI_CACHE_DATA_ARCACHE_OVERWRITE_SET(x) \
   (((x) << 21) & 0x03e00000)
#define ELB_MS_CSR_FILTER_AXI_CACHE_DATA_ARCACHE_OVERWRITE_MODIFY(r, x) \
   ((((x) << 21) & 0x03e00000) | ((r) & 0xfc1fffff))
/* Field member: elb_ms_csr::filter_axi_cache::data.awcache_overwrite      */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 112 */
#define ELB_MS_CSR_FILTER_AXI_CACHE_DATA_AWCACHE_OVERWRITE_MSB 20
#define ELB_MS_CSR_FILTER_AXI_CACHE_DATA_AWCACHE_OVERWRITE_LSB 16
#define ELB_MS_CSR_FILTER_AXI_CACHE_DATA_AWCACHE_OVERWRITE_WIDTH 5
#define ELB_MS_CSR_FILTER_AXI_CACHE_DATA_AWCACHE_OVERWRITE_READ_ACCESS 1
#define ELB_MS_CSR_FILTER_AXI_CACHE_DATA_AWCACHE_OVERWRITE_WRITE_ACCESS 1
#define ELB_MS_CSR_FILTER_AXI_CACHE_DATA_AWCACHE_OVERWRITE_FIELD_MASK 0x001f0000
#define ELB_MS_CSR_FILTER_AXI_CACHE_DATA_AWCACHE_OVERWRITE_GET(x) \
   (((x) & 0x001f0000) >> 16)
#define ELB_MS_CSR_FILTER_AXI_CACHE_DATA_AWCACHE_OVERWRITE_SET(x) \
   (((x) << 16) & 0x001f0000)
#define ELB_MS_CSR_FILTER_AXI_CACHE_DATA_AWCACHE_OVERWRITE_MODIFY(r, x) \
   ((((x) << 16) & 0x001f0000) | ((r) & 0xffe0ffff))
/* Field member: elb_ms_csr::filter_axi_cache::data.arcache_match          */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 112 */
#define ELB_MS_CSR_FILTER_AXI_CACHE_DATA_ARCACHE_MATCH_MSB 15
#define ELB_MS_CSR_FILTER_AXI_CACHE_DATA_ARCACHE_MATCH_LSB 12
#define ELB_MS_CSR_FILTER_AXI_CACHE_DATA_ARCACHE_MATCH_WIDTH 4
#define ELB_MS_CSR_FILTER_AXI_CACHE_DATA_ARCACHE_MATCH_READ_ACCESS 1
#define ELB_MS_CSR_FILTER_AXI_CACHE_DATA_ARCACHE_MATCH_WRITE_ACCESS 1
#define ELB_MS_CSR_FILTER_AXI_CACHE_DATA_ARCACHE_MATCH_FIELD_MASK 0x0000f000
#define ELB_MS_CSR_FILTER_AXI_CACHE_DATA_ARCACHE_MATCH_GET(x) \
   (((x) & 0x0000f000) >> 12)
#define ELB_MS_CSR_FILTER_AXI_CACHE_DATA_ARCACHE_MATCH_SET(x) \
   (((x) << 12) & 0x0000f000)
#define ELB_MS_CSR_FILTER_AXI_CACHE_DATA_ARCACHE_MATCH_MODIFY(r, x) \
   ((((x) << 12) & 0x0000f000) | ((r) & 0xffff0fff))
/* Field member: elb_ms_csr::filter_axi_cache::data.arcache_mask           */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 112 */
#define ELB_MS_CSR_FILTER_AXI_CACHE_DATA_ARCACHE_MASK_MSB 11
#define ELB_MS_CSR_FILTER_AXI_CACHE_DATA_ARCACHE_MASK_LSB 8
#define ELB_MS_CSR_FILTER_AXI_CACHE_DATA_ARCACHE_MASK_WIDTH 4
#define ELB_MS_CSR_FILTER_AXI_CACHE_DATA_ARCACHE_MASK_READ_ACCESS 1
#define ELB_MS_CSR_FILTER_AXI_CACHE_DATA_ARCACHE_MASK_WRITE_ACCESS 1
#define ELB_MS_CSR_FILTER_AXI_CACHE_DATA_ARCACHE_MASK_FIELD_MASK 0x00000f00
#define ELB_MS_CSR_FILTER_AXI_CACHE_DATA_ARCACHE_MASK_GET(x) \
   (((x) & 0x00000f00) >> 8)
#define ELB_MS_CSR_FILTER_AXI_CACHE_DATA_ARCACHE_MASK_SET(x) \
   (((x) << 8) & 0x00000f00)
#define ELB_MS_CSR_FILTER_AXI_CACHE_DATA_ARCACHE_MASK_MODIFY(r, x) \
   ((((x) << 8) & 0x00000f00) | ((r) & 0xfffff0ff))
/* Field member: elb_ms_csr::filter_axi_cache::data.awcache_match          */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 112 */
#define ELB_MS_CSR_FILTER_AXI_CACHE_DATA_AWCACHE_MATCH_MSB 7
#define ELB_MS_CSR_FILTER_AXI_CACHE_DATA_AWCACHE_MATCH_LSB 4
#define ELB_MS_CSR_FILTER_AXI_CACHE_DATA_AWCACHE_MATCH_WIDTH 4
#define ELB_MS_CSR_FILTER_AXI_CACHE_DATA_AWCACHE_MATCH_READ_ACCESS 1
#define ELB_MS_CSR_FILTER_AXI_CACHE_DATA_AWCACHE_MATCH_WRITE_ACCESS 1
#define ELB_MS_CSR_FILTER_AXI_CACHE_DATA_AWCACHE_MATCH_FIELD_MASK 0x000000f0
#define ELB_MS_CSR_FILTER_AXI_CACHE_DATA_AWCACHE_MATCH_GET(x) \
   (((x) & 0x000000f0) >> 4)
#define ELB_MS_CSR_FILTER_AXI_CACHE_DATA_AWCACHE_MATCH_SET(x) \
   (((x) << 4) & 0x000000f0)
#define ELB_MS_CSR_FILTER_AXI_CACHE_DATA_AWCACHE_MATCH_MODIFY(r, x) \
   ((((x) << 4) & 0x000000f0) | ((r) & 0xffffff0f))
/* Field member: elb_ms_csr::filter_axi_cache::data.awcache_mask           */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 112 */
#define ELB_MS_CSR_FILTER_AXI_CACHE_DATA_AWCACHE_MASK_MSB 3
#define ELB_MS_CSR_FILTER_AXI_CACHE_DATA_AWCACHE_MASK_LSB 0
#define ELB_MS_CSR_FILTER_AXI_CACHE_DATA_AWCACHE_MASK_WIDTH 4
#define ELB_MS_CSR_FILTER_AXI_CACHE_DATA_AWCACHE_MASK_READ_ACCESS 1
#define ELB_MS_CSR_FILTER_AXI_CACHE_DATA_AWCACHE_MASK_WRITE_ACCESS 1
#define ELB_MS_CSR_FILTER_AXI_CACHE_DATA_AWCACHE_MASK_FIELD_MASK 0x0000000f
#define ELB_MS_CSR_FILTER_AXI_CACHE_DATA_AWCACHE_MASK_GET(x) \
   ((x) & 0x0000000f)
#define ELB_MS_CSR_FILTER_AXI_CACHE_DATA_AWCACHE_MASK_SET(x) \
   ((x) & 0x0000000f)
#define ELB_MS_CSR_FILTER_AXI_CACHE_DATA_AWCACHE_MASK_MODIFY(r, x) \
   (((x) & 0x0000000f) | ((r) & 0xfffffff0))

/* Memory type: elb_ms_csr::filter_acp                                     */
/* Memory template: elb_ms_csr::filter_acp                                 */
/* Source filename: elba/design/ms/src/ms_inval_filter.gcsr, line: 177     */
#define ELB_MS_CSR_FILTER_ACP_SIZE 0x20
#define ELB_MS_CSR_FILTER_ACP_BYTE_SIZE 0x80
#define ELB_MS_CSR_FILTER_ACP_ENTRIES 0x20
#define ELB_MS_CSR_FILTER_ACP_MSB 9
#define ELB_MS_CSR_FILTER_ACP_LSB 0
#define ELB_MS_CSR_FILTER_ACP_WIDTH 10
#define ELB_MS_CSR_FILTER_ACP_MASK 0x03ff
#define ELB_MS_CSR_FILTER_ACP_GET(x) ((x) & 0x03ff)
#define ELB_MS_CSR_FILTER_ACP_SET(x) ((x) & 0x03ff)
/* Register member: elb_ms_csr::filter_acp.data                            */
/* Register type referenced: elb_ms_csr::filter_acp::data                  */
/* Register template referenced: elb_ms_csr::filter_acp::data              */
#define ELB_MS_CSR_FILTER_ACP_DATA_OFFSET 0x0
#define ELB_MS_CSR_FILTER_ACP_DATA_BYTE_OFFSET 0x0
#define ELB_MS_CSR_FILTER_ACP_DATA_READ_ACCESS 1
#define ELB_MS_CSR_FILTER_ACP_DATA_WRITE_ACCESS 1
#define ELB_MS_CSR_FILTER_ACP_DATA_RESET_VALUE 0x0000
#define ELB_MS_CSR_FILTER_ACP_DATA_RESET_MASK 0xfc00
#define ELB_MS_CSR_FILTER_ACP_DATA_READ_MASK 0xffff
#define ELB_MS_CSR_FILTER_ACP_DATA_WRITE_MASK 0x03ff

/* Register type: elb_ms_csr::filter_acp::data                             */
/* Register template: elb_ms_csr::filter_acp::data                         */
/* Source filename: elba/design/ms/src/ms_inval_filter.gcsr, line: 186     */
/* Field member: elb_ms_csr::filter_acp::data.roverwrite                   */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 112 */
#define ELB_MS_CSR_FILTER_ACP_DATA_ROVERWRITE_MSB 9
#define ELB_MS_CSR_FILTER_ACP_DATA_ROVERWRITE_LSB 5
#define ELB_MS_CSR_FILTER_ACP_DATA_ROVERWRITE_WIDTH 5
#define ELB_MS_CSR_FILTER_ACP_DATA_ROVERWRITE_READ_ACCESS 1
#define ELB_MS_CSR_FILTER_ACP_DATA_ROVERWRITE_WRITE_ACCESS 1
#define ELB_MS_CSR_FILTER_ACP_DATA_ROVERWRITE_FIELD_MASK 0x03e0
#define ELB_MS_CSR_FILTER_ACP_DATA_ROVERWRITE_GET(x) (((x) & 0x03e0) >> 5)
#define ELB_MS_CSR_FILTER_ACP_DATA_ROVERWRITE_SET(x) (((x) << 5) & 0x03e0)
#define ELB_MS_CSR_FILTER_ACP_DATA_ROVERWRITE_MODIFY(r, x) \
   ((((x) << 5) & 0x03e0) | ((r) & 0xfc1f))
/* Field member: elb_ms_csr::filter_acp::data.woverwrite                   */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 112 */
#define ELB_MS_CSR_FILTER_ACP_DATA_WOVERWRITE_MSB 4
#define ELB_MS_CSR_FILTER_ACP_DATA_WOVERWRITE_LSB 0
#define ELB_MS_CSR_FILTER_ACP_DATA_WOVERWRITE_WIDTH 5
#define ELB_MS_CSR_FILTER_ACP_DATA_WOVERWRITE_READ_ACCESS 1
#define ELB_MS_CSR_FILTER_ACP_DATA_WOVERWRITE_WRITE_ACCESS 1
#define ELB_MS_CSR_FILTER_ACP_DATA_WOVERWRITE_FIELD_MASK 0x001f
#define ELB_MS_CSR_FILTER_ACP_DATA_WOVERWRITE_GET(x) ((x) & 0x001f)
#define ELB_MS_CSR_FILTER_ACP_DATA_WOVERWRITE_SET(x) ((x) & 0x001f)
#define ELB_MS_CSR_FILTER_ACP_DATA_WOVERWRITE_MODIFY(r, x) \
   (((x) & 0x001f) | ((r) & 0xffe0))

/* Memory type: elb_ms_csr::filter_addr_ctl                                */
/* Memory template: elb_ms_csr::filter_addr_ctl                            */
/* Source filename: elba/design/ms/src/ms_inval_filter.gcsr, line: 197     */
#define ELB_MS_CSR_FILTER_ADDR_CTL_SIZE 0x20
#define ELB_MS_CSR_FILTER_ADDR_CTL_BYTE_SIZE 0x80
#define ELB_MS_CSR_FILTER_ADDR_CTL_ENTRIES 0x20
#define ELB_MS_CSR_FILTER_ADDR_CTL_MSB 13
#define ELB_MS_CSR_FILTER_ADDR_CTL_LSB 0
#define ELB_MS_CSR_FILTER_ADDR_CTL_WIDTH 14
#define ELB_MS_CSR_FILTER_ADDR_CTL_MASK 0x3fff
#define ELB_MS_CSR_FILTER_ADDR_CTL_GET(x) ((x) & 0x3fff)
#define ELB_MS_CSR_FILTER_ADDR_CTL_SET(x) ((x) & 0x3fff)
/* Register member: elb_ms_csr::filter_addr_ctl.value                      */
/* Register type referenced: elb_ms_csr::filter_addr_ctl::value            */
/* Register template referenced: elb_ms_csr::filter_addr_ctl::value        */
#define ELB_MS_CSR_FILTER_ADDR_CTL_VALUE_OFFSET 0x0
#define ELB_MS_CSR_FILTER_ADDR_CTL_VALUE_BYTE_OFFSET 0x0
#define ELB_MS_CSR_FILTER_ADDR_CTL_VALUE_READ_ACCESS 1
#define ELB_MS_CSR_FILTER_ADDR_CTL_VALUE_WRITE_ACCESS 1
#define ELB_MS_CSR_FILTER_ADDR_CTL_VALUE_RESET_VALUE 0x0000
#define ELB_MS_CSR_FILTER_ADDR_CTL_VALUE_RESET_MASK 0xc000
#define ELB_MS_CSR_FILTER_ADDR_CTL_VALUE_READ_MASK 0xffff
#define ELB_MS_CSR_FILTER_ADDR_CTL_VALUE_WRITE_MASK 0x3fff

/* Register type: elb_ms_csr::filter_addr_ctl::value                       */
/* Register template: elb_ms_csr::filter_addr_ctl::value                   */
/* Source filename: elba/design/ms/src/ms_inval_filter.gcsr, line: 206     */
/* Field member: elb_ms_csr::filter_addr_ctl::value.round64                */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 112 */
#define ELB_MS_CSR_FILTER_ADDR_CTL_VALUE_ROUND64_MSB 13
#define ELB_MS_CSR_FILTER_ADDR_CTL_VALUE_ROUND64_LSB 13
#define ELB_MS_CSR_FILTER_ADDR_CTL_VALUE_ROUND64_WIDTH 1
#define ELB_MS_CSR_FILTER_ADDR_CTL_VALUE_ROUND64_READ_ACCESS 1
#define ELB_MS_CSR_FILTER_ADDR_CTL_VALUE_ROUND64_WRITE_ACCESS 1
#define ELB_MS_CSR_FILTER_ADDR_CTL_VALUE_ROUND64_FIELD_MASK 0x2000
#define ELB_MS_CSR_FILTER_ADDR_CTL_VALUE_ROUND64_GET(x) \
   (((x) & 0x2000) >> 13)
#define ELB_MS_CSR_FILTER_ADDR_CTL_VALUE_ROUND64_SET(x) \
   (((x) << 13) & 0x2000)
#define ELB_MS_CSR_FILTER_ADDR_CTL_VALUE_ROUND64_MODIFY(r, x) \
   ((((x) << 13) & 0x2000) | ((r) & 0xdfff))
/* Field member: elb_ms_csr::filter_addr_ctl::value.local_ack              */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 112 */
#define ELB_MS_CSR_FILTER_ADDR_CTL_VALUE_LOCAL_ACK_MSB 12
#define ELB_MS_CSR_FILTER_ADDR_CTL_VALUE_LOCAL_ACK_LSB 12
#define ELB_MS_CSR_FILTER_ADDR_CTL_VALUE_LOCAL_ACK_WIDTH 1
#define ELB_MS_CSR_FILTER_ADDR_CTL_VALUE_LOCAL_ACK_READ_ACCESS 1
#define ELB_MS_CSR_FILTER_ADDR_CTL_VALUE_LOCAL_ACK_WRITE_ACCESS 1
#define ELB_MS_CSR_FILTER_ADDR_CTL_VALUE_LOCAL_ACK_FIELD_MASK 0x1000
#define ELB_MS_CSR_FILTER_ADDR_CTL_VALUE_LOCAL_ACK_GET(x) \
   (((x) & 0x1000) >> 12)
#define ELB_MS_CSR_FILTER_ADDR_CTL_VALUE_LOCAL_ACK_SET(x) \
   (((x) << 12) & 0x1000)
#define ELB_MS_CSR_FILTER_ADDR_CTL_VALUE_LOCAL_ACK_MODIFY(r, x) \
   ((((x) << 12) & 0x1000) | ((r) & 0xefff))
/* Field member: elb_ms_csr::filter_addr_ctl::value.inval_receive          */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 112 */
#define ELB_MS_CSR_FILTER_ADDR_CTL_VALUE_INVAL_RECEIVE_MSB 11
#define ELB_MS_CSR_FILTER_ADDR_CTL_VALUE_INVAL_RECEIVE_LSB 11
#define ELB_MS_CSR_FILTER_ADDR_CTL_VALUE_INVAL_RECEIVE_WIDTH 1
#define ELB_MS_CSR_FILTER_ADDR_CTL_VALUE_INVAL_RECEIVE_READ_ACCESS 1
#define ELB_MS_CSR_FILTER_ADDR_CTL_VALUE_INVAL_RECEIVE_WRITE_ACCESS 1
#define ELB_MS_CSR_FILTER_ADDR_CTL_VALUE_INVAL_RECEIVE_FIELD_MASK 0x0800
#define ELB_MS_CSR_FILTER_ADDR_CTL_VALUE_INVAL_RECEIVE_GET(x) \
   (((x) & 0x0800) >> 11)
#define ELB_MS_CSR_FILTER_ADDR_CTL_VALUE_INVAL_RECEIVE_SET(x) \
   (((x) << 11) & 0x0800)
#define ELB_MS_CSR_FILTER_ADDR_CTL_VALUE_INVAL_RECEIVE_MODIFY(r, x) \
   ((((x) << 11) & 0x0800) | ((r) & 0xf7ff))
/* Field member: elb_ms_csr::filter_addr_ctl::value.inval_send             */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 112 */
#define ELB_MS_CSR_FILTER_ADDR_CTL_VALUE_INVAL_SEND_MSB 10
#define ELB_MS_CSR_FILTER_ADDR_CTL_VALUE_INVAL_SEND_LSB 10
#define ELB_MS_CSR_FILTER_ADDR_CTL_VALUE_INVAL_SEND_WIDTH 1
#define ELB_MS_CSR_FILTER_ADDR_CTL_VALUE_INVAL_SEND_READ_ACCESS 1
#define ELB_MS_CSR_FILTER_ADDR_CTL_VALUE_INVAL_SEND_WRITE_ACCESS 1
#define ELB_MS_CSR_FILTER_ADDR_CTL_VALUE_INVAL_SEND_FIELD_MASK 0x0400
#define ELB_MS_CSR_FILTER_ADDR_CTL_VALUE_INVAL_SEND_GET(x) \
   (((x) & 0x0400) >> 10)
#define ELB_MS_CSR_FILTER_ADDR_CTL_VALUE_INVAL_SEND_SET(x) \
   (((x) << 10) & 0x0400)
#define ELB_MS_CSR_FILTER_ADDR_CTL_VALUE_INVAL_SEND_MODIFY(r, x) \
   ((((x) << 10) & 0x0400) | ((r) & 0xfbff))
/* Field member: elb_ms_csr::filter_addr_ctl::value.use_cache              */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 112 */
#define ELB_MS_CSR_FILTER_ADDR_CTL_VALUE_USE_CACHE_MSB 9
#define ELB_MS_CSR_FILTER_ADDR_CTL_VALUE_USE_CACHE_LSB 9
#define ELB_MS_CSR_FILTER_ADDR_CTL_VALUE_USE_CACHE_WIDTH 1
#define ELB_MS_CSR_FILTER_ADDR_CTL_VALUE_USE_CACHE_READ_ACCESS 1
#define ELB_MS_CSR_FILTER_ADDR_CTL_VALUE_USE_CACHE_WRITE_ACCESS 1
#define ELB_MS_CSR_FILTER_ADDR_CTL_VALUE_USE_CACHE_FIELD_MASK 0x0200
#define ELB_MS_CSR_FILTER_ADDR_CTL_VALUE_USE_CACHE_GET(x) \
   (((x) & 0x0200) >> 9)
#define ELB_MS_CSR_FILTER_ADDR_CTL_VALUE_USE_CACHE_SET(x) \
   (((x) << 9) & 0x0200)
#define ELB_MS_CSR_FILTER_ADDR_CTL_VALUE_USE_CACHE_MODIFY(r, x) \
   ((((x) << 9) & 0x0200) | ((r) & 0xfdff))
/* Field member: elb_ms_csr::filter_addr_ctl::value.log_resp               */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 112 */
#define ELB_MS_CSR_FILTER_ADDR_CTL_VALUE_LOG_RESP_MSB 8
#define ELB_MS_CSR_FILTER_ADDR_CTL_VALUE_LOG_RESP_LSB 8
#define ELB_MS_CSR_FILTER_ADDR_CTL_VALUE_LOG_RESP_WIDTH 1
#define ELB_MS_CSR_FILTER_ADDR_CTL_VALUE_LOG_RESP_READ_ACCESS 1
#define ELB_MS_CSR_FILTER_ADDR_CTL_VALUE_LOG_RESP_WRITE_ACCESS 1
#define ELB_MS_CSR_FILTER_ADDR_CTL_VALUE_LOG_RESP_FIELD_MASK 0x0100
#define ELB_MS_CSR_FILTER_ADDR_CTL_VALUE_LOG_RESP_GET(x) \
   (((x) & 0x0100) >> 8)
#define ELB_MS_CSR_FILTER_ADDR_CTL_VALUE_LOG_RESP_SET(x) \
   (((x) << 8) & 0x0100)
#define ELB_MS_CSR_FILTER_ADDR_CTL_VALUE_LOG_RESP_MODIFY(r, x) \
   ((((x) << 8) & 0x0100) | ((r) & 0xfeff))
/* Field member: elb_ms_csr::filter_addr_ctl::value.log_req                */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 112 */
#define ELB_MS_CSR_FILTER_ADDR_CTL_VALUE_LOG_REQ_MSB 7
#define ELB_MS_CSR_FILTER_ADDR_CTL_VALUE_LOG_REQ_LSB 7
#define ELB_MS_CSR_FILTER_ADDR_CTL_VALUE_LOG_REQ_WIDTH 1
#define ELB_MS_CSR_FILTER_ADDR_CTL_VALUE_LOG_REQ_READ_ACCESS 1
#define ELB_MS_CSR_FILTER_ADDR_CTL_VALUE_LOG_REQ_WRITE_ACCESS 1
#define ELB_MS_CSR_FILTER_ADDR_CTL_VALUE_LOG_REQ_FIELD_MASK 0x0080
#define ELB_MS_CSR_FILTER_ADDR_CTL_VALUE_LOG_REQ_GET(x) (((x) & 0x0080) >> 7)
#define ELB_MS_CSR_FILTER_ADDR_CTL_VALUE_LOG_REQ_SET(x) \
   (((x) << 7) & 0x0080)
#define ELB_MS_CSR_FILTER_ADDR_CTL_VALUE_LOG_REQ_MODIFY(r, x) \
   ((((x) << 7) & 0x0080) | ((r) & 0xff7f))
/* Field member: elb_ms_csr::filter_addr_ctl::value.write_interrupt        */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 112 */
#define ELB_MS_CSR_FILTER_ADDR_CTL_VALUE_WRITE_INTERRUPT_MSB 6
#define ELB_MS_CSR_FILTER_ADDR_CTL_VALUE_WRITE_INTERRUPT_LSB 6
#define ELB_MS_CSR_FILTER_ADDR_CTL_VALUE_WRITE_INTERRUPT_WIDTH 1
#define ELB_MS_CSR_FILTER_ADDR_CTL_VALUE_WRITE_INTERRUPT_READ_ACCESS 1
#define ELB_MS_CSR_FILTER_ADDR_CTL_VALUE_WRITE_INTERRUPT_WRITE_ACCESS 1
#define ELB_MS_CSR_FILTER_ADDR_CTL_VALUE_WRITE_INTERRUPT_FIELD_MASK 0x0040
#define ELB_MS_CSR_FILTER_ADDR_CTL_VALUE_WRITE_INTERRUPT_GET(x) \
   (((x) & 0x0040) >> 6)
#define ELB_MS_CSR_FILTER_ADDR_CTL_VALUE_WRITE_INTERRUPT_SET(x) \
   (((x) << 6) & 0x0040)
#define ELB_MS_CSR_FILTER_ADDR_CTL_VALUE_WRITE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 6) & 0x0040) | ((r) & 0xffbf))
/* Field member: elb_ms_csr::filter_addr_ctl::value.read_interrupt         */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 112 */
#define ELB_MS_CSR_FILTER_ADDR_CTL_VALUE_READ_INTERRUPT_MSB 5
#define ELB_MS_CSR_FILTER_ADDR_CTL_VALUE_READ_INTERRUPT_LSB 5
#define ELB_MS_CSR_FILTER_ADDR_CTL_VALUE_READ_INTERRUPT_WIDTH 1
#define ELB_MS_CSR_FILTER_ADDR_CTL_VALUE_READ_INTERRUPT_READ_ACCESS 1
#define ELB_MS_CSR_FILTER_ADDR_CTL_VALUE_READ_INTERRUPT_WRITE_ACCESS 1
#define ELB_MS_CSR_FILTER_ADDR_CTL_VALUE_READ_INTERRUPT_FIELD_MASK 0x0020
#define ELB_MS_CSR_FILTER_ADDR_CTL_VALUE_READ_INTERRUPT_GET(x) \
   (((x) & 0x0020) >> 5)
#define ELB_MS_CSR_FILTER_ADDR_CTL_VALUE_READ_INTERRUPT_SET(x) \
   (((x) << 5) & 0x0020)
#define ELB_MS_CSR_FILTER_ADDR_CTL_VALUE_READ_INTERRUPT_MODIFY(r, x) \
   ((((x) << 5) & 0x0020) | ((r) & 0xffdf))
/* Field member: elb_ms_csr::filter_addr_ctl::value.write_freeze           */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 112 */
#define ELB_MS_CSR_FILTER_ADDR_CTL_VALUE_WRITE_FREEZE_MSB 4
#define ELB_MS_CSR_FILTER_ADDR_CTL_VALUE_WRITE_FREEZE_LSB 4
#define ELB_MS_CSR_FILTER_ADDR_CTL_VALUE_WRITE_FREEZE_WIDTH 1
#define ELB_MS_CSR_FILTER_ADDR_CTL_VALUE_WRITE_FREEZE_READ_ACCESS 1
#define ELB_MS_CSR_FILTER_ADDR_CTL_VALUE_WRITE_FREEZE_WRITE_ACCESS 1
#define ELB_MS_CSR_FILTER_ADDR_CTL_VALUE_WRITE_FREEZE_FIELD_MASK 0x0010
#define ELB_MS_CSR_FILTER_ADDR_CTL_VALUE_WRITE_FREEZE_GET(x) \
   (((x) & 0x0010) >> 4)
#define ELB_MS_CSR_FILTER_ADDR_CTL_VALUE_WRITE_FREEZE_SET(x) \
   (((x) << 4) & 0x0010)
#define ELB_MS_CSR_FILTER_ADDR_CTL_VALUE_WRITE_FREEZE_MODIFY(r, x) \
   ((((x) << 4) & 0x0010) | ((r) & 0xffef))
/* Field member: elb_ms_csr::filter_addr_ctl::value.read_freeze            */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 112 */
#define ELB_MS_CSR_FILTER_ADDR_CTL_VALUE_READ_FREEZE_MSB 3
#define ELB_MS_CSR_FILTER_ADDR_CTL_VALUE_READ_FREEZE_LSB 3
#define ELB_MS_CSR_FILTER_ADDR_CTL_VALUE_READ_FREEZE_WIDTH 1
#define ELB_MS_CSR_FILTER_ADDR_CTL_VALUE_READ_FREEZE_READ_ACCESS 1
#define ELB_MS_CSR_FILTER_ADDR_CTL_VALUE_READ_FREEZE_WRITE_ACCESS 1
#define ELB_MS_CSR_FILTER_ADDR_CTL_VALUE_READ_FREEZE_FIELD_MASK 0x0008
#define ELB_MS_CSR_FILTER_ADDR_CTL_VALUE_READ_FREEZE_GET(x) \
   (((x) & 0x0008) >> 3)
#define ELB_MS_CSR_FILTER_ADDR_CTL_VALUE_READ_FREEZE_SET(x) \
   (((x) << 3) & 0x0008)
#define ELB_MS_CSR_FILTER_ADDR_CTL_VALUE_READ_FREEZE_MODIFY(r, x) \
   ((((x) << 3) & 0x0008) | ((r) & 0xfff7))
/* Field member: elb_ms_csr::filter_addr_ctl::value.write_access           */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 112 */
#define ELB_MS_CSR_FILTER_ADDR_CTL_VALUE_WRITE_ACCESS_MSB 2
#define ELB_MS_CSR_FILTER_ADDR_CTL_VALUE_WRITE_ACCESS_LSB 2
#define ELB_MS_CSR_FILTER_ADDR_CTL_VALUE_WRITE_ACCESS_WIDTH 1
#define ELB_MS_CSR_FILTER_ADDR_CTL_VALUE_WRITE_ACCESS_READ_ACCESS 1
#define ELB_MS_CSR_FILTER_ADDR_CTL_VALUE_WRITE_ACCESS_WRITE_ACCESS 1
#define ELB_MS_CSR_FILTER_ADDR_CTL_VALUE_WRITE_ACCESS_FIELD_MASK 0x0004
#define ELB_MS_CSR_FILTER_ADDR_CTL_VALUE_WRITE_ACCESS_GET(x) \
   (((x) & 0x0004) >> 2)
#define ELB_MS_CSR_FILTER_ADDR_CTL_VALUE_WRITE_ACCESS_SET(x) \
   (((x) << 2) & 0x0004)
#define ELB_MS_CSR_FILTER_ADDR_CTL_VALUE_WRITE_ACCESS_MODIFY(r, x) \
   ((((x) << 2) & 0x0004) | ((r) & 0xfffb))
/* Field member: elb_ms_csr::filter_addr_ctl::value.read_access            */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 112 */
#define ELB_MS_CSR_FILTER_ADDR_CTL_VALUE_READ_ACCESS_MSB 1
#define ELB_MS_CSR_FILTER_ADDR_CTL_VALUE_READ_ACCESS_LSB 1
#define ELB_MS_CSR_FILTER_ADDR_CTL_VALUE_READ_ACCESS_WIDTH 1
#define ELB_MS_CSR_FILTER_ADDR_CTL_VALUE_READ_ACCESS_READ_ACCESS 1
#define ELB_MS_CSR_FILTER_ADDR_CTL_VALUE_READ_ACCESS_WRITE_ACCESS 1
#define ELB_MS_CSR_FILTER_ADDR_CTL_VALUE_READ_ACCESS_FIELD_MASK 0x0002
#define ELB_MS_CSR_FILTER_ADDR_CTL_VALUE_READ_ACCESS_GET(x) \
   (((x) & 0x0002) >> 1)
#define ELB_MS_CSR_FILTER_ADDR_CTL_VALUE_READ_ACCESS_SET(x) \
   (((x) << 1) & 0x0002)
#define ELB_MS_CSR_FILTER_ADDR_CTL_VALUE_READ_ACCESS_MODIFY(r, x) \
   ((((x) << 1) & 0x0002) | ((r) & 0xfffd))
/* Field member: elb_ms_csr::filter_addr_ctl::value.valid                  */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 112 */
#define ELB_MS_CSR_FILTER_ADDR_CTL_VALUE_VALID_MSB 0
#define ELB_MS_CSR_FILTER_ADDR_CTL_VALUE_VALID_LSB 0
#define ELB_MS_CSR_FILTER_ADDR_CTL_VALUE_VALID_WIDTH 1
#define ELB_MS_CSR_FILTER_ADDR_CTL_VALUE_VALID_READ_ACCESS 1
#define ELB_MS_CSR_FILTER_ADDR_CTL_VALUE_VALID_WRITE_ACCESS 1
#define ELB_MS_CSR_FILTER_ADDR_CTL_VALUE_VALID_FIELD_MASK 0x0001
#define ELB_MS_CSR_FILTER_ADDR_CTL_VALUE_VALID_GET(x) ((x) & 0x0001)
#define ELB_MS_CSR_FILTER_ADDR_CTL_VALUE_VALID_SET(x) ((x) & 0x0001)
#define ELB_MS_CSR_FILTER_ADDR_CTL_VALUE_VALID_MODIFY(r, x) \
   (((x) & 0x0001) | ((r) & 0xfffe))

/* Register type: elb_ms_csr::filter_freeze_ctl                            */
/* Register template: elb_ms_csr::filter_freeze_ctl                        */
/* Source filename: elba/design/ms/src/ms_inval_filter.gcsr, line: 225     */
/* Field member: elb_ms_csr::filter_freeze_ctl.go                          */
/* Source filename: elba/design/ms/src/ms_inval_filter.gcsr, line: 230     */
#define ELB_MS_CSR_FILTER_FREEZE_CTL_GO_MSB 0
#define ELB_MS_CSR_FILTER_FREEZE_CTL_GO_LSB 0
#define ELB_MS_CSR_FILTER_FREEZE_CTL_GO_WIDTH 1
#define ELB_MS_CSR_FILTER_FREEZE_CTL_GO_READ_ACCESS 1
#define ELB_MS_CSR_FILTER_FREEZE_CTL_GO_WRITE_ACCESS 1
#define ELB_MS_CSR_FILTER_FREEZE_CTL_GO_RESET 0x0
#define ELB_MS_CSR_FILTER_FREEZE_CTL_GO_FIELD_MASK 0x00000001
#define ELB_MS_CSR_FILTER_FREEZE_CTL_GO_GET(x) ((x) & 0x00000001)
#define ELB_MS_CSR_FILTER_FREEZE_CTL_GO_SET(x) ((x) & 0x00000001)
#define ELB_MS_CSR_FILTER_FREEZE_CTL_GO_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Memory type: elb_ms_csr::filter_hit_count                               */
/* Memory template: elb_ms_csr::filter_hit_count                           */
/* Source filename: elba/design/ms/src/ms_inval_filter.gcsr, line: 240     */
#define ELB_MS_CSR_FILTER_HIT_COUNT_SIZE 0x20
#define ELB_MS_CSR_FILTER_HIT_COUNT_BYTE_SIZE 0x80
#define ELB_MS_CSR_FILTER_HIT_COUNT_ENTRIES 0x20
#define ELB_MS_CSR_FILTER_HIT_COUNT_MSB 31
#define ELB_MS_CSR_FILTER_HIT_COUNT_LSB 0
#define ELB_MS_CSR_FILTER_HIT_COUNT_WIDTH 32
#define ELB_MS_CSR_FILTER_HIT_COUNT_MASK 0xffffffff
#define ELB_MS_CSR_FILTER_HIT_COUNT_GET(x) ((x) & 0xffffffff)
#define ELB_MS_CSR_FILTER_HIT_COUNT_SET(x) ((x) & 0xffffffff)
/* Register member: elb_ms_csr::filter_hit_count.value                     */
/* Register type referenced: elb_ms_csr::filter_hit_count::value           */
/* Register template referenced: elb_ms_csr::filter_hit_count::value       */
#define ELB_MS_CSR_FILTER_HIT_COUNT_VALUE_OFFSET 0x0
#define ELB_MS_CSR_FILTER_HIT_COUNT_VALUE_BYTE_OFFSET 0x0
#define ELB_MS_CSR_FILTER_HIT_COUNT_VALUE_READ_ACCESS 1
#define ELB_MS_CSR_FILTER_HIT_COUNT_VALUE_WRITE_ACCESS 1
#define ELB_MS_CSR_FILTER_HIT_COUNT_VALUE_READ_MASK 0xffffffff
#define ELB_MS_CSR_FILTER_HIT_COUNT_VALUE_WRITE_MASK 0xffffffff

/* Register type: elb_ms_csr::filter_hit_count::value                      */
/* Register template: elb_ms_csr::filter_hit_count::value                  */
/* Source filename: elba/design/ms/src/ms_inval_filter.gcsr, line: 249     */
/* Field member: elb_ms_csr::filter_hit_count::value.wr_value              */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 112 */
#define ELB_MS_CSR_FILTER_HIT_COUNT_VALUE_WR_VALUE_MSB 31
#define ELB_MS_CSR_FILTER_HIT_COUNT_VALUE_WR_VALUE_LSB 16
#define ELB_MS_CSR_FILTER_HIT_COUNT_VALUE_WR_VALUE_WIDTH 16
#define ELB_MS_CSR_FILTER_HIT_COUNT_VALUE_WR_VALUE_READ_ACCESS 1
#define ELB_MS_CSR_FILTER_HIT_COUNT_VALUE_WR_VALUE_WRITE_ACCESS 1
#define ELB_MS_CSR_FILTER_HIT_COUNT_VALUE_WR_VALUE_FIELD_MASK 0xffff0000
#define ELB_MS_CSR_FILTER_HIT_COUNT_VALUE_WR_VALUE_GET(x) \
   (((x) & 0xffff0000) >> 16)
#define ELB_MS_CSR_FILTER_HIT_COUNT_VALUE_WR_VALUE_SET(x) \
   (((x) << 16) & 0xffff0000)
#define ELB_MS_CSR_FILTER_HIT_COUNT_VALUE_WR_VALUE_MODIFY(r, x) \
   ((((x) << 16) & 0xffff0000) | ((r) & 0x0000ffff))
/* Field member: elb_ms_csr::filter_hit_count::value.rd_value              */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 112 */
#define ELB_MS_CSR_FILTER_HIT_COUNT_VALUE_RD_VALUE_MSB 15
#define ELB_MS_CSR_FILTER_HIT_COUNT_VALUE_RD_VALUE_LSB 0
#define ELB_MS_CSR_FILTER_HIT_COUNT_VALUE_RD_VALUE_WIDTH 16
#define ELB_MS_CSR_FILTER_HIT_COUNT_VALUE_RD_VALUE_READ_ACCESS 1
#define ELB_MS_CSR_FILTER_HIT_COUNT_VALUE_RD_VALUE_WRITE_ACCESS 1
#define ELB_MS_CSR_FILTER_HIT_COUNT_VALUE_RD_VALUE_FIELD_MASK 0x0000ffff
#define ELB_MS_CSR_FILTER_HIT_COUNT_VALUE_RD_VALUE_GET(x) ((x) & 0x0000ffff)
#define ELB_MS_CSR_FILTER_HIT_COUNT_VALUE_RD_VALUE_SET(x) ((x) & 0x0000ffff)
#define ELB_MS_CSR_FILTER_HIT_COUNT_VALUE_RD_VALUE_MODIFY(r, x) \
   (((x) & 0x0000ffff) | ((r) & 0xffff0000))

/* Register type: elb_ms_csr::CNT_read_deny                                */
/* Register template: elb_ms_csr::CNT_read_deny                            */
/* Source filename: elba/design/ms/src/ms_inval_filter.gcsr, line: 256     */
/* Field member: elb_ms_csr::CNT_read_deny.counter                         */
/* Source filename: elba/design/ms/src/ms_inval_filter.gcsr, line: 260     */
#define ELB_MS_CSR_CNT_READ_DENY_COUNTER_MSB 15
#define ELB_MS_CSR_CNT_READ_DENY_COUNTER_LSB 0
#define ELB_MS_CSR_CNT_READ_DENY_COUNTER_WIDTH 16
#define ELB_MS_CSR_CNT_READ_DENY_COUNTER_READ_ACCESS 1
#define ELB_MS_CSR_CNT_READ_DENY_COUNTER_WRITE_ACCESS 1
#define ELB_MS_CSR_CNT_READ_DENY_COUNTER_RESET 0x0000
#define ELB_MS_CSR_CNT_READ_DENY_COUNTER_FIELD_MASK 0x0000ffff
#define ELB_MS_CSR_CNT_READ_DENY_COUNTER_GET(x) ((x) & 0x0000ffff)
#define ELB_MS_CSR_CNT_READ_DENY_COUNTER_SET(x) ((x) & 0x0000ffff)
#define ELB_MS_CSR_CNT_READ_DENY_COUNTER_MODIFY(r, x) \
   (((x) & 0x0000ffff) | ((r) & 0xffff0000))

/* Register type: elb_ms_csr::CNT_write_deny                               */
/* Register template: elb_ms_csr::CNT_write_deny                           */
/* Source filename: elba/design/ms/src/ms_inval_filter.gcsr, line: 267     */
/* Field member: elb_ms_csr::CNT_write_deny.counter                        */
/* Source filename: elba/design/ms/src/ms_inval_filter.gcsr, line: 271     */
#define ELB_MS_CSR_CNT_WRITE_DENY_COUNTER_MSB 15
#define ELB_MS_CSR_CNT_WRITE_DENY_COUNTER_LSB 0
#define ELB_MS_CSR_CNT_WRITE_DENY_COUNTER_WIDTH 16
#define ELB_MS_CSR_CNT_WRITE_DENY_COUNTER_READ_ACCESS 1
#define ELB_MS_CSR_CNT_WRITE_DENY_COUNTER_WRITE_ACCESS 1
#define ELB_MS_CSR_CNT_WRITE_DENY_COUNTER_RESET 0x0000
#define ELB_MS_CSR_CNT_WRITE_DENY_COUNTER_FIELD_MASK 0x0000ffff
#define ELB_MS_CSR_CNT_WRITE_DENY_COUNTER_GET(x) ((x) & 0x0000ffff)
#define ELB_MS_CSR_CNT_WRITE_DENY_COUNTER_SET(x) ((x) & 0x0000ffff)
#define ELB_MS_CSR_CNT_WRITE_DENY_COUNTER_MODIFY(r, x) \
   (((x) & 0x0000ffff) | ((r) & 0xffff0000))

/* Register type: elb_ms_csr::CFG_clear_filter                             */
/* Register template: elb_ms_csr::CFG_clear_filter                         */
/* Source filename: elba/design/ms/src/ms_inval_filter.gcsr, line: 278     */
/* Field member: elb_ms_csr::CFG_clear_filter.pulse                        */
/* Source filename: elba/design/ms/src/ms_inval_filter.gcsr, line: 283     */
#define ELB_MS_CSR_CFG_CLEAR_FILTER_PULSE_MSB 0
#define ELB_MS_CSR_CFG_CLEAR_FILTER_PULSE_LSB 0
#define ELB_MS_CSR_CFG_CLEAR_FILTER_PULSE_WIDTH 1
#define ELB_MS_CSR_CFG_CLEAR_FILTER_PULSE_READ_ACCESS 1
#define ELB_MS_CSR_CFG_CLEAR_FILTER_PULSE_WRITE_ACCESS 1
#define ELB_MS_CSR_CFG_CLEAR_FILTER_PULSE_RESET 0x0
#define ELB_MS_CSR_CFG_CLEAR_FILTER_PULSE_FIELD_MASK 0x00000001
#define ELB_MS_CSR_CFG_CLEAR_FILTER_PULSE_GET(x) ((x) & 0x00000001)
#define ELB_MS_CSR_CFG_CLEAR_FILTER_PULSE_SET(x) ((x) & 0x00000001)
#define ELB_MS_CSR_CFG_CLEAR_FILTER_PULSE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: elb_ms_csr::STA_write_deny                               */
/* Register template: elb_ms_csr::STA_write_deny                           */
/* Source filename: elba/design/ms/src/ms_inval_filter.gcsr, line: 293     */
/* Field member: elb_ms_csr::STA_write_deny.address                        */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 74 */
#define ELB_MS_CSR_STA_WRITE_DENY_ADDRESS_MSB 31
#define ELB_MS_CSR_STA_WRITE_DENY_ADDRESS_LSB 0
#define ELB_MS_CSR_STA_WRITE_DENY_ADDRESS_WIDTH 32
#define ELB_MS_CSR_STA_WRITE_DENY_ADDRESS_READ_ACCESS 1
#define ELB_MS_CSR_STA_WRITE_DENY_ADDRESS_WRITE_ACCESS 0
#define ELB_MS_CSR_STA_WRITE_DENY_ADDRESS_FIELD_MASK 0xffffffff
#define ELB_MS_CSR_STA_WRITE_DENY_ADDRESS_GET(x) ((x) & 0xffffffff)
#define ELB_MS_CSR_STA_WRITE_DENY_ADDRESS_SET(x) ((x) & 0xffffffff)
#define ELB_MS_CSR_STA_WRITE_DENY_ADDRESS_MODIFY(r, x) ((x) & 0xffffffff)

/* Register type: elb_ms_csr::STA_read_deny                                */
/* Register template: elb_ms_csr::STA_read_deny                            */
/* Source filename: elba/design/ms/src/ms_inval_filter.gcsr, line: 301     */
/* Field member: elb_ms_csr::STA_read_deny.address                         */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 74 */
#define ELB_MS_CSR_STA_READ_DENY_ADDRESS_MSB 31
#define ELB_MS_CSR_STA_READ_DENY_ADDRESS_LSB 0
#define ELB_MS_CSR_STA_READ_DENY_ADDRESS_WIDTH 32
#define ELB_MS_CSR_STA_READ_DENY_ADDRESS_READ_ACCESS 1
#define ELB_MS_CSR_STA_READ_DENY_ADDRESS_WRITE_ACCESS 0
#define ELB_MS_CSR_STA_READ_DENY_ADDRESS_FIELD_MASK 0xffffffff
#define ELB_MS_CSR_STA_READ_DENY_ADDRESS_GET(x) ((x) & 0xffffffff)
#define ELB_MS_CSR_STA_READ_DENY_ADDRESS_SET(x) ((x) & 0xffffffff)
#define ELB_MS_CSR_STA_READ_DENY_ADDRESS_MODIFY(r, x) ((x) & 0xffffffff)

/* Register type: elb_ms_csr::STA_reads                                    */
/* Register template: elb_ms_csr::STA_reads                                */
/* Source filename: elba/design/ms/src/ms_inval_filter.gcsr, line: 309     */
/* Field member: elb_ms_csr::STA_reads.pending                             */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 74 */
#define ELB_MS_CSR_STA_READS_PENDING_MSB 7
#define ELB_MS_CSR_STA_READS_PENDING_LSB 0
#define ELB_MS_CSR_STA_READS_PENDING_WIDTH 8
#define ELB_MS_CSR_STA_READS_PENDING_READ_ACCESS 1
#define ELB_MS_CSR_STA_READS_PENDING_WRITE_ACCESS 0
#define ELB_MS_CSR_STA_READS_PENDING_FIELD_MASK 0x000000ff
#define ELB_MS_CSR_STA_READS_PENDING_GET(x) ((x) & 0x000000ff)
#define ELB_MS_CSR_STA_READS_PENDING_SET(x) ((x) & 0x000000ff)
#define ELB_MS_CSR_STA_READS_PENDING_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Register type: elb_ms_csr::STA_writes                                   */
/* Register template: elb_ms_csr::STA_writes                               */
/* Source filename: elba/design/ms/src/ms_inval_filter.gcsr, line: 317     */
/* Field member: elb_ms_csr::STA_writes.pending                            */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 74 */
#define ELB_MS_CSR_STA_WRITES_PENDING_MSB 7
#define ELB_MS_CSR_STA_WRITES_PENDING_LSB 0
#define ELB_MS_CSR_STA_WRITES_PENDING_WIDTH 8
#define ELB_MS_CSR_STA_WRITES_PENDING_READ_ACCESS 1
#define ELB_MS_CSR_STA_WRITES_PENDING_WRITE_ACCESS 0
#define ELB_MS_CSR_STA_WRITES_PENDING_FIELD_MASK 0x000000ff
#define ELB_MS_CSR_STA_WRITES_PENDING_GET(x) ((x) & 0x000000ff)
#define ELB_MS_CSR_STA_WRITES_PENDING_SET(x) ((x) & 0x000000ff)
#define ELB_MS_CSR_STA_WRITES_PENDING_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Wide Register type: elb_ms_csr::STA_freeze                              */
/* Wide Register template: elb_ms_csr::STA_freeze                          */
/* Source filename: elba/design/ms/src/ms_inval_filter.gcsr, line: 325     */
#define ELB_MS_CSR_STA_FREEZE_SIZE 0x4
#define ELB_MS_CSR_STA_FREEZE_BYTE_SIZE 0x10

/* Register type: elb_ms_csr::STA_freeze::STA_freeze_0_3                   */
/* Register template: elb_ms_csr::STA_freeze::STA_freeze_0_3               */
/* Source filename: elba/design/ms/src/ms_inval_filter.gcsr, line: 325     */
/* Field member: elb_ms_csr::STA_freeze::STA_freeze_0_3.addr_29_0          */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 74 */
#define ELB_MS_CSR_STA_FREEZE_STA_FREEZE_0_3_ADDR_29_0_MSB 31
#define ELB_MS_CSR_STA_FREEZE_STA_FREEZE_0_3_ADDR_29_0_LSB 2
#define ELB_MS_CSR_STA_FREEZE_STA_FREEZE_0_3_ADDR_29_0_WIDTH 30
#define ELB_MS_CSR_STA_FREEZE_STA_FREEZE_0_3_ADDR_29_0_READ_ACCESS 1
#define ELB_MS_CSR_STA_FREEZE_STA_FREEZE_0_3_ADDR_29_0_WRITE_ACCESS 0
#define ELB_MS_CSR_STA_FREEZE_STA_FREEZE_0_3_ADDR_29_0_FIELD_MASK 0xfffffffc
#define ELB_MS_CSR_STA_FREEZE_STA_FREEZE_0_3_ADDR_29_0_GET(x) \
   (((x) & 0xfffffffc) >> 2)
#define ELB_MS_CSR_STA_FREEZE_STA_FREEZE_0_3_ADDR_29_0_SET(x) \
   (((x) << 2) & 0xfffffffc)
#define ELB_MS_CSR_STA_FREEZE_STA_FREEZE_0_3_ADDR_29_0_MODIFY(r, x) \
   ((((x) << 2) & 0xfffffffc) | ((r) & 0x00000003))
/* Field member: elb_ms_csr::STA_freeze::STA_freeze_0_3.wfreeze            */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 74 */
#define ELB_MS_CSR_STA_FREEZE_STA_FREEZE_0_3_WFREEZE_MSB 1
#define ELB_MS_CSR_STA_FREEZE_STA_FREEZE_0_3_WFREEZE_LSB 1
#define ELB_MS_CSR_STA_FREEZE_STA_FREEZE_0_3_WFREEZE_WIDTH 1
#define ELB_MS_CSR_STA_FREEZE_STA_FREEZE_0_3_WFREEZE_READ_ACCESS 1
#define ELB_MS_CSR_STA_FREEZE_STA_FREEZE_0_3_WFREEZE_WRITE_ACCESS 0
#define ELB_MS_CSR_STA_FREEZE_STA_FREEZE_0_3_WFREEZE_FIELD_MASK 0x00000002
#define ELB_MS_CSR_STA_FREEZE_STA_FREEZE_0_3_WFREEZE_GET(x) \
   (((x) & 0x00000002) >> 1)
#define ELB_MS_CSR_STA_FREEZE_STA_FREEZE_0_3_WFREEZE_SET(x) \
   (((x) << 1) & 0x00000002)
#define ELB_MS_CSR_STA_FREEZE_STA_FREEZE_0_3_WFREEZE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: elb_ms_csr::STA_freeze::STA_freeze_0_3.rfreeze            */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 74 */
#define ELB_MS_CSR_STA_FREEZE_STA_FREEZE_0_3_RFREEZE_MSB 0
#define ELB_MS_CSR_STA_FREEZE_STA_FREEZE_0_3_RFREEZE_LSB 0
#define ELB_MS_CSR_STA_FREEZE_STA_FREEZE_0_3_RFREEZE_WIDTH 1
#define ELB_MS_CSR_STA_FREEZE_STA_FREEZE_0_3_RFREEZE_READ_ACCESS 1
#define ELB_MS_CSR_STA_FREEZE_STA_FREEZE_0_3_RFREEZE_WRITE_ACCESS 0
#define ELB_MS_CSR_STA_FREEZE_STA_FREEZE_0_3_RFREEZE_FIELD_MASK 0x00000001
#define ELB_MS_CSR_STA_FREEZE_STA_FREEZE_0_3_RFREEZE_GET(x) \
   ((x) & 0x00000001)
#define ELB_MS_CSR_STA_FREEZE_STA_FREEZE_0_3_RFREEZE_SET(x) \
   ((x) & 0x00000001)
#define ELB_MS_CSR_STA_FREEZE_STA_FREEZE_0_3_RFREEZE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: elb_ms_csr::STA_freeze::STA_freeze_1_3                   */
/* Register template: elb_ms_csr::STA_freeze::STA_freeze_1_3               */
/* Source filename: elba/design/ms/src/ms_inval_filter.gcsr, line: 325     */
/* Field member: elb_ms_csr::STA_freeze::STA_freeze_1_3.addr_61_30         */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 74 */
#define ELB_MS_CSR_STA_FREEZE_STA_FREEZE_1_3_ADDR_61_30_MSB 31
#define ELB_MS_CSR_STA_FREEZE_STA_FREEZE_1_3_ADDR_61_30_LSB 0
#define ELB_MS_CSR_STA_FREEZE_STA_FREEZE_1_3_ADDR_61_30_WIDTH 32
#define ELB_MS_CSR_STA_FREEZE_STA_FREEZE_1_3_ADDR_61_30_READ_ACCESS 1
#define ELB_MS_CSR_STA_FREEZE_STA_FREEZE_1_3_ADDR_61_30_WRITE_ACCESS 0
#define ELB_MS_CSR_STA_FREEZE_STA_FREEZE_1_3_ADDR_61_30_FIELD_MASK 0xffffffff
#define ELB_MS_CSR_STA_FREEZE_STA_FREEZE_1_3_ADDR_61_30_GET(x) \
   ((x) & 0xffffffff)
#define ELB_MS_CSR_STA_FREEZE_STA_FREEZE_1_3_ADDR_61_30_SET(x) \
   ((x) & 0xffffffff)
#define ELB_MS_CSR_STA_FREEZE_STA_FREEZE_1_3_ADDR_61_30_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: elb_ms_csr::STA_freeze::STA_freeze_2_3                   */
/* Register template: elb_ms_csr::STA_freeze::STA_freeze_2_3               */
/* Source filename: elba/design/ms/src/ms_inval_filter.gcsr, line: 325     */
/* Field member: elb_ms_csr::STA_freeze::STA_freeze_2_3.addr_64_62         */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 74 */
#define ELB_MS_CSR_STA_FREEZE_STA_FREEZE_2_3_ADDR_64_62_MSB 2
#define ELB_MS_CSR_STA_FREEZE_STA_FREEZE_2_3_ADDR_64_62_LSB 0
#define ELB_MS_CSR_STA_FREEZE_STA_FREEZE_2_3_ADDR_64_62_WIDTH 3
#define ELB_MS_CSR_STA_FREEZE_STA_FREEZE_2_3_ADDR_64_62_READ_ACCESS 1
#define ELB_MS_CSR_STA_FREEZE_STA_FREEZE_2_3_ADDR_64_62_WRITE_ACCESS 0
#define ELB_MS_CSR_STA_FREEZE_STA_FREEZE_2_3_ADDR_64_62_FIELD_MASK 0x00000007
#define ELB_MS_CSR_STA_FREEZE_STA_FREEZE_2_3_ADDR_64_62_GET(x) \
   ((x) & 0x00000007)
#define ELB_MS_CSR_STA_FREEZE_STA_FREEZE_2_3_ADDR_64_62_SET(x) \
   ((x) & 0x00000007)
#define ELB_MS_CSR_STA_FREEZE_STA_FREEZE_2_3_ADDR_64_62_MODIFY(r, x) \
   (((x) & 0x00000007) | ((r) & 0xfffffff8))

/* Wide Register type: elb_ms_csr::STA_interrupt                           */
/* Wide Register template: elb_ms_csr::STA_interrupt                       */
/* Source filename: elba/design/ms/src/ms_inval_filter.gcsr, line: 335     */
#define ELB_MS_CSR_STA_INTERRUPT_SIZE 0x4
#define ELB_MS_CSR_STA_INTERRUPT_BYTE_SIZE 0x10

/* Register type: elb_ms_csr::STA_interrupt::STA_interrupt_0_3             */
/* Register template: elb_ms_csr::STA_interrupt::STA_interrupt_0_3         */
/* Source filename: elba/design/ms/src/ms_inval_filter.gcsr, line: 335     */
/* Field member: elb_ms_csr::STA_interrupt::STA_interrupt_0_3.addr_30_0    */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 74 */
#define ELB_MS_CSR_STA_INTERRUPT_STA_INTERRUPT_0_3_ADDR_30_0_MSB 31
#define ELB_MS_CSR_STA_INTERRUPT_STA_INTERRUPT_0_3_ADDR_30_0_LSB 1
#define ELB_MS_CSR_STA_INTERRUPT_STA_INTERRUPT_0_3_ADDR_30_0_WIDTH 31
#define ELB_MS_CSR_STA_INTERRUPT_STA_INTERRUPT_0_3_ADDR_30_0_READ_ACCESS 1
#define ELB_MS_CSR_STA_INTERRUPT_STA_INTERRUPT_0_3_ADDR_30_0_WRITE_ACCESS 0
#define ELB_MS_CSR_STA_INTERRUPT_STA_INTERRUPT_0_3_ADDR_30_0_FIELD_MASK 0xfffffffe
#define ELB_MS_CSR_STA_INTERRUPT_STA_INTERRUPT_0_3_ADDR_30_0_GET(x) \
   (((x) & 0xfffffffe) >> 1)
#define ELB_MS_CSR_STA_INTERRUPT_STA_INTERRUPT_0_3_ADDR_30_0_SET(x) \
   (((x) << 1) & 0xfffffffe)
#define ELB_MS_CSR_STA_INTERRUPT_STA_INTERRUPT_0_3_ADDR_30_0_MODIFY(r, x) \
   ((((x) << 1) & 0xfffffffe) | ((r) & 0x00000001))
/* Field member: elb_ms_csr::STA_interrupt::STA_interrupt_0_3.rwinterrupt  */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 74 */
#define ELB_MS_CSR_STA_INTERRUPT_STA_INTERRUPT_0_3_RWINTERRUPT_MSB 0
#define ELB_MS_CSR_STA_INTERRUPT_STA_INTERRUPT_0_3_RWINTERRUPT_LSB 0
#define ELB_MS_CSR_STA_INTERRUPT_STA_INTERRUPT_0_3_RWINTERRUPT_WIDTH 1
#define ELB_MS_CSR_STA_INTERRUPT_STA_INTERRUPT_0_3_RWINTERRUPT_READ_ACCESS 1
#define ELB_MS_CSR_STA_INTERRUPT_STA_INTERRUPT_0_3_RWINTERRUPT_WRITE_ACCESS 0
#define ELB_MS_CSR_STA_INTERRUPT_STA_INTERRUPT_0_3_RWINTERRUPT_FIELD_MASK 0x00000001
#define ELB_MS_CSR_STA_INTERRUPT_STA_INTERRUPT_0_3_RWINTERRUPT_GET(x) \
   ((x) & 0x00000001)
#define ELB_MS_CSR_STA_INTERRUPT_STA_INTERRUPT_0_3_RWINTERRUPT_SET(x) \
   ((x) & 0x00000001)
#define ELB_MS_CSR_STA_INTERRUPT_STA_INTERRUPT_0_3_RWINTERRUPT_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: elb_ms_csr::STA_interrupt::STA_interrupt_1_3             */
/* Register template: elb_ms_csr::STA_interrupt::STA_interrupt_1_3         */
/* Source filename: elba/design/ms/src/ms_inval_filter.gcsr, line: 335     */
/* Field member: elb_ms_csr::STA_interrupt::STA_interrupt_1_3.addr_62_31   */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 74 */
#define ELB_MS_CSR_STA_INTERRUPT_STA_INTERRUPT_1_3_ADDR_62_31_MSB 31
#define ELB_MS_CSR_STA_INTERRUPT_STA_INTERRUPT_1_3_ADDR_62_31_LSB 0
#define ELB_MS_CSR_STA_INTERRUPT_STA_INTERRUPT_1_3_ADDR_62_31_WIDTH 32
#define ELB_MS_CSR_STA_INTERRUPT_STA_INTERRUPT_1_3_ADDR_62_31_READ_ACCESS 1
#define ELB_MS_CSR_STA_INTERRUPT_STA_INTERRUPT_1_3_ADDR_62_31_WRITE_ACCESS 0
#define ELB_MS_CSR_STA_INTERRUPT_STA_INTERRUPT_1_3_ADDR_62_31_FIELD_MASK 0xffffffff
#define ELB_MS_CSR_STA_INTERRUPT_STA_INTERRUPT_1_3_ADDR_62_31_GET(x) \
   ((x) & 0xffffffff)
#define ELB_MS_CSR_STA_INTERRUPT_STA_INTERRUPT_1_3_ADDR_62_31_SET(x) \
   ((x) & 0xffffffff)
#define ELB_MS_CSR_STA_INTERRUPT_STA_INTERRUPT_1_3_ADDR_62_31_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: elb_ms_csr::STA_interrupt::STA_interrupt_2_3             */
/* Register template: elb_ms_csr::STA_interrupt::STA_interrupt_2_3         */
/* Source filename: elba/design/ms/src/ms_inval_filter.gcsr, line: 335     */
/* Field member: elb_ms_csr::STA_interrupt::STA_interrupt_2_3.addr_64_63   */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 74 */
#define ELB_MS_CSR_STA_INTERRUPT_STA_INTERRUPT_2_3_ADDR_64_63_MSB 1
#define ELB_MS_CSR_STA_INTERRUPT_STA_INTERRUPT_2_3_ADDR_64_63_LSB 0
#define ELB_MS_CSR_STA_INTERRUPT_STA_INTERRUPT_2_3_ADDR_64_63_WIDTH 2
#define ELB_MS_CSR_STA_INTERRUPT_STA_INTERRUPT_2_3_ADDR_64_63_READ_ACCESS 1
#define ELB_MS_CSR_STA_INTERRUPT_STA_INTERRUPT_2_3_ADDR_64_63_WRITE_ACCESS 0
#define ELB_MS_CSR_STA_INTERRUPT_STA_INTERRUPT_2_3_ADDR_64_63_FIELD_MASK 0x00000003
#define ELB_MS_CSR_STA_INTERRUPT_STA_INTERRUPT_2_3_ADDR_64_63_GET(x) \
   ((x) & 0x00000003)
#define ELB_MS_CSR_STA_INTERRUPT_STA_INTERRUPT_2_3_ADDR_64_63_SET(x) \
   ((x) & 0x00000003)
#define ELB_MS_CSR_STA_INTERRUPT_STA_INTERRUPT_2_3_ADDR_64_63_MODIFY(r, x) \
   (((x) & 0x00000003) | ((r) & 0xfffffffc))

/* Wide Register type: elb_ms_csr::filter_trace                            */
/* Wide Register template: elb_ms_csr::filter_trace                        */
/* Source filename: elba/design/ms/src/ms_inval_filter.gcsr, line: 344     */
#define ELB_MS_CSR_FILTER_TRACE_SIZE 0x4
#define ELB_MS_CSR_FILTER_TRACE_BYTE_SIZE 0x10

/* Register type: elb_ms_csr::filter_trace::filter_trace_0_3               */
/* Register template: elb_ms_csr::filter_trace::filter_trace_0_3           */
/* Source filename: elba/design/ms/src/ms_inval_filter.gcsr, line: 344     */
/* Field member: elb_ms_csr::filter_trace::filter_trace_0_3.base_addr_22_0 */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 13 */
#define ELB_MS_CSR_FILTER_TRACE_FILTER_TRACE_0_3_BASE_ADDR_22_0_MSB 31
#define ELB_MS_CSR_FILTER_TRACE_FILTER_TRACE_0_3_BASE_ADDR_22_0_LSB 9
#define ELB_MS_CSR_FILTER_TRACE_FILTER_TRACE_0_3_BASE_ADDR_22_0_WIDTH 23
#define ELB_MS_CSR_FILTER_TRACE_FILTER_TRACE_0_3_BASE_ADDR_22_0_READ_ACCESS 1
#define ELB_MS_CSR_FILTER_TRACE_FILTER_TRACE_0_3_BASE_ADDR_22_0_WRITE_ACCESS 1
#define ELB_MS_CSR_FILTER_TRACE_FILTER_TRACE_0_3_BASE_ADDR_22_0_RESET 0x000000
#define ELB_MS_CSR_FILTER_TRACE_FILTER_TRACE_0_3_BASE_ADDR_22_0_FIELD_MASK 0xfffffe00
#define ELB_MS_CSR_FILTER_TRACE_FILTER_TRACE_0_3_BASE_ADDR_22_0_GET(x) \
   (((x) & 0xfffffe00) >> 9)
#define ELB_MS_CSR_FILTER_TRACE_FILTER_TRACE_0_3_BASE_ADDR_22_0_SET(x) \
   (((x) << 9) & 0xfffffe00)
#define ELB_MS_CSR_FILTER_TRACE_FILTER_TRACE_0_3_BASE_ADDR_22_0_MODIFY(r, x) \
   ((((x) << 9) & 0xfffffe00) | ((r) & 0x000001ff))
/* Field member: elb_ms_csr::filter_trace::filter_trace_0_3.awcache        */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 13 */
#define ELB_MS_CSR_FILTER_TRACE_FILTER_TRACE_0_3_AWCACHE_MSB 8
#define ELB_MS_CSR_FILTER_TRACE_FILTER_TRACE_0_3_AWCACHE_LSB 5
#define ELB_MS_CSR_FILTER_TRACE_FILTER_TRACE_0_3_AWCACHE_WIDTH 4
#define ELB_MS_CSR_FILTER_TRACE_FILTER_TRACE_0_3_AWCACHE_READ_ACCESS 1
#define ELB_MS_CSR_FILTER_TRACE_FILTER_TRACE_0_3_AWCACHE_WRITE_ACCESS 1
#define ELB_MS_CSR_FILTER_TRACE_FILTER_TRACE_0_3_AWCACHE_RESET 0xf
#define ELB_MS_CSR_FILTER_TRACE_FILTER_TRACE_0_3_AWCACHE_FIELD_MASK 0x000001e0
#define ELB_MS_CSR_FILTER_TRACE_FILTER_TRACE_0_3_AWCACHE_GET(x) \
   (((x) & 0x000001e0) >> 5)
#define ELB_MS_CSR_FILTER_TRACE_FILTER_TRACE_0_3_AWCACHE_SET(x) \
   (((x) << 5) & 0x000001e0)
#define ELB_MS_CSR_FILTER_TRACE_FILTER_TRACE_0_3_AWCACHE_MODIFY(r, x) \
   ((((x) << 5) & 0x000001e0) | ((r) & 0xfffffe1f))
/* Field member: elb_ms_csr::filter_trace::filter_trace_0_3.rst            */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 13 */
#define ELB_MS_CSR_FILTER_TRACE_FILTER_TRACE_0_3_RST_MSB 4
#define ELB_MS_CSR_FILTER_TRACE_FILTER_TRACE_0_3_RST_LSB 4
#define ELB_MS_CSR_FILTER_TRACE_FILTER_TRACE_0_3_RST_WIDTH 1
#define ELB_MS_CSR_FILTER_TRACE_FILTER_TRACE_0_3_RST_READ_ACCESS 1
#define ELB_MS_CSR_FILTER_TRACE_FILTER_TRACE_0_3_RST_WRITE_ACCESS 1
#define ELB_MS_CSR_FILTER_TRACE_FILTER_TRACE_0_3_RST_RESET 0x0
#define ELB_MS_CSR_FILTER_TRACE_FILTER_TRACE_0_3_RST_FIELD_MASK 0x00000010
#define ELB_MS_CSR_FILTER_TRACE_FILTER_TRACE_0_3_RST_GET(x) \
   (((x) & 0x00000010) >> 4)
#define ELB_MS_CSR_FILTER_TRACE_FILTER_TRACE_0_3_RST_SET(x) \
   (((x) << 4) & 0x00000010)
#define ELB_MS_CSR_FILTER_TRACE_FILTER_TRACE_0_3_RST_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: elb_ms_csr::filter_trace::filter_trace_0_3.wrap           */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 13 */
#define ELB_MS_CSR_FILTER_TRACE_FILTER_TRACE_0_3_WRAP_MSB 3
#define ELB_MS_CSR_FILTER_TRACE_FILTER_TRACE_0_3_WRAP_LSB 3
#define ELB_MS_CSR_FILTER_TRACE_FILTER_TRACE_0_3_WRAP_WIDTH 1
#define ELB_MS_CSR_FILTER_TRACE_FILTER_TRACE_0_3_WRAP_READ_ACCESS 1
#define ELB_MS_CSR_FILTER_TRACE_FILTER_TRACE_0_3_WRAP_WRITE_ACCESS 1
#define ELB_MS_CSR_FILTER_TRACE_FILTER_TRACE_0_3_WRAP_RESET 0x0
#define ELB_MS_CSR_FILTER_TRACE_FILTER_TRACE_0_3_WRAP_FIELD_MASK 0x00000008
#define ELB_MS_CSR_FILTER_TRACE_FILTER_TRACE_0_3_WRAP_GET(x) \
   (((x) & 0x00000008) >> 3)
#define ELB_MS_CSR_FILTER_TRACE_FILTER_TRACE_0_3_WRAP_SET(x) \
   (((x) << 3) & 0x00000008)
#define ELB_MS_CSR_FILTER_TRACE_FILTER_TRACE_0_3_WRAP_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: elb_ms_csr::filter_trace::filter_trace_0_3.resp_err       */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 13 */
#define ELB_MS_CSR_FILTER_TRACE_FILTER_TRACE_0_3_RESP_ERR_MSB 2
#define ELB_MS_CSR_FILTER_TRACE_FILTER_TRACE_0_3_RESP_ERR_LSB 2
#define ELB_MS_CSR_FILTER_TRACE_FILTER_TRACE_0_3_RESP_ERR_WIDTH 1
#define ELB_MS_CSR_FILTER_TRACE_FILTER_TRACE_0_3_RESP_ERR_READ_ACCESS 1
#define ELB_MS_CSR_FILTER_TRACE_FILTER_TRACE_0_3_RESP_ERR_WRITE_ACCESS 1
#define ELB_MS_CSR_FILTER_TRACE_FILTER_TRACE_0_3_RESP_ERR_RESET 0x0
#define ELB_MS_CSR_FILTER_TRACE_FILTER_TRACE_0_3_RESP_ERR_FIELD_MASK 0x00000004
#define ELB_MS_CSR_FILTER_TRACE_FILTER_TRACE_0_3_RESP_ERR_GET(x) \
   (((x) & 0x00000004) >> 2)
#define ELB_MS_CSR_FILTER_TRACE_FILTER_TRACE_0_3_RESP_ERR_SET(x) \
   (((x) << 2) & 0x00000004)
#define ELB_MS_CSR_FILTER_TRACE_FILTER_TRACE_0_3_RESP_ERR_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: elb_ms_csr::filter_trace::filter_trace_0_3.always_on      */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 13 */
#define ELB_MS_CSR_FILTER_TRACE_FILTER_TRACE_0_3_ALWAYS_ON_MSB 1
#define ELB_MS_CSR_FILTER_TRACE_FILTER_TRACE_0_3_ALWAYS_ON_LSB 1
#define ELB_MS_CSR_FILTER_TRACE_FILTER_TRACE_0_3_ALWAYS_ON_WIDTH 1
#define ELB_MS_CSR_FILTER_TRACE_FILTER_TRACE_0_3_ALWAYS_ON_READ_ACCESS 1
#define ELB_MS_CSR_FILTER_TRACE_FILTER_TRACE_0_3_ALWAYS_ON_WRITE_ACCESS 1
#define ELB_MS_CSR_FILTER_TRACE_FILTER_TRACE_0_3_ALWAYS_ON_RESET 0x0
#define ELB_MS_CSR_FILTER_TRACE_FILTER_TRACE_0_3_ALWAYS_ON_FIELD_MASK 0x00000002
#define ELB_MS_CSR_FILTER_TRACE_FILTER_TRACE_0_3_ALWAYS_ON_GET(x) \
   (((x) & 0x00000002) >> 1)
#define ELB_MS_CSR_FILTER_TRACE_FILTER_TRACE_0_3_ALWAYS_ON_SET(x) \
   (((x) << 1) & 0x00000002)
#define ELB_MS_CSR_FILTER_TRACE_FILTER_TRACE_0_3_ALWAYS_ON_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: elb_ms_csr::filter_trace::filter_trace_0_3.enable         */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 13 */
#define ELB_MS_CSR_FILTER_TRACE_FILTER_TRACE_0_3_ENABLE_MSB 0
#define ELB_MS_CSR_FILTER_TRACE_FILTER_TRACE_0_3_ENABLE_LSB 0
#define ELB_MS_CSR_FILTER_TRACE_FILTER_TRACE_0_3_ENABLE_WIDTH 1
#define ELB_MS_CSR_FILTER_TRACE_FILTER_TRACE_0_3_ENABLE_READ_ACCESS 1
#define ELB_MS_CSR_FILTER_TRACE_FILTER_TRACE_0_3_ENABLE_WRITE_ACCESS 1
#define ELB_MS_CSR_FILTER_TRACE_FILTER_TRACE_0_3_ENABLE_RESET 0x0
#define ELB_MS_CSR_FILTER_TRACE_FILTER_TRACE_0_3_ENABLE_FIELD_MASK 0x00000001
#define ELB_MS_CSR_FILTER_TRACE_FILTER_TRACE_0_3_ENABLE_GET(x) \
   ((x) & 0x00000001)
#define ELB_MS_CSR_FILTER_TRACE_FILTER_TRACE_0_3_ENABLE_SET(x) \
   ((x) & 0x00000001)
#define ELB_MS_CSR_FILTER_TRACE_FILTER_TRACE_0_3_ENABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: elb_ms_csr::filter_trace::filter_trace_1_3               */
/* Register template: elb_ms_csr::filter_trace::filter_trace_1_3           */
/* Source filename: elba/design/ms/src/ms_inval_filter.gcsr, line: 344     */
/* Field member: elb_ms_csr::filter_trace::filter_trace_1_3.index_18_0     */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 74 */
#define ELB_MS_CSR_FILTER_TRACE_FILTER_TRACE_1_3_INDEX_18_0_MSB 31
#define ELB_MS_CSR_FILTER_TRACE_FILTER_TRACE_1_3_INDEX_18_0_LSB 13
#define ELB_MS_CSR_FILTER_TRACE_FILTER_TRACE_1_3_INDEX_18_0_WIDTH 19
#define ELB_MS_CSR_FILTER_TRACE_FILTER_TRACE_1_3_INDEX_18_0_READ_ACCESS 1
#define ELB_MS_CSR_FILTER_TRACE_FILTER_TRACE_1_3_INDEX_18_0_WRITE_ACCESS 0
#define ELB_MS_CSR_FILTER_TRACE_FILTER_TRACE_1_3_INDEX_18_0_FIELD_MASK 0xffffe000
#define ELB_MS_CSR_FILTER_TRACE_FILTER_TRACE_1_3_INDEX_18_0_GET(x) \
   (((x) & 0xffffe000) >> 13)
#define ELB_MS_CSR_FILTER_TRACE_FILTER_TRACE_1_3_INDEX_18_0_SET(x) \
   (((x) << 13) & 0xffffe000)
#define ELB_MS_CSR_FILTER_TRACE_FILTER_TRACE_1_3_INDEX_18_0_MODIFY(r, x) \
   ((((x) << 13) & 0xffffe000) | ((r) & 0x00001fff))
/* Field member: elb_ms_csr::filter_trace::filter_trace_1_3.buf_size       */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 13 */
#define ELB_MS_CSR_FILTER_TRACE_FILTER_TRACE_1_3_BUF_SIZE_MSB 12
#define ELB_MS_CSR_FILTER_TRACE_FILTER_TRACE_1_3_BUF_SIZE_LSB 8
#define ELB_MS_CSR_FILTER_TRACE_FILTER_TRACE_1_3_BUF_SIZE_WIDTH 5
#define ELB_MS_CSR_FILTER_TRACE_FILTER_TRACE_1_3_BUF_SIZE_READ_ACCESS 1
#define ELB_MS_CSR_FILTER_TRACE_FILTER_TRACE_1_3_BUF_SIZE_WRITE_ACCESS 1
#define ELB_MS_CSR_FILTER_TRACE_FILTER_TRACE_1_3_BUF_SIZE_RESET 0x00
#define ELB_MS_CSR_FILTER_TRACE_FILTER_TRACE_1_3_BUF_SIZE_FIELD_MASK 0x00001f00
#define ELB_MS_CSR_FILTER_TRACE_FILTER_TRACE_1_3_BUF_SIZE_GET(x) \
   (((x) & 0x00001f00) >> 8)
#define ELB_MS_CSR_FILTER_TRACE_FILTER_TRACE_1_3_BUF_SIZE_SET(x) \
   (((x) << 8) & 0x00001f00)
#define ELB_MS_CSR_FILTER_TRACE_FILTER_TRACE_1_3_BUF_SIZE_MODIFY(r, x) \
   ((((x) << 8) & 0x00001f00) | ((r) & 0xffffe0ff))
/* Field member: elb_ms_csr::filter_trace::filter_trace_1_3.base_addr_30_23 */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 13 */
#define ELB_MS_CSR_FILTER_TRACE_FILTER_TRACE_1_3_BASE_ADDR_30_23_MSB 7
#define ELB_MS_CSR_FILTER_TRACE_FILTER_TRACE_1_3_BASE_ADDR_30_23_LSB 0
#define ELB_MS_CSR_FILTER_TRACE_FILTER_TRACE_1_3_BASE_ADDR_30_23_WIDTH 8
#define ELB_MS_CSR_FILTER_TRACE_FILTER_TRACE_1_3_BASE_ADDR_30_23_READ_ACCESS 1
#define ELB_MS_CSR_FILTER_TRACE_FILTER_TRACE_1_3_BASE_ADDR_30_23_WRITE_ACCESS 1
#define ELB_MS_CSR_FILTER_TRACE_FILTER_TRACE_1_3_BASE_ADDR_30_23_RESET 0x00
#define ELB_MS_CSR_FILTER_TRACE_FILTER_TRACE_1_3_BASE_ADDR_30_23_FIELD_MASK 0x000000ff
#define ELB_MS_CSR_FILTER_TRACE_FILTER_TRACE_1_3_BASE_ADDR_30_23_GET(x) \
   ((x) & 0x000000ff)
#define ELB_MS_CSR_FILTER_TRACE_FILTER_TRACE_1_3_BASE_ADDR_30_23_SET(x) \
   ((x) & 0x000000ff)
#define ELB_MS_CSR_FILTER_TRACE_FILTER_TRACE_1_3_BASE_ADDR_30_23_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Register type: elb_ms_csr::filter_trace::filter_trace_2_3               */
/* Register template: elb_ms_csr::filter_trace::filter_trace_2_3           */
/* Source filename: elba/design/ms/src/ms_inval_filter.gcsr, line: 344     */
/* Field member: elb_ms_csr::filter_trace::filter_trace_2_3.generation     */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 74 */
#define ELB_MS_CSR_FILTER_TRACE_FILTER_TRACE_2_3_GENERATION_MSB 11
#define ELB_MS_CSR_FILTER_TRACE_FILTER_TRACE_2_3_GENERATION_LSB 11
#define ELB_MS_CSR_FILTER_TRACE_FILTER_TRACE_2_3_GENERATION_WIDTH 1
#define ELB_MS_CSR_FILTER_TRACE_FILTER_TRACE_2_3_GENERATION_READ_ACCESS 1
#define ELB_MS_CSR_FILTER_TRACE_FILTER_TRACE_2_3_GENERATION_WRITE_ACCESS 0
#define ELB_MS_CSR_FILTER_TRACE_FILTER_TRACE_2_3_GENERATION_FIELD_MASK 0x00000800
#define ELB_MS_CSR_FILTER_TRACE_FILTER_TRACE_2_3_GENERATION_GET(x) \
   (((x) & 0x00000800) >> 11)
#define ELB_MS_CSR_FILTER_TRACE_FILTER_TRACE_2_3_GENERATION_SET(x) \
   (((x) << 11) & 0x00000800)
#define ELB_MS_CSR_FILTER_TRACE_FILTER_TRACE_2_3_GENERATION_MODIFY(r, x) \
   ((((x) << 11) & 0x00000800) | ((r) & 0xfffff7ff))
/* Field member: elb_ms_csr::filter_trace::filter_trace_2_3.index_29_19    */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 74 */
#define ELB_MS_CSR_FILTER_TRACE_FILTER_TRACE_2_3_INDEX_29_19_MSB 10
#define ELB_MS_CSR_FILTER_TRACE_FILTER_TRACE_2_3_INDEX_29_19_LSB 0
#define ELB_MS_CSR_FILTER_TRACE_FILTER_TRACE_2_3_INDEX_29_19_WIDTH 11
#define ELB_MS_CSR_FILTER_TRACE_FILTER_TRACE_2_3_INDEX_29_19_READ_ACCESS 1
#define ELB_MS_CSR_FILTER_TRACE_FILTER_TRACE_2_3_INDEX_29_19_WRITE_ACCESS 0
#define ELB_MS_CSR_FILTER_TRACE_FILTER_TRACE_2_3_INDEX_29_19_FIELD_MASK 0x000007ff
#define ELB_MS_CSR_FILTER_TRACE_FILTER_TRACE_2_3_INDEX_29_19_GET(x) \
   ((x) & 0x000007ff)
#define ELB_MS_CSR_FILTER_TRACE_FILTER_TRACE_2_3_INDEX_29_19_SET(x) \
   ((x) & 0x000007ff)
#define ELB_MS_CSR_FILTER_TRACE_FILTER_TRACE_2_3_INDEX_29_19_MODIFY(r, x) \
   (((x) & 0x000007ff) | ((r) & 0xfffff800))

/* Register type: elb_ms_csr::filter_timeout                               */
/* Register template: elb_ms_csr::filter_timeout                           */
/* Source filename: elba/design/ms/src/ms_inval_filter.gcsr, line: 379     */
/* Field member: elb_ms_csr::filter_timeout.cycles                         */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 13 */
#define ELB_MS_CSR_FILTER_TIMEOUT_CYCLES_MSB 15
#define ELB_MS_CSR_FILTER_TIMEOUT_CYCLES_LSB 0
#define ELB_MS_CSR_FILTER_TIMEOUT_CYCLES_WIDTH 16
#define ELB_MS_CSR_FILTER_TIMEOUT_CYCLES_READ_ACCESS 1
#define ELB_MS_CSR_FILTER_TIMEOUT_CYCLES_WRITE_ACCESS 1
#define ELB_MS_CSR_FILTER_TIMEOUT_CYCLES_RESET 0x0000
#define ELB_MS_CSR_FILTER_TIMEOUT_CYCLES_FIELD_MASK 0x0000ffff
#define ELB_MS_CSR_FILTER_TIMEOUT_CYCLES_GET(x) ((x) & 0x0000ffff)
#define ELB_MS_CSR_FILTER_TIMEOUT_CYCLES_SET(x) ((x) & 0x0000ffff)
#define ELB_MS_CSR_FILTER_TIMEOUT_CYCLES_MODIFY(r, x) \
   (((x) & 0x0000ffff) | ((r) & 0xffff0000))

/* Group type: elb_ms_csr::int_filter                                      */
/* Group template: elb_ms_csr::intgrp                                      */
/* Source filename: elba/design/ms/src/elb_ms.gcsr, line: 75               */
#define ELB_MS_CSR_INT_FILTER_SIZE 0x4
#define ELB_MS_CSR_INT_FILTER_BYTE_SIZE 0x10
/* Register member: elb_ms_csr::intgrp.intreg                              */
/* Register type referenced: elb_ms_csr::int_filter::intreg                */
/* Register template referenced: elb_ms_csr::intreg                        */
#define ELB_MS_CSR_INT_FILTER_INTREG_OFFSET 0x0
#define ELB_MS_CSR_INT_FILTER_INTREG_BYTE_OFFSET 0x0
#define ELB_MS_CSR_INT_FILTER_INTREG_READ_ACCESS 1
#define ELB_MS_CSR_INT_FILTER_INTREG_WRITE_ACCESS 1
#define ELB_MS_CSR_INT_FILTER_INTREG_RESET_VALUE 0x00000000
#define ELB_MS_CSR_INT_FILTER_INTREG_RESET_MASK 0xffffffff
#define ELB_MS_CSR_INT_FILTER_INTREG_READ_MASK 0xffffffff
#define ELB_MS_CSR_INT_FILTER_INTREG_WRITE_MASK 0x0000001f
/* Register member: elb_ms_csr::intgrp.int_test_set                        */
/* Register type referenced: elb_ms_csr::int_filter::int_test_set          */
/* Register template referenced: elb_ms_csr::intreg                        */
#define ELB_MS_CSR_INT_FILTER_INT_TEST_SET_OFFSET 0x1
#define ELB_MS_CSR_INT_FILTER_INT_TEST_SET_BYTE_OFFSET 0x4
#define ELB_MS_CSR_INT_FILTER_INT_TEST_SET_READ_ACCESS 1
#define ELB_MS_CSR_INT_FILTER_INT_TEST_SET_WRITE_ACCESS 1
#define ELB_MS_CSR_INT_FILTER_INT_TEST_SET_RESET_VALUE 0x00000000
#define ELB_MS_CSR_INT_FILTER_INT_TEST_SET_RESET_MASK 0xffffffff
#define ELB_MS_CSR_INT_FILTER_INT_TEST_SET_READ_MASK 0xffffffff
#define ELB_MS_CSR_INT_FILTER_INT_TEST_SET_WRITE_MASK 0x0000001f
/* Register member: elb_ms_csr::intgrp.int_enable_set                      */
/* Register type referenced: elb_ms_csr::int_filter::int_enable_set        */
/* Register template referenced: elb_ms_csr::intreg_enable                 */
#define ELB_MS_CSR_INT_FILTER_INT_ENABLE_SET_OFFSET 0x2
#define ELB_MS_CSR_INT_FILTER_INT_ENABLE_SET_BYTE_OFFSET 0x8
#define ELB_MS_CSR_INT_FILTER_INT_ENABLE_SET_READ_ACCESS 1
#define ELB_MS_CSR_INT_FILTER_INT_ENABLE_SET_WRITE_ACCESS 1
#define ELB_MS_CSR_INT_FILTER_INT_ENABLE_SET_RESET_VALUE 0x0000001f
#define ELB_MS_CSR_INT_FILTER_INT_ENABLE_SET_RESET_MASK 0xffffffff
#define ELB_MS_CSR_INT_FILTER_INT_ENABLE_SET_READ_MASK 0xffffffff
#define ELB_MS_CSR_INT_FILTER_INT_ENABLE_SET_WRITE_MASK 0x0000001f
/* Register member: elb_ms_csr::intgrp.int_enable_clear                    */
/* Register type referenced: elb_ms_csr::int_filter::int_enable_clear      */
/* Register template referenced: elb_ms_csr::intreg_enable                 */
#define ELB_MS_CSR_INT_FILTER_INT_ENABLE_CLEAR_OFFSET 0x3
#define ELB_MS_CSR_INT_FILTER_INT_ENABLE_CLEAR_BYTE_OFFSET 0xc
#define ELB_MS_CSR_INT_FILTER_INT_ENABLE_CLEAR_READ_ACCESS 1
#define ELB_MS_CSR_INT_FILTER_INT_ENABLE_CLEAR_WRITE_ACCESS 1
#define ELB_MS_CSR_INT_FILTER_INT_ENABLE_CLEAR_RESET_VALUE 0x0000001f
#define ELB_MS_CSR_INT_FILTER_INT_ENABLE_CLEAR_RESET_MASK 0xffffffff
#define ELB_MS_CSR_INT_FILTER_INT_ENABLE_CLEAR_READ_MASK 0xffffffff
#define ELB_MS_CSR_INT_FILTER_INT_ENABLE_CLEAR_WRITE_MASK 0x0000001f

/* Register type: elb_ms_csr::int_filter::intreg                           */
/* Register template: elb_ms_csr::intreg                                   */
/* Source filename: elba/design/ms/src/elb_ms.gcsr, line: 11               */
/* Field member: elb_ms_csr::intreg.response_log_timeout_err_interrupt     */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 220 */
#define ELB_MS_CSR_INT_FILTER_INTREG_RESPONSE_LOG_TIMEOUT_ERR_INTERRUPT_MSB 4
#define ELB_MS_CSR_INT_FILTER_INTREG_RESPONSE_LOG_TIMEOUT_ERR_INTERRUPT_LSB 4
#define ELB_MS_CSR_INT_FILTER_INTREG_RESPONSE_LOG_TIMEOUT_ERR_INTERRUPT_WIDTH 1
#define ELB_MS_CSR_INT_FILTER_INTREG_RESPONSE_LOG_TIMEOUT_ERR_INTERRUPT_READ_ACCESS 1
#define ELB_MS_CSR_INT_FILTER_INTREG_RESPONSE_LOG_TIMEOUT_ERR_INTERRUPT_WRITE_ACCESS 1
#define ELB_MS_CSR_INT_FILTER_INTREG_RESPONSE_LOG_TIMEOUT_ERR_INTERRUPT_RESET 0x0
#define ELB_MS_CSR_INT_FILTER_INTREG_RESPONSE_LOG_TIMEOUT_ERR_INTERRUPT_FIELD_MASK 0x00000010
#define ELB_MS_CSR_INT_FILTER_INTREG_RESPONSE_LOG_TIMEOUT_ERR_INTERRUPT_GET(x) \
   (((x) & 0x00000010) >> 4)
#define ELB_MS_CSR_INT_FILTER_INTREG_RESPONSE_LOG_TIMEOUT_ERR_INTERRUPT_SET(x) \
   (((x) << 4) & 0x00000010)
#define ELB_MS_CSR_INT_FILTER_INTREG_RESPONSE_LOG_TIMEOUT_ERR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: elb_ms_csr::intreg.write_response_err_interrupt           */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 220 */
#define ELB_MS_CSR_INT_FILTER_INTREG_WRITE_RESPONSE_ERR_INTERRUPT_MSB 3
#define ELB_MS_CSR_INT_FILTER_INTREG_WRITE_RESPONSE_ERR_INTERRUPT_LSB 3
#define ELB_MS_CSR_INT_FILTER_INTREG_WRITE_RESPONSE_ERR_INTERRUPT_WIDTH 1
#define ELB_MS_CSR_INT_FILTER_INTREG_WRITE_RESPONSE_ERR_INTERRUPT_READ_ACCESS 1
#define ELB_MS_CSR_INT_FILTER_INTREG_WRITE_RESPONSE_ERR_INTERRUPT_WRITE_ACCESS 1
#define ELB_MS_CSR_INT_FILTER_INTREG_WRITE_RESPONSE_ERR_INTERRUPT_RESET 0x0
#define ELB_MS_CSR_INT_FILTER_INTREG_WRITE_RESPONSE_ERR_INTERRUPT_FIELD_MASK 0x00000008
#define ELB_MS_CSR_INT_FILTER_INTREG_WRITE_RESPONSE_ERR_INTERRUPT_GET(x) \
   (((x) & 0x00000008) >> 3)
#define ELB_MS_CSR_INT_FILTER_INTREG_WRITE_RESPONSE_ERR_INTERRUPT_SET(x) \
   (((x) << 3) & 0x00000008)
#define ELB_MS_CSR_INT_FILTER_INTREG_WRITE_RESPONSE_ERR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: elb_ms_csr::intreg.read_response_err_interrupt            */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 220 */
#define ELB_MS_CSR_INT_FILTER_INTREG_READ_RESPONSE_ERR_INTERRUPT_MSB 2
#define ELB_MS_CSR_INT_FILTER_INTREG_READ_RESPONSE_ERR_INTERRUPT_LSB 2
#define ELB_MS_CSR_INT_FILTER_INTREG_READ_RESPONSE_ERR_INTERRUPT_WIDTH 1
#define ELB_MS_CSR_INT_FILTER_INTREG_READ_RESPONSE_ERR_INTERRUPT_READ_ACCESS 1
#define ELB_MS_CSR_INT_FILTER_INTREG_READ_RESPONSE_ERR_INTERRUPT_WRITE_ACCESS 1
#define ELB_MS_CSR_INT_FILTER_INTREG_READ_RESPONSE_ERR_INTERRUPT_RESET 0x0
#define ELB_MS_CSR_INT_FILTER_INTREG_READ_RESPONSE_ERR_INTERRUPT_FIELD_MASK 0x00000004
#define ELB_MS_CSR_INT_FILTER_INTREG_READ_RESPONSE_ERR_INTERRUPT_GET(x) \
   (((x) & 0x00000004) >> 2)
#define ELB_MS_CSR_INT_FILTER_INTREG_READ_RESPONSE_ERR_INTERRUPT_SET(x) \
   (((x) << 2) & 0x00000004)
#define ELB_MS_CSR_INT_FILTER_INTREG_READ_RESPONSE_ERR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: elb_ms_csr::intreg.axi_freeze_interrupt                   */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 220 */
#define ELB_MS_CSR_INT_FILTER_INTREG_AXI_FREEZE_INTERRUPT_MSB 1
#define ELB_MS_CSR_INT_FILTER_INTREG_AXI_FREEZE_INTERRUPT_LSB 1
#define ELB_MS_CSR_INT_FILTER_INTREG_AXI_FREEZE_INTERRUPT_WIDTH 1
#define ELB_MS_CSR_INT_FILTER_INTREG_AXI_FREEZE_INTERRUPT_READ_ACCESS 1
#define ELB_MS_CSR_INT_FILTER_INTREG_AXI_FREEZE_INTERRUPT_WRITE_ACCESS 1
#define ELB_MS_CSR_INT_FILTER_INTREG_AXI_FREEZE_INTERRUPT_RESET 0x0
#define ELB_MS_CSR_INT_FILTER_INTREG_AXI_FREEZE_INTERRUPT_FIELD_MASK 0x00000002
#define ELB_MS_CSR_INT_FILTER_INTREG_AXI_FREEZE_INTERRUPT_GET(x) \
   (((x) & 0x00000002) >> 1)
#define ELB_MS_CSR_INT_FILTER_INTREG_AXI_FREEZE_INTERRUPT_SET(x) \
   (((x) << 1) & 0x00000002)
#define ELB_MS_CSR_INT_FILTER_INTREG_AXI_FREEZE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: elb_ms_csr::intreg.axi_int_filter_interrupt               */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 220 */
#define ELB_MS_CSR_INT_FILTER_INTREG_AXI_INT_FILTER_INTERRUPT_MSB 0
#define ELB_MS_CSR_INT_FILTER_INTREG_AXI_INT_FILTER_INTERRUPT_LSB 0
#define ELB_MS_CSR_INT_FILTER_INTREG_AXI_INT_FILTER_INTERRUPT_WIDTH 1
#define ELB_MS_CSR_INT_FILTER_INTREG_AXI_INT_FILTER_INTERRUPT_READ_ACCESS 1
#define ELB_MS_CSR_INT_FILTER_INTREG_AXI_INT_FILTER_INTERRUPT_WRITE_ACCESS 1
#define ELB_MS_CSR_INT_FILTER_INTREG_AXI_INT_FILTER_INTERRUPT_RESET 0x0
#define ELB_MS_CSR_INT_FILTER_INTREG_AXI_INT_FILTER_INTERRUPT_FIELD_MASK 0x00000001
#define ELB_MS_CSR_INT_FILTER_INTREG_AXI_INT_FILTER_INTERRUPT_GET(x) \
   ((x) & 0x00000001)
#define ELB_MS_CSR_INT_FILTER_INTREG_AXI_INT_FILTER_INTERRUPT_SET(x) \
   ((x) & 0x00000001)
#define ELB_MS_CSR_INT_FILTER_INTREG_AXI_INT_FILTER_INTERRUPT_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: elb_ms_csr::int_filter::int_test_set                     */
/* Register template: elb_ms_csr::intreg                                   */
/* Source filename: elba/design/ms/src/elb_ms.gcsr, line: 11               */
/* Field member: elb_ms_csr::intreg.response_log_timeout_err_interrupt     */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 220 */
#define ELB_MS_CSR_INT_FILTER_INT_TEST_SET_RESPONSE_LOG_TIMEOUT_ERR_INTERRUPT_MSB 4
#define ELB_MS_CSR_INT_FILTER_INT_TEST_SET_RESPONSE_LOG_TIMEOUT_ERR_INTERRUPT_LSB 4
#define ELB_MS_CSR_INT_FILTER_INT_TEST_SET_RESPONSE_LOG_TIMEOUT_ERR_INTERRUPT_WIDTH 1
#define ELB_MS_CSR_INT_FILTER_INT_TEST_SET_RESPONSE_LOG_TIMEOUT_ERR_INTERRUPT_READ_ACCESS 1
#define ELB_MS_CSR_INT_FILTER_INT_TEST_SET_RESPONSE_LOG_TIMEOUT_ERR_INTERRUPT_WRITE_ACCESS 1
#define ELB_MS_CSR_INT_FILTER_INT_TEST_SET_RESPONSE_LOG_TIMEOUT_ERR_INTERRUPT_RESET 0x0
#define ELB_MS_CSR_INT_FILTER_INT_TEST_SET_RESPONSE_LOG_TIMEOUT_ERR_INTERRUPT_FIELD_MASK 0x00000010
#define ELB_MS_CSR_INT_FILTER_INT_TEST_SET_RESPONSE_LOG_TIMEOUT_ERR_INTERRUPT_GET(x) \
   (((x) & 0x00000010) >> 4)
#define ELB_MS_CSR_INT_FILTER_INT_TEST_SET_RESPONSE_LOG_TIMEOUT_ERR_INTERRUPT_SET(x) \
   (((x) << 4) & 0x00000010)
#define ELB_MS_CSR_INT_FILTER_INT_TEST_SET_RESPONSE_LOG_TIMEOUT_ERR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: elb_ms_csr::intreg.write_response_err_interrupt           */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 220 */
#define ELB_MS_CSR_INT_FILTER_INT_TEST_SET_WRITE_RESPONSE_ERR_INTERRUPT_MSB 3
#define ELB_MS_CSR_INT_FILTER_INT_TEST_SET_WRITE_RESPONSE_ERR_INTERRUPT_LSB 3
#define ELB_MS_CSR_INT_FILTER_INT_TEST_SET_WRITE_RESPONSE_ERR_INTERRUPT_WIDTH 1
#define ELB_MS_CSR_INT_FILTER_INT_TEST_SET_WRITE_RESPONSE_ERR_INTERRUPT_READ_ACCESS 1
#define ELB_MS_CSR_INT_FILTER_INT_TEST_SET_WRITE_RESPONSE_ERR_INTERRUPT_WRITE_ACCESS 1
#define ELB_MS_CSR_INT_FILTER_INT_TEST_SET_WRITE_RESPONSE_ERR_INTERRUPT_RESET 0x0
#define ELB_MS_CSR_INT_FILTER_INT_TEST_SET_WRITE_RESPONSE_ERR_INTERRUPT_FIELD_MASK 0x00000008
#define ELB_MS_CSR_INT_FILTER_INT_TEST_SET_WRITE_RESPONSE_ERR_INTERRUPT_GET(x) \
   (((x) & 0x00000008) >> 3)
#define ELB_MS_CSR_INT_FILTER_INT_TEST_SET_WRITE_RESPONSE_ERR_INTERRUPT_SET(x) \
   (((x) << 3) & 0x00000008)
#define ELB_MS_CSR_INT_FILTER_INT_TEST_SET_WRITE_RESPONSE_ERR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: elb_ms_csr::intreg.read_response_err_interrupt            */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 220 */
#define ELB_MS_CSR_INT_FILTER_INT_TEST_SET_READ_RESPONSE_ERR_INTERRUPT_MSB 2
#define ELB_MS_CSR_INT_FILTER_INT_TEST_SET_READ_RESPONSE_ERR_INTERRUPT_LSB 2
#define ELB_MS_CSR_INT_FILTER_INT_TEST_SET_READ_RESPONSE_ERR_INTERRUPT_WIDTH 1
#define ELB_MS_CSR_INT_FILTER_INT_TEST_SET_READ_RESPONSE_ERR_INTERRUPT_READ_ACCESS 1
#define ELB_MS_CSR_INT_FILTER_INT_TEST_SET_READ_RESPONSE_ERR_INTERRUPT_WRITE_ACCESS 1
#define ELB_MS_CSR_INT_FILTER_INT_TEST_SET_READ_RESPONSE_ERR_INTERRUPT_RESET 0x0
#define ELB_MS_CSR_INT_FILTER_INT_TEST_SET_READ_RESPONSE_ERR_INTERRUPT_FIELD_MASK 0x00000004
#define ELB_MS_CSR_INT_FILTER_INT_TEST_SET_READ_RESPONSE_ERR_INTERRUPT_GET(x) \
   (((x) & 0x00000004) >> 2)
#define ELB_MS_CSR_INT_FILTER_INT_TEST_SET_READ_RESPONSE_ERR_INTERRUPT_SET(x) \
   (((x) << 2) & 0x00000004)
#define ELB_MS_CSR_INT_FILTER_INT_TEST_SET_READ_RESPONSE_ERR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: elb_ms_csr::intreg.axi_freeze_interrupt                   */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 220 */
#define ELB_MS_CSR_INT_FILTER_INT_TEST_SET_AXI_FREEZE_INTERRUPT_MSB 1
#define ELB_MS_CSR_INT_FILTER_INT_TEST_SET_AXI_FREEZE_INTERRUPT_LSB 1
#define ELB_MS_CSR_INT_FILTER_INT_TEST_SET_AXI_FREEZE_INTERRUPT_WIDTH 1
#define ELB_MS_CSR_INT_FILTER_INT_TEST_SET_AXI_FREEZE_INTERRUPT_READ_ACCESS 1
#define ELB_MS_CSR_INT_FILTER_INT_TEST_SET_AXI_FREEZE_INTERRUPT_WRITE_ACCESS 1
#define ELB_MS_CSR_INT_FILTER_INT_TEST_SET_AXI_FREEZE_INTERRUPT_RESET 0x0
#define ELB_MS_CSR_INT_FILTER_INT_TEST_SET_AXI_FREEZE_INTERRUPT_FIELD_MASK 0x00000002
#define ELB_MS_CSR_INT_FILTER_INT_TEST_SET_AXI_FREEZE_INTERRUPT_GET(x) \
   (((x) & 0x00000002) >> 1)
#define ELB_MS_CSR_INT_FILTER_INT_TEST_SET_AXI_FREEZE_INTERRUPT_SET(x) \
   (((x) << 1) & 0x00000002)
#define ELB_MS_CSR_INT_FILTER_INT_TEST_SET_AXI_FREEZE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: elb_ms_csr::intreg.axi_int_filter_interrupt               */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 220 */
#define ELB_MS_CSR_INT_FILTER_INT_TEST_SET_AXI_INT_FILTER_INTERRUPT_MSB 0
#define ELB_MS_CSR_INT_FILTER_INT_TEST_SET_AXI_INT_FILTER_INTERRUPT_LSB 0
#define ELB_MS_CSR_INT_FILTER_INT_TEST_SET_AXI_INT_FILTER_INTERRUPT_WIDTH 1
#define ELB_MS_CSR_INT_FILTER_INT_TEST_SET_AXI_INT_FILTER_INTERRUPT_READ_ACCESS 1
#define ELB_MS_CSR_INT_FILTER_INT_TEST_SET_AXI_INT_FILTER_INTERRUPT_WRITE_ACCESS 1
#define ELB_MS_CSR_INT_FILTER_INT_TEST_SET_AXI_INT_FILTER_INTERRUPT_RESET 0x0
#define ELB_MS_CSR_INT_FILTER_INT_TEST_SET_AXI_INT_FILTER_INTERRUPT_FIELD_MASK 0x00000001
#define ELB_MS_CSR_INT_FILTER_INT_TEST_SET_AXI_INT_FILTER_INTERRUPT_GET(x) \
   ((x) & 0x00000001)
#define ELB_MS_CSR_INT_FILTER_INT_TEST_SET_AXI_INT_FILTER_INTERRUPT_SET(x) \
   ((x) & 0x00000001)
#define ELB_MS_CSR_INT_FILTER_INT_TEST_SET_AXI_INT_FILTER_INTERRUPT_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: elb_ms_csr::int_filter::int_enable_set                   */
/* Register template: elb_ms_csr::intreg_enable                            */
/* Source filename: elba/design/ms/src/elb_ms.gcsr, line: 34               */
/* Field member: elb_ms_csr::intreg_enable.response_log_timeout_err_enable */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 233 */
#define ELB_MS_CSR_INT_FILTER_INT_ENABLE_SET_RESPONSE_LOG_TIMEOUT_ERR_ENABLE_MSB 4
#define ELB_MS_CSR_INT_FILTER_INT_ENABLE_SET_RESPONSE_LOG_TIMEOUT_ERR_ENABLE_LSB 4
#define ELB_MS_CSR_INT_FILTER_INT_ENABLE_SET_RESPONSE_LOG_TIMEOUT_ERR_ENABLE_WIDTH 1
#define ELB_MS_CSR_INT_FILTER_INT_ENABLE_SET_RESPONSE_LOG_TIMEOUT_ERR_ENABLE_READ_ACCESS 1
#define ELB_MS_CSR_INT_FILTER_INT_ENABLE_SET_RESPONSE_LOG_TIMEOUT_ERR_ENABLE_WRITE_ACCESS 1
#define ELB_MS_CSR_INT_FILTER_INT_ENABLE_SET_RESPONSE_LOG_TIMEOUT_ERR_ENABLE_RESET 0x1
#define ELB_MS_CSR_INT_FILTER_INT_ENABLE_SET_RESPONSE_LOG_TIMEOUT_ERR_ENABLE_FIELD_MASK 0x00000010
#define ELB_MS_CSR_INT_FILTER_INT_ENABLE_SET_RESPONSE_LOG_TIMEOUT_ERR_ENABLE_GET(x) \
   (((x) & 0x00000010) >> 4)
#define ELB_MS_CSR_INT_FILTER_INT_ENABLE_SET_RESPONSE_LOG_TIMEOUT_ERR_ENABLE_SET(x) \
   (((x) << 4) & 0x00000010)
#define ELB_MS_CSR_INT_FILTER_INT_ENABLE_SET_RESPONSE_LOG_TIMEOUT_ERR_ENABLE_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: elb_ms_csr::intreg_enable.write_response_err_enable       */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 233 */
#define ELB_MS_CSR_INT_FILTER_INT_ENABLE_SET_WRITE_RESPONSE_ERR_ENABLE_MSB 3
#define ELB_MS_CSR_INT_FILTER_INT_ENABLE_SET_WRITE_RESPONSE_ERR_ENABLE_LSB 3
#define ELB_MS_CSR_INT_FILTER_INT_ENABLE_SET_WRITE_RESPONSE_ERR_ENABLE_WIDTH 1
#define ELB_MS_CSR_INT_FILTER_INT_ENABLE_SET_WRITE_RESPONSE_ERR_ENABLE_READ_ACCESS 1
#define ELB_MS_CSR_INT_FILTER_INT_ENABLE_SET_WRITE_RESPONSE_ERR_ENABLE_WRITE_ACCESS 1
#define ELB_MS_CSR_INT_FILTER_INT_ENABLE_SET_WRITE_RESPONSE_ERR_ENABLE_RESET 0x1
#define ELB_MS_CSR_INT_FILTER_INT_ENABLE_SET_WRITE_RESPONSE_ERR_ENABLE_FIELD_MASK 0x00000008
#define ELB_MS_CSR_INT_FILTER_INT_ENABLE_SET_WRITE_RESPONSE_ERR_ENABLE_GET(x) \
   (((x) & 0x00000008) >> 3)
#define ELB_MS_CSR_INT_FILTER_INT_ENABLE_SET_WRITE_RESPONSE_ERR_ENABLE_SET(x) \
   (((x) << 3) & 0x00000008)
#define ELB_MS_CSR_INT_FILTER_INT_ENABLE_SET_WRITE_RESPONSE_ERR_ENABLE_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: elb_ms_csr::intreg_enable.read_response_err_enable        */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 233 */
#define ELB_MS_CSR_INT_FILTER_INT_ENABLE_SET_READ_RESPONSE_ERR_ENABLE_MSB 2
#define ELB_MS_CSR_INT_FILTER_INT_ENABLE_SET_READ_RESPONSE_ERR_ENABLE_LSB 2
#define ELB_MS_CSR_INT_FILTER_INT_ENABLE_SET_READ_RESPONSE_ERR_ENABLE_WIDTH 1
#define ELB_MS_CSR_INT_FILTER_INT_ENABLE_SET_READ_RESPONSE_ERR_ENABLE_READ_ACCESS 1
#define ELB_MS_CSR_INT_FILTER_INT_ENABLE_SET_READ_RESPONSE_ERR_ENABLE_WRITE_ACCESS 1
#define ELB_MS_CSR_INT_FILTER_INT_ENABLE_SET_READ_RESPONSE_ERR_ENABLE_RESET 0x1
#define ELB_MS_CSR_INT_FILTER_INT_ENABLE_SET_READ_RESPONSE_ERR_ENABLE_FIELD_MASK 0x00000004
#define ELB_MS_CSR_INT_FILTER_INT_ENABLE_SET_READ_RESPONSE_ERR_ENABLE_GET(x) \
   (((x) & 0x00000004) >> 2)
#define ELB_MS_CSR_INT_FILTER_INT_ENABLE_SET_READ_RESPONSE_ERR_ENABLE_SET(x) \
   (((x) << 2) & 0x00000004)
#define ELB_MS_CSR_INT_FILTER_INT_ENABLE_SET_READ_RESPONSE_ERR_ENABLE_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: elb_ms_csr::intreg_enable.axi_freeze_enable               */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 233 */
#define ELB_MS_CSR_INT_FILTER_INT_ENABLE_SET_AXI_FREEZE_ENABLE_MSB 1
#define ELB_MS_CSR_INT_FILTER_INT_ENABLE_SET_AXI_FREEZE_ENABLE_LSB 1
#define ELB_MS_CSR_INT_FILTER_INT_ENABLE_SET_AXI_FREEZE_ENABLE_WIDTH 1
#define ELB_MS_CSR_INT_FILTER_INT_ENABLE_SET_AXI_FREEZE_ENABLE_READ_ACCESS 1
#define ELB_MS_CSR_INT_FILTER_INT_ENABLE_SET_AXI_FREEZE_ENABLE_WRITE_ACCESS 1
#define ELB_MS_CSR_INT_FILTER_INT_ENABLE_SET_AXI_FREEZE_ENABLE_RESET 0x1
#define ELB_MS_CSR_INT_FILTER_INT_ENABLE_SET_AXI_FREEZE_ENABLE_FIELD_MASK 0x00000002
#define ELB_MS_CSR_INT_FILTER_INT_ENABLE_SET_AXI_FREEZE_ENABLE_GET(x) \
   (((x) & 0x00000002) >> 1)
#define ELB_MS_CSR_INT_FILTER_INT_ENABLE_SET_AXI_FREEZE_ENABLE_SET(x) \
   (((x) << 1) & 0x00000002)
#define ELB_MS_CSR_INT_FILTER_INT_ENABLE_SET_AXI_FREEZE_ENABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: elb_ms_csr::intreg_enable.axi_int_filter_enable           */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 233 */
#define ELB_MS_CSR_INT_FILTER_INT_ENABLE_SET_AXI_INT_FILTER_ENABLE_MSB 0
#define ELB_MS_CSR_INT_FILTER_INT_ENABLE_SET_AXI_INT_FILTER_ENABLE_LSB 0
#define ELB_MS_CSR_INT_FILTER_INT_ENABLE_SET_AXI_INT_FILTER_ENABLE_WIDTH 1
#define ELB_MS_CSR_INT_FILTER_INT_ENABLE_SET_AXI_INT_FILTER_ENABLE_READ_ACCESS 1
#define ELB_MS_CSR_INT_FILTER_INT_ENABLE_SET_AXI_INT_FILTER_ENABLE_WRITE_ACCESS 1
#define ELB_MS_CSR_INT_FILTER_INT_ENABLE_SET_AXI_INT_FILTER_ENABLE_RESET 0x1
#define ELB_MS_CSR_INT_FILTER_INT_ENABLE_SET_AXI_INT_FILTER_ENABLE_FIELD_MASK 0x00000001
#define ELB_MS_CSR_INT_FILTER_INT_ENABLE_SET_AXI_INT_FILTER_ENABLE_GET(x) \
   ((x) & 0x00000001)
#define ELB_MS_CSR_INT_FILTER_INT_ENABLE_SET_AXI_INT_FILTER_ENABLE_SET(x) \
   ((x) & 0x00000001)
#define ELB_MS_CSR_INT_FILTER_INT_ENABLE_SET_AXI_INT_FILTER_ENABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: elb_ms_csr::int_filter::int_enable_clear                 */
/* Register template: elb_ms_csr::intreg_enable                            */
/* Source filename: elba/design/ms/src/elb_ms.gcsr, line: 34               */
/* Field member: elb_ms_csr::intreg_enable.response_log_timeout_err_enable */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 233 */
#define ELB_MS_CSR_INT_FILTER_INT_ENABLE_CLEAR_RESPONSE_LOG_TIMEOUT_ERR_ENABLE_MSB 4
#define ELB_MS_CSR_INT_FILTER_INT_ENABLE_CLEAR_RESPONSE_LOG_TIMEOUT_ERR_ENABLE_LSB 4
#define ELB_MS_CSR_INT_FILTER_INT_ENABLE_CLEAR_RESPONSE_LOG_TIMEOUT_ERR_ENABLE_WIDTH 1
#define ELB_MS_CSR_INT_FILTER_INT_ENABLE_CLEAR_RESPONSE_LOG_TIMEOUT_ERR_ENABLE_READ_ACCESS 1
#define ELB_MS_CSR_INT_FILTER_INT_ENABLE_CLEAR_RESPONSE_LOG_TIMEOUT_ERR_ENABLE_WRITE_ACCESS 1
#define ELB_MS_CSR_INT_FILTER_INT_ENABLE_CLEAR_RESPONSE_LOG_TIMEOUT_ERR_ENABLE_RESET 0x1
#define ELB_MS_CSR_INT_FILTER_INT_ENABLE_CLEAR_RESPONSE_LOG_TIMEOUT_ERR_ENABLE_FIELD_MASK 0x00000010
#define ELB_MS_CSR_INT_FILTER_INT_ENABLE_CLEAR_RESPONSE_LOG_TIMEOUT_ERR_ENABLE_GET(x) \
   (((x) & 0x00000010) >> 4)
#define ELB_MS_CSR_INT_FILTER_INT_ENABLE_CLEAR_RESPONSE_LOG_TIMEOUT_ERR_ENABLE_SET(x) \
   (((x) << 4) & 0x00000010)
#define ELB_MS_CSR_INT_FILTER_INT_ENABLE_CLEAR_RESPONSE_LOG_TIMEOUT_ERR_ENABLE_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: elb_ms_csr::intreg_enable.write_response_err_enable       */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 233 */
#define ELB_MS_CSR_INT_FILTER_INT_ENABLE_CLEAR_WRITE_RESPONSE_ERR_ENABLE_MSB 3
#define ELB_MS_CSR_INT_FILTER_INT_ENABLE_CLEAR_WRITE_RESPONSE_ERR_ENABLE_LSB 3
#define ELB_MS_CSR_INT_FILTER_INT_ENABLE_CLEAR_WRITE_RESPONSE_ERR_ENABLE_WIDTH 1
#define ELB_MS_CSR_INT_FILTER_INT_ENABLE_CLEAR_WRITE_RESPONSE_ERR_ENABLE_READ_ACCESS 1
#define ELB_MS_CSR_INT_FILTER_INT_ENABLE_CLEAR_WRITE_RESPONSE_ERR_ENABLE_WRITE_ACCESS 1
#define ELB_MS_CSR_INT_FILTER_INT_ENABLE_CLEAR_WRITE_RESPONSE_ERR_ENABLE_RESET 0x1
#define ELB_MS_CSR_INT_FILTER_INT_ENABLE_CLEAR_WRITE_RESPONSE_ERR_ENABLE_FIELD_MASK 0x00000008
#define ELB_MS_CSR_INT_FILTER_INT_ENABLE_CLEAR_WRITE_RESPONSE_ERR_ENABLE_GET(x) \
   (((x) & 0x00000008) >> 3)
#define ELB_MS_CSR_INT_FILTER_INT_ENABLE_CLEAR_WRITE_RESPONSE_ERR_ENABLE_SET(x) \
   (((x) << 3) & 0x00000008)
#define ELB_MS_CSR_INT_FILTER_INT_ENABLE_CLEAR_WRITE_RESPONSE_ERR_ENABLE_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: elb_ms_csr::intreg_enable.read_response_err_enable        */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 233 */
#define ELB_MS_CSR_INT_FILTER_INT_ENABLE_CLEAR_READ_RESPONSE_ERR_ENABLE_MSB 2
#define ELB_MS_CSR_INT_FILTER_INT_ENABLE_CLEAR_READ_RESPONSE_ERR_ENABLE_LSB 2
#define ELB_MS_CSR_INT_FILTER_INT_ENABLE_CLEAR_READ_RESPONSE_ERR_ENABLE_WIDTH 1
#define ELB_MS_CSR_INT_FILTER_INT_ENABLE_CLEAR_READ_RESPONSE_ERR_ENABLE_READ_ACCESS 1
#define ELB_MS_CSR_INT_FILTER_INT_ENABLE_CLEAR_READ_RESPONSE_ERR_ENABLE_WRITE_ACCESS 1
#define ELB_MS_CSR_INT_FILTER_INT_ENABLE_CLEAR_READ_RESPONSE_ERR_ENABLE_RESET 0x1
#define ELB_MS_CSR_INT_FILTER_INT_ENABLE_CLEAR_READ_RESPONSE_ERR_ENABLE_FIELD_MASK 0x00000004
#define ELB_MS_CSR_INT_FILTER_INT_ENABLE_CLEAR_READ_RESPONSE_ERR_ENABLE_GET(x) \
   (((x) & 0x00000004) >> 2)
#define ELB_MS_CSR_INT_FILTER_INT_ENABLE_CLEAR_READ_RESPONSE_ERR_ENABLE_SET(x) \
   (((x) << 2) & 0x00000004)
#define ELB_MS_CSR_INT_FILTER_INT_ENABLE_CLEAR_READ_RESPONSE_ERR_ENABLE_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: elb_ms_csr::intreg_enable.axi_freeze_enable               */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 233 */
#define ELB_MS_CSR_INT_FILTER_INT_ENABLE_CLEAR_AXI_FREEZE_ENABLE_MSB 1
#define ELB_MS_CSR_INT_FILTER_INT_ENABLE_CLEAR_AXI_FREEZE_ENABLE_LSB 1
#define ELB_MS_CSR_INT_FILTER_INT_ENABLE_CLEAR_AXI_FREEZE_ENABLE_WIDTH 1
#define ELB_MS_CSR_INT_FILTER_INT_ENABLE_CLEAR_AXI_FREEZE_ENABLE_READ_ACCESS 1
#define ELB_MS_CSR_INT_FILTER_INT_ENABLE_CLEAR_AXI_FREEZE_ENABLE_WRITE_ACCESS 1
#define ELB_MS_CSR_INT_FILTER_INT_ENABLE_CLEAR_AXI_FREEZE_ENABLE_RESET 0x1
#define ELB_MS_CSR_INT_FILTER_INT_ENABLE_CLEAR_AXI_FREEZE_ENABLE_FIELD_MASK 0x00000002
#define ELB_MS_CSR_INT_FILTER_INT_ENABLE_CLEAR_AXI_FREEZE_ENABLE_GET(x) \
   (((x) & 0x00000002) >> 1)
#define ELB_MS_CSR_INT_FILTER_INT_ENABLE_CLEAR_AXI_FREEZE_ENABLE_SET(x) \
   (((x) << 1) & 0x00000002)
#define ELB_MS_CSR_INT_FILTER_INT_ENABLE_CLEAR_AXI_FREEZE_ENABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: elb_ms_csr::intreg_enable.axi_int_filter_enable           */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 233 */
#define ELB_MS_CSR_INT_FILTER_INT_ENABLE_CLEAR_AXI_INT_FILTER_ENABLE_MSB 0
#define ELB_MS_CSR_INT_FILTER_INT_ENABLE_CLEAR_AXI_INT_FILTER_ENABLE_LSB 0
#define ELB_MS_CSR_INT_FILTER_INT_ENABLE_CLEAR_AXI_INT_FILTER_ENABLE_WIDTH 1
#define ELB_MS_CSR_INT_FILTER_INT_ENABLE_CLEAR_AXI_INT_FILTER_ENABLE_READ_ACCESS 1
#define ELB_MS_CSR_INT_FILTER_INT_ENABLE_CLEAR_AXI_INT_FILTER_ENABLE_WRITE_ACCESS 1
#define ELB_MS_CSR_INT_FILTER_INT_ENABLE_CLEAR_AXI_INT_FILTER_ENABLE_RESET 0x1
#define ELB_MS_CSR_INT_FILTER_INT_ENABLE_CLEAR_AXI_INT_FILTER_ENABLE_FIELD_MASK 0x00000001
#define ELB_MS_CSR_INT_FILTER_INT_ENABLE_CLEAR_AXI_INT_FILTER_ENABLE_GET(x) \
   ((x) & 0x00000001)
#define ELB_MS_CSR_INT_FILTER_INT_ENABLE_CLEAR_AXI_INT_FILTER_ENABLE_SET(x) \
   ((x) & 0x00000001)
#define ELB_MS_CSR_INT_FILTER_INT_ENABLE_CLEAR_AXI_INT_FILTER_ENABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: elb_ms_csr::csr_intr                                     */
/* Register template: elb_ms_csr::csr_intr                                 */
/* Source filename: elba/design/ms/src/elb_ms.gcsr, line: 112              */
/* Field member: elb_ms_csr::csr_intr.dowstream_enable                     */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 233 */
#define ELB_MS_CSR_CSR_INTR_DOWSTREAM_ENABLE_MSB 1
#define ELB_MS_CSR_CSR_INTR_DOWSTREAM_ENABLE_LSB 1
#define ELB_MS_CSR_CSR_INTR_DOWSTREAM_ENABLE_WIDTH 1
#define ELB_MS_CSR_CSR_INTR_DOWSTREAM_ENABLE_READ_ACCESS 1
#define ELB_MS_CSR_CSR_INTR_DOWSTREAM_ENABLE_WRITE_ACCESS 1
#define ELB_MS_CSR_CSR_INTR_DOWSTREAM_ENABLE_RESET 0x0
#define ELB_MS_CSR_CSR_INTR_DOWSTREAM_ENABLE_FIELD_MASK 0x00000002
#define ELB_MS_CSR_CSR_INTR_DOWSTREAM_ENABLE_GET(x) (((x) & 0x00000002) >> 1)
#define ELB_MS_CSR_CSR_INTR_DOWSTREAM_ENABLE_SET(x) \
   (((x) << 1) & 0x00000002)
#define ELB_MS_CSR_CSR_INTR_DOWSTREAM_ENABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: elb_ms_csr::csr_intr.dowstream                            */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 242 */
#define ELB_MS_CSR_CSR_INTR_DOWSTREAM_MSB 0
#define ELB_MS_CSR_CSR_INTR_DOWSTREAM_LSB 0
#define ELB_MS_CSR_CSR_INTR_DOWSTREAM_WIDTH 1
#define ELB_MS_CSR_CSR_INTR_DOWSTREAM_READ_ACCESS 1
#define ELB_MS_CSR_CSR_INTR_DOWSTREAM_WRITE_ACCESS 0
#define ELB_MS_CSR_CSR_INTR_DOWSTREAM_FIELD_MASK 0x00000001
#define ELB_MS_CSR_CSR_INTR_DOWSTREAM_GET(x) ((x) & 0x00000001)
#define ELB_MS_CSR_CSR_INTR_DOWSTREAM_SET(x) ((x) & 0x00000001)
#define ELB_MS_CSR_CSR_INTR_DOWSTREAM_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Group type: elb_ms_csr::int_groups                                      */
/* Group template: elb_ms_csr::intgrp_status                               */
/* Source filename: elba/design/ms/src/elb_ms.gcsr, line: 96               */
#define ELB_MS_CSR_INT_GROUPS_SIZE 0x4
#define ELB_MS_CSR_INT_GROUPS_BYTE_SIZE 0x10
/* Register member: elb_ms_csr::intgrp_status.intreg                       */
/* Register type referenced: elb_ms_csr::int_groups::intreg                */
/* Register template referenced: elb_ms_csr::intreg_status                 */
#define ELB_MS_CSR_INT_GROUPS_INTREG_OFFSET 0x0
#define ELB_MS_CSR_INT_GROUPS_INTREG_BYTE_OFFSET 0x0
#define ELB_MS_CSR_INT_GROUPS_INTREG_READ_ACCESS 1
#define ELB_MS_CSR_INT_GROUPS_INTREG_WRITE_ACCESS 0
#define ELB_MS_CSR_INT_GROUPS_INTREG_RESET_VALUE 0x00000000
#define ELB_MS_CSR_INT_GROUPS_INTREG_RESET_MASK 0xffffff80
#define ELB_MS_CSR_INT_GROUPS_INTREG_READ_MASK 0xffffffff
#define ELB_MS_CSR_INT_GROUPS_INTREG_WRITE_MASK 0x00000000
/* Register member: elb_ms_csr::intgrp_status.int_enable_rw_reg            */
/* Register type referenced: elb_ms_csr::int_groups::int_enable_rw_reg     */
/* Register template referenced: elb_ms_csr::intreg_enable                 */
#define ELB_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_OFFSET 0x1
#define ELB_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_BYTE_OFFSET 0x4
#define ELB_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_READ_ACCESS 1
#define ELB_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_WRITE_ACCESS 1
#define ELB_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_RESET_VALUE 0x0000007f
#define ELB_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_RESET_MASK 0xffffffff
#define ELB_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_READ_MASK 0xffffffff
#define ELB_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_WRITE_MASK 0x0000007f
/* Register member: elb_ms_csr::intgrp_status.int_rw_reg                   */
/* Register type referenced: elb_ms_csr::int_groups::int_rw_reg            */
/* Register template referenced: elb_ms_csr::intreg_status                 */
#define ELB_MS_CSR_INT_GROUPS_INT_RW_REG_OFFSET 0x2
#define ELB_MS_CSR_INT_GROUPS_INT_RW_REG_BYTE_OFFSET 0x8
#define ELB_MS_CSR_INT_GROUPS_INT_RW_REG_READ_ACCESS 1
#define ELB_MS_CSR_INT_GROUPS_INT_RW_REG_WRITE_ACCESS 0
#define ELB_MS_CSR_INT_GROUPS_INT_RW_REG_RESET_VALUE 0x00000000
#define ELB_MS_CSR_INT_GROUPS_INT_RW_REG_RESET_MASK 0xffffff80
#define ELB_MS_CSR_INT_GROUPS_INT_RW_REG_READ_MASK 0xffffffff
#define ELB_MS_CSR_INT_GROUPS_INT_RW_REG_WRITE_MASK 0x00000000

/* Register type: elb_ms_csr::int_groups::intreg                           */
/* Register template: elb_ms_csr::intreg_status                            */
/* Source filename: elba/design/ms/src/elb_ms.gcsr, line: 46               */
/* Field member: elb_ms_csr::intreg_status.int_filter_interrupt            */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 242 */
#define ELB_MS_CSR_INT_GROUPS_INTREG_INT_FILTER_INTERRUPT_MSB 6
#define ELB_MS_CSR_INT_GROUPS_INTREG_INT_FILTER_INTERRUPT_LSB 6
#define ELB_MS_CSR_INT_GROUPS_INTREG_INT_FILTER_INTERRUPT_WIDTH 1
#define ELB_MS_CSR_INT_GROUPS_INTREG_INT_FILTER_INTERRUPT_READ_ACCESS 1
#define ELB_MS_CSR_INT_GROUPS_INTREG_INT_FILTER_INTERRUPT_WRITE_ACCESS 0
#define ELB_MS_CSR_INT_GROUPS_INTREG_INT_FILTER_INTERRUPT_FIELD_MASK 0x00000040
#define ELB_MS_CSR_INT_GROUPS_INTREG_INT_FILTER_INTERRUPT_GET(x) \
   (((x) & 0x00000040) >> 6)
#define ELB_MS_CSR_INT_GROUPS_INTREG_INT_FILTER_INTERRUPT_SET(x) \
   (((x) << 6) & 0x00000040)
#define ELB_MS_CSR_INT_GROUPS_INTREG_INT_FILTER_INTERRUPT_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040) | ((r) & 0xffffffbf))
/* Field member: elb_ms_csr::intreg_status.int_prp5_interrupt              */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 242 */
#define ELB_MS_CSR_INT_GROUPS_INTREG_INT_PRP5_INTERRUPT_MSB 5
#define ELB_MS_CSR_INT_GROUPS_INTREG_INT_PRP5_INTERRUPT_LSB 5
#define ELB_MS_CSR_INT_GROUPS_INTREG_INT_PRP5_INTERRUPT_WIDTH 1
#define ELB_MS_CSR_INT_GROUPS_INTREG_INT_PRP5_INTERRUPT_READ_ACCESS 1
#define ELB_MS_CSR_INT_GROUPS_INTREG_INT_PRP5_INTERRUPT_WRITE_ACCESS 0
#define ELB_MS_CSR_INT_GROUPS_INTREG_INT_PRP5_INTERRUPT_FIELD_MASK 0x00000020
#define ELB_MS_CSR_INT_GROUPS_INTREG_INT_PRP5_INTERRUPT_GET(x) \
   (((x) & 0x00000020) >> 5)
#define ELB_MS_CSR_INT_GROUPS_INTREG_INT_PRP5_INTERRUPT_SET(x) \
   (((x) << 5) & 0x00000020)
#define ELB_MS_CSR_INT_GROUPS_INTREG_INT_PRP5_INTERRUPT_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: elb_ms_csr::intreg_status.int_prp4_interrupt              */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 242 */
#define ELB_MS_CSR_INT_GROUPS_INTREG_INT_PRP4_INTERRUPT_MSB 4
#define ELB_MS_CSR_INT_GROUPS_INTREG_INT_PRP4_INTERRUPT_LSB 4
#define ELB_MS_CSR_INT_GROUPS_INTREG_INT_PRP4_INTERRUPT_WIDTH 1
#define ELB_MS_CSR_INT_GROUPS_INTREG_INT_PRP4_INTERRUPT_READ_ACCESS 1
#define ELB_MS_CSR_INT_GROUPS_INTREG_INT_PRP4_INTERRUPT_WRITE_ACCESS 0
#define ELB_MS_CSR_INT_GROUPS_INTREG_INT_PRP4_INTERRUPT_FIELD_MASK 0x00000010
#define ELB_MS_CSR_INT_GROUPS_INTREG_INT_PRP4_INTERRUPT_GET(x) \
   (((x) & 0x00000010) >> 4)
#define ELB_MS_CSR_INT_GROUPS_INTREG_INT_PRP4_INTERRUPT_SET(x) \
   (((x) << 4) & 0x00000010)
#define ELB_MS_CSR_INT_GROUPS_INTREG_INT_PRP4_INTERRUPT_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: elb_ms_csr::intreg_status.int_prp3_interrupt              */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 242 */
#define ELB_MS_CSR_INT_GROUPS_INTREG_INT_PRP3_INTERRUPT_MSB 3
#define ELB_MS_CSR_INT_GROUPS_INTREG_INT_PRP3_INTERRUPT_LSB 3
#define ELB_MS_CSR_INT_GROUPS_INTREG_INT_PRP3_INTERRUPT_WIDTH 1
#define ELB_MS_CSR_INT_GROUPS_INTREG_INT_PRP3_INTERRUPT_READ_ACCESS 1
#define ELB_MS_CSR_INT_GROUPS_INTREG_INT_PRP3_INTERRUPT_WRITE_ACCESS 0
#define ELB_MS_CSR_INT_GROUPS_INTREG_INT_PRP3_INTERRUPT_FIELD_MASK 0x00000008
#define ELB_MS_CSR_INT_GROUPS_INTREG_INT_PRP3_INTERRUPT_GET(x) \
   (((x) & 0x00000008) >> 3)
#define ELB_MS_CSR_INT_GROUPS_INTREG_INT_PRP3_INTERRUPT_SET(x) \
   (((x) << 3) & 0x00000008)
#define ELB_MS_CSR_INT_GROUPS_INTREG_INT_PRP3_INTERRUPT_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: elb_ms_csr::intreg_status.int_prp2_interrupt              */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 242 */
#define ELB_MS_CSR_INT_GROUPS_INTREG_INT_PRP2_INTERRUPT_MSB 2
#define ELB_MS_CSR_INT_GROUPS_INTREG_INT_PRP2_INTERRUPT_LSB 2
#define ELB_MS_CSR_INT_GROUPS_INTREG_INT_PRP2_INTERRUPT_WIDTH 1
#define ELB_MS_CSR_INT_GROUPS_INTREG_INT_PRP2_INTERRUPT_READ_ACCESS 1
#define ELB_MS_CSR_INT_GROUPS_INTREG_INT_PRP2_INTERRUPT_WRITE_ACCESS 0
#define ELB_MS_CSR_INT_GROUPS_INTREG_INT_PRP2_INTERRUPT_FIELD_MASK 0x00000004
#define ELB_MS_CSR_INT_GROUPS_INTREG_INT_PRP2_INTERRUPT_GET(x) \
   (((x) & 0x00000004) >> 2)
#define ELB_MS_CSR_INT_GROUPS_INTREG_INT_PRP2_INTERRUPT_SET(x) \
   (((x) << 2) & 0x00000004)
#define ELB_MS_CSR_INT_GROUPS_INTREG_INT_PRP2_INTERRUPT_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: elb_ms_csr::intreg_status.int_prp1_interrupt              */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 242 */
#define ELB_MS_CSR_INT_GROUPS_INTREG_INT_PRP1_INTERRUPT_MSB 1
#define ELB_MS_CSR_INT_GROUPS_INTREG_INT_PRP1_INTERRUPT_LSB 1
#define ELB_MS_CSR_INT_GROUPS_INTREG_INT_PRP1_INTERRUPT_WIDTH 1
#define ELB_MS_CSR_INT_GROUPS_INTREG_INT_PRP1_INTERRUPT_READ_ACCESS 1
#define ELB_MS_CSR_INT_GROUPS_INTREG_INT_PRP1_INTERRUPT_WRITE_ACCESS 0
#define ELB_MS_CSR_INT_GROUPS_INTREG_INT_PRP1_INTERRUPT_FIELD_MASK 0x00000002
#define ELB_MS_CSR_INT_GROUPS_INTREG_INT_PRP1_INTERRUPT_GET(x) \
   (((x) & 0x00000002) >> 1)
#define ELB_MS_CSR_INT_GROUPS_INTREG_INT_PRP1_INTERRUPT_SET(x) \
   (((x) << 1) & 0x00000002)
#define ELB_MS_CSR_INT_GROUPS_INTREG_INT_PRP1_INTERRUPT_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: elb_ms_csr::intreg_status.int_misc_interrupt              */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 242 */
#define ELB_MS_CSR_INT_GROUPS_INTREG_INT_MISC_INTERRUPT_MSB 0
#define ELB_MS_CSR_INT_GROUPS_INTREG_INT_MISC_INTERRUPT_LSB 0
#define ELB_MS_CSR_INT_GROUPS_INTREG_INT_MISC_INTERRUPT_WIDTH 1
#define ELB_MS_CSR_INT_GROUPS_INTREG_INT_MISC_INTERRUPT_READ_ACCESS 1
#define ELB_MS_CSR_INT_GROUPS_INTREG_INT_MISC_INTERRUPT_WRITE_ACCESS 0
#define ELB_MS_CSR_INT_GROUPS_INTREG_INT_MISC_INTERRUPT_FIELD_MASK 0x00000001
#define ELB_MS_CSR_INT_GROUPS_INTREG_INT_MISC_INTERRUPT_GET(x) \
   ((x) & 0x00000001)
#define ELB_MS_CSR_INT_GROUPS_INTREG_INT_MISC_INTERRUPT_SET(x) \
   ((x) & 0x00000001)
#define ELB_MS_CSR_INT_GROUPS_INTREG_INT_MISC_INTERRUPT_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: elb_ms_csr::int_groups::int_enable_rw_reg                */
/* Register template: elb_ms_csr::intreg_enable                            */
/* Source filename: elba/design/ms/src/elb_ms.gcsr, line: 34               */
/* Field member: elb_ms_csr::intreg_enable.int_filter_enable               */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 233 */
#define ELB_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_FILTER_ENABLE_MSB 6
#define ELB_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_FILTER_ENABLE_LSB 6
#define ELB_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_FILTER_ENABLE_WIDTH 1
#define ELB_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_FILTER_ENABLE_READ_ACCESS 1
#define ELB_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_FILTER_ENABLE_WRITE_ACCESS 1
#define ELB_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_FILTER_ENABLE_RESET 0x1
#define ELB_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_FILTER_ENABLE_FIELD_MASK 0x00000040
#define ELB_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_FILTER_ENABLE_GET(x) \
   (((x) & 0x00000040) >> 6)
#define ELB_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_FILTER_ENABLE_SET(x) \
   (((x) << 6) & 0x00000040)
#define ELB_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_FILTER_ENABLE_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040) | ((r) & 0xffffffbf))
/* Field member: elb_ms_csr::intreg_enable.int_prp5_enable                 */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 233 */
#define ELB_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_PRP5_ENABLE_MSB 5
#define ELB_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_PRP5_ENABLE_LSB 5
#define ELB_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_PRP5_ENABLE_WIDTH 1
#define ELB_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_PRP5_ENABLE_READ_ACCESS 1
#define ELB_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_PRP5_ENABLE_WRITE_ACCESS 1
#define ELB_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_PRP5_ENABLE_RESET 0x1
#define ELB_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_PRP5_ENABLE_FIELD_MASK 0x00000020
#define ELB_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_PRP5_ENABLE_GET(x) \
   (((x) & 0x00000020) >> 5)
#define ELB_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_PRP5_ENABLE_SET(x) \
   (((x) << 5) & 0x00000020)
#define ELB_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_PRP5_ENABLE_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: elb_ms_csr::intreg_enable.int_prp4_enable                 */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 233 */
#define ELB_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_PRP4_ENABLE_MSB 4
#define ELB_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_PRP4_ENABLE_LSB 4
#define ELB_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_PRP4_ENABLE_WIDTH 1
#define ELB_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_PRP4_ENABLE_READ_ACCESS 1
#define ELB_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_PRP4_ENABLE_WRITE_ACCESS 1
#define ELB_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_PRP4_ENABLE_RESET 0x1
#define ELB_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_PRP4_ENABLE_FIELD_MASK 0x00000010
#define ELB_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_PRP4_ENABLE_GET(x) \
   (((x) & 0x00000010) >> 4)
#define ELB_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_PRP4_ENABLE_SET(x) \
   (((x) << 4) & 0x00000010)
#define ELB_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_PRP4_ENABLE_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: elb_ms_csr::intreg_enable.int_prp3_enable                 */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 233 */
#define ELB_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_PRP3_ENABLE_MSB 3
#define ELB_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_PRP3_ENABLE_LSB 3
#define ELB_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_PRP3_ENABLE_WIDTH 1
#define ELB_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_PRP3_ENABLE_READ_ACCESS 1
#define ELB_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_PRP3_ENABLE_WRITE_ACCESS 1
#define ELB_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_PRP3_ENABLE_RESET 0x1
#define ELB_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_PRP3_ENABLE_FIELD_MASK 0x00000008
#define ELB_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_PRP3_ENABLE_GET(x) \
   (((x) & 0x00000008) >> 3)
#define ELB_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_PRP3_ENABLE_SET(x) \
   (((x) << 3) & 0x00000008)
#define ELB_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_PRP3_ENABLE_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: elb_ms_csr::intreg_enable.int_prp2_enable                 */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 233 */
#define ELB_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_PRP2_ENABLE_MSB 2
#define ELB_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_PRP2_ENABLE_LSB 2
#define ELB_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_PRP2_ENABLE_WIDTH 1
#define ELB_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_PRP2_ENABLE_READ_ACCESS 1
#define ELB_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_PRP2_ENABLE_WRITE_ACCESS 1
#define ELB_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_PRP2_ENABLE_RESET 0x1
#define ELB_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_PRP2_ENABLE_FIELD_MASK 0x00000004
#define ELB_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_PRP2_ENABLE_GET(x) \
   (((x) & 0x00000004) >> 2)
#define ELB_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_PRP2_ENABLE_SET(x) \
   (((x) << 2) & 0x00000004)
#define ELB_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_PRP2_ENABLE_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: elb_ms_csr::intreg_enable.int_prp1_enable                 */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 233 */
#define ELB_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_PRP1_ENABLE_MSB 1
#define ELB_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_PRP1_ENABLE_LSB 1
#define ELB_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_PRP1_ENABLE_WIDTH 1
#define ELB_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_PRP1_ENABLE_READ_ACCESS 1
#define ELB_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_PRP1_ENABLE_WRITE_ACCESS 1
#define ELB_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_PRP1_ENABLE_RESET 0x1
#define ELB_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_PRP1_ENABLE_FIELD_MASK 0x00000002
#define ELB_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_PRP1_ENABLE_GET(x) \
   (((x) & 0x00000002) >> 1)
#define ELB_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_PRP1_ENABLE_SET(x) \
   (((x) << 1) & 0x00000002)
#define ELB_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_PRP1_ENABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: elb_ms_csr::intreg_enable.int_misc_enable                 */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 233 */
#define ELB_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_MISC_ENABLE_MSB 0
#define ELB_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_MISC_ENABLE_LSB 0
#define ELB_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_MISC_ENABLE_WIDTH 1
#define ELB_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_MISC_ENABLE_READ_ACCESS 1
#define ELB_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_MISC_ENABLE_WRITE_ACCESS 1
#define ELB_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_MISC_ENABLE_RESET 0x1
#define ELB_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_MISC_ENABLE_FIELD_MASK 0x00000001
#define ELB_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_MISC_ENABLE_GET(x) \
   ((x) & 0x00000001)
#define ELB_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_MISC_ENABLE_SET(x) \
   ((x) & 0x00000001)
#define ELB_MS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_MISC_ENABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: elb_ms_csr::int_groups::int_rw_reg                       */
/* Register template: elb_ms_csr::intreg_status                            */
/* Source filename: elba/design/ms/src/elb_ms.gcsr, line: 46               */
/* Field member: elb_ms_csr::intreg_status.int_filter_interrupt            */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 242 */
#define ELB_MS_CSR_INT_GROUPS_INT_RW_REG_INT_FILTER_INTERRUPT_MSB 6
#define ELB_MS_CSR_INT_GROUPS_INT_RW_REG_INT_FILTER_INTERRUPT_LSB 6
#define ELB_MS_CSR_INT_GROUPS_INT_RW_REG_INT_FILTER_INTERRUPT_WIDTH 1
#define ELB_MS_CSR_INT_GROUPS_INT_RW_REG_INT_FILTER_INTERRUPT_READ_ACCESS 1
#define ELB_MS_CSR_INT_GROUPS_INT_RW_REG_INT_FILTER_INTERRUPT_WRITE_ACCESS 0
#define ELB_MS_CSR_INT_GROUPS_INT_RW_REG_INT_FILTER_INTERRUPT_FIELD_MASK 0x00000040
#define ELB_MS_CSR_INT_GROUPS_INT_RW_REG_INT_FILTER_INTERRUPT_GET(x) \
   (((x) & 0x00000040) >> 6)
#define ELB_MS_CSR_INT_GROUPS_INT_RW_REG_INT_FILTER_INTERRUPT_SET(x) \
   (((x) << 6) & 0x00000040)
#define ELB_MS_CSR_INT_GROUPS_INT_RW_REG_INT_FILTER_INTERRUPT_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040) | ((r) & 0xffffffbf))
/* Field member: elb_ms_csr::intreg_status.int_prp5_interrupt              */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 242 */
#define ELB_MS_CSR_INT_GROUPS_INT_RW_REG_INT_PRP5_INTERRUPT_MSB 5
#define ELB_MS_CSR_INT_GROUPS_INT_RW_REG_INT_PRP5_INTERRUPT_LSB 5
#define ELB_MS_CSR_INT_GROUPS_INT_RW_REG_INT_PRP5_INTERRUPT_WIDTH 1
#define ELB_MS_CSR_INT_GROUPS_INT_RW_REG_INT_PRP5_INTERRUPT_READ_ACCESS 1
#define ELB_MS_CSR_INT_GROUPS_INT_RW_REG_INT_PRP5_INTERRUPT_WRITE_ACCESS 0
#define ELB_MS_CSR_INT_GROUPS_INT_RW_REG_INT_PRP5_INTERRUPT_FIELD_MASK 0x00000020
#define ELB_MS_CSR_INT_GROUPS_INT_RW_REG_INT_PRP5_INTERRUPT_GET(x) \
   (((x) & 0x00000020) >> 5)
#define ELB_MS_CSR_INT_GROUPS_INT_RW_REG_INT_PRP5_INTERRUPT_SET(x) \
   (((x) << 5) & 0x00000020)
#define ELB_MS_CSR_INT_GROUPS_INT_RW_REG_INT_PRP5_INTERRUPT_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: elb_ms_csr::intreg_status.int_prp4_interrupt              */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 242 */
#define ELB_MS_CSR_INT_GROUPS_INT_RW_REG_INT_PRP4_INTERRUPT_MSB 4
#define ELB_MS_CSR_INT_GROUPS_INT_RW_REG_INT_PRP4_INTERRUPT_LSB 4
#define ELB_MS_CSR_INT_GROUPS_INT_RW_REG_INT_PRP4_INTERRUPT_WIDTH 1
#define ELB_MS_CSR_INT_GROUPS_INT_RW_REG_INT_PRP4_INTERRUPT_READ_ACCESS 1
#define ELB_MS_CSR_INT_GROUPS_INT_RW_REG_INT_PRP4_INTERRUPT_WRITE_ACCESS 0
#define ELB_MS_CSR_INT_GROUPS_INT_RW_REG_INT_PRP4_INTERRUPT_FIELD_MASK 0x00000010
#define ELB_MS_CSR_INT_GROUPS_INT_RW_REG_INT_PRP4_INTERRUPT_GET(x) \
   (((x) & 0x00000010) >> 4)
#define ELB_MS_CSR_INT_GROUPS_INT_RW_REG_INT_PRP4_INTERRUPT_SET(x) \
   (((x) << 4) & 0x00000010)
#define ELB_MS_CSR_INT_GROUPS_INT_RW_REG_INT_PRP4_INTERRUPT_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: elb_ms_csr::intreg_status.int_prp3_interrupt              */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 242 */
#define ELB_MS_CSR_INT_GROUPS_INT_RW_REG_INT_PRP3_INTERRUPT_MSB 3
#define ELB_MS_CSR_INT_GROUPS_INT_RW_REG_INT_PRP3_INTERRUPT_LSB 3
#define ELB_MS_CSR_INT_GROUPS_INT_RW_REG_INT_PRP3_INTERRUPT_WIDTH 1
#define ELB_MS_CSR_INT_GROUPS_INT_RW_REG_INT_PRP3_INTERRUPT_READ_ACCESS 1
#define ELB_MS_CSR_INT_GROUPS_INT_RW_REG_INT_PRP3_INTERRUPT_WRITE_ACCESS 0
#define ELB_MS_CSR_INT_GROUPS_INT_RW_REG_INT_PRP3_INTERRUPT_FIELD_MASK 0x00000008
#define ELB_MS_CSR_INT_GROUPS_INT_RW_REG_INT_PRP3_INTERRUPT_GET(x) \
   (((x) & 0x00000008) >> 3)
#define ELB_MS_CSR_INT_GROUPS_INT_RW_REG_INT_PRP3_INTERRUPT_SET(x) \
   (((x) << 3) & 0x00000008)
#define ELB_MS_CSR_INT_GROUPS_INT_RW_REG_INT_PRP3_INTERRUPT_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: elb_ms_csr::intreg_status.int_prp2_interrupt              */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 242 */
#define ELB_MS_CSR_INT_GROUPS_INT_RW_REG_INT_PRP2_INTERRUPT_MSB 2
#define ELB_MS_CSR_INT_GROUPS_INT_RW_REG_INT_PRP2_INTERRUPT_LSB 2
#define ELB_MS_CSR_INT_GROUPS_INT_RW_REG_INT_PRP2_INTERRUPT_WIDTH 1
#define ELB_MS_CSR_INT_GROUPS_INT_RW_REG_INT_PRP2_INTERRUPT_READ_ACCESS 1
#define ELB_MS_CSR_INT_GROUPS_INT_RW_REG_INT_PRP2_INTERRUPT_WRITE_ACCESS 0
#define ELB_MS_CSR_INT_GROUPS_INT_RW_REG_INT_PRP2_INTERRUPT_FIELD_MASK 0x00000004
#define ELB_MS_CSR_INT_GROUPS_INT_RW_REG_INT_PRP2_INTERRUPT_GET(x) \
   (((x) & 0x00000004) >> 2)
#define ELB_MS_CSR_INT_GROUPS_INT_RW_REG_INT_PRP2_INTERRUPT_SET(x) \
   (((x) << 2) & 0x00000004)
#define ELB_MS_CSR_INT_GROUPS_INT_RW_REG_INT_PRP2_INTERRUPT_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: elb_ms_csr::intreg_status.int_prp1_interrupt              */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 242 */
#define ELB_MS_CSR_INT_GROUPS_INT_RW_REG_INT_PRP1_INTERRUPT_MSB 1
#define ELB_MS_CSR_INT_GROUPS_INT_RW_REG_INT_PRP1_INTERRUPT_LSB 1
#define ELB_MS_CSR_INT_GROUPS_INT_RW_REG_INT_PRP1_INTERRUPT_WIDTH 1
#define ELB_MS_CSR_INT_GROUPS_INT_RW_REG_INT_PRP1_INTERRUPT_READ_ACCESS 1
#define ELB_MS_CSR_INT_GROUPS_INT_RW_REG_INT_PRP1_INTERRUPT_WRITE_ACCESS 0
#define ELB_MS_CSR_INT_GROUPS_INT_RW_REG_INT_PRP1_INTERRUPT_FIELD_MASK 0x00000002
#define ELB_MS_CSR_INT_GROUPS_INT_RW_REG_INT_PRP1_INTERRUPT_GET(x) \
   (((x) & 0x00000002) >> 1)
#define ELB_MS_CSR_INT_GROUPS_INT_RW_REG_INT_PRP1_INTERRUPT_SET(x) \
   (((x) << 1) & 0x00000002)
#define ELB_MS_CSR_INT_GROUPS_INT_RW_REG_INT_PRP1_INTERRUPT_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: elb_ms_csr::intreg_status.int_misc_interrupt              */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 242 */
#define ELB_MS_CSR_INT_GROUPS_INT_RW_REG_INT_MISC_INTERRUPT_MSB 0
#define ELB_MS_CSR_INT_GROUPS_INT_RW_REG_INT_MISC_INTERRUPT_LSB 0
#define ELB_MS_CSR_INT_GROUPS_INT_RW_REG_INT_MISC_INTERRUPT_WIDTH 1
#define ELB_MS_CSR_INT_GROUPS_INT_RW_REG_INT_MISC_INTERRUPT_READ_ACCESS 1
#define ELB_MS_CSR_INT_GROUPS_INT_RW_REG_INT_MISC_INTERRUPT_WRITE_ACCESS 0
#define ELB_MS_CSR_INT_GROUPS_INT_RW_REG_INT_MISC_INTERRUPT_FIELD_MASK 0x00000001
#define ELB_MS_CSR_INT_GROUPS_INT_RW_REG_INT_MISC_INTERRUPT_GET(x) \
   ((x) & 0x00000001)
#define ELB_MS_CSR_INT_GROUPS_INT_RW_REG_INT_MISC_INTERRUPT_SET(x) \
   ((x) & 0x00000001)
#define ELB_MS_CSR_INT_GROUPS_INT_RW_REG_INT_MISC_INTERRUPT_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Group type: elb_ms_csr::int_misc                                        */
/* Group template: elb_ms_csr::intgrp                                      */
/* Source filename: elba/design/ms/src/elb_ms.gcsr, line: 75               */
#define ELB_MS_CSR_INT_MISC_SIZE 0x4
#define ELB_MS_CSR_INT_MISC_BYTE_SIZE 0x10
/* Register member: elb_ms_csr::intgrp.intreg                              */
/* Register type referenced: elb_ms_csr::int_misc::intreg                  */
/* Register template referenced: elb_ms_csr::intreg                        */
#define ELB_MS_CSR_INT_MISC_INTREG_OFFSET 0x0
#define ELB_MS_CSR_INT_MISC_INTREG_BYTE_OFFSET 0x0
#define ELB_MS_CSR_INT_MISC_INTREG_READ_ACCESS 1
#define ELB_MS_CSR_INT_MISC_INTREG_WRITE_ACCESS 1
#define ELB_MS_CSR_INT_MISC_INTREG_RESET_VALUE 0x00000000
#define ELB_MS_CSR_INT_MISC_INTREG_RESET_MASK 0xffffffff
#define ELB_MS_CSR_INT_MISC_INTREG_READ_MASK 0xffffffff
#define ELB_MS_CSR_INT_MISC_INTREG_WRITE_MASK 0x00001fff
/* Register member: elb_ms_csr::intgrp.int_test_set                        */
/* Register type referenced: elb_ms_csr::int_misc::int_test_set            */
/* Register template referenced: elb_ms_csr::intreg                        */
#define ELB_MS_CSR_INT_MISC_INT_TEST_SET_OFFSET 0x1
#define ELB_MS_CSR_INT_MISC_INT_TEST_SET_BYTE_OFFSET 0x4
#define ELB_MS_CSR_INT_MISC_INT_TEST_SET_READ_ACCESS 1
#define ELB_MS_CSR_INT_MISC_INT_TEST_SET_WRITE_ACCESS 1
#define ELB_MS_CSR_INT_MISC_INT_TEST_SET_RESET_VALUE 0x00000000
#define ELB_MS_CSR_INT_MISC_INT_TEST_SET_RESET_MASK 0xffffffff
#define ELB_MS_CSR_INT_MISC_INT_TEST_SET_READ_MASK 0xffffffff
#define ELB_MS_CSR_INT_MISC_INT_TEST_SET_WRITE_MASK 0x00001fff
/* Register member: elb_ms_csr::intgrp.int_enable_set                      */
/* Register type referenced: elb_ms_csr::int_misc::int_enable_set          */
/* Register template referenced: elb_ms_csr::intreg_enable                 */
#define ELB_MS_CSR_INT_MISC_INT_ENABLE_SET_OFFSET 0x2
#define ELB_MS_CSR_INT_MISC_INT_ENABLE_SET_BYTE_OFFSET 0x8
#define ELB_MS_CSR_INT_MISC_INT_ENABLE_SET_READ_ACCESS 1
#define ELB_MS_CSR_INT_MISC_INT_ENABLE_SET_WRITE_ACCESS 1
#define ELB_MS_CSR_INT_MISC_INT_ENABLE_SET_RESET_VALUE 0x00001fff
#define ELB_MS_CSR_INT_MISC_INT_ENABLE_SET_RESET_MASK 0xffffffff
#define ELB_MS_CSR_INT_MISC_INT_ENABLE_SET_READ_MASK 0xffffffff
#define ELB_MS_CSR_INT_MISC_INT_ENABLE_SET_WRITE_MASK 0x00001fff
/* Register member: elb_ms_csr::intgrp.int_enable_clear                    */
/* Register type referenced: elb_ms_csr::int_misc::int_enable_clear        */
/* Register template referenced: elb_ms_csr::intreg_enable                 */
#define ELB_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_OFFSET 0x3
#define ELB_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_BYTE_OFFSET 0xc
#define ELB_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_READ_ACCESS 1
#define ELB_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_WRITE_ACCESS 1
#define ELB_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_RESET_VALUE 0x00001fff
#define ELB_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_RESET_MASK 0xffffffff
#define ELB_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_READ_MASK 0xffffffff
#define ELB_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_WRITE_MASK 0x00001fff

/* Register type: elb_ms_csr::int_misc::intreg                             */
/* Register template: elb_ms_csr::intreg                                   */
/* Source filename: elba/design/ms/src/elb_ms.gcsr, line: 11               */
/* Field member: elb_ms_csr::intreg.int_rd_full2_interrupt                 */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 220 */
#define ELB_MS_CSR_INT_MISC_INTREG_INT_RD_FULL2_INTERRUPT_MSB 12
#define ELB_MS_CSR_INT_MISC_INTREG_INT_RD_FULL2_INTERRUPT_LSB 12
#define ELB_MS_CSR_INT_MISC_INTREG_INT_RD_FULL2_INTERRUPT_WIDTH 1
#define ELB_MS_CSR_INT_MISC_INTREG_INT_RD_FULL2_INTERRUPT_READ_ACCESS 1
#define ELB_MS_CSR_INT_MISC_INTREG_INT_RD_FULL2_INTERRUPT_WRITE_ACCESS 1
#define ELB_MS_CSR_INT_MISC_INTREG_INT_RD_FULL2_INTERRUPT_RESET 0x0
#define ELB_MS_CSR_INT_MISC_INTREG_INT_RD_FULL2_INTERRUPT_FIELD_MASK 0x00001000
#define ELB_MS_CSR_INT_MISC_INTREG_INT_RD_FULL2_INTERRUPT_GET(x) \
   (((x) & 0x00001000) >> 12)
#define ELB_MS_CSR_INT_MISC_INTREG_INT_RD_FULL2_INTERRUPT_SET(x) \
   (((x) << 12) & 0x00001000)
#define ELB_MS_CSR_INT_MISC_INTREG_INT_RD_FULL2_INTERRUPT_MODIFY(r, x) \
   ((((x) << 12) & 0x00001000) | ((r) & 0xffffefff))
/* Field member: elb_ms_csr::intreg.int_wr_full2_interrupt                 */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 220 */
#define ELB_MS_CSR_INT_MISC_INTREG_INT_WR_FULL2_INTERRUPT_MSB 11
#define ELB_MS_CSR_INT_MISC_INTREG_INT_WR_FULL2_INTERRUPT_LSB 11
#define ELB_MS_CSR_INT_MISC_INTREG_INT_WR_FULL2_INTERRUPT_WIDTH 1
#define ELB_MS_CSR_INT_MISC_INTREG_INT_WR_FULL2_INTERRUPT_READ_ACCESS 1
#define ELB_MS_CSR_INT_MISC_INTREG_INT_WR_FULL2_INTERRUPT_WRITE_ACCESS 1
#define ELB_MS_CSR_INT_MISC_INTREG_INT_WR_FULL2_INTERRUPT_RESET 0x0
#define ELB_MS_CSR_INT_MISC_INTREG_INT_WR_FULL2_INTERRUPT_FIELD_MASK 0x00000800
#define ELB_MS_CSR_INT_MISC_INTREG_INT_WR_FULL2_INTERRUPT_GET(x) \
   (((x) & 0x00000800) >> 11)
#define ELB_MS_CSR_INT_MISC_INTREG_INT_WR_FULL2_INTERRUPT_SET(x) \
   (((x) << 11) & 0x00000800)
#define ELB_MS_CSR_INT_MISC_INTREG_INT_WR_FULL2_INTERRUPT_MODIFY(r, x) \
   ((((x) << 11) & 0x00000800) | ((r) & 0xfffff7ff))
/* Field member: elb_ms_csr::intreg.int_rd_full1_interrupt                 */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 220 */
#define ELB_MS_CSR_INT_MISC_INTREG_INT_RD_FULL1_INTERRUPT_MSB 10
#define ELB_MS_CSR_INT_MISC_INTREG_INT_RD_FULL1_INTERRUPT_LSB 10
#define ELB_MS_CSR_INT_MISC_INTREG_INT_RD_FULL1_INTERRUPT_WIDTH 1
#define ELB_MS_CSR_INT_MISC_INTREG_INT_RD_FULL1_INTERRUPT_READ_ACCESS 1
#define ELB_MS_CSR_INT_MISC_INTREG_INT_RD_FULL1_INTERRUPT_WRITE_ACCESS 1
#define ELB_MS_CSR_INT_MISC_INTREG_INT_RD_FULL1_INTERRUPT_RESET 0x0
#define ELB_MS_CSR_INT_MISC_INTREG_INT_RD_FULL1_INTERRUPT_FIELD_MASK 0x00000400
#define ELB_MS_CSR_INT_MISC_INTREG_INT_RD_FULL1_INTERRUPT_GET(x) \
   (((x) & 0x00000400) >> 10)
#define ELB_MS_CSR_INT_MISC_INTREG_INT_RD_FULL1_INTERRUPT_SET(x) \
   (((x) << 10) & 0x00000400)
#define ELB_MS_CSR_INT_MISC_INTREG_INT_RD_FULL1_INTERRUPT_MODIFY(r, x) \
   ((((x) << 10) & 0x00000400) | ((r) & 0xfffffbff))
/* Field member: elb_ms_csr::intreg.int_wr_full1_interrupt                 */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 220 */
#define ELB_MS_CSR_INT_MISC_INTREG_INT_WR_FULL1_INTERRUPT_MSB 9
#define ELB_MS_CSR_INT_MISC_INTREG_INT_WR_FULL1_INTERRUPT_LSB 9
#define ELB_MS_CSR_INT_MISC_INTREG_INT_WR_FULL1_INTERRUPT_WIDTH 1
#define ELB_MS_CSR_INT_MISC_INTREG_INT_WR_FULL1_INTERRUPT_READ_ACCESS 1
#define ELB_MS_CSR_INT_MISC_INTREG_INT_WR_FULL1_INTERRUPT_WRITE_ACCESS 1
#define ELB_MS_CSR_INT_MISC_INTREG_INT_WR_FULL1_INTERRUPT_RESET 0x0
#define ELB_MS_CSR_INT_MISC_INTREG_INT_WR_FULL1_INTERRUPT_FIELD_MASK 0x00000200
#define ELB_MS_CSR_INT_MISC_INTREG_INT_WR_FULL1_INTERRUPT_GET(x) \
   (((x) & 0x00000200) >> 9)
#define ELB_MS_CSR_INT_MISC_INTREG_INT_WR_FULL1_INTERRUPT_SET(x) \
   (((x) << 9) & 0x00000200)
#define ELB_MS_CSR_INT_MISC_INTREG_INT_WR_FULL1_INTERRUPT_MODIFY(r, x) \
   ((((x) << 9) & 0x00000200) | ((r) & 0xfffffdff))
/* Field member: elb_ms_csr::intreg.int_rd_full0_interrupt                 */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 220 */
#define ELB_MS_CSR_INT_MISC_INTREG_INT_RD_FULL0_INTERRUPT_MSB 8
#define ELB_MS_CSR_INT_MISC_INTREG_INT_RD_FULL0_INTERRUPT_LSB 8
#define ELB_MS_CSR_INT_MISC_INTREG_INT_RD_FULL0_INTERRUPT_WIDTH 1
#define ELB_MS_CSR_INT_MISC_INTREG_INT_RD_FULL0_INTERRUPT_READ_ACCESS 1
#define ELB_MS_CSR_INT_MISC_INTREG_INT_RD_FULL0_INTERRUPT_WRITE_ACCESS 1
#define ELB_MS_CSR_INT_MISC_INTREG_INT_RD_FULL0_INTERRUPT_RESET 0x0
#define ELB_MS_CSR_INT_MISC_INTREG_INT_RD_FULL0_INTERRUPT_FIELD_MASK 0x00000100
#define ELB_MS_CSR_INT_MISC_INTREG_INT_RD_FULL0_INTERRUPT_GET(x) \
   (((x) & 0x00000100) >> 8)
#define ELB_MS_CSR_INT_MISC_INTREG_INT_RD_FULL0_INTERRUPT_SET(x) \
   (((x) << 8) & 0x00000100)
#define ELB_MS_CSR_INT_MISC_INTREG_INT_RD_FULL0_INTERRUPT_MODIFY(r, x) \
   ((((x) << 8) & 0x00000100) | ((r) & 0xfffffeff))
/* Field member: elb_ms_csr::intreg.int_wr_full0_interrupt                 */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 220 */
#define ELB_MS_CSR_INT_MISC_INTREG_INT_WR_FULL0_INTERRUPT_MSB 7
#define ELB_MS_CSR_INT_MISC_INTREG_INT_WR_FULL0_INTERRUPT_LSB 7
#define ELB_MS_CSR_INT_MISC_INTREG_INT_WR_FULL0_INTERRUPT_WIDTH 1
#define ELB_MS_CSR_INT_MISC_INTREG_INT_WR_FULL0_INTERRUPT_READ_ACCESS 1
#define ELB_MS_CSR_INT_MISC_INTREG_INT_WR_FULL0_INTERRUPT_WRITE_ACCESS 1
#define ELB_MS_CSR_INT_MISC_INTREG_INT_WR_FULL0_INTERRUPT_RESET 0x0
#define ELB_MS_CSR_INT_MISC_INTREG_INT_WR_FULL0_INTERRUPT_FIELD_MASK 0x00000080
#define ELB_MS_CSR_INT_MISC_INTREG_INT_WR_FULL0_INTERRUPT_GET(x) \
   (((x) & 0x00000080) >> 7)
#define ELB_MS_CSR_INT_MISC_INTREG_INT_WR_FULL0_INTERRUPT_SET(x) \
   (((x) << 7) & 0x00000080)
#define ELB_MS_CSR_INT_MISC_INTREG_INT_WR_FULL0_INTERRUPT_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080) | ((r) & 0xffffff7f))
/* Field member: elb_ms_csr::intreg.int_rd_stall_hit2_interrupt            */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 220 */
#define ELB_MS_CSR_INT_MISC_INTREG_INT_RD_STALL_HIT2_INTERRUPT_MSB 6
#define ELB_MS_CSR_INT_MISC_INTREG_INT_RD_STALL_HIT2_INTERRUPT_LSB 6
#define ELB_MS_CSR_INT_MISC_INTREG_INT_RD_STALL_HIT2_INTERRUPT_WIDTH 1
#define ELB_MS_CSR_INT_MISC_INTREG_INT_RD_STALL_HIT2_INTERRUPT_READ_ACCESS 1
#define ELB_MS_CSR_INT_MISC_INTREG_INT_RD_STALL_HIT2_INTERRUPT_WRITE_ACCESS 1
#define ELB_MS_CSR_INT_MISC_INTREG_INT_RD_STALL_HIT2_INTERRUPT_RESET 0x0
#define ELB_MS_CSR_INT_MISC_INTREG_INT_RD_STALL_HIT2_INTERRUPT_FIELD_MASK 0x00000040
#define ELB_MS_CSR_INT_MISC_INTREG_INT_RD_STALL_HIT2_INTERRUPT_GET(x) \
   (((x) & 0x00000040) >> 6)
#define ELB_MS_CSR_INT_MISC_INTREG_INT_RD_STALL_HIT2_INTERRUPT_SET(x) \
   (((x) << 6) & 0x00000040)
#define ELB_MS_CSR_INT_MISC_INTREG_INT_RD_STALL_HIT2_INTERRUPT_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040) | ((r) & 0xffffffbf))
/* Field member: elb_ms_csr::intreg.int_wr_stall_hit2_interrupt            */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 220 */
#define ELB_MS_CSR_INT_MISC_INTREG_INT_WR_STALL_HIT2_INTERRUPT_MSB 5
#define ELB_MS_CSR_INT_MISC_INTREG_INT_WR_STALL_HIT2_INTERRUPT_LSB 5
#define ELB_MS_CSR_INT_MISC_INTREG_INT_WR_STALL_HIT2_INTERRUPT_WIDTH 1
#define ELB_MS_CSR_INT_MISC_INTREG_INT_WR_STALL_HIT2_INTERRUPT_READ_ACCESS 1
#define ELB_MS_CSR_INT_MISC_INTREG_INT_WR_STALL_HIT2_INTERRUPT_WRITE_ACCESS 1
#define ELB_MS_CSR_INT_MISC_INTREG_INT_WR_STALL_HIT2_INTERRUPT_RESET 0x0
#define ELB_MS_CSR_INT_MISC_INTREG_INT_WR_STALL_HIT2_INTERRUPT_FIELD_MASK 0x00000020
#define ELB_MS_CSR_INT_MISC_INTREG_INT_WR_STALL_HIT2_INTERRUPT_GET(x) \
   (((x) & 0x00000020) >> 5)
#define ELB_MS_CSR_INT_MISC_INTREG_INT_WR_STALL_HIT2_INTERRUPT_SET(x) \
   (((x) << 5) & 0x00000020)
#define ELB_MS_CSR_INT_MISC_INTREG_INT_WR_STALL_HIT2_INTERRUPT_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: elb_ms_csr::intreg.int_rd_stall_hit1_interrupt            */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 220 */
#define ELB_MS_CSR_INT_MISC_INTREG_INT_RD_STALL_HIT1_INTERRUPT_MSB 4
#define ELB_MS_CSR_INT_MISC_INTREG_INT_RD_STALL_HIT1_INTERRUPT_LSB 4
#define ELB_MS_CSR_INT_MISC_INTREG_INT_RD_STALL_HIT1_INTERRUPT_WIDTH 1
#define ELB_MS_CSR_INT_MISC_INTREG_INT_RD_STALL_HIT1_INTERRUPT_READ_ACCESS 1
#define ELB_MS_CSR_INT_MISC_INTREG_INT_RD_STALL_HIT1_INTERRUPT_WRITE_ACCESS 1
#define ELB_MS_CSR_INT_MISC_INTREG_INT_RD_STALL_HIT1_INTERRUPT_RESET 0x0
#define ELB_MS_CSR_INT_MISC_INTREG_INT_RD_STALL_HIT1_INTERRUPT_FIELD_MASK 0x00000010
#define ELB_MS_CSR_INT_MISC_INTREG_INT_RD_STALL_HIT1_INTERRUPT_GET(x) \
   (((x) & 0x00000010) >> 4)
#define ELB_MS_CSR_INT_MISC_INTREG_INT_RD_STALL_HIT1_INTERRUPT_SET(x) \
   (((x) << 4) & 0x00000010)
#define ELB_MS_CSR_INT_MISC_INTREG_INT_RD_STALL_HIT1_INTERRUPT_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: elb_ms_csr::intreg.int_wr_stall_hit1_interrupt            */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 220 */
#define ELB_MS_CSR_INT_MISC_INTREG_INT_WR_STALL_HIT1_INTERRUPT_MSB 3
#define ELB_MS_CSR_INT_MISC_INTREG_INT_WR_STALL_HIT1_INTERRUPT_LSB 3
#define ELB_MS_CSR_INT_MISC_INTREG_INT_WR_STALL_HIT1_INTERRUPT_WIDTH 1
#define ELB_MS_CSR_INT_MISC_INTREG_INT_WR_STALL_HIT1_INTERRUPT_READ_ACCESS 1
#define ELB_MS_CSR_INT_MISC_INTREG_INT_WR_STALL_HIT1_INTERRUPT_WRITE_ACCESS 1
#define ELB_MS_CSR_INT_MISC_INTREG_INT_WR_STALL_HIT1_INTERRUPT_RESET 0x0
#define ELB_MS_CSR_INT_MISC_INTREG_INT_WR_STALL_HIT1_INTERRUPT_FIELD_MASK 0x00000008
#define ELB_MS_CSR_INT_MISC_INTREG_INT_WR_STALL_HIT1_INTERRUPT_GET(x) \
   (((x) & 0x00000008) >> 3)
#define ELB_MS_CSR_INT_MISC_INTREG_INT_WR_STALL_HIT1_INTERRUPT_SET(x) \
   (((x) << 3) & 0x00000008)
#define ELB_MS_CSR_INT_MISC_INTREG_INT_WR_STALL_HIT1_INTERRUPT_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: elb_ms_csr::intreg.int_rd_stall_hit0_interrupt            */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 220 */
#define ELB_MS_CSR_INT_MISC_INTREG_INT_RD_STALL_HIT0_INTERRUPT_MSB 2
#define ELB_MS_CSR_INT_MISC_INTREG_INT_RD_STALL_HIT0_INTERRUPT_LSB 2
#define ELB_MS_CSR_INT_MISC_INTREG_INT_RD_STALL_HIT0_INTERRUPT_WIDTH 1
#define ELB_MS_CSR_INT_MISC_INTREG_INT_RD_STALL_HIT0_INTERRUPT_READ_ACCESS 1
#define ELB_MS_CSR_INT_MISC_INTREG_INT_RD_STALL_HIT0_INTERRUPT_WRITE_ACCESS 1
#define ELB_MS_CSR_INT_MISC_INTREG_INT_RD_STALL_HIT0_INTERRUPT_RESET 0x0
#define ELB_MS_CSR_INT_MISC_INTREG_INT_RD_STALL_HIT0_INTERRUPT_FIELD_MASK 0x00000004
#define ELB_MS_CSR_INT_MISC_INTREG_INT_RD_STALL_HIT0_INTERRUPT_GET(x) \
   (((x) & 0x00000004) >> 2)
#define ELB_MS_CSR_INT_MISC_INTREG_INT_RD_STALL_HIT0_INTERRUPT_SET(x) \
   (((x) << 2) & 0x00000004)
#define ELB_MS_CSR_INT_MISC_INTREG_INT_RD_STALL_HIT0_INTERRUPT_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: elb_ms_csr::intreg.int_wr_stall_hit0_interrupt            */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 220 */
#define ELB_MS_CSR_INT_MISC_INTREG_INT_WR_STALL_HIT0_INTERRUPT_MSB 1
#define ELB_MS_CSR_INT_MISC_INTREG_INT_WR_STALL_HIT0_INTERRUPT_LSB 1
#define ELB_MS_CSR_INT_MISC_INTREG_INT_WR_STALL_HIT0_INTERRUPT_WIDTH 1
#define ELB_MS_CSR_INT_MISC_INTREG_INT_WR_STALL_HIT0_INTERRUPT_READ_ACCESS 1
#define ELB_MS_CSR_INT_MISC_INTREG_INT_WR_STALL_HIT0_INTERRUPT_WRITE_ACCESS 1
#define ELB_MS_CSR_INT_MISC_INTREG_INT_WR_STALL_HIT0_INTERRUPT_RESET 0x0
#define ELB_MS_CSR_INT_MISC_INTREG_INT_WR_STALL_HIT0_INTERRUPT_FIELD_MASK 0x00000002
#define ELB_MS_CSR_INT_MISC_INTREG_INT_WR_STALL_HIT0_INTERRUPT_GET(x) \
   (((x) & 0x00000002) >> 1)
#define ELB_MS_CSR_INT_MISC_INTREG_INT_WR_STALL_HIT0_INTERRUPT_SET(x) \
   (((x) << 1) & 0x00000002)
#define ELB_MS_CSR_INT_MISC_INTREG_INT_WR_STALL_HIT0_INTERRUPT_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: elb_ms_csr::intreg.int_mse_interrupt                      */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 220 */
#define ELB_MS_CSR_INT_MISC_INTREG_INT_MSE_INTERRUPT_MSB 0
#define ELB_MS_CSR_INT_MISC_INTREG_INT_MSE_INTERRUPT_LSB 0
#define ELB_MS_CSR_INT_MISC_INTREG_INT_MSE_INTERRUPT_WIDTH 1
#define ELB_MS_CSR_INT_MISC_INTREG_INT_MSE_INTERRUPT_READ_ACCESS 1
#define ELB_MS_CSR_INT_MISC_INTREG_INT_MSE_INTERRUPT_WRITE_ACCESS 1
#define ELB_MS_CSR_INT_MISC_INTREG_INT_MSE_INTERRUPT_RESET 0x0
#define ELB_MS_CSR_INT_MISC_INTREG_INT_MSE_INTERRUPT_FIELD_MASK 0x00000001
#define ELB_MS_CSR_INT_MISC_INTREG_INT_MSE_INTERRUPT_GET(x) \
   ((x) & 0x00000001)
#define ELB_MS_CSR_INT_MISC_INTREG_INT_MSE_INTERRUPT_SET(x) \
   ((x) & 0x00000001)
#define ELB_MS_CSR_INT_MISC_INTREG_INT_MSE_INTERRUPT_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: elb_ms_csr::int_misc::int_test_set                       */
/* Register template: elb_ms_csr::intreg                                   */
/* Source filename: elba/design/ms/src/elb_ms.gcsr, line: 11               */
/* Field member: elb_ms_csr::intreg.int_rd_full2_interrupt                 */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 220 */
#define ELB_MS_CSR_INT_MISC_INT_TEST_SET_INT_RD_FULL2_INTERRUPT_MSB 12
#define ELB_MS_CSR_INT_MISC_INT_TEST_SET_INT_RD_FULL2_INTERRUPT_LSB 12
#define ELB_MS_CSR_INT_MISC_INT_TEST_SET_INT_RD_FULL2_INTERRUPT_WIDTH 1
#define ELB_MS_CSR_INT_MISC_INT_TEST_SET_INT_RD_FULL2_INTERRUPT_READ_ACCESS 1
#define ELB_MS_CSR_INT_MISC_INT_TEST_SET_INT_RD_FULL2_INTERRUPT_WRITE_ACCESS 1
#define ELB_MS_CSR_INT_MISC_INT_TEST_SET_INT_RD_FULL2_INTERRUPT_RESET 0x0
#define ELB_MS_CSR_INT_MISC_INT_TEST_SET_INT_RD_FULL2_INTERRUPT_FIELD_MASK 0x00001000
#define ELB_MS_CSR_INT_MISC_INT_TEST_SET_INT_RD_FULL2_INTERRUPT_GET(x) \
   (((x) & 0x00001000) >> 12)
#define ELB_MS_CSR_INT_MISC_INT_TEST_SET_INT_RD_FULL2_INTERRUPT_SET(x) \
   (((x) << 12) & 0x00001000)
#define ELB_MS_CSR_INT_MISC_INT_TEST_SET_INT_RD_FULL2_INTERRUPT_MODIFY(r, x) \
   ((((x) << 12) & 0x00001000) | ((r) & 0xffffefff))
/* Field member: elb_ms_csr::intreg.int_wr_full2_interrupt                 */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 220 */
#define ELB_MS_CSR_INT_MISC_INT_TEST_SET_INT_WR_FULL2_INTERRUPT_MSB 11
#define ELB_MS_CSR_INT_MISC_INT_TEST_SET_INT_WR_FULL2_INTERRUPT_LSB 11
#define ELB_MS_CSR_INT_MISC_INT_TEST_SET_INT_WR_FULL2_INTERRUPT_WIDTH 1
#define ELB_MS_CSR_INT_MISC_INT_TEST_SET_INT_WR_FULL2_INTERRUPT_READ_ACCESS 1
#define ELB_MS_CSR_INT_MISC_INT_TEST_SET_INT_WR_FULL2_INTERRUPT_WRITE_ACCESS 1
#define ELB_MS_CSR_INT_MISC_INT_TEST_SET_INT_WR_FULL2_INTERRUPT_RESET 0x0
#define ELB_MS_CSR_INT_MISC_INT_TEST_SET_INT_WR_FULL2_INTERRUPT_FIELD_MASK 0x00000800
#define ELB_MS_CSR_INT_MISC_INT_TEST_SET_INT_WR_FULL2_INTERRUPT_GET(x) \
   (((x) & 0x00000800) >> 11)
#define ELB_MS_CSR_INT_MISC_INT_TEST_SET_INT_WR_FULL2_INTERRUPT_SET(x) \
   (((x) << 11) & 0x00000800)
#define ELB_MS_CSR_INT_MISC_INT_TEST_SET_INT_WR_FULL2_INTERRUPT_MODIFY(r, x) \
   ((((x) << 11) & 0x00000800) | ((r) & 0xfffff7ff))
/* Field member: elb_ms_csr::intreg.int_rd_full1_interrupt                 */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 220 */
#define ELB_MS_CSR_INT_MISC_INT_TEST_SET_INT_RD_FULL1_INTERRUPT_MSB 10
#define ELB_MS_CSR_INT_MISC_INT_TEST_SET_INT_RD_FULL1_INTERRUPT_LSB 10
#define ELB_MS_CSR_INT_MISC_INT_TEST_SET_INT_RD_FULL1_INTERRUPT_WIDTH 1
#define ELB_MS_CSR_INT_MISC_INT_TEST_SET_INT_RD_FULL1_INTERRUPT_READ_ACCESS 1
#define ELB_MS_CSR_INT_MISC_INT_TEST_SET_INT_RD_FULL1_INTERRUPT_WRITE_ACCESS 1
#define ELB_MS_CSR_INT_MISC_INT_TEST_SET_INT_RD_FULL1_INTERRUPT_RESET 0x0
#define ELB_MS_CSR_INT_MISC_INT_TEST_SET_INT_RD_FULL1_INTERRUPT_FIELD_MASK 0x00000400
#define ELB_MS_CSR_INT_MISC_INT_TEST_SET_INT_RD_FULL1_INTERRUPT_GET(x) \
   (((x) & 0x00000400) >> 10)
#define ELB_MS_CSR_INT_MISC_INT_TEST_SET_INT_RD_FULL1_INTERRUPT_SET(x) \
   (((x) << 10) & 0x00000400)
#define ELB_MS_CSR_INT_MISC_INT_TEST_SET_INT_RD_FULL1_INTERRUPT_MODIFY(r, x) \
   ((((x) << 10) & 0x00000400) | ((r) & 0xfffffbff))
/* Field member: elb_ms_csr::intreg.int_wr_full1_interrupt                 */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 220 */
#define ELB_MS_CSR_INT_MISC_INT_TEST_SET_INT_WR_FULL1_INTERRUPT_MSB 9
#define ELB_MS_CSR_INT_MISC_INT_TEST_SET_INT_WR_FULL1_INTERRUPT_LSB 9
#define ELB_MS_CSR_INT_MISC_INT_TEST_SET_INT_WR_FULL1_INTERRUPT_WIDTH 1
#define ELB_MS_CSR_INT_MISC_INT_TEST_SET_INT_WR_FULL1_INTERRUPT_READ_ACCESS 1
#define ELB_MS_CSR_INT_MISC_INT_TEST_SET_INT_WR_FULL1_INTERRUPT_WRITE_ACCESS 1
#define ELB_MS_CSR_INT_MISC_INT_TEST_SET_INT_WR_FULL1_INTERRUPT_RESET 0x0
#define ELB_MS_CSR_INT_MISC_INT_TEST_SET_INT_WR_FULL1_INTERRUPT_FIELD_MASK 0x00000200
#define ELB_MS_CSR_INT_MISC_INT_TEST_SET_INT_WR_FULL1_INTERRUPT_GET(x) \
   (((x) & 0x00000200) >> 9)
#define ELB_MS_CSR_INT_MISC_INT_TEST_SET_INT_WR_FULL1_INTERRUPT_SET(x) \
   (((x) << 9) & 0x00000200)
#define ELB_MS_CSR_INT_MISC_INT_TEST_SET_INT_WR_FULL1_INTERRUPT_MODIFY(r, x) \
   ((((x) << 9) & 0x00000200) | ((r) & 0xfffffdff))
/* Field member: elb_ms_csr::intreg.int_rd_full0_interrupt                 */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 220 */
#define ELB_MS_CSR_INT_MISC_INT_TEST_SET_INT_RD_FULL0_INTERRUPT_MSB 8
#define ELB_MS_CSR_INT_MISC_INT_TEST_SET_INT_RD_FULL0_INTERRUPT_LSB 8
#define ELB_MS_CSR_INT_MISC_INT_TEST_SET_INT_RD_FULL0_INTERRUPT_WIDTH 1
#define ELB_MS_CSR_INT_MISC_INT_TEST_SET_INT_RD_FULL0_INTERRUPT_READ_ACCESS 1
#define ELB_MS_CSR_INT_MISC_INT_TEST_SET_INT_RD_FULL0_INTERRUPT_WRITE_ACCESS 1
#define ELB_MS_CSR_INT_MISC_INT_TEST_SET_INT_RD_FULL0_INTERRUPT_RESET 0x0
#define ELB_MS_CSR_INT_MISC_INT_TEST_SET_INT_RD_FULL0_INTERRUPT_FIELD_MASK 0x00000100
#define ELB_MS_CSR_INT_MISC_INT_TEST_SET_INT_RD_FULL0_INTERRUPT_GET(x) \
   (((x) & 0x00000100) >> 8)
#define ELB_MS_CSR_INT_MISC_INT_TEST_SET_INT_RD_FULL0_INTERRUPT_SET(x) \
   (((x) << 8) & 0x00000100)
#define ELB_MS_CSR_INT_MISC_INT_TEST_SET_INT_RD_FULL0_INTERRUPT_MODIFY(r, x) \
   ((((x) << 8) & 0x00000100) | ((r) & 0xfffffeff))
/* Field member: elb_ms_csr::intreg.int_wr_full0_interrupt                 */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 220 */
#define ELB_MS_CSR_INT_MISC_INT_TEST_SET_INT_WR_FULL0_INTERRUPT_MSB 7
#define ELB_MS_CSR_INT_MISC_INT_TEST_SET_INT_WR_FULL0_INTERRUPT_LSB 7
#define ELB_MS_CSR_INT_MISC_INT_TEST_SET_INT_WR_FULL0_INTERRUPT_WIDTH 1
#define ELB_MS_CSR_INT_MISC_INT_TEST_SET_INT_WR_FULL0_INTERRUPT_READ_ACCESS 1
#define ELB_MS_CSR_INT_MISC_INT_TEST_SET_INT_WR_FULL0_INTERRUPT_WRITE_ACCESS 1
#define ELB_MS_CSR_INT_MISC_INT_TEST_SET_INT_WR_FULL0_INTERRUPT_RESET 0x0
#define ELB_MS_CSR_INT_MISC_INT_TEST_SET_INT_WR_FULL0_INTERRUPT_FIELD_MASK 0x00000080
#define ELB_MS_CSR_INT_MISC_INT_TEST_SET_INT_WR_FULL0_INTERRUPT_GET(x) \
   (((x) & 0x00000080) >> 7)
#define ELB_MS_CSR_INT_MISC_INT_TEST_SET_INT_WR_FULL0_INTERRUPT_SET(x) \
   (((x) << 7) & 0x00000080)
#define ELB_MS_CSR_INT_MISC_INT_TEST_SET_INT_WR_FULL0_INTERRUPT_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080) | ((r) & 0xffffff7f))
/* Field member: elb_ms_csr::intreg.int_rd_stall_hit2_interrupt            */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 220 */
#define ELB_MS_CSR_INT_MISC_INT_TEST_SET_INT_RD_STALL_HIT2_INTERRUPT_MSB 6
#define ELB_MS_CSR_INT_MISC_INT_TEST_SET_INT_RD_STALL_HIT2_INTERRUPT_LSB 6
#define ELB_MS_CSR_INT_MISC_INT_TEST_SET_INT_RD_STALL_HIT2_INTERRUPT_WIDTH 1
#define ELB_MS_CSR_INT_MISC_INT_TEST_SET_INT_RD_STALL_HIT2_INTERRUPT_READ_ACCESS 1
#define ELB_MS_CSR_INT_MISC_INT_TEST_SET_INT_RD_STALL_HIT2_INTERRUPT_WRITE_ACCESS 1
#define ELB_MS_CSR_INT_MISC_INT_TEST_SET_INT_RD_STALL_HIT2_INTERRUPT_RESET 0x0
#define ELB_MS_CSR_INT_MISC_INT_TEST_SET_INT_RD_STALL_HIT2_INTERRUPT_FIELD_MASK 0x00000040
#define ELB_MS_CSR_INT_MISC_INT_TEST_SET_INT_RD_STALL_HIT2_INTERRUPT_GET(x) \
   (((x) & 0x00000040) >> 6)
#define ELB_MS_CSR_INT_MISC_INT_TEST_SET_INT_RD_STALL_HIT2_INTERRUPT_SET(x) \
   (((x) << 6) & 0x00000040)
#define ELB_MS_CSR_INT_MISC_INT_TEST_SET_INT_RD_STALL_HIT2_INTERRUPT_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040) | ((r) & 0xffffffbf))
/* Field member: elb_ms_csr::intreg.int_wr_stall_hit2_interrupt            */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 220 */
#define ELB_MS_CSR_INT_MISC_INT_TEST_SET_INT_WR_STALL_HIT2_INTERRUPT_MSB 5
#define ELB_MS_CSR_INT_MISC_INT_TEST_SET_INT_WR_STALL_HIT2_INTERRUPT_LSB 5
#define ELB_MS_CSR_INT_MISC_INT_TEST_SET_INT_WR_STALL_HIT2_INTERRUPT_WIDTH 1
#define ELB_MS_CSR_INT_MISC_INT_TEST_SET_INT_WR_STALL_HIT2_INTERRUPT_READ_ACCESS 1
#define ELB_MS_CSR_INT_MISC_INT_TEST_SET_INT_WR_STALL_HIT2_INTERRUPT_WRITE_ACCESS 1
#define ELB_MS_CSR_INT_MISC_INT_TEST_SET_INT_WR_STALL_HIT2_INTERRUPT_RESET 0x0
#define ELB_MS_CSR_INT_MISC_INT_TEST_SET_INT_WR_STALL_HIT2_INTERRUPT_FIELD_MASK 0x00000020
#define ELB_MS_CSR_INT_MISC_INT_TEST_SET_INT_WR_STALL_HIT2_INTERRUPT_GET(x) \
   (((x) & 0x00000020) >> 5)
#define ELB_MS_CSR_INT_MISC_INT_TEST_SET_INT_WR_STALL_HIT2_INTERRUPT_SET(x) \
   (((x) << 5) & 0x00000020)
#define ELB_MS_CSR_INT_MISC_INT_TEST_SET_INT_WR_STALL_HIT2_INTERRUPT_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: elb_ms_csr::intreg.int_rd_stall_hit1_interrupt            */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 220 */
#define ELB_MS_CSR_INT_MISC_INT_TEST_SET_INT_RD_STALL_HIT1_INTERRUPT_MSB 4
#define ELB_MS_CSR_INT_MISC_INT_TEST_SET_INT_RD_STALL_HIT1_INTERRUPT_LSB 4
#define ELB_MS_CSR_INT_MISC_INT_TEST_SET_INT_RD_STALL_HIT1_INTERRUPT_WIDTH 1
#define ELB_MS_CSR_INT_MISC_INT_TEST_SET_INT_RD_STALL_HIT1_INTERRUPT_READ_ACCESS 1
#define ELB_MS_CSR_INT_MISC_INT_TEST_SET_INT_RD_STALL_HIT1_INTERRUPT_WRITE_ACCESS 1
#define ELB_MS_CSR_INT_MISC_INT_TEST_SET_INT_RD_STALL_HIT1_INTERRUPT_RESET 0x0
#define ELB_MS_CSR_INT_MISC_INT_TEST_SET_INT_RD_STALL_HIT1_INTERRUPT_FIELD_MASK 0x00000010
#define ELB_MS_CSR_INT_MISC_INT_TEST_SET_INT_RD_STALL_HIT1_INTERRUPT_GET(x) \
   (((x) & 0x00000010) >> 4)
#define ELB_MS_CSR_INT_MISC_INT_TEST_SET_INT_RD_STALL_HIT1_INTERRUPT_SET(x) \
   (((x) << 4) & 0x00000010)
#define ELB_MS_CSR_INT_MISC_INT_TEST_SET_INT_RD_STALL_HIT1_INTERRUPT_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: elb_ms_csr::intreg.int_wr_stall_hit1_interrupt            */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 220 */
#define ELB_MS_CSR_INT_MISC_INT_TEST_SET_INT_WR_STALL_HIT1_INTERRUPT_MSB 3
#define ELB_MS_CSR_INT_MISC_INT_TEST_SET_INT_WR_STALL_HIT1_INTERRUPT_LSB 3
#define ELB_MS_CSR_INT_MISC_INT_TEST_SET_INT_WR_STALL_HIT1_INTERRUPT_WIDTH 1
#define ELB_MS_CSR_INT_MISC_INT_TEST_SET_INT_WR_STALL_HIT1_INTERRUPT_READ_ACCESS 1
#define ELB_MS_CSR_INT_MISC_INT_TEST_SET_INT_WR_STALL_HIT1_INTERRUPT_WRITE_ACCESS 1
#define ELB_MS_CSR_INT_MISC_INT_TEST_SET_INT_WR_STALL_HIT1_INTERRUPT_RESET 0x0
#define ELB_MS_CSR_INT_MISC_INT_TEST_SET_INT_WR_STALL_HIT1_INTERRUPT_FIELD_MASK 0x00000008
#define ELB_MS_CSR_INT_MISC_INT_TEST_SET_INT_WR_STALL_HIT1_INTERRUPT_GET(x) \
   (((x) & 0x00000008) >> 3)
#define ELB_MS_CSR_INT_MISC_INT_TEST_SET_INT_WR_STALL_HIT1_INTERRUPT_SET(x) \
   (((x) << 3) & 0x00000008)
#define ELB_MS_CSR_INT_MISC_INT_TEST_SET_INT_WR_STALL_HIT1_INTERRUPT_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: elb_ms_csr::intreg.int_rd_stall_hit0_interrupt            */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 220 */
#define ELB_MS_CSR_INT_MISC_INT_TEST_SET_INT_RD_STALL_HIT0_INTERRUPT_MSB 2
#define ELB_MS_CSR_INT_MISC_INT_TEST_SET_INT_RD_STALL_HIT0_INTERRUPT_LSB 2
#define ELB_MS_CSR_INT_MISC_INT_TEST_SET_INT_RD_STALL_HIT0_INTERRUPT_WIDTH 1
#define ELB_MS_CSR_INT_MISC_INT_TEST_SET_INT_RD_STALL_HIT0_INTERRUPT_READ_ACCESS 1
#define ELB_MS_CSR_INT_MISC_INT_TEST_SET_INT_RD_STALL_HIT0_INTERRUPT_WRITE_ACCESS 1
#define ELB_MS_CSR_INT_MISC_INT_TEST_SET_INT_RD_STALL_HIT0_INTERRUPT_RESET 0x0
#define ELB_MS_CSR_INT_MISC_INT_TEST_SET_INT_RD_STALL_HIT0_INTERRUPT_FIELD_MASK 0x00000004
#define ELB_MS_CSR_INT_MISC_INT_TEST_SET_INT_RD_STALL_HIT0_INTERRUPT_GET(x) \
   (((x) & 0x00000004) >> 2)
#define ELB_MS_CSR_INT_MISC_INT_TEST_SET_INT_RD_STALL_HIT0_INTERRUPT_SET(x) \
   (((x) << 2) & 0x00000004)
#define ELB_MS_CSR_INT_MISC_INT_TEST_SET_INT_RD_STALL_HIT0_INTERRUPT_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: elb_ms_csr::intreg.int_wr_stall_hit0_interrupt            */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 220 */
#define ELB_MS_CSR_INT_MISC_INT_TEST_SET_INT_WR_STALL_HIT0_INTERRUPT_MSB 1
#define ELB_MS_CSR_INT_MISC_INT_TEST_SET_INT_WR_STALL_HIT0_INTERRUPT_LSB 1
#define ELB_MS_CSR_INT_MISC_INT_TEST_SET_INT_WR_STALL_HIT0_INTERRUPT_WIDTH 1
#define ELB_MS_CSR_INT_MISC_INT_TEST_SET_INT_WR_STALL_HIT0_INTERRUPT_READ_ACCESS 1
#define ELB_MS_CSR_INT_MISC_INT_TEST_SET_INT_WR_STALL_HIT0_INTERRUPT_WRITE_ACCESS 1
#define ELB_MS_CSR_INT_MISC_INT_TEST_SET_INT_WR_STALL_HIT0_INTERRUPT_RESET 0x0
#define ELB_MS_CSR_INT_MISC_INT_TEST_SET_INT_WR_STALL_HIT0_INTERRUPT_FIELD_MASK 0x00000002
#define ELB_MS_CSR_INT_MISC_INT_TEST_SET_INT_WR_STALL_HIT0_INTERRUPT_GET(x) \
   (((x) & 0x00000002) >> 1)
#define ELB_MS_CSR_INT_MISC_INT_TEST_SET_INT_WR_STALL_HIT0_INTERRUPT_SET(x) \
   (((x) << 1) & 0x00000002)
#define ELB_MS_CSR_INT_MISC_INT_TEST_SET_INT_WR_STALL_HIT0_INTERRUPT_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: elb_ms_csr::intreg.int_mse_interrupt                      */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 220 */
#define ELB_MS_CSR_INT_MISC_INT_TEST_SET_INT_MSE_INTERRUPT_MSB 0
#define ELB_MS_CSR_INT_MISC_INT_TEST_SET_INT_MSE_INTERRUPT_LSB 0
#define ELB_MS_CSR_INT_MISC_INT_TEST_SET_INT_MSE_INTERRUPT_WIDTH 1
#define ELB_MS_CSR_INT_MISC_INT_TEST_SET_INT_MSE_INTERRUPT_READ_ACCESS 1
#define ELB_MS_CSR_INT_MISC_INT_TEST_SET_INT_MSE_INTERRUPT_WRITE_ACCESS 1
#define ELB_MS_CSR_INT_MISC_INT_TEST_SET_INT_MSE_INTERRUPT_RESET 0x0
#define ELB_MS_CSR_INT_MISC_INT_TEST_SET_INT_MSE_INTERRUPT_FIELD_MASK 0x00000001
#define ELB_MS_CSR_INT_MISC_INT_TEST_SET_INT_MSE_INTERRUPT_GET(x) \
   ((x) & 0x00000001)
#define ELB_MS_CSR_INT_MISC_INT_TEST_SET_INT_MSE_INTERRUPT_SET(x) \
   ((x) & 0x00000001)
#define ELB_MS_CSR_INT_MISC_INT_TEST_SET_INT_MSE_INTERRUPT_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: elb_ms_csr::int_misc::int_enable_set                     */
/* Register template: elb_ms_csr::intreg_enable                            */
/* Source filename: elba/design/ms/src/elb_ms.gcsr, line: 34               */
/* Field member: elb_ms_csr::intreg_enable.int_rd_full2_enable             */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 233 */
#define ELB_MS_CSR_INT_MISC_INT_ENABLE_SET_INT_RD_FULL2_ENABLE_MSB 12
#define ELB_MS_CSR_INT_MISC_INT_ENABLE_SET_INT_RD_FULL2_ENABLE_LSB 12
#define ELB_MS_CSR_INT_MISC_INT_ENABLE_SET_INT_RD_FULL2_ENABLE_WIDTH 1
#define ELB_MS_CSR_INT_MISC_INT_ENABLE_SET_INT_RD_FULL2_ENABLE_READ_ACCESS 1
#define ELB_MS_CSR_INT_MISC_INT_ENABLE_SET_INT_RD_FULL2_ENABLE_WRITE_ACCESS 1
#define ELB_MS_CSR_INT_MISC_INT_ENABLE_SET_INT_RD_FULL2_ENABLE_RESET 0x1
#define ELB_MS_CSR_INT_MISC_INT_ENABLE_SET_INT_RD_FULL2_ENABLE_FIELD_MASK 0x00001000
#define ELB_MS_CSR_INT_MISC_INT_ENABLE_SET_INT_RD_FULL2_ENABLE_GET(x) \
   (((x) & 0x00001000) >> 12)
#define ELB_MS_CSR_INT_MISC_INT_ENABLE_SET_INT_RD_FULL2_ENABLE_SET(x) \
   (((x) << 12) & 0x00001000)
#define ELB_MS_CSR_INT_MISC_INT_ENABLE_SET_INT_RD_FULL2_ENABLE_MODIFY(r, x) \
   ((((x) << 12) & 0x00001000) | ((r) & 0xffffefff))
/* Field member: elb_ms_csr::intreg_enable.int_wr_full2_enable             */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 233 */
#define ELB_MS_CSR_INT_MISC_INT_ENABLE_SET_INT_WR_FULL2_ENABLE_MSB 11
#define ELB_MS_CSR_INT_MISC_INT_ENABLE_SET_INT_WR_FULL2_ENABLE_LSB 11
#define ELB_MS_CSR_INT_MISC_INT_ENABLE_SET_INT_WR_FULL2_ENABLE_WIDTH 1
#define ELB_MS_CSR_INT_MISC_INT_ENABLE_SET_INT_WR_FULL2_ENABLE_READ_ACCESS 1
#define ELB_MS_CSR_INT_MISC_INT_ENABLE_SET_INT_WR_FULL2_ENABLE_WRITE_ACCESS 1
#define ELB_MS_CSR_INT_MISC_INT_ENABLE_SET_INT_WR_FULL2_ENABLE_RESET 0x1
#define ELB_MS_CSR_INT_MISC_INT_ENABLE_SET_INT_WR_FULL2_ENABLE_FIELD_MASK 0x00000800
#define ELB_MS_CSR_INT_MISC_INT_ENABLE_SET_INT_WR_FULL2_ENABLE_GET(x) \
   (((x) & 0x00000800) >> 11)
#define ELB_MS_CSR_INT_MISC_INT_ENABLE_SET_INT_WR_FULL2_ENABLE_SET(x) \
   (((x) << 11) & 0x00000800)
#define ELB_MS_CSR_INT_MISC_INT_ENABLE_SET_INT_WR_FULL2_ENABLE_MODIFY(r, x) \
   ((((x) << 11) & 0x00000800) | ((r) & 0xfffff7ff))
/* Field member: elb_ms_csr::intreg_enable.int_rd_full1_enable             */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 233 */
#define ELB_MS_CSR_INT_MISC_INT_ENABLE_SET_INT_RD_FULL1_ENABLE_MSB 10
#define ELB_MS_CSR_INT_MISC_INT_ENABLE_SET_INT_RD_FULL1_ENABLE_LSB 10
#define ELB_MS_CSR_INT_MISC_INT_ENABLE_SET_INT_RD_FULL1_ENABLE_WIDTH 1
#define ELB_MS_CSR_INT_MISC_INT_ENABLE_SET_INT_RD_FULL1_ENABLE_READ_ACCESS 1
#define ELB_MS_CSR_INT_MISC_INT_ENABLE_SET_INT_RD_FULL1_ENABLE_WRITE_ACCESS 1
#define ELB_MS_CSR_INT_MISC_INT_ENABLE_SET_INT_RD_FULL1_ENABLE_RESET 0x1
#define ELB_MS_CSR_INT_MISC_INT_ENABLE_SET_INT_RD_FULL1_ENABLE_FIELD_MASK 0x00000400
#define ELB_MS_CSR_INT_MISC_INT_ENABLE_SET_INT_RD_FULL1_ENABLE_GET(x) \
   (((x) & 0x00000400) >> 10)
#define ELB_MS_CSR_INT_MISC_INT_ENABLE_SET_INT_RD_FULL1_ENABLE_SET(x) \
   (((x) << 10) & 0x00000400)
#define ELB_MS_CSR_INT_MISC_INT_ENABLE_SET_INT_RD_FULL1_ENABLE_MODIFY(r, x) \
   ((((x) << 10) & 0x00000400) | ((r) & 0xfffffbff))
/* Field member: elb_ms_csr::intreg_enable.int_wr_full1_enable             */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 233 */
#define ELB_MS_CSR_INT_MISC_INT_ENABLE_SET_INT_WR_FULL1_ENABLE_MSB 9
#define ELB_MS_CSR_INT_MISC_INT_ENABLE_SET_INT_WR_FULL1_ENABLE_LSB 9
#define ELB_MS_CSR_INT_MISC_INT_ENABLE_SET_INT_WR_FULL1_ENABLE_WIDTH 1
#define ELB_MS_CSR_INT_MISC_INT_ENABLE_SET_INT_WR_FULL1_ENABLE_READ_ACCESS 1
#define ELB_MS_CSR_INT_MISC_INT_ENABLE_SET_INT_WR_FULL1_ENABLE_WRITE_ACCESS 1
#define ELB_MS_CSR_INT_MISC_INT_ENABLE_SET_INT_WR_FULL1_ENABLE_RESET 0x1
#define ELB_MS_CSR_INT_MISC_INT_ENABLE_SET_INT_WR_FULL1_ENABLE_FIELD_MASK 0x00000200
#define ELB_MS_CSR_INT_MISC_INT_ENABLE_SET_INT_WR_FULL1_ENABLE_GET(x) \
   (((x) & 0x00000200) >> 9)
#define ELB_MS_CSR_INT_MISC_INT_ENABLE_SET_INT_WR_FULL1_ENABLE_SET(x) \
   (((x) << 9) & 0x00000200)
#define ELB_MS_CSR_INT_MISC_INT_ENABLE_SET_INT_WR_FULL1_ENABLE_MODIFY(r, x) \
   ((((x) << 9) & 0x00000200) | ((r) & 0xfffffdff))
/* Field member: elb_ms_csr::intreg_enable.int_rd_full0_enable             */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 233 */
#define ELB_MS_CSR_INT_MISC_INT_ENABLE_SET_INT_RD_FULL0_ENABLE_MSB 8
#define ELB_MS_CSR_INT_MISC_INT_ENABLE_SET_INT_RD_FULL0_ENABLE_LSB 8
#define ELB_MS_CSR_INT_MISC_INT_ENABLE_SET_INT_RD_FULL0_ENABLE_WIDTH 1
#define ELB_MS_CSR_INT_MISC_INT_ENABLE_SET_INT_RD_FULL0_ENABLE_READ_ACCESS 1
#define ELB_MS_CSR_INT_MISC_INT_ENABLE_SET_INT_RD_FULL0_ENABLE_WRITE_ACCESS 1
#define ELB_MS_CSR_INT_MISC_INT_ENABLE_SET_INT_RD_FULL0_ENABLE_RESET 0x1
#define ELB_MS_CSR_INT_MISC_INT_ENABLE_SET_INT_RD_FULL0_ENABLE_FIELD_MASK 0x00000100
#define ELB_MS_CSR_INT_MISC_INT_ENABLE_SET_INT_RD_FULL0_ENABLE_GET(x) \
   (((x) & 0x00000100) >> 8)
#define ELB_MS_CSR_INT_MISC_INT_ENABLE_SET_INT_RD_FULL0_ENABLE_SET(x) \
   (((x) << 8) & 0x00000100)
#define ELB_MS_CSR_INT_MISC_INT_ENABLE_SET_INT_RD_FULL0_ENABLE_MODIFY(r, x) \
   ((((x) << 8) & 0x00000100) | ((r) & 0xfffffeff))
/* Field member: elb_ms_csr::intreg_enable.int_wr_full0_enable             */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 233 */
#define ELB_MS_CSR_INT_MISC_INT_ENABLE_SET_INT_WR_FULL0_ENABLE_MSB 7
#define ELB_MS_CSR_INT_MISC_INT_ENABLE_SET_INT_WR_FULL0_ENABLE_LSB 7
#define ELB_MS_CSR_INT_MISC_INT_ENABLE_SET_INT_WR_FULL0_ENABLE_WIDTH 1
#define ELB_MS_CSR_INT_MISC_INT_ENABLE_SET_INT_WR_FULL0_ENABLE_READ_ACCESS 1
#define ELB_MS_CSR_INT_MISC_INT_ENABLE_SET_INT_WR_FULL0_ENABLE_WRITE_ACCESS 1
#define ELB_MS_CSR_INT_MISC_INT_ENABLE_SET_INT_WR_FULL0_ENABLE_RESET 0x1
#define ELB_MS_CSR_INT_MISC_INT_ENABLE_SET_INT_WR_FULL0_ENABLE_FIELD_MASK 0x00000080
#define ELB_MS_CSR_INT_MISC_INT_ENABLE_SET_INT_WR_FULL0_ENABLE_GET(x) \
   (((x) & 0x00000080) >> 7)
#define ELB_MS_CSR_INT_MISC_INT_ENABLE_SET_INT_WR_FULL0_ENABLE_SET(x) \
   (((x) << 7) & 0x00000080)
#define ELB_MS_CSR_INT_MISC_INT_ENABLE_SET_INT_WR_FULL0_ENABLE_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080) | ((r) & 0xffffff7f))
/* Field member: elb_ms_csr::intreg_enable.int_rd_stall_hit2_enable        */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 233 */
#define ELB_MS_CSR_INT_MISC_INT_ENABLE_SET_INT_RD_STALL_HIT2_ENABLE_MSB 6
#define ELB_MS_CSR_INT_MISC_INT_ENABLE_SET_INT_RD_STALL_HIT2_ENABLE_LSB 6
#define ELB_MS_CSR_INT_MISC_INT_ENABLE_SET_INT_RD_STALL_HIT2_ENABLE_WIDTH 1
#define ELB_MS_CSR_INT_MISC_INT_ENABLE_SET_INT_RD_STALL_HIT2_ENABLE_READ_ACCESS 1
#define ELB_MS_CSR_INT_MISC_INT_ENABLE_SET_INT_RD_STALL_HIT2_ENABLE_WRITE_ACCESS 1
#define ELB_MS_CSR_INT_MISC_INT_ENABLE_SET_INT_RD_STALL_HIT2_ENABLE_RESET 0x1
#define ELB_MS_CSR_INT_MISC_INT_ENABLE_SET_INT_RD_STALL_HIT2_ENABLE_FIELD_MASK 0x00000040
#define ELB_MS_CSR_INT_MISC_INT_ENABLE_SET_INT_RD_STALL_HIT2_ENABLE_GET(x) \
   (((x) & 0x00000040) >> 6)
#define ELB_MS_CSR_INT_MISC_INT_ENABLE_SET_INT_RD_STALL_HIT2_ENABLE_SET(x) \
   (((x) << 6) & 0x00000040)
#define ELB_MS_CSR_INT_MISC_INT_ENABLE_SET_INT_RD_STALL_HIT2_ENABLE_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040) | ((r) & 0xffffffbf))
/* Field member: elb_ms_csr::intreg_enable.int_wr_stall_hit2_enable        */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 233 */
#define ELB_MS_CSR_INT_MISC_INT_ENABLE_SET_INT_WR_STALL_HIT2_ENABLE_MSB 5
#define ELB_MS_CSR_INT_MISC_INT_ENABLE_SET_INT_WR_STALL_HIT2_ENABLE_LSB 5
#define ELB_MS_CSR_INT_MISC_INT_ENABLE_SET_INT_WR_STALL_HIT2_ENABLE_WIDTH 1
#define ELB_MS_CSR_INT_MISC_INT_ENABLE_SET_INT_WR_STALL_HIT2_ENABLE_READ_ACCESS 1
#define ELB_MS_CSR_INT_MISC_INT_ENABLE_SET_INT_WR_STALL_HIT2_ENABLE_WRITE_ACCESS 1
#define ELB_MS_CSR_INT_MISC_INT_ENABLE_SET_INT_WR_STALL_HIT2_ENABLE_RESET 0x1
#define ELB_MS_CSR_INT_MISC_INT_ENABLE_SET_INT_WR_STALL_HIT2_ENABLE_FIELD_MASK 0x00000020
#define ELB_MS_CSR_INT_MISC_INT_ENABLE_SET_INT_WR_STALL_HIT2_ENABLE_GET(x) \
   (((x) & 0x00000020) >> 5)
#define ELB_MS_CSR_INT_MISC_INT_ENABLE_SET_INT_WR_STALL_HIT2_ENABLE_SET(x) \
   (((x) << 5) & 0x00000020)
#define ELB_MS_CSR_INT_MISC_INT_ENABLE_SET_INT_WR_STALL_HIT2_ENABLE_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: elb_ms_csr::intreg_enable.int_rd_stall_hit1_enable        */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 233 */
#define ELB_MS_CSR_INT_MISC_INT_ENABLE_SET_INT_RD_STALL_HIT1_ENABLE_MSB 4
#define ELB_MS_CSR_INT_MISC_INT_ENABLE_SET_INT_RD_STALL_HIT1_ENABLE_LSB 4
#define ELB_MS_CSR_INT_MISC_INT_ENABLE_SET_INT_RD_STALL_HIT1_ENABLE_WIDTH 1
#define ELB_MS_CSR_INT_MISC_INT_ENABLE_SET_INT_RD_STALL_HIT1_ENABLE_READ_ACCESS 1
#define ELB_MS_CSR_INT_MISC_INT_ENABLE_SET_INT_RD_STALL_HIT1_ENABLE_WRITE_ACCESS 1
#define ELB_MS_CSR_INT_MISC_INT_ENABLE_SET_INT_RD_STALL_HIT1_ENABLE_RESET 0x1
#define ELB_MS_CSR_INT_MISC_INT_ENABLE_SET_INT_RD_STALL_HIT1_ENABLE_FIELD_MASK 0x00000010
#define ELB_MS_CSR_INT_MISC_INT_ENABLE_SET_INT_RD_STALL_HIT1_ENABLE_GET(x) \
   (((x) & 0x00000010) >> 4)
#define ELB_MS_CSR_INT_MISC_INT_ENABLE_SET_INT_RD_STALL_HIT1_ENABLE_SET(x) \
   (((x) << 4) & 0x00000010)
#define ELB_MS_CSR_INT_MISC_INT_ENABLE_SET_INT_RD_STALL_HIT1_ENABLE_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: elb_ms_csr::intreg_enable.int_wr_stall_hit1_enable        */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 233 */
#define ELB_MS_CSR_INT_MISC_INT_ENABLE_SET_INT_WR_STALL_HIT1_ENABLE_MSB 3
#define ELB_MS_CSR_INT_MISC_INT_ENABLE_SET_INT_WR_STALL_HIT1_ENABLE_LSB 3
#define ELB_MS_CSR_INT_MISC_INT_ENABLE_SET_INT_WR_STALL_HIT1_ENABLE_WIDTH 1
#define ELB_MS_CSR_INT_MISC_INT_ENABLE_SET_INT_WR_STALL_HIT1_ENABLE_READ_ACCESS 1
#define ELB_MS_CSR_INT_MISC_INT_ENABLE_SET_INT_WR_STALL_HIT1_ENABLE_WRITE_ACCESS 1
#define ELB_MS_CSR_INT_MISC_INT_ENABLE_SET_INT_WR_STALL_HIT1_ENABLE_RESET 0x1
#define ELB_MS_CSR_INT_MISC_INT_ENABLE_SET_INT_WR_STALL_HIT1_ENABLE_FIELD_MASK 0x00000008
#define ELB_MS_CSR_INT_MISC_INT_ENABLE_SET_INT_WR_STALL_HIT1_ENABLE_GET(x) \
   (((x) & 0x00000008) >> 3)
#define ELB_MS_CSR_INT_MISC_INT_ENABLE_SET_INT_WR_STALL_HIT1_ENABLE_SET(x) \
   (((x) << 3) & 0x00000008)
#define ELB_MS_CSR_INT_MISC_INT_ENABLE_SET_INT_WR_STALL_HIT1_ENABLE_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: elb_ms_csr::intreg_enable.int_rd_stall_hit0_enable        */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 233 */
#define ELB_MS_CSR_INT_MISC_INT_ENABLE_SET_INT_RD_STALL_HIT0_ENABLE_MSB 2
#define ELB_MS_CSR_INT_MISC_INT_ENABLE_SET_INT_RD_STALL_HIT0_ENABLE_LSB 2
#define ELB_MS_CSR_INT_MISC_INT_ENABLE_SET_INT_RD_STALL_HIT0_ENABLE_WIDTH 1
#define ELB_MS_CSR_INT_MISC_INT_ENABLE_SET_INT_RD_STALL_HIT0_ENABLE_READ_ACCESS 1
#define ELB_MS_CSR_INT_MISC_INT_ENABLE_SET_INT_RD_STALL_HIT0_ENABLE_WRITE_ACCESS 1
#define ELB_MS_CSR_INT_MISC_INT_ENABLE_SET_INT_RD_STALL_HIT0_ENABLE_RESET 0x1
#define ELB_MS_CSR_INT_MISC_INT_ENABLE_SET_INT_RD_STALL_HIT0_ENABLE_FIELD_MASK 0x00000004
#define ELB_MS_CSR_INT_MISC_INT_ENABLE_SET_INT_RD_STALL_HIT0_ENABLE_GET(x) \
   (((x) & 0x00000004) >> 2)
#define ELB_MS_CSR_INT_MISC_INT_ENABLE_SET_INT_RD_STALL_HIT0_ENABLE_SET(x) \
   (((x) << 2) & 0x00000004)
#define ELB_MS_CSR_INT_MISC_INT_ENABLE_SET_INT_RD_STALL_HIT0_ENABLE_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: elb_ms_csr::intreg_enable.int_wr_stall_hit0_enable        */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 233 */
#define ELB_MS_CSR_INT_MISC_INT_ENABLE_SET_INT_WR_STALL_HIT0_ENABLE_MSB 1
#define ELB_MS_CSR_INT_MISC_INT_ENABLE_SET_INT_WR_STALL_HIT0_ENABLE_LSB 1
#define ELB_MS_CSR_INT_MISC_INT_ENABLE_SET_INT_WR_STALL_HIT0_ENABLE_WIDTH 1
#define ELB_MS_CSR_INT_MISC_INT_ENABLE_SET_INT_WR_STALL_HIT0_ENABLE_READ_ACCESS 1
#define ELB_MS_CSR_INT_MISC_INT_ENABLE_SET_INT_WR_STALL_HIT0_ENABLE_WRITE_ACCESS 1
#define ELB_MS_CSR_INT_MISC_INT_ENABLE_SET_INT_WR_STALL_HIT0_ENABLE_RESET 0x1
#define ELB_MS_CSR_INT_MISC_INT_ENABLE_SET_INT_WR_STALL_HIT0_ENABLE_FIELD_MASK 0x00000002
#define ELB_MS_CSR_INT_MISC_INT_ENABLE_SET_INT_WR_STALL_HIT0_ENABLE_GET(x) \
   (((x) & 0x00000002) >> 1)
#define ELB_MS_CSR_INT_MISC_INT_ENABLE_SET_INT_WR_STALL_HIT0_ENABLE_SET(x) \
   (((x) << 1) & 0x00000002)
#define ELB_MS_CSR_INT_MISC_INT_ENABLE_SET_INT_WR_STALL_HIT0_ENABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: elb_ms_csr::intreg_enable.int_mse_enable                  */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 233 */
#define ELB_MS_CSR_INT_MISC_INT_ENABLE_SET_INT_MSE_ENABLE_MSB 0
#define ELB_MS_CSR_INT_MISC_INT_ENABLE_SET_INT_MSE_ENABLE_LSB 0
#define ELB_MS_CSR_INT_MISC_INT_ENABLE_SET_INT_MSE_ENABLE_WIDTH 1
#define ELB_MS_CSR_INT_MISC_INT_ENABLE_SET_INT_MSE_ENABLE_READ_ACCESS 1
#define ELB_MS_CSR_INT_MISC_INT_ENABLE_SET_INT_MSE_ENABLE_WRITE_ACCESS 1
#define ELB_MS_CSR_INT_MISC_INT_ENABLE_SET_INT_MSE_ENABLE_RESET 0x1
#define ELB_MS_CSR_INT_MISC_INT_ENABLE_SET_INT_MSE_ENABLE_FIELD_MASK 0x00000001
#define ELB_MS_CSR_INT_MISC_INT_ENABLE_SET_INT_MSE_ENABLE_GET(x) \
   ((x) & 0x00000001)
#define ELB_MS_CSR_INT_MISC_INT_ENABLE_SET_INT_MSE_ENABLE_SET(x) \
   ((x) & 0x00000001)
#define ELB_MS_CSR_INT_MISC_INT_ENABLE_SET_INT_MSE_ENABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: elb_ms_csr::int_misc::int_enable_clear                   */
/* Register template: elb_ms_csr::intreg_enable                            */
/* Source filename: elba/design/ms/src/elb_ms.gcsr, line: 34               */
/* Field member: elb_ms_csr::intreg_enable.int_rd_full2_enable             */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 233 */
#define ELB_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_INT_RD_FULL2_ENABLE_MSB 12
#define ELB_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_INT_RD_FULL2_ENABLE_LSB 12
#define ELB_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_INT_RD_FULL2_ENABLE_WIDTH 1
#define ELB_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_INT_RD_FULL2_ENABLE_READ_ACCESS 1
#define ELB_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_INT_RD_FULL2_ENABLE_WRITE_ACCESS 1
#define ELB_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_INT_RD_FULL2_ENABLE_RESET 0x1
#define ELB_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_INT_RD_FULL2_ENABLE_FIELD_MASK 0x00001000
#define ELB_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_INT_RD_FULL2_ENABLE_GET(x) \
   (((x) & 0x00001000) >> 12)
#define ELB_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_INT_RD_FULL2_ENABLE_SET(x) \
   (((x) << 12) & 0x00001000)
#define ELB_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_INT_RD_FULL2_ENABLE_MODIFY(r, x) \
   ((((x) << 12) & 0x00001000) | ((r) & 0xffffefff))
/* Field member: elb_ms_csr::intreg_enable.int_wr_full2_enable             */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 233 */
#define ELB_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_INT_WR_FULL2_ENABLE_MSB 11
#define ELB_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_INT_WR_FULL2_ENABLE_LSB 11
#define ELB_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_INT_WR_FULL2_ENABLE_WIDTH 1
#define ELB_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_INT_WR_FULL2_ENABLE_READ_ACCESS 1
#define ELB_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_INT_WR_FULL2_ENABLE_WRITE_ACCESS 1
#define ELB_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_INT_WR_FULL2_ENABLE_RESET 0x1
#define ELB_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_INT_WR_FULL2_ENABLE_FIELD_MASK 0x00000800
#define ELB_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_INT_WR_FULL2_ENABLE_GET(x) \
   (((x) & 0x00000800) >> 11)
#define ELB_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_INT_WR_FULL2_ENABLE_SET(x) \
   (((x) << 11) & 0x00000800)
#define ELB_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_INT_WR_FULL2_ENABLE_MODIFY(r, x) \
   ((((x) << 11) & 0x00000800) | ((r) & 0xfffff7ff))
/* Field member: elb_ms_csr::intreg_enable.int_rd_full1_enable             */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 233 */
#define ELB_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_INT_RD_FULL1_ENABLE_MSB 10
#define ELB_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_INT_RD_FULL1_ENABLE_LSB 10
#define ELB_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_INT_RD_FULL1_ENABLE_WIDTH 1
#define ELB_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_INT_RD_FULL1_ENABLE_READ_ACCESS 1
#define ELB_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_INT_RD_FULL1_ENABLE_WRITE_ACCESS 1
#define ELB_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_INT_RD_FULL1_ENABLE_RESET 0x1
#define ELB_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_INT_RD_FULL1_ENABLE_FIELD_MASK 0x00000400
#define ELB_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_INT_RD_FULL1_ENABLE_GET(x) \
   (((x) & 0x00000400) >> 10)
#define ELB_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_INT_RD_FULL1_ENABLE_SET(x) \
   (((x) << 10) & 0x00000400)
#define ELB_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_INT_RD_FULL1_ENABLE_MODIFY(r, x) \
   ((((x) << 10) & 0x00000400) | ((r) & 0xfffffbff))
/* Field member: elb_ms_csr::intreg_enable.int_wr_full1_enable             */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 233 */
#define ELB_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_INT_WR_FULL1_ENABLE_MSB 9
#define ELB_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_INT_WR_FULL1_ENABLE_LSB 9
#define ELB_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_INT_WR_FULL1_ENABLE_WIDTH 1
#define ELB_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_INT_WR_FULL1_ENABLE_READ_ACCESS 1
#define ELB_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_INT_WR_FULL1_ENABLE_WRITE_ACCESS 1
#define ELB_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_INT_WR_FULL1_ENABLE_RESET 0x1
#define ELB_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_INT_WR_FULL1_ENABLE_FIELD_MASK 0x00000200
#define ELB_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_INT_WR_FULL1_ENABLE_GET(x) \
   (((x) & 0x00000200) >> 9)
#define ELB_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_INT_WR_FULL1_ENABLE_SET(x) \
   (((x) << 9) & 0x00000200)
#define ELB_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_INT_WR_FULL1_ENABLE_MODIFY(r, x) \
   ((((x) << 9) & 0x00000200) | ((r) & 0xfffffdff))
/* Field member: elb_ms_csr::intreg_enable.int_rd_full0_enable             */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 233 */
#define ELB_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_INT_RD_FULL0_ENABLE_MSB 8
#define ELB_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_INT_RD_FULL0_ENABLE_LSB 8
#define ELB_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_INT_RD_FULL0_ENABLE_WIDTH 1
#define ELB_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_INT_RD_FULL0_ENABLE_READ_ACCESS 1
#define ELB_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_INT_RD_FULL0_ENABLE_WRITE_ACCESS 1
#define ELB_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_INT_RD_FULL0_ENABLE_RESET 0x1
#define ELB_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_INT_RD_FULL0_ENABLE_FIELD_MASK 0x00000100
#define ELB_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_INT_RD_FULL0_ENABLE_GET(x) \
   (((x) & 0x00000100) >> 8)
#define ELB_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_INT_RD_FULL0_ENABLE_SET(x) \
   (((x) << 8) & 0x00000100)
#define ELB_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_INT_RD_FULL0_ENABLE_MODIFY(r, x) \
   ((((x) << 8) & 0x00000100) | ((r) & 0xfffffeff))
/* Field member: elb_ms_csr::intreg_enable.int_wr_full0_enable             */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 233 */
#define ELB_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_INT_WR_FULL0_ENABLE_MSB 7
#define ELB_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_INT_WR_FULL0_ENABLE_LSB 7
#define ELB_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_INT_WR_FULL0_ENABLE_WIDTH 1
#define ELB_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_INT_WR_FULL0_ENABLE_READ_ACCESS 1
#define ELB_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_INT_WR_FULL0_ENABLE_WRITE_ACCESS 1
#define ELB_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_INT_WR_FULL0_ENABLE_RESET 0x1
#define ELB_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_INT_WR_FULL0_ENABLE_FIELD_MASK 0x00000080
#define ELB_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_INT_WR_FULL0_ENABLE_GET(x) \
   (((x) & 0x00000080) >> 7)
#define ELB_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_INT_WR_FULL0_ENABLE_SET(x) \
   (((x) << 7) & 0x00000080)
#define ELB_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_INT_WR_FULL0_ENABLE_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080) | ((r) & 0xffffff7f))
/* Field member: elb_ms_csr::intreg_enable.int_rd_stall_hit2_enable        */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 233 */
#define ELB_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_INT_RD_STALL_HIT2_ENABLE_MSB 6
#define ELB_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_INT_RD_STALL_HIT2_ENABLE_LSB 6
#define ELB_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_INT_RD_STALL_HIT2_ENABLE_WIDTH 1
#define ELB_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_INT_RD_STALL_HIT2_ENABLE_READ_ACCESS 1
#define ELB_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_INT_RD_STALL_HIT2_ENABLE_WRITE_ACCESS 1
#define ELB_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_INT_RD_STALL_HIT2_ENABLE_RESET 0x1
#define ELB_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_INT_RD_STALL_HIT2_ENABLE_FIELD_MASK 0x00000040
#define ELB_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_INT_RD_STALL_HIT2_ENABLE_GET(x) \
   (((x) & 0x00000040) >> 6)
#define ELB_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_INT_RD_STALL_HIT2_ENABLE_SET(x) \
   (((x) << 6) & 0x00000040)
#define ELB_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_INT_RD_STALL_HIT2_ENABLE_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040) | ((r) & 0xffffffbf))
/* Field member: elb_ms_csr::intreg_enable.int_wr_stall_hit2_enable        */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 233 */
#define ELB_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_INT_WR_STALL_HIT2_ENABLE_MSB 5
#define ELB_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_INT_WR_STALL_HIT2_ENABLE_LSB 5
#define ELB_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_INT_WR_STALL_HIT2_ENABLE_WIDTH 1
#define ELB_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_INT_WR_STALL_HIT2_ENABLE_READ_ACCESS 1
#define ELB_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_INT_WR_STALL_HIT2_ENABLE_WRITE_ACCESS 1
#define ELB_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_INT_WR_STALL_HIT2_ENABLE_RESET 0x1
#define ELB_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_INT_WR_STALL_HIT2_ENABLE_FIELD_MASK 0x00000020
#define ELB_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_INT_WR_STALL_HIT2_ENABLE_GET(x) \
   (((x) & 0x00000020) >> 5)
#define ELB_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_INT_WR_STALL_HIT2_ENABLE_SET(x) \
   (((x) << 5) & 0x00000020)
#define ELB_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_INT_WR_STALL_HIT2_ENABLE_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: elb_ms_csr::intreg_enable.int_rd_stall_hit1_enable        */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 233 */
#define ELB_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_INT_RD_STALL_HIT1_ENABLE_MSB 4
#define ELB_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_INT_RD_STALL_HIT1_ENABLE_LSB 4
#define ELB_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_INT_RD_STALL_HIT1_ENABLE_WIDTH 1
#define ELB_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_INT_RD_STALL_HIT1_ENABLE_READ_ACCESS 1
#define ELB_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_INT_RD_STALL_HIT1_ENABLE_WRITE_ACCESS 1
#define ELB_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_INT_RD_STALL_HIT1_ENABLE_RESET 0x1
#define ELB_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_INT_RD_STALL_HIT1_ENABLE_FIELD_MASK 0x00000010
#define ELB_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_INT_RD_STALL_HIT1_ENABLE_GET(x) \
   (((x) & 0x00000010) >> 4)
#define ELB_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_INT_RD_STALL_HIT1_ENABLE_SET(x) \
   (((x) << 4) & 0x00000010)
#define ELB_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_INT_RD_STALL_HIT1_ENABLE_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: elb_ms_csr::intreg_enable.int_wr_stall_hit1_enable        */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 233 */
#define ELB_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_INT_WR_STALL_HIT1_ENABLE_MSB 3
#define ELB_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_INT_WR_STALL_HIT1_ENABLE_LSB 3
#define ELB_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_INT_WR_STALL_HIT1_ENABLE_WIDTH 1
#define ELB_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_INT_WR_STALL_HIT1_ENABLE_READ_ACCESS 1
#define ELB_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_INT_WR_STALL_HIT1_ENABLE_WRITE_ACCESS 1
#define ELB_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_INT_WR_STALL_HIT1_ENABLE_RESET 0x1
#define ELB_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_INT_WR_STALL_HIT1_ENABLE_FIELD_MASK 0x00000008
#define ELB_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_INT_WR_STALL_HIT1_ENABLE_GET(x) \
   (((x) & 0x00000008) >> 3)
#define ELB_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_INT_WR_STALL_HIT1_ENABLE_SET(x) \
   (((x) << 3) & 0x00000008)
#define ELB_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_INT_WR_STALL_HIT1_ENABLE_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: elb_ms_csr::intreg_enable.int_rd_stall_hit0_enable        */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 233 */
#define ELB_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_INT_RD_STALL_HIT0_ENABLE_MSB 2
#define ELB_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_INT_RD_STALL_HIT0_ENABLE_LSB 2
#define ELB_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_INT_RD_STALL_HIT0_ENABLE_WIDTH 1
#define ELB_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_INT_RD_STALL_HIT0_ENABLE_READ_ACCESS 1
#define ELB_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_INT_RD_STALL_HIT0_ENABLE_WRITE_ACCESS 1
#define ELB_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_INT_RD_STALL_HIT0_ENABLE_RESET 0x1
#define ELB_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_INT_RD_STALL_HIT0_ENABLE_FIELD_MASK 0x00000004
#define ELB_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_INT_RD_STALL_HIT0_ENABLE_GET(x) \
   (((x) & 0x00000004) >> 2)
#define ELB_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_INT_RD_STALL_HIT0_ENABLE_SET(x) \
   (((x) << 2) & 0x00000004)
#define ELB_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_INT_RD_STALL_HIT0_ENABLE_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: elb_ms_csr::intreg_enable.int_wr_stall_hit0_enable        */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 233 */
#define ELB_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_INT_WR_STALL_HIT0_ENABLE_MSB 1
#define ELB_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_INT_WR_STALL_HIT0_ENABLE_LSB 1
#define ELB_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_INT_WR_STALL_HIT0_ENABLE_WIDTH 1
#define ELB_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_INT_WR_STALL_HIT0_ENABLE_READ_ACCESS 1
#define ELB_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_INT_WR_STALL_HIT0_ENABLE_WRITE_ACCESS 1
#define ELB_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_INT_WR_STALL_HIT0_ENABLE_RESET 0x1
#define ELB_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_INT_WR_STALL_HIT0_ENABLE_FIELD_MASK 0x00000002
#define ELB_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_INT_WR_STALL_HIT0_ENABLE_GET(x) \
   (((x) & 0x00000002) >> 1)
#define ELB_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_INT_WR_STALL_HIT0_ENABLE_SET(x) \
   (((x) << 1) & 0x00000002)
#define ELB_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_INT_WR_STALL_HIT0_ENABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: elb_ms_csr::intreg_enable.int_mse_enable                  */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 233 */
#define ELB_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_INT_MSE_ENABLE_MSB 0
#define ELB_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_INT_MSE_ENABLE_LSB 0
#define ELB_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_INT_MSE_ENABLE_WIDTH 1
#define ELB_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_INT_MSE_ENABLE_READ_ACCESS 1
#define ELB_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_INT_MSE_ENABLE_WRITE_ACCESS 1
#define ELB_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_INT_MSE_ENABLE_RESET 0x1
#define ELB_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_INT_MSE_ENABLE_FIELD_MASK 0x00000001
#define ELB_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_INT_MSE_ENABLE_GET(x) \
   ((x) & 0x00000001)
#define ELB_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_INT_MSE_ENABLE_SET(x) \
   ((x) & 0x00000001)
#define ELB_MS_CSR_INT_MISC_INT_ENABLE_CLEAR_INT_MSE_ENABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Group type: elb_ms_csr::int_prp1                                        */
/* Group template: elb_ms_csr::intgrp                                      */
/* Source filename: elba/design/ms/src/elb_ms.gcsr, line: 75               */
#define ELB_MS_CSR_INT_PRP1_SIZE 0x4
#define ELB_MS_CSR_INT_PRP1_BYTE_SIZE 0x10
/* Register member: elb_ms_csr::intgrp.intreg                              */
/* Register type referenced: elb_ms_csr::int_prp1::intreg                  */
/* Register template referenced: elb_ms_csr::intreg                        */
#define ELB_MS_CSR_INT_PRP1_INTREG_OFFSET 0x0
#define ELB_MS_CSR_INT_PRP1_INTREG_BYTE_OFFSET 0x0
#define ELB_MS_CSR_INT_PRP1_INTREG_READ_ACCESS 1
#define ELB_MS_CSR_INT_PRP1_INTREG_WRITE_ACCESS 1
#define ELB_MS_CSR_INT_PRP1_INTREG_RESET_VALUE 0x00000000
#define ELB_MS_CSR_INT_PRP1_INTREG_RESET_MASK 0xffffffff
#define ELB_MS_CSR_INT_PRP1_INTREG_READ_MASK 0xffffffff
#define ELB_MS_CSR_INT_PRP1_INTREG_WRITE_MASK 0x0000001f
/* Register member: elb_ms_csr::intgrp.int_test_set                        */
/* Register type referenced: elb_ms_csr::int_prp1::int_test_set            */
/* Register template referenced: elb_ms_csr::intreg                        */
#define ELB_MS_CSR_INT_PRP1_INT_TEST_SET_OFFSET 0x1
#define ELB_MS_CSR_INT_PRP1_INT_TEST_SET_BYTE_OFFSET 0x4
#define ELB_MS_CSR_INT_PRP1_INT_TEST_SET_READ_ACCESS 1
#define ELB_MS_CSR_INT_PRP1_INT_TEST_SET_WRITE_ACCESS 1
#define ELB_MS_CSR_INT_PRP1_INT_TEST_SET_RESET_VALUE 0x00000000
#define ELB_MS_CSR_INT_PRP1_INT_TEST_SET_RESET_MASK 0xffffffff
#define ELB_MS_CSR_INT_PRP1_INT_TEST_SET_READ_MASK 0xffffffff
#define ELB_MS_CSR_INT_PRP1_INT_TEST_SET_WRITE_MASK 0x0000001f
/* Register member: elb_ms_csr::intgrp.int_enable_set                      */
/* Register type referenced: elb_ms_csr::int_prp1::int_enable_set          */
/* Register template referenced: elb_ms_csr::intreg_enable                 */
#define ELB_MS_CSR_INT_PRP1_INT_ENABLE_SET_OFFSET 0x2
#define ELB_MS_CSR_INT_PRP1_INT_ENABLE_SET_BYTE_OFFSET 0x8
#define ELB_MS_CSR_INT_PRP1_INT_ENABLE_SET_READ_ACCESS 1
#define ELB_MS_CSR_INT_PRP1_INT_ENABLE_SET_WRITE_ACCESS 1
#define ELB_MS_CSR_INT_PRP1_INT_ENABLE_SET_RESET_VALUE 0x0000001f
#define ELB_MS_CSR_INT_PRP1_INT_ENABLE_SET_RESET_MASK 0xffffffff
#define ELB_MS_CSR_INT_PRP1_INT_ENABLE_SET_READ_MASK 0xffffffff
#define ELB_MS_CSR_INT_PRP1_INT_ENABLE_SET_WRITE_MASK 0x0000001f
/* Register member: elb_ms_csr::intgrp.int_enable_clear                    */
/* Register type referenced: elb_ms_csr::int_prp1::int_enable_clear        */
/* Register template referenced: elb_ms_csr::intreg_enable                 */
#define ELB_MS_CSR_INT_PRP1_INT_ENABLE_CLEAR_OFFSET 0x3
#define ELB_MS_CSR_INT_PRP1_INT_ENABLE_CLEAR_BYTE_OFFSET 0xc
#define ELB_MS_CSR_INT_PRP1_INT_ENABLE_CLEAR_READ_ACCESS 1
#define ELB_MS_CSR_INT_PRP1_INT_ENABLE_CLEAR_WRITE_ACCESS 1
#define ELB_MS_CSR_INT_PRP1_INT_ENABLE_CLEAR_RESET_VALUE 0x0000001f
#define ELB_MS_CSR_INT_PRP1_INT_ENABLE_CLEAR_RESET_MASK 0xffffffff
#define ELB_MS_CSR_INT_PRP1_INT_ENABLE_CLEAR_READ_MASK 0xffffffff
#define ELB_MS_CSR_INT_PRP1_INT_ENABLE_CLEAR_WRITE_MASK 0x0000001f

/* Register type: elb_ms_csr::int_prp1::intreg                             */
/* Register template: elb_ms_csr::intreg                                   */
/* Source filename: elba/design/ms/src/elb_ms.gcsr, line: 11               */
/* Field member: elb_ms_csr::intreg.byte_write_interrupt                   */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 220 */
#define ELB_MS_CSR_INT_PRP1_INTREG_BYTE_WRITE_INTERRUPT_MSB 4
#define ELB_MS_CSR_INT_PRP1_INTREG_BYTE_WRITE_INTERRUPT_LSB 4
#define ELB_MS_CSR_INT_PRP1_INTREG_BYTE_WRITE_INTERRUPT_WIDTH 1
#define ELB_MS_CSR_INT_PRP1_INTREG_BYTE_WRITE_INTERRUPT_READ_ACCESS 1
#define ELB_MS_CSR_INT_PRP1_INTREG_BYTE_WRITE_INTERRUPT_WRITE_ACCESS 1
#define ELB_MS_CSR_INT_PRP1_INTREG_BYTE_WRITE_INTERRUPT_RESET 0x0
#define ELB_MS_CSR_INT_PRP1_INTREG_BYTE_WRITE_INTERRUPT_FIELD_MASK 0x00000010
#define ELB_MS_CSR_INT_PRP1_INTREG_BYTE_WRITE_INTERRUPT_GET(x) \
   (((x) & 0x00000010) >> 4)
#define ELB_MS_CSR_INT_PRP1_INTREG_BYTE_WRITE_INTERRUPT_SET(x) \
   (((x) << 4) & 0x00000010)
#define ELB_MS_CSR_INT_PRP1_INTREG_BYTE_WRITE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: elb_ms_csr::intreg.byte_read_interrupt                    */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 220 */
#define ELB_MS_CSR_INT_PRP1_INTREG_BYTE_READ_INTERRUPT_MSB 3
#define ELB_MS_CSR_INT_PRP1_INTREG_BYTE_READ_INTERRUPT_LSB 3
#define ELB_MS_CSR_INT_PRP1_INTREG_BYTE_READ_INTERRUPT_WIDTH 1
#define ELB_MS_CSR_INT_PRP1_INTREG_BYTE_READ_INTERRUPT_READ_ACCESS 1
#define ELB_MS_CSR_INT_PRP1_INTREG_BYTE_READ_INTERRUPT_WRITE_ACCESS 1
#define ELB_MS_CSR_INT_PRP1_INTREG_BYTE_READ_INTERRUPT_RESET 0x0
#define ELB_MS_CSR_INT_PRP1_INTREG_BYTE_READ_INTERRUPT_FIELD_MASK 0x00000008
#define ELB_MS_CSR_INT_PRP1_INTREG_BYTE_READ_INTERRUPT_GET(x) \
   (((x) & 0x00000008) >> 3)
#define ELB_MS_CSR_INT_PRP1_INTREG_BYTE_READ_INTERRUPT_SET(x) \
   (((x) << 3) & 0x00000008)
#define ELB_MS_CSR_INT_PRP1_INTREG_BYTE_READ_INTERRUPT_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: elb_ms_csr::intreg.decode_interrupt                       */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 220 */
#define ELB_MS_CSR_INT_PRP1_INTREG_DECODE_INTERRUPT_MSB 2
#define ELB_MS_CSR_INT_PRP1_INTREG_DECODE_INTERRUPT_LSB 2
#define ELB_MS_CSR_INT_PRP1_INTREG_DECODE_INTERRUPT_WIDTH 1
#define ELB_MS_CSR_INT_PRP1_INTREG_DECODE_INTERRUPT_READ_ACCESS 1
#define ELB_MS_CSR_INT_PRP1_INTREG_DECODE_INTERRUPT_WRITE_ACCESS 1
#define ELB_MS_CSR_INT_PRP1_INTREG_DECODE_INTERRUPT_RESET 0x0
#define ELB_MS_CSR_INT_PRP1_INTREG_DECODE_INTERRUPT_FIELD_MASK 0x00000004
#define ELB_MS_CSR_INT_PRP1_INTREG_DECODE_INTERRUPT_GET(x) \
   (((x) & 0x00000004) >> 2)
#define ELB_MS_CSR_INT_PRP1_INTREG_DECODE_INTERRUPT_SET(x) \
   (((x) << 2) & 0x00000004)
#define ELB_MS_CSR_INT_PRP1_INTREG_DECODE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: elb_ms_csr::intreg.security_interrupt                     */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 220 */
#define ELB_MS_CSR_INT_PRP1_INTREG_SECURITY_INTERRUPT_MSB 1
#define ELB_MS_CSR_INT_PRP1_INTREG_SECURITY_INTERRUPT_LSB 1
#define ELB_MS_CSR_INT_PRP1_INTREG_SECURITY_INTERRUPT_WIDTH 1
#define ELB_MS_CSR_INT_PRP1_INTREG_SECURITY_INTERRUPT_READ_ACCESS 1
#define ELB_MS_CSR_INT_PRP1_INTREG_SECURITY_INTERRUPT_WRITE_ACCESS 1
#define ELB_MS_CSR_INT_PRP1_INTREG_SECURITY_INTERRUPT_RESET 0x0
#define ELB_MS_CSR_INT_PRP1_INTREG_SECURITY_INTERRUPT_FIELD_MASK 0x00000002
#define ELB_MS_CSR_INT_PRP1_INTREG_SECURITY_INTERRUPT_GET(x) \
   (((x) & 0x00000002) >> 1)
#define ELB_MS_CSR_INT_PRP1_INTREG_SECURITY_INTERRUPT_SET(x) \
   (((x) << 1) & 0x00000002)
#define ELB_MS_CSR_INT_PRP1_INTREG_SECURITY_INTERRUPT_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: elb_ms_csr::intreg.read_interrupt                         */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 220 */
#define ELB_MS_CSR_INT_PRP1_INTREG_READ_INTERRUPT_MSB 0
#define ELB_MS_CSR_INT_PRP1_INTREG_READ_INTERRUPT_LSB 0
#define ELB_MS_CSR_INT_PRP1_INTREG_READ_INTERRUPT_WIDTH 1
#define ELB_MS_CSR_INT_PRP1_INTREG_READ_INTERRUPT_READ_ACCESS 1
#define ELB_MS_CSR_INT_PRP1_INTREG_READ_INTERRUPT_WRITE_ACCESS 1
#define ELB_MS_CSR_INT_PRP1_INTREG_READ_INTERRUPT_RESET 0x0
#define ELB_MS_CSR_INT_PRP1_INTREG_READ_INTERRUPT_FIELD_MASK 0x00000001
#define ELB_MS_CSR_INT_PRP1_INTREG_READ_INTERRUPT_GET(x) ((x) & 0x00000001)
#define ELB_MS_CSR_INT_PRP1_INTREG_READ_INTERRUPT_SET(x) ((x) & 0x00000001)
#define ELB_MS_CSR_INT_PRP1_INTREG_READ_INTERRUPT_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: elb_ms_csr::int_prp1::int_test_set                       */
/* Register template: elb_ms_csr::intreg                                   */
/* Source filename: elba/design/ms/src/elb_ms.gcsr, line: 11               */
/* Field member: elb_ms_csr::intreg.byte_write_interrupt                   */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 220 */
#define ELB_MS_CSR_INT_PRP1_INT_TEST_SET_BYTE_WRITE_INTERRUPT_MSB 4
#define ELB_MS_CSR_INT_PRP1_INT_TEST_SET_BYTE_WRITE_INTERRUPT_LSB 4
#define ELB_MS_CSR_INT_PRP1_INT_TEST_SET_BYTE_WRITE_INTERRUPT_WIDTH 1
#define ELB_MS_CSR_INT_PRP1_INT_TEST_SET_BYTE_WRITE_INTERRUPT_READ_ACCESS 1
#define ELB_MS_CSR_INT_PRP1_INT_TEST_SET_BYTE_WRITE_INTERRUPT_WRITE_ACCESS 1
#define ELB_MS_CSR_INT_PRP1_INT_TEST_SET_BYTE_WRITE_INTERRUPT_RESET 0x0
#define ELB_MS_CSR_INT_PRP1_INT_TEST_SET_BYTE_WRITE_INTERRUPT_FIELD_MASK 0x00000010
#define ELB_MS_CSR_INT_PRP1_INT_TEST_SET_BYTE_WRITE_INTERRUPT_GET(x) \
   (((x) & 0x00000010) >> 4)
#define ELB_MS_CSR_INT_PRP1_INT_TEST_SET_BYTE_WRITE_INTERRUPT_SET(x) \
   (((x) << 4) & 0x00000010)
#define ELB_MS_CSR_INT_PRP1_INT_TEST_SET_BYTE_WRITE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: elb_ms_csr::intreg.byte_read_interrupt                    */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 220 */
#define ELB_MS_CSR_INT_PRP1_INT_TEST_SET_BYTE_READ_INTERRUPT_MSB 3
#define ELB_MS_CSR_INT_PRP1_INT_TEST_SET_BYTE_READ_INTERRUPT_LSB 3
#define ELB_MS_CSR_INT_PRP1_INT_TEST_SET_BYTE_READ_INTERRUPT_WIDTH 1
#define ELB_MS_CSR_INT_PRP1_INT_TEST_SET_BYTE_READ_INTERRUPT_READ_ACCESS 1
#define ELB_MS_CSR_INT_PRP1_INT_TEST_SET_BYTE_READ_INTERRUPT_WRITE_ACCESS 1
#define ELB_MS_CSR_INT_PRP1_INT_TEST_SET_BYTE_READ_INTERRUPT_RESET 0x0
#define ELB_MS_CSR_INT_PRP1_INT_TEST_SET_BYTE_READ_INTERRUPT_FIELD_MASK 0x00000008
#define ELB_MS_CSR_INT_PRP1_INT_TEST_SET_BYTE_READ_INTERRUPT_GET(x) \
   (((x) & 0x00000008) >> 3)
#define ELB_MS_CSR_INT_PRP1_INT_TEST_SET_BYTE_READ_INTERRUPT_SET(x) \
   (((x) << 3) & 0x00000008)
#define ELB_MS_CSR_INT_PRP1_INT_TEST_SET_BYTE_READ_INTERRUPT_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: elb_ms_csr::intreg.decode_interrupt                       */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 220 */
#define ELB_MS_CSR_INT_PRP1_INT_TEST_SET_DECODE_INTERRUPT_MSB 2
#define ELB_MS_CSR_INT_PRP1_INT_TEST_SET_DECODE_INTERRUPT_LSB 2
#define ELB_MS_CSR_INT_PRP1_INT_TEST_SET_DECODE_INTERRUPT_WIDTH 1
#define ELB_MS_CSR_INT_PRP1_INT_TEST_SET_DECODE_INTERRUPT_READ_ACCESS 1
#define ELB_MS_CSR_INT_PRP1_INT_TEST_SET_DECODE_INTERRUPT_WRITE_ACCESS 1
#define ELB_MS_CSR_INT_PRP1_INT_TEST_SET_DECODE_INTERRUPT_RESET 0x0
#define ELB_MS_CSR_INT_PRP1_INT_TEST_SET_DECODE_INTERRUPT_FIELD_MASK 0x00000004
#define ELB_MS_CSR_INT_PRP1_INT_TEST_SET_DECODE_INTERRUPT_GET(x) \
   (((x) & 0x00000004) >> 2)
#define ELB_MS_CSR_INT_PRP1_INT_TEST_SET_DECODE_INTERRUPT_SET(x) \
   (((x) << 2) & 0x00000004)
#define ELB_MS_CSR_INT_PRP1_INT_TEST_SET_DECODE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: elb_ms_csr::intreg.security_interrupt                     */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 220 */
#define ELB_MS_CSR_INT_PRP1_INT_TEST_SET_SECURITY_INTERRUPT_MSB 1
#define ELB_MS_CSR_INT_PRP1_INT_TEST_SET_SECURITY_INTERRUPT_LSB 1
#define ELB_MS_CSR_INT_PRP1_INT_TEST_SET_SECURITY_INTERRUPT_WIDTH 1
#define ELB_MS_CSR_INT_PRP1_INT_TEST_SET_SECURITY_INTERRUPT_READ_ACCESS 1
#define ELB_MS_CSR_INT_PRP1_INT_TEST_SET_SECURITY_INTERRUPT_WRITE_ACCESS 1
#define ELB_MS_CSR_INT_PRP1_INT_TEST_SET_SECURITY_INTERRUPT_RESET 0x0
#define ELB_MS_CSR_INT_PRP1_INT_TEST_SET_SECURITY_INTERRUPT_FIELD_MASK 0x00000002
#define ELB_MS_CSR_INT_PRP1_INT_TEST_SET_SECURITY_INTERRUPT_GET(x) \
   (((x) & 0x00000002) >> 1)
#define ELB_MS_CSR_INT_PRP1_INT_TEST_SET_SECURITY_INTERRUPT_SET(x) \
   (((x) << 1) & 0x00000002)
#define ELB_MS_CSR_INT_PRP1_INT_TEST_SET_SECURITY_INTERRUPT_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: elb_ms_csr::intreg.read_interrupt                         */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 220 */
#define ELB_MS_CSR_INT_PRP1_INT_TEST_SET_READ_INTERRUPT_MSB 0
#define ELB_MS_CSR_INT_PRP1_INT_TEST_SET_READ_INTERRUPT_LSB 0
#define ELB_MS_CSR_INT_PRP1_INT_TEST_SET_READ_INTERRUPT_WIDTH 1
#define ELB_MS_CSR_INT_PRP1_INT_TEST_SET_READ_INTERRUPT_READ_ACCESS 1
#define ELB_MS_CSR_INT_PRP1_INT_TEST_SET_READ_INTERRUPT_WRITE_ACCESS 1
#define ELB_MS_CSR_INT_PRP1_INT_TEST_SET_READ_INTERRUPT_RESET 0x0
#define ELB_MS_CSR_INT_PRP1_INT_TEST_SET_READ_INTERRUPT_FIELD_MASK 0x00000001
#define ELB_MS_CSR_INT_PRP1_INT_TEST_SET_READ_INTERRUPT_GET(x) \
   ((x) & 0x00000001)
#define ELB_MS_CSR_INT_PRP1_INT_TEST_SET_READ_INTERRUPT_SET(x) \
   ((x) & 0x00000001)
#define ELB_MS_CSR_INT_PRP1_INT_TEST_SET_READ_INTERRUPT_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: elb_ms_csr::int_prp1::int_enable_set                     */
/* Register template: elb_ms_csr::intreg_enable                            */
/* Source filename: elba/design/ms/src/elb_ms.gcsr, line: 34               */
/* Field member: elb_ms_csr::intreg_enable.byte_write_enable               */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 233 */
#define ELB_MS_CSR_INT_PRP1_INT_ENABLE_SET_BYTE_WRITE_ENABLE_MSB 4
#define ELB_MS_CSR_INT_PRP1_INT_ENABLE_SET_BYTE_WRITE_ENABLE_LSB 4
#define ELB_MS_CSR_INT_PRP1_INT_ENABLE_SET_BYTE_WRITE_ENABLE_WIDTH 1
#define ELB_MS_CSR_INT_PRP1_INT_ENABLE_SET_BYTE_WRITE_ENABLE_READ_ACCESS 1
#define ELB_MS_CSR_INT_PRP1_INT_ENABLE_SET_BYTE_WRITE_ENABLE_WRITE_ACCESS 1
#define ELB_MS_CSR_INT_PRP1_INT_ENABLE_SET_BYTE_WRITE_ENABLE_RESET 0x1
#define ELB_MS_CSR_INT_PRP1_INT_ENABLE_SET_BYTE_WRITE_ENABLE_FIELD_MASK 0x00000010
#define ELB_MS_CSR_INT_PRP1_INT_ENABLE_SET_BYTE_WRITE_ENABLE_GET(x) \
   (((x) & 0x00000010) >> 4)
#define ELB_MS_CSR_INT_PRP1_INT_ENABLE_SET_BYTE_WRITE_ENABLE_SET(x) \
   (((x) << 4) & 0x00000010)
#define ELB_MS_CSR_INT_PRP1_INT_ENABLE_SET_BYTE_WRITE_ENABLE_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: elb_ms_csr::intreg_enable.byte_read_enable                */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 233 */
#define ELB_MS_CSR_INT_PRP1_INT_ENABLE_SET_BYTE_READ_ENABLE_MSB 3
#define ELB_MS_CSR_INT_PRP1_INT_ENABLE_SET_BYTE_READ_ENABLE_LSB 3
#define ELB_MS_CSR_INT_PRP1_INT_ENABLE_SET_BYTE_READ_ENABLE_WIDTH 1
#define ELB_MS_CSR_INT_PRP1_INT_ENABLE_SET_BYTE_READ_ENABLE_READ_ACCESS 1
#define ELB_MS_CSR_INT_PRP1_INT_ENABLE_SET_BYTE_READ_ENABLE_WRITE_ACCESS 1
#define ELB_MS_CSR_INT_PRP1_INT_ENABLE_SET_BYTE_READ_ENABLE_RESET 0x1
#define ELB_MS_CSR_INT_PRP1_INT_ENABLE_SET_BYTE_READ_ENABLE_FIELD_MASK 0x00000008
#define ELB_MS_CSR_INT_PRP1_INT_ENABLE_SET_BYTE_READ_ENABLE_GET(x) \
   (((x) & 0x00000008) >> 3)
#define ELB_MS_CSR_INT_PRP1_INT_ENABLE_SET_BYTE_READ_ENABLE_SET(x) \
   (((x) << 3) & 0x00000008)
#define ELB_MS_CSR_INT_PRP1_INT_ENABLE_SET_BYTE_READ_ENABLE_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: elb_ms_csr::intreg_enable.decode_enable                   */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 233 */
#define ELB_MS_CSR_INT_PRP1_INT_ENABLE_SET_DECODE_ENABLE_MSB 2
#define ELB_MS_CSR_INT_PRP1_INT_ENABLE_SET_DECODE_ENABLE_LSB 2
#define ELB_MS_CSR_INT_PRP1_INT_ENABLE_SET_DECODE_ENABLE_WIDTH 1
#define ELB_MS_CSR_INT_PRP1_INT_ENABLE_SET_DECODE_ENABLE_READ_ACCESS 1
#define ELB_MS_CSR_INT_PRP1_INT_ENABLE_SET_DECODE_ENABLE_WRITE_ACCESS 1
#define ELB_MS_CSR_INT_PRP1_INT_ENABLE_SET_DECODE_ENABLE_RESET 0x1
#define ELB_MS_CSR_INT_PRP1_INT_ENABLE_SET_DECODE_ENABLE_FIELD_MASK 0x00000004
#define ELB_MS_CSR_INT_PRP1_INT_ENABLE_SET_DECODE_ENABLE_GET(x) \
   (((x) & 0x00000004) >> 2)
#define ELB_MS_CSR_INT_PRP1_INT_ENABLE_SET_DECODE_ENABLE_SET(x) \
   (((x) << 2) & 0x00000004)
#define ELB_MS_CSR_INT_PRP1_INT_ENABLE_SET_DECODE_ENABLE_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: elb_ms_csr::intreg_enable.security_enable                 */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 233 */
#define ELB_MS_CSR_INT_PRP1_INT_ENABLE_SET_SECURITY_ENABLE_MSB 1
#define ELB_MS_CSR_INT_PRP1_INT_ENABLE_SET_SECURITY_ENABLE_LSB 1
#define ELB_MS_CSR_INT_PRP1_INT_ENABLE_SET_SECURITY_ENABLE_WIDTH 1
#define ELB_MS_CSR_INT_PRP1_INT_ENABLE_SET_SECURITY_ENABLE_READ_ACCESS 1
#define ELB_MS_CSR_INT_PRP1_INT_ENABLE_SET_SECURITY_ENABLE_WRITE_ACCESS 1
#define ELB_MS_CSR_INT_PRP1_INT_ENABLE_SET_SECURITY_ENABLE_RESET 0x1
#define ELB_MS_CSR_INT_PRP1_INT_ENABLE_SET_SECURITY_ENABLE_FIELD_MASK 0x00000002
#define ELB_MS_CSR_INT_PRP1_INT_ENABLE_SET_SECURITY_ENABLE_GET(x) \
   (((x) & 0x00000002) >> 1)
#define ELB_MS_CSR_INT_PRP1_INT_ENABLE_SET_SECURITY_ENABLE_SET(x) \
   (((x) << 1) & 0x00000002)
#define ELB_MS_CSR_INT_PRP1_INT_ENABLE_SET_SECURITY_ENABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: elb_ms_csr::intreg_enable.read_enable                     */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 233 */
#define ELB_MS_CSR_INT_PRP1_INT_ENABLE_SET_READ_ENABLE_MSB 0
#define ELB_MS_CSR_INT_PRP1_INT_ENABLE_SET_READ_ENABLE_LSB 0
#define ELB_MS_CSR_INT_PRP1_INT_ENABLE_SET_READ_ENABLE_WIDTH 1
#define ELB_MS_CSR_INT_PRP1_INT_ENABLE_SET_READ_ENABLE_READ_ACCESS 1
#define ELB_MS_CSR_INT_PRP1_INT_ENABLE_SET_READ_ENABLE_WRITE_ACCESS 1
#define ELB_MS_CSR_INT_PRP1_INT_ENABLE_SET_READ_ENABLE_RESET 0x1
#define ELB_MS_CSR_INT_PRP1_INT_ENABLE_SET_READ_ENABLE_FIELD_MASK 0x00000001
#define ELB_MS_CSR_INT_PRP1_INT_ENABLE_SET_READ_ENABLE_GET(x) \
   ((x) & 0x00000001)
#define ELB_MS_CSR_INT_PRP1_INT_ENABLE_SET_READ_ENABLE_SET(x) \
   ((x) & 0x00000001)
#define ELB_MS_CSR_INT_PRP1_INT_ENABLE_SET_READ_ENABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: elb_ms_csr::int_prp1::int_enable_clear                   */
/* Register template: elb_ms_csr::intreg_enable                            */
/* Source filename: elba/design/ms/src/elb_ms.gcsr, line: 34               */
/* Field member: elb_ms_csr::intreg_enable.byte_write_enable               */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 233 */
#define ELB_MS_CSR_INT_PRP1_INT_ENABLE_CLEAR_BYTE_WRITE_ENABLE_MSB 4
#define ELB_MS_CSR_INT_PRP1_INT_ENABLE_CLEAR_BYTE_WRITE_ENABLE_LSB 4
#define ELB_MS_CSR_INT_PRP1_INT_ENABLE_CLEAR_BYTE_WRITE_ENABLE_WIDTH 1
#define ELB_MS_CSR_INT_PRP1_INT_ENABLE_CLEAR_BYTE_WRITE_ENABLE_READ_ACCESS 1
#define ELB_MS_CSR_INT_PRP1_INT_ENABLE_CLEAR_BYTE_WRITE_ENABLE_WRITE_ACCESS 1
#define ELB_MS_CSR_INT_PRP1_INT_ENABLE_CLEAR_BYTE_WRITE_ENABLE_RESET 0x1
#define ELB_MS_CSR_INT_PRP1_INT_ENABLE_CLEAR_BYTE_WRITE_ENABLE_FIELD_MASK 0x00000010
#define ELB_MS_CSR_INT_PRP1_INT_ENABLE_CLEAR_BYTE_WRITE_ENABLE_GET(x) \
   (((x) & 0x00000010) >> 4)
#define ELB_MS_CSR_INT_PRP1_INT_ENABLE_CLEAR_BYTE_WRITE_ENABLE_SET(x) \
   (((x) << 4) & 0x00000010)
#define ELB_MS_CSR_INT_PRP1_INT_ENABLE_CLEAR_BYTE_WRITE_ENABLE_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: elb_ms_csr::intreg_enable.byte_read_enable                */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 233 */
#define ELB_MS_CSR_INT_PRP1_INT_ENABLE_CLEAR_BYTE_READ_ENABLE_MSB 3
#define ELB_MS_CSR_INT_PRP1_INT_ENABLE_CLEAR_BYTE_READ_ENABLE_LSB 3
#define ELB_MS_CSR_INT_PRP1_INT_ENABLE_CLEAR_BYTE_READ_ENABLE_WIDTH 1
#define ELB_MS_CSR_INT_PRP1_INT_ENABLE_CLEAR_BYTE_READ_ENABLE_READ_ACCESS 1
#define ELB_MS_CSR_INT_PRP1_INT_ENABLE_CLEAR_BYTE_READ_ENABLE_WRITE_ACCESS 1
#define ELB_MS_CSR_INT_PRP1_INT_ENABLE_CLEAR_BYTE_READ_ENABLE_RESET 0x1
#define ELB_MS_CSR_INT_PRP1_INT_ENABLE_CLEAR_BYTE_READ_ENABLE_FIELD_MASK 0x00000008
#define ELB_MS_CSR_INT_PRP1_INT_ENABLE_CLEAR_BYTE_READ_ENABLE_GET(x) \
   (((x) & 0x00000008) >> 3)
#define ELB_MS_CSR_INT_PRP1_INT_ENABLE_CLEAR_BYTE_READ_ENABLE_SET(x) \
   (((x) << 3) & 0x00000008)
#define ELB_MS_CSR_INT_PRP1_INT_ENABLE_CLEAR_BYTE_READ_ENABLE_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: elb_ms_csr::intreg_enable.decode_enable                   */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 233 */
#define ELB_MS_CSR_INT_PRP1_INT_ENABLE_CLEAR_DECODE_ENABLE_MSB 2
#define ELB_MS_CSR_INT_PRP1_INT_ENABLE_CLEAR_DECODE_ENABLE_LSB 2
#define ELB_MS_CSR_INT_PRP1_INT_ENABLE_CLEAR_DECODE_ENABLE_WIDTH 1
#define ELB_MS_CSR_INT_PRP1_INT_ENABLE_CLEAR_DECODE_ENABLE_READ_ACCESS 1
#define ELB_MS_CSR_INT_PRP1_INT_ENABLE_CLEAR_DECODE_ENABLE_WRITE_ACCESS 1
#define ELB_MS_CSR_INT_PRP1_INT_ENABLE_CLEAR_DECODE_ENABLE_RESET 0x1
#define ELB_MS_CSR_INT_PRP1_INT_ENABLE_CLEAR_DECODE_ENABLE_FIELD_MASK 0x00000004
#define ELB_MS_CSR_INT_PRP1_INT_ENABLE_CLEAR_DECODE_ENABLE_GET(x) \
   (((x) & 0x00000004) >> 2)
#define ELB_MS_CSR_INT_PRP1_INT_ENABLE_CLEAR_DECODE_ENABLE_SET(x) \
   (((x) << 2) & 0x00000004)
#define ELB_MS_CSR_INT_PRP1_INT_ENABLE_CLEAR_DECODE_ENABLE_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: elb_ms_csr::intreg_enable.security_enable                 */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 233 */
#define ELB_MS_CSR_INT_PRP1_INT_ENABLE_CLEAR_SECURITY_ENABLE_MSB 1
#define ELB_MS_CSR_INT_PRP1_INT_ENABLE_CLEAR_SECURITY_ENABLE_LSB 1
#define ELB_MS_CSR_INT_PRP1_INT_ENABLE_CLEAR_SECURITY_ENABLE_WIDTH 1
#define ELB_MS_CSR_INT_PRP1_INT_ENABLE_CLEAR_SECURITY_ENABLE_READ_ACCESS 1
#define ELB_MS_CSR_INT_PRP1_INT_ENABLE_CLEAR_SECURITY_ENABLE_WRITE_ACCESS 1
#define ELB_MS_CSR_INT_PRP1_INT_ENABLE_CLEAR_SECURITY_ENABLE_RESET 0x1
#define ELB_MS_CSR_INT_PRP1_INT_ENABLE_CLEAR_SECURITY_ENABLE_FIELD_MASK 0x00000002
#define ELB_MS_CSR_INT_PRP1_INT_ENABLE_CLEAR_SECURITY_ENABLE_GET(x) \
   (((x) & 0x00000002) >> 1)
#define ELB_MS_CSR_INT_PRP1_INT_ENABLE_CLEAR_SECURITY_ENABLE_SET(x) \
   (((x) << 1) & 0x00000002)
#define ELB_MS_CSR_INT_PRP1_INT_ENABLE_CLEAR_SECURITY_ENABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: elb_ms_csr::intreg_enable.read_enable                     */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 233 */
#define ELB_MS_CSR_INT_PRP1_INT_ENABLE_CLEAR_READ_ENABLE_MSB 0
#define ELB_MS_CSR_INT_PRP1_INT_ENABLE_CLEAR_READ_ENABLE_LSB 0
#define ELB_MS_CSR_INT_PRP1_INT_ENABLE_CLEAR_READ_ENABLE_WIDTH 1
#define ELB_MS_CSR_INT_PRP1_INT_ENABLE_CLEAR_READ_ENABLE_READ_ACCESS 1
#define ELB_MS_CSR_INT_PRP1_INT_ENABLE_CLEAR_READ_ENABLE_WRITE_ACCESS 1
#define ELB_MS_CSR_INT_PRP1_INT_ENABLE_CLEAR_READ_ENABLE_RESET 0x1
#define ELB_MS_CSR_INT_PRP1_INT_ENABLE_CLEAR_READ_ENABLE_FIELD_MASK 0x00000001
#define ELB_MS_CSR_INT_PRP1_INT_ENABLE_CLEAR_READ_ENABLE_GET(x) \
   ((x) & 0x00000001)
#define ELB_MS_CSR_INT_PRP1_INT_ENABLE_CLEAR_READ_ENABLE_SET(x) \
   ((x) & 0x00000001)
#define ELB_MS_CSR_INT_PRP1_INT_ENABLE_CLEAR_READ_ENABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Group type: elb_ms_csr::int_prp2                                        */
/* Group template: elb_ms_csr::intgrp                                      */
/* Source filename: elba/design/ms/src/elb_ms.gcsr, line: 75               */
#define ELB_MS_CSR_INT_PRP2_SIZE 0x4
#define ELB_MS_CSR_INT_PRP2_BYTE_SIZE 0x10
/* Register member: elb_ms_csr::intgrp.intreg                              */
/* Register type referenced: elb_ms_csr::int_prp2::intreg                  */
/* Register template referenced: elb_ms_csr::intreg                        */
#define ELB_MS_CSR_INT_PRP2_INTREG_OFFSET 0x0
#define ELB_MS_CSR_INT_PRP2_INTREG_BYTE_OFFSET 0x0
#define ELB_MS_CSR_INT_PRP2_INTREG_READ_ACCESS 1
#define ELB_MS_CSR_INT_PRP2_INTREG_WRITE_ACCESS 1
#define ELB_MS_CSR_INT_PRP2_INTREG_RESET_VALUE 0x00000000
#define ELB_MS_CSR_INT_PRP2_INTREG_RESET_MASK 0xffffffff
#define ELB_MS_CSR_INT_PRP2_INTREG_READ_MASK 0xffffffff
#define ELB_MS_CSR_INT_PRP2_INTREG_WRITE_MASK 0x0000001f
/* Register member: elb_ms_csr::intgrp.int_test_set                        */
/* Register type referenced: elb_ms_csr::int_prp2::int_test_set            */
/* Register template referenced: elb_ms_csr::intreg                        */
#define ELB_MS_CSR_INT_PRP2_INT_TEST_SET_OFFSET 0x1
#define ELB_MS_CSR_INT_PRP2_INT_TEST_SET_BYTE_OFFSET 0x4
#define ELB_MS_CSR_INT_PRP2_INT_TEST_SET_READ_ACCESS 1
#define ELB_MS_CSR_INT_PRP2_INT_TEST_SET_WRITE_ACCESS 1
#define ELB_MS_CSR_INT_PRP2_INT_TEST_SET_RESET_VALUE 0x00000000
#define ELB_MS_CSR_INT_PRP2_INT_TEST_SET_RESET_MASK 0xffffffff
#define ELB_MS_CSR_INT_PRP2_INT_TEST_SET_READ_MASK 0xffffffff
#define ELB_MS_CSR_INT_PRP2_INT_TEST_SET_WRITE_MASK 0x0000001f
/* Register member: elb_ms_csr::intgrp.int_enable_set                      */
/* Register type referenced: elb_ms_csr::int_prp2::int_enable_set          */
/* Register template referenced: elb_ms_csr::intreg_enable                 */
#define ELB_MS_CSR_INT_PRP2_INT_ENABLE_SET_OFFSET 0x2
#define ELB_MS_CSR_INT_PRP2_INT_ENABLE_SET_BYTE_OFFSET 0x8
#define ELB_MS_CSR_INT_PRP2_INT_ENABLE_SET_READ_ACCESS 1
#define ELB_MS_CSR_INT_PRP2_INT_ENABLE_SET_WRITE_ACCESS 1
#define ELB_MS_CSR_INT_PRP2_INT_ENABLE_SET_RESET_VALUE 0x0000001f
#define ELB_MS_CSR_INT_PRP2_INT_ENABLE_SET_RESET_MASK 0xffffffff
#define ELB_MS_CSR_INT_PRP2_INT_ENABLE_SET_READ_MASK 0xffffffff
#define ELB_MS_CSR_INT_PRP2_INT_ENABLE_SET_WRITE_MASK 0x0000001f
/* Register member: elb_ms_csr::intgrp.int_enable_clear                    */
/* Register type referenced: elb_ms_csr::int_prp2::int_enable_clear        */
/* Register template referenced: elb_ms_csr::intreg_enable                 */
#define ELB_MS_CSR_INT_PRP2_INT_ENABLE_CLEAR_OFFSET 0x3
#define ELB_MS_CSR_INT_PRP2_INT_ENABLE_CLEAR_BYTE_OFFSET 0xc
#define ELB_MS_CSR_INT_PRP2_INT_ENABLE_CLEAR_READ_ACCESS 1
#define ELB_MS_CSR_INT_PRP2_INT_ENABLE_CLEAR_WRITE_ACCESS 1
#define ELB_MS_CSR_INT_PRP2_INT_ENABLE_CLEAR_RESET_VALUE 0x0000001f
#define ELB_MS_CSR_INT_PRP2_INT_ENABLE_CLEAR_RESET_MASK 0xffffffff
#define ELB_MS_CSR_INT_PRP2_INT_ENABLE_CLEAR_READ_MASK 0xffffffff
#define ELB_MS_CSR_INT_PRP2_INT_ENABLE_CLEAR_WRITE_MASK 0x0000001f

/* Register type: elb_ms_csr::int_prp2::intreg                             */
/* Register template: elb_ms_csr::intreg                                   */
/* Source filename: elba/design/ms/src/elb_ms.gcsr, line: 11               */
/* Field member: elb_ms_csr::intreg.byte_write_interrupt                   */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 220 */
#define ELB_MS_CSR_INT_PRP2_INTREG_BYTE_WRITE_INTERRUPT_MSB 4
#define ELB_MS_CSR_INT_PRP2_INTREG_BYTE_WRITE_INTERRUPT_LSB 4
#define ELB_MS_CSR_INT_PRP2_INTREG_BYTE_WRITE_INTERRUPT_WIDTH 1
#define ELB_MS_CSR_INT_PRP2_INTREG_BYTE_WRITE_INTERRUPT_READ_ACCESS 1
#define ELB_MS_CSR_INT_PRP2_INTREG_BYTE_WRITE_INTERRUPT_WRITE_ACCESS 1
#define ELB_MS_CSR_INT_PRP2_INTREG_BYTE_WRITE_INTERRUPT_RESET 0x0
#define ELB_MS_CSR_INT_PRP2_INTREG_BYTE_WRITE_INTERRUPT_FIELD_MASK 0x00000010
#define ELB_MS_CSR_INT_PRP2_INTREG_BYTE_WRITE_INTERRUPT_GET(x) \
   (((x) & 0x00000010) >> 4)
#define ELB_MS_CSR_INT_PRP2_INTREG_BYTE_WRITE_INTERRUPT_SET(x) \
   (((x) << 4) & 0x00000010)
#define ELB_MS_CSR_INT_PRP2_INTREG_BYTE_WRITE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: elb_ms_csr::intreg.byte_read_interrupt                    */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 220 */
#define ELB_MS_CSR_INT_PRP2_INTREG_BYTE_READ_INTERRUPT_MSB 3
#define ELB_MS_CSR_INT_PRP2_INTREG_BYTE_READ_INTERRUPT_LSB 3
#define ELB_MS_CSR_INT_PRP2_INTREG_BYTE_READ_INTERRUPT_WIDTH 1
#define ELB_MS_CSR_INT_PRP2_INTREG_BYTE_READ_INTERRUPT_READ_ACCESS 1
#define ELB_MS_CSR_INT_PRP2_INTREG_BYTE_READ_INTERRUPT_WRITE_ACCESS 1
#define ELB_MS_CSR_INT_PRP2_INTREG_BYTE_READ_INTERRUPT_RESET 0x0
#define ELB_MS_CSR_INT_PRP2_INTREG_BYTE_READ_INTERRUPT_FIELD_MASK 0x00000008
#define ELB_MS_CSR_INT_PRP2_INTREG_BYTE_READ_INTERRUPT_GET(x) \
   (((x) & 0x00000008) >> 3)
#define ELB_MS_CSR_INT_PRP2_INTREG_BYTE_READ_INTERRUPT_SET(x) \
   (((x) << 3) & 0x00000008)
#define ELB_MS_CSR_INT_PRP2_INTREG_BYTE_READ_INTERRUPT_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: elb_ms_csr::intreg.decode_interrupt                       */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 220 */
#define ELB_MS_CSR_INT_PRP2_INTREG_DECODE_INTERRUPT_MSB 2
#define ELB_MS_CSR_INT_PRP2_INTREG_DECODE_INTERRUPT_LSB 2
#define ELB_MS_CSR_INT_PRP2_INTREG_DECODE_INTERRUPT_WIDTH 1
#define ELB_MS_CSR_INT_PRP2_INTREG_DECODE_INTERRUPT_READ_ACCESS 1
#define ELB_MS_CSR_INT_PRP2_INTREG_DECODE_INTERRUPT_WRITE_ACCESS 1
#define ELB_MS_CSR_INT_PRP2_INTREG_DECODE_INTERRUPT_RESET 0x0
#define ELB_MS_CSR_INT_PRP2_INTREG_DECODE_INTERRUPT_FIELD_MASK 0x00000004
#define ELB_MS_CSR_INT_PRP2_INTREG_DECODE_INTERRUPT_GET(x) \
   (((x) & 0x00000004) >> 2)
#define ELB_MS_CSR_INT_PRP2_INTREG_DECODE_INTERRUPT_SET(x) \
   (((x) << 2) & 0x00000004)
#define ELB_MS_CSR_INT_PRP2_INTREG_DECODE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: elb_ms_csr::intreg.security_interrupt                     */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 220 */
#define ELB_MS_CSR_INT_PRP2_INTREG_SECURITY_INTERRUPT_MSB 1
#define ELB_MS_CSR_INT_PRP2_INTREG_SECURITY_INTERRUPT_LSB 1
#define ELB_MS_CSR_INT_PRP2_INTREG_SECURITY_INTERRUPT_WIDTH 1
#define ELB_MS_CSR_INT_PRP2_INTREG_SECURITY_INTERRUPT_READ_ACCESS 1
#define ELB_MS_CSR_INT_PRP2_INTREG_SECURITY_INTERRUPT_WRITE_ACCESS 1
#define ELB_MS_CSR_INT_PRP2_INTREG_SECURITY_INTERRUPT_RESET 0x0
#define ELB_MS_CSR_INT_PRP2_INTREG_SECURITY_INTERRUPT_FIELD_MASK 0x00000002
#define ELB_MS_CSR_INT_PRP2_INTREG_SECURITY_INTERRUPT_GET(x) \
   (((x) & 0x00000002) >> 1)
#define ELB_MS_CSR_INT_PRP2_INTREG_SECURITY_INTERRUPT_SET(x) \
   (((x) << 1) & 0x00000002)
#define ELB_MS_CSR_INT_PRP2_INTREG_SECURITY_INTERRUPT_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: elb_ms_csr::intreg.read_interrupt                         */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 220 */
#define ELB_MS_CSR_INT_PRP2_INTREG_READ_INTERRUPT_MSB 0
#define ELB_MS_CSR_INT_PRP2_INTREG_READ_INTERRUPT_LSB 0
#define ELB_MS_CSR_INT_PRP2_INTREG_READ_INTERRUPT_WIDTH 1
#define ELB_MS_CSR_INT_PRP2_INTREG_READ_INTERRUPT_READ_ACCESS 1
#define ELB_MS_CSR_INT_PRP2_INTREG_READ_INTERRUPT_WRITE_ACCESS 1
#define ELB_MS_CSR_INT_PRP2_INTREG_READ_INTERRUPT_RESET 0x0
#define ELB_MS_CSR_INT_PRP2_INTREG_READ_INTERRUPT_FIELD_MASK 0x00000001
#define ELB_MS_CSR_INT_PRP2_INTREG_READ_INTERRUPT_GET(x) ((x) & 0x00000001)
#define ELB_MS_CSR_INT_PRP2_INTREG_READ_INTERRUPT_SET(x) ((x) & 0x00000001)
#define ELB_MS_CSR_INT_PRP2_INTREG_READ_INTERRUPT_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: elb_ms_csr::int_prp2::int_test_set                       */
/* Register template: elb_ms_csr::intreg                                   */
/* Source filename: elba/design/ms/src/elb_ms.gcsr, line: 11               */
/* Field member: elb_ms_csr::intreg.byte_write_interrupt                   */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 220 */
#define ELB_MS_CSR_INT_PRP2_INT_TEST_SET_BYTE_WRITE_INTERRUPT_MSB 4
#define ELB_MS_CSR_INT_PRP2_INT_TEST_SET_BYTE_WRITE_INTERRUPT_LSB 4
#define ELB_MS_CSR_INT_PRP2_INT_TEST_SET_BYTE_WRITE_INTERRUPT_WIDTH 1
#define ELB_MS_CSR_INT_PRP2_INT_TEST_SET_BYTE_WRITE_INTERRUPT_READ_ACCESS 1
#define ELB_MS_CSR_INT_PRP2_INT_TEST_SET_BYTE_WRITE_INTERRUPT_WRITE_ACCESS 1
#define ELB_MS_CSR_INT_PRP2_INT_TEST_SET_BYTE_WRITE_INTERRUPT_RESET 0x0
#define ELB_MS_CSR_INT_PRP2_INT_TEST_SET_BYTE_WRITE_INTERRUPT_FIELD_MASK 0x00000010
#define ELB_MS_CSR_INT_PRP2_INT_TEST_SET_BYTE_WRITE_INTERRUPT_GET(x) \
   (((x) & 0x00000010) >> 4)
#define ELB_MS_CSR_INT_PRP2_INT_TEST_SET_BYTE_WRITE_INTERRUPT_SET(x) \
   (((x) << 4) & 0x00000010)
#define ELB_MS_CSR_INT_PRP2_INT_TEST_SET_BYTE_WRITE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: elb_ms_csr::intreg.byte_read_interrupt                    */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 220 */
#define ELB_MS_CSR_INT_PRP2_INT_TEST_SET_BYTE_READ_INTERRUPT_MSB 3
#define ELB_MS_CSR_INT_PRP2_INT_TEST_SET_BYTE_READ_INTERRUPT_LSB 3
#define ELB_MS_CSR_INT_PRP2_INT_TEST_SET_BYTE_READ_INTERRUPT_WIDTH 1
#define ELB_MS_CSR_INT_PRP2_INT_TEST_SET_BYTE_READ_INTERRUPT_READ_ACCESS 1
#define ELB_MS_CSR_INT_PRP2_INT_TEST_SET_BYTE_READ_INTERRUPT_WRITE_ACCESS 1
#define ELB_MS_CSR_INT_PRP2_INT_TEST_SET_BYTE_READ_INTERRUPT_RESET 0x0
#define ELB_MS_CSR_INT_PRP2_INT_TEST_SET_BYTE_READ_INTERRUPT_FIELD_MASK 0x00000008
#define ELB_MS_CSR_INT_PRP2_INT_TEST_SET_BYTE_READ_INTERRUPT_GET(x) \
   (((x) & 0x00000008) >> 3)
#define ELB_MS_CSR_INT_PRP2_INT_TEST_SET_BYTE_READ_INTERRUPT_SET(x) \
   (((x) << 3) & 0x00000008)
#define ELB_MS_CSR_INT_PRP2_INT_TEST_SET_BYTE_READ_INTERRUPT_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: elb_ms_csr::intreg.decode_interrupt                       */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 220 */
#define ELB_MS_CSR_INT_PRP2_INT_TEST_SET_DECODE_INTERRUPT_MSB 2
#define ELB_MS_CSR_INT_PRP2_INT_TEST_SET_DECODE_INTERRUPT_LSB 2
#define ELB_MS_CSR_INT_PRP2_INT_TEST_SET_DECODE_INTERRUPT_WIDTH 1
#define ELB_MS_CSR_INT_PRP2_INT_TEST_SET_DECODE_INTERRUPT_READ_ACCESS 1
#define ELB_MS_CSR_INT_PRP2_INT_TEST_SET_DECODE_INTERRUPT_WRITE_ACCESS 1
#define ELB_MS_CSR_INT_PRP2_INT_TEST_SET_DECODE_INTERRUPT_RESET 0x0
#define ELB_MS_CSR_INT_PRP2_INT_TEST_SET_DECODE_INTERRUPT_FIELD_MASK 0x00000004
#define ELB_MS_CSR_INT_PRP2_INT_TEST_SET_DECODE_INTERRUPT_GET(x) \
   (((x) & 0x00000004) >> 2)
#define ELB_MS_CSR_INT_PRP2_INT_TEST_SET_DECODE_INTERRUPT_SET(x) \
   (((x) << 2) & 0x00000004)
#define ELB_MS_CSR_INT_PRP2_INT_TEST_SET_DECODE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: elb_ms_csr::intreg.security_interrupt                     */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 220 */
#define ELB_MS_CSR_INT_PRP2_INT_TEST_SET_SECURITY_INTERRUPT_MSB 1
#define ELB_MS_CSR_INT_PRP2_INT_TEST_SET_SECURITY_INTERRUPT_LSB 1
#define ELB_MS_CSR_INT_PRP2_INT_TEST_SET_SECURITY_INTERRUPT_WIDTH 1
#define ELB_MS_CSR_INT_PRP2_INT_TEST_SET_SECURITY_INTERRUPT_READ_ACCESS 1
#define ELB_MS_CSR_INT_PRP2_INT_TEST_SET_SECURITY_INTERRUPT_WRITE_ACCESS 1
#define ELB_MS_CSR_INT_PRP2_INT_TEST_SET_SECURITY_INTERRUPT_RESET 0x0
#define ELB_MS_CSR_INT_PRP2_INT_TEST_SET_SECURITY_INTERRUPT_FIELD_MASK 0x00000002
#define ELB_MS_CSR_INT_PRP2_INT_TEST_SET_SECURITY_INTERRUPT_GET(x) \
   (((x) & 0x00000002) >> 1)
#define ELB_MS_CSR_INT_PRP2_INT_TEST_SET_SECURITY_INTERRUPT_SET(x) \
   (((x) << 1) & 0x00000002)
#define ELB_MS_CSR_INT_PRP2_INT_TEST_SET_SECURITY_INTERRUPT_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: elb_ms_csr::intreg.read_interrupt                         */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 220 */
#define ELB_MS_CSR_INT_PRP2_INT_TEST_SET_READ_INTERRUPT_MSB 0
#define ELB_MS_CSR_INT_PRP2_INT_TEST_SET_READ_INTERRUPT_LSB 0
#define ELB_MS_CSR_INT_PRP2_INT_TEST_SET_READ_INTERRUPT_WIDTH 1
#define ELB_MS_CSR_INT_PRP2_INT_TEST_SET_READ_INTERRUPT_READ_ACCESS 1
#define ELB_MS_CSR_INT_PRP2_INT_TEST_SET_READ_INTERRUPT_WRITE_ACCESS 1
#define ELB_MS_CSR_INT_PRP2_INT_TEST_SET_READ_INTERRUPT_RESET 0x0
#define ELB_MS_CSR_INT_PRP2_INT_TEST_SET_READ_INTERRUPT_FIELD_MASK 0x00000001
#define ELB_MS_CSR_INT_PRP2_INT_TEST_SET_READ_INTERRUPT_GET(x) \
   ((x) & 0x00000001)
#define ELB_MS_CSR_INT_PRP2_INT_TEST_SET_READ_INTERRUPT_SET(x) \
   ((x) & 0x00000001)
#define ELB_MS_CSR_INT_PRP2_INT_TEST_SET_READ_INTERRUPT_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: elb_ms_csr::int_prp2::int_enable_set                     */
/* Register template: elb_ms_csr::intreg_enable                            */
/* Source filename: elba/design/ms/src/elb_ms.gcsr, line: 34               */
/* Field member: elb_ms_csr::intreg_enable.byte_write_enable               */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 233 */
#define ELB_MS_CSR_INT_PRP2_INT_ENABLE_SET_BYTE_WRITE_ENABLE_MSB 4
#define ELB_MS_CSR_INT_PRP2_INT_ENABLE_SET_BYTE_WRITE_ENABLE_LSB 4
#define ELB_MS_CSR_INT_PRP2_INT_ENABLE_SET_BYTE_WRITE_ENABLE_WIDTH 1
#define ELB_MS_CSR_INT_PRP2_INT_ENABLE_SET_BYTE_WRITE_ENABLE_READ_ACCESS 1
#define ELB_MS_CSR_INT_PRP2_INT_ENABLE_SET_BYTE_WRITE_ENABLE_WRITE_ACCESS 1
#define ELB_MS_CSR_INT_PRP2_INT_ENABLE_SET_BYTE_WRITE_ENABLE_RESET 0x1
#define ELB_MS_CSR_INT_PRP2_INT_ENABLE_SET_BYTE_WRITE_ENABLE_FIELD_MASK 0x00000010
#define ELB_MS_CSR_INT_PRP2_INT_ENABLE_SET_BYTE_WRITE_ENABLE_GET(x) \
   (((x) & 0x00000010) >> 4)
#define ELB_MS_CSR_INT_PRP2_INT_ENABLE_SET_BYTE_WRITE_ENABLE_SET(x) \
   (((x) << 4) & 0x00000010)
#define ELB_MS_CSR_INT_PRP2_INT_ENABLE_SET_BYTE_WRITE_ENABLE_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: elb_ms_csr::intreg_enable.byte_read_enable                */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 233 */
#define ELB_MS_CSR_INT_PRP2_INT_ENABLE_SET_BYTE_READ_ENABLE_MSB 3
#define ELB_MS_CSR_INT_PRP2_INT_ENABLE_SET_BYTE_READ_ENABLE_LSB 3
#define ELB_MS_CSR_INT_PRP2_INT_ENABLE_SET_BYTE_READ_ENABLE_WIDTH 1
#define ELB_MS_CSR_INT_PRP2_INT_ENABLE_SET_BYTE_READ_ENABLE_READ_ACCESS 1
#define ELB_MS_CSR_INT_PRP2_INT_ENABLE_SET_BYTE_READ_ENABLE_WRITE_ACCESS 1
#define ELB_MS_CSR_INT_PRP2_INT_ENABLE_SET_BYTE_READ_ENABLE_RESET 0x1
#define ELB_MS_CSR_INT_PRP2_INT_ENABLE_SET_BYTE_READ_ENABLE_FIELD_MASK 0x00000008
#define ELB_MS_CSR_INT_PRP2_INT_ENABLE_SET_BYTE_READ_ENABLE_GET(x) \
   (((x) & 0x00000008) >> 3)
#define ELB_MS_CSR_INT_PRP2_INT_ENABLE_SET_BYTE_READ_ENABLE_SET(x) \
   (((x) << 3) & 0x00000008)
#define ELB_MS_CSR_INT_PRP2_INT_ENABLE_SET_BYTE_READ_ENABLE_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: elb_ms_csr::intreg_enable.decode_enable                   */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 233 */
#define ELB_MS_CSR_INT_PRP2_INT_ENABLE_SET_DECODE_ENABLE_MSB 2
#define ELB_MS_CSR_INT_PRP2_INT_ENABLE_SET_DECODE_ENABLE_LSB 2
#define ELB_MS_CSR_INT_PRP2_INT_ENABLE_SET_DECODE_ENABLE_WIDTH 1
#define ELB_MS_CSR_INT_PRP2_INT_ENABLE_SET_DECODE_ENABLE_READ_ACCESS 1
#define ELB_MS_CSR_INT_PRP2_INT_ENABLE_SET_DECODE_ENABLE_WRITE_ACCESS 1
#define ELB_MS_CSR_INT_PRP2_INT_ENABLE_SET_DECODE_ENABLE_RESET 0x1
#define ELB_MS_CSR_INT_PRP2_INT_ENABLE_SET_DECODE_ENABLE_FIELD_MASK 0x00000004
#define ELB_MS_CSR_INT_PRP2_INT_ENABLE_SET_DECODE_ENABLE_GET(x) \
   (((x) & 0x00000004) >> 2)
#define ELB_MS_CSR_INT_PRP2_INT_ENABLE_SET_DECODE_ENABLE_SET(x) \
   (((x) << 2) & 0x00000004)
#define ELB_MS_CSR_INT_PRP2_INT_ENABLE_SET_DECODE_ENABLE_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: elb_ms_csr::intreg_enable.security_enable                 */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 233 */
#define ELB_MS_CSR_INT_PRP2_INT_ENABLE_SET_SECURITY_ENABLE_MSB 1
#define ELB_MS_CSR_INT_PRP2_INT_ENABLE_SET_SECURITY_ENABLE_LSB 1
#define ELB_MS_CSR_INT_PRP2_INT_ENABLE_SET_SECURITY_ENABLE_WIDTH 1
#define ELB_MS_CSR_INT_PRP2_INT_ENABLE_SET_SECURITY_ENABLE_READ_ACCESS 1
#define ELB_MS_CSR_INT_PRP2_INT_ENABLE_SET_SECURITY_ENABLE_WRITE_ACCESS 1
#define ELB_MS_CSR_INT_PRP2_INT_ENABLE_SET_SECURITY_ENABLE_RESET 0x1
#define ELB_MS_CSR_INT_PRP2_INT_ENABLE_SET_SECURITY_ENABLE_FIELD_MASK 0x00000002
#define ELB_MS_CSR_INT_PRP2_INT_ENABLE_SET_SECURITY_ENABLE_GET(x) \
   (((x) & 0x00000002) >> 1)
#define ELB_MS_CSR_INT_PRP2_INT_ENABLE_SET_SECURITY_ENABLE_SET(x) \
   (((x) << 1) & 0x00000002)
#define ELB_MS_CSR_INT_PRP2_INT_ENABLE_SET_SECURITY_ENABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: elb_ms_csr::intreg_enable.read_enable                     */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 233 */
#define ELB_MS_CSR_INT_PRP2_INT_ENABLE_SET_READ_ENABLE_MSB 0
#define ELB_MS_CSR_INT_PRP2_INT_ENABLE_SET_READ_ENABLE_LSB 0
#define ELB_MS_CSR_INT_PRP2_INT_ENABLE_SET_READ_ENABLE_WIDTH 1
#define ELB_MS_CSR_INT_PRP2_INT_ENABLE_SET_READ_ENABLE_READ_ACCESS 1
#define ELB_MS_CSR_INT_PRP2_INT_ENABLE_SET_READ_ENABLE_WRITE_ACCESS 1
#define ELB_MS_CSR_INT_PRP2_INT_ENABLE_SET_READ_ENABLE_RESET 0x1
#define ELB_MS_CSR_INT_PRP2_INT_ENABLE_SET_READ_ENABLE_FIELD_MASK 0x00000001
#define ELB_MS_CSR_INT_PRP2_INT_ENABLE_SET_READ_ENABLE_GET(x) \
   ((x) & 0x00000001)
#define ELB_MS_CSR_INT_PRP2_INT_ENABLE_SET_READ_ENABLE_SET(x) \
   ((x) & 0x00000001)
#define ELB_MS_CSR_INT_PRP2_INT_ENABLE_SET_READ_ENABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: elb_ms_csr::int_prp2::int_enable_clear                   */
/* Register template: elb_ms_csr::intreg_enable                            */
/* Source filename: elba/design/ms/src/elb_ms.gcsr, line: 34               */
/* Field member: elb_ms_csr::intreg_enable.byte_write_enable               */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 233 */
#define ELB_MS_CSR_INT_PRP2_INT_ENABLE_CLEAR_BYTE_WRITE_ENABLE_MSB 4
#define ELB_MS_CSR_INT_PRP2_INT_ENABLE_CLEAR_BYTE_WRITE_ENABLE_LSB 4
#define ELB_MS_CSR_INT_PRP2_INT_ENABLE_CLEAR_BYTE_WRITE_ENABLE_WIDTH 1
#define ELB_MS_CSR_INT_PRP2_INT_ENABLE_CLEAR_BYTE_WRITE_ENABLE_READ_ACCESS 1
#define ELB_MS_CSR_INT_PRP2_INT_ENABLE_CLEAR_BYTE_WRITE_ENABLE_WRITE_ACCESS 1
#define ELB_MS_CSR_INT_PRP2_INT_ENABLE_CLEAR_BYTE_WRITE_ENABLE_RESET 0x1
#define ELB_MS_CSR_INT_PRP2_INT_ENABLE_CLEAR_BYTE_WRITE_ENABLE_FIELD_MASK 0x00000010
#define ELB_MS_CSR_INT_PRP2_INT_ENABLE_CLEAR_BYTE_WRITE_ENABLE_GET(x) \
   (((x) & 0x00000010) >> 4)
#define ELB_MS_CSR_INT_PRP2_INT_ENABLE_CLEAR_BYTE_WRITE_ENABLE_SET(x) \
   (((x) << 4) & 0x00000010)
#define ELB_MS_CSR_INT_PRP2_INT_ENABLE_CLEAR_BYTE_WRITE_ENABLE_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: elb_ms_csr::intreg_enable.byte_read_enable                */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 233 */
#define ELB_MS_CSR_INT_PRP2_INT_ENABLE_CLEAR_BYTE_READ_ENABLE_MSB 3
#define ELB_MS_CSR_INT_PRP2_INT_ENABLE_CLEAR_BYTE_READ_ENABLE_LSB 3
#define ELB_MS_CSR_INT_PRP2_INT_ENABLE_CLEAR_BYTE_READ_ENABLE_WIDTH 1
#define ELB_MS_CSR_INT_PRP2_INT_ENABLE_CLEAR_BYTE_READ_ENABLE_READ_ACCESS 1
#define ELB_MS_CSR_INT_PRP2_INT_ENABLE_CLEAR_BYTE_READ_ENABLE_WRITE_ACCESS 1
#define ELB_MS_CSR_INT_PRP2_INT_ENABLE_CLEAR_BYTE_READ_ENABLE_RESET 0x1
#define ELB_MS_CSR_INT_PRP2_INT_ENABLE_CLEAR_BYTE_READ_ENABLE_FIELD_MASK 0x00000008
#define ELB_MS_CSR_INT_PRP2_INT_ENABLE_CLEAR_BYTE_READ_ENABLE_GET(x) \
   (((x) & 0x00000008) >> 3)
#define ELB_MS_CSR_INT_PRP2_INT_ENABLE_CLEAR_BYTE_READ_ENABLE_SET(x) \
   (((x) << 3) & 0x00000008)
#define ELB_MS_CSR_INT_PRP2_INT_ENABLE_CLEAR_BYTE_READ_ENABLE_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: elb_ms_csr::intreg_enable.decode_enable                   */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 233 */
#define ELB_MS_CSR_INT_PRP2_INT_ENABLE_CLEAR_DECODE_ENABLE_MSB 2
#define ELB_MS_CSR_INT_PRP2_INT_ENABLE_CLEAR_DECODE_ENABLE_LSB 2
#define ELB_MS_CSR_INT_PRP2_INT_ENABLE_CLEAR_DECODE_ENABLE_WIDTH 1
#define ELB_MS_CSR_INT_PRP2_INT_ENABLE_CLEAR_DECODE_ENABLE_READ_ACCESS 1
#define ELB_MS_CSR_INT_PRP2_INT_ENABLE_CLEAR_DECODE_ENABLE_WRITE_ACCESS 1
#define ELB_MS_CSR_INT_PRP2_INT_ENABLE_CLEAR_DECODE_ENABLE_RESET 0x1
#define ELB_MS_CSR_INT_PRP2_INT_ENABLE_CLEAR_DECODE_ENABLE_FIELD_MASK 0x00000004
#define ELB_MS_CSR_INT_PRP2_INT_ENABLE_CLEAR_DECODE_ENABLE_GET(x) \
   (((x) & 0x00000004) >> 2)
#define ELB_MS_CSR_INT_PRP2_INT_ENABLE_CLEAR_DECODE_ENABLE_SET(x) \
   (((x) << 2) & 0x00000004)
#define ELB_MS_CSR_INT_PRP2_INT_ENABLE_CLEAR_DECODE_ENABLE_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: elb_ms_csr::intreg_enable.security_enable                 */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 233 */
#define ELB_MS_CSR_INT_PRP2_INT_ENABLE_CLEAR_SECURITY_ENABLE_MSB 1
#define ELB_MS_CSR_INT_PRP2_INT_ENABLE_CLEAR_SECURITY_ENABLE_LSB 1
#define ELB_MS_CSR_INT_PRP2_INT_ENABLE_CLEAR_SECURITY_ENABLE_WIDTH 1
#define ELB_MS_CSR_INT_PRP2_INT_ENABLE_CLEAR_SECURITY_ENABLE_READ_ACCESS 1
#define ELB_MS_CSR_INT_PRP2_INT_ENABLE_CLEAR_SECURITY_ENABLE_WRITE_ACCESS 1
#define ELB_MS_CSR_INT_PRP2_INT_ENABLE_CLEAR_SECURITY_ENABLE_RESET 0x1
#define ELB_MS_CSR_INT_PRP2_INT_ENABLE_CLEAR_SECURITY_ENABLE_FIELD_MASK 0x00000002
#define ELB_MS_CSR_INT_PRP2_INT_ENABLE_CLEAR_SECURITY_ENABLE_GET(x) \
   (((x) & 0x00000002) >> 1)
#define ELB_MS_CSR_INT_PRP2_INT_ENABLE_CLEAR_SECURITY_ENABLE_SET(x) \
   (((x) << 1) & 0x00000002)
#define ELB_MS_CSR_INT_PRP2_INT_ENABLE_CLEAR_SECURITY_ENABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: elb_ms_csr::intreg_enable.read_enable                     */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 233 */
#define ELB_MS_CSR_INT_PRP2_INT_ENABLE_CLEAR_READ_ENABLE_MSB 0
#define ELB_MS_CSR_INT_PRP2_INT_ENABLE_CLEAR_READ_ENABLE_LSB 0
#define ELB_MS_CSR_INT_PRP2_INT_ENABLE_CLEAR_READ_ENABLE_WIDTH 1
#define ELB_MS_CSR_INT_PRP2_INT_ENABLE_CLEAR_READ_ENABLE_READ_ACCESS 1
#define ELB_MS_CSR_INT_PRP2_INT_ENABLE_CLEAR_READ_ENABLE_WRITE_ACCESS 1
#define ELB_MS_CSR_INT_PRP2_INT_ENABLE_CLEAR_READ_ENABLE_RESET 0x1
#define ELB_MS_CSR_INT_PRP2_INT_ENABLE_CLEAR_READ_ENABLE_FIELD_MASK 0x00000001
#define ELB_MS_CSR_INT_PRP2_INT_ENABLE_CLEAR_READ_ENABLE_GET(x) \
   ((x) & 0x00000001)
#define ELB_MS_CSR_INT_PRP2_INT_ENABLE_CLEAR_READ_ENABLE_SET(x) \
   ((x) & 0x00000001)
#define ELB_MS_CSR_INT_PRP2_INT_ENABLE_CLEAR_READ_ENABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Group type: elb_ms_csr::int_prp3                                        */
/* Group template: elb_ms_csr::intgrp                                      */
/* Source filename: elba/design/ms/src/elb_ms.gcsr, line: 75               */
#define ELB_MS_CSR_INT_PRP3_SIZE 0x4
#define ELB_MS_CSR_INT_PRP3_BYTE_SIZE 0x10
/* Register member: elb_ms_csr::intgrp.intreg                              */
/* Register type referenced: elb_ms_csr::int_prp3::intreg                  */
/* Register template referenced: elb_ms_csr::intreg                        */
#define ELB_MS_CSR_INT_PRP3_INTREG_OFFSET 0x0
#define ELB_MS_CSR_INT_PRP3_INTREG_BYTE_OFFSET 0x0
#define ELB_MS_CSR_INT_PRP3_INTREG_READ_ACCESS 1
#define ELB_MS_CSR_INT_PRP3_INTREG_WRITE_ACCESS 1
#define ELB_MS_CSR_INT_PRP3_INTREG_RESET_VALUE 0x00000000
#define ELB_MS_CSR_INT_PRP3_INTREG_RESET_MASK 0xffffffff
#define ELB_MS_CSR_INT_PRP3_INTREG_READ_MASK 0xffffffff
#define ELB_MS_CSR_INT_PRP3_INTREG_WRITE_MASK 0x0000001f
/* Register member: elb_ms_csr::intgrp.int_test_set                        */
/* Register type referenced: elb_ms_csr::int_prp3::int_test_set            */
/* Register template referenced: elb_ms_csr::intreg                        */
#define ELB_MS_CSR_INT_PRP3_INT_TEST_SET_OFFSET 0x1
#define ELB_MS_CSR_INT_PRP3_INT_TEST_SET_BYTE_OFFSET 0x4
#define ELB_MS_CSR_INT_PRP3_INT_TEST_SET_READ_ACCESS 1
#define ELB_MS_CSR_INT_PRP3_INT_TEST_SET_WRITE_ACCESS 1
#define ELB_MS_CSR_INT_PRP3_INT_TEST_SET_RESET_VALUE 0x00000000
#define ELB_MS_CSR_INT_PRP3_INT_TEST_SET_RESET_MASK 0xffffffff
#define ELB_MS_CSR_INT_PRP3_INT_TEST_SET_READ_MASK 0xffffffff
#define ELB_MS_CSR_INT_PRP3_INT_TEST_SET_WRITE_MASK 0x0000001f
/* Register member: elb_ms_csr::intgrp.int_enable_set                      */
/* Register type referenced: elb_ms_csr::int_prp3::int_enable_set          */
/* Register template referenced: elb_ms_csr::intreg_enable                 */
#define ELB_MS_CSR_INT_PRP3_INT_ENABLE_SET_OFFSET 0x2
#define ELB_MS_CSR_INT_PRP3_INT_ENABLE_SET_BYTE_OFFSET 0x8
#define ELB_MS_CSR_INT_PRP3_INT_ENABLE_SET_READ_ACCESS 1
#define ELB_MS_CSR_INT_PRP3_INT_ENABLE_SET_WRITE_ACCESS 1
#define ELB_MS_CSR_INT_PRP3_INT_ENABLE_SET_RESET_VALUE 0x0000001f
#define ELB_MS_CSR_INT_PRP3_INT_ENABLE_SET_RESET_MASK 0xffffffff
#define ELB_MS_CSR_INT_PRP3_INT_ENABLE_SET_READ_MASK 0xffffffff
#define ELB_MS_CSR_INT_PRP3_INT_ENABLE_SET_WRITE_MASK 0x0000001f
/* Register member: elb_ms_csr::intgrp.int_enable_clear                    */
/* Register type referenced: elb_ms_csr::int_prp3::int_enable_clear        */
/* Register template referenced: elb_ms_csr::intreg_enable                 */
#define ELB_MS_CSR_INT_PRP3_INT_ENABLE_CLEAR_OFFSET 0x3
#define ELB_MS_CSR_INT_PRP3_INT_ENABLE_CLEAR_BYTE_OFFSET 0xc
#define ELB_MS_CSR_INT_PRP3_INT_ENABLE_CLEAR_READ_ACCESS 1
#define ELB_MS_CSR_INT_PRP3_INT_ENABLE_CLEAR_WRITE_ACCESS 1
#define ELB_MS_CSR_INT_PRP3_INT_ENABLE_CLEAR_RESET_VALUE 0x0000001f
#define ELB_MS_CSR_INT_PRP3_INT_ENABLE_CLEAR_RESET_MASK 0xffffffff
#define ELB_MS_CSR_INT_PRP3_INT_ENABLE_CLEAR_READ_MASK 0xffffffff
#define ELB_MS_CSR_INT_PRP3_INT_ENABLE_CLEAR_WRITE_MASK 0x0000001f

/* Register type: elb_ms_csr::int_prp3::intreg                             */
/* Register template: elb_ms_csr::intreg                                   */
/* Source filename: elba/design/ms/src/elb_ms.gcsr, line: 11               */
/* Field member: elb_ms_csr::intreg.byte_write_interrupt                   */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 220 */
#define ELB_MS_CSR_INT_PRP3_INTREG_BYTE_WRITE_INTERRUPT_MSB 4
#define ELB_MS_CSR_INT_PRP3_INTREG_BYTE_WRITE_INTERRUPT_LSB 4
#define ELB_MS_CSR_INT_PRP3_INTREG_BYTE_WRITE_INTERRUPT_WIDTH 1
#define ELB_MS_CSR_INT_PRP3_INTREG_BYTE_WRITE_INTERRUPT_READ_ACCESS 1
#define ELB_MS_CSR_INT_PRP3_INTREG_BYTE_WRITE_INTERRUPT_WRITE_ACCESS 1
#define ELB_MS_CSR_INT_PRP3_INTREG_BYTE_WRITE_INTERRUPT_RESET 0x0
#define ELB_MS_CSR_INT_PRP3_INTREG_BYTE_WRITE_INTERRUPT_FIELD_MASK 0x00000010
#define ELB_MS_CSR_INT_PRP3_INTREG_BYTE_WRITE_INTERRUPT_GET(x) \
   (((x) & 0x00000010) >> 4)
#define ELB_MS_CSR_INT_PRP3_INTREG_BYTE_WRITE_INTERRUPT_SET(x) \
   (((x) << 4) & 0x00000010)
#define ELB_MS_CSR_INT_PRP3_INTREG_BYTE_WRITE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: elb_ms_csr::intreg.byte_read_interrupt                    */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 220 */
#define ELB_MS_CSR_INT_PRP3_INTREG_BYTE_READ_INTERRUPT_MSB 3
#define ELB_MS_CSR_INT_PRP3_INTREG_BYTE_READ_INTERRUPT_LSB 3
#define ELB_MS_CSR_INT_PRP3_INTREG_BYTE_READ_INTERRUPT_WIDTH 1
#define ELB_MS_CSR_INT_PRP3_INTREG_BYTE_READ_INTERRUPT_READ_ACCESS 1
#define ELB_MS_CSR_INT_PRP3_INTREG_BYTE_READ_INTERRUPT_WRITE_ACCESS 1
#define ELB_MS_CSR_INT_PRP3_INTREG_BYTE_READ_INTERRUPT_RESET 0x0
#define ELB_MS_CSR_INT_PRP3_INTREG_BYTE_READ_INTERRUPT_FIELD_MASK 0x00000008
#define ELB_MS_CSR_INT_PRP3_INTREG_BYTE_READ_INTERRUPT_GET(x) \
   (((x) & 0x00000008) >> 3)
#define ELB_MS_CSR_INT_PRP3_INTREG_BYTE_READ_INTERRUPT_SET(x) \
   (((x) << 3) & 0x00000008)
#define ELB_MS_CSR_INT_PRP3_INTREG_BYTE_READ_INTERRUPT_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: elb_ms_csr::intreg.decode_interrupt                       */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 220 */
#define ELB_MS_CSR_INT_PRP3_INTREG_DECODE_INTERRUPT_MSB 2
#define ELB_MS_CSR_INT_PRP3_INTREG_DECODE_INTERRUPT_LSB 2
#define ELB_MS_CSR_INT_PRP3_INTREG_DECODE_INTERRUPT_WIDTH 1
#define ELB_MS_CSR_INT_PRP3_INTREG_DECODE_INTERRUPT_READ_ACCESS 1
#define ELB_MS_CSR_INT_PRP3_INTREG_DECODE_INTERRUPT_WRITE_ACCESS 1
#define ELB_MS_CSR_INT_PRP3_INTREG_DECODE_INTERRUPT_RESET 0x0
#define ELB_MS_CSR_INT_PRP3_INTREG_DECODE_INTERRUPT_FIELD_MASK 0x00000004
#define ELB_MS_CSR_INT_PRP3_INTREG_DECODE_INTERRUPT_GET(x) \
   (((x) & 0x00000004) >> 2)
#define ELB_MS_CSR_INT_PRP3_INTREG_DECODE_INTERRUPT_SET(x) \
   (((x) << 2) & 0x00000004)
#define ELB_MS_CSR_INT_PRP3_INTREG_DECODE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: elb_ms_csr::intreg.security_interrupt                     */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 220 */
#define ELB_MS_CSR_INT_PRP3_INTREG_SECURITY_INTERRUPT_MSB 1
#define ELB_MS_CSR_INT_PRP3_INTREG_SECURITY_INTERRUPT_LSB 1
#define ELB_MS_CSR_INT_PRP3_INTREG_SECURITY_INTERRUPT_WIDTH 1
#define ELB_MS_CSR_INT_PRP3_INTREG_SECURITY_INTERRUPT_READ_ACCESS 1
#define ELB_MS_CSR_INT_PRP3_INTREG_SECURITY_INTERRUPT_WRITE_ACCESS 1
#define ELB_MS_CSR_INT_PRP3_INTREG_SECURITY_INTERRUPT_RESET 0x0
#define ELB_MS_CSR_INT_PRP3_INTREG_SECURITY_INTERRUPT_FIELD_MASK 0x00000002
#define ELB_MS_CSR_INT_PRP3_INTREG_SECURITY_INTERRUPT_GET(x) \
   (((x) & 0x00000002) >> 1)
#define ELB_MS_CSR_INT_PRP3_INTREG_SECURITY_INTERRUPT_SET(x) \
   (((x) << 1) & 0x00000002)
#define ELB_MS_CSR_INT_PRP3_INTREG_SECURITY_INTERRUPT_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: elb_ms_csr::intreg.read_interrupt                         */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 220 */
#define ELB_MS_CSR_INT_PRP3_INTREG_READ_INTERRUPT_MSB 0
#define ELB_MS_CSR_INT_PRP3_INTREG_READ_INTERRUPT_LSB 0
#define ELB_MS_CSR_INT_PRP3_INTREG_READ_INTERRUPT_WIDTH 1
#define ELB_MS_CSR_INT_PRP3_INTREG_READ_INTERRUPT_READ_ACCESS 1
#define ELB_MS_CSR_INT_PRP3_INTREG_READ_INTERRUPT_WRITE_ACCESS 1
#define ELB_MS_CSR_INT_PRP3_INTREG_READ_INTERRUPT_RESET 0x0
#define ELB_MS_CSR_INT_PRP3_INTREG_READ_INTERRUPT_FIELD_MASK 0x00000001
#define ELB_MS_CSR_INT_PRP3_INTREG_READ_INTERRUPT_GET(x) ((x) & 0x00000001)
#define ELB_MS_CSR_INT_PRP3_INTREG_READ_INTERRUPT_SET(x) ((x) & 0x00000001)
#define ELB_MS_CSR_INT_PRP3_INTREG_READ_INTERRUPT_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: elb_ms_csr::int_prp3::int_test_set                       */
/* Register template: elb_ms_csr::intreg                                   */
/* Source filename: elba/design/ms/src/elb_ms.gcsr, line: 11               */
/* Field member: elb_ms_csr::intreg.byte_write_interrupt                   */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 220 */
#define ELB_MS_CSR_INT_PRP3_INT_TEST_SET_BYTE_WRITE_INTERRUPT_MSB 4
#define ELB_MS_CSR_INT_PRP3_INT_TEST_SET_BYTE_WRITE_INTERRUPT_LSB 4
#define ELB_MS_CSR_INT_PRP3_INT_TEST_SET_BYTE_WRITE_INTERRUPT_WIDTH 1
#define ELB_MS_CSR_INT_PRP3_INT_TEST_SET_BYTE_WRITE_INTERRUPT_READ_ACCESS 1
#define ELB_MS_CSR_INT_PRP3_INT_TEST_SET_BYTE_WRITE_INTERRUPT_WRITE_ACCESS 1
#define ELB_MS_CSR_INT_PRP3_INT_TEST_SET_BYTE_WRITE_INTERRUPT_RESET 0x0
#define ELB_MS_CSR_INT_PRP3_INT_TEST_SET_BYTE_WRITE_INTERRUPT_FIELD_MASK 0x00000010
#define ELB_MS_CSR_INT_PRP3_INT_TEST_SET_BYTE_WRITE_INTERRUPT_GET(x) \
   (((x) & 0x00000010) >> 4)
#define ELB_MS_CSR_INT_PRP3_INT_TEST_SET_BYTE_WRITE_INTERRUPT_SET(x) \
   (((x) << 4) & 0x00000010)
#define ELB_MS_CSR_INT_PRP3_INT_TEST_SET_BYTE_WRITE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: elb_ms_csr::intreg.byte_read_interrupt                    */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 220 */
#define ELB_MS_CSR_INT_PRP3_INT_TEST_SET_BYTE_READ_INTERRUPT_MSB 3
#define ELB_MS_CSR_INT_PRP3_INT_TEST_SET_BYTE_READ_INTERRUPT_LSB 3
#define ELB_MS_CSR_INT_PRP3_INT_TEST_SET_BYTE_READ_INTERRUPT_WIDTH 1
#define ELB_MS_CSR_INT_PRP3_INT_TEST_SET_BYTE_READ_INTERRUPT_READ_ACCESS 1
#define ELB_MS_CSR_INT_PRP3_INT_TEST_SET_BYTE_READ_INTERRUPT_WRITE_ACCESS 1
#define ELB_MS_CSR_INT_PRP3_INT_TEST_SET_BYTE_READ_INTERRUPT_RESET 0x0
#define ELB_MS_CSR_INT_PRP3_INT_TEST_SET_BYTE_READ_INTERRUPT_FIELD_MASK 0x00000008
#define ELB_MS_CSR_INT_PRP3_INT_TEST_SET_BYTE_READ_INTERRUPT_GET(x) \
   (((x) & 0x00000008) >> 3)
#define ELB_MS_CSR_INT_PRP3_INT_TEST_SET_BYTE_READ_INTERRUPT_SET(x) \
   (((x) << 3) & 0x00000008)
#define ELB_MS_CSR_INT_PRP3_INT_TEST_SET_BYTE_READ_INTERRUPT_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: elb_ms_csr::intreg.decode_interrupt                       */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 220 */
#define ELB_MS_CSR_INT_PRP3_INT_TEST_SET_DECODE_INTERRUPT_MSB 2
#define ELB_MS_CSR_INT_PRP3_INT_TEST_SET_DECODE_INTERRUPT_LSB 2
#define ELB_MS_CSR_INT_PRP3_INT_TEST_SET_DECODE_INTERRUPT_WIDTH 1
#define ELB_MS_CSR_INT_PRP3_INT_TEST_SET_DECODE_INTERRUPT_READ_ACCESS 1
#define ELB_MS_CSR_INT_PRP3_INT_TEST_SET_DECODE_INTERRUPT_WRITE_ACCESS 1
#define ELB_MS_CSR_INT_PRP3_INT_TEST_SET_DECODE_INTERRUPT_RESET 0x0
#define ELB_MS_CSR_INT_PRP3_INT_TEST_SET_DECODE_INTERRUPT_FIELD_MASK 0x00000004
#define ELB_MS_CSR_INT_PRP3_INT_TEST_SET_DECODE_INTERRUPT_GET(x) \
   (((x) & 0x00000004) >> 2)
#define ELB_MS_CSR_INT_PRP3_INT_TEST_SET_DECODE_INTERRUPT_SET(x) \
   (((x) << 2) & 0x00000004)
#define ELB_MS_CSR_INT_PRP3_INT_TEST_SET_DECODE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: elb_ms_csr::intreg.security_interrupt                     */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 220 */
#define ELB_MS_CSR_INT_PRP3_INT_TEST_SET_SECURITY_INTERRUPT_MSB 1
#define ELB_MS_CSR_INT_PRP3_INT_TEST_SET_SECURITY_INTERRUPT_LSB 1
#define ELB_MS_CSR_INT_PRP3_INT_TEST_SET_SECURITY_INTERRUPT_WIDTH 1
#define ELB_MS_CSR_INT_PRP3_INT_TEST_SET_SECURITY_INTERRUPT_READ_ACCESS 1
#define ELB_MS_CSR_INT_PRP3_INT_TEST_SET_SECURITY_INTERRUPT_WRITE_ACCESS 1
#define ELB_MS_CSR_INT_PRP3_INT_TEST_SET_SECURITY_INTERRUPT_RESET 0x0
#define ELB_MS_CSR_INT_PRP3_INT_TEST_SET_SECURITY_INTERRUPT_FIELD_MASK 0x00000002
#define ELB_MS_CSR_INT_PRP3_INT_TEST_SET_SECURITY_INTERRUPT_GET(x) \
   (((x) & 0x00000002) >> 1)
#define ELB_MS_CSR_INT_PRP3_INT_TEST_SET_SECURITY_INTERRUPT_SET(x) \
   (((x) << 1) & 0x00000002)
#define ELB_MS_CSR_INT_PRP3_INT_TEST_SET_SECURITY_INTERRUPT_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: elb_ms_csr::intreg.read_interrupt                         */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 220 */
#define ELB_MS_CSR_INT_PRP3_INT_TEST_SET_READ_INTERRUPT_MSB 0
#define ELB_MS_CSR_INT_PRP3_INT_TEST_SET_READ_INTERRUPT_LSB 0
#define ELB_MS_CSR_INT_PRP3_INT_TEST_SET_READ_INTERRUPT_WIDTH 1
#define ELB_MS_CSR_INT_PRP3_INT_TEST_SET_READ_INTERRUPT_READ_ACCESS 1
#define ELB_MS_CSR_INT_PRP3_INT_TEST_SET_READ_INTERRUPT_WRITE_ACCESS 1
#define ELB_MS_CSR_INT_PRP3_INT_TEST_SET_READ_INTERRUPT_RESET 0x0
#define ELB_MS_CSR_INT_PRP3_INT_TEST_SET_READ_INTERRUPT_FIELD_MASK 0x00000001
#define ELB_MS_CSR_INT_PRP3_INT_TEST_SET_READ_INTERRUPT_GET(x) \
   ((x) & 0x00000001)
#define ELB_MS_CSR_INT_PRP3_INT_TEST_SET_READ_INTERRUPT_SET(x) \
   ((x) & 0x00000001)
#define ELB_MS_CSR_INT_PRP3_INT_TEST_SET_READ_INTERRUPT_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: elb_ms_csr::int_prp3::int_enable_set                     */
/* Register template: elb_ms_csr::intreg_enable                            */
/* Source filename: elba/design/ms/src/elb_ms.gcsr, line: 34               */
/* Field member: elb_ms_csr::intreg_enable.byte_write_enable               */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 233 */
#define ELB_MS_CSR_INT_PRP3_INT_ENABLE_SET_BYTE_WRITE_ENABLE_MSB 4
#define ELB_MS_CSR_INT_PRP3_INT_ENABLE_SET_BYTE_WRITE_ENABLE_LSB 4
#define ELB_MS_CSR_INT_PRP3_INT_ENABLE_SET_BYTE_WRITE_ENABLE_WIDTH 1
#define ELB_MS_CSR_INT_PRP3_INT_ENABLE_SET_BYTE_WRITE_ENABLE_READ_ACCESS 1
#define ELB_MS_CSR_INT_PRP3_INT_ENABLE_SET_BYTE_WRITE_ENABLE_WRITE_ACCESS 1
#define ELB_MS_CSR_INT_PRP3_INT_ENABLE_SET_BYTE_WRITE_ENABLE_RESET 0x1
#define ELB_MS_CSR_INT_PRP3_INT_ENABLE_SET_BYTE_WRITE_ENABLE_FIELD_MASK 0x00000010
#define ELB_MS_CSR_INT_PRP3_INT_ENABLE_SET_BYTE_WRITE_ENABLE_GET(x) \
   (((x) & 0x00000010) >> 4)
#define ELB_MS_CSR_INT_PRP3_INT_ENABLE_SET_BYTE_WRITE_ENABLE_SET(x) \
   (((x) << 4) & 0x00000010)
#define ELB_MS_CSR_INT_PRP3_INT_ENABLE_SET_BYTE_WRITE_ENABLE_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: elb_ms_csr::intreg_enable.byte_read_enable                */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 233 */
#define ELB_MS_CSR_INT_PRP3_INT_ENABLE_SET_BYTE_READ_ENABLE_MSB 3
#define ELB_MS_CSR_INT_PRP3_INT_ENABLE_SET_BYTE_READ_ENABLE_LSB 3
#define ELB_MS_CSR_INT_PRP3_INT_ENABLE_SET_BYTE_READ_ENABLE_WIDTH 1
#define ELB_MS_CSR_INT_PRP3_INT_ENABLE_SET_BYTE_READ_ENABLE_READ_ACCESS 1
#define ELB_MS_CSR_INT_PRP3_INT_ENABLE_SET_BYTE_READ_ENABLE_WRITE_ACCESS 1
#define ELB_MS_CSR_INT_PRP3_INT_ENABLE_SET_BYTE_READ_ENABLE_RESET 0x1
#define ELB_MS_CSR_INT_PRP3_INT_ENABLE_SET_BYTE_READ_ENABLE_FIELD_MASK 0x00000008
#define ELB_MS_CSR_INT_PRP3_INT_ENABLE_SET_BYTE_READ_ENABLE_GET(x) \
   (((x) & 0x00000008) >> 3)
#define ELB_MS_CSR_INT_PRP3_INT_ENABLE_SET_BYTE_READ_ENABLE_SET(x) \
   (((x) << 3) & 0x00000008)
#define ELB_MS_CSR_INT_PRP3_INT_ENABLE_SET_BYTE_READ_ENABLE_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: elb_ms_csr::intreg_enable.decode_enable                   */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 233 */
#define ELB_MS_CSR_INT_PRP3_INT_ENABLE_SET_DECODE_ENABLE_MSB 2
#define ELB_MS_CSR_INT_PRP3_INT_ENABLE_SET_DECODE_ENABLE_LSB 2
#define ELB_MS_CSR_INT_PRP3_INT_ENABLE_SET_DECODE_ENABLE_WIDTH 1
#define ELB_MS_CSR_INT_PRP3_INT_ENABLE_SET_DECODE_ENABLE_READ_ACCESS 1
#define ELB_MS_CSR_INT_PRP3_INT_ENABLE_SET_DECODE_ENABLE_WRITE_ACCESS 1
#define ELB_MS_CSR_INT_PRP3_INT_ENABLE_SET_DECODE_ENABLE_RESET 0x1
#define ELB_MS_CSR_INT_PRP3_INT_ENABLE_SET_DECODE_ENABLE_FIELD_MASK 0x00000004
#define ELB_MS_CSR_INT_PRP3_INT_ENABLE_SET_DECODE_ENABLE_GET(x) \
   (((x) & 0x00000004) >> 2)
#define ELB_MS_CSR_INT_PRP3_INT_ENABLE_SET_DECODE_ENABLE_SET(x) \
   (((x) << 2) & 0x00000004)
#define ELB_MS_CSR_INT_PRP3_INT_ENABLE_SET_DECODE_ENABLE_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: elb_ms_csr::intreg_enable.security_enable                 */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 233 */
#define ELB_MS_CSR_INT_PRP3_INT_ENABLE_SET_SECURITY_ENABLE_MSB 1
#define ELB_MS_CSR_INT_PRP3_INT_ENABLE_SET_SECURITY_ENABLE_LSB 1
#define ELB_MS_CSR_INT_PRP3_INT_ENABLE_SET_SECURITY_ENABLE_WIDTH 1
#define ELB_MS_CSR_INT_PRP3_INT_ENABLE_SET_SECURITY_ENABLE_READ_ACCESS 1
#define ELB_MS_CSR_INT_PRP3_INT_ENABLE_SET_SECURITY_ENABLE_WRITE_ACCESS 1
#define ELB_MS_CSR_INT_PRP3_INT_ENABLE_SET_SECURITY_ENABLE_RESET 0x1
#define ELB_MS_CSR_INT_PRP3_INT_ENABLE_SET_SECURITY_ENABLE_FIELD_MASK 0x00000002
#define ELB_MS_CSR_INT_PRP3_INT_ENABLE_SET_SECURITY_ENABLE_GET(x) \
   (((x) & 0x00000002) >> 1)
#define ELB_MS_CSR_INT_PRP3_INT_ENABLE_SET_SECURITY_ENABLE_SET(x) \
   (((x) << 1) & 0x00000002)
#define ELB_MS_CSR_INT_PRP3_INT_ENABLE_SET_SECURITY_ENABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: elb_ms_csr::intreg_enable.read_enable                     */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 233 */
#define ELB_MS_CSR_INT_PRP3_INT_ENABLE_SET_READ_ENABLE_MSB 0
#define ELB_MS_CSR_INT_PRP3_INT_ENABLE_SET_READ_ENABLE_LSB 0
#define ELB_MS_CSR_INT_PRP3_INT_ENABLE_SET_READ_ENABLE_WIDTH 1
#define ELB_MS_CSR_INT_PRP3_INT_ENABLE_SET_READ_ENABLE_READ_ACCESS 1
#define ELB_MS_CSR_INT_PRP3_INT_ENABLE_SET_READ_ENABLE_WRITE_ACCESS 1
#define ELB_MS_CSR_INT_PRP3_INT_ENABLE_SET_READ_ENABLE_RESET 0x1
#define ELB_MS_CSR_INT_PRP3_INT_ENABLE_SET_READ_ENABLE_FIELD_MASK 0x00000001
#define ELB_MS_CSR_INT_PRP3_INT_ENABLE_SET_READ_ENABLE_GET(x) \
   ((x) & 0x00000001)
#define ELB_MS_CSR_INT_PRP3_INT_ENABLE_SET_READ_ENABLE_SET(x) \
   ((x) & 0x00000001)
#define ELB_MS_CSR_INT_PRP3_INT_ENABLE_SET_READ_ENABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: elb_ms_csr::int_prp3::int_enable_clear                   */
/* Register template: elb_ms_csr::intreg_enable                            */
/* Source filename: elba/design/ms/src/elb_ms.gcsr, line: 34               */
/* Field member: elb_ms_csr::intreg_enable.byte_write_enable               */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 233 */
#define ELB_MS_CSR_INT_PRP3_INT_ENABLE_CLEAR_BYTE_WRITE_ENABLE_MSB 4
#define ELB_MS_CSR_INT_PRP3_INT_ENABLE_CLEAR_BYTE_WRITE_ENABLE_LSB 4
#define ELB_MS_CSR_INT_PRP3_INT_ENABLE_CLEAR_BYTE_WRITE_ENABLE_WIDTH 1
#define ELB_MS_CSR_INT_PRP3_INT_ENABLE_CLEAR_BYTE_WRITE_ENABLE_READ_ACCESS 1
#define ELB_MS_CSR_INT_PRP3_INT_ENABLE_CLEAR_BYTE_WRITE_ENABLE_WRITE_ACCESS 1
#define ELB_MS_CSR_INT_PRP3_INT_ENABLE_CLEAR_BYTE_WRITE_ENABLE_RESET 0x1
#define ELB_MS_CSR_INT_PRP3_INT_ENABLE_CLEAR_BYTE_WRITE_ENABLE_FIELD_MASK 0x00000010
#define ELB_MS_CSR_INT_PRP3_INT_ENABLE_CLEAR_BYTE_WRITE_ENABLE_GET(x) \
   (((x) & 0x00000010) >> 4)
#define ELB_MS_CSR_INT_PRP3_INT_ENABLE_CLEAR_BYTE_WRITE_ENABLE_SET(x) \
   (((x) << 4) & 0x00000010)
#define ELB_MS_CSR_INT_PRP3_INT_ENABLE_CLEAR_BYTE_WRITE_ENABLE_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: elb_ms_csr::intreg_enable.byte_read_enable                */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 233 */
#define ELB_MS_CSR_INT_PRP3_INT_ENABLE_CLEAR_BYTE_READ_ENABLE_MSB 3
#define ELB_MS_CSR_INT_PRP3_INT_ENABLE_CLEAR_BYTE_READ_ENABLE_LSB 3
#define ELB_MS_CSR_INT_PRP3_INT_ENABLE_CLEAR_BYTE_READ_ENABLE_WIDTH 1
#define ELB_MS_CSR_INT_PRP3_INT_ENABLE_CLEAR_BYTE_READ_ENABLE_READ_ACCESS 1
#define ELB_MS_CSR_INT_PRP3_INT_ENABLE_CLEAR_BYTE_READ_ENABLE_WRITE_ACCESS 1
#define ELB_MS_CSR_INT_PRP3_INT_ENABLE_CLEAR_BYTE_READ_ENABLE_RESET 0x1
#define ELB_MS_CSR_INT_PRP3_INT_ENABLE_CLEAR_BYTE_READ_ENABLE_FIELD_MASK 0x00000008
#define ELB_MS_CSR_INT_PRP3_INT_ENABLE_CLEAR_BYTE_READ_ENABLE_GET(x) \
   (((x) & 0x00000008) >> 3)
#define ELB_MS_CSR_INT_PRP3_INT_ENABLE_CLEAR_BYTE_READ_ENABLE_SET(x) \
   (((x) << 3) & 0x00000008)
#define ELB_MS_CSR_INT_PRP3_INT_ENABLE_CLEAR_BYTE_READ_ENABLE_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: elb_ms_csr::intreg_enable.decode_enable                   */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 233 */
#define ELB_MS_CSR_INT_PRP3_INT_ENABLE_CLEAR_DECODE_ENABLE_MSB 2
#define ELB_MS_CSR_INT_PRP3_INT_ENABLE_CLEAR_DECODE_ENABLE_LSB 2
#define ELB_MS_CSR_INT_PRP3_INT_ENABLE_CLEAR_DECODE_ENABLE_WIDTH 1
#define ELB_MS_CSR_INT_PRP3_INT_ENABLE_CLEAR_DECODE_ENABLE_READ_ACCESS 1
#define ELB_MS_CSR_INT_PRP3_INT_ENABLE_CLEAR_DECODE_ENABLE_WRITE_ACCESS 1
#define ELB_MS_CSR_INT_PRP3_INT_ENABLE_CLEAR_DECODE_ENABLE_RESET 0x1
#define ELB_MS_CSR_INT_PRP3_INT_ENABLE_CLEAR_DECODE_ENABLE_FIELD_MASK 0x00000004
#define ELB_MS_CSR_INT_PRP3_INT_ENABLE_CLEAR_DECODE_ENABLE_GET(x) \
   (((x) & 0x00000004) >> 2)
#define ELB_MS_CSR_INT_PRP3_INT_ENABLE_CLEAR_DECODE_ENABLE_SET(x) \
   (((x) << 2) & 0x00000004)
#define ELB_MS_CSR_INT_PRP3_INT_ENABLE_CLEAR_DECODE_ENABLE_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: elb_ms_csr::intreg_enable.security_enable                 */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 233 */
#define ELB_MS_CSR_INT_PRP3_INT_ENABLE_CLEAR_SECURITY_ENABLE_MSB 1
#define ELB_MS_CSR_INT_PRP3_INT_ENABLE_CLEAR_SECURITY_ENABLE_LSB 1
#define ELB_MS_CSR_INT_PRP3_INT_ENABLE_CLEAR_SECURITY_ENABLE_WIDTH 1
#define ELB_MS_CSR_INT_PRP3_INT_ENABLE_CLEAR_SECURITY_ENABLE_READ_ACCESS 1
#define ELB_MS_CSR_INT_PRP3_INT_ENABLE_CLEAR_SECURITY_ENABLE_WRITE_ACCESS 1
#define ELB_MS_CSR_INT_PRP3_INT_ENABLE_CLEAR_SECURITY_ENABLE_RESET 0x1
#define ELB_MS_CSR_INT_PRP3_INT_ENABLE_CLEAR_SECURITY_ENABLE_FIELD_MASK 0x00000002
#define ELB_MS_CSR_INT_PRP3_INT_ENABLE_CLEAR_SECURITY_ENABLE_GET(x) \
   (((x) & 0x00000002) >> 1)
#define ELB_MS_CSR_INT_PRP3_INT_ENABLE_CLEAR_SECURITY_ENABLE_SET(x) \
   (((x) << 1) & 0x00000002)
#define ELB_MS_CSR_INT_PRP3_INT_ENABLE_CLEAR_SECURITY_ENABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: elb_ms_csr::intreg_enable.read_enable                     */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 233 */
#define ELB_MS_CSR_INT_PRP3_INT_ENABLE_CLEAR_READ_ENABLE_MSB 0
#define ELB_MS_CSR_INT_PRP3_INT_ENABLE_CLEAR_READ_ENABLE_LSB 0
#define ELB_MS_CSR_INT_PRP3_INT_ENABLE_CLEAR_READ_ENABLE_WIDTH 1
#define ELB_MS_CSR_INT_PRP3_INT_ENABLE_CLEAR_READ_ENABLE_READ_ACCESS 1
#define ELB_MS_CSR_INT_PRP3_INT_ENABLE_CLEAR_READ_ENABLE_WRITE_ACCESS 1
#define ELB_MS_CSR_INT_PRP3_INT_ENABLE_CLEAR_READ_ENABLE_RESET 0x1
#define ELB_MS_CSR_INT_PRP3_INT_ENABLE_CLEAR_READ_ENABLE_FIELD_MASK 0x00000001
#define ELB_MS_CSR_INT_PRP3_INT_ENABLE_CLEAR_READ_ENABLE_GET(x) \
   ((x) & 0x00000001)
#define ELB_MS_CSR_INT_PRP3_INT_ENABLE_CLEAR_READ_ENABLE_SET(x) \
   ((x) & 0x00000001)
#define ELB_MS_CSR_INT_PRP3_INT_ENABLE_CLEAR_READ_ENABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Group type: elb_ms_csr::int_prp4                                        */
/* Group template: elb_ms_csr::intgrp                                      */
/* Source filename: elba/design/ms/src/elb_ms.gcsr, line: 75               */
#define ELB_MS_CSR_INT_PRP4_SIZE 0x4
#define ELB_MS_CSR_INT_PRP4_BYTE_SIZE 0x10
/* Register member: elb_ms_csr::intgrp.intreg                              */
/* Register type referenced: elb_ms_csr::int_prp4::intreg                  */
/* Register template referenced: elb_ms_csr::intreg                        */
#define ELB_MS_CSR_INT_PRP4_INTREG_OFFSET 0x0
#define ELB_MS_CSR_INT_PRP4_INTREG_BYTE_OFFSET 0x0
#define ELB_MS_CSR_INT_PRP4_INTREG_READ_ACCESS 1
#define ELB_MS_CSR_INT_PRP4_INTREG_WRITE_ACCESS 1
#define ELB_MS_CSR_INT_PRP4_INTREG_RESET_VALUE 0x00000000
#define ELB_MS_CSR_INT_PRP4_INTREG_RESET_MASK 0xffffffff
#define ELB_MS_CSR_INT_PRP4_INTREG_READ_MASK 0xffffffff
#define ELB_MS_CSR_INT_PRP4_INTREG_WRITE_MASK 0x0000001f
/* Register member: elb_ms_csr::intgrp.int_test_set                        */
/* Register type referenced: elb_ms_csr::int_prp4::int_test_set            */
/* Register template referenced: elb_ms_csr::intreg                        */
#define ELB_MS_CSR_INT_PRP4_INT_TEST_SET_OFFSET 0x1
#define ELB_MS_CSR_INT_PRP4_INT_TEST_SET_BYTE_OFFSET 0x4
#define ELB_MS_CSR_INT_PRP4_INT_TEST_SET_READ_ACCESS 1
#define ELB_MS_CSR_INT_PRP4_INT_TEST_SET_WRITE_ACCESS 1
#define ELB_MS_CSR_INT_PRP4_INT_TEST_SET_RESET_VALUE 0x00000000
#define ELB_MS_CSR_INT_PRP4_INT_TEST_SET_RESET_MASK 0xffffffff
#define ELB_MS_CSR_INT_PRP4_INT_TEST_SET_READ_MASK 0xffffffff
#define ELB_MS_CSR_INT_PRP4_INT_TEST_SET_WRITE_MASK 0x0000001f
/* Register member: elb_ms_csr::intgrp.int_enable_set                      */
/* Register type referenced: elb_ms_csr::int_prp4::int_enable_set          */
/* Register template referenced: elb_ms_csr::intreg_enable                 */
#define ELB_MS_CSR_INT_PRP4_INT_ENABLE_SET_OFFSET 0x2
#define ELB_MS_CSR_INT_PRP4_INT_ENABLE_SET_BYTE_OFFSET 0x8
#define ELB_MS_CSR_INT_PRP4_INT_ENABLE_SET_READ_ACCESS 1
#define ELB_MS_CSR_INT_PRP4_INT_ENABLE_SET_WRITE_ACCESS 1
#define ELB_MS_CSR_INT_PRP4_INT_ENABLE_SET_RESET_VALUE 0x0000001f
#define ELB_MS_CSR_INT_PRP4_INT_ENABLE_SET_RESET_MASK 0xffffffff
#define ELB_MS_CSR_INT_PRP4_INT_ENABLE_SET_READ_MASK 0xffffffff
#define ELB_MS_CSR_INT_PRP4_INT_ENABLE_SET_WRITE_MASK 0x0000001f
/* Register member: elb_ms_csr::intgrp.int_enable_clear                    */
/* Register type referenced: elb_ms_csr::int_prp4::int_enable_clear        */
/* Register template referenced: elb_ms_csr::intreg_enable                 */
#define ELB_MS_CSR_INT_PRP4_INT_ENABLE_CLEAR_OFFSET 0x3
#define ELB_MS_CSR_INT_PRP4_INT_ENABLE_CLEAR_BYTE_OFFSET 0xc
#define ELB_MS_CSR_INT_PRP4_INT_ENABLE_CLEAR_READ_ACCESS 1
#define ELB_MS_CSR_INT_PRP4_INT_ENABLE_CLEAR_WRITE_ACCESS 1
#define ELB_MS_CSR_INT_PRP4_INT_ENABLE_CLEAR_RESET_VALUE 0x0000001f
#define ELB_MS_CSR_INT_PRP4_INT_ENABLE_CLEAR_RESET_MASK 0xffffffff
#define ELB_MS_CSR_INT_PRP4_INT_ENABLE_CLEAR_READ_MASK 0xffffffff
#define ELB_MS_CSR_INT_PRP4_INT_ENABLE_CLEAR_WRITE_MASK 0x0000001f

/* Register type: elb_ms_csr::int_prp4::intreg                             */
/* Register template: elb_ms_csr::intreg                                   */
/* Source filename: elba/design/ms/src/elb_ms.gcsr, line: 11               */
/* Field member: elb_ms_csr::intreg.byte_write_interrupt                   */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 220 */
#define ELB_MS_CSR_INT_PRP4_INTREG_BYTE_WRITE_INTERRUPT_MSB 4
#define ELB_MS_CSR_INT_PRP4_INTREG_BYTE_WRITE_INTERRUPT_LSB 4
#define ELB_MS_CSR_INT_PRP4_INTREG_BYTE_WRITE_INTERRUPT_WIDTH 1
#define ELB_MS_CSR_INT_PRP4_INTREG_BYTE_WRITE_INTERRUPT_READ_ACCESS 1
#define ELB_MS_CSR_INT_PRP4_INTREG_BYTE_WRITE_INTERRUPT_WRITE_ACCESS 1
#define ELB_MS_CSR_INT_PRP4_INTREG_BYTE_WRITE_INTERRUPT_RESET 0x0
#define ELB_MS_CSR_INT_PRP4_INTREG_BYTE_WRITE_INTERRUPT_FIELD_MASK 0x00000010
#define ELB_MS_CSR_INT_PRP4_INTREG_BYTE_WRITE_INTERRUPT_GET(x) \
   (((x) & 0x00000010) >> 4)
#define ELB_MS_CSR_INT_PRP4_INTREG_BYTE_WRITE_INTERRUPT_SET(x) \
   (((x) << 4) & 0x00000010)
#define ELB_MS_CSR_INT_PRP4_INTREG_BYTE_WRITE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: elb_ms_csr::intreg.byte_read_interrupt                    */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 220 */
#define ELB_MS_CSR_INT_PRP4_INTREG_BYTE_READ_INTERRUPT_MSB 3
#define ELB_MS_CSR_INT_PRP4_INTREG_BYTE_READ_INTERRUPT_LSB 3
#define ELB_MS_CSR_INT_PRP4_INTREG_BYTE_READ_INTERRUPT_WIDTH 1
#define ELB_MS_CSR_INT_PRP4_INTREG_BYTE_READ_INTERRUPT_READ_ACCESS 1
#define ELB_MS_CSR_INT_PRP4_INTREG_BYTE_READ_INTERRUPT_WRITE_ACCESS 1
#define ELB_MS_CSR_INT_PRP4_INTREG_BYTE_READ_INTERRUPT_RESET 0x0
#define ELB_MS_CSR_INT_PRP4_INTREG_BYTE_READ_INTERRUPT_FIELD_MASK 0x00000008
#define ELB_MS_CSR_INT_PRP4_INTREG_BYTE_READ_INTERRUPT_GET(x) \
   (((x) & 0x00000008) >> 3)
#define ELB_MS_CSR_INT_PRP4_INTREG_BYTE_READ_INTERRUPT_SET(x) \
   (((x) << 3) & 0x00000008)
#define ELB_MS_CSR_INT_PRP4_INTREG_BYTE_READ_INTERRUPT_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: elb_ms_csr::intreg.decode_interrupt                       */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 220 */
#define ELB_MS_CSR_INT_PRP4_INTREG_DECODE_INTERRUPT_MSB 2
#define ELB_MS_CSR_INT_PRP4_INTREG_DECODE_INTERRUPT_LSB 2
#define ELB_MS_CSR_INT_PRP4_INTREG_DECODE_INTERRUPT_WIDTH 1
#define ELB_MS_CSR_INT_PRP4_INTREG_DECODE_INTERRUPT_READ_ACCESS 1
#define ELB_MS_CSR_INT_PRP4_INTREG_DECODE_INTERRUPT_WRITE_ACCESS 1
#define ELB_MS_CSR_INT_PRP4_INTREG_DECODE_INTERRUPT_RESET 0x0
#define ELB_MS_CSR_INT_PRP4_INTREG_DECODE_INTERRUPT_FIELD_MASK 0x00000004
#define ELB_MS_CSR_INT_PRP4_INTREG_DECODE_INTERRUPT_GET(x) \
   (((x) & 0x00000004) >> 2)
#define ELB_MS_CSR_INT_PRP4_INTREG_DECODE_INTERRUPT_SET(x) \
   (((x) << 2) & 0x00000004)
#define ELB_MS_CSR_INT_PRP4_INTREG_DECODE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: elb_ms_csr::intreg.security_interrupt                     */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 220 */
#define ELB_MS_CSR_INT_PRP4_INTREG_SECURITY_INTERRUPT_MSB 1
#define ELB_MS_CSR_INT_PRP4_INTREG_SECURITY_INTERRUPT_LSB 1
#define ELB_MS_CSR_INT_PRP4_INTREG_SECURITY_INTERRUPT_WIDTH 1
#define ELB_MS_CSR_INT_PRP4_INTREG_SECURITY_INTERRUPT_READ_ACCESS 1
#define ELB_MS_CSR_INT_PRP4_INTREG_SECURITY_INTERRUPT_WRITE_ACCESS 1
#define ELB_MS_CSR_INT_PRP4_INTREG_SECURITY_INTERRUPT_RESET 0x0
#define ELB_MS_CSR_INT_PRP4_INTREG_SECURITY_INTERRUPT_FIELD_MASK 0x00000002
#define ELB_MS_CSR_INT_PRP4_INTREG_SECURITY_INTERRUPT_GET(x) \
   (((x) & 0x00000002) >> 1)
#define ELB_MS_CSR_INT_PRP4_INTREG_SECURITY_INTERRUPT_SET(x) \
   (((x) << 1) & 0x00000002)
#define ELB_MS_CSR_INT_PRP4_INTREG_SECURITY_INTERRUPT_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: elb_ms_csr::intreg.read_interrupt                         */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 220 */
#define ELB_MS_CSR_INT_PRP4_INTREG_READ_INTERRUPT_MSB 0
#define ELB_MS_CSR_INT_PRP4_INTREG_READ_INTERRUPT_LSB 0
#define ELB_MS_CSR_INT_PRP4_INTREG_READ_INTERRUPT_WIDTH 1
#define ELB_MS_CSR_INT_PRP4_INTREG_READ_INTERRUPT_READ_ACCESS 1
#define ELB_MS_CSR_INT_PRP4_INTREG_READ_INTERRUPT_WRITE_ACCESS 1
#define ELB_MS_CSR_INT_PRP4_INTREG_READ_INTERRUPT_RESET 0x0
#define ELB_MS_CSR_INT_PRP4_INTREG_READ_INTERRUPT_FIELD_MASK 0x00000001
#define ELB_MS_CSR_INT_PRP4_INTREG_READ_INTERRUPT_GET(x) ((x) & 0x00000001)
#define ELB_MS_CSR_INT_PRP4_INTREG_READ_INTERRUPT_SET(x) ((x) & 0x00000001)
#define ELB_MS_CSR_INT_PRP4_INTREG_READ_INTERRUPT_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: elb_ms_csr::int_prp4::int_test_set                       */
/* Register template: elb_ms_csr::intreg                                   */
/* Source filename: elba/design/ms/src/elb_ms.gcsr, line: 11               */
/* Field member: elb_ms_csr::intreg.byte_write_interrupt                   */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 220 */
#define ELB_MS_CSR_INT_PRP4_INT_TEST_SET_BYTE_WRITE_INTERRUPT_MSB 4
#define ELB_MS_CSR_INT_PRP4_INT_TEST_SET_BYTE_WRITE_INTERRUPT_LSB 4
#define ELB_MS_CSR_INT_PRP4_INT_TEST_SET_BYTE_WRITE_INTERRUPT_WIDTH 1
#define ELB_MS_CSR_INT_PRP4_INT_TEST_SET_BYTE_WRITE_INTERRUPT_READ_ACCESS 1
#define ELB_MS_CSR_INT_PRP4_INT_TEST_SET_BYTE_WRITE_INTERRUPT_WRITE_ACCESS 1
#define ELB_MS_CSR_INT_PRP4_INT_TEST_SET_BYTE_WRITE_INTERRUPT_RESET 0x0
#define ELB_MS_CSR_INT_PRP4_INT_TEST_SET_BYTE_WRITE_INTERRUPT_FIELD_MASK 0x00000010
#define ELB_MS_CSR_INT_PRP4_INT_TEST_SET_BYTE_WRITE_INTERRUPT_GET(x) \
   (((x) & 0x00000010) >> 4)
#define ELB_MS_CSR_INT_PRP4_INT_TEST_SET_BYTE_WRITE_INTERRUPT_SET(x) \
   (((x) << 4) & 0x00000010)
#define ELB_MS_CSR_INT_PRP4_INT_TEST_SET_BYTE_WRITE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: elb_ms_csr::intreg.byte_read_interrupt                    */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 220 */
#define ELB_MS_CSR_INT_PRP4_INT_TEST_SET_BYTE_READ_INTERRUPT_MSB 3
#define ELB_MS_CSR_INT_PRP4_INT_TEST_SET_BYTE_READ_INTERRUPT_LSB 3
#define ELB_MS_CSR_INT_PRP4_INT_TEST_SET_BYTE_READ_INTERRUPT_WIDTH 1
#define ELB_MS_CSR_INT_PRP4_INT_TEST_SET_BYTE_READ_INTERRUPT_READ_ACCESS 1
#define ELB_MS_CSR_INT_PRP4_INT_TEST_SET_BYTE_READ_INTERRUPT_WRITE_ACCESS 1
#define ELB_MS_CSR_INT_PRP4_INT_TEST_SET_BYTE_READ_INTERRUPT_RESET 0x0
#define ELB_MS_CSR_INT_PRP4_INT_TEST_SET_BYTE_READ_INTERRUPT_FIELD_MASK 0x00000008
#define ELB_MS_CSR_INT_PRP4_INT_TEST_SET_BYTE_READ_INTERRUPT_GET(x) \
   (((x) & 0x00000008) >> 3)
#define ELB_MS_CSR_INT_PRP4_INT_TEST_SET_BYTE_READ_INTERRUPT_SET(x) \
   (((x) << 3) & 0x00000008)
#define ELB_MS_CSR_INT_PRP4_INT_TEST_SET_BYTE_READ_INTERRUPT_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: elb_ms_csr::intreg.decode_interrupt                       */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 220 */
#define ELB_MS_CSR_INT_PRP4_INT_TEST_SET_DECODE_INTERRUPT_MSB 2
#define ELB_MS_CSR_INT_PRP4_INT_TEST_SET_DECODE_INTERRUPT_LSB 2
#define ELB_MS_CSR_INT_PRP4_INT_TEST_SET_DECODE_INTERRUPT_WIDTH 1
#define ELB_MS_CSR_INT_PRP4_INT_TEST_SET_DECODE_INTERRUPT_READ_ACCESS 1
#define ELB_MS_CSR_INT_PRP4_INT_TEST_SET_DECODE_INTERRUPT_WRITE_ACCESS 1
#define ELB_MS_CSR_INT_PRP4_INT_TEST_SET_DECODE_INTERRUPT_RESET 0x0
#define ELB_MS_CSR_INT_PRP4_INT_TEST_SET_DECODE_INTERRUPT_FIELD_MASK 0x00000004
#define ELB_MS_CSR_INT_PRP4_INT_TEST_SET_DECODE_INTERRUPT_GET(x) \
   (((x) & 0x00000004) >> 2)
#define ELB_MS_CSR_INT_PRP4_INT_TEST_SET_DECODE_INTERRUPT_SET(x) \
   (((x) << 2) & 0x00000004)
#define ELB_MS_CSR_INT_PRP4_INT_TEST_SET_DECODE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: elb_ms_csr::intreg.security_interrupt                     */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 220 */
#define ELB_MS_CSR_INT_PRP4_INT_TEST_SET_SECURITY_INTERRUPT_MSB 1
#define ELB_MS_CSR_INT_PRP4_INT_TEST_SET_SECURITY_INTERRUPT_LSB 1
#define ELB_MS_CSR_INT_PRP4_INT_TEST_SET_SECURITY_INTERRUPT_WIDTH 1
#define ELB_MS_CSR_INT_PRP4_INT_TEST_SET_SECURITY_INTERRUPT_READ_ACCESS 1
#define ELB_MS_CSR_INT_PRP4_INT_TEST_SET_SECURITY_INTERRUPT_WRITE_ACCESS 1
#define ELB_MS_CSR_INT_PRP4_INT_TEST_SET_SECURITY_INTERRUPT_RESET 0x0
#define ELB_MS_CSR_INT_PRP4_INT_TEST_SET_SECURITY_INTERRUPT_FIELD_MASK 0x00000002
#define ELB_MS_CSR_INT_PRP4_INT_TEST_SET_SECURITY_INTERRUPT_GET(x) \
   (((x) & 0x00000002) >> 1)
#define ELB_MS_CSR_INT_PRP4_INT_TEST_SET_SECURITY_INTERRUPT_SET(x) \
   (((x) << 1) & 0x00000002)
#define ELB_MS_CSR_INT_PRP4_INT_TEST_SET_SECURITY_INTERRUPT_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: elb_ms_csr::intreg.read_interrupt                         */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 220 */
#define ELB_MS_CSR_INT_PRP4_INT_TEST_SET_READ_INTERRUPT_MSB 0
#define ELB_MS_CSR_INT_PRP4_INT_TEST_SET_READ_INTERRUPT_LSB 0
#define ELB_MS_CSR_INT_PRP4_INT_TEST_SET_READ_INTERRUPT_WIDTH 1
#define ELB_MS_CSR_INT_PRP4_INT_TEST_SET_READ_INTERRUPT_READ_ACCESS 1
#define ELB_MS_CSR_INT_PRP4_INT_TEST_SET_READ_INTERRUPT_WRITE_ACCESS 1
#define ELB_MS_CSR_INT_PRP4_INT_TEST_SET_READ_INTERRUPT_RESET 0x0
#define ELB_MS_CSR_INT_PRP4_INT_TEST_SET_READ_INTERRUPT_FIELD_MASK 0x00000001
#define ELB_MS_CSR_INT_PRP4_INT_TEST_SET_READ_INTERRUPT_GET(x) \
   ((x) & 0x00000001)
#define ELB_MS_CSR_INT_PRP4_INT_TEST_SET_READ_INTERRUPT_SET(x) \
   ((x) & 0x00000001)
#define ELB_MS_CSR_INT_PRP4_INT_TEST_SET_READ_INTERRUPT_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: elb_ms_csr::int_prp4::int_enable_set                     */
/* Register template: elb_ms_csr::intreg_enable                            */
/* Source filename: elba/design/ms/src/elb_ms.gcsr, line: 34               */
/* Field member: elb_ms_csr::intreg_enable.byte_write_enable               */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 233 */
#define ELB_MS_CSR_INT_PRP4_INT_ENABLE_SET_BYTE_WRITE_ENABLE_MSB 4
#define ELB_MS_CSR_INT_PRP4_INT_ENABLE_SET_BYTE_WRITE_ENABLE_LSB 4
#define ELB_MS_CSR_INT_PRP4_INT_ENABLE_SET_BYTE_WRITE_ENABLE_WIDTH 1
#define ELB_MS_CSR_INT_PRP4_INT_ENABLE_SET_BYTE_WRITE_ENABLE_READ_ACCESS 1
#define ELB_MS_CSR_INT_PRP4_INT_ENABLE_SET_BYTE_WRITE_ENABLE_WRITE_ACCESS 1
#define ELB_MS_CSR_INT_PRP4_INT_ENABLE_SET_BYTE_WRITE_ENABLE_RESET 0x1
#define ELB_MS_CSR_INT_PRP4_INT_ENABLE_SET_BYTE_WRITE_ENABLE_FIELD_MASK 0x00000010
#define ELB_MS_CSR_INT_PRP4_INT_ENABLE_SET_BYTE_WRITE_ENABLE_GET(x) \
   (((x) & 0x00000010) >> 4)
#define ELB_MS_CSR_INT_PRP4_INT_ENABLE_SET_BYTE_WRITE_ENABLE_SET(x) \
   (((x) << 4) & 0x00000010)
#define ELB_MS_CSR_INT_PRP4_INT_ENABLE_SET_BYTE_WRITE_ENABLE_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: elb_ms_csr::intreg_enable.byte_read_enable                */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 233 */
#define ELB_MS_CSR_INT_PRP4_INT_ENABLE_SET_BYTE_READ_ENABLE_MSB 3
#define ELB_MS_CSR_INT_PRP4_INT_ENABLE_SET_BYTE_READ_ENABLE_LSB 3
#define ELB_MS_CSR_INT_PRP4_INT_ENABLE_SET_BYTE_READ_ENABLE_WIDTH 1
#define ELB_MS_CSR_INT_PRP4_INT_ENABLE_SET_BYTE_READ_ENABLE_READ_ACCESS 1
#define ELB_MS_CSR_INT_PRP4_INT_ENABLE_SET_BYTE_READ_ENABLE_WRITE_ACCESS 1
#define ELB_MS_CSR_INT_PRP4_INT_ENABLE_SET_BYTE_READ_ENABLE_RESET 0x1
#define ELB_MS_CSR_INT_PRP4_INT_ENABLE_SET_BYTE_READ_ENABLE_FIELD_MASK 0x00000008
#define ELB_MS_CSR_INT_PRP4_INT_ENABLE_SET_BYTE_READ_ENABLE_GET(x) \
   (((x) & 0x00000008) >> 3)
#define ELB_MS_CSR_INT_PRP4_INT_ENABLE_SET_BYTE_READ_ENABLE_SET(x) \
   (((x) << 3) & 0x00000008)
#define ELB_MS_CSR_INT_PRP4_INT_ENABLE_SET_BYTE_READ_ENABLE_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: elb_ms_csr::intreg_enable.decode_enable                   */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 233 */
#define ELB_MS_CSR_INT_PRP4_INT_ENABLE_SET_DECODE_ENABLE_MSB 2
#define ELB_MS_CSR_INT_PRP4_INT_ENABLE_SET_DECODE_ENABLE_LSB 2
#define ELB_MS_CSR_INT_PRP4_INT_ENABLE_SET_DECODE_ENABLE_WIDTH 1
#define ELB_MS_CSR_INT_PRP4_INT_ENABLE_SET_DECODE_ENABLE_READ_ACCESS 1
#define ELB_MS_CSR_INT_PRP4_INT_ENABLE_SET_DECODE_ENABLE_WRITE_ACCESS 1
#define ELB_MS_CSR_INT_PRP4_INT_ENABLE_SET_DECODE_ENABLE_RESET 0x1
#define ELB_MS_CSR_INT_PRP4_INT_ENABLE_SET_DECODE_ENABLE_FIELD_MASK 0x00000004
#define ELB_MS_CSR_INT_PRP4_INT_ENABLE_SET_DECODE_ENABLE_GET(x) \
   (((x) & 0x00000004) >> 2)
#define ELB_MS_CSR_INT_PRP4_INT_ENABLE_SET_DECODE_ENABLE_SET(x) \
   (((x) << 2) & 0x00000004)
#define ELB_MS_CSR_INT_PRP4_INT_ENABLE_SET_DECODE_ENABLE_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: elb_ms_csr::intreg_enable.security_enable                 */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 233 */
#define ELB_MS_CSR_INT_PRP4_INT_ENABLE_SET_SECURITY_ENABLE_MSB 1
#define ELB_MS_CSR_INT_PRP4_INT_ENABLE_SET_SECURITY_ENABLE_LSB 1
#define ELB_MS_CSR_INT_PRP4_INT_ENABLE_SET_SECURITY_ENABLE_WIDTH 1
#define ELB_MS_CSR_INT_PRP4_INT_ENABLE_SET_SECURITY_ENABLE_READ_ACCESS 1
#define ELB_MS_CSR_INT_PRP4_INT_ENABLE_SET_SECURITY_ENABLE_WRITE_ACCESS 1
#define ELB_MS_CSR_INT_PRP4_INT_ENABLE_SET_SECURITY_ENABLE_RESET 0x1
#define ELB_MS_CSR_INT_PRP4_INT_ENABLE_SET_SECURITY_ENABLE_FIELD_MASK 0x00000002
#define ELB_MS_CSR_INT_PRP4_INT_ENABLE_SET_SECURITY_ENABLE_GET(x) \
   (((x) & 0x00000002) >> 1)
#define ELB_MS_CSR_INT_PRP4_INT_ENABLE_SET_SECURITY_ENABLE_SET(x) \
   (((x) << 1) & 0x00000002)
#define ELB_MS_CSR_INT_PRP4_INT_ENABLE_SET_SECURITY_ENABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: elb_ms_csr::intreg_enable.read_enable                     */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 233 */
#define ELB_MS_CSR_INT_PRP4_INT_ENABLE_SET_READ_ENABLE_MSB 0
#define ELB_MS_CSR_INT_PRP4_INT_ENABLE_SET_READ_ENABLE_LSB 0
#define ELB_MS_CSR_INT_PRP4_INT_ENABLE_SET_READ_ENABLE_WIDTH 1
#define ELB_MS_CSR_INT_PRP4_INT_ENABLE_SET_READ_ENABLE_READ_ACCESS 1
#define ELB_MS_CSR_INT_PRP4_INT_ENABLE_SET_READ_ENABLE_WRITE_ACCESS 1
#define ELB_MS_CSR_INT_PRP4_INT_ENABLE_SET_READ_ENABLE_RESET 0x1
#define ELB_MS_CSR_INT_PRP4_INT_ENABLE_SET_READ_ENABLE_FIELD_MASK 0x00000001
#define ELB_MS_CSR_INT_PRP4_INT_ENABLE_SET_READ_ENABLE_GET(x) \
   ((x) & 0x00000001)
#define ELB_MS_CSR_INT_PRP4_INT_ENABLE_SET_READ_ENABLE_SET(x) \
   ((x) & 0x00000001)
#define ELB_MS_CSR_INT_PRP4_INT_ENABLE_SET_READ_ENABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: elb_ms_csr::int_prp4::int_enable_clear                   */
/* Register template: elb_ms_csr::intreg_enable                            */
/* Source filename: elba/design/ms/src/elb_ms.gcsr, line: 34               */
/* Field member: elb_ms_csr::intreg_enable.byte_write_enable               */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 233 */
#define ELB_MS_CSR_INT_PRP4_INT_ENABLE_CLEAR_BYTE_WRITE_ENABLE_MSB 4
#define ELB_MS_CSR_INT_PRP4_INT_ENABLE_CLEAR_BYTE_WRITE_ENABLE_LSB 4
#define ELB_MS_CSR_INT_PRP4_INT_ENABLE_CLEAR_BYTE_WRITE_ENABLE_WIDTH 1
#define ELB_MS_CSR_INT_PRP4_INT_ENABLE_CLEAR_BYTE_WRITE_ENABLE_READ_ACCESS 1
#define ELB_MS_CSR_INT_PRP4_INT_ENABLE_CLEAR_BYTE_WRITE_ENABLE_WRITE_ACCESS 1
#define ELB_MS_CSR_INT_PRP4_INT_ENABLE_CLEAR_BYTE_WRITE_ENABLE_RESET 0x1
#define ELB_MS_CSR_INT_PRP4_INT_ENABLE_CLEAR_BYTE_WRITE_ENABLE_FIELD_MASK 0x00000010
#define ELB_MS_CSR_INT_PRP4_INT_ENABLE_CLEAR_BYTE_WRITE_ENABLE_GET(x) \
   (((x) & 0x00000010) >> 4)
#define ELB_MS_CSR_INT_PRP4_INT_ENABLE_CLEAR_BYTE_WRITE_ENABLE_SET(x) \
   (((x) << 4) & 0x00000010)
#define ELB_MS_CSR_INT_PRP4_INT_ENABLE_CLEAR_BYTE_WRITE_ENABLE_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: elb_ms_csr::intreg_enable.byte_read_enable                */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 233 */
#define ELB_MS_CSR_INT_PRP4_INT_ENABLE_CLEAR_BYTE_READ_ENABLE_MSB 3
#define ELB_MS_CSR_INT_PRP4_INT_ENABLE_CLEAR_BYTE_READ_ENABLE_LSB 3
#define ELB_MS_CSR_INT_PRP4_INT_ENABLE_CLEAR_BYTE_READ_ENABLE_WIDTH 1
#define ELB_MS_CSR_INT_PRP4_INT_ENABLE_CLEAR_BYTE_READ_ENABLE_READ_ACCESS 1
#define ELB_MS_CSR_INT_PRP4_INT_ENABLE_CLEAR_BYTE_READ_ENABLE_WRITE_ACCESS 1
#define ELB_MS_CSR_INT_PRP4_INT_ENABLE_CLEAR_BYTE_READ_ENABLE_RESET 0x1
#define ELB_MS_CSR_INT_PRP4_INT_ENABLE_CLEAR_BYTE_READ_ENABLE_FIELD_MASK 0x00000008
#define ELB_MS_CSR_INT_PRP4_INT_ENABLE_CLEAR_BYTE_READ_ENABLE_GET(x) \
   (((x) & 0x00000008) >> 3)
#define ELB_MS_CSR_INT_PRP4_INT_ENABLE_CLEAR_BYTE_READ_ENABLE_SET(x) \
   (((x) << 3) & 0x00000008)
#define ELB_MS_CSR_INT_PRP4_INT_ENABLE_CLEAR_BYTE_READ_ENABLE_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: elb_ms_csr::intreg_enable.decode_enable                   */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 233 */
#define ELB_MS_CSR_INT_PRP4_INT_ENABLE_CLEAR_DECODE_ENABLE_MSB 2
#define ELB_MS_CSR_INT_PRP4_INT_ENABLE_CLEAR_DECODE_ENABLE_LSB 2
#define ELB_MS_CSR_INT_PRP4_INT_ENABLE_CLEAR_DECODE_ENABLE_WIDTH 1
#define ELB_MS_CSR_INT_PRP4_INT_ENABLE_CLEAR_DECODE_ENABLE_READ_ACCESS 1
#define ELB_MS_CSR_INT_PRP4_INT_ENABLE_CLEAR_DECODE_ENABLE_WRITE_ACCESS 1
#define ELB_MS_CSR_INT_PRP4_INT_ENABLE_CLEAR_DECODE_ENABLE_RESET 0x1
#define ELB_MS_CSR_INT_PRP4_INT_ENABLE_CLEAR_DECODE_ENABLE_FIELD_MASK 0x00000004
#define ELB_MS_CSR_INT_PRP4_INT_ENABLE_CLEAR_DECODE_ENABLE_GET(x) \
   (((x) & 0x00000004) >> 2)
#define ELB_MS_CSR_INT_PRP4_INT_ENABLE_CLEAR_DECODE_ENABLE_SET(x) \
   (((x) << 2) & 0x00000004)
#define ELB_MS_CSR_INT_PRP4_INT_ENABLE_CLEAR_DECODE_ENABLE_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: elb_ms_csr::intreg_enable.security_enable                 */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 233 */
#define ELB_MS_CSR_INT_PRP4_INT_ENABLE_CLEAR_SECURITY_ENABLE_MSB 1
#define ELB_MS_CSR_INT_PRP4_INT_ENABLE_CLEAR_SECURITY_ENABLE_LSB 1
#define ELB_MS_CSR_INT_PRP4_INT_ENABLE_CLEAR_SECURITY_ENABLE_WIDTH 1
#define ELB_MS_CSR_INT_PRP4_INT_ENABLE_CLEAR_SECURITY_ENABLE_READ_ACCESS 1
#define ELB_MS_CSR_INT_PRP4_INT_ENABLE_CLEAR_SECURITY_ENABLE_WRITE_ACCESS 1
#define ELB_MS_CSR_INT_PRP4_INT_ENABLE_CLEAR_SECURITY_ENABLE_RESET 0x1
#define ELB_MS_CSR_INT_PRP4_INT_ENABLE_CLEAR_SECURITY_ENABLE_FIELD_MASK 0x00000002
#define ELB_MS_CSR_INT_PRP4_INT_ENABLE_CLEAR_SECURITY_ENABLE_GET(x) \
   (((x) & 0x00000002) >> 1)
#define ELB_MS_CSR_INT_PRP4_INT_ENABLE_CLEAR_SECURITY_ENABLE_SET(x) \
   (((x) << 1) & 0x00000002)
#define ELB_MS_CSR_INT_PRP4_INT_ENABLE_CLEAR_SECURITY_ENABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: elb_ms_csr::intreg_enable.read_enable                     */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 233 */
#define ELB_MS_CSR_INT_PRP4_INT_ENABLE_CLEAR_READ_ENABLE_MSB 0
#define ELB_MS_CSR_INT_PRP4_INT_ENABLE_CLEAR_READ_ENABLE_LSB 0
#define ELB_MS_CSR_INT_PRP4_INT_ENABLE_CLEAR_READ_ENABLE_WIDTH 1
#define ELB_MS_CSR_INT_PRP4_INT_ENABLE_CLEAR_READ_ENABLE_READ_ACCESS 1
#define ELB_MS_CSR_INT_PRP4_INT_ENABLE_CLEAR_READ_ENABLE_WRITE_ACCESS 1
#define ELB_MS_CSR_INT_PRP4_INT_ENABLE_CLEAR_READ_ENABLE_RESET 0x1
#define ELB_MS_CSR_INT_PRP4_INT_ENABLE_CLEAR_READ_ENABLE_FIELD_MASK 0x00000001
#define ELB_MS_CSR_INT_PRP4_INT_ENABLE_CLEAR_READ_ENABLE_GET(x) \
   ((x) & 0x00000001)
#define ELB_MS_CSR_INT_PRP4_INT_ENABLE_CLEAR_READ_ENABLE_SET(x) \
   ((x) & 0x00000001)
#define ELB_MS_CSR_INT_PRP4_INT_ENABLE_CLEAR_READ_ENABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Group type: elb_ms_csr::int_prp5                                        */
/* Group template: elb_ms_csr::intgrp                                      */
/* Source filename: elba/design/ms/src/elb_ms.gcsr, line: 75               */
#define ELB_MS_CSR_INT_PRP5_SIZE 0x4
#define ELB_MS_CSR_INT_PRP5_BYTE_SIZE 0x10
/* Register member: elb_ms_csr::intgrp.intreg                              */
/* Register type referenced: elb_ms_csr::int_prp5::intreg                  */
/* Register template referenced: elb_ms_csr::intreg                        */
#define ELB_MS_CSR_INT_PRP5_INTREG_OFFSET 0x0
#define ELB_MS_CSR_INT_PRP5_INTREG_BYTE_OFFSET 0x0
#define ELB_MS_CSR_INT_PRP5_INTREG_READ_ACCESS 1
#define ELB_MS_CSR_INT_PRP5_INTREG_WRITE_ACCESS 1
#define ELB_MS_CSR_INT_PRP5_INTREG_RESET_VALUE 0x00000000
#define ELB_MS_CSR_INT_PRP5_INTREG_RESET_MASK 0xffffffff
#define ELB_MS_CSR_INT_PRP5_INTREG_READ_MASK 0xffffffff
#define ELB_MS_CSR_INT_PRP5_INTREG_WRITE_MASK 0x0000001f
/* Register member: elb_ms_csr::intgrp.int_test_set                        */
/* Register type referenced: elb_ms_csr::int_prp5::int_test_set            */
/* Register template referenced: elb_ms_csr::intreg                        */
#define ELB_MS_CSR_INT_PRP5_INT_TEST_SET_OFFSET 0x1
#define ELB_MS_CSR_INT_PRP5_INT_TEST_SET_BYTE_OFFSET 0x4
#define ELB_MS_CSR_INT_PRP5_INT_TEST_SET_READ_ACCESS 1
#define ELB_MS_CSR_INT_PRP5_INT_TEST_SET_WRITE_ACCESS 1
#define ELB_MS_CSR_INT_PRP5_INT_TEST_SET_RESET_VALUE 0x00000000
#define ELB_MS_CSR_INT_PRP5_INT_TEST_SET_RESET_MASK 0xffffffff
#define ELB_MS_CSR_INT_PRP5_INT_TEST_SET_READ_MASK 0xffffffff
#define ELB_MS_CSR_INT_PRP5_INT_TEST_SET_WRITE_MASK 0x0000001f
/* Register member: elb_ms_csr::intgrp.int_enable_set                      */
/* Register type referenced: elb_ms_csr::int_prp5::int_enable_set          */
/* Register template referenced: elb_ms_csr::intreg_enable                 */
#define ELB_MS_CSR_INT_PRP5_INT_ENABLE_SET_OFFSET 0x2
#define ELB_MS_CSR_INT_PRP5_INT_ENABLE_SET_BYTE_OFFSET 0x8
#define ELB_MS_CSR_INT_PRP5_INT_ENABLE_SET_READ_ACCESS 1
#define ELB_MS_CSR_INT_PRP5_INT_ENABLE_SET_WRITE_ACCESS 1
#define ELB_MS_CSR_INT_PRP5_INT_ENABLE_SET_RESET_VALUE 0x0000001f
#define ELB_MS_CSR_INT_PRP5_INT_ENABLE_SET_RESET_MASK 0xffffffff
#define ELB_MS_CSR_INT_PRP5_INT_ENABLE_SET_READ_MASK 0xffffffff
#define ELB_MS_CSR_INT_PRP5_INT_ENABLE_SET_WRITE_MASK 0x0000001f
/* Register member: elb_ms_csr::intgrp.int_enable_clear                    */
/* Register type referenced: elb_ms_csr::int_prp5::int_enable_clear        */
/* Register template referenced: elb_ms_csr::intreg_enable                 */
#define ELB_MS_CSR_INT_PRP5_INT_ENABLE_CLEAR_OFFSET 0x3
#define ELB_MS_CSR_INT_PRP5_INT_ENABLE_CLEAR_BYTE_OFFSET 0xc
#define ELB_MS_CSR_INT_PRP5_INT_ENABLE_CLEAR_READ_ACCESS 1
#define ELB_MS_CSR_INT_PRP5_INT_ENABLE_CLEAR_WRITE_ACCESS 1
#define ELB_MS_CSR_INT_PRP5_INT_ENABLE_CLEAR_RESET_VALUE 0x0000001f
#define ELB_MS_CSR_INT_PRP5_INT_ENABLE_CLEAR_RESET_MASK 0xffffffff
#define ELB_MS_CSR_INT_PRP5_INT_ENABLE_CLEAR_READ_MASK 0xffffffff
#define ELB_MS_CSR_INT_PRP5_INT_ENABLE_CLEAR_WRITE_MASK 0x0000001f

/* Register type: elb_ms_csr::int_prp5::intreg                             */
/* Register template: elb_ms_csr::intreg                                   */
/* Source filename: elba/design/ms/src/elb_ms.gcsr, line: 11               */
/* Field member: elb_ms_csr::intreg.byte_write_interrupt                   */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 220 */
#define ELB_MS_CSR_INT_PRP5_INTREG_BYTE_WRITE_INTERRUPT_MSB 4
#define ELB_MS_CSR_INT_PRP5_INTREG_BYTE_WRITE_INTERRUPT_LSB 4
#define ELB_MS_CSR_INT_PRP5_INTREG_BYTE_WRITE_INTERRUPT_WIDTH 1
#define ELB_MS_CSR_INT_PRP5_INTREG_BYTE_WRITE_INTERRUPT_READ_ACCESS 1
#define ELB_MS_CSR_INT_PRP5_INTREG_BYTE_WRITE_INTERRUPT_WRITE_ACCESS 1
#define ELB_MS_CSR_INT_PRP5_INTREG_BYTE_WRITE_INTERRUPT_RESET 0x0
#define ELB_MS_CSR_INT_PRP5_INTREG_BYTE_WRITE_INTERRUPT_FIELD_MASK 0x00000010
#define ELB_MS_CSR_INT_PRP5_INTREG_BYTE_WRITE_INTERRUPT_GET(x) \
   (((x) & 0x00000010) >> 4)
#define ELB_MS_CSR_INT_PRP5_INTREG_BYTE_WRITE_INTERRUPT_SET(x) \
   (((x) << 4) & 0x00000010)
#define ELB_MS_CSR_INT_PRP5_INTREG_BYTE_WRITE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: elb_ms_csr::intreg.byte_read_interrupt                    */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 220 */
#define ELB_MS_CSR_INT_PRP5_INTREG_BYTE_READ_INTERRUPT_MSB 3
#define ELB_MS_CSR_INT_PRP5_INTREG_BYTE_READ_INTERRUPT_LSB 3
#define ELB_MS_CSR_INT_PRP5_INTREG_BYTE_READ_INTERRUPT_WIDTH 1
#define ELB_MS_CSR_INT_PRP5_INTREG_BYTE_READ_INTERRUPT_READ_ACCESS 1
#define ELB_MS_CSR_INT_PRP5_INTREG_BYTE_READ_INTERRUPT_WRITE_ACCESS 1
#define ELB_MS_CSR_INT_PRP5_INTREG_BYTE_READ_INTERRUPT_RESET 0x0
#define ELB_MS_CSR_INT_PRP5_INTREG_BYTE_READ_INTERRUPT_FIELD_MASK 0x00000008
#define ELB_MS_CSR_INT_PRP5_INTREG_BYTE_READ_INTERRUPT_GET(x) \
   (((x) & 0x00000008) >> 3)
#define ELB_MS_CSR_INT_PRP5_INTREG_BYTE_READ_INTERRUPT_SET(x) \
   (((x) << 3) & 0x00000008)
#define ELB_MS_CSR_INT_PRP5_INTREG_BYTE_READ_INTERRUPT_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: elb_ms_csr::intreg.decode_interrupt                       */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 220 */
#define ELB_MS_CSR_INT_PRP5_INTREG_DECODE_INTERRUPT_MSB 2
#define ELB_MS_CSR_INT_PRP5_INTREG_DECODE_INTERRUPT_LSB 2
#define ELB_MS_CSR_INT_PRP5_INTREG_DECODE_INTERRUPT_WIDTH 1
#define ELB_MS_CSR_INT_PRP5_INTREG_DECODE_INTERRUPT_READ_ACCESS 1
#define ELB_MS_CSR_INT_PRP5_INTREG_DECODE_INTERRUPT_WRITE_ACCESS 1
#define ELB_MS_CSR_INT_PRP5_INTREG_DECODE_INTERRUPT_RESET 0x0
#define ELB_MS_CSR_INT_PRP5_INTREG_DECODE_INTERRUPT_FIELD_MASK 0x00000004
#define ELB_MS_CSR_INT_PRP5_INTREG_DECODE_INTERRUPT_GET(x) \
   (((x) & 0x00000004) >> 2)
#define ELB_MS_CSR_INT_PRP5_INTREG_DECODE_INTERRUPT_SET(x) \
   (((x) << 2) & 0x00000004)
#define ELB_MS_CSR_INT_PRP5_INTREG_DECODE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: elb_ms_csr::intreg.security_interrupt                     */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 220 */
#define ELB_MS_CSR_INT_PRP5_INTREG_SECURITY_INTERRUPT_MSB 1
#define ELB_MS_CSR_INT_PRP5_INTREG_SECURITY_INTERRUPT_LSB 1
#define ELB_MS_CSR_INT_PRP5_INTREG_SECURITY_INTERRUPT_WIDTH 1
#define ELB_MS_CSR_INT_PRP5_INTREG_SECURITY_INTERRUPT_READ_ACCESS 1
#define ELB_MS_CSR_INT_PRP5_INTREG_SECURITY_INTERRUPT_WRITE_ACCESS 1
#define ELB_MS_CSR_INT_PRP5_INTREG_SECURITY_INTERRUPT_RESET 0x0
#define ELB_MS_CSR_INT_PRP5_INTREG_SECURITY_INTERRUPT_FIELD_MASK 0x00000002
#define ELB_MS_CSR_INT_PRP5_INTREG_SECURITY_INTERRUPT_GET(x) \
   (((x) & 0x00000002) >> 1)
#define ELB_MS_CSR_INT_PRP5_INTREG_SECURITY_INTERRUPT_SET(x) \
   (((x) << 1) & 0x00000002)
#define ELB_MS_CSR_INT_PRP5_INTREG_SECURITY_INTERRUPT_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: elb_ms_csr::intreg.read_interrupt                         */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 220 */
#define ELB_MS_CSR_INT_PRP5_INTREG_READ_INTERRUPT_MSB 0
#define ELB_MS_CSR_INT_PRP5_INTREG_READ_INTERRUPT_LSB 0
#define ELB_MS_CSR_INT_PRP5_INTREG_READ_INTERRUPT_WIDTH 1
#define ELB_MS_CSR_INT_PRP5_INTREG_READ_INTERRUPT_READ_ACCESS 1
#define ELB_MS_CSR_INT_PRP5_INTREG_READ_INTERRUPT_WRITE_ACCESS 1
#define ELB_MS_CSR_INT_PRP5_INTREG_READ_INTERRUPT_RESET 0x0
#define ELB_MS_CSR_INT_PRP5_INTREG_READ_INTERRUPT_FIELD_MASK 0x00000001
#define ELB_MS_CSR_INT_PRP5_INTREG_READ_INTERRUPT_GET(x) ((x) & 0x00000001)
#define ELB_MS_CSR_INT_PRP5_INTREG_READ_INTERRUPT_SET(x) ((x) & 0x00000001)
#define ELB_MS_CSR_INT_PRP5_INTREG_READ_INTERRUPT_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: elb_ms_csr::int_prp5::int_test_set                       */
/* Register template: elb_ms_csr::intreg                                   */
/* Source filename: elba/design/ms/src/elb_ms.gcsr, line: 11               */
/* Field member: elb_ms_csr::intreg.byte_write_interrupt                   */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 220 */
#define ELB_MS_CSR_INT_PRP5_INT_TEST_SET_BYTE_WRITE_INTERRUPT_MSB 4
#define ELB_MS_CSR_INT_PRP5_INT_TEST_SET_BYTE_WRITE_INTERRUPT_LSB 4
#define ELB_MS_CSR_INT_PRP5_INT_TEST_SET_BYTE_WRITE_INTERRUPT_WIDTH 1
#define ELB_MS_CSR_INT_PRP5_INT_TEST_SET_BYTE_WRITE_INTERRUPT_READ_ACCESS 1
#define ELB_MS_CSR_INT_PRP5_INT_TEST_SET_BYTE_WRITE_INTERRUPT_WRITE_ACCESS 1
#define ELB_MS_CSR_INT_PRP5_INT_TEST_SET_BYTE_WRITE_INTERRUPT_RESET 0x0
#define ELB_MS_CSR_INT_PRP5_INT_TEST_SET_BYTE_WRITE_INTERRUPT_FIELD_MASK 0x00000010
#define ELB_MS_CSR_INT_PRP5_INT_TEST_SET_BYTE_WRITE_INTERRUPT_GET(x) \
   (((x) & 0x00000010) >> 4)
#define ELB_MS_CSR_INT_PRP5_INT_TEST_SET_BYTE_WRITE_INTERRUPT_SET(x) \
   (((x) << 4) & 0x00000010)
#define ELB_MS_CSR_INT_PRP5_INT_TEST_SET_BYTE_WRITE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: elb_ms_csr::intreg.byte_read_interrupt                    */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 220 */
#define ELB_MS_CSR_INT_PRP5_INT_TEST_SET_BYTE_READ_INTERRUPT_MSB 3
#define ELB_MS_CSR_INT_PRP5_INT_TEST_SET_BYTE_READ_INTERRUPT_LSB 3
#define ELB_MS_CSR_INT_PRP5_INT_TEST_SET_BYTE_READ_INTERRUPT_WIDTH 1
#define ELB_MS_CSR_INT_PRP5_INT_TEST_SET_BYTE_READ_INTERRUPT_READ_ACCESS 1
#define ELB_MS_CSR_INT_PRP5_INT_TEST_SET_BYTE_READ_INTERRUPT_WRITE_ACCESS 1
#define ELB_MS_CSR_INT_PRP5_INT_TEST_SET_BYTE_READ_INTERRUPT_RESET 0x0
#define ELB_MS_CSR_INT_PRP5_INT_TEST_SET_BYTE_READ_INTERRUPT_FIELD_MASK 0x00000008
#define ELB_MS_CSR_INT_PRP5_INT_TEST_SET_BYTE_READ_INTERRUPT_GET(x) \
   (((x) & 0x00000008) >> 3)
#define ELB_MS_CSR_INT_PRP5_INT_TEST_SET_BYTE_READ_INTERRUPT_SET(x) \
   (((x) << 3) & 0x00000008)
#define ELB_MS_CSR_INT_PRP5_INT_TEST_SET_BYTE_READ_INTERRUPT_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: elb_ms_csr::intreg.decode_interrupt                       */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 220 */
#define ELB_MS_CSR_INT_PRP5_INT_TEST_SET_DECODE_INTERRUPT_MSB 2
#define ELB_MS_CSR_INT_PRP5_INT_TEST_SET_DECODE_INTERRUPT_LSB 2
#define ELB_MS_CSR_INT_PRP5_INT_TEST_SET_DECODE_INTERRUPT_WIDTH 1
#define ELB_MS_CSR_INT_PRP5_INT_TEST_SET_DECODE_INTERRUPT_READ_ACCESS 1
#define ELB_MS_CSR_INT_PRP5_INT_TEST_SET_DECODE_INTERRUPT_WRITE_ACCESS 1
#define ELB_MS_CSR_INT_PRP5_INT_TEST_SET_DECODE_INTERRUPT_RESET 0x0
#define ELB_MS_CSR_INT_PRP5_INT_TEST_SET_DECODE_INTERRUPT_FIELD_MASK 0x00000004
#define ELB_MS_CSR_INT_PRP5_INT_TEST_SET_DECODE_INTERRUPT_GET(x) \
   (((x) & 0x00000004) >> 2)
#define ELB_MS_CSR_INT_PRP5_INT_TEST_SET_DECODE_INTERRUPT_SET(x) \
   (((x) << 2) & 0x00000004)
#define ELB_MS_CSR_INT_PRP5_INT_TEST_SET_DECODE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: elb_ms_csr::intreg.security_interrupt                     */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 220 */
#define ELB_MS_CSR_INT_PRP5_INT_TEST_SET_SECURITY_INTERRUPT_MSB 1
#define ELB_MS_CSR_INT_PRP5_INT_TEST_SET_SECURITY_INTERRUPT_LSB 1
#define ELB_MS_CSR_INT_PRP5_INT_TEST_SET_SECURITY_INTERRUPT_WIDTH 1
#define ELB_MS_CSR_INT_PRP5_INT_TEST_SET_SECURITY_INTERRUPT_READ_ACCESS 1
#define ELB_MS_CSR_INT_PRP5_INT_TEST_SET_SECURITY_INTERRUPT_WRITE_ACCESS 1
#define ELB_MS_CSR_INT_PRP5_INT_TEST_SET_SECURITY_INTERRUPT_RESET 0x0
#define ELB_MS_CSR_INT_PRP5_INT_TEST_SET_SECURITY_INTERRUPT_FIELD_MASK 0x00000002
#define ELB_MS_CSR_INT_PRP5_INT_TEST_SET_SECURITY_INTERRUPT_GET(x) \
   (((x) & 0x00000002) >> 1)
#define ELB_MS_CSR_INT_PRP5_INT_TEST_SET_SECURITY_INTERRUPT_SET(x) \
   (((x) << 1) & 0x00000002)
#define ELB_MS_CSR_INT_PRP5_INT_TEST_SET_SECURITY_INTERRUPT_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: elb_ms_csr::intreg.read_interrupt                         */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 220 */
#define ELB_MS_CSR_INT_PRP5_INT_TEST_SET_READ_INTERRUPT_MSB 0
#define ELB_MS_CSR_INT_PRP5_INT_TEST_SET_READ_INTERRUPT_LSB 0
#define ELB_MS_CSR_INT_PRP5_INT_TEST_SET_READ_INTERRUPT_WIDTH 1
#define ELB_MS_CSR_INT_PRP5_INT_TEST_SET_READ_INTERRUPT_READ_ACCESS 1
#define ELB_MS_CSR_INT_PRP5_INT_TEST_SET_READ_INTERRUPT_WRITE_ACCESS 1
#define ELB_MS_CSR_INT_PRP5_INT_TEST_SET_READ_INTERRUPT_RESET 0x0
#define ELB_MS_CSR_INT_PRP5_INT_TEST_SET_READ_INTERRUPT_FIELD_MASK 0x00000001
#define ELB_MS_CSR_INT_PRP5_INT_TEST_SET_READ_INTERRUPT_GET(x) \
   ((x) & 0x00000001)
#define ELB_MS_CSR_INT_PRP5_INT_TEST_SET_READ_INTERRUPT_SET(x) \
   ((x) & 0x00000001)
#define ELB_MS_CSR_INT_PRP5_INT_TEST_SET_READ_INTERRUPT_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: elb_ms_csr::int_prp5::int_enable_set                     */
/* Register template: elb_ms_csr::intreg_enable                            */
/* Source filename: elba/design/ms/src/elb_ms.gcsr, line: 34               */
/* Field member: elb_ms_csr::intreg_enable.byte_write_enable               */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 233 */
#define ELB_MS_CSR_INT_PRP5_INT_ENABLE_SET_BYTE_WRITE_ENABLE_MSB 4
#define ELB_MS_CSR_INT_PRP5_INT_ENABLE_SET_BYTE_WRITE_ENABLE_LSB 4
#define ELB_MS_CSR_INT_PRP5_INT_ENABLE_SET_BYTE_WRITE_ENABLE_WIDTH 1
#define ELB_MS_CSR_INT_PRP5_INT_ENABLE_SET_BYTE_WRITE_ENABLE_READ_ACCESS 1
#define ELB_MS_CSR_INT_PRP5_INT_ENABLE_SET_BYTE_WRITE_ENABLE_WRITE_ACCESS 1
#define ELB_MS_CSR_INT_PRP5_INT_ENABLE_SET_BYTE_WRITE_ENABLE_RESET 0x1
#define ELB_MS_CSR_INT_PRP5_INT_ENABLE_SET_BYTE_WRITE_ENABLE_FIELD_MASK 0x00000010
#define ELB_MS_CSR_INT_PRP5_INT_ENABLE_SET_BYTE_WRITE_ENABLE_GET(x) \
   (((x) & 0x00000010) >> 4)
#define ELB_MS_CSR_INT_PRP5_INT_ENABLE_SET_BYTE_WRITE_ENABLE_SET(x) \
   (((x) << 4) & 0x00000010)
#define ELB_MS_CSR_INT_PRP5_INT_ENABLE_SET_BYTE_WRITE_ENABLE_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: elb_ms_csr::intreg_enable.byte_read_enable                */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 233 */
#define ELB_MS_CSR_INT_PRP5_INT_ENABLE_SET_BYTE_READ_ENABLE_MSB 3
#define ELB_MS_CSR_INT_PRP5_INT_ENABLE_SET_BYTE_READ_ENABLE_LSB 3
#define ELB_MS_CSR_INT_PRP5_INT_ENABLE_SET_BYTE_READ_ENABLE_WIDTH 1
#define ELB_MS_CSR_INT_PRP5_INT_ENABLE_SET_BYTE_READ_ENABLE_READ_ACCESS 1
#define ELB_MS_CSR_INT_PRP5_INT_ENABLE_SET_BYTE_READ_ENABLE_WRITE_ACCESS 1
#define ELB_MS_CSR_INT_PRP5_INT_ENABLE_SET_BYTE_READ_ENABLE_RESET 0x1
#define ELB_MS_CSR_INT_PRP5_INT_ENABLE_SET_BYTE_READ_ENABLE_FIELD_MASK 0x00000008
#define ELB_MS_CSR_INT_PRP5_INT_ENABLE_SET_BYTE_READ_ENABLE_GET(x) \
   (((x) & 0x00000008) >> 3)
#define ELB_MS_CSR_INT_PRP5_INT_ENABLE_SET_BYTE_READ_ENABLE_SET(x) \
   (((x) << 3) & 0x00000008)
#define ELB_MS_CSR_INT_PRP5_INT_ENABLE_SET_BYTE_READ_ENABLE_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: elb_ms_csr::intreg_enable.decode_enable                   */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 233 */
#define ELB_MS_CSR_INT_PRP5_INT_ENABLE_SET_DECODE_ENABLE_MSB 2
#define ELB_MS_CSR_INT_PRP5_INT_ENABLE_SET_DECODE_ENABLE_LSB 2
#define ELB_MS_CSR_INT_PRP5_INT_ENABLE_SET_DECODE_ENABLE_WIDTH 1
#define ELB_MS_CSR_INT_PRP5_INT_ENABLE_SET_DECODE_ENABLE_READ_ACCESS 1
#define ELB_MS_CSR_INT_PRP5_INT_ENABLE_SET_DECODE_ENABLE_WRITE_ACCESS 1
#define ELB_MS_CSR_INT_PRP5_INT_ENABLE_SET_DECODE_ENABLE_RESET 0x1
#define ELB_MS_CSR_INT_PRP5_INT_ENABLE_SET_DECODE_ENABLE_FIELD_MASK 0x00000004
#define ELB_MS_CSR_INT_PRP5_INT_ENABLE_SET_DECODE_ENABLE_GET(x) \
   (((x) & 0x00000004) >> 2)
#define ELB_MS_CSR_INT_PRP5_INT_ENABLE_SET_DECODE_ENABLE_SET(x) \
   (((x) << 2) & 0x00000004)
#define ELB_MS_CSR_INT_PRP5_INT_ENABLE_SET_DECODE_ENABLE_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: elb_ms_csr::intreg_enable.security_enable                 */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 233 */
#define ELB_MS_CSR_INT_PRP5_INT_ENABLE_SET_SECURITY_ENABLE_MSB 1
#define ELB_MS_CSR_INT_PRP5_INT_ENABLE_SET_SECURITY_ENABLE_LSB 1
#define ELB_MS_CSR_INT_PRP5_INT_ENABLE_SET_SECURITY_ENABLE_WIDTH 1
#define ELB_MS_CSR_INT_PRP5_INT_ENABLE_SET_SECURITY_ENABLE_READ_ACCESS 1
#define ELB_MS_CSR_INT_PRP5_INT_ENABLE_SET_SECURITY_ENABLE_WRITE_ACCESS 1
#define ELB_MS_CSR_INT_PRP5_INT_ENABLE_SET_SECURITY_ENABLE_RESET 0x1
#define ELB_MS_CSR_INT_PRP5_INT_ENABLE_SET_SECURITY_ENABLE_FIELD_MASK 0x00000002
#define ELB_MS_CSR_INT_PRP5_INT_ENABLE_SET_SECURITY_ENABLE_GET(x) \
   (((x) & 0x00000002) >> 1)
#define ELB_MS_CSR_INT_PRP5_INT_ENABLE_SET_SECURITY_ENABLE_SET(x) \
   (((x) << 1) & 0x00000002)
#define ELB_MS_CSR_INT_PRP5_INT_ENABLE_SET_SECURITY_ENABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: elb_ms_csr::intreg_enable.read_enable                     */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 233 */
#define ELB_MS_CSR_INT_PRP5_INT_ENABLE_SET_READ_ENABLE_MSB 0
#define ELB_MS_CSR_INT_PRP5_INT_ENABLE_SET_READ_ENABLE_LSB 0
#define ELB_MS_CSR_INT_PRP5_INT_ENABLE_SET_READ_ENABLE_WIDTH 1
#define ELB_MS_CSR_INT_PRP5_INT_ENABLE_SET_READ_ENABLE_READ_ACCESS 1
#define ELB_MS_CSR_INT_PRP5_INT_ENABLE_SET_READ_ENABLE_WRITE_ACCESS 1
#define ELB_MS_CSR_INT_PRP5_INT_ENABLE_SET_READ_ENABLE_RESET 0x1
#define ELB_MS_CSR_INT_PRP5_INT_ENABLE_SET_READ_ENABLE_FIELD_MASK 0x00000001
#define ELB_MS_CSR_INT_PRP5_INT_ENABLE_SET_READ_ENABLE_GET(x) \
   ((x) & 0x00000001)
#define ELB_MS_CSR_INT_PRP5_INT_ENABLE_SET_READ_ENABLE_SET(x) \
   ((x) & 0x00000001)
#define ELB_MS_CSR_INT_PRP5_INT_ENABLE_SET_READ_ENABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: elb_ms_csr::int_prp5::int_enable_clear                   */
/* Register template: elb_ms_csr::intreg_enable                            */
/* Source filename: elba/design/ms/src/elb_ms.gcsr, line: 34               */
/* Field member: elb_ms_csr::intreg_enable.byte_write_enable               */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 233 */
#define ELB_MS_CSR_INT_PRP5_INT_ENABLE_CLEAR_BYTE_WRITE_ENABLE_MSB 4
#define ELB_MS_CSR_INT_PRP5_INT_ENABLE_CLEAR_BYTE_WRITE_ENABLE_LSB 4
#define ELB_MS_CSR_INT_PRP5_INT_ENABLE_CLEAR_BYTE_WRITE_ENABLE_WIDTH 1
#define ELB_MS_CSR_INT_PRP5_INT_ENABLE_CLEAR_BYTE_WRITE_ENABLE_READ_ACCESS 1
#define ELB_MS_CSR_INT_PRP5_INT_ENABLE_CLEAR_BYTE_WRITE_ENABLE_WRITE_ACCESS 1
#define ELB_MS_CSR_INT_PRP5_INT_ENABLE_CLEAR_BYTE_WRITE_ENABLE_RESET 0x1
#define ELB_MS_CSR_INT_PRP5_INT_ENABLE_CLEAR_BYTE_WRITE_ENABLE_FIELD_MASK 0x00000010
#define ELB_MS_CSR_INT_PRP5_INT_ENABLE_CLEAR_BYTE_WRITE_ENABLE_GET(x) \
   (((x) & 0x00000010) >> 4)
#define ELB_MS_CSR_INT_PRP5_INT_ENABLE_CLEAR_BYTE_WRITE_ENABLE_SET(x) \
   (((x) << 4) & 0x00000010)
#define ELB_MS_CSR_INT_PRP5_INT_ENABLE_CLEAR_BYTE_WRITE_ENABLE_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: elb_ms_csr::intreg_enable.byte_read_enable                */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 233 */
#define ELB_MS_CSR_INT_PRP5_INT_ENABLE_CLEAR_BYTE_READ_ENABLE_MSB 3
#define ELB_MS_CSR_INT_PRP5_INT_ENABLE_CLEAR_BYTE_READ_ENABLE_LSB 3
#define ELB_MS_CSR_INT_PRP5_INT_ENABLE_CLEAR_BYTE_READ_ENABLE_WIDTH 1
#define ELB_MS_CSR_INT_PRP5_INT_ENABLE_CLEAR_BYTE_READ_ENABLE_READ_ACCESS 1
#define ELB_MS_CSR_INT_PRP5_INT_ENABLE_CLEAR_BYTE_READ_ENABLE_WRITE_ACCESS 1
#define ELB_MS_CSR_INT_PRP5_INT_ENABLE_CLEAR_BYTE_READ_ENABLE_RESET 0x1
#define ELB_MS_CSR_INT_PRP5_INT_ENABLE_CLEAR_BYTE_READ_ENABLE_FIELD_MASK 0x00000008
#define ELB_MS_CSR_INT_PRP5_INT_ENABLE_CLEAR_BYTE_READ_ENABLE_GET(x) \
   (((x) & 0x00000008) >> 3)
#define ELB_MS_CSR_INT_PRP5_INT_ENABLE_CLEAR_BYTE_READ_ENABLE_SET(x) \
   (((x) << 3) & 0x00000008)
#define ELB_MS_CSR_INT_PRP5_INT_ENABLE_CLEAR_BYTE_READ_ENABLE_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: elb_ms_csr::intreg_enable.decode_enable                   */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 233 */
#define ELB_MS_CSR_INT_PRP5_INT_ENABLE_CLEAR_DECODE_ENABLE_MSB 2
#define ELB_MS_CSR_INT_PRP5_INT_ENABLE_CLEAR_DECODE_ENABLE_LSB 2
#define ELB_MS_CSR_INT_PRP5_INT_ENABLE_CLEAR_DECODE_ENABLE_WIDTH 1
#define ELB_MS_CSR_INT_PRP5_INT_ENABLE_CLEAR_DECODE_ENABLE_READ_ACCESS 1
#define ELB_MS_CSR_INT_PRP5_INT_ENABLE_CLEAR_DECODE_ENABLE_WRITE_ACCESS 1
#define ELB_MS_CSR_INT_PRP5_INT_ENABLE_CLEAR_DECODE_ENABLE_RESET 0x1
#define ELB_MS_CSR_INT_PRP5_INT_ENABLE_CLEAR_DECODE_ENABLE_FIELD_MASK 0x00000004
#define ELB_MS_CSR_INT_PRP5_INT_ENABLE_CLEAR_DECODE_ENABLE_GET(x) \
   (((x) & 0x00000004) >> 2)
#define ELB_MS_CSR_INT_PRP5_INT_ENABLE_CLEAR_DECODE_ENABLE_SET(x) \
   (((x) << 2) & 0x00000004)
#define ELB_MS_CSR_INT_PRP5_INT_ENABLE_CLEAR_DECODE_ENABLE_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: elb_ms_csr::intreg_enable.security_enable                 */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 233 */
#define ELB_MS_CSR_INT_PRP5_INT_ENABLE_CLEAR_SECURITY_ENABLE_MSB 1
#define ELB_MS_CSR_INT_PRP5_INT_ENABLE_CLEAR_SECURITY_ENABLE_LSB 1
#define ELB_MS_CSR_INT_PRP5_INT_ENABLE_CLEAR_SECURITY_ENABLE_WIDTH 1
#define ELB_MS_CSR_INT_PRP5_INT_ENABLE_CLEAR_SECURITY_ENABLE_READ_ACCESS 1
#define ELB_MS_CSR_INT_PRP5_INT_ENABLE_CLEAR_SECURITY_ENABLE_WRITE_ACCESS 1
#define ELB_MS_CSR_INT_PRP5_INT_ENABLE_CLEAR_SECURITY_ENABLE_RESET 0x1
#define ELB_MS_CSR_INT_PRP5_INT_ENABLE_CLEAR_SECURITY_ENABLE_FIELD_MASK 0x00000002
#define ELB_MS_CSR_INT_PRP5_INT_ENABLE_CLEAR_SECURITY_ENABLE_GET(x) \
   (((x) & 0x00000002) >> 1)
#define ELB_MS_CSR_INT_PRP5_INT_ENABLE_CLEAR_SECURITY_ENABLE_SET(x) \
   (((x) << 1) & 0x00000002)
#define ELB_MS_CSR_INT_PRP5_INT_ENABLE_CLEAR_SECURITY_ENABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: elb_ms_csr::intreg_enable.read_enable                     */
/* Source filename: /home/kalyan/elb_src1/elba/design/common/elb_common.csr, line: 233 */
#define ELB_MS_CSR_INT_PRP5_INT_ENABLE_CLEAR_READ_ENABLE_MSB 0
#define ELB_MS_CSR_INT_PRP5_INT_ENABLE_CLEAR_READ_ENABLE_LSB 0
#define ELB_MS_CSR_INT_PRP5_INT_ENABLE_CLEAR_READ_ENABLE_WIDTH 1
#define ELB_MS_CSR_INT_PRP5_INT_ENABLE_CLEAR_READ_ENABLE_READ_ACCESS 1
#define ELB_MS_CSR_INT_PRP5_INT_ENABLE_CLEAR_READ_ENABLE_WRITE_ACCESS 1
#define ELB_MS_CSR_INT_PRP5_INT_ENABLE_CLEAR_READ_ENABLE_RESET 0x1
#define ELB_MS_CSR_INT_PRP5_INT_ENABLE_CLEAR_READ_ENABLE_FIELD_MASK 0x00000001
#define ELB_MS_CSR_INT_PRP5_INT_ENABLE_CLEAR_READ_ENABLE_GET(x) \
   ((x) & 0x00000001)
#define ELB_MS_CSR_INT_PRP5_INT_ENABLE_CLEAR_READ_ENABLE_SET(x) \
   ((x) & 0x00000001)
#define ELB_MS_CSR_INT_PRP5_INT_ENABLE_CLEAR_READ_ENABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* ####################################################################### */
/*        TYPE DEFINITIONS                                                 */
/* ####################################################################### */
#ifndef __ASSEMBLY__

/* Typedef for Wide Register: elb_mse_csr::dhs_elam_m::entry               */
/* Source filename: elba/design/ms/src/mse.gcsr, line: 144                 */
typedef struct {
   volatile uint32_t entry_0_32; /**< Offset 0x0 (R/W) */
   volatile uint32_t entry_1_32; /**< Offset 0x4 (R/W) */
   volatile uint32_t entry_2_32; /**< Offset 0x8 (R/W) */
   volatile uint32_t entry_3_32; /**< Offset 0xc (R/W) */
   volatile uint32_t entry_4_32; /**< Offset 0x10 (R/W) */
   volatile uint32_t entry_5_32; /**< Offset 0x14 (R/W) */
   volatile uint32_t entry_6_32; /**< Offset 0x18 (R/W) */
   volatile uint32_t entry_7_32; /**< Offset 0x1c (R/W) */
   volatile uint32_t entry_8_32; /**< Offset 0x20 (R/W) */
   volatile uint32_t entry_9_32; /**< Offset 0x24 (R/W) */
   volatile uint32_t entry_10_32; /**< Offset 0x28 (R/W) */
   volatile uint32_t entry_11_32; /**< Offset 0x2c (R/W) */
   volatile uint32_t entry_12_32; /**< Offset 0x30 (R/W) */
   volatile uint32_t entry_13_32; /**< Offset 0x34 (R/W) */
   volatile uint32_t entry_14_32; /**< Offset 0x38 (R/W) */
   volatile uint32_t entry_15_32; /**< Offset 0x3c (R/W) */
   volatile uint32_t entry_16_32; /**< Offset 0x40 (R/W) */
   uint32_t entry_17_32; /**< Offset 0x44 (R/W) */
   uint32_t entry_18_32; /**< Offset 0x48 (R/W) */
   uint32_t entry_19_32; /**< Offset 0x4c (R/W) */
   uint32_t entry_20_32; /**< Offset 0x50 (R/W) */
   uint32_t entry_21_32; /**< Offset 0x54 (R/W) */
   uint32_t entry_22_32; /**< Offset 0x58 (R/W) */
   uint32_t entry_23_32; /**< Offset 0x5c (R/W) */
   uint32_t entry_24_32; /**< Offset 0x60 (R/W) */
   uint32_t entry_25_32; /**< Offset 0x64 (R/W) */
   uint32_t entry_26_32; /**< Offset 0x68 (R/W) */
   uint32_t entry_27_32; /**< Offset 0x6c (R/W) */
   uint32_t entry_28_32; /**< Offset 0x70 (R/W) */
   uint32_t entry_29_32; /**< Offset 0x74 (R/W) */
   uint32_t entry_30_32; /**< Offset 0x78 (R/W) */
   uint32_t entry_31_32; /**< Offset 0x7c (R/W) */
} Elb_mse_csr_dhs_elam_m_entry, *PTR_Elb_mse_csr_dhs_elam_m_entry;

/* Typedef for Wide Memory: elb_mse_csr::dhs_elam_m                        */
/* Source filename: elba/design/ms/src/mse.gcsr, line: 136                 */
typedef struct {
   volatile Elb_mse_csr_dhs_elam_m_entry entry[0x5]; /**< Offset 0x0 (R/W) */
} Elb_mse_csr_dhs_elam_m, *PTR_Elb_mse_csr_dhs_elam_m;

/* Typedef for Memory: elb_mse_csr::dhs_elam_eqt                           */
/* Source filename: elba/design/ms/src/mse.gcsr, line: 161                 */
typedef struct {
   volatile uint32_t entry[0x4]; /**< Offset 0x0 (R/W) */
} Elb_mse_csr_dhs_elam_eqt, *PTR_Elb_mse_csr_dhs_elam_eqt;

/* Typedef for Wide Register: elb_mse_csr::dhs_elam_branch::entry          */
/* Source filename: elba/design/ms/src/mse.gcsr, line: 185                 */
typedef struct {
   volatile uint32_t entry_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t entry_1_2; /**< Offset 0x4 (R/W) */
} Elb_mse_csr_dhs_elam_branch_entry, *PTR_Elb_mse_csr_dhs_elam_branch_entry;

/* Typedef for Wide Memory: elb_mse_csr::dhs_elam_branch                   */
/* Source filename: elba/design/ms/src/mse.gcsr, line: 177                 */
typedef struct {
   volatile Elb_mse_csr_dhs_elam_branch_entry entry[0x18]; /**< Offset 0x0 (R/W) */
} Elb_mse_csr_dhs_elam_branch, *PTR_Elb_mse_csr_dhs_elam_branch;

/* Typedef for Wide Register: elb_mse_csr::dhs_elam_capture_en::entry      */
/* Source filename: elba/design/ms/src/mse.gcsr, line: 219                 */
typedef struct {
   volatile uint32_t entry_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t entry_1_2; /**< Offset 0x4 (R/W) */
} Elb_mse_csr_dhs_elam_capture_en_entry,
  *PTR_Elb_mse_csr_dhs_elam_capture_en_entry;

/* Typedef for Wide Memory: elb_mse_csr::dhs_elam_capture_en               */
/* Source filename: elba/design/ms/src/mse.gcsr, line: 211                 */
typedef struct {
   volatile Elb_mse_csr_dhs_elam_capture_en_entry entry[0x4]; /**< Offset 0x0 (R/W) */
} Elb_mse_csr_dhs_elam_capture_en, *PTR_Elb_mse_csr_dhs_elam_capture_en;

/* Typedef for Wide Register: elb_mse_csr::sta_elam                        */
/* Source filename: elba/design/ms/src/mse.gcsr, line: 227                 */
typedef struct {
   volatile uint32_t sta_elam_0_3; /**< Offset 0x0 (R) */
   volatile uint32_t sta_elam_1_3; /**< Offset 0x4 (R) */
   volatile uint32_t sta_elam_2_3; /**< Offset 0x8 (R) */
   uint8_t _pad0[0x4];
} Elb_mse_csr_sta_elam, *PTR_Elb_mse_csr_sta_elam;

/* Typedef for Wide Register: elb_mse_csr::dhs_elam_mem::entry             */
/* Source filename: elba/design/ms/src/mse.gcsr, line: 245                 */
typedef struct {
   volatile uint32_t entry_0_16; /**< Offset 0x0 (R/W) */
   volatile uint32_t entry_1_16; /**< Offset 0x4 (R/W) */
   volatile uint32_t entry_2_16; /**< Offset 0x8 (R/W) */
   volatile uint32_t entry_3_16; /**< Offset 0xc (R/W) */
   volatile uint32_t entry_4_16; /**< Offset 0x10 (R/W) */
   volatile uint32_t entry_5_16; /**< Offset 0x14 (R/W) */
   volatile uint32_t entry_6_16; /**< Offset 0x18 (R/W) */
   volatile uint32_t entry_7_16; /**< Offset 0x1c (R/W) */
   volatile uint32_t entry_8_16; /**< Offset 0x20 (R/W) */
   uint32_t entry_9_16; /**< Offset 0x24 (R/W) */
   uint32_t entry_10_16; /**< Offset 0x28 (R/W) */
   uint32_t entry_11_16; /**< Offset 0x2c (R/W) */
   uint32_t entry_12_16; /**< Offset 0x30 (R/W) */
   uint32_t entry_13_16; /**< Offset 0x34 (R/W) */
   uint32_t entry_14_16; /**< Offset 0x38 (R/W) */
   uint32_t entry_15_16; /**< Offset 0x3c (R/W) */
} Elb_mse_csr_dhs_elam_mem_entry, *PTR_Elb_mse_csr_dhs_elam_mem_entry;

/* Typedef for Wide Memory: elb_mse_csr::dhs_elam_mem                      */
/* Source filename: elba/design/ms/src/mse.gcsr, line: 239                 */
typedef struct {
   volatile Elb_mse_csr_dhs_elam_mem_entry entry; /**< Offset 0x0 (R/W) */
} Elb_mse_csr_dhs_elam_mem, *PTR_Elb_mse_csr_dhs_elam_mem;

/* Typedef for Addressmap: elb_mse_csr                                     */
/* Source filename: elba/design/ms/src/mse.gcsr, line: 286                 */
typedef struct {
   volatile uint32_t cfg_elam_general; /**< Offset 0x0 (R/W) */
   uint8_t _pad0[0x3fc];
   Elb_mse_csr_dhs_elam_m dhs_elam_m; /**< Offset 0x400 (R/W) */
   volatile uint32_t cfg_elam_breakout; /**< Offset 0x800 (R/W) */
   uint8_t _pad1[0xc];
   Elb_mse_csr_dhs_elam_eqt dhs_elam_eqt; /**< Offset 0x810 (R/W) */
   uint8_t _pad2[0xe0];
   Elb_mse_csr_dhs_elam_branch dhs_elam_branch; /**< Offset 0x900 (R/W) */
   volatile uint32_t cfg_elam_control; /**< Offset 0xa00 (R/W) */
   volatile uint32_t cfg_elam_ext_trig; /**< Offset 0xa04 (R/W) */
   uint8_t _pad3[0x18];
   Elb_mse_csr_dhs_elam_capture_en dhs_elam_capture_en; /**< Offset 0xa20 (R/W) */
   volatile Elb_mse_csr_sta_elam sta_elam; /**< Offset 0xa40 (R) */
   uint8_t _pad4[0x30];
   Elb_mse_csr_dhs_elam_mem dhs_elam_mem; /**< Offset 0xa80 (R/W) */
   volatile uint32_t cfg_elam_mem; /**< Offset 0xac0 (R/W) */
   volatile uint32_t sta_bist_elam_mem; /**< Offset 0xac4 (R) */
   uint8_t _pad5[0x538];
} Elb_mse_csr, *PTR_Elb_mse_csr;

/* Typedef for Wide Register: elb_ms_csr::ms_addr_filter                   */
/* Source filename: elba/design/ms/src/elb_ms.gcsr, line: 141              */
typedef struct {
   volatile uint32_t ms_addr_filter_0_5; /**< Offset 0x0 (R/W) */
   volatile uint32_t ms_addr_filter_1_5; /**< Offset 0x4 (R/W) */
   volatile uint32_t ms_addr_filter_2_5; /**< Offset 0x8 (R/W) */
   volatile uint32_t ms_addr_filter_3_5; /**< Offset 0xc (R/W) */
   volatile uint32_t ms_addr_filter_4_5; /**< Offset 0x10 (R/W) */
   uint8_t _pad0[0xc];
} Elb_ms_csr_ms_addr_filter, *PTR_Elb_ms_csr_ms_addr_filter;

/* Typedef for Wide Register: elb_ms_csr::ms_security_filter               */
/* Source filename: elba/design/ms/src/elb_ms.gcsr, line: 151              */
typedef struct {
   volatile uint32_t ms_security_filter_0_5; /**< Offset 0x0 (R/W) */
   volatile uint32_t ms_security_filter_1_5; /**< Offset 0x4 (R/W) */
   volatile uint32_t ms_security_filter_2_5; /**< Offset 0x8 (R/W) */
   volatile uint32_t ms_security_filter_3_5; /**< Offset 0xc (R/W) */
   volatile uint32_t ms_security_filter_4_5; /**< Offset 0x10 (R/W) */
   uint8_t _pad0[0xc];
} Elb_ms_csr_ms_security_filter, *PTR_Elb_ms_csr_ms_security_filter;

/* Typedef for Wide Register: elb_ms_csr::ms_prp                           */
/* Source filename: elba/design/ms/src/elb_ms.gcsr, line: 160              */
typedef struct {
   volatile uint32_t ms_prp_0_54; /**< Offset 0x0 (R/W) */
   volatile uint32_t ms_prp_1_54; /**< Offset 0x4 (R/W) */
   volatile uint32_t ms_prp_2_54; /**< Offset 0x8 (R/W) */
   volatile uint32_t ms_prp_3_54; /**< Offset 0xc (R/W) */
   volatile uint32_t ms_prp_4_54; /**< Offset 0x10 (R/W) */
   volatile uint32_t ms_prp_5_54; /**< Offset 0x14 (R/W) */
   volatile uint32_t ms_prp_6_54; /**< Offset 0x18 (R/W) */
   volatile uint32_t ms_prp_7_54; /**< Offset 0x1c (R/W) */
   volatile uint32_t ms_prp_8_54; /**< Offset 0x20 (R/W) */
   volatile uint32_t ms_prp_9_54; /**< Offset 0x24 (R/W) */
   volatile uint32_t ms_prp_10_54; /**< Offset 0x28 (R/W) */
   volatile uint32_t ms_prp_11_54; /**< Offset 0x2c (R/W) */
   volatile uint32_t ms_prp_12_54; /**< Offset 0x30 (R/W) */
   volatile uint32_t ms_prp_13_54; /**< Offset 0x34 (R/W) */
   volatile uint32_t ms_prp_14_54; /**< Offset 0x38 (R/W) */
   volatile uint32_t ms_prp_15_54; /**< Offset 0x3c (R/W) */
   volatile uint32_t ms_prp_16_54; /**< Offset 0x40 (R/W) */
   volatile uint32_t ms_prp_17_54; /**< Offset 0x44 (R/W) */
   volatile uint32_t ms_prp_18_54; /**< Offset 0x48 (R/W) */
   volatile uint32_t ms_prp_19_54; /**< Offset 0x4c (R/W) */
   volatile uint32_t ms_prp_20_54; /**< Offset 0x50 (R/W) */
   volatile uint32_t ms_prp_21_54; /**< Offset 0x54 (R/W) */
   volatile uint32_t ms_prp_22_54; /**< Offset 0x58 (R/W) */
   volatile uint32_t ms_prp_23_54; /**< Offset 0x5c (R/W) */
   volatile uint32_t ms_prp_24_54; /**< Offset 0x60 (R/W) */
   volatile uint32_t ms_prp_25_54; /**< Offset 0x64 (R/W) */
   volatile uint32_t ms_prp_26_54; /**< Offset 0x68 (R/W) */
   volatile uint32_t ms_prp_27_54; /**< Offset 0x6c (R/W) */
   volatile uint32_t ms_prp_28_54; /**< Offset 0x70 (R/W) */
   volatile uint32_t ms_prp_29_54; /**< Offset 0x74 (R/W) */
   volatile uint32_t ms_prp_30_54; /**< Offset 0x78 (R/W) */
   volatile uint32_t ms_prp_31_54; /**< Offset 0x7c (R/W) */
   volatile uint32_t ms_prp_32_54; /**< Offset 0x80 (R/W) */
   volatile uint32_t ms_prp_33_54; /**< Offset 0x84 (R/W) */
   volatile uint32_t ms_prp_34_54; /**< Offset 0x88 (R/W) */
   volatile uint32_t ms_prp_35_54; /**< Offset 0x8c (R/W) */
   volatile uint32_t ms_prp_36_54; /**< Offset 0x90 (R/W) */
   volatile uint32_t ms_prp_37_54; /**< Offset 0x94 (R/W) */
   volatile uint32_t ms_prp_38_54; /**< Offset 0x98 (R/W) */
   volatile uint32_t ms_prp_39_54; /**< Offset 0x9c (R/W) */
   volatile uint32_t ms_prp_40_54; /**< Offset 0xa0 (R/W) */
   volatile uint32_t ms_prp_41_54; /**< Offset 0xa4 (R/W) */
   volatile uint32_t ms_prp_42_54; /**< Offset 0xa8 (R/W) */
   volatile uint32_t ms_prp_43_54; /**< Offset 0xac (R/W) */
   volatile uint32_t ms_prp_44_54; /**< Offset 0xb0 (R/W) */
   volatile uint32_t ms_prp_45_54; /**< Offset 0xb4 (R/W) */
   volatile uint32_t ms_prp_46_54; /**< Offset 0xb8 (R/W) */
   volatile uint32_t ms_prp_47_54; /**< Offset 0xbc (R/W) */
   volatile uint32_t ms_prp_48_54; /**< Offset 0xc0 (R/W) */
   volatile uint32_t ms_prp_49_54; /**< Offset 0xc4 (R/W) */
   volatile uint32_t ms_prp_50_54; /**< Offset 0xc8 (R/W) */
   volatile uint32_t ms_prp_51_54; /**< Offset 0xcc (R/W) */
   volatile uint32_t ms_prp_52_54; /**< Offset 0xd0 (R/W) */
   volatile uint32_t ms_prp_53_54; /**< Offset 0xd4 (R/W) */
   uint8_t _pad0[0x28];
} Elb_ms_csr_ms_prp, *PTR_Elb_ms_csr_ms_prp;

/* Typedef for Wide Register: elb_ms_csr::cfg_c2j_tms                      */
/* Source filename: elba/design/ms/src/elb_ms.gcsr, line: 258              */
typedef struct {
   volatile uint32_t cfg_c2j_tms_0_3; /**< Offset 0x0 (R/W) */
   volatile uint32_t cfg_c2j_tms_1_3; /**< Offset 0x4 (R/W) */
   volatile uint32_t cfg_c2j_tms_2_3; /**< Offset 0x8 (R/W) */
   uint8_t _pad0[0x4];
} Elb_ms_csr_cfg_c2j_tms, *PTR_Elb_ms_csr_cfg_c2j_tms;

/* Typedef for Wide Register: elb_ms_csr::cfg_c2j_tdi                      */
/* Source filename: elba/design/ms/src/elb_ms.gcsr, line: 266              */
typedef struct {
   volatile uint32_t cfg_c2j_tdi_0_3; /**< Offset 0x0 (R/W) */
   volatile uint32_t cfg_c2j_tdi_1_3; /**< Offset 0x4 (R/W) */
   volatile uint32_t cfg_c2j_tdi_2_3; /**< Offset 0x8 (R/W) */
   uint8_t _pad0[0x4];
} Elb_ms_csr_cfg_c2j_tdi, *PTR_Elb_ms_csr_cfg_c2j_tdi;

/* Typedef for Wide Register: elb_ms_csr::sta_c2j_status                   */
/* Source filename: elba/design/ms/src/elb_ms.gcsr, line: 274              */
typedef struct {
   volatile uint32_t sta_c2j_status_0_3; /**< Offset 0x0 (R) */
   volatile uint32_t sta_c2j_status_1_3; /**< Offset 0x4 (R) */
   volatile uint32_t sta_c2j_status_2_3; /**< Offset 0x8 (R) */
   uint8_t _pad0[0x4];
} Elb_ms_csr_sta_c2j_status, *PTR_Elb_ms_csr_sta_c2j_status;

/* Typedef for Wide Register: elb_ms_csr::sta_sid2uid_pending              */
/* Source filename: elba/design/ms/src/elb_ms.gcsr, line: 317              */
typedef struct {
   volatile uint32_t sta_sid2uid_pending_0_3; /**< Offset 0x0 (R) */
   volatile uint32_t sta_sid2uid_pending_1_3; /**< Offset 0x4 (R) */
   volatile uint32_t sta_sid2uid_pending_2_3; /**< Offset 0x8 (R) */
   uint8_t _pad0[0x4];
} Elb_ms_csr_sta_sid2uid_pending, *PTR_Elb_ms_csr_sta_sid2uid_pending;

/* Typedef for Wide Register: elb_ms_csr::pod_spi                          */
/* Source filename: elba/design/ms/src/elb_ms.gcsr, line: 363              */
typedef struct {
   volatile uint32_t pod_spi_0_2; /**< Offset 0x0 (R) */
   volatile uint32_t pod_spi_1_2; /**< Offset 0x4 (R) */
} Elb_ms_csr_pod_spi, *PTR_Elb_ms_csr_pod_spi;

/* Typedef for Memory: elb_ms_csr::filter_addr_lo                          */
/* Source filename: elba/design/ms/src/ms_inval_filter.gcsr, line: 1       */
typedef struct {
   volatile uint32_t data[0x20]; /**< Offset 0x0 (R/W) */
} Elb_ms_csr_filter_addr_lo, *PTR_Elb_ms_csr_filter_addr_lo;

/* Typedef for Memory: elb_ms_csr::filter_addr_hi                          */
/* Source filename: elba/design/ms/src/ms_inval_filter.gcsr, line: 16      */
typedef struct {
   volatile uint32_t data[0x20]; /**< Offset 0x0 (R/W) */
} Elb_ms_csr_filter_addr_hi, *PTR_Elb_ms_csr_filter_addr_hi;

/* Typedef for Memory: elb_ms_csr::filter_addr_host                        */
/* Source filename: elba/design/ms/src/ms_inval_filter.gcsr, line: 31      */
typedef struct {
   struct {
      volatile uint8_t data;
      uint8_t _pad[0x3];
   } data_t[0x20]; /**< Offset 0x0 (R/W) */
} Elb_ms_csr_filter_addr_host, *PTR_Elb_ms_csr_filter_addr_host;

/* Typedef for Memory: elb_ms_csr::filter_addr_pic                         */
/* Source filename: elba/design/ms/src/ms_inval_filter.gcsr, line: 51      */
typedef struct {
   struct {
      volatile uint8_t data;
      uint8_t _pad[0x3];
   } data_t[0x20]; /**< Offset 0x0 (R/W) */
} Elb_ms_csr_filter_addr_pic, *PTR_Elb_ms_csr_filter_addr_pic;

/* Typedef for Memory: elb_ms_csr::filter_addr_lif                         */
/* Source filename: elba/design/ms/src/ms_inval_filter.gcsr, line: 71      */
typedef struct {
   volatile uint32_t data[0x20]; /**< Offset 0x0 (R/W) */
} Elb_ms_csr_filter_addr_lif, *PTR_Elb_ms_csr_filter_addr_lif;

/* Typedef for Memory: elb_ms_csr::filter_src                              */
/* Source filename: elba/design/ms/src/ms_inval_filter.gcsr, line: 91      */
typedef struct {
   volatile uint32_t data[0x20]; /**< Offset 0x0 (R/W) */
} Elb_ms_csr_filter_src, *PTR_Elb_ms_csr_filter_src;

/* Typedef for Memory: elb_ms_csr::filter_axi_prot                         */
/* Source filename: elba/design/ms/src/ms_inval_filter.gcsr, line: 111     */
typedef struct {
   volatile uint32_t data[0x20]; /**< Offset 0x0 (R/W) */
} Elb_ms_csr_filter_axi_prot, *PTR_Elb_ms_csr_filter_axi_prot;

/* Typedef for Memory: elb_ms_csr::filter_axi_cache                        */
/* Source filename: elba/design/ms/src/ms_inval_filter.gcsr, line: 144     */
typedef struct {
   volatile uint32_t data[0x20]; /**< Offset 0x0 (R/W) */
} Elb_ms_csr_filter_axi_cache, *PTR_Elb_ms_csr_filter_axi_cache;

/* Typedef for Memory: elb_ms_csr::filter_acp                              */
/* Source filename: elba/design/ms/src/ms_inval_filter.gcsr, line: 177     */
typedef struct {
   struct {
      volatile uint16_t data;
      uint8_t _pad[0x2];
   } data_t[0x20]; /**< Offset 0x0 (R/W) */
} Elb_ms_csr_filter_acp, *PTR_Elb_ms_csr_filter_acp;

/* Typedef for Memory: elb_ms_csr::filter_addr_ctl                         */
/* Source filename: elba/design/ms/src/ms_inval_filter.gcsr, line: 197     */
typedef struct {
   struct {
      volatile uint16_t value;
      uint8_t _pad[0x2];
   } value_t[0x20]; /**< Offset 0x0 (R/W) */
} Elb_ms_csr_filter_addr_ctl, *PTR_Elb_ms_csr_filter_addr_ctl;

/* Typedef for Memory: elb_ms_csr::filter_hit_count                        */
/* Source filename: elba/design/ms/src/ms_inval_filter.gcsr, line: 240     */
typedef struct {
   volatile uint32_t value[0x20]; /**< Offset 0x0 (R/W) */
} Elb_ms_csr_filter_hit_count, *PTR_Elb_ms_csr_filter_hit_count;

/* Typedef for Wide Register: elb_ms_csr::STA_freeze                       */
/* Source filename: elba/design/ms/src/ms_inval_filter.gcsr, line: 325     */
typedef struct {
   volatile uint32_t STA_freeze_0_3; /**< Offset 0x0 (R) */
   volatile uint32_t STA_freeze_1_3; /**< Offset 0x4 (R) */
   volatile uint32_t STA_freeze_2_3; /**< Offset 0x8 (R) */
   uint8_t _pad0[0x4];
} Elb_ms_csr_STA_freeze, *PTR_Elb_ms_csr_STA_freeze;

/* Typedef for Wide Register: elb_ms_csr::STA_interrupt                    */
/* Source filename: elba/design/ms/src/ms_inval_filter.gcsr, line: 335     */
typedef struct {
   volatile uint32_t STA_interrupt_0_3; /**< Offset 0x0 (R) */
   volatile uint32_t STA_interrupt_1_3; /**< Offset 0x4 (R) */
   volatile uint32_t STA_interrupt_2_3; /**< Offset 0x8 (R) */
   uint8_t _pad0[0x4];
} Elb_ms_csr_STA_interrupt, *PTR_Elb_ms_csr_STA_interrupt;

/* Typedef for Wide Register: elb_ms_csr::filter_trace                     */
/* Source filename: elba/design/ms/src/ms_inval_filter.gcsr, line: 344     */
typedef struct {
   volatile uint32_t filter_trace_0_3; /**< Offset 0x0 (R/W) */
   volatile uint32_t filter_trace_1_3; /**< Offset 0x4 (R/W) */
   volatile uint32_t filter_trace_2_3; /**< Offset 0x8 (R/W) */
   uint8_t _pad0[0x4];
} Elb_ms_csr_filter_trace, *PTR_Elb_ms_csr_filter_trace;

/* Typedef for Group: elb_ms_csr::int_filter                               */
/* Source filename: elba/design/ms/src/ms_inval_filter.gcsr, line: 392     */
typedef struct {
   volatile uint32_t intreg; /**< Offset 0x0 (R/W1C) */
   volatile uint32_t int_test_set; /**< Offset 0x4 (R/W1S) */
   volatile uint32_t int_enable_set; /**< Offset 0x8 (R/W1S) */
   volatile uint32_t int_enable_clear; /**< Offset 0xc (R/W1C) */
} Elb_ms_csr_int_filter, *PTR_Elb_ms_csr_int_filter;

/* Typedef for Group: elb_ms_csr::int_groups                               */
/* Source filename: elba/design/ms/src/elb_ms.gcsr, line: 371              */
typedef struct {
   volatile uint32_t intreg; /**< Offset 0x0 (R) */
   volatile uint32_t int_enable_rw_reg; /**< Offset 0x4 (R/W1S) */
   volatile uint32_t int_rw_reg; /**< Offset 0x8 (R) */
   uint8_t _pad0[0x4];
} Elb_ms_csr_int_groups, *PTR_Elb_ms_csr_int_groups;

/* Typedef for Group: elb_ms_csr::int_misc                                 */
/* Source filename: elba/design/ms/src/elb_ms.gcsr, line: 381              */
typedef struct {
   volatile uint32_t intreg; /**< Offset 0x0 (R/W1C) */
   volatile uint32_t int_test_set; /**< Offset 0x4 (R/W1S) */
   volatile uint32_t int_enable_set; /**< Offset 0x8 (R/W1S) */
   volatile uint32_t int_enable_clear; /**< Offset 0xc (R/W1C) */
} Elb_ms_csr_int_misc, *PTR_Elb_ms_csr_int_misc;

/* Typedef for Group: elb_ms_csr::int_prp1                                 */
/* Source filename: elba/design/ms/src/elb_ms.gcsr, line: 394              */
typedef struct {
   volatile uint32_t intreg; /**< Offset 0x0 (R/W1C) */
   volatile uint32_t int_test_set; /**< Offset 0x4 (R/W1S) */
   volatile uint32_t int_enable_set; /**< Offset 0x8 (R/W1S) */
   volatile uint32_t int_enable_clear; /**< Offset 0xc (R/W1C) */
} Elb_ms_csr_int_prp1, *PTR_Elb_ms_csr_int_prp1;

/* Typedef for Group: elb_ms_csr::int_prp2                                 */
/* Source filename: elba/design/ms/src/elb_ms.gcsr, line: 395              */
typedef struct {
   volatile uint32_t intreg; /**< Offset 0x0 (R/W1C) */
   volatile uint32_t int_test_set; /**< Offset 0x4 (R/W1S) */
   volatile uint32_t int_enable_set; /**< Offset 0x8 (R/W1S) */
   volatile uint32_t int_enable_clear; /**< Offset 0xc (R/W1C) */
} Elb_ms_csr_int_prp2, *PTR_Elb_ms_csr_int_prp2;

/* Typedef for Group: elb_ms_csr::int_prp3                                 */
/* Source filename: elba/design/ms/src/elb_ms.gcsr, line: 396              */
typedef struct {
   volatile uint32_t intreg; /**< Offset 0x0 (R/W1C) */
   volatile uint32_t int_test_set; /**< Offset 0x4 (R/W1S) */
   volatile uint32_t int_enable_set; /**< Offset 0x8 (R/W1S) */
   volatile uint32_t int_enable_clear; /**< Offset 0xc (R/W1C) */
} Elb_ms_csr_int_prp3, *PTR_Elb_ms_csr_int_prp3;

/* Typedef for Group: elb_ms_csr::int_prp4                                 */
/* Source filename: elba/design/ms/src/elb_ms.gcsr, line: 397              */
typedef struct {
   volatile uint32_t intreg; /**< Offset 0x0 (R/W1C) */
   volatile uint32_t int_test_set; /**< Offset 0x4 (R/W1S) */
   volatile uint32_t int_enable_set; /**< Offset 0x8 (R/W1S) */
   volatile uint32_t int_enable_clear; /**< Offset 0xc (R/W1C) */
} Elb_ms_csr_int_prp4, *PTR_Elb_ms_csr_int_prp4;

/* Typedef for Group: elb_ms_csr::int_prp5                                 */
/* Source filename: elba/design/ms/src/elb_ms.gcsr, line: 398              */
typedef struct {
   volatile uint32_t intreg; /**< Offset 0x0 (R/W1C) */
   volatile uint32_t int_test_set; /**< Offset 0x4 (R/W1S) */
   volatile uint32_t int_enable_set; /**< Offset 0x8 (R/W1S) */
   volatile uint32_t int_enable_clear; /**< Offset 0xc (R/W1C) */
} Elb_ms_csr_int_prp5, *PTR_Elb_ms_csr_int_prp5;

/* Typedef for Addressmap: elb_ms_csr                                      */
/* Source filename: elba/design/ms/src/elb_ms.gcsr, line: 399              */
typedef struct {
   volatile uint32_t base; /**< Offset 0x0 (R/W) */
   volatile uint32_t rdintr; /**< Offset 0x4 (R/W) */
   uint8_t _pad0[0xff8];
   Elb_mse_csr mse; /**< Offset 0x1000 (R/W) */
   volatile uint32_t cfg_ms; /**< Offset 0x2000 (R/W) */
   uint8_t _pad1[0x1c];
   volatile Elb_ms_csr_ms_addr_filter ms_addr_filter; /**< Offset 0x2020 (R/W) */
   volatile Elb_ms_csr_ms_security_filter ms_security_filter; /**< Offset 0x2040 (R/W) */
   uint8_t _pad2[0xa0];
   volatile Elb_ms_csr_ms_prp ms_prp; /**< Offset 0x2100 (R/W) */
   volatile uint32_t cfg_c2j_general; /**< Offset 0x2200 (R/W) */
   uint8_t _pad3[0xc];
   volatile Elb_ms_csr_cfg_c2j_tms cfg_c2j_tms; /**< Offset 0x2210 (R/W) */
   volatile Elb_ms_csr_cfg_c2j_tdi cfg_c2j_tdi; /**< Offset 0x2220 (R/W) */
   volatile Elb_ms_csr_sta_c2j_status sta_c2j_status; /**< Offset 0x2230 (R) */
   volatile uint32_t sta_tap_chipid; /**< Offset 0x2240 (R) */
   volatile uint32_t cfg_socket; /**< Offset 0x2244 (R/W) */
   volatile uint32_t cfg_sid2uid; /**< Offset 0x2248 (R/W) */
   volatile uint32_t sta_sid2uid; /**< Offset 0x224c (R) */
   volatile Elb_ms_csr_sta_sid2uid_pending sta_sid2uid_pending; /**< Offset 0x2250 (R) */
   volatile uint32_t cfg_j2c_attr; /**< Offset 0x2260 (R/W) */
   volatile uint32_t ms_cfg_debug; /**< Offset 0x2264 (R/W) */
   volatile Elb_ms_csr_pod_spi pod_spi; /**< Offset 0x2268 (R) */
   uint8_t _pad4[0x10];
   Elb_ms_csr_filter_addr_lo filter_addr_lo; /**< Offset 0x2280 (R/W) */
   Elb_ms_csr_filter_addr_hi filter_addr_hi; /**< Offset 0x2300 (R/W) */
   Elb_ms_csr_filter_addr_host filter_addr_host; /**< Offset 0x2380 (R/W) */
   Elb_ms_csr_filter_addr_pic filter_addr_pic; /**< Offset 0x2400 (R/W) */
   Elb_ms_csr_filter_addr_lif filter_addr_lif; /**< Offset 0x2480 (R/W) */
   Elb_ms_csr_filter_src filter_src; /**< Offset 0x2500 (R/W) */
   Elb_ms_csr_filter_axi_prot filter_axi_prot; /**< Offset 0x2580 (R/W) */
   Elb_ms_csr_filter_axi_cache filter_axi_cache; /**< Offset 0x2600 (R/W) */
   Elb_ms_csr_filter_acp filter_acp; /**< Offset 0x2680 (R/W) */
   Elb_ms_csr_filter_addr_ctl filter_addr_ctl; /**< Offset 0x2700 (R/W) */
   volatile uint32_t filter_freeze_ctl; /**< Offset 0x2780 (R/W) */
   uint8_t _pad5[0x7c];
   Elb_ms_csr_filter_hit_count filter_hit_count; /**< Offset 0x2800 (R/W) */
   volatile uint32_t CNT_read_deny; /**< Offset 0x2880 (R/W) */
   volatile uint32_t CNT_write_deny; /**< Offset 0x2884 (R/W) */
   volatile uint32_t CFG_clear_filter; /**< Offset 0x2888 (R/W) */
   volatile uint32_t STA_write_deny; /**< Offset 0x288c (R) */
   volatile uint32_t STA_read_deny; /**< Offset 0x2890 (R) */
   volatile uint32_t STA_reads; /**< Offset 0x2894 (R) */
   volatile uint32_t STA_writes; /**< Offset 0x2898 (R) */
   uint8_t _pad6[0x4];
   volatile Elb_ms_csr_STA_freeze STA_freeze; /**< Offset 0x28a0 (R) */
   volatile Elb_ms_csr_STA_interrupt STA_interrupt; /**< Offset 0x28b0 (R) */
   volatile Elb_ms_csr_filter_trace filter_trace; /**< Offset 0x28c0 (R/W) */
   volatile uint32_t filter_timeout; /**< Offset 0x28d0 (R/W) */
   uint8_t _pad7[0xc];
   Elb_ms_csr_int_filter int_filter; /**< Offset 0x28e0 (R/W) */
   volatile uint32_t csr_intr; /**< Offset 0x28f0 (R/W) */
   uint8_t _pad8[0xc];
   Elb_ms_csr_int_groups int_groups; /**< Offset 0x2900 (R/W) */
   Elb_ms_csr_int_misc int_misc; /**< Offset 0x2910 (R/W) */
   Elb_ms_csr_int_prp1 int_prp1; /**< Offset 0x2920 (R/W) */
   Elb_ms_csr_int_prp2 int_prp2; /**< Offset 0x2930 (R/W) */
   Elb_ms_csr_int_prp3 int_prp3; /**< Offset 0x2940 (R/W) */
   Elb_ms_csr_int_prp4 int_prp4; /**< Offset 0x2950 (R/W) */
   Elb_ms_csr_int_prp5 int_prp5; /**< Offset 0x2960 (R/W) */
   uint8_t _pad9[0x1690];
} Elb_ms_csr, *PTR_Elb_ms_csr;
#endif

#endif
