$date
	Wed Jun 11 19:51:43 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_cla $end
$var wire 4 ! sum [3:0] $end
$var wire 1 " carry $end
$var reg 4 # a [3:0] $end
$var reg 4 $ b [3:0] $end
$var reg 1 % cin $end
$scope module uut $end
$var wire 4 & a [3:0] $end
$var wire 4 ' b [3:0] $end
$var wire 1 " carry $end
$var wire 1 % cin $end
$var wire 1 ( cout0 $end
$var wire 1 ) cout1 $end
$var wire 1 * cout2 $end
$var wire 4 + sum [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 +
0*
0)
0(
b0 '
b0 &
0%
b0 $
b0 #
0"
b0 !
$end
#10
1*
1)
1(
b1000 !
b1000 +
b11 $
b11 '
b101 #
b101 &
#20
1"
b1 !
b1 +
1%
b1 $
b1 '
b1111 #
b1111 &
#30
b0 !
b0 +
b101 $
b101 '
b1010 #
b1010 &
#40
0)
0(
b1000 !
b1000 +
0%
b1100 $
b1100 '
b1100 #
b1100 &
#50
1)
1"
1(
1*
b0 !
b0 +
1%
b1001 $
b1001 '
b110 #
b110 &
#60
