Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Thu May  9 11:47:34 2024
| Host         : DESKTOP-F2KTFA0 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 32 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.122        0.000                      0                  281        0.118        0.000                      0                  281        4.500        0.000                       0                   147  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.122        0.000                      0                  281        0.118        0.000                      0                  281        4.500        0.000                       0                   147  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.122ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.118ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.122ns  (required time - arrival time)
  Source:                 design_1_i/IIR_Filter_0/inst/yn2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/IIR_Filter_0/inst/yn1_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.602ns  (logic 2.334ns (50.721%)  route 2.268ns (49.279%))
  Logic Levels:           8  (CARRY4=6 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.134ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         1.613     5.134    design_1_i/IIR_Filter_0/inst/ap_clk
    SLICE_X64Y79         FDRE                                         r  design_1_i/IIR_Filter_0/inst/yn2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y79         FDRE (Prop_fdre_C_Q)         0.518     5.652 f  design_1_i/IIR_Filter_0/inst/yn2_reg[6]/Q
                         net (fo=4, routed)           0.887     6.539    design_1_i/IIR_Filter_0/inst/yn2[6]
    SLICE_X63Y80         LUT3 (Prop_lut3_I0_O)        0.150     6.689 r  design_1_i/IIR_Filter_0/inst/y[8]_INST_0_i_3/O
                         net (fo=2, routed)           0.891     7.580    design_1_i/IIR_Filter_0/inst/y[8]_INST_0_i_3_n_0
    SLICE_X63Y80         LUT4 (Prop_lut4_I3_O)        0.326     7.906 r  design_1_i/IIR_Filter_0/inst/y[8]_INST_0_i_7/O
                         net (fo=1, routed)           0.000     7.906    design_1_i/IIR_Filter_0/inst/y[8]_INST_0_i_7_n_0
    SLICE_X63Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.456 r  design_1_i/IIR_Filter_0/inst/y[8]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     8.456    design_1_i/IIR_Filter_0/inst/y[8]_INST_0_n_0
    SLICE_X63Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.570 r  design_1_i/IIR_Filter_0/inst/y[12]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     8.570    design_1_i/IIR_Filter_0/inst/y[12]_INST_0_n_0
    SLICE_X63Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.684 r  design_1_i/IIR_Filter_0/inst/y[16]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     8.684    design_1_i/IIR_Filter_0/inst/y[16]_INST_0_n_0
    SLICE_X63Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.798 r  design_1_i/IIR_Filter_0/inst/y[20]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     8.798    design_1_i/IIR_Filter_0/inst/y[20]_INST_0_n_0
    SLICE_X63Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.912 r  design_1_i/IIR_Filter_0/inst/y[24]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     8.912    design_1_i/IIR_Filter_0/inst/y[24]_INST_0_n_0
    SLICE_X63Y85         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.246 r  design_1_i/IIR_Filter_0/inst/y[28]_INST_0/O[1]
                         net (fo=2, routed)           0.490     9.736    design_1_i/IIR_Filter_0/inst/y[29]
    SLICE_X64Y85         FDRE                                         r  design_1_i/IIR_Filter_0/inst/yn1_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         1.504    14.845    design_1_i/IIR_Filter_0/inst/ap_clk
    SLICE_X64Y85         FDRE                                         r  design_1_i/IIR_Filter_0/inst/yn1_reg[29]/C
                         clock pessimism              0.272    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X64Y85         FDRE (Setup_fdre_C_D)       -0.224    14.858    design_1_i/IIR_Filter_0/inst/yn1_reg[29]
  -------------------------------------------------------------------
                         required time                         14.858    
                         arrival time                          -9.736    
  -------------------------------------------------------------------
                         slack                                  5.122    

Slack (MET) :             5.170ns  (required time - arrival time)
  Source:                 design_1_i/IIR_Filter_0/inst/yn2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/IIR_Filter_0/inst/yn1_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.552ns  (logic 2.125ns (46.685%)  route 2.427ns (53.315%))
  Logic Levels:           7  (CARRY4=5 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.134ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         1.613     5.134    design_1_i/IIR_Filter_0/inst/ap_clk
    SLICE_X64Y79         FDRE                                         r  design_1_i/IIR_Filter_0/inst/yn2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y79         FDRE (Prop_fdre_C_Q)         0.518     5.652 f  design_1_i/IIR_Filter_0/inst/yn2_reg[6]/Q
                         net (fo=4, routed)           0.887     6.539    design_1_i/IIR_Filter_0/inst/yn2[6]
    SLICE_X63Y80         LUT3 (Prop_lut3_I0_O)        0.150     6.689 r  design_1_i/IIR_Filter_0/inst/y[8]_INST_0_i_3/O
                         net (fo=2, routed)           0.891     7.580    design_1_i/IIR_Filter_0/inst/y[8]_INST_0_i_3_n_0
    SLICE_X63Y80         LUT4 (Prop_lut4_I3_O)        0.326     7.906 r  design_1_i/IIR_Filter_0/inst/y[8]_INST_0_i_7/O
                         net (fo=1, routed)           0.000     7.906    design_1_i/IIR_Filter_0/inst/y[8]_INST_0_i_7_n_0
    SLICE_X63Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.456 r  design_1_i/IIR_Filter_0/inst/y[8]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     8.456    design_1_i/IIR_Filter_0/inst/y[8]_INST_0_n_0
    SLICE_X63Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.570 r  design_1_i/IIR_Filter_0/inst/y[12]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     8.570    design_1_i/IIR_Filter_0/inst/y[12]_INST_0_n_0
    SLICE_X63Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.684 r  design_1_i/IIR_Filter_0/inst/y[16]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     8.684    design_1_i/IIR_Filter_0/inst/y[16]_INST_0_n_0
    SLICE_X63Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.798 r  design_1_i/IIR_Filter_0/inst/y[20]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     8.798    design_1_i/IIR_Filter_0/inst/y[20]_INST_0_n_0
    SLICE_X63Y84         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.037 r  design_1_i/IIR_Filter_0/inst/y[24]_INST_0/O[2]
                         net (fo=2, routed)           0.649     9.686    design_1_i/IIR_Filter_0/inst/y[26]
    SLICE_X64Y84         FDRE                                         r  design_1_i/IIR_Filter_0/inst/yn1_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         1.503    14.844    design_1_i/IIR_Filter_0/inst/ap_clk
    SLICE_X64Y84         FDRE                                         r  design_1_i/IIR_Filter_0/inst/yn1_reg[26]/C
                         clock pessimism              0.272    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X64Y84         FDRE (Setup_fdre_C_D)       -0.225    14.856    design_1_i/IIR_Filter_0/inst/yn1_reg[26]
  -------------------------------------------------------------------
                         required time                         14.856    
                         arrival time                          -9.686    
  -------------------------------------------------------------------
                         slack                                  5.170    

Slack (MET) :             5.182ns  (required time - arrival time)
  Source:                 design_1_i/IIR_Filter_0/inst/yn2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/IIR_Filter_0/inst/yn1_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.540ns  (logic 2.313ns (50.952%)  route 2.227ns (49.048%))
  Logic Levels:           8  (CARRY4=6 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.134ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         1.613     5.134    design_1_i/IIR_Filter_0/inst/ap_clk
    SLICE_X64Y79         FDRE                                         r  design_1_i/IIR_Filter_0/inst/yn2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y79         FDRE (Prop_fdre_C_Q)         0.518     5.652 f  design_1_i/IIR_Filter_0/inst/yn2_reg[6]/Q
                         net (fo=4, routed)           0.887     6.539    design_1_i/IIR_Filter_0/inst/yn2[6]
    SLICE_X63Y80         LUT3 (Prop_lut3_I0_O)        0.150     6.689 r  design_1_i/IIR_Filter_0/inst/y[8]_INST_0_i_3/O
                         net (fo=2, routed)           0.891     7.580    design_1_i/IIR_Filter_0/inst/y[8]_INST_0_i_3_n_0
    SLICE_X63Y80         LUT4 (Prop_lut4_I3_O)        0.326     7.906 r  design_1_i/IIR_Filter_0/inst/y[8]_INST_0_i_7/O
                         net (fo=1, routed)           0.000     7.906    design_1_i/IIR_Filter_0/inst/y[8]_INST_0_i_7_n_0
    SLICE_X63Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.456 r  design_1_i/IIR_Filter_0/inst/y[8]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     8.456    design_1_i/IIR_Filter_0/inst/y[8]_INST_0_n_0
    SLICE_X63Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.570 r  design_1_i/IIR_Filter_0/inst/y[12]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     8.570    design_1_i/IIR_Filter_0/inst/y[12]_INST_0_n_0
    SLICE_X63Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.684 r  design_1_i/IIR_Filter_0/inst/y[16]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     8.684    design_1_i/IIR_Filter_0/inst/y[16]_INST_0_n_0
    SLICE_X63Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.798 r  design_1_i/IIR_Filter_0/inst/y[20]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     8.798    design_1_i/IIR_Filter_0/inst/y[20]_INST_0_n_0
    SLICE_X63Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.912 r  design_1_i/IIR_Filter_0/inst/y[24]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     8.912    design_1_i/IIR_Filter_0/inst/y[24]_INST_0_n_0
    SLICE_X63Y85         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.225 r  design_1_i/IIR_Filter_0/inst/y[28]_INST_0/O[3]
                         net (fo=2, routed)           0.448     9.673    design_1_i/IIR_Filter_0/inst/y[31]
    SLICE_X64Y84         FDRE                                         r  design_1_i/IIR_Filter_0/inst/yn1_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         1.503    14.844    design_1_i/IIR_Filter_0/inst/ap_clk
    SLICE_X64Y84         FDRE                                         r  design_1_i/IIR_Filter_0/inst/yn1_reg[31]/C
                         clock pessimism              0.272    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X64Y84         FDRE (Setup_fdre_C_D)       -0.225    14.856    design_1_i/IIR_Filter_0/inst/yn1_reg[31]
  -------------------------------------------------------------------
                         required time                         14.856    
                         arrival time                          -9.673    
  -------------------------------------------------------------------
                         slack                                  5.182    

Slack (MET) :             5.237ns  (required time - arrival time)
  Source:                 design_1_i/IIR_Filter_0/inst/yn2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/IIR_Filter_0/inst/yn1_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.469ns  (logic 2.199ns (49.203%)  route 2.270ns (50.797%))
  Logic Levels:           7  (CARRY4=5 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.134ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         1.613     5.134    design_1_i/IIR_Filter_0/inst/ap_clk
    SLICE_X64Y79         FDRE                                         r  design_1_i/IIR_Filter_0/inst/yn2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y79         FDRE (Prop_fdre_C_Q)         0.518     5.652 f  design_1_i/IIR_Filter_0/inst/yn2_reg[6]/Q
                         net (fo=4, routed)           0.887     6.539    design_1_i/IIR_Filter_0/inst/yn2[6]
    SLICE_X63Y80         LUT3 (Prop_lut3_I0_O)        0.150     6.689 r  design_1_i/IIR_Filter_0/inst/y[8]_INST_0_i_3/O
                         net (fo=2, routed)           0.891     7.580    design_1_i/IIR_Filter_0/inst/y[8]_INST_0_i_3_n_0
    SLICE_X63Y80         LUT4 (Prop_lut4_I3_O)        0.326     7.906 r  design_1_i/IIR_Filter_0/inst/y[8]_INST_0_i_7/O
                         net (fo=1, routed)           0.000     7.906    design_1_i/IIR_Filter_0/inst/y[8]_INST_0_i_7_n_0
    SLICE_X63Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.456 r  design_1_i/IIR_Filter_0/inst/y[8]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     8.456    design_1_i/IIR_Filter_0/inst/y[8]_INST_0_n_0
    SLICE_X63Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.570 r  design_1_i/IIR_Filter_0/inst/y[12]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     8.570    design_1_i/IIR_Filter_0/inst/y[12]_INST_0_n_0
    SLICE_X63Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.684 r  design_1_i/IIR_Filter_0/inst/y[16]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     8.684    design_1_i/IIR_Filter_0/inst/y[16]_INST_0_n_0
    SLICE_X63Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.798 r  design_1_i/IIR_Filter_0/inst/y[20]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     8.798    design_1_i/IIR_Filter_0/inst/y[20]_INST_0_n_0
    SLICE_X63Y84         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.111 r  design_1_i/IIR_Filter_0/inst/y[24]_INST_0/O[3]
                         net (fo=2, routed)           0.492     9.603    design_1_i/IIR_Filter_0/inst/y[27]
    SLICE_X65Y84         FDRE                                         r  design_1_i/IIR_Filter_0/inst/yn1_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         1.503    14.844    design_1_i/IIR_Filter_0/inst/ap_clk
    SLICE_X65Y84         FDRE                                         r  design_1_i/IIR_Filter_0/inst/yn1_reg[27]/C
                         clock pessimism              0.272    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X65Y84         FDRE (Setup_fdre_C_D)       -0.240    14.841    design_1_i/IIR_Filter_0/inst/yn1_reg[27]
  -------------------------------------------------------------------
                         required time                         14.841    
                         arrival time                          -9.603    
  -------------------------------------------------------------------
                         slack                                  5.237    

Slack (MET) :             5.251ns  (required time - arrival time)
  Source:                 design_1_i/IIR_Filter_0/inst/yn2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/IIR_Filter_0/inst/yn1_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.491ns  (logic 2.223ns (49.503%)  route 2.268ns (50.497%))
  Logic Levels:           8  (CARRY4=6 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.134ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         1.613     5.134    design_1_i/IIR_Filter_0/inst/ap_clk
    SLICE_X64Y79         FDRE                                         r  design_1_i/IIR_Filter_0/inst/yn2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y79         FDRE (Prop_fdre_C_Q)         0.518     5.652 f  design_1_i/IIR_Filter_0/inst/yn2_reg[6]/Q
                         net (fo=4, routed)           0.887     6.539    design_1_i/IIR_Filter_0/inst/yn2[6]
    SLICE_X63Y80         LUT3 (Prop_lut3_I0_O)        0.150     6.689 r  design_1_i/IIR_Filter_0/inst/y[8]_INST_0_i_3/O
                         net (fo=2, routed)           0.891     7.580    design_1_i/IIR_Filter_0/inst/y[8]_INST_0_i_3_n_0
    SLICE_X63Y80         LUT4 (Prop_lut4_I3_O)        0.326     7.906 r  design_1_i/IIR_Filter_0/inst/y[8]_INST_0_i_7/O
                         net (fo=1, routed)           0.000     7.906    design_1_i/IIR_Filter_0/inst/y[8]_INST_0_i_7_n_0
    SLICE_X63Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.456 r  design_1_i/IIR_Filter_0/inst/y[8]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     8.456    design_1_i/IIR_Filter_0/inst/y[8]_INST_0_n_0
    SLICE_X63Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.570 r  design_1_i/IIR_Filter_0/inst/y[12]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     8.570    design_1_i/IIR_Filter_0/inst/y[12]_INST_0_n_0
    SLICE_X63Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.684 r  design_1_i/IIR_Filter_0/inst/y[16]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     8.684    design_1_i/IIR_Filter_0/inst/y[16]_INST_0_n_0
    SLICE_X63Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.798 r  design_1_i/IIR_Filter_0/inst/y[20]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     8.798    design_1_i/IIR_Filter_0/inst/y[20]_INST_0_n_0
    SLICE_X63Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.912 r  design_1_i/IIR_Filter_0/inst/y[24]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     8.912    design_1_i/IIR_Filter_0/inst/y[24]_INST_0_n_0
    SLICE_X63Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.135 r  design_1_i/IIR_Filter_0/inst/y[28]_INST_0/O[0]
                         net (fo=2, routed)           0.490     9.625    design_1_i/IIR_Filter_0/inst/y[28]
    SLICE_X64Y85         FDRE                                         r  design_1_i/IIR_Filter_0/inst/yn1_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         1.504    14.845    design_1_i/IIR_Filter_0/inst/ap_clk
    SLICE_X64Y85         FDRE                                         r  design_1_i/IIR_Filter_0/inst/yn1_reg[28]/C
                         clock pessimism              0.272    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X64Y85         FDRE (Setup_fdre_C_D)       -0.206    14.876    design_1_i/IIR_Filter_0/inst/yn1_reg[28]
  -------------------------------------------------------------------
                         required time                         14.876    
                         arrival time                          -9.625    
  -------------------------------------------------------------------
                         slack                                  5.251    

Slack (MET) :             5.270ns  (required time - arrival time)
  Source:                 design_1_i/IIR_Filter_0/inst/yn2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/IIR_Filter_0/inst/yn1_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.415ns  (logic 1.992ns (45.119%)  route 2.423ns (54.881%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.134ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         1.613     5.134    design_1_i/IIR_Filter_0/inst/ap_clk
    SLICE_X64Y79         FDRE                                         r  design_1_i/IIR_Filter_0/inst/yn2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y79         FDRE (Prop_fdre_C_Q)         0.518     5.652 f  design_1_i/IIR_Filter_0/inst/yn2_reg[6]/Q
                         net (fo=4, routed)           0.887     6.539    design_1_i/IIR_Filter_0/inst/yn2[6]
    SLICE_X63Y80         LUT3 (Prop_lut3_I0_O)        0.150     6.689 r  design_1_i/IIR_Filter_0/inst/y[8]_INST_0_i_3/O
                         net (fo=2, routed)           0.891     7.580    design_1_i/IIR_Filter_0/inst/y[8]_INST_0_i_3_n_0
    SLICE_X63Y80         LUT4 (Prop_lut4_I3_O)        0.326     7.906 r  design_1_i/IIR_Filter_0/inst/y[8]_INST_0_i_7/O
                         net (fo=1, routed)           0.000     7.906    design_1_i/IIR_Filter_0/inst/y[8]_INST_0_i_7_n_0
    SLICE_X63Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.456 r  design_1_i/IIR_Filter_0/inst/y[8]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     8.456    design_1_i/IIR_Filter_0/inst/y[8]_INST_0_n_0
    SLICE_X63Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.570 r  design_1_i/IIR_Filter_0/inst/y[12]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     8.570    design_1_i/IIR_Filter_0/inst/y[12]_INST_0_n_0
    SLICE_X63Y82         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.904 r  design_1_i/IIR_Filter_0/inst/y[16]_INST_0/O[1]
                         net (fo=2, routed)           0.645     9.549    design_1_i/IIR_Filter_0/inst/y[17]
    SLICE_X65Y82         FDRE                                         r  design_1_i/IIR_Filter_0/inst/yn1_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         1.501    14.842    design_1_i/IIR_Filter_0/inst/ap_clk
    SLICE_X65Y82         FDRE                                         r  design_1_i/IIR_Filter_0/inst/yn1_reg[17]/C
                         clock pessimism              0.272    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X65Y82         FDRE (Setup_fdre_C_D)       -0.260    14.819    design_1_i/IIR_Filter_0/inst/yn1_reg[17]
  -------------------------------------------------------------------
                         required time                         14.819    
                         arrival time                          -9.549    
  -------------------------------------------------------------------
                         slack                                  5.270    

Slack (MET) :             5.334ns  (required time - arrival time)
  Source:                 design_1_i/IIR_Filter_0/inst/yn2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/IIR_Filter_0/inst/yn1_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.368ns  (logic 2.239ns (51.257%)  route 2.129ns (48.743%))
  Logic Levels:           8  (CARRY4=6 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.134ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         1.613     5.134    design_1_i/IIR_Filter_0/inst/ap_clk
    SLICE_X64Y79         FDRE                                         r  design_1_i/IIR_Filter_0/inst/yn2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y79         FDRE (Prop_fdre_C_Q)         0.518     5.652 f  design_1_i/IIR_Filter_0/inst/yn2_reg[6]/Q
                         net (fo=4, routed)           0.887     6.539    design_1_i/IIR_Filter_0/inst/yn2[6]
    SLICE_X63Y80         LUT3 (Prop_lut3_I0_O)        0.150     6.689 r  design_1_i/IIR_Filter_0/inst/y[8]_INST_0_i_3/O
                         net (fo=2, routed)           0.891     7.580    design_1_i/IIR_Filter_0/inst/y[8]_INST_0_i_3_n_0
    SLICE_X63Y80         LUT4 (Prop_lut4_I3_O)        0.326     7.906 r  design_1_i/IIR_Filter_0/inst/y[8]_INST_0_i_7/O
                         net (fo=1, routed)           0.000     7.906    design_1_i/IIR_Filter_0/inst/y[8]_INST_0_i_7_n_0
    SLICE_X63Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.456 r  design_1_i/IIR_Filter_0/inst/y[8]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     8.456    design_1_i/IIR_Filter_0/inst/y[8]_INST_0_n_0
    SLICE_X63Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.570 r  design_1_i/IIR_Filter_0/inst/y[12]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     8.570    design_1_i/IIR_Filter_0/inst/y[12]_INST_0_n_0
    SLICE_X63Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.684 r  design_1_i/IIR_Filter_0/inst/y[16]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     8.684    design_1_i/IIR_Filter_0/inst/y[16]_INST_0_n_0
    SLICE_X63Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.798 r  design_1_i/IIR_Filter_0/inst/y[20]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     8.798    design_1_i/IIR_Filter_0/inst/y[20]_INST_0_n_0
    SLICE_X63Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.912 r  design_1_i/IIR_Filter_0/inst/y[24]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     8.912    design_1_i/IIR_Filter_0/inst/y[24]_INST_0_n_0
    SLICE_X63Y85         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.151 r  design_1_i/IIR_Filter_0/inst/y[28]_INST_0/O[2]
                         net (fo=2, routed)           0.351     9.502    design_1_i/IIR_Filter_0/inst/y[30]
    SLICE_X63Y86         FDRE                                         r  design_1_i/IIR_Filter_0/inst/yn1_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         1.504    14.845    design_1_i/IIR_Filter_0/inst/ap_clk
    SLICE_X63Y86         FDRE                                         r  design_1_i/IIR_Filter_0/inst/yn1_reg[30]/C
                         clock pessimism              0.272    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X63Y86         FDRE (Setup_fdre_C_D)       -0.245    14.837    design_1_i/IIR_Filter_0/inst/yn1_reg[30]
  -------------------------------------------------------------------
                         required time                         14.837    
                         arrival time                          -9.502    
  -------------------------------------------------------------------
                         slack                                  5.334    

Slack (MET) :             5.372ns  (required time - arrival time)
  Source:                 design_1_i/IIR_Filter_0/inst/yn2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/IIR_Filter_0/inst/yn1_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.335ns  (logic 2.220ns (51.216%)  route 2.115ns (48.783%))
  Logic Levels:           7  (CARRY4=5 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.134ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         1.613     5.134    design_1_i/IIR_Filter_0/inst/ap_clk
    SLICE_X64Y79         FDRE                                         r  design_1_i/IIR_Filter_0/inst/yn2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y79         FDRE (Prop_fdre_C_Q)         0.518     5.652 f  design_1_i/IIR_Filter_0/inst/yn2_reg[6]/Q
                         net (fo=4, routed)           0.887     6.539    design_1_i/IIR_Filter_0/inst/yn2[6]
    SLICE_X63Y80         LUT3 (Prop_lut3_I0_O)        0.150     6.689 r  design_1_i/IIR_Filter_0/inst/y[8]_INST_0_i_3/O
                         net (fo=2, routed)           0.891     7.580    design_1_i/IIR_Filter_0/inst/y[8]_INST_0_i_3_n_0
    SLICE_X63Y80         LUT4 (Prop_lut4_I3_O)        0.326     7.906 r  design_1_i/IIR_Filter_0/inst/y[8]_INST_0_i_7/O
                         net (fo=1, routed)           0.000     7.906    design_1_i/IIR_Filter_0/inst/y[8]_INST_0_i_7_n_0
    SLICE_X63Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.456 r  design_1_i/IIR_Filter_0/inst/y[8]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     8.456    design_1_i/IIR_Filter_0/inst/y[8]_INST_0_n_0
    SLICE_X63Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.570 r  design_1_i/IIR_Filter_0/inst/y[12]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     8.570    design_1_i/IIR_Filter_0/inst/y[12]_INST_0_n_0
    SLICE_X63Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.684 r  design_1_i/IIR_Filter_0/inst/y[16]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     8.684    design_1_i/IIR_Filter_0/inst/y[16]_INST_0_n_0
    SLICE_X63Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.798 r  design_1_i/IIR_Filter_0/inst/y[20]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     8.798    design_1_i/IIR_Filter_0/inst/y[20]_INST_0_n_0
    SLICE_X63Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.132 r  design_1_i/IIR_Filter_0/inst/y[24]_INST_0/O[1]
                         net (fo=2, routed)           0.336     9.468    design_1_i/IIR_Filter_0/inst/y[25]
    SLICE_X65Y84         FDRE                                         r  design_1_i/IIR_Filter_0/inst/yn1_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         1.503    14.844    design_1_i/IIR_Filter_0/inst/ap_clk
    SLICE_X65Y84         FDRE                                         r  design_1_i/IIR_Filter_0/inst/yn1_reg[25]/C
                         clock pessimism              0.272    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X65Y84         FDRE (Setup_fdre_C_D)       -0.240    14.841    design_1_i/IIR_Filter_0/inst/yn1_reg[25]
  -------------------------------------------------------------------
                         required time                         14.841    
                         arrival time                          -9.468    
  -------------------------------------------------------------------
                         slack                                  5.372    

Slack (MET) :             5.438ns  (required time - arrival time)
  Source:                 design_1_i/IIR_Filter_0/inst/yn2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/IIR_Filter_0/inst/yn1_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.279ns  (logic 1.878ns (43.891%)  route 2.401ns (56.109%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns = ( 14.840 - 10.000 ) 
    Source Clock Delay      (SCD):    5.134ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         1.613     5.134    design_1_i/IIR_Filter_0/inst/ap_clk
    SLICE_X64Y79         FDRE                                         r  design_1_i/IIR_Filter_0/inst/yn2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y79         FDRE (Prop_fdre_C_Q)         0.518     5.652 f  design_1_i/IIR_Filter_0/inst/yn2_reg[6]/Q
                         net (fo=4, routed)           0.887     6.539    design_1_i/IIR_Filter_0/inst/yn2[6]
    SLICE_X63Y80         LUT3 (Prop_lut3_I0_O)        0.150     6.689 r  design_1_i/IIR_Filter_0/inst/y[8]_INST_0_i_3/O
                         net (fo=2, routed)           0.891     7.580    design_1_i/IIR_Filter_0/inst/y[8]_INST_0_i_3_n_0
    SLICE_X63Y80         LUT4 (Prop_lut4_I3_O)        0.326     7.906 r  design_1_i/IIR_Filter_0/inst/y[8]_INST_0_i_7/O
                         net (fo=1, routed)           0.000     7.906    design_1_i/IIR_Filter_0/inst/y[8]_INST_0_i_7_n_0
    SLICE_X63Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.456 r  design_1_i/IIR_Filter_0/inst/y[8]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     8.456    design_1_i/IIR_Filter_0/inst/y[8]_INST_0_n_0
    SLICE_X63Y81         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.790 r  design_1_i/IIR_Filter_0/inst/y[12]_INST_0/O[1]
                         net (fo=2, routed)           0.623     9.413    design_1_i/IIR_Filter_0/inst/y[13]
    SLICE_X64Y81         FDRE                                         r  design_1_i/IIR_Filter_0/inst/yn1_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         1.499    14.840    design_1_i/IIR_Filter_0/inst/ap_clk
    SLICE_X64Y81         FDRE                                         r  design_1_i/IIR_Filter_0/inst/yn1_reg[13]/C
                         clock pessimism              0.272    15.112    
                         clock uncertainty           -0.035    15.077    
    SLICE_X64Y81         FDRE (Setup_fdre_C_D)       -0.226    14.851    design_1_i/IIR_Filter_0/inst/yn1_reg[13]
  -------------------------------------------------------------------
                         required time                         14.851    
                         arrival time                          -9.413    
  -------------------------------------------------------------------
                         slack                                  5.438    

Slack (MET) :             5.465ns  (required time - arrival time)
  Source:                 design_1_i/IIR_Filter_0/inst/yn2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/IIR_Filter_0/inst/yn1_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.226ns  (logic 2.109ns (49.911%)  route 2.117ns (50.089%))
  Logic Levels:           7  (CARRY4=5 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.134ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         1.613     5.134    design_1_i/IIR_Filter_0/inst/ap_clk
    SLICE_X64Y79         FDRE                                         r  design_1_i/IIR_Filter_0/inst/yn2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y79         FDRE (Prop_fdre_C_Q)         0.518     5.652 f  design_1_i/IIR_Filter_0/inst/yn2_reg[6]/Q
                         net (fo=4, routed)           0.887     6.539    design_1_i/IIR_Filter_0/inst/yn2[6]
    SLICE_X63Y80         LUT3 (Prop_lut3_I0_O)        0.150     6.689 r  design_1_i/IIR_Filter_0/inst/y[8]_INST_0_i_3/O
                         net (fo=2, routed)           0.891     7.580    design_1_i/IIR_Filter_0/inst/y[8]_INST_0_i_3_n_0
    SLICE_X63Y80         LUT4 (Prop_lut4_I3_O)        0.326     7.906 r  design_1_i/IIR_Filter_0/inst/y[8]_INST_0_i_7/O
                         net (fo=1, routed)           0.000     7.906    design_1_i/IIR_Filter_0/inst/y[8]_INST_0_i_7_n_0
    SLICE_X63Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.456 r  design_1_i/IIR_Filter_0/inst/y[8]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     8.456    design_1_i/IIR_Filter_0/inst/y[8]_INST_0_n_0
    SLICE_X63Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.570 r  design_1_i/IIR_Filter_0/inst/y[12]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     8.570    design_1_i/IIR_Filter_0/inst/y[12]_INST_0_n_0
    SLICE_X63Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.684 r  design_1_i/IIR_Filter_0/inst/y[16]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     8.684    design_1_i/IIR_Filter_0/inst/y[16]_INST_0_n_0
    SLICE_X63Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.798 r  design_1_i/IIR_Filter_0/inst/y[20]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     8.798    design_1_i/IIR_Filter_0/inst/y[20]_INST_0_n_0
    SLICE_X63Y84         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.021 r  design_1_i/IIR_Filter_0/inst/y[24]_INST_0/O[0]
                         net (fo=2, routed)           0.338     9.359    design_1_i/IIR_Filter_0/inst/y[24]
    SLICE_X65Y84         FDRE                                         r  design_1_i/IIR_Filter_0/inst/yn1_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         1.503    14.844    design_1_i/IIR_Filter_0/inst/ap_clk
    SLICE_X65Y84         FDRE                                         r  design_1_i/IIR_Filter_0/inst/yn1_reg[24]/C
                         clock pessimism              0.272    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X65Y84         FDRE (Setup_fdre_C_D)       -0.256    14.825    design_1_i/IIR_Filter_0/inst/yn1_reg[24]
  -------------------------------------------------------------------
                         required time                         14.825    
                         arrival time                          -9.359    
  -------------------------------------------------------------------
                         slack                                  5.465    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 design_1_i/IIR_Filter_0/inst/yn1_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/IIR_Filter_0/inst/yn2_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.141ns (68.037%)  route 0.066ns (31.963%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         0.589     1.472    design_1_i/IIR_Filter_0/inst/ap_clk
    SLICE_X65Y84         FDRE                                         r  design_1_i/IIR_Filter_0/inst/yn1_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y84         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  design_1_i/IIR_Filter_0/inst/yn1_reg[24]/Q
                         net (fo=3, routed)           0.066     1.679    design_1_i/IIR_Filter_0/inst/yn1[24]
    SLICE_X64Y84         FDRE                                         r  design_1_i/IIR_Filter_0/inst/yn2_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         0.857     1.985    design_1_i/IIR_Filter_0/inst/ap_clk
    SLICE_X64Y84         FDRE                                         r  design_1_i/IIR_Filter_0/inst/yn2_reg[24]/C
                         clock pessimism             -0.500     1.485    
    SLICE_X64Y84         FDRE (Hold_fdre_C_D)         0.076     1.561    design_1_i/IIR_Filter_0/inst/yn2_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.679    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 design_1_i/IIR_Filter_0/inst/xn1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/IIR_Filter_0/inst/xn2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.454%)  route 0.068ns (32.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         0.583     1.466    design_1_i/IIR_Filter_0/inst/ap_clk
    SLICE_X61Y79         FDRE                                         r  design_1_i/IIR_Filter_0/inst/xn1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y79         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  design_1_i/IIR_Filter_0/inst/xn1_reg[7]/Q
                         net (fo=3, routed)           0.068     1.675    design_1_i/IIR_Filter_0/inst/xn1[7]
    SLICE_X61Y79         FDRE                                         r  design_1_i/IIR_Filter_0/inst/xn2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         0.850     1.978    design_1_i/IIR_Filter_0/inst/ap_clk
    SLICE_X61Y79         FDRE                                         r  design_1_i/IIR_Filter_0/inst/xn2_reg[7]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X61Y79         FDRE (Hold_fdre_C_D)         0.078     1.544    design_1_i/IIR_Filter_0/inst/xn2_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.675    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 design_1_i/IIR_Filter_0/inst/xn1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/IIR_Filter_0/inst/xn2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.454%)  route 0.068ns (32.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         0.583     1.466    design_1_i/IIR_Filter_0/inst/ap_clk
    SLICE_X61Y79         FDRE                                         r  design_1_i/IIR_Filter_0/inst/xn1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y79         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  design_1_i/IIR_Filter_0/inst/xn1_reg[6]/Q
                         net (fo=3, routed)           0.068     1.675    design_1_i/IIR_Filter_0/inst/xn1[6]
    SLICE_X61Y79         FDRE                                         r  design_1_i/IIR_Filter_0/inst/xn2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         0.850     1.978    design_1_i/IIR_Filter_0/inst/ap_clk
    SLICE_X61Y79         FDRE                                         r  design_1_i/IIR_Filter_0/inst/xn2_reg[6]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X61Y79         FDRE (Hold_fdre_C_D)         0.076     1.542    design_1_i/IIR_Filter_0/inst/xn2_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.675    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 design_1_i/IIR_Filter_0/inst/xn1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/IIR_Filter_0/inst/xn2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.454%)  route 0.068ns (32.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         0.583     1.466    design_1_i/IIR_Filter_0/inst/ap_clk
    SLICE_X61Y79         FDRE                                         r  design_1_i/IIR_Filter_0/inst/xn1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y79         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  design_1_i/IIR_Filter_0/inst/xn1_reg[4]/Q
                         net (fo=3, routed)           0.068     1.675    design_1_i/IIR_Filter_0/inst/xn1[4]
    SLICE_X61Y79         FDRE                                         r  design_1_i/IIR_Filter_0/inst/xn2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         0.850     1.978    design_1_i/IIR_Filter_0/inst/ap_clk
    SLICE_X61Y79         FDRE                                         r  design_1_i/IIR_Filter_0/inst/xn2_reg[4]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X61Y79         FDRE (Hold_fdre_C_D)         0.075     1.541    design_1_i/IIR_Filter_0/inst/xn2_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.675    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 design_1_i/IIR_Filter_0/inst/xn1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/IIR_Filter_0/inst/xn2_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.454%)  route 0.068ns (32.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         0.583     1.466    design_1_i/IIR_Filter_0/inst/ap_clk
    SLICE_X61Y79         FDRE                                         r  design_1_i/IIR_Filter_0/inst/xn1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y79         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  design_1_i/IIR_Filter_0/inst/xn1_reg[5]/Q
                         net (fo=3, routed)           0.068     1.675    design_1_i/IIR_Filter_0/inst/xn1[5]
    SLICE_X61Y79         FDRE                                         r  design_1_i/IIR_Filter_0/inst/xn2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         0.850     1.978    design_1_i/IIR_Filter_0/inst/ap_clk
    SLICE_X61Y79         FDRE                                         r  design_1_i/IIR_Filter_0/inst/xn2_reg[5]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X61Y79         FDRE (Hold_fdre_C_D)         0.071     1.537    design_1_i/IIR_Filter_0/inst/xn2_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.675    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 design_1_i/IIR_Filter_0/inst/yn1_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/IIR_Filter_0/inst/yn2_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.164ns (70.660%)  route 0.068ns (29.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         0.589     1.472    design_1_i/IIR_Filter_0/inst/ap_clk
    SLICE_X64Y84         FDRE                                         r  design_1_i/IIR_Filter_0/inst/yn1_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y84         FDRE (Prop_fdre_C_Q)         0.164     1.636 r  design_1_i/IIR_Filter_0/inst/yn1_reg[26]/Q
                         net (fo=3, routed)           0.068     1.704    design_1_i/IIR_Filter_0/inst/yn1[26]
    SLICE_X64Y84         FDRE                                         r  design_1_i/IIR_Filter_0/inst/yn2_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         0.857     1.985    design_1_i/IIR_Filter_0/inst/ap_clk
    SLICE_X64Y84         FDRE                                         r  design_1_i/IIR_Filter_0/inst/yn2_reg[26]/C
                         clock pessimism             -0.513     1.472    
    SLICE_X64Y84         FDRE (Hold_fdre_C_D)         0.060     1.532    design_1_i/IIR_Filter_0/inst/yn2_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.532    
                         arrival time                           1.704    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 design_1_i/IIR_Filter_0/inst/yn1_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/IIR_Filter_0/inst/yn2_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.180%)  route 0.124ns (46.820%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         0.586     1.469    design_1_i/IIR_Filter_0/inst/ap_clk
    SLICE_X65Y81         FDRE                                         r  design_1_i/IIR_Filter_0/inst/yn1_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y81         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  design_1_i/IIR_Filter_0/inst/yn1_reg[15]/Q
                         net (fo=3, routed)           0.124     1.734    design_1_i/IIR_Filter_0/inst/yn1[15]
    SLICE_X64Y81         FDRE                                         r  design_1_i/IIR_Filter_0/inst/yn2_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         0.854     1.982    design_1_i/IIR_Filter_0/inst/ap_clk
    SLICE_X64Y81         FDRE                                         r  design_1_i/IIR_Filter_0/inst/yn2_reg[15]/C
                         clock pessimism             -0.500     1.482    
    SLICE_X64Y81         FDRE (Hold_fdre_C_D)         0.053     1.535    design_1_i/IIR_Filter_0/inst/yn2_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.535    
                         arrival time                           1.734    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 design_1_i/IIR_Filter_0/inst/yn1_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/IIR_Filter_0/inst/yn2_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.180%)  route 0.124ns (46.820%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         0.589     1.472    design_1_i/IIR_Filter_0/inst/ap_clk
    SLICE_X65Y84         FDRE                                         r  design_1_i/IIR_Filter_0/inst/yn1_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y84         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  design_1_i/IIR_Filter_0/inst/yn1_reg[27]/Q
                         net (fo=3, routed)           0.124     1.737    design_1_i/IIR_Filter_0/inst/yn1[27]
    SLICE_X64Y84         FDRE                                         r  design_1_i/IIR_Filter_0/inst/yn2_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         0.857     1.985    design_1_i/IIR_Filter_0/inst/ap_clk
    SLICE_X64Y84         FDRE                                         r  design_1_i/IIR_Filter_0/inst/yn2_reg[27]/C
                         clock pessimism             -0.500     1.485    
    SLICE_X64Y84         FDRE (Hold_fdre_C_D)         0.053     1.538    design_1_i/IIR_Filter_0/inst/yn2_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.737    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 design_1_i/IIR_Filter_0/inst/add_ln18_reg_165_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/IIR_Filter_0/inst/sub_ln18_1_reg_175_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.209ns (68.908%)  route 0.094ns (31.092%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         0.582     1.465    design_1_i/IIR_Filter_0/inst/ap_clk
    SLICE_X60Y78         FDRE                                         r  design_1_i/IIR_Filter_0/inst/add_ln18_reg_165_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y78         FDRE (Prop_fdre_C_Q)         0.164     1.629 r  design_1_i/IIR_Filter_0/inst/add_ln18_reg_165_reg[1]/Q
                         net (fo=2, routed)           0.094     1.724    design_1_i/IIR_Filter_0/inst/add_ln18_reg_165[1]
    SLICE_X61Y78         LUT2 (Prop_lut2_I1_O)        0.045     1.769 r  design_1_i/IIR_Filter_0/inst/sub_ln18_1_reg_175[1]_i_1/O
                         net (fo=1, routed)           0.000     1.769    design_1_i/IIR_Filter_0/inst/sub_ln18_1_fu_104_p20_out[1]
    SLICE_X61Y78         FDRE                                         r  design_1_i/IIR_Filter_0/inst/sub_ln18_1_reg_175_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         0.850     1.977    design_1_i/IIR_Filter_0/inst/ap_clk
    SLICE_X61Y78         FDRE                                         r  design_1_i/IIR_Filter_0/inst/sub_ln18_1_reg_175_reg[1]/C
                         clock pessimism             -0.499     1.478    
    SLICE_X61Y78         FDRE (Hold_fdre_C_D)         0.091     1.569    design_1_i/IIR_Filter_0/inst/sub_ln18_1_reg_175_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.769    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 design_1_i/IIR_Filter_0/inst/ap_CS_fsm_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/IIR_Filter_0/inst/ap_CS_fsm_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.227ns (73.136%)  route 0.083ns (26.864%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         0.584     1.467    design_1_i/IIR_Filter_0/inst/ap_clk
    SLICE_X61Y80         FDRE                                         r  design_1_i/IIR_Filter_0/inst/ap_CS_fsm_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y80         FDRE (Prop_fdre_C_Q)         0.128     1.595 r  design_1_i/IIR_Filter_0/inst/ap_CS_fsm_reg[2]/Q
                         net (fo=66, routed)          0.083     1.679    design_1_i/IIR_Filter_0/inst/ap_CS_fsm_state3
    SLICE_X61Y80         LUT2 (Prop_lut2_I0_O)        0.099     1.778 r  design_1_i/IIR_Filter_0/inst/ap_CS_fsm[0]_i_1/O
                         net (fo=1, routed)           0.000     1.778    design_1_i/IIR_Filter_0/inst/ap_CS_fsm[0]_i_1_n_0
    SLICE_X61Y80         FDRE                                         r  design_1_i/IIR_Filter_0/inst/ap_CS_fsm_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         0.851     1.979    design_1_i/IIR_Filter_0/inst/ap_clk
    SLICE_X61Y80         FDRE                                         r  design_1_i/IIR_Filter_0/inst/ap_CS_fsm_reg[0]/C
                         clock pessimism             -0.512     1.467    
    SLICE_X61Y80         FDRE (Hold_fdre_C_D)         0.092     1.559    design_1_i/IIR_Filter_0/inst/ap_CS_fsm_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.778    
  -------------------------------------------------------------------
                         slack                                  0.218    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y81   design_1_i/IIR_Filter_0/inst/add_ln18_reg_165_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y81   design_1_i/IIR_Filter_0/inst/add_ln18_reg_165_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y81   design_1_i/IIR_Filter_0/inst/add_ln18_reg_165_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y82   design_1_i/IIR_Filter_0/inst/add_ln18_reg_165_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y82   design_1_i/IIR_Filter_0/inst/add_ln18_reg_165_reg[18]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y82   design_1_i/IIR_Filter_0/inst/add_ln18_reg_165_reg[19]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y78   design_1_i/IIR_Filter_0/inst/add_ln18_reg_165_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y82   design_1_i/IIR_Filter_0/inst/add_ln18_reg_165_reg[20]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y83   design_1_i/IIR_Filter_0/inst/add_ln18_reg_165_reg[21]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y85   design_1_i/IIR_Filter_0/inst/sub_ln18_1_reg_175_reg[29]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y85   design_1_i/IIR_Filter_0/inst/sub_ln18_1_reg_175_reg[30]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y85   design_1_i/IIR_Filter_0/inst/sub_ln18_1_reg_175_reg[31]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y85   design_1_i/IIR_Filter_0/inst/yn1_reg[28]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y85   design_1_i/IIR_Filter_0/inst/yn1_reg[29]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y86   design_1_i/IIR_Filter_0/inst/yn1_reg[30]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y85   design_1_i/IIR_Filter_0/inst/yn2_reg[28]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y85   design_1_i/IIR_Filter_0/inst/yn2_reg[29]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y86   design_1_i/IIR_Filter_0/inst/yn2_reg[30]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y83   design_1_i/IIR_Filter_0/inst/add_ln18_reg_165_reg[21]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y81   design_1_i/IIR_Filter_0/inst/add_ln18_reg_165_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y81   design_1_i/IIR_Filter_0/inst/add_ln18_reg_165_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y81   design_1_i/IIR_Filter_0/inst/add_ln18_reg_165_reg[15]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y81   design_1_i/IIR_Filter_0/inst/add_ln18_reg_165_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y81   design_1_i/IIR_Filter_0/inst/add_ln18_reg_165_reg[16]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y81   design_1_i/IIR_Filter_0/inst/add_ln18_reg_165_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y79   design_1_i/IIR_Filter_0/inst/add_ln18_reg_165_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y79   design_1_i/IIR_Filter_0/inst/add_ln18_reg_165_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y79   design_1_i/IIR_Filter_0/inst/add_ln18_reg_165_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y79   design_1_i/IIR_Filter_0/inst/add_ln18_reg_165_reg[8]/C



