	
-----------------------------------------------------------------
--                                                             --
-----------------------------------------------------------------
--
--      DPot.vhd -
--
--      Copyright(c) Stanford Linear Accelerator Center 2000
--
--      Author: Jeff Olsen
--      Created on: 03/01/06
--      Last change: JO 9/26/2011 8:45:54 AM
--
--

Library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_unsigned.all;


Library work;
use work.mksuii.all;


Entity DPot is
port (
	Clock 		: in std_logic;
	Reset 		: in std_logic;
	Clock_En		: in std_logic;
	Pot_A			: in std_logic;
	Pot_B			: in std_logic;
	UP				: out std_logic;
	Down			: out std_logic;
	KnobCntr		: out std_logic_vector(15 downto 0)
);
End DPot;

  
Architecture Behaviour of DPot is

signal iUp 			: std_logic;
signal iDown 		: std_logic;
signal iKnobCntr 	: std_logic_vector(17 downto 0);
signal RateCntr	: std_logic_vector(15 downto 0);
signal GrayCnt		: std_logic_vector(1 downto 0);
signal DirUp		: std_logic;
signal DirDown		: std_logic;
signal ValidUp		: std_logic;
signal ValidDown	: std_logic;

type DPot_state_t is
(
	Idle_s,
	UP_0_s,
	UP_2_s,
	UP_3_s,
	UP_1_s,
	Down_0_s,
	Down_1_s,
	Down_3_s,
	Down_2_s,
	CheckDir
);

signal DPot_State 		: DPot_state_t;


type DPotInc_t is array(9 downto 0) of integer;
Constant DPotInc : DPotInc_t :=
(
	0 => 0,
	1 => 1050,
	2 => 1020,
	3 => 1010,
	4 => 1000,
	5 => 950,
	6 => 900,
	7 => 850,
	8 => 800,
	9 => 750,
	10 => 700,
	11 => 650,
	12 => 600,
	13 => 550,
	14 => 500,
	15 => 450,
	16 => 400,
	17 => 350,
	18 => 300,
	19 => 250,
	20 => 200,
	21 => 180,
	22 =>	140,
	23 =>	100,
	24 => 80,
	25 => 40,
	26 => 20,
	27 => 10,
	28 => 5,
	29 => 2,
	30 =>	1,
	31 =>	0,
);



Begin

UP 	<= iUp;
Down 	<= iDown;

GrayCnt <= Pot_B & Pot_A;

Sw_p: process(Clock, Reset)
Begin
if (Reset = '1') then
	iUP			<= '0';
	iDown			<= '0';
	DirUp			<= '0';
	DirDown		<= '0';
	ValidUp		<= '0';
	ValidDown	<= '0';
	RateCntr 	<= (Others => '0');
	DPot_State 	<= Idle_s;
elsif (Clock'event and CLock = '1') then
	if ((iUp = '1') or (iDown = '1')) then
		RateCntr <= (Others => '0');
	elsif ((RateCntr /= x"FF")  and (Clock_En = '1')) then
		RateCntr <= RateCntr + 1;
	end if;	
	
	if ((DirUp = '1') and (iUp = '1')) then
		ValidUp <= '1';
	elsif (DirUp = '0') then
		ValidUp <= '0';
	end if;
	
	if ((DirDown = '1') and (iDown = '1')) then
		ValidDown <= '1';
	elsif (DirDown = '0') then
		ValidDown <= '0';
	end if;
			
	case	DPot_State is
	when Idle_s =>
		iUP 		<= '0';
		iDown 	<= '0';
		if (GrayCnt = "00") then
			DPot_State <= CheckDir;
		else
			DPot_State <= Idle_s;
		end if;
		
	when CheckDir =>
		if (GrayCnt = "10") then
			DPot_State <= Up_3_s;
		elsif (GrayCnt = "01") then
			DPot_State <= Down_3_s;
		end if;
		
	When up_3_s =>
		if (GrayCnt = "11") then
			DPot_State <= Up_1_s;
		elsif (GrayCnt = "10") then
			DPot_State <= up_3_s;
		else
			DirUp 		<= '0';
			DirDown		<= '0';
			DPot_State 	<= Idle_s;
		end if;
		
	When up_1_s =>
		if (GrayCnt = "01") then
			DPot_State 	<= up_0_s;
		elsif (GrayCnt = "11") then
			DPot_State 	<= up_1_s;
		else
			DirUp 		<= '0';
			DirDown		<= '0';
			DPot_State 	<= Idle_s;
		end if;

	When up_0_s =>
		if (GrayCnt = "00") then
			DirUp 		<= '1';
			DirDown		<= '0';
			if (DirUp = '1') then
				iUp 			<= '1';
			end if;

			DPot_State 	<= Idle_s;
		elsif (GrayCnt = "01") then
			DPot_State 	<= up_0_s;
		else
			DirUp 		<= '0';
			DirDown		<= '0';
			DPot_State 	<= Idle_s;
		end if;

	When Down_3_s =>
		if (GrayCnt = "11") then
			DPot_State 	<= Down_2_s;
		elsif (GrayCnt = "01") then
			DPot_State 	<= Down_3_s;
		else
			DirUp 		<= '0';
			DirDown		<= '0';
			DPot_State 	<= Idle_s;
		end if;

	When Down_2_s =>
		if (GrayCnt = "10") then
			DPot_State 	<= Down_0_s;
		elsif (GrayCnt = "11") then
			DPot_State 	<= Down_2_s;
		else
			DirUp 		<= '0';
			DirDown		<= '0';
			DPot_State 	<= Idle_s;
		end if;
		
	When Down_0_s =>
		if (GrayCnt = "00") then
			DirUp		<= '0';
			DirDown	<= '1';
			if (DirDown = '1') then
				iDown			<= '1';
			end if;

			
			DPot_State 	<= Idle_s;
		elsif (GrayCnt = "10") then
			DPot_State 	<= Down_0_s;
		else
			DirUp 		<= '0';
			DirDown		<= '0';
			DPot_State 	<= Idle_s;
		end if;
		
		
	when others =>
		DirUp 		<= '0';
		DirDown		<= '0';
		DPot_State 	<= Idle_s;
	end case;

end if;
end process;

Knob_p : process(Clock, Reset)

begin
if (Reset = '1') then
	iKnobCntr <= (Others => '0');
	KnobCntr <= (Others => '0');
elsif (Clock'event and Clock = '1') then
	if (iKnobCntr(17 downto 16) = "01") then -- over flow
		KnobCntr 	<= x"FFFF";
		iKnobCntr 	<= "001111111111111111";
	elsif (iKnobCntr(17 downto 16) = "11") then  -- under flow
		KnobCntr 	<= x"0000";
		iKnobCntr 	<= "000000000000000000";
	else
		KnobCntr <= iKnobCntr(15 downto 0);
	end if;

	if ((iUp = '1') and (ValidUp = '1')) then
		iKnobCntr <= iKnobcntr + DpotRate(Convert_Integer(RateCntr(7 downto 3));

	elsif ((iDown = '1') and (ValidDown = '1')) then
		iKnobCntr <= iKnobcntr - DpotRate(Convert_Integer(RateCntr(7 downto 3));
	end if;
end if;
end process;
	
end Behaviour;

  