xilinx rtfpga
rt::do_reinfer_area_combined 1
INFO: [Synth 8-4471] merging register 'u_mults/GenAddGrp[1].GenAddCh[0].u_ds_dv_pre10/GenD1.srl_reg[0:0]' into 'u_mults/GenAddGrp[0].GenAddCh[0].u_ds_dv_pre10/GenD1.srl_reg[0:0]' [/home/rrr/XP/pynq_dpu/pynq_dpu.gen/sources_1/bd/design_1/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:6744]
INFO: [Synth 8-4471] merging register 'u_mults/GenAddGrp[1].GenAddCh[0].u_ds_ws_pre05/GenD1.srl_reg[0:0]' into 'u_mults/GenAddGrp[0].GenAddCh[0].u_ds_ws_pre05/GenD1.srl_reg[0:0]' [/home/rrr/XP/pynq_dpu/pynq_dpu.gen/sources_1/bd/design_1/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:6744]
INFO: [Synth 8-4471] merging register 'u_mults/GenAddGrp[2].GenAddCh[0].u_ds_dv_pre10/GenD1.srl_reg[0:0]' into 'u_mults/GenAddGrp[0].GenAddCh[0].u_ds_dv_pre10/GenD1.srl_reg[0:0]' [/home/rrr/XP/pynq_dpu/pynq_dpu.gen/sources_1/bd/design_1/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:6744]
INFO: [Synth 8-4471] merging register 'u_mults/GenAddGrp[2].GenAddCh[0].u_ds_ws_pre05/GenD1.srl_reg[0:0]' into 'u_mults/GenAddGrp[0].GenAddCh[0].u_ds_ws_pre05/GenD1.srl_reg[0:0]' [/home/rrr/XP/pynq_dpu/pynq_dpu.gen/sources_1/bd/design_1/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:6744]
INFO: [Synth 8-4471] merging register 'u_mults/GenAddGrp[3].GenAddCh[0].u_ds_dv_pre10/GenD1.srl_reg[0:0]' into 'u_mults/GenAddGrp[0].GenAddCh[0].u_ds_dv_pre10/GenD1.srl_reg[0:0]' [/home/rrr/XP/pynq_dpu/pynq_dpu.gen/sources_1/bd/design_1/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:6744]
INFO: [Synth 8-4471] merging register 'u_mults/GenAddGrp[3].GenAddCh[0].u_ds_ws_pre05/GenD1.srl_reg[0:0]' into 'u_mults/GenAddGrp[0].GenAddCh[0].u_ds_ws_pre05/GenD1.srl_reg[0:0]' [/home/rrr/XP/pynq_dpu/pynq_dpu.gen/sources_1/bd/design_1/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:6744]
INFO: [Synth 8-4471] merging register 'u_mults/GenAddGrp[4].GenAddCh[0].u_ds_dv_pre10/GenD1.srl_reg[0:0]' into 'u_mults/GenAddGrp[0].GenAddCh[0].u_ds_dv_pre10/GenD1.srl_reg[0:0]' [/home/rrr/XP/pynq_dpu/pynq_dpu.gen/sources_1/bd/design_1/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:6744]
INFO: [Synth 8-4471] merging register 'u_mults/GenAddGrp[4].GenAddCh[0].u_ds_ws_pre05/GenD1.srl_reg[0:0]' into 'u_mults/GenAddGrp[0].GenAddCh[0].u_ds_ws_pre05/GenD1.srl_reg[0:0]' [/home/rrr/XP/pynq_dpu/pynq_dpu.gen/sources_1/bd/design_1/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:6744]
INFO: [Synth 8-4471] merging register 'u_mults/GenAddGrp[5].GenAddCh[0].u_ds_dv_pre10/GenD1.srl_reg[0:0]' into 'u_mults/GenAddGrp[0].GenAddCh[0].u_ds_dv_pre10/GenD1.srl_reg[0:0]' [/home/rrr/XP/pynq_dpu/pynq_dpu.gen/sources_1/bd/design_1/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:6744]
INFO: [Synth 8-4471] merging register 'u_mults/GenAddGrp[5].GenAddCh[0].u_ds_ws_pre05/GenD1.srl_reg[0:0]' into 'u_mults/GenAddGrp[0].GenAddCh[0].u_ds_ws_pre05/GenD1.srl_reg[0:0]' [/home/rrr/XP/pynq_dpu/pynq_dpu.gen/sources_1/bd/design_1/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:6744]
INFO: [Synth 8-4471] merging register 'u_mults/GenAddGrp[6].GenAddCh[0].u_ds_dv_pre10/GenD1.srl_reg[0:0]' into 'u_mults/GenAddGrp[0].GenAddCh[0].u_ds_dv_pre10/GenD1.srl_reg[0:0]' [/home/rrr/XP/pynq_dpu/pynq_dpu.gen/sources_1/bd/design_1/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:6744]
INFO: [Synth 8-4471] merging register 'u_mults/GenAddGrp[6].GenAddCh[0].u_ds_ws_pre05/GenD1.srl_reg[0:0]' into 'u_mults/GenAddGrp[0].GenAddCh[0].u_ds_ws_pre05/GenD1.srl_reg[0:0]' [/home/rrr/XP/pynq_dpu/pynq_dpu.gen/sources_1/bd/design_1/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:6744]
INFO: [Synth 8-4471] merging register 'u_mults/GenAddGrp[7].GenAddCh[0].u_ds_dv_pre10/GenD1.srl_reg[0:0]' into 'u_mults/GenAddGrp[0].GenAddCh[0].u_ds_dv_pre10/GenD1.srl_reg[0:0]' [/home/rrr/XP/pynq_dpu/pynq_dpu.gen/sources_1/bd/design_1/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:6744]
INFO: [Synth 8-4471] merging register 'u_mults/GenAddGrp[7].GenAddCh[0].u_ds_ws_pre05/GenD1.srl_reg[0:0]' into 'u_mults/GenAddGrp[0].GenAddCh[0].u_ds_ws_pre05/GenD1.srl_reg[0:0]' [/home/rrr/XP/pynq_dpu/pynq_dpu.gen/sources_1/bd/design_1/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:6744]
