#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Wed Sep 17 12:57:20 2025
# Process ID: 18760
# Current directory: E:/esperimenti/ignite/projects/test board/firmware/uart/uart.runs/impl_1
# Command line: vivado.exe -log top.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source top.tcl -notrace
# Log file: E:/esperimenti/ignite/projects/test board/firmware/uart/uart.runs/impl_1/top.vdi
# Journal file: E:/esperimenti/ignite/projects/test board/firmware/uart/uart.runs/impl_1\vivado.jou
# Running On: pcfalchieri, OS: Windows, CPU Frequency: 2100 MHz, CPU Physical cores: 16, Host memory: 68604 MB
#-----------------------------------------------------------
WARNING: [Runs 36-547] User Strategy 'Vivado Implementation Defaults' from file 'C:\Users\falchieri\AppData\Roaming/Xilinx/Vivado/2020.2/strategies/Vivado Implementation Defaults.Vivado Implementation 2014.psg' discarded because strategy with same name already parsed from 'C:/Xilinx/Vivado/2023.1/strategies/VDI2014.psg'
source top.tcl -notrace
create_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 461.750 ; gain = 163.125
Command: link_design -top top -part xc7k325tffg900-2
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7k325tffg900-2
INFO: [Project 1-454] Reading design checkpoint 'e:/esperimenti/ignite/projects/test board/firmware/uart/uart.gen/sources_1/ip/clock_wizard/clock_wizard.dcp' for cell 'clock_wizard_inst'
INFO: [Project 1-454] Reading design checkpoint 'e:/esperimenti/ignite/projects/test board/firmware/uart/uart.gen/sources_1/ip/spi_fifo/spi_fifo.dcp' for cell 'payload_inst/spi_master_dac/spi_fifo_in'
INFO: [Project 1-454] Reading design checkpoint 'e:/esperimenti/ignite/projects/test board/firmware/uart/uart.gen/sources_1/ip/ila_debug/ila_debug.dcp' for cell 'uart_decoder_inst/ila_debug_instance'
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.187 . Memory (MB): peak = 993.441 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 166 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Chipscope 16-324] Core: uart_decoder_inst/ila_debug_instance UUID: e0bba0cf-7fc7-5ee6-a3fb-7501697f6a99 
Parsing XDC File [e:/esperimenti/ignite/projects/test board/firmware/uart/uart.gen/sources_1/ip/clock_wizard/clock_wizard_board.xdc] for cell 'clock_wizard_inst/inst'
Finished Parsing XDC File [e:/esperimenti/ignite/projects/test board/firmware/uart/uart.gen/sources_1/ip/clock_wizard/clock_wizard_board.xdc] for cell 'clock_wizard_inst/inst'
Parsing XDC File [e:/esperimenti/ignite/projects/test board/firmware/uart/uart.gen/sources_1/ip/clock_wizard/clock_wizard.xdc] for cell 'clock_wizard_inst/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [e:/esperimenti/ignite/projects/test board/firmware/uart/uart.gen/sources_1/ip/clock_wizard/clock_wizard.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [e:/esperimenti/ignite/projects/test board/firmware/uart/uart.gen/sources_1/ip/clock_wizard/clock_wizard.xdc:57]
get_clocks: Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1768.203 ; gain = 627.945
Finished Parsing XDC File [e:/esperimenti/ignite/projects/test board/firmware/uart/uart.gen/sources_1/ip/clock_wizard/clock_wizard.xdc] for cell 'clock_wizard_inst/inst'
Parsing XDC File [e:/esperimenti/ignite/projects/test board/firmware/uart/uart.gen/sources_1/ip/ila_debug/ila_v6_2/constraints/ila_impl.xdc] for cell 'uart_decoder_inst/ila_debug_instance/U0'
Finished Parsing XDC File [e:/esperimenti/ignite/projects/test board/firmware/uart/uart.gen/sources_1/ip/ila_debug/ila_v6_2/constraints/ila_impl.xdc] for cell 'uart_decoder_inst/ila_debug_instance/U0'
Parsing XDC File [e:/esperimenti/ignite/projects/test board/firmware/uart/uart.gen/sources_1/ip/ila_debug/ila_v6_2/constraints/ila.xdc] for cell 'uart_decoder_inst/ila_debug_instance/U0'
Finished Parsing XDC File [e:/esperimenti/ignite/projects/test board/firmware/uart/uart.gen/sources_1/ip/ila_debug/ila_v6_2/constraints/ila.xdc] for cell 'uart_decoder_inst/ila_debug_instance/U0'
Parsing XDC File [e:/esperimenti/ignite/projects/test board/firmware/uart/uart.gen/sources_1/ip/spi_fifo/spi_fifo.xdc] for cell 'payload_inst/spi_master_dac/spi_fifo_in/U0'
Finished Parsing XDC File [e:/esperimenti/ignite/projects/test board/firmware/uart/uart.gen/sources_1/ip/spi_fifo/spi_fifo.xdc] for cell 'payload_inst/spi_master_dac/spi_fifo_in/U0'
Parsing XDC File [e:/esperimenti/ignite/projects/test board/firmware/uart/uart.gen/sources_1/ip/spi_fifo/spi_fifo.xdc] for cell 'payload_inst/spi_master_dac/spi_fifo_out/U0'
Finished Parsing XDC File [e:/esperimenti/ignite/projects/test board/firmware/uart/uart.gen/sources_1/ip/spi_fifo/spi_fifo.xdc] for cell 'payload_inst/spi_master_dac/spi_fifo_out/U0'
Parsing XDC File [e:/esperimenti/ignite/projects/test board/firmware/uart/uart.gen/sources_1/ip/spi_fifo/spi_fifo.xdc] for cell 'payload_inst/spi_master_fal/spi_fifo_in/U0'
Finished Parsing XDC File [e:/esperimenti/ignite/projects/test board/firmware/uart/uart.gen/sources_1/ip/spi_fifo/spi_fifo.xdc] for cell 'payload_inst/spi_master_fal/spi_fifo_in/U0'
Parsing XDC File [e:/esperimenti/ignite/projects/test board/firmware/uart/uart.gen/sources_1/ip/spi_fifo/spi_fifo.xdc] for cell 'payload_inst/spi_master_fal/spi_fifo_out/U0'
Finished Parsing XDC File [e:/esperimenti/ignite/projects/test board/firmware/uart/uart.gen/sources_1/ip/spi_fifo/spi_fifo.xdc] for cell 'payload_inst/spi_master_fal/spi_fifo_out/U0'
Parsing XDC File [E:/esperimenti/ignite/projects/test board/firmware/uart/uart.srcs/constrs_1/new/top.xdc]
Finished Parsing XDC File [E:/esperimenti/ignite/projects/test board/firmware/uart/uart.srcs/constrs_1/new/top.xdc]
Parsing XDC File [e:/esperimenti/ignite/projects/test board/firmware/uart/uart.gen/sources_1/ip/spi_fifo/spi_fifo_clocks.xdc] for cell 'payload_inst/spi_master_dac/spi_fifo_in/U0'
Finished Parsing XDC File [e:/esperimenti/ignite/projects/test board/firmware/uart/uart.gen/sources_1/ip/spi_fifo/spi_fifo_clocks.xdc] for cell 'payload_inst/spi_master_dac/spi_fifo_in/U0'
Parsing XDC File [e:/esperimenti/ignite/projects/test board/firmware/uart/uart.gen/sources_1/ip/spi_fifo/spi_fifo_clocks.xdc] for cell 'payload_inst/spi_master_dac/spi_fifo_out/U0'
Finished Parsing XDC File [e:/esperimenti/ignite/projects/test board/firmware/uart/uart.gen/sources_1/ip/spi_fifo/spi_fifo_clocks.xdc] for cell 'payload_inst/spi_master_dac/spi_fifo_out/U0'
Parsing XDC File [e:/esperimenti/ignite/projects/test board/firmware/uart/uart.gen/sources_1/ip/spi_fifo/spi_fifo_clocks.xdc] for cell 'payload_inst/spi_master_fal/spi_fifo_in/U0'
Finished Parsing XDC File [e:/esperimenti/ignite/projects/test board/firmware/uart/uart.gen/sources_1/ip/spi_fifo/spi_fifo_clocks.xdc] for cell 'payload_inst/spi_master_fal/spi_fifo_in/U0'
Parsing XDC File [e:/esperimenti/ignite/projects/test board/firmware/uart/uart.gen/sources_1/ip/spi_fifo/spi_fifo_clocks.xdc] for cell 'payload_inst/spi_master_fal/spi_fifo_out/U0'
Finished Parsing XDC File [e:/esperimenti/ignite/projects/test board/firmware/uart/uart.gen/sources_1/ip/spi_fifo/spi_fifo_clocks.xdc] for cell 'payload_inst/spi_master_fal/spi_fifo_out/U0'
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: payload_inst/spi_master_dac/spi_fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: payload_inst/spi_master_dac/spi_fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: payload_inst/spi_master_fal/spi_fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: payload_inst/spi_master_fal/spi_fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: payload_inst/spi_master_dac/spi_fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: payload_inst/spi_master_dac/spi_fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: payload_inst/spi_master_fal/spi_fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: payload_inst/spi_master_fal/spi_fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Project 1-1714] 8 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1768.203 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 92 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 92 instances

14 Infos, 8 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 1768.203 ; gain = 1250.758
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-1540] The version limit for your license is '2025.01' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for new releases.
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1768.203 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 278035d09

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.338 . Memory (MB): peak = 1768.203 ; gain = 0.000

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.045 . Memory (MB): peak = 2101.027 ; gain = 0.000
Phase 1 Generate And Synthesize Debug Cores | Checksum: 21df57370

Time (s): cpu = 00:00:02 ; elapsed = 00:02:21 . Memory (MB): peak = 2101.027 ; gain = 19.805

Phase 2 Retarget
INFO: [Opt 31-1566] Pulled 1 inverters resulting in an inversion of 14 pins
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 137883796

Time (s): cpu = 00:00:03 ; elapsed = 00:02:21 . Memory (MB): peak = 2101.027 ; gain = 19.805
INFO: [Opt 31-389] Phase Retarget created 5 cells and removed 17 cells
INFO: [Opt 31-1021] In phase Retarget, 131 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 3 Constant propagation | Checksum: 1737e785f

Time (s): cpu = 00:00:03 ; elapsed = 00:02:21 . Memory (MB): peak = 2101.027 ; gain = 19.805
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 16 cells
INFO: [Opt 31-1021] In phase Constant propagation, 115 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Sweep
Phase 4 Sweep | Checksum: 1765e135b

Time (s): cpu = 00:00:03 ; elapsed = 00:02:21 . Memory (MB): peak = 2101.027 ; gain = 19.805
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 51 cells
INFO: [Opt 31-1021] In phase Sweep, 1019 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 BUFG optimization
Phase 5 BUFG optimization | Checksum: 1765e135b

Time (s): cpu = 00:00:03 ; elapsed = 00:02:22 . Memory (MB): peak = 2101.027 ; gain = 19.805
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 6 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 6 Shift Register Optimization | Checksum: 21cf5fd9e

Time (s): cpu = 00:00:04 ; elapsed = 00:02:22 . Memory (MB): peak = 2101.027 ; gain = 19.805
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 7 Post Processing Netlist
Phase 7 Post Processing Netlist | Checksum: 21cf5fd9e

Time (s): cpu = 00:00:04 ; elapsed = 00:02:22 . Memory (MB): peak = 2101.027 ; gain = 19.805
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 126 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               5  |              17  |                                            131  |
|  Constant propagation         |               0  |              16  |                                            115  |
|  Sweep                        |               0  |              51  |                                           1019  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                            126  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 2101.027 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 21cf5fd9e

Time (s): cpu = 00:00:04 ; elapsed = 00:02:22 . Memory (MB): peak = 2101.027 ; gain = 19.805

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 8 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 5 newly gated: 0 Total Ports: 16
Ending PowerOpt Patch Enables Task | Checksum: 16f03758f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.091 . Memory (MB): peak = 2247.578 ; gain = 0.000
Ending Power Optimization Task | Checksum: 16f03758f

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 2247.578 ; gain = 146.551

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 16f03758f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2247.578 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 2247.578 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 1456be978

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 2247.578 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
47 Infos, 8 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:17 ; elapsed = 00:02:33 . Memory (MB): peak = 2247.578 ; gain = 479.375
INFO: [runtcl-4] Executing : report_drc -file top_drc_opted.rpt -pb top_drc_opted.pb -rpx top_drc_opted.rpx
Command: report_drc -file top_drc_opted.rpt -pb top_drc_opted.pb -rpx top_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file E:/esperimenti/ignite/projects/test board/firmware/uart/uart.runs/impl_1/top_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.067 . Memory (MB): peak = 2247.578 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'E:/esperimenti/ignite/projects/test board/firmware/uart/uart.runs/impl_1/top_opt.dcp' has been generated.
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-1540] The version limit for your license is '2025.01' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for new releases.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 2247.578 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: dc2d566a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.055 . Memory (MB): peak = 2247.578 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 2247.578 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 13e72edb6

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2247.578 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1c158bf03

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2247.578 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1c158bf03

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2247.578 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 1c158bf03

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2247.578 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 181d709d2

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2247.578 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 13f5d4d03

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2247.578 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 13f5d4d03

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2247.578 ; gain = 0.000

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 1c57c750f

Time (s): cpu = 00:00:20 ; elapsed = 00:00:11 . Memory (MB): peak = 2247.578 ; gain = 0.000

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 240 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 106 nets or LUTs. Breaked 0 LUT, combined 106 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2247.578 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            106  |                   106  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |            106  |                   106  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: ac6be98d

Time (s): cpu = 00:00:21 ; elapsed = 00:00:12 . Memory (MB): peak = 2247.578 ; gain = 0.000
Phase 2.4 Global Placement Core | Checksum: f9e811f1

Time (s): cpu = 00:00:22 ; elapsed = 00:00:13 . Memory (MB): peak = 2247.578 ; gain = 0.000
Phase 2 Global Placement | Checksum: f9e811f1

Time (s): cpu = 00:00:22 ; elapsed = 00:00:13 . Memory (MB): peak = 2247.578 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 14c7db813

Time (s): cpu = 00:00:23 ; elapsed = 00:00:13 . Memory (MB): peak = 2247.578 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 18d3464ef

Time (s): cpu = 00:00:24 ; elapsed = 00:00:14 . Memory (MB): peak = 2247.578 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1dc56c142

Time (s): cpu = 00:00:24 ; elapsed = 00:00:14 . Memory (MB): peak = 2247.578 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1c8eaec16

Time (s): cpu = 00:00:24 ; elapsed = 00:00:14 . Memory (MB): peak = 2247.578 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 157a1279b

Time (s): cpu = 00:00:27 ; elapsed = 00:00:17 . Memory (MB): peak = 2247.578 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 12010277c

Time (s): cpu = 00:00:27 ; elapsed = 00:00:17 . Memory (MB): peak = 2247.578 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: dcc4d326

Time (s): cpu = 00:00:27 ; elapsed = 00:00:17 . Memory (MB): peak = 2247.578 ; gain = 0.000
Phase 3 Detail Placement | Checksum: dcc4d326

Time (s): cpu = 00:00:28 ; elapsed = 00:00:17 . Memory (MB): peak = 2247.578 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 12002648f

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=21.326 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: e6f30df3

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.503 . Memory (MB): peak = 2247.578 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: e6f30df3

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.574 . Memory (MB): peak = 2247.578 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 12002648f

Time (s): cpu = 00:00:32 ; elapsed = 00:00:20 . Memory (MB): peak = 2247.578 ; gain = 0.000

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=21.326. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1184fce42

Time (s): cpu = 00:00:32 ; elapsed = 00:00:20 . Memory (MB): peak = 2247.578 ; gain = 0.000

Time (s): cpu = 00:00:32 ; elapsed = 00:00:20 . Memory (MB): peak = 2247.578 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 1184fce42

Time (s): cpu = 00:00:32 ; elapsed = 00:00:20 . Memory (MB): peak = 2247.578 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1184fce42

Time (s): cpu = 00:00:32 ; elapsed = 00:00:20 . Memory (MB): peak = 2247.578 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1184fce42

Time (s): cpu = 00:00:32 ; elapsed = 00:00:20 . Memory (MB): peak = 2247.578 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: 1184fce42

Time (s): cpu = 00:00:32 ; elapsed = 00:00:20 . Memory (MB): peak = 2247.578 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 2247.578 ; gain = 0.000

Time (s): cpu = 00:00:32 ; elapsed = 00:00:20 . Memory (MB): peak = 2247.578 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 109d58c0e

Time (s): cpu = 00:00:32 ; elapsed = 00:00:20 . Memory (MB): peak = 2247.578 ; gain = 0.000
Ending Placer Task | Checksum: 6f3a38b1

Time (s): cpu = 00:00:32 ; elapsed = 00:00:20 . Memory (MB): peak = 2247.578 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
84 Infos, 8 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:22 . Memory (MB): peak = 2247.578 ; gain = 0.000
INFO: [runtcl-4] Executing : report_io -file top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.180 . Memory (MB): peak = 2247.578 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_placed.rpt -pb top_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 2247.578 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.900 . Memory (MB): peak = 2247.578 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'E:/esperimenti/ignite/projects/test board/firmware/uart/uart.runs/impl_1/top_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-1540] The version limit for your license is '2025.01' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for new releases.

Starting Initial Update Timing Task

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2247.578 ; gain = 0.000
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
94 Infos, 8 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.885 . Memory (MB): peak = 2249.867 ; gain = 2.289
INFO: [Common 17-1381] The checkpoint 'E:/esperimenti/ignite/projects/test board/firmware/uart/uart.runs/impl_1/top_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-1540] The version limit for your license is '2025.01' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for new releases.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 557cdf87 ConstDB: 0 ShapeSum: 19bd592a RouteDB: 0
Post Restoration Checksum: NetGraph: 43c7aa38 | NumContArr: d0205a30 | Constraints: 190a55ad | Timing: 0
Phase 1 Build RT Design | Checksum: 12cf25a15

Time (s): cpu = 00:00:59 ; elapsed = 00:00:58 . Memory (MB): peak = 2526.383 ; gain = 276.250

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 12cf25a15

Time (s): cpu = 00:00:59 ; elapsed = 00:00:58 . Memory (MB): peak = 2526.383 ; gain = 276.250

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 12cf25a15

Time (s): cpu = 00:00:59 ; elapsed = 00:00:58 . Memory (MB): peak = 2526.383 ; gain = 276.250
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 12205ede7

Time (s): cpu = 00:01:06 ; elapsed = 00:01:03 . Memory (MB): peak = 2603.258 ; gain = 353.125
INFO: [Route 35-416] Intermediate Timing Summary | WNS=21.429 | TNS=0.000  | WHS=-0.397 | THS=-334.353|


Phase 2.4 Update Timing for Bus Skew

Phase 2.4.1 Update Timing
Phase 2.4.1 Update Timing | Checksum: 146384780

Time (s): cpu = 00:01:09 ; elapsed = 00:01:05 . Memory (MB): peak = 2603.258 ; gain = 353.125
INFO: [Route 35-416] Intermediate Timing Summary | WNS=21.429 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.4 Update Timing for Bus Skew | Checksum: 13df6b956

Time (s): cpu = 00:01:09 ; elapsed = 00:01:05 . Memory (MB): peak = 2603.258 ; gain = 353.125

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 5161
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 5161
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: f668aec3

Time (s): cpu = 00:01:10 ; elapsed = 00:01:06 . Memory (MB): peak = 2603.258 ; gain = 353.125

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: f668aec3

Time (s): cpu = 00:01:10 ; elapsed = 00:01:06 . Memory (MB): peak = 2603.258 ; gain = 353.125
Phase 3 Initial Routing | Checksum: 17d2583c7

Time (s): cpu = 00:01:13 ; elapsed = 00:01:07 . Memory (MB): peak = 2603.258 ; gain = 353.125

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 255
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=20.459 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 227b3367b

Time (s): cpu = 00:01:15 ; elapsed = 00:01:09 . Memory (MB): peak = 2603.258 ; gain = 353.125
Phase 4 Rip-up And Reroute | Checksum: 227b3367b

Time (s): cpu = 00:01:15 ; elapsed = 00:01:09 . Memory (MB): peak = 2603.258 ; gain = 353.125

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 227b3367b

Time (s): cpu = 00:01:15 ; elapsed = 00:01:09 . Memory (MB): peak = 2603.258 ; gain = 353.125

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 227b3367b

Time (s): cpu = 00:01:16 ; elapsed = 00:01:09 . Memory (MB): peak = 2603.258 ; gain = 353.125
Phase 5 Delay and Skew Optimization | Checksum: 227b3367b

Time (s): cpu = 00:01:16 ; elapsed = 00:01:09 . Memory (MB): peak = 2603.258 ; gain = 353.125

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1bb896261

Time (s): cpu = 00:01:16 ; elapsed = 00:01:09 . Memory (MB): peak = 2603.258 ; gain = 353.125
INFO: [Route 35-416] Intermediate Timing Summary | WNS=20.548 | TNS=0.000  | WHS=0.061  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 21c37e44c

Time (s): cpu = 00:01:16 ; elapsed = 00:01:09 . Memory (MB): peak = 2603.258 ; gain = 353.125
Phase 6 Post Hold Fix | Checksum: 21c37e44c

Time (s): cpu = 00:01:16 ; elapsed = 00:01:09 . Memory (MB): peak = 2603.258 ; gain = 353.125

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.23449 %
  Global Horizontal Routing Utilization  = 0.283951 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 21c37e44c

Time (s): cpu = 00:01:17 ; elapsed = 00:01:10 . Memory (MB): peak = 2603.258 ; gain = 353.125

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 21c37e44c

Time (s): cpu = 00:01:17 ; elapsed = 00:01:10 . Memory (MB): peak = 2603.258 ; gain = 353.125

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 16e37fc1b

Time (s): cpu = 00:01:17 ; elapsed = 00:01:10 . Memory (MB): peak = 2603.258 ; gain = 353.125

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=20.548 | TNS=0.000  | WHS=0.061  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 16e37fc1b

Time (s): cpu = 00:01:18 ; elapsed = 00:01:11 . Memory (MB): peak = 2603.258 ; gain = 353.125
INFO: [Route 35-16] Router Completed Successfully

Phase 11 Post-Route Event Processing
Phase 11 Post-Route Event Processing | Checksum: 10e159ad8

Time (s): cpu = 00:01:18 ; elapsed = 00:01:11 . Memory (MB): peak = 2603.258 ; gain = 353.125

Time (s): cpu = 00:01:18 ; elapsed = 00:01:11 . Memory (MB): peak = 2603.258 ; gain = 353.125

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
110 Infos, 8 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:22 ; elapsed = 00:01:13 . Memory (MB): peak = 2603.258 ; gain = 353.391
INFO: [runtcl-4] Executing : report_drc -file top_drc_routed.rpt -pb top_drc_routed.pb -rpx top_drc_routed.rpx
Command: report_drc -file top_drc_routed.rpt -pb top_drc_routed.pb -rpx top_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file E:/esperimenti/ignite/projects/test board/firmware/uart/uart.runs/impl_1/top_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file top_methodology_drc_routed.rpt -pb top_methodology_drc_routed.pb -rpx top_methodology_drc_routed.rpx
Command: report_methodology -file top_methodology_drc_routed.rpt -pb top_methodology_drc_routed.pb -rpx top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file E:/esperimenti/ignite/projects/test board/firmware/uart/uart.runs/impl_1/top_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
Command: report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
120 Infos, 8 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file top_route_status.rpt -pb top_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file top_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file top_bus_skew_routed.rpt -pb top_bus_skew_routed.pb -rpx top_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:00.940 . Memory (MB): peak = 2603.258 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'E:/esperimenti/ignite/projects/test board/firmware/uart/uart.runs/impl_1/top_routed.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Wed Sep 17 13:02:42 2025...
