INFO: [VRFC 10-2263] Analyzing Verilog file "F:/FPGAassignment/shift/shift.srcs/sources_1/new/shift.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/FPGAassignment/shift/shift.srcs/sim_1/new/sim_shift.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_shift
